Analysis & Synthesis report for zwchhh
Thu Sep 11 12:51:24 2025
Quartus II 64-Bit Version 13.1.0 Build 162 10/23/2013 SJ Full Version


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Source Files Read
  6. Analysis & Synthesis Resource Usage Summary
  7. Analysis & Synthesis Resource Utilization by Entity
  8. Analysis & Synthesis RAM Summary
  9. Analysis & Synthesis DSP Block Usage Summary
 10. State Machine - |zwchhh|ad9201:m6|current_state
 11. State Machine - |zwchhh|phas:m3|total_win
 12. Registers Removed During Synthesis
 13. General Register Statistics
 14. Inverted Register Statistics
 15. Registers Packed Into Inferred Megafunctions
 16. Multiplexer Restructuring Statistics (Restructuring Performed)
 17. Source assignments for ad9201:m6|altshift_taps:i_filter_reg_rtl_0|shift_taps_ikm:auto_generated|altsyncram_j3b1:altsyncram2
 18. Parameter Settings for User Entity Instance: control_div:m1
 19. Parameter Settings for User Entity Instance: fre:m2
 20. Parameter Settings for User Entity Instance: phas:m3
 21. Parameter Settings for User Entity Instance: ad9201:m6
 22. Parameter Settings for Inferred Entity Instance: sld_signaltap:auto_signaltap_0
 23. Parameter Settings for Inferred Entity Instance: ad9201:m6|altshift_taps:i_filter_reg_rtl_0
 24. Parameter Settings for Inferred Entity Instance: display:m4|lpm_divide:Mod7
 25. Parameter Settings for Inferred Entity Instance: display:m4|lpm_divide:Div5
 26. Parameter Settings for Inferred Entity Instance: display:m4|lpm_divide:Mod6
 27. Parameter Settings for Inferred Entity Instance: display:m4|lpm_divide:Div4
 28. Parameter Settings for Inferred Entity Instance: display:m4|lpm_divide:Mod5
 29. Parameter Settings for Inferred Entity Instance: display:m4|lpm_divide:Div3
 30. Parameter Settings for Inferred Entity Instance: display:m4|lpm_divide:Mod4
 31. Parameter Settings for Inferred Entity Instance: display:m4|lpm_divide:Div2
 32. Parameter Settings for Inferred Entity Instance: display:m4|lpm_divide:Mod3
 33. Parameter Settings for Inferred Entity Instance: display:m4|lpm_divide:Div1
 34. Parameter Settings for Inferred Entity Instance: display:m4|lpm_divide:Mod2
 35. Parameter Settings for Inferred Entity Instance: display:m4|lpm_divide:Div0
 36. Parameter Settings for Inferred Entity Instance: display:m4|lpm_divide:Mod1
 37. Parameter Settings for Inferred Entity Instance: display:m4|lpm_divide:Mod0
 38. Parameter Settings for Inferred Entity Instance: phas:m3|lpm_divide:Div4
 39. Parameter Settings for Inferred Entity Instance: phas:m3|lpm_divide:Div3
 40. Parameter Settings for Inferred Entity Instance: fre:m2|lpm_divide:Div0
 41. Parameter Settings for Inferred Entity Instance: phas:m3|lpm_mult:Mult0
 42. Parameter Settings for Inferred Entity Instance: phas:m3|lpm_divide:Div0
 43. Parameter Settings for Inferred Entity Instance: fre:m2|lpm_mult:Mult0
 44. Parameter Settings for Inferred Entity Instance: phas:m3|lpm_divide:Div2
 45. Parameter Settings for Inferred Entity Instance: phas:m3|lpm_divide:Div1
 46. Parameter Settings for Inferred Entity Instance: ad9201:m6|lpm_mult:Mult0
 47. Parameter Settings for Inferred Entity Instance: ad9201:m6|lpm_divide:Div1
 48. Parameter Settings for Inferred Entity Instance: ad9201:m6|lpm_divide:Div0
 49. altshift_taps Parameter Settings by Entity Instance
 50. lpm_mult Parameter Settings by Entity Instance
 51. SignalTap II Logic Analyzer Settings
 52. Elapsed Time Per Partition
 53. Connections to In-System Debugging Instance "auto_signaltap_0"
 54. Analysis & Synthesis Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2013 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+----------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                     ;
+------------------------------------+---------------------------------------------+
; Analysis & Synthesis Status        ; Successful - Thu Sep 11 12:51:24 2025       ;
; Quartus II 64-Bit Version          ; 13.1.0 Build 162 10/23/2013 SJ Full Version ;
; Revision Name                      ; zwchhh                                      ;
; Top-level Entity Name              ; zwchhh                                      ;
; Family                             ; Cyclone III                                 ;
; Total logic elements               ; 14,075                                      ;
;     Total combinational functions  ; 11,568                                      ;
;     Dedicated logic registers      ; 3,463                                       ;
; Total registers                    ; 3463                                        ;
; Total pins                         ; 26                                          ;
; Total virtual pins                 ; 0                                           ;
; Total memory bits                  ; 31,320                                      ;
; Embedded Multiplier 9-bit elements ; 15                                          ;
; Total PLLs                         ; 0                                           ;
+------------------------------------+---------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                                        ;
+----------------------------------------------------------------------------+--------------------+--------------------+
; Option                                                                     ; Setting            ; Default Value      ;
+----------------------------------------------------------------------------+--------------------+--------------------+
; Device                                                                     ; EP3C40F780C8       ;                    ;
; Top-level entity name                                                      ; zwchhh             ; zwchhh             ;
; Family name                                                                ; Cyclone III        ; Cyclone IV GX      ;
; Use smart compilation                                                      ; Off                ; Off                ;
; Enable parallel Assembler and TimeQuest Timing Analyzer during compilation ; On                 ; On                 ;
; Enable compact report table                                                ; Off                ; Off                ;
; Restructure Multiplexers                                                   ; Auto               ; Auto               ;
; Create Debugging Nodes for IP Cores                                        ; Off                ; Off                ;
; Preserve fewer node names                                                  ; On                 ; On                 ;
; Disable OpenCore Plus hardware evaluation                                  ; Off                ; Off                ;
; Verilog Version                                                            ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                               ; VHDL_1993          ; VHDL_1993          ;
; State Machine Processing                                                   ; Auto               ; Auto               ;
; Safe State Machine                                                         ; Off                ; Off                ;
; Extract Verilog State Machines                                             ; On                 ; On                 ;
; Extract VHDL State Machines                                                ; On                 ; On                 ;
; Ignore Verilog initial constructs                                          ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                                 ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                             ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                                    ; On                 ; On                 ;
; Infer RAMs from Raw Logic                                                  ; On                 ; On                 ;
; Parallel Synthesis                                                         ; On                 ; On                 ;
; DSP Block Balancing                                                        ; Auto               ; Auto               ;
; NOT Gate Push-Back                                                         ; On                 ; On                 ;
; Power-Up Don't Care                                                        ; On                 ; On                 ;
; Remove Redundant Logic Cells                                               ; Off                ; Off                ;
; Remove Duplicate Registers                                                 ; On                 ; On                 ;
; Ignore CARRY Buffers                                                       ; Off                ; Off                ;
; Ignore CASCADE Buffers                                                     ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                                      ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                                  ; Off                ; Off                ;
; Ignore LCELL Buffers                                                       ; Off                ; Off                ;
; Ignore SOFT Buffers                                                        ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                             ; Off                ; Off                ;
; Optimization Technique                                                     ; Balanced           ; Balanced           ;
; Carry Chain Length                                                         ; 70                 ; 70                 ;
; Auto Carry Chains                                                          ; On                 ; On                 ;
; Auto Open-Drain Pins                                                       ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                                      ; Off                ; Off                ;
; Auto ROM Replacement                                                       ; On                 ; On                 ;
; Auto RAM Replacement                                                       ; On                 ; On                 ;
; Auto DSP Block Replacement                                                 ; On                 ; On                 ;
; Auto Shift Register Replacement                                            ; Auto               ; Auto               ;
; Allow Shift Register Merging across Hierarchies                            ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                              ; On                 ; On                 ;
; Strict RAM Replacement                                                     ; Off                ; Off                ;
; Allow Synchronous Control Signals                                          ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                                     ; Off                ; Off                ;
; Auto RAM Block Balancing                                                   ; On                 ; On                 ;
; Auto RAM to Logic Cell Conversion                                          ; Off                ; Off                ;
; Auto Resource Sharing                                                      ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                                         ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                                         ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                              ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing                        ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                          ; Off                ; Off                ;
; Timing-Driven Synthesis                                                    ; On                 ; On                 ;
; Report Parameter Settings                                                  ; On                 ; On                 ;
; Report Source Assignments                                                  ; On                 ; On                 ;
; Report Connectivity Checks                                                 ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                                         ; Off                ; Off                ;
; Synchronization Register Chain Length                                      ; 2                  ; 2                  ;
; PowerPlay Power Optimization                                               ; Normal compilation ; Normal compilation ;
; HDL message level                                                          ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                            ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report                   ; 5000               ; 5000               ;
; Number of Swept Nodes Reported in Synthesis Report                         ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report                  ; 100                ; 100                ;
; Clock MUX Protection                                                       ; On                 ; On                 ;
; Auto Gated Clock Conversion                                                ; Off                ; Off                ;
; Block Design Naming                                                        ; Auto               ; Auto               ;
; SDC constraint protection                                                  ; Off                ; Off                ;
; Synthesis Effort                                                           ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal               ; On                 ; On                 ;
; Pre-Mapping Resynthesis Optimization                                       ; Off                ; Off                ;
; Analysis & Synthesis Message Level                                         ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                                ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                                     ; On                 ; On                 ;
; Synthesis Seed                                                             ; 1                  ; 1                  ;
+----------------------------------------------------------------------------+--------------------+--------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 16          ;
; Maximum allowed            ; 10          ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 7           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processors 2-7         ; < 0.1%      ;
;     Processors 8-16        ;   0.0%      ;
+----------------------------+-------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                                                                    ;
+----------------------------------+-----------------+------------------------------+-----------------------------------------------------------------------------+---------+
; File Name with User-Entered Path ; Used in Netlist ; File Type                    ; File Name with Absolute Path                                                ; Library ;
+----------------------------------+-----------------+------------------------------+-----------------------------------------------------------------------------+---------+
; zwchhh.v                         ; yes             ; User Verilog HDL File        ; D:/altera/zwc-keshe/zwchhh/zwchhh.v                                         ;         ;
; phas.v                           ; yes             ; User Verilog HDL File        ; D:/altera/zwc-keshe/zwchhh/phas.v                                           ;         ;
; fre.v                            ; yes             ; User Verilog HDL File        ; D:/altera/zwc-keshe/zwchhh/fre.v                                            ;         ;
; display.v                        ; yes             ; User Verilog HDL File        ; D:/altera/zwc-keshe/zwchhh/display.v                                        ;         ;
; control_div.v                    ; yes             ; User Verilog HDL File        ; D:/altera/zwc-keshe/zwchhh/control_div.v                                    ;         ;
; alarm.v                          ; yes             ; User Verilog HDL File        ; D:/altera/zwc-keshe/zwchhh/alarm.v                                          ;         ;
; ad9201.v                         ; yes             ; User Verilog HDL File        ; D:/altera/zwc-keshe/zwchhh/ad9201.v                                         ;         ;
; sld_signaltap.vhd                ; yes             ; Megafunction                 ; d:/altera/13.1/quartus/libraries/megafunctions/sld_signaltap.vhd            ;         ;
; sld_signaltap_impl.vhd           ; yes             ; Encrypted Megafunction       ; d:/altera/13.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd       ;         ;
; sld_ela_control.vhd              ; yes             ; Encrypted Megafunction       ; d:/altera/13.1/quartus/libraries/megafunctions/sld_ela_control.vhd          ;         ;
; lpm_shiftreg.tdf                 ; yes             ; Megafunction                 ; d:/altera/13.1/quartus/libraries/megafunctions/lpm_shiftreg.tdf             ;         ;
; lpm_constant.inc                 ; yes             ; Megafunction                 ; d:/altera/13.1/quartus/libraries/megafunctions/lpm_constant.inc             ;         ;
; dffeea.inc                       ; yes             ; Megafunction                 ; d:/altera/13.1/quartus/libraries/megafunctions/dffeea.inc                   ;         ;
; aglobal131.inc                   ; yes             ; Megafunction                 ; d:/altera/13.1/quartus/libraries/megafunctions/aglobal131.inc               ;         ;
; sld_mbpmg.vhd                    ; yes             ; Encrypted Megafunction       ; d:/altera/13.1/quartus/libraries/megafunctions/sld_mbpmg.vhd                ;         ;
; sld_ela_trigger_flow_mgr.vhd     ; yes             ; Encrypted Megafunction       ; d:/altera/13.1/quartus/libraries/megafunctions/sld_ela_trigger_flow_mgr.vhd ;         ;
; sld_buffer_manager.vhd           ; yes             ; Encrypted Megafunction       ; d:/altera/13.1/quartus/libraries/megafunctions/sld_buffer_manager.vhd       ;         ;
; altsyncram.tdf                   ; yes             ; Megafunction                 ; d:/altera/13.1/quartus/libraries/megafunctions/altsyncram.tdf               ;         ;
; stratix_ram_block.inc            ; yes             ; Megafunction                 ; d:/altera/13.1/quartus/libraries/megafunctions/stratix_ram_block.inc        ;         ;
; lpm_mux.inc                      ; yes             ; Megafunction                 ; d:/altera/13.1/quartus/libraries/megafunctions/lpm_mux.inc                  ;         ;
; lpm_decode.inc                   ; yes             ; Megafunction                 ; d:/altera/13.1/quartus/libraries/megafunctions/lpm_decode.inc               ;         ;
; a_rdenreg.inc                    ; yes             ; Megafunction                 ; d:/altera/13.1/quartus/libraries/megafunctions/a_rdenreg.inc                ;         ;
; altrom.inc                       ; yes             ; Megafunction                 ; d:/altera/13.1/quartus/libraries/megafunctions/altrom.inc                   ;         ;
; altram.inc                       ; yes             ; Megafunction                 ; d:/altera/13.1/quartus/libraries/megafunctions/altram.inc                   ;         ;
; altdpram.inc                     ; yes             ; Megafunction                 ; d:/altera/13.1/quartus/libraries/megafunctions/altdpram.inc                 ;         ;
; db/altsyncram_hv14.tdf           ; yes             ; Auto-Generated Megafunction  ; D:/altera/zwc-keshe/zwchhh/db/altsyncram_hv14.tdf                           ;         ;
; altdpram.tdf                     ; yes             ; Megafunction                 ; d:/altera/13.1/quartus/libraries/megafunctions/altdpram.tdf                 ;         ;
; memmodes.inc                     ; yes             ; Megafunction                 ; d:/altera/13.1/quartus/libraries/others/maxplus2/memmodes.inc               ;         ;
; a_hdffe.inc                      ; yes             ; Megafunction                 ; d:/altera/13.1/quartus/libraries/megafunctions/a_hdffe.inc                  ;         ;
; alt_le_rden_reg.inc              ; yes             ; Megafunction                 ; d:/altera/13.1/quartus/libraries/megafunctions/alt_le_rden_reg.inc          ;         ;
; altsyncram.inc                   ; yes             ; Megafunction                 ; d:/altera/13.1/quartus/libraries/megafunctions/altsyncram.inc               ;         ;
; lpm_mux.tdf                      ; yes             ; Megafunction                 ; d:/altera/13.1/quartus/libraries/megafunctions/lpm_mux.tdf                  ;         ;
; muxlut.inc                       ; yes             ; Megafunction                 ; d:/altera/13.1/quartus/libraries/megafunctions/muxlut.inc                   ;         ;
; bypassff.inc                     ; yes             ; Megafunction                 ; d:/altera/13.1/quartus/libraries/megafunctions/bypassff.inc                 ;         ;
; altshift.inc                     ; yes             ; Megafunction                 ; d:/altera/13.1/quartus/libraries/megafunctions/altshift.inc                 ;         ;
; db/mux_grc.tdf                   ; yes             ; Auto-Generated Megafunction  ; D:/altera/zwc-keshe/zwchhh/db/mux_grc.tdf                                   ;         ;
; lpm_decode.tdf                   ; yes             ; Megafunction                 ; d:/altera/13.1/quartus/libraries/megafunctions/lpm_decode.tdf               ;         ;
; declut.inc                       ; yes             ; Megafunction                 ; d:/altera/13.1/quartus/libraries/megafunctions/declut.inc                   ;         ;
; lpm_compare.inc                  ; yes             ; Megafunction                 ; d:/altera/13.1/quartus/libraries/megafunctions/lpm_compare.inc              ;         ;
; db/decode_4uf.tdf                ; yes             ; Auto-Generated Megafunction  ; D:/altera/zwc-keshe/zwchhh/db/decode_4uf.tdf                                ;         ;
; lpm_counter.tdf                  ; yes             ; Megafunction                 ; d:/altera/13.1/quartus/libraries/megafunctions/lpm_counter.tdf              ;         ;
; lpm_add_sub.inc                  ; yes             ; Megafunction                 ; d:/altera/13.1/quartus/libraries/megafunctions/lpm_add_sub.inc              ;         ;
; cmpconst.inc                     ; yes             ; Megafunction                 ; d:/altera/13.1/quartus/libraries/megafunctions/cmpconst.inc                 ;         ;
; lpm_counter.inc                  ; yes             ; Megafunction                 ; d:/altera/13.1/quartus/libraries/megafunctions/lpm_counter.inc              ;         ;
; alt_counter_stratix.inc          ; yes             ; Megafunction                 ; d:/altera/13.1/quartus/libraries/megafunctions/alt_counter_stratix.inc      ;         ;
; db/cntr_4fi.tdf                  ; yes             ; Auto-Generated Megafunction  ; D:/altera/zwc-keshe/zwchhh/db/cntr_4fi.tdf                                  ;         ;
; db/cmpr_ifc.tdf                  ; yes             ; Auto-Generated Megafunction  ; D:/altera/zwc-keshe/zwchhh/db/cmpr_ifc.tdf                                  ;         ;
; db/cntr_v7j.tdf                  ; yes             ; Auto-Generated Megafunction  ; D:/altera/zwc-keshe/zwchhh/db/cntr_v7j.tdf                                  ;         ;
; db/cntr_3fi.tdf                  ; yes             ; Auto-Generated Megafunction  ; D:/altera/zwc-keshe/zwchhh/db/cntr_3fi.tdf                                  ;         ;
; db/cntr_p1j.tdf                  ; yes             ; Auto-Generated Megafunction  ; D:/altera/zwc-keshe/zwchhh/db/cntr_p1j.tdf                                  ;         ;
; db/cmpr_efc.tdf                  ; yes             ; Auto-Generated Megafunction  ; D:/altera/zwc-keshe/zwchhh/db/cmpr_efc.tdf                                  ;         ;
; sld_rom_sr.vhd                   ; yes             ; Encrypted Megafunction       ; d:/altera/13.1/quartus/libraries/megafunctions/sld_rom_sr.vhd               ;         ;
; sld_hub.vhd                      ; yes             ; Encrypted Megafunction       ; d:/altera/13.1/quartus/libraries/megafunctions/sld_hub.vhd                  ;         ;
; sld_jtag_hub.vhd                 ; yes             ; Encrypted Megafunction       ; d:/altera/13.1/quartus/libraries/megafunctions/sld_jtag_hub.vhd             ;         ;
; altshift_taps.tdf                ; yes             ; Megafunction                 ; d:/altera/13.1/quartus/libraries/megafunctions/altshift_taps.tdf            ;         ;
; db/shift_taps_ikm.tdf            ; yes             ; Auto-Generated Megafunction  ; D:/altera/zwc-keshe/zwchhh/db/shift_taps_ikm.tdf                            ;         ;
; db/altsyncram_j3b1.tdf           ; yes             ; Auto-Generated Megafunction  ; D:/altera/zwc-keshe/zwchhh/db/altsyncram_j3b1.tdf                           ;         ;
; db/cntr_gpf.tdf                  ; yes             ; Auto-Generated Megafunction  ; D:/altera/zwc-keshe/zwchhh/db/cntr_gpf.tdf                                  ;         ;
; db/cntr_69h.tdf                  ; yes             ; Auto-Generated Megafunction  ; D:/altera/zwc-keshe/zwchhh/db/cntr_69h.tdf                                  ;         ;
; lpm_divide.tdf                   ; yes             ; Megafunction                 ; d:/altera/13.1/quartus/libraries/megafunctions/lpm_divide.tdf               ;         ;
; abs_divider.inc                  ; yes             ; Megafunction                 ; d:/altera/13.1/quartus/libraries/megafunctions/abs_divider.inc              ;         ;
; sign_div_unsign.inc              ; yes             ; Megafunction                 ; d:/altera/13.1/quartus/libraries/megafunctions/sign_div_unsign.inc          ;         ;
; db/lpm_divide_o9m.tdf            ; yes             ; Auto-Generated Megafunction  ; D:/altera/zwc-keshe/zwchhh/db/lpm_divide_o9m.tdf                            ;         ;
; db/sign_div_unsign_mlh.tdf       ; yes             ; Auto-Generated Megafunction  ; D:/altera/zwc-keshe/zwchhh/db/sign_div_unsign_mlh.tdf                       ;         ;
; db/alt_u_div_n5f.tdf             ; yes             ; Auto-Generated Megafunction  ; D:/altera/zwc-keshe/zwchhh/db/alt_u_div_n5f.tdf                             ;         ;
; db/add_sub_unc.tdf               ; yes             ; Auto-Generated Megafunction  ; D:/altera/zwc-keshe/zwchhh/db/add_sub_unc.tdf                               ;         ;
; db/add_sub_vnc.tdf               ; yes             ; Auto-Generated Megafunction  ; D:/altera/zwc-keshe/zwchhh/db/add_sub_vnc.tdf                               ;         ;
; db/lpm_divide_lhm.tdf            ; yes             ; Auto-Generated Megafunction  ; D:/altera/zwc-keshe/zwchhh/db/lpm_divide_lhm.tdf                            ;         ;
; db/lpm_divide_ohm.tdf            ; yes             ; Auto-Generated Megafunction  ; D:/altera/zwc-keshe/zwchhh/db/lpm_divide_ohm.tdf                            ;         ;
; db/sign_div_unsign_plh.tdf       ; yes             ; Auto-Generated Megafunction  ; D:/altera/zwc-keshe/zwchhh/db/sign_div_unsign_plh.tdf                       ;         ;
; db/alt_u_div_t5f.tdf             ; yes             ; Auto-Generated Megafunction  ; D:/altera/zwc-keshe/zwchhh/db/alt_u_div_t5f.tdf                             ;         ;
; db/lpm_divide_phm.tdf            ; yes             ; Auto-Generated Megafunction  ; D:/altera/zwc-keshe/zwchhh/db/lpm_divide_phm.tdf                            ;         ;
; db/sign_div_unsign_qlh.tdf       ; yes             ; Auto-Generated Megafunction  ; D:/altera/zwc-keshe/zwchhh/db/sign_div_unsign_qlh.tdf                       ;         ;
; db/alt_u_div_v5f.tdf             ; yes             ; Auto-Generated Megafunction  ; D:/altera/zwc-keshe/zwchhh/db/alt_u_div_v5f.tdf                             ;         ;
; db/lpm_divide_s9m.tdf            ; yes             ; Auto-Generated Megafunction  ; D:/altera/zwc-keshe/zwchhh/db/lpm_divide_s9m.tdf                            ;         ;
; db/lpm_divide_shm.tdf            ; yes             ; Auto-Generated Megafunction  ; D:/altera/zwc-keshe/zwchhh/db/lpm_divide_shm.tdf                            ;         ;
; db/sign_div_unsign_tlh.tdf       ; yes             ; Auto-Generated Megafunction  ; D:/altera/zwc-keshe/zwchhh/db/sign_div_unsign_tlh.tdf                       ;         ;
; db/alt_u_div_56f.tdf             ; yes             ; Auto-Generated Megafunction  ; D:/altera/zwc-keshe/zwchhh/db/alt_u_div_56f.tdf                             ;         ;
; db/lpm_divide_6jm.tdf            ; yes             ; Auto-Generated Megafunction  ; D:/altera/zwc-keshe/zwchhh/db/lpm_divide_6jm.tdf                            ;         ;
; db/sign_div_unsign_7nh.tdf       ; yes             ; Auto-Generated Megafunction  ; D:/altera/zwc-keshe/zwchhh/db/sign_div_unsign_7nh.tdf                       ;         ;
; db/alt_u_div_p8f.tdf             ; yes             ; Auto-Generated Megafunction  ; D:/altera/zwc-keshe/zwchhh/db/alt_u_div_p8f.tdf                             ;         ;
; db/lpm_divide_ajm.tdf            ; yes             ; Auto-Generated Megafunction  ; D:/altera/zwc-keshe/zwchhh/db/lpm_divide_ajm.tdf                            ;         ;
; db/sign_div_unsign_bnh.tdf       ; yes             ; Auto-Generated Megafunction  ; D:/altera/zwc-keshe/zwchhh/db/sign_div_unsign_bnh.tdf                       ;         ;
; db/alt_u_div_19f.tdf             ; yes             ; Auto-Generated Megafunction  ; D:/altera/zwc-keshe/zwchhh/db/alt_u_div_19f.tdf                             ;         ;
; db/lpm_divide_rhm.tdf            ; yes             ; Auto-Generated Megafunction  ; D:/altera/zwc-keshe/zwchhh/db/lpm_divide_rhm.tdf                            ;         ;
; db/sign_div_unsign_slh.tdf       ; yes             ; Auto-Generated Megafunction  ; D:/altera/zwc-keshe/zwchhh/db/sign_div_unsign_slh.tdf                       ;         ;
; db/alt_u_div_06f.tdf             ; yes             ; Auto-Generated Megafunction  ; D:/altera/zwc-keshe/zwchhh/db/alt_u_div_06f.tdf                             ;         ;
; db/lpm_divide_djm.tdf            ; yes             ; Auto-Generated Megafunction  ; D:/altera/zwc-keshe/zwchhh/db/lpm_divide_djm.tdf                            ;         ;
; db/sign_div_unsign_enh.tdf       ; yes             ; Auto-Generated Megafunction  ; D:/altera/zwc-keshe/zwchhh/db/sign_div_unsign_enh.tdf                       ;         ;
; db/alt_u_div_79f.tdf             ; yes             ; Auto-Generated Megafunction  ; D:/altera/zwc-keshe/zwchhh/db/alt_u_div_79f.tdf                             ;         ;
; lpm_mult.tdf                     ; yes             ; Megafunction                 ; d:/altera/13.1/quartus/libraries/megafunctions/lpm_mult.tdf                 ;         ;
; multcore.inc                     ; yes             ; Megafunction                 ; d:/altera/13.1/quartus/libraries/megafunctions/multcore.inc                 ;         ;
; db/mult_vdt.tdf                  ; yes             ; Auto-Generated Megafunction  ; D:/altera/zwc-keshe/zwchhh/db/mult_vdt.tdf                                  ;         ;
; db/lpm_divide_8jm.tdf            ; yes             ; Auto-Generated Megafunction  ; D:/altera/zwc-keshe/zwchhh/db/lpm_divide_8jm.tdf                            ;         ;
; db/sign_div_unsign_9nh.tdf       ; yes             ; Auto-Generated Megafunction  ; D:/altera/zwc-keshe/zwchhh/db/sign_div_unsign_9nh.tdf                       ;         ;
; db/alt_u_div_t8f.tdf             ; yes             ; Auto-Generated Megafunction  ; D:/altera/zwc-keshe/zwchhh/db/alt_u_div_t8f.tdf                             ;         ;
; db/mult_oft.tdf                  ; yes             ; Auto-Generated Megafunction  ; D:/altera/zwc-keshe/zwchhh/db/mult_oft.tdf                                  ;         ;
; db/mult_1et.tdf                  ; yes             ; Auto-Generated Megafunction  ; D:/altera/zwc-keshe/zwchhh/db/mult_1et.tdf                                  ;         ;
; db/lpm_divide_bjm.tdf            ; yes             ; Auto-Generated Megafunction  ; D:/altera/zwc-keshe/zwchhh/db/lpm_divide_bjm.tdf                            ;         ;
; db/sign_div_unsign_cnh.tdf       ; yes             ; Auto-Generated Megafunction  ; D:/altera/zwc-keshe/zwchhh/db/sign_div_unsign_cnh.tdf                       ;         ;
; db/alt_u_div_29f.tdf             ; yes             ; Auto-Generated Megafunction  ; D:/altera/zwc-keshe/zwchhh/db/alt_u_div_29f.tdf                             ;         ;
; db/lpm_divide_qhm.tdf            ; yes             ; Auto-Generated Megafunction  ; D:/altera/zwc-keshe/zwchhh/db/lpm_divide_qhm.tdf                            ;         ;
; db/sign_div_unsign_rlh.tdf       ; yes             ; Auto-Generated Megafunction  ; D:/altera/zwc-keshe/zwchhh/db/sign_div_unsign_rlh.tdf                       ;         ;
; db/alt_u_div_16f.tdf             ; yes             ; Auto-Generated Megafunction  ; D:/altera/zwc-keshe/zwchhh/db/alt_u_div_16f.tdf                             ;         ;
+----------------------------------+-----------------+------------------------------+-----------------------------------------------------------------------------+---------+


+---------------------------------------------------------+
; Analysis & Synthesis Resource Usage Summary             ;
+---------------------------------------------+-----------+
; Resource                                    ; Usage     ;
+---------------------------------------------+-----------+
; Estimated Total logic elements              ; 14,075    ;
;                                             ;           ;
; Total combinational functions               ; 11568     ;
; Logic element usage by number of LUT inputs ;           ;
;     -- 4 input functions                    ; 3122      ;
;     -- 3 input functions                    ; 6313      ;
;     -- <=2 input functions                  ; 2133      ;
;                                             ;           ;
; Logic elements by mode                      ;           ;
;     -- normal mode                          ; 6893      ;
;     -- arithmetic mode                      ; 4675      ;
;                                             ;           ;
; Total registers                             ; 3463      ;
;     -- Dedicated logic registers            ; 3463      ;
;     -- I/O registers                        ; 0         ;
;                                             ;           ;
; I/O pins                                    ; 26        ;
; Total memory bits                           ; 31320     ;
; Embedded Multiplier 9-bit elements          ; 15        ;
; Maximum fan-out node                        ; clk~input ;
; Maximum fan-out                             ; 2953      ;
; Total fan-out                               ; 49137     ;
; Average fan-out                             ; 3.24      ;
+---------------------------------------------+-----------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               ;
+---------------------------------------------------------------------------------------------------------+-------------------+--------------+-------------+--------------+---------+-----------+------+--------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+
; Compilation Hierarchy Node                                                                              ; LC Combinationals ; LC Registers ; Memory Bits ; DSP Elements ; DSP 9x9 ; DSP 18x18 ; Pins ; Virtual Pins ; Full Hierarchy Name                                                                                                                                                                                                                                                                                                                          ; Library Name ;
+---------------------------------------------------------------------------------------------------------+-------------------+--------------+-------------+--------------+---------+-----------+------+--------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+
; |zwchhh                                                                                                 ; 11568 (1)         ; 3463 (0)     ; 31320       ; 15           ; 1       ; 7         ; 26   ; 0            ; |zwchhh                                                                                                                                                                                                                                                                                                                                      ; work         ;
;    |ad9201:m6|                                                                                          ; 1759 (386)        ; 280 (269)    ; 600         ; 3            ; 1       ; 1         ; 0    ; 0            ; |zwchhh|ad9201:m6                                                                                                                                                                                                                                                                                                                            ; work         ;
;       |altshift_taps:i_filter_reg_rtl_0|                                                                ; 18 (0)            ; 11 (0)       ; 600         ; 0            ; 0       ; 0         ; 0    ; 0            ; |zwchhh|ad9201:m6|altshift_taps:i_filter_reg_rtl_0                                                                                                                                                                                                                                                                                           ; work         ;
;          |shift_taps_ikm:auto_generated|                                                                ; 18 (0)            ; 11 (1)       ; 600         ; 0            ; 0       ; 0         ; 0    ; 0            ; |zwchhh|ad9201:m6|altshift_taps:i_filter_reg_rtl_0|shift_taps_ikm:auto_generated                                                                                                                                                                                                                                                             ; work         ;
;             |altsyncram_j3b1:altsyncram2|                                                               ; 0 (0)             ; 0 (0)        ; 600         ; 0            ; 0       ; 0         ; 0    ; 0            ; |zwchhh|ad9201:m6|altshift_taps:i_filter_reg_rtl_0|shift_taps_ikm:auto_generated|altsyncram_j3b1:altsyncram2                                                                                                                                                                                                                                 ; work         ;
;             |cntr_69h:cntr3|                                                                            ; 6 (6)             ; 5 (5)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |zwchhh|ad9201:m6|altshift_taps:i_filter_reg_rtl_0|shift_taps_ikm:auto_generated|cntr_69h:cntr3                                                                                                                                                                                                                                              ; work         ;
;             |cntr_gpf:cntr1|                                                                            ; 12 (11)           ; 5 (5)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |zwchhh|ad9201:m6|altshift_taps:i_filter_reg_rtl_0|shift_taps_ikm:auto_generated|cntr_gpf:cntr1                                                                                                                                                                                                                                              ; work         ;
;                |cmpr_ifc:cmpr6|                                                                         ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |zwchhh|ad9201:m6|altshift_taps:i_filter_reg_rtl_0|shift_taps_ikm:auto_generated|cntr_gpf:cntr1|cmpr_ifc:cmpr6                                                                                                                                                                                                                               ; work         ;
;       |lpm_divide:Div0|                                                                                 ; 303 (0)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |zwchhh|ad9201:m6|lpm_divide:Div0                                                                                                                                                                                                                                                                                                            ; work         ;
;          |lpm_divide_qhm:auto_generated|                                                                ; 303 (0)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |zwchhh|ad9201:m6|lpm_divide:Div0|lpm_divide_qhm:auto_generated                                                                                                                                                                                                                                                                              ; work         ;
;             |sign_div_unsign_rlh:divider|                                                               ; 303 (0)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |zwchhh|ad9201:m6|lpm_divide:Div0|lpm_divide_qhm:auto_generated|sign_div_unsign_rlh:divider                                                                                                                                                                                                                                                  ; work         ;
;                |alt_u_div_16f:divider|                                                                  ; 303 (303)         ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |zwchhh|ad9201:m6|lpm_divide:Div0|lpm_divide_qhm:auto_generated|sign_div_unsign_rlh:divider|alt_u_div_16f:divider                                                                                                                                                                                                                            ; work         ;
;       |lpm_divide:Div1|                                                                                 ; 1038 (0)          ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |zwchhh|ad9201:m6|lpm_divide:Div1                                                                                                                                                                                                                                                                                                            ; work         ;
;          |lpm_divide_bjm:auto_generated|                                                                ; 1038 (0)          ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |zwchhh|ad9201:m6|lpm_divide:Div1|lpm_divide_bjm:auto_generated                                                                                                                                                                                                                                                                              ; work         ;
;             |sign_div_unsign_cnh:divider|                                                               ; 1038 (0)          ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |zwchhh|ad9201:m6|lpm_divide:Div1|lpm_divide_bjm:auto_generated|sign_div_unsign_cnh:divider                                                                                                                                                                                                                                                  ; work         ;
;                |alt_u_div_29f:divider|                                                                  ; 1038 (1037)       ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |zwchhh|ad9201:m6|lpm_divide:Div1|lpm_divide_bjm:auto_generated|sign_div_unsign_cnh:divider|alt_u_div_29f:divider                                                                                                                                                                                                                            ; work         ;
;                   |add_sub_vnc:add_sub_1|                                                               ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |zwchhh|ad9201:m6|lpm_divide:Div1|lpm_divide_bjm:auto_generated|sign_div_unsign_cnh:divider|alt_u_div_29f:divider|add_sub_vnc:add_sub_1                                                                                                                                                                                                      ; work         ;
;       |lpm_mult:Mult0|                                                                                  ; 14 (0)            ; 0 (0)        ; 0           ; 3            ; 1       ; 1         ; 0    ; 0            ; |zwchhh|ad9201:m6|lpm_mult:Mult0                                                                                                                                                                                                                                                                                                             ; work         ;
;          |mult_1et:auto_generated|                                                                      ; 14 (14)           ; 0 (0)        ; 0           ; 3            ; 1       ; 1         ; 0    ; 0            ; |zwchhh|ad9201:m6|lpm_mult:Mult0|mult_1et:auto_generated                                                                                                                                                                                                                                                                                     ; work         ;
;    |alarm:m5|                                                                                           ; 6 (6)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |zwchhh|alarm:m5                                                                                                                                                                                                                                                                                                                             ; work         ;
;    |control_div:m1|                                                                                     ; 61 (61)           ; 47 (47)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |zwchhh|control_div:m1                                                                                                                                                                                                                                                                                                                       ; work         ;
;    |display:m4|                                                                                         ; 1569 (61)         ; 36 (36)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |zwchhh|display:m4                                                                                                                                                                                                                                                                                                                           ; work         ;
;       |lpm_divide:Div0|                                                                                 ; 82 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |zwchhh|display:m4|lpm_divide:Div0                                                                                                                                                                                                                                                                                                           ; work         ;
;          |lpm_divide_ajm:auto_generated|                                                                ; 82 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |zwchhh|display:m4|lpm_divide:Div0|lpm_divide_ajm:auto_generated                                                                                                                                                                                                                                                                             ; work         ;
;             |sign_div_unsign_bnh:divider|                                                               ; 82 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |zwchhh|display:m4|lpm_divide:Div0|lpm_divide_ajm:auto_generated|sign_div_unsign_bnh:divider                                                                                                                                                                                                                                                 ; work         ;
;                |alt_u_div_19f:divider|                                                                  ; 82 (82)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |zwchhh|display:m4|lpm_divide:Div0|lpm_divide_ajm:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_19f:divider                                                                                                                                                                                                                           ; work         ;
;       |lpm_divide:Div1|                                                                                 ; 185 (0)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |zwchhh|display:m4|lpm_divide:Div1                                                                                                                                                                                                                                                                                                           ; work         ;
;          |lpm_divide_6jm:auto_generated|                                                                ; 185 (0)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |zwchhh|display:m4|lpm_divide:Div1|lpm_divide_6jm:auto_generated                                                                                                                                                                                                                                                                             ; work         ;
;             |sign_div_unsign_7nh:divider|                                                               ; 185 (0)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |zwchhh|display:m4|lpm_divide:Div1|lpm_divide_6jm:auto_generated|sign_div_unsign_7nh:divider                                                                                                                                                                                                                                                 ; work         ;
;                |alt_u_div_p8f:divider|                                                                  ; 185 (185)         ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |zwchhh|display:m4|lpm_divide:Div1|lpm_divide_6jm:auto_generated|sign_div_unsign_7nh:divider|alt_u_div_p8f:divider                                                                                                                                                                                                                           ; work         ;
;       |lpm_divide:Div2|                                                                                 ; 201 (0)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |zwchhh|display:m4|lpm_divide:Div2                                                                                                                                                                                                                                                                                                           ; work         ;
;          |lpm_divide_shm:auto_generated|                                                                ; 201 (0)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |zwchhh|display:m4|lpm_divide:Div2|lpm_divide_shm:auto_generated                                                                                                                                                                                                                                                                             ; work         ;
;             |sign_div_unsign_tlh:divider|                                                               ; 201 (0)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |zwchhh|display:m4|lpm_divide:Div2|lpm_divide_shm:auto_generated|sign_div_unsign_tlh:divider                                                                                                                                                                                                                                                 ; work         ;
;                |alt_u_div_56f:divider|                                                                  ; 201 (201)         ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |zwchhh|display:m4|lpm_divide:Div2|lpm_divide_shm:auto_generated|sign_div_unsign_tlh:divider|alt_u_div_56f:divider                                                                                                                                                                                                                           ; work         ;
;       |lpm_divide:Div3|                                                                                 ; 160 (0)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |zwchhh|display:m4|lpm_divide:Div3                                                                                                                                                                                                                                                                                                           ; work         ;
;          |lpm_divide_phm:auto_generated|                                                                ; 160 (0)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |zwchhh|display:m4|lpm_divide:Div3|lpm_divide_phm:auto_generated                                                                                                                                                                                                                                                                             ; work         ;
;             |sign_div_unsign_qlh:divider|                                                               ; 160 (0)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |zwchhh|display:m4|lpm_divide:Div3|lpm_divide_phm:auto_generated|sign_div_unsign_qlh:divider                                                                                                                                                                                                                                                 ; work         ;
;                |alt_u_div_v5f:divider|                                                                  ; 160 (160)         ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |zwchhh|display:m4|lpm_divide:Div3|lpm_divide_phm:auto_generated|sign_div_unsign_qlh:divider|alt_u_div_v5f:divider                                                                                                                                                                                                                           ; work         ;
;       |lpm_divide:Div4|                                                                                 ; 113 (0)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |zwchhh|display:m4|lpm_divide:Div4                                                                                                                                                                                                                                                                                                           ; work         ;
;          |lpm_divide_ohm:auto_generated|                                                                ; 113 (0)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |zwchhh|display:m4|lpm_divide:Div4|lpm_divide_ohm:auto_generated                                                                                                                                                                                                                                                                             ; work         ;
;             |sign_div_unsign_plh:divider|                                                               ; 113 (0)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |zwchhh|display:m4|lpm_divide:Div4|lpm_divide_ohm:auto_generated|sign_div_unsign_plh:divider                                                                                                                                                                                                                                                 ; work         ;
;                |alt_u_div_t5f:divider|                                                                  ; 113 (113)         ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |zwchhh|display:m4|lpm_divide:Div4|lpm_divide_ohm:auto_generated|sign_div_unsign_plh:divider|alt_u_div_t5f:divider                                                                                                                                                                                                                           ; work         ;
;       |lpm_divide:Div5|                                                                                 ; 108 (0)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |zwchhh|display:m4|lpm_divide:Div5                                                                                                                                                                                                                                                                                                           ; work         ;
;          |lpm_divide_lhm:auto_generated|                                                                ; 108 (0)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |zwchhh|display:m4|lpm_divide:Div5|lpm_divide_lhm:auto_generated                                                                                                                                                                                                                                                                             ; work         ;
;             |sign_div_unsign_mlh:divider|                                                               ; 108 (0)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |zwchhh|display:m4|lpm_divide:Div5|lpm_divide_lhm:auto_generated|sign_div_unsign_mlh:divider                                                                                                                                                                                                                                                 ; work         ;
;                |alt_u_div_n5f:divider|                                                                  ; 108 (108)         ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |zwchhh|display:m4|lpm_divide:Div5|lpm_divide_lhm:auto_generated|sign_div_unsign_mlh:divider|alt_u_div_n5f:divider                                                                                                                                                                                                                           ; work         ;
;       |lpm_divide:Mod0|                                                                                 ; 160 (0)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |zwchhh|display:m4|lpm_divide:Mod0                                                                                                                                                                                                                                                                                                           ; work         ;
;          |lpm_divide_s9m:auto_generated|                                                                ; 160 (0)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |zwchhh|display:m4|lpm_divide:Mod0|lpm_divide_s9m:auto_generated                                                                                                                                                                                                                                                                             ; work         ;
;             |sign_div_unsign_qlh:divider|                                                               ; 160 (0)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |zwchhh|display:m4|lpm_divide:Mod0|lpm_divide_s9m:auto_generated|sign_div_unsign_qlh:divider                                                                                                                                                                                                                                                 ; work         ;
;                |alt_u_div_v5f:divider|                                                                  ; 160 (160)         ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |zwchhh|display:m4|lpm_divide:Mod0|lpm_divide_s9m:auto_generated|sign_div_unsign_qlh:divider|alt_u_div_v5f:divider                                                                                                                                                                                                                           ; work         ;
;       |lpm_divide:Mod2|                                                                                 ; 51 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |zwchhh|display:m4|lpm_divide:Mod2                                                                                                                                                                                                                                                                                                           ; work         ;
;          |lpm_divide_s9m:auto_generated|                                                                ; 51 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |zwchhh|display:m4|lpm_divide:Mod2|lpm_divide_s9m:auto_generated                                                                                                                                                                                                                                                                             ; work         ;
;             |sign_div_unsign_qlh:divider|                                                               ; 51 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |zwchhh|display:m4|lpm_divide:Mod2|lpm_divide_s9m:auto_generated|sign_div_unsign_qlh:divider                                                                                                                                                                                                                                                 ; work         ;
;                |alt_u_div_v5f:divider|                                                                  ; 51 (51)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |zwchhh|display:m4|lpm_divide:Mod2|lpm_divide_s9m:auto_generated|sign_div_unsign_qlh:divider|alt_u_div_v5f:divider                                                                                                                                                                                                                           ; work         ;
;       |lpm_divide:Mod3|                                                                                 ; 93 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |zwchhh|display:m4|lpm_divide:Mod3                                                                                                                                                                                                                                                                                                           ; work         ;
;          |lpm_divide_s9m:auto_generated|                                                                ; 93 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |zwchhh|display:m4|lpm_divide:Mod3|lpm_divide_s9m:auto_generated                                                                                                                                                                                                                                                                             ; work         ;
;             |sign_div_unsign_qlh:divider|                                                               ; 93 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |zwchhh|display:m4|lpm_divide:Mod3|lpm_divide_s9m:auto_generated|sign_div_unsign_qlh:divider                                                                                                                                                                                                                                                 ; work         ;
;                |alt_u_div_v5f:divider|                                                                  ; 93 (93)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |zwchhh|display:m4|lpm_divide:Mod3|lpm_divide_s9m:auto_generated|sign_div_unsign_qlh:divider|alt_u_div_v5f:divider                                                                                                                                                                                                                           ; work         ;
;       |lpm_divide:Mod4|                                                                                 ; 128 (0)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |zwchhh|display:m4|lpm_divide:Mod4                                                                                                                                                                                                                                                                                                           ; work         ;
;          |lpm_divide_s9m:auto_generated|                                                                ; 128 (0)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |zwchhh|display:m4|lpm_divide:Mod4|lpm_divide_s9m:auto_generated                                                                                                                                                                                                                                                                             ; work         ;
;             |sign_div_unsign_qlh:divider|                                                               ; 128 (0)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |zwchhh|display:m4|lpm_divide:Mod4|lpm_divide_s9m:auto_generated|sign_div_unsign_qlh:divider                                                                                                                                                                                                                                                 ; work         ;
;                |alt_u_div_v5f:divider|                                                                  ; 128 (128)         ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |zwchhh|display:m4|lpm_divide:Mod4|lpm_divide_s9m:auto_generated|sign_div_unsign_qlh:divider|alt_u_div_v5f:divider                                                                                                                                                                                                                           ; work         ;
;       |lpm_divide:Mod5|                                                                                 ; 38 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |zwchhh|display:m4|lpm_divide:Mod5                                                                                                                                                                                                                                                                                                           ; work         ;
;          |lpm_divide_o9m:auto_generated|                                                                ; 38 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |zwchhh|display:m4|lpm_divide:Mod5|lpm_divide_o9m:auto_generated                                                                                                                                                                                                                                                                             ; work         ;
;             |sign_div_unsign_mlh:divider|                                                               ; 38 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |zwchhh|display:m4|lpm_divide:Mod5|lpm_divide_o9m:auto_generated|sign_div_unsign_mlh:divider                                                                                                                                                                                                                                                 ; work         ;
;                |alt_u_div_n5f:divider|                                                                  ; 38 (38)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |zwchhh|display:m4|lpm_divide:Mod5|lpm_divide_o9m:auto_generated|sign_div_unsign_mlh:divider|alt_u_div_n5f:divider                                                                                                                                                                                                                           ; work         ;
;       |lpm_divide:Mod6|                                                                                 ; 78 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |zwchhh|display:m4|lpm_divide:Mod6                                                                                                                                                                                                                                                                                                           ; work         ;
;          |lpm_divide_o9m:auto_generated|                                                                ; 78 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |zwchhh|display:m4|lpm_divide:Mod6|lpm_divide_o9m:auto_generated                                                                                                                                                                                                                                                                             ; work         ;
;             |sign_div_unsign_mlh:divider|                                                               ; 78 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |zwchhh|display:m4|lpm_divide:Mod6|lpm_divide_o9m:auto_generated|sign_div_unsign_mlh:divider                                                                                                                                                                                                                                                 ; work         ;
;                |alt_u_div_n5f:divider|                                                                  ; 78 (78)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |zwchhh|display:m4|lpm_divide:Mod6|lpm_divide_o9m:auto_generated|sign_div_unsign_mlh:divider|alt_u_div_n5f:divider                                                                                                                                                                                                                           ; work         ;
;       |lpm_divide:Mod7|                                                                                 ; 111 (0)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |zwchhh|display:m4|lpm_divide:Mod7                                                                                                                                                                                                                                                                                                           ; work         ;
;          |lpm_divide_o9m:auto_generated|                                                                ; 111 (0)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |zwchhh|display:m4|lpm_divide:Mod7|lpm_divide_o9m:auto_generated                                                                                                                                                                                                                                                                             ; work         ;
;             |sign_div_unsign_mlh:divider|                                                               ; 111 (0)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |zwchhh|display:m4|lpm_divide:Mod7|lpm_divide_o9m:auto_generated|sign_div_unsign_mlh:divider                                                                                                                                                                                                                                                 ; work         ;
;                |alt_u_div_n5f:divider|                                                                  ; 111 (111)         ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |zwchhh|display:m4|lpm_divide:Mod7|lpm_divide_o9m:auto_generated|sign_div_unsign_mlh:divider|alt_u_div_n5f:divider                                                                                                                                                                                                                           ; work         ;
;    |fre:m2|                                                                                             ; 3424 (172)        ; 254 (254)    ; 0           ; 8            ; 0       ; 4         ; 0    ; 0            ; |zwchhh|fre:m2                                                                                                                                                                                                                                                                                                                               ; work         ;
;       |lpm_divide:Div0|                                                                                 ; 3219 (0)          ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |zwchhh|fre:m2|lpm_divide:Div0                                                                                                                                                                                                                                                                                                               ; work         ;
;          |lpm_divide_djm:auto_generated|                                                                ; 3219 (0)          ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |zwchhh|fre:m2|lpm_divide:Div0|lpm_divide_djm:auto_generated                                                                                                                                                                                                                                                                                 ; work         ;
;             |sign_div_unsign_enh:divider|                                                               ; 3219 (0)          ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |zwchhh|fre:m2|lpm_divide:Div0|lpm_divide_djm:auto_generated|sign_div_unsign_enh:divider                                                                                                                                                                                                                                                     ; work         ;
;                |alt_u_div_79f:divider|                                                                  ; 3219 (3219)       ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |zwchhh|fre:m2|lpm_divide:Div0|lpm_divide_djm:auto_generated|sign_div_unsign_enh:divider|alt_u_div_79f:divider                                                                                                                                                                                                                               ; work         ;
;       |lpm_mult:Mult0|                                                                                  ; 33 (0)            ; 0 (0)        ; 0           ; 8            ; 0       ; 4         ; 0    ; 0            ; |zwchhh|fre:m2|lpm_mult:Mult0                                                                                                                                                                                                                                                                                                                ; work         ;
;          |mult_oft:auto_generated|                                                                      ; 33 (33)           ; 0 (0)        ; 0           ; 8            ; 0       ; 4         ; 0    ; 0            ; |zwchhh|fre:m2|lpm_mult:Mult0|mult_oft:auto_generated                                                                                                                                                                                                                                                                                        ; work         ;
;    |phas:m3|                                                                                            ; 4203 (1800)       ; 2064 (2064)  ; 0           ; 4            ; 0       ; 2         ; 0    ; 0            ; |zwchhh|phas:m3                                                                                                                                                                                                                                                                                                                              ; work         ;
;       |lpm_divide:Div0|                                                                                 ; 1040 (0)          ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |zwchhh|phas:m3|lpm_divide:Div0                                                                                                                                                                                                                                                                                                              ; work         ;
;          |lpm_divide_8jm:auto_generated|                                                                ; 1040 (0)          ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |zwchhh|phas:m3|lpm_divide:Div0|lpm_divide_8jm:auto_generated                                                                                                                                                                                                                                                                                ; work         ;
;             |sign_div_unsign_9nh:divider|                                                               ; 1040 (0)          ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |zwchhh|phas:m3|lpm_divide:Div0|lpm_divide_8jm:auto_generated|sign_div_unsign_9nh:divider                                                                                                                                                                                                                                                    ; work         ;
;                |alt_u_div_t8f:divider|                                                                  ; 1040 (1039)       ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |zwchhh|phas:m3|lpm_divide:Div0|lpm_divide_8jm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_t8f:divider                                                                                                                                                                                                                              ; work         ;
;                   |add_sub_vnc:add_sub_1|                                                               ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |zwchhh|phas:m3|lpm_divide:Div0|lpm_divide_8jm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_t8f:divider|add_sub_vnc:add_sub_1                                                                                                                                                                                                        ; work         ;
;       |lpm_divide:Div1|                                                                                 ; 320 (0)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |zwchhh|phas:m3|lpm_divide:Div1                                                                                                                                                                                                                                                                                                              ; work         ;
;          |lpm_divide_rhm:auto_generated|                                                                ; 320 (0)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |zwchhh|phas:m3|lpm_divide:Div1|lpm_divide_rhm:auto_generated                                                                                                                                                                                                                                                                                ; work         ;
;             |sign_div_unsign_slh:divider|                                                               ; 320 (0)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |zwchhh|phas:m3|lpm_divide:Div1|lpm_divide_rhm:auto_generated|sign_div_unsign_slh:divider                                                                                                                                                                                                                                                    ; work         ;
;                |alt_u_div_06f:divider|                                                                  ; 320 (320)         ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |zwchhh|phas:m3|lpm_divide:Div1|lpm_divide_rhm:auto_generated|sign_div_unsign_slh:divider|alt_u_div_06f:divider                                                                                                                                                                                                                              ; work         ;
;       |lpm_divide:Div2|                                                                                 ; 347 (0)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |zwchhh|phas:m3|lpm_divide:Div2                                                                                                                                                                                                                                                                                                              ; work         ;
;          |lpm_divide_rhm:auto_generated|                                                                ; 347 (0)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |zwchhh|phas:m3|lpm_divide:Div2|lpm_divide_rhm:auto_generated                                                                                                                                                                                                                                                                                ; work         ;
;             |sign_div_unsign_slh:divider|                                                               ; 347 (0)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |zwchhh|phas:m3|lpm_divide:Div2|lpm_divide_rhm:auto_generated|sign_div_unsign_slh:divider                                                                                                                                                                                                                                                    ; work         ;
;                |alt_u_div_06f:divider|                                                                  ; 347 (347)         ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |zwchhh|phas:m3|lpm_divide:Div2|lpm_divide_rhm:auto_generated|sign_div_unsign_slh:divider|alt_u_div_06f:divider                                                                                                                                                                                                                              ; work         ;
;       |lpm_divide:Div3|                                                                                 ; 317 (0)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |zwchhh|phas:m3|lpm_divide:Div3                                                                                                                                                                                                                                                                                                              ; work         ;
;          |lpm_divide_rhm:auto_generated|                                                                ; 317 (0)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |zwchhh|phas:m3|lpm_divide:Div3|lpm_divide_rhm:auto_generated                                                                                                                                                                                                                                                                                ; work         ;
;             |sign_div_unsign_slh:divider|                                                               ; 317 (0)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |zwchhh|phas:m3|lpm_divide:Div3|lpm_divide_rhm:auto_generated|sign_div_unsign_slh:divider                                                                                                                                                                                                                                                    ; work         ;
;                |alt_u_div_06f:divider|                                                                  ; 317 (317)         ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |zwchhh|phas:m3|lpm_divide:Div3|lpm_divide_rhm:auto_generated|sign_div_unsign_slh:divider|alt_u_div_06f:divider                                                                                                                                                                                                                              ; work         ;
;       |lpm_divide:Div4|                                                                                 ; 365 (0)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |zwchhh|phas:m3|lpm_divide:Div4                                                                                                                                                                                                                                                                                                              ; work         ;
;          |lpm_divide_rhm:auto_generated|                                                                ; 365 (0)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |zwchhh|phas:m3|lpm_divide:Div4|lpm_divide_rhm:auto_generated                                                                                                                                                                                                                                                                                ; work         ;
;             |sign_div_unsign_slh:divider|                                                               ; 365 (0)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |zwchhh|phas:m3|lpm_divide:Div4|lpm_divide_rhm:auto_generated|sign_div_unsign_slh:divider                                                                                                                                                                                                                                                    ; work         ;
;                |alt_u_div_06f:divider|                                                                  ; 365 (365)         ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |zwchhh|phas:m3|lpm_divide:Div4|lpm_divide_rhm:auto_generated|sign_div_unsign_slh:divider|alt_u_div_06f:divider                                                                                                                                                                                                                              ; work         ;
;       |lpm_mult:Mult0|                                                                                  ; 14 (0)            ; 0 (0)        ; 0           ; 4            ; 0       ; 2         ; 0    ; 0            ; |zwchhh|phas:m3|lpm_mult:Mult0                                                                                                                                                                                                                                                                                                               ; work         ;
;          |mult_vdt:auto_generated|                                                                      ; 14 (14)           ; 0 (0)        ; 0           ; 4            ; 0       ; 2         ; 0    ; 0            ; |zwchhh|phas:m3|lpm_mult:Mult0|mult_vdt:auto_generated                                                                                                                                                                                                                                                                                       ; work         ;
;    |sld_hub:auto_hub|                                                                                   ; 123 (1)           ; 90 (0)       ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |zwchhh|sld_hub:auto_hub                                                                                                                                                                                                                                                                                                                     ; work         ;
;       |sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|                                                    ; 122 (84)          ; 90 (62)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |zwchhh|sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst                                                                                                                                                                                                                                                                        ; work         ;
;          |sld_rom_sr:hub_info_reg|                                                                      ; 21 (21)           ; 9 (9)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |zwchhh|sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg                                                                                                                                                                                                                                                ; work         ;
;          |sld_shadow_jsm:shadow_jsm|                                                                    ; 17 (17)           ; 19 (19)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |zwchhh|sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm                                                                                                                                                                                                                                              ; work         ;
;    |sld_signaltap:auto_signaltap_0|                                                                     ; 422 (1)           ; 691 (60)     ; 30720       ; 0            ; 0       ; 0         ; 0    ; 0            ; |zwchhh|sld_signaltap:auto_signaltap_0                                                                                                                                                                                                                                                                                                       ; work         ;
;       |sld_signaltap_impl:sld_signaltap_body|                                                           ; 421 (0)           ; 631 (0)      ; 30720       ; 0            ; 0       ; 0         ; 0    ; 0            ; |zwchhh|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body                                                                                                                                                                                                                                                                 ; work         ;
;          |sld_signaltap_implb:sld_signaltap_body|                                                       ; 421 (88)          ; 631 (201)    ; 30720       ; 0            ; 0       ; 0         ; 0    ; 0            ; |zwchhh|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body                                                                                                                                                                                                                          ; work         ;
;             |altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|                            ; 23 (0)            ; 64 (64)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |zwchhh|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem                                                                                                                                                           ; work         ;
;                |lpm_decode:wdecoder|                                                                    ; 2 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |zwchhh|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|lpm_decode:wdecoder                                                                                                                                       ; work         ;
;                   |decode_4uf:auto_generated|                                                           ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |zwchhh|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|lpm_decode:wdecoder|decode_4uf:auto_generated                                                                                                             ; work         ;
;                |lpm_mux:mux|                                                                            ; 21 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |zwchhh|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|lpm_mux:mux                                                                                                                                               ; work         ;
;                   |mux_grc:auto_generated|                                                              ; 21 (21)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |zwchhh|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|lpm_mux:mux|mux_grc:auto_generated                                                                                                                        ; work         ;
;             |altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|                                           ; 0 (0)             ; 0 (0)        ; 30720       ; 0            ; 0       ; 0         ; 0    ; 0            ; |zwchhh|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram                                                                                                                                                                          ; work         ;
;                |altsyncram_hv14:auto_generated|                                                         ; 0 (0)             ; 0 (0)        ; 30720       ; 0            ; 0       ; 0         ; 0    ; 0            ; |zwchhh|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_hv14:auto_generated                                                                                                                                           ; work         ;
;             |lpm_shiftreg:segment_offset_config_deserialize|                                            ; 0 (0)             ; 10 (10)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |zwchhh|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:segment_offset_config_deserialize                                                                                                                                                                           ; work         ;
;             |lpm_shiftreg:status_register|                                                              ; 18 (18)           ; 17 (17)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |zwchhh|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:status_register                                                                                                                                                                                             ; work         ;
;             |serial_crc_16:\tdo_crc_gen:tdo_crc_calc|                                                   ; 14 (14)           ; 13 (13)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |zwchhh|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc                                                                                                                                                                                  ; work         ;
;             |sld_buffer_manager:sld_buffer_manager_inst|                                                ; 79 (79)           ; 59 (59)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |zwchhh|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst                                                                                                                                                                               ; work         ;
;             |sld_ela_control:ela_control|                                                               ; 72 (1)            ; 166 (1)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |zwchhh|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control                                                                                                                                                                                              ; work         ;
;                |lpm_shiftreg:trigger_config_deserialize|                                                ; 0 (0)             ; 4 (4)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |zwchhh|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|lpm_shiftreg:trigger_config_deserialize                                                                                                                                                      ; work         ;
;                |sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm| ; 60 (0)            ; 150 (0)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |zwchhh|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm                                                                                                       ; work         ;
;                   |lpm_shiftreg:trigger_condition_deserialize|                                          ; 0 (0)             ; 90 (90)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |zwchhh|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize                                                            ; work         ;
;                   |sld_mbpmg:\trigger_modules_gen:0:trigger_match|                                      ; 60 (0)            ; 60 (0)       ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |zwchhh|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match                                                        ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                            ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |zwchhh|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:10:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |zwchhh|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:10:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:11:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |zwchhh|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:11:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:12:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |zwchhh|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:12:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:13:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |zwchhh|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:13:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:14:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |zwchhh|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:14:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:15:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |zwchhh|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:15:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:16:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |zwchhh|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:16:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:17:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |zwchhh|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:17:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:18:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |zwchhh|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:18:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:19:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |zwchhh|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:19:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:1:sm1|                            ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |zwchhh|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:1:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:20:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |zwchhh|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:20:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:21:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |zwchhh|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:21:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:22:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |zwchhh|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:22:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:23:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |zwchhh|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:23:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:24:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |zwchhh|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:24:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:25:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |zwchhh|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:25:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:26:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |zwchhh|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:26:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:27:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |zwchhh|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:27:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:28:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |zwchhh|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:28:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:29:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |zwchhh|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:29:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:2:sm1|                            ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |zwchhh|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:2:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:3:sm1|                            ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |zwchhh|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:3:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:4:sm1|                            ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |zwchhh|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:4:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:5:sm1|                            ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |zwchhh|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:5:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:6:sm1|                            ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |zwchhh|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:6:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:7:sm1|                            ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |zwchhh|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:7:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:8:sm1|                            ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |zwchhh|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:8:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:9:sm1|                            ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |zwchhh|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:9:sm1  ; work         ;
;                |sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|                          ; 11 (11)           ; 11 (1)       ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |zwchhh|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity                                                                                                                                ; work         ;
;                   |lpm_shiftreg:trigger_config_deserialize|                                             ; 0 (0)             ; 10 (10)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |zwchhh|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize                                                                                        ; work         ;
;             |sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|          ; 108 (9)           ; 93 (0)       ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |zwchhh|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst                                                                                                                                         ; work         ;
;                |lpm_counter:\adv_point_3_and_more:advance_pointer_counter|                              ; 7 (0)             ; 5 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |zwchhh|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:\adv_point_3_and_more:advance_pointer_counter                                                                               ; work         ;
;                   |cntr_4fi:auto_generated|                                                             ; 7 (7)             ; 5 (5)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |zwchhh|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:\adv_point_3_and_more:advance_pointer_counter|cntr_4fi:auto_generated                                                       ; work         ;
;                |lpm_counter:read_pointer_counter|                                                       ; 10 (0)            ; 10 (0)       ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |zwchhh|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter                                                                                                        ; work         ;
;                   |cntr_v7j:auto_generated|                                                             ; 10 (10)           ; 10 (10)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |zwchhh|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_v7j:auto_generated                                                                                ; work         ;
;                |lpm_counter:status_advance_pointer_counter|                                             ; 7 (0)             ; 5 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |zwchhh|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:status_advance_pointer_counter                                                                                              ; work         ;
;                   |cntr_3fi:auto_generated|                                                             ; 7 (7)             ; 5 (5)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |zwchhh|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:status_advance_pointer_counter|cntr_3fi:auto_generated                                                                      ; work         ;
;                |lpm_counter:status_read_pointer_counter|                                                ; 3 (0)             ; 1 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |zwchhh|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:status_read_pointer_counter                                                                                                 ; work         ;
;                   |cntr_p1j:auto_generated|                                                             ; 3 (3)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |zwchhh|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:status_read_pointer_counter|cntr_p1j:auto_generated                                                                         ; work         ;
;                |lpm_shiftreg:info_data_shift_out|                                                       ; 21 (21)           ; 21 (21)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |zwchhh|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out                                                                                                        ; work         ;
;                |lpm_shiftreg:ram_data_shift_out|                                                        ; 30 (30)           ; 30 (30)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |zwchhh|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out                                                                                                         ; work         ;
;                |lpm_shiftreg:status_data_shift_out|                                                     ; 21 (21)           ; 21 (21)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |zwchhh|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out                                                                                                      ; work         ;
;             |sld_rom_sr:crc_rom_sr|                                                                     ; 19 (19)           ; 8 (8)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |zwchhh|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr                                                                                                                                                                                                    ; work         ;
+---------------------------------------------------------------------------------------------------------+-------------------+--------------+-------------+--------------+---------+-----------+------+--------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis RAM Summary                                                                                                                                                                                                                                                                           ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+-------+------+
; Name                                                                                                                                                                                                  ; Type ; Mode             ; Port A Depth ; Port A Width ; Port B Depth ; Port B Width ; Size  ; MIF  ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+-------+------+
; ad9201:m6|altshift_taps:i_filter_reg_rtl_0|shift_taps_ikm:auto_generated|altsyncram_j3b1:altsyncram2|ALTSYNCRAM                                                                                       ; AUTO ; Simple Dual Port ; 30           ; 20           ; 30           ; 20           ; 600   ; None ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_hv14:auto_generated|ALTSYNCRAM ; AUTO ; Simple Dual Port ; 1024         ; 30           ; 1024         ; 30           ; 30720 ; None ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+-------+------+


+-----------------------------------------------------+
; Analysis & Synthesis DSP Block Usage Summary        ;
+---------------------------------------+-------------+
; Statistic                             ; Number Used ;
+---------------------------------------+-------------+
; Simple Multipliers (9-bit)            ; 1           ;
; Simple Multipliers (18-bit)           ; 7           ;
; Embedded Multiplier Blocks            ; --          ;
; Embedded Multiplier 9-bit elements    ; 15          ;
; Signed Embedded Multipliers           ; 0           ;
; Unsigned Embedded Multipliers         ; 8           ;
; Mixed Sign Embedded Multipliers       ; 0           ;
; Variable Sign Embedded Multipliers    ; 0           ;
; Dedicated Input Shift Register Chains ; 0           ;
+---------------------------------------+-------------+
Note: number of Embedded Multiplier Blocks used is only available after a successful fit.


Encoding Type:  One-Hot
+--------------------------------------------------------------------------------------------------------------------+
; State Machine - |zwchhh|ad9201:m6|current_state                                                                    ;
+-----------------------------+--------------------------+-----------------------------+-----------------------------+
; Name                        ; current_state.STATE_IDLE ; current_state.STATE_PROCESS ; current_state.STATE_CAPTURE ;
+-----------------------------+--------------------------+-----------------------------+-----------------------------+
; current_state.STATE_IDLE    ; 0                        ; 0                           ; 0                           ;
; current_state.STATE_CAPTURE ; 1                        ; 0                           ; 1                           ;
; current_state.STATE_PROCESS ; 1                        ; 1                           ; 0                           ;
+-----------------------------+--------------------------+-----------------------------+-----------------------------+


Encoding Type:  One-Hot
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |zwchhh|phas:m3|total_win                                                                                                                                           ;
+-------------------------+-------------------------+-------------------------+-------------------------+-------------------------+-------------------------+-------------------------+
; Name                    ; total_win.0000011001000 ; total_win.1001110001000 ; total_win.0011111010000 ; total_win.0000000010100 ; total_win.0000000000010 ; total_win.0000000000001 ;
+-------------------------+-------------------------+-------------------------+-------------------------+-------------------------+-------------------------+-------------------------+
; total_win.0000000000001 ; 0                       ; 0                       ; 0                       ; 0                       ; 0                       ; 0                       ;
; total_win.0000000000010 ; 0                       ; 0                       ; 0                       ; 0                       ; 1                       ; 1                       ;
; total_win.0000000010100 ; 0                       ; 0                       ; 0                       ; 1                       ; 0                       ; 1                       ;
; total_win.0000011001000 ; 1                       ; 0                       ; 0                       ; 0                       ; 0                       ; 1                       ;
; total_win.0011111010000 ; 0                       ; 0                       ; 1                       ; 0                       ; 0                       ; 1                       ;
; total_win.1001110001000 ; 0                       ; 1                       ; 0                       ; 0                       ; 0                       ; 1                       ;
+-------------------------+-------------------------+-------------------------+-------------------------+-------------------------+-------------------------+-------------------------+


+----------------------------------------------------------------------------------+
; Registers Removed During Synthesis                                               ;
+----------------------------------------+-----------------------------------------+
; Register name                          ; Reason for Removal                      ;
+----------------------------------------+-----------------------------------------+
; ad9201:m6|dyn_adc_mid[9]               ; Stuck at GND due to stuck port data_in  ;
; display:m4|disp_data[4][2]             ; Stuck at GND due to stuck port data_in  ;
; display:m4|disp_data[4][0]             ; Stuck at GND due to stuck port data_in  ;
; phas:m3|sub_win_num[3,6,7]             ; Stuck at GND due to stuck port data_in  ;
; phas:m3|sub_win_size[4,7]              ; Stuck at GND due to stuck port data_in  ;
; fre:m2|fre_temp[58..63]                ; Stuck at GND due to stuck port data_in  ;
; phas:m3|sub_win_size[2,5]              ; Merged with phas:m3|sub_win_size[6]     ;
; phas:m3|sub_win_size[1]                ; Merged with phas:m3|sub_win_size[3]     ;
; display:m4|disp_data[4][3]             ; Merged with display:m4|disp_data[4][1]  ;
; fre:m2|fre_temp[0..6]                  ; Stuck at GND due to stuck port data_in  ;
; ad9201:m6|total_samples[0]             ; Merged with ad9201:m6|detect_cnt[0]     ;
; ad9201:m6|total_samples[1]             ; Merged with ad9201:m6|detect_cnt[1]     ;
; phas:m3|processed_fre[0]               ; Lost fanout                             ;
; ad9201:m6|current_state.STATE_IDLE     ; Lost fanout                             ;
; phas:m3|total_win.0000000000010        ; Lost fanout                             ;
; phas:m3|total_win.0000000010100        ; Lost fanout                             ;
; phas:m3|total_win.0000011001000        ; Lost fanout                             ;
; phas:m3|total_win.0011111010000        ; Lost fanout                             ;
; phas:m3|total_win.1001110001000        ; Lost fanout                             ;
; phas:m3|total_win~7                    ; Lost fanout                             ;
; phas:m3|total_win~8                    ; Lost fanout                             ;
; phas:m3|total_win~9                    ; Lost fanout                             ;
; phas:m3|total_win~10                   ; Lost fanout                             ;
; phas:m3|total_win~11                   ; Lost fanout                             ;
; phas:m3|total_win~12                   ; Lost fanout                             ;
; phas:m3|total_win~13                   ; Lost fanout                             ;
; phas:m3|total_win~15                   ; Lost fanout                             ;
; phas:m3|total_win.0000000000001        ; Merged with phas:m3|sub_win_num[0]      ;
; ad9201:m6|detect_cnt[2]                ; Merged with ad9201:m6|total_samples[2]  ;
; ad9201:m6|detect_cnt[3]                ; Merged with ad9201:m6|total_samples[3]  ;
; ad9201:m6|detect_cnt[4]                ; Merged with ad9201:m6|total_samples[4]  ;
; ad9201:m6|detect_cnt[5]                ; Merged with ad9201:m6|total_samples[5]  ;
; ad9201:m6|detect_cnt[6]                ; Merged with ad9201:m6|total_samples[6]  ;
; ad9201:m6|detect_cnt[7]                ; Merged with ad9201:m6|total_samples[7]  ;
; ad9201:m6|detect_cnt[8]                ; Merged with ad9201:m6|total_samples[8]  ;
; ad9201:m6|detect_cnt[9]                ; Merged with ad9201:m6|total_samples[9]  ;
; ad9201:m6|detect_cnt[10]               ; Merged with ad9201:m6|total_samples[10] ;
; ad9201:m6|detect_cnt[11]               ; Merged with ad9201:m6|total_samples[11] ;
; ad9201:m6|detect_cnt[12]               ; Merged with ad9201:m6|total_samples[12] ;
; ad9201:m6|detect_cnt[13]               ; Merged with ad9201:m6|total_samples[13] ;
; ad9201:m6|detect_cnt[14]               ; Merged with ad9201:m6|total_samples[14] ;
; ad9201:m6|detect_cnt[15]               ; Merged with ad9201:m6|total_samples[15] ;
; ad9201:m6|detect_cnt[16]               ; Merged with ad9201:m6|total_samples[16] ;
; ad9201:m6|detect_cnt[17]               ; Merged with ad9201:m6|total_samples[17] ;
; ad9201:m6|detect_cnt[18]               ; Merged with ad9201:m6|total_samples[18] ;
; ad9201:m6|detect_cnt[19]               ; Merged with ad9201:m6|total_samples[19] ;
; Total Number of Removed Registers = 61 ;                                         ;
+----------------------------------------+-----------------------------------------+


+------------------------------------------------------+
; General Register Statistics                          ;
+----------------------------------------------+-------+
; Statistic                                    ; Value ;
+----------------------------------------------+-------+
; Total registers                              ; 3463  ;
; Number of registers using Synchronous Clear  ; 323   ;
; Number of registers using Synchronous Load   ; 118   ;
; Number of registers using Asynchronous Clear ; 2959  ;
; Number of registers using Asynchronous Load  ; 0     ;
; Number of registers using Clock Enable       ; 2683  ;
; Number of registers using Preset             ; 0     ;
+----------------------------------------------+-------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Inverted Register Statistics                                                                                                                                                             ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+
; Inverted Register                                                                                                                                                              ; Fan out ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+
; ad9201:m6|dyn_adc_mid[7]                                                                                                                                                       ; 6       ;
; ad9201:m6|dyn_adc_mid[6]                                                                                                                                                       ; 6       ;
; ad9201:m6|dyn_adc_mid[5]                                                                                                                                                       ; 6       ;
; ad9201:m6|dyn_adc_mid[4]                                                                                                                                                       ; 6       ;
; ad9201:m6|dyn_adc_mid[3]                                                                                                                                                       ; 6       ;
; ad9201:m6|dyn_adc_mid[2]                                                                                                                                                       ; 6       ;
; ad9201:m6|dyn_adc_mid[1]                                                                                                                                                       ; 6       ;
; ad9201:m6|dyn_adc_mid[0]                                                                                                                                                       ; 10      ;
; ad9201:m6|transition_high[9]                                                                                                                                                   ; 1       ;
; ad9201:m6|transition_high[8]                                                                                                                                                   ; 1       ;
; ad9201:m6|transition_high[7]                                                                                                                                                   ; 1       ;
; ad9201:m6|transition_high[6]                                                                                                                                                   ; 1       ;
; ad9201:m6|transition_high[5]                                                                                                                                                   ; 1       ;
; ad9201:m6|transition_high[4]                                                                                                                                                   ; 1       ;
; ad9201:m6|transition_high[3]                                                                                                                                                   ; 1       ;
; ad9201:m6|transition_high[2]                                                                                                                                                   ; 1       ;
; ad9201:m6|transition_high[1]                                                                                                                                                   ; 1       ;
; ad9201:m6|transition_high[0]                                                                                                                                                   ; 1       ;
; display:m4|wei[0]                                                                                                                                                              ; 1       ;
; phas:m3|sub_win_num[0]                                                                                                                                                         ; 39      ;
; ad9201:m6|min_i[9]                                                                                                                                                             ; 2       ;
; ad9201:m6|min_i[8]                                                                                                                                                             ; 2       ;
; ad9201:m6|min_i[7]                                                                                                                                                             ; 2       ;
; ad9201:m6|min_i[6]                                                                                                                                                             ; 2       ;
; ad9201:m6|min_i[5]                                                                                                                                                             ; 2       ;
; ad9201:m6|min_i[4]                                                                                                                                                             ; 2       ;
; ad9201:m6|min_i[3]                                                                                                                                                             ; 2       ;
; ad9201:m6|min_i[2]                                                                                                                                                             ; 2       ;
; ad9201:m6|min_i[1]                                                                                                                                                             ; 2       ;
; ad9201:m6|min_i[0]                                                                                                                                                             ; 3       ;
; phas:m3|sub_win_size[0]                                                                                                                                                        ; 26      ;
; ad9201:m6|altshift_taps:i_filter_reg_rtl_0|shift_taps_ikm:auto_generated|dffe4                                                                                                 ; 20      ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                              ; 1       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[2]                                                                                                   ; 2       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[1]                                                                                                   ; 3       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[1]  ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[2]  ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[3]  ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[4]  ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[5]  ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[6]  ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[7]  ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[8]  ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[9]  ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[10] ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|trigger_out_mode_ff                                                ; 2       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[0]  ; 1       ;
; Total number of inverted registers = 47                                                                                                                                        ;         ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+


+---------------------------------------------------------------------------------+
; Registers Packed Into Inferred Megafunctions                                    ;
+-------------------------------------+------------------------------+------------+
; Register Name                       ; Megafunction                 ; Type       ;
+-------------------------------------+------------------------------+------------+
; ad9201:m6|i_filter_reg[0..31][0..9] ; ad9201:m6|i_filter_reg_rtl_0 ; SHIFT_TAPS ;
; ad9201:m6|q_filter_reg[0..31][0..9] ; ad9201:m6|i_filter_reg_rtl_0 ; SHIFT_TAPS ;
+-------------------------------------+------------------------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Restructuring Statistics (Restructuring Performed)                                                                                        ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+-----------------------------------------+
; Multiplexer Inputs ; Bus Width ; Baseline Area ; Area if Restructured ; Saving if Restructured ; Registered ; Example Multiplexer Output              ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+-----------------------------------------+
; 3:1                ; 9 bits    ; 18 LEs        ; 0 LEs                ; 18 LEs                 ; Yes        ; |zwchhh|ad9201:m6|max_i[2]              ;
; 3:1                ; 32 bits   ; 64 LEs        ; 32 LEs               ; 32 LEs                 ; Yes        ; |zwchhh|fre:m2|temp_cnt_gate_clk[2]     ;
; 3:1                ; 32 bits   ; 64 LEs        ; 32 LEs               ; 32 LEs                 ; Yes        ; |zwchhh|fre:m2|temp_cnt_gate_A[6]       ;
; 3:1                ; 12 bits   ; 24 LEs        ; 12 LEs               ; 12 LEs                 ; Yes        ; |zwchhh|phas:m3|sub_phas[0]             ;
; 4:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |zwchhh|control_div:m1|cnt_10mhz[0]     ;
; 5:1                ; 12 bits   ; 36 LEs        ; 24 LEs               ; 12 LEs                 ; Yes        ; |zwchhh|phas:m3|phas[4]                 ;
; 3:1                ; 9 bits    ; 18 LEs        ; 0 LEs                ; 18 LEs                 ; Yes        ; |zwchhh|ad9201:m6|min_i[2]              ;
; 3:1                ; 25 bits   ; 50 LEs        ; 25 LEs               ; 25 LEs                 ; Yes        ; |zwchhh|ad9201:m6|transition_samples[7] ;
; 8:1                ; 2 bits    ; 10 LEs        ; 8 LEs                ; 2 LEs                  ; No         ; |zwchhh|display:m4|Mux3                 ;
; 8:1                ; 2 bits    ; 10 LEs        ; 10 LEs               ; 0 LEs                  ; No         ; |zwchhh|display:m4|Mux2                 ;
; 5:1                ; 2 bits    ; 6 LEs         ; 2 LEs                ; 4 LEs                  ; No         ; |zwchhh|phas:m3|total_win               ;
; 50:1               ; 12 bits   ; 396 LEs       ; 396 LEs              ; 0 LEs                  ; No         ; |zwchhh|phas:m3|Mux19                   ;
; 100:1              ; 12 bits   ; 792 LEs       ; 792 LEs              ; 0 LEs                  ; No         ; |zwchhh|phas:m3|Mux8                    ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+-----------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------+
; Source assignments for ad9201:m6|altshift_taps:i_filter_reg_rtl_0|shift_taps_ikm:auto_generated|altsyncram_j3b1:altsyncram2 ;
+---------------------------------+--------------------+------+---------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                            ;
+---------------------------------+--------------------+------+---------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                             ;
+---------------------------------+--------------------+------+---------------------------------------------------------------+


+---------------------------------------------------------------+
; Parameter Settings for User Entity Instance: control_div:m1   ;
+-----------------+---------------------------+-----------------+
; Parameter Name  ; Value                     ; Type            ;
+-----------------+---------------------------+-----------------+
; DIV_10MHZ_HALF1 ; 10                        ; Unsigned Binary ;
; DIV_10MHZ_HALF2 ; 11                        ; Unsigned Binary ;
; DIV_1KHZ_HALF   ; 0110000110101000          ; Unsigned Binary ;
; DIV_1HZ_HALF    ; 1011111010111100001000000 ; Unsigned Binary ;
+-----------------+---------------------------+-----------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------+
; Parameter Settings for User Entity Instance: fre:m2           ;
+----------------+----------------------------+-----------------+
; Parameter Name ; Value                      ; Type            ;
+----------------+----------------------------+-----------------+
; CLK_F          ; 10111110101111000010000000 ; Unsigned Binary ;
+----------------+----------------------------+-----------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------+
; Parameter Settings for User Entity Instance: phas:m3 ;
+----------------+------------------+------------------+
; Parameter Name ; Value            ; Type             ;
+----------------+------------------+------------------+
; deg_180        ; 10110100         ; Unsigned Binary  ;
; K              ; 0000000000000001 ; Unsigned Binary  ;
; B              ; 0000000000000001 ; Unsigned Binary  ;
; WIN5000_NUM    ; 00110010         ; Unsigned Binary  ;
; WIN5000_SIZE   ; 01100100         ; Unsigned Binary  ;
; WIN2000_NUM    ; 00010100         ; Unsigned Binary  ;
; WIN2000_SIZE   ; 01100100         ; Unsigned Binary  ;
; WIN200_NUM     ; 00000010         ; Unsigned Binary  ;
; WIN200_SIZE    ; 01100100         ; Unsigned Binary  ;
; WIN20_NUM      ; 00000010         ; Unsigned Binary  ;
; WIN20_SIZE     ; 00001010         ; Unsigned Binary  ;
; WIN2_NUM       ; 00000010         ; Unsigned Binary  ;
; WIN2_SIZE      ; 00000001         ; Unsigned Binary  ;
+----------------+------------------+------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------+
; Parameter Settings for User Entity Instance: ad9201:m6 ;
+---------------------------+----------+-----------------+
; Parameter Name            ; Value    ; Type            ;
+---------------------------+----------+-----------------+
; clk_FREQ                  ; 50000000 ; Signed Integer  ;
; ADC_CLK_FREQ              ; 20       ; Signed Integer  ;
; CLK_DIV                   ; 1250000  ; Signed Integer  ;
; FILTER_WINDOW             ; 32       ; Signed Integer  ;
; LOG2_WINDOW               ; 5        ; Signed Integer  ;
; SEC_COUNT_MAX             ; 49999999 ; Signed Integer  ;
; DETECT_PERIOD             ; 25000000 ; Signed Integer  ;
; TRANSITION_THRESH_PERCENT ; 30       ; Signed Integer  ;
; RECT_MAX_TRANSITION_RATIO ; 5        ; Signed Integer  ;
; SAMPLE_BIT_WIDTH          ; 25       ; Signed Integer  ;
+---------------------------+----------+-----------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: sld_signaltap:auto_signaltap_0                                                                                                       ;
+-------------------------------------------------+--------------------------------------------------------------------------------------------------------------------+----------------+
; Parameter Name                                  ; Value                                                                                                              ; Type           ;
+-------------------------------------------------+--------------------------------------------------------------------------------------------------------------------+----------------+
; lpm_type                                        ; sld_signaltap                                                                                                      ; String         ;
; sld_node_info                                   ; 805334528                                                                                                          ; Untyped        ;
; SLD_IP_VERSION                                  ; 6                                                                                                                  ; Signed Integer ;
; SLD_IP_MINOR_VERSION                            ; 0                                                                                                                  ; Signed Integer ;
; SLD_COMMON_IP_VERSION                           ; 0                                                                                                                  ; Signed Integer ;
; sld_data_bits                                   ; 30                                                                                                                 ; Untyped        ;
; sld_trigger_bits                                ; 30                                                                                                                 ; Untyped        ;
; SLD_NODE_CRC_BITS                               ; 32                                                                                                                 ; Signed Integer ;
; sld_node_crc_hiword                             ; 60726                                                                                                              ; Untyped        ;
; sld_node_crc_loword                             ; 48789                                                                                                              ; Untyped        ;
; SLD_INCREMENTAL_ROUTING                         ; 0                                                                                                                  ; Signed Integer ;
; sld_sample_depth                                ; 1024                                                                                                               ; Untyped        ;
; sld_segment_size                                ; 1024                                                                                                               ; Untyped        ;
; sld_ram_block_type                              ; AUTO                                                                                                               ; Untyped        ;
; sld_state_bits                                  ; 11                                                                                                                 ; Untyped        ;
; sld_buffer_full_stop                            ; 1                                                                                                                  ; Untyped        ;
; SLD_MEM_ADDRESS_BITS                            ; 7                                                                                                                  ; Signed Integer ;
; SLD_DATA_BIT_CNTR_BITS                          ; 4                                                                                                                  ; Signed Integer ;
; sld_trigger_level                               ; 1                                                                                                                  ; Untyped        ;
; sld_trigger_in_enabled                          ; 0                                                                                                                  ; Untyped        ;
; SLD_HPS_TRIGGER_IN_ENABLED                      ; 0                                                                                                                  ; Signed Integer ;
; SLD_HPS_TRIGGER_OUT_ENABLED                     ; 0                                                                                                                  ; Signed Integer ;
; SLD_HPS_EVENT_ENABLED                           ; 0                                                                                                                  ; Signed Integer ;
; SLD_HPS_EVENT_ID                                ; 0                                                                                                                  ; Signed Integer ;
; sld_advanced_trigger_entity                     ; basic,1,                                                                                                           ; Untyped        ;
; sld_trigger_level_pipeline                      ; 1                                                                                                                  ; Untyped        ;
; sld_enable_advanced_trigger                     ; 0                                                                                                                  ; Untyped        ;
; SLD_ADVANCED_TRIGGER_1                          ; NONE                                                                                                               ; String         ;
; SLD_ADVANCED_TRIGGER_2                          ; NONE                                                                                                               ; String         ;
; SLD_ADVANCED_TRIGGER_3                          ; NONE                                                                                                               ; String         ;
; SLD_ADVANCED_TRIGGER_4                          ; NONE                                                                                                               ; String         ;
; SLD_ADVANCED_TRIGGER_5                          ; NONE                                                                                                               ; String         ;
; SLD_ADVANCED_TRIGGER_6                          ; NONE                                                                                                               ; String         ;
; SLD_ADVANCED_TRIGGER_7                          ; NONE                                                                                                               ; String         ;
; SLD_ADVANCED_TRIGGER_8                          ; NONE                                                                                                               ; String         ;
; SLD_ADVANCED_TRIGGER_9                          ; NONE                                                                                                               ; String         ;
; SLD_ADVANCED_TRIGGER_10                         ; NONE                                                                                                               ; String         ;
; sld_inversion_mask_length                       ; 114                                                                                                                ; Untyped        ;
; sld_inversion_mask                              ; 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100011101111111 ; Untyped        ;
; sld_power_up_trigger                            ; 1                                                                                                                  ; Untyped        ;
; SLD_STATE_FLOW_MGR_ENTITY                       ; state_flow_mgr_entity.vhd                                                                                          ; String         ;
; sld_state_flow_use_generated                    ; 0                                                                                                                  ; Untyped        ;
; sld_current_resource_width                      ; 1                                                                                                                  ; Untyped        ;
; sld_attribute_mem_mode                          ; OFF                                                                                                                ; Untyped        ;
; SLD_STORAGE_QUALIFIER_BITS                      ; 1                                                                                                                  ; Signed Integer ;
; SLD_STORAGE_QUALIFIER_GAP_RECORD                ; 0                                                                                                                  ; Signed Integer ;
; SLD_STORAGE_QUALIFIER_MODE                      ; OFF                                                                                                                ; String         ;
; SLD_STORAGE_QUALIFIER_ENABLE_ADVANCED_CONDITION ; 0                                                                                                                  ; Signed Integer ;
; sld_storage_qualifier_inversion_mask_length     ; 0                                                                                                                  ; Untyped        ;
; SLD_STORAGE_QUALIFIER_ADVANCED_CONDITION_ENTITY ; basic                                                                                                              ; String         ;
; SLD_STORAGE_QUALIFIER_PIPELINE                  ; 0                                                                                                                  ; Signed Integer ;
+-------------------------------------------------+--------------------------------------------------------------------------------------------------------------------+----------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: ad9201:m6|altshift_taps:i_filter_reg_rtl_0 ;
+----------------+----------------+-----------------------------------------------------------+
; Parameter Name ; Value          ; Type                                                      ;
+----------------+----------------+-----------------------------------------------------------+
; WIDTH_BYTEENA  ; 1              ; Untyped                                                   ;
; NUMBER_OF_TAPS ; 1              ; Untyped                                                   ;
; TAP_DISTANCE   ; 32             ; Untyped                                                   ;
; WIDTH          ; 20             ; Untyped                                                   ;
; POWER_UP_STATE ; CLEARED        ; Untyped                                                   ;
; CBXI_PARAMETER ; shift_taps_ikm ; Untyped                                                   ;
+----------------+----------------+-----------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: display:m4|lpm_divide:Mod7 ;
+------------------------+----------------+-----------------------------------+
; Parameter Name         ; Value          ; Type                              ;
+------------------------+----------------+-----------------------------------+
; LPM_WIDTHN             ; 12             ; Untyped                           ;
; LPM_WIDTHD             ; 4              ; Untyped                           ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                           ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                           ;
; LPM_PIPELINE           ; 0              ; Untyped                           ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                           ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                           ;
; CBXI_PARAMETER         ; lpm_divide_o9m ; Untyped                           ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                           ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                           ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY                        ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY                      ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE                      ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE                    ;
+------------------------+----------------+-----------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: display:m4|lpm_divide:Div5 ;
+------------------------+----------------+-----------------------------------+
; Parameter Name         ; Value          ; Type                              ;
+------------------------+----------------+-----------------------------------+
; LPM_WIDTHN             ; 12             ; Untyped                           ;
; LPM_WIDTHD             ; 4              ; Untyped                           ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                           ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                           ;
; LPM_PIPELINE           ; 0              ; Untyped                           ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                           ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                           ;
; CBXI_PARAMETER         ; lpm_divide_lhm ; Untyped                           ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                           ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                           ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY                        ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY                      ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE                      ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE                    ;
+------------------------+----------------+-----------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: display:m4|lpm_divide:Mod6 ;
+------------------------+----------------+-----------------------------------+
; Parameter Name         ; Value          ; Type                              ;
+------------------------+----------------+-----------------------------------+
; LPM_WIDTHN             ; 12             ; Untyped                           ;
; LPM_WIDTHD             ; 4              ; Untyped                           ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                           ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                           ;
; LPM_PIPELINE           ; 0              ; Untyped                           ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                           ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                           ;
; CBXI_PARAMETER         ; lpm_divide_o9m ; Untyped                           ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                           ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                           ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY                        ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY                      ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE                      ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE                    ;
+------------------------+----------------+-----------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: display:m4|lpm_divide:Div4 ;
+------------------------+----------------+-----------------------------------+
; Parameter Name         ; Value          ; Type                              ;
+------------------------+----------------+-----------------------------------+
; LPM_WIDTHN             ; 12             ; Untyped                           ;
; LPM_WIDTHD             ; 7              ; Untyped                           ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                           ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                           ;
; LPM_PIPELINE           ; 0              ; Untyped                           ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                           ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                           ;
; CBXI_PARAMETER         ; lpm_divide_ohm ; Untyped                           ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                           ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                           ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY                        ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY                      ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE                      ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE                    ;
+------------------------+----------------+-----------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: display:m4|lpm_divide:Mod5 ;
+------------------------+----------------+-----------------------------------+
; Parameter Name         ; Value          ; Type                              ;
+------------------------+----------------+-----------------------------------+
; LPM_WIDTHN             ; 12             ; Untyped                           ;
; LPM_WIDTHD             ; 4              ; Untyped                           ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                           ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                           ;
; LPM_PIPELINE           ; 0              ; Untyped                           ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                           ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                           ;
; CBXI_PARAMETER         ; lpm_divide_o9m ; Untyped                           ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                           ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                           ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY                        ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY                      ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE                      ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE                    ;
+------------------------+----------------+-----------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: display:m4|lpm_divide:Div3 ;
+------------------------+----------------+-----------------------------------+
; Parameter Name         ; Value          ; Type                              ;
+------------------------+----------------+-----------------------------------+
; LPM_WIDTHN             ; 16             ; Untyped                           ;
; LPM_WIDTHD             ; 4              ; Untyped                           ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                           ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                           ;
; LPM_PIPELINE           ; 0              ; Untyped                           ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                           ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                           ;
; CBXI_PARAMETER         ; lpm_divide_phm ; Untyped                           ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                           ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                           ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY                        ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY                      ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE                      ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE                    ;
+------------------------+----------------+-----------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: display:m4|lpm_divide:Mod4 ;
+------------------------+----------------+-----------------------------------+
; Parameter Name         ; Value          ; Type                              ;
+------------------------+----------------+-----------------------------------+
; LPM_WIDTHN             ; 16             ; Untyped                           ;
; LPM_WIDTHD             ; 4              ; Untyped                           ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                           ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                           ;
; LPM_PIPELINE           ; 0              ; Untyped                           ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                           ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                           ;
; CBXI_PARAMETER         ; lpm_divide_s9m ; Untyped                           ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                           ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                           ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY                        ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY                      ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE                      ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE                    ;
+------------------------+----------------+-----------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: display:m4|lpm_divide:Div2 ;
+------------------------+----------------+-----------------------------------+
; Parameter Name         ; Value          ; Type                              ;
+------------------------+----------------+-----------------------------------+
; LPM_WIDTHN             ; 16             ; Untyped                           ;
; LPM_WIDTHD             ; 7              ; Untyped                           ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                           ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                           ;
; LPM_PIPELINE           ; 0              ; Untyped                           ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                           ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                           ;
; CBXI_PARAMETER         ; lpm_divide_shm ; Untyped                           ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                           ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                           ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY                        ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY                      ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE                      ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE                    ;
+------------------------+----------------+-----------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: display:m4|lpm_divide:Mod3 ;
+------------------------+----------------+-----------------------------------+
; Parameter Name         ; Value          ; Type                              ;
+------------------------+----------------+-----------------------------------+
; LPM_WIDTHN             ; 16             ; Untyped                           ;
; LPM_WIDTHD             ; 4              ; Untyped                           ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                           ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                           ;
; LPM_PIPELINE           ; 0              ; Untyped                           ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                           ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                           ;
; CBXI_PARAMETER         ; lpm_divide_s9m ; Untyped                           ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                           ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                           ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY                        ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY                      ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE                      ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE                    ;
+------------------------+----------------+-----------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: display:m4|lpm_divide:Div1 ;
+------------------------+----------------+-----------------------------------+
; Parameter Name         ; Value          ; Type                              ;
+------------------------+----------------+-----------------------------------+
; LPM_WIDTHN             ; 16             ; Untyped                           ;
; LPM_WIDTHD             ; 10             ; Untyped                           ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                           ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                           ;
; LPM_PIPELINE           ; 0              ; Untyped                           ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                           ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                           ;
; CBXI_PARAMETER         ; lpm_divide_6jm ; Untyped                           ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                           ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                           ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY                        ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY                      ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE                      ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE                    ;
+------------------------+----------------+-----------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: display:m4|lpm_divide:Mod2 ;
+------------------------+----------------+-----------------------------------+
; Parameter Name         ; Value          ; Type                              ;
+------------------------+----------------+-----------------------------------+
; LPM_WIDTHN             ; 16             ; Untyped                           ;
; LPM_WIDTHD             ; 4              ; Untyped                           ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                           ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                           ;
; LPM_PIPELINE           ; 0              ; Untyped                           ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                           ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                           ;
; CBXI_PARAMETER         ; lpm_divide_s9m ; Untyped                           ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                           ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                           ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY                        ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY                      ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE                      ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE                    ;
+------------------------+----------------+-----------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: display:m4|lpm_divide:Div0 ;
+------------------------+----------------+-----------------------------------+
; Parameter Name         ; Value          ; Type                              ;
+------------------------+----------------+-----------------------------------+
; LPM_WIDTHN             ; 16             ; Untyped                           ;
; LPM_WIDTHD             ; 14             ; Untyped                           ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                           ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                           ;
; LPM_PIPELINE           ; 0              ; Untyped                           ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                           ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                           ;
; CBXI_PARAMETER         ; lpm_divide_ajm ; Untyped                           ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                           ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                           ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY                        ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY                      ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE                      ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE                    ;
+------------------------+----------------+-----------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: display:m4|lpm_divide:Mod1 ;
+------------------------+----------------+-----------------------------------+
; Parameter Name         ; Value          ; Type                              ;
+------------------------+----------------+-----------------------------------+
; LPM_WIDTHN             ; 16             ; Untyped                           ;
; LPM_WIDTHD             ; 4              ; Untyped                           ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                           ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                           ;
; LPM_PIPELINE           ; 0              ; Untyped                           ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                           ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                           ;
; CBXI_PARAMETER         ; lpm_divide_s9m ; Untyped                           ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                           ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                           ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY                        ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY                      ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE                      ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE                    ;
+------------------------+----------------+-----------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: display:m4|lpm_divide:Mod0 ;
+------------------------+----------------+-----------------------------------+
; Parameter Name         ; Value          ; Type                              ;
+------------------------+----------------+-----------------------------------+
; LPM_WIDTHN             ; 16             ; Untyped                           ;
; LPM_WIDTHD             ; 4              ; Untyped                           ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                           ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                           ;
; LPM_PIPELINE           ; 0              ; Untyped                           ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                           ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                           ;
; CBXI_PARAMETER         ; lpm_divide_s9m ; Untyped                           ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                           ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                           ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY                        ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY                      ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE                      ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE                    ;
+------------------------+----------------+-----------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: phas:m3|lpm_divide:Div4 ;
+------------------------+----------------+--------------------------------+
; Parameter Name         ; Value          ; Type                           ;
+------------------------+----------------+--------------------------------+
; LPM_WIDTHN             ; 21             ; Untyped                        ;
; LPM_WIDTHD             ; 8              ; Untyped                        ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                        ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                        ;
; LPM_PIPELINE           ; 0              ; Untyped                        ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                        ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                        ;
; CBXI_PARAMETER         ; lpm_divide_rhm ; Untyped                        ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                        ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                        ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY                     ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY                   ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE                   ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE                 ;
+------------------------+----------------+--------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: phas:m3|lpm_divide:Div3 ;
+------------------------+----------------+--------------------------------+
; Parameter Name         ; Value          ; Type                           ;
+------------------------+----------------+--------------------------------+
; LPM_WIDTHN             ; 21             ; Untyped                        ;
; LPM_WIDTHD             ; 8              ; Untyped                        ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                        ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                        ;
; LPM_PIPELINE           ; 0              ; Untyped                        ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                        ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                        ;
; CBXI_PARAMETER         ; lpm_divide_rhm ; Untyped                        ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                        ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                        ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY                     ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY                   ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE                   ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE                 ;
+------------------------+----------------+--------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: fre:m2|lpm_divide:Div0 ;
+------------------------+----------------+-------------------------------+
; Parameter Name         ; Value          ; Type                          ;
+------------------------+----------------+-------------------------------+
; LPM_WIDTHN             ; 64             ; Untyped                       ;
; LPM_WIDTHD             ; 32             ; Untyped                       ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                       ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                       ;
; LPM_PIPELINE           ; 0              ; Untyped                       ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                       ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                       ;
; CBXI_PARAMETER         ; lpm_divide_djm ; Untyped                       ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                       ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                       ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY                    ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY                  ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE                  ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE                ;
+------------------------+----------------+-------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: phas:m3|lpm_mult:Mult0            ;
+------------------------------------------------+-------------+---------------------+
; Parameter Name                                 ; Value       ; Type                ;
+------------------------------------------------+-------------+---------------------+
; AUTO_CARRY_CHAINS                              ; ON          ; AUTO_CARRY          ;
; IGNORE_CARRY_BUFFERS                           ; OFF         ; IGNORE_CARRY        ;
; AUTO_CASCADE_CHAINS                            ; ON          ; AUTO_CASCADE        ;
; IGNORE_CASCADE_BUFFERS                         ; OFF         ; IGNORE_CASCADE      ;
; LPM_WIDTHA                                     ; 32          ; Untyped             ;
; LPM_WIDTHB                                     ; 8           ; Untyped             ;
; LPM_WIDTHP                                     ; 40          ; Untyped             ;
; LPM_WIDTHR                                     ; 40          ; Untyped             ;
; LPM_WIDTHS                                     ; 1           ; Untyped             ;
; LPM_REPRESENTATION                             ; UNSIGNED    ; Untyped             ;
; LPM_PIPELINE                                   ; 0           ; Untyped             ;
; LATENCY                                        ; 0           ; Untyped             ;
; INPUT_A_IS_CONSTANT                            ; NO          ; Untyped             ;
; INPUT_B_IS_CONSTANT                            ; YES         ; Untyped             ;
; USE_EAB                                        ; OFF         ; Untyped             ;
; MAXIMIZE_SPEED                                 ; 5           ; Untyped             ;
; DEVICE_FAMILY                                  ; Cyclone III ; Untyped             ;
; CARRY_CHAIN                                    ; MANUAL      ; Untyped             ;
; APEX20K_TECHNOLOGY_MAPPER                      ; LUT         ; TECH_MAPPER_APEX20K ;
; DEDICATED_MULTIPLIER_CIRCUITRY                 ; AUTO        ; Untyped             ;
; DEDICATED_MULTIPLIER_MIN_INPUT_WIDTH_FOR_AUTO  ; 0           ; Untyped             ;
; DEDICATED_MULTIPLIER_MIN_OUTPUT_WIDTH_FOR_AUTO ; 0           ; Untyped             ;
; CBXI_PARAMETER                                 ; mult_vdt    ; Untyped             ;
; INPUT_A_FIXED_VALUE                            ; Bx          ; Untyped             ;
; INPUT_B_FIXED_VALUE                            ; Bx          ; Untyped             ;
; USE_AHDL_IMPLEMENTATION                        ; OFF         ; Untyped             ;
+------------------------------------------------+-------------+---------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: phas:m3|lpm_divide:Div0 ;
+------------------------+----------------+--------------------------------+
; Parameter Name         ; Value          ; Type                           ;
+------------------------+----------------+--------------------------------+
; LPM_WIDTHN             ; 32             ; Untyped                        ;
; LPM_WIDTHD             ; 32             ; Untyped                        ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                        ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                        ;
; LPM_PIPELINE           ; 0              ; Untyped                        ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                        ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                        ;
; CBXI_PARAMETER         ; lpm_divide_8jm ; Untyped                        ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                        ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                        ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY                     ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY                   ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE                   ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE                 ;
+------------------------+----------------+--------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: fre:m2|lpm_mult:Mult0             ;
+------------------------------------------------+-------------+---------------------+
; Parameter Name                                 ; Value       ; Type                ;
+------------------------------------------------+-------------+---------------------+
; AUTO_CARRY_CHAINS                              ; ON          ; AUTO_CARRY          ;
; IGNORE_CARRY_BUFFERS                           ; OFF         ; IGNORE_CARRY        ;
; AUTO_CASCADE_CHAINS                            ; ON          ; AUTO_CASCADE        ;
; IGNORE_CASCADE_BUFFERS                         ; OFF         ; IGNORE_CASCADE      ;
; LPM_WIDTHA                                     ; 26          ; Untyped             ;
; LPM_WIDTHB                                     ; 32          ; Untyped             ;
; LPM_WIDTHP                                     ; 58          ; Untyped             ;
; LPM_WIDTHR                                     ; 58          ; Untyped             ;
; LPM_WIDTHS                                     ; 1           ; Untyped             ;
; LPM_REPRESENTATION                             ; UNSIGNED    ; Untyped             ;
; LPM_PIPELINE                                   ; 0           ; Untyped             ;
; LATENCY                                        ; 0           ; Untyped             ;
; INPUT_A_IS_CONSTANT                            ; YES         ; Untyped             ;
; INPUT_B_IS_CONSTANT                            ; NO          ; Untyped             ;
; USE_EAB                                        ; OFF         ; Untyped             ;
; MAXIMIZE_SPEED                                 ; 5           ; Untyped             ;
; DEVICE_FAMILY                                  ; Cyclone III ; Untyped             ;
; CARRY_CHAIN                                    ; MANUAL      ; Untyped             ;
; APEX20K_TECHNOLOGY_MAPPER                      ; LUT         ; TECH_MAPPER_APEX20K ;
; DEDICATED_MULTIPLIER_CIRCUITRY                 ; AUTO        ; Untyped             ;
; DEDICATED_MULTIPLIER_MIN_INPUT_WIDTH_FOR_AUTO  ; 0           ; Untyped             ;
; DEDICATED_MULTIPLIER_MIN_OUTPUT_WIDTH_FOR_AUTO ; 0           ; Untyped             ;
; CBXI_PARAMETER                                 ; mult_oft    ; Untyped             ;
; INPUT_A_FIXED_VALUE                            ; Bx          ; Untyped             ;
; INPUT_B_FIXED_VALUE                            ; Bx          ; Untyped             ;
; USE_AHDL_IMPLEMENTATION                        ; OFF         ; Untyped             ;
+------------------------------------------------+-------------+---------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: phas:m3|lpm_divide:Div2 ;
+------------------------+----------------+--------------------------------+
; Parameter Name         ; Value          ; Type                           ;
+------------------------+----------------+--------------------------------+
; LPM_WIDTHN             ; 21             ; Untyped                        ;
; LPM_WIDTHD             ; 8              ; Untyped                        ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                        ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                        ;
; LPM_PIPELINE           ; 0              ; Untyped                        ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                        ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                        ;
; CBXI_PARAMETER         ; lpm_divide_rhm ; Untyped                        ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                        ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                        ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY                     ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY                   ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE                   ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE                 ;
+------------------------+----------------+--------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: phas:m3|lpm_divide:Div1 ;
+------------------------+----------------+--------------------------------+
; Parameter Name         ; Value          ; Type                           ;
+------------------------+----------------+--------------------------------+
; LPM_WIDTHN             ; 21             ; Untyped                        ;
; LPM_WIDTHD             ; 8              ; Untyped                        ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                        ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                        ;
; LPM_PIPELINE           ; 0              ; Untyped                        ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                        ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                        ;
; CBXI_PARAMETER         ; lpm_divide_rhm ; Untyped                        ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                        ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                        ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY                     ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY                   ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE                   ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE                 ;
+------------------------+----------------+--------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: ad9201:m6|lpm_mult:Mult0          ;
+------------------------------------------------+-------------+---------------------+
; Parameter Name                                 ; Value       ; Type                ;
+------------------------------------------------+-------------+---------------------+
; AUTO_CARRY_CHAINS                              ; ON          ; AUTO_CARRY          ;
; IGNORE_CARRY_BUFFERS                           ; OFF         ; IGNORE_CARRY        ;
; AUTO_CASCADE_CHAINS                            ; ON          ; AUTO_CASCADE        ;
; IGNORE_CASCADE_BUFFERS                         ; OFF         ; IGNORE_CASCADE      ;
; LPM_WIDTHA                                     ; 25          ; Untyped             ;
; LPM_WIDTHB                                     ; 7           ; Untyped             ;
; LPM_WIDTHP                                     ; 32          ; Untyped             ;
; LPM_WIDTHR                                     ; 32          ; Untyped             ;
; LPM_WIDTHS                                     ; 1           ; Untyped             ;
; LPM_REPRESENTATION                             ; UNSIGNED    ; Untyped             ;
; LPM_PIPELINE                                   ; 0           ; Untyped             ;
; LATENCY                                        ; 0           ; Untyped             ;
; INPUT_A_IS_CONSTANT                            ; NO          ; Untyped             ;
; INPUT_B_IS_CONSTANT                            ; YES         ; Untyped             ;
; USE_EAB                                        ; OFF         ; Untyped             ;
; MAXIMIZE_SPEED                                 ; 5           ; Untyped             ;
; DEVICE_FAMILY                                  ; Cyclone III ; Untyped             ;
; CARRY_CHAIN                                    ; MANUAL      ; Untyped             ;
; APEX20K_TECHNOLOGY_MAPPER                      ; LUT         ; TECH_MAPPER_APEX20K ;
; DEDICATED_MULTIPLIER_CIRCUITRY                 ; AUTO        ; Untyped             ;
; DEDICATED_MULTIPLIER_MIN_INPUT_WIDTH_FOR_AUTO  ; 0           ; Untyped             ;
; DEDICATED_MULTIPLIER_MIN_OUTPUT_WIDTH_FOR_AUTO ; 0           ; Untyped             ;
; CBXI_PARAMETER                                 ; mult_1et    ; Untyped             ;
; INPUT_A_FIXED_VALUE                            ; Bx          ; Untyped             ;
; INPUT_B_FIXED_VALUE                            ; Bx          ; Untyped             ;
; USE_AHDL_IMPLEMENTATION                        ; OFF         ; Untyped             ;
+------------------------------------------------+-------------+---------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: ad9201:m6|lpm_divide:Div1 ;
+------------------------+----------------+----------------------------------+
; Parameter Name         ; Value          ; Type                             ;
+------------------------+----------------+----------------------------------+
; LPM_WIDTHN             ; 32             ; Untyped                          ;
; LPM_WIDTHD             ; 25             ; Untyped                          ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                          ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                          ;
; LPM_PIPELINE           ; 0              ; Untyped                          ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                          ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                          ;
; CBXI_PARAMETER         ; lpm_divide_bjm ; Untyped                          ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                          ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                          ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY                       ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY                     ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE                     ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE                   ;
+------------------------+----------------+----------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: ad9201:m6|lpm_divide:Div0 ;
+------------------------+----------------+----------------------------------+
; Parameter Name         ; Value          ; Type                             ;
+------------------------+----------------+----------------------------------+
; LPM_WIDTHN             ; 32             ; Untyped                          ;
; LPM_WIDTHD             ; 7              ; Untyped                          ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                          ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                          ;
; LPM_PIPELINE           ; 0              ; Untyped                          ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                          ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                          ;
; CBXI_PARAMETER         ; lpm_divide_qhm ; Untyped                          ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                          ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                          ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY                       ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY                     ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE                     ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE                   ;
+------------------------+----------------+----------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------+
; altshift_taps Parameter Settings by Entity Instance                     ;
+----------------------------+--------------------------------------------+
; Name                       ; Value                                      ;
+----------------------------+--------------------------------------------+
; Number of entity instances ; 1                                          ;
; Entity Instance            ; ad9201:m6|altshift_taps:i_filter_reg_rtl_0 ;
;     -- NUMBER_OF_TAPS      ; 1                                          ;
;     -- TAP_DISTANCE        ; 32                                         ;
;     -- WIDTH               ; 20                                         ;
+----------------------------+--------------------------------------------+


+------------------------------------------------------------------+
; lpm_mult Parameter Settings by Entity Instance                   ;
+---------------------------------------+--------------------------+
; Name                                  ; Value                    ;
+---------------------------------------+--------------------------+
; Number of entity instances            ; 3                        ;
; Entity Instance                       ; phas:m3|lpm_mult:Mult0   ;
;     -- LPM_WIDTHA                     ; 32                       ;
;     -- LPM_WIDTHB                     ; 8                        ;
;     -- LPM_WIDTHP                     ; 40                       ;
;     -- LPM_REPRESENTATION             ; UNSIGNED                 ;
;     -- INPUT_A_IS_CONSTANT            ; NO                       ;
;     -- INPUT_B_IS_CONSTANT            ; YES                      ;
;     -- USE_EAB                        ; OFF                      ;
;     -- DEDICATED_MULTIPLIER_CIRCUITRY ; AUTO                     ;
;     -- INPUT_A_FIXED_VALUE            ; Bx                       ;
;     -- INPUT_B_FIXED_VALUE            ; Bx                       ;
; Entity Instance                       ; fre:m2|lpm_mult:Mult0    ;
;     -- LPM_WIDTHA                     ; 26                       ;
;     -- LPM_WIDTHB                     ; 32                       ;
;     -- LPM_WIDTHP                     ; 58                       ;
;     -- LPM_REPRESENTATION             ; UNSIGNED                 ;
;     -- INPUT_A_IS_CONSTANT            ; YES                      ;
;     -- INPUT_B_IS_CONSTANT            ; NO                       ;
;     -- USE_EAB                        ; OFF                      ;
;     -- DEDICATED_MULTIPLIER_CIRCUITRY ; AUTO                     ;
;     -- INPUT_A_FIXED_VALUE            ; Bx                       ;
;     -- INPUT_B_FIXED_VALUE            ; Bx                       ;
; Entity Instance                       ; ad9201:m6|lpm_mult:Mult0 ;
;     -- LPM_WIDTHA                     ; 25                       ;
;     -- LPM_WIDTHB                     ; 7                        ;
;     -- LPM_WIDTHP                     ; 32                       ;
;     -- LPM_REPRESENTATION             ; UNSIGNED                 ;
;     -- INPUT_A_IS_CONSTANT            ; NO                       ;
;     -- INPUT_B_IS_CONSTANT            ; YES                      ;
;     -- USE_EAB                        ; OFF                      ;
;     -- DEDICATED_MULTIPLIER_CIRCUITRY ; AUTO                     ;
;     -- INPUT_A_FIXED_VALUE            ; Bx                       ;
;     -- INPUT_B_FIXED_VALUE            ; Bx                       ;
+---------------------------------------+--------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; SignalTap II Logic Analyzer Settings                                                                                                                                                                                                                                    ;
+----------------+------------------+---------------------+------------------+--------------+----------+------------------------+----------------------+--------------------+-----------------------------+-----------------+------------------+--------------------------+
; Instance Index ; Instance Name    ; Trigger Input Width ; Data Input Width ; Sample Depth ; Segments ; Storage Qualifier Type ; Trigger Flow Control ; Trigger Conditions ; Advanced Trigger Conditions ; Trigger In Used ; Trigger Out Used ; Power-Up Trigger Enabled ;
+----------------+------------------+---------------------+------------------+--------------+----------+------------------------+----------------------+--------------------+-----------------------------+-----------------+------------------+--------------------------+
; 0              ; auto_signaltap_0 ; 30                  ; 30               ; 1024         ; 1        ; continuous             ; sequential           ; 1                  ; 0                           ; no              ; no               ; yes                      ;
+----------------+------------------+---------------------+------------------+--------------+----------+------------------------+----------------------+--------------------+-----------------------------+-----------------+------------------+--------------------------+


+-------------------------------+
; Elapsed Time Per Partition    ;
+----------------+--------------+
; Partition Name ; Elapsed Time ;
+----------------+--------------+
; Top            ; 00:00:14     ;
+----------------+--------------+


+-----------------------------------------------------------------------------------------------------------------+
; Connections to In-System Debugging Instance "auto_signaltap_0"                                                  ;
+------------------+---------------+-----------+----------------+-------------------+-------------------+---------+
; Name             ; Type          ; Status    ; Partition Name ; Netlist Type Used ; Actual Connection ; Details ;
+------------------+---------------+-----------+----------------+-------------------+-------------------+---------+
; ad9201:m6|sing_a ; pre-synthesis ; connected ; Top            ; post-synthesis    ; ad9201:m6|sing_a  ; N/A     ;
; ad9201:m6|sing_a ; pre-synthesis ; connected ; Top            ; post-synthesis    ; ad9201:m6|sing_a  ; N/A     ;
; ad9201:m6|sing_b ; pre-synthesis ; connected ; Top            ; post-synthesis    ; ad9201:m6|sing_b  ; N/A     ;
; ad9201:m6|sing_b ; pre-synthesis ; connected ; Top            ; post-synthesis    ; ad9201:m6|sing_b  ; N/A     ;
; clk              ; pre-synthesis ; connected ; Top            ; post-synthesis    ; clk               ; N/A     ;
; fre:m2|fre[0]    ; pre-synthesis ; connected ; Top            ; post-synthesis    ; fre:m2|fre[0]     ; N/A     ;
; fre:m2|fre[0]    ; pre-synthesis ; connected ; Top            ; post-synthesis    ; fre:m2|fre[0]     ; N/A     ;
; fre:m2|fre[10]   ; pre-synthesis ; connected ; Top            ; post-synthesis    ; fre:m2|fre[10]    ; N/A     ;
; fre:m2|fre[10]   ; pre-synthesis ; connected ; Top            ; post-synthesis    ; fre:m2|fre[10]    ; N/A     ;
; fre:m2|fre[11]   ; pre-synthesis ; connected ; Top            ; post-synthesis    ; fre:m2|fre[11]    ; N/A     ;
; fre:m2|fre[11]   ; pre-synthesis ; connected ; Top            ; post-synthesis    ; fre:m2|fre[11]    ; N/A     ;
; fre:m2|fre[12]   ; pre-synthesis ; connected ; Top            ; post-synthesis    ; fre:m2|fre[12]    ; N/A     ;
; fre:m2|fre[12]   ; pre-synthesis ; connected ; Top            ; post-synthesis    ; fre:m2|fre[12]    ; N/A     ;
; fre:m2|fre[13]   ; pre-synthesis ; connected ; Top            ; post-synthesis    ; fre:m2|fre[13]    ; N/A     ;
; fre:m2|fre[13]   ; pre-synthesis ; connected ; Top            ; post-synthesis    ; fre:m2|fre[13]    ; N/A     ;
; fre:m2|fre[14]   ; pre-synthesis ; connected ; Top            ; post-synthesis    ; fre:m2|fre[14]    ; N/A     ;
; fre:m2|fre[14]   ; pre-synthesis ; connected ; Top            ; post-synthesis    ; fre:m2|fre[14]    ; N/A     ;
; fre:m2|fre[15]   ; pre-synthesis ; connected ; Top            ; post-synthesis    ; fre:m2|fre[15]    ; N/A     ;
; fre:m2|fre[15]   ; pre-synthesis ; connected ; Top            ; post-synthesis    ; fre:m2|fre[15]    ; N/A     ;
; fre:m2|fre[1]    ; pre-synthesis ; connected ; Top            ; post-synthesis    ; fre:m2|fre[1]     ; N/A     ;
; fre:m2|fre[1]    ; pre-synthesis ; connected ; Top            ; post-synthesis    ; fre:m2|fre[1]     ; N/A     ;
; fre:m2|fre[2]    ; pre-synthesis ; connected ; Top            ; post-synthesis    ; fre:m2|fre[2]     ; N/A     ;
; fre:m2|fre[2]    ; pre-synthesis ; connected ; Top            ; post-synthesis    ; fre:m2|fre[2]     ; N/A     ;
; fre:m2|fre[3]    ; pre-synthesis ; connected ; Top            ; post-synthesis    ; fre:m2|fre[3]     ; N/A     ;
; fre:m2|fre[3]    ; pre-synthesis ; connected ; Top            ; post-synthesis    ; fre:m2|fre[3]     ; N/A     ;
; fre:m2|fre[4]    ; pre-synthesis ; connected ; Top            ; post-synthesis    ; fre:m2|fre[4]     ; N/A     ;
; fre:m2|fre[4]    ; pre-synthesis ; connected ; Top            ; post-synthesis    ; fre:m2|fre[4]     ; N/A     ;
; fre:m2|fre[5]    ; pre-synthesis ; connected ; Top            ; post-synthesis    ; fre:m2|fre[5]     ; N/A     ;
; fre:m2|fre[5]    ; pre-synthesis ; connected ; Top            ; post-synthesis    ; fre:m2|fre[5]     ; N/A     ;
; fre:m2|fre[6]    ; pre-synthesis ; connected ; Top            ; post-synthesis    ; fre:m2|fre[6]     ; N/A     ;
; fre:m2|fre[6]    ; pre-synthesis ; connected ; Top            ; post-synthesis    ; fre:m2|fre[6]     ; N/A     ;
; fre:m2|fre[7]    ; pre-synthesis ; connected ; Top            ; post-synthesis    ; fre:m2|fre[7]     ; N/A     ;
; fre:m2|fre[7]    ; pre-synthesis ; connected ; Top            ; post-synthesis    ; fre:m2|fre[7]     ; N/A     ;
; fre:m2|fre[8]    ; pre-synthesis ; connected ; Top            ; post-synthesis    ; fre:m2|fre[8]     ; N/A     ;
; fre:m2|fre[8]    ; pre-synthesis ; connected ; Top            ; post-synthesis    ; fre:m2|fre[8]     ; N/A     ;
; fre:m2|fre[9]    ; pre-synthesis ; connected ; Top            ; post-synthesis    ; fre:m2|fre[9]     ; N/A     ;
; fre:m2|fre[9]    ; pre-synthesis ; connected ; Top            ; post-synthesis    ; fre:m2|fre[9]     ; N/A     ;
; phas:m3|phas[0]  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; phas:m3|phas[0]   ; N/A     ;
; phas:m3|phas[0]  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; phas:m3|phas[0]   ; N/A     ;
; phas:m3|phas[10] ; pre-synthesis ; connected ; Top            ; post-synthesis    ; phas:m3|phas[10]  ; N/A     ;
; phas:m3|phas[10] ; pre-synthesis ; connected ; Top            ; post-synthesis    ; phas:m3|phas[10]  ; N/A     ;
; phas:m3|phas[11] ; pre-synthesis ; connected ; Top            ; post-synthesis    ; phas:m3|phas[11]  ; N/A     ;
; phas:m3|phas[11] ; pre-synthesis ; connected ; Top            ; post-synthesis    ; phas:m3|phas[11]  ; N/A     ;
; phas:m3|phas[1]  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; phas:m3|phas[1]   ; N/A     ;
; phas:m3|phas[1]  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; phas:m3|phas[1]   ; N/A     ;
; phas:m3|phas[2]  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; phas:m3|phas[2]   ; N/A     ;
; phas:m3|phas[2]  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; phas:m3|phas[2]   ; N/A     ;
; phas:m3|phas[3]  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; phas:m3|phas[3]   ; N/A     ;
; phas:m3|phas[3]  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; phas:m3|phas[3]   ; N/A     ;
; phas:m3|phas[4]  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; phas:m3|phas[4]   ; N/A     ;
; phas:m3|phas[4]  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; phas:m3|phas[4]   ; N/A     ;
; phas:m3|phas[5]  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; phas:m3|phas[5]   ; N/A     ;
; phas:m3|phas[5]  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; phas:m3|phas[5]   ; N/A     ;
; phas:m3|phas[6]  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; phas:m3|phas[6]   ; N/A     ;
; phas:m3|phas[6]  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; phas:m3|phas[6]   ; N/A     ;
; phas:m3|phas[7]  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; phas:m3|phas[7]   ; N/A     ;
; phas:m3|phas[7]  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; phas:m3|phas[7]   ; N/A     ;
; phas:m3|phas[8]  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; phas:m3|phas[8]   ; N/A     ;
; phas:m3|phas[8]  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; phas:m3|phas[8]   ; N/A     ;
; phas:m3|phas[9]  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; phas:m3|phas[9]   ; N/A     ;
; phas:m3|phas[9]  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; phas:m3|phas[9]   ; N/A     ;
+------------------+---------------+-----------+----------------+-------------------+-------------------+---------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus II 64-Bit Analysis & Synthesis
    Info: Version 13.1.0 Build 162 10/23/2013 SJ Full Version
    Info: Processing started: Thu Sep 11 12:51:04 2025
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off zwchhh -c zwchhh
Info (11104): Parallel Compilation has detected 16 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 10 of the 10 physical processors detected instead.
Info (12021): Found 1 design units, including 1 entities, in source file zwchhh.v
    Info (12023): Found entity 1: zwchhh
Info (12021): Found 1 design units, including 1 entities, in source file phas.v
    Info (12023): Found entity 1: phas
Info (12021): Found 1 design units, including 1 entities, in source file fre.v
    Info (12023): Found entity 1: fre
Info (12021): Found 1 design units, including 1 entities, in source file display.v
    Info (12023): Found entity 1: display
Info (12021): Found 1 design units, including 1 entities, in source file control_div.v
    Info (12023): Found entity 1: control_div
Info (12021): Found 1 design units, including 1 entities, in source file alarm.v
    Info (12023): Found entity 1: alarm
Info (12021): Found 1 design units, including 1 entities, in source file ad9201.v
    Info (12023): Found entity 1: ad9201
Info (12021): Found 1 design units, including 1 entities, in source file output_files/tb1.v
    Info (12023): Found entity 1: tb1
Warning (10236): Verilog HDL Implicit Net warning at zwchhh.v(31): created implicit net for "sig_A"
Warning (10236): Verilog HDL Implicit Net warning at zwchhh.v(39): created implicit net for "sig_B"
Warning (10236): Verilog HDL Implicit Net warning at zwchhh.v(40): created implicit net for "rect_wave_det"
Warning (10222): Verilog HDL Parameter Declaration warning at fre.v(31): Parameter Declaration in module "fre" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List
Warning (10222): Verilog HDL Parameter Declaration warning at fre.v(32): Parameter Declaration in module "fre" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List
Warning (10222): Verilog HDL Parameter Declaration warning at fre.v(33): Parameter Declaration in module "fre" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List
Warning (10222): Verilog HDL Parameter Declaration warning at fre.v(34): Parameter Declaration in module "fre" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List
Warning (10222): Verilog HDL Parameter Declaration warning at fre.v(35): Parameter Declaration in module "fre" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List
Warning (10222): Verilog HDL Parameter Declaration warning at fre.v(36): Parameter Declaration in module "fre" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List
Info (12127): Elaborating entity "zwchhh" for the top level hierarchy
Info (12128): Elaborating entity "control_div" for hierarchy "control_div:m1"
Info (12128): Elaborating entity "fre" for hierarchy "fre:m2"
Warning (10240): Verilog HDL Always Construct warning at fre.v(65): inferring latch(es) for variable "GATE_TIME", which holds its previous value in one or more paths through the always construct
Warning (10230): Verilog HDL assignment warning at fre.v(186): truncated value with size 64 to match size of target (16)
Warning (10230): Verilog HDL assignment warning at fre.v(215): truncated value with size 20 to match size of target (16)
Warning (10240): Verilog HDL Always Construct warning at fre.v(192): inferring latch(es) for variable "i", which holds its previous value in one or more paths through the always construct
Warning (10230): Verilog HDL assignment warning at fre.v(242): truncated value with size 23 to match size of target (16)
Warning (10240): Verilog HDL Always Construct warning at fre.v(222): inferring latch(es) for variable "i", which holds its previous value in one or more paths through the always construct
Warning (10230): Verilog HDL assignment warning at fre.v(269): truncated value with size 23 to match size of target (16)
Warning (10240): Verilog HDL Always Construct warning at fre.v(249): inferring latch(es) for variable "i", which holds its previous value in one or more paths through the always construct
Warning (10240): Verilog HDL Always Construct warning at fre.v(277): inferring latch(es) for variable "i", which holds its previous value in one or more paths through the always construct
Warning (10240): Verilog HDL Always Construct warning at fre.v(297): inferring latch(es) for variable "i", which holds its previous value in one or more paths through the always construct
Warning (10240): Verilog HDL Always Construct warning at fre.v(317): inferring latch(es) for variable "i", which holds its previous value in one or more paths through the always construct
Warning (10230): Verilog HDL assignment warning at fre.v(350): truncated value with size 32 to match size of target (16)
Info (10041): Inferred latch for "GATE_TIME[0]" at fre.v(65)
Info (10041): Inferred latch for "GATE_TIME[1]" at fre.v(65)
Info (10041): Inferred latch for "GATE_TIME[2]" at fre.v(65)
Info (10041): Inferred latch for "GATE_TIME[3]" at fre.v(65)
Info (10041): Inferred latch for "GATE_TIME[4]" at fre.v(65)
Info (10041): Inferred latch for "GATE_TIME[5]" at fre.v(65)
Info (10041): Inferred latch for "GATE_TIME[6]" at fre.v(65)
Info (10041): Inferred latch for "GATE_TIME[7]" at fre.v(65)
Info (10041): Inferred latch for "GATE_TIME[8]" at fre.v(65)
Info (10041): Inferred latch for "GATE_TIME[9]" at fre.v(65)
Info (10041): Inferred latch for "GATE_TIME[10]" at fre.v(65)
Info (10041): Inferred latch for "GATE_TIME[11]" at fre.v(65)
Info (10041): Inferred latch for "GATE_TIME[12]" at fre.v(65)
Info (10041): Inferred latch for "GATE_TIME[13]" at fre.v(65)
Info (10041): Inferred latch for "GATE_TIME[14]" at fre.v(65)
Info (10041): Inferred latch for "GATE_TIME[15]" at fre.v(65)
Info (10041): Inferred latch for "GATE_TIME[16]" at fre.v(65)
Info (10041): Inferred latch for "GATE_TIME[17]" at fre.v(65)
Info (12128): Elaborating entity "phas" for hierarchy "phas:m3"
Warning (10230): Verilog HDL assignment warning at phas.v(65): truncated value with size 32 to match size of target (12)
Warning (10230): Verilog HDL assignment warning at phas.v(145): truncated value with size 21 to match size of target (12)
Warning (10230): Verilog HDL assignment warning at phas.v(150): truncated value with size 21 to match size of target (12)
Warning (10240): Verilog HDL Always Construct warning at phas.v(126): inferring latch(es) for variable "filter_idx", which holds its previous value in one or more paths through the always construct
Warning (10230): Verilog HDL assignment warning at phas.v(185): truncated value with size 21 to match size of target (12)
Warning (10230): Verilog HDL assignment warning at phas.v(189): truncated value with size 21 to match size of target (12)
Warning (10240): Verilog HDL Always Construct warning at phas.v(163): inferring latch(es) for variable "filter_idx", which holds its previous value in one or more paths through the always construct
Info (12128): Elaborating entity "display" for hierarchy "display:m4"
Warning (10230): Verilog HDL assignment warning at display.v(80): truncated value with size 32 to match size of target (4)
Warning (10230): Verilog HDL assignment warning at display.v(81): truncated value with size 32 to match size of target (4)
Warning (10230): Verilog HDL assignment warning at display.v(82): truncated value with size 32 to match size of target (4)
Warning (10230): Verilog HDL assignment warning at display.v(83): truncated value with size 32 to match size of target (4)
Warning (10230): Verilog HDL assignment warning at display.v(86): truncated value with size 32 to match size of target (4)
Warning (10230): Verilog HDL assignment warning at display.v(87): truncated value with size 32 to match size of target (4)
Warning (10230): Verilog HDL assignment warning at display.v(88): truncated value with size 32 to match size of target (4)
Warning (10230): Verilog HDL assignment warning at display.v(89): truncated value with size 32 to match size of target (4)
Warning (10230): Verilog HDL assignment warning at display.v(92): truncated value with size 32 to match size of target (4)
Warning (10230): Verilog HDL assignment warning at display.v(93): truncated value with size 32 to match size of target (4)
Warning (10230): Verilog HDL assignment warning at display.v(94): truncated value with size 32 to match size of target (4)
Info (12128): Elaborating entity "alarm" for hierarchy "alarm:m5"
Info (12128): Elaborating entity "ad9201" for hierarchy "ad9201:m6"
Warning (10230): Verilog HDL assignment warning at ad9201.v(88): truncated value with size 32 to match size of target (8)
Warning (10230): Verilog HDL assignment warning at ad9201.v(139): truncated value with size 32 to match size of target (3)
Warning (10230): Verilog HDL assignment warning at ad9201.v(269): truncated value with size 32 to match size of target (10)
Warning (10230): Verilog HDL assignment warning at ad9201.v(270): truncated value with size 32 to match size of target (10)
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_hv14.tdf
    Info (12023): Found entity 1: altsyncram_hv14
Info (12021): Found 1 design units, including 1 entities, in source file db/mux_grc.tdf
    Info (12023): Found entity 1: mux_grc
Info (12021): Found 1 design units, including 1 entities, in source file db/decode_4uf.tdf
    Info (12023): Found entity 1: decode_4uf
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_4fi.tdf
    Info (12023): Found entity 1: cntr_4fi
Info (12021): Found 1 design units, including 1 entities, in source file db/cmpr_ifc.tdf
    Info (12023): Found entity 1: cmpr_ifc
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_v7j.tdf
    Info (12023): Found entity 1: cntr_v7j
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_3fi.tdf
    Info (12023): Found entity 1: cntr_3fi
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_p1j.tdf
    Info (12023): Found entity 1: cntr_p1j
Info (12021): Found 1 design units, including 1 entities, in source file db/cmpr_efc.tdf
    Info (12023): Found entity 1: cmpr_efc
Info (12033): Analysis and Synthesis generated SignalTap II or debug node instance "auto_signaltap_0"
Info (19000): Inferred 1 megafunctions from design logic
    Info (276034): Inferred altshift_taps megafunction from the following design logic: "ad9201:m6|i_filter_reg_rtl_0"
        Info (286033): Parameter NUMBER_OF_TAPS set to 1
        Info (286033): Parameter TAP_DISTANCE set to 32
        Info (286033): Parameter WIDTH set to 20
Info (278001): Inferred 25 megafunctions from design logic
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "display:m4|Mod7"
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "display:m4|Div5"
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "display:m4|Mod6"
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "display:m4|Div4"
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "display:m4|Mod5"
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "display:m4|Div3"
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "display:m4|Mod4"
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "display:m4|Div2"
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "display:m4|Mod3"
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "display:m4|Div1"
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "display:m4|Mod2"
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "display:m4|Div0"
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "display:m4|Mod1"
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "display:m4|Mod0"
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "phas:m3|Div4"
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "phas:m3|Div3"
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "fre:m2|Div0"
    Info (278003): Inferred multiplier megafunction ("lpm_mult") from the following logic: "phas:m3|Mult0"
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "phas:m3|Div0"
    Info (278003): Inferred multiplier megafunction ("lpm_mult") from the following logic: "fre:m2|Mult0"
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "phas:m3|Div2"
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "phas:m3|Div1"
    Info (278003): Inferred multiplier megafunction ("lpm_mult") from the following logic: "ad9201:m6|Mult0"
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "ad9201:m6|Div1"
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "ad9201:m6|Div0"
Info (12130): Elaborated megafunction instantiation "ad9201:m6|altshift_taps:i_filter_reg_rtl_0"
Info (12133): Instantiated megafunction "ad9201:m6|altshift_taps:i_filter_reg_rtl_0" with the following parameter:
    Info (12134): Parameter "NUMBER_OF_TAPS" = "1"
    Info (12134): Parameter "TAP_DISTANCE" = "32"
    Info (12134): Parameter "WIDTH" = "20"
Info (12021): Found 1 design units, including 1 entities, in source file db/shift_taps_ikm.tdf
    Info (12023): Found entity 1: shift_taps_ikm
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_j3b1.tdf
    Info (12023): Found entity 1: altsyncram_j3b1
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_gpf.tdf
    Info (12023): Found entity 1: cntr_gpf
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_69h.tdf
    Info (12023): Found entity 1: cntr_69h
Info (12130): Elaborated megafunction instantiation "display:m4|lpm_divide:Mod7"
Info (12133): Instantiated megafunction "display:m4|lpm_divide:Mod7" with the following parameter:
    Info (12134): Parameter "LPM_WIDTHN" = "12"
    Info (12134): Parameter "LPM_WIDTHD" = "4"
    Info (12134): Parameter "LPM_NREPRESENTATION" = "UNSIGNED"
    Info (12134): Parameter "LPM_DREPRESENTATION" = "UNSIGNED"
Info (12021): Found 1 design units, including 1 entities, in source file db/lpm_divide_o9m.tdf
    Info (12023): Found entity 1: lpm_divide_o9m
Info (12021): Found 1 design units, including 1 entities, in source file db/sign_div_unsign_mlh.tdf
    Info (12023): Found entity 1: sign_div_unsign_mlh
Info (12021): Found 1 design units, including 1 entities, in source file db/alt_u_div_n5f.tdf
    Info (12023): Found entity 1: alt_u_div_n5f
Info (12021): Found 1 design units, including 1 entities, in source file db/add_sub_unc.tdf
    Info (12023): Found entity 1: add_sub_unc
Info (12021): Found 1 design units, including 1 entities, in source file db/add_sub_vnc.tdf
    Info (12023): Found entity 1: add_sub_vnc
Info (12130): Elaborated megafunction instantiation "display:m4|lpm_divide:Div5"
Info (12133): Instantiated megafunction "display:m4|lpm_divide:Div5" with the following parameter:
    Info (12134): Parameter "LPM_WIDTHN" = "12"
    Info (12134): Parameter "LPM_WIDTHD" = "4"
    Info (12134): Parameter "LPM_NREPRESENTATION" = "UNSIGNED"
    Info (12134): Parameter "LPM_DREPRESENTATION" = "UNSIGNED"
Info (12021): Found 1 design units, including 1 entities, in source file db/lpm_divide_lhm.tdf
    Info (12023): Found entity 1: lpm_divide_lhm
Info (12130): Elaborated megafunction instantiation "display:m4|lpm_divide:Div4"
Info (12133): Instantiated megafunction "display:m4|lpm_divide:Div4" with the following parameter:
    Info (12134): Parameter "LPM_WIDTHN" = "12"
    Info (12134): Parameter "LPM_WIDTHD" = "7"
    Info (12134): Parameter "LPM_NREPRESENTATION" = "UNSIGNED"
    Info (12134): Parameter "LPM_DREPRESENTATION" = "UNSIGNED"
Info (12021): Found 1 design units, including 1 entities, in source file db/lpm_divide_ohm.tdf
    Info (12023): Found entity 1: lpm_divide_ohm
Info (12021): Found 1 design units, including 1 entities, in source file db/sign_div_unsign_plh.tdf
    Info (12023): Found entity 1: sign_div_unsign_plh
Info (12021): Found 1 design units, including 1 entities, in source file db/alt_u_div_t5f.tdf
    Info (12023): Found entity 1: alt_u_div_t5f
Info (12130): Elaborated megafunction instantiation "display:m4|lpm_divide:Div3"
Info (12133): Instantiated megafunction "display:m4|lpm_divide:Div3" with the following parameter:
    Info (12134): Parameter "LPM_WIDTHN" = "16"
    Info (12134): Parameter "LPM_WIDTHD" = "4"
    Info (12134): Parameter "LPM_NREPRESENTATION" = "UNSIGNED"
    Info (12134): Parameter "LPM_DREPRESENTATION" = "UNSIGNED"
Info (12021): Found 1 design units, including 1 entities, in source file db/lpm_divide_phm.tdf
    Info (12023): Found entity 1: lpm_divide_phm
Info (12021): Found 1 design units, including 1 entities, in source file db/sign_div_unsign_qlh.tdf
    Info (12023): Found entity 1: sign_div_unsign_qlh
Info (12021): Found 1 design units, including 1 entities, in source file db/alt_u_div_v5f.tdf
    Info (12023): Found entity 1: alt_u_div_v5f
Info (12130): Elaborated megafunction instantiation "display:m4|lpm_divide:Mod4"
Info (12133): Instantiated megafunction "display:m4|lpm_divide:Mod4" with the following parameter:
    Info (12134): Parameter "LPM_WIDTHN" = "16"
    Info (12134): Parameter "LPM_WIDTHD" = "4"
    Info (12134): Parameter "LPM_NREPRESENTATION" = "UNSIGNED"
    Info (12134): Parameter "LPM_DREPRESENTATION" = "UNSIGNED"
Info (12021): Found 1 design units, including 1 entities, in source file db/lpm_divide_s9m.tdf
    Info (12023): Found entity 1: lpm_divide_s9m
Info (12130): Elaborated megafunction instantiation "display:m4|lpm_divide:Div2"
Info (12133): Instantiated megafunction "display:m4|lpm_divide:Div2" with the following parameter:
    Info (12134): Parameter "LPM_WIDTHN" = "16"
    Info (12134): Parameter "LPM_WIDTHD" = "7"
    Info (12134): Parameter "LPM_NREPRESENTATION" = "UNSIGNED"
    Info (12134): Parameter "LPM_DREPRESENTATION" = "UNSIGNED"
Info (12021): Found 1 design units, including 1 entities, in source file db/lpm_divide_shm.tdf
    Info (12023): Found entity 1: lpm_divide_shm
Info (12021): Found 1 design units, including 1 entities, in source file db/sign_div_unsign_tlh.tdf
    Info (12023): Found entity 1: sign_div_unsign_tlh
Info (12021): Found 1 design units, including 1 entities, in source file db/alt_u_div_56f.tdf
    Info (12023): Found entity 1: alt_u_div_56f
Info (12130): Elaborated megafunction instantiation "display:m4|lpm_divide:Div1"
Info (12133): Instantiated megafunction "display:m4|lpm_divide:Div1" with the following parameter:
    Info (12134): Parameter "LPM_WIDTHN" = "16"
    Info (12134): Parameter "LPM_WIDTHD" = "10"
    Info (12134): Parameter "LPM_NREPRESENTATION" = "UNSIGNED"
    Info (12134): Parameter "LPM_DREPRESENTATION" = "UNSIGNED"
Info (12021): Found 1 design units, including 1 entities, in source file db/lpm_divide_6jm.tdf
    Info (12023): Found entity 1: lpm_divide_6jm
Info (12021): Found 1 design units, including 1 entities, in source file db/sign_div_unsign_7nh.tdf
    Info (12023): Found entity 1: sign_div_unsign_7nh
Info (12021): Found 1 design units, including 1 entities, in source file db/alt_u_div_p8f.tdf
    Info (12023): Found entity 1: alt_u_div_p8f
Info (12130): Elaborated megafunction instantiation "display:m4|lpm_divide:Div0"
Info (12133): Instantiated megafunction "display:m4|lpm_divide:Div0" with the following parameter:
    Info (12134): Parameter "LPM_WIDTHN" = "16"
    Info (12134): Parameter "LPM_WIDTHD" = "14"
    Info (12134): Parameter "LPM_NREPRESENTATION" = "UNSIGNED"
    Info (12134): Parameter "LPM_DREPRESENTATION" = "UNSIGNED"
Info (12021): Found 1 design units, including 1 entities, in source file db/lpm_divide_ajm.tdf
    Info (12023): Found entity 1: lpm_divide_ajm
Info (12021): Found 1 design units, including 1 entities, in source file db/sign_div_unsign_bnh.tdf
    Info (12023): Found entity 1: sign_div_unsign_bnh
Info (12021): Found 1 design units, including 1 entities, in source file db/alt_u_div_19f.tdf
    Info (12023): Found entity 1: alt_u_div_19f
Info (12130): Elaborated megafunction instantiation "phas:m3|lpm_divide:Div4"
Info (12133): Instantiated megafunction "phas:m3|lpm_divide:Div4" with the following parameter:
    Info (12134): Parameter "LPM_WIDTHN" = "21"
    Info (12134): Parameter "LPM_WIDTHD" = "8"
    Info (12134): Parameter "LPM_NREPRESENTATION" = "UNSIGNED"
    Info (12134): Parameter "LPM_DREPRESENTATION" = "UNSIGNED"
Info (12021): Found 1 design units, including 1 entities, in source file db/lpm_divide_rhm.tdf
    Info (12023): Found entity 1: lpm_divide_rhm
Info (12021): Found 1 design units, including 1 entities, in source file db/sign_div_unsign_slh.tdf
    Info (12023): Found entity 1: sign_div_unsign_slh
Info (12021): Found 1 design units, including 1 entities, in source file db/alt_u_div_06f.tdf
    Info (12023): Found entity 1: alt_u_div_06f
Info (12130): Elaborated megafunction instantiation "phas:m3|lpm_divide:Div3"
Info (12133): Instantiated megafunction "phas:m3|lpm_divide:Div3" with the following parameter:
    Info (12134): Parameter "LPM_WIDTHN" = "21"
    Info (12134): Parameter "LPM_WIDTHD" = "8"
    Info (12134): Parameter "LPM_NREPRESENTATION" = "UNSIGNED"
    Info (12134): Parameter "LPM_DREPRESENTATION" = "UNSIGNED"
Info (12130): Elaborated megafunction instantiation "fre:m2|lpm_divide:Div0"
Info (12133): Instantiated megafunction "fre:m2|lpm_divide:Div0" with the following parameter:
    Info (12134): Parameter "LPM_WIDTHN" = "64"
    Info (12134): Parameter "LPM_WIDTHD" = "32"
    Info (12134): Parameter "LPM_NREPRESENTATION" = "UNSIGNED"
    Info (12134): Parameter "LPM_DREPRESENTATION" = "UNSIGNED"
Info (12021): Found 1 design units, including 1 entities, in source file db/lpm_divide_djm.tdf
    Info (12023): Found entity 1: lpm_divide_djm
Info (12021): Found 1 design units, including 1 entities, in source file db/sign_div_unsign_enh.tdf
    Info (12023): Found entity 1: sign_div_unsign_enh
Info (12021): Found 1 design units, including 1 entities, in source file db/alt_u_div_79f.tdf
    Info (12023): Found entity 1: alt_u_div_79f
Info (12130): Elaborated megafunction instantiation "phas:m3|lpm_mult:Mult0"
Info (12133): Instantiated megafunction "phas:m3|lpm_mult:Mult0" with the following parameter:
    Info (12134): Parameter "LPM_WIDTHA" = "32"
    Info (12134): Parameter "LPM_WIDTHB" = "8"
    Info (12134): Parameter "LPM_WIDTHP" = "40"
    Info (12134): Parameter "LPM_WIDTHR" = "40"
    Info (12134): Parameter "LPM_WIDTHS" = "1"
    Info (12134): Parameter "LPM_REPRESENTATION" = "UNSIGNED"
    Info (12134): Parameter "INPUT_A_IS_CONSTANT" = "NO"
    Info (12134): Parameter "INPUT_B_IS_CONSTANT" = "YES"
    Info (12134): Parameter "MAXIMIZE_SPEED" = "5"
Info (12021): Found 1 design units, including 1 entities, in source file db/mult_vdt.tdf
    Info (12023): Found entity 1: mult_vdt
Info (12130): Elaborated megafunction instantiation "phas:m3|lpm_divide:Div0"
Info (12133): Instantiated megafunction "phas:m3|lpm_divide:Div0" with the following parameter:
    Info (12134): Parameter "LPM_WIDTHN" = "32"
    Info (12134): Parameter "LPM_WIDTHD" = "32"
    Info (12134): Parameter "LPM_NREPRESENTATION" = "UNSIGNED"
    Info (12134): Parameter "LPM_DREPRESENTATION" = "UNSIGNED"
Info (12021): Found 1 design units, including 1 entities, in source file db/lpm_divide_8jm.tdf
    Info (12023): Found entity 1: lpm_divide_8jm
Info (12021): Found 1 design units, including 1 entities, in source file db/sign_div_unsign_9nh.tdf
    Info (12023): Found entity 1: sign_div_unsign_9nh
Info (12021): Found 1 design units, including 1 entities, in source file db/alt_u_div_t8f.tdf
    Info (12023): Found entity 1: alt_u_div_t8f
Info (12130): Elaborated megafunction instantiation "fre:m2|lpm_mult:Mult0"
Info (12133): Instantiated megafunction "fre:m2|lpm_mult:Mult0" with the following parameter:
    Info (12134): Parameter "LPM_WIDTHA" = "26"
    Info (12134): Parameter "LPM_WIDTHB" = "32"
    Info (12134): Parameter "LPM_WIDTHP" = "58"
    Info (12134): Parameter "LPM_WIDTHR" = "58"
    Info (12134): Parameter "LPM_WIDTHS" = "1"
    Info (12134): Parameter "LPM_REPRESENTATION" = "UNSIGNED"
    Info (12134): Parameter "INPUT_A_IS_CONSTANT" = "YES"
    Info (12134): Parameter "INPUT_B_IS_CONSTANT" = "NO"
    Info (12134): Parameter "MAXIMIZE_SPEED" = "5"
Info (12021): Found 1 design units, including 1 entities, in source file db/mult_oft.tdf
    Info (12023): Found entity 1: mult_oft
Info (12130): Elaborated megafunction instantiation "phas:m3|lpm_divide:Div2"
Info (12133): Instantiated megafunction "phas:m3|lpm_divide:Div2" with the following parameter:
    Info (12134): Parameter "LPM_WIDTHN" = "21"
    Info (12134): Parameter "LPM_WIDTHD" = "8"
    Info (12134): Parameter "LPM_NREPRESENTATION" = "UNSIGNED"
    Info (12134): Parameter "LPM_DREPRESENTATION" = "UNSIGNED"
Info (12130): Elaborated megafunction instantiation "ad9201:m6|lpm_mult:Mult0"
Info (12133): Instantiated megafunction "ad9201:m6|lpm_mult:Mult0" with the following parameter:
    Info (12134): Parameter "LPM_WIDTHA" = "25"
    Info (12134): Parameter "LPM_WIDTHB" = "7"
    Info (12134): Parameter "LPM_WIDTHP" = "32"
    Info (12134): Parameter "LPM_WIDTHR" = "32"
    Info (12134): Parameter "LPM_WIDTHS" = "1"
    Info (12134): Parameter "LPM_REPRESENTATION" = "UNSIGNED"
    Info (12134): Parameter "INPUT_A_IS_CONSTANT" = "NO"
    Info (12134): Parameter "INPUT_B_IS_CONSTANT" = "YES"
    Info (12134): Parameter "MAXIMIZE_SPEED" = "5"
Info (12021): Found 1 design units, including 1 entities, in source file db/mult_1et.tdf
    Info (12023): Found entity 1: mult_1et
Info (12130): Elaborated megafunction instantiation "ad9201:m6|lpm_divide:Div1"
Info (12133): Instantiated megafunction "ad9201:m6|lpm_divide:Div1" with the following parameter:
    Info (12134): Parameter "LPM_WIDTHN" = "32"
    Info (12134): Parameter "LPM_WIDTHD" = "25"
    Info (12134): Parameter "LPM_NREPRESENTATION" = "UNSIGNED"
    Info (12134): Parameter "LPM_DREPRESENTATION" = "UNSIGNED"
Info (12021): Found 1 design units, including 1 entities, in source file db/lpm_divide_bjm.tdf
    Info (12023): Found entity 1: lpm_divide_bjm
Info (12021): Found 1 design units, including 1 entities, in source file db/sign_div_unsign_cnh.tdf
    Info (12023): Found entity 1: sign_div_unsign_cnh
Info (12021): Found 1 design units, including 1 entities, in source file db/alt_u_div_29f.tdf
    Info (12023): Found entity 1: alt_u_div_29f
Info (12130): Elaborated megafunction instantiation "ad9201:m6|lpm_divide:Div0"
Info (12133): Instantiated megafunction "ad9201:m6|lpm_divide:Div0" with the following parameter:
    Info (12134): Parameter "LPM_WIDTHN" = "32"
    Info (12134): Parameter "LPM_WIDTHD" = "7"
    Info (12134): Parameter "LPM_NREPRESENTATION" = "UNSIGNED"
    Info (12134): Parameter "LPM_DREPRESENTATION" = "UNSIGNED"
Info (12021): Found 1 design units, including 1 entities, in source file db/lpm_divide_qhm.tdf
    Info (12023): Found entity 1: lpm_divide_qhm
Info (12021): Found 1 design units, including 1 entities, in source file db/sign_div_unsign_rlh.tdf
    Info (12023): Found entity 1: sign_div_unsign_rlh
Info (12021): Found 1 design units, including 1 entities, in source file db/alt_u_div_16f.tdf
    Info (12023): Found entity 1: alt_u_div_16f
Info (13014): Ignored 235 buffer(s)
    Info (13019): Ignored 235 SOFT buffer(s)
Info (13000): Registers with preset signals will power-up high
Info (13003): DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back
Info (286031): Timing-Driven Synthesis is running on partition "Top"
Info (17049): 15 registers lost all their fanouts during netlist optimizations.
Info (17016): Found the following redundant logic cells in design
    Info (17048): Logic cell "display:m4|lpm_divide:Mod5|lpm_divide_o9m:auto_generated|sign_div_unsign_mlh:divider|alt_u_div_n5f:divider|add_sub_11_result_int[0]~0"
    Info (17048): Logic cell "display:m4|lpm_divide:Mod5|lpm_divide_o9m:auto_generated|sign_div_unsign_mlh:divider|alt_u_div_n5f:divider|add_sub_9_result_int[0]~10"
    Info (17048): Logic cell "display:m4|lpm_divide:Mod5|lpm_divide_o9m:auto_generated|sign_div_unsign_mlh:divider|alt_u_div_n5f:divider|add_sub_10_result_int[0]~10"
    Info (17048): Logic cell "display:m4|lpm_divide:Mod3|lpm_divide_s9m:auto_generated|sign_div_unsign_qlh:divider|alt_u_div_v5f:divider|add_sub_15_result_int[0]~0"
    Info (17048): Logic cell "display:m4|lpm_divide:Mod3|lpm_divide_s9m:auto_generated|sign_div_unsign_qlh:divider|alt_u_div_v5f:divider|add_sub_9_result_int[0]~10"
    Info (17048): Logic cell "display:m4|lpm_divide:Mod3|lpm_divide_s9m:auto_generated|sign_div_unsign_qlh:divider|alt_u_div_v5f:divider|add_sub_10_result_int[0]~10"
    Info (17048): Logic cell "display:m4|lpm_divide:Mod3|lpm_divide_s9m:auto_generated|sign_div_unsign_qlh:divider|alt_u_div_v5f:divider|add_sub_11_result_int[0]~10"
    Info (17048): Logic cell "display:m4|lpm_divide:Mod3|lpm_divide_s9m:auto_generated|sign_div_unsign_qlh:divider|alt_u_div_v5f:divider|add_sub_12_result_int[0]~10"
    Info (17048): Logic cell "display:m4|lpm_divide:Mod3|lpm_divide_s9m:auto_generated|sign_div_unsign_qlh:divider|alt_u_div_v5f:divider|add_sub_13_result_int[0]~10"
    Info (17048): Logic cell "display:m4|lpm_divide:Mod3|lpm_divide_s9m:auto_generated|sign_div_unsign_qlh:divider|alt_u_div_v5f:divider|add_sub_14_result_int[0]~10"
    Info (17048): Logic cell "display:m4|lpm_divide:Mod2|lpm_divide_s9m:auto_generated|sign_div_unsign_qlh:divider|alt_u_div_v5f:divider|add_sub_15_result_int[0]~0"
    Info (17048): Logic cell "display:m4|lpm_divide:Mod2|lpm_divide_s9m:auto_generated|sign_div_unsign_qlh:divider|alt_u_div_v5f:divider|add_sub_12_result_int[0]~10"
    Info (17048): Logic cell "display:m4|lpm_divide:Mod2|lpm_divide_s9m:auto_generated|sign_div_unsign_qlh:divider|alt_u_div_v5f:divider|add_sub_13_result_int[0]~10"
    Info (17048): Logic cell "display:m4|lpm_divide:Mod2|lpm_divide_s9m:auto_generated|sign_div_unsign_qlh:divider|alt_u_div_v5f:divider|add_sub_14_result_int[0]~10"
    Info (17048): Logic cell "display:m4|lpm_divide:Mod6|lpm_divide_o9m:auto_generated|sign_div_unsign_mlh:divider|alt_u_div_n5f:divider|add_sub_6_result_int[0]~10"
    Info (17048): Logic cell "display:m4|lpm_divide:Mod6|lpm_divide_o9m:auto_generated|sign_div_unsign_mlh:divider|alt_u_div_n5f:divider|add_sub_7_result_int[0]~10"
    Info (17048): Logic cell "display:m4|lpm_divide:Mod6|lpm_divide_o9m:auto_generated|sign_div_unsign_mlh:divider|alt_u_div_n5f:divider|add_sub_8_result_int[0]~10"
    Info (17048): Logic cell "display:m4|lpm_divide:Mod6|lpm_divide_o9m:auto_generated|sign_div_unsign_mlh:divider|alt_u_div_n5f:divider|add_sub_9_result_int[0]~10"
    Info (17048): Logic cell "display:m4|lpm_divide:Mod6|lpm_divide_o9m:auto_generated|sign_div_unsign_mlh:divider|alt_u_div_n5f:divider|add_sub_10_result_int[0]~10"
    Info (17048): Logic cell "display:m4|lpm_divide:Mod4|lpm_divide_s9m:auto_generated|sign_div_unsign_qlh:divider|alt_u_div_v5f:divider|add_sub_8_result_int[0]~10"
    Info (17048): Logic cell "display:m4|lpm_divide:Mod4|lpm_divide_s9m:auto_generated|sign_div_unsign_qlh:divider|alt_u_div_v5f:divider|add_sub_11_result_int[0]~10"
    Info (17048): Logic cell "display:m4|lpm_divide:Mod4|lpm_divide_s9m:auto_generated|sign_div_unsign_qlh:divider|alt_u_div_v5f:divider|add_sub_14_result_int[0]~10"
Info (35024): Succesfully connected in-system debug instance "auto_signaltap_0" to all 61 required data inputs, trigger inputs, acquisition clocks, and dynamic pins
Info (16010): Generating hard_block partition "hard_block:auto_generated_inst"
    Info (16011): Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL
Info (21057): Implemented 14190 device resources after synthesis - the final resource count might be different
    Info (21058): Implemented 15 input pins
    Info (21059): Implemented 15 output pins
    Info (21061): Implemented 14094 logic cells
    Info (21064): Implemented 50 RAM segments
    Info (21062): Implemented 15 DSP elements
Info: Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 43 warnings
    Info: Peak virtual memory: 4898 megabytes
    Info: Processing ended: Thu Sep 11 12:51:25 2025
    Info: Elapsed time: 00:00:21
    Info: Total CPU time (on all processors): 00:00:20


