Analysis & Synthesis report for CPU
Thu Jun 10 16:37:41 2021
Quartus Prime Version 19.1.0 Build 670 09/22/2019 SJ Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Source Files Read
  6. Analysis & Synthesis Resource Usage Summary
  7. Analysis & Synthesis Resource Utilization by Entity
  8. State Machine - |CPU|ControlUnit:CU|currentState
  9. Registers Removed During Synthesis
 10. General Register Statistics
 11. Multiplexer Restructuring Statistics (Restructuring Performed)
 12. Parameter Settings for User Entity Instance: Top-level Entity: |CPU
 13. Parameter Settings for User Entity Instance: SignExtent:SignExt
 14. Parameter Settings for User Entity Instance: MUX_2x1:MUX_Rs2
 15. Parameter Settings for User Entity Instance: GPReg_File:Reg_File
 16. Parameter Settings for User Entity Instance: MUX_2x1:MUX_MoR
 17. Parameter Settings for User Entity Instance: Reg:MDR_Reg
 18. Parameter Settings for User Entity Instance: MUX_2x1:MUX1_ALU
 19. Parameter Settings for User Entity Instance: MUX_4x1:MUX2_ALU
 20. Parameter Settings for User Entity Instance: ArithmeticLogicUnit:ALU
 21. Parameter Settings for User Entity Instance: Reg:ALU_Reg
 22. Parameter Settings for User Entity Instance: MUX_2x1:MUX_PC
 23. Parameter Settings for User Entity Instance: Reg:PC_Reg
 24. Parameter Settings for User Entity Instance: MUX_2x1:MUX_IorD
 25. Port Connectivity Checks: "Reg:ALU_Reg"
 26. Port Connectivity Checks: "MUX_4x1:MUX2_ALU"
 27. Port Connectivity Checks: "Reg:MDR_Reg"
 28. Post-Synthesis Netlist Statistics for Top Partition
 29. Elapsed Time Per Partition
 30. Analysis & Synthesis Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2019  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and any partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details, at
https://fpgasoftware.intel.com/eula.



+-------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                  ;
+---------------------------------+---------------------------------------------+
; Analysis & Synthesis Status     ; Successful - Thu Jun 10 16:37:41 2021       ;
; Quartus Prime Version           ; 19.1.0 Build 670 09/22/2019 SJ Lite Edition ;
; Revision Name                   ; CPU                                         ;
; Top-level Entity Name           ; CPU                                         ;
; Family                          ; Cyclone V                                   ;
; Logic utilization (in ALMs)     ; N/A                                         ;
; Total registers                 ; 328                                         ;
; Total pins                      ; 61                                          ;
; Total virtual pins              ; 0                                           ;
; Total block memory bits         ; 0                                           ;
; Total DSP Blocks                ; 0                                           ;
; Total HSSI RX PCSs              ; 0                                           ;
; Total HSSI PMA RX Deserializers ; 0                                           ;
; Total HSSI TX PCSs              ; 0                                           ;
; Total HSSI PMA TX Serializers   ; 0                                           ;
; Total PLLs                      ; 0                                           ;
; Total DLLs                      ; 0                                           ;
+---------------------------------+---------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                                             ;
+---------------------------------------------------------------------------------+--------------------+--------------------+
; Option                                                                          ; Setting            ; Default Value      ;
+---------------------------------------------------------------------------------+--------------------+--------------------+
; Device                                                                          ; 5CSEMA5F31C6       ;                    ;
; Top-level entity name                                                           ; CPU                ; CPU                ;
; Family name                                                                     ; Cyclone V          ; Cyclone V          ;
; Use smart compilation                                                           ; Off                ; Off                ;
; Enable parallel Assembler and Timing Analyzer during compilation                ; On                 ; On                 ;
; Enable compact report table                                                     ; Off                ; Off                ;
; Restructure Multiplexers                                                        ; Auto               ; Auto               ;
; MLAB Add Timing Constraints For Mixed-Port Feed-Through Mode Setting Don't Care ; Off                ; Off                ;
; Create Debugging Nodes for IP Cores                                             ; Off                ; Off                ;
; Preserve fewer node names                                                       ; On                 ; On                 ;
; Intel FPGA IP Evaluation Mode                                                   ; Enable             ; Enable             ;
; Verilog Version                                                                 ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                                    ; VHDL_1993          ; VHDL_1993          ;
; State Machine Processing                                                        ; Auto               ; Auto               ;
; Safe State Machine                                                              ; Off                ; Off                ;
; Extract Verilog State Machines                                                  ; On                 ; On                 ;
; Extract VHDL State Machines                                                     ; On                 ; On                 ;
; Ignore Verilog initial constructs                                               ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                                      ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                                  ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                                         ; On                 ; On                 ;
; Infer RAMs from Raw Logic                                                       ; On                 ; On                 ;
; Parallel Synthesis                                                              ; On                 ; On                 ;
; DSP Block Balancing                                                             ; Auto               ; Auto               ;
; NOT Gate Push-Back                                                              ; On                 ; On                 ;
; Power-Up Don't Care                                                             ; On                 ; On                 ;
; Remove Redundant Logic Cells                                                    ; Off                ; Off                ;
; Remove Duplicate Registers                                                      ; On                 ; On                 ;
; Ignore CARRY Buffers                                                            ; Off                ; Off                ;
; Ignore CASCADE Buffers                                                          ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                                           ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                                       ; Off                ; Off                ;
; Ignore LCELL Buffers                                                            ; Off                ; Off                ;
; Ignore SOFT Buffers                                                             ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                                  ; Off                ; Off                ;
; Optimization Technique                                                          ; Balanced           ; Balanced           ;
; Carry Chain Length                                                              ; 70                 ; 70                 ;
; Auto Carry Chains                                                               ; On                 ; On                 ;
; Auto Open-Drain Pins                                                            ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                                           ; Off                ; Off                ;
; Auto ROM Replacement                                                            ; On                 ; On                 ;
; Auto RAM Replacement                                                            ; On                 ; On                 ;
; Auto DSP Block Replacement                                                      ; On                 ; On                 ;
; Auto Shift Register Replacement                                                 ; Auto               ; Auto               ;
; Allow Shift Register Merging across Hierarchies                                 ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                                   ; On                 ; On                 ;
; Strict RAM Replacement                                                          ; Off                ; Off                ;
; Allow Synchronous Control Signals                                               ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                                          ; Off                ; Off                ;
; Auto Resource Sharing                                                           ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                                              ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                                              ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                                   ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing                             ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                               ; Off                ; Off                ;
; Timing-Driven Synthesis                                                         ; On                 ; On                 ;
; Report Parameter Settings                                                       ; On                 ; On                 ;
; Report Source Assignments                                                       ; On                 ; On                 ;
; Report Connectivity Checks                                                      ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                                              ; Off                ; Off                ;
; Synchronization Register Chain Length                                           ; 3                  ; 3                  ;
; Power Optimization During Synthesis                                             ; Normal compilation ; Normal compilation ;
; HDL message level                                                               ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                                 ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report                        ; 5000               ; 5000               ;
; Number of Swept Nodes Reported in Synthesis Report                              ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report                       ; 100                ; 100                ;
; Clock MUX Protection                                                            ; On                 ; On                 ;
; Auto Gated Clock Conversion                                                     ; Off                ; Off                ;
; Block Design Naming                                                             ; Auto               ; Auto               ;
; SDC constraint protection                                                       ; Off                ; Off                ;
; Synthesis Effort                                                                ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal                    ; On                 ; On                 ;
; Pre-Mapping Resynthesis Optimization                                            ; Off                ; Off                ;
; Analysis & Synthesis Message Level                                              ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                                     ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                                          ; On                 ; On                 ;
; Automatic Parallel Synthesis                                                    ; On                 ; On                 ;
; Partial Reconfiguration Bitstream ID                                            ; Off                ; Off                ;
+---------------------------------------------------------------------------------+--------------------+--------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 8           ;
; Maximum allowed            ; 4           ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 4           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processor 2            ;   0.0%      ;
;     Processor 3            ;   0.0%      ;
;     Processor 4            ;   0.0%      ;
+----------------------------+-------------+


+--------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                                     ;
+----------------------------------+-----------------+-----------------+-----------------------------------------------------------+---------+
; File Name with User-Entered Path ; Used in Netlist ; File Type       ; File Name with Absolute Path                              ; Library ;
+----------------------------------+-----------------+-----------------+-----------------------------------------------------------+---------+
; SignExtent.vhd                   ; yes             ; User VHDL File  ; C:/Users/idman/Desktop/RISC-V/CPU/SignExtent.vhd          ;         ;
; ArithmeticLogicUnit.vhd          ; yes             ; User VHDL File  ; C:/Users/idman/Desktop/RISC-V/CPU/ArithmeticLogicUnit.vhd ;         ;
; InstructionRegister.vhd          ; yes             ; User VHDL File  ; C:/Users/idman/Desktop/RISC-V/CPU/InstructionRegister.vhd ;         ;
; GPReg_File.vhd                   ; yes             ; User VHDL File  ; C:/Users/idman/Desktop/RISC-V/CPU/GPReg_File.vhd          ;         ;
; ControlUnit.vhd                  ; yes             ; User VHDL File  ; C:/Users/idman/Desktop/RISC-V/CPU/ControlUnit.vhd         ;         ;
; CPU_library.vhd                  ; yes             ; User VHDL File  ; C:/Users/idman/Desktop/RISC-V/CPU/CPU_library.vhd         ;         ;
; OpcodeDecoder.vhd                ; yes             ; User VHDL File  ; C:/Users/idman/Desktop/RISC-V/CPU/OpcodeDecoder.vhd       ;         ;
; CPU.vhd                          ; yes             ; User VHDL File  ; C:/Users/idman/Desktop/RISC-V/CPU/CPU.vhd                 ;         ;
; MUX_2x1.vhd                      ; yes             ; User VHDL File  ; C:/Users/idman/Desktop/RISC-V/CPU/MUX_2x1.vhd             ;         ;
; Reg.vhd                          ; yes             ; User VHDL File  ; C:/Users/idman/Desktop/RISC-V/CPU/Reg.vhd                 ;         ;
; MUX_4x1.vhd                      ; yes             ; User VHDL File  ; C:/Users/idman/Desktop/RISC-V/CPU/MUX_4x1.vhd             ;         ;
+----------------------------------+-----------------+-----------------+-----------------------------------------------------------+---------+


+---------------------------------------------------------+
; Analysis & Synthesis Resource Usage Summary             ;
+---------------------------------------------+-----------+
; Resource                                    ; Usage     ;
+---------------------------------------------+-----------+
; Estimate of Logic utilization (ALMs needed) ; 379       ;
;                                             ;           ;
; Combinational ALUT usage for logic          ; 492       ;
;     -- 7 input functions                    ; 8         ;
;     -- 6 input functions                    ; 225       ;
;     -- 5 input functions                    ; 133       ;
;     -- 4 input functions                    ; 30        ;
;     -- <=3 input functions                  ; 96        ;
;                                             ;           ;
; Dedicated logic registers                   ; 328       ;
;                                             ;           ;
; I/O pins                                    ; 61        ;
;                                             ;           ;
; Total DSP Blocks                            ; 0         ;
;                                             ;           ;
; Maximum fan-out node                        ; CLK~input ;
; Maximum fan-out                             ; 328       ;
; Total fan-out                               ; 3890      ;
; Average fan-out                             ; 4.13      ;
+---------------------------------------------+-----------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity                                                                                                                                                                         ;
+---------------------------------+---------------------+---------------------------+-------------------+------------+------+--------------+---------------------------------------------+---------------------+--------------+
; Compilation Hierarchy Node      ; Combinational ALUTs ; Dedicated Logic Registers ; Block Memory Bits ; DSP Blocks ; Pins ; Virtual Pins ; Full Hierarchy Name                         ; Entity Name         ; Library Name ;
+---------------------------------+---------------------+---------------------------+-------------------+------------+------+--------------+---------------------------------------------+---------------------+--------------+
; |CPU                            ; 492 (1)             ; 328 (0)                   ; 0                 ; 0          ; 61   ; 0            ; |CPU                                        ; CPU                 ; work         ;
;    |ArithmeticLogicUnit:ALU|    ; 204 (204)           ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |CPU|ArithmeticLogicUnit:ALU                ; ArithmeticLogicUnit ; work         ;
;    |ControlUnit:CU|             ; 24 (23)             ; 8 (8)                     ; 0                 ; 0          ; 0    ; 0            ; |CPU|ControlUnit:CU                         ; ControlUnit         ; work         ;
;       |OpcodeDecoder:OpDecoder| ; 1 (1)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |CPU|ControlUnit:CU|OpcodeDecoder:OpDecoder ; OpcodeDecoder       ; work         ;
;    |GPReg_File:Reg_File|        ; 96 (96)             ; 256 (256)                 ; 0                 ; 0          ; 0    ; 0            ; |CPU|GPReg_File:Reg_File                    ; GPReg_File          ; work         ;
;    |InstructionRegister:IR|     ; 0 (0)               ; 16 (16)                   ; 0                 ; 0          ; 0    ; 0            ; |CPU|InstructionRegister:IR                 ; InstructionRegister ; work         ;
;    |MUX_2x1:MUX1_ALU|           ; 16 (16)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |CPU|MUX_2x1:MUX1_ALU                       ; MUX_2x1             ; work         ;
;    |MUX_2x1:MUX_IorD|           ; 16 (16)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |CPU|MUX_2x1:MUX_IorD                       ; MUX_2x1             ; work         ;
;    |MUX_2x1:MUX_MoR|            ; 16 (16)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |CPU|MUX_2x1:MUX_MoR                        ; MUX_2x1             ; work         ;
;    |MUX_2x1:MUX_Rs2|            ; 4 (4)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |CPU|MUX_2x1:MUX_Rs2                        ; MUX_2x1             ; work         ;
;    |MUX_4x1:MUX2_ALU|           ; 115 (115)           ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |CPU|MUX_4x1:MUX2_ALU                       ; MUX_4x1             ; work         ;
;    |Reg:ALU_Reg|                ; 0 (0)               ; 16 (16)                   ; 0                 ; 0          ; 0    ; 0            ; |CPU|Reg:ALU_Reg                            ; Reg                 ; work         ;
;    |Reg:MDR_Reg|                ; 0 (0)               ; 16 (16)                   ; 0                 ; 0          ; 0    ; 0            ; |CPU|Reg:MDR_Reg                            ; Reg                 ; work         ;
;    |Reg:PC_Reg|                 ; 0 (0)               ; 16 (16)                   ; 0                 ; 0          ; 0    ; 0            ; |CPU|Reg:PC_Reg                             ; Reg                 ; work         ;
+---------------------------------+---------------------+---------------------------+-------------------+------------+------+--------------+---------------------------------------------+---------------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


Encoding Type:  One-Hot
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |CPU|ControlUnit:CU|currentState                                                                                                                                                                                  ;
+-------------------------+------------------------+--------------------+-------------------------+----------------------+---------------------+--------------------+---------------------+--------------------+--------------------+
; Name                    ; currentState.WRITEBACK ; currentState.RTYPE ; currentState.MEM_ACCESS ; currentState.JNZTYPE ; currentState.JZTYPE ; currentState.JTYPE ; currentState.DECODE ; currentState.FETCH ; currentState.START ;
+-------------------------+------------------------+--------------------+-------------------------+----------------------+---------------------+--------------------+---------------------+--------------------+--------------------+
; currentState.START      ; 0                      ; 0                  ; 0                       ; 0                    ; 0                   ; 0                  ; 0                   ; 0                  ; 0                  ;
; currentState.FETCH      ; 0                      ; 0                  ; 0                       ; 0                    ; 0                   ; 0                  ; 0                   ; 1                  ; 1                  ;
; currentState.DECODE     ; 0                      ; 0                  ; 0                       ; 0                    ; 0                   ; 0                  ; 1                   ; 0                  ; 1                  ;
; currentState.JTYPE      ; 0                      ; 0                  ; 0                       ; 0                    ; 0                   ; 1                  ; 0                   ; 0                  ; 1                  ;
; currentState.JZTYPE     ; 0                      ; 0                  ; 0                       ; 0                    ; 1                   ; 0                  ; 0                   ; 0                  ; 1                  ;
; currentState.JNZTYPE    ; 0                      ; 0                  ; 0                       ; 1                    ; 0                   ; 0                  ; 0                   ; 0                  ; 1                  ;
; currentState.MEM_ACCESS ; 0                      ; 0                  ; 1                       ; 0                    ; 0                   ; 0                  ; 0                   ; 0                  ; 1                  ;
; currentState.RTYPE      ; 0                      ; 1                  ; 0                       ; 0                    ; 0                   ; 0                  ; 0                   ; 0                  ; 1                  ;
; currentState.WRITEBACK  ; 1                      ; 0                  ; 0                       ; 0                    ; 0                   ; 0                  ; 0                   ; 0                  ; 1                  ;
+-------------------------+------------------------+--------------------+-------------------------+----------------------+---------------------+--------------------+---------------------+--------------------+--------------------+


+------------------------------------------------------------+
; Registers Removed During Synthesis                         ;
+---------------------------------------+--------------------+
; Register name                         ; Reason for Removal ;
+---------------------------------------+--------------------+
; ControlUnit:CU|currentState.START     ; Lost fanout        ;
; Total Number of Removed Registers = 1 ;                    ;
+---------------------------------------+--------------------+


+------------------------------------------------------+
; General Register Statistics                          ;
+----------------------------------------------+-------+
; Statistic                                    ; Value ;
+----------------------------------------------+-------+
; Total registers                              ; 328   ;
; Number of registers using Synchronous Clear  ; 0     ;
; Number of registers using Synchronous Load   ; 16    ;
; Number of registers using Asynchronous Clear ; 328   ;
; Number of registers using Asynchronous Load  ; 0     ;
; Number of registers using Clock Enable       ; 288   ;
; Number of registers using Preset             ; 0     ;
+----------------------------------------------+-------+


+--------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Restructuring Statistics (Restructuring Performed)                                                                                   ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+------------------------------------+
; Multiplexer Inputs ; Bus Width ; Baseline Area ; Area if Restructured ; Saving if Restructured ; Registered ; Example Multiplexer Output         ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+------------------------------------+
; 3:1                ; 15 bits   ; 30 LEs        ; 30 LEs               ; 0 LEs                  ; No         ; |CPU|ArithmeticLogicUnit:ALU|Mux15 ;
; 16:1               ; 16 bits   ; 160 LEs       ; 160 LEs              ; 0 LEs                  ; No         ; |CPU|GPReg_File:Reg_File|Mux12     ;
; 7:1                ; 2 bits    ; 8 LEs         ; 8 LEs                ; 0 LEs                  ; No         ; |CPU|ControlUnit:CU|ALU_op         ;
; 19:1               ; 7 bits    ; 84 LEs        ; 84 LEs               ; 0 LEs                  ; No         ; |CPU|MUX_4x1:MUX2_ALU|Mux14        ;
; 18:1               ; 9 bits    ; 108 LEs       ; 108 LEs              ; 0 LEs                  ; No         ; |CPU|MUX_4x1:MUX2_ALU|Mux3         ;
; 11:1               ; 10 bits   ; 70 LEs        ; 70 LEs               ; 0 LEs                  ; No         ; |CPU|ArithmeticLogicUnit:ALU|Mux4  ;
; 11:1               ; 4 bits    ; 28 LEs        ; 28 LEs               ; 0 LEs                  ; No         ; |CPU|ArithmeticLogicUnit:ALU|Mux14 ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+------------------------------------+


+---------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Top-level Entity: |CPU ;
+----------------+-------+--------------------------------------------+
; Parameter Name ; Value ; Type                                       ;
+----------------+-------+--------------------------------------------+
; DATA_WIDTH     ; 16    ; Signed Integer                             ;
+----------------+-------+--------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------+
; Parameter Settings for User Entity Instance: SignExtent:SignExt ;
+----------------+-------+----------------------------------------+
; Parameter Name ; Value ; Type                                   ;
+----------------+-------+----------------------------------------+
; data_width     ; 16    ; Signed Integer                         ;
+----------------+-------+----------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------+
; Parameter Settings for User Entity Instance: MUX_2x1:MUX_Rs2 ;
+----------------+-------+-------------------------------------+
; Parameter Name ; Value ; Type                                ;
+----------------+-------+-------------------------------------+
; data_width     ; 4     ; Signed Integer                      ;
+----------------+-------+-------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: GPReg_File:Reg_File ;
+----------------+-------+-----------------------------------------+
; Parameter Name ; Value ; Type                                    ;
+----------------+-------+-----------------------------------------+
; data_width     ; 16    ; Signed Integer                          ;
; reg_addr_width ; 4     ; Signed Integer                          ;
+----------------+-------+-----------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------+
; Parameter Settings for User Entity Instance: MUX_2x1:MUX_MoR ;
+----------------+-------+-------------------------------------+
; Parameter Name ; Value ; Type                                ;
+----------------+-------+-------------------------------------+
; data_width     ; 16    ; Signed Integer                      ;
+----------------+-------+-------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------+
; Parameter Settings for User Entity Instance: Reg:MDR_Reg ;
+----------------+-------+---------------------------------+
; Parameter Name ; Value ; Type                            ;
+----------------+-------+---------------------------------+
; data_width     ; 16    ; Signed Integer                  ;
+----------------+-------+---------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------+
; Parameter Settings for User Entity Instance: MUX_2x1:MUX1_ALU ;
+----------------+-------+--------------------------------------+
; Parameter Name ; Value ; Type                                 ;
+----------------+-------+--------------------------------------+
; data_width     ; 16    ; Signed Integer                       ;
+----------------+-------+--------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------+
; Parameter Settings for User Entity Instance: MUX_4x1:MUX2_ALU ;
+----------------+-------+--------------------------------------+
; Parameter Name ; Value ; Type                                 ;
+----------------+-------+--------------------------------------+
; data_width     ; 16    ; Signed Integer                       ;
+----------------+-------+--------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ArithmeticLogicUnit:ALU ;
+----------------+-------+---------------------------------------------+
; Parameter Name ; Value ; Type                                        ;
+----------------+-------+---------------------------------------------+
; data_width     ; 16    ; Signed Integer                              ;
+----------------+-------+---------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------+
; Parameter Settings for User Entity Instance: Reg:ALU_Reg ;
+----------------+-------+---------------------------------+
; Parameter Name ; Value ; Type                            ;
+----------------+-------+---------------------------------+
; data_width     ; 16    ; Signed Integer                  ;
+----------------+-------+---------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------+
; Parameter Settings for User Entity Instance: MUX_2x1:MUX_PC ;
+----------------+-------+------------------------------------+
; Parameter Name ; Value ; Type                               ;
+----------------+-------+------------------------------------+
; data_width     ; 16    ; Signed Integer                     ;
+----------------+-------+------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------+
; Parameter Settings for User Entity Instance: Reg:PC_Reg ;
+----------------+-------+--------------------------------+
; Parameter Name ; Value ; Type                           ;
+----------------+-------+--------------------------------+
; data_width     ; 16    ; Signed Integer                 ;
+----------------+-------+--------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------+
; Parameter Settings for User Entity Instance: MUX_2x1:MUX_IorD ;
+----------------+-------+--------------------------------------+
; Parameter Name ; Value ; Type                                 ;
+----------------+-------+--------------------------------------+
; data_width     ; 16    ; Signed Integer                       ;
+----------------+-------+--------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------+
; Port Connectivity Checks: "Reg:ALU_Reg"  ;
+--------+-------+----------+--------------+
; Port   ; Type  ; Severity ; Details      ;
+--------+-------+----------+--------------+
; enable ; Input ; Info     ; Stuck at VCC ;
+--------+-------+----------+--------------+


+----------------------------------------------+
; Port Connectivity Checks: "MUX_4x1:MUX2_ALU" ;
+-----------+-------+----------+---------------+
; Port      ; Type  ; Severity ; Details       ;
+-----------+-------+----------+---------------+
; i1[15..1] ; Input ; Info     ; Stuck at GND  ;
; i1[0]     ; Input ; Info     ; Stuck at VCC  ;
; i3        ; Input ; Info     ; Stuck at GND  ;
+-----------+-------+----------+---------------+


+------------------------------------------+
; Port Connectivity Checks: "Reg:MDR_Reg"  ;
+--------+-------+----------+--------------+
; Port   ; Type  ; Severity ; Details      ;
+--------+-------+----------+--------------+
; enable ; Input ; Info     ; Stuck at VCC ;
+--------+-------+----------+--------------+


+-----------------------------------------------------+
; Post-Synthesis Netlist Statistics for Top Partition ;
+-----------------------+-----------------------------+
; Type                  ; Count                       ;
+-----------------------+-----------------------------+
; arriav_ff             ; 328                         ;
;     CLR               ; 40                          ;
;     ENA CLR           ; 272                         ;
;     ENA CLR SLD       ; 16                          ;
; arriav_lcell_comb     ; 493                         ;
;     arith             ; 50                          ;
;         0 data inputs ; 2                           ;
;         5 data inputs ; 48                          ;
;     extend            ; 8                           ;
;         7 data inputs ; 8                           ;
;     normal            ; 435                         ;
;         0 data inputs ; 1                           ;
;         2 data inputs ; 22                          ;
;         3 data inputs ; 72                          ;
;         4 data inputs ; 30                          ;
;         5 data inputs ; 85                          ;
;         6 data inputs ; 225                         ;
; boundary_port         ; 61                          ;
;                       ;                             ;
; Max LUT depth         ; 11.00                       ;
; Average LUT depth     ; 8.41                        ;
+-----------------------+-----------------------------+


+-------------------------------+
; Elapsed Time Per Partition    ;
+----------------+--------------+
; Partition Name ; Elapsed Time ;
+----------------+--------------+
; Top            ; 00:00:02     ;
+----------------+--------------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus Prime Analysis & Synthesis
    Info: Version 19.1.0 Build 670 09/22/2019 SJ Lite Edition
    Info: Processing started: Thu Jun 10 16:37:27 2021
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off CPU -c CPU
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (20030): Parallel compilation is enabled and will use 4 of the 4 processors detected
Info (12021): Found 2 design units, including 1 entities, in source file signextent.vhd
    Info (12022): Found design unit 1: SignExtent-dataflow File: C:/Users/idman/Desktop/RISC-V/CPU/SignExtent.vhd Line: 18
    Info (12023): Found entity 1: SignExtent File: C:/Users/idman/Desktop/RISC-V/CPU/SignExtent.vhd Line: 4
Info (12021): Found 2 design units, including 1 entities, in source file testbench_files/arithmeticlogicunit_tb.vhd
    Info (12022): Found design unit 1: ArithmeticLogicUnit_TB-TB File: C:/Users/idman/Desktop/RISC-V/CPU/TestBench_files/ArithmeticLogicUnit_TB.vhd Line: 9
    Info (12023): Found entity 1: ArithmeticLogicUnit_TB File: C:/Users/idman/Desktop/RISC-V/CPU/TestBench_files/ArithmeticLogicUnit_TB.vhd Line: 6
Info (12021): Found 2 design units, including 1 entities, in source file arithmeticlogicunit.vhd
    Info (12022): Found design unit 1: ArithmeticLogicUnit-Behavioral File: C:/Users/idman/Desktop/RISC-V/CPU/ArithmeticLogicUnit.vhd Line: 29
    Info (12023): Found entity 1: ArithmeticLogicUnit File: C:/Users/idman/Desktop/RISC-V/CPU/ArithmeticLogicUnit.vhd Line: 7
Info (12021): Found 2 design units, including 1 entities, in source file instructionregister.vhd
    Info (12022): Found design unit 1: InstructionRegister-RTL File: C:/Users/idman/Desktop/RISC-V/CPU/InstructionRegister.vhd Line: 21
    Info (12023): Found entity 1: InstructionRegister File: C:/Users/idman/Desktop/RISC-V/CPU/InstructionRegister.vhd Line: 4
Info (12021): Found 2 design units, including 1 entities, in source file testbench_files/instructionregister_tb.vhd
    Info (12022): Found design unit 1: InstructionRegister_tb-testbench File: C:/Users/idman/Desktop/RISC-V/CPU/TestBench_files/InstructionRegister_tb.vhd Line: 7
    Info (12023): Found entity 1: InstructionRegister_tb File: C:/Users/idman/Desktop/RISC-V/CPU/TestBench_files/InstructionRegister_tb.vhd Line: 4
Info (12021): Found 2 design units, including 1 entities, in source file gpreg_file.vhd
    Info (12022): Found design unit 1: GPReg_File-RTL File: C:/Users/idman/Desktop/RISC-V/CPU/GPReg_File.vhd Line: 26
    Info (12023): Found entity 1: GPReg_File File: C:/Users/idman/Desktop/RISC-V/CPU/GPReg_File.vhd Line: 5
Info (12021): Found 2 design units, including 1 entities, in source file testbench_files/gpreg_file_tb.vhd
    Info (12022): Found design unit 1: GPReg_File_tb-testbench File: C:/Users/idman/Desktop/RISC-V/CPU/TestBench_files/GPReg_File_tb.vhd Line: 8
    Info (12023): Found entity 1: GPReg_File_tb File: C:/Users/idman/Desktop/RISC-V/CPU/TestBench_files/GPReg_File_tb.vhd Line: 5
Info (12021): Found 2 design units, including 1 entities, in source file controlunit.vhd
    Info (12022): Found design unit 1: ControlUnit-RTL File: C:/Users/idman/Desktop/RISC-V/CPU/ControlUnit.vhd Line: 31
    Info (12023): Found entity 1: ControlUnit File: C:/Users/idman/Desktop/RISC-V/CPU/ControlUnit.vhd Line: 6
Info (12021): Found 1 design units, including 0 entities, in source file cpu_library.vhd
    Info (12022): Found design unit 1: CPU_library File: C:/Users/idman/Desktop/RISC-V/CPU/CPU_library.vhd Line: 5
Info (12021): Found 2 design units, including 1 entities, in source file opcodedecoder.vhd
    Info (12022): Found design unit 1: OpcodeDecoder-RTL File: C:/Users/idman/Desktop/RISC-V/CPU/OpcodeDecoder.vhd Line: 16
    Info (12023): Found entity 1: OpcodeDecoder File: C:/Users/idman/Desktop/RISC-V/CPU/OpcodeDecoder.vhd Line: 6
Info (12021): Found 2 design units, including 1 entities, in source file testbench_files/opcodedecoder_tb.vhd
    Info (12022): Found design unit 1: OpcodeDecoder_tb-testbench File: C:/Users/idman/Desktop/RISC-V/CPU/TestBench_files/OpcodeDecoder_tb.vhd Line: 8
    Info (12023): Found entity 1: OpcodeDecoder_tb File: C:/Users/idman/Desktop/RISC-V/CPU/TestBench_files/OpcodeDecoder_tb.vhd Line: 5
Info (12021): Found 2 design units, including 1 entities, in source file testbench_files/controlunit_tb.vhd
    Info (12022): Found design unit 1: ControlUnit_tb-Testbench File: C:/Users/idman/Desktop/RISC-V/CPU/TestBench_files/ControlUnit_tb.vhd Line: 9
    Info (12023): Found entity 1: ControlUnit_tb File: C:/Users/idman/Desktop/RISC-V/CPU/TestBench_files/ControlUnit_tb.vhd Line: 6
Info (12021): Found 2 design units, including 1 entities, in source file cpu.vhd
    Info (12022): Found design unit 1: CPU-structural File: C:/Users/idman/Desktop/RISC-V/CPU/CPU.vhd Line: 26
    Info (12023): Found entity 1: CPU File: C:/Users/idman/Desktop/RISC-V/CPU/CPU.vhd Line: 6
Info (12021): Found 2 design units, including 1 entities, in source file mux_2x1.vhd
    Info (12022): Found design unit 1: MUX_2x1-dataflow File: C:/Users/idman/Desktop/RISC-V/CPU/MUX_2x1.vhd Line: 19
    Info (12023): Found entity 1: MUX_2x1 File: C:/Users/idman/Desktop/RISC-V/CPU/MUX_2x1.vhd Line: 4
Info (12021): Found 2 design units, including 1 entities, in source file reg.vhd
    Info (12022): Found design unit 1: Reg-behavioral File: C:/Users/idman/Desktop/RISC-V/CPU/Reg.vhd Line: 21
    Info (12023): Found entity 1: Reg File: C:/Users/idman/Desktop/RISC-V/CPU/Reg.vhd Line: 4
Info (12021): Found 2 design units, including 1 entities, in source file mux_4x1.vhd
    Info (12022): Found design unit 1: MUX_4x1-dataflow File: C:/Users/idman/Desktop/RISC-V/CPU/MUX_4x1.vhd Line: 21
    Info (12023): Found entity 1: MUX_4x1 File: C:/Users/idman/Desktop/RISC-V/CPU/MUX_4x1.vhd Line: 4
Info (12127): Elaborating entity "CPU" for the top level hierarchy
Warning (10541): VHDL Signal Declaration warning at CPU.vhd(19): used implicit default value for signal "i_data" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations. File: C:/Users/idman/Desktop/RISC-V/CPU/CPU.vhd Line: 19
Info (12129): Elaborating entity "InstructionRegister" using architecture "A:rtl" for hierarchy "InstructionRegister:IR" File: C:/Users/idman/Desktop/RISC-V/CPU/CPU.vhd Line: 73
Info (12129): Elaborating entity "SignExtent" using architecture "A:dataflow" for hierarchy "SignExtent:SignExt" File: C:/Users/idman/Desktop/RISC-V/CPU/CPU.vhd Line: 75
Info (12129): Elaborating entity "MUX_2x1" using architecture "A:dataflow" for hierarchy "MUX_2x1:MUX_Rs2" File: C:/Users/idman/Desktop/RISC-V/CPU/CPU.vhd Line: 77
Info (12129): Elaborating entity "GPReg_File" using architecture "A:rtl" for hierarchy "GPReg_File:Reg_File" File: C:/Users/idman/Desktop/RISC-V/CPU/CPU.vhd Line: 79
Info (12129): Elaborating entity "MUX_2x1" using architecture "A:dataflow" for hierarchy "MUX_2x1:MUX_MoR" File: C:/Users/idman/Desktop/RISC-V/CPU/CPU.vhd Line: 81
Info (12129): Elaborating entity "Reg" using architecture "A:behavioral" for hierarchy "Reg:MDR_Reg" File: C:/Users/idman/Desktop/RISC-V/CPU/CPU.vhd Line: 83
Info (12129): Elaborating entity "ControlUnit" using architecture "A:rtl" for hierarchy "ControlUnit:CU" File: C:/Users/idman/Desktop/RISC-V/CPU/CPU.vhd Line: 85
Warning (10492): VHDL Process Statement warning at ControlUnit.vhd(112): signal "Operation" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/idman/Desktop/RISC-V/CPU/ControlUnit.vhd Line: 112
Warning (10492): VHDL Process Statement warning at ControlUnit.vhd(124): signal "Operation" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/idman/Desktop/RISC-V/CPU/ControlUnit.vhd Line: 124
Warning (10492): VHDL Process Statement warning at ControlUnit.vhd(128): signal "Operation" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/idman/Desktop/RISC-V/CPU/ControlUnit.vhd Line: 128
Warning (10492): VHDL Process Statement warning at ControlUnit.vhd(132): signal "Operation" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/idman/Desktop/RISC-V/CPU/ControlUnit.vhd Line: 132
Warning (10492): VHDL Process Statement warning at ControlUnit.vhd(136): signal "Operation" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/idman/Desktop/RISC-V/CPU/ControlUnit.vhd Line: 136
Warning (10492): VHDL Process Statement warning at ControlUnit.vhd(140): signal "Operation" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/idman/Desktop/RISC-V/CPU/ControlUnit.vhd Line: 140
Warning (10492): VHDL Process Statement warning at ControlUnit.vhd(209): signal "Operation" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/idman/Desktop/RISC-V/CPU/ControlUnit.vhd Line: 209
Warning (10492): VHDL Process Statement warning at ControlUnit.vhd(212): signal "Operation" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/idman/Desktop/RISC-V/CPU/ControlUnit.vhd Line: 212
Warning (10492): VHDL Process Statement warning at ControlUnit.vhd(222): signal "Operation" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/idman/Desktop/RISC-V/CPU/ControlUnit.vhd Line: 222
Warning (10492): VHDL Process Statement warning at ControlUnit.vhd(245): signal "Operation" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/idman/Desktop/RISC-V/CPU/ControlUnit.vhd Line: 245
Warning (10492): VHDL Process Statement warning at ControlUnit.vhd(248): signal "Operation" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/idman/Desktop/RISC-V/CPU/ControlUnit.vhd Line: 248
Warning (10492): VHDL Process Statement warning at ControlUnit.vhd(251): signal "Operation" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/idman/Desktop/RISC-V/CPU/ControlUnit.vhd Line: 251
Warning (10492): VHDL Process Statement warning at ControlUnit.vhd(254): signal "Operation" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/idman/Desktop/RISC-V/CPU/ControlUnit.vhd Line: 254
Warning (10492): VHDL Process Statement warning at ControlUnit.vhd(257): signal "Operation" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/idman/Desktop/RISC-V/CPU/ControlUnit.vhd Line: 257
Warning (10492): VHDL Process Statement warning at ControlUnit.vhd(260): signal "Operation" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/idman/Desktop/RISC-V/CPU/ControlUnit.vhd Line: 260
Warning (10492): VHDL Process Statement warning at ControlUnit.vhd(263): signal "Operation" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/idman/Desktop/RISC-V/CPU/ControlUnit.vhd Line: 263
Warning (10492): VHDL Process Statement warning at ControlUnit.vhd(266): signal "Operation" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/idman/Desktop/RISC-V/CPU/ControlUnit.vhd Line: 266
Warning (10492): VHDL Process Statement warning at ControlUnit.vhd(269): signal "Operation" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/idman/Desktop/RISC-V/CPU/ControlUnit.vhd Line: 269
Warning (10492): VHDL Process Statement warning at ControlUnit.vhd(272): signal "Operation" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/idman/Desktop/RISC-V/CPU/ControlUnit.vhd Line: 272
Warning (10492): VHDL Process Statement warning at ControlUnit.vhd(282): signal "Operation" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/idman/Desktop/RISC-V/CPU/ControlUnit.vhd Line: 282
Warning (10492): VHDL Process Statement warning at ControlUnit.vhd(289): signal "Operation" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/idman/Desktop/RISC-V/CPU/ControlUnit.vhd Line: 289
Info (12128): Elaborating entity "OpcodeDecoder" for hierarchy "ControlUnit:CU|OpcodeDecoder:OpDecoder" File: C:/Users/idman/Desktop/RISC-V/CPU/ControlUnit.vhd Line: 48
Info (12129): Elaborating entity "MUX_4x1" using architecture "A:dataflow" for hierarchy "MUX_4x1:MUX2_ALU" File: C:/Users/idman/Desktop/RISC-V/CPU/CPU.vhd Line: 93
Info (12129): Elaborating entity "ArithmeticLogicUnit" using architecture "A:behavioral" for hierarchy "ArithmeticLogicUnit:ALU" File: C:/Users/idman/Desktop/RISC-V/CPU/CPU.vhd Line: 95
Warning (13024): Output pins are stuck at VCC or GND
    Warning (13410): Pin "i_data[0]" is stuck at GND File: C:/Users/idman/Desktop/RISC-V/CPU/CPU.vhd Line: 19
    Warning (13410): Pin "i_data[1]" is stuck at GND File: C:/Users/idman/Desktop/RISC-V/CPU/CPU.vhd Line: 19
    Warning (13410): Pin "i_data[2]" is stuck at GND File: C:/Users/idman/Desktop/RISC-V/CPU/CPU.vhd Line: 19
    Warning (13410): Pin "i_data[3]" is stuck at GND File: C:/Users/idman/Desktop/RISC-V/CPU/CPU.vhd Line: 19
    Warning (13410): Pin "i_data[4]" is stuck at GND File: C:/Users/idman/Desktop/RISC-V/CPU/CPU.vhd Line: 19
    Warning (13410): Pin "i_data[5]" is stuck at GND File: C:/Users/idman/Desktop/RISC-V/CPU/CPU.vhd Line: 19
    Warning (13410): Pin "i_data[6]" is stuck at GND File: C:/Users/idman/Desktop/RISC-V/CPU/CPU.vhd Line: 19
    Warning (13410): Pin "i_data[7]" is stuck at GND File: C:/Users/idman/Desktop/RISC-V/CPU/CPU.vhd Line: 19
    Warning (13410): Pin "i_data[8]" is stuck at GND File: C:/Users/idman/Desktop/RISC-V/CPU/CPU.vhd Line: 19
    Warning (13410): Pin "i_data[9]" is stuck at GND File: C:/Users/idman/Desktop/RISC-V/CPU/CPU.vhd Line: 19
    Warning (13410): Pin "i_data[10]" is stuck at GND File: C:/Users/idman/Desktop/RISC-V/CPU/CPU.vhd Line: 19
    Warning (13410): Pin "i_data[11]" is stuck at GND File: C:/Users/idman/Desktop/RISC-V/CPU/CPU.vhd Line: 19
    Warning (13410): Pin "i_data[12]" is stuck at GND File: C:/Users/idman/Desktop/RISC-V/CPU/CPU.vhd Line: 19
    Warning (13410): Pin "i_data[13]" is stuck at GND File: C:/Users/idman/Desktop/RISC-V/CPU/CPU.vhd Line: 19
    Warning (13410): Pin "i_data[14]" is stuck at GND File: C:/Users/idman/Desktop/RISC-V/CPU/CPU.vhd Line: 19
    Warning (13410): Pin "i_data[15]" is stuck at GND File: C:/Users/idman/Desktop/RISC-V/CPU/CPU.vhd Line: 19
Info (286030): Timing-Driven Synthesis is running
Info (17049): 1 registers lost all their fanouts during netlist optimizations.
Info (16010): Generating hard_block partition "hard_block:auto_generated_inst"
    Info (16011): Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL
Info (21057): Implemented 874 device resources after synthesis - the final resource count might be different
    Info (21058): Implemented 18 input pins
    Info (21059): Implemented 43 output pins
    Info (21061): Implemented 813 logic cells
Info: Quartus Prime Analysis & Synthesis was successful. 0 errors, 40 warnings
    Info: Peak virtual memory: 4849 megabytes
    Info: Processing ended: Thu Jun 10 16:37:41 2021
    Info: Elapsed time: 00:00:14
    Info: Total CPU time (on all processors): 00:00:30


