begin_unit|revision:0.9.5;language:C;cregit-version:0.0.1
begin_comment
comment|/*-  * Copyright 2015 Alexander Kabaev<kan@FreeBSD.org>  * All rights reserved.  *  * Redistribution and use in source and binary forms, with or without  * modification, are permitted provided that the following conditions  * are met:  * 1. Redistributions of source code must retain the above copyright  *    notice, this list of conditions and the following disclaimer.  * 2. Redistributions in binary form must reproduce the above copyright  *    notice, this list of conditions and the following disclaimer in the  *    documentation and/or other materials provided with the distribution.  *  * THIS SOFTWARE IS PROVIDED BY THE AUTHOR AND CONTRIBUTORS ``AS IS'' AND  * ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE  * IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE  * ARE DISCLAIMED.  IN NO EVENT SHALL THE AUTHOR OR CONTRIBUTORS BE LIABLE  * FOR ANY DIRECT, INDIRECT, INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL  * DAMAGES (INCLUDING, BUT NOT LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS  * OR SERVICES; LOSS OF USE, DATA, OR PROFITS; OR BUSINESS INTERRUPTION)  * HOWEVER CAUSED AND ON ANY THEORY OF LIABILITY, WHETHER IN CONTRACT, STRICT  * LIABILITY, OR TORT (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY  * OUT OF THE USE OF THIS SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF  * SUCH DAMAGE.  */
end_comment

begin_comment
comment|/*  * Ingenic JZ4780 generic CGU clock driver.  *  */
end_comment

begin_include
include|#
directive|include
file|<sys/cdefs.h>
end_include

begin_expr_stmt
name|__FBSDID
argument_list|(
literal|"$FreeBSD$"
argument_list|)
expr_stmt|;
end_expr_stmt

begin_include
include|#
directive|include
file|<sys/param.h>
end_include

begin_include
include|#
directive|include
file|<sys/systm.h>
end_include

begin_include
include|#
directive|include
file|<sys/conf.h>
end_include

begin_include
include|#
directive|include
file|<sys/bus.h>
end_include

begin_include
include|#
directive|include
file|<sys/lock.h>
end_include

begin_include
include|#
directive|include
file|<sys/mutex.h>
end_include

begin_include
include|#
directive|include
file|<sys/resource.h>
end_include

begin_include
include|#
directive|include
file|<machine/bus.h>
end_include

begin_include
include|#
directive|include
file|<mips/ingenic/jz4780_clk.h>
end_include

begin_include
include|#
directive|include
file|<mips/ingenic/jz4780_regs.h>
end_include

begin_comment
comment|/* JZ4780 generic mux and div clocks implementation */
end_comment

begin_function_decl
specifier|static
name|int
name|jz4780_clk_gen_init
parameter_list|(
name|struct
name|clknode
modifier|*
name|clk
parameter_list|,
name|device_t
name|dev
parameter_list|)
function_decl|;
end_function_decl

begin_function_decl
specifier|static
name|int
name|jz4780_clk_gen_recalc_freq
parameter_list|(
name|struct
name|clknode
modifier|*
name|clk
parameter_list|,
name|uint64_t
modifier|*
name|freq
parameter_list|)
function_decl|;
end_function_decl

begin_function_decl
specifier|static
name|int
name|jz4780_clk_gen_set_freq
parameter_list|(
name|struct
name|clknode
modifier|*
name|clk
parameter_list|,
name|uint64_t
name|fin
parameter_list|,
name|uint64_t
modifier|*
name|fout
parameter_list|,
name|int
name|flags
parameter_list|,
name|int
modifier|*
name|stop
parameter_list|)
function_decl|;
end_function_decl

begin_function_decl
specifier|static
name|int
name|jz4780_clk_gen_set_gate
parameter_list|(
name|struct
name|clknode
modifier|*
name|clk
parameter_list|,
name|bool
name|enable
parameter_list|)
function_decl|;
end_function_decl

begin_function_decl
specifier|static
name|int
name|jz4780_clk_gen_set_mux
parameter_list|(
name|struct
name|clknode
modifier|*
name|clk
parameter_list|,
name|int
name|src
parameter_list|)
function_decl|;
end_function_decl

begin_struct
struct|struct
name|jz4780_clk_gen_sc
block|{
name|struct
name|mtx
modifier|*
name|clk_mtx
decl_stmt|;
name|struct
name|resource
modifier|*
name|clk_res
decl_stmt|;
name|int
name|clk_reg
decl_stmt|;
specifier|const
name|struct
name|jz4780_clk_descr
modifier|*
name|clk_descr
decl_stmt|;
block|}
struct|;
end_struct

begin_comment
comment|/*  * JZ4780 clock PLL clock methods  */
end_comment

begin_decl_stmt
specifier|static
name|clknode_method_t
name|jz4780_clk_gen_methods
index|[]
init|=
block|{
name|CLKNODEMETHOD
argument_list|(
name|clknode_init
argument_list|,
name|jz4780_clk_gen_init
argument_list|)
block|,
name|CLKNODEMETHOD
argument_list|(
name|clknode_set_gate
argument_list|,
name|jz4780_clk_gen_set_gate
argument_list|)
block|,
name|CLKNODEMETHOD
argument_list|(
name|clknode_recalc_freq
argument_list|,
name|jz4780_clk_gen_recalc_freq
argument_list|)
block|,
name|CLKNODEMETHOD
argument_list|(
name|clknode_set_freq
argument_list|,
name|jz4780_clk_gen_set_freq
argument_list|)
block|,
name|CLKNODEMETHOD
argument_list|(
name|clknode_set_mux
argument_list|,
name|jz4780_clk_gen_set_mux
argument_list|)
block|,
name|CLKNODEMETHOD_END
block|}
decl_stmt|;
end_decl_stmt

begin_expr_stmt
name|DEFINE_CLASS_1
argument_list|(
name|jz4780_clk_pll
argument_list|,
name|jz4780_clk_gen_class
argument_list|,
name|jz4780_clk_gen_methods
argument_list|,
sizeof|sizeof
argument_list|(
expr|struct
name|jz4780_clk_gen_sc
argument_list|)
argument_list|,
name|clknode_class
argument_list|)
expr_stmt|;
end_expr_stmt

begin_function
specifier|static
specifier|inline
name|unsigned
name|mux_to_reg
parameter_list|(
name|unsigned
name|src
parameter_list|,
name|unsigned
name|map
parameter_list|)
block|{
name|unsigned
name|ret
decl_stmt|,
name|bit
decl_stmt|;
name|bit
operator|=
operator|(
literal|1u
operator|<<
literal|3
operator|)
expr_stmt|;
for|for
control|(
name|ret
operator|=
literal|0
init|;
name|bit
condition|;
name|ret
operator|++
operator|,
name|bit
operator|>>=
literal|1
control|)
block|{
if|if
condition|(
name|map
operator|&
name|bit
condition|)
block|{
if|if
condition|(
name|src
operator|--
operator|==
literal|0
condition|)
return|return
operator|(
name|ret
operator|)
return|;
block|}
block|}
name|panic
argument_list|(
literal|"mux_to_reg"
argument_list|)
expr_stmt|;
block|}
end_function

begin_function
specifier|static
specifier|inline
name|unsigned
name|reg_to_mux
parameter_list|(
name|unsigned
name|reg
parameter_list|,
name|unsigned
name|map
parameter_list|)
block|{
name|unsigned
name|ret
decl_stmt|,
name|bit
decl_stmt|;
name|bit
operator|=
operator|(
literal|1u
operator|<<
literal|3
operator|)
expr_stmt|;
for|for
control|(
name|ret
operator|=
literal|0
init|;
name|reg
condition|;
name|reg
operator|--
operator|,
name|bit
operator|>>=
literal|1
control|)
if|if
condition|(
name|map
operator|&
name|bit
condition|)
name|ret
operator|++
expr_stmt|;
return|return
operator|(
name|ret
operator|)
return|;
block|}
end_function

begin_function
specifier|static
name|int
name|jz4780_clk_gen_init
parameter_list|(
name|struct
name|clknode
modifier|*
name|clk
parameter_list|,
name|device_t
name|dev
parameter_list|)
block|{
name|struct
name|jz4780_clk_gen_sc
modifier|*
name|sc
decl_stmt|;
name|uint32_t
name|reg
decl_stmt|,
name|msk
decl_stmt|,
name|parent_idx
decl_stmt|;
name|sc
operator|=
name|clknode_get_softc
argument_list|(
name|clk
argument_list|)
expr_stmt|;
name|CLK_LOCK
argument_list|(
name|sc
argument_list|)
expr_stmt|;
comment|/* Figure our parent out */
if|if
condition|(
name|sc
operator|->
name|clk_descr
operator|->
name|clk_type
operator|&
name|CLK_MASK_MUX
condition|)
block|{
name|msk
operator|=
operator|(
literal|1u
operator|<<
name|sc
operator|->
name|clk_descr
operator|->
name|clk_mux
operator|.
name|mux_bits
operator|)
operator|-
literal|1
expr_stmt|;
name|reg
operator|=
name|CLK_RD_4
argument_list|(
name|sc
argument_list|,
name|sc
operator|->
name|clk_descr
operator|->
name|clk_mux
operator|.
name|mux_reg
argument_list|)
expr_stmt|;
name|reg
operator|=
operator|(
name|reg
operator|>>
name|sc
operator|->
name|clk_descr
operator|->
name|clk_mux
operator|.
name|mux_shift
operator|)
operator|&
name|msk
expr_stmt|;
name|parent_idx
operator|=
name|reg_to_mux
argument_list|(
name|reg
argument_list|,
name|sc
operator|->
name|clk_descr
operator|->
name|clk_mux
operator|.
name|mux_map
argument_list|)
expr_stmt|;
block|}
else|else
name|parent_idx
operator|=
literal|0
expr_stmt|;
name|CLK_UNLOCK
argument_list|(
name|sc
argument_list|)
expr_stmt|;
name|clknode_init_parent_idx
argument_list|(
name|clk
argument_list|,
name|parent_idx
argument_list|)
expr_stmt|;
return|return
operator|(
literal|0
operator|)
return|;
block|}
end_function

begin_function
specifier|static
name|int
name|jz4780_clk_gen_recalc_freq
parameter_list|(
name|struct
name|clknode
modifier|*
name|clk
parameter_list|,
name|uint64_t
modifier|*
name|freq
parameter_list|)
block|{
name|struct
name|jz4780_clk_gen_sc
modifier|*
name|sc
decl_stmt|;
name|uint32_t
name|reg
decl_stmt|;
name|sc
operator|=
name|clknode_get_softc
argument_list|(
name|clk
argument_list|)
expr_stmt|;
comment|/* Calculate divisor frequency */
if|if
condition|(
name|sc
operator|->
name|clk_descr
operator|->
name|clk_type
operator|&
name|CLK_MASK_DIV
condition|)
block|{
name|uint32_t
name|msk
decl_stmt|;
name|msk
operator|=
operator|(
literal|1u
operator|<<
name|sc
operator|->
name|clk_descr
operator|->
name|clk_div
operator|.
name|div_bits
operator|)
operator|-
literal|1
expr_stmt|;
name|reg
operator|=
name|CLK_RD_4
argument_list|(
name|sc
argument_list|,
name|sc
operator|->
name|clk_descr
operator|->
name|clk_div
operator|.
name|div_reg
argument_list|)
expr_stmt|;
name|reg
operator|=
operator|(
name|reg
operator|>>
name|sc
operator|->
name|clk_descr
operator|->
name|clk_div
operator|.
name|div_shift
operator|)
operator|&
name|msk
expr_stmt|;
name|reg
operator|=
operator|(
name|reg
operator|+
literal|1
operator|)
operator|<<
name|sc
operator|->
name|clk_descr
operator|->
name|clk_div
operator|.
name|div_lg
expr_stmt|;
operator|*
name|freq
operator|/=
name|reg
expr_stmt|;
block|}
return|return
operator|(
literal|0
operator|)
return|;
block|}
end_function

begin_define
define|#
directive|define
name|DIV_TIMEOUT
value|100
end_define

begin_function
specifier|static
name|int
name|jz4780_clk_gen_set_freq
parameter_list|(
name|struct
name|clknode
modifier|*
name|clk
parameter_list|,
name|uint64_t
name|fin
parameter_list|,
name|uint64_t
modifier|*
name|fout
parameter_list|,
name|int
name|flags
parameter_list|,
name|int
modifier|*
name|stop
parameter_list|)
block|{
name|struct
name|jz4780_clk_gen_sc
modifier|*
name|sc
decl_stmt|;
name|uint64_t
name|_fout
decl_stmt|;
name|uint32_t
name|divider
decl_stmt|,
name|div_reg
decl_stmt|,
name|div_msk
decl_stmt|,
name|reg
decl_stmt|,
name|div_l
decl_stmt|,
name|div_h
decl_stmt|;
name|int
name|rv
decl_stmt|;
name|sc
operator|=
name|clknode_get_softc
argument_list|(
name|clk
argument_list|)
expr_stmt|;
comment|/* Find closest divider */
name|div_l
operator|=
name|howmany
argument_list|(
name|fin
argument_list|,
operator|*
name|fout
argument_list|)
expr_stmt|;
name|div_h
operator|=
name|fin
operator|/
operator|*
name|fout
expr_stmt|;
name|divider
operator|=
name|abs
argument_list|(
operator|(
name|int64_t
operator|)
operator|*
name|fout
operator|-
operator|(
name|fin
operator|/
name|div_l
operator|)
argument_list|)
operator|<
name|abs
argument_list|(
operator|(
name|int64_t
operator|)
operator|*
name|fout
operator|-
operator|(
name|fin
operator|/
name|div_h
operator|)
argument_list|)
condition|?
name|div_l
else|:
name|div_h
expr_stmt|;
comment|/* Adjust for divider multiplier */
name|div_reg
operator|=
name|divider
operator|>>
name|sc
operator|->
name|clk_descr
operator|->
name|clk_div
operator|.
name|div_lg
expr_stmt|;
name|divider
operator|=
name|div_reg
operator|<<
name|sc
operator|->
name|clk_descr
operator|->
name|clk_div
operator|.
name|div_lg
expr_stmt|;
if|if
condition|(
name|divider
operator|==
literal|0
condition|)
name|divider
operator|=
literal|1
expr_stmt|;
name|_fout
operator|=
name|fin
operator|/
name|divider
expr_stmt|;
comment|/* Rounding */
if|if
condition|(
operator|(
name|flags
operator|&
name|CLK_SET_ROUND_UP
operator|)
operator|&&
operator|(
operator|*
name|fout
operator|>
name|_fout
operator|)
condition|)
name|div_reg
operator|--
expr_stmt|;
elseif|else
if|if
condition|(
operator|(
name|flags
operator|&
name|CLK_SET_ROUND_DOWN
operator|)
operator|&&
operator|(
operator|*
name|fout
operator|<
name|_fout
operator|)
condition|)
name|div_reg
operator|++
expr_stmt|;
if|if
condition|(
name|div_reg
operator|==
literal|0
condition|)
name|div_reg
operator|=
literal|1
expr_stmt|;
name|div_msk
operator|=
operator|(
literal|1u
operator|<<
name|sc
operator|->
name|clk_descr
operator|->
name|clk_div
operator|.
name|div_bits
operator|)
operator|-
literal|1
expr_stmt|;
operator|*
name|stop
operator|=
literal|1
expr_stmt|;
if|if
condition|(
name|div_reg
operator|>
name|div_msk
operator|+
literal|1
condition|)
block|{
operator|*
name|stop
operator|=
literal|0
expr_stmt|;
name|div_reg
operator|=
name|div_msk
expr_stmt|;
block|}
name|divider
operator|=
operator|(
name|div_reg
operator|<<
name|sc
operator|->
name|clk_descr
operator|->
name|clk_div
operator|.
name|div_lg
operator|)
expr_stmt|;
name|div_reg
operator|--
expr_stmt|;
if|if
condition|(
operator|(
name|flags
operator|&
name|CLK_SET_DRYRUN
operator|)
operator|!=
literal|0
condition|)
block|{
if|if
condition|(
operator|*
name|stop
operator|!=
literal|0
operator|&&
operator|*
name|fout
operator|!=
name|fin
operator|/
name|divider
operator|&&
operator|(
name|flags
operator|&
operator|(
name|CLK_SET_ROUND_UP
operator||
name|CLK_SET_ROUND_DOWN
operator|)
operator|)
operator|==
literal|0
condition|)
return|return
operator|(
name|ERANGE
operator|)
return|;
operator|*
name|fout
operator|=
name|fin
operator|/
name|divider
expr_stmt|;
return|return
operator|(
literal|0
operator|)
return|;
block|}
name|CLK_LOCK
argument_list|(
name|sc
argument_list|)
expr_stmt|;
comment|/* Apply the new divider value */
name|reg
operator|=
name|CLK_RD_4
argument_list|(
name|sc
argument_list|,
name|sc
operator|->
name|clk_descr
operator|->
name|clk_div
operator|.
name|div_reg
argument_list|)
expr_stmt|;
name|reg
operator|&=
operator|~
operator|(
name|div_msk
operator|<<
name|sc
operator|->
name|clk_descr
operator|->
name|clk_div
operator|.
name|div_shift
operator|)
expr_stmt|;
name|reg
operator||=
operator|(
name|div_reg
operator|<<
name|sc
operator|->
name|clk_descr
operator|->
name|clk_div
operator|.
name|div_shift
operator|)
expr_stmt|;
comment|/* Set the change enable bit, it present */
if|if
condition|(
name|sc
operator|->
name|clk_descr
operator|->
name|clk_div
operator|.
name|div_ce_bit
operator|>=
literal|0
condition|)
name|reg
operator||=
operator|(
literal|1u
operator|<<
name|sc
operator|->
name|clk_descr
operator|->
name|clk_div
operator|.
name|div_ce_bit
operator|)
expr_stmt|;
comment|/* Clear stop bit, it present */
if|if
condition|(
name|sc
operator|->
name|clk_descr
operator|->
name|clk_div
operator|.
name|div_st_bit
operator|>=
literal|0
condition|)
name|reg
operator|&=
operator|~
operator|(
literal|1u
operator|<<
name|sc
operator|->
name|clk_descr
operator|->
name|clk_div
operator|.
name|div_st_bit
operator|)
expr_stmt|;
comment|/* Initiate the change */
name|CLK_WR_4
argument_list|(
name|sc
argument_list|,
name|sc
operator|->
name|clk_descr
operator|->
name|clk_div
operator|.
name|div_reg
argument_list|,
name|reg
argument_list|)
expr_stmt|;
comment|/* Wait for busy bit to clear indicating the change is complete */
name|rv
operator|=
literal|0
expr_stmt|;
if|if
condition|(
name|sc
operator|->
name|clk_descr
operator|->
name|clk_div
operator|.
name|div_busy_bit
operator|>=
literal|0
condition|)
block|{
name|int
name|i
decl_stmt|;
for|for
control|(
name|i
operator|=
literal|0
init|;
name|i
operator|<
name|DIV_TIMEOUT
condition|;
name|i
operator|++
control|)
block|{
name|reg
operator|=
name|CLK_RD_4
argument_list|(
name|sc
argument_list|,
name|sc
operator|->
name|clk_descr
operator|->
name|clk_div
operator|.
name|div_reg
argument_list|)
expr_stmt|;
if|if
condition|(
operator|!
operator|(
name|reg
operator|&
operator|(
literal|1u
operator|<<
name|sc
operator|->
name|clk_descr
operator|->
name|clk_div
operator|.
name|div_busy_bit
operator|)
operator|)
condition|)
break|break;
name|DELAY
argument_list|(
literal|1000
argument_list|)
expr_stmt|;
block|}
if|if
condition|(
name|i
operator|==
name|DIV_TIMEOUT
condition|)
name|rv
operator|=
name|ETIMEDOUT
expr_stmt|;
block|}
name|CLK_UNLOCK
argument_list|(
name|sc
argument_list|)
expr_stmt|;
operator|*
name|fout
operator|=
name|fin
operator|/
name|divider
expr_stmt|;
return|return
operator|(
name|rv
operator|)
return|;
block|}
end_function

begin_function
specifier|static
name|int
name|jz4780_clk_gen_set_mux
parameter_list|(
name|struct
name|clknode
modifier|*
name|clk
parameter_list|,
name|int
name|src
parameter_list|)
block|{
name|struct
name|jz4780_clk_gen_sc
modifier|*
name|sc
decl_stmt|;
name|uint32_t
name|reg
decl_stmt|,
name|msk
decl_stmt|;
name|sc
operator|=
name|clknode_get_softc
argument_list|(
name|clk
argument_list|)
expr_stmt|;
comment|/* Only mux nodes are capable of being reparented */
if|if
condition|(
operator|!
operator|(
name|sc
operator|->
name|clk_descr
operator|->
name|clk_type
operator|&
name|CLK_MASK_MUX
operator|)
condition|)
return|return
operator|(
name|src
condition|?
name|EINVAL
else|:
literal|0
operator|)
return|;
name|msk
operator|=
operator|(
literal|1u
operator|<<
name|sc
operator|->
name|clk_descr
operator|->
name|clk_mux
operator|.
name|mux_bits
operator|)
operator|-
literal|1
expr_stmt|;
name|src
operator|=
name|mux_to_reg
argument_list|(
name|src
operator|&
name|msk
argument_list|,
name|sc
operator|->
name|clk_descr
operator|->
name|clk_mux
operator|.
name|mux_map
argument_list|)
expr_stmt|;
name|CLK_LOCK
argument_list|(
name|sc
argument_list|)
expr_stmt|;
name|reg
operator|=
name|CLK_RD_4
argument_list|(
name|sc
argument_list|,
name|sc
operator|->
name|clk_descr
operator|->
name|clk_mux
operator|.
name|mux_reg
argument_list|)
expr_stmt|;
name|reg
operator|&=
operator|~
operator|(
name|msk
operator|<<
name|sc
operator|->
name|clk_descr
operator|->
name|clk_mux
operator|.
name|mux_shift
operator|)
expr_stmt|;
name|reg
operator||=
operator|(
name|src
operator|<<
name|sc
operator|->
name|clk_descr
operator|->
name|clk_mux
operator|.
name|mux_shift
operator|)
expr_stmt|;
name|CLK_WR_4
argument_list|(
name|sc
argument_list|,
name|sc
operator|->
name|clk_descr
operator|->
name|clk_mux
operator|.
name|mux_reg
argument_list|,
name|reg
argument_list|)
expr_stmt|;
name|CLK_UNLOCK
argument_list|(
name|sc
argument_list|)
expr_stmt|;
return|return
operator|(
literal|0
operator|)
return|;
block|}
end_function

begin_function
specifier|static
name|int
name|jz4780_clk_gen_set_gate
parameter_list|(
name|struct
name|clknode
modifier|*
name|clk
parameter_list|,
name|bool
name|enable
parameter_list|)
block|{
name|struct
name|jz4780_clk_gen_sc
modifier|*
name|sc
decl_stmt|;
name|uint32_t
name|off
decl_stmt|,
name|reg
decl_stmt|,
name|bit
decl_stmt|;
name|sc
operator|=
name|clknode_get_softc
argument_list|(
name|clk
argument_list|)
expr_stmt|;
comment|/* Check is clock can be gated */
if|if
condition|(
name|sc
operator|->
name|clk_descr
operator|->
name|clk_gate_bit
operator|<
literal|0
condition|)
return|return
literal|0
return|;
name|bit
operator|=
name|sc
operator|->
name|clk_descr
operator|->
name|clk_gate_bit
expr_stmt|;
if|if
condition|(
name|bit
operator|<
literal|32
condition|)
block|{
name|off
operator|=
name|JZ_CLKGR0
expr_stmt|;
block|}
else|else
block|{
name|off
operator|=
name|JZ_CLKGR1
expr_stmt|;
name|bit
operator|-=
literal|32
expr_stmt|;
block|}
name|CLK_LOCK
argument_list|(
name|sc
argument_list|)
expr_stmt|;
name|reg
operator|=
name|CLK_RD_4
argument_list|(
name|sc
argument_list|,
name|off
argument_list|)
expr_stmt|;
if|if
condition|(
name|enable
condition|)
name|reg
operator|&=
operator|~
operator|(
literal|1u
operator|<<
name|bit
operator|)
expr_stmt|;
else|else
name|reg
operator||=
operator|(
literal|1u
operator|<<
name|bit
operator|)
expr_stmt|;
name|CLK_WR_4
argument_list|(
name|sc
argument_list|,
name|off
argument_list|,
name|reg
argument_list|)
expr_stmt|;
name|CLK_UNLOCK
argument_list|(
name|sc
argument_list|)
expr_stmt|;
return|return
operator|(
literal|0
operator|)
return|;
block|}
end_function

begin_function
name|int
name|jz4780_clk_gen_register
parameter_list|(
name|struct
name|clkdom
modifier|*
name|clkdom
parameter_list|,
specifier|const
name|struct
name|jz4780_clk_descr
modifier|*
name|descr
parameter_list|,
name|struct
name|mtx
modifier|*
name|dev_mtx
parameter_list|,
name|struct
name|resource
modifier|*
name|mem_res
parameter_list|)
block|{
name|struct
name|clknode_init_def
name|clkdef
decl_stmt|;
name|struct
name|clknode
modifier|*
name|clk
decl_stmt|;
name|struct
name|jz4780_clk_gen_sc
modifier|*
name|sc
decl_stmt|;
name|clkdef
operator|.
name|id
operator|=
name|descr
operator|->
name|clk_id
expr_stmt|;
name|clkdef
operator|.
name|name
operator|=
name|__DECONST
argument_list|(
name|char
operator|*
argument_list|,
name|descr
operator|->
name|clk_name
argument_list|)
expr_stmt|;
comment|/* Silly const games to work around API deficiency */
name|clkdef
operator|.
name|parent_names
operator|=
operator|(
specifier|const
name|char
operator|*
operator|*
operator|)
operator|(
name|uintptr_t
operator|)
operator|&
name|descr
operator|->
name|clk_pnames
index|[
literal|0
index|]
expr_stmt|;
name|clkdef
operator|.
name|flags
operator|=
name|CLK_NODE_STATIC_STRINGS
expr_stmt|;
if|if
condition|(
name|descr
operator|->
name|clk_type
operator|&
name|CLK_MASK_MUX
condition|)
name|clkdef
operator|.
name|parent_cnt
operator|=
name|__bitcount16
argument_list|(
name|descr
operator|->
name|clk_mux
operator|.
name|mux_map
argument_list|)
expr_stmt|;
else|else
name|clkdef
operator|.
name|parent_cnt
operator|=
literal|1
expr_stmt|;
name|clk
operator|=
name|clknode_create
argument_list|(
name|clkdom
argument_list|,
operator|&
name|jz4780_clk_gen_class
argument_list|,
operator|&
name|clkdef
argument_list|)
expr_stmt|;
if|if
condition|(
name|clk
operator|==
name|NULL
condition|)
return|return
operator|(
literal|1
operator|)
return|;
name|sc
operator|=
name|clknode_get_softc
argument_list|(
name|clk
argument_list|)
expr_stmt|;
name|sc
operator|->
name|clk_mtx
operator|=
name|dev_mtx
expr_stmt|;
name|sc
operator|->
name|clk_res
operator|=
name|mem_res
expr_stmt|;
name|sc
operator|->
name|clk_descr
operator|=
name|descr
expr_stmt|;
name|clknode_register
argument_list|(
name|clkdom
argument_list|,
name|clk
argument_list|)
expr_stmt|;
return|return
operator|(
literal|0
operator|)
return|;
block|}
end_function

end_unit

