Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.1 (win64) Build 3865809 Sun May  7 15:05:29 MDT 2023
| Date         : Tue Oct  3 00:02:49 2023
| Host         : Nikon-DSLR running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file top_timing_summary_routed.rpt -pb top_timing_summary_routed.pb -rpx top_timing_summary_routed.rpx -warn_on_violation
| Design       : top
| Device       : 7a35t-ftg256
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Routed
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity  Description                    Violations  
---------  --------  -----------------------------  ----------  
TIMING-18  Warning   Missing input or output delay  44          

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (6)
6. checking no_output_delay (32)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (6)
------------------------------
 There are 6 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (32)
--------------------------------
 There are 32 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      0.189        0.000                      0                  303        0.175        0.000                      0                  303        4.500        0.000                       0                   171  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock  Waveform(ns)       Period(ns)      Frequency(MHz)
-----  ------------       ----------      --------------
clk    {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk                 0.189        0.000                      0                  303        0.175        0.000                      0                  303        4.500        0.000                       0                   171  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)        clk                         
(none)                      clk           


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk
  To Clock:  clk

Setup :            0  Failing Endpoints,  Worst Slack        0.189ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.175ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.189ns  (required time - arrival time)
  Source:                 lcd/ctr_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            lcd/pixel_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        9.786ns  (logic 4.979ns (50.881%)  route 4.807ns (49.119%))
  Logic Levels:           14  (CARRY4=7 LUT2=1 LUT3=2 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.019ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.920ns = ( 14.920 - 10.000 ) 
    Source Clock Delay      (SCD):    5.211ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=170, routed)         1.627     5.211    lcd/clk_IBUF_BUFG
    SLICE_X6Y33          FDRE                                         r  lcd/ctr_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y33          FDRE (Prop_fdre_C_Q)         0.518     5.729 r  lcd/ctr_reg[3]/Q
                         net (fo=19, routed)          0.895     6.625    lcd/sel0[3]
    SLICE_X5Y34          LUT3 (Prop_lut3_I0_O)        0.150     6.775 r  lcd/pixel1_carry__1_i_4/O
                         net (fo=2, routed)           0.594     7.369    lcd/pixel1_carry__1_i_4_n_0
    SLICE_X5Y35          LUT4 (Prop_lut4_I3_O)        0.332     7.701 r  lcd/pixel1_carry__1_i_8/O
                         net (fo=1, routed)           0.000     7.701    lcd/pixel1_carry__1_i_8_n_0
    SLICE_X5Y35          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     8.233 r  lcd/pixel1_carry__1/CO[3]
                         net (fo=1, routed)           0.000     8.233    lcd/pixel1_carry__1_n_0
    SLICE_X5Y36          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223     8.456 r  lcd/pixel1_carry__2/O[0]
                         net (fo=3, routed)           0.497     8.952    lcd/pixel1_carry__2_n_7
    SLICE_X4Y35          LUT3 (Prop_lut3_I1_O)        0.299     9.251 f  lcd/pixel1__60_carry__1_i_11/O
                         net (fo=2, routed)           0.502     9.753    lcd/pixel1__60_carry__1_i_11_n_0
    SLICE_X4Y35          LUT5 (Prop_lut5_I1_O)        0.124     9.877 r  lcd/pixel1__60_carry__1_i_3/O
                         net (fo=2, routed)           0.672    10.549    lcd/pixel1__60_carry__1_i_3_n_0
    SLICE_X7Y36          CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    11.056 r  lcd/pixel1__60_carry__1/CO[3]
                         net (fo=1, routed)           0.000    11.056    lcd/pixel1__60_carry__1_n_0
    SLICE_X7Y37          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    11.369 r  lcd/pixel1__60_carry__2/O[3]
                         net (fo=2, routed)           0.614    11.983    lcd/pixel1__60_carry__2_n_4
    SLICE_X7Y39          CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.553    12.536 r  lcd/pixel1__97_carry/O[0]
                         net (fo=1, routed)           0.364    12.900    lcd/pixel1__97_carry_n_7
    SLICE_X6Y39          LUT2 (Prop_lut2_I1_O)        0.299    13.199 r  lcd/pixel1__103_carry__0_i_1/O
                         net (fo=1, routed)           0.000    13.199    lcd/pixel1__103_carry__0_i_1_n_0
    SLICE_X6Y39          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    13.575 r  lcd/pixel1__103_carry__0/CO[3]
                         net (fo=1, routed)           0.000    13.575    lcd/pixel1__103_carry__0_n_0
    SLICE_X6Y40          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    13.898 r  lcd/pixel1__103_carry__1/O[1]
                         net (fo=1, routed)           0.504    14.401    lcd/pixel1__103_carry__1_n_6
    SLICE_X7Y40          LUT6 (Prop_lut6_I0_O)        0.306    14.707 f  lcd/pixel[15]_i_2/O
                         net (fo=2, routed)           0.166    14.873    lcd/pixel[15]_i_2_n_0
    SLICE_X7Y40          LUT6 (Prop_lut6_I1_O)        0.124    14.997 r  lcd/pixel[3]_i_1/O
                         net (fo=1, routed)           0.000    14.997    lcd/pixel[3]_i_1_n_0
    SLICE_X7Y40          FDRE                                         r  lcd/pixel_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=170, routed)         1.515    14.920    lcd/clk_IBUF_BUFG
    SLICE_X7Y40          FDRE                                         r  lcd/pixel_reg[3]/C
                         clock pessimism              0.272    15.192    
                         clock uncertainty           -0.035    15.157    
    SLICE_X7Y40          FDRE (Setup_fdre_C_D)        0.029    15.186    lcd/pixel_reg[3]
  -------------------------------------------------------------------
                         required time                         15.186    
                         arrival time                         -14.997    
  -------------------------------------------------------------------
                         slack                                  0.189    

Slack (MET) :             0.194ns  (required time - arrival time)
  Source:                 lcd/ctr_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            lcd/pixel_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        9.783ns  (logic 4.979ns (50.896%)  route 4.804ns (49.104%))
  Logic Levels:           14  (CARRY4=7 LUT2=1 LUT3=2 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.019ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.920ns = ( 14.920 - 10.000 ) 
    Source Clock Delay      (SCD):    5.211ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=170, routed)         1.627     5.211    lcd/clk_IBUF_BUFG
    SLICE_X6Y33          FDRE                                         r  lcd/ctr_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y33          FDRE (Prop_fdre_C_Q)         0.518     5.729 r  lcd/ctr_reg[3]/Q
                         net (fo=19, routed)          0.895     6.625    lcd/sel0[3]
    SLICE_X5Y34          LUT3 (Prop_lut3_I0_O)        0.150     6.775 r  lcd/pixel1_carry__1_i_4/O
                         net (fo=2, routed)           0.594     7.369    lcd/pixel1_carry__1_i_4_n_0
    SLICE_X5Y35          LUT4 (Prop_lut4_I3_O)        0.332     7.701 r  lcd/pixel1_carry__1_i_8/O
                         net (fo=1, routed)           0.000     7.701    lcd/pixel1_carry__1_i_8_n_0
    SLICE_X5Y35          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     8.233 r  lcd/pixel1_carry__1/CO[3]
                         net (fo=1, routed)           0.000     8.233    lcd/pixel1_carry__1_n_0
    SLICE_X5Y36          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223     8.456 r  lcd/pixel1_carry__2/O[0]
                         net (fo=3, routed)           0.497     8.952    lcd/pixel1_carry__2_n_7
    SLICE_X4Y35          LUT3 (Prop_lut3_I1_O)        0.299     9.251 f  lcd/pixel1__60_carry__1_i_11/O
                         net (fo=2, routed)           0.502     9.753    lcd/pixel1__60_carry__1_i_11_n_0
    SLICE_X4Y35          LUT5 (Prop_lut5_I1_O)        0.124     9.877 r  lcd/pixel1__60_carry__1_i_3/O
                         net (fo=2, routed)           0.672    10.549    lcd/pixel1__60_carry__1_i_3_n_0
    SLICE_X7Y36          CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    11.056 r  lcd/pixel1__60_carry__1/CO[3]
                         net (fo=1, routed)           0.000    11.056    lcd/pixel1__60_carry__1_n_0
    SLICE_X7Y37          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    11.369 r  lcd/pixel1__60_carry__2/O[3]
                         net (fo=2, routed)           0.614    11.983    lcd/pixel1__60_carry__2_n_4
    SLICE_X7Y39          CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.553    12.536 r  lcd/pixel1__97_carry/O[0]
                         net (fo=1, routed)           0.364    12.900    lcd/pixel1__97_carry_n_7
    SLICE_X6Y39          LUT2 (Prop_lut2_I1_O)        0.299    13.199 r  lcd/pixel1__103_carry__0_i_1/O
                         net (fo=1, routed)           0.000    13.199    lcd/pixel1__103_carry__0_i_1_n_0
    SLICE_X6Y39          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    13.575 r  lcd/pixel1__103_carry__0/CO[3]
                         net (fo=1, routed)           0.000    13.575    lcd/pixel1__103_carry__0_n_0
    SLICE_X6Y40          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    13.898 r  lcd/pixel1__103_carry__1/O[1]
                         net (fo=1, routed)           0.504    14.401    lcd/pixel1__103_carry__1_n_6
    SLICE_X7Y40          LUT6 (Prop_lut6_I0_O)        0.306    14.707 f  lcd/pixel[15]_i_2/O
                         net (fo=2, routed)           0.163    14.870    lcd/pixel[15]_i_2_n_0
    SLICE_X7Y40          LUT6 (Prop_lut6_I1_O)        0.124    14.994 r  lcd/pixel[15]_i_1/O
                         net (fo=1, routed)           0.000    14.994    lcd/pixel[15]_i_1_n_0
    SLICE_X7Y40          FDRE                                         r  lcd/pixel_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=170, routed)         1.515    14.920    lcd/clk_IBUF_BUFG
    SLICE_X7Y40          FDRE                                         r  lcd/pixel_reg[15]/C
                         clock pessimism              0.272    15.192    
                         clock uncertainty           -0.035    15.157    
    SLICE_X7Y40          FDRE (Setup_fdre_C_D)        0.031    15.188    lcd/pixel_reg[15]
  -------------------------------------------------------------------
                         required time                         15.188    
                         arrival time                         -14.994    
  -------------------------------------------------------------------
                         slack                                  0.194    

Slack (MET) :             2.026ns  (required time - arrival time)
  Source:                 lcd/cmd_ptr_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            lcd/state_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        7.994ns  (logic 3.466ns (43.357%)  route 4.528ns (56.643%))
  Logic Levels:           11  (CARRY4=3 LUT3=1 LUT5=3 LUT6=3 MUXF7=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.922ns = ( 14.922 - 10.000 ) 
    Source Clock Delay      (SCD):    5.218ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=170, routed)         1.634     5.218    lcd/clk_IBUF_BUFG
    SLICE_X5Y41          FDRE                                         r  lcd/cmd_ptr_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y41          FDRE (Prop_fdre_C_Q)         0.419     5.637 r  lcd/cmd_ptr_reg[4]/Q
                         net (fo=21, routed)          1.081     6.718    lcd/cmd_ptr[4]
    SLICE_X4Y41          LUT5 (Prop_lut5_I0_O)        0.296     7.014 r  lcd/i__carry_i_13/O
                         net (fo=1, routed)           0.433     7.447    lcd/i__carry_i_13_n_0
    SLICE_X4Y41          LUT3 (Prop_lut3_I2_O)        0.149     7.596 r  lcd/i__carry_i_11/O
                         net (fo=8, routed)           0.564     8.160    lcd/sel[6]
    SLICE_X4Y40          MUXF7 (Prop_muxf7_S_O)       0.484     8.644 r  lcd/i__carry_i_12/O
                         net (fo=1, routed)           0.301     8.945    lcd/i__carry_i_12_n_0
    SLICE_X3Y40          LUT6 (Prop_lut6_I5_O)        0.299     9.244 r  lcd/i__carry_i_10/O
                         net (fo=1, routed)           0.461     9.705    lcd/i__carry_i_10_n_0
    SLICE_X2Y38          LUT5 (Prop_lut5_I0_O)        0.124     9.829 r  lcd/i__carry_i_4/O
                         net (fo=1, routed)           0.000     9.829    lcd/i__carry_i_4_n_0
    SLICE_X2Y38          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    10.342 r  lcd/state1_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000    10.342    lcd/state1_inferred__0/i__carry_n_0
    SLICE_X2Y39          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.459 r  lcd/state1_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    10.459    lcd/state1_inferred__0/i__carry__0_n_0
    SLICE_X2Y40          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    10.713 r  lcd/state1_inferred__0/i__carry__1/CO[0]
                         net (fo=3, routed)           0.727    11.440    lcd/state1_inferred__0/i__carry__1_n_3
    SLICE_X7Y42          LUT5 (Prop_lut5_I3_O)        0.361    11.801 r  lcd/state[1]_i_6/O
                         net (fo=3, routed)           0.323    12.124    lcd/state[1]_i_6_n_0
    SLICE_X7Y44          LUT6 (Prop_lut6_I0_O)        0.326    12.450 r  lcd/state[1]_i_4/O
                         net (fo=1, routed)           0.638    13.089    lcd/state[1]_i_4_n_0
    SLICE_X6Y44          LUT6 (Prop_lut6_I2_O)        0.124    13.213 r  lcd/state[1]_i_1/O
                         net (fo=1, routed)           0.000    13.213    lcd/state[1]_i_1_n_0
    SLICE_X6Y44          FDRE                                         r  lcd/state_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=170, routed)         1.517    14.922    lcd/clk_IBUF_BUFG
    SLICE_X6Y44          FDRE                                         r  lcd/state_reg[1]/C
                         clock pessimism              0.272    15.194    
                         clock uncertainty           -0.035    15.159    
    SLICE_X6Y44          FDRE (Setup_fdre_C_D)        0.079    15.238    lcd/state_reg[1]
  -------------------------------------------------------------------
                         required time                         15.238    
                         arrival time                         -13.213    
  -------------------------------------------------------------------
                         slack                                  2.026    

Slack (MET) :             2.144ns  (required time - arrival time)
  Source:                 lcd/cmd_ptr_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            lcd/state_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        7.877ns  (logic 3.466ns (44.000%)  route 4.411ns (56.000%))
  Logic Levels:           11  (CARRY4=3 LUT3=1 LUT5=3 LUT6=3 MUXF7=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.922ns = ( 14.922 - 10.000 ) 
    Source Clock Delay      (SCD):    5.218ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=170, routed)         1.634     5.218    lcd/clk_IBUF_BUFG
    SLICE_X5Y41          FDRE                                         r  lcd/cmd_ptr_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y41          FDRE (Prop_fdre_C_Q)         0.419     5.637 r  lcd/cmd_ptr_reg[4]/Q
                         net (fo=21, routed)          1.081     6.718    lcd/cmd_ptr[4]
    SLICE_X4Y41          LUT5 (Prop_lut5_I0_O)        0.296     7.014 r  lcd/i__carry_i_13/O
                         net (fo=1, routed)           0.433     7.447    lcd/i__carry_i_13_n_0
    SLICE_X4Y41          LUT3 (Prop_lut3_I2_O)        0.149     7.596 r  lcd/i__carry_i_11/O
                         net (fo=8, routed)           0.564     8.160    lcd/sel[6]
    SLICE_X4Y40          MUXF7 (Prop_muxf7_S_O)       0.484     8.644 r  lcd/i__carry_i_12/O
                         net (fo=1, routed)           0.301     8.945    lcd/i__carry_i_12_n_0
    SLICE_X3Y40          LUT6 (Prop_lut6_I5_O)        0.299     9.244 r  lcd/i__carry_i_10/O
                         net (fo=1, routed)           0.461     9.705    lcd/i__carry_i_10_n_0
    SLICE_X2Y38          LUT5 (Prop_lut5_I0_O)        0.124     9.829 r  lcd/i__carry_i_4/O
                         net (fo=1, routed)           0.000     9.829    lcd/i__carry_i_4_n_0
    SLICE_X2Y38          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    10.342 r  lcd/state1_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000    10.342    lcd/state1_inferred__0/i__carry_n_0
    SLICE_X2Y39          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.459 r  lcd/state1_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    10.459    lcd/state1_inferred__0/i__carry__0_n_0
    SLICE_X2Y40          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    10.713 r  lcd/state1_inferred__0/i__carry__1/CO[0]
                         net (fo=3, routed)           0.727    11.440    lcd/state1_inferred__0/i__carry__1_n_3
    SLICE_X7Y42          LUT5 (Prop_lut5_I3_O)        0.361    11.801 r  lcd/state[1]_i_6/O
                         net (fo=3, routed)           0.326    12.127    lcd/state[1]_i_6_n_0
    SLICE_X7Y44          LUT6 (Prop_lut6_I0_O)        0.326    12.453 r  lcd/state[0]_i_2/O
                         net (fo=1, routed)           0.518    12.972    lcd/state[0]_i_2_n_0
    SLICE_X6Y44          LUT6 (Prop_lut6_I0_O)        0.124    13.096 r  lcd/state[0]_i_1/O
                         net (fo=1, routed)           0.000    13.096    lcd/state[0]_i_1_n_0
    SLICE_X6Y44          FDRE                                         r  lcd/state_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=170, routed)         1.517    14.922    lcd/clk_IBUF_BUFG
    SLICE_X6Y44          FDRE                                         r  lcd/state_reg[0]/C
                         clock pessimism              0.272    15.194    
                         clock uncertainty           -0.035    15.159    
    SLICE_X6Y44          FDRE (Setup_fdre_C_D)        0.081    15.240    lcd/state_reg[0]
  -------------------------------------------------------------------
                         required time                         15.240    
                         arrival time                         -13.096    
  -------------------------------------------------------------------
                         slack                                  2.144    

Slack (MET) :             2.315ns  (required time - arrival time)
  Source:                 lcd/cmd_ptr_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            lcd/state_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        7.691ns  (logic 3.270ns (42.515%)  route 4.421ns (57.485%))
  Logic Levels:           11  (CARRY4=3 LUT3=1 LUT5=3 LUT6=3 MUXF7=1)
  Clock Path Skew:        -0.035ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.924ns = ( 14.924 - 10.000 ) 
    Source Clock Delay      (SCD):    5.218ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=170, routed)         1.634     5.218    lcd/clk_IBUF_BUFG
    SLICE_X5Y41          FDRE                                         r  lcd/cmd_ptr_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y41          FDRE (Prop_fdre_C_Q)         0.419     5.637 r  lcd/cmd_ptr_reg[4]/Q
                         net (fo=21, routed)          1.081     6.718    lcd/cmd_ptr[4]
    SLICE_X4Y41          LUT5 (Prop_lut5_I0_O)        0.296     7.014 r  lcd/i__carry_i_13/O
                         net (fo=1, routed)           0.433     7.447    lcd/i__carry_i_13_n_0
    SLICE_X4Y41          LUT3 (Prop_lut3_I2_O)        0.149     7.596 r  lcd/i__carry_i_11/O
                         net (fo=8, routed)           0.564     8.160    lcd/sel[6]
    SLICE_X4Y40          MUXF7 (Prop_muxf7_S_O)       0.484     8.644 r  lcd/i__carry_i_12/O
                         net (fo=1, routed)           0.301     8.945    lcd/i__carry_i_12_n_0
    SLICE_X3Y40          LUT6 (Prop_lut6_I5_O)        0.299     9.244 r  lcd/i__carry_i_10/O
                         net (fo=1, routed)           0.461     9.705    lcd/i__carry_i_10_n_0
    SLICE_X2Y38          LUT5 (Prop_lut5_I0_O)        0.124     9.829 r  lcd/i__carry_i_4/O
                         net (fo=1, routed)           0.000     9.829    lcd/i__carry_i_4_n_0
    SLICE_X2Y38          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    10.342 r  lcd/state1_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000    10.342    lcd/state1_inferred__0/i__carry_n_0
    SLICE_X2Y39          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.459 r  lcd/state1_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    10.459    lcd/state1_inferred__0/i__carry__0_n_0
    SLICE_X2Y40          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    10.713 r  lcd/state1_inferred__0/i__carry__1/CO[0]
                         net (fo=3, routed)           0.594    11.307    lcd/state1_inferred__0/i__carry__1_n_3
    SLICE_X5Y42          LUT5 (Prop_lut5_I1_O)        0.367    11.674 r  lcd/state[2]_i_5/O
                         net (fo=1, routed)           0.403    12.078    lcd/state[2]_i_5_n_0
    SLICE_X5Y42          LUT6 (Prop_lut6_I5_O)        0.124    12.202 r  lcd/state[2]_i_4/O
                         net (fo=3, routed)           0.584    12.786    lcd/state[2]_i_4_n_0
    SLICE_X2Y43          LUT6 (Prop_lut6_I4_O)        0.124    12.910 r  lcd/state[2]_i_1/O
                         net (fo=1, routed)           0.000    12.910    lcd/state[2]_i_1_n_0
    SLICE_X2Y43          FDRE                                         r  lcd/state_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=170, routed)         1.519    14.924    lcd/clk_IBUF_BUFG
    SLICE_X2Y43          FDRE                                         r  lcd/state_reg[2]/C
                         clock pessimism              0.259    15.183    
                         clock uncertainty           -0.035    15.148    
    SLICE_X2Y43          FDRE (Setup_fdre_C_D)        0.077    15.225    lcd/state_reg[2]
  -------------------------------------------------------------------
                         required time                         15.225    
                         arrival time                         -12.910    
  -------------------------------------------------------------------
                         slack                                  2.315    

Slack (MET) :             3.209ns  (required time - arrival time)
  Source:                 lcd/cmd_ptr_reg_rep/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            lcd/cs_reg/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        6.450ns  (logic 3.323ns (51.523%)  route 3.127ns (48.477%))
  Logic Levels:           3  (LUT4=2 LUT5=1)
  Clock Path Skew:        -0.068ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.854ns = ( 14.854 - 10.000 ) 
    Source Clock Delay      (SCD):    5.196ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=170, routed)         1.612     5.196    lcd/clk_IBUF_BUFG
    RAMB18_X0Y16         RAMB18E1                                     r  lcd/cmd_ptr_reg_rep/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y16         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[7])
                                                      2.454     7.650 r  lcd/cmd_ptr_reg_rep/DOADO[7]
                         net (fo=6, routed)           1.162     8.812    lcd/cmd_ptr_reg_rep_n_8
    SLICE_X7Y41          LUT4 (Prop_lut4_I0_O)        0.152     8.964 f  lcd/state[1]_i_8/O
                         net (fo=5, routed)           0.665     9.628    lcd/state[1]_i_8_n_0
    SLICE_X7Y42          LUT5 (Prop_lut5_I4_O)        0.361     9.989 f  lcd/data_buf[7]_i_4/O
                         net (fo=3, routed)           0.874    10.864    lcd/data_buf[7]_i_4_n_0
    SLICE_X6Y42          LUT4 (Prop_lut4_I3_O)        0.356    11.220 r  lcd/cs_i_2/O
                         net (fo=1, routed)           0.426    11.645    lcd/cs_i_2_n_0
    SLICE_X8Y42          FDRE                                         r  lcd/cs_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=170, routed)         1.449    14.854    lcd/clk_IBUF_BUFG
    SLICE_X8Y42          FDRE                                         r  lcd/cs_reg/C
                         clock pessimism              0.273    15.127    
                         clock uncertainty           -0.035    15.092    
    SLICE_X8Y42          FDRE (Setup_fdre_C_D)       -0.238    14.854    lcd/cs_reg
  -------------------------------------------------------------------
                         required time                         14.854    
                         arrival time                         -11.645    
  -------------------------------------------------------------------
                         slack                                  3.209    

Slack (MET) :             3.622ns  (required time - arrival time)
  Source:                 lcd/cmd_ptr_reg_rep/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            lcd/dc_reg/CE
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        5.914ns  (logic 3.289ns (55.610%)  route 2.625ns (44.390%))
  Logic Levels:           3  (LUT4=1 LUT5=2)
  Clock Path Skew:        -0.015ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.921ns = ( 14.921 - 10.000 ) 
    Source Clock Delay      (SCD):    5.196ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=170, routed)         1.612     5.196    lcd/clk_IBUF_BUFG
    RAMB18_X0Y16         RAMB18E1                                     r  lcd/cmd_ptr_reg_rep/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y16         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[7])
                                                      2.454     7.650 f  lcd/cmd_ptr_reg_rep/DOADO[7]
                         net (fo=6, routed)           1.162     8.812    lcd/cmd_ptr_reg_rep_n_8
    SLICE_X7Y41          LUT4 (Prop_lut4_I0_O)        0.152     8.964 r  lcd/state[1]_i_8/O
                         net (fo=5, routed)           0.665     9.628    lcd/state[1]_i_8_n_0
    SLICE_X7Y42          LUT5 (Prop_lut5_I4_O)        0.361     9.989 r  lcd/data_buf[7]_i_4/O
                         net (fo=3, routed)           0.417    10.406    lcd/data_buf[7]_i_4_n_0
    SLICE_X5Y42          LUT5 (Prop_lut5_I3_O)        0.322    10.728 r  lcd/dc_i_1/O
                         net (fo=1, routed)           0.383    11.110    lcd/dc_i_1_n_0
    SLICE_X5Y42          FDRE                                         r  lcd/dc_reg/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=170, routed)         1.516    14.921    lcd/clk_IBUF_BUFG
    SLICE_X5Y42          FDRE                                         r  lcd/dc_reg/C
                         clock pessimism              0.259    15.180    
                         clock uncertainty           -0.035    15.145    
    SLICE_X5Y42          FDRE (Setup_fdre_C_CE)      -0.413    14.732    lcd/dc_reg
  -------------------------------------------------------------------
                         required time                         14.732    
                         arrival time                         -11.110    
  -------------------------------------------------------------------
                         slack                                  3.622    

Slack (MET) :             3.728ns  (required time - arrival time)
  Source:                 lcd/cmd_ptr_reg_rep/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            lcd/data_buf_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        6.016ns  (logic 3.294ns (54.751%)  route 2.722ns (45.249%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.015ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.921ns = ( 14.921 - 10.000 ) 
    Source Clock Delay      (SCD):    5.196ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=170, routed)         1.612     5.196    lcd/clk_IBUF_BUFG
    RAMB18_X0Y16         RAMB18E1                                     r  lcd/cmd_ptr_reg_rep/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y16         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[7])
                                                      2.454     7.650 f  lcd/cmd_ptr_reg_rep/DOADO[7]
                         net (fo=6, routed)           1.162     8.812    lcd/cmd_ptr_reg_rep_n_8
    SLICE_X7Y41          LUT4 (Prop_lut4_I0_O)        0.152     8.964 r  lcd/state[1]_i_8/O
                         net (fo=5, routed)           0.665     9.628    lcd/state[1]_i_8_n_0
    SLICE_X7Y42          LUT5 (Prop_lut5_I4_O)        0.361     9.989 r  lcd/data_buf[7]_i_4/O
                         net (fo=3, routed)           0.390    10.380    lcd/data_buf[7]_i_4_n_0
    SLICE_X6Y42          LUT6 (Prop_lut6_I4_O)        0.327    10.707 r  lcd/data_buf[7]_i_1/O
                         net (fo=8, routed)           0.506    11.212    lcd/data_buf[7]_i_1_n_0
    SLICE_X7Y41          FDRE                                         r  lcd/data_buf_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=170, routed)         1.516    14.921    lcd/clk_IBUF_BUFG
    SLICE_X7Y41          FDRE                                         r  lcd/data_buf_reg[1]/C
                         clock pessimism              0.259    15.180    
                         clock uncertainty           -0.035    15.145    
    SLICE_X7Y41          FDRE (Setup_fdre_C_CE)      -0.205    14.940    lcd/data_buf_reg[1]
  -------------------------------------------------------------------
                         required time                         14.940    
                         arrival time                         -11.212    
  -------------------------------------------------------------------
                         slack                                  3.728    

Slack (MET) :             3.728ns  (required time - arrival time)
  Source:                 lcd/cmd_ptr_reg_rep/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            lcd/data_buf_reg[4]/CE
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        6.016ns  (logic 3.294ns (54.751%)  route 2.722ns (45.249%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.015ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.921ns = ( 14.921 - 10.000 ) 
    Source Clock Delay      (SCD):    5.196ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=170, routed)         1.612     5.196    lcd/clk_IBUF_BUFG
    RAMB18_X0Y16         RAMB18E1                                     r  lcd/cmd_ptr_reg_rep/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y16         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[7])
                                                      2.454     7.650 f  lcd/cmd_ptr_reg_rep/DOADO[7]
                         net (fo=6, routed)           1.162     8.812    lcd/cmd_ptr_reg_rep_n_8
    SLICE_X7Y41          LUT4 (Prop_lut4_I0_O)        0.152     8.964 r  lcd/state[1]_i_8/O
                         net (fo=5, routed)           0.665     9.628    lcd/state[1]_i_8_n_0
    SLICE_X7Y42          LUT5 (Prop_lut5_I4_O)        0.361     9.989 r  lcd/data_buf[7]_i_4/O
                         net (fo=3, routed)           0.390    10.380    lcd/data_buf[7]_i_4_n_0
    SLICE_X6Y42          LUT6 (Prop_lut6_I4_O)        0.327    10.707 r  lcd/data_buf[7]_i_1/O
                         net (fo=8, routed)           0.506    11.212    lcd/data_buf[7]_i_1_n_0
    SLICE_X7Y41          FDRE                                         r  lcd/data_buf_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=170, routed)         1.516    14.921    lcd/clk_IBUF_BUFG
    SLICE_X7Y41          FDRE                                         r  lcd/data_buf_reg[4]/C
                         clock pessimism              0.259    15.180    
                         clock uncertainty           -0.035    15.145    
    SLICE_X7Y41          FDRE (Setup_fdre_C_CE)      -0.205    14.940    lcd/data_buf_reg[4]
  -------------------------------------------------------------------
                         required time                         14.940    
                         arrival time                         -11.212    
  -------------------------------------------------------------------
                         slack                                  3.728    

Slack (MET) :             3.764ns  (required time - arrival time)
  Source:                 lcd/cmd_ptr_reg_rep/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            lcd/data_buf_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        6.016ns  (logic 3.294ns (54.751%)  route 2.722ns (45.249%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.015ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.921ns = ( 14.921 - 10.000 ) 
    Source Clock Delay      (SCD):    5.196ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=170, routed)         1.612     5.196    lcd/clk_IBUF_BUFG
    RAMB18_X0Y16         RAMB18E1                                     r  lcd/cmd_ptr_reg_rep/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y16         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[7])
                                                      2.454     7.650 f  lcd/cmd_ptr_reg_rep/DOADO[7]
                         net (fo=6, routed)           1.162     8.812    lcd/cmd_ptr_reg_rep_n_8
    SLICE_X7Y41          LUT4 (Prop_lut4_I0_O)        0.152     8.964 r  lcd/state[1]_i_8/O
                         net (fo=5, routed)           0.665     9.628    lcd/state[1]_i_8_n_0
    SLICE_X7Y42          LUT5 (Prop_lut5_I4_O)        0.361     9.989 r  lcd/data_buf[7]_i_4/O
                         net (fo=3, routed)           0.390    10.380    lcd/data_buf[7]_i_4_n_0
    SLICE_X6Y42          LUT6 (Prop_lut6_I4_O)        0.327    10.707 r  lcd/data_buf[7]_i_1/O
                         net (fo=8, routed)           0.506    11.212    lcd/data_buf[7]_i_1_n_0
    SLICE_X6Y41          FDRE                                         r  lcd/data_buf_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=170, routed)         1.516    14.921    lcd/clk_IBUF_BUFG
    SLICE_X6Y41          FDRE                                         r  lcd/data_buf_reg[0]/C
                         clock pessimism              0.259    15.180    
                         clock uncertainty           -0.035    15.145    
    SLICE_X6Y41          FDRE (Setup_fdre_C_CE)      -0.169    14.976    lcd/data_buf_reg[0]
  -------------------------------------------------------------------
                         required time                         14.976    
                         arrival time                         -11.212    
  -------------------------------------------------------------------
                         slack                                  3.764    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.175ns  (arrival time - required time)
  Source:                 switch_state_reg[2][4]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            green_reg[2][4]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.251ns  (logic 0.141ns (56.174%)  route 0.110ns (43.826%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.051ns
    Source Clock Delay      (SCD):    1.535ns
    Clock Pessimism Removal (CPR):    0.504ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=170, routed)         0.591     1.535    clk_IBUF_BUFG
    SLICE_X65Y61         FDRE                                         r  switch_state_reg[2][4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y61         FDRE (Prop_fdre_C_Q)         0.141     1.676 r  switch_state_reg[2][4]/Q
                         net (fo=1, routed)           0.110     1.786    switch_state_reg[2][4]
    SLICE_X64Y61         FDRE                                         r  green_reg[2][4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=170, routed)         0.861     2.051    clk_IBUF_BUFG
    SLICE_X64Y61         FDRE                                         r  green_reg[2][4]/C
                         clock pessimism             -0.504     1.548    
    SLICE_X64Y61         FDRE (Hold_fdre_C_D)         0.063     1.611    green_reg[2][4]
  -------------------------------------------------------------------
                         required time                         -1.611    
                         arrival time                           1.786    
  -------------------------------------------------------------------
                         slack                                  0.175    

Slack (MET) :             0.181ns  (arrival time - required time)
  Source:                 FSM_onehot_key_hs_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            FSM_onehot_key_hs_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.269ns  (logic 0.141ns (52.418%)  route 0.128ns (47.582%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.051ns
    Source Clock Delay      (SCD):    1.535ns
    Clock Pessimism Removal (CPR):    0.504ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=170, routed)         0.591     1.535    clk_IBUF_BUFG
    SLICE_X62Y60         FDRE                                         r  FSM_onehot_key_hs_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y60         FDRE (Prop_fdre_C_Q)         0.141     1.676 r  FSM_onehot_key_hs_reg[4]/Q
                         net (fo=8, routed)           0.128     1.804    key_hs_OBUF[3]
    SLICE_X63Y60         FDRE                                         r  FSM_onehot_key_hs_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=170, routed)         0.861     2.051    clk_IBUF_BUFG
    SLICE_X63Y60         FDRE                                         r  FSM_onehot_key_hs_reg[5]/C
                         clock pessimism             -0.504     1.548    
    SLICE_X63Y60         FDRE (Hold_fdre_C_D)         0.075     1.623    FSM_onehot_key_hs_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.623    
                         arrival time                           1.804    
  -------------------------------------------------------------------
                         slack                                  0.181    

Slack (MET) :             0.204ns  (arrival time - required time)
  Source:                 switch_state_reg[0][3]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            green_reg[0][3]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.315ns  (logic 0.141ns (44.776%)  route 0.174ns (55.224%))
  Logic Levels:           0  
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.048ns
    Source Clock Delay      (SCD):    1.533ns
    Clock Pessimism Removal (CPR):    0.480ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=170, routed)         0.589     1.533    clk_IBUF_BUFG
    SLICE_X61Y62         FDRE                                         r  switch_state_reg[0][3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y62         FDRE (Prop_fdre_C_Q)         0.141     1.674 r  switch_state_reg[0][3]/Q
                         net (fo=1, routed)           0.174     1.848    switch_state_reg[0][3]
    SLICE_X62Y64         FDRE                                         r  green_reg[0][3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=170, routed)         0.858     2.048    clk_IBUF_BUFG
    SLICE_X62Y64         FDRE                                         r  green_reg[0][3]/C
                         clock pessimism             -0.480     1.569    
    SLICE_X62Y64         FDRE (Hold_fdre_C_D)         0.075     1.644    green_reg[0][3]
  -------------------------------------------------------------------
                         required time                         -1.644    
                         arrival time                           1.848    
  -------------------------------------------------------------------
                         slack                                  0.204    

Slack (MET) :             0.212ns  (arrival time - required time)
  Source:                 red_reg[0][4]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            red_ls_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.333ns  (logic 0.246ns (73.853%)  route 0.087ns (26.147%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.043ns
    Source Clock Delay      (SCD):    1.529ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=170, routed)         0.585     1.529    clk_IBUF_BUFG
    SLICE_X64Y69         FDRE                                         r  red_reg[0][4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y69         FDRE (Prop_fdre_C_Q)         0.148     1.677 r  red_reg[0][4]/Q
                         net (fo=4, routed)           0.087     1.764    red_reg[0][4]
    SLICE_X64Y69         LUT6 (Prop_lut6_I0_O)        0.098     1.862 r  red_ls[4]_i_1/O
                         net (fo=1, routed)           0.000     1.862    red_ls[4]_i_1_n_0
    SLICE_X64Y69         FDRE                                         r  red_ls_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=170, routed)         0.853     2.043    clk_IBUF_BUFG
    SLICE_X64Y69         FDRE                                         r  red_ls_reg[4]/C
                         clock pessimism             -0.515     1.529    
    SLICE_X64Y69         FDRE (Hold_fdre_C_D)         0.121     1.650    red_ls_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.650    
                         arrival time                           1.862    
  -------------------------------------------------------------------
                         slack                                  0.212    

Slack (MET) :             0.213ns  (arrival time - required time)
  Source:                 lcd/data_ctr_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            lcd/data_ctr_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.321ns  (logic 0.186ns (57.863%)  route 0.135ns (42.137%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.056ns
    Source Clock Delay      (SCD):    1.539ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=170, routed)         0.595     1.539    lcd/clk_IBUF_BUFG
    SLICE_X3Y44          FDRE                                         r  lcd/data_ctr_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y44          FDRE (Prop_fdre_C_Q)         0.141     1.680 r  lcd/data_ctr_reg[0]/Q
                         net (fo=5, routed)           0.135     1.815    lcd/data_ctr[0]
    SLICE_X3Y43          LUT6 (Prop_lut6_I1_O)        0.045     1.860 r  lcd/data_ctr[3]_i_1/O
                         net (fo=1, routed)           0.000     1.860    lcd/data_ctr[3]_i_1_n_0
    SLICE_X3Y43          FDRE                                         r  lcd/data_ctr_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=170, routed)         0.866     2.056    lcd/clk_IBUF_BUFG
    SLICE_X3Y43          FDRE                                         r  lcd/data_ctr_reg[3]/C
                         clock pessimism             -0.501     1.555    
    SLICE_X3Y43          FDRE (Hold_fdre_C_D)         0.092     1.647    lcd/data_ctr_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.647    
                         arrival time                           1.860    
  -------------------------------------------------------------------
                         slack                                  0.213    

Slack (MET) :             0.215ns  (arrival time - required time)
  Source:                 red_reg[0][4]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            red_ls_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.335ns  (logic 0.246ns (73.413%)  route 0.089ns (26.587%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.043ns
    Source Clock Delay      (SCD):    1.529ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=170, routed)         0.585     1.529    clk_IBUF_BUFG
    SLICE_X64Y69         FDRE                                         r  red_reg[0][4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y69         FDRE (Prop_fdre_C_Q)         0.148     1.677 r  red_reg[0][4]/Q
                         net (fo=4, routed)           0.089     1.766    red_reg[0][4]
    SLICE_X64Y69         LUT6 (Prop_lut6_I0_O)        0.098     1.864 r  red_ls[0]_i_1/O
                         net (fo=1, routed)           0.000     1.864    red_ls[0]_i_1_n_0
    SLICE_X64Y69         FDRE                                         r  red_ls_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=170, routed)         0.853     2.043    clk_IBUF_BUFG
    SLICE_X64Y69         FDRE                                         r  red_ls_reg[0]/C
                         clock pessimism             -0.515     1.529    
    SLICE_X64Y69         FDRE (Hold_fdre_C_D)         0.120     1.649    red_ls_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.649    
                         arrival time                           1.864    
  -------------------------------------------------------------------
                         slack                                  0.215    

Slack (MET) :             0.219ns  (arrival time - required time)
  Source:                 switch_state_reg[1][4]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            green_reg[1][4]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.233ns  (logic 0.128ns (55.026%)  route 0.105ns (44.974%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.051ns
    Source Clock Delay      (SCD):    1.535ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=170, routed)         0.591     1.535    clk_IBUF_BUFG
    SLICE_X63Y61         FDRE                                         r  switch_state_reg[1][4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y61         FDRE (Prop_fdre_C_Q)         0.128     1.663 r  switch_state_reg[1][4]/Q
                         net (fo=1, routed)           0.105     1.767    switch_state_reg[1][4]
    SLICE_X64Y61         FDRE                                         r  green_reg[1][4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=170, routed)         0.861     2.051    clk_IBUF_BUFG
    SLICE_X64Y61         FDRE                                         r  green_reg[1][4]/C
                         clock pessimism             -0.501     1.551    
    SLICE_X64Y61         FDRE (Hold_fdre_C_D)        -0.002     1.549    green_reg[1][4]
  -------------------------------------------------------------------
                         required time                         -1.549    
                         arrival time                           1.767    
  -------------------------------------------------------------------
                         slack                                  0.219    

Slack (MET) :             0.220ns  (arrival time - required time)
  Source:                 switch_state_reg[2][3]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            green_reg[2][3]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.297ns  (logic 0.141ns (47.458%)  route 0.156ns (52.542%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.048ns
    Source Clock Delay      (SCD):    1.534ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=170, routed)         0.590     1.534    clk_IBUF_BUFG
    SLICE_X63Y62         FDRE                                         r  switch_state_reg[2][3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y62         FDRE (Prop_fdre_C_Q)         0.141     1.675 r  switch_state_reg[2][3]/Q
                         net (fo=1, routed)           0.156     1.831    switch_state_reg[2][3]
    SLICE_X64Y64         FDRE                                         r  green_reg[2][3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=170, routed)         0.858     2.048    clk_IBUF_BUFG
    SLICE_X64Y64         FDRE                                         r  green_reg[2][3]/C
                         clock pessimism             -0.501     1.548    
    SLICE_X64Y64         FDRE (Hold_fdre_C_D)         0.063     1.611    green_reg[2][3]
  -------------------------------------------------------------------
                         required time                         -1.611    
                         arrival time                           1.831    
  -------------------------------------------------------------------
                         slack                                  0.220    

Slack (MET) :             0.222ns  (arrival time - required time)
  Source:                 FSM_onehot_key_hs_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            FSM_onehot_key_hs_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.313ns  (logic 0.227ns (72.508%)  route 0.086ns (27.492%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.051ns
    Source Clock Delay      (SCD):    1.535ns
    Clock Pessimism Removal (CPR):    0.517ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=170, routed)         0.591     1.535    clk_IBUF_BUFG
    SLICE_X63Y60         FDRE                                         r  FSM_onehot_key_hs_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y60         FDRE (Prop_fdre_C_Q)         0.128     1.663 f  FSM_onehot_key_hs_reg[5]/Q
                         net (fo=8, routed)           0.086     1.749    key_hs_OBUF[4]
    SLICE_X63Y60         LUT6 (Prop_lut6_I2_O)        0.099     1.848 r  FSM_onehot_key_hs[1]_i_1/O
                         net (fo=1, routed)           0.000     1.848    FSM_onehot_key_hs[1]_i_1_n_0
    SLICE_X63Y60         FDRE                                         r  FSM_onehot_key_hs_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=170, routed)         0.861     2.051    clk_IBUF_BUFG
    SLICE_X63Y60         FDRE                                         r  FSM_onehot_key_hs_reg[1]/C
                         clock pessimism             -0.517     1.535    
    SLICE_X63Y60         FDRE (Hold_fdre_C_D)         0.091     1.626    FSM_onehot_key_hs_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.626    
                         arrival time                           1.848    
  -------------------------------------------------------------------
                         slack                                  0.222    

Slack (MET) :             0.222ns  (arrival time - required time)
  Source:                 switch_state_reg[3][4]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            green_reg[3][4]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.301ns  (logic 0.141ns (46.773%)  route 0.160ns (53.227%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.051ns
    Source Clock Delay      (SCD):    1.535ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=170, routed)         0.591     1.535    clk_IBUF_BUFG
    SLICE_X62Y61         FDRE                                         r  switch_state_reg[3][4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y61         FDRE (Prop_fdre_C_Q)         0.141     1.676 r  switch_state_reg[3][4]/Q
                         net (fo=1, routed)           0.160     1.836    switch_state_reg[3][4]
    SLICE_X64Y61         FDRE                                         r  green_reg[3][4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=170, routed)         0.861     2.051    clk_IBUF_BUFG
    SLICE_X64Y61         FDRE                                         r  green_reg[3][4]/C
                         clock pessimism             -0.501     1.551    
    SLICE_X64Y61         FDRE (Hold_fdre_C_D)         0.063     1.614    green_reg[3][4]
  -------------------------------------------------------------------
                         required time                         -1.614    
                         arrival time                           1.836    
  -------------------------------------------------------------------
                         slack                                  0.222    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB18_X0Y16   lcd/cmd_ptr_reg_rep/CLKARDCLK
Min Period        n/a     BUFG/I              n/a            2.155         10.000      7.845      BUFGCTRL_X0Y0  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X63Y60   FSM_onehot_key_hs_reg[1]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X62Y60   FSM_onehot_key_hs_reg[2]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X62Y60   FSM_onehot_key_hs_reg[3]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X62Y60   FSM_onehot_key_hs_reg[4]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X65Y59   FSM_onehot_key_hs_reg[4]_lopt_replica/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X63Y60   FSM_onehot_key_hs_reg[5]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X63Y60   FSM_onehot_key_hs_reg[5]_lopt_replica/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X63Y60   FSM_onehot_key_hs_reg[6]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X63Y60   FSM_onehot_key_hs_reg[1]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X63Y60   FSM_onehot_key_hs_reg[1]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X62Y60   FSM_onehot_key_hs_reg[2]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X62Y60   FSM_onehot_key_hs_reg[2]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X62Y60   FSM_onehot_key_hs_reg[3]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X62Y60   FSM_onehot_key_hs_reg[3]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X62Y60   FSM_onehot_key_hs_reg[4]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X62Y60   FSM_onehot_key_hs_reg[4]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X65Y59   FSM_onehot_key_hs_reg[4]_lopt_replica/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X65Y59   FSM_onehot_key_hs_reg[4]_lopt_replica/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X63Y60   FSM_onehot_key_hs_reg[1]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X63Y60   FSM_onehot_key_hs_reg[1]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X62Y60   FSM_onehot_key_hs_reg[2]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X62Y60   FSM_onehot_key_hs_reg[2]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X62Y60   FSM_onehot_key_hs_reg[3]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X62Y60   FSM_onehot_key_hs_reg[3]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X62Y60   FSM_onehot_key_hs_reg[4]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X62Y60   FSM_onehot_key_hs_reg[4]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X65Y59   FSM_onehot_key_hs_reg[4]_lopt_replica/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X65Y59   FSM_onehot_key_hs_reg[4]_lopt_replica/C



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk
  To Clock:  

Max Delay            32 Endpoints
Min Delay            32 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 lcd/data_buf_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            data[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.026ns  (logic 4.236ns (46.935%)  route 4.790ns (53.065%))
  Logic Levels:           2  (LUT3=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=170, routed)         1.634     5.218    lcd/clk_IBUF_BUFG
    SLICE_X7Y41          FDRE                                         r  lcd/data_buf_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y41          FDRE (Prop_fdre_C_Q)         0.419     5.637 r  lcd/data_buf_reg[4]/Q
                         net (fo=1, routed)           1.147     6.784    lcd/data_buf[4]
    SLICE_X7Y43          LUT3 (Prop_lut3_I0_O)        0.299     7.083 r  lcd/data_OBUF[4]_inst_i_1/O
                         net (fo=1, routed)           3.643    10.726    data_OBUF[4]
    K2                   OBUF (Prop_obuf_I_O)         3.518    14.245 r  data_OBUF[4]_inst/O
                         net (fo=0)                   0.000    14.245    data[4]
    K2                                                                r  data[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 FSM_onehot_key_hs_reg[6]_lopt_replica/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            key_hs[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.000ns  (logic 4.038ns (44.861%)  route 4.963ns (55.139%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=170, routed)         1.623     5.207    clk_IBUF_BUFG
    SLICE_X61Y60         FDRE                                         r  FSM_onehot_key_hs_reg[6]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y60         FDRE (Prop_fdre_C_Q)         0.456     5.663 r  FSM_onehot_key_hs_reg[6]_lopt_replica/Q
                         net (fo=1, routed)           4.963    10.626    FSM_onehot_key_hs_reg[6]_lopt_replica_1
    P8                   OBUF (Prop_obuf_I_O)         3.582    14.207 r  key_hs_OBUF[5]_inst/O
                         net (fo=0)                   0.000    14.207    key_hs[5]
    P8                                                                r  key_hs[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 lcd/pixel_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            data[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.822ns  (logic 4.107ns (46.549%)  route 4.716ns (53.451%))
  Logic Levels:           2  (LUT3=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=170, routed)         1.633     5.217    lcd/clk_IBUF_BUFG
    SLICE_X7Y40          FDRE                                         r  lcd/pixel_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y40          FDRE (Prop_fdre_C_Q)         0.456     5.673 r  lcd/pixel_reg[15]/Q
                         net (fo=9, routed)           0.972     6.645    lcd/pixel[15]
    SLICE_X7Y43          LUT3 (Prop_lut3_I2_O)        0.124     6.769 r  lcd/data_OBUF[6]_inst_i_1/O
                         net (fo=1, routed)           3.744    10.513    data_OBUF[6]
    J4                   OBUF (Prop_obuf_I_O)         3.527    14.040 r  data_OBUF[6]_inst/O
                         net (fo=0)                   0.000    14.040    data[6]
    J4                                                                r  data[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 lcd/pixel_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            data[7]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.784ns  (logic 4.346ns (49.475%)  route 4.438ns (50.525%))
  Logic Levels:           2  (LUT3=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=170, routed)         1.633     5.217    lcd/clk_IBUF_BUFG
    SLICE_X7Y40          FDRE                                         r  lcd/pixel_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y40          FDRE (Prop_fdre_C_Q)         0.456     5.673 r  lcd/pixel_reg[15]/Q
                         net (fo=9, routed)           0.972     6.645    lcd/pixel[15]
    SLICE_X7Y43          LUT3 (Prop_lut3_I2_O)        0.152     6.797 r  lcd/data_OBUF[7]_inst_i_1/O
                         net (fo=1, routed)           3.467    10.264    data_OBUF[7]
    J5                   OBUF (Prop_obuf_I_O)         3.738    14.001 r  data_OBUF[7]_inst/O
                         net (fo=0)                   0.000    14.001    data[7]
    J5                                                                r  data[7] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 lcd/pixel_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            data[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.612ns  (logic 4.315ns (50.110%)  route 4.296ns (49.890%))
  Logic Levels:           2  (LUT3=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=170, routed)         1.633     5.217    lcd/clk_IBUF_BUFG
    SLICE_X7Y40          FDRE                                         r  lcd/pixel_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y40          FDRE (Prop_fdre_C_Q)         0.456     5.673 r  lcd/pixel_reg[15]/Q
                         net (fo=9, routed)           0.750     6.423    lcd/pixel[15]
    SLICE_X7Y43          LUT3 (Prop_lut3_I2_O)        0.150     6.573 r  lcd/data_OBUF[5]_inst_i_1/O
                         net (fo=1, routed)           3.547    10.120    data_OBUF[5]
    K3                   OBUF (Prop_obuf_I_O)         3.709    13.829 r  data_OBUF[5]_inst/O
                         net (fo=0)                   0.000    13.829    data[5]
    K3                                                                r  data[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 lcd/display_data_reg/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            data[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.408ns  (logic 4.159ns (49.461%)  route 4.249ns (50.539%))
  Logic Levels:           2  (LUT5=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=170, routed)         1.635     5.219    lcd/clk_IBUF_BUFG
    SLICE_X4Y43          FDRE                                         r  lcd/display_data_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y43          FDRE (Prop_fdre_C_Q)         0.456     5.675 r  lcd/display_data_reg/Q
                         net (fo=9, routed)           1.139     6.815    lcd/display_data
    SLICE_X4Y39          LUT5 (Prop_lut5_I1_O)        0.124     6.939 r  lcd/data_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           3.110    10.049    data_OBUF[1]
    R7                   OBUF (Prop_obuf_I_O)         3.579    13.627 r  data_OBUF[1]_inst/O
                         net (fo=0)                   0.000    13.627    data[1]
    R7                                                                r  data[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 lcd/px_ptr_reg/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            data[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.291ns  (logic 4.208ns (50.750%)  route 4.083ns (49.250%))
  Logic Levels:           2  (LUT5=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=170, routed)         1.635     5.219    lcd/clk_IBUF_BUFG
    SLICE_X6Y44          FDRE                                         r  lcd/px_ptr_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y44          FDRE (Prop_fdre_C_Q)         0.518     5.737 r  lcd/px_ptr_reg/Q
                         net (fo=7, routed)           1.406     7.143    lcd/sel0[18]
    SLICE_X4Y39          LUT5 (Prop_lut5_I3_O)        0.124     7.267 r  lcd/data_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           2.678     9.945    data_OBUF[3]
    N9                   OBUF (Prop_obuf_I_O)         3.566    13.511 r  data_OBUF[3]_inst/O
                         net (fo=0)                   0.000    13.511    data[3]
    N9                                                                r  data[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 lcd/wr_reg/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            wr
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.206ns  (logic 3.987ns (48.588%)  route 4.219ns (51.412%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=170, routed)         1.637     5.221    lcd/clk_IBUF_BUFG
    SLICE_X3Y41          FDRE                                         r  lcd/wr_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y41          FDRE (Prop_fdre_C_Q)         0.456     5.677 r  lcd/wr_reg/Q
                         net (fo=1, routed)           4.219     9.896    wr_OBUF
    H4                   OBUF (Prop_obuf_I_O)         3.531    13.427 r  wr_OBUF_inst/O
                         net (fo=0)                   0.000    13.427    wr
    H4                                                                r  wr (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 lcd/pixel_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            data[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.879ns  (logic 4.146ns (52.615%)  route 3.734ns (47.385%))
  Logic Levels:           2  (LUT5=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=170, routed)         1.633     5.217    lcd/clk_IBUF_BUFG
    SLICE_X7Y40          FDRE                                         r  lcd/pixel_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y40          FDRE (Prop_fdre_C_Q)         0.456     5.673 r  lcd/pixel_reg[15]/Q
                         net (fo=9, routed)           1.180     6.853    lcd/pixel[15]
    SLICE_X4Y39          LUT5 (Prop_lut5_I4_O)        0.124     6.977 r  lcd/data_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           2.554     9.531    data_OBUF[2]
    P9                   OBUF (Prop_obuf_I_O)         3.566    13.097 r  data_OBUF[2]_inst/O
                         net (fo=0)                   0.000    13.097    data[2]
    P9                                                                r  data[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 lcd/data_buf_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            data[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.870ns  (logic 4.221ns (53.631%)  route 3.649ns (46.369%))
  Logic Levels:           2  (LUT5=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=170, routed)         1.634     5.218    lcd/clk_IBUF_BUFG
    SLICE_X6Y41          FDRE                                         r  lcd/data_buf_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y41          FDRE (Prop_fdre_C_Q)         0.518     5.736 r  lcd/data_buf_reg[0]/Q
                         net (fo=1, routed)           0.949     6.686    lcd/data_buf[0]
    SLICE_X4Y39          LUT5 (Prop_lut5_I0_O)        0.124     6.810 r  lcd/data_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           2.700     9.510    data_OBUF[0]
    R6                   OBUF (Prop_obuf_I_O)         3.579    13.088 r  data_OBUF[0]_inst/O
                         net (fo=0)                   0.000    13.088    data[0]
    R6                                                                r  data[0] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 FSM_onehot_key_hs_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            key_hs[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.720ns  (logic 1.364ns (79.306%)  route 0.356ns (20.694%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=170, routed)         0.591     1.535    clk_IBUF_BUFG
    SLICE_X63Y60         FDRE                                         r  FSM_onehot_key_hs_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y60         FDRE (Prop_fdre_C_Q)         0.141     1.676 r  FSM_onehot_key_hs_reg[1]/Q
                         net (fo=8, routed)           0.356     2.032    key_hs_OBUF[0]
    H1                   OBUF (Prop_obuf_I_O)         1.223     3.255 r  key_hs_OBUF[0]_inst/O
                         net (fo=0)                   0.000     3.255    key_hs[0]
    H1                                                                r  key_hs[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 FSM_onehot_key_hs_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            key_hs[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.740ns  (logic 1.376ns (79.057%)  route 0.364ns (20.943%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=170, routed)         0.591     1.535    clk_IBUF_BUFG
    SLICE_X62Y60         FDRE                                         r  FSM_onehot_key_hs_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y60         FDRE (Prop_fdre_C_Q)         0.141     1.676 r  FSM_onehot_key_hs_reg[2]/Q
                         net (fo=8, routed)           0.364     2.040    key_hs_OBUF[1]
    K1                   OBUF (Prop_obuf_I_O)         1.235     3.275 r  key_hs_OBUF[1]_inst/O
                         net (fo=0)                   0.000     3.275    key_hs[1]
    K1                                                                r  key_hs[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 FSM_onehot_key_hs_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            key_hs[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.755ns  (logic 1.370ns (78.102%)  route 0.384ns (21.898%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=170, routed)         0.591     1.535    clk_IBUF_BUFG
    SLICE_X62Y60         FDRE                                         r  FSM_onehot_key_hs_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y60         FDRE (Prop_fdre_C_Q)         0.141     1.676 r  FSM_onehot_key_hs_reg[3]/Q
                         net (fo=9, routed)           0.384     2.060    key_hs_OBUF[2]
    J1                   OBUF (Prop_obuf_I_O)         1.229     3.289 r  key_hs_OBUF[2]_inst/O
                         net (fo=0)                   0.000     3.289    key_hs[2]
    J1                                                                r  key_hs[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 green_ls_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            green_ls[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.769ns  (logic 1.414ns (79.902%)  route 0.356ns (20.098%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=170, routed)         0.588     1.532    clk_IBUF_BUFG
    SLICE_X64Y66         FDRE                                         r  green_ls_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y66         FDRE (Prop_fdre_C_Q)         0.164     1.696 r  green_ls_reg[3]/Q
                         net (fo=1, routed)           0.356     2.051    green_ls_OBUF[3]
    E1                   OBUF (Prop_obuf_I_O)         1.250     3.301 r  green_ls_OBUF[3]_inst/O
                         net (fo=0)                   0.000     3.301    green_ls[3]
    E1                                                                r  green_ls[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 red_ls_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            red_ls[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.779ns  (logic 1.383ns (77.724%)  route 0.396ns (22.276%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=170, routed)         0.585     1.529    clk_IBUF_BUFG
    SLICE_X63Y69         FDRE                                         r  red_ls_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y69         FDRE (Prop_fdre_C_Q)         0.141     1.670 r  red_ls_reg[1]/Q
                         net (fo=1, routed)           0.396     2.066    red_ls_OBUF[1]
    F4                   OBUF (Prop_obuf_I_O)         1.242     3.308 r  red_ls_OBUF[1]_inst/O
                         net (fo=0)                   0.000     3.308    red_ls[1]
    F4                                                                r  red_ls[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 FSM_onehot_key_hs_reg[4]_lopt_replica/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            key_hs[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.779ns  (logic 1.371ns (77.063%)  route 0.408ns (22.937%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=170, routed)         0.592     1.536    clk_IBUF_BUFG
    SLICE_X65Y59         FDRE                                         r  FSM_onehot_key_hs_reg[4]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y59         FDRE (Prop_fdre_C_Q)         0.141     1.677 r  FSM_onehot_key_hs_reg[4]_lopt_replica/Q
                         net (fo=1, routed)           0.408     2.085    FSM_onehot_key_hs_reg[4]_lopt_replica_1
    L3                   OBUF (Prop_obuf_I_O)         1.230     3.315 r  key_hs_OBUF[3]_inst/O
                         net (fo=0)                   0.000     3.315    key_hs[3]
    L3                                                                r  key_hs[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 FSM_onehot_key_hs_reg[5]_lopt_replica/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            key_hs[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.783ns  (logic 1.373ns (77.007%)  route 0.410ns (22.993%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=170, routed)         0.591     1.535    clk_IBUF_BUFG
    SLICE_X63Y60         FDRE                                         r  FSM_onehot_key_hs_reg[5]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y60         FDRE (Prop_fdre_C_Q)         0.141     1.676 r  FSM_onehot_key_hs_reg[5]_lopt_replica/Q
                         net (fo=1, routed)           0.410     2.086    FSM_onehot_key_hs_reg[5]_lopt_replica_1
    L2                   OBUF (Prop_obuf_I_O)         1.232     3.318 r  key_hs_OBUF[4]_inst/O
                         net (fo=0)                   0.000     3.318    key_hs[4]
    L2                                                                r  key_hs[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 red_ls_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            red_ls[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.799ns  (logic 1.406ns (78.185%)  route 0.392ns (21.815%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=170, routed)         0.585     1.529    clk_IBUF_BUFG
    SLICE_X64Y69         FDRE                                         r  red_ls_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y69         FDRE (Prop_fdre_C_Q)         0.164     1.693 r  red_ls_reg[0]/Q
                         net (fo=1, routed)           0.392     2.085    red_ls_OBUF[0]
    F3                   OBUF (Prop_obuf_I_O)         1.242     3.328 r  red_ls_OBUF[0]_inst/O
                         net (fo=0)                   0.000     3.328    red_ls[0]
    F3                                                                r  red_ls[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 lcd/state_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.843ns  (logic 1.403ns (76.092%)  route 0.441ns (23.908%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=170, routed)         0.595     1.539    lcd/clk_IBUF_BUFG
    SLICE_X2Y43          FDRE                                         r  lcd/state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y43          FDRE (Prop_fdre_C_Q)         0.164     1.703 r  lcd/state_reg[2]/Q
                         net (fo=43, routed)          0.441     2.143    led_OBUF[2]
    L14                  OBUF (Prop_obuf_I_O)         1.239     3.382 r  led_OBUF[2]_inst/O
                         net (fo=0)                   0.000     3.382    led[2]
    L14                                                               r  led[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 green_ls_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            green_ls[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.946ns  (logic 1.386ns (71.198%)  route 0.561ns (28.802%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=170, routed)         0.587     1.531    clk_IBUF_BUFG
    SLICE_X63Y67         FDRE                                         r  green_ls_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y67         FDRE (Prop_fdre_C_Q)         0.141     1.672 r  green_ls_reg[0]/Q
                         net (fo=1, routed)           0.561     2.232    green_ls_OBUF[0]
    E2                   OBUF (Prop_obuf_I_O)         1.245     3.477 r  green_ls_OBUF[0]_inst/O
                         net (fo=0)                   0.000     3.477    green_ls[0]
    E2                                                                r  green_ls[0] (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  clk

Max Delay           118 Endpoints
Min Delay           118 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            green_reg[0][4]/R
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        7.560ns  (logic 1.634ns (21.612%)  route 5.926ns (78.388%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.910ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.910ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P6                                                0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    P6                   IBUF (Prop_ibuf_I_O)         1.510     1.510 f  rst_IBUF_inst/O
                         net (fo=12, routed)          4.328     5.838    rst_IBUF
    SLICE_X63Y63         LUT1 (Prop_lut1_I0_O)        0.124     5.962 r  FSM_onehot_key_hs[6]_i_1/O
                         net (fo=87, routed)          1.598     7.560    FSM_onehot_key_hs[6]_i_1_n_0
    SLICE_X64Y61         FDRE                                         r  green_reg[0][4]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=170, routed)         1.506     4.910    clk_IBUF_BUFG
    SLICE_X64Y61         FDRE                                         r  green_reg[0][4]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            green_reg[1][4]/R
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        7.560ns  (logic 1.634ns (21.612%)  route 5.926ns (78.388%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.910ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.910ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P6                                                0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    P6                   IBUF (Prop_ibuf_I_O)         1.510     1.510 f  rst_IBUF_inst/O
                         net (fo=12, routed)          4.328     5.838    rst_IBUF
    SLICE_X63Y63         LUT1 (Prop_lut1_I0_O)        0.124     5.962 r  FSM_onehot_key_hs[6]_i_1/O
                         net (fo=87, routed)          1.598     7.560    FSM_onehot_key_hs[6]_i_1_n_0
    SLICE_X64Y61         FDRE                                         r  green_reg[1][4]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=170, routed)         1.506     4.910    clk_IBUF_BUFG
    SLICE_X64Y61         FDRE                                         r  green_reg[1][4]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            green_reg[2][4]/R
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        7.560ns  (logic 1.634ns (21.612%)  route 5.926ns (78.388%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.910ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.910ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P6                                                0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    P6                   IBUF (Prop_ibuf_I_O)         1.510     1.510 f  rst_IBUF_inst/O
                         net (fo=12, routed)          4.328     5.838    rst_IBUF
    SLICE_X63Y63         LUT1 (Prop_lut1_I0_O)        0.124     5.962 r  FSM_onehot_key_hs[6]_i_1/O
                         net (fo=87, routed)          1.598     7.560    FSM_onehot_key_hs[6]_i_1_n_0
    SLICE_X64Y61         FDRE                                         r  green_reg[2][4]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=170, routed)         1.506     4.910    clk_IBUF_BUFG
    SLICE_X64Y61         FDRE                                         r  green_reg[2][4]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            green_reg[3][4]/R
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        7.560ns  (logic 1.634ns (21.612%)  route 5.926ns (78.388%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.910ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.910ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P6                                                0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    P6                   IBUF (Prop_ibuf_I_O)         1.510     1.510 f  rst_IBUF_inst/O
                         net (fo=12, routed)          4.328     5.838    rst_IBUF
    SLICE_X63Y63         LUT1 (Prop_lut1_I0_O)        0.124     5.962 r  FSM_onehot_key_hs[6]_i_1/O
                         net (fo=87, routed)          1.598     7.560    FSM_onehot_key_hs[6]_i_1_n_0
    SLICE_X64Y61         FDRE                                         r  green_reg[3][4]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=170, routed)         1.506     4.910    clk_IBUF_BUFG
    SLICE_X64Y61         FDRE                                         r  green_reg[3][4]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            switch_state_reg[2][4]/R
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        7.560ns  (logic 1.634ns (21.612%)  route 5.926ns (78.388%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.910ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.910ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P6                                                0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    P6                   IBUF (Prop_ibuf_I_O)         1.510     1.510 f  rst_IBUF_inst/O
                         net (fo=12, routed)          4.328     5.838    rst_IBUF
    SLICE_X63Y63         LUT1 (Prop_lut1_I0_O)        0.124     5.962 r  FSM_onehot_key_hs[6]_i_1/O
                         net (fo=87, routed)          1.598     7.560    FSM_onehot_key_hs[6]_i_1_n_0
    SLICE_X65Y61         FDRE                                         r  switch_state_reg[2][4]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=170, routed)         1.506     4.910    clk_IBUF_BUFG
    SLICE_X65Y61         FDRE                                         r  switch_state_reg[2][4]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            red_ls_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        7.348ns  (logic 1.634ns (22.237%)  route 5.714ns (77.763%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.902ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.902ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P6                                                0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    P6                   IBUF (Prop_ibuf_I_O)         1.510     1.510 f  rst_IBUF_inst/O
                         net (fo=12, routed)          4.328     5.838    rst_IBUF
    SLICE_X63Y63         LUT1 (Prop_lut1_I0_O)        0.124     5.962 r  FSM_onehot_key_hs[6]_i_1/O
                         net (fo=87, routed)          1.385     7.348    FSM_onehot_key_hs[6]_i_1_n_0
    SLICE_X63Y69         FDRE                                         r  red_ls_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=170, routed)         1.498     4.902    clk_IBUF_BUFG
    SLICE_X63Y69         FDRE                                         r  red_ls_reg[1]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            red_ls_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        7.348ns  (logic 1.634ns (22.237%)  route 5.714ns (77.763%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.902ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.902ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P6                                                0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    P6                   IBUF (Prop_ibuf_I_O)         1.510     1.510 f  rst_IBUF_inst/O
                         net (fo=12, routed)          4.328     5.838    rst_IBUF
    SLICE_X63Y63         LUT1 (Prop_lut1_I0_O)        0.124     5.962 r  FSM_onehot_key_hs[6]_i_1/O
                         net (fo=87, routed)          1.385     7.348    FSM_onehot_key_hs[6]_i_1_n_0
    SLICE_X63Y69         FDRE                                         r  red_ls_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=170, routed)         1.498     4.902    clk_IBUF_BUFG
    SLICE_X63Y69         FDRE                                         r  red_ls_reg[3]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            FSM_onehot_key_hs_reg[4]_lopt_replica/R
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        7.273ns  (logic 1.634ns (22.464%)  route 5.639ns (77.536%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.911ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.911ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P6                                                0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    P6                   IBUF (Prop_ibuf_I_O)         1.510     1.510 f  rst_IBUF_inst/O
                         net (fo=12, routed)          4.328     5.838    rst_IBUF
    SLICE_X63Y63         LUT1 (Prop_lut1_I0_O)        0.124     5.962 r  FSM_onehot_key_hs[6]_i_1/O
                         net (fo=87, routed)          1.311     7.273    FSM_onehot_key_hs[6]_i_1_n_0
    SLICE_X65Y59         FDRE                                         r  FSM_onehot_key_hs_reg[4]_lopt_replica/R
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=170, routed)         1.507     4.911    clk_IBUF_BUFG
    SLICE_X65Y59         FDRE                                         r  FSM_onehot_key_hs_reg[4]_lopt_replica/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            red_ls_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        7.216ns  (logic 1.634ns (22.643%)  route 5.582ns (77.357%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.902ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.902ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P6                                                0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    P6                   IBUF (Prop_ibuf_I_O)         1.510     1.510 f  rst_IBUF_inst/O
                         net (fo=12, routed)          4.328     5.838    rst_IBUF
    SLICE_X63Y63         LUT1 (Prop_lut1_I0_O)        0.124     5.962 r  FSM_onehot_key_hs[6]_i_1/O
                         net (fo=87, routed)          1.254     7.216    FSM_onehot_key_hs[6]_i_1_n_0
    SLICE_X64Y69         FDRE                                         r  red_ls_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=170, routed)         1.498     4.902    clk_IBUF_BUFG
    SLICE_X64Y69         FDRE                                         r  red_ls_reg[0]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            red_ls_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        7.216ns  (logic 1.634ns (22.643%)  route 5.582ns (77.357%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.902ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.902ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P6                                                0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    P6                   IBUF (Prop_ibuf_I_O)         1.510     1.510 f  rst_IBUF_inst/O
                         net (fo=12, routed)          4.328     5.838    rst_IBUF
    SLICE_X63Y63         LUT1 (Prop_lut1_I0_O)        0.124     5.962 r  FSM_onehot_key_hs[6]_i_1/O
                         net (fo=87, routed)          1.254     7.216    FSM_onehot_key_hs[6]_i_1_n_0
    SLICE_X64Y69         FDRE                                         r  red_ls_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=170, routed)         1.498     4.902    clk_IBUF_BUFG
    SLICE_X64Y69         FDRE                                         r  red_ls_reg[4]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            lcd/state_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.161ns  (logic 0.322ns (27.760%)  route 0.839ns (72.240%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        2.056ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.056ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P6                                                0.000     0.000 r  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    P6                   IBUF (Prop_ibuf_I_O)         0.277     0.277 r  rst_IBUF_inst/O
                         net (fo=12, routed)          0.839     1.116    lcd/rst_IBUF
    SLICE_X2Y43          LUT6 (Prop_lut6_I3_O)        0.045     1.161 r  lcd/state[2]_i_1/O
                         net (fo=1, routed)           0.000     1.161    lcd/state[2]_i_1_n_0
    SLICE_X2Y43          FDRE                                         r  lcd/state_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=170, routed)         0.866     2.056    lcd/clk_IBUF_BUFG
    SLICE_X2Y43          FDRE                                         r  lcd/state_reg[2]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            lcd/state_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.647ns  (logic 0.367ns (22.306%)  route 1.280ns (77.694%))
  Logic Levels:           3  (IBUF=1 LUT4=1 LUT6=1)
  Clock Path Skew:        2.054ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.054ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P6                                                0.000     0.000 r  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    P6                   IBUF (Prop_ibuf_I_O)         0.277     0.277 r  rst_IBUF_inst/O
                         net (fo=12, routed)          0.933     1.210    lcd/rst_IBUF
    SLICE_X6Y41          LUT4 (Prop_lut4_I3_O)        0.045     1.255 f  lcd/state[0]_i_3/O
                         net (fo=2, routed)           0.347     1.602    lcd/state[0]_i_3_n_0
    SLICE_X6Y44          LUT6 (Prop_lut6_I1_O)        0.045     1.647 r  lcd/state[0]_i_1/O
                         net (fo=1, routed)           0.000     1.647    lcd/state[0]_i_1_n_0
    SLICE_X6Y44          FDRE                                         r  lcd/state_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=170, routed)         0.864     2.054    lcd/clk_IBUF_BUFG
    SLICE_X6Y44          FDRE                                         r  lcd/state_reg[0]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            lcd/state_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.804ns  (logic 0.412ns (22.860%)  route 1.392ns (77.140%))
  Logic Levels:           4  (IBUF=1 LUT4=1 LUT6=2)
  Clock Path Skew:        2.054ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.054ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P6                                                0.000     0.000 r  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    P6                   IBUF (Prop_ibuf_I_O)         0.277     0.277 r  rst_IBUF_inst/O
                         net (fo=12, routed)          0.933     1.210    lcd/rst_IBUF
    SLICE_X6Y41          LUT4 (Prop_lut4_I3_O)        0.045     1.255 f  lcd/state[0]_i_3/O
                         net (fo=2, routed)           0.314     1.569    lcd/state[0]_i_3_n_0
    SLICE_X6Y43          LUT6 (Prop_lut6_I0_O)        0.045     1.614 r  lcd/state[1]_i_5/O
                         net (fo=1, routed)           0.145     1.759    lcd/state[1]_i_5_n_0
    SLICE_X6Y44          LUT6 (Prop_lut6_I3_O)        0.045     1.804 r  lcd/state[1]_i_1/O
                         net (fo=1, routed)           0.000     1.804    lcd/state[1]_i_1_n_0
    SLICE_X6Y44          FDRE                                         r  lcd/state_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=170, routed)         0.864     2.054    lcd/clk_IBUF_BUFG
    SLICE_X6Y44          FDRE                                         r  lcd/state_reg[1]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            rgb_hs_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        2.183ns  (logic 0.322ns (14.771%)  route 1.860ns (85.229%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        2.047ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.047ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P6                                                0.000     0.000 r  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    P6                   IBUF (Prop_ibuf_I_O)         0.277     0.277 r  rst_IBUF_inst/O
                         net (fo=12, routed)          1.860     2.138    rst_IBUF
    SLICE_X63Y65         LUT6 (Prop_lut6_I0_O)        0.045     2.183 r  rgb_hs[1]_i_1/O
                         net (fo=1, routed)           0.000     2.183    rgb_hs[1]_i_1_n_0
    SLICE_X63Y65         FDRE                                         r  rgb_hs_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=170, routed)         0.857     2.047    clk_IBUF_BUFG
    SLICE_X63Y65         FDRE                                         r  rgb_hs_reg[1]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            rgb_hs_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        2.231ns  (logic 0.322ns (14.450%)  route 1.909ns (85.550%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        2.047ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.047ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P6                                                0.000     0.000 r  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    P6                   IBUF (Prop_ibuf_I_O)         0.277     0.277 r  rst_IBUF_inst/O
                         net (fo=12, routed)          1.909     2.186    rst_IBUF
    SLICE_X63Y65         LUT6 (Prop_lut6_I0_O)        0.045     2.231 r  rgb_hs[2]_i_1/O
                         net (fo=1, routed)           0.000     2.231    rgb_hs[2]_i_1_n_0
    SLICE_X63Y65         FDRE                                         r  rgb_hs_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=170, routed)         0.857     2.047    clk_IBUF_BUFG
    SLICE_X63Y65         FDRE                                         r  rgb_hs_reg[2]/C

Slack:                    inf
  Source:                 key_ls[4]
                            (input port)
  Destination:            switch_state_reg[1][4]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        2.273ns  (logic 0.289ns (12.705%)  route 1.984ns (87.295%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.051ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.051ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R8                                                0.000     0.000 r  key_ls[4] (IN)
                         net (fo=0)                   0.000     0.000    key_ls[4]
    R8                   IBUF (Prop_ibuf_I_O)         0.289     0.289 r  key_ls_IBUF[4]_inst/O
                         net (fo=5, routed)           1.984     2.273    key_ls_IBUF[4]
    SLICE_X63Y61         FDRE                                         r  switch_state_reg[1][4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=170, routed)         0.861     2.051    clk_IBUF_BUFG
    SLICE_X63Y61         FDRE                                         r  switch_state_reg[1][4]/C

Slack:                    inf
  Source:                 key_ls[4]
                            (input port)
  Destination:            switch_state_reg[3][4]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        2.279ns  (logic 0.289ns (12.672%)  route 1.990ns (87.328%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.051ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.051ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R8                                                0.000     0.000 r  key_ls[4] (IN)
                         net (fo=0)                   0.000     0.000    key_ls[4]
    R8                   IBUF (Prop_ibuf_I_O)         0.289     0.289 r  key_ls_IBUF[4]_inst/O
                         net (fo=5, routed)           1.990     2.279    key_ls_IBUF[4]
    SLICE_X62Y61         FDRE                                         r  switch_state_reg[3][4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=170, routed)         0.861     2.051    clk_IBUF_BUFG
    SLICE_X62Y61         FDRE                                         r  switch_state_reg[3][4]/C

Slack:                    inf
  Source:                 key_ls[1]
                            (input port)
  Destination:            switch_state_reg[0][1]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        2.285ns  (logic 0.284ns (12.410%)  route 2.002ns (87.590%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.047ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.047ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T7                                                0.000     0.000 r  key_ls[1] (IN)
                         net (fo=0)                   0.000     0.000    key_ls[1]
    T7                   IBUF (Prop_ibuf_I_O)         0.284     0.284 r  key_ls_IBUF[1]_inst/O
                         net (fo=5, routed)           2.002     2.285    key_ls_IBUF[1]
    SLICE_X61Y62         FDRE                                         r  switch_state_reg[0][1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=170, routed)         0.858     2.047    clk_IBUF_BUFG
    SLICE_X61Y62         FDRE                                         r  switch_state_reg[0][1]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            rgb_hs_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        2.293ns  (logic 0.322ns (14.060%)  route 1.971ns (85.940%))
  Logic Levels:           2  (IBUF=1 LUT4=1)
  Clock Path Skew:        2.047ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.047ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P6                                                0.000     0.000 r  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    P6                   IBUF (Prop_ibuf_I_O)         0.277     0.277 r  rst_IBUF_inst/O
                         net (fo=12, routed)          1.971     2.248    rst_IBUF
    SLICE_X63Y65         LUT4 (Prop_lut4_I0_O)        0.045     2.293 r  rgb_hs[0]_i_1/O
                         net (fo=1, routed)           0.000     2.293    rgb_hs[0]_i_1_n_0
    SLICE_X63Y65         FDRE                                         r  rgb_hs_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=170, routed)         0.857     2.047    clk_IBUF_BUFG
    SLICE_X63Y65         FDRE                                         r  rgb_hs_reg[0]/C

Slack:                    inf
  Source:                 key_ls[0]
                            (input port)
  Destination:            switch_state_reg[0][0]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        2.296ns  (logic 0.281ns (12.250%)  route 2.015ns (87.750%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.047ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.047ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T8                                                0.000     0.000 r  key_ls[0] (IN)
                         net (fo=0)                   0.000     0.000    key_ls[0]
    T8                   IBUF (Prop_ibuf_I_O)         0.281     0.281 r  key_ls_IBUF[0]_inst/O
                         net (fo=5, routed)           2.015     2.296    key_ls_IBUF[0]
    SLICE_X61Y62         FDRE                                         r  switch_state_reg[0][0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=170, routed)         0.858     2.047    clk_IBUF_BUFG
    SLICE_X61Y62         FDRE                                         r  switch_state_reg[0][0]/C





