<dec f='llvm/llvm/lib/Target/RISCV/RISCVRegisterBankInfo.h' l='34' type='void llvm::RISCVRegisterBankInfo::RISCVRegisterBankInfo(const llvm::TargetRegisterInfo &amp; TRI)'/>
<def f='llvm/llvm/lib/Target/RISCV/RISCVRegisterBankInfo.cpp' l='25' ll='26' type='void llvm::RISCVRegisterBankInfo::RISCVRegisterBankInfo(const llvm::TargetRegisterInfo &amp; TRI)'/>
<use f='llvm/llvm/lib/Target/RISCV/RISCVSubtarget.cpp' l='63' u='c' c='_ZN4llvm14RISCVSubtargetC1ERKNS_6TripleENS_9StringRefES4_S4_S4_RKNS_13TargetMachineE'/>
