

================================================================
== Vitis HLS Report for 'load_misc_weights'
================================================================
* Date:           Wed Apr 14 18:37:07 2021

* Version:        2020.2 (Build 3064766 on Wed Nov 18 09:12:47 MST 2020)
* Project:        project_1
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: virtexuplus
* Target device:  xcu280-fsvh2892-2L-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  7.300 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-------+-------+---------+
    |  Latency (cycles) |  Latency (absolute) |    Interval   | Pipeline|
    |   min   |   max   |    min   |    max   |  min  |  max  |   Type  |
    +---------+---------+----------+----------+-------+-------+---------+
    |    71744|    71744|  0.717 ms|  0.717 ms|  71744|  71744|     none|
    +---------+---------+----------+----------+-------+-------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------------------------------+---------+---------+----------+-----------+-----------+-------+----------+
        |                                     |  Latency (cycles) | Iteration|  Initiation Interval  |  Trip |          |
        |              Loop Name              |   min   |   max   |  Latency |  achieved |   target  | Count | Pipelined|
        +-------------------------------------+---------+---------+----------+-----------+-----------+-------+----------+
        |- VITIS_LOOP_356_1                   |        6|        6|         3|          1|          1|      5|       yes|
        |- VITIS_LOOP_362_3                   |      301|      301|         3|          1|          1|    300|       yes|
        |- VITIS_LOOP_367_4_VITIS_LOOP_368_5  |    51902|    51902|         4|          1|          1|  51900|       yes|
        |- VITIS_LOOP_373_6_VITIS_LOOP_374_7  |    19502|    19502|         4|          1|          1|  19500|       yes|
        +-------------------------------------+---------+---------+----------+-----------+-----------+-------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 3
  * Pipeline-1: initiation interval (II) = 1, depth = 3
  * Pipeline-2: initiation interval (II) = 1, depth = 4
  * Pipeline-3: initiation interval (II) = 1, depth = 4


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 44
* Pipeline : 4
  Pipeline-0 : II = 1, D = 3, States = { 8 9 10 }
  Pipeline-1 : II = 1, D = 3, States = { 19 20 21 }
  Pipeline-2 : II = 1, D = 4, States = { 29 30 31 32 }
  Pipeline-3 : II = 1, D = 4, States = { 40 41 42 43 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 11 9 
9 --> 10 
10 --> 8 
11 --> 12 
12 --> 13 
13 --> 14 
14 --> 15 
15 --> 16 
16 --> 17 
17 --> 18 
18 --> 19 
19 --> 22 20 
20 --> 21 
21 --> 19 
22 --> 23 
23 --> 24 
24 --> 25 
25 --> 26 
26 --> 27 
27 --> 28 
28 --> 29 
29 --> 33 30 
30 --> 31 
31 --> 32 
32 --> 29 
33 --> 34 
34 --> 35 
35 --> 36 
36 --> 37 
37 --> 38 
38 --> 39 
39 --> 40 
40 --> 44 41 
41 --> 42 
42 --> 43 
43 --> 40 
44 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 7.30>
ST_1 : Operation 45 [1/1] (0.00ns)   --->   "%eps_in_read = read i64 @_ssdm_op_Read.ap_auto.i64, i64 %eps_in" [GIN_compute.cpp:349]   --->   Operation 45 'read' 'eps_in_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 46 [1/1] (0.00ns)   --->   "%trunc_ln = partselect i62 @_ssdm_op_PartSelect.i62.i64.i32.i32, i64 %eps_in_read, i32 2, i32 63" [GIN_compute.cpp:356]   --->   Operation 46 'partselect' 'trunc_ln' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 47 [1/1] (0.00ns)   --->   "%sext_ln356 = sext i62 %trunc_ln" [GIN_compute.cpp:356]   --->   Operation 47 'sext' 'sext_ln356' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 48 [1/1] (0.00ns)   --->   "%mem_addr = getelementptr i32 %mem, i64 %sext_ln356" [GIN_compute.cpp:356]   --->   Operation 48 'getelementptr' 'mem_addr' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 49 [7/7] (7.30ns)   --->   "%empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %mem_addr, i32 5" [GIN_compute.cpp:356]   --->   Operation 49 'readreq' 'empty' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 2 <SV = 1> <Delay = 7.30>
ST_2 : Operation 50 [6/7] (7.30ns)   --->   "%empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %mem_addr, i32 5" [GIN_compute.cpp:356]   --->   Operation 50 'readreq' 'empty' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 3 <SV = 2> <Delay = 7.30>
ST_3 : Operation 51 [5/7] (7.30ns)   --->   "%empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %mem_addr, i32 5" [GIN_compute.cpp:356]   --->   Operation 51 'readreq' 'empty' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 4 <SV = 3> <Delay = 7.30>
ST_4 : Operation 52 [4/7] (7.30ns)   --->   "%empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %mem_addr, i32 5" [GIN_compute.cpp:356]   --->   Operation 52 'readreq' 'empty' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 5 <SV = 4> <Delay = 7.30>
ST_5 : Operation 53 [3/7] (7.30ns)   --->   "%empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %mem_addr, i32 5" [GIN_compute.cpp:356]   --->   Operation 53 'readreq' 'empty' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 6 <SV = 5> <Delay = 7.30>
ST_6 : Operation 54 [2/7] (7.30ns)   --->   "%empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %mem_addr, i32 5" [GIN_compute.cpp:356]   --->   Operation 54 'readreq' 'empty' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 7 <SV = 6> <Delay = 7.30>
ST_7 : Operation 55 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %edge_embedding_table_V, i64 666, i64 24, i64 18446744073709551615"   --->   Operation 55 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 56 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %node_embedding_table_V, i64 666, i64 24, i64 18446744073709551615"   --->   Operation 56 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 57 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %mem, void @empty_12, i32 0, i32 0, void @empty_39, i32 0, i32 100000, void @empty_13, void @empty_14, void @empty_39, i32 16, i32 16, i32 16, i32 16, void @empty_39, void @empty_39"   --->   Operation 57 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 58 [1/1] (0.00ns)   --->   "%edge_embedding_table_in_read = read i64 @_ssdm_op_Read.ap_auto.i64, i64 %edge_embedding_table_in" [GIN_compute.cpp:349]   --->   Operation 58 'read' 'edge_embedding_table_in_read' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 59 [1/1] (0.00ns)   --->   "%node_embedding_table_in_read = read i64 @_ssdm_op_Read.ap_auto.i64, i64 %node_embedding_table_in" [GIN_compute.cpp:349]   --->   Operation 59 'read' 'node_embedding_table_in_read' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 60 [1/1] (0.00ns)   --->   "%graph_pred_bias_in_read = read i64 @_ssdm_op_Read.ap_auto.i64, i64 %graph_pred_bias_in" [GIN_compute.cpp:349]   --->   Operation 60 'read' 'graph_pred_bias_in_read' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 61 [1/1] (0.00ns)   --->   "%graph_pred_weight_in_read = read i64 @_ssdm_op_Read.ap_auto.i64, i64 %graph_pred_weight_in" [GIN_compute.cpp:349]   --->   Operation 61 'read' 'graph_pred_weight_in_read' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 62 [1/7] (7.30ns)   --->   "%empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %mem_addr, i32 5" [GIN_compute.cpp:356]   --->   Operation 62 'readreq' 'empty' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_7 : Operation 63 [1/1] (0.38ns)   --->   "%br_ln356 = br void" [GIN_compute.cpp:356]   --->   Operation 63 'br' 'br_ln356' <Predicate = true> <Delay = 0.38>

State 8 <SV = 7> <Delay = 0.57>
ST_8 : Operation 64 [1/1] (0.00ns)   --->   "%i = phi i3 %add_ln356, void %.split13, i3 0, void" [GIN_compute.cpp:356]   --->   Operation 64 'phi' 'i' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 65 [1/1] (0.57ns)   --->   "%add_ln356 = add i3 %i, i3 1" [GIN_compute.cpp:356]   --->   Operation 65 'add' 'add_ln356' <Predicate = true> <Delay = 0.57> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 66 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 66 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 67 [1/1] (0.49ns)   --->   "%icmp_ln356 = icmp_eq  i3 %i, i3 5" [GIN_compute.cpp:356]   --->   Operation 67 'icmp' 'icmp_ln356' <Predicate = true> <Delay = 0.49> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.59> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 68 [1/1] (0.00ns)   --->   "%empty_66 = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 5, i64 5, i64 5"   --->   Operation 68 'speclooptripcount' 'empty_66' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 69 [1/1] (0.00ns)   --->   "%br_ln356 = br i1 %icmp_ln356, void %.split13, void" [GIN_compute.cpp:356]   --->   Operation 69 'br' 'br_ln356' <Predicate = true> <Delay = 0.00>

State 9 <SV = 8> <Delay = 7.30>
ST_9 : Operation 70 [1/1] (7.30ns)   --->   "%mem_addr_read = read i32 @_ssdm_op_Read.m_axi.p1i32, i32 %mem_addr" [GIN_compute.cpp:357]   --->   Operation 70 'read' 'mem_addr_read' <Predicate = (!icmp_ln356)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 10 <SV = 9> <Delay = 0.69>
ST_10 : Operation 71 [1/1] (0.00ns)   --->   "%i_cast = zext i3 %i" [GIN_compute.cpp:356]   --->   Operation 71 'zext' 'i_cast' <Predicate = (!icmp_ln356)> <Delay = 0.00>
ST_10 : Operation 72 [1/1] (0.00ns)   --->   "%specloopname_ln356 = specloopname void @_ssdm_op_SpecLoopName, void @empty_26" [GIN_compute.cpp:356]   --->   Operation 72 'specloopname' 'specloopname_ln356' <Predicate = (!icmp_ln356)> <Delay = 0.00>
ST_10 : Operation 73 [1/1] (0.00ns)   --->   "%mlp_eps_V_addr = getelementptr i32 %mlp_eps_V, i64 0, i64 %i_cast" [GIN_compute.cpp:357]   --->   Operation 73 'getelementptr' 'mlp_eps_V_addr' <Predicate = (!icmp_ln356)> <Delay = 0.00>
ST_10 : Operation 74 [1/1] (0.69ns)   --->   "%store_ln357 = store i32 %mem_addr_read, i3 %mlp_eps_V_addr" [GIN_compute.cpp:357]   --->   Operation 74 'store' 'store_ln357' <Predicate = (!icmp_ln356)> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 5> <RAM>
ST_10 : Operation 75 [1/1] (0.00ns)   --->   "%br_ln0 = br void"   --->   Operation 75 'br' 'br_ln0' <Predicate = (!icmp_ln356)> <Delay = 0.00>

State 11 <SV = 8> <Delay = 7.30>
ST_11 : Operation 76 [1/1] (0.00ns)   --->   "%trunc_ln2 = partselect i62 @_ssdm_op_PartSelect.i62.i64.i32.i32, i64 %graph_pred_bias_in_read, i32 2, i32 63" [GIN_compute.cpp:361]   --->   Operation 76 'partselect' 'trunc_ln2' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 77 [1/1] (0.00ns)   --->   "%sext_ln361 = sext i62 %trunc_ln2" [GIN_compute.cpp:361]   --->   Operation 77 'sext' 'sext_ln361' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 78 [1/1] (0.00ns)   --->   "%mem_addr_4 = getelementptr i32 %mem, i64 %sext_ln361" [GIN_compute.cpp:361]   --->   Operation 78 'getelementptr' 'mem_addr_4' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 79 [7/7] (7.30ns)   --->   "%mem_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %mem_addr_4, i32 1" [GIN_compute.cpp:361]   --->   Operation 79 'readreq' 'mem_load_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_11 : Operation 80 [1/1] (0.00ns)   --->   "%trunc_ln3 = partselect i62 @_ssdm_op_PartSelect.i62.i64.i32.i32, i64 %graph_pred_weight_in_read, i32 2, i32 63" [GIN_compute.cpp:362]   --->   Operation 80 'partselect' 'trunc_ln3' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 81 [1/1] (0.00ns)   --->   "%sext_ln362 = sext i62 %trunc_ln3" [GIN_compute.cpp:362]   --->   Operation 81 'sext' 'sext_ln362' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 82 [1/1] (0.00ns)   --->   "%mem_addr_5 = getelementptr i32 %mem, i64 %sext_ln362" [GIN_compute.cpp:362]   --->   Operation 82 'getelementptr' 'mem_addr_5' <Predicate = true> <Delay = 0.00>

State 12 <SV = 9> <Delay = 7.30>
ST_12 : Operation 83 [6/7] (7.30ns)   --->   "%mem_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %mem_addr_4, i32 1" [GIN_compute.cpp:361]   --->   Operation 83 'readreq' 'mem_load_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_12 : Operation 84 [7/7] (7.30ns)   --->   "%empty_67 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %mem_addr_5, i32 300" [GIN_compute.cpp:362]   --->   Operation 84 'readreq' 'empty_67' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 13 <SV = 10> <Delay = 7.30>
ST_13 : Operation 85 [5/7] (7.30ns)   --->   "%mem_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %mem_addr_4, i32 1" [GIN_compute.cpp:361]   --->   Operation 85 'readreq' 'mem_load_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_13 : Operation 86 [6/7] (7.30ns)   --->   "%empty_67 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %mem_addr_5, i32 300" [GIN_compute.cpp:362]   --->   Operation 86 'readreq' 'empty_67' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 14 <SV = 11> <Delay = 7.30>
ST_14 : Operation 87 [4/7] (7.30ns)   --->   "%mem_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %mem_addr_4, i32 1" [GIN_compute.cpp:361]   --->   Operation 87 'readreq' 'mem_load_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_14 : Operation 88 [5/7] (7.30ns)   --->   "%empty_67 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %mem_addr_5, i32 300" [GIN_compute.cpp:362]   --->   Operation 88 'readreq' 'empty_67' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 15 <SV = 12> <Delay = 7.30>
ST_15 : Operation 89 [3/7] (7.30ns)   --->   "%mem_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %mem_addr_4, i32 1" [GIN_compute.cpp:361]   --->   Operation 89 'readreq' 'mem_load_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_15 : Operation 90 [4/7] (7.30ns)   --->   "%empty_67 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %mem_addr_5, i32 300" [GIN_compute.cpp:362]   --->   Operation 90 'readreq' 'empty_67' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 16 <SV = 13> <Delay = 7.30>
ST_16 : Operation 91 [2/7] (7.30ns)   --->   "%mem_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %mem_addr_4, i32 1" [GIN_compute.cpp:361]   --->   Operation 91 'readreq' 'mem_load_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_16 : Operation 92 [3/7] (7.30ns)   --->   "%empty_67 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %mem_addr_5, i32 300" [GIN_compute.cpp:362]   --->   Operation 92 'readreq' 'empty_67' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 17 <SV = 14> <Delay = 7.30>
ST_17 : Operation 93 [1/7] (7.30ns)   --->   "%mem_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %mem_addr_4, i32 1" [GIN_compute.cpp:361]   --->   Operation 93 'readreq' 'mem_load_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_17 : Operation 94 [2/7] (7.30ns)   --->   "%empty_67 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %mem_addr_5, i32 300" [GIN_compute.cpp:362]   --->   Operation 94 'readreq' 'empty_67' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 18 <SV = 15> <Delay = 7.30>
ST_18 : Operation 95 [1/1] (7.30ns)   --->   "%mem_addr_4_read = read i32 @_ssdm_op_Read.m_axi.i32P1A, i32 %mem_addr_4" [GIN_compute.cpp:361]   --->   Operation 95 'read' 'mem_addr_4_read' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_18 : Operation 96 [1/1] (0.00ns)   --->   "%store_ln361 = store i32 %mem_addr_4_read, i32 %graph_pred_bias_V_0" [GIN_compute.cpp:361]   --->   Operation 96 'store' 'store_ln361' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 97 [1/7] (7.30ns)   --->   "%empty_67 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %mem_addr_5, i32 300" [GIN_compute.cpp:362]   --->   Operation 97 'readreq' 'empty_67' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_18 : Operation 98 [1/1] (0.38ns)   --->   "%br_ln362 = br void" [GIN_compute.cpp:362]   --->   Operation 98 'br' 'br_ln362' <Predicate = true> <Delay = 0.38>

State 19 <SV = 16> <Delay = 0.71>
ST_19 : Operation 99 [1/1] (0.00ns)   --->   "%dim_in = phi i9 %add_ln362, void %.split11, i9 0, void" [GIN_compute.cpp:362]   --->   Operation 99 'phi' 'dim_in' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 100 [1/1] (0.71ns)   --->   "%add_ln362 = add i9 %dim_in, i9 1" [GIN_compute.cpp:362]   --->   Operation 100 'add' 'add_ln362' <Predicate = true> <Delay = 0.71> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 101 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 101 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 102 [1/1] (0.59ns)   --->   "%icmp_ln362 = icmp_eq  i9 %dim_in, i9 300" [GIN_compute.cpp:362]   --->   Operation 102 'icmp' 'icmp_ln362' <Predicate = true> <Delay = 0.59> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.59> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 103 [1/1] (0.00ns)   --->   "%empty_68 = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 300, i64 300, i64 300"   --->   Operation 103 'speclooptripcount' 'empty_68' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 104 [1/1] (0.00ns)   --->   "%br_ln362 = br i1 %icmp_ln362, void %.split11, void" [GIN_compute.cpp:362]   --->   Operation 104 'br' 'br_ln362' <Predicate = true> <Delay = 0.00>

State 20 <SV = 17> <Delay = 7.30>
ST_20 : Operation 105 [1/1] (7.30ns)   --->   "%mem_addr_5_read = read i32 @_ssdm_op_Read.m_axi.p1i32, i32 %mem_addr_5" [GIN_compute.cpp:363]   --->   Operation 105 'read' 'mem_addr_5_read' <Predicate = (!icmp_ln362)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 21 <SV = 18> <Delay = 1.19>
ST_21 : Operation 106 [1/1] (0.00ns)   --->   "%dim_in_cast = zext i9 %dim_in" [GIN_compute.cpp:362]   --->   Operation 106 'zext' 'dim_in_cast' <Predicate = (!icmp_ln362)> <Delay = 0.00>
ST_21 : Operation 107 [1/1] (0.00ns)   --->   "%graph_pred_weights_V_addr = getelementptr i32 %graph_pred_weights_V, i64 0, i64 %dim_in_cast" [GIN_compute.cpp:363]   --->   Operation 107 'getelementptr' 'graph_pred_weights_V_addr' <Predicate = (!icmp_ln362)> <Delay = 0.00>
ST_21 : Operation 108 [1/1] (0.00ns)   --->   "%specloopname_ln362 = specloopname void @_ssdm_op_SpecLoopName, void @empty_44" [GIN_compute.cpp:362]   --->   Operation 108 'specloopname' 'specloopname_ln362' <Predicate = (!icmp_ln362)> <Delay = 0.00>
ST_21 : Operation 109 [1/1] (1.19ns)   --->   "%store_ln363 = store i32 %mem_addr_5_read, i9 %graph_pred_weights_V_addr" [GIN_compute.cpp:363]   --->   Operation 109 'store' 'store_ln363' <Predicate = (!icmp_ln362)> <Delay = 1.19> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.19> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 300> <RAM>
ST_21 : Operation 110 [1/1] (0.00ns)   --->   "%br_ln0 = br void"   --->   Operation 110 'br' 'br_ln0' <Predicate = (!icmp_ln362)> <Delay = 0.00>

State 22 <SV = 17> <Delay = 7.30>
ST_22 : Operation 111 [1/1] (0.00ns)   --->   "%trunc_ln4 = partselect i62 @_ssdm_op_PartSelect.i62.i64.i32.i32, i64 %node_embedding_table_in_read, i32 2, i32 63" [GIN_compute.cpp:367]   --->   Operation 111 'partselect' 'trunc_ln4' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 112 [1/1] (0.00ns)   --->   "%sext_ln367 = sext i62 %trunc_ln4" [GIN_compute.cpp:367]   --->   Operation 112 'sext' 'sext_ln367' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 113 [1/1] (0.00ns)   --->   "%mem_addr_6 = getelementptr i32 %mem, i64 %sext_ln367" [GIN_compute.cpp:367]   --->   Operation 113 'getelementptr' 'mem_addr_6' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 114 [7/7] (7.30ns)   --->   "%empty_69 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %mem_addr_6, i32 51900" [GIN_compute.cpp:367]   --->   Operation 114 'readreq' 'empty_69' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 23 <SV = 18> <Delay = 7.30>
ST_23 : Operation 115 [6/7] (7.30ns)   --->   "%empty_69 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %mem_addr_6, i32 51900" [GIN_compute.cpp:367]   --->   Operation 115 'readreq' 'empty_69' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 24 <SV = 19> <Delay = 7.30>
ST_24 : Operation 116 [5/7] (7.30ns)   --->   "%empty_69 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %mem_addr_6, i32 51900" [GIN_compute.cpp:367]   --->   Operation 116 'readreq' 'empty_69' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 25 <SV = 20> <Delay = 7.30>
ST_25 : Operation 117 [4/7] (7.30ns)   --->   "%empty_69 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %mem_addr_6, i32 51900" [GIN_compute.cpp:367]   --->   Operation 117 'readreq' 'empty_69' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 26 <SV = 21> <Delay = 7.30>
ST_26 : Operation 118 [3/7] (7.30ns)   --->   "%empty_69 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %mem_addr_6, i32 51900" [GIN_compute.cpp:367]   --->   Operation 118 'readreq' 'empty_69' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 27 <SV = 22> <Delay = 7.30>
ST_27 : Operation 119 [2/7] (7.30ns)   --->   "%empty_69 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %mem_addr_6, i32 51900" [GIN_compute.cpp:367]   --->   Operation 119 'readreq' 'empty_69' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 28 <SV = 23> <Delay = 7.30>
ST_28 : Operation 120 [1/7] (7.30ns)   --->   "%empty_69 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %mem_addr_6, i32 51900" [GIN_compute.cpp:367]   --->   Operation 120 'readreq' 'empty_69' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_28 : Operation 121 [1/1] (0.38ns)   --->   "%br_ln367 = br void" [GIN_compute.cpp:367]   --->   Operation 121 'br' 'br_ln367' <Predicate = true> <Delay = 0.38>

State 29 <SV = 24> <Delay = 2.00>
ST_29 : Operation 122 [1/1] (0.00ns)   --->   "%indvar_flatten = phi i16 0, void, i16 %add_ln367_1, void %.split9" [GIN_compute.cpp:367]   --->   Operation 122 'phi' 'indvar_flatten' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 123 [1/1] (0.00ns)   --->   "%i_1 = phi i8 0, void, i8 %select_ln367_1, void %.split9" [GIN_compute.cpp:367]   --->   Operation 123 'phi' 'i_1' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 124 [1/1] (0.00ns)   --->   "%dim = phi i9 0, void, i9 %add_ln368, void %.split9" [GIN_compute.cpp:368]   --->   Operation 124 'phi' 'dim' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 125 [1/1] (0.78ns)   --->   "%add_ln367_1 = add i16 %indvar_flatten, i16 1" [GIN_compute.cpp:367]   --->   Operation 125 'add' 'add_ln367_1' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 126 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 126 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 127 [1/1] (0.67ns)   --->   "%icmp_ln367 = icmp_eq  i16 %indvar_flatten, i16 51900" [GIN_compute.cpp:367]   --->   Operation 127 'icmp' 'icmp_ln367' <Predicate = true> <Delay = 0.67> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.59> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 128 [1/1] (0.00ns)   --->   "%br_ln367 = br i1 %icmp_ln367, void %.split9, void" [GIN_compute.cpp:367]   --->   Operation 128 'br' 'br_ln367' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 129 [1/1] (0.70ns)   --->   "%add_ln367 = add i8 %i_1, i8 1" [GIN_compute.cpp:367]   --->   Operation 129 'add' 'add_ln367' <Predicate = (!icmp_ln367)> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 130 [1/1] (0.59ns)   --->   "%icmp_ln368 = icmp_eq  i9 %dim, i9 300" [GIN_compute.cpp:368]   --->   Operation 130 'icmp' 'icmp_ln368' <Predicate = (!icmp_ln367)> <Delay = 0.59> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.59> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 131 [1/1] (0.30ns)   --->   "%select_ln367 = select i1 %icmp_ln368, i9 0, i9 %dim" [GIN_compute.cpp:367]   --->   Operation 131 'select' 'select_ln367' <Predicate = (!icmp_ln367)> <Delay = 0.30> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.30> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_29 : Operation 132 [1/1] (0.30ns)   --->   "%select_ln367_1 = select i1 %icmp_ln368, i8 %add_ln367, i8 %i_1" [GIN_compute.cpp:367]   --->   Operation 132 'select' 'select_ln367_1' <Predicate = (!icmp_ln367)> <Delay = 0.30> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.30> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_29 : Operation 133 [1/1] (0.00ns)   --->   "%select_ln367_1_cast = zext i8 %select_ln367_1" [GIN_compute.cpp:367]   --->   Operation 133 'zext' 'select_ln367_1_cast' <Predicate = (!icmp_ln367)> <Delay = 0.00>
ST_29 : Operation 134 [3/3] (0.99ns) (grouped into DSP with root node add_ln369)   --->   "%mul_ln369 = mul i16 %select_ln367_1_cast, i16 300" [GIN_compute.cpp:367]   --->   Operation 134 'mul' 'mul_ln369' <Predicate = (!icmp_ln367)> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_29 : Operation 135 [1/1] (0.71ns)   --->   "%add_ln368 = add i9 %select_ln367, i9 1" [GIN_compute.cpp:368]   --->   Operation 135 'add' 'add_ln368' <Predicate = (!icmp_ln367)> <Delay = 0.71> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 30 <SV = 25> <Delay = 0.99>
ST_30 : Operation 136 [2/3] (0.99ns) (grouped into DSP with root node add_ln369)   --->   "%mul_ln369 = mul i16 %select_ln367_1_cast, i16 300" [GIN_compute.cpp:367]   --->   Operation 136 'mul' 'mul_ln369' <Predicate = (!icmp_ln367)> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 31 <SV = 26> <Delay = 7.30>
ST_31 : Operation 137 [1/3] (0.00ns) (grouped into DSP with root node add_ln369)   --->   "%mul_ln369 = mul i16 %select_ln367_1_cast, i16 300" [GIN_compute.cpp:367]   --->   Operation 137 'mul' 'mul_ln369' <Predicate = (!icmp_ln367)> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_31 : Operation 138 [1/1] (0.00ns)   --->   "%zext_ln369 = zext i9 %select_ln367" [GIN_compute.cpp:369]   --->   Operation 138 'zext' 'zext_ln369' <Predicate = (!icmp_ln367)> <Delay = 0.00>
ST_31 : Operation 139 [2/2] (0.64ns) (root node of the DSP)   --->   "%add_ln369 = add i16 %mul_ln369, i16 %zext_ln369" [GIN_compute.cpp:369]   --->   Operation 139 'add' 'add_ln369' <Predicate = (!icmp_ln367)> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_31 : Operation 140 [1/1] (7.30ns)   --->   "%mem_addr_6_read = read i32 @_ssdm_op_Read.m_axi.p1i32, i32 %mem_addr_6" [GIN_compute.cpp:369]   --->   Operation 140 'read' 'mem_addr_6_read' <Predicate = (!icmp_ln367)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 32 <SV = 27> <Delay = 2.68>
ST_32 : Operation 141 [1/1] (0.00ns)   --->   "%specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @VITIS_LOOP_367_4_VITIS_LOOP_368_5_str"   --->   Operation 141 'specloopname' 'specloopname_ln0' <Predicate = (!icmp_ln367)> <Delay = 0.00>
ST_32 : Operation 142 [1/1] (0.00ns)   --->   "%empty_70 = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 51900, i64 51900, i64 51900"   --->   Operation 142 'speclooptripcount' 'empty_70' <Predicate = (!icmp_ln367)> <Delay = 0.00>
ST_32 : Operation 143 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 143 'specpipeline' 'specpipeline_ln0' <Predicate = (!icmp_ln367)> <Delay = 0.00>
ST_32 : Operation 144 [1/2] (0.64ns) (root node of the DSP)   --->   "%add_ln369 = add i16 %mul_ln369, i16 %zext_ln369" [GIN_compute.cpp:369]   --->   Operation 144 'add' 'add_ln369' <Predicate = (!icmp_ln367)> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_32 : Operation 145 [1/1] (0.00ns)   --->   "%zext_ln369_1 = zext i16 %add_ln369" [GIN_compute.cpp:369]   --->   Operation 145 'zext' 'zext_ln369_1' <Predicate = (!icmp_ln367)> <Delay = 0.00>
ST_32 : Operation 146 [1/1] (0.00ns)   --->   "%node_embedding_table_V_addr = getelementptr i32 %node_embedding_table_V, i64 0, i64 %zext_ln369_1" [GIN_compute.cpp:369]   --->   Operation 146 'getelementptr' 'node_embedding_table_V_addr' <Predicate = (!icmp_ln367)> <Delay = 0.00>
ST_32 : Operation 147 [1/1] (0.00ns)   --->   "%specloopname_ln368 = specloopname void @_ssdm_op_SpecLoopName, void @empty_40" [GIN_compute.cpp:368]   --->   Operation 147 'specloopname' 'specloopname_ln368' <Predicate = (!icmp_ln367)> <Delay = 0.00>
ST_32 : Operation 148 [1/1] (2.03ns)   --->   "%store_ln369 = store i32 %mem_addr_6_read, i16 %node_embedding_table_V_addr" [GIN_compute.cpp:369]   --->   Operation 148 'store' 'store_ln369' <Predicate = (!icmp_ln367)> <Delay = 2.03> <CoreInst = "RAM_2P_URAM">   --->   Core 95 'RAM_2P_URAM' <Latency = 1> <II = 1> <Delay = 2.03> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 51900> <RAM>
ST_32 : Operation 149 [1/1] (0.00ns)   --->   "%br_ln0 = br void"   --->   Operation 149 'br' 'br_ln0' <Predicate = (!icmp_ln367)> <Delay = 0.00>

State 33 <SV = 25> <Delay = 7.30>
ST_33 : Operation 150 [1/1] (0.00ns)   --->   "%trunc_ln5 = partselect i62 @_ssdm_op_PartSelect.i62.i64.i32.i32, i64 %edge_embedding_table_in_read, i32 2, i32 63" [GIN_compute.cpp:373]   --->   Operation 150 'partselect' 'trunc_ln5' <Predicate = true> <Delay = 0.00>
ST_33 : Operation 151 [1/1] (0.00ns)   --->   "%sext_ln373 = sext i62 %trunc_ln5" [GIN_compute.cpp:373]   --->   Operation 151 'sext' 'sext_ln373' <Predicate = true> <Delay = 0.00>
ST_33 : Operation 152 [1/1] (0.00ns)   --->   "%mem_addr_7 = getelementptr i32 %mem, i64 %sext_ln373" [GIN_compute.cpp:373]   --->   Operation 152 'getelementptr' 'mem_addr_7' <Predicate = true> <Delay = 0.00>
ST_33 : Operation 153 [7/7] (7.30ns)   --->   "%empty_71 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %mem_addr_7, i32 19500" [GIN_compute.cpp:373]   --->   Operation 153 'readreq' 'empty_71' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 34 <SV = 26> <Delay = 7.30>
ST_34 : Operation 154 [6/7] (7.30ns)   --->   "%empty_71 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %mem_addr_7, i32 19500" [GIN_compute.cpp:373]   --->   Operation 154 'readreq' 'empty_71' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 35 <SV = 27> <Delay = 7.30>
ST_35 : Operation 155 [5/7] (7.30ns)   --->   "%empty_71 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %mem_addr_7, i32 19500" [GIN_compute.cpp:373]   --->   Operation 155 'readreq' 'empty_71' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 36 <SV = 28> <Delay = 7.30>
ST_36 : Operation 156 [4/7] (7.30ns)   --->   "%empty_71 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %mem_addr_7, i32 19500" [GIN_compute.cpp:373]   --->   Operation 156 'readreq' 'empty_71' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 37 <SV = 29> <Delay = 7.30>
ST_37 : Operation 157 [3/7] (7.30ns)   --->   "%empty_71 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %mem_addr_7, i32 19500" [GIN_compute.cpp:373]   --->   Operation 157 'readreq' 'empty_71' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 38 <SV = 30> <Delay = 7.30>
ST_38 : Operation 158 [2/7] (7.30ns)   --->   "%empty_71 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %mem_addr_7, i32 19500" [GIN_compute.cpp:373]   --->   Operation 158 'readreq' 'empty_71' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 39 <SV = 31> <Delay = 7.30>
ST_39 : Operation 159 [1/7] (7.30ns)   --->   "%empty_71 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %mem_addr_7, i32 19500" [GIN_compute.cpp:373]   --->   Operation 159 'readreq' 'empty_71' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_39 : Operation 160 [1/1] (0.38ns)   --->   "%br_ln373 = br void" [GIN_compute.cpp:373]   --->   Operation 160 'br' 'br_ln373' <Predicate = true> <Delay = 0.38>

State 40 <SV = 32> <Delay = 2.00>
ST_40 : Operation 161 [1/1] (0.00ns)   --->   "%indvar_flatten7 = phi i15 0, void, i15 %add_ln373_1, void %.split5" [GIN_compute.cpp:373]   --->   Operation 161 'phi' 'indvar_flatten7' <Predicate = true> <Delay = 0.00>
ST_40 : Operation 162 [1/1] (0.00ns)   --->   "%i_2 = phi i7 0, void, i7 %select_ln373_1, void %.split5" [GIN_compute.cpp:373]   --->   Operation 162 'phi' 'i_2' <Predicate = true> <Delay = 0.00>
ST_40 : Operation 163 [1/1] (0.00ns)   --->   "%dim_1 = phi i9 0, void, i9 %add_ln374, void %.split5" [GIN_compute.cpp:374]   --->   Operation 163 'phi' 'dim_1' <Predicate = true> <Delay = 0.00>
ST_40 : Operation 164 [1/1] (0.77ns)   --->   "%add_ln373_1 = add i15 %indvar_flatten7, i15 1" [GIN_compute.cpp:373]   --->   Operation 164 'add' 'add_ln373_1' <Predicate = true> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_40 : Operation 165 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 165 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_40 : Operation 166 [1/1] (0.66ns)   --->   "%icmp_ln373 = icmp_eq  i15 %indvar_flatten7, i15 19500" [GIN_compute.cpp:373]   --->   Operation 166 'icmp' 'icmp_ln373' <Predicate = true> <Delay = 0.66> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.59> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_40 : Operation 167 [1/1] (0.00ns)   --->   "%br_ln373 = br i1 %icmp_ln373, void %.split5, void" [GIN_compute.cpp:373]   --->   Operation 167 'br' 'br_ln373' <Predicate = true> <Delay = 0.00>
ST_40 : Operation 168 [1/1] (0.70ns)   --->   "%add_ln373 = add i7 %i_2, i7 1" [GIN_compute.cpp:373]   --->   Operation 168 'add' 'add_ln373' <Predicate = (!icmp_ln373)> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_40 : Operation 169 [1/1] (0.59ns)   --->   "%icmp_ln374 = icmp_eq  i9 %dim_1, i9 300" [GIN_compute.cpp:374]   --->   Operation 169 'icmp' 'icmp_ln374' <Predicate = (!icmp_ln373)> <Delay = 0.59> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.59> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_40 : Operation 170 [1/1] (0.30ns)   --->   "%select_ln373 = select i1 %icmp_ln374, i9 0, i9 %dim_1" [GIN_compute.cpp:373]   --->   Operation 170 'select' 'select_ln373' <Predicate = (!icmp_ln373)> <Delay = 0.30> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.30> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_40 : Operation 171 [1/1] (0.30ns)   --->   "%select_ln373_1 = select i1 %icmp_ln374, i7 %add_ln373, i7 %i_2" [GIN_compute.cpp:373]   --->   Operation 171 'select' 'select_ln373_1' <Predicate = (!icmp_ln373)> <Delay = 0.30> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.30> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_40 : Operation 172 [1/1] (0.00ns)   --->   "%select_ln373_1_cast = zext i7 %select_ln373_1" [GIN_compute.cpp:373]   --->   Operation 172 'zext' 'select_ln373_1_cast' <Predicate = (!icmp_ln373)> <Delay = 0.00>
ST_40 : Operation 173 [3/3] (0.99ns) (grouped into DSP with root node add_ln375)   --->   "%mul_ln375 = mul i15 %select_ln373_1_cast, i15 300" [GIN_compute.cpp:373]   --->   Operation 173 'mul' 'mul_ln375' <Predicate = (!icmp_ln373)> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_40 : Operation 174 [1/1] (0.71ns)   --->   "%add_ln374 = add i9 %select_ln373, i9 1" [GIN_compute.cpp:374]   --->   Operation 174 'add' 'add_ln374' <Predicate = (!icmp_ln373)> <Delay = 0.71> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 41 <SV = 33> <Delay = 0.99>
ST_41 : Operation 175 [2/3] (0.99ns) (grouped into DSP with root node add_ln375)   --->   "%mul_ln375 = mul i15 %select_ln373_1_cast, i15 300" [GIN_compute.cpp:373]   --->   Operation 175 'mul' 'mul_ln375' <Predicate = (!icmp_ln373)> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 42 <SV = 34> <Delay = 7.30>
ST_42 : Operation 176 [1/3] (0.00ns) (grouped into DSP with root node add_ln375)   --->   "%mul_ln375 = mul i15 %select_ln373_1_cast, i15 300" [GIN_compute.cpp:373]   --->   Operation 176 'mul' 'mul_ln375' <Predicate = (!icmp_ln373)> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_42 : Operation 177 [1/1] (0.00ns)   --->   "%zext_ln375 = zext i9 %select_ln373" [GIN_compute.cpp:375]   --->   Operation 177 'zext' 'zext_ln375' <Predicate = (!icmp_ln373)> <Delay = 0.00>
ST_42 : Operation 178 [2/2] (0.64ns) (root node of the DSP)   --->   "%add_ln375 = add i15 %mul_ln375, i15 %zext_ln375" [GIN_compute.cpp:375]   --->   Operation 178 'add' 'add_ln375' <Predicate = (!icmp_ln373)> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_42 : Operation 179 [1/1] (7.30ns)   --->   "%mem_addr_7_read = read i32 @_ssdm_op_Read.m_axi.p1i32, i32 %mem_addr_7" [GIN_compute.cpp:375]   --->   Operation 179 'read' 'mem_addr_7_read' <Predicate = (!icmp_ln373)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 43 <SV = 35> <Delay = 2.51>
ST_43 : Operation 180 [1/1] (0.00ns)   --->   "%specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @VITIS_LOOP_373_6_VITIS_LOOP_374_7_str"   --->   Operation 180 'specloopname' 'specloopname_ln0' <Predicate = (!icmp_ln373)> <Delay = 0.00>
ST_43 : Operation 181 [1/1] (0.00ns)   --->   "%empty_72 = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 19500, i64 19500, i64 19500"   --->   Operation 181 'speclooptripcount' 'empty_72' <Predicate = (!icmp_ln373)> <Delay = 0.00>
ST_43 : Operation 182 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 182 'specpipeline' 'specpipeline_ln0' <Predicate = (!icmp_ln373)> <Delay = 0.00>
ST_43 : Operation 183 [1/2] (0.64ns) (root node of the DSP)   --->   "%add_ln375 = add i15 %mul_ln375, i15 %zext_ln375" [GIN_compute.cpp:375]   --->   Operation 183 'add' 'add_ln375' <Predicate = (!icmp_ln373)> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_43 : Operation 184 [1/1] (0.00ns)   --->   "%zext_ln375_1 = zext i15 %add_ln375" [GIN_compute.cpp:375]   --->   Operation 184 'zext' 'zext_ln375_1' <Predicate = (!icmp_ln373)> <Delay = 0.00>
ST_43 : Operation 185 [1/1] (0.00ns)   --->   "%edge_embedding_table_V_addr = getelementptr i32 %edge_embedding_table_V, i64 0, i64 %zext_ln375_1" [GIN_compute.cpp:375]   --->   Operation 185 'getelementptr' 'edge_embedding_table_V_addr' <Predicate = (!icmp_ln373)> <Delay = 0.00>
ST_43 : Operation 186 [1/1] (0.00ns)   --->   "%specloopname_ln374 = specloopname void @_ssdm_op_SpecLoopName, void @empty" [GIN_compute.cpp:374]   --->   Operation 186 'specloopname' 'specloopname_ln374' <Predicate = (!icmp_ln373)> <Delay = 0.00>
ST_43 : Operation 187 [1/1] (1.86ns)   --->   "%store_ln375 = store i32 %mem_addr_7_read, i15 %edge_embedding_table_V_addr" [GIN_compute.cpp:375]   --->   Operation 187 'store' 'store_ln375' <Predicate = (!icmp_ln373)> <Delay = 1.86> <CoreInst = "RAM_2P_URAM">   --->   Core 95 'RAM_2P_URAM' <Latency = 1> <II = 1> <Delay = 1.86> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 19500> <RAM>
ST_43 : Operation 188 [1/1] (0.00ns)   --->   "%br_ln0 = br void"   --->   Operation 188 'br' 'br_ln0' <Predicate = (!icmp_ln373)> <Delay = 0.00>

State 44 <SV = 33> <Delay = 0.00>
ST_44 : Operation 189 [1/1] (0.00ns)   --->   "%ret_ln378 = ret" [GIN_compute.cpp:378]   --->   Operation 189 'ret' 'ret_ln378' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10ns, clock uncertainty: 2.7ns.

 <State 1>: 7.3ns
The critical path consists of the following:
	wire read on port 'eps_in' (GIN_compute.cpp:349) [24]  (0 ns)
	'getelementptr' operation ('mem_addr', GIN_compute.cpp:356) [27]  (0 ns)
	bus request on port 'mem' (GIN_compute.cpp:356) [28]  (7.3 ns)

 <State 2>: 7.3ns
The critical path consists of the following:
	bus request on port 'mem' (GIN_compute.cpp:356) [28]  (7.3 ns)

 <State 3>: 7.3ns
The critical path consists of the following:
	bus request on port 'mem' (GIN_compute.cpp:356) [28]  (7.3 ns)

 <State 4>: 7.3ns
The critical path consists of the following:
	bus request on port 'mem' (GIN_compute.cpp:356) [28]  (7.3 ns)

 <State 5>: 7.3ns
The critical path consists of the following:
	bus request on port 'mem' (GIN_compute.cpp:356) [28]  (7.3 ns)

 <State 6>: 7.3ns
The critical path consists of the following:
	bus request on port 'mem' (GIN_compute.cpp:356) [28]  (7.3 ns)

 <State 7>: 7.3ns
The critical path consists of the following:
	bus request on port 'mem' (GIN_compute.cpp:356) [28]  (7.3 ns)

 <State 8>: 0.572ns
The critical path consists of the following:
	'phi' operation ('i', GIN_compute.cpp:356) with incoming values : ('add_ln356', GIN_compute.cpp:356) [31]  (0 ns)
	'add' operation ('add_ln356', GIN_compute.cpp:356) [32]  (0.572 ns)

 <State 9>: 7.3ns
The critical path consists of the following:
	bus read on port 'mem' (GIN_compute.cpp:357) [41]  (7.3 ns)

 <State 10>: 0.699ns
The critical path consists of the following:
	'getelementptr' operation ('mlp_eps_V_addr', GIN_compute.cpp:357) [40]  (0 ns)
	'store' operation ('store_ln357', GIN_compute.cpp:357) of variable 'mem_addr_read', GIN_compute.cpp:357 on array 'mlp_eps_V' [42]  (0.699 ns)

 <State 11>: 7.3ns
The critical path consists of the following:
	'getelementptr' operation ('mem_addr_4', GIN_compute.cpp:361) [47]  (0 ns)
	bus request on port 'mem' (GIN_compute.cpp:361) [48]  (7.3 ns)

 <State 12>: 7.3ns
The critical path consists of the following:
	bus request on port 'mem' (GIN_compute.cpp:361) [48]  (7.3 ns)

 <State 13>: 7.3ns
The critical path consists of the following:
	bus request on port 'mem' (GIN_compute.cpp:361) [48]  (7.3 ns)

 <State 14>: 7.3ns
The critical path consists of the following:
	bus request on port 'mem' (GIN_compute.cpp:361) [48]  (7.3 ns)

 <State 15>: 7.3ns
The critical path consists of the following:
	bus request on port 'mem' (GIN_compute.cpp:361) [48]  (7.3 ns)

 <State 16>: 7.3ns
The critical path consists of the following:
	bus request on port 'mem' (GIN_compute.cpp:361) [48]  (7.3 ns)

 <State 17>: 7.3ns
The critical path consists of the following:
	bus request on port 'mem' (GIN_compute.cpp:361) [48]  (7.3 ns)

 <State 18>: 7.3ns
The critical path consists of the following:
	bus read on port 'mem' (GIN_compute.cpp:361) [49]  (7.3 ns)

 <State 19>: 0.715ns
The critical path consists of the following:
	'phi' operation ('dim_in', GIN_compute.cpp:362) with incoming values : ('add_ln362', GIN_compute.cpp:362) [57]  (0 ns)
	'add' operation ('add_ln362', GIN_compute.cpp:362) [58]  (0.715 ns)

 <State 20>: 7.3ns
The critical path consists of the following:
	bus read on port 'mem' (GIN_compute.cpp:363) [67]  (7.3 ns)

 <State 21>: 1.2ns
The critical path consists of the following:
	'getelementptr' operation ('graph_pred_weights_V_addr', GIN_compute.cpp:363) [65]  (0 ns)
	'store' operation ('store_ln363', GIN_compute.cpp:363) of variable 'mem_addr_5_read', GIN_compute.cpp:363 on array 'graph_pred_weights_V' [68]  (1.2 ns)

 <State 22>: 7.3ns
The critical path consists of the following:
	'getelementptr' operation ('mem_addr_6', GIN_compute.cpp:367) [73]  (0 ns)
	bus request on port 'mem' (GIN_compute.cpp:367) [74]  (7.3 ns)

 <State 23>: 7.3ns
The critical path consists of the following:
	bus request on port 'mem' (GIN_compute.cpp:367) [74]  (7.3 ns)

 <State 24>: 7.3ns
The critical path consists of the following:
	bus request on port 'mem' (GIN_compute.cpp:367) [74]  (7.3 ns)

 <State 25>: 7.3ns
The critical path consists of the following:
	bus request on port 'mem' (GIN_compute.cpp:367) [74]  (7.3 ns)

 <State 26>: 7.3ns
The critical path consists of the following:
	bus request on port 'mem' (GIN_compute.cpp:367) [74]  (7.3 ns)

 <State 27>: 7.3ns
The critical path consists of the following:
	bus request on port 'mem' (GIN_compute.cpp:367) [74]  (7.3 ns)

 <State 28>: 7.3ns
The critical path consists of the following:
	bus request on port 'mem' (GIN_compute.cpp:367) [74]  (7.3 ns)

 <State 29>: 2ns
The critical path consists of the following:
	'phi' operation ('i', GIN_compute.cpp:367) with incoming values : ('select_ln367_1', GIN_compute.cpp:367) [78]  (0 ns)
	'add' operation ('add_ln367', GIN_compute.cpp:367) [85]  (0.705 ns)
	'select' operation ('select_ln367_1', GIN_compute.cpp:367) [90]  (0.303 ns)
	'mul' operation of DSP[95] ('mul_ln369', GIN_compute.cpp:367) [92]  (0.996 ns)

 <State 30>: 0.996ns
The critical path consists of the following:
	'mul' operation of DSP[95] ('mul_ln369', GIN_compute.cpp:367) [92]  (0.996 ns)

 <State 31>: 7.3ns
The critical path consists of the following:
	bus read on port 'mem' (GIN_compute.cpp:369) [99]  (7.3 ns)

 <State 32>: 2.68ns
The critical path consists of the following:
	'add' operation of DSP[95] ('add_ln369', GIN_compute.cpp:369) [95]  (0.645 ns)
	'getelementptr' operation ('node_embedding_table_V_addr', GIN_compute.cpp:369) [97]  (0 ns)
	'store' operation ('store_ln369', GIN_compute.cpp:369) of variable 'mem_addr_6_read', GIN_compute.cpp:369 on array 'node_embedding_table_V' [100]  (2.04 ns)

 <State 33>: 7.3ns
The critical path consists of the following:
	'getelementptr' operation ('mem_addr_7', GIN_compute.cpp:373) [106]  (0 ns)
	bus request on port 'mem' (GIN_compute.cpp:373) [107]  (7.3 ns)

 <State 34>: 7.3ns
The critical path consists of the following:
	bus request on port 'mem' (GIN_compute.cpp:373) [107]  (7.3 ns)

 <State 35>: 7.3ns
The critical path consists of the following:
	bus request on port 'mem' (GIN_compute.cpp:373) [107]  (7.3 ns)

 <State 36>: 7.3ns
The critical path consists of the following:
	bus request on port 'mem' (GIN_compute.cpp:373) [107]  (7.3 ns)

 <State 37>: 7.3ns
The critical path consists of the following:
	bus request on port 'mem' (GIN_compute.cpp:373) [107]  (7.3 ns)

 <State 38>: 7.3ns
The critical path consists of the following:
	bus request on port 'mem' (GIN_compute.cpp:373) [107]  (7.3 ns)

 <State 39>: 7.3ns
The critical path consists of the following:
	bus request on port 'mem' (GIN_compute.cpp:373) [107]  (7.3 ns)

 <State 40>: 2.01ns
The critical path consists of the following:
	'phi' operation ('i', GIN_compute.cpp:373) with incoming values : ('select_ln373_1', GIN_compute.cpp:373) [111]  (0 ns)
	'add' operation ('add_ln373', GIN_compute.cpp:373) [118]  (0.706 ns)
	'select' operation ('select_ln373_1', GIN_compute.cpp:373) [123]  (0.308 ns)
	'mul' operation of DSP[128] ('mul_ln375', GIN_compute.cpp:373) [125]  (0.996 ns)

 <State 41>: 0.996ns
The critical path consists of the following:
	'mul' operation of DSP[128] ('mul_ln375', GIN_compute.cpp:373) [125]  (0.996 ns)

 <State 42>: 7.3ns
The critical path consists of the following:
	bus read on port 'mem' (GIN_compute.cpp:375) [132]  (7.3 ns)

 <State 43>: 2.51ns
The critical path consists of the following:
	'add' operation of DSP[128] ('add_ln375', GIN_compute.cpp:375) [128]  (0.645 ns)
	'getelementptr' operation ('edge_embedding_table_V_addr', GIN_compute.cpp:375) [130]  (0 ns)
	'store' operation ('store_ln375', GIN_compute.cpp:375) of variable 'mem_addr_7_read', GIN_compute.cpp:375 on array 'edge_embedding_table_V' [133]  (1.86 ns)

 <State 44>: 0ns
The critical path consists of the following:


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
	State 14
	State 15
	State 16
	State 17
	State 18
	State 19
	State 20
	State 21
	State 22
	State 23
	State 24
	State 25
	State 26
	State 27
	State 28
	State 29
	State 30
	State 31
	State 32
	State 33
	State 34
	State 35
	State 36
	State 37
	State 38
	State 39
	State 40
	State 41
	State 42
	State 43
	State 44


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
