$date
  Fri Sep  3 14:08:36 2021
$end
$version
  GHDL v0
$end
$timescale
  1 fs
$end
$scope module standard $end
$upscope $end
$scope module std_logic_1164 $end
$upscope $end
$scope module mux_tb $end
$var reg 1 ! a_tb $end
$var reg 1 " b_tb $end
$var reg 1 # s_tb $end
$var reg 1 $ q_tb $end
$scope module dut $end
$var reg 1 % a_i $end
$var reg 1 & b_i $end
$var reg 1 ' s_i $end
$var reg 1 ( q_o $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
1!
0"
0#
1$
1%
0&
0'
1(
#10000000
#20000000
1#
0$
1'
0(
#30000000
#40000000
1"
1$
1&
1(
#50000000
