<session jtag_chain="USB-Blaster [USB-0]" jtag_device="@1: EP2C35 (0x020B40DD)" sof_file="mds_img_manipulation.sof">
  <display_tree gui_logging_enabled="0">
    <display_branch instance="auto_signaltap_0" signal_set="USE_GLOBAL_TEMP" trigger="USE_GLOBAL_TEMP"/>
  </display_tree>
  <global_info>
    <single attribute="active instance" value="0"/>
    <multi attribute="frame size" size="2" value="1036,792"/>
    <single attribute="jtag widget visible" value="1"/>
    <multi attribute="jtag widget size" size="2" value="326,243"/>
    <single attribute="instance widget visible" value="1"/>
    <single attribute="config widget visible" value="1"/>
    <single attribute="hierarchy widget visible" value="1"/>
    <single attribute="data log widget visible" value="1"/>
    <single attribute="sof manager visible" value="1"/>
  </global_info>
  <instance entity_name="sld_signaltap" is_auto_node="yes" is_expanded="true" name="auto_signaltap_0" source_file="sld_signaltap.vhd">
    <node_ip_info instance_id="0" mfg_id="110" node_id="0" version="6"/>
    <position_info>
      <single attribute="active tab" value="0"/>
    </position_info>
    <signal_set name="signal_set: 2013/05/19 11:51:02  #0">
      <clock name="fpga_clk" polarity="posedge" tap_mode="probeonly"/>
      <config ram_type="M4K" reserved_data_nodes="0" reserved_storage_qualifier_nodes="0" reserved_trigger_nodes="0" sample_depth="1024" trigger_in_enable="no" trigger_out_enable="no"/>
      <top_entity/>
      <signal_vec>
        <trigger_input_vec>
          <wire name="dram_dq~0" tap_mode="probeonly" type="combinatorial"/>
          <wire name="dram_dq~1" tap_mode="probeonly" type="combinatorial"/>
          <wire name="dram_dq~10" tap_mode="probeonly" type="combinatorial"/>
          <wire name="dram_dq~11" tap_mode="probeonly" type="combinatorial"/>
          <wire name="dram_dq~12" tap_mode="probeonly" type="combinatorial"/>
          <wire name="dram_dq~13" tap_mode="probeonly" type="combinatorial"/>
          <wire name="dram_dq~14" tap_mode="probeonly" type="combinatorial"/>
          <wire name="dram_dq~15" tap_mode="probeonly" type="combinatorial"/>
          <wire name="dram_dq~2" tap_mode="probeonly" type="combinatorial"/>
          <wire name="dram_dq~3" tap_mode="probeonly" type="combinatorial"/>
          <wire name="dram_dq~4" tap_mode="probeonly" type="combinatorial"/>
          <wire name="dram_dq~5" tap_mode="probeonly" type="combinatorial"/>
          <wire name="dram_dq~6" tap_mode="probeonly" type="combinatorial"/>
          <wire name="dram_dq~7" tap_mode="probeonly" type="combinatorial"/>
          <wire name="dram_dq~8" tap_mode="probeonly" type="combinatorial"/>
          <wire name="dram_dq~9" tap_mode="probeonly" type="combinatorial"/>
          <wire name="uart_serial_in" tap_mode="probeonly" type="input pin"/>
        </trigger_input_vec>
        <data_input_vec>
          <wire name="dram_dq~0" tap_mode="probeonly" type="combinatorial"/>
          <wire name="dram_dq~1" tap_mode="probeonly" type="combinatorial"/>
          <wire name="dram_dq~10" tap_mode="probeonly" type="combinatorial"/>
          <wire name="dram_dq~11" tap_mode="probeonly" type="combinatorial"/>
          <wire name="dram_dq~12" tap_mode="probeonly" type="combinatorial"/>
          <wire name="dram_dq~13" tap_mode="probeonly" type="combinatorial"/>
          <wire name="dram_dq~14" tap_mode="probeonly" type="combinatorial"/>
          <wire name="dram_dq~15" tap_mode="probeonly" type="combinatorial"/>
          <wire name="dram_dq~2" tap_mode="probeonly" type="combinatorial"/>
          <wire name="dram_dq~3" tap_mode="probeonly" type="combinatorial"/>
          <wire name="dram_dq~4" tap_mode="probeonly" type="combinatorial"/>
          <wire name="dram_dq~5" tap_mode="probeonly" type="combinatorial"/>
          <wire name="dram_dq~6" tap_mode="probeonly" type="combinatorial"/>
          <wire name="dram_dq~7" tap_mode="probeonly" type="combinatorial"/>
          <wire name="dram_dq~8" tap_mode="probeonly" type="combinatorial"/>
          <wire name="dram_dq~9" tap_mode="probeonly" type="combinatorial"/>
          <wire name="uart_serial_in" tap_mode="probeonly" type="input pin"/>
        </data_input_vec>
        <storage_qualifier_input_vec>
          <wire name="dram_dq~0" tap_mode="probeonly" type="combinatorial"/>
          <wire name="dram_dq~1" tap_mode="probeonly" type="combinatorial"/>
          <wire name="dram_dq~10" tap_mode="probeonly" type="combinatorial"/>
          <wire name="dram_dq~11" tap_mode="probeonly" type="combinatorial"/>
          <wire name="dram_dq~12" tap_mode="probeonly" type="combinatorial"/>
          <wire name="dram_dq~13" tap_mode="probeonly" type="combinatorial"/>
          <wire name="dram_dq~14" tap_mode="probeonly" type="combinatorial"/>
          <wire name="dram_dq~15" tap_mode="probeonly" type="combinatorial"/>
          <wire name="dram_dq~2" tap_mode="probeonly" type="combinatorial"/>
          <wire name="dram_dq~3" tap_mode="probeonly" type="combinatorial"/>
          <wire name="dram_dq~4" tap_mode="probeonly" type="combinatorial"/>
          <wire name="dram_dq~5" tap_mode="probeonly" type="combinatorial"/>
          <wire name="dram_dq~6" tap_mode="probeonly" type="combinatorial"/>
          <wire name="dram_dq~7" tap_mode="probeonly" type="combinatorial"/>
          <wire name="dram_dq~8" tap_mode="probeonly" type="combinatorial"/>
          <wire name="dram_dq~9" tap_mode="probeonly" type="combinatorial"/>
          <wire name="uart_serial_in" tap_mode="probeonly" type="input pin"/>
        </storage_qualifier_input_vec>
      </signal_vec>
      <presentation>
        <data_view>
          <net is_signal_inverted="no" name="uart_serial_in"/>
          <net is_signal_inverted="no" name="dram_dq~0"/>
          <net is_signal_inverted="no" name="dram_dq~1"/>
          <net is_signal_inverted="no" name="dram_dq~2"/>
          <net is_signal_inverted="no" name="dram_dq~3"/>
          <net is_signal_inverted="no" name="dram_dq~4"/>
          <net is_signal_inverted="no" name="dram_dq~5"/>
          <net is_signal_inverted="no" name="dram_dq~6"/>
          <net is_signal_inverted="no" name="dram_dq~7"/>
          <net is_signal_inverted="no" name="dram_dq~8"/>
          <net is_signal_inverted="no" name="dram_dq~9"/>
          <net is_signal_inverted="no" name="dram_dq~10"/>
          <net is_signal_inverted="no" name="dram_dq~11"/>
          <net is_signal_inverted="no" name="dram_dq~12"/>
          <net is_signal_inverted="no" name="dram_dq~13"/>
          <net is_signal_inverted="no" name="dram_dq~14"/>
          <net is_signal_inverted="no" name="dram_dq~15"/>
        </data_view>
        <setup_view>
          <net is_signal_inverted="no" name="uart_serial_in"/>
          <net is_signal_inverted="no" name="dram_dq~0"/>
          <net is_signal_inverted="no" name="dram_dq~1"/>
          <net is_signal_inverted="no" name="dram_dq~2"/>
          <net is_signal_inverted="no" name="dram_dq~3"/>
          <net is_signal_inverted="no" name="dram_dq~4"/>
          <net is_signal_inverted="no" name="dram_dq~5"/>
          <net is_signal_inverted="no" name="dram_dq~6"/>
          <net is_signal_inverted="no" name="dram_dq~7"/>
          <net is_signal_inverted="no" name="dram_dq~8"/>
          <net is_signal_inverted="no" name="dram_dq~9"/>
          <net is_signal_inverted="no" name="dram_dq~10"/>
          <net is_signal_inverted="no" name="dram_dq~11"/>
          <net is_signal_inverted="no" name="dram_dq~12"/>
          <net is_signal_inverted="no" name="dram_dq~13"/>
          <net is_signal_inverted="no" name="dram_dq~14"/>
          <net is_signal_inverted="no" name="dram_dq~15"/>
        </setup_view>
      </presentation>
      <trigger attribute_mem_mode="false" gap_record="true" name="trigger: 2013/05/19 11:51:02  #1" position="center" power_up_trigger_mode="false" record_data_gap="true" segment_size="64" storage_mode="off" storage_qualifier_disabled="no" storage_qualifier_port_is_pin="true" storage_qualifier_port_name="auto_stp_external_storage_qualifier" storage_qualifier_port_tap_mode="classic" trigger_in="dont_care" trigger_out="active high" trigger_type="circular">
        <power_up_trigger position="pre" storage_qualifier_disabled="no" trigger_in="dont_care" trigger_out="active high"/>
        <events use_custom_flow_control="no">
          <level enabled="yes" name="condition1" type="basic">
            <power_up enabled="yes">
            </power_up>
            <op_node/>
          </level>
        </events>
        <storage_qualifier_events>
          <transitional>00000000000000000
            <pwr_up_transitional>00000000000000000</pwr_up_transitional>
          </transitional>
          <storage_qualifier_level type="basic">
            <power_up>
            </power_up>
            <op_node/>
          </storage_qualifier_level>
          <storage_qualifier_level type="basic">
            <power_up>
            </power_up>
            <op_node/>
          </storage_qualifier_level>
          <storage_qualifier_level type="basic">
            <power_up>
            </power_up>
            <op_node/>
          </storage_qualifier_level>
        </storage_qualifier_events>
        <log>
          <data name="log: 2013/05/19 11:51:02  #2" power_up_mode="false" sample_depth="0" trigger_position="-1"></data>
          <extradata></extradata>
        </log>
      </trigger>
    </signal_set>
    <signal_set global_temp="1" name="signal_set: 2013/05/19 11:51:02  #0">
      <clock name="fpga_clk" polarity="posedge" tap_mode="probeonly"/>
      <config ram_type="M4K" reserved_data_nodes="0" reserved_storage_qualifier_nodes="0" reserved_trigger_nodes="0" sample_depth="1024" trigger_in_enable="no" trigger_out_enable="no"/>
      <top_entity/>
      <signal_vec>
        <trigger_input_vec>
          <wire name="dram_dq~0" tap_mode="probeonly" type="combinatorial"/>
          <wire name="dram_dq~1" tap_mode="probeonly" type="combinatorial"/>
          <wire name="dram_dq~10" tap_mode="probeonly" type="combinatorial"/>
          <wire name="dram_dq~11" tap_mode="probeonly" type="combinatorial"/>
          <wire name="dram_dq~12" tap_mode="probeonly" type="combinatorial"/>
          <wire name="dram_dq~13" tap_mode="probeonly" type="combinatorial"/>
          <wire name="dram_dq~14" tap_mode="probeonly" type="combinatorial"/>
          <wire name="dram_dq~15" tap_mode="probeonly" type="combinatorial"/>
          <wire name="dram_dq~2" tap_mode="probeonly" type="combinatorial"/>
          <wire name="dram_dq~3" tap_mode="probeonly" type="combinatorial"/>
          <wire name="dram_dq~4" tap_mode="probeonly" type="combinatorial"/>
          <wire name="dram_dq~5" tap_mode="probeonly" type="combinatorial"/>
          <wire name="dram_dq~6" tap_mode="probeonly" type="combinatorial"/>
          <wire name="dram_dq~7" tap_mode="probeonly" type="combinatorial"/>
          <wire name="dram_dq~8" tap_mode="probeonly" type="combinatorial"/>
          <wire name="dram_dq~9" tap_mode="probeonly" type="combinatorial"/>
          <wire name="uart_serial_in" tap_mode="probeonly" type="input pin"/>
        </trigger_input_vec>
        <data_input_vec>
          <wire name="dram_dq~0" tap_mode="probeonly" type="combinatorial"/>
          <wire name="dram_dq~1" tap_mode="probeonly" type="combinatorial"/>
          <wire name="dram_dq~10" tap_mode="probeonly" type="combinatorial"/>
          <wire name="dram_dq~11" tap_mode="probeonly" type="combinatorial"/>
          <wire name="dram_dq~12" tap_mode="probeonly" type="combinatorial"/>
          <wire name="dram_dq~13" tap_mode="probeonly" type="combinatorial"/>
          <wire name="dram_dq~14" tap_mode="probeonly" type="combinatorial"/>
          <wire name="dram_dq~15" tap_mode="probeonly" type="combinatorial"/>
          <wire name="dram_dq~2" tap_mode="probeonly" type="combinatorial"/>
          <wire name="dram_dq~3" tap_mode="probeonly" type="combinatorial"/>
          <wire name="dram_dq~4" tap_mode="probeonly" type="combinatorial"/>
          <wire name="dram_dq~5" tap_mode="probeonly" type="combinatorial"/>
          <wire name="dram_dq~6" tap_mode="probeonly" type="combinatorial"/>
          <wire name="dram_dq~7" tap_mode="probeonly" type="combinatorial"/>
          <wire name="dram_dq~8" tap_mode="probeonly" type="combinatorial"/>
          <wire name="dram_dq~9" tap_mode="probeonly" type="combinatorial"/>
          <wire name="uart_serial_in" tap_mode="probeonly" type="input pin"/>
        </data_input_vec>
        <storage_qualifier_input_vec>
          <wire name="dram_dq~0" tap_mode="probeonly" type="combinatorial"/>
          <wire name="dram_dq~1" tap_mode="probeonly" type="combinatorial"/>
          <wire name="dram_dq~10" tap_mode="probeonly" type="combinatorial"/>
          <wire name="dram_dq~11" tap_mode="probeonly" type="combinatorial"/>
          <wire name="dram_dq~12" tap_mode="probeonly" type="combinatorial"/>
          <wire name="dram_dq~13" tap_mode="probeonly" type="combinatorial"/>
          <wire name="dram_dq~14" tap_mode="probeonly" type="combinatorial"/>
          <wire name="dram_dq~15" tap_mode="probeonly" type="combinatorial"/>
          <wire name="dram_dq~2" tap_mode="probeonly" type="combinatorial"/>
          <wire name="dram_dq~3" tap_mode="probeonly" type="combinatorial"/>
          <wire name="dram_dq~4" tap_mode="probeonly" type="combinatorial"/>
          <wire name="dram_dq~5" tap_mode="probeonly" type="combinatorial"/>
          <wire name="dram_dq~6" tap_mode="probeonly" type="combinatorial"/>
          <wire name="dram_dq~7" tap_mode="probeonly" type="combinatorial"/>
          <wire name="dram_dq~8" tap_mode="probeonly" type="combinatorial"/>
          <wire name="dram_dq~9" tap_mode="probeonly" type="combinatorial"/>
          <wire name="uart_serial_in" tap_mode="probeonly" type="input pin"/>
        </storage_qualifier_input_vec>
      </signal_vec>
      <presentation>
        <data_view>
          <net is_signal_inverted="no" name="uart_serial_in"/>
          <net is_signal_inverted="no" name="dram_dq~0"/>
          <net is_signal_inverted="no" name="dram_dq~1"/>
          <net is_signal_inverted="no" name="dram_dq~2"/>
          <net is_signal_inverted="no" name="dram_dq~3"/>
          <net is_signal_inverted="no" name="dram_dq~4"/>
          <net is_signal_inverted="no" name="dram_dq~5"/>
          <net is_signal_inverted="no" name="dram_dq~6"/>
          <net is_signal_inverted="no" name="dram_dq~7"/>
          <net is_signal_inverted="no" name="dram_dq~8"/>
          <net is_signal_inverted="no" name="dram_dq~9"/>
          <net is_signal_inverted="no" name="dram_dq~10"/>
          <net is_signal_inverted="no" name="dram_dq~11"/>
          <net is_signal_inverted="no" name="dram_dq~12"/>
          <net is_signal_inverted="no" name="dram_dq~13"/>
          <net is_signal_inverted="no" name="dram_dq~14"/>
          <net is_signal_inverted="no" name="dram_dq~15"/>
        </data_view>
        <setup_view>
          <net is_signal_inverted="no" name="uart_serial_in"/>
          <net is_signal_inverted="no" name="dram_dq~0"/>
          <net is_signal_inverted="no" name="dram_dq~1"/>
          <net is_signal_inverted="no" name="dram_dq~2"/>
          <net is_signal_inverted="no" name="dram_dq~3"/>
          <net is_signal_inverted="no" name="dram_dq~4"/>
          <net is_signal_inverted="no" name="dram_dq~5"/>
          <net is_signal_inverted="no" name="dram_dq~6"/>
          <net is_signal_inverted="no" name="dram_dq~7"/>
          <net is_signal_inverted="no" name="dram_dq~8"/>
          <net is_signal_inverted="no" name="dram_dq~9"/>
          <net is_signal_inverted="no" name="dram_dq~10"/>
          <net is_signal_inverted="no" name="dram_dq~11"/>
          <net is_signal_inverted="no" name="dram_dq~12"/>
          <net is_signal_inverted="no" name="dram_dq~13"/>
          <net is_signal_inverted="no" name="dram_dq~14"/>
          <net is_signal_inverted="no" name="dram_dq~15"/>
        </setup_view>
      </presentation>
      <trigger attribute_mem_mode="false" gap_record="true" global_temp="1" name="trigger: 2013/05/19 11:57:47  #0" position="pre" power_up_trigger_mode="false" record_data_gap="true" segment_size="1" storage_mode="off" storage_qualifier_disabled="no" storage_qualifier_port_is_pin="true" storage_qualifier_port_name="auto_stp_external_storage_qualifier" storage_qualifier_port_tap_mode="classic" trigger_in="dont_care" trigger_out="active high" trigger_type="circular">
        <power_up_trigger position="pre" storage_qualifier_disabled="no" trigger_in="dont_care" trigger_out="active high"/>
        <events use_custom_flow_control="no">
          <level enabled="yes" name="condition1" type="basic">
            <power_up enabled="yes">
            </power_up>
            <op_node/>
          </level>
        </events>
        <storage_qualifier_events>
          <transitional>00000000000000000
            <pwr_up_transitional>00000000000000000</pwr_up_transitional>
          </transitional>
          <storage_qualifier_level type="basic">
            <power_up>
            </power_up>
            <op_node/>
          </storage_qualifier_level>
          <storage_qualifier_level type="basic">
            <power_up>
            </power_up>
            <op_node/>
          </storage_qualifier_level>
          <storage_qualifier_level type="basic">
            <power_up>
            </power_up>
            <op_node/>
          </storage_qualifier_level>
        </storage_qualifier_events>
      </trigger>
    </signal_set>
  </instance>
  <static_plugin_mnemonics/>
  <mnemonics/>
</session>
