
*** Running vivado
    with args -log top.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source top.tcl


****** Vivado v2019.1 (64-bit)
  **** SW Build 2552052 on Fri May 24 14:49:42 MDT 2019
  **** IP Build 2548770 on Fri May 24 18:01:18 MDT 2019
    ** Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.

source top.tcl -notrace
Command: synth_design -top top -part xc7z020clg400-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Device 21-403] Loading part xc7z020clg400-1
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 16264 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:01 ; elapsed = 00:00:02 . Memory (MB): peak = 856.500 ; gain = 176.770
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'top' [F:/AD7902/AD7902.srcs/sources_1/new/top.v:23]
	Parameter ADC_CNT_NUM bound to: 244 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'BUFG' [D:/vivado2019.1/Vivado/2019.1/scripts/rt/data/unisim_comp.v:1075]
INFO: [Synth 8-6155] done synthesizing module 'BUFG' (1#1) [D:/vivado2019.1/Vivado/2019.1/scripts/rt/data/unisim_comp.v:1075]
INFO: [Synth 8-6157] synthesizing module 'ad7902' [F:/AD7902/AD7902.srcs/sources_1/new/ad7902.v:23]
	Parameter IDLE bound to: 0 - type: integer 
	Parameter CONVERTING bound to: 1 - type: integer 
	Parameter READ_CH1 bound to: 2 - type: integer 
	Parameter CH1_CH2_BREAK bound to: 3 - type: integer 
	Parameter READ_CH2 bound to: 4 - type: integer 
	Parameter CONVERTED_CNT_NUM bound to: 40 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'ad7902' (2#1) [F:/AD7902/AD7902.srcs/sources_1/new/ad7902.v:23]
WARNING: [Synth 8-6104] Input port 'data_in' has an internal driver [F:/AD7902/AD7902.srcs/sources_1/new/top.v:69]
INFO: [Synth 8-6157] synthesizing module 'clk_wiz_0' [F:/AD7902/AD7902.runs/synth_1/.Xil/Vivado-24152-WIN-06DSKGR5JD9/realtime/clk_wiz_0_stub.v:5]
INFO: [Synth 8-6155] done synthesizing module 'clk_wiz_0' (3#1) [F:/AD7902/AD7902.runs/synth_1/.Xil/Vivado-24152-WIN-06DSKGR5JD9/realtime/clk_wiz_0_stub.v:5]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [F:/AD7902/AD7902.srcs/sources_1/new/top.v:80]
INFO: [Synth 8-6157] synthesizing module 'ila_0' [F:/AD7902/AD7902.runs/synth_1/.Xil/Vivado-24152-WIN-06DSKGR5JD9/realtime/ila_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'ila_0' (4#1) [F:/AD7902/AD7902.runs/synth_1/.Xil/Vivado-24152-WIN-06DSKGR5JD9/realtime/ila_0_stub.v:6]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [F:/AD7902/AD7902.srcs/sources_1/new/top.v:93]
INFO: [Synth 8-6157] synthesizing module 'ila_1' [F:/AD7902/AD7902.runs/synth_1/.Xil/Vivado-24152-WIN-06DSKGR5JD9/realtime/ila_1_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'ila_1' (5#1) [F:/AD7902/AD7902.runs/synth_1/.Xil/Vivado-24152-WIN-06DSKGR5JD9/realtime/ila_1_stub.v:6]
INFO: [Synth 8-6071] Mark debug on the nets applies keep_hierarchy on instance 'clk_wiz_0_u'. This will prevent further optimization [F:/AD7902/AD7902.srcs/sources_1/new/top.v:74]
INFO: [Synth 8-6071] Mark debug on the nets applies keep_hierarchy on instance 'ila_0_u'. This will prevent further optimization [F:/AD7902/AD7902.srcs/sources_1/new/top.v:80]
INFO: [Synth 8-6071] Mark debug on the nets applies keep_hierarchy on instance 'ad7902_u'. This will prevent further optimization [F:/AD7902/AD7902.srcs/sources_1/new/top.v:59]
INFO: [Synth 8-6071] Mark debug on the nets applies keep_hierarchy on instance 'ila_1_u'. This will prevent further optimization [F:/AD7902/AD7902.srcs/sources_1/new/top.v:93]
INFO: [Synth 8-6155] done synthesizing module 'top' (6#1) [F:/AD7902/AD7902.srcs/sources_1/new/top.v:23]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 923.203 ; gain = 243.473
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:02 ; elapsed = 00:00:03 . Memory (MB): peak = 923.203 ; gain = 243.473
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:02 ; elapsed = 00:00:03 . Memory (MB): peak = 923.203 ; gain = 243.473
---------------------------------------------------------------------------------
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [f:/AD7902/AD7902.srcs/sources_1/ip/ila_0/ila_0/ila_0_in_context.xdc] for cell 'ila_0_u'
Finished Parsing XDC File [f:/AD7902/AD7902.srcs/sources_1/ip/ila_0/ila_0/ila_0_in_context.xdc] for cell 'ila_0_u'
Parsing XDC File [f:/AD7902/AD7902.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0/clk_wiz_0_in_context.xdc] for cell 'clk_wiz_0_u'
Finished Parsing XDC File [f:/AD7902/AD7902.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0/clk_wiz_0_in_context.xdc] for cell 'clk_wiz_0_u'
Parsing XDC File [f:/AD7902/AD7902.srcs/sources_1/ip/ila_1/ila_1/ila_1_in_context.xdc] for cell 'ila_1_u'
Finished Parsing XDC File [f:/AD7902/AD7902.srcs/sources_1/ip/ila_1/ila_1/ila_1_in_context.xdc] for cell 'ila_1_u'
Parsing XDC File [F:/AD7902/AD7902.srcs/constrs_1/new/top.xdc]
WARNING: [Vivado 12-584] No ports matched 'clk_ad'. [F:/AD7902/AD7902.srcs/constrs_1/new/top.xdc:1]
Finished Parsing XDC File [F:/AD7902/AD7902.srcs/constrs_1/new/top.xdc]
WARNING: [Project 1-498] One or more constraints failed evaluation while reading constraint file [F:/AD7902/AD7902.srcs/constrs_1/new/top.xdc] and the design contains unresolved black boxes. These constraints will be read post-synthesis (as long as their source constraint file is marked as used_in_implementation) and should be applied correctly then. You should review the constraints listed in the file [.Xil/top_propImpl.xdc] and check the run log file to verify that these constraints were correctly applied.
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [F:/AD7902/AD7902.srcs/constrs_1/new/top.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/top_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/top_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1042.469 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.003 . Memory (MB): peak = 1042.469 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 1042.469 ; gain = 362.738
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z020clg400-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 1042.469 ; gain = 362.738
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property DONT_TOUCH = true for ila_0_u. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for clk_wiz_0_u. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for ila_1_u. (constraint file  auto generated constraint, line ).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 1042.469 ; gain = 362.738
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 1042.469 ; gain = 362.738
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 1     
	   2 Input      5 Bit       Adders := 2     
+---Registers : 
	               16 Bit    Registers := 2     
	                8 Bit    Registers := 2     
	                5 Bit    Registers := 2     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 4     
	   2 Input      8 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 2     
	   5 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 7     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module ad7902 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 1     
	   2 Input      5 Bit       Adders := 2     
+---Registers : 
	               16 Bit    Registers := 2     
	                8 Bit    Registers := 2     
	                5 Bit    Registers := 2     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 4     
	   2 Input      8 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 2     
	   5 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 7     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 220 (col length:60)
BRAMs: 280 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
INFO: [Synth 8-3886] merging instance 'ad7902_u/ad_state_reg[6]' (FDCE) to 'ad7902_u/ad_state_reg[7]'
INFO: [Synth 8-3886] merging instance 'ad7902_u/ad_state_reg[7]' (FDCE) to 'ad7902_u/ad_state_reg[5]'
INFO: [Synth 8-3886] merging instance 'ad7902_u/ad_state_reg[5]' (FDCE) to 'ad7902_u/ad_state_reg[4]'
INFO: [Synth 8-3886] merging instance 'ad7902_u/ad_state_reg[4]' (FDCE) to 'ad7902_u/ad_state_reg[3]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (ad7902_u/\ad_state_reg[3] )
INFO: [Synth 8-3886] merging instance 'i_0/adc_cnt_reg[26]' (FDC) to 'i_0/adc_cnt_reg[31]'
INFO: [Synth 8-3886] merging instance 'i_0/adc_cnt_reg[27]' (FDC) to 'i_0/adc_cnt_reg[31]'
INFO: [Synth 8-3886] merging instance 'i_0/adc_cnt_reg[24]' (FDC) to 'i_0/adc_cnt_reg[31]'
INFO: [Synth 8-3886] merging instance 'i_0/adc_cnt_reg[25]' (FDC) to 'i_0/adc_cnt_reg[31]'
INFO: [Synth 8-3886] merging instance 'i_0/adc_cnt_reg[30]' (FDC) to 'i_0/adc_cnt_reg[31]'
INFO: [Synth 8-3886] merging instance 'i_0/adc_cnt_reg[31]' (FDC) to 'i_0/adc_cnt_reg[29]'
INFO: [Synth 8-3886] merging instance 'i_0/adc_cnt_reg[28]' (FDC) to 'i_0/adc_cnt_reg[29]'
INFO: [Synth 8-3886] merging instance 'i_0/adc_cnt_reg[29]' (FDC) to 'i_0/adc_cnt_reg[23]'
INFO: [Synth 8-3886] merging instance 'i_0/adc_cnt_reg[18]' (FDC) to 'i_0/adc_cnt_reg[23]'
INFO: [Synth 8-3886] merging instance 'i_0/adc_cnt_reg[19]' (FDC) to 'i_0/adc_cnt_reg[23]'
INFO: [Synth 8-3886] merging instance 'i_0/adc_cnt_reg[16]' (FDC) to 'i_0/adc_cnt_reg[23]'
INFO: [Synth 8-3886] merging instance 'i_0/adc_cnt_reg[17]' (FDC) to 'i_0/adc_cnt_reg[23]'
INFO: [Synth 8-3886] merging instance 'i_0/adc_cnt_reg[22]' (FDC) to 'i_0/adc_cnt_reg[23]'
INFO: [Synth 8-3886] merging instance 'i_0/adc_cnt_reg[23]' (FDC) to 'i_0/adc_cnt_reg[21]'
INFO: [Synth 8-3886] merging instance 'i_0/adc_cnt_reg[20]' (FDC) to 'i_0/adc_cnt_reg[21]'
INFO: [Synth 8-3886] merging instance 'i_0/adc_cnt_reg[21]' (FDC) to 'i_0/adc_cnt_reg[15]'
INFO: [Synth 8-3886] merging instance 'i_0/adc_cnt_reg[10]' (FDC) to 'i_0/adc_cnt_reg[15]'
INFO: [Synth 8-3886] merging instance 'i_0/adc_cnt_reg[11]' (FDC) to 'i_0/adc_cnt_reg[15]'
INFO: [Synth 8-3886] merging instance 'i_0/adc_cnt_reg[9]' (FDC) to 'i_0/adc_cnt_reg[15]'
INFO: [Synth 8-3886] merging instance 'i_0/adc_cnt_reg[14]' (FDC) to 'i_0/adc_cnt_reg[15]'
INFO: [Synth 8-3886] merging instance 'i_0/adc_cnt_reg[15]' (FDC) to 'i_0/adc_cnt_reg[13]'
INFO: [Synth 8-3886] merging instance 'i_0/adc_cnt_reg[12]' (FDC) to 'i_0/adc_cnt_reg[13]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_0/\adc_cnt_reg[13] )
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 1042.469 ; gain = 362.738
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
INFO: [Synth 8-5578] Moved timing constraint from pin 'clk_wiz_0_u/clk_out1' to pin 'clk_wiz_0_u/bbstub_clk_out1/O'
INFO: [Synth 8-5783] Moving clock source from hierarchical pin 'clk_wiz_0_u/clk_in1' to 'BUFG_u/O'
INFO: [Synth 8-5578] Moved timing constraint from pin 'clk_wiz_0_u/clk_out2' to pin 'clk_wiz_0_u/bbstub_clk_out2/O'
INFO: [Synth 8-5783] Moving clock source from hierarchical pin 'clk_wiz_0_u/clk_in1' to 'BUFG_u/O'
INFO: [Synth 8-5819] Moved 3 constraints on hierarchical pins to their respective driving/loading pins
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:11 ; elapsed = 00:00:11 . Memory (MB): peak = 1042.469 ; gain = 362.738
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:11 ; elapsed = 00:00:11 . Memory (MB): peak = 1042.469 ; gain = 362.738
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:11 ; elapsed = 00:00:12 . Memory (MB): peak = 1042.469 ; gain = 362.738
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [F:/AD7902/AD7902.srcs/sources_1/new/ad7902.v:108]
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:12 ; elapsed = 00:00:13 . Memory (MB): peak = 1043.754 ; gain = 364.023
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:12 ; elapsed = 00:00:13 . Memory (MB): peak = 1043.754 ; gain = 364.023
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:12 ; elapsed = 00:00:13 . Memory (MB): peak = 1043.754 ; gain = 364.023
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:12 ; elapsed = 00:00:13 . Memory (MB): peak = 1043.754 ; gain = 364.023
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:12 ; elapsed = 00:00:13 . Memory (MB): peak = 1043.754 ; gain = 364.023
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:12 ; elapsed = 00:00:13 . Memory (MB): peak = 1043.754 ; gain = 364.023
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+------+--------------+----------+
|      |BlackBox name |Instances |
+------+--------------+----------+
|1     |clk_wiz_0     |         1|
|2     |ila_0         |         1|
|3     |ila_1         |         1|
+------+--------------+----------+

Report Cell Usage: 
+------+----------+------+
|      |Cell      |Count |
+------+----------+------+
|1     |clk_wiz_0 |     1|
|2     |ila_0     |     1|
|3     |ila_1     |     1|
|4     |BUFG      |     1|
|5     |CARRY4    |     3|
|6     |LUT1      |     3|
|7     |LUT2      |     2|
|8     |LUT3      |     8|
|9     |LUT4      |    10|
|10    |LUT5      |    18|
|11    |LUT6      |    50|
|12    |FDCE      |    61|
|13    |FDPE      |     4|
|14    |IBUF      |     3|
|15    |OBUF      |     4|
+------+----------+------+

Report Instance Areas: 
+------+-----------+-------+------+
|      |Instance   |Module |Cells |
+------+-----------+-------+------+
|1     |top        |       |   169|
|2     |  ad7902_u |ad7902 |   132|
+------+-----------+-------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:12 ; elapsed = 00:00:13 . Memory (MB): peak = 1043.754 ; gain = 364.023
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 1 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:09 ; elapsed = 00:00:11 . Memory (MB): peak = 1043.754 ; gain = 244.758
Synthesis Optimization Complete : Time (s): cpu = 00:00:12 ; elapsed = 00:00:13 . Memory (MB): peak = 1043.754 ; gain = 364.023
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 3 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1058.465 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
61 Infos, 6 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:17 ; elapsed = 00:00:17 . Memory (MB): peak = 1058.465 ; gain = 649.664
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1058.465 ; gain = 0.000
WARNING: [Constraints 18-5210] No constraints selected for write.
Resolution: This message can indicate that there are no constraints for the design, or it can indicate that the used_in flags are set such that the constraints are ignored. This later case is used when running synth_design to not write synthesis constraints to the resulting checkpoint. Instead, project constraints are read when the synthesized design is opened.
INFO: [Common 17-1381] The checkpoint 'F:/AD7902/AD7902.runs/synth_1/top.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file top_utilization_synth.rpt -pb top_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Sat Apr 15 18:31:32 2023...
