uart_bmpg.v,verilog,xil_defaultlib,../../../../CS214-Minisys-CPU.srcs/sources_1/ip/uartbmpg_1/uart_bmpg.v,
upg.v,verilog,xil_defaultlib,../../../../CS214-Minisys-CPU.srcs/sources_1/ip/uartbmpg_1/upg.v,
uartbmpg.v,verilog,xil_defaultlib,../../../../CS214-Minisys-CPU.srcs/sources_1/ip/uartbmpg_1/sim/uartbmpg.v,
glbl.v,Verilog,xil_defaultlib,glbl.v
