INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/New/Desktop/Verilog/33-ALU/project_1/project_1.srcs/sim_1/new/alu_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu_tb
