
 /----------------------------------------------------------------------------\
 |                                                                            |
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |                                                                            |
 |  Copyright (C) 2012 - 2020  Claire Xenia Wolf <claire@yosyshq.com>         |
 |                                                                            |
 |  Permission to use, copy, modify, and/or distribute this software for any  |
 |  purpose with or without fee is hereby granted, provided that the above    |
 |  copyright notice and this permission notice appear in all copies.         |
 |                                                                            |
 |  THE SOFTWARE IS PROVIDED "AS IS" AND THE AUTHOR DISCLAIMS ALL WARRANTIES  |
 |  WITH REGARD TO THIS SOFTWARE INCLUDING ALL IMPLIED WARRANTIES OF          |
 |  MERCHANTABILITY AND FITNESS. IN NO EVENT SHALL THE AUTHOR BE LIABLE FOR   |
 |  ANY SPECIAL, DIRECT, INDIRECT, OR CONSEQUENTIAL DAMAGES OR ANY DAMAGES    |
 |  WHATSOEVER RESULTING FROM LOSS OF USE, DATA OR PROFITS, WHETHER IN AN     |
 |  ACTION OF CONTRACT, NEGLIGENCE OR OTHER TORTIOUS ACTION, ARISING OUT OF   |
 |  OR IN CONNECTION WITH THE USE OR PERFORMANCE OF THIS SOFTWARE.            |
 |                                                                            |
 \----------------------------------------------------------------------------/

 Yosys 0.12+45 (git sha1 UNKNOWN, gcc 8.3.1 -fPIC -Os)

[TCL: yosys -import] Command name collision: found pre-existing command `cd' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `eval' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `exec' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `read' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `trace' -> skip.
Reading /work/runs/wokwi/tmp/synthesis/1-sky130_fd_sc_hd__tt_025C_1v80.no_pg.lib as a blackbox

1. Executing Liberty frontend.
Imported 428 cell types from liberty file.

2. Executing Verilog-2005 frontend: /work/src/toplevel/logisimTopLevelShell.v
Parsing SystemVerilog input from `/work/src/toplevel/logisimTopLevelShell.v' to AST representation.
Generating RTLIL representation for module `\tholin_avalonsemi_5401'.
Successfully finished Verilog frontend.

3. Executing Verilog-2005 frontend: /work/src/circuit/CPU.v
Parsing SystemVerilog input from `/work/src/circuit/CPU.v' to AST representation.
Generating RTLIL representation for module `\CPU'.
Successfully finished Verilog frontend.

4. Executing Verilog-2005 frontend: /work/src/circuit/clock_gen_2.v
Parsing SystemVerilog input from `/work/src/circuit/clock_gen_2.v' to AST representation.
Generating RTLIL representation for module `\clock_gen_2'.
Successfully finished Verilog frontend.

5. Executing Verilog-2005 frontend: /work/src/circuit/dest_reg_sel_new.v
Parsing SystemVerilog input from `/work/src/circuit/dest_reg_sel_new.v' to AST representation.
Generating RTLIL representation for module `\dest_reg_sel_new'.
Successfully finished Verilog frontend.

6. Executing Verilog-2005 frontend: /work/src/circuit/eq_0.v
Parsing SystemVerilog input from `/work/src/circuit/eq_0.v' to AST representation.
Generating RTLIL representation for module `\eq_0'.
Successfully finished Verilog frontend.

7. Executing Verilog-2005 frontend: /work/src/circuit/inst_dec.v
Parsing SystemVerilog input from `/work/src/circuit/inst_dec.v' to AST representation.
Generating RTLIL representation for module `\inst_dec'.
Successfully finished Verilog frontend.

8. Executing Verilog-2005 frontend: /work/src/circuit/int_memory.v
Parsing SystemVerilog input from `/work/src/circuit/int_memory.v' to AST representation.
Generating RTLIL representation for module `\int_memory'.
Successfully finished Verilog frontend.

9. Executing Verilog-2005 frontend: /work/src/circuit/main.v
Parsing SystemVerilog input from `/work/src/circuit/main.v' to AST representation.
Generating RTLIL representation for module `\main'.
Successfully finished Verilog frontend.

10. Executing Verilog-2005 frontend: /work/src/circuit/output_logic.v
Parsing SystemVerilog input from `/work/src/circuit/output_logic.v' to AST representation.
Generating RTLIL representation for module `\output_logic'.
Successfully finished Verilog frontend.

11. Executing Verilog-2005 frontend: /work/src/gates/AND_GATE.v
Parsing SystemVerilog input from `/work/src/gates/AND_GATE.v' to AST representation.
Generating RTLIL representation for module `\AND_GATE'.
Successfully finished Verilog frontend.

12. Executing Verilog-2005 frontend: /work/src/gates/AND_GATE_BUS.v
Parsing SystemVerilog input from `/work/src/gates/AND_GATE_BUS.v' to AST representation.
Generating RTLIL representation for module `\AND_GATE_BUS'.
Successfully finished Verilog frontend.

13. Executing Verilog-2005 frontend: /work/src/gates/NAND_GATE.v
Parsing SystemVerilog input from `/work/src/gates/NAND_GATE.v' to AST representation.
Generating RTLIL representation for module `\NAND_GATE'.
Successfully finished Verilog frontend.

14. Executing Verilog-2005 frontend: /work/src/gates/NOR_GATE.v
Parsing SystemVerilog input from `/work/src/gates/NOR_GATE.v' to AST representation.
Generating RTLIL representation for module `\NOR_GATE'.
Successfully finished Verilog frontend.

15. Executing Verilog-2005 frontend: /work/src/gates/OR_GATE.v
Parsing SystemVerilog input from `/work/src/gates/OR_GATE.v' to AST representation.
Generating RTLIL representation for module `\OR_GATE'.
Successfully finished Verilog frontend.

16. Executing Verilog-2005 frontend: /work/src/gates/OR_GATE_BUS.v
Parsing SystemVerilog input from `/work/src/gates/OR_GATE_BUS.v' to AST representation.
Generating RTLIL representation for module `\OR_GATE_BUS'.
Successfully finished Verilog frontend.

17. Executing Verilog-2005 frontend: /work/src/gates/OR_GATE_BUS_3_INPUTS.v
Parsing SystemVerilog input from `/work/src/gates/OR_GATE_BUS_3_INPUTS.v' to AST representation.
Generating RTLIL representation for module `\OR_GATE_BUS_3_INPUTS'.
Successfully finished Verilog frontend.

18. Executing Verilog-2005 frontend: /work/src/gates/OR_GATE_BUS_4_INPUTS.v
Parsing SystemVerilog input from `/work/src/gates/OR_GATE_BUS_4_INPUTS.v' to AST representation.
Generating RTLIL representation for module `\OR_GATE_BUS_4_INPUTS'.
Successfully finished Verilog frontend.

19. Executing Verilog-2005 frontend: /work/src/gates/XOR_GATE_ONEHOT.v
Parsing SystemVerilog input from `/work/src/gates/XOR_GATE_ONEHOT.v' to AST representation.
Generating RTLIL representation for module `\XOR_GATE_ONEHOT'.
Successfully finished Verilog frontend.

20. Executing Verilog-2005 frontend: /work/src/memory/D_FLIPFLOP.v
Parsing SystemVerilog input from `/work/src/memory/D_FLIPFLOP.v' to AST representation.
Generating RTLIL representation for module `\D_FLIPFLOP'.
Successfully finished Verilog frontend.

21. Executing Verilog-2005 frontend: /work/src/memory/REGISTER_FLIP_FLOP.v
Parsing SystemVerilog input from `/work/src/memory/REGISTER_FLIP_FLOP.v' to AST representation.
Generating RTLIL representation for module `\REGISTER_FLIP_FLOP'.
Successfully finished Verilog frontend.

22. Executing Verilog-2005 frontend: /work/src/plexers/Demultiplexer_8.v
Parsing SystemVerilog input from `/work/src/plexers/Demultiplexer_8.v' to AST representation.
Generating RTLIL representation for module `\Demultiplexer_8'.
Successfully finished Verilog frontend.

23. Generating Graphviz representation of design.
Writing dot description to `/work/runs/wokwi/tmp/synthesis/hierarchy.dot'.
Dumping module tholin_avalonsemi_5401 to page 1.

24. Executing HIERARCHY pass (managing design hierarchy).

24.1. Analyzing design hierarchy..
Top module:  \tholin_avalonsemi_5401
Used module:     \CPU
Used module:         \int_memory
Used module:             \REGISTER_FLIP_FLOP
Used module:             \Demultiplexer_8
Used module:             \AND_GATE
Used module:             \AND_GATE_BUS
Used module:             \OR_GATE_BUS
Used module:             \OR_GATE_BUS_4_INPUTS
Used module:         \output_logic
Used module:             \OR_GATE
Used module:         \dest_reg_sel_new
Used module:         \eq_0
Used module:             \NOR_GATE
Used module:         \main
Used module:             \XOR_GATE_ONEHOT
Used module:         \clock_gen_2
Used module:             \D_FLIPFLOP
Used module:         \inst_dec
Used module:             \NAND_GATE
Parameter \invertClockEnable = 0

24.2. Executing AST frontend in derive mode using pre-parsed AST for module `\D_FLIPFLOP'.
Parameter \invertClockEnable = 0
Generating RTLIL representation for module `$paramod\D_FLIPFLOP\invertClockEnable=s32'00000000000000000000000000000000'.
Parameter \invertClockEnable = 0
Found cached RTLIL representation for module `$paramod\D_FLIPFLOP\invertClockEnable=s32'00000000000000000000000000000000'.
Parameter \invertClockEnable = 0
Found cached RTLIL representation for module `$paramod\D_FLIPFLOP\invertClockEnable=s32'00000000000000000000000000000000'.
Parameter \invertClockEnable = 0
Found cached RTLIL representation for module `$paramod\D_FLIPFLOP\invertClockEnable=s32'00000000000000000000000000000000'.
Parameter \invertClockEnable = 0
Found cached RTLIL representation for module `$paramod\D_FLIPFLOP\invertClockEnable=s32'00000000000000000000000000000000'.
Parameter \invertClockEnable = 0
Found cached RTLIL representation for module `$paramod\D_FLIPFLOP\invertClockEnable=s32'00000000000000000000000000000000'.
Parameter \invertClockEnable = 0
Found cached RTLIL representation for module `$paramod\D_FLIPFLOP\invertClockEnable=s32'00000000000000000000000000000000'.
Parameter \invertClockEnable = 0
Found cached RTLIL representation for module `$paramod\D_FLIPFLOP\invertClockEnable=s32'00000000000000000000000000000000'.
Parameter \invertClockEnable = 0
Found cached RTLIL representation for module `$paramod\D_FLIPFLOP\invertClockEnable=s32'00000000000000000000000000000000'.
Parameter \invertClockEnable = 0
Found cached RTLIL representation for module `$paramod\D_FLIPFLOP\invertClockEnable=s32'00000000000000000000000000000000'.
Parameter \invertClockEnable = 0
Found cached RTLIL representation for module `$paramod\D_FLIPFLOP\invertClockEnable=s32'00000000000000000000000000000000'.
Parameter \invertClockEnable = 0
Found cached RTLIL representation for module `$paramod\D_FLIPFLOP\invertClockEnable=s32'00000000000000000000000000000000'.
Parameter \invertClockEnable = 0
Found cached RTLIL representation for module `$paramod\D_FLIPFLOP\invertClockEnable=s32'00000000000000000000000000000000'.
Parameter \invertClockEnable = 0
Found cached RTLIL representation for module `$paramod\D_FLIPFLOP\invertClockEnable=s32'00000000000000000000000000000000'.
Parameter \invertClockEnable = 0
Found cached RTLIL representation for module `$paramod\D_FLIPFLOP\invertClockEnable=s32'00000000000000000000000000000000'.
Parameter \invertClockEnable = 0
Found cached RTLIL representation for module `$paramod\D_FLIPFLOP\invertClockEnable=s32'00000000000000000000000000000000'.
Parameter \invertClockEnable = 0
Found cached RTLIL representation for module `$paramod\D_FLIPFLOP\invertClockEnable=s32'00000000000000000000000000000000'.
Parameter \invertClockEnable = 0
Found cached RTLIL representation for module `$paramod\D_FLIPFLOP\invertClockEnable=s32'00000000000000000000000000000000'.
Parameter \invertClockEnable = 0
Found cached RTLIL representation for module `$paramod\D_FLIPFLOP\invertClockEnable=s32'00000000000000000000000000000000'.
Parameter \invertClockEnable = 0
Found cached RTLIL representation for module `$paramod\D_FLIPFLOP\invertClockEnable=s32'00000000000000000000000000000000'.
Parameter \invertClockEnable = 0
Found cached RTLIL representation for module `$paramod\D_FLIPFLOP\invertClockEnable=s32'00000000000000000000000000000000'.
Parameter \invertClockEnable = 0
Found cached RTLIL representation for module `$paramod\D_FLIPFLOP\invertClockEnable=s32'00000000000000000000000000000000'.
Parameter \invertClockEnable = 0
Found cached RTLIL representation for module `$paramod\D_FLIPFLOP\invertClockEnable=s32'00000000000000000000000000000000'.
Parameter \invertClockEnable = 0
Found cached RTLIL representation for module `$paramod\D_FLIPFLOP\invertClockEnable=s32'00000000000000000000000000000000'.
Parameter \invertClockEnable = 0
Found cached RTLIL representation for module `$paramod\D_FLIPFLOP\invertClockEnable=s32'00000000000000000000000000000000'.
Parameter \invertClockEnable = 0
Found cached RTLIL representation for module `$paramod\D_FLIPFLOP\invertClockEnable=s32'00000000000000000000000000000000'.
Parameter \invertClockEnable = 0
Found cached RTLIL representation for module `$paramod\D_FLIPFLOP\invertClockEnable=s32'00000000000000000000000000000000'.
Parameter \BubblesMask = 2'00

24.3. Executing AST frontend in derive mode using pre-parsed AST for module `\AND_GATE'.
Parameter \BubblesMask = 2'00
Generating RTLIL representation for module `$paramod\AND_GATE\BubblesMask=2'00'.
Parameter \BubblesMask = 2'00
Found cached RTLIL representation for module `$paramod\AND_GATE\BubblesMask=2'00'.
Parameter \BubblesMask = 2'00
Found cached RTLIL representation for module `$paramod\AND_GATE\BubblesMask=2'00'.
Parameter \BubblesMask = 2'00
Found cached RTLIL representation for module `$paramod\AND_GATE\BubblesMask=2'00'.
Parameter \BubblesMask = 2'00
Found cached RTLIL representation for module `$paramod\AND_GATE\BubblesMask=2'00'.
Parameter \BubblesMask = 2'00
Found cached RTLIL representation for module `$paramod\AND_GATE\BubblesMask=2'00'.
Parameter \BubblesMask = 2'00
Found cached RTLIL representation for module `$paramod\AND_GATE\BubblesMask=2'00'.
Parameter \BubblesMask = 2'00
Found cached RTLIL representation for module `$paramod\AND_GATE\BubblesMask=2'00'.
Parameter \BubblesMask = 2'00
Found cached RTLIL representation for module `$paramod\AND_GATE\BubblesMask=2'00'.
Parameter \BubblesMask = 2'00
Found cached RTLIL representation for module `$paramod\AND_GATE\BubblesMask=2'00'.
Parameter \BubblesMask = 2'00
Found cached RTLIL representation for module `$paramod\AND_GATE\BubblesMask=2'00'.
Parameter \BubblesMask = 2'00
Found cached RTLIL representation for module `$paramod\AND_GATE\BubblesMask=2'00'.
Parameter \BubblesMask = 2'00
Found cached RTLIL representation for module `$paramod\AND_GATE\BubblesMask=2'00'.
Parameter \BubblesMask = 2'00
Found cached RTLIL representation for module `$paramod\AND_GATE\BubblesMask=2'00'.
Parameter \BubblesMask = 2'00
Found cached RTLIL representation for module `$paramod\AND_GATE\BubblesMask=2'00'.
Parameter \BubblesMask = 2'00
Found cached RTLIL representation for module `$paramod\AND_GATE\BubblesMask=2'00'.
Parameter \BubblesMask = 2'00
Found cached RTLIL representation for module `$paramod\AND_GATE\BubblesMask=2'00'.
Parameter \BubblesMask = 2'00
Found cached RTLIL representation for module `$paramod\AND_GATE\BubblesMask=2'00'.
Parameter \BubblesMask = 2'00
Found cached RTLIL representation for module `$paramod\AND_GATE\BubblesMask=2'00'.
Parameter \BubblesMask = 2'00
Found cached RTLIL representation for module `$paramod\AND_GATE\BubblesMask=2'00'.
Parameter \BubblesMask = 2'00
Found cached RTLIL representation for module `$paramod\AND_GATE\BubblesMask=2'00'.
Parameter \BubblesMask = 2'00
Found cached RTLIL representation for module `$paramod\AND_GATE\BubblesMask=2'00'.
Parameter \BubblesMask = 2'00
Found cached RTLIL representation for module `$paramod\AND_GATE\BubblesMask=2'00'.
Parameter \BubblesMask = 2'00
Found cached RTLIL representation for module `$paramod\AND_GATE\BubblesMask=2'00'.
Parameter \BubblesMask = 2'00
Found cached RTLIL representation for module `$paramod\AND_GATE\BubblesMask=2'00'.
Parameter \BubblesMask = 2'00
Found cached RTLIL representation for module `$paramod\AND_GATE\BubblesMask=2'00'.
Parameter \BubblesMask = 2'00
Found cached RTLIL representation for module `$paramod\AND_GATE\BubblesMask=2'00'.
Parameter \BubblesMask = 2'00

24.4. Executing AST frontend in derive mode using pre-parsed AST for module `\OR_GATE'.
Parameter \BubblesMask = 2'00
Generating RTLIL representation for module `$paramod\OR_GATE\BubblesMask=2'00'.
Parameter \BubblesMask = 2'00
Found cached RTLIL representation for module `$paramod\AND_GATE\BubblesMask=2'00'.
Parameter \BubblesMask = 2'00
Found cached RTLIL representation for module `$paramod\AND_GATE\BubblesMask=2'00'.
Parameter \BubblesMask = 2'00
Found cached RTLIL representation for module `$paramod\AND_GATE\BubblesMask=2'00'.
Parameter \BubblesMask = 2'00
Found cached RTLIL representation for module `$paramod\AND_GATE\BubblesMask=2'00'.
Parameter \BubblesMask = 2'00
Found cached RTLIL representation for module `$paramod\OR_GATE\BubblesMask=2'00'.
Parameter \BubblesMask = 2'00
Found cached RTLIL representation for module `$paramod\AND_GATE\BubblesMask=2'00'.
Parameter \BubblesMask = 2'00
Found cached RTLIL representation for module `$paramod\OR_GATE\BubblesMask=2'00'.
Parameter \BubblesMask = 2'00
Found cached RTLIL representation for module `$paramod\OR_GATE\BubblesMask=2'00'.
Parameter \BubblesMask = 2'00
Found cached RTLIL representation for module `$paramod\OR_GATE\BubblesMask=2'00'.
Parameter \BubblesMask = 2'00
Found cached RTLIL representation for module `$paramod\AND_GATE\BubblesMask=2'00'.
Parameter \BubblesMask = 2'00
Found cached RTLIL representation for module `$paramod\AND_GATE\BubblesMask=2'00'.
Parameter \BubblesMask = 2'00
Found cached RTLIL representation for module `$paramod\AND_GATE\BubblesMask=2'00'.
Parameter \BubblesMask = 2'00
Found cached RTLIL representation for module `$paramod\AND_GATE\BubblesMask=2'00'.
Parameter \BubblesMask = 2'00
Found cached RTLIL representation for module `$paramod\OR_GATE\BubblesMask=2'00'.
Parameter \BubblesMask = 2'00
Found cached RTLIL representation for module `$paramod\AND_GATE\BubblesMask=2'00'.
Parameter \BubblesMask = 2'00
Found cached RTLIL representation for module `$paramod\AND_GATE\BubblesMask=2'00'.
Parameter \BubblesMask = 2'00
Found cached RTLIL representation for module `$paramod\AND_GATE\BubblesMask=2'00'.
Parameter \BubblesMask = 2'00

24.5. Executing AST frontend in derive mode using pre-parsed AST for module `\NOR_GATE'.
Parameter \BubblesMask = 2'00
Generating RTLIL representation for module `$paramod\NOR_GATE\BubblesMask=2'00'.
Parameter \BubblesMask = 2'00
Found cached RTLIL representation for module `$paramod\AND_GATE\BubblesMask=2'00'.
Parameter \BubblesMask = 2'00
Found cached RTLIL representation for module `$paramod\AND_GATE\BubblesMask=2'00'.
Parameter \BubblesMask = 2'00
Found cached RTLIL representation for module `$paramod\AND_GATE\BubblesMask=2'00'.
Parameter \BubblesMask = 2'00
Found cached RTLIL representation for module `$paramod\AND_GATE\BubblesMask=2'00'.
Parameter \BubblesMask = 2'00
Found cached RTLIL representation for module `$paramod\AND_GATE\BubblesMask=2'00'.
Parameter \BubblesMask = 2'00
Found cached RTLIL representation for module `$paramod\AND_GATE\BubblesMask=2'00'.
Parameter \BubblesMask = 2'00
Found cached RTLIL representation for module `$paramod\AND_GATE\BubblesMask=2'00'.
Parameter \BubblesMask = 2'00
Found cached RTLIL representation for module `$paramod\AND_GATE\BubblesMask=2'00'.
Parameter \BubblesMask = 2'00
Found cached RTLIL representation for module `$paramod\OR_GATE\BubblesMask=2'00'.
Parameter \BubblesMask = 2'00
Found cached RTLIL representation for module `$paramod\OR_GATE\BubblesMask=2'00'.
Parameter \BubblesMask = 2'00
Found cached RTLIL representation for module `$paramod\OR_GATE\BubblesMask=2'00'.
Parameter \BubblesMask = 2'00
Found cached RTLIL representation for module `$paramod\OR_GATE\BubblesMask=2'00'.
Parameter \BubblesMask = 2'00
Found cached RTLIL representation for module `$paramod\OR_GATE\BubblesMask=2'00'.
Parameter \BubblesMask = 2'00
Found cached RTLIL representation for module `$paramod\OR_GATE\BubblesMask=2'00'.
Parameter \BubblesMask = 2'00
Found cached RTLIL representation for module `$paramod\OR_GATE\BubblesMask=2'00'.
Parameter \BubblesMask = 2'00
Found cached RTLIL representation for module `$paramod\OR_GATE\BubblesMask=2'00'.
Parameter \invertClockEnable = 0
Found cached RTLIL representation for module `$paramod\D_FLIPFLOP\invertClockEnable=s32'00000000000000000000000000000000'.
Parameter \invertClockEnable = 0
Found cached RTLIL representation for module `$paramod\D_FLIPFLOP\invertClockEnable=s32'00000000000000000000000000000000'.
Parameter \invertClockEnable = 0
Found cached RTLIL representation for module `$paramod\D_FLIPFLOP\invertClockEnable=s32'00000000000000000000000000000000'.
Parameter \invertClockEnable = 0
Found cached RTLIL representation for module `$paramod\D_FLIPFLOP\invertClockEnable=s32'00000000000000000000000000000000'.
Parameter \BubblesMask = 2'00
Found cached RTLIL representation for module `$paramod\AND_GATE\BubblesMask=2'00'.
Parameter \BubblesMask = 2'00
Found cached RTLIL representation for module `$paramod\AND_GATE\BubblesMask=2'00'.
Parameter \BubblesMask = 2'00
Found cached RTLIL representation for module `$paramod\AND_GATE\BubblesMask=2'00'.
Parameter \BubblesMask = 2'00
Found cached RTLIL representation for module `$paramod\AND_GATE\BubblesMask=2'00'.
Parameter \BubblesMask = 2'00
Found cached RTLIL representation for module `$paramod\AND_GATE\BubblesMask=2'00'.
Parameter \BubblesMask = 2'00
Found cached RTLIL representation for module `$paramod\AND_GATE\BubblesMask=2'00'.
Parameter \BubblesMask = 2'00
Found cached RTLIL representation for module `$paramod\AND_GATE\BubblesMask=2'00'.
Parameter \BubblesMask = 2'00
Found cached RTLIL representation for module `$paramod\AND_GATE\BubblesMask=2'00'.
Parameter \BubblesMask = 2'00
Found cached RTLIL representation for module `$paramod\AND_GATE\BubblesMask=2'00'.
Parameter \BubblesMask = 2'00
Found cached RTLIL representation for module `$paramod\AND_GATE\BubblesMask=2'00'.
Parameter \BubblesMask = 2'00
Found cached RTLIL representation for module `$paramod\AND_GATE\BubblesMask=2'00'.
Parameter \BubblesMask = 2'00
Found cached RTLIL representation for module `$paramod\NOR_GATE\BubblesMask=2'00'.
Parameter \BubblesMask = 2'00
Found cached RTLIL representation for module `$paramod\AND_GATE\BubblesMask=2'00'.
Parameter \BubblesMask = 2'00
Found cached RTLIL representation for module `$paramod\OR_GATE\BubblesMask=2'00'.
Parameter \BubblesMask = 2'00
Found cached RTLIL representation for module `$paramod\AND_GATE\BubblesMask=2'00'.
Parameter \BubblesMask = 2'00
Found cached RTLIL representation for module `$paramod\AND_GATE\BubblesMask=2'00'.
Parameter \BubblesMask = 2'00
Found cached RTLIL representation for module `$paramod\AND_GATE\BubblesMask=2'00'.
Parameter \BubblesMask = 2'00
Found cached RTLIL representation for module `$paramod\AND_GATE\BubblesMask=2'00'.
Parameter \BubblesMask = 2'00

24.6. Executing AST frontend in derive mode using pre-parsed AST for module `\NAND_GATE'.
Parameter \BubblesMask = 2'00
Generating RTLIL representation for module `$paramod\NAND_GATE\BubblesMask=2'00'.
Parameter \BubblesMask = 2'00
Found cached RTLIL representation for module `$paramod\AND_GATE\BubblesMask=2'00'.
Parameter \invertClockEnable = 0
Found cached RTLIL representation for module `$paramod\D_FLIPFLOP\invertClockEnable=s32'00000000000000000000000000000000'.
Parameter \invertClockEnable = 0
Found cached RTLIL representation for module `$paramod\D_FLIPFLOP\invertClockEnable=s32'00000000000000000000000000000000'.
Parameter \invertClockEnable = 0
Found cached RTLIL representation for module `$paramod\D_FLIPFLOP\invertClockEnable=s32'00000000000000000000000000000000'.
Parameter \BubblesMask = 2'00
Found cached RTLIL representation for module `$paramod\OR_GATE\BubblesMask=2'00'.
Parameter \BubblesMask = 2'00
Found cached RTLIL representation for module `$paramod\AND_GATE\BubblesMask=2'00'.
Parameter \BubblesMask = 2'00
Found cached RTLIL representation for module `$paramod\AND_GATE\BubblesMask=2'00'.
Parameter \BubblesMask = 2'00
Found cached RTLIL representation for module `$paramod\OR_GATE\BubblesMask=2'00'.
Parameter \BubblesMask = 2'00
Found cached RTLIL representation for module `$paramod\OR_GATE\BubblesMask=2'00'.
Parameter \BubblesMask = 2'00
Found cached RTLIL representation for module `$paramod\OR_GATE\BubblesMask=2'00'.
Parameter \BubblesMask = 2'00
Found cached RTLIL representation for module `$paramod\OR_GATE\BubblesMask=2'00'.
Parameter \BubblesMask = 2'00
Found cached RTLIL representation for module `$paramod\AND_GATE\BubblesMask=2'00'.
Parameter \BubblesMask = 2'00
Found cached RTLIL representation for module `$paramod\AND_GATE\BubblesMask=2'00'.
Parameter \BubblesMask = 2'00
Found cached RTLIL representation for module `$paramod\AND_GATE\BubblesMask=2'00'.
Parameter \BubblesMask = 2'00
Found cached RTLIL representation for module `$paramod\AND_GATE\BubblesMask=2'00'.
Parameter \BubblesMask = 2'00
Found cached RTLIL representation for module `$paramod\OR_GATE\BubblesMask=2'00'.
Parameter \BubblesMask = 2'00
Found cached RTLIL representation for module `$paramod\OR_GATE\BubblesMask=2'00'.
Parameter \BubblesMask = 2'00
Found cached RTLIL representation for module `$paramod\OR_GATE\BubblesMask=2'00'.
Parameter \BubblesMask = 2'00
Found cached RTLIL representation for module `$paramod\OR_GATE\BubblesMask=2'00'.
Parameter \BubblesMask = 2'00
Found cached RTLIL representation for module `$paramod\AND_GATE\BubblesMask=2'00'.
Parameter \BubblesMask = 2'00
Found cached RTLIL representation for module `$paramod\OR_GATE\BubblesMask=2'00'.
Parameter \BubblesMask = 2'00
Found cached RTLIL representation for module `$paramod\OR_GATE\BubblesMask=2'00'.
Parameter \BubblesMask = 2'00
Found cached RTLIL representation for module `$paramod\OR_GATE\BubblesMask=2'00'.
Parameter \BubblesMask = 2'00
Found cached RTLIL representation for module `$paramod\OR_GATE\BubblesMask=2'00'.
Parameter \BubblesMask = 2'00
Found cached RTLIL representation for module `$paramod\AND_GATE\BubblesMask=2'00'.
Parameter \BubblesMask = 2'00
Found cached RTLIL representation for module `$paramod\AND_GATE\BubblesMask=2'00'.
Parameter \BubblesMask = 2'00
Found cached RTLIL representation for module `$paramod\AND_GATE\BubblesMask=2'00'.
Parameter \BubblesMask = 2'00
Found cached RTLIL representation for module `$paramod\AND_GATE\BubblesMask=2'00'.
Parameter \BubblesMask = 2'00
Found cached RTLIL representation for module `$paramod\AND_GATE\BubblesMask=2'00'.
Parameter \BubblesMask = 2'00
Found cached RTLIL representation for module `$paramod\AND_GATE\BubblesMask=2'00'.
Parameter \BubblesMask = 2'00
Found cached RTLIL representation for module `$paramod\AND_GATE\BubblesMask=2'00'.
Parameter \BubblesMask = 2'00
Found cached RTLIL representation for module `$paramod\AND_GATE\BubblesMask=2'00'.
Parameter \BubblesMask = 2'00
Found cached RTLIL representation for module `$paramod\AND_GATE\BubblesMask=2'00'.
Parameter \BubblesMask = 2'00
Found cached RTLIL representation for module `$paramod\AND_GATE\BubblesMask=2'00'.
Parameter \BubblesMask = 2'00
Found cached RTLIL representation for module `$paramod\AND_GATE\BubblesMask=2'00'.
Parameter \BubblesMask = 2'00
Found cached RTLIL representation for module `$paramod\AND_GATE\BubblesMask=2'00'.
Parameter \BubblesMask = 2'00
Found cached RTLIL representation for module `$paramod\AND_GATE\BubblesMask=2'00'.
Parameter \BubblesMask = 2'00
Found cached RTLIL representation for module `$paramod\AND_GATE\BubblesMask=2'00'.
Parameter \BubblesMask = 2'00
Found cached RTLIL representation for module `$paramod\AND_GATE\BubblesMask=2'00'.
Parameter \BubblesMask = 2'00
Found cached RTLIL representation for module `$paramod\AND_GATE\BubblesMask=2'00'.
Parameter \BubblesMask = 2'00
Found cached RTLIL representation for module `$paramod\AND_GATE\BubblesMask=2'00'.
Parameter \BubblesMask = 2'00
Found cached RTLIL representation for module `$paramod\AND_GATE\BubblesMask=2'00'.
Parameter \BubblesMask = 2'00
Found cached RTLIL representation for module `$paramod\AND_GATE\BubblesMask=2'00'.
Parameter \BubblesMask = 2'00
Found cached RTLIL representation for module `$paramod\OR_GATE\BubblesMask=2'00'.
Parameter \BubblesMask = 2'00
Found cached RTLIL representation for module `$paramod\OR_GATE\BubblesMask=2'00'.
Parameter \BubblesMask = 2'00
Found cached RTLIL representation for module `$paramod\OR_GATE\BubblesMask=2'00'.
Parameter \BubblesMask = 2'00
Found cached RTLIL representation for module `$paramod\OR_GATE\BubblesMask=2'00'.
Parameter \BubblesMask = 2'00

24.7. Executing AST frontend in derive mode using pre-parsed AST for module `\XOR_GATE_ONEHOT'.
Parameter \BubblesMask = 2'00
Generating RTLIL representation for module `$paramod\XOR_GATE_ONEHOT\BubblesMask=2'00'.
Parameter \BubblesMask = 2'00
Found cached RTLIL representation for module `$paramod\XOR_GATE_ONEHOT\BubblesMask=2'00'.
Parameter \BubblesMask = 2'00
Found cached RTLIL representation for module `$paramod\AND_GATE\BubblesMask=2'00'.
Parameter \BubblesMask = 2'00
Found cached RTLIL representation for module `$paramod\AND_GATE\BubblesMask=2'00'.
Parameter \BubblesMask = 2'00
Found cached RTLIL representation for module `$paramod\AND_GATE\BubblesMask=2'00'.
Parameter \BubblesMask = 2'00
Found cached RTLIL representation for module `$paramod\AND_GATE\BubblesMask=2'00'.
Parameter \BubblesMask = 2'00
Found cached RTLIL representation for module `$paramod\XOR_GATE_ONEHOT\BubblesMask=2'00'.
Parameter \BubblesMask = 2'00
Found cached RTLIL representation for module `$paramod\AND_GATE\BubblesMask=2'00'.
Parameter \BubblesMask = 2'00
Found cached RTLIL representation for module `$paramod\AND_GATE\BubblesMask=2'00'.
Parameter \BubblesMask = 2'00
Found cached RTLIL representation for module `$paramod\XOR_GATE_ONEHOT\BubblesMask=2'00'.
Parameter \BubblesMask = 2'00
Found cached RTLIL representation for module `$paramod\AND_GATE\BubblesMask=2'00'.
Parameter \BubblesMask = 2'00
Found cached RTLIL representation for module `$paramod\AND_GATE\BubblesMask=2'00'.
Parameter \BubblesMask = 2'00
Found cached RTLIL representation for module `$paramod\XOR_GATE_ONEHOT\BubblesMask=2'00'.
Parameter \BubblesMask = 2'00
Found cached RTLIL representation for module `$paramod\XOR_GATE_ONEHOT\BubblesMask=2'00'.
Parameter \BubblesMask = 2'00
Found cached RTLIL representation for module `$paramod\XOR_GATE_ONEHOT\BubblesMask=2'00'.
Parameter \BubblesMask = 2'00
Found cached RTLIL representation for module `$paramod\XOR_GATE_ONEHOT\BubblesMask=2'00'.
Parameter \BubblesMask = 2'00
Found cached RTLIL representation for module `$paramod\OR_GATE\BubblesMask=2'00'.
Parameter \BubblesMask = 2'00
Found cached RTLIL representation for module `$paramod\OR_GATE\BubblesMask=2'00'.
Parameter \BubblesMask = 2'00
Found cached RTLIL representation for module `$paramod\OR_GATE\BubblesMask=2'00'.
Parameter \BubblesMask = 2'00
Found cached RTLIL representation for module `$paramod\OR_GATE\BubblesMask=2'00'.
Parameter \BubblesMask = 2'00
Found cached RTLIL representation for module `$paramod\AND_GATE\BubblesMask=2'00'.
Parameter \BubblesMask = 2'00
Found cached RTLIL representation for module `$paramod\AND_GATE\BubblesMask=2'00'.
Parameter \BubblesMask = 2'00
Found cached RTLIL representation for module `$paramod\AND_GATE\BubblesMask=2'00'.
Parameter \BubblesMask = 2'00
Found cached RTLIL representation for module `$paramod\AND_GATE\BubblesMask=2'00'.
Parameter \BubblesMask = 2'00
Found cached RTLIL representation for module `$paramod\XOR_GATE_ONEHOT\BubblesMask=2'00'.
Parameter \BubblesMask = 2'00
Found cached RTLIL representation for module `$paramod\XOR_GATE_ONEHOT\BubblesMask=2'00'.
Parameter \BubblesMask = 2'00
Found cached RTLIL representation for module `$paramod\XOR_GATE_ONEHOT\BubblesMask=2'00'.
Parameter \BubblesMask = 2'00
Found cached RTLIL representation for module `$paramod\XOR_GATE_ONEHOT\BubblesMask=2'00'.
Parameter \BubblesMask = 2'00
Found cached RTLIL representation for module `$paramod\AND_GATE\BubblesMask=2'00'.
Parameter \BubblesMask = 2'00
Found cached RTLIL representation for module `$paramod\OR_GATE\BubblesMask=2'00'.
Parameter \BubblesMask = 2'00
Found cached RTLIL representation for module `$paramod\AND_GATE\BubblesMask=2'00'.
Parameter \BubblesMask = 2'00
Found cached RTLIL representation for module `$paramod\XOR_GATE_ONEHOT\BubblesMask=2'00'.
Parameter \BubblesMask = 2'00
Found cached RTLIL representation for module `$paramod\XOR_GATE_ONEHOT\BubblesMask=2'00'.
Parameter \BubblesMask = 2'00
Found cached RTLIL representation for module `$paramod\XOR_GATE_ONEHOT\BubblesMask=2'00'.
Parameter \BubblesMask = 2'00
Found cached RTLIL representation for module `$paramod\XOR_GATE_ONEHOT\BubblesMask=2'00'.
Parameter \BubblesMask = 2'00
Found cached RTLIL representation for module `$paramod\NOR_GATE\BubblesMask=2'00'.
Parameter \BubblesMask = 2'00
Found cached RTLIL representation for module `$paramod\OR_GATE\BubblesMask=2'00'.
Parameter \BubblesMask = 2'00
Found cached RTLIL representation for module `$paramod\OR_GATE\BubblesMask=2'00'.
Parameter \BubblesMask = 2'00
Found cached RTLIL representation for module `$paramod\AND_GATE\BubblesMask=2'00'.
Parameter \BubblesMask = 2'00
Found cached RTLIL representation for module `$paramod\AND_GATE\BubblesMask=2'00'.
Parameter \BubblesMask = 2'00
Found cached RTLIL representation for module `$paramod\AND_GATE\BubblesMask=2'00'.
Parameter \BubblesMask = 2'00
Found cached RTLIL representation for module `$paramod\OR_GATE\BubblesMask=2'00'.
Parameter \BubblesMask = 2'00
Found cached RTLIL representation for module `$paramod\OR_GATE\BubblesMask=2'00'.
Parameter \BubblesMask = 2'00
Found cached RTLIL representation for module `$paramod\OR_GATE\BubblesMask=2'00'.
Parameter \BubblesMask = 2'00
Found cached RTLIL representation for module `$paramod\OR_GATE\BubblesMask=2'00'.
Parameter \BubblesMask = 2'00
Found cached RTLIL representation for module `$paramod\OR_GATE\BubblesMask=2'00'.
Parameter \BubblesMask = 2'00
Found cached RTLIL representation for module `$paramod\OR_GATE\BubblesMask=2'00'.
Parameter \BubblesMask = 2'00
Found cached RTLIL representation for module `$paramod\OR_GATE\BubblesMask=2'00'.
Parameter \BubblesMask = 2'00
Found cached RTLIL representation for module `$paramod\OR_GATE\BubblesMask=2'00'.
Parameter \BubblesMask = 2'00
Found cached RTLIL representation for module `$paramod\AND_GATE\BubblesMask=2'00'.
Parameter \BubblesMask = 2'00
Found cached RTLIL representation for module `$paramod\AND_GATE\BubblesMask=2'00'.
Parameter \BubblesMask = 2'00
Found cached RTLIL representation for module `$paramod\AND_GATE\BubblesMask=2'00'.
Parameter \BubblesMask = 2'00
Found cached RTLIL representation for module `$paramod\AND_GATE\BubblesMask=2'00'.
Parameter \BubblesMask = 2'00
Found cached RTLIL representation for module `$paramod\AND_GATE\BubblesMask=2'00'.
Parameter \BubblesMask = 2'00
Found cached RTLIL representation for module `$paramod\AND_GATE\BubblesMask=2'00'.
Parameter \BubblesMask = 2'00
Found cached RTLIL representation for module `$paramod\AND_GATE\BubblesMask=2'00'.
Parameter \BubblesMask = 2'00
Found cached RTLIL representation for module `$paramod\AND_GATE\BubblesMask=2'00'.
Parameter \BubblesMask = 2'00
Found cached RTLIL representation for module `$paramod\AND_GATE\BubblesMask=2'00'.
Parameter \BubblesMask = 2'00
Found cached RTLIL representation for module `$paramod\AND_GATE\BubblesMask=2'00'.
Parameter \BubblesMask = 2'00
Found cached RTLIL representation for module `$paramod\AND_GATE\BubblesMask=2'00'.
Parameter \BubblesMask = 2'00
Found cached RTLIL representation for module `$paramod\AND_GATE\BubblesMask=2'00'.
Parameter \BubblesMask = 2'00
Found cached RTLIL representation for module `$paramod\AND_GATE\BubblesMask=2'00'.
Parameter \BubblesMask = 2'00
Found cached RTLIL representation for module `$paramod\AND_GATE\BubblesMask=2'00'.
Parameter \BubblesMask = 2'00
Found cached RTLIL representation for module `$paramod\AND_GATE\BubblesMask=2'00'.
Parameter \BubblesMask = 2'00
Found cached RTLIL representation for module `$paramod\AND_GATE\BubblesMask=2'00'.
Parameter \BubblesMask = 2'00
Found cached RTLIL representation for module `$paramod\AND_GATE\BubblesMask=2'00'.
Parameter \BubblesMask = 2'00
Found cached RTLIL representation for module `$paramod\AND_GATE\BubblesMask=2'00'.
Parameter \BubblesMask = 2'00
Found cached RTLIL representation for module `$paramod\AND_GATE\BubblesMask=2'00'.
Parameter \BubblesMask = 2'00
Found cached RTLIL representation for module `$paramod\AND_GATE\BubblesMask=2'00'.
Parameter \BubblesMask = 2'00
Found cached RTLIL representation for module `$paramod\AND_GATE\BubblesMask=2'00'.
Parameter \BubblesMask = 2'00
Found cached RTLIL representation for module `$paramod\AND_GATE\BubblesMask=2'00'.
Parameter \BubblesMask = 2'00
Found cached RTLIL representation for module `$paramod\AND_GATE\BubblesMask=2'00'.
Parameter \BubblesMask = 2'00
Found cached RTLIL representation for module `$paramod\AND_GATE\BubblesMask=2'00'.
Parameter \BubblesMask = 2'00
Found cached RTLIL representation for module `$paramod\AND_GATE\BubblesMask=2'00'.
Parameter \BubblesMask = 2'00
Found cached RTLIL representation for module `$paramod\AND_GATE\BubblesMask=2'00'.
Parameter \BubblesMask = 2'00
Found cached RTLIL representation for module `$paramod\AND_GATE\BubblesMask=2'00'.
Parameter \BubblesMask = 2'00
Found cached RTLIL representation for module `$paramod\AND_GATE\BubblesMask=2'00'.
Parameter \BubblesMask = 2'00
Found cached RTLIL representation for module `$paramod\AND_GATE\BubblesMask=2'00'.
Parameter \BubblesMask = 2'00
Found cached RTLIL representation for module `$paramod\AND_GATE\BubblesMask=2'00'.
Parameter \BubblesMask = 2'00
Found cached RTLIL representation for module `$paramod\AND_GATE\BubblesMask=2'00'.
Parameter \BubblesMask = 2'00
Found cached RTLIL representation for module `$paramod\AND_GATE\BubblesMask=2'00'.
Parameter \BubblesMask = 2'00
Found cached RTLIL representation for module `$paramod\AND_GATE\BubblesMask=2'00'.
Parameter \BubblesMask = 2'00
Found cached RTLIL representation for module `$paramod\AND_GATE\BubblesMask=2'00'.
Parameter \BubblesMask = 2'00
Found cached RTLIL representation for module `$paramod\AND_GATE\BubblesMask=2'00'.
Parameter \BubblesMask = 2'00
Found cached RTLIL representation for module `$paramod\AND_GATE\BubblesMask=2'00'.
Parameter \BubblesMask = 2'00
Found cached RTLIL representation for module `$paramod\AND_GATE\BubblesMask=2'00'.
Parameter \BubblesMask = 2'00
Found cached RTLIL representation for module `$paramod\AND_GATE\BubblesMask=2'00'.
Parameter \BubblesMask = 2'00
Found cached RTLIL representation for module `$paramod\AND_GATE\BubblesMask=2'00'.
Parameter \BubblesMask = 2'00
Found cached RTLIL representation for module `$paramod\AND_GATE\BubblesMask=2'00'.
Parameter \BubblesMask = 2'00
Found cached RTLIL representation for module `$paramod\AND_GATE\BubblesMask=2'00'.
Parameter \BubblesMask = 2'00
Found cached RTLIL representation for module `$paramod\AND_GATE\BubblesMask=2'00'.
Parameter \BubblesMask = 2'00
Found cached RTLIL representation for module `$paramod\OR_GATE\BubblesMask=2'00'.
Parameter \BubblesMask = 2'00
Found cached RTLIL representation for module `$paramod\OR_GATE\BubblesMask=2'00'.
Parameter \BubblesMask = 2'00
Found cached RTLIL representation for module `$paramod\OR_GATE\BubblesMask=2'00'.
Parameter \BubblesMask = 2'00
Found cached RTLIL representation for module `$paramod\OR_GATE\BubblesMask=2'00'.
Parameter \BubblesMask = 2'00
Found cached RTLIL representation for module `$paramod\OR_GATE\BubblesMask=2'00'.
Parameter \BubblesMask = 2'00
Found cached RTLIL representation for module `$paramod\OR_GATE\BubblesMask=2'00'.
Parameter \BubblesMask = 2'00
Found cached RTLIL representation for module `$paramod\OR_GATE\BubblesMask=2'00'.
Parameter \BubblesMask = 2'00
Found cached RTLIL representation for module `$paramod\OR_GATE\BubblesMask=2'00'.
Parameter \BubblesMask = 2'00
Found cached RTLIL representation for module `$paramod\AND_GATE\BubblesMask=2'00'.
Parameter \BubblesMask = 2'00
Found cached RTLIL representation for module `$paramod\AND_GATE\BubblesMask=2'00'.
Parameter \BubblesMask = 2'00
Found cached RTLIL representation for module `$paramod\AND_GATE\BubblesMask=2'00'.
Parameter \BubblesMask = 2'00
Found cached RTLIL representation for module `$paramod\AND_GATE\BubblesMask=2'00'.
Parameter \BubblesMask = 2'00
Found cached RTLIL representation for module `$paramod\AND_GATE\BubblesMask=2'00'.
Parameter \BubblesMask = 2'00
Found cached RTLIL representation for module `$paramod\AND_GATE\BubblesMask=2'00'.
Parameter \BubblesMask = 2'00
Found cached RTLIL representation for module `$paramod\AND_GATE\BubblesMask=2'00'.
Parameter \BubblesMask = 2'00
Found cached RTLIL representation for module `$paramod\AND_GATE\BubblesMask=2'00'.
Parameter \BubblesMask = 2'00
Found cached RTLIL representation for module `$paramod\AND_GATE\BubblesMask=2'00'.
Parameter \BubblesMask = 2'00
Found cached RTLIL representation for module `$paramod\AND_GATE\BubblesMask=2'00'.
Parameter \BubblesMask = 2'00
Found cached RTLIL representation for module `$paramod\AND_GATE\BubblesMask=2'00'.
Parameter \BubblesMask = 2'00
Found cached RTLIL representation for module `$paramod\AND_GATE\BubblesMask=2'00'.
Parameter \BubblesMask = 2'00
Found cached RTLIL representation for module `$paramod\AND_GATE\BubblesMask=2'00'.
Parameter \BubblesMask = 2'00
Found cached RTLIL representation for module `$paramod\AND_GATE\BubblesMask=2'00'.
Parameter \BubblesMask = 2'00
Found cached RTLIL representation for module `$paramod\AND_GATE\BubblesMask=2'00'.
Parameter \BubblesMask = 2'00
Found cached RTLIL representation for module `$paramod\AND_GATE\BubblesMask=2'00'.
Parameter \BubblesMask = 2'00
Found cached RTLIL representation for module `$paramod\OR_GATE\BubblesMask=2'00'.
Parameter \BubblesMask = 2'00
Found cached RTLIL representation for module `$paramod\OR_GATE\BubblesMask=2'00'.
Parameter \BubblesMask = 2'00
Found cached RTLIL representation for module `$paramod\OR_GATE\BubblesMask=2'00'.
Parameter \BubblesMask = 2'00
Found cached RTLIL representation for module `$paramod\OR_GATE\BubblesMask=2'00'.
Parameter \BubblesMask = 2'00
Found cached RTLIL representation for module `$paramod\OR_GATE\BubblesMask=2'00'.
Parameter \BubblesMask = 2'00
Found cached RTLIL representation for module `$paramod\OR_GATE\BubblesMask=2'00'.
Parameter \BubblesMask = 2'00
Found cached RTLIL representation for module `$paramod\OR_GATE\BubblesMask=2'00'.
Parameter \BubblesMask = 2'00
Found cached RTLIL representation for module `$paramod\OR_GATE\BubblesMask=2'00'.
Parameter \BubblesMask = 2'00
Found cached RTLIL representation for module `$paramod\OR_GATE\BubblesMask=2'00'.
Parameter \BubblesMask = 2'00
Found cached RTLIL representation for module `$paramod\OR_GATE\BubblesMask=2'00'.
Parameter \BubblesMask = 2'00
Found cached RTLIL representation for module `$paramod\OR_GATE\BubblesMask=2'00'.
Parameter \BubblesMask = 2'00
Found cached RTLIL representation for module `$paramod\OR_GATE\BubblesMask=2'00'.
Parameter \invertClock = 0
Parameter \nrOfBits = 4

24.8. Executing AST frontend in derive mode using pre-parsed AST for module `\REGISTER_FLIP_FLOP'.
Parameter \invertClock = 0
Parameter \nrOfBits = 4
Generating RTLIL representation for module `$paramod$257235152c4b76db3aa7ab6dfec5fe26e323000a\REGISTER_FLIP_FLOP'.
Parameter \invertClock = 0
Parameter \nrOfBits = 4
Found cached RTLIL representation for module `$paramod$257235152c4b76db3aa7ab6dfec5fe26e323000a\REGISTER_FLIP_FLOP'.
Parameter \invertClock = 0
Parameter \nrOfBits = 4
Found cached RTLIL representation for module `$paramod$257235152c4b76db3aa7ab6dfec5fe26e323000a\REGISTER_FLIP_FLOP'.
Parameter \invertClock = 0
Parameter \nrOfBits = 4
Found cached RTLIL representation for module `$paramod$257235152c4b76db3aa7ab6dfec5fe26e323000a\REGISTER_FLIP_FLOP'.
Parameter \invertClock = 0
Parameter \nrOfBits = 4
Found cached RTLIL representation for module `$paramod$257235152c4b76db3aa7ab6dfec5fe26e323000a\REGISTER_FLIP_FLOP'.
Parameter \invertClock = 0
Parameter \nrOfBits = 4
Found cached RTLIL representation for module `$paramod$257235152c4b76db3aa7ab6dfec5fe26e323000a\REGISTER_FLIP_FLOP'.
Parameter \BubblesMask = 2'00
Found cached RTLIL representation for module `$paramod\AND_GATE\BubblesMask=2'00'.
Parameter \BubblesMask = 2'00
Found cached RTLIL representation for module `$paramod\AND_GATE\BubblesMask=2'00'.
Parameter \BubblesMask = 2'00
Found cached RTLIL representation for module `$paramod\AND_GATE\BubblesMask=2'00'.
Parameter \BubblesMask = 2'00
Found cached RTLIL representation for module `$paramod\AND_GATE\BubblesMask=2'00'.
Parameter \BubblesMask = 2'00
Found cached RTLIL representation for module `$paramod\AND_GATE\BubblesMask=2'00'.
Parameter \BubblesMask = 2'00
Found cached RTLIL representation for module `$paramod\AND_GATE\BubblesMask=2'00'.
Parameter \BubblesMask = 2'00
Found cached RTLIL representation for module `$paramod\AND_GATE\BubblesMask=2'00'.
Parameter \NrOfBits = 4
Parameter \BubblesMask = 2'00

24.9. Executing AST frontend in derive mode using pre-parsed AST for module `\AND_GATE_BUS'.
Parameter \NrOfBits = 4
Parameter \BubblesMask = 2'00
Generating RTLIL representation for module `$paramod$7c03e272fae7094a4b49a595f86bb7e002f0447a\AND_GATE_BUS'.
Parameter \NrOfBits = 4
Parameter \BubblesMask = 2'00

24.10. Executing AST frontend in derive mode using pre-parsed AST for module `\OR_GATE_BUS'.
Parameter \NrOfBits = 4
Parameter \BubblesMask = 2'00
Generating RTLIL representation for module `$paramod$7c03e272fae7094a4b49a595f86bb7e002f0447a\OR_GATE_BUS'.
Parameter \NrOfBits = 4
Parameter \BubblesMask = 4'0000

24.11. Executing AST frontend in derive mode using pre-parsed AST for module `\OR_GATE_BUS_4_INPUTS'.
Parameter \NrOfBits = 4
Parameter \BubblesMask = 4'0000
Generating RTLIL representation for module `$paramod$41888af408e763a84549b0f64c2f50b331ac74cf\OR_GATE_BUS_4_INPUTS'.
Parameter \NrOfBits = 4
Parameter \BubblesMask = 2'00
Found cached RTLIL representation for module `$paramod$7c03e272fae7094a4b49a595f86bb7e002f0447a\OR_GATE_BUS'.
Parameter \NrOfBits = 4
Parameter \BubblesMask = 2'00
Found cached RTLIL representation for module `$paramod$7c03e272fae7094a4b49a595f86bb7e002f0447a\AND_GATE_BUS'.
Parameter \NrOfBits = 4
Parameter \BubblesMask = 2'00
Found cached RTLIL representation for module `$paramod$7c03e272fae7094a4b49a595f86bb7e002f0447a\AND_GATE_BUS'.
Parameter \NrOfBits = 4
Parameter \BubblesMask = 2'00
Found cached RTLIL representation for module `$paramod$7c03e272fae7094a4b49a595f86bb7e002f0447a\AND_GATE_BUS'.
Parameter \NrOfBits = 4
Parameter \BubblesMask = 2'00
Found cached RTLIL representation for module `$paramod$7c03e272fae7094a4b49a595f86bb7e002f0447a\AND_GATE_BUS'.
Parameter \NrOfBits = 4
Parameter \BubblesMask = 2'00
Found cached RTLIL representation for module `$paramod$7c03e272fae7094a4b49a595f86bb7e002f0447a\AND_GATE_BUS'.
Parameter \NrOfBits = 4
Parameter \BubblesMask = 2'00
Found cached RTLIL representation for module `$paramod$7c03e272fae7094a4b49a595f86bb7e002f0447a\AND_GATE_BUS'.

24.12. Analyzing design hierarchy..
Top module:  \tholin_avalonsemi_5401
Used module:     \CPU
Used module:         \int_memory
Used module:             $paramod$257235152c4b76db3aa7ab6dfec5fe26e323000a\REGISTER_FLIP_FLOP
Used module:             \Demultiplexer_8
Used module:             $paramod\AND_GATE\BubblesMask=2'00
Used module:             $paramod$7c03e272fae7094a4b49a595f86bb7e002f0447a\AND_GATE_BUS
Used module:             $paramod$7c03e272fae7094a4b49a595f86bb7e002f0447a\OR_GATE_BUS
Used module:             $paramod$41888af408e763a84549b0f64c2f50b331ac74cf\OR_GATE_BUS_4_INPUTS
Used module:         \output_logic
Used module:             $paramod\OR_GATE\BubblesMask=2'00
Used module:         \dest_reg_sel_new
Used module:         \eq_0
Used module:             $paramod\NOR_GATE\BubblesMask=2'00
Used module:         \main
Used module:             $paramod\XOR_GATE_ONEHOT\BubblesMask=2'00
Used module:         \clock_gen_2
Used module:             $paramod\D_FLIPFLOP\invertClockEnable=s32'00000000000000000000000000000000
Used module:         \inst_dec
Used module:             $paramod\NAND_GATE\BubblesMask=2'00

24.13. Analyzing design hierarchy..
Top module:  \tholin_avalonsemi_5401
Used module:     \CPU
Used module:         \int_memory
Used module:             $paramod$257235152c4b76db3aa7ab6dfec5fe26e323000a\REGISTER_FLIP_FLOP
Used module:             \Demultiplexer_8
Used module:             $paramod\AND_GATE\BubblesMask=2'00
Used module:             $paramod$7c03e272fae7094a4b49a595f86bb7e002f0447a\AND_GATE_BUS
Used module:             $paramod$7c03e272fae7094a4b49a595f86bb7e002f0447a\OR_GATE_BUS
Used module:             $paramod$41888af408e763a84549b0f64c2f50b331ac74cf\OR_GATE_BUS_4_INPUTS
Used module:         \output_logic
Used module:             $paramod\OR_GATE\BubblesMask=2'00
Used module:         \dest_reg_sel_new
Used module:         \eq_0
Used module:             $paramod\NOR_GATE\BubblesMask=2'00
Used module:         \main
Used module:             $paramod\XOR_GATE_ONEHOT\BubblesMask=2'00
Used module:         \clock_gen_2
Used module:             $paramod\D_FLIPFLOP\invertClockEnable=s32'00000000000000000000000000000000
Used module:         \inst_dec
Used module:             $paramod\NAND_GATE\BubblesMask=2'00
Removing unused module `\REGISTER_FLIP_FLOP'.
Removing unused module `\D_FLIPFLOP'.
Removing unused module `\XOR_GATE_ONEHOT'.
Removing unused module `\OR_GATE_BUS_4_INPUTS'.
Removing unused module `\OR_GATE_BUS_3_INPUTS'.
Removing unused module `\OR_GATE_BUS'.
Removing unused module `\OR_GATE'.
Removing unused module `\NOR_GATE'.
Removing unused module `\NAND_GATE'.
Removing unused module `\AND_GATE_BUS'.
Removing unused module `\AND_GATE'.
Removed 11 unused modules.

25. Executing TRIBUF pass.

26. Executing SYNTH pass.

26.1. Executing HIERARCHY pass (managing design hierarchy).

26.1.1. Analyzing design hierarchy..
Top module:  \tholin_avalonsemi_5401
Used module:     \CPU
Used module:         \int_memory
Used module:             $paramod$257235152c4b76db3aa7ab6dfec5fe26e323000a\REGISTER_FLIP_FLOP
Used module:             \Demultiplexer_8
Used module:             $paramod\AND_GATE\BubblesMask=2'00
Used module:             $paramod$7c03e272fae7094a4b49a595f86bb7e002f0447a\AND_GATE_BUS
Used module:             $paramod$7c03e272fae7094a4b49a595f86bb7e002f0447a\OR_GATE_BUS
Used module:             $paramod$41888af408e763a84549b0f64c2f50b331ac74cf\OR_GATE_BUS_4_INPUTS
Used module:         \output_logic
Used module:             $paramod\OR_GATE\BubblesMask=2'00
Used module:         \dest_reg_sel_new
Used module:         \eq_0
Used module:             $paramod\NOR_GATE\BubblesMask=2'00
Used module:         \main
Used module:             $paramod\XOR_GATE_ONEHOT\BubblesMask=2'00
Used module:         \clock_gen_2
Used module:             $paramod\D_FLIPFLOP\invertClockEnable=s32'00000000000000000000000000000000
Used module:         \inst_dec
Used module:             $paramod\NAND_GATE\BubblesMask=2'00

26.1.2. Analyzing design hierarchy..
Top module:  \tholin_avalonsemi_5401
Used module:     \CPU
Used module:         \int_memory
Used module:             $paramod$257235152c4b76db3aa7ab6dfec5fe26e323000a\REGISTER_FLIP_FLOP
Used module:             \Demultiplexer_8
Used module:             $paramod\AND_GATE\BubblesMask=2'00
Used module:             $paramod$7c03e272fae7094a4b49a595f86bb7e002f0447a\AND_GATE_BUS
Used module:             $paramod$7c03e272fae7094a4b49a595f86bb7e002f0447a\OR_GATE_BUS
Used module:             $paramod$41888af408e763a84549b0f64c2f50b331ac74cf\OR_GATE_BUS_4_INPUTS
Used module:         \output_logic
Used module:             $paramod\OR_GATE\BubblesMask=2'00
Used module:         \dest_reg_sel_new
Used module:         \eq_0
Used module:             $paramod\NOR_GATE\BubblesMask=2'00
Used module:         \main
Used module:             $paramod\XOR_GATE_ONEHOT\BubblesMask=2'00
Used module:         \clock_gen_2
Used module:             $paramod\D_FLIPFLOP\invertClockEnable=s32'00000000000000000000000000000000
Used module:         \inst_dec
Used module:             $paramod\NAND_GATE\BubblesMask=2'00
Removed 0 unused modules.

26.2. Executing PROC pass (convert processes to netlists).

26.2.1. Executing PROC_CLEAN pass (remove empty switches from decision trees).
Cleaned up 0 empty switches.

26.2.2. Executing PROC_RMDEAD pass (remove dead branches from decision trees).
Marked 1 switch rules as full_case in process $proc$/work/src/memory/REGISTER_FLIP_FLOP.v:53$102 in module $paramod$257235152c4b76db3aa7ab6dfec5fe26e323000a\REGISTER_FLIP_FLOP.
Marked 2 switch rules as full_case in process $proc$/work/src/memory/D_FLIPFLOP.v:75$89 in module $paramod\D_FLIPFLOP\invertClockEnable=s32'00000000000000000000000000000000.
Removed a total of 0 dead cases.

26.2.3. Executing PROC_PRUNE pass (remove redundant assignments in processes).
Removed 0 redundant assignments.
Promoted 1 assignment to connection.

26.2.4. Executing PROC_INIT pass (extract init attributes).
Found init rule in `$paramod\D_FLIPFLOP\invertClockEnable=s32'00000000000000000000000000000000.$proc$/work/src/memory/D_FLIPFLOP.v:0$90'.
  Set init value: \s_currentState = 1'0

26.2.5. Executing PROC_ARST pass (detect async resets in processes).
Found async reset \reset in `$paramod$257235152c4b76db3aa7ab6dfec5fe26e323000a\REGISTER_FLIP_FLOP.$proc$/work/src/memory/REGISTER_FLIP_FLOP.v:53$102'.
Found async reset \reset in `$paramod\D_FLIPFLOP\invertClockEnable=s32'00000000000000000000000000000000.$proc$/work/src/memory/D_FLIPFLOP.v:75$89'.
Found async reset \preset in `$paramod\D_FLIPFLOP\invertClockEnable=s32'00000000000000000000000000000000.$proc$/work/src/memory/D_FLIPFLOP.v:75$89'.

26.2.6. Executing PROC_MUX pass (convert decision trees to multiplexers).
Creating decoders for process `$paramod$257235152c4b76db3aa7ab6dfec5fe26e323000a\REGISTER_FLIP_FLOP.$proc$/work/src/memory/REGISTER_FLIP_FLOP.v:53$102'.
     1/1: $0\s_currentState[3:0]
Creating decoders for process `$paramod\D_FLIPFLOP\invertClockEnable=s32'00000000000000000000000000000000.$proc$/work/src/memory/D_FLIPFLOP.v:0$90'.
Creating decoders for process `$paramod\D_FLIPFLOP\invertClockEnable=s32'00000000000000000000000000000000.$proc$/work/src/memory/D_FLIPFLOP.v:75$89'.
     1/1: $0\s_currentState[0:0]

26.2.7. Executing PROC_DLATCH pass (convert process syncs to latches).

26.2.8. Executing PROC_DFF pass (convert process syncs to FFs).
Creating register for signal `$paramod$257235152c4b76db3aa7ab6dfec5fe26e323000a\REGISTER_FLIP_FLOP.\s_currentState' using process `$paramod$257235152c4b76db3aa7ab6dfec5fe26e323000a\REGISTER_FLIP_FLOP.$proc$/work/src/memory/REGISTER_FLIP_FLOP.v:53$102'.
  created $adff cell `$procdff$113' with positive edge clock and positive level reset.
Creating register for signal `$paramod\D_FLIPFLOP\invertClockEnable=s32'00000000000000000000000000000000.\s_currentState' using process `$paramod\D_FLIPFLOP\invertClockEnable=s32'00000000000000000000000000000000.$proc$/work/src/memory/D_FLIPFLOP.v:75$89'.
Warning: Complex async reset for dff `\s_currentState'.
  created $dffsr cell `$procdff$126' with positive edge clock and multiple level-sensitive resets.

26.2.9. Executing PROC_MEMWR pass (convert process memory writes to cells).

26.2.10. Executing PROC_CLEAN pass (remove empty switches from decision trees).
Found and cleaned up 1 empty switch in `$paramod$257235152c4b76db3aa7ab6dfec5fe26e323000a\REGISTER_FLIP_FLOP.$proc$/work/src/memory/REGISTER_FLIP_FLOP.v:53$102'.
Removing empty process `$paramod$257235152c4b76db3aa7ab6dfec5fe26e323000a\REGISTER_FLIP_FLOP.$proc$/work/src/memory/REGISTER_FLIP_FLOP.v:53$102'.
Removing empty process `$paramod\D_FLIPFLOP\invertClockEnable=s32'00000000000000000000000000000000.$proc$/work/src/memory/D_FLIPFLOP.v:0$90'.
Found and cleaned up 1 empty switch in `$paramod\D_FLIPFLOP\invertClockEnable=s32'00000000000000000000000000000000.$proc$/work/src/memory/D_FLIPFLOP.v:75$89'.
Removing empty process `$paramod\D_FLIPFLOP\invertClockEnable=s32'00000000000000000000000000000000.$proc$/work/src/memory/D_FLIPFLOP.v:75$89'.
Cleaned up 2 empty switches.

26.2.11. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$41888af408e763a84549b0f64c2f50b331ac74cf\OR_GATE_BUS_4_INPUTS.
Optimizing module $paramod$7c03e272fae7094a4b49a595f86bb7e002f0447a\OR_GATE_BUS.
Optimizing module $paramod$7c03e272fae7094a4b49a595f86bb7e002f0447a\AND_GATE_BUS.
Optimizing module $paramod$257235152c4b76db3aa7ab6dfec5fe26e323000a\REGISTER_FLIP_FLOP.
Optimizing module $paramod\XOR_GATE_ONEHOT\BubblesMask=2'00.
Optimizing module $paramod\NAND_GATE\BubblesMask=2'00.
Optimizing module $paramod\NOR_GATE\BubblesMask=2'00.
Optimizing module $paramod\OR_GATE\BubblesMask=2'00.
Optimizing module $paramod\AND_GATE\BubblesMask=2'00.
Optimizing module $paramod\D_FLIPFLOP\invertClockEnable=s32'00000000000000000000000000000000.
<suppressed ~3 debug messages>
Optimizing module Demultiplexer_8.
<suppressed ~1 debug messages>
Optimizing module output_logic.
Optimizing module main.
Optimizing module int_memory.
Optimizing module inst_dec.
Optimizing module eq_0.
Optimizing module dest_reg_sel_new.
Optimizing module clock_gen_2.
Optimizing module CPU.
Optimizing module tholin_avalonsemi_5401.

26.3. Executing FLATTEN pass (flatten design).
Deleting now unused module $paramod$41888af408e763a84549b0f64c2f50b331ac74cf\OR_GATE_BUS_4_INPUTS.
Deleting now unused module $paramod$7c03e272fae7094a4b49a595f86bb7e002f0447a\OR_GATE_BUS.
Deleting now unused module $paramod$7c03e272fae7094a4b49a595f86bb7e002f0447a\AND_GATE_BUS.
Deleting now unused module $paramod$257235152c4b76db3aa7ab6dfec5fe26e323000a\REGISTER_FLIP_FLOP.
Deleting now unused module $paramod\XOR_GATE_ONEHOT\BubblesMask=2'00.
Deleting now unused module $paramod\NAND_GATE\BubblesMask=2'00.
Deleting now unused module $paramod\NOR_GATE\BubblesMask=2'00.
Deleting now unused module $paramod\OR_GATE\BubblesMask=2'00.
Deleting now unused module $paramod\AND_GATE\BubblesMask=2'00.
Deleting now unused module $paramod\D_FLIPFLOP\invertClockEnable=s32'00000000000000000000000000000000.
Deleting now unused module Demultiplexer_8.
Deleting now unused module output_logic.
Deleting now unused module main.
Deleting now unused module int_memory.
Deleting now unused module inst_dec.
Deleting now unused module eq_0.
Deleting now unused module dest_reg_sel_new.
Deleting now unused module clock_gen_2.
Deleting now unused module CPU.
<suppressed ~318 debug messages>

26.4. Executing OPT_EXPR pass (perform const folding).
Optimizing module tholin_avalonsemi_5401.
<suppressed ~142 debug messages>

26.5. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \tholin_avalonsemi_5401..
Removed 30 unused cells and 724 unused wires.
<suppressed ~70 debug messages>

26.6. Executing CHECK pass (checking for obvious problems).
Checking module tholin_avalonsemi_5401...
Warning: found logic loop in module tholin_avalonsemi_5401:
    cell $flatten\CIRCUIT_0.\dest_reg_sel_new_1.$not$/work/src/circuit/dest_reg_sel_new.v:101$10 ($not)
    cell $flatten\CIRCUIT_0.\dest_reg_sel_new_1.$not$/work/src/circuit/dest_reg_sel_new.v:110$13 ($not)
    cell $flatten\CIRCUIT_0.\dest_reg_sel_new_1.\GATES_10.$and$/work/src/gates/AND_GATE.v:48$91 ($and)
    cell $flatten\CIRCUIT_0.\dest_reg_sel_new_1.\GATES_15.$and$/work/src/gates/AND_GATE.v:48$91 ($and)
    cell $flatten\CIRCUIT_0.\dest_reg_sel_new_1.\GATES_16.$and$/work/src/gates/AND_GATE.v:48$91 ($and)
    cell $flatten\CIRCUIT_0.\dest_reg_sel_new_1.\GATES_2.$and$/work/src/gates/AND_GATE.v:48$91 ($and)
    cell $flatten\CIRCUIT_0.\dest_reg_sel_new_1.\GATES_20.$or$/work/src/gates/OR_GATE.v:48$92 ($or)
    cell $flatten\CIRCUIT_0.\dest_reg_sel_new_1.\GATES_21.$or$/work/src/gates/OR_GATE.v:48$92 ($or)
    cell $flatten\CIRCUIT_0.\dest_reg_sel_new_1.\GATES_22.$or$/work/src/gates/OR_GATE.v:48$92 ($or)
    cell $flatten\CIRCUIT_0.\dest_reg_sel_new_1.\GATES_23.$or$/work/src/gates/OR_GATE.v:48$92 ($or)
    cell $flatten\CIRCUIT_0.\dest_reg_sel_new_1.\GATES_24.$or$/work/src/gates/OR_GATE.v:48$92 ($or)
    cell $flatten\CIRCUIT_0.\dest_reg_sel_new_1.\GATES_25.$or$/work/src/gates/OR_GATE.v:48$92 ($or)
    cell $flatten\CIRCUIT_0.\dest_reg_sel_new_1.\GATES_26.$or$/work/src/gates/OR_GATE.v:48$92 ($or)
    cell $flatten\CIRCUIT_0.\dest_reg_sel_new_1.\GATES_27.$and$/work/src/gates/AND_GATE.v:48$91 ($and)
    cell $flatten\CIRCUIT_0.\dest_reg_sel_new_1.\GATES_3.$and$/work/src/gates/AND_GATE.v:48$91 ($and)
    cell $flatten\CIRCUIT_0.\dest_reg_sel_new_1.\GATES_7.$and$/work/src/gates/AND_GATE.v:48$91 ($and)
    wire \CIRCUIT_0.GATES_33.s_realInput2
    wire \CIRCUIT_0.dest_reg_sel_new_1.GATES_10.s_realInput1
    wire \CIRCUIT_0.dest_reg_sel_new_1.GATES_14.s_realInput1
    wire \CIRCUIT_0.dest_reg_sel_new_1.GATES_14.s_realInput2
    wire \CIRCUIT_0.dest_reg_sel_new_1.GATES_15.s_realInput1
    wire \CIRCUIT_0.dest_reg_sel_new_1.GATES_16.s_realInput1
    wire \CIRCUIT_0.dest_reg_sel_new_1.GATES_18.s_realInput2
    wire \CIRCUIT_0.dest_reg_sel_new_1.GATES_20.s_realInput1
    wire \CIRCUIT_0.dest_reg_sel_new_1.GATES_21.s_realInput1
    wire \CIRCUIT_0.dest_reg_sel_new_1.GATES_22.s_realInput2
    wire \CIRCUIT_0.dest_reg_sel_new_1.GATES_23.s_realInput1
    wire \CIRCUIT_0.dest_reg_sel_new_1.GATES_24.s_realInput1
    wire \CIRCUIT_0.dest_reg_sel_new_1.GATES_25.s_realInput2
    wire \CIRCUIT_0.dest_reg_sel_new_1.GATES_26.s_realInput2
    wire \CIRCUIT_0.dest_reg_sel_new_1.GATES_27.s_realInput2
    wire \CIRCUIT_0.dest_reg_sel_new_1.GATES_8.s_realInput1
Warning: found logic loop in module tholin_avalonsemi_5401:
    cell $flatten\CIRCUIT_0.\dest_reg_sel_new_1.$not$/work/src/circuit/dest_reg_sel_new.v:101$10 ($not)
    cell $flatten\CIRCUIT_0.\dest_reg_sel_new_1.$not$/work/src/circuit/dest_reg_sel_new.v:110$13 ($not)
    cell $flatten\CIRCUIT_0.\dest_reg_sel_new_1.\GATES_10.$and$/work/src/gates/AND_GATE.v:48$91 ($and)
    cell $flatten\CIRCUIT_0.\dest_reg_sel_new_1.\GATES_16.$and$/work/src/gates/AND_GATE.v:48$91 ($and)
    cell $flatten\CIRCUIT_0.\dest_reg_sel_new_1.\GATES_20.$or$/work/src/gates/OR_GATE.v:48$92 ($or)
    cell $flatten\CIRCUIT_0.\dest_reg_sel_new_1.\GATES_21.$or$/work/src/gates/OR_GATE.v:48$92 ($or)
    cell $flatten\CIRCUIT_0.\dest_reg_sel_new_1.\GATES_23.$or$/work/src/gates/OR_GATE.v:48$92 ($or)
    cell $flatten\CIRCUIT_0.\dest_reg_sel_new_1.\GATES_24.$or$/work/src/gates/OR_GATE.v:48$92 ($or)
    cell $flatten\CIRCUIT_0.\dest_reg_sel_new_1.\GATES_26.$or$/work/src/gates/OR_GATE.v:48$92 ($or)
    cell $flatten\CIRCUIT_0.\dest_reg_sel_new_1.\GATES_27.$and$/work/src/gates/AND_GATE.v:48$91 ($and)
    cell $flatten\CIRCUIT_0.\dest_reg_sel_new_1.\GATES_3.$and$/work/src/gates/AND_GATE.v:48$91 ($and)
    cell $flatten\CIRCUIT_0.\dest_reg_sel_new_1.\GATES_7.$and$/work/src/gates/AND_GATE.v:48$91 ($and)
    wire \CIRCUIT_0.GATES_33.s_realInput2
    wire \CIRCUIT_0.dest_reg_sel_new_1.GATES_10.s_realInput1
    wire \CIRCUIT_0.dest_reg_sel_new_1.GATES_14.s_realInput1
    wire \CIRCUIT_0.dest_reg_sel_new_1.GATES_16.s_realInput1
    wire \CIRCUIT_0.dest_reg_sel_new_1.GATES_18.s_realInput2
    wire \CIRCUIT_0.dest_reg_sel_new_1.GATES_20.s_realInput1
    wire \CIRCUIT_0.dest_reg_sel_new_1.GATES_21.s_realInput1
    wire \CIRCUIT_0.dest_reg_sel_new_1.GATES_23.s_realInput1
    wire \CIRCUIT_0.dest_reg_sel_new_1.GATES_24.s_realInput1
    wire \CIRCUIT_0.dest_reg_sel_new_1.GATES_26.s_realInput2
    wire \CIRCUIT_0.dest_reg_sel_new_1.GATES_27.s_realInput2
    wire \CIRCUIT_0.dest_reg_sel_new_1.GATES_8.s_realInput1
Warning: found logic loop in module tholin_avalonsemi_5401:
    cell $flatten\CIRCUIT_0.\dest_reg_sel_new_1.$not$/work/src/circuit/dest_reg_sel_new.v:101$10 ($not)
    cell $flatten\CIRCUIT_0.\dest_reg_sel_new_1.$not$/work/src/circuit/dest_reg_sel_new.v:110$13 ($not)
    cell $flatten\CIRCUIT_0.\dest_reg_sel_new_1.\GATES_10.$and$/work/src/gates/AND_GATE.v:48$91 ($and)
    cell $flatten\CIRCUIT_0.\dest_reg_sel_new_1.\GATES_17.$and$/work/src/gates/AND_GATE.v:48$91 ($and)
    cell $flatten\CIRCUIT_0.\dest_reg_sel_new_1.\GATES_20.$or$/work/src/gates/OR_GATE.v:48$92 ($or)
    cell $flatten\CIRCUIT_0.\dest_reg_sel_new_1.\GATES_21.$or$/work/src/gates/OR_GATE.v:48$92 ($or)
    cell $flatten\CIRCUIT_0.\dest_reg_sel_new_1.\GATES_23.$or$/work/src/gates/OR_GATE.v:48$92 ($or)
    cell $flatten\CIRCUIT_0.\dest_reg_sel_new_1.\GATES_24.$or$/work/src/gates/OR_GATE.v:48$92 ($or)
    cell $flatten\CIRCUIT_0.\dest_reg_sel_new_1.\GATES_26.$or$/work/src/gates/OR_GATE.v:48$92 ($or)
    cell $flatten\CIRCUIT_0.\dest_reg_sel_new_1.\GATES_27.$and$/work/src/gates/AND_GATE.v:48$91 ($and)
    cell $flatten\CIRCUIT_0.\dest_reg_sel_new_1.\GATES_3.$and$/work/src/gates/AND_GATE.v:48$91 ($and)
    cell $flatten\CIRCUIT_0.\dest_reg_sel_new_1.\GATES_8.$and$/work/src/gates/AND_GATE.v:48$91 ($and)
    wire \CIRCUIT_0.GATES_33.s_realInput2
    wire \CIRCUIT_0.dest_reg_sel_new_1.GATES_10.s_realInput1
    wire \CIRCUIT_0.dest_reg_sel_new_1.GATES_14.s_realInput1
    wire \CIRCUIT_0.dest_reg_sel_new_1.GATES_17.s_realInput1
    wire \CIRCUIT_0.dest_reg_sel_new_1.GATES_18.s_realInput2
    wire \CIRCUIT_0.dest_reg_sel_new_1.GATES_20.s_realInput1
    wire \CIRCUIT_0.dest_reg_sel_new_1.GATES_21.s_realInput2
    wire \CIRCUIT_0.dest_reg_sel_new_1.GATES_23.s_realInput1
    wire \CIRCUIT_0.dest_reg_sel_new_1.GATES_24.s_realInput1
    wire \CIRCUIT_0.dest_reg_sel_new_1.GATES_26.s_realInput2
    wire \CIRCUIT_0.dest_reg_sel_new_1.GATES_27.s_realInput2
    wire \CIRCUIT_0.dest_reg_sel_new_1.GATES_8.s_realInput1
Warning: found logic loop in module tholin_avalonsemi_5401:
    cell $flatten\CIRCUIT_0.\dest_reg_sel_new_1.$not$/work/src/circuit/dest_reg_sel_new.v:101$10 ($not)
    cell $flatten\CIRCUIT_0.\dest_reg_sel_new_1.$not$/work/src/circuit/dest_reg_sel_new.v:110$13 ($not)
    cell $flatten\CIRCUIT_0.\dest_reg_sel_new_1.\GATES_10.$and$/work/src/gates/AND_GATE.v:48$91 ($and)
    cell $flatten\CIRCUIT_0.\dest_reg_sel_new_1.\GATES_18.$and$/work/src/gates/AND_GATE.v:48$91 ($and)
    cell $flatten\CIRCUIT_0.\dest_reg_sel_new_1.\GATES_20.$or$/work/src/gates/OR_GATE.v:48$92 ($or)
    cell $flatten\CIRCUIT_0.\dest_reg_sel_new_1.\GATES_23.$or$/work/src/gates/OR_GATE.v:48$92 ($or)
    cell $flatten\CIRCUIT_0.\dest_reg_sel_new_1.\GATES_24.$or$/work/src/gates/OR_GATE.v:48$92 ($or)
    cell $flatten\CIRCUIT_0.\dest_reg_sel_new_1.\GATES_26.$or$/work/src/gates/OR_GATE.v:48$92 ($or)
    cell $flatten\CIRCUIT_0.\dest_reg_sel_new_1.\GATES_27.$and$/work/src/gates/AND_GATE.v:48$91 ($and)
    cell $flatten\CIRCUIT_0.\dest_reg_sel_new_1.\GATES_3.$and$/work/src/gates/AND_GATE.v:48$91 ($and)
    wire \CIRCUIT_0.GATES_33.s_realInput2
    wire \CIRCUIT_0.dest_reg_sel_new_1.GATES_10.s_realInput1
    wire \CIRCUIT_0.dest_reg_sel_new_1.GATES_14.s_realInput1
    wire \CIRCUIT_0.dest_reg_sel_new_1.GATES_18.s_realInput2
    wire \CIRCUIT_0.dest_reg_sel_new_1.GATES_20.s_realInput1
    wire \CIRCUIT_0.dest_reg_sel_new_1.GATES_23.s_realInput1
    wire \CIRCUIT_0.dest_reg_sel_new_1.GATES_24.s_realInput2
    wire \CIRCUIT_0.dest_reg_sel_new_1.GATES_26.s_realInput2
    wire \CIRCUIT_0.dest_reg_sel_new_1.GATES_27.s_realInput2
    wire \CIRCUIT_0.dest_reg_sel_new_1.GATES_8.s_realInput1
Warning: found logic loop in module tholin_avalonsemi_5401:
    cell $flatten\CIRCUIT_0.\dest_reg_sel_new_1.$not$/work/src/circuit/dest_reg_sel_new.v:110$13 ($not)
    cell $flatten\CIRCUIT_0.\dest_reg_sel_new_1.\GATES_10.$and$/work/src/gates/AND_GATE.v:48$91 ($and)
    cell $flatten\CIRCUIT_0.\dest_reg_sel_new_1.\GATES_13.$and$/work/src/gates/AND_GATE.v:48$91 ($and)
    cell $flatten\CIRCUIT_0.\dest_reg_sel_new_1.\GATES_16.$and$/work/src/gates/AND_GATE.v:48$91 ($and)
    cell $flatten\CIRCUIT_0.\dest_reg_sel_new_1.\GATES_19.$or$/work/src/gates/OR_GATE.v:48$92 ($or)
    cell $flatten\CIRCUIT_0.\dest_reg_sel_new_1.\GATES_20.$or$/work/src/gates/OR_GATE.v:48$92 ($or)
    cell $flatten\CIRCUIT_0.\dest_reg_sel_new_1.\GATES_21.$or$/work/src/gates/OR_GATE.v:48$92 ($or)
    cell $flatten\CIRCUIT_0.\dest_reg_sel_new_1.\GATES_22.$or$/work/src/gates/OR_GATE.v:48$92 ($or)
    cell $flatten\CIRCUIT_0.\dest_reg_sel_new_1.\GATES_23.$or$/work/src/gates/OR_GATE.v:48$92 ($or)
    cell $flatten\CIRCUIT_0.\dest_reg_sel_new_1.\GATES_24.$or$/work/src/gates/OR_GATE.v:48$92 ($or)
    cell $flatten\CIRCUIT_0.\dest_reg_sel_new_1.\GATES_25.$or$/work/src/gates/OR_GATE.v:48$92 ($or)
    cell $flatten\CIRCUIT_0.\dest_reg_sel_new_1.\GATES_26.$or$/work/src/gates/OR_GATE.v:48$92 ($or)
    cell $flatten\CIRCUIT_0.\dest_reg_sel_new_1.\GATES_27.$and$/work/src/gates/AND_GATE.v:48$91 ($and)
    cell $flatten\CIRCUIT_0.\dest_reg_sel_new_1.\GATES_3.$and$/work/src/gates/AND_GATE.v:48$91 ($and)
    cell $flatten\CIRCUIT_0.\dest_reg_sel_new_1.\GATES_6.$and$/work/src/gates/AND_GATE.v:48$91 ($and)
    cell $flatten\CIRCUIT_0.\dest_reg_sel_new_1.\GATES_7.$and$/work/src/gates/AND_GATE.v:48$91 ($and)
    wire \CIRCUIT_0.GATES_33.s_realInput2
    wire \CIRCUIT_0.dest_reg_sel_new_1.GATES_10.s_realInput1
    wire \CIRCUIT_0.dest_reg_sel_new_1.GATES_13.s_realInput1
    wire \CIRCUIT_0.dest_reg_sel_new_1.GATES_14.s_realInput1
    wire \CIRCUIT_0.dest_reg_sel_new_1.GATES_14.s_realInput2
    wire \CIRCUIT_0.dest_reg_sel_new_1.GATES_16.s_realInput1
    wire \CIRCUIT_0.dest_reg_sel_new_1.GATES_19.s_realInput1
    wire \CIRCUIT_0.dest_reg_sel_new_1.GATES_20.s_realInput1
    wire \CIRCUIT_0.dest_reg_sel_new_1.GATES_21.s_realInput1
    wire \CIRCUIT_0.dest_reg_sel_new_1.GATES_22.s_realInput1
    wire \CIRCUIT_0.dest_reg_sel_new_1.GATES_23.s_realInput1
    wire \CIRCUIT_0.dest_reg_sel_new_1.GATES_24.s_realInput1
    wire \CIRCUIT_0.dest_reg_sel_new_1.GATES_25.s_realInput2
    wire \CIRCUIT_0.dest_reg_sel_new_1.GATES_26.s_realInput2
    wire \CIRCUIT_0.dest_reg_sel_new_1.GATES_27.s_realInput2
    wire \CIRCUIT_0.dest_reg_sel_new_1.GATES_8.s_realInput1
Warning: found logic loop in module tholin_avalonsemi_5401:
    cell $flatten\CIRCUIT_0.\dest_reg_sel_new_1.$not$/work/src/circuit/dest_reg_sel_new.v:110$13 ($not)
    cell $flatten\CIRCUIT_0.\dest_reg_sel_new_1.\GATES_13.$and$/work/src/gates/AND_GATE.v:48$91 ($and)
    cell $flatten\CIRCUIT_0.\dest_reg_sel_new_1.\GATES_16.$and$/work/src/gates/AND_GATE.v:48$91 ($and)
    cell $flatten\CIRCUIT_0.\dest_reg_sel_new_1.\GATES_19.$or$/work/src/gates/OR_GATE.v:48$92 ($or)
    cell $flatten\CIRCUIT_0.\dest_reg_sel_new_1.\GATES_21.$or$/work/src/gates/OR_GATE.v:48$92 ($or)
    cell $flatten\CIRCUIT_0.\dest_reg_sel_new_1.\GATES_22.$or$/work/src/gates/OR_GATE.v:48$92 ($or)
    cell $flatten\CIRCUIT_0.\dest_reg_sel_new_1.\GATES_24.$or$/work/src/gates/OR_GATE.v:48$92 ($or)
    cell $flatten\CIRCUIT_0.\dest_reg_sel_new_1.\GATES_25.$or$/work/src/gates/OR_GATE.v:48$92 ($or)
    cell $flatten\CIRCUIT_0.\dest_reg_sel_new_1.\GATES_26.$or$/work/src/gates/OR_GATE.v:48$92 ($or)
    cell $flatten\CIRCUIT_0.\dest_reg_sel_new_1.\GATES_6.$and$/work/src/gates/AND_GATE.v:48$91 ($and)
    cell $flatten\CIRCUIT_0.\dest_reg_sel_new_1.\GATES_7.$and$/work/src/gates/AND_GATE.v:48$91 ($and)
    wire \CIRCUIT_0.dest_reg_sel_new_1.GATES_13.s_realInput1
    wire \CIRCUIT_0.dest_reg_sel_new_1.GATES_14.s_realInput1
    wire \CIRCUIT_0.dest_reg_sel_new_1.GATES_14.s_realInput2
    wire \CIRCUIT_0.dest_reg_sel_new_1.GATES_16.s_realInput1
    wire \CIRCUIT_0.dest_reg_sel_new_1.GATES_19.s_realInput1
    wire \CIRCUIT_0.dest_reg_sel_new_1.GATES_21.s_realInput1
    wire \CIRCUIT_0.dest_reg_sel_new_1.GATES_22.s_realInput1
    wire \CIRCUIT_0.dest_reg_sel_new_1.GATES_24.s_realInput1
    wire \CIRCUIT_0.dest_reg_sel_new_1.GATES_25.s_realInput2
    wire \CIRCUIT_0.dest_reg_sel_new_1.GATES_26.s_realInput2
    wire \CIRCUIT_0.dest_reg_sel_new_1.GATES_8.s_realInput1
Warning: found logic loop in module tholin_avalonsemi_5401:
    cell $flatten\CIRCUIT_0.\dest_reg_sel_new_1.$not$/work/src/circuit/dest_reg_sel_new.v:110$13 ($not)
    cell $flatten\CIRCUIT_0.\dest_reg_sel_new_1.\GATES_14.$and$/work/src/gates/AND_GATE.v:48$91 ($and)
    cell $flatten\CIRCUIT_0.\dest_reg_sel_new_1.\GATES_16.$and$/work/src/gates/AND_GATE.v:48$91 ($and)
    cell $flatten\CIRCUIT_0.\dest_reg_sel_new_1.\GATES_19.$or$/work/src/gates/OR_GATE.v:48$92 ($or)
    cell $flatten\CIRCUIT_0.\dest_reg_sel_new_1.\GATES_21.$or$/work/src/gates/OR_GATE.v:48$92 ($or)
    cell $flatten\CIRCUIT_0.\dest_reg_sel_new_1.\GATES_22.$or$/work/src/gates/OR_GATE.v:48$92 ($or)
    cell $flatten\CIRCUIT_0.\dest_reg_sel_new_1.\GATES_24.$or$/work/src/gates/OR_GATE.v:48$92 ($or)
    cell $flatten\CIRCUIT_0.\dest_reg_sel_new_1.\GATES_25.$or$/work/src/gates/OR_GATE.v:48$92 ($or)
    cell $flatten\CIRCUIT_0.\dest_reg_sel_new_1.\GATES_26.$or$/work/src/gates/OR_GATE.v:48$92 ($or)
    cell $flatten\CIRCUIT_0.\dest_reg_sel_new_1.\GATES_7.$and$/work/src/gates/AND_GATE.v:48$91 ($and)
    wire \CIRCUIT_0.dest_reg_sel_new_1.GATES_14.s_realInput1
    wire \CIRCUIT_0.dest_reg_sel_new_1.GATES_14.s_realInput2
    wire \CIRCUIT_0.dest_reg_sel_new_1.GATES_16.s_realInput1
    wire \CIRCUIT_0.dest_reg_sel_new_1.GATES_19.s_realInput2
    wire \CIRCUIT_0.dest_reg_sel_new_1.GATES_21.s_realInput1
    wire \CIRCUIT_0.dest_reg_sel_new_1.GATES_22.s_realInput1
    wire \CIRCUIT_0.dest_reg_sel_new_1.GATES_24.s_realInput1
    wire \CIRCUIT_0.dest_reg_sel_new_1.GATES_25.s_realInput2
    wire \CIRCUIT_0.dest_reg_sel_new_1.GATES_26.s_realInput2
    wire \CIRCUIT_0.dest_reg_sel_new_1.GATES_8.s_realInput1
Warning: found logic loop in module tholin_avalonsemi_5401:
    cell $flatten\CIRCUIT_0.\dest_reg_sel_new_1.\GATES_11.$and$/work/src/gates/AND_GATE.v:48$91 ($and)
    cell $flatten\CIRCUIT_0.\dest_reg_sel_new_1.\GATES_20.$or$/work/src/gates/OR_GATE.v:48$92 ($or)
    cell $flatten\CIRCUIT_0.\dest_reg_sel_new_1.\GATES_23.$or$/work/src/gates/OR_GATE.v:48$92 ($or)
    cell $flatten\CIRCUIT_0.\dest_reg_sel_new_1.\GATES_27.$and$/work/src/gates/AND_GATE.v:48$91 ($and)
    cell $flatten\CIRCUIT_0.\dest_reg_sel_new_1.\GATES_4.$and$/work/src/gates/AND_GATE.v:48$91 ($and)
    wire \CIRCUIT_0.GATES_33.s_realInput2
    wire \CIRCUIT_0.dest_reg_sel_new_1.GATES_11.s_realInput1
    wire \CIRCUIT_0.dest_reg_sel_new_1.GATES_20.s_realInput2
    wire \CIRCUIT_0.dest_reg_sel_new_1.GATES_23.s_realInput1
    wire \CIRCUIT_0.dest_reg_sel_new_1.GATES_27.s_realInput2
Warning: found logic loop in module tholin_avalonsemi_5401:
    cell $flatten\CIRCUIT_0.\dest_reg_sel_new_1.\GATES_12.$and$/work/src/gates/AND_GATE.v:48$91 ($and)
    cell $flatten\CIRCUIT_0.\dest_reg_sel_new_1.\GATES_23.$or$/work/src/gates/OR_GATE.v:48$92 ($or)
    cell $flatten\CIRCUIT_0.\dest_reg_sel_new_1.\GATES_27.$and$/work/src/gates/AND_GATE.v:48$91 ($and)
    wire \CIRCUIT_0.GATES_33.s_realInput2
    wire \CIRCUIT_0.dest_reg_sel_new_1.GATES_23.s_realInput2
    wire \CIRCUIT_0.dest_reg_sel_new_1.GATES_27.s_realInput2
Warning: found logic loop in module tholin_avalonsemi_5401:
    cell $flatten\CIRCUIT_0.\dest_reg_sel_new_1.\GATES_14.$and$/work/src/gates/AND_GATE.v:48$91 ($and)
    cell $flatten\CIRCUIT_0.\dest_reg_sel_new_1.\GATES_19.$or$/work/src/gates/OR_GATE.v:48$92 ($or)
    cell $flatten\CIRCUIT_0.\dest_reg_sel_new_1.\GATES_22.$or$/work/src/gates/OR_GATE.v:48$92 ($or)
    cell $flatten\CIRCUIT_0.\dest_reg_sel_new_1.\GATES_25.$or$/work/src/gates/OR_GATE.v:48$92 ($or)
    wire \CIRCUIT_0.dest_reg_sel_new_1.GATES_14.s_realInput2
    wire \CIRCUIT_0.dest_reg_sel_new_1.GATES_19.s_realInput2
    wire \CIRCUIT_0.dest_reg_sel_new_1.GATES_22.s_realInput1
    wire \CIRCUIT_0.dest_reg_sel_new_1.GATES_25.s_realInput2
Warning: found logic loop in module tholin_avalonsemi_5401:
    cell $flatten\CIRCUIT_0.\dest_reg_sel_new_1.\GATES_15.$and$/work/src/gates/AND_GATE.v:48$91 ($and)
    cell $flatten\CIRCUIT_0.\dest_reg_sel_new_1.\GATES_2.$and$/work/src/gates/AND_GATE.v:48$91 ($and)
    cell $flatten\CIRCUIT_0.\dest_reg_sel_new_1.\GATES_22.$or$/work/src/gates/OR_GATE.v:48$92 ($or)
    cell $flatten\CIRCUIT_0.\dest_reg_sel_new_1.\GATES_25.$or$/work/src/gates/OR_GATE.v:48$92 ($or)
    wire \CIRCUIT_0.dest_reg_sel_new_1.GATES_14.s_realInput2
    wire \CIRCUIT_0.dest_reg_sel_new_1.GATES_15.s_realInput1
    wire \CIRCUIT_0.dest_reg_sel_new_1.GATES_22.s_realInput2
    wire \CIRCUIT_0.dest_reg_sel_new_1.GATES_25.s_realInput2
Warning: found logic loop in module tholin_avalonsemi_5401:
    cell $flatten\CIRCUIT_0.\dest_reg_sel_new_1.\GATES_17.$and$/work/src/gates/AND_GATE.v:48$91 ($and)
    cell $flatten\CIRCUIT_0.\dest_reg_sel_new_1.\GATES_21.$or$/work/src/gates/OR_GATE.v:48$92 ($or)
    cell $flatten\CIRCUIT_0.\dest_reg_sel_new_1.\GATES_24.$or$/work/src/gates/OR_GATE.v:48$92 ($or)
    cell $flatten\CIRCUIT_0.\dest_reg_sel_new_1.\GATES_26.$or$/work/src/gates/OR_GATE.v:48$92 ($or)
    cell $flatten\CIRCUIT_0.\dest_reg_sel_new_1.\GATES_8.$and$/work/src/gates/AND_GATE.v:48$91 ($and)
    wire \CIRCUIT_0.dest_reg_sel_new_1.GATES_17.s_realInput1
    wire \CIRCUIT_0.dest_reg_sel_new_1.GATES_21.s_realInput2
    wire \CIRCUIT_0.dest_reg_sel_new_1.GATES_24.s_realInput1
    wire \CIRCUIT_0.dest_reg_sel_new_1.GATES_26.s_realInput2
    wire \CIRCUIT_0.dest_reg_sel_new_1.GATES_8.s_realInput1
Warning: found logic loop in module tholin_avalonsemi_5401:
    cell $flatten\CIRCUIT_0.\dest_reg_sel_new_1.\GATES_18.$and$/work/src/gates/AND_GATE.v:48$91 ($and)
    cell $flatten\CIRCUIT_0.\dest_reg_sel_new_1.\GATES_24.$or$/work/src/gates/OR_GATE.v:48$92 ($or)
    cell $flatten\CIRCUIT_0.\dest_reg_sel_new_1.\GATES_26.$or$/work/src/gates/OR_GATE.v:48$92 ($or)
    cell $flatten\CIRCUIT_0.\dest_reg_sel_new_1.\GATES_9.$and$/work/src/gates/AND_GATE.v:48$91 ($and)
    wire \CIRCUIT_0.dest_reg_sel_new_1.GATES_18.s_realInput1
    wire \CIRCUIT_0.dest_reg_sel_new_1.GATES_24.s_realInput2
    wire \CIRCUIT_0.dest_reg_sel_new_1.GATES_26.s_realInput2
    wire \CIRCUIT_0.dest_reg_sel_new_1.GATES_8.s_realInput1
Found and reported 13 problems.

26.7. Executing OPT pass (performing simple optimizations).

26.7.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module tholin_avalonsemi_5401.

26.7.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\tholin_avalonsemi_5401'.
<suppressed ~84 debug messages>
Removed a total of 28 cells.

26.7.3. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \tholin_avalonsemi_5401..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~30 debug messages>

26.7.4. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \tholin_avalonsemi_5401.
Performed a total of 0 changes.

26.7.5. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\tholin_avalonsemi_5401'.
<suppressed ~51 debug messages>
Removed a total of 17 cells.

26.7.6. Executing OPT_DFF pass (perform DFF optimizations).
Removing never-active ARST on $flatten\CIRCUIT_0.\int_memory_1.\MEMORY_24.$procdff$113 ($adff) from module tholin_avalonsemi_5401.
Removing never-active ARST on $flatten\CIRCUIT_0.\int_memory_1.\MEMORY_23.$procdff$113 ($adff) from module tholin_avalonsemi_5401.
Removing never-active ARST on $flatten\CIRCUIT_0.\int_memory_1.\MEMORY_22.$procdff$113 ($adff) from module tholin_avalonsemi_5401.
Removing never-active ARST on $flatten\CIRCUIT_0.\int_memory_1.\MEMORY_21.$procdff$113 ($adff) from module tholin_avalonsemi_5401.
Removing never-active ARST on $flatten\CIRCUIT_0.\int_memory_1.\MEMORY_20.$procdff$113 ($adff) from module tholin_avalonsemi_5401.
Removing never-active ARST on $flatten\CIRCUIT_0.\int_memory_1.\MEMORY_19.$procdff$113 ($adff) from module tholin_avalonsemi_5401.
Removing never-active SET on $flatten\CIRCUIT_0.\inst_dec_1.\MEMORY_24.$procdff$126 ($dffsr) from module tholin_avalonsemi_5401.
Removing never-active SET on $flatten\CIRCUIT_0.\inst_dec_1.\MEMORY_23.$procdff$126 ($dffsr) from module tholin_avalonsemi_5401.
Removing never-active SET on $flatten\CIRCUIT_0.\inst_dec_1.\MEMORY_22.$procdff$126 ($dffsr) from module tholin_avalonsemi_5401.
Removing never-active SET on $flatten\CIRCUIT_0.\inst_dec_1.\MEMORY_21.$procdff$126 ($dffsr) from module tholin_avalonsemi_5401.
Removing never-active SET on $flatten\CIRCUIT_0.\clock_gen_2_1.\MEMORY_6.$procdff$126 ($dffsr) from module tholin_avalonsemi_5401.
Removing never-active SET on $flatten\CIRCUIT_0.\clock_gen_2_1.\MEMORY_5.$procdff$126 ($dffsr) from module tholin_avalonsemi_5401.
Removing never-active CLR on $flatten\CIRCUIT_0.\clock_gen_2_1.\MEMORY_4.$procdff$126 ($dffsr) from module tholin_avalonsemi_5401.
Removing never-active SET on $flatten\CIRCUIT_0.\MEMORY_89.$procdff$126 ($dffsr) from module tholin_avalonsemi_5401.
Removing never-active CLR on $flatten\CIRCUIT_0.\MEMORY_88.$procdff$126 ($dffsr) from module tholin_avalonsemi_5401.
Removing never-active ARST on $flatten\CIRCUIT_0.\MEMORY_88.$procdff$126 ($dffsr) from module tholin_avalonsemi_5401.
Removing never-active CLR on $flatten\CIRCUIT_0.\MEMORY_87.$procdff$126 ($dffsr) from module tholin_avalonsemi_5401.
Removing never-active ARST on $flatten\CIRCUIT_0.\MEMORY_87.$procdff$126 ($dffsr) from module tholin_avalonsemi_5401.
Removing never-active CLR on $flatten\CIRCUIT_0.\MEMORY_86.$procdff$126 ($dffsr) from module tholin_avalonsemi_5401.
Removing never-active ARST on $flatten\CIRCUIT_0.\MEMORY_86.$procdff$126 ($dffsr) from module tholin_avalonsemi_5401.
Removing never-active CLR on $flatten\CIRCUIT_0.\MEMORY_85.$procdff$126 ($dffsr) from module tholin_avalonsemi_5401.
Removing never-active ARST on $flatten\CIRCUIT_0.\MEMORY_85.$procdff$126 ($dffsr) from module tholin_avalonsemi_5401.
Removing never-active CLR on $flatten\CIRCUIT_0.\MEMORY_84.$procdff$126 ($dffsr) from module tholin_avalonsemi_5401.
Removing never-active ARST on $flatten\CIRCUIT_0.\MEMORY_84.$procdff$126 ($dffsr) from module tholin_avalonsemi_5401.
Removing never-active CLR on $flatten\CIRCUIT_0.\MEMORY_83.$procdff$126 ($dffsr) from module tholin_avalonsemi_5401.
Removing never-active ARST on $flatten\CIRCUIT_0.\MEMORY_83.$procdff$126 ($dffsr) from module tholin_avalonsemi_5401.
Removing never-active CLR on $flatten\CIRCUIT_0.\MEMORY_82.$procdff$126 ($dffsr) from module tholin_avalonsemi_5401.
Removing never-active ARST on $flatten\CIRCUIT_0.\MEMORY_82.$procdff$126 ($dffsr) from module tholin_avalonsemi_5401.
Removing never-active CLR on $flatten\CIRCUIT_0.\MEMORY_81.$procdff$126 ($dffsr) from module tholin_avalonsemi_5401.
Removing never-active ARST on $flatten\CIRCUIT_0.\MEMORY_81.$procdff$126 ($dffsr) from module tholin_avalonsemi_5401.
Removing never-active CLR on $flatten\CIRCUIT_0.\MEMORY_80.$procdff$126 ($dffsr) from module tholin_avalonsemi_5401.
Removing never-active ARST on $flatten\CIRCUIT_0.\MEMORY_80.$procdff$126 ($dffsr) from module tholin_avalonsemi_5401.
Removing never-active CLR on $flatten\CIRCUIT_0.\MEMORY_79.$procdff$126 ($dffsr) from module tholin_avalonsemi_5401.
Removing never-active ARST on $flatten\CIRCUIT_0.\MEMORY_79.$procdff$126 ($dffsr) from module tholin_avalonsemi_5401.
Removing never-active CLR on $flatten\CIRCUIT_0.\MEMORY_78.$procdff$126 ($dffsr) from module tholin_avalonsemi_5401.
Removing never-active ARST on $flatten\CIRCUIT_0.\MEMORY_78.$procdff$126 ($dffsr) from module tholin_avalonsemi_5401.
Removing never-active CLR on $flatten\CIRCUIT_0.\MEMORY_77.$procdff$126 ($dffsr) from module tholin_avalonsemi_5401.
Removing never-active ARST on $flatten\CIRCUIT_0.\MEMORY_77.$procdff$126 ($dffsr) from module tholin_avalonsemi_5401.
Removing never-active SET on $flatten\CIRCUIT_0.\MEMORY_76.$procdff$126 ($dffsr) from module tholin_avalonsemi_5401.
Removing never-active SET on $flatten\CIRCUIT_0.\MEMORY_75.$procdff$126 ($dffsr) from module tholin_avalonsemi_5401.
Removing never-active SET on $flatten\CIRCUIT_0.\MEMORY_74.$procdff$126 ($dffsr) from module tholin_avalonsemi_5401.
Removing never-active SET on $flatten\CIRCUIT_0.\MEMORY_73.$procdff$126 ($dffsr) from module tholin_avalonsemi_5401.
Removing never-active SET on $flatten\CIRCUIT_0.\MEMORY_72.$procdff$126 ($dffsr) from module tholin_avalonsemi_5401.
Removing never-active SET on $flatten\CIRCUIT_0.\MEMORY_71.$procdff$126 ($dffsr) from module tholin_avalonsemi_5401.
Removing never-active SET on $flatten\CIRCUIT_0.\MEMORY_70.$procdff$126 ($dffsr) from module tholin_avalonsemi_5401.
Removing never-active SET on $flatten\CIRCUIT_0.\MEMORY_69.$procdff$126 ($dffsr) from module tholin_avalonsemi_5401.
Removing never-active CLR on $flatten\CIRCUIT_0.\MEMORY_68.$procdff$126 ($dffsr) from module tholin_avalonsemi_5401.
Removing never-active ARST on $flatten\CIRCUIT_0.\MEMORY_68.$procdff$126 ($dffsr) from module tholin_avalonsemi_5401.
Removing never-active CLR on $flatten\CIRCUIT_0.\MEMORY_67.$procdff$126 ($dffsr) from module tholin_avalonsemi_5401.
Removing never-active ARST on $flatten\CIRCUIT_0.\MEMORY_67.$procdff$126 ($dffsr) from module tholin_avalonsemi_5401.
Removing never-active CLR on $flatten\CIRCUIT_0.\MEMORY_66.$procdff$126 ($dffsr) from module tholin_avalonsemi_5401.
Removing never-active ARST on $flatten\CIRCUIT_0.\MEMORY_66.$procdff$126 ($dffsr) from module tholin_avalonsemi_5401.
Removing never-active SET on $flatten\CIRCUIT_0.\MEMORY_65.$procdff$126 ($dffsr) from module tholin_avalonsemi_5401.
Removing never-active CLR on $flatten\CIRCUIT_0.\MEMORY_64.$procdff$126 ($dffsr) from module tholin_avalonsemi_5401.
Removing never-active ARST on $flatten\CIRCUIT_0.\MEMORY_64.$procdff$126 ($dffsr) from module tholin_avalonsemi_5401.
Removing never-active SET on $flatten\CIRCUIT_0.\MEMORY_63.$procdff$126 ($dffsr) from module tholin_avalonsemi_5401.

26.7.7. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \tholin_avalonsemi_5401..
Removed 0 unused cells and 29 unused wires.
<suppressed ~1 debug messages>

26.7.8. Executing OPT_EXPR pass (perform const folding).
Optimizing module tholin_avalonsemi_5401.

26.7.9. Rerunning OPT passes. (Maybe there is more to do..)

26.7.10. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \tholin_avalonsemi_5401..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~13 debug messages>

26.7.11. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \tholin_avalonsemi_5401.
Performed a total of 0 changes.

26.7.12. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\tholin_avalonsemi_5401'.
Removed a total of 0 cells.

26.7.13. Executing OPT_DFF pass (perform DFF optimizations).

26.7.14. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \tholin_avalonsemi_5401..

26.7.15. Executing OPT_EXPR pass (perform const folding).
Optimizing module tholin_avalonsemi_5401.

26.7.16. Finished OPT passes. (There is nothing left to do.)

26.8. Executing FSM pass (extract and optimize FSM).

26.8.1. Executing FSM_DETECT pass (finding FSMs in design).

26.8.2. Executing FSM_EXTRACT pass (extracting FSM from design).

26.8.3. Executing FSM_OPT pass (simple optimizations of FSMs).

26.8.4. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \tholin_avalonsemi_5401..

26.8.5. Executing FSM_OPT pass (simple optimizations of FSMs).

26.8.6. Executing FSM_RECODE pass (re-assigning FSM state encoding).

26.8.7. Executing FSM_INFO pass (dumping all available information on FSM cells).

26.8.8. Executing FSM_MAP pass (mapping FSMs to basic logic).

26.9. Executing OPT pass (performing simple optimizations).

26.9.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module tholin_avalonsemi_5401.

26.9.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\tholin_avalonsemi_5401'.
Removed a total of 0 cells.

26.9.3. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \tholin_avalonsemi_5401..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~13 debug messages>

26.9.4. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \tholin_avalonsemi_5401.
Performed a total of 0 changes.

26.9.5. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\tholin_avalonsemi_5401'.
Removed a total of 0 cells.

26.9.6. Executing OPT_DFF pass (perform DFF optimizations).
Adding EN signal on $flatten\CIRCUIT_0.\int_memory_1.\MEMORY_24.$procdff$113 ($dff) from module tholin_avalonsemi_5401 (D = { \CIRCUIT_0.MEMORY_64.s_currentState \CIRCUIT_0.MEMORY_68.s_currentState \CIRCUIT_0.MEMORY_67.s_currentState \CIRCUIT_0.MEMORY_66.s_currentState }, Q = \CIRCUIT_0.int_memory_1.MEMORY_24.s_currentState).
Adding EN signal on $flatten\CIRCUIT_0.\int_memory_1.\MEMORY_23.$procdff$113 ($dff) from module tholin_avalonsemi_5401 (D = { \CIRCUIT_0.MEMORY_64.s_currentState \CIRCUIT_0.MEMORY_68.s_currentState \CIRCUIT_0.MEMORY_67.s_currentState \CIRCUIT_0.MEMORY_66.s_currentState }, Q = \CIRCUIT_0.int_memory_1.MEMORY_23.s_currentState).
Adding EN signal on $flatten\CIRCUIT_0.\int_memory_1.\MEMORY_22.$procdff$113 ($dff) from module tholin_avalonsemi_5401 (D = { \CIRCUIT_0.MEMORY_64.s_currentState \CIRCUIT_0.MEMORY_68.s_currentState \CIRCUIT_0.MEMORY_67.s_currentState \CIRCUIT_0.MEMORY_66.s_currentState }, Q = \CIRCUIT_0.int_memory_1.MEMORY_22.s_currentState).
Adding EN signal on $flatten\CIRCUIT_0.\int_memory_1.\MEMORY_21.$procdff$113 ($dff) from module tholin_avalonsemi_5401 (D = { \CIRCUIT_0.MEMORY_64.s_currentState \CIRCUIT_0.MEMORY_68.s_currentState \CIRCUIT_0.MEMORY_67.s_currentState \CIRCUIT_0.MEMORY_66.s_currentState }, Q = \CIRCUIT_0.int_memory_1.MEMORY_21.s_currentState).
Adding EN signal on $flatten\CIRCUIT_0.\int_memory_1.\MEMORY_20.$procdff$113 ($dff) from module tholin_avalonsemi_5401 (D = { \CIRCUIT_0.MEMORY_64.s_currentState \CIRCUIT_0.MEMORY_68.s_currentState \CIRCUIT_0.MEMORY_67.s_currentState \CIRCUIT_0.MEMORY_66.s_currentState }, Q = \CIRCUIT_0.int_memory_1.MEMORY_20.s_currentState).
Adding EN signal on $flatten\CIRCUIT_0.\int_memory_1.\MEMORY_19.$procdff$113 ($dff) from module tholin_avalonsemi_5401 (D = { \CIRCUIT_0.MEMORY_64.s_currentState \CIRCUIT_0.MEMORY_68.s_currentState \CIRCUIT_0.MEMORY_67.s_currentState \CIRCUIT_0.MEMORY_66.s_currentState }, Q = \CIRCUIT_0.int_memory_1.MEMORY_19.s_currentState).

26.9.7. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \tholin_avalonsemi_5401..
Removed 6 unused cells and 6 unused wires.
<suppressed ~7 debug messages>

26.9.8. Executing OPT_EXPR pass (perform const folding).
Optimizing module tholin_avalonsemi_5401.

26.9.9. Rerunning OPT passes. (Maybe there is more to do..)

26.9.10. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \tholin_avalonsemi_5401..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~7 debug messages>

26.9.11. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \tholin_avalonsemi_5401.
Performed a total of 0 changes.

26.9.12. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\tholin_avalonsemi_5401'.
Removed a total of 0 cells.

26.9.13. Executing OPT_DFF pass (perform DFF optimizations).

26.9.14. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \tholin_avalonsemi_5401..

26.9.15. Executing OPT_EXPR pass (perform const folding).
Optimizing module tholin_avalonsemi_5401.

26.9.16. Finished OPT passes. (There is nothing left to do.)

26.10. Executing WREDUCE pass (reducing word size of cells).
Removed top 31 bits (of 32) from mux cell tholin_avalonsemi_5401.$flatten\CIRCUIT_0.\int_memory_1.\PLEXERS_18.$ternary$/work/src/plexers/Demultiplexer_8.v:48$79 ($mux).
Removed top 31 bits (of 32) from mux cell tholin_avalonsemi_5401.$flatten\CIRCUIT_0.\int_memory_1.\PLEXERS_18.$ternary$/work/src/plexers/Demultiplexer_8.v:47$75 ($mux).
Removed top 31 bits (of 32) from mux cell tholin_avalonsemi_5401.$flatten\CIRCUIT_0.\int_memory_1.\PLEXERS_18.$ternary$/work/src/plexers/Demultiplexer_8.v:46$71 ($mux).
Removed top 1 bits (of 3) from port B of cell tholin_avalonsemi_5401.$flatten\CIRCUIT_0.\int_memory_1.\PLEXERS_18.$eq$/work/src/plexers/Demultiplexer_8.v:46$68 ($eq).
Removed top 31 bits (of 32) from mux cell tholin_avalonsemi_5401.$flatten\CIRCUIT_0.\int_memory_1.\PLEXERS_18.$ternary$/work/src/plexers/Demultiplexer_8.v:45$67 ($mux).
Removed top 1 bits (of 3) from port B of cell tholin_avalonsemi_5401.$flatten\CIRCUIT_0.\int_memory_1.\PLEXERS_18.$eq$/work/src/plexers/Demultiplexer_8.v:45$64 ($eq).
Removed top 31 bits (of 32) from mux cell tholin_avalonsemi_5401.$flatten\CIRCUIT_0.\int_memory_1.\PLEXERS_18.$ternary$/work/src/plexers/Demultiplexer_8.v:44$63 ($mux).
Removed top 2 bits (of 3) from port B of cell tholin_avalonsemi_5401.$flatten\CIRCUIT_0.\int_memory_1.\PLEXERS_18.$eq$/work/src/plexers/Demultiplexer_8.v:44$60 ($eq).
Removed top 31 bits (of 32) from mux cell tholin_avalonsemi_5401.$flatten\CIRCUIT_0.\int_memory_1.\PLEXERS_18.$ternary$/work/src/plexers/Demultiplexer_8.v:43$59 ($mux).

26.11. Executing PEEPOPT pass (run peephole optimizers).

26.12. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \tholin_avalonsemi_5401..
Removed 0 unused cells and 6 unused wires.
<suppressed ~1 debug messages>

26.13. Executing ALUMACC pass (create $alu and $macc cells).
Extracting $alu and $macc cells in module tholin_avalonsemi_5401:
  created 0 $alu and 0 $macc cells.

26.14. Executing SHARE pass (SAT-based resource sharing).

26.15. Executing OPT pass (performing simple optimizations).

26.15.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module tholin_avalonsemi_5401.

26.15.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\tholin_avalonsemi_5401'.
Removed a total of 0 cells.

26.15.3. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \tholin_avalonsemi_5401..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~7 debug messages>

26.15.4. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \tholin_avalonsemi_5401.
Performed a total of 0 changes.

26.15.5. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\tholin_avalonsemi_5401'.
Removed a total of 0 cells.

26.15.6. Executing OPT_DFF pass (perform DFF optimizations).

26.15.7. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \tholin_avalonsemi_5401..

26.15.8. Executing OPT_EXPR pass (perform const folding).
Optimizing module tholin_avalonsemi_5401.

26.15.9. Finished OPT passes. (There is nothing left to do.)

26.16. Executing MEMORY pass.

26.16.1. Executing OPT_MEM pass (optimize memories).
Performed a total of 0 transformations.

26.16.2. Executing OPT_MEM_PRIORITY pass (removing unnecessary memory write priority relations).
Performed a total of 0 transformations.

26.16.3. Executing OPT_MEM_FEEDBACK pass (finding memory read-to-write feedback paths).

26.16.4. Executing MEMORY_DFF pass (merging $dff cells to $memrd).

26.16.5. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \tholin_avalonsemi_5401..

26.16.6. Executing MEMORY_SHARE pass (consolidating $memrd/$memwr cells).

26.16.7. Executing OPT_MEM_WIDEN pass (optimize memories where all ports are wide).
Performed a total of 0 transformations.

26.16.8. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \tholin_avalonsemi_5401..

26.16.9. Executing MEMORY_COLLECT pass (generating $mem cells).

26.17. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \tholin_avalonsemi_5401..

26.18. Executing OPT pass (performing simple optimizations).

26.18.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module tholin_avalonsemi_5401.
<suppressed ~7 debug messages>

26.18.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\tholin_avalonsemi_5401'.
Removed a total of 0 cells.

26.18.3. Executing OPT_DFF pass (perform DFF optimizations).

26.18.4. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \tholin_avalonsemi_5401..
Removed 0 unused cells and 7 unused wires.
<suppressed ~1 debug messages>

26.18.5. Finished fast OPT passes.

26.19. Executing MEMORY_MAP pass (converting memories to logic and flip-flops).

26.20. Executing OPT pass (performing simple optimizations).

26.20.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module tholin_avalonsemi_5401.

26.20.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\tholin_avalonsemi_5401'.
Removed a total of 0 cells.

26.20.3. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \tholin_avalonsemi_5401..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.

26.20.4. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \tholin_avalonsemi_5401.
Performed a total of 0 changes.

26.20.5. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\tholin_avalonsemi_5401'.
Removed a total of 0 cells.

26.20.6. Executing OPT_SHARE pass.

26.20.7. Executing OPT_DFF pass (perform DFF optimizations).

26.20.8. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \tholin_avalonsemi_5401..

26.20.9. Executing OPT_EXPR pass (perform const folding).
Optimizing module tholin_avalonsemi_5401.

26.20.10. Finished OPT passes. (There is nothing left to do.)

26.21. Executing TECHMAP pass (map to technology primitives).

26.21.1. Executing Verilog-2005 frontend: /build/bin/../share/yosys/techmap.v
Parsing Verilog input from `/build/bin/../share/yosys/techmap.v' to AST representation.
Generating RTLIL representation for module `\_90_simplemap_bool_ops'.
Generating RTLIL representation for module `\_90_simplemap_reduce_ops'.
Generating RTLIL representation for module `\_90_simplemap_logic_ops'.
Generating RTLIL representation for module `\_90_simplemap_compare_ops'.
Generating RTLIL representation for module `\_90_simplemap_various'.
Generating RTLIL representation for module `\_90_simplemap_registers'.
Generating RTLIL representation for module `\_90_shift_ops_shr_shl_sshl_sshr'.
Generating RTLIL representation for module `\_90_shift_shiftx'.
Generating RTLIL representation for module `\_90_fa'.
Generating RTLIL representation for module `\_90_lcu'.
Generating RTLIL representation for module `\_90_alu'.
Generating RTLIL representation for module `\_90_macc'.
Generating RTLIL representation for module `\_90_alumacc'.
Generating RTLIL representation for module `\$__div_mod_u'.
Generating RTLIL representation for module `\$__div_mod_trunc'.
Generating RTLIL representation for module `\_90_div'.
Generating RTLIL representation for module `\_90_mod'.
Generating RTLIL representation for module `\$__div_mod_floor'.
Generating RTLIL representation for module `\_90_divfloor'.
Generating RTLIL representation for module `\_90_modfloor'.
Generating RTLIL representation for module `\_90_pow'.
Generating RTLIL representation for module `\_90_pmux'.
Generating RTLIL representation for module `\_90_lut'.
Successfully finished Verilog frontend.

26.21.2. Continuing TECHMAP pass.
Using extmapper simplemap for cells of type $dffe.
Using extmapper simplemap for cells of type $and.
Using extmapper simplemap for cells of type $or.
Using extmapper simplemap for cells of type $logic_not.
Using extmapper simplemap for cells of type $eq.
Using extmapper simplemap for cells of type $not.
Using extmapper simplemap for cells of type $adff.
Using extmapper simplemap for cells of type $dff.
No more expansions possible.
<suppressed ~454 debug messages>

26.22. Executing OPT pass (performing simple optimizations).

26.22.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module tholin_avalonsemi_5401.
<suppressed ~15 debug messages>

26.22.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\tholin_avalonsemi_5401'.
<suppressed ~18 debug messages>
Removed a total of 6 cells.

26.22.3. Executing OPT_DFF pass (perform DFF optimizations).

26.22.4. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \tholin_avalonsemi_5401..
Removed 0 unused cells and 16 unused wires.
<suppressed ~1 debug messages>

26.22.5. Finished fast OPT passes.

26.23. Executing ABC pass (technology mapping using ABC).

26.23.1. Extracting gate netlist of module `\tholin_avalonsemi_5401' to `<abc-temp-dir>/input.blif'..
Breaking loop using new signal $abcloop$724: \CIRCUIT_0.GATES_33.s_realInput2 -> \CIRCUIT_0.dest_reg_sel_new_1.GATES_18.s_realInput2
                                             \CIRCUIT_0.GATES_33.s_realInput2 -> \CIRCUIT_0.dest_reg_sel_new_1.GATES_11.s_realInput1
                                             \CIRCUIT_0.GATES_33.s_realInput2 -> \CIRCUIT_0.dest_reg_sel_new_1.GATES_23.s_realInput2
                                             \CIRCUIT_0.GATES_33.s_realInput2 -> \CIRCUIT_0.GATES_40.s_realInput2
Breaking loop using new signal $abcloop$725: \CIRCUIT_0.dest_reg_sel_new_1.GATES_14.s_realInput2 -> \CIRCUIT_0.dest_reg_sel_new_1.GATES_28.s_realInput2
                                             \CIRCUIT_0.dest_reg_sel_new_1.GATES_14.s_realInput2 -> \CIRCUIT_0.GATES_34.s_realInput2
                                             \CIRCUIT_0.dest_reg_sel_new_1.GATES_14.s_realInput2 -> \CIRCUIT_0.dest_reg_sel_new_1.GATES_18.s_realInput1
                                             \CIRCUIT_0.dest_reg_sel_new_1.GATES_14.s_realInput2 -> \CIRCUIT_0.dest_reg_sel_new_1.GATES_19.s_realInput2
Breaking loop using new signal $abcloop$726: \CIRCUIT_0.dest_reg_sel_new_1.GATES_14.s_realInput1 -> \CIRCUIT_0.dest_reg_sel_new_1.GATES_10.s_realInput1
                                             \CIRCUIT_0.dest_reg_sel_new_1.GATES_14.s_realInput1 -> \CIRCUIT_0.dest_reg_sel_new_1.GATES_11.s_realInput1
                                             \CIRCUIT_0.dest_reg_sel_new_1.GATES_14.s_realInput1 -> \CIRCUIT_0.dest_reg_sel_new_1.GATES_19.s_realInput2
Breaking loop using new signal $abcloop$727: \CIRCUIT_0.dest_reg_sel_new_1.GATES_8.s_realInput1 -> \CIRCUIT_0.dest_reg_sel_new_1.GATES_14.s_realInput1
                                             \CIRCUIT_0.dest_reg_sel_new_1.GATES_8.s_realInput1 -> \CIRCUIT_0.dest_reg_sel_new_1.GATES_17.s_realInput1
                                             \CIRCUIT_0.dest_reg_sel_new_1.GATES_8.s_realInput1 -> \CIRCUIT_0.dest_reg_sel_new_1.GATES_18.s_realInput1
Extracted 394 gates and 464 wires to a netlist network with 70 inputs and 44 outputs.

26.23.1.1. Executing ABC.
Running ABC command: <yosys-exe-dir>/yosys-abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 13 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + strash 
ABC: + dretime 
ABC: + map 
ABC: + write_blif <abc-temp-dir>/output.blif 

26.23.1.2. Re-integrating ABC results.
ABC RESULTS:               AND cells:       15
ABC RESULTS:            ANDNOT cells:      103
ABC RESULTS:               MUX cells:       31
ABC RESULTS:              NAND cells:        9
ABC RESULTS:               NOR cells:       10
ABC RESULTS:               NOT cells:       19
ABC RESULTS:                OR cells:       45
ABC RESULTS:             ORNOT cells:       15
ABC RESULTS:               XOR cells:       16
ABC RESULTS:        internal signals:      350
ABC RESULTS:           input signals:       70
ABC RESULTS:          output signals:       44
Removing temp directory.

26.24. Executing OPT pass (performing simple optimizations).

26.24.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module tholin_avalonsemi_5401.
<suppressed ~14 debug messages>

26.24.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\tholin_avalonsemi_5401'.
Removed a total of 0 cells.

26.24.3. Executing OPT_DFF pass (perform DFF optimizations).

26.24.4. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \tholin_avalonsemi_5401..
Removed 0 unused cells and 1563 unused wires.
<suppressed ~1376 debug messages>

26.24.5. Finished fast OPT passes.

26.25. Executing HIERARCHY pass (managing design hierarchy).

26.25.1. Analyzing design hierarchy..
Top module:  \tholin_avalonsemi_5401

26.25.2. Analyzing design hierarchy..
Top module:  \tholin_avalonsemi_5401
Removed 0 unused modules.

26.26. Printing statistics.

=== tholin_avalonsemi_5401 ===

   Number of wires:               1168
   Number of wire bits:           1306
   Number of public wires:         949
   Number of public wire bits:    1087
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                321
     $_ANDNOT_                     103
     $_AND_                         15
     $_DFFE_PP_                     24
     $_DFF_NP0_                      1
     $_DFF_PP0_                     16
     $_DFF_PP1_                      1
     $_DFF_P_                       16
     $_MUX_                         31
     $_NAND_                         9
     $_NOR_                         10
     $_NOT_                         19
     $_ORNOT_                       15
     $_OR_                          45
     $_XOR_                         16

26.27. Executing CHECK pass (checking for obvious problems).
Checking module tholin_avalonsemi_5401...
Warning: found logic loop in module tholin_avalonsemi_5401:
    cell $abc$723$auto$blifparse.cc:381:parse_blif$728 ($_ORNOT_)
    cell $abc$723$auto$blifparse.cc:381:parse_blif$735 ($_MUX_)
    cell $abc$723$auto$blifparse.cc:381:parse_blif$737 ($_ORNOT_)
    cell $abc$723$auto$blifparse.cc:381:parse_blif$738 ($_ANDNOT_)
    cell $abc$723$auto$blifparse.cc:381:parse_blif$742 ($_ANDNOT_)
    cell $abc$723$auto$blifparse.cc:381:parse_blif$748 ($_MUX_)
    cell $abc$723$auto$blifparse.cc:381:parse_blif$752 ($_OR_)
    cell $abc$723$auto$blifparse.cc:381:parse_blif$753 ($_OR_)
    cell $abc$723$auto$blifparse.cc:381:parse_blif$754 ($_NOT_)
    wire $abc$723$new_n115_
    wire $abc$723$new_n122_
    wire $abc$723$new_n124_
    wire $abc$723$new_n129_
    wire $abc$723$new_n135_
    wire $abc$723$new_n139_
    wire \CIRCUIT_0.GATES_33.input2
    wire \CIRCUIT_0.dest_reg_sel_new_1.GATES_14.input1
    wire \CIRCUIT_0.dest_reg_sel_new_1.GATES_26.result
Warning: found logic loop in module tholin_avalonsemi_5401:
    cell $abc$723$auto$blifparse.cc:381:parse_blif$734 ($_NAND_)
    cell $abc$723$auto$blifparse.cc:381:parse_blif$735 ($_MUX_)
    cell $abc$723$auto$blifparse.cc:381:parse_blif$737 ($_ORNOT_)
    cell $abc$723$auto$blifparse.cc:381:parse_blif$738 ($_ANDNOT_)
    cell $abc$723$auto$blifparse.cc:381:parse_blif$742 ($_ANDNOT_)
    cell $abc$723$auto$blifparse.cc:381:parse_blif$748 ($_MUX_)
    cell $abc$723$auto$blifparse.cc:381:parse_blif$752 ($_OR_)
    cell $abc$723$auto$blifparse.cc:381:parse_blif$753 ($_OR_)
    cell $abc$723$auto$blifparse.cc:381:parse_blif$754 ($_NOT_)
    wire $abc$723$new_n121_
    wire $abc$723$new_n122_
    wire $abc$723$new_n124_
    wire $abc$723$new_n129_
    wire $abc$723$new_n135_
    wire $abc$723$new_n139_
    wire \CIRCUIT_0.GATES_33.input2
    wire \CIRCUIT_0.dest_reg_sel_new_1.GATES_14.input1
    wire \CIRCUIT_0.dest_reg_sel_new_1.GATES_26.result
Warning: found logic loop in module tholin_avalonsemi_5401:
    cell $abc$723$auto$blifparse.cc:381:parse_blif$734 ($_NAND_)
    cell $abc$723$auto$blifparse.cc:381:parse_blif$735 ($_MUX_)
    cell $abc$723$auto$blifparse.cc:381:parse_blif$737 ($_ORNOT_)
    cell $abc$723$auto$blifparse.cc:381:parse_blif$738 ($_ANDNOT_)
    wire $abc$723$new_n121_
    wire $abc$723$new_n122_
    wire $abc$723$new_n124_
    wire \CIRCUIT_0.GATES_33.input2
Warning: found logic loop in module tholin_avalonsemi_5401:
    cell $abc$723$auto$blifparse.cc:381:parse_blif$736 ($_ANDNOT_)
    cell $abc$723$auto$blifparse.cc:381:parse_blif$737 ($_ORNOT_)
    cell $abc$723$auto$blifparse.cc:381:parse_blif$738 ($_ANDNOT_)
    wire $abc$723$new_n123_
    wire $abc$723$new_n124_
    wire \CIRCUIT_0.GATES_33.input2
Warning: found logic loop in module tholin_avalonsemi_5401:
    cell $abc$723$auto$blifparse.cc:381:parse_blif$740 ($_AND_)
    cell $abc$723$auto$blifparse.cc:381:parse_blif$741 ($_OR_)
    cell $abc$723$auto$blifparse.cc:381:parse_blif$742 ($_ANDNOT_)
    cell $abc$723$auto$blifparse.cc:381:parse_blif$745 ($_OR_)
    cell $abc$723$auto$blifparse.cc:381:parse_blif$746 ($_OR_)
    cell $abc$723$auto$blifparse.cc:381:parse_blif$748 ($_MUX_)
    cell $abc$723$auto$blifparse.cc:381:parse_blif$752 ($_OR_)
    cell $abc$723$auto$blifparse.cc:381:parse_blif$753 ($_OR_)
    cell $abc$723$auto$blifparse.cc:381:parse_blif$754 ($_NOT_)
    wire $abc$723$new_n127_
    wire $abc$723$new_n128_
    wire $abc$723$new_n129_
    wire $abc$723$new_n132_
    wire $abc$723$new_n135_
    wire $abc$723$new_n139_
    wire \CIRCUIT_0.dest_reg_sel_new_1.GATES_14.input1
    wire \CIRCUIT_0.dest_reg_sel_new_1.GATES_14.input2
    wire \CIRCUIT_0.dest_reg_sel_new_1.GATES_26.result
Warning: found logic loop in module tholin_avalonsemi_5401:
    cell $abc$723$auto$blifparse.cc:381:parse_blif$740 ($_AND_)
    cell $abc$723$auto$blifparse.cc:381:parse_blif$741 ($_OR_)
    cell $abc$723$auto$blifparse.cc:381:parse_blif$745 ($_OR_)
    cell $abc$723$auto$blifparse.cc:381:parse_blif$746 ($_OR_)
    wire $abc$723$new_n127_
    wire $abc$723$new_n128_
    wire $abc$723$new_n132_
    wire \CIRCUIT_0.dest_reg_sel_new_1.GATES_14.input2
Warning: found logic loop in module tholin_avalonsemi_5401:
    cell $abc$723$auto$blifparse.cc:381:parse_blif$742 ($_ANDNOT_)
    cell $abc$723$auto$blifparse.cc:381:parse_blif$743 ($_NOT_)
    cell $abc$723$auto$blifparse.cc:381:parse_blif$744 ($_ANDNOT_)
    cell $abc$723$auto$blifparse.cc:381:parse_blif$745 ($_OR_)
    cell $abc$723$auto$blifparse.cc:381:parse_blif$746 ($_OR_)
    wire $abc$723$new_n129_
    wire $abc$723$new_n130_
    wire $abc$723$new_n131_
    wire $abc$723$new_n132_
    wire \CIRCUIT_0.dest_reg_sel_new_1.GATES_14.input2
Warning: found logic loop in module tholin_avalonsemi_5401:
    cell $abc$723$auto$blifparse.cc:381:parse_blif$747 ($_ANDNOT_)
    cell $abc$723$auto$blifparse.cc:381:parse_blif$748 ($_MUX_)
    cell $abc$723$auto$blifparse.cc:381:parse_blif$752 ($_OR_)
    cell $abc$723$auto$blifparse.cc:381:parse_blif$753 ($_OR_)
    wire $abc$723$new_n134_
    wire $abc$723$new_n135_
    wire $abc$723$new_n139_
    wire \CIRCUIT_0.dest_reg_sel_new_1.GATES_26.result
Warning: found logic loop in module tholin_avalonsemi_5401:
    cell $abc$723$auto$blifparse.cc:381:parse_blif$750 ($_NAND_)
    cell $abc$723$auto$blifparse.cc:381:parse_blif$751 ($_ANDNOT_)
    cell $abc$723$auto$blifparse.cc:381:parse_blif$752 ($_OR_)
    cell $abc$723$auto$blifparse.cc:381:parse_blif$753 ($_OR_)
    wire $abc$723$new_n137_
    wire $abc$723$new_n138_
    wire $abc$723$new_n139_
    wire \CIRCUIT_0.dest_reg_sel_new_1.GATES_26.result
Found and reported 9 problems.

27. Generating Graphviz representation of design.
Writing dot description to `/work/runs/wokwi/tmp/synthesis/post_techmap.dot'.
Dumping module tholin_avalonsemi_5401 to page 1.

28. Executing SHARE pass (SAT-based resource sharing).

29. Executing OPT pass (performing simple optimizations).

29.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module tholin_avalonsemi_5401.

29.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\tholin_avalonsemi_5401'.
Removed a total of 0 cells.

29.3. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \tholin_avalonsemi_5401..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.

29.4. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \tholin_avalonsemi_5401.
Performed a total of 0 changes.

29.5. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\tholin_avalonsemi_5401'.
Removed a total of 0 cells.

29.6. Executing OPT_DFF pass (perform DFF optimizations).

29.7. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \tholin_avalonsemi_5401..

29.8. Executing OPT_EXPR pass (perform const folding).
Optimizing module tholin_avalonsemi_5401.

29.9. Finished OPT passes. (There is nothing left to do.)

30. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \tholin_avalonsemi_5401..
Removed 0 unused cells and 863 unused wires.
<suppressed ~863 debug messages>

31. Printing statistics.

=== tholin_avalonsemi_5401 ===

   Number of wires:                305
   Number of wire bits:            337
   Number of public wires:          86
   Number of public wire bits:     118
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                321
     $_ANDNOT_                     103
     $_AND_                         15
     $_DFFE_PP_                     24
     $_DFF_NP0_                      1
     $_DFF_PP0_                     16
     $_DFF_PP1_                      1
     $_DFF_P_                       16
     $_MUX_                         31
     $_NAND_                         9
     $_NOR_                         10
     $_NOT_                         19
     $_ORNOT_                       15
     $_OR_                          45
     $_XOR_                         16

mapping tbuf

32. Executing TECHMAP pass (map to technology primitives).

32.1. Executing Verilog-2005 frontend: /home/tholin/tt2-AvalonSemi-5401/pdk/sky130A/libs.tech/openlane/sky130_fd_sc_hd/tribuff_map.v
Parsing Verilog input from `/home/tholin/tt2-AvalonSemi-5401/pdk/sky130A/libs.tech/openlane/sky130_fd_sc_hd/tribuff_map.v' to AST representation.
Generating RTLIL representation for module `\$_TBUF_'.
Successfully finished Verilog frontend.

32.2. Continuing TECHMAP pass.
No more expansions possible.
<suppressed ~3 debug messages>

33. Executing SIMPLEMAP pass (map simple cells to gate primitives).

34. Executing TECHMAP pass (map to technology primitives).

34.1. Executing Verilog-2005 frontend: /home/tholin/tt2-AvalonSemi-5401/pdk/sky130A/libs.tech/openlane/sky130_fd_sc_hd/latch_map.v
Parsing Verilog input from `/home/tholin/tt2-AvalonSemi-5401/pdk/sky130A/libs.tech/openlane/sky130_fd_sc_hd/latch_map.v' to AST representation.
Generating RTLIL representation for module `\$_DLATCH_P_'.
Generating RTLIL representation for module `\$_DLATCH_N_'.
Successfully finished Verilog frontend.

34.2. Continuing TECHMAP pass.
No more expansions possible.
<suppressed ~4 debug messages>

35. Executing SIMPLEMAP pass (map simple cells to gate primitives).

36. Executing DFFLIBMAP pass (mapping DFF cells to sequential cells from liberty file).
  cell sky130_fd_sc_hd__dfxtp_2 (noninv, pins=3, area=21.27) is a direct match for cell type $_DFF_P_.
  cell sky130_fd_sc_hd__dfrtp_2 (noninv, pins=4, area=26.28) is a direct match for cell type $_DFF_PN0_.
  cell sky130_fd_sc_hd__dfstp_2 (noninv, pins=4, area=26.28) is a direct match for cell type $_DFF_PN1_.
  cell sky130_fd_sc_hd__dfbbn_2 (noninv, pins=6, area=35.03) is a direct match for cell type $_DFFSR_NNN_.
  final dff cell mappings:
    unmapped dff cell: $_DFF_N_
    \sky130_fd_sc_hd__dfxtp_2 _DFF_P_ (.CLK( C), .D( D), .Q( Q));
    unmapped dff cell: $_DFF_NN0_
    unmapped dff cell: $_DFF_NN1_
    unmapped dff cell: $_DFF_NP0_
    unmapped dff cell: $_DFF_NP1_
    \sky130_fd_sc_hd__dfrtp_2 _DFF_PN0_ (.CLK( C), .D( D), .Q( Q), .RESET_B( R));
    \sky130_fd_sc_hd__dfstp_2 _DFF_PN1_ (.CLK( C), .D( D), .Q( Q), .SET_B( R));
    unmapped dff cell: $_DFF_PP0_
    unmapped dff cell: $_DFF_PP1_
    \sky130_fd_sc_hd__dfbbn_2 _DFFSR_NNN_ (.CLK_N( C), .D( D), .Q( Q), .Q_N(~Q), .RESET_B( R), .SET_B( S));
    unmapped dff cell: $_DFFSR_NNP_
    unmapped dff cell: $_DFFSR_NPN_
    unmapped dff cell: $_DFFSR_NPP_
    unmapped dff cell: $_DFFSR_PNN_
    unmapped dff cell: $_DFFSR_PNP_
    unmapped dff cell: $_DFFSR_PPN_
    unmapped dff cell: $_DFFSR_PPP_

36.1. Executing DFFLEGALIZE pass (convert FFs to types supported by the target).
Mapping DFF cells in module `\tholin_avalonsemi_5401':
  mapped 17 $_DFF_PN0_ cells to \sky130_fd_sc_hd__dfrtp_2 cells.
  mapped 1 $_DFF_PN1_ cells to \sky130_fd_sc_hd__dfstp_2 cells.
  mapped 40 $_DFF_P_ cells to \sky130_fd_sc_hd__dfxtp_2 cells.

37. Printing statistics.

=== tholin_avalonsemi_5401 ===

   Number of wires:                348
   Number of wire bits:            380
   Number of public wires:          86
   Number of public wire bits:     118
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                364
     $_ANDNOT_                     103
     $_AND_                         15
     $_MUX_                         55
     $_NAND_                         9
     $_NOR_                         10
     $_NOT_                         38
     $_ORNOT_                       15
     $_OR_                          45
     $_XOR_                         16
     sky130_fd_sc_hd__dfrtp_2       17
     sky130_fd_sc_hd__dfstp_2        1
     sky130_fd_sc_hd__dfxtp_2       40

[INFO]: USING STRATEGY AREA 0

38. Executing ABC pass (technology mapping using ABC).

38.1. Extracting gate netlist of module `\tholin_avalonsemi_5401' to `/tmp/yosys-abc-Q1S0nc/input.blif'..
Breaking loop using new signal $abcloop$1079: \CIRCUIT_0.GATES_33.input2 -> $abc$723$new_n121_
                                              \CIRCUIT_0.GATES_33.input2 -> $abc$723$new_n123_
                                              \CIRCUIT_0.GATES_33.input2 -> $abc$723$new_n129_
                                              \CIRCUIT_0.GATES_33.input2 -> $abc$723$new_n134_
                                              \CIRCUIT_0.GATES_33.input2 -> $abc$723$new_n136_
                                              \CIRCUIT_0.GATES_33.input2 -> $abc$723$new_n363_
Breaking loop using new signal $abcloop$1080: \CIRCUIT_0.dest_reg_sel_new_1.GATES_14.input2 -> $abc$723$new_n115_
                                              \CIRCUIT_0.dest_reg_sel_new_1.GATES_14.input2 -> $abc$723$new_n127_
                                              \CIRCUIT_0.dest_reg_sel_new_1.GATES_14.input2 -> $abc$723$new_n129_
                                              \CIRCUIT_0.dest_reg_sel_new_1.GATES_14.input2 -> $abc$723$new_n137_
                                              \CIRCUIT_0.dest_reg_sel_new_1.GATES_14.input2 -> $abc$723$new_n363_
Breaking loop using new signal $abcloop$1081: \CIRCUIT_0.dest_reg_sel_new_1.GATES_14.input1 -> $abc$723$new_n115_
                                              \CIRCUIT_0.dest_reg_sel_new_1.GATES_14.input1 -> $abc$723$new_n121_
                                              \CIRCUIT_0.dest_reg_sel_new_1.GATES_14.input1 -> $abc$723$new_n127_
Breaking loop using new signal $abcloop$1082: \CIRCUIT_0.dest_reg_sel_new_1.GATES_26.result -> \CIRCUIT_0.dest_reg_sel_new_1.GATES_14.input1
                                              \CIRCUIT_0.dest_reg_sel_new_1.GATES_26.result -> $abc$723$new_n134_
                                              \CIRCUIT_0.dest_reg_sel_new_1.GATES_26.result -> $abc$723$new_n137_
Extracted 306 gates and 376 wires to a netlist network with 70 inputs and 85 outputs.

38.1.1. Executing ABC.
Running ABC command: /build/bin/yosys-abc -s -f /tmp/yosys-abc-Q1S0nc/abc.script 2>&1
ABC: ABC command line: "source /tmp/yosys-abc-Q1S0nc/abc.script".
ABC: 
ABC: + read_blif /tmp/yosys-abc-Q1S0nc/input.blif 
ABC: + read_lib -w /work/runs/wokwi/tmp/synthesis/trimmed.lib 
ABC: Parsing finished successfully.  Parsing time =     0.16 sec
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__dfbbn_2".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__dfrbp_2".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__dfrtp_2".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__dfrtp_4".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__dfsbp_2".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__dfstp_2".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__dfstp_4".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__dfxbp_2".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__dfxtp_2".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__dfxtp_4".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__dlxtn_1".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__dlxtn_2".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__dlxtn_4".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__dlxtp_1".
ABC: Scl_LibertyReadGenlib() skipped three-state cell "sky130_fd_sc_hd__ebufn_2".
ABC: Scl_LibertyReadGenlib() skipped three-state cell "sky130_fd_sc_hd__ebufn_4".
ABC: Scl_LibertyReadGenlib() skipped three-state cell "sky130_fd_sc_hd__ebufn_8".
ABC: Library "sky130A_merged" from "/work/runs/wokwi/tmp/synthesis/trimmed.lib" has 175 cells (17 skipped: 14 seq; 3 tri-state; 0 no func; 0 dont_use).  Time =     0.23 sec
ABC: Memory =    7.77 MB. Time =     0.23 sec
ABC: Warning: Detected 2 multi-output gates (for example, "sky130_fd_sc_hd__fa_1").
ABC: + read_constr -v /work/runs/wokwi/tmp/synthesis/synthesis.sdc 
ABC: Setting driving cell to be "sky130_fd_sc_hd__inv_2".
ABC: Setting output load to be 33.442001.
ABC: + read_constr /work/runs/wokwi/tmp/synthesis/synthesis.sdc 
ABC: + fx 
ABC: + mfs 
ABC: + strash 
ABC: + refactor 
ABC: + balance 
ABC: + rewrite 
ABC: + refactor 
ABC: + balance 
ABC: + rewrite 
ABC: + rewrite -z 
ABC: + balance 
ABC: + refactor -z 
ABC: + rewrite -z 
ABC: + balance 
ABC: + retime -D -D 10000000 -M 5 
ABC: + scleanup 
ABC: Error: The network is combinational.
ABC: + fraig_store 
ABC: + balance 
ABC: + fraig_store 
ABC: + balance 
ABC: + rewrite 
ABC: + refactor 
ABC: + balance 
ABC: + rewrite 
ABC: + rewrite -z 
ABC: + balance 
ABC: + refactor -z 
ABC: + rewrite -z 
ABC: + balance 
ABC: + fraig_store 
ABC: + balance 
ABC: + rewrite 
ABC: + refactor 
ABC: + balance 
ABC: + rewrite 
ABC: + rewrite -z 
ABC: + balance 
ABC: + refactor -z 
ABC: + rewrite -z 
ABC: + balance 
ABC: + fraig_store 
ABC: + balance 
ABC: + rewrite 
ABC: + refactor 
ABC: + balance 
ABC: + rewrite 
ABC: + rewrite -z 
ABC: + balance 
ABC: + refactor -z 
ABC: + rewrite -z 
ABC: + balance 
ABC: + fraig_store 
ABC: + fraig_restore 
ABC: + amap -m -Q 0.1 -F 20 -A 20 -C 5000 
ABC: + retime -D -D 10000000 
ABC: + &get -n 
ABC: + &st 
ABC: + &dch 
ABC: + &nf 
ABC: + &put 
ABC: + buffer -N 5 -S 750.0 
ABC: + upsize -D 10000000 
ABC: Current delay (2566.36 ps) does not exceed the target delay (10000000.00 ps). Upsizing is not performed.
ABC: + dnsize -D 10000000 
ABC: + stime -p 
ABC: WireLoad = "none"  Gates =    265 ( 29.8 %)   Cap = 13.7 ff (  7.5 %)   Area =     1984.40 ( 68.7 %)   Delay =  2585.55 ps  ( 11.3 %)               
ABC: Path  0 --      15 : 0    4 pi                        A =   0.00  Df =  22.9  -12.9 ps  S =  37.4 ps  Cin =  0.0 ff  Cout =   6.6 ff  Cmax =   0.0 ff  G =    0  
ABC: Path  1 --     189 : 1    5 sky130_fd_sc_hd__buf_1    A =   3.75  Df = 216.9  -75.2 ps  S = 213.0 ps  Cin =  2.1 ff  Cout =  17.4 ff  Cmax = 130.0 ff  G =  784  
ABC: Path  2 --     199 : 3    5 sky130_fd_sc_hd__nor3_2   A =  10.01  Df = 418.7 -108.3 ps  S = 248.5 ps  Cin =  4.4 ff  Cout =  11.6 ff  Cmax =  92.5 ff  G =  251  
ABC: Path  3 --     276 : 4    1 sky130_fd_sc_hd__a22o_2   A =  10.01  Df = 603.8  -37.4 ps  S =  37.9 ps  Cin =  2.3 ff  Cout =   2.5 ff  Cmax = 301.2 ff  G =  100  
ABC: Path  4 --     279 : 4    1 sky130_fd_sc_hd__o31a_2   A =  10.01  Df = 902.8 -115.9 ps  S =  55.0 ps  Cin =  2.3 ff  Cout =   4.6 ff  Cmax = 285.7 ff  G =  182  
ABC: Path  5 --     280 : 5    3 sky130_fd_sc_hd__a221oi_2 A =  15.01  Df =1188.1 -353.6 ps  S = 341.4 ps  Cin =  4.5 ff  Cout =  13.3 ff  Cmax =  96.1 ff  G =  287  
ABC: Path  6 --     281 : 2    2 sky130_fd_sc_hd__xnor2_2  A =  16.27  Df =1439.5 -417.2 ps  S = 190.7 ps  Cin =  8.5 ff  Cout =  10.6 ff  Cmax = 121.8 ff  G =  120  
ABC: Path  7 --     298 : 3    1 sky130_fd_sc_hd__and3_2   A =   7.51  Df =1666.1 -433.9 ps  S =  53.4 ps  Cin =  1.5 ff  Cout =   4.7 ff  Cmax = 309.5 ff  G =  297  
ABC: Path  8 --     299 : 3    2 sky130_fd_sc_hd__a21oi_2  A =   8.76  Df =1801.4  -10.1 ps  S = 127.1 ps  Cin =  4.6 ff  Cout =   7.2 ff  Cmax = 128.2 ff  G =  148  
ABC: Path  9 --     300 : 2    3 sky130_fd_sc_hd__nor2_2   A =   6.26  Df =1969.1 -112.8 ps  S = 148.4 ps  Cin =  4.4 ff  Cout =  11.3 ff  Cmax = 141.9 ff  G =  240  
ABC: Path 10 --     331 : 3    1 sky130_fd_sc_hd__or3_2    A =   7.51  Df =2253.1 -152.3 ps  S =  73.4 ps  Cin =  1.5 ff  Cout =   2.5 ff  Cmax = 310.4 ff  G =  156  
ABC: Path 11 --     335 : 4    1 sky130_fd_sc_hd__a31o_2   A =   8.76  Df =2585.5 -221.2 ps  S = 198.8 ps  Cin =  2.4 ff  Cout =  33.4 ff  Cmax = 271.9 ff  G = 1420  
ABC: Start-point = pi14 (\CIRCUIT_0.MEMORY_69.s_currentState).  End-point = po28 (\CIRCUIT_0.MEMORY_64.d).
ABC: + print_stats -m 
ABC: netlist                       : i/o =   70/   85  lat =    0  nd =   265  edge =    634  area =1984.44  delay =12.00  lev = 12
ABC: + write_blif /tmp/yosys-abc-Q1S0nc/output.blif 

38.1.2. Re-integrating ABC results.
ABC RESULTS:   sky130_fd_sc_hd__a21o_2 cells:       33
ABC RESULTS:   sky130_fd_sc_hd__a21oi_2 cells:        6
ABC RESULTS:   sky130_fd_sc_hd__a221o_2 cells:        1
ABC RESULTS:   sky130_fd_sc_hd__a221oi_2 cells:        1
ABC RESULTS:   sky130_fd_sc_hd__a22o_2 cells:       13
ABC RESULTS:   sky130_fd_sc_hd__a22oi_2 cells:        1
ABC RESULTS:   sky130_fd_sc_hd__a2bb2o_2 cells:        1
ABC RESULTS:   sky130_fd_sc_hd__a311o_2 cells:        2
ABC RESULTS:   sky130_fd_sc_hd__a31o_2 cells:        5
ABC RESULTS:   sky130_fd_sc_hd__and2_2 cells:        4
ABC RESULTS:   sky130_fd_sc_hd__and2b_2 cells:        4
ABC RESULTS:   sky130_fd_sc_hd__and3_2 cells:       15
ABC RESULTS:   sky130_fd_sc_hd__and3b_2 cells:        4
ABC RESULTS:   sky130_fd_sc_hd__and4_2 cells:        1
ABC RESULTS:   sky130_fd_sc_hd__and4b_2 cells:        1
ABC RESULTS:   sky130_fd_sc_hd__buf_1 cells:       64
ABC RESULTS:   sky130_fd_sc_hd__inv_2 cells:       15
ABC RESULTS:   sky130_fd_sc_hd__mux2_2 cells:       12
ABC RESULTS:   sky130_fd_sc_hd__mux4_2 cells:        4
ABC RESULTS:   sky130_fd_sc_hd__nand2_2 cells:       28
ABC RESULTS:   sky130_fd_sc_hd__nand3_2 cells:        2
ABC RESULTS:   sky130_fd_sc_hd__nor2_2 cells:       12
ABC RESULTS:   sky130_fd_sc_hd__nor3_2 cells:        3
ABC RESULTS:   sky130_fd_sc_hd__nor3b_2 cells:        3
ABC RESULTS:   sky130_fd_sc_hd__o21a_2 cells:        2
ABC RESULTS:   sky130_fd_sc_hd__o21ai_2 cells:        3
ABC RESULTS:   sky130_fd_sc_hd__o21ba_2 cells:        1
ABC RESULTS:   sky130_fd_sc_hd__o221a_2 cells:        1
ABC RESULTS:   sky130_fd_sc_hd__o31a_2 cells:        6
ABC RESULTS:   sky130_fd_sc_hd__o31ai_2 cells:        2
ABC RESULTS:   sky130_fd_sc_hd__or2_2 cells:        3
ABC RESULTS:   sky130_fd_sc_hd__or2b_2 cells:        1
ABC RESULTS:   sky130_fd_sc_hd__or3_2 cells:        5
ABC RESULTS:   sky130_fd_sc_hd__or3b_2 cells:        1
ABC RESULTS:   sky130_fd_sc_hd__or4_2 cells:        1
ABC RESULTS:   sky130_fd_sc_hd__xnor2_2 cells:        4
ABC RESULTS:        internal signals:      221
ABC RESULTS:           input signals:       70
ABC RESULTS:          output signals:       85
Removing temp directory.

39. Executing SETUNDEF pass (replace undef values with defined constants).

40. Executing HILOMAP pass (mapping to constant drivers).

41. Executing SPLITNETS pass (splitting up multi-bit signals).

42. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \tholin_avalonsemi_5401..
Removed 0 unused cells and 380 unused wires.
<suppressed ~3 debug messages>

43. Executing INSBUF pass (insert buffer cells for connected wires).
Added tholin_avalonsemi_5401.$auto$insbuf.cc:79:execute$1348: \CIRCUIT_0.O_D0_RR0 -> \io_out [0]
Added tholin_avalonsemi_5401.$auto$insbuf.cc:79:execute$1349: \CIRCUIT_0.O_D1_RR1 -> \io_out [1]
Added tholin_avalonsemi_5401.$auto$insbuf.cc:79:execute$1350: \CIRCUIT_0.O_D2_RR2 -> \io_out [2]
Added tholin_avalonsemi_5401.$auto$insbuf.cc:79:execute$1351: \CIRCUIT_0.O_D3_RR3 -> \io_out [3]
Added tholin_avalonsemi_5401.$auto$insbuf.cc:79:execute$1352: \CIRCUIT_0.O_4_MAR -> \io_out [4]
Added tholin_avalonsemi_5401.$auto$insbuf.cc:79:execute$1353: \CIRCUIT_0.O_5_WRITE -> \io_out [5]
Added tholin_avalonsemi_5401.$auto$insbuf.cc:79:execute$1354: \CIRCUIT_0.O_6_JMP -> \io_out [6]
Added tholin_avalonsemi_5401.$auto$insbuf.cc:79:execute$1355: \CIRCUIT_0.O_7_I -> \io_out [7]

44. Executing CHECK pass (checking for obvious problems).
Checking module tholin_avalonsemi_5401...
Found and reported 0 problems.

45. Printing statistics.

=== tholin_avalonsemi_5401 ===

   Number of wires:                325
   Number of wire bits:            339
   Number of public wires:         102
   Number of public wire bits:     116
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                331
     sky130_fd_sc_hd__a21o_2        33
     sky130_fd_sc_hd__a21oi_2        6
     sky130_fd_sc_hd__a221o_2        1
     sky130_fd_sc_hd__a221oi_2       1
     sky130_fd_sc_hd__a22o_2        13
     sky130_fd_sc_hd__a22oi_2        1
     sky130_fd_sc_hd__a2bb2o_2       1
     sky130_fd_sc_hd__a311o_2        2
     sky130_fd_sc_hd__a31o_2         5
     sky130_fd_sc_hd__and2_2         4
     sky130_fd_sc_hd__and2b_2        4
     sky130_fd_sc_hd__and3_2        15
     sky130_fd_sc_hd__and3b_2        4
     sky130_fd_sc_hd__and4_2         1
     sky130_fd_sc_hd__and4b_2        1
     sky130_fd_sc_hd__buf_1         64
     sky130_fd_sc_hd__buf_2          8
     sky130_fd_sc_hd__dfrtp_2       17
     sky130_fd_sc_hd__dfstp_2        1
     sky130_fd_sc_hd__dfxtp_2       40
     sky130_fd_sc_hd__inv_2         15
     sky130_fd_sc_hd__mux2_2        12
     sky130_fd_sc_hd__mux4_2         4
     sky130_fd_sc_hd__nand2_2       28
     sky130_fd_sc_hd__nand3_2        2
     sky130_fd_sc_hd__nor2_2        12
     sky130_fd_sc_hd__nor3_2         3
     sky130_fd_sc_hd__nor3b_2        3
     sky130_fd_sc_hd__o21a_2         2
     sky130_fd_sc_hd__o21ai_2        3
     sky130_fd_sc_hd__o21ba_2        1
     sky130_fd_sc_hd__o221a_2        1
     sky130_fd_sc_hd__o31a_2         6
     sky130_fd_sc_hd__o31ai_2        2
     sky130_fd_sc_hd__or2_2          3
     sky130_fd_sc_hd__or2b_2         1
     sky130_fd_sc_hd__or3_2          5
     sky130_fd_sc_hd__or3b_2         1
     sky130_fd_sc_hd__or4_2          1
     sky130_fd_sc_hd__xnor2_2        4

   Chip area for module '\tholin_avalonsemi_5401': 3348.211200

46. Executing Verilog backend.
Dumping module `\tholin_avalonsemi_5401'.

Warnings: 23 unique messages, 23 total
End of script. Logfile hash: 9d8f2c6fc0, CPU: user 4.42s system 0.07s, MEM: 45.21 MB peak
Yosys 0.12+45 (git sha1 UNKNOWN, gcc 8.3.1 -fPIC -Os)
Time spent: 23% 2x abc (1 sec), 15% 18x opt_clean (0 sec), ...
