#! /usr/local/bin/vvp
:ivl_version "10.1 (stable)" "(v10_1-107-gab6ae79)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "system";
:vpi_module "vhdl_sys";
:vpi_module "v2005_math";
:vpi_module "va_math";
S_0xb92a00 .scope module, "SPImemoryTest" "SPImemoryTest" 2 13;
 .timescale 0 0;
v0xbc3430_0 .var "clk", 0 0;
v0xbc34d0_0 .var "cs_pin", 0 0;
o0x7f4a703c9df8 .functor BUFZ 1, C4<z>; HiZ drive
v0xbc35c0_0 .net "miso_pin", 0 0, o0x7f4a703c9df8;  0 drivers
v0xbc3660_0 .var "mosi_pin", 0 0;
v0xbc3750_0 .var "sclk_pin", 0 0;
S_0xb9fbb0 .scope module, "dut" "spimemory" 2 24, 3 11 0, S_0xb92a00;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "sclk_pin"
    .port_info 2 /INPUT 1 "cs_pin"
    .port_info 3 /OUTPUT 1 "miso_pin"
    .port_info 4 /INPUT 1 "mosi_pin"
    .port_info 5 /OUTPUT 4 "leds"
v0xbc2140_0 .net "addr_we", 0 0, v0xbbf7c0_0;  1 drivers
v0xbc2250_0 .net "address", 7 0, v0xbbdd30_0;  1 drivers
v0xbc2310_0 .net "clk", 0 0, v0xbc3430_0;  1 drivers
v0xbc23b0_0 .net "conditioned1", 0 0, v0xbc04c0_0;  1 drivers
v0xbc24a0_0 .net "conditioned2", 0 0, v0xbc1080_0;  1 drivers
v0xbc2590_0 .net "conditioned3", 0 0, v0xbc1af0_0;  1 drivers
v0xbc2680_0 .net "cs_pin", 0 0, v0xbc34d0_0;  1 drivers
v0xbc2720_0 .net "datamemoryout", 7 0, v0xbbf190_0;  1 drivers
v0xbc2810_0 .net "dm_we", 0 0, v0xbbfa10_0;  1 drivers
o0x7f4a703c9dc8 .functor BUFZ 4, C4<zzzz>; HiZ drive
v0xbc2940_0 .net "leds", 3 0, o0x7f4a703c9dc8;  0 drivers
v0xbc29e0_0 .net "miso_bufe", 0 0, v0xbbfae0_0;  1 drivers
v0xbc2a80_0 .net "miso_pin", 0 0, o0x7f4a703c9df8;  alias, 0 drivers
v0xbc2b20_0 .net "mosi_pin", 0 0, v0xbc3660_0;  1 drivers
v0xbc2bc0_0 .net "negedge1", 0 0, v0xbc0680_0;  1 drivers
v0xbc2c60_0 .net "negedge2", 0 0, v0xbc11f0_0;  1 drivers
v0xbc2d30_0 .net "negedge3", 0 0, v0xbc1cb0_0;  1 drivers
v0xbc2e00_0 .net "parallelDataOut", 7 0, L_0xbc3a60;  1 drivers
v0xbc2fb0_0 .net "posedge1", 0 0, v0xbc0830_0;  1 drivers
v0xbc3050_0 .net "posedge2", 0 0, v0xbc1370_0;  1 drivers
v0xbc30f0_0 .net "posedge3", 0 0, v0xbc1e60_0;  1 drivers
v0xbc3190_0 .net "sclk_pin", 0 0, v0xbc3750_0;  1 drivers
v0xbc3230_0 .net "serialDataOut", 0 0, L_0xbc3ad0;  1 drivers
v0xbc3300_0 .net "sr_we", 0 0, v0xbbfd10_0;  1 drivers
L_0xbc3890 .part L_0xbc3a60, 0, 1;
L_0xbc39c0 .part v0xbbdd30_0, 0, 7;
S_0xba09b0 .scope module, "al" "addressLatch" 3 45, 4 4 0, S_0xb9fbb0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "clk_en"
    .port_info 2 /INPUT 8 "d"
    .port_info 3 /OUTPUT 8 "q"
v0xb5fe30_0 .net "clk", 0 0, v0xbc3430_0;  alias, 1 drivers
v0xbbdb80_0 .net "clk_en", 0 0, v0xbbf7c0_0;  alias, 1 drivers
v0xbbdc40_0 .net "d", 7 0, L_0xbc3a60;  alias, 1 drivers
v0xbbdd30_0 .var "q", 7 0;
E_0xb92bb0 .event posedge, v0xb5fe30_0;
S_0xbbdec0 .scope module, "clkSerialIn" "shiftregister" 3 49, 5 9 0, S_0xb9fbb0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "peripheralClkEdge"
    .port_info 2 /INPUT 1 "parallelLoad"
    .port_info 3 /INPUT 8 "parallelDataIn"
    .port_info 4 /INPUT 1 "serialDataIn"
    .port_info 5 /OUTPUT 8 "parallelDataOut"
    .port_info 6 /OUTPUT 1 "serialDataOut"
P_0xbbe0b0 .param/l "width" 0 5 10, +C4<00000000000000000000000000001000>;
L_0xbc3a60 .functor BUFZ 8, v0xbbe800_0, C4<00000000>, C4<00000000>, C4<00000000>;
v0xbbe240_0 .net "clk", 0 0, v0xbc3430_0;  alias, 1 drivers
v0xbbe310_0 .net "parallelDataIn", 7 0, v0xbbf190_0;  alias, 1 drivers
v0xbbe3d0_0 .net "parallelDataOut", 7 0, L_0xbc3a60;  alias, 1 drivers
v0xbbe4d0_0 .net "parallelLoad", 0 0, v0xbbfd10_0;  alias, 1 drivers
v0xbbe570_0 .net "peripheralClkEdge", 0 0, v0xbc1370_0;  alias, 1 drivers
v0xbbe680_0 .net "serialDataIn", 0 0, v0xbc04c0_0;  alias, 1 drivers
v0xbbe740_0 .net "serialDataOut", 0 0, L_0xbc3ad0;  alias, 1 drivers
v0xbbe800_0 .var "shiftregistermem", 7 0;
L_0xbc3ad0 .part v0xbbe800_0, 7, 1;
S_0xbbea00 .scope module, "dm" "datamemory" 3 47, 6 8 0, S_0xb9fbb0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /OUTPUT 8 "dataOut"
    .port_info 2 /INPUT 7 "address"
    .port_info 3 /INPUT 1 "writeEnable"
    .port_info 4 /INPUT 8 "dataIn"
P_0xbbebd0 .param/l "addresswidth" 0 6 10, +C4<00000000000000000000000000000111>;
P_0xbbec10 .param/l "depth" 0 6 11, +C4<00000000000000000000000010000000>;
P_0xbbec50 .param/l "width" 0 6 12, +C4<00000000000000000000000000001000>;
v0xbbeeb0_0 .net "address", 6 0, L_0xbc39c0;  1 drivers
v0xbbef90_0 .net "clk", 0 0, v0xbc3430_0;  alias, 1 drivers
v0xbbf0a0_0 .net "dataIn", 7 0, L_0xbc3a60;  alias, 1 drivers
v0xbbf190_0 .var "dataOut", 7 0;
v0xbbf230 .array "memory", 0 127, 7 0;
v0xbbf320_0 .net "writeEnable", 0 0, v0xbbfa10_0;  alias, 1 drivers
S_0xbbf480 .scope module, "fsm1" "fsm" 3 43, 7 8 0, S_0xb9fbb0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "sclk"
    .port_info 1 /INPUT 1 "cs"
    .port_info 2 /INPUT 1 "shift_register_output"
    .port_info 3 /OUTPUT 1 "miso_bufe"
    .port_info 4 /OUTPUT 1 "dm_we"
    .port_info 5 /OUTPUT 1 "addr_we"
    .port_info 6 /OUTPUT 1 "sr_we"
v0xbbf7c0_0 .var "addr_we", 0 0;
v0xbbf880_0 .var "count", 2 0;
v0xbbf940_0 .net "cs", 0 0, v0xbc1af0_0;  alias, 1 drivers
v0xbbfa10_0 .var "dm_we", 0 0;
v0xbbfae0_0 .var "miso_bufe", 0 0;
v0xbbfbd0_0 .net "sclk", 0 0, v0xbc1370_0;  alias, 1 drivers
v0xbbfc70_0 .net "shift_register_output", 0 0, L_0xbc3890;  1 drivers
v0xbbfd10_0 .var "sr_we", 0 0;
v0xbbfde0_0 .var "state", 2 0;
E_0xbbf740 .event posedge, v0xbbe570_0;
S_0xbc0050 .scope module, "ic1" "inputconditioner" 3 39, 8 8 0, S_0xb9fbb0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "noisysignal"
    .port_info 2 /OUTPUT 1 "conditioned"
    .port_info 3 /OUTPUT 1 "positiveedge"
    .port_info 4 /OUTPUT 1 "negativeedge"
P_0xbc0220 .param/l "counterwidth" 0 8 17, +C4<00000000000000000000000000000011>;
P_0xbc0260 .param/l "waittime" 0 8 18, +C4<00000000000000000000000000000011>;
v0xbc0400_0 .net "clk", 0 0, v0xbc3430_0;  alias, 1 drivers
v0xbc04c0_0 .var "conditioned", 0 0;
v0xbc05b0_0 .var "counter", 2 0;
v0xbc0680_0 .var "negativeedge", 0 0;
v0xbc0720_0 .net "noisysignal", 0 0, v0xbc3660_0;  alias, 1 drivers
v0xbc0830_0 .var "positiveedge", 0 0;
v0xbc08f0_0 .var "synchronizer0", 0 0;
v0xbc09b0_0 .var "synchronizer1", 0 0;
S_0xbc0b10 .scope module, "ic2" "inputconditioner" 3 40, 8 8 0, S_0xb9fbb0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "noisysignal"
    .port_info 2 /OUTPUT 1 "conditioned"
    .port_info 3 /OUTPUT 1 "positiveedge"
    .port_info 4 /OUTPUT 1 "negativeedge"
P_0xbc0ce0 .param/l "counterwidth" 0 8 17, +C4<00000000000000000000000000000011>;
P_0xbc0d20 .param/l "waittime" 0 8 18, +C4<00000000000000000000000000000011>;
v0xbc0f50_0 .net "clk", 0 0, v0xbc3430_0;  alias, 1 drivers
v0xbc1080_0 .var "conditioned", 0 0;
v0xbc1120_0 .var "counter", 2 0;
v0xbc11f0_0 .var "negativeedge", 0 0;
v0xbc12b0_0 .net "noisysignal", 0 0, v0xbc3750_0;  alias, 1 drivers
v0xbc1370_0 .var "positiveedge", 0 0;
v0xbc1460_0 .var "synchronizer0", 0 0;
v0xbc1520_0 .var "synchronizer1", 0 0;
S_0xbc1680 .scope module, "ic3" "inputconditioner" 3 41, 8 8 0, S_0xb9fbb0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "noisysignal"
    .port_info 2 /OUTPUT 1 "conditioned"
    .port_info 3 /OUTPUT 1 "positiveedge"
    .port_info 4 /OUTPUT 1 "negativeedge"
P_0xbc1850 .param/l "counterwidth" 0 8 17, +C4<00000000000000000000000000000011>;
P_0xbc1890 .param/l "waittime" 0 8 18, +C4<00000000000000000000000000000011>;
v0xbc1a30_0 .net "clk", 0 0, v0xbc3430_0;  alias, 1 drivers
v0xbc1af0_0 .var "conditioned", 0 0;
v0xbc1be0_0 .var "counter", 2 0;
v0xbc1cb0_0 .var "negativeedge", 0 0;
v0xbc1d50_0 .net "noisysignal", 0 0, v0xbc34d0_0;  alias, 1 drivers
v0xbc1e60_0 .var "positiveedge", 0 0;
v0xbc1f20_0 .var "synchronizer0", 0 0;
v0xbc1fe0_0 .var "synchronizer1", 0 0;
    .scope S_0xbc0050;
T_0 ;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0xbc05b0_0, 0, 3;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0xbc08f0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0xbc09b0_0, 0, 1;
    %end;
    .thread T_0;
    .scope S_0xbc0050;
T_1 ;
    %wait E_0xb92bb0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0xbc0830_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0xbc0680_0, 0;
    %load/vec4 v0xbc04c0_0;
    %load/vec4 v0xbc09b0_0;
    %cmp/e;
    %jmp/0xz  T_1.0, 4;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0xbc05b0_0, 0;
    %jmp T_1.1;
T_1.0 ;
    %load/vec4 v0xbc05b0_0;
    %pad/u 32;
    %cmpi/e 3, 0, 32;
    %jmp/0xz  T_1.2, 4;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0xbc05b0_0, 0;
    %load/vec4 v0xbc04c0_0;
    %pad/u 32;
    %pushi/vec4 1, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0xbc09b0_0;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.4, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0xbc0680_0, 0;
T_1.4 ;
    %load/vec4 v0xbc04c0_0;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0xbc09b0_0;
    %pad/u 32;
    %pushi/vec4 1, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.6, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0xbc0830_0, 0;
T_1.6 ;
    %load/vec4 v0xbc09b0_0;
    %assign/vec4 v0xbc04c0_0, 0;
    %jmp T_1.3;
T_1.2 ;
    %load/vec4 v0xbc05b0_0;
    %addi 1, 0, 3;
    %assign/vec4 v0xbc05b0_0, 0;
T_1.3 ;
T_1.1 ;
    %load/vec4 v0xbc0720_0;
    %assign/vec4 v0xbc08f0_0, 0;
    %load/vec4 v0xbc08f0_0;
    %assign/vec4 v0xbc09b0_0, 0;
    %jmp T_1;
    .thread T_1;
    .scope S_0xbc0b10;
T_2 ;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0xbc1120_0, 0, 3;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0xbc1460_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0xbc1520_0, 0, 1;
    %end;
    .thread T_2;
    .scope S_0xbc0b10;
T_3 ;
    %wait E_0xb92bb0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0xbc1370_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0xbc11f0_0, 0;
    %load/vec4 v0xbc1080_0;
    %load/vec4 v0xbc1520_0;
    %cmp/e;
    %jmp/0xz  T_3.0, 4;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0xbc1120_0, 0;
    %jmp T_3.1;
T_3.0 ;
    %load/vec4 v0xbc1120_0;
    %pad/u 32;
    %cmpi/e 3, 0, 32;
    %jmp/0xz  T_3.2, 4;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0xbc1120_0, 0;
    %load/vec4 v0xbc1080_0;
    %pad/u 32;
    %pushi/vec4 1, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0xbc1520_0;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.4, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0xbc11f0_0, 0;
T_3.4 ;
    %load/vec4 v0xbc1080_0;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0xbc1520_0;
    %pad/u 32;
    %pushi/vec4 1, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.6, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0xbc1370_0, 0;
T_3.6 ;
    %load/vec4 v0xbc1520_0;
    %assign/vec4 v0xbc1080_0, 0;
    %jmp T_3.3;
T_3.2 ;
    %load/vec4 v0xbc1120_0;
    %addi 1, 0, 3;
    %assign/vec4 v0xbc1120_0, 0;
T_3.3 ;
T_3.1 ;
    %load/vec4 v0xbc12b0_0;
    %assign/vec4 v0xbc1460_0, 0;
    %load/vec4 v0xbc1460_0;
    %assign/vec4 v0xbc1520_0, 0;
    %jmp T_3;
    .thread T_3;
    .scope S_0xbc1680;
T_4 ;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0xbc1be0_0, 0, 3;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0xbc1f20_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0xbc1fe0_0, 0, 1;
    %end;
    .thread T_4;
    .scope S_0xbc1680;
T_5 ;
    %wait E_0xb92bb0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0xbc1e60_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0xbc1cb0_0, 0;
    %load/vec4 v0xbc1af0_0;
    %load/vec4 v0xbc1fe0_0;
    %cmp/e;
    %jmp/0xz  T_5.0, 4;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0xbc1be0_0, 0;
    %jmp T_5.1;
T_5.0 ;
    %load/vec4 v0xbc1be0_0;
    %pad/u 32;
    %cmpi/e 3, 0, 32;
    %jmp/0xz  T_5.2, 4;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0xbc1be0_0, 0;
    %load/vec4 v0xbc1af0_0;
    %pad/u 32;
    %pushi/vec4 1, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0xbc1fe0_0;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.4, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0xbc1cb0_0, 0;
T_5.4 ;
    %load/vec4 v0xbc1af0_0;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0xbc1fe0_0;
    %pad/u 32;
    %pushi/vec4 1, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.6, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0xbc1e60_0, 0;
T_5.6 ;
    %load/vec4 v0xbc1fe0_0;
    %assign/vec4 v0xbc1af0_0, 0;
    %jmp T_5.3;
T_5.2 ;
    %load/vec4 v0xbc1be0_0;
    %addi 1, 0, 3;
    %assign/vec4 v0xbc1be0_0, 0;
T_5.3 ;
T_5.1 ;
    %load/vec4 v0xbc1d50_0;
    %assign/vec4 v0xbc1f20_0, 0;
    %load/vec4 v0xbc1f20_0;
    %assign/vec4 v0xbc1fe0_0, 0;
    %jmp T_5;
    .thread T_5;
    .scope S_0xbbf480;
T_6 ;
    %wait E_0xbbf740;
    %load/vec4 v0xbbfde0_0;
    %cmpi/e 7, 7, 3;
    %jmp/0xz  T_6.0, 6;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0xbbfde0_0, 0;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0xbbf880_0, 0;
T_6.0 ;
    %load/vec4 v0xbbfde0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_6.2, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_6.3, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_6.4, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_6.5, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_6.6, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 3;
    %cmp/u;
    %jmp/1 T_6.7, 6;
    %jmp T_6.8;
T_6.2 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0xbbfae0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0xbbfa10_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0xbbf7c0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0xbbfd10_0, 0, 1;
    %load/vec4 v0xbbf940_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_6.9, 4;
    %pushi/vec4 1, 0, 3;
    %assign/vec4 v0xbbfde0_0, 0;
    %jmp T_6.10;
T_6.9 ;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0xbbfde0_0, 0;
T_6.10 ;
    %jmp T_6.8;
T_6.3 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0xbbfd10_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0xbbfa10_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0xbbf7c0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0xbbfae0_0, 0;
    %load/vec4 v0xbbf880_0;
    %pad/u 32;
    %cmpi/u 7, 0, 32;
    %jmp/0xz  T_6.11, 5;
    %load/vec4 v0xbbf880_0;
    %addi 1, 0, 3;
    %assign/vec4 v0xbbf880_0, 0;
    %jmp T_6.12;
T_6.11 ;
    %load/vec4 v0xbbf880_0;
    %pad/u 32;
    %cmpi/e 7, 0, 32;
    %jmp/0xz  T_6.13, 4;
    %load/vec4 v0xbbfc70_0;
    %cmpi/e 1, 1, 1;
    %jmp/0xz  T_6.15, 4;
    %load/vec4 v0xbbf880_0;
    %assign/vec4 v0xbbf880_0, 0;
    %jmp T_6.16;
T_6.15 ;
    %load/vec4 v0xbbfc70_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_6.17, 4;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0xbbf880_0, 0;
    %pushi/vec4 2, 0, 3;
    %assign/vec4 v0xbbfde0_0, 0;
    %jmp T_6.18;
T_6.17 ;
    %load/vec4 v0xbbfc70_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_6.19, 4;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0xbbf880_0, 0;
    %pushi/vec4 4, 0, 3;
    %assign/vec4 v0xbbfde0_0, 0;
T_6.19 ;
T_6.18 ;
T_6.16 ;
T_6.13 ;
T_6.12 ;
    %jmp T_6.8;
T_6.4 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0xbbfd10_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0xbbfa10_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0xbbf7c0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0xbbfae0_0, 0;
    %pushi/vec4 3, 0, 3;
    %assign/vec4 v0xbbfde0_0, 0;
    %jmp T_6.8;
T_6.5 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0xbbfd10_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0xbbfa10_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0xbbf7c0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0xbbfae0_0, 0;
    %load/vec4 v0xbbf880_0;
    %pad/u 32;
    %cmpi/u 7, 0, 32;
    %jmp/0xz  T_6.21, 5;
    %load/vec4 v0xbbf880_0;
    %addi 1, 0, 3;
    %assign/vec4 v0xbbf880_0, 0;
    %jmp T_6.22;
T_6.21 ;
    %load/vec4 v0xbbf880_0;
    %pad/u 32;
    %cmpi/e 7, 0, 32;
    %jmp/0xz  T_6.23, 4;
    %pushi/vec4 5, 0, 3;
    %assign/vec4 v0xbbfde0_0, 0;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0xbbf880_0, 0;
T_6.23 ;
T_6.22 ;
    %jmp T_6.8;
T_6.6 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0xbbfd10_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0xbbfa10_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0xbbf7c0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0xbbfae0_0, 0;
    %load/vec4 v0xbbf880_0;
    %pad/u 32;
    %cmpi/u 7, 0, 32;
    %jmp/0xz  T_6.25, 5;
    %load/vec4 v0xbbf880_0;
    %addi 1, 0, 3;
    %assign/vec4 v0xbbf880_0, 0;
    %jmp T_6.26;
T_6.25 ;
    %load/vec4 v0xbbf880_0;
    %pad/u 32;
    %cmpi/e 7, 0, 32;
    %jmp/0xz  T_6.27, 4;
    %pushi/vec4 5, 0, 3;
    %assign/vec4 v0xbbfde0_0, 0;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0xbbf880_0, 0;
T_6.27 ;
T_6.26 ;
    %jmp T_6.8;
T_6.7 ;
    %load/vec4 v0xbbf940_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_6.29, 4;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0xbbfde0_0, 0, 3;
T_6.29 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0xbbfd10_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0xbbfa10_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0xbbf7c0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0xbbfae0_0, 0;
    %jmp T_6.8;
T_6.8 ;
    %pop/vec4 1;
    %jmp T_6;
    .thread T_6;
    .scope S_0xba09b0;
T_7 ;
    %wait E_0xb92bb0;
    %load/vec4 v0xbbdb80_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.0, 8;
    %load/vec4 v0xbbdc40_0;
    %parti/s 7, 0, 2;
    %ix/load 4, 0, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0xbbdd30_0, 4, 5;
T_7.0 ;
    %jmp T_7;
    .thread T_7;
    .scope S_0xbbea00;
T_8 ;
    %wait E_0xb92bb0;
    %load/vec4 v0xbbf320_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.0, 8;
    %load/vec4 v0xbbf0a0_0;
    %load/vec4 v0xbbeeb0_0;
    %pad/u 9;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0xbbf230, 0, 4;
T_8.0 ;
    %load/vec4 v0xbbeeb0_0;
    %pad/u 9;
    %ix/vec4 4;
    %load/vec4a v0xbbf230, 4;
    %assign/vec4 v0xbbf190_0, 0;
    %jmp T_8;
    .thread T_8;
    .scope S_0xbbdec0;
T_9 ;
    %wait E_0xb92bb0;
    %load/vec4 v0xbbe4d0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_9.0, 8;
    %load/vec4 v0xbbe310_0;
    %assign/vec4 v0xbbe800_0, 0;
    %jmp T_9.1;
T_9.0 ;
    %load/vec4 v0xbbe570_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_9.2, 8;
    %load/vec4 v0xbbe800_0;
    %parti/s 7, 0, 2;
    %load/vec4 v0xbbe680_0;
    %concat/vec4; draw_concat_vec4
    %assign/vec4 v0xbbe800_0, 0;
T_9.2 ;
T_9.1 ;
    %jmp T_9;
    .thread T_9;
    .scope S_0xb92a00;
T_10 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0xbc3430_0, 0, 1;
    %end;
    .thread T_10;
    .scope S_0xb92a00;
T_11 ;
    %delay 10, 0;
    %load/vec4 v0xbc3430_0;
    %nor/r;
    %store/vec4 v0xbc3430_0, 0, 1;
    %jmp T_11;
    .thread T_11;
    .scope S_0xb92a00;
T_12 ;
    %vpi_call 2 41 "$dumpfile", "SPImemoryTest.vcd" {0 0 0};
    %vpi_call 2 42 "$dumpvars" {0 0 0};
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0xbc34d0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0xbc3660_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0xbc3750_0, 0, 1;
    %delay 1000, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0xbc3750_0, 0, 1;
    %load/vec4 v0xbbfde0_0;
    %cmpi/ne 0, 0, 3;
    %jmp/0xz  T_12.0, 4;
    %vpi_call 2 66 "$display", "Test 1 failed. Is %b should be 7'b0000000", v0xbbfde0_0 {0 0 0};
T_12.0 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0xbc34d0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0xbc3660_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0xbc3750_0, 0, 1;
    %delay 1000, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0xbc3750_0, 0, 1;
    %delay 1000, 0;
    %load/vec4 v0xbbfde0_0;
    %cmpi/ne 1, 0, 3;
    %jmp/0xz  T_12.2, 4;
    %vpi_call 2 80 "$display", "Test 2 failed. Is %b should be  3'b001", v0xbbfde0_0 {0 0 0};
T_12.2 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0xbc34d0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0xbc3660_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0xbc3750_0, 0, 1;
    %delay 1000, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0xbc3750_0, 0, 1;
    %delay 1000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0xbc34d0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0xbc3660_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0xbc3750_0, 0, 1;
    %delay 1000, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0xbc3750_0, 0, 1;
    %delay 1000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0xbc34d0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0xbc3660_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0xbc3750_0, 0, 1;
    %delay 1000, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0xbc3750_0, 0, 1;
    %delay 1000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0xbc34d0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0xbc3660_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0xbc3750_0, 0, 1;
    %delay 1000, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0xbc3750_0, 0, 1;
    %delay 1000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0xbc34d0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0xbc3660_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0xbc3750_0, 0, 1;
    %delay 1000, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0xbc3750_0, 0, 1;
    %delay 1000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0xbc34d0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0xbc3660_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0xbc3750_0, 0, 1;
    %delay 1000, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0xbc3750_0, 0, 1;
    %delay 1000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0xbc34d0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0xbc3660_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0xbc3750_0, 0, 1;
    %delay 1000, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0xbc3750_0, 0, 1;
    %delay 1000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0xbc34d0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0xbc3660_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0xbc3750_0, 0, 1;
    %delay 1000, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0xbc3750_0, 0, 1;
    %delay 1000, 0;
    %load/vec4 v0xbbfde0_0;
    %cmpi/ne 4, 0, 3;
    %jmp/0xz  T_12.4, 4;
    %vpi_call 2 145 "$display", "Test 4 failed. Is %b should be  3'b100", v0xbbfde0_0 {0 0 0};
T_12.4 ;
    %vpi_call 2 147 "$display", "Test 4 failed. Is %b should be  3'b100", v0xbbfde0_0 {0 0 0};
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0xbc3750_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0xbc3660_0, 0, 1;
    %delay 1000, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0xbc3750_0, 0, 1;
    %delay 1000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0xbc3750_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0xbc3660_0, 0, 1;
    %delay 1000, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0xbc3750_0, 0, 1;
    %delay 1000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0xbc3750_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0xbc3660_0, 0, 1;
    %delay 1000, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0xbc3750_0, 0, 1;
    %delay 1000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0xbc3750_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0xbc3660_0, 0, 1;
    %delay 1000, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0xbc3750_0, 0, 1;
    %delay 1000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0xbc3750_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0xbc3660_0, 0, 1;
    %delay 1000, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0xbc3750_0, 0, 1;
    %delay 1000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0xbc3750_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0xbc3660_0, 0, 1;
    %delay 1000, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0xbc3750_0, 0, 1;
    %delay 1000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0xbc3750_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0xbc3660_0, 0, 1;
    %delay 1000, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0xbc3750_0, 0, 1;
    %delay 1000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0xbc3750_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0xbc3660_0, 0, 1;
    %delay 1000, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0xbc3750_0, 0, 1;
    %delay 1000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0xbc3750_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0xbc3660_0, 0, 1;
    %delay 1000, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0xbc3750_0, 0, 1;
    %delay 1000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0xbc3750_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0xbc3660_0, 0, 1;
    %delay 1000, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0xbc3750_0, 0, 1;
    %delay 1000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0xbc3750_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0xbc3660_0, 0, 1;
    %delay 1000, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0xbc3750_0, 0, 1;
    %delay 1000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0xbc3750_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0xbc3660_0, 0, 1;
    %delay 1000, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0xbc3750_0, 0, 1;
    %delay 1000, 0;
    %load/vec4 v0xbbeeb0_0;
    %pad/u 8;
    %cmpi/ne 3, 0, 8;
    %jmp/0xz  T_12.6, 4;
    %vpi_call 2 190 "$display", "Test 4 failed. Is %b should be 8'b00000011", v0xbbeeb0_0 {0 0 0};
T_12.6 ;
    %vpi_call 2 193 "$display", "Test 4 failed. Is %b should be 8'b00000011 AL's Q", v0xbbdd30_0 {0 0 0};
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0xbc3750_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0xbc3660_0, 0, 1;
    %delay 1000, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0xbc3750_0, 0, 1;
    %delay 1000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0xbc3750_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0xbc3660_0, 0, 1;
    %delay 1000, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0xbc3750_0, 0, 1;
    %delay 1000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0xbc3750_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0xbc3660_0, 0, 1;
    %delay 1000, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0xbc3750_0, 0, 1;
    %delay 1000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0xbc3750_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0xbc3660_0, 0, 1;
    %delay 1000, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0xbc3750_0, 0, 1;
    %delay 1000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0xbc3750_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0xbc3660_0, 0, 1;
    %delay 1000, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0xbc3750_0, 0, 1;
    %delay 1000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0xbc3750_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0xbc3660_0, 0, 1;
    %delay 1000, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0xbc3750_0, 0, 1;
    %delay 1000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0xbc3750_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0xbc3660_0, 0, 1;
    %delay 1000, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0xbc3750_0, 0, 1;
    %delay 1000, 0;
    %load/vec4 v0xbbeeb0_0;
    %parti/s 1, 0, 2;
    %pad/u 8;
    %cmpi/ne 42, 0, 8;
    %jmp/0xz  T_12.8, 4;
    %vpi_call 2 219 "$display", "Test 5 failed. Is %b should be 8'b0101010", &PV<v0xbbeeb0_0, 0, 1> {0 0 0};
T_12.8 ;
    %vpi_call 2 221 "$display", "Test 5 failed. Is %b should be 8'b0101010", &PV<v0xbbeeb0_0, 0, 1> {0 0 0};
    %vpi_call 2 224 "$finish" {0 0 0};
    %end;
    .thread T_12;
# The file index is used to find the file name in the following table.
:file_names 9;
    "N/A";
    "<interactive>";
    "SPImemoryTest.t.v";
    "./spimemory.v";
    "./addressLatch.v";
    "./shiftregister.v";
    "./datamemory.v";
    "./fsm.v";
    "./inputconditioner.v";
