"use strict";(globalThis.webpackChunksemiconductor_docs=globalThis.webpackChunksemiconductor_docs||[]).push([[2909],{2073(e,n,t){t.d(n,{A:()=>i});var a=t(6540);const i=function({pdfLink:e,pdfSize:n,title:t,description:i}){if(!e)return null;const o=e.startsWith("http"),r=(e=>{if(!e)return null;try{const n=new URL(e,o?void 0:window.location.origin);return n.pathname.split("/").pop()}catch{return e.split("/").pop()}})(e);return a.createElement("div",{className:"pdf-download-card"},a.createElement("div",{className:"pdf-download-card__header"},a.createElement("div",{className:"pdf-download-card__icon"},"\ud83d\udce5"),a.createElement("div",{className:"pdf-download-card__title"},a.createElement("h3",null,"\u4e0b\u8f7d\u5b8c\u6574PDF"),t&&a.createElement("p",{className:"pdf-download-card__doc-title"},t))),a.createElement("div",{className:"pdf-download-card__info"},a.createElement("div",{className:"pdf-download-card__meta"},a.createElement("span",{className:"pdf-download-card__label"},"\u6587\u4ef6\u5927\u5c0f:"),a.createElement("span",{className:"pdf-download-card__value"},"string"==typeof(s=n)?s:s<1048576?`${(s/1024).toFixed(1)}KB`:`${(s/1024/1024).toFixed(1)}MB`)),i&&a.createElement("div",{className:"pdf-download-card__description"},i),o&&a.createElement("div",{className:"pdf-download-card__notice"},a.createElement("span",{className:"pdf-download-card__notice-icon"},"\u2139\ufe0f"),a.createElement("span",null,"\u6b64\u6587\u4ef6\u6258\u7ba1\u5728GitHub Releases\uff0c\u53ef\u80fd\u9700\u8981GitHub\u8d26\u53f7"))),a.createElement("div",{className:"pdf-download-card__actions"},a.createElement("a",{href:e,className:"pdf-download-card__button pdf-download-card__button--primary",download:o?void 0:r,target:o?"_blank":void 0,rel:o?"noopener noreferrer":void 0},a.createElement("span",{className:"pdf-download-card__button-icon"},"\u2b07\ufe0f"),"\u4e0b\u8f7dPDF"),o&&a.createElement("a",{href:e,className:"pdf-download-card__button pdf-download-card__button--secondary",target:"_blank",rel:"noopener noreferrer"},a.createElement("span",{className:"pdf-download-card__button-icon"},"\ud83d\udd17"),"\u5728\u65b0\u7a97\u53e3\u6253\u5f00")));var s}},5680(e,n,t){t.d(n,{xA:()=>d,yg:()=>u});var a=t(6540);function i(e,n,t){return n in e?Object.defineProperty(e,n,{value:t,enumerable:!0,configurable:!0,writable:!0}):e[n]=t,e}function o(e,n){var t=Object.keys(e);if(Object.getOwnPropertySymbols){var a=Object.getOwnPropertySymbols(e);n&&(a=a.filter(function(n){return Object.getOwnPropertyDescriptor(e,n).enumerable})),t.push.apply(t,a)}return t}function r(e){for(var n=1;n<arguments.length;n++){var t=null!=arguments[n]?arguments[n]:{};n%2?o(Object(t),!0).forEach(function(n){i(e,n,t[n])}):Object.getOwnPropertyDescriptors?Object.defineProperties(e,Object.getOwnPropertyDescriptors(t)):o(Object(t)).forEach(function(n){Object.defineProperty(e,n,Object.getOwnPropertyDescriptor(t,n))})}return e}function s(e,n){if(null==e)return{};var t,a,i=function(e,n){if(null==e)return{};var t,a,i={},o=Object.keys(e);for(a=0;a<o.length;a++)t=o[a],n.indexOf(t)>=0||(i[t]=e[t]);return i}(e,n);if(Object.getOwnPropertySymbols){var o=Object.getOwnPropertySymbols(e);for(a=0;a<o.length;a++)t=o[a],n.indexOf(t)>=0||Object.prototype.propertyIsEnumerable.call(e,t)&&(i[t]=e[t])}return i}var l=a.createContext({}),c=function(e){var n=a.useContext(l),t=n;return e&&(t="function"==typeof e?e(n):r(r({},n),e)),t},d=function(e){var n=c(e.components);return a.createElement(l.Provider,{value:n},e.children)},h={inlineCode:"code",wrapper:function(e){var n=e.children;return a.createElement(a.Fragment,{},n)}},p=a.forwardRef(function(e,n){var t=e.components,i=e.mdxType,o=e.originalType,l=e.parentName,d=s(e,["components","mdxType","originalType","parentName"]),p=c(t),u=i,m=p["".concat(l,".").concat(u)]||p[u]||h[u]||o;return t?a.createElement(m,r(r({ref:n},d),{},{components:t})):a.createElement(m,r({ref:n},d))});function u(e,n){var t=arguments,i=n&&n.mdxType;if("string"==typeof e||i){var o=t.length,r=new Array(o);r[0]=p;var s={};for(var l in n)hasOwnProperty.call(n,l)&&(s[l]=n[l]);s.originalType=e,s.mdxType="string"==typeof e?e:i,r[1]=s;for(var c=2;c<o;c++)r[c]=t[c];return a.createElement.apply(null,r)}return a.createElement.apply(null,t)}p.displayName="MDXCreateElement"},9594(e,n,t){t.r(n),t.d(n,{assets:()=>l,contentTitle:()=>r,default:()=>h,frontMatter:()=>o,metadata:()=>s,toc:()=>c});var a=t(8168),i=(t(6540),t(5680));t(2073);const o={title:"SEMI Standards - Chapter 151",description:"SEMI\u6807\u51c6\u6587\u6863",sidebar_label:"SEMI Standards - Chapter 151",sidebar_position:1510,tags:["SEMI","Standard"],custom_props:{source_type:"pdf",source_file:"semi-chapter-151.pdf",chapter:151,page_count:50}},r=void 0,s={unversionedId:"standards/semi/semi-chapter-151",id:"standards/semi/semi-chapter-151",title:"SEMI Standards - Chapter 151",description:"SEMI\u6807\u51c6\u6587\u6863",source:"@site/docs/standards/semi/semi-chapter-151.md",sourceDirName:"standards/semi",slug:"/standards/semi/semi-chapter-151",permalink:"/semiconductor-docs/docs/standards/semi/semi-chapter-151",draft:!1,editUrl:"https://github.com/your-org/semiconductor-docs/tree/main/docs/standards/semi/semi-chapter-151.md",tags:[{label:"SEMI",permalink:"/semiconductor-docs/docs/tags/semi"},{label:"Standard",permalink:"/semiconductor-docs/docs/tags/standard"}],version:"current",sidebarPosition:1510,frontMatter:{title:"SEMI Standards - Chapter 151",description:"SEMI\u6807\u51c6\u6587\u6863",sidebar_label:"SEMI Standards - Chapter 151",sidebar_position:1510,tags:["SEMI","Standard"],custom_props:{source_type:"pdf",source_file:"semi-chapter-151.pdf",chapter:151,page_count:50}}},l={},c=[],d={toc:c};function h({components:e,...n}){return(0,i.yg)("wrapper",(0,a.A)({},d,n,{components:e,mdxType:"MDXLayout"}),(0,i.yg)("p",null,'PdfDownloadCard\npdfLink="/pdfs/semi/151.pdf"\npdfSize="6.04MB"\ntitle="SEMI Standards - Chapter 151"\ndescription="SEMI\u6807\u51c6\u6587\u6863\uff0c\u517150\u9875"\n/'),(0,i.yg)("h1",{id:"\u6587\u6863\u6807\u9898"},"\u6587\u6863\u6807\u9898"),(0,i.yg)("p",null,"SEMI MF1723-1104 \xa9 SEMI 2004 7\nbe  acceptable,  choose  sampling  points  for  acceptor,\ndonor,  and  carbon  sample  wafers.    Cut  the  sample\nwafers  at  the  proper  points,  then  analyze  for  acceptor\nand  donor  content  by  SEMI  MF1389  and/or  SEMI\nMF1630, and for carbon by SEMI MF1391.  Cut wafers\nabout 2-mm thick from the ingot for these analyses and\nprepare  the  samples  in  accordance  with  the  method\nbeing    used.        Choose    the    ingot    sampling    plan\nappropriate   to   the   type   of   core   being   sampled   in\naccordance  with  the  procedure  in  Sections  12.6.2  or\n12. 6.3 as appropriate.\n12. 6.2  Parallel   Cores   \u2014   For   parallel   cores   (see\nSection 10.2.1), single crystal ingot size is about 10 mm\ndiameter  by  about  200  mm  in  length.    Select  the\nsampling points according to the individual segregation\ncoefficients  for  the  specific  impurities  so  these  are\nrepresentative   of   more   than   90%   of   the   impurity\nconcentration as follows:\n12. 6.2.1  Segregation  Effects  \u2014  During  the  growth  of\nthe  crystal,  crystallization  from  the  melt,  the  impurity\nconcentration in the solid phase is different from that of\nthe  liquid  phase  due  to  segregation.\n1,2\nThe  different\nimpurities    have    different    segregation    coefficients,\ndefined as:\nl\ns\nC\nC\nK=\n0\n(1)\nwhere:\nK\n0\n= equilibrium segregation coefficient,\nC\ns\n=  concentration  of  the  impurity  in  the  solid  phase,  in\natoms/cm\n3\n, and\nC\nl\n= concentration of the impurity in the liquid phase, in\natoms/cm\n3\n.\n12. 6.2.2  Do    not    use    the    equilibrium    segregation\ncoefficient  for  calculations  since  it  is  applicable  only\nfor  solidification  at  a  negligibly  slow  growth  rate.    For\nhigher   solidification   rates,   the   impurity   atoms   are\nrejected  by  the  advancing  melt  at  a  greater  rate  than\nthey  can  diffuse  into  the  melt.    The  impurity  atoms\naccumulate  in  the  melt  layer  near  the  growth  interface,\ndeveloping  an  impurity  concentration  gradient.    The\nconcentration  of  this  gradient  depends  on  the  growth\nrate,  fluid  flow  in  the  melt,  and  diffusion  behavior  of\nthe dopant.  An effective segregation coefficient, K\neff\n, is\ndescribed as:"),(0,i.yg)("p",null,")/exp()1(\n00\n0\nDVKK\nK\nK\neff"),(0,i.yg)("h1",{id:"\u03b4"},"\u03b4\u2212\u2212+"),(0,i.yg)("p",null,"(2)\nwhere:\nV     =   the growth rate, in cm/s,\n\u03b4\n=   the diffusion layer thickness, in cm, and\nD     =   the  diffusion  coefficient  of  the  impurity  in  the\nmelt, in cm\n2\n/s.\n12. 6.2.3  In   practice,   measure   a   doping   profile   to\ndetermine  the  concentrations  of  impurities  along  the\nlength  of  the  ingot.    The  zone  length,  shown  in  Figure\n3,  is  dependent  on  sample  diameter,  coil  design,  and\npull rate.  After initial determination of the zone length,\nre-measure  it  only  after  changes  occur  in  the  method\nand  apparatus.    The  doping  profile,  measured  for  each\nimpurity,  determines  where  the  ingot  should  be  cut  to\nprovide accurate impurity values.  Sample points should\nbe chosen to be representative of more than 90% of the\nimpurity concentration.  In Figure 3, the zone length is\nmeasured at 15 mm.  If the doping profile indicates that\nthe flat portion of the curve is at 12-zone lengths for an\nimpurity,  take  the  sample  at  12-zone  lengths  (12  \xd7  15\nmm  =  180  mm)  from  the  start  of  solidification  on  the\ningot.\nFigure 3\nZone Length Measurement and Ingot Sampling\nPoint"),(0,i.yg)("ol",{start:12},(0,i.yg)("li",{parentName:"ol"},"6.2.4  Ingot  Profiling\u2014  For  the  type  of  float  zone\nfurnace,  coil  design,  pull  rates,  and  ingot/core  sample\ndiameter  used,  the  effective  segregation  coefficient  for\nthe  impurities  can  vary.    To  calibrate  the  individual\nzoner   parameters   and   technique   used,   measure   the\nactual  segregation  coefficient  profile.    For  example,  to\ndetermine  the  carbon  profile,  cut  an  ingot  into  wafers\nalong its length, and measure the carbon content in each\nof   the   wafers.      Then   make   a   plot   of   carbon\nconcentration as a function of zone length.  The number")),(0,i.yg)("p",null,"SEMI MF1723-1104 \xa9 SEMI 2004 8\nof zone lengths required to reach the flat portion of the\naxial  concentration  profile  determines  the  length  of\ningot that must be grown to achieve an accurate carbon\nvalue.    Figure  4  shows  an  axial  doping  profile  for\ncarbon where a 20-mm diameter sample core was zoned\nto  a  10-mm  diameter  ingot  with  a  zone  length  of  15\nmm.    The  effective  segregation  coefficient  was  0.175.\nIn  this  case,  growing  the  ingot  to  a  zone  length  of  12\nensures  that  the  maximum  amount  of  carbon  has  been\nincorporated  into  the  ingot.    Sampling  the  ingot  for\ncarbon at a zone length of 12 gives reproducible carbon\nvalues  that  accurately  reflect  the  amount  of  carbon  in\nthe polysilicon sample.\n12. 6.2.5  Slice  Locations  \u2014  Once  the  concentration\ngradient  for  each  element  for   the   individual   zoner\nconditions  is  established,  establish  sampling  rules  for\neach   element.      Boron,   with   a   high   segregation\ncoefficient,  has  a  relatively  flat  profile.    A  wafer  taken\nfrom  the  ingot  at  6  zone  lengths  has  a  value  nearly\nequal  to  that  taken  at  12  zone  lengths.    If  one  value  is\nsignificantly higher than the other, a contamination has\nprobably occurred, and the analysis should be repeated.\nPhosphorus,  with  a  smaller  segregation  coefficient,  has\ndifferent  values  at  the  6-  and  12-zone  length  points.\nThe  midpoint  should  have  a  value  about  10  to  15%\nlower  than  the  end  point.    If  not,  contamination  is\nindicated and the analysis should be repeated.  Carbon,\nwith a very small segregation coefficient, varies greatly\nbetween  the  6-  and  12-zone  length  points.    If  not,\ncontamination  is  indicated  and  the  analysis  should  be\nrepeated.    Carbon  value  at  the  maximum  ingot  length\nshould be reported.\n12. 6.3  Perpendicular Cores \u2014 For perpendicular cores\n(see  Section  10.2.2),  single  crystal  ingot  size  is  about\n14-mm  diameter  with  a  length  determined  by  the  poly\nrod   diameter,   about   100   mm.      For   these   ingots,\nsampling  for  acceptor-donor  content  is  different  than\nthe   carbon   sampling,   due   to   the   small   segregation\ncoefficient  for  carbon.    Sampling  points  are  selected\naccording to the following:\n12. 6.3.1  Resistivity     Profile     \u2014     Determine     the\ndistribution   of   acceptor/donor   impurities   along   the\nlength of the ingot by plotting a resistivity profile of the\ningot  at  10-mm  intervals,  in  accordance  with  SEMI\nMF397.    Also  profile  conductivity  type,  in  accordance\nwith  SEMI  MF42,  at  10-mm  intervals.    Due  to  the\nsegregation   effects   discussed   in   Section   12.6.2.1,\ncharacteristic    purity    of    the    filament,    and    other\ninterferences   discussed   in   Section   3,   the   resistivity\nprofile  will  differ  between  laboratories.    A  typical\nresistivity/type profile is established after repeated runs\non control rods and production samples.  Significant in\nthe  resistivity  profile  indicates  point  contamination  or\nnonuniformity of the deposition layer.\n12. 6.3.2  Slice  Locations  \u2014  Establish  sampling  rules\nfor  each  element  based  on  the  resistivity/type  profile.\nThe  single  crystal  ingot  length  is  correlated  to  the\npolysilicon    rod    diameter;    take    a    slice    at    the\nrepresentative  midpoint  between  the  filament  and  the\nouter  skin  of  the  polysilicon  rod.    Analyze  this  wafer\nfor  acceptor/donor  values  in  accordance  with  SEMI\nMF1389  or  SEMI  MF1630.    For  the  cross  section  of  a\npolysilicon rod, these values represent the R/2 location.\nIf  the  resistivity/type  profile  has  significant  variation\nfrom   the   standard   profile,   other   locations   may   be\nsampled to determine the distribution of each impurity.\nRepeat the analysis for ingots with significant variation\nsuggesting point contamination."),(0,i.yg)("p",null,"Figure 4\nAxial Doping Profile for Carbon"),(0,i.yg)("ol",{start:12},(0,i.yg)("li",{parentName:"ol"},"6.3.3  Carbon  Analysis  \u2014  Since  accurate  carbon\nvalues  can  not  be  obtained  on  short  ingot  lengths,\nperform  the  analysis  on  polysilicon  sections  that  have\nbeen    annealed.\n6\nTake    a    second    perpendicular\npolysilicon  core  sample  and  anneal  it  at  approximately\n1360\xb0C  for  2  h.    Take  two  2-mm  thick  slices  for  the\ncarbon    measurement    in    accordance    with    SEMI\nMF1391.        Take    one    sample    from    the    point\nrepresentative  of  the  midpoint  of  the  growth  layer  and\nthe  other  sample  at  the  point  representative  of  the\nfilament location.  If desired, sample other locations for\nmeasurement of radial distribution.")),(0,i.yg)("p",null,"6 Hwang, L.  L., Bucci, J., McCormick, J.  R., \u201cMeasurement of Car-\nbon Concentration in Polysilicon Using FTIR,\u201d J.  Electrochem.  Soc.\n138, 576-581 (1991)."),(0,i.yg)("p",null,"SEMI MF1723-1104 \xa9 SEMI 2004 9\n13  Calculation\n13. 1  After  measurement  of  the  acceptor,  donor,  and\ncarbon  impurities  in  the  cut  wafers,  relate  these  values\nto the levels in the polysilicon by making the following\ncalculations.\n13. 2  Parallel Cores \u2014 For sampling parallel cores (see\nSection  10.2.1)  in  cases  where  the  filament  may  be\ndoped   or   have   a   different   composition   than   the\ndeposition  layer,  make  the  following  calculation  in\norder to determine values for the total rod product:\nt\nLDftff\nTRP\nA\nCAACA\nC\n.."),(0,i.yg)("h1",{id:""},")()(\u2212+\xd7"),(0,i.yg)("p",null,"(3)\nwhere:\nC\nTRP\n=     total  rod  product  concentration  of  impurity,  in\nppba  for  donor  and  acceptor,  and  in  ppma  for\ncarbon,\nA\nf\n=    area  of  filament,  in  cm\n2\n,\nC\nf\n=    concentration  of  impurity  in  the  filament,  in\nppba  for  donor  and  acceptor,  and  in  ppma  for\ncarbon,\nA\nt\n=    area of polysilicon rod, in cm\n2\n, and\nC\nD.L.\n=    concentration  of  impurity  in  deposition  layer,\nin  ppba  for  donor  and  acceptor,  and  in  ppma\nfor carbon.\n13. 2.1\nThis  calculation  assumes  that  the  deposition\nlayer  is  uniform  across  the  diameter  of  the  polysilicon\nrod.    Verify  this  assumption  by  taking  sufficient  core\nsamples to cover the entire deposition layer.\n13. 3\nPerpendicular      Cores      \u2014      For      sampling\nperpendicular  cores  (see  Section  10.2.2)  where  ingots\nhave   been   grown   as   in   Section   12.6.3,   make   the\nfollowing  calculation  in  order  to  determine  values  for\nthe total rod product.\n13. 3.1\nCorrelate  the  single  crystal  ingot  length  to  the\npolysilicon  rod  cross  section  as  shown  in  Figure  5.    A\nzone  length  is  related  to  a  cross  section  area.    Boron,\nwith a large segregation coefficient, is assumed to have\nan even distribution throughout the entire cross section.\nPhosphorus,   with   a   smaller   segregation   coefficient,\nneeds  to  be  corrected  for  segregation  factor  for  each\nzone  length  across  the  cross  section.    Determine  the\neffective  segregation  coefficient  for  phosphorus,  based\non repeated measurements of control rods for a specific\nsample diameter, coil design, and pull rate.\nNOTE 3:  At one laboratory, segregation factors, based on an\neffective  segregation  factor  of  0.5,  were  calculated  for  the\nzone lengths of Figure 5 as shown in Table 1."),(0,i.yg)("p",null,"Figure 5\nPolisilicon Rod Cross Section\nTable 1  Example of Phosphorus Segregation\nFactors\nZone Length Segregation Factor\n1                                                                                        0.697\n2                                                                                        0.816\n3                                                                                        0.888\n4                                                                                        0.932\n5                                                                                        0.959\n6                                                                                        0.975\n7                                                                                        0.985\n8                                                                                        0.991"),(0,i.yg)("ol",{start:13},(0,i.yg)("li",{parentName:"ol"},"3.2  Use    spectrophotometric    values    for    boron\nconcentration  (see  SEMI  MF1389  or  SEMI  MF1630)\ndirectly  in  the  following  formula  to  calculate  the  total\nboron  concentration  in  the  total  rod  product  with  no\ncorrection for segregation:\nAf2A1A\nAfCf2C2A1C1A\nC\nVAC\n+++\n++")),(0,i.yg)("ul",null,(0,i.yg)("li",{parentName:"ul"},"=\nK\nK\n(4)\nwhere:\nC\nVAC\n= volume averaged concentration,\nA1,\nA2,\nAf\n= corresponding area of poly rod cross section (see\nFigure 5), and\nC1,\nC2,\nCf\n= concentration of impurity at corresponding area,\ncorrected     for     segregation     factor,     where\nnecessary.")),(0,i.yg)("p",null,"SEMI MF1723-1104 \xa9 SEMI 2004 10\n13. 3.3  Obtain    values    for    arsenic    and    aluminum\nconcentrations      from      photoluminescence      (SEMI\nMF1389) or FT-IR (SEMI MF1630) measurement and,\nif   greater   than   detection   limit,   correct   them   by   a\nmeasured  segregation  coefficient.    Then  calculate  the\nconcentrations in the total rod product from Equation 4\nusing  the  corrected  concentrations  at  each  location  in\nthe rod.\n13. 3.4\nObtain the bulk phosphorus value by photolumi-\nnescence  measurement  at  the  midpoint  between  the\nfilament and the outer skin.\n13. 3.5\nCalculate  the  phosphorus  concentrations  from\neach  point  of  the  resistivity  profile  measurement  of\n12. 6.3.1 using the following equation:\nAs-AlB\n85\nP++=\n\u03c1\n(5)\nwhere:\nP"),(0,i.yg)("p",null,"=  calculated  phosphorus  concentration  at  the  desired\npoint, in ppba,"),(0,i.yg)("h1",{id:"\u03c1"},"\u03c1"),(0,i.yg)("p",null,"measured resistivity at the desired point, in \u2126\xb7cm,\nB  =  measured  boron  concentration  at  the  desired  point,\nin ppba,\nAl  =  measured  aluminum  concentration  at  the  desired\npoint, in ppba, and\nAs = measured arsenic concentration at the desired point,\nin ppba.\n13. 3.5.1\nThis  equation  assumes  that  the  conversion\nfactor for phosphorus is approximately 85 in the 100 to\n5000 \u2126\xb7cm  resistivity  range,  as  indicated  in  SEMI\nMF723.    Take  the  boron,  arsenic,  and  aluminum  from\nthe  photoluminescence  or  FT-IR  data  (see  Sections\n13. 3.2 and 13.3.3).  Use these values and resistivity data\nto  calculate  the  P  value  for  use  in  Equation  4  to  obtain\nthe volume averaged calculation of phosphorus.\n13. 3.6\nCarbon    Calculation \u2014    Calculate    carbon\nvalues,  analyzed  as  described  in  12.6.3.3,  according  to\nthe procedure described in 13.2.\n14  Precision and Bias\n14. 1  In  Section  11,  the  use  of  control  rod  samples  to\nmonitor  was  discussed.    Data  was  collected  for  156\ncontrol  rods,  as  discussed  in  Section  11  for  monitoring\ninterfering  contamination  levels  in  the  sample  prepara-\ntion, etch procedure, and zoner furnace.  The rods were\nzoned  in  three  different  growth  furnaces,  over  a  1-year\nperiod.      All   samples   were   etched   by   the   same\nprocedure,  using  freshly  prepared  acid  for  each  etch\nbath.    Boron  and  phosphorus  values  were  measured  by\nphotoluminescence  spectroscopy.    Carbon  values  were\nmeasured by cryogenic FTIR spectroscopy.  Boron was\nmeasured  at  6  zone  lengths  of  the  ingot,  phosphorus  at\n12 zone lengths, and carbon at 12 zone lengths.  Results\nare  shown  in  Table  2.    Precision  for  the  boron  and\nphosphorus  measurement,  as  two  sigma,  is  stated  in\nSEMI MF1389 as 0.002 ppba.  Precision for the carbon\nmeasurement for SEMI MF1391 is stated as 0.02 ppma.\nTable 2  Control Rod Analysis Using Three Zoners\nZoner 1 Zoner 2 Zoner 3"),(0,i.yg)("p",null,"Avg.\nStd.\nDev.\nAvg.\nStd.\nDev.\nAvg.\nStd.\nDev.\nPhos-\nphorus\n(ppba)\n0. 011     0.007     0.010          0.010     0.010     0.004\nBoron\n(ppba)\n0. 008     0.006     0.006          0.006     0.009     0.006\nCarbon\n(ppma)\n0. 06       0.03       0.05              0.05       0.06       0.03"),(0,i.yg)("ol",{start:14},(0,i.yg)("li",{parentName:"ol"},"2  To     compare     sample     preparation,     etching\ntechniques,  and  zoning  techniques  between  different\nlaboratories, polysilicon rod sections were cut from one\nlarge  polysilicon  rod  and  the  sections  sent  to  three\ndifferent   laboratories.      Following   the   procedures\noutlined   in   this   practice,   each   laboratory   prepared,\netched,  and  zoned  its  own  samples,  using  different\ndiameters.  Each laboratory zoned the ingots in one pass\nin    argon,    and    then    prepared    the    samples    for\nphotoluminescence analysis.  Data is shown in Table 3.\nTable 3  Comparison of Zoned Ingots")),(0,i.yg)("p",null,"Boron (ppba) Phosphorus (ppba)\nLaboratory A 0.008 0.008\nLaboratory B 0.007 0.010\nLaboratory C 0.012 0.013"),(0,i.yg)("p",null,"15  Keywords\n15. 1  contaminants;  float-zone  crystal  growth;  impuri-\nties;   polycrystalline   silicon;   polysilicon   evaluation;\nsegregation coefficient; single crystal silicon\nNOTICE: SEMI      makes      no      warranties      or\nrepresentations  as  to  the  suitability  of  the  standards  set\nforth   herein   for   any   particular   application.      The\ndetermination of the suitability of the standard is solely\nthe  responsibility  of  the  user.    Users  are  cautioned  to\nrefer   to   manufacturer's   instructions,   product   labels,\nproduct   data   sheets,   and   other   relevant   literature,\nrespecting   any   materials   or   equipment   mentioned\nherein.    These  standards  are  subject  to  change  without\nnotice."),(0,i.yg)("p",null,"SEMI MF1723-1104 \xa9 SEMI 2004 11\nBy    publication    of    this    standard,    Semiconductor\nEquipment and Materials International (SEMI) takes no\nposition  respecting  the  validity  of  any  patent  rights  or\ncopyrights   asserted   in   connection   with   any   items\nmentioned  in  this  standard.    Users  of  this  standard  are\nexpressly advised that determination of any such patent\nrights  or  copyrights,  and  the  risk  of  infringement  of\nsuch rights are entirely their own responsibility."),(0,i.yg)("p",null,"Copyright   by   SEMI\xae   (Semiconductor   Equipment   and   Materials\nInternational), 3081 Zanker Road, San Jose, CA 95134. Reproduction of\nthe  contents  in  whole  or  in  part  is  forbidden  without  express  written\nconsent of SEMI."),(0,i.yg)("p",null,"SEMI MF1724-1104 \xa9 SEMI 2004 1\nSEMI MF1724-1104\nTEST METHOD FOR MEASURING SURFACE METAL\nCONTAMINATION OF POLYCRYSTALLINE SILICON BY ACID\nEXTRACTION-ATOMIC ABSORPTION SPECTROSCOPY\nThis guide was technically approved by the Global Silicon Wafer Committee and is the direct responsibility\nof  the  North  American  Silicon  Wafer  Committee.    Current  edition  approved  for  publication  by  the  North\nAmerican  Regional  Standards  Committee  on  August  16,  2004.    Initially  available  at  ",(0,i.yg)("a",{parentName:"p",href:"http://www.semi.org"},"www.semi.org")),(0,i.yg)("p",null,"September  2004;  to  be  published  November  2004.    Original  edition  published  by  ASTM  International  as\nASTM F 1724-96.  Last previous edition SEMI MF1724-01."),(0,i.yg)("p",null,"1  Purpose"),(0,i.yg)("ol",null,(0,i.yg)("li",{parentName:"ol"},"1  Surface  metal  contamination  is  a  parameter  that  is\nfrequently included in polysilicon specifications such as\nJEITA EM-3601 and SEMI M16."),(0,i.yg)("li",{parentName:"ol"},"2  This   test   method   can   measure   the   elemental,\nparticularly metal, surface contamination on polysilicon\nchunks.  Values are related to sample weight rather than\narea due to the irregular size and form of the sample."),(0,i.yg)("li",{parentName:"ol"},"3  This  surface  measurement  of  metal  contamination\nis used for monitoring polysilicon production processes,\ndevelopment    of    new    processes,    and    materials\nacceptance purposes."),(0,i.yg)("li",{parentName:"ol"},"4  This test method is used as a standard for defining\ndetection limits, and quantifying variations and method\ninterferences to allow interlaboratory correlations.\n2  Scope"),(0,i.yg)("li",{parentName:"ol"},"1  This     test     method     covers     the     quantitative\ndetermination  of  surface  trace  metal  contamination  on\nthe  surface  of  polycrystalline  silicon  chunks  using  an\nacid to extract the metals from the surface.  The metals\ncontent  of  the  acid  is  then  diluted  and  analyzed  by\ngraphite furnace atomic-absorption spectroscopy.  With\nsuitable modifications that are not included herein, this\nmethod  can  be  extended  to  analysis  of  granular  and\nchip polysilicon."),(0,i.yg)("li",{parentName:"ol"},"2  This  test  method  can  be  used  for  various  rod,\nchunk,  granule  and  chip  sizes,  for  polycrystalline  or\nsingle   crystal   silicon,   to   determine   surface   metal\ncontaminants.    Since  the  area  of  irregularly-shaped\nchunks,   chips,   or   granules   is   difficult   to   measure\naccurately, values are based on sample weight.  Using a\nsample weight of 50 to 300 g allows detection limits at\nthe 0.01 ppbw (parts per billion weight) level."),(0,i.yg)("li",{parentName:"ol"},"3  The    strength,    composition,    temperature,    and\nexposure   time   of   the   acid   determine   the   depth   of\nsurface  etching  and  the  efficiency  of  the  extraction  of\nthe contaminants from the surface.  Less than 1% of the\nsample weight is removed in this test method."),(0,i.yg)("li",{parentName:"ol"},"4  This test method is useful for determining the alkali\nelements,   alkali   earth,   and   first   series   transition\nelements,  such  as  sodium,  potassium,  calcium,  iron,\nchromium,   nickel,   copper,   zinc,   as   well   as   other\nelements  such  as  aluminum.    The  recovery  of  these\nelements from the silicon surface is measured as greater\nthan  95%,  using  control  standards  intentionally  added\nto the polysilicon surface."),(0,i.yg)("li",{parentName:"ol"},"5  This test method suggests a particular sample size,\nacid  composition,  etch  cycle,  testing  environment,  and\ninstrument  protocol.    Variations  in  these  parameters\nmay be used, but may affect the recovery efficiency or\nretention  of  metals  during  processing.    In  practice,  this\ntest method is used for sample weights of 25 to 5000 g.\nFor   referee   purposes,   this   test   method   specifies   a\nsample  weight  of  300  g.    This  test  method  includes\nguidelines  to  alert  the  analyst  to  the  interferences  and\nresultant  variations  in  this  test  method,  and  includes\nstandard  methods  for  quantifying  and  reporting  these\nvariations."),(0,i.yg)("li",{parentName:"ol"},"6  This   test   method   specifies  the  use  of  graphite\nfurnace   atomic-absorption   spectroscopy   to   analyze\ntrace  metals  content  of  the  acid  extract.    Other  instru-\nments  of  equivalent  sensitivity,  such  as  inductively-\ncoupled plasma/mass spectrometry, may be used."),(0,i.yg)("li",{parentName:"ol"},"7  The  detection  limit  and  method  variation  depend\non  the  efficiency  of  the  acid  extraction  procedure,\nsample  size,  the  method  interferences,  the  absorption\nspectrum   of   each   element,   and   the   instrumental\nsensitivity, background, and blank value."),(0,i.yg)("li",{parentName:"ol"},"8  This  test  method  uses  hot  acid  to  etch  away  the\nsurface   of   the   silicon.      The   etchant   is   potentially\nharmful  and  must  be  handled  in  an  acid  exhaust  fume\nhood,  with  utmost  care  at  all  times.    Hydrofluoric  acid\nsolutions  are  particularly  hazardous  and  should  not  be\nused  by  anyone  who  is  not  familiar  with  the  specific\npreventive  measures  and  first  aid  treatments  given  in\nthe appropriate Material Safety Data Sheet.")),(0,i.yg)("p",null,"SEMI MF1724-1104 \xa9 SEMI 2004 2\nNOTICE:  This  standard  does  not  purport  to  address\nsafety  issues,  if  any,  associated  with  its  use.    It  is  the\nresponsibility  of  the  user  of  this  standard  to  establish\nappropriate  safety  and  health  guides  and  determine  the\napplicability  of  regulatory  or  other  limitations  prior  to\nuse.\n3  Limitations\n3. 1  The   common   interferences   of   absorption   spec-\ntroscopy  are  present  in  this  test  method,  including\noverlap  of  absorption  peaks,  nonlinearity  of  absorption\npeaks,  matrix  effects,  background  noise,  interelement\ninterferences, cross contamination, and instrument drift.\n3. 2  Interferences  from  contamination  due  to  reagent\npurity, cleanliness of apparatus, cleanliness of the room,\nand  handling  techniques  during  sampling  and  proces-\nsing are critical concerns.  This test method describes a\nseries  of  blanks  and  controls  to  monitor  and  quantify\nthese interferences.\n3. 3  The  recovery  efficiency  of  the  acid  mixture  and\nextraction   process   must   be   measured   in   order   to\nmonitor   any   interference   from   this   source.      Metal\ncontaminants   chemically   bound   to   the   surface   by\nvarious treatments or in the bulk of the polysilicon may\nnot  be  recovered  by  this  acid  mixture.    Recovery  effi-\nciency can be confirmed by neutron activation analyses,\nor by another test method.\n3. 4  This    test    method    requires    a    sample    size\nrepresentative   of   the   lot   sample.      Since   surface\ncontamination  is  not  distributed  evenly  upon  a  surface,\nsample   size   and   volume   must   be   chosen   to   be\nrepresentative of the lot.  If the sample size is too small,\nthe   sample   may   not   be   representative   of   the   lot,\nresulting in excessive variation in duplicate samples.\n4  Referenced Standards\n4. 1  SEMI Standards\nSEMI   C28   \u2014   Specifications   and   Guidelines   for\nHydrofluoric Acid\nSEMI   C30   \u2014   Specifications   and   Guidelines   for\nHydrogen Peroxide\nSEMI  C35  \u2014  Specifications  and  Guideline  for  Nitric\nAcid\nSEMI M16 \u2014 Specification for Polycrystalline Silicon\n4. 2  ASTM Standards\nD  5127  \u2014  Guide  for  Ultra  Pure  Water  Used  in  the\nElectronics and Semiconductor Industry\n1"),(0,i.yg)("p",null,"E   122   \u2014   Practice   for   Choice   of   Sample   Size   to\nEstimate a Measure of Quality of a Lot or Process\n2"),(0,i.yg)("ol",{start:4},(0,i.yg)("li",{parentName:"ol"},(0,i.yg)("p",{parentName:"li"},"3  Federal Standard\n209E  \u2014  Airborne  Particulate  Cleanliness  Classes  in\nCleanrooms and Clean Zones\n3")),(0,i.yg)("li",{parentName:"ol"},(0,i.yg)("p",{parentName:"li"},"4  ISO Standard\nISO  14644\u20131  Cleanrooms  and  associated  controlled\nenvironments   \u2014   Part   1:   Classification   of   airborne\nparticulates\n4")),(0,i.yg)("li",{parentName:"ol"},(0,i.yg)("p",{parentName:"li"},"5  JEITA Standard\nJEITA  EM-3601  \u2014  Standard  specification  for  high\npurity polycrystalline silicon\n5"))),(0,i.yg)("p",null,"NOTICE:  Unless  otherwise  indicated,  all  documents\ncited shall be the latest published versions.\n5  Terminology\n5. 1  Acronyms\n5. 1.1  GFAAS \u2014  graphite  furnace  atomic  absorption\nspectrophotometer.\n5. 1.2  PTFE \u2014 polytetrafluoroethylene.\n5. 2  Definitions\n5. 2.1  acid  blank  \u2014  a  sample  of  acid  used  to  establish\nthe background spectrum and trace metal contamination\nof the extraction acid used in the procedure.\n5. 2.2  carrousel  protocol  \u2014  the  order  and  function  of\nsamples, standards, and blanks loaded into the sampling\ntray of the atomic absorption spectrograph (AAS)."),(0,i.yg)("p",null,"1 Annual  Book  of  ASTM  Standards,  Vol  11.01,  ASTM  International,\n100 Barr Harbor Drive, West Conshohocken, PA  19428.  Telephone:\n610-832-9500, Fax: 610-832-9555, Website: ",(0,i.yg)("a",{parentName:"p",href:"http://www.astm.org"},"www.astm.org")),(0,i.yg)("p",null,"2 Annual Book of ASTM Standards, Vol 14.02.\n3 Standardization Documents Order Desk, Bldg.  4 Section D, 700\nRobbins Ave., Philadelphia, PA 19111-5094, Attn: NPODS.  (This\nstandard has been superseded by ISO 14644-1 and may no longer be\navailable.)\n4 International Organization for Standardization, ISO Central\nSecretariat, 1, rue de Varemb\xe9, Case postale 56, CH-1211 Geneva 20,\nSwitzerland.  Telephone: 41.22.749.01.11; Fax: 41.22.733.34.30\nWebsite: ",(0,i.yg)("a",{parentName:"p",href:"http://www.iso.ch"},"www.iso.ch"),"\n; also available in the US from American\nNational Standards Institute, New York Office: 11 West 42nd Street,\nNew York, NY 10036, USA.  Telephone: 212.642.4900; Fax:\n212. 398.0023 Website: ",(0,i.yg)("a",{parentName:"p",href:"http://www.ansi.org"},"www.ansi.org"),"\n, and in other countries from\nISO member organizations.\n5  Japan  Electronics  and  Information  Technology  Industries  Asso-\nciation,  3\nrd\nfloor,  Mitsui  Sumitomo  Kaijo  Bldg.    Annex,  11,  Kanda-\nSurugadai  3-chome,  Chiyoda-ku,  Tokyo  101-0062,  Japan,  Web  site:\n",(0,i.yg)("a",{parentName:"p",href:"http://www.jeita.or.jp"},"www.jeita.or.jp")),(0,i.yg)("p",null,"SEMI MF1724-1104 \xa9 SEMI 2004 3\n5. 2.3  digested   blank   \u2014   samples   of   acid,   with   no\nanalytes added, taken through the digestion process and\nanalyzed to provide a monitor of the analytical process\nthat  includes  acid  purity,  digestion  bottles  cleanliness,\ncross contamination, and environment purity.\n5. 2.4  digested control standard \u2014 samples prepared to\nknown   concentrations   of   the   analytes   to   provide\ncalibration  checks  on  the  instrument  and  the  digestion\nprocedure.\n5. 2.5  digestion \u2014 holding the polysilicon chunks in the\nacid  mixture  at  temperature  until  the  surface  metal\ncontaminants are dissolved into solution.\n5. 2.6  polytetrafluoroethylene \u2014     an     HF-resistant\nmaterial for sample bottles, lids, and tongs.\n5. 2.7  standard samples \u2014  samples  prepared  to  known\nconcentrations  of  the  analytes,  typically  5  ppbw,  10\nppbw,  and  20  ppbw  to  provide  a  calibration  standard\nand set absorption values for the GFAAS instrument.\n6  Summary of Test Method\n6. 1  A  standard  weight  and  volume  of  chunk  sample  is\nchosen  in  order  to  provide  a  consistent  basis  for  the\nanalysis   and   provide   a   basis   for   interlaboratory\ncorrelation of analytical values.  For referee purposes, a\ntotal sample weight of 300 g, taken as six chunks, each\napproximately  3  by  3  by  3  cm,  at  50  g  each,  is\nrecommended.    A  minimum  of  three  of  the  six  pieces\nshould have an outside surface.  The outside surface, or\nskin  of  the  polysilicon  rod,  is  thought  to  be  the  most\nsusceptible  to  contamination  during  the  rod  removal\nand  chunk  processing  steps.    Choosing  a  minimum  of\nhalf of the chunk samples to have an outside surface is\nassumed to be representative of the lot characteristics.\n6. 2  Making  sure  to  avoid  cross  contamination,  the\nchunks  are  loaded  into  clean  PTFE  bottles,  covered\nwith  acid  etchant,  heated  in  a  fume  hood  and  the\nsurface of the chunks etched.  The chunks are removed\nfrom the etchant, and the etchant heated to dryness on a\nhotplate.\n6. 3  The  dried  etchant  residue  is  dissolved  by  adding  2\nmL of 5% HNO\n3\nand 8 mL of H\n2\nO to make a total of 10\nmL.  This extract is then analyzed by GFAAS for trace\nmetals.\n6. 4  The    sample    carrousel    tray    of    the    GFAAS\ninstrument is loaded with a series of blanks, calibration\nstandards,  and  monitor  standards,  along  with  the  acid\nextract  samples.    The  temperature  program  for  the\ngraphite  furnace  is  optimized  for  maximum  sensitivity\nand  the  absorption  spectral  lines  chosen  for  maximum\nsensitivity    and    minimum    interferences    for    each\nelement.\n6. 5  Data  from  the  GFAAS  instrument  is  collected  and\nthe  value  for  each  analyte  in  the  lot  sample  calculated.\nFor  each  analyte,  the  digested  blanks  are  averaged  to\nprovide   a   zero   reference.      This   average   value   is\nsubtracted from the lot sample value, and the remaining\nvalue  multiplied  by  the  dilution  factor  to  obtain  the\nreported  result.    The  dilution  factor  is  the  final  volume\nof  the  acid  extract,  10  mL,  divided  by  the  starting\nweight of the polysilicon sample.\n6. 6  This   acid   mixture   has   a   measured   recovery\nefficiency of 95% or greater for iron, chromium, nickel,\nsodium,    zinc,    aluminum,    copper,    calcium,    and\npotassium, in the chemically-bound form usually found\non  the  polysilicon  surface,  after  one  etch  cycle.    By\nmeasuring  the  analytes  after  a  second  etch  cycle,  the\nrecovery  efficiency  of  the  first  cycle  is  determined.\nRecovery efficiencies above 90% are required to verify\nthe  accuracy  of  the  analysis.    Recovery  efficiency  was\nconfirmed  by  neutron  activation  analyses.\n6\nTo  ensure\nthat  no  analytes  are  lost  through  chemical  reaction  or\nevaporation  processes,  digested  control  standards  are\nprepared and monitored for each analyses.\n6. 7  Contamination    from    the    room    environment,\napparatus,  reagents,  sampling  techniques,  and  handling\ntechniques  is  monitored  statistically  by  the  absorption\nvalues  for  the  digested  blanks  and  digested  control\nstandards.\n6. 8  The  detection  limit  depends  on  the  dilution  factor,\ninstrument  sensitivity,  spectral  response  of  the  analyte,\nacid   recovery   efficiency,   blank   value,   and   method\ninterferences.    Instrument  and  method  variations  are\ngiven in Section 14.\n7  Apparatus\n7. 1  GFAAS  Instrument  \u2014  Graphite  furnace  atomic\nabsorption    spectrometer,    with    sufficient    resolving\npower  to  perform  elemental  analysis  at  the  sub-ppb\nlevel.  A sample tray with selective sampling capability\nis  integral  to  the  instrument.    A  computerized  data\nsystem calculates peak absorbance values, provides the\ninstrument calibration curve, and reports sample values.\n7. 2  Air Environment \u2014 The area for sample collection,\nacid extraction, and GFAAS analysis must be enclosed\nin a clean room with a minimum standard of Class 6 as\ndefined in ISO 14644\u20131.\nNOTE 1:  This  class  is  about  the  same  as  Class  1000  as\ndefined in Federal Standard 209E."),(0,i.yg)("p",null,"6  Maurits, J.  E.  A., Dawson, H.  J., and Barker, T.  H., \u201cThe\nAnalysis of Surface Metals in Polycrystalline Silicon,\u201d Abstract No.\n401, Extended Abstracts, Vol 94-2, Fall Meeting of the\nElectrochemical Society, October 9\u201314, 1994, Miami Beach, FL."),(0,i.yg)("p",null,"SEMI MF1724-1104 \xa9 SEMI 2004 4\n7. 3  Cleanroom Clothing \u2014 Analysts must be attired in\nfull clean room clothing, including hoods, masks, boots,\nand gloves.  Cleanroom practices must be observed.\n7. 4  Acid Exhaust Fume Hood \u2014 An acid exhaust fume\nhood,  equipped  to  provide  a  clean  air  (ISO  Class  6\nminimum, Note 1) environment, and with hot plates for\nthe acid extraction and extract concentration steps.\n7. 5  Sample  Bottles  and  Tongs  \u2014  Sample  bottles,  size\n500-mL,   lids,   and   tongs   are   made   of   polytetra-\nfluoroethylene (PTFE) or similar polymer material that\nwill  not  be  attacked  by  hydrofluoric  acid  and  can  be\ncleaned to avoid contamination interferences.\n7. 6  Analytical Balance \u2014 Balance capable of weighing\n300 g to an accuracy of 0.01 g.\n8  Reagents\n8. 1  Purity  of  Water  \u2014  Reference  to  water  shall  be\nunderstood   to   mean   Type   E-1   or   better   water   as\ndescribed in ASTM Guide D 5127.\n8. 2  Nitric  Acid  (HNO\n3\n)  \u2014  65%,  in  accordance  with\nGrade 2 of SEMI C35.\n8. 3  Hydrofluoric  Acid  (HF)  \u2014  48%,  in  accordance\nwith Grade 2 of SEMI C28.\n8. 4  Hydrogen  Peroxide  (H\n2\nO\n2\n)  \u2014  30%,  in  accordance\nwith Grade 2 of SEMI C30.\n8. 5  Acid       Cleaning       Mixture       \u2014       (1:1:1:25)\nHNO\n3\n:HF:H\n2\nO\n2\n:H\n2\nO.\n8. 6  Acid        Etching        Mixture        \u2014        (1:1:1:50)\nHNO\n3\n:HF:H\n2\nO\n2\n:H\n2\nO.\n9  Sampling\n9. 1  This   test   method   is   intended   for   sampling   of\npolysilicon  lots.    Typically,  one  5-kg  bag  from  a  lot  is\nselected  for  sampling.    The  sample  is  taken  from  this\nbag,   and   the   surface   metals   values   analyzed   are\nassumed    representative    of    the    lot.        Statistical\ntechniques, such as process capability ratios, are used to\ndetermine   actual   sampling   plans   for   manufacturing\nprocesses.    A  choice  of  sampling  plans  is  found  in\nASTM   Practice   E   122.      For   referee   purposes,   a\nsampling  plan  shall  be  agreed  upon  before  conducting\nthe test.  Contamination during the sampling procedure\nis a critical concern and must be avoided.\n10  Calibration\n10. 1  Prepare calibration and control standards for each\nanalyte,    according    to    instrument    manufacturer's\ninstructions,    from    commercially-available    atomic-\nabsorption   elemental   calibration   standards,   at   1000\nppm, traceable to NIST Reference Standards.\n10. 2  Prepare   a   series   of   calibration   and   control\nstandards  for  each  analyte  to  determine  the  instrument\ncalibration  curve,  monitor  recovery  efficiency  of  the\nacid  etchant,  and  monitor  reagent  purity  and  purity  of\nthe environment.  Purpose of the calibration and control\nstandards is shown in Table 1.\n10. 2.1  Determine  a  calibration  curve  for  each  element\nwith   a   blank   and   a   minimum   of   three   elemental\nstandards.  Dilute the 1000-ppm elemental standards to\n1-ppm standards (0.1 mL/100 mL in acid etch mixture).\nPrepare  calibration  standards  of  5  ppb,  10  ppb,  and  20\nppb  by  diluting  0.5  mL,  1  mL  and  2  mL  of  the  1-ppm\nstandard  to  100  mL  with  18-mL  acid  etch  mixture  and\ndeionized (DI) water.  Prepare the standards to provide\na  range  close  to  the  suspected  concentration  of  the\nanalyte.    Determine  the  four-point  calibration  curve\naccording    to    the    instructions    of    the    instrument\nmanufacturer.    Monitor  any  changes  in  the  calibration\ncurve by checking the linearity against previous runs.\nNOTE 2:  These standards were chosen to provide calibration\nfor various samples over a range corresponding to 0.1 to 100\nppbw in the polysilicon sample.  The use of a 1-ppb standard\nwill provide a lower method variation for analytes in the sub-\nppb range.\n10. 2.2  Collect  the  absorption  values  for  the  5  ppb,  10\nppb, and 20 ppb calibration standards in a database, and\nestablish   statistical   rules   to   determine   any   drift   or\nexcessive  variation  in  the  instrument  readings.    Repeat\nthe  analysis  if  these  values  exceed  the  statistical  limit.\nMake corrections in the procedure or instrument if these\nvalues continue out of statistical control.\n10. 2.3  Prepare  two  control  standards,  at  10  ppb,  by\nadding  10  mL  of  the  10-ppb  calibration  standards  to\nsamples  of  clean  polysilicon  chunks.    Digest  these\nstandards along with the lot samples.\nNOTE 3:  These  standards  have  a  similar  matrix  to  the  lot\nsamples.      The   analysis   of   these   standards   provides   a\nquantification  of  the  variation  in  metals  retention  efficiency,\ninstrument matrix effects, and variations due to cleanliness of\napparatus  and  contamination  during  handling  and  sample\nprocessing.\n10. 2.4  Collect  the  absorption  values  for  the  10-ppb\ndigested  control  standards  in  a  database,  and  establish\nstatistical  rules  to  determine  if  metals  retention  and\nvariations  due  to  method  interferences  are  in  statistical\ncontrol.    Repeat  the  analysis  if  these  values  exceed  the\nstatistical  limits.    Make  corrections  in  the  procedure  or\nimprovements in cleanliness of the apparatus and room\nif these values continue out of statistical control."),(0,i.yg)("p",null,"SEMI MF1724-1104 \xa9 SEMI 2004 5\nTable 1  Sample Cup Loading Protocol with Function of Calibration and Control Standards\nSample Cup Function\nAcid Blank\n5-ppb calibration standard\n10-ppb calibration standard\n20-ppb calibration standard\nTo provide a 4-point calibration curve in the range of the analyte and set the 5-ppb\ninstrument absorption value.\nTwo 10-ppb digested control standards    To monitor the dissolved metals retention of the method and quantify variations in the\nmethod.\nTwo digested blanks, acid etch mixture  To monitor reagent purity and purity of the environment and to provide a zero reference\nfor the lot sample.\nLot samples To determine concentrations of the analytes."),(0,i.yg)("ol",{start:10},(0,i.yg)("li",{parentName:"ol"},"2.5  Prepare  two  acid  blanks  and  digest  along  with\nthe  lot  samples.    Measure  these  blanks  to  provide  a\nquantification   of   variations   in   reagent   purity   and\ncontamination  that  occurs  from  the  room  environment\nduring processing.  Enter the values for the blanks into\na  database  and  establish  statistical  rules  to  determine\nany excessive variation in the current value.  Repeat the\nanalysis if the current value is out of statistical control."),(0,i.yg)("li",{parentName:"ol"},"3  For  purposes  of  interlaboratory  correlation  and\ncomparison  of  techniques,  definitions  of  instrument\nvariation  and  this  test  method  variation  and  detection\nlimit are as follows:"),(0,i.yg)("li",{parentName:"ol"},"3.1  Measure the instrument variation by analyzing a\n2-ppb  standard  for  15  runs,  calculating  the  standard\ndeviation of the 15 values, then calculating the 3-sigma\nvalue for each element.  Multiply the 3-sigma value by\nthe dilution factor to define the instrument variation.\nNOTE 4:  Concentration  of  standards  are  chosen  based  on\ninstrument  manufacturer  recommendations  for  signal/noise\nratio and sensitivity values."),(0,i.yg)("li",{parentName:"ol"},"3.2  Measure  the  method  variation  by  analyzing  a\nminimum  of  30  values  for  the  10-ppb  digested  control\nstandards.  Calculate the standard deviation for these 30\nvalues  and  multiply  the  3-sigma  value  by  the  dilution\nfactor for each element to define the method variability\nof this test method.\nNOTE 5:  Method  variation  can  be  reduced  by  using  lower\nconcentration control standards and by making improvements\nin  the  procedure,  room  cleanliness,  and  acid  purity.    These\nimprovements  are  monitored  by  continually  tracking  the  3-\nsigma values for the digested control standards."),(0,i.yg)("li",{parentName:"ol"},"3.3  Measure   the   detection   limit   by   analyzing   a\nminimum  of  30  values  for  the  digested  acid  blanks.\nCalculate the standard deviation for these 30 values and\nmultiply  the  3-sigma  value  by  the  dilution  factor  for\neach  element  to  define  the  detection  limit  of  this  test\nmethod.\n11  Procedure"),(0,i.yg)("li",{parentName:"ol"},"1  Clean  bottles,  lids  and  tongs  between  analyses.\nConduct  additional  cleaning  and  analyses  of  blanks\nwhen  using  new  bottles,  when  blank  values  indicate\ncontamination,  and  when  performing  referee  analyses.\nPrepare clean bottles and lids as follows:"),(0,i.yg)("li",{parentName:"ol"},"1.1  Rinse three times with DI water."),(0,i.yg)("li",{parentName:"ol"},"1.2  Fill the bottles with 500 mL of the acid cleaning\nmixture and heat on the hot plate, lids fit loosely, for 6\nh  at  100\xb0C;  refill  the  bottles  with  the  acid  cleaning\nmixture  and  heat  on  the  hot  plate,  no  lids,  for  6  h  at\n100\xb0C."),(0,i.yg)("li",{parentName:"ol"},"1.3  Rinse bottles and lids three times with DI water;"),(0,i.yg)("li",{parentName:"ol"},"1.4  Fill  bottles  with  250-mL  acid  etch  mixture,  no\nlids, and heat at 130 to 150\xb0C until dryness, about 10 h."),(0,i.yg)("li",{parentName:"ol"},"1.5  Dissolve residue with 2 mL of 5% HNO\n3\nand 8\nmL DI water; analyze using the GFAAS instrument."),(0,i.yg)("li",{parentName:"ol"},"1.6  Repeat  entire  procedure  if  the  GFAAS  analysis\nshows contaminants are present in the sample bottles."),(0,i.yg)("li",{parentName:"ol"},"1.7  Triple rinse bottles and lids."),(0,i.yg)("li",{parentName:"ol"},"1.8  Fill  bottles  with  acid  cleaning  mixture  and  heat\nfor 6 h at 100\xb0C.\nNOTE 6:  Other  cleaning  procedures  may  be  used,  but  must\nbe monitored to prove effectiveness."),(0,i.yg)("li",{parentName:"ol"},"2  Choose  one  5-kg  bag  of  polysilicon  from  a  lot  to\nbe  sampled.    Deliver  the  bag  to  the  clean  room  for\nsampling.    Choose  six  chunks  from  the  bag  as  the  lot\nsample.    At  least  three  of  the  six  chunks  must  have  an\noutside   surface.      Each   chunk   shall   be   about   50-g\nweight,  with  an  approximate  size  of  3  by  3  by  3  cm,\ntotal  weight  about  300  g.    If  the  sample  must  be  taken\nin  a  location  other  than  the  analytical  laboratory,  seal\nthe  sample  in  double  bags  and  send  to  the  laboratory.\nTo minimize contamination from the room environment\nand     the     analyst,     all     sample     collection     and")),(0,i.yg)("p",null,"SEMI MF1724-1104 \xa9 SEMI 2004 6\nanalysis  steps  are  carried  out  in  a  clean  room  and\nlaminar  flow  hood,  with  analysts  in  full  clean  room\nattire.      A   minimum   of   a   Class   6   clean   room,   as\nestablished  in  ISO  14644\u20131  (Note  1),  is  required  to\nminimize interferences from environmental sources.  In\nthe   laboratory,   open   the   double   bag   according   to\nstandard clean room practice and transfer the chunks to\na  clean,  numbered  PTFE  bottle  and  weigh  to  two\ndecimal  places.    Add  about  250  mL  of  acid  etching\nmixture to each bottle to cover the chunks and seal with\nPTFE lids.\n11. 3  Place  the  sealed  bottles  onto  the  hot  plate  in  the\nfume  hood  and  heat  for  about  60  min  at  about  70\xb0C.\nRemove  from  heat  and  cool,  then  remove  each  chunk\nwith PTFE tongs, rinsing the surface with DI water into\nthe  bottle.    Return  the  etchant  in  the  open  bottle  to  the\nhot plate and heat to dryness at 110 to 150\xb0C.\nNOTE 7:  A  microwave  oven  may  be  used  in  place  of  a  hot\nplate to reduce the digestion time required to take to dryness.\n11. 4  Remove  the  bottle  from  the  hot  plate,  replace  the\nlid  and  leave  to  cool.    Add  2  mL  of  5%  HNO\n3\nto  the\ndried  etchant  residue  and  let  stand  for  about  20  min  to\ndissolve  all  salts.    Add  8  mL  of  DI  water,  replace  lid,\nand swirl to mix.  No solids should be observed in this\nsolution.\n11. 5  Prepare  5-ppb,  10-ppb,  and  20-ppb  calibration\nstandards, control standards, and blanks (see 10.2).\n11. 6  Load  samples  and  standards  into  the  GFAAS\ninstrument   sample   carrousel   tray.      Each   run   shall\ninclude the following:\n\u2022 Acid blank,\n\u2022 5-ppb calibration standard,\n\u2022 10-ppb calibration standard,\n\u2022 20-ppb calibration standard,\n\u2022 First 10-ppb digested control standard,\n\u2022 Second 10-ppb digested control standard,\n\u2022 First digested blank,\n\u2022 Second digested blank, and\n\u2022 Lot samples.\n11. 7  Choose  the  analysis  pattern  so  that  standards  and\nblanks  are  run  before  and  after  samples  in  order  to\ndetect any shift in calibration during the analysis.\n11. 8  Analytical Conditions\n11. 8.1  Choose  and  record  the  furnace  and  instrument\nparameters,  according  to  the  instrument  manufacturer's\ninstructions,   for   the   sample   measurement.      This\nincludes the following:\n\u2022 Furnace time/temperature profile,\n\u2022 Slit width,\n\u2022 Sample injection size, and\n\u2022 Wavelength.\n12  Calculation\n12. 1  Calculate the results as follows:\nDFBIM\xd7\u2212=)(                            (1)\nwhere:\nM =   concentration of analyte, ppbw,\nI =   instrument reading of analyte, ppbw,\nB       =   instrument   reading   of   average   of   two   blanks,\nppbw, and\nD\nF=   dilution   factor,   final   volume   of   acid   extract\ndivided  by  the  polysilicon  sample  weight  =  10\nmL \xf7 sample weight in grams.\n13  Report\n13. 1  Report the following information:\n13. 1.1  Polysilicon lot sample identification,\n13. 1.2  Date,\n13. 1.3  Manufacturer, type, and model of instrument,\n13. 1.4  Location of laboratory and analyst,\n13. 1.5  Analyte values in ppbw,\n13. 1.6  Blank values in ppbw,\n13. 1.7  Weight of polysilicon sample, and\n13. 1.8  Confirmation of calibration standards in control.\n14  Precision and Bias\n14. 1  Precision  \u2014  The  precision  was  determined  by\nmaking  several  analyses  of  a  calibration  standard  to\nmeasure  within-laboratory  variation  and  by  conducting\ninterlaboratory correlations where polysilicon lots were\nanalyzed.\n14. 2  Within-laboratory  Precision  \u2014  Study  of  within-\nlaboratory   variation   consisted   of   daily   analyses   of\nstandards and lot samples over a one-year period using\nthe  acid  mixture,  procedure,  conditions,  and  statistical\ncontrol methods described in this test method.\n14. 2.1  Variation  of  the  GFAA  instrument  used  was\ndetermined  by  analyzing  a  2-ppb  standard  of  each\nanalyte   for   15   times.      The   instrument   reading   is\nmultiplied  by  the  dilution  factor,  10/300.    This  set  of\nanalyses was repeated over a period of several months.\nThe standard deviation of this set of analyses represents\nthe  variation  due  to  instrument  drift,  analyst  technique,\nand room environment."),(0,i.yg)("p",null,"SEMI MF1724-1104 \xa9 SEMI 2004 7\n14. 2.2  Method  variation  was  determined  by  analyzing\nthe  10-ppb  digested  control  standards  over  a  period  of\none  year.    Instrument  readings  of  concentration  values\nare about 10 \u03bcg/L.  The standard deviation of this set of\nvalues  represents  the  variation  due  to  metals  retention\nefficiency,  reagent  purity,  apparatus  purity,  environ-\nment purity, and analyst technique.\n14. 2.3  Lot  sample  analysis  variation  was  determined\nby  analyzing  polysilicon  lot  samples  over  a  one-year\nperiod.    The  standard  deviation  of  this  set  of  analyses\nrepresents  the  variation  due  to  sampling  techniques,\ncontamination  during  sampling  and  processing  of  lots,\nand the total analytical method variation.\n14. 2.4  The  standard  deviations  in  these  studies  are\nsummarized in Table 2.\nTable 2  Standard Deviation (ppbw) Values for a\nOne-Laboratory Study of Variations for a One-Year\nPeriod\nAnalyte\nInstrument\nVariation\nMethod\nVariation\nLot Sample\nVariation\nSodium                            0.01               0.08              0.15\nAluminum           <0.01              0.10           0.28\nIron                <0.01                0.10                  0.13\nChromium           <0.01              0.05           <0.01\nNickel              <0.01              0.03                 <0.01\nZinc                <0.01                0.08                  0.13"),(0,i.yg)("ol",{start:14},(0,i.yg)("li",{parentName:"ol"},"3  Interlaboratory    Variation    \u2014    Interlaboratory\ncorrelation studies were conducted to test the ability of\nthe   method   to   analyze   surface   contamination   in\npolysilicon lots at the sub-ppbw level.  Each laboratory\nused    different    polysilicon    sample    weights,    acid\nmixtures,  and  dilution  factors,  but  all  performed  the\nanalyses  in  clean  rooms  with  high  purity  reagents,  and\ncalibration   controls.      All   polysilicon   samples   were\nsupplied  by  Laboratory  A,  with  lots  chosen  to  be\nrepresentative     of     polysilicon     with     only     trace\ncontaminants,  at  sub-ppbw  levels.    No  samples  with\nadded   contaminants   were   supplied;   this   correlation\nstudy  was  to  determine  variation  at  these  levels  due  to\nsampling,   the   different   analytical   procedures,   and\ndifferent   laboratory   environments.      Laboratory   A\nfollowed  this  test  method,  while  Laboratories  B,  C,  D,\nand  E  used  variations  of  this  test  method  and  the  acid\nmixture  and  dilution  factor  for  these  laboratories  were\nnot reported.  The ability of the method to detect values\nabove the sub-ppbw level is determined by the recovery\nof  the  control  standards  as  discussed  in  Section  14.2.\nRequested   weights   of   samples   were   taken   from   a\npolysilicon lot, sealed in double polyethylene bags, and\nsent to the labs for analysis."),(0,i.yg)("li",{parentName:"ol"},"3.1  Laboratory  A  and  Laboratory  B  used  300-g\nsample  weights.    Five  polysilicon  lots  were  analyzed.\nDetection limits for Laboratory A are based on 3 sigma\nof the method variation listed in Table 2."),(0,i.yg)("li",{parentName:"ol"},"3.2  Laboratory C used 200-g sample weights.  Five\npolysilicon lots were analyzed."),(0,i.yg)("li",{parentName:"ol"},"3.3  Laboratory   D   used   200-g   sample   weights.\nSeven polysilicon lots were analyzed."),(0,i.yg)("li",{parentName:"ol"},"3.4  Laboratory E used 80-g sample weights.  Three\npolysilicon lots were analyzed."),(0,i.yg)("li",{parentName:"ol"},"3.5  In  each  case,  the  average  value  and  standard\ndeviation  are  given  for  each  analyte  reported.    Values\nless than the detection limit are reported as <\u201cdetection\nlimit\u201d  and  no  standard  deviation  is  reported.    Results\nare tabulated in Table 3."),(0,i.yg)("li",{parentName:"ol"},"4  Bias \u2014  Although  liquid  standard  samples  are\navailable,   no   reference   materials   of   contaminated\nsilicon  are  available  to  calibrate  this  measurement;\ntherefore, no bias statement is possible.\n15  Keywords"),(0,i.yg)("li",{parentName:"ol"},"1  acid  extraction;  contamination;  graphite  furnace\natomic absorption spectroscopy; metals; polycrystalline\nsilicon; surface contamination")),(0,i.yg)("p",null,"Table 3  Surface Metals Analysis Comparison (ppbw) for a Five-Laboratory Correlation Study\nLaboratory                                                        Sodium                            Aluminum                            Iron            Chromium            Nickel            Zinc\nAverage <0.24             <0.30              <0.30              <0.15             <0.09             <0.24             Laboratory A\nStandard Deviation ...                  ...                   ...                   ...                  ...                  ...\nAverage 0.23               0.27                              0.03               <0.01               <0.06               0.09               Laboratory B\nStandard Deviation\n0. 03               0.04                              0.02                ...                  ...               0.03\nAverage 0.04               0.02                              0.11               0.02               0.02               0.04               Laboratory C\nStandard Deviation\n0. 01              <0.01                            0.07              <0.01              0.01              0.01\nAverage 0.18                 ...                                  0.12                 0.02                 0.02                 0.20                 Laboratory D\nStandard Deviation\n0. 07                 ...                                  0.07                 0.02                 0.02                 0.05\nAverage <0.20             <0.25              <0.10              <0.13             <0.20             0.12             Laboratory E\nStandard Deviation ...                  ...                   ...                   ...                  ...\n0. 06"),(0,i.yg)("p",null,"SEMI MF1724-1104 \xa9 SEMI 2004 8\nNOTICE: SEMI makes no warranties or representations as to the suitability of the standards set forth herein for any\nparticular  application.    The  determination  of  the  suitability  of  the  standard  is  solely  the  responsibility  of  the  user.\nUsers  are  cautioned  to  refer  to  manufacturer's  instructions,  product  labels,  product  data  sheets,  and  other  relevant\nliterature, respecting any materials or equipment mentioned herein.  These standards are subject to change without\nnotice.\nBy  publication  of  this  standard,  Semiconductor  Equipment  and  Materials  International  (SEMI)  takes  no  position\nrespecting  the  validity  of  any  patent  rights  or  copyrights  asserted  in  connection  with  any  items  mentioned  in  this\nstandard.  Users of this standard are expressly advised that determination of any such patent rights or copyrights, and\nthe risk of infringement of such rights are entirely their own responsibility."),(0,i.yg)("p",null,"Copyright   by   SEMI\xae   (Semiconductor   Equipment   and   Materials\nInternational), 3081 Zanker Road, San Jose, CA 95134. Reproduction of\nthe  contents  in  whole  or  in  part  is  forbidden  without  express  written\nconsent of SEMI."),(0,i.yg)("p",null,"SEMI MF1725-1103 \xa9 SEMI 2003 1\nSEMI MF1725-1103\nPRACTICE FOR ANALYSIS OF CRYSTALLOGRAPHIC PERFECTION\nOF SILICON INGOTS\nThis   standard   was   technically   approved   by   the   Global   Silicon   Wafer   Committee   and   is   the   direct\nresponsibility of the North American Silicon Wafer Committee.  Current edition approved for publication by\nthe   North   American   Regional   Standards   Committee   on   September   16,   2003.      Initially   available   at\n",(0,i.yg)("a",{parentName:"p",href:"http://www.semi.org"},"www.semi.org")," October 2003; to be published November 2003.  Originally published by ASTM International\nas ASTM F 1725-97.  Last previous edition ASTM F 1725-02.\n1  Purpose"),(0,i.yg)("ol",null,(0,i.yg)("li",{parentName:"ol"},"1    The  use  of  silicon  wafers  in  many  semiconductor\ndevices  requires  a  consistent  atomic  lattice  structure.\nCrystal  defects  disturb  local  lattice  energy  conditions\nthat  are  the  basis  for  semiconductor  behavior.    These\ndefects have distinct effects on essential semiconductor\ndevice-manufacturing  processes  such  as  alloying  and\ndiffusion."),(0,i.yg)("li",{parentName:"ol"},"2          This     practice     provides     guidance     regarding\nprocedures  for  analysis  of  crystal  defects  of  silicon\ningots from which silicon wafers are cut."),(0,i.yg)("li",{parentName:"ol"},"3  This practice together with the referenced standards\nmay   be   used   for   process   control,   research   and\ndevelopment, and materials acceptance purposes.\n2  Scope"),(0,i.yg)("li",{parentName:"ol"},"1        This    practice    covers    the    analysis    of    the\ncrystallographic  perfection  in  silicon  ingots.    The  steps\ndescribed   are   sample   preparation,   etching   solution\nselection   and   use,   defect   identification,   and   defect\ncounting."),(0,i.yg)("li",{parentName:"ol"},"2      This   practice   is   suitable   for   use   in   evaluating\nsilicon  grown  in  either  the  ","[111]","  or  the  ","[100]","  direction\nand doped either p or n type with resistivity greater than"),(0,i.yg)("li",{parentName:"ol"},"005 \u2126\xb7cm.\nNOTICE:  This  standard  does  not  purport  to  address\nsafety  issues,  if  any,  associated  with  its  use.    It  is  the\nresponsibility  of  the  user  of  this  standard  to  establish\nappropriate  safety  and  health  practices  and  determine\nthe applicability of regulatory or other limitations prior\nto use.\n3  Referenced Standards"),(0,i.yg)("li",{parentName:"ol"},"1  SEMI Standards\nSEMI C18 \u2014 Specification for Acetic Acid\nSEMI   C28   \u2014   Specifications   and   Guidelines   for\nHydrofluoric Acid\nSEMI  C35  \u2014  Specifications  and  Guidelines  for  Nitric\nAcid\nSEMI   MF26   \u2014   Test   Method   for   Determining   the\nOrientation of a Semiconductor Single Crystal\nSEM MF523 \u2014 Practice for Unaided Visual Inspection\nof Polished Silicon Wafers")),(0,i.yg)("p",null,"SEMI MF1241 \u2014 Terminology of Silicon Technology\nSEMI  MF1809  \u2014  Guide  for  Selection  and  Use  of\nEtching  Solutions  to  Delineate  Structural  Defects  in\nSilicon\nSEMI    MF1810    \u2014    Test    Method    for    Counting\nPreferentially  Etched  or  Decorated  Surface  Defects  in\nSilicon Wafers\n3. 2  ASTM Standard\nD  5127  \u2014  Guide  for  Ultra  Pure  Water  Used  in  the\nElectronics and Semiconductor Industry\n1"),(0,i.yg)("p",null,"NOTICE:  Unless  otherwise  indicated,  all  documents\ncited shall be the latest published versions.\n4  Terminology\n4. 1  Defect-related  terminology  may  be  found  in  SEMI\nMF1241.\n5  Summary of Practice\n5. 1      The   end   portion   of   the   silicon   crystal,   which\nsolidified last, may contain dislocations or other defects\nsuch  as  slip.    The  portion  containing  the  defects  is\nremoved by sawing the crystal.  A specimen wafer from\nthe end of the remaining ingot is obtained with a second\ncut.\n5. 2      This   wafer   is   mechanically   lapped,   chemically\npolished,   and   then   etched   in   a   preferential   defect\netching solution.\n5. 3    The  etched  surface  is  examined  under  bright  light\nillumination  and  examined  microscopically  to  count\nand   classify   the   imperfections   highlighted   by   the\npreferential defect etching solution."),(0,i.yg)("p",null,"1 Annual Book of ASTM Standards, Vol 11.01.  ASTM International,\n100  Barr  Harbor  Drive,  West  Conshohocken,  PA  10428,  USA.\nTelephone:      610-832-9585,      Fax:      610-832-9555.      Website:\n",(0,i.yg)("a",{parentName:"p",href:"http://www.astm.org"},"www.astm.org")),(0,i.yg)("p",null,"SEMI MF1725-1103 \xa9 SEMI 2003 2\n6  Apparatus\n6. 1  Slicing Equipment \u2014 Suitable for removing wafers\nof varied thickness from ingots.\n6. 2  Lapping   or   Grinding   Equipment   (optional)   \u2014\nSuitable for removing saw damage.\n6. 3  Laboratory  Equipment  \u2014  Suitable  for  use  with\nhydrofluoric    acid    (fluorocarbon,    polyethylene,    or\npolypropylene     beakers,     graduates,     pipettes,     and\nnonmetallic wafer pickup tools).\n6. 4  Acid  Sink  \u2014  In  a  fume  hood  and  facilities  for\ndisposing of acids and their vapors.\n6. 5  Personnel Safety Equipment \u2014 For handling acids,\nsuch as gloves, safety glasses, face shield, and gown.\n7  Reagents and Materials\n7. 1  Purity of Reagents \u2014 All chemicals for which such\nspecifications  exist  shall  conform  to  the  assay  and\nimpurity levels of Grade 1 SEMI Specifications.  Other\ngrades  may  be  used  provided  it  is  first  ascertained  that\nthe  reagent  is  of  sufficiently  high  purity  to  permit  its\nuse without lessening the accuracy of the determination.\n7. 2  Purity  of  Water  \u2014  Reference  to  water  shall  be\nunderstood   to   mean   Type   E-3   or   better   water   as\ndescribed in ASTM Guide D 5127.\n7. 3  Chemical   Polishing   Solution   \u2014   A   variety   of\nchemical  polishing  solutions  exist.    Those  listed  in\nTable 1 have been found to produce satisfactory results.\nTable 1  Volume Proportions\nFormulation      Nitric      Acid,\n(Assay:"),(0,i.yg)("blockquote",null,(0,i.yg)("p",{parentName:"blockquote"},"99.7%)\nHydrofluoric\nAcid,\n(Assay:\n49 \xb1 0.25%)\nAcetic Acid,\n(Assay: 70\nto 71%)\nA                       6                       1                        1\nB                       5                       3                        3\nC                       5                       10                       14\nD                       5                       1                        2")),(0,i.yg)("ol",{start:7},(0,i.yg)("li",{parentName:"ol"},"4  An aqueous, nonionic surfactant detergent solution.\n8  Safety Precautions"),(0,i.yg)("li",{parentName:"ol"},"1      The   chemicals   used   in   polishing   etches   are\npotentially  harmful  and  must  be  handled  in  a  chemical\nexhaust fume hood, with the utmost care."),(0,i.yg)("li",{parentName:"ol"},"2        Hydrofluoric    acid    solutions    are    particularly\nhazardous and the specific preventive measures must be\nstrictly observed."),(0,i.yg)("li",{parentName:"ol"},"3    Safety  or  protective  gear  should  be  worn  while\nhandling   these   acid   solutions   or   their   components.\nSafety requirements vary, but the essentials are: plastic\ngloves, safety glasses, face shield, acid gown, and shoe\ncovers.\n9  Procedure"),(0,i.yg)("li",{parentName:"ol"},"1  Sample Selection \u2014 Take the sample for evaluation\nfrom  the  crystal  close  to  the  discarded  crystal  portion\nfound at the last of the solidified crystal.  Other samples\nmay be specified in producer-consumer relationships.\nNOTE 1:  Determination  of  the most  logical  point  of  sample\nselection may be established by inspection of the bottom taper\nof the crystal.  If the crystal has a complete bottom taper, then\nthe  sample  should  be  obtained  from  the  last  point  of  a  full\ncrystal  diameter.    If  the  crystal  has  lost  zero  dislocation\ngrowth  before  the  formation  of  a  tapered  bottom,  obtain  the\nsample   1\u2013crystal   diameter   above   the   point   of   lost   zero\ndislocation structure."),(0,i.yg)("li",{parentName:"ol"},"2  Orient the ingot to be sliced with either the x-ray or\noptical method of SEMI MF26 so that the surface to be\nexposed is within 5\xb0 of the desired plane.  Slice a wafer,"),(0,i.yg)("li",{parentName:"ol"},"5-  to  2-mm  thick,  from  the  crystal.    Identify  ingot\ngrowth  lines  on  the  sample  by  a  mark  or  a  ground  flat\nfor future reference in counting defects.\nNOTE  2:    Defects  observed  by  preferential  etching  may  be\nincreasingly   distorted   as   misalignment   from   the   major\ncrystallographic plane increases."),(0,i.yg)("li",{parentName:"ol"},"3    Remove  the  residual  saw  damage  by  mechanical\nlapping    and    chemical    polishing    or    by    chemical\npolishing alone."),(0,i.yg)("li",{parentName:"ol"},"3.1    Wash  the  as-cut  or  lapped  wafer  in  a  nonionic\nsurfactant  detergent  solution  and  rinse  thoroughly  in\nwater.    Drying  may  be  hastened  by  use  of  a  lint-free\npaper  towel.    The  surface  must  be  uniformly  matte  in\nappearance with no scratches, wax, dirt or water stains."),(0,i.yg)("li",{parentName:"ol"},"3.2  Chemical Polish"),(0,i.yg)("li",{parentName:"ol"},"3.2.1        Place    the    sample    in    the    bottom    of    a\nhydrofluoric  acid  resistant  beaker  with  the  side  to  be\ninspected  facing  upward.    The  beaker  diameter  need\nonly be larger than the wafer diameter."),(0,i.yg)("li",{parentName:"ol"},"3.2.2  Pour the room temperature chemical polish etch\n(from  Section  7.3)  until  the  surface  of  the  sample  is\ncovered with about 1 cm of solution."),(0,i.yg)("li",{parentName:"ol"},"3.2.3        Agitate    during    etching    to    reduce    bubble\nformation and surface artifacts.\nNOTE  3:    The  polish  etch  procedure  in  Section  9.3  describes\na facility for evaluation of a small number of samples.  More\nsophisticated facilities are used in commercial environments."),(0,i.yg)("li",{parentName:"ol"},"3.2.4    Rapidly  dilute  the  etching  solution  with  water\nand  flush  the  solution  from  the  beaker  after  the  sample\nwafer develops mirror-polished surfaces.")),(0,i.yg)("p",null,"SEMI MF1725-1103 \xa9 SEMI 2003 3\nNOTE   4:      Staining   may   occur   on   heavily   doped,   p-type\nmaterial with resistivity of \u2264 0.1 \u2126\xb7cm, during dilution of the\npolishing  etch.    Rapid  transfer  to  fresh  polish  etch  for  less\nthan 30 s additional etching, followed by rapid flushing of the\npolish etch can reduce silicon staining.  If necessary, dilution\nof  the  polishing  etch  with  nitric  acid  flushing  with  water  is\nalso effective in reducing stains.\n9. 3.2.5    Dry  with  filtered  air  or  nitrogen  after  thorough\nrinsing of the polish-etched sample.\n9. 4    Select  an  appropriate  etching  solution  to  decorate\nthe defects.\n9. 4.1    Refer  to  SEMI  MF1809  to  select  an  appropriate\netching solution.\n9. 4.2  Etch the samples to remove an amount of silicon\nfrom   the   surface   being   evaluated,   as   agreed   upon\nbetween the parties to the test.  If no removal amount is\ndefined, remove 5 to 15 \u03bcm of silicon from the surface\nbeing evaluated.\n9. 5    Evaluate  the  preferentially  etched  sample  in  two\nstages, macroscopic and microscopic.\n9. 5.1  Macroscopic  Inspection  \u2014  Use  a  high  intensity\nlight, such as that specified in SEMI MF523, to inspect\nthe  full  sample  surface.    The  characteristic  patterns  of\nslip defects as shown in Figure 1 are easily identified in\nmacroscopic    inspection.        If    evidence    exists    of\nmechanically     or     handling     induced     damage     or\ncontamination, repeat Sections 9.3 to 9.5 .\n9. 5.2  Microscopic   Defect   Counting   \u2014   Count   and\nreport    the    density    of    observed    defects    using\nSEMI MF1810.\n10  Keywords\n10. 1                  dislocation;         grain         boundaries;         ingot;\npolycrystalline  imperfections;  preferential etch; silicon;\nslip"),(0,i.yg)("p",null,"NOTICE: SEMI      makes      no      warranties      or\nrepresentations  as  to  the  suitability  of  the  standards  set\nforth   herein   for   any   particular   application.      The\ndetermination of the suitability of the standard is solely\nthe  responsibility  of  the  user.    Users  are  cautioned  to\nrefer   to   manufacturer's   instructions,   product   labels,\nproduct   data   sheets,   and   other   relevant   literature,\nrespecting   any   materials   or   equipment   mentioned\nherein.    These  standards  are  subject  to  change  without\nnotice.\nBy    publication    of    this    standard,    Semiconductor\nEquipment and Materials International (SEMI) takes no\nposition  respecting  the  validity  of  any  patent  rights  or\ncopyrights   asserted   in   connection   with   any   items\nmentioned  in  this  standard.    Users  of  this  standard  are\nexpressly advised that determination of any such patent\nrights  or  copyrights,  and  the  risk  of  infringement  of\nsuch rights are entirely their own responsibility.\n{100}                                {111}\nNOTE: The orientation of the wafer defines the location and\ndirection of the line defects.\nFigure 1\nSlip Defects as Seen with Macroscopic High-\nIntensity Light Inspection\nCopyright   by   SEMI\xae   (Semiconductor   Equipment   and   Materials\nInternational), 3081 Zanker Road, San Jose, CA 95134. Reproduction o\nf\nthe  contents  in  whole  or  in  part  is  forbidden  without  express  written\nconsent of SEMI."),(0,i.yg)("p",null,"SEMI MF1726-1103 \xa9 SEMI 2003 1\nSEMI MF1726-1103\nPRACTICE FOR ANALYSIS OF CRYSTALLOGRAPHIC PERFECTION\nOF SILICON WAFERS\nThis   standard   was   technically   approved   by   the   Global   Silicon   Wafer   Committee   and   is   the   direct\nresponsibility of the North American Silicon Wafer Committee.  Current edition approved for publication by\nthe   North   American   Regional   Standards   Committee   on   September   3,   2003.      Initially   available   at\n",(0,i.yg)("a",{parentName:"p",href:"http://www.semi.org"},"www.semi.org")," October 2003; to be published November 2003.  Originally published by ASTM International\nas ASTM F 1726-97.  Last previous edition ASTM F 1726-02.\n1  Purpose"),(0,i.yg)("ol",null,(0,i.yg)("li",{parentName:"ol"},"1    The  use  of  silicon  crystals  in  many  semiconductor\ndevices  requires  a  consistent  atomic  lattice  structure.\nCrystal  defects  disturb  local  lattice  energy  conditions\nthat  are  the  basis  for  semiconductor  behavior.    These\ndefects have distinct effects on essential semiconductor-\ndevice  manufacturing  processes  such  as  alloying  and\ndiffusion."),(0,i.yg)("li",{parentName:"ol"},"2    Epitaxial  growth  processes  are  used  extensively  in\nthe manufacture of silicon electronic devices.  Stacking\nfaults  introduced  during  epitaxial  growth  can  cause\n\u201csoft\u201d  electrical  characteristics  and  preferential  micro\nplasma breakdowns in diodes."),(0,i.yg)("li",{parentName:"ol"},"3    Epitaxial  defects  are  more  clearly  delineated  with\nthe use of this destructive etching procedure.  Epitaxial\nwafers  may  however  be  classified  nondestructively  by\nthis method without the destructive preferential etching\nand inspection steps."),(0,i.yg)("li",{parentName:"ol"},"4    This  practice  provides  guidance  regarding  proce-\ndures  for  analysis  of  crystal  defects  of  silicon  ingots\nfrom which silicon wafers are cut."),(0,i.yg)("li",{parentName:"ol"},"5  This    practice,    together    with    the    referenced\nstandards,  may  be  used  for  process  control,  research\nand development, and material acceptance purposes.\n2  Scope"),(0,i.yg)("li",{parentName:"ol"},"1      This   practice   covers   the   determination   of   the\ndensity   of   crystallographic   defects   in   unpatterned\npolished  and  epitaxial  silicon  wafers.    Epitaxial  silicon\nwafers  may  exhibit  dislocations,  hillocks,  shallow  pits\nor  epitaxial  stacking  faults,  while  polished  wafers  may\nexhibit  several  forms  of  crystallographic  defects  or\nsurface damage.  Use of this practice is based upon the\napplication   of   several   referenced   standards   in   a\nprescribed  sequence  to  reveal  and  count  microscopic\ndefects or structures."),(0,i.yg)("li",{parentName:"ol"},"2    This  practice  is  suitable  for  use  with  epitaxial  or\npolished wafers grown in either ","[111]"," or ","[100]"," direction\nand  doped  either  p  or  n-type  with  resistivity  greater\nthan 0.005 \u2126\xb7cm."),(0,i.yg)("li",{parentName:"ol"},"3    This  practice  is  suitable  for  use  with  epitaxial\nwafers with layer thickness greater than 0.5 \u03bcm."),(0,i.yg)("li",{parentName:"ol"},"4      Additional   requirements   on   the   material   to   be\ntested are listed in SEMI MF1810.\nNOTICE: This standard does not purport to address the\nsafety  issues,  if  any,  associated  with  its  use.    It  is  the\nresponsibility  of  the  user  of  this  standard  to  establish\nappropriate  safety  and  health  practices  and  determine\nthe applicability of regulatory or other limitations prior\nto use.\n3  Referenced Standards"),(0,i.yg)("li",{parentName:"ol"},"1  SEMI Standards\nSEMI  MF95  \u2014  Test  Method  for  Thickness  of  Lightly\nDoped   Silicon   Epitaxial   Layers   on   Heavily   Doped\nSilicon    Substrates    Using    an    Infrared    Dispersive\nSpectrophotometer\n1")),(0,i.yg)("p",null,"SEMI    MF523    \u2014    Practice    for    Unaided    Visual\nInspection of Polished Silicon Wafers Surfaces\n1"),(0,i.yg)("p",null,"SEMI MF1241 \u2014 Terminology of Silicon Technology\n1"),(0,i.yg)("p",null,"SEMI  MF1809  \u2014  Guide  for  Selection  and  Use  of\nEtching  Solutions  to  Delineate  Structural  Defects  in\nSilicon\n1"),(0,i.yg)("p",null,"SEMI    MF1810    \u2014    Test    Method    for    Counting\nPreferentially  Etched  or  Decorated  Surface  Defects  in\nSilicon Wafers\n1\nNOTICE:  Unless  otherwise  indicated,  all  documents\ncited shall be the latest published versions.\n4  Terminology\n4. 1      Defect-related   terminology   may   be   found   in\nSEMI MF1241.\n5  Summary of Practice\n5. 1  Clean, unprocessed polished or epitaxial wafers are\nselected.    The  wafers  are  examined  under  bright  light\nillumination    to    ensure    that    they    are    free    from\ncontamination  and  obvious  surface  damage.    Epitaxial"),(0,i.yg)("p",null,"1  Currently available in Annual Book of ASTM Standards, Vol 10.05.\nThese  documents  have  been  transferred  to  SEMI,  and  will  appear  in\nSEMI  Standards  Publications  beginning  with  the  November  2003\nedition."),(0,i.yg)("p",null,"SEMI MF1726-1103 \xa9 SEMI 2003 2\nwafers  may  also  be  microscopically  inspected  before\netching  to  count  and  classify  visible  imperfections.\nWafers  are  then  etched  in  a  preferential  defect  etchant\nsolution.    The  etched  surface  is  again  examined  under\nbright light illumination to identify patterns that may be\nrelated  to  contamination  or  improper  handling.    The\nimperfections highlighted by the preferential etchant are\nthen microscopically counted and classified.\n6  Apparatus\n6. 1  Safety Equipment and Facility \u2014 for defect etching\nas described in SEMI MF1809.\n6. 2  Wafer     Inspection     Facilities     and     Handling\nEquipment  \u2014  consistent  with  industry  practice  and\nsuitable for use with SEMI MF523.\n7  Reagents and Materials\n7. 1  Refer to SEMI MF1809 for specific information on\nreagents and materials.\n8  Procedure\n8. 1    Select  an  unprocessed,  polished  or  epitaxial  wafer,\nready for use in the fabrication of electronic devices.\n8. 1.1    Open  the  wafer  container  in  a  particle-controlled\nenvironment.\n8. 1.2      Transfer   the   wafer   with   a   robotic   tool   or   a\nnonmetallic  vacuum  pencil,  contacting  the  wafer  edge\nor  back  surface.    Ensure  that  the  front  surface  of  the\nadjacent wafer is not contacted during the removal.\nNOTE  1:    Any  contact  with  the  front  surface  of  the  adjacent\nwafer  can  transfer  contamination  and  generally  scratch  the\nsurface.\n8. 2  Preliminary Sample Inspection:\n8. 2.1  Inspect the first sample using high intensity light\nconditions as described in SEMI MF523 to identify any\nsurface   imperfections,   scratches,   or   contamination\nhazes  that  may  interfere  with  the  etching  process  or\nconfound  the  result.    If  any  of  these  interferences  are\ndetected, select a separate sample for analysis.\nNOTE  2:    These  interferences  can  generate  artifacts  that  may\nbe confused with the true defects.\n8. 2.2  Epitaxial Wafer, Nondestructive Defect Counting\n\u2014    Inspect    epitaxial    wafers    microscopically    in\naccordance  with  SEMI  MF1810  before  defect  etching\nto count most of the epitaxial stacking fault defects."),(0,i.yg)("p",null,"{100}                                {111}"),(0,i.yg)("p",null,"NOTE: The orientation of the wafer defines the location and\ndirection of the line defects.\nFigure 1\nSlip Defects as Seen with Macroscopic High-\nIntensity Light Inspection"),(0,i.yg)("p",null,"NOTE  3:    Epitaxial  defects  are  more  clearly  delineated  with\netching, but that is a destructive process.\n8. 3  Defect Etching\n8. 3.1  Epitaxial  Wafers  \u2014  Etch  samples  with  epitaxial\nlayers  greater  than  2-\u03bcm  thickness  (as  measured  by\nSEMI  MF95)  with  removal  of  at  least  0.5  \u03bcm  to\nhighlight  the  crystal  defects  for  quantification.    Etch\nsamples  with  epitaxial  layers  less  than  2  \u03bcm  with\nremoval  of  no  more  than  50%  of  the  layer  thickness.\nOther   removal   amounts   are   acceptable   based   upon\nproducer-consumer agreement. (See Note 4.)\n8. 3.2  Polished  Wafers  \u2014  The  sample  must  be  etched\nwith  a  removal  of  5  to  15  \u03bcm  to  highlight  the  crystal\ndefects  for  quantification.    Other  removal  amounts  are\nacceptable based upon producer/consumer agreement.\n8. 3.3      Refer   to   SEMI   MF1809   for   more   etching\ninformation.\nNOTE  4:    Crystal  defects  become  more  clearly  visible  for\nunaided eye inspection with increased removal, but resolution\nof  the  epitaxial  induced  defects  is  reduced  with  increasing\netch times.\n8. 4  Sample  Inspection  \u2014  Evaluate  the  preferentially\netched    sample    in    two    stages,    macroscopic    and\nmicroscopic.\n8. 4.1    First  inspect  the  sample  macroscopically  under\nhigh    intensity    light    conditions    as    described    in\nSEMI  MF523  to  detect  patterns  of  defects,  such  as  the\nslip patterns shown schematically in Figure 1."),(0,i.yg)("p",null,"SEMI MF1726-1103 \xa9 SEMI 2003 3"),(0,i.yg)("p",null,"a                                             b\nNOTE: The orientation of the wafer does not define the\nlocations and direction of the line defects.\nFigure 2\nTypical Scratches (a) or Mechanically Induced\nDefects (b) as Seen With High-Intensity Light\nInspection"),(0,i.yg)("ol",{start:8},(0,i.yg)("li",{parentName:"ol"},"4.2        Obtain    a    second    sample    if    evidence    of\nmechanically     or     operator     induced     damage     or\ncontamination   is   observed,   because   these   artifacts\ninterfere   with   the   identification   of   crystal   growth\ndefects.\nNOTE  5:    Slip  defects  may  be  differentiated  from  the  crystal\ngrowth  defects  by  insuring  that  all  of  the  defects  are  aligned\nas  shown  in  Figure  1.    Figure  2  shows  the  characteristics  of\nscratches  or  mechanical  damage  when  viewed  under  high\nintensity light conditions."),(0,i.yg)("li",{parentName:"ol"},"4.3  Microscopic Defect Counting \u2014 Count and report\nthe density of observed defects using SEMI MF1810.\n9  Keywords"),(0,i.yg)("li",{parentName:"ol"},"1      dislocation;   epitaxy;   grain   boundaries;   hillock;\npolycrystalline imperfections; preferential etch; shallow\npit; silicon; slip; stacking fault")),(0,i.yg)("p",null,"NOTICE: SEMI      makes      no      warranties      or\nrepresentations  as  to  the  suitability  of  the  standards  set\nforth   herein   for   any   particular   application.      The\ndetermination of the suitability of the standard is solely\nthe  responsibility  of  the  user.    Users  are  cautioned  to\nrefer   to   manufacturer's   instructions,   product   labels,\nproduct   data   sheets,   and   other   relevant   literature,\nrespecting   any   materials   or   equipment   mentioned\nherein.    These  standards  are  subject  to  change  without\nnotice.\nBy    publication    of    this    standard,    Semiconductor\nEquipment and Materials International (SEMI) takes no\nposition  respecting  the  validity  of  any  patent  rights  or\ncopyrights   asserted   in   connection   with   any   items\nmentioned  in  this  standard.    Users  of  this  standard  are\nexpressly advised that determination of any such patent\nrights or copyrights and the risk of infringement of such\nrights are entirely their own responsibility."),(0,i.yg)("p",null,"Copyright   by   SEMI\xae   (Semiconductor   Equipment   and   Materials\nInternational), 3081 Zanker Road, San Jose, CA 95134. Reproduction o\nf\nthe  contents  in  whole  or  in  part  is  forbidden  without  express  written\nconsent of SEMI."),(0,i.yg)("p",null,"SEMI MF1727-0304 \xa9 SEMI 2003, 2004 1\nSEMI MF1727-0304\nPRACTICE FOR DETECTION OF OXIDATION INDUCED DEFECTS IN\nPOLISHED SILICON WAFERS\nThis   practice   was   technically   approved   by   the   Global   Silicon   Wafer   Committee   and   is   the   direct\nresponsibility of the North American Silicon Wafer Committee.  Current edition approved for publication by\nthe   North   American   Regional   Standards   Committee   on   December   4,   2003.      Initially   available   at\n",(0,i.yg)("a",{parentName:"p",href:"http://www.semi.org"},"www.semi.org")," February 2004; to be published March 2004.  Originally published by ASTM International as\nASTM F 1727-97.  Last previous edition SEMI MF1727-02.\n1  Purpose"),(0,i.yg)("ol",null,(0,i.yg)("li",{parentName:"ol"},"1    Defects  induced  by  thermal  processing  of  silicon\nwafers  may  adversely  influence  device  performance\nand yield."),(0,i.yg)("li",{parentName:"ol"},"2          These     defects     are     influenced     directly     by\ncontamination,  ambient  atmosphere,  temperature,  time\nat  temperature,  and  rate  of  change  of  temperature  to\nwhich  the  specimens  are  subjected.    Conditions  vary\nsignificantly among device manufacturing technologies.\nThe  thermal  cycling  procedures  of  this  practice  are\nintended     to     simulate     basic     device     processing\ntechnologies.    Oxidation  cycles  other  than  specified\nherein,  or  multiple  oxidation  cycles,  may  sometimes\nmore accurately simulate device-processing procedures.\nThe results obtained may differ significantly from those\nobtained with the specified oxidation cycles."),(0,i.yg)("li",{parentName:"ol"},"3    The  geometry  of  some  patterns  revealed  by  this\npractice  suggests  that  they  are  related  to  the  crystal\ngrowth  process  while  others  seem  related  to  surface\npreparation or thermal cycling conditions."),(0,i.yg)("li",{parentName:"ol"},"4      This   practice   is   suitable   for   acceptance   testing\nwhen used with referenced practices and methods.\n2  Scope"),(0,i.yg)("li",{parentName:"ol"},"1    This  practice  covers  the  detection  of  crystalline\ndefects  in  the  surface  region  of  silicon  wafers.    The\ndefects  are  induced  or  enhanced  by  oxidation  cycles\nencountered    in    normal    device    processing.        An\natmospheric  pressure  oxidation  cycle  representative  of\nbipolar,     metal-oxide-silicon     (MOS)     and     CMOS\ntechnologies  is  included.    This  practice  reveals  strain\nfields   arising   from   the   presence   of   precipitates,\noxidation induced stacking faults, and shallow etch pits.\nSlip  is  also  revealed  that  arises  when  internal  or  edge\nstresses are applied to the wafer."),(0,i.yg)("li",{parentName:"ol"},"2  Application of this practice is limited to specimens\nthat   have   been   chemical   or   chemical/mechanical\npolished  to  remove  surface  damage  from  at  least  one\nside of the specimen.  This practice may also be applied\nto detection of defects in epitaxial layers."),(0,i.yg)("li",{parentName:"ol"},"3  The surface of the specimen opposite the surface to\nbe   investigated   may   be   damaged   deliberately   or\notherwise  treated  for  gettering  purposes  or  chemically\netched to remove damage.\nNOTICE:  This  standard  does  not  purport  to  address\nsafety  issues,  if  any,  associated  with  its  use.    It  is  the\nresponsibility  of  the  user  of  this  standard  to  establish\nappropriate  safety  and  health  practices  and  determine\nthe applicability of regulatory or other limitations prior\nto use.\n3  Limitations"),(0,i.yg)("li",{parentName:"ol"},"1      Material   having   residual   work   damage   in   the\npolished   surface   exhibits   visible   patterns   when   the\nprocedures  of  this  practice  are  used.    Usually,  edge\ndamage,  lapping  damage,  tool  marks,  or  scratches  are\neasily identified by the location and pattern observed."),(0,i.yg)("li",{parentName:"ol"},"2        Contamination    not    removed    by    preparatory\ncleaning  procedures  or  deposited  following  cleaning,\nmay  become  visible  after  oxidation  and  preferential\netching."),(0,i.yg)("li",{parentName:"ol"},"3  Slip may be introduced by differential expansion at\nthe  points  of  wafer  support  in  the  furnace  boat.    Slip\nradiating from the points of support may be assumed to\noriginate from this boat pinch and not be inherent in the\nunprocessed  wafer.    Slip  may  also  be  caused  by  large\nthermal   gradients   imposed   across   a   wafer   by   fast\ninsertion or removal from the furnace."),(0,i.yg)("li",{parentName:"ol"},"4        If    the    oxidation    furnace    or    apparatus    is\ncontaminated,   it   can   cause   extraneous   artifacts   or\ndefects."),(0,i.yg)("li",{parentName:"ol"},"5      Striations,   helical   features   on   the   surface   of   a\nsilicon    wafer,    are    ascribed    to    periodic    dopant\nincorporation differences occurring at the rotating solid-\nliquid  interface  during  crystal  growth.    These  features\nare visible to the unaided eye after preferential etching,\nseem continuous under 100\xd7 magnification, and may be\nconfused with ring patterns of oxidation stacking faults."),(0,i.yg)("li",{parentName:"ol"},"6      Otherwise   identical   wafers   with   different   back\nsurface  conditions  may  yield  different  results  by  this\npractice.")),(0,i.yg)("p",null,"SEMI MF1727-0304 \xa9 SEMI 2003, 2004 2\n3. 7    Wafers,  particularly  <111>  orientation,  may  show\nlower shallow-pit defect density when the back surface\nof  the  wafer  is  gettered.    Backside  gettering  should  be\nnoted   in   the   sample   classification   when   data   are\nreported.\n4  Referenced Standards\n4. 1  SEMI Standards\nSEMI C3.19 \u2014 Standard for Hydrogen (H\n2\n) 99.9995%\nQuality\nSEMI   C28   \u2014   Specifications   and   Guidelines   for\nHydrofluoric Acid\nSEMI   C54   \u2014   Specifications   and   Guidelines   for\nOxygen\nSEMI MF1241 \u2014 Terminology of Silicon Technology\nSEMI  MF1809  \u2014  Guide  for  Selection  and  Use  of\nEtching  Solutions  to  Delineate  Structural  Defects  in\nSilicon\nSEMI    MF1810    \u2014    Test    Method    for    Counting\nPreferentially  Etched  or  Decorated  Surface  Defects  in\nSilicon Wafers\n4. 2  ASTM Standard\n1"),(0,i.yg)("p",null,"D  5127  \u2014  Guide  for  Ultra  Pure  Water  Used  in  the\nElectronics and Semiconductor Industry\nNOTICE:  Unless  otherwise  indicated,  all  documents\ncited shall be the latest published versions.\n5  Terminology\n5. 1  Defect-related  terminology  may  be  found  in  SEMI\nMF1241.\n6  Summary of Practice\n6. 1    Wet  oxidation  is  used  to  generate  or  highlight\ndefects, or both, in silicon wafers.  This oxidation may\nalso simulate simple device production processes.\n6. 2        The    defects    are    revealed    subsequently    by\npreferential  etching  and  examination  by  interference\ncontrast   microscopy   according   to   referenced   SEMI\nstandards.\n7  Apparatus\n7. 1  Oxidation  Furnace  \u2014  furnace  shall  be  consistent\nwith the intended process application and shall sustain a\ndesignated  temperature  with  uniformity  less  than  \xb15\xb0C\nover a zone at least 0.3-m long."),(0,i.yg)("p",null,"1  Annual Book of ASTM Standards, Vol 11.01.  ASTM International,\n100 Barr Harbor Drive, West Conshohocken, PA  19428.  Telephone:\n610-832-9500. Fax: 610-832-9555.  Website: ",(0,i.yg)("a",{parentName:"p",href:"http://www.astm.org"},"www.astm.org"),"\n.\n7. 2  Steam Source \u2014 Wet oxidation shall be carried out\nusing a pyrogenic steam generator to provide steam.\n7. 3  Working Chamber \u2014 A pure, fused quartz, silicon\ncarbide,  or  silicon  tube  of  an  inside  diameter  sufficient\nto  hold  the  specimen  wafers.    The  inlet  end  shall  be\nfitted  with  the  appropriate  pyrogenic  torch  apparatus.\nThe  exhaust  end  shall  be  fitted  to  exhaust  the  process\ngases  to  satisfy  applicable  environmental  requirements\nand  prevent  back  streaming  of  outside  air  into  the\nworking chamber.\n7. 4  Wafer  Boat  \u2014  A  quartz,  silicon  or  silicon  carbide\nfixture  for  holding  the  specimen  wafers  either  parallel\nor perpendicular to the gas flow in the furnace.\n7. 5  Pickup  Tool  \u2014  A  manual  or  automated  transfer\ntool fitted with a nonmetallic material such as quartz or\nTFE-fluorocarbon.        The    pickup    tool    shall    be\nconstructed  so  that  no  metal  can  contact  the  specimen\nwafer.\n8  Reagents and Materials\n8. 1  Purity  of  Reagents  \u2014  Chemicals  shall  conform  to\nthe   assay   and   impurity   levels   of   Grade   1   SEMI\nSpecifications  where  they  exist.    Reagents  for  which\nSEMI  specifications  have  not  been  developed  shall\nconform  to  the  specifications  of  the  Committee  on\nAnalytical    Reagents    of    the    American    Chemical\nSociety,\n2\nwhere   such   specifications   are   available.\nGases  shall  conform  to  the  purity  requirements  of  the\ncited  SEMI  specifications.    Other  grades  may  be  used\nprovided  it  is  first  ascertained  that  the  reagent  is  of\nsufficiently   high   purity   to   permit   its   use   without\nlessening the accuracy of the determination.\n8. 2  Purity  of  Water  \u2014  Reference  to  water  shall  be\nunderstood   to   mean   Type   E-3   or   better   water   as\ndescribed in ASTM Guide D 5127.\n8. 3  Hydrofluoric  Acid  \u2014  Concentrated,  in  accordance\nwith Grade 1 of SEMI C28.\n8. 4  Hydrogen Gas \u2014 In accordance with SEMI C3.19,\nfor use in pyrogenic steam generator.\n8. 5  Oxygen Gas \u2014 In accordance with SEMI C54, for\nuse  both  as  furnace  ambient  and  in  pyrogenic  steam\ngenerator."),(0,i.yg)("p",null,"2    Reagent  Chemicals,  American  Chemical  Society  Specifications,\nAmerican Chemical Society, Washington, DC. For suggestions on the\ntesting  of  reagents  not  listed  by  the  American  Chemical  Society,  see\nAnalar   Standards   for   Laboratory   Chemicals,   BDH   Ltd.,   Poole,\nDorset,  U.K.,  and  the  United  States  Pharmacopeia  and  National\nFormulary, U.S. Pharmacopeial Convention, Inc., (USPC), Rockville,\nMD."),(0,i.yg)("p",null,"SEMI MF1727-0304 \xa9 SEMI 2003, 2004 3\n9  Sampling\n9. 1  Select specimens to represent the lot to be tested as\nspecified in producer/consumer agreements.\n10  Specimen Preparation\n10. 1    Commonly  this  practice  may  be  used  for  wafers\nas  they  are  received;  however,  the  parties  using  this\npractice  may  establish  a  uniform  cleaning  procedure\nbefore oxidation.\n11  Preparation of Apparatus\n11. 1    The  oxidation  furnace  tube  (working  chamber)\nand associated quartzware shall be maintained in a state\nsuitable   for   producing   oxides   appropriate   for   the\nprocess for which the wafers are being tested.\n11. 2    Immediately  before  use,  clean  the  pickup  tool\nusing standard industry practices.\n12  Procedure\n12. 1    Handle  wafers  only  with  a  clean,  nonmetallic\npickup   tool   or   automated   transfer   unit   to   avoid\nscratching or contaminating the surface.\n12. 2  Oxidize the wafers by the thermal sequence listed\nin  Table  1  or  by  a  process  acceptable  to  both  producer\nand consumer.\n12. 2.1  Caution \u2014   Pyrogenic   steam   oxidation   uses\nheated hydrogen and oxygen to grow a wet oxide layer.\nImproper  or  uncontrolled  combination  of  these  gases\ncan result in fire or explosion.\n12. 2.2  Preheat the furnace to the push temperature.\nTable 1  Oxidation Procedure\nStep                      Function                      Conditions\nAmbient                 Dry                 Oxygen\nTemperature                   800\xb0C"),(0,i.yg)("h1",{id:"1"},"1"),(0,i.yg)("ol",null,(0,i.yg)("li",{parentName:"ol"},"Push (Load)\nPush Rate 200 mm/minute\nAmbient                 Dry                 Oxygen\nRamp Rate +5\xb0C/minute")),(0,i.yg)("h1",{id:"2"},"2"),(0,i.yg)("ol",{start:2},(0,i.yg)("li",{parentName:"ol"},"Temperature\nRamp\nFinal Temperature 1100\xb0C\nAmbient Steam (wet oxide)\nTemperature  1100\xb0C")),(0,i.yg)("h1",{id:"3"},"3"),(0,i.yg)("ol",{start:3},(0,i.yg)("li",{parentName:"ol"},"Oxidation\nTime                      60                      minute\nAmbient                 Dry                 Oxygen\nRamp Rate \u20133\xb0C/minute")),(0,i.yg)("h1",{id:"4"},"4"),(0,i.yg)("ol",{start:4},(0,i.yg)("li",{parentName:"ol"},"Temperature\nRamp\nFinal Temperature 800\xb0C\nAmbient                 Dry                 Oxygen\nTemperature                   800\xb0C")),(0,i.yg)("h1",{id:"5"},"5"),(0,i.yg)("ol",{start:5},(0,i.yg)("li",{parentName:"ol"},(0,i.yg)("p",{parentName:"li"},"Pull (Unload)\nPull Rate 200 mm/minute")),(0,i.yg)("li",{parentName:"ol"},(0,i.yg)("p",{parentName:"li"},"2.3    Load  the  specimen  wafers  into  the  wafer  boat,\nbeing    careful    to    avoid    binding,    scratching,    or\ncontamination.")),(0,i.yg)("li",{parentName:"ol"},(0,i.yg)("p",{parentName:"li"},"2.4  Insert the boat into the hot zone at the rate called\nfor in the thermal sequence being employed.  The wafer\nboat shall be centered in the uniform hot zone.")),(0,i.yg)("li",{parentName:"ol"},(0,i.yg)("p",{parentName:"li"},"2.5  Follow the ramp up, oxidation, ramp down, and\npull  procedures  as  specified  in  the  thermal  sequence\nbeing employed.")),(0,i.yg)("li",{parentName:"ol"},(0,i.yg)("p",{parentName:"li"},"2.6    Because  silicon  wafers  and  quartz  accessories\nare  extremely  hot  when  they  are  removed  from  the\noxidation furnace, allow the materials adequate time to\ncool before handling.")),(0,i.yg)("li",{parentName:"ol"},(0,i.yg)("p",{parentName:"li"},"3    Transfer  the  room  temperature  wafers  from  the\nquartz  boat  to  a  wafer  carrier  using  the  pickup  tool  or\nautomated transfer unit.")),(0,i.yg)("li",{parentName:"ol"},(0,i.yg)("p",{parentName:"li"},"4          Remove     the     thermal     oxide     layer     using\nhydrofluoric acid for 2 min followed by water rinse and\nspin dry.")),(0,i.yg)("li",{parentName:"ol"},(0,i.yg)("p",{parentName:"li"},"4.1  Caution \u2014   Hydrofluoric   acid   solutions   are\nparticularly hazardous and specific preventive measures\nmust  be  strictly  observed.    Safety  or  protective  gear\nshould  be  worn  while  handling  acid  solutions.    Safety\nrequirements  vary,  but  the  essential  items  are:  plastic\ngloves, safety glasses, face shield, acid gown, and shoe\ncovers.")),(0,i.yg)("li",{parentName:"ol"},(0,i.yg)("p",{parentName:"li"},"5    Select  and  use  an  appropriate  etching  solution  as\ndescribed in SEMI MF1809 to allow defect delineation\nwhile  removing  4  \u03bcm  (or  another  amount  as  agreed\nupon between the parties to the test) of silicon from the\nsurface being evaluated.")),(0,i.yg)("li",{parentName:"ol"},(0,i.yg)("p",{parentName:"li"},"6    Count  and  report  the  density  of  observed  defects\nusing SEMI MF1810.\n13  Keywords")),(0,i.yg)("li",{parentName:"ol"},(0,i.yg)("p",{parentName:"li"},"1                defects;        dislocation;        epitaxy;        hillock;\nimperfections;  oxidation;  preferential  etch;  shallow  pit;\nsilicon; slip; stacking fault; swirl"))),(0,i.yg)("p",null,"SEMI MF1727-0304 \xa9 SEMI 2003, 2004 4\nNOTICE: SEMI      makes      no      warranties      or\nrepresentations  as  to  the  suitability  of  the  standards  set\nforth   herein   for   any   particular   application.      The\ndetermination of the suitability of the standard is solely\nthe  responsibility  of  the  user.    Users  are  cautioned  to\nrefer   to   manufacturer's   instructions,   product   labels,\nproduct   data   sheets,   and   other   relevant   literature,\nrespecting   any   materials   or   equipment   mentioned\nherein.    These  standards  are  subject  to  change  without\nnotice.\nBy    publication    of    this    standard,    Semiconductor\nEquipment and Materials International (SEMI) takes no\nposition  respecting  the  validity  of  any  patent  rights  or\ncopyrights   asserted   in   connection   with   any   items\nmentioned  in  this  standard.    Users  of  this  standard  are\nexpressly advised that determination of any such patent\nrights  or  copyrights,  and  the  risk  of  infringement  of\nsuch rights are entirely their own responsibility."),(0,i.yg)("p",null,"Copyright   by   SEMI\xae   (Semiconductor   Equipment   and   Materials\nInternational), 3081 Zanker Road, San Jose, CA 95134. Reproduction o\nf\nthe  contents  in  whole  or  in  part  is  forbidden  without  express  written\nconsent of SEMI."),(0,i.yg)("p",null,"SEMI MF1771-0304 \xa9 SEMI 2003, 2004 1\nSEMI MF1771-0304\nTEST METHOD FOR EVALUATING GATE OXIDE INTEGRITY BY\nVOLTAGE RAMP TECHNIQUE\nThis  test  method  was  technically  approved  by  the  Global  Silicon  Wafer  Committee  and  is  the  direct\nresponsibility of the North American Silicon Wafer Committee.  Current edition approved for publication by\nthe   North   American   Regional   Standards   Committee   on   December   4,   2003.      Initially   available   at\n",(0,i.yg)("a",{parentName:"p",href:"http://www.semi.org"},"www.semi.org")," February 2004; to be published March 2004.  Originally published by ASTM International as\nASTM F 1771-97.  Last previous edition SEMI MF1392-97 (Reapproved 2002).\n1  Purpose"),(0,i.yg)("ol",null,(0,i.yg)("li",{parentName:"ol"},"1  The technique outlined in this test method is meant\nto  standardize  the  procedure,  analysis  and  reporting  of\noxide  integrity  data  via  the  voltage  ramp  technique\namong  interested  parties.    However,  since  the  values\nobtained  cannot  be  entirely  divorced  from  the  process\nof  fabricating  the  test  structure,  suitable  correlations\nshould   be   performed   based   on   process   needs   and\nstructure  selection.    This  correlation  should  include\nsample size as well as device geometry."),(0,i.yg)("li",{parentName:"ol"},"2    Measurement  of  the  electrical  integrity  of  oxides\ngrown on silicon wafers may also be used in-house as a\nmeans  of  monitoring  the  quality  of  furnaces  and  other\nprocessing  steps  as  well  as  judging  the  impact  of\nchanging some processing steps."),(0,i.yg)("li",{parentName:"ol"},"3      Selection   of   various   edge   and   area   intensive\nstructures  is  crucial  for  isolating  the  nature  of  the\ndefects.  Techniques for using such structures to isolate\nthe  nature  of  detected  defects  is  beyond  the  scope  of\nthis test method."),(0,i.yg)("li",{parentName:"ol"},"4    The  actual  results  are  somewhat  dependent  on  the\nchoice  of  gate  electrode.    Polysilicon  gates  have  the\nadvantage  of  being  identical  to  finished  product  in\nmany  instances.    Even  for  polysilicon  gates,  exact\nresults   depend   upon   values   chosen   for   polysilicon\nthickness, doping, and sheet resistance.\n2  Scope"),(0,i.yg)("li",{parentName:"ol"},"1  The techniques outlined in this standard are for the\npurpose  of  standardizing  the  procedure  of  measure-\nment,  analysis,  and  reporting  of  oxide  integrity  data\nbetween interested parties."),(0,i.yg)("li",{parentName:"ol"},"1.1        This    test    method    makes    no    representation\nregarding       actual       device       failure       rates       or\nacceptance/rejection criteria."),(0,i.yg)("li",{parentName:"ol"},"1.2    While  some  suggestions  for  data  analysis  are\nincluded    in    later    sections    of    this    test    method,\ninterpretation  of  results  is  beyond  the  scope  of  this\nstandard.    Any  such  interpretations  should  be  agreed\nupon  between  interested  parties  prior  to  testing.    For\nexample,  a  variety  of  failure  criteria  are  included  to\npermit  separation  of  so-called  intrinsic  and  extrinsic\noxide failures.\nNOTE 1:  In  this  regard  this test  method  differs  from  that\ngiven  in  SEMI  M51,  which  is  focused  on  application  of  gate\noxide   integrity   measurements,   as   described   in   this   test\nmethod,  to  determine  the  density  of  crystal  originated  pits  in\nthe wafer under test.  SEMI M51 also provides a standardized\nprocedure for fabricating the MOS capacitors."),(0,i.yg)("li",{parentName:"ol"},"2    The  background  of  this  test  method  is  provided  in\nRelated Information 1."),(0,i.yg)("li",{parentName:"ol"},"3    This  test  method  covers  the  procedure  for  gaging\nthe electrical strength of silicon dioxide thin films with\nthicknesses ranging from approximately 3 nm to 50 nm.\nIn  the  analysis  of  films  of  4  nm  or  less,  the  impact  of\ndirect  tunneling  on  the  current-voltage  characteristics,\nand   hence   the   specified   failure   criteria   defined   in\nSection  5.4,  must  be  taken  into  account.    Since  oxide\nintegrity     strongly     depends     on     wafer     defects,\ncontamination,  cleanliness,  as  well  as  processing,  the\nusers  of  this  test  method  are  expected  to  include  wafer\nmanufacturers and device manufacturers."),(0,i.yg)("li",{parentName:"ol"},"4  This test method is not structure specific, but notes\nregarding options for different structures may be found\nin  the  appendix.    The  three  most  likely  structures  are\nsimple    planar    metal-oxide    semiconductor    (MOS-\ncapacitors)   (fabricated   or   mercury   probe),   various\nisolation  structures  (for  example,  local  oxidation  of\nsilicon (LOCOS)), and field effect transistors.  This test\nmethod  assumes  that  a  low  resistance  ohmic  contact  is\nmade to the backside of each wafer in each case.  For a\nmore detailed discussion of the design and evaluation of\ntest structures for this test method, the reader is referred\nto the EIA/JEDEC Standard 35-1."),(0,i.yg)("li",{parentName:"ol"},"5  Failure criteria specified in this test method include\nboth the fixed current limit (soft) and destructive (hard)\ntypes. In the past, use of a fixed current limit of 1 \u03bcA or\nmore  virtually  ensured  measurement  of  hard  failure,  as\nthe  thicker,  more  heavily  contaminated  oxides  of  those\ndays   typically   failed   catastrophically   as   soon   as\nmeasurable    currents    were    passed.    The    cleaner\nprocessing of thinner oxides now means that oxides will\nsustain   relatively   large   currents   with   little   or   no\nevidence  of  failure.  While  use  of  fixed  current  limit\ntesting  may  still  be  of  value  for  assessing  uniformity")),(0,i.yg)("p",null,"SEMI MF1771-0304 \xa9 SEMI 2003, 2004 2\nissues,  it  is  widely  felt  that  failure  to  continue  oxide\nbreakdown  testing  to  the  point  of  catastrophic  oxide\nfailure may mask the presence of defect tails, which are\nof  critical  importance  in  assessing  long-term  oxide\nreliability.  For  this  reason,  this  test  method  makes\nprovision for use of fixed limit failure criteria if desired\nand  agreed  upon  by  the  parties  to  the  testing,  but\nspecifies  that  testing  be  continued  until  hard  failure  is\nsensed.\n2. 6      This   test   method   specifically   does   not   include\nmeasurement     of     a     charge-to-breakdown     (Q\nbd\n)\nparameter.   Industry   experience   with   this   parameter\nmeasured in a ramp-to-failure test such as this indicates\nthat Q\nbd\nvalues   so   obtained   may   be   unreliable\nindicators  of  oxide  quality.  This  is  because  a  large\nfraction  of  the  value  determined  is  collected  in  the  last\nsteps  of  the  test,  and  the  result  is  subject  to  large\ndeviations. Q\nbd\nshould  be  measured  in  a  constant\ncurrent  or  bounded  current  ramp  test.  This  test  method\nis applicable to both n-type and p-type wafers, polished\nor  having  an  epitaxial  layer.    In  wafers  with  epitaxial\nlayers,  the  conductivity  type  of  the  layer  should  be  the\nsame  as  that  of  the  bulk  wafer.    While  not  excluding\ndepletion  polarity,  it  is  preferred  that  measurement\npolarity   should   be   in   accumulation   to   void   the\ncomplication  of  a  voltage  drop  across  the  depletion\nlayer.\n2. 7  While this test method is primarily intended for use\nin  characterizing  the  SiO\n2\n-silicon  systems  as  stated\nabove,   it   may   be   applied   in   general   terms   to   the\nmeasurement   of   other   metal-insulator-semiconductor\nstructures     if     appropriate     consideration     of     the\ncharacteristics of the other materials is made.\n2. 8      Measurement   conditions   specified   in   this   test\nmethod are conservative, intended for thorough analysis\nof  high  quality  oxide-silicon  systems,  and  to  provide  a\nregime  in  which  new  users  may  safely  begin  testing\nwithout encountering undue experimental artifacts.  It is\nrecognized   that   some   experienced   users   may   be\nworking   in   applications   where   less   precise   data   is\nrequired and a more rapid test is desirable.  An example\nof  this  situation  is  the  evaluation  of  silicon  wafer\nquality,  where  a  staircase  voltage  step  providing  0.5\nMV/cm  oxide  field  strength  resolution  and  a  voltage\nstep   duration   of   0.2   s   has   been   used.      Such   test\nconditions   may   be   specified   when   agreed   upon   as\nadequate by all participants to the testing.  Because the\ndependence    of    measured    parameters    upon    test\nconditions may increase as these conditions depart from\nthose  specified  in  this  test  method,  it  is  important  that\nall   parties   to   these   tests   use   the   same   set   of   test\nconditions, so that their results are comparable.\nNOTICE:  This  standard  does  not  purport  to  address\nsafety  issues,  if  any,  associated  with  its  use.    It  is  the\nresponsibility  of  the  user  of  this  standard  to  establish\nappropriate  safety  and  health  practices  and  determine\nthe applicability of regulatory or other limitations prior\nto use.\n3  Limitations\n3. 1  Since this is a dc measurement, care must be taken\nto make sure that the wafer has a low resistance ohmic\nreturn   contact.      This   is   preferably   done   with   a\nmetallized  contact  to  the  back  side  of  the  wafer  under\ntest.  In cases where testing must be done on capacitors\nin  diffused  wells  of  conductivity  type  opposite  to  the\nsubstrate,   top   side   contacts   carefully   designed   to\nprovide  uniform,  low  resistance  to  all  parts  of  the  test\ncapacitor should be used.  A discussion of these design\ncriteria is given in Standard 35-1.\n3. 2    It  is  strongly  suggested  that  testing  be  done  with  a\nvoltage   polarity   to   accumulate   the   silicon   surface\nunderlying   the   oxide;   positive   voltages   for   n-type\nsubstrates  and  negative  voltages  for  p-type  substrates.\nIf this is not done, a topside contact to a diffused region\nof opposite conductivity type surrounding the capacitor\n(a gated diode or transistor) should be used to minimize\nthe  problem  of  uncontrolled  voltage  drops  across  the\ninversion  layer  during  testing.    This  is  an  absolute\nrequirement   for   testing   p-type   substrate   capacitors\nunder   positive   bias,   where   sufficient   electrons   to\nsupport  conduction  and  breakdown  are  not  available\nwithout the n-type region.\n3. 3    Evaluation  and  control  of  electrical  noise  in  the\ncurrent-voltage data taken as part of this test method is\ncrucial to the proper identification of the failure criteria,\nparticularly the ln J-V slope change criterion defined in\nSection  9.9.4.    Approaches  for  minimizing  electrical\nnoise  in  the  measurements  are  suggested  in  Section  7\non  Apparatus,  and  an  approach  for  noise  evaluation  is\ngiven in Section 10.3.\n3. 4    Control  of  the  voltage  step  time  may  be  difficult\nwhen   using   automated   electrometers   in   a   voltage\nstaircase  regime.    While  the  required  100-ms  step  time\nmay  be  set  using  a  delay  in  the  measurement  loop,  an\nadditional,  uncontrolled  delay  may  be  incurred  due  to\nautoranging  of  the  electrometer.    The  effect  is  most\npronounced  for  very  low  currents,  where  the  measured\nvalue   is   several   orders   of   magnitude   below   the\nminimum  range  set  by  the  electrometer  software.    An\nexample of this effect is discussed in Section 10.3.\n3. 5    The  method  of  probing  the  device  may  affect  the\nresults.      Examples   of   possible   variables   are   probe\npressure  and  use  of  a  contact  pad  versus  direct  contact\nto the gate.\n3. 6        Use    of    gate    electrode    material    other    than\npolysilicon   may   mask   differences   in   materials   and"),(0,i.yg)("p",null,"SEMI MF1771-0304 \xa9 SEMI 2003, 2004 3\nmake  the  material  look  worse  than  it  might  otherwise\nappear if polysilicon gates are used.  This is because the\nprocess of forming a gate electrode on an oxide sample\nmay affect the integrity of that oxide either for better or\nfor     worse.          Sputtering     or     radiation     damage\naccompanying metal gate deposition may degrade oxide\nintegrity,  while  the  high  temperature  annealing  and\ngettering  associated  with  polysilicon  deposition  and\ndoping may improve oxide quality.  On the other hand,\nstress  arising  from  crystal  formation  in  the  polysilicon,\nor impurity diffusion along polysilicon grain boundaries\nmay degrade oxide integrity.  Changes of gate-substrate\nwork function difference may also affect the breakdown\nand  wearout  mechanisms  in  the  oxide.    Therefore,\npotential  effects  of  gate  electrode  material  choice  on\ntest results must not be neglected.\n3. 7    The  actual  values  obtained  depend  somewhat  on\nthe processing involved in fabricating the test structure.\nCare must be taken to ensure a consistent processing.\n3. 8  Wafer temperature during testing should be clearly\ndefined.    While  oxide  breakdown  voltages  are  not\nstrongly   temperature-dependent,   the   oxide   wearout\nmechanism     is     temperature-sensitive,     and     large\ntemperature variations might have an impact on results.\n3. 9  Warning \u2014   Since   the   voltage   and   currents\ninvolved  are  potentially  dangerous,  appropriate  means\nof  preventing  the  operator  from  coming  into  contact\nwith  the  probe  tip  or  other  charged  surfaces  should  be\nin place before testing.\n3. 10  When testing very thin oxides, those 10 nm or less\nin  thickness,  special  care  must  be  taken  to  account  for\neffects  arising  from  the  very  high  specific  capacitance\nof these films.  These may include voltage drops across\nthe  polysilicon  gate  electrode  and  the  silicon  substrate,\nand high conduction due to direct tunneling.\n3. 11  When using a mercury probe for measurements of\nthis  type,  care  must  be  taken  in  the  preparation  and\ncontrol   of   the   oxide   surface.      Adsorbed   organic\ncontaminant    films    may    affect    the    electric    field\ndistribution in the oxide.  Such films may sometimes be\nremoved with hot SC-1 cleaning solution; a mixture of\nNH\n4\nOH-H\n2\nO\n2\n-H\n2\nO.  Use of a dry nitrogen purge of the\nprobing  ambient  is  also  recommended  to  minimize\nsurface contamination effects.\n4  Referenced Standards\n4. 1  SEMI Standard\nSEMI  M51  \u2014  Test  Method  for  Characterizing  Silicon\nWafers by Gate Oxide Integrity\n4. 2  EIA/JEDEC Standards\n1"),(0,i.yg)("p",null,"Standard  35  \u2014  Procedure  for  the  Wafer-Level  Testing\nof Thin Dielectrics\nStandard  35-1  \u2014  General  Guidelines  for  Designing\nTest  Structures  for  the  Wafer-Level  Testing  of  Thin\nDielectrics\nStandard  35-2  \u2014  Test  Criteria  for  the  Wafer-Level\nTesting of Thin Dielectrics\nNOTICE:  Unless  otherwise  indicated,  all  documents\ncited shall be the latest published versions.\n5  Terminology\n5. 1  Definitions\n5. 1.1  hard  failure  \u2014  destructive  failure  of  an  MOS\ncapacitor associated with rupture of the oxide film.\n5. 1.1.1  Discussion  \u2014  This  is  sensed  by  an  abrupt,\nirreversible change in the current-voltage characteristics\nof  the  capacitor.    In  this  test  method,  hard  failure  is\ndetermined    by    a    relatively    large    change    in    dc\nconduction  level  between  voltage  steps,  or  as  a  change\nin  the  logarithmic  slope  of  the  current  density-voltage\ncharacteristic.\n5. 1.2  soft failure \u2014 failure of an MOS capacitor sensed\nby its passage of an electrical current equal to or greater\nthan a predetermined value.\n5. 1.2.1  Discussion \u2014 This type of failure may be either\ndestructive or nondestructive, as in the case of Fowler-\nNordheim or direct tunneling currents.\n5. 1.3  failure  modes  A,  B,  and  C  \u2014  in  the  reporting  of\nhard   and   soft   breakdown   failure   results,   data   is\nsometimes summarized in terms of ranges of oxide field\nstrength in which the breakdown occurred.\n5. 1.3.1  Discussion  \u2014  One  set  of  categories  widely\nused\n2\n,\n3\nis as follows:\n\u2022 A mode failure:  E\nox\n< 1 MV/cm\n\u2022 B mode failure:  1 MV/cm \u2264 E\nox\n\u2264 8 mV/cm\n\u2022 C mode failure:  8 MV/cm < E\nox"),(0,i.yg)("p",null,"1  Available from Electronic Industries Alliance, 2500 Wilson Blvd.,\nArlington, VA 22201 USA.  Tel: 703-907-7500, Fax: 703-907-7501,\nWebsite: ",(0,i.yg)("a",{parentName:"p",href:"http://www.eia.org"},"www.eia.org"),"\n.\n2    Yamabe,  K.,  Ozawa,  Y.,  Nadahara,  S.,  and  Imai,  K.,  \u201cThermally\nGrown  Silicon  Dioxide  with  High  Reliability,\u201d  in  Semiconductor\nSilicon   1990,   Proceedings   Volume   90-7,   The   Electrochemical\nSociety, (Pennington, NJ, 1990) pp. 349-363.\n3    Yamabe,  K.,  Taniguchi,  K.,  and  Matsushita,  Y.,  \u201cThickness\nDependence   of   Dielectric   Breakdown   Failure   of   Thermal   SiO2\nFilms,\u201d Reliability Physics\u201421st Annual Proceedings,  1983, p. 184."),(0,i.yg)("p",null,"SEMI MF1771-0304 \xa9 SEMI 2003, 2004 4"),(0,i.yg)("p",null,"Figure 1\nFlow Diagram for Ramp Voltage Test Method"),(0,i.yg)("ol",{start:5},(0,i.yg)("li",{parentName:"ol"},"1.3.2    These  categories  have  traditionally  been  used\nfor oxides thicker than about 20 nm.  For thinner films,\ncare must be taken in their use and in proper derivation\nof the oxide field strengths as described in Section 10.2.\nThe break point between A mode and B mode failure in\nthis  set  of  categories  is  different  from  the  3  MV/cm\ngiven in SEMI M51.\n6  Summary of Test Method"),(0,i.yg)("li",{parentName:"ol"},"1      A   flow   diagram   for   the   ramp   voltage   test   is\npictured in Figure 1."),(0,i.yg)("li",{parentName:"ol"},"2  Record the test specimen ID and other test identity."),(0,i.yg)("li",{parentName:"ol"},"3    Establish  the  test  parameters  relevant  to  the  test\nsystem and to the test specimen."),(0,i.yg)("li",{parentName:"ol"},"4  A capacitor unit on the test specimen is selected for\ntest,  and  an  optional  pretest  of  capacitor  leakage  is\ncarried out, if desired."),(0,i.yg)("li",{parentName:"ol"},"5    If  the  capacitor  fails  this  pretest,  the  capacitor  is\nrecorded as a category 0 failure and a new capacitor on\nthe test specimen is selected for test."),(0,i.yg)("li",{parentName:"ol"},"6    Otherwise,  the  voltage  on  the  capacitor  is  set  to  0\n(if no pretest was conducted) or to the voltage of use (if\na pretest was carried out)."),(0,i.yg)("li",{parentName:"ol"},"7    The  voltage  applied  to  the  capacitor  under  test  is\nincreased  linearly  with  time  at  a  specified  rate,  with\nmeasurements  of  current  made  at  intervals  that  must\ncorrespond  to  oxide  electric  field  changes  less  than  a\nmaximum specified value."),(0,i.yg)("li",{parentName:"ol"},"8      The   voltage   ramp   continues   until   hard   failure\n(destructive  breakdown),  as  defined  by  one  of  several\nspecified  failure  criteria,  is  sensed  and  stored  along\nwith the appropriate hard failure criterion."),(0,i.yg)("li",{parentName:"ol"},"9  During    the    measurement    cycle,    soft    failures\ncorresponding   to   predetermined   current   levels   are\nsensed and stored."),(0,i.yg)("li",{parentName:"ol"},"10      The   measurement   cycle   for   this   capacitor   is\ncompleted  when  hard  failure  is  detected  or  when  the\nupper voltage limit of the test is reached."),(0,i.yg)("li",{parentName:"ol"},"11    After  the  test  is  completed  (without  observing\nhard  failure),  a  post-test  is  performed  to  evaluate  hard\nfailure by sensing current at a low voltage."),(0,i.yg)("li",{parentName:"ol"},"12      The   test   cycle   is   then   repeated   for   the   next\ncapacitor  in  the  array,  and  this  is  continued  until  all\nunits in the specified group have been tested."),(0,i.yg)("li",{parentName:"ol"},"13    When  testing  is  complete,  calculations  and  cate-\ngorizing of data is done and a report is generated.\n7  Apparatus"),(0,i.yg)("li",{parentName:"ol"},"1      Although   the   test   method   is   independent   of\nequipment    configuration,    the    use    of    computer-\ncontrolled   probing   equipment   is   essential   as   the\nmeasurement  speed  precludes  manual  data  gathering.\nWhat is included here shall be considered a minimum."),(0,i.yg)("li",{parentName:"ol"},"1.1  Voltage  Source  and  Sink  \u2014  That  is  capable  of\ndelivering/receiving between 0 and \xb1100 V in the form\nof an effective ramp rate of 1.0 \xb1 0.1 MV/cm\n\u20131\n/s\n\u20131\neither\nautomatically  or  under  computer  control.    If  use  of\nother  ramp  rates  is  mutually  agreed  upon  (see  Section"),(0,i.yg)("li",{parentName:"ol"},"6), it must be established that hardware is available to\nperform  the  measurement  adequately.    This  voltage\nsource/sink  may  consist  of  two  source-measurement\nunits  (SMU's)  with  a  common  ground,  or  just  a  single\nSMU  with  a  dedicated  sink.    The  voltage  source  shall\nbe capable of sourcing at least 100 mA of current.")),(0,i.yg)("p",null,"SEMI MF1771-0304 \xa9 SEMI 2003, 2004 5\n7. 2  Shielded  Triaxial  Cables  \u2014  Involving  guarding  to\nminimize the noise when measuring low current values.\n7. 3  Wafer   Chuck   \u2014   Electrically   isolated   from   its\ncase/probe  platen.    While  the  chuck  may  be  connected\nto   the   reference   voltage   (zero,   not   ground),   lower\nelectrical  noise  may  be  obtained  by  connecting  the\nvoltage  ramp  source  to  the  chuck  and  measuring  the\ncurrent through the probe connection.\n7. 4  Probe  \u2014  To  contact  the  gate  electrode.    Either  a\nhard needle-type probe such as tungsen carbide (which\nmay  be  a  single  probe  or  a  probe  card)  or  a  mercury\nprobe may be used.\n8  Sampling\n8. 1    Sampling  is  the  responsibility  of  the  user  of  this\ntest  method.    However,  if  testing  is  done  as  part  of  a\ncomparison  or  correlation,  sampling  shall  be  agreed\nupon in advance by all participants.\nNOTE  2:    Refer  to  the  appendix  of  Standard  35  for  a  good\ndiscussion of sampling plan statistics.\n9  Procedure\n9. 1  Before   the   measurement,   record   the   following\ninformation  for  each  sample:  sample  identity,  date,\ntime,   operator,   instrument   station   identity   (if   any),\naverage    oxide    thickness,    gate    area    in    square\ncentimeters, gate material, oxide type (example thermal\nversus  deposited),  structure  type,  conductivity  type  (n\nor p),   bias   mode   (accumulation   or   depletion),   test\ntemperature.\n9. 2    Establish  the  test  parameters  relevant  to  the  test\nsystem and the sample.  These include the voltage ramp\nrate,  computed  in  accordance  with  the  calculation  in\nSection 10.2, and the noise threshold level and in some\ninstances  the  ln  J-V  slope  ratio  for  the  hard  failure\ncriterion    in    Section    9.9.5,    both    determined    in\naccordance with the calculation in Section 10.3.\n9. 3  Set the applied voltage to zero volts.\n9. 4    Recognizing  that  some  information  on  extrinsic\ndefects may be lost, perform a pretest as follows.  If it is\ndesired not to lose the information on extrinsic defects,\nproceed to Section 9.5.\n9. 4.1    Bias  the  gate  into  accumulation  at  the  voltage  of\nuse.  If the measured current exceeds a value equivalent\nto  1.0  \xd7  10\n\u20135\nA/cm\n2\n(or  a  current  value  of  10  nA  if  the\ndevice area is at or below 10\n\u20133\ncm\n2\n), record this device\nas a Category 0 failure and proceed to Section 9.11.\n9. 5    From  the  starting  bias  condition  (zero  if  no  pretest\nwas  done,  or  the  voltage  of  use  if  a  pretest  was  used)\nrecord voltage and current.\n9. 6      Begin   increasing   the   voltage   bias   at   a   rate\nequivalent  to  an  electric  field  increment  of  1.0  \xb1  0.1\nMV-cm\n\u20131\n-s\n\u20131\n.  Note that other ramp rates may be used\nif it can be shown that it does not affect the results, or if\nit is agreed upon by all parties to the test.\n9. 7    Record  current-voltage  data  at  an  interval  no  more\nthan  0.1  s  between  readings,  or  at  least  once  near  the\nend of each voltage step.\n9. 8  After each current reading, test to see if any of the\nsoft  failure  criteria  have  been  met.    If  so,  store  the\nappropriate value.\n9. 9    After  each  current  reading,  check  to  see  if  one  of\nthe hard failure criteria has been reached.\n9. 9.1    Check  to  see  if  the  current  has  increased  to  a\nvalue greater than or equal to 0.98 times the compliance\nlimit  of  the  voltage  ramp  source.    If  so,  record  the\nprevious  voltage  level  as  the  hard  failure  voltage,  and\nset the failure category to 1.  Divide the current level at\nthe  previous  measurement  point  by  the  capacitor  area,\nand record this value as the hard failure current density\nfor this unit.\n9. 9.2    Check  to  see  if  the  current  has  increased  by  a\nfactor of 1000 or more from the previous reading.  If so,\nrecord  the  previous  voltage  level  as  the  hard  failure\nvoltage,  and  set  the  failure  category  to  2.    Divide  the\ncurrent  value  measured  at  the  previous  point  by  the\ncapacitor area, and record this value as the hard failure\ncurrent density.\n9. 9.3    Check  to  see  if  the  current  has  increased  by  a\nfactor  of  10  or  more  in  two  consecutive  voltage  steps.\nIf  so,  record  the  previous  voltage  level  as  the  hard\nfailure voltage, and set the failure category to 3.  Divide\nthe current value measured at the previous point by the\ncapacitor area, and record this value as the hard failure\ncurrent density.\n9. 9.4    If  the  current  is  above  the  noise  threshold  level,\ncheck for an abrupt increase in the current by a factor of\nten.    If  this  has  occurred,  record  the  previous  voltage\nlevel  as  the  hard  failure  voltage,  and  set  the  failure\ncategory to 4.  Divide the current value measured at the\nprevious  point  by  the  capacitor  area,  and  record  this\nvalue as the hard failure current density.\n9. 9.5    If  the  current  is  above  the  noise  threshold  level,\ncheck  for  an  abrupt  change  in  the  logarithmic  slope  of\nthe  current  density-voltage  characteristic  of  the  unit.\nTo  minimize  the  chance  of  detecting  a  false  reading,\nuse  the  average  of  the  previous  five  (V,I)  data  pairs  to\ncompute  the  established  slope,  and  the  current  and\nprevious (V, I) data pairs to compute the new slope.  A\nchange by a factor of three shall constitute a failure.  If\nthis  has  occurred,  record  the  previous  voltage  level  as\nthe  hard  failure  voltage,  and  set  the  failure  category  to"),(0,i.yg)("p",null,"SEMI MF1771-0304 \xa9 SEMI 2003, 2004 6\n5.    Divide  the  current  value  measured  at  the  previous\npoint by the capacitor area, and record this value as the\nhard failure current density.\n9. 10  After hard failure has been detected by one of the\ncriteria in Section 9.9 or the upper test voltage limit has\nbeen   reached,   perform   a   post-test   using   the   same\ncriteria defined for the pretest in Section 9.4.1.  This is\nto be done whether a pretest was elected in Section 9.4\nor not.  If the unit fails the post-test conditions, modify\nthe   failure   category   in   some   way   to   reflect   this\nobservation.  For example, one may change the sign of\nthe failure category number, or add an asterisk.\n9. 11  Proceed to the next device to be tested, and repeat\nSections 9.3\u20139.10 until all devices are tested.\n10  Calculations\n10. 1  Current   and   Current   Density   \u2014   To   calculate\ncurrent  (I)  from  a  current  density  (J),  multiply  the\ncurrent  density  by  the  area  of  gate  contact  (A)  as\nfollows:"),(0,i.yg)("p",null,"AJI\xd7=                                     (1)\nNOTE  3:    Example:  Given  a  current  density  (J)  of  1  \u03bcA/cm\n2\nand a gate area (A) of 0.08 cm\n2\n, the current would be 80 nA.\n10. 1.1  Similarly, compute current density (J  in  A/cm\n2\n)\nfrom  measured  current  (I  in  A)  and  area  (A  in  cm\n2\n)\nusing"),(0,i.yg)("p",null,"A\nI\nJ=\n(2)\n10. 2  Oxide  Voltage  and  Electric  Field  Strength  as  a\nFunction of Applied Voltage \u2014 Since ramp voltage test\nincrements  and  ramp  rates  as  well  as  some  breakdown\nvoltage  data  analyses  are  specified  in  terms  of  oxide\nelectric  field  strength,  it  is  important  to  consider  the\nconversion  of  applied  voltages  to  oxide  voltage  and\nelectric  field  values  for  these  two  cases.    Historically,\noxide  electric  field  strength  has  been  approximated\nsimply by dividing the applied voltage by the thickness\nof the oxide.  This approximation is in error because it\nneglects  the  offset  in  the  zero  values  of  applied  and\noxide   voltage   brought   about   by   the   work   function\ndifference between gate electrode and silicon substrate,\nand  the  voltages  dropped  across  the  substrate  (and  the\ngate  electrode,  if  it  is  non-metallic)  when  the  capacitor\nis  strongly  biased  during  breakdown  testing.    These\nvoltage  drops  are  made  up  of  two  components;  one\nassociated  with  band  bending  at  the  interfaces  with  the\noxide   that   establishes   the   high   fields   required   for\ntesting,  and  another  involving  additional  voltage  drops\ndue to series resistances that become significant at very\nhigh   currents.      These   corrections,   which   together\nnormally  range  up  to  1  to  2  V  in  magnitude,  might\nreasonably be neglected for samples with oxides greater\nthan 20-nm thick, as the correction amounted to only a\nfew  percent  of  the  breakdown  voltage  values.    For\nthinner  oxides,  these  additional  voltage  components\nmust be taken into account.\n10. 2.1  The   voltage V\napp\napplied   across   an   MOS\ncapacitor  with  a  given  gate-substrate  work  function\ndifference \u03a6\nms\nand   oxide   fixed   charge   Q\nf\nmay   be\nexpressed as follows:"),(0,i.yg)("p",null,"gatesubms\nox\nf\noxapp\nVV\nC\nQ\nVV++\n\uf8f7\n\uf8f7\n\uf8f8\n\uf8f6\n\uf8ec\n\uf8ec\n\uf8ed\n\uf8eb\n\uf8f7\n\uf8f7\n\uf8f8\n\uf8f6\n\uf8ec\n\uf8ec\n\uf8ed\n\uf8eb\n\u03a6+\u2212=\n(3)\nwhere:\nV\nox\n=   voltage across the oxide, V,\nC\nox\n=   oxide capacitance, F/cm\n2\n,\nV\nsub\n=   voltage across the substrate, V,\nV\ngate\n=    voltage  across  the  gate  electrode  (arising\nfrom     polysilicon     depletion     or     series\nresistance, V.\n10. 2.2  At zero volts applied, the offset due to the work\nfunction     difference     and     oxide     charge     appears\npredominantly  across  the  oxide.    For  setting  a  voltage\nramp rate, the incremental change in V\nox\nwith changing\nV\napp\nis not affected by this offset, but may be decreased\nby  voltage  increases  across  the  silicon  substrate  or  the\ngate electrode due to band bending and series resistance\ndrops.    For  a  sample  in  which  the  applied  bias  voltage\npolarity   accumulates   the   substrate,   and   the   gate\nelectrode  is  metallic  or  of  the  opposite  conductivity\ntype  from  the  substrate  (for  example,  p-type  silicon\nsubstrate  and  n+  polysilicon  gate),  these  effects  are\nappreciable  only  for  very  small  and  very  large  applied\nvoltages.    At  low  bias,  silicon  bands  bend  until  the\nsurface  becomes  degenerate,  after  which  the  rate  of\nband  bending  becomes  very  low.    At  high  biases,\nsignificant  resistive  voltage  drops  may  develop  if  the\ntest structure design is not optimized.  Over the largest\nportion  of  the  test  in  which  neither  of  these  effects  are\nlarge,   ramp   rates   may   be   computed   assuming   that\nvoltage  increments  applied  to  the  device  under  test\nappear   completely   across   the   oxide,   and   \u2206E\nox\n,   the\nelectric  field  increment  across  the  oxide,  is  given  as\nfollows:"),(0,i.yg)("p",null,"ox\napp\nox\nW\nV\nE\n\u2206\n=\u2206                                 (4)\nwhere:\nW\nox\n=   oxide thickness, cm.\n10. 2.3        For    computations    of    oxide    field    strength\nassociated with the various hard and soft failure criteria,"),(0,i.yg)("p",null,"SEMI MF1771-0304 \xa9 SEMI 2003, 2004 7\nall  corrections  indicated  in  Equation  3  must  be  taken\ninto account."),(0,i.yg)("p",null,"Figure 2\nDetermination of Noise Threshold Current Level,\nSlope Ratio Applicability, and Voltage Step Time\nVariations"),(0,i.yg)("ol",{start:10},(0,i.yg)("li",{parentName:"ol"},"3  Determination  of  Noise  Threshold  Current  Level\nand ln J-V Slope Ratio Specification \u2014 Useable values\nof  noise  threshold  current  level  and  ln  J-V  slope  ratio\ndepend upon properties of the test system as well as the\nsamples to be evaluated, and a preliminary test may be\nrequired in order to specify them properly.  To do this,\nit is necessary to store all the current-voltage data pairs\nas well as the incremental voltage step time readings in\ndata arrays.  This is not required for performance of the\nbulk  of  the  testing,  but  is  sometimes  useful  for  more\nthorough analysis of the test results.  When such data is\nstored,  it  is  possible  to  construct  a  figure  like  that\nshown  in  Figure  2,  which  is  a  semi-logarithmic  plot  of\nsample current, step time, and slope ratio versus applied\nvoltage.  Data given here was taken on a 3-nm oxide on\na p-type  silicon  substrate,  so  the  current  and  voltage\nvalues are magnitudes of negative readings.  Both direct\nand  Fowler-Nordheim  tunneling  components  are  seen\nin the I-V data."),(0,i.yg)("li",{parentName:"ol"},"3.1    To  determine  the  noise  threshold  current  level,\nexamine the ln J-V slope ratio, shown as open triangles\nin  Figure  2.    It  is  seen  to  be  quite  noisy  for  this  test\nsystem  and  sample  up  to  a  current  level  just  below  1\nnA.    This  value,  1  nA,  is  thus  a  good  choice  for  noise\nthreshold current level for this test.  Further analysis of\nthe slope ratio data shows that its maximum value in the\nrange  from  1  nA  up  to  catastrophic  failure  is  1.21,  so\nthe   standard   specified   ratio   value   of   three   (3)   is\nadequate to avoid significant noise interference."),(0,i.yg)("li",{parentName:"ol"},"3.2    The  step  time-voltage  dependence  plotted  as\nlight squares in Figure 2 illustrates shortcomings in the\nstep    time    control    for    this    configuration    of    the\nmeasurement  system.    A  voltage  step  time  of  0.1  s  is\nspecified  for  this  test  method  in  Sections  5.3  and  9.7.\nBecause of the high, time-dependent currents measured\nbelow 0.5 V, there is a regime below 1 V where this is\nobserved,  but  most  readings  from  there  up  to  a  current\nvalue of 0.1 \u03bcA fall in the range 0.2 to 0.4 s.  Also, for\nhigher   current   values,   there   are   singular   points   at\nelectrometer   range   changes   where   0.2-s   delays   are\nencountered.      It   has   been   shown   (Klema\n4\n)   that\ndeviations  of  this  amount  do  not  have  large  effects  on\nbreakdown  voltage  distributions,  but  these  extended\ndelays  affect  total  measurement  time,  and  it  would  be\nworthwhile  to  eliminate  them  if  possible.    Approaches\ndepend  upon  measurement  hardware  being  used,  but\ntrading   off   low   current   resolution   for   electrometer\nautoranging  time  and  look-ahead  range  changing  code\nare possibilities."),(0,i.yg)("li",{parentName:"ol"},"4  ln  J-V  Slope  Hard  Failure  Criterion  \u2014  Hard\nbreakdown  failure  of  oxides  is  increasingly  difficult  to\ndetect   as   oxide   thickness   decreases   below   10   nm.\nFowler-Nordheim    emission,    the    dominant    current\ntransport  mechanism  for  SiO\n2\nfilms  in  this  thickness\nrange,   predicts   that   at   a   given   field   strength,   the\nlogarithmic slope of the J-V characteristic increases for\ndecreasing film thickness, but decreases with increasing\nfield  strength  for  a  given  oxide  thickness.    Thus,  a\nchange in ln J-V slope may be a more sensitive detector\nof  failure  for  these  very  thin  films,  where  high  failure\ncurrent  density,  low  oxide  impedance  at  failure,  and\nhigh  voltage  drops  in  series  resistances  might  lead  to\nvery small current changes when the oxide ruptures."),(0,i.yg)("li",{parentName:"ol"},"4.1    Experience  with  this  failure  criterion  for  oxide\nthicknesses  ranging  down  to  3  nm  indicates  that  a\nchange  by  a  factor  of  3  provides  good  detection  of\nfailure  while  remaining  above  the  noise  level  in  the\ndata.      Users   may   verify   this   condition   for   their\nparticular  sample  and  test  conditions,  and  change  the\nfailure  factor  accordingly.    Any  such  change  must  be\nagreed  upon  by  the  parties  to  the  test,  and  clearly\nidentified in the report of the data."),(0,i.yg)("li",{parentName:"ol"},"4.2    In  order  to  minimize  noise  in  the  calculated\nvalues   and   optimize   the   sensitivity   of   the   failure\ndetection,  it  has  been  found  advisable  to  use  a  set  of\nfive  data  points  to  calculate  the  established  and  new\nvalues of the ln J-V slope.  This illustrated in Figure 3,\nwhich  shows  the  last  few  data  points  in  the  ramp\nvoltage test of a 50-nm oxide.  Data points are spaced at"),(0,i.yg)("li",{parentName:"ol"},"1 MV/cm increments, as dictated by this test method."),(0,i.yg)("li",{parentName:"ol"},"4.3  In particular, the last five data points are labeled\n(V(n), I(n))  through  (V(n  \u2013  5),  I(n  \u2013  5),  respectively.\nThe established logarithmic slope is as follows:")),(0,i.yg)("p",null,"4    Klema,  J.,  \u201cRamp  Rate  Effect  on  Dielectric  Breakdown,\u201d  Final\nReport, IEEE  International  Integrated  Reliability  Workshop  (IRW),\nIEEE Electron Devices Society, 1989, p. 87."),(0,i.yg)("p",null,"SEMI MF1771-0304 \xa9 SEMI 2003, 2004 8"),(0,i.yg)("p",null,"()\n()\n()( )()\n\uf8f7\n\uf8f7\n\uf8f7\n\uf8f7\n\uf8f7\n\uf8f7\n\uf8f8\n\uf8f6\n\uf8ec\n\uf8ec\n\uf8ec\n\uf8ec\n\uf8ec\n\uf8ec\n\uf8ed\n\uf8eb\n\u2212\u2212\u2212\n\uf8f7\n\uf8f7\n\uf8f8\n\uf8f6\n\uf8ec\n\uf8ec\n\uf8ed\n\uf8eb\n\uf8f7\n\uf8f7\n\uf8f8\n\uf8f6\n\uf8ec\n\uf8ec\n\uf8ed\n\uf8eb\n\uf8f7\n\uf8f7\n\uf8f8\n\uf8f6\n\uf8ec\n\uf8ec\n\uf8ed\n\uf8eb\n\u2212\n\u2212\n51\n5\n1\nabsln\nabs\nnVnV\nnI\nnI\n(5)\nwhile  the  new  slope  is  computed  from  the  last  two\npoints,"),(0,i.yg)("p",null,"()\n()\n()   (    )()\n\uf8f7\n\uf8f7\n\uf8f7\n\uf8f7\n\uf8f7\n\uf8f7\n\uf8f8\n\uf8f6\n\uf8ec\n\uf8ec\n\uf8ec\n\uf8ec\n\uf8ec\n\uf8ec\n\uf8ed\n\uf8eb\n\u2212\u2212\n\uf8f7\n\uf8f7\n\uf8f8\n\uf8f6\n\uf8ec\n\uf8ec\n\uf8ed\n\uf8eb\n\uf8f7\n\uf8f7\n\uf8f8\n\uf8f6\n\uf8ec\n\uf8ec\n\uf8ed\n\uf8eb\n\uf8f7\n\uf8f7\n\uf8f8\n\uf8f6\n\uf8ec\n\uf8ec\n\uf8ed\n\uf8eb\n\u2212\n1\n1\nabsln\nabs\nnVnV\nnI\nnI\n(6)\n10. 4.4  Testing for the failure criterion is done by taking\nthe  ratio  of  Equation  6  to  Equation  5.    As  can  be  seen\nfrom Figure 3, this failure would be identified by failure\ncriteria  Sections  9.9.2  and  9.9.3,  as  well  as  the  slope\ncriterion Section 9.9.5."),(0,i.yg)("p",null,"Figure 3\nCalculation of In J-V Slope Ratio Failure\nCriterion for a p-Type Sample with 50-nm Gate\nOxide"),(0,i.yg)("ol",{start:10},(0,i.yg)("li",{parentName:"ol"},"5  Defect Density \u2014 To calculate a defect density, a\nminimum criterion must be chosen by either the user or\nnegotiated  with  the  user's  customer.    This  criterion  can\ntake  the  form  of  a  minimum  breakdown  voltage  or\nelectric   field   strength,   or   a   discontinuity   in   the\nbreakdown  voltage  distribution  of  the  sample.    Given\nthe fraction of devices reaching this criterion, the defect\ndensity   calculation   may   be   based   on   a   Poisson\nrelationship   (see   Standard   35)   using   the   following\nequation:")),(0,i.yg)("p",null,")exp(ADY\u2212=                                 (7)\nwhere:\nY   =     yield  of  good  units  in  terms  of  the  defined\nfailure criterion,\nA =    area of sample, cm\n2\n, and\nD =   defect density, defects/cm\n2\n.\nNOTE  4:    Example:  Given  a  total  of  100  devices  tested  with\n87  devices  passing  the  minimum  criterion  for  success  and  a\ngate area of 0.08 cm\n2\n, the defect density would be as follows:"),(0,i.yg)("p",null,"2\ndefects/cm7.1\n08. 0\n)100/87ln(\n==D\n(8)\n10. 5.1  An undefined condition results if the number of\nsuccesses  is  zero.    It  may  be  necessary  to  change  the\narea  of  the  test  capacitor  chosen  for  testing  in  order  to\nresolve meaningful defect densities.  Figure 4 shows the\nrelationship  between  defect  density  and  test  capacitor\narea  required  for  resolution  in  terms  of  a  minimum  of\n10% good or defective units in the sample.\nNOTE  5:    For  example,  a  test  capacitor  with  an  area  of  0.1\ncm\n2\ncan    resolve    defect    densities    between    1    and    25\ndefects/cm\n2\n, with 10 and 90% defective samples."),(0,i.yg)("p",null,"Figure 4\nTest Capacitor Area Required to Resolve Various\nOxide Defect Densities, Assuming Poisson Statistics"),(0,i.yg)("ol",{start:10},(0,i.yg)("li",{parentName:"ol"},"6  Weibull  Distributions  \u2014  To  convert  cumulative\npercentages  to  Weibull  format  (sometimes  referred  to\nas \u201csmallest extreme value probability distribution III\u201d),\nuse the following equation:")),(0,i.yg)("p",null,"()\n)1ln(lnF\u2212\u2212                                 (9)\nwhere ln is the natural log operator and F is the fraction\nof accumulated failures.  Care should be taken so that F\nis  never  exactly  1  since  this  results  in  an  undefined\nsituation."),(0,i.yg)("p",null,"SEMI MF1771-0304 \xa9 SEMI 2003, 2004 9\n11  Report\n11. 1        Report    the    following    for    each    wafer,    as\nappropriate  for  the  test  conditions  and  as  agreed  upon\nby the parties to the test:\n11. 1.1  Test Description:\n11. 1.1.1  Date,\n11. 1.1.2  Time,\n11. 1.1.3  Operator,\n11. 1.1.4  Instrument station identity (if any),\n11. 1.1.5  Test temperature, and\n11. 1.1.6  Total number of devices tested.\n11. 1.2  Sample Description:\n11. 1.2.1  Average oxide thickness,\n11. 1.2.2  Gate area, cm\n2\n,\n11. 1.2.3  Gate material,\n11. 1.2.4          Oxide     type     (example     thermal     versus\ndeposited),\n11. 1.2.5  Structure type,\n11. 1.2.6  Conductivity type (n or p),\n11. 1.2.7  Bias mode (accumulation or depletion), and\n11. 1.2.8  Average  computed  series  resistance  (R\ns\n),  if\nperformed.\n11. 1.3  Test Results:\n11. 1.3.1    Medians  and  means  for  the  hard  and  soft\nbreakdown  voltage  distributions  (V\nBD\n)  and  the  current\ndensities at breakdown (J\nBD\n),\n11. 1.3.2    Histograms  of  the  hard  and  soft  breakdown\nvoltage  and  breakdown  current  density  data.    These\nresults may also be presented in Weibull plot format,\n11. 1.3.3  Percentage of devices falling into each failure\nmode  category  by  hard  or  soft  failure  voltage,  or  by\noxide  electric  field.    Include  results  of  the  post-test  for\neach category, and\n11. 1.3.4      Defect   densities   computed   as   described   in\nSection   10.5,   and   as   agreed   upon   by   participating\nparties.\nNOTE 6:  For homogenous groups, data can be combined for\nthe purposes of comparison.\n12  Precision and Bias\n12. 1  At this time, precision has not been established. A\nreproducibility test for the similar Standard 35 has been\nreported.\n5"),(0,i.yg)("p",null,"13  Keywords\n13. 1  current   density;   defect   density;   electric   field\nstrength;   extrinsic   breakdown;   intrinsic   breakdown;\noxide breakdown"),(0,i.yg)("p",null,"5  Suehle, John S., \u201cReproducibility of JEDEC Standard Current and\nVoltage   Ramp   Test   Procedures   for   Thin-Dielectric   Breakdown\nCharacterization,\u201d   Final   Report,   IEEE   International   Integrated\nReliability  Workshop  (IRW),    IEEE  Electron  Devices  Society,  1993,\npp. 22\u201334."),(0,i.yg)("p",null,"SEMI MF1771-0304 \xa9 SEMI 2003, 2004 10\nRELATED INFORMATION 1\nBACKGROUND OF METHOD\nNOTICE: This related information is not an official part of SEMI MF1771.  It was developed during the original\ndevelopment of the document.  This related information was approved for publication by full letter ballot on\nDecember 4, 2003.\nR1-1  Overview\nR1-1.1  This is a voltage ramp test.  It is most useful in\ndetermining  changes  in  a  given  process.    It  is  intended\nto be applied to arrays of similar capacitors on a silicon\nwafer   or   group   of   wafers   representing   a   process\ncondition specified by the user.\nR1-2  Voltage Ramp\nR1-2.1    While  this  test  can,  and  might  best  be  done\nusing  a  true  linear  voltage  ramp,  constraints  of  the\nautomated   test   equipment   most   often   used   in   its\nperformance  lead  to  widespread  use  of  a  staircase  of\nvoltage  steps  to  simulate  the  ramp.    The  ramp  rate  is\nspecified  in  terms  of  the  rate  of  increase  of  the  oxide\nelectric field.  For oxides thicker than about 20 nm, the\noxide  electric  field  has  been  commonly  estimated  by\ndividing the applied voltage by the oxide thickness, but\nfor  thinner  films,  significant  errors  may  be  introduced\nby ignoring the effects of non-zero flat band voltage of\nthe  MOS  capacitor  and  voltages  developed  across  the\nsilicon  substrate  (and  the  gate  electrode  as  well,  if  it  is\npolysilicon)  due  to  band  bending  and  series  resistance.\nOne approach to estimation of the relationship between\nsample  parameters  and  oxide  field  strength  is  found  in\nSection 10.2.\nR1-3  Current Sampling\nR1-3.1    In  order  to  provide  adequate  breakdown  field\nstrength  resolution,  it  is  specified  that  current  readings\nbe  taken  after  a  maximum  electric  field  change  of  0.1\nMV/cm.    Taken  together  with  the  specified  voltage\nramp  rate,  this  leads  to  a  maximum  time  between\ncurrent  readings  of  100  ms.    In  the  case  in  which  the\ntest is done using a voltage staircase, this implies use of\na   100-ms   voltage   step   duration,   with   one   current\nreading taken at each step.\nR1-4  Failure Criteria\nR1-4.1      Both   \u201chard\u201d   and   \u201csoft\u201d   failure   criteria   are\nprovided for in this test methods.\nR1-4.2    Techniques  for  detection  of  hard  oxide  failure\nfor  thin  dielectrics  may  require  high  resolution,  low\nnoise current-voltage data.  For this reason, hard failure\ncriteria  are  defined  in  two  measurement  regimes,  one\nbelow  and  one  above  a  threshold  current  level  where\nnoise is reduced.  This current level is commonly in the\nrange  1  nA  to  0.1  \u03bcA  for  most  test  systems.    Hard\nfailure   criteria   below   the   noise   threshold   level   are\ndefined as follows:\nR1-4.2.1  Current  greater  than  or  equal  to  0.98  times\nthe  compliance  limit  of  the  current  score  \u2014  This\ncondition signals total collapse of the capacitor.\nR1-4.2.2  Current  change  by  a  factor  of  1000  in  a\nsingle voltage step \u2014 Units with gross defects failing at\nlow   voltages   where   currents   are   below   the   noise\nthreshold  commonly  fail  with  very  large  increases  in\ncurrent.\nR1-4.2.3  Consecutive  current  increases  by  a  factor  of\n10  in  each  of  two  voltage  steps  \u2014  Test  capacitors  that\nare initially highly conductive, as from a pinhole, often\ndo  not  display  destructive  breakdown,  but  rather  show\nsteeply  rising  diodic  leakage  currents.    This  failure\ncriterion is designed to identify these defective units at\nlow  voltage.    Above  the  noise  threshold  current  level,\nthe  two  criteria  above  remain  in  force,  and  two  others\nare added, as follows:\nR1-4.2.4  Current  change  by  a  factor  of  10  in  a  single\nstep   \u2014   In   the   Fowler-Nordheim   regime,   current\nchanges  are  much  less  than  this  value  for  the  small\nincrement in oxide field associated with a single voltage\nstep.\nR1-4.2.5  Change  in  the  logarithmic  slope  of  the  J-V\ncurve  by  a  factor  of  3  \u2014  This  criterion  becomes  of\nincreasingly great value for oxide films thinner than 10\nnm, where destructive breakdown is often accompanied\nby  very  small  changes  in  current,  because  of  the  very\nlow  resistance  of  these  oxides  at  very  high  fields  (see\nStandard 35-2).\nR1-4.3    Another  parameter  associated  with  hard  failure\nis  the  hard  failure  current  density,  defined  as  the  value\nof  the  current  at  the  last  measurement  point  prior  to\ndetection  of  hard  failure,  divided  by  the  area  of  the\ncapacitor.\nR1-4.4    Soft  failures  are  associated  with  the  passage  of\na  predetermined  current  through  the  capacitor  under\ntest.    This  type  of  criterion  has  been  traditionally  used,\nsince  in  the  past,  passage  of  any  measurable  current\nthrough  an  oxide  was  normally  associated  with  hard\nfailure.    More  recently,  where  oxides  have  commonly\nbeen  capable  of  sustaining  Fowler-Nordheim  tunneling\nconduction,   use   of   such   a   criterion   yields   results\nindicative of the uniformity of the samples being tested."),(0,i.yg)("p",null,"SEMI MF1771-0304 \xa9 SEMI 2003, 2004 11\nAs   such,   soft   failure   criteria   may   be   agreed   upon\nbetween  users  of  this  test  method  in  order  to  meet\nindividual needs of the testing.  Following are examples\nof commonly used criteria:\nR1-4.4.1  V\ncrit\n\u2014 The voltage associated with the noise\nthreshold current level.\nR1-4.4.2  Vsoft  fail  =  V  at  J  =  100  mA/cm\n2\n\u2014  For\nmany  oxides,  this  current  level  is  close  to  hard  failure,\nbut    avoids    the    dispersion    associated    with    high\nresistance voltage drops at high breakdown currents.\nR1-4.4.3  Vsoft fail = V at I = 1.5\n\u03bcA \u2014 This criterion\nis  widely  used  in  Japan.\n3\nOther  values  of  current  or\ncurrent  density  may  be  used  as  soft  failure  criteria  by\nagreement of the parties to the test."),(0,i.yg)("p",null,"SEMI MF1771-0304 \xa9 SEMI 2003, 2004 12\nRELATED INFORMATION 2\nSAMPLES AND TEST STRUCTURES\nNOTICE: This related information is not an official part of SEMI MF1771.  It was developed during the original\ndevelopment  of  the  document.    This  related  information  was  approved  for  publication  by  full  letter  ballot  on\nDecember 4, 2004.\nR2-1 Proper choice and fabrication of test structures\nto be used with this test method is crucial to the success\nof the testing.  Because of the diverse group of intended\nusers,   specific   types   of   test   devices   or   fabrication\nprocedures  have  not  been  stipulated.    It  is  emphasized\nthat  planning  of  any  test  procedure  must  include  a\ncomplete  definition  of  the  test  structures,  including\nfabrication parameters such as silicon starting material,\ninsulator   material,   deposition   technique,   thickness,\nisolation  technique  (planar,  LOCOS,  or  direct  moat),\nelectrode  material,  including  thickness  doping  tech-\nnique  and  level,  sheet  resistance,  and  sample  geometry\n(capacitor  shape  and  area).    All  these  parameters  must\nbe  included  in  the  completed  report  of  the  experiment.\nA  good  discussion  of  factors  affecting  the  choice  and\nfabrication  of  test  structures  for  this  test  may  be  found\nin Standard 35-1.\nNOTICE: SEMI      makes      no      warranties      or\nrepresentations  as  to  the  suitability  of  the  standards  set\nforth   herein   for   any   particular   application.      The\ndetermination of the suitability of the standard is solely\nthe  responsibility  of  the  user.    Users  are  cautioned  to\nrefer   to   manufacturer's   instructions,   product   labels,\nproduct   data   sheets,   and   other   relevant   literature,\nrespecting   any   materials   or   equipment   mentioned\nherein.    These  standards  are  subject  to  change  without\nnotice.\nBy    publication    of    this    standard,    Semiconductor\nEquipment and Materials International (SEMI) takes no\nposition  respecting  the  validity  of  any  patent  rights  or\ncopyrights   asserted   in   connection   with   any   items\nmentioned  in  this  standard.    Users  of  this  standard  are\nexpressly advised that determination of any such patent\nrights  or  copyrights,  and  the  risk  of  infringement  of\nsuch rights are entirely their own responsibility."),(0,i.yg)("p",null,"Copyright   by   SEMI\xae   (Semiconductor   Equipment   and   Materials\nInternational), 3081 Zanker Road, San Jose, CA 95134. Reproduction o\nf\nthe  contents  in  whole  or  in  part  is  forbidden  without  express  written\nconsent of SEMI."),(0,i.yg)("p",null,"SEMI MF1809-0704 \xa9 SEMI 2003, 2004 1\nSEMI MF1809-0704\nGUIDE FOR SELECTION AND USE OF ETCHING SOLUTIONS TO\nDELINEATE STRUCTURAL DEFECTS IN SILICON\nThis guide was technically approved by the Global Silicon Wafer Committee and is the direct responsibility\nof  the  North  American  Silicon  Wafer  Committee.    Current  edition  approved  for  publication  by  the  North\nAmerican Regional Standards Committee on April 22, 2004.  Initially available at ",(0,i.yg)("a",{parentName:"p",href:"http://www.semi.org"},"www.semi.org")," May 2004;\nto  be  published  July  2004.    Original  edition  published  by  ASTM  International  as  ASTM  F  1809-97.    Last\nprevious edition SEMI MF1809-02.\n1  Purpose"),(0,i.yg)("ol",null,(0,i.yg)("li",{parentName:"ol"},"1    Structural  defects  formed  in  the  bulk  of  a  silicon\nwafer during its growth or induced by electronic device\nprocessing  can  affect  the  performance  of  the  circuitry\nfabricated on that wafer.  These defects take the form of\ndislocations,   slip,   stacking   faults,   shallow   pits,   or\nprecipitates."),(0,i.yg)("li",{parentName:"ol"},"2  The exposure of the various defects found on or in\na   silicon   wafer   is   often   the   first   critical   step   in\nevaluating wafer quality or initiating failure analysis of\nan  errant  device  structure.    Etching  often  accomplishes\nthis  task.    This  guide  provides  information  on  the\nselection    and    application    of    appropriate    etching\nsolutions.\n2  Scope"),(0,i.yg)("li",{parentName:"ol"},"1    This  guide  covers  the  formulation,  selection,  and\nuse of chemical solutions developed to reveal structural\ndefects in silicon wafers."),(0,i.yg)("li",{parentName:"ol"},"2    Sample  preparation,  temperature  control,  etching\ntechnique,  and  choice  of  etchant  are  all  key  factors  in\nthe  successful  use  of  an  etching  method.    This  guide\nprovides  information  for  several  etching  solutions  and\nprovides guidance for the user to select according to the\nneed.      Illustrations   of   results   obtained   with   these\netching solutions are provided in Figures 1\u201332."),(0,i.yg)("li",{parentName:"ol"},"3    This  guide  is  intended  for  use  with  other  practices\nand  test  methods.    SEMI  MF1725  and  SEMI  MF1726\nare  practices  for  analysis  of  crystallographic  perfection\nof   silicon   ingots   and   wafers,   respectively,   utilizing\netching  solutions  found  in  this  guide,  and  followed  by\ncounting  in  accordance  with  the  test  method  SEMI\nMF1810.    SEMI  MF1727  defines  the  procedures  for\noxidation   of   the   wafer   prior   to   etching,   if   that   is\nrequired to expose the defect structures of interest.  JIS\nH 0609 is a test method that covers the entire process of\ndetermining crystalline defects in silicon wafers."),(0,i.yg)("li",{parentName:"ol"},"4  Both this guide and JIS H 0609 emphasize the use\nof  etching  solutions  that  do  not  contain  chromic  acid,\nwhich  is  biologically  and  ecologically  very  hazardous\n(see  Section  7.6).    Because  of  the  hazardous  nature  of\nchrome  containing  etchants,  the  use  of  chromic  acid\ncontaining  etchants  is  prohibited  in  some  jurisdictions\nlocated in various parts of the world.\nNOTE 1:  See  Related  Information  1  for  a  discussion  of  the\nrelationships between this guide and JIS H-0609.\nNOTICE:  This  standard  does  not  purport  to  address\nsafety  issues,  if  any,  associated  with  its  use.    It  is  the\nresponsibility  of  the  user  of  this  standard  to  establish\nappropriate  safety  and  health  practices  and  determine\nthe applicability of regulatory or other limitations prior\nto use.\n3  Limitations"),(0,i.yg)("li",{parentName:"ol"},"1  Complicating factors are different for each etchant.\nResearch  the  choice  of  etchants  in  advance  to  ensure\nthe method and solution are compatible with the sample\nand objectives.  Commonly encountered problems are:"),(0,i.yg)("li",{parentName:"ol"},"1.1    Inadvertent  etching  through  the  denuded  zone  of\nan  oxidized  sample  delineates  irrelevant  bulk  defects\ninstead of the surface oxidation induced stacking faults\n(OISF) expected."),(0,i.yg)("li",{parentName:"ol"},"1.2      Accelerated   etching   and   etching   artifacts   can\nresult   from   excessive   solution   heating   during   the\netching process."),(0,i.yg)("li",{parentName:"ol"},"1.3        Insufficient    agitation,    bubble    formation    or\nparticles  in  the  etching  solution  can  generate  artifacts\non   the   silicon   surface   that   mimic   actual   defects.\nInsufficient    agitation    can    alter    the    etching    rate,\nincreasing    or    decreasing    it    depending    upon    the\nformulation."),(0,i.yg)("li",{parentName:"ol"},"1.4      Any   solution   in   which   the   oxidation   rate   is\ngreater  than  the  oxide  dissolution  rate  may  form  oxide\nlayers  that  slow  or  even  quench  the  etching  process.\nThe  presence  of  these  oxide  layers  (especially  for  n")),(0,i.yg)("ul",null,(0,i.yg)("li",{parentName:"ul"},"and p"),(0,i.yg)("li",{parentName:"ul"},"material)  obstructs  the  interpretation  of  etched\ndefects.  Before evaluation, remove any surface oxides.")),(0,i.yg)("ol",{start:3},(0,i.yg)("li",{parentName:"ol"},"1.5    The  wafer  surface  becomes  rougher  with  longer\netch time.  This rougher surface does not prevent evalu-\nation  under  the  microscope,  but  it  greatly  reduces  the\neffectiveness of visual inspection under bright light."),(0,i.yg)("li",{parentName:"ol"},"1.6    Etching  solutions  can  generate  false  pits  that  are\nnot associated with defects.")),(0,i.yg)("p",null,"SEMI MF1809-0704 \xa9 SEMI 2003, 2004 2\n3. 1.7      The   samples   must   be   free   of   work   damage,\ncontamination, and other complicating residues.  Clean,\nspecular    surfaces    are    suitable    for    metallographic\nexamination  and  provide  the  best  results.    Surfaces\nexamined should be flat with parallel faces, to simplify\nmicroscope inspection.\n4  Referenced Standards\n4. 1  SEMI Standards\nSEMI C18 \u2014 Specification for Acetic Acid\nSEMI   C28   \u2014   Specifications   and   Guidelines   for\nHydrofluoric Acid\nSEMI  C35  \u2014  Specifications  and  Guidelines  for  Nitric\nAcid\nSEMI    MF523    \u2014    Practice    for    Unaided    Visual\nInspection of Polished Silicon Wafer Surfaces\nSEMI MF1241 \u2014 Terminology of Silicon Technology\nSEMI     MF1725     \u2014     Practice     for     Analysis     of\nCrystallographic Perfection of Silicon Ingots\nSEMI     MF1726     \u2014     Practice     for     Analysis     of\nCrystallographic Perfection of Silicon Wafers\nSEMI  MF1727  \u2014  Practice  for  Detection  of  Oxidation\nInduced Defects in Polished Silicon Wafers\nSEMI    MF1810    \u2014    Test    Method    for    Counting\nPreferentially  Etched  or  Decorated  Surface  Defects  in\nSilicon Wafers\n4. 2  ASTM Standard\n1"),(0,i.yg)("p",null,"D  5127  \u2014  Guide  for  Ultra  Pure  Water  Used  in  the\nElectronics and Semiconductor Industry\n4. 3  Japan Industrial Standard\n2"),(0,i.yg)("p",null,"JIS  H  0609  \u2014  Test  Methods  Of  Crystalline  Defects  In\nSilicon By Preferential Etch Techniques\nNOTICE:  Unless  otherwise  indicated,  all  documents\ncited shall be the latest published versions.\n5  Terminology\n5. 1  Defect-related  terminology  may  be  found  in  SEMI\nMF1241."),(0,i.yg)("p",null,"1  Annual Book of ASTM Standards, Vol. 11.01. ASTM International,\n100 Barr Harbor Drive, West Conshohocken, PA  19428. Telephone:\n610-832-9500. Fax: 610-832-9555. Website: ",(0,i.yg)("a",{parentName:"p",href:"http://www.astm.org"},"www.astm.org"),"\n.\n2 Available, in Japanese language edition only, through the Japanese\nStandards Association, 1-24, Akasaka 4-Chome, Minato-ku, Tokyo\n107-8440, Japan. Telephone: 81.3.3583.8005; Fax: 81.3.3586.2014\nWebsite: ",(0,i.yg)("a",{parentName:"p",href:"http://www.jsa.or.jp"},"www.jsa.or.jp"),"\n6  Apparatus\n6. 1      No   standard   apparatus   or   facility   satisfies   the\nuniversal  needs  for  the  various  applications  of  these\netching  solutions.    Systems  range  from  a  simple  HF-\nresistant  beaker  to  large  etching  tanks  complete  with\nnitrogen   bubblers,   temperature   control   and   nitrous\noxide and hydrofluoric acid (HF) scrubbers.\n6. 1.1    For  larger  samples  (wafers  or  slugs),  use  large\netching    tanks    with    nitrogen    bubble    agitation    or\nultrasonic agitation.  Most of the etchant solutions listed\nwork  more  effectively  with  the  aid  of  agitation.    Heat\nexchangers or just the thermal mass of the solution can\ncontrol  temperature.    Large  volumes  of  acid  heat  more\nslowly   and   allow   an   intrinsic   form   of   temperature\ncontrol.    To  reduce  heating  effects,  maintain  1  L  of\nsolution for each 1,000 cm\n2\nof sample surface area.\n6. 1.2    Maintain  proper  environmental  controls.    Make\nprovisions  to  dispose  of  nitrous  oxides,  HF  fumes,  and\nany  solid  wastes  evolved  whatever  system  is  chosen.\nChromium and copper-based etching solutions produce\nsolid  waste  and  gaseous  byproducts.    Chromium-free\netching  solutions  produce  no  measurable  solid  waste\nbut do generate nitrous oxides and HF fumes.\n7  Reagents and Materials\n7. 1  Purity  of  Reagents  \u2014  Chemicals  shall  conform  to\nthe   assay   and   impurity   levels   of   Grade   1   SEMI\nSpecifications  where  they  exist.    Reagents  for  which\nSEMI  specifications  have  not  been  developed  shall\nconform  to  the  specifications  of  the  Committee  on\nAnalytical    Reagents    of    the    American    Chemical\nSociety,\n3\nwhere such specifications are available.  Other\ngrades  may  be  used  provided  it  is  first  ascertained  that\nthe  reagent  is  of  sufficiently  high  purity  to  permit  its\nuse without lessening the accuracy of the determination.\n7. 2  Purity  of  Water  \u2014  Reference  to  water  shall  be\nunderstood   to   mean   Type   E-3   or   better   water   as\ndescribed in ASTM Guide D 5127.\n7. 3    Volume  of  components  describes  all  solutions  in\nparts  of  a  standard  assay.    The  formulas  give  solid  or\ndissolved  components  in  grams  per  100  mm  of  total\nsolution.\n7. 4      All   formulations   employ   a   Standard   Solution\nConvention    (SSC)    that    specifies    each    solution\ncomponent  as  an  acceptable  assay  \xb1  some  tolerance."),(0,i.yg)("p",null,"3    Reagent  Chemicals,  American  Chemical  Society  Specifications,\nAmerican Chemical Society, Washington, DC. For suggestions on the\ntesting  of  reagents  not  listed  by  the  American  Chemical  Society,  see\nAnalar   Standards   for   Laboratory   Chemicals,   BDH   Ltd.,   Poole,\nDorset,    U.K.,  and  the  United  States  Pharmacopeia  and  National\nFormulary, U.S. Pharmacopeial Convention, Inc., (USPC), Rockville,\nMD."),(0,i.yg)("p",null,"SEMI MF1809-0704 \xa9 SEMI 2003, 2004 3\nFormulations of the standard assay follow this example:\nA  HF/HNO\n3\n/Acetic  solution,  in  the  1:1:2  ratio  is  the\nsame  as  25%  (49%  HF)  +  25%  (70%  HNO\n3"),(0,i.yg)("ul",null,(0,i.yg)("li",{parentName:"ul"},"50%\n(glacial  acetic)  by  volume.    The  specified  chemicals\nshall have the following nominal assay:\n\u2022 Acetic acid, glacial >99.7%\n\u2022 Chromium trioxide >98%\n\u2022 Copper nitrate >98%\n\u2022 Hydrofluoric acid 49\xb1 0.25%\n\u2022 Nitric acid      70 to 71%")),(0,i.yg)("ol",{start:7},(0,i.yg)("li",{parentName:"ol"},"5    The  chemicals  used  in  these  etching  solutions  are\npotentially harmful.  Handle and use them in a chemical\nexhaust fume hood, with the utmost care.  Hydrofluoric\nacid solutions are particularly hazardous."),(0,i.yg)("li",{parentName:"ol"},"6    Release  of  chromic  acid  or  solutions  of  chromic\nacid   into   domestic   sewer   systems   is   usually   not\nallowed.      Chromates   are   extreme   biological   and\necological hazards.  Chromic acid is a strong oxidizing\nagent  and  should  not  contact  organic  solvents  or  other\neasily oxidized materials."),(0,i.yg)("li",{parentName:"ol"},"7    Safety  or  protective  gear  should  be  worn  while\nhandling   these   acid   solutions   or   their   components.\nSafety requirements vary, but essential items are plastic\ngloves, safety glasses, face shield, acid gown, and shoe\ncovers.    The  handling  of  large  quantities  of  powdered\nchromic acid may require a respirator or other breathing\napparatus.\n8  Procedure"),(0,i.yg)("li",{parentName:"ol"},"1  Selection of Etching Solutions"),(0,i.yg)("li",{parentName:"ol"},"1.1    The  following  tables  show  two  broad  categories\nof solutions.  The first group in Tables 1 and 3 includes\nonly  chromium-free  etching  solutions.    Although  uses\nmay  be  limited,  these  solutions  should  be  considered\nwhenever  appropriate.    The  second  group  in  Tables  2\nand  4  includes  only  solutions  that  contain  chromium\ncompounds.      These   do   well   for   their   intended\napplications,    but    they    can    be    harmful    to    the\nenvironment.    Use  these  highly  contaminated  etching\nsolutions with caution.  Release into the environment of\nhexavalent chromium waste is a recognized hazard (see\nSection 7.6).  Exposure can cause cancer.\nNOTE 2:  Copper-3  solution  is  also  identified  as  \u201cMEMC\netch\u201d in referenced publications.\nNOTE  3:    Sopori  and  Sato  etches  have  been  suggested  for\ninclusion in Tables 2 and 4, and these solutions may be added\nwhen  solution  information  and  pictures  become  available\nfrom    sponsors    (see    Related    Information    2    for    the\nmethodology  by  which  new  solutions  can  be  added  to  the\nguide)."),(0,i.yg)("li",{parentName:"ol"},"1.2    Tables  1  and  2  list  the  figure  numbers  of  the\netched   defect   examples   for   these   etching   solutions\ntogether with their etching rates."),(0,i.yg)("li",{parentName:"ol"},"1.3    Tables  3  and  4  classify  the  suitability  of  each\nlisted  etching  solution  for  the  various  applications.    In\nthe tables,\n\u2022 A = Excellent,\n\u2022 B = Good,\n\u2022 C = Acceptable, and\n\u2022 D = Unacceptable.\nEach  solution  has  advantages  and  disadvantages  and\nthis  guide  does  not  endorse  one  in  favor  of  another.\nSelection  of  an  etchant  solution  should  be  based  upon\netch  rate,  etchant  life,  solution  heating,  environmental\nharm, ease of interpretation, and range of use."),(0,i.yg)("li",{parentName:"ol"},"1.4  Investigate    local environmental    and    safety\nrequirements   before   selecting   an   etchant   solution.\nIdentify  the  sample  orientation,  type,  resistivity  level,\nand  primary  defects  of  interest;  this  information  helps\nthe  user  rank  the  various  possible  solutions  and  then\nselect the most appropriate choice."),(0,i.yg)("li",{parentName:"ol"},"1.4.1    Although  this  guide  does  not  require  a  specific\nsolution,  it  is  highly  recommended  that  chromium-free\netching solutions should be used whenever possible, for\nenvironmental and biological reasons."),(0,i.yg)("li",{parentName:"ol"},"2  Sample Preparation"),(0,i.yg)("li",{parentName:"ol"},"2.1    Most  silicon  samples  have  residual  oxide  on  the\nsurface,    either    thermally    grown    as    part    of    the\nfabrication   process   or   occurring   naturally   due   to\nexposure to air."),(0,i.yg)("li",{parentName:"ol"},"2.2    Immediately  before  defect  etching,  submerge  the\nsample  in  concentrated  HF  solution  for  1  min  or  until\nthe  surface  becomes  hydrophobic  to  remove  surface\noxide layers."),(0,i.yg)("li",{parentName:"ol"},"2.3    Rinse  and  hold  the  samples  in  deionized  water\nuntil transferred to the etching solution."),(0,i.yg)("li",{parentName:"ol"},"3  Defect Etching"),(0,i.yg)("li",{parentName:"ol"},"3.1    No  standard  design  for  etching  systems  exists\n(see Section 6.1).  In general, the procedures defined for\nthe  etching  system  available  to  the  user  of  this  guide\nmust  be  followed.    A  simple  system  for  manual  use  is\nas follows:"),(0,i.yg)("li",{parentName:"ol"},"3.1.1  Place the specimen in the bottom of a HF-proof\nbeaker with the surface to be inspected facing upward."),(0,i.yg)("li",{parentName:"ol"},"3.1.2  Pour in sufficient etchant to cover the specimen\nwith about 2 cm of solution.")),(0,i.yg)("p",null,"SEMI MF1809-0704 \xa9 SEMI 2003, 2004 4\n8. 3.1.3  Maintain 1 L of solution for each 1,000 cm\n2\nof\nsample surface area to control temperature effects.\n8. 3.1.4  Etch the specimen according to the removal and\nagitation  restriction  provided  in  the  selection  tables.\nThe time of the etching process may be derived by use\nof the suggested etching depth for specific defects.\nNOTE   4:      Suggested   removals   may   be   found   in   SEMI\nMF1725 and SEMI MF1726.\n8. 3.1.5  If the etching solution must be contained at the\npoint  of  use,  decant  the  solution  into  a  container  for\n(hazardous)  waste  and  rinse  the  specimen  thoroughly\nwith  running  water.    If  the  solution  is  chromium-free\nand  is  not  contained  for  disposal,  the  solution  may  be\nquenched with water and thoroughly rinsed in the same\nbeaker.\n8. 3.1.6    Blow  the  specimen  dry  with  filtered,  organic\nfree nitrogen.\n8. 3.1.7    Store  the  specimen  in  a  clean  container  until\ninspected.\n9  Related Documents\n9. 1      Additional   information   may   be   found   in   the\nfollowing   references   that   report   details   of   various\netching solutions:\nSirtl,  E.,  and  Adler,  A.    \u201cChromic  Acid-Hydrofluoric\nAcid  as  Specific  Reagents  for  the  Development  of\nEtching Pits in Silicon,\u201d Z. Metalkunde, 52, 529 (1961).\nSecco   d\u2019Arragona,   F.,   \u201cDislocation   Etch   for   (100)\nPlanes  in  Silicon,\u201d  J.  Electrochem.  Soc., 110,  948,\n(1972).\nSchimmel,   D.G.,   \u201cDefect   Etch   for   <100>   Silicon\nEvaluation,\u201d J. Electrochem. Soc., 126, 479 (1979).\nWright-Jenkins,  M.,  \u201cA  New  Preferential  Etch  For\nDefects in Silicon Crystals,\u201d J. Electrochem. Soc., 124,\n757, (1977).\nYang, K.H., \u201c An Etch for the Delineation of Defects in\nSilicon,\u201d J. Electrochem. Soc., 131, 1140 (1984).\nDash,  W.C.,  \u201cCopper  Precipitation  on  Dislocations  in\nSilicon,\u201d J. Appl. Phys., 27, 1193 (1956).\nChandler,  T.C.,  \u201cMEMC  Etch-A  Chromium  Trioxide-\nfree  Etchant  for  Delineating  Dislocation  and  Slip  in\nSilicon,\u201d J. Electrochem. Soc., 137, 944 (1990).\nSopori,  B.L.,  \u201cA  New  Defect  Etch  for  Polycrystalline\nSilicon,\u201d J. Electrochem. Soc., 131, 667 (1984).\n10  Keywords\n10. 1        defect    density;    dislocation;    grain    boundary;\nmicroscopic;  polycrystalline  imperfection;  preferential\netch; silicon; slip\nTable 1  Recipes, Figure Index, and Approximate Etch Rates for Chromium Free Etching Solutions\nSolution Name See Figures Recipe Approximate Etch Rate\nCopper-3\n1\u22122\n(with agitation)\nHF : HNO\n3\n: HAc : H\n2\nO : Cu(NO\n3\n)\n2\n\xb73H\n2\nO\n@\n36 : 25 : 18 : 21 : 1 g/100 ml total volume\n1 \u03bcm/min\nCopper-3\n3\u22128\n(without agitation)\nHF : HNO\n3\n: HAc : H\n2\nO : Cu(NO\n3\n)\n2\n\xb73H\n2\nO\n@\n36 : 25 : 18 : 21 : 1 g/100 ml total volume\n5 \u03bcm/min\nModified Dash  9-16\nHF : HNO\n3\n: HAc : H\n2\nO\n@\n1 : 3 : 12: 0.17 + AgNO\n3\n0. 005 to 0.05 g/L\n1 \u03bcm/min"),(0,i.yg)("p",null,"Table 2  Recipes, Figure Index, and Approximate Etch Rates for Chromium Containing Etching Solutions\nSolution Name See Figures Recipe Approximate Etch Rate\nSecco\n17\u221222\nHF : K\n2\nCr\n2\nO\n7\n(0.15 M)\n@\n2 : 1\n1 \u03bcm/min\nWright\n23\u221232\nHF : HNO\n3\n: CrO\n3\n(5 M) : HAc : H\n2\nO : Cu(NO\n3\n)\n2\n\xb73H\n2\nO\n@\n2 : 1 : 1 : 2 : 2 : 2 g/240 ml total volume\n0. 6 \u03bcm/min"),(0,i.yg)("p",null,"SEMI MF1809-0704 \xa9 SEMI 2003, 2004 5\nTable 3  Classification of Application and Issue Suitability for Chromium Free Etching Solutions\nApplication                                                                   Issue\nSolution Name\n100 Orientation 111 Orientation\np-Type\nP+ Type\nn- Type\nn+ Type\nOISF\nShallow Pits\nHillocks\nDislocations\nEpi Stacking\nFaults\nBubble Formation\nAgitation Required\nTemperature\nFlow Patterns\nCopper-3 with Agitation A A A D A D A A C A A Yes Yes     ~25\xb0C   No\nCopper-3 without Agitation     A A A D A D A A C A A Yes No ~25\xb0C   No\nModified      Dash      A      A        A       C      A      D      A        A        -         A          A          Yes        Yes        ~25\xb0C   No\nNOTE1:  Classifications in Tables 3 and 4 are as follows: A = Excellent, B= Good, C= Acceptable, D = Unacceptable."),(0,i.yg)("p",null,"Table 4  Classification of Application and Issue Suitability for Chromium Containing Etching Solutions\nApplication                                                                   Issue\nSolution Name\n100 Orientation 111 Orientation\np-Type\nP+ Type\nn- Type\nn+ Type\nOISF\nShallow Pits\nHillocks\nDislocations\nEpi Stacking\nFaults\nBubble Formation\nAgitation Required\nTemperature\nFlow Patterns\nSecco (NOTE 2) A B A D A C A B C A A Yes Yes    < 30\xb0CNo\nWright      A      A        A       B      A      C      A      B       B        A          A         Yes      Yes      <      30\xb0CNo\nNOTE 1: Classifications in Tables 3 and 4 are as follows: A = Excellent, B= Good, C= Acceptable, D = Unacceptable.\nNOTE 2: Flow pattern defects form a characteristic \u201c v\u201d shaped pattern when the wafer is etched in a vertical position without acid agitation (see\nFigure 19).  Other applications of Secco etch require some form of agitation to avoid confusing artifacts associated with bubble formation."),(0,i.yg)("p",null,"type, 10 \u2126\xb7cm, (100) Wafer; 1100\xb0C Steam, 80 minute\nOxidation; Copper-3 Etch with Agitation; 2 \u03bcm removal\nFigure 1\nOxidation Stacking Fault, 500\xd7"),(0,i.yg)("p",null,"p type, 10 \u2126\xb7cm, (111) Wafer; 1100\xb0C Steam, 80 minute\nOxidation; Copper-3 Etch with Agitation; 2 \u03bcm removal\nFigure 2\nShallow Pits (Haze), 500\xd7"),(0,i.yg)("p",null,"SEMI MF1809-0704 \xa9 SEMI 2003, 2004 6"),(0,i.yg)("p",null,"p type, 10 \u2126\xb7cm, (100) Wafer; 1100\xb0C Steam, 80 minute\nOxidation; Copper-3 Etch without Agitation; 1 \u03bcm removal\nFigure 3\nOxidation Stacking Fault, 1000\xd7"),(0,i.yg)("p",null,"p type, 10 \u2126\xb7cm, (100) Wafer; 1100\xb0C Steam, 80 minute\nOxidation; Copper-3 Etch without Agitation; 1 \u03bcm removal\nFigure 4\nOxidation Stacking Fault, 1000\xd7"),(0,i.yg)("p",null,"p type, 10 \u2126\xb7cm, (111) Wafer; Copper-3 Etch without\nAgitation; 10 \u03bcm removal\nFigure 5\nDislocations, 500\xd7"),(0,i.yg)("p",null,"p type, 10 \u2126\xb7cm, (100) Wafer; Copper-3 Etch without\nAgitation; 10 \u03bcm removal\nFigure 6\nDislocations, 500\xd7"),(0,i.yg)("p",null,"p type, 10 \u2126\xb7cm, (111) Wafer; Copper-3 Etch without\nAgitation; 10 \u03bcm removal\nFigure 7\nSlip Dislocations, 500\xd7"),(0,i.yg)("p",null,"p type, 10 \u2126\xb7cm, (100) Wafer; Copper-3 Etch without\nAgitation; 10 \u03bcm removal\nFigure 8\nSlip Dislocations, 100\xd7"),(0,i.yg)("p",null,"SEMI MF1809-0704 \xa9 SEMI 2003, 2004 7"),(0,i.yg)("p",null,"p type, 10 \u2126\xb7cm, (100) Wafer; 1100\xb0C, O\n2\n, 8 hour Oxidation;\nModified Dash Etch; ~4 \u03bcm removal\nFigure 9\nOxidation Induced Stacking Faults, 400\xd7"),(0,i.yg)("p",null,"n type, 10 \u2126\xb7cm, (111) Wafer; 1100\xb0C, O\n2\n, 8 hour Oxidation;\nModified Dash Etch; ~ 4 \u03bcm removal\nFigure 10\nOxidation Induced Stacking Faults, 400\xd7"),(0,i.yg)("p",null,"p type, 0.007 \u2126\xb7cm, (100) Wafer; 1100\xb0C, O\n2\n, 8 hour\nOxidation; Modified Dash Etch; ~5 \u03bcm removal\nFigure 11\nOxidation Induced Stacking Faults, 400\xd7"),(0,i.yg)("p",null,"p type, <0.02 \u2126\xb7cm, (100) Wafer; 1100\xb0C, O\n2\n, 8 hour\nOxidation; Modified Dash Etch; ~5 \u03bcm removal\nFigure 12\nOxidation Induced Stacking Faults, 400\xd7"),(0,i.yg)("p",null,"p/p"),(0,i.yg)("ul",null,(0,i.yg)("li",{parentName:"ul"},"(100) Epitaxial Wafer; Modified Dash Etch; ~4 \u03bcm\nremoval\nFigure 13\nSlip Dislocations, 400\xd7")),(0,i.yg)("p",null,"n/n"),(0,i.yg)("ul",null,(0,i.yg)("li",{parentName:"ul"},"(111) Epitaxial Wafer; Modified Dash Etch; ~4 \u03bcm\nremoval\nFigure 14\nSlip Dislocations, Epitaxial Stacking Faults, and\nShallow Pits, 400\xd7")),(0,i.yg)("p",null,"SEMI MF1809-0704 \xa9 SEMI 2003, 2004 8"),(0,i.yg)("p",null,"p type (100) Wafer; 1100\xb0C, O\n2\n, 1 minute Oxidation;\nModified Dash Etch; ~4 \u03bcm removal\nFigure 15\nDamage Induced Slip Dislocations, 400\xd7"),(0,i.yg)("p",null,"n type, (111) Wafer; 1100\xb0C, O\n2\n, 1 minute Oxidation;\nModified Dash Etch; ~4 \u03bcm removal\nFigure 16\nDamage Induced Slip Dislocations, 400\xd7"),(0,i.yg)("p",null,"(100) Wafer; 1100\xb0C Steam, 80 minute Oxidation; Secco\nEtch with Agitation; ~4 \u03bcm removal\nFigure 17\nOxidation Stacking Fault, 1000\xd7"),(0,i.yg)("p",null,"(100) Wafer; 1100\xb0C Steam, 80 minute Oxidation; Secco\nEtch with Agitation; ~4 \u03bcm removal\nFigure 18\nOxidation Stacking Fault, 400\xd7"),(0,i.yg)("p",null,"(100) Wafer; Secco Etch without Agitation; ~8 \u03bcm removal\nFigure 19\nFlow Pattern Defect, 200\xd7"),(0,i.yg)("p",null,"(100) Wafer; Secco Etch with Agitation; ~4 \u03bcm removal\nFigure 20\nEpitaxial Stacking Fault, 150\xd7"),(0,i.yg)("p",null,"SEMI MF1809-0704 \xa9 SEMI 2003, 2004 9"),(0,i.yg)("p",null,"(100) Wafer; 1100\xb0C Steam, 80 minute Oxidation; Secco\nEtch with Agitation; ~15 \u03bcm removal\nFigure 21\nBulk Oxidation Stacking Fault, 200\xd7"),(0,i.yg)("p",null,"(100) Wafer; 1100\xb0C Steam, 80 minute Oxidation; Secco\nEtch with Agitation; ~15 \u03bcm removal\nFigure 22\nScratch Induced Oxidation Stacking Faults, 100\xd7"),(0,i.yg)("p",null,"(100) Wafer; 1100\xb0C Steam, 80 minute Oxidation; Wright\nEtch with Agitation\nFigure 23\nDamage Induced Oxidation Stacking Fault, 1000\xd7"),(0,i.yg)("p",null,"(100) Wafer; 1100\xb0C Steam, 80 minute Oxidation; Wright\nEtch with Agitation\nFigure 24\nBulk Oxidation Stacking Fault, 1000\xd7"),(0,i.yg)("p",null,"Boron doped (100) Wafer; 1100\xb0C Steam, 80 minute\nOxidation; Wright Etch with Agitation\nFigure 25\nScratch Induced Oxidation Stacking Faults, 500\xd7"),(0,i.yg)("p",null,"Antimony doped (100) Wafer; 1100\xb0C Steam, 80 minute\nOxidation; Wright Etch with Agitation\nFigure 26\nScratch Induced Oxidation Stacking Faults, 500\xd7"),(0,i.yg)("p",null,"SEMI MF1809-0704 \xa9 SEMI 2003, 2004 10"),(0,i.yg)("p",null,"Low Resistivity Boron Doped (100) Wafer; 1100\xb0C Steam,\n80 minute Oxidation; Wright Etch with Agitation\nFigure 27\nOxidation Stacking Faults, 500\xd7"),(0,i.yg)("p",null,"(111) Wafer; 1100\xb0C Steam, 80 minute Oxidation; Wright\nEtch with Agitation\nFigure 28\nOxidation Induced Stacking Faults, 500\xd7"),(0,i.yg)("p",null,"(111) Wafer; Wright Etch with Agitation\nFigure 29\nSlip Dislocations, 500\xd7"),(0,i.yg)("p",null,"(100) Wafer; Wright Etch with Agitation\nFigure 30\nSlip Dislocations, 200\xd7"),(0,i.yg)("p",null,"Boron doped (100) Wafer; 1100\xb0C Steam, 80 minute\nOxidation; Wright Etch with Agitation\nFigure 31\nShallow Pits (Haze), 500\xd7"),(0,i.yg)("p",null,"Boron Doped Wafer; Wright Etch\nFigure 32\nEtching Stain Artifact, 200\xd7"),(0,i.yg)("p",null,"SEMI MF1809-0704 \xa9 SEMI 2003, 2004 11\nRELATED INFORMATION 1\nRELATIONSHIPS BETWEEN SEMI MF1809 AND JIS H-0609\nNOTICE: This related information is not an official part of SEMI MF1809.  It was developed by the task\nforce during the revision of the document in 2003.  This related information was approved for publication\nby full letter ballot on April 22, 2004.\nR1-1    Both  this  guide  and  test  method  JIS  H-0609\nidentify   etching   solutions   for   use   in   delineating\nstructural  defects  in  silicon.    As  indicated  in  2.3,  this\nguide  is  intended  to  be  used  with  other  practices  and\ntest   methods   while   JIS   H-0609   covers   the   entire\ndelineation and counting process.\nR1-2    JIS  H-0609  contains  sections  on  terminology,\nsample  preparation,  including  thermal  oxidation,  selec-\ntion of etchants, etching procedures, measurement loca-\ntions, and measurement methods for various crystalline\ndefects.\nR1-2.1    The  definitions  of  the  various  crystal  defects\nare  generally  similar  to  those  in  SEMI  MF1241  with\nonly minor differences in emphasis.\nR1-2.2  Sample  preparation and  etching  procedures  are\nsimilar  in  most  respects  to  the  procedures  in  SEMI\nMF1725,  SEMI  MF1726,  and  (for  thermal  oxidation)\nSEMI  MF1727.    The  minor  differences  in  definitions\nare not considered to be technically significant.\nR1-2.3    JIS  H-0609  covers  only  non-chromic  etching\nsolutions  that  differ  from  those  covered  in  this  guide.\nTables   R1-1   and   R1-2   list   the   etching   solutions\ndiscussed  in  JIS  H-0609.    Detailed  discussions  of  the\nsuitability    of    the    various    etching    solutions    and\nmicrophotographs    of    exposed    crystal    defects    are\nprovided  in  JIS  H-0609,  similarly  to  the  manner  in\nwhich  similar  information  is  provided  in  this  guide.\nAlthough JIS H-0609 does not cover the use of chrome-\ncontaining   etching   solutions,   it   does   contain   com-\nparisons  with  the  etch  rates  of  several  chrome-con-\ntaining  etching  solutions,  including  Secco,  Wright,  and\nSirtl   etches   (see   Section   9   for   references   to   these\netching solutions).\nR1-2.4  JIS  H-0609  covers a  variety  of  different  mea-\nsuring  locations  and  counting  procedures  for  various\ndifferent  crystal  defects,  unlike  SEMI  MF1810,  which\ndescribes  only  a  method  for  counting  etch  pits  in  a\nspecified  pattern.    Visual  inspection  of  some  defect\ntypes  is  recommended  by  JIS  H-0609;  such  visual\ninspection is also covered in SEMI MF523.  JIS H-0609\nincludes  a  discussion  of  observation  of  denuded  zone,\nbut  because  of  the  variety  of  technologies  in  place  for\nthis  aspect,  no  standardized  measurement  method  is\ndefined.\nTable R1-1  Composition of preferential etching solutions (I) (volume ratio) from JIS H-0609\nEtching Solution Hydrofluoric Acid Nitric Acid Acetic Acid Water\nA                                       1                                       12.7                                       3                                       3.7\nB                                       1                                       12.7                                       3                                       5.7\nC                                       1                                       12.7                                       1                                       6.7\nD                                       2                                       12.7                                       2                                       6.7"),(0,i.yg)("p",null,"Table R1-2  Composition of preferential etching solutions (II) (volume ratio) from JIS H-0609\nApplicable Wafer\nDopant, Crystal Surface\nEtching\nSolution\nHF         HNO\n3\nCH\n3\nCOOH       H\n2\nO\nAdditive Reagent Name:\nConcentration\nE(Note 1) 1 2.5 \u2014 10.5 AgNO\n3\n: 0.005 mol/L(Note 2)\nF(Note 1) 3 5.1 \u2014 7.9\nB (100)\nG                 1                 12.7                 \u2014                 6.3\nSb (100) H 2 5.9 2 6.1 KI: 0.1~0.5 g/L(Note 3)\nSb (111) I 2 6.8 2 6.2 KI: 0.1~0.5 g/L(Note 3)\nNOTE 1: E and F Etches form a stain film.  The stain film can be removed by rinsing the stained wafer and dipping it into B Etch for 5~10 s.\nNOTE 2: By mixing 8 mL of 0.005 mol/L silver nitrate (AgNO\n3\n) aqueous etching solution into E Etch, the starting time of the reaction can be\nadvanced.\nNOTE 3: By mixing 0.1~0.5 g/L potassium iodide (KI) to H and I Etches, stain film formation can be suppressed."),(0,i.yg)("p",null,"SEMI MF1809-0704 \xa9 SEMI 2003, 2004 12\nRELATED INFORMATION 2\nGUIDELINES FOR SPONSORS OF ADDITIONAL ETCHING\nSOLUTIONS\nNOTICE: This related information is not an official part of SEMI MF1809.  It was developed during the original\ndevelopment of the document.  This related information was approved for publication by full letter ballot on April\n22, 2004.\nR2-1    A  sponsor  of  additional  etching  solutions  shall\nsubmit tabular information and pictures of etched defect\nexamples (see Figures 1\u201332) to the SEMI staff engineer\nor  coordinator  for  the  Silicon  Wafer  Committee  as\nfollows:\nR2-1.1    A  preferential  etching  solution  submitted  as  an\naddition   to   this   guide   must   be   sponsored   by   an\nindividual  willing  to  supply  information  for  Tables  1\nand  3  or  Tables  2  and  4  as  appropriate  for  the  type  of\netching solution.\nR2-1.2    Defect  pictures,  approximately  2  by  3  in.    (50\nmm  by  75  mm)  in  size,  demonstrating  the  applications\nof  the  solution  shall  include  the  following  descriptive\ninformation:\n\u2022 Image      magnification      (approximately      400\xd7\npreferred),\n\u2022 Surface removal during etch (in micrometers),\n\u2022 Relevant  sample  history  (that  is,  thermal  cycle\ntype, resistivity, agitation, etc.), and\nR2-1.3  Images  submitted should  include  OISF's  and\ndislocations   for   (100)   and   (111)   surfaces   and,   in\naddition  as  available,  shallow  pits  (s-pits),  hillocks,\nartifacts, and epitaxial defects.\nNOTICE: SEMI    makes    no    warranties    or\nrepresentations as to the suitability of the standards\nset forth herein for any particular application.  The\ndetermination  of  the  suitability  of  the  standard  is\nsolely  the  responsibility  of  the  user.    Users  are\ncautioned  to  refer  to  manufacturer's  instructions,\nproduct   labels,   product   data   sheets,   and   other\nrelevant   literature,   respecting   any   materials   or\nequipment  mentioned  herein.    These  standards  are\nsubject to change without notice.\nBy  publication  of  this  standard,  Semiconductor\nEquipment   and   Materials   International   (SEMI)\ntakes  no  position  respecting  the  validity  of  any\npatent  rights  or  copyrights  asserted  in  connection\nwith  any  items  mentioned  in  this  standard.    Users\nof    this    standard    are    expressly    advised    that\ndetermination    of    any    such    patent    rights    or\ncopyrights,  and  the  risk  of  infringement  of  such\nrights are entirely their own responsibility."),(0,i.yg)("p",null,"Copyright   by   SEMI\xae   (Semiconductor   Equipment   and   Materials\nInternational), 3081 Zanker Road, San Jose, CA 95134. Reproduction o\nf\nthe  contents  in  whole  or  in  part  is  forbidden  without  express  written\nconsent of SEMI."),(0,i.yg)("p",null,"SEMI MF1810-0304 \xa9 SEMI 2003, 2004 1\nSEMI MF1810-0304\nTEST METHOD FOR COUNTING PREFERENTIALLY ETCHED OR\nDECORATED SURFACE DEFECTS IN SILICON WAFERS\nThis  test  method  was  technically  approved  by  the  Global  Silicon  Wafer  Committee  and  is  the  direct\nresponsibility of the North American Silicon Wafer Committee.  Current edition approved for publication by\nthe   North   American   Regional   Standards   Committee   on   December   4,   2003.      Initially   available   at\n",(0,i.yg)("a",{parentName:"p",href:"http://www.semi.org"},"www.semi.org")," February 2004; to be published March 2004.  Originally published by ASTM International as\nASTM F 1810-97.  Last previous edition SEMI MF1810-97 (Reapproved 2002).\n1  Purpose"),(0,i.yg)("ol",null,(0,i.yg)("li",{parentName:"ol"},"1    Defects  on  or  in  silicon  wafers  may  adversely\naffect device performance and yield."),(0,i.yg)("li",{parentName:"ol"},"2    Crystal  defect  analysis  is  a  useful  technique  in\ntroubleshooting  device  process  problems.  The  type,\nlocation,  and  density  of  defects  counted  by  this  test\nmethod  may  be  related  to  the  crystal  growth  process,\nsurface  preparation,  contamination,  or  thermal  history\nof the wafer."),(0,i.yg)("li",{parentName:"ol"},"3    This  test  method  is  suitable  for  acceptance  testing\nwhen used with referenced standards.\n2  Scope"),(0,i.yg)("li",{parentName:"ol"},"1    This  test  method  describes  the  technique  to  count\nthe  density  of  surface  defects  in  silicon  wafers  by\nmicroscopic analysis.\nNOTE  1:    Practical  use  of  a  defect  counting  method  requires\nan  assumption  be  made  that  defects  are  randomly  distributed\non the surface. If this assumption is not met, the accuracy and\nprecision of this test method will be diminished."),(0,i.yg)("li",{parentName:"ol"},"2      Application   of   this   test   method   is   limited   to\nspecimens  that  have  discrete,  identifiable  artifacts  on\nthe surface of the silicon sample.  Typical samples have\nbeen  preferentially  etched  according  to  SEMI  MF1809\nor  epitaxially  deposited,  forming  defects  in  a  silicon\nlayer structure."),(0,i.yg)("li",{parentName:"ol"},"3    Wafer  thickness  and  diameter  for  this  test  method\nis   limited   only   by   the   range   of   microscope   stage\nmotions available."),(0,i.yg)("li",{parentName:"ol"},"4    This  test  method  is  applicable  to  silicon  wafers\nwith defect density between 0.01 and 10,000 defects per\ncm\n2\n.\nNOTE  2:    The  commercially  significant  defect  density  range\nis  between  0.01  to  10  defects  per  cm\n2\n,  but  this  test  method\nextends to higher defect levels due to the improved statistical\nsampling obtained with higher counts.\nNOTICE:  This  standard  does  not  purport  to  address\nsafety  issues,  if  any,  associated  with  its  use.    It  is  the\nresponsibility  of  the  user  of  this  standard  to  establish\nappropriate  safety  and  health  practices  and  determine\nthe applicability of regulatory or other limitations prior\nto use.\n3  Limitations"),(0,i.yg)("li",{parentName:"ol"},"1      Improper   identification   of   defects   is   possible\nduring the counting process."),(0,i.yg)("li",{parentName:"ol"},"1.1          Contamination     not     removed     by     cleaning\nprocedures   or   deposited   following   cleaning,   may\nbecome visible after preferential etching."),(0,i.yg)("li",{parentName:"ol"},"1.2      Insufficient   agitation   during   the   preferential\netching   process   may   cause   artifacts   that   may   be\nmistaken as crystallographic defects."),(0,i.yg)("li",{parentName:"ol"},"2    The  accuracy  of  the  defect  density  calculation  is\ndirectly   affected   by   calibration   of   the   area   of   the\nmicroscope field of view."),(0,i.yg)("li",{parentName:"ol"},"3    The  defect  density  determined  by  this  test  method\nrequires   an   assumption   be   made   that   defects   are\nrandomly   distributed   on   the   surface.      Nonuniform\npatterns of defects alter the defect density measurement\nby their size and location."),(0,i.yg)("li",{parentName:"ol"},"4  Multiple scan patterns intersect at the center of the\nwafer.  If a defect is found at this single, common point,\nit   is   counted   more   than   once   and   thus   alters   the\naccuracy of the count.\n4  Referenced Standards"),(0,i.yg)("li",{parentName:"ol"},"1  SEMI Standards\nSEMI  M1  \u2014  Specifications  for  Polished  Monocrystal-\nline Silicon Wafers\nSEMI MF1241 \u2014 Terminology of Silicon Technology\nSEMI  MF1725  \u2014  Practice  for  Analysis  of  Crystal-\nlographic Perfection of Silicon Ingots\nSEMI  MF1726  \u2014  Practice  for  Analysis  of  Crystal-\nlographic Perfection of Silicon Wafers\nSEMI  MF1727  \u2014  Practice  for  Detection  of  Oxidation\nInduced Defects in Polished Silicon Wafers\nSEMI  MF1809  \u2014  Guide  for  Selection  and  Use  of\nEtching  Solutions  to  Delineate  Structural  Defects  in\nSilicon")),(0,i.yg)("p",null,"SEMI MF1810-0304 \xa9 SEMI 2003, 2004 2\nNOTICE:  Unless  otherwise  indicated,  all  documents\ncited shall be the latest published versions.\n5  Terminology\n5. 1    Definitions  of  terms  related  to  silicon  technology\nare found in SEMI M1 and SEMI MF1241.\n6  Summary of Test Method\n6. 1    Samples  for  this  test  are  selected  and  prepared  in\naccordance  with  SEMI  MF1725,  SEMI  MF1726  or\nSEMI  MF1727.    As  indicated  in  these  practices,  the\ndefect  to  be  analyzed  is  exposed  using  one  of  the\nspecific etching solutions listed in SEMI MF1809.\n6. 2  The wafer is aligned on a microscope stage.\n6. 3      It   is   then   inspected   according   to   predefined\ninspection pattern.\n6. 3.1  The basic inspection pattern is a single scan along\na wafer diameter.  The starting and ending points of the\nscan  pattern  are  5  mm  from  the  edges  of  the  wafer.\nFigure  1  represents  the  characteristics  of  the  basic\npattern.\n6. 3.2      The   complete   inspection   pattern   of   this   test\nmethod is based upon the combination of four separate\nbasic scans across different diameters.\n6. 4    Finally,  specific  defects  distinguished  by  shape  or\nsize are counted.\n7  Apparatus\n7. 1  Nonmetallic  Vacuum  Pickup  Tool  \u2014  Of  suitable\nmaterial  such  as  quartz  or  TFE-fluorocarbon.    The\npickup  tool  shall  be  constructed  so  that  no  metal  can\ncontact the specimen wafer.\n7. 2  Optical  Microscope  \u2014  Equipped  with  interference\ncontrast attachment.\nNOTE 3:  Nomarski  differential interference  contrast  is  an\nexample of interference contrast.\n7. 2.1  Eyepiece  and  Objective  Lens  \u2014  In  combination\nshall give a magnification range of approximately 100\xd7\nto 400\xd7 magnification of the specimen.  The dimension\nof  the  field  of  view  at  each  magnification  option  is\ncalibrated to allow defect density calculations."),(0,i.yg)("p",null,"NOTE: Begin scan 5 mm from the edge.\nFigure 1\nThe Basic Microscopic Inspection Scan Pattern"),(0,i.yg)("ol",{start:7},(0,i.yg)("li",{parentName:"ol"},"2.2  Graduated Metric X-Y Microscope Stage \u2014 Used\nfor sample positioning.\n8  Sampling"),(0,i.yg)("li",{parentName:"ol"},"1    Specimens  shall  be  selected  to  represent  the  lot  to\nbe     tested     as     specified     in     producer-consumer\nagreements.\n9  Procedure"),(0,i.yg)("li",{parentName:"ol"},"1  Four Scan Inspection Pattern"),(0,i.yg)("li",{parentName:"ol"},"1.1    Place  the  specimen  wafer  onto  the  microscope\ninspection  stage.    Handle  wafers  only  with  a  clean\nnonmetallic  vacuum  pickup  tool  to  avoid  scratching  or\ncontaminating the surface."),(0,i.yg)("li",{parentName:"ol"},"1.2      Place   the   specimen   such   that   a   single   linear\nmotion  of  the  stage  (either  x  or  y)  allows  counting  of\ndefects  contained  in  the  field  of  view  along  the  path\nlabeled AB in Figure 1.  Points A and B are 5 mm from\nthe  wafer  edge  and  the  line  AB  is  rotated  45\xb0  from  the\nlocation   of   the   major   orientation   flat   or   notch.\nAlternative   edge   exclusion   positions   are   acceptable\nwith the agreement of the parties involved."),(0,i.yg)("li",{parentName:"ol"},"1.3    Scan  the  path  and  record  the  classification  and\nnumbers of the defects observed during the scan.  Refer\nto descriptions and pictures in SEMI MF1809."),(0,i.yg)("li",{parentName:"ol"},"1.4      Rotate   the   wafer   by   45\xb0   clockwise   on   the\nmicroscope   stage   and   repeat   Section   9.1.3   for   the\nsecond scan.  Refer to Figure 2 for improved definition\nof the scan pattern."),(0,i.yg)("li",{parentName:"ol"},"1.5      Rotate   the   wafer   by   45\xb0   clockwise   on   the\nmicroscope  stage  and  repeat  Section  9.1.3  for  the  third\nscan."),(0,i.yg)("li",{parentName:"ol"},"1.6      Rotate   the   wafer   by   45\xb0   clockwise   on   the\nmicroscope stage and repeat Section 9.1.3 for the fourth\nscan.")),(0,i.yg)("p",null,"SEMI MF1810-0304 \xa9 SEMI 2003, 2004 3"),(0,i.yg)("p",null,"Figure 2\nFour Scan, Multiple Microscopic Inspection Pattern"),(0,i.yg)("ol",{start:9},(0,i.yg)("li",{parentName:"ol"},(0,i.yg)("p",{parentName:"li"},"2  Defect Density Calculation")),(0,i.yg)("li",{parentName:"ol"},(0,i.yg)("p",{parentName:"li"},"2.1      Count   each   defect   class   separately   for   each\ndiameter scanned.  Calculate the total area inspected by\nmultiplying  four  (4)  times  the  calibrated  width  of  the\nfield of view in centimeters by the length of the scan in\ncentimeters.  The length (L) in centimeters is the wafer\ndiameter  (D)  in  centimeters  minus  twice  the  0.5  cm\nedge exclusion (E):")),(0,i.yg)("li",{parentName:"ol"},(0,i.yg)("p",{parentName:"li"},"12\u2212=\u2212=DEDL                             (1)\nThe density is the defect count divided by the total area.\nNOTE  4:    When  a  scan  intersects  a  flat,  notch  or  laser  mark,\nthe total area must be adjusted according to the reduced length\nof  the  affected  scans.    Failure  to  adjust  the  area  results  in\ninaccuracy.\n10  Report")),(0,i.yg)("li",{parentName:"ol"},(0,i.yg)("p",{parentName:"li"},"1  Report the following information:")),(0,i.yg)("li",{parentName:"ol"},(0,i.yg)("p",{parentName:"li"},"1.1  Date of test, laboratory and operator,")),(0,i.yg)("li",{parentName:"ol"},(0,i.yg)("p",{parentName:"li"},"1.2            Identification      of      the      specimen      wafer,\nconductivity type, orientation, and diameter,")),(0,i.yg)("li",{parentName:"ol"},(0,i.yg)("p",{parentName:"li"},"1.3  Specimen  history; thermal  cycle,  preferential\netchant     formulation,     thickness     removal     during\npreferential etching,")),(0,i.yg)("li",{parentName:"ol"},(0,i.yg)("p",{parentName:"li"},"1.4    Inspection  conditions;  magnification,  and  total\narea inspected, and")),(0,i.yg)("li",{parentName:"ol"},(0,i.yg)("p",{parentName:"li"},"1.5        Defect    density    and    precision    by    defect\nclassification.\n11  Precision and Bias")),(0,i.yg)("li",{parentName:"ol"},(0,i.yg)("p",{parentName:"li"},"1  Precision \u2014  The  multi  laboratory  precision  of\nthis  test  method  was  established  through  a  round-robin\nexperiment.        Seven    (7)    wafers    with    randomly\ndistributed  oxidation  induced  stacking  faults  (OISFs)\nwere  analyzed  by  sixteen  (16)  laboratories  over  eleven\n(11)  diameter  scans.    Repeatability  and  reproducibility\nof  this  test  method  were  calculated  using  two  sets  of\nfour   scan   measurements   from   each   laboratory   and\nwafer.    The  wafer  samples  were  prepared  according  to\nSEMI   MF1727   and   etched   with   Wright   Etch   in\naccordance with SEMI MF1809.")),(0,i.yg)("li",{parentName:"ol"},(0,i.yg)("p",{parentName:"li"},"1.1  Repeatability \u2014  The  method  repeatability  is\nequal   to   2.8   times   the   within-laboratory   standard\ndeviation or 5.22 defects/cm\n2\n.  Repeatability contributes")),(0,i.yg)("li",{parentName:"ol"},(0,i.yg)("p",{parentName:"li"},"81%  of  the  total  variation.    The  variability  of  the\nmeasurement   is   sample   dependent;   assumptions   of\nrandom  OISF  location  were  described  as  a  limitation\n(see Section 3.3).")),(0,i.yg)("li",{parentName:"ol"},(0,i.yg)("p",{parentName:"li"},"1.2  Reproducibility \u2014  The  method  reproducibility\nis  equal  to  2.8  times  the  between-laboratory  standard\ndeviation     or     9.31     defects/cm\n2\n.     Reproducibility\ncontributes 75.73% of the total variation.\nNOTE    5:        Additional    analysis    is    presented    in    Related\nInformation 1.  A study of two repetitions of this test method\nwas  extracted  from  the  existing,  multiple  scan  data  measured\nat each laboratory.")),(0,i.yg)("li",{parentName:"ol"},(0,i.yg)("p",{parentName:"li"},"1.3  The  wafers  exhibited single  diameter  scans  that\nranged   from   0   to   13   defects/cm\n2\nwhile   the   grand\naverage  of  all  measurements  for  each  wafer  yielded\ndensities  of  0.21  to  3.60  defects/cm\n2\n.    The  range  in\nmeasurement  density  is  related  to  differences  between\nlaboratories and local variation of the defect density on\nthe wafer itself.")),(0,i.yg)("li",{parentName:"ol"},(0,i.yg)("p",{parentName:"li"},"1.4    Ten  separate  diameters  were  measured  on  each\nof  7  wafers  by  16  laboratories.    The  total  number  of\nscans  for  each  sample  was  160.    Table  1  shows  the\nsample  dependence  of  the  results  with  the  standard\ndeviation  versus  mean  OISF  count  for  ten  independent\nscans.\nTable 1  Ten Scan Inspection Data\nWafer Identity\nStandard\nDeviation\nMean OISF\nDensity All Data\n(OISF/cm\n2\n)\nA                            0.49                            0.21\nB                            1.79                            1.43\nC                            1.93                            1.98\nD                            1.02                            0.82\nE                             2.51                             3.60\nF                             0.63                             0.42\nG                            0.71                            0.51\nALL                          1.49                           1.28")),(0,i.yg)("li",{parentName:"ol"},(0,i.yg)("p",{parentName:"li"},"2  Bias \u2014   No   standard   reference   materials   are\navailable  to  calibrate  this  measurement;  therefore  a\ntarget density for each wafer was assigned by averaging\nthe   combined   data   from   all   scans   of   each   wafer.\nAnalysis of the round robin is based upon the individual\ndeviation  from  the  target  for  each  measurement  and"))))}h.isMDXComponent=!0}}]);