{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1723112799898 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Elaboration Quartus Prime " "Running Quartus Prime Analysis & Elaboration" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1723112799898 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Aug 08 04:26:39 2024 " "Processing started: Thu Aug 08 04:26:39 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1723112799898 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Design Software" 0 -1 1723112799898 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Problema_3 -c Problema_3 --analysis_and_elaboration " "Command: quartus_map --read_settings_files=on --write_settings_files=off Problema_3 -c Problema_3 --analysis_and_elaboration" {  } {  } 0 0 "Command: %1!s!" 0 0 "Design Software" 0 -1 1723112799898 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Design Software" 0 -1 1723112800879 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Design Software" 0 -1 1723112800879 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "substractor.sv 1 1 " "Found 1 design units, including 1 entities, in source file substractor.sv" { { "Info" "ISGN_ENTITY_NAME" "1 substractor " "Found entity 1: substractor" {  } { { "substractor.sv" "" { Text "C:/Users/Marco Rodriguez/Desktop/Quartus projects/Problema_3/substractor.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1723112811215 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1723112811215 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "problema_3.sv 1 1 " "Found 1 design units, including 1 entities, in source file problema_3.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Problema_3 " "Found entity 1: Problema_3" {  } { { "Problema_3.sv" "" { Text "C:/Users/Marco Rodriguez/Desktop/Quartus projects/Problema_3/Problema_3.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1723112811223 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1723112811223 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "problema_3_tb.sv 1 1 " "Found 1 design units, including 1 entities, in source file problema_3_tb.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Problema_3_tb " "Found entity 1: Problema_3_tb" {  } { { "Problema_3_tb.sv" "" { Text "C:/Users/Marco Rodriguez/Desktop/Quartus projects/Problema_3/Problema_3_tb.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1723112811224 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1723112811224 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "binary_to_seven_segment.v 1 1 " "Found 1 design units, including 1 entities, in source file binary_to_seven_segment.v" { { "Info" "ISGN_ENTITY_NAME" "1 binary_to_bcd_7_segment " "Found entity 1: binary_to_bcd_7_segment" {  } { { "binary_to_seven_segment.v" "" { Text "C:/Users/Marco Rodriguez/Desktop/Quartus projects/Problema_3/binary_to_seven_segment.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1723112811232 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1723112811232 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "Problema_3 " "Elaborating entity \"Problema_3\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Design Software" 0 -1 1723112811267 ""}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "reg_a Problema_3.sv(23) " "Verilog HDL Always Construct warning at Problema_3.sv(23): inferring latch(es) for variable \"reg_a\", which holds its previous value in one or more paths through the always construct" {  } { { "Problema_3.sv" "" { Text "C:/Users/Marco Rodriguez/Desktop/Quartus projects/Problema_3/Problema_3.sv" 23 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1723112811278 "|Problema_3"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "reg_b Problema_3.sv(23) " "Verilog HDL Always Construct warning at Problema_3.sv(23): inferring latch(es) for variable \"reg_b\", which holds its previous value in one or more paths through the always construct" {  } { { "Problema_3.sv" "" { Text "C:/Users/Marco Rodriguez/Desktop/Quartus projects/Problema_3/Problema_3.sv" 23 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1723112811278 "|Problema_3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg_b\[0\] Problema_3.sv(23) " "Inferred latch for \"reg_b\[0\]\" at Problema_3.sv(23)" {  } { { "Problema_3.sv" "" { Text "C:/Users/Marco Rodriguez/Desktop/Quartus projects/Problema_3/Problema_3.sv" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1723112811278 "|Problema_3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg_b\[1\] Problema_3.sv(23) " "Inferred latch for \"reg_b\[1\]\" at Problema_3.sv(23)" {  } { { "Problema_3.sv" "" { Text "C:/Users/Marco Rodriguez/Desktop/Quartus projects/Problema_3/Problema_3.sv" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1723112811278 "|Problema_3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg_b\[2\] Problema_3.sv(23) " "Inferred latch for \"reg_b\[2\]\" at Problema_3.sv(23)" {  } { { "Problema_3.sv" "" { Text "C:/Users/Marco Rodriguez/Desktop/Quartus projects/Problema_3/Problema_3.sv" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1723112811278 "|Problema_3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg_b\[3\] Problema_3.sv(23) " "Inferred latch for \"reg_b\[3\]\" at Problema_3.sv(23)" {  } { { "Problema_3.sv" "" { Text "C:/Users/Marco Rodriguez/Desktop/Quartus projects/Problema_3/Problema_3.sv" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1723112811278 "|Problema_3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg_b\[4\] Problema_3.sv(23) " "Inferred latch for \"reg_b\[4\]\" at Problema_3.sv(23)" {  } { { "Problema_3.sv" "" { Text "C:/Users/Marco Rodriguez/Desktop/Quartus projects/Problema_3/Problema_3.sv" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1723112811278 "|Problema_3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg_b\[5\] Problema_3.sv(23) " "Inferred latch for \"reg_b\[5\]\" at Problema_3.sv(23)" {  } { { "Problema_3.sv" "" { Text "C:/Users/Marco Rodriguez/Desktop/Quartus projects/Problema_3/Problema_3.sv" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1723112811278 "|Problema_3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg_a\[0\] Problema_3.sv(23) " "Inferred latch for \"reg_a\[0\]\" at Problema_3.sv(23)" {  } { { "Problema_3.sv" "" { Text "C:/Users/Marco Rodriguez/Desktop/Quartus projects/Problema_3/Problema_3.sv" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1723112811278 "|Problema_3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg_a\[1\] Problema_3.sv(23) " "Inferred latch for \"reg_a\[1\]\" at Problema_3.sv(23)" {  } { { "Problema_3.sv" "" { Text "C:/Users/Marco Rodriguez/Desktop/Quartus projects/Problema_3/Problema_3.sv" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1723112811278 "|Problema_3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg_a\[2\] Problema_3.sv(23) " "Inferred latch for \"reg_a\[2\]\" at Problema_3.sv(23)" {  } { { "Problema_3.sv" "" { Text "C:/Users/Marco Rodriguez/Desktop/Quartus projects/Problema_3/Problema_3.sv" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1723112811278 "|Problema_3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg_a\[3\] Problema_3.sv(23) " "Inferred latch for \"reg_a\[3\]\" at Problema_3.sv(23)" {  } { { "Problema_3.sv" "" { Text "C:/Users/Marco Rodriguez/Desktop/Quartus projects/Problema_3/Problema_3.sv" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1723112811278 "|Problema_3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg_a\[4\] Problema_3.sv(23) " "Inferred latch for \"reg_a\[4\]\" at Problema_3.sv(23)" {  } { { "Problema_3.sv" "" { Text "C:/Users/Marco Rodriguez/Desktop/Quartus projects/Problema_3/Problema_3.sv" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1723112811278 "|Problema_3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg_a\[5\] Problema_3.sv(23) " "Inferred latch for \"reg_a\[5\]\" at Problema_3.sv(23)" {  } { { "Problema_3.sv" "" { Text "C:/Users/Marco Rodriguez/Desktop/Quartus projects/Problema_3/Problema_3.sv" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1723112811278 "|Problema_3"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "substractor substractor:subtractor_loop\[0\].sub_inst " "Elaborating entity \"substractor\" for hierarchy \"substractor:subtractor_loop\[0\].sub_inst\"" {  } { { "Problema_3.sv" "subtractor_loop\[0\].sub_inst" { Text "C:/Users/Marco Rodriguez/Desktop/Quartus projects/Problema_3/Problema_3.sv" 49 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1723112811280 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "binary_to_bcd_7_segment binary_to_bcd_7_segment:conv_a " "Elaborating entity \"binary_to_bcd_7_segment\" for hierarchy \"binary_to_bcd_7_segment:conv_a\"" {  } { { "Problema_3.sv" "conv_a" { Text "C:/Users/Marco Rodriguez/Desktop/Quartus projects/Problema_3/Problema_3.sv" 76 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1723112811289 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "1 " "1 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Design Software" 0 -1 1723112811340 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Elaboration 0 s 4 s Quartus Prime " "Quartus Prime Analysis & Elaboration was successful. 0 errors, 4 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4766 " "Peak virtual memory: 4766 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1723112811373 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Aug 08 04:26:51 2024 " "Processing ended: Thu Aug 08 04:26:51 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1723112811373 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:12 " "Elapsed time: 00:00:12" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1723112811373 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:13 " "Total CPU time (on all processors): 00:00:13" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1723112811373 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Design Software" 0 -1 1723112811373 ""}
