NAND G1; 
SWITCH 1 SW1; 
SWITCH 1 SW2;
CONNECT SW1.O > G1.I1; 
CONNECT SW2.O > G1.I2;
