

================================================================
== Vivado HLS Report for 'gaussian_sep'
================================================================
* Date:           Mon Dec  5 11:03:03 2016

* Version:        2013.2 (build date: Thu Jun 13 16:07:59 PM 2013)
* Project:        gaussian
* Solution:       solution1
* Product family: zynq zynq_fpv6 
* Target device:  xc7z010clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +---------+-------+----------+------------+
    |  Clock  | Target| Estimated| Uncertainty|
    +---------+-------+----------+------------+
    |default  |  10.00|      8.09|        1.25|
    +---------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +----------+----------+----------+----------+---------+
    |       Latency       |       Interval      | Pipeline|
    |    min   |    max   |    min   |    max   |   Type  |
    +----------+----------+----------+----------+---------+
    |  89037598|  89037598|  89037598|  89037598|   none  |
    +----------+----------+----------+----------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------+----------+----------+----------+-----------+-----------+------+----------+
        |             |       Latency       | Iteration|  Initiation Interval  | Trip |          |
        |  Loop Name  |    min   |    max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-------------+----------+----------+----------+-----------+-----------+------+----------+
        |- Loop 1     |  47606636|  47606636|     44162|          -|          -|  1078|    no    |
        | + Loop 1.1  |     44160|     44160|        23|          -|          -|  1920|    no    |
        |- Loop 2     |  41430960|  41430960|     38362|          -|          -|  1080|    no    |
        | + Loop 2.1  |     38360|     38360|        20|          -|          -|  1918|    no    |
        +-------------+----------+----------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+-------+-------+
|       Name      | BRAM_18K| DSP48E|   FF  |  LUT  |
+-----------------+---------+-------+-------+-------+
|Expression       |        -|      -|      -|      -|
|FIFO             |        -|      -|      -|      -|
|Instance         |        -|      -|      -|      -|
|Memory           |        -|      -|      -|      -|
|Multiplexer      |        -|      -|      -|      -|
|Register         |        -|      -|      -|      -|
|ShiftMemory      |        -|      -|      -|      -|
+-----------------+---------+-------+-------+-------+
|Total            |        0|      0|      0|      0|
+-----------------+---------+-------+-------+-------+
|Available        |      120|     80|  35200|  17600|
+-----------------+---------+-------+-------+-------+
|Utilization (%)  |        0|      0|      0|      0|
+-----------------+---------+-------+-------+-------+

+ Detail: 
    * Instance: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Shift register: 
    N/A

    * Expression: 
    N/A

    * Multiplexer: 
    N/A

    * Register: 
    N/A



================================================================
== Interface
================================================================
* Summary: 
N/A

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states: 46
* Pipeline: 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 
	2  / true
2 --> 
	3  / (!exitcond1)
	26  / (exitcond1)
3 --> 
	2  / (exitcond2)
	4  / (!exitcond2)
4 --> 
	5  / true
5 --> 
	6  / true
6 --> 
	7  / true
7 --> 
	8  / true
8 --> 
	9  / true
9 --> 
	10  / true
10 --> 
	11  / true
11 --> 
	12  / true
12 --> 
	13  / true
13 --> 
	14  / true
14 --> 
	15  / true
15 --> 
	16  / true
16 --> 
	17  / true
17 --> 
	18  / true
18 --> 
	19  / true
19 --> 
	20  / true
20 --> 
	21  / true
21 --> 
	22  / true
22 --> 
	23  / true
23 --> 
	24  / true
24 --> 
	25  / true
25 --> 
	3  / true
26 --> 
	27  / (!exitcond)
27 --> 
	26  / (exitcond3)
	28  / (!exitcond3)
28 --> 
	29  / true
29 --> 
	30  / true
30 --> 
	31  / true
31 --> 
	32  / true
32 --> 
	33  / true
33 --> 
	34  / true
34 --> 
	35  / true
35 --> 
	36  / true
36 --> 
	37  / true
37 --> 
	38  / true
38 --> 
	39  / true
39 --> 
	40  / true
40 --> 
	41  / true
41 --> 
	42  / true
42 --> 
	43  / true
43 --> 
	44  / true
44 --> 
	45  / true
45 --> 
	46  / true
46 --> 
	27  / true
* FSM state operations: 

 <State 1>: 1.39ns
ST_1: stg_47 [1/1] 1.39ns
entry:0  br label %bb4


 <State 2>: 3.50ns
ST_2: indvar3 [1/1] 0.00ns
bb4:0  %indvar3 = phi i11 [ 0, %entry ], [ %i, %bb2 ]  ; <i11> [#uses=5]

ST_2: tmp_1_1 [1/1] 1.84ns
bb4:1  %tmp_1_1 = add i11 %indvar3, 2                  ; <i11> [#uses=2]

ST_2: i [1/1] 1.84ns
bb4:2  %i = add i11 %indvar3, 1                        ; <i11> [#uses=3]

ST_2: empty_12 [1/1] 0.00ns
bb4:3  %empty_12 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 1078, i64 1078, i64 1078) nounwind ; <i32> [#uses=0]

ST_2: exitcond1 [1/1] 2.11ns
bb4:4  %exitcond1 = icmp eq i11 %indvar3, -970         ; <i1> [#uses=1]

ST_2: stg_53 [1/1] 1.39ns
bb4:5  br i1 %exitcond1, label %bb10, label %bb2


 <State 3>: 6.79ns
ST_3: j [1/1] 0.00ns
bb2:0  %j = phi i11 [ %j_2, %bb1 ], [ 0, %bb4 ]        ; <i11> [#uses=3]

ST_3: empty [1/1] 0.00ns
bb2:1  %empty = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 1920, i64 1920, i64 1920) nounwind ; <i32> [#uses=0]

ST_3: exitcond2 [1/1] 2.11ns
bb2:2  %exitcond2 = icmp eq i11 %j, -128               ; <i1> [#uses=1]

ST_3: j_2 [1/1] 1.84ns
bb2:3  %j_2 = add i11 %j, 1                            ; <i11> [#uses=1]

ST_3: stg_58 [1/1] 0.00ns
bb2:4  br i1 %exitcond2, label %bb4, label %bb1

ST_3: tmp_5_trn5_cast [1/1] 0.00ns
bb1:0  %tmp_5_trn5_cast = zext i11 %j to i24           ; <i24> [#uses=3]

ST_3: tmp_1 [1/1] 0.00ns
bb1:1  %tmp_1 = call i22 @_ssdm_op_BitConcatenate.i22.i11.i11(i11 %indvar3, i11 0) ; <i22> [#uses=1]

ST_3: p_shl_cast [1/1] 0.00ns
bb1:2  %p_shl_cast = zext i22 %tmp_1 to i23            ; <i23> [#uses=1]

ST_3: tmp_2 [1/1] 0.00ns
bb1:3  %tmp_2 = call i18 @_ssdm_op_BitConcatenate.i18.i11.i7(i11 %indvar3, i7 0) ; <i18> [#uses=1]

ST_3: p_shl1_cast [1/1] 0.00ns
bb1:4  %p_shl1_cast = zext i18 %tmp_2 to i23           ; <i23> [#uses=1]

ST_3: p_addr6 [1/1] 2.20ns
bb1:5  %p_addr6 = sub i23 %p_shl_cast, %p_shl1_cast    ; <i23> [#uses=1]

ST_3: p_addr6_cast [1/1] 0.00ns
bb1:6  %p_addr6_cast = sext i23 %p_addr6 to i24        ; <i24> [#uses=1]

ST_3: p_addr7 [1/1] 2.20ns
bb1:7  %p_addr7 = add i24 %p_addr6_cast, %tmp_5_trn5_cast ; <i24> [#uses=1]

ST_3: p_addr7_cast [1/1] 0.00ns
bb1:8  %p_addr7_cast = sext i24 %p_addr7 to i32        ; <i32> [#uses=1]

ST_3: tmp_3 [1/1] 0.00ns
bb1:9  %tmp_3 = zext i32 %p_addr7_cast to i64          ; <i64> [#uses=1]

ST_3: in_addr [1/1] 0.00ns
bb1:10  %in_addr = getelementptr [2073600 x i16]* %in_r, i64 0, i64 %tmp_3 ; <i16*> [#uses=1]

ST_3: in_load [2/2] 2.39ns
bb1:11  %in_load = load i16* %in_addr, align 2          ; <i16> [#uses=1]

ST_3: tmp_4 [1/1] 0.00ns
bb1:15  %tmp_4 = call i22 @_ssdm_op_BitConcatenate.i22.i11.i11(i11 %i, i11 0) ; <i22> [#uses=1]

ST_3: p_shl2_cast [1/1] 0.00ns
bb1:16  %p_shl2_cast = zext i22 %tmp_4 to i23           ; <i23> [#uses=1]

ST_3: tmp_5 [1/1] 0.00ns
bb1:17  %tmp_5 = call i18 @_ssdm_op_BitConcatenate.i18.i11.i7(i11 %i, i7 0) ; <i18> [#uses=1]

ST_3: p_shl3_cast [1/1] 0.00ns
bb1:18  %p_shl3_cast = zext i18 %tmp_5 to i23           ; <i23> [#uses=1]

ST_3: p_addr3 [1/1] 2.20ns
bb1:19  %p_addr3 = sub i23 %p_shl2_cast, %p_shl3_cast   ; <i23> [#uses=1]

ST_3: p_addr3_cast [1/1] 0.00ns
bb1:20  %p_addr3_cast = sext i23 %p_addr3 to i24        ; <i24> [#uses=1]

ST_3: p_addr4 [1/1] 2.20ns
bb1:21  %p_addr4 = add i24 %p_addr3_cast, %tmp_5_trn5_cast ; <i24> [#uses=1]

ST_3: p_addr4_cast [1/1] 0.00ns
bb1:22  %p_addr4_cast = sext i24 %p_addr4 to i32        ; <i32> [#uses=1]

ST_3: tmp_16 [1/1] 0.00ns
bb1:23  %tmp_16 = zext i32 %p_addr4_cast to i64         ; <i64> [#uses=2]

ST_3: in_addr_1 [1/1] 0.00ns
bb1:24  %in_addr_1 = getelementptr [2073600 x i16]* %in_r, i64 0, i64 %tmp_16 ; <i16*> [#uses=1]

ST_3: in_load_1 [2/2] 2.39ns
bb1:25  %in_load_1 = load i16* %in_addr_1, align 2      ; <i16> [#uses=1]

ST_3: tmp_18 [1/1] 0.00ns
bb1:30  %tmp_18 = call i22 @_ssdm_op_BitConcatenate.i22.i11.i11(i11 %tmp_1_1, i11 0) ; <i22> [#uses=1]

ST_3: p_shl4_cast [1/1] 0.00ns
bb1:31  %p_shl4_cast = zext i22 %tmp_18 to i23          ; <i23> [#uses=1]

ST_3: tmp_21 [1/1] 0.00ns
bb1:32  %tmp_21 = call i18 @_ssdm_op_BitConcatenate.i18.i11.i7(i11 %tmp_1_1, i7 0) ; <i18> [#uses=1]

ST_3: p_shl5_cast [1/1] 0.00ns
bb1:33  %p_shl5_cast = zext i18 %tmp_21 to i23          ; <i23> [#uses=1]

ST_3: p_addr [1/1] 2.20ns
bb1:34  %p_addr = sub i23 %p_shl4_cast, %p_shl5_cast    ; <i23> [#uses=1]

ST_3: p_addr_cast [1/1] 0.00ns
bb1:35  %p_addr_cast = sext i23 %p_addr to i24          ; <i24> [#uses=1]

ST_3: p_addr1 [1/1] 2.20ns
bb1:36  %p_addr1 = add i24 %p_addr_cast, %tmp_5_trn5_cast ; <i24> [#uses=1]


 <State 4>: 2.39ns
ST_4: in_load [1/2] 2.39ns
bb1:11  %in_load = load i16* %in_addr, align 2          ; <i16> [#uses=1]

ST_4: in_load_1 [1/2] 2.39ns
bb1:25  %in_load_1 = load i16* %in_addr_1, align 2      ; <i16> [#uses=1]

ST_4: p_addr1_cast [1/1] 0.00ns
bb1:37  %p_addr1_cast = sext i24 %p_addr1 to i32        ; <i32> [#uses=1]

ST_4: tmp_25 [1/1] 0.00ns
bb1:38  %tmp_25 = zext i32 %p_addr1_cast to i64         ; <i64> [#uses=1]

ST_4: in_addr_2 [1/1] 0.00ns
bb1:39  %in_addr_2 = getelementptr [2073600 x i16]* %in_r, i64 0, i64 %tmp_25 ; <i16*> [#uses=1]

ST_4: in_load_2 [2/2] 2.39ns
bb1:40  %in_load_2 = load i16* %in_addr_2, align 2      ; <i16> [#uses=1]


 <State 5>: 6.41ns
ST_5: tmp_6 [1/1] 0.00ns
bb1:12  %tmp_6 = zext i16 %in_load to i64               ; <i64> [#uses=1]

ST_5: tmp_7 [6/6] 6.41ns
bb1:13  %tmp_7 = sitofp i64 %tmp_6 to float             ; <float> [#uses=1]

ST_5: tmp_9 [1/1] 0.00ns
bb1:26  %tmp_9 = zext i16 %in_load_1 to i64             ; <i64> [#uses=1]

ST_5: tmp_s [6/6] 6.41ns
bb1:27  %tmp_s = sitofp i64 %tmp_9 to float             ; <float> [#uses=1]

ST_5: in_load_2 [1/2] 2.39ns
bb1:40  %in_load_2 = load i16* %in_addr_2, align 2      ; <i16> [#uses=1]


 <State 6>: 6.41ns
ST_6: tmp_7 [5/6] 6.41ns
bb1:13  %tmp_7 = sitofp i64 %tmp_6 to float             ; <float> [#uses=1]

ST_6: tmp_s [5/6] 6.41ns
bb1:27  %tmp_s = sitofp i64 %tmp_9 to float             ; <float> [#uses=1]


 <State 7>: 6.41ns
ST_7: tmp_7 [4/6] 6.41ns
bb1:13  %tmp_7 = sitofp i64 %tmp_6 to float             ; <float> [#uses=1]

ST_7: tmp_s [4/6] 6.41ns
bb1:27  %tmp_s = sitofp i64 %tmp_9 to float             ; <float> [#uses=1]


 <State 8>: 6.41ns
ST_8: tmp_7 [3/6] 6.41ns
bb1:13  %tmp_7 = sitofp i64 %tmp_6 to float             ; <float> [#uses=1]

ST_8: tmp_s [3/6] 6.41ns
bb1:27  %tmp_s = sitofp i64 %tmp_9 to float             ; <float> [#uses=1]


 <State 9>: 6.41ns
ST_9: tmp_7 [2/6] 6.41ns
bb1:13  %tmp_7 = sitofp i64 %tmp_6 to float             ; <float> [#uses=1]

ST_9: tmp_s [2/6] 6.41ns
bb1:27  %tmp_s = sitofp i64 %tmp_9 to float             ; <float> [#uses=1]


 <State 10>: 6.41ns
ST_10: tmp_7 [1/6] 6.41ns
bb1:13  %tmp_7 = sitofp i64 %tmp_6 to float             ; <float> [#uses=1]

ST_10: tmp_s [1/6] 6.41ns
bb1:27  %tmp_s = sitofp i64 %tmp_9 to float             ; <float> [#uses=1]

ST_10: tmp_12 [1/1] 0.00ns
bb1:41  %tmp_12 = zext i16 %in_load_2 to i64            ; <i64> [#uses=1]

ST_10: tmp_13 [6/6] 6.41ns
bb1:42  %tmp_13 = sitofp i64 %tmp_12 to float           ; <float> [#uses=1]


 <State 11>: 6.41ns
ST_11: tmp_8 [4/4] 5.70ns
bb1:14  %tmp_8 = fmul float %tmp_7, 0x3FCF91E640000000  ; <float> [#uses=1]

ST_11: tmp_10 [4/4] 5.70ns
bb1:28  %tmp_10 = fmul float %tmp_s, 0x3FE36A2B20000000 ; <float> [#uses=1]

ST_11: tmp_13 [5/6] 6.41ns
bb1:42  %tmp_13 = sitofp i64 %tmp_12 to float           ; <float> [#uses=1]


 <State 12>: 6.41ns
ST_12: tmp_8 [3/4] 5.70ns
bb1:14  %tmp_8 = fmul float %tmp_7, 0x3FCF91E640000000  ; <float> [#uses=1]

ST_12: tmp_10 [3/4] 5.70ns
bb1:28  %tmp_10 = fmul float %tmp_s, 0x3FE36A2B20000000 ; <float> [#uses=1]

ST_12: tmp_13 [4/6] 6.41ns
bb1:42  %tmp_13 = sitofp i64 %tmp_12 to float           ; <float> [#uses=1]


 <State 13>: 6.41ns
ST_13: tmp_8 [2/4] 5.70ns
bb1:14  %tmp_8 = fmul float %tmp_7, 0x3FCF91E640000000  ; <float> [#uses=1]

ST_13: tmp_10 [2/4] 5.70ns
bb1:28  %tmp_10 = fmul float %tmp_s, 0x3FE36A2B20000000 ; <float> [#uses=1]

ST_13: tmp_13 [3/6] 6.41ns
bb1:42  %tmp_13 = sitofp i64 %tmp_12 to float           ; <float> [#uses=1]


 <State 14>: 6.41ns
ST_14: tmp_8 [1/4] 5.70ns
bb1:14  %tmp_8 = fmul float %tmp_7, 0x3FCF91E640000000  ; <float> [#uses=1]

ST_14: tmp_10 [1/4] 5.70ns
bb1:28  %tmp_10 = fmul float %tmp_s, 0x3FE36A2B20000000 ; <float> [#uses=1]

ST_14: tmp_13 [2/6] 6.41ns
bb1:42  %tmp_13 = sitofp i64 %tmp_12 to float           ; <float> [#uses=1]


 <State 15>: 7.26ns
ST_15: tmp_11 [5/5] 7.26ns
bb1:29  %tmp_11 = fadd float %tmp_8, %tmp_10            ; <float> [#uses=1]

ST_15: tmp_13 [1/6] 6.41ns
bb1:42  %tmp_13 = sitofp i64 %tmp_12 to float           ; <float> [#uses=1]


 <State 16>: 7.26ns
ST_16: tmp_11 [4/5] 7.26ns
bb1:29  %tmp_11 = fadd float %tmp_8, %tmp_10            ; <float> [#uses=1]

ST_16: tmp_14 [4/4] 5.70ns
bb1:43  %tmp_14 = fmul float %tmp_13, 0x3FCF91E640000000 ; <float> [#uses=1]


 <State 17>: 7.26ns
ST_17: tmp_11 [3/5] 7.26ns
bb1:29  %tmp_11 = fadd float %tmp_8, %tmp_10            ; <float> [#uses=1]

ST_17: tmp_14 [3/4] 5.70ns
bb1:43  %tmp_14 = fmul float %tmp_13, 0x3FCF91E640000000 ; <float> [#uses=1]


 <State 18>: 7.26ns
ST_18: tmp_11 [2/5] 7.26ns
bb1:29  %tmp_11 = fadd float %tmp_8, %tmp_10            ; <float> [#uses=1]

ST_18: tmp_14 [2/4] 5.70ns
bb1:43  %tmp_14 = fmul float %tmp_13, 0x3FCF91E640000000 ; <float> [#uses=1]


 <State 19>: 7.26ns
ST_19: tmp_11 [1/5] 7.26ns
bb1:29  %tmp_11 = fadd float %tmp_8, %tmp_10            ; <float> [#uses=1]

ST_19: tmp_14 [1/4] 5.70ns
bb1:43  %tmp_14 = fmul float %tmp_13, 0x3FCF91E640000000 ; <float> [#uses=1]


 <State 20>: 7.26ns
ST_20: tmp_15 [5/5] 7.26ns
bb1:44  %tmp_15 = fadd float %tmp_11, %tmp_14           ; <float> [#uses=1]


 <State 21>: 7.26ns
ST_21: tmp_15 [4/5] 7.26ns
bb1:44  %tmp_15 = fadd float %tmp_11, %tmp_14           ; <float> [#uses=1]


 <State 22>: 7.26ns
ST_22: tmp_15 [3/5] 7.26ns
bb1:44  %tmp_15 = fadd float %tmp_11, %tmp_14           ; <float> [#uses=1]


 <State 23>: 7.26ns
ST_23: tmp_15 [2/5] 7.26ns
bb1:44  %tmp_15 = fadd float %tmp_11, %tmp_14           ; <float> [#uses=1]


 <State 24>: 7.26ns
ST_24: tmp_15 [1/5] 7.26ns
bb1:44  %tmp_15 = fadd float %tmp_11, %tmp_14           ; <float> [#uses=1]


 <State 25>: 2.39ns
ST_25: tmp_addr [1/1] 0.00ns
bb1:45  %tmp_addr = getelementptr [2073600 x float]* @tmp, i64 0, i64 %tmp_16 ; <float*> [#uses=1]

ST_25: stg_140 [1/1] 2.39ns
bb1:46  store float %tmp_15, float* %tmp_addr, align 4

ST_25: stg_141 [1/1] 0.00ns
bb1:47  br label %bb2


 <State 26>: 3.50ns
ST_26: i_1 [1/1] 0.00ns
bb10:0  %i_1 = phi i11 [ 0, %bb4 ], [ %i_2, %bb8 ]      ; <i11> [#uses=4]

ST_26: empty_17 [1/1] 0.00ns
bb10:1  %empty_17 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 1080, i64 1080, i64 1080) nounwind ; <i32> [#uses=0]

ST_26: exitcond [1/1] 2.11ns
bb10:2  %exitcond = icmp eq i11 %i_1, -968              ; <i1> [#uses=1]

ST_26: i_2 [1/1] 1.84ns
bb10:3  %i_2 = add i11 %i_1, 1                          ; <i11> [#uses=1]

ST_26: stg_146 [1/1] 1.39ns
bb10:4  br i1 %exitcond, label %return, label %bb8

ST_26: stg_147 [1/1] 0.00ns
return:0  ret void


 <State 27>: 6.79ns
ST_27: indvar [1/1] 0.00ns
bb8:0  %indvar = phi i11 [ %j_1, %bb7 ], [ 0, %bb10 ]  ; <i11> [#uses=4]

ST_27: tmp8 [1/1] 1.84ns
bb8:1  %tmp8 = add i11 %indvar, 2                      ; <i11> [#uses=1]

ST_27: j_1 [1/1] 1.84ns
bb8:2  %j_1 = add i11 %indvar, 1                       ; <i11> [#uses=2]

ST_27: empty_16 [1/1] 0.00ns
bb8:3  %empty_16 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 1918, i64 1918, i64 1918) nounwind ; <i32> [#uses=0]

ST_27: exitcond3 [1/1] 2.11ns
bb8:4  %exitcond3 = icmp eq i11 %indvar, -130          ; <i1> [#uses=1]

ST_27: stg_153 [1/1] 0.00ns
bb8:5  br i1 %exitcond3, label %bb10, label %bb7

ST_27: tmp_16_trn_cast [1/1] 0.00ns
bb7:0  %tmp_16_trn_cast = zext i11 %indvar to i24      ; <i24> [#uses=1]

ST_27: tmp_26 [1/1] 0.00ns
bb7:1  %tmp_26 = call i22 @_ssdm_op_BitConcatenate.i22.i11.i11(i11 %i_1, i11 0) ; <i22> [#uses=1]

ST_27: p_shl6_cast [1/1] 0.00ns
bb7:2  %p_shl6_cast = zext i22 %tmp_26 to i23          ; <i23> [#uses=1]

ST_27: tmp_27 [1/1] 0.00ns
bb7:3  %tmp_27 = call i18 @_ssdm_op_BitConcatenate.i18.i11.i7(i11 %i_1, i7 0) ; <i18> [#uses=1]

ST_27: p_shl7_cast [1/1] 0.00ns
bb7:4  %p_shl7_cast = zext i18 %tmp_27 to i23          ; <i23> [#uses=1]

ST_27: tmp_addr1 [1/1] 2.20ns
bb7:5  %tmp_addr1 = sub i23 %p_shl6_cast, %p_shl7_cast ; <i23> [#uses=1]

ST_27: tmp_addr1_cast [1/1] 0.00ns
bb7:6  %tmp_addr1_cast = sext i23 %tmp_addr1 to i24    ; <i24> [#uses=3]

ST_27: tmp_addr2 [1/1] 2.20ns
bb7:7  %tmp_addr2 = add i24 %tmp_addr1_cast, %tmp_16_trn_cast ; <i24> [#uses=1]

ST_27: tmp_addr2_cast [1/1] 0.00ns
bb7:8  %tmp_addr2_cast = sext i24 %tmp_addr2 to i32    ; <i32> [#uses=1]

ST_27: tmp_28 [1/1] 0.00ns
bb7:9  %tmp_28 = zext i32 %tmp_addr2_cast to i64       ; <i64> [#uses=1]

ST_27: tmp_addr_1 [1/1] 0.00ns
bb7:10  %tmp_addr_1 = getelementptr [2073600 x float]* @tmp, i64 0, i64 %tmp_28 ; <float*> [#uses=1]

ST_27: empty_13 [2/2] 2.39ns
bb7:11  %empty_13 = load float* %tmp_addr_1, align 4    ; <float> [#uses=1]

ST_27: tmp_18_trn_cast [1/1] 0.00ns
bb7:13  %tmp_18_trn_cast = zext i11 %j_1 to i24         ; <i24> [#uses=1]

ST_27: tmp_addr3 [1/1] 2.20ns
bb7:14  %tmp_addr3 = add i24 %tmp_addr1_cast, %tmp_18_trn_cast ; <i24> [#uses=1]

ST_27: tmp_addr3_cast [1/1] 0.00ns
bb7:15  %tmp_addr3_cast = sext i24 %tmp_addr3 to i32    ; <i32> [#uses=1]

ST_27: tmp_29 [1/1] 0.00ns
bb7:16  %tmp_29 = zext i32 %tmp_addr3_cast to i64       ; <i64> [#uses=2]

ST_27: tmp_addr_2 [1/1] 0.00ns
bb7:17  %tmp_addr_2 = getelementptr [2073600 x float]* @tmp, i64 0, i64 %tmp_29 ; <float*> [#uses=1]

ST_27: empty_14 [2/2] 2.39ns
bb7:18  %empty_14 = load float* %tmp_addr_2, align 4    ; <float> [#uses=1]

ST_27: tmp_21_trn_cast [1/1] 0.00ns
bb7:21  %tmp_21_trn_cast = zext i11 %tmp8 to i24        ; <i24> [#uses=1]

ST_27: tmp_addr4 [1/1] 2.20ns
bb7:22  %tmp_addr4 = add i24 %tmp_addr1_cast, %tmp_21_trn_cast ; <i24> [#uses=1]


 <State 28>: 8.09ns
ST_28: empty_13 [1/2] 2.39ns
bb7:11  %empty_13 = load float* %tmp_addr_1, align 4    ; <float> [#uses=1]

ST_28: tmp_17 [4/4] 5.70ns
bb7:12  %tmp_17 = fmul float %empty_13, 0x3FCF91E640000000 ; <float> [#uses=1]

ST_28: empty_14 [1/2] 2.39ns
bb7:18  %empty_14 = load float* %tmp_addr_2, align 4    ; <float> [#uses=1]

ST_28: tmp_19 [4/4] 5.70ns
bb7:19  %tmp_19 = fmul float %empty_14, 0x3FE36A2B20000000 ; <float> [#uses=1]


 <State 29>: 5.70ns
ST_29: tmp_17 [3/4] 5.70ns
bb7:12  %tmp_17 = fmul float %empty_13, 0x3FCF91E640000000 ; <float> [#uses=1]

ST_29: tmp_19 [3/4] 5.70ns
bb7:19  %tmp_19 = fmul float %empty_14, 0x3FE36A2B20000000 ; <float> [#uses=1]


 <State 30>: 5.70ns
ST_30: tmp_17 [2/4] 5.70ns
bb7:12  %tmp_17 = fmul float %empty_13, 0x3FCF91E640000000 ; <float> [#uses=1]

ST_30: tmp_19 [2/4] 5.70ns
bb7:19  %tmp_19 = fmul float %empty_14, 0x3FE36A2B20000000 ; <float> [#uses=1]


 <State 31>: 5.70ns
ST_31: tmp_17 [1/4] 5.70ns
bb7:12  %tmp_17 = fmul float %empty_13, 0x3FCF91E640000000 ; <float> [#uses=1]

ST_31: tmp_19 [1/4] 5.70ns
bb7:19  %tmp_19 = fmul float %empty_14, 0x3FE36A2B20000000 ; <float> [#uses=1]


 <State 32>: 7.26ns
ST_32: tmp_20 [5/5] 7.26ns
bb7:20  %tmp_20 = fadd float %tmp_17, %tmp_19           ; <float> [#uses=1]

ST_32: tmp_addr4_cast [1/1] 0.00ns
bb7:23  %tmp_addr4_cast = sext i24 %tmp_addr4 to i32    ; <i32> [#uses=1]

ST_32: tmp_30 [1/1] 0.00ns
bb7:24  %tmp_30 = zext i32 %tmp_addr4_cast to i64       ; <i64> [#uses=1]

ST_32: tmp_addr_3 [1/1] 0.00ns
bb7:25  %tmp_addr_3 = getelementptr [2073600 x float]* @tmp, i64 0, i64 %tmp_30 ; <float*> [#uses=1]

ST_32: empty_15 [2/2] 2.39ns
bb7:26  %empty_15 = load float* %tmp_addr_3, align 4    ; <float> [#uses=1]


 <State 33>: 8.09ns
ST_33: tmp_20 [4/5] 7.26ns
bb7:20  %tmp_20 = fadd float %tmp_17, %tmp_19           ; <float> [#uses=1]

ST_33: empty_15 [1/2] 2.39ns
bb7:26  %empty_15 = load float* %tmp_addr_3, align 4    ; <float> [#uses=1]

ST_33: tmp_22 [4/4] 5.70ns
bb7:27  %tmp_22 = fmul float %empty_15, 0x3FCF91E640000000 ; <float> [#uses=1]


 <State 34>: 7.26ns
ST_34: tmp_20 [3/5] 7.26ns
bb7:20  %tmp_20 = fadd float %tmp_17, %tmp_19           ; <float> [#uses=1]

ST_34: tmp_22 [3/4] 5.70ns
bb7:27  %tmp_22 = fmul float %empty_15, 0x3FCF91E640000000 ; <float> [#uses=1]


 <State 35>: 7.26ns
ST_35: tmp_20 [2/5] 7.26ns
bb7:20  %tmp_20 = fadd float %tmp_17, %tmp_19           ; <float> [#uses=1]

ST_35: tmp_22 [2/4] 5.70ns
bb7:27  %tmp_22 = fmul float %empty_15, 0x3FCF91E640000000 ; <float> [#uses=1]


 <State 36>: 7.26ns
ST_36: tmp_20 [1/5] 7.26ns
bb7:20  %tmp_20 = fadd float %tmp_17, %tmp_19           ; <float> [#uses=1]

ST_36: tmp_22 [1/4] 5.70ns
bb7:27  %tmp_22 = fmul float %empty_15, 0x3FCF91E640000000 ; <float> [#uses=1]


 <State 37>: 7.26ns
ST_37: tmp_23 [5/5] 7.26ns
bb7:28  %tmp_23 = fadd float %tmp_20, %tmp_22           ; <float> [#uses=1]


 <State 38>: 7.26ns
ST_38: tmp_23 [4/5] 7.26ns
bb7:28  %tmp_23 = fadd float %tmp_20, %tmp_22           ; <float> [#uses=1]


 <State 39>: 7.26ns
ST_39: tmp_23 [3/5] 7.26ns
bb7:28  %tmp_23 = fadd float %tmp_20, %tmp_22           ; <float> [#uses=1]


 <State 40>: 7.26ns
ST_40: tmp_23 [2/5] 7.26ns
bb7:28  %tmp_23 = fadd float %tmp_20, %tmp_22           ; <float> [#uses=1]


 <State 41>: 7.26ns
ST_41: tmp_23 [1/5] 7.26ns
bb7:28  %tmp_23 = fadd float %tmp_20, %tmp_22           ; <float> [#uses=1]


 <State 42>: 6.49ns
ST_42: tmp_24 [4/4] 6.49ns
bb7:29  %tmp_24 = fptoui float %tmp_23 to i64           ; <i64> [#uses=1]


 <State 43>: 6.49ns
ST_43: tmp_24 [3/4] 6.49ns
bb7:29  %tmp_24 = fptoui float %tmp_23 to i64           ; <i64> [#uses=1]


 <State 44>: 6.49ns
ST_44: tmp_24 [2/4] 6.49ns
bb7:29  %tmp_24 = fptoui float %tmp_23 to i64           ; <i64> [#uses=1]


 <State 45>: 6.49ns
ST_45: tmp_24 [1/4] 6.49ns
bb7:29  %tmp_24 = fptoui float %tmp_23 to i64           ; <i64> [#uses=1]

ST_45: tmp_1_2 [1/1] 0.00ns
bb7:30  %tmp_1_2 = trunc i64 %tmp_24 to i16             ; <i16> [#uses=1]


 <State 46>: 2.39ns
ST_46: out_addr [1/1] 0.00ns
bb7:31  %out_addr = getelementptr [2073600 x i16]* %out_r, i64 0, i64 %tmp_29 ; <i16*> [#uses=1]

ST_46: stg_209 [1/1] 2.39ns
bb7:32  store i16 %tmp_1_2, i16* %out_addr, align 2

ST_46: stg_210 [1/1] 0.00ns
bb7:33  br label %bb8



============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
	State 14
	State 15
	State 16
	State 17
	State 18
	State 19
	State 20
	State 21
	State 22
	State 23
	State 24
	State 25
	State 26
	State 27
	State 28
	State 29
	State 30
	State 31
	State 32
	State 33
	State 34
	State 35
	State 36
	State 37
	State 38
	State 39
	State 40
	State 41
	State 42
	State 43
	State 44
	State 45
	State 46


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
