{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1750181354424 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 23.1std.1 Build 993 05/14/2024 SC Lite Edition " "Version 23.1std.1 Build 993 05/14/2024 SC Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1750181354424 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Jun 17 14:29:14 2025 " "Processing started: Tue Jun 17 14:29:14 2025" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1750181354424 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1750181354424 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off circuito_01 -c circuito_01 " "Command: quartus_map --read_settings_files=on --write_settings_files=off circuito_01 -c circuito_01" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1750181354424 ""}
{ "Info" "IACF_WHERE_TO_VIEW_DEFAULT_CHANGES" "c:/intelfpga_lite/23.1std/quartus/bin64/assignment_defaults.qdf " "Default assignment values were changed in the current version of the Quartus Prime software -- changes to default assignments values are contained in file c:/intelfpga_lite/23.1std/quartus/bin64/assignment_defaults.qdf" {  } {  } 0 125069 "Default assignment values were changed in the current version of the Quartus Prime software -- changes to default assignments values are contained in file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1750181354617 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1750181354807 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1750181354807 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "components.vhd 4 2 " "Found 4 design units, including 2 entities, in source file components.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ROM16x4C004-behavioral " "Found design unit 1: ROM16x4C004-behavioral" {  } { { "Components.vhd" "" { Text "C:/Projetos/Engenharia-de-Computacao/Disciplinas/Eletronica_Digital/Deeds/circuito_01_DE10_Lite/Components.vhd" 32 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1750181363159 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 SevenSegm_Decoder-behavioral " "Found design unit 2: SevenSegm_Decoder-behavioral" {  } { { "Components.vhd" "" { Text "C:/Projetos/Engenharia-de-Computacao/Disciplinas/Eletronica_Digital/Deeds/circuito_01_DE10_Lite/Components.vhd" 96 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1750181363159 ""} { "Info" "ISGN_ENTITY_NAME" "1 ROM16x4C004 " "Found entity 1: ROM16x4C004" {  } { { "Components.vhd" "" { Text "C:/Projetos/Engenharia-de-Computacao/Disciplinas/Eletronica_Digital/Deeds/circuito_01_DE10_Lite/Components.vhd" 19 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1750181363159 ""} { "Info" "ISGN_ENTITY_NAME" "2 SevenSegm_Decoder " "Found entity 2: SevenSegm_Decoder" {  } { { "Components.vhd" "" { Text "C:/Projetos/Engenharia-de-Computacao/Disciplinas/Eletronica_Digital/Deeds/circuito_01_DE10_Lite/Components.vhd" 81 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1750181363159 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1750181363159 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "circuito_01.vhd 2 1 " "Found 2 design units, including 1 entities, in source file circuito_01.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 circuito_01-structural " "Found design unit 1: circuito_01-structural" {  } { { "circuito_01.vhd" "" { Text "C:/Projetos/Engenharia-de-Computacao/Disciplinas/Eletronica_Digital/Deeds/circuito_01_DE10_Lite/circuito_01.vhd" 92 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1750181363161 ""} { "Info" "ISGN_ENTITY_NAME" "1 circuito_01 " "Found entity 1: circuito_01" {  } { { "circuito_01.vhd" "" { Text "C:/Projetos/Engenharia-de-Computacao/Disciplinas/Eletronica_Digital/Deeds/circuito_01_DE10_Lite/circuito_01.vhd" 19 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1750181363161 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1750181363161 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "circuito_01 " "Elaborating entity \"circuito_01\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1750181363193 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SevenSegm_Decoder SevenSegm_Decoder:SevenSegm_Decoder_oSAIDA " "Elaborating entity \"SevenSegm_Decoder\" for hierarchy \"SevenSegm_Decoder:SevenSegm_Decoder_oSAIDA\"" {  } { { "circuito_01.vhd" "SevenSegm_Decoder_oSAIDA" { Text "C:/Projetos/Engenharia-de-Computacao/Disciplinas/Eletronica_Digital/Deeds/circuito_01_DE10_Lite/circuito_01.vhd" 207 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1750181363202 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ROM16x4C004 ROM16x4C004:C004 " "Elaborating entity \"ROM16x4C004\" for hierarchy \"ROM16x4C004:C004\"" {  } { { "circuito_01.vhd" "C004" { Text "C:/Projetos/Engenharia-de-Computacao/Disciplinas/Eletronica_Digital/Deeds/circuito_01_DE10_Lite/circuito_01.vhd" 211 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1750181363207 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "oPIN_A8 GND " "Pin \"oPIN_A8\" is stuck at GND" {  } { { "circuito_01.vhd" "" { Text "C:/Projetos/Engenharia-de-Computacao/Disciplinas/Eletronica_Digital/Deeds/circuito_01_DE10_Lite/circuito_01.vhd" 37 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1750181363582 "|circuito_01|oPIN_A8"} { "Warning" "WMLS_MLS_STUCK_PIN" "oPIN_A9 GND " "Pin \"oPIN_A9\" is stuck at GND" {  } { { "circuito_01.vhd" "" { Text "C:/Projetos/Engenharia-de-Computacao/Disciplinas/Eletronica_Digital/Deeds/circuito_01_DE10_Lite/circuito_01.vhd" 38 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1750181363582 "|circuito_01|oPIN_A9"} { "Warning" "WMLS_MLS_STUCK_PIN" "oPIN_A10 GND " "Pin \"oPIN_A10\" is stuck at GND" {  } { { "circuito_01.vhd" "" { Text "C:/Projetos/Engenharia-de-Computacao/Disciplinas/Eletronica_Digital/Deeds/circuito_01_DE10_Lite/circuito_01.vhd" 39 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1750181363582 "|circuito_01|oPIN_A10"} { "Warning" "WMLS_MLS_STUCK_PIN" "oPIN_B10 GND " "Pin \"oPIN_B10\" is stuck at GND" {  } { { "circuito_01.vhd" "" { Text "C:/Projetos/Engenharia-de-Computacao/Disciplinas/Eletronica_Digital/Deeds/circuito_01_DE10_Lite/circuito_01.vhd" 40 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1750181363582 "|circuito_01|oPIN_B10"} { "Warning" "WMLS_MLS_STUCK_PIN" "oPIN_D13 GND " "Pin \"oPIN_D13\" is stuck at GND" {  } { { "circuito_01.vhd" "" { Text "C:/Projetos/Engenharia-de-Computacao/Disciplinas/Eletronica_Digital/Deeds/circuito_01_DE10_Lite/circuito_01.vhd" 41 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1750181363582 "|circuito_01|oPIN_D13"} { "Warning" "WMLS_MLS_STUCK_PIN" "oPIN_C13 GND " "Pin \"oPIN_C13\" is stuck at GND" {  } { { "circuito_01.vhd" "" { Text "C:/Projetos/Engenharia-de-Computacao/Disciplinas/Eletronica_Digital/Deeds/circuito_01_DE10_Lite/circuito_01.vhd" 42 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1750181363582 "|circuito_01|oPIN_C13"} { "Warning" "WMLS_MLS_STUCK_PIN" "oPIN_E14 GND " "Pin \"oPIN_E14\" is stuck at GND" {  } { { "circuito_01.vhd" "" { Text "C:/Projetos/Engenharia-de-Computacao/Disciplinas/Eletronica_Digital/Deeds/circuito_01_DE10_Lite/circuito_01.vhd" 43 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1750181363582 "|circuito_01|oPIN_E14"} { "Warning" "WMLS_MLS_STUCK_PIN" "oPIN_D14 GND " "Pin \"oPIN_D14\" is stuck at GND" {  } { { "circuito_01.vhd" "" { Text "C:/Projetos/Engenharia-de-Computacao/Disciplinas/Eletronica_Digital/Deeds/circuito_01_DE10_Lite/circuito_01.vhd" 44 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1750181363582 "|circuito_01|oPIN_D14"} { "Warning" "WMLS_MLS_STUCK_PIN" "oPIN_A11 GND " "Pin \"oPIN_A11\" is stuck at GND" {  } { { "circuito_01.vhd" "" { Text "C:/Projetos/Engenharia-de-Computacao/Disciplinas/Eletronica_Digital/Deeds/circuito_01_DE10_Lite/circuito_01.vhd" 45 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1750181363582 "|circuito_01|oPIN_A11"} { "Warning" "WMLS_MLS_STUCK_PIN" "oPIN_B11 GND " "Pin \"oPIN_B11\" is stuck at GND" {  } { { "circuito_01.vhd" "" { Text "C:/Projetos/Engenharia-de-Computacao/Disciplinas/Eletronica_Digital/Deeds/circuito_01_DE10_Lite/circuito_01.vhd" 46 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1750181363582 "|circuito_01|oPIN_B11"} { "Warning" "WMLS_MLS_STUCK_PIN" "oPIN_C18 VCC " "Pin \"oPIN_C18\" is stuck at VCC" {  } { { "circuito_01.vhd" "" { Text "C:/Projetos/Engenharia-de-Computacao/Disciplinas/Eletronica_Digital/Deeds/circuito_01_DE10_Lite/circuito_01.vhd" 47 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1750181363582 "|circuito_01|oPIN_C18"} { "Warning" "WMLS_MLS_STUCK_PIN" "oPIN_D18 VCC " "Pin \"oPIN_D18\" is stuck at VCC" {  } { { "circuito_01.vhd" "" { Text "C:/Projetos/Engenharia-de-Computacao/Disciplinas/Eletronica_Digital/Deeds/circuito_01_DE10_Lite/circuito_01.vhd" 48 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1750181363582 "|circuito_01|oPIN_D18"} { "Warning" "WMLS_MLS_STUCK_PIN" "oPIN_E18 VCC " "Pin \"oPIN_E18\" is stuck at VCC" {  } { { "circuito_01.vhd" "" { Text "C:/Projetos/Engenharia-de-Computacao/Disciplinas/Eletronica_Digital/Deeds/circuito_01_DE10_Lite/circuito_01.vhd" 49 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1750181363582 "|circuito_01|oPIN_E18"} { "Warning" "WMLS_MLS_STUCK_PIN" "oPIN_B16 VCC " "Pin \"oPIN_B16\" is stuck at VCC" {  } { { "circuito_01.vhd" "" { Text "C:/Projetos/Engenharia-de-Computacao/Disciplinas/Eletronica_Digital/Deeds/circuito_01_DE10_Lite/circuito_01.vhd" 50 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1750181363582 "|circuito_01|oPIN_B16"} { "Warning" "WMLS_MLS_STUCK_PIN" "oPIN_A17 VCC " "Pin \"oPIN_A17\" is stuck at VCC" {  } { { "circuito_01.vhd" "" { Text "C:/Projetos/Engenharia-de-Computacao/Disciplinas/Eletronica_Digital/Deeds/circuito_01_DE10_Lite/circuito_01.vhd" 51 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1750181363582 "|circuito_01|oPIN_A17"} { "Warning" "WMLS_MLS_STUCK_PIN" "oPIN_A18 VCC " "Pin \"oPIN_A18\" is stuck at VCC" {  } { { "circuito_01.vhd" "" { Text "C:/Projetos/Engenharia-de-Computacao/Disciplinas/Eletronica_Digital/Deeds/circuito_01_DE10_Lite/circuito_01.vhd" 52 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1750181363582 "|circuito_01|oPIN_A18"} { "Warning" "WMLS_MLS_STUCK_PIN" "oPIN_B17 VCC " "Pin \"oPIN_B17\" is stuck at VCC" {  } { { "circuito_01.vhd" "" { Text "C:/Projetos/Engenharia-de-Computacao/Disciplinas/Eletronica_Digital/Deeds/circuito_01_DE10_Lite/circuito_01.vhd" 53 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1750181363582 "|circuito_01|oPIN_B17"} { "Warning" "WMLS_MLS_STUCK_PIN" "oPIN_A16 VCC " "Pin \"oPIN_A16\" is stuck at VCC" {  } { { "circuito_01.vhd" "" { Text "C:/Projetos/Engenharia-de-Computacao/Disciplinas/Eletronica_Digital/Deeds/circuito_01_DE10_Lite/circuito_01.vhd" 54 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1750181363582 "|circuito_01|oPIN_A16"} { "Warning" "WMLS_MLS_STUCK_PIN" "oPIN_B20 VCC " "Pin \"oPIN_B20\" is stuck at VCC" {  } { { "circuito_01.vhd" "" { Text "C:/Projetos/Engenharia-de-Computacao/Disciplinas/Eletronica_Digital/Deeds/circuito_01_DE10_Lite/circuito_01.vhd" 55 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1750181363582 "|circuito_01|oPIN_B20"} { "Warning" "WMLS_MLS_STUCK_PIN" "oPIN_A20 VCC " "Pin \"oPIN_A20\" is stuck at VCC" {  } { { "circuito_01.vhd" "" { Text "C:/Projetos/Engenharia-de-Computacao/Disciplinas/Eletronica_Digital/Deeds/circuito_01_DE10_Lite/circuito_01.vhd" 56 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1750181363582 "|circuito_01|oPIN_A20"} { "Warning" "WMLS_MLS_STUCK_PIN" "oPIN_B19 VCC " "Pin \"oPIN_B19\" is stuck at VCC" {  } { { "circuito_01.vhd" "" { Text "C:/Projetos/Engenharia-de-Computacao/Disciplinas/Eletronica_Digital/Deeds/circuito_01_DE10_Lite/circuito_01.vhd" 57 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1750181363582 "|circuito_01|oPIN_B19"} { "Warning" "WMLS_MLS_STUCK_PIN" "oPIN_A21 VCC " "Pin \"oPIN_A21\" is stuck at VCC" {  } { { "circuito_01.vhd" "" { Text "C:/Projetos/Engenharia-de-Computacao/Disciplinas/Eletronica_Digital/Deeds/circuito_01_DE10_Lite/circuito_01.vhd" 58 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1750181363582 "|circuito_01|oPIN_A21"} { "Warning" "WMLS_MLS_STUCK_PIN" "oPIN_B21 VCC " "Pin \"oPIN_B21\" is stuck at VCC" {  } { { "circuito_01.vhd" "" { Text "C:/Projetos/Engenharia-de-Computacao/Disciplinas/Eletronica_Digital/Deeds/circuito_01_DE10_Lite/circuito_01.vhd" 59 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1750181363582 "|circuito_01|oPIN_B21"} { "Warning" "WMLS_MLS_STUCK_PIN" "oPIN_C22 VCC " "Pin \"oPIN_C22\" is stuck at VCC" {  } { { "circuito_01.vhd" "" { Text "C:/Projetos/Engenharia-de-Computacao/Disciplinas/Eletronica_Digital/Deeds/circuito_01_DE10_Lite/circuito_01.vhd" 60 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1750181363582 "|circuito_01|oPIN_C22"} { "Warning" "WMLS_MLS_STUCK_PIN" "oPIN_B22 VCC " "Pin \"oPIN_B22\" is stuck at VCC" {  } { { "circuito_01.vhd" "" { Text "C:/Projetos/Engenharia-de-Computacao/Disciplinas/Eletronica_Digital/Deeds/circuito_01_DE10_Lite/circuito_01.vhd" 61 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1750181363582 "|circuito_01|oPIN_B22"} { "Warning" "WMLS_MLS_STUCK_PIN" "oPIN_A19 VCC " "Pin \"oPIN_A19\" is stuck at VCC" {  } { { "circuito_01.vhd" "" { Text "C:/Projetos/Engenharia-de-Computacao/Disciplinas/Eletronica_Digital/Deeds/circuito_01_DE10_Lite/circuito_01.vhd" 62 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1750181363582 "|circuito_01|oPIN_A19"} { "Warning" "WMLS_MLS_STUCK_PIN" "oPIN_F21 VCC " "Pin \"oPIN_F21\" is stuck at VCC" {  } { { "circuito_01.vhd" "" { Text "C:/Projetos/Engenharia-de-Computacao/Disciplinas/Eletronica_Digital/Deeds/circuito_01_DE10_Lite/circuito_01.vhd" 63 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1750181363582 "|circuito_01|oPIN_F21"} { "Warning" "WMLS_MLS_STUCK_PIN" "oPIN_E22 VCC " "Pin \"oPIN_E22\" is stuck at VCC" {  } { { "circuito_01.vhd" "" { Text "C:/Projetos/Engenharia-de-Computacao/Disciplinas/Eletronica_Digital/Deeds/circuito_01_DE10_Lite/circuito_01.vhd" 64 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1750181363582 "|circuito_01|oPIN_E22"} { "Warning" "WMLS_MLS_STUCK_PIN" "oPIN_E21 VCC " "Pin \"oPIN_E21\" is stuck at VCC" {  } { { "circuito_01.vhd" "" { Text "C:/Projetos/Engenharia-de-Computacao/Disciplinas/Eletronica_Digital/Deeds/circuito_01_DE10_Lite/circuito_01.vhd" 65 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1750181363582 "|circuito_01|oPIN_E21"} { "Warning" "WMLS_MLS_STUCK_PIN" "oPIN_C19 VCC " "Pin \"oPIN_C19\" is stuck at VCC" {  } { { "circuito_01.vhd" "" { Text "C:/Projetos/Engenharia-de-Computacao/Disciplinas/Eletronica_Digital/Deeds/circuito_01_DE10_Lite/circuito_01.vhd" 66 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1750181363582 "|circuito_01|oPIN_C19"} { "Warning" "WMLS_MLS_STUCK_PIN" "oPIN_C20 VCC " "Pin \"oPIN_C20\" is stuck at VCC" {  } { { "circuito_01.vhd" "" { Text "C:/Projetos/Engenharia-de-Computacao/Disciplinas/Eletronica_Digital/Deeds/circuito_01_DE10_Lite/circuito_01.vhd" 67 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1750181363582 "|circuito_01|oPIN_C20"} { "Warning" "WMLS_MLS_STUCK_PIN" "oPIN_D19 VCC " "Pin \"oPIN_D19\" is stuck at VCC" {  } { { "circuito_01.vhd" "" { Text "C:/Projetos/Engenharia-de-Computacao/Disciplinas/Eletronica_Digital/Deeds/circuito_01_DE10_Lite/circuito_01.vhd" 68 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1750181363582 "|circuito_01|oPIN_D19"} { "Warning" "WMLS_MLS_STUCK_PIN" "oPIN_E17 VCC " "Pin \"oPIN_E17\" is stuck at VCC" {  } { { "circuito_01.vhd" "" { Text "C:/Projetos/Engenharia-de-Computacao/Disciplinas/Eletronica_Digital/Deeds/circuito_01_DE10_Lite/circuito_01.vhd" 69 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1750181363582 "|circuito_01|oPIN_E17"} { "Warning" "WMLS_MLS_STUCK_PIN" "oPIN_D22 VCC " "Pin \"oPIN_D22\" is stuck at VCC" {  } { { "circuito_01.vhd" "" { Text "C:/Projetos/Engenharia-de-Computacao/Disciplinas/Eletronica_Digital/Deeds/circuito_01_DE10_Lite/circuito_01.vhd" 70 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1750181363582 "|circuito_01|oPIN_D22"} { "Warning" "WMLS_MLS_STUCK_PIN" "oPIN_F18 VCC " "Pin \"oPIN_F18\" is stuck at VCC" {  } { { "circuito_01.vhd" "" { Text "C:/Projetos/Engenharia-de-Computacao/Disciplinas/Eletronica_Digital/Deeds/circuito_01_DE10_Lite/circuito_01.vhd" 71 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1750181363582 "|circuito_01|oPIN_F18"} { "Warning" "WMLS_MLS_STUCK_PIN" "oPIN_E20 VCC " "Pin \"oPIN_E20\" is stuck at VCC" {  } { { "circuito_01.vhd" "" { Text "C:/Projetos/Engenharia-de-Computacao/Disciplinas/Eletronica_Digital/Deeds/circuito_01_DE10_Lite/circuito_01.vhd" 72 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1750181363582 "|circuito_01|oPIN_E20"} { "Warning" "WMLS_MLS_STUCK_PIN" "oPIN_E19 VCC " "Pin \"oPIN_E19\" is stuck at VCC" {  } { { "circuito_01.vhd" "" { Text "C:/Projetos/Engenharia-de-Computacao/Disciplinas/Eletronica_Digital/Deeds/circuito_01_DE10_Lite/circuito_01.vhd" 73 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1750181363582 "|circuito_01|oPIN_E19"} { "Warning" "WMLS_MLS_STUCK_PIN" "oPIN_J18 VCC " "Pin \"oPIN_J18\" is stuck at VCC" {  } { { "circuito_01.vhd" "" { Text "C:/Projetos/Engenharia-de-Computacao/Disciplinas/Eletronica_Digital/Deeds/circuito_01_DE10_Lite/circuito_01.vhd" 74 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1750181363582 "|circuito_01|oPIN_J18"} { "Warning" "WMLS_MLS_STUCK_PIN" "oPIN_H19 VCC " "Pin \"oPIN_H19\" is stuck at VCC" {  } { { "circuito_01.vhd" "" { Text "C:/Projetos/Engenharia-de-Computacao/Disciplinas/Eletronica_Digital/Deeds/circuito_01_DE10_Lite/circuito_01.vhd" 75 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1750181363582 "|circuito_01|oPIN_H19"} { "Warning" "WMLS_MLS_STUCK_PIN" "oPIN_F19 VCC " "Pin \"oPIN_F19\" is stuck at VCC" {  } { { "circuito_01.vhd" "" { Text "C:/Projetos/Engenharia-de-Computacao/Disciplinas/Eletronica_Digital/Deeds/circuito_01_DE10_Lite/circuito_01.vhd" 76 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1750181363582 "|circuito_01|oPIN_F19"} { "Warning" "WMLS_MLS_STUCK_PIN" "oPIN_F20 VCC " "Pin \"oPIN_F20\" is stuck at VCC" {  } { { "circuito_01.vhd" "" { Text "C:/Projetos/Engenharia-de-Computacao/Disciplinas/Eletronica_Digital/Deeds/circuito_01_DE10_Lite/circuito_01.vhd" 77 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1750181363582 "|circuito_01|oPIN_F20"} { "Warning" "WMLS_MLS_STUCK_PIN" "oPIN_F17 VCC " "Pin \"oPIN_F17\" is stuck at VCC" {  } { { "circuito_01.vhd" "" { Text "C:/Projetos/Engenharia-de-Computacao/Disciplinas/Eletronica_Digital/Deeds/circuito_01_DE10_Lite/circuito_01.vhd" 78 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1750181363582 "|circuito_01|oPIN_F17"} { "Warning" "WMLS_MLS_STUCK_PIN" "oPIN_J20 VCC " "Pin \"oPIN_J20\" is stuck at VCC" {  } { { "circuito_01.vhd" "" { Text "C:/Projetos/Engenharia-de-Computacao/Disciplinas/Eletronica_Digital/Deeds/circuito_01_DE10_Lite/circuito_01.vhd" 79 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1750181363582 "|circuito_01|oPIN_J20"} { "Warning" "WMLS_MLS_STUCK_PIN" "oPIN_K20 VCC " "Pin \"oPIN_K20\" is stuck at VCC" {  } { { "circuito_01.vhd" "" { Text "C:/Projetos/Engenharia-de-Computacao/Disciplinas/Eletronica_Digital/Deeds/circuito_01_DE10_Lite/circuito_01.vhd" 80 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1750181363582 "|circuito_01|oPIN_K20"} { "Warning" "WMLS_MLS_STUCK_PIN" "oPIN_L18 VCC " "Pin \"oPIN_L18\" is stuck at VCC" {  } { { "circuito_01.vhd" "" { Text "C:/Projetos/Engenharia-de-Computacao/Disciplinas/Eletronica_Digital/Deeds/circuito_01_DE10_Lite/circuito_01.vhd" 81 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1750181363582 "|circuito_01|oPIN_L18"} { "Warning" "WMLS_MLS_STUCK_PIN" "oPIN_N18 VCC " "Pin \"oPIN_N18\" is stuck at VCC" {  } { { "circuito_01.vhd" "" { Text "C:/Projetos/Engenharia-de-Computacao/Disciplinas/Eletronica_Digital/Deeds/circuito_01_DE10_Lite/circuito_01.vhd" 82 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1750181363582 "|circuito_01|oPIN_N18"} { "Warning" "WMLS_MLS_STUCK_PIN" "oPIN_M20 VCC " "Pin \"oPIN_M20\" is stuck at VCC" {  } { { "circuito_01.vhd" "" { Text "C:/Projetos/Engenharia-de-Computacao/Disciplinas/Eletronica_Digital/Deeds/circuito_01_DE10_Lite/circuito_01.vhd" 83 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1750181363582 "|circuito_01|oPIN_M20"} { "Warning" "WMLS_MLS_STUCK_PIN" "oPIN_N19 VCC " "Pin \"oPIN_N19\" is stuck at VCC" {  } { { "circuito_01.vhd" "" { Text "C:/Projetos/Engenharia-de-Computacao/Disciplinas/Eletronica_Digital/Deeds/circuito_01_DE10_Lite/circuito_01.vhd" 84 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1750181363582 "|circuito_01|oPIN_N19"} { "Warning" "WMLS_MLS_STUCK_PIN" "oPIN_N20 VCC " "Pin \"oPIN_N20\" is stuck at VCC" {  } { { "circuito_01.vhd" "" { Text "C:/Projetos/Engenharia-de-Computacao/Disciplinas/Eletronica_Digital/Deeds/circuito_01_DE10_Lite/circuito_01.vhd" 85 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1750181363582 "|circuito_01|oPIN_N20"} { "Warning" "WMLS_MLS_STUCK_PIN" "oPIN_L19 VCC " "Pin \"oPIN_L19\" is stuck at VCC" {  } { { "circuito_01.vhd" "" { Text "C:/Projetos/Engenharia-de-Computacao/Disciplinas/Eletronica_Digital/Deeds/circuito_01_DE10_Lite/circuito_01.vhd" 86 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1750181363582 "|circuito_01|oPIN_L19"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1750181363582 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1750181363650 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1750181364044 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1750181364044 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "76 " "Implemented 76 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "5 " "Implemented 5 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1750181364077 ""} { "Info" "ICUT_CUT_TM_OPINS" "57 " "Implemented 57 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1750181364077 ""} { "Info" "ICUT_CUT_TM_LCELLS" "14 " "Implemented 14 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1750181364077 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1750181364077 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 52 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 52 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4844 " "Peak virtual memory: 4844 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1750181364091 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Jun 17 14:29:24 2025 " "Processing ended: Tue Jun 17 14:29:24 2025" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1750181364091 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:10 " "Elapsed time: 00:00:10" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1750181364091 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:22 " "Total CPU time (on all processors): 00:00:22" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1750181364091 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1750181364091 ""}
