Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
----------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version     : Vivado v.2018.1 (win64) Build 2188600 Wed Apr  4 18:40:38 MDT 2018
| Date             : Tue May 29 12:10:03 2018
| Host             : PHSX-82QWMN2 running 64-bit major release  (build 9200)
| Command          : report_power -file design_1_wrapper_power_routed.rpt -pb design_1_wrapper_power_summary_routed.pb -rpx design_1_wrapper_power_routed.rpx
| Design           : design_1_wrapper
| Device           : xc7vx485tffg1761-2
| Design State     : routed
| Grade            : commercial
| Process          : typical
| Characterization : Production
----------------------------------------------------------------------------------------------------------------------------------------------------------------------

Power Report

Table of Contents
-----------------
1. Summary
1.1 On-Chip Components
1.2 Power Supply Summary
1.3 Confidence Level
2. Settings
2.1 Environment
2.2 Clock Constraints
3. Detailed Reports
3.1 By Hierarchy

1. Summary
----------

+--------------------------+--------------+
| Total On-Chip Power (W)  | 0.746        |
| Design Power Budget (W)  | Unspecified* |
| Power Budget Margin (W)  | NA           |
| Dynamic (W)              | 0.486        |
| Device Static (W)        | 0.260        |
| Total Off-Chip Power (W) | 0.001        |
| Effective TJA (C/W)      | 1.1          |
| Max Ambient (C)          | 84.1         |
| Junction Temperature (C) | 25.9         |
| Confidence Level         | Medium       |
| Setting File             | ---          |
| Simulation Activity File | ---          |
| Design Nets Matched      | NA           |
+--------------------------+--------------+
* Specify Design Power Budget using, set_operating_conditions -design_power_budget <value in Watts>


1.1 On-Chip Components
----------------------

+--------------------------+-----------+----------+-----------+-----------------+
| On-Chip                  | Power (W) | Used     | Available | Utilization (%) |
+--------------------------+-----------+----------+-----------+-----------------+
| Clocks                   |     0.138 |       12 |       --- |             --- |
| Slice Logic              |     0.017 |    12912 |       --- |             --- |
|   LUT as Logic           |     0.012 |     4342 |    303600 |            1.43 |
|   LUT as Distributed RAM |     0.002 |      120 |    130800 |            0.09 |
|   Register               |     0.001 |     5249 |    607200 |            0.86 |
|   CARRY4                 |     0.001 |      202 |     75900 |            0.27 |
|   LUT as Shift Register  |    <0.001 |      232 |    130800 |            0.18 |
|   F7/F8 Muxes            |    <0.001 |      393 |    303600 |            0.13 |
|   Others                 |    <0.001 |     1584 |       --- |             --- |
| Signals                  |     0.116 |    10267 |       --- |             --- |
| Block RAM                |     0.073 |    248.5 |      1030 |           24.13 |
| MMCM                     |     0.100 |        1 |        14 |            7.14 |
| DSPs                     |    <0.001 |        1 |      2800 |            0.04 |
| I/O                      |     0.042 |       10 |       700 |            1.43 |
| Static Power             |     0.260 |          |           |                 |
| Total                    |     0.746 |          |           |                 |
+--------------------------+-----------+----------+-----------+-----------------+


1.2 Power Supply Summary
------------------------

+-----------+-------------+-----------+-------------+------------+
| Source    | Voltage (V) | Total (A) | Dynamic (A) | Static (A) |
+-----------+-------------+-----------+-------------+------------+
| Vccint    |       1.000 |     0.487 |       0.343 |      0.143 |
| Vccaux    |       1.800 |     0.101 |       0.064 |      0.038 |
| Vcco33    |       3.300 |     0.000 |       0.000 |      0.000 |
| Vcco25    |       2.500 |     0.000 |       0.000 |      0.000 |
| Vcco18    |       1.800 |     0.014 |       0.013 |      0.001 |
| Vcco15    |       1.500 |     0.000 |       0.000 |      0.000 |
| Vcco135   |       1.350 |     0.000 |       0.000 |      0.000 |
| Vcco12    |       1.200 |     0.000 |       0.000 |      0.000 |
| Vccaux_io |       1.800 |     0.000 |       0.000 |      0.000 |
| Vccbram   |       1.000 |     0.017 |       0.005 |      0.012 |
| MGTAVcc   |       1.000 |     0.000 |       0.000 |      0.000 |
| MGTAVtt   |       1.200 |     0.000 |       0.000 |      0.000 |
| MGTVccaux |       1.800 |     0.000 |       0.000 |      0.000 |
| MGTZVccl  |       1.075 |     0.000 |       0.000 |      0.000 |
| MGTZAVcc  |       1.075 |     0.000 |       0.000 |      0.000 |
| MGTZVcch  |       1.800 |     0.000 |       0.000 |      0.000 |
| Vccadc    |       1.800 |     0.020 |       0.000 |      0.020 |
+-----------+-------------+-----------+-------------+------------+


1.3 Confidence Level
--------------------

+-----------------------------+------------+-------------------------------------------------------+------------------------------------------------------------------------------------------------------------+
| User Input Data             | Confidence | Details                                               | Action                                                                                                     |
+-----------------------------+------------+-------------------------------------------------------+------------------------------------------------------------------------------------------------------------+
| Design implementation state | High       | Design is routed                                      |                                                                                                            |
| Clock nodes activity        | High       | User specified more than 95% of clocks                |                                                                                                            |
| I/O nodes activity          | Medium     | More than 5% of inputs are missing user specification | Provide missing input activity with simulation results or by editing the "By Resource Type -> I/Os" view   |
| Internal nodes activity     | Medium     | User specified less than 25% of internal nodes        | Provide missing internal nodes activity with simulation results or by editing the "By Resource Type" views |
| Device models               | High       | Device models are Production                          |                                                                                                            |
|                             |            |                                                       |                                                                                                            |
| Overall confidence level    | Medium     |                                                       |                                                                                                            |
+-----------------------------+------------+-------------------------------------------------------+------------------------------------------------------------------------------------------------------------+


2. Settings
-----------

2.1 Environment
---------------

+-----------------------+--------------------------+
| Ambient Temp (C)      | 25.0                     |
| ThetaJA (C/W)         | 1.1                      |
| Airflow (LFM)         | 250                      |
| Heat Sink             | medium (Medium Profile)  |
| ThetaSA (C/W)         | 2.2                      |
| Board Selection       | medium (10"x10")         |
| # of Board Layers     | 12to15 (12 to 15 Layers) |
| Board Temperature (C) | 25.0                     |
+-----------------------+--------------------------+


2.2 Clock Constraints
---------------------

+--------------------------------------------------------------------------------------------+----------------------------------------------------------------------+-----------------+
| Clock                                                                                      | Domain                                                               | Constraint (ns) |
+--------------------------------------------------------------------------------------------+----------------------------------------------------------------------+-----------------+
| blaze_design_1_clk_wiz_1_0                                                                 | design_1_i/clk_wiz_1/inst/blaze_design_1_clk_wiz_1_0                 |             5.0 |
| clk90_design_1_clk_wiz_1_0                                                                 | design_1_i/clk_wiz_1/inst/clk90_design_1_clk_wiz_1_0                 |             2.5 |
| clk_design_1_clk_wiz_1_0                                                                   | design_1_i/clk_wiz_1/inst/clk_design_1_clk_wiz_1_0                   |             2.5 |
| clkfbout_design_1_clk_wiz_1_0                                                              | design_1_i/clk_wiz_1/inst/clkfbout_design_1_clk_wiz_1_0              |             5.0 |
| dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/tck_bs |            33.0 |
| design_1_i/hier_1/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK                            | design_1_i/hier_1/mdm_1/U0/Use_E2.BSCAN_I/drck_i                     |            33.3 |
| design_1_i/hier_1/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE                          | design_1_i/hier_1/mdm_1/U0/Use_E2.BSCAN_I/Ext_JTAG_UPDATE            |            33.3 |
| sys_diff_clock_clk_p                                                                       | sys_diff_clock_clk_p                                                 |             5.0 |
+--------------------------------------------------------------------------------------------+----------------------------------------------------------------------+-----------------+


3. Detailed Reports
-------------------

3.1 By Hierarchy
----------------

+--------------------------------------------------------------------------------------+-----------+
| Name                                                                                 | Power (W) |
+--------------------------------------------------------------------------------------+-----------+
| design_1_wrapper                                                                     |     0.486 |
|   dbg_hub                                                                            |     0.013 |
|     inst                                                                             |     0.013 |
|       BSCANID.u_xsdbm_id                                                             |     0.013 |
|         CORE_XSDB.UUT_MASTER                                                         |     0.012 |
|           U_ICON_INTERFACE                                                           |     0.008 |
|             U_CMD1                                                                   |    <0.001 |
|             U_CMD2                                                                   |    <0.001 |
|             U_CMD3                                                                   |    <0.001 |
|             U_CMD4                                                                   |     0.001 |
|             U_CMD5                                                                   |    <0.001 |
|             U_CMD6_RD                                                                |     0.002 |
|               U_RD_FIFO                                                              |     0.002 |
|                 SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst                                |     0.002 |
|                   inst_fifo_gen                                                      |     0.002 |
|                     gconvfifo.rf                                                     |     0.002 |
|                       grf.rf                                                         |     0.002 |
|                         gntv_or_sync_fifo.gcx.clkx                                   |    <0.001 |
|                           gnxpm_cdc.gsync_stage[1].rd_stg_inst                       |    <0.001 |
|                           gnxpm_cdc.gsync_stage[1].wr_stg_inst                       |    <0.001 |
|                           gnxpm_cdc.gsync_stage[2].rd_stg_inst                       |    <0.001 |
|                           gnxpm_cdc.gsync_stage[2].wr_stg_inst                       |    <0.001 |
|                         gntv_or_sync_fifo.gl0.rd                                     |    <0.001 |
|                           gr1.gr1_int.rfwft                                          |    <0.001 |
|                           gras.rsts                                                  |    <0.001 |
|                           rpntr                                                      |    <0.001 |
|                         gntv_or_sync_fifo.gl0.wr                                     |    <0.001 |
|                           gwas.wsts                                                  |    <0.001 |
|                           wpntr                                                      |    <0.001 |
|                         gntv_or_sync_fifo.mem                                        |    <0.001 |
|                           gdm.dm_gen.dm                                              |    <0.001 |
|                             RAM_reg_0_15_0_5                                         |    <0.001 |
|                             RAM_reg_0_15_12_15                                       |    <0.001 |
|                             RAM_reg_0_15_6_11                                        |    <0.001 |
|                         rstblk                                                       |    <0.001 |
|                           ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[1].rrst_inst   |    <0.001 |
|                           ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[1].wrst_inst   |    <0.001 |
|                           ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst   |    <0.001 |
|                           ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst   |    <0.001 |
|             U_CMD6_WR                                                                |     0.002 |
|               U_WR_FIFO                                                              |     0.002 |
|                 SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst                                |     0.002 |
|                   inst_fifo_gen                                                      |     0.002 |
|                     gconvfifo.rf                                                     |     0.002 |
|                       grf.rf                                                         |     0.002 |
|                         gntv_or_sync_fifo.gcx.clkx                                   |    <0.001 |
|                           gnxpm_cdc.gsync_stage[1].rd_stg_inst                       |    <0.001 |
|                           gnxpm_cdc.gsync_stage[1].wr_stg_inst                       |    <0.001 |
|                           gnxpm_cdc.gsync_stage[2].rd_stg_inst                       |    <0.001 |
|                           gnxpm_cdc.gsync_stage[2].wr_stg_inst                       |    <0.001 |
|                         gntv_or_sync_fifo.gl0.rd                                     |    <0.001 |
|                           gras.rsts                                                  |    <0.001 |
|                           rpntr                                                      |    <0.001 |
|                         gntv_or_sync_fifo.gl0.wr                                     |    <0.001 |
|                           gwas.wsts                                                  |    <0.001 |
|                           wpntr                                                      |    <0.001 |
|                         gntv_or_sync_fifo.mem                                        |    <0.001 |
|                           gdm.dm_gen.dm                                              |    <0.001 |
|                             RAM_reg_0_15_0_5                                         |    <0.001 |
|                             RAM_reg_0_15_12_15                                       |    <0.001 |
|                             RAM_reg_0_15_6_11                                        |    <0.001 |
|                         rstblk                                                       |    <0.001 |
|                           ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[1].rrst_inst   |    <0.001 |
|                           ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[1].wrst_inst   |    <0.001 |
|                           ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst   |    <0.001 |
|                           ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst   |    <0.001 |
|             U_CMD7_CTL                                                               |    <0.001 |
|             U_CMD7_STAT                                                              |    <0.001 |
|             U_STATIC_STATUS                                                          |    <0.001 |
|           U_XSDB_ADDRESS_CONTROLLER                                                  |    <0.001 |
|           U_XSDB_BURST_WD_LEN_CONTROLLER                                             |    <0.001 |
|           U_XSDB_BUS_CONTROLLER                                                      |     0.003 |
|             U_RD_ABORT_FLAG                                                          |    <0.001 |
|             U_RD_REQ_FLAG                                                            |    <0.001 |
|             U_TIMER                                                                  |     0.001 |
|           U_XSDB_BUS_MSTR2SL_PORT_IFACE                                              |    <0.001 |
|         CORE_XSDB.U_ICON                                                             |    <0.001 |
|           U_CMD                                                                      |    <0.001 |
|           U_STAT                                                                     |    <0.001 |
|           U_SYNC                                                                     |    <0.001 |
|         SWITCH_N_EXT_BSCAN.bscan_inst                                                |    <0.001 |
|         SWITCH_N_EXT_BSCAN.bscan_switch                                              |    <0.001 |
|   design_1_i                                                                         |     0.266 |
|     New_cdr                                                                          |     0.061 |
|       Buffer_help_0                                                                  |     0.017 |
|         U0                                                                           |     0.017 |
|           IBUFSDI                                                                    |     0.006 |
|       b10_to_2b_0                                                                    |     0.002 |
|         U0                                                                           |     0.002 |
|       os48_1011x20bTo10b_top2_0                                                      |     0.036 |
|         U0                                                                           |     0.036 |
|           C_DATAA                                                                    |     0.008 |
|             C_FFFIFO                                                                 |     0.002 |
|               G0[0].C_FF2E                                                           |    <0.001 |
|               G0[1].C_FF2E                                                           |    <0.001 |
|               G0[2].C_FF2E                                                           |    <0.001 |
|               G0[3].C_FF2E                                                           |    <0.001 |
|               G0[4].C_FF2E                                                           |    <0.001 |
|               G0[5].C_FF2E                                                           |    <0.001 |
|               G0[6].C_FF2E                                                           |    <0.001 |
|               G0[7].C_FF2E                                                           |    <0.001 |
|               G0[8].C_FF2E                                                           |    <0.001 |
|               G0[9].C_FF2E                                                           |    <0.001 |
|           C_DATAB                                                                    |     0.002 |
|           C_DECISION                                                                 |     0.008 |
|           C_FIFOCTL                                                                  |     0.017 |
|       oversample_8x_0                                                                |     0.006 |
|         U0                                                                           |     0.006 |
|       xlconstant_1                                                                   |     0.000 |
|     address_counter_1                                                                |     0.003 |
|       U0                                                                             |     0.003 |
|     blk_mem_gen_0                                                                    |     0.004 |
|       U0                                                                             |     0.004 |
|         inst_blk_mem_gen                                                             |     0.004 |
|           gnbram.gnativebmg.native_blk_mem_gen                                       |     0.004 |
|             valid.cstr                                                               |     0.004 |
|               ramloop[0].ram.r                                                       |     0.004 |
|                 prim_init.ram                                                        |     0.004 |
|     c_accum_0                                                                        |     0.003 |
|       U0                                                                             |     0.003 |
|         i_synth                                                                      |     0.003 |
|           i_baseip.i_xbip_accum                                                      |     0.003 |
|             dsp48_implementation.use_usecase.i_xbip_dsp48_acc                        |     0.003 |
|               i_synth_option.i_synth_model                                           |     0.003 |
|                 opt_vx5.i_uniwrap                                                    |     0.003 |
|     clk_wiz_1                                                                        |     0.107 |
|       inst                                                                           |     0.107 |
|     clock_change_0                                                                   |    <0.001 |
|       U0                                                                             |    <0.001 |
|     clock_change_1                                                                   |    <0.001 |
|       U0                                                                             |    <0.001 |
|     hier_0                                                                           |     0.009 |
|       CDR_state_machine_0                                                            |    <0.001 |
|         U0                                                                           |    <0.001 |
|       FIFO_enabler_0                                                                 |    <0.001 |
|         U0                                                                           |    <0.001 |
|       Head_state_0                                                                   |    <0.001 |
|         U0                                                                           |    <0.001 |
|       address_counter_16_0                                                           |     0.001 |
|         U0                                                                           |     0.001 |
|       blk_mem_gen_0                                                                  |     0.002 |
|         U0                                                                           |     0.002 |
|           inst_blk_mem_gen                                                           |     0.002 |
|             gnbram.gnativebmg.native_blk_mem_gen                                     |     0.002 |
|               valid.cstr                                                             |     0.002 |
|                 ramloop[0].ram.r                                                     |     0.002 |
|                   prim_init.ram                                                      |     0.002 |
|       error_count                                                                    |    <0.001 |
|         error_valid_0                                                                |    <0.001 |
|           U0                                                                         |    <0.001 |
|         serial_pipeline_delay_1                                                      |    <0.001 |
|           U0                                                                         |    <0.001 |
|         serial_pipeline_delay_2                                                      |    <0.001 |
|           U0                                                                         |    <0.001 |
|         serial_pipeline_delay_3                                                      |    <0.001 |
|           U0                                                                         |    <0.001 |
|         util_vector_logic_1                                                          |    <0.001 |
|       fifo_filled_lock_0                                                             |    <0.001 |
|         U0                                                                           |    <0.001 |
|       fifo_generator_1                                                               |     0.004 |
|         U0                                                                           |     0.004 |
|           inst_fifo_gen                                                              |     0.004 |
|             gconvfifo.rf                                                             |     0.004 |
|               grf.rf                                                                 |     0.004 |
|                 gntv_or_sync_fifo.gl0.rd                                             |     0.001 |
|                   grss.rsts                                                          |    <0.001 |
|                     c1                                                               |    <0.001 |
|                     c2                                                               |    <0.001 |
|                   rpntr                                                              |     0.001 |
|                 gntv_or_sync_fifo.gl0.wr                                             |     0.002 |
|                   gwss.gwdc1.wdcext                                                  |    <0.001 |
|                   gwss.wsts                                                          |    <0.001 |
|                     c0                                                               |    <0.001 |
|                     c1                                                               |    <0.001 |
|                   wpntr                                                              |     0.001 |
|                 gntv_or_sync_fifo.mem                                                |     0.001 |
|                   gbm.gbmg.gbmga.ngecc.bmg                                           |     0.001 |
|                     inst_blk_mem_gen                                                 |     0.001 |
|                       gnbram.gnativebmg.native_blk_mem_gen                           |     0.001 |
|                         valid.cstr                                                   |     0.001 |
|                           has_mux_b.B                                                |    <0.001 |
|                           ramloop[0].ram.r                                           |    <0.001 |
|                             prim_noinit.ram                                          |    <0.001 |
|                           ramloop[1].ram.r                                           |    <0.001 |
|                             prim_noinit.ram                                          |    <0.001 |
|       serial_pipeline_delay_0                                                        |    <0.001 |
|         U0                                                                           |    <0.001 |
|       util_vector_logic_0                                                            |    <0.001 |
|       util_vector_logic_1                                                            |     0.000 |
|       util_vector_logic_2                                                            |     0.000 |
|     hier_1                                                                           |     0.059 |
|       axi_gpio_0                                                                     |     0.005 |
|         U0                                                                           |     0.005 |
|           AXI_LITE_IPIF_I                                                            |    <0.001 |
|             I_SLAVE_ATTACHMENT                                                       |    <0.001 |
|               I_DECODER                                                              |    <0.001 |
|                 MEM_DECODE_GEN[0].PER_CE_GEN[0].MULTIPLE_CES_THIS_CS_GEN.CE_I        |    <0.001 |
|                 MEM_DECODE_GEN[0].PER_CE_GEN[2].MULTIPLE_CES_THIS_CS_GEN.CE_I        |    <0.001 |
|           gpio_core_1                                                                |     0.004 |
|             Dual.INPUT_DOUBLE_REGS4                                                  |     0.002 |
|       axi_timer_0                                                                    |     0.008 |
|         U0                                                                           |     0.008 |
|           AXI4_LITE_I                                                                |     0.001 |
|             I_SLAVE_ATTACHMENT                                                       |     0.001 |
|               I_DECODER                                                              |    <0.001 |
|                 MEM_DECODE_GEN[0].PER_CE_GEN[0].MULTIPLE_CES_THIS_CS_GEN.CE_I        |     0.000 |
|                 MEM_DECODE_GEN[0].PER_CE_GEN[2].MULTIPLE_CES_THIS_CS_GEN.CE_I        |     0.000 |
|                 MEM_DECODE_GEN[0].PER_CE_GEN[4].MULTIPLE_CES_THIS_CS_GEN.CE_I        |     0.000 |
|                 MEM_DECODE_GEN[0].PER_CE_GEN[5].MULTIPLE_CES_THIS_CS_GEN.CE_I        |     0.000 |
|                 MEM_DECODE_GEN[0].PER_CE_GEN[6].MULTIPLE_CES_THIS_CS_GEN.CE_I        |     0.000 |
|                 MEM_DECODE_GEN[0].PER_CE_GEN[7].MULTIPLE_CES_THIS_CS_GEN.CE_I        |     0.000 |
|           TC_CORE_I                                                                  |     0.006 |
|             COUNTER_0_I                                                              |     0.003 |
|               COUNTER_I                                                              |     0.002 |
|             GEN_SECOND_TIMER.COUNTER_1_I                                             |     0.003 |
|               COUNTER_I                                                              |     0.002 |
|             READ_MUX_I                                                               |    <0.001 |
|             TIMER_CONTROL_I                                                          |    <0.001 |
|               INPUT_DOUBLE_REGS                                                      |    <0.001 |
|               INPUT_DOUBLE_REGS2                                                     |    <0.001 |
|               INPUT_DOUBLE_REGS3                                                     |    <0.001 |
|       axi_uartlite_0                                                                 |     0.002 |
|         U0                                                                           |     0.002 |
|           AXI_LITE_IPIF_I                                                            |    <0.001 |
|             I_SLAVE_ATTACHMENT                                                       |    <0.001 |
|               I_DECODER                                                              |    <0.001 |
|                 MEM_DECODE_GEN[0].PER_CE_GEN[0].MULTIPLE_CES_THIS_CS_GEN.CE_I        |     0.000 |
|                 MEM_DECODE_GEN[0].PER_CE_GEN[2].MULTIPLE_CES_THIS_CS_GEN.CE_I        |     0.000 |
|           UARTLITE_CORE_I                                                            |     0.002 |
|             BAUD_RATE_I                                                              |    <0.001 |
|             UARTLITE_RX_I                                                            |    <0.001 |
|               INPUT_DOUBLE_REGS3                                                     |    <0.001 |
|               SRL_FIFO_I                                                             |    <0.001 |
|                 I_SRL_FIFO_RBU_F                                                     |    <0.001 |
|                   CNTR_INCR_DECR_ADDN_F_I                                            |    <0.001 |
|                   DYNSHREG_F_I                                                       |    <0.001 |
|             UARTLITE_TX_I                                                            |    <0.001 |
|               SRL_FIFO_I                                                             |    <0.001 |
|                 I_SRL_FIFO_RBU_F                                                     |    <0.001 |
|                   CNTR_INCR_DECR_ADDN_F_I                                            |    <0.001 |
|                   DYNSHREG_F_I                                                       |    <0.001 |
|       mdm_1                                                                          |    <0.001 |
|         U0                                                                           |    <0.001 |
|           MDM_Core_I1                                                                |    <0.001 |
|             JTAG_CONTROL_I                                                           |    <0.001 |
|               Use_BSCAN.FDC_I                                                        |    <0.001 |
|               Use_BSCAN.SYNC_FDRE                                                    |    <0.001 |
|               Use_Config_SRL16E.SRL16E_1                                             |    <0.001 |
|               Use_Config_SRL16E.SRL16E_2                                             |    <0.001 |
|               Use_ID_SRL16E.SRL16E_ID_1                                              |    <0.001 |
|               Use_ID_SRL16E.SRL16E_ID_2                                              |    <0.001 |
|           No_Dbg_Reg_Access.BUFG_DRCK                                                |    <0.001 |
|           Use_E2.BSCAN_I                                                             |    <0.001 |
|       microblaze_0                                                                   |     0.032 |
|         U0                                                                           |     0.032 |
|           MicroBlaze_Core_I                                                          |     0.032 |
|             Performance.Core                                                         |     0.031 |
|               Data_Flow_I                                                            |     0.014 |
|                 ALU_I                                                                |     0.004 |
|                   Using_FPGA.ALL_Bits[0].ALU_Bit_I1                                  |    <0.001 |
|                     Last_Bit.I_ALU_LUT_2                                             |    <0.001 |
|                     Last_Bit.I_ALU_LUT_V5                                            |    <0.001 |
|                     Last_Bit.MULT_AND_I                                              |    <0.001 |
|                     Last_Bit.MUXCY_XOR_I                                             |     0.000 |
|                   Using_FPGA.ALL_Bits[10].ALU_Bit_I1                                 |    <0.001 |
|                     Not_Last_Bit.I_ALU_LUT_V5                                        |    <0.001 |
|                       Using_FPGA.Native                                              |    <0.001 |
|                     Not_Last_Bit.MUXCY_XOR_I                                         |    <0.001 |
|                   Using_FPGA.ALL_Bits[11].ALU_Bit_I1                                 |    <0.001 |
|                     Not_Last_Bit.I_ALU_LUT_V5                                        |    <0.001 |
|                       Using_FPGA.Native                                              |    <0.001 |
|                     Not_Last_Bit.MUXCY_XOR_I                                         |     0.000 |
|                   Using_FPGA.ALL_Bits[12].ALU_Bit_I1                                 |    <0.001 |
|                     Not_Last_Bit.I_ALU_LUT_V5                                        |    <0.001 |
|                       Using_FPGA.Native                                              |    <0.001 |
|                     Not_Last_Bit.MUXCY_XOR_I                                         |     0.000 |
|                   Using_FPGA.ALL_Bits[13].ALU_Bit_I1                                 |    <0.001 |
|                     Not_Last_Bit.I_ALU_LUT_V5                                        |    <0.001 |
|                       Using_FPGA.Native                                              |    <0.001 |
|                     Not_Last_Bit.MUXCY_XOR_I                                         |     0.000 |
|                   Using_FPGA.ALL_Bits[14].ALU_Bit_I1                                 |    <0.001 |
|                     Not_Last_Bit.I_ALU_LUT_V5                                        |    <0.001 |
|                       Using_FPGA.Native                                              |    <0.001 |
|                     Not_Last_Bit.MUXCY_XOR_I                                         |    <0.001 |
|                   Using_FPGA.ALL_Bits[15].ALU_Bit_I1                                 |    <0.001 |
|                     Not_Last_Bit.I_ALU_LUT_V5                                        |    <0.001 |
|                       Using_FPGA.Native                                              |    <0.001 |
|                     Not_Last_Bit.MUXCY_XOR_I                                         |     0.000 |
|                   Using_FPGA.ALL_Bits[16].ALU_Bit_I1                                 |    <0.001 |
|                     Not_Last_Bit.I_ALU_LUT_V5                                        |    <0.001 |
|                       Using_FPGA.Native                                              |    <0.001 |
|                     Not_Last_Bit.MUXCY_XOR_I                                         |     0.000 |
|                   Using_FPGA.ALL_Bits[17].ALU_Bit_I1                                 |    <0.001 |
|                     Not_Last_Bit.I_ALU_LUT_V5                                        |    <0.001 |
|                       Using_FPGA.Native                                              |    <0.001 |
|                     Not_Last_Bit.MUXCY_XOR_I                                         |     0.000 |
|                   Using_FPGA.ALL_Bits[18].ALU_Bit_I1                                 |    <0.001 |
|                     Not_Last_Bit.I_ALU_LUT_V5                                        |    <0.001 |
|                       Using_FPGA.Native                                              |    <0.001 |
|                     Not_Last_Bit.MUXCY_XOR_I                                         |    <0.001 |
|                   Using_FPGA.ALL_Bits[19].ALU_Bit_I1                                 |    <0.001 |
|                     Not_Last_Bit.I_ALU_LUT_V5                                        |    <0.001 |
|                       Using_FPGA.Native                                              |    <0.001 |
|                     Not_Last_Bit.MUXCY_XOR_I                                         |     0.000 |
|                   Using_FPGA.ALL_Bits[1].ALU_Bit_I1                                  |    <0.001 |
|                     Not_Last_Bit.I_ALU_LUT_V5                                        |    <0.001 |
|                       Using_FPGA.Native                                              |    <0.001 |
|                     Not_Last_Bit.MUXCY_XOR_I                                         |     0.000 |
|                   Using_FPGA.ALL_Bits[20].ALU_Bit_I1                                 |    <0.001 |
|                     Not_Last_Bit.I_ALU_LUT_V5                                        |    <0.001 |
|                       Using_FPGA.Native                                              |    <0.001 |
|                     Not_Last_Bit.MUXCY_XOR_I                                         |     0.000 |
|                   Using_FPGA.ALL_Bits[21].ALU_Bit_I1                                 |    <0.001 |
|                     Not_Last_Bit.I_ALU_LUT_V5                                        |    <0.001 |
|                       Using_FPGA.Native                                              |    <0.001 |
|                     Not_Last_Bit.MUXCY_XOR_I                                         |     0.000 |
|                   Using_FPGA.ALL_Bits[22].ALU_Bit_I1                                 |    <0.001 |
|                     Not_Last_Bit.I_ALU_LUT_V5                                        |    <0.001 |
|                       Using_FPGA.Native                                              |    <0.001 |
|                     Not_Last_Bit.MUXCY_XOR_I                                         |    <0.001 |
|                   Using_FPGA.ALL_Bits[23].ALU_Bit_I1                                 |    <0.001 |
|                     Not_Last_Bit.I_ALU_LUT_V5                                        |    <0.001 |
|                       Using_FPGA.Native                                              |    <0.001 |
|                     Not_Last_Bit.MUXCY_XOR_I                                         |     0.000 |
|                   Using_FPGA.ALL_Bits[24].ALU_Bit_I1                                 |    <0.001 |
|                     Not_Last_Bit.I_ALU_LUT_V5                                        |    <0.001 |
|                       Using_FPGA.Native                                              |    <0.001 |
|                     Not_Last_Bit.MUXCY_XOR_I                                         |     0.000 |
|                   Using_FPGA.ALL_Bits[25].ALU_Bit_I1                                 |    <0.001 |
|                     Not_Last_Bit.I_ALU_LUT_V5                                        |    <0.001 |
|                       Using_FPGA.Native                                              |    <0.001 |
|                     Not_Last_Bit.MUXCY_XOR_I                                         |     0.000 |
|                   Using_FPGA.ALL_Bits[26].ALU_Bit_I1                                 |    <0.001 |
|                     Not_Last_Bit.I_ALU_LUT_V5                                        |    <0.001 |
|                       Using_FPGA.Native                                              |    <0.001 |
|                     Not_Last_Bit.MUXCY_XOR_I                                         |    <0.001 |
|                   Using_FPGA.ALL_Bits[27].ALU_Bit_I1                                 |    <0.001 |
|                     Not_Last_Bit.I_ALU_LUT_V5                                        |    <0.001 |
|                       Using_FPGA.Native                                              |    <0.001 |
|                     Not_Last_Bit.MUXCY_XOR_I                                         |     0.000 |
|                   Using_FPGA.ALL_Bits[28].ALU_Bit_I1                                 |    <0.001 |
|                     Not_Last_Bit.I_ALU_LUT_V5                                        |    <0.001 |
|                       Using_FPGA.Native                                              |    <0.001 |
|                     Not_Last_Bit.MUXCY_XOR_I                                         |     0.000 |
|                   Using_FPGA.ALL_Bits[29].ALU_Bit_I1                                 |    <0.001 |
|                     Not_Last_Bit.I_ALU_LUT_V5                                        |    <0.001 |
|                       Using_FPGA.Native                                              |    <0.001 |
|                     Not_Last_Bit.MUXCY_XOR_I                                         |     0.000 |
|                   Using_FPGA.ALL_Bits[2].ALU_Bit_I1                                  |    <0.001 |
|                     Not_Last_Bit.I_ALU_LUT_V5                                        |    <0.001 |
|                       Using_FPGA.Native                                              |    <0.001 |
|                     Not_Last_Bit.MUXCY_XOR_I                                         |    <0.001 |
|                   Using_FPGA.ALL_Bits[30].ALU_Bit_I1                                 |    <0.001 |
|                     Not_Last_Bit.I_ALU_LUT_V5                                        |    <0.001 |
|                       Using_FPGA.Native                                              |    <0.001 |
|                     Not_Last_Bit.MUXCY_XOR_I                                         |    <0.001 |
|                   Using_FPGA.ALL_Bits[31].ALU_Bit_I1                                 |    <0.001 |
|                     Not_Last_Bit.I_ALU_LUT_V5                                        |    <0.001 |
|                       Using_FPGA.Native                                              |    <0.001 |
|                     Not_Last_Bit.MUXCY_XOR_I                                         |     0.000 |
|                   Using_FPGA.ALL_Bits[3].ALU_Bit_I1                                  |    <0.001 |
|                     Not_Last_Bit.I_ALU_LUT_V5                                        |    <0.001 |
|                       Using_FPGA.Native                                              |    <0.001 |
|                     Not_Last_Bit.MUXCY_XOR_I                                         |     0.000 |
|                   Using_FPGA.ALL_Bits[4].ALU_Bit_I1                                  |    <0.001 |
|                     Not_Last_Bit.I_ALU_LUT_V5                                        |    <0.001 |
|                       Using_FPGA.Native                                              |    <0.001 |
|                     Not_Last_Bit.MUXCY_XOR_I                                         |     0.000 |
|                   Using_FPGA.ALL_Bits[5].ALU_Bit_I1                                  |    <0.001 |
|                     Not_Last_Bit.I_ALU_LUT_V5                                        |    <0.001 |
|                       Using_FPGA.Native                                              |    <0.001 |
|                     Not_Last_Bit.MUXCY_XOR_I                                         |     0.000 |
|                   Using_FPGA.ALL_Bits[6].ALU_Bit_I1                                  |    <0.001 |
|                     Not_Last_Bit.I_ALU_LUT_V5                                        |    <0.001 |
|                       Using_FPGA.Native                                              |    <0.001 |
|                     Not_Last_Bit.MUXCY_XOR_I                                         |    <0.001 |
|                   Using_FPGA.ALL_Bits[7].ALU_Bit_I1                                  |    <0.001 |
|                     Not_Last_Bit.I_ALU_LUT_V5                                        |    <0.001 |
|                       Using_FPGA.Native                                              |    <0.001 |
|                     Not_Last_Bit.MUXCY_XOR_I                                         |     0.000 |
|                   Using_FPGA.ALL_Bits[8].ALU_Bit_I1                                  |    <0.001 |
|                     Not_Last_Bit.I_ALU_LUT_V5                                        |    <0.001 |
|                       Using_FPGA.Native                                              |    <0.001 |
|                     Not_Last_Bit.MUXCY_XOR_I                                         |     0.000 |
|                   Using_FPGA.ALL_Bits[9].ALU_Bit_I1                                  |    <0.001 |
|                     Not_Last_Bit.I_ALU_LUT_V5                                        |    <0.001 |
|                       Using_FPGA.Native                                              |    <0.001 |
|                     Not_Last_Bit.MUXCY_XOR_I                                         |     0.000 |
|                 Byte_Doublet_Handle_gti_I                                            |    <0.001 |
|                 Data_Flow_Logic_I                                                    |     0.001 |
|                   Gen_Bits[0].MEM_EX_Result_Inst                                     |    <0.001 |
|                   Gen_Bits[10].MEM_EX_Result_Inst                                    |    <0.001 |
|                   Gen_Bits[11].MEM_EX_Result_Inst                                    |    <0.001 |
|                   Gen_Bits[12].MEM_EX_Result_Inst                                    |    <0.001 |
|                   Gen_Bits[13].MEM_EX_Result_Inst                                    |    <0.001 |
|                   Gen_Bits[14].MEM_EX_Result_Inst                                    |    <0.001 |
|                   Gen_Bits[15].MEM_EX_Result_Inst                                    |    <0.001 |
|                   Gen_Bits[16].MEM_EX_Result_Inst                                    |    <0.001 |
|                   Gen_Bits[17].MEM_EX_Result_Inst                                    |    <0.001 |
|                   Gen_Bits[18].MEM_EX_Result_Inst                                    |    <0.001 |
|                   Gen_Bits[19].MEM_EX_Result_Inst                                    |    <0.001 |
|                   Gen_Bits[1].MEM_EX_Result_Inst                                     |    <0.001 |
|                   Gen_Bits[20].MEM_EX_Result_Inst                                    |    <0.001 |
|                   Gen_Bits[21].MEM_EX_Result_Inst                                    |    <0.001 |
|                   Gen_Bits[22].MEM_EX_Result_Inst                                    |    <0.001 |
|                   Gen_Bits[23].MEM_EX_Result_Inst                                    |    <0.001 |
|                   Gen_Bits[24].MEM_EX_Result_Inst                                    |    <0.001 |
|                   Gen_Bits[25].MEM_EX_Result_Inst                                    |    <0.001 |
|                   Gen_Bits[26].MEM_EX_Result_Inst                                    |    <0.001 |
|                   Gen_Bits[27].MEM_EX_Result_Inst                                    |    <0.001 |
|                   Gen_Bits[28].MEM_EX_Result_Inst                                    |    <0.001 |
|                   Gen_Bits[29].MEM_EX_Result_Inst                                    |    <0.001 |
|                   Gen_Bits[2].MEM_EX_Result_Inst                                     |    <0.001 |
|                   Gen_Bits[30].MEM_EX_Result_Inst                                    |    <0.001 |
|                   Gen_Bits[31].MEM_EX_Result_Inst                                    |    <0.001 |
|                   Gen_Bits[3].MEM_EX_Result_Inst                                     |    <0.001 |
|                   Gen_Bits[4].MEM_EX_Result_Inst                                     |    <0.001 |
|                   Gen_Bits[5].MEM_EX_Result_Inst                                     |    <0.001 |
|                   Gen_Bits[6].MEM_EX_Result_Inst                                     |    <0.001 |
|                   Gen_Bits[7].MEM_EX_Result_Inst                                     |    <0.001 |
|                   Gen_Bits[8].MEM_EX_Result_Inst                                     |    <0.001 |
|                   Gen_Bits[9].MEM_EX_Result_Inst                                     |    <0.001 |
|                 Operand_Select_I                                                     |     0.002 |
|                   Gen_Bit[0].MUXF7_I1                                                |    <0.001 |
|                   Gen_Bit[10].MUXF7_I1                                               |    <0.001 |
|                   Gen_Bit[11].MUXF7_I1                                               |    <0.001 |
|                   Gen_Bit[12].MUXF7_I1                                               |    <0.001 |
|                   Gen_Bit[13].MUXF7_I1                                               |    <0.001 |
|                   Gen_Bit[14].MUXF7_I1                                               |    <0.001 |
|                   Gen_Bit[15].MUXF7_I1                                               |    <0.001 |
|                   Gen_Bit[16].MUXF7_I1                                               |    <0.001 |
|                   Gen_Bit[17].MUXF7_I1                                               |    <0.001 |
|                   Gen_Bit[18].MUXF7_I1                                               |    <0.001 |
|                   Gen_Bit[19].MUXF7_I1                                               |    <0.001 |
|                   Gen_Bit[1].MUXF7_I1                                                |    <0.001 |
|                   Gen_Bit[20].MUXF7_I1                                               |    <0.001 |
|                   Gen_Bit[21].MUXF7_I1                                               |    <0.001 |
|                   Gen_Bit[22].MUXF7_I1                                               |    <0.001 |
|                   Gen_Bit[23].MUXF7_I1                                               |    <0.001 |
|                   Gen_Bit[24].MUXF7_I1                                               |    <0.001 |
|                   Gen_Bit[25].MUXF7_I1                                               |    <0.001 |
|                   Gen_Bit[26].MUXF7_I1                                               |    <0.001 |
|                   Gen_Bit[27].MUXF7_I1                                               |    <0.001 |
|                   Gen_Bit[28].MUXF7_I1                                               |    <0.001 |
|                   Gen_Bit[29].MUXF7_I1                                               |    <0.001 |
|                   Gen_Bit[2].MUXF7_I1                                                |    <0.001 |
|                   Gen_Bit[30].MUXF7_I1                                               |    <0.001 |
|                   Gen_Bit[31].MUXF7_I1                                               |    <0.001 |
|                   Gen_Bit[3].MUXF7_I1                                                |    <0.001 |
|                   Gen_Bit[4].MUXF7_I1                                                |    <0.001 |
|                   Gen_Bit[5].MUXF7_I1                                                |    <0.001 |
|                   Gen_Bit[6].MUXF7_I1                                                |    <0.001 |
|                   Gen_Bit[7].MUXF7_I1                                                |    <0.001 |
|                   Gen_Bit[8].MUXF7_I1                                                |    <0.001 |
|                   Gen_Bit[9].MUXF7_I1                                                |    <0.001 |
|                 Register_File_I                                                      |     0.004 |
|                   Using_LUT6.All_RAM32M[0].ram32m_i                                  |    <0.001 |
|                     Using_FPGA.Native                                                |    <0.001 |
|                   Using_LUT6.All_RAM32M[10].ram32m_i                                 |    <0.001 |
|                     Using_FPGA.Native                                                |    <0.001 |
|                   Using_LUT6.All_RAM32M[11].ram32m_i                                 |    <0.001 |
|                     Using_FPGA.Native                                                |    <0.001 |
|                   Using_LUT6.All_RAM32M[12].ram32m_i                                 |    <0.001 |
|                     Using_FPGA.Native                                                |    <0.001 |
|                   Using_LUT6.All_RAM32M[13].ram32m_i                                 |    <0.001 |
|                     Using_FPGA.Native                                                |    <0.001 |
|                   Using_LUT6.All_RAM32M[14].ram32m_i                                 |    <0.001 |
|                     Using_FPGA.Native                                                |    <0.001 |
|                   Using_LUT6.All_RAM32M[15].ram32m_i                                 |    <0.001 |
|                     Using_FPGA.Native                                                |    <0.001 |
|                   Using_LUT6.All_RAM32M[1].ram32m_i                                  |    <0.001 |
|                     Using_FPGA.Native                                                |    <0.001 |
|                   Using_LUT6.All_RAM32M[2].ram32m_i                                  |    <0.001 |
|                     Using_FPGA.Native                                                |    <0.001 |
|                   Using_LUT6.All_RAM32M[3].ram32m_i                                  |    <0.001 |
|                     Using_FPGA.Native                                                |    <0.001 |
|                   Using_LUT6.All_RAM32M[4].ram32m_i                                  |    <0.001 |
|                     Using_FPGA.Native                                                |    <0.001 |
|                   Using_LUT6.All_RAM32M[5].ram32m_i                                  |    <0.001 |
|                     Using_FPGA.Native                                                |    <0.001 |
|                   Using_LUT6.All_RAM32M[6].ram32m_i                                  |    <0.001 |
|                     Using_FPGA.Native                                                |    <0.001 |
|                   Using_LUT6.All_RAM32M[7].ram32m_i                                  |    <0.001 |
|                     Using_FPGA.Native                                                |    <0.001 |
|                   Using_LUT6.All_RAM32M[8].ram32m_i                                  |    <0.001 |
|                     Using_FPGA.Native                                                |    <0.001 |
|                   Using_LUT6.All_RAM32M[9].ram32m_i                                  |    <0.001 |
|                     Using_FPGA.Native                                                |    <0.001 |
|                 Shift_Logic_Module_I                                                 |     0.000 |
|                 Using_DAXI_ALU_Carry.Direct_MUXCY_I                                  |    <0.001 |
|                 Using_DAXI_ALU_Carry.Post_MUXCY_I                                    |     0.000 |
|                 Using_DAXI_ALU_Carry.direct_lut_INST                                 |     0.000 |
|                 Zero_Detect_I                                                        |    <0.001 |
|                   Part_Of_Zero_Carry_Start                                           |    <0.001 |
|                   Zero_Detecting[2].I_Part_Of_Zero_Detect                            |     0.000 |
|                   Zero_Detecting[3].I_Part_Of_Zero_Detect                            |    <0.001 |
|                 exception_registers_I1                                               |     0.002 |
|                   CarryIn_MUXCY                                                      |    <0.001 |
|                   Using_FPGA_LUT6.Gen_Ret_Addr[0].I_RET_ADDR_WB                      |    <0.001 |
|                     Using_FPGA.Native                                                |    <0.001 |
|                   Using_FPGA_LUT6.Gen_Ret_Addr[0].MUXCY_XOR_I                        |    <0.001 |
|                   Using_FPGA_LUT6.Gen_Ret_Addr[0].WB_PC_FDE                          |    <0.001 |
|                   Using_FPGA_LUT6.Gen_Ret_Addr[10].I_RET_ADDR_WB                     |    <0.001 |
|                     Using_FPGA.Native                                                |    <0.001 |
|                   Using_FPGA_LUT6.Gen_Ret_Addr[10].MUXCY_XOR_I                       |     0.000 |
|                   Using_FPGA_LUT6.Gen_Ret_Addr[10].WB_PC_FDE                         |    <0.001 |
|                   Using_FPGA_LUT6.Gen_Ret_Addr[11].I_RET_ADDR_WB                     |    <0.001 |
|                     Using_FPGA.Native                                                |    <0.001 |
|                   Using_FPGA_LUT6.Gen_Ret_Addr[11].MUXCY_XOR_I                       |     0.000 |
|                   Using_FPGA_LUT6.Gen_Ret_Addr[11].WB_PC_FDE                         |    <0.001 |
|                   Using_FPGA_LUT6.Gen_Ret_Addr[12].I_RET_ADDR_WB                     |    <0.001 |
|                     Using_FPGA.Native                                                |    <0.001 |
|                   Using_FPGA_LUT6.Gen_Ret_Addr[12].MUXCY_XOR_I                       |    <0.001 |
|                   Using_FPGA_LUT6.Gen_Ret_Addr[12].WB_PC_FDE                         |    <0.001 |
|                   Using_FPGA_LUT6.Gen_Ret_Addr[13].I_RET_ADDR_WB                     |    <0.001 |
|                     Using_FPGA.Native                                                |    <0.001 |
|                   Using_FPGA_LUT6.Gen_Ret_Addr[13].MUXCY_XOR_I                       |     0.000 |
|                   Using_FPGA_LUT6.Gen_Ret_Addr[13].WB_PC_FDE                         |    <0.001 |
|                   Using_FPGA_LUT6.Gen_Ret_Addr[14].I_RET_ADDR_WB                     |    <0.001 |
|                     Using_FPGA.Native                                                |    <0.001 |
|                   Using_FPGA_LUT6.Gen_Ret_Addr[14].MUXCY_XOR_I                       |     0.000 |
|                   Using_FPGA_LUT6.Gen_Ret_Addr[14].WB_PC_FDE                         |    <0.001 |
|                   Using_FPGA_LUT6.Gen_Ret_Addr[15].I_RET_ADDR_WB                     |    <0.001 |
|                     Using_FPGA.Native                                                |    <0.001 |
|                   Using_FPGA_LUT6.Gen_Ret_Addr[15].MUXCY_XOR_I                       |     0.000 |
|                   Using_FPGA_LUT6.Gen_Ret_Addr[15].WB_PC_FDE                         |    <0.001 |
|                   Using_FPGA_LUT6.Gen_Ret_Addr[16].I_RET_ADDR_WB                     |    <0.001 |
|                     Using_FPGA.Native                                                |    <0.001 |
|                   Using_FPGA_LUT6.Gen_Ret_Addr[16].MUXCY_XOR_I                       |    <0.001 |
|                   Using_FPGA_LUT6.Gen_Ret_Addr[16].WB_PC_FDE                         |    <0.001 |
|                   Using_FPGA_LUT6.Gen_Ret_Addr[17].I_RET_ADDR_WB                     |    <0.001 |
|                     Using_FPGA.Native                                                |    <0.001 |
|                   Using_FPGA_LUT6.Gen_Ret_Addr[17].MUXCY_XOR_I                       |    <0.001 |
|                   Using_FPGA_LUT6.Gen_Ret_Addr[17].WB_PC_FDE                         |    <0.001 |
|                   Using_FPGA_LUT6.Gen_Ret_Addr[18].I_RET_ADDR_WB                     |    <0.001 |
|                     Using_FPGA.Native                                                |    <0.001 |
|                   Using_FPGA_LUT6.Gen_Ret_Addr[18].MUXCY_XOR_I                       |    <0.001 |
|                   Using_FPGA_LUT6.Gen_Ret_Addr[18].WB_PC_FDE                         |    <0.001 |
|                   Using_FPGA_LUT6.Gen_Ret_Addr[19].I_RET_ADDR_WB                     |    <0.001 |
|                     Using_FPGA.Native                                                |    <0.001 |
|                   Using_FPGA_LUT6.Gen_Ret_Addr[19].MUXCY_XOR_I                       |    <0.001 |
|                   Using_FPGA_LUT6.Gen_Ret_Addr[19].WB_PC_FDE                         |    <0.001 |
|                   Using_FPGA_LUT6.Gen_Ret_Addr[1].I_RET_ADDR_WB                      |    <0.001 |
|                     Using_FPGA.Native                                                |    <0.001 |
|                   Using_FPGA_LUT6.Gen_Ret_Addr[1].MUXCY_XOR_I                        |     0.000 |
|                   Using_FPGA_LUT6.Gen_Ret_Addr[1].WB_PC_FDE                          |    <0.001 |
|                   Using_FPGA_LUT6.Gen_Ret_Addr[20].I_RET_ADDR_WB                     |    <0.001 |
|                     Using_FPGA.Native                                                |    <0.001 |
|                   Using_FPGA_LUT6.Gen_Ret_Addr[20].MUXCY_XOR_I                       |    <0.001 |
|                   Using_FPGA_LUT6.Gen_Ret_Addr[20].WB_PC_FDE                         |    <0.001 |
|                   Using_FPGA_LUT6.Gen_Ret_Addr[21].I_RET_ADDR_WB                     |    <0.001 |
|                     Using_FPGA.Native                                                |    <0.001 |
|                   Using_FPGA_LUT6.Gen_Ret_Addr[21].MUXCY_XOR_I                       |    <0.001 |
|                   Using_FPGA_LUT6.Gen_Ret_Addr[21].WB_PC_FDE                         |    <0.001 |
|                   Using_FPGA_LUT6.Gen_Ret_Addr[22].I_RET_ADDR_WB                     |    <0.001 |
|                     Using_FPGA.Native                                                |    <0.001 |
|                   Using_FPGA_LUT6.Gen_Ret_Addr[22].MUXCY_XOR_I                       |    <0.001 |
|                   Using_FPGA_LUT6.Gen_Ret_Addr[22].WB_PC_FDE                         |    <0.001 |
|                   Using_FPGA_LUT6.Gen_Ret_Addr[23].I_RET_ADDR_WB                     |    <0.001 |
|                     Using_FPGA.Native                                                |    <0.001 |
|                   Using_FPGA_LUT6.Gen_Ret_Addr[23].MUXCY_XOR_I                       |    <0.001 |
|                   Using_FPGA_LUT6.Gen_Ret_Addr[23].WB_PC_FDE                         |    <0.001 |
|                   Using_FPGA_LUT6.Gen_Ret_Addr[24].I_RET_ADDR_WB                     |    <0.001 |
|                     Using_FPGA.Native                                                |    <0.001 |
|                   Using_FPGA_LUT6.Gen_Ret_Addr[24].MUXCY_XOR_I                       |    <0.001 |
|                   Using_FPGA_LUT6.Gen_Ret_Addr[24].WB_PC_FDE                         |    <0.001 |
|                   Using_FPGA_LUT6.Gen_Ret_Addr[25].I_RET_ADDR_WB                     |    <0.001 |
|                     Using_FPGA.Native                                                |    <0.001 |
|                   Using_FPGA_LUT6.Gen_Ret_Addr[25].MUXCY_XOR_I                       |    <0.001 |
|                   Using_FPGA_LUT6.Gen_Ret_Addr[25].WB_PC_FDE                         |    <0.001 |
|                   Using_FPGA_LUT6.Gen_Ret_Addr[26].I_RET_ADDR_WB                     |    <0.001 |
|                     Using_FPGA.Native                                                |    <0.001 |
|                   Using_FPGA_LUT6.Gen_Ret_Addr[26].MUXCY_XOR_I                       |    <0.001 |
|                   Using_FPGA_LUT6.Gen_Ret_Addr[26].WB_PC_FDE                         |    <0.001 |
|                   Using_FPGA_LUT6.Gen_Ret_Addr[27].I_RET_ADDR_WB                     |    <0.001 |
|                     Using_FPGA.Native                                                |    <0.001 |
|                   Using_FPGA_LUT6.Gen_Ret_Addr[27].MUXCY_XOR_I                       |    <0.001 |
|                   Using_FPGA_LUT6.Gen_Ret_Addr[27].WB_PC_FDE                         |    <0.001 |
|                   Using_FPGA_LUT6.Gen_Ret_Addr[28].I_RET_ADDR_WB                     |    <0.001 |
|                     Using_FPGA.Native                                                |    <0.001 |
|                   Using_FPGA_LUT6.Gen_Ret_Addr[28].MUXCY_XOR_I                       |    <0.001 |
|                   Using_FPGA_LUT6.Gen_Ret_Addr[28].WB_PC_FDE                         |    <0.001 |
|                   Using_FPGA_LUT6.Gen_Ret_Addr[29].I_RET_ADDR_WB                     |    <0.001 |
|                     Using_FPGA.Native                                                |    <0.001 |
|                   Using_FPGA_LUT6.Gen_Ret_Addr[29].MUXCY_XOR_I                       |    <0.001 |
|                   Using_FPGA_LUT6.Gen_Ret_Addr[29].WB_PC_FDE                         |    <0.001 |
|                   Using_FPGA_LUT6.Gen_Ret_Addr[2].I_RET_ADDR_WB                      |    <0.001 |
|                     Using_FPGA.Native                                                |    <0.001 |
|                   Using_FPGA_LUT6.Gen_Ret_Addr[2].MUXCY_XOR_I                        |     0.000 |
|                   Using_FPGA_LUT6.Gen_Ret_Addr[2].WB_PC_FDE                          |    <0.001 |
|                   Using_FPGA_LUT6.Gen_Ret_Addr[30].I_RET_ADDR_WB                     |    <0.001 |
|                     Using_FPGA.Native                                                |    <0.001 |
|                   Using_FPGA_LUT6.Gen_Ret_Addr[30].MUXCY_XOR_I                       |    <0.001 |
|                   Using_FPGA_LUT6.Gen_Ret_Addr[30].WB_PC_FDE                         |    <0.001 |
|                   Using_FPGA_LUT6.Gen_Ret_Addr[31].I_RET_ADDR_WB                     |    <0.001 |
|                     Using_FPGA.Native                                                |    <0.001 |
|                   Using_FPGA_LUT6.Gen_Ret_Addr[31].MUXCY_XOR_I                       |    <0.001 |
|                   Using_FPGA_LUT6.Gen_Ret_Addr[31].WB_PC_FDE                         |    <0.001 |
|                   Using_FPGA_LUT6.Gen_Ret_Addr[3].I_RET_ADDR_WB                      |    <0.001 |
|                     Using_FPGA.Native                                                |    <0.001 |
|                   Using_FPGA_LUT6.Gen_Ret_Addr[3].MUXCY_XOR_I                        |     0.000 |
|                   Using_FPGA_LUT6.Gen_Ret_Addr[3].WB_PC_FDE                          |    <0.001 |
|                   Using_FPGA_LUT6.Gen_Ret_Addr[4].I_RET_ADDR_WB                      |    <0.001 |
|                     Using_FPGA.Native                                                |    <0.001 |
|                   Using_FPGA_LUT6.Gen_Ret_Addr[4].MUXCY_XOR_I                        |    <0.001 |
|                   Using_FPGA_LUT6.Gen_Ret_Addr[4].WB_PC_FDE                          |    <0.001 |
|                   Using_FPGA_LUT6.Gen_Ret_Addr[5].I_RET_ADDR_WB                      |    <0.001 |
|                     Using_FPGA.Native                                                |    <0.001 |
|                   Using_FPGA_LUT6.Gen_Ret_Addr[5].MUXCY_XOR_I                        |     0.000 |
|                   Using_FPGA_LUT6.Gen_Ret_Addr[5].WB_PC_FDE                          |    <0.001 |
|                   Using_FPGA_LUT6.Gen_Ret_Addr[6].I_RET_ADDR_WB                      |    <0.001 |
|                     Using_FPGA.Native                                                |    <0.001 |
|                   Using_FPGA_LUT6.Gen_Ret_Addr[6].MUXCY_XOR_I                        |     0.000 |
|                   Using_FPGA_LUT6.Gen_Ret_Addr[6].WB_PC_FDE                          |    <0.001 |
|                   Using_FPGA_LUT6.Gen_Ret_Addr[7].I_RET_ADDR_WB                      |    <0.001 |
|                     Using_FPGA.Native                                                |    <0.001 |
|                   Using_FPGA_LUT6.Gen_Ret_Addr[7].MUXCY_XOR_I                        |     0.000 |
|                   Using_FPGA_LUT6.Gen_Ret_Addr[7].WB_PC_FDE                          |    <0.001 |
|                   Using_FPGA_LUT6.Gen_Ret_Addr[8].I_RET_ADDR_WB                      |    <0.001 |
|                     Using_FPGA.Native                                                |    <0.001 |
|                   Using_FPGA_LUT6.Gen_Ret_Addr[8].MUXCY_XOR_I                        |    <0.001 |
|                   Using_FPGA_LUT6.Gen_Ret_Addr[8].WB_PC_FDE                          |    <0.001 |
|                   Using_FPGA_LUT6.Gen_Ret_Addr[9].I_RET_ADDR_WB                      |    <0.001 |
|                     Using_FPGA.Native                                                |    <0.001 |
|                   Using_FPGA_LUT6.Gen_Ret_Addr[9].MUXCY_XOR_I                        |     0.000 |
|                   Using_FPGA_LUT6.Gen_Ret_Addr[9].WB_PC_FDE                          |    <0.001 |
|                 msr_reg_i                                                            |    <0.001 |
|                   MEM_MSR_Bits[28].Using_FDR.MSR_I                                   |    <0.001 |
|                   MEM_MSR_Bits[29].Using_FDR.MSR_I                                   |    <0.001 |
|                   MEM_MSR_Bits[30].Using_FDR.MSR_I                                   |    <0.001 |
|                   OF_EX_MSR_Bits[28].Using_FDR.MSR_ex_I                              |    <0.001 |
|                   OF_EX_MSR_Bits[28].Using_FDR.MSR_of_I                              |    <0.001 |
|                   OF_EX_MSR_Bits[29].Using_FDR.MSR_ex_I                              |    <0.001 |
|                   OF_EX_MSR_Bits[30].Using_FDR.MSR_ex_I                              |    <0.001 |
|                   OF_EX_MSR_Bits[30].Using_FDR.MSR_of_I                              |    <0.001 |
|               Decode_I                                                               |     0.014 |
|                 PC_Module_I                                                          |     0.002 |
|                   Instruction_Prefetch_Mux[0].Gen_Instr_DFF                          |    <0.001 |
|                   Instruction_Prefetch_Mux[0].PC_Mux_MUXF7                           |    <0.001 |
|                   Instruction_Prefetch_Mux[10].Gen_Instr_DFF                         |    <0.001 |
|                   Instruction_Prefetch_Mux[10].PC_Mux_MUXF7                          |    <0.001 |
|                   Instruction_Prefetch_Mux[11].Gen_Instr_DFF                         |    <0.001 |
|                   Instruction_Prefetch_Mux[11].PC_Mux_MUXF7                          |    <0.001 |
|                   Instruction_Prefetch_Mux[12].Gen_Instr_DFF                         |    <0.001 |
|                   Instruction_Prefetch_Mux[12].PC_Mux_MUXF7                          |    <0.001 |
|                   Instruction_Prefetch_Mux[13].Gen_Instr_DFF                         |    <0.001 |
|                   Instruction_Prefetch_Mux[13].PC_Mux_MUXF7                          |    <0.001 |
|                   Instruction_Prefetch_Mux[14].Gen_Instr_DFF                         |    <0.001 |
|                   Instruction_Prefetch_Mux[14].PC_Mux_MUXF7                          |    <0.001 |
|                   Instruction_Prefetch_Mux[15].Gen_Instr_DFF                         |    <0.001 |
|                   Instruction_Prefetch_Mux[15].PC_Mux_MUXF7                          |    <0.001 |
|                   Instruction_Prefetch_Mux[16].Gen_Instr_DFF                         |    <0.001 |
|                   Instruction_Prefetch_Mux[16].PC_Mux_MUXF7                          |    <0.001 |
|                   Instruction_Prefetch_Mux[17].Gen_Instr_DFF                         |    <0.001 |
|                   Instruction_Prefetch_Mux[17].PC_Mux_MUXF7                          |    <0.001 |
|                   Instruction_Prefetch_Mux[18].Gen_Instr_DFF                         |    <0.001 |
|                   Instruction_Prefetch_Mux[18].PC_Mux_MUXF7                          |    <0.001 |
|                   Instruction_Prefetch_Mux[19].Gen_Instr_DFF                         |    <0.001 |
|                   Instruction_Prefetch_Mux[19].PC_Mux_MUXF7                          |    <0.001 |
|                   Instruction_Prefetch_Mux[1].Gen_Instr_DFF                          |    <0.001 |
|                   Instruction_Prefetch_Mux[1].PC_Mux_MUXF7                           |    <0.001 |
|                   Instruction_Prefetch_Mux[20].Gen_Instr_DFF                         |    <0.001 |
|                   Instruction_Prefetch_Mux[20].PC_Mux_MUXF7                          |    <0.001 |
|                   Instruction_Prefetch_Mux[21].Gen_Instr_DFF                         |    <0.001 |
|                   Instruction_Prefetch_Mux[21].PC_Mux_MUXF7                          |    <0.001 |
|                   Instruction_Prefetch_Mux[22].Gen_Instr_DFF                         |    <0.001 |
|                   Instruction_Prefetch_Mux[22].PC_Mux_MUXF7                          |    <0.001 |
|                   Instruction_Prefetch_Mux[23].Gen_Instr_DFF                         |    <0.001 |
|                   Instruction_Prefetch_Mux[23].PC_Mux_MUXF7                          |    <0.001 |
|                   Instruction_Prefetch_Mux[24].Gen_Instr_DFF                         |    <0.001 |
|                   Instruction_Prefetch_Mux[24].PC_Mux_MUXF7                          |    <0.001 |
|                   Instruction_Prefetch_Mux[25].Gen_Instr_DFF                         |    <0.001 |
|                   Instruction_Prefetch_Mux[25].PC_Mux_MUXF7                          |    <0.001 |
|                   Instruction_Prefetch_Mux[26].Gen_Instr_DFF                         |    <0.001 |
|                   Instruction_Prefetch_Mux[26].PC_Mux_MUXF7                          |    <0.001 |
|                   Instruction_Prefetch_Mux[27].Gen_Instr_DFF                         |    <0.001 |
|                   Instruction_Prefetch_Mux[27].PC_Mux_MUXF7                          |    <0.001 |
|                   Instruction_Prefetch_Mux[28].Gen_Instr_DFF                         |    <0.001 |
|                   Instruction_Prefetch_Mux[28].PC_Mux_MUXF7                          |    <0.001 |
|                   Instruction_Prefetch_Mux[29].Gen_Instr_DFF                         |    <0.001 |
|                   Instruction_Prefetch_Mux[29].PC_Mux_MUXF7                          |    <0.001 |
|                   Instruction_Prefetch_Mux[2].Gen_Instr_DFF                          |    <0.001 |
|                   Instruction_Prefetch_Mux[2].PC_Mux_MUXF7                           |    <0.001 |
|                   Instruction_Prefetch_Mux[30].Gen_Instr_DFF                         |    <0.001 |
|                   Instruction_Prefetch_Mux[30].PC_Mux_MUXF7                          |    <0.001 |
|                   Instruction_Prefetch_Mux[31].Gen_Instr_DFF                         |    <0.001 |
|                   Instruction_Prefetch_Mux[31].PC_Mux_MUXF7                          |    <0.001 |
|                   Instruction_Prefetch_Mux[3].Gen_Instr_DFF                          |    <0.001 |
|                   Instruction_Prefetch_Mux[3].PC_Mux_MUXF7                           |    <0.001 |
|                   Instruction_Prefetch_Mux[4].Gen_Instr_DFF                          |    <0.001 |
|                   Instruction_Prefetch_Mux[4].PC_Mux_MUXF7                           |    <0.001 |
|                   Instruction_Prefetch_Mux[5].Gen_Instr_DFF                          |    <0.001 |
|                   Instruction_Prefetch_Mux[5].PC_Mux_MUXF7                           |    <0.001 |
|                   Instruction_Prefetch_Mux[6].Gen_Instr_DFF                          |    <0.001 |
|                   Instruction_Prefetch_Mux[6].PC_Mux_MUXF7                           |    <0.001 |
|                   Instruction_Prefetch_Mux[7].Gen_Instr_DFF                          |    <0.001 |
|                   Instruction_Prefetch_Mux[7].PC_Mux_MUXF7                           |    <0.001 |
|                   Instruction_Prefetch_Mux[8].Gen_Instr_DFF                          |    <0.001 |
|                   Instruction_Prefetch_Mux[8].PC_Mux_MUXF7                           |    <0.001 |
|                   Instruction_Prefetch_Mux[9].Gen_Instr_DFF                          |    <0.001 |
|                   Instruction_Prefetch_Mux[9].PC_Mux_MUXF7                           |    <0.001 |
|                   Using_FPGA.Incr_PC[0].MUXCY_XOR_I                                  |    <0.001 |
|                   Using_FPGA.Incr_PC[10].MUXCY_XOR_I                                 |     0.000 |
|                   Using_FPGA.Incr_PC[11].MUXCY_XOR_I                                 |     0.000 |
|                   Using_FPGA.Incr_PC[12].MUXCY_XOR_I                                 |    <0.001 |
|                   Using_FPGA.Incr_PC[13].MUXCY_XOR_I                                 |     0.000 |
|                   Using_FPGA.Incr_PC[14].MUXCY_XOR_I                                 |     0.000 |
|                   Using_FPGA.Incr_PC[15].MUXCY_XOR_I                                 |     0.000 |
|                   Using_FPGA.Incr_PC[16].MUXCY_XOR_I                                 |    <0.001 |
|                   Using_FPGA.Incr_PC[17].MUXCY_XOR_I                                 |     0.000 |
|                   Using_FPGA.Incr_PC[18].MUXCY_XOR_I                                 |     0.000 |
|                   Using_FPGA.Incr_PC[19].MUXCY_XOR_I                                 |     0.000 |
|                   Using_FPGA.Incr_PC[1].MUXCY_XOR_I                                  |     0.000 |
|                   Using_FPGA.Incr_PC[20].MUXCY_XOR_I                                 |    <0.001 |
|                   Using_FPGA.Incr_PC[21].MUXCY_XOR_I                                 |     0.000 |
|                   Using_FPGA.Incr_PC[22].MUXCY_XOR_I                                 |     0.000 |
|                   Using_FPGA.Incr_PC[23].MUXCY_XOR_I                                 |     0.000 |
|                   Using_FPGA.Incr_PC[24].MUXCY_XOR_I                                 |    <0.001 |
|                   Using_FPGA.Incr_PC[25].MUXCY_XOR_I                                 |     0.000 |
|                   Using_FPGA.Incr_PC[26].MUXCY_XOR_I                                 |     0.000 |
|                   Using_FPGA.Incr_PC[27].MUXCY_XOR_I                                 |     0.000 |
|                   Using_FPGA.Incr_PC[28].MUXCY_XOR_I                                 |    <0.001 |
|                   Using_FPGA.Incr_PC[29].MUXCY_XOR_I                                 |     0.000 |
|                   Using_FPGA.Incr_PC[2].MUXCY_XOR_I                                  |     0.000 |
|                   Using_FPGA.Incr_PC[3].MUXCY_XOR_I                                  |     0.000 |
|                   Using_FPGA.Incr_PC[4].MUXCY_XOR_I                                  |    <0.001 |
|                   Using_FPGA.Incr_PC[5].MUXCY_XOR_I                                  |     0.000 |
|                   Using_FPGA.Incr_PC[6].MUXCY_XOR_I                                  |     0.000 |
|                   Using_FPGA.Incr_PC[7].MUXCY_XOR_I                                  |     0.000 |
|                   Using_FPGA.Incr_PC[8].MUXCY_XOR_I                                  |    <0.001 |
|                   Using_FPGA.Incr_PC[9].MUXCY_XOR_I                                  |     0.000 |
|                 PreFetch_Buffer_I1                                                   |     0.004 |
|                   Gen_Mux_Select_LUT6[1].Gen_Sel_DFF                                 |    <0.001 |
|                   Gen_Mux_Select_LUT6[1].Mux_Select_LUT6                             |    <0.001 |
|                   Gen_Mux_Select_LUT6[2].Gen_Sel_DFF                                 |    <0.001 |
|                   Gen_Mux_Select_LUT6[2].Mux_Select_LUT6                             |    <0.001 |
|                   Gen_Mux_Select_LUT6[3].Gen_Sel_DFF                                 |    <0.001 |
|                   Gen_Mux_Select_LUT6[3].Mux_Select_LUT6                             |    <0.001 |
|                   Gen_Mux_Select_LUT6[4].Gen_Sel_DFF                                 |    <0.001 |
|                   Gen_Mux_Select_LUT6[4].Mux_Select_LUT6                             |    <0.001 |
|                   Gen_Mux_Select_LUT6[4].Using_ExtraMUX.Mux_Select_Delayslot_LUT6    |    <0.001 |
|                   Gen_Mux_Select_LUT6[4].Using_ExtraMUX.Sel_Mux_MUXF7                |    <0.001 |
|                   Instruction_Prefetch_Mux[0].Gen_Instr_DFF                          |    <0.001 |
|                   Instruction_Prefetch_Mux[0].Instr_Mux_MUXF7                        |    <0.001 |
|                   Instruction_Prefetch_Mux[10].Gen_Instr_DFF                         |    <0.001 |
|                   Instruction_Prefetch_Mux[10].Instr_Mux_MUXF7                       |    <0.001 |
|                   Instruction_Prefetch_Mux[11].Gen_Instr_DFF                         |    <0.001 |
|                   Instruction_Prefetch_Mux[11].Instr_Mux_MUXF7                       |    <0.001 |
|                   Instruction_Prefetch_Mux[12].Gen_Instr_DFF                         |    <0.001 |
|                   Instruction_Prefetch_Mux[12].Instr_Mux_MUXF7                       |    <0.001 |
|                   Instruction_Prefetch_Mux[13].Gen_Instr_DFF                         |    <0.001 |
|                   Instruction_Prefetch_Mux[13].Instr_Mux_MUXF7                       |    <0.001 |
|                   Instruction_Prefetch_Mux[14].Gen_Instr_DFF                         |    <0.001 |
|                   Instruction_Prefetch_Mux[14].Instr_Mux_MUXF7                       |    <0.001 |
|                   Instruction_Prefetch_Mux[15].Gen_Instr_DFF                         |    <0.001 |
|                   Instruction_Prefetch_Mux[15].Instr_Mux_MUXF7                       |    <0.001 |
|                   Instruction_Prefetch_Mux[16].Gen_Instr_DFF                         |    <0.001 |
|                   Instruction_Prefetch_Mux[16].Instr_Mux_MUXF7                       |    <0.001 |
|                   Instruction_Prefetch_Mux[17].Gen_Instr_DFF                         |    <0.001 |
|                   Instruction_Prefetch_Mux[17].Instr_Mux_MUXF7                       |    <0.001 |
|                   Instruction_Prefetch_Mux[18].Gen_Instr_DFF                         |    <0.001 |
|                   Instruction_Prefetch_Mux[18].Instr_Mux_MUXF7                       |    <0.001 |
|                   Instruction_Prefetch_Mux[19].Gen_Instr_DFF                         |    <0.001 |
|                   Instruction_Prefetch_Mux[19].Instr_Mux_MUXF7                       |    <0.001 |
|                   Instruction_Prefetch_Mux[1].Gen_Instr_DFF                          |    <0.001 |
|                   Instruction_Prefetch_Mux[1].Instr_Mux_MUXF7                        |    <0.001 |
|                   Instruction_Prefetch_Mux[20].Gen_Instr_DFF                         |    <0.001 |
|                   Instruction_Prefetch_Mux[20].Instr_Mux_MUXF7                       |    <0.001 |
|                   Instruction_Prefetch_Mux[21].Gen_Instr_DFF                         |    <0.001 |
|                   Instruction_Prefetch_Mux[21].Instr_Mux_MUXF7                       |    <0.001 |
|                   Instruction_Prefetch_Mux[22].Gen_Instr_DFF                         |    <0.001 |
|                   Instruction_Prefetch_Mux[22].Instr_Mux_MUXF7                       |    <0.001 |
|                   Instruction_Prefetch_Mux[23].Gen_Instr_DFF                         |    <0.001 |
|                   Instruction_Prefetch_Mux[23].Instr_Mux_MUXF7                       |    <0.001 |
|                   Instruction_Prefetch_Mux[24].Gen_Instr_DFF                         |    <0.001 |
|                   Instruction_Prefetch_Mux[24].Instr_Mux_MUXF7                       |    <0.001 |
|                   Instruction_Prefetch_Mux[25].Gen_Instr_DFF                         |    <0.001 |
|                   Instruction_Prefetch_Mux[25].Instr_Mux_MUXF7                       |    <0.001 |
|                   Instruction_Prefetch_Mux[26].Gen_Instr_DFF                         |    <0.001 |
|                   Instruction_Prefetch_Mux[26].Instr_Mux_MUXF7                       |    <0.001 |
|                   Instruction_Prefetch_Mux[27].Gen_Instr_DFF                         |    <0.001 |
|                   Instruction_Prefetch_Mux[27].Instr_Mux_MUXF7                       |    <0.001 |
|                   Instruction_Prefetch_Mux[28].Gen_Instr_DFF                         |    <0.001 |
|                   Instruction_Prefetch_Mux[28].Instr_Mux_MUXF7                       |    <0.001 |
|                   Instruction_Prefetch_Mux[29].Gen_Instr_DFF                         |    <0.001 |
|                   Instruction_Prefetch_Mux[29].Instr_Mux_MUXF7                       |    <0.001 |
|                   Instruction_Prefetch_Mux[2].Gen_Instr_DFF                          |    <0.001 |
|                   Instruction_Prefetch_Mux[2].Instr_Mux_MUXF7                        |    <0.001 |
|                   Instruction_Prefetch_Mux[30].Gen_Instr_DFF                         |    <0.001 |
|                   Instruction_Prefetch_Mux[30].Instr_Mux_MUXF7                       |    <0.001 |
|                   Instruction_Prefetch_Mux[31].Gen_Instr_DFF                         |    <0.001 |
|                   Instruction_Prefetch_Mux[31].Instr_Mux_MUXF7                       |    <0.001 |
|                   Instruction_Prefetch_Mux[32].Gen_Instr_DFF                         |    <0.001 |
|                   Instruction_Prefetch_Mux[32].Instr_Mux_MUXF7                       |    <0.001 |
|                   Instruction_Prefetch_Mux[33].Gen_Instr_DFF                         |    <0.001 |
|                   Instruction_Prefetch_Mux[33].Instr_Mux_MUXF7                       |    <0.001 |
|                   Instruction_Prefetch_Mux[34].Gen_Instr_DFF                         |    <0.001 |
|                   Instruction_Prefetch_Mux[34].Instr_Mux_MUXF7                       |    <0.001 |
|                   Instruction_Prefetch_Mux[35].Gen_Instr_DFF                         |    <0.001 |
|                   Instruction_Prefetch_Mux[35].Instr_Mux_MUXF7                       |    <0.001 |
|                   Instruction_Prefetch_Mux[36].Gen_Instr_DFF                         |    <0.001 |
|                   Instruction_Prefetch_Mux[36].Instr_Mux_MUXF7                       |    <0.001 |
|                   Instruction_Prefetch_Mux[37].Gen_Instr_DFF                         |    <0.001 |
|                   Instruction_Prefetch_Mux[37].Instr_Mux_MUXF7                       |    <0.001 |
|                   Instruction_Prefetch_Mux[38].Gen_Instr_DFF                         |    <0.001 |
|                   Instruction_Prefetch_Mux[38].Instr_Mux_MUXF7                       |    <0.001 |
|                   Instruction_Prefetch_Mux[39].Gen_Instr_DFF                         |    <0.001 |
|                   Instruction_Prefetch_Mux[39].Instr_Mux_MUXF7                       |    <0.001 |
|                   Instruction_Prefetch_Mux[3].Gen_Instr_DFF                          |    <0.001 |
|                   Instruction_Prefetch_Mux[3].Instr_Mux_MUXF7                        |    <0.001 |
|                   Instruction_Prefetch_Mux[40].Gen_Instr_DFF                         |    <0.001 |
|                   Instruction_Prefetch_Mux[40].Instr_Mux_MUXF7                       |    <0.001 |
|                   Instruction_Prefetch_Mux[41].Gen_Instr_DFF                         |    <0.001 |
|                   Instruction_Prefetch_Mux[41].Instr_Mux_MUXF7                       |    <0.001 |
|                   Instruction_Prefetch_Mux[42].Gen_Instr_DFF                         |    <0.001 |
|                   Instruction_Prefetch_Mux[42].Instr_Mux_MUXF7                       |    <0.001 |
|                   Instruction_Prefetch_Mux[4].Gen_Instr_DFF                          |    <0.001 |
|                   Instruction_Prefetch_Mux[4].Instr_Mux_MUXF7                        |    <0.001 |
|                   Instruction_Prefetch_Mux[5].Gen_Instr_DFF                          |    <0.001 |
|                   Instruction_Prefetch_Mux[5].Instr_Mux_MUXF7                        |    <0.001 |
|                   Instruction_Prefetch_Mux[6].Gen_Instr_DFF                          |    <0.001 |
|                   Instruction_Prefetch_Mux[6].Instr_Mux_MUXF7                        |    <0.001 |
|                   Instruction_Prefetch_Mux[7].Gen_Instr_DFF                          |    <0.001 |
|                   Instruction_Prefetch_Mux[7].Instr_Mux_MUXF7                        |    <0.001 |
|                   Instruction_Prefetch_Mux[8].Gen_Instr_DFF                          |    <0.001 |
|                   Instruction_Prefetch_Mux[8].Instr_Mux_MUXF7                        |    <0.001 |
|                   Instruction_Prefetch_Mux[9].Gen_Instr_DFF                          |    <0.001 |
|                   Instruction_Prefetch_Mux[9].Instr_Mux_MUXF7                        |    <0.001 |
|                   Last_Sel_DFF                                                       |    <0.001 |
|                   Mux_Select_Empty_LUT6                                              |    <0.001 |
|                   Mux_Select_OF_Valid_LUT6                                           |    <0.001 |
|                   OF_Valid_DFF                                                       |    <0.001 |
|                 Use_MuxCy[10].OF_Piperun_Stage                                       |    <0.001 |
|                   MUXCY_I                                                            |    <0.001 |
|                 Use_MuxCy[11].OF_Piperun_Stage                                       |    <0.001 |
|                   MUXCY_I                                                            |    <0.001 |
|                 Use_MuxCy[1].OF_Piperun_Stage                                        |     0.000 |
|                   MUXCY_I                                                            |     0.000 |
|                 Use_MuxCy[2].OF_Piperun_Stage                                        |    <0.001 |
|                   MUXCY_I                                                            |    <0.001 |
|                 Use_MuxCy[3].OF_Piperun_Stage                                        |    <0.001 |
|                   MUXCY_I                                                            |    <0.001 |
|                 Use_MuxCy[4].OF_Piperun_Stage                                        |     0.000 |
|                   MUXCY_I                                                            |     0.000 |
|                 Use_MuxCy[5].OF_Piperun_Stage                                        |     0.000 |
|                   MUXCY_I                                                            |     0.000 |
|                 Use_MuxCy[6].OF_Piperun_Stage                                        |    <0.001 |
|                   MUXCY_I                                                            |    <0.001 |
|                 Use_MuxCy[7].OF_Piperun_Stage                                        |     0.000 |
|                   MUXCY_I                                                            |     0.000 |
|                 Use_MuxCy[8].OF_Piperun_Stage                                        |     0.000 |
|                   MUXCY_I                                                            |     0.000 |
|                 Use_MuxCy[9].OF_Piperun_Stage                                        |     0.000 |
|                   MUXCY_I                                                            |     0.000 |
|                 Using_FPGA.Gen_Bits[28].MEM_EX_Result_Inst                           |    <0.001 |
|                 Using_FPGA.Gen_Bits[30].MEM_EX_Result_Inst                           |    <0.001 |
|                 Using_FPGA.Gen_Bits[31].MEM_EX_Result_Inst                           |    <0.001 |
|                 Using_FPGA_2.ex_byte_access_i_Inst                                   |    <0.001 |
|                 Using_FPGA_2.ex_doublet_access_i_Inst                                |    <0.001 |
|                 Using_FPGA_2.ex_is_load_instr_Inst                                   |    <0.001 |
|                 Using_FPGA_2.ex_is_lwx_instr_Inst                                    |    <0.001 |
|                 Using_FPGA_2.ex_is_swx_instr_Inst                                    |    <0.001 |
|                 Using_FPGA_2.ex_load_store_instr_Inst                                |    <0.001 |
|                 Using_FPGA_2.ex_reverse_mem_access_inst                              |    <0.001 |
|                 Using_FPGA_3.ex_clear_MSR_BIP_instr_Inst                             |    <0.001 |
|                 Using_FPGA_3.of_clear_MSR_BIP_hold_Inst                              |    <0.001 |
|                 Using_FPGA_4.of_read_ex_write_op1_conflict_INST1                     |    <0.001 |
|                 Using_FPGA_4.of_read_ex_write_op1_conflict_INST2                     |    <0.001 |
|                 Using_FPGA_4.of_read_ex_write_op2_conflict_INST1                     |    <0.001 |
|                 Using_FPGA_4.of_read_ex_write_op2_conflict_INST2                     |    <0.001 |
|                 Using_FPGA_4.of_read_ex_write_op3_conflict_INST1                     |    <0.001 |
|                 Using_FPGA_4.of_read_ex_write_op3_conflict_INST2                     |    <0.001 |
|                 Using_FPGA_4.of_read_mem_write_op1_conflict_INST1                    |    <0.001 |
|                 Using_FPGA_4.of_read_mem_write_op1_conflict_INST2                    |    <0.001 |
|                 Using_FPGA_4.of_read_mem_write_op2_conflict_INST1                    |    <0.001 |
|                 Using_FPGA_4.of_read_mem_write_op2_conflict_INST2                    |    <0.001 |
|                 Using_FPGA_4.of_read_mem_write_op3_conflict_INST1                    |    <0.001 |
|                 Using_FPGA_4.of_read_mem_write_op3_conflict_INST2                    |    <0.001 |
|                 Using_PC_Incr_Dbg_or_Prot.if_pc_incr_carry_and_1                     |     0.000 |
|                   MUXCY_I                                                            |     0.000 |
|                 if_pc_incr_carry_and_0                                               |    <0.001 |
|                   MUXCY_I                                                            |    <0.001 |
|                 if_pc_incr_carry_and_3                                               |     0.000 |
|                   MUXCY_I                                                            |     0.000 |
|                 jump_logic_I1                                                        |     0.003 |
|                   MUXCY_JUMP_CARRY                                                   |     0.000 |
|                   MUXCY_JUMP_CARRY2                                                  |    <0.001 |
|                   MUXCY_JUMP_CARRY3                                                  |    <0.001 |
|                   MUXCY_JUMP_CARRY4                                                  |     0.000 |
|                   MUXCY_JUMP_CARRY5                                                  |     0.000 |
|                   MUXCY_JUMP_CARRY6                                                  |     0.003 |
|                 mem_PipeRun_carry_and                                                |    <0.001 |
|                   MUXCY_I                                                            |    <0.001 |
|                 mem_wait_on_ready_N_carry_or                                         |    <0.001 |
|                   MUXCY_I                                                            |    <0.001 |
|               Use_DBUS.DAXI_Interface_I1                                             |    <0.001 |
|               Use_DLMB.Using_Latch_AS_Logic.AND2B1L_I1                               |    <0.001 |
|               Use_Debug_Logic.Master_Core.Debug_Perf                                 |     0.002 |
|                 Serial_Dbg_Intf.SRL16E_1                                             |    <0.001 |
|                 Serial_Dbg_Intf.SRL16E_3                                             |    <0.001 |
|                 Serial_Dbg_Intf.SRL16E_4                                             |    <0.001 |
|                 Serial_Dbg_Intf.The_Cache_Addresses[1].SRL16E_Cache_I                |    <0.001 |
|                 Serial_Dbg_Intf.The_Cache_Addresses[2].SRL16E_Cache_I                |    <0.001 |
|                 Serial_Dbg_Intf.The_Cache_Addresses[5].SRL16E_Cache_I                |    <0.001 |
|                 Serial_Dbg_Intf.The_Cache_Addresses[6].SRL16E_Cache_I                |    <0.001 |
|                 Serial_Dbg_Intf.sync_dbg_brk_hit                                     |    <0.001 |
|                 Serial_Dbg_Intf.sync_dbg_hit                                         |    <0.001 |
|                   sync_bits[0].sync_bit                                              |    <0.001 |
|                 Serial_Dbg_Intf.sync_pause                                           |     0.000 |
|                 Serial_Dbg_Intf.sync_running_clock                                   |    <0.001 |
|                 Serial_Dbg_Intf.sync_sample                                          |    <0.001 |
|                   sync_bits[0].sync_bit                                              |    <0.001 |
|                   sync_bits[1].sync_bit                                              |    <0.001 |
|                   sync_bits[2].sync_bit                                              |    <0.001 |
|                   sync_bits[3].sync_bit                                              |    <0.001 |
|                   sync_bits[4].sync_bit                                              |    <0.001 |
|                   sync_bits[5].sync_bit                                              |    <0.001 |
|                   sync_bits[6].sync_bit                                              |    <0.001 |
|                   sync_bits[7].sync_bit                                              |    <0.001 |
|                   sync_bits[9].sync_bit                                              |    <0.001 |
|                 Serial_Dbg_Intf.sync_sleep                                           |    <0.001 |
|                 Serial_Dbg_Intf.sync_stop_CPU                                        |    <0.001 |
|                 Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I |    <0.001 |
|                   Compare[0].MUXCY_I                                                 |    <0.001 |
|                   Compare[0].SRLC16E_I                                               |    <0.001 |
|                   Compare[1].MUXCY_I                                                 |     0.000 |
|                   Compare[1].SRLC16E_I                                               |    <0.001 |
|                   Compare[2].MUXCY_I                                                 |     0.000 |
|                   Compare[2].SRLC16E_I                                               |    <0.001 |
|                   Compare[3].MUXCY_I                                                 |     0.000 |
|                   Compare[3].SRLC16E_I                                               |    <0.001 |
|                   Compare[4].MUXCY_I                                                 |    <0.001 |
|                   Compare[4].SRLC16E_I                                               |    <0.001 |
|                   Compare[5].MUXCY_I                                                 |     0.000 |
|                   Compare[5].SRLC16E_I                                               |    <0.001 |
|                   Compare[6].MUXCY_I                                                 |     0.000 |
|                   Compare[6].SRLC16E_I                                               |    <0.001 |
|                   Compare[7].MUXCY_I                                                 |     0.000 |
|                   Compare[7].SRLC16E_I                                               |    <0.001 |
|                   The_First_BreakPoints.MUXCY_Post                                   |    <0.001 |
|               instr_mux_I                                                            |    <0.001 |
|                 Mux_LD.LD_inst                                                       |    <0.001 |
|                   Mux_Loop[0].I_MUX_LUT6                                             |    <0.001 |
|                     Using_FPGA.Native                                                |    <0.001 |
|                   Mux_Loop[10].I_MUX_LUT6                                            |    <0.001 |
|                     Using_FPGA.Native                                                |    <0.001 |
|                   Mux_Loop[11].I_MUX_LUT6                                            |    <0.001 |
|                     Using_FPGA.Native                                                |    <0.001 |
|                   Mux_Loop[12].I_MUX_LUT6                                            |    <0.001 |
|                     Using_FPGA.Native                                                |    <0.001 |
|                   Mux_Loop[13].I_MUX_LUT6                                            |    <0.001 |
|                     Using_FPGA.Native                                                |    <0.001 |
|                   Mux_Loop[14].I_MUX_LUT6                                            |    <0.001 |
|                     Using_FPGA.Native                                                |    <0.001 |
|                   Mux_Loop[15].I_MUX_LUT6                                            |    <0.001 |
|                     Using_FPGA.Native                                                |    <0.001 |
|                   Mux_Loop[1].I_MUX_LUT6                                             |    <0.001 |
|                     Using_FPGA.Native                                                |    <0.001 |
|                   Mux_Loop[2].I_MUX_LUT6                                             |    <0.001 |
|                     Using_FPGA.Native                                                |    <0.001 |
|                   Mux_Loop[3].I_MUX_LUT6                                             |    <0.001 |
|                     Using_FPGA.Native                                                |    <0.001 |
|                   Mux_Loop[4].I_MUX_LUT6                                             |    <0.001 |
|                     Using_FPGA.Native                                                |    <0.001 |
|                   Mux_Loop[5].I_MUX_LUT6                                             |    <0.001 |
|                     Using_FPGA.Native                                                |    <0.001 |
|                   Mux_Loop[6].I_MUX_LUT6                                             |    <0.001 |
|                     Using_FPGA.Native                                                |    <0.001 |
|                   Mux_Loop[7].I_MUX_LUT6                                             |    <0.001 |
|                     Using_FPGA.Native                                                |    <0.001 |
|                   Mux_Loop[8].I_MUX_LUT6                                             |    <0.001 |
|                     Using_FPGA.Native                                                |    <0.001 |
|                   Mux_Loop[9].I_MUX_LUT6                                             |    <0.001 |
|                     Using_FPGA.Native                                                |    <0.001 |
|               mem_databus_ready_sel_carry_or                                         |    <0.001 |
|                 MUXCY_I                                                              |    <0.001 |
|             Reset_DFF                                                                |    <0.001 |
|             Using_Async_Wakeup_0.Wakeup_DFF                                          |    <0.001 |
|             Using_Async_Wakeup_1.Wakeup_DFF                                          |    <0.001 |
|       microblaze_0_axi_intc                                                          |     0.003 |
|         U0                                                                           |     0.003 |
|           AXI_LITE_IPIF_I                                                            |     0.001 |
|             I_SLAVE_ATTACHMENT                                                       |     0.001 |
|               I_DECODER                                                              |    <0.001 |
|           INTC_CORE_I                                                                |     0.002 |
|             IVAR_FAST_MODE_GEN.IVAR_REG_MEM_AXI_CLK_GEN.IVAR_REG_MEM_I               |     0.002 |
|               ram_reg_0_15_0_0                                                       |    <0.001 |
|               ram_reg_0_15_10_10                                                     |    <0.001 |
|               ram_reg_0_15_11_11                                                     |    <0.001 |
|               ram_reg_0_15_12_12                                                     |    <0.001 |
|               ram_reg_0_15_13_13                                                     |    <0.001 |
|               ram_reg_0_15_14_14                                                     |    <0.001 |
|               ram_reg_0_15_15_15                                                     |    <0.001 |
|               ram_reg_0_15_16_16                                                     |    <0.001 |
|               ram_reg_0_15_17_17                                                     |    <0.001 |
|               ram_reg_0_15_18_18                                                     |    <0.001 |
|               ram_reg_0_15_19_19                                                     |    <0.001 |
|               ram_reg_0_15_1_1                                                       |    <0.001 |
|               ram_reg_0_15_20_20                                                     |    <0.001 |
|               ram_reg_0_15_21_21                                                     |    <0.001 |
|               ram_reg_0_15_22_22                                                     |    <0.001 |
|               ram_reg_0_15_23_23                                                     |    <0.001 |
|               ram_reg_0_15_24_24                                                     |    <0.001 |
|               ram_reg_0_15_25_25                                                     |    <0.001 |
|               ram_reg_0_15_26_26                                                     |    <0.001 |
|               ram_reg_0_15_27_27                                                     |    <0.001 |
|               ram_reg_0_15_28_28                                                     |    <0.001 |
|               ram_reg_0_15_29_29                                                     |    <0.001 |
|               ram_reg_0_15_2_2                                                       |    <0.001 |
|               ram_reg_0_15_30_30                                                     |    <0.001 |
|               ram_reg_0_15_31_31                                                     |    <0.001 |
|               ram_reg_0_15_3_3                                                       |    <0.001 |
|               ram_reg_0_15_4_4                                                       |    <0.001 |
|               ram_reg_0_15_5_5                                                       |    <0.001 |
|               ram_reg_0_15_6_6                                                       |    <0.001 |
|               ram_reg_0_15_7_7                                                       |    <0.001 |
|               ram_reg_0_15_8_8                                                       |    <0.001 |
|               ram_reg_0_15_9_9                                                       |    <0.001 |
|       microblaze_0_axi_periph                                                        |     0.003 |
|         xbar                                                                         |     0.003 |
|           inst                                                                       |     0.003 |
|             gen_sasd.crossbar_sasd_0                                                 |     0.003 |
|               addr_arbiter_inst                                                      |     0.001 |
|               gen_decerr.decerr_slave_inst                                           |    <0.001 |
|               reg_slice_r                                                            |    <0.001 |
|               splitter_ar                                                            |    <0.001 |
|               splitter_aw                                                            |    <0.001 |
|       microblaze_0_local_memory                                                      |     0.006 |
|         dlmb_bram_if_cntlr                                                           |    <0.001 |
|           U0                                                                         |    <0.001 |
|         dlmb_v10                                                                     |     0.000 |
|           U0                                                                         |     0.000 |
|         ilmb_bram_if_cntlr                                                           |    <0.001 |
|           U0                                                                         |    <0.001 |
|         ilmb_v10                                                                     |     0.000 |
|           U0                                                                         |     0.000 |
|         lmb_bram                                                                     |     0.006 |
|           U0                                                                         |     0.006 |
|             inst_blk_mem_gen                                                         |     0.006 |
|               gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen                  |     0.006 |
|                 valid.cstr                                                           |     0.006 |
|                   ramloop[0].ram.r                                                   |    <0.001 |
|                     prim_noinit.ram                                                  |    <0.001 |
|                   ramloop[10].ram.r                                                  |    <0.001 |
|                     prim_noinit.ram                                                  |    <0.001 |
|                   ramloop[11].ram.r                                                  |    <0.001 |
|                     prim_noinit.ram                                                  |    <0.001 |
|                   ramloop[12].ram.r                                                  |    <0.001 |
|                     prim_noinit.ram                                                  |    <0.001 |
|                   ramloop[13].ram.r                                                  |    <0.001 |
|                     prim_noinit.ram                                                  |    <0.001 |
|                   ramloop[14].ram.r                                                  |    <0.001 |
|                     prim_noinit.ram                                                  |    <0.001 |
|                   ramloop[15].ram.r                                                  |    <0.001 |
|                     prim_noinit.ram                                                  |    <0.001 |
|                   ramloop[1].ram.r                                                   |    <0.001 |
|                     prim_noinit.ram                                                  |    <0.001 |
|                   ramloop[2].ram.r                                                   |    <0.001 |
|                     prim_noinit.ram                                                  |    <0.001 |
|                   ramloop[3].ram.r                                                   |    <0.001 |
|                     prim_noinit.ram                                                  |    <0.001 |
|                   ramloop[4].ram.r                                                   |    <0.001 |
|                     prim_noinit.ram                                                  |    <0.001 |
|                   ramloop[5].ram.r                                                   |    <0.001 |
|                     prim_noinit.ram                                                  |    <0.001 |
|                   ramloop[6].ram.r                                                   |    <0.001 |
|                     prim_noinit.ram                                                  |    <0.001 |
|                   ramloop[7].ram.r                                                   |    <0.001 |
|                     prim_noinit.ram                                                  |    <0.001 |
|                   ramloop[8].ram.r                                                   |    <0.001 |
|                     prim_noinit.ram                                                  |    <0.001 |
|                   ramloop[9].ram.r                                                   |    <0.001 |
|                     prim_noinit.ram                                                  |    <0.001 |
|       rst_clk_wiz_1_100M                                                             |    <0.001 |
|         U0                                                                           |    <0.001 |
|           EXT_LPF                                                                    |    <0.001 |
|             ACTIVE_HIGH_EXT.ACT_HI_EXT                                               |    <0.001 |
|             ACTIVE_LOW_AUX.ACT_LO_AUX                                                |    <0.001 |
|           SEQ                                                                        |    <0.001 |
|             SEQ_COUNTER                                                              |    <0.001 |
|     microblaze_0_xlconcat                                                            |     0.000 |
|     util_ds_buf_1                                                                    |     0.020 |
|       U0                                                                             |     0.020 |
|     xlconstant_3                                                                     |     0.000 |
|     xlslice_bit0                                                                     |     0.000 |
|     xlslice_bit1                                                                     |     0.000 |
|   u_ila_0                                                                            |     0.206 |
|     inst                                                                             |     0.206 |
|       ila_core_inst                                                                  |     0.206 |
|         ila_trace_memory_inst                                                        |     0.044 |
|           SUBCORE_RAM_BLK_MEM_1.trace_block_memory                                   |     0.044 |
|             inst_blk_mem_gen                                                         |     0.044 |
|               gnbram.gnativebmg.native_blk_mem_gen                                   |     0.044 |
|                 valid.cstr                                                           |     0.044 |
|                   has_mux_b.B                                                        |    <0.001 |
|                   ramloop[0].ram.r                                                   |    <0.001 |
|                     prim_noinit.ram                                                  |    <0.001 |
|                   ramloop[100].ram.r                                                 |    <0.001 |
|                     prim_noinit.ram                                                  |    <0.001 |
|                   ramloop[101].ram.r                                                 |    <0.001 |
|                     prim_noinit.ram                                                  |    <0.001 |
|                   ramloop[102].ram.r                                                 |    <0.001 |
|                     prim_noinit.ram                                                  |    <0.001 |
|                   ramloop[103].ram.r                                                 |    <0.001 |
|                     prim_noinit.ram                                                  |    <0.001 |
|                   ramloop[104].ram.r                                                 |    <0.001 |
|                     prim_noinit.ram                                                  |    <0.001 |
|                   ramloop[105].ram.r                                                 |    <0.001 |
|                     prim_noinit.ram                                                  |    <0.001 |
|                   ramloop[106].ram.r                                                 |    <0.001 |
|                     prim_noinit.ram                                                  |    <0.001 |
|                   ramloop[107].ram.r                                                 |    <0.001 |
|                     prim_noinit.ram                                                  |    <0.001 |
|                   ramloop[108].ram.r                                                 |    <0.001 |
|                     prim_noinit.ram                                                  |    <0.001 |
|                   ramloop[109].ram.r                                                 |    <0.001 |
|                     prim_noinit.ram                                                  |    <0.001 |
|                   ramloop[10].ram.r                                                  |    <0.001 |
|                     prim_noinit.ram                                                  |    <0.001 |
|                   ramloop[110].ram.r                                                 |    <0.001 |
|                     prim_noinit.ram                                                  |    <0.001 |
|                   ramloop[111].ram.r                                                 |    <0.001 |
|                     prim_noinit.ram                                                  |    <0.001 |
|                   ramloop[112].ram.r                                                 |    <0.001 |
|                     prim_noinit.ram                                                  |    <0.001 |
|                   ramloop[113].ram.r                                                 |    <0.001 |
|                     prim_noinit.ram                                                  |    <0.001 |
|                   ramloop[114].ram.r                                                 |    <0.001 |
|                     prim_noinit.ram                                                  |    <0.001 |
|                   ramloop[115].ram.r                                                 |    <0.001 |
|                     prim_noinit.ram                                                  |    <0.001 |
|                   ramloop[116].ram.r                                                 |    <0.001 |
|                     prim_noinit.ram                                                  |    <0.001 |
|                   ramloop[117].ram.r                                                 |    <0.001 |
|                     prim_noinit.ram                                                  |    <0.001 |
|                   ramloop[118].ram.r                                                 |    <0.001 |
|                     prim_noinit.ram                                                  |    <0.001 |
|                   ramloop[119].ram.r                                                 |    <0.001 |
|                     prim_noinit.ram                                                  |    <0.001 |
|                   ramloop[11].ram.r                                                  |    <0.001 |
|                     prim_noinit.ram                                                  |    <0.001 |
|                   ramloop[120].ram.r                                                 |    <0.001 |
|                     prim_noinit.ram                                                  |    <0.001 |
|                   ramloop[121].ram.r                                                 |    <0.001 |
|                     prim_noinit.ram                                                  |    <0.001 |
|                   ramloop[122].ram.r                                                 |    <0.001 |
|                     prim_noinit.ram                                                  |    <0.001 |
|                   ramloop[123].ram.r                                                 |    <0.001 |
|                     prim_noinit.ram                                                  |    <0.001 |
|                   ramloop[124].ram.r                                                 |    <0.001 |
|                     prim_noinit.ram                                                  |    <0.001 |
|                   ramloop[125].ram.r                                                 |    <0.001 |
|                     prim_noinit.ram                                                  |    <0.001 |
|                   ramloop[126].ram.r                                                 |    <0.001 |
|                     prim_noinit.ram                                                  |    <0.001 |
|                   ramloop[127].ram.r                                                 |    <0.001 |
|                     prim_noinit.ram                                                  |    <0.001 |
|                   ramloop[128].ram.r                                                 |    <0.001 |
|                     prim_noinit.ram                                                  |    <0.001 |
|                   ramloop[129].ram.r                                                 |    <0.001 |
|                     prim_noinit.ram                                                  |    <0.001 |
|                   ramloop[12].ram.r                                                  |    <0.001 |
|                     prim_noinit.ram                                                  |    <0.001 |
|                   ramloop[130].ram.r                                                 |    <0.001 |
|                     prim_noinit.ram                                                  |    <0.001 |
|                   ramloop[131].ram.r                                                 |    <0.001 |
|                     prim_noinit.ram                                                  |    <0.001 |
|                   ramloop[132].ram.r                                                 |    <0.001 |
|                     prim_noinit.ram                                                  |    <0.001 |
|                   ramloop[133].ram.r                                                 |    <0.001 |
|                     prim_noinit.ram                                                  |    <0.001 |
|                   ramloop[134].ram.r                                                 |    <0.001 |
|                     prim_noinit.ram                                                  |    <0.001 |
|                   ramloop[135].ram.r                                                 |    <0.001 |
|                     prim_noinit.ram                                                  |    <0.001 |
|                   ramloop[136].ram.r                                                 |    <0.001 |
|                     prim_noinit.ram                                                  |    <0.001 |
|                   ramloop[137].ram.r                                                 |    <0.001 |
|                     prim_noinit.ram                                                  |    <0.001 |
|                   ramloop[138].ram.r                                                 |    <0.001 |
|                     prim_noinit.ram                                                  |    <0.001 |
|                   ramloop[139].ram.r                                                 |    <0.001 |
|                     prim_noinit.ram                                                  |    <0.001 |
|                   ramloop[13].ram.r                                                  |    <0.001 |
|                     prim_noinit.ram                                                  |    <0.001 |
|                   ramloop[140].ram.r                                                 |    <0.001 |
|                     prim_noinit.ram                                                  |    <0.001 |
|                   ramloop[141].ram.r                                                 |    <0.001 |
|                     prim_noinit.ram                                                  |    <0.001 |
|                   ramloop[142].ram.r                                                 |    <0.001 |
|                     prim_noinit.ram                                                  |    <0.001 |
|                   ramloop[143].ram.r                                                 |    <0.001 |
|                     prim_noinit.ram                                                  |    <0.001 |
|                   ramloop[144].ram.r                                                 |    <0.001 |
|                     prim_noinit.ram                                                  |    <0.001 |
|                   ramloop[145].ram.r                                                 |    <0.001 |
|                     prim_noinit.ram                                                  |    <0.001 |
|                   ramloop[146].ram.r                                                 |    <0.001 |
|                     prim_noinit.ram                                                  |    <0.001 |
|                   ramloop[147].ram.r                                                 |    <0.001 |
|                     prim_noinit.ram                                                  |    <0.001 |
|                   ramloop[148].ram.r                                                 |    <0.001 |
|                     prim_noinit.ram                                                  |    <0.001 |
|                   ramloop[149].ram.r                                                 |    <0.001 |
|                     prim_noinit.ram                                                  |    <0.001 |
|                   ramloop[14].ram.r                                                  |    <0.001 |
|                     prim_noinit.ram                                                  |    <0.001 |
|                   ramloop[150].ram.r                                                 |    <0.001 |
|                     prim_noinit.ram                                                  |    <0.001 |
|                   ramloop[151].ram.r                                                 |    <0.001 |
|                     prim_noinit.ram                                                  |    <0.001 |
|                   ramloop[152].ram.r                                                 |    <0.001 |
|                     prim_noinit.ram                                                  |    <0.001 |
|                   ramloop[153].ram.r                                                 |    <0.001 |
|                     prim_noinit.ram                                                  |    <0.001 |
|                   ramloop[154].ram.r                                                 |    <0.001 |
|                     prim_noinit.ram                                                  |    <0.001 |
|                   ramloop[155].ram.r                                                 |    <0.001 |
|                     prim_noinit.ram                                                  |    <0.001 |
|                   ramloop[156].ram.r                                                 |    <0.001 |
|                     prim_noinit.ram                                                  |    <0.001 |
|                   ramloop[157].ram.r                                                 |    <0.001 |
|                     prim_noinit.ram                                                  |    <0.001 |
|                   ramloop[158].ram.r                                                 |    <0.001 |
|                     prim_noinit.ram                                                  |    <0.001 |
|                   ramloop[159].ram.r                                                 |    <0.001 |
|                     prim_noinit.ram                                                  |    <0.001 |
|                   ramloop[15].ram.r                                                  |    <0.001 |
|                     prim_noinit.ram                                                  |    <0.001 |
|                   ramloop[160].ram.r                                                 |    <0.001 |
|                     prim_noinit.ram                                                  |    <0.001 |
|                   ramloop[161].ram.r                                                 |    <0.001 |
|                     prim_noinit.ram                                                  |    <0.001 |
|                   ramloop[162].ram.r                                                 |    <0.001 |
|                     prim_noinit.ram                                                  |    <0.001 |
|                   ramloop[163].ram.r                                                 |    <0.001 |
|                     prim_noinit.ram                                                  |    <0.001 |
|                   ramloop[164].ram.r                                                 |    <0.001 |
|                     prim_noinit.ram                                                  |    <0.001 |
|                   ramloop[165].ram.r                                                 |    <0.001 |
|                     prim_noinit.ram                                                  |    <0.001 |
|                   ramloop[166].ram.r                                                 |    <0.001 |
|                     prim_noinit.ram                                                  |    <0.001 |
|                   ramloop[167].ram.r                                                 |    <0.001 |
|                     prim_noinit.ram                                                  |    <0.001 |
|                   ramloop[168].ram.r                                                 |    <0.001 |
|                     prim_noinit.ram                                                  |    <0.001 |
|                   ramloop[169].ram.r                                                 |    <0.001 |
|                     prim_noinit.ram                                                  |    <0.001 |
|                   ramloop[16].ram.r                                                  |    <0.001 |
|                     prim_noinit.ram                                                  |    <0.001 |
|                   ramloop[170].ram.r                                                 |    <0.001 |
|                     prim_noinit.ram                                                  |    <0.001 |
|                   ramloop[171].ram.r                                                 |    <0.001 |
|                     prim_noinit.ram                                                  |    <0.001 |
|                   ramloop[172].ram.r                                                 |    <0.001 |
|                     prim_noinit.ram                                                  |    <0.001 |
|                   ramloop[173].ram.r                                                 |    <0.001 |
|                     prim_noinit.ram                                                  |    <0.001 |
|                   ramloop[174].ram.r                                                 |    <0.001 |
|                     prim_noinit.ram                                                  |    <0.001 |
|                   ramloop[175].ram.r                                                 |    <0.001 |
|                     prim_noinit.ram                                                  |    <0.001 |
|                   ramloop[176].ram.r                                                 |    <0.001 |
|                     prim_noinit.ram                                                  |    <0.001 |
|                   ramloop[177].ram.r                                                 |    <0.001 |
|                     prim_noinit.ram                                                  |    <0.001 |
|                   ramloop[178].ram.r                                                 |    <0.001 |
|                     prim_noinit.ram                                                  |    <0.001 |
|                   ramloop[179].ram.r                                                 |    <0.001 |
|                     prim_noinit.ram                                                  |    <0.001 |
|                   ramloop[17].ram.r                                                  |    <0.001 |
|                     prim_noinit.ram                                                  |    <0.001 |
|                   ramloop[180].ram.r                                                 |    <0.001 |
|                     prim_noinit.ram                                                  |    <0.001 |
|                   ramloop[181].ram.r                                                 |    <0.001 |
|                     prim_noinit.ram                                                  |    <0.001 |
|                   ramloop[182].ram.r                                                 |    <0.001 |
|                     prim_noinit.ram                                                  |    <0.001 |
|                   ramloop[183].ram.r                                                 |    <0.001 |
|                     prim_noinit.ram                                                  |    <0.001 |
|                   ramloop[184].ram.r                                                 |    <0.001 |
|                     prim_noinit.ram                                                  |    <0.001 |
|                   ramloop[185].ram.r                                                 |    <0.001 |
|                     prim_noinit.ram                                                  |    <0.001 |
|                   ramloop[186].ram.r                                                 |    <0.001 |
|                     prim_noinit.ram                                                  |    <0.001 |
|                   ramloop[187].ram.r                                                 |    <0.001 |
|                     prim_noinit.ram                                                  |    <0.001 |
|                   ramloop[188].ram.r                                                 |    <0.001 |
|                     prim_noinit.ram                                                  |    <0.001 |
|                   ramloop[189].ram.r                                                 |    <0.001 |
|                     prim_noinit.ram                                                  |    <0.001 |
|                   ramloop[18].ram.r                                                  |    <0.001 |
|                     prim_noinit.ram                                                  |    <0.001 |
|                   ramloop[190].ram.r                                                 |    <0.001 |
|                     prim_noinit.ram                                                  |    <0.001 |
|                   ramloop[191].ram.r                                                 |    <0.001 |
|                     prim_noinit.ram                                                  |    <0.001 |
|                   ramloop[192].ram.r                                                 |    <0.001 |
|                     prim_noinit.ram                                                  |    <0.001 |
|                   ramloop[193].ram.r                                                 |    <0.001 |
|                     prim_noinit.ram                                                  |    <0.001 |
|                   ramloop[194].ram.r                                                 |    <0.001 |
|                     prim_noinit.ram                                                  |    <0.001 |
|                   ramloop[195].ram.r                                                 |    <0.001 |
|                     prim_noinit.ram                                                  |    <0.001 |
|                   ramloop[196].ram.r                                                 |    <0.001 |
|                     prim_noinit.ram                                                  |    <0.001 |
|                   ramloop[197].ram.r                                                 |    <0.001 |
|                     prim_noinit.ram                                                  |    <0.001 |
|                   ramloop[198].ram.r                                                 |    <0.001 |
|                     prim_noinit.ram                                                  |    <0.001 |
|                   ramloop[199].ram.r                                                 |    <0.001 |
|                     prim_noinit.ram                                                  |    <0.001 |
|                   ramloop[19].ram.r                                                  |    <0.001 |
|                     prim_noinit.ram                                                  |    <0.001 |
|                   ramloop[1].ram.r                                                   |    <0.001 |
|                     prim_noinit.ram                                                  |    <0.001 |
|                   ramloop[200].ram.r                                                 |    <0.001 |
|                     prim_noinit.ram                                                  |    <0.001 |
|                   ramloop[201].ram.r                                                 |    <0.001 |
|                     prim_noinit.ram                                                  |    <0.001 |
|                   ramloop[202].ram.r                                                 |    <0.001 |
|                     prim_noinit.ram                                                  |    <0.001 |
|                   ramloop[203].ram.r                                                 |    <0.001 |
|                     prim_noinit.ram                                                  |    <0.001 |
|                   ramloop[204].ram.r                                                 |    <0.001 |
|                     prim_noinit.ram                                                  |    <0.001 |
|                   ramloop[205].ram.r                                                 |    <0.001 |
|                     prim_noinit.ram                                                  |    <0.001 |
|                   ramloop[206].ram.r                                                 |    <0.001 |
|                     prim_noinit.ram                                                  |    <0.001 |
|                   ramloop[207].ram.r                                                 |    <0.001 |
|                     prim_noinit.ram                                                  |    <0.001 |
|                   ramloop[208].ram.r                                                 |    <0.001 |
|                     prim_noinit.ram                                                  |    <0.001 |
|                   ramloop[209].ram.r                                                 |    <0.001 |
|                     prim_noinit.ram                                                  |    <0.001 |
|                   ramloop[20].ram.r                                                  |    <0.001 |
|                     prim_noinit.ram                                                  |    <0.001 |
|                   ramloop[210].ram.r                                                 |    <0.001 |
|                     prim_noinit.ram                                                  |    <0.001 |
|                   ramloop[211].ram.r                                                 |    <0.001 |
|                     prim_noinit.ram                                                  |    <0.001 |
|                   ramloop[212].ram.r                                                 |    <0.001 |
|                     prim_noinit.ram                                                  |    <0.001 |
|                   ramloop[213].ram.r                                                 |    <0.001 |
|                     prim_noinit.ram                                                  |    <0.001 |
|                   ramloop[214].ram.r                                                 |    <0.001 |
|                     prim_noinit.ram                                                  |    <0.001 |
|                   ramloop[215].ram.r                                                 |    <0.001 |
|                     prim_noinit.ram                                                  |    <0.001 |
|                   ramloop[216].ram.r                                                 |    <0.001 |
|                     prim_noinit.ram                                                  |    <0.001 |
|                   ramloop[217].ram.r                                                 |    <0.001 |
|                     prim_noinit.ram                                                  |    <0.001 |
|                   ramloop[218].ram.r                                                 |    <0.001 |
|                     prim_noinit.ram                                                  |    <0.001 |
|                   ramloop[219].ram.r                                                 |    <0.001 |
|                     prim_noinit.ram                                                  |    <0.001 |
|                   ramloop[21].ram.r                                                  |    <0.001 |
|                     prim_noinit.ram                                                  |    <0.001 |
|                   ramloop[220].ram.r                                                 |    <0.001 |
|                     prim_noinit.ram                                                  |    <0.001 |
|                   ramloop[221].ram.r                                                 |    <0.001 |
|                     prim_noinit.ram                                                  |    <0.001 |
|                   ramloop[222].ram.r                                                 |    <0.001 |
|                     prim_noinit.ram                                                  |    <0.001 |
|                   ramloop[223].ram.r                                                 |    <0.001 |
|                     prim_noinit.ram                                                  |    <0.001 |
|                   ramloop[224].ram.r                                                 |     0.002 |
|                     prim_noinit.ram                                                  |     0.002 |
|                   ramloop[225].ram.r                                                 |     0.002 |
|                     prim_noinit.ram                                                  |     0.002 |
|                   ramloop[22].ram.r                                                  |    <0.001 |
|                     prim_noinit.ram                                                  |    <0.001 |
|                   ramloop[23].ram.r                                                  |    <0.001 |
|                     prim_noinit.ram                                                  |    <0.001 |
|                   ramloop[24].ram.r                                                  |    <0.001 |
|                     prim_noinit.ram                                                  |    <0.001 |
|                   ramloop[25].ram.r                                                  |    <0.001 |
|                     prim_noinit.ram                                                  |    <0.001 |
|                   ramloop[26].ram.r                                                  |    <0.001 |
|                     prim_noinit.ram                                                  |    <0.001 |
|                   ramloop[27].ram.r                                                  |    <0.001 |
|                     prim_noinit.ram                                                  |    <0.001 |
|                   ramloop[28].ram.r                                                  |    <0.001 |
|                     prim_noinit.ram                                                  |    <0.001 |
|                   ramloop[29].ram.r                                                  |    <0.001 |
|                     prim_noinit.ram                                                  |    <0.001 |
|                   ramloop[2].ram.r                                                   |    <0.001 |
|                     prim_noinit.ram                                                  |    <0.001 |
|                   ramloop[30].ram.r                                                  |    <0.001 |
|                     prim_noinit.ram                                                  |    <0.001 |
|                   ramloop[31].ram.r                                                  |    <0.001 |
|                     prim_noinit.ram                                                  |    <0.001 |
|                   ramloop[32].ram.r                                                  |    <0.001 |
|                     prim_noinit.ram                                                  |    <0.001 |
|                   ramloop[33].ram.r                                                  |    <0.001 |
|                     prim_noinit.ram                                                  |    <0.001 |
|                   ramloop[34].ram.r                                                  |    <0.001 |
|                     prim_noinit.ram                                                  |    <0.001 |
|                   ramloop[35].ram.r                                                  |    <0.001 |
|                     prim_noinit.ram                                                  |    <0.001 |
|                   ramloop[36].ram.r                                                  |    <0.001 |
|                     prim_noinit.ram                                                  |    <0.001 |
|                   ramloop[37].ram.r                                                  |    <0.001 |
|                     prim_noinit.ram                                                  |    <0.001 |
|                   ramloop[38].ram.r                                                  |    <0.001 |
|                     prim_noinit.ram                                                  |    <0.001 |
|                   ramloop[39].ram.r                                                  |    <0.001 |
|                     prim_noinit.ram                                                  |    <0.001 |
|                   ramloop[3].ram.r                                                   |    <0.001 |
|                     prim_noinit.ram                                                  |    <0.001 |
|                   ramloop[40].ram.r                                                  |    <0.001 |
|                     prim_noinit.ram                                                  |    <0.001 |
|                   ramloop[41].ram.r                                                  |    <0.001 |
|                     prim_noinit.ram                                                  |    <0.001 |
|                   ramloop[42].ram.r                                                  |    <0.001 |
|                     prim_noinit.ram                                                  |    <0.001 |
|                   ramloop[43].ram.r                                                  |    <0.001 |
|                     prim_noinit.ram                                                  |    <0.001 |
|                   ramloop[44].ram.r                                                  |    <0.001 |
|                     prim_noinit.ram                                                  |    <0.001 |
|                   ramloop[45].ram.r                                                  |    <0.001 |
|                     prim_noinit.ram                                                  |    <0.001 |
|                   ramloop[46].ram.r                                                  |    <0.001 |
|                     prim_noinit.ram                                                  |    <0.001 |
|                   ramloop[47].ram.r                                                  |    <0.001 |
|                     prim_noinit.ram                                                  |    <0.001 |
|                   ramloop[48].ram.r                                                  |    <0.001 |
|                     prim_noinit.ram                                                  |    <0.001 |
|                   ramloop[49].ram.r                                                  |    <0.001 |
|                     prim_noinit.ram                                                  |    <0.001 |
|                   ramloop[4].ram.r                                                   |    <0.001 |
|                     prim_noinit.ram                                                  |    <0.001 |
|                   ramloop[50].ram.r                                                  |    <0.001 |
|                     prim_noinit.ram                                                  |    <0.001 |
|                   ramloop[51].ram.r                                                  |    <0.001 |
|                     prim_noinit.ram                                                  |    <0.001 |
|                   ramloop[52].ram.r                                                  |    <0.001 |
|                     prim_noinit.ram                                                  |    <0.001 |
|                   ramloop[53].ram.r                                                  |    <0.001 |
|                     prim_noinit.ram                                                  |    <0.001 |
|                   ramloop[54].ram.r                                                  |    <0.001 |
|                     prim_noinit.ram                                                  |    <0.001 |
|                   ramloop[55].ram.r                                                  |    <0.001 |
|                     prim_noinit.ram                                                  |    <0.001 |
|                   ramloop[56].ram.r                                                  |    <0.001 |
|                     prim_noinit.ram                                                  |    <0.001 |
|                   ramloop[57].ram.r                                                  |    <0.001 |
|                     prim_noinit.ram                                                  |    <0.001 |
|                   ramloop[58].ram.r                                                  |    <0.001 |
|                     prim_noinit.ram                                                  |    <0.001 |
|                   ramloop[59].ram.r                                                  |    <0.001 |
|                     prim_noinit.ram                                                  |    <0.001 |
|                   ramloop[5].ram.r                                                   |    <0.001 |
|                     prim_noinit.ram                                                  |    <0.001 |
|                   ramloop[60].ram.r                                                  |    <0.001 |
|                     prim_noinit.ram                                                  |    <0.001 |
|                   ramloop[61].ram.r                                                  |    <0.001 |
|                     prim_noinit.ram                                                  |    <0.001 |
|                   ramloop[62].ram.r                                                  |    <0.001 |
|                     prim_noinit.ram                                                  |    <0.001 |
|                   ramloop[63].ram.r                                                  |    <0.001 |
|                     prim_noinit.ram                                                  |    <0.001 |
|                   ramloop[64].ram.r                                                  |    <0.001 |
|                     prim_noinit.ram                                                  |    <0.001 |
|                   ramloop[65].ram.r                                                  |    <0.001 |
|                     prim_noinit.ram                                                  |    <0.001 |
|                   ramloop[66].ram.r                                                  |    <0.001 |
|                     prim_noinit.ram                                                  |    <0.001 |
|                   ramloop[67].ram.r                                                  |    <0.001 |
|                     prim_noinit.ram                                                  |    <0.001 |
|                   ramloop[68].ram.r                                                  |    <0.001 |
|                     prim_noinit.ram                                                  |    <0.001 |
|                   ramloop[69].ram.r                                                  |    <0.001 |
|                     prim_noinit.ram                                                  |    <0.001 |
|                   ramloop[6].ram.r                                                   |    <0.001 |
|                     prim_noinit.ram                                                  |    <0.001 |
|                   ramloop[70].ram.r                                                  |    <0.001 |
|                     prim_noinit.ram                                                  |    <0.001 |
|                   ramloop[71].ram.r                                                  |    <0.001 |
|                     prim_noinit.ram                                                  |    <0.001 |
|                   ramloop[72].ram.r                                                  |    <0.001 |
|                     prim_noinit.ram                                                  |    <0.001 |
|                   ramloop[73].ram.r                                                  |    <0.001 |
|                     prim_noinit.ram                                                  |    <0.001 |
|                   ramloop[74].ram.r                                                  |    <0.001 |
|                     prim_noinit.ram                                                  |    <0.001 |
|                   ramloop[75].ram.r                                                  |    <0.001 |
|                     prim_noinit.ram                                                  |    <0.001 |
|                   ramloop[76].ram.r                                                  |    <0.001 |
|                     prim_noinit.ram                                                  |    <0.001 |
|                   ramloop[77].ram.r                                                  |    <0.001 |
|                     prim_noinit.ram                                                  |    <0.001 |
|                   ramloop[78].ram.r                                                  |    <0.001 |
|                     prim_noinit.ram                                                  |    <0.001 |
|                   ramloop[79].ram.r                                                  |    <0.001 |
|                     prim_noinit.ram                                                  |    <0.001 |
|                   ramloop[7].ram.r                                                   |    <0.001 |
|                     prim_noinit.ram                                                  |    <0.001 |
|                   ramloop[80].ram.r                                                  |    <0.001 |
|                     prim_noinit.ram                                                  |    <0.001 |
|                   ramloop[81].ram.r                                                  |    <0.001 |
|                     prim_noinit.ram                                                  |    <0.001 |
|                   ramloop[82].ram.r                                                  |    <0.001 |
|                     prim_noinit.ram                                                  |    <0.001 |
|                   ramloop[83].ram.r                                                  |    <0.001 |
|                     prim_noinit.ram                                                  |    <0.001 |
|                   ramloop[84].ram.r                                                  |    <0.001 |
|                     prim_noinit.ram                                                  |    <0.001 |
|                   ramloop[85].ram.r                                                  |    <0.001 |
|                     prim_noinit.ram                                                  |    <0.001 |
|                   ramloop[86].ram.r                                                  |    <0.001 |
|                     prim_noinit.ram                                                  |    <0.001 |
|                   ramloop[87].ram.r                                                  |    <0.001 |
|                     prim_noinit.ram                                                  |    <0.001 |
|                   ramloop[88].ram.r                                                  |    <0.001 |
|                     prim_noinit.ram                                                  |    <0.001 |
|                   ramloop[89].ram.r                                                  |    <0.001 |
|                     prim_noinit.ram                                                  |    <0.001 |
|                   ramloop[8].ram.r                                                   |    <0.001 |
|                     prim_noinit.ram                                                  |    <0.001 |
|                   ramloop[90].ram.r                                                  |    <0.001 |
|                     prim_noinit.ram                                                  |    <0.001 |
|                   ramloop[91].ram.r                                                  |    <0.001 |
|                     prim_noinit.ram                                                  |    <0.001 |
|                   ramloop[92].ram.r                                                  |    <0.001 |
|                     prim_noinit.ram                                                  |    <0.001 |
|                   ramloop[93].ram.r                                                  |    <0.001 |
|                     prim_noinit.ram                                                  |    <0.001 |
|                   ramloop[94].ram.r                                                  |    <0.001 |
|                     prim_noinit.ram                                                  |    <0.001 |
|                   ramloop[95].ram.r                                                  |    <0.001 |
|                     prim_noinit.ram                                                  |    <0.001 |
|                   ramloop[96].ram.r                                                  |    <0.001 |
|                     prim_noinit.ram                                                  |    <0.001 |
|                   ramloop[97].ram.r                                                  |    <0.001 |
|                     prim_noinit.ram                                                  |    <0.001 |
|                   ramloop[98].ram.r                                                  |    <0.001 |
|                     prim_noinit.ram                                                  |    <0.001 |
|                   ramloop[99].ram.r                                                  |    <0.001 |
|                     prim_noinit.ram                                                  |    <0.001 |
|                   ramloop[9].ram.r                                                   |    <0.001 |
|                     prim_noinit.ram                                                  |    <0.001 |
|         u_ila_cap_ctrl                                                               |     0.067 |
|           U_CDONE                                                                    |    <0.001 |
|           U_NS0                                                                      |    <0.001 |
|           U_NS1                                                                      |    <0.001 |
|           u_cap_addrgen                                                              |     0.067 |
|             U_CMPRESET                                                               |    <0.001 |
|             u_cap_sample_counter                                                     |     0.002 |
|               U_SCE                                                                  |    <0.001 |
|               U_SCMPCE                                                               |    <0.001 |
|               U_SCRST                                                                |    <0.001 |
|               u_scnt_cmp                                                             |     0.001 |
|                 allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst              |     0.001 |
|                   DUT                                                                |    <0.001 |
|                     I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                     |    <0.001 |
|                       u_srlA                                                         |    <0.001 |
|                       u_srlB                                                         |    <0.001 |
|                       u_srlC                                                         |    <0.001 |
|                       u_srlD                                                         |    <0.001 |
|                     I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE                     |    <0.001 |
|                       u_srlA                                                         |    <0.001 |
|                       u_srlB                                                         |    <0.001 |
|                       u_srlC                                                         |    <0.001 |
|                       u_srlD                                                         |    <0.001 |
|                     I_WHOLE_SLICE.G_SLICE_IDX[2].U_ALL_SRL_SLICE                     |    <0.001 |
|                       u_srlA                                                         |    <0.001 |
|                       u_srlB                                                         |    <0.001 |
|                       u_srlC                                                         |    <0.001 |
|                       u_srlD                                                         |    <0.001 |
|             u_cap_window_counter                                                     |     0.003 |
|               U_WCE                                                                  |    <0.001 |
|               U_WHCMPCE                                                              |    <0.001 |
|               U_WLCMPCE                                                              |    <0.001 |
|               u_wcnt_hcmp                                                            |    <0.001 |
|                 allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst              |    <0.001 |
|                   DUT                                                                |    <0.001 |
|                     I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                     |    <0.001 |
|                       u_srlA                                                         |    <0.001 |
|                       u_srlB                                                         |    <0.001 |
|                       u_srlC                                                         |    <0.001 |
|                       u_srlD                                                         |    <0.001 |
|                     I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE                     |    <0.001 |
|                       u_srlA                                                         |    <0.001 |
|                       u_srlB                                                         |    <0.001 |
|                       u_srlC                                                         |    <0.001 |
|                       u_srlD                                                         |    <0.001 |
|                     I_WHOLE_SLICE.G_SLICE_IDX[2].U_ALL_SRL_SLICE                     |    <0.001 |
|                       u_srlA                                                         |    <0.001 |
|                       u_srlB                                                         |    <0.001 |
|                       u_srlC                                                         |    <0.001 |
|                       u_srlD                                                         |    <0.001 |
|               u_wcnt_lcmp                                                            |     0.001 |
|                 allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst              |     0.001 |
|                   DUT                                                                |    <0.001 |
|                     I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                     |    <0.001 |
|                       u_srlA                                                         |    <0.001 |
|                       u_srlB                                                         |    <0.001 |
|                       u_srlC                                                         |    <0.001 |
|                       u_srlD                                                         |    <0.001 |
|                     I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE                     |    <0.001 |
|                       u_srlA                                                         |    <0.001 |
|                       u_srlB                                                         |    <0.001 |
|                       u_srlC                                                         |    <0.001 |
|                       u_srlD                                                         |    <0.001 |
|                     I_WHOLE_SLICE.G_SLICE_IDX[2].U_ALL_SRL_SLICE                     |    <0.001 |
|                       u_srlA                                                         |    <0.001 |
|                       u_srlB                                                         |    <0.001 |
|                       u_srlC                                                         |    <0.001 |
|                       u_srlD                                                         |    <0.001 |
|         u_ila_regs                                                                   |     0.038 |
|           MU_SRL[0].mu_srl_reg                                                       |     0.001 |
|           MU_SRL[1].mu_srl_reg                                                       |     0.001 |
|           MU_SRL[2].mu_srl_reg                                                       |     0.001 |
|           MU_SRL[3].mu_srl_reg                                                       |     0.001 |
|           MU_SRL[4].mu_srl_reg                                                       |     0.001 |
|           MU_SRL[5].mu_srl_reg                                                       |     0.001 |
|           MU_SRL[6].mu_srl_reg                                                       |     0.001 |
|           MU_SRL[7].mu_srl_reg                                                       |     0.001 |
|           TC_SRL[0].tc_srl_reg                                                       |     0.001 |
|           U_XSDB_SLAVE                                                               |     0.009 |
|           reg_15                                                                     |    <0.001 |
|             I_EN_CTL_EQ1.U_CTL                                                       |    <0.001 |
|           reg_16                                                                     |    <0.001 |
|             I_EN_CTL_EQ1.U_CTL                                                       |    <0.001 |
|           reg_17                                                                     |    <0.001 |
|             I_EN_CTL_EQ1.U_CTL                                                       |    <0.001 |
|           reg_18                                                                     |    <0.001 |
|             I_EN_CTL_EQ1.U_CTL                                                       |    <0.001 |
|           reg_19                                                                     |    <0.001 |
|             I_EN_CTL_EQ1.U_CTL                                                       |    <0.001 |
|           reg_1a                                                                     |    <0.001 |
|             I_EN_CTL_EQ1.U_CTL                                                       |    <0.001 |
|           reg_6                                                                      |    <0.001 |
|             I_EN_CTL_EQ1.U_CTL                                                       |    <0.001 |
|           reg_7                                                                      |    <0.001 |
|             I_EN_CTL_EQ1.U_CTL                                                       |    <0.001 |
|           reg_8                                                                      |    <0.001 |
|             I_EN_STAT_EQ1.U_STAT                                                     |    <0.001 |
|           reg_80                                                                     |    <0.001 |
|             I_EN_CTL_EQ1.U_CTL                                                       |    <0.001 |
|           reg_81                                                                     |    <0.001 |
|             I_EN_CTL_EQ1.U_CTL                                                       |    <0.001 |
|           reg_82                                                                     |    <0.001 |
|             I_EN_CTL_EQ1.U_CTL                                                       |    <0.001 |
|           reg_83                                                                     |    <0.001 |
|             I_EN_CTL_EQ1.U_CTL                                                       |    <0.001 |
|           reg_84                                                                     |    <0.001 |
|             I_EN_CTL_EQ1.U_CTL                                                       |    <0.001 |
|           reg_85                                                                     |    <0.001 |
|             I_EN_CTL_EQ1.U_CTL                                                       |    <0.001 |
|           reg_887                                                                    |    <0.001 |
|             I_EN_STAT_EQ1.U_STAT                                                     |    <0.001 |
|           reg_88d                                                                    |    <0.001 |
|             I_EN_STAT_EQ1.U_STAT                                                     |    <0.001 |
|           reg_890                                                                    |    <0.001 |
|             I_EN_STAT_EQ1.U_STAT                                                     |    <0.001 |
|           reg_9                                                                      |    <0.001 |
|             I_EN_STAT_EQ1.U_STAT                                                     |    <0.001 |
|           reg_a                                                                      |    <0.001 |
|             I_EN_STAT_EQ1.U_STAT                                                     |    <0.001 |
|           reg_srl_fff                                                                |     0.001 |
|           reg_stream_ffd                                                             |    <0.001 |
|             I_EN_CTL_EQ1.U_CTL                                                       |    <0.001 |
|           reg_stream_ffe                                                             |    <0.001 |
|             I_EN_STAT_EQ1.U_STAT                                                     |    <0.001 |
|         u_ila_reset_ctrl                                                             |     0.001 |
|           arm_detection_inst                                                         |    <0.001 |
|           asyncrounous_transfer.arm_in_transfer_inst                                 |    <0.001 |
|           asyncrounous_transfer.arm_out_transfer_inst                                |    <0.001 |
|           asyncrounous_transfer.halt_in_transfer_inst                                |    <0.001 |
|           asyncrounous_transfer.halt_out_transfer_inst                               |    <0.001 |
|           halt_detection_inst                                                        |    <0.001 |
|         u_trig                                                                       |     0.010 |
|           N_DDR_TC.N_DDR_TC_INST[0].U_TC                                             |    <0.001 |
|             allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                  |    <0.001 |
|               DUT                                                                    |    <0.001 |
|                 I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                         |    <0.001 |
|                   u_srlA                                                             |    <0.001 |
|                   u_srlB                                                             |    <0.001 |
|                   u_srlC                                                             |    <0.001 |
|                   u_srlD                                                             |    <0.001 |
|           U_TM                                                                       |     0.009 |
|             N_DDR_MODE.G_NMU[0].U_M                                                  |    <0.001 |
|               allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                |    <0.001 |
|                 DUT                                                                  |    <0.001 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                       |    <0.001 |
|                     u_srlA                                                           |    <0.001 |
|                     u_srlB                                                           |    <0.001 |
|                     u_srlC                                                           |    <0.001 |
|                     u_srlD                                                           |    <0.001 |
|             N_DDR_MODE.G_NMU[1].U_M                                                  |    <0.001 |
|               allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                |    <0.001 |
|                 DUT                                                                  |    <0.001 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                       |    <0.001 |
|                     u_srlA                                                           |    <0.001 |
|                     u_srlB                                                           |    <0.001 |
|                     u_srlC                                                           |    <0.001 |
|                     u_srlD                                                           |    <0.001 |
|             N_DDR_MODE.G_NMU[2].U_M                                                  |    <0.001 |
|               allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                |    <0.001 |
|                 DUT                                                                  |    <0.001 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                       |    <0.001 |
|                     u_srlA                                                           |    <0.001 |
|                     u_srlB                                                           |    <0.001 |
|                     u_srlC                                                           |    <0.001 |
|                     u_srlD                                                           |    <0.001 |
|             N_DDR_MODE.G_NMU[3].U_M                                                  |    <0.001 |
|               allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                |    <0.001 |
|                 DUT                                                                  |    <0.001 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                       |    <0.001 |
|                     u_srlA                                                           |    <0.001 |
|                     u_srlB                                                           |    <0.001 |
|                     u_srlC                                                           |    <0.001 |
|                     u_srlD                                                           |    <0.001 |
|             N_DDR_MODE.G_NMU[4].U_M                                                  |     0.002 |
|               allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                |     0.002 |
|                 DUT                                                                  |    <0.001 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                       |    <0.001 |
|                     u_srlA                                                           |    <0.001 |
|                     u_srlB                                                           |    <0.001 |
|                     u_srlC                                                           |    <0.001 |
|                     u_srlD                                                           |    <0.001 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE                       |    <0.001 |
|                     u_srlA                                                           |    <0.001 |
|                     u_srlB                                                           |    <0.001 |
|                     u_srlC                                                           |    <0.001 |
|                     u_srlD                                                           |    <0.001 |
|             N_DDR_MODE.G_NMU[5].U_M                                                  |     0.004 |
|               allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                |     0.004 |
|                 DUT                                                                  |     0.001 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                       |    <0.001 |
|                     u_srlA                                                           |    <0.001 |
|                     u_srlB                                                           |    <0.001 |
|                     u_srlC                                                           |    <0.001 |
|                     u_srlD                                                           |    <0.001 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE                       |    <0.001 |
|                     u_srlA                                                           |    <0.001 |
|                     u_srlB                                                           |    <0.001 |
|                     u_srlC                                                           |    <0.001 |
|                     u_srlD                                                           |    <0.001 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[2].U_ALL_SRL_SLICE                       |    <0.001 |
|                     u_srlA                                                           |    <0.001 |
|                     u_srlB                                                           |    <0.001 |
|                     u_srlC                                                           |    <0.001 |
|                     u_srlD                                                           |    <0.001 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[3].U_ALL_SRL_SLICE                       |    <0.001 |
|                     u_srlA                                                           |    <0.001 |
|                     u_srlB                                                           |    <0.001 |
|                     u_srlC                                                           |    <0.001 |
|                     u_srlD                                                           |    <0.001 |
|             N_DDR_MODE.G_NMU[6].U_M                                                  |     0.001 |
|               allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                |     0.001 |
|                 DUT                                                                  |    <0.001 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                       |    <0.001 |
|                     u_srlA                                                           |    <0.001 |
|                     u_srlB                                                           |    <0.001 |
|                     u_srlC                                                           |    <0.001 |
|                     u_srlD                                                           |    <0.001 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE                       |    <0.001 |
|                     u_srlA                                                           |    <0.001 |
|                     u_srlB                                                           |    <0.001 |
|                     u_srlC                                                           |    <0.001 |
|                     u_srlD                                                           |    <0.001 |
|             N_DDR_MODE.G_NMU[7].U_M                                                  |    <0.001 |
|               allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                |    <0.001 |
|                 DUT                                                                  |    <0.001 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                       |    <0.001 |
|                     u_srlA                                                           |    <0.001 |
|                     u_srlB                                                           |    <0.001 |
|                     u_srlC                                                           |    <0.001 |
|                     u_srlD                                                           |    <0.001 |
|         xsdb_memory_read_inst                                                        |     0.012 |
+--------------------------------------------------------------------------------------+-----------+


