abc command read data/library/mcnc.genlib
Entered genlib library with 23 gates from file "data/library/mcnc.genlib".
abc command read_blif data/su/c5315.blif
Line 20: Skipping line ".default_input_arrival 0.00 0.00 ".
Line 21: Skipping line ".default_output_required 0.00 0.00 ".
Line 22: Skipping line ".default_input_drive 0.10 0.10 ".
Line 23: Skipping line ".default_output_load 2.00 ".
Line 24: Skipping line ".default_max_input_load 999.00 ".
abc command print_stats
[1;37mc5315                         :[0m i/o =  178/  123  lat =    0  nd =   968  edge =   2328  area =2451.00  delay =47.50  lev = 33
--------------- round 1 ---------------
seed = 742646105
maxLevel = 4
n1087 is replaced by n1074 with inverter with estimated error 0
error = 0
area = 2443
delay = 47.5
#gates = 968
output circuit appNtk/c5315_1_0_2443_47.5.blif
time = 16198907 us
--------------- round 2 ---------------
seed = 3985283341
maxLevel = 4
n1084 is replaced by n534 with inverter with estimated error 0
error = 0
area = 2432
delay = 47.5
#gates = 964
output circuit appNtk/c5315_2_0_2432_47.5.blif
time = 28658926 us
--------------- round 3 ---------------
seed = 4264795374
maxLevel = 4
n755 is replaced by n485 with estimated error 0
error = 0
area = 2429
delay = 47.5
#gates = 962
output circuit appNtk/c5315_3_0_2429_47.5.blif
time = 42595395 us
--------------- round 4 ---------------
seed = 2252833899
maxLevel = 4
n728 is replaced by n727 with estimated error 0
error = 0
area = 2426
delay = 47.5
#gates = 961
output circuit appNtk/c5315_4_0_2426_47.5.blif
time = 55506223 us
--------------- round 5 ---------------
seed = 3620842358
maxLevel = 4
n1266 is replaced by n825 with estimated error 0
error = 0
area = 2424
delay = 47.5
#gates = 960
output circuit appNtk/c5315_5_0_2424_47.5.blif
time = 73066911 us
--------------- round 6 ---------------
seed = 575320294
maxLevel = 4
n1260 is replaced by n812 with estimated error 0
error = 0
area = 2421
delay = 47.5
#gates = 958
output circuit appNtk/c5315_6_0_2421_47.5.blif
time = 90028232 us
--------------- round 7 ---------------
seed = 936331823
maxLevel = 4
n1183 is replaced by n1182 with inverter with estimated error 0
error = 0
area = 2419
delay = 47.5
#gates = 958
output circuit appNtk/c5315_7_0_2419_47.5.blif
time = 108790212 us
--------------- round 8 ---------------
seed = 3964681973
maxLevel = 4
n1116 is replaced by n395 with estimated error 0
error = 0
area = 2417
delay = 47.5
#gates = 957
output circuit appNtk/c5315_8_0_2417_47.5.blif
time = 126650119 us
--------------- round 9 ---------------
seed = 2519701508
maxLevel = 4
n379 is replaced by 308 with estimated error 0
error = 0
area = 2415
delay = 47.5
#gates = 956
output circuit appNtk/c5315_9_0_2415_47.5.blif
time = 142866667 us
--------------- round 10 ---------------
seed = 3816413388
maxLevel = 4
n389 is replaced by 341 with estimated error 0
error = 0
area = 2413
delay = 47.5
#gates = 955
output circuit appNtk/c5315_10_0_2413_47.5.blif
time = 160661876 us
--------------- round 11 ---------------
seed = 2592592986
maxLevel = 4
n396 is replaced by 324 with estimated error 0
error = 0
area = 2411
delay = 47.5
#gates = 954
output circuit appNtk/c5315_11_0_2411_47.5.blif
time = 174285432 us
--------------- round 12 ---------------
seed = 3707627060
maxLevel = 4
n413 is replaced by 316 with estimated error 0
error = 0
area = 2409
delay = 47.5
#gates = 953
output circuit appNtk/c5315_12_0_2409_47.5.blif
time = 189646850 us
--------------- round 13 ---------------
seed = 286148109
maxLevel = 4
n366 is replaced by 351 with estimated error 0
error = 0
area = 2407
delay = 47.5
#gates = 952
output circuit appNtk/c5315_13_0_2407_47.5.blif
time = 205959735 us
--------------- round 14 ---------------
seed = 2249060714
maxLevel = 4
n477 is replaced by 218 with estimated error 0
error = 0
area = 2405
delay = 47.5
#gates = 951
output circuit appNtk/c5315_14_0_2405_47.5.blif
time = 220596103 us
--------------- round 15 ---------------
seed = 2186671419
maxLevel = 4
n422 is replaced by 206 with estimated error 0
error = 0
area = 2403
delay = 47.5
#gates = 950
output circuit appNtk/c5315_15_0_2403_47.5.blif
time = 236387682 us
--------------- round 16 ---------------
seed = 3009724564
maxLevel = 4
n426 is replaced by 257 with estimated error 0
error = 0
area = 2401
delay = 47.5
#gates = 949
output circuit appNtk/c5315_16_0_2401_47.5.blif
time = 251966439 us
--------------- round 17 ---------------
seed = 973444231
maxLevel = 4
n434 is replaced by 226 with estimated error 0
error = 0
area = 2399
delay = 47.5
#gates = 948
output circuit appNtk/c5315_17_0_2399_47.5.blif
time = 268953998 us
--------------- round 18 ---------------
seed = 4066604134
maxLevel = 4
n441 is replaced by 281 with estimated error 0
error = 0
area = 2397
delay = 47.5
#gates = 947
output circuit appNtk/c5315_18_0_2397_47.5.blif
time = 284971575 us
--------------- round 19 ---------------
seed = 347852866
maxLevel = 4
n448 is replaced by 265 with estimated error 0
error = 0
area = 2395
delay = 47.5
#gates = 946
output circuit appNtk/c5315_19_0_2395_47.5.blif
time = 303242597 us
--------------- round 20 ---------------
seed = 811156911
maxLevel = 4
n455 is replaced by 273 with estimated error 0
error = 0
area = 2393
delay = 47.5
#gates = 945
output circuit appNtk/c5315_20_0_2393_47.5.blif
time = 317070849 us
--------------- round 21 ---------------
seed = 1210233365
maxLevel = 4
n463 is replaced by 210 with estimated error 0
error = 0
area = 2391
delay = 47.5
#gates = 944
output circuit appNtk/c5315_21_0_2391_47.5.blif
time = 329282088 us
--------------- round 22 ---------------
seed = 252232536
maxLevel = 4
n470 is replaced by 234 with estimated error 0
error = 0
area = 2389
delay = 47.5
#gates = 943
output circuit appNtk/c5315_22_0_2389_47.5.blif
time = 338816942 us
--------------- round 23 ---------------
seed = 248936125
maxLevel = 4
n1039 is replaced by n368 with estimated error 0
error = 0
area = 2388
delay = 47.5
#gates = 942
output circuit appNtk/c5315_23_0_2388_47.5.blif
time = 353814434 us
--------------- round 24 ---------------
seed = 2370385932
maxLevel = 4
n1200 is replaced by 218 with estimated error 0
error = 0
area = 2386
delay = 47.5
#gates = 941
output circuit appNtk/c5315_24_0_2386_47.5.blif
time = 369321510 us
--------------- round 25 ---------------
seed = 2783230958
maxLevel = 4
n1149 is replaced by 566 with inverter with estimated error 0
error = 0
area = 2385
delay = 47.5
#gates = 941
output circuit appNtk/c5315_25_0_2385_47.5.blif
time = 382355558 us
--------------- round 26 ---------------
seed = 3035522692
maxLevel = 4
n1054 is replaced by 583 with inverter with estimated error 0
error = 0
area = 2384
delay = 47.4
#gates = 941
output circuit appNtk/c5315_26_0_2384_47.4.blif
time = 395538309 us
--------------- round 27 ---------------
seed = 1098778898
maxLevel = 4
n799 is replaced by n534 with estimated error 0
error = 0
area = 2383
delay = 47.4
#gates = 940
output circuit appNtk/c5315_27_0_2383_47.4.blif
time = 408138954 us
--------------- round 28 ---------------
seed = 59485623
maxLevel = 4
n1109 is replaced by 351 with estimated error 0
error = 0
area = 2381
delay = 47.4
#gates = 939
output circuit appNtk/c5315_28_0_2381_47.4.blif
time = 420366829 us
--------------- round 29 ---------------
seed = 1996800135
maxLevel = 4
n784 is replaced by n520 with estimated error 0.00104
error = 0.00104
area = 2371
delay = 47.4
#gates = 935
output circuit appNtk/c5315_29_0.00104_2371_47.4.blif
time = 430244947 us
--------------- round 30 ---------------
seed = 2143396207
maxLevel = 4
n809 is replaced by n554 with estimated error 0.00203
error = 0.00203
area = 2362
delay = 47.4
#gates = 932
output circuit appNtk/c5315_30_0.00203_2362_47.4.blif
time = 439413524 us
--------------- round 31 ---------------
seed = 1532435539
maxLevel = 4
n938 is replaced by zero with estimated error 0.00403
error = 0.00403
area = 2351
delay = 47.4
#gates = 928
output circuit appNtk/c5315_31_0.00403_2351_47.4.blif
time = 445059113 us
--------------- round 32 ---------------
seed = 3621826614
maxLevel = 4
n787 is replaced by n594 with inverter with estimated error 0.00498
error = 0.00498
area = 2346
delay = 47.4
#gates = 927
output circuit appNtk/c5315_32_0.00498_2346_47.4.blif
time = 452900874 us
--------------- round 33 ---------------
seed = 2821562722
maxLevel = 4
n794 is replaced by zero with estimated error 0.00521
error = 0.00521
area = 2343
delay = 47.4
#gates = 926
output circuit appNtk/c5315_33_0.00521_2343_47.4.blif
Abc_NtkLogicToNetlist() warning: The network is converted to have simple COs.
time = 459762504 us
--------------- round 34 ---------------
seed = 1179813235
maxLevel = 4
n521 is replaced by zero with estimated error 0.00597
error = 0.00597
area = 2336
delay = 47.4
#gates = 923
output circuit appNtk/c5315_34_0.00597_2336_47.4.blif
Abc_NtkLogicToNetlist() warning: The network is converted to have simple COs.
time = 468754210 us
--------------- round 35 ---------------
seed = 3501196313
maxLevel = 4
n522 is replaced by zero with estimated error 0.00634
error = 0.00634
area = 2335
delay = 47.4
#gates = 922
output circuit appNtk/c5315_35_0.00634_2335_47.4.blif
Abc_NtkLogicToNetlist() warning: The network is converted to have simple COs.
time = 474851805 us
--------------- round 36 ---------------
seed = 39194718
maxLevel = 4
n558 is replaced by zero with estimated error 0.00616
error = 0.00616
area = 2334
delay = 47.4
#gates = 921
output circuit appNtk/c5315_36_0.00616_2334_47.4.blif
Abc_NtkLogicToNetlist() warning: The network is converted to have simple COs.
time = 482092335 us
--------------- round 37 ---------------
seed = 2956305543
maxLevel = 4
n810 is replaced by zero with estimated error 0.00718
error = 0.00718
area = 2331
delay = 47.4
#gates = 920
output circuit appNtk/c5315_37_0.00718_2331_47.4.blif
Abc_NtkLogicToNetlist() warning: The network is converted to have simple COs.
time = 489443389 us
--------------- round 38 ---------------
seed = 630132048
maxLevel = 4
exceed error bound
