// Seed: 2145311047
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4
);
  output wire id_4;
  inout uwire id_3;
  inout wire id_2;
  inout wire id_1;
  module_2 modCall_1 (
      id_3,
      id_3,
      id_4,
      id_3
  );
  assign modCall_1.id_6 = 0;
  wire id_5;
  assign id_4 = id_2;
  assign id_1 = id_3++;
endmodule
module module_1 (
    id_1,
    id_2,
    id_3
);
  inout wire id_3;
  output wire id_2;
  module_0 modCall_1 (
      id_3,
      id_3,
      id_1,
      id_1
  );
  inout wire id_1;
endmodule
module module_2 (
    id_1,
    id_2,
    id_3,
    id_4
);
  output wire id_4;
  output wire id_3;
  input wire id_2;
  input wire id_1;
  tri0 id_5 = -1'b0 | -1'd0 == id_1, id_6 = 1;
  wire id_7;
  ;
endmodule
