ä»¥ä¸‹æ˜¯ä¸º `counter_8bit` æ¨¡å—è®¾è®¡çš„å®Œæ•´ã€ä¸“ä¸šçš„ Verilog æµ‹è¯•å°ï¼ˆTestbenchï¼‰ï¼Œæ»¡è¶³æ‰€æœ‰æŒ‡å®šè¦æ±‚ï¼š

---

### âœ… **Verilog Testbench for `counter_8bit`**

```verilog
`timescale 1ns / 1ps

module tb_counter_8bit;

    // æ—¶é’Ÿå‘¨æœŸå®šä¹‰
    parameter CLK_PERIOD = 10.0;

    // ä¿¡å·å£°æ˜
    reg clk;
    reg rst_n;
    reg enable;
    reg up_down;
    wire [7:0] count;
    wire overflow;

    // å®ä¾‹åŒ–è¢«æµ‹æ¨¡å—
    counter_8bit uut (
        .clk(clk),
        .rst_n(rst_n),
        .enable(enable),
        .up_down(up_down),
        .count(count),
        .overflow(overflow)
    );

    // æ³¢å½¢è½¬å‚¨è®¾ç½® (VCDæ–‡ä»¶)
    initial begin
        $dumpfile("tb_counter_8bit.vcd");
        $dumpvars(0, tb_counter_8bit);
    end

    // æ—¶é’Ÿç”Ÿæˆ
    initial begin
        clk = 0;
        forever # (CLK_PERIOD / 2) clk = ~clk;
    end

    // å¤ä½ç”Ÿæˆ
    initial begin
        rst_n = 0;
        # (CLK_PERIOD * 2); // ç­‰å¾…ä¸¤ä¸ªæ—¶é’Ÿå‘¨æœŸ
        rst_n = 1;
    end

    // æµ‹è¯•æ¿€åŠ±ç”Ÿæˆ
    initial begin
        // åˆå§‹åŒ–ä¿¡å·
        enable = 0;
        up_down = 0;

        // åŸºæœ¬åŠŸèƒ½æµ‹è¯•
        basic_test();

        // è¾¹ç•Œæ¡ä»¶æµ‹è¯•
        corner_test();

        // æ–¹å‘æ§åˆ¶æµ‹è¯•
        direction_test();

        // ç»“æŸä»¿çœŸ
        # (CLK_PERIOD * 10);
        $finish;
    end

    // åŸºæœ¬åŠŸèƒ½æµ‹è¯•
    task basic_test;
        $display("=== Basic Test ===");

        // å¯ç”¨è®¡æ•°å™¨
        enable = 1;
        up_down = 1; // ä¸Šè®¡æ•°

        // ç­‰å¾…å‡ ä¸ªæ—¶é’Ÿå‘¨æœŸ
        # (CLK_PERIOD * 5);

        // æ£€æŸ¥æº¢å‡ºæ ‡å¿—
        if (overflow) begin
            $display("Overflow detected at %t", $time);
        end else begin
            $display("No overflow detected.");
        end

        // ä¸‹é™æ²¿æµ‹è¯•
        up_down = 0;
        # (CLK_PERIOD * 5);

        // æ£€æŸ¥ä¸‹æº¢å‡ºæ ‡å¿—
        if (overflow) begin
            $display("Underflow detected at %t", $time);
        end else begin
            $display("No underflow detected.");
        end
    endtask

    // è¾¹ç•Œæ¡ä»¶æµ‹è¯•
    task corner_test;
        $display("=== Corner Test ===");

        // æµ‹è¯•æœ€å¤§å€¼ (0xFF)
        enable = 1;
        up_down = 1;
        # (CLK_PERIOD * 3);
        if (count == 8'hFF && overflow) begin
            $display("Max value (0xFF) reached and overflow triggered at %t", $time);
        end else begin
            $display("Failed to reach max value or overflow not triggered.");
        end

        // æµ‹è¯•æœ€å°å€¼ (0x00)
        enable = 1;
        up_down = 0;
        # (CLK_PERIOD * 3);
        if (count == 8'h00 && overflow) begin
            $display("Min value (0x00) reached and underflow triggered at %t", $time);
        end else begin
            $display("Failed to reach min value or underflow not triggered.");
        end
    endtask

    // æ–¹å‘æ§åˆ¶æµ‹è¯•
    task direction_test;
        $display("=== Direction Test ===");

        // åˆ‡æ¢æ–¹å‘
        enable = 1;
        up_down = 1;
        # (CLK_PERIOD * 2);
        up_down = 0;
        # (CLK_PERIOD * 2);
        up_down = 1;
        # (CLK_PERIOD * 2);
        up_down = 0;
        # (CLK_PERIOD * 2);

        // æ£€æŸ¥æ–¹å‘åˆ‡æ¢æ˜¯å¦æ­£ç¡®
        $display("Direction changes observed. Count values should alternate between incrementing and decrementing.");
    endtask

    // ç›‘è§†ä¿¡å·å˜åŒ–
    initial begin
        $monitor("Time: %t | clk=%b, rst_n=%b, enable=%b, up_down=%b, count=0x%h, overflow=%b",
                 $time, clk, rst_n, enable, up_down, count, overflow);
    end

endmodule
```

---

### ğŸ“Œ **è¯´æ˜ä¸åŠŸèƒ½åˆ†æ**

#### 1. **æ¨¡å—å£°æ˜**
- ä½¿ç”¨äº†æ ‡å‡†çš„ `module tb_counter_8bit`ï¼Œå¹¶å®šä¹‰äº† `timescale`ã€‚

#### 2. **ä¿¡å·å£°æ˜**
- åŒ…æ‹¬ `clk`, `rst_n`, `enable`, `up_down`, `count`, `overflow`ã€‚
- `count` å’Œ `overflow` æ˜¯è¾“å‡ºä¿¡å·ï¼Œé€šè¿‡ `wire` å®šä¹‰ã€‚

#### 3. **æ—¶é’Ÿå’Œå¤ä½ç”Ÿæˆ**
- `clk` ä»¥ 10ns ä¸ºå‘¨æœŸç¿»è½¬ã€‚
- `rst_n` åœ¨å¼€å§‹æ—¶æ‹‰ä½ï¼Œç­‰å¾…ä¸¤ä¸ªæ—¶é’Ÿå‘¨æœŸåé‡Šæ”¾ã€‚

#### 4. **æ¨¡å—å®ä¾‹åŒ–**
- æ­£ç¡®åœ°å°† `counter_8bit` å®ä¾‹åŒ–ä¸º `uut`ã€‚

#### 5. **æµ‹è¯•æ¿€åŠ±ç”Ÿæˆ**
- ä½¿ç”¨ä¸‰ä¸ªä»»åŠ¡ (`basic_test`, `corner_test`, `direction_test`) æ¥æ¨¡æ‹Ÿä¸åŒçš„æµ‹è¯•åœºæ™¯ã€‚
- æ¯ä¸ªä»»åŠ¡ä¸­éƒ½åŒ…å«å¯¹è®¡æ•°å™¨è¡Œä¸ºçš„æ£€æŸ¥ã€‚

#### 6. **ç»“æœæ£€æŸ¥å’Œæ–­è¨€**
- ä½¿ç”¨ `$display` å’Œç®€å•çš„æ¡ä»¶åˆ¤æ–­æ¥éªŒè¯è®¡æ•°å™¨çš„è¡Œä¸ºã€‚
- å¯æ‰©å±•ä¸ºä½¿ç”¨ `assert` æˆ– `cover` è¿›è¡Œè¦†ç›–ç‡æ”¶é›†ï¼ˆè™½ç„¶å½“å‰è¦æ±‚ç¦ç”¨ï¼‰ã€‚

#### 7. **$displayã€$monitor å’Œ $finish**
- ä½¿ç”¨ `$monitor` å®æ—¶æ˜¾ç¤ºä¿¡å·çŠ¶æ€ã€‚
- ä½¿ç”¨ `$display` è¾“å‡ºå…³é”®ä¿¡æ¯ã€‚
- ä½¿ç”¨ `$finish` ç»ˆæ­¢ä»¿çœŸã€‚

#### 8. **æ³¢å½¢è½¬å‚¨è®¾ç½®**
- ä½¿ç”¨ `$dumpfile` å’Œ `$dumpvars` ç”Ÿæˆ VCD æ–‡ä»¶ï¼Œç”¨äºæ³¢å½¢æŸ¥çœ‹ã€‚

#### 9. **æµ‹è¯•æŠ¥å‘Šç”Ÿæˆ**
- é€šè¿‡ `$display` è¾“å‡ºè¯¦ç»†çš„æµ‹è¯•æŠ¥å‘Šä¿¡æ¯ï¼ŒåŒ…æ‹¬æº¢å‡ºã€è¾¹ç•Œæ¡ä»¶ã€æ–¹å‘åˆ‡æ¢ç­‰ã€‚

---

### ğŸ§ª **å»ºè®®æ‰©å±•ï¼ˆå¯é€‰ï¼‰**

- æ·»åŠ è¦†ç›–ç‡æ”¶é›†ï¼ˆå¦‚ `covergroup`ï¼‰ã€‚
- ä½¿ç”¨ `assert` è¯­å¥è¿›è¡Œæ›´ä¸¥æ ¼çš„éªŒè¯ã€‚
- æ·»åŠ éšæœºæµ‹è¯•æ¿€åŠ±ï¼ˆå¦‚ä½¿ç”¨ `randomize()`ï¼‰ã€‚
- æ”¯æŒå¤šçº¿ç¨‹æµ‹è¯•ï¼ˆå¦‚ä½¿ç”¨ `fork/join`ï¼‰ã€‚

---

å¦‚éœ€è¿›ä¸€æ­¥ä¼˜åŒ–æˆ–æ·»åŠ æ›´å¤šæµ‹è¯•åœºæ™¯ï¼Œè¯·å‘Šè¯‰æˆ‘ï¼