WARNING: physical memory size is smaller than virtual memory size

*** ChampSim Multicore Out-of-Order Simulator ***

Warmup Instructions: 10000000
Simulation Instructions: 50000000
Number of CPUs: 1
Page size: 4096

Basic BTB sets: 1024 ways: 8 indirect buffer size: 4096 RAS size: 64
Off-chip DRAM Size: 4 GiB Channels: 1 Width: 64-bit Data Rate: 3200 MT/s
Heartbeat CPU 0 instructions: 10000003 cycles: 2500044 heartbeat IPC: 3.99994 cumulative IPC: 3.99994 (Simulation time: 0 hr 3 min 3 sec) 
Warmup finished CPU 0 instructions: 10000003 cycles: 2500045 cumulative IPC: 3.99993 (Simulation time: 0 hr 3 min 3 sec) 

Warmup complete CPU 0 instructions: 10000003 cycles: 2500045 (Simulation time: 0 hr 3 min 3 sec) 

Heartbeat CPU 0 instructions: 20000003 cycles: 7156821 heartbeat IPC: 2.14741 cumulative IPC: 2.14741 (Simulation time: 0 hr 8 min 28 sec) 
Heartbeat CPU 0 instructions: 30000001 cycles: 11718552 heartbeat IPC: 2.19215 cumulative IPC: 2.16955 (Simulation time: 0 hr 13 min 42 sec) 
Heartbeat CPU 0 instructions: 40000001 cycles: 16313822 heartbeat IPC: 2.17616 cumulative IPC: 2.17175 (Simulation time: 0 hr 19 min 13 sec) 
Heartbeat CPU 0 instructions: 50000002 cycles: 20910769 heartbeat IPC: 2.17536 cumulative IPC: 2.17265 (Simulation time: 0 hr 23 min 40 sec) 
Heartbeat CPU 0 instructions: 60000003 cycles: 25520781 heartbeat IPC: 2.1692 cumulative IPC: 2.17196 (Simulation time: 0 hr 26 min 25 sec) 
Simulation finished CPU 0 instructions: 50000000 cycles: 23020737 cumulative IPC: 2.17196 (Simulation time: 0 hr 26 min 25 sec) 

Simulation complete CPU 0 instructions: 50000000 cycles: 23020737 (Simulation time: 0 hr 26 min 25 sec) 


ChampSim completed all CPUs

=== Simulation ===
CPU 0 runs /home/kostr2010/cod/microarch-course/traces/602.gcc_s-1850B.champsimtrace.xz

Region of Interest Statistics

CPU 0 cumulative IPC: 2.17196 instructions: 50000000 cycles: 23020737
CPU 0 Branch Prediction Accuracy: 99.9463% MPKI: 0.137821 Average ROB Occupancy at Mispredict: 301.249
Branch type MPKI
BRANCH_DIRECT_JUMP: 0.0111401
BRANCH_INDIRECT: 0
BRANCH_CONDITIONAL: 0.126681
BRANCH_DIRECT_CALL: 0
BRANCH_INDIRECT_CALL: 0
BRANCH_RETURN: 0

LLC TOTAL       ACCESS:     892374  HIT:       2203  MISS:     890171
LLC LOAD         ACCESS:     889389  HIT:        962  MISS:     888427
LLC RFO          ACCESS:        209  HIT:          0  MISS:        209
LLC PREFETCH     ACCESS:          0  HIT:          0  MISS:          0
LLC WRITE        ACCESS:       1015  HIT:       1014  MISS:          1
LLC TRANSLATION  ACCESS:       1761  HIT:        227  MISS:       1534
LLC PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
LLC AVERAGE MISS LATENCY: 91.6175 cycles
cpu0_DTLB TOTAL       ACCESS:    9943732  HIT:    9457941  MISS:     485791
cpu0_DTLB LOAD         ACCESS:    9943732  HIT:    9457941  MISS:     485791
cpu0_DTLB RFO          ACCESS:          0  HIT:          0  MISS:          0
cpu0_DTLB PREFETCH     ACCESS:          0  HIT:          0  MISS:          0
cpu0_DTLB WRITE        ACCESS:          0  HIT:          0  MISS:          0
cpu0_DTLB TRANSLATION  ACCESS:          0  HIT:          0  MISS:          0
cpu0_DTLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_DTLB AVERAGE MISS LATENCY: 7.65902 cycles
cpu0_ITLB TOTAL       ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB LOAD         ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB RFO          ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB PREFETCH     ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB WRITE        ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB TRANSLATION  ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_ITLB AVERAGE MISS LATENCY: -nan cycles
cpu0_L1D TOTAL       ACCESS:   13003416  HIT:    6849718  MISS:    6153698
cpu0_L1D LOAD         ACCESS:    8301821  HIT:    2160546  MISS:    6141275
cpu0_L1D RFO          ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1D PREFETCH     ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1D WRITE        ACCESS:    4686186  HIT:    4676108  MISS:      10078
cpu0_L1D TRANSLATION  ACCESS:      15409  HIT:      13064  MISS:       2345
cpu0_L1D PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_L1D AVERAGE MISS LATENCY: 18.4062 cycles
cpu0_L1I TOTAL       ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I LOAD         ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I RFO          ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I PREFETCH     ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I WRITE        ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I TRANSLATION  ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_L1I AVERAGE MISS LATENCY: -nan cycles
cpu0_L2C TOTAL       ACCESS:    1206129  HIT:     314769  MISS:     891360
cpu0_L2C LOAD         ACCESS:    1198254  HIT:     308865  MISS:     889389
cpu0_L2C RFO          ACCESS:       1166  HIT:        957  MISS:        209
cpu0_L2C PREFETCH     ACCESS:          0  HIT:          0  MISS:          0
cpu0_L2C WRITE        ACCESS:       4393  HIT:       4392  MISS:          1
cpu0_L2C TRANSLATION  ACCESS:       2316  HIT:        555  MISS:       1761
cpu0_L2C PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_L2C AVERAGE MISS LATENCY: 112.494 cycles
cpu0_STLB TOTAL       ACCESS:      16243  HIT:       1021  MISS:      15222
cpu0_STLB LOAD         ACCESS:      16243  HIT:       1021  MISS:      15222
cpu0_STLB RFO          ACCESS:          0  HIT:          0  MISS:          0
cpu0_STLB PREFETCH     ACCESS:          0  HIT:          0  MISS:          0
cpu0_STLB WRITE        ACCESS:          0  HIT:          0  MISS:          0
cpu0_STLB TRANSLATION  ACCESS:          0  HIT:          0  MISS:          0
cpu0_STLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_STLB AVERAGE MISS LATENCY: 234.889 cycles

DRAM Statistics
Channel 0
 RQ ROW_BUFFER_HIT:     832062
  ROW_BUFFER_MISS:      58106
 AVG DBUS CONGESTED CYCLE:    3.85423
 WQ ROW_BUFFER_HIT:        436
  ROW_BUFFER_MISS:        584  FULL:          0

