Metric,Value
design__lint_error__count,0
design__lint_timing_construct__count,0
design__lint_warning__count,0
design__inferred_latch__count,0
design__instance__count,2918
design__instance__area,28941.5
design__instance_unmapped__count,0
synthesis__check_error__count,0
design__max_slew_violation__count__corner:nom_fast_1p32V_m40C,0
design__max_fanout_violation__count__corner:nom_fast_1p32V_m40C,1
design__max_cap_violation__count__corner:nom_fast_1p32V_m40C,0
power__internal__total,0.0007114672334864736
power__switching__total,0.0006480017909780145
power__leakage__total,4.72948755714242E-7
power__total,0.0013599420199170709
clock__skew__worst_hold__corner:nom_fast_1p32V_m40C,-0.25
clock__skew__worst_setup__corner:nom_fast_1p32V_m40C,0.25
timing__hold__ws__corner:nom_fast_1p32V_m40C,0.12693832455572482
timing__setup__ws__corner:nom_fast_1p32V_m40C,10.581599007638223
timing__hold__tns__corner:nom_fast_1p32V_m40C,0.0
timing__setup__tns__corner:nom_fast_1p32V_m40C,0.0
timing__hold__wns__corner:nom_fast_1p32V_m40C,0
timing__setup__wns__corner:nom_fast_1p32V_m40C,0.0
timing__hold_vio__count__corner:nom_fast_1p32V_m40C,0
timing__hold_r2r__ws__corner:nom_fast_1p32V_m40C,0.126938
timing__hold_r2r_vio__count__corner:nom_fast_1p32V_m40C,0
timing__setup_vio__count__corner:nom_fast_1p32V_m40C,0
timing__setup_r2r__ws__corner:nom_fast_1p32V_m40C,Infinity
timing__setup_r2r_vio__count__corner:nom_fast_1p32V_m40C,0
design__max_slew_violation__count__corner:nom_slow_1p08V_125C,0
design__max_fanout_violation__count__corner:nom_slow_1p08V_125C,1
design__max_cap_violation__count__corner:nom_slow_1p08V_125C,0
clock__skew__worst_hold__corner:nom_slow_1p08V_125C,-0.25
clock__skew__worst_setup__corner:nom_slow_1p08V_125C,0.25
timing__hold__ws__corner:nom_slow_1p08V_125C,0.6532674586183784
timing__setup__ws__corner:nom_slow_1p08V_125C,6.893797727795289
timing__hold__tns__corner:nom_slow_1p08V_125C,0.0
timing__setup__tns__corner:nom_slow_1p08V_125C,0.0
timing__hold__wns__corner:nom_slow_1p08V_125C,0
timing__setup__wns__corner:nom_slow_1p08V_125C,0.0
timing__hold_vio__count__corner:nom_slow_1p08V_125C,0
timing__hold_r2r__ws__corner:nom_slow_1p08V_125C,0.653267
timing__hold_r2r_vio__count__corner:nom_slow_1p08V_125C,0
timing__setup_vio__count__corner:nom_slow_1p08V_125C,0
timing__setup_r2r__ws__corner:nom_slow_1p08V_125C,Infinity
timing__setup_r2r_vio__count__corner:nom_slow_1p08V_125C,0
design__max_slew_violation__count__corner:nom_typ_1p20V_25C,0
design__max_fanout_violation__count__corner:nom_typ_1p20V_25C,1
design__max_cap_violation__count__corner:nom_typ_1p20V_25C,0
clock__skew__worst_hold__corner:nom_typ_1p20V_25C,-0.25
clock__skew__worst_setup__corner:nom_typ_1p20V_25C,0.25
timing__hold__ws__corner:nom_typ_1p20V_25C,0.31988773646502094
timing__setup__ws__corner:nom_typ_1p20V_25C,9.969994889643273
timing__hold__tns__corner:nom_typ_1p20V_25C,0.0
timing__setup__tns__corner:nom_typ_1p20V_25C,0.0
timing__hold__wns__corner:nom_typ_1p20V_25C,0
timing__setup__wns__corner:nom_typ_1p20V_25C,0.0
timing__hold_vio__count__corner:nom_typ_1p20V_25C,0
timing__hold_r2r__ws__corner:nom_typ_1p20V_25C,0.319888
timing__hold_r2r_vio__count__corner:nom_typ_1p20V_25C,0
timing__setup_vio__count__corner:nom_typ_1p20V_25C,0
timing__setup_r2r__ws__corner:nom_typ_1p20V_25C,Infinity
timing__setup_r2r_vio__count__corner:nom_typ_1p20V_25C,0
design__max_slew_violation__count,0
design__max_fanout_violation__count,1
design__max_cap_violation__count,0
clock__skew__worst_hold,-0.25
clock__skew__worst_setup,0.25
timing__hold__ws,0.12693832455572482
timing__setup__ws,6.893797727795289
timing__hold__tns,0.0
timing__setup__tns,0.0
timing__hold__wns,0
timing__setup__wns,0.0
timing__hold_vio__count,0
timing__hold_r2r__ws,0.126938
timing__hold_r2r_vio__count,0
timing__setup_vio__count,0
timing__setup_r2r__ws,inf
timing__setup_r2r_vio__count,0
design__die__bbox,0.0 0.0 202.08 154.98
design__core__bbox,2.88 3.78 199.2 151.2
design__io,45
design__die__area,31318.4
design__core__area,28941.5
design__instance__count__stdcell,2185
design__instance__area__stdcell,26185.4
design__instance__count__macros,0
design__instance__area__macros,0
design__instance__count__padcells,0
design__instance__area__padcells,0
design__instance__count__cover,0
design__instance__area__cover,0
design__instance__utilization,0.904771
design__instance__utilization__stdcell,0.904771
design__rows,39
design__rows:CoreSite,39
design__sites,15951
design__sites:CoreSite,15951
design__instance__count__class:buffer,15
design__instance__area__class:buffer,108.864
design__instance__count__class:inverter,41
design__instance__area__class:inverter,259.459
design__instance__count__class:sequential_cell,64
design__instance__area__class:sequential_cell,3213.3
design__instance__count__class:multi_input_combinational_cell,1710
design__instance__area__class:multi_input_combinational_cell,16512.9
flow__warnings__count,1
flow__errors__count,0
design__power_grid_violation__count__net:VPWR,0
design__power_grid_violation__count__net:VGND,0
design__power_grid_violation__count,0
design__instance__count__class:timing_repair_buffer,326
design__instance__area__class:timing_repair_buffer,5602.87
timing__drv__floating__nets,0
timing__drv__floating__pins,0
design__instance__displacement__total,0
design__instance__displacement__mean,0
design__instance__displacement__max,0
route__wirelength__estimated,62467.5
design__violations,0
design__instance__count__class:clock_buffer,29
design__instance__area__class:clock_buffer,488.074
design__instance__count__setup_buffer,0
design__instance__count__hold_buffer,41
global_route__vias,17066
global_route__wirelength,102393
antenna__violating__nets,0
antenna__violating__pins,0
route__antenna_violation__count,0
antenna_diodes_count,0
route__net,2192
route__net__special,2
route__drc_errors__iter:0,1103
route__wirelength__iter:0,69691
route__drc_errors__iter:1,530
route__wirelength__iter:1,68971
route__drc_errors__iter:2,546
route__wirelength__iter:2,68717
route__drc_errors__iter:3,7
route__wirelength__iter:3,68585
route__drc_errors__iter:4,0
route__wirelength__iter:4,68592
route__drc_errors,0
route__wirelength,68592
route__vias,16816
route__vias__singlecut,16816
route__vias__multicut,0
design__disconnected_pin__count,2
design__critical_disconnected_pin__count,0
route__wirelength__max,445.21
design__instance__count__class:fill_cell,733
design__instance__area__class:fill_cell,2756.07
timing__unannotated_net__count__corner:nom_fast_1p32V_m40C,14
timing__unannotated_net_filtered__count__corner:nom_fast_1p32V_m40C,0
timing__unannotated_net__count__corner:nom_slow_1p08V_125C,14
timing__unannotated_net_filtered__count__corner:nom_slow_1p08V_125C,0
timing__unannotated_net__count__corner:nom_typ_1p20V_25C,14
timing__unannotated_net_filtered__count__corner:nom_typ_1p20V_25C,0
timing__unannotated_net__count,14
timing__unannotated_net_filtered__count,0
design_powergrid__voltage__worst__net:VPWR__corner:nom_typ_1p20V_25C,1.19963
design_powergrid__drop__average__net:VPWR__corner:nom_typ_1p20V_25C,1.19979
design_powergrid__drop__worst__net:VPWR__corner:nom_typ_1p20V_25C,0.000369226
design_powergrid__voltage__worst__net:VGND__corner:nom_typ_1p20V_25C,0.000281956
design_powergrid__drop__average__net:VGND__corner:nom_typ_1p20V_25C,0.000203749
design_powergrid__drop__worst__net:VGND__corner:nom_typ_1p20V_25C,0.000281956
design_powergrid__voltage__worst,0.000281956
design_powergrid__voltage__worst__net:VPWR,1.19963
design_powergrid__drop__worst,0.000369226
design_powergrid__drop__worst__net:VPWR,0.000369226
design_powergrid__voltage__worst__net:VGND,0.000281956
design_powergrid__drop__worst__net:VGND,0.000281956
ir__voltage__worst,1.1999999999999999555910790149937383830547332763671875
ir__drop__avg,0.00021300000000000000031398494915180208408855833113193511962890625
ir__drop__worst,0.0003690000000000000245949094423991709845722652971744537353515625
magic__drc_error__count,0
magic__illegal_overlap__count,0
design__lvs_device_difference__count,0
design__lvs_net_difference__count,0
design__lvs_property_fail__count,0
design__lvs_error__count,0
design__lvs_unmatched_device__count,0
design__lvs_unmatched_net__count,0
design__lvs_unmatched_pin__count,0
