
*** Running vivado
    with args -log led_display_ctrl.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source led_display_ctrl.tcl


****** Vivado v2018.3 (64-bit)
  **** SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
  **** IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

source led_display_ctrl.tcl -notrace
Command: synth_design -top led_display_ctrl -part xc7a100tfgg484-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 15968 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 432.375 ; gain = 98.703
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'led_display_ctrl' [D:/Programs/lab-digital-logic/lab04/lab/lab.srcs/sources_1/imports/实验4 数码管控制器设计/led_display_ctrl.v:68]
	Parameter delay_flash bound to: 50000 - type: integer 
	Parameter delay_update bound to: 100000000 - type: integer 
	Parameter count_max bound to: 4'b1010 
	Parameter STATE_RESET bound to: 0 - type: integer 
	Parameter STATE_RESET_STOP bound to: 1 - type: integer 
	Parameter STATE_RUNNING bound to: 2 - type: integer 
	Parameter disp_data bound to: 64'b0000000100000000000000100000000000000000000001100000000100001001 
INFO: [Synth 8-6157] synthesizing module 'led_display' [D:/Programs/lab-digital-logic/lab04/lab/lab.srcs/sources_1/imports/实验4 数码管控制器设计/led_display_ctrl.v:1]
	Parameter delay bound to: 50000 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'led_display' (1#1) [D:/Programs/lab-digital-logic/lab04/lab/lab.srcs/sources_1/imports/实验4 数码管控制器设计/led_display_ctrl.v:1]
WARNING: [Synth 8-5788] Register values_reg in module led_display_ctrl is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [D:/Programs/lab-digital-logic/lab04/lab/lab.srcs/sources_1/imports/实验4 数码管控制器设计/led_display_ctrl.v:117]
WARNING: [Synth 8-5788] Register count_down_reg in module led_display_ctrl is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [D:/Programs/lab-digital-logic/lab04/lab/lab.srcs/sources_1/imports/实验4 数码管控制器设计/led_display_ctrl.v:134]
WARNING: [Synth 8-5788] Register tim_reg in module led_display_ctrl is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [D:/Programs/lab-digital-logic/lab04/lab/lab.srcs/sources_1/imports/实验4 数码管控制器设计/led_display_ctrl.v:135]
INFO: [Synth 8-6155] done synthesizing module 'led_display_ctrl' (2#1) [D:/Programs/lab-digital-logic/lab04/lab/lab.srcs/sources_1/imports/实验4 数码管控制器设计/led_display_ctrl.v:68]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:08 ; elapsed = 00:00:09 . Memory (MB): peak = 489.000 ; gain = 155.328
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:09 ; elapsed = 00:00:09 . Memory (MB): peak = 489.000 ; gain = 155.328
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:09 ; elapsed = 00:00:09 . Memory (MB): peak = 489.000 ; gain = 155.328
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7a100tfgg484-1
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [D:/Programs/lab-digital-logic/lab04/lab/lab.srcs/constrs_1/new/leds.xdc]
Finished Parsing XDC File [D:/Programs/lab-digital-logic/lab04/lab/lab.srcs/constrs_1/new/leds.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [D:/Programs/lab-digital-logic/lab04/lab/lab.srcs/constrs_1/new/leds.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/led_display_ctrl_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/led_display_ctrl_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 834.082 ; gain = 0.000
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 834.082 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 834.082 ; gain = 0.000
Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.006 . Memory (MB): peak = 834.082 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:30 ; elapsed = 00:00:32 . Memory (MB): peak = 834.082 ; gain = 500.410
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a100tfgg484-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:30 ; elapsed = 00:00:32 . Memory (MB): peak = 834.082 ; gain = 500.410
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:30 ; elapsed = 00:00:32 . Memory (MB): peak = 834.082 ; gain = 500.410
---------------------------------------------------------------------------------
INFO: [Synth 8-5545] ROM "cnt" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "tim" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'led_display_ctrl'
INFO: [Synth 8-5545] ROM "values" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "count_down" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "tim" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                 iSTATE0 |                              001 |                             0000
                 iSTATE1 |                              010 |                             0001
                  iSTATE |                              100 |                             0010
*
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'one-hot' in module 'led_display_ctrl'
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:31 ; elapsed = 00:00:34 . Memory (MB): peak = 834.082 ; gain = 500.410
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 2     
	   2 Input      8 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 2     
+---Registers : 
	               64 Bit    Registers := 1     
	               32 Bit    Registers := 2     
	                8 Bit    Registers := 17    
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     64 Bit        Muxes := 4     
	   2 Input     32 Bit        Muxes := 3     
	   3 Input     16 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 4     
	   2 Input      4 Bit        Muxes := 3     
	   3 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 4     
	   4 Input      1 Bit        Muxes := 3     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module led_display_ctrl 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 2     
+---Registers : 
	               64 Bit    Registers := 1     
	               32 Bit    Registers := 1     
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     64 Bit        Muxes := 4     
	   2 Input     32 Bit        Muxes := 2     
	   3 Input     16 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 2     
	   2 Input      4 Bit        Muxes := 3     
	   3 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
	   4 Input      1 Bit        Muxes := 3     
Module led_display 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
	   2 Input      8 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 1     
	                8 Bit    Registers := 17    
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 240 (col length:80)
BRAMs: 270 (col length: RAMB18 80 RAMB36 40)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
INFO: [Synth 8-5545] ROM "led_display_u/tim" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "led_display_u/cnt" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "values" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "count_down" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "tim" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\led_display_u/map_reg[15][7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\led_display_u/map_reg[14][7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\led_display_u/map_reg[13][7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\led_display_u/map_reg[12][7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\led_display_u/map_reg[11][7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\led_display_u/map_reg[10][7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\led_display_u/map_reg[9][7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\led_display_u/map_reg[8][7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\led_display_u/map_reg[7][7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\led_display_u/map_reg[6][7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\led_display_u/map_reg[5][7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\led_display_u/map_reg[4][7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\led_display_u/map_reg[3][7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\led_display_u/map_reg[2][7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\led_display_u/map_reg[1][7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\led_display_u/map_reg[0][7] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\led_display_u/map_reg[15][6] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\led_display_u/map_reg[14][6] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\led_display_u/map_reg[13][6] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\led_display_u/map_reg[12][6] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\led_display_u/map_reg[11][6] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\led_display_u/map_reg[10][6] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\led_display_u/map_reg[9][6] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\led_display_u/map_reg[8][6] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\led_display_u/map_reg[7][6] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\led_display_u/map_reg[6][6] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\led_display_u/map_reg[5][6] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\led_display_u/map_reg[4][6] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\led_display_u/map_reg[3][6] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\led_display_u/map_reg[2][6] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\led_display_u/map_reg[1][6] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\led_display_u/map_reg[0][6] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\led_display_u/map_reg[15][5] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\led_display_u/map_reg[14][5] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\led_display_u/map_reg[13][5] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\led_display_u/map_reg[12][5] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\led_display_u/map_reg[11][5] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\led_display_u/map_reg[10][5] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\led_display_u/map_reg[9][5] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\led_display_u/map_reg[8][5] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\led_display_u/map_reg[7][5] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\led_display_u/map_reg[6][5] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\led_display_u/map_reg[5][5] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\led_display_u/map_reg[4][5] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\led_display_u/map_reg[3][5] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\led_display_u/map_reg[2][5] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\led_display_u/map_reg[1][5] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\led_display_u/map_reg[0][5] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\led_display_u/map_reg[15][4] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\led_display_u/map_reg[14][4] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\led_display_u/map_reg[13][4] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\led_display_u/map_reg[12][4] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\led_display_u/map_reg[11][4] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\led_display_u/map_reg[10][4] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\led_display_u/map_reg[9][4] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\led_display_u/map_reg[8][4] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\led_display_u/map_reg[7][4] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\led_display_u/map_reg[6][4] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\led_display_u/map_reg[5][4] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\led_display_u/map_reg[4][4] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\led_display_u/map_reg[3][4] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\led_display_u/map_reg[2][4] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\led_display_u/map_reg[1][4] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\led_display_u/map_reg[0][4] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\led_display_u/map_reg[15][3] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\led_display_u/map_reg[14][3] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\led_display_u/map_reg[13][3] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\led_display_u/map_reg[12][3] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\led_display_u/map_reg[11][3] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\led_display_u/map_reg[10][3] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\led_display_u/map_reg[9][3] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\led_display_u/map_reg[8][3] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\led_display_u/map_reg[7][3] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\led_display_u/map_reg[6][3] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\led_display_u/map_reg[5][3] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\led_display_u/map_reg[4][3] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\led_display_u/map_reg[3][3] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\led_display_u/map_reg[2][3] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\led_display_u/map_reg[1][3] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\led_display_u/map_reg[0][3] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\led_display_u/map_reg[15][2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\led_display_u/map_reg[14][2] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\led_display_u/map_reg[13][2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\led_display_u/map_reg[12][2] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\led_display_u/map_reg[11][2] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\led_display_u/map_reg[10][2] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\led_display_u/map_reg[9][2] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\led_display_u/map_reg[8][2] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\led_display_u/map_reg[7][2] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\led_display_u/map_reg[6][2] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\led_display_u/map_reg[5][2] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\led_display_u/map_reg[4][2] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\led_display_u/map_reg[3][2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\led_display_u/map_reg[2][2] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\led_display_u/map_reg[1][2] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\led_display_u/map_reg[0][2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\led_display_u/map_reg[15][1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\led_display_u/map_reg[14][1] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\led_display_u/map_reg[13][1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\led_display_u/map_reg[12][1] )
INFO: [Common 17-14] Message 'Synth 8-3333' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-3886] merging instance 'values_reg[2]' (FDE) to 'values_reg[1]'
INFO: [Synth 8-3886] merging instance 'values_reg[1]' (FDE) to 'values_reg[47]'
INFO: [Synth 8-3886] merging instance 'values_reg[0]' (FDE) to 'values_reg[41]'
INFO: [Synth 8-3886] merging instance 'values_reg[63]' (FDE) to 'values_reg[62]'
INFO: [Synth 8-3886] merging instance 'values_reg[62]' (FDE) to 'values_reg[61]'
INFO: [Synth 8-3886] merging instance 'values_reg[61]' (FDE) to 'values_reg[60]'
INFO: [Synth 8-3886] merging instance 'values_reg[60]' (FDE) to 'values_reg[59]'
INFO: [Synth 8-3886] merging instance 'values_reg[59]' (FDE) to 'values_reg[58]'
INFO: [Synth 8-3886] merging instance 'values_reg[58]' (FDE) to 'values_reg[57]'
INFO: [Synth 8-3886] merging instance 'values_reg[57]' (FDE) to 'values_reg[55]'
INFO: [Synth 8-3886] merging instance 'values_reg[55]' (FDE) to 'values_reg[54]'
INFO: [Synth 8-3886] merging instance 'values_reg[54]' (FDE) to 'values_reg[53]'
INFO: [Synth 8-3886] merging instance 'values_reg[53]' (FDE) to 'values_reg[52]'
INFO: [Synth 8-3886] merging instance 'values_reg[47]' (FDE) to 'values_reg[46]'
INFO: [Synth 8-3886] merging instance 'values_reg[46]' (FDE) to 'values_reg[45]'
INFO: [Synth 8-3886] merging instance 'values_reg[45]' (FDE) to 'values_reg[44]'
INFO: [Synth 8-3886] merging instance 'values_reg[44]' (FDE) to 'values_reg[43]'
INFO: [Synth 8-3886] merging instance 'values_reg[43]' (FDE) to 'values_reg[42]'
INFO: [Synth 8-3886] merging instance 'values_reg[42]' (FDE) to 'values_reg[40]'
INFO: [Synth 8-3886] merging instance 'values_reg[41]' (FDE) to 'values_reg[18]'
INFO: [Synth 8-3886] merging instance 'values_reg[40]' (FDE) to 'values_reg[39]'
INFO: [Synth 8-3886] merging instance 'values_reg[39]' (FDE) to 'values_reg[38]'
INFO: [Synth 8-3886] merging instance 'values_reg[38]' (FDE) to 'values_reg[37]'
INFO: [Synth 8-3886] merging instance 'values_reg[37]' (FDE) to 'values_reg[36]'
INFO: [Synth 8-3886] merging instance 'values_reg[36]' (FDE) to 'values_reg[35]'
INFO: [Synth 8-3886] merging instance 'values_reg[35]' (FDE) to 'values_reg[34]'
INFO: [Synth 8-3886] merging instance 'values_reg[34]' (FDE) to 'values_reg[33]'
INFO: [Synth 8-3886] merging instance 'values_reg[33]' (FDE) to 'values_reg[32]'
INFO: [Synth 8-3886] merging instance 'values_reg[32]' (FDE) to 'values_reg[31]'
INFO: [Synth 8-3886] merging instance 'values_reg[31]' (FDE) to 'values_reg[30]'
INFO: [Synth 8-3886] merging instance 'values_reg[30]' (FDE) to 'values_reg[29]'
INFO: [Synth 8-3886] merging instance 'values_reg[29]' (FDE) to 'values_reg[28]'
INFO: [Synth 8-3886] merging instance 'values_reg[28]' (FDE) to 'values_reg[27]'
INFO: [Synth 8-3886] merging instance 'values_reg[27]' (FDE) to 'values_reg[26]'
INFO: [Synth 8-3886] merging instance 'values_reg[26]' (FDE) to 'values_reg[25]'
INFO: [Synth 8-3886] merging instance 'values_reg[25]' (FDE) to 'values_reg[24]'
INFO: [Synth 8-3886] merging instance 'values_reg[24]' (FDE) to 'values_reg[23]'
INFO: [Synth 8-3886] merging instance 'values_reg[23]' (FDE) to 'values_reg[22]'
INFO: [Synth 8-3886] merging instance 'values_reg[22]' (FDE) to 'values_reg[21]'
INFO: [Synth 8-3886] merging instance 'values_reg[21]' (FDE) to 'values_reg[20]'
INFO: [Synth 8-3886] merging instance 'values_reg[20]' (FDE) to 'values_reg[19]'
INFO: [Synth 8-3886] merging instance 'values_reg[19]' (FDE) to 'values_reg[16]'
INFO: [Synth 8-3886] merging instance 'values_reg[18]' (FDE) to 'values_reg[17]'
INFO: [Synth 8-3886] merging instance 'values_reg[17]' (FDE) to 'values_reg[8]'
INFO: [Synth 8-3886] merging instance 'values_reg[16]' (FDE) to 'values_reg[15]'
INFO: [Synth 8-3886] merging instance 'values_reg[15]' (FDE) to 'values_reg[14]'
INFO: [Synth 8-3886] merging instance 'values_reg[14]' (FDE) to 'values_reg[13]'
INFO: [Synth 8-3886] merging instance 'values_reg[13]' (FDE) to 'values_reg[12]'
INFO: [Synth 8-3886] merging instance 'values_reg[12]' (FDE) to 'values_reg[11]'
INFO: [Synth 8-3886] merging instance 'values_reg[11]' (FDE) to 'values_reg[10]'
INFO: [Synth 8-3886] merging instance 'values_reg[10]' (FDE) to 'values_reg[9]'
INFO: [Synth 8-3886] merging instance 'values_reg[9]' (FDE) to 'values_reg[7]'
INFO: [Synth 8-3886] merging instance 'values_reg[8]' (FDE) to 'values_reg[3]'
INFO: [Synth 8-3886] merging instance 'values_reg[7]' (FDE) to 'values_reg[6]'
INFO: [Synth 8-3886] merging instance 'values_reg[6]' (FDE) to 'values_reg[5]'
INFO: [Synth 8-3886] merging instance 'values_reg[5]' (FDE) to 'values_reg[4]'
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:36 ; elapsed = 00:00:38 . Memory (MB): peak = 834.082 ; gain = 500.410
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:58 ; elapsed = 00:01:01 . Memory (MB): peak = 834.082 ; gain = 500.410
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:58 ; elapsed = 00:01:01 . Memory (MB): peak = 834.082 ; gain = 500.410
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:58 ; elapsed = 00:01:01 . Memory (MB): peak = 849.316 ; gain = 515.645
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:01:00 ; elapsed = 00:01:04 . Memory (MB): peak = 849.316 ; gain = 515.645
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:01:00 ; elapsed = 00:01:04 . Memory (MB): peak = 849.316 ; gain = 515.645
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:01:00 ; elapsed = 00:01:04 . Memory (MB): peak = 849.316 ; gain = 515.645
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:01:00 ; elapsed = 00:01:04 . Memory (MB): peak = 849.316 ; gain = 515.645
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:01:00 ; elapsed = 00:01:04 . Memory (MB): peak = 849.316 ; gain = 515.645
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:01:00 ; elapsed = 00:01:04 . Memory (MB): peak = 849.316 ; gain = 515.645
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-------+------+
|      |Cell   |Count |
+------+-------+------+
|1     |BUFG   |     1|
|2     |CARRY4 |    16|
|3     |LUT1   |     1|
|4     |LUT2   |     3|
|5     |LUT3   |     4|
|6     |LUT4   |    22|
|7     |LUT5   |    48|
|8     |LUT6   |    22|
|9     |FDCE   |    43|
|10    |FDPE   |     1|
|11    |FDRE   |    41|
|12    |IBUF   |     3|
|13    |OBUF   |    16|
+------+-------+------+

Report Instance Areas: 
+------+----------------+------------+------+
|      |Instance        |Module      |Cells |
+------+----------------+------------+------+
|1     |top             |            |   221|
|2     |  led_display_u |led_display |   121|
+------+----------------+------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:01:00 ; elapsed = 00:01:04 . Memory (MB): peak = 849.316 ; gain = 515.645
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 0 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:38 ; elapsed = 00:00:48 . Memory (MB): peak = 849.316 ; gain = 170.562
Synthesis Optimization Complete : Time (s): cpu = 00:01:01 ; elapsed = 00:01:04 . Memory (MB): peak = 849.316 ; gain = 515.645
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 16 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 849.316 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
185 Infos, 3 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:01:04 ; elapsed = 00:01:09 . Memory (MB): peak = 849.316 ; gain = 528.625
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 849.316 ; gain = 0.000
WARNING: [Constraints 18-5210] No constraints selected for write.
Resolution: This message can indicate that there are no constraints for the design, or it can indicate that the used_in flags are set such that the constraints are ignored. This later case is used when running synth_design to not write synthesis constraints to the resulting checkpoint. Instead, project constraints are read when the synthesized design is opened.
INFO: [Common 17-1381] The checkpoint 'D:/Programs/lab-digital-logic/lab04/lab/lab.runs/synth_1/led_display_ctrl.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file led_display_ctrl_utilization_synth.rpt -pb led_display_ctrl_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Wed Nov 24 17:22:25 2021...
