<stg><name>histogram_map3_Pipeline_VITIS_LOOP_10_2</name>


<trans_list>

<trans id="65" from="1" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="66" from="2" to="3">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="69" from="3" to="4">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="2">

<operation id="7" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6" bw="32" op_0_bw="32">
<![CDATA[
newFuncRoot:0 %old_1 = alloca i32 1

]]></Node>
<StgValue><ssdm name="old_1"/></StgValue>
</operation>

<operation id="8" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7" bw="10" op_0_bw="32">
<![CDATA[
newFuncRoot:1 %i_1 = alloca i32 1

]]></Node>
<StgValue><ssdm name="i_1"/></StgValue>
</operation>

<operation id="9" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8" bw="32" op_0_bw="32">
<![CDATA[
newFuncRoot:2 %acc = alloca i32 1

]]></Node>
<StgValue><ssdm name="acc"/></StgValue>
</operation>

<operation id="10" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
newFuncRoot:3 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %inputA, void @empty, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="11" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="10" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
newFuncRoot:4 %old_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %old

]]></Node>
<StgValue><ssdm name="old_read"/></StgValue>
</operation>

<operation id="12" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="11" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
newFuncRoot:5 %store_ln0 = store i32 0, i32 %acc

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="13" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="12" bw="0" op_0_bw="10" op_1_bw="10">
<![CDATA[
newFuncRoot:6 %store_ln0 = store i10 0, i10 %i_1

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="14" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="13" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
newFuncRoot:7 %store_ln0 = store i32 %old_read, i32 %old_1

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="15" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="14" bw="0" op_0_bw="0">
<![CDATA[
newFuncRoot:8 %br_ln0 = br void

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="16" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="17" bw="10" op_0_bw="10" op_1_bw="0">
<![CDATA[
:1 %i = load i10 %i_1

]]></Node>
<StgValue><ssdm name="i"/></StgValue>
</operation>

<operation id="17" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="19" bw="1" op_0_bw="10" op_1_bw="10">
<![CDATA[
:3 %icmp_ln10 = icmp_eq  i10 %i, i10 512

]]></Node>
<StgValue><ssdm name="icmp_ln10"/></StgValue>
</operation>

<operation id="18" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="21" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
:5 %add_ln10 = add i10 %i, i10 1

]]></Node>
<StgValue><ssdm name="add_ln10"/></StgValue>
</operation>

<operation id="19" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="22" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:6 %br_ln10 = br i1 %icmp_ln10, void %.split, void %.exitStub

]]></Node>
<StgValue><ssdm name="br_ln10"/></StgValue>
</operation>

<operation id="20" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="26" bw="9" op_0_bw="10">
<![CDATA[
.split:2 %trunc_ln12 = trunc i10 %i

]]></Node>
<StgValue><ssdm name="trunc_ln12"/></StgValue>
</operation>

<operation id="21" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="27" bw="64" op_0_bw="9">
<![CDATA[
.split:3 %zext_ln12 = zext i9 %trunc_ln12

]]></Node>
<StgValue><ssdm name="zext_ln12"/></StgValue>
</operation>

<operation id="22" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="28" bw="9" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split:4 %inputA_addr = getelementptr i32 %inputA, i64 0, i64 %zext_ln12

]]></Node>
<StgValue><ssdm name="inputA_addr"/></StgValue>
</operation>

<operation id="23" st_id="1" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="29" bw="32" op_0_bw="9">
<![CDATA[
.split:5 %old_5 = load i9 %inputA_addr

]]></Node>
<StgValue><ssdm name="old_5"/></StgValue>
</operation>

<operation id="24" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="46" bw="0" op_0_bw="10" op_1_bw="10" op_2_bw="0" op_3_bw="0">
<![CDATA[
.split._crit_edge:3 %store_ln10 = store i10 %add_ln10, i10 %i_1

]]></Node>
<StgValue><ssdm name="store_ln10"/></StgValue>
</operation>
</state>

<state id="2" st_id="3">

<operation id="25" st_id="2" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="29" bw="32" op_0_bw="9">
<![CDATA[
.split:5 %old_5 = load i9 %inputA_addr

]]></Node>
<StgValue><ssdm name="old_5"/></StgValue>
</operation>
</state>

<state id="3" st_id="4">

<operation id="26" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="16" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
:0 %old_4 = load i32 %old_1

]]></Node>
<StgValue><ssdm name="old_4"/></StgValue>
</operation>

<operation id="27" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="18" bw="10" op_0_bw="32">
<![CDATA[
:2 %trunc_ln10 = trunc i32 %old_4

]]></Node>
<StgValue><ssdm name="trunc_ln10"/></StgValue>
</operation>

<operation id="28" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="20" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
:4 %empty = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 512, i64 512, i64 512

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>

<operation id="29" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="24" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
.split:0 %specpipeline_ln8 = specpipeline void @_ssdm_op_SpecPipeline, i32 1, i32 0, i32 0, i32 0, void @empty_0

]]></Node>
<StgValue><ssdm name="specpipeline_ln8"/></StgValue>
</operation>

<operation id="30" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="25" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
.split:1 %specloopname_ln8 = specloopname void @_ssdm_op_SpecLoopName, void @empty_2

]]></Node>
<StgValue><ssdm name="specloopname_ln8"/></StgValue>
</operation>

<operation id="31" st_id="3" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="30" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split:6 %icmp_ln13 = icmp_eq  i32 %old_4, i32 %old_5

]]></Node>
<StgValue><ssdm name="icmp_ln13"/></StgValue>
</operation>

<operation id="32" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="31" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.split:7 %br_ln13 = br i1 %icmp_ln13, void, void %.split._crit_edge

]]></Node>
<StgValue><ssdm name="br_ln13"/></StgValue>
</operation>

<operation id="33" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
<literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="33" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
:0 %acc_load_3 = load i32 %acc

]]></Node>
<StgValue><ssdm name="acc_load_3"/></StgValue>
</operation>

<operation id="34" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
<literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="34" bw="64" op_0_bw="32">
<![CDATA[
:1 %zext_ln16 = zext i32 %old_4

]]></Node>
<StgValue><ssdm name="zext_ln16"/></StgValue>
</operation>

<operation id="35" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
<literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="35" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:2 %hist_addr = getelementptr i32 %hist, i64 0, i64 %zext_ln16

]]></Node>
<StgValue><ssdm name="hist_addr"/></StgValue>
</operation>

<operation id="36" st_id="3" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
<literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="36" bw="0" op_0_bw="32" op_1_bw="10">
<![CDATA[
:3 %store_ln16 = store i32 %acc_load_3, i10 %hist_addr

]]></Node>
<StgValue><ssdm name="store_ln16"/></StgValue>
</operation>

<operation id="37" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
<literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="37" bw="64" op_0_bw="32">
<![CDATA[
:4 %zext_ln17 = zext i32 %old_5

]]></Node>
<StgValue><ssdm name="zext_ln17"/></StgValue>
</operation>

<operation id="38" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
<literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="38" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:5 %hist_addr_2 = getelementptr i32 %hist, i64 0, i64 %zext_ln17

]]></Node>
<StgValue><ssdm name="hist_addr_2"/></StgValue>
</operation>

<operation id="39" st_id="3" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>1 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
<literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="39" bw="32" op_0_bw="10">
<![CDATA[
:6 %hist_load = load i10 %hist_addr_2

]]></Node>
<StgValue><ssdm name="hist_load"/></StgValue>
</operation>

<operation id="40" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="47" bw="0" op_0_bw="32" op_1_bw="32" op_2_bw="0" op_3_bw="0">
<![CDATA[
.split._crit_edge:4 %store_ln12 = store i32 %old_5, i32 %old_1

]]></Node>
<StgValue><ssdm name="store_ln12"/></StgValue>
</operation>

<operation id="48" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="50" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
.exitStub:0 %acc_load = load i32 %acc

]]></Node>
<StgValue><ssdm name="acc_load"/></StgValue>
</operation>

<operation id="49" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="51" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32">
<![CDATA[
.exitStub:1 %write_ln0 = write void @_ssdm_op_Write.ap_auto.i32P0A, i32 %acc_out, i32 %acc_load

]]></Node>
<StgValue><ssdm name="write_ln0"/></StgValue>
</operation>

<operation id="50" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="52" bw="0" op_0_bw="0" op_1_bw="10" op_2_bw="10">
<![CDATA[
.exitStub:2 %write_ln10 = write void @_ssdm_op_Write.ap_auto.i10P0A, i10 %old_1_out, i10 %trunc_ln10

]]></Node>
<StgValue><ssdm name="write_ln10"/></StgValue>
</operation>

<operation id="51" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="53" bw="0">
<![CDATA[
.exitStub:3 %ret_ln0 = ret

]]></Node>
<StgValue><ssdm name="ret_ln0"/></StgValue>
</operation>
</state>

<state id="4" st_id="5">

<operation id="41" st_id="4" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>1 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="39" bw="32" op_0_bw="10">
<![CDATA[
:6 %hist_load = load i10 %hist_addr_2

]]></Node>
<StgValue><ssdm name="hist_load"/></StgValue>
</operation>

<operation id="42" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="40" bw="0" op_0_bw="32" op_1_bw="32" op_2_bw="0" op_3_bw="0">
<![CDATA[
:7 %store_ln17 = store i32 %hist_load, i32 %acc

]]></Node>
<StgValue><ssdm name="store_ln17"/></StgValue>
</operation>

<operation id="43" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="41" bw="0" op_0_bw="0">
<![CDATA[
:8 %br_ln0 = br void %.split._crit_edge

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="44" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="43" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="0">
<![CDATA[
.split._crit_edge:0 %acc_load_4 = load i32 %acc

]]></Node>
<StgValue><ssdm name="acc_load_4"/></StgValue>
</operation>

<operation id="45" st_id="4" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="44" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split._crit_edge:1 %acc_2 = add i32 %acc_load_4, i32 1

]]></Node>
<StgValue><ssdm name="acc_2"/></StgValue>
</operation>

<operation id="46" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="45" bw="0" op_0_bw="32" op_1_bw="32" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0">
<![CDATA[
.split._crit_edge:2 %store_ln9 = store i32 %acc_2, i32 %acc

]]></Node>
<StgValue><ssdm name="store_ln9"/></StgValue>
</operation>

<operation id="47" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="48" bw="0" op_0_bw="0">
<![CDATA[
.split._crit_edge:5 %br_ln0 = br void

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>
</state>
</state_list>


<ports>
<port id="70" name="old" dir="0" iftype="0">
<core>NULL</core><StgValue><ssdm name="old"/></StgValue>
</port>
<port id="71" name="inputA" dir="0" iftype="1">
<core>RAM</core><StgValue><ssdm name="inputA"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</port>
<port id="72" name="hist" dir="2" iftype="1">
<core>RAM</core><StgValue><ssdm name="hist"/><MemPortTyVec>0 1 </MemPortTyVec>
</StgValue>
</port>
<port id="73" name="acc_out" dir="1" iftype="0">
<core>NULL</core><StgValue><ssdm name="acc_out"/></StgValue>
</port>
<port id="74" name="old_1_out" dir="1" iftype="0">
<core>NULL</core><StgValue><ssdm name="old_1_out"/></StgValue>
</port>
</ports>


<dataflows>
<dataflow id="76" from="StgValue_75" to="old_1" fromId="75" toId="7">
</dataflow>
<dataflow id="77" from="StgValue_75" to="i_1" fromId="75" toId="8">
</dataflow>
<dataflow id="78" from="StgValue_75" to="acc" fromId="75" toId="9">
</dataflow>
<dataflow id="80" from="_ssdm_op_SpecInterface" to="specinterface_ln0" fromId="79" toId="10">
</dataflow>
<dataflow id="81" from="inputA" to="specinterface_ln0" fromId="71" toId="10">
</dataflow>
<dataflow id="83" from="empty" to="specinterface_ln0" fromId="82" toId="10">
</dataflow>
<dataflow id="85" from="StgValue_84" to="specinterface_ln0" fromId="84" toId="10">
</dataflow>
<dataflow id="86" from="StgValue_84" to="specinterface_ln0" fromId="84" toId="10">
</dataflow>
<dataflow id="88" from="empty_0" to="specinterface_ln0" fromId="87" toId="10">
</dataflow>
<dataflow id="90" from="StgValue_89" to="specinterface_ln0" fromId="89" toId="10">
</dataflow>
<dataflow id="91" from="StgValue_84" to="specinterface_ln0" fromId="84" toId="10">
</dataflow>
<dataflow id="92" from="empty_0" to="specinterface_ln0" fromId="87" toId="10">
</dataflow>
<dataflow id="93" from="empty_0" to="specinterface_ln0" fromId="87" toId="10">
</dataflow>
<dataflow id="94" from="empty_0" to="specinterface_ln0" fromId="87" toId="10">
</dataflow>
<dataflow id="95" from="StgValue_84" to="specinterface_ln0" fromId="84" toId="10">
</dataflow>
<dataflow id="96" from="StgValue_84" to="specinterface_ln0" fromId="84" toId="10">
</dataflow>
<dataflow id="97" from="StgValue_84" to="specinterface_ln0" fromId="84" toId="10">
</dataflow>
<dataflow id="98" from="StgValue_84" to="specinterface_ln0" fromId="84" toId="10">
</dataflow>
<dataflow id="99" from="empty_0" to="specinterface_ln0" fromId="87" toId="10">
</dataflow>
<dataflow id="100" from="empty_0" to="specinterface_ln0" fromId="87" toId="10">
</dataflow>
<dataflow id="102" from="_ssdm_op_Read.ap_auto.i32" to="old_read" fromId="101" toId="11">
</dataflow>
<dataflow id="103" from="old" to="old_read" fromId="70" toId="11">
</dataflow>
<dataflow id="104" from="StgValue_84" to="store_ln0" fromId="84" toId="12">
</dataflow>
<dataflow id="105" from="acc" to="store_ln0" fromId="9" toId="12">
</dataflow>
<dataflow id="107" from="StgValue_106" to="store_ln0" fromId="106" toId="13">
</dataflow>
<dataflow id="108" from="i_1" to="store_ln0" fromId="8" toId="13">
</dataflow>
<dataflow id="109" from="old_read" to="store_ln0" fromId="11" toId="14">
</dataflow>
<dataflow id="110" from="old_1" to="store_ln0" fromId="7" toId="14">
</dataflow>
<dataflow id="111" from="i_1" to="i" fromId="8" toId="16">
</dataflow>
<dataflow id="112" from="i" to="icmp_ln10" fromId="16" toId="17">
</dataflow>
<dataflow id="114" from="StgValue_113" to="icmp_ln10" fromId="113" toId="17">
</dataflow>
<dataflow id="115" from="i" to="add_ln10" fromId="16" toId="18">
</dataflow>
<dataflow id="117" from="StgValue_116" to="add_ln10" fromId="116" toId="18">
</dataflow>
<dataflow id="118" from="icmp_ln10" to="br_ln10" fromId="17" toId="19">
</dataflow>
<dataflow id="119" from="i" to="trunc_ln12" fromId="16" toId="20">
</dataflow>
<dataflow id="120" from="trunc_ln12" to="zext_ln12" fromId="20" toId="21">
</dataflow>
<dataflow id="121" from="inputA" to="inputA_addr" fromId="71" toId="22">
</dataflow>
<dataflow id="123" from="StgValue_122" to="inputA_addr" fromId="122" toId="22">
</dataflow>
<dataflow id="124" from="zext_ln12" to="inputA_addr" fromId="21" toId="22">
</dataflow>
<dataflow id="125" from="inputA_addr" to="old_5" fromId="22" toId="23">
</dataflow>
<dataflow id="126" from="add_ln10" to="store_ln10" fromId="18" toId="24">
</dataflow>
<dataflow id="127" from="i_1" to="store_ln10" fromId="8" toId="24">
</dataflow>
<dataflow id="128" from="inputA_addr" to="old_5" fromId="22" toId="25">
</dataflow>
<dataflow id="129" from="old_1" to="old_4" fromId="7" toId="26">
</dataflow>
<dataflow id="130" from="old_4" to="trunc_ln10" fromId="26" toId="27">
</dataflow>
<dataflow id="132" from="_ssdm_op_SpecLoopTripCount" to="empty" fromId="131" toId="28">
</dataflow>
<dataflow id="134" from="StgValue_133" to="empty" fromId="133" toId="28">
</dataflow>
<dataflow id="135" from="StgValue_133" to="empty" fromId="133" toId="28">
</dataflow>
<dataflow id="136" from="StgValue_133" to="empty" fromId="133" toId="28">
</dataflow>
<dataflow id="138" from="_ssdm_op_SpecPipeline" to="specpipeline_ln8" fromId="137" toId="29">
</dataflow>
<dataflow id="139" from="StgValue_75" to="specpipeline_ln8" fromId="75" toId="29">
</dataflow>
<dataflow id="140" from="StgValue_84" to="specpipeline_ln8" fromId="84" toId="29">
</dataflow>
<dataflow id="141" from="StgValue_84" to="specpipeline_ln8" fromId="84" toId="29">
</dataflow>
<dataflow id="142" from="StgValue_84" to="specpipeline_ln8" fromId="84" toId="29">
</dataflow>
<dataflow id="143" from="empty_0" to="specpipeline_ln8" fromId="87" toId="29">
</dataflow>
<dataflow id="145" from="_ssdm_op_SpecLoopName" to="specloopname_ln8" fromId="144" toId="30">
</dataflow>
<dataflow id="147" from="empty_2" to="specloopname_ln8" fromId="146" toId="30">
</dataflow>
<dataflow id="148" from="old_4" to="icmp_ln13" fromId="26" toId="31">
</dataflow>
<dataflow id="149" from="old_5" to="icmp_ln13" fromId="25" toId="31">
</dataflow>
<dataflow id="150" from="icmp_ln13" to="br_ln13" fromId="31" toId="32">
</dataflow>
<dataflow id="151" from="acc" to="acc_load_3" fromId="9" toId="33">
</dataflow>
<dataflow id="152" from="old_4" to="zext_ln16" fromId="26" toId="34">
</dataflow>
<dataflow id="153" from="hist" to="hist_addr" fromId="72" toId="35">
</dataflow>
<dataflow id="154" from="StgValue_122" to="hist_addr" fromId="122" toId="35">
</dataflow>
<dataflow id="155" from="zext_ln16" to="hist_addr" fromId="34" toId="35">
</dataflow>
<dataflow id="156" from="acc_load_3" to="store_ln16" fromId="33" toId="36">
</dataflow>
<dataflow id="157" from="hist_addr" to="store_ln16" fromId="35" toId="36">
</dataflow>
<dataflow id="158" from="old_5" to="zext_ln17" fromId="25" toId="37">
</dataflow>
<dataflow id="159" from="hist" to="hist_addr_2" fromId="72" toId="38">
</dataflow>
<dataflow id="160" from="StgValue_122" to="hist_addr_2" fromId="122" toId="38">
</dataflow>
<dataflow id="161" from="zext_ln17" to="hist_addr_2" fromId="37" toId="38">
</dataflow>
<dataflow id="162" from="hist_addr_2" to="hist_load" fromId="38" toId="39">
</dataflow>
<dataflow id="163" from="old_5" to="store_ln12" fromId="25" toId="40">
</dataflow>
<dataflow id="164" from="old_1" to="store_ln12" fromId="7" toId="40">
</dataflow>
<dataflow id="165" from="hist_addr_2" to="hist_load" fromId="38" toId="41">
</dataflow>
<dataflow id="166" from="hist_load" to="store_ln17" fromId="41" toId="42">
</dataflow>
<dataflow id="167" from="acc" to="store_ln17" fromId="9" toId="42">
</dataflow>
<dataflow id="168" from="acc" to="acc_load_4" fromId="9" toId="44">
</dataflow>
<dataflow id="169" from="acc_load_4" to="acc_2" fromId="44" toId="45">
</dataflow>
<dataflow id="170" from="StgValue_75" to="acc_2" fromId="75" toId="45">
</dataflow>
<dataflow id="171" from="acc_2" to="store_ln9" fromId="45" toId="46">
</dataflow>
<dataflow id="172" from="acc" to="store_ln9" fromId="9" toId="46">
</dataflow>
<dataflow id="173" from="acc" to="acc_load" fromId="9" toId="48">
</dataflow>
<dataflow id="175" from="_ssdm_op_Write.ap_auto.i32P0A" to="write_ln0" fromId="174" toId="49">
</dataflow>
<dataflow id="176" from="acc_out" to="write_ln0" fromId="73" toId="49">
</dataflow>
<dataflow id="177" from="acc_load" to="write_ln0" fromId="48" toId="49">
</dataflow>
<dataflow id="179" from="_ssdm_op_Write.ap_auto.i10P0A" to="write_ln10" fromId="178" toId="50">
</dataflow>
<dataflow id="180" from="old_1_out" to="write_ln10" fromId="74" toId="50">
</dataflow>
<dataflow id="181" from="trunc_ln10" to="write_ln10" fromId="27" toId="50">
</dataflow>
<dataflow id="182" from="icmp_ln10" to="StgValue_2" fromId="17" toId="2">
</dataflow>
<dataflow id="183" from="icmp_ln10" to="StgValue_3" fromId="17" toId="3">
</dataflow>
<dataflow id="184" from="icmp_ln10" to="StgValue_4" fromId="17" toId="4">
</dataflow>
<dataflow id="185" from="icmp_ln13" to="StgValue_4" fromId="31" toId="4">
</dataflow>
<dataflow id="186" from="icmp_ln13" to="StgValue_5" fromId="31" toId="5">
</dataflow>
</dataflows>


</stg>
