\hypertarget{system__msp432p401r_8c}{}\section{system\+\_\+msp432p401r.\+c File Reference}
\label{system__msp432p401r_8c}\index{system\+\_\+msp432p401r.\+c@{system\+\_\+msp432p401r.\+c}}
{\ttfamily \#include $<$stdint.\+h$>$}\\*
{\ttfamily \#include \char`\"{}msp.\+h\char`\"{}}\\*
Include dependency graph for system\+\_\+msp432p401r.\+c\+:
% FIG 0
\subsection*{Macros}
\begin{DoxyCompactItemize}
\item 
\#define \hyperlink{system__msp432p401r_8c_a953f92082c4bed296ec8768e3bbb73c0}{\+\_\+\+\_\+\+H\+A\+L\+T\+\_\+\+W\+DT}~1
\item 
\#define \hyperlink{system__msp432p401r_8c_a16323f44d2b5b11ef3972f71339cbd39}{\+\_\+\+\_\+\+S\+Y\+S\+T\+E\+M\+\_\+\+C\+L\+O\+CK}~3000000
\item 
\#define \hyperlink{system__msp432p401r_8c_a4cd753020e62987e5c632d82a6b949dd}{\+\_\+\+\_\+\+R\+E\+G\+U\+L\+A\+T\+OR}~0
\item 
\#define \hyperlink{system__msp432p401r_8c_a8a57714938e1d686dd8f3004316102a6}{\+\_\+\+\_\+\+V\+L\+O\+C\+LK}~10000
\item 
\#define \hyperlink{system__msp432p401r_8c_a088db3267bd1420ed4bc86937fafffa3}{\+\_\+\+\_\+\+M\+O\+D\+C\+LK}~24000000
\item 
\#define \hyperlink{system__msp432p401r_8c_acad078c200183a4ae03e352ba567ebd3}{\+\_\+\+\_\+\+L\+F\+XT}~32768
\item 
\#define \hyperlink{system__msp432p401r_8c_a5647632cf1807bb955db0cebfdedb5bf}{\+\_\+\+\_\+\+H\+F\+XT}~48000000
\end{DoxyCompactItemize}
\subsection*{Functions}
\begin{DoxyCompactItemize}
\item 
void \hyperlink{system__msp432p401r_8c_ae0c36a9591fe6e9c45ecb21a794f0f0f}{System\+Core\+Clock\+Update} (void)
\begin{DoxyCompactList}\small\item\em Updates the System\+Core\+Clock with current core Clock retrieved from cpu registers. \end{DoxyCompactList}\item 
void \hyperlink{system__msp432p401r_8c_a93f514700ccf00d08dbdcff7f1224eb2}{System\+Init} (void)
\begin{DoxyCompactList}\small\item\em Setup the microcontroller system. \end{DoxyCompactList}\end{DoxyCompactItemize}
\subsection*{Variables}
\begin{DoxyCompactItemize}
\item 
uint32\+\_\+t \hyperlink{system__msp432p401r_8c_aa3cd3e43291e81e795d642b79b6088e6}{System\+Core\+Clock} = \hyperlink{system__msp432p401r_8c_a16323f44d2b5b11ef3972f71339cbd39}{\+\_\+\+\_\+\+S\+Y\+S\+T\+E\+M\+\_\+\+C\+L\+O\+CK}
\end{DoxyCompactItemize}


\subsection{Macro Definition Documentation}
\index{system\+\_\+msp432p401r.\+c@{system\+\_\+msp432p401r.\+c}!\+\_\+\+\_\+\+H\+A\+L\+T\+\_\+\+W\+DT@{\+\_\+\+\_\+\+H\+A\+L\+T\+\_\+\+W\+DT}}
\index{\+\_\+\+\_\+\+H\+A\+L\+T\+\_\+\+W\+DT@{\+\_\+\+\_\+\+H\+A\+L\+T\+\_\+\+W\+DT}!system\+\_\+msp432p401r.\+c@{system\+\_\+msp432p401r.\+c}}
\subsubsection[{\texorpdfstring{\+\_\+\+\_\+\+H\+A\+L\+T\+\_\+\+W\+DT}{__HALT_WDT}}]{\setlength{\rightskip}{0pt plus 5cm}\#define \+\_\+\+\_\+\+H\+A\+L\+T\+\_\+\+W\+DT~1}\hypertarget{system__msp432p401r_8c_a953f92082c4bed296ec8768e3bbb73c0}{}\label{system__msp432p401r_8c_a953f92082c4bed296ec8768e3bbb73c0}


Definition at line 62 of file system\+\_\+msp432p401r.\+c.

\index{system\+\_\+msp432p401r.\+c@{system\+\_\+msp432p401r.\+c}!\+\_\+\+\_\+\+H\+F\+XT@{\+\_\+\+\_\+\+H\+F\+XT}}
\index{\+\_\+\+\_\+\+H\+F\+XT@{\+\_\+\+\_\+\+H\+F\+XT}!system\+\_\+msp432p401r.\+c@{system\+\_\+msp432p401r.\+c}}
\subsubsection[{\texorpdfstring{\+\_\+\+\_\+\+H\+F\+XT}{__HFXT}}]{\setlength{\rightskip}{0pt plus 5cm}\#define \+\_\+\+\_\+\+H\+F\+XT~48000000}\hypertarget{system__msp432p401r_8c_a5647632cf1807bb955db0cebfdedb5bf}{}\label{system__msp432p401r_8c_a5647632cf1807bb955db0cebfdedb5bf}


Definition at line 85 of file system\+\_\+msp432p401r.\+c.

\index{system\+\_\+msp432p401r.\+c@{system\+\_\+msp432p401r.\+c}!\+\_\+\+\_\+\+L\+F\+XT@{\+\_\+\+\_\+\+L\+F\+XT}}
\index{\+\_\+\+\_\+\+L\+F\+XT@{\+\_\+\+\_\+\+L\+F\+XT}!system\+\_\+msp432p401r.\+c@{system\+\_\+msp432p401r.\+c}}
\subsubsection[{\texorpdfstring{\+\_\+\+\_\+\+L\+F\+XT}{__LFXT}}]{\setlength{\rightskip}{0pt plus 5cm}\#define \+\_\+\+\_\+\+L\+F\+XT~32768}\hypertarget{system__msp432p401r_8c_acad078c200183a4ae03e352ba567ebd3}{}\label{system__msp432p401r_8c_acad078c200183a4ae03e352ba567ebd3}


Definition at line 84 of file system\+\_\+msp432p401r.\+c.

\index{system\+\_\+msp432p401r.\+c@{system\+\_\+msp432p401r.\+c}!\+\_\+\+\_\+\+M\+O\+D\+C\+LK@{\+\_\+\+\_\+\+M\+O\+D\+C\+LK}}
\index{\+\_\+\+\_\+\+M\+O\+D\+C\+LK@{\+\_\+\+\_\+\+M\+O\+D\+C\+LK}!system\+\_\+msp432p401r.\+c@{system\+\_\+msp432p401r.\+c}}
\subsubsection[{\texorpdfstring{\+\_\+\+\_\+\+M\+O\+D\+C\+LK}{__MODCLK}}]{\setlength{\rightskip}{0pt plus 5cm}\#define \+\_\+\+\_\+\+M\+O\+D\+C\+LK~24000000}\hypertarget{system__msp432p401r_8c_a088db3267bd1420ed4bc86937fafffa3}{}\label{system__msp432p401r_8c_a088db3267bd1420ed4bc86937fafffa3}


Definition at line 83 of file system\+\_\+msp432p401r.\+c.

\index{system\+\_\+msp432p401r.\+c@{system\+\_\+msp432p401r.\+c}!\+\_\+\+\_\+\+R\+E\+G\+U\+L\+A\+T\+OR@{\+\_\+\+\_\+\+R\+E\+G\+U\+L\+A\+T\+OR}}
\index{\+\_\+\+\_\+\+R\+E\+G\+U\+L\+A\+T\+OR@{\+\_\+\+\_\+\+R\+E\+G\+U\+L\+A\+T\+OR}!system\+\_\+msp432p401r.\+c@{system\+\_\+msp432p401r.\+c}}
\subsubsection[{\texorpdfstring{\+\_\+\+\_\+\+R\+E\+G\+U\+L\+A\+T\+OR}{__REGULATOR}}]{\setlength{\rightskip}{0pt plus 5cm}\#define \+\_\+\+\_\+\+R\+E\+G\+U\+L\+A\+T\+OR~0}\hypertarget{system__msp432p401r_8c_a4cd753020e62987e5c632d82a6b949dd}{}\label{system__msp432p401r_8c_a4cd753020e62987e5c632d82a6b949dd}


Definition at line 77 of file system\+\_\+msp432p401r.\+c.

\index{system\+\_\+msp432p401r.\+c@{system\+\_\+msp432p401r.\+c}!\+\_\+\+\_\+\+S\+Y\+S\+T\+E\+M\+\_\+\+C\+L\+O\+CK@{\+\_\+\+\_\+\+S\+Y\+S\+T\+E\+M\+\_\+\+C\+L\+O\+CK}}
\index{\+\_\+\+\_\+\+S\+Y\+S\+T\+E\+M\+\_\+\+C\+L\+O\+CK@{\+\_\+\+\_\+\+S\+Y\+S\+T\+E\+M\+\_\+\+C\+L\+O\+CK}!system\+\_\+msp432p401r.\+c@{system\+\_\+msp432p401r.\+c}}
\subsubsection[{\texorpdfstring{\+\_\+\+\_\+\+S\+Y\+S\+T\+E\+M\+\_\+\+C\+L\+O\+CK}{__SYSTEM_CLOCK}}]{\setlength{\rightskip}{0pt plus 5cm}\#define \+\_\+\+\_\+\+S\+Y\+S\+T\+E\+M\+\_\+\+C\+L\+O\+CK~3000000}\hypertarget{system__msp432p401r_8c_a16323f44d2b5b11ef3972f71339cbd39}{}\label{system__msp432p401r_8c_a16323f44d2b5b11ef3972f71339cbd39}


Definition at line 71 of file system\+\_\+msp432p401r.\+c.

\index{system\+\_\+msp432p401r.\+c@{system\+\_\+msp432p401r.\+c}!\+\_\+\+\_\+\+V\+L\+O\+C\+LK@{\+\_\+\+\_\+\+V\+L\+O\+C\+LK}}
\index{\+\_\+\+\_\+\+V\+L\+O\+C\+LK@{\+\_\+\+\_\+\+V\+L\+O\+C\+LK}!system\+\_\+msp432p401r.\+c@{system\+\_\+msp432p401r.\+c}}
\subsubsection[{\texorpdfstring{\+\_\+\+\_\+\+V\+L\+O\+C\+LK}{__VLOCLK}}]{\setlength{\rightskip}{0pt plus 5cm}\#define \+\_\+\+\_\+\+V\+L\+O\+C\+LK~10000}\hypertarget{system__msp432p401r_8c_a8a57714938e1d686dd8f3004316102a6}{}\label{system__msp432p401r_8c_a8a57714938e1d686dd8f3004316102a6}


Definition at line 82 of file system\+\_\+msp432p401r.\+c.



\subsection{Function Documentation}
\index{system\+\_\+msp432p401r.\+c@{system\+\_\+msp432p401r.\+c}!System\+Core\+Clock\+Update@{System\+Core\+Clock\+Update}}
\index{System\+Core\+Clock\+Update@{System\+Core\+Clock\+Update}!system\+\_\+msp432p401r.\+c@{system\+\_\+msp432p401r.\+c}}
\subsubsection[{\texorpdfstring{System\+Core\+Clock\+Update(void)}{SystemCoreClockUpdate(void)}}]{\setlength{\rightskip}{0pt plus 5cm}void System\+Core\+Clock\+Update (
\begin{DoxyParamCaption}
\item[{void}]{}
\end{DoxyParamCaption}
)}\hypertarget{system__msp432p401r_8c_ae0c36a9591fe6e9c45ecb21a794f0f0f}{}\label{system__msp432p401r_8c_ae0c36a9591fe6e9c45ecb21a794f0f0f}


Updates the System\+Core\+Clock with current core Clock retrieved from cpu registers. 

Update System\+Core\+Clock variable


\begin{DoxyParams}{Parameters}
{\em none} & \\
\hline
\end{DoxyParams}
\begin{DoxyReturn}{Returns}
none 
\end{DoxyReturn}


Definition at line 101 of file system\+\_\+msp432p401r.\+c.

\index{system\+\_\+msp432p401r.\+c@{system\+\_\+msp432p401r.\+c}!System\+Init@{System\+Init}}
\index{System\+Init@{System\+Init}!system\+\_\+msp432p401r.\+c@{system\+\_\+msp432p401r.\+c}}
\subsubsection[{\texorpdfstring{System\+Init(void)}{SystemInit(void)}}]{\setlength{\rightskip}{0pt plus 5cm}void System\+Init (
\begin{DoxyParamCaption}
\item[{void}]{}
\end{DoxyParamCaption}
)}\hypertarget{system__msp432p401r_8c_a93f514700ccf00d08dbdcff7f1224eb2}{}\label{system__msp432p401r_8c_a93f514700ccf00d08dbdcff7f1224eb2}


Setup the microcontroller system. 

Initialize the system


\begin{DoxyParams}{Parameters}
{\em none} & \\
\hline
\end{DoxyParams}
\begin{DoxyReturn}{Returns}
none
\end{DoxyReturn}
Performs the following initialization steps\+:
\begin{DoxyEnumerate}
\item Enables the F\+PU
\item Halts the W\+DT if requested
\item Enables all S\+R\+AM banks
\item Sets up power regulator and V\+C\+O\+RE
\item Enable Flash wait states if needed
\item Change M\+C\+LK to desired frequency
\item Enable Flash read buffering 
\end{DoxyEnumerate}

Definition at line 266 of file system\+\_\+msp432p401r.\+c.



\subsection{Variable Documentation}
\index{system\+\_\+msp432p401r.\+c@{system\+\_\+msp432p401r.\+c}!System\+Core\+Clock@{System\+Core\+Clock}}
\index{System\+Core\+Clock@{System\+Core\+Clock}!system\+\_\+msp432p401r.\+c@{system\+\_\+msp432p401r.\+c}}
\subsubsection[{\texorpdfstring{System\+Core\+Clock}{SystemCoreClock}}]{\setlength{\rightskip}{0pt plus 5cm}uint32\+\_\+t System\+Core\+Clock = {\bf \+\_\+\+\_\+\+S\+Y\+S\+T\+E\+M\+\_\+\+C\+L\+O\+CK}}\hypertarget{system__msp432p401r_8c_aa3cd3e43291e81e795d642b79b6088e6}{}\label{system__msp432p401r_8c_aa3cd3e43291e81e795d642b79b6088e6}
System Clock Frequency (Core Clock) 

Definition at line 90 of file system\+\_\+msp432p401r.\+c.

