<head>
  <style>
    .log { font-family: "Courier New", Consolas, monospace; font-size: 80%; }
    .test-failed { background-color: #ffaaaa; }
    .test-passed { background-color: #aaffaa; }
  </style>
</head>
<body>
<h3><a href="https://www.veripool.org/wiki/verilator" target="_blank">verilator</a></h3>
<pre class="test-passed">
description: &lt;= operator test
should_fail: 0
tags: 11.4.4
incdirs: /home/travis/build/SymbiFlow/sv-tests/tests/generated/binary_op
top_module: 
type: parsing
mode: parsing
files: <a href="../../../../tests/generated/binary_op/11.4.4--binary_op_le.sv.html" target="file-frame">tests/generated/binary_op/11.4.4--binary_op_le.sv</a>
time_elapsed: 0.089s
ram usage: 11676 KB
</pre>
<pre class="log">

%Warning-WIDTH: <a href="../../../../tests/generated/binary_op/11.4.4--binary_op_le.sv.html#l-12" target="file-frame">tests/generated/binary_op/11.4.4--binary_op_le.sv:12</a>: Operator ASSIGN expects 32 bits on the Assign RHS, but Assign RHS&#39;s LTES generates 1 bits.
                                                                                                          : ... In instance top
    c = a &lt;= b;
      ^
                ... Use &#34;/* verilator lint_off WIDTH */&#34; and lint_on around source to disable this message.

</pre>
</body>