# Reading C:/intelFPGA_lite/18.1/modelsim_ase/tcl/vsim/pref.tcl
# do TicTacToe_run_msim_rtl_verilog.do
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 10.5b Lib Mapping Utility 2016.10 Oct  5 2016
# vmap work rtl_work 
# Copying C:/intelFPGA_lite/18.1/modelsim_ase/win32aloem/../modelsim.ini to modelsim.ini
# Modifying modelsim.ini
# 
# vlog -sv -work work +incdir+C:/intelFPGA_lite/18.1/TicTacToe {C:/intelFPGA_lite/18.1/TicTacToe/contador.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:01:55 on Oct 21,2019
# vlog -reportprogress 300 -sv -work work "+incdir+C:/intelFPGA_lite/18.1/TicTacToe" C:/intelFPGA_lite/18.1/TicTacToe/contador.sv 
# -- Compiling module contador
# 
# Top level modules:
# 	contador
# End time: 19:01:55 on Oct 21,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/intelFPGA_lite/18.1/TicTacToe {C:/intelFPGA_lite/18.1/TicTacToe/winner_detect_3.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:01:55 on Oct 21,2019
# vlog -reportprogress 300 -sv -work work "+incdir+C:/intelFPGA_lite/18.1/TicTacToe" C:/intelFPGA_lite/18.1/TicTacToe/winner_detect_3.sv 
# -- Compiling module winner_detect_3
# 
# Top level modules:
# 	winner_detect_3
# End time: 19:01:55 on Oct 21,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/intelFPGA_lite/18.1/TicTacToe {C:/intelFPGA_lite/18.1/TicTacToe/winner_detector.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:01:55 on Oct 21,2019
# vlog -reportprogress 300 -sv -work work "+incdir+C:/intelFPGA_lite/18.1/TicTacToe" C:/intelFPGA_lite/18.1/TicTacToe/winner_detector.sv 
# -- Compiling module winner_detector
# 
# Top level modules:
# 	winner_detector
# End time: 19:01:56 on Oct 21,2019, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/intelFPGA_lite/18.1/TicTacToe {C:/intelFPGA_lite/18.1/TicTacToe/tic_tac_toe_game.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:01:56 on Oct 21,2019
# vlog -reportprogress 300 -sv -work work "+incdir+C:/intelFPGA_lite/18.1/TicTacToe" C:/intelFPGA_lite/18.1/TicTacToe/tic_tac_toe_game.sv 
# -- Compiling module tic_tac_toe_game
# 
# Top level modules:
# 	tic_tac_toe_game
# End time: 19:01:56 on Oct 21,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/intelFPGA_lite/18.1/TicTacToe {C:/intelFPGA_lite/18.1/TicTacToe/position_registers.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:01:56 on Oct 21,2019
# vlog -reportprogress 300 -sv -work work "+incdir+C:/intelFPGA_lite/18.1/TicTacToe" C:/intelFPGA_lite/18.1/TicTacToe/position_registers.sv 
# -- Compiling module position_registers
# 
# Top level modules:
# 	position_registers
# End time: 19:01:56 on Oct 21,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/intelFPGA_lite/18.1/TicTacToe {C:/intelFPGA_lite/18.1/TicTacToe/position_decoder.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:01:56 on Oct 21,2019
# vlog -reportprogress 300 -sv -work work "+incdir+C:/intelFPGA_lite/18.1/TicTacToe" C:/intelFPGA_lite/18.1/TicTacToe/position_decoder.sv 
# -- Compiling module position_decoder
# 
# Top level modules:
# 	position_decoder
# End time: 19:01:56 on Oct 21,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/intelFPGA_lite/18.1/TicTacToe {C:/intelFPGA_lite/18.1/TicTacToe/nospace_detector.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:01:57 on Oct 21,2019
# vlog -reportprogress 300 -sv -work work "+incdir+C:/intelFPGA_lite/18.1/TicTacToe" C:/intelFPGA_lite/18.1/TicTacToe/nospace_detector.sv 
# -- Compiling module nospace_detector
# 
# Top level modules:
# 	nospace_detector
# End time: 19:01:57 on Oct 21,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/intelFPGA_lite/18.1/TicTacToe {C:/intelFPGA_lite/18.1/TicTacToe/illegal_move_detector.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:01:57 on Oct 21,2019
# vlog -reportprogress 300 -sv -work work "+incdir+C:/intelFPGA_lite/18.1/TicTacToe" C:/intelFPGA_lite/18.1/TicTacToe/illegal_move_detector.sv 
# -- Compiling module illegal_move_detector
# 
# Top level modules:
# 	illegal_move_detector
# End time: 19:01:57 on Oct 21,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/intelFPGA_lite/18.1/TicTacToe {C:/intelFPGA_lite/18.1/TicTacToe/fsm_controller.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:01:58 on Oct 21,2019
# vlog -reportprogress 300 -sv -work work "+incdir+C:/intelFPGA_lite/18.1/TicTacToe" C:/intelFPGA_lite/18.1/TicTacToe/fsm_controller.sv 
# -- Compiling module fsm_controller
# 
# Top level modules:
# 	fsm_controller
# End time: 19:01:58 on Oct 21,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/intelFPGA_lite/18.1/TicTacToe {C:/intelFPGA_lite/18.1/TicTacToe/video_controller.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:01:58 on Oct 21,2019
# vlog -reportprogress 300 -sv -work work "+incdir+C:/intelFPGA_lite/18.1/TicTacToe" C:/intelFPGA_lite/18.1/TicTacToe/video_controller.sv 
# -- Compiling module video_controller
# 
# Top level modules:
# 	video_controller
# End time: 19:01:58 on Oct 21,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/intelFPGA_lite/18.1/TicTacToe {C:/intelFPGA_lite/18.1/TicTacToe/clock_divider.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:01:58 on Oct 21,2019
# vlog -reportprogress 300 -sv -work work "+incdir+C:/intelFPGA_lite/18.1/TicTacToe" C:/intelFPGA_lite/18.1/TicTacToe/clock_divider.sv 
# -- Compiling module clock_divider
# 
# Top level modules:
# 	clock_divider
# End time: 19:01:58 on Oct 21,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/intelFPGA_lite/18.1/TicTacToe {C:/intelFPGA_lite/18.1/TicTacToe/sram.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:01:58 on Oct 21,2019
# vlog -reportprogress 300 -sv -work work "+incdir+C:/intelFPGA_lite/18.1/TicTacToe" C:/intelFPGA_lite/18.1/TicTacToe/sram.sv 
# -- Compiling module sram
# 
# Top level modules:
# 	sram
# End time: 19:01:59 on Oct 21,2019, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/intelFPGA_lite/18.1/TicTacToe {C:/intelFPGA_lite/18.1/TicTacToe/TicTacToe.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:01:59 on Oct 21,2019
# vlog -reportprogress 300 -sv -work work "+incdir+C:/intelFPGA_lite/18.1/TicTacToe" C:/intelFPGA_lite/18.1/TicTacToe/TicTacToe.sv 
# -- Compiling module TicTacToe
# 
# Top level modules:
# 	TicTacToe
# End time: 19:01:59 on Oct 21,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/intelFPGA_lite/18.1/TicTacToe {C:/intelFPGA_lite/18.1/TicTacToe/horizontal_counter.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:02:00 on Oct 21,2019
# vlog -reportprogress 300 -sv -work work "+incdir+C:/intelFPGA_lite/18.1/TicTacToe" C:/intelFPGA_lite/18.1/TicTacToe/horizontal_counter.sv 
# -- Compiling module horizontal_counter
# 
# Top level modules:
# 	horizontal_counter
# End time: 19:02:00 on Oct 21,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/intelFPGA_lite/18.1/TicTacToe {C:/intelFPGA_lite/18.1/TicTacToe/vertical_counter.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:02:00 on Oct 21,2019
# vlog -reportprogress 300 -sv -work work "+incdir+C:/intelFPGA_lite/18.1/TicTacToe" C:/intelFPGA_lite/18.1/TicTacToe/vertical_counter.sv 
# -- Compiling module vertical_counter
# 
# Top level modules:
# 	vertical_counter
# End time: 19:02:00 on Oct 21,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/intelFPGA_lite/18.1/TicTacToe {C:/intelFPGA_lite/18.1/TicTacToe/selector.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:02:00 on Oct 21,2019
# vlog -reportprogress 300 -sv -work work "+incdir+C:/intelFPGA_lite/18.1/TicTacToe" C:/intelFPGA_lite/18.1/TicTacToe/selector.sv 
# -- Compiling module selector
# 
# Top level modules:
# 	selector
# End time: 19:02:00 on Oct 21,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
vlog -reportprogress 300 -work work C:/intelFPGA_lite/18.1/TicTacToe/addressGen.sv
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:02:35 on Oct 21,2019
# vlog -reportprogress 300 -work work C:/intelFPGA_lite/18.1/TicTacToe/addressGen.sv 
# -- Compiling module addressGen
# 
# Top level modules:
# 	addressGen
# End time: 19:02:36 on Oct 21,2019, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
vlog -reportprogress 300 -work work C:/intelFPGA_lite/18.1/TicTacToe/clock_divider.sv
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:02:36 on Oct 21,2019
# vlog -reportprogress 300 -work work C:/intelFPGA_lite/18.1/TicTacToe/clock_divider.sv 
# -- Compiling module clock_divider
# 
# Top level modules:
# 	clock_divider
# End time: 19:02:36 on Oct 21,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -reportprogress 300 -work work C:/intelFPGA_lite/18.1/TicTacToe/contador.sv
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:02:36 on Oct 21,2019
# vlog -reportprogress 300 -work work C:/intelFPGA_lite/18.1/TicTacToe/contador.sv 
# -- Compiling module contador
# 
# Top level modules:
# 	contador
# End time: 19:02:36 on Oct 21,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -reportprogress 300 -work work C:/intelFPGA_lite/18.1/TicTacToe/deco.sv
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:02:36 on Oct 21,2019
# vlog -reportprogress 300 -work work C:/intelFPGA_lite/18.1/TicTacToe/deco.sv 
# -- Compiling module deco
# 
# Top level modules:
# 	deco
# End time: 19:02:36 on Oct 21,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -reportprogress 300 -work work C:/intelFPGA_lite/18.1/TicTacToe/fsm_controller.sv
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:02:36 on Oct 21,2019
# vlog -reportprogress 300 -work work C:/intelFPGA_lite/18.1/TicTacToe/fsm_controller.sv 
# -- Compiling module fsm_controller
# 
# Top level modules:
# 	fsm_controller
# End time: 19:02:37 on Oct 21,2019, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
vlog -reportprogress 300 -work work C:/intelFPGA_lite/18.1/TicTacToe/horizontal_counter.sv
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:02:37 on Oct 21,2019
# vlog -reportprogress 300 -work work C:/intelFPGA_lite/18.1/TicTacToe/horizontal_counter.sv 
# -- Compiling module horizontal_counter
# 
# Top level modules:
# 	horizontal_counter
# End time: 19:02:37 on Oct 21,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -reportprogress 300 -work work C:/intelFPGA_lite/18.1/TicTacToe/illegal_move_detector.sv
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:02:37 on Oct 21,2019
# vlog -reportprogress 300 -work work C:/intelFPGA_lite/18.1/TicTacToe/illegal_move_detector.sv 
# -- Compiling module illegal_move_detector
# 
# Top level modules:
# 	illegal_move_detector
# End time: 19:02:37 on Oct 21,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -reportprogress 300 -work work C:/intelFPGA_lite/18.1/TicTacToe/nospace_detector.sv
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:02:37 on Oct 21,2019
# vlog -reportprogress 300 -work work C:/intelFPGA_lite/18.1/TicTacToe/nospace_detector.sv 
# -- Compiling module nospace_detector
# 
# Top level modules:
# 	nospace_detector
# End time: 19:02:38 on Oct 21,2019, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
vlog -reportprogress 300 -work work C:/intelFPGA_lite/18.1/TicTacToe/position_decoder.sv
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:02:38 on Oct 21,2019
# vlog -reportprogress 300 -work work C:/intelFPGA_lite/18.1/TicTacToe/position_decoder.sv 
# -- Compiling module position_decoder
# 
# Top level modules:
# 	position_decoder
# End time: 19:02:38 on Oct 21,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -reportprogress 300 -work work C:/intelFPGA_lite/18.1/TicTacToe/position_registers.sv
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:02:38 on Oct 21,2019
# vlog -reportprogress 300 -work work C:/intelFPGA_lite/18.1/TicTacToe/position_registers.sv 
# -- Compiling module position_registers
# 
# Top level modules:
# 	position_registers
# End time: 19:02:38 on Oct 21,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -reportprogress 300 -work work C:/intelFPGA_lite/18.1/TicTacToe/random.sv
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:02:38 on Oct 21,2019
# vlog -reportprogress 300 -work work C:/intelFPGA_lite/18.1/TicTacToe/random.sv 
# -- Compiling module random
# ** Warning: C:/intelFPGA_lite/18.1/TicTacToe/random.sv(6): (vlog-2186) SystemVerilog testbench feature
# (randomization, coverage or assertion) detected in the design.
# These features are only supported in Questasim.
# ** Warning: C:/intelFPGA_lite/18.1/TicTacToe/random.sv(8): (vlog-2186) SystemVerilog testbench feature
# (randomization, coverage or assertion) detected in the design.
# These features are only supported in Questasim.
# 
# Top level modules:
# 	random
# End time: 19:02:39 on Oct 21,2019, Elapsed time: 0:00:01
# Errors: 0, Warnings: 2
vlog -reportprogress 300 -work work C:/intelFPGA_lite/18.1/TicTacToe/screen.sv
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:02:39 on Oct 21,2019
# vlog -reportprogress 300 -work work C:/intelFPGA_lite/18.1/TicTacToe/screen.sv 
# -- Compiling module screen
# 
# Top level modules:
# 	screen
# End time: 19:02:39 on Oct 21,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -reportprogress 300 -work work C:/intelFPGA_lite/18.1/TicTacToe/selector.sv
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:02:39 on Oct 21,2019
# vlog -reportprogress 300 -work work C:/intelFPGA_lite/18.1/TicTacToe/selector.sv 
# -- Compiling module selector
# 
# Top level modules:
# 	selector
# End time: 19:02:39 on Oct 21,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -reportprogress 300 -work work C:/intelFPGA_lite/18.1/TicTacToe/sprite_controller.sv
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:02:39 on Oct 21,2019
# vlog -reportprogress 300 -work work C:/intelFPGA_lite/18.1/TicTacToe/sprite_controller.sv 
# -- Compiling module sprite_controller
# 
# Top level modules:
# 	sprite_controller
# End time: 19:02:39 on Oct 21,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -reportprogress 300 -work work C:/intelFPGA_lite/18.1/TicTacToe/sprite_top.sv
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:02:40 on Oct 21,2019
# vlog -reportprogress 300 -work work C:/intelFPGA_lite/18.1/TicTacToe/sprite_top.sv 
# -- Compiling module sprite_top
# 
# Top level modules:
# 	sprite_top
# End time: 19:02:40 on Oct 21,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -reportprogress 300 -work work C:/intelFPGA_lite/18.1/TicTacToe/sram.sv
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:02:40 on Oct 21,2019
# vlog -reportprogress 300 -work work C:/intelFPGA_lite/18.1/TicTacToe/sram.sv 
# -- Compiling module sram
# 
# Top level modules:
# 	sram
# End time: 19:02:40 on Oct 21,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -reportprogress 300 -work work C:/intelFPGA_lite/18.1/TicTacToe/testbench_Sprite_Controller.sv
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:02:40 on Oct 21,2019
# vlog -reportprogress 300 -work work C:/intelFPGA_lite/18.1/TicTacToe/testbench_Sprite_Controller.sv 
# -- Compiling module testbench_Sprite_Controller
# 
# Top level modules:
# 	testbench_Sprite_Controller
# End time: 19:02:40 on Oct 21,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -reportprogress 300 -work work C:/intelFPGA_lite/18.1/TicTacToe/testbench_Sram.sv
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:02:41 on Oct 21,2019
# vlog -reportprogress 300 -work work C:/intelFPGA_lite/18.1/TicTacToe/testbench_Sram.sv 
# -- Compiling module testbench_Sram
# 
# Top level modules:
# 	testbench_Sram
# End time: 19:02:41 on Oct 21,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -reportprogress 300 -work work C:/intelFPGA_lite/18.1/TicTacToe/testbench_TicTacToe.sv
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:02:41 on Oct 21,2019
# vlog -reportprogress 300 -work work C:/intelFPGA_lite/18.1/TicTacToe/testbench_TicTacToe.sv 
# -- Compiling module testbench_TicTacToe
# 
# Top level modules:
# 	testbench_TicTacToe
# End time: 19:02:41 on Oct 21,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -reportprogress 300 -work work C:/intelFPGA_lite/18.1/TicTacToe/testbench_TTTGAME.sv
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:02:41 on Oct 21,2019
# vlog -reportprogress 300 -work work C:/intelFPGA_lite/18.1/TicTacToe/testbench_TTTGAME.sv 
# -- Compiling module testbench_TTTGAME
# 
# Top level modules:
# 	testbench_TTTGAME
# End time: 19:02:41 on Oct 21,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -reportprogress 300 -work work C:/intelFPGA_lite/18.1/TicTacToe/testbench_Video_Controller.sv
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:02:41 on Oct 21,2019
# vlog -reportprogress 300 -work work C:/intelFPGA_lite/18.1/TicTacToe/testbench_Video_Controller.sv 
# -- Compiling module testbench_Video_Controller
# 
# Top level modules:
# 	testbench_Video_Controller
# End time: 19:02:42 on Oct 21,2019, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
vlog -reportprogress 300 -work work C:/intelFPGA_lite/18.1/TicTacToe/testebench_Random.sv
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:02:42 on Oct 21,2019
# vlog -reportprogress 300 -work work C:/intelFPGA_lite/18.1/TicTacToe/testebench_Random.sv 
# -- Compiling module testbench_Random
# 
# Top level modules:
# 	testbench_Random
# End time: 19:02:42 on Oct 21,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -reportprogress 300 -work work C:/intelFPGA_lite/18.1/TicTacToe/tic_tac_toe_game.sv
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:02:42 on Oct 21,2019
# vlog -reportprogress 300 -work work C:/intelFPGA_lite/18.1/TicTacToe/tic_tac_toe_game.sv 
# -- Compiling module tic_tac_toe_game
# 
# Top level modules:
# 	tic_tac_toe_game
# End time: 19:02:43 on Oct 21,2019, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
vlog -reportprogress 300 -work work C:/intelFPGA_lite/18.1/TicTacToe/TicTacToe.sv
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:02:43 on Oct 21,2019
# vlog -reportprogress 300 -work work C:/intelFPGA_lite/18.1/TicTacToe/TicTacToe.sv 
# -- Compiling module TicTacToe
# 
# Top level modules:
# 	TicTacToe
# End time: 19:02:43 on Oct 21,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -reportprogress 300 -work work C:/intelFPGA_lite/18.1/TicTacToe/v_driver.sv
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:02:43 on Oct 21,2019
# vlog -reportprogress 300 -work work C:/intelFPGA_lite/18.1/TicTacToe/v_driver.sv 
# -- Compiling module v_driver
# ** Warning: C:/intelFPGA_lite/18.1/TicTacToe/v_driver.sv(66): (vlog-2182) 'x_next' might be read before written in always_comb or always @* block.
# ** Warning: C:/intelFPGA_lite/18.1/TicTacToe/v_driver.sv(66): (vlog-2182) 'y_next' might be read before written in always_comb or always @* block.
# 
# Top level modules:
# 	v_driver
# End time: 19:02:43 on Oct 21,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 2
vlog -reportprogress 300 -work work C:/intelFPGA_lite/18.1/TicTacToe/vertical_counter.sv
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:02:44 on Oct 21,2019
# vlog -reportprogress 300 -work work C:/intelFPGA_lite/18.1/TicTacToe/vertical_counter.sv 
# -- Compiling module vertical_counter
# 
# Top level modules:
# 	vertical_counter
# End time: 19:02:44 on Oct 21,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -reportprogress 300 -work work C:/intelFPGA_lite/18.1/TicTacToe/video_controller.sv
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:02:44 on Oct 21,2019
# vlog -reportprogress 300 -work work C:/intelFPGA_lite/18.1/TicTacToe/video_controller.sv 
# -- Compiling module video_controller
# 
# Top level modules:
# 	video_controller
# End time: 19:02:44 on Oct 21,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -reportprogress 30 -work work C:/intelFPGA_lite/18.1/TicTacToe/visibleLogic.sv
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:02:44 on Oct 21,2019
# vlog -reportprogress 30 -work work C:/intelFPGA_lite/18.1/TicTacToe/visibleLogic.sv 
# -- Compiling module visibleLogic
# 
# Top level modules:
# 	visibleLogic
# End time: 19:02:44 on Oct 21,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -reportprogress 30 -work work C:/intelFPGA_lite/18.1/TicTacToe/winner_detect_3.sv
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:02:44 on Oct 21,2019
# vlog -reportprogress 30 -work work C:/intelFPGA_lite/18.1/TicTacToe/winner_detect_3.sv 
# -- Compiling module winner_detect_3
# 
# Top level modules:
# 	winner_detect_3
# End time: 19:02:45 on Oct 21,2019, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
vlog -reportprogress 30 -work work C:/intelFPGA_lite/18.1/TicTacToe/winner_detector.sv
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:02:45 on Oct 21,2019
# vlog -reportprogress 30 -work work C:/intelFPGA_lite/18.1/TicTacToe/winner_detector.sv 
# -- Compiling module winner_detector
# 
# Top level modules:
# 	winner_detector
# End time: 19:02:45 on Oct 21,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vsim work.testbench_TTTGAME
# vsim work.testbench_TTTGAME 
# Start time: 19:02:59 on Oct 21,2019
# Loading sv_std.std
# Loading work.testbench_TTTGAME
# Loading work.tic_tac_toe_game
# Loading work.position_registers
# Loading work.winner_detector
# Loading work.winner_detect_3
# Loading work.position_decoder
# Loading work.illegal_move_detector
# Loading work.nospace_detector
# Loading work.fsm_controller
vsim work.testbench_TTTGAME
# End time: 19:03:07 on Oct 21,2019, Elapsed time: 0:00:08
# Errors: 0, Warnings: 0
# vsim work.testbench_TTTGAME 
# Start time: 19:03:07 on Oct 21,2019
# Loading sv_std.std
# Loading work.testbench_TTTGAME
# Loading work.tic_tac_toe_game
# Loading work.position_registers
# Loading work.winner_detector
# Loading work.winner_detect_3
# Loading work.position_decoder
# Loading work.illegal_move_detector
# Loading work.nospace_detector
# Loading work.fsm_controller
add wave -position end  sim:/testbench_TTTGAME/reset
add wave -position end  sim:/testbench_TTTGAME/play
add wave -position end  sim:/testbench_TTTGAME/pc
add wave -position end  sim:/testbench_TTTGAME/computer_position
add wave -position end  sim:/testbench_TTTGAME/player_position
add wave -position end  sim:/testbench_TTTGAME/pos_led1
add wave -position end  sim:/testbench_TTTGAME/pos_led2
add wave -position end  sim:/testbench_TTTGAME/pos_led3
add wave -position end  sim:/testbench_TTTGAME/pos_led4
add wave -position end  sim:/testbench_TTTGAME/pos_led5
add wave -position end  sim:/testbench_TTTGAME/pos_led6
add wave -position end  sim:/testbench_TTTGAME/pos_led7
add wave -position end  sim:/testbench_TTTGAME/pos_led8
add wave -position end  sim:/testbench_TTTGAME/pos_led9
add wave -position end  sim:/testbench_TTTGAME/who
add wave -position 0  sim:/testbench_TTTGAME/clock
run
run
run
run
run
run
run
run
run
run
run
run
# End time: 19:05:52 on Oct 21,2019, Elapsed time: 0:02:45
# Errors: 0, Warnings: 0
