{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1754082341883 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 21.1.1 Build 850 06/23/2022 SJ Lite Edition " "Version 21.1.1 Build 850 06/23/2022 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1754082341884 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Aug  1 18:05:41 2025 " "Processing started: Fri Aug  1 18:05:41 2025" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1754082341884 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1754082341884 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off operacional -c operacional " "Command: quartus_map --read_settings_files=on --write_settings_files=off operacional -c operacional" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1754082341884 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1754082342627 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1754082342627 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "operacional.sv " "Can't analyze file -- file operacional.sv is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Analysis & Synthesis" 0 -1 1754082355270 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "auxiliar.sv(164) " "Verilog HDL information at auxiliar.sv(164): always construct contains both blocking and non-blocking assignments" {  } { { "auxiliar.sv" "" { Text "D:/Users/202311250013/Documents/fpga-doorlock-system/testes/operacional/auxiliar.sv" 164 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1754082355289 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "auxiliar.sv(245) " "Verilog HDL information at auxiliar.sv(245): always construct contains both blocking and non-blocking assignments" {  } { { "auxiliar.sv" "" { Text "D:/Users/202311250013/Documents/fpga-doorlock-system/testes/operacional/auxiliar.sv" 245 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1754082355290 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "auxiliar.sv(456) " "Verilog HDL information at auxiliar.sv(456): always construct contains both blocking and non-blocking assignments" {  } { { "auxiliar.sv" "" { Text "D:/Users/202311250013/Documents/fpga-doorlock-system/testes/operacional/auxiliar.sv" 456 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1754082355290 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "auxiliar.sv 7 7 " "Found 7 design units, including 7 entities, in source file auxiliar.sv" { { "Info" "ISGN_ENTITY_NAME" "1 montar_pin " "Found entity 1: montar_pin" {  } { { "auxiliar.sv" "" { Text "D:/Users/202311250013/Documents/fpga-doorlock-system/testes/operacional/auxiliar.sv" 53 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1754082355293 ""} { "Info" "ISGN_ENTITY_NAME" "2 update_master " "Found entity 2: update_master" {  } { { "auxiliar.sv" "" { Text "D:/Users/202311250013/Documents/fpga-doorlock-system/testes/operacional/auxiliar.sv" 147 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1754082355293 ""} { "Info" "ISGN_ENTITY_NAME" "3 verificar_senha " "Found entity 3: verificar_senha" {  } { { "auxiliar.sv" "" { Text "D:/Users/202311250013/Documents/fpga-doorlock-system/testes/operacional/auxiliar.sv" 206 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1754082355293 ""} { "Info" "ISGN_ENTITY_NAME" "4 operacional " "Found entity 4: operacional" {  } { { "auxiliar.sv" "" { Text "D:/Users/202311250013/Documents/fpga-doorlock-system/testes/operacional/auxiliar.sv" 383 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1754082355293 ""} { "Info" "ISGN_ENTITY_NAME" "5 matrixKeyDecoder " "Found entity 5: matrixKeyDecoder" {  } { { "auxiliar.sv" "" { Text "D:/Users/202311250013/Documents/fpga-doorlock-system/testes/operacional/auxiliar.sv" 653 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1754082355293 ""} { "Info" "ISGN_ENTITY_NAME" "6 SixDigit7SegCtrl " "Found entity 6: SixDigit7SegCtrl" {  } { { "auxiliar.sv" "" { Text "D:/Users/202311250013/Documents/fpga-doorlock-system/testes/operacional/auxiliar.sv" 758 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1754082355293 ""} { "Info" "ISGN_ENTITY_NAME" "7 divfreq " "Found entity 7: divfreq" {  } { { "auxiliar.sv" "" { Text "D:/Users/202311250013/Documents/fpga-doorlock-system/testes/operacional/auxiliar.sv" 817 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1754082355293 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1754082355293 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de1_soc_golden_top.sv 1 1 " "Found 1 design units, including 1 entities, in source file de1_soc_golden_top.sv" { { "Info" "ISGN_ENTITY_NAME" "1 DE1_SOC_golden_top " "Found entity 1: DE1_SOC_golden_top" {  } { { "DE1_SOC_golden_top.sv" "" { Text "D:/Users/202311250013/Documents/fpga-doorlock-system/testes/operacional/DE1_SOC_golden_top.sv" 54 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1754082355297 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1754082355297 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "clk_1k DE1_SOC_golden_top.sv(280) " "Verilog HDL Implicit Net warning at DE1_SOC_golden_top.sv(280): created implicit net for \"clk_1k\"" {  } { { "DE1_SOC_golden_top.sv" "" { Text "D:/Users/202311250013/Documents/fpga-doorlock-system/testes/operacional/DE1_SOC_golden_top.sv" 280 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1754082355297 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "DE1_SOC_golden_top " "Elaborating entity \"DE1_SOC_golden_top\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1754082355361 ""}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "setupPacNew.bip_time 0 DE1_SOC_golden_top.sv(257) " "Net \"setupPacNew.bip_time\" at DE1_SOC_golden_top.sv(257) has no driver or initial value, using a default initial value '0'" {  } { { "DE1_SOC_golden_top.sv" "" { Text "D:/Users/202311250013/Documents/fpga-doorlock-system/testes/operacional/DE1_SOC_golden_top.sv" 257 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1754082355367 "|DE1_SOC_golden_top"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "setupPacNew.tranca_aut_time 0 DE1_SOC_golden_top.sv(257) " "Net \"setupPacNew.tranca_aut_time\" at DE1_SOC_golden_top.sv(257) has no driver or initial value, using a default initial value '0'" {  } { { "DE1_SOC_golden_top.sv" "" { Text "D:/Users/202311250013/Documents/fpga-doorlock-system/testes/operacional/DE1_SOC_golden_top.sv" 257 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1754082355367 "|DE1_SOC_golden_top"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "setupPacNew.master_pin.digit1 0 DE1_SOC_golden_top.sv(257) " "Net \"setupPacNew.master_pin.digit1\" at DE1_SOC_golden_top.sv(257) has no driver or initial value, using a default initial value '0'" {  } { { "DE1_SOC_golden_top.sv" "" { Text "D:/Users/202311250013/Documents/fpga-doorlock-system/testes/operacional/DE1_SOC_golden_top.sv" 257 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1754082355367 "|DE1_SOC_golden_top"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "setupPacNew.master_pin.digit2 0 DE1_SOC_golden_top.sv(257) " "Net \"setupPacNew.master_pin.digit2\" at DE1_SOC_golden_top.sv(257) has no driver or initial value, using a default initial value '0'" {  } { { "DE1_SOC_golden_top.sv" "" { Text "D:/Users/202311250013/Documents/fpga-doorlock-system/testes/operacional/DE1_SOC_golden_top.sv" 257 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1754082355367 "|DE1_SOC_golden_top"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "setupPacNew.master_pin.digit3 0 DE1_SOC_golden_top.sv(257) " "Net \"setupPacNew.master_pin.digit3\" at DE1_SOC_golden_top.sv(257) has no driver or initial value, using a default initial value '0'" {  } { { "DE1_SOC_golden_top.sv" "" { Text "D:/Users/202311250013/Documents/fpga-doorlock-system/testes/operacional/DE1_SOC_golden_top.sv" 257 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1754082355367 "|DE1_SOC_golden_top"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "setupPacNew.master_pin.digit4 0 DE1_SOC_golden_top.sv(257) " "Net \"setupPacNew.master_pin.digit4\" at DE1_SOC_golden_top.sv(257) has no driver or initial value, using a default initial value '0'" {  } { { "DE1_SOC_golden_top.sv" "" { Text "D:/Users/202311250013/Documents/fpga-doorlock-system/testes/operacional/DE1_SOC_golden_top.sv" 257 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1754082355368 "|DE1_SOC_golden_top"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "setupPacNew.pin1.digit1 0 DE1_SOC_golden_top.sv(257) " "Net \"setupPacNew.pin1.digit1\" at DE1_SOC_golden_top.sv(257) has no driver or initial value, using a default initial value '0'" {  } { { "DE1_SOC_golden_top.sv" "" { Text "D:/Users/202311250013/Documents/fpga-doorlock-system/testes/operacional/DE1_SOC_golden_top.sv" 257 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1754082355368 "|DE1_SOC_golden_top"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "setupPacNew.pin1.digit2 0 DE1_SOC_golden_top.sv(257) " "Net \"setupPacNew.pin1.digit2\" at DE1_SOC_golden_top.sv(257) has no driver or initial value, using a default initial value '0'" {  } { { "DE1_SOC_golden_top.sv" "" { Text "D:/Users/202311250013/Documents/fpga-doorlock-system/testes/operacional/DE1_SOC_golden_top.sv" 257 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1754082355368 "|DE1_SOC_golden_top"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "setupPacNew.pin1.digit3 0 DE1_SOC_golden_top.sv(257) " "Net \"setupPacNew.pin1.digit3\" at DE1_SOC_golden_top.sv(257) has no driver or initial value, using a default initial value '0'" {  } { { "DE1_SOC_golden_top.sv" "" { Text "D:/Users/202311250013/Documents/fpga-doorlock-system/testes/operacional/DE1_SOC_golden_top.sv" 257 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1754082355368 "|DE1_SOC_golden_top"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "setupPacNew.pin1.digit4 0 DE1_SOC_golden_top.sv(257) " "Net \"setupPacNew.pin1.digit4\" at DE1_SOC_golden_top.sv(257) has no driver or initial value, using a default initial value '0'" {  } { { "DE1_SOC_golden_top.sv" "" { Text "D:/Users/202311250013/Documents/fpga-doorlock-system/testes/operacional/DE1_SOC_golden_top.sv" 257 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1754082355368 "|DE1_SOC_golden_top"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "setupPacNew.pin2.digit1 0 DE1_SOC_golden_top.sv(257) " "Net \"setupPacNew.pin2.digit1\" at DE1_SOC_golden_top.sv(257) has no driver or initial value, using a default initial value '0'" {  } { { "DE1_SOC_golden_top.sv" "" { Text "D:/Users/202311250013/Documents/fpga-doorlock-system/testes/operacional/DE1_SOC_golden_top.sv" 257 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1754082355368 "|DE1_SOC_golden_top"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "setupPacNew.pin2.digit2 0 DE1_SOC_golden_top.sv(257) " "Net \"setupPacNew.pin2.digit2\" at DE1_SOC_golden_top.sv(257) has no driver or initial value, using a default initial value '0'" {  } { { "DE1_SOC_golden_top.sv" "" { Text "D:/Users/202311250013/Documents/fpga-doorlock-system/testes/operacional/DE1_SOC_golden_top.sv" 257 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1754082355368 "|DE1_SOC_golden_top"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "setupPacNew.pin2.digit3 0 DE1_SOC_golden_top.sv(257) " "Net \"setupPacNew.pin2.digit3\" at DE1_SOC_golden_top.sv(257) has no driver or initial value, using a default initial value '0'" {  } { { "DE1_SOC_golden_top.sv" "" { Text "D:/Users/202311250013/Documents/fpga-doorlock-system/testes/operacional/DE1_SOC_golden_top.sv" 257 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1754082355368 "|DE1_SOC_golden_top"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "setupPacNew.pin2.digit4 0 DE1_SOC_golden_top.sv(257) " "Net \"setupPacNew.pin2.digit4\" at DE1_SOC_golden_top.sv(257) has no driver or initial value, using a default initial value '0'" {  } { { "DE1_SOC_golden_top.sv" "" { Text "D:/Users/202311250013/Documents/fpga-doorlock-system/testes/operacional/DE1_SOC_golden_top.sv" 257 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1754082355368 "|DE1_SOC_golden_top"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "setupPacNew.pin3.digit1 0 DE1_SOC_golden_top.sv(257) " "Net \"setupPacNew.pin3.digit1\" at DE1_SOC_golden_top.sv(257) has no driver or initial value, using a default initial value '0'" {  } { { "DE1_SOC_golden_top.sv" "" { Text "D:/Users/202311250013/Documents/fpga-doorlock-system/testes/operacional/DE1_SOC_golden_top.sv" 257 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1754082355368 "|DE1_SOC_golden_top"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "setupPacNew.pin3.digit2 0 DE1_SOC_golden_top.sv(257) " "Net \"setupPacNew.pin3.digit2\" at DE1_SOC_golden_top.sv(257) has no driver or initial value, using a default initial value '0'" {  } { { "DE1_SOC_golden_top.sv" "" { Text "D:/Users/202311250013/Documents/fpga-doorlock-system/testes/operacional/DE1_SOC_golden_top.sv" 257 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1754082355368 "|DE1_SOC_golden_top"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "setupPacNew.pin3.digit3 0 DE1_SOC_golden_top.sv(257) " "Net \"setupPacNew.pin3.digit3\" at DE1_SOC_golden_top.sv(257) has no driver or initial value, using a default initial value '0'" {  } { { "DE1_SOC_golden_top.sv" "" { Text "D:/Users/202311250013/Documents/fpga-doorlock-system/testes/operacional/DE1_SOC_golden_top.sv" 257 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1754082355368 "|DE1_SOC_golden_top"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "setupPacNew.pin3.digit4 0 DE1_SOC_golden_top.sv(257) " "Net \"setupPacNew.pin3.digit4\" at DE1_SOC_golden_top.sv(257) has no driver or initial value, using a default initial value '0'" {  } { { "DE1_SOC_golden_top.sv" "" { Text "D:/Users/202311250013/Documents/fpga-doorlock-system/testes/operacional/DE1_SOC_golden_top.sv" 257 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1754082355369 "|DE1_SOC_golden_top"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "setupPacNew.pin4.digit1 0 DE1_SOC_golden_top.sv(257) " "Net \"setupPacNew.pin4.digit1\" at DE1_SOC_golden_top.sv(257) has no driver or initial value, using a default initial value '0'" {  } { { "DE1_SOC_golden_top.sv" "" { Text "D:/Users/202311250013/Documents/fpga-doorlock-system/testes/operacional/DE1_SOC_golden_top.sv" 257 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1754082355369 "|DE1_SOC_golden_top"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "setupPacNew.pin4.digit2 0 DE1_SOC_golden_top.sv(257) " "Net \"setupPacNew.pin4.digit2\" at DE1_SOC_golden_top.sv(257) has no driver or initial value, using a default initial value '0'" {  } { { "DE1_SOC_golden_top.sv" "" { Text "D:/Users/202311250013/Documents/fpga-doorlock-system/testes/operacional/DE1_SOC_golden_top.sv" 257 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1754082355369 "|DE1_SOC_golden_top"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "setupPacNew.pin4.digit3 0 DE1_SOC_golden_top.sv(257) " "Net \"setupPacNew.pin4.digit3\" at DE1_SOC_golden_top.sv(257) has no driver or initial value, using a default initial value '0'" {  } { { "DE1_SOC_golden_top.sv" "" { Text "D:/Users/202311250013/Documents/fpga-doorlock-system/testes/operacional/DE1_SOC_golden_top.sv" 257 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1754082355369 "|DE1_SOC_golden_top"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "setupPacNew.pin4.digit4 0 DE1_SOC_golden_top.sv(257) " "Net \"setupPacNew.pin4.digit4\" at DE1_SOC_golden_top.sv(257) has no driver or initial value, using a default initial value '0'" {  } { { "DE1_SOC_golden_top.sv" "" { Text "D:/Users/202311250013/Documents/fpga-doorlock-system/testes/operacional/DE1_SOC_golden_top.sv" 257 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1754082355370 "|DE1_SOC_golden_top"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "setupPacNew.bip_status 0 DE1_SOC_golden_top.sv(257) " "Net \"setupPacNew.bip_status\" at DE1_SOC_golden_top.sv(257) has no driver or initial value, using a default initial value '0'" {  } { { "DE1_SOC_golden_top.sv" "" { Text "D:/Users/202311250013/Documents/fpga-doorlock-system/testes/operacional/DE1_SOC_golden_top.sv" 257 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1754082355370 "|DE1_SOC_golden_top"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "setupPacNew.master_pin.status 0 DE1_SOC_golden_top.sv(257) " "Net \"setupPacNew.master_pin.status\" at DE1_SOC_golden_top.sv(257) has no driver or initial value, using a default initial value '0'" {  } { { "DE1_SOC_golden_top.sv" "" { Text "D:/Users/202311250013/Documents/fpga-doorlock-system/testes/operacional/DE1_SOC_golden_top.sv" 257 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1754082355370 "|DE1_SOC_golden_top"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "setupPacNew.pin1.status 0 DE1_SOC_golden_top.sv(257) " "Net \"setupPacNew.pin1.status\" at DE1_SOC_golden_top.sv(257) has no driver or initial value, using a default initial value '0'" {  } { { "DE1_SOC_golden_top.sv" "" { Text "D:/Users/202311250013/Documents/fpga-doorlock-system/testes/operacional/DE1_SOC_golden_top.sv" 257 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1754082355370 "|DE1_SOC_golden_top"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "setupPacNew.pin2.status 0 DE1_SOC_golden_top.sv(257) " "Net \"setupPacNew.pin2.status\" at DE1_SOC_golden_top.sv(257) has no driver or initial value, using a default initial value '0'" {  } { { "DE1_SOC_golden_top.sv" "" { Text "D:/Users/202311250013/Documents/fpga-doorlock-system/testes/operacional/DE1_SOC_golden_top.sv" 257 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1754082355370 "|DE1_SOC_golden_top"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "setupPacNew.pin3.status 0 DE1_SOC_golden_top.sv(257) " "Net \"setupPacNew.pin3.status\" at DE1_SOC_golden_top.sv(257) has no driver or initial value, using a default initial value '0'" {  } { { "DE1_SOC_golden_top.sv" "" { Text "D:/Users/202311250013/Documents/fpga-doorlock-system/testes/operacional/DE1_SOC_golden_top.sv" 257 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1754082355370 "|DE1_SOC_golden_top"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "setupPacNew.pin4.status 0 DE1_SOC_golden_top.sv(257) " "Net \"setupPacNew.pin4.status\" at DE1_SOC_golden_top.sv(257) has no driver or initial value, using a default initial value '0'" {  } { { "DE1_SOC_golden_top.sv" "" { Text "D:/Users/202311250013/Documents/fpga-doorlock-system/testes/operacional/DE1_SOC_golden_top.sv" 257 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1754082355370 "|DE1_SOC_golden_top"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "DRAM_ADDR DE1_SOC_golden_top.sv(100) " "Output port \"DRAM_ADDR\" at DE1_SOC_golden_top.sv(100) has no driver" {  } { { "DE1_SOC_golden_top.sv" "" { Text "D:/Users/202311250013/Documents/fpga-doorlock-system/testes/operacional/DE1_SOC_golden_top.sv" 100 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1754082355371 "|DE1_SOC_golden_top"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "DRAM_BA DE1_SOC_golden_top.sv(101) " "Output port \"DRAM_BA\" at DE1_SOC_golden_top.sv(101) has no driver" {  } { { "DE1_SOC_golden_top.sv" "" { Text "D:/Users/202311250013/Documents/fpga-doorlock-system/testes/operacional/DE1_SOC_golden_top.sv" 101 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1754082355371 "|DE1_SOC_golden_top"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "LEDR\[8..2\] DE1_SOC_golden_top.sv(210) " "Output port \"LEDR\[8..2\]\" at DE1_SOC_golden_top.sv(210) has no driver" {  } { { "DE1_SOC_golden_top.sv" "" { Text "D:/Users/202311250013/Documents/fpga-doorlock-system/testes/operacional/DE1_SOC_golden_top.sv" 210 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1754082355371 "|DE1_SOC_golden_top"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "VGA_B DE1_SOC_golden_top.sv(237) " "Output port \"VGA_B\" at DE1_SOC_golden_top.sv(237) has no driver" {  } { { "DE1_SOC_golden_top.sv" "" { Text "D:/Users/202311250013/Documents/fpga-doorlock-system/testes/operacional/DE1_SOC_golden_top.sv" 237 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1754082355371 "|DE1_SOC_golden_top"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "VGA_G DE1_SOC_golden_top.sv(240) " "Output port \"VGA_G\" at DE1_SOC_golden_top.sv(240) has no driver" {  } { { "DE1_SOC_golden_top.sv" "" { Text "D:/Users/202311250013/Documents/fpga-doorlock-system/testes/operacional/DE1_SOC_golden_top.sv" 240 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1754082355371 "|DE1_SOC_golden_top"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "VGA_R DE1_SOC_golden_top.sv(242) " "Output port \"VGA_R\" at DE1_SOC_golden_top.sv(242) has no driver" {  } { { "DE1_SOC_golden_top.sv" "" { Text "D:/Users/202311250013/Documents/fpga-doorlock-system/testes/operacional/DE1_SOC_golden_top.sv" 242 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1754082355371 "|DE1_SOC_golden_top"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "ADC_CONVST DE1_SOC_golden_top.sv(59) " "Output port \"ADC_CONVST\" at DE1_SOC_golden_top.sv(59) has no driver" {  } { { "DE1_SOC_golden_top.sv" "" { Text "D:/Users/202311250013/Documents/fpga-doorlock-system/testes/operacional/DE1_SOC_golden_top.sv" 59 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1754082355371 "|DE1_SOC_golden_top"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "ADC_DIN DE1_SOC_golden_top.sv(60) " "Output port \"ADC_DIN\" at DE1_SOC_golden_top.sv(60) has no driver" {  } { { "DE1_SOC_golden_top.sv" "" { Text "D:/Users/202311250013/Documents/fpga-doorlock-system/testes/operacional/DE1_SOC_golden_top.sv" 60 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1754082355372 "|DE1_SOC_golden_top"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "ADC_SCLK DE1_SOC_golden_top.sv(62) " "Output port \"ADC_SCLK\" at DE1_SOC_golden_top.sv(62) has no driver" {  } { { "DE1_SOC_golden_top.sv" "" { Text "D:/Users/202311250013/Documents/fpga-doorlock-system/testes/operacional/DE1_SOC_golden_top.sv" 62 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1754082355372 "|DE1_SOC_golden_top"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "AUD_DACDAT DE1_SOC_golden_top.sv(72) " "Output port \"AUD_DACDAT\" at DE1_SOC_golden_top.sv(72) has no driver" {  } { { "DE1_SOC_golden_top.sv" "" { Text "D:/Users/202311250013/Documents/fpga-doorlock-system/testes/operacional/DE1_SOC_golden_top.sv" 72 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1754082355372 "|DE1_SOC_golden_top"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "AUD_XCK DE1_SOC_golden_top.sv(74) " "Output port \"AUD_XCK\" at DE1_SOC_golden_top.sv(74) has no driver" {  } { { "DE1_SOC_golden_top.sv" "" { Text "D:/Users/202311250013/Documents/fpga-doorlock-system/testes/operacional/DE1_SOC_golden_top.sv" 74 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1754082355372 "|DE1_SOC_golden_top"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "DRAM_CAS_N DE1_SOC_golden_top.sv(102) " "Output port \"DRAM_CAS_N\" at DE1_SOC_golden_top.sv(102) has no driver" {  } { { "DE1_SOC_golden_top.sv" "" { Text "D:/Users/202311250013/Documents/fpga-doorlock-system/testes/operacional/DE1_SOC_golden_top.sv" 102 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1754082355372 "|DE1_SOC_golden_top"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "DRAM_CKE DE1_SOC_golden_top.sv(103) " "Output port \"DRAM_CKE\" at DE1_SOC_golden_top.sv(103) has no driver" {  } { { "DE1_SOC_golden_top.sv" "" { Text "D:/Users/202311250013/Documents/fpga-doorlock-system/testes/operacional/DE1_SOC_golden_top.sv" 103 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1754082355372 "|DE1_SOC_golden_top"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "DRAM_CLK DE1_SOC_golden_top.sv(104) " "Output port \"DRAM_CLK\" at DE1_SOC_golden_top.sv(104) has no driver" {  } { { "DE1_SOC_golden_top.sv" "" { Text "D:/Users/202311250013/Documents/fpga-doorlock-system/testes/operacional/DE1_SOC_golden_top.sv" 104 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1754082355372 "|DE1_SOC_golden_top"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "DRAM_CS_N DE1_SOC_golden_top.sv(105) " "Output port \"DRAM_CS_N\" at DE1_SOC_golden_top.sv(105) has no driver" {  } { { "DE1_SOC_golden_top.sv" "" { Text "D:/Users/202311250013/Documents/fpga-doorlock-system/testes/operacional/DE1_SOC_golden_top.sv" 105 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1754082355372 "|DE1_SOC_golden_top"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "DRAM_LDQM DE1_SOC_golden_top.sv(107) " "Output port \"DRAM_LDQM\" at DE1_SOC_golden_top.sv(107) has no driver" {  } { { "DE1_SOC_golden_top.sv" "" { Text "D:/Users/202311250013/Documents/fpga-doorlock-system/testes/operacional/DE1_SOC_golden_top.sv" 107 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1754082355372 "|DE1_SOC_golden_top"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "DRAM_RAS_N DE1_SOC_golden_top.sv(108) " "Output port \"DRAM_RAS_N\" at DE1_SOC_golden_top.sv(108) has no driver" {  } { { "DE1_SOC_golden_top.sv" "" { Text "D:/Users/202311250013/Documents/fpga-doorlock-system/testes/operacional/DE1_SOC_golden_top.sv" 108 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1754082355372 "|DE1_SOC_golden_top"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "DRAM_UDQM DE1_SOC_golden_top.sv(109) " "Output port \"DRAM_UDQM\" at DE1_SOC_golden_top.sv(109) has no driver" {  } { { "DE1_SOC_golden_top.sv" "" { Text "D:/Users/202311250013/Documents/fpga-doorlock-system/testes/operacional/DE1_SOC_golden_top.sv" 109 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1754082355373 "|DE1_SOC_golden_top"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "DRAM_WE_N DE1_SOC_golden_top.sv(110) " "Output port \"DRAM_WE_N\" at DE1_SOC_golden_top.sv(110) has no driver" {  } { { "DE1_SOC_golden_top.sv" "" { Text "D:/Users/202311250013/Documents/fpga-doorlock-system/testes/operacional/DE1_SOC_golden_top.sv" 110 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1754082355373 "|DE1_SOC_golden_top"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "FAN_CTRL DE1_SOC_golden_top.sv(115) " "Output port \"FAN_CTRL\" at DE1_SOC_golden_top.sv(115) has no driver" {  } { { "DE1_SOC_golden_top.sv" "" { Text "D:/Users/202311250013/Documents/fpga-doorlock-system/testes/operacional/DE1_SOC_golden_top.sv" 115 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1754082355373 "|DE1_SOC_golden_top"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "FPGA_I2C_SCLK DE1_SOC_golden_top.sv(120) " "Output port \"FPGA_I2C_SCLK\" at DE1_SOC_golden_top.sv(120) has no driver" {  } { { "DE1_SOC_golden_top.sv" "" { Text "D:/Users/202311250013/Documents/fpga-doorlock-system/testes/operacional/DE1_SOC_golden_top.sv" 120 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1754082355373 "|DE1_SOC_golden_top"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "IRDA_TXD DE1_SOC_golden_top.sv(200) " "Output port \"IRDA_TXD\" at DE1_SOC_golden_top.sv(200) has no driver" {  } { { "DE1_SOC_golden_top.sv" "" { Text "D:/Users/202311250013/Documents/fpga-doorlock-system/testes/operacional/DE1_SOC_golden_top.sv" 200 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1754082355373 "|DE1_SOC_golden_top"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "TD_RESET_N DE1_SOC_golden_top.sv(231) " "Output port \"TD_RESET_N\" at DE1_SOC_golden_top.sv(231) has no driver" {  } { { "DE1_SOC_golden_top.sv" "" { Text "D:/Users/202311250013/Documents/fpga-doorlock-system/testes/operacional/DE1_SOC_golden_top.sv" 231 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1754082355373 "|DE1_SOC_golden_top"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "VGA_BLANK_N DE1_SOC_golden_top.sv(238) " "Output port \"VGA_BLANK_N\" at DE1_SOC_golden_top.sv(238) has no driver" {  } { { "DE1_SOC_golden_top.sv" "" { Text "D:/Users/202311250013/Documents/fpga-doorlock-system/testes/operacional/DE1_SOC_golden_top.sv" 238 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1754082355373 "|DE1_SOC_golden_top"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "VGA_CLK DE1_SOC_golden_top.sv(239) " "Output port \"VGA_CLK\" at DE1_SOC_golden_top.sv(239) has no driver" {  } { { "DE1_SOC_golden_top.sv" "" { Text "D:/Users/202311250013/Documents/fpga-doorlock-system/testes/operacional/DE1_SOC_golden_top.sv" 239 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1754082355373 "|DE1_SOC_golden_top"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "VGA_HS DE1_SOC_golden_top.sv(241) " "Output port \"VGA_HS\" at DE1_SOC_golden_top.sv(241) has no driver" {  } { { "DE1_SOC_golden_top.sv" "" { Text "D:/Users/202311250013/Documents/fpga-doorlock-system/testes/operacional/DE1_SOC_golden_top.sv" 241 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1754082355373 "|DE1_SOC_golden_top"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "VGA_SYNC_N DE1_SOC_golden_top.sv(243) " "Output port \"VGA_SYNC_N\" at DE1_SOC_golden_top.sv(243) has no driver" {  } { { "DE1_SOC_golden_top.sv" "" { Text "D:/Users/202311250013/Documents/fpga-doorlock-system/testes/operacional/DE1_SOC_golden_top.sv" 243 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1754082355373 "|DE1_SOC_golden_top"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "VGA_VS DE1_SOC_golden_top.sv(246) " "Output port \"VGA_VS\" at DE1_SOC_golden_top.sv(246) has no driver" {  } { { "DE1_SOC_golden_top.sv" "" { Text "D:/Users/202311250013/Documents/fpga-doorlock-system/testes/operacional/DE1_SOC_golden_top.sv" 246 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1754082355374 "|DE1_SOC_golden_top"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "divfreq divfreq:my_divfreq " "Elaborating entity \"divfreq\" for hierarchy \"divfreq:my_divfreq\"" {  } { { "DE1_SOC_golden_top.sv" "my_divfreq" { Text "D:/Users/202311250013/Documents/fpga-doorlock-system/testes/operacional/DE1_SOC_golden_top.sv" 281 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1754082355394 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "matrixKeyDecoder matrixKeyDecoder:myMatrixKeyDecoder " "Elaborating entity \"matrixKeyDecoder\" for hierarchy \"matrixKeyDecoder:myMatrixKeyDecoder\"" {  } { { "DE1_SOC_golden_top.sv" "myMatrixKeyDecoder" { Text "D:/Users/202311250013/Documents/fpga-doorlock-system/testes/operacional/DE1_SOC_golden_top.sv" 303 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1754082355407 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 2 auxiliar.sv(719) " "Verilog HDL assignment warning at auxiliar.sv(719): truncated value with size 32 to match size of target (2)" {  } { { "auxiliar.sv" "" { Text "D:/Users/202311250013/Documents/fpga-doorlock-system/testes/operacional/auxiliar.sv" 719 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1754082355408 "|DE1_SOC_golden_top|matrixKeyDecoder:myMatrixKeyDecoder"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "operacional operacional:myOperacional " "Elaborating entity \"operacional\" for hierarchy \"operacional:myOperacional\"" {  } { { "DE1_SOC_golden_top.sv" "myOperacional" { Text "D:/Users/202311250013/Documents/fpga-doorlock-system/testes/operacional/DE1_SOC_golden_top.sv" 326 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1754082355425 ""}
{ "Warning" "WVRFX_VERI_2106_UNCONVERTED" "trigger_pulse auxiliar.sv(437) " "Verilog HDL warning at auxiliar.sv(437): object trigger_pulse used but never assigned" {  } { { "auxiliar.sv" "" { Text "D:/Users/202311250013/Documents/fpga-doorlock-system/testes/operacional/auxiliar.sv" 437 0 0 } }  } 0 10858 "Verilog HDL warning at %2!s!: object %1!s! used but never assigned" 0 0 "Analysis & Synthesis" 0 -1 1754082355427 "|DE1_SOC_golden_top|operacional:myOperacional"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "15 7 auxiliar.sv(442) " "Verilog HDL assignment warning at auxiliar.sv(442): truncated value with size 15 to match size of target (7)" {  } { { "auxiliar.sv" "" { Text "D:/Users/202311250013/Documents/fpga-doorlock-system/testes/operacional/auxiliar.sv" 442 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1754082355428 "|DE1_SOC_golden_top|operacional:myOperacional"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "15 7 auxiliar.sv(443) " "Verilog HDL assignment warning at auxiliar.sv(443): truncated value with size 15 to match size of target (7)" {  } { { "auxiliar.sv" "" { Text "D:/Users/202311250013/Documents/fpga-doorlock-system/testes/operacional/auxiliar.sv" 443 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1754082355428 "|DE1_SOC_golden_top|operacional:myOperacional"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 auxiliar.sv(512) " "Verilog HDL assignment warning at auxiliar.sv(512): truncated value with size 32 to match size of target (3)" {  } { { "auxiliar.sv" "" { Text "D:/Users/202311250013/Documents/fpga-doorlock-system/testes/operacional/auxiliar.sv" 512 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1754082355430 "|DE1_SOC_golden_top|operacional:myOperacional"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 15 auxiliar.sv(550) " "Verilog HDL assignment warning at auxiliar.sv(550): truncated value with size 32 to match size of target (15)" {  } { { "auxiliar.sv" "" { Text "D:/Users/202311250013/Documents/fpga-doorlock-system/testes/operacional/auxiliar.sv" 550 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1754082355431 "|DE1_SOC_golden_top|operacional:myOperacional"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 auxiliar.sv(596) " "Verilog HDL assignment warning at auxiliar.sv(596): truncated value with size 32 to match size of target (16)" {  } { { "auxiliar.sv" "" { Text "D:/Users/202311250013/Documents/fpga-doorlock-system/testes/operacional/auxiliar.sv" 596 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1754082355433 "|DE1_SOC_golden_top|operacional:myOperacional"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 auxiliar.sv(608) " "Verilog HDL assignment warning at auxiliar.sv(608): truncated value with size 32 to match size of target (16)" {  } { { "auxiliar.sv" "" { Text "D:/Users/202311250013/Documents/fpga-doorlock-system/testes/operacional/auxiliar.sv" 608 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1754082355434 "|DE1_SOC_golden_top|operacional:myOperacional"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "trigger_pulse 0 auxiliar.sv(437) " "Net \"trigger_pulse\" at auxiliar.sv(437) has no driver or initial value, using a default initial value '0'" {  } { { "auxiliar.sv" "" { Text "D:/Users/202311250013/Documents/fpga-doorlock-system/testes/operacional/auxiliar.sv" 437 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1754082355444 "|DE1_SOC_golden_top|operacional:myOperacional"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_setup_old_reg.pin4.digit4\[0\] auxiliar.sv(456) " "Inferred latch for \"data_setup_old_reg.pin4.digit4\[0\]\" at auxiliar.sv(456)" {  } { { "auxiliar.sv" "" { Text "D:/Users/202311250013/Documents/fpga-doorlock-system/testes/operacional/auxiliar.sv" 456 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1754082355453 "|DE1_SOC_golden_top|operacional:myOperacional"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_setup_old_reg.pin4.digit4\[1\] auxiliar.sv(456) " "Inferred latch for \"data_setup_old_reg.pin4.digit4\[1\]\" at auxiliar.sv(456)" {  } { { "auxiliar.sv" "" { Text "D:/Users/202311250013/Documents/fpga-doorlock-system/testes/operacional/auxiliar.sv" 456 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1754082355453 "|DE1_SOC_golden_top|operacional:myOperacional"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_setup_old_reg.pin4.digit4\[2\] auxiliar.sv(456) " "Inferred latch for \"data_setup_old_reg.pin4.digit4\[2\]\" at auxiliar.sv(456)" {  } { { "auxiliar.sv" "" { Text "D:/Users/202311250013/Documents/fpga-doorlock-system/testes/operacional/auxiliar.sv" 456 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1754082355453 "|DE1_SOC_golden_top|operacional:myOperacional"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_setup_old_reg.pin4.digit4\[3\] auxiliar.sv(456) " "Inferred latch for \"data_setup_old_reg.pin4.digit4\[3\]\" at auxiliar.sv(456)" {  } { { "auxiliar.sv" "" { Text "D:/Users/202311250013/Documents/fpga-doorlock-system/testes/operacional/auxiliar.sv" 456 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1754082355453 "|DE1_SOC_golden_top|operacional:myOperacional"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_setup_old_reg.pin4.digit3\[0\] auxiliar.sv(456) " "Inferred latch for \"data_setup_old_reg.pin4.digit3\[0\]\" at auxiliar.sv(456)" {  } { { "auxiliar.sv" "" { Text "D:/Users/202311250013/Documents/fpga-doorlock-system/testes/operacional/auxiliar.sv" 456 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1754082355453 "|DE1_SOC_golden_top|operacional:myOperacional"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_setup_old_reg.pin4.digit3\[1\] auxiliar.sv(456) " "Inferred latch for \"data_setup_old_reg.pin4.digit3\[1\]\" at auxiliar.sv(456)" {  } { { "auxiliar.sv" "" { Text "D:/Users/202311250013/Documents/fpga-doorlock-system/testes/operacional/auxiliar.sv" 456 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1754082355453 "|DE1_SOC_golden_top|operacional:myOperacional"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_setup_old_reg.pin4.digit3\[2\] auxiliar.sv(456) " "Inferred latch for \"data_setup_old_reg.pin4.digit3\[2\]\" at auxiliar.sv(456)" {  } { { "auxiliar.sv" "" { Text "D:/Users/202311250013/Documents/fpga-doorlock-system/testes/operacional/auxiliar.sv" 456 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1754082355454 "|DE1_SOC_golden_top|operacional:myOperacional"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_setup_old_reg.pin4.digit3\[3\] auxiliar.sv(456) " "Inferred latch for \"data_setup_old_reg.pin4.digit3\[3\]\" at auxiliar.sv(456)" {  } { { "auxiliar.sv" "" { Text "D:/Users/202311250013/Documents/fpga-doorlock-system/testes/operacional/auxiliar.sv" 456 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1754082355454 "|DE1_SOC_golden_top|operacional:myOperacional"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_setup_old_reg.pin4.digit2\[0\] auxiliar.sv(456) " "Inferred latch for \"data_setup_old_reg.pin4.digit2\[0\]\" at auxiliar.sv(456)" {  } { { "auxiliar.sv" "" { Text "D:/Users/202311250013/Documents/fpga-doorlock-system/testes/operacional/auxiliar.sv" 456 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1754082355454 "|DE1_SOC_golden_top|operacional:myOperacional"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_setup_old_reg.pin4.digit2\[1\] auxiliar.sv(456) " "Inferred latch for \"data_setup_old_reg.pin4.digit2\[1\]\" at auxiliar.sv(456)" {  } { { "auxiliar.sv" "" { Text "D:/Users/202311250013/Documents/fpga-doorlock-system/testes/operacional/auxiliar.sv" 456 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1754082355454 "|DE1_SOC_golden_top|operacional:myOperacional"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_setup_old_reg.pin4.digit2\[2\] auxiliar.sv(456) " "Inferred latch for \"data_setup_old_reg.pin4.digit2\[2\]\" at auxiliar.sv(456)" {  } { { "auxiliar.sv" "" { Text "D:/Users/202311250013/Documents/fpga-doorlock-system/testes/operacional/auxiliar.sv" 456 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1754082355454 "|DE1_SOC_golden_top|operacional:myOperacional"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_setup_old_reg.pin4.digit2\[3\] auxiliar.sv(456) " "Inferred latch for \"data_setup_old_reg.pin4.digit2\[3\]\" at auxiliar.sv(456)" {  } { { "auxiliar.sv" "" { Text "D:/Users/202311250013/Documents/fpga-doorlock-system/testes/operacional/auxiliar.sv" 456 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1754082355454 "|DE1_SOC_golden_top|operacional:myOperacional"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_setup_old_reg.pin4.digit1\[0\] auxiliar.sv(456) " "Inferred latch for \"data_setup_old_reg.pin4.digit1\[0\]\" at auxiliar.sv(456)" {  } { { "auxiliar.sv" "" { Text "D:/Users/202311250013/Documents/fpga-doorlock-system/testes/operacional/auxiliar.sv" 456 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1754082355454 "|DE1_SOC_golden_top|operacional:myOperacional"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_setup_old_reg.pin4.digit1\[1\] auxiliar.sv(456) " "Inferred latch for \"data_setup_old_reg.pin4.digit1\[1\]\" at auxiliar.sv(456)" {  } { { "auxiliar.sv" "" { Text "D:/Users/202311250013/Documents/fpga-doorlock-system/testes/operacional/auxiliar.sv" 456 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1754082355454 "|DE1_SOC_golden_top|operacional:myOperacional"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_setup_old_reg.pin4.digit1\[2\] auxiliar.sv(456) " "Inferred latch for \"data_setup_old_reg.pin4.digit1\[2\]\" at auxiliar.sv(456)" {  } { { "auxiliar.sv" "" { Text "D:/Users/202311250013/Documents/fpga-doorlock-system/testes/operacional/auxiliar.sv" 456 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1754082355454 "|DE1_SOC_golden_top|operacional:myOperacional"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_setup_old_reg.pin4.digit1\[3\] auxiliar.sv(456) " "Inferred latch for \"data_setup_old_reg.pin4.digit1\[3\]\" at auxiliar.sv(456)" {  } { { "auxiliar.sv" "" { Text "D:/Users/202311250013/Documents/fpga-doorlock-system/testes/operacional/auxiliar.sv" 456 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1754082355454 "|DE1_SOC_golden_top|operacional:myOperacional"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_setup_old_reg.pin4.status auxiliar.sv(456) " "Inferred latch for \"data_setup_old_reg.pin4.status\" at auxiliar.sv(456)" {  } { { "auxiliar.sv" "" { Text "D:/Users/202311250013/Documents/fpga-doorlock-system/testes/operacional/auxiliar.sv" 456 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1754082355454 "|DE1_SOC_golden_top|operacional:myOperacional"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_setup_old_reg.pin3.digit4\[0\] auxiliar.sv(456) " "Inferred latch for \"data_setup_old_reg.pin3.digit4\[0\]\" at auxiliar.sv(456)" {  } { { "auxiliar.sv" "" { Text "D:/Users/202311250013/Documents/fpga-doorlock-system/testes/operacional/auxiliar.sv" 456 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1754082355455 "|DE1_SOC_golden_top|operacional:myOperacional"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_setup_old_reg.pin3.digit4\[1\] auxiliar.sv(456) " "Inferred latch for \"data_setup_old_reg.pin3.digit4\[1\]\" at auxiliar.sv(456)" {  } { { "auxiliar.sv" "" { Text "D:/Users/202311250013/Documents/fpga-doorlock-system/testes/operacional/auxiliar.sv" 456 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1754082355455 "|DE1_SOC_golden_top|operacional:myOperacional"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_setup_old_reg.pin3.digit4\[2\] auxiliar.sv(456) " "Inferred latch for \"data_setup_old_reg.pin3.digit4\[2\]\" at auxiliar.sv(456)" {  } { { "auxiliar.sv" "" { Text "D:/Users/202311250013/Documents/fpga-doorlock-system/testes/operacional/auxiliar.sv" 456 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1754082355455 "|DE1_SOC_golden_top|operacional:myOperacional"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_setup_old_reg.pin3.digit4\[3\] auxiliar.sv(456) " "Inferred latch for \"data_setup_old_reg.pin3.digit4\[3\]\" at auxiliar.sv(456)" {  } { { "auxiliar.sv" "" { Text "D:/Users/202311250013/Documents/fpga-doorlock-system/testes/operacional/auxiliar.sv" 456 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1754082355455 "|DE1_SOC_golden_top|operacional:myOperacional"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_setup_old_reg.pin3.digit3\[0\] auxiliar.sv(456) " "Inferred latch for \"data_setup_old_reg.pin3.digit3\[0\]\" at auxiliar.sv(456)" {  } { { "auxiliar.sv" "" { Text "D:/Users/202311250013/Documents/fpga-doorlock-system/testes/operacional/auxiliar.sv" 456 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1754082355455 "|DE1_SOC_golden_top|operacional:myOperacional"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_setup_old_reg.pin3.digit3\[1\] auxiliar.sv(456) " "Inferred latch for \"data_setup_old_reg.pin3.digit3\[1\]\" at auxiliar.sv(456)" {  } { { "auxiliar.sv" "" { Text "D:/Users/202311250013/Documents/fpga-doorlock-system/testes/operacional/auxiliar.sv" 456 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1754082355455 "|DE1_SOC_golden_top|operacional:myOperacional"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_setup_old_reg.pin3.digit3\[2\] auxiliar.sv(456) " "Inferred latch for \"data_setup_old_reg.pin3.digit3\[2\]\" at auxiliar.sv(456)" {  } { { "auxiliar.sv" "" { Text "D:/Users/202311250013/Documents/fpga-doorlock-system/testes/operacional/auxiliar.sv" 456 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1754082355455 "|DE1_SOC_golden_top|operacional:myOperacional"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_setup_old_reg.pin3.digit3\[3\] auxiliar.sv(456) " "Inferred latch for \"data_setup_old_reg.pin3.digit3\[3\]\" at auxiliar.sv(456)" {  } { { "auxiliar.sv" "" { Text "D:/Users/202311250013/Documents/fpga-doorlock-system/testes/operacional/auxiliar.sv" 456 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1754082355455 "|DE1_SOC_golden_top|operacional:myOperacional"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_setup_old_reg.pin3.digit2\[0\] auxiliar.sv(456) " "Inferred latch for \"data_setup_old_reg.pin3.digit2\[0\]\" at auxiliar.sv(456)" {  } { { "auxiliar.sv" "" { Text "D:/Users/202311250013/Documents/fpga-doorlock-system/testes/operacional/auxiliar.sv" 456 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1754082355455 "|DE1_SOC_golden_top|operacional:myOperacional"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_setup_old_reg.pin3.digit2\[1\] auxiliar.sv(456) " "Inferred latch for \"data_setup_old_reg.pin3.digit2\[1\]\" at auxiliar.sv(456)" {  } { { "auxiliar.sv" "" { Text "D:/Users/202311250013/Documents/fpga-doorlock-system/testes/operacional/auxiliar.sv" 456 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1754082355455 "|DE1_SOC_golden_top|operacional:myOperacional"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_setup_old_reg.pin3.digit2\[2\] auxiliar.sv(456) " "Inferred latch for \"data_setup_old_reg.pin3.digit2\[2\]\" at auxiliar.sv(456)" {  } { { "auxiliar.sv" "" { Text "D:/Users/202311250013/Documents/fpga-doorlock-system/testes/operacional/auxiliar.sv" 456 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1754082355455 "|DE1_SOC_golden_top|operacional:myOperacional"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_setup_old_reg.pin3.digit2\[3\] auxiliar.sv(456) " "Inferred latch for \"data_setup_old_reg.pin3.digit2\[3\]\" at auxiliar.sv(456)" {  } { { "auxiliar.sv" "" { Text "D:/Users/202311250013/Documents/fpga-doorlock-system/testes/operacional/auxiliar.sv" 456 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1754082355456 "|DE1_SOC_golden_top|operacional:myOperacional"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_setup_old_reg.pin3.digit1\[0\] auxiliar.sv(456) " "Inferred latch for \"data_setup_old_reg.pin3.digit1\[0\]\" at auxiliar.sv(456)" {  } { { "auxiliar.sv" "" { Text "D:/Users/202311250013/Documents/fpga-doorlock-system/testes/operacional/auxiliar.sv" 456 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1754082355456 "|DE1_SOC_golden_top|operacional:myOperacional"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_setup_old_reg.pin3.digit1\[1\] auxiliar.sv(456) " "Inferred latch for \"data_setup_old_reg.pin3.digit1\[1\]\" at auxiliar.sv(456)" {  } { { "auxiliar.sv" "" { Text "D:/Users/202311250013/Documents/fpga-doorlock-system/testes/operacional/auxiliar.sv" 456 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1754082355456 "|DE1_SOC_golden_top|operacional:myOperacional"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_setup_old_reg.pin3.digit1\[2\] auxiliar.sv(456) " "Inferred latch for \"data_setup_old_reg.pin3.digit1\[2\]\" at auxiliar.sv(456)" {  } { { "auxiliar.sv" "" { Text "D:/Users/202311250013/Documents/fpga-doorlock-system/testes/operacional/auxiliar.sv" 456 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1754082355456 "|DE1_SOC_golden_top|operacional:myOperacional"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_setup_old_reg.pin3.digit1\[3\] auxiliar.sv(456) " "Inferred latch for \"data_setup_old_reg.pin3.digit1\[3\]\" at auxiliar.sv(456)" {  } { { "auxiliar.sv" "" { Text "D:/Users/202311250013/Documents/fpga-doorlock-system/testes/operacional/auxiliar.sv" 456 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1754082355456 "|DE1_SOC_golden_top|operacional:myOperacional"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_setup_old_reg.pin3.status auxiliar.sv(456) " "Inferred latch for \"data_setup_old_reg.pin3.status\" at auxiliar.sv(456)" {  } { { "auxiliar.sv" "" { Text "D:/Users/202311250013/Documents/fpga-doorlock-system/testes/operacional/auxiliar.sv" 456 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1754082355456 "|DE1_SOC_golden_top|operacional:myOperacional"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_setup_old_reg.pin2.digit4\[0\] auxiliar.sv(456) " "Inferred latch for \"data_setup_old_reg.pin2.digit4\[0\]\" at auxiliar.sv(456)" {  } { { "auxiliar.sv" "" { Text "D:/Users/202311250013/Documents/fpga-doorlock-system/testes/operacional/auxiliar.sv" 456 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1754082355456 "|DE1_SOC_golden_top|operacional:myOperacional"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_setup_old_reg.pin2.digit4\[1\] auxiliar.sv(456) " "Inferred latch for \"data_setup_old_reg.pin2.digit4\[1\]\" at auxiliar.sv(456)" {  } { { "auxiliar.sv" "" { Text "D:/Users/202311250013/Documents/fpga-doorlock-system/testes/operacional/auxiliar.sv" 456 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1754082355456 "|DE1_SOC_golden_top|operacional:myOperacional"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_setup_old_reg.pin2.digit4\[2\] auxiliar.sv(456) " "Inferred latch for \"data_setup_old_reg.pin2.digit4\[2\]\" at auxiliar.sv(456)" {  } { { "auxiliar.sv" "" { Text "D:/Users/202311250013/Documents/fpga-doorlock-system/testes/operacional/auxiliar.sv" 456 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1754082355456 "|DE1_SOC_golden_top|operacional:myOperacional"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_setup_old_reg.pin2.digit4\[3\] auxiliar.sv(456) " "Inferred latch for \"data_setup_old_reg.pin2.digit4\[3\]\" at auxiliar.sv(456)" {  } { { "auxiliar.sv" "" { Text "D:/Users/202311250013/Documents/fpga-doorlock-system/testes/operacional/auxiliar.sv" 456 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1754082355456 "|DE1_SOC_golden_top|operacional:myOperacional"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_setup_old_reg.pin2.digit3\[0\] auxiliar.sv(456) " "Inferred latch for \"data_setup_old_reg.pin2.digit3\[0\]\" at auxiliar.sv(456)" {  } { { "auxiliar.sv" "" { Text "D:/Users/202311250013/Documents/fpga-doorlock-system/testes/operacional/auxiliar.sv" 456 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1754082355456 "|DE1_SOC_golden_top|operacional:myOperacional"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_setup_old_reg.pin2.digit3\[1\] auxiliar.sv(456) " "Inferred latch for \"data_setup_old_reg.pin2.digit3\[1\]\" at auxiliar.sv(456)" {  } { { "auxiliar.sv" "" { Text "D:/Users/202311250013/Documents/fpga-doorlock-system/testes/operacional/auxiliar.sv" 456 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1754082355456 "|DE1_SOC_golden_top|operacional:myOperacional"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_setup_old_reg.pin2.digit3\[2\] auxiliar.sv(456) " "Inferred latch for \"data_setup_old_reg.pin2.digit3\[2\]\" at auxiliar.sv(456)" {  } { { "auxiliar.sv" "" { Text "D:/Users/202311250013/Documents/fpga-doorlock-system/testes/operacional/auxiliar.sv" 456 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1754082355457 "|DE1_SOC_golden_top|operacional:myOperacional"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_setup_old_reg.pin2.digit3\[3\] auxiliar.sv(456) " "Inferred latch for \"data_setup_old_reg.pin2.digit3\[3\]\" at auxiliar.sv(456)" {  } { { "auxiliar.sv" "" { Text "D:/Users/202311250013/Documents/fpga-doorlock-system/testes/operacional/auxiliar.sv" 456 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1754082355457 "|DE1_SOC_golden_top|operacional:myOperacional"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_setup_old_reg.pin2.digit2\[0\] auxiliar.sv(456) " "Inferred latch for \"data_setup_old_reg.pin2.digit2\[0\]\" at auxiliar.sv(456)" {  } { { "auxiliar.sv" "" { Text "D:/Users/202311250013/Documents/fpga-doorlock-system/testes/operacional/auxiliar.sv" 456 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1754082355457 "|DE1_SOC_golden_top|operacional:myOperacional"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_setup_old_reg.pin2.digit2\[1\] auxiliar.sv(456) " "Inferred latch for \"data_setup_old_reg.pin2.digit2\[1\]\" at auxiliar.sv(456)" {  } { { "auxiliar.sv" "" { Text "D:/Users/202311250013/Documents/fpga-doorlock-system/testes/operacional/auxiliar.sv" 456 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1754082355457 "|DE1_SOC_golden_top|operacional:myOperacional"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_setup_old_reg.pin2.digit2\[2\] auxiliar.sv(456) " "Inferred latch for \"data_setup_old_reg.pin2.digit2\[2\]\" at auxiliar.sv(456)" {  } { { "auxiliar.sv" "" { Text "D:/Users/202311250013/Documents/fpga-doorlock-system/testes/operacional/auxiliar.sv" 456 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1754082355457 "|DE1_SOC_golden_top|operacional:myOperacional"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_setup_old_reg.pin2.digit2\[3\] auxiliar.sv(456) " "Inferred latch for \"data_setup_old_reg.pin2.digit2\[3\]\" at auxiliar.sv(456)" {  } { { "auxiliar.sv" "" { Text "D:/Users/202311250013/Documents/fpga-doorlock-system/testes/operacional/auxiliar.sv" 456 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1754082355457 "|DE1_SOC_golden_top|operacional:myOperacional"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_setup_old_reg.pin2.digit1\[0\] auxiliar.sv(456) " "Inferred latch for \"data_setup_old_reg.pin2.digit1\[0\]\" at auxiliar.sv(456)" {  } { { "auxiliar.sv" "" { Text "D:/Users/202311250013/Documents/fpga-doorlock-system/testes/operacional/auxiliar.sv" 456 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1754082355457 "|DE1_SOC_golden_top|operacional:myOperacional"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_setup_old_reg.pin2.digit1\[1\] auxiliar.sv(456) " "Inferred latch for \"data_setup_old_reg.pin2.digit1\[1\]\" at auxiliar.sv(456)" {  } { { "auxiliar.sv" "" { Text "D:/Users/202311250013/Documents/fpga-doorlock-system/testes/operacional/auxiliar.sv" 456 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1754082355457 "|DE1_SOC_golden_top|operacional:myOperacional"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_setup_old_reg.pin2.digit1\[2\] auxiliar.sv(456) " "Inferred latch for \"data_setup_old_reg.pin2.digit1\[2\]\" at auxiliar.sv(456)" {  } { { "auxiliar.sv" "" { Text "D:/Users/202311250013/Documents/fpga-doorlock-system/testes/operacional/auxiliar.sv" 456 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1754082355457 "|DE1_SOC_golden_top|operacional:myOperacional"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_setup_old_reg.pin2.digit1\[3\] auxiliar.sv(456) " "Inferred latch for \"data_setup_old_reg.pin2.digit1\[3\]\" at auxiliar.sv(456)" {  } { { "auxiliar.sv" "" { Text "D:/Users/202311250013/Documents/fpga-doorlock-system/testes/operacional/auxiliar.sv" 456 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1754082355457 "|DE1_SOC_golden_top|operacional:myOperacional"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_setup_old_reg.pin2.status auxiliar.sv(456) " "Inferred latch for \"data_setup_old_reg.pin2.status\" at auxiliar.sv(456)" {  } { { "auxiliar.sv" "" { Text "D:/Users/202311250013/Documents/fpga-doorlock-system/testes/operacional/auxiliar.sv" 456 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1754082355457 "|DE1_SOC_golden_top|operacional:myOperacional"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_setup_old_reg.pin1.digit4\[0\] auxiliar.sv(456) " "Inferred latch for \"data_setup_old_reg.pin1.digit4\[0\]\" at auxiliar.sv(456)" {  } { { "auxiliar.sv" "" { Text "D:/Users/202311250013/Documents/fpga-doorlock-system/testes/operacional/auxiliar.sv" 456 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1754082355457 "|DE1_SOC_golden_top|operacional:myOperacional"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_setup_old_reg.pin1.digit4\[1\] auxiliar.sv(456) " "Inferred latch for \"data_setup_old_reg.pin1.digit4\[1\]\" at auxiliar.sv(456)" {  } { { "auxiliar.sv" "" { Text "D:/Users/202311250013/Documents/fpga-doorlock-system/testes/operacional/auxiliar.sv" 456 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1754082355458 "|DE1_SOC_golden_top|operacional:myOperacional"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_setup_old_reg.pin1.digit4\[2\] auxiliar.sv(456) " "Inferred latch for \"data_setup_old_reg.pin1.digit4\[2\]\" at auxiliar.sv(456)" {  } { { "auxiliar.sv" "" { Text "D:/Users/202311250013/Documents/fpga-doorlock-system/testes/operacional/auxiliar.sv" 456 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1754082355458 "|DE1_SOC_golden_top|operacional:myOperacional"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_setup_old_reg.pin1.digit4\[3\] auxiliar.sv(456) " "Inferred latch for \"data_setup_old_reg.pin1.digit4\[3\]\" at auxiliar.sv(456)" {  } { { "auxiliar.sv" "" { Text "D:/Users/202311250013/Documents/fpga-doorlock-system/testes/operacional/auxiliar.sv" 456 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1754082355458 "|DE1_SOC_golden_top|operacional:myOperacional"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_setup_old_reg.pin1.digit3\[0\] auxiliar.sv(456) " "Inferred latch for \"data_setup_old_reg.pin1.digit3\[0\]\" at auxiliar.sv(456)" {  } { { "auxiliar.sv" "" { Text "D:/Users/202311250013/Documents/fpga-doorlock-system/testes/operacional/auxiliar.sv" 456 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1754082355458 "|DE1_SOC_golden_top|operacional:myOperacional"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_setup_old_reg.pin1.digit3\[1\] auxiliar.sv(456) " "Inferred latch for \"data_setup_old_reg.pin1.digit3\[1\]\" at auxiliar.sv(456)" {  } { { "auxiliar.sv" "" { Text "D:/Users/202311250013/Documents/fpga-doorlock-system/testes/operacional/auxiliar.sv" 456 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1754082355458 "|DE1_SOC_golden_top|operacional:myOperacional"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_setup_old_reg.pin1.digit3\[2\] auxiliar.sv(456) " "Inferred latch for \"data_setup_old_reg.pin1.digit3\[2\]\" at auxiliar.sv(456)" {  } { { "auxiliar.sv" "" { Text "D:/Users/202311250013/Documents/fpga-doorlock-system/testes/operacional/auxiliar.sv" 456 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1754082355458 "|DE1_SOC_golden_top|operacional:myOperacional"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_setup_old_reg.pin1.digit3\[3\] auxiliar.sv(456) " "Inferred latch for \"data_setup_old_reg.pin1.digit3\[3\]\" at auxiliar.sv(456)" {  } { { "auxiliar.sv" "" { Text "D:/Users/202311250013/Documents/fpga-doorlock-system/testes/operacional/auxiliar.sv" 456 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1754082355458 "|DE1_SOC_golden_top|operacional:myOperacional"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_setup_old_reg.pin1.digit2\[0\] auxiliar.sv(456) " "Inferred latch for \"data_setup_old_reg.pin1.digit2\[0\]\" at auxiliar.sv(456)" {  } { { "auxiliar.sv" "" { Text "D:/Users/202311250013/Documents/fpga-doorlock-system/testes/operacional/auxiliar.sv" 456 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1754082355458 "|DE1_SOC_golden_top|operacional:myOperacional"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_setup_old_reg.pin1.digit2\[1\] auxiliar.sv(456) " "Inferred latch for \"data_setup_old_reg.pin1.digit2\[1\]\" at auxiliar.sv(456)" {  } { { "auxiliar.sv" "" { Text "D:/Users/202311250013/Documents/fpga-doorlock-system/testes/operacional/auxiliar.sv" 456 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1754082355458 "|DE1_SOC_golden_top|operacional:myOperacional"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_setup_old_reg.pin1.digit2\[2\] auxiliar.sv(456) " "Inferred latch for \"data_setup_old_reg.pin1.digit2\[2\]\" at auxiliar.sv(456)" {  } { { "auxiliar.sv" "" { Text "D:/Users/202311250013/Documents/fpga-doorlock-system/testes/operacional/auxiliar.sv" 456 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1754082355458 "|DE1_SOC_golden_top|operacional:myOperacional"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_setup_old_reg.pin1.digit2\[3\] auxiliar.sv(456) " "Inferred latch for \"data_setup_old_reg.pin1.digit2\[3\]\" at auxiliar.sv(456)" {  } { { "auxiliar.sv" "" { Text "D:/Users/202311250013/Documents/fpga-doorlock-system/testes/operacional/auxiliar.sv" 456 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1754082355459 "|DE1_SOC_golden_top|operacional:myOperacional"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_setup_old_reg.pin1.digit1\[0\] auxiliar.sv(456) " "Inferred latch for \"data_setup_old_reg.pin1.digit1\[0\]\" at auxiliar.sv(456)" {  } { { "auxiliar.sv" "" { Text "D:/Users/202311250013/Documents/fpga-doorlock-system/testes/operacional/auxiliar.sv" 456 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1754082355459 "|DE1_SOC_golden_top|operacional:myOperacional"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_setup_old_reg.pin1.digit1\[1\] auxiliar.sv(456) " "Inferred latch for \"data_setup_old_reg.pin1.digit1\[1\]\" at auxiliar.sv(456)" {  } { { "auxiliar.sv" "" { Text "D:/Users/202311250013/Documents/fpga-doorlock-system/testes/operacional/auxiliar.sv" 456 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1754082355459 "|DE1_SOC_golden_top|operacional:myOperacional"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_setup_old_reg.pin1.digit1\[2\] auxiliar.sv(456) " "Inferred latch for \"data_setup_old_reg.pin1.digit1\[2\]\" at auxiliar.sv(456)" {  } { { "auxiliar.sv" "" { Text "D:/Users/202311250013/Documents/fpga-doorlock-system/testes/operacional/auxiliar.sv" 456 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1754082355459 "|DE1_SOC_golden_top|operacional:myOperacional"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_setup_old_reg.pin1.digit1\[3\] auxiliar.sv(456) " "Inferred latch for \"data_setup_old_reg.pin1.digit1\[3\]\" at auxiliar.sv(456)" {  } { { "auxiliar.sv" "" { Text "D:/Users/202311250013/Documents/fpga-doorlock-system/testes/operacional/auxiliar.sv" 456 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1754082355459 "|DE1_SOC_golden_top|operacional:myOperacional"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_setup_old_reg.pin1.status auxiliar.sv(456) " "Inferred latch for \"data_setup_old_reg.pin1.status\" at auxiliar.sv(456)" {  } { { "auxiliar.sv" "" { Text "D:/Users/202311250013/Documents/fpga-doorlock-system/testes/operacional/auxiliar.sv" 456 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1754082355459 "|DE1_SOC_golden_top|operacional:myOperacional"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_setup_old_reg.tranca_aut_time\[0\] auxiliar.sv(456) " "Inferred latch for \"data_setup_old_reg.tranca_aut_time\[0\]\" at auxiliar.sv(456)" {  } { { "auxiliar.sv" "" { Text "D:/Users/202311250013/Documents/fpga-doorlock-system/testes/operacional/auxiliar.sv" 456 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1754082355460 "|DE1_SOC_golden_top|operacional:myOperacional"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_setup_old_reg.tranca_aut_time\[1\] auxiliar.sv(456) " "Inferred latch for \"data_setup_old_reg.tranca_aut_time\[1\]\" at auxiliar.sv(456)" {  } { { "auxiliar.sv" "" { Text "D:/Users/202311250013/Documents/fpga-doorlock-system/testes/operacional/auxiliar.sv" 456 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1754082355460 "|DE1_SOC_golden_top|operacional:myOperacional"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_setup_old_reg.tranca_aut_time\[2\] auxiliar.sv(456) " "Inferred latch for \"data_setup_old_reg.tranca_aut_time\[2\]\" at auxiliar.sv(456)" {  } { { "auxiliar.sv" "" { Text "D:/Users/202311250013/Documents/fpga-doorlock-system/testes/operacional/auxiliar.sv" 456 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1754082355460 "|DE1_SOC_golden_top|operacional:myOperacional"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_setup_old_reg.tranca_aut_time\[3\] auxiliar.sv(456) " "Inferred latch for \"data_setup_old_reg.tranca_aut_time\[3\]\" at auxiliar.sv(456)" {  } { { "auxiliar.sv" "" { Text "D:/Users/202311250013/Documents/fpga-doorlock-system/testes/operacional/auxiliar.sv" 456 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1754082355460 "|DE1_SOC_golden_top|operacional:myOperacional"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_setup_old_reg.tranca_aut_time\[4\] auxiliar.sv(456) " "Inferred latch for \"data_setup_old_reg.tranca_aut_time\[4\]\" at auxiliar.sv(456)" {  } { { "auxiliar.sv" "" { Text "D:/Users/202311250013/Documents/fpga-doorlock-system/testes/operacional/auxiliar.sv" 456 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1754082355460 "|DE1_SOC_golden_top|operacional:myOperacional"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_setup_old_reg.tranca_aut_time\[5\] auxiliar.sv(456) " "Inferred latch for \"data_setup_old_reg.tranca_aut_time\[5\]\" at auxiliar.sv(456)" {  } { { "auxiliar.sv" "" { Text "D:/Users/202311250013/Documents/fpga-doorlock-system/testes/operacional/auxiliar.sv" 456 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1754082355460 "|DE1_SOC_golden_top|operacional:myOperacional"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_setup_old_reg.tranca_aut_time\[6\] auxiliar.sv(456) " "Inferred latch for \"data_setup_old_reg.tranca_aut_time\[6\]\" at auxiliar.sv(456)" {  } { { "auxiliar.sv" "" { Text "D:/Users/202311250013/Documents/fpga-doorlock-system/testes/operacional/auxiliar.sv" 456 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1754082355460 "|DE1_SOC_golden_top|operacional:myOperacional"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_setup_old_reg.bip_time\[0\] auxiliar.sv(456) " "Inferred latch for \"data_setup_old_reg.bip_time\[0\]\" at auxiliar.sv(456)" {  } { { "auxiliar.sv" "" { Text "D:/Users/202311250013/Documents/fpga-doorlock-system/testes/operacional/auxiliar.sv" 456 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1754082355460 "|DE1_SOC_golden_top|operacional:myOperacional"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_setup_old_reg.bip_time\[1\] auxiliar.sv(456) " "Inferred latch for \"data_setup_old_reg.bip_time\[1\]\" at auxiliar.sv(456)" {  } { { "auxiliar.sv" "" { Text "D:/Users/202311250013/Documents/fpga-doorlock-system/testes/operacional/auxiliar.sv" 456 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1754082355460 "|DE1_SOC_golden_top|operacional:myOperacional"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_setup_old_reg.bip_time\[2\] auxiliar.sv(456) " "Inferred latch for \"data_setup_old_reg.bip_time\[2\]\" at auxiliar.sv(456)" {  } { { "auxiliar.sv" "" { Text "D:/Users/202311250013/Documents/fpga-doorlock-system/testes/operacional/auxiliar.sv" 456 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1754082355461 "|DE1_SOC_golden_top|operacional:myOperacional"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_setup_old_reg.bip_time\[3\] auxiliar.sv(456) " "Inferred latch for \"data_setup_old_reg.bip_time\[3\]\" at auxiliar.sv(456)" {  } { { "auxiliar.sv" "" { Text "D:/Users/202311250013/Documents/fpga-doorlock-system/testes/operacional/auxiliar.sv" 456 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1754082355461 "|DE1_SOC_golden_top|operacional:myOperacional"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_setup_old_reg.bip_time\[4\] auxiliar.sv(456) " "Inferred latch for \"data_setup_old_reg.bip_time\[4\]\" at auxiliar.sv(456)" {  } { { "auxiliar.sv" "" { Text "D:/Users/202311250013/Documents/fpga-doorlock-system/testes/operacional/auxiliar.sv" 456 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1754082355461 "|DE1_SOC_golden_top|operacional:myOperacional"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_setup_old_reg.bip_time\[5\] auxiliar.sv(456) " "Inferred latch for \"data_setup_old_reg.bip_time\[5\]\" at auxiliar.sv(456)" {  } { { "auxiliar.sv" "" { Text "D:/Users/202311250013/Documents/fpga-doorlock-system/testes/operacional/auxiliar.sv" 456 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1754082355461 "|DE1_SOC_golden_top|operacional:myOperacional"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_setup_old_reg.bip_time\[6\] auxiliar.sv(456) " "Inferred latch for \"data_setup_old_reg.bip_time\[6\]\" at auxiliar.sv(456)" {  } { { "auxiliar.sv" "" { Text "D:/Users/202311250013/Documents/fpga-doorlock-system/testes/operacional/auxiliar.sv" 456 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1754082355461 "|DE1_SOC_golden_top|operacional:myOperacional"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_setup_old_reg.bip_status auxiliar.sv(456) " "Inferred latch for \"data_setup_old_reg.bip_status\" at auxiliar.sv(456)" {  } { { "auxiliar.sv" "" { Text "D:/Users/202311250013/Documents/fpga-doorlock-system/testes/operacional/auxiliar.sv" 456 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1754082355461 "|DE1_SOC_golden_top|operacional:myOperacional"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "montar_pin operacional:myOperacional\|montar_pin:inst_montar_pin " "Elaborating entity \"montar_pin\" for hierarchy \"operacional:myOperacional\|montar_pin:inst_montar_pin\"" {  } { { "auxiliar.sv" "inst_montar_pin" { Text "D:/Users/202311250013/Documents/fpga-doorlock-system/testes/operacional/auxiliar.sv" 630 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1754082355509 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "verificar_senha operacional:myOperacional\|verificar_senha:inst_verificar_senha " "Elaborating entity \"verificar_senha\" for hierarchy \"operacional:myOperacional\|verificar_senha:inst_verificar_senha\"" {  } { { "auxiliar.sv" "inst_verificar_senha" { Text "D:/Users/202311250013/Documents/fpga-doorlock-system/testes/operacional/auxiliar.sv" 641 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1754082355530 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "update_master operacional:myOperacional\|update_master:inst_update_master " "Elaborating entity \"update_master\" for hierarchy \"operacional:myOperacional\|update_master:inst_update_master\"" {  } { { "auxiliar.sv" "inst_update_master" { Text "D:/Users/202311250013/Documents/fpga-doorlock-system/testes/operacional/auxiliar.sv" 649 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1754082355559 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SixDigit7SegCtrl SixDigit7SegCtrl:mySixDigit7SegCtrl " "Elaborating entity \"SixDigit7SegCtrl\" for hierarchy \"SixDigit7SegCtrl:mySixDigit7SegCtrl\"" {  } { { "DE1_SOC_golden_top.sv" "mySixDigit7SegCtrl" { Text "D:/Users/202311250013/Documents/fpga-doorlock-system/testes/operacional/DE1_SOC_golden_top.sv" 345 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1754082355582 ""}
{ "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC_HDR" "" "The following nodes have both tri-state and non-tri-state drivers" { { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "GPIO_0\[18\] " "Inserted always-enabled tri-state buffer between \"GPIO_0\[18\]\" and its non-tri-state driver." {  } { { "DE1_SOC_golden_top.sv" "" { Text "D:/Users/202311250013/Documents/fpga-doorlock-system/testes/operacional/DE1_SOC_golden_top.sv" 126 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 -1 1754082356711 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "GPIO_0\[20\] " "Inserted always-enabled tri-state buffer between \"GPIO_0\[20\]\" and its non-tri-state driver." {  } { { "DE1_SOC_golden_top.sv" "" { Text "D:/Users/202311250013/Documents/fpga-doorlock-system/testes/operacional/DE1_SOC_golden_top.sv" 126 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 -1 1754082356711 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "GPIO_0\[22\] " "Inserted always-enabled tri-state buffer between \"GPIO_0\[22\]\" and its non-tri-state driver." {  } { { "DE1_SOC_golden_top.sv" "" { Text "D:/Users/202311250013/Documents/fpga-doorlock-system/testes/operacional/DE1_SOC_golden_top.sv" 126 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 -1 1754082356711 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "GPIO_0\[24\] " "Inserted always-enabled tri-state buffer between \"GPIO_0\[24\]\" and its non-tri-state driver." {  } { { "DE1_SOC_golden_top.sv" "" { Text "D:/Users/202311250013/Documents/fpga-doorlock-system/testes/operacional/DE1_SOC_golden_top.sv" 126 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 -1 1754082356711 ""}  } {  } 0 13034 "The following nodes have both tri-state and non-tri-state drivers" 0 0 "Analysis & Synthesis" 0 -1 1754082356711 ""}
{ "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI_HDR" "" "The following bidirectional pins have no drivers" { { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[10\] " "bidirectional pin \"GPIO_0\[10\]\" has no driver" {  } { { "DE1_SOC_golden_top.sv" "" { Text "D:/Users/202311250013/Documents/fpga-doorlock-system/testes/operacional/DE1_SOC_golden_top.sv" 126 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1754082356711 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[12\] " "bidirectional pin \"GPIO_0\[12\]\" has no driver" {  } { { "DE1_SOC_golden_top.sv" "" { Text "D:/Users/202311250013/Documents/fpga-doorlock-system/testes/operacional/DE1_SOC_golden_top.sv" 126 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1754082356711 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[14\] " "bidirectional pin \"GPIO_0\[14\]\" has no driver" {  } { { "DE1_SOC_golden_top.sv" "" { Text "D:/Users/202311250013/Documents/fpga-doorlock-system/testes/operacional/DE1_SOC_golden_top.sv" 126 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1754082356711 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[16\] " "bidirectional pin \"GPIO_0\[16\]\" has no driver" {  } { { "DE1_SOC_golden_top.sv" "" { Text "D:/Users/202311250013/Documents/fpga-doorlock-system/testes/operacional/DE1_SOC_golden_top.sv" 126 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1754082356711 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "AUD_ADCLRCK " "bidirectional pin \"AUD_ADCLRCK\" has no driver" {  } { { "DE1_SOC_golden_top.sv" "" { Text "D:/Users/202311250013/Documents/fpga-doorlock-system/testes/operacional/DE1_SOC_golden_top.sv" 70 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1754082356711 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "AUD_BCLK " "bidirectional pin \"AUD_BCLK\" has no driver" {  } { { "DE1_SOC_golden_top.sv" "" { Text "D:/Users/202311250013/Documents/fpga-doorlock-system/testes/operacional/DE1_SOC_golden_top.sv" 71 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1754082356711 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "AUD_DACLRCK " "bidirectional pin \"AUD_DACLRCK\" has no driver" {  } { { "DE1_SOC_golden_top.sv" "" { Text "D:/Users/202311250013/Documents/fpga-doorlock-system/testes/operacional/DE1_SOC_golden_top.sv" 73 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1754082356711 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ\[0\] " "bidirectional pin \"DRAM_DQ\[0\]\" has no driver" {  } { { "DE1_SOC_golden_top.sv" "" { Text "D:/Users/202311250013/Documents/fpga-doorlock-system/testes/operacional/DE1_SOC_golden_top.sv" 106 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1754082356711 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ\[1\] " "bidirectional pin \"DRAM_DQ\[1\]\" has no driver" {  } { { "DE1_SOC_golden_top.sv" "" { Text "D:/Users/202311250013/Documents/fpga-doorlock-system/testes/operacional/DE1_SOC_golden_top.sv" 106 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1754082356711 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ\[2\] " "bidirectional pin \"DRAM_DQ\[2\]\" has no driver" {  } { { "DE1_SOC_golden_top.sv" "" { Text "D:/Users/202311250013/Documents/fpga-doorlock-system/testes/operacional/DE1_SOC_golden_top.sv" 106 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1754082356711 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ\[3\] " "bidirectional pin \"DRAM_DQ\[3\]\" has no driver" {  } { { "DE1_SOC_golden_top.sv" "" { Text "D:/Users/202311250013/Documents/fpga-doorlock-system/testes/operacional/DE1_SOC_golden_top.sv" 106 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1754082356711 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ\[4\] " "bidirectional pin \"DRAM_DQ\[4\]\" has no driver" {  } { { "DE1_SOC_golden_top.sv" "" { Text "D:/Users/202311250013/Documents/fpga-doorlock-system/testes/operacional/DE1_SOC_golden_top.sv" 106 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1754082356711 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ\[5\] " "bidirectional pin \"DRAM_DQ\[5\]\" has no driver" {  } { { "DE1_SOC_golden_top.sv" "" { Text "D:/Users/202311250013/Documents/fpga-doorlock-system/testes/operacional/DE1_SOC_golden_top.sv" 106 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1754082356711 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ\[6\] " "bidirectional pin \"DRAM_DQ\[6\]\" has no driver" {  } { { "DE1_SOC_golden_top.sv" "" { Text "D:/Users/202311250013/Documents/fpga-doorlock-system/testes/operacional/DE1_SOC_golden_top.sv" 106 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1754082356711 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ\[7\] " "bidirectional pin \"DRAM_DQ\[7\]\" has no driver" {  } { { "DE1_SOC_golden_top.sv" "" { Text "D:/Users/202311250013/Documents/fpga-doorlock-system/testes/operacional/DE1_SOC_golden_top.sv" 106 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1754082356711 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ\[8\] " "bidirectional pin \"DRAM_DQ\[8\]\" has no driver" {  } { { "DE1_SOC_golden_top.sv" "" { Text "D:/Users/202311250013/Documents/fpga-doorlock-system/testes/operacional/DE1_SOC_golden_top.sv" 106 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1754082356711 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ\[9\] " "bidirectional pin \"DRAM_DQ\[9\]\" has no driver" {  } { { "DE1_SOC_golden_top.sv" "" { Text "D:/Users/202311250013/Documents/fpga-doorlock-system/testes/operacional/DE1_SOC_golden_top.sv" 106 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1754082356711 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ\[10\] " "bidirectional pin \"DRAM_DQ\[10\]\" has no driver" {  } { { "DE1_SOC_golden_top.sv" "" { Text "D:/Users/202311250013/Documents/fpga-doorlock-system/testes/operacional/DE1_SOC_golden_top.sv" 106 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1754082356711 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ\[11\] " "bidirectional pin \"DRAM_DQ\[11\]\" has no driver" {  } { { "DE1_SOC_golden_top.sv" "" { Text "D:/Users/202311250013/Documents/fpga-doorlock-system/testes/operacional/DE1_SOC_golden_top.sv" 106 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1754082356711 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ\[12\] " "bidirectional pin \"DRAM_DQ\[12\]\" has no driver" {  } { { "DE1_SOC_golden_top.sv" "" { Text "D:/Users/202311250013/Documents/fpga-doorlock-system/testes/operacional/DE1_SOC_golden_top.sv" 106 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1754082356711 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ\[13\] " "bidirectional pin \"DRAM_DQ\[13\]\" has no driver" {  } { { "DE1_SOC_golden_top.sv" "" { Text "D:/Users/202311250013/Documents/fpga-doorlock-system/testes/operacional/DE1_SOC_golden_top.sv" 106 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1754082356711 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ\[14\] " "bidirectional pin \"DRAM_DQ\[14\]\" has no driver" {  } { { "DE1_SOC_golden_top.sv" "" { Text "D:/Users/202311250013/Documents/fpga-doorlock-system/testes/operacional/DE1_SOC_golden_top.sv" 106 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1754082356711 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ\[15\] " "bidirectional pin \"DRAM_DQ\[15\]\" has no driver" {  } { { "DE1_SOC_golden_top.sv" "" { Text "D:/Users/202311250013/Documents/fpga-doorlock-system/testes/operacional/DE1_SOC_golden_top.sv" 106 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1754082356711 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "FPGA_I2C_SDAT " "bidirectional pin \"FPGA_I2C_SDAT\" has no driver" {  } { { "DE1_SOC_golden_top.sv" "" { Text "D:/Users/202311250013/Documents/fpga-doorlock-system/testes/operacional/DE1_SOC_golden_top.sv" 121 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1754082356711 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[0\] " "bidirectional pin \"GPIO_0\[0\]\" has no driver" {  } { { "DE1_SOC_golden_top.sv" "" { Text "D:/Users/202311250013/Documents/fpga-doorlock-system/testes/operacional/DE1_SOC_golden_top.sv" 126 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1754082356711 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[1\] " "bidirectional pin \"GPIO_0\[1\]\" has no driver" {  } { { "DE1_SOC_golden_top.sv" "" { Text "D:/Users/202311250013/Documents/fpga-doorlock-system/testes/operacional/DE1_SOC_golden_top.sv" 126 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1754082356711 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[2\] " "bidirectional pin \"GPIO_0\[2\]\" has no driver" {  } { { "DE1_SOC_golden_top.sv" "" { Text "D:/Users/202311250013/Documents/fpga-doorlock-system/testes/operacional/DE1_SOC_golden_top.sv" 126 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1754082356711 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[3\] " "bidirectional pin \"GPIO_0\[3\]\" has no driver" {  } { { "DE1_SOC_golden_top.sv" "" { Text "D:/Users/202311250013/Documents/fpga-doorlock-system/testes/operacional/DE1_SOC_golden_top.sv" 126 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1754082356711 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[4\] " "bidirectional pin \"GPIO_0\[4\]\" has no driver" {  } { { "DE1_SOC_golden_top.sv" "" { Text "D:/Users/202311250013/Documents/fpga-doorlock-system/testes/operacional/DE1_SOC_golden_top.sv" 126 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1754082356711 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[5\] " "bidirectional pin \"GPIO_0\[5\]\" has no driver" {  } { { "DE1_SOC_golden_top.sv" "" { Text "D:/Users/202311250013/Documents/fpga-doorlock-system/testes/operacional/DE1_SOC_golden_top.sv" 126 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1754082356711 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[6\] " "bidirectional pin \"GPIO_0\[6\]\" has no driver" {  } { { "DE1_SOC_golden_top.sv" "" { Text "D:/Users/202311250013/Documents/fpga-doorlock-system/testes/operacional/DE1_SOC_golden_top.sv" 126 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1754082356711 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[7\] " "bidirectional pin \"GPIO_0\[7\]\" has no driver" {  } { { "DE1_SOC_golden_top.sv" "" { Text "D:/Users/202311250013/Documents/fpga-doorlock-system/testes/operacional/DE1_SOC_golden_top.sv" 126 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1754082356711 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[8\] " "bidirectional pin \"GPIO_0\[8\]\" has no driver" {  } { { "DE1_SOC_golden_top.sv" "" { Text "D:/Users/202311250013/Documents/fpga-doorlock-system/testes/operacional/DE1_SOC_golden_top.sv" 126 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1754082356711 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[9\] " "bidirectional pin \"GPIO_0\[9\]\" has no driver" {  } { { "DE1_SOC_golden_top.sv" "" { Text "D:/Users/202311250013/Documents/fpga-doorlock-system/testes/operacional/DE1_SOC_golden_top.sv" 126 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1754082356711 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[11\] " "bidirectional pin \"GPIO_0\[11\]\" has no driver" {  } { { "DE1_SOC_golden_top.sv" "" { Text "D:/Users/202311250013/Documents/fpga-doorlock-system/testes/operacional/DE1_SOC_golden_top.sv" 126 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1754082356711 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[13\] " "bidirectional pin \"GPIO_0\[13\]\" has no driver" {  } { { "DE1_SOC_golden_top.sv" "" { Text "D:/Users/202311250013/Documents/fpga-doorlock-system/testes/operacional/DE1_SOC_golden_top.sv" 126 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1754082356711 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[15\] " "bidirectional pin \"GPIO_0\[15\]\" has no driver" {  } { { "DE1_SOC_golden_top.sv" "" { Text "D:/Users/202311250013/Documents/fpga-doorlock-system/testes/operacional/DE1_SOC_golden_top.sv" 126 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1754082356711 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[17\] " "bidirectional pin \"GPIO_0\[17\]\" has no driver" {  } { { "DE1_SOC_golden_top.sv" "" { Text "D:/Users/202311250013/Documents/fpga-doorlock-system/testes/operacional/DE1_SOC_golden_top.sv" 126 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1754082356711 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[19\] " "bidirectional pin \"GPIO_0\[19\]\" has no driver" {  } { { "DE1_SOC_golden_top.sv" "" { Text "D:/Users/202311250013/Documents/fpga-doorlock-system/testes/operacional/DE1_SOC_golden_top.sv" 126 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1754082356711 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[21\] " "bidirectional pin \"GPIO_0\[21\]\" has no driver" {  } { { "DE1_SOC_golden_top.sv" "" { Text "D:/Users/202311250013/Documents/fpga-doorlock-system/testes/operacional/DE1_SOC_golden_top.sv" 126 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1754082356711 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[23\] " "bidirectional pin \"GPIO_0\[23\]\" has no driver" {  } { { "DE1_SOC_golden_top.sv" "" { Text "D:/Users/202311250013/Documents/fpga-doorlock-system/testes/operacional/DE1_SOC_golden_top.sv" 126 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1754082356711 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[25\] " "bidirectional pin \"GPIO_0\[25\]\" has no driver" {  } { { "DE1_SOC_golden_top.sv" "" { Text "D:/Users/202311250013/Documents/fpga-doorlock-system/testes/operacional/DE1_SOC_golden_top.sv" 126 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1754082356711 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[26\] " "bidirectional pin \"GPIO_0\[26\]\" has no driver" {  } { { "DE1_SOC_golden_top.sv" "" { Text "D:/Users/202311250013/Documents/fpga-doorlock-system/testes/operacional/DE1_SOC_golden_top.sv" 126 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1754082356711 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[27\] " "bidirectional pin \"GPIO_0\[27\]\" has no driver" {  } { { "DE1_SOC_golden_top.sv" "" { Text "D:/Users/202311250013/Documents/fpga-doorlock-system/testes/operacional/DE1_SOC_golden_top.sv" 126 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1754082356711 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[28\] " "bidirectional pin \"GPIO_0\[28\]\" has no driver" {  } { { "DE1_SOC_golden_top.sv" "" { Text "D:/Users/202311250013/Documents/fpga-doorlock-system/testes/operacional/DE1_SOC_golden_top.sv" 126 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1754082356711 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[29\] " "bidirectional pin \"GPIO_0\[29\]\" has no driver" {  } { { "DE1_SOC_golden_top.sv" "" { Text "D:/Users/202311250013/Documents/fpga-doorlock-system/testes/operacional/DE1_SOC_golden_top.sv" 126 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1754082356711 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[30\] " "bidirectional pin \"GPIO_0\[30\]\" has no driver" {  } { { "DE1_SOC_golden_top.sv" "" { Text "D:/Users/202311250013/Documents/fpga-doorlock-system/testes/operacional/DE1_SOC_golden_top.sv" 126 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1754082356711 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[31\] " "bidirectional pin \"GPIO_0\[31\]\" has no driver" {  } { { "DE1_SOC_golden_top.sv" "" { Text "D:/Users/202311250013/Documents/fpga-doorlock-system/testes/operacional/DE1_SOC_golden_top.sv" 126 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1754082356711 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[32\] " "bidirectional pin \"GPIO_0\[32\]\" has no driver" {  } { { "DE1_SOC_golden_top.sv" "" { Text "D:/Users/202311250013/Documents/fpga-doorlock-system/testes/operacional/DE1_SOC_golden_top.sv" 126 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1754082356711 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[33\] " "bidirectional pin \"GPIO_0\[33\]\" has no driver" {  } { { "DE1_SOC_golden_top.sv" "" { Text "D:/Users/202311250013/Documents/fpga-doorlock-system/testes/operacional/DE1_SOC_golden_top.sv" 126 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1754082356711 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[34\] " "bidirectional pin \"GPIO_0\[34\]\" has no driver" {  } { { "DE1_SOC_golden_top.sv" "" { Text "D:/Users/202311250013/Documents/fpga-doorlock-system/testes/operacional/DE1_SOC_golden_top.sv" 126 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1754082356711 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[35\] " "bidirectional pin \"GPIO_0\[35\]\" has no driver" {  } { { "DE1_SOC_golden_top.sv" "" { Text "D:/Users/202311250013/Documents/fpga-doorlock-system/testes/operacional/DE1_SOC_golden_top.sv" 126 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1754082356711 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[0\] " "bidirectional pin \"GPIO_1\[0\]\" has no driver" {  } { { "DE1_SOC_golden_top.sv" "" { Text "D:/Users/202311250013/Documents/fpga-doorlock-system/testes/operacional/DE1_SOC_golden_top.sv" 127 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1754082356711 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[1\] " "bidirectional pin \"GPIO_1\[1\]\" has no driver" {  } { { "DE1_SOC_golden_top.sv" "" { Text "D:/Users/202311250013/Documents/fpga-doorlock-system/testes/operacional/DE1_SOC_golden_top.sv" 127 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1754082356711 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[2\] " "bidirectional pin \"GPIO_1\[2\]\" has no driver" {  } { { "DE1_SOC_golden_top.sv" "" { Text "D:/Users/202311250013/Documents/fpga-doorlock-system/testes/operacional/DE1_SOC_golden_top.sv" 127 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1754082356711 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[3\] " "bidirectional pin \"GPIO_1\[3\]\" has no driver" {  } { { "DE1_SOC_golden_top.sv" "" { Text "D:/Users/202311250013/Documents/fpga-doorlock-system/testes/operacional/DE1_SOC_golden_top.sv" 127 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1754082356711 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[4\] " "bidirectional pin \"GPIO_1\[4\]\" has no driver" {  } { { "DE1_SOC_golden_top.sv" "" { Text "D:/Users/202311250013/Documents/fpga-doorlock-system/testes/operacional/DE1_SOC_golden_top.sv" 127 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1754082356711 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[5\] " "bidirectional pin \"GPIO_1\[5\]\" has no driver" {  } { { "DE1_SOC_golden_top.sv" "" { Text "D:/Users/202311250013/Documents/fpga-doorlock-system/testes/operacional/DE1_SOC_golden_top.sv" 127 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1754082356711 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[6\] " "bidirectional pin \"GPIO_1\[6\]\" has no driver" {  } { { "DE1_SOC_golden_top.sv" "" { Text "D:/Users/202311250013/Documents/fpga-doorlock-system/testes/operacional/DE1_SOC_golden_top.sv" 127 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1754082356711 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[7\] " "bidirectional pin \"GPIO_1\[7\]\" has no driver" {  } { { "DE1_SOC_golden_top.sv" "" { Text "D:/Users/202311250013/Documents/fpga-doorlock-system/testes/operacional/DE1_SOC_golden_top.sv" 127 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1754082356711 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[8\] " "bidirectional pin \"GPIO_1\[8\]\" has no driver" {  } { { "DE1_SOC_golden_top.sv" "" { Text "D:/Users/202311250013/Documents/fpga-doorlock-system/testes/operacional/DE1_SOC_golden_top.sv" 127 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1754082356711 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[9\] " "bidirectional pin \"GPIO_1\[9\]\" has no driver" {  } { { "DE1_SOC_golden_top.sv" "" { Text "D:/Users/202311250013/Documents/fpga-doorlock-system/testes/operacional/DE1_SOC_golden_top.sv" 127 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1754082356711 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[10\] " "bidirectional pin \"GPIO_1\[10\]\" has no driver" {  } { { "DE1_SOC_golden_top.sv" "" { Text "D:/Users/202311250013/Documents/fpga-doorlock-system/testes/operacional/DE1_SOC_golden_top.sv" 127 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1754082356711 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[11\] " "bidirectional pin \"GPIO_1\[11\]\" has no driver" {  } { { "DE1_SOC_golden_top.sv" "" { Text "D:/Users/202311250013/Documents/fpga-doorlock-system/testes/operacional/DE1_SOC_golden_top.sv" 127 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1754082356711 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[12\] " "bidirectional pin \"GPIO_1\[12\]\" has no driver" {  } { { "DE1_SOC_golden_top.sv" "" { Text "D:/Users/202311250013/Documents/fpga-doorlock-system/testes/operacional/DE1_SOC_golden_top.sv" 127 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1754082356711 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[13\] " "bidirectional pin \"GPIO_1\[13\]\" has no driver" {  } { { "DE1_SOC_golden_top.sv" "" { Text "D:/Users/202311250013/Documents/fpga-doorlock-system/testes/operacional/DE1_SOC_golden_top.sv" 127 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1754082356711 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[14\] " "bidirectional pin \"GPIO_1\[14\]\" has no driver" {  } { { "DE1_SOC_golden_top.sv" "" { Text "D:/Users/202311250013/Documents/fpga-doorlock-system/testes/operacional/DE1_SOC_golden_top.sv" 127 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1754082356711 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[15\] " "bidirectional pin \"GPIO_1\[15\]\" has no driver" {  } { { "DE1_SOC_golden_top.sv" "" { Text "D:/Users/202311250013/Documents/fpga-doorlock-system/testes/operacional/DE1_SOC_golden_top.sv" 127 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1754082356711 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[16\] " "bidirectional pin \"GPIO_1\[16\]\" has no driver" {  } { { "DE1_SOC_golden_top.sv" "" { Text "D:/Users/202311250013/Documents/fpga-doorlock-system/testes/operacional/DE1_SOC_golden_top.sv" 127 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1754082356711 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[17\] " "bidirectional pin \"GPIO_1\[17\]\" has no driver" {  } { { "DE1_SOC_golden_top.sv" "" { Text "D:/Users/202311250013/Documents/fpga-doorlock-system/testes/operacional/DE1_SOC_golden_top.sv" 127 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1754082356711 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[18\] " "bidirectional pin \"GPIO_1\[18\]\" has no driver" {  } { { "DE1_SOC_golden_top.sv" "" { Text "D:/Users/202311250013/Documents/fpga-doorlock-system/testes/operacional/DE1_SOC_golden_top.sv" 127 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1754082356711 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[19\] " "bidirectional pin \"GPIO_1\[19\]\" has no driver" {  } { { "DE1_SOC_golden_top.sv" "" { Text "D:/Users/202311250013/Documents/fpga-doorlock-system/testes/operacional/DE1_SOC_golden_top.sv" 127 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1754082356711 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[20\] " "bidirectional pin \"GPIO_1\[20\]\" has no driver" {  } { { "DE1_SOC_golden_top.sv" "" { Text "D:/Users/202311250013/Documents/fpga-doorlock-system/testes/operacional/DE1_SOC_golden_top.sv" 127 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1754082356711 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[21\] " "bidirectional pin \"GPIO_1\[21\]\" has no driver" {  } { { "DE1_SOC_golden_top.sv" "" { Text "D:/Users/202311250013/Documents/fpga-doorlock-system/testes/operacional/DE1_SOC_golden_top.sv" 127 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1754082356711 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[22\] " "bidirectional pin \"GPIO_1\[22\]\" has no driver" {  } { { "DE1_SOC_golden_top.sv" "" { Text "D:/Users/202311250013/Documents/fpga-doorlock-system/testes/operacional/DE1_SOC_golden_top.sv" 127 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1754082356711 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[23\] " "bidirectional pin \"GPIO_1\[23\]\" has no driver" {  } { { "DE1_SOC_golden_top.sv" "" { Text "D:/Users/202311250013/Documents/fpga-doorlock-system/testes/operacional/DE1_SOC_golden_top.sv" 127 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1754082356711 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[24\] " "bidirectional pin \"GPIO_1\[24\]\" has no driver" {  } { { "DE1_SOC_golden_top.sv" "" { Text "D:/Users/202311250013/Documents/fpga-doorlock-system/testes/operacional/DE1_SOC_golden_top.sv" 127 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1754082356711 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[25\] " "bidirectional pin \"GPIO_1\[25\]\" has no driver" {  } { { "DE1_SOC_golden_top.sv" "" { Text "D:/Users/202311250013/Documents/fpga-doorlock-system/testes/operacional/DE1_SOC_golden_top.sv" 127 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1754082356711 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[26\] " "bidirectional pin \"GPIO_1\[26\]\" has no driver" {  } { { "DE1_SOC_golden_top.sv" "" { Text "D:/Users/202311250013/Documents/fpga-doorlock-system/testes/operacional/DE1_SOC_golden_top.sv" 127 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1754082356711 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[27\] " "bidirectional pin \"GPIO_1\[27\]\" has no driver" {  } { { "DE1_SOC_golden_top.sv" "" { Text "D:/Users/202311250013/Documents/fpga-doorlock-system/testes/operacional/DE1_SOC_golden_top.sv" 127 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1754082356711 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[28\] " "bidirectional pin \"GPIO_1\[28\]\" has no driver" {  } { { "DE1_SOC_golden_top.sv" "" { Text "D:/Users/202311250013/Documents/fpga-doorlock-system/testes/operacional/DE1_SOC_golden_top.sv" 127 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1754082356711 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[29\] " "bidirectional pin \"GPIO_1\[29\]\" has no driver" {  } { { "DE1_SOC_golden_top.sv" "" { Text "D:/Users/202311250013/Documents/fpga-doorlock-system/testes/operacional/DE1_SOC_golden_top.sv" 127 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1754082356711 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[30\] " "bidirectional pin \"GPIO_1\[30\]\" has no driver" {  } { { "DE1_SOC_golden_top.sv" "" { Text "D:/Users/202311250013/Documents/fpga-doorlock-system/testes/operacional/DE1_SOC_golden_top.sv" 127 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1754082356711 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[31\] " "bidirectional pin \"GPIO_1\[31\]\" has no driver" {  } { { "DE1_SOC_golden_top.sv" "" { Text "D:/Users/202311250013/Documents/fpga-doorlock-system/testes/operacional/DE1_SOC_golden_top.sv" 127 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1754082356711 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[32\] " "bidirectional pin \"GPIO_1\[32\]\" has no driver" {  } { { "DE1_SOC_golden_top.sv" "" { Text "D:/Users/202311250013/Documents/fpga-doorlock-system/testes/operacional/DE1_SOC_golden_top.sv" 127 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1754082356711 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[33\] " "bidirectional pin \"GPIO_1\[33\]\" has no driver" {  } { { "DE1_SOC_golden_top.sv" "" { Text "D:/Users/202311250013/Documents/fpga-doorlock-system/testes/operacional/DE1_SOC_golden_top.sv" 127 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1754082356711 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[34\] " "bidirectional pin \"GPIO_1\[34\]\" has no driver" {  } { { "DE1_SOC_golden_top.sv" "" { Text "D:/Users/202311250013/Documents/fpga-doorlock-system/testes/operacional/DE1_SOC_golden_top.sv" 127 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1754082356711 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[35\] " "bidirectional pin \"GPIO_1\[35\]\" has no driver" {  } { { "DE1_SOC_golden_top.sv" "" { Text "D:/Users/202311250013/Documents/fpga-doorlock-system/testes/operacional/DE1_SOC_golden_top.sv" 127 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1754082356711 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "PS2_CLK " "bidirectional pin \"PS2_CLK\" has no driver" {  } { { "DE1_SOC_golden_top.sv" "" { Text "D:/Users/202311250013/Documents/fpga-doorlock-system/testes/operacional/DE1_SOC_golden_top.sv" 215 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1754082356711 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "PS2_CLK2 " "bidirectional pin \"PS2_CLK2\" has no driver" {  } { { "DE1_SOC_golden_top.sv" "" { Text "D:/Users/202311250013/Documents/fpga-doorlock-system/testes/operacional/DE1_SOC_golden_top.sv" 216 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1754082356711 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "PS2_DAT " "bidirectional pin \"PS2_DAT\" has no driver" {  } { { "DE1_SOC_golden_top.sv" "" { Text "D:/Users/202311250013/Documents/fpga-doorlock-system/testes/operacional/DE1_SOC_golden_top.sv" 217 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1754082356711 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "PS2_DAT2 " "bidirectional pin \"PS2_DAT2\" has no driver" {  } { { "DE1_SOC_golden_top.sv" "" { Text "D:/Users/202311250013/Documents/fpga-doorlock-system/testes/operacional/DE1_SOC_golden_top.sv" 218 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1754082356711 ""}  } {  } 0 13039 "The following bidirectional pins have no drivers" 0 0 "Analysis & Synthesis" 0 -1 1754082356711 ""}
{ "Warning" "WMLS_MLS_ENABLED_OE" "" "TRI or OPNDRN buffers permanently enabled" { { "Warning" "WMLS_MLS_NODE_NAME" "GPIO_0\[18\]~synth " "Node \"GPIO_0\[18\]~synth\"" {  } { { "DE1_SOC_golden_top.sv" "" { Text "D:/Users/202311250013/Documents/fpga-doorlock-system/testes/operacional/DE1_SOC_golden_top.sv" 126 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1754082356797 ""} { "Warning" "WMLS_MLS_NODE_NAME" "GPIO_0\[20\]~synth " "Node \"GPIO_0\[20\]~synth\"" {  } { { "DE1_SOC_golden_top.sv" "" { Text "D:/Users/202311250013/Documents/fpga-doorlock-system/testes/operacional/DE1_SOC_golden_top.sv" 126 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1754082356797 ""} { "Warning" "WMLS_MLS_NODE_NAME" "GPIO_0\[22\]~synth " "Node \"GPIO_0\[22\]~synth\"" {  } { { "DE1_SOC_golden_top.sv" "" { Text "D:/Users/202311250013/Documents/fpga-doorlock-system/testes/operacional/DE1_SOC_golden_top.sv" 126 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1754082356797 ""} { "Warning" "WMLS_MLS_NODE_NAME" "GPIO_0\[24\]~synth " "Node \"GPIO_0\[24\]~synth\"" {  } { { "DE1_SOC_golden_top.sv" "" { Text "D:/Users/202311250013/Documents/fpga-doorlock-system/testes/operacional/DE1_SOC_golden_top.sv" 126 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1754082356797 ""}  } {  } 0 13009 "TRI or OPNDRN buffers permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1754082356797 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "ADC_CONVST GND " "Pin \"ADC_CONVST\" is stuck at GND" {  } { { "DE1_SOC_golden_top.sv" "" { Text "D:/Users/202311250013/Documents/fpga-doorlock-system/testes/operacional/DE1_SOC_golden_top.sv" 59 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1754082356800 "|DE1_SOC_golden_top|ADC_CONVST"} { "Warning" "WMLS_MLS_STUCK_PIN" "ADC_DIN GND " "Pin \"ADC_DIN\" is stuck at GND" {  } { { "DE1_SOC_golden_top.sv" "" { Text "D:/Users/202311250013/Documents/fpga-doorlock-system/testes/operacional/DE1_SOC_golden_top.sv" 60 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1754082356800 "|DE1_SOC_golden_top|ADC_DIN"} { "Warning" "WMLS_MLS_STUCK_PIN" "ADC_SCLK GND " "Pin \"ADC_SCLK\" is stuck at GND" {  } { { "DE1_SOC_golden_top.sv" "" { Text "D:/Users/202311250013/Documents/fpga-doorlock-system/testes/operacional/DE1_SOC_golden_top.sv" 62 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1754082356800 "|DE1_SOC_golden_top|ADC_SCLK"} { "Warning" "WMLS_MLS_STUCK_PIN" "AUD_DACDAT GND " "Pin \"AUD_DACDAT\" is stuck at GND" {  } { { "DE1_SOC_golden_top.sv" "" { Text "D:/Users/202311250013/Documents/fpga-doorlock-system/testes/operacional/DE1_SOC_golden_top.sv" 72 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1754082356800 "|DE1_SOC_golden_top|AUD_DACDAT"} { "Warning" "WMLS_MLS_STUCK_PIN" "AUD_XCK GND " "Pin \"AUD_XCK\" is stuck at GND" {  } { { "DE1_SOC_golden_top.sv" "" { Text "D:/Users/202311250013/Documents/fpga-doorlock-system/testes/operacional/DE1_SOC_golden_top.sv" 74 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1754082356800 "|DE1_SOC_golden_top|AUD_XCK"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_ADDR\[0\] GND " "Pin \"DRAM_ADDR\[0\]\" is stuck at GND" {  } { { "DE1_SOC_golden_top.sv" "" { Text "D:/Users/202311250013/Documents/fpga-doorlock-system/testes/operacional/DE1_SOC_golden_top.sv" 100 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1754082356800 "|DE1_SOC_golden_top|DRAM_ADDR[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_ADDR\[1\] GND " "Pin \"DRAM_ADDR\[1\]\" is stuck at GND" {  } { { "DE1_SOC_golden_top.sv" "" { Text "D:/Users/202311250013/Documents/fpga-doorlock-system/testes/operacional/DE1_SOC_golden_top.sv" 100 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1754082356800 "|DE1_SOC_golden_top|DRAM_ADDR[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_ADDR\[2\] GND " "Pin \"DRAM_ADDR\[2\]\" is stuck at GND" {  } { { "DE1_SOC_golden_top.sv" "" { Text "D:/Users/202311250013/Documents/fpga-doorlock-system/testes/operacional/DE1_SOC_golden_top.sv" 100 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1754082356800 "|DE1_SOC_golden_top|DRAM_ADDR[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_ADDR\[3\] GND " "Pin \"DRAM_ADDR\[3\]\" is stuck at GND" {  } { { "DE1_SOC_golden_top.sv" "" { Text "D:/Users/202311250013/Documents/fpga-doorlock-system/testes/operacional/DE1_SOC_golden_top.sv" 100 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1754082356800 "|DE1_SOC_golden_top|DRAM_ADDR[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_ADDR\[4\] GND " "Pin \"DRAM_ADDR\[4\]\" is stuck at GND" {  } { { "DE1_SOC_golden_top.sv" "" { Text "D:/Users/202311250013/Documents/fpga-doorlock-system/testes/operacional/DE1_SOC_golden_top.sv" 100 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1754082356800 "|DE1_SOC_golden_top|DRAM_ADDR[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_ADDR\[5\] GND " "Pin \"DRAM_ADDR\[5\]\" is stuck at GND" {  } { { "DE1_SOC_golden_top.sv" "" { Text "D:/Users/202311250013/Documents/fpga-doorlock-system/testes/operacional/DE1_SOC_golden_top.sv" 100 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1754082356800 "|DE1_SOC_golden_top|DRAM_ADDR[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_ADDR\[6\] GND " "Pin \"DRAM_ADDR\[6\]\" is stuck at GND" {  } { { "DE1_SOC_golden_top.sv" "" { Text "D:/Users/202311250013/Documents/fpga-doorlock-system/testes/operacional/DE1_SOC_golden_top.sv" 100 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1754082356800 "|DE1_SOC_golden_top|DRAM_ADDR[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_ADDR\[7\] GND " "Pin \"DRAM_ADDR\[7\]\" is stuck at GND" {  } { { "DE1_SOC_golden_top.sv" "" { Text "D:/Users/202311250013/Documents/fpga-doorlock-system/testes/operacional/DE1_SOC_golden_top.sv" 100 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1754082356800 "|DE1_SOC_golden_top|DRAM_ADDR[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_ADDR\[8\] GND " "Pin \"DRAM_ADDR\[8\]\" is stuck at GND" {  } { { "DE1_SOC_golden_top.sv" "" { Text "D:/Users/202311250013/Documents/fpga-doorlock-system/testes/operacional/DE1_SOC_golden_top.sv" 100 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1754082356800 "|DE1_SOC_golden_top|DRAM_ADDR[8]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_ADDR\[9\] GND " "Pin \"DRAM_ADDR\[9\]\" is stuck at GND" {  } { { "DE1_SOC_golden_top.sv" "" { Text "D:/Users/202311250013/Documents/fpga-doorlock-system/testes/operacional/DE1_SOC_golden_top.sv" 100 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1754082356800 "|DE1_SOC_golden_top|DRAM_ADDR[9]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_ADDR\[10\] GND " "Pin \"DRAM_ADDR\[10\]\" is stuck at GND" {  } { { "DE1_SOC_golden_top.sv" "" { Text "D:/Users/202311250013/Documents/fpga-doorlock-system/testes/operacional/DE1_SOC_golden_top.sv" 100 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1754082356800 "|DE1_SOC_golden_top|DRAM_ADDR[10]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_ADDR\[11\] GND " "Pin \"DRAM_ADDR\[11\]\" is stuck at GND" {  } { { "DE1_SOC_golden_top.sv" "" { Text "D:/Users/202311250013/Documents/fpga-doorlock-system/testes/operacional/DE1_SOC_golden_top.sv" 100 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1754082356800 "|DE1_SOC_golden_top|DRAM_ADDR[11]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_ADDR\[12\] GND " "Pin \"DRAM_ADDR\[12\]\" is stuck at GND" {  } { { "DE1_SOC_golden_top.sv" "" { Text "D:/Users/202311250013/Documents/fpga-doorlock-system/testes/operacional/DE1_SOC_golden_top.sv" 100 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1754082356800 "|DE1_SOC_golden_top|DRAM_ADDR[12]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_BA\[0\] GND " "Pin \"DRAM_BA\[0\]\" is stuck at GND" {  } { { "DE1_SOC_golden_top.sv" "" { Text "D:/Users/202311250013/Documents/fpga-doorlock-system/testes/operacional/DE1_SOC_golden_top.sv" 101 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1754082356800 "|DE1_SOC_golden_top|DRAM_BA[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_BA\[1\] GND " "Pin \"DRAM_BA\[1\]\" is stuck at GND" {  } { { "DE1_SOC_golden_top.sv" "" { Text "D:/Users/202311250013/Documents/fpga-doorlock-system/testes/operacional/DE1_SOC_golden_top.sv" 101 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1754082356800 "|DE1_SOC_golden_top|DRAM_BA[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_CAS_N GND " "Pin \"DRAM_CAS_N\" is stuck at GND" {  } { { "DE1_SOC_golden_top.sv" "" { Text "D:/Users/202311250013/Documents/fpga-doorlock-system/testes/operacional/DE1_SOC_golden_top.sv" 102 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1754082356800 "|DE1_SOC_golden_top|DRAM_CAS_N"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_CKE GND " "Pin \"DRAM_CKE\" is stuck at GND" {  } { { "DE1_SOC_golden_top.sv" "" { Text "D:/Users/202311250013/Documents/fpga-doorlock-system/testes/operacional/DE1_SOC_golden_top.sv" 103 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1754082356800 "|DE1_SOC_golden_top|DRAM_CKE"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_CLK GND " "Pin \"DRAM_CLK\" is stuck at GND" {  } { { "DE1_SOC_golden_top.sv" "" { Text "D:/Users/202311250013/Documents/fpga-doorlock-system/testes/operacional/DE1_SOC_golden_top.sv" 104 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1754082356800 "|DE1_SOC_golden_top|DRAM_CLK"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_CS_N GND " "Pin \"DRAM_CS_N\" is stuck at GND" {  } { { "DE1_SOC_golden_top.sv" "" { Text "D:/Users/202311250013/Documents/fpga-doorlock-system/testes/operacional/DE1_SOC_golden_top.sv" 105 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1754082356800 "|DE1_SOC_golden_top|DRAM_CS_N"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_LDQM GND " "Pin \"DRAM_LDQM\" is stuck at GND" {  } { { "DE1_SOC_golden_top.sv" "" { Text "D:/Users/202311250013/Documents/fpga-doorlock-system/testes/operacional/DE1_SOC_golden_top.sv" 107 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1754082356800 "|DE1_SOC_golden_top|DRAM_LDQM"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_RAS_N GND " "Pin \"DRAM_RAS_N\" is stuck at GND" {  } { { "DE1_SOC_golden_top.sv" "" { Text "D:/Users/202311250013/Documents/fpga-doorlock-system/testes/operacional/DE1_SOC_golden_top.sv" 108 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1754082356800 "|DE1_SOC_golden_top|DRAM_RAS_N"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_UDQM GND " "Pin \"DRAM_UDQM\" is stuck at GND" {  } { { "DE1_SOC_golden_top.sv" "" { Text "D:/Users/202311250013/Documents/fpga-doorlock-system/testes/operacional/DE1_SOC_golden_top.sv" 109 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1754082356800 "|DE1_SOC_golden_top|DRAM_UDQM"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_WE_N GND " "Pin \"DRAM_WE_N\" is stuck at GND" {  } { { "DE1_SOC_golden_top.sv" "" { Text "D:/Users/202311250013/Documents/fpga-doorlock-system/testes/operacional/DE1_SOC_golden_top.sv" 110 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1754082356800 "|DE1_SOC_golden_top|DRAM_WE_N"} { "Warning" "WMLS_MLS_STUCK_PIN" "FAN_CTRL GND " "Pin \"FAN_CTRL\" is stuck at GND" {  } { { "DE1_SOC_golden_top.sv" "" { Text "D:/Users/202311250013/Documents/fpga-doorlock-system/testes/operacional/DE1_SOC_golden_top.sv" 115 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1754082356800 "|DE1_SOC_golden_top|FAN_CTRL"} { "Warning" "WMLS_MLS_STUCK_PIN" "FPGA_I2C_SCLK GND " "Pin \"FPGA_I2C_SCLK\" is stuck at GND" {  } { { "DE1_SOC_golden_top.sv" "" { Text "D:/Users/202311250013/Documents/fpga-doorlock-system/testes/operacional/DE1_SOC_golden_top.sv" 120 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1754082356800 "|DE1_SOC_golden_top|FPGA_I2C_SCLK"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2\[6\] VCC " "Pin \"HEX2\[6\]\" is stuck at VCC" {  } { { "DE1_SOC_golden_top.sv" "" { Text "D:/Users/202311250013/Documents/fpga-doorlock-system/testes/operacional/DE1_SOC_golden_top.sv" 135 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1754082356800 "|DE1_SOC_golden_top|HEX2[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[6\] VCC " "Pin \"HEX3\[6\]\" is stuck at VCC" {  } { { "DE1_SOC_golden_top.sv" "" { Text "D:/Users/202311250013/Documents/fpga-doorlock-system/testes/operacional/DE1_SOC_golden_top.sv" 136 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1754082356800 "|DE1_SOC_golden_top|HEX3[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX4\[6\] VCC " "Pin \"HEX4\[6\]\" is stuck at VCC" {  } { { "DE1_SOC_golden_top.sv" "" { Text "D:/Users/202311250013/Documents/fpga-doorlock-system/testes/operacional/DE1_SOC_golden_top.sv" 137 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1754082356800 "|DE1_SOC_golden_top|HEX4[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[6\] VCC " "Pin \"HEX5\[6\]\" is stuck at VCC" {  } { { "DE1_SOC_golden_top.sv" "" { Text "D:/Users/202311250013/Documents/fpga-doorlock-system/testes/operacional/DE1_SOC_golden_top.sv" 138 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1754082356800 "|DE1_SOC_golden_top|HEX5[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "IRDA_TXD GND " "Pin \"IRDA_TXD\" is stuck at GND" {  } { { "DE1_SOC_golden_top.sv" "" { Text "D:/Users/202311250013/Documents/fpga-doorlock-system/testes/operacional/DE1_SOC_golden_top.sv" 200 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1754082356800 "|DE1_SOC_golden_top|IRDA_TXD"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[2\] GND " "Pin \"LEDR\[2\]\" is stuck at GND" {  } { { "DE1_SOC_golden_top.sv" "" { Text "D:/Users/202311250013/Documents/fpga-doorlock-system/testes/operacional/DE1_SOC_golden_top.sv" 210 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1754082356800 "|DE1_SOC_golden_top|LEDR[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[3\] GND " "Pin \"LEDR\[3\]\" is stuck at GND" {  } { { "DE1_SOC_golden_top.sv" "" { Text "D:/Users/202311250013/Documents/fpga-doorlock-system/testes/operacional/DE1_SOC_golden_top.sv" 210 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1754082356800 "|DE1_SOC_golden_top|LEDR[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[4\] GND " "Pin \"LEDR\[4\]\" is stuck at GND" {  } { { "DE1_SOC_golden_top.sv" "" { Text "D:/Users/202311250013/Documents/fpga-doorlock-system/testes/operacional/DE1_SOC_golden_top.sv" 210 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1754082356800 "|DE1_SOC_golden_top|LEDR[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[5\] GND " "Pin \"LEDR\[5\]\" is stuck at GND" {  } { { "DE1_SOC_golden_top.sv" "" { Text "D:/Users/202311250013/Documents/fpga-doorlock-system/testes/operacional/DE1_SOC_golden_top.sv" 210 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1754082356800 "|DE1_SOC_golden_top|LEDR[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[6\] GND " "Pin \"LEDR\[6\]\" is stuck at GND" {  } { { "DE1_SOC_golden_top.sv" "" { Text "D:/Users/202311250013/Documents/fpga-doorlock-system/testes/operacional/DE1_SOC_golden_top.sv" 210 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1754082356800 "|DE1_SOC_golden_top|LEDR[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[7\] GND " "Pin \"LEDR\[7\]\" is stuck at GND" {  } { { "DE1_SOC_golden_top.sv" "" { Text "D:/Users/202311250013/Documents/fpga-doorlock-system/testes/operacional/DE1_SOC_golden_top.sv" 210 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1754082356800 "|DE1_SOC_golden_top|LEDR[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[8\] GND " "Pin \"LEDR\[8\]\" is stuck at GND" {  } { { "DE1_SOC_golden_top.sv" "" { Text "D:/Users/202311250013/Documents/fpga-doorlock-system/testes/operacional/DE1_SOC_golden_top.sv" 210 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1754082356800 "|DE1_SOC_golden_top|LEDR[8]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[9\] GND " "Pin \"LEDR\[9\]\" is stuck at GND" {  } { { "DE1_SOC_golden_top.sv" "" { Text "D:/Users/202311250013/Documents/fpga-doorlock-system/testes/operacional/DE1_SOC_golden_top.sv" 210 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1754082356800 "|DE1_SOC_golden_top|LEDR[9]"} { "Warning" "WMLS_MLS_STUCK_PIN" "TD_RESET_N GND " "Pin \"TD_RESET_N\" is stuck at GND" {  } { { "DE1_SOC_golden_top.sv" "" { Text "D:/Users/202311250013/Documents/fpga-doorlock-system/testes/operacional/DE1_SOC_golden_top.sv" 231 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1754082356800 "|DE1_SOC_golden_top|TD_RESET_N"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_B\[0\] GND " "Pin \"VGA_B\[0\]\" is stuck at GND" {  } { { "DE1_SOC_golden_top.sv" "" { Text "D:/Users/202311250013/Documents/fpga-doorlock-system/testes/operacional/DE1_SOC_golden_top.sv" 237 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1754082356800 "|DE1_SOC_golden_top|VGA_B[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_B\[1\] GND " "Pin \"VGA_B\[1\]\" is stuck at GND" {  } { { "DE1_SOC_golden_top.sv" "" { Text "D:/Users/202311250013/Documents/fpga-doorlock-system/testes/operacional/DE1_SOC_golden_top.sv" 237 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1754082356800 "|DE1_SOC_golden_top|VGA_B[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_B\[2\] GND " "Pin \"VGA_B\[2\]\" is stuck at GND" {  } { { "DE1_SOC_golden_top.sv" "" { Text "D:/Users/202311250013/Documents/fpga-doorlock-system/testes/operacional/DE1_SOC_golden_top.sv" 237 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1754082356800 "|DE1_SOC_golden_top|VGA_B[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_B\[3\] GND " "Pin \"VGA_B\[3\]\" is stuck at GND" {  } { { "DE1_SOC_golden_top.sv" "" { Text "D:/Users/202311250013/Documents/fpga-doorlock-system/testes/operacional/DE1_SOC_golden_top.sv" 237 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1754082356800 "|DE1_SOC_golden_top|VGA_B[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_B\[4\] GND " "Pin \"VGA_B\[4\]\" is stuck at GND" {  } { { "DE1_SOC_golden_top.sv" "" { Text "D:/Users/202311250013/Documents/fpga-doorlock-system/testes/operacional/DE1_SOC_golden_top.sv" 237 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1754082356800 "|DE1_SOC_golden_top|VGA_B[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_B\[5\] GND " "Pin \"VGA_B\[5\]\" is stuck at GND" {  } { { "DE1_SOC_golden_top.sv" "" { Text "D:/Users/202311250013/Documents/fpga-doorlock-system/testes/operacional/DE1_SOC_golden_top.sv" 237 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1754082356800 "|DE1_SOC_golden_top|VGA_B[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_B\[6\] GND " "Pin \"VGA_B\[6\]\" is stuck at GND" {  } { { "DE1_SOC_golden_top.sv" "" { Text "D:/Users/202311250013/Documents/fpga-doorlock-system/testes/operacional/DE1_SOC_golden_top.sv" 237 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1754082356800 "|DE1_SOC_golden_top|VGA_B[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_B\[7\] GND " "Pin \"VGA_B\[7\]\" is stuck at GND" {  } { { "DE1_SOC_golden_top.sv" "" { Text "D:/Users/202311250013/Documents/fpga-doorlock-system/testes/operacional/DE1_SOC_golden_top.sv" 237 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1754082356800 "|DE1_SOC_golden_top|VGA_B[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_BLANK_N GND " "Pin \"VGA_BLANK_N\" is stuck at GND" {  } { { "DE1_SOC_golden_top.sv" "" { Text "D:/Users/202311250013/Documents/fpga-doorlock-system/testes/operacional/DE1_SOC_golden_top.sv" 238 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1754082356800 "|DE1_SOC_golden_top|VGA_BLANK_N"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_CLK GND " "Pin \"VGA_CLK\" is stuck at GND" {  } { { "DE1_SOC_golden_top.sv" "" { Text "D:/Users/202311250013/Documents/fpga-doorlock-system/testes/operacional/DE1_SOC_golden_top.sv" 239 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1754082356800 "|DE1_SOC_golden_top|VGA_CLK"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_G\[0\] GND " "Pin \"VGA_G\[0\]\" is stuck at GND" {  } { { "DE1_SOC_golden_top.sv" "" { Text "D:/Users/202311250013/Documents/fpga-doorlock-system/testes/operacional/DE1_SOC_golden_top.sv" 240 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1754082356800 "|DE1_SOC_golden_top|VGA_G[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_G\[1\] GND " "Pin \"VGA_G\[1\]\" is stuck at GND" {  } { { "DE1_SOC_golden_top.sv" "" { Text "D:/Users/202311250013/Documents/fpga-doorlock-system/testes/operacional/DE1_SOC_golden_top.sv" 240 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1754082356800 "|DE1_SOC_golden_top|VGA_G[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_G\[2\] GND " "Pin \"VGA_G\[2\]\" is stuck at GND" {  } { { "DE1_SOC_golden_top.sv" "" { Text "D:/Users/202311250013/Documents/fpga-doorlock-system/testes/operacional/DE1_SOC_golden_top.sv" 240 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1754082356800 "|DE1_SOC_golden_top|VGA_G[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_G\[3\] GND " "Pin \"VGA_G\[3\]\" is stuck at GND" {  } { { "DE1_SOC_golden_top.sv" "" { Text "D:/Users/202311250013/Documents/fpga-doorlock-system/testes/operacional/DE1_SOC_golden_top.sv" 240 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1754082356800 "|DE1_SOC_golden_top|VGA_G[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_G\[4\] GND " "Pin \"VGA_G\[4\]\" is stuck at GND" {  } { { "DE1_SOC_golden_top.sv" "" { Text "D:/Users/202311250013/Documents/fpga-doorlock-system/testes/operacional/DE1_SOC_golden_top.sv" 240 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1754082356800 "|DE1_SOC_golden_top|VGA_G[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_G\[5\] GND " "Pin \"VGA_G\[5\]\" is stuck at GND" {  } { { "DE1_SOC_golden_top.sv" "" { Text "D:/Users/202311250013/Documents/fpga-doorlock-system/testes/operacional/DE1_SOC_golden_top.sv" 240 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1754082356800 "|DE1_SOC_golden_top|VGA_G[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_G\[6\] GND " "Pin \"VGA_G\[6\]\" is stuck at GND" {  } { { "DE1_SOC_golden_top.sv" "" { Text "D:/Users/202311250013/Documents/fpga-doorlock-system/testes/operacional/DE1_SOC_golden_top.sv" 240 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1754082356800 "|DE1_SOC_golden_top|VGA_G[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_G\[7\] GND " "Pin \"VGA_G\[7\]\" is stuck at GND" {  } { { "DE1_SOC_golden_top.sv" "" { Text "D:/Users/202311250013/Documents/fpga-doorlock-system/testes/operacional/DE1_SOC_golden_top.sv" 240 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1754082356800 "|DE1_SOC_golden_top|VGA_G[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_HS GND " "Pin \"VGA_HS\" is stuck at GND" {  } { { "DE1_SOC_golden_top.sv" "" { Text "D:/Users/202311250013/Documents/fpga-doorlock-system/testes/operacional/DE1_SOC_golden_top.sv" 241 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1754082356800 "|DE1_SOC_golden_top|VGA_HS"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_R\[0\] GND " "Pin \"VGA_R\[0\]\" is stuck at GND" {  } { { "DE1_SOC_golden_top.sv" "" { Text "D:/Users/202311250013/Documents/fpga-doorlock-system/testes/operacional/DE1_SOC_golden_top.sv" 242 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1754082356800 "|DE1_SOC_golden_top|VGA_R[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_R\[1\] GND " "Pin \"VGA_R\[1\]\" is stuck at GND" {  } { { "DE1_SOC_golden_top.sv" "" { Text "D:/Users/202311250013/Documents/fpga-doorlock-system/testes/operacional/DE1_SOC_golden_top.sv" 242 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1754082356800 "|DE1_SOC_golden_top|VGA_R[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_R\[2\] GND " "Pin \"VGA_R\[2\]\" is stuck at GND" {  } { { "DE1_SOC_golden_top.sv" "" { Text "D:/Users/202311250013/Documents/fpga-doorlock-system/testes/operacional/DE1_SOC_golden_top.sv" 242 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1754082356800 "|DE1_SOC_golden_top|VGA_R[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_R\[3\] GND " "Pin \"VGA_R\[3\]\" is stuck at GND" {  } { { "DE1_SOC_golden_top.sv" "" { Text "D:/Users/202311250013/Documents/fpga-doorlock-system/testes/operacional/DE1_SOC_golden_top.sv" 242 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1754082356800 "|DE1_SOC_golden_top|VGA_R[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_R\[4\] GND " "Pin \"VGA_R\[4\]\" is stuck at GND" {  } { { "DE1_SOC_golden_top.sv" "" { Text "D:/Users/202311250013/Documents/fpga-doorlock-system/testes/operacional/DE1_SOC_golden_top.sv" 242 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1754082356800 "|DE1_SOC_golden_top|VGA_R[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_R\[5\] GND " "Pin \"VGA_R\[5\]\" is stuck at GND" {  } { { "DE1_SOC_golden_top.sv" "" { Text "D:/Users/202311250013/Documents/fpga-doorlock-system/testes/operacional/DE1_SOC_golden_top.sv" 242 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1754082356800 "|DE1_SOC_golden_top|VGA_R[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_R\[6\] GND " "Pin \"VGA_R\[6\]\" is stuck at GND" {  } { { "DE1_SOC_golden_top.sv" "" { Text "D:/Users/202311250013/Documents/fpga-doorlock-system/testes/operacional/DE1_SOC_golden_top.sv" 242 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1754082356800 "|DE1_SOC_golden_top|VGA_R[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_R\[7\] GND " "Pin \"VGA_R\[7\]\" is stuck at GND" {  } { { "DE1_SOC_golden_top.sv" "" { Text "D:/Users/202311250013/Documents/fpga-doorlock-system/testes/operacional/DE1_SOC_golden_top.sv" 242 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1754082356800 "|DE1_SOC_golden_top|VGA_R[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_SYNC_N GND " "Pin \"VGA_SYNC_N\" is stuck at GND" {  } { { "DE1_SOC_golden_top.sv" "" { Text "D:/Users/202311250013/Documents/fpga-doorlock-system/testes/operacional/DE1_SOC_golden_top.sv" 243 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1754082356800 "|DE1_SOC_golden_top|VGA_SYNC_N"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_VS GND " "Pin \"VGA_VS\" is stuck at GND" {  } { { "DE1_SOC_golden_top.sv" "" { Text "D:/Users/202311250013/Documents/fpga-doorlock-system/testes/operacional/DE1_SOC_golden_top.sv" 246 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1754082356800 "|DE1_SOC_golden_top|VGA_VS"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1754082356800 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1754082356949 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "23 " "23 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1754082357251 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "D:/Users/202311250013/Documents/fpga-doorlock-system/testes/operacional/output_files/operacional.map.smsg " "Generated suppressed messages file D:/Users/202311250013/Documents/fpga-doorlock-system/testes/operacional/output_files/operacional.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1754082357346 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1754082357587 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1754082357587 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "28 " "Design contains 28 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "ADC_DOUT " "No output dependent on input pin \"ADC_DOUT\"" {  } { { "DE1_SOC_golden_top.sv" "" { Text "D:/Users/202311250013/Documents/fpga-doorlock-system/testes/operacional/DE1_SOC_golden_top.sv" 61 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1754082357694 "|DE1_SOC_golden_top|ADC_DOUT"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "AUD_ADCDAT " "No output dependent on input pin \"AUD_ADCDAT\"" {  } { { "DE1_SOC_golden_top.sv" "" { Text "D:/Users/202311250013/Documents/fpga-doorlock-system/testes/operacional/DE1_SOC_golden_top.sv" 69 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1754082357694 "|DE1_SOC_golden_top|AUD_ADCDAT"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "CLOCK2_50 " "No output dependent on input pin \"CLOCK2_50\"" {  } { { "DE1_SOC_golden_top.sv" "" { Text "D:/Users/202311250013/Documents/fpga-doorlock-system/testes/operacional/DE1_SOC_golden_top.sv" 80 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1754082357694 "|DE1_SOC_golden_top|CLOCK2_50"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "CLOCK3_50 " "No output dependent on input pin \"CLOCK3_50\"" {  } { { "DE1_SOC_golden_top.sv" "" { Text "D:/Users/202311250013/Documents/fpga-doorlock-system/testes/operacional/DE1_SOC_golden_top.sv" 85 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1754082357694 "|DE1_SOC_golden_top|CLOCK3_50"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "CLOCK4_50 " "No output dependent on input pin \"CLOCK4_50\"" {  } { { "DE1_SOC_golden_top.sv" "" { Text "D:/Users/202311250013/Documents/fpga-doorlock-system/testes/operacional/DE1_SOC_golden_top.sv" 90 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1754082357694 "|DE1_SOC_golden_top|CLOCK4_50"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "IRDA_RXD " "No output dependent on input pin \"IRDA_RXD\"" {  } { { "DE1_SOC_golden_top.sv" "" { Text "D:/Users/202311250013/Documents/fpga-doorlock-system/testes/operacional/DE1_SOC_golden_top.sv" 199 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1754082357694 "|DE1_SOC_golden_top|IRDA_RXD"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "KEY\[2\] " "No output dependent on input pin \"KEY\[2\]\"" {  } { { "DE1_SOC_golden_top.sv" "" { Text "D:/Users/202311250013/Documents/fpga-doorlock-system/testes/operacional/DE1_SOC_golden_top.sv" 205 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1754082357694 "|DE1_SOC_golden_top|KEY[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[1\] " "No output dependent on input pin \"SW\[1\]\"" {  } { { "DE1_SOC_golden_top.sv" "" { Text "D:/Users/202311250013/Documents/fpga-doorlock-system/testes/operacional/DE1_SOC_golden_top.sv" 223 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1754082357694 "|DE1_SOC_golden_top|SW[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[2\] " "No output dependent on input pin \"SW\[2\]\"" {  } { { "DE1_SOC_golden_top.sv" "" { Text "D:/Users/202311250013/Documents/fpga-doorlock-system/testes/operacional/DE1_SOC_golden_top.sv" 223 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1754082357694 "|DE1_SOC_golden_top|SW[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[3\] " "No output dependent on input pin \"SW\[3\]\"" {  } { { "DE1_SOC_golden_top.sv" "" { Text "D:/Users/202311250013/Documents/fpga-doorlock-system/testes/operacional/DE1_SOC_golden_top.sv" 223 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1754082357694 "|DE1_SOC_golden_top|SW[3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[4\] " "No output dependent on input pin \"SW\[4\]\"" {  } { { "DE1_SOC_golden_top.sv" "" { Text "D:/Users/202311250013/Documents/fpga-doorlock-system/testes/operacional/DE1_SOC_golden_top.sv" 223 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1754082357694 "|DE1_SOC_golden_top|SW[4]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[5\] " "No output dependent on input pin \"SW\[5\]\"" {  } { { "DE1_SOC_golden_top.sv" "" { Text "D:/Users/202311250013/Documents/fpga-doorlock-system/testes/operacional/DE1_SOC_golden_top.sv" 223 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1754082357694 "|DE1_SOC_golden_top|SW[5]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[6\] " "No output dependent on input pin \"SW\[6\]\"" {  } { { "DE1_SOC_golden_top.sv" "" { Text "D:/Users/202311250013/Documents/fpga-doorlock-system/testes/operacional/DE1_SOC_golden_top.sv" 223 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1754082357694 "|DE1_SOC_golden_top|SW[6]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[7\] " "No output dependent on input pin \"SW\[7\]\"" {  } { { "DE1_SOC_golden_top.sv" "" { Text "D:/Users/202311250013/Documents/fpga-doorlock-system/testes/operacional/DE1_SOC_golden_top.sv" 223 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1754082357694 "|DE1_SOC_golden_top|SW[7]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[8\] " "No output dependent on input pin \"SW\[8\]\"" {  } { { "DE1_SOC_golden_top.sv" "" { Text "D:/Users/202311250013/Documents/fpga-doorlock-system/testes/operacional/DE1_SOC_golden_top.sv" 223 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1754082357694 "|DE1_SOC_golden_top|SW[8]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[9\] " "No output dependent on input pin \"SW\[9\]\"" {  } { { "DE1_SOC_golden_top.sv" "" { Text "D:/Users/202311250013/Documents/fpga-doorlock-system/testes/operacional/DE1_SOC_golden_top.sv" 223 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1754082357694 "|DE1_SOC_golden_top|SW[9]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "TD_CLK27 " "No output dependent on input pin \"TD_CLK27\"" {  } { { "DE1_SOC_golden_top.sv" "" { Text "D:/Users/202311250013/Documents/fpga-doorlock-system/testes/operacional/DE1_SOC_golden_top.sv" 228 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1754082357694 "|DE1_SOC_golden_top|TD_CLK27"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "TD_DATA\[0\] " "No output dependent on input pin \"TD_DATA\[0\]\"" {  } { { "DE1_SOC_golden_top.sv" "" { Text "D:/Users/202311250013/Documents/fpga-doorlock-system/testes/operacional/DE1_SOC_golden_top.sv" 229 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1754082357694 "|DE1_SOC_golden_top|TD_DATA[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "TD_DATA\[1\] " "No output dependent on input pin \"TD_DATA\[1\]\"" {  } { { "DE1_SOC_golden_top.sv" "" { Text "D:/Users/202311250013/Documents/fpga-doorlock-system/testes/operacional/DE1_SOC_golden_top.sv" 229 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1754082357694 "|DE1_SOC_golden_top|TD_DATA[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "TD_DATA\[2\] " "No output dependent on input pin \"TD_DATA\[2\]\"" {  } { { "DE1_SOC_golden_top.sv" "" { Text "D:/Users/202311250013/Documents/fpga-doorlock-system/testes/operacional/DE1_SOC_golden_top.sv" 229 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1754082357694 "|DE1_SOC_golden_top|TD_DATA[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "TD_DATA\[3\] " "No output dependent on input pin \"TD_DATA\[3\]\"" {  } { { "DE1_SOC_golden_top.sv" "" { Text "D:/Users/202311250013/Documents/fpga-doorlock-system/testes/operacional/DE1_SOC_golden_top.sv" 229 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1754082357694 "|DE1_SOC_golden_top|TD_DATA[3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "TD_DATA\[4\] " "No output dependent on input pin \"TD_DATA\[4\]\"" {  } { { "DE1_SOC_golden_top.sv" "" { Text "D:/Users/202311250013/Documents/fpga-doorlock-system/testes/operacional/DE1_SOC_golden_top.sv" 229 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1754082357694 "|DE1_SOC_golden_top|TD_DATA[4]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "TD_DATA\[5\] " "No output dependent on input pin \"TD_DATA\[5\]\"" {  } { { "DE1_SOC_golden_top.sv" "" { Text "D:/Users/202311250013/Documents/fpga-doorlock-system/testes/operacional/DE1_SOC_golden_top.sv" 229 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1754082357694 "|DE1_SOC_golden_top|TD_DATA[5]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "TD_DATA\[6\] " "No output dependent on input pin \"TD_DATA\[6\]\"" {  } { { "DE1_SOC_golden_top.sv" "" { Text "D:/Users/202311250013/Documents/fpga-doorlock-system/testes/operacional/DE1_SOC_golden_top.sv" 229 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1754082357694 "|DE1_SOC_golden_top|TD_DATA[6]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "TD_DATA\[7\] " "No output dependent on input pin \"TD_DATA\[7\]\"" {  } { { "DE1_SOC_golden_top.sv" "" { Text "D:/Users/202311250013/Documents/fpga-doorlock-system/testes/operacional/DE1_SOC_golden_top.sv" 229 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1754082357694 "|DE1_SOC_golden_top|TD_DATA[7]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "TD_HS " "No output dependent on input pin \"TD_HS\"" {  } { { "DE1_SOC_golden_top.sv" "" { Text "D:/Users/202311250013/Documents/fpga-doorlock-system/testes/operacional/DE1_SOC_golden_top.sv" 230 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1754082357694 "|DE1_SOC_golden_top|TD_HS"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "TD_VS " "No output dependent on input pin \"TD_VS\"" {  } { { "DE1_SOC_golden_top.sv" "" { Text "D:/Users/202311250013/Documents/fpga-doorlock-system/testes/operacional/DE1_SOC_golden_top.sv" 232 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1754082357694 "|DE1_SOC_golden_top|TD_VS"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "KEY\[3\] " "No output dependent on input pin \"KEY\[3\]\"" {  } { { "DE1_SOC_golden_top.sv" "" { Text "D:/Users/202311250013/Documents/fpga-doorlock-system/testes/operacional/DE1_SOC_golden_top.sv" 205 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1754082357694 "|DE1_SOC_golden_top|KEY[3]"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1754082357694 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "355 " "Implemented 355 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "32 " "Implemented 32 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1754082357699 ""} { "Info" "ICUT_CUT_TM_OPINS" "113 " "Implemented 113 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1754082357699 ""} { "Info" "ICUT_CUT_TM_BIDIRS" "96 " "Implemented 96 bidirectional pins" {  } {  } 0 21060 "Implemented %1!d! bidirectional pins" 0 0 "Design Software" 0 -1 1754082357699 ""} { "Info" "ICUT_CUT_TM_LCELLS" "114 " "Implemented 114 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1754082357699 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1754082357699 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 274 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 274 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4844 " "Peak virtual memory: 4844 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1754082357762 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Aug  1 18:05:57 2025 " "Processing ended: Fri Aug  1 18:05:57 2025" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1754082357762 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:16 " "Elapsed time: 00:00:16" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1754082357762 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:35 " "Total CPU time (on all processors): 00:00:35" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1754082357762 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1754082357762 ""}
