INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Build-My-Own/Digital-Lab/lab-1/voter_beh/voter_beh.srcs/sources_1/new/voter5.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module voter5
WARNING: [VRFC 10-2167] variable bits must explicitly be declared as automatic or static [D:/Build-My-Own/Digital-Lab/lab-1/voter_beh/voter_beh.srcs/sources_1/new/voter5.sv:28]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Build-My-Own/Digital-Lab/lab-1/voter_beh/voter_beh.srcs/sim_1/new/voter5_tb.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module voter5_tb
