/* Generated by Yosys 0.28+1 (git sha1 a9c792dce, gcc 11.3.0-1ubuntu1~22.04 -fPIC -Os) */

(* top =  1  *)
(* src = "../verilog/picorv32.v:60.1-2045.10" *)
module picorv32(clk, resetn, trap, mem_valid, mem_instr, mem_ready, mem_addr, mem_wdata, mem_wstrb, mem_rdata, mem_la_read, mem_la_write, mem_la_addr, mem_la_wdata, mem_la_wstrb, pcpi_valid, pcpi_insn, pcpi_rs1, pcpi_rs2, pcpi_wr, pcpi_rd
, pcpi_wait, pcpi_ready, irq, eoi, rvfi_valid, rvfi_order, rvfi_insn, rvfi_trap, rvfi_halt, rvfi_intr, rvfi_mode, rvfi_rs1_addr, rvfi_rs2_addr, rvfi_rs1_rdata, rvfi_rs2_rdata, rvfi_rd_addr, rvfi_rd_wdata, rvfi_pc_rdata, rvfi_pc_wdata, rvfi_mem_addr, rvfi_mem_rmask
, rvfi_mem_wmask, rvfi_mem_rdata, rvfi_mem_wdata, trace_valid, trace_data);
  (* src = "../verilog/picorv32.v:1379.2-1382.5" *)
  wire [4:0] _0000_;
  (* src = "../verilog/picorv32.v:1379.2-1382.5" *)
  wire [31:0] _0001_;
  (* src = "../verilog/picorv32.v:1379.2-1382.5" *)
  wire [31:0] _0002_;
  (* src = "../verilog/picorv32.v:798.2-827.5" *)
  wire [31:0] _0003_;
  (* src = "../verilog/picorv32.v:798.2-827.5" *)
  wire [4:0] _0004_;
  (* src = "../verilog/picorv32.v:798.2-827.5" *)
  wire [4:0] _0005_;
  (* src = "../verilog/picorv32.v:878.2-1205.5" *)
  wire _0006_;
  (* src = "../verilog/picorv32.v:1398.2-1960.5" *)
  wire [63:0] _0007_;
  (* src = "../verilog/picorv32.v:1398.2-1960.5" *)
  wire [63:0] _0008_;
  (* src = "../verilog/picorv32.v:1398.2-1960.5" *)
  wire [7:0] _0009_;
  (* src = "../verilog/picorv32.v:798.2-827.5" *)
  wire [31:0] _0010_;
  (* src = "../verilog/picorv32.v:1966.2-2038.5" *)
  wire _0011_;
  (* src = "../verilog/picorv32.v:1966.2-2038.5" *)
  wire _0012_;
  (* src = "../verilog/picorv32.v:1966.2-2038.5" *)
  wire [31:0] _0013_;
  (* src = "../verilog/picorv32.v:1398.2-1960.5" *)
  wire [31:0] _0014_;
  (* src = "../verilog/picorv32.v:1398.2-1960.5" *)
  wire _0015_;
  (* src = "../verilog/picorv32.v:1398.2-1960.5" *)
  wire [31:0] _0016_;
  (* src = "../verilog/picorv32.v:1398.2-1960.5" *)
  wire _0017_;
  (* src = "../verilog/picorv32.v:798.2-827.5" *)
  wire _0018_;
  (* src = "../verilog/picorv32.v:878.2-1205.5" *)
  wire [31:0] _0019_;
  (* src = "../verilog/picorv32.v:878.2-1205.5" *)
  wire [31:0] _0020_;
  (* src = "../verilog/picorv32.v:878.2-1205.5" *)
  wire [4:0] _0021_;
  (* src = "../verilog/picorv32.v:878.2-1205.5" *)
  wire [4:0] _0022_;
  (* src = "../verilog/picorv32.v:878.2-1205.5" *)
  wire [4:0] _0023_;
  (* src = "../verilog/picorv32.v:1398.2-1960.5" *)
  wire _0024_;
  (* src = "../verilog/picorv32.v:1398.2-1960.5" *)
  wire _0025_;
  (* src = "../verilog/picorv32.v:1398.2-1960.5" *)
  wire _0026_;
  (* src = "../verilog/picorv32.v:1398.2-1960.5" *)
  wire [31:0] _0027_;
  (* src = "../verilog/picorv32.v:878.2-1205.5" *)
  wire _0028_;
  (* src = "../verilog/picorv32.v:878.2-1205.5" *)
  wire _0029_;
  (* src = "../verilog/picorv32.v:878.2-1205.5" *)
  wire _0030_;
  (* src = "../verilog/picorv32.v:878.2-1205.5" *)
  wire _0031_;
  (* src = "../verilog/picorv32.v:878.2-1205.5" *)
  wire _0032_;
  (* src = "../verilog/picorv32.v:878.2-1205.5" *)
  wire _0033_;
  (* src = "../verilog/picorv32.v:878.2-1205.5" *)
  wire _0034_;
  (* src = "../verilog/picorv32.v:878.2-1205.5" *)
  wire _0035_;
  (* src = "../verilog/picorv32.v:878.2-1205.5" *)
  wire _0036_;
  (* src = "../verilog/picorv32.v:878.2-1205.5" *)
  wire _0037_;
  (* src = "../verilog/picorv32.v:878.2-1205.5" *)
  wire _0038_;
  (* src = "../verilog/picorv32.v:878.2-1205.5" *)
  wire _0039_;
  (* src = "../verilog/picorv32.v:878.2-1205.5" *)
  wire _0040_;
  (* src = "../verilog/picorv32.v:878.2-1205.5" *)
  wire _0041_;
  (* src = "../verilog/picorv32.v:878.2-1205.5" *)
  wire _0042_;
  (* src = "../verilog/picorv32.v:878.2-1205.5" *)
  wire _0043_;
  (* src = "../verilog/picorv32.v:878.2-1205.5" *)
  wire _0044_;
  (* src = "../verilog/picorv32.v:878.2-1205.5" *)
  wire _0045_;
  (* src = "../verilog/picorv32.v:878.2-1205.5" *)
  wire _0046_;
  (* src = "../verilog/picorv32.v:878.2-1205.5" *)
  wire _0047_;
  (* src = "../verilog/picorv32.v:878.2-1205.5" *)
  wire _0048_;
  (* src = "../verilog/picorv32.v:878.2-1205.5" *)
  wire _0049_;
  (* src = "../verilog/picorv32.v:878.2-1205.5" *)
  wire _0050_;
  (* src = "../verilog/picorv32.v:878.2-1205.5" *)
  wire _0051_;
  (* src = "../verilog/picorv32.v:878.2-1205.5" *)
  wire _0052_;
  (* src = "../verilog/picorv32.v:878.2-1205.5" *)
  wire _0053_;
  (* src = "../verilog/picorv32.v:878.2-1205.5" *)
  wire _0054_;
  (* src = "../verilog/picorv32.v:878.2-1205.5" *)
  wire _0055_;
  (* src = "../verilog/picorv32.v:878.2-1205.5" *)
  wire _0056_;
  (* src = "../verilog/picorv32.v:878.2-1205.5" *)
  wire _0057_;
  (* src = "../verilog/picorv32.v:878.2-1205.5" *)
  wire _0058_;
  (* src = "../verilog/picorv32.v:878.2-1205.5" *)
  wire _0059_;
  (* src = "../verilog/picorv32.v:878.2-1205.5" *)
  wire _0060_;
  (* src = "../verilog/picorv32.v:878.2-1205.5" *)
  wire _0061_;
  (* src = "../verilog/picorv32.v:878.2-1205.5" *)
  wire _0062_;
  (* src = "../verilog/picorv32.v:878.2-1205.5" *)
  wire _0063_;
  (* src = "../verilog/picorv32.v:878.2-1205.5" *)
  wire _0064_;
  (* src = "../verilog/picorv32.v:878.2-1205.5" *)
  wire _0065_;
  (* src = "../verilog/picorv32.v:878.2-1205.5" *)
  wire _0066_;
  (* src = "../verilog/picorv32.v:878.2-1205.5" *)
  wire _0067_;
  (* src = "../verilog/picorv32.v:878.2-1205.5" *)
  wire _0068_;
  (* src = "../verilog/picorv32.v:878.2-1205.5" *)
  wire _0069_;
  (* src = "../verilog/picorv32.v:878.2-1205.5" *)
  wire _0070_;
  (* src = "../verilog/picorv32.v:878.2-1205.5" *)
  wire _0071_;
  (* src = "../verilog/picorv32.v:878.2-1205.5" *)
  wire _0072_;
  (* src = "../verilog/picorv32.v:878.2-1205.5" *)
  wire _0073_;
  (* src = "../verilog/picorv32.v:878.2-1205.5" *)
  wire _0074_;
  (* src = "../verilog/picorv32.v:1398.2-1960.5" *)
  wire _0075_;
  (* src = "../verilog/picorv32.v:1398.2-1960.5" *)
  wire _0076_;
  (* src = "../verilog/picorv32.v:1398.2-1960.5" *)
  wire [31:0] _0077_;
  (* src = "../verilog/picorv32.v:1398.2-1960.5" *)
  wire [31:0] _0078_;
  (* src = "../verilog/picorv32.v:1398.2-1960.5" *)
  wire [1:0] _0079_;
  (* src = "../verilog/picorv32.v:878.2-1205.5" *)
  wire _0080_;
  (* src = "../verilog/picorv32.v:878.2-1205.5" *)
  wire _0081_;
  (* src = "../verilog/picorv32.v:878.2-1205.5" *)
  wire _0082_;
  (* src = "../verilog/picorv32.v:878.2-1205.5" *)
  wire _0083_;
  (* src = "../verilog/picorv32.v:878.2-1205.5" *)
  wire _0084_;
  (* src = "../verilog/picorv32.v:878.2-1205.5" *)
  wire _0085_;
  (* src = "../verilog/picorv32.v:878.2-1205.5" *)
  wire _0086_;
  (* src = "../verilog/picorv32.v:878.2-1205.5" *)
  wire _0087_;
  (* src = "../verilog/picorv32.v:878.2-1205.5" *)
  wire _0088_;
  (* src = "../verilog/picorv32.v:878.2-1205.5" *)
  wire _0089_;
  (* src = "../verilog/picorv32.v:878.2-1205.5" *)
  wire _0090_;
  (* src = "../verilog/picorv32.v:878.2-1205.5" *)
  wire _0091_;
  (* src = "../verilog/picorv32.v:878.2-1205.5" *)
  wire _0092_;
  (* src = "../verilog/picorv32.v:878.2-1205.5" *)
  wire _0093_;
  (* src = "../verilog/picorv32.v:407.2-416.5" *)
  wire _0094_;
  (* src = "../verilog/picorv32.v:1398.2-1960.5" *)
  wire _0095_;
  (* src = "../verilog/picorv32.v:1398.2-1960.5" *)
  wire _0096_;
  (* src = "../verilog/picorv32.v:1398.2-1960.5" *)
  wire _0097_;
  (* src = "../verilog/picorv32.v:1398.2-1960.5" *)
  wire _0098_;
  (* src = "../verilog/picorv32.v:1398.2-1960.5" *)
  wire _0099_;
  (* src = "../verilog/picorv32.v:1398.2-1960.5" *)
  wire [4:0] _0100_;
  (* src = "../verilog/picorv32.v:1398.2-1960.5" *)
  wire _0101_;
  (* src = "../verilog/picorv32.v:1398.2-1960.5" *)
  wire _0102_;
  (* src = "../verilog/picorv32.v:1398.2-1960.5" *)
  wire _0103_;
  (* src = "../verilog/picorv32.v:587.2-663.5" *)
  wire [15:0] _0104_;
  (* src = "../verilog/picorv32.v:587.2-663.5" *)
  wire [31:0] _0105_;
  (* src = "../verilog/picorv32.v:1398.2-1960.5" *)
  wire _0106_;
  (* src = "../verilog/picorv32.v:1398.2-1960.5" *)
  wire _0107_;
  (* src = "../verilog/picorv32.v:1398.2-1960.5" *)
  wire _0108_;
  (* src = "../verilog/picorv32.v:1398.2-1960.5" *)
  wire _0109_;
  (* src = "../verilog/picorv32.v:587.2-663.5" *)
  wire _0110_;
  (* src = "../verilog/picorv32.v:407.2-416.5" *)
  wire _0111_;
  (* src = "../verilog/picorv32.v:587.2-663.5" *)
  wire _0112_;
  (* src = "../verilog/picorv32.v:452.2-566.5" *)
  wire [31:0] _0113_;
  (* src = "../verilog/picorv32.v:587.2-663.5" *)
  wire [1:0] _0114_;
  (* src = "../verilog/picorv32.v:587.2-663.5" *)
  wire _0115_;
  (* src = "../verilog/picorv32.v:587.2-663.5" *)
  wire [31:0] _0116_;
  (* src = "../verilog/picorv32.v:1398.2-1960.5" *)
  wire [1:0] _0117_;
  (* src = "../verilog/picorv32.v:587.2-663.5" *)
  wire [3:0] _0118_;
  (* src = "../verilog/picorv32.v:452.2-566.5" *)
  wire [31:0] _0119_;
  (* src = "../verilog/picorv32.v:878.2-1205.5" *)
  wire [31:0] _0120_;
  (* src = "../verilog/picorv32.v:1398.2-1960.5" *)
  wire _0121_;
  (* src = "../verilog/picorv32.v:587.2-663.5" *)
  wire _0122_;
  (* src = "../verilog/picorv32.v:1398.2-1960.5" *)
  wire [31:0] _0123_;
  (* src = "../verilog/picorv32.v:1398.2-1960.5" *)
  wire [31:0] _0124_;
  (* src = "../verilog/picorv32.v:1398.2-1960.5" *)
  wire [31:0] _0125_;
  (* src = "../verilog/picorv32.v:1398.2-1960.5" *)
  wire [31:0] _0126_;
  (* src = "../verilog/picorv32.v:1398.2-1960.5" *)
  wire [31:0] _0127_;
  (* src = "../verilog/picorv32.v:1398.2-1960.5" *)
  wire [4:0] _0128_;
  (* src = "../verilog/picorv32.v:1966.2-2038.5" *)
  wire [31:0] _0129_;
  (* src = "../verilog/picorv32.v:1966.2-2038.5" *)
  wire [31:0] _0130_;
  (* src = "../verilog/picorv32.v:1966.2-2038.5" *)
  wire [3:0] _0131_;
  (* src = "../verilog/picorv32.v:1966.2-2038.5" *)
  wire [31:0] _0132_;
  (* src = "../verilog/picorv32.v:1966.2-2038.5" *)
  wire [3:0] _0133_;
  (* src = "../verilog/picorv32.v:1966.2-2038.5" *)
  wire [63:0] _0134_;
  (* src = "../verilog/picorv32.v:1966.2-2038.5" *)
  wire [4:0] _0135_;
  (* src = "../verilog/picorv32.v:1966.2-2038.5" *)
  wire [31:0] _0136_;
  (* src = "../verilog/picorv32.v:1966.2-2038.5" *)
  wire [4:0] _0137_;
  (* src = "../verilog/picorv32.v:1966.2-2038.5" *)
  wire [31:0] _0138_;
  (* src = "../verilog/picorv32.v:1966.2-2038.5" *)
  wire [4:0] _0139_;
  (* src = "../verilog/picorv32.v:1966.2-2038.5" *)
  wire [31:0] _0140_;
  (* src = "../verilog/picorv32.v:1966.2-2038.5" *)
  wire _0141_;
  (* src = "../verilog/picorv32.v:1398.2-1960.5" *)
  wire _0142_;
  (* src = "../verilog/picorv32.v:1398.2-1960.5" *)
  wire _0143_;
  (* src = "../verilog/picorv32.v:1398.2-1960.5" *)
  wire _0144_;
  (* src = "../verilog/picorv32.v:1398.2-1960.5" *)
  wire [31:0] _0145_;
  (* src = "../verilog/picorv32.v:1398.2-1960.5" *)
  wire [35:0] _0146_;
  (* src = "../verilog/picorv32.v:1398.2-1960.5" *)
  wire _0147_;
  (* src = "../verilog/picorv32.v:1398.2-1960.5" *)
  wire _0148_;
  (* src = "../verilog/picorv32.v:1398.2-1960.5" *)
  wire _0149_;
  (* src = "../verilog/picorv32.v:1398.2-1960.5" *)
  wire _0150_;
  (* src = "../verilog/picorv32.v:1398.2-1960.5" *)
  wire _0151_;
  (* src = "../verilog/picorv32.v:1398.2-1960.5" *)
  wire _0152_;
  (* src = "../verilog/picorv32.v:1398.2-1960.5" *)
  wire _0153_;
  (* src = "../verilog/picorv32.v:1398.2-1960.5" *)
  wire _0154_;
  (* src = "../verilog/picorv32.v:1335.2-1341.5" *)
  wire _0155_;
  (* src = "../verilog/picorv32.v:1398.2-1960.5" *)
  wire _0156_;
  (* src = "../verilog/picorv32.v:1349.2-1377.5" *)
  wire [31:0] _0157_;
  (* src = "../verilog/picorv32.v:1349.2-1377.5" *)
  wire _0158_;
  (* src = "../verilog/picorv32.v:829.2-857.5" *)
  wire [31:0] _0159_;
  (* src = "../verilog/picorv32.v:829.2-857.5" *)
  wire [4:0] _0160_;
  (* src = "../verilog/picorv32.v:829.2-857.5" *)
  wire [4:0] _0161_;
  (* src = "../verilog/picorv32.v:418.2-450.5" *)
  wire [31:0] _0162_;
  (* src = "../verilog/picorv32.v:1398.2-1960.5" *)
  wire _0163_;
  (* src = "../verilog/picorv32.v:1398.2-1960.5" *)
  wire _0164_;
  (* src = "../verilog/picorv32.v:1398.2-1960.5" *)
  wire _0165_;
  (* src = "../verilog/picorv32.v:1398.2-1960.5" *)
  wire _0166_;
  (* src = "../verilog/picorv32.v:1398.2-1960.5" *)
  wire [31:0] _0167_;
  (* src = "../verilog/picorv32.v:829.2-857.5" *)
  wire [31:0] _0168_;
  (* src = "../verilog/picorv32.v:418.2-450.5" *)
  wire [31:0] _0169_;
  (* src = "../verilog/picorv32.v:1398.2-1960.5" *)
  wire [31:0] _0170_;
  (* src = "../verilog/picorv32.v:1398.2-1960.5" *)
  wire _0171_;
  (* src = "../verilog/picorv32.v:1398.2-1960.5" *)
  wire _0172_;
  (* src = "../verilog/picorv32.v:1398.2-1960.5" *)
  wire _0173_;
  (* src = "../verilog/picorv32.v:1398.2-1960.5" *)
  wire [31:0] _0174_;
  (* src = "../verilog/picorv32.v:1398.2-1960.5" *)
  wire _0175_;
  (* src = "../verilog/picorv32.v:1398.2-1960.5" *)
  wire _0176_;
  (* src = "../verilog/picorv32.v:1398.2-1960.5" *)
  wire [31:0] _0177_;
  (* src = "../verilog/picorv32.v:1398.2-1960.5" *)
  wire _0178_;
  (* src = "../verilog/picorv32.v:1398.2-1960.5" *)
  wire _0179_;
  (* src = "../verilog/picorv32.v:1398.2-1960.5" *)
  wire _0180_;
  wire [4:0] _0181_;
  (* src = "../verilog/picorv32.v:1278.50-1278.67" *)
  wire [31:0] _0182_;
  (* src = "../verilog/picorv32.v:1356.23-1356.55" *)
  wire [31:0] _0183_;
  (* src = "../verilog/picorv32.v:1431.28-1431.43" *)
  wire [63:0] _0184_;
  (* src = "../verilog/picorv32.v:1554.22-1554.61" *)
  wire [31:0] _0185_;
  (* src = "../verilog/picorv32.v:1566.22-1566.37" *)
  wire [63:0] _0186_;
  (* src = "../verilog/picorv32.v:1571.22-1571.48" *)
  wire [31:0] _0187_;
  (* src = "../verilog/picorv32.v:1804.16-1804.36" *)
  wire [31:0] _0188_;
  (* src = "../verilog/picorv32.v:1864.18-1864.39" *)
  wire [31:0] _0189_;
  (* src = "../verilog/picorv32.v:1968.26-1968.49" *)
  wire [63:0] _0190_;
  (* src = "../verilog/picorv32.v:399.60-399.97" *)
  wire [29:0] _0191_;
  wire [4:0] _0192_;
  (* src = "../verilog/picorv32.v:1317.15-1317.32" *)
  wire [31:0] _0193_;
  (* src = "../verilog/picorv32.v:1368.23-1368.46" *)
  wire [31:0] _0194_;
  (* src = "../verilog/picorv32.v:1502.36-1502.78" *)
  wire [31:0] _0195_;
  (* src = "../verilog/picorv32.v:1515.26-1515.53" *)
  wire [31:0] _0196_;
  (* src = "../verilog/picorv32.v:598.18-598.50" *)
  wire [3:0] _0197_;
  wire _0198_;
  wire _0199_;
  wire _0200_;
  wire _0201_;
  wire _0202_;
  wire _0203_;
  wire _0204_;
  wire _0205_;
  wire _0206_;
  wire _0207_;
  wire _0208_;
  wire _0209_;
  wire _0210_;
  wire _0211_;
  wire _0212_;
  wire _0213_;
  wire _0214_;
  wire _0215_;
  wire _0216_;
  wire _0217_;
  wire _0218_;
  wire _0219_;
  wire _0220_;
  wire _0221_;
  wire _0222_;
  wire _0223_;
  wire _0224_;
  wire _0225_;
  wire _0226_;
  wire _0227_;
  wire _0228_;
  wire _0229_;
  wire _0230_;
  wire _0231_;
  wire _0232_;
  wire _0233_;
  wire _0234_;
  wire _0235_;
  wire _0236_;
  wire _0237_;
  wire _0238_;
  wire _0239_;
  wire _0240_;
  wire _0241_;
  wire _0242_;
  wire _0243_;
  wire _0244_;
  wire _0245_;
  wire _0246_;
  wire _0247_;
  wire _0248_;
  wire _0249_;
  wire _0250_;
  wire _0251_;
  wire _0252_;
  wire _0253_;
  wire _0254_;
  wire _0255_;
  wire _0256_;
  wire _0257_;
  wire _0258_;
  wire _0259_;
  wire _0260_;
  wire _0261_;
  wire _0262_;
  wire _0263_;
  wire _0264_;
  wire _0265_;
  wire [7:0] _0266_;
  wire [7:0] _0267_;
  wire [7:0] _0268_;
  wire [7:0] _0269_;
  wire [7:0] _0270_;
  wire [7:0] _0271_;
  wire [7:0] _0272_;
  wire [3:0] _0273_;
  (* src = "../verilog/picorv32.v:1839.16-1839.26" *)
  (* unused_bits = "5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31" *)
  wire [31:0] _0274_;
  (* src = "../verilog/picorv32.v:1554.36-1554.60" *)
  wire [31:0] _0275_;
  (* src = "../verilog/picorv32.v:1971.20-1971.55" *)
  wire [31:0] _0276_;
  (* src = "../verilog/picorv32.v:2032.23-2032.45" *)
  wire [31:0] _0277_;
  (* src = "../verilog/picorv32.v:513.31-513.88" *)
  wire [6:0] _0278_;
  (* src = "../verilog/picorv32.v:639.21-639.57" *)
  wire [31:0] _0279_;
  (* src = "../verilog/picorv32.v:1023.13-1023.39" *)
  wire _0280_;
  (* src = "../verilog/picorv32.v:1023.75-1023.102" *)
  wire _0281_;
  (* src = "../verilog/picorv32.v:1060.51-1060.79" *)
  wire _0282_;
  (* src = "../verilog/picorv32.v:1061.51-1061.79" *)
  wire _0283_;
  (* src = "../verilog/picorv32.v:1062.51-1062.79" *)
  wire _0284_;
  (* src = "../verilog/picorv32.v:1063.51-1063.79" *)
  wire _0285_;
  (* src = "../verilog/picorv32.v:1064.51-1064.79" *)
  wire _0286_;
  (* src = "../verilog/picorv32.v:1065.51-1065.79" *)
  wire _0287_;
  (* src = "../verilog/picorv32.v:1069.42-1069.70" *)
  wire _0288_;
  (* src = "../verilog/picorv32.v:1079.37-1079.65" *)
  wire _0289_;
  (* src = "../verilog/picorv32.v:1084.69-1084.101" *)
  wire _0290_;
  (* src = "../verilog/picorv32.v:1086.69-1086.101" *)
  wire _0291_;
  (* src = "../verilog/picorv32.v:1099.24-1099.54" *)
  wire _0292_;
  (* src = "../verilog/picorv32.v:1099.58-1099.102" *)
  wire _0293_;
  (* src = "../verilog/picorv32.v:1100.58-1100.102" *)
  wire _0294_;
  (* src = "../verilog/picorv32.v:1101.58-1101.102" *)
  wire _0295_;
  (* src = "../verilog/picorv32.v:1102.58-1102.102" *)
  wire _0296_;
  (* src = "../verilog/picorv32.v:1103.58-1103.102" *)
  wire _0297_;
  (* src = "../verilog/picorv32.v:1104.58-1104.102" *)
  wire _0298_;
  (* src = "../verilog/picorv32.v:1109.21-1109.51" *)
  wire _0299_;
  (* src = "../verilog/picorv32.v:1110.55-1110.87" *)
  wire _0300_;
  (* src = "../verilog/picorv32.v:1111.55-1111.87" *)
  wire _0301_;
  (* src = "../verilog/picorv32.v:1112.55-1112.87" *)
  wire _0302_;
  (* src = "../verilog/picorv32.v:1353.7-1353.35" *)
  wire _0303_;
  (* src = "../verilog/picorv32.v:1441.8-1441.22" *)
  wire _0304_;
  (* src = "../verilog/picorv32.v:1542.7-1542.25" *)
  wire _0305_;
  (* src = "../verilog/picorv32.v:1543.7-1543.25" *)
  wire _0306_;
  (* src = "../verilog/picorv32.v:1829.9-1829.20" *)
  wire _0307_;
  (* src = "../verilog/picorv32.v:1909.8-1909.25" *)
  wire _0308_;
  (* src = "../verilog/picorv32.v:1916.8-1916.25" *)
  wire _0309_;
  (* src = "../verilog/picorv32.v:487.12-487.40" *)
  wire _0310_;
  (* src = "../verilog/picorv32.v:496.12-496.45" *)
  wire _0311_;
  (* src = "../verilog/picorv32.v:500.12-500.45" *)
  wire _0312_;
  (* src = "../verilog/picorv32.v:504.12-504.45" *)
  wire _0313_;
  (* src = "../verilog/picorv32.v:508.12-508.46" *)
  wire _0314_;
  (* src = "../verilog/picorv32.v:509.13-509.44" *)
  wire _0315_;
  (* src = "../verilog/picorv32.v:510.13-510.44" *)
  wire _0316_;
  (* src = "../verilog/picorv32.v:511.13-511.44" *)
  wire _0317_;
  (* src = "../verilog/picorv32.v:512.13-512.44" *)
  wire _0318_;
  (* src = "../verilog/picorv32.v:887.21-887.57" *)
  wire _0319_;
  (* src = "../verilog/picorv32.v:888.21-888.57" *)
  wire _0320_;
  (* src = "../verilog/picorv32.v:889.21-889.57" *)
  wire _0321_;
  (* src = "../verilog/picorv32.v:890.21-890.57" *)
  wire _0322_;
  (* src = "../verilog/picorv32.v:890.61-890.95" *)
  wire _0323_;
  (* src = "../verilog/picorv32.v:891.21-891.57" *)
  wire _0324_;
  (* src = "../verilog/picorv32.v:891.61-891.99" *)
  wire _0325_;
  (* src = "../verilog/picorv32.v:892.61-892.99" *)
  wire _0326_;
  (* src = "../verilog/picorv32.v:894.36-894.72" *)
  wire _0327_;
  (* src = "../verilog/picorv32.v:895.36-895.72" *)
  wire _0328_;
  (* src = "../verilog/picorv32.v:896.36-896.72" *)
  wire _0329_;
  (* src = "../verilog/picorv32.v:897.36-897.72" *)
  wire _0330_;
  (* src = "../verilog/picorv32.v:898.36-898.72" *)
  wire _0331_;
  (* src = "../verilog/picorv32.v:906.48-906.86" *)
  wire _0332_;
  (* src = "../verilog/picorv32.v:1833.37-1833.48" *)
  wire _0333_;
  (* src = "../verilog/picorv32.v:1023.13-1023.71" *)
  wire _0334_;
  (* src = "../verilog/picorv32.v:1023.13-1023.102" *)
  wire _0335_;
  (* src = "../verilog/picorv32.v:1028.13-1028.70" *)
  wire _0336_;
  (* src = "../verilog/picorv32.v:1034.13-1034.71" *)
  wire _0337_;
  (* src = "../verilog/picorv32.v:1034.13-1034.102" *)
  wire _0338_;
  (* src = "../verilog/picorv32.v:1039.13-1039.70" *)
  wire _0339_;
  (* src = "../verilog/picorv32.v:1057.7-1057.49" *)
  wire _0340_;
  (* src = "../verilog/picorv32.v:1060.19-1060.79" *)
  wire _0341_;
  (* src = "../verilog/picorv32.v:1061.19-1061.79" *)
  wire _0342_;
  (* src = "../verilog/picorv32.v:1062.19-1062.79" *)
  wire _0343_;
  (* src = "../verilog/picorv32.v:1063.19-1063.79" *)
  wire _0344_;
  (* src = "../verilog/picorv32.v:1064.19-1064.79" *)
  wire _0345_;
  (* src = "../verilog/picorv32.v:1065.19-1065.79" *)
  wire _0346_;
  (* src = "../verilog/picorv32.v:1067.19-1067.70" *)
  wire _0347_;
  (* src = "../verilog/picorv32.v:1068.19-1068.70" *)
  wire _0348_;
  (* src = "../verilog/picorv32.v:1069.19-1069.70" *)
  wire _0349_;
  (* src = "../verilog/picorv32.v:1070.19-1070.70" *)
  wire _0350_;
  (* src = "../verilog/picorv32.v:1071.19-1071.70" *)
  wire _0351_;
  (* src = "../verilog/picorv32.v:1073.19-1073.62" *)
  wire _0352_;
  (* src = "../verilog/picorv32.v:1074.19-1074.62" *)
  wire _0353_;
  (* src = "../verilog/picorv32.v:1075.19-1075.62" *)
  wire _0354_;
  (* src = "../verilog/picorv32.v:1077.19-1077.65" *)
  wire _0355_;
  (* src = "../verilog/picorv32.v:1078.19-1078.65" *)
  wire _0356_;
  (* src = "../verilog/picorv32.v:1079.19-1079.65" *)
  wire _0357_;
  (* src = "../verilog/picorv32.v:1080.19-1080.65" *)
  wire _0358_;
  (* src = "../verilog/picorv32.v:1081.19-1081.65" *)
  wire _0359_;
  (* src = "../verilog/picorv32.v:1082.19-1082.65" *)
  wire _0360_;
  (* src = "../verilog/picorv32.v:1084.19-1084.65" *)
  wire _0361_;
  (* src = "../verilog/picorv32.v:1084.19-1084.101" *)
  wire _0362_;
  (* src = "../verilog/picorv32.v:1085.19-1085.65" *)
  wire _0363_;
  (* src = "../verilog/picorv32.v:1085.19-1085.101" *)
  wire _0364_;
  (* src = "../verilog/picorv32.v:1086.19-1086.101" *)
  wire _0365_;
  (* src = "../verilog/picorv32.v:1088.19-1088.65" *)
  wire _0366_;
  (* src = "../verilog/picorv32.v:1088.19-1088.101" *)
  wire _0367_;
  (* src = "../verilog/picorv32.v:1089.19-1089.101" *)
  wire _0368_;
  (* src = "../verilog/picorv32.v:1090.19-1090.65" *)
  wire _0369_;
  (* src = "../verilog/picorv32.v:1090.19-1090.101" *)
  wire _0370_;
  (* src = "../verilog/picorv32.v:1091.19-1091.65" *)
  wire _0371_;
  (* src = "../verilog/picorv32.v:1091.19-1091.101" *)
  wire _0372_;
  (* src = "../verilog/picorv32.v:1092.19-1092.65" *)
  wire _0373_;
  (* src = "../verilog/picorv32.v:1092.19-1092.101" *)
  wire _0374_;
  (* src = "../verilog/picorv32.v:1093.19-1093.65" *)
  wire _0375_;
  (* src = "../verilog/picorv32.v:1093.19-1093.101" *)
  wire _0376_;
  (* src = "../verilog/picorv32.v:1094.19-1094.65" *)
  wire _0377_;
  (* src = "../verilog/picorv32.v:1094.19-1094.101" *)
  wire _0378_;
  (* src = "../verilog/picorv32.v:1095.19-1095.101" *)
  wire _0379_;
  (* src = "../verilog/picorv32.v:1096.19-1096.65" *)
  wire _0380_;
  (* src = "../verilog/picorv32.v:1096.19-1096.101" *)
  wire _0381_;
  (* src = "../verilog/picorv32.v:1097.19-1097.65" *)
  wire _0382_;
  (* src = "../verilog/picorv32.v:1097.19-1097.101" *)
  wire _0383_;
  (* src = "../verilog/picorv32.v:1099.24-1099.102" *)
  wire _0384_;
  (* src = "../verilog/picorv32.v:1099.22-1100.123" *)
  wire _0385_;
  (* src = "../verilog/picorv32.v:1100.24-1100.102" *)
  wire _0386_;
  (* src = "../verilog/picorv32.v:1101.24-1101.102" *)
  wire _0387_;
  (* src = "../verilog/picorv32.v:1101.22-1102.123" *)
  wire _0388_;
  (* src = "../verilog/picorv32.v:1101.22-1102.144" *)
  wire _0389_;
  (* src = "../verilog/picorv32.v:1102.24-1102.102" *)
  wire _0390_;
  (* src = "../verilog/picorv32.v:1103.24-1103.102" *)
  wire _0391_;
  (* src = "../verilog/picorv32.v:1103.23-1103.122" *)
  wire _0392_;
  (* src = "../verilog/picorv32.v:1104.24-1104.102" *)
  wire _0393_;
  (* src = "../verilog/picorv32.v:1104.23-1104.122" *)
  wire _0394_;
  (* src = "../verilog/picorv32.v:1104.23-1104.143" *)
  wire _0395_;
  (* src = "../verilog/picorv32.v:1109.21-1109.87" *)
  wire _0396_;
  (* src = "../verilog/picorv32.v:1109.21-1109.101" *)
  wire _0397_;
  (* src = "../verilog/picorv32.v:1109.21-1109.121" *)
  wire _0398_;
  (* src = "../verilog/picorv32.v:1110.21-1110.87" *)
  wire _0399_;
  (* src = "../verilog/picorv32.v:1110.21-1110.101" *)
  wire _0400_;
  (* src = "../verilog/picorv32.v:1110.21-1110.121" *)
  wire _0401_;
  (* src = "../verilog/picorv32.v:1111.21-1111.87" *)
  wire _0402_;
  (* src = "../verilog/picorv32.v:1111.21-1111.101" *)
  wire _0403_;
  (* src = "../verilog/picorv32.v:1112.21-1112.87" *)
  wire _0404_;
  (* src = "../verilog/picorv32.v:1112.21-1112.101" *)
  wire _0405_;
  (* src = "../verilog/picorv32.v:1112.21-1112.121" *)
  wire _0406_;
  (* src = "../verilog/picorv32.v:1114.25-1118.5" *)
  wire _0407_;
  (* src = "../verilog/picorv32.v:1115.5-1115.69" *)
  wire _0408_;
  (* src = "../verilog/picorv32.v:1116.5-1116.69" *)
  wire _0409_;
  (* src = "../verilog/picorv32.v:1117.5-1117.69" *)
  wire _0410_;
  (* src = "../verilog/picorv32.v:1120.59-1127.5" *)
  wire _0411_;
  (* src = "../verilog/picorv32.v:1129.22-1133.5" *)
  wire _0412_;
  (* src = "../verilog/picorv32.v:1251.19-1251.50" *)
  wire _0413_;
  (* src = "../verilog/picorv32.v:1318.4-1318.47" *)
  wire _0414_;
  (* src = "../verilog/picorv32.v:1320.4-1320.74" *)
  wire _0415_;
  (* src = "../verilog/picorv32.v:1359.5-1359.37" *)
  wire _0416_;
  (* src = "../verilog/picorv32.v:1363.5-1363.31" *)
  wire _0417_;
  (* src = "../verilog/picorv32.v:1367.5-1367.31" *)
  wire _0418_;
  (* src = "../verilog/picorv32.v:1380.7-1380.30" *)
  wire _0419_;
  (* src = "../verilog/picorv32.v:1380.7-1380.44" *)
  wire _0420_;
  (* src = "../verilog/picorv32.v:1440.7-1440.46" *)
  wire _0421_;
  (* src = "../verilog/picorv32.v:1450.22-1450.46" *)
  wire _0422_;
  (* src = "../verilog/picorv32.v:1495.21-1495.52" *)
  wire _0423_;
  (* src = "../verilog/picorv32.v:1519.9-1519.38" *)
  wire _0424_;
  (* src = "../verilog/picorv32.v:1540.25-1540.55" *)
  wire _0425_;
  (* src = "../verilog/picorv32.v:1540.25-1540.69" *)
  wire _0426_;
  (* src = "../verilog/picorv32.v:1540.25-1540.99" *)
  wire _0427_;
  (* src = "../verilog/picorv32.v:1540.9-1540.114" *)
  wire _0428_;
  (* src = "../verilog/picorv32.v:1550.9-1550.54" *)
  wire _0429_;
  (* src = "../verilog/picorv32.v:1550.9-1550.71" *)
  wire _0430_;
  (* src = "../verilog/picorv32.v:1575.26-1575.54" *)
  wire _0431_;
  (* src = "../verilog/picorv32.v:1620.12-1620.47" *)
  wire _0432_;
  (* src = "../verilog/picorv32.v:1620.12-1620.62" *)
  wire _0433_;
  (* src = "../verilog/picorv32.v:1627.6-1627.61" *)
  wire _0434_;
  (* src = "../verilog/picorv32.v:1631.8-1631.43" *)
  wire _0435_;
  (* src = "../verilog/picorv32.v:1635.8-1635.43" *)
  wire _0436_;
  (* src = "../verilog/picorv32.v:1667.6-1667.32" *)
  wire _0437_;
  (* src = "../verilog/picorv32.v:1678.6-1678.33" *)
  wire _0438_;
  (* src = "../verilog/picorv32.v:1696.6-1696.40" *)
  wire _0439_;
  (* src = "../verilog/picorv32.v:1712.45-1712.80" *)
  wire _0440_;
  (* src = "../verilog/picorv32.v:1744.32-1744.81" *)
  wire _0441_;
  (* src = "../verilog/picorv32.v:1833.18-1833.48" *)
  wire _0442_;
  (* src = "../verilog/picorv32.v:1867.10-1867.38" *)
  wire _0443_;
  (* src = "../verilog/picorv32.v:1908.7-1908.31" *)
  wire _0444_;
  (* src = "../verilog/picorv32.v:1908.7-1908.65" *)
  wire _0445_;
  (* src = "../verilog/picorv32.v:1909.8-1909.46" *)
  wire _0446_;
  (* src = "../verilog/picorv32.v:1911.9-1911.46" *)
  wire _0447_;
  (* src = "../verilog/picorv32.v:1911.9-1911.61" *)
  wire _0448_;
  (* src = "../verilog/picorv32.v:1916.8-1916.44" *)
  wire _0449_;
  (* src = "../verilog/picorv32.v:1924.7-1924.47" *)
  wire _0450_;
  (* src = "../verilog/picorv32.v:1924.7-1924.94" *)
  wire _0451_;
  (* src = "../verilog/picorv32.v:1967.17-1967.53" *)
  wire _0452_;
  (* src = "../verilog/picorv32.v:1998.7-1998.34" *)
  wire _0453_;
  (* src = "../verilog/picorv32.v:2030.8-2030.38" *)
  wire _0454_;
  (* src = "../verilog/picorv32.v:379.26-379.77" *)
  wire _0455_;
  (* src = "../verilog/picorv32.v:379.26-379.91" *)
  wire _0456_;
  (* src = "../verilog/picorv32.v:380.31-380.57" *)
  wire _0457_;
  (* src = "../verilog/picorv32.v:389.41-389.75" *)
  wire _0458_;
  (* src = "../verilog/picorv32.v:389.41-389.99" *)
  wire _0459_;
  (* src = "../verilog/picorv32.v:390.49-390.96" *)
  wire _0460_;
  (* src = "../verilog/picorv32.v:393.30-393.52" *)
  wire _0461_;
  (* src = "../verilog/picorv32.v:393.30-393.102" *)
  wire _0462_;
  (* src = "../verilog/picorv32.v:393.108-393.134" *)
  wire _0463_;
  (* src = "../verilog/picorv32.v:393.18-393.136" *)
  wire _0464_;
  (* src = "../verilog/picorv32.v:394.27-394.63" *)
  wire _0465_;
  (* src = "../verilog/picorv32.v:396.24-396.44" *)
  wire _0466_;
  (* src = "../verilog/picorv32.v:397.35-397.81" *)
  wire _0467_;
  (* src = "../verilog/picorv32.v:397.35-397.134" *)
  wire _0468_;
  (* src = "../verilog/picorv32.v:398.5-398.116" *)
  wire _0469_;
  (* src = "../verilog/picorv32.v:398.5-398.143" *)
  wire _0470_;
  (* src = "../verilog/picorv32.v:403.29-403.78" *)
  wire _0471_;
  (* src = "../verilog/picorv32.v:404.4-404.39" *)
  wire _0472_;
  (* src = "../verilog/picorv32.v:414.22-414.45" *)
  wire _0473_;
  (* src = "../verilog/picorv32.v:458.7-458.33" *)
  wire _0474_;
  (* src = "../verilog/picorv32.v:458.7-458.70" *)
  wire _0475_;
  (* src = "../verilog/picorv32.v:541.12-541.69" *)
  wire _0476_;
  (* src = "../verilog/picorv32.v:623.11-623.40" *)
  wire _0477_;
  (* src = "../verilog/picorv32.v:631.12-631.43" *)
  wire _0478_;
  (* src = "../verilog/picorv32.v:890.21-890.95" *)
  wire _0479_;
  (* src = "../verilog/picorv32.v:891.21-891.99" *)
  wire _0480_;
  (* src = "../verilog/picorv32.v:891.21-891.113" *)
  wire _0481_;
  (* src = "../verilog/picorv32.v:892.21-892.99" *)
  wire _0482_;
  (* src = "../verilog/picorv32.v:892.21-892.113" *)
  wire _0483_;
  (* src = "../verilog/picorv32.v:906.8-906.86" *)
  wire _0484_;
  (* src = "../verilog/picorv32.v:906.8-906.100" *)
  wire _0485_;
  (* src = "../verilog/picorv32.v:906.8-906.120" *)
  wire _0486_;
  (* src = "../verilog/picorv32.v:913.8-913.57" *)
  wire _0487_;
  (* src = "../verilog/picorv32.v:972.13-972.61" *)
  wire _0488_;
  (* src = "../verilog/picorv32.v:0.0-0.0" *)
  wire _0489_;
  (* src = "../verilog/picorv32.v:0.0-0.0" *)
  wire _0490_;
  (* src = "../verilog/picorv32.v:1057.26-1057.49" *)
  wire _0491_;
  (* src = "../verilog/picorv32.v:1293.17-1293.24" *)
  wire _0492_;
  (* src = "../verilog/picorv32.v:1295.17-1295.25" *)
  wire _0493_;
  (* src = "../verilog/picorv32.v:1297.17-1297.25" *)
  wire _0494_;
  (* src = "../verilog/picorv32.v:1339.38-1339.45" *)
  wire _0495_;
  (* src = "../verilog/picorv32.v:1359.22-1359.37" *)
  wire _0496_;
  (* src = "../verilog/picorv32.v:1495.21-1495.37" *)
  wire _0497_;
  (* src = "../verilog/picorv32.v:1495.41-1495.52" *)
  wire _0498_;
  (* src = "../verilog/picorv32.v:1540.44-1540.55" *)
  wire _0499_;
  (* src = "../verilog/picorv32.v:1540.59-1540.69" *)
  wire _0500_;
  (* src = "../verilog/picorv32.v:1575.26-1575.37" *)
  wire _0501_;
  (* src = "../verilog/picorv32.v:1575.41-1575.54" *)
  wire _0502_;
  (* src = "../verilog/picorv32.v:1620.26-1620.47" *)
  wire _0503_;
  (* src = "../verilog/picorv32.v:1696.29-1696.40" *)
  wire _0504_;
  (* src = "../verilog/picorv32.v:1853.9-1853.25" *)
  wire _0505_;
  (* src = "../verilog/picorv32.v:1911.23-1911.46" *)
  wire _0506_;
  (* src = "../verilog/picorv32.v:379.95-379.113" *)
  wire _0507_;
  (* src = "../verilog/picorv32.v:389.103-389.130" *)
  wire _0508_;
  (* src = "../verilog/picorv32.v:394.5-394.22" *)
  wire _0509_;
  (* src = "../verilog/picorv32.v:396.34-396.44" *)
  wire _0510_;
  (* src = "../verilog/picorv32.v:397.35-397.67" *)
  wire _0511_;
  (* src = "../verilog/picorv32.v:414.35-414.45" *)
  wire _0512_;
  (* src = "../verilog/picorv32.v:631.30-631.43" *)
  wire _0513_;
  (* src = "../verilog/picorv32.v:972.13-972.35" *)
  wire _0514_;
  (* src = "../verilog/picorv32.v:972.39-972.61" *)
  wire _0515_;
  (* src = "../verilog/picorv32.v:1099.23-1100.103" *)
  wire _0516_;
  (* src = "../verilog/picorv32.v:1101.23-1102.103" *)
  wire _0517_;
  (* src = "../verilog/picorv32.v:1120.45-1127.5" *)
  wire _0518_;
  (* src = "../verilog/picorv32.v:1283.23-1283.46" *)
  wire _0519_;
  (* src = "../verilog/picorv32.v:1312.4-1312.27" *)
  wire _0520_;
  (* src = "../verilog/picorv32.v:1314.4-1314.25" *)
  wire _0521_;
  (* src = "../verilog/picorv32.v:1316.4-1316.27" *)
  wire _0522_;
  (* src = "../verilog/picorv32.v:1318.23-1318.46" *)
  wire _0523_;
  (* src = "../verilog/picorv32.v:1320.23-1320.46" *)
  wire _0524_;
  (* src = "../verilog/picorv32.v:1320.23-1320.59" *)
  wire _0525_;
  (* src = "../verilog/picorv32.v:1320.23-1320.73" *)
  wire _0526_;
  (* src = "../verilog/picorv32.v:1339.7-1339.34" *)
  wire _0527_;
  (* src = "../verilog/picorv32.v:1339.7-1339.45" *)
  wire _0528_;
  (* src = "../verilog/picorv32.v:1540.24-1540.113" *)
  wire _0529_;
  (* src = "../verilog/picorv32.v:1550.24-1550.53" *)
  wire _0530_;
  (* src = "../verilog/picorv32.v:1744.14-1744.82" *)
  wire _0531_;
  (* src = "../verilog/picorv32.v:1853.9-1853.37" *)
  wire _0532_;
  (* src = "../verilog/picorv32.v:1880.8-1880.29" *)
  wire _0533_;
  (* src = "../verilog/picorv32.v:1881.8-1881.29" *)
  wire _0534_;
  (* src = "../verilog/picorv32.v:1908.36-1908.64" *)
  wire _0535_;
  (* src = "../verilog/picorv32.v:1935.7-1935.26" *)
  wire _0536_;
  (* src = "../verilog/picorv32.v:1967.28-1967.52" *)
  wire _0537_;
  (* src = "../verilog/picorv32.v:379.45-379.76" *)
  wire _0538_;
  (* src = "../verilog/picorv32.v:393.57-393.85" *)
  wire _0539_;
  (* src = "../verilog/picorv32.v:393.57-393.101" *)
  wire _0540_;
  (* src = "../verilog/picorv32.v:393.29-393.135" *)
  wire _0541_;
  (* src = "../verilog/picorv32.v:394.5-394.64" *)
  wire _0542_;
  (* src = "../verilog/picorv32.v:397.86-397.133" *)
  wire _0543_;
  (* src = "../verilog/picorv32.v:397.34-398.144" *)
  wire _0544_;
  (* src = "../verilog/picorv32.v:401.40-401.69" *)
  wire _0545_;
  (* src = "../verilog/picorv32.v:588.7-588.22" *)
  wire _0546_;
  (* src = "../verilog/picorv32.v:591.8-591.28" *)
  wire _0547_;
  (* src = "../verilog/picorv32.v:596.8-596.35" *)
  wire _0548_;
  (* src = "../verilog/picorv32.v:632.13-632.50" *)
  wire _0549_;
  (* src = "../verilog/picorv32.v:959.13-959.60" *)
  wire _0550_;
  wire [31:0] _0551_;
  wire [31:0] _0552_;
  wire [31:0] _0553_;
  wire [31:0] _0554_;
  wire [31:0] _0555_;
  wire [31:0] _0556_;
  wire [31:0] _0557_;
  wire [31:0] _0558_;
  wire [31:0] _0559_;
  wire [31:0] _0560_;
  wire [31:0] _0561_;
  wire [31:0] _0562_;
  wire [31:0] _0563_;
  wire [31:0] _0564_;
  wire [31:0] _0565_;
  wire [31:0] _0566_;
  wire [31:0] _0567_;
  wire [31:0] _0568_;
  wire [31:0] _0569_;
  wire [31:0] _0570_;
  wire [31:0] _0571_;
  wire [31:0] _0572_;
  wire [31:0] _0573_;
  wire [31:0] _0574_;
  wire [31:0] _0575_;
  wire [31:0] _0576_;
  wire [31:0] _0577_;
  wire [31:0] _0578_;
  wire [31:0] _0579_;
  wire [31:0] _0580_;
  wire [31:0] _0581_;
  wire [31:0] _0582_;
  wire [31:0] _0583_;
  wire [31:0] _0584_;
  wire [31:0] _0585_;
  wire [31:0] _0586_;
  wire [31:0] _0587_;
  wire [31:0] _0588_;
  wire [31:0] _0589_;
  wire [31:0] _0590_;
  wire [31:0] _0591_;
  wire [31:0] _0592_;
  wire [31:0] _0593_;
  wire [31:0] _0594_;
  wire [31:0] _0595_;
  wire [31:0] _0596_;
  wire [31:0] _0597_;
  wire [31:0] _0598_;
  wire [31:0] _0599_;
  wire [31:0] _0600_;
  wire [31:0] _0601_;
  wire [31:0] _0602_;
  wire [31:0] _0603_;
  wire [31:0] _0604_;
  wire [31:0] _0605_;
  wire [31:0] _0606_;
  wire [31:0] _0607_;
  wire [31:0] _0608_;
  wire [31:0] _0609_;
  wire [31:0] _0610_;
  wire [31:0] _0611_;
  wire [31:0] _0612_;
  wire [31:0] _0613_;
  wire [31:0] _0614_;
  wire [31:0] _0615_;
  wire [31:0] _0616_;
  wire [31:0] _0617_;
  wire [31:0] _0618_;
  wire [31:0] _0619_;
  wire [31:0] _0620_;
  wire [31:0] _0621_;
  wire [31:0] _0622_;
  wire [31:0] _0623_;
  wire [31:0] _0624_;
  wire [31:0] _0625_;
  wire [31:0] _0626_;
  wire [31:0] _0627_;
  wire [31:0] _0628_;
  wire [31:0] _0629_;
  wire [31:0] _0630_;
  wire [31:0] _0631_;
  wire [31:0] _0632_;
  wire [31:0] _0633_;
  wire [31:0] _0634_;
  wire [31:0] _0635_;
  wire [31:0] _0636_;
  wire [31:0] _0637_;
  wire [31:0] _0638_;
  wire [31:0] _0639_;
  wire [31:0] _0640_;
  wire [31:0] _0641_;
  wire [31:0] _0642_;
  wire [31:0] _0643_;
  wire [31:0] _0644_;
  wire [31:0] _0645_;
  wire [31:0] _0646_;
  wire [31:0] _0647_;
  wire [31:0] _0648_;
  wire [31:0] _0649_;
  wire [31:0] _0650_;
  wire [31:0] _0651_;
  wire [31:0] _0652_;
  wire [31:0] _0653_;
  wire [31:0] _0654_;
  wire [31:0] _0655_;
  wire [31:0] _0656_;
  wire [31:0] _0657_;
  wire [31:0] _0658_;
  wire [31:0] _0659_;
  wire [31:0] _0660_;
  wire [31:0] _0661_;
  wire [31:0] _0662_;
  wire [31:0] _0663_;
  wire [31:0] _0664_;
  wire [31:0] _0665_;
  wire [31:0] _0666_;
  wire [31:0] _0667_;
  wire [31:0] _0668_;
  wire [31:0] _0669_;
  wire [31:0] _0670_;
  wire [31:0] _0671_;
  wire [31:0] _0672_;
  wire [31:0] _0673_;
  wire [31:0] _0674_;
  wire _0675_;
  wire _0676_;
  wire _0677_;
  wire _0678_;
  wire _0679_;
  wire _0680_;
  wire _0681_;
  wire _0682_;
  wire _0683_;
  wire _0684_;
  wire _0685_;
  wire _0686_;
  wire _0687_;
  wire _0688_;
  wire _0689_;
  wire _0690_;
  wire _0691_;
  wire _0692_;
  wire _0693_;
  wire _0694_;
  wire _0695_;
  wire _0696_;
  wire _0697_;
  wire _0698_;
  wire _0699_;
  wire _0700_;
  wire _0701_;
  wire _0702_;
  wire _0703_;
  wire _0704_;
  wire _0705_;
  wire _0706_;
  wire [31:0] _0707_;
  wire [31:0] _0708_;
  wire [31:0] _0709_;
  wire [31:0] _0710_;
  wire [31:0] _0711_;
  wire [31:0] _0712_;
  wire [31:0] _0713_;
  wire [31:0] _0714_;
  wire [31:0] _0715_;
  wire [31:0] _0716_;
  wire [31:0] _0717_;
  wire [31:0] _0718_;
  wire [31:0] _0719_;
  wire [31:0] _0720_;
  wire [31:0] _0721_;
  wire [31:0] _0722_;
  wire [31:0] _0723_;
  wire [31:0] _0724_;
  wire [31:0] _0725_;
  wire [31:0] _0726_;
  wire [31:0] _0727_;
  wire [31:0] _0728_;
  wire [31:0] _0729_;
  wire [31:0] _0730_;
  wire [31:0] _0731_;
  wire [31:0] _0732_;
  wire [31:0] _0733_;
  wire [31:0] _0734_;
  wire [31:0] _0735_;
  wire [31:0] _0736_;
  wire [31:0] _0737_;
  wire [31:0] _0738_;
  wire [31:0] _0739_;
  wire [31:0] _0740_;
  wire [31:0] _0741_;
  wire [31:0] _0742_;
  wire [31:0] _0743_;
  wire [31:0] _0744_;
  wire [31:0] _0745_;
  wire [31:0] _0746_;
  wire [31:0] _0747_;
  wire [31:0] _0748_;
  wire [31:0] _0749_;
  wire [31:0] _0750_;
  wire [31:0] _0751_;
  wire [31:0] _0752_;
  wire [31:0] _0753_;
  wire [31:0] _0754_;
  wire [31:0] _0755_;
  wire [31:0] _0756_;
  wire [31:0] _0757_;
  wire [31:0] _0758_;
  wire [31:0] _0759_;
  wire [31:0] _0760_;
  wire [31:0] _0761_;
  wire [31:0] _0762_;
  wire [31:0] _0763_;
  wire [31:0] _0764_;
  wire [31:0] _0765_;
  wire [31:0] _0766_;
  wire [31:0] _0767_;
  wire [31:0] _0768_;
  wire [31:0] _0769_;
  wire [31:0] _0770_;
  (* src = "../verilog/picorv32.v:1387.32-1387.39" *)
  wire [31:0] _0771_;
  (* src = "../verilog/picorv32.v:1388.32-1388.39" *)
  wire [31:0] _0772_;
  (* src = "../verilog/picorv32.v:1023.43-1023.71" *)
  wire _0773_;
  (* src = "../verilog/picorv32.v:1028.43-1028.70" *)
  wire _0774_;
  (* src = "../verilog/picorv32.v:1909.29-1909.46" *)
  wire _0775_;
  (* src = "../verilog/picorv32.v:913.26-913.57" *)
  wire _0776_;
  (* src = "../verilog/picorv32.v:1368.37-1368.46" *)
  wire [31:0] _0777_;
  (* src = "../verilog/picorv32.v:1315.15-1315.32" *)
  wire [31:0] _0778_;
  (* src = "../verilog/picorv32.v:1364.23-1364.50" *)
  wire [31:0] _0779_;
  (* src = "../verilog/picorv32.v:1523.21-1523.64" *)
  wire [35:0] _0780_;
  (* src = "../verilog/picorv32.v:1523.21-1523.94" *)
  wire [35:0] _0781_;
  (* src = "../verilog/picorv32.v:1525.21-1525.89" *)
  wire [35:0] _0782_;
  wire _0783_;
  wire _0784_;
  wire _0785_;
  wire _0786_;
  wire _0787_;
  wire [31:0] _0788_;
  wire [31:0] _0789_;
  wire [31:0] _0790_;
  wire [31:0] _0791_;
  wire [31:0] _0792_;
  wire [31:0] _0793_;
  wire [31:0] _0794_;
  wire [35:0] _0795_;
  wire [35:0] _0796_;
  wire [35:0] _0797_;
  wire _0798_;
  wire _0799_;
  wire _0800_;
  wire _0801_;
  wire _0802_;
  wire _0803_;
  wire _0804_;
  wire _0805_;
  wire _0806_;
  wire _0807_;
  wire _0808_;
  wire _0809_;
  wire _0810_;
  wire _0811_;
  wire _0812_;
  wire [31:0] _0813_;
  wire [31:0] _0814_;
  wire [31:0] _0815_;
  wire [31:0] _0816_;
  wire [31:0] _0817_;
  wire [31:0] _0818_;
  wire [31:0] _0819_;
  wire _0820_;
  wire [31:0] _0821_;
  wire [31:0] _0822_;
  wire [31:0] _0823_;
  wire [31:0] _0824_;
  wire [31:0] _0825_;
  wire [31:0] _0826_;
  wire [31:0] _0827_;
  wire [31:0] _0828_;
  wire [31:0] _0829_;
  wire [31:0] _0830_;
  wire [31:0] _0831_;
  wire [31:0] _0832_;
  wire [4:0] _0833_;
  wire [4:0] _0834_;
  wire [4:0] _0835_;
  wire [4:0] _0836_;
  wire _0837_;
  wire [4:0] _0838_;
  wire [4:0] _0839_;
  wire [4:0] _0840_;
  wire [4:0] _0841_;
  wire [4:0] _0842_;
  wire [4:0] _0843_;
  wire [4:0] _0844_;
  wire _0845_;
  wire _0846_;
  wire [4:0] _0847_;
  wire [4:0] _0848_;
  wire [4:0] _0849_;
  wire _0850_;
  wire _0851_;
  wire _0852_;
  wire _0853_;
  wire _0854_;
  wire _0855_;
  wire _0856_;
  wire _0857_;
  wire _0858_;
  wire _0859_;
  wire _0860_;
  wire _0861_;
  wire _0862_;
  wire _0863_;
  wire _0864_;
  wire _0865_;
  wire _0866_;
  wire _0867_;
  wire _0868_;
  wire _0869_;
  wire _0870_;
  wire _0871_;
  wire _0872_;
  wire _0873_;
  wire _0874_;
  wire _0875_;
  wire _0876_;
  wire _0877_;
  wire _0878_;
  wire _0879_;
  wire _0880_;
  wire _0881_;
  wire _0882_;
  wire _0883_;
  wire _0884_;
  wire [1:0] _0885_;
  wire [1:0] _0886_;
  wire [7:0] _0887_;
  wire [7:0] _0888_;
  wire [7:0] _0889_;
  wire [7:0] _0890_;
  wire [7:0] _0891_;
  wire [7:0] _0892_;
  wire [7:0] _0893_;
  wire [7:0] _0894_;
  wire [7:0] _0895_;
  wire [7:0] _0896_;
  wire [7:0] _0897_;
  wire [7:0] _0898_;
  wire [7:0] _0899_;
  wire [7:0] _0900_;
  wire [7:0] _0901_;
  wire [7:0] _0902_;
  wire [7:0] _0903_;
  wire [7:0] _0904_;
  wire [7:0] _0905_;
  wire [7:0] _0906_;
  wire [7:0] _0907_;
  wire _0908_;
  wire _0909_;
  wire _0910_;
  wire _0911_;
  wire _0912_;
  wire _0913_;
  wire _0914_;
  wire _0915_;
  wire _0916_;
  wire _0917_;
  wire _0918_;
  wire _0919_;
  wire _0920_;
  wire _0921_;
  wire _0922_;
  wire [31:0] _0923_;
  wire [31:0] _0924_;
  wire [31:0] _0925_;
  wire [31:0] _0926_;
  wire [31:0] _0927_;
  wire [31:0] _0928_;
  wire [31:0] _0929_;
  wire [31:0] _0930_;
  wire [31:0] _0931_;
  wire [31:0] _0932_;
  wire [31:0] _0933_;
  wire [31:0] _0934_;
  wire [31:0] _0935_;
  wire [31:0] _0936_;
  wire [31:0] _0937_;
  wire _0938_;
  wire _0939_;
  wire _0940_;
  wire _0941_;
  wire _0942_;
  wire _0943_;
  wire _0944_;
  wire _0945_;
  wire _0946_;
  wire _0947_;
  wire _0948_;
  wire _0949_;
  wire _0950_;
  wire _0951_;
  wire _0952_;
  wire _0953_;
  wire _0954_;
  wire _0955_;
  wire _0956_;
  wire _0957_;
  wire _0958_;
  wire _0959_;
  wire _0960_;
  wire _0961_;
  wire _0962_;
  wire _0963_;
  wire _0964_;
  wire _0965_;
  wire _0966_;
  wire _0967_;
  wire [1:0] _0968_;
  wire [1:0] _0969_;
  wire [1:0] _0970_;
  wire [1:0] _0971_;
  wire [1:0] _0972_;
  wire [1:0] _0973_;
  wire [1:0] _0974_;
  wire [1:0] _0975_;
  wire [1:0] _0976_;
  wire [1:0] _0977_;
  wire [1:0] _0978_;
  wire [31:0] _0979_;
  wire [31:0] _0980_;
  wire [31:0] _0981_;
  wire [31:0] _0982_;
  wire [31:0] _0983_;
  wire [31:0] _0984_;
  wire [31:0] _0985_;
  wire _0986_;
  wire _0987_;
  wire _0988_;
  wire _0989_;
  wire _0990_;
  wire _0991_;
  wire _0992_;
  wire _0993_;
  wire _0994_;
  wire _0995_;
  wire _0996_;
  wire _0997_;
  wire [31:0] _0998_;
  wire [31:0] _0999_;
  wire [31:0] _1000_;
  wire [31:0] _1001_;
  wire [31:0] _1002_;
  wire [31:0] _1003_;
  wire [31:0] _1004_;
  wire [31:0] _1005_;
  wire [31:0] _1006_;
  wire [31:0] _1007_;
  wire [31:0] _1008_;
  wire [31:0] _1009_;
  wire [31:0] _1010_;
  wire [31:0] _1011_;
  wire [31:0] _1012_;
  wire [31:0] _1013_;
  wire [31:0] _1014_;
  wire [31:0] _1015_;
  wire [31:0] _1016_;
  wire [31:0] _1017_;
  wire [31:0] _1018_;
  wire [31:0] _1019_;
  wire [31:0] _1020_;
  wire [31:0] _1021_;
  wire [31:0] _1022_;
  wire [31:0] _1023_;
  wire [31:0] _1024_;
  wire [31:0] _1025_;
  wire [31:0] _1026_;
  wire [31:0] _1027_;
  wire [31:0] _1028_;
  wire [31:0] _1029_;
  wire [31:0] _1030_;
  wire [31:0] _1031_;
  wire [63:0] _1032_;
  wire [63:0] _1033_;
  wire [63:0] _1034_;
  wire [63:0] _1035_;
  wire [31:0] _1036_;
  wire [31:0] _1037_;
  wire [31:0] _1038_;
  wire [31:0] _1039_;
  wire [31:0] _1040_;
  wire [31:0] _1041_;
  wire [31:0] _1042_;
  wire [31:0] _1043_;
  wire [31:0] _1044_;
  wire _1045_;
  wire _1046_;
  wire _1047_;
  wire [31:0] _1048_;
  wire [31:0] _1049_;
  wire [31:0] _1050_;
  wire [31:0] _1051_;
  wire [31:0] _1052_;
  wire [31:0] _1053_;
  wire [31:0] _1054_;
  wire [31:0] _1055_;
  wire [31:0] _1056_;
  wire _1057_;
  wire _1058_;
  wire _1059_;
  wire _1060_;
  wire _1061_;
  wire _1062_;
  wire _1063_;
  wire _1064_;
  wire _1065_;
  wire _1066_;
  wire _1067_;
  wire _1068_;
  wire _1069_;
  wire _1070_;
  wire _1071_;
  wire _1072_;
  wire _1073_;
  wire _1074_;
  wire _1075_;
  wire _1076_;
  wire _1077_;
  wire _1078_;
  wire _1079_;
  wire _1080_;
  wire _1081_;
  wire _1082_;
  wire _1083_;
  wire _1084_;
  wire _1085_;
  wire _1086_;
  wire _1087_;
  wire _1088_;
  wire _1089_;
  wire _1090_;
  wire [2:0] _1091_;
  wire _1092_;
  wire [1:0] _1093_;
  wire [11:0] _1094_;
  wire _1095_;
  wire _1096_;
  wire [3:0] _1097_;
  wire [3:0] _1098_;
  wire [3:0] _1099_;
  wire [3:0] _1100_;
  wire [3:0] _1101_;
  wire [3:0] _1102_;
  wire [3:0] _1103_;
  wire [3:0] _1104_;
  wire [3:0] _1105_;
  wire [3:0] _1106_;
  wire [3:0] _1107_;
  wire [3:0] _1108_;
  wire [3:0] _1109_;
  wire [3:0] _1110_;
  wire [3:0] _1111_;
  wire [3:0] _1112_;
  wire _1113_;
  wire _1114_;
  wire _1115_;
  wire _1116_;
  wire _1117_;
  wire _1118_;
  wire _1119_;
  wire _1120_;
  wire _1121_;
  wire _1122_;
  wire _1123_;
  wire _1124_;
  wire _1125_;
  wire _1126_;
  wire _1127_;
  wire _1128_;
  wire _1129_;
  wire _1130_;
  wire _1131_;
  wire _1132_;
  wire _1133_;
  wire _1134_;
  wire _1135_;
  wire _1136_;
  wire _1137_;
  wire _1138_;
  wire _1139_;
  wire _1140_;
  wire _1141_;
  wire _1142_;
  wire _1143_;
  wire [31:0] _1144_;
  wire [31:0] _1145_;
  wire [31:0] _1146_;
  wire _1147_;
  wire [31:0] _1148_;
  wire _1149_;
  wire [31:0] _1150_;
  wire [4:0] _1151_;
  wire [4:0] _1152_;
  wire [4:0] _1153_;
  wire [4:0] _1154_;
  wire [4:0] _1155_;
  wire [4:0] _1156_;
  wire [4:0] _1157_;
  wire [4:0] _1158_;
  wire [4:0] _1159_;
  wire [4:0] _1160_;
  wire [7:0] _1161_;
  wire [4:0] _1162_;
  wire [4:0] _1163_;
  wire [4:0] _1164_;
  wire [4:0] _1165_;
  wire [4:0] _1166_;
  wire [4:0] _1167_;
  wire [4:0] _1168_;
  wire [4:0] _1169_;
  wire [4:0] _1170_;
  wire [4:0] _1171_;
  wire [4:0] _1172_;
  wire [4:0] _1173_;
  wire _1174_;
  wire [4:0] _1175_;
  wire [4:0] _1176_;
  wire _1177_;
  wire _1178_;
  wire _1179_;
  wire _1180_;
  wire _1181_;
  wire _1182_;
  wire _1183_;
  wire _1184_;
  wire _1185_;
  wire _1186_;
  wire _1187_;
  wire _1188_;
  wire _1189_;
  wire _1190_;
  wire _1191_;
  wire _1192_;
  wire _1193_;
  wire _1194_;
  wire _1195_;
  wire _1196_;
  wire _1197_;
  wire _1198_;
  wire _1199_;
  wire _1200_;
  wire _1201_;
  wire _1202_;
  wire _1203_;
  wire _1204_;
  wire _1205_;
  wire _1206_;
  wire _1207_;
  wire _1208_;
  wire _1209_;
  wire _1210_;
  wire _1211_;
  wire _1212_;
  wire _1213_;
  wire _1214_;
  wire _1215_;
  wire _1216_;
  wire _1217_;
  wire _1218_;
  wire _1219_;
  wire _1220_;
  wire _1221_;
  wire _1222_;
  wire _1223_;
  wire _1224_;
  wire _1225_;
  wire _1226_;
  wire _1227_;
  wire _1228_;
  wire _1229_;
  wire _1230_;
  wire _1231_;
  wire _1232_;
  wire _1233_;
  wire _1234_;
  wire _1235_;
  wire _1236_;
  wire _1237_;
  wire _1238_;
  wire _1239_;
  wire [15:0] _1240_;
  wire [15:0] _1241_;
  wire [15:0] _1242_;
  wire [15:0] _1243_;
  wire [15:0] _1244_;
  wire [15:0] _1245_;
  wire _1246_;
  wire _1247_;
  wire _1248_;
  wire _1249_;
  wire _1250_;
  wire _1251_;
  wire _1252_;
  wire _1253_;
  wire _1254_;
  wire _1255_;
  wire [1:0] _1256_;
  wire [1:0] _1257_;
  wire _1258_;
  wire [1:0] _1259_;
  wire _1260_;
  wire [1:0] _1261_;
  wire [1:0] _1262_;
  wire [1:0] _1263_;
  wire [1:0] _1264_;
  wire [1:0] _1265_;
  wire [3:0] _1266_;
  wire [3:0] _1267_;
  wire [3:0] _1268_;
  wire [31:0] _1269_;
  wire [31:0] _1270_;
  wire _1271_;
  wire _1272_;
  wire _1273_;
  wire _1274_;
  wire _1275_;
  wire _1276_;
  wire _1277_;
  wire _1278_;
  wire _1279_;
  wire _1280_;
  wire _1281_;
  wire _1282_;
  wire _1283_;
  wire _1284_;
  wire _1285_;
  wire _1286_;
  wire _1287_;
  wire _1288_;
  wire _1289_;
  wire _1290_;
  wire _1291_;
  wire _1292_;
  wire _1293_;
  wire _1294_;
  wire _1295_;
  wire _1296_;
  wire [4:0] _1297_;
  wire [4:0] _1298_;
  wire [4:0] _1299_;
  wire [4:0] _1300_;
  wire [4:0] _1301_;
  wire [4:0] _1302_;
  wire [4:0] _1303_;
  wire [4:0] _1304_;
  wire [4:0] _1305_;
  wire [4:0] _1306_;
  wire [4:0] _1307_;
  wire [4:0] _1308_;
  wire [4:0] _1309_;
  wire [2:0] _1310_;
  wire [2:0] _1311_;
  wire [2:0] _1312_;
  wire [2:0] _1313_;
  wire [2:0] _1314_;
  wire [2:0] _1315_;
  wire [2:0] _1316_;
  wire [2:0] _1317_;
  wire [2:0] _1318_;
  wire [2:0] _1319_;
  wire [2:0] _1320_;
  wire [2:0] _1321_;
  wire [2:0] _1322_;
  wire [2:0] _1323_;
  wire [2:0] _1324_;
  wire [2:0] _1325_;
  wire [2:0] _1326_;
  wire [2:0] _1327_;
  wire [3:0] _1328_;
  wire [3:0] _1329_;
  wire [3:0] _1330_;
  wire [3:0] _1331_;
  wire [3:0] _1332_;
  wire [5:0] _1333_;
  wire [5:0] _1334_;
  wire [5:0] _1335_;
  wire [5:0] _1336_;
  wire [5:0] _1337_;
  wire [5:0] _1338_;
  wire [5:0] _1339_;
  wire [5:0] _1340_;
  wire [5:0] _1341_;
  wire [5:0] _1342_;
  wire [5:0] _1343_;
  wire [5:0] _1344_;
  wire [5:0] _1345_;
  wire [5:0] _1346_;
  wire _1347_;
  wire _1348_;
  wire _1349_;
  wire _1350_;
  wire _1351_;
  wire _1352_;
  wire _1353_;
  wire _1354_;
  wire _1355_;
  wire [31:0] _1356_;
  wire [31:0] _1357_;
  wire _1358_;
  wire _1359_;
  wire _1360_;
  wire [31:0] _1361_;
  wire [31:0] _1362_;
  wire [31:0] _1363_;
  wire [31:0] _1364_;
  wire [3:0] _1365_;
  wire [3:0] _1366_;
  wire [3:0] _1367_;
  wire [3:0] _1368_;
  wire [31:0] _1369_;
  wire [31:0] _1370_;
  wire [31:0] _1371_;
  wire [31:0] _1372_;
  wire [31:0] _1373_;
  wire _1374_;
  wire [4:0] _1375_;
  wire [4:0] _1376_;
  wire [4:0] _1377_;
  (* src = "../verilog/picorv32.v:393.108-393.118" *)
  wire _1378_;
  (* src = "../verilog/picorv32.v:394.27-394.51" *)
  wire _1379_;
  (* src = "../verilog/picorv32.v:632.13-632.29" *)
  wire _1380_;
  (* src = "../verilog/picorv32.v:1387.18-1387.56" *)
  wire _1381_;
  (* src = "../verilog/picorv32.v:1388.18-1388.56" *)
  wire _1382_;
  (* src = "../verilog/picorv32.v:2000.21-2000.52" *)
  wire _1383_;
  (* src = "../verilog/picorv32.v:2032.23-2032.45" *)
  wire _1384_;
  (* src = "../verilog/picorv32.v:1114.43-1118.5" *)
  wire _1385_;
  (* src = "../verilog/picorv32.v:1120.77-1127.5" *)
  wire _1386_;
  (* src = "../verilog/picorv32.v:1540.73-1540.99" *)
  wire _1387_;
  (* src = "../verilog/picorv32.v:1924.81-1924.93" *)
  wire _1388_;
  (* src = "../verilog/picorv32.v:393.42-393.52" *)
  wire _1389_;
  (* src = "../verilog/picorv32.v:880.41-880.123" *)
  wire _1390_;
  (* src = "../verilog/picorv32.v:884.17-884.96" *)
  wire _1391_;
  (* src = "../verilog/picorv32.v:926.27-926.51" *)
  wire _1392_;
  (* src = "../verilog/picorv32.v:435.20-435.43" *)
  wire [3:0] _1393_;
  (* src = "../verilog/picorv32.v:1278.30-1278.47" *)
  wire [31:0] _1394_;
  (* src = "../verilog/picorv32.v:1441.8-1441.17" *)
  wire [31:0] _1395_;
  (* src = "../verilog/picorv32.v:1846.16-1846.26" *)
  (* unused_bits = "5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31" *)
  wire [31:0] _1396_;
  (* src = "../verilog/picorv32.v:1283.23-1283.67" *)
  wire _1397_;
  (* src = "../verilog/picorv32.v:1356.33-1356.54" *)
  wire [31:0] _1398_;
  (* src = "../verilog/picorv32.v:1360.23-1360.58" *)
  wire [31:0] _1399_;
  (* src = "../verilog/picorv32.v:1502.20-1502.92" *)
  wire [31:0] _1400_;
  (* src = "../verilog/picorv32.v:1523.22-1523.48" *)
  wire [35:0] _1401_;
  (* src = "../verilog/picorv32.v:1542.7-1543.41" *)
  wire [1:0] _1402_;
  (* src = "../verilog/picorv32.v:1543.7-1543.41" *)
  wire [1:0] _1403_;
  (* src = "../verilog/picorv32.v:1642.18-1642.40" *)
  wire [31:0] _1404_;
  (* src = "../verilog/picorv32.v:1717.18-1717.81" *)
  wire [31:0] _1405_;
  (* src = "../verilog/picorv32.v:1974.21-1974.54" *)
  wire [31:0] _1406_;
  (* src = "../verilog/picorv32.v:2000.21-2000.52" *)
  wire [31:0] _1407_;
  (* src = "../verilog/picorv32.v:404.4-405.114" *)
  wire [31:0] _1408_;
  (* src = "../verilog/picorv32.v:405.4-405.114" *)
  wire [31:0] _1409_;
  (* src = "../verilog/picorv32.v:427.20-427.50" *)
  wire [3:0] _1410_;
  (* src = "../verilog/picorv32.v:1313.15-1313.32" *)
  wire [31:0] _1411_;
  (* src = "../verilog/picorv32.v:1263.13-1263.24" *)
  wire [31:0] alu_add_sub;
  (* src = "../verilog/picorv32.v:1265.6-1265.12" *)
  wire alu_eq;
  (* src = "../verilog/picorv32.v:1265.23-1265.30" *)
  wire alu_lts;
  (* src = "../verilog/picorv32.v:1265.14-1265.21" *)
  wire alu_ltu;
  (* src = "../verilog/picorv32.v:1259.13-1259.20" *)
  wire [31:0] alu_out;
  (* src = "../verilog/picorv32.v:1260.6-1260.15" *)
  wire alu_out_0;
  (* src = "../verilog/picorv32.v:1259.22-1259.31" *)
  reg [31:0] alu_out_q = 32'hxxxxxxxx;
  (* src = "../verilog/picorv32.v:1264.13-1264.20" *)
  wire [31:0] alu_shl;
  (* src = "../verilog/picorv32.v:1264.22-1264.29" *)
  wire [31:0] alu_shr;
  (* src = "../verilog/picorv32.v:793.13-793.31" *)
  reg [31:0] cached_insn_opcode = 32'hxxxxxxxx;
  (* src = "../verilog/picorv32.v:794.12-794.27" *)
  reg [4:0] cached_insn_rs1 = 5'hxx;
  (* src = "../verilog/picorv32.v:795.12-795.27" *)
  reg [4:0] cached_insn_rs2 = 5'hxx;
  (* src = "../verilog/picorv32.v:383.6-383.32" *)
  wire clear_prefetched_high_word;
  (* src = "../verilog/picorv32.v:1332.6-1332.34" *)
  reg clear_prefetched_high_word_q = 1'h0;
  (* src = "../verilog/picorv32.v:61.8-61.11" *)
  input clk;
  wire clk;
  (* src = "../verilog/picorv32.v:683.6-683.22" *)
  reg compressed_instr = 1'hx;
  (* src = "../verilog/picorv32.v:159.13-159.24" *)
  reg [63:0] count_cycle = 64'h0000000000000000;
  (* src = "../verilog/picorv32.v:159.26-159.37" *)
  reg [63:0] count_instr = 64'h0000000000000000;
  (* src = "../verilog/picorv32.v:1219.12-1219.21" *)
  reg [7:0] cpu_state = 8'h40;
  reg [31:0] \cpuregs[0]  = 32'hxxxxxxxx;
  reg [31:0] \cpuregs[10]  = 32'hxxxxxxxx;
  reg [31:0] \cpuregs[11]  = 32'hxxxxxxxx;
  reg [31:0] \cpuregs[12]  = 32'hxxxxxxxx;
  reg [31:0] \cpuregs[13]  = 32'hxxxxxxxx;
  reg [31:0] \cpuregs[14]  = 32'hxxxxxxxx;
  reg [31:0] \cpuregs[15]  = 32'hxxxxxxxx;
  reg [31:0] \cpuregs[16]  = 32'hxxxxxxxx;
  reg [31:0] \cpuregs[17]  = 32'hxxxxxxxx;
  reg [31:0] \cpuregs[18]  = 32'hxxxxxxxx;
  reg [31:0] \cpuregs[19]  = 32'hxxxxxxxx;
  reg [31:0] \cpuregs[1]  = 32'hxxxxxxxx;
  reg [31:0] \cpuregs[20]  = 32'hxxxxxxxx;
  reg [31:0] \cpuregs[21]  = 32'hxxxxxxxx;
  reg [31:0] \cpuregs[22]  = 32'hxxxxxxxx;
  reg [31:0] \cpuregs[23]  = 32'hxxxxxxxx;
  reg [31:0] \cpuregs[24]  = 32'hxxxxxxxx;
  reg [31:0] \cpuregs[25]  = 32'hxxxxxxxx;
  reg [31:0] \cpuregs[26]  = 32'hxxxxxxxx;
  reg [31:0] \cpuregs[27]  = 32'hxxxxxxxx;
  reg [31:0] \cpuregs[28]  = 32'hxxxxxxxx;
  reg [31:0] \cpuregs[29]  = 32'hxxxxxxxx;
  reg [31:0] \cpuregs[2]  = 32'hxxxxxxxx;
  reg [31:0] \cpuregs[30]  = 32'hxxxxxxxx;
  reg [31:0] \cpuregs[31]  = 32'hxxxxxxxx;
  reg [31:0] \cpuregs[3]  = 32'hxxxxxxxx;
  reg [31:0] \cpuregs[4]  = 32'hxxxxxxxx;
  reg [31:0] \cpuregs[5]  = 32'hxxxxxxxx;
  reg [31:0] \cpuregs[6]  = 32'hxxxxxxxx;
  reg [31:0] \cpuregs[7]  = 32'hxxxxxxxx;
  reg [31:0] \cpuregs[8]  = 32'hxxxxxxxx;
  reg [31:0] \cpuregs[9]  = 32'hxxxxxxxx;
  (* src = "../verilog/picorv32.v:1345.13-1345.24" *)
  wire [31:0] cpuregs_rs1;
  (* src = "../verilog/picorv32.v:1346.13-1346.24" *)
  wire [31:0] cpuregs_rs2;
  (* src = "../verilog/picorv32.v:1344.13-1344.27" *)
  wire [31:0] cpuregs_wrdata;
  (* src = "../verilog/picorv32.v:1343.6-1343.19" *)
  wire cpuregs_write;
  (* src = "../verilog/picorv32.v:165.13-165.26" *)
  reg [31:0] dbg_insn_addr = 32'hxxxxxxxx;
  (* src = "../verilog/picorv32.v:164.13-164.28" *)
  wire [31:0] dbg_insn_opcode;
  (* src = "../verilog/picorv32.v:714.13-714.25" *)
  wire [4:0] dbg_insn_rs1;
  (* src = "../verilog/picorv32.v:715.13-715.25" *)
  wire [4:0] dbg_insn_rs2;
  (* src = "../verilog/picorv32.v:1963.6-1963.18" *)
  reg dbg_irq_call = 1'h0;
  (* src = "../verilog/picorv32.v:1964.6-1964.19" *)
  reg dbg_irq_enter = 1'h0;
  (* src = "../verilog/picorv32.v:1965.13-1965.24" *)
  reg [31:0] dbg_irq_ret = 32'hxxxxxxxx;
  (* src = "../verilog/picorv32.v:170.14-170.26" *)
  wire [31:0] dbg_mem_addr;
  (* src = "../verilog/picorv32.v:168.7-168.20" *)
  wire dbg_mem_instr;
  (* src = "../verilog/picorv32.v:173.14-173.27" *)
  wire [31:0] dbg_mem_rdata;
  (* src = "../verilog/picorv32.v:169.7-169.20" *)
  wire dbg_mem_ready;
  (* src = "../verilog/picorv32.v:167.7-167.20" *)
  wire dbg_mem_valid;
  (* src = "../verilog/picorv32.v:171.14-171.27" *)
  wire [31:0] dbg_mem_wdata;
  (* src = "../verilog/picorv32.v:172.14-172.27" *)
  wire [3:0] dbg_mem_wstrb;
  (* src = "../verilog/picorv32.v:786.6-786.14" *)
  reg dbg_next = 1'hx;
  (* src = "../verilog/picorv32.v:204.14-204.24" *)
  wire [31:0] dbg_reg_x0;
  (* src = "../verilog/picorv32.v:717.14-717.24" *)
  reg [31:0] dbg_rs1val = 32'hxxxxxxxx;
  (* src = "../verilog/picorv32.v:719.7-719.23" *)
  reg dbg_rs1val_valid = 1'hx;
  (* src = "../verilog/picorv32.v:718.14-718.24" *)
  reg [31:0] dbg_rs2val = 32'hxxxxxxxx;
  (* src = "../verilog/picorv32.v:720.7-720.23" *)
  reg dbg_rs2val_valid = 1'hx;
  (* src = "../verilog/picorv32.v:789.6-789.20" *)
  reg dbg_valid_insn = 1'h0;
  (* src = "../verilog/picorv32.v:678.13-678.24" *)
  reg [31:0] decoded_imm = 32'hxxxxxxxx;
  (* src = "../verilog/picorv32.v:678.26-678.39" *)
  reg [31:0] decoded_imm_j = 32'hxxxxxxxx;
  (* src = "../verilog/picorv32.v:677.14-677.24" *)
  reg [4:0] decoded_rd = 5'hxx;
  (* src = "../verilog/picorv32.v:1347.14-1347.24" *)
  wire [4:0] decoded_rs;
  (* src = "../verilog/picorv32.v:677.26-677.37" *)
  reg [4:0] decoded_rs1 = 5'hxx;
  (* src = "../verilog/picorv32.v:677.39-677.50" *)
  reg [4:0] decoded_rs2 = 5'hxx;
  (* src = "../verilog/picorv32.v:681.6-681.28" *)
  reg decoder_pseudo_trigger = 1'h0;
  (* src = "../verilog/picorv32.v:682.6-682.30" *)
  reg decoder_pseudo_trigger_q = 1'hx;
  (* src = "../verilog/picorv32.v:679.6-679.21" *)
  reg decoder_trigger = 1'h0;
  (* src = "../verilog/picorv32.v:680.6-680.23" *)
  reg decoder_trigger_q = 1'hx;
  (* src = "../verilog/picorv32.v:1257.6-1257.16" *)
  reg do_waitirq = 1'h0;
  (* src = "../verilog/picorv32.v:92.20-92.23" *)
  output [31:0] eoi;
  reg [31:0] eoi = 32'd0;
  (* src = "../verilog/picorv32.v:672.6-672.15" *)
  reg instr_add = 1'h0;
  (* src = "../verilog/picorv32.v:671.6-671.16" *)
  reg instr_addi = 1'h0;
  (* src = "../verilog/picorv32.v:672.105-672.114" *)
  reg instr_and = 1'h0;
  (* src = "../verilog/picorv32.v:671.66-671.76" *)
  reg instr_andi = 1'h0;
  (* src = "../verilog/picorv32.v:668.17-668.28" *)
  reg instr_auipc = 1'h0;
  (* src = "../verilog/picorv32.v:669.6-669.15" *)
  reg instr_beq = 1'h0;
  (* src = "../verilog/picorv32.v:669.39-669.48" *)
  reg instr_bge = 1'h0;
  (* src = "../verilog/picorv32.v:669.62-669.72" *)
  reg instr_bgeu = 1'h0;
  (* src = "../verilog/picorv32.v:669.28-669.37" *)
  reg instr_blt = 1'h0;
  (* src = "../verilog/picorv32.v:669.50-669.60" *)
  reg instr_bltu = 1'h0;
  (* src = "../verilog/picorv32.v:669.17-669.26" *)
  reg instr_bne = 1'h0;
  (* src = "../verilog/picorv32.v:674.6-674.16" *)
  reg instr_getq = 1'h0;
  (* src = "../verilog/picorv32.v:668.30-668.39" *)
  reg instr_jal = 1'h0;
  (* src = "../verilog/picorv32.v:668.41-668.51" *)
  reg instr_jalr = 1'h0;
  (* src = "../verilog/picorv32.v:670.6-670.14" *)
  reg instr_lb = 1'h0;
  (* src = "../verilog/picorv32.v:670.36-670.45" *)
  reg instr_lbu = 1'h0;
  (* src = "../verilog/picorv32.v:670.16-670.24" *)
  reg instr_lh = 1'h0;
  (* src = "../verilog/picorv32.v:670.47-670.56" *)
  reg instr_lhu = 1'h0;
  (* src = "../verilog/picorv32.v:668.6-668.15" *)
  reg instr_lui = 1'h0;
  (* src = "../verilog/picorv32.v:670.26-670.34" *)
  reg instr_lw = 1'h0;
  (* src = "../verilog/picorv32.v:674.44-674.57" *)
  reg instr_maskirq = 1'h0;
  (* src = "../verilog/picorv32.v:672.95-672.103" *)
  reg instr_or = 1'h0;
  (* src = "../verilog/picorv32.v:671.55-671.64" *)
  reg instr_ori = 1'h0;
  (* src = "../verilog/picorv32.v:673.6-673.19" *)
  reg instr_rdcycle = 1'h0;
  (* src = "../verilog/picorv32.v:673.21-673.35" *)
  reg instr_rdcycleh = 1'h0;
  (* src = "../verilog/picorv32.v:673.37-673.50" *)
  reg instr_rdinstr = 1'h0;
  (* src = "../verilog/picorv32.v:673.52-673.66" *)
  reg instr_rdinstrh = 1'h0;
  (* src = "../verilog/picorv32.v:674.30-674.42" *)
  reg instr_retirq = 1'h0;
  (* src = "../verilog/picorv32.v:670.58-670.66" *)
  reg instr_sb = 1'h0;
  (* src = "../verilog/picorv32.v:674.18-674.28" *)
  reg instr_setq = 1'h0;
  (* src = "../verilog/picorv32.v:670.68-670.76" *)
  reg instr_sh = 1'h0;
  (* src = "../verilog/picorv32.v:672.28-672.37" *)
  reg instr_sll = 1'h0;
  (* src = "../verilog/picorv32.v:671.78-671.88" *)
  reg instr_slli = 1'h0;
  (* src = "../verilog/picorv32.v:672.39-672.48" *)
  reg instr_slt = 1'h0;
  (* src = "../verilog/picorv32.v:671.18-671.28" *)
  reg instr_slti = 1'h0;
  (* src = "../verilog/picorv32.v:671.30-671.41" *)
  reg instr_sltiu = 1'h0;
  (* src = "../verilog/picorv32.v:672.50-672.60" *)
  reg instr_sltu = 1'h0;
  (* src = "../verilog/picorv32.v:672.84-672.93" *)
  reg instr_sra = 1'h0;
  (* src = "../verilog/picorv32.v:671.102-671.112" *)
  reg instr_srai = 1'h0;
  (* src = "../verilog/picorv32.v:672.73-672.82" *)
  reg instr_srl = 1'h0;
  (* src = "../verilog/picorv32.v:671.90-671.100" *)
  reg instr_srli = 1'h0;
  (* src = "../verilog/picorv32.v:672.17-672.26" *)
  reg instr_sub = 1'h0;
  (* src = "../verilog/picorv32.v:670.78-670.86" *)
  reg instr_sw = 1'h0;
  (* src = "../verilog/picorv32.v:674.74-674.85" *)
  reg instr_timer = 1'h0;
  (* src = "../verilog/picorv32.v:675.7-675.17" *)
  wire instr_trap;
  (* src = "../verilog/picorv32.v:674.59-674.72" *)
  reg instr_waitirq = 1'h0;
  (* src = "../verilog/picorv32.v:672.62-672.71" *)
  reg instr_xor = 1'h0;
  (* src = "../verilog/picorv32.v:671.43-671.53" *)
  reg instr_xori = 1'h0;
  (* src = "../verilog/picorv32.v:91.20-91.23" *)
  input [31:0] irq;
  wire [31:0] irq;
  (* src = "../verilog/picorv32.v:181.6-181.16" *)
  reg irq_active = 1'h0;
  (* src = "../verilog/picorv32.v:180.6-180.15" *)
  reg irq_delay = 1'h0;
  (* src = "../verilog/picorv32.v:182.13-182.21" *)
  reg [31:0] irq_mask = 32'd4294967295;
  (* src = "../verilog/picorv32.v:183.13-183.24" *)
  reg [31:0] irq_pending = 32'd0;
  (* src = "../verilog/picorv32.v:1220.12-1220.21" *)
  reg [1:0] irq_state = 2'h0;
  (* src = "../verilog/picorv32.v:696.6-696.20" *)
  reg is_alu_reg_imm = 1'hx;
  (* src = "../verilog/picorv32.v:697.6-697.20" *)
  reg is_alu_reg_reg = 1'hx;
  (* src = "../verilog/picorv32.v:694.6-694.34" *)
  reg is_beq_bne_blt_bge_bltu_bgeu = 1'h0;
  (* src = "../verilog/picorv32.v:698.6-698.16" *)
  reg is_compare = 1'h0;
  (* src = "../verilog/picorv32.v:688.6-688.43" *)
  reg is_jalr_addi_slti_sltiu_xori_ori_andi = 1'hx;
  (* src = "../verilog/picorv32.v:686.6-686.25" *)
  reg is_lb_lh_lw_lbu_lhu = 1'hx;
  (* src = "../verilog/picorv32.v:695.6-695.19" *)
  reg is_lbu_lhu_lw = 1'hx;
  (* src = "../verilog/picorv32.v:685.6-685.22" *)
  reg is_lui_auipc_jal = 1'hx;
  (* src = "../verilog/picorv32.v:691.6-691.40" *)
  reg is_lui_auipc_jal_jalr_addi_add_sub = 1'hx;
  (* src = "../verilog/picorv32.v:708.7-708.43" *)
  wire is_rdcycle_rdcycleh_rdinstr_rdinstrh;
  (* src = "../verilog/picorv32.v:689.6-689.17" *)
  reg is_sb_sh_sw = 1'hx;
  (* src = "../verilog/picorv32.v:690.6-690.20" *)
  reg is_sll_srl_sra = 1'hx;
  (* src = "../verilog/picorv32.v:687.6-687.23" *)
  reg is_slli_srli_srai = 1'hx;
  (* src = "../verilog/picorv32.v:692.6-692.21" *)
  reg is_slti_blt_slt = 1'hx;
  (* src = "../verilog/picorv32.v:693.6-693.24" *)
  reg is_sltiu_bltu_sltu = 1'hx;
  (* src = "../verilog/picorv32.v:378.47-378.61" *)
  reg last_mem_valid = 1'h0;
  (* src = "../verilog/picorv32.v:1242.6-1242.20" *)
  reg latched_branch = 1'h0;
  (* src = "../verilog/picorv32.v:1243.6-1243.19" *)
  reg latched_compr = 1'hx;
  (* src = "../verilog/picorv32.v:1247.6-1247.19" *)
  reg latched_is_lb = 1'h0;
  (* src = "../verilog/picorv32.v:1246.6-1246.19" *)
  reg latched_is_lh = 1'h0;
  (* src = "../verilog/picorv32.v:1245.6-1245.19" *)
  reg latched_is_lu = 1'h0;
  (* src = "../verilog/picorv32.v:1248.14-1248.24" *)
  reg [4:0] latched_rd = 5'hxx;
  (* src = "../verilog/picorv32.v:1241.6-1241.19" *)
  reg latched_stalu = 1'h0;
  (* src = "../verilog/picorv32.v:1240.6-1240.19" *)
  reg latched_store = 1'h0;
  (* src = "../verilog/picorv32.v:1244.6-1244.19" *)
  reg latched_trace = 1'h0;
  (* src = "../verilog/picorv32.v:788.7-788.23" *)
  wire launch_next_insn;
  (* src = "../verilog/picorv32.v:384.13-384.29" *)
  reg [15:0] mem_16bit_buffer = 16'hxxxx;
  (* src = "../verilog/picorv32.v:68.20-68.28" *)
  output [31:0] mem_addr;
  reg [31:0] mem_addr = 32'hxxxxxxxx;
  (* src = "../verilog/picorv32.v:372.6-372.21" *)
  reg mem_do_prefetch = 1'h0;
  (* src = "../verilog/picorv32.v:374.6-374.18" *)
  reg mem_do_rdata = 1'h0;
  (* src = "../verilog/picorv32.v:373.6-373.18" *)
  reg mem_do_rinst = 1'h0;
  (* src = "../verilog/picorv32.v:375.6-375.18" *)
  reg mem_do_wdata = 1'h0;
  (* src = "../verilog/picorv32.v:393.7-393.15" *)
  wire mem_done;
  (* src = "../verilog/picorv32.v:65.20-65.29" *)
  output mem_instr;
  reg mem_instr = 1'hx;
  (* src = "../verilog/picorv32.v:76.20-76.31" *)
  output [31:0] mem_la_addr;
  wire [31:0] mem_la_addr;
  (* src = "../verilog/picorv32.v:379.7-379.23" *)
  wire mem_la_firstword;
  (* src = "../verilog/picorv32.v:378.25-378.45" *)
  reg mem_la_firstword_reg = 1'h0;
  (* src = "../verilog/picorv32.v:380.7-380.28" *)
  wire mem_la_firstword_xfer;
  (* src = "../verilog/picorv32.v:74.20-74.31" *)
  output mem_la_read;
  wire mem_la_read;
  (* src = "../verilog/picorv32.v:378.6-378.23" *)
  reg mem_la_secondword = 1'h0;
  (* src = "../verilog/picorv32.v:389.7-389.38" *)
  wire mem_la_use_prefetched_high_word;
  (* src = "../verilog/picorv32.v:77.20-77.32" *)
  output [31:0] mem_la_wdata;
  wire [31:0] mem_la_wdata;
  (* src = "../verilog/picorv32.v:75.20-75.32" *)
  output mem_la_write;
  wire mem_la_write;
  (* src = "../verilog/picorv32.v:78.20-78.32" *)
  output [3:0] mem_la_wstrb;
  wire [3:0] mem_la_wstrb;
  (* src = "../verilog/picorv32.v:71.20-71.29" *)
  input [31:0] mem_rdata;
  wire [31:0] mem_rdata;
  (* src = "../verilog/picorv32.v:387.14-387.31" *)
  wire [31:0] mem_rdata_latched;
  (* src = "../verilog/picorv32.v:386.14-386.41" *)
  wire [31:0] mem_rdata_latched_noshuffle;
  (* src = "../verilog/picorv32.v:371.13-371.24" *)
  reg [31:0] mem_rdata_q = 32'hxxxxxxxx;
  (* src = "../verilog/picorv32.v:370.13-370.27" *)
  wire [31:0] mem_rdata_word;
  (* src = "../verilog/picorv32.v:66.20-66.29" *)
  input mem_ready;
  wire mem_ready;
  (* src = "../verilog/picorv32.v:368.12-368.21" *)
  reg [1:0] mem_state = 2'h0;
  (* src = "../verilog/picorv32.v:64.20-64.29" *)
  output mem_valid;
  reg mem_valid = 1'h0;
  (* src = "../verilog/picorv32.v:69.20-69.29" *)
  output [31:0] mem_wdata;
  reg [31:0] mem_wdata = 32'hxxxxxxxx;
  (* src = "../verilog/picorv32.v:369.12-369.24" *)
  reg [1:0] mem_wordsize = 2'hx;
  (* src = "../verilog/picorv32.v:70.20-70.29" *)
  output [3:0] mem_wstrb;
  reg [3:0] mem_wstrb = 4'hx;
  (* src = "../verilog/picorv32.v:377.7-377.15" *)
  wire mem_xfer;
  (* src = "../verilog/picorv32.v:163.13-163.29" *)
  reg [31:0] next_insn_opcode = 32'hxxxxxxxx;
  (* src = "../verilog/picorv32.v:178.14-178.21" *)
  wire [31:0] next_pc;
  (* src = "../verilog/picorv32.v:277.14-277.25" *)
  wire [31:0] pcpi_div_rd;
  (* src = "../verilog/picorv32.v:279.14-279.28" *)
  wire pcpi_div_ready;
  (* src = "../verilog/picorv32.v:278.14-278.27" *)
  wire pcpi_div_wait;
  (* src = "../verilog/picorv32.v:276.14-276.25" *)
  wire pcpi_div_wr;
  (* src = "../verilog/picorv32.v:82.20-82.29" *)
  output [31:0] pcpi_insn;
  reg [31:0] pcpi_insn = 32'hxxxxxxxx;
  (* src = "../verilog/picorv32.v:282.13-282.24" *)
  wire [31:0] pcpi_int_rd;
  (* src = "../verilog/picorv32.v:281.13-281.24" *)
  wire pcpi_int_wr;
  (* src = "../verilog/picorv32.v:272.14-272.25" *)
  wire [31:0] pcpi_mul_rd;
  (* src = "../verilog/picorv32.v:274.14-274.28" *)
  wire pcpi_mul_ready;
  (* src = "../verilog/picorv32.v:273.14-273.27" *)
  wire pcpi_mul_wait;
  (* src = "../verilog/picorv32.v:271.14-271.25" *)
  wire pcpi_mul_wr;
  (* src = "../verilog/picorv32.v:86.20-86.27" *)
  input [31:0] pcpi_rd;
  wire [31:0] pcpi_rd;
  (* src = "../verilog/picorv32.v:88.20-88.30" *)
  input pcpi_ready;
  wire pcpi_ready;
  (* src = "../verilog/picorv32.v:83.20-83.28" *)
  output [31:0] pcpi_rs1;
  wire [31:0] pcpi_rs1;
  (* src = "../verilog/picorv32.v:84.20-84.28" *)
  output [31:0] pcpi_rs2;
  wire [31:0] pcpi_rs2;
  (* src = "../verilog/picorv32.v:81.20-81.30" *)
  output pcpi_valid;
  reg pcpi_valid = 1'h0;
  (* src = "../verilog/picorv32.v:87.20-87.29" *)
  input pcpi_wait;
  wire pcpi_wait;
  (* src = "../verilog/picorv32.v:85.20-85.27" *)
  input pcpi_wr;
  wire pcpi_wr;
  (* src = "../verilog/picorv32.v:382.6-382.26" *)
  reg prefetched_high_word = 1'h0;
  (* src = "../verilog/picorv32.v:782.13-782.26" *)
  reg [31:0] q_insn_opcode = 32'hxxxxxxxx;
  (* src = "../verilog/picorv32.v:783.12-783.22" *)
  reg [4:0] q_insn_rs1 = 5'hxx;
  (* src = "../verilog/picorv32.v:784.12-784.22" *)
  reg [4:0] q_insn_rs2 = 5'hxx;
  (* src = "../verilog/picorv32.v:160.21-160.32" *)
  reg [31:0] reg_next_pc = 32'd0;
  (* src = "../verilog/picorv32.v:160.34-160.41" *)
  reg [31:0] reg_op1 = 32'hxxxxxxxx;
  (* src = "../verilog/picorv32.v:160.43-160.50" *)
  reg [31:0] reg_op2 = 32'hxxxxxxxx;
  (* src = "../verilog/picorv32.v:160.52-160.59" *)
  reg [31:0] reg_out = 32'd0;
  (* src = "../verilog/picorv32.v:160.13-160.19" *)
  reg [31:0] reg_pc = 32'd0;
  (* src = "../verilog/picorv32.v:161.12-161.18" *)
  reg [4:0] reg_sh = 5'h00;
  (* src = "../verilog/picorv32.v:61.19-61.25" *)
  input resetn;
  wire resetn;
  (* src = "../verilog/picorv32.v:98.20-98.29" *)
  output rvfi_halt;
  reg rvfi_halt = 1'hx;
  (* src = "../verilog/picorv32.v:96.20-96.29" *)
  output [31:0] rvfi_insn;
  reg [31:0] rvfi_insn = 32'hxxxxxxxx;
  (* src = "../verilog/picorv32.v:99.20-99.29" *)
  output rvfi_intr;
  reg rvfi_intr = 1'hx;
  (* src = "../verilog/picorv32.v:109.20-109.33" *)
  output [31:0] rvfi_mem_addr;
  reg [31:0] rvfi_mem_addr = 32'hxxxxxxxx;
  (* src = "../verilog/picorv32.v:112.20-112.34" *)
  output [31:0] rvfi_mem_rdata;
  reg [31:0] rvfi_mem_rdata = 32'hxxxxxxxx;
  (* src = "../verilog/picorv32.v:110.20-110.34" *)
  output [3:0] rvfi_mem_rmask;
  reg [3:0] rvfi_mem_rmask = 4'hx;
  (* src = "../verilog/picorv32.v:113.20-113.34" *)
  output [31:0] rvfi_mem_wdata;
  reg [31:0] rvfi_mem_wdata = 32'hxxxxxxxx;
  (* src = "../verilog/picorv32.v:111.20-111.34" *)
  output [3:0] rvfi_mem_wmask;
  reg [3:0] rvfi_mem_wmask = 4'hx;
  (* src = "../verilog/picorv32.v:100.20-100.29" *)
  output [1:0] rvfi_mode;
  reg [1:0] rvfi_mode = 2'h3;
  (* src = "../verilog/picorv32.v:95.20-95.30" *)
  output [63:0] rvfi_order;
  reg [63:0] rvfi_order = 64'h0000000000000000;
  (* src = "../verilog/picorv32.v:107.20-107.33" *)
  output [31:0] rvfi_pc_rdata;
  reg [31:0] rvfi_pc_rdata = 32'hxxxxxxxx;
  (* src = "../verilog/picorv32.v:108.20-108.33" *)
  output [31:0] rvfi_pc_wdata;
  wire [31:0] rvfi_pc_wdata;
  (* src = "../verilog/picorv32.v:105.20-105.32" *)
  output [4:0] rvfi_rd_addr;
  reg [4:0] rvfi_rd_addr = 5'h00;
  (* src = "../verilog/picorv32.v:106.20-106.33" *)
  output [31:0] rvfi_rd_wdata;
  reg [31:0] rvfi_rd_wdata = 32'd0;
  (* src = "../verilog/picorv32.v:101.20-101.33" *)
  output [4:0] rvfi_rs1_addr;
  reg [4:0] rvfi_rs1_addr = 5'hxx;
  (* src = "../verilog/picorv32.v:103.20-103.34" *)
  output [31:0] rvfi_rs1_rdata;
  reg [31:0] rvfi_rs1_rdata = 32'hxxxxxxxx;
  (* src = "../verilog/picorv32.v:102.20-102.33" *)
  output [4:0] rvfi_rs2_addr;
  reg [4:0] rvfi_rs2_addr = 5'hxx;
  (* src = "../verilog/picorv32.v:104.20-104.34" *)
  output [31:0] rvfi_rs2_rdata;
  reg [31:0] rvfi_rs2_rdata = 32'hxxxxxxxx;
  (* src = "../verilog/picorv32.v:97.20-97.29" *)
  output rvfi_trap;
  reg rvfi_trap = 1'hx;
  (* src = "../verilog/picorv32.v:94.20-94.30" *)
  output rvfi_valid;
  reg rvfi_valid = 1'h0;
  (* src = "../verilog/picorv32.v:184.13-184.18" *)
  reg [31:0] timer = 32'd0;
  (* src = "../verilog/picorv32.v:117.20-117.30" *)
  output [35:0] trace_data;
  reg [35:0] trace_data = 36'h000000000;
  (* src = "../verilog/picorv32.v:116.20-116.31" *)
  output trace_valid;
  reg trace_valid = 1'h0;
  (* src = "../verilog/picorv32.v:62.13-62.17" *)
  output trap;
  reg trap = 1'h0;
  assign _0181_ = 4'h8 + (* src = "../verilog/picorv32.v:1000.24-1000.50" *) mem_rdata_latched[9:7];
  assign _0182_ = reg_op1 + (* src = "../verilog/picorv32.v:1278.50-1278.67" *) reg_op2;
  assign _0183_ = reg_pc + (* src = "../verilog/picorv32.v:1356.23-1356.55" *) _1398_[2:0];
  assign _0184_ = count_cycle + (* src = "../verilog/picorv32.v:1431.28-1431.43" *) 1'h1;
  assign _0185_ = _0167_ + (* src = "../verilog/picorv32.v:1562.21-1562.60" *) _0275_[2:0];
  assign _0186_ = count_instr + (* src = "../verilog/picorv32.v:1566.22-1566.37" *) 1'h1;
  assign _0187_ = _0167_ + (* src = "../verilog/picorv32.v:1571.22-1571.48" *) decoded_imm_j;
  assign _0188_ = reg_pc + (* src = "../verilog/picorv32.v:1804.16-1804.36" *) decoded_imm;
  assign _0189_ = reg_op1 + (* src = "../verilog/picorv32.v:1864.18-1864.39" *) decoded_imm;
  assign _0190_ = rvfi_order + (* src = "../verilog/picorv32.v:1968.26-1968.49" *) rvfi_valid;
  assign _0191_ = next_pc[31:2] + (* src = "../verilog/picorv32.v:399.60-399.97" *) mem_la_firstword_xfer;
  assign _0192_ = 4'h8 + (* src = "../verilog/picorv32.v:928.23-928.49" *) mem_rdata_latched[4:2];
  assign _0193_ = reg_op1 & (* src = "../verilog/picorv32.v:1317.15-1317.32" *) reg_op2;
  assign _0194_ = irq_pending & (* src = "../verilog/picorv32.v:1368.23-1368.46" *) _0777_;
  assign _0196_ = _0156_ & (* src = "../verilog/picorv32.v:1515.26-1515.53" *) irq_mask;
  assign _0197_ = mem_la_wstrb & (* src = "../verilog/picorv32.v:598.18-598.50" *) { mem_la_write, mem_la_write, mem_la_write, mem_la_write };
  assign _0256_ = _0000_[0] == 1'h0;
  assign _0257_ = _0000_[1] == 1'h0;
  assign _0258_ = _0000_[2] == 1'h0;
  assign _0259_ = _0000_[3] == 1'h0;
  assign _0260_ = _0000_[4] == 1'h0;
  assign _0261_ = _0000_[0] == 1'h1;
  assign _0262_ = _0000_[1] == 1'h1;
  assign _0263_ = _0000_[2] == 1'h1;
  assign _0264_ = _0000_[3] == 1'h1;
  assign _0265_ = _0000_[4] == 1'h1;
  assign _0208_ = _0256_ & _0257_;
  assign _0209_ = _0259_ & _0260_;
  assign _0210_ = _0258_ & _0209_;
  assign _0211_ = _0208_ & _0210_;
  assign _0212_ = _0261_ & _0257_;
  assign _0213_ = _0212_ & _0210_;
  assign _0214_ = _0256_ & _0262_;
  assign _0215_ = _0214_ & _0210_;
  assign _0216_ = _0261_ & _0262_;
  assign _0217_ = _0216_ & _0210_;
  assign _0218_ = _0263_ & _0209_;
  assign _0219_ = _0208_ & _0218_;
  assign _0220_ = _0212_ & _0218_;
  assign _0221_ = _0214_ & _0218_;
  assign _0222_ = _0216_ & _0218_;
  assign _0223_ = _0264_ & _0260_;
  assign _0224_ = _0258_ & _0223_;
  assign _0225_ = _0208_ & _0224_;
  assign _0226_ = _0212_ & _0224_;
  assign _0227_ = _0214_ & _0224_;
  assign _0228_ = _0216_ & _0224_;
  assign _0229_ = _0263_ & _0223_;
  assign _0230_ = _0208_ & _0229_;
  assign _0231_ = _0212_ & _0229_;
  assign _0232_ = _0214_ & _0229_;
  assign _0233_ = _0216_ & _0229_;
  assign _0234_ = _0259_ & _0265_;
  assign _0235_ = _0258_ & _0234_;
  assign _0236_ = _0208_ & _0235_;
  assign _0237_ = _0212_ & _0235_;
  assign _0238_ = _0214_ & _0235_;
  assign _0239_ = _0216_ & _0235_;
  assign _0240_ = _0263_ & _0234_;
  assign _0241_ = _0208_ & _0240_;
  assign _0242_ = _0212_ & _0240_;
  assign _0243_ = _0214_ & _0240_;
  assign _0244_ = _0216_ & _0240_;
  assign _0245_ = _0264_ & _0265_;
  assign _0246_ = _0258_ & _0245_;
  assign _0247_ = _0208_ & _0246_;
  assign _0248_ = _0212_ & _0246_;
  assign _0249_ = _0214_ & _0246_;
  assign _0250_ = _0216_ & _0246_;
  assign _0251_ = _0263_ & _0245_;
  assign _0252_ = _0208_ & _0251_;
  assign _0253_ = _0212_ & _0251_;
  assign _0254_ = _0214_ & _0251_;
  assign _0255_ = _0216_ & _0251_;
  assign _0198_ = | { _0820_, _0787_ };
  assign _0202_ = | { _1227_, _1174_ };
  assign _0204_ = | { _1085_, _1082_, _1076_, _1075_, _1071_ };
  assign _0203_ = | { _1085_, _1076_, _1071_ };
  assign _0199_ = | { _1076_, _1075_ };
  assign _0201_ = | { _1085_, _1071_ };
  assign _0200_ = | { _1085_, _1076_ };
  assign _0205_ = | { _1354_, _1355_ };
  assign _0206_ = | { _0787_, _0784_ };
  assign _0207_ = | { _1086_, _1073_ };
  assign _0280_ = ~ (* src = "../verilog/picorv32.v:1023.13-1023.39" *) mem_rdata_latched[12];
  assign _0281_ = ! (* src = "../verilog/picorv32.v:1023.75-1023.102" *) mem_rdata_latched[6:2];
  assign _0282_ = ! (* src = "../verilog/picorv32.v:1060.51-1060.79" *) mem_rdata_q[14:12];
  assign _0283_ = mem_rdata_q[14:12] == (* src = "../verilog/picorv32.v:1061.51-1061.79" *) 1'h1;
  assign _0284_ = mem_rdata_q[14:12] == (* src = "../verilog/picorv32.v:1062.51-1062.79" *) 3'h4;
  assign _0285_ = mem_rdata_q[14:12] == (* src = "../verilog/picorv32.v:1063.51-1063.79" *) 3'h5;
  assign _0286_ = mem_rdata_q[14:12] == (* src = "../verilog/picorv32.v:1064.51-1064.79" *) 3'h6;
  assign _0287_ = mem_rdata_q[14:12] == (* src = "../verilog/picorv32.v:1065.51-1065.79" *) 3'h7;
  assign _0288_ = mem_rdata_q[14:12] == (* src = "../verilog/picorv32.v:1069.42-1069.70" *) 2'h2;
  assign _0289_ = mem_rdata_q[14:12] == (* src = "../verilog/picorv32.v:1079.37-1079.65" *) 2'h3;
  assign _0290_ = ! (* src = "../verilog/picorv32.v:1084.69-1084.101" *) mem_rdata_q[31:25];
  assign _0291_ = mem_rdata_q[31:25] == (* src = "../verilog/picorv32.v:1086.69-1086.101" *) 6'h20;
  assign _0292_ = mem_rdata_q[6:0] == (* src = "../verilog/picorv32.v:1099.24-1099.54" *) 7'h73;
  assign _0293_ = mem_rdata_q[31:12] == (* src = "../verilog/picorv32.v:1099.58-1099.102" *) 20'hc0002;
  assign _0294_ = mem_rdata_q[31:12] == (* src = "../verilog/picorv32.v:1100.58-1100.102" *) 20'hc0102;
  assign _0295_ = mem_rdata_q[31:12] == (* src = "../verilog/picorv32.v:1101.58-1101.102" *) 20'hc8002;
  assign _0296_ = mem_rdata_q[31:12] == (* src = "../verilog/picorv32.v:1102.58-1102.102" *) 20'hc8102;
  assign _0297_ = mem_rdata_q[31:12] == (* src = "../verilog/picorv32.v:1103.58-1103.102" *) 20'hc0202;
  assign _0298_ = mem_rdata_q[31:12] == (* src = "../verilog/picorv32.v:1104.58-1104.102" *) 20'hc8202;
  assign _0299_ = mem_rdata_q[6:0] == (* src = "../verilog/picorv32.v:1109.21-1109.51" *) 4'hb;
  assign _0300_ = mem_rdata_q[31:25] == (* src = "../verilog/picorv32.v:1110.55-1110.87" *) 1'h1;
  assign _0301_ = mem_rdata_q[31:25] == (* src = "../verilog/picorv32.v:1111.55-1111.87" *) 2'h3;
  assign _0302_ = mem_rdata_q[31:25] == (* src = "../verilog/picorv32.v:1112.55-1112.87" *) 3'h5;
  assign alu_eq = reg_op1 == (* src = "../verilog/picorv32.v:1279.13-1279.31" *) reg_op2;
  assign _0303_ = cpu_state == (* src = "../verilog/picorv32.v:1353.7-1353.35" *) 7'h40;
  assign _0304_ = ! (* src = "../verilog/picorv32.v:1441.8-1441.22" *) _1395_;
  assign _0305_ = ! (* src = "../verilog/picorv32.v:1542.7-1542.25" *) irq_state;
  assign _0306_ = irq_state == (* src = "../verilog/picorv32.v:1543.7-1543.25" *) 1'h1;
  assign _0307_ = ! (* src = "../verilog/picorv32.v:1829.9-1829.20" *) reg_sh;
  assign _0308_ = ! (* src = "../verilog/picorv32.v:1909.8-1909.25" *) mem_wordsize;
  assign _0309_ = mem_wordsize == (* src = "../verilog/picorv32.v:1916.8-1916.25" *) 1'h1;
  assign _0310_ = mem_rdata_latched[11:7] == (* src = "../verilog/picorv32.v:487.12-487.40" *) 2'h2;
  assign _0311_ = ! (* src = "../verilog/picorv32.v:496.12-496.45" *) mem_rdata_latched[11:10];
  assign _0312_ = mem_rdata_latched[11:10] == (* src = "../verilog/picorv32.v:500.12-500.45" *) 1'h1;
  assign _0313_ = mem_rdata_latched[11:10] == (* src = "../verilog/picorv32.v:504.12-504.45" *) 2'h2;
  assign _0314_ = mem_rdata_latched[12:10] == (* src = "../verilog/picorv32.v:508.12-508.46" *) 2'h3;
  assign _0315_ = ! (* src = "../verilog/picorv32.v:509.13-509.44" *) mem_rdata_latched[6:5];
  assign _0316_ = mem_rdata_latched[6:5] == (* src = "../verilog/picorv32.v:510.13-510.44" *) 1'h1;
  assign _0317_ = mem_rdata_latched[6:5] == (* src = "../verilog/picorv32.v:511.13-511.44" *) 2'h2;
  assign _0318_ = mem_rdata_latched[6:5] == (* src = "../verilog/picorv32.v:512.13-512.44" *) 2'h3;
  assign _0319_ = mem_rdata_latched[6:0] == (* src = "../verilog/picorv32.v:887.21-887.57" *) 6'h37;
  assign _0320_ = mem_rdata_latched[6:0] == (* src = "../verilog/picorv32.v:888.21-888.57" *) 5'h17;
  assign _0321_ = mem_rdata_latched[6:0] == (* src = "../verilog/picorv32.v:889.21-889.57" *) 7'h6f;
  assign _0322_ = mem_rdata_latched[6:0] == (* src = "../verilog/picorv32.v:890.21-890.57" *) 7'h67;
  assign _0323_ = ! (* src = "../verilog/picorv32.v:890.61-890.95" *) mem_rdata_latched[14:12];
  assign _0324_ = mem_rdata_latched[6:0] == (* src = "../verilog/picorv32.v:891.21-891.57" *) 4'hb;
  assign _0325_ = mem_rdata_latched[31:25] == (* src = "../verilog/picorv32.v:891.61-891.99" *) 2'h2;
  assign _0326_ = mem_rdata_latched[31:25] == (* src = "../verilog/picorv32.v:892.61-892.99" *) 3'h4;
  assign _0327_ = mem_rdata_latched[6:0] == (* src = "../verilog/picorv32.v:894.36-894.72" *) 7'h63;
  assign _0328_ = mem_rdata_latched[6:0] == (* src = "../verilog/picorv32.v:895.36-895.72" *) 2'h3;
  assign _0329_ = mem_rdata_latched[6:0] == (* src = "../verilog/picorv32.v:896.36-896.72" *) 6'h23;
  assign _0330_ = mem_rdata_latched[6:0] == (* src = "../verilog/picorv32.v:897.36-897.72" *) 5'h13;
  assign _0331_ = mem_rdata_latched[6:0] == (* src = "../verilog/picorv32.v:898.36-898.72" *) 6'h33;
  assign _0332_ = ! (* src = "../verilog/picorv32.v:906.48-906.86" *) mem_rdata_latched[31:25];
  assign _0333_ = reg_sh >= (* src = "../verilog/picorv32.v:1833.37-1833.48" *) 3'h4;
  assign _0334_ = _0280_ && (* src = "../verilog/picorv32.v:1023.13-1023.71" *) _0773_;
  assign _0335_ = _0334_ && (* src = "../verilog/picorv32.v:1023.13-1023.102" *) _0281_;
  assign _0336_ = _0280_ && (* src = "../verilog/picorv32.v:1028.13-1028.70" *) _0774_;
  assign _0337_ = mem_rdata_latched[12] && (* src = "../verilog/picorv32.v:1034.13-1034.71" *) _0773_;
  assign _0338_ = _0337_ && (* src = "../verilog/picorv32.v:1034.13-1034.102" *) _0281_;
  assign _0339_ = mem_rdata_latched[12] && (* src = "../verilog/picorv32.v:1039.13-1039.70" *) _0774_;
  assign _0340_ = decoder_trigger && (* src = "../verilog/picorv32.v:1057.7-1057.49" *) _0491_;
  assign _0341_ = is_beq_bne_blt_bge_bltu_bgeu && (* src = "../verilog/picorv32.v:1060.19-1060.79" *) _0282_;
  assign _0342_ = is_beq_bne_blt_bge_bltu_bgeu && (* src = "../verilog/picorv32.v:1061.19-1061.79" *) _0283_;
  assign _0343_ = is_beq_bne_blt_bge_bltu_bgeu && (* src = "../verilog/picorv32.v:1062.19-1062.79" *) _0284_;
  assign _0344_ = is_beq_bne_blt_bge_bltu_bgeu && (* src = "../verilog/picorv32.v:1063.19-1063.79" *) _0285_;
  assign _0345_ = is_beq_bne_blt_bge_bltu_bgeu && (* src = "../verilog/picorv32.v:1064.19-1064.79" *) _0286_;
  assign _0346_ = is_beq_bne_blt_bge_bltu_bgeu && (* src = "../verilog/picorv32.v:1065.19-1065.79" *) _0287_;
  assign _0347_ = is_lb_lh_lw_lbu_lhu && (* src = "../verilog/picorv32.v:1067.19-1067.70" *) _0282_;
  assign _0348_ = is_lb_lh_lw_lbu_lhu && (* src = "../verilog/picorv32.v:1068.19-1068.70" *) _0283_;
  assign _0349_ = is_lb_lh_lw_lbu_lhu && (* src = "../verilog/picorv32.v:1069.19-1069.70" *) _0288_;
  assign _0350_ = is_lb_lh_lw_lbu_lhu && (* src = "../verilog/picorv32.v:1070.19-1070.70" *) _0284_;
  assign _0351_ = is_lb_lh_lw_lbu_lhu && (* src = "../verilog/picorv32.v:1071.19-1071.70" *) _0285_;
  assign _0352_ = is_sb_sh_sw && (* src = "../verilog/picorv32.v:1073.19-1073.62" *) _0282_;
  assign _0353_ = is_sb_sh_sw && (* src = "../verilog/picorv32.v:1074.19-1074.62" *) _0283_;
  assign _0354_ = is_sb_sh_sw && (* src = "../verilog/picorv32.v:1075.19-1075.62" *) _0288_;
  assign _0355_ = is_alu_reg_imm && (* src = "../verilog/picorv32.v:1077.19-1077.65" *) _0282_;
  assign _0356_ = is_alu_reg_imm && (* src = "../verilog/picorv32.v:1078.19-1078.65" *) _0288_;
  assign _0357_ = is_alu_reg_imm && (* src = "../verilog/picorv32.v:1079.19-1079.65" *) _0289_;
  assign _0358_ = is_alu_reg_imm && (* src = "../verilog/picorv32.v:1080.19-1080.65" *) _0284_;
  assign _0359_ = is_alu_reg_imm && (* src = "../verilog/picorv32.v:1081.19-1081.65" *) _0286_;
  assign _0360_ = is_alu_reg_imm && (* src = "../verilog/picorv32.v:1082.19-1082.65" *) _0287_;
  assign _0361_ = is_alu_reg_imm && (* src = "../verilog/picorv32.v:1084.19-1084.65" *) _0283_;
  assign _0362_ = _0361_ && (* src = "../verilog/picorv32.v:1084.19-1084.101" *) _0290_;
  assign _0363_ = is_alu_reg_imm && (* src = "../verilog/picorv32.v:1085.19-1085.65" *) _0285_;
  assign _0364_ = _0363_ && (* src = "../verilog/picorv32.v:1085.19-1085.101" *) _0290_;
  assign _0365_ = _0363_ && (* src = "../verilog/picorv32.v:1086.19-1086.101" *) _0291_;
  assign _0366_ = is_alu_reg_reg && (* src = "../verilog/picorv32.v:1088.19-1088.65" *) _0282_;
  assign _0367_ = _0366_ && (* src = "../verilog/picorv32.v:1088.19-1088.101" *) _0290_;
  assign _0368_ = _0366_ && (* src = "../verilog/picorv32.v:1089.19-1089.101" *) _0291_;
  assign _0369_ = is_alu_reg_reg && (* src = "../verilog/picorv32.v:1090.19-1090.65" *) _0283_;
  assign _0370_ = _0369_ && (* src = "../verilog/picorv32.v:1090.19-1090.101" *) _0290_;
  assign _0371_ = is_alu_reg_reg && (* src = "../verilog/picorv32.v:1091.19-1091.65" *) _0288_;
  assign _0372_ = _0371_ && (* src = "../verilog/picorv32.v:1091.19-1091.101" *) _0290_;
  assign _0373_ = is_alu_reg_reg && (* src = "../verilog/picorv32.v:1092.19-1092.65" *) _0289_;
  assign _0374_ = _0373_ && (* src = "../verilog/picorv32.v:1092.19-1092.101" *) _0290_;
  assign _0375_ = is_alu_reg_reg && (* src = "../verilog/picorv32.v:1093.19-1093.65" *) _0284_;
  assign _0376_ = _0375_ && (* src = "../verilog/picorv32.v:1093.19-1093.101" *) _0290_;
  assign _0377_ = is_alu_reg_reg && (* src = "../verilog/picorv32.v:1094.19-1094.65" *) _0285_;
  assign _0378_ = _0377_ && (* src = "../verilog/picorv32.v:1094.19-1094.101" *) _0290_;
  assign _0379_ = _0377_ && (* src = "../verilog/picorv32.v:1095.19-1095.101" *) _0291_;
  assign _0380_ = is_alu_reg_reg && (* src = "../verilog/picorv32.v:1096.19-1096.65" *) _0286_;
  assign _0381_ = _0380_ && (* src = "../verilog/picorv32.v:1096.19-1096.101" *) _0290_;
  assign _0382_ = is_alu_reg_reg && (* src = "../verilog/picorv32.v:1097.19-1097.65" *) _0287_;
  assign _0383_ = _0382_ && (* src = "../verilog/picorv32.v:1097.19-1097.101" *) _0290_;
  assign _0384_ = _0292_ && (* src = "../verilog/picorv32.v:1099.24-1099.102" *) _0293_;
  assign _0385_ = _0516_ && (* src = "../verilog/picorv32.v:1099.22-1100.123" *) $signed(32'd1);
  assign _0386_ = _0292_ && (* src = "../verilog/picorv32.v:1100.24-1100.102" *) _0294_;
  assign _0387_ = _0292_ && (* src = "../verilog/picorv32.v:1101.24-1101.102" *) _0295_;
  assign _0388_ = _0517_ && (* src = "../verilog/picorv32.v:1101.22-1102.123" *) $signed(32'd1);
  assign _0389_ = _0388_ && (* src = "../verilog/picorv32.v:1101.22-1102.144" *) $signed(32'd1);
  assign _0390_ = _0292_ && (* src = "../verilog/picorv32.v:1102.24-1102.102" *) _0296_;
  assign _0391_ = _0292_ && (* src = "../verilog/picorv32.v:1103.24-1103.102" *) _0297_;
  assign _0392_ = _0391_ && (* src = "../verilog/picorv32.v:1103.23-1103.122" *) $signed(32'd1);
  assign _0393_ = _0292_ && (* src = "../verilog/picorv32.v:1104.24-1104.102" *) _0298_;
  assign _0394_ = _0393_ && (* src = "../verilog/picorv32.v:1104.23-1104.122" *) $signed(32'd1);
  assign _0395_ = _0394_ && (* src = "../verilog/picorv32.v:1104.23-1104.143" *) $signed(32'd1);
  assign _0396_ = _0299_ && (* src = "../verilog/picorv32.v:1109.21-1109.87" *) _0290_;
  assign _0397_ = _0396_ && (* src = "../verilog/picorv32.v:1109.21-1109.101" *) $signed(32'd0);
  assign _0398_ = _0397_ && (* src = "../verilog/picorv32.v:1109.21-1109.121" *) $signed(32'd1);
  assign _0399_ = _0299_ && (* src = "../verilog/picorv32.v:1110.21-1110.87" *) _0300_;
  assign _0400_ = _0399_ && (* src = "../verilog/picorv32.v:1110.21-1110.101" *) $signed(32'd0);
  assign _0401_ = _0400_ && (* src = "../verilog/picorv32.v:1110.21-1110.121" *) $signed(32'd1);
  assign _0402_ = _0299_ && (* src = "../verilog/picorv32.v:1111.21-1111.87" *) _0301_;
  assign _0403_ = _0402_ && (* src = "../verilog/picorv32.v:1111.21-1111.101" *) $signed(32'd0);
  assign _0404_ = _0299_ && (* src = "../verilog/picorv32.v:1112.21-1112.87" *) _0302_;
  assign _0405_ = _0404_ && (* src = "../verilog/picorv32.v:1112.21-1112.101" *) $signed(32'd0);
  assign _0406_ = _0405_ && (* src = "../verilog/picorv32.v:1112.21-1112.121" *) $signed(32'd1);
  assign _0407_ = is_alu_reg_imm && (* src = "../verilog/picorv32.v:1114.25-1118.5" *) _1385_;
  assign _0408_ = _0283_ && (* src = "../verilog/picorv32.v:1115.5-1115.69" *) _0290_;
  assign _0409_ = _0285_ && (* src = "../verilog/picorv32.v:1116.5-1116.69" *) _0290_;
  assign _0410_ = _0285_ && (* src = "../verilog/picorv32.v:1117.5-1117.69" *) _0291_;
  assign _0411_ = is_alu_reg_imm && (* src = "../verilog/picorv32.v:1120.59-1127.5" *) _1386_;
  assign _0412_ = is_alu_reg_reg && (* src = "../verilog/picorv32.v:1129.22-1133.5" *) _1385_;
  assign _0413_ = latched_store && (* src = "../verilog/picorv32.v:1251.19-1251.50" *) latched_branch;
  assign _0414_ = $signed(32'd0) && (* src = "../verilog/picorv32.v:1318.4-1318.47" *) _0523_;
  assign _0415_ = $signed(32'd0) && (* src = "../verilog/picorv32.v:1320.4-1320.74" *) _0526_;
  assign _0416_ = latched_store && (* src = "../verilog/picorv32.v:1359.5-1359.37" *) _0496_;
  assign _0417_ = $signed(32'd0) && (* src = "../verilog/picorv32.v:1363.5-1363.31" *) irq_state[0];
  assign _0418_ = $signed(32'd0) && (* src = "../verilog/picorv32.v:1367.5-1367.31" *) irq_state[1];
  assign _0419_ = resetn && (* src = "../verilog/picorv32.v:1380.7-1380.30" *) cpuregs_write;
  assign _0420_ = _0419_ && (* src = "../verilog/picorv32.v:1380.7-1380.44" *) latched_rd;
  assign launch_next_insn = _0303_ && (* src = "../verilog/picorv32.v:1396.28-1396.75" *) decoder_trigger;
  assign _0421_ = 1'h0 && (* src = "../verilog/picorv32.v:1440.7-1440.46" *) timer;
  assign _0422_ = mem_do_rinst && (* src = "../verilog/picorv32.v:1450.22-1450.46" *) mem_done;
  assign _0423_ = _0497_ && (* src = "../verilog/picorv32.v:1495.21-1495.52" *) _0498_;
  assign _0424_ = $signed(32'd0) && (* src = "../verilog/picorv32.v:1519.9-1519.38" *) latched_trace;
  assign _0425_ = decoder_trigger && (* src = "../verilog/picorv32.v:1540.25-1540.55" *) _0499_;
  assign _0426_ = _0425_ && (* src = "../verilog/picorv32.v:1540.25-1540.69" *) _0500_;
  assign _0427_ = _0426_ && (* src = "../verilog/picorv32.v:1540.25-1540.99" *) _1387_;
  assign _0428_ = $signed(32'd0) && (* src = "../verilog/picorv32.v:1540.9-1540.114" *) _0529_;
  assign _0429_ = $signed(32'd0) && (* src = "../verilog/picorv32.v:1550.9-1550.54" *) _0530_;
  assign _0430_ = _0429_ && (* src = "../verilog/picorv32.v:1550.9-1550.71" *) instr_waitirq;
  assign _0431_ = _0501_ && (* src = "../verilog/picorv32.v:1575.26-1575.54" *) _0502_;
  assign _0432_ = $signed(32'd0) && (* src = "../verilog/picorv32.v:1620.12-1620.47" *) _0503_;
  assign _0433_ = _0432_ && (* src = "../verilog/picorv32.v:1620.12-1620.62" *) _0499_;
  assign _0434_ = $signed(32'd1) && (* src = "../verilog/picorv32.v:1627.6-1627.61" *) is_rdcycle_rdcycleh_rdinstr_rdinstrh;
  assign _0435_ = instr_rdcycleh && (* src = "../verilog/picorv32.v:1631.8-1631.43" *) $signed(32'd1);
  assign _0436_ = instr_rdinstrh && (* src = "../verilog/picorv32.v:1635.8-1635.43" *) $signed(32'd1);
  assign _0437_ = $signed(32'd0) && (* src = "../verilog/picorv32.v:1667.6-1667.32" *) instr_retirq;
  assign _0438_ = $signed(32'd0) && (* src = "../verilog/picorv32.v:1678.6-1678.33" *) instr_maskirq;
  assign _0439_ = is_lb_lh_lw_lbu_lhu && (* src = "../verilog/picorv32.v:1696.6-1696.40" *) _0504_;
  assign _0440_ = is_slli_srli_srai && (* src = "../verilog/picorv32.v:1712.45-1712.80" *) $signed(32'd0);
  assign _0441_ = $signed(32'd0) && (* src = "../verilog/picorv32.v:1744.32-1744.81" *) is_beq_bne_blt_bge_bltu_bgeu;
  assign _0442_ = $signed(32'd1) && (* src = "../verilog/picorv32.v:1833.18-1833.48" *) _0333_;
  assign _0443_ = _0505_ && (* src = "../verilog/picorv32.v:1867.10-1867.38" *) mem_done;
  assign _0444_ = $signed(32'd1) && (* src = "../verilog/picorv32.v:1908.7-1908.31" *) resetn;
  assign _0445_ = _0444_ && (* src = "../verilog/picorv32.v:1908.7-1908.65" *) _0535_;
  assign _0446_ = _0308_ && (* src = "../verilog/picorv32.v:1909.8-1909.46" *) _0775_;
  assign _0447_ = $signed(32'd0) && (* src = "../verilog/picorv32.v:1911.9-1911.46" *) _0506_;
  assign _0448_ = _0447_ && (* src = "../verilog/picorv32.v:1911.9-1911.61" *) _0499_;
  assign _0449_ = _0309_ && (* src = "../verilog/picorv32.v:1916.8-1916.44" *) reg_op1[0];
  assign _0450_ = _0444_ && (* src = "../verilog/picorv32.v:1924.7-1924.47" *) mem_do_rinst;
  assign _0451_ = _0450_ && (* src = "../verilog/picorv32.v:1924.7-1924.94" *) _1388_;
  assign _0452_ = resetn && (* src = "../verilog/picorv32.v:1967.17-1967.53" *) _0537_;
  assign _0141_ = _0452_ && (* src = "../verilog/picorv32.v:1967.17-1967.71" *) dbg_valid_insn;
  assign _0453_ = cpuregs_write && (* src = "../verilog/picorv32.v:1998.7-1998.34" *) _0305_;
  assign _0454_ = mem_valid && (* src = "../verilog/picorv32.v:2030.8-2030.38" *) mem_ready;
  assign _0455_ = $signed(32'd0) && (* src = "../verilog/picorv32.v:379.26-379.77" *) _0538_;
  assign _0456_ = _0455_ && (* src = "../verilog/picorv32.v:379.26-379.91" *) next_pc[1];
  assign mem_la_firstword = _0456_ && (* src = "../verilog/picorv32.v:379.26-379.113" *) _0507_;
  assign _0457_ = $signed(32'd0) && (* src = "../verilog/picorv32.v:380.31-380.57" *) mem_xfer;
  assign mem_la_firstword_xfer = _0457_ && (* src = "../verilog/picorv32.v:380.31-380.120" *) _1353_;
  assign _0458_ = $signed(32'd0) && (* src = "../verilog/picorv32.v:389.41-389.75" *) mem_la_firstword;
  assign _0459_ = _0458_ && (* src = "../verilog/picorv32.v:389.41-389.99" *) prefetched_high_word;
  assign mem_la_use_prefetched_high_word = _0459_ && (* src = "../verilog/picorv32.v:389.41-389.130" *) _0508_;
  assign _0460_ = mem_la_use_prefetched_high_word && (* src = "../verilog/picorv32.v:390.49-390.96" *) mem_do_rinst;
  assign _0461_ = mem_xfer && (* src = "../verilog/picorv32.v:393.30-393.52" *) _1389_;
  assign _0462_ = _0461_ && (* src = "../verilog/picorv32.v:393.30-393.102" *) _0540_;
  assign _0463_ = _1378_ && (* src = "../verilog/picorv32.v:393.108-393.134" *) mem_do_rinst;
  assign _0464_ = resetn && (* src = "../verilog/picorv32.v:393.18-393.136" *) _0541_;
  assign mem_done = _0464_ && (* src = "../verilog/picorv32.v:393.18-394.65" *) _0542_;
  assign _0465_ = _0490_ && (* src = "../verilog/picorv32.v:394.27-394.63" *) mem_xfer;
  assign _0466_ = resetn && (* src = "../verilog/picorv32.v:396.24-396.44" *) _0510_;
  assign mem_la_write = _0466_ && (* src = "../verilog/picorv32.v:396.24-396.60" *) mem_do_wdata;
  assign _0467_ = _0511_ && (* src = "../verilog/picorv32.v:397.35-397.81" *) _0510_;
  assign _0468_ = _0467_ && (* src = "../verilog/picorv32.v:397.35-397.134" *) _0543_;
  assign mem_la_read = resetn && (* src = "../verilog/picorv32.v:397.23-398.145" *) _0544_;
  assign _0469_ = mem_la_firstword_xfer && (* src = "../verilog/picorv32.v:398.5-398.116" *) _0507_;
  assign _0470_ = _0469_ && (* src = "../verilog/picorv32.v:398.5-398.143" *) _1379_;
  assign _0471_ = $signed(32'd0) && (* src = "../verilog/picorv32.v:403.29-403.78" *) mem_la_use_prefetched_high_word;
  assign _0472_ = $signed(32'd0) && (* src = "../verilog/picorv32.v:404.4-404.39" *) mem_la_secondword;
  assign _0473_ = mem_valid && (* src = "../verilog/picorv32.v:414.22-414.45" *) _0512_;
  assign _0474_ = $signed(32'd0) && (* src = "../verilog/picorv32.v:458.7-458.33" *) mem_done;
  assign _0475_ = _0474_ && (* src = "../verilog/picorv32.v:458.7-458.70" *) _0538_;
  assign _0476_ = _0280_ && (* src = "../verilog/picorv32.v:541.12-541.69" *) _0281_;
  assign _0477_ = $signed(32'd0) && (* src = "../verilog/picorv32.v:623.11-623.40" *) mem_la_read;
  assign _0478_ = $signed(32'd0) && (* src = "../verilog/picorv32.v:631.12-631.43" *) _0513_;
  assign _0479_ = _0322_ && (* src = "../verilog/picorv32.v:890.21-890.95" *) _0323_;
  assign _0480_ = _0324_ && (* src = "../verilog/picorv32.v:891.21-891.99" *) _0325_;
  assign _0481_ = _0480_ && (* src = "../verilog/picorv32.v:891.21-891.113" *) $signed(32'd0);
  assign _0482_ = _0324_ && (* src = "../verilog/picorv32.v:892.21-892.99" *) _0326_;
  assign _0483_ = _0482_ && (* src = "../verilog/picorv32.v:892.21-892.113" *) $signed(32'd0);
  assign _0484_ = _0324_ && (* src = "../verilog/picorv32.v:906.8-906.86" *) _0332_;
  assign _0485_ = _0484_ && (* src = "../verilog/picorv32.v:906.8-906.100" *) $signed(32'd0);
  assign _0486_ = _0485_ && (* src = "../verilog/picorv32.v:906.8-906.120" *) $signed(32'd1);
  assign _0487_ = $signed(32'd0) && (* src = "../verilog/picorv32.v:913.8-913.57" *) _0776_;
  assign _0488_ = _0514_ && (* src = "../verilog/picorv32.v:972.13-972.61" *) _0515_;
  assign _0489_ = ! (* src = "../verilog/picorv32.v:0.0-0.0" *) _1380_;
  assign _0490_ = ! (* src = "../verilog/picorv32.v:0.0-0.0" *) _1379_;
  assign _0491_ = ! (* src = "../verilog/picorv32.v:1057.26-1057.49" *) decoder_pseudo_trigger;
  assign _0492_ = ! (* src = "../verilog/picorv32.v:1293.17-1293.24" *) alu_eq;
  assign _0493_ = ! (* src = "../verilog/picorv32.v:1295.17-1295.25" *) alu_lts;
  assign _0494_ = ! (* src = "../verilog/picorv32.v:1297.17-1297.25" *) alu_ltu;
  assign _0495_ = ! (* src = "../verilog/picorv32.v:1339.38-1339.45" *) resetn;
  assign _0496_ = ! (* src = "../verilog/picorv32.v:1359.22-1359.37" *) latched_branch;
  assign _0497_ = ! (* src = "../verilog/picorv32.v:1495.21-1495.37" *) decoder_trigger;
  assign _0498_ = ! (* src = "../verilog/picorv32.v:1495.41-1495.52" *) do_waitirq;
  assign _0499_ = ! (* src = "../verilog/picorv32.v:1540.44-1540.55" *) irq_active;
  assign _0500_ = ! (* src = "../verilog/picorv32.v:1540.59-1540.69" *) irq_delay;
  assign _0501_ = ! (* src = "../verilog/picorv32.v:1575.26-1575.37" *) instr_jalr;
  assign _0502_ = ! (* src = "../verilog/picorv32.v:1575.41-1575.54" *) instr_retirq;
  assign _0503_ = ! (* src = "../verilog/picorv32.v:1620.26-1620.47" *) irq_mask[1];
  assign _0504_ = ! (* src = "../verilog/picorv32.v:1696.29-1696.40" *) instr_trap;
  assign _0505_ = ! (* src = "../verilog/picorv32.v:1853.9-1853.25" *) mem_do_prefetch;
  assign _0506_ = ! (* src = "../verilog/picorv32.v:1911.23-1911.46" *) irq_mask[2];
  assign _0507_ = ! (* src = "../verilog/picorv32.v:379.95-379.113" *) mem_la_secondword;
  assign _0508_ = ! (* src = "../verilog/picorv32.v:389.103-389.130" *) clear_prefetched_high_word;
  assign _0509_ = ! (* src = "../verilog/picorv32.v:394.5-394.22" *) mem_la_firstword;
  assign _0510_ = ! (* src = "../verilog/picorv32.v:396.34-396.44" *) mem_state;
  assign _0511_ = ! (* src = "../verilog/picorv32.v:397.35-397.67" *) mem_la_use_prefetched_high_word;
  assign _0512_ = ! (* src = "../verilog/picorv32.v:414.35-414.45" *) mem_ready;
  assign _0513_ = ! (* src = "../verilog/picorv32.v:631.30-631.43" *) mem_do_rdata;
  assign instr_trap = ! (* src = "../verilog/picorv32.v:700.54-706.84" *) { instr_lui, instr_auipc, instr_jal, instr_jalr, instr_beq, instr_bne, instr_blt, instr_bge, instr_bltu, instr_bgeu, instr_lb, instr_lh, instr_lw, instr_lbu, instr_lhu, instr_sb, instr_sh, instr_sw, instr_addi, instr_slti, instr_sltiu, instr_xori, instr_ori, instr_andi, instr_slli, instr_srli, instr_srai, instr_add, instr_sub, instr_sll, instr_slt, instr_sltu, instr_xor, instr_srl, instr_sra, instr_or, instr_and, instr_rdcycle, instr_rdcycleh, instr_rdinstr, instr_rdinstrh, instr_getq, instr_setq, instr_retirq, instr_maskirq, instr_waitirq, instr_timer };
  assign _0514_ = ! (* src = "../verilog/picorv32.v:972.13-972.35" *) mem_rdata_latched[11];
  assign _0515_ = ! (* src = "../verilog/picorv32.v:972.39-972.61" *) mem_rdata_latched[12];
  assign _0516_ = _0384_ || (* src = "../verilog/picorv32.v:1099.23-1100.103" *) _0386_;
  assign _0517_ = _0387_ || (* src = "../verilog/picorv32.v:1101.23-1102.103" *) _0390_;
  assign _0518_ = instr_jalr || (* src = "../verilog/picorv32.v:1120.45-1127.5" *) _0411_;
  assign _0519_ = instr_sra || (* src = "../verilog/picorv32.v:1283.23-1283.46" *) instr_srai;
  assign _0520_ = instr_xori || (* src = "../verilog/picorv32.v:1312.4-1312.27" *) instr_xor;
  assign _0521_ = instr_ori || (* src = "../verilog/picorv32.v:1314.4-1314.25" *) instr_or;
  assign _0522_ = instr_andi || (* src = "../verilog/picorv32.v:1316.4-1316.27" *) instr_and;
  assign _0523_ = instr_sll || (* src = "../verilog/picorv32.v:1318.23-1318.46" *) instr_slli;
  assign _0524_ = instr_srl || (* src = "../verilog/picorv32.v:1320.23-1320.46" *) instr_srli;
  assign _0525_ = _0524_ || (* src = "../verilog/picorv32.v:1320.23-1320.59" *) instr_sra;
  assign _0526_ = _0525_ || (* src = "../verilog/picorv32.v:1320.23-1320.73" *) instr_srai;
  assign _0527_ = latched_branch || (* src = "../verilog/picorv32.v:1339.7-1339.34" *) irq_state;
  assign _0528_ = _0527_ || (* src = "../verilog/picorv32.v:1339.7-1339.45" *) _0495_;
  assign _0529_ = _0427_ || (* src = "../verilog/picorv32.v:1540.24-1540.113" *) irq_state;
  assign _0530_ = decoder_trigger || (* src = "../verilog/picorv32.v:1550.24-1550.53" *) do_waitirq;
  assign _0531_ = $signed(32'd0) || (* src = "../verilog/picorv32.v:1744.14-1744.82" *) _0441_;
  assign _0532_ = _0505_ || (* src = "../verilog/picorv32.v:1853.9-1853.37" *) mem_done;
  assign _0533_ = instr_lb || (* src = "../verilog/picorv32.v:1880.8-1880.29" *) instr_lbu;
  assign _0534_ = instr_lh || (* src = "../verilog/picorv32.v:1881.8-1881.29" *) instr_lhu;
  assign _0535_ = mem_do_rdata || (* src = "../verilog/picorv32.v:1908.36-1908.64" *) mem_do_wdata;
  assign _0536_ = _0495_ || (* src = "../verilog/picorv32.v:1935.7-1935.26" *) mem_done;
  assign _0537_ = launch_next_insn || (* src = "../verilog/picorv32.v:1967.28-1967.52" *) trap;
  assign _0538_ = mem_do_prefetch || (* src = "../verilog/picorv32.v:379.45-379.76" *) mem_do_rinst;
  assign mem_xfer = _0454_ || (* src = "../verilog/picorv32.v:390.20-390.97" *) _0460_;
  assign _0539_ = mem_do_rinst || (* src = "../verilog/picorv32.v:393.57-393.85" *) mem_do_rdata;
  assign _0540_ = _0539_ || (* src = "../verilog/picorv32.v:393.57-393.101" *) mem_do_wdata;
  assign _0541_ = _0462_ || (* src = "../verilog/picorv32.v:393.29-393.135" *) _0463_;
  assign _0542_ = _0509_ || (* src = "../verilog/picorv32.v:394.5-394.64" *) _0465_;
  assign _0543_ = _0538_ || (* src = "../verilog/picorv32.v:397.86-397.133" *) mem_do_rdata;
  assign _0544_ = _0468_ || (* src = "../verilog/picorv32.v:397.34-398.144" *) _0470_;
  assign _0545_ = mem_xfer || (* src = "../verilog/picorv32.v:401.40-401.69" *) $signed(32'd0);
  assign _0546_ = _0495_ || (* src = "../verilog/picorv32.v:588.7-588.22" *) trap;
  assign _0547_ = _0495_ || (* src = "../verilog/picorv32.v:591.8-591.28" *) mem_ready;
  assign _0548_ = mem_la_read || (* src = "../verilog/picorv32.v:596.8-596.35" *) mem_la_write;
  assign _0549_ = _0489_ || (* src = "../verilog/picorv32.v:632.13-632.50" *) mem_la_secondword;
  assign _0550_ = mem_rdata_latched[12] || (* src = "../verilog/picorv32.v:959.13-959.60" *) mem_rdata_latched[6:2];
  assign alu_lts = $signed(reg_op1) < (* src = "../verilog/picorv32.v:1280.14-1280.49" *) $signed(reg_op2);
  assign alu_ltu = reg_op1 < (* src = "../verilog/picorv32.v:1281.14-1281.31" *) reg_op2;
  assign _0772_ = decoded_rs2[4] ? _0552_ : _0551_;
  assign _0551_ = decoded_rs2[3] ? _0554_ : _0553_;
  assign _0552_ = decoded_rs2[3] ? _0556_ : _0555_;
  assign _0553_ = decoded_rs2[2] ? _0558_ : _0557_;
  assign _0554_ = decoded_rs2[2] ? _0560_ : _0559_;
  assign _0555_ = decoded_rs2[2] ? _0562_ : _0561_;
  assign _0556_ = decoded_rs2[2] ? _0564_ : _0563_;
  assign _0557_ = decoded_rs2[1] ? _0566_ : _0565_;
  assign _0558_ = decoded_rs2[1] ? _0568_ : _0567_;
  assign _0559_ = decoded_rs2[1] ? _0570_ : _0569_;
  assign _0560_ = decoded_rs2[1] ? _0572_ : _0571_;
  assign _0561_ = decoded_rs2[1] ? _0574_ : _0573_;
  assign _0562_ = decoded_rs2[1] ? _0576_ : _0575_;
  assign _0563_ = decoded_rs2[1] ? _0578_ : _0577_;
  assign _0564_ = decoded_rs2[1] ? _0580_ : _0579_;
  assign _0565_ = decoded_rs2[0] ? _0582_ : _0581_;
  assign _0575_ = decoded_rs2[0] ? _0584_ : _0583_;
  assign _0576_ = decoded_rs2[0] ? _0586_ : _0585_;
  assign _0577_ = decoded_rs2[0] ? _0588_ : _0587_;
  assign _0578_ = decoded_rs2[0] ? _0590_ : _0589_;
  assign _0579_ = decoded_rs2[0] ? _0592_ : _0591_;
  assign _0580_ = decoded_rs2[0] ? _0594_ : _0593_;
  assign _0566_ = decoded_rs2[0] ? _0596_ : _0595_;
  assign _0567_ = decoded_rs2[0] ? _0598_ : _0597_;
  assign _0568_ = decoded_rs2[0] ? _0600_ : _0599_;
  assign _0569_ = decoded_rs2[0] ? _0602_ : _0601_;
  assign _0570_ = decoded_rs2[0] ? _0604_ : _0603_;
  assign _0571_ = decoded_rs2[0] ? _0606_ : _0605_;
  assign _0572_ = decoded_rs2[0] ? _0608_ : _0607_;
  assign _0573_ = decoded_rs2[0] ? _0610_ : _0609_;
  assign _0574_ = decoded_rs2[0] ? _0612_ : _0611_;
  assign _0771_ = decoded_rs1[4] ? _0614_ : _0613_;
  assign _0613_ = decoded_rs1[3] ? _0616_ : _0615_;
  assign _0614_ = decoded_rs1[3] ? _0618_ : _0617_;
  assign _0615_ = decoded_rs1[2] ? _0620_ : _0619_;
  assign _0616_ = decoded_rs1[2] ? _0622_ : _0621_;
  assign _0617_ = decoded_rs1[2] ? _0624_ : _0623_;
  assign _0618_ = decoded_rs1[2] ? _0626_ : _0625_;
  assign _0619_ = decoded_rs1[1] ? _0628_ : _0627_;
  assign _0620_ = decoded_rs1[1] ? _0630_ : _0629_;
  assign _0621_ = decoded_rs1[1] ? _0632_ : _0631_;
  assign _0622_ = decoded_rs1[1] ? _0634_ : _0633_;
  assign _0623_ = decoded_rs1[1] ? _0636_ : _0635_;
  assign _0624_ = decoded_rs1[1] ? _0638_ : _0637_;
  assign _0625_ = decoded_rs1[1] ? _0640_ : _0639_;
  assign _0626_ = decoded_rs1[1] ? _0642_ : _0641_;
  assign _0627_ = decoded_rs1[0] ? _0644_ : _0643_;
  assign _0637_ = decoded_rs1[0] ? _0646_ : _0645_;
  assign _0638_ = decoded_rs1[0] ? _0648_ : _0647_;
  assign _0639_ = decoded_rs1[0] ? _0650_ : _0649_;
  assign _0640_ = decoded_rs1[0] ? _0652_ : _0651_;
  assign _0641_ = decoded_rs1[0] ? _0654_ : _0653_;
  assign _0642_ = decoded_rs1[0] ? _0656_ : _0655_;
  assign _0628_ = decoded_rs1[0] ? _0658_ : _0657_;
  assign _0629_ = decoded_rs1[0] ? _0660_ : _0659_;
  assign _0630_ = decoded_rs1[0] ? _0662_ : _0661_;
  assign _0631_ = decoded_rs1[0] ? _0664_ : _0663_;
  assign _0632_ = decoded_rs1[0] ? _0666_ : _0665_;
  assign _0633_ = decoded_rs1[0] ? _0668_ : _0667_;
  assign _0634_ = decoded_rs1[0] ? _0670_ : _0669_;
  assign _0635_ = decoded_rs1[0] ? _0672_ : _0671_;
  assign _0636_ = decoded_rs1[0] ? _0674_ : _0673_;
  assign _0675_ = _0211_ & _0002_[31];
  assign _0676_ = _0227_ & _0002_[31];
  assign _0677_ = _0228_ & _0002_[31];
  assign _0678_ = _0230_ & _0002_[31];
  assign _0679_ = _0231_ & _0002_[31];
  assign _0680_ = _0232_ & _0002_[31];
  assign _0681_ = _0233_ & _0002_[31];
  assign _0682_ = _0236_ & _0002_[31];
  assign _0683_ = _0237_ & _0002_[31];
  assign _0684_ = _0238_ & _0002_[31];
  assign _0685_ = _0239_ & _0002_[31];
  assign _0686_ = _0213_ & _0002_[31];
  assign _0687_ = _0241_ & _0002_[31];
  assign _0688_ = _0242_ & _0002_[31];
  assign _0689_ = _0243_ & _0002_[31];
  assign _0690_ = _0244_ & _0002_[31];
  assign _0691_ = _0247_ & _0002_[31];
  assign _0692_ = _0248_ & _0002_[31];
  assign _0693_ = _0249_ & _0002_[31];
  assign _0694_ = _0250_ & _0002_[31];
  assign _0695_ = _0252_ & _0002_[31];
  assign _0696_ = _0253_ & _0002_[31];
  assign _0697_ = _0215_ & _0002_[31];
  assign _0698_ = _0254_ & _0002_[31];
  assign _0699_ = _0255_ & _0002_[31];
  assign _0700_ = _0217_ & _0002_[31];
  assign _0701_ = _0219_ & _0002_[31];
  assign _0702_ = _0220_ & _0002_[31];
  assign _0703_ = _0221_ & _0002_[31];
  assign _0704_ = _0222_ & _0002_[31];
  assign _0705_ = _0225_ & _0002_[31];
  assign _0706_ = _0226_ & _0002_[31];
  assign _0707_ = _0675_ ? _0001_ : \cpuregs[0] ;
  assign _0708_ = _0676_ ? _0001_ : \cpuregs[10] ;
  assign _0709_ = _0677_ ? _0001_ : \cpuregs[11] ;
  assign _0710_ = _0678_ ? _0001_ : \cpuregs[12] ;
  assign _0711_ = _0679_ ? _0001_ : \cpuregs[13] ;
  assign _0712_ = _0680_ ? _0001_ : \cpuregs[14] ;
  assign _0713_ = _0681_ ? _0001_ : \cpuregs[15] ;
  assign _0714_ = _0682_ ? _0001_ : \cpuregs[16] ;
  assign _0715_ = _0683_ ? _0001_ : \cpuregs[17] ;
  assign _0716_ = _0684_ ? _0001_ : \cpuregs[18] ;
  assign _0717_ = _0685_ ? _0001_ : \cpuregs[19] ;
  assign _0718_ = _0686_ ? _0001_ : \cpuregs[1] ;
  assign _0719_ = _0687_ ? _0001_ : \cpuregs[20] ;
  assign _0720_ = _0688_ ? _0001_ : \cpuregs[21] ;
  assign _0721_ = _0689_ ? _0001_ : \cpuregs[22] ;
  assign _0722_ = _0690_ ? _0001_ : \cpuregs[23] ;
  assign _0723_ = _0691_ ? _0001_ : \cpuregs[24] ;
  assign _0724_ = _0692_ ? _0001_ : \cpuregs[25] ;
  assign _0725_ = _0693_ ? _0001_ : \cpuregs[26] ;
  assign _0726_ = _0694_ ? _0001_ : \cpuregs[27] ;
  assign _0727_ = _0695_ ? _0001_ : \cpuregs[28] ;
  assign _0728_ = _0696_ ? _0001_ : \cpuregs[29] ;
  assign _0729_ = _0697_ ? _0001_ : \cpuregs[2] ;
  assign _0730_ = _0698_ ? _0001_ : \cpuregs[30] ;
  assign _0731_ = _0699_ ? _0001_ : \cpuregs[31] ;
  assign _0732_ = _0700_ ? _0001_ : \cpuregs[3] ;
  assign _0733_ = _0701_ ? _0001_ : \cpuregs[4] ;
  assign _0734_ = _0702_ ? _0001_ : \cpuregs[5] ;
  assign _0735_ = _0703_ ? _0001_ : \cpuregs[6] ;
  assign _0736_ = _0704_ ? _0001_ : \cpuregs[7] ;
  assign _0737_ = _0705_ ? _0001_ : \cpuregs[8] ;
  assign _0738_ = _0706_ ? _0001_ : \cpuregs[9] ;
  always @(posedge clk)
    \cpuregs[0]  <= _0739_;
  always @(posedge clk)
    \cpuregs[10]  <= _0740_;
  always @(posedge clk)
    \cpuregs[11]  <= _0741_;
  always @(posedge clk)
    \cpuregs[12]  <= _0742_;
  always @(posedge clk)
    \cpuregs[13]  <= _0743_;
  always @(posedge clk)
    \cpuregs[14]  <= _0744_;
  always @(posedge clk)
    \cpuregs[15]  <= _0745_;
  always @(posedge clk)
    \cpuregs[16]  <= _0746_;
  always @(posedge clk)
    \cpuregs[17]  <= _0747_;
  always @(posedge clk)
    \cpuregs[18]  <= _0748_;
  always @(posedge clk)
    \cpuregs[19]  <= _0749_;
  always @(posedge clk)
    \cpuregs[1]  <= _0750_;
  always @(posedge clk)
    \cpuregs[20]  <= _0751_;
  always @(posedge clk)
    \cpuregs[21]  <= _0752_;
  always @(posedge clk)
    \cpuregs[22]  <= _0753_;
  always @(posedge clk)
    \cpuregs[23]  <= _0754_;
  always @(posedge clk)
    \cpuregs[24]  <= _0755_;
  always @(posedge clk)
    \cpuregs[25]  <= _0756_;
  always @(posedge clk)
    \cpuregs[26]  <= _0757_;
  always @(posedge clk)
    \cpuregs[27]  <= _0758_;
  always @(posedge clk)
    \cpuregs[28]  <= _0759_;
  always @(posedge clk)
    \cpuregs[29]  <= _0760_;
  always @(posedge clk)
    \cpuregs[2]  <= _0761_;
  always @(posedge clk)
    \cpuregs[30]  <= _0762_;
  always @(posedge clk)
    \cpuregs[31]  <= _0763_;
  always @(posedge clk)
    \cpuregs[3]  <= _0764_;
  always @(posedge clk)
    \cpuregs[4]  <= _0765_;
  always @(posedge clk)
    \cpuregs[5]  <= _0766_;
  always @(posedge clk)
    \cpuregs[6]  <= _0767_;
  always @(posedge clk)
    \cpuregs[7]  <= _0768_;
  always @(posedge clk)
    \cpuregs[8]  <= _0769_;
  always @(posedge clk)
    \cpuregs[9]  <= _0770_;
  assign _0773_ = | (* src = "../verilog/picorv32.v:1023.43-1023.71" *) mem_rdata_latched[11:7];
  assign _0774_ = | (* src = "../verilog/picorv32.v:1028.43-1028.70" *) mem_rdata_latched[6:2];
  assign _0775_ = | (* src = "../verilog/picorv32.v:1909.29-1909.46" *) reg_op1[1:0];
  assign _0776_ = mem_rdata_latched[1:0] != (* src = "../verilog/picorv32.v:913.26-913.57" *) 2'h3;
  assign _0777_ = ~ (* src = "../verilog/picorv32.v:1368.37-1368.46" *) irq_mask;
  assign _0778_ = reg_op1 | (* src = "../verilog/picorv32.v:1315.15-1315.32" *) reg_op2;
  assign _0779_ = reg_next_pc | (* src = "../verilog/picorv32.v:1364.23-1364.50" *) latched_compr;
  assign _0781_ = { _0780_[35:33], 1'h1, _0780_[31:0] } | (* src = "../verilog/picorv32.v:1523.21-1523.94" *) { _0167_[31:1], 1'h0 };
  assign _0782_ = { _0780_[35:33], _1401_[32], _0780_[31:0] } | (* src = "../verilog/picorv32.v:1525.21-1525.89" *) { _0195_[31:1], _1399_[0] };
  (* src = "../verilog/picorv32.v:1966.2-2038.5" *)
  always @(posedge clk)
    rvfi_valid <= _0141_;
  (* src = "../verilog/picorv32.v:1966.2-2038.5" *)
  always @(posedge clk)
    rvfi_order <= _0134_;
  (* src = "../verilog/picorv32.v:1966.2-2038.5" *)
  always @(posedge clk)
    rvfi_insn <= dbg_insn_opcode;
  (* src = "../verilog/picorv32.v:1966.2-2038.5" *)
  always @(posedge clk)
    rvfi_trap <= trap;
  (* src = "../verilog/picorv32.v:1966.2-2038.5" *)
  always @(posedge clk)
    rvfi_halt <= trap;
  (* src = "../verilog/picorv32.v:1966.2-2038.5" *)
  always @(posedge clk)
    rvfi_intr <= dbg_irq_enter;
  (* src = "../verilog/picorv32.v:1966.2-2038.5" *)
  always @(posedge clk)
    rvfi_mode <= 2'h3;
  (* src = "../verilog/picorv32.v:1966.2-2038.5" *)
  always @(posedge clk)
    rvfi_rs1_addr <= _0137_;
  (* src = "../verilog/picorv32.v:1966.2-2038.5" *)
  always @(posedge clk)
    rvfi_rs2_addr <= _0139_;
  (* src = "../verilog/picorv32.v:1966.2-2038.5" *)
  always @(posedge clk)
    rvfi_rs1_rdata <= _0138_;
  (* src = "../verilog/picorv32.v:1966.2-2038.5" *)
  always @(posedge clk)
    rvfi_rs2_rdata <= _0140_;
  (* src = "../verilog/picorv32.v:1966.2-2038.5" *)
  always @(posedge clk)
    rvfi_rd_addr <= _0135_;
  (* src = "../verilog/picorv32.v:1966.2-2038.5" *)
  always @(posedge clk)
    rvfi_rd_wdata <= _0136_;
  (* src = "../verilog/picorv32.v:1966.2-2038.5" *)
  always @(posedge clk)
    rvfi_pc_rdata <= dbg_insn_addr;
  (* src = "../verilog/picorv32.v:1966.2-2038.5" *)
  always @(posedge clk)
    rvfi_mem_addr <= _0129_;
  (* src = "../verilog/picorv32.v:1966.2-2038.5" *)
  always @(posedge clk)
    rvfi_mem_rmask <= _0131_;
  (* src = "../verilog/picorv32.v:1966.2-2038.5" *)
  always @(posedge clk)
    rvfi_mem_wmask <= _0133_;
  (* src = "../verilog/picorv32.v:1966.2-2038.5" *)
  always @(posedge clk)
    rvfi_mem_rdata <= _0130_;
  (* src = "../verilog/picorv32.v:1966.2-2038.5" *)
  always @(posedge clk)
    rvfi_mem_wdata <= _0132_;
  (* src = "../verilog/picorv32.v:1966.2-2038.5" *)
  always @(posedge clk)
    dbg_irq_call <= _0011_;
  (* src = "../verilog/picorv32.v:1966.2-2038.5" *)
  always @(posedge clk)
    dbg_irq_enter <= _0012_;
  (* src = "../verilog/picorv32.v:1966.2-2038.5" *)
  always @(posedge clk)
    dbg_irq_ret <= _0013_;
  (* src = "../verilog/picorv32.v:1398.2-1960.5" *)
  always @(posedge clk)
    trap <= _0148_;
  (* src = "../verilog/picorv32.v:1398.2-1960.5" *)
  always @(posedge clk)
    pcpi_valid <= _0121_;
  (* src = "../verilog/picorv32.v:1398.2-1960.5" *)
  always @(posedge clk)
    eoi <= _0027_;
  (* src = "../verilog/picorv32.v:1398.2-1960.5" *)
  always @(posedge clk)
    trace_valid <= _0147_;
  (* src = "../verilog/picorv32.v:1398.2-1960.5" *)
  always @(posedge clk)
    trace_data <= _0146_;
  (* src = "../verilog/picorv32.v:1398.2-1960.5" *)
  always @(posedge clk)
    count_cycle <= _0007_;
  (* src = "../verilog/picorv32.v:1398.2-1960.5" *)
  always @(posedge clk)
    count_instr <= _0008_;
  (* src = "../verilog/picorv32.v:1398.2-1960.5" *)
  always @(posedge clk)
    reg_pc <= _0127_;
  (* src = "../verilog/picorv32.v:1398.2-1960.5" *)
  always @(posedge clk)
    reg_next_pc <= _0123_;
  (* src = "../verilog/picorv32.v:1398.2-1960.5" *)
  always @(posedge clk)
    reg_op1 <= _0124_;
  (* src = "../verilog/picorv32.v:1398.2-1960.5" *)
  always @(posedge clk)
    reg_op2 <= _0125_;
  (* src = "../verilog/picorv32.v:1398.2-1960.5" *)
  always @(posedge clk)
    reg_out <= _0126_;
  (* src = "../verilog/picorv32.v:1398.2-1960.5" *)
  always @(posedge clk)
    reg_sh <= _0128_;
  (* src = "../verilog/picorv32.v:1398.2-1960.5" *)
  always @(posedge clk)
    irq_delay <= _0076_;
  (* src = "../verilog/picorv32.v:1398.2-1960.5" *)
  always @(posedge clk)
    irq_active <= _0075_;
  (* src = "../verilog/picorv32.v:1398.2-1960.5" *)
  always @(posedge clk)
    irq_mask <= _0077_;
  (* src = "../verilog/picorv32.v:1398.2-1960.5" *)
  always @(posedge clk)
    irq_pending <= _0078_;
  (* src = "../verilog/picorv32.v:1398.2-1960.5" *)
  always @(posedge clk)
    timer <= _0145_;
  (* src = "../verilog/picorv32.v:1398.2-1960.5" *)
  always @(posedge clk)
    mem_wordsize <= _0117_;
  (* src = "../verilog/picorv32.v:1398.2-1960.5" *)
  always @(posedge clk)
    mem_do_prefetch <= _0106_;
  (* src = "../verilog/picorv32.v:1398.2-1960.5" *)
  always @(posedge clk)
    mem_do_rinst <= _0108_;
  (* src = "../verilog/picorv32.v:1398.2-1960.5" *)
  always @(posedge clk)
    mem_do_rdata <= _0107_;
  (* src = "../verilog/picorv32.v:1398.2-1960.5" *)
  always @(posedge clk)
    mem_do_wdata <= _0109_;
  (* src = "../verilog/picorv32.v:1398.2-1960.5" *)
  always @(posedge clk)
    decoder_trigger <= _0025_;
  (* src = "../verilog/picorv32.v:1398.2-1960.5" *)
  always @(posedge clk)
    decoder_trigger_q <= decoder_trigger;
  (* src = "../verilog/picorv32.v:1398.2-1960.5" *)
  always @(posedge clk)
    decoder_pseudo_trigger <= _0024_;
  (* src = "../verilog/picorv32.v:1398.2-1960.5" *)
  always @(posedge clk)
    decoder_pseudo_trigger_q <= decoder_pseudo_trigger;
  (* src = "../verilog/picorv32.v:1398.2-1960.5" *)
  always @(posedge clk)
    dbg_rs1val <= _0014_;
  (* src = "../verilog/picorv32.v:1398.2-1960.5" *)
  always @(posedge clk)
    dbg_rs2val <= _0016_;
  (* src = "../verilog/picorv32.v:1398.2-1960.5" *)
  always @(posedge clk)
    dbg_rs1val_valid <= _0015_;
  (* src = "../verilog/picorv32.v:1398.2-1960.5" *)
  always @(posedge clk)
    dbg_rs2val_valid <= _0017_;
  (* src = "../verilog/picorv32.v:1398.2-1960.5" *)
  always @(posedge clk)
    cpu_state <= _0009_;
  (* src = "../verilog/picorv32.v:1398.2-1960.5" *)
  always @(posedge clk)
    irq_state <= _0079_;
  (* src = "../verilog/picorv32.v:1398.2-1960.5" *)
  always @(posedge clk)
    latched_store <= _0102_;
  (* src = "../verilog/picorv32.v:1398.2-1960.5" *)
  always @(posedge clk)
    latched_stalu <= _0101_;
  (* src = "../verilog/picorv32.v:1398.2-1960.5" *)
  always @(posedge clk)
    latched_branch <= _0095_;
  (* src = "../verilog/picorv32.v:1398.2-1960.5" *)
  always @(posedge clk)
    latched_compr <= _0096_;
  (* src = "../verilog/picorv32.v:1398.2-1960.5" *)
  always @(posedge clk)
    latched_trace <= _0103_;
  (* src = "../verilog/picorv32.v:1398.2-1960.5" *)
  always @(posedge clk)
    latched_is_lu <= _0099_;
  (* src = "../verilog/picorv32.v:1398.2-1960.5" *)
  always @(posedge clk)
    latched_is_lh <= _0098_;
  (* src = "../verilog/picorv32.v:1398.2-1960.5" *)
  always @(posedge clk)
    latched_is_lb <= _0097_;
  (* src = "../verilog/picorv32.v:1398.2-1960.5" *)
  always @(posedge clk)
    latched_rd <= _0100_;
  (* src = "../verilog/picorv32.v:1398.2-1960.5" *)
  always @(posedge clk)
    do_waitirq <= _0026_;
  (* src = "../verilog/picorv32.v:1398.2-1960.5" *)
  always @(posedge clk)
    alu_out_q <= alu_out;
  (* src = "../verilog/picorv32.v:1333.2-1333.83" *)
  always @(posedge clk)
    clear_prefetched_high_word_q <= clear_prefetched_high_word;
  (* src = "../verilog/picorv32.v:878.2-1205.5" *)
  always @(posedge clk)
    pcpi_insn <= _0120_;
  (* src = "../verilog/picorv32.v:878.2-1205.5" *)
  always @(posedge clk)
    instr_lui <= _0046_;
  (* src = "../verilog/picorv32.v:878.2-1205.5" *)
  always @(posedge clk)
    instr_auipc <= _0032_;
  (* src = "../verilog/picorv32.v:878.2-1205.5" *)
  always @(posedge clk)
    instr_jal <= _0040_;
  (* src = "../verilog/picorv32.v:878.2-1205.5" *)
  always @(posedge clk)
    instr_jalr <= _0041_;
  (* src = "../verilog/picorv32.v:878.2-1205.5" *)
  always @(posedge clk)
    instr_beq <= _0033_;
  (* src = "../verilog/picorv32.v:878.2-1205.5" *)
  always @(posedge clk)
    instr_bne <= _0038_;
  (* src = "../verilog/picorv32.v:878.2-1205.5" *)
  always @(posedge clk)
    instr_blt <= _0036_;
  (* src = "../verilog/picorv32.v:878.2-1205.5" *)
  always @(posedge clk)
    instr_bge <= _0034_;
  (* src = "../verilog/picorv32.v:878.2-1205.5" *)
  always @(posedge clk)
    instr_bltu <= _0037_;
  (* src = "../verilog/picorv32.v:878.2-1205.5" *)
  always @(posedge clk)
    instr_bgeu <= _0035_;
  (* src = "../verilog/picorv32.v:878.2-1205.5" *)
  always @(posedge clk)
    instr_lb <= _0042_;
  (* src = "../verilog/picorv32.v:878.2-1205.5" *)
  always @(posedge clk)
    instr_lh <= _0044_;
  (* src = "../verilog/picorv32.v:878.2-1205.5" *)
  always @(posedge clk)
    instr_lw <= _0047_;
  (* src = "../verilog/picorv32.v:878.2-1205.5" *)
  always @(posedge clk)
    instr_lbu <= _0043_;
  (* src = "../verilog/picorv32.v:878.2-1205.5" *)
  always @(posedge clk)
    instr_lhu <= _0045_;
  (* src = "../verilog/picorv32.v:878.2-1205.5" *)
  always @(posedge clk)
    instr_sb <= _0056_;
  (* src = "../verilog/picorv32.v:878.2-1205.5" *)
  always @(posedge clk)
    instr_sh <= _0058_;
  (* src = "../verilog/picorv32.v:878.2-1205.5" *)
  always @(posedge clk)
    instr_sw <= _0070_;
  (* src = "../verilog/picorv32.v:878.2-1205.5" *)
  always @(posedge clk)
    instr_addi <= _0029_;
  (* src = "../verilog/picorv32.v:878.2-1205.5" *)
  always @(posedge clk)
    instr_slti <= _0062_;
  (* src = "../verilog/picorv32.v:878.2-1205.5" *)
  always @(posedge clk)
    instr_sltiu <= _0063_;
  (* src = "../verilog/picorv32.v:878.2-1205.5" *)
  always @(posedge clk)
    instr_xori <= _0074_;
  (* src = "../verilog/picorv32.v:878.2-1205.5" *)
  always @(posedge clk)
    instr_ori <= _0050_;
  (* src = "../verilog/picorv32.v:878.2-1205.5" *)
  always @(posedge clk)
    instr_andi <= _0031_;
  (* src = "../verilog/picorv32.v:878.2-1205.5" *)
  always @(posedge clk)
    instr_slli <= _0060_;
  (* src = "../verilog/picorv32.v:878.2-1205.5" *)
  always @(posedge clk)
    instr_srli <= _0068_;
  (* src = "../verilog/picorv32.v:878.2-1205.5" *)
  always @(posedge clk)
    instr_srai <= _0066_;
  (* src = "../verilog/picorv32.v:878.2-1205.5" *)
  always @(posedge clk)
    instr_add <= _0028_;
  (* src = "../verilog/picorv32.v:878.2-1205.5" *)
  always @(posedge clk)
    instr_sub <= _0069_;
  (* src = "../verilog/picorv32.v:878.2-1205.5" *)
  always @(posedge clk)
    instr_sll <= _0059_;
  (* src = "../verilog/picorv32.v:878.2-1205.5" *)
  always @(posedge clk)
    instr_slt <= _0061_;
  (* src = "../verilog/picorv32.v:878.2-1205.5" *)
  always @(posedge clk)
    instr_sltu <= _0064_;
  (* src = "../verilog/picorv32.v:878.2-1205.5" *)
  always @(posedge clk)
    instr_xor <= _0073_;
  (* src = "../verilog/picorv32.v:878.2-1205.5" *)
  always @(posedge clk)
    instr_srl <= _0067_;
  (* src = "../verilog/picorv32.v:878.2-1205.5" *)
  always @(posedge clk)
    instr_sra <= _0065_;
  (* src = "../verilog/picorv32.v:878.2-1205.5" *)
  always @(posedge clk)
    instr_or <= _0049_;
  (* src = "../verilog/picorv32.v:878.2-1205.5" *)
  always @(posedge clk)
    instr_and <= _0030_;
  (* src = "../verilog/picorv32.v:878.2-1205.5" *)
  always @(posedge clk)
    instr_rdcycle <= _0051_;
  (* src = "../verilog/picorv32.v:878.2-1205.5" *)
  always @(posedge clk)
    instr_rdcycleh <= _0052_;
  (* src = "../verilog/picorv32.v:878.2-1205.5" *)
  always @(posedge clk)
    instr_rdinstr <= _0053_;
  (* src = "../verilog/picorv32.v:878.2-1205.5" *)
  always @(posedge clk)
    instr_rdinstrh <= _0054_;
  (* src = "../verilog/picorv32.v:878.2-1205.5" *)
  always @(posedge clk)
    instr_getq <= _0039_;
  (* src = "../verilog/picorv32.v:878.2-1205.5" *)
  always @(posedge clk)
    instr_setq <= _0057_;
  (* src = "../verilog/picorv32.v:878.2-1205.5" *)
  always @(posedge clk)
    instr_retirq <= _0055_;
  (* src = "../verilog/picorv32.v:878.2-1205.5" *)
  always @(posedge clk)
    instr_maskirq <= _0048_;
  (* src = "../verilog/picorv32.v:878.2-1205.5" *)
  always @(posedge clk)
    instr_waitirq <= _0072_;
  (* src = "../verilog/picorv32.v:878.2-1205.5" *)
  always @(posedge clk)
    instr_timer <= _0071_;
  (* src = "../verilog/picorv32.v:878.2-1205.5" *)
  always @(posedge clk)
    decoded_rd <= _0021_;
  (* src = "../verilog/picorv32.v:878.2-1205.5" *)
  always @(posedge clk)
    decoded_rs1 <= _0022_;
  (* src = "../verilog/picorv32.v:878.2-1205.5" *)
  always @(posedge clk)
    decoded_rs2 <= _0023_;
  (* src = "../verilog/picorv32.v:878.2-1205.5" *)
  always @(posedge clk)
    decoded_imm <= _0019_;
  (* src = "../verilog/picorv32.v:878.2-1205.5" *)
  always @(posedge clk)
    decoded_imm_j <= _0020_;
  (* src = "../verilog/picorv32.v:878.2-1205.5" *)
  always @(posedge clk)
    compressed_instr <= _0006_;
  (* src = "../verilog/picorv32.v:878.2-1205.5" *)
  always @(posedge clk)
    is_lui_auipc_jal <= _0087_;
  (* src = "../verilog/picorv32.v:878.2-1205.5" *)
  always @(posedge clk)
    is_lb_lh_lw_lbu_lhu <= _0085_;
  (* src = "../verilog/picorv32.v:878.2-1205.5" *)
  always @(posedge clk)
    is_slli_srli_srai <= _0091_;
  (* src = "../verilog/picorv32.v:878.2-1205.5" *)
  always @(posedge clk)
    is_jalr_addi_slti_sltiu_xori_ori_andi <= _0084_;
  (* src = "../verilog/picorv32.v:878.2-1205.5" *)
  always @(posedge clk)
    is_sb_sh_sw <= _0089_;
  (* src = "../verilog/picorv32.v:878.2-1205.5" *)
  always @(posedge clk)
    is_sll_srl_sra <= _0090_;
  (* src = "../verilog/picorv32.v:878.2-1205.5" *)
  always @(posedge clk)
    is_lui_auipc_jal_jalr_addi_add_sub <= _0088_;
  (* src = "../verilog/picorv32.v:878.2-1205.5" *)
  always @(posedge clk)
    is_slti_blt_slt <= _0092_;
  (* src = "../verilog/picorv32.v:878.2-1205.5" *)
  always @(posedge clk)
    is_sltiu_bltu_sltu <= _0093_;
  (* src = "../verilog/picorv32.v:878.2-1205.5" *)
  always @(posedge clk)
    is_beq_bne_blt_bge_bltu_bgeu <= _0082_;
  (* src = "../verilog/picorv32.v:878.2-1205.5" *)
  always @(posedge clk)
    is_lbu_lhu_lw <= _0086_;
  (* src = "../verilog/picorv32.v:878.2-1205.5" *)
  always @(posedge clk)
    is_alu_reg_imm <= _0080_;
  (* src = "../verilog/picorv32.v:878.2-1205.5" *)
  always @(posedge clk)
    is_alu_reg_reg <= _0081_;
  (* src = "../verilog/picorv32.v:878.2-1205.5" *)
  always @(posedge clk)
    is_compare <= _0083_;
  (* src = "../verilog/picorv32.v:798.2-827.5" *)
  always @(posedge clk)
    dbg_insn_addr <= _0010_;
  (* src = "../verilog/picorv32.v:798.2-827.5" *)
  always @(posedge clk)
    q_insn_opcode <= dbg_insn_opcode;
  (* src = "../verilog/picorv32.v:798.2-827.5" *)
  always @(posedge clk)
    q_insn_rs1 <= dbg_insn_rs1;
  (* src = "../verilog/picorv32.v:798.2-827.5" *)
  always @(posedge clk)
    q_insn_rs2 <= dbg_insn_rs2;
  (* src = "../verilog/picorv32.v:798.2-827.5" *)
  always @(posedge clk)
    dbg_next <= launch_next_insn;
  (* src = "../verilog/picorv32.v:798.2-827.5" *)
  always @(posedge clk)
    dbg_valid_insn <= _0018_;
  (* src = "../verilog/picorv32.v:798.2-827.5" *)
  always @(posedge clk)
    cached_insn_opcode <= _0003_;
  (* src = "../verilog/picorv32.v:798.2-827.5" *)
  always @(posedge clk)
    cached_insn_rs1 <= _0004_;
  (* src = "../verilog/picorv32.v:798.2-827.5" *)
  always @(posedge clk)
    cached_insn_rs2 <= _0005_;
  (* src = "../verilog/picorv32.v:587.2-663.5" *)
  always @(posedge clk)
    mem_valid <= _0115_;
  (* src = "../verilog/picorv32.v:587.2-663.5" *)
  always @(posedge clk)
    mem_instr <= _0110_;
  (* src = "../verilog/picorv32.v:587.2-663.5" *)
  always @(posedge clk)
    mem_addr <= _0105_;
  (* src = "../verilog/picorv32.v:587.2-663.5" *)
  always @(posedge clk)
    mem_wdata <= _0116_;
  (* src = "../verilog/picorv32.v:587.2-663.5" *)
  always @(posedge clk)
    mem_wstrb <= _0118_;
  (* src = "../verilog/picorv32.v:587.2-663.5" *)
  always @(posedge clk)
    mem_state <= _0114_;
  (* src = "../verilog/picorv32.v:587.2-663.5" *)
  always @(posedge clk)
    mem_la_secondword <= _0112_;
  (* src = "../verilog/picorv32.v:587.2-663.5" *)
  always @(posedge clk)
    prefetched_high_word <= _0122_;
  (* src = "../verilog/picorv32.v:587.2-663.5" *)
  always @(posedge clk)
    mem_16bit_buffer <= _0104_;
  (* src = "../verilog/picorv32.v:452.2-566.5" *)
  always @(posedge clk)
    next_insn_opcode <= _0119_;
  (* src = "../verilog/picorv32.v:452.2-566.5" *)
  always @(posedge clk)
    mem_rdata_q <= _0113_;
  (* src = "../verilog/picorv32.v:407.2-416.5" *)
  always @(posedge clk)
    mem_la_firstword_reg <= _0111_;
  (* src = "../verilog/picorv32.v:407.2-416.5" *)
  always @(posedge clk)
    last_mem_valid <= _0094_;
  assign _0783_ = cpu_state == (* full_case = 32'd1 *) (* src = "../verilog/picorv32.v:0.0-0.0|../verilog/picorv32.v:1489.3-1906.10" *) 6'h20;
  assign _0173_ = _0532_ ? (* full_case = 32'd1 *) (* src = "../verilog/picorv32.v:1853.9-1853.37|../verilog/picorv32.v:1853.5-1872.8" *) _0176_ : 1'h0;
  assign _0784_ = cpu_state == (* full_case = 32'd1 *) (* src = "../verilog/picorv32.v:0.0-0.0|../verilog/picorv32.v:1489.3-1906.10" *) 2'h2;
  assign _0174_[0] = _0303_ ? (* full_case = 32'd1 *) (* src = "../verilog/picorv32.v:0.0-0.0|../verilog/picorv32.v:1489.3-1906.10" *) _0177_[0] : _0156_;
  assign _0172_ = is_beq_bne_blt_bge_bltu_bgeu ? (* full_case = 32'd1 *) (* src = "../verilog/picorv32.v:1809.9-1809.37|../verilog/picorv32.v:1809.5-1824.8" *) _0178_ : 1'h0;
  assign _0785_ = cpu_state == (* full_case = 32'd1 *) (* src = "../verilog/picorv32.v:0.0-0.0|../verilog/picorv32.v:1489.3-1906.10" *) 4'h8;
  assign _0176_ = mem_do_wdata ? (* full_case = 32'd1 *) (* src = "../verilog/picorv32.v:1854.10-1854.23|../verilog/picorv32.v:1854.6-1866.9" *) 1'h0 : 1'h1;
  assign _0786_ = cpu_state == (* full_case = 32'd1 *) (* src = "../verilog/picorv32.v:0.0-0.0|../verilog/picorv32.v:1489.3-1906.10" *) 5'h10;
  assign _0175_ = mem_do_rdata ? (* full_case = 32'd1 *) (* src = "../verilog/picorv32.v:1878.10-1878.23|../verilog/picorv32.v:1878.6-1893.9" *) 1'h0 : 1'h1;
  assign _0787_ = cpu_state == (* full_case = 32'd1 *) (* src = "../verilog/picorv32.v:0.0-0.0|../verilog/picorv32.v:1489.3-1906.10" *) 1'h1;
  assign _0179_ = instr_trap ? (* full_case = 32'd1 *) (* src = "../verilog/picorv32.v:0.0-0.0|../verilog/picorv32.v:1585.5-1755.12" *) _0180_ : 1'h0;
  assign _0178_ = alu_out_0 ? (* full_case = 32'd1 *) (* src = "../verilog/picorv32.v:1815.10-1815.53|../verilog/picorv32.v:1815.6-1818.9" *) 1'h1 : 1'h0;
  assign _0180_ = _0433_ ? (* full_case = 32'd1 *) (* src = "../verilog/picorv32.v:1620.12-1620.62|../verilog/picorv32.v:1620.8-1624.37" *) 1'h1 : 1'h0;
  assign _0788_ = _0418_ ? (* full_case = 32'd1 *) (* src = "../verilog/picorv32.v:0.0-0.0|../verilog/picorv32.v:1500.5-1517.12" *) _0196_ : { 31'h00000000, _0156_ };
  assign _0789_ = _0417_ ? (* full_case = 32'd1 *) (* src = "../verilog/picorv32.v:0.0-0.0|../verilog/picorv32.v:1500.5-1517.12" *) { 31'h00000000, _0156_ } : _0788_;
  assign _0790_ = _0416_ ? (* full_case = 32'd1 *) (* src = "../verilog/picorv32.v:0.0-0.0|../verilog/picorv32.v:1500.5-1517.12" *) { 31'h00000000, _0156_ } : _0789_;
  assign _0177_ = latched_branch ? (* full_case = 32'd1 *) (* src = "../verilog/picorv32.v:0.0-0.0|../verilog/picorv32.v:1500.5-1517.12" *) { 31'h00000000, _0156_ } : _0790_;
  assign _0791_ = _0417_ ? (* full_case = 32'd1 *) (* src = "../verilog/picorv32.v:0.0-0.0|../verilog/picorv32.v:1500.5-1517.12" *) 32'd16 : reg_next_pc;
  assign _0792_ = _0416_ ? (* full_case = 32'd1 *) (* src = "../verilog/picorv32.v:0.0-0.0|../verilog/picorv32.v:1500.5-1517.12" *) reg_next_pc : _0791_;
  assign _0793_ = latched_branch ? (* full_case = 32'd1 *) (* src = "../verilog/picorv32.v:0.0-0.0|../verilog/picorv32.v:1500.5-1517.12" *) _1400_ : _0792_;
  assign _0794_ = _0303_ ? (* full_case = 32'd1 *) (* src = "../verilog/picorv32.v:0.0-0.0|../verilog/picorv32.v:1489.3-1906.10" *) _0793_ : 32'hxxxxxxxx;
  assign _0167_ = resetn ? (* full_case = 32'd1 *) (* src = "../verilog/picorv32.v:1461.7-1461.14|../verilog/picorv32.v:1461.3-1906.10" *) _0794_ : 32'hxxxxxxxx;
  assign _0166_ = _0784_ ? (* full_case = 32'd1 *) (* src = "../verilog/picorv32.v:0.0-0.0|../verilog/picorv32.v:1489.3-1906.10" *) _0173_ : 1'h0;
  assign _0164_ = _0787_ ? (* full_case = 32'd1 *) (* src = "../verilog/picorv32.v:0.0-0.0|../verilog/picorv32.v:1489.3-1906.10" *) _0171_ : 1'h0;
  assign _0165_ = _0785_ ? (* full_case = 32'd1 *) (* src = "../verilog/picorv32.v:0.0-0.0|../verilog/picorv32.v:1489.3-1906.10" *) _0172_ : 1'h0;
  assign { _0078_[31:3], _0170_[2], _0078_[1:0] } = resetn ? (* full_case = 32'd1 *) (* src = "../verilog/picorv32.v:1461.7-1461.14|../verilog/picorv32.v:1461.3-1906.10" *) _0174_ : 32'd0;
  assign _0144_ = resetn ? (* full_case = 32'd1 *) (* src = "../verilog/picorv32.v:1461.7-1461.14|../verilog/picorv32.v:1461.3-1906.10" *) _0166_ : 1'h0;
  assign _0142_ = resetn ? (* full_case = 32'd1 *) (* src = "../verilog/picorv32.v:1461.7-1461.14|../verilog/picorv32.v:1461.3-1906.10" *) _0164_ : 1'h0;
  assign _0143_ = resetn ? (* full_case = 32'd1 *) (* src = "../verilog/picorv32.v:1461.7-1461.14|../verilog/picorv32.v:1461.3-1906.10" *) _0165_ : 1'h0;
  assign _0795_ = latched_branch ? (* full_case = 32'd1 *) (* src = "../verilog/picorv32.v:1522.10-1522.24|../verilog/picorv32.v:1522.6-1525.90" *) _0781_ : _0782_;
  assign _0796_ = _0424_ ? (* src = "../verilog/picorv32.v:1519.9-1519.38|../verilog/picorv32.v:1519.5-1526.8" *) _0795_ : 36'h000000000;
  assign _0797_ = _0303_ ? (* full_case = 32'd1 *) (* src = "../verilog/picorv32.v:0.0-0.0|../verilog/picorv32.v:1489.3-1906.10" *) _0796_ : 36'h000000000;
  assign _0146_ = resetn ? (* full_case = 32'd1 *) (* src = "../verilog/picorv32.v:1461.7-1461.14|../verilog/picorv32.v:1461.3-1906.10" *) _0797_ : 36'h000000000;
  assign _0163_ = _0304_ ? (* full_case = 32'd1 *) (* src = "../verilog/picorv32.v:1441.8-1441.22|../verilog/picorv32.v:1441.4-1442.37" *) 1'h1 : 1'h0;
  assign _0156_ = _0421_ ? (* full_case = 32'd1 *) (* src = "../verilog/picorv32.v:1440.7-1440.46|../verilog/picorv32.v:1440.3-1444.6" *) _0163_ : 1'h0;
  assign _0798_ = _0424_ ? (* src = "../verilog/picorv32.v:1519.9-1519.38|../verilog/picorv32.v:1519.5-1526.8" *) 1'h1 : 1'h0;
  assign _0799_ = _0303_ ? (* full_case = 32'd1 *) (* src = "../verilog/picorv32.v:0.0-0.0|../verilog/picorv32.v:1489.3-1906.10" *) _0798_ : 1'h0;
  assign _0147_ = resetn ? (* full_case = 32'd1 *) (* src = "../verilog/picorv32.v:1461.7-1461.14|../verilog/picorv32.v:1461.3-1906.10" *) _0799_ : 1'h0;
  assign _0800_ = _0801_ ? (* full_case = 32'd1 *) (* src = "../verilog/picorv32.v:1551.10-1551.21|../verilog/picorv32.v:1551.6-1557.23" *) 1'h0 : 1'h1;
  assign _0802_ = _0430_ ? (* full_case = 32'd1 *) (* src = "../verilog/picorv32.v:1550.9-1550.71|../verilog/picorv32.v:1550.5-1578.8" *) _0800_ : 1'h0;
  assign _0803_ = _0428_ ? (* full_case = 32'd1 *) (* src = "../verilog/picorv32.v:1540.9-1540.114|../verilog/picorv32.v:1540.5-1578.8" *) 1'h0 : _0802_;
  assign _0804_ = _0303_ ? (* full_case = 32'd1 *) (* src = "../verilog/picorv32.v:0.0-0.0|../verilog/picorv32.v:1489.3-1906.10" *) _0803_ : 1'h0;
  assign _0026_ = resetn ? (* full_case = 32'd1 *) (* src = "../verilog/picorv32.v:1461.7-1461.14|../verilog/picorv32.v:1461.3-1906.10" *) _0804_ : 1'h0;
  assign _0805_ = _0443_ ? (* src = "../verilog/picorv32.v:1894.10-1894.38|../verilog/picorv32.v:1894.6-1903.9" *) 1'h1 : 1'h0;
  assign _0806_ = _0532_ ? (* full_case = 32'd1 *) (* src = "../verilog/picorv32.v:1877.9-1877.37|../verilog/picorv32.v:1877.5-1904.8" *) _0805_ : 1'h0;
  assign _0807_ = _0206_ ? (* full_case = 32'd1 *) (* src = "../verilog/picorv32.v:0.0-0.0|../verilog/picorv32.v:1489.3-1906.10" *) _0806_ : 1'h0;
  assign _0024_ = resetn ? (* full_case = 32'd1 *) (* src = "../verilog/picorv32.v:1461.7-1461.14|../verilog/picorv32.v:1461.3-1906.10" *) _0807_ : 1'h0;
  assign _0808_ = _0443_ ? (* src = "../verilog/picorv32.v:1894.10-1894.38|../verilog/picorv32.v:1894.6-1903.9" *) 1'h1 : _0422_;
  assign _0809_ = _0532_ ? (* full_case = 32'd1 *) (* src = "../verilog/picorv32.v:1877.9-1877.37|../verilog/picorv32.v:1877.5-1904.8" *) _0808_ : _0422_;
  function [0:0] _2153_;
    input [0:0] a;
    input [1:0] b;
    input [1:0] s;
    (* full_case = 32'd1 *)
    (* src = "../verilog/picorv32.v:0.0-0.0|../verilog/picorv32.v:1489.3-1906.10" *)
    (* parallel_case *)
    casez (s)
      2'b?1:
        _2153_ = b[0:0];
      2'b1?:
        _2153_ = b[1:1];
      default:
        _2153_ = a;
    endcase
  endfunction
  assign _0810_ = _2153_(_0422_, { _0812_, _0809_ }, { _0785_, _0206_ });
  assign _0811_ = alu_out_0 ? (* full_case = 32'd1 *) (* src = "../verilog/picorv32.v:1815.10-1815.53|../verilog/picorv32.v:1815.6-1818.9" *) 1'h0 : _0422_;
  assign _0812_ = is_beq_bne_blt_bge_bltu_bgeu ? (* full_case = 32'd1 *) (* src = "../verilog/picorv32.v:1809.9-1809.37|../verilog/picorv32.v:1809.5-1824.8" *) _0811_ : _0422_;
  assign _0025_ = resetn ? (* full_case = 32'd1 *) (* src = "../verilog/picorv32.v:1461.7-1461.14|../verilog/picorv32.v:1461.3-1906.10" *) _0810_ : _0422_;
  assign _0813_ = latched_is_lb ? (* src = "../verilog/picorv32.v:0.0-0.0|../verilog/picorv32.v:1895.7-1899.14" *) { mem_rdata_word[7], mem_rdata_word[7], mem_rdata_word[7], mem_rdata_word[7], mem_rdata_word[7], mem_rdata_word[7], mem_rdata_word[7], mem_rdata_word[7], mem_rdata_word[7], mem_rdata_word[7], mem_rdata_word[7], mem_rdata_word[7], mem_rdata_word[7], mem_rdata_word[7], mem_rdata_word[7], mem_rdata_word[7], mem_rdata_word[7], mem_rdata_word[7], mem_rdata_word[7], mem_rdata_word[7], mem_rdata_word[7], mem_rdata_word[7], mem_rdata_word[7], mem_rdata_word[7], mem_rdata_word[7:0] } : 32'd0;
  assign _0814_ = latched_is_lh ? (* src = "../verilog/picorv32.v:0.0-0.0|../verilog/picorv32.v:1895.7-1899.14" *) { mem_rdata_word[15], mem_rdata_word[15], mem_rdata_word[15], mem_rdata_word[15], mem_rdata_word[15], mem_rdata_word[15], mem_rdata_word[15], mem_rdata_word[15], mem_rdata_word[15], mem_rdata_word[15], mem_rdata_word[15], mem_rdata_word[15], mem_rdata_word[15], mem_rdata_word[15], mem_rdata_word[15], mem_rdata_word[15], mem_rdata_word[15:0] } : _0813_;
  assign _0815_ = latched_is_lu ? (* src = "../verilog/picorv32.v:0.0-0.0|../verilog/picorv32.v:1895.7-1899.14" *) mem_rdata_word : _0814_;
  assign _0816_ = _0443_ ? (* src = "../verilog/picorv32.v:1894.10-1894.38|../verilog/picorv32.v:1894.6-1903.9" *) _0815_ : 32'd0;
  assign _0817_ = _0532_ ? (* full_case = 32'd1 *) (* src = "../verilog/picorv32.v:1877.9-1877.37|../verilog/picorv32.v:1877.5-1904.8" *) _0816_ : 32'd0;
  function [31:0] _2162_;
    input [31:0] a;
    input [159:0] b;
    input [4:0] s;
    (* full_case = 32'd1 *)
    (* src = "../verilog/picorv32.v:0.0-0.0|../verilog/picorv32.v:1489.3-1906.10" *)
    (* parallel_case *)
    casez (s)
      5'b????1:
        _2162_ = b[31:0];
      5'b???1?:
        _2162_ = b[63:32];
      5'b??1??:
        _2162_ = b[95:64];
      5'b?1???:
        _2162_ = b[127:96];
      5'b1????:
        _2162_ = b[159:128];
      default:
        _2162_ = a;
    endcase
  endfunction
  assign _0818_ = _2162_(32'd0, { _0832_, _0829_, _0188_, _0819_, _0817_ }, { _0303_, _0783_, _0785_, _0820_, _0787_ });
  assign _0819_ = _0307_ ? (* full_case = 32'd1 *) (* src = "../verilog/picorv32.v:1829.9-1829.20|../verilog/picorv32.v:1829.5-1847.8" *) reg_op1 : 32'd0;
  assign _0820_ = cpu_state == (* full_case = 32'd1 *) (* src = "../verilog/picorv32.v:0.0-0.0|../verilog/picorv32.v:1489.3-1906.10" *) 3'h4;
  assign _0821_ = _0438_ ? (* full_case = 32'd1 *) (* src = "../verilog/picorv32.v:0.0-0.0|../verilog/picorv32.v:1585.5-1755.12" *) irq_mask : 32'd0;
  assign _0822_ = _0437_ ? (* full_case = 32'd1 *) (* src = "../verilog/picorv32.v:0.0-0.0|../verilog/picorv32.v:1585.5-1755.12" *) { cpuregs_rs1[31:1], 1'h0 } : _0821_;
  assign _0823_ = is_lui_auipc_jal ? (* full_case = 32'd1 *) (* src = "../verilog/picorv32.v:0.0-0.0|../verilog/picorv32.v:1585.5-1755.12" *) 32'd0 : _0822_;
  assign _0824_ = _0436_ ? (* src = "../verilog/picorv32.v:0.0-0.0|../verilog/picorv32.v:1628.7-1637.14" *) count_instr[63:32] : 32'd0;
  assign _0825_ = instr_rdinstr ? (* src = "../verilog/picorv32.v:0.0-0.0|../verilog/picorv32.v:1628.7-1637.14" *) count_instr[31:0] : _0824_;
  assign _0826_ = _0435_ ? (* src = "../verilog/picorv32.v:0.0-0.0|../verilog/picorv32.v:1628.7-1637.14" *) count_cycle[63:32] : _0825_;
  assign _0827_ = instr_rdcycle ? (* src = "../verilog/picorv32.v:0.0-0.0|../verilog/picorv32.v:1628.7-1637.14" *) count_cycle[31:0] : _0826_;
  assign _0828_ = _0434_ ? (* full_case = 32'd1 *) (* src = "../verilog/picorv32.v:0.0-0.0|../verilog/picorv32.v:1585.5-1755.12" *) _0827_ : _0823_;
  assign _0829_ = instr_trap ? (* full_case = 32'd1 *) (* src = "../verilog/picorv32.v:0.0-0.0|../verilog/picorv32.v:1585.5-1755.12" *) 32'd0 : _0828_;
  assign _0830_ = _0801_ ? (* full_case = 32'd1 *) (* src = "../verilog/picorv32.v:1551.10-1551.21|../verilog/picorv32.v:1551.6-1557.23" *) irq_pending : 32'd0;
  assign _0831_ = _0430_ ? (* full_case = 32'd1 *) (* src = "../verilog/picorv32.v:1550.9-1550.71|../verilog/picorv32.v:1550.5-1578.8" *) _0830_ : 32'd0;
  assign _0832_ = _0428_ ? (* full_case = 32'd1 *) (* src = "../verilog/picorv32.v:1540.9-1540.114|../verilog/picorv32.v:1540.5-1578.8" *) 32'd0 : _0831_;
  assign _0126_ = resetn ? (* full_case = 32'd1 *) (* src = "../verilog/picorv32.v:1461.7-1461.14|../verilog/picorv32.v:1461.3-1906.10" *) _0818_ : 32'd0;
  assign _0833_ = _0442_ ? (* full_case = 32'd1 *) (* src = "../verilog/picorv32.v:1833.18-1833.48|../verilog/picorv32.v:1833.14-1847.8" *) _0274_[4:0] : _1396_[4:0];
  assign _0834_ = _0307_ ? (* full_case = 32'd1 *) (* src = "../verilog/picorv32.v:1829.9-1829.20|../verilog/picorv32.v:1829.5-1847.8" *) 5'h00 : _0833_;
  function [4:0] _2180_;
    input [4:0] a;
    input [14:0] b;
    input [2:0] s;
    (* full_case = 32'd1 *)
    (* src = "../verilog/picorv32.v:0.0-0.0|../verilog/picorv32.v:1489.3-1906.10" *)
    (* parallel_case *)
    casez (s)
      3'b??1:
        _2180_ = b[4:0];
      3'b?1?:
        _2180_ = b[9:5];
      3'b1??:
        _2180_ = b[14:10];
      default:
        _2180_ = a;
    endcase
  endfunction
  assign _0835_ = _2180_(5'h00, { _0844_, cpuregs_rs2[4:0], _0834_ }, { _0783_, _0786_, _0820_ });
  assign _0836_ = _0837_ ? (* full_case = 32'd1 *) (* src = "../verilog/picorv32.v:0.0-0.0|../verilog/picorv32.v:1585.5-1755.12" *) 5'h00 : cpuregs_rs2[4:0];
  assign _0837_ = | (* full_case = 32'd1 *) (* src = "../verilog/picorv32.v:0.0-0.0|../verilog/picorv32.v:1585.5-1755.12" *) { _0440_, is_jalr_addi_slti_sltiu_xori_ori_andi };
  assign _0838_ = is_slli_srli_srai ? (* full_case = 32'd1 *) (* src = "../verilog/picorv32.v:0.0-0.0|../verilog/picorv32.v:1585.5-1755.12" *) decoded_rs2 : _0836_;
  assign _0839_ = _0439_ ? (* full_case = 32'd1 *) (* src = "../verilog/picorv32.v:0.0-0.0|../verilog/picorv32.v:1585.5-1755.12" *) 5'h00 : _0838_;
  assign _0840_ = _0438_ ? (* full_case = 32'd1 *) (* src = "../verilog/picorv32.v:0.0-0.0|../verilog/picorv32.v:1585.5-1755.12" *) 5'h00 : _0839_;
  assign _0841_ = _0437_ ? (* full_case = 32'd1 *) (* src = "../verilog/picorv32.v:0.0-0.0|../verilog/picorv32.v:1585.5-1755.12" *) 5'h00 : _0840_;
  assign _0842_ = is_lui_auipc_jal ? (* full_case = 32'd1 *) (* src = "../verilog/picorv32.v:0.0-0.0|../verilog/picorv32.v:1585.5-1755.12" *) 5'h00 : _0841_;
  assign _0843_ = _0434_ ? (* full_case = 32'd1 *) (* src = "../verilog/picorv32.v:0.0-0.0|../verilog/picorv32.v:1585.5-1755.12" *) 5'h00 : _0842_;
  assign _0844_ = instr_trap ? (* full_case = 32'd1 *) (* src = "../verilog/picorv32.v:0.0-0.0|../verilog/picorv32.v:1585.5-1755.12" *) 5'h00 : _0843_;
  assign _0128_ = resetn ? (* full_case = 32'd1 *) (* src = "../verilog/picorv32.v:1461.7-1461.14|../verilog/picorv32.v:1461.3-1906.10" *) _0835_ : 5'h00;
  assign _0845_ = _0846_ ? (* full_case = 32'd1 *) (* src = "../verilog/picorv32.v:0.0-0.0|../verilog/picorv32.v:1489.3-1906.10" *) 1'h1 : 1'h0;
  assign _0846_ = cpu_state == (* full_case = 32'd1 *) (* src = "../verilog/picorv32.v:0.0-0.0|../verilog/picorv32.v:1489.3-1906.10" *) 8'h80;
  assign _0148_ = resetn ? (* full_case = 32'd1 *) (* src = "../verilog/picorv32.v:1461.7-1461.14|../verilog/picorv32.v:1461.3-1906.10" *) _0845_ : 1'h0;
  assign _0847_ = is_beq_bne_blt_bge_bltu_bgeu ? (* full_case = 32'd1 *) (* src = "../verilog/picorv32.v:1809.9-1809.37|../verilog/picorv32.v:1809.5-1824.8" *) 5'h00 : latched_rd;
  function [4:0] _2195_;
    input [4:0] a;
    input [9:0] b;
    input [1:0] s;
    (* full_case = 32'd1 *)
    (* src = "../verilog/picorv32.v:0.0-0.0|../verilog/picorv32.v:1489.3-1906.10" *)
    (* parallel_case *)
    casez (s)
      2'b?1:
        _2195_ = b[4:0];
      2'b1?:
        _2195_ = b[9:5];
      default:
        _2195_ = a;
    endcase
  endfunction
  assign _0848_ = _2195_(latched_rd, { _0849_, _0847_ }, { _0303_, _0785_ });
  assign _0849_ = _0428_ ? (* full_case = 32'd1 *) (* src = "../verilog/picorv32.v:1540.9-1540.114|../verilog/picorv32.v:1540.5-1578.8" *) { 4'h0, irq_state[0] } : decoded_rd;
  assign _0100_ = resetn ? (* full_case = 32'd1 *) (* src = "../verilog/picorv32.v:1461.7-1461.14|../verilog/picorv32.v:1461.3-1906.10" *) _0848_ : latched_rd;
  assign _0850_ = mem_do_rdata ? (* full_case = 32'd1 *) (* src = "../verilog/picorv32.v:1878.10-1878.23|../verilog/picorv32.v:1878.6-1893.9" *) latched_is_lb : instr_lb;
  assign _0851_ = _0532_ ? (* full_case = 32'd1 *) (* src = "../verilog/picorv32.v:1877.9-1877.37|../verilog/picorv32.v:1877.5-1904.8" *) _0850_ : latched_is_lb;
  function [0:0] _2200_;
    input [0:0] a;
    input [1:0] b;
    input [1:0] s;
    (* full_case = 32'd1 *)
    (* src = "../verilog/picorv32.v:0.0-0.0|../verilog/picorv32.v:1489.3-1906.10" *)
    (* parallel_case *)
    casez (s)
      2'b?1:
        _2200_ = b[0:0];
      2'b1?:
        _2200_ = b[1:1];
      default:
        _2200_ = a;
    endcase
  endfunction
  assign _0852_ = _2200_(latched_is_lb, { 1'h0, _0851_ }, { _0303_, _0787_ });
  assign _0097_ = resetn ? (* full_case = 32'd1 *) (* src = "../verilog/picorv32.v:1461.7-1461.14|../verilog/picorv32.v:1461.3-1906.10" *) _0852_ : 1'h0;
  assign _0853_ = mem_do_rdata ? (* full_case = 32'd1 *) (* src = "../verilog/picorv32.v:1878.10-1878.23|../verilog/picorv32.v:1878.6-1893.9" *) latched_is_lh : instr_lh;
  assign _0854_ = _0532_ ? (* full_case = 32'd1 *) (* src = "../verilog/picorv32.v:1877.9-1877.37|../verilog/picorv32.v:1877.5-1904.8" *) _0853_ : latched_is_lh;
  function [0:0] _2204_;
    input [0:0] a;
    input [1:0] b;
    input [1:0] s;
    (* full_case = 32'd1 *)
    (* src = "../verilog/picorv32.v:0.0-0.0|../verilog/picorv32.v:1489.3-1906.10" *)
    (* parallel_case *)
    casez (s)
      2'b?1:
        _2204_ = b[0:0];
      2'b1?:
        _2204_ = b[1:1];
      default:
        _2204_ = a;
    endcase
  endfunction
  assign _0855_ = _2204_(latched_is_lh, { 1'h0, _0854_ }, { _0303_, _0787_ });
  assign _0098_ = resetn ? (* full_case = 32'd1 *) (* src = "../verilog/picorv32.v:1461.7-1461.14|../verilog/picorv32.v:1461.3-1906.10" *) _0855_ : 1'h0;
  assign _0856_ = mem_do_rdata ? (* full_case = 32'd1 *) (* src = "../verilog/picorv32.v:1878.10-1878.23|../verilog/picorv32.v:1878.6-1893.9" *) latched_is_lu : is_lbu_lhu_lw;
  assign _0857_ = _0532_ ? (* full_case = 32'd1 *) (* src = "../verilog/picorv32.v:1877.9-1877.37|../verilog/picorv32.v:1877.5-1904.8" *) _0856_ : latched_is_lu;
  function [0:0] _2208_;
    input [0:0] a;
    input [1:0] b;
    input [1:0] s;
    (* full_case = 32'd1 *)
    (* src = "../verilog/picorv32.v:0.0-0.0|../verilog/picorv32.v:1489.3-1906.10" *)
    (* parallel_case *)
    casez (s)
      2'b?1:
        _2208_ = b[0:0];
      2'b1?:
        _2208_ = b[1:1];
      default:
        _2208_ = a;
    endcase
  endfunction
  assign _0858_ = _2208_(latched_is_lu, { 1'h0, _0857_ }, { _0303_, _0787_ });
  assign _0099_ = resetn ? (* full_case = 32'd1 *) (* src = "../verilog/picorv32.v:1461.7-1461.14|../verilog/picorv32.v:1461.3-1906.10" *) _0858_ : 1'h0;
  assign _0859_ = _0424_ ? (* src = "../verilog/picorv32.v:1519.9-1519.38|../verilog/picorv32.v:1519.5-1526.8" *) 1'h0 : latched_trace;
  assign _0860_ = _0303_ ? (* full_case = 32'd1 *) (* src = "../verilog/picorv32.v:0.0-0.0|../verilog/picorv32.v:1489.3-1906.10" *) _0859_ : latched_trace;
  assign _0103_ = resetn ? (* full_case = 32'd1 *) (* src = "../verilog/picorv32.v:1461.7-1461.14|../verilog/picorv32.v:1461.3-1906.10" *) _0860_ : 1'h0;
  assign _0861_ = _0428_ ? (* full_case = 32'd1 *) (* src = "../verilog/picorv32.v:1540.9-1540.114|../verilog/picorv32.v:1540.5-1578.8" *) latched_compr : compressed_instr;
  assign _0862_ = _0303_ ? (* full_case = 32'd1 *) (* src = "../verilog/picorv32.v:0.0-0.0|../verilog/picorv32.v:1489.3-1906.10" *) _0861_ : latched_compr;
  assign _0096_ = resetn ? (* full_case = 32'd1 *) (* src = "../verilog/picorv32.v:1461.7-1461.14|../verilog/picorv32.v:1461.3-1906.10" *) _0862_ : latched_compr;
  assign _0863_ = is_beq_bne_blt_bge_bltu_bgeu ? (* full_case = 32'd1 *) (* src = "../verilog/picorv32.v:1809.9-1809.37|../verilog/picorv32.v:1809.5-1824.8" *) alu_out_0 : instr_jalr;
  function [0:0] _2217_;
    input [0:0] a;
    input [2:0] b;
    input [2:0] s;
    (* full_case = 32'd1 *)
    (* src = "../verilog/picorv32.v:0.0-0.0|../verilog/picorv32.v:1489.3-1906.10" *)
    (* parallel_case *)
    casez (s)
      3'b??1:
        _2217_ = b[0:0];
      3'b?1?:
        _2217_ = b[1:1];
      3'b1??:
        _2217_ = b[2:2];
      default:
        _2217_ = a;
    endcase
  endfunction
  assign _0864_ = _2217_(latched_branch, { _0872_, _0868_, _0863_ }, { _0303_, _0783_, _0785_ });
  assign _0865_ = _0437_ ? (* full_case = 32'd1 *) (* src = "../verilog/picorv32.v:0.0-0.0|../verilog/picorv32.v:1585.5-1755.12" *) 1'h1 : latched_branch;
  assign _0866_ = is_lui_auipc_jal ? (* full_case = 32'd1 *) (* src = "../verilog/picorv32.v:0.0-0.0|../verilog/picorv32.v:1585.5-1755.12" *) latched_branch : _0865_;
  assign _0867_ = _0434_ ? (* full_case = 32'd1 *) (* src = "../verilog/picorv32.v:0.0-0.0|../verilog/picorv32.v:1585.5-1755.12" *) latched_branch : _0866_;
  assign _0868_ = instr_trap ? (* full_case = 32'd1 *) (* src = "../verilog/picorv32.v:0.0-0.0|../verilog/picorv32.v:1585.5-1755.12" *) latched_branch : _0867_;
  assign _0869_ = instr_jal ? (* full_case = 32'd1 *) (* src = "../verilog/picorv32.v:1569.10-1569.19|../verilog/picorv32.v:1569.6-1577.9" *) 1'h1 : 1'h0;
  assign _0870_ = decoder_trigger ? (* src = "../verilog/picorv32.v:1559.9-1559.24|../verilog/picorv32.v:1559.5-1578.8" *) _0869_ : 1'h0;
  assign _0871_ = _0430_ ? (* full_case = 32'd1 *) (* src = "../verilog/picorv32.v:1550.9-1550.71|../verilog/picorv32.v:1550.5-1578.8" *) 1'h0 : _0870_;
  assign _0872_ = _0428_ ? (* full_case = 32'd1 *) (* src = "../verilog/picorv32.v:1540.9-1540.114|../verilog/picorv32.v:1540.5-1578.8" *) 1'h0 : _0871_;
  assign _0095_ = resetn ? (* full_case = 32'd1 *) (* src = "../verilog/picorv32.v:1461.7-1461.14|../verilog/picorv32.v:1461.3-1906.10" *) _0864_ : 1'h0;
  assign _0873_ = is_beq_bne_blt_bge_bltu_bgeu ? (* full_case = 32'd1 *) (* src = "../verilog/picorv32.v:1809.9-1809.37|../verilog/picorv32.v:1809.5-1824.8" *) latched_stalu : 1'h1;
  function [0:0] _2228_;
    input [0:0] a;
    input [1:0] b;
    input [1:0] s;
    (* full_case = 32'd1 *)
    (* src = "../verilog/picorv32.v:0.0-0.0|../verilog/picorv32.v:1489.3-1906.10" *)
    (* parallel_case *)
    casez (s)
      2'b?1:
        _2228_ = b[0:0];
      2'b1?:
        _2228_ = b[1:1];
      default:
        _2228_ = a;
    endcase
  endfunction
  assign _0874_ = _2228_(latched_stalu, { 1'h0, _0873_ }, { _0303_, _0785_ });
  assign _0101_ = resetn ? (* full_case = 32'd1 *) (* src = "../verilog/picorv32.v:1461.7-1461.14|../verilog/picorv32.v:1461.3-1906.10" *) _0874_ : 1'h0;
  function [0:0] _2230_;
    input [0:0] a;
    input [3:0] b;
    input [3:0] s;
    (* full_case = 32'd1 *)
    (* src = "../verilog/picorv32.v:0.0-0.0|../verilog/picorv32.v:1489.3-1906.10" *)
    (* parallel_case *)
    casez (s)
      4'b???1:
        _2230_ = b[0:0];
      4'b??1?:
        _2230_ = b[1:1];
      4'b?1??:
        _2230_ = b[2:2];
      4'b1???:
        _2230_ = b[3:3];
      default:
        _2230_ = a;
    endcase
  endfunction
  assign _0875_ = _2230_(latched_store, { _0884_, _0881_, _0876_, 1'h1 }, { _0303_, _0783_, _0785_, _0198_ });
  assign _0876_ = is_beq_bne_blt_bge_bltu_bgeu ? (* full_case = 32'd1 *) (* src = "../verilog/picorv32.v:1809.9-1809.37|../verilog/picorv32.v:1809.5-1824.8" *) alu_out_0 : 1'h1;
  assign _0877_ = _0438_ ? (* full_case = 32'd1 *) (* src = "../verilog/picorv32.v:0.0-0.0|../verilog/picorv32.v:1585.5-1755.12" *) 1'h1 : latched_store;
  assign _0878_ = _0437_ ? (* full_case = 32'd1 *) (* src = "../verilog/picorv32.v:0.0-0.0|../verilog/picorv32.v:1585.5-1755.12" *) 1'h1 : _0877_;
  assign _0879_ = is_lui_auipc_jal ? (* full_case = 32'd1 *) (* src = "../verilog/picorv32.v:0.0-0.0|../verilog/picorv32.v:1585.5-1755.12" *) latched_store : _0878_;
  assign _0880_ = _0434_ ? (* full_case = 32'd1 *) (* src = "../verilog/picorv32.v:0.0-0.0|../verilog/picorv32.v:1585.5-1755.12" *) 1'h1 : _0879_;
  assign _0881_ = instr_trap ? (* full_case = 32'd1 *) (* src = "../verilog/picorv32.v:0.0-0.0|../verilog/picorv32.v:1585.5-1755.12" *) latched_store : _0880_;
  assign _0882_ = _0801_ ? (* full_case = 32'd1 *) (* src = "../verilog/picorv32.v:1551.10-1551.21|../verilog/picorv32.v:1551.6-1557.23" *) 1'h1 : 1'h0;
  assign _0883_ = _0430_ ? (* full_case = 32'd1 *) (* src = "../verilog/picorv32.v:1550.9-1550.71|../verilog/picorv32.v:1550.5-1578.8" *) _0882_ : 1'h0;
  assign _0884_ = _0428_ ? (* full_case = 32'd1 *) (* src = "../verilog/picorv32.v:1540.9-1540.114|../verilog/picorv32.v:1540.5-1578.8" *) 1'h0 : _0883_;
  assign _0102_ = resetn ? (* full_case = 32'd1 *) (* src = "../verilog/picorv32.v:1461.7-1461.14|../verilog/picorv32.v:1461.3-1906.10" *) _0875_ : 1'h0;
  assign _0885_ = _0428_ ? (* full_case = 32'd1 *) (* src = "../verilog/picorv32.v:1540.9-1540.114|../verilog/picorv32.v:1540.5-1578.8" *) _1402_ : irq_state;
  assign _0886_ = _0303_ ? (* full_case = 32'd1 *) (* src = "../verilog/picorv32.v:0.0-0.0|../verilog/picorv32.v:1489.3-1906.10" *) _0885_ : irq_state;
  assign _0079_ = resetn ? (* full_case = 32'd1 *) (* src = "../verilog/picorv32.v:1461.7-1461.14|../verilog/picorv32.v:1461.3-1906.10" *) _0886_ : 2'h0;
  assign _0887_ = _0443_ ? (* src = "../verilog/picorv32.v:1894.10-1894.38|../verilog/picorv32.v:1894.6-1903.9" *) 8'h40 : cpu_state;
  assign _0888_ = _0532_ ? (* full_case = 32'd1 *) (* src = "../verilog/picorv32.v:1877.9-1877.37|../verilog/picorv32.v:1877.5-1904.8" *) _0887_ : cpu_state;
  function [7:0] _2246_;
    input [7:0] a;
    input [47:0] b;
    input [5:0] s;
    (* full_case = 32'd1 *)
    (* src = "../verilog/picorv32.v:0.0-0.0|../verilog/picorv32.v:1489.3-1906.10" *)
    (* parallel_case *)
    casez (s)
      6'b?????1:
        _2246_ = b[7:0];
      6'b????1?:
        _2246_ = b[15:8];
      6'b???1??:
        _2246_ = b[23:16];
      6'b??1???:
        _2246_ = b[31:24];
      6'b?1????:
        _2246_ = b[39:32];
      6'b1?????:
        _2246_ = b[47:40];
      default:
        _2246_ = a;
    endcase
  endfunction
  assign _0889_ = _2246_(cpu_state, { _0900_, _0896_, 4'h0, _0267_[3:0], _0892_, _0890_, _0888_ }, { _0303_, _0783_, _0786_, _0785_, _0820_, _0206_ });
  assign _0890_ = _0307_ ? (* full_case = 32'd1 *) (* src = "../verilog/picorv32.v:1829.9-1829.20|../verilog/picorv32.v:1829.5-1847.8" *) 8'h40 : cpu_state;
  assign _0891_ = mem_done ? (* src = "../verilog/picorv32.v:1813.10-1813.18|../verilog/picorv32.v:1813.6-1814.36" *) 8'h40 : cpu_state;
  assign _0892_ = is_beq_bne_blt_bge_bltu_bgeu ? (* full_case = 32'd1 *) (* src = "../verilog/picorv32.v:1809.9-1809.37|../verilog/picorv32.v:1809.5-1824.8" *) _0891_ : 8'h40;
  assign _0266_[3:0] = is_sll_srl_sra ? (* full_case = 32'd1 *) (* src = "../verilog/picorv32.v:0.0-0.0|../verilog/picorv32.v:1765.5-1800.12" *) 4'h4 : 4'h8;
  assign _0267_[3:0] = is_sb_sh_sw ? (* full_case = 32'd1 *) (* src = "../verilog/picorv32.v:0.0-0.0|../verilog/picorv32.v:1765.5-1800.12" *) 4'h2 : _0266_[3:0];
  assign _0268_[3:0] = _0837_ ? (* full_case = 32'd1 *) (* src = "../verilog/picorv32.v:0.0-0.0|../verilog/picorv32.v:1585.5-1755.12" *) 4'h8 : _0267_[3:0];
  assign _0269_[3:0] = is_slli_srli_srai ? (* full_case = 32'd1 *) (* src = "../verilog/picorv32.v:0.0-0.0|../verilog/picorv32.v:1585.5-1755.12" *) 4'h4 : _0268_[3:0];
  assign _0270_[3:0] = _0439_ ? (* full_case = 32'd1 *) (* src = "../verilog/picorv32.v:0.0-0.0|../verilog/picorv32.v:1585.5-1755.12" *) 4'h1 : _0269_[3:0];
  assign _0271_[6:0] = _0438_ ? (* full_case = 32'd1 *) (* src = "../verilog/picorv32.v:0.0-0.0|../verilog/picorv32.v:1585.5-1755.12" *) 7'h40 : { 3'h0, _0270_[3:0] };
  assign _0272_[6:0] = _0437_ ? (* full_case = 32'd1 *) (* src = "../verilog/picorv32.v:0.0-0.0|../verilog/picorv32.v:1585.5-1755.12" *) 7'h40 : _0271_[6:0];
  assign _0893_[6:0] = is_lui_auipc_jal ? (* full_case = 32'd1 *) (* src = "../verilog/picorv32.v:0.0-0.0|../verilog/picorv32.v:1585.5-1755.12" *) 7'h08 : _0272_[6:0];
  assign _0894_[6:0] = _0434_ ? (* full_case = 32'd1 *) (* src = "../verilog/picorv32.v:0.0-0.0|../verilog/picorv32.v:1585.5-1755.12" *) 7'h40 : _0893_[6:0];
  assign _0895_ = _0433_ ? (* full_case = 32'd1 *) (* src = "../verilog/picorv32.v:1620.12-1620.62|../verilog/picorv32.v:1620.8-1624.37" *) 8'h40 : 8'h80;
  assign _0896_ = instr_trap ? (* full_case = 32'd1 *) (* src = "../verilog/picorv32.v:0.0-0.0|../verilog/picorv32.v:1585.5-1755.12" *) _0895_ : { 1'h0, _0894_[6:0] };
  assign _0897_ = instr_jal ? (* full_case = 32'd1 *) (* src = "../verilog/picorv32.v:1569.10-1569.19|../verilog/picorv32.v:1569.6-1577.9" *) cpu_state : 8'h20;
  assign _0898_ = decoder_trigger ? (* src = "../verilog/picorv32.v:1559.9-1559.24|../verilog/picorv32.v:1559.5-1578.8" *) _0897_ : cpu_state;
  assign _0899_ = _0430_ ? (* full_case = 32'd1 *) (* src = "../verilog/picorv32.v:1550.9-1550.71|../verilog/picorv32.v:1550.5-1578.8" *) cpu_state : _0898_;
  assign _0900_ = _0428_ ? (* full_case = 32'd1 *) (* src = "../verilog/picorv32.v:1540.9-1540.114|../verilog/picorv32.v:1540.5-1578.8" *) cpu_state : _0899_;
  assign _0901_ = resetn ? (* full_case = 32'd1 *) (* src = "../verilog/picorv32.v:1461.7-1461.14|../verilog/picorv32.v:1461.3-1906.10" *) _0889_ : 8'h40;
  assign _0902_ = _0448_ ? (* full_case = 32'd1 *) (* src = "../verilog/picorv32.v:1911.9-1911.61|../verilog/picorv32.v:1911.5-1914.34" *) _0901_ : 8'h80;
  assign _0903_ = _0446_ ? (* full_case = 32'd1 *) (* src = "../verilog/picorv32.v:1909.8-1909.46|../verilog/picorv32.v:1909.4-1915.7" *) _0902_ : _0901_;
  assign _0904_ = _0448_ ? (* full_case = 32'd1 *) (* src = "../verilog/picorv32.v:1918.9-1918.61|../verilog/picorv32.v:1918.5-1921.34" *) _0903_ : 8'h80;
  assign _0905_ = _0449_ ? (* full_case = 32'd1 *) (* src = "../verilog/picorv32.v:1916.8-1916.44|../verilog/picorv32.v:1916.4-1922.7" *) _0904_ : _0903_;
  assign _0906_ = _0445_ ? (* full_case = 32'd1 *) (* src = "../verilog/picorv32.v:1908.7-1908.65|../verilog/picorv32.v:1908.3-1923.6" *) _0905_ : _0901_;
  assign _0907_ = _0448_ ? (* full_case = 32'd1 *) (* src = "../verilog/picorv32.v:1926.8-1926.60|../verilog/picorv32.v:1926.4-1929.33" *) _0906_ : 8'h80;
  assign _0009_ = _0451_ ? (* full_case = 32'd1 *) (* src = "../verilog/picorv32.v:1924.7-1924.94|../verilog/picorv32.v:1924.3-1930.6" *) _0907_ : _0906_;
  assign _0908_ = launch_next_insn ? (* src = "../verilog/picorv32.v:1414.7-1414.23|../verilog/picorv32.v:1414.3-1419.6" *) 1'h0 : dbg_rs2val_valid;
  function [0:0] _2274_;
    input [0:0] a;
    input [1:0] b;
    input [1:0] s;
    (* full_case = 32'd1 *)
    (* src = "../verilog/picorv32.v:0.0-0.0|../verilog/picorv32.v:1489.3-1906.10" *)
    (* parallel_case *)
    casez (s)
      2'b?1:
        _2274_ = b[0:0];
      2'b1?:
        _2274_ = b[1:1];
      default:
        _2274_ = a;
    endcase
  endfunction
  assign _0909_ = _2274_(_0908_, { _0917_, 1'h1 }, { _0783_, _0786_ });
  assign _0910_ = _0837_ ? (* full_case = 32'd1 *) (* src = "../verilog/picorv32.v:0.0-0.0|../verilog/picorv32.v:1585.5-1755.12" *) _0908_ : 1'h1;
  assign _0911_ = is_slli_srli_srai ? (* full_case = 32'd1 *) (* src = "../verilog/picorv32.v:0.0-0.0|../verilog/picorv32.v:1585.5-1755.12" *) _0908_ : _0910_;
  assign _0912_ = _0439_ ? (* full_case = 32'd1 *) (* src = "../verilog/picorv32.v:0.0-0.0|../verilog/picorv32.v:1585.5-1755.12" *) _0908_ : _0911_;
  assign _0913_ = _0438_ ? (* full_case = 32'd1 *) (* src = "../verilog/picorv32.v:0.0-0.0|../verilog/picorv32.v:1585.5-1755.12" *) _0908_ : _0912_;
  assign _0914_ = _0437_ ? (* full_case = 32'd1 *) (* src = "../verilog/picorv32.v:0.0-0.0|../verilog/picorv32.v:1585.5-1755.12" *) _0908_ : _0913_;
  assign _0915_ = is_lui_auipc_jal ? (* full_case = 32'd1 *) (* src = "../verilog/picorv32.v:0.0-0.0|../verilog/picorv32.v:1585.5-1755.12" *) _0908_ : _0914_;
  assign _0916_ = _0434_ ? (* full_case = 32'd1 *) (* src = "../verilog/picorv32.v:0.0-0.0|../verilog/picorv32.v:1585.5-1755.12" *) _0908_ : _0915_;
  assign _0917_ = instr_trap ? (* full_case = 32'd1 *) (* src = "../verilog/picorv32.v:0.0-0.0|../verilog/picorv32.v:1585.5-1755.12" *) _0908_ : _0916_;
  assign _0017_ = resetn ? (* full_case = 32'd1 *) (* src = "../verilog/picorv32.v:1461.7-1461.14|../verilog/picorv32.v:1461.3-1906.10" *) _0909_ : _0908_;
  assign _0918_ = launch_next_insn ? (* src = "../verilog/picorv32.v:1414.7-1414.23|../verilog/picorv32.v:1414.3-1419.6" *) 1'h0 : dbg_rs1val_valid;
  assign _0919_ = is_lui_auipc_jal ? (* full_case = 32'd1 *) (* src = "../verilog/picorv32.v:0.0-0.0|../verilog/picorv32.v:1585.5-1755.12" *) _0918_ : 1'h1;
  assign _0920_ = _0434_ ? (* full_case = 32'd1 *) (* src = "../verilog/picorv32.v:0.0-0.0|../verilog/picorv32.v:1585.5-1755.12" *) _0918_ : _0919_;
  assign _0921_ = instr_trap ? (* full_case = 32'd1 *) (* src = "../verilog/picorv32.v:0.0-0.0|../verilog/picorv32.v:1585.5-1755.12" *) _0918_ : _0920_;
  assign _0922_ = _0783_ ? (* full_case = 32'd1 *) (* src = "../verilog/picorv32.v:0.0-0.0|../verilog/picorv32.v:1489.3-1906.10" *) _0921_ : _0918_;
  assign _0015_ = resetn ? (* full_case = 32'd1 *) (* src = "../verilog/picorv32.v:1461.7-1461.14|../verilog/picorv32.v:1461.3-1906.10" *) _0922_ : _0918_;
  assign _0923_ = launch_next_insn ? (* src = "../verilog/picorv32.v:1414.7-1414.23|../verilog/picorv32.v:1414.3-1419.6" *) 32'd0 : dbg_rs2val;
  function [31:0] _2291_;
    input [31:0] a;
    input [63:0] b;
    input [1:0] s;
    (* full_case = 32'd1 *)
    (* src = "../verilog/picorv32.v:0.0-0.0|../verilog/picorv32.v:1489.3-1906.10" *)
    (* parallel_case *)
    casez (s)
      2'b?1:
        _2291_ = b[31:0];
      2'b1?:
        _2291_ = b[63:32];
      default:
        _2291_ = a;
    endcase
  endfunction
  assign _0924_ = _2291_(_0923_, { _0932_, cpuregs_rs2 }, { _0783_, _0786_ });
  assign _0925_ = _0837_ ? (* full_case = 32'd1 *) (* src = "../verilog/picorv32.v:0.0-0.0|../verilog/picorv32.v:1585.5-1755.12" *) _0923_ : cpuregs_rs2;
  assign _0926_ = is_slli_srli_srai ? (* full_case = 32'd1 *) (* src = "../verilog/picorv32.v:0.0-0.0|../verilog/picorv32.v:1585.5-1755.12" *) _0923_ : _0925_;
  assign _0927_ = _0439_ ? (* full_case = 32'd1 *) (* src = "../verilog/picorv32.v:0.0-0.0|../verilog/picorv32.v:1585.5-1755.12" *) _0923_ : _0926_;
  assign _0928_ = _0438_ ? (* full_case = 32'd1 *) (* src = "../verilog/picorv32.v:0.0-0.0|../verilog/picorv32.v:1585.5-1755.12" *) _0923_ : _0927_;
  assign _0929_ = _0437_ ? (* full_case = 32'd1 *) (* src = "../verilog/picorv32.v:0.0-0.0|../verilog/picorv32.v:1585.5-1755.12" *) _0923_ : _0928_;
  assign _0930_ = is_lui_auipc_jal ? (* full_case = 32'd1 *) (* src = "../verilog/picorv32.v:0.0-0.0|../verilog/picorv32.v:1585.5-1755.12" *) _0923_ : _0929_;
  assign _0931_ = _0434_ ? (* full_case = 32'd1 *) (* src = "../verilog/picorv32.v:0.0-0.0|../verilog/picorv32.v:1585.5-1755.12" *) _0923_ : _0930_;
  assign _0932_ = instr_trap ? (* full_case = 32'd1 *) (* src = "../verilog/picorv32.v:0.0-0.0|../verilog/picorv32.v:1585.5-1755.12" *) _0923_ : _0931_;
  assign _0016_ = resetn ? (* full_case = 32'd1 *) (* src = "../verilog/picorv32.v:1461.7-1461.14|../verilog/picorv32.v:1461.3-1906.10" *) _0924_ : _0923_;
  assign _0933_ = launch_next_insn ? (* src = "../verilog/picorv32.v:1414.7-1414.23|../verilog/picorv32.v:1414.3-1419.6" *) 32'd0 : dbg_rs1val;
  assign _0934_ = is_lui_auipc_jal ? (* full_case = 32'd1 *) (* src = "../verilog/picorv32.v:0.0-0.0|../verilog/picorv32.v:1585.5-1755.12" *) _0933_ : cpuregs_rs1;
  assign _0935_ = _0434_ ? (* full_case = 32'd1 *) (* src = "../verilog/picorv32.v:0.0-0.0|../verilog/picorv32.v:1585.5-1755.12" *) _0933_ : _0934_;
  assign _0936_ = instr_trap ? (* full_case = 32'd1 *) (* src = "../verilog/picorv32.v:0.0-0.0|../verilog/picorv32.v:1585.5-1755.12" *) _0933_ : _0935_;
  assign _0937_ = _0783_ ? (* full_case = 32'd1 *) (* src = "../verilog/picorv32.v:0.0-0.0|../verilog/picorv32.v:1489.3-1906.10" *) _0936_ : _0933_;
  assign _0014_ = resetn ? (* full_case = 32'd1 *) (* src = "../verilog/picorv32.v:1461.7-1461.14|../verilog/picorv32.v:1461.3-1906.10" *) _0937_ : _0933_;
  assign _0938_ = _0536_ ? (* src = "../verilog/picorv32.v:1935.7-1935.26|../verilog/picorv32.v:1935.3-1940.6" *) 1'h0 : mem_do_wdata;
  assign _0109_ = _0144_ ? (* src = "../verilog/picorv32.v:1946.7-1946.23|../verilog/picorv32.v:1946.3-1947.22" *) 1'h1 : _0938_;
  assign _0939_ = _0536_ ? (* src = "../verilog/picorv32.v:1935.7-1935.26|../verilog/picorv32.v:1935.3-1940.6" *) 1'h0 : mem_do_rdata;
  assign _0107_ = _0142_ ? (* src = "../verilog/picorv32.v:1944.7-1944.23|../verilog/picorv32.v:1944.3-1945.22" *) 1'h1 : _0939_;
  assign _0940_ = _0307_ ? (* full_case = 32'd1 *) (* src = "../verilog/picorv32.v:1829.9-1829.20|../verilog/picorv32.v:1829.5-1847.8" *) mem_do_prefetch : mem_do_rinst;
  function [0:0] _2312_;
    input [0:0] a;
    input [3:0] b;
    input [3:0] s;
    (* full_case = 32'd1 *)
    (* src = "../verilog/picorv32.v:0.0-0.0|../verilog/picorv32.v:1489.3-1906.10" *)
    (* parallel_case *)
    casez (s)
      4'b???1:
        _2312_ = b[0:0];
      4'b??1?:
        _2312_ = b[1:1];
      4'b?1??:
        _2312_ = b[2:2];
      4'b1???:
        _2312_ = b[3:3];
      default:
        _2312_ = a;
    endcase
  endfunction
  assign _0941_ = _2312_(mem_do_rinst, { _0959_, _0952_, _0944_, _0940_ }, { _0303_, _0783_, _0786_, _0820_ });
  assign _0942_ = _0531_ ? (* full_case = 32'd1 *) (* src = "../verilog/picorv32.v:1793.11-1793.79|../verilog/picorv32.v:1793.7-1797.40" *) mem_do_rinst : mem_do_prefetch;
  assign _0943_ = is_sll_srl_sra ? (* full_case = 32'd1 *) (* src = "../verilog/picorv32.v:0.0-0.0|../verilog/picorv32.v:1765.5-1800.12" *) mem_do_rinst : _0942_;
  assign _0944_ = is_sb_sh_sw ? (* full_case = 32'd1 *) (* src = "../verilog/picorv32.v:0.0-0.0|../verilog/picorv32.v:1765.5-1800.12" *) 1'h1 : _0943_;
  assign _0945_ = _0837_ ? (* full_case = 32'd1 *) (* src = "../verilog/picorv32.v:0.0-0.0|../verilog/picorv32.v:1585.5-1755.12" *) mem_do_prefetch : _0944_;
  assign _0946_ = is_slli_srli_srai ? (* full_case = 32'd1 *) (* src = "../verilog/picorv32.v:0.0-0.0|../verilog/picorv32.v:1585.5-1755.12" *) mem_do_rinst : _0945_;
  assign _0947_ = _0439_ ? (* full_case = 32'd1 *) (* src = "../verilog/picorv32.v:0.0-0.0|../verilog/picorv32.v:1585.5-1755.12" *) 1'h1 : _0946_;
  assign _0948_ = _0438_ ? (* full_case = 32'd1 *) (* src = "../verilog/picorv32.v:0.0-0.0|../verilog/picorv32.v:1585.5-1755.12" *) mem_do_rinst : _0947_;
  assign _0949_ = _0437_ ? (* full_case = 32'd1 *) (* src = "../verilog/picorv32.v:0.0-0.0|../verilog/picorv32.v:1585.5-1755.12" *) mem_do_rinst : _0948_;
  assign _0950_ = is_lui_auipc_jal ? (* full_case = 32'd1 *) (* src = "../verilog/picorv32.v:0.0-0.0|../verilog/picorv32.v:1585.5-1755.12" *) mem_do_prefetch : _0949_;
  assign _0951_ = _0434_ ? (* full_case = 32'd1 *) (* src = "../verilog/picorv32.v:0.0-0.0|../verilog/picorv32.v:1585.5-1755.12" *) mem_do_rinst : _0950_;
  assign _0952_ = instr_trap ? (* full_case = 32'd1 *) (* src = "../verilog/picorv32.v:0.0-0.0|../verilog/picorv32.v:1585.5-1755.12" *) mem_do_rinst : _0951_;
  assign _0953_ = _0417_ ? (* full_case = 32'd1 *) (* src = "../verilog/picorv32.v:0.0-0.0|../verilog/picorv32.v:1500.5-1517.12" *) 1'h1 : _0423_;
  assign _0954_ = _0416_ ? (* full_case = 32'd1 *) (* src = "../verilog/picorv32.v:0.0-0.0|../verilog/picorv32.v:1500.5-1517.12" *) _0423_ : _0953_;
  assign _0955_ = latched_branch ? (* full_case = 32'd1 *) (* src = "../verilog/picorv32.v:0.0-0.0|../verilog/picorv32.v:1500.5-1517.12" *) _0423_ : _0954_;
  assign _0956_ = decoder_trigger ? (* src = "../verilog/picorv32.v:1559.9-1559.24|../verilog/picorv32.v:1559.5-1578.8" *) _0869_ : _0955_;
  assign _0957_ = _0801_ ? (* full_case = 32'd1 *) (* src = "../verilog/picorv32.v:1551.10-1551.21|../verilog/picorv32.v:1551.6-1557.23" *) 1'h1 : _0955_;
  assign _0958_ = _0430_ ? (* full_case = 32'd1 *) (* src = "../verilog/picorv32.v:1550.9-1550.71|../verilog/picorv32.v:1550.5-1578.8" *) _0957_ : _0956_;
  assign _0959_ = _0428_ ? (* full_case = 32'd1 *) (* src = "../verilog/picorv32.v:1540.9-1540.114|../verilog/picorv32.v:1540.5-1578.8" *) _0955_ : _0958_;
  assign _0960_ = resetn ? (* full_case = 32'd1 *) (* src = "../verilog/picorv32.v:1461.7-1461.14|../verilog/picorv32.v:1461.3-1906.10" *) _0941_ : mem_do_rinst;
  assign _0961_ = _0536_ ? (* src = "../verilog/picorv32.v:1935.7-1935.26|../verilog/picorv32.v:1935.3-1940.6" *) 1'h0 : _0960_;
  assign _0108_ = _0143_ ? (* src = "../verilog/picorv32.v:1942.7-1942.23|../verilog/picorv32.v:1942.3-1943.22" *) 1'h1 : _0961_;
  assign _0962_ = instr_jal ? (* full_case = 32'd1 *) (* src = "../verilog/picorv32.v:1569.10-1569.19|../verilog/picorv32.v:1569.6-1577.9" *) mem_do_prefetch : _0431_;
  assign _0963_ = decoder_trigger ? (* src = "../verilog/picorv32.v:1559.9-1559.24|../verilog/picorv32.v:1559.5-1578.8" *) _0962_ : mem_do_prefetch;
  assign _0964_ = _0430_ ? (* full_case = 32'd1 *) (* src = "../verilog/picorv32.v:1550.9-1550.71|../verilog/picorv32.v:1550.5-1578.8" *) mem_do_prefetch : _0963_;
  assign _0965_ = _0428_ ? (* full_case = 32'd1 *) (* src = "../verilog/picorv32.v:1540.9-1540.114|../verilog/picorv32.v:1540.5-1578.8" *) mem_do_prefetch : _0964_;
  assign _0966_ = _0303_ ? (* full_case = 32'd1 *) (* src = "../verilog/picorv32.v:0.0-0.0|../verilog/picorv32.v:1489.3-1906.10" *) _0965_ : mem_do_prefetch;
  assign _0967_ = resetn ? (* full_case = 32'd1 *) (* src = "../verilog/picorv32.v:1461.7-1461.14|../verilog/picorv32.v:1461.3-1906.10" *) _0966_ : mem_do_prefetch;
  assign _0106_ = _0536_ ? (* src = "../verilog/picorv32.v:1935.7-1935.26|../verilog/picorv32.v:1935.3-1940.6" *) 1'h0 : _0967_;
  assign _0968_ = instr_lw ? (* src = "../verilog/picorv32.v:0.0-0.0|../verilog/picorv32.v:1879.7-1883.14" *) 2'h0 : mem_wordsize;
  assign _0969_ = _0534_ ? (* src = "../verilog/picorv32.v:0.0-0.0|../verilog/picorv32.v:1879.7-1883.14" *) 2'h1 : _0968_;
  assign _0970_ = _0533_ ? (* src = "../verilog/picorv32.v:0.0-0.0|../verilog/picorv32.v:1879.7-1883.14" *) 2'h2 : _0969_;
  assign _0971_ = mem_do_rdata ? (* full_case = 32'd1 *) (* src = "../verilog/picorv32.v:1878.10-1878.23|../verilog/picorv32.v:1878.6-1893.9" *) mem_wordsize : _0970_;
  assign _0972_ = _0532_ ? (* full_case = 32'd1 *) (* src = "../verilog/picorv32.v:1877.9-1877.37|../verilog/picorv32.v:1877.5-1904.8" *) _0971_ : mem_wordsize;
  function [1:0] _2346_;
    input [1:0] a;
    input [5:0] b;
    input [2:0] s;
    (* full_case = 32'd1 *)
    (* src = "../verilog/picorv32.v:0.0-0.0|../verilog/picorv32.v:1489.3-1906.10" *)
    (* parallel_case *)
    casez (s)
      3'b??1:
        _2346_ = b[1:0];
      3'b?1?:
        _2346_ = b[3:2];
      3'b1??:
        _2346_ = b[5:4];
      default:
        _2346_ = a;
    endcase
  endfunction
  assign _0973_ = _2346_(mem_wordsize, { 2'h0, _0978_, _0972_ }, { _0303_, _0784_, _0787_ });
  assign _0974_ = instr_sw ? (* src = "../verilog/picorv32.v:0.0-0.0|../verilog/picorv32.v:1855.7-1859.14" *) 2'h0 : mem_wordsize;
  assign _0975_ = instr_sh ? (* src = "../verilog/picorv32.v:0.0-0.0|../verilog/picorv32.v:1855.7-1859.14" *) 2'h1 : _0974_;
  assign _0976_ = instr_sb ? (* src = "../verilog/picorv32.v:0.0-0.0|../verilog/picorv32.v:1855.7-1859.14" *) 2'h2 : _0975_;
  assign _0977_ = mem_do_wdata ? (* full_case = 32'd1 *) (* src = "../verilog/picorv32.v:1854.10-1854.23|../verilog/picorv32.v:1854.6-1866.9" *) mem_wordsize : _0976_;
  assign _0978_ = _0532_ ? (* full_case = 32'd1 *) (* src = "../verilog/picorv32.v:1853.9-1853.37|../verilog/picorv32.v:1853.5-1872.8" *) _0977_ : mem_wordsize;
  assign _0117_ = resetn ? (* full_case = 32'd1 *) (* src = "../verilog/picorv32.v:1461.7-1461.14|../verilog/picorv32.v:1461.3-1906.10" *) _0973_ : mem_wordsize;
  assign _0979_ = _0421_ ? (* full_case = 32'd1 *) (* src = "../verilog/picorv32.v:1440.7-1440.46|../verilog/picorv32.v:1440.3-1444.6" *) _1395_ : timer;
  assign _0145_ = resetn ? (* full_case = 32'd1 *) (* src = "../verilog/picorv32.v:1461.7-1461.14|../verilog/picorv32.v:1461.3-1906.10" *) _0979_ : 32'd0;
  assign _0980_ = _0438_ ? (* full_case = 32'd1 *) (* src = "../verilog/picorv32.v:0.0-0.0|../verilog/picorv32.v:1585.5-1755.12" *) cpuregs_rs1 : irq_mask;
  assign _0981_ = _0437_ ? (* full_case = 32'd1 *) (* src = "../verilog/picorv32.v:0.0-0.0|../verilog/picorv32.v:1585.5-1755.12" *) irq_mask : _0980_;
  assign _0982_ = is_lui_auipc_jal ? (* full_case = 32'd1 *) (* src = "../verilog/picorv32.v:0.0-0.0|../verilog/picorv32.v:1585.5-1755.12" *) irq_mask : _0981_;
  assign _0983_ = _0434_ ? (* full_case = 32'd1 *) (* src = "../verilog/picorv32.v:0.0-0.0|../verilog/picorv32.v:1585.5-1755.12" *) irq_mask : _0982_;
  assign _0984_ = instr_trap ? (* full_case = 32'd1 *) (* src = "../verilog/picorv32.v:0.0-0.0|../verilog/picorv32.v:1585.5-1755.12" *) irq_mask : _0983_;
  assign _0985_ = _0783_ ? (* full_case = 32'd1 *) (* src = "../verilog/picorv32.v:0.0-0.0|../verilog/picorv32.v:1489.3-1906.10" *) _0984_ : irq_mask;
  assign _0077_ = resetn ? (* full_case = 32'd1 *) (* src = "../verilog/picorv32.v:1461.7-1461.14|../verilog/picorv32.v:1461.3-1906.10" *) _0985_ : 32'd4294967295;
  assign _0986_ = _0437_ ? (* full_case = 32'd1 *) (* src = "../verilog/picorv32.v:0.0-0.0|../verilog/picorv32.v:1585.5-1755.12" *) 1'h0 : irq_active;
  assign _0987_ = is_lui_auipc_jal ? (* full_case = 32'd1 *) (* src = "../verilog/picorv32.v:0.0-0.0|../verilog/picorv32.v:1585.5-1755.12" *) irq_active : _0986_;
  assign _0988_ = _0434_ ? (* full_case = 32'd1 *) (* src = "../verilog/picorv32.v:0.0-0.0|../verilog/picorv32.v:1585.5-1755.12" *) irq_active : _0987_;
  assign _0989_ = instr_trap ? (* full_case = 32'd1 *) (* src = "../verilog/picorv32.v:0.0-0.0|../verilog/picorv32.v:1585.5-1755.12" *) irq_active : _0988_;
  function [0:0] _2366_;
    input [0:0] a;
    input [1:0] b;
    input [1:0] s;
    (* full_case = 32'd1 *)
    (* src = "../verilog/picorv32.v:0.0-0.0|../verilog/picorv32.v:1489.3-1906.10" *)
    (* parallel_case *)
    casez (s)
      2'b?1:
        _2366_ = b[0:0];
      2'b1?:
        _2366_ = b[1:1];
      default:
        _2366_ = a;
    endcase
  endfunction
  assign _0990_ = _2366_(irq_active, { _0993_, _0989_ }, { _0303_, _0783_ });
  assign _0991_ = _0417_ ? (* full_case = 32'd1 *) (* src = "../verilog/picorv32.v:0.0-0.0|../verilog/picorv32.v:1500.5-1517.12" *) 1'h1 : irq_active;
  assign _0992_ = _0416_ ? (* full_case = 32'd1 *) (* src = "../verilog/picorv32.v:0.0-0.0|../verilog/picorv32.v:1500.5-1517.12" *) irq_active : _0991_;
  assign _0993_ = latched_branch ? (* full_case = 32'd1 *) (* src = "../verilog/picorv32.v:0.0-0.0|../verilog/picorv32.v:1500.5-1517.12" *) irq_active : _0992_;
  assign _0075_ = resetn ? (* full_case = 32'd1 *) (* src = "../verilog/picorv32.v:1461.7-1461.14|../verilog/picorv32.v:1461.3-1906.10" *) _0990_ : 1'h0;
  assign _0994_ = decoder_trigger ? (* src = "../verilog/picorv32.v:1559.9-1559.24|../verilog/picorv32.v:1559.5-1578.8" *) irq_active : irq_delay;
  assign _0995_ = _0430_ ? (* full_case = 32'd1 *) (* src = "../verilog/picorv32.v:1550.9-1550.71|../verilog/picorv32.v:1550.5-1578.8" *) irq_delay : _0994_;
  assign _0996_ = _0428_ ? (* full_case = 32'd1 *) (* src = "../verilog/picorv32.v:1540.9-1540.114|../verilog/picorv32.v:1540.5-1578.8" *) irq_delay : _0995_;
  assign _0997_ = _0303_ ? (* full_case = 32'd1 *) (* src = "../verilog/picorv32.v:0.0-0.0|../verilog/picorv32.v:1489.3-1906.10" *) _0996_ : irq_delay;
  assign _0076_ = resetn ? (* full_case = 32'd1 *) (* src = "../verilog/picorv32.v:1461.7-1461.14|../verilog/picorv32.v:1461.3-1906.10" *) _0997_ : 1'h0;
  function [31:0] _2376_;
    input [31:0] a;
    input [63:0] b;
    input [1:0] s;
    (* full_case = 32'd1 *)
    (* src = "../verilog/picorv32.v:0.0-0.0|../verilog/picorv32.v:1489.3-1906.10" *)
    (* parallel_case *)
    casez (s)
      2'b?1:
        _2376_ = b[31:0];
      2'b1?:
        _2376_ = b[63:32];
      default:
        _2376_ = a;
    endcase
  endfunction
  assign _0998_ = _2376_(reg_op2, { _1006_, cpuregs_rs2 }, { _0783_, _0786_ });
  assign _0999_ = _0837_ ? (* full_case = 32'd1 *) (* src = "../verilog/picorv32.v:0.0-0.0|../verilog/picorv32.v:1585.5-1755.12" *) _1405_ : cpuregs_rs2;
  assign _1000_ = is_slli_srli_srai ? (* full_case = 32'd1 *) (* src = "../verilog/picorv32.v:0.0-0.0|../verilog/picorv32.v:1585.5-1755.12" *) 32'd0 : _0999_;
  assign _1001_ = _0439_ ? (* full_case = 32'd1 *) (* src = "../verilog/picorv32.v:0.0-0.0|../verilog/picorv32.v:1585.5-1755.12" *) 32'd0 : _1000_;
  assign _1002_ = _0438_ ? (* full_case = 32'd1 *) (* src = "../verilog/picorv32.v:0.0-0.0|../verilog/picorv32.v:1585.5-1755.12" *) 32'd0 : _1001_;
  assign _1003_ = _0437_ ? (* full_case = 32'd1 *) (* src = "../verilog/picorv32.v:0.0-0.0|../verilog/picorv32.v:1585.5-1755.12" *) 32'd0 : _1002_;
  assign _1004_ = is_lui_auipc_jal ? (* full_case = 32'd1 *) (* src = "../verilog/picorv32.v:0.0-0.0|../verilog/picorv32.v:1585.5-1755.12" *) decoded_imm : _1003_;
  assign _1005_ = _0434_ ? (* full_case = 32'd1 *) (* src = "../verilog/picorv32.v:0.0-0.0|../verilog/picorv32.v:1585.5-1755.12" *) 32'd0 : _1004_;
  assign _1006_ = instr_trap ? (* full_case = 32'd1 *) (* src = "../verilog/picorv32.v:0.0-0.0|../verilog/picorv32.v:1585.5-1755.12" *) 32'd0 : _1005_;
  assign _0125_ = resetn ? (* full_case = 32'd1 *) (* src = "../verilog/picorv32.v:1461.7-1461.14|../verilog/picorv32.v:1461.3-1906.10" *) _0998_ : reg_op2;
  assign _1007_ = mem_do_rdata ? (* full_case = 32'd1 *) (* src = "../verilog/picorv32.v:1878.10-1878.23|../verilog/picorv32.v:1878.6-1893.9" *) reg_op1 : _0189_;
  assign _1008_ = _0532_ ? (* full_case = 32'd1 *) (* src = "../verilog/picorv32.v:1877.9-1877.37|../verilog/picorv32.v:1877.5-1904.8" *) _1007_ : reg_op1;
  function [31:0] _2388_;
    input [31:0] a;
    input [127:0] b;
    input [3:0] s;
    (* full_case = 32'd1 *)
    (* src = "../verilog/picorv32.v:0.0-0.0|../verilog/picorv32.v:1489.3-1906.10" *)
    (* parallel_case *)
    casez (s)
      4'b???1:
        _2388_ = b[31:0];
      4'b??1?:
        _2388_ = b[63:32];
      4'b?1??:
        _2388_ = b[95:64];
      4'b1???:
        _2388_ = b[127:96];
      default:
        _2388_ = a;
    endcase
  endfunction
  assign _1009_ = _2388_(reg_op1, { _1024_, _1019_, _1011_, _1008_ }, { _0783_, _0820_, _0784_, _0787_ });
  assign _1010_ = mem_do_wdata ? (* full_case = 32'd1 *) (* src = "../verilog/picorv32.v:1854.10-1854.23|../verilog/picorv32.v:1854.6-1866.9" *) reg_op1 : _0189_;
  assign _1011_ = _0532_ ? (* full_case = 32'd1 *) (* src = "../verilog/picorv32.v:1853.9-1853.37|../verilog/picorv32.v:1853.5-1872.8" *) _1010_ : reg_op1;
  assign _1012_[30:0] = _0519_ ? (* src = "../verilog/picorv32.v:0.0-0.0|../verilog/picorv32.v:1841.6-1845.13" *) reg_op1[31:1] : reg_op1[30:0];
  assign _1013_ = _0524_ ? (* src = "../verilog/picorv32.v:0.0-0.0|../verilog/picorv32.v:1841.6-1845.13" *) { 1'h0, reg_op1[31:1] } : { reg_op1[31], _1012_[30:0] };
  assign _1014_ = _0523_ ? (* src = "../verilog/picorv32.v:0.0-0.0|../verilog/picorv32.v:1841.6-1845.13" *) { reg_op1[30:0], 1'h0 } : _1013_;
  assign _1015_[30:0] = _0519_ ? (* src = "../verilog/picorv32.v:0.0-0.0|../verilog/picorv32.v:1834.6-1838.13" *) { reg_op1[31], reg_op1[31], reg_op1[31], reg_op1[31:4] } : reg_op1[30:0];
  assign _1016_ = _0524_ ? (* src = "../verilog/picorv32.v:0.0-0.0|../verilog/picorv32.v:1834.6-1838.13" *) { 4'h0, reg_op1[31:4] } : { reg_op1[31], _1015_[30:0] };
  assign _1017_ = _0523_ ? (* src = "../verilog/picorv32.v:0.0-0.0|../verilog/picorv32.v:1834.6-1838.13" *) { reg_op1[27:0], 4'h0 } : _1016_;
  assign _1018_ = _0442_ ? (* full_case = 32'd1 *) (* src = "../verilog/picorv32.v:1833.18-1833.48|../verilog/picorv32.v:1833.14-1847.8" *) _1017_ : _1014_;
  assign _1019_ = _0307_ ? (* full_case = 32'd1 *) (* src = "../verilog/picorv32.v:1829.9-1829.20|../verilog/picorv32.v:1829.5-1847.8" *) reg_op1 : _1018_;
  assign _1020_ = _0438_ ? (* full_case = 32'd1 *) (* src = "../verilog/picorv32.v:0.0-0.0|../verilog/picorv32.v:1585.5-1755.12" *) 32'd0 : cpuregs_rs1;
  assign _1021_ = _0437_ ? (* full_case = 32'd1 *) (* src = "../verilog/picorv32.v:0.0-0.0|../verilog/picorv32.v:1585.5-1755.12" *) 32'd0 : _1020_;
  assign _1022_ = is_lui_auipc_jal ? (* full_case = 32'd1 *) (* src = "../verilog/picorv32.v:0.0-0.0|../verilog/picorv32.v:1585.5-1755.12" *) _1404_ : _1021_;
  assign _1023_ = _0434_ ? (* full_case = 32'd1 *) (* src = "../verilog/picorv32.v:0.0-0.0|../verilog/picorv32.v:1585.5-1755.12" *) 32'd0 : _1022_;
  assign _1024_ = instr_trap ? (* full_case = 32'd1 *) (* src = "../verilog/picorv32.v:0.0-0.0|../verilog/picorv32.v:1585.5-1755.12" *) 32'd0 : _1023_;
  assign _0124_ = resetn ? (* full_case = 32'd1 *) (* src = "../verilog/picorv32.v:1461.7-1461.14|../verilog/picorv32.v:1461.3-1906.10" *) _1009_ : reg_op1;
  assign _1025_ = instr_jal ? (* full_case = 32'd1 *) (* src = "../verilog/picorv32.v:1569.10-1569.19|../verilog/picorv32.v:1569.6-1577.9" *) _0187_ : _0185_;
  assign _1026_ = decoder_trigger ? (* src = "../verilog/picorv32.v:1559.9-1559.24|../verilog/picorv32.v:1559.5-1578.8" *) _1025_ : _0167_;
  assign _1027_ = _0801_ ? (* full_case = 32'd1 *) (* src = "../verilog/picorv32.v:1551.10-1551.21|../verilog/picorv32.v:1551.6-1557.23" *) _0185_ : _0167_;
  assign _1028_ = _0430_ ? (* full_case = 32'd1 *) (* src = "../verilog/picorv32.v:1550.9-1550.71|../verilog/picorv32.v:1550.5-1578.8" *) _1027_ : _1026_;
  assign _1029_ = _0428_ ? (* full_case = 32'd1 *) (* src = "../verilog/picorv32.v:1540.9-1540.114|../verilog/picorv32.v:1540.5-1578.8" *) _0167_ : _1028_;
  assign _1030_ = _0303_ ? (* full_case = 32'd1 *) (* src = "../verilog/picorv32.v:0.0-0.0|../verilog/picorv32.v:1489.3-1906.10" *) _1029_ : reg_next_pc;
  assign _0123_ = resetn ? (* full_case = 32'd1 *) (* src = "../verilog/picorv32.v:1461.7-1461.14|../verilog/picorv32.v:1461.3-1906.10" *) _1030_ : 32'd0;
  assign _1031_ = _0303_ ? (* full_case = 32'd1 *) (* src = "../verilog/picorv32.v:0.0-0.0|../verilog/picorv32.v:1489.3-1906.10" *) _0167_ : reg_pc;
  assign _0127_ = resetn ? (* full_case = 32'd1 *) (* src = "../verilog/picorv32.v:1461.7-1461.14|../verilog/picorv32.v:1461.3-1906.10" *) _1031_ : 32'd0;
  assign _1032_ = decoder_trigger ? (* src = "../verilog/picorv32.v:1559.9-1559.24|../verilog/picorv32.v:1559.5-1578.8" *) _0186_ : count_instr;
  assign _1033_ = _0430_ ? (* full_case = 32'd1 *) (* src = "../verilog/picorv32.v:1550.9-1550.71|../verilog/picorv32.v:1550.5-1578.8" *) count_instr : _1032_;
  assign _1034_ = _0428_ ? (* full_case = 32'd1 *) (* src = "../verilog/picorv32.v:1540.9-1540.114|../verilog/picorv32.v:1540.5-1578.8" *) count_instr : _1033_;
  assign _1035_ = _0303_ ? (* full_case = 32'd1 *) (* src = "../verilog/picorv32.v:0.0-0.0|../verilog/picorv32.v:1489.3-1906.10" *) _1034_ : count_instr;
  assign _0008_ = resetn ? (* full_case = 32'd1 *) (* src = "../verilog/picorv32.v:1461.7-1461.14|../verilog/picorv32.v:1461.3-1906.10" *) _1035_ : 64'h0000000000000000;
  assign _1036_ = _0437_ ? (* full_case = 32'd1 *) (* src = "../verilog/picorv32.v:0.0-0.0|../verilog/picorv32.v:1585.5-1755.12" *) 32'd0 : eoi;
  assign _1037_ = is_lui_auipc_jal ? (* full_case = 32'd1 *) (* src = "../verilog/picorv32.v:0.0-0.0|../verilog/picorv32.v:1585.5-1755.12" *) eoi : _1036_;
  assign _1038_ = _0434_ ? (* full_case = 32'd1 *) (* src = "../verilog/picorv32.v:0.0-0.0|../verilog/picorv32.v:1585.5-1755.12" *) eoi : _1037_;
  assign _1039_ = instr_trap ? (* full_case = 32'd1 *) (* src = "../verilog/picorv32.v:0.0-0.0|../verilog/picorv32.v:1585.5-1755.12" *) eoi : _1038_;
  function [31:0] _2423_;
    input [31:0] a;
    input [63:0] b;
    input [1:0] s;
    (* full_case = 32'd1 *)
    (* src = "../verilog/picorv32.v:0.0-0.0|../verilog/picorv32.v:1489.3-1906.10" *)
    (* parallel_case *)
    casez (s)
      2'b?1:
        _2423_ = b[31:0];
      2'b1?:
        _2423_ = b[63:32];
      default:
        _2423_ = a;
    endcase
  endfunction
  assign _1040_ = _2423_(eoi, { _1044_, _1039_ }, { _0303_, _0783_ });
  assign _1041_ = _0418_ ? (* full_case = 32'd1 *) (* src = "../verilog/picorv32.v:0.0-0.0|../verilog/picorv32.v:1500.5-1517.12" *) _0194_ : eoi;
  assign _1042_ = _0417_ ? (* full_case = 32'd1 *) (* src = "../verilog/picorv32.v:0.0-0.0|../verilog/picorv32.v:1500.5-1517.12" *) eoi : _1041_;
  assign _1043_ = _0416_ ? (* full_case = 32'd1 *) (* src = "../verilog/picorv32.v:0.0-0.0|../verilog/picorv32.v:1500.5-1517.12" *) eoi : _1042_;
  assign _1044_ = latched_branch ? (* full_case = 32'd1 *) (* src = "../verilog/picorv32.v:0.0-0.0|../verilog/picorv32.v:1500.5-1517.12" *) eoi : _1043_;
  assign _0027_ = resetn ? (* full_case = 32'd1 *) (* src = "../verilog/picorv32.v:1461.7-1461.14|../verilog/picorv32.v:1461.3-1906.10" *) _1040_ : 32'd0;
  assign _0121_ = resetn ? (* full_case = 32'd1 *) (* src = "../verilog/picorv32.v:1461.7-1461.14|../verilog/picorv32.v:1461.3-1906.10" *) pcpi_valid : 1'h0;
  assign _0002_[31] = _0420_ ? (* full_case = 32'd1 *) (* src = "../verilog/picorv32.v:1380.7-1380.44|../verilog/picorv32.v:1380.3-1381.42" *) 1'h1 : 1'h0;
  assign _0001_ = _0420_ ? (* full_case = 32'd1 *) (* src = "../verilog/picorv32.v:1380.7-1380.44|../verilog/picorv32.v:1380.3-1381.42" *) cpuregs_wrdata : 32'hxxxxxxxx;
  assign _0000_ = _0420_ ? (* full_case = 32'd1 *) (* src = "../verilog/picorv32.v:1380.7-1380.44|../verilog/picorv32.v:1380.3-1381.42" *) latched_rd : 5'hxx;
  assign _1045_ = _0418_ ? (* full_case = 32'd1 *) (* src = "../verilog/picorv32.v:0.0-0.0|../verilog/picorv32.v:1354.4-1375.11" *) 1'h1 : 1'h0;
  assign _1046_ = _0417_ ? (* full_case = 32'd1 *) (* src = "../verilog/picorv32.v:0.0-0.0|../verilog/picorv32.v:1354.4-1375.11" *) 1'h1 : _1045_;
  assign _1047_ = _0416_ ? (* full_case = 32'd1 *) (* src = "../verilog/picorv32.v:0.0-0.0|../verilog/picorv32.v:1354.4-1375.11" *) 1'h1 : _1046_;
  assign _0158_ = latched_branch ? (* full_case = 32'd1 *) (* src = "../verilog/picorv32.v:0.0-0.0|../verilog/picorv32.v:1354.4-1375.11" *) 1'h1 : _1047_;
  assign _1048_ = _0418_ ? (* full_case = 32'd1 *) (* src = "../verilog/picorv32.v:0.0-0.0|../verilog/picorv32.v:1354.4-1375.11" *) _0194_ : 32'd0;
  assign _1049_ = _0417_ ? (* full_case = 32'd1 *) (* src = "../verilog/picorv32.v:0.0-0.0|../verilog/picorv32.v:1354.4-1375.11" *) _0779_ : _1048_;
  assign _1050_ = _0416_ ? (* full_case = 32'd1 *) (* src = "../verilog/picorv32.v:0.0-0.0|../verilog/picorv32.v:1354.4-1375.11" *) { _0195_[31:1], _1399_[0] } : _1049_;
  assign _0157_ = latched_branch ? (* full_case = 32'd1 *) (* src = "../verilog/picorv32.v:0.0-0.0|../verilog/picorv32.v:1354.4-1375.11" *) _0183_ : _1050_;
  assign cpuregs_wrdata = _0303_ ? (* full_case = 32'd1 *) (* src = "../verilog/picorv32.v:1353.7-1353.35|../verilog/picorv32.v:1353.3-1376.6" *) _0157_ : 32'd0;
  assign cpuregs_write = _0303_ ? (* full_case = 32'd1 *) (* src = "../verilog/picorv32.v:1353.7-1353.35|../verilog/picorv32.v:1353.3-1376.6" *) _0158_ : 1'h0;
  assign clear_prefetched_high_word = _0528_ ? (* full_case = 32'd1 *) (* src = "../verilog/picorv32.v:1339.7-1339.45|../verilog/picorv32.v:1339.3-1340.48" *) 1'h0 : _0155_;
  assign _0155_ = prefetched_high_word ? (* full_case = 32'd1 *) (* src = "../verilog/picorv32.v:1337.7-1337.28|../verilog/picorv32.v:1337.3-1338.35" *) clear_prefetched_high_word_q : 1'h0;
  assign _1051_ = _0415_ ? (* full_case = 32'd1 *) (* src = "../verilog/picorv32.v:0.0-0.0|../verilog/picorv32.v:1307.3-1324.10" *) alu_shr : 32'd0;
  assign _1052_ = _0414_ ? (* full_case = 32'd1 *) (* src = "../verilog/picorv32.v:0.0-0.0|../verilog/picorv32.v:1307.3-1324.10" *) alu_shl : _1051_;
  assign _1053_ = _0522_ ? (* full_case = 32'd1 *) (* src = "../verilog/picorv32.v:0.0-0.0|../verilog/picorv32.v:1307.3-1324.10" *) _0193_ : _1052_;
  assign _1054_ = _0521_ ? (* full_case = 32'd1 *) (* src = "../verilog/picorv32.v:0.0-0.0|../verilog/picorv32.v:1307.3-1324.10" *) _0778_ : _1053_;
  assign _1055_ = _0520_ ? (* full_case = 32'd1 *) (* src = "../verilog/picorv32.v:0.0-0.0|../verilog/picorv32.v:1307.3-1324.10" *) _1411_ : _1054_;
  assign _1056_ = is_compare ? (* full_case = 32'd1 *) (* src = "../verilog/picorv32.v:0.0-0.0|../verilog/picorv32.v:1307.3-1324.10" *) { 31'h00000000, alu_out_0 } : _1055_;
  assign alu_out = is_lui_auipc_jal_jalr_addi_add_sub ? (* full_case = 32'd1 *) (* src = "../verilog/picorv32.v:0.0-0.0|../verilog/picorv32.v:1307.3-1324.10" *) alu_add_sub : _1056_;
  assign _1057_ = is_sltiu_bltu_sltu ? (* full_case = 32'd1 *) (* src = "../verilog/picorv32.v:0.0-0.0|../verilog/picorv32.v:1289.3-1304.10" *) alu_ltu : 1'h0;
  assign _1058_ = is_slti_blt_slt ? (* full_case = 32'd1 *) (* src = "../verilog/picorv32.v:0.0-0.0|../verilog/picorv32.v:1289.3-1304.10" *) alu_lts : _1057_;
  assign _1059_ = instr_bgeu ? (* full_case = 32'd1 *) (* src = "../verilog/picorv32.v:0.0-0.0|../verilog/picorv32.v:1289.3-1304.10" *) _0494_ : _1058_;
  assign _1060_ = instr_bge ? (* full_case = 32'd1 *) (* src = "../verilog/picorv32.v:0.0-0.0|../verilog/picorv32.v:1289.3-1304.10" *) _0493_ : _1059_;
  assign _1061_ = instr_bne ? (* full_case = 32'd1 *) (* src = "../verilog/picorv32.v:0.0-0.0|../verilog/picorv32.v:1289.3-1304.10" *) _0492_ : _1060_;
  assign alu_out_0 = instr_beq ? (* full_case = 32'd1 *) (* src = "../verilog/picorv32.v:0.0-0.0|../verilog/picorv32.v:1289.3-1304.10" *) alu_eq : _1061_;
  assign _1062_ = _0486_ ? (* src = "../verilog/picorv32.v:906.8-906.120|../verilog/picorv32.v:906.4-907.39" *) 1'h1 : mem_rdata_latched[19];
  assign _1063_ = _0481_ ? (* src = "../verilog/picorv32.v:909.8-909.100|../verilog/picorv32.v:909.4-910.58" *) 1'h0 : _1062_;
  assign _1064_ = _0335_ ? (* src = "../verilog/picorv32.v:1023.13-1023.102|../verilog/picorv32.v:1023.9-1027.12" *) mem_rdata_latched[11] : 1'h0;
  assign _1065_ = _0336_ ? (* src = "../verilog/picorv32.v:1028.13-1028.70|../verilog/picorv32.v:1028.9-1033.12" *) 1'h0 : _1064_;
  assign _1066_ = _0338_ ? (* src = "../verilog/picorv32.v:1034.13-1034.102|../verilog/picorv32.v:1034.9-1038.12" *) mem_rdata_latched[11] : _1065_;
  assign _1067_ = _0339_ ? (* src = "../verilog/picorv32.v:1039.13-1039.70|../verilog/picorv32.v:1039.9-1044.12" *) mem_rdata_latched[11] : _1066_;
  function [0:0] _2464_;
    input [0:0] a;
    input [1:0] b;
    input [1:0] s;
    (* src = "../verilog/picorv32.v:0.0-0.0|../verilog/picorv32.v:1006.7-1051.14" *)
    (* parallel_case *)
    casez (s)
      2'b?1:
        _2464_ = b[0:0];
      2'b1?:
        _2464_ = b[1:1];
      default:
        _2464_ = a;
    endcase
  endfunction
  assign _1068_ = _2464_(1'h0, { _1070_, _1067_ }, { _1071_, _1069_ });
  assign _1069_ = mem_rdata_latched[15:13] == (* src = "../verilog/picorv32.v:0.0-0.0|../verilog/picorv32.v:1006.7-1051.14" *) 3'h4;
  assign _1070_ = mem_rdata_latched[12] ? (* src = "../verilog/picorv32.v:1008.13-1008.35|../verilog/picorv32.v:1008.9-1013.12" *) 1'h0 : mem_rdata_latched[11];
  assign _1071_ = ! (* src = "../verilog/picorv32.v:0.0-0.0|../verilog/picorv32.v:1006.7-1051.14" *) mem_rdata_latched[15:13];
  function [0:0] _2468_;
    input [0:0] a;
    input [2:0] b;
    input [2:0] s;
    (* src = "../verilog/picorv32.v:0.0-0.0|../verilog/picorv32.v:922.5-1053.12" *)
    (* parallel_case *)
    casez (s)
      3'b??1:
        _2468_ = b[0:0];
      3'b?1?:
        _2468_ = b[1:1];
      3'b1??:
        _2468_ = b[2:2];
      default:
        _2468_ = a;
    endcase
  endfunction
  assign _1072_ = _2468_(1'h0, { _1084_, _1074_, _1068_ }, { _1086_, _1083_, _1073_ });
  assign _1073_ = mem_rdata_latched[1:0] == (* src = "../verilog/picorv32.v:0.0-0.0|../verilog/picorv32.v:922.5-1053.12" *) 2'h2;
  function [0:0] _2470_;
    input [0:0] a;
    input [3:0] b;
    input [3:0] s;
    (* full_case = 32'd1 *)
    (* src = "../verilog/picorv32.v:0.0-0.0|../verilog/picorv32.v:943.7-1003.14" *)
    (* parallel_case *)
    casez (s)
      4'b???1:
        _2470_ = b[0:0];
      4'b??1?:
        _2470_ = b[1:1];
      4'b?1??:
        _2470_ = b[2:2];
      4'b1???:
        _2470_ = b[3:3];
      default:
        _2470_ = a;
    endcase
  endfunction
  assign _1074_ = _2470_(1'h0, { mem_rdata_latched[11], _1081_, _1079_, _0181_[4] }, { _1071_, _1082_, _1069_, _0199_ });
  assign _1075_ = mem_rdata_latched[15:13] == (* full_case = 32'd1 *) (* src = "../verilog/picorv32.v:0.0-0.0|../verilog/picorv32.v:943.7-1003.14" *) 3'h7;
  assign _1076_ = mem_rdata_latched[15:13] == (* full_case = 32'd1 *) (* src = "../verilog/picorv32.v:0.0-0.0|../verilog/picorv32.v:943.7-1003.14" *) 3'h6;
  assign _1077_ = _0488_ ? (* src = "../verilog/picorv32.v:972.13-972.61|../verilog/picorv32.v:972.9-977.12" *) _0181_[4] : 1'h0;
  assign _1078_ = _0313_ ? (* src = "../verilog/picorv32.v:978.13-978.46|../verilog/picorv32.v:978.9-982.12" *) _0181_[4] : _1077_;
  assign _1079_ = _0314_ ? (* src = "../verilog/picorv32.v:983.13-983.47|../verilog/picorv32.v:983.9-988.12" *) _0181_[4] : _1078_;
  assign _1080_ = _0310_ ? (* full_case = 32'd1 *) (* src = "../verilog/picorv32.v:960.14-960.42|../verilog/picorv32.v:960.10-968.13" *) mem_rdata_latched[11] : 1'h0;
  assign _1081_ = _0550_ ? (* src = "../verilog/picorv32.v:959.13-959.60|../verilog/picorv32.v:959.9-969.12" *) _1080_ : 1'h0;
  assign _1082_ = mem_rdata_latched[15:13] == (* full_case = 32'd1 *) (* src = "../verilog/picorv32.v:0.0-0.0|../verilog/picorv32.v:943.7-1003.14" *) 2'h3;
  assign _1083_ = mem_rdata_latched[1:0] == (* src = "../verilog/picorv32.v:0.0-0.0|../verilog/picorv32.v:922.5-1053.12" *) 1'h1;
  assign _1084_ = _0200_ ? (* src = "../verilog/picorv32.v:0.0-0.0|../verilog/picorv32.v:924.7-940.14" *) _0181_[4] : 1'h0;
  assign _1085_ = mem_rdata_latched[15:13] == (* src = "../verilog/picorv32.v:0.0-0.0|../verilog/picorv32.v:924.7-940.14" *) 2'h2;
  assign _1086_ = ! (* src = "../verilog/picorv32.v:0.0-0.0|../verilog/picorv32.v:922.5-1053.12" *) mem_rdata_latched[1:0];
  assign _1087_ = _0487_ ? (* src = "../verilog/picorv32.v:913.8-913.57|../verilog/picorv32.v:913.4-1054.7" *) _1072_ : _1063_;
  assign _0022_[4] = _0422_ ? (* src = "../verilog/picorv32.v:886.7-886.31|../verilog/picorv32.v:886.3-1055.6" *) _1087_ : decoded_rs1[4];
  assign _1088_ = _0487_ ? (* src = "../verilog/picorv32.v:913.8-913.57|../verilog/picorv32.v:913.4-1054.7" *) mem_rdata_latched[8] : mem_rdata_latched[30];
  assign _0020_[10] = _0422_ ? (* src = "../verilog/picorv32.v:886.7-886.31|../verilog/picorv32.v:886.3-1055.6" *) _1088_ : decoded_imm_j[10];
  assign _1089_ = _0487_ ? (* src = "../verilog/picorv32.v:913.8-913.57|../verilog/picorv32.v:913.4-1054.7" *) mem_rdata_latched[6] : mem_rdata_latched[27];
  assign _0020_[7] = _0422_ ? (* src = "../verilog/picorv32.v:886.7-886.31|../verilog/picorv32.v:886.3-1055.6" *) _1089_ : decoded_imm_j[7];
  assign _1090_ = _0487_ ? (* src = "../verilog/picorv32.v:913.8-913.57|../verilog/picorv32.v:913.4-1054.7" *) mem_rdata_latched[7] : mem_rdata_latched[26];
  assign _0020_[6] = _0422_ ? (* src = "../verilog/picorv32.v:886.7-886.31|../verilog/picorv32.v:886.3-1055.6" *) _1090_ : decoded_imm_j[6];
  assign _1091_ = _0487_ ? (* src = "../verilog/picorv32.v:913.8-913.57|../verilog/picorv32.v:913.4-1054.7" *) mem_rdata_latched[5:3] : mem_rdata_latched[23:21];
  assign _0020_[3:1] = _0422_ ? (* src = "../verilog/picorv32.v:886.7-886.31|../verilog/picorv32.v:886.3-1055.6" *) _1091_ : decoded_imm_j[3:1];
  assign _1092_ = _0487_ ? (* src = "../verilog/picorv32.v:913.8-913.57|../verilog/picorv32.v:913.4-1054.7" *) mem_rdata_latched[2] : mem_rdata_latched[25];
  assign _0020_[5] = _0422_ ? (* src = "../verilog/picorv32.v:886.7-886.31|../verilog/picorv32.v:886.3-1055.6" *) _1092_ : decoded_imm_j[5];
  assign _1093_ = _0487_ ? (* src = "../verilog/picorv32.v:913.8-913.57|../verilog/picorv32.v:913.4-1054.7" *) mem_rdata_latched[10:9] : mem_rdata_latched[29:28];
  assign _0020_[9:8] = _0422_ ? (* src = "../verilog/picorv32.v:886.7-886.31|../verilog/picorv32.v:886.3-1055.6" *) _1093_ : decoded_imm_j[9:8];
  assign _1094_ = _0487_ ? (* src = "../verilog/picorv32.v:913.8-913.57|../verilog/picorv32.v:913.4-1054.7" *) { mem_rdata_latched[12], mem_rdata_latched[12], mem_rdata_latched[12], mem_rdata_latched[12], mem_rdata_latched[12], mem_rdata_latched[12], mem_rdata_latched[12], mem_rdata_latched[12], mem_rdata_latched[12], mem_rdata_latched[12], mem_rdata_latched[12], mem_rdata_latched[12] } : { mem_rdata_latched[31], mem_rdata_latched[31], mem_rdata_latched[31], mem_rdata_latched[31], mem_rdata_latched[31], mem_rdata_latched[31], mem_rdata_latched[31], mem_rdata_latched[31], mem_rdata_latched[31], mem_rdata_latched[31], mem_rdata_latched[31], mem_rdata_latched[31] };
  assign _0020_[31:20] = _0422_ ? (* src = "../verilog/picorv32.v:886.7-886.31|../verilog/picorv32.v:886.3-1055.6" *) _1094_ : decoded_imm_j[31:20];
  assign _1095_ = _0487_ ? (* src = "../verilog/picorv32.v:913.8-913.57|../verilog/picorv32.v:913.4-1054.7" *) mem_rdata_latched[11] : mem_rdata_latched[24];
  assign _0020_[4] = _0422_ ? (* src = "../verilog/picorv32.v:886.7-886.31|../verilog/picorv32.v:886.3-1055.6" *) _1095_ : decoded_imm_j[4];
  assign _1096_ = _0487_ ? (* src = "../verilog/picorv32.v:913.8-913.57|../verilog/picorv32.v:913.4-1054.7" *) mem_rdata_latched[12] : mem_rdata_latched[20];
  assign _0020_[11] = _0422_ ? (* src = "../verilog/picorv32.v:886.7-886.31|../verilog/picorv32.v:886.3-1055.6" *) _1096_ : decoded_imm_j[11];
  assign _0020_[0] = _0422_ ? (* src = "../verilog/picorv32.v:886.7-886.31|../verilog/picorv32.v:886.3-1055.6" *) 1'h0 : decoded_imm_j[0];
  assign _1097_ = _0481_ ? (* src = "../verilog/picorv32.v:909.8-909.100|../verilog/picorv32.v:909.4-910.58" *) 4'h0 : mem_rdata_latched[18:15];
  function [3:0] _2505_;
    input [3:0] a;
    input [15:0] b;
    input [3:0] s;
    (* src = "../verilog/picorv32.v:0.0-0.0|../verilog/picorv32.v:1006.7-1051.14" *)
    (* parallel_case *)
    casez (s)
      4'b???1:
        _2505_ = b[3:0];
      4'b??1?:
        _2505_ = b[7:4];
      4'b?1??:
        _2505_ = b[11:8];
      4'b1???:
        _2505_ = b[15:12];
      default:
        _2505_ = a;
    endcase
  endfunction
  assign _1098_ = _2505_(4'h0, { _1103_, 2'h0, _0273_[1:0], _1102_, 4'h2 }, { _1071_, _1085_, _1069_, _1076_ });
  assign _1099_ = _0335_ ? (* src = "../verilog/picorv32.v:1023.13-1023.102|../verilog/picorv32.v:1023.9-1027.12" *) mem_rdata_latched[10:7] : 4'h0;
  assign _1100_ = _0336_ ? (* src = "../verilog/picorv32.v:1028.13-1028.70|../verilog/picorv32.v:1028.9-1033.12" *) 4'h0 : _1099_;
  assign _1101_ = _0338_ ? (* src = "../verilog/picorv32.v:1034.13-1034.102|../verilog/picorv32.v:1034.9-1038.12" *) mem_rdata_latched[10:7] : _1100_;
  assign _1102_ = _0339_ ? (* src = "../verilog/picorv32.v:1039.13-1039.70|../verilog/picorv32.v:1039.9-1044.12" *) mem_rdata_latched[10:7] : _1101_;
  assign _0273_[1:0] = _0773_ ? (* src = "../verilog/picorv32.v:1016.13-1016.36|../verilog/picorv32.v:1016.9-1020.12" *) 2'h2 : 2'h0;
  assign _1103_ = mem_rdata_latched[12] ? (* src = "../verilog/picorv32.v:1008.13-1008.35|../verilog/picorv32.v:1008.9-1013.12" *) 4'h0 : mem_rdata_latched[10:7];
  function [3:0] _2512_;
    input [3:0] a;
    input [11:0] b;
    input [2:0] s;
    (* src = "../verilog/picorv32.v:0.0-0.0|../verilog/picorv32.v:922.5-1053.12" *)
    (* parallel_case *)
    casez (s)
      3'b??1:
        _2512_ = b[3:0];
      3'b?1?:
        _2512_ = b[7:4];
      3'b1??:
        _2512_ = b[11:8];
      default:
        _2512_ = a;
    endcase
  endfunction
  assign _1104_ = _2512_(4'h0, { _1111_, _1105_, _1098_ }, { _1086_, _1083_, _1073_ });
  function [3:0] _2513_;
    input [3:0] a;
    input [15:0] b;
    input [3:0] s;
    (* full_case = 32'd1 *)
    (* src = "../verilog/picorv32.v:0.0-0.0|../verilog/picorv32.v:943.7-1003.14" *)
    (* parallel_case *)
    casez (s)
      4'b???1:
        _2513_ = b[3:0];
      4'b??1?:
        _2513_ = b[7:4];
      4'b?1??:
        _2513_ = b[11:8];
      4'b1???:
        _2513_ = b[15:12];
      default:
        _2513_ = a;
    endcase
  endfunction
  assign _1105_ = _2513_(4'h0, { mem_rdata_latched[10:7], _1110_, _1108_, _0181_[3:0] }, { _1071_, _1082_, _1069_, _0199_ });
  assign _1106_ = _0488_ ? (* src = "../verilog/picorv32.v:972.13-972.61|../verilog/picorv32.v:972.9-977.12" *) _0181_[3:0] : 4'h0;
  assign _1107_ = _0313_ ? (* src = "../verilog/picorv32.v:978.13-978.46|../verilog/picorv32.v:978.9-982.12" *) _0181_[3:0] : _1106_;
  assign _1108_ = _0314_ ? (* src = "../verilog/picorv32.v:983.13-983.47|../verilog/picorv32.v:983.9-988.12" *) _0181_[3:0] : _1107_;
  assign _1109_ = _0310_ ? (* full_case = 32'd1 *) (* src = "../verilog/picorv32.v:960.14-960.42|../verilog/picorv32.v:960.10-968.13" *) mem_rdata_latched[10:7] : 4'h0;
  assign _1110_ = _0550_ ? (* src = "../verilog/picorv32.v:959.13-959.60|../verilog/picorv32.v:959.9-969.12" *) _1109_ : 4'h0;
  function [3:0] _2519_;
    input [3:0] a;
    input [7:0] b;
    input [1:0] s;
    (* src = "../verilog/picorv32.v:0.0-0.0|../verilog/picorv32.v:924.7-940.14" *)
    (* parallel_case *)
    casez (s)
      2'b?1:
        _2519_ = b[3:0];
      2'b1?:
        _2519_ = b[7:4];
      default:
        _2519_ = a;
    endcase
  endfunction
  assign _1111_ = _2519_(4'h0, { 4'h2, _0181_[3:0] }, { _1071_, _0200_ });
  assign _1112_ = _0487_ ? (* src = "../verilog/picorv32.v:913.8-913.57|../verilog/picorv32.v:913.4-1054.7" *) _1104_ : _1097_;
  assign _0022_[3:0] = _0422_ ? (* src = "../verilog/picorv32.v:886.7-886.31|../verilog/picorv32.v:886.3-1055.6" *) _1112_ : decoded_rs1[3:0];
  assign _0088_ = _0340_ ? (* src = "../verilog/picorv32.v:1057.7-1057.49|../verilog/picorv32.v:1057.3-1152.6" *) 1'h0 : _1390_;
  assign _1113_ = _0336_ ? (* src = "../verilog/picorv32.v:1028.13-1028.70|../verilog/picorv32.v:1028.9-1033.12" *) 1'h1 : _0331_;
  assign _1114_ = _0339_ ? (* src = "../verilog/picorv32.v:1039.13-1039.70|../verilog/picorv32.v:1039.9-1044.12" *) 1'h1 : _1113_;
  assign _1115_ = _1069_ ? (* src = "../verilog/picorv32.v:0.0-0.0|../verilog/picorv32.v:1006.7-1051.14" *) _1114_ : _0331_;
  function [0:0] _2526_;
    input [0:0] a;
    input [1:0] b;
    input [1:0] s;
    (* src = "../verilog/picorv32.v:0.0-0.0|../verilog/picorv32.v:922.5-1053.12" *)
    (* parallel_case *)
    casez (s)
      2'b?1:
        _2526_ = b[0:0];
      2'b1?:
        _2526_ = b[1:1];
      default:
        _2526_ = a;
    endcase
  endfunction
  assign _1116_ = _2526_(_0331_, { _1118_, _1115_ }, { _1083_, _1073_ });
  assign _1117_ = _0314_ ? (* src = "../verilog/picorv32.v:983.13-983.47|../verilog/picorv32.v:983.9-988.12" *) 1'h1 : _0331_;
  assign _1118_ = _1069_ ? (* full_case = 32'd1 *) (* src = "../verilog/picorv32.v:0.0-0.0|../verilog/picorv32.v:943.7-1003.14" *) _1117_ : _0331_;
  assign _1119_ = _0487_ ? (* src = "../verilog/picorv32.v:913.8-913.57|../verilog/picorv32.v:913.4-1054.7" *) _1116_ : _0331_;
  assign _0081_ = _0422_ ? (* src = "../verilog/picorv32.v:886.7-886.31|../verilog/picorv32.v:886.3-1055.6" *) _1119_ : is_alu_reg_reg;
  assign _1120_ = mem_rdata_latched[12] ? (* src = "../verilog/picorv32.v:1008.13-1008.35|../verilog/picorv32.v:1008.9-1013.12" *) _0330_ : 1'h1;
  assign _1121_ = _1071_ ? (* src = "../verilog/picorv32.v:0.0-0.0|../verilog/picorv32.v:1006.7-1051.14" *) _1120_ : _0330_;
  function [0:0] _2533_;
    input [0:0] a;
    input [2:0] b;
    input [2:0] s;
    (* src = "../verilog/picorv32.v:0.0-0.0|../verilog/picorv32.v:922.5-1053.12" *)
    (* parallel_case *)
    casez (s)
      3'b??1:
        _2533_ = b[0:0];
      3'b?1?:
        _2533_ = b[1:1];
      3'b1??:
        _2533_ = b[2:2];
      default:
        _2533_ = a;
    endcase
  endfunction
  assign _1122_ = _2533_(_0330_, { _1128_, _1125_, _1121_ }, { _1086_, _1083_, _1073_ });
  assign _1123_ = _0488_ ? (* src = "../verilog/picorv32.v:972.13-972.61|../verilog/picorv32.v:972.9-977.12" *) 1'h1 : _0330_;
  assign _1124_ = _0313_ ? (* src = "../verilog/picorv32.v:978.13-978.46|../verilog/picorv32.v:978.9-982.12" *) 1'h1 : _1123_;
  function [0:0] _2536_;
    input [0:0] a;
    input [2:0] b;
    input [2:0] s;
    (* full_case = 32'd1 *)
    (* src = "../verilog/picorv32.v:0.0-0.0|../verilog/picorv32.v:943.7-1003.14" *)
    (* parallel_case *)
    casez (s)
      3'b??1:
        _2536_ = b[0:0];
      3'b?1?:
        _2536_ = b[1:1];
      3'b1??:
        _2536_ = b[2:2];
      default:
        _2536_ = a;
    endcase
  endfunction
  assign _1125_ = _2536_(_0330_, { 1'h1, _1127_, _1124_ }, { _0201_, _1082_, _1069_ });
  assign _1126_ = _0310_ ? (* full_case = 32'd1 *) (* src = "../verilog/picorv32.v:960.14-960.42|../verilog/picorv32.v:960.10-968.13" *) 1'h1 : _0330_;
  assign _1127_ = _0550_ ? (* src = "../verilog/picorv32.v:959.13-959.60|../verilog/picorv32.v:959.9-969.12" *) _1126_ : _0330_;
  assign _1128_ = _1071_ ? (* src = "../verilog/picorv32.v:0.0-0.0|../verilog/picorv32.v:924.7-940.14" *) _1392_ : _0330_;
  assign _1129_ = _0487_ ? (* src = "../verilog/picorv32.v:913.8-913.57|../verilog/picorv32.v:913.4-1054.7" *) _1122_ : _0330_;
  assign _0080_ = _0422_ ? (* src = "../verilog/picorv32.v:886.7-886.31|../verilog/picorv32.v:886.3-1055.6" *) _1129_ : is_alu_reg_imm;
  assign _1130_ = _0199_ ? (* full_case = 32'd1 *) (* src = "../verilog/picorv32.v:0.0-0.0|../verilog/picorv32.v:943.7-1003.14" *) 1'h1 : _0327_;
  assign _1131_ = _1083_ ? (* src = "../verilog/picorv32.v:0.0-0.0|../verilog/picorv32.v:922.5-1053.12" *) _1130_ : _0327_;
  assign _1132_ = _0487_ ? (* src = "../verilog/picorv32.v:913.8-913.57|../verilog/picorv32.v:913.4-1054.7" *) _1131_ : _0327_;
  assign _1133_ = _0422_ ? (* src = "../verilog/picorv32.v:886.7-886.31|../verilog/picorv32.v:886.3-1055.6" *) _1132_ : is_beq_bne_blt_bge_bltu_bgeu;
  assign _0082_ = resetn ? (* src = "../verilog/picorv32.v:1154.7-1154.14|../verilog/picorv32.v:1154.3-1204.6" *) _1133_ : 1'h0;
  assign _0090_ = _0340_ ? (* src = "../verilog/picorv32.v:1057.7-1057.49|../verilog/picorv32.v:1057.3-1152.6" *) _0412_ : is_sll_srl_sra;
  assign _1134_ = _1076_ ? (* src = "../verilog/picorv32.v:0.0-0.0|../verilog/picorv32.v:1006.7-1051.14" *) 1'h1 : _0329_;
  assign _1135_ = _0207_ ? (* src = "../verilog/picorv32.v:0.0-0.0|../verilog/picorv32.v:922.5-1053.12" *) _1134_ : _0329_;
  assign _1136_ = _0487_ ? (* src = "../verilog/picorv32.v:913.8-913.57|../verilog/picorv32.v:913.4-1054.7" *) _1135_ : _0329_;
  assign _0089_ = _0422_ ? (* src = "../verilog/picorv32.v:886.7-886.31|../verilog/picorv32.v:886.3-1055.6" *) _1136_ : is_sb_sh_sw;
  assign _0084_ = _0340_ ? (* src = "../verilog/picorv32.v:1057.7-1057.49|../verilog/picorv32.v:1057.3-1152.6" *) _0518_ : is_jalr_addi_slti_sltiu_xori_ori_andi;
  assign _0091_ = _0340_ ? (* src = "../verilog/picorv32.v:1057.7-1057.49|../verilog/picorv32.v:1057.3-1152.6" *) _0407_ : is_slli_srli_srai;
  assign _1137_ = _0773_ ? (* src = "../verilog/picorv32.v:1016.13-1016.36|../verilog/picorv32.v:1016.9-1020.12" *) 1'h1 : _0328_;
  assign _1138_ = _1085_ ? (* src = "../verilog/picorv32.v:0.0-0.0|../verilog/picorv32.v:1006.7-1051.14" *) _1137_ : _0328_;
  function [0:0] _2556_;
    input [0:0] a;
    input [1:0] b;
    input [1:0] s;
    (* src = "../verilog/picorv32.v:0.0-0.0|../verilog/picorv32.v:922.5-1053.12" *)
    (* parallel_case *)
    casez (s)
      2'b?1:
        _2556_ = b[0:0];
      2'b1?:
        _2556_ = b[1:1];
      default:
        _2556_ = a;
    endcase
  endfunction
  assign _1139_ = _2556_(_0328_, { _1140_, _1138_ }, { _1086_, _1073_ });
  assign _1140_ = _1085_ ? (* src = "../verilog/picorv32.v:0.0-0.0|../verilog/picorv32.v:924.7-940.14" *) 1'h1 : _0328_;
  assign _1141_ = _0487_ ? (* src = "../verilog/picorv32.v:913.8-913.57|../verilog/picorv32.v:913.4-1054.7" *) _1139_ : _0328_;
  assign _0085_ = _0422_ ? (* src = "../verilog/picorv32.v:886.7-886.31|../verilog/picorv32.v:886.3-1055.6" *) _1141_ : is_lb_lh_lw_lbu_lhu;
  assign _1142_ = _0487_ ? (* src = "../verilog/picorv32.v:913.8-913.57|../verilog/picorv32.v:913.4-1054.7" *) 1'h1 : 1'h0;
  assign _0006_ = _0422_ ? (* src = "../verilog/picorv32.v:886.7-886.31|../verilog/picorv32.v:886.3-1055.6" *) _1142_ : compressed_instr;
  assign _1143_ = _0340_ ? (* src = "../verilog/picorv32.v:1057.7-1057.49|../verilog/picorv32.v:1057.3-1152.6" *) 1'h0 : _1391_;
  assign _0083_ = resetn ? (* src = "../verilog/picorv32.v:1154.7-1154.14|../verilog/picorv32.v:1154.3-1204.6" *) _1143_ : 1'h0;
  assign _1144_ = is_sb_sh_sw ? (* full_case = 32'd1 *) (* src = "../verilog/picorv32.v:0.0-0.0|../verilog/picorv32.v:1138.4-1151.11" *) { mem_rdata_q[31], mem_rdata_q[31], mem_rdata_q[31], mem_rdata_q[31], mem_rdata_q[31], mem_rdata_q[31], mem_rdata_q[31], mem_rdata_q[31], mem_rdata_q[31], mem_rdata_q[31], mem_rdata_q[31], mem_rdata_q[31], mem_rdata_q[31], mem_rdata_q[31], mem_rdata_q[31], mem_rdata_q[31], mem_rdata_q[31], mem_rdata_q[31], mem_rdata_q[31], mem_rdata_q[31], mem_rdata_q[31:25], mem_rdata_q[11:7] } : 32'd0;
  assign _1145_ = is_beq_bne_blt_bge_bltu_bgeu ? (* full_case = 32'd1 *) (* src = "../verilog/picorv32.v:0.0-0.0|../verilog/picorv32.v:1138.4-1151.11" *) { mem_rdata_q[31], mem_rdata_q[31], mem_rdata_q[31], mem_rdata_q[31], mem_rdata_q[31], mem_rdata_q[31], mem_rdata_q[31], mem_rdata_q[31], mem_rdata_q[31], mem_rdata_q[31], mem_rdata_q[31], mem_rdata_q[31], mem_rdata_q[31], mem_rdata_q[31], mem_rdata_q[31], mem_rdata_q[31], mem_rdata_q[31], mem_rdata_q[31], mem_rdata_q[31], mem_rdata_q[31], mem_rdata_q[7], mem_rdata_q[30:25], mem_rdata_q[11:8], 1'h0 } : _1144_;
  assign _1146_ = _1147_ ? (* full_case = 32'd1 *) (* src = "../verilog/picorv32.v:0.0-0.0|../verilog/picorv32.v:1138.4-1151.11" *) { mem_rdata_q[31], mem_rdata_q[31], mem_rdata_q[31], mem_rdata_q[31], mem_rdata_q[31], mem_rdata_q[31], mem_rdata_q[31], mem_rdata_q[31], mem_rdata_q[31], mem_rdata_q[31], mem_rdata_q[31], mem_rdata_q[31], mem_rdata_q[31], mem_rdata_q[31], mem_rdata_q[31], mem_rdata_q[31], mem_rdata_q[31], mem_rdata_q[31], mem_rdata_q[31], mem_rdata_q[31], mem_rdata_q[31:20] } : _1145_;
  assign _1148_ = _1149_ ? (* full_case = 32'd1 *) (* src = "../verilog/picorv32.v:0.0-0.0|../verilog/picorv32.v:1138.4-1151.11" *) { mem_rdata_q[31:12], 12'h000 } : _1146_;
  assign _1150_ = instr_jal ? (* full_case = 32'd1 *) (* src = "../verilog/picorv32.v:0.0-0.0|../verilog/picorv32.v:1138.4-1151.11" *) decoded_imm_j : _1148_;
  assign _0019_ = _0340_ ? (* src = "../verilog/picorv32.v:1057.7-1057.49|../verilog/picorv32.v:1057.3-1152.6" *) _1150_ : decoded_imm;
  function [4:0] _2570_;
    input [4:0] a;
    input [14:0] b;
    input [2:0] s;
    (* src = "../verilog/picorv32.v:0.0-0.0|../verilog/picorv32.v:1006.7-1051.14" *)
    (* parallel_case *)
    casez (s)
      3'b??1:
        _2570_ = b[4:0];
      3'b?1?:
        _2570_ = b[9:5];
      3'b1??:
        _2570_ = b[14:10];
      default:
        _2570_ = a;
    endcase
  endfunction
  assign _1151_ = _2570_(5'h00, { _1154_, _1153_, mem_rdata_latched[6:2] }, { _1071_, _1069_, _1076_ });
  assign _1152_ = _0336_ ? (* src = "../verilog/picorv32.v:1028.13-1028.70|../verilog/picorv32.v:1028.9-1033.12" *) mem_rdata_latched[6:2] : 5'h00;
  assign _1153_ = _0339_ ? (* src = "../verilog/picorv32.v:1039.13-1039.70|../verilog/picorv32.v:1039.9-1044.12" *) mem_rdata_latched[6:2] : _1152_;
  assign _1154_ = mem_rdata_latched[12] ? (* src = "../verilog/picorv32.v:1008.13-1008.35|../verilog/picorv32.v:1008.9-1013.12" *) 5'h00 : mem_rdata_latched[6:2];
  function [4:0] _2574_;
    input [4:0] a;
    input [14:0] b;
    input [2:0] s;
    (* src = "../verilog/picorv32.v:0.0-0.0|../verilog/picorv32.v:922.5-1053.12" *)
    (* parallel_case *)
    casez (s)
      3'b??1:
        _2574_ = b[4:0];
      3'b?1?:
        _2574_ = b[9:5];
      3'b1??:
        _2574_ = b[14:10];
      default:
        _2574_ = a;
    endcase
  endfunction
  assign _1155_ = _2574_(5'h00, { _1159_, _1158_, _1151_ }, { _1086_, _1083_, _1073_ });
  assign _1156_ = _0488_ ? (* src = "../verilog/picorv32.v:972.13-972.61|../verilog/picorv32.v:972.9-977.12" *) mem_rdata_latched[6:2] : 5'h00;
  assign _1157_ = _0314_ ? (* src = "../verilog/picorv32.v:983.13-983.47|../verilog/picorv32.v:983.9-988.12" *) _0192_ : _1156_;
  assign _1158_ = _1069_ ? (* full_case = 32'd1 *) (* src = "../verilog/picorv32.v:0.0-0.0|../verilog/picorv32.v:943.7-1003.14" *) _1157_ : 5'h00;
  assign _1159_ = _1076_ ? (* src = "../verilog/picorv32.v:0.0-0.0|../verilog/picorv32.v:924.7-940.14" *) _0192_ : 5'h00;
  assign _1160_ = _0487_ ? (* src = "../verilog/picorv32.v:913.8-913.57|../verilog/picorv32.v:913.4-1054.7" *) _1155_ : mem_rdata_latched[24:20];
  assign _0023_ = _0422_ ? (* src = "../verilog/picorv32.v:886.7-886.31|../verilog/picorv32.v:886.3-1055.6" *) _1160_ : decoded_rs2;
  assign _1161_ = _0487_ ? (* src = "../verilog/picorv32.v:913.8-913.57|../verilog/picorv32.v:913.4-1054.7" *) { mem_rdata_latched[12], mem_rdata_latched[12], mem_rdata_latched[12], mem_rdata_latched[12], mem_rdata_latched[12], mem_rdata_latched[12], mem_rdata_latched[12], mem_rdata_latched[12] } : mem_rdata_latched[19:12];
  assign _0020_[19:12] = _0422_ ? (* src = "../verilog/picorv32.v:886.7-886.31|../verilog/picorv32.v:886.3-1055.6" *) _1161_ : decoded_imm_j[19:12];
  assign _1162_ = _0336_ ? (* src = "../verilog/picorv32.v:1028.13-1028.70|../verilog/picorv32.v:1028.9-1033.12" *) mem_rdata_latched[11:7] : 5'h00;
  assign _1163_ = _0338_ ? (* src = "../verilog/picorv32.v:1034.13-1034.102|../verilog/picorv32.v:1034.9-1038.12" *) 5'h01 : _1162_;
  assign _1164_ = _0339_ ? (* src = "../verilog/picorv32.v:1039.13-1039.70|../verilog/picorv32.v:1039.9-1044.12" *) mem_rdata_latched[11:7] : _1163_;
  function [4:0] _2586_;
    input [4:0] a;
    input [14:0] b;
    input [2:0] s;
    (* src = "../verilog/picorv32.v:0.0-0.0|../verilog/picorv32.v:1006.7-1051.14" *)
    (* parallel_case *)
    casez (s)
      3'b??1:
        _2586_ = b[4:0];
      3'b?1?:
        _2586_ = b[9:5];
      3'b1??:
        _2586_ = b[14:10];
      default:
        _2586_ = a;
    endcase
  endfunction
  assign _1165_ = _2586_(5'h00, { _1167_, _1166_, _1164_ }, { _1071_, _1085_, _1069_ });
  assign _1166_ = _0773_ ? (* src = "../verilog/picorv32.v:1016.13-1016.36|../verilog/picorv32.v:1016.9-1020.12" *) mem_rdata_latched[11:7] : 5'h00;
  assign _1167_ = mem_rdata_latched[12] ? (* src = "../verilog/picorv32.v:1008.13-1008.35|../verilog/picorv32.v:1008.9-1013.12" *) 5'h00 : mem_rdata_latched[11:7];
  function [4:0] _2589_;
    input [4:0] a;
    input [14:0] b;
    input [2:0] s;
    (* src = "../verilog/picorv32.v:0.0-0.0|../verilog/picorv32.v:922.5-1053.12" *)
    (* parallel_case *)
    casez (s)
      3'b??1:
        _2589_ = b[4:0];
      3'b?1?:
        _2589_ = b[9:5];
      3'b1??:
        _2589_ = b[14:10];
      default:
        _2589_ = a;
    endcase
  endfunction
  assign _1168_ = _2589_(5'h00, { _1175_, _1172_, _1165_ }, { _1086_, _1083_, _1073_ });
  assign _1169_ = _0488_ ? (* src = "../verilog/picorv32.v:972.13-972.61|../verilog/picorv32.v:972.9-977.12" *) _0181_ : 5'h00;
  assign _1170_ = _0313_ ? (* src = "../verilog/picorv32.v:978.13-978.46|../verilog/picorv32.v:978.9-982.12" *) _0181_ : _1169_;
  assign _1171_ = _0314_ ? (* src = "../verilog/picorv32.v:983.13-983.47|../verilog/picorv32.v:983.9-988.12" *) _0181_ : _1170_;
  function [4:0] _2593_;
    input [4:0] a;
    input [19:0] b;
    input [3:0] s;
    (* full_case = 32'd1 *)
    (* src = "../verilog/picorv32.v:0.0-0.0|../verilog/picorv32.v:943.7-1003.14" *)
    (* parallel_case *)
    casez (s)
      4'b???1:
        _2593_ = b[4:0];
      4'b??1?:
        _2593_ = b[9:5];
      4'b?1??:
        _2593_ = b[14:10];
      4'b1???:
        _2593_ = b[19:15];
      default:
        _2593_ = a;
    endcase
  endfunction
  assign _1172_ = _2593_(5'h00, { 5'h01, mem_rdata_latched[11:7], _1173_, _1171_ }, { _1174_, _0201_, _1082_, _1069_ });
  assign _1173_ = _0550_ ? (* src = "../verilog/picorv32.v:959.13-959.60|../verilog/picorv32.v:959.9-969.12" *) mem_rdata_latched[11:7] : 5'h00;
  assign _1174_ = mem_rdata_latched[15:13] == (* full_case = 32'd1 *) (* src = "../verilog/picorv32.v:0.0-0.0|../verilog/picorv32.v:943.7-1003.14" *) 1'h1;
  assign _1175_ = _0201_ ? (* src = "../verilog/picorv32.v:0.0-0.0|../verilog/picorv32.v:924.7-940.14" *) _0192_ : 5'h00;
  assign _1176_ = _0487_ ? (* src = "../verilog/picorv32.v:913.8-913.57|../verilog/picorv32.v:913.4-1054.7" *) _1168_ : mem_rdata_latched[11:7];
  assign _0021_ = _0422_ ? (* src = "../verilog/picorv32.v:886.7-886.31|../verilog/picorv32.v:886.3-1055.6" *) _1176_ : decoded_rd;
  assign _1177_ = _0340_ ? (* src = "../verilog/picorv32.v:1057.7-1057.49|../verilog/picorv32.v:1057.3-1152.6" *) _0406_ : instr_timer;
  assign _0071_ = resetn ? (* src = "../verilog/picorv32.v:1154.7-1154.14|../verilog/picorv32.v:1154.3-1204.6" *) _1177_ : 1'h0;
  assign _1178_ = _0422_ ? (* src = "../verilog/picorv32.v:886.7-886.31|../verilog/picorv32.v:886.3-1055.6" *) _0483_ : instr_waitirq;
  assign _0072_ = resetn ? (* src = "../verilog/picorv32.v:1154.7-1154.14|../verilog/picorv32.v:1154.3-1204.6" *) _1178_ : 1'h0;
  assign _1179_ = _0340_ ? (* src = "../verilog/picorv32.v:1057.7-1057.49|../verilog/picorv32.v:1057.3-1152.6" *) _0403_ : instr_maskirq;
  assign _0048_ = resetn ? (* src = "../verilog/picorv32.v:1154.7-1154.14|../verilog/picorv32.v:1154.3-1204.6" *) _1179_ : 1'h0;
  assign _1180_ = _0422_ ? (* src = "../verilog/picorv32.v:886.7-886.31|../verilog/picorv32.v:886.3-1055.6" *) _0481_ : instr_retirq;
  assign _0055_ = resetn ? (* src = "../verilog/picorv32.v:1154.7-1154.14|../verilog/picorv32.v:1154.3-1204.6" *) _1180_ : 1'h0;
  assign _1181_ = _0340_ ? (* src = "../verilog/picorv32.v:1057.7-1057.49|../verilog/picorv32.v:1057.3-1152.6" *) _0401_ : instr_setq;
  assign _0057_ = resetn ? (* src = "../verilog/picorv32.v:1154.7-1154.14|../verilog/picorv32.v:1154.3-1204.6" *) _1181_ : 1'h0;
  assign _1182_ = _0340_ ? (* src = "../verilog/picorv32.v:1057.7-1057.49|../verilog/picorv32.v:1057.3-1152.6" *) _0398_ : instr_getq;
  assign _0039_ = resetn ? (* src = "../verilog/picorv32.v:1154.7-1154.14|../verilog/picorv32.v:1154.3-1204.6" *) _1182_ : 1'h0;
  assign _1183_ = _0340_ ? (* src = "../verilog/picorv32.v:1057.7-1057.49|../verilog/picorv32.v:1057.3-1152.6" *) _0395_ : instr_rdinstrh;
  assign _0054_ = resetn ? (* src = "../verilog/picorv32.v:1154.7-1154.14|../verilog/picorv32.v:1154.3-1204.6" *) _1183_ : 1'h0;
  assign _1184_ = _0340_ ? (* src = "../verilog/picorv32.v:1057.7-1057.49|../verilog/picorv32.v:1057.3-1152.6" *) _0392_ : instr_rdinstr;
  assign _0053_ = resetn ? (* src = "../verilog/picorv32.v:1154.7-1154.14|../verilog/picorv32.v:1154.3-1204.6" *) _1184_ : 1'h0;
  assign _1185_ = _0340_ ? (* src = "../verilog/picorv32.v:1057.7-1057.49|../verilog/picorv32.v:1057.3-1152.6" *) _0389_ : instr_rdcycleh;
  assign _0052_ = resetn ? (* src = "../verilog/picorv32.v:1154.7-1154.14|../verilog/picorv32.v:1154.3-1204.6" *) _1185_ : 1'h0;
  assign _1186_ = _0340_ ? (* src = "../verilog/picorv32.v:1057.7-1057.49|../verilog/picorv32.v:1057.3-1152.6" *) _0385_ : instr_rdcycle;
  assign _0051_ = resetn ? (* src = "../verilog/picorv32.v:1154.7-1154.14|../verilog/picorv32.v:1154.3-1204.6" *) _1186_ : 1'h0;
  assign _1187_ = _0340_ ? (* src = "../verilog/picorv32.v:1057.7-1057.49|../verilog/picorv32.v:1057.3-1152.6" *) _0383_ : instr_and;
  assign _0030_ = resetn ? (* src = "../verilog/picorv32.v:1154.7-1154.14|../verilog/picorv32.v:1154.3-1204.6" *) _1187_ : 1'h0;
  assign _1188_ = _0340_ ? (* src = "../verilog/picorv32.v:1057.7-1057.49|../verilog/picorv32.v:1057.3-1152.6" *) _0381_ : instr_or;
  assign _0049_ = resetn ? (* src = "../verilog/picorv32.v:1154.7-1154.14|../verilog/picorv32.v:1154.3-1204.6" *) _1188_ : 1'h0;
  assign _1189_ = _0340_ ? (* src = "../verilog/picorv32.v:1057.7-1057.49|../verilog/picorv32.v:1057.3-1152.6" *) _0379_ : instr_sra;
  assign _0065_ = resetn ? (* src = "../verilog/picorv32.v:1154.7-1154.14|../verilog/picorv32.v:1154.3-1204.6" *) _1189_ : 1'h0;
  assign _1190_ = _0340_ ? (* src = "../verilog/picorv32.v:1057.7-1057.49|../verilog/picorv32.v:1057.3-1152.6" *) _0378_ : instr_srl;
  assign _0067_ = resetn ? (* src = "../verilog/picorv32.v:1154.7-1154.14|../verilog/picorv32.v:1154.3-1204.6" *) _1190_ : 1'h0;
  assign _1191_ = _0340_ ? (* src = "../verilog/picorv32.v:1057.7-1057.49|../verilog/picorv32.v:1057.3-1152.6" *) _0376_ : instr_xor;
  assign _0073_ = resetn ? (* src = "../verilog/picorv32.v:1154.7-1154.14|../verilog/picorv32.v:1154.3-1204.6" *) _1191_ : 1'h0;
  assign _1192_ = _0340_ ? (* src = "../verilog/picorv32.v:1057.7-1057.49|../verilog/picorv32.v:1057.3-1152.6" *) _0374_ : instr_sltu;
  assign _0064_ = resetn ? (* src = "../verilog/picorv32.v:1154.7-1154.14|../verilog/picorv32.v:1154.3-1204.6" *) _1192_ : 1'h0;
  assign _1193_ = _0340_ ? (* src = "../verilog/picorv32.v:1057.7-1057.49|../verilog/picorv32.v:1057.3-1152.6" *) _0372_ : instr_slt;
  assign _0061_ = resetn ? (* src = "../verilog/picorv32.v:1154.7-1154.14|../verilog/picorv32.v:1154.3-1204.6" *) _1193_ : 1'h0;
  assign _1194_ = _0340_ ? (* src = "../verilog/picorv32.v:1057.7-1057.49|../verilog/picorv32.v:1057.3-1152.6" *) _0370_ : instr_sll;
  assign _0059_ = resetn ? (* src = "../verilog/picorv32.v:1154.7-1154.14|../verilog/picorv32.v:1154.3-1204.6" *) _1194_ : 1'h0;
  assign _1195_ = _0340_ ? (* src = "../verilog/picorv32.v:1057.7-1057.49|../verilog/picorv32.v:1057.3-1152.6" *) _0368_ : instr_sub;
  assign _0069_ = resetn ? (* src = "../verilog/picorv32.v:1154.7-1154.14|../verilog/picorv32.v:1154.3-1204.6" *) _1195_ : 1'h0;
  assign _1196_ = _0340_ ? (* src = "../verilog/picorv32.v:1057.7-1057.49|../verilog/picorv32.v:1057.3-1152.6" *) _0367_ : instr_add;
  assign _0028_ = resetn ? (* src = "../verilog/picorv32.v:1154.7-1154.14|../verilog/picorv32.v:1154.3-1204.6" *) _1196_ : 1'h0;
  assign _1197_ = _0340_ ? (* src = "../verilog/picorv32.v:1057.7-1057.49|../verilog/picorv32.v:1057.3-1152.6" *) _0365_ : instr_srai;
  assign _0066_ = resetn ? (* src = "../verilog/picorv32.v:1154.7-1154.14|../verilog/picorv32.v:1154.3-1204.6" *) _1197_ : 1'h0;
  assign _1198_ = _0340_ ? (* src = "../verilog/picorv32.v:1057.7-1057.49|../verilog/picorv32.v:1057.3-1152.6" *) _0364_ : instr_srli;
  assign _0068_ = resetn ? (* src = "../verilog/picorv32.v:1154.7-1154.14|../verilog/picorv32.v:1154.3-1204.6" *) _1198_ : 1'h0;
  assign _1199_ = _0340_ ? (* src = "../verilog/picorv32.v:1057.7-1057.49|../verilog/picorv32.v:1057.3-1152.6" *) _0362_ : instr_slli;
  assign _0060_ = resetn ? (* src = "../verilog/picorv32.v:1154.7-1154.14|../verilog/picorv32.v:1154.3-1204.6" *) _1199_ : 1'h0;
  assign _1200_ = _0340_ ? (* src = "../verilog/picorv32.v:1057.7-1057.49|../verilog/picorv32.v:1057.3-1152.6" *) _0360_ : instr_andi;
  assign _0031_ = resetn ? (* src = "../verilog/picorv32.v:1154.7-1154.14|../verilog/picorv32.v:1154.3-1204.6" *) _1200_ : 1'h0;
  assign _1201_ = _0340_ ? (* src = "../verilog/picorv32.v:1057.7-1057.49|../verilog/picorv32.v:1057.3-1152.6" *) _0359_ : instr_ori;
  assign _0050_ = resetn ? (* src = "../verilog/picorv32.v:1154.7-1154.14|../verilog/picorv32.v:1154.3-1204.6" *) _1201_ : 1'h0;
  assign _1202_ = _0340_ ? (* src = "../verilog/picorv32.v:1057.7-1057.49|../verilog/picorv32.v:1057.3-1152.6" *) _0358_ : instr_xori;
  assign _0074_ = resetn ? (* src = "../verilog/picorv32.v:1154.7-1154.14|../verilog/picorv32.v:1154.3-1204.6" *) _1202_ : 1'h0;
  assign _1203_ = _0340_ ? (* src = "../verilog/picorv32.v:1057.7-1057.49|../verilog/picorv32.v:1057.3-1152.6" *) _0357_ : instr_sltiu;
  assign _0063_ = resetn ? (* src = "../verilog/picorv32.v:1154.7-1154.14|../verilog/picorv32.v:1154.3-1204.6" *) _1203_ : 1'h0;
  assign _1204_ = _0340_ ? (* src = "../verilog/picorv32.v:1057.7-1057.49|../verilog/picorv32.v:1057.3-1152.6" *) _0356_ : instr_slti;
  assign _0062_ = resetn ? (* src = "../verilog/picorv32.v:1154.7-1154.14|../verilog/picorv32.v:1154.3-1204.6" *) _1204_ : 1'h0;
  assign _1205_ = _0340_ ? (* src = "../verilog/picorv32.v:1057.7-1057.49|../verilog/picorv32.v:1057.3-1152.6" *) _0355_ : instr_addi;
  assign _0029_ = resetn ? (* src = "../verilog/picorv32.v:1154.7-1154.14|../verilog/picorv32.v:1154.3-1204.6" *) _1205_ : 1'h0;
  assign _1206_ = _0340_ ? (* src = "../verilog/picorv32.v:1057.7-1057.49|../verilog/picorv32.v:1057.3-1152.6" *) _0354_ : instr_sw;
  assign _0070_ = resetn ? (* src = "../verilog/picorv32.v:1154.7-1154.14|../verilog/picorv32.v:1154.3-1204.6" *) _1206_ : 1'h0;
  assign _1207_ = _0340_ ? (* src = "../verilog/picorv32.v:1057.7-1057.49|../verilog/picorv32.v:1057.3-1152.6" *) _0353_ : instr_sh;
  assign _0058_ = resetn ? (* src = "../verilog/picorv32.v:1154.7-1154.14|../verilog/picorv32.v:1154.3-1204.6" *) _1207_ : 1'h0;
  assign _1208_ = _0340_ ? (* src = "../verilog/picorv32.v:1057.7-1057.49|../verilog/picorv32.v:1057.3-1152.6" *) _0352_ : instr_sb;
  assign _0056_ = resetn ? (* src = "../verilog/picorv32.v:1154.7-1154.14|../verilog/picorv32.v:1154.3-1204.6" *) _1208_ : 1'h0;
  assign _1209_ = _0340_ ? (* src = "../verilog/picorv32.v:1057.7-1057.49|../verilog/picorv32.v:1057.3-1152.6" *) _0351_ : instr_lhu;
  assign _0045_ = resetn ? (* src = "../verilog/picorv32.v:1154.7-1154.14|../verilog/picorv32.v:1154.3-1204.6" *) _1209_ : 1'h0;
  assign _1210_ = _0340_ ? (* src = "../verilog/picorv32.v:1057.7-1057.49|../verilog/picorv32.v:1057.3-1152.6" *) _0350_ : instr_lbu;
  assign _0043_ = resetn ? (* src = "../verilog/picorv32.v:1154.7-1154.14|../verilog/picorv32.v:1154.3-1204.6" *) _1210_ : 1'h0;
  assign _1211_ = _0340_ ? (* src = "../verilog/picorv32.v:1057.7-1057.49|../verilog/picorv32.v:1057.3-1152.6" *) _0349_ : instr_lw;
  assign _0047_ = resetn ? (* src = "../verilog/picorv32.v:1154.7-1154.14|../verilog/picorv32.v:1154.3-1204.6" *) _1211_ : 1'h0;
  assign _1212_ = _0340_ ? (* src = "../verilog/picorv32.v:1057.7-1057.49|../verilog/picorv32.v:1057.3-1152.6" *) _0348_ : instr_lh;
  assign _0044_ = resetn ? (* src = "../verilog/picorv32.v:1154.7-1154.14|../verilog/picorv32.v:1154.3-1204.6" *) _1212_ : 1'h0;
  assign _1213_ = _0340_ ? (* src = "../verilog/picorv32.v:1057.7-1057.49|../verilog/picorv32.v:1057.3-1152.6" *) _0347_ : instr_lb;
  assign _0042_ = resetn ? (* src = "../verilog/picorv32.v:1154.7-1154.14|../verilog/picorv32.v:1154.3-1204.6" *) _1213_ : 1'h0;
  assign _1214_ = _0340_ ? (* src = "../verilog/picorv32.v:1057.7-1057.49|../verilog/picorv32.v:1057.3-1152.6" *) _0346_ : instr_bgeu;
  assign _0035_ = resetn ? (* src = "../verilog/picorv32.v:1154.7-1154.14|../verilog/picorv32.v:1154.3-1204.6" *) _1214_ : 1'h0;
  assign _1215_ = _0340_ ? (* src = "../verilog/picorv32.v:1057.7-1057.49|../verilog/picorv32.v:1057.3-1152.6" *) _0345_ : instr_bltu;
  assign _0037_ = resetn ? (* src = "../verilog/picorv32.v:1154.7-1154.14|../verilog/picorv32.v:1154.3-1204.6" *) _1215_ : 1'h0;
  assign _1216_ = _0340_ ? (* src = "../verilog/picorv32.v:1057.7-1057.49|../verilog/picorv32.v:1057.3-1152.6" *) _0344_ : instr_bge;
  assign _0034_ = resetn ? (* src = "../verilog/picorv32.v:1154.7-1154.14|../verilog/picorv32.v:1154.3-1204.6" *) _1216_ : 1'h0;
  assign _1217_ = _0340_ ? (* src = "../verilog/picorv32.v:1057.7-1057.49|../verilog/picorv32.v:1057.3-1152.6" *) _0343_ : instr_blt;
  assign _0036_ = resetn ? (* src = "../verilog/picorv32.v:1154.7-1154.14|../verilog/picorv32.v:1154.3-1204.6" *) _1217_ : 1'h0;
  assign _1218_ = _0340_ ? (* src = "../verilog/picorv32.v:1057.7-1057.49|../verilog/picorv32.v:1057.3-1152.6" *) _0342_ : instr_bne;
  assign _0038_ = resetn ? (* src = "../verilog/picorv32.v:1154.7-1154.14|../verilog/picorv32.v:1154.3-1204.6" *) _1218_ : 1'h0;
  assign _1219_ = _0340_ ? (* src = "../verilog/picorv32.v:1057.7-1057.49|../verilog/picorv32.v:1057.3-1152.6" *) _0341_ : instr_beq;
  assign _0033_ = resetn ? (* src = "../verilog/picorv32.v:1154.7-1154.14|../verilog/picorv32.v:1154.3-1204.6" *) _1219_ : 1'h0;
  assign _1220_ = _0335_ ? (* src = "../verilog/picorv32.v:1023.13-1023.102|../verilog/picorv32.v:1023.9-1027.12" *) 1'h1 : _0479_;
  assign _1221_ = _0338_ ? (* src = "../verilog/picorv32.v:1034.13-1034.102|../verilog/picorv32.v:1034.9-1038.12" *) 1'h1 : _1220_;
  assign _1222_ = _1069_ ? (* src = "../verilog/picorv32.v:0.0-0.0|../verilog/picorv32.v:1006.7-1051.14" *) _1221_ : _0479_;
  assign _1223_ = _1073_ ? (* src = "../verilog/picorv32.v:0.0-0.0|../verilog/picorv32.v:922.5-1053.12" *) _1222_ : _0479_;
  assign _1224_ = _0487_ ? (* src = "../verilog/picorv32.v:913.8-913.57|../verilog/picorv32.v:913.4-1054.7" *) _1223_ : _0479_;
  assign _1225_ = _0422_ ? (* src = "../verilog/picorv32.v:886.7-886.31|../verilog/picorv32.v:886.3-1055.6" *) _1224_ : instr_jalr;
  assign _0041_ = resetn ? (* src = "../verilog/picorv32.v:1154.7-1154.14|../verilog/picorv32.v:1154.3-1204.6" *) _1225_ : 1'h0;
  assign _1226_ = _0202_ ? (* full_case = 32'd1 *) (* src = "../verilog/picorv32.v:0.0-0.0|../verilog/picorv32.v:943.7-1003.14" *) 1'h1 : _0321_;
  assign _1227_ = mem_rdata_latched[15:13] == (* full_case = 32'd1 *) (* src = "../verilog/picorv32.v:0.0-0.0|../verilog/picorv32.v:943.7-1003.14" *) 3'h5;
  assign _1228_ = _1083_ ? (* src = "../verilog/picorv32.v:0.0-0.0|../verilog/picorv32.v:922.5-1053.12" *) _1226_ : _0321_;
  assign _1229_ = _0487_ ? (* src = "../verilog/picorv32.v:913.8-913.57|../verilog/picorv32.v:913.4-1054.7" *) _1228_ : _0321_;
  assign _1230_ = _0422_ ? (* src = "../verilog/picorv32.v:886.7-886.31|../verilog/picorv32.v:886.3-1055.6" *) _1229_ : instr_jal;
  assign _0040_ = resetn ? (* src = "../verilog/picorv32.v:1154.7-1154.14|../verilog/picorv32.v:1154.3-1204.6" *) _1230_ : 1'h0;
  assign _1231_ = _0422_ ? (* src = "../verilog/picorv32.v:886.7-886.31|../verilog/picorv32.v:886.3-1055.6" *) _0320_ : instr_auipc;
  assign _0032_ = resetn ? (* src = "../verilog/picorv32.v:1154.7-1154.14|../verilog/picorv32.v:1154.3-1204.6" *) _1231_ : 1'h0;
  assign _1232_ = _0310_ ? (* full_case = 32'd1 *) (* src = "../verilog/picorv32.v:960.14-960.42|../verilog/picorv32.v:960.10-968.13" *) _0319_ : 1'h1;
  assign _1233_ = _0550_ ? (* src = "../verilog/picorv32.v:959.13-959.60|../verilog/picorv32.v:959.9-969.12" *) _1232_ : _0319_;
  assign _1234_ = _1082_ ? (* full_case = 32'd1 *) (* src = "../verilog/picorv32.v:0.0-0.0|../verilog/picorv32.v:943.7-1003.14" *) _1233_ : _0319_;
  assign _1235_ = _1083_ ? (* src = "../verilog/picorv32.v:0.0-0.0|../verilog/picorv32.v:922.5-1053.12" *) _1234_ : _0319_;
  assign _1236_ = _0487_ ? (* src = "../verilog/picorv32.v:913.8-913.57|../verilog/picorv32.v:913.4-1054.7" *) _1235_ : _0319_;
  assign _1237_ = _0422_ ? (* src = "../verilog/picorv32.v:886.7-886.31|../verilog/picorv32.v:886.3-1055.6" *) _1236_ : instr_lui;
  assign _0046_ = resetn ? (* src = "../verilog/picorv32.v:1154.7-1154.14|../verilog/picorv32.v:1154.3-1204.6" *) _1237_ : 1'h0;
  assign _0120_ = _0340_ ? (* src = "../verilog/picorv32.v:1057.7-1057.49|../verilog/picorv32.v:1057.3-1152.6" *) 32'd0 : pcpi_insn;
  assign _0168_ = _1238_ ? (* full_case = 32'd1 *) (* src = "../verilog/picorv32.v:847.9-847.31|../verilog/picorv32.v:847.5-850.56" *) next_insn_opcode : { 16'h0000, next_insn_opcode[15:0] };
  assign _0161_ = decoder_pseudo_trigger_q ? (* full_case = 32'd1 *) (* src = "../verilog/picorv32.v:838.8-838.32|../verilog/picorv32.v:838.4-855.7" *) cached_insn_rs2 : decoded_rs2;
  assign _0160_ = decoder_pseudo_trigger_q ? (* full_case = 32'd1 *) (* src = "../verilog/picorv32.v:838.8-838.32|../verilog/picorv32.v:838.4-855.7" *) cached_insn_rs1 : decoded_rs1;
  assign _0159_ = decoder_pseudo_trigger_q ? (* full_case = 32'd1 *) (* src = "../verilog/picorv32.v:838.8-838.32|../verilog/picorv32.v:838.4-855.7" *) cached_insn_opcode : _0168_;
  assign dbg_insn_rs2 = dbg_next ? (* full_case = 32'd1 *) (* src = "../verilog/picorv32.v:837.7-837.15|../verilog/picorv32.v:837.3-856.6" *) _0161_ : q_insn_rs2;
  assign dbg_insn_rs1 = dbg_next ? (* full_case = 32'd1 *) (* src = "../verilog/picorv32.v:837.7-837.15|../verilog/picorv32.v:837.3-856.6" *) _0160_ : q_insn_rs1;
  assign dbg_insn_opcode = dbg_next ? (* full_case = 32'd1 *) (* src = "../verilog/picorv32.v:837.7-837.15|../verilog/picorv32.v:837.3-856.6" *) _0159_ : q_insn_opcode;
  assign _0005_ = decoder_trigger_q ? (* src = "../verilog/picorv32.v:812.7-812.24|../verilog/picorv32.v:812.3-822.6" *) decoded_rs2 : cached_insn_rs2;
  assign _0004_ = decoder_trigger_q ? (* src = "../verilog/picorv32.v:812.7-812.24|../verilog/picorv32.v:812.3-822.6" *) decoded_rs1 : cached_insn_rs1;
  assign _0003_ = decoder_trigger_q ? (* src = "../verilog/picorv32.v:812.7-812.24|../verilog/picorv32.v:812.3-822.6" *) _0168_ : cached_insn_opcode;
  assign _1239_ = launch_next_insn ? (* src = "../verilog/picorv32.v:809.12-809.28|../verilog/picorv32.v:809.8-810.24" *) 1'h1 : dbg_valid_insn;
  assign _0018_ = _0546_ ? (* full_case = 32'd1 *) (* src = "../verilog/picorv32.v:807.7-807.22|../verilog/picorv32.v:807.3-810.24" *) 1'h0 : _1239_;
  assign _0010_ = launch_next_insn ? (* src = "../verilog/picorv32.v:824.7-824.23|../verilog/picorv32.v:824.3-826.6" *) next_pc : dbg_insn_addr;
  assign _1240_ = _0549_ ? (* full_case = 32'd1 *) (* src = "../verilog/picorv32.v:632.13-632.50|../verilog/picorv32.v:632.9-637.12" *) mem_rdata[31:16] : mem_16bit_buffer;
  assign _1241_ = _0478_ ? (* src = "../verilog/picorv32.v:631.12-631.43|../verilog/picorv32.v:631.8-638.11" *) _1240_ : mem_16bit_buffer;
  assign _1242_ = mem_la_use_prefetched_high_word ? (* src = "../verilog/picorv32.v:626.12-626.44|../verilog/picorv32.v:626.8-627.46" *) mem_16bit_buffer : mem_rdata[31:16];
  assign _1243_ = _0477_ ? (* full_case = 32'd1 *) (* src = "../verilog/picorv32.v:623.11-623.40|../verilog/picorv32.v:623.7-640.10" *) _1242_ : _1241_;
  assign _1244_ = mem_xfer ? (* src = "../verilog/picorv32.v:622.10-622.18|../verilog/picorv32.v:622.6-641.9" *) _1243_ : mem_16bit_buffer;
  assign _1245_ = _1246_ ? (* full_case = 32'd1 *) (* src = "../verilog/picorv32.v:0.0-0.0|../verilog/picorv32.v:603.4-658.11" *) _1244_ : mem_16bit_buffer;
  assign _1246_ = mem_state == (* full_case = 32'd1 *) (* src = "../verilog/picorv32.v:0.0-0.0|../verilog/picorv32.v:603.4-658.11" *) 1'h1;
  assign _0104_ = _0546_ ? (* full_case = 32'd1 *) (* src = "../verilog/picorv32.v:588.7-588.22|../verilog/picorv32.v:588.3-659.6" *) mem_16bit_buffer : _1245_;
  assign _1247_ = _0549_ ? (* full_case = 32'd1 *) (* src = "../verilog/picorv32.v:632.13-632.50|../verilog/picorv32.v:632.9-637.12" *) 1'h1 : 1'h0;
  assign _1248_ = _0478_ ? (* src = "../verilog/picorv32.v:631.12-631.43|../verilog/picorv32.v:631.8-638.11" *) _1247_ : prefetched_high_word;
  assign _1249_ = _0477_ ? (* full_case = 32'd1 *) (* src = "../verilog/picorv32.v:623.11-623.40|../verilog/picorv32.v:623.7-640.10" *) prefetched_high_word : _1248_;
  assign _1250_ = mem_xfer ? (* src = "../verilog/picorv32.v:622.10-622.18|../verilog/picorv32.v:622.6-641.9" *) _1249_ : prefetched_high_word;
  assign _1251_ = _1246_ ? (* full_case = 32'd1 *) (* src = "../verilog/picorv32.v:0.0-0.0|../verilog/picorv32.v:603.4-658.11" *) _1250_ : prefetched_high_word;
  assign _1252_ = _0546_ ? (* full_case = 32'd1 *) (* src = "../verilog/picorv32.v:588.7-588.22|../verilog/picorv32.v:588.3-659.6" *) 1'h0 : _1251_;
  assign _0122_ = clear_prefetched_high_word ? (* src = "../verilog/picorv32.v:661.7-661.33|../verilog/picorv32.v:661.3-662.30" *) 1'h0 : _1252_;
  assign _1253_ = _0477_ ? (* full_case = 32'd1 *) (* src = "../verilog/picorv32.v:623.11-623.40|../verilog/picorv32.v:623.7-640.10" *) 1'h1 : 1'h0;
  assign _1254_ = mem_xfer ? (* src = "../verilog/picorv32.v:622.10-622.18|../verilog/picorv32.v:622.6-641.9" *) _1253_ : mem_la_secondword;
  assign _1255_ = _1246_ ? (* full_case = 32'd1 *) (* src = "../verilog/picorv32.v:0.0-0.0|../verilog/picorv32.v:603.4-658.11" *) _1254_ : mem_la_secondword;
  assign _0112_ = _0546_ ? (* full_case = 32'd1 *) (* src = "../verilog/picorv32.v:588.7-588.22|../verilog/picorv32.v:588.3-659.6" *) 1'h0 : _1255_;
  assign _1256_ = mem_do_rinst ? (* src = "../verilog/picorv32.v:654.10-654.22|../verilog/picorv32.v:654.6-656.9" *) 2'h0 : mem_state;
  function [1:0] _2741_;
    input [1:0] a;
    input [7:0] b;
    input [3:0] s;
    (* full_case = 32'd1 *)
    (* src = "../verilog/picorv32.v:0.0-0.0|../verilog/picorv32.v:603.4-658.11" *)
    (* parallel_case *)
    casez (s)
      4'b???1:
        _2741_ = b[1:0];
      4'b??1?:
        _2741_ = b[3:2];
      4'b?1??:
        _2741_ = b[5:4];
      4'b1???:
        _2741_ = b[7:6];
      default:
        _2741_ = a;
    endcase
  endfunction
  assign _1257_ = _2741_(mem_state, { _1264_, _1262_, _1259_, _1256_ }, { _0510_, _1246_, _1260_, _1258_ });
  assign _1258_ = mem_state == (* full_case = 32'd1 *) (* src = "../verilog/picorv32.v:0.0-0.0|../verilog/picorv32.v:603.4-658.11" *) 2'h3;
  assign _1259_ = mem_xfer ? (* src = "../verilog/picorv32.v:646.10-646.18|../verilog/picorv32.v:646.6-649.9" *) 2'h0 : mem_state;
  assign _1260_ = mem_state == (* full_case = 32'd1 *) (* src = "../verilog/picorv32.v:0.0-0.0|../verilog/picorv32.v:603.4-658.11" *) 2'h2;
  assign _1261_ = _0477_ ? (* full_case = 32'd1 *) (* src = "../verilog/picorv32.v:623.11-623.40|../verilog/picorv32.v:623.7-640.10" *) mem_state : _0279_[1:0];
  assign _1262_ = mem_xfer ? (* src = "../verilog/picorv32.v:622.10-622.18|../verilog/picorv32.v:622.6-641.9" *) _1261_ : mem_state;
  assign _1263_ = _0543_ ? (* src = "../verilog/picorv32.v:605.10-605.57|../verilog/picorv32.v:605.6-610.9" *) 2'h1 : mem_state;
  assign _1264_ = mem_do_wdata ? (* src = "../verilog/picorv32.v:611.10-611.22|../verilog/picorv32.v:611.6-615.9" *) 2'h2 : _1263_;
  assign _1265_ = resetn ? (* src = "../verilog/picorv32.v:589.8-589.15|../verilog/picorv32.v:589.4-590.20" *) mem_state : 2'h0;
  assign _0114_ = _0546_ ? (* full_case = 32'd1 *) (* src = "../verilog/picorv32.v:588.7-588.22|../verilog/picorv32.v:588.3-659.6" *) _1265_ : _1257_;
  assign _1266_ = _0548_ ? (* src = "../verilog/picorv32.v:596.8-596.35|../verilog/picorv32.v:596.4-599.7" *) _0197_ : mem_wstrb;
  assign _1267_ = _0543_ ? (* src = "../verilog/picorv32.v:605.10-605.57|../verilog/picorv32.v:605.6-610.9" *) 4'h0 : _1266_;
  assign _1268_ = _0510_ ? (* full_case = 32'd1 *) (* src = "../verilog/picorv32.v:0.0-0.0|../verilog/picorv32.v:603.4-658.11" *) _1267_ : _1266_;
  assign _0118_ = _0546_ ? (* full_case = 32'd1 *) (* src = "../verilog/picorv32.v:588.7-588.22|../verilog/picorv32.v:588.3-659.6" *) mem_wstrb : _1268_;
  assign _1269_ = mem_la_write ? (* src = "../verilog/picorv32.v:600.8-600.20|../verilog/picorv32.v:600.4-602.7" *) mem_la_wdata : mem_wdata;
  assign _0116_ = _0546_ ? (* full_case = 32'd1 *) (* src = "../verilog/picorv32.v:588.7-588.22|../verilog/picorv32.v:588.3-659.6" *) mem_wdata : _1269_;
  assign _1270_ = _0548_ ? (* src = "../verilog/picorv32.v:596.8-596.35|../verilog/picorv32.v:596.4-599.7" *) mem_la_addr : mem_addr;
  assign _0105_ = _0546_ ? (* full_case = 32'd1 *) (* src = "../verilog/picorv32.v:588.7-588.22|../verilog/picorv32.v:588.3-659.6" *) mem_addr : _1270_;
  assign _1271_ = _0543_ ? (* src = "../verilog/picorv32.v:605.10-605.57|../verilog/picorv32.v:605.6-610.9" *) _0538_ : mem_instr;
  assign _1272_ = mem_do_wdata ? (* src = "../verilog/picorv32.v:611.10-611.22|../verilog/picorv32.v:611.6-615.9" *) 1'h0 : _1271_;
  assign _1273_ = _0510_ ? (* full_case = 32'd1 *) (* src = "../verilog/picorv32.v:0.0-0.0|../verilog/picorv32.v:603.4-658.11" *) _1272_ : mem_instr;
  assign _0110_ = _0546_ ? (* full_case = 32'd1 *) (* src = "../verilog/picorv32.v:588.7-588.22|../verilog/picorv32.v:588.3-659.6" *) mem_instr : _1273_;
  assign _1274_ = mem_xfer ? (* src = "../verilog/picorv32.v:646.10-646.18|../verilog/picorv32.v:646.6-649.9" *) 1'h0 : mem_valid;
  function [0:0] _2764_;
    input [0:0] a;
    input [2:0] b;
    input [2:0] s;
    (* full_case = 32'd1 *)
    (* src = "../verilog/picorv32.v:0.0-0.0|../verilog/picorv32.v:603.4-658.11" *)
    (* parallel_case *)
    casez (s)
      3'b??1:
        _2764_ = b[0:0];
      3'b?1?:
        _2764_ = b[1:1];
      3'b1??:
        _2764_ = b[2:2];
      default:
        _2764_ = a;
    endcase
  endfunction
  assign _1275_ = _2764_(mem_valid, { _1278_, _1276_, _1274_ }, { _0510_, _1246_, _1260_ });
  assign _1276_ = mem_xfer ? (* src = "../verilog/picorv32.v:622.10-622.18|../verilog/picorv32.v:622.6-641.9" *) _1253_ : mem_valid;
  assign _1277_ = _0543_ ? (* src = "../verilog/picorv32.v:605.10-605.57|../verilog/picorv32.v:605.6-610.9" *) _0511_ : mem_valid;
  assign _1278_ = mem_do_wdata ? (* src = "../verilog/picorv32.v:611.10-611.22|../verilog/picorv32.v:611.6-615.9" *) 1'h1 : _1277_;
  assign _1279_ = _0547_ ? (* src = "../verilog/picorv32.v:591.8-591.28|../verilog/picorv32.v:591.4-592.20" *) 1'h0 : mem_valid;
  assign _0115_ = _0546_ ? (* full_case = 32'd1 *) (* src = "../verilog/picorv32.v:588.7-588.22|../verilog/picorv32.v:588.3-659.6" *) _1279_ : _1275_;
  assign _1280_ = mem_xfer ? (* src = "../verilog/picorv32.v:453.7-453.15|../verilog/picorv32.v:453.3-456.6" *) mem_rdata[31] : mem_rdata_q[31];
  function [0:0] _2771_;
    input [0:0] a;
    input [1:0] b;
    input [1:0] s;
    (* src = "../verilog/picorv32.v:0.0-0.0|../verilog/picorv32.v:531.6-562.13" *)
    (* parallel_case *)
    casez (s)
      2'b?1:
        _2771_ = b[0:0];
      2'b1?:
        _2771_ = b[1:1];
      default:
        _2771_ = a;
    endcase
  endfunction
  assign _1281_ = _2771_(_1280_, { _1285_, 1'h0 }, { _1069_, _0203_ });
  assign _1282_ = _0476_ ? (* src = "../verilog/picorv32.v:541.12-541.69|../verilog/picorv32.v:541.8-544.11" *) 1'h0 : _1280_;
  assign _1283_ = _0336_ ? (* src = "../verilog/picorv32.v:545.12-545.69|../verilog/picorv32.v:545.8-548.11" *) 1'h0 : _1282_;
  assign _1284_ = _0338_ ? (* src = "../verilog/picorv32.v:549.12-549.101|../verilog/picorv32.v:549.8-552.11" *) 1'h0 : _1283_;
  assign _1285_ = _0339_ ? (* src = "../verilog/picorv32.v:553.12-553.69|../verilog/picorv32.v:553.8-556.11" *) 1'h0 : _1284_;
  function [0:0] _2776_;
    input [0:0] a;
    input [2:0] b;
    input [2:0] s;
    (* src = "../verilog/picorv32.v:0.0-0.0|../verilog/picorv32.v:459.4-564.11" *)
    (* parallel_case *)
    casez (s)
      3'b??1:
        _2776_ = b[0:0];
      3'b?1?:
        _2776_ = b[1:1];
      3'b1??:
        _2776_ = b[2:2];
      default:
        _2776_ = a;
    endcase
  endfunction
  assign _1286_ = _2776_(_1280_, { _1292_, _1287_, _1281_ }, { _1086_, _1083_, _1073_ });
  function [0:0] _2777_;
    input [0:0] a;
    input [1:0] b;
    input [1:0] s;
    (* src = "../verilog/picorv32.v:0.0-0.0|../verilog/picorv32.v:477.6-528.13" *)
    (* parallel_case *)
    casez (s)
      2'b?1:
        _2777_ = b[0:0];
      2'b1?:
        _2777_ = b[1:1];
      default:
        _2777_ = a;
    endcase
  endfunction
  assign _1287_ = _2777_(_1280_, { _1291_, mem_rdata_latched[12] }, { _1069_, _0204_ });
  assign _1288_ = _0311_ ? (* src = "../verilog/picorv32.v:496.12-496.45|../verilog/picorv32.v:496.8-499.11" *) 1'h0 : _1280_;
  assign _1289_ = _0312_ ? (* src = "../verilog/picorv32.v:500.12-500.45|../verilog/picorv32.v:500.8-503.11" *) 1'h0 : _1288_;
  assign _1290_ = _0313_ ? (* src = "../verilog/picorv32.v:504.12-504.45|../verilog/picorv32.v:504.8-507.11" *) mem_rdata_latched[12] : _1289_;
  assign _1291_ = _0314_ ? (* src = "../verilog/picorv32.v:508.12-508.46|../verilog/picorv32.v:508.8-514.11" *) 1'h0 : _1290_;
  assign _1292_ = _0203_ ? (* src = "../verilog/picorv32.v:0.0-0.0|../verilog/picorv32.v:461.6-474.13" *) 1'h0 : _1280_;
  assign _0113_[31] = _0475_ ? (* src = "../verilog/picorv32.v:458.7-458.70|../verilog/picorv32.v:458.3-565.6" *) _1286_ : _1280_;
  assign _1293_ = mem_xfer ? (* src = "../verilog/picorv32.v:453.7-453.15|../verilog/picorv32.v:453.3-456.6" *) mem_rdata[7] : mem_rdata_q[7];
  assign _1294_ = _1076_ ? (* src = "../verilog/picorv32.v:0.0-0.0|../verilog/picorv32.v:531.6-562.13" *) 1'h0 : _1293_;
  function [0:0] _2786_;
    input [0:0] a;
    input [1:0] b;
    input [1:0] s;
    (* src = "../verilog/picorv32.v:0.0-0.0|../verilog/picorv32.v:459.4-564.11" *)
    (* parallel_case *)
    casez (s)
      2'b?1:
        _2786_ = b[0:0];
      2'b1?:
        _2786_ = b[1:1];
      default:
        _2786_ = a;
    endcase
  endfunction
  assign _1295_ = _2786_(_1293_, { _1296_, _1294_ }, { _1083_, _0207_ });
  assign _1296_ = _0199_ ? (* src = "../verilog/picorv32.v:0.0-0.0|../verilog/picorv32.v:477.6-528.13" *) mem_rdata_latched[12] : _1293_;
  assign _0113_[7] = _0475_ ? (* src = "../verilog/picorv32.v:458.7-458.70|../verilog/picorv32.v:458.3-565.6" *) _1295_ : _1293_;
  assign _1297_ = mem_xfer ? (* src = "../verilog/picorv32.v:453.7-453.15|../verilog/picorv32.v:453.3-456.6" *) mem_rdata[24:20] : mem_rdata_q[24:20];
  assign _1298_ = _0476_ ? (* src = "../verilog/picorv32.v:541.12-541.69|../verilog/picorv32.v:541.8-544.11" *) 5'h00 : _1297_;
  assign _1299_ = _0338_ ? (* src = "../verilog/picorv32.v:549.12-549.101|../verilog/picorv32.v:549.8-552.11" *) 5'h00 : _1298_;
  function [4:0] _2792_;
    input [4:0] a;
    input [9:0] b;
    input [1:0] s;
    (* src = "../verilog/picorv32.v:0.0-0.0|../verilog/picorv32.v:531.6-562.13" *)
    (* parallel_case *)
    casez (s)
      2'b?1:
        _2792_ = b[4:0];
      2'b1?:
        _2792_ = b[9:5];
      default:
        _2792_ = a;
    endcase
  endfunction
  assign _1300_ = _2792_(_1297_, { mem_rdata_latched[6:4], 2'h0, _1299_ }, { _1085_, _1069_ });
  function [4:0] _2793_;
    input [4:0] a;
    input [14:0] b;
    input [2:0] s;
    (* src = "../verilog/picorv32.v:0.0-0.0|../verilog/picorv32.v:459.4-564.11" *)
    (* parallel_case *)
    casez (s)
      3'b??1:
        _2793_ = b[4:0];
      3'b?1?:
        _2793_ = b[9:5];
      3'b1??:
        _2793_ = b[14:10];
      default:
        _2793_ = a;
    endcase
  endfunction
  assign _1301_ = _2793_(_1297_, { _1305_, _1303_, _1300_ }, { _1086_, _1083_, _1073_ });
  assign _1302_ = _0313_ ? (* src = "../verilog/picorv32.v:504.12-504.45|../verilog/picorv32.v:504.8-507.11" *) mem_rdata_latched[6:2] : _1297_;
  function [4:0] _2795_;
    input [4:0] a;
    input [14:0] b;
    input [2:0] s;
    (* src = "../verilog/picorv32.v:0.0-0.0|../verilog/picorv32.v:477.6-528.13" *)
    (* parallel_case *)
    casez (s)
      3'b??1:
        _2795_ = b[4:0];
      3'b?1?:
        _2795_ = b[9:5];
      3'b1??:
        _2795_ = b[14:10];
      default:
        _2795_ = a;
    endcase
  endfunction
  assign _1303_ = _2795_(_1297_, { mem_rdata_latched[6:2], _1304_, _1302_ }, { _0201_, _1082_, _1069_ });
  assign _1304_ = _0310_ ? (* full_case = 32'd1 *) (* src = "../verilog/picorv32.v:487.12-487.40|../verilog/picorv32.v:487.8-493.11" *) { mem_rdata_latched[6], 4'h0 } : { mem_rdata_latched[12], mem_rdata_latched[12], mem_rdata_latched[12], mem_rdata_latched[12], mem_rdata_latched[12] };
  function [4:0] _2797_;
    input [4:0] a;
    input [9:0] b;
    input [1:0] s;
    (* src = "../verilog/picorv32.v:0.0-0.0|../verilog/picorv32.v:461.6-474.13" *)
    (* parallel_case *)
    casez (s)
      2'b?1:
        _2797_ = b[4:0];
      2'b1?:
        _2797_ = b[9:5];
      default:
        _2797_ = a;
    endcase
  endfunction
  assign _1305_ = _2797_(_1297_, { mem_rdata_latched[11], mem_rdata_latched[5], mem_rdata_latched[6], 2'h0, mem_rdata_latched[11:10], mem_rdata_latched[6], 2'h0 }, { _1071_, _1085_ });
  assign _0113_[24:20] = _0475_ ? (* src = "../verilog/picorv32.v:458.7-458.70|../verilog/picorv32.v:458.3-565.6" *) _1301_ : _1297_;
  assign _1306_ = mem_xfer ? (* src = "../verilog/picorv32.v:453.7-453.15|../verilog/picorv32.v:453.3-456.6" *) mem_rdata[19:15] : mem_rdata_q[19:15];
  assign _1307_ = _0310_ ? (* full_case = 32'd1 *) (* src = "../verilog/picorv32.v:487.12-487.40|../verilog/picorv32.v:487.8-493.11" *) _1306_ : { mem_rdata_latched[12], mem_rdata_latched[12], mem_rdata_latched[12], mem_rdata_latched[6:5] };
  assign _1308_ = _1082_ ? (* src = "../verilog/picorv32.v:0.0-0.0|../verilog/picorv32.v:477.6-528.13" *) _1307_ : _1306_;
  assign _1309_ = _1083_ ? (* src = "../verilog/picorv32.v:0.0-0.0|../verilog/picorv32.v:459.4-564.11" *) _1308_ : _1306_;
  assign _0113_[19:15] = _0475_ ? (* src = "../verilog/picorv32.v:458.7-458.70|../verilog/picorv32.v:458.3-565.6" *) _1309_ : _1306_;
  assign _0113_[6:0] = mem_xfer ? (* src = "../verilog/picorv32.v:453.7-453.15|../verilog/picorv32.v:453.3-456.6" *) mem_rdata[6:0] : mem_rdata_q[6:0];
  assign _1310_ = mem_xfer ? (* src = "../verilog/picorv32.v:453.7-453.15|../verilog/picorv32.v:453.3-456.6" *) mem_rdata[14:12] : mem_rdata_q[14:12];
  function [2:0] _2806_;
    input [2:0] a;
    input [8:0] b;
    input [2:0] s;
    (* src = "../verilog/picorv32.v:0.0-0.0|../verilog/picorv32.v:531.6-562.13" *)
    (* parallel_case *)
    casez (s)
      3'b??1:
        _2806_ = b[2:0];
      3'b?1?:
        _2806_ = b[5:3];
      3'b1??:
        _2806_ = b[8:6];
      default:
        _2806_ = a;
    endcase
  endfunction
  assign _1311_ = _2806_(_1310_, { 3'h1, _1315_, 3'h2 }, { _1071_, _1069_, _0200_ });
  assign _1312_ = _0476_ ? (* src = "../verilog/picorv32.v:541.12-541.69|../verilog/picorv32.v:541.8-544.11" *) 3'h0 : _1310_;
  assign _1313_ = _0336_ ? (* src = "../verilog/picorv32.v:545.12-545.69|../verilog/picorv32.v:545.8-548.11" *) 3'h0 : _1312_;
  assign _1314_ = _0338_ ? (* src = "../verilog/picorv32.v:549.12-549.101|../verilog/picorv32.v:549.8-552.11" *) 3'h0 : _1313_;
  assign _1315_ = _0339_ ? (* src = "../verilog/picorv32.v:553.12-553.69|../verilog/picorv32.v:553.8-556.11" *) 3'h0 : _1314_;
  function [2:0] _2811_;
    input [2:0] a;
    input [8:0] b;
    input [2:0] s;
    (* src = "../verilog/picorv32.v:0.0-0.0|../verilog/picorv32.v:459.4-564.11" *)
    (* parallel_case *)
    casez (s)
      3'b??1:
        _2811_ = b[2:0];
      3'b?1?:
        _2811_ = b[5:3];
      3'b1??:
        _2811_ = b[8:6];
      default:
        _2811_ = a;
    endcase
  endfunction
  assign _1316_ = _2811_(_1310_, { _1327_, _1317_, _1311_ }, { _1086_, _1083_, _1073_ });
  function [2:0] _2812_;
    input [2:0] a;
    input [11:0] b;
    input [3:0] s;
    (* src = "../verilog/picorv32.v:0.0-0.0|../verilog/picorv32.v:477.6-528.13" *)
    (* parallel_case *)
    casez (s)
      4'b???1:
        _2812_ = b[2:0];
      4'b??1?:
        _2812_ = b[5:3];
      4'b?1??:
        _2812_ = b[8:6];
      4'b1???:
        _2812_ = b[11:9];
      default:
        _2812_ = a;
    endcase
  endfunction
  assign _1317_ = _2812_(_1310_, { _1326_, _1325_, 6'h01 }, { _1082_, _1069_, _0203_, _1075_ });
  assign _1318_ = _0311_ ? (* src = "../verilog/picorv32.v:496.12-496.45|../verilog/picorv32.v:496.8-499.11" *) 3'h5 : _1310_;
  assign _1319_ = _0312_ ? (* src = "../verilog/picorv32.v:500.12-500.45|../verilog/picorv32.v:500.8-503.11" *) 3'h5 : _1318_;
  assign _1320_ = _0313_ ? (* src = "../verilog/picorv32.v:504.12-504.45|../verilog/picorv32.v:504.8-507.11" *) 3'h7 : _1319_;
  assign _1321_ = _0315_ ? (* src = "../verilog/picorv32.v:509.13-509.44|../verilog/picorv32.v:509.9-509.75" *) 3'h0 : _1320_;
  assign _1322_ = _0316_ ? (* src = "../verilog/picorv32.v:510.13-510.44|../verilog/picorv32.v:510.9-510.75" *) 3'h4 : _1321_;
  assign _1323_ = _0317_ ? (* src = "../verilog/picorv32.v:511.13-511.44|../verilog/picorv32.v:511.9-511.75" *) 3'h6 : _1322_;
  assign _1324_ = _0318_ ? (* src = "../verilog/picorv32.v:512.13-512.44|../verilog/picorv32.v:512.9-512.75" *) 3'h7 : _1323_;
  assign _1325_ = _0314_ ? (* src = "../verilog/picorv32.v:508.12-508.46|../verilog/picorv32.v:508.8-514.11" *) _1324_ : _1320_;
  assign _1326_ = _0310_ ? (* full_case = 32'd1 *) (* src = "../verilog/picorv32.v:487.12-487.40|../verilog/picorv32.v:487.8-493.11" *) 3'h0 : mem_rdata_latched[4:2];
  function [2:0] _2822_;
    input [2:0] a;
    input [5:0] b;
    input [1:0] s;
    (* src = "../verilog/picorv32.v:0.0-0.0|../verilog/picorv32.v:461.6-474.13" *)
    (* parallel_case *)
    casez (s)
      2'b?1:
        _2822_ = b[2:0];
      2'b1?:
        _2822_ = b[5:3];
      default:
        _2822_ = a;
    endcase
  endfunction
  assign _1327_ = _2822_(_1310_, 6'h02, { _1071_, _0200_ });
  assign _0113_[14:12] = _0475_ ? (* src = "../verilog/picorv32.v:458.7-458.70|../verilog/picorv32.v:458.3-565.6" *) _1316_ : _1310_;
  assign _1328_ = mem_xfer ? (* src = "../verilog/picorv32.v:453.7-453.15|../verilog/picorv32.v:453.3-456.6" *) mem_rdata[11:8] : mem_rdata_q[11:8];
  assign _1329_ = _1076_ ? (* src = "../verilog/picorv32.v:0.0-0.0|../verilog/picorv32.v:531.6-562.13" *) { mem_rdata_latched[11:9], 1'h0 } : _1328_;
  function [3:0] _2826_;
    input [3:0] a;
    input [11:0] b;
    input [2:0] s;
    (* src = "../verilog/picorv32.v:0.0-0.0|../verilog/picorv32.v:459.4-564.11" *)
    (* parallel_case *)
    casez (s)
      3'b??1:
        _2826_ = b[3:0];
      3'b?1?:
        _2826_ = b[7:4];
      3'b1??:
        _2826_ = b[11:8];
      default:
        _2826_ = a;
    endcase
  endfunction
  assign _1330_ = _2826_(_1328_, { _1332_, _1331_, _1329_ }, { _1086_, _1083_, _1073_ });
  assign _1331_ = _0199_ ? (* src = "../verilog/picorv32.v:0.0-0.0|../verilog/picorv32.v:477.6-528.13" *) { mem_rdata_latched[11:10], mem_rdata_latched[4:3] } : _1328_;
  assign _1332_ = _1076_ ? (* src = "../verilog/picorv32.v:0.0-0.0|../verilog/picorv32.v:461.6-474.13" *) { mem_rdata_latched[11:10], mem_rdata_latched[6], 1'h0 } : _1328_;
  assign _0113_[11:8] = _0475_ ? (* src = "../verilog/picorv32.v:458.7-458.70|../verilog/picorv32.v:458.3-565.6" *) _1330_ : _1328_;
  assign _1333_ = mem_xfer ? (* src = "../verilog/picorv32.v:453.7-453.15|../verilog/picorv32.v:453.3-456.6" *) mem_rdata[30:25] : mem_rdata_q[30:25];
  function [5:0] _2831_;
    input [5:0] a;
    input [23:0] b;
    input [3:0] s;
    (* src = "../verilog/picorv32.v:0.0-0.0|../verilog/picorv32.v:531.6-562.13" *)
    (* parallel_case *)
    casez (s)
      4'b???1:
        _2831_ = b[5:0];
      4'b??1?:
        _2831_ = b[11:6];
      4'b?1??:
        _2831_ = b[17:12];
      4'b1???:
        _2831_ = b[23:18];
      default:
        _2831_ = a;
    endcase
  endfunction
  assign _1334_ = _2831_(_1333_, { 9'h000, mem_rdata_latched[3:2], mem_rdata_latched[12], _1338_, 3'h0, mem_rdata_latched[8:7], mem_rdata_latched[12] }, { _1071_, _1085_, _1069_, _1076_ });
  assign _1335_ = _0476_ ? (* src = "../verilog/picorv32.v:541.12-541.69|../verilog/picorv32.v:541.8-544.11" *) 6'h00 : _1333_;
  assign _1336_ = _0336_ ? (* src = "../verilog/picorv32.v:545.12-545.69|../verilog/picorv32.v:545.8-548.11" *) 6'h00 : _1335_;
  assign _1337_ = _0338_ ? (* src = "../verilog/picorv32.v:549.12-549.101|../verilog/picorv32.v:549.8-552.11" *) 6'h00 : _1336_;
  assign _1338_ = _0339_ ? (* src = "../verilog/picorv32.v:553.12-553.69|../verilog/picorv32.v:553.8-556.11" *) 6'h00 : _1337_;
  function [5:0] _2836_;
    input [5:0] a;
    input [17:0] b;
    input [2:0] s;
    (* src = "../verilog/picorv32.v:0.0-0.0|../verilog/picorv32.v:459.4-564.11" *)
    (* parallel_case *)
    casez (s)
      3'b??1:
        _2836_ = b[5:0];
      3'b?1?:
        _2836_ = b[11:6];
      3'b1??:
        _2836_ = b[17:12];
      default:
        _2836_ = a;
    endcase
  endfunction
  assign _1339_ = _2836_(_1333_, { _1346_, _1340_, _1334_ }, { _1086_, _1083_, _1073_ });
  function [5:0] _2837_;
    input [5:0] a;
    input [23:0] b;
    input [3:0] s;
    (* src = "../verilog/picorv32.v:0.0-0.0|../verilog/picorv32.v:477.6-528.13" *)
    (* parallel_case *)
    casez (s)
      4'b???1:
        _2837_ = b[5:0];
      4'b??1?:
        _2837_ = b[11:6];
      4'b?1??:
        _2837_ = b[17:12];
      4'b1???:
        _2837_ = b[23:18];
      default:
        _2837_ = a;
    endcase
  endfunction
  assign _1340_ = _2837_(_1333_, { mem_rdata_latched[12], mem_rdata_latched[12], mem_rdata_latched[12], mem_rdata_latched[12], mem_rdata_latched[12], mem_rdata_latched[12], mem_rdata_latched[12], mem_rdata_latched[12], _1345_[3:0], _1344_, mem_rdata_latched[12], mem_rdata_latched[12], mem_rdata_latched[12], mem_rdata_latched[6:5], mem_rdata_latched[2] }, { _0201_, _1082_, _1069_, _0199_ });
  assign _1341_ = _0311_ ? (* src = "../verilog/picorv32.v:496.12-496.45|../verilog/picorv32.v:496.8-499.11" *) 6'h00 : _1333_;
  assign _1342_ = _0312_ ? (* src = "../verilog/picorv32.v:500.12-500.45|../verilog/picorv32.v:500.8-503.11" *) 6'h20 : _1341_;
  assign _1343_ = _0313_ ? (* src = "../verilog/picorv32.v:504.12-504.45|../verilog/picorv32.v:504.8-507.11" *) { mem_rdata_latched[12], mem_rdata_latched[12], mem_rdata_latched[12], mem_rdata_latched[12], mem_rdata_latched[12], mem_rdata_latched[12] } : _1342_;
  assign _1344_ = _0314_ ? (* src = "../verilog/picorv32.v:508.12-508.46|../verilog/picorv32.v:508.8-514.11" *) _0278_[5:0] : _1343_;
  assign _1345_[3:0] = _0310_ ? (* full_case = 32'd1 *) (* src = "../verilog/picorv32.v:487.12-487.40|../verilog/picorv32.v:487.8-493.11" *) { mem_rdata_latched[4:3], mem_rdata_latched[5], mem_rdata_latched[2] } : { mem_rdata_latched[12], mem_rdata_latched[12], mem_rdata_latched[12], mem_rdata_latched[12] };
  function [5:0] _2843_;
    input [5:0] a;
    input [11:0] b;
    input [1:0] s;
    (* src = "../verilog/picorv32.v:0.0-0.0|../verilog/picorv32.v:461.6-474.13" *)
    (* parallel_case *)
    casez (s)
      2'b?1:
        _2843_ = b[5:0];
      2'b1?:
        _2843_ = b[11:6];
      default:
        _2843_ = a;
    endcase
  endfunction
  assign _1346_ = _2843_(_1333_, { 1'h0, mem_rdata_latched[10:7], mem_rdata_latched[12], 4'h0, mem_rdata_latched[5], mem_rdata_latched[12] }, { _1071_, _0200_ });
  assign _0113_[30:25] = _0475_ ? (* src = "../verilog/picorv32.v:458.7-458.70|../verilog/picorv32.v:458.3-565.6" *) _1339_ : _1333_;
  assign _0119_ = mem_xfer ? (* src = "../verilog/picorv32.v:453.7-453.15|../verilog/picorv32.v:453.3-456.6" *) mem_rdata : next_insn_opcode;
  function [31:0] _2846_;
    input [31:0] a;
    input [127:0] b;
    input [3:0] s;
    (* full_case = 32'd1 *)
    (* src = "../verilog/picorv32.v:0.0-0.0|../verilog/picorv32.v:436.5-442.12" *)
    (* parallel_case *)
    casez (s)
      4'b???1:
        _2846_ = b[31:0];
      4'b??1?:
        _2846_ = b[63:32];
      4'b?1??:
        _2846_ = b[95:64];
      4'b1???:
        _2846_ = b[127:96];
      default:
        _2846_ = a;
    endcase
  endfunction
  assign _0169_ = _2846_(32'hxxxxxxxx, { 24'h000000, mem_rdata[7:0], 24'h000000, mem_rdata[15:8], 24'h000000, mem_rdata[23:16], 24'h000000, mem_rdata[31:24] }, { _1350_, _1349_, _1348_, _1347_ });
  assign _1347_ = reg_op1[1:0] == (* full_case = 32'd1 *) (* src = "../verilog/picorv32.v:0.0-0.0|../verilog/picorv32.v:436.5-442.12" *) 2'h3;
  assign _1348_ = reg_op1[1:0] == (* full_case = 32'd1 *) (* src = "../verilog/picorv32.v:0.0-0.0|../verilog/picorv32.v:436.5-442.12" *) 2'h2;
  assign _1349_ = reg_op1[1:0] == (* full_case = 32'd1 *) (* src = "../verilog/picorv32.v:0.0-0.0|../verilog/picorv32.v:436.5-442.12" *) 1'h1;
  assign _1350_ = ! (* full_case = 32'd1 *) (* src = "../verilog/picorv32.v:0.0-0.0|../verilog/picorv32.v:436.5-442.12" *) reg_op1[1:0];
  assign _1351_ = mem_wordsize == (* full_case = 32'd1 *) (* src = "../verilog/picorv32.v:0.0-0.0|../verilog/picorv32.v:419.3-449.10" *) 2'h2;
  function [31:0] _2852_;
    input [31:0] a;
    input [63:0] b;
    input [1:0] s;
    (* full_case = 32'd1 *)
    (* src = "../verilog/picorv32.v:0.0-0.0|../verilog/picorv32.v:428.5-431.12" *)
    (* parallel_case *)
    casez (s)
      2'b?1:
        _2852_ = b[31:0];
      2'b1?:
        _2852_ = b[63:32];
      default:
        _2852_ = a;
    endcase
  endfunction
  assign _0162_ = _2852_(32'hxxxxxxxx, { 16'h0000, mem_rdata[15:0], 16'h0000, mem_rdata[31:16] }, { _1352_, reg_op1[1] });
  assign _1352_ = ~ (* full_case = 32'd1 *) (* src = "../verilog/picorv32.v:0.0-0.0|../verilog/picorv32.v:428.5-431.12" *) reg_op1[1];
  function [31:0] _2854_;
    input [31:0] a;
    input [95:0] b;
    input [2:0] s;
    (* full_case = 32'd1 *)
    (* src = "../verilog/picorv32.v:0.0-0.0|../verilog/picorv32.v:419.3-449.10" *)
    (* parallel_case *)
    casez (s)
      3'b??1:
        _2854_ = b[31:0];
      3'b?1?:
        _2854_ = b[63:32];
      3'b1??:
        _2854_ = b[95:64];
      default:
        _2854_ = a;
    endcase
  endfunction
  assign mem_rdata_word = _2854_(32'd0, { mem_rdata, _0162_, _0169_ }, { _0308_, _0309_, _1351_ });
  function [3:0] _2855_;
    input [3:0] a;
    input [11:0] b;
    input [2:0] s;
    (* full_case = 32'd1 *)
    (* src = "../verilog/picorv32.v:0.0-0.0|../verilog/picorv32.v:419.3-449.10" *)
    (* parallel_case *)
    casez (s)
      3'b??1:
        _2855_ = b[3:0];
      3'b?1?:
        _2855_ = b[7:4];
      3'b1??:
        _2855_ = b[11:8];
      default:
        _2855_ = a;
    endcase
  endfunction
  assign mem_la_wstrb = _2855_(4'h0, { 4'hf, _1410_, _1393_ }, { _0308_, _0309_, _1351_ });
  function [31:0] _2856_;
    input [31:0] a;
    input [95:0] b;
    input [2:0] s;
    (* full_case = 32'd1 *)
    (* src = "../verilog/picorv32.v:0.0-0.0|../verilog/picorv32.v:419.3-449.10" *)
    (* parallel_case *)
    casez (s)
      3'b??1:
        _2856_ = b[31:0];
      3'b?1?:
        _2856_ = b[63:32];
      3'b1??:
        _2856_ = b[95:64];
      default:
        _2856_ = a;
    endcase
  endfunction
  assign mem_la_wdata = _2856_(32'd0, { reg_op2, reg_op2[15:0], reg_op2[15:0], reg_op2[7:0], reg_op2[7:0], reg_op2[7:0], reg_op2[7:0] }, { _0308_, _0309_, _1351_ });
  assign _0094_ = resetn ? (* full_case = 32'd1 *) (* src = "../verilog/picorv32.v:408.7-408.14|../verilog/picorv32.v:408.3-415.6" *) _0473_ : 1'h0;
  assign _1353_ = last_mem_valid ? (* src = "../verilog/picorv32.v:412.8-412.23|../verilog/picorv32.v:412.4-413.46" *) mem_la_firstword_reg : mem_la_firstword;
  assign _0111_ = resetn ? (* full_case = 32'd1 *) (* src = "../verilog/picorv32.v:408.7-408.14|../verilog/picorv32.v:408.3-415.6" *) _1353_ : 1'h0;
  assign _0138_ = _0205_ ? (* src = "../verilog/picorv32.v:0.0-0.0|../verilog/picorv32.v:2007.3-2020.10" *) 32'd0 : _1406_;
  assign _1354_ = { dbg_insn_opcode[31:25], dbg_insn_opcode[19:15], dbg_insn_opcode[11:0] } == (* src = "../verilog/picorv32.v:0.0-0.0|../verilog/picorv32.v:2007.3-2020.10" *) 19'h4000b;
  assign _1355_ = { dbg_insn_opcode[31:25], dbg_insn_opcode[19:17], dbg_insn_opcode[6:0] } == (* src = "../verilog/picorv32.v:0.0-0.0|../verilog/picorv32.v:2007.3-2020.10" *) 4'hb;
  assign _0137_ = _0205_ ? (* src = "../verilog/picorv32.v:0.0-0.0|../verilog/picorv32.v:2007.3-2020.10" *) 5'h00 : _0276_[4:0];
  assign _1356_ = _0306_ ? (* src = "../verilog/picorv32.v:1989.7-1989.21|../verilog/picorv32.v:1989.3-1992.6" *) next_pc : dbg_irq_ret;
  assign _1357_ = rvfi_valid ? (* full_case = 32'd1 *) (* src = "../verilog/picorv32.v:1985.7-1985.17|../verilog/picorv32.v:1985.3-1992.6" *) dbg_irq_ret : _1356_;
  assign _0013_ = resetn ? (* full_case = 32'd1 *) (* src = "../verilog/picorv32.v:1981.7-1981.14|../verilog/picorv32.v:1981.3-1992.6" *) _1357_ : dbg_irq_ret;
  assign _1358_ = rvfi_valid ? (* full_case = 32'd1 *) (* src = "../verilog/picorv32.v:1985.7-1985.17|../verilog/picorv32.v:1985.3-1992.6" *) dbg_irq_call : dbg_irq_enter;
  assign _0012_ = resetn ? (* full_case = 32'd1 *) (* src = "../verilog/picorv32.v:1981.7-1981.14|../verilog/picorv32.v:1981.3-1992.6" *) _1358_ : 1'h0;
  assign _1359_ = _0306_ ? (* src = "../verilog/picorv32.v:1989.7-1989.21|../verilog/picorv32.v:1989.3-1992.6" *) 1'h1 : dbg_irq_call;
  assign _1360_ = rvfi_valid ? (* full_case = 32'd1 *) (* src = "../verilog/picorv32.v:1985.7-1985.17|../verilog/picorv32.v:1985.3-1992.6" *) 1'h0 : _1359_;
  assign _0011_ = resetn ? (* full_case = 32'd1 *) (* src = "../verilog/picorv32.v:1981.7-1981.14|../verilog/picorv32.v:1981.3-1992.6" *) _1360_ : 1'h0;
  assign _1361_ = _0454_ ? (* src = "../verilog/picorv32.v:2030.8-2030.38|../verilog/picorv32.v:2030.4-2036.7" *) mem_wdata : rvfi_mem_wdata;
  assign _1362_ = mem_instr ? (* full_case = 32'd1 *) (* src = "../verilog/picorv32.v:2023.8-2023.21|../verilog/picorv32.v:2023.4-2036.7" *) 32'd0 : _1361_;
  assign _0132_ = dbg_irq_call ? (* src = "../verilog/picorv32.v:2022.7-2022.20|../verilog/picorv32.v:2022.3-2037.6" *) rvfi_mem_wdata : _1362_;
  assign _1363_ = _0454_ ? (* src = "../verilog/picorv32.v:2030.8-2030.38|../verilog/picorv32.v:2030.4-2036.7" *) mem_rdata : rvfi_mem_rdata;
  assign _1364_ = mem_instr ? (* full_case = 32'd1 *) (* src = "../verilog/picorv32.v:2023.8-2023.21|../verilog/picorv32.v:2023.4-2036.7" *) 32'd0 : _1363_;
  assign _0130_ = dbg_irq_call ? (* src = "../verilog/picorv32.v:2022.7-2022.20|../verilog/picorv32.v:2022.3-2037.6" *) rvfi_mem_rdata : _1364_;
  assign _1365_ = _0454_ ? (* src = "../verilog/picorv32.v:2030.8-2030.38|../verilog/picorv32.v:2030.4-2036.7" *) mem_wstrb : rvfi_mem_wmask;
  assign _1366_ = mem_instr ? (* full_case = 32'd1 *) (* src = "../verilog/picorv32.v:2023.8-2023.21|../verilog/picorv32.v:2023.4-2036.7" *) 4'h0 : _1365_;
  assign _0133_ = dbg_irq_call ? (* src = "../verilog/picorv32.v:2022.7-2022.20|../verilog/picorv32.v:2022.3-2037.6" *) rvfi_mem_wmask : _1366_;
  assign _1367_ = _0454_ ? (* src = "../verilog/picorv32.v:2030.8-2030.38|../verilog/picorv32.v:2030.4-2036.7" *) _0277_[3:0] : rvfi_mem_rmask;
  assign _1368_ = mem_instr ? (* full_case = 32'd1 *) (* src = "../verilog/picorv32.v:2023.8-2023.21|../verilog/picorv32.v:2023.4-2036.7" *) 4'h0 : _1367_;
  assign _0131_ = dbg_irq_call ? (* src = "../verilog/picorv32.v:2022.7-2022.20|../verilog/picorv32.v:2022.3-2037.6" *) rvfi_mem_rmask : _1368_;
  assign _1369_ = _0454_ ? (* src = "../verilog/picorv32.v:2030.8-2030.38|../verilog/picorv32.v:2030.4-2036.7" *) mem_addr : rvfi_mem_addr;
  assign _1370_ = mem_instr ? (* full_case = 32'd1 *) (* src = "../verilog/picorv32.v:2023.8-2023.21|../verilog/picorv32.v:2023.4-2036.7" *) 32'd0 : _1369_;
  assign _0129_ = dbg_irq_call ? (* src = "../verilog/picorv32.v:2022.7-2022.20|../verilog/picorv32.v:2022.3-2037.6" *) rvfi_mem_addr : _1370_;
  assign _1371_ = rvfi_valid ? (* src = "../verilog/picorv32.v:2002.7-2002.17|../verilog/picorv32.v:2002.3-2005.6" *) 32'd0 : rvfi_rd_wdata;
  assign _1372_ = _0453_ ? (* full_case = 32'd1 *) (* src = "../verilog/picorv32.v:1998.7-1998.34|../verilog/picorv32.v:1998.3-2005.6" *) _1407_ : _1371_;
  assign _1373_ = resetn ? (* full_case = 32'd1 *) (* src = "../verilog/picorv32.v:1994.7-1994.14|../verilog/picorv32.v:1994.3-2005.6" *) _1372_ : 32'd0;
  assign _0136_ = _1374_ ? (* src = "../verilog/picorv32.v:0.0-0.0|../verilog/picorv32.v:2007.3-2020.10" *) 32'd0 : _1373_;
  assign _1374_ = { dbg_insn_opcode[31:25], dbg_insn_opcode[11:9], dbg_insn_opcode[6:0] } == (* src = "../verilog/picorv32.v:0.0-0.0|../verilog/picorv32.v:2007.3-2020.10" *) 11'h40b;
  assign _1375_ = rvfi_valid ? (* src = "../verilog/picorv32.v:2002.7-2002.17|../verilog/picorv32.v:2002.3-2005.6" *) 5'h00 : rvfi_rd_addr;
  assign _1376_ = _0453_ ? (* full_case = 32'd1 *) (* src = "../verilog/picorv32.v:1998.7-1998.34|../verilog/picorv32.v:1998.3-2005.6" *) latched_rd : _1375_;
  assign _1377_ = resetn ? (* full_case = 32'd1 *) (* src = "../verilog/picorv32.v:1994.7-1994.14|../verilog/picorv32.v:1994.3-2005.6" *) _1376_ : 5'h00;
  assign _0135_ = _1374_ ? (* src = "../verilog/picorv32.v:0.0-0.0|../verilog/picorv32.v:2007.3-2020.10" *) 5'h00 : _1377_;
  assign _0154_ = _0448_ ? (* full_case = 32'd1 *) (* src = "../verilog/picorv32.v:1926.8-1926.60|../verilog/picorv32.v:1926.4-1929.33" *) 1'h1 : _0149_;
  assign _0078_[2] = _0451_ ? (* full_case = 32'd1 *) (* src = "../verilog/picorv32.v:1924.7-1924.94|../verilog/picorv32.v:1924.3-1930.6" *) _0154_ : _0149_;
  assign _0153_ = _0448_ ? (* full_case = 32'd1 *) (* src = "../verilog/picorv32.v:1918.9-1918.61|../verilog/picorv32.v:1918.5-1921.34" *) 1'h1 : _0150_;
  assign _0152_ = _0449_ ? (* full_case = 32'd1 *) (* src = "../verilog/picorv32.v:1916.8-1916.44|../verilog/picorv32.v:1916.4-1922.7" *) _0153_ : _0150_;
  assign _0151_ = _0448_ ? (* full_case = 32'd1 *) (* src = "../verilog/picorv32.v:1911.9-1911.61|../verilog/picorv32.v:1911.5-1914.34" *) 1'h1 : _0170_[2];
  assign _0150_ = _0446_ ? (* full_case = 32'd1 *) (* src = "../verilog/picorv32.v:1909.8-1909.46|../verilog/picorv32.v:1909.4-1915.7" *) _0151_ : _0170_[2];
  assign _0149_ = _0445_ ? (* full_case = 32'd1 *) (* src = "../verilog/picorv32.v:1908.7-1908.65|../verilog/picorv32.v:1908.3-1923.6" *) _0152_ : _0170_[2];
  assign _0174_[31:2] = _0303_ ? (* full_case = 32'd1 *) (* src = "../verilog/picorv32.v:0.0-0.0|../verilog/picorv32.v:1489.3-1906.10" *) _0177_[31:2] : 30'h00000000;
  assign _0171_ = _0532_ ? (* full_case = 32'd1 *) (* src = "../verilog/picorv32.v:1877.9-1877.37|../verilog/picorv32.v:1877.5-1904.8" *) _0175_ : 1'h0;
  function [0:0] _2905_;
    input [0:0] a;
    input [1:0] b;
    input [1:0] s;
    (* full_case = 32'd1 *)
    (* src = "../verilog/picorv32.v:0.0-0.0|../verilog/picorv32.v:1489.3-1906.10" *)
    (* parallel_case *)
    casez (s)
      2'b?1:
        _2905_ = b[0:0];
      2'b1?:
        _2905_ = b[1:1];
      default:
        _2905_ = a;
    endcase
  endfunction
  assign _0174_[1] = _2905_(1'h0, { _0177_[1], _0179_ }, { _0303_, _0783_ });
  assign _1378_ = & (* src = "../verilog/picorv32.v:393.108-393.118" *) mem_state;
  assign _1379_ = & (* src = "../verilog/picorv32.v:394.27-394.51" *) mem_rdata_latched[1:0];
  assign _1380_ = & (* src = "../verilog/picorv32.v:632.13-632.29" *) mem_rdata[1:0];
  assign _1238_ = & (* src = "../verilog/picorv32.v:815.8-815.30" *) next_insn_opcode[1:0];
  assign _0801_ = | (* src = "../verilog/picorv32.v:0.0-0.0" *) irq_pending;
  assign _1381_ = | (* src = "../verilog/picorv32.v:1387.18-1387.56" *) decoded_rs1;
  assign _1382_ = | (* src = "../verilog/picorv32.v:1388.18-1388.56" *) decoded_rs2;
  assign _1383_ = | (* src = "../verilog/picorv32.v:2000.21-2000.52" *) latched_rd;
  assign _1384_ = | (* src = "../verilog/picorv32.v:2032.23-2032.45" *) mem_wstrb;
  assign _1385_ = | (* src = "../verilog/picorv32.v:1114.43-1118.5" *) { _0408_, _0409_, _0410_ };
  assign _1386_ = | (* src = "../verilog/picorv32.v:1120.77-1127.5" *) { _0289_, _0288_, _0287_, _0286_, _0284_, _0282_ };
  assign _1149_ = | (* src = "../verilog/picorv32.v:1141.5-1141.30" *) { instr_auipc, instr_lui };
  assign _1147_ = | (* src = "../verilog/picorv32.v:1143.5-1143.55" *) { is_alu_reg_imm, is_lb_lh_lw_lbu_lhu, instr_jalr };
  assign _1387_ = | (* src = "../verilog/picorv32.v:1540.73-1540.99" *) _0194_;
  assign _1388_ = | (* src = "../verilog/picorv32.v:1924.81-1924.93" *) reg_pc[1:0];
  assign _1389_ = | (* src = "../verilog/picorv32.v:393.42-393.52" *) mem_state;
  assign is_rdcycle_rdcycleh_rdinstr_rdinstrh = | (* src = "../verilog/picorv32.v:709.48-709.111" *) { instr_rdinstrh, instr_rdinstr, instr_rdcycleh, instr_rdcycle };
  assign _0087_ = | (* src = "../verilog/picorv32.v:879.23-879.59" *) { instr_jal, instr_auipc, instr_lui };
  assign _1390_ = | (* src = "../verilog/picorv32.v:880.41-880.123" *) { instr_sub, instr_add, instr_addi, instr_jalr, instr_jal, instr_auipc, instr_lui };
  assign _0092_ = | (* src = "../verilog/picorv32.v:881.22-881.57" *) { instr_slt, instr_slti, instr_blt };
  assign _0093_ = | (* src = "../verilog/picorv32.v:882.25-882.63" *) { instr_sltu, instr_sltiu, instr_bltu };
  assign _0086_ = | (* src = "../verilog/picorv32.v:883.20-883.53" *) { instr_lhu, instr_lbu, instr_lw };
  assign _1391_ = | (* src = "../verilog/picorv32.v:884.17-884.96" *) { is_beq_bne_blt_bge_bltu_bgeu, instr_sltu, instr_slt, instr_sltiu, instr_slti };
  assign _1392_ = | (* src = "../verilog/picorv32.v:926.27-926.51" *) mem_rdata_latched[12:5];
  assign alu_shl = reg_op1 << (* src = "../verilog/picorv32.v:1282.14-1282.37" *) reg_op2[4:0];
  assign _1393_ = 1'h1 << (* src = "../verilog/picorv32.v:435.20-435.43" *) reg_op1[1:0];
  assign alu_shr = $signed({ _1397_, reg_op1 }) >>> (* src = "../verilog/picorv32.v:1283.14-1283.95" *) reg_op2[4:0];
  assign _1394_ = reg_op1 - (* src = "../verilog/picorv32.v:1278.30-1278.47" *) reg_op2;
  assign _1395_ = timer - (* src = "../verilog/picorv32.v:1441.8-1441.17" *) 1'h1;
  assign _0274_[4:0] = reg_sh - (* src = "../verilog/picorv32.v:1839.16-1839.26" *) 3'h4;
  assign _1396_[4:0] = reg_sh - (* src = "../verilog/picorv32.v:1846.16-1846.26" *) 1'h1;
  assign next_pc = _0413_ ? (* src = "../verilog/picorv32.v:1251.19-1251.79" *) { reg_out[31:1], 1'h0 } : reg_next_pc;
  assign alu_add_sub = instr_sub ? (* src = "../verilog/picorv32.v:1278.18-1278.67" *) _1394_ : _0182_;
  assign _1397_ = _0519_ ? (* src = "../verilog/picorv32.v:1283.23-1283.67" *) reg_op1[31] : 1'h0;
  assign _1398_[2:0] = latched_compr ? (* src = "../verilog/picorv32.v:1356.33-1356.54" *) 3'h2 : 3'h4;
  assign { _0195_[31:1], _1399_[0] } = latched_stalu ? (* src = "../verilog/picorv32.v:1360.23-1360.58" *) alu_out_q : reg_out;
  assign cpuregs_rs1 = _1381_ ? (* src = "../verilog/picorv32.v:1387.18-1387.56" *) _0771_ : 32'd0;
  assign cpuregs_rs2 = _1382_ ? (* src = "../verilog/picorv32.v:1388.18-1388.56" *) _0772_ : 32'd0;
  assign _0007_ = resetn ? (* src = "../verilog/picorv32.v:1431.19-1431.47" *) _0184_ : 64'h0000000000000000;
  assign _1400_ = latched_store ? (* src = "../verilog/picorv32.v:1502.20-1502.92" *) { _0195_[31:1], 1'h0 } : reg_next_pc;
  assign { _0780_[35:33], _1401_[32], _0780_[31:0] } = irq_active ? (* src = "../verilog/picorv32.v:1523.22-1523.48" *) 36'h800000000 : 36'h000000000;
  assign _1402_ = _0305_ ? (* src = "../verilog/picorv32.v:1542.7-1543.41" *) 2'h1 : _1403_;
  assign _1403_ = _0306_ ? (* src = "../verilog/picorv32.v:1543.7-1543.41" *) 2'h2 : 2'h0;
  assign _0275_[2:0] = compressed_instr ? (* src = "../verilog/picorv32.v:1554.36-1554.60" *) 3'h2 : 3'h4;
  assign _1404_ = instr_lui ? (* src = "../verilog/picorv32.v:1642.18-1642.40" *) 32'd0 : reg_pc;
  assign _1405_ = _0440_ ? (* src = "../verilog/picorv32.v:1717.18-1717.81" *) { 27'h0000000, decoded_rs2 } : decoded_imm;
  assign _0134_ = resetn ? (* src = "../verilog/picorv32.v:1968.17-1968.53" *) _0190_ : 64'h0000000000000000;
  assign _0276_[4:0] = dbg_rs1val_valid ? (* src = "../verilog/picorv32.v:1971.20-1971.55" *) dbg_insn_rs1 : 5'h00;
  assign _0139_ = dbg_rs2val_valid ? (* src = "../verilog/picorv32.v:1972.20-1972.55" *) dbg_insn_rs2 : 5'h00;
  assign _1406_ = dbg_rs1val_valid ? (* src = "../verilog/picorv32.v:1974.21-1974.54" *) dbg_rs1val : 32'd0;
  assign _0140_ = dbg_rs2val_valid ? (* src = "../verilog/picorv32.v:1975.21-1975.54" *) dbg_rs2val : 32'd0;
  assign _1407_ = _1383_ ? (* src = "../verilog/picorv32.v:2000.21-2000.52" *) cpuregs_wrdata : 32'd0;
  assign _0277_[3:0] = _1384_ ? (* src = "../verilog/picorv32.v:2032.23-2032.45" *) 4'h0 : 4'hf;
  assign rvfi_pc_wdata = dbg_irq_call ? (* src = "../verilog/picorv32.v:2041.19-2041.61" *) dbg_irq_ret : dbg_insn_addr;
  assign mem_la_addr = _0538_ ? (* src = "../verilog/picorv32.v:399.23-399.130" *) { _0191_, 2'h0 } : { reg_op1[31:2], 2'h0 };
  assign mem_rdata_latched_noshuffle = _0545_ ? (* src = "../verilog/picorv32.v:401.39-401.96" *) mem_rdata : mem_rdata_q;
  assign mem_rdata_latched = _0471_ ? (* src = "../verilog/picorv32.v:403.29-405.114" *) { 16'h0000, mem_16bit_buffer } : _1408_;
  assign _1408_ = _0472_ ? (* src = "../verilog/picorv32.v:404.4-405.114" *) { mem_rdata_latched_noshuffle[15:0], mem_16bit_buffer } : _1409_;
  assign _1409_ = _0458_ ? (* src = "../verilog/picorv32.v:405.4-405.114" *) { 16'h0000, mem_rdata_latched_noshuffle[31:16] } : mem_rdata_latched_noshuffle;
  assign _1410_ = reg_op1[1] ? (* src = "../verilog/picorv32.v:427.20-427.50" *) 4'hc : 4'h3;
  assign _0278_[5:0] = _0315_ ? (* src = "../verilog/picorv32.v:513.31-513.88" *) 6'h20 : 6'h00;
  assign _0279_[1:0] = _0539_ ? (* src = "../verilog/picorv32.v:639.21-639.57" *) 2'h0 : 2'h3;
  assign _1411_ = reg_op1 ^ (* src = "../verilog/picorv32.v:1313.15-1313.32" *) reg_op2;
  assign _0002_[30:0] = { _0002_[31], _0002_[31], _0002_[31], _0002_[31], _0002_[31], _0002_[31], _0002_[31], _0002_[31], _0002_[31], _0002_[31], _0002_[31], _0002_[31], _0002_[31], _0002_[31], _0002_[31], _0002_[31], _0002_[31], _0002_[31], _0002_[31], _0002_[31], _0002_[31], _0002_[31], _0002_[31], _0002_[31], _0002_[31], _0002_[31], _0002_[31], _0002_[31], _0002_[31], _0002_[31], _0002_[31] };
  assign { _0170_[31:3], _0170_[1:0] } = { _0078_[31:3], _0078_[1:0] };
  assign _0195_[0] = 1'h0;
  assign _0266_[7:4] = 4'h0;
  assign _0267_[7:4] = 4'h0;
  assign _0268_[7:4] = 4'h0;
  assign _0269_[7:4] = 4'h0;
  assign _0270_[7:4] = 4'h0;
  assign _0271_[7] = 1'h0;
  assign _0272_[7] = 1'h0;
  assign _0273_[3:2] = 2'h0;
  assign _0275_[31:3] = 29'h00000000;
  assign _0276_[31:5] = 27'hxxxxxxx;
  assign _0277_[31:4] = 28'hxxxxxxx;
  assign _0278_[6] = 1'h0;
  assign _0279_[31:2] = 30'hxxxxxxxx;
  assign _0780_[32] = 1'h1;
  assign _0893_[7] = 1'h0;
  assign _0894_[7] = 1'h0;
  assign _1012_[31] = reg_op1[31];
  assign _1015_[31] = reg_op1[31];
  assign _1345_[5:4] = { mem_rdata_latched[12], mem_rdata_latched[12] };
  assign _1398_[31:3] = 29'h00000000;
  assign _1399_[31:1] = _0195_[31:1];
  assign { _1401_[35:33], _1401_[31:0] } = { _0780_[35:33], _0780_[31:0] };
  assign dbg_mem_addr = mem_addr;
  assign dbg_mem_instr = mem_instr;
  assign dbg_mem_rdata = mem_rdata;
  assign dbg_mem_ready = mem_ready;
  assign dbg_mem_valid = mem_valid;
  assign dbg_mem_wdata = mem_wdata;
  assign dbg_mem_wstrb = mem_wstrb;
  assign dbg_reg_x0 = 32'd0;
  assign decoded_rs = 5'h00;
  assign pcpi_div_rd = 32'd0;
  assign pcpi_div_ready = 1'h0;
  assign pcpi_div_wait = 1'h0;
  assign pcpi_div_wr = 1'h0;
  assign pcpi_int_rd = 32'd0;
  assign pcpi_int_wr = 1'h0;
  assign pcpi_mul_rd = 32'd0;
  assign pcpi_mul_ready = 1'h0;
  assign pcpi_mul_wait = 1'h0;
  assign pcpi_mul_wr = 1'h0;
  assign pcpi_rs1 = reg_op1;
  assign pcpi_rs2 = reg_op2;
  assign _0581_ = \cpuregs[0] ;
  assign _0582_ = \cpuregs[1] ;
  assign _0595_ = \cpuregs[2] ;
  assign _0596_ = \cpuregs[3] ;
  assign _0597_ = \cpuregs[4] ;
  assign _0598_ = \cpuregs[5] ;
  assign _0599_ = \cpuregs[6] ;
  assign _0600_ = \cpuregs[7] ;
  assign _0601_ = \cpuregs[8] ;
  assign _0602_ = \cpuregs[9] ;
  assign _0603_ = \cpuregs[10] ;
  assign _0604_ = \cpuregs[11] ;
  assign _0605_ = \cpuregs[12] ;
  assign _0606_ = \cpuregs[13] ;
  assign _0607_ = \cpuregs[14] ;
  assign _0608_ = \cpuregs[15] ;
  assign _0609_ = \cpuregs[16] ;
  assign _0610_ = \cpuregs[17] ;
  assign _0611_ = \cpuregs[18] ;
  assign _0612_ = \cpuregs[19] ;
  assign _0583_ = \cpuregs[20] ;
  assign _0584_ = \cpuregs[21] ;
  assign _0585_ = \cpuregs[22] ;
  assign _0586_ = \cpuregs[23] ;
  assign _0587_ = \cpuregs[24] ;
  assign _0588_ = \cpuregs[25] ;
  assign _0589_ = \cpuregs[26] ;
  assign _0590_ = \cpuregs[27] ;
  assign _0591_ = \cpuregs[28] ;
  assign _0592_ = \cpuregs[29] ;
  assign _0593_ = \cpuregs[30] ;
  assign _0594_ = \cpuregs[31] ;
  assign _0643_ = \cpuregs[0] ;
  assign _0644_ = \cpuregs[1] ;
  assign _0657_ = \cpuregs[2] ;
  assign _0658_ = \cpuregs[3] ;
  assign _0659_ = \cpuregs[4] ;
  assign _0660_ = \cpuregs[5] ;
  assign _0661_ = \cpuregs[6] ;
  assign _0662_ = \cpuregs[7] ;
  assign _0663_ = \cpuregs[8] ;
  assign _0664_ = \cpuregs[9] ;
  assign _0665_ = \cpuregs[10] ;
  assign _0666_ = \cpuregs[11] ;
  assign _0667_ = \cpuregs[12] ;
  assign _0668_ = \cpuregs[13] ;
  assign _0669_ = \cpuregs[14] ;
  assign _0670_ = \cpuregs[15] ;
  assign _0671_ = \cpuregs[16] ;
  assign _0672_ = \cpuregs[17] ;
  assign _0673_ = \cpuregs[18] ;
  assign _0674_ = \cpuregs[19] ;
  assign _0645_ = \cpuregs[20] ;
  assign _0646_ = \cpuregs[21] ;
  assign _0647_ = \cpuregs[22] ;
  assign _0648_ = \cpuregs[23] ;
  assign _0649_ = \cpuregs[24] ;
  assign _0650_ = \cpuregs[25] ;
  assign _0651_ = \cpuregs[26] ;
  assign _0652_ = \cpuregs[27] ;
  assign _0653_ = \cpuregs[28] ;
  assign _0654_ = \cpuregs[29] ;
  assign _0655_ = \cpuregs[30] ;
  assign _0656_ = \cpuregs[31] ;
  assign _0739_ = _0707_;
  assign _0750_ = _0718_;
  assign _0761_ = _0729_;
  assign _0764_ = _0732_;
  assign _0765_ = _0733_;
  assign _0766_ = _0734_;
  assign _0767_ = _0735_;
  assign _0768_ = _0736_;
  assign _0769_ = _0737_;
  assign _0770_ = _0738_;
  assign _0740_ = _0708_;
  assign _0741_ = _0709_;
  assign _0742_ = _0710_;
  assign _0743_ = _0711_;
  assign _0744_ = _0712_;
  assign _0745_ = _0713_;
  assign _0746_ = _0714_;
  assign _0747_ = _0715_;
  assign _0748_ = _0716_;
  assign _0749_ = _0717_;
  assign _0751_ = _0719_;
  assign _0752_ = _0720_;
  assign _0753_ = _0721_;
  assign _0754_ = _0722_;
  assign _0755_ = _0723_;
  assign _0756_ = _0724_;
  assign _0757_ = _0725_;
  assign _0758_ = _0726_;
  assign _0759_ = _0727_;
  assign _0760_ = _0728_;
  assign _0762_ = _0730_;
  assign _0763_ = _0731_;
endmodule
