/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  wire _00_;
  wire _01_;
  reg [3:0] _02_;
  reg [3:0] _03_;
  wire [5:0] _04_;
  wire [7:0] _05_;
  wire celloutsig_0_0z;
  wire celloutsig_0_10z;
  wire [20:0] celloutsig_0_11z;
  wire celloutsig_0_12z;
  wire celloutsig_0_13z;
  wire [8:0] celloutsig_0_14z;
  wire [21:0] celloutsig_0_15z;
  wire celloutsig_0_16z;
  wire celloutsig_0_17z;
  wire celloutsig_0_18z;
  wire celloutsig_0_19z;
  wire [2:0] celloutsig_0_20z;
  wire [31:0] celloutsig_0_23z;
  wire celloutsig_0_24z;
  wire celloutsig_0_27z;
  wire celloutsig_0_28z;
  wire [2:0] celloutsig_0_29z;
  wire celloutsig_0_2z;
  wire celloutsig_0_30z;
  wire celloutsig_0_31z;
  wire celloutsig_0_32z;
  wire celloutsig_0_37z;
  wire celloutsig_0_38z;
  wire [6:0] celloutsig_0_3z;
  wire celloutsig_0_46z;
  wire celloutsig_0_49z;
  wire celloutsig_0_4z;
  wire celloutsig_0_50z;
  wire [10:0] celloutsig_0_5z;
  wire [3:0] celloutsig_0_6z;
  wire [10:0] celloutsig_0_7z;
  wire [7:0] celloutsig_0_8z;
  wire celloutsig_0_9z;
  wire [5:0] celloutsig_1_0z;
  wire celloutsig_1_10z;
  wire celloutsig_1_11z;
  wire celloutsig_1_12z;
  wire celloutsig_1_14z;
  wire [16:0] celloutsig_1_15z;
  wire celloutsig_1_18z;
  wire [7:0] celloutsig_1_19z;
  wire [24:0] celloutsig_1_1z;
  wire celloutsig_1_2z;
  wire celloutsig_1_3z;
  wire celloutsig_1_4z;
  wire celloutsig_1_5z;
  wire celloutsig_1_6z;
  wire celloutsig_1_7z;
  wire celloutsig_1_8z;
  wire celloutsig_1_9z;
  input [63:0] clkin_data;
  wire [63:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_0_38z = celloutsig_0_32z ? celloutsig_0_37z : celloutsig_0_27z;
  assign celloutsig_1_14z = celloutsig_1_9z ? in_data[134] : celloutsig_1_3z;
  assign celloutsig_1_18z = celloutsig_1_6z ? celloutsig_1_6z : celloutsig_1_1z[16];
  assign celloutsig_0_32z = ~(celloutsig_0_19z & celloutsig_0_10z);
  assign celloutsig_0_4z = ~(celloutsig_0_0z & in_data[11]);
  assign celloutsig_1_2z = ~(celloutsig_1_1z[1] & in_data[97]);
  assign celloutsig_1_7z = ~(celloutsig_1_2z & celloutsig_1_5z);
  assign celloutsig_1_9z = ~(celloutsig_1_6z & celloutsig_1_2z);
  assign celloutsig_1_12z = ~(celloutsig_1_4z & celloutsig_1_9z);
  assign celloutsig_0_2z = ~(_00_ & in_data[10]);
  assign celloutsig_0_50z = ~((celloutsig_0_23z[8] | celloutsig_0_19z) & (celloutsig_0_46z | celloutsig_0_29z[2]));
  assign celloutsig_1_8z = ~((celloutsig_1_6z | celloutsig_1_5z) & (celloutsig_1_5z | celloutsig_1_0z[4]));
  assign celloutsig_0_18z = celloutsig_0_5z[6] | ~(celloutsig_0_3z[2]);
  assign celloutsig_1_5z = in_data[126] | celloutsig_1_4z;
  assign celloutsig_0_16z = celloutsig_0_7z[3] | celloutsig_0_12z;
  assign celloutsig_0_49z = ~(celloutsig_0_31z ^ celloutsig_0_30z);
  assign celloutsig_0_27z = ~(celloutsig_0_7z[7] ^ celloutsig_0_23z[14]);
  assign celloutsig_1_19z = { celloutsig_1_15z[16:14], celloutsig_1_2z, celloutsig_1_14z, celloutsig_1_5z, celloutsig_1_12z, celloutsig_1_10z } + { celloutsig_1_0z[2:1], celloutsig_1_7z, celloutsig_1_12z, celloutsig_1_4z, celloutsig_1_5z, celloutsig_1_9z, celloutsig_1_12z };
  reg [5:0] _24_;
  always_ff @(posedge clkin_data[0], negedge clkin_data[32])
    if (!clkin_data[32]) _24_ <= 6'h00;
    else _24_ <= in_data[52:47];
  assign { _04_[5:2], _00_, _04_[0] } = _24_;
  always_ff @(posedge clkin_data[0], negedge clkin_data[32])
    if (!clkin_data[32]) _02_ <= 4'h0;
    else _02_ <= celloutsig_0_3z[4:1];
  always_ff @(posedge celloutsig_1_19z[0], negedge clkin_data[32])
    if (!clkin_data[32]) _03_ <= 4'h0;
    else _03_ <= { _02_[2:0], celloutsig_0_17z };
  reg [7:0] _27_;
  always_ff @(posedge celloutsig_1_19z[0], negedge clkin_data[32])
    if (!clkin_data[32]) _27_ <= 8'h00;
    else _27_ <= { celloutsig_0_14z[7:1], celloutsig_0_2z };
  assign { _05_[7], _01_, _05_[5:0] } = _27_;
  assign celloutsig_0_29z = { _04_[3:2], _00_ } & celloutsig_0_5z[4:2];
  assign celloutsig_0_5z = { _04_[3:2], _00_, _04_[0], _04_[5:2], _00_, _04_[0], celloutsig_0_0z } & in_data[29:19];
  assign celloutsig_0_23z = { celloutsig_0_14z[7:1], celloutsig_0_2z, celloutsig_0_8z, _03_, celloutsig_0_20z, celloutsig_0_9z, _03_, celloutsig_0_6z } & { celloutsig_0_15z[21:4], celloutsig_0_6z, celloutsig_0_18z, celloutsig_0_12z, celloutsig_0_12z, celloutsig_0_3z };
  assign celloutsig_0_10z = celloutsig_0_8z[7:4] <= { celloutsig_0_5z[7:6], celloutsig_0_4z, celloutsig_0_9z };
  assign celloutsig_0_24z = { celloutsig_0_15z[18:9], celloutsig_0_17z, celloutsig_0_3z } <= { celloutsig_0_15z[18:10], celloutsig_0_14z };
  assign celloutsig_0_31z = ! { _05_[7], _01_, _05_[5:0], celloutsig_0_28z, celloutsig_0_24z, celloutsig_0_28z };
  assign celloutsig_0_37z = ! in_data[76:64];
  assign celloutsig_0_30z = { in_data[83:80], celloutsig_0_24z, celloutsig_0_2z, celloutsig_0_2z, celloutsig_0_27z } || { celloutsig_0_7z[8:7], _04_[5:2], _00_, _04_[0] };
  assign celloutsig_1_6z = celloutsig_1_0z[4:2] || { celloutsig_1_1z[14:13], celloutsig_1_3z };
  assign celloutsig_1_10z = { celloutsig_1_0z[3:1], celloutsig_1_3z, celloutsig_1_3z, celloutsig_1_5z, celloutsig_1_9z } || { in_data[177:172], celloutsig_1_8z };
  assign celloutsig_0_14z = { celloutsig_0_6z[1], celloutsig_0_6z, celloutsig_0_13z, celloutsig_0_12z, celloutsig_0_9z, celloutsig_0_4z } % { 1'h1, celloutsig_0_0z, celloutsig_0_3z };
  assign celloutsig_1_3z = { celloutsig_1_1z[14:9], celloutsig_1_2z, celloutsig_1_2z } != in_data[143:136];
  assign celloutsig_1_4z = in_data[162:157] != in_data[126:121];
  assign celloutsig_0_12z = in_data[80:72] != { celloutsig_0_7z[7:0], celloutsig_0_2z };
  assign celloutsig_0_13z = celloutsig_0_8z[4:0] != celloutsig_0_3z[6:2];
  assign celloutsig_0_7z = - { celloutsig_0_5z[10:1], celloutsig_0_2z };
  assign celloutsig_0_15z = - in_data[53:32];
  assign celloutsig_0_0z = in_data[4:0] !== in_data[7:3];
  assign celloutsig_0_17z = { _04_[5:2], celloutsig_0_10z, celloutsig_0_16z } !== { celloutsig_0_14z[7:4], celloutsig_0_12z, celloutsig_0_12z };
  assign celloutsig_1_11z = & { celloutsig_1_9z, celloutsig_1_7z, celloutsig_1_6z, celloutsig_1_3z, celloutsig_1_2z, in_data[165:129] };
  assign celloutsig_0_46z = celloutsig_0_38z & celloutsig_0_14z[6];
  assign celloutsig_0_28z = celloutsig_0_11z[19] & celloutsig_0_11z[14];
  assign celloutsig_0_3z = { _04_[4], _04_[5:2], _00_, _04_[0] } >>> { in_data[70:67], celloutsig_0_0z, celloutsig_0_2z, celloutsig_0_2z };
  assign celloutsig_0_6z = celloutsig_0_3z[4:1] >>> celloutsig_0_5z[5:2];
  assign celloutsig_1_15z = { celloutsig_1_1z[22:14], celloutsig_1_8z, celloutsig_1_3z, celloutsig_1_2z, celloutsig_1_5z, celloutsig_1_9z, celloutsig_1_3z, celloutsig_1_6z, celloutsig_1_10z } >>> { celloutsig_1_9z, celloutsig_1_3z, celloutsig_1_11z, celloutsig_1_11z, celloutsig_1_10z, celloutsig_1_10z, celloutsig_1_10z, celloutsig_1_9z, celloutsig_1_2z, celloutsig_1_7z, celloutsig_1_3z, celloutsig_1_6z, celloutsig_1_10z, celloutsig_1_8z, celloutsig_1_10z, celloutsig_1_7z, celloutsig_1_14z };
  assign celloutsig_1_0z = in_data[166:161] ~^ in_data[159:154];
  assign celloutsig_1_1z = in_data[151:127] ~^ { in_data[116], celloutsig_1_0z, celloutsig_1_0z, celloutsig_1_0z, celloutsig_1_0z };
  assign celloutsig_0_8z = celloutsig_0_5z[8:1] ~^ { celloutsig_0_7z[7:1], celloutsig_0_0z };
  assign celloutsig_0_11z = { in_data[42:31], celloutsig_0_10z, _04_[5:2], _00_, _04_[0], celloutsig_0_4z, celloutsig_0_0z } ~^ { _04_[4:2], _00_, _04_[0], celloutsig_0_0z, celloutsig_0_9z, celloutsig_0_0z, celloutsig_0_0z, celloutsig_0_7z, celloutsig_0_10z };
  assign celloutsig_0_20z = { _04_[2], _00_, celloutsig_0_10z } ~^ celloutsig_0_7z[3:1];
  assign celloutsig_0_9z = ~((celloutsig_0_0z & celloutsig_0_6z[2]) | (celloutsig_0_0z & celloutsig_0_2z));
  assign celloutsig_0_19z = ~((celloutsig_0_7z[2] & celloutsig_0_16z) | (celloutsig_0_8z[0] & celloutsig_0_0z));
  assign _04_[1] = _00_;
  assign _05_[6] = _01_;
  assign { out_data[128], out_data[103:96], out_data[32], out_data[0] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_49z, celloutsig_0_50z };
endmodule
