0.7
2020.2
Jun 10 2021
20:04:57
C:/Vivado/2021.1/data/xsim/system_verilog/uvm_include/uvm_macros.svh,1623376426,verilog,,,,,,,,,,,,
U:/Documents/SPI_CONTROLLER/SPI_CONTROLLER.sim/sim_1/behav/xsim/glbl.v,1623370582,verilog,,,,glbl,,uvm,,,,,,
U:/Documents/SPI_CONTROLLER/SPI_CONTROLLER.srcs/sim_1/new/tb.sv,1724908665,systemVerilog,,,C:/Vivado/2021.1/data/xsim/system_verilog/uvm_include/uvm_macros.svh,tb,,uvm,,,,,,
U:/Documents/SPI_CONTROLLER/SPI_CONTROLLER.srcs/sources_1/new/spi_mem.sv,1724908662,systemVerilog,U:/Documents/SPI_CONTROLLER/SPI_CONTROLLER.srcs/sim_1/new/tb.sv,U:/Documents/SPI_CONTROLLER/SPI_CONTROLLER.srcs/sim_1/new/tb.sv,C:/Vivado/2021.1/data/xsim/system_verilog/uvm_include/uvm_macros.svh,$unit_spi_mem_sv;spi_i;spi_mem,,uvm,,,,,,
