{
  "cells": [
    {
      "cell_type": "code",
      "execution_count": null,
      "metadata": {
        "collapsed": false
      },
      "outputs": [],
      "source": [
        "%matplotlib inline"
      ]
    },
    {
      "cell_type": "markdown",
      "metadata": {},
      "source": [
        "\n# Physical/Tefchmapped Partition Conn Box 02\n\nThis example demonstrates partitioning a tech-mapped connection box based on the mapped gates.\n\nWe first convert a tech-mapped connection box netlist to a NetworkX graph. \nThe graph is converted to a two-dimensional array and passed to the metis library \nwhich performs the partitioning based on assigned weights.\n\nThe partitioned graph is rendered in the following SVG.\n\n.. note:\n        All the global signals are stripped down\nbefore converting netlist to a graph (including connections between\nshift registers chain).\n\n**Horizontal Connection Box**\n\n.. \n    .. image:: ../../../../examples/OpenFPGA/partition/_cbx_1__1_2.svg\n        :width: 150px\n\n    .. image:: ../../../../examples/OpenFPGA/partition/_cbx_1__1_3.svg\n        :width: 150px\n\n    **Vertical Connection Box**\n\n    .. image:: ../../../../examples/OpenFPGA/partition/_cbx_1__2_2.svg\n        :width: 800px\n"
      ]
    },
    {
      "cell_type": "code",
      "execution_count": null,
      "metadata": {
        "collapsed": false
      },
      "outputs": [],
      "source": [
        "import glob\nimport logging\nimport os\nimport tempfile\nfrom itertools import chain\nfrom pprint import pprint\nimport networkx as nx\nfrom fnmatch import fnmatch\nimport numpy as np\n\nimport pymetis\nimport pydot\nimport spydrnet as sdn\nfrom networkx.drawing.nx_agraph import write_dot\nfrom networkx.drawing.nx_pydot import to_pydot\nfrom spydrnet_physical.util import OpenFPGA, config_chain_simple, get_names\nfrom spydrnet_physical.util import FloorPlanViz\nfrom spydrnet_physical.util.shell import launch_shell\nfrom spydrnet_physical.util import write_metis_graph, run_metis\nfrom spydrnet_physical.util import RoutingRender\n\nlogger = logging.getLogger('spydrnet_logs')\nsdn.enable_file_logging(LOG_LEVEL='INFO')\n\n\ndef main():\n    # = = = = = = = = = = = = = = = = = = = = = = = = = = = = = = = = = = = =\n    # Read FPGA Netlist\n    # = = = = = = = = = = = = = = = = = = = = = = = = = = = = = = = = = = = =\n    proj = '../homogeneous_fabric/*_Verilog'\n    task = '../homogeneous_fabric/*_Task'\n    source_files = glob.glob(f'{proj}/lb/*.v')\n    source_files += glob.glob(f'{proj}/routing/*.v')\n    source_files += glob.glob(f'{proj}/sub_module/*.v')\n    source_files += glob.glob(f'{task}/CustomModules/standard_cell_primitives.v')\n    source_files += glob.glob(f'{proj}/fpga_top.v')\n\n    # Temporary fix to read multiple verilog files\n    with tempfile.NamedTemporaryFile(suffix=\".v\") as fp:\n        for eachV in source_files:\n            with open(eachV, \"r\") as fpv:\n                fp.write(str.encode(\" \".join(fpv.readlines())))\n        fp.seek(0)\n        netlist = sdn.parse(fp.name)\n\n    # Get cbx_1__1_ module\n    cb_module = next(netlist.get_definitions(\"cbx_1__1_\"))\n    netlist.top_instance = cb_module\n\n    # Flattern all the mux instances\n    for instance in list(cb_module.get_instances('*ipin*')):\n        logger.debug(f\"Flattening {instance.name}\")\n        cb_module.flatten_instance(instance)\n\n    # Remove global port and signals\n    for signal in [\"ccff_tail\", \"ccff_head\", \"prog_reset\", \"cfg_done\",\n                   \"prog_clk\", \"chanx_left_out\", \"chanx_right_out\"]:\n        cb_module.remove_port(next(cb_module.get_ports(signal)))\n        cb_module.remove_cable(next(cb_module.get_cables(signal)))\n\n    # Get unwanted instances\n    for instance in [\"*ASSIG*\", ]:\n        cb_module.remove_children_from(cb_module.get_instances(instance))\n\n    # Disconnect scan_chain\n    for dff in cb_module.get_instances(\"*_CCDFF_*\"):\n        port = next(dff.get_ports(\"*Q*\"))\n        if port.pins[0].wire:\n            port.pins[0].wire.disconnect_pin(port.pins[0])\n\n    for instance in [\"*CCDFF*\", ]:\n        cb_module.remove_children_from(cb_module.get_instances(instance))\n\n    # Split Chanx_ports\n    next(cb_module.get_ports(\"chanx_left_in\")).split()\n    next(cb_module.get_ports(\"chanx_right_in\")).split()\n\n    cb_module.combine_ports(\"top_pin_I\",\n                            list(cb_module.get_ports(\"*top_grid_*_pin_I*\")))\n    cb_module.combine_ports(\"bottom_pin_I\",\n                            list(cb_module.get_ports(\"*bottom_grid_*_pin_I*\")))\n\n    # Get connectivity graph\n    G = cb_module.get_connectivity_network()\n    nodes = list(nx.get_node_attributes(G, 'label').values())\n\n    target = nodes.index(\"top_pin_I\")\n    source = nodes.index(\"bottom_pin_I\")\n    G.nodes[target][\"weight\"] = 100\n    G.nodes[source][\"weight\"] = 100\n\n    for p1, p2 in nx.edges(G, [target, source]):\n        print(G[p1][p2])\n        G[p1][p2][\"weight\"] = 10\n        G[p1][p2][\"label\"] = \"[10]\"\n\n    for indx, node_name in enumerate(nodes):\n        G.nodes[indx][\"label\"] = f\"{node_name}_[{G.nodes[indx].get('weight', 0)}]\"\n\n    nodes = list(nx.get_node_attributes(G, 'label').values())\n    vweights = nx.get_node_attributes(G, \"weight\")\n\n    # n_cuts, membership = pymetis.part_graph(2, adjacency=nx.to_numpy_array(G),\n    #                                         vweights=vweights)\n    # print(f\"n_cuts {n_cuts}\")\n\n    # Run using external metis\n    write_metis_graph(nx.to_numpy_array(G),\n                      eweights=True, vweights=vweights,\n                      filename=\"_partition_experiments_02.csr\")\n    membership = run_metis(filename=\"_partition_experiments_02.csr\", cuts=2,\n                           options=\"-objtype cut -minconn -niter 100 -ncuts 3 \")\n\n    subgraph = pydot.Cluster('part1', label='', bgcolor=\"#c6ecba\"), \\\n        pydot.Cluster('part2', label='', bgcolor=\"#f3cfcf\")\n    partitions = [[], []]\n\n    graph = to_pydot(G)\n    for each in subgraph:\n        graph.add_subgraph(each)\n\n    for index, color in enumerate(membership):\n        node = graph.get_node(str(index))[0]\n        node.set_color(\"red\" if color else \"green\")\n        # node.set_shape(\"rect\" if node.get_label(\n        # ).startswith(\"port_\") else \"circle\")\n        subgraph[color].add_node(node)\n        partitions[color].append(node.get_label())\n\n    for index, color in enumerate(membership):\n        if color:\n            logger.debug(graph.get_node(str(index))[0])\n    logger.debug(\"\")\n    for index, color in enumerate(membership):\n        if not color:\n            logger.debug(graph.get_node(str(index))[0])\n\n    print(\"============ Partition stats =============\")\n    f_str = '{:<15s} {:<15} {:<15}'\n    print(f_str.format('', 'P1', 'P2'))\n    print(\"==========================================\")\n    print(f_str.format('chanx_left', len([p for p in partitions[0] if \"chanx_left\" in p]),\n                       len([p for p in partitions[1] if \"chanx_left\" in p])))\n    print(f_str.format('chanx_right', len([p for p in partitions[0] if \"chanx_right\" in p]),\n                       len([p for p in partitions[1] if \"chanx_right\" in p])))\n    print(f_str.format('pin_I', len([p for p in partitions[0] if \"pin_I\" in p]),\n                       len([p for p in partitions[1] if \"pin_I\" in p])))\n    print(f_str.format('CCDFF', len([p for p in partitions[0] if \"CCDFF\" in p]),\n                       len([p for p in partitions[1] if \"CCDFF\" in p])))\n    print(f_str.format('top_grid', len([p for p in partitions[0] if \"top_grid\" in p]),\n                       len([p for p in partitions[1] if \"top_grid\" in p])))\n    print(f_str.format('bottom_grid', len([p for p in partitions[0] if \"bottom_grid\" in p]),\n                       len([p for p in partitions[1] if \"bottom_grid\" in p])))\n\n    for side in [\"top\", \"bottom\"]:\n        for pin in range(10):\n            p1, p2 = [], []\n            tag = f\"{side}_ipin_{pin}\"\n            for i in range(1, 5):\n                p1.append(str(len([p for p in partitions[0] if\n                                   fnmatch(p, f\"*{tag}*l{i}*\")])))\n                p2.append(str(len([p for p in partitions[1] if\n                                   fnmatch(p, f\"*{tag}*l{i}*\")])))\n            print(f_str.format(tag,\n                               \"-\".join(p1) + f\" [{sum(map(int,p1))}]\",\n                               \"-\".join(p2) + f\" [{sum(map(int,p2))}]\"))\n    with open(\"_graph.part.0\", \"w\") as fp:\n        fp.write(\"\\n\".join(partitions[0]))\n    with open(\"_graph.part.1\", \"w\") as fp:\n        fp.write(\"\\n\".join(partitions[1]))\n\n    sb11_gsb = glob.glob(f\"{proj}/../FPGA44_gsb/sb_1__1_.xml\")[0]\n    sb_render = RoutingRender(\"sb_1__1_\", sb11_gsb)\n    sw_top = sb_render.report_ipins(\"top\", show=False)\n    sw_top[sw_top == 'x'] = \"t\"\n    sw_bottom = sb_render.report_ipins(\"bottom\", show=False)\n    sw_bottom[sw_bottom == 'x'] = \"b\"\n    sw = np.vstack([sw_top, sw_bottom])\n    sb_render.render_ipin(sw)\n\n    def pin_name_to_number(e):\n        return (int(e.split(\"_\")[-2])*2 if \"left\" in e else (1+int(e.split(\"_\")[-2])*2))\n\n    top = sorted([pin_name_to_number(e)\n                  for e in partitions[0] if \"chanx\" in e])\n    bottom = sorted([pin_name_to_number(e)\n                     for e in partitions[1] if \"chanx\" in e])\n    sb_render.render_ipin(sw[:, top])\n    sb_render.render_ipin(sw[:, bottom])\n\n    graph.set_rankdir(\"LR\")\n    graph.write_dot('_graph.dot')\n    graph.write_png('_graph.png')\n    graph.write_svg('_graph.svg')\n    sdn.compose(netlist, '_cbx_1__1_extended.v',\n                definition_list=[\"cbx_1__1_\"], skip_constraints=True)\n\n    sb_render.render_switch_pattern()\n    sb_render.render_connection_box('left', filename=\"_cbx_1__1_2.svg\")\n    sb_render.render_connection_box('top', filename=\"_cbx_1__2_2.svg\")\n\n    def left_pinmap(x): return (top +\n                                [None, None, None, None] +\n                                bottom).index(x)\n\n    sb_render.render_connection_box('left', pinmap=left_pinmap,\n                                    filename=\"_cbx_1__1_3.svg\")\n\n\nif __name__ == \"__main__\":\n    main()"
      ]
    }
  ],
  "metadata": {
    "kernelspec": {
      "display_name": "Python 3",
      "language": "python",
      "name": "python3"
    },
    "language_info": {
      "codemirror_mode": {
        "name": "ipython",
        "version": 3
      },
      "file_extension": ".py",
      "mimetype": "text/x-python",
      "name": "python",
      "nbconvert_exporter": "python",
      "pygments_lexer": "ipython3",
      "version": "3.8.10"
    }
  },
  "nbformat": 4,
  "nbformat_minor": 0
}