# Experiment--02-Implementation-of-combinational-logic
Implementation of combinational logic gates
 
## AIM:
To implement the given logic function verify its operation in Quartus using Verilog programming.
 F1= A’B’C’D’+AC’D’+B’CD’+A’BCD+BC’D
F2=xy’z+x’y’z+w’xy+wx’y+wxy
 
 
 
## Equipments Required:
## Hardware – PCs, Cyclone II , USB flasher
## Software – Quartus prime


Developed by: MOHAMMED SAAJID S

Register Number: 23012657

## CODE:

F1:

![Exp2codei](https://github.com/Confusion7/Experiment--02-Implementation-of-combinational-logic-/assets/141727149/2dc928a7-6ecb-45e2-975a-81662c9835b3)


 F2:

![Exp2codeii](https://github.com/Confusion7/Experiment--02-Implementation-of-combinational-logic-/assets/141727149/80a91f98-6bb8-40ac-a8a4-d5709ab54f17)

 
## RTL:
F1:

![Exp2 f1](https://github.com/Confusion7/Experiment--02-Implementation-of-combinational-logic-/assets/141727149/0a44e6c9-dd11-44ee-abb7-617401f2c325)

F2:

![Exp2 f2](https://github.com/Confusion7/Experiment--02-Implementation-of-combinational-logic-/assets/141727149/dc0b03ab-4ebc-4aa6-807c-aa9572fa440d)


## Output:
## Timing Diagram:
F1:

![Exp2 f1 timing](https://github.com/Confusion7/Experiment--02-Implementation-of-combinational-logic-/assets/141727149/76387106-9266-4a40-9779-66cab3a9854d)

F2:

![Exp2 f2 timing](https://github.com/Confusion7/Experiment--02-Implementation-of-combinational-logic-/assets/141727149/5f7559cd-ee59-44bf-84e0-7f7ff804bc82)


## Result:
Thus the given logic functions are implemented using  and their operations are verified using Verilog programming.
