# LDMX_Ecal_Hcal_Firmware_testbench

```
iverilog -o mydesign verilog_file.v simulation_file.v
vvp mydesign
gtkwave vcdname.vcd &
```
