# compile verilog/system verilog design source files
verilog   \
"../../../../../../../ip_repo/LED_CONTROLLER_1.0/hdl/LED_CONTROLLER_v1_0_S00_AXI.v" \

verilog yeet  \
"../../../../../../../ip_repo/LED_CONTROLLER_1.0/hdl/ldtb.v" \

# compile glbl module
verilog yeet "glbl.v"

# Do not sort compile order
nosort
