
ubuntu-preinstalled/look:     file format elf32-littlearm


Disassembly of section .init:

00000740 <.init>:
 740:	push	{r3, lr}
 744:	bl	cdc <errc@plt+0x464>
 748:	pop	{r3, pc}

Disassembly of section .plt:

0000074c <__cxa_finalize@plt-0x14>:
 74c:	push	{lr}		; (str lr, [sp, #-4]!)
 750:	ldr	lr, [pc, #4]	; 75c <__cxa_finalize@plt-0x4>
 754:	add	lr, pc, lr
 758:	ldr	pc, [lr, #8]!
 75c:	andeq	r1, r1, ip, lsl #16

00000760 <__cxa_finalize@plt>:
 760:	add	ip, pc, #0, 12
 764:	add	ip, ip, #69632	; 0x11000
 768:	ldr	pc, [ip, #2060]!	; 0x80c

0000076c <towlower@plt>:
 76c:	add	ip, pc, #0, 12
 770:	add	ip, ip, #69632	; 0x11000
 774:	ldr	pc, [ip, #2052]!	; 0x804

00000778 <__stack_chk_fail@plt>:
 778:	add	ip, pc, #0, 12
 77c:	add	ip, ip, #69632	; 0x11000
 780:	ldr	pc, [ip, #2044]!	; 0x7fc

00000784 <err@plt>:
 784:	add	ip, pc, #0, 12
 788:	add	ip, ip, #69632	; 0x11000
 78c:	ldr	pc, [ip, #2036]!	; 0x7f4

00000790 <fwrite@plt>:
 790:	add	ip, pc, #0, 12
 794:	add	ip, ip, #69632	; 0x11000
 798:	ldr	pc, [ip, #2028]!	; 0x7ec

0000079c <mbrtowc@plt>:
 79c:	add	ip, pc, #0, 12
 7a0:	add	ip, ip, #69632	; 0x11000
 7a4:	ldr	pc, [ip, #2020]!	; 0x7e4

000007a8 <malloc@plt>:
 7a8:	add	ip, pc, #0, 12
 7ac:	add	ip, ip, #69632	; 0x11000
 7b0:	ldr	pc, [ip, #2012]!	; 0x7dc

000007b4 <__libc_start_main@plt>:
 7b4:	add	ip, pc, #0, 12
 7b8:	add	ip, ip, #69632	; 0x11000
 7bc:	ldr	pc, [ip, #2004]!	; 0x7d4

000007c0 <strerror@plt>:
 7c0:	add	ip, pc, #0, 12
 7c4:	add	ip, ip, #69632	; 0x11000
 7c8:	ldr	pc, [ip, #1996]!	; 0x7cc

000007cc <__fxstat@plt>:
 7cc:			; <UNDEFINED> instruction: 0xe7fd4778
 7d0:	add	ip, pc, #0, 12
 7d4:	add	ip, ip, #69632	; 0x11000
 7d8:	ldr	pc, [ip, #1984]!	; 0x7c0

000007dc <__gmon_start__@plt>:
 7dc:	add	ip, pc, #0, 12
 7e0:	add	ip, ip, #69632	; 0x11000
 7e4:	ldr	pc, [ip, #1976]!	; 0x7b8

000007e8 <open@plt>:
 7e8:	add	ip, pc, #0, 12
 7ec:	add	ip, ip, #69632	; 0x11000
 7f0:	ldr	pc, [ip, #1968]!	; 0x7b0

000007f4 <getopt_long@plt>:
 7f4:	add	ip, pc, #0, 12
 7f8:	add	ip, ip, #69632	; 0x11000
 7fc:	ldr	pc, [ip, #1960]!	; 0x7a8

00000800 <exit@plt>:
 800:	add	ip, pc, #0, 12
 804:	add	ip, ip, #69632	; 0x11000
 808:	ldr	pc, [ip, #1952]!	; 0x7a0

0000080c <strlen@plt>:
 80c:	add	ip, pc, #0, 12
 810:	add	ip, ip, #69632	; 0x11000
 814:	ldr	pc, [ip, #1944]!	; 0x798

00000818 <mmap@plt>:
 818:	add	ip, pc, #0, 12
 81c:	add	ip, ip, #69632	; 0x11000
 820:	ldr	pc, [ip, #1936]!	; 0x790

00000824 <iswalnum@plt>:
 824:	add	ip, pc, #0, 12
 828:	add	ip, ip, #69632	; 0x11000
 82c:	ldr	pc, [ip, #1928]!	; 0x788

00000830 <putchar@plt>:
 830:	add	ip, pc, #0, 12
 834:	add	ip, ip, #69632	; 0x11000
 838:	ldr	pc, [ip, #1920]!	; 0x780

0000083c <setlocale@plt>:
 83c:	add	ip, pc, #0, 12
 840:	add	ip, ip, #69632	; 0x11000
 844:	ldr	pc, [ip, #1912]!	; 0x778

00000848 <wcschr@plt>:
 848:	add	ip, pc, #0, 12
 84c:	add	ip, ip, #69632	; 0x11000
 850:	ldr	pc, [ip, #1904]!	; 0x770

00000854 <errx@plt>:
 854:	add	ip, pc, #0, 12
 858:	add	ip, ip, #69632	; 0x11000
 85c:	ldr	pc, [ip, #1896]!	; 0x768

00000860 <abort@plt>:
 860:	add	ip, pc, #0, 12
 864:	add	ip, ip, #69632	; 0x11000
 868:	ldr	pc, [ip, #1888]!	; 0x760

0000086c <close@plt>:
 86c:	add	ip, pc, #0, 12
 870:	add	ip, ip, #69632	; 0x11000
 874:	ldr	pc, [ip, #1880]!	; 0x758

00000878 <errc@plt>:
 878:	add	ip, pc, #0, 12
 87c:	add	ip, ip, #69632	; 0x11000
 880:	ldr	pc, [ip, #1872]!	; 0x750

Disassembly of section .text:

00000884 <.text>:
 884:	blmi	ffbd3444 <errc@plt+0xffbd2bcc>
 888:	svcmi	0x00f0e92d
 88c:	svcmi	0x00ee447a
 890:	cdpmi	6, 14, cr4, cr14, cr9, {4}
 894:			; <UNDEFINED> instruction: 0xf8dfb0a1
 898:	ldrbtmi	sl, [pc], #-952	; 8a0 <errc@plt+0x28>
 89c:	ldrbtmi	r4, [lr], #-2541	; 0xfffff613
 8a0:	ldrbtmi	r5, [sl], #2259	; 0x8d3
 8a4:	movshi	pc, #14614528	; 0xdf0000
 8a8:			; <UNDEFINED> instruction: 0x46054479
 8ac:	ldmdavs	fp, {sp}
 8b0:			; <UNDEFINED> instruction: 0xf04f931f
 8b4:	ldrbtmi	r0, [r8], #768	; 0x300
 8b8:	svc	0x00c0f7ff
 8bc:	movwls	r2, #29440	; 0x7300
 8c0:	ldrtmi	r2, [fp], -r0, lsl #8
 8c4:			; <UNDEFINED> instruction: 0x46494632
 8c8:	strls	r4, [r0], #-1576	; 0xfffff9d8
 8cc:	svc	0x0092f7ff
 8d0:	subsle	r1, r5, r3, asr #24
 8d4:	ldmdacs	r3, {r0, r5, r6, fp, ip, sp}
 8d8:	movwge	sp, #10284	; 0x282c
 8dc:	eorcs	pc, r0, r3, asr r8	; <UNPREDICTABLE>
 8e0:			; <UNDEFINED> instruction: 0x47184413
 8e4:			; <UNDEFINED> instruction: 0xffffffdf
 8e8:	muleq	r0, r3, r0
 8ec:	andeq	r0, r0, r1, asr r0
 8f0:	andeq	r0, r0, r9, lsl #1
 8f4:	andeq	r0, r0, r1, asr r0
 8f8:	andeq	r0, r0, r1, lsl #1
 8fc:	andeq	r0, r0, r1, asr r0
 900:	andeq	r0, r0, r1, asr r0
 904:	andeq	r0, r0, r1, asr r0
 908:	andeq	r0, r0, r1, asr r0
 90c:	andeq	r0, r0, r1, asr r0
 910:	andeq	r0, r0, r1, asr r0
 914:	andeq	r0, r0, r1, asr r0
 918:	andeq	r0, r0, r1, asr r0
 91c:	andeq	r0, r0, r1, asr r0
 920:	andeq	r0, r0, r1, asr r0
 924:	andeq	r0, r0, r1, asr r0
 928:	andeq	r0, r0, r1, asr r0
 92c:	andeq	r0, r0, r1, asr r0
 930:	andeq	r0, r0, r5, asr r0
 934:	blx	dbc93c <errc@plt+0xdbc0c4>
 938:	movwcs	r4, #2504	; 0x9c8
 93c:	stmdage	r7, {r4, r9, sp}
 940:	andlt	pc, r1, r8, asr r8	; <UNPREDICTABLE>
 944:	ldrdne	pc, [r0], -fp
 948:	svc	0x0028f7ff
 94c:			; <UNDEFINED> instruction: 0xf8db4604
 950:			; <UNDEFINED> instruction: 0xf7ff0000
 954:	addmi	lr, r4, #92, 30	; 0x170
 958:	stmibmi	r1, {r1, r4, r5, r7, ip, lr, pc}^
 95c:	ldrbtmi	r2, [r9], #-2
 960:	svc	0x0078f7ff
 964:			; <UNDEFINED> instruction: 0xf8ca2301
 968:	str	r3, [r9, r0]!
 96c:	andcs	r4, r1, #193536	; 0x2f400
 970:	subsvs	r4, sl, fp, ror r4
 974:	blmi	fef3a80c <errc@plt+0xfef39f94>
 978:	ldrbtmi	r2, [fp], #-513	; 0xfffffdff
 97c:			; <UNDEFINED> instruction: 0xe79f609a
 980:			; <UNDEFINED> instruction: 0xf8584bba
 984:	ldmdavs	fp, {r0, r1, ip, sp}
 988:	andls	r1, r4, #958464	; 0xea000
 98c:	bls	134cdc <errc@plt+0x134464>
 990:			; <UNDEFINED> instruction: 0xf0002a01
 994:			; <UNDEFINED> instruction: 0xf85980a6
 998:	bl	26ca2c <errc@plt+0x26c1b4>
 99c:	movwls	r0, #21379	; 0x5383
 9a0:	ldrbmi	r9, [r8], -r7, lsl #22
 9a4:			; <UNDEFINED> instruction: 0xf7ff9303
 9a8:	andcc	lr, r1, r2, lsr pc
 9ac:			; <UNDEFINED> instruction: 0xf7ff0080
 9b0:			; <UNDEFINED> instruction: 0x4606eefc
 9b4:			; <UNDEFINED> instruction: 0xf0002800
 9b8:	svcmi	0x00ad813f
 9bc:	stmdaeq	r0!, {r0, r2, r3, r8, ip, sp, lr, pc}
 9c0:	adcsge	pc, r0, #14614528	; 0xdf0000
 9c4:	ldrbtmi	r4, [pc], #-1540	; 9cc <errc@plt+0x154>
 9c8:			; <UNDEFINED> instruction: 0x46b944fa
 9cc:	andscs	r2, r0, #0, 6
 9d0:			; <UNDEFINED> instruction: 0x46404659
 9d4:	mcr	7, 7, pc, cr2, cr15, {7}	; <UNPREDICTABLE>
 9d8:			; <UNDEFINED> instruction: 0xb1a84605
 9dc:	sha1c.32	<illegal reg q0.5>, q8, <illegal reg q12.5>
 9e0:			; <UNDEFINED> instruction: 0xf8da8126
 9e4:	tstlt	fp, r0
 9e8:			; <UNDEFINED> instruction: 0xf7ff9808
 9ec:	andls	lr, r8, r0, asr #29
 9f0:	ldrdcc	pc, [r4], -r9
 9f4:	tstlt	fp, r8, lsl #30
 9f8:			; <UNDEFINED> instruction: 0xf7ff4638
 9fc:	tstlt	r8, r4, lsl pc
 a00:	blvc	13eb18 <errc@plt+0x13e2a0>
 a04:	strb	r4, [r1, fp, lsr #9]!
 a08:	eorvs	r9, r0, r3, lsl #22
 a0c:	ldrmi	fp, [r9], -fp, lsr #2
 a10:			; <UNDEFINED> instruction: 0xf7ff4630
 a14:	tstlt	r0, sl, lsl pc
 a18:	blls	118b34 <errc@plt+0x1182bc>
 a1c:	blls	14b628 <errc@plt+0x14adb0>
 a20:			; <UNDEFINED> instruction: 0xf8d3dd59
 a24:	movwcc	sl, #32772	; 0x8004
 a28:	blmi	fe4e563c <errc@plt+0xfe4e4dc4>
 a2c:	stcls	6, cr4, [r4, #-836]	; 0xfffffcbc
 a30:	movwls	r4, #21627	; 0x547b
 a34:	movwls	r2, #17153	; 0x4301
 a38:	strbmi	r2, [r8], -r0, lsl #4
 a3c:			; <UNDEFINED> instruction: 0xf7ff4611
 a40:	mcrne	14, 0, lr, cr7, cr4, {6}
 a44:	sbcshi	pc, sp, r0, asr #5
 a48:			; <UNDEFINED> instruction: 0xf0004641
 a4c:	stmdacs	r0, {r0, r1, r2, r3, r6, r9, fp, ip, sp, lr, pc}
 a50:	sbcshi	pc, r7, r0, asr #32
 a54:	stmdbcs	r0, {r0, r1, r4, r8, fp, ip, pc}
 a58:	sbcshi	pc, r9, r0, asr #5
 a5c:	movwcs	sp, #4139	; 0x102b
 a60:	andvc	lr, r0, sp, asr #19
 a64:			; <UNDEFINED> instruction: 0xf7ff461a
 a68:	mcrrne	14, 13, lr, r2, cr8
 a6c:			; <UNDEFINED> instruction: 0xf0004604
 a70:	blls	160dd8 <errc@plt+0x160560>
 a74:	ldmvs	r9, {r0, r1, r4, r9, fp, ip, pc}
 a78:	beq	bb680 <errc@plt+0xbae08>
 a7c:	cmple	sp, r0, lsl #18
 a80:			; <UNDEFINED> instruction: 0xf04f4550
 a84:	andsle	r0, r2, #16384	; 0x4000
 a88:			; <UNDEFINED> instruction: 0x46214652
 a8c:			; <UNDEFINED> instruction: 0xf0004630
 a90:	cmnlt	r8, #2605056	; 0x27c000	; <UNPREDICTABLE>
 a94:	svclt	0x009845a2
 a98:	stmdale	r2, {r0, sl, ip, sp}
 a9c:	strmi	lr, [r2, #5]!
 aa0:			; <UNDEFINED> instruction: 0xf814d025
 aa4:	blcs	28f6b0 <errc@plt+0x28ee38>
 aa8:	strmi	sp, [r2, #505]!	; 0x1f9
 aac:	blls	136e64 <errc@plt+0x1365ec>
 ab0:	vqrdmulh.s<illegal width 8>	d15, d3, d9
 ab4:	ldrtmi	r9, [r8], -r4, lsl #6
 ab8:	mrc	7, 6, APSR_nzcv, cr8, cr15, {7}
 abc:	stcle	13, cr2, [r7, #-8]
 ac0:	vstrcc	d9, [r1, #-12]
 ac4:	blls	13ec18 <errc@plt+0x13e3a0>
 ac8:			; <UNDEFINED> instruction: 0xf1b99303
 acc:			; <UNDEFINED> instruction: 0xd1b30f00
 ad0:			; <UNDEFINED> instruction: 0xf7ff9804
 ad4:			; <UNDEFINED> instruction: 0xf8dfee96
 ad8:	movwcc	sl, #16804	; 0x41a4
 adc:	ldrbtmi	r9, [sl], #771	; 0x303
 ae0:	bmi	19fa974 <errc@plt+0x19fa0fc>
 ae4:	ldrbtmi	r9, [sl], #-2308	; 0xfffff6fc
 ae8:	smlabtne	r0, r2, r9, lr
 aec:			; <UNDEFINED> instruction: 0xf10ae753
 af0:	ldrb	r0, [sl, r1, lsl #8]
 af4:			; <UNDEFINED> instruction: 0xf89946a1
 af8:	strbmi	r0, [ip], -r0
 afc:	stmdbeq	r1, {r0, r3, r8, ip, sp, lr, pc}
 b00:	andle	r2, pc, sl, lsl #16
 b04:	mrc	7, 4, APSR_nzcv, cr4, cr15, {7}
 b08:	andle	r3, r6, r1
 b0c:	ldmle	r2!, {r1, r3, r6, r7, r8, sl, lr}^
 b10:			; <UNDEFINED> instruction: 0xf7ff200a
 b14:	andcc	lr, r1, lr, lsl #29
 b18:	ldmdbmi	sl, {r0, r1, r3, r8, ip, lr, pc}^
 b1c:	ldrbtmi	r2, [r9], #-2
 b20:	mrc	7, 1, APSR_nzcv, cr0, cr15, {7}
 b24:	mcr	7, 4, pc, cr4, cr15, {7}	; <UNPREDICTABLE>
 b28:	rscsle	r3, r6, r1
 b2c:	stmdbeq	r0, {r0, r1, r2, r3, r6, ip, sp, lr, pc}
 b30:			; <UNDEFINED> instruction: 0xf109e7b0
 b34:			; <UNDEFINED> instruction: 0xf04f0401
 b38:	ldr	r0, [r6, r0, lsl #18]!
 b3c:	sbcsvc	lr, r2, #2048	; 0x800
 b40:	stmdbeq	r2!, {r8, r9, fp, sp, lr, pc}^
 b44:			; <UNDEFINED> instruction: 0xf819e003
 b48:	blcs	28f754 <errc@plt+0x28eedc>
 b4c:	strbmi	sp, [sl, #54]	; 0x36
 b50:	strmi	sp, [r2, #2297]!	; 0x8f9
 b54:			; <UNDEFINED> instruction: 0x4652d953
 b58:	ldrtmi	r4, [r0], -r1, lsr #12
 b5c:			; <UNDEFINED> instruction: 0xf938f000
 b60:	suble	r1, ip, r3, asr #24
 b64:			; <UNDEFINED> instruction: 0x2c00bb18
 b68:	strtmi	sp, [r1], r9, asr #32
 b6c:			; <UNDEFINED> instruction: 0x46494652
 b70:			; <UNDEFINED> instruction: 0xf0004630
 b74:	stmiblt	r0!, {r0, r2, r3, r5, r8, fp, ip, sp, lr, pc}
 b78:			; <UNDEFINED> instruction: 0xf81946cb
 b7c:	stmdacs	sl, {r0, r8, r9, fp}
 b80:			; <UNDEFINED> instruction: 0xf7ffd006
 b84:	andcc	lr, r1, r6, asr lr
 b88:	strbmi	sp, [sl, #199]	; 0xc7
 b8c:	ldmle	r3!, {r0, r1, r3, r6, r7, r9, sl, lr}^
 b90:			; <UNDEFINED> instruction: 0xf7ff200a
 b94:	andcc	lr, r1, lr, asr #28
 b98:			; <UNDEFINED> instruction: 0xf10bd0bf
 b9c:	strbmi	r0, [sl, #2305]	; 0x901
 ba0:	blls	136f38 <errc@plt+0x1366c0>
 ba4:	svclt	0x00182c00
 ba8:	movwls	r2, #17152	; 0x4300
 bac:			; <UNDEFINED> instruction: 0xf814e783
 bb0:	blcs	28f7bc <errc@plt+0x28ef44>
 bb4:	strmi	fp, [r2, #3864]!	; 0xf18
 bb8:			; <UNDEFINED> instruction: 0xe7cad8f9
 bbc:	sbcle	r4, r8, #84, 10	; 0x15000000
 bc0:	stmible	r6, {r1, r3, r6, r7, r8, sl, lr}^
 bc4:			; <UNDEFINED> instruction: 0x465a46d3
 bc8:	ldrtmi	r4, [r0], -r9, asr #12
 bcc:			; <UNDEFINED> instruction: 0xf900f000
 bd0:	svclt	0x000c2801
 bd4:	strbmi	r4, [fp], ip, asr #12
 bd8:	stmdbeq	r4, {r0, r1, r3, r5, r7, r8, r9, fp, sp, lr, pc}
 bdc:	ldmibvc	r9, {r0, r3, r8, r9, fp, sp, lr, pc}^
 be0:	stmdbeq	r9!, {r2, r8, r9, fp, sp, lr, pc}^
 be4:			; <UNDEFINED> instruction: 0xf819e003
 be8:	blcs	28f7f4 <errc@plt+0x28ef7c>
 bec:	strbmi	sp, [fp, #2]
 bf0:			; <UNDEFINED> instruction: 0xe7aed8f9
 bf4:	svclt	0x008845cb
 bf8:	stmiale	r4!, {r0, r1, r5, r7, r8, sl, lr}^
 bfc:	strcs	lr, [r0], #-1961	; 0xfffff857
 c00:	stmdbmi	r1!, {r0, r1, r2, r3, r6, r7, r8, r9, sl, sp, lr, pc}
 c04:	andcs	r4, r2, sl, asr #12
 c08:			; <UNDEFINED> instruction: 0xf7ff4479
 c0c:			; <UNDEFINED> instruction: 0x201bedbc
 c10:	ldcl	7, cr15, [r6, #1020]	; 0x3fc
 c14:			; <UNDEFINED> instruction: 0x464a491d
 c18:			; <UNDEFINED> instruction: 0x46034479
 c1c:			; <UNDEFINED> instruction: 0xf7ff2002
 c20:	ldmdbmi	fp, {r1, r3, r4, r9, sl, fp, sp, lr, pc}
 c24:	andcs	r4, r2, sl, asr #12
 c28:			; <UNDEFINED> instruction: 0xf7ff4479
 c2c:	andcs	lr, r0, #172, 26	; 0x2b00
 c30:	andcs	r2, r2, r4, asr r1
 c34:	mcr	7, 1, pc, cr0, cr15, {7}	; <UNPREDICTABLE>
 c38:	andcs	r4, r2, r1, lsl #12
 c3c:	stc	7, cr15, [r2, #1020]!	; 0x3fc
 c40:	ldrdeq	r1, [r1], -r8
 c44:	andeq	r0, r0, r8, ror r0
 c48:	andeq	r1, r1, r2, lsl #15
 c4c:			; <UNDEFINED> instruction: 0x000006b2
 c50:	ldrdeq	r1, [r1], -lr
 c54:	ldrdeq	r0, [r0], -ip
 c58:	andeq	r1, r1, lr, lsr #13
 c5c:	muleq	r0, r4, r0
 c60:	ldrdeq	r0, [r0], -r2
 c64:	andeq	r1, r1, r0, lsl r7
 c68:	andeq	r1, r1, r6, lsl #14
 c6c:	andeq	r0, r0, ip, ror r0
 c70:			; <UNDEFINED> instruction: 0x000116ba
 c74:			; <UNDEFINED> instruction: 0x000116b8
 c78:	andeq	r1, r1, r0, asr r6
 c7c:	andeq	r1, r1, r6, lsr #10
 c80:	muleq	r1, sl, r5
 c84:	andeq	r0, r0, r2, asr #8
 c88:	andeq	r0, r0, r4, asr r3
 c8c:	andeq	r0, r0, r0, asr #6
 c90:	andeq	r0, r0, r4, lsr r3
 c94:	bleq	3cdd8 <errc@plt+0x3c560>
 c98:	cdpeq	0, 0, cr15, cr0, cr15, {2}
 c9c:	strbtmi	fp, [sl], -r2, lsl #24
 ca0:	strlt	fp, [r1], #-1028	; 0xfffffbfc
 ca4:	ldrdge	pc, [r4], -pc	; <UNPREDICTABLE>
 ca8:	ldrmi	sl, [sl], #776	; 0x308
 cac:	ldrdgt	pc, [r0], -pc	; <UNPREDICTABLE>
 cb0:	andgt	pc, ip, sl, asr r8	; <UNPREDICTABLE>
 cb4:	stcgt	8, cr15, [r4, #-308]	; 0xfffffecc
 cb8:			; <UNDEFINED> instruction: 0xf85a4b06
 cbc:	stmdami	r6, {r0, r1, ip, sp}
 cc0:	andeq	pc, r0, sl, asr r8	; <UNPREDICTABLE>
 cc4:	ldcl	7, cr15, [r6, #-1020]!	; 0xfffffc04
 cc8:	stcl	7, cr15, [sl, #1020]	; 0x3fc
 ccc:	muleq	r1, ip, r2
 cd0:	andeq	r0, r0, ip, rrx
 cd4:	andeq	r0, r0, r8, lsl #1
 cd8:	andeq	r0, r0, ip, lsl #1
 cdc:	ldr	r3, [pc, #20]	; cf8 <errc@plt+0x480>
 ce0:	ldr	r2, [pc, #20]	; cfc <errc@plt+0x484>
 ce4:	add	r3, pc, r3
 ce8:	ldr	r2, [r3, r2]
 cec:	cmp	r2, #0
 cf0:	bxeq	lr
 cf4:	b	7dc <__gmon_start__@plt>
 cf8:	andeq	r1, r1, ip, ror r2
 cfc:	andeq	r0, r0, r4, lsl #1
 d00:	blmi	1d2d20 <errc@plt+0x1d24a8>
 d04:	bmi	1d1eec <errc@plt+0x1d1674>
 d08:	addmi	r4, r3, #2063597568	; 0x7b000000
 d0c:	andle	r4, r3, sl, ror r4
 d10:	ldmpl	r3, {r0, r2, r8, r9, fp, lr}^
 d14:	ldrmi	fp, [r8, -r3, lsl #2]
 d18:	svclt	0x00004770
 d1c:	andeq	r1, r1, r8, ror r3
 d20:	andeq	r1, r1, r4, ror r3
 d24:	andeq	r1, r1, r8, asr r2
 d28:	andeq	r0, r0, r4, ror r0
 d2c:	stmdbmi	r9, {r3, fp, lr}
 d30:	bmi	251f18 <errc@plt+0x2516a0>
 d34:	bne	251f20 <errc@plt+0x2516a8>
 d38:	svceq	0x00cb447a
 d3c:			; <UNDEFINED> instruction: 0x01a1eb03
 d40:	andle	r1, r3, r9, asr #32
 d44:	ldmpl	r3, {r0, r2, r8, r9, fp, lr}^
 d48:	ldrmi	fp, [r8, -r3, lsl #2]
 d4c:	svclt	0x00004770
 d50:	andeq	r1, r1, ip, asr #6
 d54:	andeq	r1, r1, r8, asr #6
 d58:	andeq	r1, r1, ip, lsr #4
 d5c:	muleq	r0, r0, r0
 d60:	blmi	2ae188 <errc@plt+0x2ad910>
 d64:	ldrbtmi	r4, [fp], #-2570	; 0xfffff5f6
 d68:	ldmdavc	fp, {r1, r3, r4, r5, r6, sl, lr}
 d6c:	blmi	26f320 <errc@plt+0x26eaa8>
 d70:	ldrdlt	r5, [r3, -r3]!
 d74:	ldrbtmi	r4, [fp], #-2824	; 0xfffff4f8
 d78:			; <UNDEFINED> instruction: 0xf7ff6818
 d7c:			; <UNDEFINED> instruction: 0xf7ffecf2
 d80:	blmi	1c0c84 <errc@plt+0x1c040c>
 d84:	ldrbtmi	r2, [fp], #-513	; 0xfffffdff
 d88:	stclt	0, cr7, [r8, #-104]	; 0xffffff98
 d8c:	andeq	r1, r1, r6, lsl r3
 d90:	strdeq	r1, [r1], -ip
 d94:	andeq	r0, r0, r0, ror r0
 d98:	andeq	r1, r1, sl, lsl #5
 d9c:	strdeq	r1, [r1], -r6
 da0:	svclt	0x0000e7c4
 da4:	eorcs	fp, pc, #8, 10	; 0x2000000
 da8:	tstcs	r1, r6, lsl #22
 dac:	ldrbtmi	r4, [fp], #-3078	; 0xfffff3fa
 db0:	ldmdbpl	fp, {r1, r2, fp, lr}
 db4:	ldmdavs	fp, {r3, r4, r5, r6, sl, lr}
 db8:	stcl	7, cr15, [sl], #1020	; 0x3fc
 dbc:			; <UNDEFINED> instruction: 0xf7ff2002
 dc0:	svclt	0x0000ed20
 dc4:			; <UNDEFINED> instruction: 0x000111b6
 dc8:	andeq	r0, r0, r0, lsl #1
 dcc:	andeq	r0, r0, ip, asr #2
 dd0:	svcmi	0x00f0e92d
 dd4:	bmi	bd281c <errc@plt+0xbd1fa4>
 dd8:	blmi	becff4 <errc@plt+0xbec77c>
 ddc:	stmdavs	r7, {r1, r3, r4, r5, r6, sl, lr}
 de0:	ldmdavs	fp, {r0, r1, r4, r6, r7, fp, ip, lr}
 de4:			; <UNDEFINED> instruction: 0xf04f9303
 de8:	svccs	0x00000300
 dec:	strbmi	sp, [r1, #-62]	; 0xffffffc2
 df0:	suble	r4, r1, #12, 12	; 0xc00000
 df4:	ldrdge	pc, [r4], pc	; <UNPREDICTABLE>
 df8:	bleq	23d234 <errc@plt+0x23c9bc>
 dfc:	ldrdls	pc, [r0], pc	; <UNPREDICTABLE>
 e00:	ldrbtmi	r4, [sl], #1542	; 0x606
 e04:	strd	r4, [r8], -r9
 e08:	teqle	r1, pc	; <illegal shifter operand>
 e0c:	strtmi	r4, [ip], #-1587	; 0xfffff9cd
 e10:			; <UNDEFINED> instruction: 0x3604685f
 e14:	strmi	fp, [r0, #855]!	; 0x357
 e18:	stmdavc	r3!, {r1, r2, r3, r5, r8, fp, ip, lr, pc}
 e1c:	eorle	r2, fp, sl, lsl #22
 e20:	andeq	lr, r4, #168, 22	; 0x2a000
 e24:	strtmi	r2, [r1], -r0, lsl #6
 e28:			; <UNDEFINED> instruction: 0xf7ff4658
 e2c:			; <UNDEFINED> instruction: 0xf8daecb8
 e30:	stclne	0, cr2, [r3], {0}
 e34:	svclt	0x00854605
 e38:	strcs	r7, [r1, #-2083]	; 0xfffff7dd
 e3c:	movwls	r9, #11010	; 0x2b02
 e40:	ldrmi	fp, [r8], -r2, lsr #2
 e44:	ldc	7, cr15, [r2], {255}	; 0xff
 e48:	andls	r4, r2, r3, lsl #12
 e4c:	ldrdcs	pc, [r4], -r9
 e50:	sbcsle	r2, r9, r0, lsl #20
 e54:	movwls	r4, #5656	; 0x1618
 e58:	stcl	7, cr15, [r4], #1020	; 0x3fc
 e5c:	stmdacs	r0, {r0, r8, r9, fp, ip, pc}
 e60:	ldmdavs	r7!, {r1, r4, r6, r7, r8, ip, lr, pc}
 e64:	strtmi	r1, [ip], #-3891	; 0xfffff0cd
 e68:	bicsle	r2, r4, r0, lsl #30
 e6c:	and	r2, r4, r0
 e70:			; <UNDEFINED> instruction: 0xf04fbf38
 e74:	movwle	r3, #255	; 0xff
 e78:	bmi	288e84 <errc@plt+0x28860c>
 e7c:	ldrbtmi	r4, [sl], #-2822	; 0xfffff4fa
 e80:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
 e84:	subsmi	r9, sl, r3, lsl #22
 e88:	andlt	sp, r5, r2, lsl #2
 e8c:	svchi	0x00f0e8bd
 e90:	ldcl	7, cr15, [r2], #-1020	; 0xfffffc04
 e94:	andeq	r1, r1, r8, lsl #3
 e98:	andeq	r0, r0, r8, ror r0
 e9c:	andeq	r1, r1, lr, ror r2
 ea0:	andeq	r1, r1, ip, ror r2
 ea4:	andeq	r1, r1, r6, ror #1
 ea8:	mvnsmi	lr, #737280	; 0xb4000
 eac:	cfmadd32mi	mvax0, mvfx4, mvfx12, mvfx7
 eb0:	stcmi	6, cr4, [ip, #-544]	; 0xfffffde0
 eb4:	ldrbtmi	r4, [lr], #-1681	; 0xfffff96f
 eb8:	mcrr	7, 15, pc, r2, cr15	; <UNPREDICTABLE>
 ebc:	blne	1d920b8 <errc@plt+0x1d91840>
 ec0:	strhle	r1, [sl], -r6
 ec4:	strcs	r3, [r0], #-3332	; 0xfffff2fc
 ec8:	svccc	0x0004f855
 ecc:	strbmi	r3, [sl], -r1, lsl #8
 ed0:	ldrtmi	r4, [r8], -r1, asr #12
 ed4:	adcmi	r4, r6, #152, 14	; 0x2600000
 ed8:	pop	{r1, r2, r4, r5, r6, r7, r8, ip, lr, pc}
 edc:	svclt	0x000083f8
 ee0:	andeq	r0, r1, r2, lsr #31
 ee4:	muleq	r1, r8, pc	; <UNPREDICTABLE>
 ee8:	svclt	0x00004770
 eec:	strmi	r4, [r1], -sl, lsl #12
 ef0:			; <UNDEFINED> instruction: 0xf7ff2003
 ef4:	svclt	0x0000bc6b

Disassembly of section .fini:

00000ef8 <.fini>:
 ef8:	push	{r3, lr}
 efc:	pop	{r3, pc}
