$date
	Mon Oct 23 17:24:27 2023
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module d_latch_tb $end
$var wire 1 ! q_bar $end
$var reg 1 " clk $end
$var reg 1 # d $end
$scope module d_latch0 $end
$var wire 1 " clk $end
$var wire 1 $ clk_bar $end
$var wire 1 # d $end
$var wire 1 ! q_bar $end
$var wire 1 % w0 $end
$var wire 1 & w1 $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
0&
0%
0$
0#
1"
1!
$end
#2
1&
0!
1%
1#
#3
0&
1!
0%
0#
#4
1&
0!
1%
1#
#5
1$
0"
#7
0#
#8
1#
#10
0$
1"
#11
0&
1!
0%
0#
#12
