Classic Timing Analyzer report for DE2_NIOS_HOST_MOUSE_VGA
Wed Jun 08 00:43:23 2011
Quartus II Version 8.1 Build 163 10/28/2008 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Timing Analyzer Summary
  3. Timing Analyzer Settings
  4. Clock Settings Summary
  5. Clock Setup: 'SDRAM_PLL:PLL1|altpll:altpll_component|_clk0'
  6. Clock Setup: 'SDRAM_PLL:PLL1|altpll:altpll_component|_clk1'
  7. Clock Setup: 'SDRAM_PLL:PLL1|altpll:altpll_component|_clk2'
  8. Clock Setup: 'Audio_PLL:PLL2|altpll:altpll_component|_clk0'
  9. Clock Setup: 'CLOCK_50'
 10. Clock Setup: 'GPIO_1[0]'
 11. Clock Setup: 'altera_internal_jtag~TCKUTAP'
 12. Clock Setup: 'altera_internal_jtag~UPDATEUSER'
 13. Clock Setup: 'altera_internal_jtag~CLKDRUSER'
 14. Clock Hold: 'SDRAM_PLL:PLL1|altpll:altpll_component|_clk0'
 15. Clock Hold: 'SDRAM_PLL:PLL1|altpll:altpll_component|_clk1'
 16. Clock Hold: 'SDRAM_PLL:PLL1|altpll:altpll_component|_clk2'
 17. Clock Hold: 'Audio_PLL:PLL2|altpll:altpll_component|_clk0'
 18. Clock Hold: 'CLOCK_50'
 19. Clock Hold: 'GPIO_1[0]'
 20. tsu
 21. tco
 22. tpd
 23. th
 24. Ignored Timing Assignments
 25. Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2008 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Timing Analyzer Summary                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  ;
+-------------------------------------------------------------+------------------------------------------+-----------------------------------+------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------+----------------------------------------------+--------------+
; Type                                                        ; Slack                                    ; Required Time                     ; Actual Time                                    ; From                                                                                                                                                         ; To                                                                                                                                                                             ; From Clock                                   ; To Clock                                     ; Failed Paths ;
+-------------------------------------------------------------+------------------------------------------+-----------------------------------+------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------+----------------------------------------------+--------------+
; Worst-case tsu                                              ; N/A                                      ; None                              ; 11.006 ns                                      ; SRAM_DQ[1]                                                                                                                                                   ; system_0:u0|cpu_0:the_cpu_0|d_readdata_d1[17]                                                                                                                                  ; --                                           ; CLOCK_50                                     ; 0            ;
; Worst-case tco                                              ; N/A                                      ; None                              ; 13.286 ns                                      ; I2C_AV_Config:u1|I2C_Controller:u0|SD_COUNTER[3]                                                                                                             ; I2C_SCLK                                                                                                                                                                       ; CLOCK_50                                     ; --                                           ; 0            ;
; Worst-case tpd                                              ; N/A                                      ; None                              ; 2.612 ns                                       ; altera_internal_jtag~TDO                                                                                                                                     ; altera_reserved_tdo                                                                                                                                                            ; --                                           ; --                                           ; 0            ;
; Worst-case th                                               ; N/A                                      ; None                              ; 3.254 ns                                       ; altera_internal_jtag~TMSUTAP                                                                                                                                 ; sld_hub:sld_hub_inst|sld_shadow_jsm:shadow_jsm|state[7]                                                                                                                        ; --                                           ; altera_internal_jtag~TCKUTAP                 ; 0            ;
; Clock Setup: 'SDRAM_PLL:PLL1|altpll:altpll_component|_clk1' ; -1.103 ns                                ; 100.00 MHz ( period = 10.000 ns ) ; 90.07 MHz ( period = 11.103 ns )               ; system_0:u0|cpu_0:the_cpu_0|M_ctrl_shift_rot                                                                                                                 ; system_0:u0|cpu_0:the_cpu_0|M_alu_result[0]                                                                                                                                    ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; 190          ;
; Clock Setup: 'SDRAM_PLL:PLL1|altpll:altpll_component|_clk2' ; 2.301 ns                                 ; 25.00 MHz ( period = 40.000 ns )  ; N/A                                            ; system_0:u0|VGA_0:the_VGA_0|VGA_NIOS_CTRL:the_VGA_NIOS_CTRL|mCursor_Y[1]                                                                                     ; system_0:u0|VGA_0:the_VGA_0|VGA_NIOS_CTRL:the_VGA_NIOS_CTRL|VGA_Controller:u0|Cur_Color_R[8]                                                                                   ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk2 ; 0            ;
; Clock Setup: 'SDRAM_PLL:PLL1|altpll:altpll_component|_clk0' ; 10.664 ns                                ; 50.00 MHz ( period = 20.000 ns )  ; N/A                                            ; C_Reset_Delay:u2|oRST_0                                                                                                                                      ; Sdram_Control_4Port:u7|mADDR[22]                                                                                                                                               ; CLOCK_50                                     ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk0 ; 0            ;
; Clock Setup: 'CLOCK_50'                                     ; 14.433 ns                                ; 50.00 MHz ( period = 20.000 ns )  ; 179.63 MHz ( period = 5.567 ns )               ; I2C_CCD_Config:u8|C_I2C_Controller:u0|SD_COUNTER[1]                                                                                                          ; I2C_CCD_Config:u8|C_I2C_Controller:u0|SDO                                                                                                                                      ; CLOCK_50                                     ; CLOCK_50                                     ; 0            ;
; Clock Setup: 'Audio_PLL:PLL2|altpll:altpll_component|_clk0' ; 49.302 ns                                ; 18.41 MHz ( period = 54.320 ns )  ; 199.28 MHz ( period = 5.018 ns )               ; system_0:u0|Audio_0:the_Audio_0|AUDIO_DAC_FIFO:the_AUDIO_DAC_FIFO|FIFO_16_256:u0|dcfifo:dcfifo_component|dcfifo_hlj1:auto_generated|rdptr_g[2]               ; system_0:u0|Audio_0:the_Audio_0|AUDIO_DAC_FIFO:the_AUDIO_DAC_FIFO|FIFO_16_256:u0|dcfifo:dcfifo_component|dcfifo_hlj1:auto_generated|a_graycounter_g86:rdptr_g1p|counter_ffa[8] ; Audio_PLL:PLL2|altpll:altpll_component|_clk0 ; Audio_PLL:PLL2|altpll:altpll_component|_clk0 ; 0            ;
; Clock Setup: 'GPIO_1[0]'                                    ; N/A                                      ; None                              ; 116.28 MHz ( period = 8.600 ns )               ; RAW2RGB:u4|mDVAL                                                                                                                                             ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter_ffa[9]                                     ; GPIO_1[0]                                    ; GPIO_1[0]                                    ; 0            ;
; Clock Setup: 'altera_internal_jtag~TCKUTAP'                 ; N/A                                      ; None                              ; 137.59 MHz ( period = 7.268 ns )               ; sld_hub:sld_hub_inst|irsr_reg[2]                                                                                                                             ; sld_hub:sld_hub_inst|tdo                                                                                                                                                       ; altera_internal_jtag~TCKUTAP                 ; altera_internal_jtag~TCKUTAP                 ; 0            ;
; Clock Setup: 'altera_internal_jtag~CLKDRUSER'               ; N/A                                      ; None                              ; 427.90 MHz ( period = 2.337 ns )               ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|VELJ8121:JDCF0099|AJQN5180[4]                                                                                     ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|VELJ8121:JDCF0099|DJFL8584[2]                                                                                                       ; altera_internal_jtag~CLKDRUSER               ; altera_internal_jtag~CLKDRUSER               ; 0            ;
; Clock Setup: 'altera_internal_jtag~UPDATEUSER'              ; N/A                                      ; None                              ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|XWDE0671[2]                                                                                                       ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|XWDE0671[1]                                                                                                                         ; altera_internal_jtag~UPDATEUSER              ; altera_internal_jtag~UPDATEUSER              ; 0            ;
; Clock Hold: 'CLOCK_50'                                      ; -2.919 ns                                ; 50.00 MHz ( period = 20.000 ns )  ; N/A                                            ; I2C_CCD_Config:u8|senosr_exposure[3]                                                                                                                         ; I2C_CCD_Config:u8|mI2C_DATA[3]                                                                                                                                                 ; CLOCK_50                                     ; CLOCK_50                                     ; 94           ;
; Clock Hold: 'SDRAM_PLL:PLL1|altpll:altpll_component|_clk0'  ; 0.391 ns                                 ; 50.00 MHz ( period = 20.000 ns )  ; N/A                                            ; Sdram_Control_4Port:u7|command:command1|rw_flag                                                                                                              ; Sdram_Control_4Port:u7|command:command1|rw_flag                                                                                                                                ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk0 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk0 ; 0            ;
; Clock Hold: 'SDRAM_PLL:PLL1|altpll:altpll_component|_clk1'  ; 0.391 ns                                 ; 100.00 MHz ( period = 10.000 ns ) ; N/A                                            ; system_0:u0|uart:the_uart|uart_tx:the_uart_tx|pre_txd                                                                                                        ; system_0:u0|uart:the_uart|uart_tx:the_uart_tx|pre_txd                                                                                                                          ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; 0            ;
; Clock Hold: 'SDRAM_PLL:PLL1|altpll:altpll_component|_clk2'  ; 0.391 ns                                 ; 25.00 MHz ( period = 40.000 ns )  ; N/A                                            ; system_0:u0|VGA_0:the_VGA_0|VGA_NIOS_CTRL:the_VGA_NIOS_CTRL|VGA_Controller:u0|oVGA_V_SYNC                                                                    ; system_0:u0|VGA_0:the_VGA_0|VGA_NIOS_CTRL:the_VGA_NIOS_CTRL|VGA_Controller:u0|oVGA_V_SYNC                                                                                      ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk2 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk2 ; 0            ;
; Clock Hold: 'Audio_PLL:PLL2|altpll:altpll_component|_clk0'  ; 0.391 ns                                 ; 18.41 MHz ( period = 54.320 ns )  ; N/A                                            ; system_0:u0|Audio_0:the_Audio_0|AUDIO_DAC_FIFO:the_AUDIO_DAC_FIFO|LRCK_1X                                                                                    ; system_0:u0|Audio_0:the_Audio_0|AUDIO_DAC_FIFO:the_AUDIO_DAC_FIFO|LRCK_1X                                                                                                      ; Audio_PLL:PLL2|altpll:altpll_component|_clk0 ; Audio_PLL:PLL2|altpll:altpll_component|_clk0 ; 0            ;
; Clock Hold: 'GPIO_1[0]'                                     ; Not operational: Clock Skew > Data Delay ; None                              ; N/A                                            ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe12|dffe13a[8] ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe12|dffe14a[8]                   ; GPIO_1[0]                                    ; GPIO_1[0]                                    ; 3            ;
; Total number of failed paths                                ;                                          ;                                   ;                                                ;                                                                                                                                                              ;                                                                                                                                                                                ;                                              ;                                              ; 287          ;
+-------------------------------------------------------------+------------------------------------------+-----------------------------------+------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------+----------------------------------------------+--------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------+
; Timing Analyzer Settings                                                                                                                             ;
+---------------------------------------------------------------------+--------------------+-----------------+---------------------------+-------------+
; Option                                                              ; Setting            ; From            ; To                        ; Entity Name ;
+---------------------------------------------------------------------+--------------------+-----------------+---------------------------+-------------+
; Device Name                                                         ; EP2C35F672C6       ;                 ;                           ;             ;
; Timing Models                                                       ; Final              ;                 ;                           ;             ;
; Default hold multicycle                                             ; Same as Multicycle ;                 ;                           ;             ;
; Cut paths between unrelated clock domains                           ; On                 ;                 ;                           ;             ;
; Cut off read during write signal paths                              ; On                 ;                 ;                           ;             ;
; Cut off feedback from I/O pins                                      ; On                 ;                 ;                           ;             ;
; Report Combined Fast/Slow Timing                                    ; Off                ;                 ;                           ;             ;
; Ignore Clock Settings                                               ; Off                ;                 ;                           ;             ;
; Analyze latches as synchronous elements                             ; On                 ;                 ;                           ;             ;
; Enable Recovery/Removal analysis                                    ; Off                ;                 ;                           ;             ;
; Enable Clock Latency                                                ; Off                ;                 ;                           ;             ;
; Use TimeQuest Timing Analyzer                                       ; Off                ;                 ;                           ;             ;
; Number of source nodes to report per destination node               ; 10                 ;                 ;                           ;             ;
; Number of destination nodes to report                               ; 10                 ;                 ;                           ;             ;
; Number of paths to report                                           ; 200                ;                 ;                           ;             ;
; Report Minimum Timing Checks                                        ; Off                ;                 ;                           ;             ;
; Use Fast Timing Models                                              ; Off                ;                 ;                           ;             ;
; Report IO Paths Separately                                          ; Off                ;                 ;                           ;             ;
; Perform Multicorner Analysis                                        ; On                 ;                 ;                           ;             ;
; Reports the worst-case path for each clock domain and analysis      ; Off                ;                 ;                           ;             ;
; Removes common clock path pessimism (CCPP) during slack computation ; Off                ;                 ;                           ;             ;
; Output I/O Timing Endpoint                                          ; Near End           ;                 ;                           ;             ;
; Clock Settings                                                      ; CLOCK_27           ;                 ; CLOCK_27                  ;             ;
; Clock Settings                                                      ; CLOCK_50           ;                 ; CLOCK_50                  ;             ;
; Cut Timing Path                                                     ; On                 ;                 ; EPEO2888_0                ; MDCK2395    ;
; Cut Timing Path                                                     ; On                 ;                 ; EPEO2888_1                ; MDCK2395    ;
; Cut Timing Path                                                     ; On                 ;                 ; EPEO2888_2                ; MDCK2395    ;
; Cut Timing Path                                                     ; On                 ;                 ; EPEO2888_3                ; MDCK2395    ;
; Cut Timing Path                                                     ; On                 ;                 ; EPEO2888_4                ; MDCK2395    ;
; Cut Timing Path                                                     ; On                 ;                 ; EPEO2888_5                ; MDCK2395    ;
; Cut Timing Path                                                     ; On                 ;                 ; EPEO2888_6                ; MDCK2395    ;
; Cut Timing Path                                                     ; On                 ;                 ; EPEO2888_7                ; MDCK2395    ;
; Cut Timing Path                                                     ; On                 ;                 ; lcell:LJMV0916_0          ; MDCK2395    ;
; Cut Timing Path                                                     ; On                 ;                 ; lcell:WCRO7487_0          ; MDCK2395    ;
; Cut Timing Path                                                     ; On                 ; delayed_wrptr_g ; rs_dgwp|dffpipe8|dffe9a   ; dcfifo_hlj1 ;
; Cut Timing Path                                                     ; On                 ; rdptr_g         ; ws_dgrp|dffpipe11|dffe12a ; dcfifo_hlj1 ;
; Cut Timing Path                                                     ; On                 ; delayed_wrptr_g ; rs_dgwp|dffpipe8|dffe9a   ; dcfifo_m2o1 ;
; Cut Timing Path                                                     ; On                 ; rdptr_g         ; ws_dgrp|dffpipe12|dffe13a ; dcfifo_m2o1 ;
+---------------------------------------------------------------------+--------------------+-----------------+---------------------------+-------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Settings Summary                                                                                                                                                                                               ;
+----------------------------------------------+--------------------+------------+------------------+---------------+--------------+----------+-----------------------+---------------------+-----------+--------------+
; Clock Node Name                              ; Clock Setting Name ; Type       ; Fmax Requirement ; Early Latency ; Late Latency ; Based on ; Multiply Base Fmax by ; Divide Base Fmax by ; Offset    ; Phase offset ;
+----------------------------------------------+--------------------+------------+------------------+---------------+--------------+----------+-----------------------+---------------------+-----------+--------------+
; SDRAM_PLL:PLL1|altpll:altpll_component|_clk0 ;                    ; PLL output ; 50.0 MHz         ; 0.000 ns      ; 0.000 ns     ; CLOCK_50 ; 1                     ; 1                   ; -5.358 ns ;              ;
; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ;                    ; PLL output ; 100.0 MHz        ; 0.000 ns      ; 0.000 ns     ; CLOCK_50 ; 2                     ; 1                   ; -2.358 ns ;              ;
; SDRAM_PLL:PLL1|altpll:altpll_component|_clk2 ;                    ; PLL output ; 25.0 MHz         ; 0.000 ns      ; 0.000 ns     ; CLOCK_50 ; 1                     ; 2                   ; -2.358 ns ;              ;
; Audio_PLL:PLL2|altpll:altpll_component|_clk0 ;                    ; PLL output ; 18.41 MHz        ; 0.000 ns      ; 0.000 ns     ; CLOCK_27 ; 15                    ; 22                  ; -2.384 ns ;              ;
; CLOCK_50                                     ; CLOCK_50           ; User Pin   ; 50.0 MHz         ; 0.000 ns      ; 0.000 ns     ; --       ; N/A                   ; N/A                 ; N/A       ;              ;
; CLOCK_27                                     ; CLOCK_27           ; User Pin   ; 27.0 MHz         ; 0.000 ns      ; 0.000 ns     ; --       ; N/A                   ; N/A                 ; N/A       ;              ;
; GPIO_1[0]                                    ;                    ; User Pin   ; None             ; 0.000 ns      ; 0.000 ns     ; --       ; N/A                   ; N/A                 ; N/A       ;              ;
; altera_internal_jtag~TCKUTAP                 ;                    ; User Pin   ; None             ; 0.000 ns      ; 0.000 ns     ; --       ; N/A                   ; N/A                 ; N/A       ;              ;
; altera_internal_jtag~UPDATEUSER              ;                    ; User Pin   ; None             ; 0.000 ns      ; 0.000 ns     ; --       ; N/A                   ; N/A                 ; N/A       ;              ;
; altera_internal_jtag~CLKDRUSER               ;                    ; User Pin   ; None             ; 0.000 ns      ; 0.000 ns     ; --       ; N/A                   ; N/A                 ; N/A       ;              ;
+----------------------------------------------+--------------------+------------+------------------+---------------+--------------+----------+-----------------------+---------------------+-----------+--------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Setup: 'SDRAM_PLL:PLL1|altpll:altpll_component|_clk0'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        ;
+-----------------------------------------+-----------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------+----------------------------------------------+-----------------------------+---------------------------+-------------------------+
; Slack                                   ; Actual fmax (period)                                ; From                                                                                                                                      ; To                                                                                                                                                                                   ; From Clock                                   ; To Clock                                     ; Required Setup Relationship ; Required Longest P2P Time ; Actual Longest P2P Time ;
+-----------------------------------------+-----------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------+----------------------------------------------+-----------------------------+---------------------------+-------------------------+
; 10.664 ns                               ; None                                                ; C_Reset_Delay:u2|oRST_0                                                                                                                   ; Sdram_Control_4Port:u7|mADDR[22]                                                                                                                                                     ; CLOCK_50                                     ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk0 ; 14.642 ns                   ; 14.400 ns                 ; 3.736 ns                ;
; 10.664 ns                               ; None                                                ; C_Reset_Delay:u2|oRST_0                                                                                                                   ; Sdram_Control_4Port:u7|mADDR[15]                                                                                                                                                     ; CLOCK_50                                     ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk0 ; 14.642 ns                   ; 14.400 ns                 ; 3.736 ns                ;
; 10.664 ns                               ; None                                                ; C_Reset_Delay:u2|oRST_0                                                                                                                   ; Sdram_Control_4Port:u7|mADDR[11]                                                                                                                                                     ; CLOCK_50                                     ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk0 ; 14.642 ns                   ; 14.400 ns                 ; 3.736 ns                ;
; 10.664 ns                               ; None                                                ; C_Reset_Delay:u2|oRST_0                                                                                                                   ; Sdram_Control_4Port:u7|mADDR[9]                                                                                                                                                      ; CLOCK_50                                     ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk0 ; 14.642 ns                   ; 14.400 ns                 ; 3.736 ns                ;
; 10.664 ns                               ; None                                                ; C_Reset_Delay:u2|oRST_0                                                                                                                   ; Sdram_Control_4Port:u7|mADDR[8]                                                                                                                                                      ; CLOCK_50                                     ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk0 ; 14.642 ns                   ; 14.400 ns                 ; 3.736 ns                ;
; 10.679 ns                               ; None                                                ; C_Reset_Delay:u2|oRST_0                                                                                                                   ; Sdram_Control_4Port:u7|mADDR[14]                                                                                                                                                     ; CLOCK_50                                     ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk0 ; 14.642 ns                   ; 14.396 ns                 ; 3.717 ns                ;
; 10.679 ns                               ; None                                                ; C_Reset_Delay:u2|oRST_0                                                                                                                   ; Sdram_Control_4Port:u7|mADDR[12]                                                                                                                                                     ; CLOCK_50                                     ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk0 ; 14.642 ns                   ; 14.396 ns                 ; 3.717 ns                ;
; 10.694 ns                               ; None                                                ; C_Reset_Delay:u2|oRST_0                                                                                                                   ; Sdram_Control_4Port:u7|mADDR[18]                                                                                                                                                     ; CLOCK_50                                     ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk0 ; 14.642 ns                   ; 14.398 ns                 ; 3.704 ns                ;
; 10.694 ns                               ; None                                                ; C_Reset_Delay:u2|oRST_0                                                                                                                   ; Sdram_Control_4Port:u7|mADDR[10]                                                                                                                                                     ; CLOCK_50                                     ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk0 ; 14.642 ns                   ; 14.398 ns                 ; 3.704 ns                ;
; 10.881 ns                               ; None                                                ; C_Reset_Delay:u2|oRST_0                                                                                                                   ; Sdram_Control_4Port:u7|mADDR[21]                                                                                                                                                     ; CLOCK_50                                     ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk0 ; 14.642 ns                   ; 14.398 ns                 ; 3.517 ns                ;
; 10.881 ns                               ; None                                                ; C_Reset_Delay:u2|oRST_0                                                                                                                   ; Sdram_Control_4Port:u7|mADDR[20]                                                                                                                                                     ; CLOCK_50                                     ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk0 ; 14.642 ns                   ; 14.398 ns                 ; 3.517 ns                ;
; 10.881 ns                               ; None                                                ; C_Reset_Delay:u2|oRST_0                                                                                                                   ; Sdram_Control_4Port:u7|mADDR[19]                                                                                                                                                     ; CLOCK_50                                     ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk0 ; 14.642 ns                   ; 14.398 ns                 ; 3.517 ns                ;
; 10.881 ns                               ; None                                                ; C_Reset_Delay:u2|oRST_0                                                                                                                   ; Sdram_Control_4Port:u7|mADDR[17]                                                                                                                                                     ; CLOCK_50                                     ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk0 ; 14.642 ns                   ; 14.398 ns                 ; 3.517 ns                ;
; 10.881 ns                               ; None                                                ; C_Reset_Delay:u2|oRST_0                                                                                                                   ; Sdram_Control_4Port:u7|mADDR[16]                                                                                                                                                     ; CLOCK_50                                     ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk0 ; 14.642 ns                   ; 14.398 ns                 ; 3.517 ns                ;
; 10.881 ns                               ; None                                                ; C_Reset_Delay:u2|oRST_0                                                                                                                   ; Sdram_Control_4Port:u7|mADDR[13]                                                                                                                                                     ; CLOCK_50                                     ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk0 ; 14.642 ns                   ; 14.398 ns                 ; 3.517 ns                ;
; 11.210 ns                               ; None                                                ; C_Reset_Delay:u2|oRST_0                                                                                                                   ; Sdram_Control_4Port:u7|mRD                                                                                                                                                           ; CLOCK_50                                     ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk0 ; 14.642 ns                   ; 14.394 ns                 ; 3.184 ns                ;
; 11.210 ns                               ; None                                                ; C_Reset_Delay:u2|oRST_0                                                                                                                   ; Sdram_Control_4Port:u7|RD_MASK[1]                                                                                                                                                    ; CLOCK_50                                     ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk0 ; 14.642 ns                   ; 14.394 ns                 ; 3.184 ns                ;
; 11.210 ns                               ; None                                                ; C_Reset_Delay:u2|oRST_0                                                                                                                   ; Sdram_Control_4Port:u7|RD_MASK[0]                                                                                                                                                    ; CLOCK_50                                     ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk0 ; 14.642 ns                   ; 14.394 ns                 ; 3.184 ns                ;
; 11.211 ns                               ; None                                                ; C_Reset_Delay:u2|oRST_0                                                                                                                   ; Sdram_Control_4Port:u7|rRD1_ADDR[9]                                                                                                                                                  ; CLOCK_50                                     ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk0 ; 14.642 ns                   ; 14.400 ns                 ; 3.189 ns                ;
; 11.211 ns                               ; None                                                ; C_Reset_Delay:u2|oRST_0                                                                                                                   ; Sdram_Control_4Port:u7|rRD1_ADDR[10]                                                                                                                                                 ; CLOCK_50                                     ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk0 ; 14.642 ns                   ; 14.400 ns                 ; 3.189 ns                ;
; 11.211 ns                               ; None                                                ; C_Reset_Delay:u2|oRST_0                                                                                                                   ; Sdram_Control_4Port:u7|rRD1_ADDR[11]                                                                                                                                                 ; CLOCK_50                                     ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk0 ; 14.642 ns                   ; 14.400 ns                 ; 3.189 ns                ;
; 11.211 ns                               ; None                                                ; C_Reset_Delay:u2|oRST_0                                                                                                                   ; Sdram_Control_4Port:u7|rRD1_ADDR[14]                                                                                                                                                 ; CLOCK_50                                     ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk0 ; 14.642 ns                   ; 14.400 ns                 ; 3.189 ns                ;
; 11.211 ns                               ; None                                                ; C_Reset_Delay:u2|oRST_0                                                                                                                   ; Sdram_Control_4Port:u7|rRD1_ADDR[12]                                                                                                                                                 ; CLOCK_50                                     ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk0 ; 14.642 ns                   ; 14.400 ns                 ; 3.189 ns                ;
; 11.211 ns                               ; None                                                ; C_Reset_Delay:u2|oRST_0                                                                                                                   ; Sdram_Control_4Port:u7|rRD1_ADDR[13]                                                                                                                                                 ; CLOCK_50                                     ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk0 ; 14.642 ns                   ; 14.400 ns                 ; 3.189 ns                ;
; 11.211 ns                               ; None                                                ; C_Reset_Delay:u2|oRST_0                                                                                                                   ; Sdram_Control_4Port:u7|rRD1_ADDR[17]                                                                                                                                                 ; CLOCK_50                                     ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk0 ; 14.642 ns                   ; 14.400 ns                 ; 3.189 ns                ;
; 11.211 ns                               ; None                                                ; C_Reset_Delay:u2|oRST_0                                                                                                                   ; Sdram_Control_4Port:u7|rRD1_ADDR[15]                                                                                                                                                 ; CLOCK_50                                     ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk0 ; 14.642 ns                   ; 14.400 ns                 ; 3.189 ns                ;
; 11.211 ns                               ; None                                                ; C_Reset_Delay:u2|oRST_0                                                                                                                   ; Sdram_Control_4Port:u7|rRD1_ADDR[16]                                                                                                                                                 ; CLOCK_50                                     ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk0 ; 14.642 ns                   ; 14.400 ns                 ; 3.189 ns                ;
; 11.211 ns                               ; None                                                ; C_Reset_Delay:u2|oRST_0                                                                                                                   ; Sdram_Control_4Port:u7|rRD1_ADDR[20]                                                                                                                                                 ; CLOCK_50                                     ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk0 ; 14.642 ns                   ; 14.400 ns                 ; 3.189 ns                ;
; 11.211 ns                               ; None                                                ; C_Reset_Delay:u2|oRST_0                                                                                                                   ; Sdram_Control_4Port:u7|rRD1_ADDR[22]                                                                                                                                                 ; CLOCK_50                                     ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk0 ; 14.642 ns                   ; 14.400 ns                 ; 3.189 ns                ;
; 11.211 ns                               ; None                                                ; C_Reset_Delay:u2|oRST_0                                                                                                                   ; Sdram_Control_4Port:u7|rRD1_ADDR[19]                                                                                                                                                 ; CLOCK_50                                     ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk0 ; 14.642 ns                   ; 14.400 ns                 ; 3.189 ns                ;
; 11.211 ns                               ; None                                                ; C_Reset_Delay:u2|oRST_0                                                                                                                   ; Sdram_Control_4Port:u7|rRD1_ADDR[18]                                                                                                                                                 ; CLOCK_50                                     ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk0 ; 14.642 ns                   ; 14.400 ns                 ; 3.189 ns                ;
; 11.211 ns                               ; None                                                ; C_Reset_Delay:u2|oRST_0                                                                                                                   ; Sdram_Control_4Port:u7|rRD1_ADDR[21]                                                                                                                                                 ; CLOCK_50                                     ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk0 ; 14.642 ns                   ; 14.400 ns                 ; 3.189 ns                ;
; 11.211 ns                               ; None                                                ; C_Reset_Delay:u2|oRST_0                                                                                                                   ; Sdram_Control_4Port:u7|rRD1_ADDR[8]                                                                                                                                                  ; CLOCK_50                                     ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk0 ; 14.642 ns                   ; 14.400 ns                 ; 3.189 ns                ;
; 11.216 ns                               ; None                                                ; C_Reset_Delay:u2|oRST_0                                                                                                                   ; Sdram_Control_4Port:u7|mWR                                                                                                                                                           ; CLOCK_50                                     ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk0 ; 14.642 ns                   ; 14.394 ns                 ; 3.178 ns                ;
; 11.216 ns                               ; None                                                ; C_Reset_Delay:u2|oRST_0                                                                                                                   ; Sdram_Control_4Port:u7|WR_MASK[1]                                                                                                                                                    ; CLOCK_50                                     ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk0 ; 14.642 ns                   ; 14.394 ns                 ; 3.178 ns                ;
; 11.216 ns                               ; None                                                ; C_Reset_Delay:u2|oRST_0                                                                                                                   ; Sdram_Control_4Port:u7|WR_MASK[0]                                                                                                                                                    ; CLOCK_50                                     ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk0 ; 14.642 ns                   ; 14.394 ns                 ; 3.178 ns                ;
; 11.242 ns                               ; None                                                ; C_Reset_Delay:u2|oRST_0                                                                                                                   ; Sdram_Control_4Port:u7|rWR1_ADDR[9]                                                                                                                                                  ; CLOCK_50                                     ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk0 ; 14.642 ns                   ; 14.399 ns                 ; 3.157 ns                ;
; 11.242 ns                               ; None                                                ; C_Reset_Delay:u2|oRST_0                                                                                                                   ; Sdram_Control_4Port:u7|rWR1_ADDR[10]                                                                                                                                                 ; CLOCK_50                                     ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk0 ; 14.642 ns                   ; 14.399 ns                 ; 3.157 ns                ;
; 11.242 ns                               ; None                                                ; C_Reset_Delay:u2|oRST_0                                                                                                                   ; Sdram_Control_4Port:u7|rWR1_ADDR[11]                                                                                                                                                 ; CLOCK_50                                     ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk0 ; 14.642 ns                   ; 14.399 ns                 ; 3.157 ns                ;
; 11.242 ns                               ; None                                                ; C_Reset_Delay:u2|oRST_0                                                                                                                   ; Sdram_Control_4Port:u7|rWR1_ADDR[12]                                                                                                                                                 ; CLOCK_50                                     ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk0 ; 14.642 ns                   ; 14.399 ns                 ; 3.157 ns                ;
; 11.242 ns                               ; None                                                ; C_Reset_Delay:u2|oRST_0                                                                                                                   ; Sdram_Control_4Port:u7|rWR1_ADDR[13]                                                                                                                                                 ; CLOCK_50                                     ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk0 ; 14.642 ns                   ; 14.399 ns                 ; 3.157 ns                ;
; 11.242 ns                               ; None                                                ; C_Reset_Delay:u2|oRST_0                                                                                                                   ; Sdram_Control_4Port:u7|rWR1_ADDR[14]                                                                                                                                                 ; CLOCK_50                                     ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk0 ; 14.642 ns                   ; 14.399 ns                 ; 3.157 ns                ;
; 11.242 ns                               ; None                                                ; C_Reset_Delay:u2|oRST_0                                                                                                                   ; Sdram_Control_4Port:u7|rWR1_ADDR[22]                                                                                                                                                 ; CLOCK_50                                     ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk0 ; 14.642 ns                   ; 14.399 ns                 ; 3.157 ns                ;
; 11.242 ns                               ; None                                                ; C_Reset_Delay:u2|oRST_0                                                                                                                   ; Sdram_Control_4Port:u7|rWR1_ADDR[19]                                                                                                                                                 ; CLOCK_50                                     ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk0 ; 14.642 ns                   ; 14.399 ns                 ; 3.157 ns                ;
; 11.242 ns                               ; None                                                ; C_Reset_Delay:u2|oRST_0                                                                                                                   ; Sdram_Control_4Port:u7|rWR1_ADDR[20]                                                                                                                                                 ; CLOCK_50                                     ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk0 ; 14.642 ns                   ; 14.399 ns                 ; 3.157 ns                ;
; 11.242 ns                               ; None                                                ; C_Reset_Delay:u2|oRST_0                                                                                                                   ; Sdram_Control_4Port:u7|rWR1_ADDR[17]                                                                                                                                                 ; CLOCK_50                                     ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk0 ; 14.642 ns                   ; 14.399 ns                 ; 3.157 ns                ;
; 11.242 ns                               ; None                                                ; C_Reset_Delay:u2|oRST_0                                                                                                                   ; Sdram_Control_4Port:u7|rWR1_ADDR[15]                                                                                                                                                 ; CLOCK_50                                     ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk0 ; 14.642 ns                   ; 14.399 ns                 ; 3.157 ns                ;
; 11.242 ns                               ; None                                                ; C_Reset_Delay:u2|oRST_0                                                                                                                   ; Sdram_Control_4Port:u7|rWR1_ADDR[16]                                                                                                                                                 ; CLOCK_50                                     ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk0 ; 14.642 ns                   ; 14.399 ns                 ; 3.157 ns                ;
; 11.242 ns                               ; None                                                ; C_Reset_Delay:u2|oRST_0                                                                                                                   ; Sdram_Control_4Port:u7|rWR1_ADDR[18]                                                                                                                                                 ; CLOCK_50                                     ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk0 ; 14.642 ns                   ; 14.399 ns                 ; 3.157 ns                ;
; 11.242 ns                               ; None                                                ; C_Reset_Delay:u2|oRST_0                                                                                                                   ; Sdram_Control_4Port:u7|rWR1_ADDR[21]                                                                                                                                                 ; CLOCK_50                                     ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk0 ; 14.642 ns                   ; 14.399 ns                 ; 3.157 ns                ;
; 11.242 ns                               ; None                                                ; C_Reset_Delay:u2|oRST_0                                                                                                                   ; Sdram_Control_4Port:u7|rWR1_ADDR[8]                                                                                                                                                  ; CLOCK_50                                     ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk0 ; 14.642 ns                   ; 14.399 ns                 ; 3.157 ns                ;
; 11.610 ns                               ; None                                                ; C_Reset_Delay:u2|oRST_0                                                                                                                   ; Sdram_Control_4Port:u7|rRD2_ADDR[9]                                                                                                                                                  ; CLOCK_50                                     ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk0 ; 14.642 ns                   ; 14.395 ns                 ; 2.785 ns                ;
; 11.610 ns                               ; None                                                ; C_Reset_Delay:u2|oRST_0                                                                                                                   ; Sdram_Control_4Port:u7|rRD2_ADDR[11]                                                                                                                                                 ; CLOCK_50                                     ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk0 ; 14.642 ns                   ; 14.395 ns                 ; 2.785 ns                ;
; 11.610 ns                               ; None                                                ; C_Reset_Delay:u2|oRST_0                                                                                                                   ; Sdram_Control_4Port:u7|rRD2_ADDR[10]                                                                                                                                                 ; CLOCK_50                                     ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk0 ; 14.642 ns                   ; 14.395 ns                 ; 2.785 ns                ;
; 11.610 ns                               ; None                                                ; C_Reset_Delay:u2|oRST_0                                                                                                                   ; Sdram_Control_4Port:u7|rRD2_ADDR[14]                                                                                                                                                 ; CLOCK_50                                     ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk0 ; 14.642 ns                   ; 14.395 ns                 ; 2.785 ns                ;
; 11.610 ns                               ; None                                                ; C_Reset_Delay:u2|oRST_0                                                                                                                   ; Sdram_Control_4Port:u7|rRD2_ADDR[12]                                                                                                                                                 ; CLOCK_50                                     ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk0 ; 14.642 ns                   ; 14.395 ns                 ; 2.785 ns                ;
; 11.610 ns                               ; None                                                ; C_Reset_Delay:u2|oRST_0                                                                                                                   ; Sdram_Control_4Port:u7|rRD2_ADDR[13]                                                                                                                                                 ; CLOCK_50                                     ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk0 ; 14.642 ns                   ; 14.395 ns                 ; 2.785 ns                ;
; 11.610 ns                               ; None                                                ; C_Reset_Delay:u2|oRST_0                                                                                                                   ; Sdram_Control_4Port:u7|rRD2_ADDR[15]                                                                                                                                                 ; CLOCK_50                                     ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk0 ; 14.642 ns                   ; 14.395 ns                 ; 2.785 ns                ;
; 11.610 ns                               ; None                                                ; C_Reset_Delay:u2|oRST_0                                                                                                                   ; Sdram_Control_4Port:u7|rRD2_ADDR[17]                                                                                                                                                 ; CLOCK_50                                     ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk0 ; 14.642 ns                   ; 14.395 ns                 ; 2.785 ns                ;
; 11.610 ns                               ; None                                                ; C_Reset_Delay:u2|oRST_0                                                                                                                   ; Sdram_Control_4Port:u7|rRD2_ADDR[16]                                                                                                                                                 ; CLOCK_50                                     ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk0 ; 14.642 ns                   ; 14.395 ns                 ; 2.785 ns                ;
; 11.610 ns                               ; None                                                ; C_Reset_Delay:u2|oRST_0                                                                                                                   ; Sdram_Control_4Port:u7|rRD2_ADDR[20]                                                                                                                                                 ; CLOCK_50                                     ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk0 ; 14.642 ns                   ; 14.395 ns                 ; 2.785 ns                ;
; 11.610 ns                               ; None                                                ; C_Reset_Delay:u2|oRST_0                                                                                                                   ; Sdram_Control_4Port:u7|rRD2_ADDR[19]                                                                                                                                                 ; CLOCK_50                                     ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk0 ; 14.642 ns                   ; 14.395 ns                 ; 2.785 ns                ;
; 11.610 ns                               ; None                                                ; C_Reset_Delay:u2|oRST_0                                                                                                                   ; Sdram_Control_4Port:u7|rRD2_ADDR[18]                                                                                                                                                 ; CLOCK_50                                     ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk0 ; 14.642 ns                   ; 14.395 ns                 ; 2.785 ns                ;
; 11.610 ns                               ; None                                                ; C_Reset_Delay:u2|oRST_0                                                                                                                   ; Sdram_Control_4Port:u7|rRD2_ADDR[22]                                                                                                                                                 ; CLOCK_50                                     ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk0 ; 14.642 ns                   ; 14.395 ns                 ; 2.785 ns                ;
; 11.610 ns                               ; None                                                ; C_Reset_Delay:u2|oRST_0                                                                                                                   ; Sdram_Control_4Port:u7|rRD2_ADDR[21]                                                                                                                                                 ; CLOCK_50                                     ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk0 ; 14.642 ns                   ; 14.395 ns                 ; 2.785 ns                ;
; 11.610 ns                               ; None                                                ; C_Reset_Delay:u2|oRST_0                                                                                                                   ; Sdram_Control_4Port:u7|rRD2_ADDR[8]                                                                                                                                                  ; CLOCK_50                                     ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk0 ; 14.642 ns                   ; 14.395 ns                 ; 2.785 ns                ;
; 11.823 ns                               ; None                                                ; C_Reset_Delay:u2|oRST_0                                                                                                                   ; Sdram_Control_4Port:u7|rWR2_ADDR[9]                                                                                                                                                  ; CLOCK_50                                     ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk0 ; 14.642 ns                   ; 14.397 ns                 ; 2.574 ns                ;
; 11.823 ns                               ; None                                                ; C_Reset_Delay:u2|oRST_0                                                                                                                   ; Sdram_Control_4Port:u7|rWR2_ADDR[10]                                                                                                                                                 ; CLOCK_50                                     ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk0 ; 14.642 ns                   ; 14.397 ns                 ; 2.574 ns                ;
; 11.823 ns                               ; None                                                ; C_Reset_Delay:u2|oRST_0                                                                                                                   ; Sdram_Control_4Port:u7|rWR2_ADDR[11]                                                                                                                                                 ; CLOCK_50                                     ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk0 ; 14.642 ns                   ; 14.397 ns                 ; 2.574 ns                ;
; 11.823 ns                               ; None                                                ; C_Reset_Delay:u2|oRST_0                                                                                                                   ; Sdram_Control_4Port:u7|rWR2_ADDR[12]                                                                                                                                                 ; CLOCK_50                                     ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk0 ; 14.642 ns                   ; 14.397 ns                 ; 2.574 ns                ;
; 11.823 ns                               ; None                                                ; C_Reset_Delay:u2|oRST_0                                                                                                                   ; Sdram_Control_4Port:u7|rWR2_ADDR[14]                                                                                                                                                 ; CLOCK_50                                     ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk0 ; 14.642 ns                   ; 14.397 ns                 ; 2.574 ns                ;
; 11.823 ns                               ; None                                                ; C_Reset_Delay:u2|oRST_0                                                                                                                   ; Sdram_Control_4Port:u7|rWR2_ADDR[13]                                                                                                                                                 ; CLOCK_50                                     ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk0 ; 14.642 ns                   ; 14.397 ns                 ; 2.574 ns                ;
; 11.823 ns                               ; None                                                ; C_Reset_Delay:u2|oRST_0                                                                                                                   ; Sdram_Control_4Port:u7|rWR2_ADDR[17]                                                                                                                                                 ; CLOCK_50                                     ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk0 ; 14.642 ns                   ; 14.397 ns                 ; 2.574 ns                ;
; 11.823 ns                               ; None                                                ; C_Reset_Delay:u2|oRST_0                                                                                                                   ; Sdram_Control_4Port:u7|rWR2_ADDR[15]                                                                                                                                                 ; CLOCK_50                                     ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk0 ; 14.642 ns                   ; 14.397 ns                 ; 2.574 ns                ;
; 11.823 ns                               ; None                                                ; C_Reset_Delay:u2|oRST_0                                                                                                                   ; Sdram_Control_4Port:u7|rWR2_ADDR[16]                                                                                                                                                 ; CLOCK_50                                     ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk0 ; 14.642 ns                   ; 14.397 ns                 ; 2.574 ns                ;
; 11.823 ns                               ; None                                                ; C_Reset_Delay:u2|oRST_0                                                                                                                   ; Sdram_Control_4Port:u7|rWR2_ADDR[18]                                                                                                                                                 ; CLOCK_50                                     ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk0 ; 14.642 ns                   ; 14.397 ns                 ; 2.574 ns                ;
; 11.823 ns                               ; None                                                ; C_Reset_Delay:u2|oRST_0                                                                                                                   ; Sdram_Control_4Port:u7|rWR2_ADDR[19]                                                                                                                                                 ; CLOCK_50                                     ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk0 ; 14.642 ns                   ; 14.397 ns                 ; 2.574 ns                ;
; 11.823 ns                               ; None                                                ; C_Reset_Delay:u2|oRST_0                                                                                                                   ; Sdram_Control_4Port:u7|rWR2_ADDR[20]                                                                                                                                                 ; CLOCK_50                                     ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk0 ; 14.642 ns                   ; 14.397 ns                 ; 2.574 ns                ;
; 11.823 ns                               ; None                                                ; C_Reset_Delay:u2|oRST_0                                                                                                                   ; Sdram_Control_4Port:u7|rWR2_ADDR[21]                                                                                                                                                 ; CLOCK_50                                     ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk0 ; 14.642 ns                   ; 14.397 ns                 ; 2.574 ns                ;
; 11.823 ns                               ; None                                                ; C_Reset_Delay:u2|oRST_0                                                                                                                   ; Sdram_Control_4Port:u7|rWR2_ADDR[22]                                                                                                                                                 ; CLOCK_50                                     ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk0 ; 14.642 ns                   ; 14.397 ns                 ; 2.574 ns                ;
; 11.823 ns                               ; None                                                ; C_Reset_Delay:u2|oRST_0                                                                                                                   ; Sdram_Control_4Port:u7|rWR2_ADDR[8]                                                                                                                                                  ; CLOCK_50                                     ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk0 ; 14.642 ns                   ; 14.397 ns                 ; 2.574 ns                ;
; 13.059 ns                               ; 144.07 MHz ( period = 6.941 ns )                    ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_oe9:ws_brp|dffe11a[0]             ; Sdram_Control_4Port:u7|mADDR[11]                                                                                                                                                     ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk0 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk0 ; 20.000 ns                   ; 19.801 ns                 ; 6.742 ns                ;
; 13.185 ns                               ; 146.74 MHz ( period = 6.815 ns )                    ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_oe9:ws_brp|dffe11a[0]             ; Sdram_Control_4Port:u7|mADDR[15]                                                                                                                                                     ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk0 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk0 ; 20.000 ns                   ; 19.801 ns                 ; 6.616 ns                ;
; 13.186 ns                               ; 146.76 MHz ( period = 6.814 ns )                    ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_oe9:ws_brp|dffe11a[0]             ; Sdram_Control_4Port:u7|mADDR[9]                                                                                                                                                      ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk0 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk0 ; 20.000 ns                   ; 19.801 ns                 ; 6.615 ns                ;
; 13.192 ns                               ; 146.89 MHz ( period = 6.808 ns )                    ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_oe9:ws_brp|dffe11a[0]             ; Sdram_Control_4Port:u7|mADDR[22]                                                                                                                                                     ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk0 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk0 ; 20.000 ns                   ; 19.801 ns                 ; 6.609 ns                ;
; 13.192 ns                               ; 146.89 MHz ( period = 6.808 ns )                    ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_oe9:ws_brp|dffe11a[0]             ; Sdram_Control_4Port:u7|mADDR[8]                                                                                                                                                      ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk0 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk0 ; 20.000 ns                   ; 19.801 ns                 ; 6.609 ns                ;
; 13.207 ns                               ; 147.21 MHz ( period = 6.793 ns )                    ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_oe9:ws_bwp|dffe11a[0]             ; Sdram_Control_4Port:u7|mADDR[22]                                                                                                                                                     ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk0 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk0 ; 20.000 ns                   ; 19.819 ns                 ; 6.612 ns                ;
; 13.207 ns                               ; 147.21 MHz ( period = 6.793 ns )                    ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_oe9:ws_bwp|dffe11a[0]             ; Sdram_Control_4Port:u7|mADDR[15]                                                                                                                                                     ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk0 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk0 ; 20.000 ns                   ; 19.819 ns                 ; 6.612 ns                ;
; 13.207 ns                               ; 147.21 MHz ( period = 6.793 ns )                    ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_oe9:ws_brp|dffe11a[0]             ; Sdram_Control_4Port:u7|mADDR[14]                                                                                                                                                     ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk0 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk0 ; 20.000 ns                   ; 19.797 ns                 ; 6.590 ns                ;
; 13.207 ns                               ; 147.21 MHz ( period = 6.793 ns )                    ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_oe9:ws_brp|dffe11a[0]             ; Sdram_Control_4Port:u7|mADDR[12]                                                                                                                                                     ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk0 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk0 ; 20.000 ns                   ; 19.797 ns                 ; 6.590 ns                ;
; 13.207 ns                               ; 147.21 MHz ( period = 6.793 ns )                    ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_oe9:ws_bwp|dffe11a[0]             ; Sdram_Control_4Port:u7|mADDR[11]                                                                                                                                                     ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk0 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk0 ; 20.000 ns                   ; 19.819 ns                 ; 6.612 ns                ;
; 13.207 ns                               ; 147.21 MHz ( period = 6.793 ns )                    ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_oe9:ws_bwp|dffe11a[0]             ; Sdram_Control_4Port:u7|mADDR[9]                                                                                                                                                      ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk0 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk0 ; 20.000 ns                   ; 19.819 ns                 ; 6.612 ns                ;
; 13.207 ns                               ; 147.21 MHz ( period = 6.793 ns )                    ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_oe9:ws_bwp|dffe11a[0]             ; Sdram_Control_4Port:u7|mADDR[8]                                                                                                                                                      ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk0 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk0 ; 20.000 ns                   ; 19.819 ns                 ; 6.612 ns                ;
; 13.222 ns                               ; 147.54 MHz ( period = 6.778 ns )                    ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_oe9:ws_brp|dffe11a[0]             ; Sdram_Control_4Port:u7|mADDR[18]                                                                                                                                                     ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk0 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk0 ; 20.000 ns                   ; 19.799 ns                 ; 6.577 ns                ;
; 13.222 ns                               ; 147.54 MHz ( period = 6.778 ns )                    ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_oe9:ws_bwp|dffe11a[0]             ; Sdram_Control_4Port:u7|mADDR[14]                                                                                                                                                     ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk0 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk0 ; 20.000 ns                   ; 19.815 ns                 ; 6.593 ns                ;
; 13.222 ns                               ; 147.54 MHz ( period = 6.778 ns )                    ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_oe9:ws_bwp|dffe11a[0]             ; Sdram_Control_4Port:u7|mADDR[12]                                                                                                                                                     ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk0 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk0 ; 20.000 ns                   ; 19.815 ns                 ; 6.593 ns                ;
; 13.222 ns                               ; 147.54 MHz ( period = 6.778 ns )                    ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_oe9:ws_brp|dffe11a[0]             ; Sdram_Control_4Port:u7|mADDR[10]                                                                                                                                                     ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk0 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk0 ; 20.000 ns                   ; 19.799 ns                 ; 6.577 ns                ;
; 13.237 ns                               ; 147.86 MHz ( period = 6.763 ns )                    ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_oe9:ws_bwp|dffe11a[0]             ; Sdram_Control_4Port:u7|mADDR[18]                                                                                                                                                     ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk0 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk0 ; 20.000 ns                   ; 19.817 ns                 ; 6.580 ns                ;
; 13.237 ns                               ; 147.86 MHz ( period = 6.763 ns )                    ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_oe9:ws_bwp|dffe11a[0]             ; Sdram_Control_4Port:u7|mADDR[10]                                                                                                                                                     ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk0 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk0 ; 20.000 ns                   ; 19.817 ns                 ; 6.580 ns                ;
; 13.304 ns                               ; 149.34 MHz ( period = 6.696 ns )                    ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_kec:rs_brp|dffe7a[0]             ; Sdram_Control_4Port:u7|mADDR[15]                                                                                                                                                     ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk0 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk0 ; 20.000 ns                   ; 19.792 ns                 ; 6.488 ns                ;
; 13.328 ns                               ; 149.88 MHz ( period = 6.672 ns )                    ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_oe9:ws_bwp|dffe11a[0]             ; Sdram_Control_4Port:u7|mADDR[11]                                                                                                                                                     ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk0 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk0 ; 20.000 ns                   ; 19.802 ns                 ; 6.474 ns                ;
; 13.365 ns                               ; 150.72 MHz ( period = 6.635 ns )                    ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_oe9:ws_bwp|dffe11a[1]             ; Sdram_Control_4Port:u7|mADDR[22]                                                                                                                                                     ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk0 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk0 ; 20.000 ns                   ; 19.819 ns                 ; 6.454 ns                ;
; 13.365 ns                               ; 150.72 MHz ( period = 6.635 ns )                    ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_oe9:ws_bwp|dffe11a[1]             ; Sdram_Control_4Port:u7|mADDR[15]                                                                                                                                                     ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk0 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk0 ; 20.000 ns                   ; 19.819 ns                 ; 6.454 ns                ;
; 13.365 ns                               ; 150.72 MHz ( period = 6.635 ns )                    ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_oe9:ws_bwp|dffe11a[1]             ; Sdram_Control_4Port:u7|mADDR[11]                                                                                                                                                     ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk0 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk0 ; 20.000 ns                   ; 19.819 ns                 ; 6.454 ns                ;
; 13.365 ns                               ; 150.72 MHz ( period = 6.635 ns )                    ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_oe9:ws_bwp|dffe11a[1]             ; Sdram_Control_4Port:u7|mADDR[9]                                                                                                                                                      ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk0 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk0 ; 20.000 ns                   ; 19.819 ns                 ; 6.454 ns                ;
; 13.365 ns                               ; 150.72 MHz ( period = 6.635 ns )                    ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_oe9:ws_bwp|dffe11a[1]             ; Sdram_Control_4Port:u7|mADDR[8]                                                                                                                                                      ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk0 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk0 ; 20.000 ns                   ; 19.819 ns                 ; 6.454 ns                ;
; 13.380 ns                               ; 151.06 MHz ( period = 6.620 ns )                    ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_oe9:ws_bwp|dffe11a[1]             ; Sdram_Control_4Port:u7|mADDR[14]                                                                                                                                                     ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk0 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk0 ; 20.000 ns                   ; 19.815 ns                 ; 6.435 ns                ;
; 13.380 ns                               ; 151.06 MHz ( period = 6.620 ns )                    ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_oe9:ws_bwp|dffe11a[1]             ; Sdram_Control_4Port:u7|mADDR[12]                                                                                                                                                     ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk0 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk0 ; 20.000 ns                   ; 19.815 ns                 ; 6.435 ns                ;
; 13.395 ns                               ; 151.40 MHz ( period = 6.605 ns )                    ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_oe9:ws_bwp|dffe11a[1]             ; Sdram_Control_4Port:u7|mADDR[18]                                                                                                                                                     ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk0 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk0 ; 20.000 ns                   ; 19.817 ns                 ; 6.422 ns                ;
; 13.395 ns                               ; 151.40 MHz ( period = 6.605 ns )                    ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_oe9:ws_bwp|dffe11a[1]             ; Sdram_Control_4Port:u7|mADDR[10]                                                                                                                                                     ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk0 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk0 ; 20.000 ns                   ; 19.817 ns                 ; 6.422 ns                ;
; 13.409 ns                               ; 151.72 MHz ( period = 6.591 ns )                    ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_oe9:ws_brp|dffe11a[0]             ; Sdram_Control_4Port:u7|mADDR[21]                                                                                                                                                     ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk0 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk0 ; 20.000 ns                   ; 19.799 ns                 ; 6.390 ns                ;
; 13.409 ns                               ; 151.72 MHz ( period = 6.591 ns )                    ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_oe9:ws_brp|dffe11a[0]             ; Sdram_Control_4Port:u7|mADDR[20]                                                                                                                                                     ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk0 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk0 ; 20.000 ns                   ; 19.799 ns                 ; 6.390 ns                ;
; 13.409 ns                               ; 151.72 MHz ( period = 6.591 ns )                    ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_oe9:ws_brp|dffe11a[0]             ; Sdram_Control_4Port:u7|mADDR[19]                                                                                                                                                     ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk0 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk0 ; 20.000 ns                   ; 19.799 ns                 ; 6.390 ns                ;
; 13.409 ns                               ; 151.72 MHz ( period = 6.591 ns )                    ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_oe9:ws_brp|dffe11a[0]             ; Sdram_Control_4Port:u7|mADDR[17]                                                                                                                                                     ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk0 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk0 ; 20.000 ns                   ; 19.799 ns                 ; 6.390 ns                ;
; 13.409 ns                               ; 151.72 MHz ( period = 6.591 ns )                    ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_oe9:ws_brp|dffe11a[0]             ; Sdram_Control_4Port:u7|mADDR[16]                                                                                                                                                     ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk0 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk0 ; 20.000 ns                   ; 19.799 ns                 ; 6.390 ns                ;
; 13.409 ns                               ; 151.72 MHz ( period = 6.591 ns )                    ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_oe9:ws_brp|dffe11a[0]             ; Sdram_Control_4Port:u7|mADDR[13]                                                                                                                                                     ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk0 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk0 ; 20.000 ns                   ; 19.799 ns                 ; 6.390 ns                ;
; 13.424 ns                               ; 152.07 MHz ( period = 6.576 ns )                    ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_oe9:ws_bwp|dffe11a[0]             ; Sdram_Control_4Port:u7|mADDR[21]                                                                                                                                                     ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk0 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk0 ; 20.000 ns                   ; 19.817 ns                 ; 6.393 ns                ;
; 13.424 ns                               ; 152.07 MHz ( period = 6.576 ns )                    ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_oe9:ws_bwp|dffe11a[0]             ; Sdram_Control_4Port:u7|mADDR[20]                                                                                                                                                     ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk0 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk0 ; 20.000 ns                   ; 19.817 ns                 ; 6.393 ns                ;
; 13.424 ns                               ; 152.07 MHz ( period = 6.576 ns )                    ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_oe9:ws_bwp|dffe11a[0]             ; Sdram_Control_4Port:u7|mADDR[19]                                                                                                                                                     ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk0 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk0 ; 20.000 ns                   ; 19.817 ns                 ; 6.393 ns                ;
; 13.424 ns                               ; 152.07 MHz ( period = 6.576 ns )                    ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_oe9:ws_bwp|dffe11a[0]             ; Sdram_Control_4Port:u7|mADDR[17]                                                                                                                                                     ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk0 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk0 ; 20.000 ns                   ; 19.817 ns                 ; 6.393 ns                ;
; 13.424 ns                               ; 152.07 MHz ( period = 6.576 ns )                    ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_oe9:ws_bwp|dffe11a[0]             ; Sdram_Control_4Port:u7|mADDR[16]                                                                                                                                                     ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk0 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk0 ; 20.000 ns                   ; 19.817 ns                 ; 6.393 ns                ;
; 13.424 ns                               ; 152.07 MHz ( period = 6.576 ns )                    ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_oe9:ws_bwp|dffe11a[0]             ; Sdram_Control_4Port:u7|mADDR[13]                                                                                                                                                     ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk0 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk0 ; 20.000 ns                   ; 19.817 ns                 ; 6.393 ns                ;
; 13.429 ns                               ; 152.18 MHz ( period = 6.571 ns )                    ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_oe9:ws_brp|dffe11a[1]             ; Sdram_Control_4Port:u7|mADDR[11]                                                                                                                                                     ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk0 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk0 ; 20.000 ns                   ; 19.801 ns                 ; 6.372 ns                ;
; 13.454 ns                               ; 152.77 MHz ( period = 6.546 ns )                    ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_oe9:ws_bwp|dffe11a[0]             ; Sdram_Control_4Port:u7|mADDR[15]                                                                                                                                                     ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk0 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk0 ; 20.000 ns                   ; 19.802 ns                 ; 6.348 ns                ;
; 13.455 ns                               ; 152.79 MHz ( period = 6.545 ns )                    ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_oe9:ws_bwp|dffe11a[0]             ; Sdram_Control_4Port:u7|mADDR[9]                                                                                                                                                      ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk0 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk0 ; 20.000 ns                   ; 19.802 ns                 ; 6.347 ns                ;
; 13.461 ns                               ; 152.93 MHz ( period = 6.539 ns )                    ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_oe9:ws_bwp|dffe11a[0]             ; Sdram_Control_4Port:u7|mADDR[22]                                                                                                                                                     ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk0 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk0 ; 20.000 ns                   ; 19.802 ns                 ; 6.341 ns                ;
; 13.461 ns                               ; 152.93 MHz ( period = 6.539 ns )                    ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_oe9:ws_bwp|dffe11a[0]             ; Sdram_Control_4Port:u7|mADDR[8]                                                                                                                                                      ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk0 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk0 ; 20.000 ns                   ; 19.802 ns                 ; 6.341 ns                ;
; 13.476 ns                               ; 153.28 MHz ( period = 6.524 ns )                    ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_oe9:ws_bwp|dffe11a[0]             ; Sdram_Control_4Port:u7|mADDR[14]                                                                                                                                                     ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk0 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk0 ; 20.000 ns                   ; 19.798 ns                 ; 6.322 ns                ;
; 13.476 ns                               ; 153.28 MHz ( period = 6.524 ns )                    ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_oe9:ws_bwp|dffe11a[0]             ; Sdram_Control_4Port:u7|mADDR[12]                                                                                                                                                     ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk0 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk0 ; 20.000 ns                   ; 19.798 ns                 ; 6.322 ns                ;
; 13.480 ns                               ; 153.37 MHz ( period = 6.520 ns )                    ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter_ffa[3] ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram5|ram_block6a6~portb_datain_reg6  ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk0 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk0 ; 20.000 ns                   ; 19.794 ns                 ; 6.314 ns                ;
; 13.480 ns                               ; 153.37 MHz ( period = 6.520 ns )                    ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter_ffa[3] ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram5|ram_block6a6~portb_datain_reg5  ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk0 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk0 ; 20.000 ns                   ; 19.794 ns                 ; 6.314 ns                ;
; 13.480 ns                               ; 153.37 MHz ( period = 6.520 ns )                    ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter_ffa[3] ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram5|ram_block6a6~portb_datain_reg4  ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk0 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk0 ; 20.000 ns                   ; 19.794 ns                 ; 6.314 ns                ;
; 13.480 ns                               ; 153.37 MHz ( period = 6.520 ns )                    ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter_ffa[3] ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram5|ram_block6a6~portb_datain_reg3  ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk0 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk0 ; 20.000 ns                   ; 19.794 ns                 ; 6.314 ns                ;
; 13.480 ns                               ; 153.37 MHz ( period = 6.520 ns )                    ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter_ffa[3] ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram5|ram_block6a6~portb_datain_reg2  ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk0 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk0 ; 20.000 ns                   ; 19.794 ns                 ; 6.314 ns                ;
; 13.480 ns                               ; 153.37 MHz ( period = 6.520 ns )                    ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter_ffa[3] ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram5|ram_block6a6~portb_datain_reg1  ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk0 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk0 ; 20.000 ns                   ; 19.794 ns                 ; 6.314 ns                ;
; 13.480 ns                               ; 153.37 MHz ( period = 6.520 ns )                    ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter_ffa[3] ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram5|ram_block6a6~portb_address_reg8 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk0 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk0 ; 20.000 ns                   ; 19.810 ns                 ; 6.330 ns                ;
; 13.480 ns                               ; 153.37 MHz ( period = 6.520 ns )                    ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter_ffa[3] ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram5|ram_block6a6~portb_address_reg7 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk0 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk0 ; 20.000 ns                   ; 19.810 ns                 ; 6.330 ns                ;
; 13.480 ns                               ; 153.37 MHz ( period = 6.520 ns )                    ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter_ffa[3] ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram5|ram_block6a6~portb_address_reg6 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk0 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk0 ; 20.000 ns                   ; 19.810 ns                 ; 6.330 ns                ;
; 13.480 ns                               ; 153.37 MHz ( period = 6.520 ns )                    ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter_ffa[3] ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram5|ram_block6a6~portb_address_reg5 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk0 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk0 ; 20.000 ns                   ; 19.810 ns                 ; 6.330 ns                ;
; 13.480 ns                               ; 153.37 MHz ( period = 6.520 ns )                    ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter_ffa[3] ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram5|ram_block6a6~portb_address_reg4 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk0 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk0 ; 20.000 ns                   ; 19.810 ns                 ; 6.330 ns                ;
; 13.480 ns                               ; 153.37 MHz ( period = 6.520 ns )                    ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter_ffa[3] ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram5|ram_block6a6~portb_address_reg3 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk0 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk0 ; 20.000 ns                   ; 19.810 ns                 ; 6.330 ns                ;
; 13.480 ns                               ; 153.37 MHz ( period = 6.520 ns )                    ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter_ffa[3] ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram5|ram_block6a6~portb_address_reg2 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk0 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk0 ; 20.000 ns                   ; 19.810 ns                 ; 6.330 ns                ;
; 13.480 ns                               ; 153.37 MHz ( period = 6.520 ns )                    ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter_ffa[3] ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram5|ram_block6a6~portb_address_reg1 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk0 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk0 ; 20.000 ns                   ; 19.810 ns                 ; 6.330 ns                ;
; 13.480 ns                               ; 153.37 MHz ( period = 6.520 ns )                    ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter_ffa[3] ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram5|ram_block6a6~portb_address_reg0 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk0 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk0 ; 20.000 ns                   ; 19.810 ns                 ; 6.330 ns                ;
; 13.480 ns                               ; 153.37 MHz ( period = 6.520 ns )                    ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter_ffa[3] ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram5|ram_block6a6~portb_datain_reg0  ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk0 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk0 ; 20.000 ns                   ; 19.794 ns                 ; 6.314 ns                ;
; 13.480 ns                               ; 153.37 MHz ( period = 6.520 ns )                    ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter_ffa[3] ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram5|ram_block6a6~portb_we_reg       ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk0 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk0 ; 20.000 ns                   ; 19.810 ns                 ; 6.330 ns                ;
; 13.491 ns                               ; 153.63 MHz ( period = 6.509 ns )                    ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_oe9:ws_bwp|dffe11a[0]             ; Sdram_Control_4Port:u7|mADDR[18]                                                                                                                                                     ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk0 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk0 ; 20.000 ns                   ; 19.800 ns                 ; 6.309 ns                ;
; 13.491 ns                               ; 153.63 MHz ( period = 6.509 ns )                    ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_kec:rs_brp|dffe7a[0]             ; Sdram_Control_4Port:u7|mADDR[11]                                                                                                                                                     ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk0 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk0 ; 20.000 ns                   ; 19.792 ns                 ; 6.301 ns                ;
; 13.491 ns                               ; 153.63 MHz ( period = 6.509 ns )                    ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_oe9:ws_bwp|dffe11a[0]             ; Sdram_Control_4Port:u7|mADDR[10]                                                                                                                                                     ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk0 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk0 ; 20.000 ns                   ; 19.800 ns                 ; 6.309 ns                ;
; 13.519 ns                               ; 154.30 MHz ( period = 6.481 ns )                    ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_oe9:ws_bwp|dffe11a[2]             ; Sdram_Control_4Port:u7|mADDR[11]                                                                                                                                                     ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk0 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk0 ; 20.000 ns                   ; 19.801 ns                 ; 6.282 ns                ;
; 13.544 ns                               ; 154.89 MHz ( period = 6.456 ns )                    ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_oe9:ws_bwp|dffe11a[1]             ; Sdram_Control_4Port:u7|mADDR[11]                                                                                                                                                     ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk0 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk0 ; 20.000 ns                   ; 19.801 ns                 ; 6.257 ns                ;
; 13.555 ns                               ; 155.16 MHz ( period = 6.445 ns )                    ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_oe9:ws_brp|dffe11a[1]             ; Sdram_Control_4Port:u7|mADDR[15]                                                                                                                                                     ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk0 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk0 ; 20.000 ns                   ; 19.801 ns                 ; 6.246 ns                ;
; 13.556 ns                               ; 155.18 MHz ( period = 6.444 ns )                    ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_oe9:ws_brp|dffe11a[2]             ; Sdram_Control_4Port:u7|mADDR[11]                                                                                                                                                     ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk0 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk0 ; 20.000 ns                   ; 19.801 ns                 ; 6.245 ns                ;
; 13.556 ns                               ; 155.18 MHz ( period = 6.444 ns )                    ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_oe9:ws_brp|dffe11a[1]             ; Sdram_Control_4Port:u7|mADDR[9]                                                                                                                                                      ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk0 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk0 ; 20.000 ns                   ; 19.801 ns                 ; 6.245 ns                ;
; 13.562 ns                               ; 155.33 MHz ( period = 6.438 ns )                    ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_oe9:ws_brp|dffe11a[1]             ; Sdram_Control_4Port:u7|mADDR[22]                                                                                                                                                     ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk0 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk0 ; 20.000 ns                   ; 19.801 ns                 ; 6.239 ns                ;
; 13.562 ns                               ; 155.33 MHz ( period = 6.438 ns )                    ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_oe9:ws_brp|dffe11a[1]             ; Sdram_Control_4Port:u7|mADDR[8]                                                                                                                                                      ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk0 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk0 ; 20.000 ns                   ; 19.801 ns                 ; 6.239 ns                ;
; 13.577 ns                               ; 155.69 MHz ( period = 6.423 ns )                    ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_oe9:ws_brp|dffe11a[1]             ; Sdram_Control_4Port:u7|mADDR[14]                                                                                                                                                     ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk0 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk0 ; 20.000 ns                   ; 19.797 ns                 ; 6.220 ns                ;
; 13.577 ns                               ; 155.69 MHz ( period = 6.423 ns )                    ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_oe9:ws_brp|dffe11a[1]             ; Sdram_Control_4Port:u7|mADDR[12]                                                                                                                                                     ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk0 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk0 ; 20.000 ns                   ; 19.797 ns                 ; 6.220 ns                ;
; 13.582 ns                               ; 155.81 MHz ( period = 6.418 ns )                    ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_oe9:ws_bwp|dffe11a[1]             ; Sdram_Control_4Port:u7|mADDR[21]                                                                                                                                                     ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk0 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk0 ; 20.000 ns                   ; 19.817 ns                 ; 6.235 ns                ;
; 13.582 ns                               ; 155.81 MHz ( period = 6.418 ns )                    ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_oe9:ws_bwp|dffe11a[1]             ; Sdram_Control_4Port:u7|mADDR[20]                                                                                                                                                     ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk0 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk0 ; 20.000 ns                   ; 19.817 ns                 ; 6.235 ns                ;
; 13.582 ns                               ; 155.81 MHz ( period = 6.418 ns )                    ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_oe9:ws_bwp|dffe11a[1]             ; Sdram_Control_4Port:u7|mADDR[19]                                                                                                                                                     ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk0 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk0 ; 20.000 ns                   ; 19.817 ns                 ; 6.235 ns                ;
; 13.582 ns                               ; 155.81 MHz ( period = 6.418 ns )                    ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_oe9:ws_bwp|dffe11a[1]             ; Sdram_Control_4Port:u7|mADDR[17]                                                                                                                                                     ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk0 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk0 ; 20.000 ns                   ; 19.817 ns                 ; 6.235 ns                ;
; 13.582 ns                               ; 155.81 MHz ( period = 6.418 ns )                    ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_oe9:ws_bwp|dffe11a[1]             ; Sdram_Control_4Port:u7|mADDR[16]                                                                                                                                                     ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk0 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk0 ; 20.000 ns                   ; 19.817 ns                 ; 6.235 ns                ;
; 13.582 ns                               ; 155.81 MHz ( period = 6.418 ns )                    ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_oe9:ws_bwp|dffe11a[1]             ; Sdram_Control_4Port:u7|mADDR[13]                                                                                                                                                     ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk0 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk0 ; 20.000 ns                   ; 19.817 ns                 ; 6.235 ns                ;
; 13.586 ns                               ; 155.91 MHz ( period = 6.414 ns )                    ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_kec:rs_brp|dffe7a[1]             ; Sdram_Control_4Port:u7|mADDR[15]                                                                                                                                                     ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk0 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk0 ; 20.000 ns                   ; 19.792 ns                 ; 6.206 ns                ;
; 13.592 ns                               ; 156.05 MHz ( period = 6.408 ns )                    ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_oe9:ws_brp|dffe11a[1]             ; Sdram_Control_4Port:u7|mADDR[18]                                                                                                                                                     ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk0 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk0 ; 20.000 ns                   ; 19.799 ns                 ; 6.207 ns                ;
; 13.592 ns                               ; 156.05 MHz ( period = 6.408 ns )                    ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_oe9:ws_brp|dffe11a[1]             ; Sdram_Control_4Port:u7|mADDR[10]                                                                                                                                                     ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk0 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk0 ; 20.000 ns                   ; 19.799 ns                 ; 6.207 ns                ;
; 13.618 ns                               ; 156.69 MHz ( period = 6.382 ns )                    ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_kec:rs_brp|dffe7a[0]             ; Sdram_Control_4Port:u7|mADDR[9]                                                                                                                                                      ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk0 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk0 ; 20.000 ns                   ; 19.792 ns                 ; 6.174 ns                ;
; 13.626 ns                               ; 156.89 MHz ( period = 6.374 ns )                    ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_kec:rs_brp|dffe7a[0]             ; Sdram_Control_4Port:u7|mADDR[17]                                                                                                                                                     ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk0 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk0 ; 20.000 ns                   ; 19.790 ns                 ; 6.164 ns                ;
; 13.631 ns                               ; 157.01 MHz ( period = 6.369 ns )                    ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_kec:rs_brp|dffe7a[0]             ; Sdram_Control_4Port:u7|mADDR[13]                                                                                                                                                     ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk0 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk0 ; 20.000 ns                   ; 19.790 ns                 ; 6.159 ns                ;
; 13.645 ns                               ; 157.36 MHz ( period = 6.355 ns )                    ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_oe9:ws_bwp|dffe11a[2]             ; Sdram_Control_4Port:u7|mADDR[15]                                                                                                                                                     ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk0 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk0 ; 20.000 ns                   ; 19.801 ns                 ; 6.156 ns                ;
; 13.646 ns                               ; 157.38 MHz ( period = 6.354 ns )                    ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_oe9:ws_bwp|dffe11a[2]             ; Sdram_Control_4Port:u7|mADDR[9]                                                                                                                                                      ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk0 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk0 ; 20.000 ns                   ; 19.801 ns                 ; 6.155 ns                ;
; 13.652 ns                               ; 157.53 MHz ( period = 6.348 ns )                    ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_oe9:ws_bwp|dffe11a[2]             ; Sdram_Control_4Port:u7|mADDR[22]                                                                                                                                                     ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk0 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk0 ; 20.000 ns                   ; 19.801 ns                 ; 6.149 ns                ;
; 13.652 ns                               ; 157.53 MHz ( period = 6.348 ns )                    ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_oe9:ws_bwp|dffe11a[2]             ; Sdram_Control_4Port:u7|mADDR[8]                                                                                                                                                      ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk0 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk0 ; 20.000 ns                   ; 19.801 ns                 ; 6.149 ns                ;
; 13.660 ns                               ; 157.73 MHz ( period = 6.340 ns )                    ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_oe9:ws_bwp|dffe11a[4]             ; Sdram_Control_4Port:u7|mADDR[11]                                                                                                                                                     ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk0 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk0 ; 20.000 ns                   ; 19.802 ns                 ; 6.142 ns                ;
; 13.667 ns                               ; 157.90 MHz ( period = 6.333 ns )                    ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_oe9:ws_bwp|dffe11a[2]             ; Sdram_Control_4Port:u7|mADDR[14]                                                                                                                                                     ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk0 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk0 ; 20.000 ns                   ; 19.797 ns                 ; 6.130 ns                ;
; 13.667 ns                               ; 157.90 MHz ( period = 6.333 ns )                    ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_oe9:ws_bwp|dffe11a[2]             ; Sdram_Control_4Port:u7|mADDR[12]                                                                                                                                                     ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk0 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk0 ; 20.000 ns                   ; 19.797 ns                 ; 6.130 ns                ;
; 13.668 ns                               ; 157.93 MHz ( period = 6.332 ns )                    ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_kec:rs_brp|dffe7a[2]             ; Sdram_Control_4Port:u7|mADDR[15]                                                                                                                                                     ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk0 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk0 ; 20.000 ns                   ; 19.792 ns                 ; 6.124 ns                ;
; 13.670 ns                               ; 157.98 MHz ( period = 6.330 ns )                    ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_oe9:ws_bwp|dffe11a[1]             ; Sdram_Control_4Port:u7|mADDR[15]                                                                                                                                                     ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk0 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk0 ; 20.000 ns                   ; 19.801 ns                 ; 6.131 ns                ;
; 13.671 ns                               ; 158.00 MHz ( period = 6.329 ns )                    ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_oe9:ws_bwp|dffe11a[1]             ; Sdram_Control_4Port:u7|mADDR[9]                                                                                                                                                      ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk0 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk0 ; 20.000 ns                   ; 19.801 ns                 ; 6.130 ns                ;
; 13.677 ns                               ; 158.15 MHz ( period = 6.323 ns )                    ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_oe9:ws_bwp|dffe11a[1]             ; Sdram_Control_4Port:u7|mADDR[22]                                                                                                                                                     ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk0 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk0 ; 20.000 ns                   ; 19.801 ns                 ; 6.124 ns                ;
; 13.677 ns                               ; 158.15 MHz ( period = 6.323 ns )                    ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_oe9:ws_bwp|dffe11a[1]             ; Sdram_Control_4Port:u7|mADDR[8]                                                                                                                                                      ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk0 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk0 ; 20.000 ns                   ; 19.801 ns                 ; 6.124 ns                ;
; 13.678 ns                               ; 158.18 MHz ( period = 6.322 ns )                    ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_oe9:ws_bwp|dffe11a[0]             ; Sdram_Control_4Port:u7|mADDR[21]                                                                                                                                                     ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk0 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk0 ; 20.000 ns                   ; 19.800 ns                 ; 6.122 ns                ;
; 13.678 ns                               ; 158.18 MHz ( period = 6.322 ns )                    ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_oe9:ws_bwp|dffe11a[0]             ; Sdram_Control_4Port:u7|mADDR[20]                                                                                                                                                     ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk0 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk0 ; 20.000 ns                   ; 19.800 ns                 ; 6.122 ns                ;
; 13.678 ns                               ; 158.18 MHz ( period = 6.322 ns )                    ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_oe9:ws_bwp|dffe11a[0]             ; Sdram_Control_4Port:u7|mADDR[19]                                                                                                                                                     ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk0 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk0 ; 20.000 ns                   ; 19.800 ns                 ; 6.122 ns                ;
; 13.678 ns                               ; 158.18 MHz ( period = 6.322 ns )                    ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_oe9:ws_bwp|dffe11a[0]             ; Sdram_Control_4Port:u7|mADDR[17]                                                                                                                                                     ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk0 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk0 ; 20.000 ns                   ; 19.800 ns                 ; 6.122 ns                ;
; 13.678 ns                               ; 158.18 MHz ( period = 6.322 ns )                    ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_oe9:ws_bwp|dffe11a[0]             ; Sdram_Control_4Port:u7|mADDR[16]                                                                                                                                                     ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk0 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk0 ; 20.000 ns                   ; 19.800 ns                 ; 6.122 ns                ;
; 13.678 ns                               ; 158.18 MHz ( period = 6.322 ns )                    ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_oe9:ws_bwp|dffe11a[0]             ; Sdram_Control_4Port:u7|mADDR[13]                                                                                                                                                     ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk0 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk0 ; 20.000 ns                   ; 19.800 ns                 ; 6.122 ns                ;
; 13.682 ns                               ; 158.28 MHz ( period = 6.318 ns )                    ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_oe9:ws_bwp|dffe11a[2]             ; Sdram_Control_4Port:u7|mADDR[18]                                                                                                                                                     ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk0 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk0 ; 20.000 ns                   ; 19.799 ns                 ; 6.117 ns                ;
; 13.682 ns                               ; 158.28 MHz ( period = 6.318 ns )                    ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_oe9:ws_brp|dffe11a[2]             ; Sdram_Control_4Port:u7|mADDR[15]                                                                                                                                                     ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk0 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk0 ; 20.000 ns                   ; 19.801 ns                 ; 6.119 ns                ;
; 13.682 ns                               ; 158.28 MHz ( period = 6.318 ns )                    ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_oe9:ws_bwp|dffe11a[2]             ; Sdram_Control_4Port:u7|mADDR[10]                                                                                                                                                     ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk0 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk0 ; 20.000 ns                   ; 19.799 ns                 ; 6.117 ns                ;
; 13.683 ns                               ; 158.30 MHz ( period = 6.317 ns )                    ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_kec:rs_brp|dffe7a[0]             ; Sdram_Control_4Port:u7|mADDR[19]                                                                                                                                                     ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk0 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk0 ; 20.000 ns                   ; 19.790 ns                 ; 6.107 ns                ;
; 13.683 ns                               ; 158.30 MHz ( period = 6.317 ns )                    ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_oe9:ws_brp|dffe11a[2]             ; Sdram_Control_4Port:u7|mADDR[9]                                                                                                                                                      ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk0 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk0 ; 20.000 ns                   ; 19.801 ns                 ; 6.118 ns                ;
; 13.686 ns                               ; 158.38 MHz ( period = 6.314 ns )                    ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_oe9:ws_bwp|dffe11a[2]             ; Sdram_Control_4Port:u7|mADDR[22]                                                                                                                                                     ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk0 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk0 ; 20.000 ns                   ; 19.805 ns                 ; 6.119 ns                ;
; 13.686 ns                               ; 158.38 MHz ( period = 6.314 ns )                    ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_oe9:ws_bwp|dffe11a[2]             ; Sdram_Control_4Port:u7|mADDR[15]                                                                                                                                                     ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk0 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk0 ; 20.000 ns                   ; 19.805 ns                 ; 6.119 ns                ;
; 13.686 ns                               ; 158.38 MHz ( period = 6.314 ns )                    ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_oe9:ws_bwp|dffe11a[2]             ; Sdram_Control_4Port:u7|mADDR[11]                                                                                                                                                     ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk0 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk0 ; 20.000 ns                   ; 19.805 ns                 ; 6.119 ns                ;
; 13.686 ns                               ; 158.38 MHz ( period = 6.314 ns )                    ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_oe9:ws_bwp|dffe11a[2]             ; Sdram_Control_4Port:u7|mADDR[9]                                                                                                                                                      ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk0 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk0 ; 20.000 ns                   ; 19.805 ns                 ; 6.119 ns                ;
; 13.686 ns                               ; 158.38 MHz ( period = 6.314 ns )                    ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_oe9:ws_bwp|dffe11a[2]             ; Sdram_Control_4Port:u7|mADDR[8]                                                                                                                                                      ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk0 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk0 ; 20.000 ns                   ; 19.805 ns                 ; 6.119 ns                ;
; 13.689 ns                               ; 158.45 MHz ( period = 6.311 ns )                    ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_oe9:ws_brp|dffe11a[2]             ; Sdram_Control_4Port:u7|mADDR[22]                                                                                                                                                     ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk0 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk0 ; 20.000 ns                   ; 19.801 ns                 ; 6.112 ns                ;
; 13.689 ns                               ; 158.45 MHz ( period = 6.311 ns )                    ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_oe9:ws_brp|dffe11a[2]             ; Sdram_Control_4Port:u7|mADDR[8]                                                                                                                                                      ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk0 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk0 ; 20.000 ns                   ; 19.801 ns                 ; 6.112 ns                ;
; Timing analysis restricted to 200 rows. ; To change the limit use Settings (Assignments menu) ;                                                                                                                                           ;                                                                                                                                                                                      ;                                              ;                                              ;                             ;                           ;                         ;
+-----------------------------------------+-----------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------+----------------------------------------------+-----------------------------+---------------------------+-------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Setup: 'SDRAM_PLL:PLL1|altpll:altpll_component|_clk1'                                                                                                                                                                                                                                                                                                                                                                                                                                                                 ;
+-----------------------------------------+-----------------------------------------------------+----------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------+----------------------------------------------+-----------------------------+---------------------------+-------------------------+
; Slack                                   ; Actual fmax (period)                                ; From                                                                                         ; To                                                                                                                                         ; From Clock                                   ; To Clock                                     ; Required Setup Relationship ; Required Longest P2P Time ; Actual Longest P2P Time ;
+-----------------------------------------+-----------------------------------------------------+----------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------+----------------------------------------------+-----------------------------+---------------------------+-------------------------+
; -1.103 ns                               ; 90.07 MHz ( period = 11.103 ns )                    ; system_0:u0|cpu_0:the_cpu_0|M_ctrl_shift_rot                                                 ; system_0:u0|cpu_0:the_cpu_0|M_alu_result[0]                                                                                                ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; 10.000 ns                   ; 9.786 ns                  ; 10.889 ns               ;
; -1.074 ns                               ; 90.30 MHz ( period = 11.074 ns )                    ; system_0:u0|cpu_0:the_cpu_0|av_ld_or_div_done                                                ; system_0:u0|cpu_0:the_cpu_0|M_alu_result[0]                                                                                                ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; 10.000 ns                   ; 9.786 ns                  ; 10.860 ns               ;
; -0.844 ns                               ; 92.22 MHz ( period = 10.844 ns )                    ; system_0:u0|cpu_0:the_cpu_0|M_ctrl_mul_lsw                                                   ; system_0:u0|cpu_0:the_cpu_0|M_alu_result[0]                                                                                                ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; 10.000 ns                   ; 9.786 ns                  ; 10.630 ns               ;
; -0.836 ns                               ; 85.68 MHz ( period = 11.672 ns )                    ; system_0:u0|cpu_0:the_cpu_0|M_alu_result[15]                                                 ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter_ffa[9] ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; 5.000 ns                    ; 4.786 ns                  ; 5.622 ns                ;
; -0.803 ns                               ; 86.16 MHz ( period = 11.606 ns )                    ; system_0:u0|cpu_0:the_cpu_0|M_alu_result[22]                                                 ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter_ffa[9] ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; 5.000 ns                    ; 4.787 ns                  ; 5.590 ns                ;
; -0.765 ns                               ; 86.73 MHz ( period = 11.530 ns )                    ; system_0:u0|cpu_0:the_cpu_0|M_alu_result[15]                                                 ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter_ffa[8] ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; 5.000 ns                    ; 4.786 ns                  ; 5.551 ns                ;
; -0.732 ns                               ; 87.23 MHz ( period = 11.464 ns )                    ; system_0:u0|cpu_0:the_cpu_0|M_alu_result[22]                                                 ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter_ffa[8] ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; 5.000 ns                    ; 4.787 ns                  ; 5.519 ns                ;
; -0.694 ns                               ; 87.81 MHz ( period = 11.388 ns )                    ; system_0:u0|cpu_0:the_cpu_0|M_alu_result[15]                                                 ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter_ffa[7] ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; 5.000 ns                    ; 4.786 ns                  ; 5.480 ns                ;
; -0.690 ns                               ; 87.87 MHz ( period = 11.380 ns )                    ; system_0:u0|cpu_0:the_cpu_0|M_alu_result[13]                                                 ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter_ffa[9] ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; 5.000 ns                    ; 4.787 ns                  ; 5.477 ns                ;
; -0.661 ns                               ; 88.32 MHz ( period = 11.322 ns )                    ; system_0:u0|cpu_0:the_cpu_0|M_alu_result[22]                                                 ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter_ffa[7] ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; 5.000 ns                    ; 4.787 ns                  ; 5.448 ns                ;
; -0.633 ns                               ; 88.76 MHz ( period = 11.266 ns )                    ; system_0:u0|cpu_0:the_cpu_0|M_alu_result[15]                                                 ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter_ffa[9] ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; 5.000 ns                    ; 4.786 ns                  ; 5.419 ns                ;
; -0.623 ns                               ; 88.92 MHz ( period = 11.246 ns )                    ; system_0:u0|cpu_0:the_cpu_0|M_alu_result[15]                                                 ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter_ffa[6] ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; 5.000 ns                    ; 4.786 ns                  ; 5.409 ns                ;
; -0.619 ns                               ; 88.98 MHz ( period = 11.238 ns )                    ; system_0:u0|cpu_0:the_cpu_0|M_alu_result[13]                                                 ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter_ffa[8] ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; 5.000 ns                    ; 4.787 ns                  ; 5.406 ns                ;
; -0.600 ns                               ; 89.29 MHz ( period = 11.200 ns )                    ; system_0:u0|cpu_0:the_cpu_0|M_alu_result[22]                                                 ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter_ffa[9] ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; 5.000 ns                    ; 4.787 ns                  ; 5.387 ns                ;
; -0.590 ns                               ; 89.45 MHz ( period = 11.180 ns )                    ; system_0:u0|cpu_0:the_cpu_0|M_alu_result[22]                                                 ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter_ffa[6] ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; 5.000 ns                    ; 4.787 ns                  ; 5.377 ns                ;
; -0.580 ns                               ; 94.52 MHz ( period = 10.580 ns )                    ; system_0:u0|cpu_0:the_cpu_0|M_ctrl_shift_rot                                                 ; system_0:u0|cpu_0:the_cpu_0|M_bstatus_reg                                                                                                  ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; 10.000 ns                   ; 9.815 ns                  ; 10.395 ns               ;
; -0.571 ns                               ; 89.75 MHz ( period = 11.142 ns )                    ; system_0:u0|cpu_0:the_cpu_0|M_alu_result[21]                                                 ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter_ffa[9] ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; 5.000 ns                    ; 4.787 ns                  ; 5.358 ns                ;
; -0.568 ns                               ; 89.80 MHz ( period = 11.136 ns )                    ; system_0:u0|cpu_0:the_cpu_0|M_alu_result[14]                                                 ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter_ffa[9] ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; 5.000 ns                    ; 4.786 ns                  ; 5.354 ns                ;
; -0.562 ns                               ; 89.90 MHz ( period = 11.124 ns )                    ; system_0:u0|cpu_0:the_cpu_0|M_alu_result[15]                                                 ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter_ffa[8] ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; 5.000 ns                    ; 4.786 ns                  ; 5.348 ns                ;
; -0.552 ns                               ; 90.06 MHz ( period = 11.104 ns )                    ; system_0:u0|cpu_0:the_cpu_0|M_alu_result[15]                                                 ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter_ffa[5] ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; 5.000 ns                    ; 4.786 ns                  ; 5.338 ns                ;
; -0.551 ns                               ; 94.78 MHz ( period = 10.551 ns )                    ; system_0:u0|cpu_0:the_cpu_0|av_ld_or_div_done                                                ; system_0:u0|cpu_0:the_cpu_0|M_bstatus_reg                                                                                                  ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; 10.000 ns                   ; 9.815 ns                  ; 10.366 ns               ;
; -0.548 ns                               ; 90.12 MHz ( period = 11.096 ns )                    ; system_0:u0|cpu_0:the_cpu_0|M_alu_result[13]                                                 ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter_ffa[7] ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; 5.000 ns                    ; 4.787 ns                  ; 5.335 ns                ;
; -0.536 ns                               ; 90.32 MHz ( period = 11.072 ns )                    ; system_0:u0|cpu_0:the_cpu_0|M_alu_result[20]                                                 ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter_ffa[9] ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; 5.000 ns                    ; 4.786 ns                  ; 5.322 ns                ;
; -0.529 ns                               ; 90.43 MHz ( period = 11.058 ns )                    ; system_0:u0|cpu_0:the_cpu_0|M_alu_result[22]                                                 ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter_ffa[8] ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; 5.000 ns                    ; 4.787 ns                  ; 5.316 ns                ;
; -0.519 ns                               ; 90.60 MHz ( period = 11.038 ns )                    ; system_0:u0|cpu_0:the_cpu_0|M_alu_result[22]                                                 ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter_ffa[5] ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; 5.000 ns                    ; 4.787 ns                  ; 5.306 ns                ;
; -0.516 ns                               ; 95.09 MHz ( period = 10.516 ns )                    ; system_0:u0|cpu_0:the_cpu_0|M_ctrl_shift_rot                                                 ; system_0:u0|cpu_0:the_cpu_0|M_estatus_reg                                                                                                  ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; 10.000 ns                   ; 9.815 ns                  ; 10.331 ns               ;
; -0.509 ns                               ; 95.16 MHz ( period = 10.509 ns )                    ; system_0:u0|cpu_0:the_cpu_0|av_ld_data_aligned_or_div[0]                                     ; system_0:u0|cpu_0:the_cpu_0|M_alu_result[0]                                                                                                ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; 10.000 ns                   ; 9.798 ns                  ; 10.307 ns               ;
; -0.502 ns                               ; 95.22 MHz ( period = 10.502 ns )                    ; system_0:u0|cpu_0:the_cpu_0|M_alu_result[5]                                                  ; system_0:u0|cpu_0:the_cpu_0|M_alu_result[0]                                                                                                ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; 10.000 ns                   ; 9.797 ns                  ; 10.299 ns               ;
; -0.500 ns                               ; 90.91 MHz ( period = 11.000 ns )                    ; system_0:u0|cpu_0:the_cpu_0|M_alu_result[21]                                                 ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter_ffa[8] ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; 5.000 ns                    ; 4.787 ns                  ; 5.287 ns                ;
; -0.497 ns                               ; 90.96 MHz ( period = 10.994 ns )                    ; system_0:u0|cpu_0:the_cpu_0|M_alu_result[14]                                                 ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter_ffa[8] ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; 5.000 ns                    ; 4.786 ns                  ; 5.283 ns                ;
; -0.491 ns                               ; 91.06 MHz ( period = 10.982 ns )                    ; system_0:u0|cpu_0:the_cpu_0|M_alu_result[15]                                                 ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter_ffa[7] ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; 5.000 ns                    ; 4.786 ns                  ; 5.277 ns                ;
; -0.487 ns                               ; 91.12 MHz ( period = 10.974 ns )                    ; system_0:u0|cpu_0:the_cpu_0|M_alu_result[13]                                                 ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter_ffa[9] ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; 5.000 ns                    ; 4.787 ns                  ; 5.274 ns                ;
; -0.487 ns                               ; 95.36 MHz ( period = 10.487 ns )                    ; system_0:u0|cpu_0:the_cpu_0|av_ld_or_div_done                                                ; system_0:u0|cpu_0:the_cpu_0|M_estatus_reg                                                                                                  ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; 10.000 ns                   ; 9.815 ns                  ; 10.302 ns               ;
; -0.481 ns                               ; 91.22 MHz ( period = 10.962 ns )                    ; system_0:u0|cpu_0:the_cpu_0|M_alu_result[15]                                                 ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter_ffa[4] ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; 5.000 ns                    ; 4.786 ns                  ; 5.267 ns                ;
; -0.477 ns                               ; 91.29 MHz ( period = 10.954 ns )                    ; system_0:u0|cpu_0:the_cpu_0|M_alu_result[13]                                                 ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter_ffa[6] ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; 5.000 ns                    ; 4.787 ns                  ; 5.264 ns                ;
; -0.465 ns                               ; 91.49 MHz ( period = 10.930 ns )                    ; system_0:u0|cpu_0:the_cpu_0|M_alu_result[20]                                                 ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter_ffa[8] ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; 5.000 ns                    ; 4.786 ns                  ; 5.251 ns                ;
; -0.458 ns                               ; 91.61 MHz ( period = 10.916 ns )                    ; system_0:u0|cpu_0:the_cpu_0|M_alu_result[22]                                                 ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter_ffa[7] ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; 5.000 ns                    ; 4.787 ns                  ; 5.245 ns                ;
; -0.448 ns                               ; 91.78 MHz ( period = 10.896 ns )                    ; system_0:u0|cpu_0:the_cpu_0|M_alu_result[22]                                                 ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter_ffa[4] ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; 5.000 ns                    ; 4.787 ns                  ; 5.235 ns                ;
; -0.447 ns                               ; 95.72 MHz ( period = 10.447 ns )                    ; system_0:u0|cpu_0:the_cpu_0|M_ctrl_shift_rot                                                 ; system_0:u0|cpu_0:the_cpu_0|M_pipe_flush                                                                                                   ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; 10.000 ns                   ; 9.823 ns                  ; 10.270 ns               ;
; -0.429 ns                               ; 92.10 MHz ( period = 10.858 ns )                    ; system_0:u0|cpu_0:the_cpu_0|M_alu_result[21]                                                 ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter_ffa[7] ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; 5.000 ns                    ; 4.787 ns                  ; 5.216 ns                ;
; -0.426 ns                               ; 92.15 MHz ( period = 10.852 ns )                    ; system_0:u0|cpu_0:the_cpu_0|M_alu_result[16]                                                 ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter_ffa[9] ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; 5.000 ns                    ; 4.786 ns                  ; 5.212 ns                ;
; -0.426 ns                               ; 92.15 MHz ( period = 10.852 ns )                    ; system_0:u0|cpu_0:the_cpu_0|M_alu_result[14]                                                 ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter_ffa[7] ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; 5.000 ns                    ; 4.786 ns                  ; 5.212 ns                ;
; -0.421 ns                               ; 92.23 MHz ( period = 10.842 ns )                    ; system_0:u0|cpu_0:the_cpu_0|M_alu_result[17]                                                 ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter_ffa[9] ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; 5.000 ns                    ; 4.786 ns                  ; 5.207 ns                ;
; -0.420 ns                               ; 92.25 MHz ( period = 10.840 ns )                    ; system_0:u0|cpu_0:the_cpu_0|M_alu_result[15]                                                 ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter_ffa[6] ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; 5.000 ns                    ; 4.786 ns                  ; 5.206 ns                ;
; -0.418 ns                               ; 95.99 MHz ( period = 10.418 ns )                    ; system_0:u0|cpu_0:the_cpu_0|av_ld_or_div_done                                                ; system_0:u0|cpu_0:the_cpu_0|M_pipe_flush                                                                                                   ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; 10.000 ns                   ; 9.823 ns                  ; 10.241 ns               ;
; -0.416 ns                               ; 92.32 MHz ( period = 10.832 ns )                    ; system_0:u0|cpu_0:the_cpu_0|M_alu_result[13]                                                 ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter_ffa[8] ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; 5.000 ns                    ; 4.787 ns                  ; 5.203 ns                ;
; -0.406 ns                               ; 92.49 MHz ( period = 10.812 ns )                    ; system_0:u0|cpu_0:the_cpu_0|M_alu_result[13]                                                 ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter_ffa[5] ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; 5.000 ns                    ; 4.787 ns                  ; 5.193 ns                ;
; -0.402 ns                               ; 96.14 MHz ( period = 10.402 ns )                    ; system_0:u0|cpu_0:the_cpu_0|M_mul_result[0]                                                  ; system_0:u0|cpu_0:the_cpu_0|M_alu_result[0]                                                                                                ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; 10.000 ns                   ; 9.805 ns                  ; 10.207 ns               ;
; -0.399 ns                               ; 92.61 MHz ( period = 10.798 ns )                    ; system_0:u0|cpu_0:the_cpu_0|M_alu_result[9]                                                  ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter_ffa[9] ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; 5.000 ns                    ; 4.786 ns                  ; 5.185 ns                ;
; -0.394 ns                               ; 92.70 MHz ( period = 10.788 ns )                    ; system_0:u0|cpu_0:the_cpu_0|M_alu_result[20]                                                 ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter_ffa[7] ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; 5.000 ns                    ; 4.786 ns                  ; 5.180 ns                ;
; -0.387 ns                               ; 92.82 MHz ( period = 10.774 ns )                    ; system_0:u0|cpu_0:the_cpu_0|M_alu_result[22]                                                 ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter_ffa[6] ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; 5.000 ns                    ; 4.787 ns                  ; 5.174 ns                ;
; -0.368 ns                               ; 93.14 MHz ( period = 10.736 ns )                    ; system_0:u0|cpu_0:the_cpu_0|M_alu_result[21]                                                 ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter_ffa[9] ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; 5.000 ns                    ; 4.787 ns                  ; 5.155 ns                ;
; -0.365 ns                               ; 93.20 MHz ( period = 10.730 ns )                    ; system_0:u0|cpu_0:the_cpu_0|M_alu_result[14]                                                 ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter_ffa[9] ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; 5.000 ns                    ; 4.786 ns                  ; 5.151 ns                ;
; -0.358 ns                               ; 93.32 MHz ( period = 10.716 ns )                    ; system_0:u0|cpu_0:the_cpu_0|M_alu_result[21]                                                 ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter_ffa[6] ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; 5.000 ns                    ; 4.787 ns                  ; 5.145 ns                ;
; -0.355 ns                               ; 93.37 MHz ( period = 10.710 ns )                    ; system_0:u0|cpu_0:the_cpu_0|M_alu_result[16]                                                 ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter_ffa[8] ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; 5.000 ns                    ; 4.786 ns                  ; 5.141 ns                ;
; -0.355 ns                               ; 93.37 MHz ( period = 10.710 ns )                    ; system_0:u0|cpu_0:the_cpu_0|M_alu_result[14]                                                 ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter_ffa[6] ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; 5.000 ns                    ; 4.786 ns                  ; 5.141 ns                ;
; -0.350 ns                               ; 93.46 MHz ( period = 10.700 ns )                    ; system_0:u0|cpu_0:the_cpu_0|M_alu_result[17]                                                 ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter_ffa[8] ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; 5.000 ns                    ; 4.786 ns                  ; 5.136 ns                ;
; -0.349 ns                               ; 93.48 MHz ( period = 10.698 ns )                    ; system_0:u0|cpu_0:the_cpu_0|M_alu_result[15]                                                 ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter_ffa[5] ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; 5.000 ns                    ; 4.786 ns                  ; 5.135 ns                ;
; -0.349 ns                               ; 93.48 MHz ( period = 10.698 ns )                    ; system_0:u0|cpu_0:the_cpu_0|M_alu_result[19]                                                 ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter_ffa[9] ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; 5.000 ns                    ; 4.786 ns                  ; 5.135 ns                ;
; -0.345 ns                               ; 93.55 MHz ( period = 10.690 ns )                    ; system_0:u0|cpu_0:the_cpu_0|M_alu_result[13]                                                 ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter_ffa[7] ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; 5.000 ns                    ; 4.787 ns                  ; 5.132 ns                ;
; -0.341 ns                               ; 96.70 MHz ( period = 10.341 ns )                    ; system_0:u0|cpu_0:the_cpu_0|M_mul_result[5]                                                  ; system_0:u0|cpu_0:the_cpu_0|M_alu_result[0]                                                                                                ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; 10.000 ns                   ; 9.805 ns                  ; 10.146 ns               ;
; -0.335 ns                               ; 93.72 MHz ( period = 10.670 ns )                    ; system_0:u0|cpu_0:the_cpu_0|M_alu_result[13]                                                 ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter_ffa[4] ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; 5.000 ns                    ; 4.787 ns                  ; 5.122 ns                ;
; -0.333 ns                               ; 93.76 MHz ( period = 10.666 ns )                    ; system_0:u0|cpu_0:the_cpu_0|M_alu_result[20]                                                 ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter_ffa[9] ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; 5.000 ns                    ; 4.786 ns                  ; 5.119 ns                ;
; -0.328 ns                               ; 93.84 MHz ( period = 10.656 ns )                    ; system_0:u0|cpu_0:the_cpu_0|M_alu_result[9]                                                  ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter_ffa[8] ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; 5.000 ns                    ; 4.786 ns                  ; 5.114 ns                ;
; -0.326 ns                               ; 93.88 MHz ( period = 10.652 ns )                    ; system_0:u0|cpu_0:the_cpu_0|M_alu_result[7]                                                  ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter_ffa[9] ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; 5.000 ns                    ; 4.796 ns                  ; 5.122 ns                ;
; -0.323 ns                               ; 93.93 MHz ( period = 10.646 ns )                    ; system_0:u0|cpu_0:the_cpu_0|M_alu_result[20]                                                 ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter_ffa[6] ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; 5.000 ns                    ; 4.786 ns                  ; 5.109 ns                ;
; -0.322 ns                               ; 93.95 MHz ( period = 10.644 ns )                    ; system_0:u0|cpu_0:the_cpu_0|M_alu_result[15]                                                 ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter_ffa[3] ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; 5.000 ns                    ; 4.786 ns                  ; 5.108 ns                ;
; -0.321 ns                               ; 96.89 MHz ( period = 10.321 ns )                    ; system_0:u0|cpu_0:the_cpu_0|M_ctrl_mul_lsw                                                   ; system_0:u0|cpu_0:the_cpu_0|M_bstatus_reg                                                                                                  ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; 10.000 ns                   ; 9.815 ns                  ; 10.136 ns               ;
; -0.316 ns                               ; 94.06 MHz ( period = 10.632 ns )                    ; system_0:u0|cpu_0:the_cpu_0|M_alu_result[22]                                                 ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter_ffa[5] ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; 5.000 ns                    ; 4.787 ns                  ; 5.103 ns                ;
; -0.297 ns                               ; 94.39 MHz ( period = 10.594 ns )                    ; system_0:u0|cpu_0:the_cpu_0|M_alu_result[21]                                                 ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter_ffa[8] ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; 5.000 ns                    ; 4.787 ns                  ; 5.084 ns                ;
; -0.297 ns                               ; 94.39 MHz ( period = 10.594 ns )                    ; system_0:u0|cpu_0:the_cpu_0|M_alu_result[18]                                                 ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter_ffa[9] ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; 5.000 ns                    ; 4.786 ns                  ; 5.083 ns                ;
; -0.294 ns                               ; 94.45 MHz ( period = 10.588 ns )                    ; system_0:u0|cpu_0:the_cpu_0|M_alu_result[14]                                                 ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter_ffa[8] ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; 5.000 ns                    ; 4.786 ns                  ; 5.080 ns                ;
; -0.289 ns                               ; 94.54 MHz ( period = 10.578 ns )                    ; system_0:u0|cpu_0:the_cpu_0|M_alu_result[22]                                                 ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter_ffa[3] ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; 5.000 ns                    ; 4.787 ns                  ; 5.076 ns                ;
; -0.287 ns                               ; 94.57 MHz ( period = 10.574 ns )                    ; system_0:u0|cpu_0:the_cpu_0|M_alu_result[21]                                                 ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter_ffa[5] ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; 5.000 ns                    ; 4.787 ns                  ; 5.074 ns                ;
; -0.284 ns                               ; 94.63 MHz ( period = 10.568 ns )                    ; system_0:u0|cpu_0:the_cpu_0|M_alu_result[16]                                                 ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter_ffa[7] ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; 5.000 ns                    ; 4.786 ns                  ; 5.070 ns                ;
; -0.284 ns                               ; 94.63 MHz ( period = 10.568 ns )                    ; system_0:u0|cpu_0:the_cpu_0|M_alu_result[14]                                                 ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter_ffa[5] ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; 5.000 ns                    ; 4.786 ns                  ; 5.070 ns                ;
; -0.279 ns                               ; 94.71 MHz ( period = 10.558 ns )                    ; system_0:u0|cpu_0:the_cpu_0|M_alu_result[17]                                                 ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter_ffa[7] ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; 5.000 ns                    ; 4.786 ns                  ; 5.065 ns                ;
; -0.278 ns                               ; 94.73 MHz ( period = 10.556 ns )                    ; system_0:u0|cpu_0:the_cpu_0|M_alu_result[19]                                                 ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter_ffa[8] ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; 5.000 ns                    ; 4.786 ns                  ; 5.064 ns                ;
; -0.274 ns                               ; 94.80 MHz ( period = 10.548 ns )                    ; system_0:u0|cpu_0:the_cpu_0|M_alu_result[13]                                                 ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter_ffa[6] ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; 5.000 ns                    ; 4.787 ns                  ; 5.061 ns                ;
; -0.267 ns                               ; 97.40 MHz ( period = 10.267 ns )                    ; system_0:u0|cpu_0:the_cpu_0|M_alu_result[0]                                                  ; system_0:u0|cpu_0:the_cpu_0|M_alu_result[0]                                                                                                ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; 10.000 ns                   ; 9.786 ns                  ; 10.053 ns               ;
; -0.262 ns                               ; 95.02 MHz ( period = 10.524 ns )                    ; system_0:u0|cpu_0:the_cpu_0|M_alu_result[20]                                                 ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter_ffa[8] ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; 5.000 ns                    ; 4.786 ns                  ; 5.048 ns                ;
; -0.257 ns                               ; 95.11 MHz ( period = 10.514 ns )                    ; system_0:u0|cpu_0:the_cpu_0|M_alu_result[9]                                                  ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter_ffa[7] ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; 5.000 ns                    ; 4.786 ns                  ; 5.043 ns                ;
; -0.257 ns                               ; 97.49 MHz ( period = 10.257 ns )                    ; system_0:u0|cpu_0:the_cpu_0|M_ctrl_mul_lsw                                                   ; system_0:u0|cpu_0:the_cpu_0|M_estatus_reg                                                                                                  ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; 10.000 ns                   ; 9.815 ns                  ; 10.072 ns               ;
; -0.255 ns                               ; 95.15 MHz ( period = 10.510 ns )                    ; system_0:u0|cpu_0:the_cpu_0|M_alu_result[7]                                                  ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter_ffa[8] ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; 5.000 ns                    ; 4.796 ns                  ; 5.051 ns                ;
; -0.255 ns                               ; 97.51 MHz ( period = 10.255 ns )                    ; system_0:u0|cpu_0:the_cpu_0|M_alu_result[2]                                                  ; system_0:u0|cpu_0:the_cpu_0|M_alu_result[0]                                                                                                ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; 10.000 ns                   ; 9.786 ns                  ; 10.041 ns               ;
; -0.252 ns                               ; 95.20 MHz ( period = 10.504 ns )                    ; system_0:u0|cpu_0:the_cpu_0|M_alu_result[20]                                                 ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter_ffa[5] ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; 5.000 ns                    ; 4.786 ns                  ; 5.038 ns                ;
; -0.251 ns                               ; 95.22 MHz ( period = 10.502 ns )                    ; system_0:u0|cpu_0:the_cpu_0|M_alu_result[15]                                                 ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter_ffa[2] ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; 5.000 ns                    ; 4.786 ns                  ; 5.037 ns                ;
; -0.232 ns                               ; 97.73 MHz ( period = 10.232 ns )                    ; system_0:u0|cpu_0:the_cpu_0|M_shift_rot_result[0]                                            ; system_0:u0|cpu_0:the_cpu_0|M_alu_result[0]                                                                                                ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; 10.000 ns                   ; 9.786 ns                  ; 10.018 ns               ;
; -0.232 ns                               ; 97.73 MHz ( period = 10.232 ns )                    ; system_0:u0|cpu_0:the_cpu_0|av_ld_data_aligned_or_div[1]                                     ; system_0:u0|cpu_0:the_cpu_0|M_alu_result[0]                                                                                                ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; 10.000 ns                   ; 9.798 ns                  ; 10.030 ns               ;
; -0.226 ns                               ; 95.68 MHz ( period = 10.452 ns )                    ; system_0:u0|cpu_0:the_cpu_0|M_alu_result[21]                                                 ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter_ffa[7] ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; 5.000 ns                    ; 4.787 ns                  ; 5.013 ns                ;
; -0.226 ns                               ; 95.68 MHz ( period = 10.452 ns )                    ; system_0:u0|cpu_0:the_cpu_0|M_alu_result[18]                                                 ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter_ffa[8] ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; 5.000 ns                    ; 4.786 ns                  ; 5.012 ns                ;
; -0.224 ns                               ; 95.71 MHz ( period = 10.448 ns )                    ; system_0:u0|cpu_0:the_cpu_0|M_alu_result[5]                                                  ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter_ffa[9] ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; 5.000 ns                    ; 4.796 ns                  ; 5.020 ns                ;
; -0.223 ns                               ; 95.73 MHz ( period = 10.446 ns )                    ; system_0:u0|cpu_0:the_cpu_0|M_alu_result[16]                                                 ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter_ffa[9] ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; 5.000 ns                    ; 4.786 ns                  ; 5.009 ns                ;
; -0.223 ns                               ; 95.73 MHz ( period = 10.446 ns )                    ; system_0:u0|cpu_0:the_cpu_0|M_alu_result[14]                                                 ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter_ffa[7] ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; 5.000 ns                    ; 4.786 ns                  ; 5.009 ns                ;
; -0.218 ns                               ; 95.82 MHz ( period = 10.436 ns )                    ; system_0:u0|cpu_0:the_cpu_0|M_alu_result[17]                                                 ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter_ffa[9] ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; 5.000 ns                    ; 4.786 ns                  ; 5.004 ns                ;
; -0.218 ns                               ; 95.82 MHz ( period = 10.436 ns )                    ; system_0:u0|cpu_0:the_cpu_0|M_alu_result[22]                                                 ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter_ffa[2] ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; 5.000 ns                    ; 4.787 ns                  ; 5.005 ns                ;
; -0.216 ns                               ; 95.86 MHz ( period = 10.432 ns )                    ; system_0:u0|cpu_0:the_cpu_0|M_alu_result[21]                                                 ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter_ffa[4] ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; 5.000 ns                    ; 4.787 ns                  ; 5.003 ns                ;
; -0.213 ns                               ; 95.91 MHz ( period = 10.426 ns )                    ; system_0:u0|cpu_0:the_cpu_0|M_alu_result[16]                                                 ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter_ffa[6] ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; 5.000 ns                    ; 4.786 ns                  ; 4.999 ns                ;
; -0.213 ns                               ; 95.91 MHz ( period = 10.426 ns )                    ; system_0:u0|cpu_0:the_cpu_0|M_alu_result[14]                                                 ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter_ffa[4] ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; 5.000 ns                    ; 4.786 ns                  ; 4.999 ns                ;
; -0.208 ns                               ; 96.01 MHz ( period = 10.416 ns )                    ; system_0:u0|cpu_0:the_cpu_0|M_alu_result[17]                                                 ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter_ffa[6] ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; 5.000 ns                    ; 4.786 ns                  ; 4.994 ns                ;
; -0.207 ns                               ; 96.02 MHz ( period = 10.414 ns )                    ; system_0:u0|cpu_0:the_cpu_0|M_alu_result[19]                                                 ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter_ffa[7] ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; 5.000 ns                    ; 4.786 ns                  ; 4.993 ns                ;
; -0.203 ns                               ; 96.10 MHz ( period = 10.406 ns )                    ; system_0:u0|cpu_0:the_cpu_0|M_alu_result[13]                                                 ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter_ffa[5] ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; 5.000 ns                    ; 4.787 ns                  ; 4.990 ns                ;
; -0.197 ns                               ; 98.07 MHz ( period = 10.197 ns )                    ; system_0:u0|cpu_0:the_cpu_0|M_alu_result[3]                                                  ; system_0:u0|cpu_0:the_cpu_0|M_alu_result[0]                                                                                                ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; 10.000 ns                   ; 9.796 ns                  ; 9.993 ns                ;
; -0.196 ns                               ; 96.23 MHz ( period = 10.392 ns )                    ; system_0:u0|cpu_0:the_cpu_0|M_alu_result[9]                                                  ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter_ffa[9] ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; 5.000 ns                    ; 4.786 ns                  ; 4.982 ns                ;
; -0.191 ns                               ; 96.32 MHz ( period = 10.382 ns )                    ; system_0:u0|cpu_0:the_cpu_0|M_alu_result[20]                                                 ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter_ffa[7] ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; 5.000 ns                    ; 4.786 ns                  ; 4.977 ns                ;
; -0.190 ns                               ; 96.34 MHz ( period = 10.380 ns )                    ; system_0:u0|cpu_0:the_cpu_0|M_alu_result[15]                                                 ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter_ffa[4] ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; 5.000 ns                    ; 4.786 ns                  ; 4.976 ns                ;
; -0.188 ns                               ; 98.15 MHz ( period = 10.188 ns )                    ; system_0:u0|cpu_0:the_cpu_0|M_ctrl_mul_lsw                                                   ; system_0:u0|cpu_0:the_cpu_0|M_pipe_flush                                                                                                   ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; 10.000 ns                   ; 9.823 ns                  ; 10.011 ns               ;
; -0.186 ns                               ; 96.41 MHz ( period = 10.372 ns )                    ; system_0:u0|cpu_0:the_cpu_0|M_alu_result[9]                                                  ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter_ffa[6] ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; 5.000 ns                    ; 4.786 ns                  ; 4.972 ns                ;
; -0.184 ns                               ; 96.45 MHz ( period = 10.368 ns )                    ; system_0:u0|cpu_0:the_cpu_0|M_alu_result[7]                                                  ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter_ffa[7] ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; 5.000 ns                    ; 4.796 ns                  ; 4.980 ns                ;
; -0.181 ns                               ; 96.51 MHz ( period = 10.362 ns )                    ; system_0:u0|cpu_0:the_cpu_0|M_alu_result[20]                                                 ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter_ffa[4] ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; 5.000 ns                    ; 4.786 ns                  ; 4.967 ns                ;
; -0.180 ns                               ; 96.53 MHz ( period = 10.360 ns )                    ; system_0:u0|cpu_0:the_cpu_0|M_alu_result[15]                                                 ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter_ffa[1] ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; 5.000 ns                    ; 4.786 ns                  ; 4.966 ns                ;
; -0.179 ns                               ; 96.54 MHz ( period = 10.358 ns )                    ; system_0:u0|cpu_0:the_cpu_0|M_alu_result[12]                                                 ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter_ffa[9] ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; 5.000 ns                    ; 4.786 ns                  ; 4.965 ns                ;
; -0.176 ns                               ; 96.60 MHz ( period = 10.352 ns )                    ; system_0:u0|cpu_0:the_cpu_0|M_alu_result[13]                                                 ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter_ffa[3] ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; 5.000 ns                    ; 4.787 ns                  ; 4.963 ns                ;
; -0.171 ns                               ; 98.32 MHz ( period = 10.171 ns )                    ; system_0:u0|cpu_0:the_cpu_0|M_ctrl_shift_rot                                                 ; system_0:u0|cpu_0:the_cpu_0|M_status_reg_pie                                                                                               ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; 10.000 ns                   ; 9.815 ns                  ; 9.986 ns                ;
; -0.157 ns                               ; 96.96 MHz ( period = 10.314 ns )                    ; system_0:u0|cpu_0:the_cpu_0|M_alu_result[22]                                                 ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter_ffa[4] ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; 5.000 ns                    ; 4.787 ns                  ; 4.944 ns                ;
; -0.155 ns                               ; 96.99 MHz ( period = 10.310 ns )                    ; system_0:u0|cpu_0:the_cpu_0|M_alu_result[21]                                                 ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter_ffa[6] ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; 5.000 ns                    ; 4.787 ns                  ; 4.942 ns                ;
; -0.155 ns                               ; 96.99 MHz ( period = 10.310 ns )                    ; system_0:u0|cpu_0:the_cpu_0|M_alu_result[18]                                                 ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter_ffa[7] ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; 5.000 ns                    ; 4.786 ns                  ; 4.941 ns                ;
; -0.153 ns                               ; 97.03 MHz ( period = 10.306 ns )                    ; system_0:u0|cpu_0:the_cpu_0|M_alu_result[5]                                                  ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter_ffa[8] ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; 5.000 ns                    ; 4.796 ns                  ; 4.949 ns                ;
; -0.152 ns                               ; 97.05 MHz ( period = 10.304 ns )                    ; system_0:u0|cpu_0:the_cpu_0|M_alu_result[16]                                                 ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter_ffa[8] ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; 5.000 ns                    ; 4.786 ns                  ; 4.938 ns                ;
; -0.152 ns                               ; 97.05 MHz ( period = 10.304 ns )                    ; system_0:u0|cpu_0:the_cpu_0|M_alu_result[14]                                                 ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter_ffa[6] ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; 5.000 ns                    ; 4.786 ns                  ; 4.938 ns                ;
; -0.147 ns                               ; 97.14 MHz ( period = 10.294 ns )                    ; system_0:u0|cpu_0:the_cpu_0|M_alu_result[17]                                                 ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter_ffa[8] ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; 5.000 ns                    ; 4.786 ns                  ; 4.933 ns                ;
; -0.147 ns                               ; 97.14 MHz ( period = 10.294 ns )                    ; system_0:u0|cpu_0:the_cpu_0|M_alu_result[22]                                                 ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter_ffa[1] ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; 5.000 ns                    ; 4.787 ns                  ; 4.934 ns                ;
; -0.146 ns                               ; 97.16 MHz ( period = 10.292 ns )                    ; system_0:u0|cpu_0:the_cpu_0|M_alu_result[19]                                                 ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter_ffa[9] ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; 5.000 ns                    ; 4.786 ns                  ; 4.932 ns                ;
; -0.142 ns                               ; 97.24 MHz ( period = 10.284 ns )                    ; system_0:u0|cpu_0:the_cpu_0|M_alu_result[16]                                                 ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter_ffa[5] ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; 5.000 ns                    ; 4.786 ns                  ; 4.928 ns                ;
; -0.142 ns                               ; 98.60 MHz ( period = 10.142 ns )                    ; system_0:u0|cpu_0:the_cpu_0|av_ld_or_div_done                                                ; system_0:u0|cpu_0:the_cpu_0|M_status_reg_pie                                                                                               ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; 10.000 ns                   ; 9.815 ns                  ; 9.957 ns                ;
; -0.137 ns                               ; 97.33 MHz ( period = 10.274 ns )                    ; system_0:u0|cpu_0:the_cpu_0|M_alu_result[17]                                                 ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter_ffa[5] ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; 5.000 ns                    ; 4.786 ns                  ; 4.923 ns                ;
; -0.136 ns                               ; 97.35 MHz ( period = 10.272 ns )                    ; system_0:u0|cpu_0:the_cpu_0|M_alu_result[19]                                                 ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter_ffa[6] ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; 5.000 ns                    ; 4.786 ns                  ; 4.922 ns                ;
; -0.125 ns                               ; 97.56 MHz ( period = 10.250 ns )                    ; system_0:u0|cpu_0:the_cpu_0|M_alu_result[9]                                                  ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter_ffa[8] ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; 5.000 ns                    ; 4.786 ns                  ; 4.911 ns                ;
; -0.123 ns                               ; 97.60 MHz ( period = 10.246 ns )                    ; system_0:u0|cpu_0:the_cpu_0|M_alu_result[7]                                                  ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter_ffa[9] ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; 5.000 ns                    ; 4.796 ns                  ; 4.919 ns                ;
; -0.122 ns                               ; 97.62 MHz ( period = 10.244 ns )                    ; system_0:u0|cpu_0:the_cpu_0|M_alu_result[3]                                                  ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter_ffa[9] ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; 5.000 ns                    ; 4.795 ns                  ; 4.917 ns                ;
; -0.120 ns                               ; 97.66 MHz ( period = 10.240 ns )                    ; system_0:u0|cpu_0:the_cpu_0|M_alu_result[20]                                                 ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter_ffa[6] ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; 5.000 ns                    ; 4.786 ns                  ; 4.906 ns                ;
; -0.119 ns                               ; 97.68 MHz ( period = 10.238 ns )                    ; system_0:u0|cpu_0:the_cpu_0|M_alu_result[15]                                                 ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter_ffa[3] ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; 5.000 ns                    ; 4.786 ns                  ; 4.905 ns                ;
; -0.115 ns                               ; 97.75 MHz ( period = 10.230 ns )                    ; system_0:u0|cpu_0:the_cpu_0|M_alu_result[9]                                                  ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter_ffa[5] ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; 5.000 ns                    ; 4.786 ns                  ; 4.901 ns                ;
; -0.114 ns                               ; 98.87 MHz ( period = 10.114 ns )                    ; system_0:u0|cpu_0:the_cpu_0|E_src1_hazard_M                                                  ; system_0:u0|cpu_0:the_cpu_0|M_alu_result[0]                                                                                                ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; 10.000 ns                   ; 9.767 ns                  ; 9.881 ns                ;
; -0.113 ns                               ; 97.79 MHz ( period = 10.226 ns )                    ; system_0:u0|cpu_0:the_cpu_0|M_alu_result[7]                                                  ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter_ffa[6] ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; 5.000 ns                    ; 4.796 ns                  ; 4.909 ns                ;
; -0.111 ns                               ; 97.83 MHz ( period = 10.222 ns )                    ; system_0:u0|cpu_0_data_master_arbitrator:the_cpu_0_data_master|cpu_0_data_master_waitrequest ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter_ffa[9] ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; 5.000 ns                    ; 4.791 ns                  ; 4.902 ns                ;
; -0.109 ns                               ; 97.87 MHz ( period = 10.218 ns )                    ; system_0:u0|cpu_0:the_cpu_0|M_alu_result[15]                                                 ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter_ffa[0] ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; 5.000 ns                    ; 4.786 ns                  ; 4.895 ns                ;
; -0.108 ns                               ; 97.89 MHz ( period = 10.216 ns )                    ; system_0:u0|cpu_0:the_cpu_0|M_alu_result[12]                                                 ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter_ffa[8] ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; 5.000 ns                    ; 4.786 ns                  ; 4.894 ns                ;
; -0.105 ns                               ; 97.94 MHz ( period = 10.210 ns )                    ; system_0:u0|cpu_0:the_cpu_0|M_alu_result[13]                                                 ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter_ffa[2] ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; 5.000 ns                    ; 4.787 ns                  ; 4.892 ns                ;
; -0.102 ns                               ; 98.99 MHz ( period = 10.102 ns )                    ; system_0:u0|cpu_0:the_cpu_0|av_ld_data_aligned_or_div[4]                                     ; system_0:u0|cpu_0:the_cpu_0|M_alu_result[0]                                                                                                ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; 10.000 ns                   ; 9.798 ns                  ; 9.900 ns                ;
; -0.098 ns                               ; 98.08 MHz ( period = 10.196 ns )                    ; system_0:u0|cpu_0:the_cpu_0|M_alu_result[10]                                                 ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter_ffa[9] ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; 5.000 ns                    ; 4.787 ns                  ; 4.885 ns                ;
; -0.096 ns                               ; 98.12 MHz ( period = 10.192 ns )                    ; system_0:u0|cpu_0:the_cpu_0|M_alu_result[6]                                                  ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter_ffa[9] ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; 5.000 ns                    ; 4.796 ns                  ; 4.892 ns                ;
; -0.094 ns                               ; 98.15 MHz ( period = 10.188 ns )                    ; system_0:u0|cpu_0:the_cpu_0|M_alu_result[18]                                                 ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter_ffa[9] ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; 5.000 ns                    ; 4.786 ns                  ; 4.880 ns                ;
; -0.086 ns                               ; 98.31 MHz ( period = 10.172 ns )                    ; system_0:u0|cpu_0:the_cpu_0|M_alu_result[22]                                                 ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter_ffa[3] ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; 5.000 ns                    ; 4.787 ns                  ; 4.873 ns                ;
; -0.084 ns                               ; 98.35 MHz ( period = 10.168 ns )                    ; system_0:u0|cpu_0:the_cpu_0|M_alu_result[21]                                                 ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter_ffa[5] ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; 5.000 ns                    ; 4.787 ns                  ; 4.871 ns                ;
; -0.084 ns                               ; 98.35 MHz ( period = 10.168 ns )                    ; system_0:u0|cpu_0:the_cpu_0|M_alu_result[18]                                                 ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter_ffa[6] ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; 5.000 ns                    ; 4.786 ns                  ; 4.870 ns                ;
; -0.082 ns                               ; 98.39 MHz ( period = 10.164 ns )                    ; system_0:u0|cpu_0:the_cpu_0|M_alu_result[5]                                                  ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter_ffa[7] ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; 5.000 ns                    ; 4.796 ns                  ; 4.878 ns                ;
; -0.081 ns                               ; 98.41 MHz ( period = 10.162 ns )                    ; system_0:u0|cpu_0:the_cpu_0|M_alu_result[16]                                                 ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter_ffa[7] ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; 5.000 ns                    ; 4.786 ns                  ; 4.867 ns                ;
; -0.081 ns                               ; 98.41 MHz ( period = 10.162 ns )                    ; system_0:u0|cpu_0:the_cpu_0|M_alu_result[14]                                                 ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter_ffa[5] ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; 5.000 ns                    ; 4.786 ns                  ; 4.867 ns                ;
; -0.081 ns                               ; 99.20 MHz ( period = 10.081 ns )                    ; system_0:u0|cpu_0:the_cpu_0|M_alu_result[8]                                                  ; system_0:u0|cpu_0:the_cpu_0|M_alu_result[0]                                                                                                ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; 10.000 ns                   ; 9.797 ns                  ; 9.878 ns                ;
; -0.076 ns                               ; 98.50 MHz ( period = 10.152 ns )                    ; system_0:u0|cpu_0:the_cpu_0|M_alu_result[17]                                                 ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter_ffa[7] ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; 5.000 ns                    ; 4.786 ns                  ; 4.862 ns                ;
; -0.076 ns                               ; 98.50 MHz ( period = 10.152 ns )                    ; system_0:u0|cpu_0:the_cpu_0|M_alu_result[22]                                                 ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter_ffa[0] ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; 5.000 ns                    ; 4.787 ns                  ; 4.863 ns                ;
; -0.075 ns                               ; 98.52 MHz ( period = 10.150 ns )                    ; system_0:u0|cpu_0:the_cpu_0|M_alu_result[19]                                                 ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter_ffa[8] ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; 5.000 ns                    ; 4.786 ns                  ; 4.861 ns                ;
; -0.071 ns                               ; 98.60 MHz ( period = 10.142 ns )                    ; system_0:u0|cpu_0:the_cpu_0|M_alu_result[16]                                                 ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter_ffa[4] ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; 5.000 ns                    ; 4.786 ns                  ; 4.857 ns                ;
; -0.066 ns                               ; 98.70 MHz ( period = 10.132 ns )                    ; system_0:u0|cpu_0:the_cpu_0|M_alu_result[17]                                                 ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter_ffa[4] ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; 5.000 ns                    ; 4.786 ns                  ; 4.852 ns                ;
; -0.065 ns                               ; 98.72 MHz ( period = 10.130 ns )                    ; system_0:u0|cpu_0:the_cpu_0|M_alu_result[19]                                                 ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter_ffa[5] ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; 5.000 ns                    ; 4.786 ns                  ; 4.851 ns                ;
; -0.062 ns                               ; 99.38 MHz ( period = 10.062 ns )                    ; system_0:u0|cpu_0:the_cpu_0|E_ctrl_src2_choose_imm                                           ; system_0:u0|cpu_0:the_cpu_0|M_alu_result[0]                                                                                                ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; 10.000 ns                   ; 9.777 ns                  ; 9.839 ns                ;
; -0.058 ns                               ; 99.42 MHz ( period = 10.058 ns )                    ; system_0:u0|cpu_0:the_cpu_0|M_ctrl_shift_rot                                                 ; system_0:u0|cpu_0:the_cpu_0|M_br_mispredict                                                                                                ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; 10.000 ns                   ; 9.823 ns                  ; 9.881 ns                ;
; -0.057 ns                               ; 98.87 MHz ( period = 10.114 ns )                    ; system_0:u0|cpu_0:the_cpu_0|M_alu_result[21]                                                 ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter_ffa[3] ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; 5.000 ns                    ; 4.787 ns                  ; 4.844 ns                ;
; -0.054 ns                               ; 98.93 MHz ( period = 10.108 ns )                    ; system_0:u0|cpu_0:the_cpu_0|M_alu_result[9]                                                  ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter_ffa[7] ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; 5.000 ns                    ; 4.786 ns                  ; 4.840 ns                ;
; -0.054 ns                               ; 98.93 MHz ( period = 10.108 ns )                    ; system_0:u0|cpu_0:the_cpu_0|M_alu_result[14]                                                 ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter_ffa[3] ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; 5.000 ns                    ; 4.786 ns                  ; 4.840 ns                ;
; -0.052 ns                               ; 98.97 MHz ( period = 10.104 ns )                    ; system_0:u0|cpu_0:the_cpu_0|M_alu_result[7]                                                  ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter_ffa[8] ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; 5.000 ns                    ; 4.796 ns                  ; 4.848 ns                ;
; -0.051 ns                               ; 98.99 MHz ( period = 10.102 ns )                    ; system_0:u0|cpu_0:the_cpu_0|M_alu_result[3]                                                  ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter_ffa[8] ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; 5.000 ns                    ; 4.795 ns                  ; 4.846 ns                ;
; -0.049 ns                               ; 99.03 MHz ( period = 10.098 ns )                    ; system_0:u0|cpu_0:the_cpu_0|M_alu_result[20]                                                 ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter_ffa[5] ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; 5.000 ns                    ; 4.786 ns                  ; 4.835 ns                ;
; -0.048 ns                               ; 99.05 MHz ( period = 10.096 ns )                    ; system_0:u0|cpu_0:the_cpu_0|M_alu_result[15]                                                 ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter_ffa[2] ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; 5.000 ns                    ; 4.786 ns                  ; 4.834 ns                ;
; -0.044 ns                               ; 99.13 MHz ( period = 10.088 ns )                    ; system_0:u0|cpu_0:the_cpu_0|M_alu_result[13]                                                 ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter_ffa[4] ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; 5.000 ns                    ; 4.787 ns                  ; 4.831 ns                ;
; -0.044 ns                               ; 99.13 MHz ( period = 10.088 ns )                    ; system_0:u0|cpu_0:the_cpu_0|M_alu_result[9]                                                  ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter_ffa[4] ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; 5.000 ns                    ; 4.786 ns                  ; 4.830 ns                ;
; -0.042 ns                               ; 99.17 MHz ( period = 10.084 ns )                    ; system_0:u0|cpu_0:the_cpu_0|M_alu_result[7]                                                  ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter_ffa[5] ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; 5.000 ns                    ; 4.796 ns                  ; 4.838 ns                ;
; -0.040 ns                               ; 99.21 MHz ( period = 10.080 ns )                    ; system_0:u0|cpu_0:the_cpu_0|M_alu_result[11]                                                 ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter_ffa[9] ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; 5.000 ns                    ; 4.786 ns                  ; 4.826 ns                ;
; -0.040 ns                               ; 99.21 MHz ( period = 10.080 ns )                    ; system_0:u0|cpu_0_data_master_arbitrator:the_cpu_0_data_master|cpu_0_data_master_waitrequest ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter_ffa[8] ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; 5.000 ns                    ; 4.791 ns                  ; 4.831 ns                ;
; -0.039 ns                               ; 99.23 MHz ( period = 10.078 ns )                    ; system_0:u0|cpu_0:the_cpu_0|d_read~reg0                                                      ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter_ffa[9] ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; 5.000 ns                    ; 4.785 ns                  ; 4.824 ns                ;
; -0.039 ns                               ; 99.61 MHz ( period = 10.039 ns )                    ; system_0:u0|cpu_0:the_cpu_0|M_ctrl_shift_rot                                                 ; system_0:u0|cpu_0:the_cpu_0|M_ienable_reg[0]                                                                                               ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; 10.000 ns                   ; 9.810 ns                  ; 9.849 ns                ;
; -0.039 ns                               ; 99.61 MHz ( period = 10.039 ns )                    ; system_0:u0|cpu_0:the_cpu_0|M_alu_result[12]                                                 ; system_0:u0|cpu_0:the_cpu_0|M_alu_result[0]                                                                                                ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; 10.000 ns                   ; 9.787 ns                  ; 9.826 ns                ;
; -0.037 ns                               ; 99.27 MHz ( period = 10.074 ns )                    ; system_0:u0|cpu_0:the_cpu_0|M_alu_result[12]                                                 ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter_ffa[7] ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; 5.000 ns                    ; 4.786 ns                  ; 4.823 ns                ;
; -0.034 ns                               ; 99.32 MHz ( period = 10.068 ns )                    ; system_0:u0|cpu_0:the_cpu_0|M_alu_result[13]                                                 ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter_ffa[1] ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; 5.000 ns                    ; 4.787 ns                  ; 4.821 ns                ;
; -0.034 ns                               ; 99.66 MHz ( period = 10.034 ns )                    ; system_0:u0|cpu_0:the_cpu_0|M_alu_result[6]                                                  ; system_0:u0|cpu_0:the_cpu_0|M_alu_result[0]                                                                                                ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; 10.000 ns                   ; 9.797 ns                  ; 9.831 ns                ;
; -0.029 ns                               ; 99.71 MHz ( period = 10.029 ns )                    ; system_0:u0|cpu_0:the_cpu_0|av_ld_or_div_done                                                ; system_0:u0|cpu_0:the_cpu_0|M_br_mispredict                                                                                                ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; 10.000 ns                   ; 9.823 ns                  ; 9.852 ns                ;
; -0.027 ns                               ; 99.46 MHz ( period = 10.054 ns )                    ; system_0:u0|cpu_0:the_cpu_0|M_alu_result[10]                                                 ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter_ffa[8] ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; 5.000 ns                    ; 4.787 ns                  ; 4.814 ns                ;
; -0.025 ns                               ; 99.50 MHz ( period = 10.050 ns )                    ; system_0:u0|cpu_0:the_cpu_0|M_alu_result[6]                                                  ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter_ffa[8] ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; 5.000 ns                    ; 4.796 ns                  ; 4.821 ns                ;
; -0.023 ns                               ; 99.54 MHz ( period = 10.046 ns )                    ; system_0:u0|cpu_0:the_cpu_0|M_alu_result[18]                                                 ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter_ffa[8] ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; 5.000 ns                    ; 4.786 ns                  ; 4.809 ns                ;
; -0.022 ns                               ; 99.56 MHz ( period = 10.044 ns )                    ; system_0:u0|cpu_0:the_cpu_0|M_alu_result[20]                                                 ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter_ffa[3] ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; 5.000 ns                    ; 4.786 ns                  ; 4.808 ns                ;
; -0.021 ns                               ; 99.58 MHz ( period = 10.042 ns )                    ; system_0:u0|cpu_0:the_cpu_0|M_alu_result[5]                                                  ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter_ffa[9] ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; 5.000 ns                    ; 4.796 ns                  ; 4.817 ns                ;
; -0.015 ns                               ; 99.70 MHz ( period = 10.030 ns )                    ; system_0:u0|cpu_0:the_cpu_0|M_alu_result[22]                                                 ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter_ffa[2] ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; 5.000 ns                    ; 4.787 ns                  ; 4.802 ns                ;
; -0.015 ns                               ; 99.70 MHz ( period = 10.030 ns )                    ; system_0:u0|cpu_0:the_cpu_0|d_write~reg0                                                     ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter_ffa[9] ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; 5.000 ns                    ; 4.787 ns                  ; 4.802 ns                ;
; -0.013 ns                               ; 99.74 MHz ( period = 10.026 ns )                    ; system_0:u0|cpu_0:the_cpu_0|M_alu_result[18]                                                 ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter_ffa[5] ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; 5.000 ns                    ; 4.786 ns                  ; 4.799 ns                ;
; -0.011 ns                               ; 99.78 MHz ( period = 10.022 ns )                    ; system_0:u0|cpu_0:the_cpu_0|M_alu_result[5]                                                  ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter_ffa[6] ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; 5.000 ns                    ; 4.796 ns                  ; 4.807 ns                ;
; -0.010 ns                               ; 99.80 MHz ( period = 10.020 ns )                    ; system_0:u0|cpu_0:the_cpu_0|M_alu_result[16]                                                 ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter_ffa[6] ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; 5.000 ns                    ; 4.786 ns                  ; 4.796 ns                ;
; -0.010 ns                               ; 99.90 MHz ( period = 10.010 ns )                    ; system_0:u0|cpu_0:the_cpu_0|av_ld_or_div_done                                                ; system_0:u0|cpu_0:the_cpu_0|M_ienable_reg[0]                                                                                               ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; 10.000 ns                   ; 9.810 ns                  ; 9.820 ns                ;
; -0.005 ns                               ; 99.90 MHz ( period = 10.010 ns )                    ; system_0:u0|cpu_0:the_cpu_0|M_alu_result[17]                                                 ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter_ffa[6] ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; 5.000 ns                    ; 4.786 ns                  ; 4.791 ns                ;
; -0.004 ns                               ; 99.92 MHz ( period = 10.008 ns )                    ; system_0:u0|cpu_0:the_cpu_0|M_alu_result[19]                                                 ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter_ffa[7] ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; 5.000 ns                    ; 4.786 ns                  ; 4.790 ns                ;
; 0.006 ns                                ; 100.12 MHz ( period = 9.988 ns )                    ; system_0:u0|cpu_0:the_cpu_0|M_alu_result[19]                                                 ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter_ffa[4] ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; 5.000 ns                    ; 4.786 ns                  ; 4.780 ns                ;
; 0.014 ns                                ; 100.28 MHz ( period = 9.972 ns )                    ; system_0:u0|cpu_0:the_cpu_0|M_alu_result[21]                                                 ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter_ffa[2] ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; 5.000 ns                    ; 4.787 ns                  ; 4.773 ns                ;
; 0.014 ns                                ; 100.14 MHz ( period = 9.986 ns )                    ; system_0:u0|cpu_0:the_cpu_0|av_ld_data_aligned_or_div[0]                                     ; system_0:u0|cpu_0:the_cpu_0|M_bstatus_reg                                                                                                  ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; 10.000 ns                   ; 9.827 ns                  ; 9.813 ns                ;
; 0.016 ns                                ; 100.16 MHz ( period = 9.984 ns )                    ; system_0:u0|cpu_0:the_cpu_0|M_alu_result[7]                                                  ; system_0:u0|cpu_0:the_cpu_0|M_alu_result[0]                                                                                                ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; 10.000 ns                   ; 9.797 ns                  ; 9.781 ns                ;
; 0.017 ns                                ; 100.34 MHz ( period = 9.966 ns )                    ; system_0:u0|cpu_0:the_cpu_0|M_alu_result[9]                                                  ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter_ffa[6] ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; 5.000 ns                    ; 4.786 ns                  ; 4.769 ns                ;
; 0.017 ns                                ; 100.34 MHz ( period = 9.966 ns )                    ; system_0:u0|cpu_0:the_cpu_0|M_alu_result[14]                                                 ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter_ffa[2] ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; 5.000 ns                    ; 4.786 ns                  ; 4.769 ns                ;
; 0.019 ns                                ; 100.38 MHz ( period = 9.962 ns )                    ; system_0:u0|cpu_0:the_cpu_0|M_alu_result[7]                                                  ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter_ffa[7] ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; 5.000 ns                    ; 4.796 ns                  ; 4.777 ns                ;
; 0.020 ns                                ; 100.40 MHz ( period = 9.960 ns )                    ; system_0:u0|cpu_0:the_cpu_0|M_alu_result[3]                                                  ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter_ffa[7] ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; 5.000 ns                    ; 4.795 ns                  ; 4.775 ns                ;
; 0.021 ns                                ; 100.21 MHz ( period = 9.979 ns )                    ; system_0:u0|cpu_0:the_cpu_0|M_alu_result[5]                                                  ; system_0:u0|cpu_0:the_cpu_0|M_bstatus_reg                                                                                                  ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; 10.000 ns                   ; 9.826 ns                  ; 9.805 ns                ;
; 0.023 ns                                ; 100.46 MHz ( period = 9.954 ns )                    ; system_0:u0|cpu_0:the_cpu_0|M_alu_result[15]                                                 ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter_ffa[1] ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; 5.000 ns                    ; 4.786 ns                  ; 4.763 ns                ;
; Timing analysis restricted to 200 rows. ; To change the limit use Settings (Assignments menu) ;                                                                                              ;                                                                                                                                            ;                                              ;                                              ;                             ;                           ;                         ;
+-----------------------------------------+-----------------------------------------------------+----------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------+----------------------------------------------+-----------------------------+---------------------------+-------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Setup: 'SDRAM_PLL:PLL1|altpll:altpll_component|_clk2'                                                                                                                                                                                                                                                                                                                                                                                               ;
+-----------------------------------------+-----------------------------------------------------+--------------------------------------------------------------------------+----------------------------------------------------------------------------------------------+----------------------------------------------+----------------------------------------------+-----------------------------+---------------------------+-------------------------+
; Slack                                   ; Actual fmax (period)                                ; From                                                                     ; To                                                                                           ; From Clock                                   ; To Clock                                     ; Required Setup Relationship ; Required Longest P2P Time ; Actual Longest P2P Time ;
+-----------------------------------------+-----------------------------------------------------+--------------------------------------------------------------------------+----------------------------------------------------------------------------------------------+----------------------------------------------+----------------------------------------------+-----------------------------+---------------------------+-------------------------+
; 2.301 ns                                ; None                                                ; system_0:u0|VGA_0:the_VGA_0|VGA_NIOS_CTRL:the_VGA_NIOS_CTRL|mCursor_Y[1] ; system_0:u0|VGA_0:the_VGA_0|VGA_NIOS_CTRL:the_VGA_NIOS_CTRL|VGA_Controller:u0|Cur_Color_R[8] ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk2 ; 10.000 ns                   ; 9.826 ns                  ; 7.525 ns                ;
; 2.302 ns                                ; None                                                ; system_0:u0|VGA_0:the_VGA_0|VGA_NIOS_CTRL:the_VGA_NIOS_CTRL|mCursor_Y[1] ; system_0:u0|VGA_0:the_VGA_0|VGA_NIOS_CTRL:the_VGA_NIOS_CTRL|VGA_Controller:u0|Cur_Color_B[8] ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk2 ; 10.000 ns                   ; 9.826 ns                  ; 7.524 ns                ;
; 2.306 ns                                ; None                                                ; system_0:u0|VGA_0:the_VGA_0|VGA_NIOS_CTRL:the_VGA_NIOS_CTRL|mCursor_Y[1] ; system_0:u0|VGA_0:the_VGA_0|VGA_NIOS_CTRL:the_VGA_NIOS_CTRL|VGA_Controller:u0|Cur_Color_B[5] ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk2 ; 10.000 ns                   ; 9.826 ns                  ; 7.520 ns                ;
; 2.308 ns                                ; None                                                ; system_0:u0|VGA_0:the_VGA_0|VGA_NIOS_CTRL:the_VGA_NIOS_CTRL|mCursor_Y[1] ; system_0:u0|VGA_0:the_VGA_0|VGA_NIOS_CTRL:the_VGA_NIOS_CTRL|VGA_Controller:u0|Cur_Color_B[7] ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk2 ; 10.000 ns                   ; 9.826 ns                  ; 7.518 ns                ;
; 2.318 ns                                ; None                                                ; system_0:u0|VGA_0:the_VGA_0|VGA_NIOS_CTRL:the_VGA_NIOS_CTRL|mCursor_Y[1] ; system_0:u0|VGA_0:the_VGA_0|VGA_NIOS_CTRL:the_VGA_NIOS_CTRL|VGA_Controller:u0|Cur_Color_B[2] ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk2 ; 10.000 ns                   ; 9.826 ns                  ; 7.508 ns                ;
; 2.318 ns                                ; None                                                ; system_0:u0|VGA_0:the_VGA_0|VGA_NIOS_CTRL:the_VGA_NIOS_CTRL|mCursor_Y[1] ; system_0:u0|VGA_0:the_VGA_0|VGA_NIOS_CTRL:the_VGA_NIOS_CTRL|VGA_Controller:u0|Cur_Color_R[2] ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk2 ; 10.000 ns                   ; 9.826 ns                  ; 7.508 ns                ;
; 2.319 ns                                ; None                                                ; system_0:u0|VGA_0:the_VGA_0|VGA_NIOS_CTRL:the_VGA_NIOS_CTRL|mCursor_Y[1] ; system_0:u0|VGA_0:the_VGA_0|VGA_NIOS_CTRL:the_VGA_NIOS_CTRL|VGA_Controller:u0|Cur_Color_B[6] ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk2 ; 10.000 ns                   ; 9.826 ns                  ; 7.507 ns                ;
; 2.319 ns                                ; None                                                ; system_0:u0|VGA_0:the_VGA_0|VGA_NIOS_CTRL:the_VGA_NIOS_CTRL|mCursor_Y[1] ; system_0:u0|VGA_0:the_VGA_0|VGA_NIOS_CTRL:the_VGA_NIOS_CTRL|VGA_Controller:u0|Cur_Color_B[1] ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk2 ; 10.000 ns                   ; 9.826 ns                  ; 7.507 ns                ;
; 2.320 ns                                ; None                                                ; system_0:u0|VGA_0:the_VGA_0|VGA_NIOS_CTRL:the_VGA_NIOS_CTRL|mCursor_Y[1] ; system_0:u0|VGA_0:the_VGA_0|VGA_NIOS_CTRL:the_VGA_NIOS_CTRL|VGA_Controller:u0|Cur_Color_R[9] ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk2 ; 10.000 ns                   ; 9.826 ns                  ; 7.506 ns                ;
; 2.321 ns                                ; None                                                ; system_0:u0|VGA_0:the_VGA_0|VGA_NIOS_CTRL:the_VGA_NIOS_CTRL|mCursor_Y[1] ; system_0:u0|VGA_0:the_VGA_0|VGA_NIOS_CTRL:the_VGA_NIOS_CTRL|VGA_Controller:u0|Cur_Color_B[3] ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk2 ; 10.000 ns                   ; 9.826 ns                  ; 7.505 ns                ;
; 2.322 ns                                ; None                                                ; system_0:u0|VGA_0:the_VGA_0|VGA_NIOS_CTRL:the_VGA_NIOS_CTRL|mCursor_Y[1] ; system_0:u0|VGA_0:the_VGA_0|VGA_NIOS_CTRL:the_VGA_NIOS_CTRL|VGA_Controller:u0|Cur_Color_B[9] ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk2 ; 10.000 ns                   ; 9.826 ns                  ; 7.504 ns                ;
; 2.326 ns                                ; None                                                ; system_0:u0|VGA_0:the_VGA_0|VGA_NIOS_CTRL:the_VGA_NIOS_CTRL|mCursor_Y[1] ; system_0:u0|VGA_0:the_VGA_0|VGA_NIOS_CTRL:the_VGA_NIOS_CTRL|VGA_Controller:u0|Cur_Color_B[0] ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk2 ; 10.000 ns                   ; 9.826 ns                  ; 7.500 ns                ;
; 2.326 ns                                ; None                                                ; system_0:u0|VGA_0:the_VGA_0|VGA_NIOS_CTRL:the_VGA_NIOS_CTRL|mCursor_Y[1] ; system_0:u0|VGA_0:the_VGA_0|VGA_NIOS_CTRL:the_VGA_NIOS_CTRL|VGA_Controller:u0|Cur_Color_G[9] ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk2 ; 10.000 ns                   ; 9.826 ns                  ; 7.500 ns                ;
; 2.326 ns                                ; None                                                ; system_0:u0|VGA_0:the_VGA_0|VGA_NIOS_CTRL:the_VGA_NIOS_CTRL|mCursor_Y[1] ; system_0:u0|VGA_0:the_VGA_0|VGA_NIOS_CTRL:the_VGA_NIOS_CTRL|VGA_Controller:u0|Cur_Color_R[1] ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk2 ; 10.000 ns                   ; 9.826 ns                  ; 7.500 ns                ;
; 2.328 ns                                ; None                                                ; system_0:u0|VGA_0:the_VGA_0|VGA_NIOS_CTRL:the_VGA_NIOS_CTRL|mCursor_Y[1] ; system_0:u0|VGA_0:the_VGA_0|VGA_NIOS_CTRL:the_VGA_NIOS_CTRL|VGA_Controller:u0|Cur_Color_B[4] ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk2 ; 10.000 ns                   ; 9.826 ns                  ; 7.498 ns                ;
; 2.328 ns                                ; None                                                ; system_0:u0|VGA_0:the_VGA_0|VGA_NIOS_CTRL:the_VGA_NIOS_CTRL|mCursor_Y[1] ; system_0:u0|VGA_0:the_VGA_0|VGA_NIOS_CTRL:the_VGA_NIOS_CTRL|VGA_Controller:u0|Cur_Color_R[4] ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk2 ; 10.000 ns                   ; 9.826 ns                  ; 7.498 ns                ;
; 2.329 ns                                ; None                                                ; system_0:u0|VGA_0:the_VGA_0|VGA_NIOS_CTRL:the_VGA_NIOS_CTRL|mCursor_Y[1] ; system_0:u0|VGA_0:the_VGA_0|VGA_NIOS_CTRL:the_VGA_NIOS_CTRL|VGA_Controller:u0|Cur_Color_R[0] ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk2 ; 10.000 ns                   ; 9.826 ns                  ; 7.497 ns                ;
; 2.375 ns                                ; None                                                ; system_0:u0|VGA_0:the_VGA_0|VGA_NIOS_CTRL:the_VGA_NIOS_CTRL|mCursor_Y[2] ; system_0:u0|VGA_0:the_VGA_0|VGA_NIOS_CTRL:the_VGA_NIOS_CTRL|VGA_Controller:u0|Cur_Color_R[8] ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk2 ; 10.000 ns                   ; 9.826 ns                  ; 7.451 ns                ;
; 2.376 ns                                ; None                                                ; system_0:u0|VGA_0:the_VGA_0|VGA_NIOS_CTRL:the_VGA_NIOS_CTRL|mCursor_Y[2] ; system_0:u0|VGA_0:the_VGA_0|VGA_NIOS_CTRL:the_VGA_NIOS_CTRL|VGA_Controller:u0|Cur_Color_B[8] ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk2 ; 10.000 ns                   ; 9.826 ns                  ; 7.450 ns                ;
; 2.380 ns                                ; None                                                ; system_0:u0|VGA_0:the_VGA_0|VGA_NIOS_CTRL:the_VGA_NIOS_CTRL|mCursor_Y[2] ; system_0:u0|VGA_0:the_VGA_0|VGA_NIOS_CTRL:the_VGA_NIOS_CTRL|VGA_Controller:u0|Cur_Color_B[5] ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk2 ; 10.000 ns                   ; 9.826 ns                  ; 7.446 ns                ;
; 2.382 ns                                ; None                                                ; system_0:u0|VGA_0:the_VGA_0|VGA_NIOS_CTRL:the_VGA_NIOS_CTRL|mCursor_Y[2] ; system_0:u0|VGA_0:the_VGA_0|VGA_NIOS_CTRL:the_VGA_NIOS_CTRL|VGA_Controller:u0|Cur_Color_B[7] ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk2 ; 10.000 ns                   ; 9.826 ns                  ; 7.444 ns                ;
; 2.392 ns                                ; None                                                ; system_0:u0|VGA_0:the_VGA_0|VGA_NIOS_CTRL:the_VGA_NIOS_CTRL|mCursor_Y[2] ; system_0:u0|VGA_0:the_VGA_0|VGA_NIOS_CTRL:the_VGA_NIOS_CTRL|VGA_Controller:u0|Cur_Color_B[2] ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk2 ; 10.000 ns                   ; 9.826 ns                  ; 7.434 ns                ;
; 2.392 ns                                ; None                                                ; system_0:u0|VGA_0:the_VGA_0|VGA_NIOS_CTRL:the_VGA_NIOS_CTRL|mCursor_Y[2] ; system_0:u0|VGA_0:the_VGA_0|VGA_NIOS_CTRL:the_VGA_NIOS_CTRL|VGA_Controller:u0|Cur_Color_R[2] ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk2 ; 10.000 ns                   ; 9.826 ns                  ; 7.434 ns                ;
; 2.393 ns                                ; None                                                ; system_0:u0|VGA_0:the_VGA_0|VGA_NIOS_CTRL:the_VGA_NIOS_CTRL|mCursor_Y[2] ; system_0:u0|VGA_0:the_VGA_0|VGA_NIOS_CTRL:the_VGA_NIOS_CTRL|VGA_Controller:u0|Cur_Color_B[6] ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk2 ; 10.000 ns                   ; 9.826 ns                  ; 7.433 ns                ;
; 2.393 ns                                ; None                                                ; system_0:u0|VGA_0:the_VGA_0|VGA_NIOS_CTRL:the_VGA_NIOS_CTRL|mCursor_Y[2] ; system_0:u0|VGA_0:the_VGA_0|VGA_NIOS_CTRL:the_VGA_NIOS_CTRL|VGA_Controller:u0|Cur_Color_B[1] ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk2 ; 10.000 ns                   ; 9.826 ns                  ; 7.433 ns                ;
; 2.394 ns                                ; None                                                ; system_0:u0|VGA_0:the_VGA_0|VGA_NIOS_CTRL:the_VGA_NIOS_CTRL|mCursor_Y[2] ; system_0:u0|VGA_0:the_VGA_0|VGA_NIOS_CTRL:the_VGA_NIOS_CTRL|VGA_Controller:u0|Cur_Color_R[9] ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk2 ; 10.000 ns                   ; 9.826 ns                  ; 7.432 ns                ;
; 2.395 ns                                ; None                                                ; system_0:u0|VGA_0:the_VGA_0|VGA_NIOS_CTRL:the_VGA_NIOS_CTRL|mCursor_Y[2] ; system_0:u0|VGA_0:the_VGA_0|VGA_NIOS_CTRL:the_VGA_NIOS_CTRL|VGA_Controller:u0|Cur_Color_B[3] ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk2 ; 10.000 ns                   ; 9.826 ns                  ; 7.431 ns                ;
; 2.396 ns                                ; None                                                ; system_0:u0|VGA_0:the_VGA_0|VGA_NIOS_CTRL:the_VGA_NIOS_CTRL|mCursor_Y[2] ; system_0:u0|VGA_0:the_VGA_0|VGA_NIOS_CTRL:the_VGA_NIOS_CTRL|VGA_Controller:u0|Cur_Color_B[9] ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk2 ; 10.000 ns                   ; 9.826 ns                  ; 7.430 ns                ;
; 2.400 ns                                ; None                                                ; system_0:u0|VGA_0:the_VGA_0|VGA_NIOS_CTRL:the_VGA_NIOS_CTRL|mCursor_Y[2] ; system_0:u0|VGA_0:the_VGA_0|VGA_NIOS_CTRL:the_VGA_NIOS_CTRL|VGA_Controller:u0|Cur_Color_B[0] ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk2 ; 10.000 ns                   ; 9.826 ns                  ; 7.426 ns                ;
; 2.400 ns                                ; None                                                ; system_0:u0|VGA_0:the_VGA_0|VGA_NIOS_CTRL:the_VGA_NIOS_CTRL|mCursor_Y[2] ; system_0:u0|VGA_0:the_VGA_0|VGA_NIOS_CTRL:the_VGA_NIOS_CTRL|VGA_Controller:u0|Cur_Color_G[9] ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk2 ; 10.000 ns                   ; 9.826 ns                  ; 7.426 ns                ;
; 2.400 ns                                ; None                                                ; system_0:u0|VGA_0:the_VGA_0|VGA_NIOS_CTRL:the_VGA_NIOS_CTRL|mCursor_Y[2] ; system_0:u0|VGA_0:the_VGA_0|VGA_NIOS_CTRL:the_VGA_NIOS_CTRL|VGA_Controller:u0|Cur_Color_R[1] ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk2 ; 10.000 ns                   ; 9.826 ns                  ; 7.426 ns                ;
; 2.402 ns                                ; None                                                ; system_0:u0|VGA_0:the_VGA_0|VGA_NIOS_CTRL:the_VGA_NIOS_CTRL|mCursor_Y[2] ; system_0:u0|VGA_0:the_VGA_0|VGA_NIOS_CTRL:the_VGA_NIOS_CTRL|VGA_Controller:u0|Cur_Color_B[4] ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk2 ; 10.000 ns                   ; 9.826 ns                  ; 7.424 ns                ;
; 2.402 ns                                ; None                                                ; system_0:u0|VGA_0:the_VGA_0|VGA_NIOS_CTRL:the_VGA_NIOS_CTRL|mCursor_Y[2] ; system_0:u0|VGA_0:the_VGA_0|VGA_NIOS_CTRL:the_VGA_NIOS_CTRL|VGA_Controller:u0|Cur_Color_R[4] ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk2 ; 10.000 ns                   ; 9.826 ns                  ; 7.424 ns                ;
; 2.403 ns                                ; None                                                ; system_0:u0|VGA_0:the_VGA_0|VGA_NIOS_CTRL:the_VGA_NIOS_CTRL|mCursor_Y[2] ; system_0:u0|VGA_0:the_VGA_0|VGA_NIOS_CTRL:the_VGA_NIOS_CTRL|VGA_Controller:u0|Cur_Color_R[0] ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk2 ; 10.000 ns                   ; 9.826 ns                  ; 7.423 ns                ;
; 2.414 ns                                ; None                                                ; system_0:u0|VGA_0:the_VGA_0|VGA_NIOS_CTRL:the_VGA_NIOS_CTRL|mCursor_Y[1] ; system_0:u0|VGA_0:the_VGA_0|VGA_NIOS_CTRL:the_VGA_NIOS_CTRL|VGA_Controller:u0|Cur_Color_G[5] ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk2 ; 10.000 ns                   ; 9.797 ns                  ; 7.383 ns                ;
; 2.414 ns                                ; None                                                ; system_0:u0|VGA_0:the_VGA_0|VGA_NIOS_CTRL:the_VGA_NIOS_CTRL|mCursor_Y[3] ; system_0:u0|VGA_0:the_VGA_0|VGA_NIOS_CTRL:the_VGA_NIOS_CTRL|VGA_Controller:u0|Cur_Color_R[8] ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk2 ; 10.000 ns                   ; 9.826 ns                  ; 7.412 ns                ;
; 2.415 ns                                ; None                                                ; system_0:u0|VGA_0:the_VGA_0|VGA_NIOS_CTRL:the_VGA_NIOS_CTRL|mCursor_Y[3] ; system_0:u0|VGA_0:the_VGA_0|VGA_NIOS_CTRL:the_VGA_NIOS_CTRL|VGA_Controller:u0|Cur_Color_B[8] ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk2 ; 10.000 ns                   ; 9.826 ns                  ; 7.411 ns                ;
; 2.415 ns                                ; None                                                ; system_0:u0|VGA_0:the_VGA_0|VGA_NIOS_CTRL:the_VGA_NIOS_CTRL|mCursor_Y[1] ; system_0:u0|VGA_0:the_VGA_0|VGA_NIOS_CTRL:the_VGA_NIOS_CTRL|VGA_Controller:u0|Cur_Color_R[7] ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk2 ; 10.000 ns                   ; 9.797 ns                  ; 7.382 ns                ;
; 2.416 ns                                ; None                                                ; system_0:u0|VGA_0:the_VGA_0|VGA_NIOS_CTRL:the_VGA_NIOS_CTRL|mCursor_Y[1] ; system_0:u0|VGA_0:the_VGA_0|VGA_NIOS_CTRL:the_VGA_NIOS_CTRL|VGA_Controller:u0|Cur_Color_G[8] ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk2 ; 10.000 ns                   ; 9.797 ns                  ; 7.381 ns                ;
; 2.418 ns                                ; None                                                ; system_0:u0|VGA_0:the_VGA_0|VGA_NIOS_CTRL:the_VGA_NIOS_CTRL|mCursor_Y[1] ; system_0:u0|VGA_0:the_VGA_0|VGA_NIOS_CTRL:the_VGA_NIOS_CTRL|VGA_Controller:u0|Cur_Color_G[6] ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk2 ; 10.000 ns                   ; 9.797 ns                  ; 7.379 ns                ;
; 2.419 ns                                ; None                                                ; system_0:u0|VGA_0:the_VGA_0|VGA_NIOS_CTRL:the_VGA_NIOS_CTRL|mCursor_Y[3] ; system_0:u0|VGA_0:the_VGA_0|VGA_NIOS_CTRL:the_VGA_NIOS_CTRL|VGA_Controller:u0|Cur_Color_B[5] ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk2 ; 10.000 ns                   ; 9.826 ns                  ; 7.407 ns                ;
; 2.420 ns                                ; None                                                ; system_0:u0|VGA_0:the_VGA_0|VGA_NIOS_CTRL:the_VGA_NIOS_CTRL|mCursor_Y[1] ; system_0:u0|VGA_0:the_VGA_0|VGA_NIOS_CTRL:the_VGA_NIOS_CTRL|VGA_Controller:u0|Cur_Color_G[4] ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk2 ; 10.000 ns                   ; 9.797 ns                  ; 7.377 ns                ;
; 2.420 ns                                ; None                                                ; system_0:u0|VGA_0:the_VGA_0|VGA_NIOS_CTRL:the_VGA_NIOS_CTRL|mCursor_Y[1] ; system_0:u0|VGA_0:the_VGA_0|VGA_NIOS_CTRL:the_VGA_NIOS_CTRL|VGA_Controller:u0|Cur_Color_R[3] ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk2 ; 10.000 ns                   ; 9.797 ns                  ; 7.377 ns                ;
; 2.421 ns                                ; None                                                ; system_0:u0|VGA_0:the_VGA_0|VGA_NIOS_CTRL:the_VGA_NIOS_CTRL|mCursor_Y[3] ; system_0:u0|VGA_0:the_VGA_0|VGA_NIOS_CTRL:the_VGA_NIOS_CTRL|VGA_Controller:u0|Cur_Color_B[7] ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk2 ; 10.000 ns                   ; 9.826 ns                  ; 7.405 ns                ;
; 2.421 ns                                ; None                                                ; system_0:u0|VGA_0:the_VGA_0|VGA_NIOS_CTRL:the_VGA_NIOS_CTRL|mCursor_Y[1] ; system_0:u0|VGA_0:the_VGA_0|VGA_NIOS_CTRL:the_VGA_NIOS_CTRL|VGA_Controller:u0|Cur_Color_G[2] ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk2 ; 10.000 ns                   ; 9.797 ns                  ; 7.376 ns                ;
; 2.422 ns                                ; None                                                ; system_0:u0|VGA_0:the_VGA_0|VGA_NIOS_CTRL:the_VGA_NIOS_CTRL|mCursor_Y[1] ; system_0:u0|VGA_0:the_VGA_0|VGA_NIOS_CTRL:the_VGA_NIOS_CTRL|VGA_Controller:u0|Cur_Color_G[1] ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk2 ; 10.000 ns                   ; 9.797 ns                  ; 7.375 ns                ;
; 2.423 ns                                ; None                                                ; system_0:u0|VGA_0:the_VGA_0|VGA_NIOS_CTRL:the_VGA_NIOS_CTRL|mCursor_Y[1] ; system_0:u0|VGA_0:the_VGA_0|VGA_NIOS_CTRL:the_VGA_NIOS_CTRL|VGA_Controller:u0|Cur_Color_G[7] ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk2 ; 10.000 ns                   ; 9.797 ns                  ; 7.374 ns                ;
; 2.424 ns                                ; None                                                ; system_0:u0|VGA_0:the_VGA_0|VGA_NIOS_CTRL:the_VGA_NIOS_CTRL|mCursor_Y[1] ; system_0:u0|VGA_0:the_VGA_0|VGA_NIOS_CTRL:the_VGA_NIOS_CTRL|VGA_Controller:u0|Cur_Color_G[3] ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk2 ; 10.000 ns                   ; 9.797 ns                  ; 7.373 ns                ;
; 2.424 ns                                ; None                                                ; system_0:u0|VGA_0:the_VGA_0|VGA_NIOS_CTRL:the_VGA_NIOS_CTRL|mCursor_Y[1] ; system_0:u0|VGA_0:the_VGA_0|VGA_NIOS_CTRL:the_VGA_NIOS_CTRL|VGA_Controller:u0|Cur_Color_G[0] ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk2 ; 10.000 ns                   ; 9.797 ns                  ; 7.373 ns                ;
; 2.425 ns                                ; None                                                ; system_0:u0|VGA_0:the_VGA_0|VGA_NIOS_CTRL:the_VGA_NIOS_CTRL|mCursor_Y[1] ; system_0:u0|VGA_0:the_VGA_0|VGA_NIOS_CTRL:the_VGA_NIOS_CTRL|VGA_Controller:u0|Cur_Color_R[5] ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk2 ; 10.000 ns                   ; 9.797 ns                  ; 7.372 ns                ;
; 2.431 ns                                ; None                                                ; system_0:u0|VGA_0:the_VGA_0|VGA_NIOS_CTRL:the_VGA_NIOS_CTRL|mCursor_Y[3] ; system_0:u0|VGA_0:the_VGA_0|VGA_NIOS_CTRL:the_VGA_NIOS_CTRL|VGA_Controller:u0|Cur_Color_B[2] ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk2 ; 10.000 ns                   ; 9.826 ns                  ; 7.395 ns                ;
; 2.431 ns                                ; None                                                ; system_0:u0|VGA_0:the_VGA_0|VGA_NIOS_CTRL:the_VGA_NIOS_CTRL|mCursor_Y[3] ; system_0:u0|VGA_0:the_VGA_0|VGA_NIOS_CTRL:the_VGA_NIOS_CTRL|VGA_Controller:u0|Cur_Color_R[2] ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk2 ; 10.000 ns                   ; 9.826 ns                  ; 7.395 ns                ;
; 2.432 ns                                ; None                                                ; system_0:u0|VGA_0:the_VGA_0|VGA_NIOS_CTRL:the_VGA_NIOS_CTRL|mCursor_Y[3] ; system_0:u0|VGA_0:the_VGA_0|VGA_NIOS_CTRL:the_VGA_NIOS_CTRL|VGA_Controller:u0|Cur_Color_B[6] ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk2 ; 10.000 ns                   ; 9.826 ns                  ; 7.394 ns                ;
; 2.432 ns                                ; None                                                ; system_0:u0|VGA_0:the_VGA_0|VGA_NIOS_CTRL:the_VGA_NIOS_CTRL|mCursor_Y[3] ; system_0:u0|VGA_0:the_VGA_0|VGA_NIOS_CTRL:the_VGA_NIOS_CTRL|VGA_Controller:u0|Cur_Color_B[1] ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk2 ; 10.000 ns                   ; 9.826 ns                  ; 7.394 ns                ;
; 2.433 ns                                ; None                                                ; system_0:u0|VGA_0:the_VGA_0|VGA_NIOS_CTRL:the_VGA_NIOS_CTRL|mCursor_Y[3] ; system_0:u0|VGA_0:the_VGA_0|VGA_NIOS_CTRL:the_VGA_NIOS_CTRL|VGA_Controller:u0|Cur_Color_R[9] ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk2 ; 10.000 ns                   ; 9.826 ns                  ; 7.393 ns                ;
; 2.434 ns                                ; None                                                ; system_0:u0|VGA_0:the_VGA_0|VGA_NIOS_CTRL:the_VGA_NIOS_CTRL|mCursor_Y[3] ; system_0:u0|VGA_0:the_VGA_0|VGA_NIOS_CTRL:the_VGA_NIOS_CTRL|VGA_Controller:u0|Cur_Color_B[3] ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk2 ; 10.000 ns                   ; 9.826 ns                  ; 7.392 ns                ;
; 2.435 ns                                ; None                                                ; system_0:u0|VGA_0:the_VGA_0|VGA_NIOS_CTRL:the_VGA_NIOS_CTRL|mCursor_Y[3] ; system_0:u0|VGA_0:the_VGA_0|VGA_NIOS_CTRL:the_VGA_NIOS_CTRL|VGA_Controller:u0|Cur_Color_B[9] ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk2 ; 10.000 ns                   ; 9.826 ns                  ; 7.391 ns                ;
; 2.439 ns                                ; None                                                ; system_0:u0|VGA_0:the_VGA_0|VGA_NIOS_CTRL:the_VGA_NIOS_CTRL|mCursor_Y[3] ; system_0:u0|VGA_0:the_VGA_0|VGA_NIOS_CTRL:the_VGA_NIOS_CTRL|VGA_Controller:u0|Cur_Color_B[0] ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk2 ; 10.000 ns                   ; 9.826 ns                  ; 7.387 ns                ;
; 2.439 ns                                ; None                                                ; system_0:u0|VGA_0:the_VGA_0|VGA_NIOS_CTRL:the_VGA_NIOS_CTRL|mCursor_Y[3] ; system_0:u0|VGA_0:the_VGA_0|VGA_NIOS_CTRL:the_VGA_NIOS_CTRL|VGA_Controller:u0|Cur_Color_G[9] ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk2 ; 10.000 ns                   ; 9.826 ns                  ; 7.387 ns                ;
; 2.439 ns                                ; None                                                ; system_0:u0|VGA_0:the_VGA_0|VGA_NIOS_CTRL:the_VGA_NIOS_CTRL|mCursor_Y[3] ; system_0:u0|VGA_0:the_VGA_0|VGA_NIOS_CTRL:the_VGA_NIOS_CTRL|VGA_Controller:u0|Cur_Color_R[1] ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk2 ; 10.000 ns                   ; 9.826 ns                  ; 7.387 ns                ;
; 2.441 ns                                ; None                                                ; system_0:u0|VGA_0:the_VGA_0|VGA_NIOS_CTRL:the_VGA_NIOS_CTRL|mCursor_Y[3] ; system_0:u0|VGA_0:the_VGA_0|VGA_NIOS_CTRL:the_VGA_NIOS_CTRL|VGA_Controller:u0|Cur_Color_B[4] ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk2 ; 10.000 ns                   ; 9.826 ns                  ; 7.385 ns                ;
; 2.441 ns                                ; None                                                ; system_0:u0|VGA_0:the_VGA_0|VGA_NIOS_CTRL:the_VGA_NIOS_CTRL|mCursor_Y[3] ; system_0:u0|VGA_0:the_VGA_0|VGA_NIOS_CTRL:the_VGA_NIOS_CTRL|VGA_Controller:u0|Cur_Color_R[4] ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk2 ; 10.000 ns                   ; 9.826 ns                  ; 7.385 ns                ;
; 2.442 ns                                ; None                                                ; system_0:u0|VGA_0:the_VGA_0|VGA_NIOS_CTRL:the_VGA_NIOS_CTRL|mCursor_Y[3] ; system_0:u0|VGA_0:the_VGA_0|VGA_NIOS_CTRL:the_VGA_NIOS_CTRL|VGA_Controller:u0|Cur_Color_R[0] ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk2 ; 10.000 ns                   ; 9.826 ns                  ; 7.384 ns                ;
; 2.485 ns                                ; None                                                ; system_0:u0|VGA_0:the_VGA_0|VGA_NIOS_CTRL:the_VGA_NIOS_CTRL|mCursor_Y[4] ; system_0:u0|VGA_0:the_VGA_0|VGA_NIOS_CTRL:the_VGA_NIOS_CTRL|VGA_Controller:u0|Cur_Color_R[8] ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk2 ; 10.000 ns                   ; 9.826 ns                  ; 7.341 ns                ;
; 2.486 ns                                ; None                                                ; system_0:u0|VGA_0:the_VGA_0|VGA_NIOS_CTRL:the_VGA_NIOS_CTRL|mCursor_Y[4] ; system_0:u0|VGA_0:the_VGA_0|VGA_NIOS_CTRL:the_VGA_NIOS_CTRL|VGA_Controller:u0|Cur_Color_B[8] ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk2 ; 10.000 ns                   ; 9.826 ns                  ; 7.340 ns                ;
; 2.488 ns                                ; None                                                ; system_0:u0|VGA_0:the_VGA_0|VGA_NIOS_CTRL:the_VGA_NIOS_CTRL|mCursor_Y[2] ; system_0:u0|VGA_0:the_VGA_0|VGA_NIOS_CTRL:the_VGA_NIOS_CTRL|VGA_Controller:u0|Cur_Color_G[5] ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk2 ; 10.000 ns                   ; 9.797 ns                  ; 7.309 ns                ;
; 2.489 ns                                ; None                                                ; system_0:u0|VGA_0:the_VGA_0|VGA_NIOS_CTRL:the_VGA_NIOS_CTRL|mCursor_Y[2] ; system_0:u0|VGA_0:the_VGA_0|VGA_NIOS_CTRL:the_VGA_NIOS_CTRL|VGA_Controller:u0|Cur_Color_R[7] ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk2 ; 10.000 ns                   ; 9.797 ns                  ; 7.308 ns                ;
; 2.490 ns                                ; None                                                ; system_0:u0|VGA_0:the_VGA_0|VGA_NIOS_CTRL:the_VGA_NIOS_CTRL|mCursor_Y[4] ; system_0:u0|VGA_0:the_VGA_0|VGA_NIOS_CTRL:the_VGA_NIOS_CTRL|VGA_Controller:u0|Cur_Color_B[5] ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk2 ; 10.000 ns                   ; 9.826 ns                  ; 7.336 ns                ;
; 2.490 ns                                ; None                                                ; system_0:u0|VGA_0:the_VGA_0|VGA_NIOS_CTRL:the_VGA_NIOS_CTRL|mCursor_Y[2] ; system_0:u0|VGA_0:the_VGA_0|VGA_NIOS_CTRL:the_VGA_NIOS_CTRL|VGA_Controller:u0|Cur_Color_G[8] ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk2 ; 10.000 ns                   ; 9.797 ns                  ; 7.307 ns                ;
; 2.492 ns                                ; None                                                ; system_0:u0|VGA_0:the_VGA_0|VGA_NIOS_CTRL:the_VGA_NIOS_CTRL|mCursor_Y[4] ; system_0:u0|VGA_0:the_VGA_0|VGA_NIOS_CTRL:the_VGA_NIOS_CTRL|VGA_Controller:u0|Cur_Color_B[7] ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk2 ; 10.000 ns                   ; 9.826 ns                  ; 7.334 ns                ;
; 2.492 ns                                ; None                                                ; system_0:u0|VGA_0:the_VGA_0|VGA_NIOS_CTRL:the_VGA_NIOS_CTRL|mCursor_Y[2] ; system_0:u0|VGA_0:the_VGA_0|VGA_NIOS_CTRL:the_VGA_NIOS_CTRL|VGA_Controller:u0|Cur_Color_G[6] ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk2 ; 10.000 ns                   ; 9.797 ns                  ; 7.305 ns                ;
; 2.494 ns                                ; None                                                ; system_0:u0|VGA_0:the_VGA_0|VGA_NIOS_CTRL:the_VGA_NIOS_CTRL|mCursor_Y[2] ; system_0:u0|VGA_0:the_VGA_0|VGA_NIOS_CTRL:the_VGA_NIOS_CTRL|VGA_Controller:u0|Cur_Color_G[4] ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk2 ; 10.000 ns                   ; 9.797 ns                  ; 7.303 ns                ;
; 2.494 ns                                ; None                                                ; system_0:u0|VGA_0:the_VGA_0|VGA_NIOS_CTRL:the_VGA_NIOS_CTRL|mCursor_Y[2] ; system_0:u0|VGA_0:the_VGA_0|VGA_NIOS_CTRL:the_VGA_NIOS_CTRL|VGA_Controller:u0|Cur_Color_R[3] ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk2 ; 10.000 ns                   ; 9.797 ns                  ; 7.303 ns                ;
; 2.495 ns                                ; None                                                ; system_0:u0|VGA_0:the_VGA_0|VGA_NIOS_CTRL:the_VGA_NIOS_CTRL|mCursor_Y[2] ; system_0:u0|VGA_0:the_VGA_0|VGA_NIOS_CTRL:the_VGA_NIOS_CTRL|VGA_Controller:u0|Cur_Color_G[2] ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk2 ; 10.000 ns                   ; 9.797 ns                  ; 7.302 ns                ;
; 2.496 ns                                ; None                                                ; system_0:u0|VGA_0:the_VGA_0|VGA_NIOS_CTRL:the_VGA_NIOS_CTRL|mCursor_Y[2] ; system_0:u0|VGA_0:the_VGA_0|VGA_NIOS_CTRL:the_VGA_NIOS_CTRL|VGA_Controller:u0|Cur_Color_G[1] ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk2 ; 10.000 ns                   ; 9.797 ns                  ; 7.301 ns                ;
; 2.497 ns                                ; None                                                ; system_0:u0|VGA_0:the_VGA_0|VGA_NIOS_CTRL:the_VGA_NIOS_CTRL|mCursor_Y[2] ; system_0:u0|VGA_0:the_VGA_0|VGA_NIOS_CTRL:the_VGA_NIOS_CTRL|VGA_Controller:u0|Cur_Color_G[7] ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk2 ; 10.000 ns                   ; 9.797 ns                  ; 7.300 ns                ;
; 2.498 ns                                ; None                                                ; system_0:u0|VGA_0:the_VGA_0|VGA_NIOS_CTRL:the_VGA_NIOS_CTRL|mCursor_Y[2] ; system_0:u0|VGA_0:the_VGA_0|VGA_NIOS_CTRL:the_VGA_NIOS_CTRL|VGA_Controller:u0|Cur_Color_G[3] ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk2 ; 10.000 ns                   ; 9.797 ns                  ; 7.299 ns                ;
; 2.498 ns                                ; None                                                ; system_0:u0|VGA_0:the_VGA_0|VGA_NIOS_CTRL:the_VGA_NIOS_CTRL|mCursor_Y[2] ; system_0:u0|VGA_0:the_VGA_0|VGA_NIOS_CTRL:the_VGA_NIOS_CTRL|VGA_Controller:u0|Cur_Color_G[0] ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk2 ; 10.000 ns                   ; 9.797 ns                  ; 7.299 ns                ;
; 2.499 ns                                ; None                                                ; system_0:u0|VGA_0:the_VGA_0|VGA_NIOS_CTRL:the_VGA_NIOS_CTRL|mCursor_Y[2] ; system_0:u0|VGA_0:the_VGA_0|VGA_NIOS_CTRL:the_VGA_NIOS_CTRL|VGA_Controller:u0|Cur_Color_R[5] ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk2 ; 10.000 ns                   ; 9.797 ns                  ; 7.298 ns                ;
; 2.502 ns                                ; None                                                ; system_0:u0|VGA_0:the_VGA_0|VGA_NIOS_CTRL:the_VGA_NIOS_CTRL|mCursor_Y[4] ; system_0:u0|VGA_0:the_VGA_0|VGA_NIOS_CTRL:the_VGA_NIOS_CTRL|VGA_Controller:u0|Cur_Color_B[2] ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk2 ; 10.000 ns                   ; 9.826 ns                  ; 7.324 ns                ;
; 2.502 ns                                ; None                                                ; system_0:u0|VGA_0:the_VGA_0|VGA_NIOS_CTRL:the_VGA_NIOS_CTRL|mCursor_Y[4] ; system_0:u0|VGA_0:the_VGA_0|VGA_NIOS_CTRL:the_VGA_NIOS_CTRL|VGA_Controller:u0|Cur_Color_R[2] ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk2 ; 10.000 ns                   ; 9.826 ns                  ; 7.324 ns                ;
; 2.503 ns                                ; None                                                ; system_0:u0|VGA_0:the_VGA_0|VGA_NIOS_CTRL:the_VGA_NIOS_CTRL|mCursor_Y[4] ; system_0:u0|VGA_0:the_VGA_0|VGA_NIOS_CTRL:the_VGA_NIOS_CTRL|VGA_Controller:u0|Cur_Color_B[6] ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk2 ; 10.000 ns                   ; 9.826 ns                  ; 7.323 ns                ;
; 2.503 ns                                ; None                                                ; system_0:u0|VGA_0:the_VGA_0|VGA_NIOS_CTRL:the_VGA_NIOS_CTRL|mCursor_Y[4] ; system_0:u0|VGA_0:the_VGA_0|VGA_NIOS_CTRL:the_VGA_NIOS_CTRL|VGA_Controller:u0|Cur_Color_B[1] ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk2 ; 10.000 ns                   ; 9.826 ns                  ; 7.323 ns                ;
; 2.504 ns                                ; None                                                ; system_0:u0|VGA_0:the_VGA_0|VGA_NIOS_CTRL:the_VGA_NIOS_CTRL|mCursor_Y[4] ; system_0:u0|VGA_0:the_VGA_0|VGA_NIOS_CTRL:the_VGA_NIOS_CTRL|VGA_Controller:u0|Cur_Color_R[9] ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk2 ; 10.000 ns                   ; 9.826 ns                  ; 7.322 ns                ;
; 2.504 ns                                ; None                                                ; system_0:u0|VGA_0:the_VGA_0|VGA_NIOS_CTRL:the_VGA_NIOS_CTRL|mCursor_X[2] ; system_0:u0|VGA_0:the_VGA_0|VGA_NIOS_CTRL:the_VGA_NIOS_CTRL|VGA_Controller:u0|Cur_Color_R[8] ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk2 ; 10.000 ns                   ; 9.815 ns                  ; 7.311 ns                ;
; 2.505 ns                                ; None                                                ; system_0:u0|VGA_0:the_VGA_0|VGA_NIOS_CTRL:the_VGA_NIOS_CTRL|mCursor_X[2] ; system_0:u0|VGA_0:the_VGA_0|VGA_NIOS_CTRL:the_VGA_NIOS_CTRL|VGA_Controller:u0|Cur_Color_B[8] ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk2 ; 10.000 ns                   ; 9.815 ns                  ; 7.310 ns                ;
; 2.505 ns                                ; None                                                ; system_0:u0|VGA_0:the_VGA_0|VGA_NIOS_CTRL:the_VGA_NIOS_CTRL|mCursor_Y[4] ; system_0:u0|VGA_0:the_VGA_0|VGA_NIOS_CTRL:the_VGA_NIOS_CTRL|VGA_Controller:u0|Cur_Color_B[3] ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk2 ; 10.000 ns                   ; 9.826 ns                  ; 7.321 ns                ;
; 2.506 ns                                ; None                                                ; system_0:u0|VGA_0:the_VGA_0|VGA_NIOS_CTRL:the_VGA_NIOS_CTRL|mCursor_Y[4] ; system_0:u0|VGA_0:the_VGA_0|VGA_NIOS_CTRL:the_VGA_NIOS_CTRL|VGA_Controller:u0|Cur_Color_B[9] ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk2 ; 10.000 ns                   ; 9.826 ns                  ; 7.320 ns                ;
; 2.509 ns                                ; None                                                ; system_0:u0|VGA_0:the_VGA_0|VGA_NIOS_CTRL:the_VGA_NIOS_CTRL|mCursor_X[2] ; system_0:u0|VGA_0:the_VGA_0|VGA_NIOS_CTRL:the_VGA_NIOS_CTRL|VGA_Controller:u0|Cur_Color_B[5] ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk2 ; 10.000 ns                   ; 9.815 ns                  ; 7.306 ns                ;
; 2.510 ns                                ; None                                                ; system_0:u0|VGA_0:the_VGA_0|VGA_NIOS_CTRL:the_VGA_NIOS_CTRL|mCursor_Y[4] ; system_0:u0|VGA_0:the_VGA_0|VGA_NIOS_CTRL:the_VGA_NIOS_CTRL|VGA_Controller:u0|Cur_Color_B[0] ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk2 ; 10.000 ns                   ; 9.826 ns                  ; 7.316 ns                ;
; 2.510 ns                                ; None                                                ; system_0:u0|VGA_0:the_VGA_0|VGA_NIOS_CTRL:the_VGA_NIOS_CTRL|mCursor_Y[4] ; system_0:u0|VGA_0:the_VGA_0|VGA_NIOS_CTRL:the_VGA_NIOS_CTRL|VGA_Controller:u0|Cur_Color_G[9] ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk2 ; 10.000 ns                   ; 9.826 ns                  ; 7.316 ns                ;
; 2.510 ns                                ; None                                                ; system_0:u0|VGA_0:the_VGA_0|VGA_NIOS_CTRL:the_VGA_NIOS_CTRL|mCursor_Y[4] ; system_0:u0|VGA_0:the_VGA_0|VGA_NIOS_CTRL:the_VGA_NIOS_CTRL|VGA_Controller:u0|Cur_Color_R[1] ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk2 ; 10.000 ns                   ; 9.826 ns                  ; 7.316 ns                ;
; 2.511 ns                                ; None                                                ; system_0:u0|VGA_0:the_VGA_0|VGA_NIOS_CTRL:the_VGA_NIOS_CTRL|mCursor_X[2] ; system_0:u0|VGA_0:the_VGA_0|VGA_NIOS_CTRL:the_VGA_NIOS_CTRL|VGA_Controller:u0|Cur_Color_B[7] ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk2 ; 10.000 ns                   ; 9.815 ns                  ; 7.304 ns                ;
; 2.512 ns                                ; None                                                ; system_0:u0|VGA_0:the_VGA_0|VGA_NIOS_CTRL:the_VGA_NIOS_CTRL|mCursor_Y[4] ; system_0:u0|VGA_0:the_VGA_0|VGA_NIOS_CTRL:the_VGA_NIOS_CTRL|VGA_Controller:u0|Cur_Color_B[4] ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk2 ; 10.000 ns                   ; 9.826 ns                  ; 7.314 ns                ;
; 2.512 ns                                ; None                                                ; system_0:u0|VGA_0:the_VGA_0|VGA_NIOS_CTRL:the_VGA_NIOS_CTRL|mCursor_Y[4] ; system_0:u0|VGA_0:the_VGA_0|VGA_NIOS_CTRL:the_VGA_NIOS_CTRL|VGA_Controller:u0|Cur_Color_R[4] ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk2 ; 10.000 ns                   ; 9.826 ns                  ; 7.314 ns                ;
; 2.513 ns                                ; None                                                ; system_0:u0|VGA_0:the_VGA_0|VGA_NIOS_CTRL:the_VGA_NIOS_CTRL|mCursor_Y[4] ; system_0:u0|VGA_0:the_VGA_0|VGA_NIOS_CTRL:the_VGA_NIOS_CTRL|VGA_Controller:u0|Cur_Color_R[0] ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk2 ; 10.000 ns                   ; 9.826 ns                  ; 7.313 ns                ;
; 2.521 ns                                ; None                                                ; system_0:u0|VGA_0:the_VGA_0|VGA_NIOS_CTRL:the_VGA_NIOS_CTRL|mCursor_X[2] ; system_0:u0|VGA_0:the_VGA_0|VGA_NIOS_CTRL:the_VGA_NIOS_CTRL|VGA_Controller:u0|Cur_Color_B[2] ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk2 ; 10.000 ns                   ; 9.815 ns                  ; 7.294 ns                ;
; 2.521 ns                                ; None                                                ; system_0:u0|VGA_0:the_VGA_0|VGA_NIOS_CTRL:the_VGA_NIOS_CTRL|mCursor_X[2] ; system_0:u0|VGA_0:the_VGA_0|VGA_NIOS_CTRL:the_VGA_NIOS_CTRL|VGA_Controller:u0|Cur_Color_R[2] ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk2 ; 10.000 ns                   ; 9.815 ns                  ; 7.294 ns                ;
; 2.522 ns                                ; None                                                ; system_0:u0|VGA_0:the_VGA_0|VGA_NIOS_CTRL:the_VGA_NIOS_CTRL|mCursor_X[2] ; system_0:u0|VGA_0:the_VGA_0|VGA_NIOS_CTRL:the_VGA_NIOS_CTRL|VGA_Controller:u0|Cur_Color_B[6] ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk2 ; 10.000 ns                   ; 9.815 ns                  ; 7.293 ns                ;
; 2.522 ns                                ; None                                                ; system_0:u0|VGA_0:the_VGA_0|VGA_NIOS_CTRL:the_VGA_NIOS_CTRL|mCursor_X[2] ; system_0:u0|VGA_0:the_VGA_0|VGA_NIOS_CTRL:the_VGA_NIOS_CTRL|VGA_Controller:u0|Cur_Color_B[1] ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk2 ; 10.000 ns                   ; 9.815 ns                  ; 7.293 ns                ;
; 2.523 ns                                ; None                                                ; system_0:u0|VGA_0:the_VGA_0|VGA_NIOS_CTRL:the_VGA_NIOS_CTRL|mCursor_X[2] ; system_0:u0|VGA_0:the_VGA_0|VGA_NIOS_CTRL:the_VGA_NIOS_CTRL|VGA_Controller:u0|Cur_Color_R[9] ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk2 ; 10.000 ns                   ; 9.815 ns                  ; 7.292 ns                ;
; 2.524 ns                                ; None                                                ; system_0:u0|VGA_0:the_VGA_0|VGA_NIOS_CTRL:the_VGA_NIOS_CTRL|mCursor_X[2] ; system_0:u0|VGA_0:the_VGA_0|VGA_NIOS_CTRL:the_VGA_NIOS_CTRL|VGA_Controller:u0|Cur_Color_B[3] ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk2 ; 10.000 ns                   ; 9.815 ns                  ; 7.291 ns                ;
; 2.525 ns                                ; None                                                ; system_0:u0|VGA_0:the_VGA_0|VGA_NIOS_CTRL:the_VGA_NIOS_CTRL|mCursor_X[2] ; system_0:u0|VGA_0:the_VGA_0|VGA_NIOS_CTRL:the_VGA_NIOS_CTRL|VGA_Controller:u0|Cur_Color_B[9] ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk2 ; 10.000 ns                   ; 9.815 ns                  ; 7.290 ns                ;
; 2.527 ns                                ; None                                                ; system_0:u0|VGA_0:the_VGA_0|VGA_NIOS_CTRL:the_VGA_NIOS_CTRL|mCursor_Y[3] ; system_0:u0|VGA_0:the_VGA_0|VGA_NIOS_CTRL:the_VGA_NIOS_CTRL|VGA_Controller:u0|Cur_Color_G[5] ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk2 ; 10.000 ns                   ; 9.797 ns                  ; 7.270 ns                ;
; 2.528 ns                                ; None                                                ; system_0:u0|VGA_0:the_VGA_0|VGA_NIOS_CTRL:the_VGA_NIOS_CTRL|mCursor_Y[3] ; system_0:u0|VGA_0:the_VGA_0|VGA_NIOS_CTRL:the_VGA_NIOS_CTRL|VGA_Controller:u0|Cur_Color_R[7] ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk2 ; 10.000 ns                   ; 9.797 ns                  ; 7.269 ns                ;
; 2.529 ns                                ; None                                                ; system_0:u0|VGA_0:the_VGA_0|VGA_NIOS_CTRL:the_VGA_NIOS_CTRL|mCursor_X[2] ; system_0:u0|VGA_0:the_VGA_0|VGA_NIOS_CTRL:the_VGA_NIOS_CTRL|VGA_Controller:u0|Cur_Color_B[0] ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk2 ; 10.000 ns                   ; 9.815 ns                  ; 7.286 ns                ;
; 2.529 ns                                ; None                                                ; system_0:u0|VGA_0:the_VGA_0|VGA_NIOS_CTRL:the_VGA_NIOS_CTRL|mCursor_X[2] ; system_0:u0|VGA_0:the_VGA_0|VGA_NIOS_CTRL:the_VGA_NIOS_CTRL|VGA_Controller:u0|Cur_Color_G[9] ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk2 ; 10.000 ns                   ; 9.815 ns                  ; 7.286 ns                ;
; 2.529 ns                                ; None                                                ; system_0:u0|VGA_0:the_VGA_0|VGA_NIOS_CTRL:the_VGA_NIOS_CTRL|mCursor_Y[3] ; system_0:u0|VGA_0:the_VGA_0|VGA_NIOS_CTRL:the_VGA_NIOS_CTRL|VGA_Controller:u0|Cur_Color_G[8] ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk2 ; 10.000 ns                   ; 9.797 ns                  ; 7.268 ns                ;
; 2.529 ns                                ; None                                                ; system_0:u0|VGA_0:the_VGA_0|VGA_NIOS_CTRL:the_VGA_NIOS_CTRL|mCursor_X[2] ; system_0:u0|VGA_0:the_VGA_0|VGA_NIOS_CTRL:the_VGA_NIOS_CTRL|VGA_Controller:u0|Cur_Color_R[1] ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk2 ; 10.000 ns                   ; 9.815 ns                  ; 7.286 ns                ;
; 2.531 ns                                ; None                                                ; system_0:u0|VGA_0:the_VGA_0|VGA_NIOS_CTRL:the_VGA_NIOS_CTRL|mCursor_X[2] ; system_0:u0|VGA_0:the_VGA_0|VGA_NIOS_CTRL:the_VGA_NIOS_CTRL|VGA_Controller:u0|Cur_Color_B[4] ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk2 ; 10.000 ns                   ; 9.815 ns                  ; 7.284 ns                ;
; 2.531 ns                                ; None                                                ; system_0:u0|VGA_0:the_VGA_0|VGA_NIOS_CTRL:the_VGA_NIOS_CTRL|mCursor_Y[3] ; system_0:u0|VGA_0:the_VGA_0|VGA_NIOS_CTRL:the_VGA_NIOS_CTRL|VGA_Controller:u0|Cur_Color_G[6] ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk2 ; 10.000 ns                   ; 9.797 ns                  ; 7.266 ns                ;
; 2.531 ns                                ; None                                                ; system_0:u0|VGA_0:the_VGA_0|VGA_NIOS_CTRL:the_VGA_NIOS_CTRL|mCursor_X[3] ; system_0:u0|VGA_0:the_VGA_0|VGA_NIOS_CTRL:the_VGA_NIOS_CTRL|VGA_Controller:u0|Cur_Color_R[8] ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk2 ; 10.000 ns                   ; 9.815 ns                  ; 7.284 ns                ;
; 2.531 ns                                ; None                                                ; system_0:u0|VGA_0:the_VGA_0|VGA_NIOS_CTRL:the_VGA_NIOS_CTRL|mCursor_X[2] ; system_0:u0|VGA_0:the_VGA_0|VGA_NIOS_CTRL:the_VGA_NIOS_CTRL|VGA_Controller:u0|Cur_Color_R[4] ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk2 ; 10.000 ns                   ; 9.815 ns                  ; 7.284 ns                ;
; 2.532 ns                                ; None                                                ; system_0:u0|VGA_0:the_VGA_0|VGA_NIOS_CTRL:the_VGA_NIOS_CTRL|mCursor_X[3] ; system_0:u0|VGA_0:the_VGA_0|VGA_NIOS_CTRL:the_VGA_NIOS_CTRL|VGA_Controller:u0|Cur_Color_B[8] ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk2 ; 10.000 ns                   ; 9.815 ns                  ; 7.283 ns                ;
; 2.532 ns                                ; None                                                ; system_0:u0|VGA_0:the_VGA_0|VGA_NIOS_CTRL:the_VGA_NIOS_CTRL|mCursor_X[2] ; system_0:u0|VGA_0:the_VGA_0|VGA_NIOS_CTRL:the_VGA_NIOS_CTRL|VGA_Controller:u0|Cur_Color_R[0] ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk2 ; 10.000 ns                   ; 9.815 ns                  ; 7.283 ns                ;
; 2.533 ns                                ; None                                                ; system_0:u0|VGA_0:the_VGA_0|VGA_NIOS_CTRL:the_VGA_NIOS_CTRL|mCursor_Y[3] ; system_0:u0|VGA_0:the_VGA_0|VGA_NIOS_CTRL:the_VGA_NIOS_CTRL|VGA_Controller:u0|Cur_Color_G[4] ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk2 ; 10.000 ns                   ; 9.797 ns                  ; 7.264 ns                ;
; 2.533 ns                                ; None                                                ; system_0:u0|VGA_0:the_VGA_0|VGA_NIOS_CTRL:the_VGA_NIOS_CTRL|mCursor_Y[3] ; system_0:u0|VGA_0:the_VGA_0|VGA_NIOS_CTRL:the_VGA_NIOS_CTRL|VGA_Controller:u0|Cur_Color_R[3] ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk2 ; 10.000 ns                   ; 9.797 ns                  ; 7.264 ns                ;
; 2.534 ns                                ; None                                                ; system_0:u0|VGA_0:the_VGA_0|VGA_NIOS_CTRL:the_VGA_NIOS_CTRL|mCursor_Y[3] ; system_0:u0|VGA_0:the_VGA_0|VGA_NIOS_CTRL:the_VGA_NIOS_CTRL|VGA_Controller:u0|Cur_Color_G[2] ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk2 ; 10.000 ns                   ; 9.797 ns                  ; 7.263 ns                ;
; 2.535 ns                                ; None                                                ; system_0:u0|VGA_0:the_VGA_0|VGA_NIOS_CTRL:the_VGA_NIOS_CTRL|mCursor_Y[3] ; system_0:u0|VGA_0:the_VGA_0|VGA_NIOS_CTRL:the_VGA_NIOS_CTRL|VGA_Controller:u0|Cur_Color_G[1] ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk2 ; 10.000 ns                   ; 9.797 ns                  ; 7.262 ns                ;
; 2.536 ns                                ; None                                                ; system_0:u0|VGA_0:the_VGA_0|VGA_NIOS_CTRL:the_VGA_NIOS_CTRL|mCursor_X[3] ; system_0:u0|VGA_0:the_VGA_0|VGA_NIOS_CTRL:the_VGA_NIOS_CTRL|VGA_Controller:u0|Cur_Color_B[5] ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk2 ; 10.000 ns                   ; 9.815 ns                  ; 7.279 ns                ;
; 2.536 ns                                ; None                                                ; system_0:u0|VGA_0:the_VGA_0|VGA_NIOS_CTRL:the_VGA_NIOS_CTRL|mCursor_Y[3] ; system_0:u0|VGA_0:the_VGA_0|VGA_NIOS_CTRL:the_VGA_NIOS_CTRL|VGA_Controller:u0|Cur_Color_G[7] ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk2 ; 10.000 ns                   ; 9.797 ns                  ; 7.261 ns                ;
; 2.537 ns                                ; None                                                ; system_0:u0|VGA_0:the_VGA_0|VGA_NIOS_CTRL:the_VGA_NIOS_CTRL|mCursor_Y[3] ; system_0:u0|VGA_0:the_VGA_0|VGA_NIOS_CTRL:the_VGA_NIOS_CTRL|VGA_Controller:u0|Cur_Color_G[3] ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk2 ; 10.000 ns                   ; 9.797 ns                  ; 7.260 ns                ;
; 2.537 ns                                ; None                                                ; system_0:u0|VGA_0:the_VGA_0|VGA_NIOS_CTRL:the_VGA_NIOS_CTRL|mCursor_Y[3] ; system_0:u0|VGA_0:the_VGA_0|VGA_NIOS_CTRL:the_VGA_NIOS_CTRL|VGA_Controller:u0|Cur_Color_G[0] ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk2 ; 10.000 ns                   ; 9.797 ns                  ; 7.260 ns                ;
; 2.538 ns                                ; None                                                ; system_0:u0|VGA_0:the_VGA_0|VGA_NIOS_CTRL:the_VGA_NIOS_CTRL|mCursor_X[3] ; system_0:u0|VGA_0:the_VGA_0|VGA_NIOS_CTRL:the_VGA_NIOS_CTRL|VGA_Controller:u0|Cur_Color_B[7] ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk2 ; 10.000 ns                   ; 9.815 ns                  ; 7.277 ns                ;
; 2.538 ns                                ; None                                                ; system_0:u0|VGA_0:the_VGA_0|VGA_NIOS_CTRL:the_VGA_NIOS_CTRL|mCursor_Y[3] ; system_0:u0|VGA_0:the_VGA_0|VGA_NIOS_CTRL:the_VGA_NIOS_CTRL|VGA_Controller:u0|Cur_Color_R[5] ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk2 ; 10.000 ns                   ; 9.797 ns                  ; 7.259 ns                ;
; 2.548 ns                                ; None                                                ; system_0:u0|VGA_0:the_VGA_0|VGA_NIOS_CTRL:the_VGA_NIOS_CTRL|mCursor_X[3] ; system_0:u0|VGA_0:the_VGA_0|VGA_NIOS_CTRL:the_VGA_NIOS_CTRL|VGA_Controller:u0|Cur_Color_B[2] ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk2 ; 10.000 ns                   ; 9.815 ns                  ; 7.267 ns                ;
; 2.548 ns                                ; None                                                ; system_0:u0|VGA_0:the_VGA_0|VGA_NIOS_CTRL:the_VGA_NIOS_CTRL|mCursor_X[3] ; system_0:u0|VGA_0:the_VGA_0|VGA_NIOS_CTRL:the_VGA_NIOS_CTRL|VGA_Controller:u0|Cur_Color_R[2] ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk2 ; 10.000 ns                   ; 9.815 ns                  ; 7.267 ns                ;
; 2.549 ns                                ; None                                                ; system_0:u0|VGA_0:the_VGA_0|VGA_NIOS_CTRL:the_VGA_NIOS_CTRL|mCursor_X[3] ; system_0:u0|VGA_0:the_VGA_0|VGA_NIOS_CTRL:the_VGA_NIOS_CTRL|VGA_Controller:u0|Cur_Color_B[6] ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk2 ; 10.000 ns                   ; 9.815 ns                  ; 7.266 ns                ;
; 2.549 ns                                ; None                                                ; system_0:u0|VGA_0:the_VGA_0|VGA_NIOS_CTRL:the_VGA_NIOS_CTRL|mCursor_X[3] ; system_0:u0|VGA_0:the_VGA_0|VGA_NIOS_CTRL:the_VGA_NIOS_CTRL|VGA_Controller:u0|Cur_Color_B[1] ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk2 ; 10.000 ns                   ; 9.815 ns                  ; 7.266 ns                ;
; 2.550 ns                                ; None                                                ; system_0:u0|VGA_0:the_VGA_0|VGA_NIOS_CTRL:the_VGA_NIOS_CTRL|mCursor_X[3] ; system_0:u0|VGA_0:the_VGA_0|VGA_NIOS_CTRL:the_VGA_NIOS_CTRL|VGA_Controller:u0|Cur_Color_R[9] ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk2 ; 10.000 ns                   ; 9.815 ns                  ; 7.265 ns                ;
; 2.551 ns                                ; None                                                ; system_0:u0|VGA_0:the_VGA_0|VGA_NIOS_CTRL:the_VGA_NIOS_CTRL|mCursor_X[3] ; system_0:u0|VGA_0:the_VGA_0|VGA_NIOS_CTRL:the_VGA_NIOS_CTRL|VGA_Controller:u0|Cur_Color_B[3] ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk2 ; 10.000 ns                   ; 9.815 ns                  ; 7.264 ns                ;
; 2.552 ns                                ; None                                                ; system_0:u0|VGA_0:the_VGA_0|VGA_NIOS_CTRL:the_VGA_NIOS_CTRL|mCursor_X[3] ; system_0:u0|VGA_0:the_VGA_0|VGA_NIOS_CTRL:the_VGA_NIOS_CTRL|VGA_Controller:u0|Cur_Color_B[9] ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk2 ; 10.000 ns                   ; 9.815 ns                  ; 7.263 ns                ;
; 2.556 ns                                ; None                                                ; system_0:u0|VGA_0:the_VGA_0|VGA_NIOS_CTRL:the_VGA_NIOS_CTRL|mCursor_X[3] ; system_0:u0|VGA_0:the_VGA_0|VGA_NIOS_CTRL:the_VGA_NIOS_CTRL|VGA_Controller:u0|Cur_Color_B[0] ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk2 ; 10.000 ns                   ; 9.815 ns                  ; 7.259 ns                ;
; 2.556 ns                                ; None                                                ; system_0:u0|VGA_0:the_VGA_0|VGA_NIOS_CTRL:the_VGA_NIOS_CTRL|mCursor_X[3] ; system_0:u0|VGA_0:the_VGA_0|VGA_NIOS_CTRL:the_VGA_NIOS_CTRL|VGA_Controller:u0|Cur_Color_G[9] ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk2 ; 10.000 ns                   ; 9.815 ns                  ; 7.259 ns                ;
; 2.556 ns                                ; None                                                ; system_0:u0|VGA_0:the_VGA_0|VGA_NIOS_CTRL:the_VGA_NIOS_CTRL|mCursor_X[3] ; system_0:u0|VGA_0:the_VGA_0|VGA_NIOS_CTRL:the_VGA_NIOS_CTRL|VGA_Controller:u0|Cur_Color_R[1] ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk2 ; 10.000 ns                   ; 9.815 ns                  ; 7.259 ns                ;
; 2.558 ns                                ; None                                                ; system_0:u0|VGA_0:the_VGA_0|VGA_NIOS_CTRL:the_VGA_NIOS_CTRL|mCursor_X[3] ; system_0:u0|VGA_0:the_VGA_0|VGA_NIOS_CTRL:the_VGA_NIOS_CTRL|VGA_Controller:u0|Cur_Color_B[4] ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk2 ; 10.000 ns                   ; 9.815 ns                  ; 7.257 ns                ;
; 2.558 ns                                ; None                                                ; system_0:u0|VGA_0:the_VGA_0|VGA_NIOS_CTRL:the_VGA_NIOS_CTRL|mCursor_X[3] ; system_0:u0|VGA_0:the_VGA_0|VGA_NIOS_CTRL:the_VGA_NIOS_CTRL|VGA_Controller:u0|Cur_Color_R[4] ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk2 ; 10.000 ns                   ; 9.815 ns                  ; 7.257 ns                ;
; 2.559 ns                                ; None                                                ; system_0:u0|VGA_0:the_VGA_0|VGA_NIOS_CTRL:the_VGA_NIOS_CTRL|mCursor_X[3] ; system_0:u0|VGA_0:the_VGA_0|VGA_NIOS_CTRL:the_VGA_NIOS_CTRL|VGA_Controller:u0|Cur_Color_R[0] ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk2 ; 10.000 ns                   ; 9.815 ns                  ; 7.256 ns                ;
; 2.584 ns                                ; None                                                ; system_0:u0|VGA_0:the_VGA_0|VGA_NIOS_CTRL:the_VGA_NIOS_CTRL|mCursor_Y[5] ; system_0:u0|VGA_0:the_VGA_0|VGA_NIOS_CTRL:the_VGA_NIOS_CTRL|VGA_Controller:u0|Cur_Color_R[8] ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk2 ; 10.000 ns                   ; 9.826 ns                  ; 7.242 ns                ;
; 2.585 ns                                ; None                                                ; system_0:u0|VGA_0:the_VGA_0|VGA_NIOS_CTRL:the_VGA_NIOS_CTRL|mCursor_Y[5] ; system_0:u0|VGA_0:the_VGA_0|VGA_NIOS_CTRL:the_VGA_NIOS_CTRL|VGA_Controller:u0|Cur_Color_B[8] ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk2 ; 10.000 ns                   ; 9.826 ns                  ; 7.241 ns                ;
; 2.589 ns                                ; None                                                ; system_0:u0|VGA_0:the_VGA_0|VGA_NIOS_CTRL:the_VGA_NIOS_CTRL|mCursor_Y[5] ; system_0:u0|VGA_0:the_VGA_0|VGA_NIOS_CTRL:the_VGA_NIOS_CTRL|VGA_Controller:u0|Cur_Color_B[5] ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk2 ; 10.000 ns                   ; 9.826 ns                  ; 7.237 ns                ;
; 2.591 ns                                ; None                                                ; system_0:u0|VGA_0:the_VGA_0|VGA_NIOS_CTRL:the_VGA_NIOS_CTRL|mCursor_Y[5] ; system_0:u0|VGA_0:the_VGA_0|VGA_NIOS_CTRL:the_VGA_NIOS_CTRL|VGA_Controller:u0|Cur_Color_B[7] ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk2 ; 10.000 ns                   ; 9.826 ns                  ; 7.235 ns                ;
; 2.598 ns                                ; None                                                ; system_0:u0|VGA_0:the_VGA_0|VGA_NIOS_CTRL:the_VGA_NIOS_CTRL|mCursor_Y[4] ; system_0:u0|VGA_0:the_VGA_0|VGA_NIOS_CTRL:the_VGA_NIOS_CTRL|VGA_Controller:u0|Cur_Color_G[5] ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk2 ; 10.000 ns                   ; 9.797 ns                  ; 7.199 ns                ;
; 2.599 ns                                ; None                                                ; system_0:u0|VGA_0:the_VGA_0|VGA_NIOS_CTRL:the_VGA_NIOS_CTRL|mCursor_Y[4] ; system_0:u0|VGA_0:the_VGA_0|VGA_NIOS_CTRL:the_VGA_NIOS_CTRL|VGA_Controller:u0|Cur_Color_R[7] ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk2 ; 10.000 ns                   ; 9.797 ns                  ; 7.198 ns                ;
; 2.600 ns                                ; None                                                ; system_0:u0|VGA_0:the_VGA_0|VGA_NIOS_CTRL:the_VGA_NIOS_CTRL|mCursor_Y[4] ; system_0:u0|VGA_0:the_VGA_0|VGA_NIOS_CTRL:the_VGA_NIOS_CTRL|VGA_Controller:u0|Cur_Color_G[8] ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk2 ; 10.000 ns                   ; 9.797 ns                  ; 7.197 ns                ;
; 2.601 ns                                ; None                                                ; system_0:u0|VGA_0:the_VGA_0|VGA_NIOS_CTRL:the_VGA_NIOS_CTRL|mCursor_Y[5] ; system_0:u0|VGA_0:the_VGA_0|VGA_NIOS_CTRL:the_VGA_NIOS_CTRL|VGA_Controller:u0|Cur_Color_B[2] ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk2 ; 10.000 ns                   ; 9.826 ns                  ; 7.225 ns                ;
; 2.601 ns                                ; None                                                ; system_0:u0|VGA_0:the_VGA_0|VGA_NIOS_CTRL:the_VGA_NIOS_CTRL|mCursor_Y[5] ; system_0:u0|VGA_0:the_VGA_0|VGA_NIOS_CTRL:the_VGA_NIOS_CTRL|VGA_Controller:u0|Cur_Color_R[2] ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk2 ; 10.000 ns                   ; 9.826 ns                  ; 7.225 ns                ;
; 2.602 ns                                ; None                                                ; system_0:u0|VGA_0:the_VGA_0|VGA_NIOS_CTRL:the_VGA_NIOS_CTRL|mCursor_Y[5] ; system_0:u0|VGA_0:the_VGA_0|VGA_NIOS_CTRL:the_VGA_NIOS_CTRL|VGA_Controller:u0|Cur_Color_B[6] ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk2 ; 10.000 ns                   ; 9.826 ns                  ; 7.224 ns                ;
; 2.602 ns                                ; None                                                ; system_0:u0|VGA_0:the_VGA_0|VGA_NIOS_CTRL:the_VGA_NIOS_CTRL|mCursor_Y[5] ; system_0:u0|VGA_0:the_VGA_0|VGA_NIOS_CTRL:the_VGA_NIOS_CTRL|VGA_Controller:u0|Cur_Color_B[1] ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk2 ; 10.000 ns                   ; 9.826 ns                  ; 7.224 ns                ;
; 2.602 ns                                ; None                                                ; system_0:u0|VGA_0:the_VGA_0|VGA_NIOS_CTRL:the_VGA_NIOS_CTRL|mCursor_Y[4] ; system_0:u0|VGA_0:the_VGA_0|VGA_NIOS_CTRL:the_VGA_NIOS_CTRL|VGA_Controller:u0|Cur_Color_G[6] ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk2 ; 10.000 ns                   ; 9.797 ns                  ; 7.195 ns                ;
; 2.603 ns                                ; None                                                ; system_0:u0|VGA_0:the_VGA_0|VGA_NIOS_CTRL:the_VGA_NIOS_CTRL|mCursor_Y[5] ; system_0:u0|VGA_0:the_VGA_0|VGA_NIOS_CTRL:the_VGA_NIOS_CTRL|VGA_Controller:u0|Cur_Color_R[9] ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk2 ; 10.000 ns                   ; 9.826 ns                  ; 7.223 ns                ;
; 2.604 ns                                ; None                                                ; system_0:u0|VGA_0:the_VGA_0|VGA_NIOS_CTRL:the_VGA_NIOS_CTRL|mCursor_Y[5] ; system_0:u0|VGA_0:the_VGA_0|VGA_NIOS_CTRL:the_VGA_NIOS_CTRL|VGA_Controller:u0|Cur_Color_B[3] ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk2 ; 10.000 ns                   ; 9.826 ns                  ; 7.222 ns                ;
; 2.604 ns                                ; None                                                ; system_0:u0|VGA_0:the_VGA_0|VGA_NIOS_CTRL:the_VGA_NIOS_CTRL|mCursor_Y[4] ; system_0:u0|VGA_0:the_VGA_0|VGA_NIOS_CTRL:the_VGA_NIOS_CTRL|VGA_Controller:u0|Cur_Color_G[4] ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk2 ; 10.000 ns                   ; 9.797 ns                  ; 7.193 ns                ;
; 2.604 ns                                ; None                                                ; system_0:u0|VGA_0:the_VGA_0|VGA_NIOS_CTRL:the_VGA_NIOS_CTRL|mCursor_Y[4] ; system_0:u0|VGA_0:the_VGA_0|VGA_NIOS_CTRL:the_VGA_NIOS_CTRL|VGA_Controller:u0|Cur_Color_R[3] ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk2 ; 10.000 ns                   ; 9.797 ns                  ; 7.193 ns                ;
; 2.605 ns                                ; None                                                ; system_0:u0|VGA_0:the_VGA_0|VGA_NIOS_CTRL:the_VGA_NIOS_CTRL|mCursor_Y[5] ; system_0:u0|VGA_0:the_VGA_0|VGA_NIOS_CTRL:the_VGA_NIOS_CTRL|VGA_Controller:u0|Cur_Color_B[9] ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk2 ; 10.000 ns                   ; 9.826 ns                  ; 7.221 ns                ;
; 2.605 ns                                ; None                                                ; system_0:u0|VGA_0:the_VGA_0|VGA_NIOS_CTRL:the_VGA_NIOS_CTRL|mCursor_Y[4] ; system_0:u0|VGA_0:the_VGA_0|VGA_NIOS_CTRL:the_VGA_NIOS_CTRL|VGA_Controller:u0|Cur_Color_G[2] ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk2 ; 10.000 ns                   ; 9.797 ns                  ; 7.192 ns                ;
; 2.606 ns                                ; None                                                ; system_0:u0|VGA_0:the_VGA_0|VGA_NIOS_CTRL:the_VGA_NIOS_CTRL|mCursor_Y[4] ; system_0:u0|VGA_0:the_VGA_0|VGA_NIOS_CTRL:the_VGA_NIOS_CTRL|VGA_Controller:u0|Cur_Color_G[1] ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk2 ; 10.000 ns                   ; 9.797 ns                  ; 7.191 ns                ;
; 2.607 ns                                ; None                                                ; system_0:u0|VGA_0:the_VGA_0|VGA_NIOS_CTRL:the_VGA_NIOS_CTRL|mCursor_Y[4] ; system_0:u0|VGA_0:the_VGA_0|VGA_NIOS_CTRL:the_VGA_NIOS_CTRL|VGA_Controller:u0|Cur_Color_G[7] ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk2 ; 10.000 ns                   ; 9.797 ns                  ; 7.190 ns                ;
; 2.608 ns                                ; None                                                ; system_0:u0|VGA_0:the_VGA_0|VGA_NIOS_CTRL:the_VGA_NIOS_CTRL|mCursor_Y[4] ; system_0:u0|VGA_0:the_VGA_0|VGA_NIOS_CTRL:the_VGA_NIOS_CTRL|VGA_Controller:u0|Cur_Color_G[3] ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk2 ; 10.000 ns                   ; 9.797 ns                  ; 7.189 ns                ;
; 2.608 ns                                ; None                                                ; system_0:u0|VGA_0:the_VGA_0|VGA_NIOS_CTRL:the_VGA_NIOS_CTRL|mCursor_Y[4] ; system_0:u0|VGA_0:the_VGA_0|VGA_NIOS_CTRL:the_VGA_NIOS_CTRL|VGA_Controller:u0|Cur_Color_G[0] ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk2 ; 10.000 ns                   ; 9.797 ns                  ; 7.189 ns                ;
; 2.609 ns                                ; None                                                ; system_0:u0|VGA_0:the_VGA_0|VGA_NIOS_CTRL:the_VGA_NIOS_CTRL|mCursor_Y[5] ; system_0:u0|VGA_0:the_VGA_0|VGA_NIOS_CTRL:the_VGA_NIOS_CTRL|VGA_Controller:u0|Cur_Color_B[0] ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk2 ; 10.000 ns                   ; 9.826 ns                  ; 7.217 ns                ;
; 2.609 ns                                ; None                                                ; system_0:u0|VGA_0:the_VGA_0|VGA_NIOS_CTRL:the_VGA_NIOS_CTRL|mCursor_Y[5] ; system_0:u0|VGA_0:the_VGA_0|VGA_NIOS_CTRL:the_VGA_NIOS_CTRL|VGA_Controller:u0|Cur_Color_G[9] ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk2 ; 10.000 ns                   ; 9.826 ns                  ; 7.217 ns                ;
; 2.609 ns                                ; None                                                ; system_0:u0|VGA_0:the_VGA_0|VGA_NIOS_CTRL:the_VGA_NIOS_CTRL|mCursor_Y[4] ; system_0:u0|VGA_0:the_VGA_0|VGA_NIOS_CTRL:the_VGA_NIOS_CTRL|VGA_Controller:u0|Cur_Color_R[5] ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk2 ; 10.000 ns                   ; 9.797 ns                  ; 7.188 ns                ;
; 2.609 ns                                ; None                                                ; system_0:u0|VGA_0:the_VGA_0|VGA_NIOS_CTRL:the_VGA_NIOS_CTRL|mCursor_Y[5] ; system_0:u0|VGA_0:the_VGA_0|VGA_NIOS_CTRL:the_VGA_NIOS_CTRL|VGA_Controller:u0|Cur_Color_R[1] ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk2 ; 10.000 ns                   ; 9.826 ns                  ; 7.217 ns                ;
; 2.611 ns                                ; None                                                ; system_0:u0|VGA_0:the_VGA_0|VGA_NIOS_CTRL:the_VGA_NIOS_CTRL|mCursor_Y[5] ; system_0:u0|VGA_0:the_VGA_0|VGA_NIOS_CTRL:the_VGA_NIOS_CTRL|VGA_Controller:u0|Cur_Color_B[4] ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk2 ; 10.000 ns                   ; 9.826 ns                  ; 7.215 ns                ;
; 2.611 ns                                ; None                                                ; system_0:u0|VGA_0:the_VGA_0|VGA_NIOS_CTRL:the_VGA_NIOS_CTRL|mCursor_Y[5] ; system_0:u0|VGA_0:the_VGA_0|VGA_NIOS_CTRL:the_VGA_NIOS_CTRL|VGA_Controller:u0|Cur_Color_R[4] ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk2 ; 10.000 ns                   ; 9.826 ns                  ; 7.215 ns                ;
; 2.612 ns                                ; None                                                ; system_0:u0|VGA_0:the_VGA_0|VGA_NIOS_CTRL:the_VGA_NIOS_CTRL|mCursor_Y[5] ; system_0:u0|VGA_0:the_VGA_0|VGA_NIOS_CTRL:the_VGA_NIOS_CTRL|VGA_Controller:u0|Cur_Color_R[0] ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk2 ; 10.000 ns                   ; 9.826 ns                  ; 7.214 ns                ;
; 2.617 ns                                ; None                                                ; system_0:u0|VGA_0:the_VGA_0|VGA_NIOS_CTRL:the_VGA_NIOS_CTRL|mCursor_X[2] ; system_0:u0|VGA_0:the_VGA_0|VGA_NIOS_CTRL:the_VGA_NIOS_CTRL|VGA_Controller:u0|Cur_Color_G[5] ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk2 ; 10.000 ns                   ; 9.786 ns                  ; 7.169 ns                ;
; 2.618 ns                                ; None                                                ; system_0:u0|VGA_0:the_VGA_0|VGA_NIOS_CTRL:the_VGA_NIOS_CTRL|mCursor_X[2] ; system_0:u0|VGA_0:the_VGA_0|VGA_NIOS_CTRL:the_VGA_NIOS_CTRL|VGA_Controller:u0|Cur_Color_R[7] ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk2 ; 10.000 ns                   ; 9.786 ns                  ; 7.168 ns                ;
; 2.619 ns                                ; None                                                ; system_0:u0|VGA_0:the_VGA_0|VGA_NIOS_CTRL:the_VGA_NIOS_CTRL|mCursor_X[2] ; system_0:u0|VGA_0:the_VGA_0|VGA_NIOS_CTRL:the_VGA_NIOS_CTRL|VGA_Controller:u0|Cur_Color_G[8] ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk2 ; 10.000 ns                   ; 9.786 ns                  ; 7.167 ns                ;
; 2.621 ns                                ; None                                                ; system_0:u0|VGA_0:the_VGA_0|VGA_NIOS_CTRL:the_VGA_NIOS_CTRL|mCursor_X[2] ; system_0:u0|VGA_0:the_VGA_0|VGA_NIOS_CTRL:the_VGA_NIOS_CTRL|VGA_Controller:u0|Cur_Color_G[6] ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk2 ; 10.000 ns                   ; 9.786 ns                  ; 7.165 ns                ;
; 2.623 ns                                ; None                                                ; system_0:u0|VGA_0:the_VGA_0|VGA_NIOS_CTRL:the_VGA_NIOS_CTRL|mCursor_X[2] ; system_0:u0|VGA_0:the_VGA_0|VGA_NIOS_CTRL:the_VGA_NIOS_CTRL|VGA_Controller:u0|Cur_Color_G[4] ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk2 ; 10.000 ns                   ; 9.786 ns                  ; 7.163 ns                ;
; 2.623 ns                                ; None                                                ; system_0:u0|VGA_0:the_VGA_0|VGA_NIOS_CTRL:the_VGA_NIOS_CTRL|mCursor_X[2] ; system_0:u0|VGA_0:the_VGA_0|VGA_NIOS_CTRL:the_VGA_NIOS_CTRL|VGA_Controller:u0|Cur_Color_R[3] ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk2 ; 10.000 ns                   ; 9.786 ns                  ; 7.163 ns                ;
; 2.624 ns                                ; None                                                ; system_0:u0|VGA_0:the_VGA_0|VGA_NIOS_CTRL:the_VGA_NIOS_CTRL|mCursor_X[2] ; system_0:u0|VGA_0:the_VGA_0|VGA_NIOS_CTRL:the_VGA_NIOS_CTRL|VGA_Controller:u0|Cur_Color_G[2] ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk2 ; 10.000 ns                   ; 9.786 ns                  ; 7.162 ns                ;
; 2.625 ns                                ; None                                                ; system_0:u0|VGA_0:the_VGA_0|VGA_NIOS_CTRL:the_VGA_NIOS_CTRL|mCursor_X[2] ; system_0:u0|VGA_0:the_VGA_0|VGA_NIOS_CTRL:the_VGA_NIOS_CTRL|VGA_Controller:u0|Cur_Color_G[1] ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk2 ; 10.000 ns                   ; 9.786 ns                  ; 7.161 ns                ;
; 2.626 ns                                ; None                                                ; system_0:u0|VGA_0:the_VGA_0|VGA_NIOS_CTRL:the_VGA_NIOS_CTRL|mCursor_X[2] ; system_0:u0|VGA_0:the_VGA_0|VGA_NIOS_CTRL:the_VGA_NIOS_CTRL|VGA_Controller:u0|Cur_Color_G[7] ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk2 ; 10.000 ns                   ; 9.786 ns                  ; 7.160 ns                ;
; 2.627 ns                                ; None                                                ; system_0:u0|VGA_0:the_VGA_0|VGA_NIOS_CTRL:the_VGA_NIOS_CTRL|mCursor_X[2] ; system_0:u0|VGA_0:the_VGA_0|VGA_NIOS_CTRL:the_VGA_NIOS_CTRL|VGA_Controller:u0|Cur_Color_G[3] ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk2 ; 10.000 ns                   ; 9.786 ns                  ; 7.159 ns                ;
; 2.627 ns                                ; None                                                ; system_0:u0|VGA_0:the_VGA_0|VGA_NIOS_CTRL:the_VGA_NIOS_CTRL|mCursor_X[2] ; system_0:u0|VGA_0:the_VGA_0|VGA_NIOS_CTRL:the_VGA_NIOS_CTRL|VGA_Controller:u0|Cur_Color_G[0] ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk2 ; 10.000 ns                   ; 9.786 ns                  ; 7.159 ns                ;
; 2.628 ns                                ; None                                                ; system_0:u0|VGA_0:the_VGA_0|VGA_NIOS_CTRL:the_VGA_NIOS_CTRL|mCursor_X[2] ; system_0:u0|VGA_0:the_VGA_0|VGA_NIOS_CTRL:the_VGA_NIOS_CTRL|VGA_Controller:u0|Cur_Color_R[5] ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk2 ; 10.000 ns                   ; 9.786 ns                  ; 7.158 ns                ;
; 2.641 ns                                ; None                                                ; system_0:u0|VGA_0:the_VGA_0|VGA_NIOS_CTRL:the_VGA_NIOS_CTRL|mCursor_X[4] ; system_0:u0|VGA_0:the_VGA_0|VGA_NIOS_CTRL:the_VGA_NIOS_CTRL|VGA_Controller:u0|Cur_Color_R[8] ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk2 ; 10.000 ns                   ; 9.815 ns                  ; 7.174 ns                ;
; 2.642 ns                                ; None                                                ; system_0:u0|VGA_0:the_VGA_0|VGA_NIOS_CTRL:the_VGA_NIOS_CTRL|mCursor_X[4] ; system_0:u0|VGA_0:the_VGA_0|VGA_NIOS_CTRL:the_VGA_NIOS_CTRL|VGA_Controller:u0|Cur_Color_B[8] ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk2 ; 10.000 ns                   ; 9.815 ns                  ; 7.173 ns                ;
; 2.644 ns                                ; None                                                ; system_0:u0|VGA_0:the_VGA_0|VGA_NIOS_CTRL:the_VGA_NIOS_CTRL|mCursor_X[3] ; system_0:u0|VGA_0:the_VGA_0|VGA_NIOS_CTRL:the_VGA_NIOS_CTRL|VGA_Controller:u0|Cur_Color_G[5] ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk2 ; 10.000 ns                   ; 9.786 ns                  ; 7.142 ns                ;
; 2.645 ns                                ; None                                                ; system_0:u0|VGA_0:the_VGA_0|VGA_NIOS_CTRL:the_VGA_NIOS_CTRL|mCursor_X[3] ; system_0:u0|VGA_0:the_VGA_0|VGA_NIOS_CTRL:the_VGA_NIOS_CTRL|VGA_Controller:u0|Cur_Color_R[7] ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk2 ; 10.000 ns                   ; 9.786 ns                  ; 7.141 ns                ;
; 2.646 ns                                ; None                                                ; system_0:u0|VGA_0:the_VGA_0|VGA_NIOS_CTRL:the_VGA_NIOS_CTRL|mCursor_X[4] ; system_0:u0|VGA_0:the_VGA_0|VGA_NIOS_CTRL:the_VGA_NIOS_CTRL|VGA_Controller:u0|Cur_Color_B[5] ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk2 ; 10.000 ns                   ; 9.815 ns                  ; 7.169 ns                ;
; 2.646 ns                                ; None                                                ; system_0:u0|VGA_0:the_VGA_0|VGA_NIOS_CTRL:the_VGA_NIOS_CTRL|mCursor_X[3] ; system_0:u0|VGA_0:the_VGA_0|VGA_NIOS_CTRL:the_VGA_NIOS_CTRL|VGA_Controller:u0|Cur_Color_G[8] ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk2 ; 10.000 ns                   ; 9.786 ns                  ; 7.140 ns                ;
; 2.648 ns                                ; None                                                ; system_0:u0|VGA_0:the_VGA_0|VGA_NIOS_CTRL:the_VGA_NIOS_CTRL|mCursor_X[4] ; system_0:u0|VGA_0:the_VGA_0|VGA_NIOS_CTRL:the_VGA_NIOS_CTRL|VGA_Controller:u0|Cur_Color_B[7] ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk2 ; 10.000 ns                   ; 9.815 ns                  ; 7.167 ns                ;
; 2.648 ns                                ; None                                                ; system_0:u0|VGA_0:the_VGA_0|VGA_NIOS_CTRL:the_VGA_NIOS_CTRL|mCursor_X[3] ; system_0:u0|VGA_0:the_VGA_0|VGA_NIOS_CTRL:the_VGA_NIOS_CTRL|VGA_Controller:u0|Cur_Color_G[6] ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk2 ; 10.000 ns                   ; 9.786 ns                  ; 7.138 ns                ;
; 2.650 ns                                ; None                                                ; system_0:u0|VGA_0:the_VGA_0|VGA_NIOS_CTRL:the_VGA_NIOS_CTRL|mCursor_X[3] ; system_0:u0|VGA_0:the_VGA_0|VGA_NIOS_CTRL:the_VGA_NIOS_CTRL|VGA_Controller:u0|Cur_Color_G[4] ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk2 ; 10.000 ns                   ; 9.786 ns                  ; 7.136 ns                ;
; 2.650 ns                                ; None                                                ; system_0:u0|VGA_0:the_VGA_0|VGA_NIOS_CTRL:the_VGA_NIOS_CTRL|mCursor_X[3] ; system_0:u0|VGA_0:the_VGA_0|VGA_NIOS_CTRL:the_VGA_NIOS_CTRL|VGA_Controller:u0|Cur_Color_R[3] ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk2 ; 10.000 ns                   ; 9.786 ns                  ; 7.136 ns                ;
; 2.651 ns                                ; None                                                ; system_0:u0|VGA_0:the_VGA_0|VGA_NIOS_CTRL:the_VGA_NIOS_CTRL|mCursor_X[3] ; system_0:u0|VGA_0:the_VGA_0|VGA_NIOS_CTRL:the_VGA_NIOS_CTRL|VGA_Controller:u0|Cur_Color_G[2] ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk2 ; 10.000 ns                   ; 9.786 ns                  ; 7.135 ns                ;
; 2.652 ns                                ; None                                                ; system_0:u0|VGA_0:the_VGA_0|VGA_NIOS_CTRL:the_VGA_NIOS_CTRL|mCursor_X[3] ; system_0:u0|VGA_0:the_VGA_0|VGA_NIOS_CTRL:the_VGA_NIOS_CTRL|VGA_Controller:u0|Cur_Color_G[1] ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk2 ; 10.000 ns                   ; 9.786 ns                  ; 7.134 ns                ;
; 2.653 ns                                ; None                                                ; system_0:u0|VGA_0:the_VGA_0|VGA_NIOS_CTRL:the_VGA_NIOS_CTRL|mCursor_X[3] ; system_0:u0|VGA_0:the_VGA_0|VGA_NIOS_CTRL:the_VGA_NIOS_CTRL|VGA_Controller:u0|Cur_Color_G[7] ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk2 ; 10.000 ns                   ; 9.786 ns                  ; 7.133 ns                ;
; 2.654 ns                                ; None                                                ; system_0:u0|VGA_0:the_VGA_0|VGA_NIOS_CTRL:the_VGA_NIOS_CTRL|mCursor_X[3] ; system_0:u0|VGA_0:the_VGA_0|VGA_NIOS_CTRL:the_VGA_NIOS_CTRL|VGA_Controller:u0|Cur_Color_G[3] ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk2 ; 10.000 ns                   ; 9.786 ns                  ; 7.132 ns                ;
; 2.654 ns                                ; None                                                ; system_0:u0|VGA_0:the_VGA_0|VGA_NIOS_CTRL:the_VGA_NIOS_CTRL|mCursor_X[3] ; system_0:u0|VGA_0:the_VGA_0|VGA_NIOS_CTRL:the_VGA_NIOS_CTRL|VGA_Controller:u0|Cur_Color_G[0] ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk2 ; 10.000 ns                   ; 9.786 ns                  ; 7.132 ns                ;
; 2.655 ns                                ; None                                                ; system_0:u0|VGA_0:the_VGA_0|VGA_NIOS_CTRL:the_VGA_NIOS_CTRL|mCursor_X[3] ; system_0:u0|VGA_0:the_VGA_0|VGA_NIOS_CTRL:the_VGA_NIOS_CTRL|VGA_Controller:u0|Cur_Color_R[5] ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk2 ; 10.000 ns                   ; 9.786 ns                  ; 7.131 ns                ;
; 2.658 ns                                ; None                                                ; system_0:u0|VGA_0:the_VGA_0|VGA_NIOS_CTRL:the_VGA_NIOS_CTRL|mCursor_X[4] ; system_0:u0|VGA_0:the_VGA_0|VGA_NIOS_CTRL:the_VGA_NIOS_CTRL|VGA_Controller:u0|Cur_Color_B[2] ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk2 ; 10.000 ns                   ; 9.815 ns                  ; 7.157 ns                ;
; 2.658 ns                                ; None                                                ; system_0:u0|VGA_0:the_VGA_0|VGA_NIOS_CTRL:the_VGA_NIOS_CTRL|mCursor_X[4] ; system_0:u0|VGA_0:the_VGA_0|VGA_NIOS_CTRL:the_VGA_NIOS_CTRL|VGA_Controller:u0|Cur_Color_R[2] ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk2 ; 10.000 ns                   ; 9.815 ns                  ; 7.157 ns                ;
; 2.659 ns                                ; None                                                ; system_0:u0|VGA_0:the_VGA_0|VGA_NIOS_CTRL:the_VGA_NIOS_CTRL|mCursor_X[4] ; system_0:u0|VGA_0:the_VGA_0|VGA_NIOS_CTRL:the_VGA_NIOS_CTRL|VGA_Controller:u0|Cur_Color_B[6] ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk2 ; 10.000 ns                   ; 9.815 ns                  ; 7.156 ns                ;
; 2.659 ns                                ; None                                                ; system_0:u0|VGA_0:the_VGA_0|VGA_NIOS_CTRL:the_VGA_NIOS_CTRL|mCursor_X[4] ; system_0:u0|VGA_0:the_VGA_0|VGA_NIOS_CTRL:the_VGA_NIOS_CTRL|VGA_Controller:u0|Cur_Color_B[1] ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk2 ; 10.000 ns                   ; 9.815 ns                  ; 7.156 ns                ;
; 2.660 ns                                ; None                                                ; system_0:u0|VGA_0:the_VGA_0|VGA_NIOS_CTRL:the_VGA_NIOS_CTRL|mCursor_X[4] ; system_0:u0|VGA_0:the_VGA_0|VGA_NIOS_CTRL:the_VGA_NIOS_CTRL|VGA_Controller:u0|Cur_Color_R[9] ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk2 ; 10.000 ns                   ; 9.815 ns                  ; 7.155 ns                ;
; Timing analysis restricted to 200 rows. ; To change the limit use Settings (Assignments menu) ;                                                                          ;                                                                                              ;                                              ;                                              ;                             ;                           ;                         ;
+-----------------------------------------+-----------------------------------------------------+--------------------------------------------------------------------------+----------------------------------------------------------------------------------------------+----------------------------------------------+----------------------------------------------+-----------------------------+---------------------------+-------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Setup: 'Audio_PLL:PLL2|altpll:altpll_component|_clk0'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                 ;
+-----------------------------------------+-----------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------+----------------------------------------------+-----------------------------+---------------------------+-------------------------+
; Slack                                   ; Actual fmax (period)                                ; From                                                                                                                                                                                           ; To                                                                                                                                                                                                                       ; From Clock                                   ; To Clock                                     ; Required Setup Relationship ; Required Longest P2P Time ; Actual Longest P2P Time ;
+-----------------------------------------+-----------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------+----------------------------------------------+-----------------------------+---------------------------+-------------------------+
; 49.302 ns                               ; 199.28 MHz ( period = 5.018 ns )                    ; system_0:u0|Audio_0:the_Audio_0|AUDIO_DAC_FIFO:the_AUDIO_DAC_FIFO|FIFO_16_256:u0|dcfifo:dcfifo_component|dcfifo_hlj1:auto_generated|rdptr_g[2]                                                 ; system_0:u0|Audio_0:the_Audio_0|AUDIO_DAC_FIFO:the_AUDIO_DAC_FIFO|FIFO_16_256:u0|dcfifo:dcfifo_component|dcfifo_hlj1:auto_generated|a_graycounter_g86:rdptr_g1p|counter_ffa[8]                                           ; Audio_PLL:PLL2|altpll:altpll_component|_clk0 ; Audio_PLL:PLL2|altpll:altpll_component|_clk0 ; 54.320 ns                   ; 54.108 ns                 ; 4.806 ns                ;
; 49.373 ns                               ; 202.14 MHz ( period = 4.947 ns )                    ; system_0:u0|Audio_0:the_Audio_0|AUDIO_DAC_FIFO:the_AUDIO_DAC_FIFO|FIFO_16_256:u0|dcfifo:dcfifo_component|dcfifo_hlj1:auto_generated|rdptr_g[2]                                                 ; system_0:u0|Audio_0:the_Audio_0|AUDIO_DAC_FIFO:the_AUDIO_DAC_FIFO|FIFO_16_256:u0|dcfifo:dcfifo_component|dcfifo_hlj1:auto_generated|a_graycounter_g86:rdptr_g1p|counter_ffa[7]                                           ; Audio_PLL:PLL2|altpll:altpll_component|_clk0 ; Audio_PLL:PLL2|altpll:altpll_component|_clk0 ; 54.320 ns                   ; 54.108 ns                 ; 4.735 ns                ;
; 49.384 ns                               ; 202.59 MHz ( period = 4.936 ns )                    ; system_0:u0|Audio_0:the_Audio_0|AUDIO_DAC_FIFO:the_AUDIO_DAC_FIFO|FIFO_16_256:u0|dcfifo:dcfifo_component|dcfifo_hlj1:auto_generated|rdptr_g[0]                                                 ; system_0:u0|Audio_0:the_Audio_0|AUDIO_DAC_FIFO:the_AUDIO_DAC_FIFO|FIFO_16_256:u0|dcfifo:dcfifo_component|dcfifo_hlj1:auto_generated|a_graycounter_g86:rdptr_g1p|counter_ffa[8]                                           ; Audio_PLL:PLL2|altpll:altpll_component|_clk0 ; Audio_PLL:PLL2|altpll:altpll_component|_clk0 ; 54.320 ns                   ; 54.108 ns                 ; 4.724 ns                ;
; 49.444 ns                               ; 205.09 MHz ( period = 4.876 ns )                    ; system_0:u0|Audio_0:the_Audio_0|AUDIO_DAC_FIFO:the_AUDIO_DAC_FIFO|FIFO_16_256:u0|dcfifo:dcfifo_component|dcfifo_hlj1:auto_generated|rdptr_g[2]                                                 ; system_0:u0|Audio_0:the_Audio_0|AUDIO_DAC_FIFO:the_AUDIO_DAC_FIFO|FIFO_16_256:u0|dcfifo:dcfifo_component|dcfifo_hlj1:auto_generated|a_graycounter_g86:rdptr_g1p|counter_ffa[6]                                           ; Audio_PLL:PLL2|altpll:altpll_component|_clk0 ; Audio_PLL:PLL2|altpll:altpll_component|_clk0 ; 54.320 ns                   ; 54.108 ns                 ; 4.664 ns                ;
; 49.455 ns                               ; 205.55 MHz ( period = 4.865 ns )                    ; system_0:u0|Audio_0:the_Audio_0|AUDIO_DAC_FIFO:the_AUDIO_DAC_FIFO|FIFO_16_256:u0|dcfifo:dcfifo_component|dcfifo_hlj1:auto_generated|rdptr_g[0]                                                 ; system_0:u0|Audio_0:the_Audio_0|AUDIO_DAC_FIFO:the_AUDIO_DAC_FIFO|FIFO_16_256:u0|dcfifo:dcfifo_component|dcfifo_hlj1:auto_generated|a_graycounter_g86:rdptr_g1p|counter_ffa[7]                                           ; Audio_PLL:PLL2|altpll:altpll_component|_clk0 ; Audio_PLL:PLL2|altpll:altpll_component|_clk0 ; 54.320 ns                   ; 54.108 ns                 ; 4.653 ns                ;
; 49.515 ns                               ; 208.12 MHz ( period = 4.805 ns )                    ; system_0:u0|Audio_0:the_Audio_0|AUDIO_DAC_FIFO:the_AUDIO_DAC_FIFO|FIFO_16_256:u0|dcfifo:dcfifo_component|dcfifo_hlj1:auto_generated|rdptr_g[2]                                                 ; system_0:u0|Audio_0:the_Audio_0|AUDIO_DAC_FIFO:the_AUDIO_DAC_FIFO|FIFO_16_256:u0|dcfifo:dcfifo_component|dcfifo_hlj1:auto_generated|a_graycounter_g86:rdptr_g1p|counter_ffa[5]                                           ; Audio_PLL:PLL2|altpll:altpll_component|_clk0 ; Audio_PLL:PLL2|altpll:altpll_component|_clk0 ; 54.320 ns                   ; 54.108 ns                 ; 4.593 ns                ;
; 49.526 ns                               ; 208.59 MHz ( period = 4.794 ns )                    ; system_0:u0|Audio_0:the_Audio_0|AUDIO_DAC_FIFO:the_AUDIO_DAC_FIFO|FIFO_16_256:u0|dcfifo:dcfifo_component|dcfifo_hlj1:auto_generated|rdptr_g[0]                                                 ; system_0:u0|Audio_0:the_Audio_0|AUDIO_DAC_FIFO:the_AUDIO_DAC_FIFO|FIFO_16_256:u0|dcfifo:dcfifo_component|dcfifo_hlj1:auto_generated|a_graycounter_g86:rdptr_g1p|counter_ffa[6]                                           ; Audio_PLL:PLL2|altpll:altpll_component|_clk0 ; Audio_PLL:PLL2|altpll:altpll_component|_clk0 ; 54.320 ns                   ; 54.108 ns                 ; 4.582 ns                ;
; 49.535 ns                               ; 208.99 MHz ( period = 4.785 ns )                    ; system_0:u0|Audio_0:the_Audio_0|AUDIO_DAC_FIFO:the_AUDIO_DAC_FIFO|FIFO_16_256:u0|dcfifo:dcfifo_component|dcfifo_hlj1:auto_generated|alt_synch_pipe_jcb:rs_dgwp|dffpipe_hd9:dffpipe8|dffe10a[2] ; system_0:u0|Audio_0:the_Audio_0|AUDIO_DAC_FIFO:the_AUDIO_DAC_FIFO|FIFO_16_256:u0|dcfifo:dcfifo_component|dcfifo_hlj1:auto_generated|a_graycounter_g86:rdptr_g1p|counter_ffa[8]                                           ; Audio_PLL:PLL2|altpll:altpll_component|_clk0 ; Audio_PLL:PLL2|altpll:altpll_component|_clk0 ; 54.320 ns                   ; 54.107 ns                 ; 4.572 ns                ;
; 49.561 ns                               ; 210.13 MHz ( period = 4.759 ns )                    ; system_0:u0|Audio_0:the_Audio_0|AUDIO_DAC_FIFO:the_AUDIO_DAC_FIFO|FIFO_16_256:u0|dcfifo:dcfifo_component|dcfifo_hlj1:auto_generated|alt_synch_pipe_jcb:rs_dgwp|dffpipe_hd9:dffpipe8|dffe10a[7] ; system_0:u0|Audio_0:the_Audio_0|AUDIO_DAC_FIFO:the_AUDIO_DAC_FIFO|FIFO_16_256:u0|dcfifo:dcfifo_component|dcfifo_hlj1:auto_generated|a_graycounter_g86:rdptr_g1p|counter_ffa[8]                                           ; Audio_PLL:PLL2|altpll:altpll_component|_clk0 ; Audio_PLL:PLL2|altpll:altpll_component|_clk0 ; 54.320 ns                   ; 54.107 ns                 ; 4.546 ns                ;
; 49.586 ns                               ; 211.24 MHz ( period = 4.734 ns )                    ; system_0:u0|Audio_0:the_Audio_0|AUDIO_DAC_FIFO:the_AUDIO_DAC_FIFO|FIFO_16_256:u0|dcfifo:dcfifo_component|dcfifo_hlj1:auto_generated|rdptr_g[2]                                                 ; system_0:u0|Audio_0:the_Audio_0|AUDIO_DAC_FIFO:the_AUDIO_DAC_FIFO|FIFO_16_256:u0|dcfifo:dcfifo_component|dcfifo_hlj1:auto_generated|a_graycounter_g86:rdptr_g1p|counter_ffa[4]                                           ; Audio_PLL:PLL2|altpll:altpll_component|_clk0 ; Audio_PLL:PLL2|altpll:altpll_component|_clk0 ; 54.320 ns                   ; 54.108 ns                 ; 4.522 ns                ;
; 49.597 ns                               ; 211.73 MHz ( period = 4.723 ns )                    ; system_0:u0|Audio_0:the_Audio_0|AUDIO_DAC_FIFO:the_AUDIO_DAC_FIFO|FIFO_16_256:u0|dcfifo:dcfifo_component|dcfifo_hlj1:auto_generated|rdptr_g[0]                                                 ; system_0:u0|Audio_0:the_Audio_0|AUDIO_DAC_FIFO:the_AUDIO_DAC_FIFO|FIFO_16_256:u0|dcfifo:dcfifo_component|dcfifo_hlj1:auto_generated|a_graycounter_g86:rdptr_g1p|counter_ffa[5]                                           ; Audio_PLL:PLL2|altpll:altpll_component|_clk0 ; Audio_PLL:PLL2|altpll:altpll_component|_clk0 ; 54.320 ns                   ; 54.108 ns                 ; 4.511 ns                ;
; 49.606 ns                               ; 212.13 MHz ( period = 4.714 ns )                    ; system_0:u0|Audio_0:the_Audio_0|AUDIO_DAC_FIFO:the_AUDIO_DAC_FIFO|FIFO_16_256:u0|dcfifo:dcfifo_component|dcfifo_hlj1:auto_generated|alt_synch_pipe_jcb:rs_dgwp|dffpipe_hd9:dffpipe8|dffe10a[2] ; system_0:u0|Audio_0:the_Audio_0|AUDIO_DAC_FIFO:the_AUDIO_DAC_FIFO|FIFO_16_256:u0|dcfifo:dcfifo_component|dcfifo_hlj1:auto_generated|a_graycounter_g86:rdptr_g1p|counter_ffa[7]                                           ; Audio_PLL:PLL2|altpll:altpll_component|_clk0 ; Audio_PLL:PLL2|altpll:altpll_component|_clk0 ; 54.320 ns                   ; 54.107 ns                 ; 4.501 ns                ;
; 49.632 ns                               ; 213.31 MHz ( period = 4.688 ns )                    ; system_0:u0|Audio_0:the_Audio_0|AUDIO_DAC_FIFO:the_AUDIO_DAC_FIFO|FIFO_16_256:u0|dcfifo:dcfifo_component|dcfifo_hlj1:auto_generated|alt_synch_pipe_jcb:rs_dgwp|dffpipe_hd9:dffpipe8|dffe10a[7] ; system_0:u0|Audio_0:the_Audio_0|AUDIO_DAC_FIFO:the_AUDIO_DAC_FIFO|FIFO_16_256:u0|dcfifo:dcfifo_component|dcfifo_hlj1:auto_generated|a_graycounter_g86:rdptr_g1p|counter_ffa[7]                                           ; Audio_PLL:PLL2|altpll:altpll_component|_clk0 ; Audio_PLL:PLL2|altpll:altpll_component|_clk0 ; 54.320 ns                   ; 54.107 ns                 ; 4.475 ns                ;
; 49.657 ns                               ; 214.45 MHz ( period = 4.663 ns )                    ; system_0:u0|Audio_0:the_Audio_0|AUDIO_DAC_FIFO:the_AUDIO_DAC_FIFO|FIFO_16_256:u0|dcfifo:dcfifo_component|dcfifo_hlj1:auto_generated|rdptr_g[2]                                                 ; system_0:u0|Audio_0:the_Audio_0|AUDIO_DAC_FIFO:the_AUDIO_DAC_FIFO|FIFO_16_256:u0|dcfifo:dcfifo_component|dcfifo_hlj1:auto_generated|a_graycounter_g86:rdptr_g1p|counter_ffa[3]                                           ; Audio_PLL:PLL2|altpll:altpll_component|_clk0 ; Audio_PLL:PLL2|altpll:altpll_component|_clk0 ; 54.320 ns                   ; 54.108 ns                 ; 4.451 ns                ;
; 49.668 ns                               ; 214.96 MHz ( period = 4.652 ns )                    ; system_0:u0|Audio_0:the_Audio_0|AUDIO_DAC_FIFO:the_AUDIO_DAC_FIFO|FIFO_16_256:u0|dcfifo:dcfifo_component|dcfifo_hlj1:auto_generated|rdptr_g[0]                                                 ; system_0:u0|Audio_0:the_Audio_0|AUDIO_DAC_FIFO:the_AUDIO_DAC_FIFO|FIFO_16_256:u0|dcfifo:dcfifo_component|dcfifo_hlj1:auto_generated|a_graycounter_g86:rdptr_g1p|counter_ffa[4]                                           ; Audio_PLL:PLL2|altpll:altpll_component|_clk0 ; Audio_PLL:PLL2|altpll:altpll_component|_clk0 ; 54.320 ns                   ; 54.108 ns                 ; 4.440 ns                ;
; 49.677 ns                               ; 215.38 MHz ( period = 4.643 ns )                    ; system_0:u0|Audio_0:the_Audio_0|AUDIO_DAC_FIFO:the_AUDIO_DAC_FIFO|FIFO_16_256:u0|dcfifo:dcfifo_component|dcfifo_hlj1:auto_generated|alt_synch_pipe_jcb:rs_dgwp|dffpipe_hd9:dffpipe8|dffe10a[2] ; system_0:u0|Audio_0:the_Audio_0|AUDIO_DAC_FIFO:the_AUDIO_DAC_FIFO|FIFO_16_256:u0|dcfifo:dcfifo_component|dcfifo_hlj1:auto_generated|a_graycounter_g86:rdptr_g1p|counter_ffa[6]                                           ; Audio_PLL:PLL2|altpll:altpll_component|_clk0 ; Audio_PLL:PLL2|altpll:altpll_component|_clk0 ; 54.320 ns                   ; 54.107 ns                 ; 4.430 ns                ;
; 49.694 ns                               ; 216.17 MHz ( period = 4.626 ns )                    ; system_0:u0|Audio_0:the_Audio_0|AUDIO_DAC_FIFO:the_AUDIO_DAC_FIFO|FIFO_16_256:u0|dcfifo:dcfifo_component|dcfifo_hlj1:auto_generated|rdptr_g[5]                                                 ; system_0:u0|Audio_0:the_Audio_0|AUDIO_DAC_FIFO:the_AUDIO_DAC_FIFO|FIFO_16_256:u0|dcfifo:dcfifo_component|dcfifo_hlj1:auto_generated|a_graycounter_g86:rdptr_g1p|counter_ffa[8]                                           ; Audio_PLL:PLL2|altpll:altpll_component|_clk0 ; Audio_PLL:PLL2|altpll:altpll_component|_clk0 ; 54.320 ns                   ; 54.107 ns                 ; 4.413 ns                ;
; 49.703 ns                               ; 216.59 MHz ( period = 4.617 ns )                    ; system_0:u0|Audio_0:the_Audio_0|AUDIO_DAC_FIFO:the_AUDIO_DAC_FIFO|FIFO_16_256:u0|dcfifo:dcfifo_component|dcfifo_hlj1:auto_generated|alt_synch_pipe_jcb:rs_dgwp|dffpipe_hd9:dffpipe8|dffe10a[7] ; system_0:u0|Audio_0:the_Audio_0|AUDIO_DAC_FIFO:the_AUDIO_DAC_FIFO|FIFO_16_256:u0|dcfifo:dcfifo_component|dcfifo_hlj1:auto_generated|a_graycounter_g86:rdptr_g1p|counter_ffa[6]                                           ; Audio_PLL:PLL2|altpll:altpll_component|_clk0 ; Audio_PLL:PLL2|altpll:altpll_component|_clk0 ; 54.320 ns                   ; 54.107 ns                 ; 4.404 ns                ;
; 49.728 ns                               ; 217.77 MHz ( period = 4.592 ns )                    ; system_0:u0|Audio_0:the_Audio_0|AUDIO_DAC_FIFO:the_AUDIO_DAC_FIFO|FIFO_16_256:u0|dcfifo:dcfifo_component|dcfifo_hlj1:auto_generated|rdptr_g[2]                                                 ; system_0:u0|Audio_0:the_Audio_0|AUDIO_DAC_FIFO:the_AUDIO_DAC_FIFO|FIFO_16_256:u0|dcfifo:dcfifo_component|dcfifo_hlj1:auto_generated|a_graycounter_g86:rdptr_g1p|counter_ffa[2]                                           ; Audio_PLL:PLL2|altpll:altpll_component|_clk0 ; Audio_PLL:PLL2|altpll:altpll_component|_clk0 ; 54.320 ns                   ; 54.108 ns                 ; 4.380 ns                ;
; 49.733 ns                               ; 218.01 MHz ( period = 4.587 ns )                    ; system_0:u0|Audio_0:the_Audio_0|AUDIO_DAC_FIFO:the_AUDIO_DAC_FIFO|FIFO_16_256:u0|dcfifo:dcfifo_component|dcfifo_hlj1:auto_generated|alt_synch_pipe_jcb:rs_dgwp|dffpipe_hd9:dffpipe8|dffe10a[4] ; system_0:u0|Audio_0:the_Audio_0|AUDIO_DAC_FIFO:the_AUDIO_DAC_FIFO|FIFO_16_256:u0|dcfifo:dcfifo_component|dcfifo_hlj1:auto_generated|a_graycounter_g86:rdptr_g1p|counter_ffa[8]                                           ; Audio_PLL:PLL2|altpll:altpll_component|_clk0 ; Audio_PLL:PLL2|altpll:altpll_component|_clk0 ; 54.320 ns                   ; 54.107 ns                 ; 4.374 ns                ;
; 49.739 ns                               ; 218.29 MHz ( period = 4.581 ns )                    ; system_0:u0|Audio_0:the_Audio_0|AUDIO_DAC_FIFO:the_AUDIO_DAC_FIFO|FIFO_16_256:u0|dcfifo:dcfifo_component|dcfifo_hlj1:auto_generated|rdptr_g[0]                                                 ; system_0:u0|Audio_0:the_Audio_0|AUDIO_DAC_FIFO:the_AUDIO_DAC_FIFO|FIFO_16_256:u0|dcfifo:dcfifo_component|dcfifo_hlj1:auto_generated|a_graycounter_g86:rdptr_g1p|counter_ffa[3]                                           ; Audio_PLL:PLL2|altpll:altpll_component|_clk0 ; Audio_PLL:PLL2|altpll:altpll_component|_clk0 ; 54.320 ns                   ; 54.108 ns                 ; 4.369 ns                ;
; 49.748 ns                               ; 218.72 MHz ( period = 4.572 ns )                    ; system_0:u0|Audio_0:the_Audio_0|AUDIO_DAC_FIFO:the_AUDIO_DAC_FIFO|FIFO_16_256:u0|dcfifo:dcfifo_component|dcfifo_hlj1:auto_generated|alt_synch_pipe_jcb:rs_dgwp|dffpipe_hd9:dffpipe8|dffe10a[2] ; system_0:u0|Audio_0:the_Audio_0|AUDIO_DAC_FIFO:the_AUDIO_DAC_FIFO|FIFO_16_256:u0|dcfifo:dcfifo_component|dcfifo_hlj1:auto_generated|a_graycounter_g86:rdptr_g1p|counter_ffa[5]                                           ; Audio_PLL:PLL2|altpll:altpll_component|_clk0 ; Audio_PLL:PLL2|altpll:altpll_component|_clk0 ; 54.320 ns                   ; 54.107 ns                 ; 4.359 ns                ;
; 49.765 ns                               ; 219.54 MHz ( period = 4.555 ns )                    ; system_0:u0|Audio_0:the_Audio_0|AUDIO_DAC_FIFO:the_AUDIO_DAC_FIFO|FIFO_16_256:u0|dcfifo:dcfifo_component|dcfifo_hlj1:auto_generated|rdptr_g[5]                                                 ; system_0:u0|Audio_0:the_Audio_0|AUDIO_DAC_FIFO:the_AUDIO_DAC_FIFO|FIFO_16_256:u0|dcfifo:dcfifo_component|dcfifo_hlj1:auto_generated|a_graycounter_g86:rdptr_g1p|counter_ffa[7]                                           ; Audio_PLL:PLL2|altpll:altpll_component|_clk0 ; Audio_PLL:PLL2|altpll:altpll_component|_clk0 ; 54.320 ns                   ; 54.107 ns                 ; 4.342 ns                ;
; 49.774 ns                               ; 219.97 MHz ( period = 4.546 ns )                    ; system_0:u0|Audio_0:the_Audio_0|AUDIO_DAC_FIFO:the_AUDIO_DAC_FIFO|FIFO_16_256:u0|dcfifo:dcfifo_component|dcfifo_hlj1:auto_generated|alt_synch_pipe_jcb:rs_dgwp|dffpipe_hd9:dffpipe8|dffe10a[7] ; system_0:u0|Audio_0:the_Audio_0|AUDIO_DAC_FIFO:the_AUDIO_DAC_FIFO|FIFO_16_256:u0|dcfifo:dcfifo_component|dcfifo_hlj1:auto_generated|a_graycounter_g86:rdptr_g1p|counter_ffa[5]                                           ; Audio_PLL:PLL2|altpll:altpll_component|_clk0 ; Audio_PLL:PLL2|altpll:altpll_component|_clk0 ; 54.320 ns                   ; 54.107 ns                 ; 4.333 ns                ;
; 49.797 ns                               ; 221.09 MHz ( period = 4.523 ns )                    ; system_0:u0|Audio_0:the_Audio_0|AUDIO_DAC_FIFO:the_AUDIO_DAC_FIFO|FIFO_16_256:u0|dcfifo:dcfifo_component|dcfifo_hlj1:auto_generated|rdptr_g[1]                                                 ; system_0:u0|Audio_0:the_Audio_0|AUDIO_DAC_FIFO:the_AUDIO_DAC_FIFO|FIFO_16_256:u0|dcfifo:dcfifo_component|dcfifo_hlj1:auto_generated|a_graycounter_g86:rdptr_g1p|counter_ffa[8]                                           ; Audio_PLL:PLL2|altpll:altpll_component|_clk0 ; Audio_PLL:PLL2|altpll:altpll_component|_clk0 ; 54.320 ns                   ; 54.107 ns                 ; 4.310 ns                ;
; 49.798 ns                               ; 221.14 MHz ( period = 4.522 ns )                    ; system_0:u0|Audio_0:the_Audio_0|AUDIO_DAC_FIFO:the_AUDIO_DAC_FIFO|FIFO_16_256:u0|dcfifo:dcfifo_component|dcfifo_hlj1:auto_generated|rdptr_g[8]                                                 ; system_0:u0|Audio_0:the_Audio_0|AUDIO_DAC_FIFO:the_AUDIO_DAC_FIFO|FIFO_16_256:u0|dcfifo:dcfifo_component|dcfifo_hlj1:auto_generated|a_graycounter_g86:rdptr_g1p|counter_ffa[8]                                           ; Audio_PLL:PLL2|altpll:altpll_component|_clk0 ; Audio_PLL:PLL2|altpll:altpll_component|_clk0 ; 54.320 ns                   ; 54.107 ns                 ; 4.309 ns                ;
; 49.799 ns                               ; 221.19 MHz ( period = 4.521 ns )                    ; system_0:u0|Audio_0:the_Audio_0|AUDIO_DAC_FIFO:the_AUDIO_DAC_FIFO|FIFO_16_256:u0|dcfifo:dcfifo_component|dcfifo_hlj1:auto_generated|rdptr_g[2]                                                 ; system_0:u0|Audio_0:the_Audio_0|AUDIO_DAC_FIFO:the_AUDIO_DAC_FIFO|FIFO_16_256:u0|dcfifo:dcfifo_component|dcfifo_hlj1:auto_generated|a_graycounter_g86:rdptr_g1p|counter_ffa[1]                                           ; Audio_PLL:PLL2|altpll:altpll_component|_clk0 ; Audio_PLL:PLL2|altpll:altpll_component|_clk0 ; 54.320 ns                   ; 54.108 ns                 ; 4.309 ns                ;
; 49.804 ns                               ; 221.43 MHz ( period = 4.516 ns )                    ; system_0:u0|Audio_0:the_Audio_0|AUDIO_DAC_FIFO:the_AUDIO_DAC_FIFO|FIFO_16_256:u0|dcfifo:dcfifo_component|dcfifo_hlj1:auto_generated|alt_synch_pipe_jcb:rs_dgwp|dffpipe_hd9:dffpipe8|dffe10a[4] ; system_0:u0|Audio_0:the_Audio_0|AUDIO_DAC_FIFO:the_AUDIO_DAC_FIFO|FIFO_16_256:u0|dcfifo:dcfifo_component|dcfifo_hlj1:auto_generated|a_graycounter_g86:rdptr_g1p|counter_ffa[7]                                           ; Audio_PLL:PLL2|altpll:altpll_component|_clk0 ; Audio_PLL:PLL2|altpll:altpll_component|_clk0 ; 54.320 ns                   ; 54.107 ns                 ; 4.303 ns                ;
; 49.810 ns                               ; 221.73 MHz ( period = 4.510 ns )                    ; system_0:u0|Audio_0:the_Audio_0|AUDIO_DAC_FIFO:the_AUDIO_DAC_FIFO|FIFO_16_256:u0|dcfifo:dcfifo_component|dcfifo_hlj1:auto_generated|rdptr_g[0]                                                 ; system_0:u0|Audio_0:the_Audio_0|AUDIO_DAC_FIFO:the_AUDIO_DAC_FIFO|FIFO_16_256:u0|dcfifo:dcfifo_component|dcfifo_hlj1:auto_generated|a_graycounter_g86:rdptr_g1p|counter_ffa[2]                                           ; Audio_PLL:PLL2|altpll:altpll_component|_clk0 ; Audio_PLL:PLL2|altpll:altpll_component|_clk0 ; 54.320 ns                   ; 54.108 ns                 ; 4.298 ns                ;
; 49.819 ns                               ; 222.17 MHz ( period = 4.501 ns )                    ; system_0:u0|Audio_0:the_Audio_0|AUDIO_DAC_FIFO:the_AUDIO_DAC_FIFO|FIFO_16_256:u0|dcfifo:dcfifo_component|dcfifo_hlj1:auto_generated|alt_synch_pipe_jcb:rs_dgwp|dffpipe_hd9:dffpipe8|dffe10a[2] ; system_0:u0|Audio_0:the_Audio_0|AUDIO_DAC_FIFO:the_AUDIO_DAC_FIFO|FIFO_16_256:u0|dcfifo:dcfifo_component|dcfifo_hlj1:auto_generated|a_graycounter_g86:rdptr_g1p|counter_ffa[4]                                           ; Audio_PLL:PLL2|altpll:altpll_component|_clk0 ; Audio_PLL:PLL2|altpll:altpll_component|_clk0 ; 54.320 ns                   ; 54.107 ns                 ; 4.288 ns                ;
; 49.830 ns                               ; 222.72 MHz ( period = 4.490 ns )                    ; system_0:u0|Audio_0:the_Audio_0|AUDIO_DAC_FIFO:the_AUDIO_DAC_FIFO|FIFO_16_256:u0|dcfifo:dcfifo_component|dcfifo_hlj1:auto_generated|rdptr_g[7]                                                 ; system_0:u0|Audio_0:the_Audio_0|AUDIO_DAC_FIFO:the_AUDIO_DAC_FIFO|FIFO_16_256:u0|dcfifo:dcfifo_component|dcfifo_hlj1:auto_generated|a_graycounter_g86:rdptr_g1p|counter_ffa[8]                                           ; Audio_PLL:PLL2|altpll:altpll_component|_clk0 ; Audio_PLL:PLL2|altpll:altpll_component|_clk0 ; 54.320 ns                   ; 54.107 ns                 ; 4.277 ns                ;
; 49.836 ns                               ; 223.02 MHz ( period = 4.484 ns )                    ; system_0:u0|Audio_0:the_Audio_0|AUDIO_DAC_FIFO:the_AUDIO_DAC_FIFO|FIFO_16_256:u0|dcfifo:dcfifo_component|dcfifo_hlj1:auto_generated|rdptr_g[5]                                                 ; system_0:u0|Audio_0:the_Audio_0|AUDIO_DAC_FIFO:the_AUDIO_DAC_FIFO|FIFO_16_256:u0|dcfifo:dcfifo_component|dcfifo_hlj1:auto_generated|a_graycounter_g86:rdptr_g1p|counter_ffa[6]                                           ; Audio_PLL:PLL2|altpll:altpll_component|_clk0 ; Audio_PLL:PLL2|altpll:altpll_component|_clk0 ; 54.320 ns                   ; 54.107 ns                 ; 4.271 ns                ;
; 49.839 ns                               ; 223.16 MHz ( period = 4.481 ns )                    ; system_0:u0|Audio_0:the_Audio_0|AUDIO_DAC_FIFO:the_AUDIO_DAC_FIFO|FIFO_16_256:u0|dcfifo:dcfifo_component|dcfifo_hlj1:auto_generated|alt_synch_pipe_jcb:rs_dgwp|dffpipe_hd9:dffpipe8|dffe10a[1] ; system_0:u0|Audio_0:the_Audio_0|AUDIO_DAC_FIFO:the_AUDIO_DAC_FIFO|FIFO_16_256:u0|dcfifo:dcfifo_component|dcfifo_hlj1:auto_generated|a_graycounter_g86:rdptr_g1p|counter_ffa[8]                                           ; Audio_PLL:PLL2|altpll:altpll_component|_clk0 ; Audio_PLL:PLL2|altpll:altpll_component|_clk0 ; 54.320 ns                   ; 54.107 ns                 ; 4.268 ns                ;
; 49.845 ns                               ; 223.46 MHz ( period = 4.475 ns )                    ; system_0:u0|Audio_0:the_Audio_0|AUDIO_DAC_FIFO:the_AUDIO_DAC_FIFO|FIFO_16_256:u0|dcfifo:dcfifo_component|dcfifo_hlj1:auto_generated|alt_synch_pipe_jcb:rs_dgwp|dffpipe_hd9:dffpipe8|dffe10a[7] ; system_0:u0|Audio_0:the_Audio_0|AUDIO_DAC_FIFO:the_AUDIO_DAC_FIFO|FIFO_16_256:u0|dcfifo:dcfifo_component|dcfifo_hlj1:auto_generated|a_graycounter_g86:rdptr_g1p|counter_ffa[4]                                           ; Audio_PLL:PLL2|altpll:altpll_component|_clk0 ; Audio_PLL:PLL2|altpll:altpll_component|_clk0 ; 54.320 ns                   ; 54.107 ns                 ; 4.262 ns                ;
; 49.868 ns                               ; 224.62 MHz ( period = 4.452 ns )                    ; system_0:u0|Audio_0:the_Audio_0|AUDIO_DAC_FIFO:the_AUDIO_DAC_FIFO|FIFO_16_256:u0|dcfifo:dcfifo_component|dcfifo_hlj1:auto_generated|rdptr_g[1]                                                 ; system_0:u0|Audio_0:the_Audio_0|AUDIO_DAC_FIFO:the_AUDIO_DAC_FIFO|FIFO_16_256:u0|dcfifo:dcfifo_component|dcfifo_hlj1:auto_generated|a_graycounter_g86:rdptr_g1p|counter_ffa[7]                                           ; Audio_PLL:PLL2|altpll:altpll_component|_clk0 ; Audio_PLL:PLL2|altpll:altpll_component|_clk0 ; 54.320 ns                   ; 54.107 ns                 ; 4.239 ns                ;
; 49.869 ns                               ; 224.67 MHz ( period = 4.451 ns )                    ; system_0:u0|Audio_0:the_Audio_0|AUDIO_DAC_FIFO:the_AUDIO_DAC_FIFO|FIFO_16_256:u0|dcfifo:dcfifo_component|dcfifo_hlj1:auto_generated|rdptr_g[8]                                                 ; system_0:u0|Audio_0:the_Audio_0|AUDIO_DAC_FIFO:the_AUDIO_DAC_FIFO|FIFO_16_256:u0|dcfifo:dcfifo_component|dcfifo_hlj1:auto_generated|a_graycounter_g86:rdptr_g1p|counter_ffa[7]                                           ; Audio_PLL:PLL2|altpll:altpll_component|_clk0 ; Audio_PLL:PLL2|altpll:altpll_component|_clk0 ; 54.320 ns                   ; 54.107 ns                 ; 4.238 ns                ;
; 49.875 ns                               ; 224.97 MHz ( period = 4.445 ns )                    ; system_0:u0|Audio_0:the_Audio_0|AUDIO_DAC_FIFO:the_AUDIO_DAC_FIFO|FIFO_16_256:u0|dcfifo:dcfifo_component|dcfifo_hlj1:auto_generated|alt_synch_pipe_jcb:rs_dgwp|dffpipe_hd9:dffpipe8|dffe10a[4] ; system_0:u0|Audio_0:the_Audio_0|AUDIO_DAC_FIFO:the_AUDIO_DAC_FIFO|FIFO_16_256:u0|dcfifo:dcfifo_component|dcfifo_hlj1:auto_generated|a_graycounter_g86:rdptr_g1p|counter_ffa[6]                                           ; Audio_PLL:PLL2|altpll:altpll_component|_clk0 ; Audio_PLL:PLL2|altpll:altpll_component|_clk0 ; 54.320 ns                   ; 54.107 ns                 ; 4.232 ns                ;
; 49.881 ns                               ; 225.28 MHz ( period = 4.439 ns )                    ; system_0:u0|Audio_0:the_Audio_0|AUDIO_DAC_FIFO:the_AUDIO_DAC_FIFO|FIFO_16_256:u0|dcfifo:dcfifo_component|dcfifo_hlj1:auto_generated|rdptr_g[0]                                                 ; system_0:u0|Audio_0:the_Audio_0|AUDIO_DAC_FIFO:the_AUDIO_DAC_FIFO|FIFO_16_256:u0|dcfifo:dcfifo_component|dcfifo_hlj1:auto_generated|a_graycounter_g86:rdptr_g1p|counter_ffa[1]                                           ; Audio_PLL:PLL2|altpll:altpll_component|_clk0 ; Audio_PLL:PLL2|altpll:altpll_component|_clk0 ; 54.320 ns                   ; 54.108 ns                 ; 4.227 ns                ;
; 49.890 ns                               ; 225.73 MHz ( period = 4.430 ns )                    ; system_0:u0|Audio_0:the_Audio_0|AUDIO_DAC_FIFO:the_AUDIO_DAC_FIFO|FIFO_16_256:u0|dcfifo:dcfifo_component|dcfifo_hlj1:auto_generated|alt_synch_pipe_jcb:rs_dgwp|dffpipe_hd9:dffpipe8|dffe10a[2] ; system_0:u0|Audio_0:the_Audio_0|AUDIO_DAC_FIFO:the_AUDIO_DAC_FIFO|FIFO_16_256:u0|dcfifo:dcfifo_component|dcfifo_hlj1:auto_generated|a_graycounter_g86:rdptr_g1p|counter_ffa[3]                                           ; Audio_PLL:PLL2|altpll:altpll_component|_clk0 ; Audio_PLL:PLL2|altpll:altpll_component|_clk0 ; 54.320 ns                   ; 54.107 ns                 ; 4.217 ns                ;
; 49.901 ns                               ; 226.30 MHz ( period = 4.419 ns )                    ; system_0:u0|Audio_0:the_Audio_0|AUDIO_DAC_FIFO:the_AUDIO_DAC_FIFO|FIFO_16_256:u0|dcfifo:dcfifo_component|dcfifo_hlj1:auto_generated|rdptr_g[7]                                                 ; system_0:u0|Audio_0:the_Audio_0|AUDIO_DAC_FIFO:the_AUDIO_DAC_FIFO|FIFO_16_256:u0|dcfifo:dcfifo_component|dcfifo_hlj1:auto_generated|a_graycounter_g86:rdptr_g1p|counter_ffa[7]                                           ; Audio_PLL:PLL2|altpll:altpll_component|_clk0 ; Audio_PLL:PLL2|altpll:altpll_component|_clk0 ; 54.320 ns                   ; 54.107 ns                 ; 4.206 ns                ;
; 49.907 ns                               ; 226.60 MHz ( period = 4.413 ns )                    ; system_0:u0|Audio_0:the_Audio_0|AUDIO_DAC_FIFO:the_AUDIO_DAC_FIFO|FIFO_16_256:u0|dcfifo:dcfifo_component|dcfifo_hlj1:auto_generated|rdptr_g[5]                                                 ; system_0:u0|Audio_0:the_Audio_0|AUDIO_DAC_FIFO:the_AUDIO_DAC_FIFO|FIFO_16_256:u0|dcfifo:dcfifo_component|dcfifo_hlj1:auto_generated|a_graycounter_g86:rdptr_g1p|counter_ffa[5]                                           ; Audio_PLL:PLL2|altpll:altpll_component|_clk0 ; Audio_PLL:PLL2|altpll:altpll_component|_clk0 ; 54.320 ns                   ; 54.107 ns                 ; 4.200 ns                ;
; 49.910 ns                               ; 226.76 MHz ( period = 4.410 ns )                    ; system_0:u0|Audio_0:the_Audio_0|AUDIO_DAC_FIFO:the_AUDIO_DAC_FIFO|FIFO_16_256:u0|dcfifo:dcfifo_component|dcfifo_hlj1:auto_generated|alt_synch_pipe_jcb:rs_dgwp|dffpipe_hd9:dffpipe8|dffe10a[1] ; system_0:u0|Audio_0:the_Audio_0|AUDIO_DAC_FIFO:the_AUDIO_DAC_FIFO|FIFO_16_256:u0|dcfifo:dcfifo_component|dcfifo_hlj1:auto_generated|a_graycounter_g86:rdptr_g1p|counter_ffa[7]                                           ; Audio_PLL:PLL2|altpll:altpll_component|_clk0 ; Audio_PLL:PLL2|altpll:altpll_component|_clk0 ; 54.320 ns                   ; 54.107 ns                 ; 4.197 ns                ;
; 49.916 ns                               ; 227.07 MHz ( period = 4.404 ns )                    ; system_0:u0|Audio_0:the_Audio_0|AUDIO_DAC_FIFO:the_AUDIO_DAC_FIFO|FIFO_16_256:u0|dcfifo:dcfifo_component|dcfifo_hlj1:auto_generated|alt_synch_pipe_jcb:rs_dgwp|dffpipe_hd9:dffpipe8|dffe10a[7] ; system_0:u0|Audio_0:the_Audio_0|AUDIO_DAC_FIFO:the_AUDIO_DAC_FIFO|FIFO_16_256:u0|dcfifo:dcfifo_component|dcfifo_hlj1:auto_generated|a_graycounter_g86:rdptr_g1p|counter_ffa[3]                                           ; Audio_PLL:PLL2|altpll:altpll_component|_clk0 ; Audio_PLL:PLL2|altpll:altpll_component|_clk0 ; 54.320 ns                   ; 54.107 ns                 ; 4.191 ns                ;
; 49.930 ns                               ; 227.79 MHz ( period = 4.390 ns )                    ; system_0:u0|Audio_0:the_Audio_0|AUDIO_DAC_FIFO:the_AUDIO_DAC_FIFO|FIFO_16_256:u0|dcfifo:dcfifo_component|dcfifo_hlj1:auto_generated|rdptr_g[3]                                                 ; system_0:u0|Audio_0:the_Audio_0|AUDIO_DAC_FIFO:the_AUDIO_DAC_FIFO|FIFO_16_256:u0|dcfifo:dcfifo_component|dcfifo_hlj1:auto_generated|a_graycounter_g86:rdptr_g1p|counter_ffa[8]                                           ; Audio_PLL:PLL2|altpll:altpll_component|_clk0 ; Audio_PLL:PLL2|altpll:altpll_component|_clk0 ; 54.320 ns                   ; 54.108 ns                 ; 4.178 ns                ;
; 49.937 ns                               ; 228.15 MHz ( period = 4.383 ns )                    ; system_0:u0|Audio_0:the_Audio_0|AUDIO_DAC_FIFO:the_AUDIO_DAC_FIFO|FIFO_16_256:u0|dcfifo:dcfifo_component|dcfifo_hlj1:auto_generated|alt_synch_pipe_jcb:rs_dgwp|dffpipe_hd9:dffpipe8|dffe10a[8] ; system_0:u0|Audio_0:the_Audio_0|AUDIO_DAC_FIFO:the_AUDIO_DAC_FIFO|FIFO_16_256:u0|dcfifo:dcfifo_component|dcfifo_hlj1:auto_generated|a_graycounter_g86:rdptr_g1p|counter_ffa[8]                                           ; Audio_PLL:PLL2|altpll:altpll_component|_clk0 ; Audio_PLL:PLL2|altpll:altpll_component|_clk0 ; 54.320 ns                   ; 54.107 ns                 ; 4.170 ns                ;
; 49.939 ns                               ; 228.26 MHz ( period = 4.381 ns )                    ; system_0:u0|Audio_0:the_Audio_0|AUDIO_DAC_FIFO:the_AUDIO_DAC_FIFO|FIFO_16_256:u0|dcfifo:dcfifo_component|dcfifo_hlj1:auto_generated|rdptr_g[1]                                                 ; system_0:u0|Audio_0:the_Audio_0|AUDIO_DAC_FIFO:the_AUDIO_DAC_FIFO|FIFO_16_256:u0|dcfifo:dcfifo_component|dcfifo_hlj1:auto_generated|a_graycounter_g86:rdptr_g1p|counter_ffa[6]                                           ; Audio_PLL:PLL2|altpll:altpll_component|_clk0 ; Audio_PLL:PLL2|altpll:altpll_component|_clk0 ; 54.320 ns                   ; 54.107 ns                 ; 4.168 ns                ;
; 49.940 ns                               ; 228.31 MHz ( period = 4.380 ns )                    ; system_0:u0|Audio_0:the_Audio_0|AUDIO_DAC_FIFO:the_AUDIO_DAC_FIFO|FIFO_16_256:u0|dcfifo:dcfifo_component|dcfifo_hlj1:auto_generated|rdptr_g[8]                                                 ; system_0:u0|Audio_0:the_Audio_0|AUDIO_DAC_FIFO:the_AUDIO_DAC_FIFO|FIFO_16_256:u0|dcfifo:dcfifo_component|dcfifo_hlj1:auto_generated|a_graycounter_g86:rdptr_g1p|counter_ffa[6]                                           ; Audio_PLL:PLL2|altpll:altpll_component|_clk0 ; Audio_PLL:PLL2|altpll:altpll_component|_clk0 ; 54.320 ns                   ; 54.107 ns                 ; 4.167 ns                ;
; 49.946 ns                               ; 228.62 MHz ( period = 4.374 ns )                    ; system_0:u0|Audio_0:the_Audio_0|AUDIO_DAC_FIFO:the_AUDIO_DAC_FIFO|FIFO_16_256:u0|dcfifo:dcfifo_component|dcfifo_hlj1:auto_generated|alt_synch_pipe_jcb:rs_dgwp|dffpipe_hd9:dffpipe8|dffe10a[4] ; system_0:u0|Audio_0:the_Audio_0|AUDIO_DAC_FIFO:the_AUDIO_DAC_FIFO|FIFO_16_256:u0|dcfifo:dcfifo_component|dcfifo_hlj1:auto_generated|a_graycounter_g86:rdptr_g1p|counter_ffa[5]                                           ; Audio_PLL:PLL2|altpll:altpll_component|_clk0 ; Audio_PLL:PLL2|altpll:altpll_component|_clk0 ; 54.320 ns                   ; 54.107 ns                 ; 4.161 ns                ;
; 49.958 ns                               ; 229.25 MHz ( period = 4.362 ns )                    ; system_0:u0|Audio_0:the_Audio_0|AUDIO_DAC_FIFO:the_AUDIO_DAC_FIFO|FIFO_16_256:u0|dcfifo:dcfifo_component|dcfifo_hlj1:auto_generated|rdptr_g[2]                                                 ; system_0:u0|Audio_0:the_Audio_0|AUDIO_DAC_FIFO:the_AUDIO_DAC_FIFO|FIFO_16_256:u0|dcfifo:dcfifo_component|dcfifo_hlj1:auto_generated|a_graycounter_g86:rdptr_g1p|counter_ffa[0]                                           ; Audio_PLL:PLL2|altpll:altpll_component|_clk0 ; Audio_PLL:PLL2|altpll:altpll_component|_clk0 ; 54.320 ns                   ; 54.108 ns                 ; 4.150 ns                ;
; 49.961 ns                               ; 229.41 MHz ( period = 4.359 ns )                    ; system_0:u0|Audio_0:the_Audio_0|AUDIO_DAC_FIFO:the_AUDIO_DAC_FIFO|FIFO_16_256:u0|dcfifo:dcfifo_component|dcfifo_hlj1:auto_generated|alt_synch_pipe_jcb:rs_dgwp|dffpipe_hd9:dffpipe8|dffe10a[2] ; system_0:u0|Audio_0:the_Audio_0|AUDIO_DAC_FIFO:the_AUDIO_DAC_FIFO|FIFO_16_256:u0|dcfifo:dcfifo_component|dcfifo_hlj1:auto_generated|a_graycounter_g86:rdptr_g1p|counter_ffa[2]                                           ; Audio_PLL:PLL2|altpll:altpll_component|_clk0 ; Audio_PLL:PLL2|altpll:altpll_component|_clk0 ; 54.320 ns                   ; 54.107 ns                 ; 4.146 ns                ;
; 49.969 ns                               ; 229.83 MHz ( period = 4.351 ns )                    ; system_0:u0|Audio_0:the_Audio_0|AUDIO_DAC_FIFO:the_AUDIO_DAC_FIFO|FIFO_16_256:u0|dcfifo:dcfifo_component|dcfifo_hlj1:auto_generated|alt_synch_pipe_jcb:rs_dgwp|dffpipe_hd9:dffpipe8|dffe10a[0] ; system_0:u0|Audio_0:the_Audio_0|AUDIO_DAC_FIFO:the_AUDIO_DAC_FIFO|FIFO_16_256:u0|dcfifo:dcfifo_component|dcfifo_hlj1:auto_generated|a_graycounter_g86:rdptr_g1p|counter_ffa[8]                                           ; Audio_PLL:PLL2|altpll:altpll_component|_clk0 ; Audio_PLL:PLL2|altpll:altpll_component|_clk0 ; 54.320 ns                   ; 54.107 ns                 ; 4.138 ns                ;
; 49.972 ns                               ; 229.99 MHz ( period = 4.348 ns )                    ; system_0:u0|Audio_0:the_Audio_0|AUDIO_DAC_FIFO:the_AUDIO_DAC_FIFO|FIFO_16_256:u0|dcfifo:dcfifo_component|dcfifo_hlj1:auto_generated|rdptr_g[7]                                                 ; system_0:u0|Audio_0:the_Audio_0|AUDIO_DAC_FIFO:the_AUDIO_DAC_FIFO|FIFO_16_256:u0|dcfifo:dcfifo_component|dcfifo_hlj1:auto_generated|a_graycounter_g86:rdptr_g1p|counter_ffa[6]                                           ; Audio_PLL:PLL2|altpll:altpll_component|_clk0 ; Audio_PLL:PLL2|altpll:altpll_component|_clk0 ; 54.320 ns                   ; 54.107 ns                 ; 4.135 ns                ;
; 49.978 ns                               ; 230.31 MHz ( period = 4.342 ns )                    ; system_0:u0|Audio_0:the_Audio_0|AUDIO_DAC_FIFO:the_AUDIO_DAC_FIFO|FIFO_16_256:u0|dcfifo:dcfifo_component|dcfifo_hlj1:auto_generated|rdptr_g[5]                                                 ; system_0:u0|Audio_0:the_Audio_0|AUDIO_DAC_FIFO:the_AUDIO_DAC_FIFO|FIFO_16_256:u0|dcfifo:dcfifo_component|dcfifo_hlj1:auto_generated|a_graycounter_g86:rdptr_g1p|counter_ffa[4]                                           ; Audio_PLL:PLL2|altpll:altpll_component|_clk0 ; Audio_PLL:PLL2|altpll:altpll_component|_clk0 ; 54.320 ns                   ; 54.107 ns                 ; 4.129 ns                ;
; 49.981 ns                               ; 230.47 MHz ( period = 4.339 ns )                    ; system_0:u0|Audio_0:the_Audio_0|AUDIO_DAC_FIFO:the_AUDIO_DAC_FIFO|FIFO_16_256:u0|dcfifo:dcfifo_component|dcfifo_hlj1:auto_generated|alt_synch_pipe_jcb:rs_dgwp|dffpipe_hd9:dffpipe8|dffe10a[1] ; system_0:u0|Audio_0:the_Audio_0|AUDIO_DAC_FIFO:the_AUDIO_DAC_FIFO|FIFO_16_256:u0|dcfifo:dcfifo_component|dcfifo_hlj1:auto_generated|a_graycounter_g86:rdptr_g1p|counter_ffa[6]                                           ; Audio_PLL:PLL2|altpll:altpll_component|_clk0 ; Audio_PLL:PLL2|altpll:altpll_component|_clk0 ; 54.320 ns                   ; 54.107 ns                 ; 4.126 ns                ;
; 49.987 ns                               ; 230.79 MHz ( period = 4.333 ns )                    ; system_0:u0|Audio_0:the_Audio_0|AUDIO_DAC_FIFO:the_AUDIO_DAC_FIFO|FIFO_16_256:u0|dcfifo:dcfifo_component|dcfifo_hlj1:auto_generated|alt_synch_pipe_jcb:rs_dgwp|dffpipe_hd9:dffpipe8|dffe10a[7] ; system_0:u0|Audio_0:the_Audio_0|AUDIO_DAC_FIFO:the_AUDIO_DAC_FIFO|FIFO_16_256:u0|dcfifo:dcfifo_component|dcfifo_hlj1:auto_generated|a_graycounter_g86:rdptr_g1p|counter_ffa[2]                                           ; Audio_PLL:PLL2|altpll:altpll_component|_clk0 ; Audio_PLL:PLL2|altpll:altpll_component|_clk0 ; 54.320 ns                   ; 54.107 ns                 ; 4.120 ns                ;
; 50.001 ns                               ; 231.54 MHz ( period = 4.319 ns )                    ; system_0:u0|Audio_0:the_Audio_0|AUDIO_DAC_FIFO:the_AUDIO_DAC_FIFO|FIFO_16_256:u0|dcfifo:dcfifo_component|dcfifo_hlj1:auto_generated|rdptr_g[3]                                                 ; system_0:u0|Audio_0:the_Audio_0|AUDIO_DAC_FIFO:the_AUDIO_DAC_FIFO|FIFO_16_256:u0|dcfifo:dcfifo_component|dcfifo_hlj1:auto_generated|a_graycounter_g86:rdptr_g1p|counter_ffa[7]                                           ; Audio_PLL:PLL2|altpll:altpll_component|_clk0 ; Audio_PLL:PLL2|altpll:altpll_component|_clk0 ; 54.320 ns                   ; 54.108 ns                 ; 4.107 ns                ;
; 50.005 ns                               ; 231.75 MHz ( period = 4.315 ns )                    ; system_0:u0|Audio_0:the_Audio_0|AUDIO_DAC_FIFO:the_AUDIO_DAC_FIFO|FIFO_16_256:u0|dcfifo:dcfifo_component|dcfifo_hlj1:auto_generated|rdptr_g[4]                                                 ; system_0:u0|Audio_0:the_Audio_0|AUDIO_DAC_FIFO:the_AUDIO_DAC_FIFO|FIFO_16_256:u0|dcfifo:dcfifo_component|dcfifo_hlj1:auto_generated|a_graycounter_g86:rdptr_g1p|counter_ffa[8]                                           ; Audio_PLL:PLL2|altpll:altpll_component|_clk0 ; Audio_PLL:PLL2|altpll:altpll_component|_clk0 ; 54.320 ns                   ; 54.107 ns                 ; 4.102 ns                ;
; 50.008 ns                               ; 231.91 MHz ( period = 4.312 ns )                    ; system_0:u0|Audio_0:the_Audio_0|AUDIO_DAC_FIFO:the_AUDIO_DAC_FIFO|FIFO_16_256:u0|dcfifo:dcfifo_component|dcfifo_hlj1:auto_generated|alt_synch_pipe_jcb:rs_dgwp|dffpipe_hd9:dffpipe8|dffe10a[8] ; system_0:u0|Audio_0:the_Audio_0|AUDIO_DAC_FIFO:the_AUDIO_DAC_FIFO|FIFO_16_256:u0|dcfifo:dcfifo_component|dcfifo_hlj1:auto_generated|a_graycounter_g86:rdptr_g1p|counter_ffa[7]                                           ; Audio_PLL:PLL2|altpll:altpll_component|_clk0 ; Audio_PLL:PLL2|altpll:altpll_component|_clk0 ; 54.320 ns                   ; 54.107 ns                 ; 4.099 ns                ;
; 50.010 ns                               ; 232.02 MHz ( period = 4.310 ns )                    ; system_0:u0|Audio_0:the_Audio_0|AUDIO_DAC_FIFO:the_AUDIO_DAC_FIFO|FIFO_16_256:u0|dcfifo:dcfifo_component|dcfifo_hlj1:auto_generated|rdptr_g[1]                                                 ; system_0:u0|Audio_0:the_Audio_0|AUDIO_DAC_FIFO:the_AUDIO_DAC_FIFO|FIFO_16_256:u0|dcfifo:dcfifo_component|dcfifo_hlj1:auto_generated|a_graycounter_g86:rdptr_g1p|counter_ffa[5]                                           ; Audio_PLL:PLL2|altpll:altpll_component|_clk0 ; Audio_PLL:PLL2|altpll:altpll_component|_clk0 ; 54.320 ns                   ; 54.107 ns                 ; 4.097 ns                ;
; 50.011 ns                               ; 232.07 MHz ( period = 4.309 ns )                    ; system_0:u0|Audio_0:the_Audio_0|AUDIO_DAC_FIFO:the_AUDIO_DAC_FIFO|FIFO_16_256:u0|dcfifo:dcfifo_component|dcfifo_hlj1:auto_generated|rdptr_g[8]                                                 ; system_0:u0|Audio_0:the_Audio_0|AUDIO_DAC_FIFO:the_AUDIO_DAC_FIFO|FIFO_16_256:u0|dcfifo:dcfifo_component|dcfifo_hlj1:auto_generated|a_graycounter_g86:rdptr_g1p|counter_ffa[5]                                           ; Audio_PLL:PLL2|altpll:altpll_component|_clk0 ; Audio_PLL:PLL2|altpll:altpll_component|_clk0 ; 54.320 ns                   ; 54.107 ns                 ; 4.096 ns                ;
; 50.017 ns                               ; 232.40 MHz ( period = 4.303 ns )                    ; system_0:u0|Audio_0:the_Audio_0|AUDIO_DAC_FIFO:the_AUDIO_DAC_FIFO|FIFO_16_256:u0|dcfifo:dcfifo_component|dcfifo_hlj1:auto_generated|alt_synch_pipe_jcb:rs_dgwp|dffpipe_hd9:dffpipe8|dffe10a[4] ; system_0:u0|Audio_0:the_Audio_0|AUDIO_DAC_FIFO:the_AUDIO_DAC_FIFO|FIFO_16_256:u0|dcfifo:dcfifo_component|dcfifo_hlj1:auto_generated|a_graycounter_g86:rdptr_g1p|counter_ffa[4]                                           ; Audio_PLL:PLL2|altpll:altpll_component|_clk0 ; Audio_PLL:PLL2|altpll:altpll_component|_clk0 ; 54.320 ns                   ; 54.107 ns                 ; 4.090 ns                ;
; 50.032 ns                               ; 233.21 MHz ( period = 4.288 ns )                    ; system_0:u0|Audio_0:the_Audio_0|AUDIO_DAC_FIFO:the_AUDIO_DAC_FIFO|FIFO_16_256:u0|dcfifo:dcfifo_component|dcfifo_hlj1:auto_generated|alt_synch_pipe_jcb:rs_dgwp|dffpipe_hd9:dffpipe8|dffe10a[2] ; system_0:u0|Audio_0:the_Audio_0|AUDIO_DAC_FIFO:the_AUDIO_DAC_FIFO|FIFO_16_256:u0|dcfifo:dcfifo_component|dcfifo_hlj1:auto_generated|a_graycounter_g86:rdptr_g1p|counter_ffa[1]                                           ; Audio_PLL:PLL2|altpll:altpll_component|_clk0 ; Audio_PLL:PLL2|altpll:altpll_component|_clk0 ; 54.320 ns                   ; 54.107 ns                 ; 4.075 ns                ;
; 50.040 ns                               ; 233.64 MHz ( period = 4.280 ns )                    ; system_0:u0|Audio_0:the_Audio_0|AUDIO_DAC_FIFO:the_AUDIO_DAC_FIFO|FIFO_16_256:u0|dcfifo:dcfifo_component|dcfifo_hlj1:auto_generated|alt_synch_pipe_jcb:rs_dgwp|dffpipe_hd9:dffpipe8|dffe10a[0] ; system_0:u0|Audio_0:the_Audio_0|AUDIO_DAC_FIFO:the_AUDIO_DAC_FIFO|FIFO_16_256:u0|dcfifo:dcfifo_component|dcfifo_hlj1:auto_generated|a_graycounter_g86:rdptr_g1p|counter_ffa[7]                                           ; Audio_PLL:PLL2|altpll:altpll_component|_clk0 ; Audio_PLL:PLL2|altpll:altpll_component|_clk0 ; 54.320 ns                   ; 54.107 ns                 ; 4.067 ns                ;
; 50.040 ns                               ; 233.64 MHz ( period = 4.280 ns )                    ; system_0:u0|Audio_0:the_Audio_0|AUDIO_DAC_FIFO:the_AUDIO_DAC_FIFO|FIFO_16_256:u0|dcfifo:dcfifo_component|dcfifo_hlj1:auto_generated|rdptr_g[0]                                                 ; system_0:u0|Audio_0:the_Audio_0|AUDIO_DAC_FIFO:the_AUDIO_DAC_FIFO|FIFO_16_256:u0|dcfifo:dcfifo_component|dcfifo_hlj1:auto_generated|a_graycounter_g86:rdptr_g1p|counter_ffa[0]                                           ; Audio_PLL:PLL2|altpll:altpll_component|_clk0 ; Audio_PLL:PLL2|altpll:altpll_component|_clk0 ; 54.320 ns                   ; 54.108 ns                 ; 4.068 ns                ;
; 50.043 ns                               ; 233.81 MHz ( period = 4.277 ns )                    ; system_0:u0|Audio_0:the_Audio_0|AUDIO_DAC_FIFO:the_AUDIO_DAC_FIFO|FIFO_16_256:u0|dcfifo:dcfifo_component|dcfifo_hlj1:auto_generated|rdptr_g[7]                                                 ; system_0:u0|Audio_0:the_Audio_0|AUDIO_DAC_FIFO:the_AUDIO_DAC_FIFO|FIFO_16_256:u0|dcfifo:dcfifo_component|dcfifo_hlj1:auto_generated|a_graycounter_g86:rdptr_g1p|counter_ffa[5]                                           ; Audio_PLL:PLL2|altpll:altpll_component|_clk0 ; Audio_PLL:PLL2|altpll:altpll_component|_clk0 ; 54.320 ns                   ; 54.107 ns                 ; 4.064 ns                ;
; 50.049 ns                               ; 234.14 MHz ( period = 4.271 ns )                    ; system_0:u0|Audio_0:the_Audio_0|AUDIO_DAC_FIFO:the_AUDIO_DAC_FIFO|FIFO_16_256:u0|dcfifo:dcfifo_component|dcfifo_hlj1:auto_generated|rdptr_g[5]                                                 ; system_0:u0|Audio_0:the_Audio_0|AUDIO_DAC_FIFO:the_AUDIO_DAC_FIFO|FIFO_16_256:u0|dcfifo:dcfifo_component|dcfifo_hlj1:auto_generated|a_graycounter_g86:rdptr_g1p|counter_ffa[3]                                           ; Audio_PLL:PLL2|altpll:altpll_component|_clk0 ; Audio_PLL:PLL2|altpll:altpll_component|_clk0 ; 54.320 ns                   ; 54.107 ns                 ; 4.058 ns                ;
; 50.052 ns                               ; 234.30 MHz ( period = 4.268 ns )                    ; system_0:u0|Audio_0:the_Audio_0|AUDIO_DAC_FIFO:the_AUDIO_DAC_FIFO|FIFO_16_256:u0|dcfifo:dcfifo_component|dcfifo_hlj1:auto_generated|alt_synch_pipe_jcb:rs_dgwp|dffpipe_hd9:dffpipe8|dffe10a[1] ; system_0:u0|Audio_0:the_Audio_0|AUDIO_DAC_FIFO:the_AUDIO_DAC_FIFO|FIFO_16_256:u0|dcfifo:dcfifo_component|dcfifo_hlj1:auto_generated|a_graycounter_g86:rdptr_g1p|counter_ffa[5]                                           ; Audio_PLL:PLL2|altpll:altpll_component|_clk0 ; Audio_PLL:PLL2|altpll:altpll_component|_clk0 ; 54.320 ns                   ; 54.107 ns                 ; 4.055 ns                ;
; 50.058 ns                               ; 234.63 MHz ( period = 4.262 ns )                    ; system_0:u0|Audio_0:the_Audio_0|AUDIO_DAC_FIFO:the_AUDIO_DAC_FIFO|FIFO_16_256:u0|dcfifo:dcfifo_component|dcfifo_hlj1:auto_generated|alt_synch_pipe_jcb:rs_dgwp|dffpipe_hd9:dffpipe8|dffe10a[7] ; system_0:u0|Audio_0:the_Audio_0|AUDIO_DAC_FIFO:the_AUDIO_DAC_FIFO|FIFO_16_256:u0|dcfifo:dcfifo_component|dcfifo_hlj1:auto_generated|a_graycounter_g86:rdptr_g1p|counter_ffa[1]                                           ; Audio_PLL:PLL2|altpll:altpll_component|_clk0 ; Audio_PLL:PLL2|altpll:altpll_component|_clk0 ; 54.320 ns                   ; 54.107 ns                 ; 4.049 ns                ;
; 50.072 ns                               ; 235.40 MHz ( period = 4.248 ns )                    ; system_0:u0|Audio_0:the_Audio_0|AUDIO_DAC_FIFO:the_AUDIO_DAC_FIFO|FIFO_16_256:u0|dcfifo:dcfifo_component|dcfifo_hlj1:auto_generated|rdptr_g[3]                                                 ; system_0:u0|Audio_0:the_Audio_0|AUDIO_DAC_FIFO:the_AUDIO_DAC_FIFO|FIFO_16_256:u0|dcfifo:dcfifo_component|dcfifo_hlj1:auto_generated|a_graycounter_g86:rdptr_g1p|counter_ffa[6]                                           ; Audio_PLL:PLL2|altpll:altpll_component|_clk0 ; Audio_PLL:PLL2|altpll:altpll_component|_clk0 ; 54.320 ns                   ; 54.108 ns                 ; 4.036 ns                ;
; 50.076 ns                               ; 235.63 MHz ( period = 4.244 ns )                    ; system_0:u0|Audio_0:the_Audio_0|AUDIO_DAC_FIFO:the_AUDIO_DAC_FIFO|FIFO_16_256:u0|dcfifo:dcfifo_component|dcfifo_hlj1:auto_generated|rdptr_g[4]                                                 ; system_0:u0|Audio_0:the_Audio_0|AUDIO_DAC_FIFO:the_AUDIO_DAC_FIFO|FIFO_16_256:u0|dcfifo:dcfifo_component|dcfifo_hlj1:auto_generated|a_graycounter_g86:rdptr_g1p|counter_ffa[7]                                           ; Audio_PLL:PLL2|altpll:altpll_component|_clk0 ; Audio_PLL:PLL2|altpll:altpll_component|_clk0 ; 54.320 ns                   ; 54.107 ns                 ; 4.031 ns                ;
; 50.079 ns                               ; 235.79 MHz ( period = 4.241 ns )                    ; system_0:u0|Audio_0:the_Audio_0|AUDIO_DAC_FIFO:the_AUDIO_DAC_FIFO|FIFO_16_256:u0|dcfifo:dcfifo_component|dcfifo_hlj1:auto_generated|alt_synch_pipe_jcb:rs_dgwp|dffpipe_hd9:dffpipe8|dffe10a[8] ; system_0:u0|Audio_0:the_Audio_0|AUDIO_DAC_FIFO:the_AUDIO_DAC_FIFO|FIFO_16_256:u0|dcfifo:dcfifo_component|dcfifo_hlj1:auto_generated|a_graycounter_g86:rdptr_g1p|counter_ffa[6]                                           ; Audio_PLL:PLL2|altpll:altpll_component|_clk0 ; Audio_PLL:PLL2|altpll:altpll_component|_clk0 ; 54.320 ns                   ; 54.107 ns                 ; 4.028 ns                ;
; 50.081 ns                               ; 235.90 MHz ( period = 4.239 ns )                    ; system_0:u0|Audio_0:the_Audio_0|AUDIO_DAC_FIFO:the_AUDIO_DAC_FIFO|FIFO_16_256:u0|dcfifo:dcfifo_component|dcfifo_hlj1:auto_generated|rdptr_g[1]                                                 ; system_0:u0|Audio_0:the_Audio_0|AUDIO_DAC_FIFO:the_AUDIO_DAC_FIFO|FIFO_16_256:u0|dcfifo:dcfifo_component|dcfifo_hlj1:auto_generated|a_graycounter_g86:rdptr_g1p|counter_ffa[4]                                           ; Audio_PLL:PLL2|altpll:altpll_component|_clk0 ; Audio_PLL:PLL2|altpll:altpll_component|_clk0 ; 54.320 ns                   ; 54.107 ns                 ; 4.026 ns                ;
; 50.082 ns                               ; 235.96 MHz ( period = 4.238 ns )                    ; system_0:u0|Audio_0:the_Audio_0|AUDIO_DAC_FIFO:the_AUDIO_DAC_FIFO|FIFO_16_256:u0|dcfifo:dcfifo_component|dcfifo_hlj1:auto_generated|rdptr_g[8]                                                 ; system_0:u0|Audio_0:the_Audio_0|AUDIO_DAC_FIFO:the_AUDIO_DAC_FIFO|FIFO_16_256:u0|dcfifo:dcfifo_component|dcfifo_hlj1:auto_generated|a_graycounter_g86:rdptr_g1p|counter_ffa[4]                                           ; Audio_PLL:PLL2|altpll:altpll_component|_clk0 ; Audio_PLL:PLL2|altpll:altpll_component|_clk0 ; 54.320 ns                   ; 54.107 ns                 ; 4.025 ns                ;
; 50.088 ns                               ; 236.29 MHz ( period = 4.232 ns )                    ; system_0:u0|Audio_0:the_Audio_0|AUDIO_DAC_FIFO:the_AUDIO_DAC_FIFO|FIFO_16_256:u0|dcfifo:dcfifo_component|dcfifo_hlj1:auto_generated|alt_synch_pipe_jcb:rs_dgwp|dffpipe_hd9:dffpipe8|dffe10a[4] ; system_0:u0|Audio_0:the_Audio_0|AUDIO_DAC_FIFO:the_AUDIO_DAC_FIFO|FIFO_16_256:u0|dcfifo:dcfifo_component|dcfifo_hlj1:auto_generated|a_graycounter_g86:rdptr_g1p|counter_ffa[3]                                           ; Audio_PLL:PLL2|altpll:altpll_component|_clk0 ; Audio_PLL:PLL2|altpll:altpll_component|_clk0 ; 54.320 ns                   ; 54.107 ns                 ; 4.019 ns                ;
; 50.111 ns                               ; 237.59 MHz ( period = 4.209 ns )                    ; system_0:u0|Audio_0:the_Audio_0|AUDIO_DAC_FIFO:the_AUDIO_DAC_FIFO|FIFO_16_256:u0|dcfifo:dcfifo_component|dcfifo_hlj1:auto_generated|alt_synch_pipe_jcb:rs_dgwp|dffpipe_hd9:dffpipe8|dffe10a[0] ; system_0:u0|Audio_0:the_Audio_0|AUDIO_DAC_FIFO:the_AUDIO_DAC_FIFO|FIFO_16_256:u0|dcfifo:dcfifo_component|dcfifo_hlj1:auto_generated|a_graycounter_g86:rdptr_g1p|counter_ffa[6]                                           ; Audio_PLL:PLL2|altpll:altpll_component|_clk0 ; Audio_PLL:PLL2|altpll:altpll_component|_clk0 ; 54.320 ns                   ; 54.107 ns                 ; 3.996 ns                ;
; 50.114 ns                               ; 237.76 MHz ( period = 4.206 ns )                    ; system_0:u0|Audio_0:the_Audio_0|AUDIO_DAC_FIFO:the_AUDIO_DAC_FIFO|FIFO_16_256:u0|dcfifo:dcfifo_component|dcfifo_hlj1:auto_generated|rdptr_g[7]                                                 ; system_0:u0|Audio_0:the_Audio_0|AUDIO_DAC_FIFO:the_AUDIO_DAC_FIFO|FIFO_16_256:u0|dcfifo:dcfifo_component|dcfifo_hlj1:auto_generated|a_graycounter_g86:rdptr_g1p|counter_ffa[4]                                           ; Audio_PLL:PLL2|altpll:altpll_component|_clk0 ; Audio_PLL:PLL2|altpll:altpll_component|_clk0 ; 54.320 ns                   ; 54.107 ns                 ; 3.993 ns                ;
; 50.120 ns                               ; 238.10 MHz ( period = 4.200 ns )                    ; system_0:u0|Audio_0:the_Audio_0|AUDIO_DAC_FIFO:the_AUDIO_DAC_FIFO|FIFO_16_256:u0|dcfifo:dcfifo_component|dcfifo_hlj1:auto_generated|rdptr_g[5]                                                 ; system_0:u0|Audio_0:the_Audio_0|AUDIO_DAC_FIFO:the_AUDIO_DAC_FIFO|FIFO_16_256:u0|dcfifo:dcfifo_component|dcfifo_hlj1:auto_generated|a_graycounter_g86:rdptr_g1p|counter_ffa[2]                                           ; Audio_PLL:PLL2|altpll:altpll_component|_clk0 ; Audio_PLL:PLL2|altpll:altpll_component|_clk0 ; 54.320 ns                   ; 54.107 ns                 ; 3.987 ns                ;
; 50.123 ns                               ; 238.27 MHz ( period = 4.197 ns )                    ; system_0:u0|Audio_0:the_Audio_0|AUDIO_DAC_FIFO:the_AUDIO_DAC_FIFO|FIFO_16_256:u0|dcfifo:dcfifo_component|dcfifo_hlj1:auto_generated|alt_synch_pipe_jcb:rs_dgwp|dffpipe_hd9:dffpipe8|dffe10a[1] ; system_0:u0|Audio_0:the_Audio_0|AUDIO_DAC_FIFO:the_AUDIO_DAC_FIFO|FIFO_16_256:u0|dcfifo:dcfifo_component|dcfifo_hlj1:auto_generated|a_graycounter_g86:rdptr_g1p|counter_ffa[4]                                           ; Audio_PLL:PLL2|altpll:altpll_component|_clk0 ; Audio_PLL:PLL2|altpll:altpll_component|_clk0 ; 54.320 ns                   ; 54.107 ns                 ; 3.984 ns                ;
; 50.143 ns                               ; 239.41 MHz ( period = 4.177 ns )                    ; system_0:u0|Audio_0:the_Audio_0|AUDIO_DAC_FIFO:the_AUDIO_DAC_FIFO|FIFO_16_256:u0|dcfifo:dcfifo_component|dcfifo_hlj1:auto_generated|rdptr_g[3]                                                 ; system_0:u0|Audio_0:the_Audio_0|AUDIO_DAC_FIFO:the_AUDIO_DAC_FIFO|FIFO_16_256:u0|dcfifo:dcfifo_component|dcfifo_hlj1:auto_generated|a_graycounter_g86:rdptr_g1p|counter_ffa[5]                                           ; Audio_PLL:PLL2|altpll:altpll_component|_clk0 ; Audio_PLL:PLL2|altpll:altpll_component|_clk0 ; 54.320 ns                   ; 54.108 ns                 ; 3.965 ns                ;
; 50.144 ns                               ; 239.46 MHz ( period = 4.176 ns )                    ; system_0:u0|Audio_0:the_Audio_0|AUDIO_DAC_FIFO:the_AUDIO_DAC_FIFO|FIFO_16_256:u0|dcfifo:dcfifo_component|dcfifo_hlj1:auto_generated|alt_synch_pipe_jcb:rs_dgwp|dffpipe_hd9:dffpipe8|dffe10a[5] ; system_0:u0|Audio_0:the_Audio_0|AUDIO_DAC_FIFO:the_AUDIO_DAC_FIFO|FIFO_16_256:u0|dcfifo:dcfifo_component|dcfifo_hlj1:auto_generated|a_graycounter_g86:rdptr_g1p|counter_ffa[8]                                           ; Audio_PLL:PLL2|altpll:altpll_component|_clk0 ; Audio_PLL:PLL2|altpll:altpll_component|_clk0 ; 54.320 ns                   ; 54.107 ns                 ; 3.963 ns                ;
; 50.147 ns                               ; 239.64 MHz ( period = 4.173 ns )                    ; system_0:u0|Audio_0:the_Audio_0|AUDIO_DAC_FIFO:the_AUDIO_DAC_FIFO|FIFO_16_256:u0|dcfifo:dcfifo_component|dcfifo_hlj1:auto_generated|rdptr_g[4]                                                 ; system_0:u0|Audio_0:the_Audio_0|AUDIO_DAC_FIFO:the_AUDIO_DAC_FIFO|FIFO_16_256:u0|dcfifo:dcfifo_component|dcfifo_hlj1:auto_generated|a_graycounter_g86:rdptr_g1p|counter_ffa[6]                                           ; Audio_PLL:PLL2|altpll:altpll_component|_clk0 ; Audio_PLL:PLL2|altpll:altpll_component|_clk0 ; 54.320 ns                   ; 54.107 ns                 ; 3.960 ns                ;
; 50.150 ns                               ; 239.81 MHz ( period = 4.170 ns )                    ; system_0:u0|Audio_0:the_Audio_0|AUDIO_DAC_FIFO:the_AUDIO_DAC_FIFO|FIFO_16_256:u0|dcfifo:dcfifo_component|dcfifo_hlj1:auto_generated|alt_synch_pipe_jcb:rs_dgwp|dffpipe_hd9:dffpipe8|dffe10a[8] ; system_0:u0|Audio_0:the_Audio_0|AUDIO_DAC_FIFO:the_AUDIO_DAC_FIFO|FIFO_16_256:u0|dcfifo:dcfifo_component|dcfifo_hlj1:auto_generated|a_graycounter_g86:rdptr_g1p|counter_ffa[5]                                           ; Audio_PLL:PLL2|altpll:altpll_component|_clk0 ; Audio_PLL:PLL2|altpll:altpll_component|_clk0 ; 54.320 ns                   ; 54.107 ns                 ; 3.957 ns                ;
; 50.152 ns                               ; 239.92 MHz ( period = 4.168 ns )                    ; system_0:u0|Audio_0:the_Audio_0|AUDIO_DAC_FIFO:the_AUDIO_DAC_FIFO|FIFO_16_256:u0|dcfifo:dcfifo_component|dcfifo_hlj1:auto_generated|rdptr_g[1]                                                 ; system_0:u0|Audio_0:the_Audio_0|AUDIO_DAC_FIFO:the_AUDIO_DAC_FIFO|FIFO_16_256:u0|dcfifo:dcfifo_component|dcfifo_hlj1:auto_generated|a_graycounter_g86:rdptr_g1p|counter_ffa[3]                                           ; Audio_PLL:PLL2|altpll:altpll_component|_clk0 ; Audio_PLL:PLL2|altpll:altpll_component|_clk0 ; 54.320 ns                   ; 54.107 ns                 ; 3.955 ns                ;
; 50.153 ns                               ; 239.98 MHz ( period = 4.167 ns )                    ; system_0:u0|Audio_0:the_Audio_0|AUDIO_DAC_FIFO:the_AUDIO_DAC_FIFO|FIFO_16_256:u0|dcfifo:dcfifo_component|dcfifo_hlj1:auto_generated|rdptr_g[8]                                                 ; system_0:u0|Audio_0:the_Audio_0|AUDIO_DAC_FIFO:the_AUDIO_DAC_FIFO|FIFO_16_256:u0|dcfifo:dcfifo_component|dcfifo_hlj1:auto_generated|a_graycounter_g86:rdptr_g1p|counter_ffa[3]                                           ; Audio_PLL:PLL2|altpll:altpll_component|_clk0 ; Audio_PLL:PLL2|altpll:altpll_component|_clk0 ; 54.320 ns                   ; 54.107 ns                 ; 3.954 ns                ;
; 50.159 ns                               ; 240.33 MHz ( period = 4.161 ns )                    ; system_0:u0|Audio_0:the_Audio_0|AUDIO_DAC_FIFO:the_AUDIO_DAC_FIFO|FIFO_16_256:u0|dcfifo:dcfifo_component|dcfifo_hlj1:auto_generated|alt_synch_pipe_jcb:rs_dgwp|dffpipe_hd9:dffpipe8|dffe10a[4] ; system_0:u0|Audio_0:the_Audio_0|AUDIO_DAC_FIFO:the_AUDIO_DAC_FIFO|FIFO_16_256:u0|dcfifo:dcfifo_component|dcfifo_hlj1:auto_generated|a_graycounter_g86:rdptr_g1p|counter_ffa[2]                                           ; Audio_PLL:PLL2|altpll:altpll_component|_clk0 ; Audio_PLL:PLL2|altpll:altpll_component|_clk0 ; 54.320 ns                   ; 54.107 ns                 ; 3.948 ns                ;
; 50.182 ns                               ; 241.66 MHz ( period = 4.138 ns )                    ; system_0:u0|Audio_0:the_Audio_0|AUDIO_DAC_FIFO:the_AUDIO_DAC_FIFO|FIFO_16_256:u0|dcfifo:dcfifo_component|dcfifo_hlj1:auto_generated|alt_synch_pipe_jcb:rs_dgwp|dffpipe_hd9:dffpipe8|dffe10a[0] ; system_0:u0|Audio_0:the_Audio_0|AUDIO_DAC_FIFO:the_AUDIO_DAC_FIFO|FIFO_16_256:u0|dcfifo:dcfifo_component|dcfifo_hlj1:auto_generated|a_graycounter_g86:rdptr_g1p|counter_ffa[5]                                           ; Audio_PLL:PLL2|altpll:altpll_component|_clk0 ; Audio_PLL:PLL2|altpll:altpll_component|_clk0 ; 54.320 ns                   ; 54.107 ns                 ; 3.925 ns                ;
; 50.185 ns                               ; 241.84 MHz ( period = 4.135 ns )                    ; system_0:u0|Audio_0:the_Audio_0|AUDIO_DAC_FIFO:the_AUDIO_DAC_FIFO|FIFO_16_256:u0|dcfifo:dcfifo_component|dcfifo_hlj1:auto_generated|rdptr_g[7]                                                 ; system_0:u0|Audio_0:the_Audio_0|AUDIO_DAC_FIFO:the_AUDIO_DAC_FIFO|FIFO_16_256:u0|dcfifo:dcfifo_component|dcfifo_hlj1:auto_generated|a_graycounter_g86:rdptr_g1p|counter_ffa[3]                                           ; Audio_PLL:PLL2|altpll:altpll_component|_clk0 ; Audio_PLL:PLL2|altpll:altpll_component|_clk0 ; 54.320 ns                   ; 54.107 ns                 ; 3.922 ns                ;
; 50.187 ns                               ; 241.95 MHz ( period = 4.133 ns )                    ; system_0:u0|Audio_0:the_Audio_0|AUDIO_DAC_FIFO:the_AUDIO_DAC_FIFO|mDATA_RD                                                                                                                     ; system_0:u0|Audio_0:the_Audio_0|AUDIO_DAC_FIFO:the_AUDIO_DAC_FIFO|FIFO_16_256:u0|dcfifo:dcfifo_component|dcfifo_hlj1:auto_generated|a_graycounter_g86:rdptr_g1p|counter_ffa[8]                                           ; Audio_PLL:PLL2|altpll:altpll_component|_clk0 ; Audio_PLL:PLL2|altpll:altpll_component|_clk0 ; 54.320 ns                   ; 54.136 ns                 ; 3.949 ns                ;
; 50.191 ns                               ; 242.19 MHz ( period = 4.129 ns )                    ; system_0:u0|Audio_0:the_Audio_0|AUDIO_DAC_FIFO:the_AUDIO_DAC_FIFO|FIFO_16_256:u0|dcfifo:dcfifo_component|dcfifo_hlj1:auto_generated|alt_synch_pipe_jcb:rs_dgwp|dffpipe_hd9:dffpipe8|dffe10a[2] ; system_0:u0|Audio_0:the_Audio_0|AUDIO_DAC_FIFO:the_AUDIO_DAC_FIFO|FIFO_16_256:u0|dcfifo:dcfifo_component|dcfifo_hlj1:auto_generated|a_graycounter_g86:rdptr_g1p|counter_ffa[0]                                           ; Audio_PLL:PLL2|altpll:altpll_component|_clk0 ; Audio_PLL:PLL2|altpll:altpll_component|_clk0 ; 54.320 ns                   ; 54.107 ns                 ; 3.916 ns                ;
; 50.191 ns                               ; 242.19 MHz ( period = 4.129 ns )                    ; system_0:u0|Audio_0:the_Audio_0|AUDIO_DAC_FIFO:the_AUDIO_DAC_FIFO|FIFO_16_256:u0|dcfifo:dcfifo_component|dcfifo_hlj1:auto_generated|rdptr_g[5]                                                 ; system_0:u0|Audio_0:the_Audio_0|AUDIO_DAC_FIFO:the_AUDIO_DAC_FIFO|FIFO_16_256:u0|dcfifo:dcfifo_component|dcfifo_hlj1:auto_generated|a_graycounter_g86:rdptr_g1p|counter_ffa[1]                                           ; Audio_PLL:PLL2|altpll:altpll_component|_clk0 ; Audio_PLL:PLL2|altpll:altpll_component|_clk0 ; 54.320 ns                   ; 54.107 ns                 ; 3.916 ns                ;
; 50.194 ns                               ; 242.37 MHz ( period = 4.126 ns )                    ; system_0:u0|Audio_0:the_Audio_0|AUDIO_DAC_FIFO:the_AUDIO_DAC_FIFO|FIFO_16_256:u0|dcfifo:dcfifo_component|dcfifo_hlj1:auto_generated|alt_synch_pipe_jcb:rs_dgwp|dffpipe_hd9:dffpipe8|dffe10a[1] ; system_0:u0|Audio_0:the_Audio_0|AUDIO_DAC_FIFO:the_AUDIO_DAC_FIFO|FIFO_16_256:u0|dcfifo:dcfifo_component|dcfifo_hlj1:auto_generated|a_graycounter_g86:rdptr_g1p|counter_ffa[3]                                           ; Audio_PLL:PLL2|altpll:altpll_component|_clk0 ; Audio_PLL:PLL2|altpll:altpll_component|_clk0 ; 54.320 ns                   ; 54.107 ns                 ; 3.913 ns                ;
; 50.206 ns                               ; Restricted to 235.07 MHz ( period = 4.25 ns )       ; system_0:u0|Audio_0:the_Audio_0|AUDIO_DAC_FIFO:the_AUDIO_DAC_FIFO|FIFO_16_256:u0|dcfifo:dcfifo_component|dcfifo_hlj1:auto_generated|rdptr_g[2]                                                 ; system_0:u0|Audio_0:the_Audio_0|AUDIO_DAC_FIFO:the_AUDIO_DAC_FIFO|FIFO_16_256:u0|dcfifo:dcfifo_component|dcfifo_hlj1:auto_generated|altsyncram_vk81:fifo_ram|altsyncram_brg1:altsyncram5|ram_block6a0~porta_address_reg7 ; Audio_PLL:PLL2|altpll:altpll_component|_clk0 ; Audio_PLL:PLL2|altpll:altpll_component|_clk0 ; 54.320 ns                   ; 54.097 ns                 ; 3.891 ns                ;
; 50.206 ns                               ; Restricted to 235.07 MHz ( period = 4.25 ns )       ; system_0:u0|Audio_0:the_Audio_0|AUDIO_DAC_FIFO:the_AUDIO_DAC_FIFO|FIFO_16_256:u0|dcfifo:dcfifo_component|dcfifo_hlj1:auto_generated|rdptr_g[2]                                                 ; system_0:u0|Audio_0:the_Audio_0|AUDIO_DAC_FIFO:the_AUDIO_DAC_FIFO|FIFO_16_256:u0|dcfifo:dcfifo_component|dcfifo_hlj1:auto_generated|altsyncram_vk81:fifo_ram|altsyncram_brg1:altsyncram5|ram_block6a0~porta_address_reg6 ; Audio_PLL:PLL2|altpll:altpll_component|_clk0 ; Audio_PLL:PLL2|altpll:altpll_component|_clk0 ; 54.320 ns                   ; 54.097 ns                 ; 3.891 ns                ;
; 50.206 ns                               ; Restricted to 235.07 MHz ( period = 4.25 ns )       ; system_0:u0|Audio_0:the_Audio_0|AUDIO_DAC_FIFO:the_AUDIO_DAC_FIFO|FIFO_16_256:u0|dcfifo:dcfifo_component|dcfifo_hlj1:auto_generated|rdptr_g[2]                                                 ; system_0:u0|Audio_0:the_Audio_0|AUDIO_DAC_FIFO:the_AUDIO_DAC_FIFO|FIFO_16_256:u0|dcfifo:dcfifo_component|dcfifo_hlj1:auto_generated|altsyncram_vk81:fifo_ram|altsyncram_brg1:altsyncram5|ram_block6a0~porta_address_reg5 ; Audio_PLL:PLL2|altpll:altpll_component|_clk0 ; Audio_PLL:PLL2|altpll:altpll_component|_clk0 ; 54.320 ns                   ; 54.097 ns                 ; 3.891 ns                ;
; 50.206 ns                               ; Restricted to 235.07 MHz ( period = 4.25 ns )       ; system_0:u0|Audio_0:the_Audio_0|AUDIO_DAC_FIFO:the_AUDIO_DAC_FIFO|FIFO_16_256:u0|dcfifo:dcfifo_component|dcfifo_hlj1:auto_generated|rdptr_g[2]                                                 ; system_0:u0|Audio_0:the_Audio_0|AUDIO_DAC_FIFO:the_AUDIO_DAC_FIFO|FIFO_16_256:u0|dcfifo:dcfifo_component|dcfifo_hlj1:auto_generated|altsyncram_vk81:fifo_ram|altsyncram_brg1:altsyncram5|ram_block6a0~porta_address_reg4 ; Audio_PLL:PLL2|altpll:altpll_component|_clk0 ; Audio_PLL:PLL2|altpll:altpll_component|_clk0 ; 54.320 ns                   ; 54.097 ns                 ; 3.891 ns                ;
; 50.206 ns                               ; Restricted to 235.07 MHz ( period = 4.25 ns )       ; system_0:u0|Audio_0:the_Audio_0|AUDIO_DAC_FIFO:the_AUDIO_DAC_FIFO|FIFO_16_256:u0|dcfifo:dcfifo_component|dcfifo_hlj1:auto_generated|rdptr_g[2]                                                 ; system_0:u0|Audio_0:the_Audio_0|AUDIO_DAC_FIFO:the_AUDIO_DAC_FIFO|FIFO_16_256:u0|dcfifo:dcfifo_component|dcfifo_hlj1:auto_generated|altsyncram_vk81:fifo_ram|altsyncram_brg1:altsyncram5|ram_block6a0~porta_address_reg3 ; Audio_PLL:PLL2|altpll:altpll_component|_clk0 ; Audio_PLL:PLL2|altpll:altpll_component|_clk0 ; 54.320 ns                   ; 54.097 ns                 ; 3.891 ns                ;
; 50.206 ns                               ; Restricted to 235.07 MHz ( period = 4.25 ns )       ; system_0:u0|Audio_0:the_Audio_0|AUDIO_DAC_FIFO:the_AUDIO_DAC_FIFO|FIFO_16_256:u0|dcfifo:dcfifo_component|dcfifo_hlj1:auto_generated|rdptr_g[2]                                                 ; system_0:u0|Audio_0:the_Audio_0|AUDIO_DAC_FIFO:the_AUDIO_DAC_FIFO|FIFO_16_256:u0|dcfifo:dcfifo_component|dcfifo_hlj1:auto_generated|altsyncram_vk81:fifo_ram|altsyncram_brg1:altsyncram5|ram_block6a0~porta_address_reg2 ; Audio_PLL:PLL2|altpll:altpll_component|_clk0 ; Audio_PLL:PLL2|altpll:altpll_component|_clk0 ; 54.320 ns                   ; 54.097 ns                 ; 3.891 ns                ;
; 50.206 ns                               ; Restricted to 235.07 MHz ( period = 4.25 ns )       ; system_0:u0|Audio_0:the_Audio_0|AUDIO_DAC_FIFO:the_AUDIO_DAC_FIFO|FIFO_16_256:u0|dcfifo:dcfifo_component|dcfifo_hlj1:auto_generated|rdptr_g[2]                                                 ; system_0:u0|Audio_0:the_Audio_0|AUDIO_DAC_FIFO:the_AUDIO_DAC_FIFO|FIFO_16_256:u0|dcfifo:dcfifo_component|dcfifo_hlj1:auto_generated|altsyncram_vk81:fifo_ram|altsyncram_brg1:altsyncram5|ram_block6a0~porta_address_reg1 ; Audio_PLL:PLL2|altpll:altpll_component|_clk0 ; Audio_PLL:PLL2|altpll:altpll_component|_clk0 ; 54.320 ns                   ; 54.097 ns                 ; 3.891 ns                ;
; 50.206 ns                               ; Restricted to 235.07 MHz ( period = 4.25 ns )       ; system_0:u0|Audio_0:the_Audio_0|AUDIO_DAC_FIFO:the_AUDIO_DAC_FIFO|FIFO_16_256:u0|dcfifo:dcfifo_component|dcfifo_hlj1:auto_generated|rdptr_g[2]                                                 ; system_0:u0|Audio_0:the_Audio_0|AUDIO_DAC_FIFO:the_AUDIO_DAC_FIFO|FIFO_16_256:u0|dcfifo:dcfifo_component|dcfifo_hlj1:auto_generated|altsyncram_vk81:fifo_ram|altsyncram_brg1:altsyncram5|ram_block6a0~porta_address_reg0 ; Audio_PLL:PLL2|altpll:altpll_component|_clk0 ; Audio_PLL:PLL2|altpll:altpll_component|_clk0 ; 54.320 ns                   ; 54.097 ns                 ; 3.891 ns                ;
; 50.214 ns                               ; 243.55 MHz ( period = 4.106 ns )                    ; system_0:u0|Audio_0:the_Audio_0|AUDIO_DAC_FIFO:the_AUDIO_DAC_FIFO|FIFO_16_256:u0|dcfifo:dcfifo_component|dcfifo_hlj1:auto_generated|rdptr_g[3]                                                 ; system_0:u0|Audio_0:the_Audio_0|AUDIO_DAC_FIFO:the_AUDIO_DAC_FIFO|FIFO_16_256:u0|dcfifo:dcfifo_component|dcfifo_hlj1:auto_generated|a_graycounter_g86:rdptr_g1p|counter_ffa[4]                                           ; Audio_PLL:PLL2|altpll:altpll_component|_clk0 ; Audio_PLL:PLL2|altpll:altpll_component|_clk0 ; 54.320 ns                   ; 54.108 ns                 ; 3.894 ns                ;
; 50.215 ns                               ; 243.61 MHz ( period = 4.105 ns )                    ; system_0:u0|Audio_0:the_Audio_0|AUDIO_DAC_FIFO:the_AUDIO_DAC_FIFO|FIFO_16_256:u0|dcfifo:dcfifo_component|dcfifo_hlj1:auto_generated|alt_synch_pipe_jcb:rs_dgwp|dffpipe_hd9:dffpipe8|dffe10a[5] ; system_0:u0|Audio_0:the_Audio_0|AUDIO_DAC_FIFO:the_AUDIO_DAC_FIFO|FIFO_16_256:u0|dcfifo:dcfifo_component|dcfifo_hlj1:auto_generated|a_graycounter_g86:rdptr_g1p|counter_ffa[7]                                           ; Audio_PLL:PLL2|altpll:altpll_component|_clk0 ; Audio_PLL:PLL2|altpll:altpll_component|_clk0 ; 54.320 ns                   ; 54.107 ns                 ; 3.892 ns                ;
; 50.217 ns                               ; 243.72 MHz ( period = 4.103 ns )                    ; system_0:u0|Audio_0:the_Audio_0|AUDIO_DAC_FIFO:the_AUDIO_DAC_FIFO|FIFO_16_256:u0|dcfifo:dcfifo_component|dcfifo_hlj1:auto_generated|alt_synch_pipe_jcb:rs_dgwp|dffpipe_hd9:dffpipe8|dffe10a[7] ; system_0:u0|Audio_0:the_Audio_0|AUDIO_DAC_FIFO:the_AUDIO_DAC_FIFO|FIFO_16_256:u0|dcfifo:dcfifo_component|dcfifo_hlj1:auto_generated|a_graycounter_g86:rdptr_g1p|counter_ffa[0]                                           ; Audio_PLL:PLL2|altpll:altpll_component|_clk0 ; Audio_PLL:PLL2|altpll:altpll_component|_clk0 ; 54.320 ns                   ; 54.107 ns                 ; 3.890 ns                ;
; 50.218 ns                               ; 243.78 MHz ( period = 4.102 ns )                    ; system_0:u0|Audio_0:the_Audio_0|AUDIO_DAC_FIFO:the_AUDIO_DAC_FIFO|FIFO_16_256:u0|dcfifo:dcfifo_component|dcfifo_hlj1:auto_generated|rdptr_g[4]                                                 ; system_0:u0|Audio_0:the_Audio_0|AUDIO_DAC_FIFO:the_AUDIO_DAC_FIFO|FIFO_16_256:u0|dcfifo:dcfifo_component|dcfifo_hlj1:auto_generated|a_graycounter_g86:rdptr_g1p|counter_ffa[5]                                           ; Audio_PLL:PLL2|altpll:altpll_component|_clk0 ; Audio_PLL:PLL2|altpll:altpll_component|_clk0 ; 54.320 ns                   ; 54.107 ns                 ; 3.889 ns                ;
; 50.221 ns                               ; 243.96 MHz ( period = 4.099 ns )                    ; system_0:u0|Audio_0:the_Audio_0|AUDIO_DAC_FIFO:the_AUDIO_DAC_FIFO|FIFO_16_256:u0|dcfifo:dcfifo_component|dcfifo_hlj1:auto_generated|alt_synch_pipe_jcb:rs_dgwp|dffpipe_hd9:dffpipe8|dffe10a[8] ; system_0:u0|Audio_0:the_Audio_0|AUDIO_DAC_FIFO:the_AUDIO_DAC_FIFO|FIFO_16_256:u0|dcfifo:dcfifo_component|dcfifo_hlj1:auto_generated|a_graycounter_g86:rdptr_g1p|counter_ffa[4]                                           ; Audio_PLL:PLL2|altpll:altpll_component|_clk0 ; Audio_PLL:PLL2|altpll:altpll_component|_clk0 ; 54.320 ns                   ; 54.107 ns                 ; 3.886 ns                ;
; 50.223 ns                               ; 244.08 MHz ( period = 4.097 ns )                    ; system_0:u0|Audio_0:the_Audio_0|AUDIO_DAC_FIFO:the_AUDIO_DAC_FIFO|FIFO_16_256:u0|dcfifo:dcfifo_component|dcfifo_hlj1:auto_generated|rdptr_g[1]                                                 ; system_0:u0|Audio_0:the_Audio_0|AUDIO_DAC_FIFO:the_AUDIO_DAC_FIFO|FIFO_16_256:u0|dcfifo:dcfifo_component|dcfifo_hlj1:auto_generated|a_graycounter_g86:rdptr_g1p|counter_ffa[2]                                           ; Audio_PLL:PLL2|altpll:altpll_component|_clk0 ; Audio_PLL:PLL2|altpll:altpll_component|_clk0 ; 54.320 ns                   ; 54.107 ns                 ; 3.884 ns                ;
; 50.224 ns                               ; 244.14 MHz ( period = 4.096 ns )                    ; system_0:u0|Audio_0:the_Audio_0|AUDIO_DAC_FIFO:the_AUDIO_DAC_FIFO|FIFO_16_256:u0|dcfifo:dcfifo_component|dcfifo_hlj1:auto_generated|rdptr_g[8]                                                 ; system_0:u0|Audio_0:the_Audio_0|AUDIO_DAC_FIFO:the_AUDIO_DAC_FIFO|FIFO_16_256:u0|dcfifo:dcfifo_component|dcfifo_hlj1:auto_generated|a_graycounter_g86:rdptr_g1p|counter_ffa[2]                                           ; Audio_PLL:PLL2|altpll:altpll_component|_clk0 ; Audio_PLL:PLL2|altpll:altpll_component|_clk0 ; 54.320 ns                   ; 54.107 ns                 ; 3.883 ns                ;
; 50.230 ns                               ; 244.50 MHz ( period = 4.090 ns )                    ; system_0:u0|Audio_0:the_Audio_0|AUDIO_DAC_FIFO:the_AUDIO_DAC_FIFO|FIFO_16_256:u0|dcfifo:dcfifo_component|dcfifo_hlj1:auto_generated|alt_synch_pipe_jcb:rs_dgwp|dffpipe_hd9:dffpipe8|dffe10a[4] ; system_0:u0|Audio_0:the_Audio_0|AUDIO_DAC_FIFO:the_AUDIO_DAC_FIFO|FIFO_16_256:u0|dcfifo:dcfifo_component|dcfifo_hlj1:auto_generated|a_graycounter_g86:rdptr_g1p|counter_ffa[1]                                           ; Audio_PLL:PLL2|altpll:altpll_component|_clk0 ; Audio_PLL:PLL2|altpll:altpll_component|_clk0 ; 54.320 ns                   ; 54.107 ns                 ; 3.877 ns                ;
; 50.248 ns                               ; 245.58 MHz ( period = 4.072 ns )                    ; system_0:u0|Audio_0:the_Audio_0|AUDIO_DAC_FIFO:the_AUDIO_DAC_FIFO|FIFO_16_256:u0|dcfifo:dcfifo_component|dcfifo_hlj1:auto_generated|alt_synch_pipe_jcb:rs_dgwp|dffpipe_hd9:dffpipe8|dffe10a[3] ; system_0:u0|Audio_0:the_Audio_0|AUDIO_DAC_FIFO:the_AUDIO_DAC_FIFO|FIFO_16_256:u0|dcfifo:dcfifo_component|dcfifo_hlj1:auto_generated|a_graycounter_g86:rdptr_g1p|counter_ffa[8]                                           ; Audio_PLL:PLL2|altpll:altpll_component|_clk0 ; Audio_PLL:PLL2|altpll:altpll_component|_clk0 ; 54.320 ns                   ; 54.107 ns                 ; 3.859 ns                ;
; 50.253 ns                               ; 245.88 MHz ( period = 4.067 ns )                    ; system_0:u0|Audio_0:the_Audio_0|AUDIO_DAC_FIFO:the_AUDIO_DAC_FIFO|FIFO_16_256:u0|dcfifo:dcfifo_component|dcfifo_hlj1:auto_generated|alt_synch_pipe_jcb:rs_dgwp|dffpipe_hd9:dffpipe8|dffe10a[0] ; system_0:u0|Audio_0:the_Audio_0|AUDIO_DAC_FIFO:the_AUDIO_DAC_FIFO|FIFO_16_256:u0|dcfifo:dcfifo_component|dcfifo_hlj1:auto_generated|a_graycounter_g86:rdptr_g1p|counter_ffa[4]                                           ; Audio_PLL:PLL2|altpll:altpll_component|_clk0 ; Audio_PLL:PLL2|altpll:altpll_component|_clk0 ; 54.320 ns                   ; 54.107 ns                 ; 3.854 ns                ;
; 50.256 ns                               ; 246.06 MHz ( period = 4.064 ns )                    ; system_0:u0|Audio_0:the_Audio_0|AUDIO_DAC_FIFO:the_AUDIO_DAC_FIFO|FIFO_16_256:u0|dcfifo:dcfifo_component|dcfifo_hlj1:auto_generated|rdptr_g[7]                                                 ; system_0:u0|Audio_0:the_Audio_0|AUDIO_DAC_FIFO:the_AUDIO_DAC_FIFO|FIFO_16_256:u0|dcfifo:dcfifo_component|dcfifo_hlj1:auto_generated|a_graycounter_g86:rdptr_g1p|counter_ffa[2]                                           ; Audio_PLL:PLL2|altpll:altpll_component|_clk0 ; Audio_PLL:PLL2|altpll:altpll_component|_clk0 ; 54.320 ns                   ; 54.107 ns                 ; 3.851 ns                ;
; 50.258 ns                               ; 246.18 MHz ( period = 4.062 ns )                    ; system_0:u0|Audio_0:the_Audio_0|AUDIO_DAC_FIFO:the_AUDIO_DAC_FIFO|mDATA_RD                                                                                                                     ; system_0:u0|Audio_0:the_Audio_0|AUDIO_DAC_FIFO:the_AUDIO_DAC_FIFO|FIFO_16_256:u0|dcfifo:dcfifo_component|dcfifo_hlj1:auto_generated|a_graycounter_g86:rdptr_g1p|counter_ffa[7]                                           ; Audio_PLL:PLL2|altpll:altpll_component|_clk0 ; Audio_PLL:PLL2|altpll:altpll_component|_clk0 ; 54.320 ns                   ; 54.136 ns                 ; 3.878 ns                ;
; 50.265 ns                               ; 246.61 MHz ( period = 4.055 ns )                    ; system_0:u0|Audio_0:the_Audio_0|AUDIO_DAC_FIFO:the_AUDIO_DAC_FIFO|FIFO_16_256:u0|dcfifo:dcfifo_component|dcfifo_hlj1:auto_generated|alt_synch_pipe_jcb:rs_dgwp|dffpipe_hd9:dffpipe8|dffe10a[1] ; system_0:u0|Audio_0:the_Audio_0|AUDIO_DAC_FIFO:the_AUDIO_DAC_FIFO|FIFO_16_256:u0|dcfifo:dcfifo_component|dcfifo_hlj1:auto_generated|a_graycounter_g86:rdptr_g1p|counter_ffa[2]                                           ; Audio_PLL:PLL2|altpll:altpll_component|_clk0 ; Audio_PLL:PLL2|altpll:altpll_component|_clk0 ; 54.320 ns                   ; 54.107 ns                 ; 3.842 ns                ;
; 50.285 ns                               ; 247.83 MHz ( period = 4.035 ns )                    ; system_0:u0|Audio_0:the_Audio_0|AUDIO_DAC_FIFO:the_AUDIO_DAC_FIFO|FIFO_16_256:u0|dcfifo:dcfifo_component|dcfifo_hlj1:auto_generated|rdptr_g[3]                                                 ; system_0:u0|Audio_0:the_Audio_0|AUDIO_DAC_FIFO:the_AUDIO_DAC_FIFO|FIFO_16_256:u0|dcfifo:dcfifo_component|dcfifo_hlj1:auto_generated|a_graycounter_g86:rdptr_g1p|counter_ffa[3]                                           ; Audio_PLL:PLL2|altpll:altpll_component|_clk0 ; Audio_PLL:PLL2|altpll:altpll_component|_clk0 ; 54.320 ns                   ; 54.108 ns                 ; 3.823 ns                ;
; 50.286 ns                               ; Restricted to 235.07 MHz ( period = 4.25 ns )       ; system_0:u0|Audio_0:the_Audio_0|AUDIO_DAC_FIFO:the_AUDIO_DAC_FIFO|FIFO_16_256:u0|dcfifo:dcfifo_component|dcfifo_hlj1:auto_generated|rdptr_g[2]                                                 ; system_0:u0|Audio_0:the_Audio_0|AUDIO_DAC_FIFO:the_AUDIO_DAC_FIFO|FIFO_16_256:u0|dcfifo:dcfifo_component|dcfifo_hlj1:auto_generated|altsyncram_vk81:fifo_ram|altsyncram_brg1:altsyncram5|q_a[15]                         ; Audio_PLL:PLL2|altpll:altpll_component|_clk0 ; Audio_PLL:PLL2|altpll:altpll_component|_clk0 ; 54.320 ns                   ; 54.071 ns                 ; 3.785 ns                ;
; 50.286 ns                               ; Restricted to 235.07 MHz ( period = 4.25 ns )       ; system_0:u0|Audio_0:the_Audio_0|AUDIO_DAC_FIFO:the_AUDIO_DAC_FIFO|FIFO_16_256:u0|dcfifo:dcfifo_component|dcfifo_hlj1:auto_generated|rdptr_g[2]                                                 ; system_0:u0|Audio_0:the_Audio_0|AUDIO_DAC_FIFO:the_AUDIO_DAC_FIFO|FIFO_16_256:u0|dcfifo:dcfifo_component|dcfifo_hlj1:auto_generated|altsyncram_vk81:fifo_ram|altsyncram_brg1:altsyncram5|q_a[14]                         ; Audio_PLL:PLL2|altpll:altpll_component|_clk0 ; Audio_PLL:PLL2|altpll:altpll_component|_clk0 ; 54.320 ns                   ; 54.071 ns                 ; 3.785 ns                ;
; 50.286 ns                               ; Restricted to 235.07 MHz ( period = 4.25 ns )       ; system_0:u0|Audio_0:the_Audio_0|AUDIO_DAC_FIFO:the_AUDIO_DAC_FIFO|FIFO_16_256:u0|dcfifo:dcfifo_component|dcfifo_hlj1:auto_generated|rdptr_g[2]                                                 ; system_0:u0|Audio_0:the_Audio_0|AUDIO_DAC_FIFO:the_AUDIO_DAC_FIFO|FIFO_16_256:u0|dcfifo:dcfifo_component|dcfifo_hlj1:auto_generated|altsyncram_vk81:fifo_ram|altsyncram_brg1:altsyncram5|q_a[13]                         ; Audio_PLL:PLL2|altpll:altpll_component|_clk0 ; Audio_PLL:PLL2|altpll:altpll_component|_clk0 ; 54.320 ns                   ; 54.071 ns                 ; 3.785 ns                ;
; 50.286 ns                               ; Restricted to 235.07 MHz ( period = 4.25 ns )       ; system_0:u0|Audio_0:the_Audio_0|AUDIO_DAC_FIFO:the_AUDIO_DAC_FIFO|FIFO_16_256:u0|dcfifo:dcfifo_component|dcfifo_hlj1:auto_generated|rdptr_g[2]                                                 ; system_0:u0|Audio_0:the_Audio_0|AUDIO_DAC_FIFO:the_AUDIO_DAC_FIFO|FIFO_16_256:u0|dcfifo:dcfifo_component|dcfifo_hlj1:auto_generated|altsyncram_vk81:fifo_ram|altsyncram_brg1:altsyncram5|q_a[12]                         ; Audio_PLL:PLL2|altpll:altpll_component|_clk0 ; Audio_PLL:PLL2|altpll:altpll_component|_clk0 ; 54.320 ns                   ; 54.071 ns                 ; 3.785 ns                ;
; 50.286 ns                               ; Restricted to 235.07 MHz ( period = 4.25 ns )       ; system_0:u0|Audio_0:the_Audio_0|AUDIO_DAC_FIFO:the_AUDIO_DAC_FIFO|FIFO_16_256:u0|dcfifo:dcfifo_component|dcfifo_hlj1:auto_generated|rdptr_g[2]                                                 ; system_0:u0|Audio_0:the_Audio_0|AUDIO_DAC_FIFO:the_AUDIO_DAC_FIFO|FIFO_16_256:u0|dcfifo:dcfifo_component|dcfifo_hlj1:auto_generated|altsyncram_vk81:fifo_ram|altsyncram_brg1:altsyncram5|q_a[11]                         ; Audio_PLL:PLL2|altpll:altpll_component|_clk0 ; Audio_PLL:PLL2|altpll:altpll_component|_clk0 ; 54.320 ns                   ; 54.071 ns                 ; 3.785 ns                ;
; 50.286 ns                               ; Restricted to 235.07 MHz ( period = 4.25 ns )       ; system_0:u0|Audio_0:the_Audio_0|AUDIO_DAC_FIFO:the_AUDIO_DAC_FIFO|FIFO_16_256:u0|dcfifo:dcfifo_component|dcfifo_hlj1:auto_generated|rdptr_g[2]                                                 ; system_0:u0|Audio_0:the_Audio_0|AUDIO_DAC_FIFO:the_AUDIO_DAC_FIFO|FIFO_16_256:u0|dcfifo:dcfifo_component|dcfifo_hlj1:auto_generated|altsyncram_vk81:fifo_ram|altsyncram_brg1:altsyncram5|q_a[10]                         ; Audio_PLL:PLL2|altpll:altpll_component|_clk0 ; Audio_PLL:PLL2|altpll:altpll_component|_clk0 ; 54.320 ns                   ; 54.071 ns                 ; 3.785 ns                ;
; 50.286 ns                               ; Restricted to 235.07 MHz ( period = 4.25 ns )       ; system_0:u0|Audio_0:the_Audio_0|AUDIO_DAC_FIFO:the_AUDIO_DAC_FIFO|FIFO_16_256:u0|dcfifo:dcfifo_component|dcfifo_hlj1:auto_generated|rdptr_g[2]                                                 ; system_0:u0|Audio_0:the_Audio_0|AUDIO_DAC_FIFO:the_AUDIO_DAC_FIFO|FIFO_16_256:u0|dcfifo:dcfifo_component|dcfifo_hlj1:auto_generated|altsyncram_vk81:fifo_ram|altsyncram_brg1:altsyncram5|q_a[9]                          ; Audio_PLL:PLL2|altpll:altpll_component|_clk0 ; Audio_PLL:PLL2|altpll:altpll_component|_clk0 ; 54.320 ns                   ; 54.071 ns                 ; 3.785 ns                ;
; 50.286 ns                               ; Restricted to 235.07 MHz ( period = 4.25 ns )       ; system_0:u0|Audio_0:the_Audio_0|AUDIO_DAC_FIFO:the_AUDIO_DAC_FIFO|FIFO_16_256:u0|dcfifo:dcfifo_component|dcfifo_hlj1:auto_generated|rdptr_g[2]                                                 ; system_0:u0|Audio_0:the_Audio_0|AUDIO_DAC_FIFO:the_AUDIO_DAC_FIFO|FIFO_16_256:u0|dcfifo:dcfifo_component|dcfifo_hlj1:auto_generated|altsyncram_vk81:fifo_ram|altsyncram_brg1:altsyncram5|q_a[8]                          ; Audio_PLL:PLL2|altpll:altpll_component|_clk0 ; Audio_PLL:PLL2|altpll:altpll_component|_clk0 ; 54.320 ns                   ; 54.071 ns                 ; 3.785 ns                ;
; 50.286 ns                               ; Restricted to 235.07 MHz ( period = 4.25 ns )       ; system_0:u0|Audio_0:the_Audio_0|AUDIO_DAC_FIFO:the_AUDIO_DAC_FIFO|FIFO_16_256:u0|dcfifo:dcfifo_component|dcfifo_hlj1:auto_generated|rdptr_g[2]                                                 ; system_0:u0|Audio_0:the_Audio_0|AUDIO_DAC_FIFO:the_AUDIO_DAC_FIFO|FIFO_16_256:u0|dcfifo:dcfifo_component|dcfifo_hlj1:auto_generated|altsyncram_vk81:fifo_ram|altsyncram_brg1:altsyncram5|q_a[7]                          ; Audio_PLL:PLL2|altpll:altpll_component|_clk0 ; Audio_PLL:PLL2|altpll:altpll_component|_clk0 ; 54.320 ns                   ; 54.071 ns                 ; 3.785 ns                ;
; 50.286 ns                               ; Restricted to 235.07 MHz ( period = 4.25 ns )       ; system_0:u0|Audio_0:the_Audio_0|AUDIO_DAC_FIFO:the_AUDIO_DAC_FIFO|FIFO_16_256:u0|dcfifo:dcfifo_component|dcfifo_hlj1:auto_generated|rdptr_g[2]                                                 ; system_0:u0|Audio_0:the_Audio_0|AUDIO_DAC_FIFO:the_AUDIO_DAC_FIFO|FIFO_16_256:u0|dcfifo:dcfifo_component|dcfifo_hlj1:auto_generated|altsyncram_vk81:fifo_ram|altsyncram_brg1:altsyncram5|q_a[6]                          ; Audio_PLL:PLL2|altpll:altpll_component|_clk0 ; Audio_PLL:PLL2|altpll:altpll_component|_clk0 ; 54.320 ns                   ; 54.071 ns                 ; 3.785 ns                ;
; 50.286 ns                               ; Restricted to 235.07 MHz ( period = 4.25 ns )       ; system_0:u0|Audio_0:the_Audio_0|AUDIO_DAC_FIFO:the_AUDIO_DAC_FIFO|FIFO_16_256:u0|dcfifo:dcfifo_component|dcfifo_hlj1:auto_generated|rdptr_g[2]                                                 ; system_0:u0|Audio_0:the_Audio_0|AUDIO_DAC_FIFO:the_AUDIO_DAC_FIFO|FIFO_16_256:u0|dcfifo:dcfifo_component|dcfifo_hlj1:auto_generated|altsyncram_vk81:fifo_ram|altsyncram_brg1:altsyncram5|q_a[5]                          ; Audio_PLL:PLL2|altpll:altpll_component|_clk0 ; Audio_PLL:PLL2|altpll:altpll_component|_clk0 ; 54.320 ns                   ; 54.071 ns                 ; 3.785 ns                ;
; 50.286 ns                               ; Restricted to 235.07 MHz ( period = 4.25 ns )       ; system_0:u0|Audio_0:the_Audio_0|AUDIO_DAC_FIFO:the_AUDIO_DAC_FIFO|FIFO_16_256:u0|dcfifo:dcfifo_component|dcfifo_hlj1:auto_generated|rdptr_g[2]                                                 ; system_0:u0|Audio_0:the_Audio_0|AUDIO_DAC_FIFO:the_AUDIO_DAC_FIFO|FIFO_16_256:u0|dcfifo:dcfifo_component|dcfifo_hlj1:auto_generated|altsyncram_vk81:fifo_ram|altsyncram_brg1:altsyncram5|q_a[4]                          ; Audio_PLL:PLL2|altpll:altpll_component|_clk0 ; Audio_PLL:PLL2|altpll:altpll_component|_clk0 ; 54.320 ns                   ; 54.071 ns                 ; 3.785 ns                ;
; 50.286 ns                               ; Restricted to 235.07 MHz ( period = 4.25 ns )       ; system_0:u0|Audio_0:the_Audio_0|AUDIO_DAC_FIFO:the_AUDIO_DAC_FIFO|FIFO_16_256:u0|dcfifo:dcfifo_component|dcfifo_hlj1:auto_generated|rdptr_g[2]                                                 ; system_0:u0|Audio_0:the_Audio_0|AUDIO_DAC_FIFO:the_AUDIO_DAC_FIFO|FIFO_16_256:u0|dcfifo:dcfifo_component|dcfifo_hlj1:auto_generated|altsyncram_vk81:fifo_ram|altsyncram_brg1:altsyncram5|q_a[3]                          ; Audio_PLL:PLL2|altpll:altpll_component|_clk0 ; Audio_PLL:PLL2|altpll:altpll_component|_clk0 ; 54.320 ns                   ; 54.071 ns                 ; 3.785 ns                ;
; 50.286 ns                               ; Restricted to 235.07 MHz ( period = 4.25 ns )       ; system_0:u0|Audio_0:the_Audio_0|AUDIO_DAC_FIFO:the_AUDIO_DAC_FIFO|FIFO_16_256:u0|dcfifo:dcfifo_component|dcfifo_hlj1:auto_generated|rdptr_g[2]                                                 ; system_0:u0|Audio_0:the_Audio_0|AUDIO_DAC_FIFO:the_AUDIO_DAC_FIFO|FIFO_16_256:u0|dcfifo:dcfifo_component|dcfifo_hlj1:auto_generated|altsyncram_vk81:fifo_ram|altsyncram_brg1:altsyncram5|q_a[2]                          ; Audio_PLL:PLL2|altpll:altpll_component|_clk0 ; Audio_PLL:PLL2|altpll:altpll_component|_clk0 ; 54.320 ns                   ; 54.071 ns                 ; 3.785 ns                ;
; 50.286 ns                               ; Restricted to 235.07 MHz ( period = 4.25 ns )       ; system_0:u0|Audio_0:the_Audio_0|AUDIO_DAC_FIFO:the_AUDIO_DAC_FIFO|FIFO_16_256:u0|dcfifo:dcfifo_component|dcfifo_hlj1:auto_generated|rdptr_g[2]                                                 ; system_0:u0|Audio_0:the_Audio_0|AUDIO_DAC_FIFO:the_AUDIO_DAC_FIFO|FIFO_16_256:u0|dcfifo:dcfifo_component|dcfifo_hlj1:auto_generated|altsyncram_vk81:fifo_ram|altsyncram_brg1:altsyncram5|q_a[1]                          ; Audio_PLL:PLL2|altpll:altpll_component|_clk0 ; Audio_PLL:PLL2|altpll:altpll_component|_clk0 ; 54.320 ns                   ; 54.071 ns                 ; 3.785 ns                ;
; 50.286 ns                               ; Restricted to 235.07 MHz ( period = 4.25 ns )       ; system_0:u0|Audio_0:the_Audio_0|AUDIO_DAC_FIFO:the_AUDIO_DAC_FIFO|FIFO_16_256:u0|dcfifo:dcfifo_component|dcfifo_hlj1:auto_generated|rdptr_g[2]                                                 ; system_0:u0|Audio_0:the_Audio_0|AUDIO_DAC_FIFO:the_AUDIO_DAC_FIFO|FIFO_16_256:u0|dcfifo:dcfifo_component|dcfifo_hlj1:auto_generated|altsyncram_vk81:fifo_ram|altsyncram_brg1:altsyncram5|q_a[0]                          ; Audio_PLL:PLL2|altpll:altpll_component|_clk0 ; Audio_PLL:PLL2|altpll:altpll_component|_clk0 ; 54.320 ns                   ; 54.071 ns                 ; 3.785 ns                ;
; 50.286 ns                               ; 247.89 MHz ( period = 4.034 ns )                    ; system_0:u0|Audio_0:the_Audio_0|AUDIO_DAC_FIFO:the_AUDIO_DAC_FIFO|FIFO_16_256:u0|dcfifo:dcfifo_component|dcfifo_hlj1:auto_generated|alt_synch_pipe_jcb:rs_dgwp|dffpipe_hd9:dffpipe8|dffe10a[5] ; system_0:u0|Audio_0:the_Audio_0|AUDIO_DAC_FIFO:the_AUDIO_DAC_FIFO|FIFO_16_256:u0|dcfifo:dcfifo_component|dcfifo_hlj1:auto_generated|a_graycounter_g86:rdptr_g1p|counter_ffa[6]                                           ; Audio_PLL:PLL2|altpll:altpll_component|_clk0 ; Audio_PLL:PLL2|altpll:altpll_component|_clk0 ; 54.320 ns                   ; 54.107 ns                 ; 3.821 ns                ;
; 50.288 ns                               ; Restricted to 235.07 MHz ( period = 4.25 ns )       ; system_0:u0|Audio_0:the_Audio_0|AUDIO_DAC_FIFO:the_AUDIO_DAC_FIFO|FIFO_16_256:u0|dcfifo:dcfifo_component|dcfifo_hlj1:auto_generated|rdptr_g[0]                                                 ; system_0:u0|Audio_0:the_Audio_0|AUDIO_DAC_FIFO:the_AUDIO_DAC_FIFO|FIFO_16_256:u0|dcfifo:dcfifo_component|dcfifo_hlj1:auto_generated|altsyncram_vk81:fifo_ram|altsyncram_brg1:altsyncram5|ram_block6a0~porta_address_reg7 ; Audio_PLL:PLL2|altpll:altpll_component|_clk0 ; Audio_PLL:PLL2|altpll:altpll_component|_clk0 ; 54.320 ns                   ; 54.097 ns                 ; 3.809 ns                ;
; 50.288 ns                               ; Restricted to 235.07 MHz ( period = 4.25 ns )       ; system_0:u0|Audio_0:the_Audio_0|AUDIO_DAC_FIFO:the_AUDIO_DAC_FIFO|FIFO_16_256:u0|dcfifo:dcfifo_component|dcfifo_hlj1:auto_generated|rdptr_g[0]                                                 ; system_0:u0|Audio_0:the_Audio_0|AUDIO_DAC_FIFO:the_AUDIO_DAC_FIFO|FIFO_16_256:u0|dcfifo:dcfifo_component|dcfifo_hlj1:auto_generated|altsyncram_vk81:fifo_ram|altsyncram_brg1:altsyncram5|ram_block6a0~porta_address_reg6 ; Audio_PLL:PLL2|altpll:altpll_component|_clk0 ; Audio_PLL:PLL2|altpll:altpll_component|_clk0 ; 54.320 ns                   ; 54.097 ns                 ; 3.809 ns                ;
; 50.288 ns                               ; Restricted to 235.07 MHz ( period = 4.25 ns )       ; system_0:u0|Audio_0:the_Audio_0|AUDIO_DAC_FIFO:the_AUDIO_DAC_FIFO|FIFO_16_256:u0|dcfifo:dcfifo_component|dcfifo_hlj1:auto_generated|rdptr_g[0]                                                 ; system_0:u0|Audio_0:the_Audio_0|AUDIO_DAC_FIFO:the_AUDIO_DAC_FIFO|FIFO_16_256:u0|dcfifo:dcfifo_component|dcfifo_hlj1:auto_generated|altsyncram_vk81:fifo_ram|altsyncram_brg1:altsyncram5|ram_block6a0~porta_address_reg5 ; Audio_PLL:PLL2|altpll:altpll_component|_clk0 ; Audio_PLL:PLL2|altpll:altpll_component|_clk0 ; 54.320 ns                   ; 54.097 ns                 ; 3.809 ns                ;
; 50.288 ns                               ; Restricted to 235.07 MHz ( period = 4.25 ns )       ; system_0:u0|Audio_0:the_Audio_0|AUDIO_DAC_FIFO:the_AUDIO_DAC_FIFO|FIFO_16_256:u0|dcfifo:dcfifo_component|dcfifo_hlj1:auto_generated|rdptr_g[0]                                                 ; system_0:u0|Audio_0:the_Audio_0|AUDIO_DAC_FIFO:the_AUDIO_DAC_FIFO|FIFO_16_256:u0|dcfifo:dcfifo_component|dcfifo_hlj1:auto_generated|altsyncram_vk81:fifo_ram|altsyncram_brg1:altsyncram5|ram_block6a0~porta_address_reg4 ; Audio_PLL:PLL2|altpll:altpll_component|_clk0 ; Audio_PLL:PLL2|altpll:altpll_component|_clk0 ; 54.320 ns                   ; 54.097 ns                 ; 3.809 ns                ;
; 50.288 ns                               ; Restricted to 235.07 MHz ( period = 4.25 ns )       ; system_0:u0|Audio_0:the_Audio_0|AUDIO_DAC_FIFO:the_AUDIO_DAC_FIFO|FIFO_16_256:u0|dcfifo:dcfifo_component|dcfifo_hlj1:auto_generated|rdptr_g[0]                                                 ; system_0:u0|Audio_0:the_Audio_0|AUDIO_DAC_FIFO:the_AUDIO_DAC_FIFO|FIFO_16_256:u0|dcfifo:dcfifo_component|dcfifo_hlj1:auto_generated|altsyncram_vk81:fifo_ram|altsyncram_brg1:altsyncram5|ram_block6a0~porta_address_reg3 ; Audio_PLL:PLL2|altpll:altpll_component|_clk0 ; Audio_PLL:PLL2|altpll:altpll_component|_clk0 ; 54.320 ns                   ; 54.097 ns                 ; 3.809 ns                ;
; 50.288 ns                               ; Restricted to 235.07 MHz ( period = 4.25 ns )       ; system_0:u0|Audio_0:the_Audio_0|AUDIO_DAC_FIFO:the_AUDIO_DAC_FIFO|FIFO_16_256:u0|dcfifo:dcfifo_component|dcfifo_hlj1:auto_generated|rdptr_g[0]                                                 ; system_0:u0|Audio_0:the_Audio_0|AUDIO_DAC_FIFO:the_AUDIO_DAC_FIFO|FIFO_16_256:u0|dcfifo:dcfifo_component|dcfifo_hlj1:auto_generated|altsyncram_vk81:fifo_ram|altsyncram_brg1:altsyncram5|ram_block6a0~porta_address_reg2 ; Audio_PLL:PLL2|altpll:altpll_component|_clk0 ; Audio_PLL:PLL2|altpll:altpll_component|_clk0 ; 54.320 ns                   ; 54.097 ns                 ; 3.809 ns                ;
; 50.288 ns                               ; Restricted to 235.07 MHz ( period = 4.25 ns )       ; system_0:u0|Audio_0:the_Audio_0|AUDIO_DAC_FIFO:the_AUDIO_DAC_FIFO|FIFO_16_256:u0|dcfifo:dcfifo_component|dcfifo_hlj1:auto_generated|rdptr_g[0]                                                 ; system_0:u0|Audio_0:the_Audio_0|AUDIO_DAC_FIFO:the_AUDIO_DAC_FIFO|FIFO_16_256:u0|dcfifo:dcfifo_component|dcfifo_hlj1:auto_generated|altsyncram_vk81:fifo_ram|altsyncram_brg1:altsyncram5|ram_block6a0~porta_address_reg1 ; Audio_PLL:PLL2|altpll:altpll_component|_clk0 ; Audio_PLL:PLL2|altpll:altpll_component|_clk0 ; 54.320 ns                   ; 54.097 ns                 ; 3.809 ns                ;
; 50.288 ns                               ; Restricted to 235.07 MHz ( period = 4.25 ns )       ; system_0:u0|Audio_0:the_Audio_0|AUDIO_DAC_FIFO:the_AUDIO_DAC_FIFO|FIFO_16_256:u0|dcfifo:dcfifo_component|dcfifo_hlj1:auto_generated|rdptr_g[0]                                                 ; system_0:u0|Audio_0:the_Audio_0|AUDIO_DAC_FIFO:the_AUDIO_DAC_FIFO|FIFO_16_256:u0|dcfifo:dcfifo_component|dcfifo_hlj1:auto_generated|altsyncram_vk81:fifo_ram|altsyncram_brg1:altsyncram5|ram_block6a0~porta_address_reg0 ; Audio_PLL:PLL2|altpll:altpll_component|_clk0 ; Audio_PLL:PLL2|altpll:altpll_component|_clk0 ; 54.320 ns                   ; 54.097 ns                 ; 3.809 ns                ;
; 50.289 ns                               ; 248.08 MHz ( period = 4.031 ns )                    ; system_0:u0|Audio_0:the_Audio_0|AUDIO_DAC_FIFO:the_AUDIO_DAC_FIFO|FIFO_16_256:u0|dcfifo:dcfifo_component|dcfifo_hlj1:auto_generated|rdptr_g[4]                                                 ; system_0:u0|Audio_0:the_Audio_0|AUDIO_DAC_FIFO:the_AUDIO_DAC_FIFO|FIFO_16_256:u0|dcfifo:dcfifo_component|dcfifo_hlj1:auto_generated|a_graycounter_g86:rdptr_g1p|counter_ffa[4]                                           ; Audio_PLL:PLL2|altpll:altpll_component|_clk0 ; Audio_PLL:PLL2|altpll:altpll_component|_clk0 ; 54.320 ns                   ; 54.107 ns                 ; 3.818 ns                ;
; 50.292 ns                               ; 248.26 MHz ( period = 4.028 ns )                    ; system_0:u0|Audio_0:the_Audio_0|AUDIO_DAC_FIFO:the_AUDIO_DAC_FIFO|FIFO_16_256:u0|dcfifo:dcfifo_component|dcfifo_hlj1:auto_generated|alt_synch_pipe_jcb:rs_dgwp|dffpipe_hd9:dffpipe8|dffe10a[8] ; system_0:u0|Audio_0:the_Audio_0|AUDIO_DAC_FIFO:the_AUDIO_DAC_FIFO|FIFO_16_256:u0|dcfifo:dcfifo_component|dcfifo_hlj1:auto_generated|a_graycounter_g86:rdptr_g1p|counter_ffa[3]                                           ; Audio_PLL:PLL2|altpll:altpll_component|_clk0 ; Audio_PLL:PLL2|altpll:altpll_component|_clk0 ; 54.320 ns                   ; 54.107 ns                 ; 3.815 ns                ;
; 50.294 ns                               ; 248.39 MHz ( period = 4.026 ns )                    ; system_0:u0|Audio_0:the_Audio_0|AUDIO_DAC_FIFO:the_AUDIO_DAC_FIFO|FIFO_16_256:u0|dcfifo:dcfifo_component|dcfifo_hlj1:auto_generated|rdptr_g[1]                                                 ; system_0:u0|Audio_0:the_Audio_0|AUDIO_DAC_FIFO:the_AUDIO_DAC_FIFO|FIFO_16_256:u0|dcfifo:dcfifo_component|dcfifo_hlj1:auto_generated|a_graycounter_g86:rdptr_g1p|counter_ffa[1]                                           ; Audio_PLL:PLL2|altpll:altpll_component|_clk0 ; Audio_PLL:PLL2|altpll:altpll_component|_clk0 ; 54.320 ns                   ; 54.107 ns                 ; 3.813 ns                ;
; 50.295 ns                               ; 248.45 MHz ( period = 4.025 ns )                    ; system_0:u0|Audio_0:the_Audio_0|AUDIO_DAC_FIFO:the_AUDIO_DAC_FIFO|FIFO_16_256:u0|dcfifo:dcfifo_component|dcfifo_hlj1:auto_generated|rdptr_g[8]                                                 ; system_0:u0|Audio_0:the_Audio_0|AUDIO_DAC_FIFO:the_AUDIO_DAC_FIFO|FIFO_16_256:u0|dcfifo:dcfifo_component|dcfifo_hlj1:auto_generated|a_graycounter_g86:rdptr_g1p|counter_ffa[1]                                           ; Audio_PLL:PLL2|altpll:altpll_component|_clk0 ; Audio_PLL:PLL2|altpll:altpll_component|_clk0 ; 54.320 ns                   ; 54.107 ns                 ; 3.812 ns                ;
; 50.319 ns                               ; 249.94 MHz ( period = 4.001 ns )                    ; system_0:u0|Audio_0:the_Audio_0|AUDIO_DAC_FIFO:the_AUDIO_DAC_FIFO|FIFO_16_256:u0|dcfifo:dcfifo_component|dcfifo_hlj1:auto_generated|alt_synch_pipe_jcb:rs_dgwp|dffpipe_hd9:dffpipe8|dffe10a[3] ; system_0:u0|Audio_0:the_Audio_0|AUDIO_DAC_FIFO:the_AUDIO_DAC_FIFO|FIFO_16_256:u0|dcfifo:dcfifo_component|dcfifo_hlj1:auto_generated|a_graycounter_g86:rdptr_g1p|counter_ffa[7]                                           ; Audio_PLL:PLL2|altpll:altpll_component|_clk0 ; Audio_PLL:PLL2|altpll:altpll_component|_clk0 ; 54.320 ns                   ; 54.107 ns                 ; 3.788 ns                ;
; 50.324 ns                               ; 250.25 MHz ( period = 3.996 ns )                    ; system_0:u0|Audio_0:the_Audio_0|AUDIO_DAC_FIFO:the_AUDIO_DAC_FIFO|FIFO_16_256:u0|dcfifo:dcfifo_component|dcfifo_hlj1:auto_generated|alt_synch_pipe_jcb:rs_dgwp|dffpipe_hd9:dffpipe8|dffe10a[0] ; system_0:u0|Audio_0:the_Audio_0|AUDIO_DAC_FIFO:the_AUDIO_DAC_FIFO|FIFO_16_256:u0|dcfifo:dcfifo_component|dcfifo_hlj1:auto_generated|a_graycounter_g86:rdptr_g1p|counter_ffa[3]                                           ; Audio_PLL:PLL2|altpll:altpll_component|_clk0 ; Audio_PLL:PLL2|altpll:altpll_component|_clk0 ; 54.320 ns                   ; 54.107 ns                 ; 3.783 ns                ;
; 50.327 ns                               ; 250.44 MHz ( period = 3.993 ns )                    ; system_0:u0|Audio_0:the_Audio_0|AUDIO_DAC_FIFO:the_AUDIO_DAC_FIFO|FIFO_16_256:u0|dcfifo:dcfifo_component|dcfifo_hlj1:auto_generated|rdptr_g[7]                                                 ; system_0:u0|Audio_0:the_Audio_0|AUDIO_DAC_FIFO:the_AUDIO_DAC_FIFO|FIFO_16_256:u0|dcfifo:dcfifo_component|dcfifo_hlj1:auto_generated|a_graycounter_g86:rdptr_g1p|counter_ffa[1]                                           ; Audio_PLL:PLL2|altpll:altpll_component|_clk0 ; Audio_PLL:PLL2|altpll:altpll_component|_clk0 ; 54.320 ns                   ; 54.107 ns                 ; 3.780 ns                ;
; 50.329 ns                               ; 250.56 MHz ( period = 3.991 ns )                    ; system_0:u0|Audio_0:the_Audio_0|AUDIO_DAC_FIFO:the_AUDIO_DAC_FIFO|mDATA_RD                                                                                                                     ; system_0:u0|Audio_0:the_Audio_0|AUDIO_DAC_FIFO:the_AUDIO_DAC_FIFO|FIFO_16_256:u0|dcfifo:dcfifo_component|dcfifo_hlj1:auto_generated|a_graycounter_g86:rdptr_g1p|counter_ffa[6]                                           ; Audio_PLL:PLL2|altpll:altpll_component|_clk0 ; Audio_PLL:PLL2|altpll:altpll_component|_clk0 ; 54.320 ns                   ; 54.136 ns                 ; 3.807 ns                ;
; 50.336 ns                               ; 251.00 MHz ( period = 3.984 ns )                    ; system_0:u0|Audio_0:the_Audio_0|AUDIO_DAC_FIFO:the_AUDIO_DAC_FIFO|FIFO_16_256:u0|dcfifo:dcfifo_component|dcfifo_hlj1:auto_generated|alt_synch_pipe_jcb:rs_dgwp|dffpipe_hd9:dffpipe8|dffe10a[1] ; system_0:u0|Audio_0:the_Audio_0|AUDIO_DAC_FIFO:the_AUDIO_DAC_FIFO|FIFO_16_256:u0|dcfifo:dcfifo_component|dcfifo_hlj1:auto_generated|a_graycounter_g86:rdptr_g1p|counter_ffa[1]                                           ; Audio_PLL:PLL2|altpll:altpll_component|_clk0 ; Audio_PLL:PLL2|altpll:altpll_component|_clk0 ; 54.320 ns                   ; 54.107 ns                 ; 3.771 ns                ;
; 50.341 ns                               ; 251.32 MHz ( period = 3.979 ns )                    ; system_0:u0|Audio_0:the_Audio_0|AUDIO_DAC_FIFO:the_AUDIO_DAC_FIFO|FIFO_16_256:u0|dcfifo:dcfifo_component|dcfifo_hlj1:auto_generated|rdptr_g[2]                                                 ; system_0:u0|Audio_0:the_Audio_0|AUDIO_DAC_FIFO:the_AUDIO_DAC_FIFO|FIFO_16_256:u0|dcfifo:dcfifo_component|dcfifo_hlj1:auto_generated|a_graycounter_g86:rdptr_g1p|parity_ff                                                ; Audio_PLL:PLL2|altpll:altpll_component|_clk0 ; Audio_PLL:PLL2|altpll:altpll_component|_clk0 ; 54.320 ns                   ; 54.108 ns                 ; 3.767 ns                ;
; 50.350 ns                               ; 251.89 MHz ( period = 3.970 ns )                    ; system_0:u0|Audio_0:the_Audio_0|AUDIO_DAC_FIFO:the_AUDIO_DAC_FIFO|FIFO_16_256:u0|dcfifo:dcfifo_component|dcfifo_hlj1:auto_generated|rdptr_g[5]                                                 ; system_0:u0|Audio_0:the_Audio_0|AUDIO_DAC_FIFO:the_AUDIO_DAC_FIFO|FIFO_16_256:u0|dcfifo:dcfifo_component|dcfifo_hlj1:auto_generated|a_graycounter_g86:rdptr_g1p|counter_ffa[0]                                           ; Audio_PLL:PLL2|altpll:altpll_component|_clk0 ; Audio_PLL:PLL2|altpll:altpll_component|_clk0 ; 54.320 ns                   ; 54.107 ns                 ; 3.757 ns                ;
; 50.356 ns                               ; 252.27 MHz ( period = 3.964 ns )                    ; system_0:u0|Audio_0:the_Audio_0|AUDIO_DAC_FIFO:the_AUDIO_DAC_FIFO|FIFO_16_256:u0|dcfifo:dcfifo_component|dcfifo_hlj1:auto_generated|rdptr_g[3]                                                 ; system_0:u0|Audio_0:the_Audio_0|AUDIO_DAC_FIFO:the_AUDIO_DAC_FIFO|FIFO_16_256:u0|dcfifo:dcfifo_component|dcfifo_hlj1:auto_generated|a_graycounter_g86:rdptr_g1p|counter_ffa[2]                                           ; Audio_PLL:PLL2|altpll:altpll_component|_clk0 ; Audio_PLL:PLL2|altpll:altpll_component|_clk0 ; 54.320 ns                   ; 54.108 ns                 ; 3.752 ns                ;
; 50.357 ns                               ; 252.33 MHz ( period = 3.963 ns )                    ; system_0:u0|Audio_0:the_Audio_0|AUDIO_DAC_FIFO:the_AUDIO_DAC_FIFO|FIFO_16_256:u0|dcfifo:dcfifo_component|dcfifo_hlj1:auto_generated|alt_synch_pipe_jcb:rs_dgwp|dffpipe_hd9:dffpipe8|dffe10a[5] ; system_0:u0|Audio_0:the_Audio_0|AUDIO_DAC_FIFO:the_AUDIO_DAC_FIFO|FIFO_16_256:u0|dcfifo:dcfifo_component|dcfifo_hlj1:auto_generated|a_graycounter_g86:rdptr_g1p|counter_ffa[5]                                           ; Audio_PLL:PLL2|altpll:altpll_component|_clk0 ; Audio_PLL:PLL2|altpll:altpll_component|_clk0 ; 54.320 ns                   ; 54.107 ns                 ; 3.750 ns                ;
; 50.360 ns                               ; 252.53 MHz ( period = 3.960 ns )                    ; system_0:u0|Audio_0:the_Audio_0|AUDIO_DAC_FIFO:the_AUDIO_DAC_FIFO|FIFO_16_256:u0|dcfifo:dcfifo_component|dcfifo_hlj1:auto_generated|rdptr_g[4]                                                 ; system_0:u0|Audio_0:the_Audio_0|AUDIO_DAC_FIFO:the_AUDIO_DAC_FIFO|FIFO_16_256:u0|dcfifo:dcfifo_component|dcfifo_hlj1:auto_generated|a_graycounter_g86:rdptr_g1p|counter_ffa[3]                                           ; Audio_PLL:PLL2|altpll:altpll_component|_clk0 ; Audio_PLL:PLL2|altpll:altpll_component|_clk0 ; 54.320 ns                   ; 54.107 ns                 ; 3.747 ns                ;
; 50.363 ns                               ; 252.72 MHz ( period = 3.957 ns )                    ; system_0:u0|Audio_0:the_Audio_0|AUDIO_DAC_FIFO:the_AUDIO_DAC_FIFO|FIFO_16_256:u0|dcfifo:dcfifo_component|dcfifo_hlj1:auto_generated|alt_synch_pipe_jcb:rs_dgwp|dffpipe_hd9:dffpipe8|dffe10a[8] ; system_0:u0|Audio_0:the_Audio_0|AUDIO_DAC_FIFO:the_AUDIO_DAC_FIFO|FIFO_16_256:u0|dcfifo:dcfifo_component|dcfifo_hlj1:auto_generated|a_graycounter_g86:rdptr_g1p|counter_ffa[2]                                           ; Audio_PLL:PLL2|altpll:altpll_component|_clk0 ; Audio_PLL:PLL2|altpll:altpll_component|_clk0 ; 54.320 ns                   ; 54.107 ns                 ; 3.744 ns                ;
; 50.368 ns                               ; Restricted to 235.07 MHz ( period = 4.25 ns )       ; system_0:u0|Audio_0:the_Audio_0|AUDIO_DAC_FIFO:the_AUDIO_DAC_FIFO|FIFO_16_256:u0|dcfifo:dcfifo_component|dcfifo_hlj1:auto_generated|rdptr_g[0]                                                 ; system_0:u0|Audio_0:the_Audio_0|AUDIO_DAC_FIFO:the_AUDIO_DAC_FIFO|FIFO_16_256:u0|dcfifo:dcfifo_component|dcfifo_hlj1:auto_generated|altsyncram_vk81:fifo_ram|altsyncram_brg1:altsyncram5|q_a[15]                         ; Audio_PLL:PLL2|altpll:altpll_component|_clk0 ; Audio_PLL:PLL2|altpll:altpll_component|_clk0 ; 54.320 ns                   ; 54.071 ns                 ; 3.703 ns                ;
; 50.368 ns                               ; Restricted to 235.07 MHz ( period = 4.25 ns )       ; system_0:u0|Audio_0:the_Audio_0|AUDIO_DAC_FIFO:the_AUDIO_DAC_FIFO|FIFO_16_256:u0|dcfifo:dcfifo_component|dcfifo_hlj1:auto_generated|rdptr_g[0]                                                 ; system_0:u0|Audio_0:the_Audio_0|AUDIO_DAC_FIFO:the_AUDIO_DAC_FIFO|FIFO_16_256:u0|dcfifo:dcfifo_component|dcfifo_hlj1:auto_generated|altsyncram_vk81:fifo_ram|altsyncram_brg1:altsyncram5|q_a[14]                         ; Audio_PLL:PLL2|altpll:altpll_component|_clk0 ; Audio_PLL:PLL2|altpll:altpll_component|_clk0 ; 54.320 ns                   ; 54.071 ns                 ; 3.703 ns                ;
; 50.368 ns                               ; Restricted to 235.07 MHz ( period = 4.25 ns )       ; system_0:u0|Audio_0:the_Audio_0|AUDIO_DAC_FIFO:the_AUDIO_DAC_FIFO|FIFO_16_256:u0|dcfifo:dcfifo_component|dcfifo_hlj1:auto_generated|rdptr_g[0]                                                 ; system_0:u0|Audio_0:the_Audio_0|AUDIO_DAC_FIFO:the_AUDIO_DAC_FIFO|FIFO_16_256:u0|dcfifo:dcfifo_component|dcfifo_hlj1:auto_generated|altsyncram_vk81:fifo_ram|altsyncram_brg1:altsyncram5|q_a[13]                         ; Audio_PLL:PLL2|altpll:altpll_component|_clk0 ; Audio_PLL:PLL2|altpll:altpll_component|_clk0 ; 54.320 ns                   ; 54.071 ns                 ; 3.703 ns                ;
; 50.368 ns                               ; Restricted to 235.07 MHz ( period = 4.25 ns )       ; system_0:u0|Audio_0:the_Audio_0|AUDIO_DAC_FIFO:the_AUDIO_DAC_FIFO|FIFO_16_256:u0|dcfifo:dcfifo_component|dcfifo_hlj1:auto_generated|rdptr_g[0]                                                 ; system_0:u0|Audio_0:the_Audio_0|AUDIO_DAC_FIFO:the_AUDIO_DAC_FIFO|FIFO_16_256:u0|dcfifo:dcfifo_component|dcfifo_hlj1:auto_generated|altsyncram_vk81:fifo_ram|altsyncram_brg1:altsyncram5|q_a[12]                         ; Audio_PLL:PLL2|altpll:altpll_component|_clk0 ; Audio_PLL:PLL2|altpll:altpll_component|_clk0 ; 54.320 ns                   ; 54.071 ns                 ; 3.703 ns                ;
; 50.368 ns                               ; Restricted to 235.07 MHz ( period = 4.25 ns )       ; system_0:u0|Audio_0:the_Audio_0|AUDIO_DAC_FIFO:the_AUDIO_DAC_FIFO|FIFO_16_256:u0|dcfifo:dcfifo_component|dcfifo_hlj1:auto_generated|rdptr_g[0]                                                 ; system_0:u0|Audio_0:the_Audio_0|AUDIO_DAC_FIFO:the_AUDIO_DAC_FIFO|FIFO_16_256:u0|dcfifo:dcfifo_component|dcfifo_hlj1:auto_generated|altsyncram_vk81:fifo_ram|altsyncram_brg1:altsyncram5|q_a[11]                         ; Audio_PLL:PLL2|altpll:altpll_component|_clk0 ; Audio_PLL:PLL2|altpll:altpll_component|_clk0 ; 54.320 ns                   ; 54.071 ns                 ; 3.703 ns                ;
; 50.368 ns                               ; Restricted to 235.07 MHz ( period = 4.25 ns )       ; system_0:u0|Audio_0:the_Audio_0|AUDIO_DAC_FIFO:the_AUDIO_DAC_FIFO|FIFO_16_256:u0|dcfifo:dcfifo_component|dcfifo_hlj1:auto_generated|rdptr_g[0]                                                 ; system_0:u0|Audio_0:the_Audio_0|AUDIO_DAC_FIFO:the_AUDIO_DAC_FIFO|FIFO_16_256:u0|dcfifo:dcfifo_component|dcfifo_hlj1:auto_generated|altsyncram_vk81:fifo_ram|altsyncram_brg1:altsyncram5|q_a[10]                         ; Audio_PLL:PLL2|altpll:altpll_component|_clk0 ; Audio_PLL:PLL2|altpll:altpll_component|_clk0 ; 54.320 ns                   ; 54.071 ns                 ; 3.703 ns                ;
; 50.368 ns                               ; Restricted to 235.07 MHz ( period = 4.25 ns )       ; system_0:u0|Audio_0:the_Audio_0|AUDIO_DAC_FIFO:the_AUDIO_DAC_FIFO|FIFO_16_256:u0|dcfifo:dcfifo_component|dcfifo_hlj1:auto_generated|rdptr_g[0]                                                 ; system_0:u0|Audio_0:the_Audio_0|AUDIO_DAC_FIFO:the_AUDIO_DAC_FIFO|FIFO_16_256:u0|dcfifo:dcfifo_component|dcfifo_hlj1:auto_generated|altsyncram_vk81:fifo_ram|altsyncram_brg1:altsyncram5|q_a[9]                          ; Audio_PLL:PLL2|altpll:altpll_component|_clk0 ; Audio_PLL:PLL2|altpll:altpll_component|_clk0 ; 54.320 ns                   ; 54.071 ns                 ; 3.703 ns                ;
; 50.368 ns                               ; Restricted to 235.07 MHz ( period = 4.25 ns )       ; system_0:u0|Audio_0:the_Audio_0|AUDIO_DAC_FIFO:the_AUDIO_DAC_FIFO|FIFO_16_256:u0|dcfifo:dcfifo_component|dcfifo_hlj1:auto_generated|rdptr_g[0]                                                 ; system_0:u0|Audio_0:the_Audio_0|AUDIO_DAC_FIFO:the_AUDIO_DAC_FIFO|FIFO_16_256:u0|dcfifo:dcfifo_component|dcfifo_hlj1:auto_generated|altsyncram_vk81:fifo_ram|altsyncram_brg1:altsyncram5|q_a[8]                          ; Audio_PLL:PLL2|altpll:altpll_component|_clk0 ; Audio_PLL:PLL2|altpll:altpll_component|_clk0 ; 54.320 ns                   ; 54.071 ns                 ; 3.703 ns                ;
; 50.368 ns                               ; Restricted to 235.07 MHz ( period = 4.25 ns )       ; system_0:u0|Audio_0:the_Audio_0|AUDIO_DAC_FIFO:the_AUDIO_DAC_FIFO|FIFO_16_256:u0|dcfifo:dcfifo_component|dcfifo_hlj1:auto_generated|rdptr_g[0]                                                 ; system_0:u0|Audio_0:the_Audio_0|AUDIO_DAC_FIFO:the_AUDIO_DAC_FIFO|FIFO_16_256:u0|dcfifo:dcfifo_component|dcfifo_hlj1:auto_generated|altsyncram_vk81:fifo_ram|altsyncram_brg1:altsyncram5|q_a[7]                          ; Audio_PLL:PLL2|altpll:altpll_component|_clk0 ; Audio_PLL:PLL2|altpll:altpll_component|_clk0 ; 54.320 ns                   ; 54.071 ns                 ; 3.703 ns                ;
; 50.368 ns                               ; Restricted to 235.07 MHz ( period = 4.25 ns )       ; system_0:u0|Audio_0:the_Audio_0|AUDIO_DAC_FIFO:the_AUDIO_DAC_FIFO|FIFO_16_256:u0|dcfifo:dcfifo_component|dcfifo_hlj1:auto_generated|rdptr_g[0]                                                 ; system_0:u0|Audio_0:the_Audio_0|AUDIO_DAC_FIFO:the_AUDIO_DAC_FIFO|FIFO_16_256:u0|dcfifo:dcfifo_component|dcfifo_hlj1:auto_generated|altsyncram_vk81:fifo_ram|altsyncram_brg1:altsyncram5|q_a[6]                          ; Audio_PLL:PLL2|altpll:altpll_component|_clk0 ; Audio_PLL:PLL2|altpll:altpll_component|_clk0 ; 54.320 ns                   ; 54.071 ns                 ; 3.703 ns                ;
; 50.368 ns                               ; Restricted to 235.07 MHz ( period = 4.25 ns )       ; system_0:u0|Audio_0:the_Audio_0|AUDIO_DAC_FIFO:the_AUDIO_DAC_FIFO|FIFO_16_256:u0|dcfifo:dcfifo_component|dcfifo_hlj1:auto_generated|rdptr_g[0]                                                 ; system_0:u0|Audio_0:the_Audio_0|AUDIO_DAC_FIFO:the_AUDIO_DAC_FIFO|FIFO_16_256:u0|dcfifo:dcfifo_component|dcfifo_hlj1:auto_generated|altsyncram_vk81:fifo_ram|altsyncram_brg1:altsyncram5|q_a[5]                          ; Audio_PLL:PLL2|altpll:altpll_component|_clk0 ; Audio_PLL:PLL2|altpll:altpll_component|_clk0 ; 54.320 ns                   ; 54.071 ns                 ; 3.703 ns                ;
; 50.368 ns                               ; Restricted to 235.07 MHz ( period = 4.25 ns )       ; system_0:u0|Audio_0:the_Audio_0|AUDIO_DAC_FIFO:the_AUDIO_DAC_FIFO|FIFO_16_256:u0|dcfifo:dcfifo_component|dcfifo_hlj1:auto_generated|rdptr_g[0]                                                 ; system_0:u0|Audio_0:the_Audio_0|AUDIO_DAC_FIFO:the_AUDIO_DAC_FIFO|FIFO_16_256:u0|dcfifo:dcfifo_component|dcfifo_hlj1:auto_generated|altsyncram_vk81:fifo_ram|altsyncram_brg1:altsyncram5|q_a[4]                          ; Audio_PLL:PLL2|altpll:altpll_component|_clk0 ; Audio_PLL:PLL2|altpll:altpll_component|_clk0 ; 54.320 ns                   ; 54.071 ns                 ; 3.703 ns                ;
; 50.368 ns                               ; Restricted to 235.07 MHz ( period = 4.25 ns )       ; system_0:u0|Audio_0:the_Audio_0|AUDIO_DAC_FIFO:the_AUDIO_DAC_FIFO|FIFO_16_256:u0|dcfifo:dcfifo_component|dcfifo_hlj1:auto_generated|rdptr_g[0]                                                 ; system_0:u0|Audio_0:the_Audio_0|AUDIO_DAC_FIFO:the_AUDIO_DAC_FIFO|FIFO_16_256:u0|dcfifo:dcfifo_component|dcfifo_hlj1:auto_generated|altsyncram_vk81:fifo_ram|altsyncram_brg1:altsyncram5|q_a[3]                          ; Audio_PLL:PLL2|altpll:altpll_component|_clk0 ; Audio_PLL:PLL2|altpll:altpll_component|_clk0 ; 54.320 ns                   ; 54.071 ns                 ; 3.703 ns                ;
; 50.368 ns                               ; Restricted to 235.07 MHz ( period = 4.25 ns )       ; system_0:u0|Audio_0:the_Audio_0|AUDIO_DAC_FIFO:the_AUDIO_DAC_FIFO|FIFO_16_256:u0|dcfifo:dcfifo_component|dcfifo_hlj1:auto_generated|rdptr_g[0]                                                 ; system_0:u0|Audio_0:the_Audio_0|AUDIO_DAC_FIFO:the_AUDIO_DAC_FIFO|FIFO_16_256:u0|dcfifo:dcfifo_component|dcfifo_hlj1:auto_generated|altsyncram_vk81:fifo_ram|altsyncram_brg1:altsyncram5|q_a[2]                          ; Audio_PLL:PLL2|altpll:altpll_component|_clk0 ; Audio_PLL:PLL2|altpll:altpll_component|_clk0 ; 54.320 ns                   ; 54.071 ns                 ; 3.703 ns                ;
; 50.368 ns                               ; Restricted to 235.07 MHz ( period = 4.25 ns )       ; system_0:u0|Audio_0:the_Audio_0|AUDIO_DAC_FIFO:the_AUDIO_DAC_FIFO|FIFO_16_256:u0|dcfifo:dcfifo_component|dcfifo_hlj1:auto_generated|rdptr_g[0]                                                 ; system_0:u0|Audio_0:the_Audio_0|AUDIO_DAC_FIFO:the_AUDIO_DAC_FIFO|FIFO_16_256:u0|dcfifo:dcfifo_component|dcfifo_hlj1:auto_generated|altsyncram_vk81:fifo_ram|altsyncram_brg1:altsyncram5|q_a[1]                          ; Audio_PLL:PLL2|altpll:altpll_component|_clk0 ; Audio_PLL:PLL2|altpll:altpll_component|_clk0 ; 54.320 ns                   ; 54.071 ns                 ; 3.703 ns                ;
; 50.368 ns                               ; Restricted to 235.07 MHz ( period = 4.25 ns )       ; system_0:u0|Audio_0:the_Audio_0|AUDIO_DAC_FIFO:the_AUDIO_DAC_FIFO|FIFO_16_256:u0|dcfifo:dcfifo_component|dcfifo_hlj1:auto_generated|rdptr_g[0]                                                 ; system_0:u0|Audio_0:the_Audio_0|AUDIO_DAC_FIFO:the_AUDIO_DAC_FIFO|FIFO_16_256:u0|dcfifo:dcfifo_component|dcfifo_hlj1:auto_generated|altsyncram_vk81:fifo_ram|altsyncram_brg1:altsyncram5|q_a[0]                          ; Audio_PLL:PLL2|altpll:altpll_component|_clk0 ; Audio_PLL:PLL2|altpll:altpll_component|_clk0 ; 54.320 ns                   ; 54.071 ns                 ; 3.703 ns                ;
; 50.389 ns                               ; 254.39 MHz ( period = 3.931 ns )                    ; system_0:u0|Audio_0:the_Audio_0|AUDIO_DAC_FIFO:the_AUDIO_DAC_FIFO|FIFO_16_256:u0|dcfifo:dcfifo_component|dcfifo_hlj1:auto_generated|alt_synch_pipe_jcb:rs_dgwp|dffpipe_hd9:dffpipe8|dffe10a[4] ; system_0:u0|Audio_0:the_Audio_0|AUDIO_DAC_FIFO:the_AUDIO_DAC_FIFO|FIFO_16_256:u0|dcfifo:dcfifo_component|dcfifo_hlj1:auto_generated|a_graycounter_g86:rdptr_g1p|counter_ffa[0]                                           ; Audio_PLL:PLL2|altpll:altpll_component|_clk0 ; Audio_PLL:PLL2|altpll:altpll_component|_clk0 ; 54.320 ns                   ; 54.107 ns                 ; 3.718 ns                ;
; 50.390 ns                               ; 254.45 MHz ( period = 3.930 ns )                    ; system_0:u0|Audio_0:the_Audio_0|AUDIO_DAC_FIFO:the_AUDIO_DAC_FIFO|FIFO_16_256:u0|dcfifo:dcfifo_component|dcfifo_hlj1:auto_generated|alt_synch_pipe_jcb:rs_dgwp|dffpipe_hd9:dffpipe8|dffe10a[3] ; system_0:u0|Audio_0:the_Audio_0|AUDIO_DAC_FIFO:the_AUDIO_DAC_FIFO|FIFO_16_256:u0|dcfifo:dcfifo_component|dcfifo_hlj1:auto_generated|a_graycounter_g86:rdptr_g1p|counter_ffa[6]                                           ; Audio_PLL:PLL2|altpll:altpll_component|_clk0 ; Audio_PLL:PLL2|altpll:altpll_component|_clk0 ; 54.320 ns                   ; 54.107 ns                 ; 3.717 ns                ;
; 50.395 ns                               ; 254.78 MHz ( period = 3.925 ns )                    ; system_0:u0|Audio_0:the_Audio_0|AUDIO_DAC_FIFO:the_AUDIO_DAC_FIFO|FIFO_16_256:u0|dcfifo:dcfifo_component|dcfifo_hlj1:auto_generated|alt_synch_pipe_jcb:rs_dgwp|dffpipe_hd9:dffpipe8|dffe10a[0] ; system_0:u0|Audio_0:the_Audio_0|AUDIO_DAC_FIFO:the_AUDIO_DAC_FIFO|FIFO_16_256:u0|dcfifo:dcfifo_component|dcfifo_hlj1:auto_generated|a_graycounter_g86:rdptr_g1p|counter_ffa[2]                                           ; Audio_PLL:PLL2|altpll:altpll_component|_clk0 ; Audio_PLL:PLL2|altpll:altpll_component|_clk0 ; 54.320 ns                   ; 54.107 ns                 ; 3.712 ns                ;
; 50.400 ns                               ; 255.10 MHz ( period = 3.920 ns )                    ; system_0:u0|Audio_0:the_Audio_0|AUDIO_DAC_FIFO:the_AUDIO_DAC_FIFO|mDATA_RD                                                                                                                     ; system_0:u0|Audio_0:the_Audio_0|AUDIO_DAC_FIFO:the_AUDIO_DAC_FIFO|FIFO_16_256:u0|dcfifo:dcfifo_component|dcfifo_hlj1:auto_generated|a_graycounter_g86:rdptr_g1p|counter_ffa[5]                                           ; Audio_PLL:PLL2|altpll:altpll_component|_clk0 ; Audio_PLL:PLL2|altpll:altpll_component|_clk0 ; 54.320 ns                   ; 54.136 ns                 ; 3.736 ns                ;
; 50.423 ns                               ; 256.61 MHz ( period = 3.897 ns )                    ; system_0:u0|Audio_0:the_Audio_0|AUDIO_DAC_FIFO:the_AUDIO_DAC_FIFO|FIFO_16_256:u0|dcfifo:dcfifo_component|dcfifo_hlj1:auto_generated|rdptr_g[0]                                                 ; system_0:u0|Audio_0:the_Audio_0|AUDIO_DAC_FIFO:the_AUDIO_DAC_FIFO|FIFO_16_256:u0|dcfifo:dcfifo_component|dcfifo_hlj1:auto_generated|a_graycounter_g86:rdptr_g1p|parity_ff                                                ; Audio_PLL:PLL2|altpll:altpll_component|_clk0 ; Audio_PLL:PLL2|altpll:altpll_component|_clk0 ; 54.320 ns                   ; 54.108 ns                 ; 3.685 ns                ;
; 50.427 ns                               ; 256.87 MHz ( period = 3.893 ns )                    ; system_0:u0|Audio_0:the_Audio_0|AUDIO_DAC_FIFO:the_AUDIO_DAC_FIFO|FIFO_16_256:u0|dcfifo:dcfifo_component|dcfifo_hlj1:auto_generated|rdptr_g[3]                                                 ; system_0:u0|Audio_0:the_Audio_0|AUDIO_DAC_FIFO:the_AUDIO_DAC_FIFO|FIFO_16_256:u0|dcfifo:dcfifo_component|dcfifo_hlj1:auto_generated|a_graycounter_g86:rdptr_g1p|counter_ffa[1]                                           ; Audio_PLL:PLL2|altpll:altpll_component|_clk0 ; Audio_PLL:PLL2|altpll:altpll_component|_clk0 ; 54.320 ns                   ; 54.108 ns                 ; 3.681 ns                ;
; 50.428 ns                               ; 256.94 MHz ( period = 3.892 ns )                    ; system_0:u0|Audio_0:the_Audio_0|AUDIO_DAC_FIFO:the_AUDIO_DAC_FIFO|FIFO_16_256:u0|dcfifo:dcfifo_component|dcfifo_hlj1:auto_generated|alt_synch_pipe_jcb:rs_dgwp|dffpipe_hd9:dffpipe8|dffe10a[5] ; system_0:u0|Audio_0:the_Audio_0|AUDIO_DAC_FIFO:the_AUDIO_DAC_FIFO|FIFO_16_256:u0|dcfifo:dcfifo_component|dcfifo_hlj1:auto_generated|a_graycounter_g86:rdptr_g1p|counter_ffa[4]                                           ; Audio_PLL:PLL2|altpll:altpll_component|_clk0 ; Audio_PLL:PLL2|altpll:altpll_component|_clk0 ; 54.320 ns                   ; 54.107 ns                 ; 3.679 ns                ;
; 50.431 ns                               ; 257.14 MHz ( period = 3.889 ns )                    ; system_0:u0|Audio_0:the_Audio_0|AUDIO_DAC_FIFO:the_AUDIO_DAC_FIFO|FIFO_16_256:u0|dcfifo:dcfifo_component|dcfifo_hlj1:auto_generated|rdptr_g[4]                                                 ; system_0:u0|Audio_0:the_Audio_0|AUDIO_DAC_FIFO:the_AUDIO_DAC_FIFO|FIFO_16_256:u0|dcfifo:dcfifo_component|dcfifo_hlj1:auto_generated|a_graycounter_g86:rdptr_g1p|counter_ffa[2]                                           ; Audio_PLL:PLL2|altpll:altpll_component|_clk0 ; Audio_PLL:PLL2|altpll:altpll_component|_clk0 ; 54.320 ns                   ; 54.107 ns                 ; 3.676 ns                ;
; 50.434 ns                               ; 257.33 MHz ( period = 3.886 ns )                    ; system_0:u0|Audio_0:the_Audio_0|AUDIO_DAC_FIFO:the_AUDIO_DAC_FIFO|FIFO_16_256:u0|dcfifo:dcfifo_component|dcfifo_hlj1:auto_generated|alt_synch_pipe_jcb:rs_dgwp|dffpipe_hd9:dffpipe8|dffe10a[8] ; system_0:u0|Audio_0:the_Audio_0|AUDIO_DAC_FIFO:the_AUDIO_DAC_FIFO|FIFO_16_256:u0|dcfifo:dcfifo_component|dcfifo_hlj1:auto_generated|a_graycounter_g86:rdptr_g1p|counter_ffa[1]                                           ; Audio_PLL:PLL2|altpll:altpll_component|_clk0 ; Audio_PLL:PLL2|altpll:altpll_component|_clk0 ; 54.320 ns                   ; 54.107 ns                 ; 3.673 ns                ;
; 50.439 ns                               ; Restricted to 235.07 MHz ( period = 4.25 ns )       ; system_0:u0|Audio_0:the_Audio_0|AUDIO_DAC_FIFO:the_AUDIO_DAC_FIFO|FIFO_16_256:u0|dcfifo:dcfifo_component|dcfifo_hlj1:auto_generated|alt_synch_pipe_jcb:rs_dgwp|dffpipe_hd9:dffpipe8|dffe10a[2] ; system_0:u0|Audio_0:the_Audio_0|AUDIO_DAC_FIFO:the_AUDIO_DAC_FIFO|FIFO_16_256:u0|dcfifo:dcfifo_component|dcfifo_hlj1:auto_generated|altsyncram_vk81:fifo_ram|altsyncram_brg1:altsyncram5|ram_block6a0~porta_address_reg7 ; Audio_PLL:PLL2|altpll:altpll_component|_clk0 ; Audio_PLL:PLL2|altpll:altpll_component|_clk0 ; 54.320 ns                   ; 54.096 ns                 ; 3.657 ns                ;
; 50.439 ns                               ; Restricted to 235.07 MHz ( period = 4.25 ns )       ; system_0:u0|Audio_0:the_Audio_0|AUDIO_DAC_FIFO:the_AUDIO_DAC_FIFO|FIFO_16_256:u0|dcfifo:dcfifo_component|dcfifo_hlj1:auto_generated|alt_synch_pipe_jcb:rs_dgwp|dffpipe_hd9:dffpipe8|dffe10a[2] ; system_0:u0|Audio_0:the_Audio_0|AUDIO_DAC_FIFO:the_AUDIO_DAC_FIFO|FIFO_16_256:u0|dcfifo:dcfifo_component|dcfifo_hlj1:auto_generated|altsyncram_vk81:fifo_ram|altsyncram_brg1:altsyncram5|ram_block6a0~porta_address_reg6 ; Audio_PLL:PLL2|altpll:altpll_component|_clk0 ; Audio_PLL:PLL2|altpll:altpll_component|_clk0 ; 54.320 ns                   ; 54.096 ns                 ; 3.657 ns                ;
; 50.439 ns                               ; Restricted to 235.07 MHz ( period = 4.25 ns )       ; system_0:u0|Audio_0:the_Audio_0|AUDIO_DAC_FIFO:the_AUDIO_DAC_FIFO|FIFO_16_256:u0|dcfifo:dcfifo_component|dcfifo_hlj1:auto_generated|alt_synch_pipe_jcb:rs_dgwp|dffpipe_hd9:dffpipe8|dffe10a[2] ; system_0:u0|Audio_0:the_Audio_0|AUDIO_DAC_FIFO:the_AUDIO_DAC_FIFO|FIFO_16_256:u0|dcfifo:dcfifo_component|dcfifo_hlj1:auto_generated|altsyncram_vk81:fifo_ram|altsyncram_brg1:altsyncram5|ram_block6a0~porta_address_reg5 ; Audio_PLL:PLL2|altpll:altpll_component|_clk0 ; Audio_PLL:PLL2|altpll:altpll_component|_clk0 ; 54.320 ns                   ; 54.096 ns                 ; 3.657 ns                ;
; 50.439 ns                               ; Restricted to 235.07 MHz ( period = 4.25 ns )       ; system_0:u0|Audio_0:the_Audio_0|AUDIO_DAC_FIFO:the_AUDIO_DAC_FIFO|FIFO_16_256:u0|dcfifo:dcfifo_component|dcfifo_hlj1:auto_generated|alt_synch_pipe_jcb:rs_dgwp|dffpipe_hd9:dffpipe8|dffe10a[2] ; system_0:u0|Audio_0:the_Audio_0|AUDIO_DAC_FIFO:the_AUDIO_DAC_FIFO|FIFO_16_256:u0|dcfifo:dcfifo_component|dcfifo_hlj1:auto_generated|altsyncram_vk81:fifo_ram|altsyncram_brg1:altsyncram5|ram_block6a0~porta_address_reg4 ; Audio_PLL:PLL2|altpll:altpll_component|_clk0 ; Audio_PLL:PLL2|altpll:altpll_component|_clk0 ; 54.320 ns                   ; 54.096 ns                 ; 3.657 ns                ;
; 50.439 ns                               ; Restricted to 235.07 MHz ( period = 4.25 ns )       ; system_0:u0|Audio_0:the_Audio_0|AUDIO_DAC_FIFO:the_AUDIO_DAC_FIFO|FIFO_16_256:u0|dcfifo:dcfifo_component|dcfifo_hlj1:auto_generated|alt_synch_pipe_jcb:rs_dgwp|dffpipe_hd9:dffpipe8|dffe10a[2] ; system_0:u0|Audio_0:the_Audio_0|AUDIO_DAC_FIFO:the_AUDIO_DAC_FIFO|FIFO_16_256:u0|dcfifo:dcfifo_component|dcfifo_hlj1:auto_generated|altsyncram_vk81:fifo_ram|altsyncram_brg1:altsyncram5|ram_block6a0~porta_address_reg3 ; Audio_PLL:PLL2|altpll:altpll_component|_clk0 ; Audio_PLL:PLL2|altpll:altpll_component|_clk0 ; 54.320 ns                   ; 54.096 ns                 ; 3.657 ns                ;
; 50.439 ns                               ; Restricted to 235.07 MHz ( period = 4.25 ns )       ; system_0:u0|Audio_0:the_Audio_0|AUDIO_DAC_FIFO:the_AUDIO_DAC_FIFO|FIFO_16_256:u0|dcfifo:dcfifo_component|dcfifo_hlj1:auto_generated|alt_synch_pipe_jcb:rs_dgwp|dffpipe_hd9:dffpipe8|dffe10a[2] ; system_0:u0|Audio_0:the_Audio_0|AUDIO_DAC_FIFO:the_AUDIO_DAC_FIFO|FIFO_16_256:u0|dcfifo:dcfifo_component|dcfifo_hlj1:auto_generated|altsyncram_vk81:fifo_ram|altsyncram_brg1:altsyncram5|ram_block6a0~porta_address_reg2 ; Audio_PLL:PLL2|altpll:altpll_component|_clk0 ; Audio_PLL:PLL2|altpll:altpll_component|_clk0 ; 54.320 ns                   ; 54.096 ns                 ; 3.657 ns                ;
; 50.439 ns                               ; Restricted to 235.07 MHz ( period = 4.25 ns )       ; system_0:u0|Audio_0:the_Audio_0|AUDIO_DAC_FIFO:the_AUDIO_DAC_FIFO|FIFO_16_256:u0|dcfifo:dcfifo_component|dcfifo_hlj1:auto_generated|alt_synch_pipe_jcb:rs_dgwp|dffpipe_hd9:dffpipe8|dffe10a[2] ; system_0:u0|Audio_0:the_Audio_0|AUDIO_DAC_FIFO:the_AUDIO_DAC_FIFO|FIFO_16_256:u0|dcfifo:dcfifo_component|dcfifo_hlj1:auto_generated|altsyncram_vk81:fifo_ram|altsyncram_brg1:altsyncram5|ram_block6a0~porta_address_reg1 ; Audio_PLL:PLL2|altpll:altpll_component|_clk0 ; Audio_PLL:PLL2|altpll:altpll_component|_clk0 ; 54.320 ns                   ; 54.096 ns                 ; 3.657 ns                ;
; 50.439 ns                               ; Restricted to 235.07 MHz ( period = 4.25 ns )       ; system_0:u0|Audio_0:the_Audio_0|AUDIO_DAC_FIFO:the_AUDIO_DAC_FIFO|FIFO_16_256:u0|dcfifo:dcfifo_component|dcfifo_hlj1:auto_generated|alt_synch_pipe_jcb:rs_dgwp|dffpipe_hd9:dffpipe8|dffe10a[2] ; system_0:u0|Audio_0:the_Audio_0|AUDIO_DAC_FIFO:the_AUDIO_DAC_FIFO|FIFO_16_256:u0|dcfifo:dcfifo_component|dcfifo_hlj1:auto_generated|altsyncram_vk81:fifo_ram|altsyncram_brg1:altsyncram5|ram_block6a0~porta_address_reg0 ; Audio_PLL:PLL2|altpll:altpll_component|_clk0 ; Audio_PLL:PLL2|altpll:altpll_component|_clk0 ; 54.320 ns                   ; 54.096 ns                 ; 3.657 ns                ;
; 50.453 ns                               ; 258.60 MHz ( period = 3.867 ns )                    ; system_0:u0|Audio_0:the_Audio_0|AUDIO_DAC_FIFO:the_AUDIO_DAC_FIFO|FIFO_16_256:u0|dcfifo:dcfifo_component|dcfifo_hlj1:auto_generated|rdptr_g[1]                                                 ; system_0:u0|Audio_0:the_Audio_0|AUDIO_DAC_FIFO:the_AUDIO_DAC_FIFO|FIFO_16_256:u0|dcfifo:dcfifo_component|dcfifo_hlj1:auto_generated|a_graycounter_g86:rdptr_g1p|counter_ffa[0]                                           ; Audio_PLL:PLL2|altpll:altpll_component|_clk0 ; Audio_PLL:PLL2|altpll:altpll_component|_clk0 ; 54.320 ns                   ; 54.107 ns                 ; 3.654 ns                ;
; 50.454 ns                               ; 258.67 MHz ( period = 3.866 ns )                    ; system_0:u0|Audio_0:the_Audio_0|AUDIO_DAC_FIFO:the_AUDIO_DAC_FIFO|FIFO_16_256:u0|dcfifo:dcfifo_component|dcfifo_hlj1:auto_generated|rdptr_g[8]                                                 ; system_0:u0|Audio_0:the_Audio_0|AUDIO_DAC_FIFO:the_AUDIO_DAC_FIFO|FIFO_16_256:u0|dcfifo:dcfifo_component|dcfifo_hlj1:auto_generated|a_graycounter_g86:rdptr_g1p|counter_ffa[0]                                           ; Audio_PLL:PLL2|altpll:altpll_component|_clk0 ; Audio_PLL:PLL2|altpll:altpll_component|_clk0 ; 54.320 ns                   ; 54.107 ns                 ; 3.653 ns                ;
; 50.461 ns                               ; 259.13 MHz ( period = 3.859 ns )                    ; system_0:u0|Audio_0:the_Audio_0|AUDIO_DAC_FIFO:the_AUDIO_DAC_FIFO|FIFO_16_256:u0|dcfifo:dcfifo_component|dcfifo_hlj1:auto_generated|alt_synch_pipe_jcb:rs_dgwp|dffpipe_hd9:dffpipe8|dffe10a[3] ; system_0:u0|Audio_0:the_Audio_0|AUDIO_DAC_FIFO:the_AUDIO_DAC_FIFO|FIFO_16_256:u0|dcfifo:dcfifo_component|dcfifo_hlj1:auto_generated|a_graycounter_g86:rdptr_g1p|counter_ffa[5]                                           ; Audio_PLL:PLL2|altpll:altpll_component|_clk0 ; Audio_PLL:PLL2|altpll:altpll_component|_clk0 ; 54.320 ns                   ; 54.107 ns                 ; 3.646 ns                ;
; 50.465 ns                               ; Restricted to 235.07 MHz ( period = 4.25 ns )       ; system_0:u0|Audio_0:the_Audio_0|AUDIO_DAC_FIFO:the_AUDIO_DAC_FIFO|FIFO_16_256:u0|dcfifo:dcfifo_component|dcfifo_hlj1:auto_generated|alt_synch_pipe_jcb:rs_dgwp|dffpipe_hd9:dffpipe8|dffe10a[7] ; system_0:u0|Audio_0:the_Audio_0|AUDIO_DAC_FIFO:the_AUDIO_DAC_FIFO|FIFO_16_256:u0|dcfifo:dcfifo_component|dcfifo_hlj1:auto_generated|altsyncram_vk81:fifo_ram|altsyncram_brg1:altsyncram5|ram_block6a0~porta_address_reg7 ; Audio_PLL:PLL2|altpll:altpll_component|_clk0 ; Audio_PLL:PLL2|altpll:altpll_component|_clk0 ; 54.320 ns                   ; 54.096 ns                 ; 3.631 ns                ;
; 50.465 ns                               ; Restricted to 235.07 MHz ( period = 4.25 ns )       ; system_0:u0|Audio_0:the_Audio_0|AUDIO_DAC_FIFO:the_AUDIO_DAC_FIFO|FIFO_16_256:u0|dcfifo:dcfifo_component|dcfifo_hlj1:auto_generated|alt_synch_pipe_jcb:rs_dgwp|dffpipe_hd9:dffpipe8|dffe10a[7] ; system_0:u0|Audio_0:the_Audio_0|AUDIO_DAC_FIFO:the_AUDIO_DAC_FIFO|FIFO_16_256:u0|dcfifo:dcfifo_component|dcfifo_hlj1:auto_generated|altsyncram_vk81:fifo_ram|altsyncram_brg1:altsyncram5|ram_block6a0~porta_address_reg6 ; Audio_PLL:PLL2|altpll:altpll_component|_clk0 ; Audio_PLL:PLL2|altpll:altpll_component|_clk0 ; 54.320 ns                   ; 54.096 ns                 ; 3.631 ns                ;
; 50.465 ns                               ; Restricted to 235.07 MHz ( period = 4.25 ns )       ; system_0:u0|Audio_0:the_Audio_0|AUDIO_DAC_FIFO:the_AUDIO_DAC_FIFO|FIFO_16_256:u0|dcfifo:dcfifo_component|dcfifo_hlj1:auto_generated|alt_synch_pipe_jcb:rs_dgwp|dffpipe_hd9:dffpipe8|dffe10a[7] ; system_0:u0|Audio_0:the_Audio_0|AUDIO_DAC_FIFO:the_AUDIO_DAC_FIFO|FIFO_16_256:u0|dcfifo:dcfifo_component|dcfifo_hlj1:auto_generated|altsyncram_vk81:fifo_ram|altsyncram_brg1:altsyncram5|ram_block6a0~porta_address_reg5 ; Audio_PLL:PLL2|altpll:altpll_component|_clk0 ; Audio_PLL:PLL2|altpll:altpll_component|_clk0 ; 54.320 ns                   ; 54.096 ns                 ; 3.631 ns                ;
; 50.465 ns                               ; Restricted to 235.07 MHz ( period = 4.25 ns )       ; system_0:u0|Audio_0:the_Audio_0|AUDIO_DAC_FIFO:the_AUDIO_DAC_FIFO|FIFO_16_256:u0|dcfifo:dcfifo_component|dcfifo_hlj1:auto_generated|alt_synch_pipe_jcb:rs_dgwp|dffpipe_hd9:dffpipe8|dffe10a[7] ; system_0:u0|Audio_0:the_Audio_0|AUDIO_DAC_FIFO:the_AUDIO_DAC_FIFO|FIFO_16_256:u0|dcfifo:dcfifo_component|dcfifo_hlj1:auto_generated|altsyncram_vk81:fifo_ram|altsyncram_brg1:altsyncram5|ram_block6a0~porta_address_reg4 ; Audio_PLL:PLL2|altpll:altpll_component|_clk0 ; Audio_PLL:PLL2|altpll:altpll_component|_clk0 ; 54.320 ns                   ; 54.096 ns                 ; 3.631 ns                ;
; 50.465 ns                               ; Restricted to 235.07 MHz ( period = 4.25 ns )       ; system_0:u0|Audio_0:the_Audio_0|AUDIO_DAC_FIFO:the_AUDIO_DAC_FIFO|FIFO_16_256:u0|dcfifo:dcfifo_component|dcfifo_hlj1:auto_generated|alt_synch_pipe_jcb:rs_dgwp|dffpipe_hd9:dffpipe8|dffe10a[7] ; system_0:u0|Audio_0:the_Audio_0|AUDIO_DAC_FIFO:the_AUDIO_DAC_FIFO|FIFO_16_256:u0|dcfifo:dcfifo_component|dcfifo_hlj1:auto_generated|altsyncram_vk81:fifo_ram|altsyncram_brg1:altsyncram5|ram_block6a0~porta_address_reg3 ; Audio_PLL:PLL2|altpll:altpll_component|_clk0 ; Audio_PLL:PLL2|altpll:altpll_component|_clk0 ; 54.320 ns                   ; 54.096 ns                 ; 3.631 ns                ;
; 50.465 ns                               ; Restricted to 235.07 MHz ( period = 4.25 ns )       ; system_0:u0|Audio_0:the_Audio_0|AUDIO_DAC_FIFO:the_AUDIO_DAC_FIFO|FIFO_16_256:u0|dcfifo:dcfifo_component|dcfifo_hlj1:auto_generated|alt_synch_pipe_jcb:rs_dgwp|dffpipe_hd9:dffpipe8|dffe10a[7] ; system_0:u0|Audio_0:the_Audio_0|AUDIO_DAC_FIFO:the_AUDIO_DAC_FIFO|FIFO_16_256:u0|dcfifo:dcfifo_component|dcfifo_hlj1:auto_generated|altsyncram_vk81:fifo_ram|altsyncram_brg1:altsyncram5|ram_block6a0~porta_address_reg2 ; Audio_PLL:PLL2|altpll:altpll_component|_clk0 ; Audio_PLL:PLL2|altpll:altpll_component|_clk0 ; 54.320 ns                   ; 54.096 ns                 ; 3.631 ns                ;
; 50.465 ns                               ; Restricted to 235.07 MHz ( period = 4.25 ns )       ; system_0:u0|Audio_0:the_Audio_0|AUDIO_DAC_FIFO:the_AUDIO_DAC_FIFO|FIFO_16_256:u0|dcfifo:dcfifo_component|dcfifo_hlj1:auto_generated|alt_synch_pipe_jcb:rs_dgwp|dffpipe_hd9:dffpipe8|dffe10a[7] ; system_0:u0|Audio_0:the_Audio_0|AUDIO_DAC_FIFO:the_AUDIO_DAC_FIFO|FIFO_16_256:u0|dcfifo:dcfifo_component|dcfifo_hlj1:auto_generated|altsyncram_vk81:fifo_ram|altsyncram_brg1:altsyncram5|ram_block6a0~porta_address_reg1 ; Audio_PLL:PLL2|altpll:altpll_component|_clk0 ; Audio_PLL:PLL2|altpll:altpll_component|_clk0 ; 54.320 ns                   ; 54.096 ns                 ; 3.631 ns                ;
; 50.465 ns                               ; Restricted to 235.07 MHz ( period = 4.25 ns )       ; system_0:u0|Audio_0:the_Audio_0|AUDIO_DAC_FIFO:the_AUDIO_DAC_FIFO|FIFO_16_256:u0|dcfifo:dcfifo_component|dcfifo_hlj1:auto_generated|alt_synch_pipe_jcb:rs_dgwp|dffpipe_hd9:dffpipe8|dffe10a[7] ; system_0:u0|Audio_0:the_Audio_0|AUDIO_DAC_FIFO:the_AUDIO_DAC_FIFO|FIFO_16_256:u0|dcfifo:dcfifo_component|dcfifo_hlj1:auto_generated|altsyncram_vk81:fifo_ram|altsyncram_brg1:altsyncram5|ram_block6a0~porta_address_reg0 ; Audio_PLL:PLL2|altpll:altpll_component|_clk0 ; Audio_PLL:PLL2|altpll:altpll_component|_clk0 ; 54.320 ns                   ; 54.096 ns                 ; 3.631 ns                ;
; 50.466 ns                               ; 259.47 MHz ( period = 3.854 ns )                    ; system_0:u0|Audio_0:the_Audio_0|AUDIO_DAC_FIFO:the_AUDIO_DAC_FIFO|FIFO_16_256:u0|dcfifo:dcfifo_component|dcfifo_hlj1:auto_generated|alt_synch_pipe_jcb:rs_dgwp|dffpipe_hd9:dffpipe8|dffe10a[0] ; system_0:u0|Audio_0:the_Audio_0|AUDIO_DAC_FIFO:the_AUDIO_DAC_FIFO|FIFO_16_256:u0|dcfifo:dcfifo_component|dcfifo_hlj1:auto_generated|a_graycounter_g86:rdptr_g1p|counter_ffa[1]                                           ; Audio_PLL:PLL2|altpll:altpll_component|_clk0 ; Audio_PLL:PLL2|altpll:altpll_component|_clk0 ; 54.320 ns                   ; 54.107 ns                 ; 3.641 ns                ;
; 50.471 ns                               ; 259.81 MHz ( period = 3.849 ns )                    ; system_0:u0|Audio_0:the_Audio_0|AUDIO_DAC_FIFO:the_AUDIO_DAC_FIFO|mDATA_RD                                                                                                                     ; system_0:u0|Audio_0:the_Audio_0|AUDIO_DAC_FIFO:the_AUDIO_DAC_FIFO|FIFO_16_256:u0|dcfifo:dcfifo_component|dcfifo_hlj1:auto_generated|a_graycounter_g86:rdptr_g1p|counter_ffa[4]                                           ; Audio_PLL:PLL2|altpll:altpll_component|_clk0 ; Audio_PLL:PLL2|altpll:altpll_component|_clk0 ; 54.320 ns                   ; 54.136 ns                 ; 3.665 ns                ;
; 50.486 ns                               ; 260.82 MHz ( period = 3.834 ns )                    ; system_0:u0|Audio_0:the_Audio_0|AUDIO_DAC_FIFO:the_AUDIO_DAC_FIFO|FIFO_16_256:u0|dcfifo:dcfifo_component|dcfifo_hlj1:auto_generated|rdptr_g[7]                                                 ; system_0:u0|Audio_0:the_Audio_0|AUDIO_DAC_FIFO:the_AUDIO_DAC_FIFO|FIFO_16_256:u0|dcfifo:dcfifo_component|dcfifo_hlj1:auto_generated|a_graycounter_g86:rdptr_g1p|counter_ffa[0]                                           ; Audio_PLL:PLL2|altpll:altpll_component|_clk0 ; Audio_PLL:PLL2|altpll:altpll_component|_clk0 ; 54.320 ns                   ; 54.107 ns                 ; 3.621 ns                ;
; Timing analysis restricted to 200 rows. ; To change the limit use Settings (Assignments menu) ;                                                                                                                                                                                                ;                                                                                                                                                                                                                          ;                                              ;                                              ;                             ;                           ;                         ;
+-----------------------------------------+-----------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------+----------------------------------------------+-----------------------------+---------------------------+-------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Setup: 'CLOCK_50'                                                                                                                                                                                                                                                                                     ;
+-----------------------------------------+-----------------------------------------------------+-----------------------------------------------------+-------------------------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+
; Slack                                   ; Actual fmax (period)                                ; From                                                ; To                                        ; From Clock ; To Clock ; Required Setup Relationship ; Required Longest P2P Time ; Actual Longest P2P Time ;
+-----------------------------------------+-----------------------------------------------------+-----------------------------------------------------+-------------------------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+
; 14.433 ns                               ; 179.63 MHz ( period = 5.567 ns )                    ; I2C_CCD_Config:u8|C_I2C_Controller:u0|SD_COUNTER[1] ; I2C_CCD_Config:u8|C_I2C_Controller:u0|SDO ; CLOCK_50   ; CLOCK_50 ; 20.000 ns                   ; 19.787 ns                 ; 5.354 ns                ;
; 14.455 ns                               ; 180.34 MHz ( period = 5.545 ns )                    ; I2C_CCD_Config:u8|C_I2C_Controller:u0|SD_COUNTER[0] ; I2C_CCD_Config:u8|C_I2C_Controller:u0|SDO ; CLOCK_50   ; CLOCK_50 ; 20.000 ns                   ; 19.787 ns                 ; 5.332 ns                ;
; 14.553 ns                               ; 183.59 MHz ( period = 5.447 ns )                    ; I2C_CCD_Config:u8|combo_cnt[1]                      ; I2C_CCD_Config:u8|senosr_exposure[4]      ; CLOCK_50   ; CLOCK_50 ; 20.000 ns                   ; 19.772 ns                 ; 5.219 ns                ;
; 14.553 ns                               ; 183.59 MHz ( period = 5.447 ns )                    ; I2C_CCD_Config:u8|combo_cnt[1]                      ; I2C_CCD_Config:u8|senosr_exposure[5]      ; CLOCK_50   ; CLOCK_50 ; 20.000 ns                   ; 19.772 ns                 ; 5.219 ns                ;
; 14.553 ns                               ; 183.59 MHz ( period = 5.447 ns )                    ; I2C_CCD_Config:u8|combo_cnt[1]                      ; I2C_CCD_Config:u8|senosr_exposure[3]      ; CLOCK_50   ; CLOCK_50 ; 20.000 ns                   ; 19.772 ns                 ; 5.219 ns                ;
; 14.553 ns                               ; 183.59 MHz ( period = 5.447 ns )                    ; I2C_CCD_Config:u8|combo_cnt[1]                      ; I2C_CCD_Config:u8|senosr_exposure[8]      ; CLOCK_50   ; CLOCK_50 ; 20.000 ns                   ; 19.772 ns                 ; 5.219 ns                ;
; 14.553 ns                               ; 183.59 MHz ( period = 5.447 ns )                    ; I2C_CCD_Config:u8|combo_cnt[1]                      ; I2C_CCD_Config:u8|senosr_exposure[10]     ; CLOCK_50   ; CLOCK_50 ; 20.000 ns                   ; 19.772 ns                 ; 5.219 ns                ;
; 14.553 ns                               ; 183.59 MHz ( period = 5.447 ns )                    ; I2C_CCD_Config:u8|combo_cnt[1]                      ; I2C_CCD_Config:u8|senosr_exposure[6]      ; CLOCK_50   ; CLOCK_50 ; 20.000 ns                   ; 19.772 ns                 ; 5.219 ns                ;
; 14.553 ns                               ; 183.59 MHz ( period = 5.447 ns )                    ; I2C_CCD_Config:u8|combo_cnt[1]                      ; I2C_CCD_Config:u8|senosr_exposure[14]     ; CLOCK_50   ; CLOCK_50 ; 20.000 ns                   ; 19.772 ns                 ; 5.219 ns                ;
; 14.553 ns                               ; 183.59 MHz ( period = 5.447 ns )                    ; I2C_CCD_Config:u8|combo_cnt[1]                      ; I2C_CCD_Config:u8|senosr_exposure[12]     ; CLOCK_50   ; CLOCK_50 ; 20.000 ns                   ; 19.772 ns                 ; 5.219 ns                ;
; 14.553 ns                               ; 183.59 MHz ( period = 5.447 ns )                    ; I2C_CCD_Config:u8|combo_cnt[1]                      ; I2C_CCD_Config:u8|senosr_exposure[7]      ; CLOCK_50   ; CLOCK_50 ; 20.000 ns                   ; 19.772 ns                 ; 5.219 ns                ;
; 14.553 ns                               ; 183.59 MHz ( period = 5.447 ns )                    ; I2C_CCD_Config:u8|combo_cnt[1]                      ; I2C_CCD_Config:u8|senosr_exposure[13]     ; CLOCK_50   ; CLOCK_50 ; 20.000 ns                   ; 19.772 ns                 ; 5.219 ns                ;
; 14.553 ns                               ; 183.59 MHz ( period = 5.447 ns )                    ; I2C_CCD_Config:u8|combo_cnt[1]                      ; I2C_CCD_Config:u8|senosr_exposure[15]     ; CLOCK_50   ; CLOCK_50 ; 20.000 ns                   ; 19.772 ns                 ; 5.219 ns                ;
; 14.553 ns                               ; 183.59 MHz ( period = 5.447 ns )                    ; I2C_CCD_Config:u8|combo_cnt[1]                      ; I2C_CCD_Config:u8|senosr_exposure[11]     ; CLOCK_50   ; CLOCK_50 ; 20.000 ns                   ; 19.772 ns                 ; 5.219 ns                ;
; 14.553 ns                               ; 183.59 MHz ( period = 5.447 ns )                    ; I2C_CCD_Config:u8|combo_cnt[1]                      ; I2C_CCD_Config:u8|senosr_exposure[9]      ; CLOCK_50   ; CLOCK_50 ; 20.000 ns                   ; 19.772 ns                 ; 5.219 ns                ;
; 14.559 ns                               ; 183.79 MHz ( period = 5.441 ns )                    ; I2C_CCD_Config:u8|combo_cnt[9]                      ; I2C_CCD_Config:u8|senosr_exposure[4]      ; CLOCK_50   ; CLOCK_50 ; 20.000 ns                   ; 19.772 ns                 ; 5.213 ns                ;
; 14.559 ns                               ; 183.79 MHz ( period = 5.441 ns )                    ; I2C_CCD_Config:u8|combo_cnt[9]                      ; I2C_CCD_Config:u8|senosr_exposure[5]      ; CLOCK_50   ; CLOCK_50 ; 20.000 ns                   ; 19.772 ns                 ; 5.213 ns                ;
; 14.559 ns                               ; 183.79 MHz ( period = 5.441 ns )                    ; I2C_CCD_Config:u8|combo_cnt[9]                      ; I2C_CCD_Config:u8|senosr_exposure[3]      ; CLOCK_50   ; CLOCK_50 ; 20.000 ns                   ; 19.772 ns                 ; 5.213 ns                ;
; 14.559 ns                               ; 183.79 MHz ( period = 5.441 ns )                    ; I2C_CCD_Config:u8|combo_cnt[9]                      ; I2C_CCD_Config:u8|senosr_exposure[8]      ; CLOCK_50   ; CLOCK_50 ; 20.000 ns                   ; 19.772 ns                 ; 5.213 ns                ;
; 14.559 ns                               ; 183.79 MHz ( period = 5.441 ns )                    ; I2C_CCD_Config:u8|combo_cnt[9]                      ; I2C_CCD_Config:u8|senosr_exposure[10]     ; CLOCK_50   ; CLOCK_50 ; 20.000 ns                   ; 19.772 ns                 ; 5.213 ns                ;
; 14.559 ns                               ; 183.79 MHz ( period = 5.441 ns )                    ; I2C_CCD_Config:u8|combo_cnt[9]                      ; I2C_CCD_Config:u8|senosr_exposure[6]      ; CLOCK_50   ; CLOCK_50 ; 20.000 ns                   ; 19.772 ns                 ; 5.213 ns                ;
; 14.559 ns                               ; 183.79 MHz ( period = 5.441 ns )                    ; I2C_CCD_Config:u8|combo_cnt[9]                      ; I2C_CCD_Config:u8|senosr_exposure[14]     ; CLOCK_50   ; CLOCK_50 ; 20.000 ns                   ; 19.772 ns                 ; 5.213 ns                ;
; 14.559 ns                               ; 183.79 MHz ( period = 5.441 ns )                    ; I2C_CCD_Config:u8|combo_cnt[9]                      ; I2C_CCD_Config:u8|senosr_exposure[12]     ; CLOCK_50   ; CLOCK_50 ; 20.000 ns                   ; 19.772 ns                 ; 5.213 ns                ;
; 14.559 ns                               ; 183.79 MHz ( period = 5.441 ns )                    ; I2C_CCD_Config:u8|combo_cnt[9]                      ; I2C_CCD_Config:u8|senosr_exposure[7]      ; CLOCK_50   ; CLOCK_50 ; 20.000 ns                   ; 19.772 ns                 ; 5.213 ns                ;
; 14.559 ns                               ; 183.79 MHz ( period = 5.441 ns )                    ; I2C_CCD_Config:u8|combo_cnt[9]                      ; I2C_CCD_Config:u8|senosr_exposure[13]     ; CLOCK_50   ; CLOCK_50 ; 20.000 ns                   ; 19.772 ns                 ; 5.213 ns                ;
; 14.559 ns                               ; 183.79 MHz ( period = 5.441 ns )                    ; I2C_CCD_Config:u8|combo_cnt[9]                      ; I2C_CCD_Config:u8|senosr_exposure[15]     ; CLOCK_50   ; CLOCK_50 ; 20.000 ns                   ; 19.772 ns                 ; 5.213 ns                ;
; 14.559 ns                               ; 183.79 MHz ( period = 5.441 ns )                    ; I2C_CCD_Config:u8|combo_cnt[9]                      ; I2C_CCD_Config:u8|senosr_exposure[11]     ; CLOCK_50   ; CLOCK_50 ; 20.000 ns                   ; 19.772 ns                 ; 5.213 ns                ;
; 14.559 ns                               ; 183.79 MHz ( period = 5.441 ns )                    ; I2C_CCD_Config:u8|combo_cnt[9]                      ; I2C_CCD_Config:u8|senosr_exposure[9]      ; CLOCK_50   ; CLOCK_50 ; 20.000 ns                   ; 19.772 ns                 ; 5.213 ns                ;
; 14.582 ns                               ; 184.57 MHz ( period = 5.418 ns )                    ; I2C_CCD_Config:u8|combo_cnt[15]                     ; I2C_CCD_Config:u8|senosr_exposure[4]      ; CLOCK_50   ; CLOCK_50 ; 20.000 ns                   ; 19.770 ns                 ; 5.188 ns                ;
; 14.582 ns                               ; 184.57 MHz ( period = 5.418 ns )                    ; I2C_CCD_Config:u8|combo_cnt[15]                     ; I2C_CCD_Config:u8|senosr_exposure[5]      ; CLOCK_50   ; CLOCK_50 ; 20.000 ns                   ; 19.770 ns                 ; 5.188 ns                ;
; 14.582 ns                               ; 184.57 MHz ( period = 5.418 ns )                    ; I2C_CCD_Config:u8|combo_cnt[15]                     ; I2C_CCD_Config:u8|senosr_exposure[3]      ; CLOCK_50   ; CLOCK_50 ; 20.000 ns                   ; 19.770 ns                 ; 5.188 ns                ;
; 14.582 ns                               ; 184.57 MHz ( period = 5.418 ns )                    ; I2C_CCD_Config:u8|combo_cnt[15]                     ; I2C_CCD_Config:u8|senosr_exposure[8]      ; CLOCK_50   ; CLOCK_50 ; 20.000 ns                   ; 19.770 ns                 ; 5.188 ns                ;
; 14.582 ns                               ; 184.57 MHz ( period = 5.418 ns )                    ; I2C_CCD_Config:u8|combo_cnt[15]                     ; I2C_CCD_Config:u8|senosr_exposure[10]     ; CLOCK_50   ; CLOCK_50 ; 20.000 ns                   ; 19.770 ns                 ; 5.188 ns                ;
; 14.582 ns                               ; 184.57 MHz ( period = 5.418 ns )                    ; I2C_CCD_Config:u8|combo_cnt[15]                     ; I2C_CCD_Config:u8|senosr_exposure[6]      ; CLOCK_50   ; CLOCK_50 ; 20.000 ns                   ; 19.770 ns                 ; 5.188 ns                ;
; 14.582 ns                               ; 184.57 MHz ( period = 5.418 ns )                    ; I2C_CCD_Config:u8|combo_cnt[15]                     ; I2C_CCD_Config:u8|senosr_exposure[14]     ; CLOCK_50   ; CLOCK_50 ; 20.000 ns                   ; 19.770 ns                 ; 5.188 ns                ;
; 14.582 ns                               ; 184.57 MHz ( period = 5.418 ns )                    ; I2C_CCD_Config:u8|combo_cnt[15]                     ; I2C_CCD_Config:u8|senosr_exposure[12]     ; CLOCK_50   ; CLOCK_50 ; 20.000 ns                   ; 19.770 ns                 ; 5.188 ns                ;
; 14.582 ns                               ; 184.57 MHz ( period = 5.418 ns )                    ; I2C_CCD_Config:u8|combo_cnt[15]                     ; I2C_CCD_Config:u8|senosr_exposure[7]      ; CLOCK_50   ; CLOCK_50 ; 20.000 ns                   ; 19.770 ns                 ; 5.188 ns                ;
; 14.582 ns                               ; 184.57 MHz ( period = 5.418 ns )                    ; I2C_CCD_Config:u8|combo_cnt[15]                     ; I2C_CCD_Config:u8|senosr_exposure[13]     ; CLOCK_50   ; CLOCK_50 ; 20.000 ns                   ; 19.770 ns                 ; 5.188 ns                ;
; 14.582 ns                               ; 184.57 MHz ( period = 5.418 ns )                    ; I2C_CCD_Config:u8|combo_cnt[15]                     ; I2C_CCD_Config:u8|senosr_exposure[15]     ; CLOCK_50   ; CLOCK_50 ; 20.000 ns                   ; 19.770 ns                 ; 5.188 ns                ;
; 14.582 ns                               ; 184.57 MHz ( period = 5.418 ns )                    ; I2C_CCD_Config:u8|combo_cnt[15]                     ; I2C_CCD_Config:u8|senosr_exposure[11]     ; CLOCK_50   ; CLOCK_50 ; 20.000 ns                   ; 19.770 ns                 ; 5.188 ns                ;
; 14.582 ns                               ; 184.57 MHz ( period = 5.418 ns )                    ; I2C_CCD_Config:u8|combo_cnt[15]                     ; I2C_CCD_Config:u8|senosr_exposure[9]      ; CLOCK_50   ; CLOCK_50 ; 20.000 ns                   ; 19.770 ns                 ; 5.188 ns                ;
; 14.621 ns                               ; 185.91 MHz ( period = 5.379 ns )                    ; I2C_CCD_Config:u8|combo_cnt[13]                     ; I2C_CCD_Config:u8|senosr_exposure[4]      ; CLOCK_50   ; CLOCK_50 ; 20.000 ns                   ; 19.770 ns                 ; 5.149 ns                ;
; 14.621 ns                               ; 185.91 MHz ( period = 5.379 ns )                    ; I2C_CCD_Config:u8|combo_cnt[13]                     ; I2C_CCD_Config:u8|senosr_exposure[5]      ; CLOCK_50   ; CLOCK_50 ; 20.000 ns                   ; 19.770 ns                 ; 5.149 ns                ;
; 14.621 ns                               ; 185.91 MHz ( period = 5.379 ns )                    ; I2C_CCD_Config:u8|combo_cnt[13]                     ; I2C_CCD_Config:u8|senosr_exposure[3]      ; CLOCK_50   ; CLOCK_50 ; 20.000 ns                   ; 19.770 ns                 ; 5.149 ns                ;
; 14.621 ns                               ; 185.91 MHz ( period = 5.379 ns )                    ; I2C_CCD_Config:u8|combo_cnt[13]                     ; I2C_CCD_Config:u8|senosr_exposure[8]      ; CLOCK_50   ; CLOCK_50 ; 20.000 ns                   ; 19.770 ns                 ; 5.149 ns                ;
; 14.621 ns                               ; 185.91 MHz ( period = 5.379 ns )                    ; I2C_CCD_Config:u8|combo_cnt[13]                     ; I2C_CCD_Config:u8|senosr_exposure[10]     ; CLOCK_50   ; CLOCK_50 ; 20.000 ns                   ; 19.770 ns                 ; 5.149 ns                ;
; 14.621 ns                               ; 185.91 MHz ( period = 5.379 ns )                    ; I2C_CCD_Config:u8|combo_cnt[13]                     ; I2C_CCD_Config:u8|senosr_exposure[6]      ; CLOCK_50   ; CLOCK_50 ; 20.000 ns                   ; 19.770 ns                 ; 5.149 ns                ;
; 14.621 ns                               ; 185.91 MHz ( period = 5.379 ns )                    ; I2C_CCD_Config:u8|combo_cnt[13]                     ; I2C_CCD_Config:u8|senosr_exposure[14]     ; CLOCK_50   ; CLOCK_50 ; 20.000 ns                   ; 19.770 ns                 ; 5.149 ns                ;
; 14.621 ns                               ; 185.91 MHz ( period = 5.379 ns )                    ; I2C_CCD_Config:u8|combo_cnt[13]                     ; I2C_CCD_Config:u8|senosr_exposure[12]     ; CLOCK_50   ; CLOCK_50 ; 20.000 ns                   ; 19.770 ns                 ; 5.149 ns                ;
; 14.621 ns                               ; 185.91 MHz ( period = 5.379 ns )                    ; I2C_CCD_Config:u8|combo_cnt[13]                     ; I2C_CCD_Config:u8|senosr_exposure[7]      ; CLOCK_50   ; CLOCK_50 ; 20.000 ns                   ; 19.770 ns                 ; 5.149 ns                ;
; 14.621 ns                               ; 185.91 MHz ( period = 5.379 ns )                    ; I2C_CCD_Config:u8|combo_cnt[13]                     ; I2C_CCD_Config:u8|senosr_exposure[13]     ; CLOCK_50   ; CLOCK_50 ; 20.000 ns                   ; 19.770 ns                 ; 5.149 ns                ;
; 14.621 ns                               ; 185.91 MHz ( period = 5.379 ns )                    ; I2C_CCD_Config:u8|combo_cnt[13]                     ; I2C_CCD_Config:u8|senosr_exposure[15]     ; CLOCK_50   ; CLOCK_50 ; 20.000 ns                   ; 19.770 ns                 ; 5.149 ns                ;
; 14.621 ns                               ; 185.91 MHz ( period = 5.379 ns )                    ; I2C_CCD_Config:u8|combo_cnt[13]                     ; I2C_CCD_Config:u8|senosr_exposure[11]     ; CLOCK_50   ; CLOCK_50 ; 20.000 ns                   ; 19.770 ns                 ; 5.149 ns                ;
; 14.621 ns                               ; 185.91 MHz ( period = 5.379 ns )                    ; I2C_CCD_Config:u8|combo_cnt[13]                     ; I2C_CCD_Config:u8|senosr_exposure[9]      ; CLOCK_50   ; CLOCK_50 ; 20.000 ns                   ; 19.770 ns                 ; 5.149 ns                ;
; 14.729 ns                               ; 189.72 MHz ( period = 5.271 ns )                    ; I2C_CCD_Config:u8|combo_cnt[14]                     ; I2C_CCD_Config:u8|senosr_exposure[4]      ; CLOCK_50   ; CLOCK_50 ; 20.000 ns                   ; 19.770 ns                 ; 5.041 ns                ;
; 14.729 ns                               ; 189.72 MHz ( period = 5.271 ns )                    ; I2C_CCD_Config:u8|combo_cnt[14]                     ; I2C_CCD_Config:u8|senosr_exposure[5]      ; CLOCK_50   ; CLOCK_50 ; 20.000 ns                   ; 19.770 ns                 ; 5.041 ns                ;
; 14.729 ns                               ; 189.72 MHz ( period = 5.271 ns )                    ; I2C_CCD_Config:u8|combo_cnt[14]                     ; I2C_CCD_Config:u8|senosr_exposure[3]      ; CLOCK_50   ; CLOCK_50 ; 20.000 ns                   ; 19.770 ns                 ; 5.041 ns                ;
; 14.729 ns                               ; 189.72 MHz ( period = 5.271 ns )                    ; I2C_CCD_Config:u8|combo_cnt[14]                     ; I2C_CCD_Config:u8|senosr_exposure[8]      ; CLOCK_50   ; CLOCK_50 ; 20.000 ns                   ; 19.770 ns                 ; 5.041 ns                ;
; 14.729 ns                               ; 189.72 MHz ( period = 5.271 ns )                    ; I2C_CCD_Config:u8|combo_cnt[14]                     ; I2C_CCD_Config:u8|senosr_exposure[10]     ; CLOCK_50   ; CLOCK_50 ; 20.000 ns                   ; 19.770 ns                 ; 5.041 ns                ;
; 14.729 ns                               ; 189.72 MHz ( period = 5.271 ns )                    ; I2C_CCD_Config:u8|combo_cnt[14]                     ; I2C_CCD_Config:u8|senosr_exposure[6]      ; CLOCK_50   ; CLOCK_50 ; 20.000 ns                   ; 19.770 ns                 ; 5.041 ns                ;
; 14.729 ns                               ; 189.72 MHz ( period = 5.271 ns )                    ; I2C_CCD_Config:u8|combo_cnt[14]                     ; I2C_CCD_Config:u8|senosr_exposure[14]     ; CLOCK_50   ; CLOCK_50 ; 20.000 ns                   ; 19.770 ns                 ; 5.041 ns                ;
; 14.729 ns                               ; 189.72 MHz ( period = 5.271 ns )                    ; I2C_CCD_Config:u8|combo_cnt[14]                     ; I2C_CCD_Config:u8|senosr_exposure[12]     ; CLOCK_50   ; CLOCK_50 ; 20.000 ns                   ; 19.770 ns                 ; 5.041 ns                ;
; 14.729 ns                               ; 189.72 MHz ( period = 5.271 ns )                    ; I2C_CCD_Config:u8|combo_cnt[14]                     ; I2C_CCD_Config:u8|senosr_exposure[7]      ; CLOCK_50   ; CLOCK_50 ; 20.000 ns                   ; 19.770 ns                 ; 5.041 ns                ;
; 14.729 ns                               ; 189.72 MHz ( period = 5.271 ns )                    ; I2C_CCD_Config:u8|combo_cnt[14]                     ; I2C_CCD_Config:u8|senosr_exposure[13]     ; CLOCK_50   ; CLOCK_50 ; 20.000 ns                   ; 19.770 ns                 ; 5.041 ns                ;
; 14.729 ns                               ; 189.72 MHz ( period = 5.271 ns )                    ; I2C_CCD_Config:u8|combo_cnt[14]                     ; I2C_CCD_Config:u8|senosr_exposure[15]     ; CLOCK_50   ; CLOCK_50 ; 20.000 ns                   ; 19.770 ns                 ; 5.041 ns                ;
; 14.729 ns                               ; 189.72 MHz ( period = 5.271 ns )                    ; I2C_CCD_Config:u8|combo_cnt[14]                     ; I2C_CCD_Config:u8|senosr_exposure[11]     ; CLOCK_50   ; CLOCK_50 ; 20.000 ns                   ; 19.770 ns                 ; 5.041 ns                ;
; 14.729 ns                               ; 189.72 MHz ( period = 5.271 ns )                    ; I2C_CCD_Config:u8|combo_cnt[14]                     ; I2C_CCD_Config:u8|senosr_exposure[9]      ; CLOCK_50   ; CLOCK_50 ; 20.000 ns                   ; 19.770 ns                 ; 5.041 ns                ;
; 14.749 ns                               ; 190.44 MHz ( period = 5.251 ns )                    ; I2C_CCD_Config:u8|C_I2C_Controller:u0|SD_COUNTER[3] ; I2C_CCD_Config:u8|C_I2C_Controller:u0|SDO ; CLOCK_50   ; CLOCK_50 ; 20.000 ns                   ; 19.787 ns                 ; 5.038 ns                ;
; 14.757 ns                               ; 190.73 MHz ( period = 5.243 ns )                    ; I2C_CCD_Config:u8|combo_cnt[11]                     ; I2C_CCD_Config:u8|senosr_exposure[4]      ; CLOCK_50   ; CLOCK_50 ; 20.000 ns                   ; 19.772 ns                 ; 5.015 ns                ;
; 14.757 ns                               ; 190.73 MHz ( period = 5.243 ns )                    ; I2C_CCD_Config:u8|combo_cnt[11]                     ; I2C_CCD_Config:u8|senosr_exposure[5]      ; CLOCK_50   ; CLOCK_50 ; 20.000 ns                   ; 19.772 ns                 ; 5.015 ns                ;
; 14.757 ns                               ; 190.73 MHz ( period = 5.243 ns )                    ; I2C_CCD_Config:u8|combo_cnt[11]                     ; I2C_CCD_Config:u8|senosr_exposure[3]      ; CLOCK_50   ; CLOCK_50 ; 20.000 ns                   ; 19.772 ns                 ; 5.015 ns                ;
; 14.757 ns                               ; 190.73 MHz ( period = 5.243 ns )                    ; I2C_CCD_Config:u8|combo_cnt[11]                     ; I2C_CCD_Config:u8|senosr_exposure[8]      ; CLOCK_50   ; CLOCK_50 ; 20.000 ns                   ; 19.772 ns                 ; 5.015 ns                ;
; 14.757 ns                               ; 190.73 MHz ( period = 5.243 ns )                    ; I2C_CCD_Config:u8|combo_cnt[11]                     ; I2C_CCD_Config:u8|senosr_exposure[10]     ; CLOCK_50   ; CLOCK_50 ; 20.000 ns                   ; 19.772 ns                 ; 5.015 ns                ;
; 14.757 ns                               ; 190.73 MHz ( period = 5.243 ns )                    ; I2C_CCD_Config:u8|combo_cnt[11]                     ; I2C_CCD_Config:u8|senosr_exposure[6]      ; CLOCK_50   ; CLOCK_50 ; 20.000 ns                   ; 19.772 ns                 ; 5.015 ns                ;
; 14.757 ns                               ; 190.73 MHz ( period = 5.243 ns )                    ; I2C_CCD_Config:u8|combo_cnt[11]                     ; I2C_CCD_Config:u8|senosr_exposure[14]     ; CLOCK_50   ; CLOCK_50 ; 20.000 ns                   ; 19.772 ns                 ; 5.015 ns                ;
; 14.757 ns                               ; 190.73 MHz ( period = 5.243 ns )                    ; I2C_CCD_Config:u8|combo_cnt[11]                     ; I2C_CCD_Config:u8|senosr_exposure[12]     ; CLOCK_50   ; CLOCK_50 ; 20.000 ns                   ; 19.772 ns                 ; 5.015 ns                ;
; 14.757 ns                               ; 190.73 MHz ( period = 5.243 ns )                    ; I2C_CCD_Config:u8|combo_cnt[11]                     ; I2C_CCD_Config:u8|senosr_exposure[7]      ; CLOCK_50   ; CLOCK_50 ; 20.000 ns                   ; 19.772 ns                 ; 5.015 ns                ;
; 14.757 ns                               ; 190.73 MHz ( period = 5.243 ns )                    ; I2C_CCD_Config:u8|combo_cnt[11]                     ; I2C_CCD_Config:u8|senosr_exposure[13]     ; CLOCK_50   ; CLOCK_50 ; 20.000 ns                   ; 19.772 ns                 ; 5.015 ns                ;
; 14.757 ns                               ; 190.73 MHz ( period = 5.243 ns )                    ; I2C_CCD_Config:u8|combo_cnt[11]                     ; I2C_CCD_Config:u8|senosr_exposure[15]     ; CLOCK_50   ; CLOCK_50 ; 20.000 ns                   ; 19.772 ns                 ; 5.015 ns                ;
; 14.757 ns                               ; 190.73 MHz ( period = 5.243 ns )                    ; I2C_CCD_Config:u8|combo_cnt[11]                     ; I2C_CCD_Config:u8|senosr_exposure[11]     ; CLOCK_50   ; CLOCK_50 ; 20.000 ns                   ; 19.772 ns                 ; 5.015 ns                ;
; 14.757 ns                               ; 190.73 MHz ( period = 5.243 ns )                    ; I2C_CCD_Config:u8|combo_cnt[11]                     ; I2C_CCD_Config:u8|senosr_exposure[9]      ; CLOCK_50   ; CLOCK_50 ; 20.000 ns                   ; 19.772 ns                 ; 5.015 ns                ;
; 14.779 ns                               ; 191.53 MHz ( period = 5.221 ns )                    ; C_Reset_Delay:u2|Cont[0]                            ; C_Reset_Delay:u2|Cont[4]                  ; CLOCK_50   ; CLOCK_50 ; 20.000 ns                   ; 19.787 ns                 ; 5.008 ns                ;
; 14.779 ns                               ; 191.53 MHz ( period = 5.221 ns )                    ; C_Reset_Delay:u2|Cont[0]                            ; C_Reset_Delay:u2|Cont[5]                  ; CLOCK_50   ; CLOCK_50 ; 20.000 ns                   ; 19.787 ns                 ; 5.008 ns                ;
; 14.779 ns                               ; 191.53 MHz ( period = 5.221 ns )                    ; C_Reset_Delay:u2|Cont[0]                            ; C_Reset_Delay:u2|Cont[7]                  ; CLOCK_50   ; CLOCK_50 ; 20.000 ns                   ; 19.787 ns                 ; 5.008 ns                ;
; 14.779 ns                               ; 191.53 MHz ( period = 5.221 ns )                    ; C_Reset_Delay:u2|Cont[0]                            ; C_Reset_Delay:u2|Cont[6]                  ; CLOCK_50   ; CLOCK_50 ; 20.000 ns                   ; 19.787 ns                 ; 5.008 ns                ;
; 14.779 ns                               ; 191.53 MHz ( period = 5.221 ns )                    ; C_Reset_Delay:u2|Cont[0]                            ; C_Reset_Delay:u2|Cont[1]                  ; CLOCK_50   ; CLOCK_50 ; 20.000 ns                   ; 19.787 ns                 ; 5.008 ns                ;
; 14.779 ns                               ; 191.53 MHz ( period = 5.221 ns )                    ; C_Reset_Delay:u2|Cont[0]                            ; C_Reset_Delay:u2|Cont[2]                  ; CLOCK_50   ; CLOCK_50 ; 20.000 ns                   ; 19.787 ns                 ; 5.008 ns                ;
; 14.779 ns                               ; 191.53 MHz ( period = 5.221 ns )                    ; C_Reset_Delay:u2|Cont[0]                            ; C_Reset_Delay:u2|Cont[3]                  ; CLOCK_50   ; CLOCK_50 ; 20.000 ns                   ; 19.787 ns                 ; 5.008 ns                ;
; 14.779 ns                               ; 191.53 MHz ( period = 5.221 ns )                    ; C_Reset_Delay:u2|Cont[0]                            ; C_Reset_Delay:u2|Cont[14]                 ; CLOCK_50   ; CLOCK_50 ; 20.000 ns                   ; 19.787 ns                 ; 5.008 ns                ;
; 14.779 ns                               ; 191.53 MHz ( period = 5.221 ns )                    ; C_Reset_Delay:u2|Cont[0]                            ; C_Reset_Delay:u2|Cont[13]                 ; CLOCK_50   ; CLOCK_50 ; 20.000 ns                   ; 19.787 ns                 ; 5.008 ns                ;
; 14.779 ns                               ; 191.53 MHz ( period = 5.221 ns )                    ; C_Reset_Delay:u2|Cont[0]                            ; C_Reset_Delay:u2|Cont[12]                 ; CLOCK_50   ; CLOCK_50 ; 20.000 ns                   ; 19.787 ns                 ; 5.008 ns                ;
; 14.779 ns                               ; 191.53 MHz ( period = 5.221 ns )                    ; C_Reset_Delay:u2|Cont[0]                            ; C_Reset_Delay:u2|Cont[15]                 ; CLOCK_50   ; CLOCK_50 ; 20.000 ns                   ; 19.787 ns                 ; 5.008 ns                ;
; 14.779 ns                               ; 191.53 MHz ( period = 5.221 ns )                    ; C_Reset_Delay:u2|Cont[0]                            ; C_Reset_Delay:u2|Cont[11]                 ; CLOCK_50   ; CLOCK_50 ; 20.000 ns                   ; 19.787 ns                 ; 5.008 ns                ;
; 14.779 ns                               ; 191.53 MHz ( period = 5.221 ns )                    ; C_Reset_Delay:u2|Cont[0]                            ; C_Reset_Delay:u2|Cont[10]                 ; CLOCK_50   ; CLOCK_50 ; 20.000 ns                   ; 19.787 ns                 ; 5.008 ns                ;
; 14.779 ns                               ; 191.53 MHz ( period = 5.221 ns )                    ; C_Reset_Delay:u2|Cont[0]                            ; C_Reset_Delay:u2|Cont[9]                  ; CLOCK_50   ; CLOCK_50 ; 20.000 ns                   ; 19.787 ns                 ; 5.008 ns                ;
; 14.779 ns                               ; 191.53 MHz ( period = 5.221 ns )                    ; C_Reset_Delay:u2|Cont[0]                            ; C_Reset_Delay:u2|Cont[8]                  ; CLOCK_50   ; CLOCK_50 ; 20.000 ns                   ; 19.787 ns                 ; 5.008 ns                ;
; 14.801 ns                               ; 192.34 MHz ( period = 5.199 ns )                    ; I2C_CCD_Config:u8|combo_cnt[7]                      ; I2C_CCD_Config:u8|senosr_exposure[4]      ; CLOCK_50   ; CLOCK_50 ; 20.000 ns                   ; 19.772 ns                 ; 4.971 ns                ;
; 14.801 ns                               ; 192.34 MHz ( period = 5.199 ns )                    ; I2C_CCD_Config:u8|combo_cnt[7]                      ; I2C_CCD_Config:u8|senosr_exposure[5]      ; CLOCK_50   ; CLOCK_50 ; 20.000 ns                   ; 19.772 ns                 ; 4.971 ns                ;
; 14.801 ns                               ; 192.34 MHz ( period = 5.199 ns )                    ; I2C_CCD_Config:u8|combo_cnt[7]                      ; I2C_CCD_Config:u8|senosr_exposure[3]      ; CLOCK_50   ; CLOCK_50 ; 20.000 ns                   ; 19.772 ns                 ; 4.971 ns                ;
; 14.801 ns                               ; 192.34 MHz ( period = 5.199 ns )                    ; I2C_CCD_Config:u8|combo_cnt[7]                      ; I2C_CCD_Config:u8|senosr_exposure[8]      ; CLOCK_50   ; CLOCK_50 ; 20.000 ns                   ; 19.772 ns                 ; 4.971 ns                ;
; 14.801 ns                               ; 192.34 MHz ( period = 5.199 ns )                    ; I2C_CCD_Config:u8|combo_cnt[7]                      ; I2C_CCD_Config:u8|senosr_exposure[10]     ; CLOCK_50   ; CLOCK_50 ; 20.000 ns                   ; 19.772 ns                 ; 4.971 ns                ;
; 14.801 ns                               ; 192.34 MHz ( period = 5.199 ns )                    ; I2C_CCD_Config:u8|combo_cnt[7]                      ; I2C_CCD_Config:u8|senosr_exposure[6]      ; CLOCK_50   ; CLOCK_50 ; 20.000 ns                   ; 19.772 ns                 ; 4.971 ns                ;
; 14.801 ns                               ; 192.34 MHz ( period = 5.199 ns )                    ; I2C_CCD_Config:u8|combo_cnt[7]                      ; I2C_CCD_Config:u8|senosr_exposure[14]     ; CLOCK_50   ; CLOCK_50 ; 20.000 ns                   ; 19.772 ns                 ; 4.971 ns                ;
; 14.801 ns                               ; 192.34 MHz ( period = 5.199 ns )                    ; I2C_CCD_Config:u8|combo_cnt[7]                      ; I2C_CCD_Config:u8|senosr_exposure[12]     ; CLOCK_50   ; CLOCK_50 ; 20.000 ns                   ; 19.772 ns                 ; 4.971 ns                ;
; 14.801 ns                               ; 192.34 MHz ( period = 5.199 ns )                    ; I2C_CCD_Config:u8|combo_cnt[7]                      ; I2C_CCD_Config:u8|senosr_exposure[7]      ; CLOCK_50   ; CLOCK_50 ; 20.000 ns                   ; 19.772 ns                 ; 4.971 ns                ;
; 14.801 ns                               ; 192.34 MHz ( period = 5.199 ns )                    ; I2C_CCD_Config:u8|combo_cnt[7]                      ; I2C_CCD_Config:u8|senosr_exposure[13]     ; CLOCK_50   ; CLOCK_50 ; 20.000 ns                   ; 19.772 ns                 ; 4.971 ns                ;
; 14.801 ns                               ; 192.34 MHz ( period = 5.199 ns )                    ; I2C_CCD_Config:u8|combo_cnt[7]                      ; I2C_CCD_Config:u8|senosr_exposure[15]     ; CLOCK_50   ; CLOCK_50 ; 20.000 ns                   ; 19.772 ns                 ; 4.971 ns                ;
; 14.801 ns                               ; 192.34 MHz ( period = 5.199 ns )                    ; I2C_CCD_Config:u8|combo_cnt[7]                      ; I2C_CCD_Config:u8|senosr_exposure[11]     ; CLOCK_50   ; CLOCK_50 ; 20.000 ns                   ; 19.772 ns                 ; 4.971 ns                ;
; 14.801 ns                               ; 192.34 MHz ( period = 5.199 ns )                    ; I2C_CCD_Config:u8|combo_cnt[7]                      ; I2C_CCD_Config:u8|senosr_exposure[9]      ; CLOCK_50   ; CLOCK_50 ; 20.000 ns                   ; 19.772 ns                 ; 4.971 ns                ;
; 14.823 ns                               ; 193.16 MHz ( period = 5.177 ns )                    ; I2C_CCD_Config:u8|combo_cnt[0]                      ; I2C_CCD_Config:u8|senosr_exposure[4]      ; CLOCK_50   ; CLOCK_50 ; 20.000 ns                   ; 19.772 ns                 ; 4.949 ns                ;
; 14.823 ns                               ; 193.16 MHz ( period = 5.177 ns )                    ; I2C_CCD_Config:u8|combo_cnt[0]                      ; I2C_CCD_Config:u8|senosr_exposure[5]      ; CLOCK_50   ; CLOCK_50 ; 20.000 ns                   ; 19.772 ns                 ; 4.949 ns                ;
; 14.823 ns                               ; 193.16 MHz ( period = 5.177 ns )                    ; I2C_CCD_Config:u8|combo_cnt[0]                      ; I2C_CCD_Config:u8|senosr_exposure[3]      ; CLOCK_50   ; CLOCK_50 ; 20.000 ns                   ; 19.772 ns                 ; 4.949 ns                ;
; 14.823 ns                               ; 193.16 MHz ( period = 5.177 ns )                    ; I2C_CCD_Config:u8|combo_cnt[0]                      ; I2C_CCD_Config:u8|senosr_exposure[8]      ; CLOCK_50   ; CLOCK_50 ; 20.000 ns                   ; 19.772 ns                 ; 4.949 ns                ;
; 14.823 ns                               ; 193.16 MHz ( period = 5.177 ns )                    ; I2C_CCD_Config:u8|combo_cnt[0]                      ; I2C_CCD_Config:u8|senosr_exposure[10]     ; CLOCK_50   ; CLOCK_50 ; 20.000 ns                   ; 19.772 ns                 ; 4.949 ns                ;
; 14.823 ns                               ; 193.16 MHz ( period = 5.177 ns )                    ; I2C_CCD_Config:u8|combo_cnt[0]                      ; I2C_CCD_Config:u8|senosr_exposure[6]      ; CLOCK_50   ; CLOCK_50 ; 20.000 ns                   ; 19.772 ns                 ; 4.949 ns                ;
; 14.823 ns                               ; 193.16 MHz ( period = 5.177 ns )                    ; I2C_CCD_Config:u8|combo_cnt[0]                      ; I2C_CCD_Config:u8|senosr_exposure[14]     ; CLOCK_50   ; CLOCK_50 ; 20.000 ns                   ; 19.772 ns                 ; 4.949 ns                ;
; 14.823 ns                               ; 193.16 MHz ( period = 5.177 ns )                    ; I2C_CCD_Config:u8|combo_cnt[0]                      ; I2C_CCD_Config:u8|senosr_exposure[12]     ; CLOCK_50   ; CLOCK_50 ; 20.000 ns                   ; 19.772 ns                 ; 4.949 ns                ;
; 14.823 ns                               ; 193.16 MHz ( period = 5.177 ns )                    ; I2C_CCD_Config:u8|combo_cnt[0]                      ; I2C_CCD_Config:u8|senosr_exposure[7]      ; CLOCK_50   ; CLOCK_50 ; 20.000 ns                   ; 19.772 ns                 ; 4.949 ns                ;
; 14.823 ns                               ; 193.16 MHz ( period = 5.177 ns )                    ; I2C_CCD_Config:u8|combo_cnt[0]                      ; I2C_CCD_Config:u8|senosr_exposure[13]     ; CLOCK_50   ; CLOCK_50 ; 20.000 ns                   ; 19.772 ns                 ; 4.949 ns                ;
; 14.823 ns                               ; 193.16 MHz ( period = 5.177 ns )                    ; I2C_CCD_Config:u8|combo_cnt[0]                      ; I2C_CCD_Config:u8|senosr_exposure[15]     ; CLOCK_50   ; CLOCK_50 ; 20.000 ns                   ; 19.772 ns                 ; 4.949 ns                ;
; 14.823 ns                               ; 193.16 MHz ( period = 5.177 ns )                    ; I2C_CCD_Config:u8|combo_cnt[0]                      ; I2C_CCD_Config:u8|senosr_exposure[11]     ; CLOCK_50   ; CLOCK_50 ; 20.000 ns                   ; 19.772 ns                 ; 4.949 ns                ;
; 14.823 ns                               ; 193.16 MHz ( period = 5.177 ns )                    ; I2C_CCD_Config:u8|combo_cnt[0]                      ; I2C_CCD_Config:u8|senosr_exposure[9]      ; CLOCK_50   ; CLOCK_50 ; 20.000 ns                   ; 19.772 ns                 ; 4.949 ns                ;
; 14.834 ns                               ; 193.57 MHz ( period = 5.166 ns )                    ; I2C_CCD_Config:u8|combo_cnt[3]                      ; I2C_CCD_Config:u8|senosr_exposure[4]      ; CLOCK_50   ; CLOCK_50 ; 20.000 ns                   ; 19.772 ns                 ; 4.938 ns                ;
; 14.834 ns                               ; 193.57 MHz ( period = 5.166 ns )                    ; I2C_CCD_Config:u8|combo_cnt[3]                      ; I2C_CCD_Config:u8|senosr_exposure[5]      ; CLOCK_50   ; CLOCK_50 ; 20.000 ns                   ; 19.772 ns                 ; 4.938 ns                ;
; 14.834 ns                               ; 193.57 MHz ( period = 5.166 ns )                    ; I2C_CCD_Config:u8|combo_cnt[3]                      ; I2C_CCD_Config:u8|senosr_exposure[3]      ; CLOCK_50   ; CLOCK_50 ; 20.000 ns                   ; 19.772 ns                 ; 4.938 ns                ;
; 14.834 ns                               ; 193.57 MHz ( period = 5.166 ns )                    ; I2C_CCD_Config:u8|combo_cnt[3]                      ; I2C_CCD_Config:u8|senosr_exposure[8]      ; CLOCK_50   ; CLOCK_50 ; 20.000 ns                   ; 19.772 ns                 ; 4.938 ns                ;
; 14.834 ns                               ; 193.57 MHz ( period = 5.166 ns )                    ; I2C_CCD_Config:u8|combo_cnt[3]                      ; I2C_CCD_Config:u8|senosr_exposure[10]     ; CLOCK_50   ; CLOCK_50 ; 20.000 ns                   ; 19.772 ns                 ; 4.938 ns                ;
; 14.834 ns                               ; 193.57 MHz ( period = 5.166 ns )                    ; I2C_CCD_Config:u8|combo_cnt[3]                      ; I2C_CCD_Config:u8|senosr_exposure[6]      ; CLOCK_50   ; CLOCK_50 ; 20.000 ns                   ; 19.772 ns                 ; 4.938 ns                ;
; 14.834 ns                               ; 193.57 MHz ( period = 5.166 ns )                    ; I2C_CCD_Config:u8|combo_cnt[3]                      ; I2C_CCD_Config:u8|senosr_exposure[14]     ; CLOCK_50   ; CLOCK_50 ; 20.000 ns                   ; 19.772 ns                 ; 4.938 ns                ;
; 14.834 ns                               ; 193.57 MHz ( period = 5.166 ns )                    ; I2C_CCD_Config:u8|combo_cnt[3]                      ; I2C_CCD_Config:u8|senosr_exposure[12]     ; CLOCK_50   ; CLOCK_50 ; 20.000 ns                   ; 19.772 ns                 ; 4.938 ns                ;
; 14.834 ns                               ; 193.57 MHz ( period = 5.166 ns )                    ; I2C_CCD_Config:u8|combo_cnt[3]                      ; I2C_CCD_Config:u8|senosr_exposure[7]      ; CLOCK_50   ; CLOCK_50 ; 20.000 ns                   ; 19.772 ns                 ; 4.938 ns                ;
; 14.834 ns                               ; 193.57 MHz ( period = 5.166 ns )                    ; I2C_CCD_Config:u8|combo_cnt[3]                      ; I2C_CCD_Config:u8|senosr_exposure[13]     ; CLOCK_50   ; CLOCK_50 ; 20.000 ns                   ; 19.772 ns                 ; 4.938 ns                ;
; 14.834 ns                               ; 193.57 MHz ( period = 5.166 ns )                    ; I2C_CCD_Config:u8|combo_cnt[3]                      ; I2C_CCD_Config:u8|senosr_exposure[15]     ; CLOCK_50   ; CLOCK_50 ; 20.000 ns                   ; 19.772 ns                 ; 4.938 ns                ;
; 14.834 ns                               ; 193.57 MHz ( period = 5.166 ns )                    ; I2C_CCD_Config:u8|combo_cnt[3]                      ; I2C_CCD_Config:u8|senosr_exposure[11]     ; CLOCK_50   ; CLOCK_50 ; 20.000 ns                   ; 19.772 ns                 ; 4.938 ns                ;
; 14.834 ns                               ; 193.57 MHz ( period = 5.166 ns )                    ; I2C_CCD_Config:u8|combo_cnt[3]                      ; I2C_CCD_Config:u8|senosr_exposure[9]      ; CLOCK_50   ; CLOCK_50 ; 20.000 ns                   ; 19.772 ns                 ; 4.938 ns                ;
; 14.875 ns                               ; 195.12 MHz ( period = 5.125 ns )                    ; I2C_CCD_Config:u8|combo_cnt[8]                      ; I2C_CCD_Config:u8|senosr_exposure[4]      ; CLOCK_50   ; CLOCK_50 ; 20.000 ns                   ; 19.772 ns                 ; 4.897 ns                ;
; 14.875 ns                               ; 195.12 MHz ( period = 5.125 ns )                    ; I2C_CCD_Config:u8|combo_cnt[8]                      ; I2C_CCD_Config:u8|senosr_exposure[5]      ; CLOCK_50   ; CLOCK_50 ; 20.000 ns                   ; 19.772 ns                 ; 4.897 ns                ;
; 14.875 ns                               ; 195.12 MHz ( period = 5.125 ns )                    ; I2C_CCD_Config:u8|combo_cnt[8]                      ; I2C_CCD_Config:u8|senosr_exposure[3]      ; CLOCK_50   ; CLOCK_50 ; 20.000 ns                   ; 19.772 ns                 ; 4.897 ns                ;
; 14.875 ns                               ; 195.12 MHz ( period = 5.125 ns )                    ; I2C_CCD_Config:u8|combo_cnt[8]                      ; I2C_CCD_Config:u8|senosr_exposure[8]      ; CLOCK_50   ; CLOCK_50 ; 20.000 ns                   ; 19.772 ns                 ; 4.897 ns                ;
; 14.875 ns                               ; 195.12 MHz ( period = 5.125 ns )                    ; I2C_CCD_Config:u8|combo_cnt[8]                      ; I2C_CCD_Config:u8|senosr_exposure[10]     ; CLOCK_50   ; CLOCK_50 ; 20.000 ns                   ; 19.772 ns                 ; 4.897 ns                ;
; 14.875 ns                               ; 195.12 MHz ( period = 5.125 ns )                    ; I2C_CCD_Config:u8|combo_cnt[8]                      ; I2C_CCD_Config:u8|senosr_exposure[6]      ; CLOCK_50   ; CLOCK_50 ; 20.000 ns                   ; 19.772 ns                 ; 4.897 ns                ;
; 14.875 ns                               ; 195.12 MHz ( period = 5.125 ns )                    ; I2C_CCD_Config:u8|combo_cnt[8]                      ; I2C_CCD_Config:u8|senosr_exposure[14]     ; CLOCK_50   ; CLOCK_50 ; 20.000 ns                   ; 19.772 ns                 ; 4.897 ns                ;
; 14.875 ns                               ; 195.12 MHz ( period = 5.125 ns )                    ; I2C_CCD_Config:u8|combo_cnt[8]                      ; I2C_CCD_Config:u8|senosr_exposure[12]     ; CLOCK_50   ; CLOCK_50 ; 20.000 ns                   ; 19.772 ns                 ; 4.897 ns                ;
; 14.875 ns                               ; 195.12 MHz ( period = 5.125 ns )                    ; I2C_CCD_Config:u8|combo_cnt[8]                      ; I2C_CCD_Config:u8|senosr_exposure[7]      ; CLOCK_50   ; CLOCK_50 ; 20.000 ns                   ; 19.772 ns                 ; 4.897 ns                ;
; 14.875 ns                               ; 195.12 MHz ( period = 5.125 ns )                    ; I2C_CCD_Config:u8|combo_cnt[8]                      ; I2C_CCD_Config:u8|senosr_exposure[13]     ; CLOCK_50   ; CLOCK_50 ; 20.000 ns                   ; 19.772 ns                 ; 4.897 ns                ;
; 14.875 ns                               ; 195.12 MHz ( period = 5.125 ns )                    ; I2C_CCD_Config:u8|combo_cnt[8]                      ; I2C_CCD_Config:u8|senosr_exposure[15]     ; CLOCK_50   ; CLOCK_50 ; 20.000 ns                   ; 19.772 ns                 ; 4.897 ns                ;
; 14.875 ns                               ; 195.12 MHz ( period = 5.125 ns )                    ; I2C_CCD_Config:u8|combo_cnt[8]                      ; I2C_CCD_Config:u8|senosr_exposure[11]     ; CLOCK_50   ; CLOCK_50 ; 20.000 ns                   ; 19.772 ns                 ; 4.897 ns                ;
; 14.875 ns                               ; 195.12 MHz ( period = 5.125 ns )                    ; I2C_CCD_Config:u8|combo_cnt[8]                      ; I2C_CCD_Config:u8|senosr_exposure[9]      ; CLOCK_50   ; CLOCK_50 ; 20.000 ns                   ; 19.772 ns                 ; 4.897 ns                ;
; 14.878 ns                               ; 195.24 MHz ( period = 5.122 ns )                    ; I2C_CCD_Config:u8|combo_cnt[12]                     ; I2C_CCD_Config:u8|senosr_exposure[4]      ; CLOCK_50   ; CLOCK_50 ; 20.000 ns                   ; 19.770 ns                 ; 4.892 ns                ;
; 14.878 ns                               ; 195.24 MHz ( period = 5.122 ns )                    ; I2C_CCD_Config:u8|combo_cnt[12]                     ; I2C_CCD_Config:u8|senosr_exposure[5]      ; CLOCK_50   ; CLOCK_50 ; 20.000 ns                   ; 19.770 ns                 ; 4.892 ns                ;
; 14.878 ns                               ; 195.24 MHz ( period = 5.122 ns )                    ; I2C_CCD_Config:u8|combo_cnt[12]                     ; I2C_CCD_Config:u8|senosr_exposure[3]      ; CLOCK_50   ; CLOCK_50 ; 20.000 ns                   ; 19.770 ns                 ; 4.892 ns                ;
; 14.878 ns                               ; 195.24 MHz ( period = 5.122 ns )                    ; I2C_CCD_Config:u8|combo_cnt[12]                     ; I2C_CCD_Config:u8|senosr_exposure[8]      ; CLOCK_50   ; CLOCK_50 ; 20.000 ns                   ; 19.770 ns                 ; 4.892 ns                ;
; 14.878 ns                               ; 195.24 MHz ( period = 5.122 ns )                    ; I2C_CCD_Config:u8|combo_cnt[12]                     ; I2C_CCD_Config:u8|senosr_exposure[10]     ; CLOCK_50   ; CLOCK_50 ; 20.000 ns                   ; 19.770 ns                 ; 4.892 ns                ;
; 14.878 ns                               ; 195.24 MHz ( period = 5.122 ns )                    ; I2C_CCD_Config:u8|combo_cnt[12]                     ; I2C_CCD_Config:u8|senosr_exposure[6]      ; CLOCK_50   ; CLOCK_50 ; 20.000 ns                   ; 19.770 ns                 ; 4.892 ns                ;
; 14.878 ns                               ; 195.24 MHz ( period = 5.122 ns )                    ; I2C_CCD_Config:u8|combo_cnt[12]                     ; I2C_CCD_Config:u8|senosr_exposure[14]     ; CLOCK_50   ; CLOCK_50 ; 20.000 ns                   ; 19.770 ns                 ; 4.892 ns                ;
; 14.878 ns                               ; 195.24 MHz ( period = 5.122 ns )                    ; I2C_CCD_Config:u8|combo_cnt[12]                     ; I2C_CCD_Config:u8|senosr_exposure[12]     ; CLOCK_50   ; CLOCK_50 ; 20.000 ns                   ; 19.770 ns                 ; 4.892 ns                ;
; 14.878 ns                               ; 195.24 MHz ( period = 5.122 ns )                    ; I2C_CCD_Config:u8|combo_cnt[12]                     ; I2C_CCD_Config:u8|senosr_exposure[7]      ; CLOCK_50   ; CLOCK_50 ; 20.000 ns                   ; 19.770 ns                 ; 4.892 ns                ;
; 14.878 ns                               ; 195.24 MHz ( period = 5.122 ns )                    ; I2C_CCD_Config:u8|combo_cnt[12]                     ; I2C_CCD_Config:u8|senosr_exposure[13]     ; CLOCK_50   ; CLOCK_50 ; 20.000 ns                   ; 19.770 ns                 ; 4.892 ns                ;
; 14.878 ns                               ; 195.24 MHz ( period = 5.122 ns )                    ; I2C_CCD_Config:u8|combo_cnt[12]                     ; I2C_CCD_Config:u8|senosr_exposure[15]     ; CLOCK_50   ; CLOCK_50 ; 20.000 ns                   ; 19.770 ns                 ; 4.892 ns                ;
; 14.878 ns                               ; 195.24 MHz ( period = 5.122 ns )                    ; I2C_CCD_Config:u8|combo_cnt[12]                     ; I2C_CCD_Config:u8|senosr_exposure[11]     ; CLOCK_50   ; CLOCK_50 ; 20.000 ns                   ; 19.770 ns                 ; 4.892 ns                ;
; 14.878 ns                               ; 195.24 MHz ( period = 5.122 ns )                    ; I2C_CCD_Config:u8|combo_cnt[12]                     ; I2C_CCD_Config:u8|senosr_exposure[9]      ; CLOCK_50   ; CLOCK_50 ; 20.000 ns                   ; 19.770 ns                 ; 4.892 ns                ;
; 14.913 ns                               ; 196.58 MHz ( period = 5.087 ns )                    ; I2C_CCD_Config:u8|combo_cnt[2]                      ; I2C_CCD_Config:u8|senosr_exposure[4]      ; CLOCK_50   ; CLOCK_50 ; 20.000 ns                   ; 19.772 ns                 ; 4.859 ns                ;
; 14.913 ns                               ; 196.58 MHz ( period = 5.087 ns )                    ; I2C_CCD_Config:u8|combo_cnt[2]                      ; I2C_CCD_Config:u8|senosr_exposure[5]      ; CLOCK_50   ; CLOCK_50 ; 20.000 ns                   ; 19.772 ns                 ; 4.859 ns                ;
; 14.913 ns                               ; 196.58 MHz ( period = 5.087 ns )                    ; I2C_CCD_Config:u8|combo_cnt[2]                      ; I2C_CCD_Config:u8|senosr_exposure[3]      ; CLOCK_50   ; CLOCK_50 ; 20.000 ns                   ; 19.772 ns                 ; 4.859 ns                ;
; 14.913 ns                               ; 196.58 MHz ( period = 5.087 ns )                    ; I2C_CCD_Config:u8|combo_cnt[2]                      ; I2C_CCD_Config:u8|senosr_exposure[8]      ; CLOCK_50   ; CLOCK_50 ; 20.000 ns                   ; 19.772 ns                 ; 4.859 ns                ;
; 14.913 ns                               ; 196.58 MHz ( period = 5.087 ns )                    ; I2C_CCD_Config:u8|combo_cnt[2]                      ; I2C_CCD_Config:u8|senosr_exposure[10]     ; CLOCK_50   ; CLOCK_50 ; 20.000 ns                   ; 19.772 ns                 ; 4.859 ns                ;
; 14.913 ns                               ; 196.58 MHz ( period = 5.087 ns )                    ; I2C_CCD_Config:u8|combo_cnt[2]                      ; I2C_CCD_Config:u8|senosr_exposure[6]      ; CLOCK_50   ; CLOCK_50 ; 20.000 ns                   ; 19.772 ns                 ; 4.859 ns                ;
; 14.913 ns                               ; 196.58 MHz ( period = 5.087 ns )                    ; I2C_CCD_Config:u8|combo_cnt[2]                      ; I2C_CCD_Config:u8|senosr_exposure[14]     ; CLOCK_50   ; CLOCK_50 ; 20.000 ns                   ; 19.772 ns                 ; 4.859 ns                ;
; 14.913 ns                               ; 196.58 MHz ( period = 5.087 ns )                    ; I2C_CCD_Config:u8|combo_cnt[2]                      ; I2C_CCD_Config:u8|senosr_exposure[12]     ; CLOCK_50   ; CLOCK_50 ; 20.000 ns                   ; 19.772 ns                 ; 4.859 ns                ;
; 14.913 ns                               ; 196.58 MHz ( period = 5.087 ns )                    ; I2C_CCD_Config:u8|combo_cnt[2]                      ; I2C_CCD_Config:u8|senosr_exposure[7]      ; CLOCK_50   ; CLOCK_50 ; 20.000 ns                   ; 19.772 ns                 ; 4.859 ns                ;
; 14.913 ns                               ; 196.58 MHz ( period = 5.087 ns )                    ; I2C_CCD_Config:u8|combo_cnt[2]                      ; I2C_CCD_Config:u8|senosr_exposure[13]     ; CLOCK_50   ; CLOCK_50 ; 20.000 ns                   ; 19.772 ns                 ; 4.859 ns                ;
; 14.913 ns                               ; 196.58 MHz ( period = 5.087 ns )                    ; I2C_CCD_Config:u8|combo_cnt[2]                      ; I2C_CCD_Config:u8|senosr_exposure[15]     ; CLOCK_50   ; CLOCK_50 ; 20.000 ns                   ; 19.772 ns                 ; 4.859 ns                ;
; 14.913 ns                               ; 196.58 MHz ( period = 5.087 ns )                    ; I2C_CCD_Config:u8|combo_cnt[2]                      ; I2C_CCD_Config:u8|senosr_exposure[11]     ; CLOCK_50   ; CLOCK_50 ; 20.000 ns                   ; 19.772 ns                 ; 4.859 ns                ;
; 14.913 ns                               ; 196.58 MHz ( period = 5.087 ns )                    ; I2C_CCD_Config:u8|combo_cnt[2]                      ; I2C_CCD_Config:u8|senosr_exposure[9]      ; CLOCK_50   ; CLOCK_50 ; 20.000 ns                   ; 19.772 ns                 ; 4.859 ns                ;
; 14.963 ns                               ; 198.53 MHz ( period = 5.037 ns )                    ; I2C_CCD_Config:u8|combo_cnt[1]                      ; I2C_CCD_Config:u8|senosr_exposure[2]      ; CLOCK_50   ; CLOCK_50 ; 20.000 ns                   ; 19.772 ns                 ; 4.809 ns                ;
; 14.969 ns                               ; 198.77 MHz ( period = 5.031 ns )                    ; I2C_CCD_Config:u8|combo_cnt[9]                      ; I2C_CCD_Config:u8|senosr_exposure[2]      ; CLOCK_50   ; CLOCK_50 ; 20.000 ns                   ; 19.772 ns                 ; 4.803 ns                ;
; 14.992 ns                               ; 199.68 MHz ( period = 5.008 ns )                    ; I2C_CCD_Config:u8|combo_cnt[15]                     ; I2C_CCD_Config:u8|senosr_exposure[2]      ; CLOCK_50   ; CLOCK_50 ; 20.000 ns                   ; 19.770 ns                 ; 4.778 ns                ;
; 15.004 ns                               ; 200.16 MHz ( period = 4.996 ns )                    ; I2C_CCD_Config:u8|combo_cnt[10]                     ; I2C_CCD_Config:u8|senosr_exposure[4]      ; CLOCK_50   ; CLOCK_50 ; 20.000 ns                   ; 19.772 ns                 ; 4.768 ns                ;
; 15.004 ns                               ; 200.16 MHz ( period = 4.996 ns )                    ; I2C_CCD_Config:u8|combo_cnt[10]                     ; I2C_CCD_Config:u8|senosr_exposure[5]      ; CLOCK_50   ; CLOCK_50 ; 20.000 ns                   ; 19.772 ns                 ; 4.768 ns                ;
; 15.004 ns                               ; 200.16 MHz ( period = 4.996 ns )                    ; I2C_CCD_Config:u8|combo_cnt[10]                     ; I2C_CCD_Config:u8|senosr_exposure[3]      ; CLOCK_50   ; CLOCK_50 ; 20.000 ns                   ; 19.772 ns                 ; 4.768 ns                ;
; 15.004 ns                               ; 200.16 MHz ( period = 4.996 ns )                    ; I2C_CCD_Config:u8|combo_cnt[10]                     ; I2C_CCD_Config:u8|senosr_exposure[8]      ; CLOCK_50   ; CLOCK_50 ; 20.000 ns                   ; 19.772 ns                 ; 4.768 ns                ;
; 15.004 ns                               ; 200.16 MHz ( period = 4.996 ns )                    ; I2C_CCD_Config:u8|combo_cnt[10]                     ; I2C_CCD_Config:u8|senosr_exposure[10]     ; CLOCK_50   ; CLOCK_50 ; 20.000 ns                   ; 19.772 ns                 ; 4.768 ns                ;
; 15.004 ns                               ; 200.16 MHz ( period = 4.996 ns )                    ; I2C_CCD_Config:u8|combo_cnt[10]                     ; I2C_CCD_Config:u8|senosr_exposure[6]      ; CLOCK_50   ; CLOCK_50 ; 20.000 ns                   ; 19.772 ns                 ; 4.768 ns                ;
; 15.004 ns                               ; 200.16 MHz ( period = 4.996 ns )                    ; I2C_CCD_Config:u8|combo_cnt[10]                     ; I2C_CCD_Config:u8|senosr_exposure[14]     ; CLOCK_50   ; CLOCK_50 ; 20.000 ns                   ; 19.772 ns                 ; 4.768 ns                ;
; 15.004 ns                               ; 200.16 MHz ( period = 4.996 ns )                    ; I2C_CCD_Config:u8|combo_cnt[10]                     ; I2C_CCD_Config:u8|senosr_exposure[12]     ; CLOCK_50   ; CLOCK_50 ; 20.000 ns                   ; 19.772 ns                 ; 4.768 ns                ;
; 15.004 ns                               ; 200.16 MHz ( period = 4.996 ns )                    ; I2C_CCD_Config:u8|combo_cnt[10]                     ; I2C_CCD_Config:u8|senosr_exposure[7]      ; CLOCK_50   ; CLOCK_50 ; 20.000 ns                   ; 19.772 ns                 ; 4.768 ns                ;
; 15.004 ns                               ; 200.16 MHz ( period = 4.996 ns )                    ; I2C_CCD_Config:u8|combo_cnt[10]                     ; I2C_CCD_Config:u8|senosr_exposure[13]     ; CLOCK_50   ; CLOCK_50 ; 20.000 ns                   ; 19.772 ns                 ; 4.768 ns                ;
; 15.004 ns                               ; 200.16 MHz ( period = 4.996 ns )                    ; I2C_CCD_Config:u8|combo_cnt[10]                     ; I2C_CCD_Config:u8|senosr_exposure[15]     ; CLOCK_50   ; CLOCK_50 ; 20.000 ns                   ; 19.772 ns                 ; 4.768 ns                ;
; 15.004 ns                               ; 200.16 MHz ( period = 4.996 ns )                    ; I2C_CCD_Config:u8|combo_cnt[10]                     ; I2C_CCD_Config:u8|senosr_exposure[11]     ; CLOCK_50   ; CLOCK_50 ; 20.000 ns                   ; 19.772 ns                 ; 4.768 ns                ;
; 15.004 ns                               ; 200.16 MHz ( period = 4.996 ns )                    ; I2C_CCD_Config:u8|combo_cnt[10]                     ; I2C_CCD_Config:u8|senosr_exposure[9]      ; CLOCK_50   ; CLOCK_50 ; 20.000 ns                   ; 19.772 ns                 ; 4.768 ns                ;
; 15.031 ns                               ; 201.25 MHz ( period = 4.969 ns )                    ; I2C_CCD_Config:u8|combo_cnt[13]                     ; I2C_CCD_Config:u8|senosr_exposure[2]      ; CLOCK_50   ; CLOCK_50 ; 20.000 ns                   ; 19.770 ns                 ; 4.739 ns                ;
; 15.047 ns                               ; 201.90 MHz ( period = 4.953 ns )                    ; I2C_CCD_Config:u8|combo_cnt[6]                      ; I2C_CCD_Config:u8|senosr_exposure[4]      ; CLOCK_50   ; CLOCK_50 ; 20.000 ns                   ; 19.772 ns                 ; 4.725 ns                ;
; 15.047 ns                               ; 201.90 MHz ( period = 4.953 ns )                    ; I2C_CCD_Config:u8|combo_cnt[6]                      ; I2C_CCD_Config:u8|senosr_exposure[5]      ; CLOCK_50   ; CLOCK_50 ; 20.000 ns                   ; 19.772 ns                 ; 4.725 ns                ;
; 15.047 ns                               ; 201.90 MHz ( period = 4.953 ns )                    ; I2C_CCD_Config:u8|combo_cnt[6]                      ; I2C_CCD_Config:u8|senosr_exposure[3]      ; CLOCK_50   ; CLOCK_50 ; 20.000 ns                   ; 19.772 ns                 ; 4.725 ns                ;
; 15.047 ns                               ; 201.90 MHz ( period = 4.953 ns )                    ; I2C_CCD_Config:u8|combo_cnt[6]                      ; I2C_CCD_Config:u8|senosr_exposure[8]      ; CLOCK_50   ; CLOCK_50 ; 20.000 ns                   ; 19.772 ns                 ; 4.725 ns                ;
; 15.047 ns                               ; 201.90 MHz ( period = 4.953 ns )                    ; I2C_CCD_Config:u8|combo_cnt[6]                      ; I2C_CCD_Config:u8|senosr_exposure[10]     ; CLOCK_50   ; CLOCK_50 ; 20.000 ns                   ; 19.772 ns                 ; 4.725 ns                ;
; 15.047 ns                               ; 201.90 MHz ( period = 4.953 ns )                    ; I2C_CCD_Config:u8|combo_cnt[6]                      ; I2C_CCD_Config:u8|senosr_exposure[6]      ; CLOCK_50   ; CLOCK_50 ; 20.000 ns                   ; 19.772 ns                 ; 4.725 ns                ;
; 15.047 ns                               ; 201.90 MHz ( period = 4.953 ns )                    ; I2C_CCD_Config:u8|combo_cnt[6]                      ; I2C_CCD_Config:u8|senosr_exposure[14]     ; CLOCK_50   ; CLOCK_50 ; 20.000 ns                   ; 19.772 ns                 ; 4.725 ns                ;
; 15.047 ns                               ; 201.90 MHz ( period = 4.953 ns )                    ; I2C_CCD_Config:u8|combo_cnt[6]                      ; I2C_CCD_Config:u8|senosr_exposure[12]     ; CLOCK_50   ; CLOCK_50 ; 20.000 ns                   ; 19.772 ns                 ; 4.725 ns                ;
; 15.047 ns                               ; 201.90 MHz ( period = 4.953 ns )                    ; I2C_CCD_Config:u8|combo_cnt[6]                      ; I2C_CCD_Config:u8|senosr_exposure[7]      ; CLOCK_50   ; CLOCK_50 ; 20.000 ns                   ; 19.772 ns                 ; 4.725 ns                ;
; Timing analysis restricted to 200 rows. ; To change the limit use Settings (Assignments menu) ;                                                     ;                                           ;            ;          ;                             ;                           ;                         ;
+-----------------------------------------+-----------------------------------------------------+-----------------------------------------------------+-------------------------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Setup: 'GPIO_1[0]'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                   ;
+-----------------------------------------+-----------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------+-----------+-----------------------------+---------------------------+-------------------------+
; Slack                                   ; Actual fmax (period)                                ; From                                                                                                                                                                                                  ; To                                                                                                                                                                                    ; From Clock ; To Clock  ; Required Setup Relationship ; Required Longest P2P Time ; Actual Longest P2P Time ;
+-----------------------------------------+-----------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------+-----------+-----------------------------+---------------------------+-------------------------+
; N/A                                     ; 116.28 MHz ( period = 8.600 ns )                    ; RAW2RGB:u4|mDVAL                                                                                                                                                                                      ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter_ffa[9]                                            ; GPIO_1[0]  ; GPIO_1[0] ; None                        ; None                      ; 4.982 ns                ;
; N/A                                     ; 127.55 MHz ( period = 7.840 ns )                    ; RAW2RGB:u4|Line_Buffer:u0|altshift_taps:altshift_taps_component|shift_taps_ikn:auto_generated|altsyncram_cm81:altsyncram2|altsyncram:ram_block3a0|altsyncram_lc43:auto_generated|ram_block1a24        ; RAW2RGB:u4|mCCD_G[6]                                                                                                                                                                  ; GPIO_1[0]  ; GPIO_1[0] ; None                        ; None                      ; 6.675 ns                ;
; N/A                                     ; 129.38 MHz ( period = 7.729 ns )                    ; RAW2RGB:u4|Line_Buffer:u0|altshift_taps:altshift_taps_component|shift_taps_ikn:auto_generated|altsyncram_cm81:altsyncram2|altsyncram:ram_block3a0|altsyncram_lc43:auto_generated|ram_block1a24        ; RAW2RGB:u4|mCCD_G[3]                                                                                                                                                                  ; GPIO_1[0]  ; GPIO_1[0] ; None                        ; None                      ; 6.601 ns                ;
; N/A                                     ; 129.77 MHz ( period = 7.706 ns )                    ; RAW2RGB:u4|Line_Buffer:u0|altshift_taps:altshift_taps_component|shift_taps_ikn:auto_generated|altsyncram_cm81:altsyncram2|altsyncram:ram_block3a0|altsyncram_lc43:auto_generated|ram_block1a36        ; RAW2RGB:u4|mCCD_G[6]                                                                                                                                                                  ; GPIO_1[0]  ; GPIO_1[0] ; None                        ; None                      ; 6.541 ns                ;
; N/A                                     ; 131.46 MHz ( period = 7.607 ns )                    ; RAW2RGB:u4|Line_Buffer:u0|altshift_taps:altshift_taps_component|shift_taps_ikn:auto_generated|altsyncram_cm81:altsyncram2|altsyncram:ram_block3a0|altsyncram_lc43:auto_generated|ram_block1a37        ; RAW2RGB:u4|mCCD_G[6]                                                                                                                                                                  ; GPIO_1[0]  ; GPIO_1[0] ; None                        ; None                      ; 6.442 ns                ;
; N/A                                     ; 131.67 MHz ( period = 7.595 ns )                    ; RAW2RGB:u4|Line_Buffer:u0|altshift_taps:altshift_taps_component|shift_taps_ikn:auto_generated|altsyncram_cm81:altsyncram2|altsyncram:ram_block3a0|altsyncram_lc43:auto_generated|ram_block1a36        ; RAW2RGB:u4|mCCD_G[3]                                                                                                                                                                  ; GPIO_1[0]  ; GPIO_1[0] ; None                        ; None                      ; 6.467 ns                ;
; N/A                                     ; 132.08 MHz ( period = 7.571 ns )                    ; RAW2RGB:u4|Line_Buffer:u0|altshift_taps:altshift_taps_component|shift_taps_ikn:auto_generated|altsyncram_cm81:altsyncram2|altsyncram:ram_block3a0|altsyncram_lc43:auto_generated|ram_block1a12        ; RAW2RGB:u4|mCCD_G[6]                                                                                                                                                                  ; GPIO_1[0]  ; GPIO_1[0] ; None                        ; None                      ; 6.407 ns                ;
; N/A                                     ; 132.43 MHz ( period = 7.551 ns )                    ; RAW2RGB:u4|Line_Buffer:u0|altshift_taps:altshift_taps_component|shift_taps_ikn:auto_generated|altsyncram_cm81:altsyncram2|altsyncram:ram_block3a0|altsyncram_lc43:auto_generated|ram_block1a26        ; RAW2RGB:u4|mCCD_G[6]                                                                                                                                                                  ; GPIO_1[0]  ; GPIO_1[0] ; None                        ; None                      ; 6.676 ns                ;
; N/A                                     ; 133.00 MHz ( period = 7.519 ns )                    ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter_ffa[9]                                                            ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter_ffa[9]                                            ; GPIO_1[0]  ; GPIO_1[0] ; None                        ; None                      ; 7.305 ns                ;
; N/A                                     ; 133.16 MHz ( period = 7.510 ns )                    ; RAW2RGB:u4|Line_Buffer:u0|altshift_taps:altshift_taps_component|shift_taps_ikn:auto_generated|altsyncram_cm81:altsyncram2|altsyncram:ram_block3a0|altsyncram_lc43:auto_generated|ram_block1a13        ; RAW2RGB:u4|mCCD_G[6]                                                                                                                                                                  ; GPIO_1[0]  ; GPIO_1[0] ; None                        ; None                      ; 6.346 ns                ;
; N/A                                     ; 133.40 MHz ( period = 7.496 ns )                    ; RAW2RGB:u4|Line_Buffer:u0|altshift_taps:altshift_taps_component|shift_taps_ikn:auto_generated|altsyncram_cm81:altsyncram2|altsyncram:ram_block3a0|altsyncram_lc43:auto_generated|ram_block1a37        ; RAW2RGB:u4|mCCD_G[3]                                                                                                                                                                  ; GPIO_1[0]  ; GPIO_1[0] ; None                        ; None                      ; 6.368 ns                ;
; N/A                                     ; 134.05 MHz ( period = 7.460 ns )                    ; RAW2RGB:u4|Line_Buffer:u0|altshift_taps:altshift_taps_component|shift_taps_ikn:auto_generated|altsyncram_cm81:altsyncram2|altsyncram:ram_block3a0|altsyncram_lc43:auto_generated|ram_block1a12        ; RAW2RGB:u4|mCCD_G[3]                                                                                                                                                                  ; GPIO_1[0]  ; GPIO_1[0] ; None                        ; None                      ; 6.333 ns                ;
; N/A                                     ; 134.41 MHz ( period = 7.440 ns )                    ; RAW2RGB:u4|Line_Buffer:u0|altshift_taps:altshift_taps_component|shift_taps_ikn:auto_generated|altsyncram_cm81:altsyncram2|altsyncram:ram_block3a0|altsyncram_lc43:auto_generated|ram_block1a26        ; RAW2RGB:u4|mCCD_G[3]                                                                                                                                                                  ; GPIO_1[0]  ; GPIO_1[0] ; None                        ; None                      ; 6.602 ns                ;
; N/A                                     ; 135.15 MHz ( period = 7.399 ns )                    ; RAW2RGB:u4|Line_Buffer:u0|altshift_taps:altshift_taps_component|shift_taps_ikn:auto_generated|altsyncram_cm81:altsyncram2|altsyncram:ram_block3a0|altsyncram_lc43:auto_generated|ram_block1a13        ; RAW2RGB:u4|mCCD_G[3]                                                                                                                                                                  ; GPIO_1[0]  ; GPIO_1[0] ; None                        ; None                      ; 6.272 ns                ;
; N/A                                     ; 136.97 MHz ( period = 7.301 ns )                    ; RAW2RGB:u4|Line_Buffer:u0|altshift_taps:altshift_taps_component|shift_taps_ikn:auto_generated|altsyncram_cm81:altsyncram2|altsyncram:ram_block3a0|altsyncram_lc43:auto_generated|ram_block1a2         ; RAW2RGB:u4|mCCD_G[6]                                                                                                                                                                  ; GPIO_1[0]  ; GPIO_1[0] ; None                        ; None                      ; 6.427 ns                ;
; N/A                                     ; 137.87 MHz ( period = 7.253 ns )                    ; RAW2RGB:u4|Line_Buffer:u0|altshift_taps:altshift_taps_component|shift_taps_ikn:auto_generated|altsyncram_cm81:altsyncram2|altsyncram:ram_block3a0|altsyncram_lc43:auto_generated|ram_block1a30        ; RAW2RGB:u4|mCCD_G[6]                                                                                                                                                                  ; GPIO_1[0]  ; GPIO_1[0] ; None                        ; None                      ; 6.392 ns                ;
; N/A                                     ; 138.70 MHz ( period = 7.210 ns )                    ; RAW2RGB:u4|mDVAL                                                                                                                                                                                      ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter_ffa[1]                                            ; GPIO_1[0]  ; GPIO_1[0] ; None                        ; None                      ; 4.214 ns                ;
; N/A                                     ; 139.00 MHz ( period = 7.194 ns )                    ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter_ffa[3]                                                            ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter_ffa[9]                                            ; GPIO_1[0]  ; GPIO_1[0] ; None                        ; None                      ; 7.022 ns                ;
; N/A                                     ; 139.08 MHz ( period = 7.190 ns )                    ; RAW2RGB:u4|Line_Buffer:u0|altshift_taps:altshift_taps_component|shift_taps_ikn:auto_generated|altsyncram_cm81:altsyncram2|altsyncram:ram_block3a0|altsyncram_lc43:auto_generated|ram_block1a2         ; RAW2RGB:u4|mCCD_G[3]                                                                                                                                                                  ; GPIO_1[0]  ; GPIO_1[0] ; None                        ; None                      ; 6.353 ns                ;
; N/A                                     ; 139.10 MHz ( period = 7.189 ns )                    ; RAW2RGB:u4|Line_Buffer:u0|altshift_taps:altshift_taps_component|shift_taps_ikn:auto_generated|altsyncram_cm81:altsyncram2|altsyncram:ram_block3a0|altsyncram_lc43:auto_generated|ram_block1a0         ; RAW2RGB:u4|mCCD_G[6]                                                                                                                                                                  ; GPIO_1[0]  ; GPIO_1[0] ; None                        ; None                      ; 6.025 ns                ;
; N/A                                     ; 139.74 MHz ( period = 7.156 ns )                    ; RAW2RGB:u4|Line_Buffer:u0|altshift_taps:altshift_taps_component|shift_taps_ikn:auto_generated|altsyncram_cm81:altsyncram2|altsyncram:ram_block3a0|altsyncram_lc43:auto_generated|ram_block1a25        ; RAW2RGB:u4|mCCD_G[6]                                                                                                                                                                  ; GPIO_1[0]  ; GPIO_1[0] ; None                        ; None                      ; 5.991 ns                ;
; N/A                                     ; 139.74 MHz ( period = 7.156 ns )                    ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter_ffa[8]                                                            ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter_ffa[9]                                            ; GPIO_1[0]  ; GPIO_1[0] ; None                        ; None                      ; 6.984 ns                ;
; N/A                                     ; 139.80 MHz ( period = 7.153 ns )                    ; RAW2RGB:u4|Line_Buffer:u0|altshift_taps:altshift_taps_component|shift_taps_ikn:auto_generated|altsyncram_cm81:altsyncram2|altsyncram:ram_block3a0|altsyncram_lc43:auto_generated|ram_block1a38        ; RAW2RGB:u4|mCCD_G[6]                                                                                                                                                                  ; GPIO_1[0]  ; GPIO_1[0] ; None                        ; None                      ; 6.278 ns                ;
; N/A                                     ; 140.90 MHz ( period = 7.097 ns )                    ; RAW2RGB:u4|Line_Buffer:u0|altshift_taps:altshift_taps_component|shift_taps_ikn:auto_generated|altsyncram_cm81:altsyncram2|altsyncram:ram_block3a0|altsyncram_lc43:auto_generated|out_address_reg_b[0] ; RAW2RGB:u4|mCCD_G[6]                                                                                                                                                                  ; GPIO_1[0]  ; GPIO_1[0] ; None                        ; None                      ; 6.446 ns                ;
; N/A                                     ; 141.10 MHz ( period = 7.087 ns )                    ; RAW2RGB:u4|Line_Buffer:u0|altshift_taps:altshift_taps_component|shift_taps_ikn:auto_generated|altsyncram_cm81:altsyncram2|altsyncram:ram_block3a0|altsyncram_lc43:auto_generated|ram_block1a60        ; RAW2RGB:u4|mCCD_G[6]                                                                                                                                                                  ; GPIO_1[0]  ; GPIO_1[0] ; None                        ; None                      ; 5.916 ns                ;
; N/A                                     ; 141.24 MHz ( period = 7.080 ns )                    ; RAW2RGB:u4|Line_Buffer:u0|altshift_taps:altshift_taps_component|shift_taps_ikn:auto_generated|altsyncram_cm81:altsyncram2|altsyncram:ram_block3a0|altsyncram_lc43:auto_generated|ram_block1a14        ; RAW2RGB:u4|mCCD_G[6]                                                                                                                                                                  ; GPIO_1[0]  ; GPIO_1[0] ; None                        ; None                      ; 6.206 ns                ;
; N/A                                     ; 141.28 MHz ( period = 7.078 ns )                    ; RAW2RGB:u4|Line_Buffer:u0|altshift_taps:altshift_taps_component|shift_taps_ikn:auto_generated|altsyncram_cm81:altsyncram2|altsyncram:ram_block3a0|altsyncram_lc43:auto_generated|ram_block1a0         ; RAW2RGB:u4|mCCD_G[3]                                                                                                                                                                  ; GPIO_1[0]  ; GPIO_1[0] ; None                        ; None                      ; 5.951 ns                ;
; N/A                                     ; 141.78 MHz ( period = 7.053 ns )                    ; RAW2RGB:u4|Line_Buffer:u0|altshift_taps:altshift_taps_component|shift_taps_ikn:auto_generated|altsyncram_cm81:altsyncram2|altsyncram:ram_block3a0|altsyncram_lc43:auto_generated|ram_block1a1         ; RAW2RGB:u4|mCCD_G[6]                                                                                                                                                                  ; GPIO_1[0]  ; GPIO_1[0] ; None                        ; None                      ; 5.889 ns                ;
; N/A                                     ; 141.94 MHz ( period = 7.045 ns )                    ; RAW2RGB:u4|Line_Buffer:u0|altshift_taps:altshift_taps_component|shift_taps_ikn:auto_generated|altsyncram_cm81:altsyncram2|altsyncram:ram_block3a0|altsyncram_lc43:auto_generated|ram_block1a25        ; RAW2RGB:u4|mCCD_G[3]                                                                                                                                                                  ; GPIO_1[0]  ; GPIO_1[0] ; None                        ; None                      ; 5.917 ns                ;
; N/A                                     ; 142.01 MHz ( period = 7.042 ns )                    ; RAW2RGB:u4|Line_Buffer:u0|altshift_taps:altshift_taps_component|shift_taps_ikn:auto_generated|altsyncram_cm81:altsyncram2|altsyncram:ram_block3a0|altsyncram_lc43:auto_generated|ram_block1a38        ; RAW2RGB:u4|mCCD_G[3]                                                                                                                                                                  ; GPIO_1[0]  ; GPIO_1[0] ; None                        ; None                      ; 6.204 ns                ;
; N/A                                     ; 142.09 MHz ( period = 7.038 ns )                    ; RAW2RGB:u4|Line_Buffer:u0|altshift_taps:altshift_taps_component|shift_taps_ikn:auto_generated|altsyncram_cm81:altsyncram2|altsyncram:ram_block3a0|altsyncram_lc43:auto_generated|out_address_reg_b[1] ; RAW2RGB:u4|mCCD_G[6]                                                                                                                                                                  ; GPIO_1[0]  ; GPIO_1[0] ; None                        ; None                      ; 6.387 ns                ;
; N/A                                     ; 142.17 MHz ( period = 7.034 ns )                    ; RAW2RGB:u4|Line_Buffer:u0|altshift_taps:altshift_taps_component|shift_taps_ikn:auto_generated|altsyncram_cm81:altsyncram2|altsyncram:ram_block3a0|altsyncram_lc43:auto_generated|ram_block1a39        ; RAW2RGB:u4|mCCD_G[6]                                                                                                                                                                  ; GPIO_1[0]  ; GPIO_1[0] ; None                        ; None                      ; 6.159 ns                ;
; N/A                                     ; 143.14 MHz ( period = 6.986 ns )                    ; RAW2RGB:u4|Line_Buffer:u0|altshift_taps:altshift_taps_component|shift_taps_ikn:auto_generated|altsyncram_cm81:altsyncram2|altsyncram:ram_block3a0|altsyncram_lc43:auto_generated|out_address_reg_b[0] ; RAW2RGB:u4|mCCD_G[3]                                                                                                                                                                  ; GPIO_1[0]  ; GPIO_1[0] ; None                        ; None                      ; 6.372 ns                ;
; N/A                                     ; 143.14 MHz ( period = 6.986 ns )                    ; RAW2RGB:u4|Line_Buffer:u0|altshift_taps:altshift_taps_component|shift_taps_ikn:auto_generated|altsyncram_cm81:altsyncram2|altsyncram:ram_block3a0|altsyncram_lc43:auto_generated|ram_block1a6         ; RAW2RGB:u4|mCCD_G[6]                                                                                                                                                                  ; GPIO_1[0]  ; GPIO_1[0] ; None                        ; None                      ; 6.132 ns                ;
; N/A                                     ; 143.35 MHz ( period = 6.976 ns )                    ; RAW2RGB:u4|Line_Buffer:u0|altshift_taps:altshift_taps_component|shift_taps_ikn:auto_generated|altsyncram_cm81:altsyncram2|altsyncram:ram_block3a0|altsyncram_lc43:auto_generated|ram_block1a60        ; RAW2RGB:u4|mCCD_G[3]                                                                                                                                                                  ; GPIO_1[0]  ; GPIO_1[0] ; None                        ; None                      ; 5.842 ns                ;
; N/A                                     ; 143.49 MHz ( period = 6.969 ns )                    ; RAW2RGB:u4|Line_Buffer:u0|altshift_taps:altshift_taps_component|shift_taps_ikn:auto_generated|altsyncram_cm81:altsyncram2|altsyncram:ram_block3a0|altsyncram_lc43:auto_generated|ram_block1a14        ; RAW2RGB:u4|mCCD_G[3]                                                                                                                                                                  ; GPIO_1[0]  ; GPIO_1[0] ; None                        ; None                      ; 6.132 ns                ;
; N/A                                     ; 144.05 MHz ( period = 6.942 ns )                    ; RAW2RGB:u4|Line_Buffer:u0|altshift_taps:altshift_taps_component|shift_taps_ikn:auto_generated|altsyncram_cm81:altsyncram2|altsyncram:ram_block3a0|altsyncram_lc43:auto_generated|ram_block1a1         ; RAW2RGB:u4|mCCD_G[3]                                                                                                                                                                  ; GPIO_1[0]  ; GPIO_1[0] ; None                        ; None                      ; 5.815 ns                ;
; N/A                                     ; 144.22 MHz ( period = 6.934 ns )                    ; RAW2RGB:u4|Line_Buffer:u0|altshift_taps:altshift_taps_component|shift_taps_ikn:auto_generated|altsyncram_cm81:altsyncram2|altsyncram:ram_block3a0|altsyncram_lc43:auto_generated|ram_block1a15        ; RAW2RGB:u4|mCCD_G[6]                                                                                                                                                                  ; GPIO_1[0]  ; GPIO_1[0] ; None                        ; None                      ; 6.060 ns                ;
; N/A                                     ; 144.30 MHz ( period = 6.930 ns )                    ; RAW2RGB:u4|Line_Buffer:u0|altshift_taps:altshift_taps_component|shift_taps_ikn:auto_generated|altsyncram_cm81:altsyncram2|altsyncram:ram_block3a0|altsyncram_lc43:auto_generated|ram_block1a49        ; RAW2RGB:u4|mCCD_G[6]                                                                                                                                                                  ; GPIO_1[0]  ; GPIO_1[0] ; None                        ; None                      ; 5.759 ns                ;
; N/A                                     ; 144.36 MHz ( period = 6.927 ns )                    ; RAW2RGB:u4|Line_Buffer:u0|altshift_taps:altshift_taps_component|shift_taps_ikn:auto_generated|altsyncram_cm81:altsyncram2|altsyncram:ram_block3a0|altsyncram_lc43:auto_generated|out_address_reg_b[1] ; RAW2RGB:u4|mCCD_G[3]                                                                                                                                                                  ; GPIO_1[0]  ; GPIO_1[0] ; None                        ; None                      ; 6.313 ns                ;
; N/A                                     ; 145.29 MHz ( period = 6.883 ns )                    ; RAW2RGB:u4|Line_Buffer:u0|altshift_taps:altshift_taps_component|shift_taps_ikn:auto_generated|altsyncram_cm81:altsyncram2|altsyncram:ram_block3a0|altsyncram_lc43:auto_generated|ram_block1a41        ; RAW2RGB:u4|mCCD_G[6]                                                                                                                                                                  ; GPIO_1[0]  ; GPIO_1[0] ; None                        ; None                      ; 6.008 ns                ;
; N/A                                     ; 145.50 MHz ( period = 6.873 ns )                    ; RAW2RGB:u4|Line_Buffer:u0|altshift_taps:altshift_taps_component|shift_taps_ikn:auto_generated|altsyncram_cm81:altsyncram2|altsyncram:ram_block3a0|altsyncram_lc43:auto_generated|ram_block1a27        ; RAW2RGB:u4|mCCD_G[6]                                                                                                                                                                  ; GPIO_1[0]  ; GPIO_1[0] ; None                        ; None                      ; 5.998 ns                ;
; N/A                                     ; 146.03 MHz ( period = 6.848 ns )                    ; RAW2RGB:u4|Line_Buffer:u0|altshift_taps:altshift_taps_component|shift_taps_ikn:auto_generated|altsyncram_cm81:altsyncram2|altsyncram:ram_block3a0|altsyncram_lc43:auto_generated|ram_block1a48        ; RAW2RGB:u4|mCCD_G[6]                                                                                                                                                                  ; GPIO_1[0]  ; GPIO_1[0] ; None                        ; None                      ; 5.677 ns                ;
; N/A                                     ; 146.65 MHz ( period = 6.819 ns )                    ; RAW2RGB:u4|Line_Buffer:u0|altshift_taps:altshift_taps_component|shift_taps_ikn:auto_generated|altsyncram_cm81:altsyncram2|altsyncram:ram_block3a0|altsyncram_lc43:auto_generated|ram_block1a49        ; RAW2RGB:u4|mCCD_G[3]                                                                                                                                                                  ; GPIO_1[0]  ; GPIO_1[0] ; None                        ; None                      ; 5.685 ns                ;
; N/A                                     ; 147.41 MHz ( period = 6.784 ns )                    ; RAW2RGB:u4|Line_Buffer:u0|altshift_taps:altshift_taps_component|shift_taps_ikn:auto_generated|altsyncram_cm81:altsyncram2|altsyncram:ram_block3a0|altsyncram_lc43:auto_generated|ram_block1a61        ; RAW2RGB:u4|mCCD_G[6]                                                                                                                                                                  ; GPIO_1[0]  ; GPIO_1[0] ; None                        ; None                      ; 5.613 ns                ;
; N/A                                     ; 148.41 MHz ( period = 6.738 ns )                    ; RAW2RGB:u4|Line_Buffer:u0|altshift_taps:altshift_taps_component|shift_taps_ikn:auto_generated|altsyncram_cm81:altsyncram2|altsyncram:ram_block3a0|altsyncram_lc43:auto_generated|ram_block1a17        ; RAW2RGB:u4|mCCD_G[6]                                                                                                                                                                  ; GPIO_1[0]  ; GPIO_1[0] ; None                        ; None                      ; 5.864 ns                ;
; N/A                                     ; 148.43 MHz ( period = 6.737 ns )                    ; RAW2RGB:u4|Line_Buffer:u0|altshift_taps:altshift_taps_component|shift_taps_ikn:auto_generated|altsyncram_cm81:altsyncram2|altsyncram:ram_block3a0|altsyncram_lc43:auto_generated|ram_block1a48        ; RAW2RGB:u4|mCCD_G[3]                                                                                                                                                                  ; GPIO_1[0]  ; GPIO_1[0] ; None                        ; None                      ; 5.603 ns                ;
; N/A                                     ; 148.68 MHz ( period = 6.726 ns )                    ; RAW2RGB:u4|Line_Buffer:u0|altshift_taps:altshift_taps_component|shift_taps_ikn:auto_generated|altsyncram_cm81:altsyncram2|altsyncram:ram_block3a0|altsyncram_lc43:auto_generated|ram_block1a29        ; RAW2RGB:u4|mCCD_G[6]                                                                                                                                                                  ; GPIO_1[0]  ; GPIO_1[0] ; None                        ; None                      ; 5.851 ns                ;
; N/A                                     ; 149.86 MHz ( period = 6.673 ns )                    ; RAW2RGB:u4|Line_Buffer:u0|altshift_taps:altshift_taps_component|shift_taps_ikn:auto_generated|altsyncram_cm81:altsyncram2|altsyncram:ram_block3a0|altsyncram_lc43:auto_generated|ram_block1a61        ; RAW2RGB:u4|mCCD_G[3]                                                                                                                                                                  ; GPIO_1[0]  ; GPIO_1[0] ; None                        ; None                      ; 5.539 ns                ;
; N/A                                     ; 149.88 MHz ( period = 6.672 ns )                    ; RAW2RGB:u4|Line_Buffer:u0|altshift_taps:altshift_taps_component|shift_taps_ikn:auto_generated|altsyncram_cm81:altsyncram2|altsyncram:ram_block3a0|altsyncram_lc43:auto_generated|ram_block1a42        ; RAW2RGB:u4|mCCD_G[6]                                                                                                                                                                  ; GPIO_1[0]  ; GPIO_1[0] ; None                        ; None                      ; 5.797 ns                ;
; N/A                                     ; 150.63 MHz ( period = 6.639 ns )                    ; RAW2RGB:u4|Line_Buffer:u0|altshift_taps:altshift_taps_component|shift_taps_ikn:auto_generated|altsyncram_cm81:altsyncram2|altsyncram:ram_block3a0|altsyncram_lc43:auto_generated|ram_block1a40        ; RAW2RGB:u4|mCCD_G[6]                                                                                                                                                                  ; GPIO_1[0]  ; GPIO_1[0] ; None                        ; None                      ; 5.764 ns                ;
; N/A                                     ; 151.33 MHz ( period = 6.608 ns )                    ; RAW2RGB:u4|Line_Buffer:u0|altshift_taps:altshift_taps_component|shift_taps_ikn:auto_generated|altsyncram_cm81:altsyncram2|altsyncram:ram_block3a0|altsyncram_lc43:auto_generated|ram_block1a39        ; RAW2RGB:u4|mCCD_G[3]                                                                                                                                                                  ; GPIO_1[0]  ; GPIO_1[0] ; None                        ; None                      ; 5.770 ns                ;
; N/A                                     ; 151.93 MHz ( period = 6.582 ns )                    ; RAW2RGB:u4|Line_Buffer:u0|altshift_taps:altshift_taps_component|shift_taps_ikn:auto_generated|altsyncram_cm81:altsyncram2|altsyncram:ram_block3a0|altsyncram_lc43:auto_generated|ram_block1a5         ; RAW2RGB:u4|mCCD_G[6]                                                                                                                                                                  ; GPIO_1[0]  ; GPIO_1[0] ; None                        ; None                      ; 5.708 ns                ;
; N/A                                     ; 152.58 MHz ( period = 6.554 ns )                    ; RAW2RGB:u4|Line_Buffer:u0|altshift_taps:altshift_taps_component|shift_taps_ikn:auto_generated|altsyncram_cm81:altsyncram2|altsyncram:ram_block3a0|altsyncram_lc43:auto_generated|ram_block1a3         ; RAW2RGB:u4|mCCD_G[6]                                                                                                                                                                  ; GPIO_1[0]  ; GPIO_1[0] ; None                        ; None                      ; 5.680 ns                ;
; N/A                                     ; 152.74 MHz ( period = 6.547 ns )                    ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter_ffa[5]                                                            ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter_ffa[9]                                            ; GPIO_1[0]  ; GPIO_1[0] ; None                        ; None                      ; 6.375 ns                ;
; N/A                                     ; 152.95 MHz ( period = 6.538 ns )                    ; RAW2RGB:u4|Line_Buffer:u0|altshift_taps:altshift_taps_component|shift_taps_ikn:auto_generated|altsyncram_cm81:altsyncram2|altsyncram:ram_block3a0|altsyncram_lc43:auto_generated|ram_block1a24        ; RAW2RGB:u4|mCCD_G[12]                                                                                                                                                                 ; GPIO_1[0]  ; GPIO_1[0] ; None                        ; None                      ; 5.786 ns                ;
; N/A                                     ; 153.42 MHz ( period = 6.518 ns )                    ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter_ffa[7]                                                            ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter_ffa[9]                                            ; GPIO_1[0]  ; GPIO_1[0] ; None                        ; None                      ; 6.346 ns                ;
; N/A                                     ; 153.66 MHz ( period = 6.508 ns )                    ; RAW2RGB:u4|Line_Buffer:u0|altshift_taps:altshift_taps_component|shift_taps_ikn:auto_generated|altsyncram_cm81:altsyncram2|altsyncram:ram_block3a0|altsyncram_lc43:auto_generated|ram_block1a15        ; RAW2RGB:u4|mCCD_G[3]                                                                                                                                                                  ; GPIO_1[0]  ; GPIO_1[0] ; None                        ; None                      ; 5.671 ns                ;
; N/A                                     ; 153.80 MHz ( period = 6.502 ns )                    ; RAW2RGB:u4|Line_Buffer:u0|altshift_taps:altshift_taps_component|shift_taps_ikn:auto_generated|altsyncram_cm81:altsyncram2|altsyncram:ram_block3a0|altsyncram_lc43:auto_generated|ram_block1a28        ; RAW2RGB:u4|mCCD_G[6]                                                                                                                                                                  ; GPIO_1[0]  ; GPIO_1[0] ; None                        ; None                      ; 5.627 ns                ;
; N/A                                     ; 154.63 MHz ( period = 6.467 ns )                    ; RAW2RGB:u4|Line_Buffer:u0|altshift_taps:altshift_taps_component|shift_taps_ikn:auto_generated|altsyncram_cm81:altsyncram2|altsyncram:ram_block3a0|altsyncram_lc43:auto_generated|ram_block1a24        ; RAW2RGB:u4|mCCD_G[11]                                                                                                                                                                 ; GPIO_1[0]  ; GPIO_1[0] ; None                        ; None                      ; 5.715 ns                ;
; N/A                                     ; 154.70 MHz ( period = 6.464 ns )                    ; RAW2RGB:u4|mDVAL                                                                                                                                                                                      ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter_ffa[8]                                            ; GPIO_1[0]  ; GPIO_1[0] ; None                        ; None                      ; 3.872 ns                ;
; N/A                                     ; 155.01 MHz ( period = 6.451 ns )                    ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter_ffa[9]                                                            ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter_ffa[8]                                            ; GPIO_1[0]  ; GPIO_1[0] ; None                        ; None                      ; 6.195 ns                ;
; N/A                                     ; 155.11 MHz ( period = 6.447 ns )                    ; RAW2RGB:u4|Line_Buffer:u0|altshift_taps:altshift_taps_component|shift_taps_ikn:auto_generated|altsyncram_cm81:altsyncram2|altsyncram:ram_block3a0|altsyncram_lc43:auto_generated|ram_block1a27        ; RAW2RGB:u4|mCCD_G[3]                                                                                                                                                                  ; GPIO_1[0]  ; GPIO_1[0] ; None                        ; None                      ; 5.609 ns                ;
; N/A                                     ; 156.15 MHz ( period = 6.404 ns )                    ; RAW2RGB:u4|Line_Buffer:u0|altshift_taps:altshift_taps_component|shift_taps_ikn:auto_generated|altsyncram_cm81:altsyncram2|altsyncram:ram_block3a0|altsyncram_lc43:auto_generated|ram_block1a36        ; RAW2RGB:u4|mCCD_G[12]                                                                                                                                                                 ; GPIO_1[0]  ; GPIO_1[0] ; None                        ; None                      ; 5.652 ns                ;
; N/A                                     ; 156.35 MHz ( period = 6.396 ns )                    ; RAW2RGB:u4|Line_Buffer:u0|altshift_taps:altshift_taps_component|shift_taps_ikn:auto_generated|altsyncram_cm81:altsyncram2|altsyncram:ram_block3a0|altsyncram_lc43:auto_generated|ram_block1a24        ; RAW2RGB:u4|mCCD_G[10]                                                                                                                                                                 ; GPIO_1[0]  ; GPIO_1[0] ; None                        ; None                      ; 5.644 ns                ;
; N/A                                     ; 156.74 MHz ( period = 6.380 ns )                    ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter_ffa[9]                                                            ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter_ffa[7]                                            ; GPIO_1[0]  ; GPIO_1[0] ; None                        ; None                      ; 6.124 ns                ;
; N/A                                     ; 157.13 MHz ( period = 6.364 ns )                    ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter_ffa[9]                                                            ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter_ffa[1]                                            ; GPIO_1[0]  ; GPIO_1[0] ; None                        ; None                      ; 6.139 ns                ;
; N/A                                     ; 157.88 MHz ( period = 6.334 ns )                    ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter_ffa[8]                                                            ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter_ffa[1]                                            ; GPIO_1[0]  ; GPIO_1[0] ; None                        ; None                      ; 6.109 ns                ;
; N/A                                     ; 157.90 MHz ( period = 6.333 ns )                    ; RAW2RGB:u4|Line_Buffer:u0|altshift_taps:altshift_taps_component|shift_taps_ikn:auto_generated|altsyncram_cm81:altsyncram2|altsyncram:ram_block3a0|altsyncram_lc43:auto_generated|ram_block1a36        ; RAW2RGB:u4|mCCD_G[11]                                                                                                                                                                 ; GPIO_1[0]  ; GPIO_1[0] ; None                        ; None                      ; 5.581 ns                ;
; N/A                                     ; 158.10 MHz ( period = 6.325 ns )                    ; RAW2RGB:u4|Line_Buffer:u0|altshift_taps:altshift_taps_component|shift_taps_ikn:auto_generated|altsyncram_cm81:altsyncram2|altsyncram:ram_block3a0|altsyncram_lc43:auto_generated|ram_block1a24        ; RAW2RGB:u4|mCCD_G[9]                                                                                                                                                                  ; GPIO_1[0]  ; GPIO_1[0] ; None                        ; None                      ; 5.573 ns                ;
; N/A                                     ; 158.18 MHz ( period = 6.322 ns )                    ; RAW2RGB:u4|mDVAL                                                                                                                                                                                      ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter_ffa[7]                                            ; GPIO_1[0]  ; GPIO_1[0] ; None                        ; None                      ; 3.801 ns                ;
; N/A                                     ; 158.33 MHz ( period = 6.316 ns )                    ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter_ffa[7]                                                            ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter_ffa[1]                                            ; GPIO_1[0]  ; GPIO_1[0] ; None                        ; None                      ; 6.091 ns                ;
; N/A                                     ; 158.40 MHz ( period = 6.313 ns )                    ; RAW2RGB:u4|Line_Buffer:u0|altshift_taps:altshift_taps_component|shift_taps_ikn:auto_generated|altsyncram_cm81:altsyncram2|altsyncram:ram_block3a0|altsyncram_lc43:auto_generated|ram_block1a30        ; RAW2RGB:u4|mCCD_R[6]                                                                                                                                                                  ; GPIO_1[0]  ; GPIO_1[0] ; None                        ; None                      ; 5.489 ns                ;
; N/A                                     ; 158.50 MHz ( period = 6.309 ns )                    ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter_ffa[9]                                                            ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter_ffa[6]                                            ; GPIO_1[0]  ; GPIO_1[0] ; None                        ; None                      ; 6.053 ns                ;
; N/A                                     ; 158.53 MHz ( period = 6.308 ns )                    ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter_ffa[2]                                                            ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter_ffa[1]                                            ; GPIO_1[0]  ; GPIO_1[0] ; None                        ; None                      ; 6.083 ns                ;
; N/A                                     ; 158.60 MHz ( period = 6.305 ns )                    ; RAW2RGB:u4|Line_Buffer:u0|altshift_taps:altshift_taps_component|shift_taps_ikn:auto_generated|altsyncram_cm81:altsyncram2|altsyncram:ram_block3a0|altsyncram_lc43:auto_generated|ram_block1a37        ; RAW2RGB:u4|mCCD_G[12]                                                                                                                                                                 ; GPIO_1[0]  ; GPIO_1[0] ; None                        ; None                      ; 5.553 ns                ;
; N/A                                     ; 159.16 MHz ( period = 6.283 ns )                    ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter_ffa[6]                                                            ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter_ffa[9]                                            ; GPIO_1[0]  ; GPIO_1[0] ; None                        ; None                      ; 6.111 ns                ;
; N/A                                     ; 159.36 MHz ( period = 6.275 ns )                    ; RAW2RGB:u4|Line_Buffer:u0|altshift_taps:altshift_taps_component|shift_taps_ikn:auto_generated|altsyncram_cm81:altsyncram2|altsyncram:ram_block3a0|altsyncram_lc43:auto_generated|ram_block1a4         ; RAW2RGB:u4|mCCD_G[6]                                                                                                                                                                  ; GPIO_1[0]  ; GPIO_1[0] ; None                        ; None                      ; 5.401 ns                ;
; N/A                                     ; 159.49 MHz ( period = 6.270 ns )                    ; RAW2RGB:u4|mDVAL                                                                                                                                                                                      ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter_ffa[6]                                            ; GPIO_1[0]  ; GPIO_1[0] ; None                        ; None                      ; 3.744 ns                ;
; N/A                                     ; 159.52 MHz ( period = 6.269 ns )                    ; RAW2RGB:u4|Line_Buffer:u0|altshift_taps:altshift_taps_component|shift_taps_ikn:auto_generated|altsyncram_cm81:altsyncram2|altsyncram:ram_block3a0|altsyncram_lc43:auto_generated|ram_block1a12        ; RAW2RGB:u4|mCCD_G[12]                                                                                                                                                                 ; GPIO_1[0]  ; GPIO_1[0] ; None                        ; None                      ; 5.518 ns                ;
; N/A                                     ; 159.59 MHz ( period = 6.266 ns )                    ; RAW2RGB:u4|Line_Buffer:u0|altshift_taps:altshift_taps_component|shift_taps_ikn:auto_generated|altsyncram_cm81:altsyncram2|altsyncram:ram_block3a0|altsyncram_lc43:auto_generated|ram_block1a30        ; RAW2RGB:u4|mCCD_G[12]                                                                                                                                                                 ; GPIO_1[0]  ; GPIO_1[0] ; None                        ; None                      ; 5.818 ns                ;
; N/A                                     ; 159.62 MHz ( period = 6.265 ns )                    ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter_ffa[1]                                                            ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter_ffa[9]                                            ; GPIO_1[0]  ; GPIO_1[0] ; None                        ; None                      ; 6.093 ns                ;
; N/A                                     ; 159.69 MHz ( period = 6.262 ns )                    ; RAW2RGB:u4|Line_Buffer:u0|altshift_taps:altshift_taps_component|shift_taps_ikn:auto_generated|altsyncram_cm81:altsyncram2|altsyncram:ram_block3a0|altsyncram_lc43:auto_generated|ram_block1a36        ; RAW2RGB:u4|mCCD_G[10]                                                                                                                                                                 ; GPIO_1[0]  ; GPIO_1[0] ; None                        ; None                      ; 5.510 ns                ;
; N/A                                     ; 159.90 MHz ( period = 6.254 ns )                    ; RAW2RGB:u4|Line_Buffer:u0|altshift_taps:altshift_taps_component|shift_taps_ikn:auto_generated|altsyncram_cm81:altsyncram2|altsyncram:ram_block3a0|altsyncram_lc43:auto_generated|ram_block1a24        ; RAW2RGB:u4|mCCD_G[8]                                                                                                                                                                  ; GPIO_1[0]  ; GPIO_1[0] ; None                        ; None                      ; 5.502 ns                ;
; N/A                                     ; 160.03 MHz ( period = 6.249 ns )                    ; RAW2RGB:u4|Line_Buffer:u0|altshift_taps:altshift_taps_component|shift_taps_ikn:auto_generated|altsyncram_cm81:altsyncram2|altsyncram:ram_block3a0|altsyncram_lc43:auto_generated|ram_block1a26        ; RAW2RGB:u4|mCCD_G[12]                                                                                                                                                                 ; GPIO_1[0]  ; GPIO_1[0] ; None                        ; None                      ; 5.787 ns                ;
; N/A                                     ; 160.26 MHz ( period = 6.240 ns )                    ; RAW2RGB:u4|Line_Buffer:u0|altshift_taps:altshift_taps_component|shift_taps_ikn:auto_generated|altsyncram_cm81:altsyncram2|altsyncram:ram_block3a0|altsyncram_lc43:auto_generated|ram_block1a18        ; RAW2RGB:u4|mCCD_G[6]                                                                                                                                                                  ; GPIO_1[0]  ; GPIO_1[0] ; None                        ; None                      ; 5.366 ns                ;
; N/A                                     ; 160.31 MHz ( period = 6.238 ns )                    ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter_ffa[9]                                                            ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter_ffa[5]                                            ; GPIO_1[0]  ; GPIO_1[0] ; None                        ; None                      ; 5.982 ns                ;
; N/A                                     ; 160.31 MHz ( period = 6.238 ns )                    ; CCD_Capture:u3|Y_Cont[0]                                                                                                                                                                              ; RAW2RGB:u4|mCCD_G[6]                                                                                                                                                                  ; GPIO_1[0]  ; GPIO_1[0] ; None                        ; None                      ; 5.722 ns                ;
; N/A                                     ; 160.41 MHz ( period = 6.234 ns )                    ; RAW2RGB:u4|Line_Buffer:u0|altshift_taps:altshift_taps_component|shift_taps_ikn:auto_generated|altsyncram_cm81:altsyncram2|altsyncram:ram_block3a0|altsyncram_lc43:auto_generated|ram_block1a37        ; RAW2RGB:u4|mCCD_G[11]                                                                                                                                                                 ; GPIO_1[0]  ; GPIO_1[0] ; None                        ; None                      ; 5.482 ns                ;
; N/A                                     ; 160.93 MHz ( period = 6.214 ns )                    ; RAW2RGB:u4|Line_Buffer:u0|altshift_taps:altshift_taps_component|shift_taps_ikn:auto_generated|altsyncram_cm81:altsyncram2|altsyncram:ram_block3a0|altsyncram_lc43:auto_generated|ram_block1a35        ; RAW2RGB:u4|mCCD_R[11]                                                                                                                                                                 ; GPIO_1[0]  ; GPIO_1[0] ; None                        ; None                      ; 5.086 ns                ;
; N/A                                     ; 161.08 MHz ( period = 6.208 ns )                    ; RAW2RGB:u4|Line_Buffer:u0|altshift_taps:altshift_taps_component|shift_taps_ikn:auto_generated|altsyncram_cm81:altsyncram2|altsyncram:ram_block3a0|altsyncram_lc43:auto_generated|ram_block1a13        ; RAW2RGB:u4|mCCD_G[12]                                                                                                                                                                 ; GPIO_1[0]  ; GPIO_1[0] ; None                        ; None                      ; 5.457 ns                ;
; N/A                                     ; 161.21 MHz ( period = 6.203 ns )                    ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe12|dffe14a[9]                                          ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter_ffa[1]                                            ; GPIO_1[0]  ; GPIO_1[0] ; None                        ; None                      ; 5.989 ns                ;
; N/A                                     ; 161.34 MHz ( period = 6.198 ns )                    ; RAW2RGB:u4|Line_Buffer:u0|altshift_taps:altshift_taps_component|shift_taps_ikn:auto_generated|altsyncram_cm81:altsyncram2|altsyncram:ram_block3a0|altsyncram_lc43:auto_generated|ram_block1a12        ; RAW2RGB:u4|mCCD_G[11]                                                                                                                                                                 ; GPIO_1[0]  ; GPIO_1[0] ; None                        ; None                      ; 5.447 ns                ;
; N/A                                     ; 161.42 MHz ( period = 6.195 ns )                    ; RAW2RGB:u4|Line_Buffer:u0|altshift_taps:altshift_taps_component|shift_taps_ikn:auto_generated|altsyncram_cm81:altsyncram2|altsyncram:ram_block3a0|altsyncram_lc43:auto_generated|ram_block1a30        ; RAW2RGB:u4|mCCD_G[11]                                                                                                                                                                 ; GPIO_1[0]  ; GPIO_1[0] ; None                        ; None                      ; 5.747 ns                ;
; N/A                                     ; 161.45 MHz ( period = 6.194 ns )                    ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter_ffa[1]                                                            ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter_ffa[1]                                            ; GPIO_1[0]  ; GPIO_1[0] ; None                        ; None                      ; 5.980 ns                ;
; N/A                                     ; 161.52 MHz ( period = 6.191 ns )                    ; RAW2RGB:u4|Line_Buffer:u0|altshift_taps:altshift_taps_component|shift_taps_ikn:auto_generated|altsyncram_cm81:altsyncram2|altsyncram:ram_block3a0|altsyncram_lc43:auto_generated|ram_block1a36        ; RAW2RGB:u4|mCCD_G[9]                                                                                                                                                                  ; GPIO_1[0]  ; GPIO_1[0] ; None                        ; None                      ; 5.439 ns                ;
; N/A                                     ; 161.73 MHz ( period = 6.183 ns )                    ; RAW2RGB:u4|Line_Buffer:u0|altshift_taps:altshift_taps_component|shift_taps_ikn:auto_generated|altsyncram_cm81:altsyncram2|altsyncram:ram_block3a0|altsyncram_lc43:auto_generated|ram_block1a24        ; RAW2RGB:u4|mCCD_G[7]                                                                                                                                                                  ; GPIO_1[0]  ; GPIO_1[0] ; None                        ; None                      ; 5.431 ns                ;
; N/A                                     ; 161.81 MHz ( period = 6.180 ns )                    ; RAW2RGB:u4|mDVAL                                                                                                                                                                                      ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter_ffa[6]                                            ; GPIO_1[0]  ; GPIO_1[0] ; None                        ; None                      ; 3.730 ns                ;
; N/A                                     ; 161.86 MHz ( period = 6.178 ns )                    ; RAW2RGB:u4|Line_Buffer:u0|altshift_taps:altshift_taps_component|shift_taps_ikn:auto_generated|altsyncram_cm81:altsyncram2|altsyncram:ram_block3a0|altsyncram_lc43:auto_generated|ram_block1a26        ; RAW2RGB:u4|mCCD_G[11]                                                                                                                                                                 ; GPIO_1[0]  ; GPIO_1[0] ; None                        ; None                      ; 5.716 ns                ;
; N/A                                     ; 162.10 MHz ( period = 6.169 ns )                    ; RAW2RGB:u4|Line_Buffer:u0|altshift_taps:altshift_taps_component|shift_taps_ikn:auto_generated|altsyncram_cm81:altsyncram2|altsyncram:ram_block3a0|altsyncram_lc43:auto_generated|ram_block1a16        ; RAW2RGB:u4|mCCD_G[6]                                                                                                                                                                  ; GPIO_1[0]  ; GPIO_1[0] ; None                        ; None                      ; 5.295 ns                ;
; N/A                                     ; 162.15 MHz ( period = 6.167 ns )                    ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter_ffa[9]                                                            ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter_ffa[4]                                            ; GPIO_1[0]  ; GPIO_1[0] ; None                        ; None                      ; 5.911 ns                ;
; N/A                                     ; 162.26 MHz ( period = 6.163 ns )                    ; RAW2RGB:u4|Line_Buffer:u0|altshift_taps:altshift_taps_component|shift_taps_ikn:auto_generated|altsyncram_cm81:altsyncram2|altsyncram:ram_block3a0|altsyncram_lc43:auto_generated|ram_block1a37        ; RAW2RGB:u4|mCCD_G[10]                                                                                                                                                                 ; GPIO_1[0]  ; GPIO_1[0] ; None                        ; None                      ; 5.411 ns                ;
; N/A                                     ; 162.95 MHz ( period = 6.137 ns )                    ; RAW2RGB:u4|Line_Buffer:u0|altshift_taps:altshift_taps_component|shift_taps_ikn:auto_generated|altsyncram_cm81:altsyncram2|altsyncram:ram_block3a0|altsyncram_lc43:auto_generated|ram_block1a13        ; RAW2RGB:u4|mCCD_G[11]                                                                                                                                                                 ; GPIO_1[0]  ; GPIO_1[0] ; None                        ; None                      ; 5.386 ns                ;
; N/A                                     ; 163.13 MHz ( period = 6.130 ns )                    ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe12|dffe14a[6]                                          ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter_ffa[1]                                            ; GPIO_1[0]  ; GPIO_1[0] ; None                        ; None                      ; 5.916 ns                ;
; N/A                                     ; 163.19 MHz ( period = 6.128 ns )                    ; RAW2RGB:u4|Line_Buffer:u0|altshift_taps:altshift_taps_component|shift_taps_ikn:auto_generated|altsyncram_cm81:altsyncram2|altsyncram:ram_block3a0|altsyncram_lc43:auto_generated|ram_block1a3         ; RAW2RGB:u4|mCCD_G[3]                                                                                                                                                                  ; GPIO_1[0]  ; GPIO_1[0] ; None                        ; None                      ; 5.291 ns                ;
; N/A                                     ; 163.21 MHz ( period = 6.127 ns )                    ; CCD_Capture:u3|Y_Cont[0]                                                                                                                                                                              ; RAW2RGB:u4|mCCD_G[3]                                                                                                                                                                  ; GPIO_1[0]  ; GPIO_1[0] ; None                        ; None                      ; 5.648 ns                ;
; N/A                                     ; 163.21 MHz ( period = 6.127 ns )                    ; RAW2RGB:u4|Line_Buffer:u0|altshift_taps:altshift_taps_component|shift_taps_ikn:auto_generated|altsyncram_cm81:altsyncram2|altsyncram:ram_block3a0|altsyncram_lc43:auto_generated|ram_block1a12        ; RAW2RGB:u4|mCCD_G[10]                                                                                                                                                                 ; GPIO_1[0]  ; GPIO_1[0] ; None                        ; None                      ; 5.376 ns                ;
; N/A                                     ; 163.24 MHz ( period = 6.126 ns )                    ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter_ffa[3]                                                            ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter_ffa[8]                                            ; GPIO_1[0]  ; GPIO_1[0] ; None                        ; None                      ; 5.912 ns                ;
; N/A                                     ; 163.29 MHz ( period = 6.124 ns )                    ; RAW2RGB:u4|Line_Buffer:u0|altshift_taps:altshift_taps_component|shift_taps_ikn:auto_generated|altsyncram_cm81:altsyncram2|altsyncram:ram_block3a0|altsyncram_lc43:auto_generated|ram_block1a62        ; RAW2RGB:u4|mCCD_G[6]                                                                                                                                                                  ; GPIO_1[0]  ; GPIO_1[0] ; None                        ; None                      ; 5.390 ns                ;
; N/A                                     ; 163.29 MHz ( period = 6.124 ns )                    ; RAW2RGB:u4|Line_Buffer:u0|altshift_taps:altshift_taps_component|shift_taps_ikn:auto_generated|altsyncram_cm81:altsyncram2|altsyncram:ram_block3a0|altsyncram_lc43:auto_generated|ram_block1a30        ; RAW2RGB:u4|mCCD_G[10]                                                                                                                                                                 ; GPIO_1[0]  ; GPIO_1[0] ; None                        ; None                      ; 5.676 ns                ;
; N/A                                     ; 163.40 MHz ( period = 6.120 ns )                    ; RAW2RGB:u4|Line_Buffer:u0|altshift_taps:altshift_taps_component|shift_taps_ikn:auto_generated|altsyncram_cm81:altsyncram2|altsyncram:ram_block3a0|altsyncram_lc43:auto_generated|ram_block1a36        ; RAW2RGB:u4|mCCD_G[8]                                                                                                                                                                  ; GPIO_1[0]  ; GPIO_1[0] ; None                        ; None                      ; 5.368 ns                ;
; N/A                                     ; 163.40 MHz ( period = 6.120 ns )                    ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter_ffa[2]                                                            ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter_ffa[9]                                            ; GPIO_1[0]  ; GPIO_1[0] ; None                        ; None                      ; 5.948 ns                ;
; N/A                                     ; 163.75 MHz ( period = 6.107 ns )                    ; RAW2RGB:u4|Line_Buffer:u0|altshift_taps:altshift_taps_component|shift_taps_ikn:auto_generated|altsyncram_cm81:altsyncram2|altsyncram:ram_block3a0|altsyncram_lc43:auto_generated|ram_block1a26        ; RAW2RGB:u4|mCCD_G[10]                                                                                                                                                                 ; GPIO_1[0]  ; GPIO_1[0] ; None                        ; None                      ; 5.645 ns                ;
; N/A                                     ; 164.04 MHz ( period = 6.096 ns )                    ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter_ffa[9]                                                            ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter_ffa[3]                                            ; GPIO_1[0]  ; GPIO_1[0] ; None                        ; None                      ; 5.840 ns                ;
; N/A                                     ; 164.10 MHz ( period = 6.094 ns )                    ; RAW2RGB:u4|Line_Buffer:u0|altshift_taps:altshift_taps_component|shift_taps_ikn:auto_generated|altsyncram_cm81:altsyncram2|altsyncram:ram_block3a0|altsyncram_lc43:auto_generated|out_address_reg_b[0] ; RAW2RGB:u4|mCCD_R[6]                                                                                                                                                                  ; GPIO_1[0]  ; GPIO_1[0] ; None                        ; None                      ; 5.480 ns                ;
; N/A                                     ; 164.15 MHz ( period = 6.092 ns )                    ; RAW2RGB:u4|Line_Buffer:u0|altshift_taps:altshift_taps_component|shift_taps_ikn:auto_generated|altsyncram_cm81:altsyncram2|altsyncram:ram_block3a0|altsyncram_lc43:auto_generated|ram_block1a37        ; RAW2RGB:u4|mCCD_G[9]                                                                                                                                                                  ; GPIO_1[0]  ; GPIO_1[0] ; None                        ; None                      ; 5.340 ns                ;
; N/A                                     ; 164.26 MHz ( period = 6.088 ns )                    ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter_ffa[8]                                                            ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter_ffa[8]                                            ; GPIO_1[0]  ; GPIO_1[0] ; None                        ; None                      ; 5.874 ns                ;
; N/A                                     ; 164.80 MHz ( period = 6.068 ns )                    ; RAW2RGB:u4|Line_Buffer:u0|altshift_taps:altshift_taps_component|shift_taps_ikn:auto_generated|altsyncram_cm81:altsyncram2|altsyncram:ram_block3a0|altsyncram_lc43:auto_generated|ram_block1a50        ; RAW2RGB:u4|mCCD_G[6]                                                                                                                                                                  ; GPIO_1[0]  ; GPIO_1[0] ; None                        ; None                      ; 5.334 ns                ;
; N/A                                     ; 164.85 MHz ( period = 6.066 ns )                    ; RAW2RGB:u4|Line_Buffer:u0|altshift_taps:altshift_taps_component|shift_taps_ikn:auto_generated|altsyncram_cm81:altsyncram2|altsyncram:ram_block3a0|altsyncram_lc43:auto_generated|ram_block1a13        ; RAW2RGB:u4|mCCD_G[10]                                                                                                                                                                 ; GPIO_1[0]  ; GPIO_1[0] ; None                        ; None                      ; 5.315 ns                ;
; N/A                                     ; 165.13 MHz ( period = 6.056 ns )                    ; RAW2RGB:u4|Line_Buffer:u0|altshift_taps:altshift_taps_component|shift_taps_ikn:auto_generated|altsyncram_cm81:altsyncram2|altsyncram:ram_block3a0|altsyncram_lc43:auto_generated|ram_block1a12        ; RAW2RGB:u4|mCCD_G[9]                                                                                                                                                                  ; GPIO_1[0]  ; GPIO_1[0] ; None                        ; None                      ; 5.305 ns                ;
; N/A                                     ; 165.15 MHz ( period = 6.055 ns )                    ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter_ffa[3]                                                            ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter_ffa[7]                                            ; GPIO_1[0]  ; GPIO_1[0] ; None                        ; None                      ; 5.841 ns                ;
; N/A                                     ; 165.21 MHz ( period = 6.053 ns )                    ; RAW2RGB:u4|Line_Buffer:u0|altshift_taps:altshift_taps_component|shift_taps_ikn:auto_generated|altsyncram_cm81:altsyncram2|altsyncram:ram_block3a0|altsyncram_lc43:auto_generated|ram_block1a30        ; RAW2RGB:u4|mCCD_G[9]                                                                                                                                                                  ; GPIO_1[0]  ; GPIO_1[0] ; None                        ; None                      ; 5.605 ns                ;
; N/A                                     ; 165.32 MHz ( period = 6.049 ns )                    ; RAW2RGB:u4|Line_Buffer:u0|altshift_taps:altshift_taps_component|shift_taps_ikn:auto_generated|altsyncram_cm81:altsyncram2|altsyncram:ram_block3a0|altsyncram_lc43:auto_generated|ram_block1a36        ; RAW2RGB:u4|mCCD_G[7]                                                                                                                                                                  ; GPIO_1[0]  ; GPIO_1[0] ; None                        ; None                      ; 5.297 ns                ;
; N/A                                     ; 165.37 MHz ( period = 6.047 ns )                    ; RAW2RGB:u4|Line_Buffer:u0|altshift_taps:altshift_taps_component|shift_taps_ikn:auto_generated|altsyncram_cm81:altsyncram2|altsyncram:ram_block3a0|altsyncram_lc43:auto_generated|out_address_reg_b[0] ; RAW2RGB:u4|mCCD_G[12]                                                                                                                                                                 ; GPIO_1[0]  ; GPIO_1[0] ; None                        ; None                      ; 5.809 ns                ;
; N/A                                     ; 165.40 MHz ( period = 6.046 ns )                    ; RAW2RGB:u4|Line_Buffer:u0|altshift_taps:altshift_taps_component|shift_taps_ikn:auto_generated|altsyncram_cm81:altsyncram2|altsyncram:ram_block3a0|altsyncram_lc43:auto_generated|ram_block1a6         ; RAW2RGB:u4|mCCD_R[6]                                                                                                                                                                  ; GPIO_1[0]  ; GPIO_1[0] ; None                        ; None                      ; 5.229 ns                ;
; N/A                                     ; 165.62 MHz ( period = 6.038 ns )                    ; RAW2RGB:u4|mDVAL                                                                                                                                                                                      ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter_ffa[5]                                            ; GPIO_1[0]  ; GPIO_1[0] ; None                        ; None                      ; 3.659 ns                ;
; N/A                                     ; 165.67 MHz ( period = 6.036 ns )                    ; RAW2RGB:u4|Line_Buffer:u0|altshift_taps:altshift_taps_component|shift_taps_ikn:auto_generated|altsyncram_cm81:altsyncram2|altsyncram:ram_block3a0|altsyncram_lc43:auto_generated|ram_block1a26        ; RAW2RGB:u4|mCCD_G[9]                                                                                                                                                                  ; GPIO_1[0]  ; GPIO_1[0] ; None                        ; None                      ; 5.574 ns                ;
; N/A                                     ; 165.98 MHz ( period = 6.025 ns )                    ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter_ffa[9]                                                            ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter_ffa[2]                                            ; GPIO_1[0]  ; GPIO_1[0] ; None                        ; None                      ; 5.769 ns                ;
; N/A                                     ; 166.00 MHz ( period = 6.024 ns )                    ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe12|dffe14a[3]                                          ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter_ffa[1]                                            ; GPIO_1[0]  ; GPIO_1[0] ; None                        ; None                      ; 5.810 ns                ;
; N/A                                     ; 166.09 MHz ( period = 6.021 ns )                    ; RAW2RGB:u4|Line_Buffer:u0|altshift_taps:altshift_taps_component|shift_taps_ikn:auto_generated|altsyncram_cm81:altsyncram2|altsyncram:ram_block3a0|altsyncram_lc43:auto_generated|ram_block1a37        ; RAW2RGB:u4|mCCD_G[8]                                                                                                                                                                  ; GPIO_1[0]  ; GPIO_1[0] ; None                        ; None                      ; 5.269 ns                ;
; N/A                                     ; 166.20 MHz ( period = 6.017 ns )                    ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter_ffa[8]                                                            ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter_ffa[7]                                            ; GPIO_1[0]  ; GPIO_1[0] ; None                        ; None                      ; 5.803 ns                ;
; N/A                                     ; 166.31 MHz ( period = 6.013 ns )                    ; RAW2RGB:u4|Line_Buffer:u0|altshift_taps:altshift_taps_component|shift_taps_ikn:auto_generated|altsyncram_cm81:altsyncram2|altsyncram:ram_block3a0|altsyncram_lc43:auto_generated|ram_block1a62        ; RAW2RGB:u4|mCCD_G[3]                                                                                                                                                                  ; GPIO_1[0]  ; GPIO_1[0] ; None                        ; None                      ; 5.316 ns                ;
; N/A                                     ; 166.31 MHz ( period = 6.013 ns )                    ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter_ffa[5]                                                            ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter_ffa[1]                                            ; GPIO_1[0]  ; GPIO_1[0] ; None                        ; None                      ; 5.788 ns                ;
; N/A                                     ; 166.36 MHz ( period = 6.011 ns )                    ; RAW2RGB:u4|Line_Buffer:u0|altshift_taps:altshift_taps_component|shift_taps_ikn:auto_generated|altsyncram_cm81:altsyncram2|altsyncram:ram_block3a0|altsyncram_lc43:auto_generated|ram_block1a65        ; RAW2RGB:u4|mCCD_G[6]                                                                                                                                                                  ; GPIO_1[0]  ; GPIO_1[0] ; None                        ; None                      ; 5.277 ns                ;
; N/A                                     ; 166.64 MHz ( period = 6.001 ns )                    ; CCD_Capture:u3|X_Cont[0]                                                                                                                                                                              ; RAW2RGB:u4|mCCD_G[6]                                                                                                                                                                  ; GPIO_1[0]  ; GPIO_1[0] ; None                        ; None                      ; 5.688 ns                ;
; N/A                                     ; 166.69 MHz ( period = 5.999 ns )                    ; RAW2RGB:u4|Line_Buffer:u0|altshift_taps:altshift_taps_component|shift_taps_ikn:auto_generated|altsyncram_cm81:altsyncram2|altsyncram:ram_block3a0|altsyncram_lc43:auto_generated|ram_block1a2         ; RAW2RGB:u4|mCCD_G[12]                                                                                                                                                                 ; GPIO_1[0]  ; GPIO_1[0] ; None                        ; None                      ; 5.538 ns                ;
; N/A                                     ; 166.69 MHz ( period = 5.999 ns )                    ; RAW2RGB:u4|Line_Buffer:u0|altshift_taps:altshift_taps_component|shift_taps_ikn:auto_generated|altsyncram_cm81:altsyncram2|altsyncram:ram_block3a0|altsyncram_lc43:auto_generated|ram_block1a6         ; RAW2RGB:u4|mCCD_G[12]                                                                                                                                                                 ; GPIO_1[0]  ; GPIO_1[0] ; None                        ; None                      ; 5.558 ns                ;
; N/A                                     ; 166.81 MHz ( period = 5.995 ns )                    ; RAW2RGB:u4|Line_Buffer:u0|altshift_taps:altshift_taps_component|shift_taps_ikn:auto_generated|altsyncram_cm81:altsyncram2|altsyncram:ram_block3a0|altsyncram_lc43:auto_generated|ram_block1a13        ; RAW2RGB:u4|mCCD_G[9]                                                                                                                                                                  ; GPIO_1[0]  ; GPIO_1[0] ; None                        ; None                      ; 5.244 ns                ;
; N/A                                     ; 167.08 MHz ( period = 5.985 ns )                    ; RAW2RGB:u4|Line_Buffer:u0|altshift_taps:altshift_taps_component|shift_taps_ikn:auto_generated|altsyncram_cm81:altsyncram2|altsyncram:ram_block3a0|altsyncram_lc43:auto_generated|ram_block1a12        ; RAW2RGB:u4|mCCD_G[8]                                                                                                                                                                  ; GPIO_1[0]  ; GPIO_1[0] ; None                        ; None                      ; 5.234 ns                ;
; N/A                                     ; 167.11 MHz ( period = 5.984 ns )                    ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter_ffa[3]                                                            ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter_ffa[6]                                            ; GPIO_1[0]  ; GPIO_1[0] ; None                        ; None                      ; 5.770 ns                ;
; N/A                                     ; 167.17 MHz ( period = 5.982 ns )                    ; RAW2RGB:u4|Line_Buffer:u0|altshift_taps:altshift_taps_component|shift_taps_ikn:auto_generated|altsyncram_cm81:altsyncram2|altsyncram:ram_block3a0|altsyncram_lc43:auto_generated|ram_block1a30        ; RAW2RGB:u4|mCCD_G[8]                                                                                                                                                                  ; GPIO_1[0]  ; GPIO_1[0] ; None                        ; None                      ; 5.534 ns                ;
; N/A                                     ; 167.34 MHz ( period = 5.976 ns )                    ; RAW2RGB:u4|Line_Buffer:u0|altshift_taps:altshift_taps_component|shift_taps_ikn:auto_generated|altsyncram_cm81:altsyncram2|altsyncram:ram_block3a0|altsyncram_lc43:auto_generated|out_address_reg_b[0] ; RAW2RGB:u4|mCCD_G[11]                                                                                                                                                                 ; GPIO_1[0]  ; GPIO_1[0] ; None                        ; None                      ; 5.738 ns                ;
; N/A                                     ; 167.64 MHz ( period = 5.965 ns )                    ; RAW2RGB:u4|Line_Buffer:u0|altshift_taps:altshift_taps_component|shift_taps_ikn:auto_generated|altsyncram_cm81:altsyncram2|altsyncram:ram_block3a0|altsyncram_lc43:auto_generated|ram_block1a26        ; RAW2RGB:u4|mCCD_G[8]                                                                                                                                                                  ; GPIO_1[0]  ; GPIO_1[0] ; None                        ; None                      ; 5.503 ns                ;
; N/A                                     ; 167.87 MHz ( period = 5.957 ns )                    ; RAW2RGB:u4|Line_Buffer:u0|altshift_taps:altshift_taps_component|shift_taps_ikn:auto_generated|altsyncram_cm81:altsyncram2|altsyncram:ram_block3a0|altsyncram_lc43:auto_generated|ram_block1a50        ; RAW2RGB:u4|mCCD_G[3]                                                                                                                                                                  ; GPIO_1[0]  ; GPIO_1[0] ; None                        ; None                      ; 5.260 ns                ;
; N/A                                     ; 167.98 MHz ( period = 5.953 ns )                    ; RAW2RGB:u4|Line_Buffer:u0|altshift_taps:altshift_taps_component|shift_taps_ikn:auto_generated|altsyncram_cm81:altsyncram2|altsyncram:ram_block3a0|altsyncram_lc43:auto_generated|ram_block1a24        ; RAW2RGB:u4|mCCD_G[5]                                                                                                                                                                  ; GPIO_1[0]  ; GPIO_1[0] ; None                        ; None                      ; 5.201 ns                ;
; N/A                                     ; 168.07 MHz ( period = 5.950 ns )                    ; RAW2RGB:u4|Line_Buffer:u0|altshift_taps:altshift_taps_component|shift_taps_ikn:auto_generated|altsyncram_cm81:altsyncram2|altsyncram:ram_block3a0|altsyncram_lc43:auto_generated|ram_block1a37        ; RAW2RGB:u4|mCCD_G[7]                                                                                                                                                                  ; GPIO_1[0]  ; GPIO_1[0] ; None                        ; None                      ; 5.198 ns                ;
; N/A                                     ; 168.18 MHz ( period = 5.946 ns )                    ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter_ffa[8]                                                            ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter_ffa[6]                                            ; GPIO_1[0]  ; GPIO_1[0] ; None                        ; None                      ; 5.732 ns                ;
; N/A                                     ; 168.58 MHz ( period = 5.932 ns )                    ; RAW2RGB:u4|mDVAL                                                                                                                                                                                      ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter_ffa[3]                                            ; GPIO_1[0]  ; GPIO_1[0] ; None                        ; None                      ; 3.575 ns                ;
; N/A                                     ; 168.69 MHz ( period = 5.928 ns )                    ; RAW2RGB:u4|Line_Buffer:u0|altshift_taps:altshift_taps_component|shift_taps_ikn:auto_generated|altsyncram_cm81:altsyncram2|altsyncram:ram_block3a0|altsyncram_lc43:auto_generated|ram_block1a2         ; RAW2RGB:u4|mCCD_G[11]                                                                                                                                                                 ; GPIO_1[0]  ; GPIO_1[0] ; None                        ; None                      ; 5.467 ns                ;
; N/A                                     ; 168.69 MHz ( period = 5.928 ns )                    ; RAW2RGB:u4|Line_Buffer:u0|altshift_taps:altshift_taps_component|shift_taps_ikn:auto_generated|altsyncram_cm81:altsyncram2|altsyncram:ram_block3a0|altsyncram_lc43:auto_generated|ram_block1a6         ; RAW2RGB:u4|mCCD_G[11]                                                                                                                                                                 ; GPIO_1[0]  ; GPIO_1[0] ; None                        ; None                      ; 5.487 ns                ;
; N/A                                     ; 168.80 MHz ( period = 5.924 ns )                    ; RAW2RGB:u4|Line_Buffer:u0|altshift_taps:altshift_taps_component|shift_taps_ikn:auto_generated|altsyncram_cm81:altsyncram2|altsyncram:ram_block3a0|altsyncram_lc43:auto_generated|ram_block1a13        ; RAW2RGB:u4|mCCD_G[8]                                                                                                                                                                  ; GPIO_1[0]  ; GPIO_1[0] ; None                        ; None                      ; 5.173 ns                ;
; N/A                                     ; 169.09 MHz ( period = 5.914 ns )                    ; RAW2RGB:u4|Line_Buffer:u0|altshift_taps:altshift_taps_component|shift_taps_ikn:auto_generated|altsyncram_cm81:altsyncram2|altsyncram:ram_block3a0|altsyncram_lc43:auto_generated|ram_block1a12        ; RAW2RGB:u4|mCCD_G[7]                                                                                                                                                                  ; GPIO_1[0]  ; GPIO_1[0] ; None                        ; None                      ; 5.163 ns                ;
; N/A                                     ; 169.12 MHz ( period = 5.913 ns )                    ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter_ffa[3]                                                            ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter_ffa[5]                                            ; GPIO_1[0]  ; GPIO_1[0] ; None                        ; None                      ; 5.699 ns                ;
; N/A                                     ; 169.18 MHz ( period = 5.911 ns )                    ; RAW2RGB:u4|Line_Buffer:u0|altshift_taps:altshift_taps_component|shift_taps_ikn:auto_generated|altsyncram_cm81:altsyncram2|altsyncram:ram_block3a0|altsyncram_lc43:auto_generated|ram_block1a30        ; RAW2RGB:u4|mCCD_G[7]                                                                                                                                                                  ; GPIO_1[0]  ; GPIO_1[0] ; None                        ; None                      ; 5.463 ns                ;
; N/A                                     ; 169.35 MHz ( period = 5.905 ns )                    ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe12|dffe14a[8]                                          ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter_ffa[1]                                            ; GPIO_1[0]  ; GPIO_1[0] ; None                        ; None                      ; 5.680 ns                ;
; N/A                                     ; 169.35 MHz ( period = 5.905 ns )                    ; RAW2RGB:u4|Line_Buffer:u0|altshift_taps:altshift_taps_component|shift_taps_ikn:auto_generated|altsyncram_cm81:altsyncram2|altsyncram:ram_block3a0|altsyncram_lc43:auto_generated|out_address_reg_b[0] ; RAW2RGB:u4|mCCD_G[10]                                                                                                                                                                 ; GPIO_1[0]  ; GPIO_1[0] ; None                        ; None                      ; 5.667 ns                ;
; N/A                                     ; 169.43 MHz ( period = 5.902 ns )                    ; RAW2RGB:u4|Line_Buffer:u0|altshift_taps:altshift_taps_component|shift_taps_ikn:auto_generated|altsyncram_cm81:altsyncram2|altsyncram:ram_block3a0|altsyncram_lc43:auto_generated|ram_block1a11        ; RAW2RGB:u4|mCCD_R[11]                                                                                                                                                                 ; GPIO_1[0]  ; GPIO_1[0] ; None                        ; None                      ; 4.775 ns                ;
; N/A                                     ; 169.61 MHz ( period = 5.896 ns )                    ; RAW2RGB:u4|mDVAL                                                                                                                                                                                      ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter_ffa[4]                                            ; GPIO_1[0]  ; GPIO_1[0] ; None                        ; None                      ; 3.588 ns                ;
; N/A                                     ; 169.66 MHz ( period = 5.894 ns )                    ; RAW2RGB:u4|Line_Buffer:u0|altshift_taps:altshift_taps_component|shift_taps_ikn:auto_generated|altsyncram_cm81:altsyncram2|altsyncram:ram_block3a0|altsyncram_lc43:auto_generated|ram_block1a26        ; RAW2RGB:u4|mCCD_G[7]                                                                                                                                                                  ; GPIO_1[0]  ; GPIO_1[0] ; None                        ; None                      ; 5.432 ns                ;
; N/A                                     ; 169.66 MHz ( period = 5.894 ns )                    ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter_ffa[9]                                                            ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter_ffa[6]                                            ; GPIO_1[0]  ; GPIO_1[0] ; None                        ; None                      ; 5.669 ns                ;
; N/A                                     ; 169.87 MHz ( period = 5.887 ns )                    ; RAW2RGB:u4|Line_Buffer:u0|altshift_taps:altshift_taps_component|shift_taps_ikn:auto_generated|altsyncram_cm81:altsyncram2|altsyncram:ram_block3a0|altsyncram_lc43:auto_generated|ram_block1a0         ; RAW2RGB:u4|mCCD_G[12]                                                                                                                                                                 ; GPIO_1[0]  ; GPIO_1[0] ; None                        ; None                      ; 5.136 ns                ;
; N/A                                     ; 170.01 MHz ( period = 5.882 ns )                    ; RAW2RGB:u4|Line_Buffer:u0|altshift_taps:altshift_taps_component|shift_taps_ikn:auto_generated|altsyncram_cm81:altsyncram2|altsyncram:ram_block3a0|altsyncram_lc43:auto_generated|ram_block1a24        ; RAW2RGB:u4|mCCD_G[4]                                                                                                                                                                  ; GPIO_1[0]  ; GPIO_1[0] ; None                        ; None                      ; 5.130 ns                ;
; N/A                                     ; 170.21 MHz ( period = 5.875 ns )                    ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter_ffa[8]                                                            ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter_ffa[5]                                            ; GPIO_1[0]  ; GPIO_1[0] ; None                        ; None                      ; 5.661 ns                ;
; N/A                                     ; 170.47 MHz ( period = 5.866 ns )                    ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter_ffa[9]                                                            ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter_ffa[1]                                            ; GPIO_1[0]  ; GPIO_1[0] ; None                        ; None                      ; 5.610 ns                ;
; N/A                                     ; 170.50 MHz ( period = 5.865 ns )                    ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter_ffa[9]                                                            ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram5|ram_block6a0~portb_we_reg       ; GPIO_1[0]  ; GPIO_1[0] ; None                        ; None                      ; 5.711 ns                ;
; N/A                                     ; 170.50 MHz ( period = 5.865 ns )                    ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter_ffa[9]                                                            ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram5|ram_block6a0~portb_datain_reg0  ; GPIO_1[0]  ; GPIO_1[0] ; None                        ; None                      ; 5.695 ns                ;
; N/A                                     ; 170.50 MHz ( period = 5.865 ns )                    ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter_ffa[9]                                                            ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram5|ram_block6a0~portb_address_reg0 ; GPIO_1[0]  ; GPIO_1[0] ; None                        ; None                      ; 5.711 ns                ;
; N/A                                     ; 170.50 MHz ( period = 5.865 ns )                    ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter_ffa[9]                                                            ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram5|ram_block6a0~portb_address_reg1 ; GPIO_1[0]  ; GPIO_1[0] ; None                        ; None                      ; 5.711 ns                ;
; N/A                                     ; 170.50 MHz ( period = 5.865 ns )                    ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter_ffa[9]                                                            ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram5|ram_block6a0~portb_address_reg2 ; GPIO_1[0]  ; GPIO_1[0] ; None                        ; None                      ; 5.711 ns                ;
; N/A                                     ; 170.50 MHz ( period = 5.865 ns )                    ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter_ffa[9]                                                            ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram5|ram_block6a0~portb_address_reg3 ; GPIO_1[0]  ; GPIO_1[0] ; None                        ; None                      ; 5.711 ns                ;
; N/A                                     ; 170.50 MHz ( period = 5.865 ns )                    ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter_ffa[9]                                                            ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram5|ram_block6a0~portb_address_reg4 ; GPIO_1[0]  ; GPIO_1[0] ; None                        ; None                      ; 5.711 ns                ;
; N/A                                     ; 170.50 MHz ( period = 5.865 ns )                    ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter_ffa[9]                                                            ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram5|ram_block6a0~portb_address_reg5 ; GPIO_1[0]  ; GPIO_1[0] ; None                        ; None                      ; 5.711 ns                ;
; N/A                                     ; 170.50 MHz ( period = 5.865 ns )                    ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter_ffa[9]                                                            ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram5|ram_block6a0~portb_address_reg6 ; GPIO_1[0]  ; GPIO_1[0] ; None                        ; None                      ; 5.711 ns                ;
; N/A                                     ; 170.50 MHz ( period = 5.865 ns )                    ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter_ffa[9]                                                            ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram5|ram_block6a0~portb_address_reg7 ; GPIO_1[0]  ; GPIO_1[0] ; None                        ; None                      ; 5.711 ns                ;
; N/A                                     ; 170.50 MHz ( period = 5.865 ns )                    ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter_ffa[9]                                                            ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram5|ram_block6a0~portb_address_reg8 ; GPIO_1[0]  ; GPIO_1[0] ; None                        ; None                      ; 5.711 ns                ;
; N/A                                     ; 170.50 MHz ( period = 5.865 ns )                    ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter_ffa[9]                                                            ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram5|ram_block6a0~portb_datain_reg1  ; GPIO_1[0]  ; GPIO_1[0] ; None                        ; None                      ; 5.695 ns                ;
; N/A                                     ; 170.50 MHz ( period = 5.865 ns )                    ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter_ffa[9]                                                            ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram5|ram_block6a0~portb_datain_reg2  ; GPIO_1[0]  ; GPIO_1[0] ; None                        ; None                      ; 5.695 ns                ;
; N/A                                     ; 170.50 MHz ( period = 5.865 ns )                    ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter_ffa[9]                                                            ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram5|ram_block6a0~portb_datain_reg3  ; GPIO_1[0]  ; GPIO_1[0] ; None                        ; None                      ; 5.695 ns                ;
; N/A                                     ; 170.50 MHz ( period = 5.865 ns )                    ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter_ffa[9]                                                            ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram5|ram_block6a0~portb_datain_reg4  ; GPIO_1[0]  ; GPIO_1[0] ; None                        ; None                      ; 5.695 ns                ;
; N/A                                     ; 170.50 MHz ( period = 5.865 ns )                    ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter_ffa[9]                                                            ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram5|ram_block6a0~portb_datain_reg5  ; GPIO_1[0]  ; GPIO_1[0] ; None                        ; None                      ; 5.695 ns                ;
; N/A                                     ; 170.50 MHz ( period = 5.865 ns )                    ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter_ffa[9]                                                            ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram5|ram_block6a0~portb_datain_reg6  ; GPIO_1[0]  ; GPIO_1[0] ; None                        ; None                      ; 5.695 ns                ;
; N/A                                     ; 170.50 MHz ( period = 5.865 ns )                    ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter_ffa[9]                                                            ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram5|ram_block6a0~portb_datain_reg7  ; GPIO_1[0]  ; GPIO_1[0] ; None                        ; None                      ; 5.695 ns                ;
; N/A                                     ; 170.50 MHz ( period = 5.865 ns )                    ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter_ffa[9]                                                            ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram5|ram_block6a0~portb_datain_reg8  ; GPIO_1[0]  ; GPIO_1[0] ; None                        ; None                      ; 5.695 ns                ;
; N/A                                     ; 170.53 MHz ( period = 5.864 ns )                    ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter_ffa[8]                                                            ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter_ffa[6]                                            ; GPIO_1[0]  ; GPIO_1[0] ; None                        ; None                      ; 5.639 ns                ;
; N/A                                     ; 170.74 MHz ( period = 5.857 ns )                    ; RAW2RGB:u4|Line_Buffer:u0|altshift_taps:altshift_taps_component|shift_taps_ikn:auto_generated|altsyncram_cm81:altsyncram2|altsyncram:ram_block3a0|altsyncram_lc43:auto_generated|ram_block1a2         ; RAW2RGB:u4|mCCD_G[10]                                                                                                                                                                 ; GPIO_1[0]  ; GPIO_1[0] ; None                        ; None                      ; 5.396 ns                ;
; N/A                                     ; 170.74 MHz ( period = 5.857 ns )                    ; RAW2RGB:u4|Line_Buffer:u0|altshift_taps:altshift_taps_component|shift_taps_ikn:auto_generated|altsyncram_cm81:altsyncram2|altsyncram:ram_block3a0|altsyncram_lc43:auto_generated|ram_block1a6         ; RAW2RGB:u4|mCCD_G[10]                                                                                                                                                                 ; GPIO_1[0]  ; GPIO_1[0] ; None                        ; None                      ; 5.416 ns                ;
; N/A                                     ; 170.82 MHz ( period = 5.854 ns )                    ; RAW2RGB:u4|Line_Buffer:u0|altshift_taps:altshift_taps_component|shift_taps_ikn:auto_generated|altsyncram_cm81:altsyncram2|altsyncram:ram_block3a0|altsyncram_lc43:auto_generated|ram_block1a25        ; RAW2RGB:u4|mCCD_G[12]                                                                                                                                                                 ; GPIO_1[0]  ; GPIO_1[0] ; None                        ; None                      ; 5.102 ns                ;
; N/A                                     ; 170.85 MHz ( period = 5.853 ns )                    ; RAW2RGB:u4|Line_Buffer:u0|altshift_taps:altshift_taps_component|shift_taps_ikn:auto_generated|altsyncram_cm81:altsyncram2|altsyncram:ram_block3a0|altsyncram_lc43:auto_generated|ram_block1a13        ; RAW2RGB:u4|mCCD_G[7]                                                                                                                                                                  ; GPIO_1[0]  ; GPIO_1[0] ; None                        ; None                      ; 5.102 ns                ;
; N/A                                     ; 170.88 MHz ( period = 5.852 ns )                    ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe12|dffe14a[5]                                          ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter_ffa[1]                                            ; GPIO_1[0]  ; GPIO_1[0] ; None                        ; None                      ; 5.627 ns                ;
; N/A                                     ; 170.91 MHz ( period = 5.851 ns )                    ; RAW2RGB:u4|Line_Buffer:u0|altshift_taps:altshift_taps_component|shift_taps_ikn:auto_generated|altsyncram_cm81:altsyncram2|altsyncram:ram_block3a0|altsyncram_lc43:auto_generated|ram_block1a38        ; RAW2RGB:u4|mCCD_G[12]                                                                                                                                                                 ; GPIO_1[0]  ; GPIO_1[0] ; None                        ; None                      ; 5.389 ns                ;
; N/A                                     ; 171.06 MHz ( period = 5.846 ns )                    ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter_ffa[7]                                                            ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter_ffa[6]                                            ; GPIO_1[0]  ; GPIO_1[0] ; None                        ; None                      ; 5.621 ns                ;
; N/A                                     ; 171.17 MHz ( period = 5.842 ns )                    ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter_ffa[3]                                                            ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter_ffa[4]                                            ; GPIO_1[0]  ; GPIO_1[0] ; None                        ; None                      ; 5.628 ns                ;
; N/A                                     ; 171.29 MHz ( period = 5.838 ns )                    ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter_ffa[2]                                                            ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter_ffa[6]                                            ; GPIO_1[0]  ; GPIO_1[0] ; None                        ; None                      ; 5.613 ns                ;
; N/A                                     ; 171.41 MHz ( period = 5.834 ns )                    ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter_ffa[6]                                                            ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter_ffa[1]                                            ; GPIO_1[0]  ; GPIO_1[0] ; None                        ; None                      ; 5.620 ns                ;
; N/A                                     ; 171.41 MHz ( period = 5.834 ns )                    ; RAW2RGB:u4|Line_Buffer:u0|altshift_taps:altshift_taps_component|shift_taps_ikn:auto_generated|altsyncram_cm81:altsyncram2|altsyncram:ram_block3a0|altsyncram_lc43:auto_generated|out_address_reg_b[0] ; RAW2RGB:u4|mCCD_G[9]                                                                                                                                                                  ; GPIO_1[0]  ; GPIO_1[0] ; None                        ; None                      ; 5.596 ns                ;
; N/A                                     ; 171.44 MHz ( period = 5.833 ns )                    ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter_ffa[4]                                                            ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter_ffa[9]                                            ; GPIO_1[0]  ; GPIO_1[0] ; None                        ; None                      ; 5.661 ns                ;
; N/A                                     ; 171.85 MHz ( period = 5.819 ns )                    ; RAW2RGB:u4|Line_Buffer:u0|altshift_taps:altshift_taps_component|shift_taps_ikn:auto_generated|altsyncram_cm81:altsyncram2|altsyncram:ram_block3a0|altsyncram_lc43:auto_generated|ram_block1a36        ; RAW2RGB:u4|mCCD_G[5]                                                                                                                                                                  ; GPIO_1[0]  ; GPIO_1[0] ; None                        ; None                      ; 5.067 ns                ;
; N/A                                     ; 171.94 MHz ( period = 5.816 ns )                    ; RAW2RGB:u4|Line_Buffer:u0|altshift_taps:altshift_taps_component|shift_taps_ikn:auto_generated|altsyncram_cm81:altsyncram2|altsyncram:ram_block3a0|altsyncram_lc43:auto_generated|ram_block1a0         ; RAW2RGB:u4|mCCD_G[11]                                                                                                                                                                 ; GPIO_1[0]  ; GPIO_1[0] ; None                        ; None                      ; 5.065 ns                ;
; N/A                                     ; 172.12 MHz ( period = 5.810 ns )                    ; RAW2RGB:u4|Line_Buffer:u0|altshift_taps:altshift_taps_component|shift_taps_ikn:auto_generated|altsyncram_cm81:altsyncram2|altsyncram:ram_block3a0|altsyncram_lc43:auto_generated|ram_block1a8         ; RAW2RGB:u4|mCCD_R[8]                                                                                                                                                                  ; GPIO_1[0]  ; GPIO_1[0] ; None                        ; None                      ; 5.010 ns                ;
; N/A                                     ; 172.15 MHz ( period = 5.809 ns )                    ; RAW2RGB:u4|Line_Buffer:u0|altshift_taps:altshift_taps_component|shift_taps_ikn:auto_generated|altsyncram_cm81:altsyncram2|altsyncram:ram_block3a0|altsyncram_lc43:auto_generated|ram_block1a30        ; RAW2RGB:u4|mCCD_B[6]                                                                                                                                                                  ; GPIO_1[0]  ; GPIO_1[0] ; None                        ; None                      ; 4.985 ns                ;
; Timing analysis restricted to 200 rows. ; To change the limit use Settings (Assignments menu) ;                                                                                                                                                                                                       ;                                                                                                                                                                                       ;            ;           ;                             ;                           ;                         ;
+-----------------------------------------+-----------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------+-----------+-----------------------------+---------------------------+-------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Setup: 'altera_internal_jtag~TCKUTAP'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                          ;
+-----------------------------------------+-----------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------+------------------------------+-----------------------------+---------------------------+-------------------------+
; Slack                                   ; Actual fmax (period)                                ; From                                                                                                                                                                                                      ; To                                                                                                                                                                                                     ; From Clock                   ; To Clock                     ; Required Setup Relationship ; Required Longest P2P Time ; Actual Longest P2P Time ;
+-----------------------------------------+-----------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------+------------------------------+-----------------------------+---------------------------+-------------------------+
; N/A                                     ; 137.59 MHz ( period = 7.268 ns )                    ; sld_hub:sld_hub_inst|irsr_reg[2]                                                                                                                                                                          ; sld_hub:sld_hub_inst|tdo                                                                                                                                                                               ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 3.425 ns                ;
; N/A                                     ; 141.52 MHz ( period = 7.066 ns )                    ; sld_hub:sld_hub_inst|irsr_reg[0]                                                                                                                                                                          ; sld_hub:sld_hub_inst|tdo                                                                                                                                                                               ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 3.324 ns                ;
; N/A                                     ; 151.19 MHz ( period = 6.614 ns )                    ; sld_hub:sld_hub_inst|irsr_reg[1]                                                                                                                                                                          ; sld_hub:sld_hub_inst|tdo                                                                                                                                                                               ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 3.098 ns                ;
; N/A                                     ; 156.79 MHz ( period = 6.378 ns )                    ; sld_hub:sld_hub_inst|sld_rom_sr:hub_info_reg|WORD_SR[0]                                                                                                                                                   ; sld_hub:sld_hub_inst|tdo                                                                                                                                                                               ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 2.982 ns                ;
; N/A                                     ; 166.33 MHz ( period = 6.012 ns )                    ; system_0:u0|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_jtag_debug_module_wrapper:the_cpu_0_jtag_debug_module_wrapper|cpu_0_jtag_debug_module_tck:the_cpu_0_jtag_debug_module_tck|sr[0]     ; sld_hub:sld_hub_inst|tdo                                                                                                                                                                               ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 2.779 ns                ;
; N/A                                     ; 176.80 MHz ( period = 5.656 ns )                    ; sld_hub:sld_hub_inst|tdo_bypass_reg                                                                                                                                                                       ; sld_hub:sld_hub_inst|tdo                                                                                                                                                                               ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 2.613 ns                ;
; N/A                                     ; 184.43 MHz ( period = 5.422 ns )                    ; sld_hub:sld_hub_inst|node_ena[2]                                                                                                                                                                          ; system_0:u0|jtag_uart:the_jtag_uart|alt_jtag_atlantic:jtag_uart_alt_jtag_atlantic|jupdate                                                                                                              ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 2.518 ns                ;
; N/A                                     ; 187.83 MHz ( period = 5.324 ns )                    ; sld_hub:sld_hub_inst|irsr_reg[5]                                                                                                                                                                          ; sld_hub:sld_hub_inst|tdo                                                                                                                                                                               ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 2.448 ns                ;
; N/A                                     ; 191.64 MHz ( period = 5.218 ns )                    ; system_0:u0|jtag_uart:the_jtag_uart|alt_jtag_atlantic:jtag_uart_alt_jtag_atlantic|td_shift[0]                                                                                                             ; sld_hub:sld_hub_inst|tdo                                                                                                                                                                               ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 2.377 ns                ;
; N/A                                     ; 194.17 MHz ( period = 5.150 ns )                    ; sld_hub:sld_hub_inst|irsr_reg[6]                                                                                                                                                                          ; sld_hub:sld_hub_inst|tdo                                                                                                                                                                               ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 2.363 ns                ;
; N/A                                     ; 212.31 MHz ( period = 4.710 ns )                    ; sld_hub:sld_hub_inst|irf_reg[2][0]                                                                                                                                                                        ; system_0:u0|jtag_uart:the_jtag_uart|alt_jtag_atlantic:jtag_uart_alt_jtag_atlantic|jupdate                                                                                                              ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 2.161 ns                ;
; N/A                                     ; 214.18 MHz ( period = 4.669 ns )                    ; sld_hub:sld_hub_inst|virtual_ir_scan_reg                                                                                                                                                                  ; sld_hub:sld_hub_inst|irf_reg[3][1]                                                                                                                                                                     ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 4.454 ns                ;
; N/A                                     ; 214.18 MHz ( period = 4.669 ns )                    ; sld_hub:sld_hub_inst|virtual_ir_scan_reg                                                                                                                                                                  ; sld_hub:sld_hub_inst|irf_reg[3][0]                                                                                                                                                                     ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 4.454 ns                ;
; N/A                                     ; 215.75 MHz ( period = 4.635 ns )                    ; sld_hub:sld_hub_inst|virtual_ir_scan_reg                                                                                                                                                                  ; sld_hub:sld_hub_inst|irf_reg[1][0]                                                                                                                                                                     ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 4.420 ns                ;
; N/A                                     ; 215.75 MHz ( period = 4.635 ns )                    ; sld_hub:sld_hub_inst|virtual_ir_scan_reg                                                                                                                                                                  ; sld_hub:sld_hub_inst|irf_reg[1][1]                                                                                                                                                                     ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 4.420 ns                ;
; N/A                                     ; 218.25 MHz ( period = 4.582 ns )                    ; sld_hub:sld_hub_inst|virtual_ir_scan_reg                                                                                                                                                                  ; system_0:u0|jtag_uart:the_jtag_uart|alt_jtag_atlantic:jtag_uart_alt_jtag_atlantic|jupdate                                                                                                              ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 2.097 ns                ;
; N/A                                     ; 219.39 MHz ( period = 4.558 ns )                    ; sld_hub:sld_hub_inst|irsr_reg[6]                                                                                                                                                                          ; sld_hub:sld_hub_inst|irf_reg[3][1]                                                                                                                                                                     ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 4.343 ns                ;
; N/A                                     ; 219.39 MHz ( period = 4.558 ns )                    ; sld_hub:sld_hub_inst|irsr_reg[6]                                                                                                                                                                          ; sld_hub:sld_hub_inst|irf_reg[3][0]                                                                                                                                                                     ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 4.343 ns                ;
; N/A                                     ; 221.04 MHz ( period = 4.524 ns )                    ; sld_hub:sld_hub_inst|irsr_reg[6]                                                                                                                                                                          ; sld_hub:sld_hub_inst|irf_reg[1][0]                                                                                                                                                                     ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 4.309 ns                ;
; N/A                                     ; 221.04 MHz ( period = 4.524 ns )                    ; sld_hub:sld_hub_inst|irsr_reg[6]                                                                                                                                                                          ; sld_hub:sld_hub_inst|irf_reg[1][1]                                                                                                                                                                     ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 4.309 ns                ;
; N/A                                     ; 226.30 MHz ( period = 4.419 ns )                    ; sld_hub:sld_hub_inst|sld_shadow_jsm:shadow_jsm|state[5]                                                                                                                                                   ; sld_hub:sld_hub_inst|irf_reg[3][1]                                                                                                                                                                     ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 4.209 ns                ;
; N/A                                     ; 226.30 MHz ( period = 4.419 ns )                    ; sld_hub:sld_hub_inst|sld_shadow_jsm:shadow_jsm|state[5]                                                                                                                                                   ; sld_hub:sld_hub_inst|irf_reg[3][0]                                                                                                                                                                     ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 4.209 ns                ;
; N/A                                     ; 228.05 MHz ( period = 4.385 ns )                    ; sld_hub:sld_hub_inst|sld_shadow_jsm:shadow_jsm|state[5]                                                                                                                                                   ; sld_hub:sld_hub_inst|irf_reg[1][0]                                                                                                                                                                     ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 4.175 ns                ;
; N/A                                     ; 228.05 MHz ( period = 4.385 ns )                    ; sld_hub:sld_hub_inst|sld_shadow_jsm:shadow_jsm|state[5]                                                                                                                                                   ; sld_hub:sld_hub_inst|irf_reg[1][1]                                                                                                                                                                     ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 4.175 ns                ;
; N/A                                     ; 228.15 MHz ( period = 4.383 ns )                    ; sld_hub:sld_hub_inst|irsr_reg[5]                                                                                                                                                                          ; sld_hub:sld_hub_inst|irf_reg[3][1]                                                                                                                                                                     ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 4.166 ns                ;
; N/A                                     ; 228.15 MHz ( period = 4.383 ns )                    ; sld_hub:sld_hub_inst|irsr_reg[5]                                                                                                                                                                          ; sld_hub:sld_hub_inst|irf_reg[3][0]                                                                                                                                                                     ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 4.166 ns                ;
; N/A                                     ; 229.94 MHz ( period = 4.349 ns )                    ; sld_hub:sld_hub_inst|irsr_reg[5]                                                                                                                                                                          ; sld_hub:sld_hub_inst|irf_reg[1][0]                                                                                                                                                                     ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 4.132 ns                ;
; N/A                                     ; 229.94 MHz ( period = 4.349 ns )                    ; sld_hub:sld_hub_inst|irsr_reg[5]                                                                                                                                                                          ; sld_hub:sld_hub_inst|irf_reg[1][1]                                                                                                                                                                     ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 4.132 ns                ;
; N/A                                     ; 235.57 MHz ( period = 4.245 ns )                    ; sld_hub:sld_hub_inst|sld_shadow_jsm:shadow_jsm|state[3]                                                                                                                                                   ; sld_hub:sld_hub_inst|shadow_irf_reg[1][0]                                                                                                                                                              ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 4.045 ns                ;
; N/A                                     ; 235.57 MHz ( period = 4.245 ns )                    ; sld_hub:sld_hub_inst|sld_shadow_jsm:shadow_jsm|state[3]                                                                                                                                                   ; sld_hub:sld_hub_inst|shadow_irf_reg[1][1]                                                                                                                                                              ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 4.045 ns                ;
; N/A                                     ; 235.96 MHz ( period = 4.238 ns )                    ; sld_hub:sld_hub_inst|hub_mode_reg[1]                                                                                                                                                                      ; sld_hub:sld_hub_inst|shadow_irf_reg[1][0]                                                                                                                                                              ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 4.037 ns                ;
; N/A                                     ; 235.96 MHz ( period = 4.238 ns )                    ; sld_hub:sld_hub_inst|hub_mode_reg[1]                                                                                                                                                                      ; sld_hub:sld_hub_inst|shadow_irf_reg[1][1]                                                                                                                                                              ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 4.037 ns                ;
; N/A                                     ; 240.73 MHz ( period = 4.154 ns )                    ; sld_hub:sld_hub_inst|sld_shadow_jsm:shadow_jsm|state[5]                                                                                                                                                   ; sld_hub:sld_hub_inst|shadow_irf_reg[3][1]                                                                                                                                                              ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 3.942 ns                ;
; N/A                                     ; 240.73 MHz ( period = 4.154 ns )                    ; sld_hub:sld_hub_inst|sld_shadow_jsm:shadow_jsm|state[5]                                                                                                                                                   ; sld_hub:sld_hub_inst|shadow_irf_reg[3][0]                                                                                                                                                              ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 3.942 ns                ;
; N/A                                     ; 242.66 MHz ( period = 4.121 ns )                    ; sld_hub:sld_hub_inst|sld_shadow_jsm:shadow_jsm|state[7]                                                                                                                                                   ; sld_hub:sld_hub_inst|shadow_irf_reg[3][1]                                                                                                                                                              ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 3.909 ns                ;
; N/A                                     ; 242.66 MHz ( period = 4.121 ns )                    ; sld_hub:sld_hub_inst|sld_shadow_jsm:shadow_jsm|state[7]                                                                                                                                                   ; sld_hub:sld_hub_inst|shadow_irf_reg[3][0]                                                                                                                                                              ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 3.909 ns                ;
; N/A                                     ; 244.44 MHz ( period = 4.091 ns )                    ; sld_hub:sld_hub_inst|sld_shadow_jsm:shadow_jsm|state[7]                                                                                                                                                   ; sld_hub:sld_hub_inst|irf_reg[3][1]                                                                                                                                                                     ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 3.881 ns                ;
; N/A                                     ; 244.44 MHz ( period = 4.091 ns )                    ; sld_hub:sld_hub_inst|sld_shadow_jsm:shadow_jsm|state[7]                                                                                                                                                   ; sld_hub:sld_hub_inst|irf_reg[3][0]                                                                                                                                                                     ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 3.881 ns                ;
; N/A                                     ; 246.49 MHz ( period = 4.057 ns )                    ; sld_hub:sld_hub_inst|sld_shadow_jsm:shadow_jsm|state[7]                                                                                                                                                   ; sld_hub:sld_hub_inst|irf_reg[1][0]                                                                                                                                                                     ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 3.847 ns                ;
; N/A                                     ; 246.49 MHz ( period = 4.057 ns )                    ; sld_hub:sld_hub_inst|sld_shadow_jsm:shadow_jsm|state[7]                                                                                                                                                   ; sld_hub:sld_hub_inst|irf_reg[1][1]                                                                                                                                                                     ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 3.847 ns                ;
; N/A                                     ; 252.59 MHz ( period = 3.959 ns )                    ; sld_hub:sld_hub_inst|node_ena[2]                                                                                                                                                                          ; system_0:u0|jtag_uart:the_jtag_uart|alt_jtag_atlantic:jtag_uart_alt_jtag_atlantic|wdata[1]                                                                                                             ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 3.770 ns                ;
; N/A                                     ; 252.59 MHz ( period = 3.959 ns )                    ; sld_hub:sld_hub_inst|node_ena[2]                                                                                                                                                                          ; system_0:u0|jtag_uart:the_jtag_uart|alt_jtag_atlantic:jtag_uart_alt_jtag_atlantic|wdata[2]                                                                                                             ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 3.770 ns                ;
; N/A                                     ; 252.59 MHz ( period = 3.959 ns )                    ; sld_hub:sld_hub_inst|node_ena[2]                                                                                                                                                                          ; system_0:u0|jtag_uart:the_jtag_uart|alt_jtag_atlantic:jtag_uart_alt_jtag_atlantic|wdata[3]                                                                                                             ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 3.770 ns                ;
; N/A                                     ; 252.59 MHz ( period = 3.959 ns )                    ; sld_hub:sld_hub_inst|node_ena[2]                                                                                                                                                                          ; system_0:u0|jtag_uart:the_jtag_uart|alt_jtag_atlantic:jtag_uart_alt_jtag_atlantic|wdata[4]                                                                                                             ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 3.770 ns                ;
; N/A                                     ; 252.59 MHz ( period = 3.959 ns )                    ; sld_hub:sld_hub_inst|node_ena[2]                                                                                                                                                                          ; system_0:u0|jtag_uart:the_jtag_uart|alt_jtag_atlantic:jtag_uart_alt_jtag_atlantic|wdata[5]                                                                                                             ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 3.770 ns                ;
; N/A                                     ; 252.59 MHz ( period = 3.959 ns )                    ; sld_hub:sld_hub_inst|node_ena[2]                                                                                                                                                                          ; system_0:u0|jtag_uart:the_jtag_uart|alt_jtag_atlantic:jtag_uart_alt_jtag_atlantic|wdata[6]                                                                                                             ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 3.770 ns                ;
; N/A                                     ; 252.59 MHz ( period = 3.959 ns )                    ; sld_hub:sld_hub_inst|node_ena[2]                                                                                                                                                                          ; system_0:u0|jtag_uart:the_jtag_uart|alt_jtag_atlantic:jtag_uart_alt_jtag_atlantic|wdata[7]                                                                                                             ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 3.770 ns                ;
; N/A                                     ; 252.59 MHz ( period = 3.959 ns )                    ; sld_hub:sld_hub_inst|node_ena[2]                                                                                                                                                                          ; system_0:u0|jtag_uart:the_jtag_uart|alt_jtag_atlantic:jtag_uart_alt_jtag_atlantic|read_write                                                                                                           ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 3.770 ns                ;
; N/A                                     ; 253.74 MHz ( period = 3.941 ns )                    ; sld_hub:sld_hub_inst|sld_shadow_jsm:shadow_jsm|state[3]                                                                                                                                                   ; sld_hub:sld_hub_inst|shadow_irf_reg[3][1]                                                                                                                                                              ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 3.725 ns                ;
; N/A                                     ; 253.74 MHz ( period = 3.941 ns )                    ; sld_hub:sld_hub_inst|sld_shadow_jsm:shadow_jsm|state[3]                                                                                                                                                   ; sld_hub:sld_hub_inst|shadow_irf_reg[3][0]                                                                                                                                                              ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 3.725 ns                ;
; N/A                                     ; 254.58 MHz ( period = 3.928 ns )                    ; sld_hub:sld_hub_inst|sld_shadow_jsm:shadow_jsm|state[5]                                                                                                                                                   ; sld_hub:sld_hub_inst|shadow_irf_reg[1][0]                                                                                                                                                              ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 3.732 ns                ;
; N/A                                     ; 254.58 MHz ( period = 3.928 ns )                    ; sld_hub:sld_hub_inst|sld_shadow_jsm:shadow_jsm|state[5]                                                                                                                                                   ; sld_hub:sld_hub_inst|shadow_irf_reg[1][1]                                                                                                                                                              ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 3.732 ns                ;
; N/A                                     ; 257.47 MHz ( period = 3.884 ns )                    ; sld_hub:sld_hub_inst|virtual_ir_scan_reg                                                                                                                                                                  ; system_0:u0|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_jtag_debug_module_wrapper:the_cpu_0_jtag_debug_module_wrapper|cpu_0_jtag_debug_module_tck:the_cpu_0_jtag_debug_module_tck|sr[34] ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 3.680 ns                ;
; N/A                                     ; 257.47 MHz ( period = 3.884 ns )                    ; sld_hub:sld_hub_inst|virtual_ir_scan_reg                                                                                                                                                                  ; system_0:u0|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_jtag_debug_module_wrapper:the_cpu_0_jtag_debug_module_wrapper|cpu_0_jtag_debug_module_tck:the_cpu_0_jtag_debug_module_tck|sr[24] ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 3.680 ns                ;
; N/A                                     ; 257.47 MHz ( period = 3.884 ns )                    ; sld_hub:sld_hub_inst|virtual_ir_scan_reg                                                                                                                                                                  ; system_0:u0|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_jtag_debug_module_wrapper:the_cpu_0_jtag_debug_module_wrapper|cpu_0_jtag_debug_module_tck:the_cpu_0_jtag_debug_module_tck|sr[33] ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 3.680 ns                ;
; N/A                                     ; 257.47 MHz ( period = 3.884 ns )                    ; sld_hub:sld_hub_inst|virtual_ir_scan_reg                                                                                                                                                                  ; system_0:u0|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_jtag_debug_module_wrapper:the_cpu_0_jtag_debug_module_wrapper|cpu_0_jtag_debug_module_tck:the_cpu_0_jtag_debug_module_tck|sr[25] ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 3.680 ns                ;
; N/A                                     ; 259.67 MHz ( period = 3.851 ns )                    ; sld_hub:sld_hub_inst|sld_shadow_jsm:shadow_jsm|state[3]                                                                                                                                                   ; system_0:u0|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_jtag_debug_module_wrapper:the_cpu_0_jtag_debug_module_wrapper|cpu_0_jtag_debug_module_tck:the_cpu_0_jtag_debug_module_tck|sr[34] ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 3.648 ns                ;
; N/A                                     ; 259.67 MHz ( period = 3.851 ns )                    ; sld_hub:sld_hub_inst|sld_shadow_jsm:shadow_jsm|state[3]                                                                                                                                                   ; system_0:u0|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_jtag_debug_module_wrapper:the_cpu_0_jtag_debug_module_wrapper|cpu_0_jtag_debug_module_tck:the_cpu_0_jtag_debug_module_tck|sr[24] ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 3.648 ns                ;
; N/A                                     ; 259.67 MHz ( period = 3.851 ns )                    ; sld_hub:sld_hub_inst|sld_shadow_jsm:shadow_jsm|state[3]                                                                                                                                                   ; system_0:u0|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_jtag_debug_module_wrapper:the_cpu_0_jtag_debug_module_wrapper|cpu_0_jtag_debug_module_tck:the_cpu_0_jtag_debug_module_tck|sr[33] ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 3.648 ns                ;
; N/A                                     ; 259.67 MHz ( period = 3.851 ns )                    ; sld_hub:sld_hub_inst|sld_shadow_jsm:shadow_jsm|state[3]                                                                                                                                                   ; system_0:u0|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_jtag_debug_module_wrapper:the_cpu_0_jtag_debug_module_wrapper|cpu_0_jtag_debug_module_tck:the_cpu_0_jtag_debug_module_tck|sr[25] ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 3.648 ns                ;
; N/A                                     ; 262.40 MHz ( period = 3.811 ns )                    ; sld_hub:sld_hub_inst|irsr_reg[6]                                                                                                                                                                          ; sld_hub:sld_hub_inst|irsr_reg[0]                                                                                                                                                                       ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 3.594 ns                ;
; N/A                                     ; 262.40 MHz ( period = 3.811 ns )                    ; sld_hub:sld_hub_inst|irsr_reg[6]                                                                                                                                                                          ; sld_hub:sld_hub_inst|irsr_reg[1]                                                                                                                                                                       ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 3.594 ns                ;
; N/A                                     ; 262.40 MHz ( period = 3.811 ns )                    ; sld_hub:sld_hub_inst|irsr_reg[6]                                                                                                                                                                          ; sld_hub:sld_hub_inst|irsr_reg[2]                                                                                                                                                                       ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 3.594 ns                ;
; N/A                                     ; 262.40 MHz ( period = 3.811 ns )                    ; sld_hub:sld_hub_inst|irsr_reg[6]                                                                                                                                                                          ; sld_hub:sld_hub_inst|irsr_reg[3]                                                                                                                                                                       ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 3.594 ns                ;
; N/A                                     ; 262.40 MHz ( period = 3.811 ns )                    ; sld_hub:sld_hub_inst|irsr_reg[6]                                                                                                                                                                          ; sld_hub:sld_hub_inst|irsr_reg[4]                                                                                                                                                                       ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 3.594 ns                ;
; N/A                                     ; 263.78 MHz ( period = 3.791 ns )                    ; sld_hub:sld_hub_inst|virtual_ir_scan_reg                                                                                                                                                                  ; system_0:u0|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_jtag_debug_module_wrapper:the_cpu_0_jtag_debug_module_wrapper|cpu_0_jtag_debug_module_tck:the_cpu_0_jtag_debug_module_tck|sr[23] ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 3.592 ns                ;
; N/A                                     ; 263.78 MHz ( period = 3.791 ns )                    ; sld_hub:sld_hub_inst|virtual_ir_scan_reg                                                                                                                                                                  ; system_0:u0|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_jtag_debug_module_wrapper:the_cpu_0_jtag_debug_module_wrapper|cpu_0_jtag_debug_module_tck:the_cpu_0_jtag_debug_module_tck|sr[21] ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 3.592 ns                ;
; N/A                                     ; 263.78 MHz ( period = 3.791 ns )                    ; sld_hub:sld_hub_inst|virtual_ir_scan_reg                                                                                                                                                                  ; system_0:u0|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_jtag_debug_module_wrapper:the_cpu_0_jtag_debug_module_wrapper|cpu_0_jtag_debug_module_tck:the_cpu_0_jtag_debug_module_tck|sr[26] ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 3.592 ns                ;
; N/A                                     ; 263.78 MHz ( period = 3.791 ns )                    ; sld_hub:sld_hub_inst|virtual_ir_scan_reg                                                                                                                                                                  ; system_0:u0|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_jtag_debug_module_wrapper:the_cpu_0_jtag_debug_module_wrapper|cpu_0_jtag_debug_module_tck:the_cpu_0_jtag_debug_module_tck|sr[32] ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 3.592 ns                ;
; N/A                                     ; 263.78 MHz ( period = 3.791 ns )                    ; sld_hub:sld_hub_inst|virtual_ir_scan_reg                                                                                                                                                                  ; system_0:u0|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_jtag_debug_module_wrapper:the_cpu_0_jtag_debug_module_wrapper|cpu_0_jtag_debug_module_tck:the_cpu_0_jtag_debug_module_tck|sr[19] ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 3.592 ns                ;
; N/A                                     ; 263.78 MHz ( period = 3.791 ns )                    ; sld_hub:sld_hub_inst|virtual_ir_scan_reg                                                                                                                                                                  ; system_0:u0|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_jtag_debug_module_wrapper:the_cpu_0_jtag_debug_module_wrapper|cpu_0_jtag_debug_module_tck:the_cpu_0_jtag_debug_module_tck|sr[20] ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 3.592 ns                ;
; N/A                                     ; 263.78 MHz ( period = 3.791 ns )                    ; sld_hub:sld_hub_inst|virtual_ir_scan_reg                                                                                                                                                                  ; system_0:u0|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_jtag_debug_module_wrapper:the_cpu_0_jtag_debug_module_wrapper|cpu_0_jtag_debug_module_tck:the_cpu_0_jtag_debug_module_tck|sr[27] ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 3.592 ns                ;
; N/A                                     ; 263.78 MHz ( period = 3.791 ns )                    ; sld_hub:sld_hub_inst|virtual_ir_scan_reg                                                                                                                                                                  ; system_0:u0|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_jtag_debug_module_wrapper:the_cpu_0_jtag_debug_module_wrapper|cpu_0_jtag_debug_module_tck:the_cpu_0_jtag_debug_module_tck|sr[28] ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 3.592 ns                ;
; N/A                                     ; 263.78 MHz ( period = 3.791 ns )                    ; sld_hub:sld_hub_inst|virtual_ir_scan_reg                                                                                                                                                                  ; system_0:u0|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_jtag_debug_module_wrapper:the_cpu_0_jtag_debug_module_wrapper|cpu_0_jtag_debug_module_tck:the_cpu_0_jtag_debug_module_tck|sr[29] ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 3.592 ns                ;
; N/A                                     ; 263.78 MHz ( period = 3.791 ns )                    ; sld_hub:sld_hub_inst|virtual_ir_scan_reg                                                                                                                                                                  ; system_0:u0|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_jtag_debug_module_wrapper:the_cpu_0_jtag_debug_module_wrapper|cpu_0_jtag_debug_module_tck:the_cpu_0_jtag_debug_module_tck|sr[30] ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 3.592 ns                ;
; N/A                                     ; 263.78 MHz ( period = 3.791 ns )                    ; sld_hub:sld_hub_inst|virtual_ir_scan_reg                                                                                                                                                                  ; system_0:u0|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_jtag_debug_module_wrapper:the_cpu_0_jtag_debug_module_wrapper|cpu_0_jtag_debug_module_tck:the_cpu_0_jtag_debug_module_tck|sr[17] ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 3.592 ns                ;
; N/A                                     ; 263.78 MHz ( period = 3.791 ns )                    ; sld_hub:sld_hub_inst|virtual_ir_scan_reg                                                                                                                                                                  ; system_0:u0|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_jtag_debug_module_wrapper:the_cpu_0_jtag_debug_module_wrapper|cpu_0_jtag_debug_module_tck:the_cpu_0_jtag_debug_module_tck|sr[18] ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 3.592 ns                ;
; N/A                                     ; 263.78 MHz ( period = 3.791 ns )                    ; sld_hub:sld_hub_inst|virtual_ir_scan_reg                                                                                                                                                                  ; system_0:u0|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_jtag_debug_module_wrapper:the_cpu_0_jtag_debug_module_wrapper|cpu_0_jtag_debug_module_tck:the_cpu_0_jtag_debug_module_tck|sr[16] ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 3.592 ns                ;
; N/A                                     ; 266.10 MHz ( period = 3.758 ns )                    ; sld_hub:sld_hub_inst|sld_shadow_jsm:shadow_jsm|state[3]                                                                                                                                                   ; system_0:u0|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_jtag_debug_module_wrapper:the_cpu_0_jtag_debug_module_wrapper|cpu_0_jtag_debug_module_tck:the_cpu_0_jtag_debug_module_tck|sr[23] ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 3.560 ns                ;
; N/A                                     ; 266.10 MHz ( period = 3.758 ns )                    ; sld_hub:sld_hub_inst|sld_shadow_jsm:shadow_jsm|state[3]                                                                                                                                                   ; system_0:u0|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_jtag_debug_module_wrapper:the_cpu_0_jtag_debug_module_wrapper|cpu_0_jtag_debug_module_tck:the_cpu_0_jtag_debug_module_tck|sr[21] ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 3.560 ns                ;
; N/A                                     ; 266.10 MHz ( period = 3.758 ns )                    ; sld_hub:sld_hub_inst|sld_shadow_jsm:shadow_jsm|state[3]                                                                                                                                                   ; system_0:u0|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_jtag_debug_module_wrapper:the_cpu_0_jtag_debug_module_wrapper|cpu_0_jtag_debug_module_tck:the_cpu_0_jtag_debug_module_tck|sr[26] ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 3.560 ns                ;
; N/A                                     ; 266.10 MHz ( period = 3.758 ns )                    ; sld_hub:sld_hub_inst|sld_shadow_jsm:shadow_jsm|state[3]                                                                                                                                                   ; system_0:u0|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_jtag_debug_module_wrapper:the_cpu_0_jtag_debug_module_wrapper|cpu_0_jtag_debug_module_tck:the_cpu_0_jtag_debug_module_tck|sr[32] ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 3.560 ns                ;
; N/A                                     ; 266.10 MHz ( period = 3.758 ns )                    ; sld_hub:sld_hub_inst|sld_shadow_jsm:shadow_jsm|state[3]                                                                                                                                                   ; system_0:u0|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_jtag_debug_module_wrapper:the_cpu_0_jtag_debug_module_wrapper|cpu_0_jtag_debug_module_tck:the_cpu_0_jtag_debug_module_tck|sr[19] ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 3.560 ns                ;
; N/A                                     ; 266.10 MHz ( period = 3.758 ns )                    ; sld_hub:sld_hub_inst|sld_shadow_jsm:shadow_jsm|state[3]                                                                                                                                                   ; system_0:u0|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_jtag_debug_module_wrapper:the_cpu_0_jtag_debug_module_wrapper|cpu_0_jtag_debug_module_tck:the_cpu_0_jtag_debug_module_tck|sr[20] ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 3.560 ns                ;
; N/A                                     ; 266.10 MHz ( period = 3.758 ns )                    ; sld_hub:sld_hub_inst|sld_shadow_jsm:shadow_jsm|state[3]                                                                                                                                                   ; system_0:u0|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_jtag_debug_module_wrapper:the_cpu_0_jtag_debug_module_wrapper|cpu_0_jtag_debug_module_tck:the_cpu_0_jtag_debug_module_tck|sr[27] ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 3.560 ns                ;
; N/A                                     ; 266.10 MHz ( period = 3.758 ns )                    ; sld_hub:sld_hub_inst|sld_shadow_jsm:shadow_jsm|state[3]                                                                                                                                                   ; system_0:u0|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_jtag_debug_module_wrapper:the_cpu_0_jtag_debug_module_wrapper|cpu_0_jtag_debug_module_tck:the_cpu_0_jtag_debug_module_tck|sr[28] ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 3.560 ns                ;
; N/A                                     ; 266.10 MHz ( period = 3.758 ns )                    ; sld_hub:sld_hub_inst|sld_shadow_jsm:shadow_jsm|state[3]                                                                                                                                                   ; system_0:u0|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_jtag_debug_module_wrapper:the_cpu_0_jtag_debug_module_wrapper|cpu_0_jtag_debug_module_tck:the_cpu_0_jtag_debug_module_tck|sr[29] ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 3.560 ns                ;
; N/A                                     ; 266.10 MHz ( period = 3.758 ns )                    ; sld_hub:sld_hub_inst|sld_shadow_jsm:shadow_jsm|state[3]                                                                                                                                                   ; system_0:u0|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_jtag_debug_module_wrapper:the_cpu_0_jtag_debug_module_wrapper|cpu_0_jtag_debug_module_tck:the_cpu_0_jtag_debug_module_tck|sr[30] ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 3.560 ns                ;
; N/A                                     ; 266.10 MHz ( period = 3.758 ns )                    ; sld_hub:sld_hub_inst|sld_shadow_jsm:shadow_jsm|state[3]                                                                                                                                                   ; system_0:u0|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_jtag_debug_module_wrapper:the_cpu_0_jtag_debug_module_wrapper|cpu_0_jtag_debug_module_tck:the_cpu_0_jtag_debug_module_tck|sr[17] ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 3.560 ns                ;
; N/A                                     ; 266.10 MHz ( period = 3.758 ns )                    ; sld_hub:sld_hub_inst|sld_shadow_jsm:shadow_jsm|state[3]                                                                                                                                                   ; system_0:u0|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_jtag_debug_module_wrapper:the_cpu_0_jtag_debug_module_wrapper|cpu_0_jtag_debug_module_tck:the_cpu_0_jtag_debug_module_tck|sr[18] ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 3.560 ns                ;
; N/A                                     ; 266.10 MHz ( period = 3.758 ns )                    ; sld_hub:sld_hub_inst|sld_shadow_jsm:shadow_jsm|state[3]                                                                                                                                                   ; system_0:u0|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_jtag_debug_module_wrapper:the_cpu_0_jtag_debug_module_wrapper|cpu_0_jtag_debug_module_tck:the_cpu_0_jtag_debug_module_tck|sr[16] ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 3.560 ns                ;
; N/A                                     ; 268.74 MHz ( period = 3.721 ns )                    ; sld_hub:sld_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                                   ; system_0:u0|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_jtag_debug_module_wrapper:the_cpu_0_jtag_debug_module_wrapper|cpu_0_jtag_debug_module_tck:the_cpu_0_jtag_debug_module_tck|sr[34] ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 3.522 ns                ;
; N/A                                     ; 268.74 MHz ( period = 3.721 ns )                    ; sld_hub:sld_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                                   ; system_0:u0|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_jtag_debug_module_wrapper:the_cpu_0_jtag_debug_module_wrapper|cpu_0_jtag_debug_module_tck:the_cpu_0_jtag_debug_module_tck|sr[24] ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 3.522 ns                ;
; N/A                                     ; 268.74 MHz ( period = 3.721 ns )                    ; sld_hub:sld_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                                   ; system_0:u0|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_jtag_debug_module_wrapper:the_cpu_0_jtag_debug_module_wrapper|cpu_0_jtag_debug_module_tck:the_cpu_0_jtag_debug_module_tck|sr[33] ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 3.522 ns                ;
; N/A                                     ; 268.74 MHz ( period = 3.721 ns )                    ; sld_hub:sld_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                                   ; system_0:u0|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_jtag_debug_module_wrapper:the_cpu_0_jtag_debug_module_wrapper|cpu_0_jtag_debug_module_tck:the_cpu_0_jtag_debug_module_tck|sr[25] ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 3.522 ns                ;
; N/A                                     ; 271.96 MHz ( period = 3.677 ns )                    ; sld_hub:sld_hub_inst|node_ena[1]                                                                                                                                                                          ; system_0:u0|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_jtag_debug_module_wrapper:the_cpu_0_jtag_debug_module_wrapper|cpu_0_jtag_debug_module_tck:the_cpu_0_jtag_debug_module_tck|sr[34] ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 3.476 ns                ;
; N/A                                     ; 271.96 MHz ( period = 3.677 ns )                    ; sld_hub:sld_hub_inst|node_ena[1]                                                                                                                                                                          ; system_0:u0|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_jtag_debug_module_wrapper:the_cpu_0_jtag_debug_module_wrapper|cpu_0_jtag_debug_module_tck:the_cpu_0_jtag_debug_module_tck|sr[24] ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 3.476 ns                ;
; N/A                                     ; 271.96 MHz ( period = 3.677 ns )                    ; sld_hub:sld_hub_inst|node_ena[1]                                                                                                                                                                          ; system_0:u0|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_jtag_debug_module_wrapper:the_cpu_0_jtag_debug_module_wrapper|cpu_0_jtag_debug_module_tck:the_cpu_0_jtag_debug_module_tck|sr[33] ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 3.476 ns                ;
; N/A                                     ; 271.96 MHz ( period = 3.677 ns )                    ; sld_hub:sld_hub_inst|node_ena[1]                                                                                                                                                                          ; system_0:u0|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_jtag_debug_module_wrapper:the_cpu_0_jtag_debug_module_wrapper|cpu_0_jtag_debug_module_tck:the_cpu_0_jtag_debug_module_tck|sr[25] ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 3.476 ns                ;
; N/A                                     ; 272.11 MHz ( period = 3.675 ns )                    ; sld_hub:sld_hub_inst|node_ena[2]                                                                                                                                                                          ; system_0:u0|jtag_uart:the_jtag_uart|alt_jtag_atlantic:jtag_uart_alt_jtag_atlantic|wdata[0]                                                                                                             ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 3.484 ns                ;
; N/A                                     ; 272.11 MHz ( period = 3.675 ns )                    ; sld_hub:sld_hub_inst|node_ena[2]                                                                                                                                                                          ; system_0:u0|jtag_uart:the_jtag_uart|alt_jtag_atlantic:jtag_uart_alt_jtag_atlantic|write_valid                                                                                                          ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 3.484 ns                ;
; N/A                                     ; 272.11 MHz ( period = 3.675 ns )                    ; sld_hub:sld_hub_inst|node_ena[2]                                                                                                                                                                          ; system_0:u0|jtag_uart:the_jtag_uart|alt_jtag_atlantic:jtag_uart_alt_jtag_atlantic|write_stalled                                                                                                        ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 3.484 ns                ;
; N/A                                     ; 272.11 MHz ( period = 3.675 ns )                    ; sld_hub:sld_hub_inst|node_ena[2]                                                                                                                                                                          ; system_0:u0|jtag_uart:the_jtag_uart|alt_jtag_atlantic:jtag_uart_alt_jtag_atlantic|read_req                                                                                                             ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 3.484 ns                ;
; N/A                                     ; 272.48 MHz ( period = 3.670 ns )                    ; sld_hub:sld_hub_inst|sld_shadow_jsm:shadow_jsm|state[3]                                                                                                                                                   ; sld_hub:sld_hub_inst|tdo                                                                                                                                                                               ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 1.624 ns                ;
; N/A                                     ; 274.27 MHz ( period = 3.646 ns )                    ; sld_hub:sld_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                                   ; sld_hub:sld_hub_inst|node_ena[2]                                                                                                                                                                       ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 3.436 ns                ;
; N/A                                     ; 275.03 MHz ( period = 3.636 ns )                    ; sld_hub:sld_hub_inst|irsr_reg[5]                                                                                                                                                                          ; sld_hub:sld_hub_inst|irsr_reg[0]                                                                                                                                                                       ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 3.417 ns                ;
; N/A                                     ; 275.03 MHz ( period = 3.636 ns )                    ; sld_hub:sld_hub_inst|irsr_reg[5]                                                                                                                                                                          ; sld_hub:sld_hub_inst|irsr_reg[1]                                                                                                                                                                       ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 3.417 ns                ;
; N/A                                     ; 275.03 MHz ( period = 3.636 ns )                    ; sld_hub:sld_hub_inst|irsr_reg[5]                                                                                                                                                                          ; sld_hub:sld_hub_inst|irsr_reg[2]                                                                                                                                                                       ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 3.417 ns                ;
; N/A                                     ; 275.03 MHz ( period = 3.636 ns )                    ; sld_hub:sld_hub_inst|irsr_reg[5]                                                                                                                                                                          ; sld_hub:sld_hub_inst|irsr_reg[3]                                                                                                                                                                       ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 3.417 ns                ;
; N/A                                     ; 275.03 MHz ( period = 3.636 ns )                    ; sld_hub:sld_hub_inst|irsr_reg[5]                                                                                                                                                                          ; sld_hub:sld_hub_inst|irsr_reg[4]                                                                                                                                                                       ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 3.417 ns                ;
; N/A                                     ; 275.63 MHz ( period = 3.628 ns )                    ; sld_hub:sld_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                                   ; system_0:u0|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_jtag_debug_module_wrapper:the_cpu_0_jtag_debug_module_wrapper|cpu_0_jtag_debug_module_tck:the_cpu_0_jtag_debug_module_tck|sr[23] ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 3.434 ns                ;
; N/A                                     ; 275.63 MHz ( period = 3.628 ns )                    ; sld_hub:sld_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                                   ; system_0:u0|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_jtag_debug_module_wrapper:the_cpu_0_jtag_debug_module_wrapper|cpu_0_jtag_debug_module_tck:the_cpu_0_jtag_debug_module_tck|sr[21] ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 3.434 ns                ;
; N/A                                     ; 275.63 MHz ( period = 3.628 ns )                    ; sld_hub:sld_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                                   ; system_0:u0|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_jtag_debug_module_wrapper:the_cpu_0_jtag_debug_module_wrapper|cpu_0_jtag_debug_module_tck:the_cpu_0_jtag_debug_module_tck|sr[26] ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 3.434 ns                ;
; N/A                                     ; 275.63 MHz ( period = 3.628 ns )                    ; sld_hub:sld_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                                   ; system_0:u0|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_jtag_debug_module_wrapper:the_cpu_0_jtag_debug_module_wrapper|cpu_0_jtag_debug_module_tck:the_cpu_0_jtag_debug_module_tck|sr[32] ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 3.434 ns                ;
; N/A                                     ; 275.63 MHz ( period = 3.628 ns )                    ; sld_hub:sld_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                                   ; system_0:u0|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_jtag_debug_module_wrapper:the_cpu_0_jtag_debug_module_wrapper|cpu_0_jtag_debug_module_tck:the_cpu_0_jtag_debug_module_tck|sr[19] ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 3.434 ns                ;
; N/A                                     ; 275.63 MHz ( period = 3.628 ns )                    ; sld_hub:sld_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                                   ; system_0:u0|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_jtag_debug_module_wrapper:the_cpu_0_jtag_debug_module_wrapper|cpu_0_jtag_debug_module_tck:the_cpu_0_jtag_debug_module_tck|sr[20] ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 3.434 ns                ;
; N/A                                     ; 275.63 MHz ( period = 3.628 ns )                    ; sld_hub:sld_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                                   ; system_0:u0|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_jtag_debug_module_wrapper:the_cpu_0_jtag_debug_module_wrapper|cpu_0_jtag_debug_module_tck:the_cpu_0_jtag_debug_module_tck|sr[27] ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 3.434 ns                ;
; N/A                                     ; 275.63 MHz ( period = 3.628 ns )                    ; sld_hub:sld_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                                   ; system_0:u0|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_jtag_debug_module_wrapper:the_cpu_0_jtag_debug_module_wrapper|cpu_0_jtag_debug_module_tck:the_cpu_0_jtag_debug_module_tck|sr[28] ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 3.434 ns                ;
; N/A                                     ; 275.63 MHz ( period = 3.628 ns )                    ; sld_hub:sld_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                                   ; system_0:u0|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_jtag_debug_module_wrapper:the_cpu_0_jtag_debug_module_wrapper|cpu_0_jtag_debug_module_tck:the_cpu_0_jtag_debug_module_tck|sr[29] ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 3.434 ns                ;
; N/A                                     ; 275.63 MHz ( period = 3.628 ns )                    ; sld_hub:sld_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                                   ; system_0:u0|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_jtag_debug_module_wrapper:the_cpu_0_jtag_debug_module_wrapper|cpu_0_jtag_debug_module_tck:the_cpu_0_jtag_debug_module_tck|sr[30] ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 3.434 ns                ;
; N/A                                     ; 275.63 MHz ( period = 3.628 ns )                    ; sld_hub:sld_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                                   ; system_0:u0|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_jtag_debug_module_wrapper:the_cpu_0_jtag_debug_module_wrapper|cpu_0_jtag_debug_module_tck:the_cpu_0_jtag_debug_module_tck|sr[17] ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 3.434 ns                ;
; N/A                                     ; 275.63 MHz ( period = 3.628 ns )                    ; sld_hub:sld_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                                   ; system_0:u0|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_jtag_debug_module_wrapper:the_cpu_0_jtag_debug_module_wrapper|cpu_0_jtag_debug_module_tck:the_cpu_0_jtag_debug_module_tck|sr[18] ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 3.434 ns                ;
; N/A                                     ; 275.63 MHz ( period = 3.628 ns )                    ; sld_hub:sld_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                                   ; system_0:u0|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_jtag_debug_module_wrapper:the_cpu_0_jtag_debug_module_wrapper|cpu_0_jtag_debug_module_tck:the_cpu_0_jtag_debug_module_tck|sr[16] ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 3.434 ns                ;
; N/A                                     ; 275.86 MHz ( period = 3.625 ns )                    ; sld_hub:sld_hub_inst|irf_reg[1][1]                                                                                                                                                                        ; system_0:u0|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_jtag_debug_module_wrapper:the_cpu_0_jtag_debug_module_wrapper|cpu_0_jtag_debug_module_tck:the_cpu_0_jtag_debug_module_tck|sr[15] ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 3.427 ns                ;
; N/A                                     ; 277.55 MHz ( period = 3.603 ns )                    ; sld_hub:sld_hub_inst|irf_reg[2][0]                                                                                                                                                                        ; system_0:u0|jtag_uart:the_jtag_uart|alt_jtag_atlantic:jtag_uart_alt_jtag_atlantic|wdata[1]                                                                                                             ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 3.413 ns                ;
; N/A                                     ; 277.55 MHz ( period = 3.603 ns )                    ; sld_hub:sld_hub_inst|irf_reg[2][0]                                                                                                                                                                        ; system_0:u0|jtag_uart:the_jtag_uart|alt_jtag_atlantic:jtag_uart_alt_jtag_atlantic|wdata[2]                                                                                                             ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 3.413 ns                ;
; N/A                                     ; 277.55 MHz ( period = 3.603 ns )                    ; sld_hub:sld_hub_inst|irf_reg[2][0]                                                                                                                                                                        ; system_0:u0|jtag_uart:the_jtag_uart|alt_jtag_atlantic:jtag_uart_alt_jtag_atlantic|wdata[3]                                                                                                             ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 3.413 ns                ;
; N/A                                     ; 277.55 MHz ( period = 3.603 ns )                    ; sld_hub:sld_hub_inst|irf_reg[2][0]                                                                                                                                                                        ; system_0:u0|jtag_uart:the_jtag_uart|alt_jtag_atlantic:jtag_uart_alt_jtag_atlantic|wdata[4]                                                                                                             ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 3.413 ns                ;
; N/A                                     ; 277.55 MHz ( period = 3.603 ns )                    ; sld_hub:sld_hub_inst|irf_reg[2][0]                                                                                                                                                                        ; system_0:u0|jtag_uart:the_jtag_uart|alt_jtag_atlantic:jtag_uart_alt_jtag_atlantic|wdata[5]                                                                                                             ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 3.413 ns                ;
; N/A                                     ; 277.55 MHz ( period = 3.603 ns )                    ; sld_hub:sld_hub_inst|irf_reg[2][0]                                                                                                                                                                        ; system_0:u0|jtag_uart:the_jtag_uart|alt_jtag_atlantic:jtag_uart_alt_jtag_atlantic|wdata[6]                                                                                                             ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 3.413 ns                ;
; N/A                                     ; 277.55 MHz ( period = 3.603 ns )                    ; sld_hub:sld_hub_inst|irf_reg[2][0]                                                                                                                                                                        ; system_0:u0|jtag_uart:the_jtag_uart|alt_jtag_atlantic:jtag_uart_alt_jtag_atlantic|wdata[7]                                                                                                             ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 3.413 ns                ;
; N/A                                     ; 277.55 MHz ( period = 3.603 ns )                    ; sld_hub:sld_hub_inst|irf_reg[2][0]                                                                                                                                                                        ; system_0:u0|jtag_uart:the_jtag_uart|alt_jtag_atlantic:jtag_uart_alt_jtag_atlantic|read_write                                                                                                           ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 3.413 ns                ;
; N/A                                     ; 277.78 MHz ( period = 3.600 ns )                    ; sld_hub:sld_hub_inst|sld_shadow_jsm:shadow_jsm|state[7]                                                                                                                                                   ; sld_hub:sld_hub_inst|shadow_irf_reg[1][0]                                                                                                                                                              ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 3.404 ns                ;
; N/A                                     ; 277.78 MHz ( period = 3.600 ns )                    ; sld_hub:sld_hub_inst|sld_shadow_jsm:shadow_jsm|state[7]                                                                                                                                                   ; sld_hub:sld_hub_inst|shadow_irf_reg[1][1]                                                                                                                                                              ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 3.404 ns                ;
; N/A                                     ; 278.63 MHz ( period = 3.589 ns )                    ; sld_hub:sld_hub_inst|sld_shadow_jsm:shadow_jsm|state[2]                                                                                                                                                   ; sld_hub:sld_hub_inst|node_ena[2]                                                                                                                                                                       ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 3.375 ns                ;
; N/A                                     ; 279.02 MHz ( period = 3.584 ns )                    ; sld_hub:sld_hub_inst|node_ena[1]                                                                                                                                                                          ; system_0:u0|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_jtag_debug_module_wrapper:the_cpu_0_jtag_debug_module_wrapper|cpu_0_jtag_debug_module_tck:the_cpu_0_jtag_debug_module_tck|sr[23] ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 3.388 ns                ;
; N/A                                     ; 279.02 MHz ( period = 3.584 ns )                    ; sld_hub:sld_hub_inst|node_ena[1]                                                                                                                                                                          ; system_0:u0|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_jtag_debug_module_wrapper:the_cpu_0_jtag_debug_module_wrapper|cpu_0_jtag_debug_module_tck:the_cpu_0_jtag_debug_module_tck|sr[21] ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 3.388 ns                ;
; N/A                                     ; 279.02 MHz ( period = 3.584 ns )                    ; sld_hub:sld_hub_inst|node_ena[1]                                                                                                                                                                          ; system_0:u0|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_jtag_debug_module_wrapper:the_cpu_0_jtag_debug_module_wrapper|cpu_0_jtag_debug_module_tck:the_cpu_0_jtag_debug_module_tck|sr[26] ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 3.388 ns                ;
; N/A                                     ; 279.02 MHz ( period = 3.584 ns )                    ; sld_hub:sld_hub_inst|node_ena[1]                                                                                                                                                                          ; system_0:u0|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_jtag_debug_module_wrapper:the_cpu_0_jtag_debug_module_wrapper|cpu_0_jtag_debug_module_tck:the_cpu_0_jtag_debug_module_tck|sr[32] ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 3.388 ns                ;
; N/A                                     ; 279.02 MHz ( period = 3.584 ns )                    ; sld_hub:sld_hub_inst|node_ena[1]                                                                                                                                                                          ; system_0:u0|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_jtag_debug_module_wrapper:the_cpu_0_jtag_debug_module_wrapper|cpu_0_jtag_debug_module_tck:the_cpu_0_jtag_debug_module_tck|sr[19] ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 3.388 ns                ;
; N/A                                     ; 279.02 MHz ( period = 3.584 ns )                    ; sld_hub:sld_hub_inst|node_ena[1]                                                                                                                                                                          ; system_0:u0|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_jtag_debug_module_wrapper:the_cpu_0_jtag_debug_module_wrapper|cpu_0_jtag_debug_module_tck:the_cpu_0_jtag_debug_module_tck|sr[20] ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 3.388 ns                ;
; N/A                                     ; 279.02 MHz ( period = 3.584 ns )                    ; sld_hub:sld_hub_inst|node_ena[1]                                                                                                                                                                          ; system_0:u0|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_jtag_debug_module_wrapper:the_cpu_0_jtag_debug_module_wrapper|cpu_0_jtag_debug_module_tck:the_cpu_0_jtag_debug_module_tck|sr[27] ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 3.388 ns                ;
; N/A                                     ; 279.02 MHz ( period = 3.584 ns )                    ; sld_hub:sld_hub_inst|node_ena[1]                                                                                                                                                                          ; system_0:u0|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_jtag_debug_module_wrapper:the_cpu_0_jtag_debug_module_wrapper|cpu_0_jtag_debug_module_tck:the_cpu_0_jtag_debug_module_tck|sr[28] ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 3.388 ns                ;
; N/A                                     ; 279.02 MHz ( period = 3.584 ns )                    ; sld_hub:sld_hub_inst|node_ena[1]                                                                                                                                                                          ; system_0:u0|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_jtag_debug_module_wrapper:the_cpu_0_jtag_debug_module_wrapper|cpu_0_jtag_debug_module_tck:the_cpu_0_jtag_debug_module_tck|sr[29] ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 3.388 ns                ;
; N/A                                     ; 279.02 MHz ( period = 3.584 ns )                    ; sld_hub:sld_hub_inst|node_ena[1]                                                                                                                                                                          ; system_0:u0|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_jtag_debug_module_wrapper:the_cpu_0_jtag_debug_module_wrapper|cpu_0_jtag_debug_module_tck:the_cpu_0_jtag_debug_module_tck|sr[30] ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 3.388 ns                ;
; N/A                                     ; 279.02 MHz ( period = 3.584 ns )                    ; sld_hub:sld_hub_inst|node_ena[1]                                                                                                                                                                          ; system_0:u0|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_jtag_debug_module_wrapper:the_cpu_0_jtag_debug_module_wrapper|cpu_0_jtag_debug_module_tck:the_cpu_0_jtag_debug_module_tck|sr[17] ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 3.388 ns                ;
; N/A                                     ; 279.02 MHz ( period = 3.584 ns )                    ; sld_hub:sld_hub_inst|node_ena[1]                                                                                                                                                                          ; system_0:u0|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_jtag_debug_module_wrapper:the_cpu_0_jtag_debug_module_wrapper|cpu_0_jtag_debug_module_tck:the_cpu_0_jtag_debug_module_tck|sr[18] ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 3.388 ns                ;
; N/A                                     ; 279.02 MHz ( period = 3.584 ns )                    ; sld_hub:sld_hub_inst|node_ena[1]                                                                                                                                                                          ; system_0:u0|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_jtag_debug_module_wrapper:the_cpu_0_jtag_debug_module_wrapper|cpu_0_jtag_debug_module_tck:the_cpu_0_jtag_debug_module_tck|sr[16] ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 3.388 ns                ;
; N/A                                     ; 279.88 MHz ( period = 3.573 ns )                    ; sld_hub:sld_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                                   ; system_0:u0|jtag_uart:the_jtag_uart|alt_jtag_atlantic:jtag_uart_alt_jtag_atlantic|count[8]                                                                                                             ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 3.384 ns                ;
; N/A                                     ; 279.88 MHz ( period = 3.573 ns )                    ; sld_hub:sld_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                                   ; system_0:u0|jtag_uart:the_jtag_uart|alt_jtag_atlantic:jtag_uart_alt_jtag_atlantic|count[9]                                                                                                             ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 3.384 ns                ;
; N/A                                     ; 279.88 MHz ( period = 3.573 ns )                    ; sld_hub:sld_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                                   ; system_0:u0|jtag_uart:the_jtag_uart|alt_jtag_atlantic:jtag_uart_alt_jtag_atlantic|td_shift[0]                                                                                                          ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 3.384 ns                ;
; N/A                                     ; 279.88 MHz ( period = 3.573 ns )                    ; sld_hub:sld_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                                   ; system_0:u0|jtag_uart:the_jtag_uart|alt_jtag_atlantic:jtag_uart_alt_jtag_atlantic|td_shift[1]                                                                                                          ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 3.384 ns                ;
; N/A                                     ; 279.88 MHz ( period = 3.573 ns )                    ; sld_hub:sld_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                                   ; system_0:u0|jtag_uart:the_jtag_uart|alt_jtag_atlantic:jtag_uart_alt_jtag_atlantic|td_shift[2]                                                                                                          ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 3.384 ns                ;
; N/A                                     ; 280.74 MHz ( period = 3.562 ns )                    ; sld_hub:sld_hub_inst|hub_mode_reg[1]                                                                                                                                                                      ; sld_hub:sld_hub_inst|shadow_irf_reg[3][1]                                                                                                                                                              ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 3.345 ns                ;
; N/A                                     ; 280.74 MHz ( period = 3.562 ns )                    ; sld_hub:sld_hub_inst|hub_mode_reg[1]                                                                                                                                                                      ; sld_hub:sld_hub_inst|shadow_irf_reg[3][0]                                                                                                                                                              ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 3.345 ns                ;
; N/A                                     ; 281.21 MHz ( period = 3.556 ns )                    ; sld_hub:sld_hub_inst|virtual_ir_scan_reg                                                                                                                                                                  ; sld_hub:sld_hub_inst|tdo                                                                                                                                                                               ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 1.566 ns                ;
; N/A                                     ; 282.57 MHz ( period = 3.539 ns )                    ; sld_hub:sld_hub_inst|virtual_ir_scan_reg                                                                                                                                                                  ; system_0:u0|jtag_uart:the_jtag_uart|alt_jtag_atlantic:jtag_uart_alt_jtag_atlantic|wdata[1]                                                                                                             ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 3.349 ns                ;
; N/A                                     ; 282.57 MHz ( period = 3.539 ns )                    ; sld_hub:sld_hub_inst|virtual_ir_scan_reg                                                                                                                                                                  ; system_0:u0|jtag_uart:the_jtag_uart|alt_jtag_atlantic:jtag_uart_alt_jtag_atlantic|wdata[2]                                                                                                             ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 3.349 ns                ;
; N/A                                     ; 282.57 MHz ( period = 3.539 ns )                    ; sld_hub:sld_hub_inst|virtual_ir_scan_reg                                                                                                                                                                  ; system_0:u0|jtag_uart:the_jtag_uart|alt_jtag_atlantic:jtag_uart_alt_jtag_atlantic|wdata[3]                                                                                                             ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 3.349 ns                ;
; N/A                                     ; 282.57 MHz ( period = 3.539 ns )                    ; sld_hub:sld_hub_inst|virtual_ir_scan_reg                                                                                                                                                                  ; system_0:u0|jtag_uart:the_jtag_uart|alt_jtag_atlantic:jtag_uart_alt_jtag_atlantic|wdata[4]                                                                                                             ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 3.349 ns                ;
; N/A                                     ; 282.57 MHz ( period = 3.539 ns )                    ; sld_hub:sld_hub_inst|virtual_ir_scan_reg                                                                                                                                                                  ; system_0:u0|jtag_uart:the_jtag_uart|alt_jtag_atlantic:jtag_uart_alt_jtag_atlantic|wdata[5]                                                                                                             ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 3.349 ns                ;
; N/A                                     ; 282.57 MHz ( period = 3.539 ns )                    ; sld_hub:sld_hub_inst|virtual_ir_scan_reg                                                                                                                                                                  ; system_0:u0|jtag_uart:the_jtag_uart|alt_jtag_atlantic:jtag_uart_alt_jtag_atlantic|wdata[6]                                                                                                             ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 3.349 ns                ;
; N/A                                     ; 282.57 MHz ( period = 3.539 ns )                    ; sld_hub:sld_hub_inst|virtual_ir_scan_reg                                                                                                                                                                  ; system_0:u0|jtag_uart:the_jtag_uart|alt_jtag_atlantic:jtag_uart_alt_jtag_atlantic|wdata[7]                                                                                                             ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 3.349 ns                ;
; N/A                                     ; 282.57 MHz ( period = 3.539 ns )                    ; sld_hub:sld_hub_inst|virtual_ir_scan_reg                                                                                                                                                                  ; system_0:u0|jtag_uart:the_jtag_uart|alt_jtag_atlantic:jtag_uart_alt_jtag_atlantic|read_write                                                                                                           ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 3.349 ns                ;
; N/A                                     ; 283.37 MHz ( period = 3.529 ns )                    ; sld_hub:sld_hub_inst|virtual_ir_scan_reg                                                                                                                                                                  ; sld_hub:sld_hub_inst|shadow_irf_reg[1][0]                                                                                                                                                              ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 3.328 ns                ;
; N/A                                     ; 283.37 MHz ( period = 3.529 ns )                    ; sld_hub:sld_hub_inst|virtual_ir_scan_reg                                                                                                                                                                  ; sld_hub:sld_hub_inst|shadow_irf_reg[1][1]                                                                                                                                                              ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 3.328 ns                ;
; N/A                                     ; 284.17 MHz ( period = 3.519 ns )                    ; system_0:u0|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_jtag_debug_module_wrapper:the_cpu_0_jtag_debug_module_wrapper|cpu_0_jtag_debug_module_tck:the_cpu_0_jtag_debug_module_tck|ir_out[1] ; sld_hub:sld_hub_inst|irsr_reg[1]                                                                                                                                                                       ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 3.289 ns                ;
; N/A                                     ; 285.47 MHz ( period = 3.503 ns )                    ; sld_hub:sld_hub_inst|virtual_ir_scan_reg                                                                                                                                                                  ; system_0:u0|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_jtag_debug_module_wrapper:the_cpu_0_jtag_debug_module_wrapper|cpu_0_jtag_debug_module_tck:the_cpu_0_jtag_debug_module_tck|sr[22] ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 3.306 ns                ;
; N/A                                     ; 287.11 MHz ( period = 3.483 ns )                    ; sld_hub:sld_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                                   ; system_0:u0|jtag_uart:the_jtag_uart|alt_jtag_atlantic:jtag_uart_alt_jtag_atlantic|td_shift[8]                                                                                                          ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 3.275 ns                ;
; N/A                                     ; 287.11 MHz ( period = 3.483 ns )                    ; sld_hub:sld_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                                   ; system_0:u0|jtag_uart:the_jtag_uart|alt_jtag_atlantic:jtag_uart_alt_jtag_atlantic|td_shift[9]                                                                                                          ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 3.275 ns                ;
; N/A                                     ; 287.11 MHz ( period = 3.483 ns )                    ; sld_hub:sld_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                                   ; system_0:u0|jtag_uart:the_jtag_uart|alt_jtag_atlantic:jtag_uart_alt_jtag_atlantic|count[1]                                                                                                             ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 3.275 ns                ;
; N/A                                     ; 287.11 MHz ( period = 3.483 ns )                    ; sld_hub:sld_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                                   ; system_0:u0|jtag_uart:the_jtag_uart|alt_jtag_atlantic:jtag_uart_alt_jtag_atlantic|td_shift[10]                                                                                                         ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 3.275 ns                ;
; N/A                                     ; 287.11 MHz ( period = 3.483 ns )                    ; sld_hub:sld_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                                   ; system_0:u0|jtag_uart:the_jtag_uart|alt_jtag_atlantic:jtag_uart_alt_jtag_atlantic|count[0]                                                                                                             ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 3.275 ns                ;
; N/A                                     ; 287.11 MHz ( period = 3.483 ns )                    ; sld_hub:sld_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                                   ; system_0:u0|jtag_uart:the_jtag_uart|alt_jtag_atlantic:jtag_uart_alt_jtag_atlantic|count[7]                                                                                                             ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 3.275 ns                ;
; N/A                                     ; 287.11 MHz ( period = 3.483 ns )                    ; sld_hub:sld_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                                   ; system_0:u0|jtag_uart:the_jtag_uart|alt_jtag_atlantic:jtag_uart_alt_jtag_atlantic|count[6]                                                                                                             ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 3.275 ns                ;
; N/A                                     ; 287.11 MHz ( period = 3.483 ns )                    ; sld_hub:sld_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                                   ; system_0:u0|jtag_uart:the_jtag_uart|alt_jtag_atlantic:jtag_uart_alt_jtag_atlantic|count[5]                                                                                                             ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 3.275 ns                ;
; N/A                                     ; 287.11 MHz ( period = 3.483 ns )                    ; sld_hub:sld_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                                   ; system_0:u0|jtag_uart:the_jtag_uart|alt_jtag_atlantic:jtag_uart_alt_jtag_atlantic|count[4]                                                                                                             ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 3.275 ns                ;
; N/A                                     ; 287.11 MHz ( period = 3.483 ns )                    ; sld_hub:sld_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                                   ; system_0:u0|jtag_uart:the_jtag_uart|alt_jtag_atlantic:jtag_uart_alt_jtag_atlantic|count[3]                                                                                                             ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 3.275 ns                ;
; N/A                                     ; 287.11 MHz ( period = 3.483 ns )                    ; sld_hub:sld_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                                   ; system_0:u0|jtag_uart:the_jtag_uart|alt_jtag_atlantic:jtag_uart_alt_jtag_atlantic|count[2]                                                                                                             ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 3.275 ns                ;
; N/A                                     ; 288.18 MHz ( period = 3.470 ns )                    ; sld_hub:sld_hub_inst|sld_shadow_jsm:shadow_jsm|state[3]                                                                                                                                                   ; system_0:u0|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_jtag_debug_module_wrapper:the_cpu_0_jtag_debug_module_wrapper|cpu_0_jtag_debug_module_tck:the_cpu_0_jtag_debug_module_tck|sr[22] ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 3.274 ns                ;
; N/A                                     ; 290.87 MHz ( period = 3.438 ns )                    ; sld_hub:sld_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                                   ; sld_hub:sld_hub_inst|tdo                                                                                                                                                                               ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 1.512 ns                ;
; N/A                                     ; 293.60 MHz ( period = 3.406 ns )                    ; sld_hub:sld_hub_inst|sld_shadow_jsm:shadow_jsm|state[5]                                                                                                                                                   ; sld_hub:sld_hub_inst|shadow_irf_reg[2][0]                                                                                                                                                              ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 3.197 ns                ;
; N/A                                     ; 294.38 MHz ( period = 3.397 ns )                    ; sld_hub:sld_hub_inst|virtual_ir_scan_reg                                                                                                                                                                  ; system_0:u0|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_jtag_debug_module_wrapper:the_cpu_0_jtag_debug_module_wrapper|cpu_0_jtag_debug_module_tck:the_cpu_0_jtag_debug_module_tck|sr[31] ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 3.198 ns                ;
; N/A                                     ; 296.47 MHz ( period = 3.373 ns )                    ; sld_hub:sld_hub_inst|sld_shadow_jsm:shadow_jsm|state[7]                                                                                                                                                   ; sld_hub:sld_hub_inst|shadow_irf_reg[2][0]                                                                                                                                                              ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 3.164 ns                ;
; N/A                                     ; 298.69 MHz ( period = 3.348 ns )                    ; sld_hub:sld_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                                   ; system_0:u0|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_jtag_debug_module_wrapper:the_cpu_0_jtag_debug_module_wrapper|cpu_0_jtag_debug_module_tck:the_cpu_0_jtag_debug_module_tck|sr[31] ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 3.154 ns                ;
; N/A                                     ; 299.13 MHz ( period = 3.343 ns )                    ; system_0:u0|jtag_uart:the_jtag_uart|alt_jtag_atlantic:jtag_uart_alt_jtag_atlantic|td_shift[9]                                                                                                             ; system_0:u0|jtag_uart:the_jtag_uart|alt_jtag_atlantic:jtag_uart_alt_jtag_atlantic|td_shift[3]                                                                                                          ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 3.150 ns                ;
; N/A                                     ; 299.40 MHz ( period = 3.340 ns )                    ; sld_hub:sld_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                                   ; system_0:u0|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_jtag_debug_module_wrapper:the_cpu_0_jtag_debug_module_wrapper|cpu_0_jtag_debug_module_tck:the_cpu_0_jtag_debug_module_tck|sr[22] ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 3.148 ns                ;
; N/A                                     ; 299.40 MHz ( period = 3.340 ns )                    ; system_0:u0|jtag_uart:the_jtag_uart|alt_jtag_atlantic:jtag_uart_alt_jtag_atlantic|td_shift[9]                                                                                                             ; system_0:u0|jtag_uart:the_jtag_uart|alt_jtag_atlantic:jtag_uart_alt_jtag_atlantic|td_shift[7]                                                                                                          ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 3.147 ns                ;
; N/A                                     ; 299.49 MHz ( period = 3.339 ns )                    ; system_0:u0|jtag_uart:the_jtag_uart|alt_jtag_atlantic:jtag_uart_alt_jtag_atlantic|td_shift[9]                                                                                                             ; system_0:u0|jtag_uart:the_jtag_uart|alt_jtag_atlantic:jtag_uart_alt_jtag_atlantic|td_shift[4]                                                                                                          ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 3.146 ns                ;
; N/A                                     ; 300.66 MHz ( period = 3.326 ns )                    ; sld_hub:sld_hub_inst|virtual_ir_scan_reg                                                                                                                                                                  ; system_0:u0|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_jtag_debug_module_wrapper:the_cpu_0_jtag_debug_module_wrapper|cpu_0_jtag_debug_module_tck:the_cpu_0_jtag_debug_module_tck|sr[36] ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 3.127 ns                ;
; N/A                                     ; 300.66 MHz ( period = 3.326 ns )                    ; sld_hub:sld_hub_inst|virtual_ir_scan_reg                                                                                                                                                                  ; system_0:u0|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_jtag_debug_module_wrapper:the_cpu_0_jtag_debug_module_wrapper|cpu_0_jtag_debug_module_tck:the_cpu_0_jtag_debug_module_tck|sr[37] ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 3.127 ns                ;
; N/A                                     ; 301.11 MHz ( period = 3.321 ns )                    ; system_0:u0|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_jtag_debug_module_wrapper:the_cpu_0_jtag_debug_module_wrapper|cpu_0_jtag_debug_module_tck:the_cpu_0_jtag_debug_module_tck|ir_out[0] ; sld_hub:sld_hub_inst|irsr_reg[0]                                                                                                                                                                       ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 3.109 ns                ;
; N/A                                     ; 301.30 MHz ( period = 3.319 ns )                    ; sld_hub:sld_hub_inst|irf_reg[2][0]                                                                                                                                                                        ; system_0:u0|jtag_uart:the_jtag_uart|alt_jtag_atlantic:jtag_uart_alt_jtag_atlantic|wdata[0]                                                                                                             ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 3.127 ns                ;
; N/A                                     ; 301.30 MHz ( period = 3.319 ns )                    ; sld_hub:sld_hub_inst|irf_reg[2][0]                                                                                                                                                                        ; system_0:u0|jtag_uart:the_jtag_uart|alt_jtag_atlantic:jtag_uart_alt_jtag_atlantic|write_valid                                                                                                          ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 3.127 ns                ;
; N/A                                     ; 301.30 MHz ( period = 3.319 ns )                    ; sld_hub:sld_hub_inst|irf_reg[2][0]                                                                                                                                                                        ; system_0:u0|jtag_uart:the_jtag_uart|alt_jtag_atlantic:jtag_uart_alt_jtag_atlantic|write_stalled                                                                                                        ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 3.127 ns                ;
; N/A                                     ; 301.30 MHz ( period = 3.319 ns )                    ; sld_hub:sld_hub_inst|irf_reg[2][0]                                                                                                                                                                        ; system_0:u0|jtag_uart:the_jtag_uart|alt_jtag_atlantic:jtag_uart_alt_jtag_atlantic|read_req                                                                                                             ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 3.127 ns                ;
; N/A                                     ; 301.48 MHz ( period = 3.317 ns )                    ; sld_hub:sld_hub_inst|irsr_reg[6]                                                                                                                                                                          ; sld_hub:sld_hub_inst|shadow_irf_reg[1][0]                                                                                                                                                              ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 3.116 ns                ;
; N/A                                     ; 301.48 MHz ( period = 3.317 ns )                    ; sld_hub:sld_hub_inst|irsr_reg[6]                                                                                                                                                                          ; sld_hub:sld_hub_inst|shadow_irf_reg[1][1]                                                                                                                                                              ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 3.116 ns                ;
; N/A                                     ; 302.66 MHz ( period = 3.304 ns )                    ; sld_hub:sld_hub_inst|node_ena[1]                                                                                                                                                                          ; system_0:u0|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_jtag_debug_module_wrapper:the_cpu_0_jtag_debug_module_wrapper|cpu_0_jtag_debug_module_tck:the_cpu_0_jtag_debug_module_tck|sr[31] ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 3.108 ns                ;
; N/A                                     ; 303.40 MHz ( period = 3.296 ns )                    ; sld_hub:sld_hub_inst|node_ena[1]                                                                                                                                                                          ; system_0:u0|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_jtag_debug_module_wrapper:the_cpu_0_jtag_debug_module_wrapper|cpu_0_jtag_debug_module_tck:the_cpu_0_jtag_debug_module_tck|sr[22] ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 3.102 ns                ;
; Timing analysis restricted to 200 rows. ; To change the limit use Settings (Assignments menu) ;                                                                                                                                                                                                           ;                                                                                                                                                                                                        ;                              ;                              ;                             ;                           ;                         ;
+-----------------------------------------+-----------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------+------------------------------+-----------------------------+---------------------------+-------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Setup: 'altera_internal_jtag~UPDATEUSER'                                                                                                                                                                                                                                                                                   ;
+-------+------------------------------------------------+--------------------------------------------------------+--------------------------------------------------------+---------------------------------+---------------------------------+-----------------------------+---------------------------+-------------------------+
; Slack ; Actual fmax (period)                           ; From                                                   ; To                                                     ; From Clock                      ; To Clock                        ; Required Setup Relationship ; Required Longest P2P Time ; Actual Longest P2P Time ;
+-------+------------------------------------------------+--------------------------------------------------------+--------------------------------------------------------+---------------------------------+---------------------------------+-----------------------------+---------------------------+-------------------------+
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|XWDE0671[2] ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|XWDE0671[3] ; altera_internal_jtag~UPDATEUSER ; altera_internal_jtag~UPDATEUSER ; None                        ; None                      ; 0.954 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|XWDE0671[2] ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|XWDE0671[0] ; altera_internal_jtag~UPDATEUSER ; altera_internal_jtag~UPDATEUSER ; None                        ; None                      ; 0.954 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|XWDE0671[2] ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|XWDE0671[1] ; altera_internal_jtag~UPDATEUSER ; altera_internal_jtag~UPDATEUSER ; None                        ; None                      ; 0.954 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|XWDE0671[2] ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|XWDE0671[2] ; altera_internal_jtag~UPDATEUSER ; altera_internal_jtag~UPDATEUSER ; None                        ; None                      ; 0.407 ns                ;
+-------+------------------------------------------------+--------------------------------------------------------+--------------------------------------------------------+---------------------------------+---------------------------------+-----------------------------+---------------------------+-------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Setup: 'altera_internal_jtag~CLKDRUSER'                                                                                                                                                                                                                                                                                                                        ;
+-------+------------------------------------------------+---------------------------------------------------------------------------+---------------------------------------------------------------------------+--------------------------------+--------------------------------+-----------------------------+---------------------------+-------------------------+
; Slack ; Actual fmax (period)                           ; From                                                                      ; To                                                                        ; From Clock                     ; To Clock                       ; Required Setup Relationship ; Required Longest P2P Time ; Actual Longest P2P Time ;
+-------+------------------------------------------------+---------------------------------------------------------------------------+---------------------------------------------------------------------------+--------------------------------+--------------------------------+-----------------------------+---------------------------+-------------------------+
; N/A   ; 427.90 MHz ( period = 2.337 ns )               ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|VELJ8121:JDCF0099|AJQN5180[4]  ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|VELJ8121:JDCF0099|DJFL8584[2]  ; altera_internal_jtag~CLKDRUSER ; altera_internal_jtag~CLKDRUSER ; None                        ; None                      ; 2.130 ns                ;
; N/A   ; 436.68 MHz ( period = 2.290 ns )               ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|VELJ8121:JDCF0099|AJQN5180[4]  ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|VELJ8121:JDCF0099|AJQN5180[1]  ; altera_internal_jtag~CLKDRUSER ; altera_internal_jtag~CLKDRUSER ; None                        ; None                      ; 2.076 ns                ;
; N/A   ; 444.44 MHz ( period = 2.250 ns )               ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|VELJ8121:JDCF0099|AJQN5180[0]  ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|VELJ8121:JDCF0099|AJQN5180[4]  ; altera_internal_jtag~CLKDRUSER ; altera_internal_jtag~CLKDRUSER ; None                        ; None                      ; 2.036 ns                ;
; N/A   ; 448.83 MHz ( period = 2.228 ns )               ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|VELJ8121:JDCF0099|AJQN5180[2]  ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|VELJ8121:JDCF0099|DJFL8584[2]  ; altera_internal_jtag~CLKDRUSER ; altera_internal_jtag~CLKDRUSER ; None                        ; None                      ; 2.021 ns                ;
; N/A   ; 456.62 MHz ( period = 2.190 ns )               ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|VELJ8121:JDCF0099|AJQN5180[1]  ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|VELJ8121:JDCF0099|AJQN5180[4]  ; altera_internal_jtag~CLKDRUSER ; altera_internal_jtag~CLKDRUSER ; None                        ; None                      ; 1.976 ns                ;
; N/A   ; 462.53 MHz ( period = 2.162 ns )               ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|VELJ8121:JDCF0099|AJQN5180[2]  ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|VELJ8121:JDCF0099|DJFL8584[3]  ; altera_internal_jtag~CLKDRUSER ; altera_internal_jtag~CLKDRUSER ; None                        ; None                      ; 1.955 ns                ;
; N/A   ; 463.18 MHz ( period = 2.159 ns )               ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|VELJ8121:JDCF0099|AJQN5180[2]  ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|VELJ8121:JDCF0099|AJQN5180[1]  ; altera_internal_jtag~CLKDRUSER ; altera_internal_jtag~CLKDRUSER ; None                        ; None                      ; 1.945 ns                ;
; N/A   ; 465.12 MHz ( period = 2.150 ns )               ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|VELJ8121:JDCF0099|AJQN5180[2]  ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|VELJ8121:JDCF0099|AJQN5180[4]  ; altera_internal_jtag~CLKDRUSER ; altera_internal_jtag~CLKDRUSER ; None                        ; None                      ; 1.936 ns                ;
; N/A   ; 487.33 MHz ( period = 2.052 ns )               ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|VELJ8121:JDCF0099|AJQN5180[3]  ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|VELJ8121:JDCF0099|AJQN5180[4]  ; altera_internal_jtag~CLKDRUSER ; altera_internal_jtag~CLKDRUSER ; None                        ; None                      ; 1.838 ns                ;
; N/A   ; 487.80 MHz ( period = 2.050 ns )               ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|VELJ8121:JDCF0099|AJQN5180[1]  ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|VELJ8121:JDCF0099|DJFL8584[0]  ; altera_internal_jtag~CLKDRUSER ; altera_internal_jtag~CLKDRUSER ; None                        ; None                      ; 1.843 ns                ;
; N/A   ; 491.40 MHz ( period = 2.035 ns )               ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|VELJ8121:JDCF0099|AJQN5180[0]  ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|VELJ8121:JDCF0099|DJFL8584[2]  ; altera_internal_jtag~CLKDRUSER ; altera_internal_jtag~CLKDRUSER ; None                        ; None                      ; 1.828 ns                ;
; N/A   ; 492.85 MHz ( period = 2.029 ns )               ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|VELJ8121:JDCF0099|AJQN5180[4]  ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|VELJ8121:JDCF0099|DJFL8584[3]  ; altera_internal_jtag~CLKDRUSER ; altera_internal_jtag~CLKDRUSER ; None                        ; None                      ; 1.822 ns                ;
; N/A   ; 496.77 MHz ( period = 2.013 ns )               ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|VELJ8121:JDCF0099|AJQN5180[4]  ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|VELJ8121:JDCF0099|AJQN5180[0]  ; altera_internal_jtag~CLKDRUSER ; altera_internal_jtag~CLKDRUSER ; None                        ; None                      ; 1.799 ns                ;
; N/A   ; 497.27 MHz ( period = 2.011 ns )               ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|VELJ8121:JDCF0099|AJQN5180[4]  ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|VELJ8121:JDCF0099|AJQN5180[4]  ; altera_internal_jtag~CLKDRUSER ; altera_internal_jtag~CLKDRUSER ; None                        ; None                      ; 1.797 ns                ;
; N/A   ; 499.25 MHz ( period = 2.003 ns )               ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|VELJ8121:JDCF0099|AJQN5180[4]  ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|VELJ8121:JDCF0099|DJFL8584[0]  ; altera_internal_jtag~CLKDRUSER ; altera_internal_jtag~CLKDRUSER ; None                        ; None                      ; 1.796 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|VELJ8121:JDCF0099|AJQN5180[2]  ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|VELJ8121:JDCF0099|AJQN5180[0]  ; altera_internal_jtag~CLKDRUSER ; altera_internal_jtag~CLKDRUSER ; None                        ; None                      ; 1.668 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|VELJ8121:JDCF0099|AJQN5180[0]  ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|VELJ8121:JDCF0099|AJQN5180[1]  ; altera_internal_jtag~CLKDRUSER ; altera_internal_jtag~CLKDRUSER ; None                        ; None                      ; 1.605 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|VELJ8121:JDCF0099|AJQN5180[1]  ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|VELJ8121:JDCF0099|AJQN5180[1]  ; altera_internal_jtag~CLKDRUSER ; altera_internal_jtag~CLKDRUSER ; None                        ; None                      ; 1.517 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|VELJ8121:JDCF0099|AJQN5180[0]  ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|VELJ8121:JDCF0099|DJFL8584[0]  ; altera_internal_jtag~CLKDRUSER ; altera_internal_jtag~CLKDRUSER ; None                        ; None                      ; 1.520 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|VELJ8121:JDCF0099|AJQN5180[2]  ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|VELJ8121:JDCF0099|DJFL8584[0]  ; altera_internal_jtag~CLKDRUSER ; altera_internal_jtag~CLKDRUSER ; None                        ; None                      ; 1.460 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|VELJ8121:JDCF0099|AJQN5180[1]  ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|VELJ8121:JDCF0099|DJFL8584[3]  ; altera_internal_jtag~CLKDRUSER ; altera_internal_jtag~CLKDRUSER ; None                        ; None                      ; 1.445 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|VELJ8121:JDCF0099|AJQN5180[4]  ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|VELJ8121:JDCF0099|DJFL8584[1]  ; altera_internal_jtag~CLKDRUSER ; altera_internal_jtag~CLKDRUSER ; None                        ; None                      ; 1.431 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|VELJ8121:JDCF0099|AJQN5180[3]  ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|VELJ8121:JDCF0099|AJQN5180[1]  ; altera_internal_jtag~CLKDRUSER ; altera_internal_jtag~CLKDRUSER ; None                        ; None                      ; 1.374 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|VELJ8121:JDCF0099|AJQN5180[0]  ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|VELJ8121:JDCF0099|AJQN5180[0]  ; altera_internal_jtag~CLKDRUSER ; altera_internal_jtag~CLKDRUSER ; None                        ; None                      ; 1.361 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|VELJ8121:JDCF0099|AJQN5180[0]  ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|VELJ8121:JDCF0099|AJQN5180[3]  ; altera_internal_jtag~CLKDRUSER ; altera_internal_jtag~CLKDRUSER ; None                        ; None                      ; 1.347 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|VELJ8121:JDCF0099|AJQN5180[2]  ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|VELJ8121:JDCF0099|DJFL8584[1]  ; altera_internal_jtag~CLKDRUSER ; altera_internal_jtag~CLKDRUSER ; None                        ; None                      ; 1.323 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|VELJ8121:JDCF0099|AJQN5180[1]  ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|VELJ8121:JDCF0099|AJQN5180[3]  ; altera_internal_jtag~CLKDRUSER ; altera_internal_jtag~CLKDRUSER ; None                        ; None                      ; 1.287 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|VELJ8121:JDCF0099|AJQN5180[3]  ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|VELJ8121:JDCF0099|DJFL8584[3]  ; altera_internal_jtag~CLKDRUSER ; altera_internal_jtag~CLKDRUSER ; None                        ; None                      ; 1.286 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|VELJ8121:JDCF0099|AJQN5180[3]  ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|VELJ8121:JDCF0099|DJFL8584[0]  ; altera_internal_jtag~CLKDRUSER ; altera_internal_jtag~CLKDRUSER ; None                        ; None                      ; 1.284 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|VELJ8121:JDCF0099|AJQN5180[3]  ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|VELJ8121:JDCF0099|DJFL8584[2]  ; altera_internal_jtag~CLKDRUSER ; altera_internal_jtag~CLKDRUSER ; None                        ; None                      ; 1.283 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|VELJ8121:JDCF0099|AJQN5180[0]  ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|VELJ8121:JDCF0099|AJQN5180[2]  ; altera_internal_jtag~CLKDRUSER ; altera_internal_jtag~CLKDRUSER ; None                        ; None                      ; 1.276 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|VELJ8121:JDCF0099|AJQN5180[2]  ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|VELJ8121:JDCF0099|AJQN5180[3]  ; altera_internal_jtag~CLKDRUSER ; altera_internal_jtag~CLKDRUSER ; None                        ; None                      ; 1.247 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|VELJ8121:JDCF0099|AJQN5180[1]  ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|VELJ8121:JDCF0099|AJQN5180[0]  ; altera_internal_jtag~CLKDRUSER ; altera_internal_jtag~CLKDRUSER ; None                        ; None                      ; 1.240 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|VELJ8121:JDCF0099|AJQN5180[1]  ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|VELJ8121:JDCF0099|AJQN5180[2]  ; altera_internal_jtag~CLKDRUSER ; altera_internal_jtag~CLKDRUSER ; None                        ; None                      ; 1.216 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|VELJ8121:JDCF0099|AJQN5180[1]  ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|VELJ8121:JDCF0099|DJFL8584[2]  ; altera_internal_jtag~CLKDRUSER ; altera_internal_jtag~CLKDRUSER ; None                        ; None                      ; 1.167 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|VELJ8121:JDCF0099|AJQN5180[0]  ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|VELJ8121:JDCF0099|DJFL8584[3]  ; altera_internal_jtag~CLKDRUSER ; altera_internal_jtag~CLKDRUSER ; None                        ; None                      ; 1.128 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|VELJ8121:JDCF0099|AJQN5180[0]  ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|VELJ8121:JDCF0099|DJFL8584[1]  ; altera_internal_jtag~CLKDRUSER ; altera_internal_jtag~CLKDRUSER ; None                        ; None                      ; 1.127 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|VELJ8121:JDCF0099|AJQN5180[3]  ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|VELJ8121:JDCF0099|AJQN5180[0]  ; altera_internal_jtag~CLKDRUSER ; altera_internal_jtag~CLKDRUSER ; None                        ; None                      ; 1.097 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|VELJ8121:JDCF0099|AJQN5180[1]  ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|VELJ8121:JDCF0099|DJFL8584[1]  ; altera_internal_jtag~CLKDRUSER ; altera_internal_jtag~CLKDRUSER ; None                        ; None                      ; 1.079 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|VELJ8121:JDCF0099|AJQN5180[3]  ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|VELJ8121:JDCF0099|DJFL8584[1]  ; altera_internal_jtag~CLKDRUSER ; altera_internal_jtag~CLKDRUSER ; None                        ; None                      ; 1.030 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|VELJ8121:JDCF0099|AJQN5180[2]  ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|VELJ8121:JDCF0099|AJQN5180[2]  ; altera_internal_jtag~CLKDRUSER ; altera_internal_jtag~CLKDRUSER ; None                        ; None                      ; 0.861 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|PZMU7345:HHRH5434|ATKJ2101[6]  ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|PZMU7345:HHRH5434|ATKJ2101[5]  ; altera_internal_jtag~CLKDRUSER ; altera_internal_jtag~CLKDRUSER ; None                        ; None                      ; 0.851 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|VELJ8121:JDCF0099|DJFL8584[3]  ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|VELJ8121:JDCF0099|DJFL8584[2]  ; altera_internal_jtag~CLKDRUSER ; altera_internal_jtag~CLKDRUSER ; None                        ; None                      ; 0.849 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|PZMU7345:HHRH5434|ATKJ2101[9]  ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|PZMU7345:HHRH5434|ATKJ2101[8]  ; altera_internal_jtag~CLKDRUSER ; altera_internal_jtag~CLKDRUSER ; None                        ; None                      ; 0.849 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|PZMU7345:HHRH5434|ATKJ2101[11] ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|PZMU7345:HHRH5434|ATKJ2101[10] ; altera_internal_jtag~CLKDRUSER ; altera_internal_jtag~CLKDRUSER ; None                        ; None                      ; 0.848 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|PZMU7345:HHRH5434|ATKJ2101[7]  ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|PZMU7345:HHRH5434|ATKJ2101[6]  ; altera_internal_jtag~CLKDRUSER ; altera_internal_jtag~CLKDRUSER ; None                        ; None                      ; 0.847 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|VELJ8121:JDCF0099|AJQN5180[3]  ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|VELJ8121:JDCF0099|AJQN5180[3]  ; altera_internal_jtag~CLKDRUSER ; altera_internal_jtag~CLKDRUSER ; None                        ; None                      ; 0.833 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|PZMU7345:HHRH5434|ATKJ2101[8]  ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|PZMU7345:HHRH5434|ATKJ2101[7]  ; altera_internal_jtag~CLKDRUSER ; altera_internal_jtag~CLKDRUSER ; None                        ; None                      ; 0.814 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|PZMU7345:HHRH5434|ATKJ2101[3]  ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|PZMU7345:HHRH5434|ATKJ2101[2]  ; altera_internal_jtag~CLKDRUSER ; altera_internal_jtag~CLKDRUSER ; None                        ; None                      ; 0.812 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|VELJ8121:JDCF0099|DJFL8584[2]  ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|VELJ8121:JDCF0099|DJFL8584[1]  ; altera_internal_jtag~CLKDRUSER ; altera_internal_jtag~CLKDRUSER ; None                        ; None                      ; 0.674 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|VELJ8121:JDCF0099|DJFL8584[1]  ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|VELJ8121:JDCF0099|DJFL8584[0]  ; altera_internal_jtag~CLKDRUSER ; altera_internal_jtag~CLKDRUSER ; None                        ; None                      ; 0.673 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|PZMU7345:HHRH5434|ATKJ2101[5]  ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|PZMU7345:HHRH5434|ATKJ2101[4]  ; altera_internal_jtag~CLKDRUSER ; altera_internal_jtag~CLKDRUSER ; None                        ; None                      ; 0.672 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|PZMU7345:HHRH5434|ATKJ2101[4]  ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|PZMU7345:HHRH5434|ATKJ2101[3]  ; altera_internal_jtag~CLKDRUSER ; altera_internal_jtag~CLKDRUSER ; None                        ; None                      ; 0.665 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|PZMU7345:HHRH5434|ATKJ2101[12] ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|PZMU7345:HHRH5434|ATKJ2101[11] ; altera_internal_jtag~CLKDRUSER ; altera_internal_jtag~CLKDRUSER ; None                        ; None                      ; 0.543 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|PZMU7345:HHRH5434|ATKJ2101[1]  ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|PZMU7345:HHRH5434|ATKJ2101[0]  ; altera_internal_jtag~CLKDRUSER ; altera_internal_jtag~CLKDRUSER ; None                        ; None                      ; 0.540 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|PZMU7345:HHRH5434|ATKJ2101[2]  ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|PZMU7345:HHRH5434|ATKJ2101[1]  ; altera_internal_jtag~CLKDRUSER ; altera_internal_jtag~CLKDRUSER ; None                        ; None                      ; 0.540 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|PZMU7345:HHRH5434|ATKJ2101[10] ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|PZMU7345:HHRH5434|ATKJ2101[9]  ; altera_internal_jtag~CLKDRUSER ; altera_internal_jtag~CLKDRUSER ; None                        ; None                      ; 0.539 ns                ;
+-------+------------------------------------------------+---------------------------------------------------------------------------+---------------------------------------------------------------------------+--------------------------------+--------------------------------+-----------------------------+---------------------------+-------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Hold: 'SDRAM_PLL:PLL1|altpll:altpll_component|_clk0'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       ;
+-----------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------+----------------------------------------------+----------------------------+----------------------------+--------------------------+
; Minimum Slack                           ; From                                                                                                                                                        ; To                                                                                                                                                                                    ; From Clock                                   ; To Clock                                     ; Required Hold Relationship ; Required Shortest P2P Time ; Actual Shortest P2P Time ;
+-----------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------+----------------------------------------------+----------------------------+----------------------------+--------------------------+
; 0.391 ns                                ; Sdram_Control_4Port:u7|command:command1|rw_flag                                                                                                             ; Sdram_Control_4Port:u7|command:command1|rw_flag                                                                                                                                       ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk0 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; Sdram_Control_4Port:u7|command:command1|do_rw                                                                                                               ; Sdram_Control_4Port:u7|command:command1|do_rw                                                                                                                                         ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk0 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; Sdram_Control_4Port:u7|control_interface:control1|init_timer[0]                                                                                             ; Sdram_Control_4Port:u7|control_interface:control1|init_timer[0]                                                                                                                       ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk0 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; Sdram_Control_4Port:u7|command:command1|ex_read                                                                                                             ; Sdram_Control_4Port:u7|command:command1|ex_read                                                                                                                                       ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk0 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; Sdram_Control_4Port:u7|command:command1|ex_write                                                                                                            ; Sdram_Control_4Port:u7|command:command1|ex_write                                                                                                                                      ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk0 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; Sdram_Control_4Port:u7|command:command1|do_load_mode                                                                                                        ; Sdram_Control_4Port:u7|command:command1|do_load_mode                                                                                                                                  ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk0 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; Sdram_Control_4Port:u7|command:command1|REF_ACK                                                                                                             ; Sdram_Control_4Port:u7|command:command1|REF_ACK                                                                                                                                       ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk0 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; Sdram_Control_4Port:u7|control_interface:control1|REF_REQ                                                                                                   ; Sdram_Control_4Port:u7|control_interface:control1|REF_REQ                                                                                                                             ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk0 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; Sdram_Control_4Port:u7|command:command1|CM_ACK                                                                                                              ; Sdram_Control_4Port:u7|command:command1|CM_ACK                                                                                                                                        ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk0 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; Sdram_Control_4Port:u7|Write                                                                                                                                ; Sdram_Control_4Port:u7|Write                                                                                                                                                          ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk0 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; Sdram_Control_4Port:u7|command:command1|do_precharge                                                                                                        ; Sdram_Control_4Port:u7|command:command1|do_precharge                                                                                                                                  ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk0 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; Sdram_Control_4Port:u7|control_interface:control1|CMD_ACK                                                                                                   ; Sdram_Control_4Port:u7|control_interface:control1|CMD_ACK                                                                                                                             ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk0 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; Sdram_Control_4Port:u7|mWR_DONE                                                                                                                             ; Sdram_Control_4Port:u7|mWR_DONE                                                                                                                                                       ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk0 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; Sdram_Control_4Port:u7|IN_REQ                                                                                                                               ; Sdram_Control_4Port:u7|IN_REQ                                                                                                                                                         ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk0 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; Sdram_Control_4Port:u7|ST[0]                                                                                                                                ; Sdram_Control_4Port:u7|ST[0]                                                                                                                                                          ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk0 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; Sdram_Control_4Port:u7|mRD_DONE                                                                                                                             ; Sdram_Control_4Port:u7|mRD_DONE                                                                                                                                                       ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk0 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; Sdram_Control_4Port:u7|Read                                                                                                                                 ; Sdram_Control_4Port:u7|Read                                                                                                                                                           ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk0 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; Sdram_Control_4Port:u7|OUT_VALID                                                                                                                            ; Sdram_Control_4Port:u7|OUT_VALID                                                                                                                                                      ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk0 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.516 ns                                ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe8|dffe9a[9]  ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe8|dffe10a[9]                           ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk0 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.532 ns                 ;
; 0.516 ns                                ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe12|dffe13a[5] ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe12|dffe14a[5]                           ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk0 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.532 ns                 ;
; 0.517 ns                                ; Sdram_Control_4Port:u7|mADDR[11]                                                                                                                            ; Sdram_Control_4Port:u7|control_interface:control1|SADDR[11]                                                                                                                           ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk0 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.533 ns                 ;
; 0.517 ns                                ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe8|dffe9a[3]  ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe8|dffe10a[3]                           ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk0 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.533 ns                 ;
; 0.517 ns                                ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe8|dffe9a[1]  ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe8|dffe10a[1]                           ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk0 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.533 ns                 ;
; 0.517 ns                                ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe8|dffe9a[6]  ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe8|dffe10a[6]                           ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk0 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.533 ns                 ;
; 0.518 ns                                ; Sdram_Control_4Port:u7|command:command1|SA[11]                                                                                                              ; Sdram_Control_4Port:u7|SA[11]                                                                                                                                                         ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk0 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.534 ns                 ;
; 0.518 ns                                ; Sdram_Control_4Port:u7|mADDR[16]                                                                                                                            ; Sdram_Control_4Port:u7|control_interface:control1|SADDR[16]                                                                                                                           ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk0 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.534 ns                 ;
; 0.519 ns                                ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe8|dffe9a[4]  ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe8|dffe10a[4]                           ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk0 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.535 ns                 ;
; 0.520 ns                                ; Sdram_Control_4Port:u7|mADDR[12]                                                                                                                            ; Sdram_Control_4Port:u7|control_interface:control1|SADDR[12]                                                                                                                           ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk0 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.536 ns                 ;
; 0.520 ns                                ; Sdram_Control_4Port:u7|mADDR[8]                                                                                                                             ; Sdram_Control_4Port:u7|control_interface:control1|SADDR[8]                                                                                                                            ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk0 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.536 ns                 ;
; 0.520 ns                                ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe8|dffe9a[7]  ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe8|dffe10a[7]                           ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk0 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.536 ns                 ;
; 0.521 ns                                ; Sdram_Control_4Port:u7|mADDR[19]                                                                                                                            ; Sdram_Control_4Port:u7|control_interface:control1|SADDR[19]                                                                                                                           ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk0 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.537 ns                 ;
; 0.521 ns                                ; Sdram_Control_4Port:u7|PM_STOP                                                                                                                              ; Sdram_Control_4Port:u7|command:command1|oe4                                                                                                                                           ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk0 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.537 ns                 ;
; 0.522 ns                                ; Sdram_Control_4Port:u7|command:command1|command_delay[3]                                                                                                    ; Sdram_Control_4Port:u7|command:command1|command_delay[2]                                                                                                                              ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk0 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.538 ns                 ;
; 0.522 ns                                ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe8|dffe9a[2]  ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe8|dffe10a[2]                           ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk0 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.538 ns                 ;
; 0.522 ns                                ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe12|dffe13a[1] ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe12|dffe14a[1]                           ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk0 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.538 ns                 ;
; 0.524 ns                                ; Sdram_Control_4Port:u7|control_interface:control1|SADDR[22]                                                                                                 ; Sdram_Control_4Port:u7|command:command1|CS_N[0]                                                                                                                                       ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk0 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.540 ns                 ;
; 0.525 ns                                ; Sdram_Control_4Port:u7|mADDR[21]                                                                                                                            ; Sdram_Control_4Port:u7|control_interface:control1|SADDR[21]                                                                                                                           ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk0 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.541 ns                 ;
; 0.525 ns                                ; Sdram_Control_4Port:u7|command:command1|RAS_N                                                                                                               ; Sdram_Control_4Port:u7|RAS_N                                                                                                                                                          ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk0 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.541 ns                 ;
; 0.525 ns                                ; Sdram_Control_4Port:u7|command:command1|rp_shift[0]                                                                                                         ; Sdram_Control_4Port:u7|command:command1|rp_done                                                                                                                                       ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk0 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.541 ns                 ;
; 0.525 ns                                ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe8|dffe9a[0]  ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe8|dffe10a[0]                           ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk0 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.541 ns                 ;
; 0.526 ns                                ; Sdram_Control_4Port:u7|mADDR[20]                                                                                                                            ; Sdram_Control_4Port:u7|control_interface:control1|SADDR[20]                                                                                                                           ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk0 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.542 ns                 ;
; 0.527 ns                                ; Sdram_Control_4Port:u7|rWR2_ADDR[22]                                                                                                                        ; Sdram_Control_4Port:u7|rWR2_ADDR[22]                                                                                                                                                  ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk0 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.543 ns                 ;
; 0.527 ns                                ; Sdram_Control_4Port:u7|rRD1_ADDR[22]                                                                                                                        ; Sdram_Control_4Port:u7|rRD1_ADDR[22]                                                                                                                                                  ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk0 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.543 ns                 ;
; 0.527 ns                                ; Sdram_Control_4Port:u7|command:command1|rp_shift[1]                                                                                                         ; Sdram_Control_4Port:u7|command:command1|rp_shift[0]                                                                                                                                   ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk0 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.543 ns                 ;
; 0.527 ns                                ; Sdram_Control_4Port:u7|control_interface:control1|init_timer[15]                                                                                            ; Sdram_Control_4Port:u7|control_interface:control1|init_timer[15]                                                                                                                      ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk0 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.543 ns                 ;
; 0.527 ns                                ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe8|dffe9a[4]  ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe8|dffe10a[4]                           ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk0 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.543 ns                 ;
; 0.531 ns                                ; Sdram_Control_4Port:u7|rRD2_ADDR[22]                                                                                                                        ; Sdram_Control_4Port:u7|rRD2_ADDR[22]                                                                                                                                                  ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk0 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.547 ns                 ;
; 0.531 ns                                ; Sdram_Control_4Port:u7|command:command1|rp_shift[2]                                                                                                         ; Sdram_Control_4Port:u7|command:command1|rp_shift[1]                                                                                                                                   ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk0 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.547 ns                 ;
; 0.531 ns                                ; Sdram_Control_4Port:u7|control_interface:control1|timer[15]                                                                                                 ; Sdram_Control_4Port:u7|control_interface:control1|timer[15]                                                                                                                           ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk0 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.547 ns                 ;
; 0.534 ns                                ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter_ffa[9]                   ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter_ffa[9]                                             ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk0 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.550 ns                 ;
; 0.535 ns                                ; Sdram_Control_4Port:u7|rWR1_ADDR[22]                                                                                                                        ; Sdram_Control_4Port:u7|rWR1_ADDR[22]                                                                                                                                                  ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk0 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.551 ns                 ;
; 0.542 ns                                ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter_ffa[9]                 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter_ffa[9]                                           ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk0 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.558 ns                 ;
; 0.548 ns                                ; Sdram_Control_4Port:u7|Pre_RD                                                                                                                               ; Sdram_Control_4Port:u7|CMD[0]                                                                                                                                                         ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk0 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.564 ns                 ;
; 0.548 ns                                ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe8|dffe10a[5] ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_kec:rs_bwp|dffe7a[4]                                                         ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk0 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.564 ns                 ;
; 0.550 ns                                ; Sdram_Control_4Port:u7|Pre_RD                                                                                                                               ; Sdram_Control_4Port:u7|CMD[1]                                                                                                                                                         ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk0 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.566 ns                 ;
; 0.558 ns                                ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter_ffa[0]                   ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_oe9:ws_bwp|dffe11a[0]                                                         ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk0 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.574 ns                 ;
; 0.567 ns                                ; Sdram_Control_4Port:u7|command:command1|do_refresh                                                                                                          ; Sdram_Control_4Port:u7|command:command1|REF_ACK                                                                                                                                       ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk0 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.583 ns                 ;
; 0.567 ns                                ; Sdram_Control_4Port:u7|command:command1|do_refresh                                                                                                          ; Sdram_Control_4Port:u7|command:command1|CM_ACK                                                                                                                                        ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk0 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.583 ns                 ;
; 0.649 ns                                ; Sdram_Control_4Port:u7|control_interface:control1|SADDR[15]                                                                                                 ; Sdram_Control_4Port:u7|command:command1|SA[7]                                                                                                                                         ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk0 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.665 ns                 ;
; 0.649 ns                                ; Sdram_Control_4Port:u7|control_interface:control1|SADDR[10]                                                                                                 ; Sdram_Control_4Port:u7|command:command1|SA[2]                                                                                                                                         ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk0 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.665 ns                 ;
; 0.650 ns                                ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe12|dffe13a[9] ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe12|dffe14a[9]                           ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk0 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.020 ns                   ; 0.670 ns                 ;
; 0.651 ns                                ; Sdram_Control_4Port:u7|command:command1|SA[8]                                                                                                               ; Sdram_Control_4Port:u7|SA[8]                                                                                                                                                          ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk0 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.667 ns                 ;
; 0.653 ns                                ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe8|dffe9a[0]  ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe8|dffe10a[0]                           ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk0 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.669 ns                 ;
; 0.653 ns                                ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe12|dffe13a[5] ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe12|dffe14a[5]                           ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk0 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.018 ns                   ; 0.671 ns                 ;
; 0.656 ns                                ; Sdram_Control_4Port:u7|command:command1|SA[2]                                                                                                               ; Sdram_Control_4Port:u7|SA[2]                                                                                                                                                          ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk0 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.672 ns                 ;
; 0.658 ns                                ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe8|dffe9a[1]  ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe8|dffe10a[1]                           ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk0 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.674 ns                 ;
; 0.659 ns                                ; Sdram_Control_4Port:u7|mADDR[9]                                                                                                                             ; Sdram_Control_4Port:u7|control_interface:control1|SADDR[9]                                                                                                                            ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk0 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.675 ns                 ;
; 0.660 ns                                ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe8|dffe9a[5]  ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe8|dffe10a[5]                           ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk0 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.676 ns                 ;
; 0.661 ns                                ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe12|dffe13a[8] ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe12|dffe14a[8]                           ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk0 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.017 ns                   ; 0.678 ns                 ;
; 0.662 ns                                ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe8|dffe9a[2]  ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe8|dffe10a[2]                           ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk0 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.678 ns                 ;
; 0.663 ns                                ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe8|dffe9a[8]  ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe8|dffe10a[8]                           ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk0 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.679 ns                 ;
; 0.663 ns                                ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe8|dffe9a[9]  ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe8|dffe10a[9]                           ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk0 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.679 ns                 ;
; 0.664 ns                                ; Sdram_Control_4Port:u7|command:command1|BA[1]                                                                                                               ; Sdram_Control_4Port:u7|BA[1]                                                                                                                                                          ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk0 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.015 ns                   ; 0.679 ns                 ;
; 0.665 ns                                ; Sdram_Control_4Port:u7|CMD[1]                                                                                                                               ; Sdram_Control_4Port:u7|control_interface:control1|WRITEA                                                                                                                              ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk0 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.681 ns                 ;
; 0.667 ns                                ; Sdram_Control_4Port:u7|CMD[1]                                                                                                                               ; Sdram_Control_4Port:u7|control_interface:control1|READA                                                                                                                               ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk0 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.683 ns                 ;
; 0.670 ns                                ; Sdram_Control_4Port:u7|rWR1_ADDR[15]                                                                                                                        ; Sdram_Control_4Port:u7|mADDR[15]                                                                                                                                                      ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk0 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.017 ns                   ; 0.687 ns                 ;
; 0.670 ns                                ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe12|dffe14a[7] ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_oe9:ws_brp|dffe11a[7]                                                         ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk0 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.686 ns                 ;
; 0.673 ns                                ; Sdram_Control_4Port:u7|command:command1|command_delay[0]                                                                                                    ; Sdram_Control_4Port:u7|command:command1|command_done                                                                                                                                  ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk0 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.689 ns                 ;
; 0.677 ns                                ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter_ffa[1]                 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|rdptr_g[1]                                                                           ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk0 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.693 ns                 ;
; 0.677 ns                                ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe8|dffe10a[8] ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_kec:rs_bwp|dffe7a[8]                                                         ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk0 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.693 ns                 ;
; 0.678 ns                                ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe8|dffe10a[1] ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_kec:rs_bwp|dffe7a[0]                                                         ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk0 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.694 ns                 ;
; 0.679 ns                                ; Sdram_Control_4Port:u7|command:command1|SA[10]                                                                                                              ; Sdram_Control_4Port:u7|SA[10]                                                                                                                                                         ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk0 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.015 ns                   ; 0.694 ns                 ;
; 0.679 ns                                ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe8|dffe10a[1] ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_kec:rs_bwp|dffe7a[1]                                                         ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk0 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.695 ns                 ;
; 0.683 ns                                ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter_ffa[2]                   ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_oe9:ws_bwp|dffe11a[0]                                                         ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk0 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.699 ns                 ;
; 0.693 ns                                ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe8|dffe10a[9] ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_kec:rs_bwp|dffe7a[7]                                                         ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk0 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.017 ns                   ; 0.710 ns                 ;
; 0.694 ns                                ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter_ffa[2]                   ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_oe9:ws_bwp|dffe11a[0]                                                         ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk0 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.710 ns                 ;
; 0.694 ns                                ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe12|dffe13a[7] ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe12|dffe14a[7]                           ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk0 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.017 ns                   ; 0.711 ns                 ;
; 0.694 ns                                ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter_ffa[7]                 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram5|ram_block6a0~porta_address_reg7 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk0 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.040 ns                   ; 0.734 ns                 ;
; 0.695 ns                                ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter_ffa[2]                   ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_oe9:ws_bwp|dffe11a[1]                                                         ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk0 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.711 ns                 ;
; 0.695 ns                                ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe12|dffe13a[3] ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe12|dffe14a[3]                           ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk0 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.017 ns                   ; 0.712 ns                 ;
; 0.695 ns                                ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe12|dffe13a[7] ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe12|dffe14a[7]                           ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk0 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.017 ns                   ; 0.712 ns                 ;
; 0.696 ns                                ; Sdram_Control_4Port:u7|mWR                                                                                                                                  ; Sdram_Control_4Port:u7|Pre_WR                                                                                                                                                         ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk0 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.017 ns                   ; 0.713 ns                 ;
; 0.696 ns                                ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter_ffa[3]                 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram5|ram_block6a0~porta_address_reg3 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk0 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.040 ns                   ; 0.736 ns                 ;
; 0.698 ns                                ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe12|dffe13a[0] ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe12|dffe14a[0]                           ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk0 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.017 ns                   ; 0.715 ns                 ;
; 0.699 ns                                ; Sdram_Control_4Port:u7|command:command1|BA[0]                                                                                                               ; Sdram_Control_4Port:u7|BA[0]                                                                                                                                                          ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk0 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.015 ns                   ; 0.714 ns                 ;
; 0.701 ns                                ; Sdram_Control_4Port:u7|command:command1|WE_N                                                                                                                ; Sdram_Control_4Port:u7|WE_N                                                                                                                                                           ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk0 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.015 ns                   ; 0.716 ns                 ;
; 0.701 ns                                ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe12|dffe13a[9] ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe12|dffe14a[9]                           ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk0 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.017 ns                   ; 0.718 ns                 ;
; 0.701 ns                                ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe12|dffe13a[8] ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe12|dffe14a[8]                           ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk0 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.020 ns                   ; 0.721 ns                 ;
; 0.701 ns                                ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe12|dffe13a[3] ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe12|dffe14a[3]                           ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk0 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.022 ns                   ; 0.723 ns                 ;
; 0.701 ns                                ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe12|dffe13a[4] ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe12|dffe14a[4]                           ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk0 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.017 ns                   ; 0.718 ns                 ;
; 0.702 ns                                ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter_ffa[2]                 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram5|ram_block6a0~porta_address_reg2 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk0 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.040 ns                   ; 0.742 ns                 ;
; 0.703 ns                                ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter_ffa[5]                 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram5|ram_block6a0~porta_address_reg5 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk0 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.040 ns                   ; 0.743 ns                 ;
; 0.705 ns                                ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter_ffa[6]                 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram5|ram_block6a0~porta_address_reg6 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk0 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.040 ns                   ; 0.745 ns                 ;
; 0.707 ns                                ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter_ffa[2]                   ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_oe9:ws_bwp|dffe11a[1]                                                         ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk0 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.017 ns                   ; 0.724 ns                 ;
; 0.707 ns                                ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter_ffa[2]                   ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_oe9:ws_bwp|dffe11a[2]                                                         ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk0 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.017 ns                   ; 0.724 ns                 ;
; 0.707 ns                                ; Sdram_Control_4Port:u7|command:command1|CM_ACK                                                                                                              ; Sdram_Control_4Port:u7|control_interface:control1|CMD_ACK                                                                                                                             ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk0 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.723 ns                 ;
; 0.710 ns                                ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe8|dffe9a[6]  ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe8|dffe10a[6]                           ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk0 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.013 ns                   ; 0.723 ns                 ;
; 0.711 ns                                ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter_ffa[4]                 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram5|ram_block6a0~porta_address_reg4 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk0 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.040 ns                   ; 0.751 ns                 ;
; 0.713 ns                                ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe8|dffe9a[3]  ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe8|dffe10a[3]                           ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk0 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.015 ns                   ; 0.728 ns                 ;
; 0.714 ns                                ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe12|dffe14a[4] ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_oe9:ws_brp|dffe11a[4]                                                         ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk0 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.021 ns                   ; 0.735 ns                 ;
; 0.717 ns                                ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter_ffa[0]                 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|rdptr_g[0]                                                                           ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk0 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.733 ns                 ;
; 0.717 ns                                ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter_ffa[8]                 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|rdptr_g[8]                                                                           ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk0 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.733 ns                 ;
; 0.720 ns                                ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe8|dffe9a[8]  ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe8|dffe10a[8]                           ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk0 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.017 ns                   ; 0.737 ns                 ;
; 0.721 ns                                ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter_ffa[3]                 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|rdptr_g[3]                                                                           ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk0 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.737 ns                 ;
; 0.721 ns                                ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter_ffa[2]                 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|rdptr_g[2]                                                                           ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk0 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.737 ns                 ;
; 0.722 ns                                ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter_ffa[7]                 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|rdptr_g[7]                                                                           ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk0 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.738 ns                 ;
; 0.722 ns                                ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|rdptr_g[7]                                                 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_kec:rs_brp|dffe7a[7]                                                         ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk0 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.017 ns                   ; 0.739 ns                 ;
; 0.723 ns                                ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe12|dffe14a[7] ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_oe9:ws_brp|dffe11a[7]                                                         ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk0 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.015 ns                   ; 0.738 ns                 ;
; 0.724 ns                                ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter_ffa[5]                 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|rdptr_g[5]                                                                           ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk0 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.740 ns                 ;
; 0.725 ns                                ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter_ffa[5]                   ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_oe9:ws_bwp|dffe11a[4]                                                         ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk0 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.741 ns                 ;
; 0.725 ns                                ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter_ffa[5]                   ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_oe9:ws_bwp|dffe11a[5]                                                         ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk0 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.741 ns                 ;
; 0.725 ns                                ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe8|dffe10a[5] ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_kec:rs_bwp|dffe7a[5]                                                         ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk0 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.017 ns                   ; 0.742 ns                 ;
; 0.726 ns                                ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter_ffa[6]                 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|rdptr_g[6]                                                                           ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk0 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.742 ns                 ;
; 0.731 ns                                ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe8|dffe10a[5] ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_kec:rs_bwp|dffe7a[4]                                                         ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk0 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.015 ns                   ; 0.746 ns                 ;
; 0.731 ns                                ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe8|dffe10a[5] ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_kec:rs_bwp|dffe7a[5]                                                         ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk0 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.015 ns                   ; 0.746 ns                 ;
; 0.733 ns                                ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter_ffa[9]                   ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|delayed_wrptr_g[9]                                                                    ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk0 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.017 ns                   ; 0.750 ns                 ;
; 0.734 ns                                ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe12|dffe14a[8] ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_oe9:ws_brp|dffe11a[8]                                                         ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk0 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.017 ns                   ; 0.751 ns                 ;
; 0.737 ns                                ; Sdram_Control_4Port:u7|rRD1_ADDR[11]                                                                                                                        ; Sdram_Control_4Port:u7|mADDR[11]                                                                                                                                                      ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk0 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.753 ns                 ;
; 0.739 ns                                ; Sdram_Control_4Port:u7|command:command1|command_done                                                                                                        ; Sdram_Control_4Port:u7|command:command1|rp_shift[2]                                                                                                                                   ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk0 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.017 ns                   ; 0.756 ns                 ;
; 0.739 ns                                ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe12|dffe14a[2] ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_oe9:ws_brp|dffe11a[0]                                                         ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk0 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.015 ns                   ; 0.754 ns                 ;
; 0.739 ns                                ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe12|dffe14a[2] ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_oe9:ws_brp|dffe11a[1]                                                         ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk0 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.015 ns                   ; 0.754 ns                 ;
; 0.740 ns                                ; Sdram_Control_4Port:u7|rRD1_ADDR[9]                                                                                                                         ; Sdram_Control_4Port:u7|mADDR[9]                                                                                                                                                       ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk0 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.756 ns                 ;
; 0.740 ns                                ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe12|dffe14a[2] ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_oe9:ws_brp|dffe11a[2]                                                         ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk0 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.015 ns                   ; 0.755 ns                 ;
; 0.740 ns                                ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|rdptr_g[8]                                                 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_kec:rs_brp|dffe7a[8]                                                         ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk0 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.017 ns                   ; 0.757 ns                 ;
; 0.742 ns                                ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|rdptr_g[8]                                                 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_kec:rs_brp|dffe7a[7]                                                         ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk0 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.017 ns                   ; 0.759 ns                 ;
; 0.751 ns                                ; Sdram_Control_4Port:u7|command:command1|do_writea                                                                                                           ; Sdram_Control_4Port:u7|command:command1|do_rw                                                                                                                                         ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk0 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.015 ns                   ; 0.766 ns                 ;
; 0.755 ns                                ; Sdram_Control_4Port:u7|command:command1|do_initial                                                                                                          ; Sdram_Control_4Port:u7|command:command1|CS_N[0]                                                                                                                                       ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk0 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.771 ns                 ;
; 0.757 ns                                ; Sdram_Control_4Port:u7|mRD                                                                                                                                  ; Sdram_Control_4Port:u7|Pre_RD                                                                                                                                                         ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk0 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.017 ns                   ; 0.774 ns                 ;
; 0.758 ns                                ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|rdptr_g[8]                                                 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_kec:rs_brp|dffe7a[8]                                                         ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk0 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.017 ns                   ; 0.775 ns                 ;
; 0.764 ns                                ; Sdram_Control_4Port:u7|CMD[0]                                                                                                                               ; Sdram_Control_4Port:u7|control_interface:control1|WRITEA                                                                                                                              ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk0 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.780 ns                 ;
; 0.767 ns                                ; Sdram_Control_4Port:u7|control_interface:control1|init_timer[9]                                                                                             ; Sdram_Control_4Port:u7|control_interface:control1|PRECHARGE                                                                                                                           ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk0 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.783 ns                 ;
; 0.769 ns                                ; Sdram_Control_4Port:u7|command:command1|command_done                                                                                                        ; Sdram_Control_4Port:u7|command:command1|do_load_mode                                                                                                                                  ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk0 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.785 ns                 ;
; 0.770 ns                                ; Sdram_Control_4Port:u7|command:command1|command_done                                                                                                        ; Sdram_Control_4Port:u7|command:command1|do_precharge                                                                                                                                  ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk0 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.786 ns                 ;
; 0.773 ns                                ; Sdram_Control_4Port:u7|Read                                                                                                                                 ; Sdram_Control_4Port:u7|OUT_VALID                                                                                                                                                      ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk0 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.015 ns                   ; 0.788 ns                 ;
; 0.774 ns                                ; Sdram_Control_4Port:u7|command:command1|do_refresh                                                                                                          ; Sdram_Control_4Port:u7|command:command1|CAS_N                                                                                                                                         ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk0 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.790 ns                 ;
; 0.775 ns                                ; Sdram_Control_4Port:u7|Read                                                                                                                                 ; Sdram_Control_4Port:u7|mRD_DONE                                                                                                                                                       ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk0 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.015 ns                   ; 0.790 ns                 ;
; 0.778 ns                                ; Sdram_Control_4Port:u7|command:command1|do_refresh                                                                                                          ; Sdram_Control_4Port:u7|command:command1|WE_N                                                                                                                                          ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk0 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.794 ns                 ;
; 0.778 ns                                ; Sdram_Control_4Port:u7|control_interface:control1|timer[1]                                                                                                  ; Sdram_Control_4Port:u7|control_interface:control1|timer[1]                                                                                                                            ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk0 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.794 ns                 ;
; 0.779 ns                                ; Sdram_Control_4Port:u7|control_interface:control1|timer[7]                                                                                                  ; Sdram_Control_4Port:u7|control_interface:control1|timer[7]                                                                                                                            ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk0 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.795 ns                 ;
; 0.779 ns                                ; Sdram_Control_4Port:u7|control_interface:control1|timer[13]                                                                                                 ; Sdram_Control_4Port:u7|control_interface:control1|timer[13]                                                                                                                           ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk0 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.795 ns                 ;
; 0.779 ns                                ; Sdram_Control_4Port:u7|control_interface:control1|timer[9]                                                                                                  ; Sdram_Control_4Port:u7|control_interface:control1|timer[9]                                                                                                                            ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk0 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.795 ns                 ;
; 0.779 ns                                ; Sdram_Control_4Port:u7|control_interface:control1|timer[11]                                                                                                 ; Sdram_Control_4Port:u7|control_interface:control1|timer[11]                                                                                                                           ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk0 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.795 ns                 ;
; 0.789 ns                                ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter_ffa[4]                 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter_ffa[5]                                           ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk0 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.805 ns                 ;
; 0.791 ns                                ; Sdram_Control_4Port:u7|command:command1|SA[4]                                                                                                               ; Sdram_Control_4Port:u7|SA[4]                                                                                                                                                          ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk0 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.807 ns                 ;
; 0.793 ns                                ; Sdram_Control_4Port:u7|command:command1|SA[9]                                                                                                               ; Sdram_Control_4Port:u7|SA[9]                                                                                                                                                          ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk0 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.809 ns                 ;
; 0.795 ns                                ; Sdram_Control_4Port:u7|command:command1|SA[1]                                                                                                               ; Sdram_Control_4Port:u7|SA[1]                                                                                                                                                          ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk0 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.811 ns                 ;
; 0.795 ns                                ; Sdram_Control_4Port:u7|rWR2_ADDR[8]                                                                                                                         ; Sdram_Control_4Port:u7|rWR2_ADDR[8]                                                                                                                                                   ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk0 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.811 ns                 ;
; 0.795 ns                                ; Sdram_Control_4Port:u7|rRD1_ADDR[8]                                                                                                                         ; Sdram_Control_4Port:u7|rRD1_ADDR[8]                                                                                                                                                   ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk0 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.811 ns                 ;
; 0.795 ns                                ; Sdram_Control_4Port:u7|control_interface:control1|init_timer[1]                                                                                             ; Sdram_Control_4Port:u7|control_interface:control1|init_timer[1]                                                                                                                       ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk0 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.811 ns                 ;
; 0.795 ns                                ; Sdram_Control_4Port:u7|control_interface:control1|timer[0]                                                                                                  ; Sdram_Control_4Port:u7|control_interface:control1|timer[0]                                                                                                                            ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk0 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.811 ns                 ;
; 0.796 ns                                ; Sdram_Control_4Port:u7|control_interface:control1|SADDR[17]                                                                                                 ; Sdram_Control_4Port:u7|command:command1|SA[9]                                                                                                                                         ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk0 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.812 ns                 ;
; 0.796 ns                                ; Sdram_Control_4Port:u7|command:command1|SA[7]                                                                                                               ; Sdram_Control_4Port:u7|SA[7]                                                                                                                                                          ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk0 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.812 ns                 ;
; 0.796 ns                                ; Sdram_Control_4Port:u7|command:command1|SA[5]                                                                                                               ; Sdram_Control_4Port:u7|SA[5]                                                                                                                                                          ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk0 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.812 ns                 ;
; 0.797 ns                                ; Sdram_Control_4Port:u7|command:command1|SA[3]                                                                                                               ; Sdram_Control_4Port:u7|SA[3]                                                                                                                                                          ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk0 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.813 ns                 ;
; 0.797 ns                                ; Sdram_Control_4Port:u7|command:command1|SA[0]                                                                                                               ; Sdram_Control_4Port:u7|SA[0]                                                                                                                                                          ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk0 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.813 ns                 ;
; 0.797 ns                                ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter_ffa[4]                   ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter_ffa[5]                                             ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk0 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.813 ns                 ;
; 0.798 ns                                ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter_ffa[6]                   ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter_ffa[7]                                             ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk0 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.814 ns                 ;
; 0.800 ns                                ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter_ffa[2]                   ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter_ffa[3]                                             ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk0 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.816 ns                 ;
; 0.802 ns                                ; Sdram_Control_4Port:u7|rWR2_ADDR[21]                                                                                                                        ; Sdram_Control_4Port:u7|rWR2_ADDR[21]                                                                                                                                                  ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk0 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.818 ns                 ;
; 0.802 ns                                ; Sdram_Control_4Port:u7|rWR1_ADDR[21]                                                                                                                        ; Sdram_Control_4Port:u7|rWR1_ADDR[21]                                                                                                                                                  ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk0 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.818 ns                 ;
; 0.802 ns                                ; Sdram_Control_4Port:u7|rRD1_ADDR[21]                                                                                                                        ; Sdram_Control_4Port:u7|rRD1_ADDR[21]                                                                                                                                                  ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk0 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.818 ns                 ;
; 0.802 ns                                ; Sdram_Control_4Port:u7|control_interface:control1|init_timer[14]                                                                                            ; Sdram_Control_4Port:u7|control_interface:control1|init_timer[14]                                                                                                                      ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk0 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.818 ns                 ;
; 0.802 ns                                ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter_ffa[6]                 ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter_ffa[7]                                           ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk0 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.818 ns                 ;
; 0.803 ns                                ; Sdram_Control_4Port:u7|command:command1|do_initial                                                                                                          ; Sdram_Control_4Port:u7|command:command1|oe4                                                                                                                                           ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk0 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.819 ns                 ;
; 0.803 ns                                ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|parity_ff                        ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|parity_ff                                                  ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk0 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.819 ns                 ;
; 0.803 ns                                ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter_ffa[6]                   ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter_ffa[7]                                             ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk0 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.819 ns                 ;
; 0.804 ns                                ; Sdram_Control_4Port:u7|rWR1_ADDR[8]                                                                                                                         ; Sdram_Control_4Port:u7|rWR1_ADDR[8]                                                                                                                                                   ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk0 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.820 ns                 ;
; 0.804 ns                                ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter_ffa[8]                   ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter_ffa[8]                                             ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk0 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.820 ns                 ;
; 0.805 ns                                ; Sdram_Control_4Port:u7|rRD1_ADDR[9]                                                                                                                         ; Sdram_Control_4Port:u7|rRD1_ADDR[9]                                                                                                                                                   ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk0 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.821 ns                 ;
; 0.805 ns                                ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter_ffa[4]                   ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter_ffa[5]                                             ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk0 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.821 ns                 ;
; 0.806 ns                                ; Sdram_Control_4Port:u7|rWR2_ADDR[10]                                                                                                                        ; Sdram_Control_4Port:u7|rWR2_ADDR[10]                                                                                                                                                  ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk0 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.822 ns                 ;
; 0.806 ns                                ; Sdram_Control_4Port:u7|rWR2_ADDR[12]                                                                                                                        ; Sdram_Control_4Port:u7|rWR2_ADDR[12]                                                                                                                                                  ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk0 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.822 ns                 ;
; 0.806 ns                                ; Sdram_Control_4Port:u7|rWR2_ADDR[15]                                                                                                                        ; Sdram_Control_4Port:u7|rWR2_ADDR[15]                                                                                                                                                  ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk0 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.822 ns                 ;
; 0.806 ns                                ; Sdram_Control_4Port:u7|rRD2_ADDR[20]                                                                                                                        ; Sdram_Control_4Port:u7|rRD2_ADDR[20]                                                                                                                                                  ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk0 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.822 ns                 ;
; 0.806 ns                                ; Sdram_Control_4Port:u7|rRD2_ADDR[21]                                                                                                                        ; Sdram_Control_4Port:u7|rRD2_ADDR[21]                                                                                                                                                  ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk0 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.822 ns                 ;
; 0.806 ns                                ; Sdram_Control_4Port:u7|rRD1_ADDR[17]                                                                                                                        ; Sdram_Control_4Port:u7|rRD1_ADDR[17]                                                                                                                                                  ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk0 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.822 ns                 ;
; 0.806 ns                                ; Sdram_Control_4Port:u7|rRD1_ADDR[19]                                                                                                                        ; Sdram_Control_4Port:u7|rRD1_ADDR[19]                                                                                                                                                  ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk0 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.822 ns                 ;
; 0.806 ns                                ; Sdram_Control_4Port:u7|control_interface:control1|init_timer[3]                                                                                             ; Sdram_Control_4Port:u7|control_interface:control1|init_timer[3]                                                                                                                       ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk0 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.822 ns                 ;
; 0.806 ns                                ; Sdram_Control_4Port:u7|control_interface:control1|init_timer[5]                                                                                             ; Sdram_Control_4Port:u7|control_interface:control1|init_timer[5]                                                                                                                       ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk0 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.822 ns                 ;
; 0.806 ns                                ; Sdram_Control_4Port:u7|control_interface:control1|init_timer[8]                                                                                             ; Sdram_Control_4Port:u7|control_interface:control1|init_timer[8]                                                                                                                       ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk0 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.822 ns                 ;
; 0.806 ns                                ; Sdram_Control_4Port:u7|control_interface:control1|timer[4]                                                                                                  ; Sdram_Control_4Port:u7|control_interface:control1|timer[4]                                                                                                                            ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk0 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.822 ns                 ;
; 0.806 ns                                ; Sdram_Control_4Port:u7|control_interface:control1|timer[14]                                                                                                 ; Sdram_Control_4Port:u7|control_interface:control1|timer[14]                                                                                                                           ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk0 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.822 ns                 ;
; 0.806 ns                                ; Sdram_Control_4Port:u7|control_interface:control1|timer[2]                                                                                                  ; Sdram_Control_4Port:u7|control_interface:control1|timer[2]                                                                                                                            ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk0 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.822 ns                 ;
; 0.807 ns                                ; Sdram_Control_4Port:u7|CMD[0]                                                                                                                               ; Sdram_Control_4Port:u7|control_interface:control1|READA                                                                                                                               ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk0 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.823 ns                 ;
; 0.808 ns                                ; Sdram_Control_4Port:u7|command:command1|rw_flag                                                                                                             ; Sdram_Control_4Port:u7|command:command1|WE_N                                                                                                                                          ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk0 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.824 ns                 ;
; 0.808 ns                                ; Sdram_Control_4Port:u7|control_interface:control1|SADDR[18]                                                                                                 ; Sdram_Control_4Port:u7|command:command1|SA[10]                                                                                                                                        ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk0 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.824 ns                 ;
; 0.809 ns                                ; Sdram_Control_4Port:u7|rWR2_ADDR[9]                                                                                                                         ; Sdram_Control_4Port:u7|rWR2_ADDR[9]                                                                                                                                                   ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk0 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.825 ns                 ;
; 0.809 ns                                ; Sdram_Control_4Port:u7|rRD2_ADDR[16]                                                                                                                        ; Sdram_Control_4Port:u7|rRD2_ADDR[16]                                                                                                                                                  ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk0 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.825 ns                 ;
; 0.809 ns                                ; Sdram_Control_4Port:u7|rRD2_ADDR[18]                                                                                                                        ; Sdram_Control_4Port:u7|rRD2_ADDR[18]                                                                                                                                                  ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk0 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.825 ns                 ;
; 0.809 ns                                ; Sdram_Control_4Port:u7|rWR1_ADDR[17]                                                                                                                        ; Sdram_Control_4Port:u7|rWR1_ADDR[17]                                                                                                                                                  ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk0 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.825 ns                 ;
; Timing analysis restricted to 200 rows. ; To change the limit use Settings (Assignments menu)                                                                                                         ;                                                                                                                                                                                       ;                                              ;                                              ;                            ;                            ;                          ;
+-----------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------+----------------------------------------------+----------------------------+----------------------------+--------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Hold: 'SDRAM_PLL:PLL1|altpll:altpll_component|_clk1'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                     ;
+-----------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------+----------------------------------------------+----------------------------+----------------------------+--------------------------+
; Minimum Slack                           ; From                                                                                                                                                                                                            ; To                                                                                                                                                                                                              ; From Clock                                   ; To Clock                                     ; Required Hold Relationship ; Required Shortest P2P Time ; Actual Shortest P2P Time ;
+-----------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------+----------------------------------------------+----------------------------+----------------------------+--------------------------+
; 0.391 ns                                ; system_0:u0|uart:the_uart|uart_tx:the_uart_tx|pre_txd                                                                                                                                                           ; system_0:u0|uart:the_uart|uart_tx:the_uart_tx|pre_txd                                                                                                                                                           ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; system_0:u0|epcs_controller:the_epcs_controller|epcs_controller_sub:the_epcs_controller_sub|rd_strobe                                                                                                           ; system_0:u0|epcs_controller:the_epcs_controller|epcs_controller_sub:the_epcs_controller_sub|rd_strobe                                                                                                           ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; system_0:u0|jtag_uart:the_jtag_uart|jtag_uart_scfifo_w:the_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_1n21:auto_generated|a_dpfifo_8t21:dpfifo|a_fefifo_7cf:fifo_state|b_non_empty                                  ; system_0:u0|jtag_uart:the_jtag_uart|jtag_uart_scfifo_w:the_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_1n21:auto_generated|a_dpfifo_8t21:dpfifo|a_fefifo_7cf:fifo_state|b_non_empty                                  ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; system_0:u0|epcs_controller:the_epcs_controller|epcs_controller_sub:the_epcs_controller_sub|MISO_reg                                                                                                            ; system_0:u0|epcs_controller:the_epcs_controller|epcs_controller_sub:the_epcs_controller_sub|MISO_reg                                                                                                            ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; system_0:u0|uart:the_uart|uart_tx:the_uart_tx|unxshiftxtx_shift_register_contentsxtx_shift_reg_outxx5_out[9]                                                                                                    ; system_0:u0|uart:the_uart|uart_tx:the_uart_tx|unxshiftxtx_shift_register_contentsxtx_shift_reg_outxx5_out[9]                                                                                                    ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; system_0:u0|jtag_uart:the_jtag_uart|woverflow                                                                                                                                                                   ; system_0:u0|jtag_uart:the_jtag_uart|woverflow                                                                                                                                                                   ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; system_0:u0|jtag_uart:the_jtag_uart|ac                                                                                                                                                                          ; system_0:u0|jtag_uart:the_jtag_uart|ac                                                                                                                                                                          ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; system_0:u0|jtag_uart:the_jtag_uart|alt_jtag_atlantic:jtag_uart_alt_jtag_atlantic|t_ena~reg0                                                                                                                    ; system_0:u0|jtag_uart:the_jtag_uart|alt_jtag_atlantic:jtag_uart_alt_jtag_atlantic|t_ena~reg0                                                                                                                    ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; system_0:u0|jtag_uart:the_jtag_uart|rvalid                                                                                                                                                                      ; system_0:u0|jtag_uart:the_jtag_uart|rvalid                                                                                                                                                                      ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; system_0:u0|epcs_controller:the_epcs_controller|epcs_controller_sub:the_epcs_controller_sub|slowcount[1]                                                                                                        ; system_0:u0|epcs_controller:the_epcs_controller|epcs_controller_sub:the_epcs_controller_sub|slowcount[1]                                                                                                        ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; system_0:u0|epcs_controller:the_epcs_controller|epcs_controller_sub:the_epcs_controller_sub|slowcount[0]                                                                                                        ; system_0:u0|epcs_controller:the_epcs_controller|epcs_controller_sub:the_epcs_controller_sub|slowcount[0]                                                                                                        ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; system_0:u0|epcs_controller:the_epcs_controller|epcs_controller_sub:the_epcs_controller_sub|SCLK_reg                                                                                                            ; system_0:u0|epcs_controller:the_epcs_controller|epcs_controller_sub:the_epcs_controller_sub|SCLK_reg                                                                                                            ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; system_0:u0|jtag_uart:the_jtag_uart|jtag_uart_scfifo_r:the_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_1n21:auto_generated|a_dpfifo_8t21:dpfifo|a_fefifo_7cf:fifo_state|b_full                                       ; system_0:u0|jtag_uart:the_jtag_uart|jtag_uart_scfifo_r:the_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_1n21:auto_generated|a_dpfifo_8t21:dpfifo|a_fefifo_7cf:fifo_state|b_full                                       ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; system_0:u0|epcs_controller:the_epcs_controller|epcs_controller_sub:the_epcs_controller_sub|wr_strobe                                                                                                           ; system_0:u0|epcs_controller:the_epcs_controller|epcs_controller_sub:the_epcs_controller_sub|wr_strobe                                                                                                           ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; system_0:u0|SD_DAT:the_SD_DAT|data_out                                                                                                                                                                          ; system_0:u0|SD_DAT:the_SD_DAT|data_out                                                                                                                                                                          ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; system_0:u0|SD_CMD:the_SD_CMD|data_out                                                                                                                                                                          ; system_0:u0|SD_CMD:the_SD_CMD|data_out                                                                                                                                                                          ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; system_0:u0|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_oci_debug:the_cpu_0_nios2_oci_debug|resetlatch                                                                                      ; system_0:u0|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_oci_debug:the_cpu_0_nios2_oci_debug|resetlatch                                                                                      ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; system_0:u0|uart:the_uart|uart_tx:the_uart_tx|unxshiftxtx_shift_register_contentsxtx_shift_reg_outxx5_out[0]                                                                                                    ; system_0:u0|uart:the_uart|uart_tx:the_uart_tx|unxshiftxtx_shift_register_contentsxtx_shift_reg_outxx5_out[0]                                                                                                    ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; system_0:u0|epcs_controller:the_epcs_controller|epcs_controller_sub:the_epcs_controller_sub|transmitting                                                                                                        ; system_0:u0|epcs_controller:the_epcs_controller|epcs_controller_sub:the_epcs_controller_sub|transmitting                                                                                                        ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; system_0:u0|epcs_controller:the_epcs_controller|epcs_controller_sub:the_epcs_controller_sub|tx_holding_primed                                                                                                   ; system_0:u0|epcs_controller:the_epcs_controller|epcs_controller_sub:the_epcs_controller_sub|tx_holding_primed                                                                                                   ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; system_0:u0|epcs_controller:the_epcs_controller|epcs_controller_sub:the_epcs_controller_sub|state[4]                                                                                                            ; system_0:u0|epcs_controller:the_epcs_controller|epcs_controller_sub:the_epcs_controller_sub|state[4]                                                                                                            ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; system_0:u0|jtag_uart:the_jtag_uart|jtag_uart_scfifo_w:the_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_1n21:auto_generated|a_dpfifo_8t21:dpfifo|a_fefifo_7cf:fifo_state|b_full                                       ; system_0:u0|jtag_uart:the_jtag_uart|jtag_uart_scfifo_w:the_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_1n21:auto_generated|a_dpfifo_8t21:dpfifo|a_fefifo_7cf:fifo_state|b_full                                       ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; system_0:u0|jtag_uart:the_jtag_uart|jtag_uart_scfifo_r:the_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_1n21:auto_generated|a_dpfifo_8t21:dpfifo|a_fefifo_7cf:fifo_state|b_non_empty                                  ; system_0:u0|jtag_uart:the_jtag_uart|jtag_uart_scfifo_r:the_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_1n21:auto_generated|a_dpfifo_8t21:dpfifo|a_fefifo_7cf:fifo_state|b_non_empty                                  ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; system_0:u0|SD_DAT:the_SD_DAT|data_dir                                                                                                                                                                          ; system_0:u0|SD_DAT:the_SD_DAT|data_dir                                                                                                                                                                          ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; system_0:u0|SD_CMD:the_SD_CMD|data_dir                                                                                                                                                                          ; system_0:u0|SD_CMD:the_SD_CMD|data_dir                                                                                                                                                                          ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; system_0:u0|uart_s1_arbitrator:the_uart_s1|d1_reasons_to_wait                                                                                                                                                   ; system_0:u0|uart_s1_arbitrator:the_uart_s1|d1_reasons_to_wait                                                                                                                                                   ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; system_0:u0|epcs_controller:the_epcs_controller|epcs_controller_sub:the_epcs_controller_sub|ROE                                                                                                                 ; system_0:u0|epcs_controller:the_epcs_controller|epcs_controller_sub:the_epcs_controller_sub|ROE                                                                                                                 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; system_0:u0|epcs_controller:the_epcs_controller|epcs_controller_sub:the_epcs_controller_sub|EOP                                                                                                                 ; system_0:u0|epcs_controller:the_epcs_controller|epcs_controller_sub:the_epcs_controller_sub|EOP                                                                                                                 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; system_0:u0|epcs_controller:the_epcs_controller|epcs_controller_sub:the_epcs_controller_sub|RRDY                                                                                                                ; system_0:u0|epcs_controller:the_epcs_controller|epcs_controller_sub:the_epcs_controller_sub|RRDY                                                                                                                ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; system_0:u0|epcs_controller:the_epcs_controller|epcs_controller_sub:the_epcs_controller_sub|TOE                                                                                                                 ; system_0:u0|epcs_controller:the_epcs_controller|epcs_controller_sub:the_epcs_controller_sub|TOE                                                                                                                 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; system_0:u0|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_oci_debug:the_cpu_0_nios2_oci_debug|monitor_go                                                                                      ; system_0:u0|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_oci_debug:the_cpu_0_nios2_oci_debug|monitor_go                                                                                      ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; system_0:u0|cpu_0:the_cpu_0|ic_fill_valid_bits[7]                                                                                                                                                               ; system_0:u0|cpu_0:the_cpu_0|ic_fill_valid_bits[7]                                                                                                                                                               ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; system_0:u0|cpu_0:the_cpu_0|ic_fill_valid_bits[6]                                                                                                                                                               ; system_0:u0|cpu_0:the_cpu_0|ic_fill_valid_bits[6]                                                                                                                                                               ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; system_0:u0|cpu_0:the_cpu_0|ic_fill_valid_bits[5]                                                                                                                                                               ; system_0:u0|cpu_0:the_cpu_0|ic_fill_valid_bits[5]                                                                                                                                                               ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; system_0:u0|cpu_0:the_cpu_0|ic_fill_valid_bits[4]                                                                                                                                                               ; system_0:u0|cpu_0:the_cpu_0|ic_fill_valid_bits[4]                                                                                                                                                               ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; system_0:u0|cpu_0:the_cpu_0|ic_fill_valid_bits[3]                                                                                                                                                               ; system_0:u0|cpu_0:the_cpu_0|ic_fill_valid_bits[3]                                                                                                                                                               ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; system_0:u0|cpu_0:the_cpu_0|ic_fill_valid_bits[2]                                                                                                                                                               ; system_0:u0|cpu_0:the_cpu_0|ic_fill_valid_bits[2]                                                                                                                                                               ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; system_0:u0|cpu_0:the_cpu_0|ic_fill_valid_bits[1]                                                                                                                                                               ; system_0:u0|cpu_0:the_cpu_0|ic_fill_valid_bits[1]                                                                                                                                                               ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; system_0:u0|cpu_0:the_cpu_0|ic_fill_valid_bits[0]                                                                                                                                                               ; system_0:u0|cpu_0:the_cpu_0|ic_fill_valid_bits[0]                                                                                                                                                               ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; system_0:u0|SD_CLK:the_SD_CLK|data_out                                                                                                                                                                          ; system_0:u0|SD_CLK:the_SD_CLK|data_out                                                                                                                                                                          ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; system_0:u0|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_ocimem:the_cpu_0_nios2_ocimem|MonRd                                                                                                 ; system_0:u0|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_ocimem:the_cpu_0_nios2_ocimem|MonRd                                                                                                 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; system_0:u0|uart:the_uart|uart_tx:the_uart_tx|tx_ready                                                                                                                                                          ; system_0:u0|uart:the_uart|uart_tx:the_uart_tx|tx_ready                                                                                                                                                          ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; system_0:u0|uart:the_uart|uart_tx:the_uart_tx|tx_overrun                                                                                                                                                        ; system_0:u0|uart:the_uart|uart_tx:the_uart_tx|tx_overrun                                                                                                                                                        ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; system_0:u0|uart:the_uart|uart_rx:the_uart_rx|framing_error                                                                                                                                                     ; system_0:u0|uart:the_uart|uart_rx:the_uart_rx|framing_error                                                                                                                                                     ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; system_0:u0|epcs_controller_epcs_control_port_arbitrator:the_epcs_controller_epcs_control_port|epcs_controller_epcs_control_port_arb_share_counter[0]                                                           ; system_0:u0|epcs_controller_epcs_control_port_arbitrator:the_epcs_controller_epcs_control_port|epcs_controller_epcs_control_port_arb_share_counter[0]                                                           ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; system_0:u0|cpu_0_jtag_debug_module_arbitrator:the_cpu_0_jtag_debug_module|cpu_0_jtag_debug_module_arb_share_counter[0]                                                                                         ; system_0:u0|cpu_0_jtag_debug_module_arbitrator:the_cpu_0_jtag_debug_module|cpu_0_jtag_debug_module_arb_share_counter[0]                                                                                         ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; system_0:u0|tri_state_bridge_0_avalon_slave_arbitrator:the_tri_state_bridge_0_avalon_slave|tri_state_bridge_0_avalon_slave_reg_firsttransfer                                                                    ; system_0:u0|tri_state_bridge_0_avalon_slave_arbitrator:the_tri_state_bridge_0_avalon_slave|tri_state_bridge_0_avalon_slave_reg_firsttransfer                                                                    ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; system_0:u0|cpu_0:the_cpu_0|ic_fill_ap_cnt[0]                                                                                                                                                                   ; system_0:u0|cpu_0:the_cpu_0|ic_fill_ap_cnt[0]                                                                                                                                                                   ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; system_0:u0|cpu_0:the_cpu_0|ic_fill_ap_cnt[1]                                                                                                                                                                   ; system_0:u0|cpu_0:the_cpu_0|ic_fill_ap_cnt[1]                                                                                                                                                                   ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; system_0:u0|ssram_avalon_slave_0_arbitrator:the_ssram_avalon_slave_0|ssram_avalon_slave_0_reg_firsttransfer                                                                                                     ; system_0:u0|ssram_avalon_slave_0_arbitrator:the_ssram_avalon_slave_0|ssram_avalon_slave_0_reg_firsttransfer                                                                                                     ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; system_0:u0|jtag_uart:the_jtag_uart|pause_irq                                                                                                                                                                   ; system_0:u0|jtag_uart:the_jtag_uart|pause_irq                                                                                                                                                                   ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; system_0:u0|uart:the_uart|uart_rx:the_uart_rx|break_detect                                                                                                                                                      ; system_0:u0|uart:the_uart|uart_rx:the_uart_rx|break_detect                                                                                                                                                      ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; system_0:u0|uart:the_uart|uart_rx:the_uart_rx|rx_overrun                                                                                                                                                        ; system_0:u0|uart:the_uart|uart_rx:the_uart_rx|rx_overrun                                                                                                                                                        ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; system_0:u0|tri_state_bridge_0_avalon_slave_arbitrator:the_tri_state_bridge_0_avalon_slave|tri_state_bridge_0_avalon_slave_arb_share_counter[2]                                                                 ; system_0:u0|tri_state_bridge_0_avalon_slave_arbitrator:the_tri_state_bridge_0_avalon_slave|tri_state_bridge_0_avalon_slave_arb_share_counter[2]                                                                 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; system_0:u0|tri_state_bridge_0_avalon_slave_arbitrator:the_tri_state_bridge_0_avalon_slave|tri_state_bridge_0_avalon_slave_arb_share_counter[0]                                                                 ; system_0:u0|tri_state_bridge_0_avalon_slave_arbitrator:the_tri_state_bridge_0_avalon_slave|tri_state_bridge_0_avalon_slave_arb_share_counter[0]                                                                 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; system_0:u0|tri_state_bridge_0_avalon_slave_arbitrator:the_tri_state_bridge_0_avalon_slave|tri_state_bridge_0_avalon_slave_arb_share_counter[1]                                                                 ; system_0:u0|tri_state_bridge_0_avalon_slave_arbitrator:the_tri_state_bridge_0_avalon_slave|tri_state_bridge_0_avalon_slave_arb_share_counter[1]                                                                 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; system_0:u0|cpu_0:the_cpu_0|ic_fill_ap_cnt[2]                                                                                                                                                                   ; system_0:u0|cpu_0:the_cpu_0|ic_fill_ap_cnt[2]                                                                                                                                                                   ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; system_0:u0|ssram_avalon_slave_0_arbitrator:the_ssram_avalon_slave_0|ssram_avalon_slave_0_arb_share_counter[1]                                                                                                  ; system_0:u0|ssram_avalon_slave_0_arbitrator:the_ssram_avalon_slave_0|ssram_avalon_slave_0_arb_share_counter[1]                                                                                                  ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; system_0:u0|ssram_avalon_slave_0_arbitrator:the_ssram_avalon_slave_0|ssram_avalon_slave_0_arb_share_counter[2]                                                                                                  ; system_0:u0|ssram_avalon_slave_0_arbitrator:the_ssram_avalon_slave_0|ssram_avalon_slave_0_arb_share_counter[2]                                                                                                  ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; system_0:u0|cpu_0_instruction_master_arbitrator:the_cpu_0_instruction_master|cpu_0_instruction_master_dbs_address[0]                                                                                            ; system_0:u0|cpu_0_instruction_master_arbitrator:the_cpu_0_instruction_master|cpu_0_instruction_master_dbs_address[0]                                                                                            ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; system_0:u0|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_oci_debug:the_cpu_0_nios2_oci_debug|monitor_ready                                                                                   ; system_0:u0|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_oci_debug:the_cpu_0_nios2_oci_debug|monitor_ready                                                                                   ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; system_0:u0|button_pio:the_button_pio|edge_capture[2]                                                                                                                                                           ; system_0:u0|button_pio:the_button_pio|edge_capture[2]                                                                                                                                                           ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; system_0:u0|button_pio:the_button_pio|edge_capture[0]                                                                                                                                                           ; system_0:u0|button_pio:the_button_pio|edge_capture[0]                                                                                                                                                           ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; system_0:u0|button_pio:the_button_pio|edge_capture[1]                                                                                                                                                           ; system_0:u0|button_pio:the_button_pio|edge_capture[1]                                                                                                                                                           ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; system_0:u0|button_pio:the_button_pio|edge_capture[3]                                                                                                                                                           ; system_0:u0|button_pio:the_button_pio|edge_capture[3]                                                                                                                                                           ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; system_0:u0|cpu_0:the_cpu_0|ic_fill_ap_offset[1]                                                                                                                                                                ; system_0:u0|cpu_0:the_cpu_0|ic_fill_ap_offset[1]                                                                                                                                                                ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; system_0:u0|cpu_0:the_cpu_0|ic_fill_ap_offset[0]                                                                                                                                                                ; system_0:u0|cpu_0:the_cpu_0|ic_fill_ap_offset[0]                                                                                                                                                                ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; system_0:u0|uart:the_uart|uart_rx:the_uart_rx|rx_char_ready                                                                                                                                                     ; system_0:u0|uart:the_uart|uart_rx:the_uart_rx|rx_char_ready                                                                                                                                                     ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; system_0:u0|lcd_control_slave_arbitrator:the_lcd_control_slave|d1_reasons_to_wait                                                                                                                               ; system_0:u0|lcd_control_slave_arbitrator:the_lcd_control_slave|d1_reasons_to_wait                                                                                                                               ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; system_0:u0|epcs_controller_epcs_control_port_arbitrator:the_epcs_controller_epcs_control_port|epcs_controller_epcs_control_port_arb_share_counter[1]                                                           ; system_0:u0|epcs_controller_epcs_control_port_arbitrator:the_epcs_controller_epcs_control_port|epcs_controller_epcs_control_port_arb_share_counter[1]                                                           ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; system_0:u0|cpu_0_jtag_debug_module_arbitrator:the_cpu_0_jtag_debug_module|cpu_0_jtag_debug_module_arb_share_counter[1]                                                                                         ; system_0:u0|cpu_0_jtag_debug_module_arbitrator:the_cpu_0_jtag_debug_module|cpu_0_jtag_debug_module_arb_share_counter[1]                                                                                         ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; system_0:u0|cpu_0:the_cpu_0|ic_fill_prevent_refill                                                                                                                                                              ; system_0:u0|cpu_0:the_cpu_0|ic_fill_prevent_refill                                                                                                                                                              ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; system_0:u0|cpu_0_instruction_master_arbitrator:the_cpu_0_instruction_master|cpu_0_instruction_master_dbs_rdv_counter[0]                                                                                        ; system_0:u0|cpu_0_instruction_master_arbitrator:the_cpu_0_instruction_master|cpu_0_instruction_master_dbs_rdv_counter[0]                                                                                        ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; system_0:u0|cpu_0_instruction_master_arbitrator:the_cpu_0_instruction_master|cpu_0_instruction_master_dbs_rdv_counter[1]                                                                                        ; system_0:u0|cpu_0_instruction_master_arbitrator:the_cpu_0_instruction_master|cpu_0_instruction_master_dbs_rdv_counter[1]                                                                                        ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; system_0:u0|cpu_0_instruction_master_arbitrator:the_cpu_0_instruction_master|cpu_0_instruction_master_dbs_address[1]                                                                                            ; system_0:u0|cpu_0_instruction_master_arbitrator:the_cpu_0_instruction_master|cpu_0_instruction_master_dbs_address[1]                                                                                            ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; system_0:u0|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_ocimem:the_cpu_0_nios2_ocimem|MonWr                                                                                                 ; system_0:u0|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_ocimem:the_cpu_0_nios2_ocimem|MonWr                                                                                                 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; system_0:u0|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_avalon_reg:the_cpu_0_nios2_avalon_reg|oci_single_step_mode                                                                          ; system_0:u0|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_avalon_reg:the_cpu_0_nios2_avalon_reg|oci_single_step_mode                                                                          ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; system_0:u0|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_oci_debug:the_cpu_0_nios2_oci_debug|probepresent                                                                                    ; system_0:u0|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_oci_debug:the_cpu_0_nios2_oci_debug|probepresent                                                                                    ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; system_0:u0|ssram_avalon_slave_0_arbitrator:the_ssram_avalon_slave_0|ssram_avalon_slave_0_wait_counter[1]                                                                                                       ; system_0:u0|ssram_avalon_slave_0_arbitrator:the_ssram_avalon_slave_0|ssram_avalon_slave_0_wait_counter[1]                                                                                                       ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; system_0:u0|tri_state_bridge_0_avalon_slave_arbitrator:the_tri_state_bridge_0_avalon_slave|last_cycle_cpu_0_data_master_granted_slave_cfi_flash_0_s1                                                            ; system_0:u0|tri_state_bridge_0_avalon_slave_arbitrator:the_tri_state_bridge_0_avalon_slave|last_cycle_cpu_0_data_master_granted_slave_cfi_flash_0_s1                                                            ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; system_0:u0|cpu_0:the_cpu_0|ic_fill_ap_cnt[3]                                                                                                                                                                   ; system_0:u0|cpu_0:the_cpu_0|ic_fill_ap_cnt[3]                                                                                                                                                                   ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; system_0:u0|cpu_0:the_cpu_0|ic_fill_active                                                                                                                                                                      ; system_0:u0|cpu_0:the_cpu_0|ic_fill_active                                                                                                                                                                      ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; system_0:u0|VGA_0_avalon_slave_0_arbitrator:the_VGA_0_avalon_slave_0|d1_reasons_to_wait                                                                                                                         ; system_0:u0|VGA_0_avalon_slave_0_arbitrator:the_VGA_0_avalon_slave_0|d1_reasons_to_wait                                                                                                                         ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; system_0:u0|ISP1362_avalon_slave_0_arbitrator:the_ISP1362_avalon_slave_0|d1_reasons_to_wait                                                                                                                     ; system_0:u0|ISP1362_avalon_slave_0_arbitrator:the_ISP1362_avalon_slave_0|d1_reasons_to_wait                                                                                                                     ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; system_0:u0|timer_1:the_timer_1|timeout_occurred                                                                                                                                                                ; system_0:u0|timer_1:the_timer_1|timeout_occurred                                                                                                                                                                ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; system_0:u0|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_oci_debug:the_cpu_0_nios2_oci_debug|monitor_error                                                                                   ; system_0:u0|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_oci_debug:the_cpu_0_nios2_oci_debug|monitor_error                                                                                   ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; system_0:u0|timer_0:the_timer_0|timeout_occurred                                                                                                                                                                ; system_0:u0|timer_0:the_timer_0|timeout_occurred                                                                                                                                                                ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; system_0:u0|DM9000A_avalon_slave_0_arbitrator:the_DM9000A_avalon_slave_0|d1_reasons_to_wait                                                                                                                     ; system_0:u0|DM9000A_avalon_slave_0_arbitrator:the_DM9000A_avalon_slave_0|d1_reasons_to_wait                                                                                                                     ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; system_0:u0|ssram_avalon_slave_0_arbitrator:the_ssram_avalon_slave_0|last_cycle_cpu_0_data_master_granted_slave_ssram_avalon_slave_0                                                                            ; system_0:u0|ssram_avalon_slave_0_arbitrator:the_ssram_avalon_slave_0|last_cycle_cpu_0_data_master_granted_slave_ssram_avalon_slave_0                                                                            ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; system_0:u0|ssram_avalon_slave_0_arbitrator:the_ssram_avalon_slave_0|ssram_avalon_slave_0_wait_counter[0]                                                                                                       ; system_0:u0|ssram_avalon_slave_0_arbitrator:the_ssram_avalon_slave_0|ssram_avalon_slave_0_wait_counter[0]                                                                                                       ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; system_0:u0|epcs_controller_epcs_control_port_arbitrator:the_epcs_controller_epcs_control_port|last_cycle_cpu_0_data_master_granted_slave_epcs_controller_epcs_control_port                                     ; system_0:u0|epcs_controller_epcs_control_port_arbitrator:the_epcs_controller_epcs_control_port|last_cycle_cpu_0_data_master_granted_slave_epcs_controller_epcs_control_port                                     ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; system_0:u0|tri_state_bridge_0_avalon_slave_arbitrator:the_tri_state_bridge_0_avalon_slave|last_cycle_cpu_0_instruction_master_granted_slave_cfi_flash_0_s1                                                     ; system_0:u0|tri_state_bridge_0_avalon_slave_arbitrator:the_tri_state_bridge_0_avalon_slave|last_cycle_cpu_0_instruction_master_granted_slave_cfi_flash_0_s1                                                     ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; system_0:u0|cpu_0_jtag_debug_module_arbitrator:the_cpu_0_jtag_debug_module|last_cycle_cpu_0_data_master_granted_slave_cpu_0_jtag_debug_module                                                                   ; system_0:u0|cpu_0_jtag_debug_module_arbitrator:the_cpu_0_jtag_debug_module|last_cycle_cpu_0_data_master_granted_slave_cpu_0_jtag_debug_module                                                                   ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; system_0:u0|cpu_0_instruction_master_arbitrator:the_cpu_0_instruction_master|cpu_0_instruction_master_latency_counter[0]                                                                                        ; system_0:u0|cpu_0_instruction_master_arbitrator:the_cpu_0_instruction_master|cpu_0_instruction_master_latency_counter[0]                                                                                        ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; system_0:u0|ssram_avalon_slave_0_arbitrator:the_ssram_avalon_slave_0|last_cycle_cpu_0_instruction_master_granted_slave_ssram_avalon_slave_0                                                                     ; system_0:u0|ssram_avalon_slave_0_arbitrator:the_ssram_avalon_slave_0|last_cycle_cpu_0_instruction_master_granted_slave_ssram_avalon_slave_0                                                                     ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; system_0:u0|cpu_0:the_cpu_0|wait_for_one_post_bret_inst                                                                                                                                                         ; system_0:u0|cpu_0:the_cpu_0|wait_for_one_post_bret_inst                                                                                                                                                         ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; system_0:u0|epcs_controller_epcs_control_port_arbitrator:the_epcs_controller_epcs_control_port|epcs_controller_epcs_control_port_arb_addend[0]                                                                  ; system_0:u0|epcs_controller_epcs_control_port_arbitrator:the_epcs_controller_epcs_control_port|epcs_controller_epcs_control_port_arb_addend[0]                                                                  ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; system_0:u0|epcs_controller_epcs_control_port_arbitrator:the_epcs_controller_epcs_control_port|epcs_controller_epcs_control_port_arb_addend[1]                                                                  ; system_0:u0|epcs_controller_epcs_control_port_arbitrator:the_epcs_controller_epcs_control_port|epcs_controller_epcs_control_port_arb_addend[1]                                                                  ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; system_0:u0|epcs_controller_epcs_control_port_arbitrator:the_epcs_controller_epcs_control_port|epcs_controller_epcs_control_port_slavearbiterlockenable                                                         ; system_0:u0|epcs_controller_epcs_control_port_arbitrator:the_epcs_controller_epcs_control_port|epcs_controller_epcs_control_port_slavearbiterlockenable                                                         ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; system_0:u0|epcs_controller_epcs_control_port_arbitrator:the_epcs_controller_epcs_control_port|last_cycle_cpu_0_instruction_master_granted_slave_epcs_controller_epcs_control_port                              ; system_0:u0|epcs_controller_epcs_control_port_arbitrator:the_epcs_controller_epcs_control_port|last_cycle_cpu_0_instruction_master_granted_slave_epcs_controller_epcs_control_port                              ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; system_0:u0|cpu_0_jtag_debug_module_arbitrator:the_cpu_0_jtag_debug_module|cpu_0_jtag_debug_module_slavearbiterlockenable                                                                                       ; system_0:u0|cpu_0_jtag_debug_module_arbitrator:the_cpu_0_jtag_debug_module|cpu_0_jtag_debug_module_slavearbiterlockenable                                                                                       ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; system_0:u0|cpu_0_jtag_debug_module_arbitrator:the_cpu_0_jtag_debug_module|last_cycle_cpu_0_instruction_master_granted_slave_cpu_0_jtag_debug_module                                                            ; system_0:u0|cpu_0_jtag_debug_module_arbitrator:the_cpu_0_jtag_debug_module|last_cycle_cpu_0_instruction_master_granted_slave_cpu_0_jtag_debug_module                                                            ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; system_0:u0|cpu_0_data_master_arbitrator:the_cpu_0_data_master|cpu_0_data_master_dbs_address[0]                                                                                                                 ; system_0:u0|cpu_0_data_master_arbitrator:the_cpu_0_data_master|cpu_0_data_master_dbs_address[0]                                                                                                                 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; system_0:u0|tri_state_bridge_0_avalon_slave_arbitrator:the_tri_state_bridge_0_avalon_slave|tri_state_bridge_0_avalon_slave_slavearbiterlockenable                                                               ; system_0:u0|tri_state_bridge_0_avalon_slave_arbitrator:the_tri_state_bridge_0_avalon_slave|tri_state_bridge_0_avalon_slave_slavearbiterlockenable                                                               ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; system_0:u0|cpu_0:the_cpu_0|i_read~reg0                                                                                                                                                                         ; system_0:u0|cpu_0:the_cpu_0|i_read~reg0                                                                                                                                                                         ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; system_0:u0|ssram_avalon_slave_0_arbitrator:the_ssram_avalon_slave_0|ssram_avalon_slave_0_slavearbiterlockenable                                                                                                ; system_0:u0|ssram_avalon_slave_0_arbitrator:the_ssram_avalon_slave_0|ssram_avalon_slave_0_slavearbiterlockenable                                                                                                ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; system_0:u0|cpu_0_data_master_arbitrator:the_cpu_0_data_master|cpu_0_data_master_dbs_address[1]                                                                                                                 ; system_0:u0|cpu_0_data_master_arbitrator:the_cpu_0_data_master|cpu_0_data_master_dbs_address[1]                                                                                                                 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; system_0:u0|cpu_0:the_cpu_0|hbreak_enabled                                                                                                                                                                      ; system_0:u0|cpu_0:the_cpu_0|hbreak_enabled                                                                                                                                                                      ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; system_0:u0|cpu_0:the_cpu_0|latched_oci_tb_hbreak_req                                                                                                                                                           ; system_0:u0|cpu_0:the_cpu_0|latched_oci_tb_hbreak_req                                                                                                                                                           ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; system_0:u0|cpu_0:the_cpu_0|ic_fill_line[2]                                                                                                                                                                     ; system_0:u0|cpu_0:the_cpu_0|ic_fill_line[2]                                                                                                                                                                     ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; system_0:u0|ssram_avalon_slave_0_arbitrator:the_ssram_avalon_slave_0|ssram_avalon_slave_0_arb_addend[0]                                                                                                         ; system_0:u0|ssram_avalon_slave_0_arbitrator:the_ssram_avalon_slave_0|ssram_avalon_slave_0_arb_addend[0]                                                                                                         ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; system_0:u0|ssram_avalon_slave_0_arbitrator:the_ssram_avalon_slave_0|ssram_avalon_slave_0_arb_addend[1]                                                                                                         ; system_0:u0|ssram_avalon_slave_0_arbitrator:the_ssram_avalon_slave_0|ssram_avalon_slave_0_arb_addend[1]                                                                                                         ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; system_0:u0|tri_state_bridge_0_avalon_slave_arbitrator:the_tri_state_bridge_0_avalon_slave|tri_state_bridge_0_avalon_slave_arb_addend[1]                                                                        ; system_0:u0|tri_state_bridge_0_avalon_slave_arbitrator:the_tri_state_bridge_0_avalon_slave|tri_state_bridge_0_avalon_slave_arb_addend[1]                                                                        ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; system_0:u0|tri_state_bridge_0_avalon_slave_arbitrator:the_tri_state_bridge_0_avalon_slave|tri_state_bridge_0_avalon_slave_arb_addend[0]                                                                        ; system_0:u0|tri_state_bridge_0_avalon_slave_arbitrator:the_tri_state_bridge_0_avalon_slave|tri_state_bridge_0_avalon_slave_arb_addend[0]                                                                        ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; system_0:u0|cpu_0_jtag_debug_module_arbitrator:the_cpu_0_jtag_debug_module|cpu_0_jtag_debug_module_arb_addend[0]                                                                                                ; system_0:u0|cpu_0_jtag_debug_module_arbitrator:the_cpu_0_jtag_debug_module|cpu_0_jtag_debug_module_arb_addend[0]                                                                                                ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; system_0:u0|cpu_0_jtag_debug_module_arbitrator:the_cpu_0_jtag_debug_module|cpu_0_jtag_debug_module_arb_addend[1]                                                                                                ; system_0:u0|cpu_0_jtag_debug_module_arbitrator:the_cpu_0_jtag_debug_module|cpu_0_jtag_debug_module_arb_addend[1]                                                                                                ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; system_0:u0|jtag_uart:the_jtag_uart|av_waitrequest                                                                                                                                                              ; system_0:u0|jtag_uart:the_jtag_uart|av_waitrequest                                                                                                                                                              ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; system_0:u0|cpu_0:the_cpu_0|M_mul_cnt[0]                                                                                                                                                                        ; system_0:u0|cpu_0:the_cpu_0|M_mul_cnt[0]                                                                                                                                                                        ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; system_0:u0|cpu_0:the_cpu_0|M_mul_cnt[2]                                                                                                                                                                        ; system_0:u0|cpu_0:the_cpu_0|M_mul_cnt[2]                                                                                                                                                                        ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; system_0:u0|cpu_0:the_cpu_0|M_mul_cnt[1]                                                                                                                                                                        ; system_0:u0|cpu_0:the_cpu_0|M_mul_cnt[1]                                                                                                                                                                        ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; system_0:u0|DM9000A_avalon_slave_0_arbitrator:the_DM9000A_avalon_slave_0|DM9000A_avalon_slave_0_wait_counter[0]                                                                                                 ; system_0:u0|DM9000A_avalon_slave_0_arbitrator:the_DM9000A_avalon_slave_0|DM9000A_avalon_slave_0_wait_counter[0]                                                                                                 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; system_0:u0|DM9000A_avalon_slave_0_arbitrator:the_DM9000A_avalon_slave_0|DM9000A_avalon_slave_0_wait_counter[1]                                                                                                 ; system_0:u0|DM9000A_avalon_slave_0_arbitrator:the_DM9000A_avalon_slave_0|DM9000A_avalon_slave_0_wait_counter[1]                                                                                                 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; nios_tiggle_cnt[0]                                                                                                                                                                                              ; nios_tiggle_cnt[0]                                                                                                                                                                                              ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; system_0:u0|cpu_0:the_cpu_0|M_shift_rot_stall                                                                                                                                                                   ; system_0:u0|cpu_0:the_cpu_0|M_shift_rot_stall                                                                                                                                                                   ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; system_0:u0|cpu_0:the_cpu_0|M_mul_stall                                                                                                                                                                         ; system_0:u0|cpu_0:the_cpu_0|M_mul_stall                                                                                                                                                                         ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; system_0:u0|cpu_0:the_cpu_0|d_read~reg0                                                                                                                                                                         ; system_0:u0|cpu_0:the_cpu_0|d_read~reg0                                                                                                                                                                         ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; system_0:u0|cpu_0:the_cpu_0|d_write~reg0                                                                                                                                                                        ; system_0:u0|cpu_0:the_cpu_0|d_write~reg0                                                                                                                                                                        ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; nios_tiggle_cnt[1]                                                                                                                                                                                              ; nios_tiggle_cnt[1]                                                                                                                                                                                              ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; nios_tiggle_cnt[2]                                                                                                                                                                                              ; nios_tiggle_cnt[2]                                                                                                                                                                                              ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.512 ns                                ; system_0:u0|cpu_0:the_cpu_0|M_mul_stall_d2                                                                                                                                                                      ; system_0:u0|cpu_0:the_cpu_0|M_mul_stall_d3                                                                                                                                                                      ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.016 ns                   ; 0.528 ns                 ;
; 0.515 ns                                ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe8|dffe9a[4]                                                       ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe8|dffe10a[4]                                                      ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.016 ns                   ; 0.531 ns                 ;
; 0.516 ns                                ; system_0:u0|cpu_0:the_cpu_0|M_mul_stall_d1                                                                                                                                                                      ; system_0:u0|cpu_0:the_cpu_0|M_mul_stall_d2                                                                                                                                                                      ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.016 ns                   ; 0.532 ns                 ;
; 0.517 ns                                ; system_0:u0|cpu_0:the_cpu_0|E_pc[8]                                                                                                                                                                             ; system_0:u0|cpu_0:the_cpu_0|M_pipe_flush_waddr[8]                                                                                                                                                               ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.016 ns                   ; 0.533 ns                 ;
; 0.518 ns                                ; system_0:u0|timer_0:the_timer_0|counter_snapshot[14]                                                                                                                                                            ; system_0:u0|timer_0:the_timer_0|readdata[14]                                                                                                                                                                    ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.016 ns                   ; 0.534 ns                 ;
; 0.518 ns                                ; system_0:u0|Audio_0:the_Audio_0|AUDIO_DAC_FIFO:the_AUDIO_DAC_FIFO|FIFO_16_256:u0|dcfifo:dcfifo_component|dcfifo_hlj1:auto_generated|alt_synch_pipe_nc8:ws_dgrp|dffpipe_id9:dffpipe11|dffe12a[4]                 ; system_0:u0|Audio_0:the_Audio_0|AUDIO_DAC_FIFO:the_AUDIO_DAC_FIFO|FIFO_16_256:u0|dcfifo:dcfifo_component|dcfifo_hlj1:auto_generated|alt_synch_pipe_nc8:ws_dgrp|dffpipe_id9:dffpipe11|dffe13a[4]                 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.016 ns                   ; 0.534 ns                 ;
; 0.518 ns                                ; system_0:u0|timer_1:the_timer_1|counter_snapshot[15]                                                                                                                                                            ; system_0:u0|timer_1:the_timer_1|readdata[15]                                                                                                                                                                    ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.016 ns                   ; 0.534 ns                 ;
; 0.518 ns                                ; system_0:u0|system_0_reset_clk_domain_synch_module:system_0_reset_clk_domain_synch|data_in_d1                                                                                                                   ; system_0:u0|system_0_reset_clk_domain_synch_module:system_0_reset_clk_domain_synch|data_out                                                                                                                     ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.016 ns                   ; 0.534 ns                 ;
; 0.519 ns                                ; system_0:u0|Audio_0:the_Audio_0|AUDIO_DAC_FIFO:the_AUDIO_DAC_FIFO|FIFO_16_256:u0|dcfifo:dcfifo_component|dcfifo_hlj1:auto_generated|alt_synch_pipe_nc8:ws_dgrp|dffpipe_id9:dffpipe11|dffe12a[7]                 ; system_0:u0|Audio_0:the_Audio_0|AUDIO_DAC_FIFO:the_AUDIO_DAC_FIFO|FIFO_16_256:u0|dcfifo:dcfifo_component|dcfifo_hlj1:auto_generated|alt_synch_pipe_nc8:ws_dgrp|dffpipe_id9:dffpipe11|dffe13a[7]                 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.016 ns                   ; 0.535 ns                 ;
; 0.520 ns                                ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe8|dffe9a[8]                                                       ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe8|dffe10a[8]                                                      ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.016 ns                   ; 0.536 ns                 ;
; 0.520 ns                                ; system_0:u0|cpu_0:the_cpu_0|M2_rot[9]                                                                                                                                                                           ; system_0:u0|cpu_0:the_cpu_0|M_shift_rot_result[9]                                                                                                                                                               ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.016 ns                   ; 0.536 ns                 ;
; 0.521 ns                                ; system_0:u0|jtag_uart:the_jtag_uart|jtag_uart_scfifo_w:the_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_1n21:auto_generated|a_dpfifo_8t21:dpfifo|cntr_fjb:rd_ptr_count|safe_q[5]                                      ; system_0:u0|jtag_uart:the_jtag_uart|jtag_uart_scfifo_w:the_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_1n21:auto_generated|a_dpfifo_8t21:dpfifo|cntr_fjb:rd_ptr_count|safe_q[5]                                      ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.016 ns                   ; 0.537 ns                 ;
; 0.521 ns                                ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe8|dffe9a[4]                                                       ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe8|dffe10a[4]                                                      ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.016 ns                   ; 0.537 ns                 ;
; 0.521 ns                                ; system_0:u0|cpu_0:the_cpu_0|M_pipe_flush_waddr[12]                                                                                                                                                              ; system_0:u0|cpu_0:the_cpu_0|F_pc[12]                                                                                                                                                                            ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.016 ns                   ; 0.537 ns                 ;
; 0.521 ns                                ; system_0:u0|cpu_0:the_cpu_0|altshift_taps:F_bht_ptr_rtl_0|shift_taps_rvm:auto_generated|cntr_ikf:cntr1|safe_q[0]                                                                                                ; system_0:u0|cpu_0:the_cpu_0|altshift_taps:F_bht_ptr_rtl_0|shift_taps_rvm:auto_generated|cntr_ikf:cntr1|safe_q[0]                                                                                                ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.016 ns                   ; 0.537 ns                 ;
; 0.521 ns                                ; system_0:u0|cpu_0:the_cpu_0|M2_rot[26]                                                                                                                                                                          ; system_0:u0|cpu_0:the_cpu_0|M_shift_rot_result[26]                                                                                                                                                              ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.016 ns                   ; 0.537 ns                 ;
; 0.522 ns                                ; system_0:u0|cpu_0:the_cpu_0|D_pc[10]                                                                                                                                                                            ; system_0:u0|cpu_0:the_cpu_0|ic_fill_tag[2]                                                                                                                                                                      ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.016 ns                   ; 0.538 ns                 ;
; 0.522 ns                                ; system_0:u0|cpu_0:the_cpu_0|F_pc[2]                                                                                                                                                                             ; system_0:u0|cpu_0:the_cpu_0|D_pc[2]                                                                                                                                                                             ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.016 ns                   ; 0.538 ns                 ;
; 0.522 ns                                ; system_0:u0|cpu_0:the_cpu_0|E_control_rd_data_base_regs[1]                                                                                                                                                      ; system_0:u0|cpu_0:the_cpu_0|M_ienable_reg[1]                                                                                                                                                                    ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.016 ns                   ; 0.538 ns                 ;
; 0.523 ns                                ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe8|dffe9a[7]                                                       ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe8|dffe10a[7]                                                      ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.016 ns                   ; 0.539 ns                 ;
; 0.523 ns                                ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe8|dffe9a[2]                                                       ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe8|dffe10a[2]                                                      ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.016 ns                   ; 0.539 ns                 ;
; 0.523 ns                                ; system_0:u0|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_jtag_debug_module_wrapper:the_cpu_0_jtag_debug_module_wrapper|cpu_0_jtag_debug_module_sysclk:the_cpu_0_jtag_debug_module_sysclk|jdo[3]    ; system_0:u0|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_oci_break:the_cpu_0_nios2_oci_break|break_readreg[3]                                                                                ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.016 ns                   ; 0.539 ns                 ;
; 0.523 ns                                ; system_0:u0|button_pio:the_button_pio|d1_data_in[3]                                                                                                                                                             ; system_0:u0|button_pio:the_button_pio|d2_data_in[3]                                                                                                                                                             ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.016 ns                   ; 0.539 ns                 ;
; 0.523 ns                                ; system_0:u0|cpu_0:the_cpu_0|M_pipe_flush_waddr[0]                                                                                                                                                               ; system_0:u0|cpu_0:the_cpu_0|F_pc[0]                                                                                                                                                                             ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.016 ns                   ; 0.539 ns                 ;
; 0.524 ns                                ; system_0:u0|cpu_0:the_cpu_0|M_st_data[15]                                                                                                                                                                       ; system_0:u0|epcs_controller:the_epcs_controller|epcs_controller_sub:the_epcs_controller_sub|epcs_slave_select_holding_reg[15]                                                                                   ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.016 ns                   ; 0.540 ns                 ;
; 0.524 ns                                ; system_0:u0|cpu_0:the_cpu_0|E_src2_imm[22]                                                                                                                                                                      ; system_0:u0|cpu_0:the_cpu_0|M_mul_src2[22]                                                                                                                                                                      ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.016 ns                   ; 0.540 ns                 ;
; 0.524 ns                                ; system_0:u0|cpu_0:the_cpu_0|W_wr_data[28]                                                                                                                                                                       ; system_0:u0|cpu_0:the_cpu_0|E_src1_prelim[28]                                                                                                                                                                   ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.016 ns                   ; 0.540 ns                 ;
; 0.524 ns                                ; system_0:u0|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_avalon_reg:the_cpu_0_nios2_avalon_reg|oci_ienable[1]                                                                                ; system_0:u0|cpu_0:the_cpu_0|M_ipending_reg[1]                                                                                                                                                                   ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.016 ns                   ; 0.540 ns                 ;
; 0.524 ns                                ; system_0:u0|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_avalon_reg:the_cpu_0_nios2_avalon_reg|oci_ienable[7]                                                                                ; system_0:u0|cpu_0:the_cpu_0|M_ipending_reg[7]                                                                                                                                                                   ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.016 ns                   ; 0.540 ns                 ;
; 0.524 ns                                ; system_0:u0|cpu_0:the_cpu_0|M2_rot[19]                                                                                                                                                                          ; system_0:u0|cpu_0:the_cpu_0|M_shift_rot_result[19]                                                                                                                                                              ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.016 ns                   ; 0.540 ns                 ;
; 0.525 ns                                ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe8|dffe9a[3]                                                       ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe8|dffe10a[3]                                                      ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.016 ns                   ; 0.541 ns                 ;
; 0.525 ns                                ; system_0:u0|epcs_controller:the_epcs_controller|epcs_controller_sub:the_epcs_controller_sub|slowcount[0]                                                                                                        ; system_0:u0|epcs_controller:the_epcs_controller|epcs_controller_sub:the_epcs_controller_sub|slowcount[1]                                                                                                        ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.016 ns                   ; 0.541 ns                 ;
; 0.525 ns                                ; system_0:u0|cpu_0:the_cpu_0|M2_rot[24]                                                                                                                                                                          ; system_0:u0|cpu_0:the_cpu_0|M_shift_rot_result[24]                                                                                                                                                              ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.016 ns                   ; 0.541 ns                 ;
; 0.526 ns                                ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe8|dffe9a[3]                                                       ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe8|dffe10a[3]                                                      ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.016 ns                   ; 0.542 ns                 ;
; 0.526 ns                                ; system_0:u0|SD_CMD:the_SD_CMD|data_dir                                                                                                                                                                          ; system_0:u0|SD_CMD:the_SD_CMD|readdata                                                                                                                                                                          ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.016 ns                   ; 0.542 ns                 ;
; 0.526 ns                                ; system_0:u0|cpu_0:the_cpu_0|F_pc[6]                                                                                                                                                                             ; system_0:u0|cpu_0:the_cpu_0|D_pc[6]                                                                                                                                                                             ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.016 ns                   ; 0.542 ns                 ;
; 0.526 ns                                ; system_0:u0|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_jtag_debug_module_wrapper:the_cpu_0_jtag_debug_module_wrapper|cpu_0_jtag_debug_module_sysclk:the_cpu_0_jtag_debug_module_sysclk|uir_sync2 ; system_0:u0|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_jtag_debug_module_wrapper:the_cpu_0_jtag_debug_module_wrapper|cpu_0_jtag_debug_module_sysclk:the_cpu_0_jtag_debug_module_sysclk|uir_sync3 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.016 ns                   ; 0.542 ns                 ;
; 0.527 ns                                ; system_0:u0|cpu_0:the_cpu_0|M_st_data[12]                                                                                                                                                                       ; system_0:u0|epcs_controller:the_epcs_controller|epcs_controller_sub:the_epcs_controller_sub|epcs_slave_select_holding_reg[12]                                                                                   ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.016 ns                   ; 0.543 ns                 ;
; 0.527 ns                                ; system_0:u0|cpu_0:the_cpu_0|M_st_data[13]                                                                                                                                                                       ; system_0:u0|epcs_controller:the_epcs_controller|epcs_controller_sub:the_epcs_controller_sub|epcs_slave_select_holding_reg[13]                                                                                   ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.016 ns                   ; 0.543 ns                 ;
; 0.527 ns                                ; system_0:u0|cpu_0:the_cpu_0|M_st_data[11]                                                                                                                                                                       ; system_0:u0|epcs_controller:the_epcs_controller|epcs_controller_sub:the_epcs_controller_sub|epcs_slave_select_holding_reg[11]                                                                                   ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.016 ns                   ; 0.543 ns                 ;
; 0.527 ns                                ; system_0:u0|jtag_uart:the_jtag_uart|jtag_uart_scfifo_r:the_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_1n21:auto_generated|a_dpfifo_8t21:dpfifo|cntr_fjb:rd_ptr_count|safe_q[5]                                      ; system_0:u0|jtag_uart:the_jtag_uart|jtag_uart_scfifo_r:the_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_1n21:auto_generated|a_dpfifo_8t21:dpfifo|cntr_fjb:rd_ptr_count|safe_q[5]                                      ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.016 ns                   ; 0.543 ns                 ;
; 0.527 ns                                ; system_0:u0|epcs_controller:the_epcs_controller|epcs_controller_sub:the_epcs_controller_sub|shift_reg[2]                                                                                                        ; system_0:u0|epcs_controller:the_epcs_controller|epcs_controller_sub:the_epcs_controller_sub|shift_reg[3]                                                                                                        ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.016 ns                   ; 0.543 ns                 ;
; 0.527 ns                                ; system_0:u0|epcs_controller_epcs_control_port_arbitrator:the_epcs_controller_epcs_control_port|epcs_controller_epcs_control_port_arb_share_counter[1]                                                           ; system_0:u0|epcs_controller_epcs_control_port_arbitrator:the_epcs_controller_epcs_control_port|epcs_controller_epcs_control_port_arb_share_counter[0]                                                           ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.016 ns                   ; 0.543 ns                 ;
; 0.527 ns                                ; system_0:u0|cpu_0:the_cpu_0|E_iw[2]                                                                                                                                                                             ; system_0:u0|cpu_0:the_cpu_0|M_iw[2]                                                                                                                                                                             ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.016 ns                   ; 0.543 ns                 ;
; 0.527 ns                                ; system_0:u0|cpu_0:the_cpu_0|E_iw[16]                                                                                                                                                                            ; system_0:u0|cpu_0:the_cpu_0|M_iw[16]                                                                                                                                                                            ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.016 ns                   ; 0.543 ns                 ;
; 0.527 ns                                ; system_0:u0|cpu_0:the_cpu_0|W_wr_data[25]                                                                                                                                                                       ; system_0:u0|cpu_0:the_cpu_0|E_src1_prelim[25]                                                                                                                                                                   ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.016 ns                   ; 0.543 ns                 ;
; 0.527 ns                                ; system_0:u0|cpu_0:the_cpu_0|F_pc[7]                                                                                                                                                                             ; system_0:u0|cpu_0:the_cpu_0|D_pc[7]                                                                                                                                                                             ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.016 ns                   ; 0.543 ns                 ;
; 0.527 ns                                ; system_0:u0|cpu_0:the_cpu_0|F_pc[4]                                                                                                                                                                             ; system_0:u0|cpu_0:the_cpu_0|D_pc[4]                                                                                                                                                                             ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.016 ns                   ; 0.543 ns                 ;
; 0.527 ns                                ; system_0:u0|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_jtag_debug_module_wrapper:the_cpu_0_jtag_debug_module_wrapper|cpu_0_jtag_debug_module_sysclk:the_cpu_0_jtag_debug_module_sysclk|udr_sync1 ; system_0:u0|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_jtag_debug_module_wrapper:the_cpu_0_jtag_debug_module_wrapper|cpu_0_jtag_debug_module_sysclk:the_cpu_0_jtag_debug_module_sysclk|udr_sync2 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.016 ns                   ; 0.543 ns                 ;
; 0.528 ns                                ; system_0:u0|uart:the_uart|uart_tx:the_uart_tx|pre_txd                                                                                                                                                           ; system_0:u0|uart:the_uart|uart_tx:the_uart_tx|txd                                                                                                                                                               ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.016 ns                   ; 0.544 ns                 ;
; 0.528 ns                                ; system_0:u0|cpu_0:the_cpu_0|W_wr_data[24]                                                                                                                                                                       ; system_0:u0|cpu_0:the_cpu_0|E_src1_prelim[24]                                                                                                                                                                   ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.016 ns                   ; 0.544 ns                 ;
; 0.529 ns                                ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter_ffa[9]                                                                      ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|rdptr_g[9]                                                                                                      ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.016 ns                   ; 0.545 ns                 ;
; 0.529 ns                                ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter_ffa[9]                                                                      ; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter_ffa[9]                                                                      ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.016 ns                   ; 0.545 ns                 ;
; 0.529 ns                                ; system_0:u0|cpu_0:the_cpu_0|E_iw[0]                                                                                                                                                                             ; system_0:u0|cpu_0:the_cpu_0|M_iw[0]                                                                                                                                                                             ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.016 ns                   ; 0.545 ns                 ;
; 0.529 ns                                ; system_0:u0|cpu_0:the_cpu_0|D_pc[15]                                                                                                                                                                            ; system_0:u0|cpu_0:the_cpu_0|ic_fill_tag[7]                                                                                                                                                                      ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.016 ns                   ; 0.545 ns                 ;
; 0.529 ns                                ; system_0:u0|cpu_0:the_cpu_0|F_pc[1]                                                                                                                                                                             ; system_0:u0|cpu_0:the_cpu_0|D_pc[1]                                                                                                                                                                             ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.016 ns                   ; 0.545 ns                 ;
; 0.529 ns                                ; system_0:u0|cpu_0:the_cpu_0|W_wr_data[2]                                                                                                                                                                        ; system_0:u0|cpu_0:the_cpu_0|E_src2_prelim[2]                                                                                                                                                                    ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.016 ns                   ; 0.545 ns                 ;
; 0.530 ns                                ; system_0:u0|cpu_0:the_cpu_0|W_wr_data[31]                                                                                                                                                                       ; system_0:u0|cpu_0:the_cpu_0|E_src2_prelim[31]                                                                                                                                                                   ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.016 ns                   ; 0.546 ns                 ;
; 0.530 ns                                ; system_0:u0|cpu_0:the_cpu_0|W_wr_data[23]                                                                                                                                                                       ; system_0:u0|cpu_0:the_cpu_0|E_src2_prelim[23]                                                                                                                                                                   ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.016 ns                   ; 0.546 ns                 ;
; 0.530 ns                                ; system_0:u0|cpu_0:the_cpu_0|F_pc[12]                                                                                                                                                                            ; system_0:u0|cpu_0:the_cpu_0|D_pc[12]                                                                                                                                                                            ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.016 ns                   ; 0.546 ns                 ;
; 0.530 ns                                ; system_0:u0|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_jtag_debug_module_wrapper:the_cpu_0_jtag_debug_module_wrapper|cpu_0_jtag_debug_module_sysclk:the_cpu_0_jtag_debug_module_sysclk|uir_sync3 ; system_0:u0|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_jtag_debug_module_wrapper:the_cpu_0_jtag_debug_module_wrapper|cpu_0_jtag_debug_module_sysclk:the_cpu_0_jtag_debug_module_sysclk|jxuir     ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.016 ns                   ; 0.546 ns                 ;
; 0.530 ns                                ; system_0:u0|cpu_0:the_cpu_0|W_wr_data[1]                                                                                                                                                                        ; system_0:u0|cpu_0:the_cpu_0|E_src2_prelim[1]                                                                                                                                                                    ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.016 ns                   ; 0.546 ns                 ;
; 0.531 ns                                ; system_0:u0|uart:the_uart|uart_tx:the_uart_tx|unxshiftxtx_shift_register_contentsxtx_shift_reg_outxx5_out[6]                                                                                                    ; system_0:u0|uart:the_uart|uart_tx:the_uart_tx|unxshiftxtx_shift_register_contentsxtx_shift_reg_outxx5_out[5]                                                                                                    ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.016 ns                   ; 0.547 ns                 ;
; 0.531 ns                                ; system_0:u0|uart:the_uart|uart_rx:the_uart_rx|unxshiftxrxd_shift_regxshift_reg_start_bit_nxx6_out[9]                                                                                                            ; system_0:u0|uart:the_uart|uart_rx:the_uart_rx|unxshiftxrxd_shift_regxshift_reg_start_bit_nxx6_out[8]                                                                                                            ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.016 ns                   ; 0.547 ns                 ;
; 0.531 ns                                ; system_0:u0|timer_1:the_timer_1|internal_counter[31]                                                                                                                                                            ; system_0:u0|timer_1:the_timer_1|internal_counter[31]                                                                                                                                                            ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.016 ns                   ; 0.547 ns                 ;
; 0.531 ns                                ; system_0:u0|timer_0:the_timer_0|internal_counter[31]                                                                                                                                                            ; system_0:u0|timer_0:the_timer_0|internal_counter[31]                                                                                                                                                            ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.016 ns                   ; 0.547 ns                 ;
; 0.531 ns                                ; system_0:u0|cpu_0:the_cpu_0|M_mul_result[31]                                                                                                                                                                    ; system_0:u0|cpu_0:the_cpu_0|M_mul_result[31]                                                                                                                                                                    ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.016 ns                   ; 0.547 ns                 ;
; 0.532 ns                                ; system_0:u0|uart:the_uart|uart_tx:the_uart_tx|unxshiftxtx_shift_register_contentsxtx_shift_reg_outxx5_out[3]                                                                                                    ; system_0:u0|uart:the_uart|uart_tx:the_uart_tx|unxshiftxtx_shift_register_contentsxtx_shift_reg_outxx5_out[2]                                                                                                    ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.016 ns                   ; 0.548 ns                 ;
; 0.532 ns                                ; system_0:u0|epcs_controller:the_epcs_controller|epcs_controller_sub:the_epcs_controller_sub|shift_reg[1]                                                                                                        ; system_0:u0|epcs_controller:the_epcs_controller|epcs_controller_sub:the_epcs_controller_sub|shift_reg[2]                                                                                                        ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.016 ns                   ; 0.548 ns                 ;
; 0.532 ns                                ; system_0:u0|uart:the_uart|uart_regs:the_uart_regs|control_reg[3]                                                                                                                                                ; system_0:u0|uart:the_uart|uart_regs:the_uart_regs|readdata[3]                                                                                                                                                   ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.016 ns                   ; 0.548 ns                 ;
; 0.532 ns                                ; system_0:u0|cpu_0:the_cpu_0|W_wr_data[18]                                                                                                                                                                       ; system_0:u0|cpu_0:the_cpu_0|E_src2_prelim[18]                                                                                                                                                                   ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.016 ns                   ; 0.548 ns                 ;
; Timing analysis restricted to 200 rows. ; To change the limit use Settings (Assignments menu)                                                                                                                                                             ;                                                                                                                                                                                                                 ;                                              ;                                              ;                            ;                            ;                          ;
+-----------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------+----------------------------------------------+----------------------------+----------------------------+--------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Hold: 'SDRAM_PLL:PLL1|altpll:altpll_component|_clk2'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ;
+-----------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------+----------------------------------------------+----------------------------+----------------------------+--------------------------+
; Minimum Slack                           ; From                                                                                                                                                                                              ; To                                                                                                                                                                                                    ; From Clock                                   ; To Clock                                     ; Required Hold Relationship ; Required Shortest P2P Time ; Actual Shortest P2P Time ;
+-----------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------+----------------------------------------------+----------------------------+----------------------------+--------------------------+
; 0.391 ns                                ; system_0:u0|VGA_0:the_VGA_0|VGA_NIOS_CTRL:the_VGA_NIOS_CTRL|VGA_Controller:u0|oVGA_V_SYNC                                                                                                         ; system_0:u0|VGA_0:the_VGA_0|VGA_NIOS_CTRL:the_VGA_NIOS_CTRL|VGA_Controller:u0|oVGA_V_SYNC                                                                                                             ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk2 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk2 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.515 ns                                ; system_0:u0|VGA_0:the_VGA_0|VGA_NIOS_CTRL:the_VGA_NIOS_CTRL|VGA_OSD_RAM:u1|Img_RAM:u0|altsyncram:altsyncram_component|altsyncram_q7o1:auto_generated|altsyncram_p132:altsyncram1|address_reg_a[0] ; system_0:u0|VGA_0:the_VGA_0|VGA_NIOS_CTRL:the_VGA_NIOS_CTRL|VGA_OSD_RAM:u1|Img_RAM:u0|altsyncram:altsyncram_component|altsyncram_q7o1:auto_generated|altsyncram_p132:altsyncram1|out_address_reg_a[0] ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk2 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk2 ; 0.000 ns                   ; 0.016 ns                   ; 0.531 ns                 ;
; 0.517 ns                                ; system_0:u0|VGA_0:the_VGA_0|VGA_NIOS_CTRL:the_VGA_NIOS_CTRL|VGA_OSD_RAM:u1|Img_RAM:u0|altsyncram:altsyncram_component|altsyncram_q7o1:auto_generated|altsyncram_p132:altsyncram1|address_reg_a[3] ; system_0:u0|VGA_0:the_VGA_0|VGA_NIOS_CTRL:the_VGA_NIOS_CTRL|VGA_OSD_RAM:u1|Img_RAM:u0|altsyncram:altsyncram_component|altsyncram_q7o1:auto_generated|altsyncram_p132:altsyncram1|out_address_reg_a[3] ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk2 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk2 ; 0.000 ns                   ; 0.016 ns                   ; 0.533 ns                 ;
; 0.520 ns                                ; system_0:u0|VGA_0:the_VGA_0|VGA_NIOS_CTRL:the_VGA_NIOS_CTRL|mOFF_G[2]                                                                                                                             ; system_0:u0|VGA_0:the_VGA_0|VGA_NIOS_CTRL:the_VGA_NIOS_CTRL|VGA_OSD_RAM:u1|oGreen[2]                                                                                                                  ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk2 ; 0.000 ns                   ; 0.019 ns                   ; 0.539 ns                 ;
; 0.521 ns                                ; system_0:u0|VGA_0:the_VGA_0|VGA_NIOS_CTRL:the_VGA_NIOS_CTRL|mOFF_G[6]                                                                                                                             ; system_0:u0|VGA_0:the_VGA_0|VGA_NIOS_CTRL:the_VGA_NIOS_CTRL|VGA_OSD_RAM:u1|oGreen[6]                                                                                                                  ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk2 ; 0.000 ns                   ; 0.019 ns                   ; 0.540 ns                 ;
; 0.521 ns                                ; system_0:u0|VGA_0:the_VGA_0|VGA_NIOS_CTRL:the_VGA_NIOS_CTRL|mOFF_G[3]                                                                                                                             ; system_0:u0|VGA_0:the_VGA_0|VGA_NIOS_CTRL:the_VGA_NIOS_CTRL|VGA_OSD_RAM:u1|oGreen[3]                                                                                                                  ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk2 ; 0.000 ns                   ; 0.019 ns                   ; 0.540 ns                 ;
; 0.521 ns                                ; system_0:u0|VGA_0:the_VGA_0|VGA_NIOS_CTRL:the_VGA_NIOS_CTRL|VGA_OSD_RAM:u1|Img_RAM:u0|altsyncram:altsyncram_component|altsyncram_q7o1:auto_generated|altsyncram_p132:altsyncram1|address_reg_a[6] ; system_0:u0|VGA_0:the_VGA_0|VGA_NIOS_CTRL:the_VGA_NIOS_CTRL|VGA_OSD_RAM:u1|Img_RAM:u0|altsyncram:altsyncram_component|altsyncram_q7o1:auto_generated|altsyncram_p132:altsyncram1|out_address_reg_a[6] ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk2 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk2 ; 0.000 ns                   ; 0.016 ns                   ; 0.537 ns                 ;
; 0.528 ns                                ; system_0:u0|VGA_0:the_VGA_0|VGA_NIOS_CTRL:the_VGA_NIOS_CTRL|VGA_Controller:u0|oCoord_X[0]                                                                                                         ; system_0:u0|VGA_0:the_VGA_0|VGA_NIOS_CTRL:the_VGA_NIOS_CTRL|VGA_Controller:u0|oAddress[0]                                                                                                             ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk2 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk2 ; 0.000 ns                   ; 0.016 ns                   ; 0.544 ns                 ;
; 0.529 ns                                ; system_0:u0|VGA_0:the_VGA_0|VGA_NIOS_CTRL:the_VGA_NIOS_CTRL|VGA_Controller:u0|H_Cont[9]                                                                                                           ; system_0:u0|VGA_0:the_VGA_0|VGA_NIOS_CTRL:the_VGA_NIOS_CTRL|VGA_Controller:u0|H_Cont[9]                                                                                                               ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk2 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk2 ; 0.000 ns                   ; 0.016 ns                   ; 0.545 ns                 ;
; 0.678 ns                                ; system_0:u0|VGA_0:the_VGA_0|VGA_NIOS_CTRL:the_VGA_NIOS_CTRL|VGA_OSD_RAM:u1|Img_RAM:u0|altsyncram:altsyncram_component|altsyncram_q7o1:auto_generated|altsyncram_p132:altsyncram1|address_reg_a[5] ; system_0:u0|VGA_0:the_VGA_0|VGA_NIOS_CTRL:the_VGA_NIOS_CTRL|VGA_OSD_RAM:u1|Img_RAM:u0|altsyncram:altsyncram_component|altsyncram_q7o1:auto_generated|altsyncram_p132:altsyncram1|out_address_reg_a[5] ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk2 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk2 ; 0.000 ns                   ; 0.016 ns                   ; 0.694 ns                 ;
; 0.679 ns                                ; system_0:u0|VGA_0:the_VGA_0|VGA_NIOS_CTRL:the_VGA_NIOS_CTRL|VGA_OSD_RAM:u1|Img_RAM:u0|altsyncram:altsyncram_component|altsyncram_q7o1:auto_generated|altsyncram_p132:altsyncram1|address_reg_a[2] ; system_0:u0|VGA_0:the_VGA_0|VGA_NIOS_CTRL:the_VGA_NIOS_CTRL|VGA_OSD_RAM:u1|Img_RAM:u0|altsyncram:altsyncram_component|altsyncram_q7o1:auto_generated|altsyncram_p132:altsyncram1|out_address_reg_a[2] ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk2 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk2 ; 0.000 ns                   ; 0.016 ns                   ; 0.695 ns                 ;
; 0.702 ns                                ; system_0:u0|VGA_0:the_VGA_0|VGA_NIOS_CTRL:the_VGA_NIOS_CTRL|mON_B[7]                                                                                                                              ; system_0:u0|VGA_0:the_VGA_0|VGA_NIOS_CTRL:the_VGA_NIOS_CTRL|VGA_OSD_RAM:u1|oBlue[7]                                                                                                                   ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk2 ; 0.000 ns                   ; 0.018 ns                   ; 0.720 ns                 ;
; 0.704 ns                                ; system_0:u0|VGA_0:the_VGA_0|VGA_NIOS_CTRL:the_VGA_NIOS_CTRL|VGA_OSD_RAM:u1|Img_RAM:u0|altsyncram:altsyncram_component|altsyncram_q7o1:auto_generated|altsyncram_p132:altsyncram1|address_reg_a[1] ; system_0:u0|VGA_0:the_VGA_0|VGA_NIOS_CTRL:the_VGA_NIOS_CTRL|VGA_OSD_RAM:u1|Img_RAM:u0|altsyncram:altsyncram_component|altsyncram_q7o1:auto_generated|altsyncram_p132:altsyncram1|out_address_reg_a[1] ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk2 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk2 ; 0.000 ns                   ; 0.016 ns                   ; 0.720 ns                 ;
; 0.704 ns                                ; system_0:u0|VGA_0:the_VGA_0|VGA_NIOS_CTRL:the_VGA_NIOS_CTRL|VGA_OSD_RAM:u1|ADDR_d[2]                                                                                                              ; system_0:u0|VGA_0:the_VGA_0|VGA_NIOS_CTRL:the_VGA_NIOS_CTRL|VGA_OSD_RAM:u1|ADDR_dd[2]                                                                                                                 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk2 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk2 ; 0.000 ns                   ; 0.015 ns                   ; 0.719 ns                 ;
; 0.710 ns                                ; system_0:u0|VGA_0:the_VGA_0|VGA_NIOS_CTRL:the_VGA_NIOS_CTRL|mON_R[7]                                                                                                                              ; system_0:u0|VGA_0:the_VGA_0|VGA_NIOS_CTRL:the_VGA_NIOS_CTRL|VGA_OSD_RAM:u1|oRed[7]                                                                                                                    ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk2 ; 0.000 ns                   ; 0.020 ns                   ; 0.730 ns                 ;
; 0.727 ns                                ; system_0:u0|VGA_0:the_VGA_0|VGA_NIOS_CTRL:the_VGA_NIOS_CTRL|VGA_OSD_RAM:u1|Img_RAM:u0|altsyncram:altsyncram_component|altsyncram_q7o1:auto_generated|altsyncram_p132:altsyncram1|address_reg_a[4] ; system_0:u0|VGA_0:the_VGA_0|VGA_NIOS_CTRL:the_VGA_NIOS_CTRL|VGA_OSD_RAM:u1|Img_RAM:u0|altsyncram:altsyncram_component|altsyncram_q7o1:auto_generated|altsyncram_p132:altsyncram1|out_address_reg_a[4] ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk2 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk2 ; 0.000 ns                   ; 0.016 ns                   ; 0.743 ns                 ;
; 0.774 ns                                ; system_0:u0|VGA_0:the_VGA_0|VGA_NIOS_CTRL:the_VGA_NIOS_CTRL|VGA_Controller:u0|V_Cont[9]                                                                                                           ; system_0:u0|VGA_0:the_VGA_0|VGA_NIOS_CTRL:the_VGA_NIOS_CTRL|VGA_Controller:u0|oCoord_Y[9]                                                                                                             ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk2 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk2 ; 0.000 ns                   ; 0.016 ns                   ; 0.790 ns                 ;
; 0.777 ns                                ; system_0:u0|VGA_0:the_VGA_0|VGA_NIOS_CTRL:the_VGA_NIOS_CTRL|VGA_Controller:u0|V_Cont[9]                                                                                                           ; system_0:u0|VGA_0:the_VGA_0|VGA_NIOS_CTRL:the_VGA_NIOS_CTRL|VGA_Controller:u0|oVGA_V_SYNC                                                                                                             ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk2 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk2 ; 0.000 ns                   ; 0.016 ns                   ; 0.793 ns                 ;
; 0.788 ns                                ; system_0:u0|VGA_0:the_VGA_0|VGA_NIOS_CTRL:the_VGA_NIOS_CTRL|mON_B[3]                                                                                                                              ; system_0:u0|VGA_0:the_VGA_0|VGA_NIOS_CTRL:the_VGA_NIOS_CTRL|VGA_OSD_RAM:u1|oBlue[3]                                                                                                                   ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk2 ; 0.000 ns                   ; 0.019 ns                   ; 0.807 ns                 ;
; 0.792 ns                                ; system_0:u0|VGA_0:the_VGA_0|VGA_NIOS_CTRL:the_VGA_NIOS_CTRL|VGA_Controller:u0|oCoord_X[1]                                                                                                         ; system_0:u0|VGA_0:the_VGA_0|VGA_NIOS_CTRL:the_VGA_NIOS_CTRL|VGA_Controller:u0|oAddress[1]                                                                                                             ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk2 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk2 ; 0.000 ns                   ; 0.016 ns                   ; 0.808 ns                 ;
; 0.794 ns                                ; system_0:u0|VGA_0:the_VGA_0|VGA_NIOS_CTRL:the_VGA_NIOS_CTRL|mON_B[1]                                                                                                                              ; system_0:u0|VGA_0:the_VGA_0|VGA_NIOS_CTRL:the_VGA_NIOS_CTRL|VGA_OSD_RAM:u1|oBlue[1]                                                                                                                   ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk2 ; 0.000 ns                   ; 0.019 ns                   ; 0.813 ns                 ;
; 0.806 ns                                ; system_0:u0|VGA_0:the_VGA_0|VGA_NIOS_CTRL:the_VGA_NIOS_CTRL|VGA_Controller:u0|H_Cont[5]                                                                                                           ; system_0:u0|VGA_0:the_VGA_0|VGA_NIOS_CTRL:the_VGA_NIOS_CTRL|VGA_Controller:u0|oVGA_H_SYNC                                                                                                             ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk2 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk2 ; 0.000 ns                   ; 0.016 ns                   ; 0.822 ns                 ;
; 0.808 ns                                ; system_0:u0|VGA_0:the_VGA_0|VGA_NIOS_CTRL:the_VGA_NIOS_CTRL|VGA_Controller:u0|H_Cont[5]                                                                                                           ; system_0:u0|VGA_0:the_VGA_0|VGA_NIOS_CTRL:the_VGA_NIOS_CTRL|VGA_Controller:u0|H_Cont[5]                                                                                                               ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk2 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk2 ; 0.000 ns                   ; 0.016 ns                   ; 0.824 ns                 ;
; 0.809 ns                                ; system_0:u0|VGA_0:the_VGA_0|VGA_NIOS_CTRL:the_VGA_NIOS_CTRL|VGA_Controller:u0|oCoord_X[2]                                                                                                         ; system_0:u0|VGA_0:the_VGA_0|VGA_NIOS_CTRL:the_VGA_NIOS_CTRL|VGA_Controller:u0|oAddress[2]                                                                                                             ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk2 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk2 ; 0.000 ns                   ; 0.016 ns                   ; 0.825 ns                 ;
; 0.816 ns                                ; system_0:u0|VGA_0:the_VGA_0|VGA_NIOS_CTRL:the_VGA_NIOS_CTRL|VGA_Controller:u0|H_Cont[0]                                                                                                           ; system_0:u0|VGA_0:the_VGA_0|VGA_NIOS_CTRL:the_VGA_NIOS_CTRL|VGA_Controller:u0|H_Cont[0]                                                                                                               ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk2 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk2 ; 0.000 ns                   ; 0.016 ns                   ; 0.832 ns                 ;
; 0.817 ns                                ; system_0:u0|VGA_0:the_VGA_0|VGA_NIOS_CTRL:the_VGA_NIOS_CTRL|VGA_Controller:u0|V_Cont[6]                                                                                                           ; system_0:u0|VGA_0:the_VGA_0|VGA_NIOS_CTRL:the_VGA_NIOS_CTRL|VGA_Controller:u0|V_Cont[6]                                                                                                               ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk2 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk2 ; 0.000 ns                   ; 0.016 ns                   ; 0.833 ns                 ;
; 0.818 ns                                ; system_0:u0|VGA_0:the_VGA_0|VGA_NIOS_CTRL:the_VGA_NIOS_CTRL|VGA_Controller:u0|H_Cont[3]                                                                                                           ; system_0:u0|VGA_0:the_VGA_0|VGA_NIOS_CTRL:the_VGA_NIOS_CTRL|VGA_Controller:u0|H_Cont[3]                                                                                                               ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk2 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk2 ; 0.000 ns                   ; 0.016 ns                   ; 0.834 ns                 ;
; 0.821 ns                                ; system_0:u0|VGA_0:the_VGA_0|VGA_NIOS_CTRL:the_VGA_NIOS_CTRL|mON_B[6]                                                                                                                              ; system_0:u0|VGA_0:the_VGA_0|VGA_NIOS_CTRL:the_VGA_NIOS_CTRL|VGA_OSD_RAM:u1|oBlue[6]                                                                                                                   ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk2 ; 0.000 ns                   ; 0.019 ns                   ; 0.840 ns                 ;
; 0.821 ns                                ; system_0:u0|VGA_0:the_VGA_0|VGA_NIOS_CTRL:the_VGA_NIOS_CTRL|VGA_Controller:u0|V_Cont[8]                                                                                                           ; system_0:u0|VGA_0:the_VGA_0|VGA_NIOS_CTRL:the_VGA_NIOS_CTRL|VGA_Controller:u0|V_Cont[8]                                                                                                               ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk2 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk2 ; 0.000 ns                   ; 0.016 ns                   ; 0.837 ns                 ;
; 0.821 ns                                ; system_0:u0|VGA_0:the_VGA_0|VGA_NIOS_CTRL:the_VGA_NIOS_CTRL|VGA_Controller:u0|V_Cont[4]                                                                                                           ; system_0:u0|VGA_0:the_VGA_0|VGA_NIOS_CTRL:the_VGA_NIOS_CTRL|VGA_Controller:u0|V_Cont[4]                                                                                                               ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk2 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk2 ; 0.000 ns                   ; 0.016 ns                   ; 0.837 ns                 ;
; 0.825 ns                                ; system_0:u0|VGA_0:the_VGA_0|VGA_NIOS_CTRL:the_VGA_NIOS_CTRL|mON_B[4]                                                                                                                              ; system_0:u0|VGA_0:the_VGA_0|VGA_NIOS_CTRL:the_VGA_NIOS_CTRL|VGA_OSD_RAM:u1|oBlue[4]                                                                                                                   ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk2 ; 0.000 ns                   ; 0.019 ns                   ; 0.844 ns                 ;
; 0.829 ns                                ; system_0:u0|VGA_0:the_VGA_0|VGA_NIOS_CTRL:the_VGA_NIOS_CTRL|VGA_Controller:u0|V_Cont[1]                                                                                                           ; system_0:u0|VGA_0:the_VGA_0|VGA_NIOS_CTRL:the_VGA_NIOS_CTRL|VGA_Controller:u0|V_Cont[1]                                                                                                               ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk2 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk2 ; 0.000 ns                   ; 0.016 ns                   ; 0.845 ns                 ;
; 0.831 ns                                ; system_0:u0|VGA_0:the_VGA_0|VGA_NIOS_CTRL:the_VGA_NIOS_CTRL|mOFF_G[5]                                                                                                                             ; system_0:u0|VGA_0:the_VGA_0|VGA_NIOS_CTRL:the_VGA_NIOS_CTRL|VGA_OSD_RAM:u1|oGreen[5]                                                                                                                  ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk2 ; 0.000 ns                   ; 0.019 ns                   ; 0.850 ns                 ;
; 0.833 ns                                ; system_0:u0|VGA_0:the_VGA_0|VGA_NIOS_CTRL:the_VGA_NIOS_CTRL|VGA_Controller:u0|oCoord_X[0]                                                                                                         ; system_0:u0|VGA_0:the_VGA_0|VGA_NIOS_CTRL:the_VGA_NIOS_CTRL|VGA_Controller:u0|oAddress[1]                                                                                                             ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk2 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk2 ; 0.000 ns                   ; 0.016 ns                   ; 0.849 ns                 ;
; 0.848 ns                                ; system_0:u0|VGA_0:the_VGA_0|VGA_NIOS_CTRL:the_VGA_NIOS_CTRL|VGA_Controller:u0|H_Cont[6]                                                                                                           ; system_0:u0|VGA_0:the_VGA_0|VGA_NIOS_CTRL:the_VGA_NIOS_CTRL|VGA_Controller:u0|H_Cont[6]                                                                                                               ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk2 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk2 ; 0.000 ns                   ; 0.016 ns                   ; 0.864 ns                 ;
; 0.849 ns                                ; system_0:u0|VGA_0:the_VGA_0|VGA_NIOS_CTRL:the_VGA_NIOS_CTRL|VGA_Controller:u0|H_Cont[8]                                                                                                           ; system_0:u0|VGA_0:the_VGA_0|VGA_NIOS_CTRL:the_VGA_NIOS_CTRL|VGA_Controller:u0|H_Cont[8]                                                                                                               ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk2 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk2 ; 0.000 ns                   ; 0.016 ns                   ; 0.865 ns                 ;
; 0.851 ns                                ; system_0:u0|VGA_0:the_VGA_0|VGA_NIOS_CTRL:the_VGA_NIOS_CTRL|VGA_Controller:u0|V_Cont[5]                                                                                                           ; system_0:u0|VGA_0:the_VGA_0|VGA_NIOS_CTRL:the_VGA_NIOS_CTRL|VGA_Controller:u0|V_Cont[5]                                                                                                               ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk2 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk2 ; 0.000 ns                   ; 0.016 ns                   ; 0.867 ns                 ;
; 0.852 ns                                ; system_0:u0|VGA_0:the_VGA_0|VGA_NIOS_CTRL:the_VGA_NIOS_CTRL|VGA_Controller:u0|H_Cont[1]                                                                                                           ; system_0:u0|VGA_0:the_VGA_0|VGA_NIOS_CTRL:the_VGA_NIOS_CTRL|VGA_Controller:u0|H_Cont[1]                                                                                                               ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk2 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk2 ; 0.000 ns                   ; 0.016 ns                   ; 0.868 ns                 ;
; 0.853 ns                                ; system_0:u0|VGA_0:the_VGA_0|VGA_NIOS_CTRL:the_VGA_NIOS_CTRL|VGA_Controller:u0|H_Cont[4]                                                                                                           ; system_0:u0|VGA_0:the_VGA_0|VGA_NIOS_CTRL:the_VGA_NIOS_CTRL|VGA_Controller:u0|H_Cont[4]                                                                                                               ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk2 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk2 ; 0.000 ns                   ; 0.016 ns                   ; 0.869 ns                 ;
; 0.854 ns                                ; system_0:u0|VGA_0:the_VGA_0|VGA_NIOS_CTRL:the_VGA_NIOS_CTRL|VGA_Controller:u0|H_Cont[2]                                                                                                           ; system_0:u0|VGA_0:the_VGA_0|VGA_NIOS_CTRL:the_VGA_NIOS_CTRL|VGA_Controller:u0|H_Cont[2]                                                                                                               ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk2 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk2 ; 0.000 ns                   ; 0.016 ns                   ; 0.870 ns                 ;
; 0.857 ns                                ; system_0:u0|VGA_0:the_VGA_0|VGA_NIOS_CTRL:the_VGA_NIOS_CTRL|VGA_Controller:u0|V_Cont[7]                                                                                                           ; system_0:u0|VGA_0:the_VGA_0|VGA_NIOS_CTRL:the_VGA_NIOS_CTRL|VGA_Controller:u0|V_Cont[7]                                                                                                               ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk2 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk2 ; 0.000 ns                   ; 0.016 ns                   ; 0.873 ns                 ;
; 0.857 ns                                ; system_0:u0|VGA_0:the_VGA_0|VGA_NIOS_CTRL:the_VGA_NIOS_CTRL|VGA_Controller:u0|V_Cont[9]                                                                                                           ; system_0:u0|VGA_0:the_VGA_0|VGA_NIOS_CTRL:the_VGA_NIOS_CTRL|VGA_Controller:u0|V_Cont[9]                                                                                                               ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk2 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk2 ; 0.000 ns                   ; 0.016 ns                   ; 0.873 ns                 ;
; 0.858 ns                                ; system_0:u0|VGA_0:the_VGA_0|VGA_NIOS_CTRL:the_VGA_NIOS_CTRL|VGA_Controller:u0|V_Cont[2]                                                                                                           ; system_0:u0|VGA_0:the_VGA_0|VGA_NIOS_CTRL:the_VGA_NIOS_CTRL|VGA_Controller:u0|V_Cont[2]                                                                                                               ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk2 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk2 ; 0.000 ns                   ; 0.016 ns                   ; 0.874 ns                 ;
; 0.862 ns                                ; system_0:u0|VGA_0:the_VGA_0|VGA_NIOS_CTRL:the_VGA_NIOS_CTRL|VGA_Controller:u0|V_Cont[3]                                                                                                           ; system_0:u0|VGA_0:the_VGA_0|VGA_NIOS_CTRL:the_VGA_NIOS_CTRL|VGA_Controller:u0|V_Cont[3]                                                                                                               ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk2 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk2 ; 0.000 ns                   ; 0.016 ns                   ; 0.878 ns                 ;
; 0.865 ns                                ; system_0:u0|VGA_0:the_VGA_0|VGA_NIOS_CTRL:the_VGA_NIOS_CTRL|VGA_Controller:u0|V_Cont[0]                                                                                                           ; system_0:u0|VGA_0:the_VGA_0|VGA_NIOS_CTRL:the_VGA_NIOS_CTRL|VGA_Controller:u0|V_Cont[0]                                                                                                               ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk2 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk2 ; 0.000 ns                   ; 0.016 ns                   ; 0.881 ns                 ;
; 0.935 ns                                ; system_0:u0|VGA_0:the_VGA_0|VGA_NIOS_CTRL:the_VGA_NIOS_CTRL|mOFF_B[1]                                                                                                                             ; system_0:u0|VGA_0:the_VGA_0|VGA_NIOS_CTRL:the_VGA_NIOS_CTRL|VGA_OSD_RAM:u1|oBlue[1]                                                                                                                   ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk2 ; 0.000 ns                   ; 0.013 ns                   ; 0.948 ns                 ;
; 0.957 ns                                ; system_0:u0|VGA_0:the_VGA_0|VGA_NIOS_CTRL:the_VGA_NIOS_CTRL|mOFF_R[9]                                                                                                                             ; system_0:u0|VGA_0:the_VGA_0|VGA_NIOS_CTRL:the_VGA_NIOS_CTRL|VGA_OSD_RAM:u1|oRed[9]                                                                                                                    ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk2 ; 0.000 ns                   ; 0.019 ns                   ; 0.976 ns                 ;
; 0.959 ns                                ; system_0:u0|VGA_0:the_VGA_0|VGA_NIOS_CTRL:the_VGA_NIOS_CTRL|mON_B[9]                                                                                                                              ; system_0:u0|VGA_0:the_VGA_0|VGA_NIOS_CTRL:the_VGA_NIOS_CTRL|VGA_OSD_RAM:u1|oBlue[9]                                                                                                                   ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk2 ; 0.000 ns                   ; 0.019 ns                   ; 0.978 ns                 ;
; 0.967 ns                                ; system_0:u0|VGA_0:the_VGA_0|VGA_NIOS_CTRL:the_VGA_NIOS_CTRL|VGA_Controller:u0|H_Cont[3]                                                                                                           ; system_0:u0|VGA_0:the_VGA_0|VGA_NIOS_CTRL:the_VGA_NIOS_CTRL|VGA_Controller:u0|oCoord_X[3]                                                                                                             ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk2 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk2 ; 0.000 ns                   ; 0.016 ns                   ; 0.983 ns                 ;
; 0.970 ns                                ; system_0:u0|VGA_0:the_VGA_0|VGA_NIOS_CTRL:the_VGA_NIOS_CTRL|mOFF_R[4]                                                                                                                             ; system_0:u0|VGA_0:the_VGA_0|VGA_NIOS_CTRL:the_VGA_NIOS_CTRL|VGA_OSD_RAM:u1|oRed[4]                                                                                                                    ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk2 ; 0.000 ns                   ; 0.019 ns                   ; 0.989 ns                 ;
; 0.975 ns                                ; system_0:u0|VGA_0:the_VGA_0|VGA_NIOS_CTRL:the_VGA_NIOS_CTRL|mON_B[0]                                                                                                                              ; system_0:u0|VGA_0:the_VGA_0|VGA_NIOS_CTRL:the_VGA_NIOS_CTRL|VGA_OSD_RAM:u1|oBlue[0]                                                                                                                   ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk2 ; 0.000 ns                   ; 0.019 ns                   ; 0.994 ns                 ;
; 0.980 ns                                ; system_0:u0|VGA_0:the_VGA_0|VGA_NIOS_CTRL:the_VGA_NIOS_CTRL|VGA_Controller:u0|V_Cont[4]                                                                                                           ; system_0:u0|VGA_0:the_VGA_0|VGA_NIOS_CTRL:the_VGA_NIOS_CTRL|VGA_Controller:u0|oCoord_Y[4]                                                                                                             ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk2 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk2 ; 0.000 ns                   ; 0.016 ns                   ; 0.996 ns                 ;
; 0.981 ns                                ; system_0:u0|VGA_0:the_VGA_0|VGA_NIOS_CTRL:the_VGA_NIOS_CTRL|mOFF_R[1]                                                                                                                             ; system_0:u0|VGA_0:the_VGA_0|VGA_NIOS_CTRL:the_VGA_NIOS_CTRL|VGA_OSD_RAM:u1|oRed[1]                                                                                                                    ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk2 ; 0.000 ns                   ; 0.019 ns                   ; 1.000 ns                 ;
; 0.983 ns                                ; system_0:u0|VGA_0:the_VGA_0|VGA_NIOS_CTRL:the_VGA_NIOS_CTRL|mOFF_R[6]                                                                                                                             ; system_0:u0|VGA_0:the_VGA_0|VGA_NIOS_CTRL:the_VGA_NIOS_CTRL|VGA_OSD_RAM:u1|oRed[6]                                                                                                                    ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk2 ; 0.000 ns                   ; 0.019 ns                   ; 1.002 ns                 ;
; 0.984 ns                                ; system_0:u0|VGA_0:the_VGA_0|VGA_NIOS_CTRL:the_VGA_NIOS_CTRL|mOFF_R[3]                                                                                                                             ; system_0:u0|VGA_0:the_VGA_0|VGA_NIOS_CTRL:the_VGA_NIOS_CTRL|VGA_OSD_RAM:u1|oRed[3]                                                                                                                    ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk2 ; 0.000 ns                   ; 0.014 ns                   ; 0.998 ns                 ;
; 0.986 ns                                ; system_0:u0|VGA_0:the_VGA_0|VGA_NIOS_CTRL:the_VGA_NIOS_CTRL|mOFF_R[5]                                                                                                                             ; system_0:u0|VGA_0:the_VGA_0|VGA_NIOS_CTRL:the_VGA_NIOS_CTRL|VGA_OSD_RAM:u1|oRed[5]                                                                                                                    ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk2 ; 0.000 ns                   ; 0.019 ns                   ; 1.005 ns                 ;
; 0.991 ns                                ; system_0:u0|VGA_0:the_VGA_0|VGA_NIOS_CTRL:the_VGA_NIOS_CTRL|mON_R[4]                                                                                                                              ; system_0:u0|VGA_0:the_VGA_0|VGA_NIOS_CTRL:the_VGA_NIOS_CTRL|VGA_OSD_RAM:u1|oRed[4]                                                                                                                    ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk2 ; 0.000 ns                   ; 0.020 ns                   ; 1.011 ns                 ;
; 0.994 ns                                ; system_0:u0|VGA_0:the_VGA_0|VGA_NIOS_CTRL:the_VGA_NIOS_CTRL|mON_R[1]                                                                                                                              ; system_0:u0|VGA_0:the_VGA_0|VGA_NIOS_CTRL:the_VGA_NIOS_CTRL|VGA_OSD_RAM:u1|oRed[1]                                                                                                                    ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk2 ; 0.000 ns                   ; 0.020 ns                   ; 1.014 ns                 ;
; 0.997 ns                                ; system_0:u0|VGA_0:the_VGA_0|VGA_NIOS_CTRL:the_VGA_NIOS_CTRL|mON_R[9]                                                                                                                              ; system_0:u0|VGA_0:the_VGA_0|VGA_NIOS_CTRL:the_VGA_NIOS_CTRL|VGA_OSD_RAM:u1|oRed[9]                                                                                                                    ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk2 ; 0.000 ns                   ; 0.020 ns                   ; 1.017 ns                 ;
; 1.008 ns                                ; system_0:u0|VGA_0:the_VGA_0|VGA_NIOS_CTRL:the_VGA_NIOS_CTRL|mOFF_B[6]                                                                                                                             ; system_0:u0|VGA_0:the_VGA_0|VGA_NIOS_CTRL:the_VGA_NIOS_CTRL|VGA_OSD_RAM:u1|oBlue[6]                                                                                                                   ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk2 ; 0.000 ns                   ; 0.014 ns                   ; 1.022 ns                 ;
; 1.008 ns                                ; system_0:u0|VGA_0:the_VGA_0|VGA_NIOS_CTRL:the_VGA_NIOS_CTRL|mON_R[6]                                                                                                                              ; system_0:u0|VGA_0:the_VGA_0|VGA_NIOS_CTRL:the_VGA_NIOS_CTRL|VGA_OSD_RAM:u1|oRed[6]                                                                                                                    ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk2 ; 0.000 ns                   ; 0.020 ns                   ; 1.028 ns                 ;
; 1.011 ns                                ; system_0:u0|VGA_0:the_VGA_0|VGA_NIOS_CTRL:the_VGA_NIOS_CTRL|mON_B[2]                                                                                                                              ; system_0:u0|VGA_0:the_VGA_0|VGA_NIOS_CTRL:the_VGA_NIOS_CTRL|VGA_OSD_RAM:u1|oBlue[2]                                                                                                                   ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk2 ; 0.000 ns                   ; 0.019 ns                   ; 1.030 ns                 ;
; 1.018 ns                                ; system_0:u0|VGA_0:the_VGA_0|VGA_NIOS_CTRL:the_VGA_NIOS_CTRL|VGA_Controller:u0|V_Cont[6]                                                                                                           ; system_0:u0|VGA_0:the_VGA_0|VGA_NIOS_CTRL:the_VGA_NIOS_CTRL|VGA_Controller:u0|oCoord_Y[6]                                                                                                             ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk2 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk2 ; 0.000 ns                   ; 0.016 ns                   ; 1.034 ns                 ;
; 1.031 ns                                ; system_0:u0|VGA_0:the_VGA_0|VGA_NIOS_CTRL:the_VGA_NIOS_CTRL|mON_R[8]                                                                                                                              ; system_0:u0|VGA_0:the_VGA_0|VGA_NIOS_CTRL:the_VGA_NIOS_CTRL|VGA_OSD_RAM:u1|oRed[8]                                                                                                                    ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk2 ; 0.000 ns                   ; 0.020 ns                   ; 1.051 ns                 ;
; 1.032 ns                                ; system_0:u0|VGA_0:the_VGA_0|VGA_NIOS_CTRL:the_VGA_NIOS_CTRL|mON_G[5]                                                                                                                              ; system_0:u0|VGA_0:the_VGA_0|VGA_NIOS_CTRL:the_VGA_NIOS_CTRL|VGA_OSD_RAM:u1|oGreen[5]                                                                                                                  ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk2 ; 0.000 ns                   ; 0.010 ns                   ; 1.042 ns                 ;
; 1.034 ns                                ; system_0:u0|VGA_0:the_VGA_0|VGA_NIOS_CTRL:the_VGA_NIOS_CTRL|mON_R[5]                                                                                                                              ; system_0:u0|VGA_0:the_VGA_0|VGA_NIOS_CTRL:the_VGA_NIOS_CTRL|VGA_OSD_RAM:u1|oRed[5]                                                                                                                    ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk2 ; 0.000 ns                   ; 0.020 ns                   ; 1.054 ns                 ;
; 1.037 ns                                ; system_0:u0|VGA_0:the_VGA_0|VGA_NIOS_CTRL:the_VGA_NIOS_CTRL|mCursor_G[5]                                                                                                                          ; system_0:u0|VGA_0:the_VGA_0|VGA_NIOS_CTRL:the_VGA_NIOS_CTRL|VGA_Controller:u0|Cur_Color_G[5]                                                                                                          ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk2 ; 0.000 ns                   ; 0.003 ns                   ; 1.040 ns                 ;
; 1.037 ns                                ; system_0:u0|VGA_0:the_VGA_0|VGA_NIOS_CTRL:the_VGA_NIOS_CTRL|VGA_Controller:u0|V_Cont[3]                                                                                                           ; system_0:u0|VGA_0:the_VGA_0|VGA_NIOS_CTRL:the_VGA_NIOS_CTRL|VGA_Controller:u0|oCoord_Y[3]                                                                                                             ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk2 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk2 ; 0.000 ns                   ; 0.016 ns                   ; 1.053 ns                 ;
; 1.037 ns                                ; system_0:u0|VGA_0:the_VGA_0|VGA_NIOS_CTRL:the_VGA_NIOS_CTRL|VGA_Controller:u0|H_Cont[5]                                                                                                           ; system_0:u0|VGA_0:the_VGA_0|VGA_NIOS_CTRL:the_VGA_NIOS_CTRL|VGA_Controller:u0|oCoord_X[5]                                                                                                             ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk2 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk2 ; 0.000 ns                   ; 0.016 ns                   ; 1.053 ns                 ;
; 1.042 ns                                ; system_0:u0|VGA_0:the_VGA_0|VGA_NIOS_CTRL:the_VGA_NIOS_CTRL|mOFF_G[8]                                                                                                                             ; system_0:u0|VGA_0:the_VGA_0|VGA_NIOS_CTRL:the_VGA_NIOS_CTRL|VGA_OSD_RAM:u1|oGreen[8]                                                                                                                  ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk2 ; 0.000 ns                   ; 0.003 ns                   ; 1.045 ns                 ;
; 1.046 ns                                ; system_0:u0|VGA_0:the_VGA_0|VGA_NIOS_CTRL:the_VGA_NIOS_CTRL|mOFF_G[7]                                                                                                                             ; system_0:u0|VGA_0:the_VGA_0|VGA_NIOS_CTRL:the_VGA_NIOS_CTRL|VGA_OSD_RAM:u1|oGreen[7]                                                                                                                  ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk2 ; 0.000 ns                   ; 0.003 ns                   ; 1.049 ns                 ;
; 1.047 ns                                ; system_0:u0|VGA_0:the_VGA_0|VGA_NIOS_CTRL:the_VGA_NIOS_CTRL|VGA_Controller:u0|V_Cont[7]                                                                                                           ; system_0:u0|VGA_0:the_VGA_0|VGA_NIOS_CTRL:the_VGA_NIOS_CTRL|VGA_Controller:u0|oCoord_Y[7]                                                                                                             ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk2 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk2 ; 0.000 ns                   ; 0.016 ns                   ; 1.063 ns                 ;
; 1.050 ns                                ; system_0:u0|VGA_0:the_VGA_0|VGA_NIOS_CTRL:the_VGA_NIOS_CTRL|mCursor_G[2]                                                                                                                          ; system_0:u0|VGA_0:the_VGA_0|VGA_NIOS_CTRL:the_VGA_NIOS_CTRL|VGA_Controller:u0|Cur_Color_G[2]                                                                                                          ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk2 ; 0.000 ns                   ; 0.003 ns                   ; 1.053 ns                 ;
; 1.053 ns                                ; system_0:u0|VGA_0:the_VGA_0|VGA_NIOS_CTRL:the_VGA_NIOS_CTRL|mON_B[5]                                                                                                                              ; system_0:u0|VGA_0:the_VGA_0|VGA_NIOS_CTRL:the_VGA_NIOS_CTRL|VGA_OSD_RAM:u1|oBlue[5]                                                                                                                   ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk2 ; 0.000 ns                   ; 0.018 ns                   ; 1.071 ns                 ;
; 1.059 ns                                ; system_0:u0|VGA_0:the_VGA_0|VGA_NIOS_CTRL:the_VGA_NIOS_CTRL|VGA_Controller:u0|H_Cont[8]                                                                                                           ; system_0:u0|VGA_0:the_VGA_0|VGA_NIOS_CTRL:the_VGA_NIOS_CTRL|VGA_Controller:u0|oCoord_X[8]                                                                                                             ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk2 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk2 ; 0.000 ns                   ; 0.016 ns                   ; 1.075 ns                 ;
; 1.061 ns                                ; system_0:u0|VGA_0:the_VGA_0|VGA_NIOS_CTRL:the_VGA_NIOS_CTRL|VGA_Controller:u0|H_Cont[4]                                                                                                           ; system_0:u0|VGA_0:the_VGA_0|VGA_NIOS_CTRL:the_VGA_NIOS_CTRL|VGA_Controller:u0|oCoord_X[4]                                                                                                             ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk2 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk2 ; 0.000 ns                   ; 0.016 ns                   ; 1.077 ns                 ;
; 1.064 ns                                ; system_0:u0|VGA_0:the_VGA_0|VGA_NIOS_CTRL:the_VGA_NIOS_CTRL|VGA_Controller:u0|H_Cont[6]                                                                                                           ; system_0:u0|VGA_0:the_VGA_0|VGA_NIOS_CTRL:the_VGA_NIOS_CTRL|VGA_Controller:u0|oCoord_X[6]                                                                                                             ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk2 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk2 ; 0.000 ns                   ; 0.016 ns                   ; 1.080 ns                 ;
; 1.064 ns                                ; system_0:u0|VGA_0:the_VGA_0|VGA_NIOS_CTRL:the_VGA_NIOS_CTRL|VGA_Controller:u0|H_Cont[7]                                                                                                           ; system_0:u0|VGA_0:the_VGA_0|VGA_NIOS_CTRL:the_VGA_NIOS_CTRL|VGA_Controller:u0|H_Cont[7]                                                                                                               ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk2 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk2 ; 0.000 ns                   ; 0.016 ns                   ; 1.080 ns                 ;
; 1.066 ns                                ; system_0:u0|VGA_0:the_VGA_0|VGA_NIOS_CTRL:the_VGA_NIOS_CTRL|VGA_Controller:u0|V_Cont[5]                                                                                                           ; system_0:u0|VGA_0:the_VGA_0|VGA_NIOS_CTRL:the_VGA_NIOS_CTRL|VGA_Controller:u0|oCoord_Y[5]                                                                                                             ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk2 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk2 ; 0.000 ns                   ; 0.016 ns                   ; 1.082 ns                 ;
; 1.080 ns                                ; system_0:u0|VGA_0:the_VGA_0|VGA_NIOS_CTRL:the_VGA_NIOS_CTRL|VGA_Controller:u0|H_Cont[6]                                                                                                           ; system_0:u0|VGA_0:the_VGA_0|VGA_NIOS_CTRL:the_VGA_NIOS_CTRL|VGA_Controller:u0|oVGA_H_SYNC                                                                                                             ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk2 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk2 ; 0.000 ns                   ; 0.016 ns                   ; 1.096 ns                 ;
; 1.122 ns                                ; system_0:u0|VGA_0:the_VGA_0|VGA_NIOS_CTRL:the_VGA_NIOS_CTRL|mON_G[0]                                                                                                                              ; system_0:u0|VGA_0:the_VGA_0|VGA_NIOS_CTRL:the_VGA_NIOS_CTRL|VGA_OSD_RAM:u1|oGreen[0]                                                                                                                  ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk2 ; 0.000 ns                   ; 0.003 ns                   ; 1.125 ns                 ;
; 1.130 ns                                ; system_0:u0|VGA_0:the_VGA_0|VGA_NIOS_CTRL:the_VGA_NIOS_CTRL|mOFF_B[2]                                                                                                                             ; system_0:u0|VGA_0:the_VGA_0|VGA_NIOS_CTRL:the_VGA_NIOS_CTRL|VGA_OSD_RAM:u1|oBlue[2]                                                                                                                   ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk2 ; 0.000 ns                   ; 0.014 ns                   ; 1.144 ns                 ;
; 1.134 ns                                ; system_0:u0|VGA_0:the_VGA_0|VGA_NIOS_CTRL:the_VGA_NIOS_CTRL|mOFF_B[0]                                                                                                                             ; system_0:u0|VGA_0:the_VGA_0|VGA_NIOS_CTRL:the_VGA_NIOS_CTRL|VGA_OSD_RAM:u1|oBlue[0]                                                                                                                   ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk2 ; 0.000 ns                   ; 0.014 ns                   ; 1.148 ns                 ;
; 1.144 ns                                ; system_0:u0|VGA_0:the_VGA_0|VGA_NIOS_CTRL:the_VGA_NIOS_CTRL|mOFF_R[2]                                                                                                                             ; system_0:u0|VGA_0:the_VGA_0|VGA_NIOS_CTRL:the_VGA_NIOS_CTRL|VGA_OSD_RAM:u1|oRed[2]                                                                                                                    ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk2 ; 0.000 ns                   ; 0.014 ns                   ; 1.158 ns                 ;
; 1.148 ns                                ; system_0:u0|VGA_0:the_VGA_0|VGA_NIOS_CTRL:the_VGA_NIOS_CTRL|mCursor_B[6]                                                                                                                          ; system_0:u0|VGA_0:the_VGA_0|VGA_NIOS_CTRL:the_VGA_NIOS_CTRL|VGA_Controller:u0|Cur_Color_B[6]                                                                                                          ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk2 ; 0.000 ns                   ; 0.007 ns                   ; 1.155 ns                 ;
; 1.161 ns                                ; system_0:u0|VGA_0:the_VGA_0|VGA_NIOS_CTRL:the_VGA_NIOS_CTRL|mCursor_B[2]                                                                                                                          ; system_0:u0|VGA_0:the_VGA_0|VGA_NIOS_CTRL:the_VGA_NIOS_CTRL|VGA_Controller:u0|Cur_Color_B[2]                                                                                                          ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk2 ; 0.000 ns                   ; 0.003 ns                   ; 1.164 ns                 ;
; 1.161 ns                                ; system_0:u0|VGA_0:the_VGA_0|VGA_NIOS_CTRL:the_VGA_NIOS_CTRL|mCursor_B[1]                                                                                                                          ; system_0:u0|VGA_0:the_VGA_0|VGA_NIOS_CTRL:the_VGA_NIOS_CTRL|VGA_Controller:u0|Cur_Color_B[1]                                                                                                          ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk2 ; 0.000 ns                   ; 0.003 ns                   ; 1.164 ns                 ;
; 1.168 ns                                ; system_0:u0|VGA_0:the_VGA_0|VGA_NIOS_CTRL:the_VGA_NIOS_CTRL|mCursor_B[0]                                                                                                                          ; system_0:u0|VGA_0:the_VGA_0|VGA_NIOS_CTRL:the_VGA_NIOS_CTRL|VGA_Controller:u0|Cur_Color_B[0]                                                                                                          ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk2 ; 0.000 ns                   ; 0.003 ns                   ; 1.171 ns                 ;
; 1.176 ns                                ; system_0:u0|VGA_0:the_VGA_0|VGA_NIOS_CTRL:the_VGA_NIOS_CTRL|mCursor_B[3]                                                                                                                          ; system_0:u0|VGA_0:the_VGA_0|VGA_NIOS_CTRL:the_VGA_NIOS_CTRL|VGA_Controller:u0|Cur_Color_B[3]                                                                                                          ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk2 ; 0.000 ns                   ; 0.003 ns                   ; 1.179 ns                 ;
; 1.183 ns                                ; system_0:u0|VGA_0:the_VGA_0|VGA_NIOS_CTRL:the_VGA_NIOS_CTRL|mCursor_G[0]                                                                                                                          ; system_0:u0|VGA_0:the_VGA_0|VGA_NIOS_CTRL:the_VGA_NIOS_CTRL|VGA_Controller:u0|Cur_Color_G[0]                                                                                                          ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk2 ; 0.000 ns                   ; 0.003 ns                   ; 1.186 ns                 ;
; 1.191 ns                                ; system_0:u0|VGA_0:the_VGA_0|VGA_NIOS_CTRL:the_VGA_NIOS_CTRL|VGA_Controller:u0|H_Cont[5]                                                                                                           ; system_0:u0|VGA_0:the_VGA_0|VGA_NIOS_CTRL:the_VGA_NIOS_CTRL|VGA_Controller:u0|H_Cont[6]                                                                                                               ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk2 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk2 ; 0.000 ns                   ; 0.016 ns                   ; 1.207 ns                 ;
; 1.199 ns                                ; system_0:u0|VGA_0:the_VGA_0|VGA_NIOS_CTRL:the_VGA_NIOS_CTRL|VGA_Controller:u0|H_Cont[0]                                                                                                           ; system_0:u0|VGA_0:the_VGA_0|VGA_NIOS_CTRL:the_VGA_NIOS_CTRL|VGA_Controller:u0|H_Cont[1]                                                                                                               ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk2 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk2 ; 0.000 ns                   ; 0.016 ns                   ; 1.215 ns                 ;
; 1.200 ns                                ; system_0:u0|VGA_0:the_VGA_0|VGA_NIOS_CTRL:the_VGA_NIOS_CTRL|VGA_Controller:u0|V_Cont[6]                                                                                                           ; system_0:u0|VGA_0:the_VGA_0|VGA_NIOS_CTRL:the_VGA_NIOS_CTRL|VGA_Controller:u0|V_Cont[7]                                                                                                               ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk2 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk2 ; 0.000 ns                   ; 0.016 ns                   ; 1.216 ns                 ;
; 1.204 ns                                ; system_0:u0|VGA_0:the_VGA_0|VGA_NIOS_CTRL:the_VGA_NIOS_CTRL|VGA_Controller:u0|V_Cont[8]                                                                                                           ; system_0:u0|VGA_0:the_VGA_0|VGA_NIOS_CTRL:the_VGA_NIOS_CTRL|VGA_Controller:u0|V_Cont[9]                                                                                                               ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk2 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk2 ; 0.000 ns                   ; 0.016 ns                   ; 1.220 ns                 ;
; 1.206 ns                                ; system_0:u0|VGA_0:the_VGA_0|VGA_NIOS_CTRL:the_VGA_NIOS_CTRL|mCursor_R[1]                                                                                                                          ; system_0:u0|VGA_0:the_VGA_0|VGA_NIOS_CTRL:the_VGA_NIOS_CTRL|VGA_Controller:u0|Cur_Color_R[1]                                                                                                          ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk2 ; 0.000 ns                   ; 0.000 ns                   ; 1.206 ns                 ;
; 1.212 ns                                ; system_0:u0|VGA_0:the_VGA_0|VGA_NIOS_CTRL:the_VGA_NIOS_CTRL|VGA_Controller:u0|H_Cont[2]                                                                                                           ; system_0:u0|VGA_0:the_VGA_0|VGA_NIOS_CTRL:the_VGA_NIOS_CTRL|VGA_Controller:u0|oCoord_X[2]                                                                                                             ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk2 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk2 ; 0.000 ns                   ; 0.012 ns                   ; 1.224 ns                 ;
; 1.212 ns                                ; system_0:u0|VGA_0:the_VGA_0|VGA_NIOS_CTRL:the_VGA_NIOS_CTRL|VGA_Controller:u0|V_Cont[1]                                                                                                           ; system_0:u0|VGA_0:the_VGA_0|VGA_NIOS_CTRL:the_VGA_NIOS_CTRL|VGA_Controller:u0|V_Cont[2]                                                                                                               ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk2 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk2 ; 0.000 ns                   ; 0.016 ns                   ; 1.228 ns                 ;
; 1.213 ns                                ; system_0:u0|VGA_0:the_VGA_0|VGA_NIOS_CTRL:the_VGA_NIOS_CTRL|mON_G[4]                                                                                                                              ; system_0:u0|VGA_0:the_VGA_0|VGA_NIOS_CTRL:the_VGA_NIOS_CTRL|VGA_OSD_RAM:u1|oGreen[4]                                                                                                                  ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk2 ; 0.000 ns                   ; -0.026 ns                  ; 1.187 ns                 ;
; 1.213 ns                                ; system_0:u0|VGA_0:the_VGA_0|VGA_NIOS_CTRL:the_VGA_NIOS_CTRL|VGA_Controller:u0|H_Cont[0]                                                                                                           ; system_0:u0|VGA_0:the_VGA_0|VGA_NIOS_CTRL:the_VGA_NIOS_CTRL|VGA_Controller:u0|oCoord_X[0]                                                                                                             ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk2 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk2 ; 0.000 ns                   ; 0.012 ns                   ; 1.225 ns                 ;
; 1.218 ns                                ; system_0:u0|VGA_0:the_VGA_0|VGA_NIOS_CTRL:the_VGA_NIOS_CTRL|VGA_Controller:u0|oCoord_X[6]                                                                                                         ; system_0:u0|VGA_0:the_VGA_0|VGA_NIOS_CTRL:the_VGA_NIOS_CTRL|VGA_Controller:u0|oAddress[6]                                                                                                             ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk2 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk2 ; 0.000 ns                   ; 0.012 ns                   ; 1.230 ns                 ;
; 1.220 ns                                ; system_0:u0|VGA_0:the_VGA_0|VGA_NIOS_CTRL:the_VGA_NIOS_CTRL|VGA_Controller:u0|oCoord_X[2]                                                                                                         ; system_0:u0|VGA_0:the_VGA_0|VGA_NIOS_CTRL:the_VGA_NIOS_CTRL|VGA_Controller:u0|oAddress[3]                                                                                                             ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk2 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk2 ; 0.000 ns                   ; 0.016 ns                   ; 1.236 ns                 ;
; 1.221 ns                                ; system_0:u0|VGA_0:the_VGA_0|VGA_NIOS_CTRL:the_VGA_NIOS_CTRL|VGA_Controller:u0|V_Cont[0]                                                                                                           ; system_0:u0|VGA_0:the_VGA_0|VGA_NIOS_CTRL:the_VGA_NIOS_CTRL|VGA_Controller:u0|oCoord_Y[0]                                                                                                             ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk2 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk2 ; 0.000 ns                   ; 0.015 ns                   ; 1.236 ns                 ;
; 1.221 ns                                ; system_0:u0|VGA_0:the_VGA_0|VGA_NIOS_CTRL:the_VGA_NIOS_CTRL|VGA_OSD_RAM:u1|ADDR_d[1]                                                                                                              ; system_0:u0|VGA_0:the_VGA_0|VGA_NIOS_CTRL:the_VGA_NIOS_CTRL|VGA_OSD_RAM:u1|ADDR_dd[1]                                                                                                                 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk2 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk2 ; 0.000 ns                   ; 0.030 ns                   ; 1.251 ns                 ;
; 1.227 ns                                ; system_0:u0|VGA_0:the_VGA_0|VGA_NIOS_CTRL:the_VGA_NIOS_CTRL|mOFF_R[8]                                                                                                                             ; system_0:u0|VGA_0:the_VGA_0|VGA_NIOS_CTRL:the_VGA_NIOS_CTRL|VGA_OSD_RAM:u1|oRed[8]                                                                                                                    ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk2 ; 0.000 ns                   ; 0.019 ns                   ; 1.246 ns                 ;
; 1.231 ns                                ; system_0:u0|VGA_0:the_VGA_0|VGA_NIOS_CTRL:the_VGA_NIOS_CTRL|VGA_OSD_RAM:u1|ADDR_d[0]                                                                                                              ; system_0:u0|VGA_0:the_VGA_0|VGA_NIOS_CTRL:the_VGA_NIOS_CTRL|VGA_OSD_RAM:u1|ADDR_dd[0]                                                                                                                 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk2 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk2 ; 0.000 ns                   ; 0.030 ns                   ; 1.261 ns                 ;
; 1.234 ns                                ; system_0:u0|VGA_0:the_VGA_0|VGA_NIOS_CTRL:the_VGA_NIOS_CTRL|VGA_Controller:u0|H_Cont[6]                                                                                                           ; system_0:u0|VGA_0:the_VGA_0|VGA_NIOS_CTRL:the_VGA_NIOS_CTRL|VGA_Controller:u0|H_Cont[7]                                                                                                               ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk2 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk2 ; 0.000 ns                   ; 0.016 ns                   ; 1.250 ns                 ;
; 1.235 ns                                ; system_0:u0|VGA_0:the_VGA_0|VGA_NIOS_CTRL:the_VGA_NIOS_CTRL|VGA_Controller:u0|oCoord_X[3]                                                                                                         ; system_0:u0|VGA_0:the_VGA_0|VGA_NIOS_CTRL:the_VGA_NIOS_CTRL|VGA_Controller:u0|oAddress[3]                                                                                                             ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk2 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk2 ; 0.000 ns                   ; 0.012 ns                   ; 1.247 ns                 ;
; 1.235 ns                                ; system_0:u0|VGA_0:the_VGA_0|VGA_NIOS_CTRL:the_VGA_NIOS_CTRL|VGA_Controller:u0|H_Cont[8]                                                                                                           ; system_0:u0|VGA_0:the_VGA_0|VGA_NIOS_CTRL:the_VGA_NIOS_CTRL|VGA_Controller:u0|H_Cont[9]                                                                                                               ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk2 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk2 ; 0.000 ns                   ; 0.016 ns                   ; 1.251 ns                 ;
; 1.237 ns                                ; system_0:u0|VGA_0:the_VGA_0|VGA_NIOS_CTRL:the_VGA_NIOS_CTRL|VGA_Controller:u0|V_Cont[5]                                                                                                           ; system_0:u0|VGA_0:the_VGA_0|VGA_NIOS_CTRL:the_VGA_NIOS_CTRL|VGA_Controller:u0|V_Cont[6]                                                                                                               ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk2 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk2 ; 0.000 ns                   ; 0.016 ns                   ; 1.253 ns                 ;
; 1.238 ns                                ; system_0:u0|VGA_0:the_VGA_0|VGA_NIOS_CTRL:the_VGA_NIOS_CTRL|VGA_Controller:u0|H_Cont[1]                                                                                                           ; system_0:u0|VGA_0:the_VGA_0|VGA_NIOS_CTRL:the_VGA_NIOS_CTRL|VGA_Controller:u0|H_Cont[2]                                                                                                               ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk2 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk2 ; 0.000 ns                   ; 0.016 ns                   ; 1.254 ns                 ;
; 1.239 ns                                ; system_0:u0|VGA_0:the_VGA_0|VGA_NIOS_CTRL:the_VGA_NIOS_CTRL|mON_G[9]                                                                                                                              ; system_0:u0|VGA_0:the_VGA_0|VGA_NIOS_CTRL:the_VGA_NIOS_CTRL|VGA_OSD_RAM:u1|oGreen[9]                                                                                                                  ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk2 ; 0.000 ns                   ; 0.032 ns                   ; 1.271 ns                 ;
; 1.239 ns                                ; system_0:u0|VGA_0:the_VGA_0|VGA_NIOS_CTRL:the_VGA_NIOS_CTRL|VGA_Controller:u0|oCoord_X[4]                                                                                                         ; system_0:u0|VGA_0:the_VGA_0|VGA_NIOS_CTRL:the_VGA_NIOS_CTRL|VGA_Controller:u0|oAddress[4]                                                                                                             ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk2 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk2 ; 0.000 ns                   ; 0.012 ns                   ; 1.251 ns                 ;
; 1.239 ns                                ; system_0:u0|VGA_0:the_VGA_0|VGA_NIOS_CTRL:the_VGA_NIOS_CTRL|VGA_Controller:u0|H_Cont[4]                                                                                                           ; system_0:u0|VGA_0:the_VGA_0|VGA_NIOS_CTRL:the_VGA_NIOS_CTRL|VGA_Controller:u0|H_Cont[5]                                                                                                               ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk2 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk2 ; 0.000 ns                   ; 0.016 ns                   ; 1.255 ns                 ;
; 1.240 ns                                ; system_0:u0|VGA_0:the_VGA_0|VGA_NIOS_CTRL:the_VGA_NIOS_CTRL|VGA_Controller:u0|H_Cont[2]                                                                                                           ; system_0:u0|VGA_0:the_VGA_0|VGA_NIOS_CTRL:the_VGA_NIOS_CTRL|VGA_Controller:u0|H_Cont[3]                                                                                                               ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk2 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk2 ; 0.000 ns                   ; 0.016 ns                   ; 1.256 ns                 ;
; 1.243 ns                                ; system_0:u0|VGA_0:the_VGA_0|VGA_NIOS_CTRL:the_VGA_NIOS_CTRL|VGA_Controller:u0|V_Cont[7]                                                                                                           ; system_0:u0|VGA_0:the_VGA_0|VGA_NIOS_CTRL:the_VGA_NIOS_CTRL|VGA_Controller:u0|V_Cont[8]                                                                                                               ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk2 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk2 ; 0.000 ns                   ; 0.016 ns                   ; 1.259 ns                 ;
; 1.244 ns                                ; system_0:u0|VGA_0:the_VGA_0|VGA_NIOS_CTRL:the_VGA_NIOS_CTRL|VGA_Controller:u0|V_Cont[2]                                                                                                           ; system_0:u0|VGA_0:the_VGA_0|VGA_NIOS_CTRL:the_VGA_NIOS_CTRL|VGA_Controller:u0|V_Cont[3]                                                                                                               ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk2 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk2 ; 0.000 ns                   ; 0.016 ns                   ; 1.260 ns                 ;
; 1.248 ns                                ; system_0:u0|VGA_0:the_VGA_0|VGA_NIOS_CTRL:the_VGA_NIOS_CTRL|VGA_Controller:u0|V_Cont[3]                                                                                                           ; system_0:u0|VGA_0:the_VGA_0|VGA_NIOS_CTRL:the_VGA_NIOS_CTRL|VGA_Controller:u0|V_Cont[4]                                                                                                               ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk2 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk2 ; 0.000 ns                   ; 0.016 ns                   ; 1.264 ns                 ;
; 1.251 ns                                ; system_0:u0|VGA_0:the_VGA_0|VGA_NIOS_CTRL:the_VGA_NIOS_CTRL|VGA_Controller:u0|V_Cont[0]                                                                                                           ; system_0:u0|VGA_0:the_VGA_0|VGA_NIOS_CTRL:the_VGA_NIOS_CTRL|VGA_Controller:u0|V_Cont[1]                                                                                                               ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk2 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk2 ; 0.000 ns                   ; 0.016 ns                   ; 1.267 ns                 ;
; 1.257 ns                                ; system_0:u0|VGA_0:the_VGA_0|VGA_NIOS_CTRL:the_VGA_NIOS_CTRL|VGA_Controller:u0|H_Cont[9]                                                                                                           ; system_0:u0|VGA_0:the_VGA_0|VGA_NIOS_CTRL:the_VGA_NIOS_CTRL|VGA_Controller:u0|oCoord_X[9]                                                                                                             ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk2 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk2 ; 0.000 ns                   ; 0.016 ns                   ; 1.273 ns                 ;
; 1.262 ns                                ; system_0:u0|VGA_0:the_VGA_0|VGA_NIOS_CTRL:the_VGA_NIOS_CTRL|VGA_Controller:u0|H_Cont[5]                                                                                                           ; system_0:u0|VGA_0:the_VGA_0|VGA_NIOS_CTRL:the_VGA_NIOS_CTRL|VGA_Controller:u0|H_Cont[7]                                                                                                               ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk2 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk2 ; 0.000 ns                   ; 0.016 ns                   ; 1.278 ns                 ;
; 1.263 ns                                ; system_0:u0|VGA_0:the_VGA_0|VGA_NIOS_CTRL:the_VGA_NIOS_CTRL|mON_B[8]                                                                                                                              ; system_0:u0|VGA_0:the_VGA_0|VGA_NIOS_CTRL:the_VGA_NIOS_CTRL|VGA_OSD_RAM:u1|oBlue[8]                                                                                                                   ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk2 ; 0.000 ns                   ; 0.018 ns                   ; 1.281 ns                 ;
; 1.265 ns                                ; system_0:u0|VGA_0:the_VGA_0|VGA_NIOS_CTRL:the_VGA_NIOS_CTRL|mOFF_B[5]                                                                                                                             ; system_0:u0|VGA_0:the_VGA_0|VGA_NIOS_CTRL:the_VGA_NIOS_CTRL|VGA_OSD_RAM:u1|oBlue[5]                                                                                                                   ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk2 ; 0.000 ns                   ; 0.013 ns                   ; 1.278 ns                 ;
; 1.267 ns                                ; system_0:u0|VGA_0:the_VGA_0|VGA_NIOS_CTRL:the_VGA_NIOS_CTRL|VGA_Controller:u0|oCoord_X[1]                                                                                                         ; system_0:u0|VGA_0:the_VGA_0|VGA_NIOS_CTRL:the_VGA_NIOS_CTRL|VGA_Controller:u0|oAddress[2]                                                                                                             ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk2 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk2 ; 0.000 ns                   ; 0.016 ns                   ; 1.283 ns                 ;
; 1.270 ns                                ; system_0:u0|VGA_0:the_VGA_0|VGA_NIOS_CTRL:the_VGA_NIOS_CTRL|VGA_Controller:u0|H_Cont[0]                                                                                                           ; system_0:u0|VGA_0:the_VGA_0|VGA_NIOS_CTRL:the_VGA_NIOS_CTRL|VGA_Controller:u0|H_Cont[2]                                                                                                               ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk2 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk2 ; 0.000 ns                   ; 0.016 ns                   ; 1.286 ns                 ;
; 1.271 ns                                ; system_0:u0|VGA_0:the_VGA_0|VGA_NIOS_CTRL:the_VGA_NIOS_CTRL|VGA_Controller:u0|V_Cont[6]                                                                                                           ; system_0:u0|VGA_0:the_VGA_0|VGA_NIOS_CTRL:the_VGA_NIOS_CTRL|VGA_Controller:u0|V_Cont[8]                                                                                                               ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk2 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk2 ; 0.000 ns                   ; 0.016 ns                   ; 1.287 ns                 ;
; 1.275 ns                                ; system_0:u0|VGA_0:the_VGA_0|VGA_NIOS_CTRL:the_VGA_NIOS_CTRL|VGA_Controller:u0|V_Cont[8]                                                                                                           ; system_0:u0|VGA_0:the_VGA_0|VGA_NIOS_CTRL:the_VGA_NIOS_CTRL|VGA_Controller:u0|oCoord_Y[8]                                                                                                             ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk2 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk2 ; 0.000 ns                   ; 0.016 ns                   ; 1.291 ns                 ;
; 1.279 ns                                ; system_0:u0|VGA_0:the_VGA_0|VGA_NIOS_CTRL:the_VGA_NIOS_CTRL|VGA_Controller:u0|V_Cont[2]                                                                                                           ; system_0:u0|VGA_0:the_VGA_0|VGA_NIOS_CTRL:the_VGA_NIOS_CTRL|VGA_Controller:u0|oCoord_Y[2]                                                                                                             ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk2 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk2 ; 0.000 ns                   ; 0.016 ns                   ; 1.295 ns                 ;
; 1.283 ns                                ; system_0:u0|VGA_0:the_VGA_0|VGA_NIOS_CTRL:the_VGA_NIOS_CTRL|mOFF_B[8]                                                                                                                             ; system_0:u0|VGA_0:the_VGA_0|VGA_NIOS_CTRL:the_VGA_NIOS_CTRL|VGA_OSD_RAM:u1|oBlue[8]                                                                                                                   ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk2 ; 0.000 ns                   ; 0.013 ns                   ; 1.296 ns                 ;
; 1.283 ns                                ; system_0:u0|VGA_0:the_VGA_0|VGA_NIOS_CTRL:the_VGA_NIOS_CTRL|VGA_Controller:u0|V_Cont[1]                                                                                                           ; system_0:u0|VGA_0:the_VGA_0|VGA_NIOS_CTRL:the_VGA_NIOS_CTRL|VGA_Controller:u0|V_Cont[3]                                                                                                               ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk2 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk2 ; 0.000 ns                   ; 0.016 ns                   ; 1.299 ns                 ;
; 1.287 ns                                ; system_0:u0|VGA_0:the_VGA_0|VGA_NIOS_CTRL:the_VGA_NIOS_CTRL|mCursor_B[7]                                                                                                                          ; system_0:u0|VGA_0:the_VGA_0|VGA_NIOS_CTRL:the_VGA_NIOS_CTRL|VGA_Controller:u0|Cur_Color_B[7]                                                                                                          ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk2 ; 0.000 ns                   ; 0.007 ns                   ; 1.294 ns                 ;
; 1.288 ns                                ; system_0:u0|VGA_0:the_VGA_0|VGA_NIOS_CTRL:the_VGA_NIOS_CTRL|mOFF_B[7]                                                                                                                             ; system_0:u0|VGA_0:the_VGA_0|VGA_NIOS_CTRL:the_VGA_NIOS_CTRL|VGA_OSD_RAM:u1|oBlue[7]                                                                                                                   ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk2 ; 0.000 ns                   ; 0.013 ns                   ; 1.301 ns                 ;
; 1.290 ns                                ; system_0:u0|VGA_0:the_VGA_0|VGA_NIOS_CTRL:the_VGA_NIOS_CTRL|mCursor_B[4]                                                                                                                          ; system_0:u0|VGA_0:the_VGA_0|VGA_NIOS_CTRL:the_VGA_NIOS_CTRL|VGA_Controller:u0|Cur_Color_B[4]                                                                                                          ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk2 ; 0.000 ns                   ; 0.007 ns                   ; 1.297 ns                 ;
; 1.290 ns                                ; system_0:u0|VGA_0:the_VGA_0|VGA_NIOS_CTRL:the_VGA_NIOS_CTRL|VGA_Controller:u0|H_Cont[7]                                                                                                           ; system_0:u0|VGA_0:the_VGA_0|VGA_NIOS_CTRL:the_VGA_NIOS_CTRL|VGA_Controller:u0|oCoord_X[7]                                                                                                             ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk2 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk2 ; 0.000 ns                   ; 0.016 ns                   ; 1.306 ns                 ;
; 1.291 ns                                ; system_0:u0|VGA_0:the_VGA_0|VGA_NIOS_CTRL:the_VGA_NIOS_CTRL|VGA_Controller:u0|oCoord_X[2]                                                                                                         ; system_0:u0|VGA_0:the_VGA_0|VGA_NIOS_CTRL:the_VGA_NIOS_CTRL|VGA_Controller:u0|oAddress[4]                                                                                                             ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk2 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk2 ; 0.000 ns                   ; 0.016 ns                   ; 1.307 ns                 ;
; 1.293 ns                                ; system_0:u0|VGA_0:the_VGA_0|VGA_NIOS_CTRL:the_VGA_NIOS_CTRL|VGA_Controller:u0|H_Cont[3]                                                                                                           ; system_0:u0|VGA_0:the_VGA_0|VGA_NIOS_CTRL:the_VGA_NIOS_CTRL|VGA_Controller:u0|H_Cont[4]                                                                                                               ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk2 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk2 ; 0.000 ns                   ; 0.016 ns                   ; 1.309 ns                 ;
; 1.294 ns                                ; system_0:u0|VGA_0:the_VGA_0|VGA_NIOS_CTRL:the_VGA_NIOS_CTRL|VGA_Controller:u0|H_Cont[7]                                                                                                           ; system_0:u0|VGA_0:the_VGA_0|VGA_NIOS_CTRL:the_VGA_NIOS_CTRL|VGA_Controller:u0|oVGA_H_SYNC                                                                                                             ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk2 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk2 ; 0.000 ns                   ; 0.016 ns                   ; 1.310 ns                 ;
; 1.296 ns                                ; system_0:u0|VGA_0:the_VGA_0|VGA_NIOS_CTRL:the_VGA_NIOS_CTRL|VGA_Controller:u0|V_Cont[4]                                                                                                           ; system_0:u0|VGA_0:the_VGA_0|VGA_NIOS_CTRL:the_VGA_NIOS_CTRL|VGA_Controller:u0|V_Cont[5]                                                                                                               ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk2 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk2 ; 0.000 ns                   ; 0.016 ns                   ; 1.312 ns                 ;
; 1.305 ns                                ; system_0:u0|VGA_0:the_VGA_0|VGA_NIOS_CTRL:the_VGA_NIOS_CTRL|VGA_Controller:u0|H_Cont[6]                                                                                                           ; system_0:u0|VGA_0:the_VGA_0|VGA_NIOS_CTRL:the_VGA_NIOS_CTRL|VGA_Controller:u0|H_Cont[8]                                                                                                               ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk2 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk2 ; 0.000 ns                   ; 0.016 ns                   ; 1.321 ns                 ;
; 1.306 ns                                ; system_0:u0|VGA_0:the_VGA_0|VGA_NIOS_CTRL:the_VGA_NIOS_CTRL|mON_G[2]                                                                                                                              ; system_0:u0|VGA_0:the_VGA_0|VGA_NIOS_CTRL:the_VGA_NIOS_CTRL|VGA_OSD_RAM:u1|oGreen[2]                                                                                                                  ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk2 ; 0.000 ns                   ; 0.010 ns                   ; 1.316 ns                 ;
; 1.306 ns                                ; system_0:u0|VGA_0:the_VGA_0|VGA_NIOS_CTRL:the_VGA_NIOS_CTRL|mOFF_R[7]                                                                                                                             ; system_0:u0|VGA_0:the_VGA_0|VGA_NIOS_CTRL:the_VGA_NIOS_CTRL|VGA_OSD_RAM:u1|oRed[7]                                                                                                                    ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk2 ; 0.000 ns                   ; 0.019 ns                   ; 1.325 ns                 ;
; 1.308 ns                                ; system_0:u0|VGA_0:the_VGA_0|VGA_NIOS_CTRL:the_VGA_NIOS_CTRL|VGA_Controller:u0|V_Cont[5]                                                                                                           ; system_0:u0|VGA_0:the_VGA_0|VGA_NIOS_CTRL:the_VGA_NIOS_CTRL|VGA_Controller:u0|V_Cont[7]                                                                                                               ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk2 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk2 ; 0.000 ns                   ; 0.016 ns                   ; 1.324 ns                 ;
; 1.309 ns                                ; system_0:u0|VGA_0:the_VGA_0|VGA_NIOS_CTRL:the_VGA_NIOS_CTRL|VGA_Controller:u0|H_Cont[1]                                                                                                           ; system_0:u0|VGA_0:the_VGA_0|VGA_NIOS_CTRL:the_VGA_NIOS_CTRL|VGA_Controller:u0|H_Cont[3]                                                                                                               ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk2 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk2 ; 0.000 ns                   ; 0.016 ns                   ; 1.325 ns                 ;
; 1.310 ns                                ; system_0:u0|VGA_0:the_VGA_0|VGA_NIOS_CTRL:the_VGA_NIOS_CTRL|VGA_Controller:u0|oCoord_X[0]                                                                                                         ; system_0:u0|VGA_0:the_VGA_0|VGA_NIOS_CTRL:the_VGA_NIOS_CTRL|VGA_Controller:u0|oAddress[2]                                                                                                             ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk2 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk2 ; 0.000 ns                   ; 0.016 ns                   ; 1.326 ns                 ;
; 1.310 ns                                ; system_0:u0|VGA_0:the_VGA_0|VGA_NIOS_CTRL:the_VGA_NIOS_CTRL|VGA_Controller:u0|H_Cont[4]                                                                                                           ; system_0:u0|VGA_0:the_VGA_0|VGA_NIOS_CTRL:the_VGA_NIOS_CTRL|VGA_Controller:u0|H_Cont[6]                                                                                                               ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk2 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk2 ; 0.000 ns                   ; 0.016 ns                   ; 1.326 ns                 ;
; 1.314 ns                                ; system_0:u0|VGA_0:the_VGA_0|VGA_NIOS_CTRL:the_VGA_NIOS_CTRL|VGA_Controller:u0|V_Cont[7]                                                                                                           ; system_0:u0|VGA_0:the_VGA_0|VGA_NIOS_CTRL:the_VGA_NIOS_CTRL|VGA_Controller:u0|V_Cont[9]                                                                                                               ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk2 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk2 ; 0.000 ns                   ; 0.016 ns                   ; 1.330 ns                 ;
; 1.315 ns                                ; system_0:u0|VGA_0:the_VGA_0|VGA_NIOS_CTRL:the_VGA_NIOS_CTRL|mCursor_G[6]                                                                                                                          ; system_0:u0|VGA_0:the_VGA_0|VGA_NIOS_CTRL:the_VGA_NIOS_CTRL|VGA_Controller:u0|Cur_Color_G[6]                                                                                                          ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk2 ; 0.000 ns                   ; 0.003 ns                   ; 1.318 ns                 ;
; 1.315 ns                                ; system_0:u0|VGA_0:the_VGA_0|VGA_NIOS_CTRL:the_VGA_NIOS_CTRL|VGA_Controller:u0|V_Cont[2]                                                                                                           ; system_0:u0|VGA_0:the_VGA_0|VGA_NIOS_CTRL:the_VGA_NIOS_CTRL|VGA_Controller:u0|V_Cont[4]                                                                                                               ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk2 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk2 ; 0.000 ns                   ; 0.016 ns                   ; 1.331 ns                 ;
; 1.316 ns                                ; system_0:u0|VGA_0:the_VGA_0|VGA_NIOS_CTRL:the_VGA_NIOS_CTRL|mCursor_B[5]                                                                                                                          ; system_0:u0|VGA_0:the_VGA_0|VGA_NIOS_CTRL:the_VGA_NIOS_CTRL|VGA_Controller:u0|Cur_Color_B[5]                                                                                                          ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk2 ; 0.000 ns                   ; 0.007 ns                   ; 1.323 ns                 ;
; 1.322 ns                                ; system_0:u0|VGA_0:the_VGA_0|VGA_NIOS_CTRL:the_VGA_NIOS_CTRL|VGA_Controller:u0|V_Cont[0]                                                                                                           ; system_0:u0|VGA_0:the_VGA_0|VGA_NIOS_CTRL:the_VGA_NIOS_CTRL|VGA_Controller:u0|V_Cont[2]                                                                                                               ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk2 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk2 ; 0.000 ns                   ; 0.016 ns                   ; 1.338 ns                 ;
; 1.324 ns                                ; system_0:u0|VGA_0:the_VGA_0|VGA_NIOS_CTRL:the_VGA_NIOS_CTRL|mCursor_G[7]                                                                                                                          ; system_0:u0|VGA_0:the_VGA_0|VGA_NIOS_CTRL:the_VGA_NIOS_CTRL|VGA_Controller:u0|Cur_Color_G[7]                                                                                                          ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk2 ; 0.000 ns                   ; 0.003 ns                   ; 1.327 ns                 ;
; 1.325 ns                                ; system_0:u0|VGA_0:the_VGA_0|VGA_NIOS_CTRL:the_VGA_NIOS_CTRL|mOFF_B[3]                                                                                                                             ; system_0:u0|VGA_0:the_VGA_0|VGA_NIOS_CTRL:the_VGA_NIOS_CTRL|VGA_OSD_RAM:u1|oBlue[3]                                                                                                                   ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk2 ; 0.000 ns                   ; 0.014 ns                   ; 1.339 ns                 ;
; 1.325 ns                                ; system_0:u0|VGA_0:the_VGA_0|VGA_NIOS_CTRL:the_VGA_NIOS_CTRL|mCursor_R[4]                                                                                                                          ; system_0:u0|VGA_0:the_VGA_0|VGA_NIOS_CTRL:the_VGA_NIOS_CTRL|VGA_Controller:u0|Cur_Color_R[4]                                                                                                          ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk2 ; 0.000 ns                   ; 0.000 ns                   ; 1.325 ns                 ;
; 1.330 ns                                ; system_0:u0|VGA_0:the_VGA_0|VGA_NIOS_CTRL:the_VGA_NIOS_CTRL|mCursor_B[9]                                                                                                                          ; system_0:u0|VGA_0:the_VGA_0|VGA_NIOS_CTRL:the_VGA_NIOS_CTRL|VGA_Controller:u0|Cur_Color_B[9]                                                                                                          ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk2 ; 0.000 ns                   ; 0.003 ns                   ; 1.333 ns                 ;
; 1.330 ns                                ; system_0:u0|VGA_0:the_VGA_0|VGA_NIOS_CTRL:the_VGA_NIOS_CTRL|mCursor_B[8]                                                                                                                          ; system_0:u0|VGA_0:the_VGA_0|VGA_NIOS_CTRL:the_VGA_NIOS_CTRL|VGA_Controller:u0|Cur_Color_B[8]                                                                                                          ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk2 ; 0.000 ns                   ; 0.007 ns                   ; 1.337 ns                 ;
; 1.332 ns                                ; system_0:u0|VGA_0:the_VGA_0|VGA_NIOS_CTRL:the_VGA_NIOS_CTRL|VGA_Controller:u0|V_Cont[9]                                                                                                           ; system_0:u0|VGA_0:the_VGA_0|VGA_NIOS_CTRL:the_VGA_NIOS_CTRL|VGA_Controller:u0|V_Cont[0]                                                                                                               ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk2 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk2 ; 0.000 ns                   ; 0.016 ns                   ; 1.348 ns                 ;
; 1.332 ns                                ; system_0:u0|VGA_0:the_VGA_0|VGA_NIOS_CTRL:the_VGA_NIOS_CTRL|VGA_Controller:u0|V_Cont[9]                                                                                                           ; system_0:u0|VGA_0:the_VGA_0|VGA_NIOS_CTRL:the_VGA_NIOS_CTRL|VGA_Controller:u0|V_Cont[6]                                                                                                               ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk2 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk2 ; 0.000 ns                   ; 0.016 ns                   ; 1.348 ns                 ;
; 1.332 ns                                ; system_0:u0|VGA_0:the_VGA_0|VGA_NIOS_CTRL:the_VGA_NIOS_CTRL|VGA_Controller:u0|V_Cont[9]                                                                                                           ; system_0:u0|VGA_0:the_VGA_0|VGA_NIOS_CTRL:the_VGA_NIOS_CTRL|VGA_Controller:u0|V_Cont[8]                                                                                                               ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk2 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk2 ; 0.000 ns                   ; 0.016 ns                   ; 1.348 ns                 ;
; 1.332 ns                                ; system_0:u0|VGA_0:the_VGA_0|VGA_NIOS_CTRL:the_VGA_NIOS_CTRL|VGA_Controller:u0|V_Cont[9]                                                                                                           ; system_0:u0|VGA_0:the_VGA_0|VGA_NIOS_CTRL:the_VGA_NIOS_CTRL|VGA_Controller:u0|V_Cont[7]                                                                                                               ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk2 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk2 ; 0.000 ns                   ; 0.016 ns                   ; 1.348 ns                 ;
; 1.332 ns                                ; system_0:u0|VGA_0:the_VGA_0|VGA_NIOS_CTRL:the_VGA_NIOS_CTRL|VGA_Controller:u0|V_Cont[9]                                                                                                           ; system_0:u0|VGA_0:the_VGA_0|VGA_NIOS_CTRL:the_VGA_NIOS_CTRL|VGA_Controller:u0|V_Cont[2]                                                                                                               ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk2 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk2 ; 0.000 ns                   ; 0.016 ns                   ; 1.348 ns                 ;
; 1.332 ns                                ; system_0:u0|VGA_0:the_VGA_0|VGA_NIOS_CTRL:the_VGA_NIOS_CTRL|VGA_Controller:u0|V_Cont[9]                                                                                                           ; system_0:u0|VGA_0:the_VGA_0|VGA_NIOS_CTRL:the_VGA_NIOS_CTRL|VGA_Controller:u0|V_Cont[3]                                                                                                               ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk2 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk2 ; 0.000 ns                   ; 0.016 ns                   ; 1.348 ns                 ;
; 1.332 ns                                ; system_0:u0|VGA_0:the_VGA_0|VGA_NIOS_CTRL:the_VGA_NIOS_CTRL|VGA_Controller:u0|V_Cont[9]                                                                                                           ; system_0:u0|VGA_0:the_VGA_0|VGA_NIOS_CTRL:the_VGA_NIOS_CTRL|VGA_Controller:u0|V_Cont[1]                                                                                                               ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk2 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk2 ; 0.000 ns                   ; 0.016 ns                   ; 1.348 ns                 ;
; 1.332 ns                                ; system_0:u0|VGA_0:the_VGA_0|VGA_NIOS_CTRL:the_VGA_NIOS_CTRL|VGA_Controller:u0|V_Cont[9]                                                                                                           ; system_0:u0|VGA_0:the_VGA_0|VGA_NIOS_CTRL:the_VGA_NIOS_CTRL|VGA_Controller:u0|V_Cont[4]                                                                                                               ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk2 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk2 ; 0.000 ns                   ; 0.016 ns                   ; 1.348 ns                 ;
; 1.332 ns                                ; system_0:u0|VGA_0:the_VGA_0|VGA_NIOS_CTRL:the_VGA_NIOS_CTRL|VGA_Controller:u0|V_Cont[9]                                                                                                           ; system_0:u0|VGA_0:the_VGA_0|VGA_NIOS_CTRL:the_VGA_NIOS_CTRL|VGA_Controller:u0|V_Cont[5]                                                                                                               ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk2 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk2 ; 0.000 ns                   ; 0.016 ns                   ; 1.348 ns                 ;
; 1.333 ns                                ; system_0:u0|VGA_0:the_VGA_0|VGA_NIOS_CTRL:the_VGA_NIOS_CTRL|mCursor_R[9]                                                                                                                          ; system_0:u0|VGA_0:the_VGA_0|VGA_NIOS_CTRL:the_VGA_NIOS_CTRL|VGA_Controller:u0|Cur_Color_R[9]                                                                                                          ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk2 ; 0.000 ns                   ; 0.000 ns                   ; 1.333 ns                 ;
; 1.333 ns                                ; system_0:u0|VGA_0:the_VGA_0|VGA_NIOS_CTRL:the_VGA_NIOS_CTRL|VGA_Controller:u0|V_Cont[1]                                                                                                           ; system_0:u0|VGA_0:the_VGA_0|VGA_NIOS_CTRL:the_VGA_NIOS_CTRL|VGA_Controller:u0|oCoord_Y[1]                                                                                                             ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk2 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk2 ; 0.000 ns                   ; 0.015 ns                   ; 1.348 ns                 ;
; 1.333 ns                                ; system_0:u0|VGA_0:the_VGA_0|VGA_NIOS_CTRL:the_VGA_NIOS_CTRL|VGA_Controller:u0|H_Cont[5]                                                                                                           ; system_0:u0|VGA_0:the_VGA_0|VGA_NIOS_CTRL:the_VGA_NIOS_CTRL|VGA_Controller:u0|H_Cont[8]                                                                                                               ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk2 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk2 ; 0.000 ns                   ; 0.016 ns                   ; 1.349 ns                 ;
; 1.334 ns                                ; system_0:u0|VGA_0:the_VGA_0|VGA_NIOS_CTRL:the_VGA_NIOS_CTRL|VGA_Controller:u0|H_Cont[6]                                                                                                           ; system_0:u0|VGA_0:the_VGA_0|VGA_NIOS_CTRL:the_VGA_NIOS_CTRL|VGA_Controller:u0|H_Cont[0]                                                                                                               ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk2 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk2 ; 0.000 ns                   ; 0.016 ns                   ; 1.350 ns                 ;
; 1.334 ns                                ; system_0:u0|VGA_0:the_VGA_0|VGA_NIOS_CTRL:the_VGA_NIOS_CTRL|VGA_Controller:u0|H_Cont[6]                                                                                                           ; system_0:u0|VGA_0:the_VGA_0|VGA_NIOS_CTRL:the_VGA_NIOS_CTRL|VGA_Controller:u0|H_Cont[1]                                                                                                               ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk2 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk2 ; 0.000 ns                   ; 0.016 ns                   ; 1.350 ns                 ;
; 1.334 ns                                ; system_0:u0|VGA_0:the_VGA_0|VGA_NIOS_CTRL:the_VGA_NIOS_CTRL|VGA_Controller:u0|H_Cont[6]                                                                                                           ; system_0:u0|VGA_0:the_VGA_0|VGA_NIOS_CTRL:the_VGA_NIOS_CTRL|VGA_Controller:u0|H_Cont[2]                                                                                                               ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk2 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk2 ; 0.000 ns                   ; 0.016 ns                   ; 1.350 ns                 ;
; 1.334 ns                                ; system_0:u0|VGA_0:the_VGA_0|VGA_NIOS_CTRL:the_VGA_NIOS_CTRL|VGA_Controller:u0|H_Cont[6]                                                                                                           ; system_0:u0|VGA_0:the_VGA_0|VGA_NIOS_CTRL:the_VGA_NIOS_CTRL|VGA_Controller:u0|H_Cont[3]                                                                                                               ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk2 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk2 ; 0.000 ns                   ; 0.016 ns                   ; 1.350 ns                 ;
; 1.334 ns                                ; system_0:u0|VGA_0:the_VGA_0|VGA_NIOS_CTRL:the_VGA_NIOS_CTRL|VGA_Controller:u0|H_Cont[6]                                                                                                           ; system_0:u0|VGA_0:the_VGA_0|VGA_NIOS_CTRL:the_VGA_NIOS_CTRL|VGA_Controller:u0|H_Cont[4]                                                                                                               ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk2 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk2 ; 0.000 ns                   ; 0.016 ns                   ; 1.350 ns                 ;
; 1.334 ns                                ; system_0:u0|VGA_0:the_VGA_0|VGA_NIOS_CTRL:the_VGA_NIOS_CTRL|VGA_Controller:u0|H_Cont[6]                                                                                                           ; system_0:u0|VGA_0:the_VGA_0|VGA_NIOS_CTRL:the_VGA_NIOS_CTRL|VGA_Controller:u0|H_Cont[9]                                                                                                               ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk2 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk2 ; 0.000 ns                   ; 0.016 ns                   ; 1.350 ns                 ;
; 1.334 ns                                ; system_0:u0|VGA_0:the_VGA_0|VGA_NIOS_CTRL:the_VGA_NIOS_CTRL|VGA_Controller:u0|H_Cont[6]                                                                                                           ; system_0:u0|VGA_0:the_VGA_0|VGA_NIOS_CTRL:the_VGA_NIOS_CTRL|VGA_Controller:u0|H_Cont[5]                                                                                                               ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk2 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk2 ; 0.000 ns                   ; 0.016 ns                   ; 1.350 ns                 ;
; 1.338 ns                                ; system_0:u0|VGA_0:the_VGA_0|VGA_NIOS_CTRL:the_VGA_NIOS_CTRL|VGA_Controller:u0|oCoord_X[1]                                                                                                         ; system_0:u0|VGA_0:the_VGA_0|VGA_NIOS_CTRL:the_VGA_NIOS_CTRL|VGA_Controller:u0|oAddress[3]                                                                                                             ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk2 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk2 ; 0.000 ns                   ; 0.016 ns                   ; 1.354 ns                 ;
; 1.341 ns                                ; system_0:u0|VGA_0:the_VGA_0|VGA_NIOS_CTRL:the_VGA_NIOS_CTRL|mCursor_R[0]                                                                                                                          ; system_0:u0|VGA_0:the_VGA_0|VGA_NIOS_CTRL:the_VGA_NIOS_CTRL|VGA_Controller:u0|Cur_Color_R[0]                                                                                                          ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk2 ; 0.000 ns                   ; 0.000 ns                   ; 1.341 ns                 ;
; 1.341 ns                                ; system_0:u0|VGA_0:the_VGA_0|VGA_NIOS_CTRL:the_VGA_NIOS_CTRL|VGA_Controller:u0|H_Cont[0]                                                                                                           ; system_0:u0|VGA_0:the_VGA_0|VGA_NIOS_CTRL:the_VGA_NIOS_CTRL|VGA_Controller:u0|H_Cont[3]                                                                                                               ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk2 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk2 ; 0.000 ns                   ; 0.016 ns                   ; 1.357 ns                 ;
; 1.342 ns                                ; system_0:u0|VGA_0:the_VGA_0|VGA_NIOS_CTRL:the_VGA_NIOS_CTRL|VGA_Controller:u0|H_Cont[1]                                                                                                           ; system_0:u0|VGA_0:the_VGA_0|VGA_NIOS_CTRL:the_VGA_NIOS_CTRL|VGA_Controller:u0|oCoord_X[1]                                                                                                             ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk2 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk2 ; 0.000 ns                   ; 0.012 ns                   ; 1.354 ns                 ;
; 1.342 ns                                ; system_0:u0|VGA_0:the_VGA_0|VGA_NIOS_CTRL:the_VGA_NIOS_CTRL|VGA_Controller:u0|V_Cont[6]                                                                                                           ; system_0:u0|VGA_0:the_VGA_0|VGA_NIOS_CTRL:the_VGA_NIOS_CTRL|VGA_Controller:u0|V_Cont[9]                                                                                                               ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk2 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk2 ; 0.000 ns                   ; 0.016 ns                   ; 1.358 ns                 ;
; 1.352 ns                                ; system_0:u0|VGA_0:the_VGA_0|VGA_NIOS_CTRL:the_VGA_NIOS_CTRL|mOFF_B[4]                                                                                                                             ; system_0:u0|VGA_0:the_VGA_0|VGA_NIOS_CTRL:the_VGA_NIOS_CTRL|VGA_OSD_RAM:u1|oBlue[4]                                                                                                                   ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk2 ; 0.000 ns                   ; 0.014 ns                   ; 1.366 ns                 ;
; 1.354 ns                                ; system_0:u0|VGA_0:the_VGA_0|VGA_NIOS_CTRL:the_VGA_NIOS_CTRL|VGA_Controller:u0|V_Cont[1]                                                                                                           ; system_0:u0|VGA_0:the_VGA_0|VGA_NIOS_CTRL:the_VGA_NIOS_CTRL|VGA_Controller:u0|V_Cont[4]                                                                                                               ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk2 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk2 ; 0.000 ns                   ; 0.016 ns                   ; 1.370 ns                 ;
; 1.362 ns                                ; system_0:u0|VGA_0:the_VGA_0|VGA_NIOS_CTRL:the_VGA_NIOS_CTRL|VGA_Controller:u0|oCoord_X[2]                                                                                                         ; system_0:u0|VGA_0:the_VGA_0|VGA_NIOS_CTRL:the_VGA_NIOS_CTRL|VGA_Controller:u0|oAddress[5]                                                                                                             ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk2 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk2 ; 0.000 ns                   ; 0.016 ns                   ; 1.378 ns                 ;
; 1.364 ns                                ; system_0:u0|VGA_0:the_VGA_0|VGA_NIOS_CTRL:the_VGA_NIOS_CTRL|VGA_Controller:u0|H_Cont[3]                                                                                                           ; system_0:u0|VGA_0:the_VGA_0|VGA_NIOS_CTRL:the_VGA_NIOS_CTRL|VGA_Controller:u0|H_Cont[5]                                                                                                               ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk2 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk2 ; 0.000 ns                   ; 0.016 ns                   ; 1.380 ns                 ;
; 1.367 ns                                ; system_0:u0|VGA_0:the_VGA_0|VGA_NIOS_CTRL:the_VGA_NIOS_CTRL|VGA_Controller:u0|V_Cont[4]                                                                                                           ; system_0:u0|VGA_0:the_VGA_0|VGA_NIOS_CTRL:the_VGA_NIOS_CTRL|VGA_Controller:u0|V_Cont[6]                                                                                                               ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk2 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk2 ; 0.000 ns                   ; 0.016 ns                   ; 1.383 ns                 ;
; 1.377 ns                                ; system_0:u0|VGA_0:the_VGA_0|VGA_NIOS_CTRL:the_VGA_NIOS_CTRL|VGA_Controller:u0|H_Cont[3]                                                                                                           ; system_0:u0|VGA_0:the_VGA_0|VGA_NIOS_CTRL:the_VGA_NIOS_CTRL|VGA_Controller:u0|oCoord_X[4]                                                                                                             ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk2 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk2 ; 0.000 ns                   ; 0.016 ns                   ; 1.393 ns                 ;
; 1.379 ns                                ; system_0:u0|VGA_0:the_VGA_0|VGA_NIOS_CTRL:the_VGA_NIOS_CTRL|VGA_Controller:u0|V_Cont[5]                                                                                                           ; system_0:u0|VGA_0:the_VGA_0|VGA_NIOS_CTRL:the_VGA_NIOS_CTRL|VGA_Controller:u0|V_Cont[8]                                                                                                               ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk2 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk2 ; 0.000 ns                   ; 0.016 ns                   ; 1.395 ns                 ;
; 1.381 ns                                ; system_0:u0|VGA_0:the_VGA_0|VGA_NIOS_CTRL:the_VGA_NIOS_CTRL|VGA_Controller:u0|oCoord_X[0]                                                                                                         ; system_0:u0|VGA_0:the_VGA_0|VGA_NIOS_CTRL:the_VGA_NIOS_CTRL|VGA_Controller:u0|oAddress[3]                                                                                                             ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk2 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk2 ; 0.000 ns                   ; 0.016 ns                   ; 1.397 ns                 ;
; 1.381 ns                                ; system_0:u0|VGA_0:the_VGA_0|VGA_NIOS_CTRL:the_VGA_NIOS_CTRL|VGA_Controller:u0|H_Cont[4]                                                                                                           ; system_0:u0|VGA_0:the_VGA_0|VGA_NIOS_CTRL:the_VGA_NIOS_CTRL|VGA_Controller:u0|H_Cont[7]                                                                                                               ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk2 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk2 ; 0.000 ns                   ; 0.016 ns                   ; 1.397 ns                 ;
; 1.390 ns                                ; system_0:u0|VGA_0:the_VGA_0|VGA_NIOS_CTRL:the_VGA_NIOS_CTRL|VGA_Controller:u0|V_Cont[4]                                                                                                           ; system_0:u0|VGA_0:the_VGA_0|VGA_NIOS_CTRL:the_VGA_NIOS_CTRL|VGA_Controller:u0|oCoord_Y[5]                                                                                                             ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk2 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk2 ; 0.000 ns                   ; 0.016 ns                   ; 1.406 ns                 ;
; 1.393 ns                                ; system_0:u0|VGA_0:the_VGA_0|VGA_NIOS_CTRL:the_VGA_NIOS_CTRL|VGA_Controller:u0|V_Cont[0]                                                                                                           ; system_0:u0|VGA_0:the_VGA_0|VGA_NIOS_CTRL:the_VGA_NIOS_CTRL|VGA_Controller:u0|V_Cont[3]                                                                                                               ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk2 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk2 ; 0.000 ns                   ; 0.016 ns                   ; 1.409 ns                 ;
; 1.399 ns                                ; system_0:u0|VGA_0:the_VGA_0|VGA_NIOS_CTRL:the_VGA_NIOS_CTRL|mCursor_R[2]                                                                                                                          ; system_0:u0|VGA_0:the_VGA_0|VGA_NIOS_CTRL:the_VGA_NIOS_CTRL|VGA_Controller:u0|Cur_Color_R[2]                                                                                                          ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk2 ; 0.000 ns                   ; 0.000 ns                   ; 1.399 ns                 ;
; 1.399 ns                                ; system_0:u0|VGA_0:the_VGA_0|VGA_NIOS_CTRL:the_VGA_NIOS_CTRL|VGA_Controller:u0|H_Cont[2]                                                                                                           ; system_0:u0|VGA_0:the_VGA_0|VGA_NIOS_CTRL:the_VGA_NIOS_CTRL|VGA_Controller:u0|H_Cont[4]                                                                                                               ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk2 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk2 ; 0.000 ns                   ; 0.016 ns                   ; 1.415 ns                 ;
; 1.404 ns                                ; system_0:u0|VGA_0:the_VGA_0|VGA_NIOS_CTRL:the_VGA_NIOS_CTRL|VGA_Controller:u0|H_Cont[5]                                                                                                           ; system_0:u0|VGA_0:the_VGA_0|VGA_NIOS_CTRL:the_VGA_NIOS_CTRL|VGA_Controller:u0|H_Cont[9]                                                                                                               ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk2 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk2 ; 0.000 ns                   ; 0.016 ns                   ; 1.420 ns                 ;
; 1.407 ns                                ; system_0:u0|VGA_0:the_VGA_0|VGA_NIOS_CTRL:the_VGA_NIOS_CTRL|VGA_Controller:u0|V_Cont[3]                                                                                                           ; system_0:u0|VGA_0:the_VGA_0|VGA_NIOS_CTRL:the_VGA_NIOS_CTRL|VGA_Controller:u0|V_Cont[5]                                                                                                               ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk2 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk2 ; 0.000 ns                   ; 0.016 ns                   ; 1.423 ns                 ;
; 1.409 ns                                ; system_0:u0|VGA_0:the_VGA_0|VGA_NIOS_CTRL:the_VGA_NIOS_CTRL|VGA_Controller:u0|oCoord_X[1]                                                                                                         ; system_0:u0|VGA_0:the_VGA_0|VGA_NIOS_CTRL:the_VGA_NIOS_CTRL|VGA_Controller:u0|oAddress[4]                                                                                                             ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk2 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk2 ; 0.000 ns                   ; 0.016 ns                   ; 1.425 ns                 ;
; 1.412 ns                                ; system_0:u0|VGA_0:the_VGA_0|VGA_NIOS_CTRL:the_VGA_NIOS_CTRL|VGA_Controller:u0|H_Cont[1]                                                                                                           ; system_0:u0|VGA_0:the_VGA_0|VGA_NIOS_CTRL:the_VGA_NIOS_CTRL|VGA_Controller:u0|oVGA_V_SYNC                                                                                                             ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk2 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk2 ; 0.000 ns                   ; 0.016 ns                   ; 1.428 ns                 ;
; 1.418 ns                                ; system_0:u0|VGA_0:the_VGA_0|VGA_NIOS_CTRL:the_VGA_NIOS_CTRL|VGA_Controller:u0|H_Cont[2]                                                                                                           ; system_0:u0|VGA_0:the_VGA_0|VGA_NIOS_CTRL:the_VGA_NIOS_CTRL|VGA_Controller:u0|oCoord_X[3]                                                                                                             ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk2 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk2 ; 0.000 ns                   ; 0.016 ns                   ; 1.434 ns                 ;
; 1.420 ns                                ; system_0:u0|VGA_0:the_VGA_0|VGA_NIOS_CTRL:the_VGA_NIOS_CTRL|VGA_Controller:u0|V_Cont[3]                                                                                                           ; system_0:u0|VGA_0:the_VGA_0|VGA_NIOS_CTRL:the_VGA_NIOS_CTRL|VGA_Controller:u0|oCoord_Y[4]                                                                                                             ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk2 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk2 ; 0.000 ns                   ; 0.016 ns                   ; 1.436 ns                 ;
; 1.428 ns                                ; system_0:u0|VGA_0:the_VGA_0|VGA_NIOS_CTRL:the_VGA_NIOS_CTRL|VGA_Controller:u0|V_Cont[6]                                                                                                           ; system_0:u0|VGA_0:the_VGA_0|VGA_NIOS_CTRL:the_VGA_NIOS_CTRL|VGA_Controller:u0|oCoord_Y[7]                                                                                                             ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk2 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk2 ; 0.000 ns                   ; 0.016 ns                   ; 1.444 ns                 ;
; 1.430 ns                                ; system_0:u0|VGA_0:the_VGA_0|VGA_NIOS_CTRL:the_VGA_NIOS_CTRL|mOFF_G[4]                                                                                                                             ; system_0:u0|VGA_0:the_VGA_0|VGA_NIOS_CTRL:the_VGA_NIOS_CTRL|VGA_OSD_RAM:u1|oGreen[4]                                                                                                                  ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk2 ; 0.000 ns                   ; 0.003 ns                   ; 1.433 ns                 ;
; 1.430 ns                                ; system_0:u0|VGA_0:the_VGA_0|VGA_NIOS_CTRL:the_VGA_NIOS_CTRL|VGA_Controller:u0|V_Cont[7]                                                                                                           ; system_0:u0|VGA_0:the_VGA_0|VGA_NIOS_CTRL:the_VGA_NIOS_CTRL|VGA_Controller:u0|oCoord_Y[8]                                                                                                             ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk2 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk2 ; 0.000 ns                   ; 0.016 ns                   ; 1.446 ns                 ;
; Timing analysis restricted to 200 rows. ; To change the limit use Settings (Assignments menu)                                                                                                                                               ;                                                                                                                                                                                                       ;                                              ;                                              ;                            ;                            ;                          ;
+-----------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------+----------------------------------------------+----------------------------+----------------------------+--------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Hold: 'Audio_PLL:PLL2|altpll:altpll_component|_clk0'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               ;
+-----------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------+----------------------------------------------+----------------------------+----------------------------+--------------------------+
; Minimum Slack                           ; From                                                                                                                                                                                             ; To                                                                                                                                                                                                                       ; From Clock                                   ; To Clock                                     ; Required Hold Relationship ; Required Shortest P2P Time ; Actual Shortest P2P Time ;
+-----------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------+----------------------------------------------+----------------------------+----------------------------+--------------------------+
; 0.391 ns                                ; system_0:u0|Audio_0:the_Audio_0|AUDIO_DAC_FIFO:the_AUDIO_DAC_FIFO|LRCK_1X                                                                                                                        ; system_0:u0|Audio_0:the_Audio_0|AUDIO_DAC_FIFO:the_AUDIO_DAC_FIFO|LRCK_1X                                                                                                                                                ; Audio_PLL:PLL2|altpll:altpll_component|_clk0 ; Audio_PLL:PLL2|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; system_0:u0|Audio_0:the_Audio_0|AUDIO_DAC_FIFO:the_AUDIO_DAC_FIFO|SEL_Cont[3]                                                                                                                    ; system_0:u0|Audio_0:the_Audio_0|AUDIO_DAC_FIFO:the_AUDIO_DAC_FIFO|SEL_Cont[3]                                                                                                                                            ; Audio_PLL:PLL2|altpll:altpll_component|_clk0 ; Audio_PLL:PLL2|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; system_0:u0|Audio_0:the_Audio_0|AUDIO_DAC_FIFO:the_AUDIO_DAC_FIFO|BCK_DIV[0]                                                                                                                     ; system_0:u0|Audio_0:the_Audio_0|AUDIO_DAC_FIFO:the_AUDIO_DAC_FIFO|BCK_DIV[0]                                                                                                                                             ; Audio_PLL:PLL2|altpll:altpll_component|_clk0 ; Audio_PLL:PLL2|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; system_0:u0|Audio_0:the_Audio_0|AUDIO_DAC_FIFO:the_AUDIO_DAC_FIFO|BCK_DIV[2]                                                                                                                     ; system_0:u0|Audio_0:the_Audio_0|AUDIO_DAC_FIFO:the_AUDIO_DAC_FIFO|BCK_DIV[2]                                                                                                                                             ; Audio_PLL:PLL2|altpll:altpll_component|_clk0 ; Audio_PLL:PLL2|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; system_0:u0|Audio_0:the_Audio_0|AUDIO_DAC_FIFO:the_AUDIO_DAC_FIFO|BCK_DIV[1]                                                                                                                     ; system_0:u0|Audio_0:the_Audio_0|AUDIO_DAC_FIFO:the_AUDIO_DAC_FIFO|BCK_DIV[1]                                                                                                                                             ; Audio_PLL:PLL2|altpll:altpll_component|_clk0 ; Audio_PLL:PLL2|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; system_0:u0|Audio_0:the_Audio_0|AUDIO_DAC_FIFO:the_AUDIO_DAC_FIFO|SEL_Cont[0]                                                                                                                    ; system_0:u0|Audio_0:the_Audio_0|AUDIO_DAC_FIFO:the_AUDIO_DAC_FIFO|SEL_Cont[0]                                                                                                                                            ; Audio_PLL:PLL2|altpll:altpll_component|_clk0 ; Audio_PLL:PLL2|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; system_0:u0|Audio_0:the_Audio_0|AUDIO_DAC_FIFO:the_AUDIO_DAC_FIFO|SEL_Cont[1]                                                                                                                    ; system_0:u0|Audio_0:the_Audio_0|AUDIO_DAC_FIFO:the_AUDIO_DAC_FIFO|SEL_Cont[1]                                                                                                                                            ; Audio_PLL:PLL2|altpll:altpll_component|_clk0 ; Audio_PLL:PLL2|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; system_0:u0|Audio_0:the_Audio_0|AUDIO_DAC_FIFO:the_AUDIO_DAC_FIFO|oAUD_BCK                                                                                                                       ; system_0:u0|Audio_0:the_Audio_0|AUDIO_DAC_FIFO:the_AUDIO_DAC_FIFO|oAUD_BCK                                                                                                                                               ; Audio_PLL:PLL2|altpll:altpll_component|_clk0 ; Audio_PLL:PLL2|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; system_0:u0|Audio_0:the_Audio_0|AUDIO_DAC_FIFO:the_AUDIO_DAC_FIFO|SEL_Cont[2]                                                                                                                    ; system_0:u0|Audio_0:the_Audio_0|AUDIO_DAC_FIFO:the_AUDIO_DAC_FIFO|SEL_Cont[2]                                                                                                                                            ; Audio_PLL:PLL2|altpll:altpll_component|_clk0 ; Audio_PLL:PLL2|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.522 ns                                ; system_0:u0|Audio_0:the_Audio_0|AUDIO_DAC_FIFO:the_AUDIO_DAC_FIFO|DATA_Out_Tmp[3]                                                                                                                ; system_0:u0|Audio_0:the_Audio_0|AUDIO_DAC_FIFO:the_AUDIO_DAC_FIFO|DATA_Out[3]                                                                                                                                            ; Audio_PLL:PLL2|altpll:altpll_component|_clk0 ; Audio_PLL:PLL2|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.538 ns                 ;
; 0.522 ns                                ; system_0:u0|Audio_0:the_Audio_0|AUDIO_DAC_FIFO:the_AUDIO_DAC_FIFO|DATA_Out_Tmp[15]                                                                                                               ; system_0:u0|Audio_0:the_Audio_0|AUDIO_DAC_FIFO:the_AUDIO_DAC_FIFO|DATA_Out[15]                                                                                                                                           ; Audio_PLL:PLL2|altpll:altpll_component|_clk0 ; Audio_PLL:PLL2|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.538 ns                 ;
; 0.522 ns                                ; system_0:u0|Audio_0:the_Audio_0|AUDIO_DAC_FIFO:the_AUDIO_DAC_FIFO|DATA_Out_Tmp[1]                                                                                                                ; system_0:u0|Audio_0:the_Audio_0|AUDIO_DAC_FIFO:the_AUDIO_DAC_FIFO|DATA_Out[1]                                                                                                                                            ; Audio_PLL:PLL2|altpll:altpll_component|_clk0 ; Audio_PLL:PLL2|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.538 ns                 ;
; 0.522 ns                                ; system_0:u0|Audio_0:the_Audio_0|AUDIO_DAC_FIFO:the_AUDIO_DAC_FIFO|DATA_Out_Tmp[13]                                                                                                               ; system_0:u0|Audio_0:the_Audio_0|AUDIO_DAC_FIFO:the_AUDIO_DAC_FIFO|DATA_Out[13]                                                                                                                                           ; Audio_PLL:PLL2|altpll:altpll_component|_clk0 ; Audio_PLL:PLL2|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.538 ns                 ;
; 0.523 ns                                ; system_0:u0|Audio_0:the_Audio_0|AUDIO_DAC_FIFO:the_AUDIO_DAC_FIFO|DATA_Out_Tmp[14]                                                                                                               ; system_0:u0|Audio_0:the_Audio_0|AUDIO_DAC_FIFO:the_AUDIO_DAC_FIFO|DATA_Out[14]                                                                                                                                           ; Audio_PLL:PLL2|altpll:altpll_component|_clk0 ; Audio_PLL:PLL2|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.539 ns                 ;
; 0.524 ns                                ; system_0:u0|Audio_0:the_Audio_0|AUDIO_DAC_FIFO:the_AUDIO_DAC_FIFO|DATA_Out_Tmp[0]                                                                                                                ; system_0:u0|Audio_0:the_Audio_0|AUDIO_DAC_FIFO:the_AUDIO_DAC_FIFO|DATA_Out[0]                                                                                                                                            ; Audio_PLL:PLL2|altpll:altpll_component|_clk0 ; Audio_PLL:PLL2|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.540 ns                 ;
; 0.524 ns                                ; system_0:u0|Audio_0:the_Audio_0|AUDIO_DAC_FIFO:the_AUDIO_DAC_FIFO|DATA_Out_Tmp[12]                                                                                                               ; system_0:u0|Audio_0:the_Audio_0|AUDIO_DAC_FIFO:the_AUDIO_DAC_FIFO|DATA_Out[12]                                                                                                                                           ; Audio_PLL:PLL2|altpll:altpll_component|_clk0 ; Audio_PLL:PLL2|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.540 ns                 ;
; 0.533 ns                                ; system_0:u0|Audio_0:the_Audio_0|AUDIO_DAC_FIFO:the_AUDIO_DAC_FIFO|LRCK_2X_DIV[7]                                                                                                                 ; system_0:u0|Audio_0:the_Audio_0|AUDIO_DAC_FIFO:the_AUDIO_DAC_FIFO|LRCK_2X_DIV[7]                                                                                                                                         ; Audio_PLL:PLL2|altpll:altpll_component|_clk0 ; Audio_PLL:PLL2|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.549 ns                 ;
; 0.535 ns                                ; system_0:u0|Audio_0:the_Audio_0|AUDIO_DAC_FIFO:the_AUDIO_DAC_FIFO|DATA_Out_Tmp[2]                                                                                                                ; system_0:u0|Audio_0:the_Audio_0|AUDIO_DAC_FIFO:the_AUDIO_DAC_FIFO|DATA_Out[2]                                                                                                                                            ; Audio_PLL:PLL2|altpll:altpll_component|_clk0 ; Audio_PLL:PLL2|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.551 ns                 ;
; 0.540 ns                                ; system_0:u0|Audio_0:the_Audio_0|AUDIO_DAC_FIFO:the_AUDIO_DAC_FIFO|SEL_Cont[0]                                                                                                                    ; system_0:u0|Audio_0:the_Audio_0|AUDIO_DAC_FIFO:the_AUDIO_DAC_FIFO|SEL_Cont[2]                                                                                                                                            ; Audio_PLL:PLL2|altpll:altpll_component|_clk0 ; Audio_PLL:PLL2|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.556 ns                 ;
; 0.541 ns                                ; system_0:u0|Audio_0:the_Audio_0|AUDIO_DAC_FIFO:the_AUDIO_DAC_FIFO|LRCK_1X_DIV[8]                                                                                                                 ; system_0:u0|Audio_0:the_Audio_0|AUDIO_DAC_FIFO:the_AUDIO_DAC_FIFO|LRCK_1X_DIV[8]                                                                                                                                         ; Audio_PLL:PLL2|altpll:altpll_component|_clk0 ; Audio_PLL:PLL2|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.557 ns                 ;
; 0.542 ns                                ; system_0:u0|Audio_0:the_Audio_0|AUDIO_DAC_FIFO:the_AUDIO_DAC_FIFO|SEL_Cont[2]                                                                                                                    ; system_0:u0|Audio_0:the_Audio_0|AUDIO_DAC_FIFO:the_AUDIO_DAC_FIFO|SEL_Cont[3]                                                                                                                                            ; Audio_PLL:PLL2|altpll:altpll_component|_clk0 ; Audio_PLL:PLL2|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.558 ns                 ;
; 0.542 ns                                ; system_0:u0|Audio_0:the_Audio_0|AUDIO_DAC_FIFO:the_AUDIO_DAC_FIFO|BCK_DIV[0]                                                                                                                     ; system_0:u0|Audio_0:the_Audio_0|AUDIO_DAC_FIFO:the_AUDIO_DAC_FIFO|oAUD_BCK                                                                                                                                               ; Audio_PLL:PLL2|altpll:altpll_component|_clk0 ; Audio_PLL:PLL2|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.558 ns                 ;
; 0.542 ns                                ; system_0:u0|Audio_0:the_Audio_0|AUDIO_DAC_FIFO:the_AUDIO_DAC_FIFO|FIFO_16_256:u0|dcfifo:dcfifo_component|dcfifo_hlj1:auto_generated|a_graycounter_g86:rdptr_g1p|counter_ffa[8]                   ; system_0:u0|Audio_0:the_Audio_0|AUDIO_DAC_FIFO:the_AUDIO_DAC_FIFO|FIFO_16_256:u0|dcfifo:dcfifo_component|dcfifo_hlj1:auto_generated|a_graycounter_g86:rdptr_g1p|counter_ffa[8]                                           ; Audio_PLL:PLL2|altpll:altpll_component|_clk0 ; Audio_PLL:PLL2|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.558 ns                 ;
; 0.543 ns                                ; system_0:u0|Audio_0:the_Audio_0|AUDIO_DAC_FIFO:the_AUDIO_DAC_FIFO|SEL_Cont[0]                                                                                                                    ; system_0:u0|Audio_0:the_Audio_0|AUDIO_DAC_FIFO:the_AUDIO_DAC_FIFO|SEL_Cont[1]                                                                                                                                            ; Audio_PLL:PLL2|altpll:altpll_component|_clk0 ; Audio_PLL:PLL2|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.559 ns                 ;
; 0.547 ns                                ; system_0:u0|Audio_0:the_Audio_0|AUDIO_DAC_FIFO:the_AUDIO_DAC_FIFO|BCK_DIV[2]                                                                                                                     ; system_0:u0|Audio_0:the_Audio_0|AUDIO_DAC_FIFO:the_AUDIO_DAC_FIFO|BCK_DIV[0]                                                                                                                                             ; Audio_PLL:PLL2|altpll:altpll_component|_clk0 ; Audio_PLL:PLL2|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.563 ns                 ;
; 0.547 ns                                ; system_0:u0|Audio_0:the_Audio_0|AUDIO_DAC_FIFO:the_AUDIO_DAC_FIFO|BCK_DIV[0]                                                                                                                     ; system_0:u0|Audio_0:the_Audio_0|AUDIO_DAC_FIFO:the_AUDIO_DAC_FIFO|BCK_DIV[2]                                                                                                                                             ; Audio_PLL:PLL2|altpll:altpll_component|_clk0 ; Audio_PLL:PLL2|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.563 ns                 ;
; 0.547 ns                                ; system_0:u0|Audio_0:the_Audio_0|AUDIO_DAC_FIFO:the_AUDIO_DAC_FIFO|BCK_DIV[0]                                                                                                                     ; system_0:u0|Audio_0:the_Audio_0|AUDIO_DAC_FIFO:the_AUDIO_DAC_FIFO|BCK_DIV[1]                                                                                                                                             ; Audio_PLL:PLL2|altpll:altpll_component|_clk0 ; Audio_PLL:PLL2|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.563 ns                 ;
; 0.654 ns                                ; system_0:u0|Audio_0:the_Audio_0|AUDIO_DAC_FIFO:the_AUDIO_DAC_FIFO|DATA_Out_Tmp[11]                                                                                                               ; system_0:u0|Audio_0:the_Audio_0|AUDIO_DAC_FIFO:the_AUDIO_DAC_FIFO|DATA_Out[11]                                                                                                                                           ; Audio_PLL:PLL2|altpll:altpll_component|_clk0 ; Audio_PLL:PLL2|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.670 ns                 ;
; 0.660 ns                                ; system_0:u0|Audio_0:the_Audio_0|AUDIO_DAC_FIFO:the_AUDIO_DAC_FIFO|DATA_Out_Tmp[6]                                                                                                                ; system_0:u0|Audio_0:the_Audio_0|AUDIO_DAC_FIFO:the_AUDIO_DAC_FIFO|DATA_Out[6]                                                                                                                                            ; Audio_PLL:PLL2|altpll:altpll_component|_clk0 ; Audio_PLL:PLL2|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.676 ns                 ;
; 0.662 ns                                ; system_0:u0|Audio_0:the_Audio_0|AUDIO_DAC_FIFO:the_AUDIO_DAC_FIFO|DATA_Out_Tmp[9]                                                                                                                ; system_0:u0|Audio_0:the_Audio_0|AUDIO_DAC_FIFO:the_AUDIO_DAC_FIFO|DATA_Out[9]                                                                                                                                            ; Audio_PLL:PLL2|altpll:altpll_component|_clk0 ; Audio_PLL:PLL2|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.678 ns                 ;
; 0.666 ns                                ; system_0:u0|Audio_0:the_Audio_0|AUDIO_DAC_FIFO:the_AUDIO_DAC_FIFO|DATA_Out_Tmp[7]                                                                                                                ; system_0:u0|Audio_0:the_Audio_0|AUDIO_DAC_FIFO:the_AUDIO_DAC_FIFO|DATA_Out[7]                                                                                                                                            ; Audio_PLL:PLL2|altpll:altpll_component|_clk0 ; Audio_PLL:PLL2|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.682 ns                 ;
; 0.667 ns                                ; system_0:u0|Audio_0:the_Audio_0|AUDIO_DAC_FIFO:the_AUDIO_DAC_FIFO|DATA_Out_Tmp[4]                                                                                                                ; system_0:u0|Audio_0:the_Audio_0|AUDIO_DAC_FIFO:the_AUDIO_DAC_FIFO|DATA_Out[4]                                                                                                                                            ; Audio_PLL:PLL2|altpll:altpll_component|_clk0 ; Audio_PLL:PLL2|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.683 ns                 ;
; 0.667 ns                                ; system_0:u0|Audio_0:the_Audio_0|AUDIO_DAC_FIFO:the_AUDIO_DAC_FIFO|DATA_Out_Tmp[10]                                                                                                               ; system_0:u0|Audio_0:the_Audio_0|AUDIO_DAC_FIFO:the_AUDIO_DAC_FIFO|DATA_Out[10]                                                                                                                                           ; Audio_PLL:PLL2|altpll:altpll_component|_clk0 ; Audio_PLL:PLL2|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.683 ns                 ;
; 0.667 ns                                ; system_0:u0|Audio_0:the_Audio_0|AUDIO_DAC_FIFO:the_AUDIO_DAC_FIFO|DATA_Out_Tmp[5]                                                                                                                ; system_0:u0|Audio_0:the_Audio_0|AUDIO_DAC_FIFO:the_AUDIO_DAC_FIFO|DATA_Out[5]                                                                                                                                            ; Audio_PLL:PLL2|altpll:altpll_component|_clk0 ; Audio_PLL:PLL2|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.683 ns                 ;
; 0.668 ns                                ; system_0:u0|Audio_0:the_Audio_0|AUDIO_DAC_FIFO:the_AUDIO_DAC_FIFO|DATA_Out_Tmp[8]                                                                                                                ; system_0:u0|Audio_0:the_Audio_0|AUDIO_DAC_FIFO:the_AUDIO_DAC_FIFO|DATA_Out[8]                                                                                                                                            ; Audio_PLL:PLL2|altpll:altpll_component|_clk0 ; Audio_PLL:PLL2|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.684 ns                 ;
; 0.681 ns                                ; system_0:u0|Audio_0:the_Audio_0|AUDIO_DAC_FIFO:the_AUDIO_DAC_FIFO|FIFO_16_256:u0|dcfifo:dcfifo_component|dcfifo_hlj1:auto_generated|a_graycounter_g86:rdptr_g1p|counter_ffa[8]                   ; system_0:u0|Audio_0:the_Audio_0|AUDIO_DAC_FIFO:the_AUDIO_DAC_FIFO|FIFO_16_256:u0|dcfifo:dcfifo_component|dcfifo_hlj1:auto_generated|rdptr_g[8]                                                                           ; Audio_PLL:PLL2|altpll:altpll_component|_clk0 ; Audio_PLL:PLL2|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.015 ns                   ; 0.696 ns                 ;
; 0.681 ns                                ; system_0:u0|Audio_0:the_Audio_0|AUDIO_DAC_FIFO:the_AUDIO_DAC_FIFO|LRCK_1X_DIV[6]                                                                                                                 ; system_0:u0|Audio_0:the_Audio_0|AUDIO_DAC_FIFO:the_AUDIO_DAC_FIFO|mDATA_RD                                                                                                                                               ; Audio_PLL:PLL2|altpll:altpll_component|_clk0 ; Audio_PLL:PLL2|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.697 ns                 ;
; 0.700 ns                                ; system_0:u0|Audio_0:the_Audio_0|AUDIO_DAC_FIFO:the_AUDIO_DAC_FIFO|FIFO_16_256:u0|dcfifo:dcfifo_component|dcfifo_hlj1:auto_generated|alt_synch_pipe_jcb:rs_dgwp|dffpipe_hd9:dffpipe8|dffe9a[1]    ; system_0:u0|Audio_0:the_Audio_0|AUDIO_DAC_FIFO:the_AUDIO_DAC_FIFO|FIFO_16_256:u0|dcfifo:dcfifo_component|dcfifo_hlj1:auto_generated|alt_synch_pipe_jcb:rs_dgwp|dffpipe_hd9:dffpipe8|dffe10a[1]                           ; Audio_PLL:PLL2|altpll:altpll_component|_clk0 ; Audio_PLL:PLL2|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.015 ns                   ; 0.715 ns                 ;
; 0.706 ns                                ; system_0:u0|Audio_0:the_Audio_0|AUDIO_DAC_FIFO:the_AUDIO_DAC_FIFO|FIFO_16_256:u0|dcfifo:dcfifo_component|dcfifo_hlj1:auto_generated|altsyncram_vk81:fifo_ram|altsyncram_brg1:altsyncram5|q_a[3]  ; system_0:u0|Audio_0:the_Audio_0|AUDIO_DAC_FIFO:the_AUDIO_DAC_FIFO|DATA_Out_Tmp[3]                                                                                                                                        ; Audio_PLL:PLL2|altpll:altpll_component|_clk0 ; Audio_PLL:PLL2|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.024 ns                   ; 0.730 ns                 ;
; 0.708 ns                                ; system_0:u0|Audio_0:the_Audio_0|AUDIO_DAC_FIFO:the_AUDIO_DAC_FIFO|FIFO_16_256:u0|dcfifo:dcfifo_component|dcfifo_hlj1:auto_generated|altsyncram_vk81:fifo_ram|altsyncram_brg1:altsyncram5|q_a[13] ; system_0:u0|Audio_0:the_Audio_0|AUDIO_DAC_FIFO:the_AUDIO_DAC_FIFO|DATA_Out_Tmp[13]                                                                                                                                       ; Audio_PLL:PLL2|altpll:altpll_component|_clk0 ; Audio_PLL:PLL2|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.028 ns                   ; 0.736 ns                 ;
; 0.714 ns                                ; system_0:u0|Audio_0:the_Audio_0|AUDIO_DAC_FIFO:the_AUDIO_DAC_FIFO|FIFO_16_256:u0|dcfifo:dcfifo_component|dcfifo_hlj1:auto_generated|altsyncram_vk81:fifo_ram|altsyncram_brg1:altsyncram5|q_a[0]  ; system_0:u0|Audio_0:the_Audio_0|AUDIO_DAC_FIFO:the_AUDIO_DAC_FIFO|DATA_Out_Tmp[0]                                                                                                                                        ; Audio_PLL:PLL2|altpll:altpll_component|_clk0 ; Audio_PLL:PLL2|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.024 ns                   ; 0.738 ns                 ;
; 0.715 ns                                ; system_0:u0|Audio_0:the_Audio_0|AUDIO_DAC_FIFO:the_AUDIO_DAC_FIFO|FIFO_16_256:u0|dcfifo:dcfifo_component|dcfifo_hlj1:auto_generated|a_graycounter_g86:rdptr_g1p|counter_ffa[7]                   ; system_0:u0|Audio_0:the_Audio_0|AUDIO_DAC_FIFO:the_AUDIO_DAC_FIFO|FIFO_16_256:u0|dcfifo:dcfifo_component|dcfifo_hlj1:auto_generated|rdptr_g[7]                                                                           ; Audio_PLL:PLL2|altpll:altpll_component|_clk0 ; Audio_PLL:PLL2|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.015 ns                   ; 0.730 ns                 ;
; 0.716 ns                                ; system_0:u0|Audio_0:the_Audio_0|AUDIO_DAC_FIFO:the_AUDIO_DAC_FIFO|FIFO_16_256:u0|dcfifo:dcfifo_component|dcfifo_hlj1:auto_generated|altsyncram_vk81:fifo_ram|altsyncram_brg1:altsyncram5|q_a[4]  ; system_0:u0|Audio_0:the_Audio_0|AUDIO_DAC_FIFO:the_AUDIO_DAC_FIFO|DATA_Out_Tmp[4]                                                                                                                                        ; Audio_PLL:PLL2|altpll:altpll_component|_clk0 ; Audio_PLL:PLL2|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.024 ns                   ; 0.740 ns                 ;
; 0.716 ns                                ; system_0:u0|Audio_0:the_Audio_0|AUDIO_DAC_FIFO:the_AUDIO_DAC_FIFO|FIFO_16_256:u0|dcfifo:dcfifo_component|dcfifo_hlj1:auto_generated|a_graycounter_g86:rdptr_g1p|counter_ffa[4]                   ; system_0:u0|Audio_0:the_Audio_0|AUDIO_DAC_FIFO:the_AUDIO_DAC_FIFO|FIFO_16_256:u0|dcfifo:dcfifo_component|dcfifo_hlj1:auto_generated|rdptr_g[4]                                                                           ; Audio_PLL:PLL2|altpll:altpll_component|_clk0 ; Audio_PLL:PLL2|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.015 ns                   ; 0.731 ns                 ;
; 0.716 ns                                ; system_0:u0|Audio_0:the_Audio_0|AUDIO_DAC_FIFO:the_AUDIO_DAC_FIFO|FIFO_16_256:u0|dcfifo:dcfifo_component|dcfifo_hlj1:auto_generated|alt_synch_pipe_jcb:rs_dgwp|dffpipe_hd9:dffpipe8|dffe9a[7]    ; system_0:u0|Audio_0:the_Audio_0|AUDIO_DAC_FIFO:the_AUDIO_DAC_FIFO|FIFO_16_256:u0|dcfifo:dcfifo_component|dcfifo_hlj1:auto_generated|alt_synch_pipe_jcb:rs_dgwp|dffpipe_hd9:dffpipe8|dffe10a[7]                           ; Audio_PLL:PLL2|altpll:altpll_component|_clk0 ; Audio_PLL:PLL2|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.013 ns                   ; 0.729 ns                 ;
; 0.719 ns                                ; system_0:u0|Audio_0:the_Audio_0|AUDIO_DAC_FIFO:the_AUDIO_DAC_FIFO|FIFO_16_256:u0|dcfifo:dcfifo_component|dcfifo_hlj1:auto_generated|a_graycounter_g86:rdptr_g1p|counter_ffa[5]                   ; system_0:u0|Audio_0:the_Audio_0|AUDIO_DAC_FIFO:the_AUDIO_DAC_FIFO|FIFO_16_256:u0|dcfifo:dcfifo_component|dcfifo_hlj1:auto_generated|rdptr_g[5]                                                                           ; Audio_PLL:PLL2|altpll:altpll_component|_clk0 ; Audio_PLL:PLL2|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.015 ns                   ; 0.734 ns                 ;
; 0.724 ns                                ; system_0:u0|Audio_0:the_Audio_0|AUDIO_DAC_FIFO:the_AUDIO_DAC_FIFO|FIFO_16_256:u0|dcfifo:dcfifo_component|dcfifo_hlj1:auto_generated|altsyncram_vk81:fifo_ram|altsyncram_brg1:altsyncram5|q_a[9]  ; system_0:u0|Audio_0:the_Audio_0|AUDIO_DAC_FIFO:the_AUDIO_DAC_FIFO|DATA_Out_Tmp[9]                                                                                                                                        ; Audio_PLL:PLL2|altpll:altpll_component|_clk0 ; Audio_PLL:PLL2|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.028 ns                   ; 0.752 ns                 ;
; 0.772 ns                                ; system_0:u0|Audio_0:the_Audio_0|AUDIO_DAC_FIFO:the_AUDIO_DAC_FIFO|BCK_DIV[1]                                                                                                                     ; system_0:u0|Audio_0:the_Audio_0|AUDIO_DAC_FIFO:the_AUDIO_DAC_FIFO|BCK_DIV[2]                                                                                                                                             ; Audio_PLL:PLL2|altpll:altpll_component|_clk0 ; Audio_PLL:PLL2|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.788 ns                 ;
; 0.772 ns                                ; system_0:u0|Audio_0:the_Audio_0|AUDIO_DAC_FIFO:the_AUDIO_DAC_FIFO|BCK_DIV[2]                                                                                                                     ; system_0:u0|Audio_0:the_Audio_0|AUDIO_DAC_FIFO:the_AUDIO_DAC_FIFO|BCK_DIV[1]                                                                                                                                             ; Audio_PLL:PLL2|altpll:altpll_component|_clk0 ; Audio_PLL:PLL2|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.788 ns                 ;
; 0.772 ns                                ; system_0:u0|Audio_0:the_Audio_0|AUDIO_DAC_FIFO:the_AUDIO_DAC_FIFO|FIFO_16_256:u0|dcfifo:dcfifo_component|dcfifo_hlj1:auto_generated|a_graycounter_g86:rdptr_g1p|counter_ffa[0]                   ; system_0:u0|Audio_0:the_Audio_0|AUDIO_DAC_FIFO:the_AUDIO_DAC_FIFO|FIFO_16_256:u0|dcfifo:dcfifo_component|dcfifo_hlj1:auto_generated|a_graycounter_g86:rdptr_g1p|counter_ffa[1]                                           ; Audio_PLL:PLL2|altpll:altpll_component|_clk0 ; Audio_PLL:PLL2|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.788 ns                 ;
; 0.773 ns                                ; system_0:u0|Audio_0:the_Audio_0|AUDIO_DAC_FIFO:the_AUDIO_DAC_FIFO|LRCK_1X_DIV[8]                                                                                                                 ; system_0:u0|Audio_0:the_Audio_0|AUDIO_DAC_FIFO:the_AUDIO_DAC_FIFO|mDATA_RD                                                                                                                                               ; Audio_PLL:PLL2|altpll:altpll_component|_clk0 ; Audio_PLL:PLL2|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.789 ns                 ;
; 0.786 ns                                ; system_0:u0|Audio_0:the_Audio_0|AUDIO_DAC_FIFO:the_AUDIO_DAC_FIFO|FIFO_16_256:u0|dcfifo:dcfifo_component|dcfifo_hlj1:auto_generated|a_graycounter_g86:rdptr_g1p|counter_ffa[4]                   ; system_0:u0|Audio_0:the_Audio_0|AUDIO_DAC_FIFO:the_AUDIO_DAC_FIFO|FIFO_16_256:u0|dcfifo:dcfifo_component|dcfifo_hlj1:auto_generated|a_graycounter_g86:rdptr_g1p|counter_ffa[5]                                           ; Audio_PLL:PLL2|altpll:altpll_component|_clk0 ; Audio_PLL:PLL2|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.802 ns                 ;
; 0.809 ns                                ; system_0:u0|Audio_0:the_Audio_0|AUDIO_DAC_FIFO:the_AUDIO_DAC_FIFO|BCK_DIV[1]                                                                                                                     ; system_0:u0|Audio_0:the_Audio_0|AUDIO_DAC_FIFO:the_AUDIO_DAC_FIFO|BCK_DIV[0]                                                                                                                                             ; Audio_PLL:PLL2|altpll:altpll_component|_clk0 ; Audio_PLL:PLL2|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.825 ns                 ;
; 0.811 ns                                ; system_0:u0|Audio_0:the_Audio_0|AUDIO_DAC_FIFO:the_AUDIO_DAC_FIFO|LRCK_1X_DIV[0]                                                                                                                 ; system_0:u0|Audio_0:the_Audio_0|AUDIO_DAC_FIFO:the_AUDIO_DAC_FIFO|LRCK_1X_DIV[0]                                                                                                                                         ; Audio_PLL:PLL2|altpll:altpll_component|_clk0 ; Audio_PLL:PLL2|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.827 ns                 ;
; 0.812 ns                                ; system_0:u0|Audio_0:the_Audio_0|AUDIO_DAC_FIFO:the_AUDIO_DAC_FIFO|FIFO_16_256:u0|dcfifo:dcfifo_component|dcfifo_hlj1:auto_generated|a_graycounter_g86:rdptr_g1p|counter_ffa[7]                   ; system_0:u0|Audio_0:the_Audio_0|AUDIO_DAC_FIFO:the_AUDIO_DAC_FIFO|FIFO_16_256:u0|dcfifo:dcfifo_component|dcfifo_hlj1:auto_generated|a_graycounter_g86:rdptr_g1p|counter_ffa[7]                                           ; Audio_PLL:PLL2|altpll:altpll_component|_clk0 ; Audio_PLL:PLL2|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.828 ns                 ;
; 0.813 ns                                ; system_0:u0|Audio_0:the_Audio_0|AUDIO_DAC_FIFO:the_AUDIO_DAC_FIFO|FIFO_16_256:u0|dcfifo:dcfifo_component|dcfifo_hlj1:auto_generated|a_graycounter_g86:rdptr_g1p|counter_ffa[4]                   ; system_0:u0|Audio_0:the_Audio_0|AUDIO_DAC_FIFO:the_AUDIO_DAC_FIFO|FIFO_16_256:u0|dcfifo:dcfifo_component|dcfifo_hlj1:auto_generated|a_graycounter_g86:rdptr_g1p|counter_ffa[4]                                           ; Audio_PLL:PLL2|altpll:altpll_component|_clk0 ; Audio_PLL:PLL2|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.829 ns                 ;
; 0.813 ns                                ; system_0:u0|Audio_0:the_Audio_0|AUDIO_DAC_FIFO:the_AUDIO_DAC_FIFO|LRCK_1X_DIV[7]                                                                                                                 ; system_0:u0|Audio_0:the_Audio_0|AUDIO_DAC_FIFO:the_AUDIO_DAC_FIFO|mDATA_RD                                                                                                                                               ; Audio_PLL:PLL2|altpll:altpll_component|_clk0 ; Audio_PLL:PLL2|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.829 ns                 ;
; 0.813 ns                                ; system_0:u0|Audio_0:the_Audio_0|AUDIO_DAC_FIFO:the_AUDIO_DAC_FIFO|FIFO_16_256:u0|dcfifo:dcfifo_component|dcfifo_hlj1:auto_generated|a_graycounter_g86:rdptr_g1p|counter_ffa[6]                   ; system_0:u0|Audio_0:the_Audio_0|AUDIO_DAC_FIFO:the_AUDIO_DAC_FIFO|FIFO_16_256:u0|dcfifo:dcfifo_component|dcfifo_hlj1:auto_generated|a_graycounter_g86:rdptr_g1p|counter_ffa[6]                                           ; Audio_PLL:PLL2|altpll:altpll_component|_clk0 ; Audio_PLL:PLL2|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.829 ns                 ;
; 0.817 ns                                ; system_0:u0|Audio_0:the_Audio_0|AUDIO_DAC_FIFO:the_AUDIO_DAC_FIFO|LRCK_1X_DIV[1]                                                                                                                 ; system_0:u0|Audio_0:the_Audio_0|AUDIO_DAC_FIFO:the_AUDIO_DAC_FIFO|LRCK_1X_DIV[1]                                                                                                                                         ; Audio_PLL:PLL2|altpll:altpll_component|_clk0 ; Audio_PLL:PLL2|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.833 ns                 ;
; 0.818 ns                                ; system_0:u0|Audio_0:the_Audio_0|AUDIO_DAC_FIFO:the_AUDIO_DAC_FIFO|LRCK_2X_DIV[0]                                                                                                                 ; system_0:u0|Audio_0:the_Audio_0|AUDIO_DAC_FIFO:the_AUDIO_DAC_FIFO|LRCK_2X_DIV[0]                                                                                                                                         ; Audio_PLL:PLL2|altpll:altpll_component|_clk0 ; Audio_PLL:PLL2|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.834 ns                 ;
; 0.818 ns                                ; system_0:u0|Audio_0:the_Audio_0|AUDIO_DAC_FIFO:the_AUDIO_DAC_FIFO|LRCK_1X_DIV[3]                                                                                                                 ; system_0:u0|Audio_0:the_Audio_0|AUDIO_DAC_FIFO:the_AUDIO_DAC_FIFO|LRCK_1X_DIV[3]                                                                                                                                         ; Audio_PLL:PLL2|altpll:altpll_component|_clk0 ; Audio_PLL:PLL2|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.834 ns                 ;
; 0.819 ns                                ; system_0:u0|Audio_0:the_Audio_0|AUDIO_DAC_FIFO:the_AUDIO_DAC_FIFO|SEL_Cont[0]                                                                                                                    ; system_0:u0|Audio_0:the_Audio_0|AUDIO_DAC_FIFO:the_AUDIO_DAC_FIFO|SEL_Cont[3]                                                                                                                                            ; Audio_PLL:PLL2|altpll:altpll_component|_clk0 ; Audio_PLL:PLL2|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.835 ns                 ;
; 0.819 ns                                ; system_0:u0|Audio_0:the_Audio_0|AUDIO_DAC_FIFO:the_AUDIO_DAC_FIFO|LRCK_2X_DIV[2]                                                                                                                 ; system_0:u0|Audio_0:the_Audio_0|AUDIO_DAC_FIFO:the_AUDIO_DAC_FIFO|LRCK_2X_DIV[2]                                                                                                                                         ; Audio_PLL:PLL2|altpll:altpll_component|_clk0 ; Audio_PLL:PLL2|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.835 ns                 ;
; 0.821 ns                                ; system_0:u0|Audio_0:the_Audio_0|AUDIO_DAC_FIFO:the_AUDIO_DAC_FIFO|BCK_DIV[2]                                                                                                                     ; system_0:u0|Audio_0:the_Audio_0|AUDIO_DAC_FIFO:the_AUDIO_DAC_FIFO|oAUD_BCK                                                                                                                                               ; Audio_PLL:PLL2|altpll:altpll_component|_clk0 ; Audio_PLL:PLL2|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.837 ns                 ;
; 0.822 ns                                ; system_0:u0|Audio_0:the_Audio_0|AUDIO_DAC_FIFO:the_AUDIO_DAC_FIFO|LRCK_1X_DIV[6]                                                                                                                 ; system_0:u0|Audio_0:the_Audio_0|AUDIO_DAC_FIFO:the_AUDIO_DAC_FIFO|LRCK_1X_DIV[6]                                                                                                                                         ; Audio_PLL:PLL2|altpll:altpll_component|_clk0 ; Audio_PLL:PLL2|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.838 ns                 ;
; 0.823 ns                                ; system_0:u0|Audio_0:the_Audio_0|AUDIO_DAC_FIFO:the_AUDIO_DAC_FIFO|LRCK_2X_DIV[5]                                                                                                                 ; system_0:u0|Audio_0:the_Audio_0|AUDIO_DAC_FIFO:the_AUDIO_DAC_FIFO|LRCK_2X_DIV[5]                                                                                                                                         ; Audio_PLL:PLL2|altpll:altpll_component|_clk0 ; Audio_PLL:PLL2|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.839 ns                 ;
; 0.827 ns                                ; system_0:u0|Audio_0:the_Audio_0|AUDIO_DAC_FIFO:the_AUDIO_DAC_FIFO|FIFO_16_256:u0|dcfifo:dcfifo_component|dcfifo_hlj1:auto_generated|a_graycounter_g86:rdptr_g1p|parity_ff                        ; system_0:u0|Audio_0:the_Audio_0|AUDIO_DAC_FIFO:the_AUDIO_DAC_FIFO|FIFO_16_256:u0|dcfifo:dcfifo_component|dcfifo_hlj1:auto_generated|a_graycounter_g86:rdptr_g1p|parity_ff                                                ; Audio_PLL:PLL2|altpll:altpll_component|_clk0 ; Audio_PLL:PLL2|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.843 ns                 ;
; 0.836 ns                                ; system_0:u0|Audio_0:the_Audio_0|AUDIO_DAC_FIFO:the_AUDIO_DAC_FIFO|LRCK_1X_DIV[7]                                                                                                                 ; system_0:u0|Audio_0:the_Audio_0|AUDIO_DAC_FIFO:the_AUDIO_DAC_FIFO|LRCK_1X_DIV[7]                                                                                                                                         ; Audio_PLL:PLL2|altpll:altpll_component|_clk0 ; Audio_PLL:PLL2|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.852 ns                 ;
; 0.837 ns                                ; system_0:u0|Audio_0:the_Audio_0|AUDIO_DAC_FIFO:the_AUDIO_DAC_FIFO|LRCK_2X_DIV[6]                                                                                                                 ; system_0:u0|Audio_0:the_Audio_0|AUDIO_DAC_FIFO:the_AUDIO_DAC_FIFO|LRCK_2X_DIV[6]                                                                                                                                         ; Audio_PLL:PLL2|altpll:altpll_component|_clk0 ; Audio_PLL:PLL2|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.853 ns                 ;
; 0.842 ns                                ; system_0:u0|Audio_0:the_Audio_0|AUDIO_DAC_FIFO:the_AUDIO_DAC_FIFO|FIFO_16_256:u0|dcfifo:dcfifo_component|dcfifo_hlj1:auto_generated|alt_synch_pipe_jcb:rs_dgwp|dffpipe_hd9:dffpipe8|dffe9a[4]    ; system_0:u0|Audio_0:the_Audio_0|AUDIO_DAC_FIFO:the_AUDIO_DAC_FIFO|FIFO_16_256:u0|dcfifo:dcfifo_component|dcfifo_hlj1:auto_generated|alt_synch_pipe_jcb:rs_dgwp|dffpipe_hd9:dffpipe8|dffe10a[4]                           ; Audio_PLL:PLL2|altpll:altpll_component|_clk0 ; Audio_PLL:PLL2|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.015 ns                   ; 0.857 ns                 ;
; 0.843 ns                                ; system_0:u0|Audio_0:the_Audio_0|AUDIO_DAC_FIFO:the_AUDIO_DAC_FIFO|FIFO_16_256:u0|dcfifo:dcfifo_component|dcfifo_hlj1:auto_generated|altsyncram_vk81:fifo_ram|altsyncram_brg1:altsyncram5|q_a[10] ; system_0:u0|Audio_0:the_Audio_0|AUDIO_DAC_FIFO:the_AUDIO_DAC_FIFO|DATA_Out_Tmp[10]                                                                                                                                       ; Audio_PLL:PLL2|altpll:altpll_component|_clk0 ; Audio_PLL:PLL2|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.028 ns                   ; 0.871 ns                 ;
; 0.845 ns                                ; system_0:u0|Audio_0:the_Audio_0|AUDIO_DAC_FIFO:the_AUDIO_DAC_FIFO|LRCK_1X_DIV[2]                                                                                                                 ; system_0:u0|Audio_0:the_Audio_0|AUDIO_DAC_FIFO:the_AUDIO_DAC_FIFO|LRCK_1X_DIV[2]                                                                                                                                         ; Audio_PLL:PLL2|altpll:altpll_component|_clk0 ; Audio_PLL:PLL2|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.861 ns                 ;
; 0.846 ns                                ; system_0:u0|Audio_0:the_Audio_0|AUDIO_DAC_FIFO:the_AUDIO_DAC_FIFO|LRCK_1X_DIV[4]                                                                                                                 ; system_0:u0|Audio_0:the_Audio_0|AUDIO_DAC_FIFO:the_AUDIO_DAC_FIFO|LRCK_1X_DIV[4]                                                                                                                                         ; Audio_PLL:PLL2|altpll:altpll_component|_clk0 ; Audio_PLL:PLL2|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.862 ns                 ;
; 0.847 ns                                ; system_0:u0|Audio_0:the_Audio_0|AUDIO_DAC_FIFO:the_AUDIO_DAC_FIFO|FIFO_16_256:u0|dcfifo:dcfifo_component|dcfifo_hlj1:auto_generated|altsyncram_vk81:fifo_ram|altsyncram_brg1:altsyncram5|q_a[7]  ; system_0:u0|Audio_0:the_Audio_0|AUDIO_DAC_FIFO:the_AUDIO_DAC_FIFO|DATA_Out_Tmp[7]                                                                                                                                        ; Audio_PLL:PLL2|altpll:altpll_component|_clk0 ; Audio_PLL:PLL2|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.024 ns                   ; 0.871 ns                 ;
; 0.847 ns                                ; system_0:u0|Audio_0:the_Audio_0|AUDIO_DAC_FIFO:the_AUDIO_DAC_FIFO|SEL_Cont[1]                                                                                                                    ; system_0:u0|Audio_0:the_Audio_0|AUDIO_DAC_FIFO:the_AUDIO_DAC_FIFO|SEL_Cont[3]                                                                                                                                            ; Audio_PLL:PLL2|altpll:altpll_component|_clk0 ; Audio_PLL:PLL2|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.863 ns                 ;
; 0.847 ns                                ; system_0:u0|Audio_0:the_Audio_0|AUDIO_DAC_FIFO:the_AUDIO_DAC_FIFO|SEL_Cont[1]                                                                                                                    ; system_0:u0|Audio_0:the_Audio_0|AUDIO_DAC_FIFO:the_AUDIO_DAC_FIFO|SEL_Cont[2]                                                                                                                                            ; Audio_PLL:PLL2|altpll:altpll_component|_clk0 ; Audio_PLL:PLL2|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.863 ns                 ;
; 0.847 ns                                ; system_0:u0|Audio_0:the_Audio_0|AUDIO_DAC_FIFO:the_AUDIO_DAC_FIFO|LRCK_1X_DIV[5]                                                                                                                 ; system_0:u0|Audio_0:the_Audio_0|AUDIO_DAC_FIFO:the_AUDIO_DAC_FIFO|LRCK_1X_DIV[5]                                                                                                                                         ; Audio_PLL:PLL2|altpll:altpll_component|_clk0 ; Audio_PLL:PLL2|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.863 ns                 ;
; 0.853 ns                                ; system_0:u0|Audio_0:the_Audio_0|AUDIO_DAC_FIFO:the_AUDIO_DAC_FIFO|FIFO_16_256:u0|dcfifo:dcfifo_component|dcfifo_hlj1:auto_generated|a_graycounter_g86:rdptr_g1p|counter_ffa[1]                   ; system_0:u0|Audio_0:the_Audio_0|AUDIO_DAC_FIFO:the_AUDIO_DAC_FIFO|FIFO_16_256:u0|dcfifo:dcfifo_component|dcfifo_hlj1:auto_generated|a_graycounter_g86:rdptr_g1p|counter_ffa[1]                                           ; Audio_PLL:PLL2|altpll:altpll_component|_clk0 ; Audio_PLL:PLL2|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.869 ns                 ;
; 0.854 ns                                ; system_0:u0|Audio_0:the_Audio_0|AUDIO_DAC_FIFO:the_AUDIO_DAC_FIFO|FIFO_16_256:u0|dcfifo:dcfifo_component|dcfifo_hlj1:auto_generated|a_graycounter_g86:rdptr_g1p|counter_ffa[1]                   ; system_0:u0|Audio_0:the_Audio_0|AUDIO_DAC_FIFO:the_AUDIO_DAC_FIFO|FIFO_16_256:u0|dcfifo:dcfifo_component|dcfifo_hlj1:auto_generated|a_graycounter_g86:rdptr_g1p|counter_ffa[2]                                           ; Audio_PLL:PLL2|altpll:altpll_component|_clk0 ; Audio_PLL:PLL2|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.870 ns                 ;
; 0.854 ns                                ; system_0:u0|Audio_0:the_Audio_0|AUDIO_DAC_FIFO:the_AUDIO_DAC_FIFO|FIFO_16_256:u0|dcfifo:dcfifo_component|dcfifo_hlj1:auto_generated|a_graycounter_g86:rdptr_g1p|counter_ffa[3]                   ; system_0:u0|Audio_0:the_Audio_0|AUDIO_DAC_FIFO:the_AUDIO_DAC_FIFO|FIFO_16_256:u0|dcfifo:dcfifo_component|dcfifo_hlj1:auto_generated|a_graycounter_g86:rdptr_g1p|counter_ffa[3]                                           ; Audio_PLL:PLL2|altpll:altpll_component|_clk0 ; Audio_PLL:PLL2|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.870 ns                 ;
; 0.855 ns                                ; system_0:u0|Audio_0:the_Audio_0|AUDIO_DAC_FIFO:the_AUDIO_DAC_FIFO|LRCK_2X_DIV[4]                                                                                                                 ; system_0:u0|Audio_0:the_Audio_0|AUDIO_DAC_FIFO:the_AUDIO_DAC_FIFO|LRCK_2X_DIV[4]                                                                                                                                         ; Audio_PLL:PLL2|altpll:altpll_component|_clk0 ; Audio_PLL:PLL2|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.871 ns                 ;
; 0.855 ns                                ; system_0:u0|Audio_0:the_Audio_0|AUDIO_DAC_FIFO:the_AUDIO_DAC_FIFO|LRCK_2X_DIV[3]                                                                                                                 ; system_0:u0|Audio_0:the_Audio_0|AUDIO_DAC_FIFO:the_AUDIO_DAC_FIFO|LRCK_2X_DIV[3]                                                                                                                                         ; Audio_PLL:PLL2|altpll:altpll_component|_clk0 ; Audio_PLL:PLL2|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.871 ns                 ;
; 0.855 ns                                ; system_0:u0|Audio_0:the_Audio_0|AUDIO_DAC_FIFO:the_AUDIO_DAC_FIFO|FIFO_16_256:u0|dcfifo:dcfifo_component|dcfifo_hlj1:auto_generated|a_graycounter_g86:rdptr_g1p|counter_ffa[3]                   ; system_0:u0|Audio_0:the_Audio_0|AUDIO_DAC_FIFO:the_AUDIO_DAC_FIFO|FIFO_16_256:u0|dcfifo:dcfifo_component|dcfifo_hlj1:auto_generated|a_graycounter_g86:rdptr_g1p|counter_ffa[4]                                           ; Audio_PLL:PLL2|altpll:altpll_component|_clk0 ; Audio_PLL:PLL2|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.871 ns                 ;
; 0.861 ns                                ; system_0:u0|Audio_0:the_Audio_0|AUDIO_DAC_FIFO:the_AUDIO_DAC_FIFO|LRCK_2X_DIV[1]                                                                                                                 ; system_0:u0|Audio_0:the_Audio_0|AUDIO_DAC_FIFO:the_AUDIO_DAC_FIFO|LRCK_2X_DIV[1]                                                                                                                                         ; Audio_PLL:PLL2|altpll:altpll_component|_clk0 ; Audio_PLL:PLL2|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.877 ns                 ;
; 0.862 ns                                ; system_0:u0|Audio_0:the_Audio_0|AUDIO_DAC_FIFO:the_AUDIO_DAC_FIFO|FIFO_16_256:u0|dcfifo:dcfifo_component|dcfifo_hlj1:auto_generated|a_graycounter_g86:rdptr_g1p|counter_ffa[5]                   ; system_0:u0|Audio_0:the_Audio_0|AUDIO_DAC_FIFO:the_AUDIO_DAC_FIFO|FIFO_16_256:u0|dcfifo:dcfifo_component|dcfifo_hlj1:auto_generated|a_graycounter_g86:rdptr_g1p|counter_ffa[5]                                           ; Audio_PLL:PLL2|altpll:altpll_component|_clk0 ; Audio_PLL:PLL2|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.878 ns                 ;
; 0.863 ns                                ; system_0:u0|Audio_0:the_Audio_0|AUDIO_DAC_FIFO:the_AUDIO_DAC_FIFO|FIFO_16_256:u0|dcfifo:dcfifo_component|dcfifo_hlj1:auto_generated|a_graycounter_g86:rdptr_g1p|counter_ffa[1]                   ; system_0:u0|Audio_0:the_Audio_0|AUDIO_DAC_FIFO:the_AUDIO_DAC_FIFO|FIFO_16_256:u0|dcfifo:dcfifo_component|dcfifo_hlj1:auto_generated|rdptr_g[1]                                                                           ; Audio_PLL:PLL2|altpll:altpll_component|_clk0 ; Audio_PLL:PLL2|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.015 ns                   ; 0.878 ns                 ;
; 0.863 ns                                ; system_0:u0|Audio_0:the_Audio_0|AUDIO_DAC_FIFO:the_AUDIO_DAC_FIFO|FIFO_16_256:u0|dcfifo:dcfifo_component|dcfifo_hlj1:auto_generated|a_graycounter_g86:rdptr_g1p|counter_ffa[5]                   ; system_0:u0|Audio_0:the_Audio_0|AUDIO_DAC_FIFO:the_AUDIO_DAC_FIFO|FIFO_16_256:u0|dcfifo:dcfifo_component|dcfifo_hlj1:auto_generated|a_graycounter_g86:rdptr_g1p|counter_ffa[6]                                           ; Audio_PLL:PLL2|altpll:altpll_component|_clk0 ; Audio_PLL:PLL2|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.879 ns                 ;
; 0.874 ns                                ; system_0:u0|Audio_0:the_Audio_0|AUDIO_DAC_FIFO:the_AUDIO_DAC_FIFO|FIFO_16_256:u0|dcfifo:dcfifo_component|dcfifo_hlj1:auto_generated|a_graycounter_g86:rdptr_g1p|counter_ffa[6]                   ; system_0:u0|Audio_0:the_Audio_0|AUDIO_DAC_FIFO:the_AUDIO_DAC_FIFO|FIFO_16_256:u0|dcfifo:dcfifo_component|dcfifo_hlj1:auto_generated|rdptr_g[6]                                                                           ; Audio_PLL:PLL2|altpll:altpll_component|_clk0 ; Audio_PLL:PLL2|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.015 ns                   ; 0.889 ns                 ;
; 0.941 ns                                ; system_0:u0|Audio_0:the_Audio_0|AUDIO_DAC_FIFO:the_AUDIO_DAC_FIFO|FIFO_16_256:u0|dcfifo:dcfifo_component|dcfifo_hlj1:auto_generated|altsyncram_vk81:fifo_ram|altsyncram_brg1:altsyncram5|q_a[6]  ; system_0:u0|Audio_0:the_Audio_0|AUDIO_DAC_FIFO:the_AUDIO_DAC_FIFO|DATA_Out_Tmp[6]                                                                                                                                        ; Audio_PLL:PLL2|altpll:altpll_component|_clk0 ; Audio_PLL:PLL2|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.028 ns                   ; 0.969 ns                 ;
; 0.943 ns                                ; system_0:u0|Audio_0:the_Audio_0|AUDIO_DAC_FIFO:the_AUDIO_DAC_FIFO|FIFO_16_256:u0|dcfifo:dcfifo_component|dcfifo_hlj1:auto_generated|a_graycounter_g86:rdptr_g1p|counter_ffa[3]                   ; system_0:u0|Audio_0:the_Audio_0|AUDIO_DAC_FIFO:the_AUDIO_DAC_FIFO|FIFO_16_256:u0|dcfifo:dcfifo_component|dcfifo_hlj1:auto_generated|rdptr_g[3]                                                                           ; Audio_PLL:PLL2|altpll:altpll_component|_clk0 ; Audio_PLL:PLL2|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.014 ns                   ; 0.957 ns                 ;
; 0.946 ns                                ; system_0:u0|Audio_0:the_Audio_0|AUDIO_DAC_FIFO:the_AUDIO_DAC_FIFO|FIFO_16_256:u0|dcfifo:dcfifo_component|dcfifo_hlj1:auto_generated|a_graycounter_g86:rdptr_g1p|counter_ffa[2]                   ; system_0:u0|Audio_0:the_Audio_0|AUDIO_DAC_FIFO:the_AUDIO_DAC_FIFO|FIFO_16_256:u0|dcfifo:dcfifo_component|dcfifo_hlj1:auto_generated|rdptr_g[2]                                                                           ; Audio_PLL:PLL2|altpll:altpll_component|_clk0 ; Audio_PLL:PLL2|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.014 ns                   ; 0.960 ns                 ;
; 0.947 ns                                ; system_0:u0|Audio_0:the_Audio_0|AUDIO_DAC_FIFO:the_AUDIO_DAC_FIFO|FIFO_16_256:u0|dcfifo:dcfifo_component|dcfifo_hlj1:auto_generated|a_graycounter_g86:rdptr_g1p|counter_ffa[2]                   ; system_0:u0|Audio_0:the_Audio_0|AUDIO_DAC_FIFO:the_AUDIO_DAC_FIFO|FIFO_16_256:u0|dcfifo:dcfifo_component|dcfifo_hlj1:auto_generated|altsyncram_vk81:fifo_ram|altsyncram_brg1:altsyncram5|ram_block6a0~porta_address_reg2 ; Audio_PLL:PLL2|altpll:altpll_component|_clk0 ; Audio_PLL:PLL2|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.044 ns                   ; 0.991 ns                 ;
; 0.948 ns                                ; system_0:u0|Audio_0:the_Audio_0|AUDIO_DAC_FIFO:the_AUDIO_DAC_FIFO|LRCK_1X_DIV[4]                                                                                                                 ; system_0:u0|Audio_0:the_Audio_0|AUDIO_DAC_FIFO:the_AUDIO_DAC_FIFO|mDATA_RD                                                                                                                                               ; Audio_PLL:PLL2|altpll:altpll_component|_clk0 ; Audio_PLL:PLL2|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.964 ns                 ;
; 0.949 ns                                ; system_0:u0|Audio_0:the_Audio_0|AUDIO_DAC_FIFO:the_AUDIO_DAC_FIFO|FIFO_16_256:u0|dcfifo:dcfifo_component|dcfifo_hlj1:auto_generated|altsyncram_vk81:fifo_ram|altsyncram_brg1:altsyncram5|q_a[5]  ; system_0:u0|Audio_0:the_Audio_0|AUDIO_DAC_FIFO:the_AUDIO_DAC_FIFO|DATA_Out_Tmp[5]                                                                                                                                        ; Audio_PLL:PLL2|altpll:altpll_component|_clk0 ; Audio_PLL:PLL2|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.028 ns                   ; 0.977 ns                 ;
; 0.950 ns                                ; system_0:u0|Audio_0:the_Audio_0|AUDIO_DAC_FIFO:the_AUDIO_DAC_FIFO|FIFO_16_256:u0|dcfifo:dcfifo_component|dcfifo_hlj1:auto_generated|a_graycounter_g86:rdptr_g1p|counter_ffa[5]                   ; system_0:u0|Audio_0:the_Audio_0|AUDIO_DAC_FIFO:the_AUDIO_DAC_FIFO|FIFO_16_256:u0|dcfifo:dcfifo_component|dcfifo_hlj1:auto_generated|altsyncram_vk81:fifo_ram|altsyncram_brg1:altsyncram5|ram_block6a0~porta_address_reg5 ; Audio_PLL:PLL2|altpll:altpll_component|_clk0 ; Audio_PLL:PLL2|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.044 ns                   ; 0.994 ns                 ;
; 0.954 ns                                ; system_0:u0|Audio_0:the_Audio_0|AUDIO_DAC_FIFO:the_AUDIO_DAC_FIFO|FIFO_16_256:u0|dcfifo:dcfifo_component|dcfifo_hlj1:auto_generated|a_graycounter_g86:rdptr_g1p|counter_ffa[1]                   ; system_0:u0|Audio_0:the_Audio_0|AUDIO_DAC_FIFO:the_AUDIO_DAC_FIFO|FIFO_16_256:u0|dcfifo:dcfifo_component|dcfifo_hlj1:auto_generated|altsyncram_vk81:fifo_ram|altsyncram_brg1:altsyncram5|ram_block6a0~porta_address_reg1 ; Audio_PLL:PLL2|altpll:altpll_component|_clk0 ; Audio_PLL:PLL2|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.044 ns                   ; 0.998 ns                 ;
; 0.955 ns                                ; system_0:u0|Audio_0:the_Audio_0|AUDIO_DAC_FIFO:the_AUDIO_DAC_FIFO|FIFO_16_256:u0|dcfifo:dcfifo_component|dcfifo_hlj1:auto_generated|altsyncram_vk81:fifo_ram|altsyncram_brg1:altsyncram5|q_a[1]  ; system_0:u0|Audio_0:the_Audio_0|AUDIO_DAC_FIFO:the_AUDIO_DAC_FIFO|DATA_Out_Tmp[1]                                                                                                                                        ; Audio_PLL:PLL2|altpll:altpll_component|_clk0 ; Audio_PLL:PLL2|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.028 ns                   ; 0.983 ns                 ;
; 0.955 ns                                ; system_0:u0|Audio_0:the_Audio_0|AUDIO_DAC_FIFO:the_AUDIO_DAC_FIFO|FIFO_16_256:u0|dcfifo:dcfifo_component|dcfifo_hlj1:auto_generated|a_graycounter_g86:rdptr_g1p|counter_ffa[3]                   ; system_0:u0|Audio_0:the_Audio_0|AUDIO_DAC_FIFO:the_AUDIO_DAC_FIFO|FIFO_16_256:u0|dcfifo:dcfifo_component|dcfifo_hlj1:auto_generated|altsyncram_vk81:fifo_ram|altsyncram_brg1:altsyncram5|ram_block6a0~porta_address_reg3 ; Audio_PLL:PLL2|altpll:altpll_component|_clk0 ; Audio_PLL:PLL2|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.044 ns                   ; 0.999 ns                 ;
; 0.963 ns                                ; system_0:u0|Audio_0:the_Audio_0|AUDIO_DAC_FIFO:the_AUDIO_DAC_FIFO|FIFO_16_256:u0|dcfifo:dcfifo_component|dcfifo_hlj1:auto_generated|altsyncram_vk81:fifo_ram|altsyncram_brg1:altsyncram5|q_a[2]  ; system_0:u0|Audio_0:the_Audio_0|AUDIO_DAC_FIFO:the_AUDIO_DAC_FIFO|DATA_Out_Tmp[2]                                                                                                                                        ; Audio_PLL:PLL2|altpll:altpll_component|_clk0 ; Audio_PLL:PLL2|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.028 ns                   ; 0.991 ns                 ;
; 0.967 ns                                ; system_0:u0|Audio_0:the_Audio_0|AUDIO_DAC_FIFO:the_AUDIO_DAC_FIFO|FIFO_16_256:u0|dcfifo:dcfifo_component|dcfifo_hlj1:auto_generated|altsyncram_vk81:fifo_ram|altsyncram_brg1:altsyncram5|q_a[11] ; system_0:u0|Audio_0:the_Audio_0|AUDIO_DAC_FIFO:the_AUDIO_DAC_FIFO|DATA_Out_Tmp[11]                                                                                                                                       ; Audio_PLL:PLL2|altpll:altpll_component|_clk0 ; Audio_PLL:PLL2|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.024 ns                   ; 0.991 ns                 ;
; 0.973 ns                                ; system_0:u0|Audio_0:the_Audio_0|AUDIO_DAC_FIFO:the_AUDIO_DAC_FIFO|FIFO_16_256:u0|dcfifo:dcfifo_component|dcfifo_hlj1:auto_generated|altsyncram_vk81:fifo_ram|altsyncram_brg1:altsyncram5|q_a[15] ; system_0:u0|Audio_0:the_Audio_0|AUDIO_DAC_FIFO:the_AUDIO_DAC_FIFO|DATA_Out_Tmp[15]                                                                                                                                       ; Audio_PLL:PLL2|altpll:altpll_component|_clk0 ; Audio_PLL:PLL2|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.024 ns                   ; 0.997 ns                 ;
; 0.973 ns                                ; system_0:u0|Audio_0:the_Audio_0|AUDIO_DAC_FIFO:the_AUDIO_DAC_FIFO|FIFO_16_256:u0|dcfifo:dcfifo_component|dcfifo_hlj1:auto_generated|a_graycounter_g86:rdptr_g1p|counter_ffa[2]                   ; system_0:u0|Audio_0:the_Audio_0|AUDIO_DAC_FIFO:the_AUDIO_DAC_FIFO|FIFO_16_256:u0|dcfifo:dcfifo_component|dcfifo_hlj1:auto_generated|a_graycounter_g86:rdptr_g1p|counter_ffa[3]                                           ; Audio_PLL:PLL2|altpll:altpll_component|_clk0 ; Audio_PLL:PLL2|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.989 ns                 ;
; 0.975 ns                                ; system_0:u0|Audio_0:the_Audio_0|AUDIO_DAC_FIFO:the_AUDIO_DAC_FIFO|FIFO_16_256:u0|dcfifo:dcfifo_component|dcfifo_hlj1:auto_generated|altsyncram_vk81:fifo_ram|altsyncram_brg1:altsyncram5|q_a[12] ; system_0:u0|Audio_0:the_Audio_0|AUDIO_DAC_FIFO:the_AUDIO_DAC_FIFO|DATA_Out_Tmp[12]                                                                                                                                       ; Audio_PLL:PLL2|altpll:altpll_component|_clk0 ; Audio_PLL:PLL2|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.024 ns                   ; 0.999 ns                 ;
; 0.983 ns                                ; system_0:u0|Audio_0:the_Audio_0|AUDIO_DAC_FIFO:the_AUDIO_DAC_FIFO|FIFO_16_256:u0|dcfifo:dcfifo_component|dcfifo_hlj1:auto_generated|a_graycounter_g86:rdptr_g1p|counter_ffa[0]                   ; system_0:u0|Audio_0:the_Audio_0|AUDIO_DAC_FIFO:the_AUDIO_DAC_FIFO|FIFO_16_256:u0|dcfifo:dcfifo_component|dcfifo_hlj1:auto_generated|rdptr_g[0]                                                                           ; Audio_PLL:PLL2|altpll:altpll_component|_clk0 ; Audio_PLL:PLL2|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.014 ns                   ; 0.997 ns                 ;
; 0.989 ns                                ; system_0:u0|Audio_0:the_Audio_0|AUDIO_DAC_FIFO:the_AUDIO_DAC_FIFO|FIFO_16_256:u0|dcfifo:dcfifo_component|dcfifo_hlj1:auto_generated|a_graycounter_g86:rdptr_g1p|counter_ffa[0]                   ; system_0:u0|Audio_0:the_Audio_0|AUDIO_DAC_FIFO:the_AUDIO_DAC_FIFO|FIFO_16_256:u0|dcfifo:dcfifo_component|dcfifo_hlj1:auto_generated|altsyncram_vk81:fifo_ram|altsyncram_brg1:altsyncram5|ram_block6a0~porta_address_reg0 ; Audio_PLL:PLL2|altpll:altpll_component|_clk0 ; Audio_PLL:PLL2|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.044 ns                   ; 1.033 ns                 ;
; 1.000 ns                                ; system_0:u0|Audio_0:the_Audio_0|AUDIO_DAC_FIFO:the_AUDIO_DAC_FIFO|FIFO_16_256:u0|dcfifo:dcfifo_component|dcfifo_hlj1:auto_generated|a_graycounter_g86:rdptr_g1p|counter_ffa[2]                   ; system_0:u0|Audio_0:the_Audio_0|AUDIO_DAC_FIFO:the_AUDIO_DAC_FIFO|FIFO_16_256:u0|dcfifo:dcfifo_component|dcfifo_hlj1:auto_generated|a_graycounter_g86:rdptr_g1p|counter_ffa[2]                                           ; Audio_PLL:PLL2|altpll:altpll_component|_clk0 ; Audio_PLL:PLL2|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 1.016 ns                 ;
; 1.002 ns                                ; system_0:u0|Audio_0:the_Audio_0|AUDIO_DAC_FIFO:the_AUDIO_DAC_FIFO|FIFO_16_256:u0|dcfifo:dcfifo_component|dcfifo_hlj1:auto_generated|a_graycounter_g86:rdptr_g1p|counter_ffa[6]                   ; system_0:u0|Audio_0:the_Audio_0|AUDIO_DAC_FIFO:the_AUDIO_DAC_FIFO|FIFO_16_256:u0|dcfifo:dcfifo_component|dcfifo_hlj1:auto_generated|a_graycounter_g86:rdptr_g1p|counter_ffa[7]                                           ; Audio_PLL:PLL2|altpll:altpll_component|_clk0 ; Audio_PLL:PLL2|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 1.018 ns                 ;
; 1.012 ns                                ; system_0:u0|Audio_0:the_Audio_0|AUDIO_DAC_FIFO:the_AUDIO_DAC_FIFO|BCK_DIV[1]                                                                                                                     ; system_0:u0|Audio_0:the_Audio_0|AUDIO_DAC_FIFO:the_AUDIO_DAC_FIFO|oAUD_BCK                                                                                                                                               ; Audio_PLL:PLL2|altpll:altpll_component|_clk0 ; Audio_PLL:PLL2|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 1.028 ns                 ;
; 1.055 ns                                ; system_0:u0|Audio_0:the_Audio_0|AUDIO_DAC_FIFO:the_AUDIO_DAC_FIFO|FIFO_16_256:u0|dcfifo:dcfifo_component|dcfifo_hlj1:auto_generated|altsyncram_vk81:fifo_ram|altsyncram_brg1:altsyncram5|q_a[14] ; system_0:u0|Audio_0:the_Audio_0|AUDIO_DAC_FIFO:the_AUDIO_DAC_FIFO|DATA_Out_Tmp[14]                                                                                                                                       ; Audio_PLL:PLL2|altpll:altpll_component|_clk0 ; Audio_PLL:PLL2|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.028 ns                   ; 1.083 ns                 ;
; 1.055 ns                                ; system_0:u0|Audio_0:the_Audio_0|AUDIO_DAC_FIFO:the_AUDIO_DAC_FIFO|FIFO_16_256:u0|dcfifo:dcfifo_component|dcfifo_hlj1:auto_generated|alt_synch_pipe_jcb:rs_dgwp|dffpipe_hd9:dffpipe8|dffe9a[0]    ; system_0:u0|Audio_0:the_Audio_0|AUDIO_DAC_FIFO:the_AUDIO_DAC_FIFO|FIFO_16_256:u0|dcfifo:dcfifo_component|dcfifo_hlj1:auto_generated|alt_synch_pipe_jcb:rs_dgwp|dffpipe_hd9:dffpipe8|dffe10a[0]                           ; Audio_PLL:PLL2|altpll:altpll_component|_clk0 ; Audio_PLL:PLL2|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.020 ns                   ; 1.075 ns                 ;
; 1.085 ns                                ; system_0:u0|Audio_0:the_Audio_0|AUDIO_DAC_FIFO:the_AUDIO_DAC_FIFO|LRCK_1X_DIV[6]                                                                                                                 ; system_0:u0|Audio_0:the_Audio_0|AUDIO_DAC_FIFO:the_AUDIO_DAC_FIFO|LRCK_1X                                                                                                                                                ; Audio_PLL:PLL2|altpll:altpll_component|_clk0 ; Audio_PLL:PLL2|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 1.101 ns                 ;
; 1.097 ns                                ; system_0:u0|Audio_0:the_Audio_0|AUDIO_DAC_FIFO:the_AUDIO_DAC_FIFO|FIFO_16_256:u0|dcfifo:dcfifo_component|dcfifo_hlj1:auto_generated|alt_synch_pipe_jcb:rs_dgwp|dffpipe_hd9:dffpipe8|dffe9a[8]    ; system_0:u0|Audio_0:the_Audio_0|AUDIO_DAC_FIFO:the_AUDIO_DAC_FIFO|FIFO_16_256:u0|dcfifo:dcfifo_component|dcfifo_hlj1:auto_generated|alt_synch_pipe_jcb:rs_dgwp|dffpipe_hd9:dffpipe8|dffe10a[8]                           ; Audio_PLL:PLL2|altpll:altpll_component|_clk0 ; Audio_PLL:PLL2|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.020 ns                   ; 1.117 ns                 ;
; 1.134 ns                                ; system_0:u0|Audio_0:the_Audio_0|AUDIO_DAC_FIFO:the_AUDIO_DAC_FIFO|FIFO_16_256:u0|dcfifo:dcfifo_component|dcfifo_hlj1:auto_generated|altsyncram_vk81:fifo_ram|altsyncram_brg1:altsyncram5|q_a[8]  ; system_0:u0|Audio_0:the_Audio_0|AUDIO_DAC_FIFO:the_AUDIO_DAC_FIFO|DATA_Out_Tmp[8]                                                                                                                                        ; Audio_PLL:PLL2|altpll:altpll_component|_clk0 ; Audio_PLL:PLL2|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.024 ns                   ; 1.158 ns                 ;
; 1.142 ns                                ; system_0:u0|Audio_0:the_Audio_0|AUDIO_DAC_FIFO:the_AUDIO_DAC_FIFO|FIFO_16_256:u0|dcfifo:dcfifo_component|dcfifo_hlj1:auto_generated|alt_synch_pipe_jcb:rs_dgwp|dffpipe_hd9:dffpipe8|dffe9a[6]    ; system_0:u0|Audio_0:the_Audio_0|AUDIO_DAC_FIFO:the_AUDIO_DAC_FIFO|FIFO_16_256:u0|dcfifo:dcfifo_component|dcfifo_hlj1:auto_generated|alt_synch_pipe_jcb:rs_dgwp|dffpipe_hd9:dffpipe8|dffe10a[6]                           ; Audio_PLL:PLL2|altpll:altpll_component|_clk0 ; Audio_PLL:PLL2|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.013 ns                   ; 1.155 ns                 ;
; 1.145 ns                                ; system_0:u0|Audio_0:the_Audio_0|AUDIO_DAC_FIFO:the_AUDIO_DAC_FIFO|FIFO_16_256:u0|dcfifo:dcfifo_component|dcfifo_hlj1:auto_generated|alt_synch_pipe_jcb:rs_dgwp|dffpipe_hd9:dffpipe8|dffe9a[3]    ; system_0:u0|Audio_0:the_Audio_0|AUDIO_DAC_FIFO:the_AUDIO_DAC_FIFO|FIFO_16_256:u0|dcfifo:dcfifo_component|dcfifo_hlj1:auto_generated|alt_synch_pipe_jcb:rs_dgwp|dffpipe_hd9:dffpipe8|dffe10a[3]                           ; Audio_PLL:PLL2|altpll:altpll_component|_clk0 ; Audio_PLL:PLL2|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.013 ns                   ; 1.158 ns                 ;
; 1.182 ns                                ; system_0:u0|Audio_0:the_Audio_0|AUDIO_DAC_FIFO:the_AUDIO_DAC_FIFO|FIFO_16_256:u0|dcfifo:dcfifo_component|dcfifo_hlj1:auto_generated|a_graycounter_g86:rdptr_g1p|counter_ffa[0]                   ; system_0:u0|Audio_0:the_Audio_0|AUDIO_DAC_FIFO:the_AUDIO_DAC_FIFO|FIFO_16_256:u0|dcfifo:dcfifo_component|dcfifo_hlj1:auto_generated|a_graycounter_g86:rdptr_g1p|counter_ffa[2]                                           ; Audio_PLL:PLL2|altpll:altpll_component|_clk0 ; Audio_PLL:PLL2|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 1.198 ns                 ;
; 1.194 ns                                ; system_0:u0|Audio_0:the_Audio_0|AUDIO_DAC_FIFO:the_AUDIO_DAC_FIFO|LRCK_1X_DIV[0]                                                                                                                 ; system_0:u0|Audio_0:the_Audio_0|AUDIO_DAC_FIFO:the_AUDIO_DAC_FIFO|LRCK_1X_DIV[1]                                                                                                                                         ; Audio_PLL:PLL2|altpll:altpll_component|_clk0 ; Audio_PLL:PLL2|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 1.210 ns                 ;
; 1.196 ns                                ; system_0:u0|Audio_0:the_Audio_0|AUDIO_DAC_FIFO:the_AUDIO_DAC_FIFO|FIFO_16_256:u0|dcfifo:dcfifo_component|dcfifo_hlj1:auto_generated|a_graycounter_g86:rdptr_g1p|counter_ffa[4]                   ; system_0:u0|Audio_0:the_Audio_0|AUDIO_DAC_FIFO:the_AUDIO_DAC_FIFO|FIFO_16_256:u0|dcfifo:dcfifo_component|dcfifo_hlj1:auto_generated|a_graycounter_g86:rdptr_g1p|counter_ffa[6]                                           ; Audio_PLL:PLL2|altpll:altpll_component|_clk0 ; Audio_PLL:PLL2|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 1.212 ns                 ;
; 1.200 ns                                ; system_0:u0|Audio_0:the_Audio_0|AUDIO_DAC_FIFO:the_AUDIO_DAC_FIFO|LRCK_1X_DIV[1]                                                                                                                 ; system_0:u0|Audio_0:the_Audio_0|AUDIO_DAC_FIFO:the_AUDIO_DAC_FIFO|LRCK_1X_DIV[2]                                                                                                                                         ; Audio_PLL:PLL2|altpll:altpll_component|_clk0 ; Audio_PLL:PLL2|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 1.216 ns                 ;
; 1.201 ns                                ; system_0:u0|Audio_0:the_Audio_0|AUDIO_DAC_FIFO:the_AUDIO_DAC_FIFO|LRCK_2X_DIV[0]                                                                                                                 ; system_0:u0|Audio_0:the_Audio_0|AUDIO_DAC_FIFO:the_AUDIO_DAC_FIFO|LRCK_2X_DIV[1]                                                                                                                                         ; Audio_PLL:PLL2|altpll:altpll_component|_clk0 ; Audio_PLL:PLL2|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 1.217 ns                 ;
; 1.201 ns                                ; system_0:u0|Audio_0:the_Audio_0|AUDIO_DAC_FIFO:the_AUDIO_DAC_FIFO|LRCK_1X_DIV[3]                                                                                                                 ; system_0:u0|Audio_0:the_Audio_0|AUDIO_DAC_FIFO:the_AUDIO_DAC_FIFO|LRCK_1X_DIV[4]                                                                                                                                         ; Audio_PLL:PLL2|altpll:altpll_component|_clk0 ; Audio_PLL:PLL2|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 1.217 ns                 ;
; 1.202 ns                                ; system_0:u0|Audio_0:the_Audio_0|AUDIO_DAC_FIFO:the_AUDIO_DAC_FIFO|LRCK_2X_DIV[2]                                                                                                                 ; system_0:u0|Audio_0:the_Audio_0|AUDIO_DAC_FIFO:the_AUDIO_DAC_FIFO|LRCK_2X_DIV[3]                                                                                                                                         ; Audio_PLL:PLL2|altpll:altpll_component|_clk0 ; Audio_PLL:PLL2|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 1.218 ns                 ;
; 1.202 ns                                ; system_0:u0|Audio_0:the_Audio_0|AUDIO_DAC_FIFO:the_AUDIO_DAC_FIFO|FIFO_16_256:u0|dcfifo:dcfifo_component|dcfifo_hlj1:auto_generated|p0addr                                                       ; system_0:u0|Audio_0:the_Audio_0|AUDIO_DAC_FIFO:the_AUDIO_DAC_FIFO|FIFO_16_256:u0|dcfifo:dcfifo_component|dcfifo_hlj1:auto_generated|a_graycounter_g86:rdptr_g1p|parity_ff                                                ; Audio_PLL:PLL2|altpll:altpll_component|_clk0 ; Audio_PLL:PLL2|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 1.218 ns                 ;
; 1.202 ns                                ; system_0:u0|Audio_0:the_Audio_0|AUDIO_DAC_FIFO:the_AUDIO_DAC_FIFO|FIFO_16_256:u0|dcfifo:dcfifo_component|dcfifo_hlj1:auto_generated|p0addr                                                       ; system_0:u0|Audio_0:the_Audio_0|AUDIO_DAC_FIFO:the_AUDIO_DAC_FIFO|FIFO_16_256:u0|dcfifo:dcfifo_component|dcfifo_hlj1:auto_generated|a_graycounter_g86:rdptr_g1p|counter_ffa[0]                                           ; Audio_PLL:PLL2|altpll:altpll_component|_clk0 ; Audio_PLL:PLL2|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 1.218 ns                 ;
; 1.213 ns                                ; system_0:u0|Audio_0:the_Audio_0|AUDIO_DAC_FIFO:the_AUDIO_DAC_FIFO|FIFO_16_256:u0|dcfifo:dcfifo_component|dcfifo_hlj1:auto_generated|alt_synch_pipe_jcb:rs_dgwp|dffpipe_hd9:dffpipe8|dffe10a[6]   ; system_0:u0|Audio_0:the_Audio_0|AUDIO_DAC_FIFO:the_AUDIO_DAC_FIFO|FIFO_16_256:u0|dcfifo:dcfifo_component|dcfifo_hlj1:auto_generated|rdptr_g[4]                                                                           ; Audio_PLL:PLL2|altpll:altpll_component|_clk0 ; Audio_PLL:PLL2|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 1.229 ns                 ;
; 1.213 ns                                ; system_0:u0|Audio_0:the_Audio_0|AUDIO_DAC_FIFO:the_AUDIO_DAC_FIFO|FIFO_16_256:u0|dcfifo:dcfifo_component|dcfifo_hlj1:auto_generated|alt_synch_pipe_jcb:rs_dgwp|dffpipe_hd9:dffpipe8|dffe10a[6]   ; system_0:u0|Audio_0:the_Audio_0|AUDIO_DAC_FIFO:the_AUDIO_DAC_FIFO|FIFO_16_256:u0|dcfifo:dcfifo_component|dcfifo_hlj1:auto_generated|rdptr_g[7]                                                                           ; Audio_PLL:PLL2|altpll:altpll_component|_clk0 ; Audio_PLL:PLL2|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 1.229 ns                 ;
; 1.213 ns                                ; system_0:u0|Audio_0:the_Audio_0|AUDIO_DAC_FIFO:the_AUDIO_DAC_FIFO|FIFO_16_256:u0|dcfifo:dcfifo_component|dcfifo_hlj1:auto_generated|alt_synch_pipe_jcb:rs_dgwp|dffpipe_hd9:dffpipe8|dffe10a[6]   ; system_0:u0|Audio_0:the_Audio_0|AUDIO_DAC_FIFO:the_AUDIO_DAC_FIFO|FIFO_16_256:u0|dcfifo:dcfifo_component|dcfifo_hlj1:auto_generated|rdptr_g[5]                                                                           ; Audio_PLL:PLL2|altpll:altpll_component|_clk0 ; Audio_PLL:PLL2|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 1.229 ns                 ;
; 1.213 ns                                ; system_0:u0|Audio_0:the_Audio_0|AUDIO_DAC_FIFO:the_AUDIO_DAC_FIFO|FIFO_16_256:u0|dcfifo:dcfifo_component|dcfifo_hlj1:auto_generated|alt_synch_pipe_jcb:rs_dgwp|dffpipe_hd9:dffpipe8|dffe10a[6]   ; system_0:u0|Audio_0:the_Audio_0|AUDIO_DAC_FIFO:the_AUDIO_DAC_FIFO|FIFO_16_256:u0|dcfifo:dcfifo_component|dcfifo_hlj1:auto_generated|rdptr_g[8]                                                                           ; Audio_PLL:PLL2|altpll:altpll_component|_clk0 ; Audio_PLL:PLL2|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 1.229 ns                 ;
; 1.213 ns                                ; system_0:u0|Audio_0:the_Audio_0|AUDIO_DAC_FIFO:the_AUDIO_DAC_FIFO|FIFO_16_256:u0|dcfifo:dcfifo_component|dcfifo_hlj1:auto_generated|alt_synch_pipe_jcb:rs_dgwp|dffpipe_hd9:dffpipe8|dffe10a[6]   ; system_0:u0|Audio_0:the_Audio_0|AUDIO_DAC_FIFO:the_AUDIO_DAC_FIFO|FIFO_16_256:u0|dcfifo:dcfifo_component|dcfifo_hlj1:auto_generated|rdptr_g[1]                                                                           ; Audio_PLL:PLL2|altpll:altpll_component|_clk0 ; Audio_PLL:PLL2|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 1.229 ns                 ;
; 1.213 ns                                ; system_0:u0|Audio_0:the_Audio_0|AUDIO_DAC_FIFO:the_AUDIO_DAC_FIFO|FIFO_16_256:u0|dcfifo:dcfifo_component|dcfifo_hlj1:auto_generated|alt_synch_pipe_jcb:rs_dgwp|dffpipe_hd9:dffpipe8|dffe10a[6]   ; system_0:u0|Audio_0:the_Audio_0|AUDIO_DAC_FIFO:the_AUDIO_DAC_FIFO|FIFO_16_256:u0|dcfifo:dcfifo_component|dcfifo_hlj1:auto_generated|rdptr_g[6]                                                                           ; Audio_PLL:PLL2|altpll:altpll_component|_clk0 ; Audio_PLL:PLL2|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 1.229 ns                 ;
; 1.214 ns                                ; system_0:u0|Audio_0:the_Audio_0|AUDIO_DAC_FIFO:the_AUDIO_DAC_FIFO|FIFO_16_256:u0|dcfifo:dcfifo_component|dcfifo_hlj1:auto_generated|a_graycounter_g86:rdptr_g1p|parity_ff                        ; system_0:u0|Audio_0:the_Audio_0|AUDIO_DAC_FIFO:the_AUDIO_DAC_FIFO|FIFO_16_256:u0|dcfifo:dcfifo_component|dcfifo_hlj1:auto_generated|a_graycounter_g86:rdptr_g1p|counter_ffa[0]                                           ; Audio_PLL:PLL2|altpll:altpll_component|_clk0 ; Audio_PLL:PLL2|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 1.230 ns                 ;
; 1.222 ns                                ; system_0:u0|Audio_0:the_Audio_0|AUDIO_DAC_FIFO:the_AUDIO_DAC_FIFO|LRCK_1X_DIV[7]                                                                                                                 ; system_0:u0|Audio_0:the_Audio_0|AUDIO_DAC_FIFO:the_AUDIO_DAC_FIFO|LRCK_1X_DIV[8]                                                                                                                                         ; Audio_PLL:PLL2|altpll:altpll_component|_clk0 ; Audio_PLL:PLL2|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 1.238 ns                 ;
; 1.223 ns                                ; system_0:u0|Audio_0:the_Audio_0|AUDIO_DAC_FIFO:the_AUDIO_DAC_FIFO|LRCK_1X_DIV[8]                                                                                                                 ; system_0:u0|Audio_0:the_Audio_0|AUDIO_DAC_FIFO:the_AUDIO_DAC_FIFO|LRCK_1X                                                                                                                                                ; Audio_PLL:PLL2|altpll:altpll_component|_clk0 ; Audio_PLL:PLL2|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 1.239 ns                 ;
; 1.223 ns                                ; system_0:u0|Audio_0:the_Audio_0|AUDIO_DAC_FIFO:the_AUDIO_DAC_FIFO|LRCK_2X_DIV[6]                                                                                                                 ; system_0:u0|Audio_0:the_Audio_0|AUDIO_DAC_FIFO:the_AUDIO_DAC_FIFO|LRCK_2X_DIV[7]                                                                                                                                         ; Audio_PLL:PLL2|altpll:altpll_component|_clk0 ; Audio_PLL:PLL2|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 1.239 ns                 ;
; 1.227 ns                                ; system_0:u0|Audio_0:the_Audio_0|AUDIO_DAC_FIFO:the_AUDIO_DAC_FIFO|LRCK_1X_DIV[5]                                                                                                                 ; system_0:u0|Audio_0:the_Audio_0|AUDIO_DAC_FIFO:the_AUDIO_DAC_FIFO|mDATA_RD                                                                                                                                               ; Audio_PLL:PLL2|altpll:altpll_component|_clk0 ; Audio_PLL:PLL2|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 1.243 ns                 ;
; 1.231 ns                                ; system_0:u0|Audio_0:the_Audio_0|AUDIO_DAC_FIFO:the_AUDIO_DAC_FIFO|LRCK_1X_DIV[2]                                                                                                                 ; system_0:u0|Audio_0:the_Audio_0|AUDIO_DAC_FIFO:the_AUDIO_DAC_FIFO|LRCK_1X_DIV[3]                                                                                                                                         ; Audio_PLL:PLL2|altpll:altpll_component|_clk0 ; Audio_PLL:PLL2|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 1.247 ns                 ;
; 1.232 ns                                ; system_0:u0|Audio_0:the_Audio_0|AUDIO_DAC_FIFO:the_AUDIO_DAC_FIFO|LRCK_1X_DIV[4]                                                                                                                 ; system_0:u0|Audio_0:the_Audio_0|AUDIO_DAC_FIFO:the_AUDIO_DAC_FIFO|LRCK_1X_DIV[5]                                                                                                                                         ; Audio_PLL:PLL2|altpll:altpll_component|_clk0 ; Audio_PLL:PLL2|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 1.248 ns                 ;
; 1.233 ns                                ; system_0:u0|Audio_0:the_Audio_0|AUDIO_DAC_FIFO:the_AUDIO_DAC_FIFO|LRCK_1X_DIV[5]                                                                                                                 ; system_0:u0|Audio_0:the_Audio_0|AUDIO_DAC_FIFO:the_AUDIO_DAC_FIFO|LRCK_1X_DIV[6]                                                                                                                                         ; Audio_PLL:PLL2|altpll:altpll_component|_clk0 ; Audio_PLL:PLL2|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 1.249 ns                 ;
; 1.240 ns                                ; system_0:u0|Audio_0:the_Audio_0|AUDIO_DAC_FIFO:the_AUDIO_DAC_FIFO|FIFO_16_256:u0|dcfifo:dcfifo_component|dcfifo_hlj1:auto_generated|a_graycounter_g86:rdptr_g1p|counter_ffa[1]                   ; system_0:u0|Audio_0:the_Audio_0|AUDIO_DAC_FIFO:the_AUDIO_DAC_FIFO|FIFO_16_256:u0|dcfifo:dcfifo_component|dcfifo_hlj1:auto_generated|a_graycounter_g86:rdptr_g1p|counter_ffa[3]                                           ; Audio_PLL:PLL2|altpll:altpll_component|_clk0 ; Audio_PLL:PLL2|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 1.256 ns                 ;
; 1.241 ns                                ; system_0:u0|Audio_0:the_Audio_0|AUDIO_DAC_FIFO:the_AUDIO_DAC_FIFO|LRCK_2X_DIV[3]                                                                                                                 ; system_0:u0|Audio_0:the_Audio_0|AUDIO_DAC_FIFO:the_AUDIO_DAC_FIFO|LRCK_2X_DIV[4]                                                                                                                                         ; Audio_PLL:PLL2|altpll:altpll_component|_clk0 ; Audio_PLL:PLL2|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 1.257 ns                 ;
; 1.241 ns                                ; system_0:u0|Audio_0:the_Audio_0|AUDIO_DAC_FIFO:the_AUDIO_DAC_FIFO|LRCK_2X_DIV[4]                                                                                                                 ; system_0:u0|Audio_0:the_Audio_0|AUDIO_DAC_FIFO:the_AUDIO_DAC_FIFO|LRCK_2X_DIV[5]                                                                                                                                         ; Audio_PLL:PLL2|altpll:altpll_component|_clk0 ; Audio_PLL:PLL2|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 1.257 ns                 ;
; 1.241 ns                                ; system_0:u0|Audio_0:the_Audio_0|AUDIO_DAC_FIFO:the_AUDIO_DAC_FIFO|FIFO_16_256:u0|dcfifo:dcfifo_component|dcfifo_hlj1:auto_generated|a_graycounter_g86:rdptr_g1p|counter_ffa[3]                   ; system_0:u0|Audio_0:the_Audio_0|AUDIO_DAC_FIFO:the_AUDIO_DAC_FIFO|FIFO_16_256:u0|dcfifo:dcfifo_component|dcfifo_hlj1:auto_generated|a_graycounter_g86:rdptr_g1p|counter_ffa[5]                                           ; Audio_PLL:PLL2|altpll:altpll_component|_clk0 ; Audio_PLL:PLL2|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 1.257 ns                 ;
; 1.244 ns                                ; system_0:u0|Audio_0:the_Audio_0|AUDIO_DAC_FIFO:the_AUDIO_DAC_FIFO|LRCK_1X_DIV[7]                                                                                                                 ; system_0:u0|Audio_0:the_Audio_0|AUDIO_DAC_FIFO:the_AUDIO_DAC_FIFO|LRCK_1X                                                                                                                                                ; Audio_PLL:PLL2|altpll:altpll_component|_clk0 ; Audio_PLL:PLL2|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 1.260 ns                 ;
; 1.247 ns                                ; system_0:u0|Audio_0:the_Audio_0|AUDIO_DAC_FIFO:the_AUDIO_DAC_FIFO|LRCK_2X_DIV[1]                                                                                                                 ; system_0:u0|Audio_0:the_Audio_0|AUDIO_DAC_FIFO:the_AUDIO_DAC_FIFO|LRCK_2X_DIV[2]                                                                                                                                         ; Audio_PLL:PLL2|altpll:altpll_component|_clk0 ; Audio_PLL:PLL2|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 1.263 ns                 ;
; 1.249 ns                                ; system_0:u0|Audio_0:the_Audio_0|AUDIO_DAC_FIFO:the_AUDIO_DAC_FIFO|FIFO_16_256:u0|dcfifo:dcfifo_component|dcfifo_hlj1:auto_generated|a_graycounter_g86:rdptr_g1p|counter_ffa[5]                   ; system_0:u0|Audio_0:the_Audio_0|AUDIO_DAC_FIFO:the_AUDIO_DAC_FIFO|FIFO_16_256:u0|dcfifo:dcfifo_component|dcfifo_hlj1:auto_generated|a_graycounter_g86:rdptr_g1p|counter_ffa[7]                                           ; Audio_PLL:PLL2|altpll:altpll_component|_clk0 ; Audio_PLL:PLL2|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 1.265 ns                 ;
; 1.253 ns                                ; system_0:u0|Audio_0:the_Audio_0|AUDIO_DAC_FIFO:the_AUDIO_DAC_FIFO|FIFO_16_256:u0|dcfifo:dcfifo_component|dcfifo_hlj1:auto_generated|a_graycounter_g86:rdptr_g1p|counter_ffa[0]                   ; system_0:u0|Audio_0:the_Audio_0|AUDIO_DAC_FIFO:the_AUDIO_DAC_FIFO|FIFO_16_256:u0|dcfifo:dcfifo_component|dcfifo_hlj1:auto_generated|a_graycounter_g86:rdptr_g1p|counter_ffa[3]                                           ; Audio_PLL:PLL2|altpll:altpll_component|_clk0 ; Audio_PLL:PLL2|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 1.269 ns                 ;
; 1.253 ns                                ; system_0:u0|Audio_0:the_Audio_0|AUDIO_DAC_FIFO:the_AUDIO_DAC_FIFO|FIFO_16_256:u0|dcfifo:dcfifo_component|dcfifo_hlj1:auto_generated|alt_synch_pipe_jcb:rs_dgwp|dffpipe_hd9:dffpipe8|dffe9a[2]    ; system_0:u0|Audio_0:the_Audio_0|AUDIO_DAC_FIFO:the_AUDIO_DAC_FIFO|FIFO_16_256:u0|dcfifo:dcfifo_component|dcfifo_hlj1:auto_generated|alt_synch_pipe_jcb:rs_dgwp|dffpipe_hd9:dffpipe8|dffe10a[2]                           ; Audio_PLL:PLL2|altpll:altpll_component|_clk0 ; Audio_PLL:PLL2|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.008 ns                   ; 1.261 ns                 ;
; 1.265 ns                                ; system_0:u0|Audio_0:the_Audio_0|AUDIO_DAC_FIFO:the_AUDIO_DAC_FIFO|LRCK_1X_DIV[0]                                                                                                                 ; system_0:u0|Audio_0:the_Audio_0|AUDIO_DAC_FIFO:the_AUDIO_DAC_FIFO|LRCK_1X_DIV[2]                                                                                                                                         ; Audio_PLL:PLL2|altpll:altpll_component|_clk0 ; Audio_PLL:PLL2|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 1.281 ns                 ;
; 1.267 ns                                ; system_0:u0|Audio_0:the_Audio_0|AUDIO_DAC_FIFO:the_AUDIO_DAC_FIFO|FIFO_16_256:u0|dcfifo:dcfifo_component|dcfifo_hlj1:auto_generated|a_graycounter_g86:rdptr_g1p|counter_ffa[4]                   ; system_0:u0|Audio_0:the_Audio_0|AUDIO_DAC_FIFO:the_AUDIO_DAC_FIFO|FIFO_16_256:u0|dcfifo:dcfifo_component|dcfifo_hlj1:auto_generated|a_graycounter_g86:rdptr_g1p|counter_ffa[7]                                           ; Audio_PLL:PLL2|altpll:altpll_component|_clk0 ; Audio_PLL:PLL2|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 1.283 ns                 ;
; 1.271 ns                                ; system_0:u0|Audio_0:the_Audio_0|AUDIO_DAC_FIFO:the_AUDIO_DAC_FIFO|LRCK_1X_DIV[1]                                                                                                                 ; system_0:u0|Audio_0:the_Audio_0|AUDIO_DAC_FIFO:the_AUDIO_DAC_FIFO|LRCK_1X_DIV[3]                                                                                                                                         ; Audio_PLL:PLL2|altpll:altpll_component|_clk0 ; Audio_PLL:PLL2|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 1.287 ns                 ;
; 1.272 ns                                ; system_0:u0|Audio_0:the_Audio_0|AUDIO_DAC_FIFO:the_AUDIO_DAC_FIFO|LRCK_2X_DIV[0]                                                                                                                 ; system_0:u0|Audio_0:the_Audio_0|AUDIO_DAC_FIFO:the_AUDIO_DAC_FIFO|LRCK_2X_DIV[2]                                                                                                                                         ; Audio_PLL:PLL2|altpll:altpll_component|_clk0 ; Audio_PLL:PLL2|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 1.288 ns                 ;
; 1.272 ns                                ; system_0:u0|Audio_0:the_Audio_0|AUDIO_DAC_FIFO:the_AUDIO_DAC_FIFO|LRCK_1X_DIV[3]                                                                                                                 ; system_0:u0|Audio_0:the_Audio_0|AUDIO_DAC_FIFO:the_AUDIO_DAC_FIFO|LRCK_1X_DIV[5]                                                                                                                                         ; Audio_PLL:PLL2|altpll:altpll_component|_clk0 ; Audio_PLL:PLL2|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 1.288 ns                 ;
; 1.273 ns                                ; system_0:u0|Audio_0:the_Audio_0|AUDIO_DAC_FIFO:the_AUDIO_DAC_FIFO|LRCK_2X_DIV[2]                                                                                                                 ; system_0:u0|Audio_0:the_Audio_0|AUDIO_DAC_FIFO:the_AUDIO_DAC_FIFO|LRCK_2X_DIV[4]                                                                                                                                         ; Audio_PLL:PLL2|altpll:altpll_component|_clk0 ; Audio_PLL:PLL2|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 1.289 ns                 ;
; 1.279 ns                                ; system_0:u0|Audio_0:the_Audio_0|AUDIO_DAC_FIFO:the_AUDIO_DAC_FIFO|FIFO_16_256:u0|dcfifo:dcfifo_component|dcfifo_hlj1:auto_generated|a_graycounter_g86:rdptr_g1p|counter_ffa[0]                   ; system_0:u0|Audio_0:the_Audio_0|AUDIO_DAC_FIFO:the_AUDIO_DAC_FIFO|FIFO_16_256:u0|dcfifo:dcfifo_component|dcfifo_hlj1:auto_generated|a_graycounter_g86:rdptr_g1p|counter_ffa[0]                                           ; Audio_PLL:PLL2|altpll:altpll_component|_clk0 ; Audio_PLL:PLL2|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 1.295 ns                 ;
; 1.297 ns                                ; system_0:u0|Audio_0:the_Audio_0|AUDIO_DAC_FIFO:the_AUDIO_DAC_FIFO|LRCK_1X_DIV[6]                                                                                                                 ; system_0:u0|Audio_0:the_Audio_0|AUDIO_DAC_FIFO:the_AUDIO_DAC_FIFO|LRCK_1X_DIV[7]                                                                                                                                         ; Audio_PLL:PLL2|altpll:altpll_component|_clk0 ; Audio_PLL:PLL2|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 1.313 ns                 ;
; 1.298 ns                                ; system_0:u0|Audio_0:the_Audio_0|AUDIO_DAC_FIFO:the_AUDIO_DAC_FIFO|LRCK_2X_DIV[5]                                                                                                                 ; system_0:u0|Audio_0:the_Audio_0|AUDIO_DAC_FIFO:the_AUDIO_DAC_FIFO|LRCK_2X_DIV[6]                                                                                                                                         ; Audio_PLL:PLL2|altpll:altpll_component|_clk0 ; Audio_PLL:PLL2|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 1.314 ns                 ;
; 1.298 ns                                ; system_0:u0|Audio_0:the_Audio_0|AUDIO_DAC_FIFO:the_AUDIO_DAC_FIFO|FIFO_16_256:u0|dcfifo:dcfifo_component|dcfifo_hlj1:auto_generated|p0addr                                                       ; system_0:u0|Audio_0:the_Audio_0|AUDIO_DAC_FIFO:the_AUDIO_DAC_FIFO|FIFO_16_256:u0|dcfifo:dcfifo_component|dcfifo_hlj1:auto_generated|altsyncram_vk81:fifo_ram|altsyncram_brg1:altsyncram5|ram_block6a0~porta_address_reg7 ; Audio_PLL:PLL2|altpll:altpll_component|_clk0 ; Audio_PLL:PLL2|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.044 ns                   ; 1.342 ns                 ;
; 1.298 ns                                ; system_0:u0|Audio_0:the_Audio_0|AUDIO_DAC_FIFO:the_AUDIO_DAC_FIFO|FIFO_16_256:u0|dcfifo:dcfifo_component|dcfifo_hlj1:auto_generated|p0addr                                                       ; system_0:u0|Audio_0:the_Audio_0|AUDIO_DAC_FIFO:the_AUDIO_DAC_FIFO|FIFO_16_256:u0|dcfifo:dcfifo_component|dcfifo_hlj1:auto_generated|altsyncram_vk81:fifo_ram|altsyncram_brg1:altsyncram5|ram_block6a0~porta_address_reg6 ; Audio_PLL:PLL2|altpll:altpll_component|_clk0 ; Audio_PLL:PLL2|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.044 ns                   ; 1.342 ns                 ;
; 1.298 ns                                ; system_0:u0|Audio_0:the_Audio_0|AUDIO_DAC_FIFO:the_AUDIO_DAC_FIFO|FIFO_16_256:u0|dcfifo:dcfifo_component|dcfifo_hlj1:auto_generated|p0addr                                                       ; system_0:u0|Audio_0:the_Audio_0|AUDIO_DAC_FIFO:the_AUDIO_DAC_FIFO|FIFO_16_256:u0|dcfifo:dcfifo_component|dcfifo_hlj1:auto_generated|altsyncram_vk81:fifo_ram|altsyncram_brg1:altsyncram5|ram_block6a0~porta_address_reg5 ; Audio_PLL:PLL2|altpll:altpll_component|_clk0 ; Audio_PLL:PLL2|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.044 ns                   ; 1.342 ns                 ;
; 1.298 ns                                ; system_0:u0|Audio_0:the_Audio_0|AUDIO_DAC_FIFO:the_AUDIO_DAC_FIFO|FIFO_16_256:u0|dcfifo:dcfifo_component|dcfifo_hlj1:auto_generated|p0addr                                                       ; system_0:u0|Audio_0:the_Audio_0|AUDIO_DAC_FIFO:the_AUDIO_DAC_FIFO|FIFO_16_256:u0|dcfifo:dcfifo_component|dcfifo_hlj1:auto_generated|altsyncram_vk81:fifo_ram|altsyncram_brg1:altsyncram5|ram_block6a0~porta_address_reg4 ; Audio_PLL:PLL2|altpll:altpll_component|_clk0 ; Audio_PLL:PLL2|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.044 ns                   ; 1.342 ns                 ;
; 1.298 ns                                ; system_0:u0|Audio_0:the_Audio_0|AUDIO_DAC_FIFO:the_AUDIO_DAC_FIFO|FIFO_16_256:u0|dcfifo:dcfifo_component|dcfifo_hlj1:auto_generated|p0addr                                                       ; system_0:u0|Audio_0:the_Audio_0|AUDIO_DAC_FIFO:the_AUDIO_DAC_FIFO|FIFO_16_256:u0|dcfifo:dcfifo_component|dcfifo_hlj1:auto_generated|altsyncram_vk81:fifo_ram|altsyncram_brg1:altsyncram5|ram_block6a0~porta_address_reg3 ; Audio_PLL:PLL2|altpll:altpll_component|_clk0 ; Audio_PLL:PLL2|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.044 ns                   ; 1.342 ns                 ;
; 1.298 ns                                ; system_0:u0|Audio_0:the_Audio_0|AUDIO_DAC_FIFO:the_AUDIO_DAC_FIFO|FIFO_16_256:u0|dcfifo:dcfifo_component|dcfifo_hlj1:auto_generated|p0addr                                                       ; system_0:u0|Audio_0:the_Audio_0|AUDIO_DAC_FIFO:the_AUDIO_DAC_FIFO|FIFO_16_256:u0|dcfifo:dcfifo_component|dcfifo_hlj1:auto_generated|altsyncram_vk81:fifo_ram|altsyncram_brg1:altsyncram5|ram_block6a0~porta_address_reg2 ; Audio_PLL:PLL2|altpll:altpll_component|_clk0 ; Audio_PLL:PLL2|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.044 ns                   ; 1.342 ns                 ;
; 1.298 ns                                ; system_0:u0|Audio_0:the_Audio_0|AUDIO_DAC_FIFO:the_AUDIO_DAC_FIFO|FIFO_16_256:u0|dcfifo:dcfifo_component|dcfifo_hlj1:auto_generated|p0addr                                                       ; system_0:u0|Audio_0:the_Audio_0|AUDIO_DAC_FIFO:the_AUDIO_DAC_FIFO|FIFO_16_256:u0|dcfifo:dcfifo_component|dcfifo_hlj1:auto_generated|altsyncram_vk81:fifo_ram|altsyncram_brg1:altsyncram5|ram_block6a0~porta_address_reg1 ; Audio_PLL:PLL2|altpll:altpll_component|_clk0 ; Audio_PLL:PLL2|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.044 ns                   ; 1.342 ns                 ;
; 1.298 ns                                ; system_0:u0|Audio_0:the_Audio_0|AUDIO_DAC_FIFO:the_AUDIO_DAC_FIFO|FIFO_16_256:u0|dcfifo:dcfifo_component|dcfifo_hlj1:auto_generated|p0addr                                                       ; system_0:u0|Audio_0:the_Audio_0|AUDIO_DAC_FIFO:the_AUDIO_DAC_FIFO|FIFO_16_256:u0|dcfifo:dcfifo_component|dcfifo_hlj1:auto_generated|altsyncram_vk81:fifo_ram|altsyncram_brg1:altsyncram5|ram_block6a0~porta_address_reg0 ; Audio_PLL:PLL2|altpll:altpll_component|_clk0 ; Audio_PLL:PLL2|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.044 ns                   ; 1.342 ns                 ;
; 1.302 ns                                ; system_0:u0|Audio_0:the_Audio_0|AUDIO_DAC_FIFO:the_AUDIO_DAC_FIFO|LRCK_1X_DIV[2]                                                                                                                 ; system_0:u0|Audio_0:the_Audio_0|AUDIO_DAC_FIFO:the_AUDIO_DAC_FIFO|LRCK_1X_DIV[4]                                                                                                                                         ; Audio_PLL:PLL2|altpll:altpll_component|_clk0 ; Audio_PLL:PLL2|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 1.318 ns                 ;
; 1.303 ns                                ; system_0:u0|Audio_0:the_Audio_0|AUDIO_DAC_FIFO:the_AUDIO_DAC_FIFO|LRCK_1X_DIV[4]                                                                                                                 ; system_0:u0|Audio_0:the_Audio_0|AUDIO_DAC_FIFO:the_AUDIO_DAC_FIFO|LRCK_1X_DIV[6]                                                                                                                                         ; Audio_PLL:PLL2|altpll:altpll_component|_clk0 ; Audio_PLL:PLL2|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 1.319 ns                 ;
; 1.311 ns                                ; system_0:u0|Audio_0:the_Audio_0|AUDIO_DAC_FIFO:the_AUDIO_DAC_FIFO|FIFO_16_256:u0|dcfifo:dcfifo_component|dcfifo_hlj1:auto_generated|a_graycounter_g86:rdptr_g1p|counter_ffa[1]                   ; system_0:u0|Audio_0:the_Audio_0|AUDIO_DAC_FIFO:the_AUDIO_DAC_FIFO|FIFO_16_256:u0|dcfifo:dcfifo_component|dcfifo_hlj1:auto_generated|a_graycounter_g86:rdptr_g1p|counter_ffa[4]                                           ; Audio_PLL:PLL2|altpll:altpll_component|_clk0 ; Audio_PLL:PLL2|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 1.327 ns                 ;
; 1.312 ns                                ; system_0:u0|Audio_0:the_Audio_0|AUDIO_DAC_FIFO:the_AUDIO_DAC_FIFO|LRCK_2X_DIV[3]                                                                                                                 ; system_0:u0|Audio_0:the_Audio_0|AUDIO_DAC_FIFO:the_AUDIO_DAC_FIFO|LRCK_2X_DIV[5]                                                                                                                                         ; Audio_PLL:PLL2|altpll:altpll_component|_clk0 ; Audio_PLL:PLL2|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 1.328 ns                 ;
; 1.312 ns                                ; system_0:u0|Audio_0:the_Audio_0|AUDIO_DAC_FIFO:the_AUDIO_DAC_FIFO|FIFO_16_256:u0|dcfifo:dcfifo_component|dcfifo_hlj1:auto_generated|a_graycounter_g86:rdptr_g1p|counter_ffa[3]                   ; system_0:u0|Audio_0:the_Audio_0|AUDIO_DAC_FIFO:the_AUDIO_DAC_FIFO|FIFO_16_256:u0|dcfifo:dcfifo_component|dcfifo_hlj1:auto_generated|a_graycounter_g86:rdptr_g1p|counter_ffa[6]                                           ; Audio_PLL:PLL2|altpll:altpll_component|_clk0 ; Audio_PLL:PLL2|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 1.328 ns                 ;
; 1.318 ns                                ; system_0:u0|Audio_0:the_Audio_0|AUDIO_DAC_FIFO:the_AUDIO_DAC_FIFO|LRCK_2X_DIV[1]                                                                                                                 ; system_0:u0|Audio_0:the_Audio_0|AUDIO_DAC_FIFO:the_AUDIO_DAC_FIFO|LRCK_2X_DIV[3]                                                                                                                                         ; Audio_PLL:PLL2|altpll:altpll_component|_clk0 ; Audio_PLL:PLL2|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 1.334 ns                 ;
; 1.320 ns                                ; system_0:u0|Audio_0:the_Audio_0|AUDIO_DAC_FIFO:the_AUDIO_DAC_FIFO|FIFO_16_256:u0|dcfifo:dcfifo_component|dcfifo_hlj1:auto_generated|a_graycounter_g86:rdptr_g1p|counter_ffa[5]                   ; system_0:u0|Audio_0:the_Audio_0|AUDIO_DAC_FIFO:the_AUDIO_DAC_FIFO|FIFO_16_256:u0|dcfifo:dcfifo_component|dcfifo_hlj1:auto_generated|a_graycounter_g86:rdptr_g1p|counter_ffa[8]                                           ; Audio_PLL:PLL2|altpll:altpll_component|_clk0 ; Audio_PLL:PLL2|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 1.336 ns                 ;
; 1.324 ns                                ; system_0:u0|Audio_0:the_Audio_0|AUDIO_DAC_FIFO:the_AUDIO_DAC_FIFO|FIFO_16_256:u0|dcfifo:dcfifo_component|dcfifo_hlj1:auto_generated|a_graycounter_g86:rdptr_g1p|counter_ffa[0]                   ; system_0:u0|Audio_0:the_Audio_0|AUDIO_DAC_FIFO:the_AUDIO_DAC_FIFO|FIFO_16_256:u0|dcfifo:dcfifo_component|dcfifo_hlj1:auto_generated|a_graycounter_g86:rdptr_g1p|counter_ffa[4]                                           ; Audio_PLL:PLL2|altpll:altpll_component|_clk0 ; Audio_PLL:PLL2|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 1.340 ns                 ;
; 1.325 ns                                ; system_0:u0|Audio_0:the_Audio_0|AUDIO_DAC_FIFO:the_AUDIO_DAC_FIFO|FIFO_16_256:u0|dcfifo:dcfifo_component|dcfifo_hlj1:auto_generated|alt_synch_pipe_jcb:rs_dgwp|dffpipe_hd9:dffpipe8|dffe9a[5]    ; system_0:u0|Audio_0:the_Audio_0|AUDIO_DAC_FIFO:the_AUDIO_DAC_FIFO|FIFO_16_256:u0|dcfifo:dcfifo_component|dcfifo_hlj1:auto_generated|alt_synch_pipe_jcb:rs_dgwp|dffpipe_hd9:dffpipe8|dffe10a[5]                           ; Audio_PLL:PLL2|altpll:altpll_component|_clk0 ; Audio_PLL:PLL2|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.010 ns                   ; 1.335 ns                 ;
; 1.336 ns                                ; system_0:u0|Audio_0:the_Audio_0|AUDIO_DAC_FIFO:the_AUDIO_DAC_FIFO|LRCK_1X_DIV[0]                                                                                                                 ; system_0:u0|Audio_0:the_Audio_0|AUDIO_DAC_FIFO:the_AUDIO_DAC_FIFO|LRCK_1X_DIV[3]                                                                                                                                         ; Audio_PLL:PLL2|altpll:altpll_component|_clk0 ; Audio_PLL:PLL2|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 1.352 ns                 ;
; 1.338 ns                                ; system_0:u0|Audio_0:the_Audio_0|AUDIO_DAC_FIFO:the_AUDIO_DAC_FIFO|FIFO_16_256:u0|dcfifo:dcfifo_component|dcfifo_hlj1:auto_generated|a_graycounter_g86:rdptr_g1p|counter_ffa[4]                   ; system_0:u0|Audio_0:the_Audio_0|AUDIO_DAC_FIFO:the_AUDIO_DAC_FIFO|FIFO_16_256:u0|dcfifo:dcfifo_component|dcfifo_hlj1:auto_generated|a_graycounter_g86:rdptr_g1p|counter_ffa[8]                                           ; Audio_PLL:PLL2|altpll:altpll_component|_clk0 ; Audio_PLL:PLL2|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 1.354 ns                 ;
; 1.342 ns                                ; system_0:u0|Audio_0:the_Audio_0|AUDIO_DAC_FIFO:the_AUDIO_DAC_FIFO|LRCK_1X_DIV[1]                                                                                                                 ; system_0:u0|Audio_0:the_Audio_0|AUDIO_DAC_FIFO:the_AUDIO_DAC_FIFO|LRCK_1X_DIV[4]                                                                                                                                         ; Audio_PLL:PLL2|altpll:altpll_component|_clk0 ; Audio_PLL:PLL2|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 1.358 ns                 ;
; 1.343 ns                                ; system_0:u0|Audio_0:the_Audio_0|AUDIO_DAC_FIFO:the_AUDIO_DAC_FIFO|LRCK_2X_DIV[0]                                                                                                                 ; system_0:u0|Audio_0:the_Audio_0|AUDIO_DAC_FIFO:the_AUDIO_DAC_FIFO|LRCK_2X_DIV[3]                                                                                                                                         ; Audio_PLL:PLL2|altpll:altpll_component|_clk0 ; Audio_PLL:PLL2|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 1.359 ns                 ;
; 1.343 ns                                ; system_0:u0|Audio_0:the_Audio_0|AUDIO_DAC_FIFO:the_AUDIO_DAC_FIFO|LRCK_1X_DIV[3]                                                                                                                 ; system_0:u0|Audio_0:the_Audio_0|AUDIO_DAC_FIFO:the_AUDIO_DAC_FIFO|LRCK_1X_DIV[6]                                                                                                                                         ; Audio_PLL:PLL2|altpll:altpll_component|_clk0 ; Audio_PLL:PLL2|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 1.359 ns                 ;
; 1.344 ns                                ; system_0:u0|Audio_0:the_Audio_0|AUDIO_DAC_FIFO:the_AUDIO_DAC_FIFO|LRCK_2X_DIV[5]                                                                                                                 ; system_0:u0|Audio_0:the_Audio_0|AUDIO_DAC_FIFO:the_AUDIO_DAC_FIFO|LRCK_2X_DIV[4]                                                                                                                                         ; Audio_PLL:PLL2|altpll:altpll_component|_clk0 ; Audio_PLL:PLL2|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 1.360 ns                 ;
; 1.344 ns                                ; system_0:u0|Audio_0:the_Audio_0|AUDIO_DAC_FIFO:the_AUDIO_DAC_FIFO|LRCK_2X_DIV[5]                                                                                                                 ; system_0:u0|Audio_0:the_Audio_0|AUDIO_DAC_FIFO:the_AUDIO_DAC_FIFO|LRCK_2X_DIV[0]                                                                                                                                         ; Audio_PLL:PLL2|altpll:altpll_component|_clk0 ; Audio_PLL:PLL2|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 1.360 ns                 ;
; 1.344 ns                                ; system_0:u0|Audio_0:the_Audio_0|AUDIO_DAC_FIFO:the_AUDIO_DAC_FIFO|LRCK_2X_DIV[5]                                                                                                                 ; system_0:u0|Audio_0:the_Audio_0|AUDIO_DAC_FIFO:the_AUDIO_DAC_FIFO|LRCK_2X_DIV[2]                                                                                                                                         ; Audio_PLL:PLL2|altpll:altpll_component|_clk0 ; Audio_PLL:PLL2|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 1.360 ns                 ;
; 1.344 ns                                ; system_0:u0|Audio_0:the_Audio_0|AUDIO_DAC_FIFO:the_AUDIO_DAC_FIFO|LRCK_2X_DIV[5]                                                                                                                 ; system_0:u0|Audio_0:the_Audio_0|AUDIO_DAC_FIFO:the_AUDIO_DAC_FIFO|LRCK_2X_DIV[3]                                                                                                                                         ; Audio_PLL:PLL2|altpll:altpll_component|_clk0 ; Audio_PLL:PLL2|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 1.360 ns                 ;
; 1.344 ns                                ; system_0:u0|Audio_0:the_Audio_0|AUDIO_DAC_FIFO:the_AUDIO_DAC_FIFO|LRCK_2X_DIV[2]                                                                                                                 ; system_0:u0|Audio_0:the_Audio_0|AUDIO_DAC_FIFO:the_AUDIO_DAC_FIFO|LRCK_2X_DIV[5]                                                                                                                                         ; Audio_PLL:PLL2|altpll:altpll_component|_clk0 ; Audio_PLL:PLL2|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 1.360 ns                 ;
; 1.344 ns                                ; system_0:u0|Audio_0:the_Audio_0|AUDIO_DAC_FIFO:the_AUDIO_DAC_FIFO|LRCK_2X_DIV[5]                                                                                                                 ; system_0:u0|Audio_0:the_Audio_0|AUDIO_DAC_FIFO:the_AUDIO_DAC_FIFO|LRCK_2X_DIV[7]                                                                                                                                         ; Audio_PLL:PLL2|altpll:altpll_component|_clk0 ; Audio_PLL:PLL2|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 1.360 ns                 ;
; 1.344 ns                                ; system_0:u0|Audio_0:the_Audio_0|AUDIO_DAC_FIFO:the_AUDIO_DAC_FIFO|LRCK_2X_DIV[5]                                                                                                                 ; system_0:u0|Audio_0:the_Audio_0|AUDIO_DAC_FIFO:the_AUDIO_DAC_FIFO|LRCK_2X_DIV[1]                                                                                                                                         ; Audio_PLL:PLL2|altpll:altpll_component|_clk0 ; Audio_PLL:PLL2|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 1.360 ns                 ;
; 1.345 ns                                ; system_0:u0|Audio_0:the_Audio_0|AUDIO_DAC_FIFO:the_AUDIO_DAC_FIFO|LRCK_1X_DIV[6]                                                                                                                 ; system_0:u0|Audio_0:the_Audio_0|AUDIO_DAC_FIFO:the_AUDIO_DAC_FIFO|LRCK_1X_DIV[0]                                                                                                                                         ; Audio_PLL:PLL2|altpll:altpll_component|_clk0 ; Audio_PLL:PLL2|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 1.361 ns                 ;
; 1.345 ns                                ; system_0:u0|Audio_0:the_Audio_0|AUDIO_DAC_FIFO:the_AUDIO_DAC_FIFO|LRCK_1X_DIV[6]                                                                                                                 ; system_0:u0|Audio_0:the_Audio_0|AUDIO_DAC_FIFO:the_AUDIO_DAC_FIFO|LRCK_1X_DIV[3]                                                                                                                                         ; Audio_PLL:PLL2|altpll:altpll_component|_clk0 ; Audio_PLL:PLL2|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 1.361 ns                 ;
; 1.345 ns                                ; system_0:u0|Audio_0:the_Audio_0|AUDIO_DAC_FIFO:the_AUDIO_DAC_FIFO|LRCK_1X_DIV[6]                                                                                                                 ; system_0:u0|Audio_0:the_Audio_0|AUDIO_DAC_FIFO:the_AUDIO_DAC_FIFO|LRCK_1X_DIV[1]                                                                                                                                         ; Audio_PLL:PLL2|altpll:altpll_component|_clk0 ; Audio_PLL:PLL2|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 1.361 ns                 ;
; 1.345 ns                                ; system_0:u0|Audio_0:the_Audio_0|AUDIO_DAC_FIFO:the_AUDIO_DAC_FIFO|LRCK_1X_DIV[6]                                                                                                                 ; system_0:u0|Audio_0:the_Audio_0|AUDIO_DAC_FIFO:the_AUDIO_DAC_FIFO|LRCK_1X_DIV[2]                                                                                                                                         ; Audio_PLL:PLL2|altpll:altpll_component|_clk0 ; Audio_PLL:PLL2|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 1.361 ns                 ;
; 1.345 ns                                ; system_0:u0|Audio_0:the_Audio_0|AUDIO_DAC_FIFO:the_AUDIO_DAC_FIFO|LRCK_1X_DIV[6]                                                                                                                 ; system_0:u0|Audio_0:the_Audio_0|AUDIO_DAC_FIFO:the_AUDIO_DAC_FIFO|LRCK_1X_DIV[4]                                                                                                                                         ; Audio_PLL:PLL2|altpll:altpll_component|_clk0 ; Audio_PLL:PLL2|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 1.361 ns                 ;
; 1.345 ns                                ; system_0:u0|Audio_0:the_Audio_0|AUDIO_DAC_FIFO:the_AUDIO_DAC_FIFO|LRCK_1X_DIV[6]                                                                                                                 ; system_0:u0|Audio_0:the_Audio_0|AUDIO_DAC_FIFO:the_AUDIO_DAC_FIFO|LRCK_1X_DIV[5]                                                                                                                                         ; Audio_PLL:PLL2|altpll:altpll_component|_clk0 ; Audio_PLL:PLL2|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 1.361 ns                 ;
; 1.345 ns                                ; system_0:u0|Audio_0:the_Audio_0|AUDIO_DAC_FIFO:the_AUDIO_DAC_FIFO|LRCK_1X_DIV[6]                                                                                                                 ; system_0:u0|Audio_0:the_Audio_0|AUDIO_DAC_FIFO:the_AUDIO_DAC_FIFO|LRCK_1X_DIV[8]                                                                                                                                         ; Audio_PLL:PLL2|altpll:altpll_component|_clk0 ; Audio_PLL:PLL2|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 1.361 ns                 ;
; 1.349 ns                                ; system_0:u0|Audio_0:the_Audio_0|AUDIO_DAC_FIFO:the_AUDIO_DAC_FIFO|LRCK_1X_DIV[4]                                                                                                                 ; system_0:u0|Audio_0:the_Audio_0|AUDIO_DAC_FIFO:the_AUDIO_DAC_FIFO|LRCK_1X                                                                                                                                                ; Audio_PLL:PLL2|altpll:altpll_component|_clk0 ; Audio_PLL:PLL2|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 1.365 ns                 ;
; 1.352 ns                                ; system_0:u0|Audio_0:the_Audio_0|AUDIO_DAC_FIFO:the_AUDIO_DAC_FIFO|FIFO_16_256:u0|dcfifo:dcfifo_component|dcfifo_hlj1:auto_generated|a_graycounter_g86:rdptr_g1p|counter_ffa[7]                   ; system_0:u0|Audio_0:the_Audio_0|AUDIO_DAC_FIFO:the_AUDIO_DAC_FIFO|FIFO_16_256:u0|dcfifo:dcfifo_component|dcfifo_hlj1:auto_generated|altsyncram_vk81:fifo_ram|altsyncram_brg1:altsyncram5|ram_block6a0~porta_address_reg7 ; Audio_PLL:PLL2|altpll:altpll_component|_clk0 ; Audio_PLL:PLL2|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.044 ns                   ; 1.396 ns                 ;
; 1.353 ns                                ; system_0:u0|Audio_0:the_Audio_0|AUDIO_DAC_FIFO:the_AUDIO_DAC_FIFO|FIFO_16_256:u0|dcfifo:dcfifo_component|dcfifo_hlj1:auto_generated|rdptr_g[6]                                                   ; system_0:u0|Audio_0:the_Audio_0|AUDIO_DAC_FIFO:the_AUDIO_DAC_FIFO|FIFO_16_256:u0|dcfifo:dcfifo_component|dcfifo_hlj1:auto_generated|rdptr_g[4]                                                                           ; Audio_PLL:PLL2|altpll:altpll_component|_clk0 ; Audio_PLL:PLL2|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 1.369 ns                 ;
; 1.353 ns                                ; system_0:u0|Audio_0:the_Audio_0|AUDIO_DAC_FIFO:the_AUDIO_DAC_FIFO|FIFO_16_256:u0|dcfifo:dcfifo_component|dcfifo_hlj1:auto_generated|rdptr_g[6]                                                   ; system_0:u0|Audio_0:the_Audio_0|AUDIO_DAC_FIFO:the_AUDIO_DAC_FIFO|FIFO_16_256:u0|dcfifo:dcfifo_component|dcfifo_hlj1:auto_generated|rdptr_g[7]                                                                           ; Audio_PLL:PLL2|altpll:altpll_component|_clk0 ; Audio_PLL:PLL2|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 1.369 ns                 ;
; 1.353 ns                                ; system_0:u0|Audio_0:the_Audio_0|AUDIO_DAC_FIFO:the_AUDIO_DAC_FIFO|FIFO_16_256:u0|dcfifo:dcfifo_component|dcfifo_hlj1:auto_generated|rdptr_g[6]                                                   ; system_0:u0|Audio_0:the_Audio_0|AUDIO_DAC_FIFO:the_AUDIO_DAC_FIFO|FIFO_16_256:u0|dcfifo:dcfifo_component|dcfifo_hlj1:auto_generated|rdptr_g[5]                                                                           ; Audio_PLL:PLL2|altpll:altpll_component|_clk0 ; Audio_PLL:PLL2|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 1.369 ns                 ;
; 1.353 ns                                ; system_0:u0|Audio_0:the_Audio_0|AUDIO_DAC_FIFO:the_AUDIO_DAC_FIFO|FIFO_16_256:u0|dcfifo:dcfifo_component|dcfifo_hlj1:auto_generated|rdptr_g[6]                                                   ; system_0:u0|Audio_0:the_Audio_0|AUDIO_DAC_FIFO:the_AUDIO_DAC_FIFO|FIFO_16_256:u0|dcfifo:dcfifo_component|dcfifo_hlj1:auto_generated|rdptr_g[8]                                                                           ; Audio_PLL:PLL2|altpll:altpll_component|_clk0 ; Audio_PLL:PLL2|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 1.369 ns                 ;
; 1.353 ns                                ; system_0:u0|Audio_0:the_Audio_0|AUDIO_DAC_FIFO:the_AUDIO_DAC_FIFO|FIFO_16_256:u0|dcfifo:dcfifo_component|dcfifo_hlj1:auto_generated|rdptr_g[6]                                                   ; system_0:u0|Audio_0:the_Audio_0|AUDIO_DAC_FIFO:the_AUDIO_DAC_FIFO|FIFO_16_256:u0|dcfifo:dcfifo_component|dcfifo_hlj1:auto_generated|rdptr_g[1]                                                                           ; Audio_PLL:PLL2|altpll:altpll_component|_clk0 ; Audio_PLL:PLL2|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 1.369 ns                 ;
; 1.353 ns                                ; system_0:u0|Audio_0:the_Audio_0|AUDIO_DAC_FIFO:the_AUDIO_DAC_FIFO|FIFO_16_256:u0|dcfifo:dcfifo_component|dcfifo_hlj1:auto_generated|rdptr_g[6]                                                   ; system_0:u0|Audio_0:the_Audio_0|AUDIO_DAC_FIFO:the_AUDIO_DAC_FIFO|FIFO_16_256:u0|dcfifo:dcfifo_component|dcfifo_hlj1:auto_generated|rdptr_g[6]                                                                           ; Audio_PLL:PLL2|altpll:altpll_component|_clk0 ; Audio_PLL:PLL2|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 1.369 ns                 ;
; Timing analysis restricted to 200 rows. ; To change the limit use Settings (Assignments menu)                                                                                                                                              ;                                                                                                                                                                                                                          ;                                              ;                                              ;                            ;                            ;                          ;
+-----------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------+----------------------------------------------+----------------------------+----------------------------+--------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Hold: 'CLOCK_50'                                                                                                                                                                                                                                           ;
+-----------------------------------------+-----------------------------------------------------+-----------------------------------------------------+------------+----------+----------------------------+----------------------------+--------------------------+
; Minimum Slack                           ; From                                                ; To                                                  ; From Clock ; To Clock ; Required Hold Relationship ; Required Shortest P2P Time ; Actual Shortest P2P Time ;
+-----------------------------------------+-----------------------------------------------------+-----------------------------------------------------+------------+----------+----------------------------+----------------------------+--------------------------+
; -2.919 ns                               ; I2C_CCD_Config:u8|senosr_exposure[3]                ; I2C_CCD_Config:u8|mI2C_DATA[3]                      ; CLOCK_50   ; CLOCK_50 ; 0.000 ns                   ; 3.678 ns                   ; 0.759 ns                 ;
; -2.916 ns                               ; I2C_CCD_Config:u8|senosr_exposure[14]               ; I2C_CCD_Config:u8|mI2C_DATA[14]                     ; CLOCK_50   ; CLOCK_50 ; 0.000 ns                   ; 3.678 ns                   ; 0.762 ns                 ;
; -2.906 ns                               ; I2C_CCD_Config:u8|senosr_exposure[12]               ; I2C_CCD_Config:u8|mI2C_DATA[12]                     ; CLOCK_50   ; CLOCK_50 ; 0.000 ns                   ; 3.678 ns                   ; 0.772 ns                 ;
; -2.789 ns                               ; I2C_CCD_Config:u8|senosr_exposure[15]               ; I2C_CCD_Config:u8|mI2C_DATA[15]                     ; CLOCK_50   ; CLOCK_50 ; 0.000 ns                   ; 3.678 ns                   ; 0.889 ns                 ;
; -2.720 ns                               ; I2C_CCD_Config:u8|senosr_exposure[11]               ; I2C_CCD_Config:u8|mI2C_DATA[11]                     ; CLOCK_50   ; CLOCK_50 ; 0.000 ns                   ; 3.677 ns                   ; 0.957 ns                 ;
; -2.716 ns                               ; I2C_CCD_Config:u8|senosr_exposure[13]               ; I2C_CCD_Config:u8|mI2C_DATA[13]                     ; CLOCK_50   ; CLOCK_50 ; 0.000 ns                   ; 3.678 ns                   ; 0.962 ns                 ;
; -2.464 ns                               ; I2C_CCD_Config:u8|senosr_exposure[9]                ; I2C_CCD_Config:u8|mI2C_DATA[9]                      ; CLOCK_50   ; CLOCK_50 ; 0.000 ns                   ; 3.677 ns                   ; 1.213 ns                 ;
; -1.808 ns                               ; I2C_CCD_Config:u8|senosr_exposure[5]                ; I2C_CCD_Config:u8|mI2C_DATA[5]                      ; CLOCK_50   ; CLOCK_50 ; 0.000 ns                   ; 3.677 ns                   ; 1.869 ns                 ;
; -1.636 ns                               ; I2C_CCD_Config:u8|senosr_exposure[7]                ; I2C_CCD_Config:u8|mI2C_DATA[7]                      ; CLOCK_50   ; CLOCK_50 ; 0.000 ns                   ; 3.676 ns                   ; 2.040 ns                 ;
; -1.621 ns                               ; I2C_CCD_Config:u8|senosr_exposure[10]               ; I2C_CCD_Config:u8|mI2C_DATA[10]                     ; CLOCK_50   ; CLOCK_50 ; 0.000 ns                   ; 3.677 ns                   ; 2.056 ns                 ;
; -1.462 ns                               ; I2C_CCD_Config:u8|senosr_exposure[6]                ; I2C_CCD_Config:u8|mI2C_DATA[6]                      ; CLOCK_50   ; CLOCK_50 ; 0.000 ns                   ; 3.676 ns                   ; 2.214 ns                 ;
; -1.380 ns                               ; I2C_CCD_Config:u8|senosr_exposure[8]                ; I2C_CCD_Config:u8|mI2C_DATA[8]                      ; CLOCK_50   ; CLOCK_50 ; 0.000 ns                   ; 3.677 ns                   ; 2.297 ns                 ;
; -1.351 ns                               ; I2C_CCD_Config:u8|senosr_exposure[4]                ; I2C_CCD_Config:u8|mI2C_DATA[4]                      ; CLOCK_50   ; CLOCK_50 ; 0.000 ns                   ; 3.677 ns                   ; 2.326 ns                 ;
; -1.147 ns                               ; I2C_CCD_Config:u8|senosr_exposure[2]                ; I2C_CCD_Config:u8|mI2C_DATA[1]                      ; CLOCK_50   ; CLOCK_50 ; 0.000 ns                   ; 3.682 ns                   ; 2.535 ns                 ;
; -0.961 ns                               ; I2C_CCD_Config:u8|iexposure_adj_delay[3]            ; I2C_CCD_Config:u8|mI2C_DATA[2]                      ; CLOCK_50   ; CLOCK_50 ; 0.000 ns                   ; 3.668 ns                   ; 2.707 ns                 ;
; -0.961 ns                               ; I2C_CCD_Config:u8|iexposure_adj_delay[3]            ; I2C_CCD_Config:u8|mI2C_DATA[17]                     ; CLOCK_50   ; CLOCK_50 ; 0.000 ns                   ; 3.668 ns                   ; 2.707 ns                 ;
; -0.961 ns                               ; I2C_CCD_Config:u8|iexposure_adj_delay[3]            ; I2C_CCD_Config:u8|mI2C_DATA[1]                      ; CLOCK_50   ; CLOCK_50 ; 0.000 ns                   ; 3.668 ns                   ; 2.707 ns                 ;
; -0.961 ns                               ; I2C_CCD_Config:u8|iexposure_adj_delay[3]            ; I2C_CCD_Config:u8|mI2C_DATA[16]                     ; CLOCK_50   ; CLOCK_50 ; 0.000 ns                   ; 3.668 ns                   ; 2.707 ns                 ;
; -0.791 ns                               ; I2C_CCD_Config:u8|senosr_exposure[2]                ; I2C_CCD_Config:u8|mI2C_DATA[2]                      ; CLOCK_50   ; CLOCK_50 ; 0.000 ns                   ; 3.682 ns                   ; 2.891 ns                 ;
; -0.732 ns                               ; I2C_CCD_Config:u8|iexposure_adj_delay[3]            ; I2C_CCD_Config:u8|mI2C_DATA[19]                     ; CLOCK_50   ; CLOCK_50 ; 0.000 ns                   ; 3.668 ns                   ; 2.936 ns                 ;
; -0.732 ns                               ; I2C_CCD_Config:u8|iexposure_adj_delay[3]            ; I2C_CCD_Config:u8|mI2C_DATA[20]                     ; CLOCK_50   ; CLOCK_50 ; 0.000 ns                   ; 3.668 ns                   ; 2.936 ns                 ;
; -0.732 ns                               ; I2C_CCD_Config:u8|iexposure_adj_delay[3]            ; I2C_CCD_Config:u8|mI2C_DATA[18]                     ; CLOCK_50   ; CLOCK_50 ; 0.000 ns                   ; 3.668 ns                   ; 2.936 ns                 ;
; -0.732 ns                               ; I2C_CCD_Config:u8|iexposure_adj_delay[3]            ; I2C_CCD_Config:u8|mI2C_DATA[23]                     ; CLOCK_50   ; CLOCK_50 ; 0.000 ns                   ; 3.668 ns                   ; 2.936 ns                 ;
; -0.732 ns                               ; I2C_CCD_Config:u8|iexposure_adj_delay[3]            ; I2C_CCD_Config:u8|mI2C_DATA[21]                     ; CLOCK_50   ; CLOCK_50 ; 0.000 ns                   ; 3.668 ns                   ; 2.936 ns                 ;
; -0.732 ns                               ; I2C_CCD_Config:u8|iexposure_adj_delay[3]            ; I2C_CCD_Config:u8|mI2C_DATA[22]                     ; CLOCK_50   ; CLOCK_50 ; 0.000 ns                   ; 3.668 ns                   ; 2.936 ns                 ;
; -0.702 ns                               ; I2C_CCD_Config:u8|iexposure_adj_delay[2]            ; I2C_CCD_Config:u8|mI2C_DATA[2]                      ; CLOCK_50   ; CLOCK_50 ; 0.000 ns                   ; 3.668 ns                   ; 2.966 ns                 ;
; -0.702 ns                               ; I2C_CCD_Config:u8|iexposure_adj_delay[2]            ; I2C_CCD_Config:u8|mI2C_DATA[17]                     ; CLOCK_50   ; CLOCK_50 ; 0.000 ns                   ; 3.668 ns                   ; 2.966 ns                 ;
; -0.702 ns                               ; I2C_CCD_Config:u8|iexposure_adj_delay[2]            ; I2C_CCD_Config:u8|mI2C_DATA[1]                      ; CLOCK_50   ; CLOCK_50 ; 0.000 ns                   ; 3.668 ns                   ; 2.966 ns                 ;
; -0.702 ns                               ; I2C_CCD_Config:u8|iexposure_adj_delay[2]            ; I2C_CCD_Config:u8|mI2C_DATA[16]                     ; CLOCK_50   ; CLOCK_50 ; 0.000 ns                   ; 3.668 ns                   ; 2.966 ns                 ;
; -0.673 ns                               ; I2C_CCD_Config:u8|iexposure_adj_delay[3]            ; I2C_CCD_Config:u8|mI2C_DATA[4]                      ; CLOCK_50   ; CLOCK_50 ; 0.000 ns                   ; 3.663 ns                   ; 2.990 ns                 ;
; -0.673 ns                               ; I2C_CCD_Config:u8|iexposure_adj_delay[3]            ; I2C_CCD_Config:u8|mI2C_DATA[8]                      ; CLOCK_50   ; CLOCK_50 ; 0.000 ns                   ; 3.663 ns                   ; 2.990 ns                 ;
; -0.673 ns                               ; I2C_CCD_Config:u8|iexposure_adj_delay[3]            ; I2C_CCD_Config:u8|mI2C_DATA[0]                      ; CLOCK_50   ; CLOCK_50 ; 0.000 ns                   ; 3.663 ns                   ; 2.990 ns                 ;
; -0.673 ns                               ; I2C_CCD_Config:u8|iexposure_adj_delay[3]            ; I2C_CCD_Config:u8|mI2C_DATA[10]                     ; CLOCK_50   ; CLOCK_50 ; 0.000 ns                   ; 3.663 ns                   ; 2.990 ns                 ;
; -0.670 ns                               ; I2C_CCD_Config:u8|iexposure_adj_delay[3]            ; I2C_CCD_Config:u8|mI2C_DATA[6]                      ; CLOCK_50   ; CLOCK_50 ; 0.000 ns                   ; 3.662 ns                   ; 2.992 ns                 ;
; -0.670 ns                               ; I2C_CCD_Config:u8|iexposure_adj_delay[3]            ; I2C_CCD_Config:u8|mI2C_DATA[7]                      ; CLOCK_50   ; CLOCK_50 ; 0.000 ns                   ; 3.662 ns                   ; 2.992 ns                 ;
; -0.587 ns                               ; I2C_CCD_Config:u8|iexposure_adj_delay[3]            ; I2C_CCD_Config:u8|C_I2C_Controller:u0|SD[1]         ; CLOCK_50   ; CLOCK_50 ; 0.000 ns                   ; 3.656 ns                   ; 3.069 ns                 ;
; -0.587 ns                               ; I2C_CCD_Config:u8|iexposure_adj_delay[3]            ; I2C_CCD_Config:u8|C_I2C_Controller:u0|SD[16]        ; CLOCK_50   ; CLOCK_50 ; 0.000 ns                   ; 3.656 ns                   ; 3.069 ns                 ;
; -0.587 ns                               ; I2C_CCD_Config:u8|iexposure_adj_delay[3]            ; I2C_CCD_Config:u8|C_I2C_Controller:u0|SD[17]        ; CLOCK_50   ; CLOCK_50 ; 0.000 ns                   ; 3.656 ns                   ; 3.069 ns                 ;
; -0.587 ns                               ; I2C_CCD_Config:u8|iexposure_adj_delay[3]            ; I2C_CCD_Config:u8|C_I2C_Controller:u0|SD[8]         ; CLOCK_50   ; CLOCK_50 ; 0.000 ns                   ; 3.656 ns                   ; 3.069 ns                 ;
; -0.587 ns                               ; I2C_CCD_Config:u8|iexposure_adj_delay[3]            ; I2C_CCD_Config:u8|C_I2C_Controller:u0|SD[9]         ; CLOCK_50   ; CLOCK_50 ; 0.000 ns                   ; 3.656 ns                   ; 3.069 ns                 ;
; -0.473 ns                               ; I2C_CCD_Config:u8|iexposure_adj_delay[2]            ; I2C_CCD_Config:u8|mI2C_DATA[19]                     ; CLOCK_50   ; CLOCK_50 ; 0.000 ns                   ; 3.668 ns                   ; 3.195 ns                 ;
; -0.473 ns                               ; I2C_CCD_Config:u8|iexposure_adj_delay[2]            ; I2C_CCD_Config:u8|mI2C_DATA[20]                     ; CLOCK_50   ; CLOCK_50 ; 0.000 ns                   ; 3.668 ns                   ; 3.195 ns                 ;
; -0.473 ns                               ; I2C_CCD_Config:u8|iexposure_adj_delay[2]            ; I2C_CCD_Config:u8|mI2C_DATA[18]                     ; CLOCK_50   ; CLOCK_50 ; 0.000 ns                   ; 3.668 ns                   ; 3.195 ns                 ;
; -0.473 ns                               ; I2C_CCD_Config:u8|iexposure_adj_delay[2]            ; I2C_CCD_Config:u8|mI2C_DATA[23]                     ; CLOCK_50   ; CLOCK_50 ; 0.000 ns                   ; 3.668 ns                   ; 3.195 ns                 ;
; -0.473 ns                               ; I2C_CCD_Config:u8|iexposure_adj_delay[2]            ; I2C_CCD_Config:u8|mI2C_DATA[21]                     ; CLOCK_50   ; CLOCK_50 ; 0.000 ns                   ; 3.668 ns                   ; 3.195 ns                 ;
; -0.473 ns                               ; I2C_CCD_Config:u8|iexposure_adj_delay[2]            ; I2C_CCD_Config:u8|mI2C_DATA[22]                     ; CLOCK_50   ; CLOCK_50 ; 0.000 ns                   ; 3.668 ns                   ; 3.195 ns                 ;
; -0.443 ns                               ; I2C_CCD_Config:u8|iexposure_adj_delay[3]            ; I2C_CCD_Config:u8|mI2C_DATA[5]                      ; CLOCK_50   ; CLOCK_50 ; 0.000 ns                   ; 3.663 ns                   ; 3.220 ns                 ;
; -0.443 ns                               ; I2C_CCD_Config:u8|iexposure_adj_delay[3]            ; I2C_CCD_Config:u8|mI2C_DATA[11]                     ; CLOCK_50   ; CLOCK_50 ; 0.000 ns                   ; 3.663 ns                   ; 3.220 ns                 ;
; -0.443 ns                               ; I2C_CCD_Config:u8|iexposure_adj_delay[3]            ; I2C_CCD_Config:u8|mI2C_DATA[9]                      ; CLOCK_50   ; CLOCK_50 ; 0.000 ns                   ; 3.663 ns                   ; 3.220 ns                 ;
; -0.436 ns                               ; I2C_CCD_Config:u8|iexposure_adj_delay[3]            ; I2C_CCD_Config:u8|mI2C_DATA[3]                      ; CLOCK_50   ; CLOCK_50 ; 0.000 ns                   ; 3.664 ns                   ; 3.228 ns                 ;
; -0.436 ns                               ; I2C_CCD_Config:u8|iexposure_adj_delay[3]            ; I2C_CCD_Config:u8|mI2C_DATA[14]                     ; CLOCK_50   ; CLOCK_50 ; 0.000 ns                   ; 3.664 ns                   ; 3.228 ns                 ;
; -0.436 ns                               ; I2C_CCD_Config:u8|iexposure_adj_delay[3]            ; I2C_CCD_Config:u8|mI2C_DATA[12]                     ; CLOCK_50   ; CLOCK_50 ; 0.000 ns                   ; 3.664 ns                   ; 3.228 ns                 ;
; -0.436 ns                               ; I2C_CCD_Config:u8|iexposure_adj_delay[3]            ; I2C_CCD_Config:u8|mI2C_DATA[13]                     ; CLOCK_50   ; CLOCK_50 ; 0.000 ns                   ; 3.664 ns                   ; 3.228 ns                 ;
; -0.436 ns                               ; I2C_CCD_Config:u8|iexposure_adj_delay[3]            ; I2C_CCD_Config:u8|mI2C_DATA[15]                     ; CLOCK_50   ; CLOCK_50 ; 0.000 ns                   ; 3.664 ns                   ; 3.228 ns                 ;
; -0.414 ns                               ; I2C_CCD_Config:u8|iexposure_adj_delay[2]            ; I2C_CCD_Config:u8|mI2C_DATA[4]                      ; CLOCK_50   ; CLOCK_50 ; 0.000 ns                   ; 3.663 ns                   ; 3.249 ns                 ;
; -0.414 ns                               ; I2C_CCD_Config:u8|iexposure_adj_delay[2]            ; I2C_CCD_Config:u8|mI2C_DATA[8]                      ; CLOCK_50   ; CLOCK_50 ; 0.000 ns                   ; 3.663 ns                   ; 3.249 ns                 ;
; -0.414 ns                               ; I2C_CCD_Config:u8|iexposure_adj_delay[2]            ; I2C_CCD_Config:u8|mI2C_DATA[0]                      ; CLOCK_50   ; CLOCK_50 ; 0.000 ns                   ; 3.663 ns                   ; 3.249 ns                 ;
; -0.414 ns                               ; I2C_CCD_Config:u8|iexposure_adj_delay[2]            ; I2C_CCD_Config:u8|mI2C_DATA[10]                     ; CLOCK_50   ; CLOCK_50 ; 0.000 ns                   ; 3.663 ns                   ; 3.249 ns                 ;
; -0.411 ns                               ; I2C_CCD_Config:u8|iexposure_adj_delay[2]            ; I2C_CCD_Config:u8|mI2C_DATA[6]                      ; CLOCK_50   ; CLOCK_50 ; 0.000 ns                   ; 3.662 ns                   ; 3.251 ns                 ;
; -0.411 ns                               ; I2C_CCD_Config:u8|iexposure_adj_delay[2]            ; I2C_CCD_Config:u8|mI2C_DATA[7]                      ; CLOCK_50   ; CLOCK_50 ; 0.000 ns                   ; 3.662 ns                   ; 3.251 ns                 ;
; -0.375 ns                               ; I2C_CCD_Config:u8|iexposure_adj_delay[3]            ; I2C_CCD_Config:u8|C_I2C_Controller:u0|SD[0]         ; CLOCK_50   ; CLOCK_50 ; 0.000 ns                   ; 3.663 ns                   ; 3.288 ns                 ;
; -0.375 ns                               ; I2C_CCD_Config:u8|iexposure_adj_delay[3]            ; I2C_CCD_Config:u8|C_I2C_Controller:u0|SD[10]        ; CLOCK_50   ; CLOCK_50 ; 0.000 ns                   ; 3.663 ns                   ; 3.288 ns                 ;
; -0.328 ns                               ; I2C_CCD_Config:u8|iexposure_adj_delay[2]            ; I2C_CCD_Config:u8|C_I2C_Controller:u0|SD[1]         ; CLOCK_50   ; CLOCK_50 ; 0.000 ns                   ; 3.656 ns                   ; 3.328 ns                 ;
; -0.328 ns                               ; I2C_CCD_Config:u8|iexposure_adj_delay[2]            ; I2C_CCD_Config:u8|C_I2C_Controller:u0|SD[16]        ; CLOCK_50   ; CLOCK_50 ; 0.000 ns                   ; 3.656 ns                   ; 3.328 ns                 ;
; -0.328 ns                               ; I2C_CCD_Config:u8|iexposure_adj_delay[2]            ; I2C_CCD_Config:u8|C_I2C_Controller:u0|SD[17]        ; CLOCK_50   ; CLOCK_50 ; 0.000 ns                   ; 3.656 ns                   ; 3.328 ns                 ;
; -0.328 ns                               ; I2C_CCD_Config:u8|iexposure_adj_delay[2]            ; I2C_CCD_Config:u8|C_I2C_Controller:u0|SD[8]         ; CLOCK_50   ; CLOCK_50 ; 0.000 ns                   ; 3.656 ns                   ; 3.328 ns                 ;
; -0.328 ns                               ; I2C_CCD_Config:u8|iexposure_adj_delay[2]            ; I2C_CCD_Config:u8|C_I2C_Controller:u0|SD[9]         ; CLOCK_50   ; CLOCK_50 ; 0.000 ns                   ; 3.656 ns                   ; 3.328 ns                 ;
; -0.184 ns                               ; I2C_CCD_Config:u8|iexposure_adj_delay[2]            ; I2C_CCD_Config:u8|mI2C_DATA[5]                      ; CLOCK_50   ; CLOCK_50 ; 0.000 ns                   ; 3.663 ns                   ; 3.479 ns                 ;
; -0.184 ns                               ; I2C_CCD_Config:u8|iexposure_adj_delay[2]            ; I2C_CCD_Config:u8|mI2C_DATA[11]                     ; CLOCK_50   ; CLOCK_50 ; 0.000 ns                   ; 3.663 ns                   ; 3.479 ns                 ;
; -0.184 ns                               ; I2C_CCD_Config:u8|iexposure_adj_delay[2]            ; I2C_CCD_Config:u8|mI2C_DATA[9]                      ; CLOCK_50   ; CLOCK_50 ; 0.000 ns                   ; 3.663 ns                   ; 3.479 ns                 ;
; -0.179 ns                               ; I2C_CCD_Config:u8|iexposure_adj_delay[3]            ; I2C_CCD_Config:u8|C_I2C_Controller:u0|SD[12]        ; CLOCK_50   ; CLOCK_50 ; 0.000 ns                   ; 3.663 ns                   ; 3.484 ns                 ;
; -0.177 ns                               ; I2C_CCD_Config:u8|iexposure_adj_delay[2]            ; I2C_CCD_Config:u8|mI2C_DATA[3]                      ; CLOCK_50   ; CLOCK_50 ; 0.000 ns                   ; 3.664 ns                   ; 3.487 ns                 ;
; -0.177 ns                               ; I2C_CCD_Config:u8|iexposure_adj_delay[2]            ; I2C_CCD_Config:u8|mI2C_DATA[14]                     ; CLOCK_50   ; CLOCK_50 ; 0.000 ns                   ; 3.664 ns                   ; 3.487 ns                 ;
; -0.177 ns                               ; I2C_CCD_Config:u8|iexposure_adj_delay[2]            ; I2C_CCD_Config:u8|mI2C_DATA[12]                     ; CLOCK_50   ; CLOCK_50 ; 0.000 ns                   ; 3.664 ns                   ; 3.487 ns                 ;
; -0.177 ns                               ; I2C_CCD_Config:u8|iexposure_adj_delay[2]            ; I2C_CCD_Config:u8|mI2C_DATA[13]                     ; CLOCK_50   ; CLOCK_50 ; 0.000 ns                   ; 3.664 ns                   ; 3.487 ns                 ;
; -0.177 ns                               ; I2C_CCD_Config:u8|iexposure_adj_delay[2]            ; I2C_CCD_Config:u8|mI2C_DATA[15]                     ; CLOCK_50   ; CLOCK_50 ; 0.000 ns                   ; 3.664 ns                   ; 3.487 ns                 ;
; -0.174 ns                               ; I2C_CCD_Config:u8|iexposure_adj_delay[3]            ; I2C_CCD_Config:u8|C_I2C_Controller:u0|SD[5]         ; CLOCK_50   ; CLOCK_50 ; 0.000 ns                   ; 3.656 ns                   ; 3.482 ns                 ;
; -0.174 ns                               ; I2C_CCD_Config:u8|iexposure_adj_delay[3]            ; I2C_CCD_Config:u8|C_I2C_Controller:u0|SD[4]         ; CLOCK_50   ; CLOCK_50 ; 0.000 ns                   ; 3.656 ns                   ; 3.482 ns                 ;
; -0.174 ns                               ; I2C_CCD_Config:u8|iexposure_adj_delay[3]            ; I2C_CCD_Config:u8|C_I2C_Controller:u0|SD[3]         ; CLOCK_50   ; CLOCK_50 ; 0.000 ns                   ; 3.656 ns                   ; 3.482 ns                 ;
; -0.174 ns                               ; I2C_CCD_Config:u8|iexposure_adj_delay[3]            ; I2C_CCD_Config:u8|C_I2C_Controller:u0|SD[2]         ; CLOCK_50   ; CLOCK_50 ; 0.000 ns                   ; 3.656 ns                   ; 3.482 ns                 ;
; -0.174 ns                               ; I2C_CCD_Config:u8|iexposure_adj_delay[3]            ; I2C_CCD_Config:u8|C_I2C_Controller:u0|SD[18]        ; CLOCK_50   ; CLOCK_50 ; 0.000 ns                   ; 3.656 ns                   ; 3.482 ns                 ;
; -0.174 ns                               ; I2C_CCD_Config:u8|iexposure_adj_delay[3]            ; I2C_CCD_Config:u8|C_I2C_Controller:u0|SD[19]        ; CLOCK_50   ; CLOCK_50 ; 0.000 ns                   ; 3.656 ns                   ; 3.482 ns                 ;
; -0.174 ns                               ; I2C_CCD_Config:u8|iexposure_adj_delay[3]            ; I2C_CCD_Config:u8|C_I2C_Controller:u0|SD[23]        ; CLOCK_50   ; CLOCK_50 ; 0.000 ns                   ; 3.656 ns                   ; 3.482 ns                 ;
; -0.174 ns                               ; I2C_CCD_Config:u8|iexposure_adj_delay[3]            ; I2C_CCD_Config:u8|C_I2C_Controller:u0|SD[21]        ; CLOCK_50   ; CLOCK_50 ; 0.000 ns                   ; 3.656 ns                   ; 3.482 ns                 ;
; -0.174 ns                               ; I2C_CCD_Config:u8|iexposure_adj_delay[3]            ; I2C_CCD_Config:u8|C_I2C_Controller:u0|SD[20]        ; CLOCK_50   ; CLOCK_50 ; 0.000 ns                   ; 3.656 ns                   ; 3.482 ns                 ;
; -0.174 ns                               ; I2C_CCD_Config:u8|iexposure_adj_delay[3]            ; I2C_CCD_Config:u8|C_I2C_Controller:u0|SD[22]        ; CLOCK_50   ; CLOCK_50 ; 0.000 ns                   ; 3.656 ns                   ; 3.482 ns                 ;
; -0.174 ns                               ; I2C_CCD_Config:u8|iexposure_adj_delay[3]            ; I2C_CCD_Config:u8|C_I2C_Controller:u0|SD[15]        ; CLOCK_50   ; CLOCK_50 ; 0.000 ns                   ; 3.656 ns                   ; 3.482 ns                 ;
; -0.174 ns                               ; I2C_CCD_Config:u8|iexposure_adj_delay[3]            ; I2C_CCD_Config:u8|C_I2C_Controller:u0|SD[11]        ; CLOCK_50   ; CLOCK_50 ; 0.000 ns                   ; 3.656 ns                   ; 3.482 ns                 ;
; -0.116 ns                               ; I2C_CCD_Config:u8|iexposure_adj_delay[2]            ; I2C_CCD_Config:u8|C_I2C_Controller:u0|SD[0]         ; CLOCK_50   ; CLOCK_50 ; 0.000 ns                   ; 3.663 ns                   ; 3.547 ns                 ;
; -0.116 ns                               ; I2C_CCD_Config:u8|iexposure_adj_delay[2]            ; I2C_CCD_Config:u8|C_I2C_Controller:u0|SD[10]        ; CLOCK_50   ; CLOCK_50 ; 0.000 ns                   ; 3.663 ns                   ; 3.547 ns                 ;
; -0.115 ns                               ; I2C_CCD_Config:u8|iexposure_adj_delay[3]            ; I2C_CCD_Config:u8|C_I2C_Controller:u0|SD[13]        ; CLOCK_50   ; CLOCK_50 ; 0.000 ns                   ; 3.662 ns                   ; 3.547 ns                 ;
; -0.115 ns                               ; I2C_CCD_Config:u8|iexposure_adj_delay[3]            ; I2C_CCD_Config:u8|C_I2C_Controller:u0|SD[14]        ; CLOCK_50   ; CLOCK_50 ; 0.000 ns                   ; 3.662 ns                   ; 3.547 ns                 ;
; -0.115 ns                               ; I2C_CCD_Config:u8|iexposure_adj_delay[3]            ; I2C_CCD_Config:u8|C_I2C_Controller:u0|SD[6]         ; CLOCK_50   ; CLOCK_50 ; 0.000 ns                   ; 3.662 ns                   ; 3.547 ns                 ;
; -0.115 ns                               ; I2C_CCD_Config:u8|iexposure_adj_delay[3]            ; I2C_CCD_Config:u8|C_I2C_Controller:u0|SD[7]         ; CLOCK_50   ; CLOCK_50 ; 0.000 ns                   ; 3.662 ns                   ; 3.547 ns                 ;
; 0.004 ns                                ; I2C_CCD_Config:u8|senosr_exposure[2]                ; I2C_CCD_Config:u8|mI2C_DATA[0]                      ; CLOCK_50   ; CLOCK_50 ; 0.000 ns                   ; 3.677 ns                   ; 3.681 ns                 ;
; 0.080 ns                                ; I2C_CCD_Config:u8|iexposure_adj_delay[2]            ; I2C_CCD_Config:u8|C_I2C_Controller:u0|SD[12]        ; CLOCK_50   ; CLOCK_50 ; 0.000 ns                   ; 3.663 ns                   ; 3.743 ns                 ;
; 0.082 ns                                ; C_Reset_Delay:u2|oRST_2                             ; I2C_CCD_Config:u8|mI2C_DATA[2]                      ; CLOCK_50   ; CLOCK_50 ; 0.000 ns                   ; 3.668 ns                   ; 3.750 ns                 ;
; 0.082 ns                                ; C_Reset_Delay:u2|oRST_2                             ; I2C_CCD_Config:u8|mI2C_DATA[17]                     ; CLOCK_50   ; CLOCK_50 ; 0.000 ns                   ; 3.668 ns                   ; 3.750 ns                 ;
; 0.082 ns                                ; C_Reset_Delay:u2|oRST_2                             ; I2C_CCD_Config:u8|mI2C_DATA[1]                      ; CLOCK_50   ; CLOCK_50 ; 0.000 ns                   ; 3.668 ns                   ; 3.750 ns                 ;
; 0.082 ns                                ; C_Reset_Delay:u2|oRST_2                             ; I2C_CCD_Config:u8|mI2C_DATA[16]                     ; CLOCK_50   ; CLOCK_50 ; 0.000 ns                   ; 3.668 ns                   ; 3.750 ns                 ;
; 0.085 ns                                ; I2C_CCD_Config:u8|iexposure_adj_delay[2]            ; I2C_CCD_Config:u8|C_I2C_Controller:u0|SD[5]         ; CLOCK_50   ; CLOCK_50 ; 0.000 ns                   ; 3.656 ns                   ; 3.741 ns                 ;
; 0.085 ns                                ; I2C_CCD_Config:u8|iexposure_adj_delay[2]            ; I2C_CCD_Config:u8|C_I2C_Controller:u0|SD[4]         ; CLOCK_50   ; CLOCK_50 ; 0.000 ns                   ; 3.656 ns                   ; 3.741 ns                 ;
; 0.085 ns                                ; I2C_CCD_Config:u8|iexposure_adj_delay[2]            ; I2C_CCD_Config:u8|C_I2C_Controller:u0|SD[3]         ; CLOCK_50   ; CLOCK_50 ; 0.000 ns                   ; 3.656 ns                   ; 3.741 ns                 ;
; 0.085 ns                                ; I2C_CCD_Config:u8|iexposure_adj_delay[2]            ; I2C_CCD_Config:u8|C_I2C_Controller:u0|SD[2]         ; CLOCK_50   ; CLOCK_50 ; 0.000 ns                   ; 3.656 ns                   ; 3.741 ns                 ;
; 0.085 ns                                ; I2C_CCD_Config:u8|iexposure_adj_delay[2]            ; I2C_CCD_Config:u8|C_I2C_Controller:u0|SD[18]        ; CLOCK_50   ; CLOCK_50 ; 0.000 ns                   ; 3.656 ns                   ; 3.741 ns                 ;
; 0.085 ns                                ; I2C_CCD_Config:u8|iexposure_adj_delay[2]            ; I2C_CCD_Config:u8|C_I2C_Controller:u0|SD[19]        ; CLOCK_50   ; CLOCK_50 ; 0.000 ns                   ; 3.656 ns                   ; 3.741 ns                 ;
; 0.085 ns                                ; I2C_CCD_Config:u8|iexposure_adj_delay[2]            ; I2C_CCD_Config:u8|C_I2C_Controller:u0|SD[23]        ; CLOCK_50   ; CLOCK_50 ; 0.000 ns                   ; 3.656 ns                   ; 3.741 ns                 ;
; 0.085 ns                                ; I2C_CCD_Config:u8|iexposure_adj_delay[2]            ; I2C_CCD_Config:u8|C_I2C_Controller:u0|SD[21]        ; CLOCK_50   ; CLOCK_50 ; 0.000 ns                   ; 3.656 ns                   ; 3.741 ns                 ;
; 0.085 ns                                ; I2C_CCD_Config:u8|iexposure_adj_delay[2]            ; I2C_CCD_Config:u8|C_I2C_Controller:u0|SD[20]        ; CLOCK_50   ; CLOCK_50 ; 0.000 ns                   ; 3.656 ns                   ; 3.741 ns                 ;
; 0.085 ns                                ; I2C_CCD_Config:u8|iexposure_adj_delay[2]            ; I2C_CCD_Config:u8|C_I2C_Controller:u0|SD[22]        ; CLOCK_50   ; CLOCK_50 ; 0.000 ns                   ; 3.656 ns                   ; 3.741 ns                 ;
; 0.085 ns                                ; I2C_CCD_Config:u8|iexposure_adj_delay[2]            ; I2C_CCD_Config:u8|C_I2C_Controller:u0|SD[15]        ; CLOCK_50   ; CLOCK_50 ; 0.000 ns                   ; 3.656 ns                   ; 3.741 ns                 ;
; 0.085 ns                                ; I2C_CCD_Config:u8|iexposure_adj_delay[2]            ; I2C_CCD_Config:u8|C_I2C_Controller:u0|SD[11]        ; CLOCK_50   ; CLOCK_50 ; 0.000 ns                   ; 3.656 ns                   ; 3.741 ns                 ;
; 0.144 ns                                ; I2C_CCD_Config:u8|iexposure_adj_delay[2]            ; I2C_CCD_Config:u8|C_I2C_Controller:u0|SD[13]        ; CLOCK_50   ; CLOCK_50 ; 0.000 ns                   ; 3.662 ns                   ; 3.806 ns                 ;
; 0.144 ns                                ; I2C_CCD_Config:u8|iexposure_adj_delay[2]            ; I2C_CCD_Config:u8|C_I2C_Controller:u0|SD[14]        ; CLOCK_50   ; CLOCK_50 ; 0.000 ns                   ; 3.662 ns                   ; 3.806 ns                 ;
; 0.144 ns                                ; I2C_CCD_Config:u8|iexposure_adj_delay[2]            ; I2C_CCD_Config:u8|C_I2C_Controller:u0|SD[6]         ; CLOCK_50   ; CLOCK_50 ; 0.000 ns                   ; 3.662 ns                   ; 3.806 ns                 ;
; 0.144 ns                                ; I2C_CCD_Config:u8|iexposure_adj_delay[2]            ; I2C_CCD_Config:u8|C_I2C_Controller:u0|SD[7]         ; CLOCK_50   ; CLOCK_50 ; 0.000 ns                   ; 3.662 ns                   ; 3.806 ns                 ;
; 0.148 ns                                ; I2C_CCD_Config:u8|combo_cnt[24]                     ; I2C_CCD_Config:u8|mI2C_DATA[2]                      ; CLOCK_50   ; CLOCK_50 ; 0.000 ns                   ; 3.666 ns                   ; 3.814 ns                 ;
; 0.148 ns                                ; I2C_CCD_Config:u8|combo_cnt[24]                     ; I2C_CCD_Config:u8|mI2C_DATA[17]                     ; CLOCK_50   ; CLOCK_50 ; 0.000 ns                   ; 3.666 ns                   ; 3.814 ns                 ;
; 0.148 ns                                ; I2C_CCD_Config:u8|combo_cnt[24]                     ; I2C_CCD_Config:u8|mI2C_DATA[1]                      ; CLOCK_50   ; CLOCK_50 ; 0.000 ns                   ; 3.666 ns                   ; 3.814 ns                 ;
; 0.148 ns                                ; I2C_CCD_Config:u8|combo_cnt[24]                     ; I2C_CCD_Config:u8|mI2C_DATA[16]                     ; CLOCK_50   ; CLOCK_50 ; 0.000 ns                   ; 3.666 ns                   ; 3.814 ns                 ;
; 0.311 ns                                ; C_Reset_Delay:u2|oRST_2                             ; I2C_CCD_Config:u8|mI2C_DATA[19]                     ; CLOCK_50   ; CLOCK_50 ; 0.000 ns                   ; 3.668 ns                   ; 3.979 ns                 ;
; 0.311 ns                                ; C_Reset_Delay:u2|oRST_2                             ; I2C_CCD_Config:u8|mI2C_DATA[20]                     ; CLOCK_50   ; CLOCK_50 ; 0.000 ns                   ; 3.668 ns                   ; 3.979 ns                 ;
; 0.311 ns                                ; C_Reset_Delay:u2|oRST_2                             ; I2C_CCD_Config:u8|mI2C_DATA[18]                     ; CLOCK_50   ; CLOCK_50 ; 0.000 ns                   ; 3.668 ns                   ; 3.979 ns                 ;
; 0.311 ns                                ; C_Reset_Delay:u2|oRST_2                             ; I2C_CCD_Config:u8|mI2C_DATA[23]                     ; CLOCK_50   ; CLOCK_50 ; 0.000 ns                   ; 3.668 ns                   ; 3.979 ns                 ;
; 0.311 ns                                ; C_Reset_Delay:u2|oRST_2                             ; I2C_CCD_Config:u8|mI2C_DATA[21]                     ; CLOCK_50   ; CLOCK_50 ; 0.000 ns                   ; 3.668 ns                   ; 3.979 ns                 ;
; 0.311 ns                                ; C_Reset_Delay:u2|oRST_2                             ; I2C_CCD_Config:u8|mI2C_DATA[22]                     ; CLOCK_50   ; CLOCK_50 ; 0.000 ns                   ; 3.668 ns                   ; 3.979 ns                 ;
; 0.370 ns                                ; C_Reset_Delay:u2|oRST_2                             ; I2C_CCD_Config:u8|mI2C_DATA[4]                      ; CLOCK_50   ; CLOCK_50 ; 0.000 ns                   ; 3.663 ns                   ; 4.033 ns                 ;
; 0.370 ns                                ; C_Reset_Delay:u2|oRST_2                             ; I2C_CCD_Config:u8|mI2C_DATA[8]                      ; CLOCK_50   ; CLOCK_50 ; 0.000 ns                   ; 3.663 ns                   ; 4.033 ns                 ;
; 0.370 ns                                ; C_Reset_Delay:u2|oRST_2                             ; I2C_CCD_Config:u8|mI2C_DATA[0]                      ; CLOCK_50   ; CLOCK_50 ; 0.000 ns                   ; 3.663 ns                   ; 4.033 ns                 ;
; 0.370 ns                                ; C_Reset_Delay:u2|oRST_2                             ; I2C_CCD_Config:u8|mI2C_DATA[10]                     ; CLOCK_50   ; CLOCK_50 ; 0.000 ns                   ; 3.663 ns                   ; 4.033 ns                 ;
; 0.373 ns                                ; C_Reset_Delay:u2|oRST_2                             ; I2C_CCD_Config:u8|mI2C_DATA[6]                      ; CLOCK_50   ; CLOCK_50 ; 0.000 ns                   ; 3.662 ns                   ; 4.035 ns                 ;
; 0.373 ns                                ; C_Reset_Delay:u2|oRST_2                             ; I2C_CCD_Config:u8|mI2C_DATA[7]                      ; CLOCK_50   ; CLOCK_50 ; 0.000 ns                   ; 3.662 ns                   ; 4.035 ns                 ;
; 0.377 ns                                ; I2C_CCD_Config:u8|combo_cnt[24]                     ; I2C_CCD_Config:u8|mI2C_DATA[19]                     ; CLOCK_50   ; CLOCK_50 ; 0.000 ns                   ; 3.666 ns                   ; 4.043 ns                 ;
; 0.377 ns                                ; I2C_CCD_Config:u8|combo_cnt[24]                     ; I2C_CCD_Config:u8|mI2C_DATA[20]                     ; CLOCK_50   ; CLOCK_50 ; 0.000 ns                   ; 3.666 ns                   ; 4.043 ns                 ;
; 0.377 ns                                ; I2C_CCD_Config:u8|combo_cnt[24]                     ; I2C_CCD_Config:u8|mI2C_DATA[18]                     ; CLOCK_50   ; CLOCK_50 ; 0.000 ns                   ; 3.666 ns                   ; 4.043 ns                 ;
; 0.377 ns                                ; I2C_CCD_Config:u8|combo_cnt[24]                     ; I2C_CCD_Config:u8|mI2C_DATA[23]                     ; CLOCK_50   ; CLOCK_50 ; 0.000 ns                   ; 3.666 ns                   ; 4.043 ns                 ;
; 0.377 ns                                ; I2C_CCD_Config:u8|combo_cnt[24]                     ; I2C_CCD_Config:u8|mI2C_DATA[21]                     ; CLOCK_50   ; CLOCK_50 ; 0.000 ns                   ; 3.666 ns                   ; 4.043 ns                 ;
; 0.377 ns                                ; I2C_CCD_Config:u8|combo_cnt[24]                     ; I2C_CCD_Config:u8|mI2C_DATA[22]                     ; CLOCK_50   ; CLOCK_50 ; 0.000 ns                   ; 3.666 ns                   ; 4.043 ns                 ;
; 0.391 ns                                ; I2C_CCD_Config:u8|C_I2C_Controller:u0|SCLK          ; I2C_CCD_Config:u8|C_I2C_Controller:u0|SCLK          ; CLOCK_50   ; CLOCK_50 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; I2C_CCD_Config:u8|senosr_exposure[2]                ; I2C_CCD_Config:u8|senosr_exposure[2]                ; CLOCK_50   ; CLOCK_50 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; I2C_CCD_Config:u8|C_I2C_Controller:u0|ACK2          ; I2C_CCD_Config:u8|C_I2C_Controller:u0|ACK2          ; CLOCK_50   ; CLOCK_50 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; I2C_CCD_Config:u8|C_I2C_Controller:u0|ACK1          ; I2C_CCD_Config:u8|C_I2C_Controller:u0|ACK1          ; CLOCK_50   ; CLOCK_50 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; I2C_CCD_Config:u8|C_I2C_Controller:u0|ACK3          ; I2C_CCD_Config:u8|C_I2C_Controller:u0|ACK3          ; CLOCK_50   ; CLOCK_50 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; I2C_CCD_Config:u8|LUT_INDEX[0]                      ; I2C_CCD_Config:u8|LUT_INDEX[0]                      ; CLOCK_50   ; CLOCK_50 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; I2C_CCD_Config:u8|mSetup_ST.0001                    ; I2C_CCD_Config:u8|mSetup_ST.0001                    ; CLOCK_50   ; CLOCK_50 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; I2C_CCD_Config:u8|C_I2C_Controller:u0|END           ; I2C_CCD_Config:u8|C_I2C_Controller:u0|END           ; CLOCK_50   ; CLOCK_50 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; I2C_CCD_Config:u8|mI2C_GO                           ; I2C_CCD_Config:u8|mI2C_GO                           ; CLOCK_50   ; CLOCK_50 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; I2C_CCD_Config:u8|mI2C_CTRL_CLK                     ; I2C_CCD_Config:u8|mI2C_CTRL_CLK                     ; CLOCK_50   ; CLOCK_50 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; I2C_CCD_Config:u8|C_I2C_Controller:u0|SDO           ; I2C_CCD_Config:u8|C_I2C_Controller:u0|SDO           ; CLOCK_50   ; CLOCK_50 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; rClk[0]                                             ; rClk[0]                                             ; CLOCK_50   ; CLOCK_50 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; I2C_AV_Config:u1|I2C_Controller:u0|SCLK             ; I2C_AV_Config:u1|I2C_Controller:u0|SCLK             ; CLOCK_50   ; CLOCK_50 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; I2C_AV_Config:u1|mI2C_DATA[22]                      ; I2C_AV_Config:u1|mI2C_DATA[22]                      ; CLOCK_50   ; CLOCK_50 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; I2C_AV_Config:u1|I2C_Controller:u0|SDO              ; I2C_AV_Config:u1|I2C_Controller:u0|SDO              ; CLOCK_50   ; CLOCK_50 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; I2C_AV_Config:u1|I2C_Controller:u0|ACK1             ; I2C_AV_Config:u1|I2C_Controller:u0|ACK1             ; CLOCK_50   ; CLOCK_50 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; I2C_AV_Config:u1|I2C_Controller:u0|ACK3             ; I2C_AV_Config:u1|I2C_Controller:u0|ACK3             ; CLOCK_50   ; CLOCK_50 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; I2C_AV_Config:u1|I2C_Controller:u0|ACK2             ; I2C_AV_Config:u1|I2C_Controller:u0|ACK2             ; CLOCK_50   ; CLOCK_50 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; I2C_AV_Config:u1|LUT_INDEX[0]                       ; I2C_AV_Config:u1|LUT_INDEX[0]                       ; CLOCK_50   ; CLOCK_50 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; I2C_AV_Config:u1|mSetup_ST.0001                     ; I2C_AV_Config:u1|mSetup_ST.0001                     ; CLOCK_50   ; CLOCK_50 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; I2C_AV_Config:u1|I2C_Controller:u0|END              ; I2C_AV_Config:u1|I2C_Controller:u0|END              ; CLOCK_50   ; CLOCK_50 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; I2C_AV_Config:u1|mI2C_CTRL_CLK                      ; I2C_AV_Config:u1|mI2C_CTRL_CLK                      ; CLOCK_50   ; CLOCK_50 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; I2C_AV_Config:u1|mI2C_GO                            ; I2C_AV_Config:u1|mI2C_GO                            ; CLOCK_50   ; CLOCK_50 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; C_Reset_Delay:u2|oRST_0                             ; C_Reset_Delay:u2|oRST_0                             ; CLOCK_50   ; CLOCK_50 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; Reset_Delay:delay1|Cont[0]                          ; Reset_Delay:delay1|Cont[0]                          ; CLOCK_50   ; CLOCK_50 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; C_Reset_Delay:u2|oRST_1                             ; C_Reset_Delay:u2|oRST_1                             ; CLOCK_50   ; CLOCK_50 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; C_Reset_Delay:u2|Cont[0]                            ; C_Reset_Delay:u2|Cont[0]                            ; CLOCK_50   ; CLOCK_50 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; C_Reset_Delay:u2|oRST_2                             ; C_Reset_Delay:u2|oRST_2                             ; CLOCK_50   ; CLOCK_50 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.436 ns                                ; I2C_CCD_Config:u8|combo_cnt[24]                     ; I2C_CCD_Config:u8|mI2C_DATA[4]                      ; CLOCK_50   ; CLOCK_50 ; 0.000 ns                   ; 3.661 ns                   ; 4.097 ns                 ;
; 0.436 ns                                ; I2C_CCD_Config:u8|combo_cnt[24]                     ; I2C_CCD_Config:u8|mI2C_DATA[8]                      ; CLOCK_50   ; CLOCK_50 ; 0.000 ns                   ; 3.661 ns                   ; 4.097 ns                 ;
; 0.436 ns                                ; I2C_CCD_Config:u8|combo_cnt[24]                     ; I2C_CCD_Config:u8|mI2C_DATA[0]                      ; CLOCK_50   ; CLOCK_50 ; 0.000 ns                   ; 3.661 ns                   ; 4.097 ns                 ;
; 0.436 ns                                ; I2C_CCD_Config:u8|combo_cnt[24]                     ; I2C_CCD_Config:u8|mI2C_DATA[10]                     ; CLOCK_50   ; CLOCK_50 ; 0.000 ns                   ; 3.661 ns                   ; 4.097 ns                 ;
; 0.439 ns                                ; I2C_CCD_Config:u8|combo_cnt[24]                     ; I2C_CCD_Config:u8|mI2C_DATA[6]                      ; CLOCK_50   ; CLOCK_50 ; 0.000 ns                   ; 3.660 ns                   ; 4.099 ns                 ;
; 0.439 ns                                ; I2C_CCD_Config:u8|combo_cnt[24]                     ; I2C_CCD_Config:u8|mI2C_DATA[7]                      ; CLOCK_50   ; CLOCK_50 ; 0.000 ns                   ; 3.660 ns                   ; 4.099 ns                 ;
; 0.456 ns                                ; C_Reset_Delay:u2|oRST_2                             ; I2C_CCD_Config:u8|C_I2C_Controller:u0|SD[1]         ; CLOCK_50   ; CLOCK_50 ; 0.000 ns                   ; 3.656 ns                   ; 4.112 ns                 ;
; 0.456 ns                                ; C_Reset_Delay:u2|oRST_2                             ; I2C_CCD_Config:u8|C_I2C_Controller:u0|SD[16]        ; CLOCK_50   ; CLOCK_50 ; 0.000 ns                   ; 3.656 ns                   ; 4.112 ns                 ;
; 0.456 ns                                ; C_Reset_Delay:u2|oRST_2                             ; I2C_CCD_Config:u8|C_I2C_Controller:u0|SD[17]        ; CLOCK_50   ; CLOCK_50 ; 0.000 ns                   ; 3.656 ns                   ; 4.112 ns                 ;
; 0.456 ns                                ; C_Reset_Delay:u2|oRST_2                             ; I2C_CCD_Config:u8|C_I2C_Controller:u0|SD[8]         ; CLOCK_50   ; CLOCK_50 ; 0.000 ns                   ; 3.656 ns                   ; 4.112 ns                 ;
; 0.456 ns                                ; C_Reset_Delay:u2|oRST_2                             ; I2C_CCD_Config:u8|C_I2C_Controller:u0|SD[9]         ; CLOCK_50   ; CLOCK_50 ; 0.000 ns                   ; 3.656 ns                   ; 4.112 ns                 ;
; 0.521 ns                                ; I2C_CCD_Config:u8|iexposure_adj_delay[2]            ; I2C_CCD_Config:u8|iexposure_adj_delay[3]            ; CLOCK_50   ; CLOCK_50 ; 0.000 ns                   ; 0.016 ns                   ; 0.537 ns                 ;
; 0.522 ns                                ; I2C_CCD_Config:u8|combo_cnt[24]                     ; I2C_CCD_Config:u8|C_I2C_Controller:u0|SD[1]         ; CLOCK_50   ; CLOCK_50 ; 0.000 ns                   ; 3.654 ns                   ; 4.176 ns                 ;
; 0.522 ns                                ; I2C_CCD_Config:u8|combo_cnt[24]                     ; I2C_CCD_Config:u8|C_I2C_Controller:u0|SD[16]        ; CLOCK_50   ; CLOCK_50 ; 0.000 ns                   ; 3.654 ns                   ; 4.176 ns                 ;
; 0.522 ns                                ; I2C_CCD_Config:u8|combo_cnt[24]                     ; I2C_CCD_Config:u8|C_I2C_Controller:u0|SD[17]        ; CLOCK_50   ; CLOCK_50 ; 0.000 ns                   ; 3.654 ns                   ; 4.176 ns                 ;
; 0.522 ns                                ; I2C_CCD_Config:u8|combo_cnt[24]                     ; I2C_CCD_Config:u8|C_I2C_Controller:u0|SD[8]         ; CLOCK_50   ; CLOCK_50 ; 0.000 ns                   ; 3.654 ns                   ; 4.176 ns                 ;
; 0.522 ns                                ; I2C_CCD_Config:u8|combo_cnt[24]                     ; I2C_CCD_Config:u8|C_I2C_Controller:u0|SD[9]         ; CLOCK_50   ; CLOCK_50 ; 0.000 ns                   ; 3.654 ns                   ; 4.176 ns                 ;
; 0.528 ns                                ; I2C_CCD_Config:u8|iexposure_adj_delay[0]            ; I2C_CCD_Config:u8|iexposure_adj_delay[1]            ; CLOCK_50   ; CLOCK_50 ; 0.000 ns                   ; 0.016 ns                   ; 0.544 ns                 ;
; 0.528 ns                                ; I2C_AV_Config:u1|mSetup_ST.0001                     ; I2C_AV_Config:u1|mSetup_ST.0010                     ; CLOCK_50   ; CLOCK_50 ; 0.000 ns                   ; 0.016 ns                   ; 0.544 ns                 ;
; 0.529 ns                                ; I2C_CCD_Config:u8|mSetup_ST.0000                    ; I2C_CCD_Config:u8|mSetup_ST.0001                    ; CLOCK_50   ; CLOCK_50 ; 0.000 ns                   ; 0.016 ns                   ; 0.545 ns                 ;
; 0.529 ns                                ; I2C_AV_Config:u1|mSetup_ST.0001                     ; I2C_AV_Config:u1|mI2C_GO                            ; CLOCK_50   ; CLOCK_50 ; 0.000 ns                   ; 0.016 ns                   ; 0.545 ns                 ;
; 0.531 ns                                ; I2C_CCD_Config:u8|mI2C_CLK_DIV[15]                  ; I2C_CCD_Config:u8|mI2C_CLK_DIV[15]                  ; CLOCK_50   ; CLOCK_50 ; 0.000 ns                   ; 0.016 ns                   ; 0.547 ns                 ;
; 0.531 ns                                ; I2C_AV_Config:u1|mI2C_CLK_DIV[15]                   ; I2C_AV_Config:u1|mI2C_CLK_DIV[15]                   ; CLOCK_50   ; CLOCK_50 ; 0.000 ns                   ; 0.016 ns                   ; 0.547 ns                 ;
; 0.531 ns                                ; C_Reset_Delay:u2|Cont[31]                           ; C_Reset_Delay:u2|Cont[31]                           ; CLOCK_50   ; CLOCK_50 ; 0.000 ns                   ; 0.016 ns                   ; 0.547 ns                 ;
; 0.533 ns                                ; I2C_AV_Config:u1|mSetup_ST.0001                     ; I2C_AV_Config:u1|mSetup_ST.0000                     ; CLOCK_50   ; CLOCK_50 ; 0.000 ns                   ; 0.016 ns                   ; 0.549 ns                 ;
; 0.535 ns                                ; I2C_CCD_Config:u8|mSetup_ST.0001                    ; I2C_CCD_Config:u8|mSetup_ST.0010                    ; CLOCK_50   ; CLOCK_50 ; 0.000 ns                   ; 0.016 ns                   ; 0.551 ns                 ;
; 0.537 ns                                ; I2C_CCD_Config:u8|mSetup_ST.0001                    ; I2C_CCD_Config:u8|mI2C_GO                           ; CLOCK_50   ; CLOCK_50 ; 0.000 ns                   ; 0.016 ns                   ; 0.553 ns                 ;
; 0.539 ns                                ; Reset_Delay:delay1|Cont[23]                         ; Reset_Delay:delay1|Cont[23]                         ; CLOCK_50   ; CLOCK_50 ; 0.000 ns                   ; 0.016 ns                   ; 0.555 ns                 ;
; 0.547 ns                                ; I2C_CCD_Config:u8|C_I2C_Controller:u0|SD_COUNTER[6] ; I2C_CCD_Config:u8|C_I2C_Controller:u0|SD_COUNTER[6] ; CLOCK_50   ; CLOCK_50 ; 0.000 ns                   ; 0.016 ns                   ; 0.563 ns                 ;
; 0.600 ns                                ; C_Reset_Delay:u2|oRST_2                             ; I2C_CCD_Config:u8|mI2C_DATA[5]                      ; CLOCK_50   ; CLOCK_50 ; 0.000 ns                   ; 3.663 ns                   ; 4.263 ns                 ;
; 0.600 ns                                ; C_Reset_Delay:u2|oRST_2                             ; I2C_CCD_Config:u8|mI2C_DATA[11]                     ; CLOCK_50   ; CLOCK_50 ; 0.000 ns                   ; 3.663 ns                   ; 4.263 ns                 ;
; 0.600 ns                                ; C_Reset_Delay:u2|oRST_2                             ; I2C_CCD_Config:u8|mI2C_DATA[9]                      ; CLOCK_50   ; CLOCK_50 ; 0.000 ns                   ; 3.663 ns                   ; 4.263 ns                 ;
; 0.607 ns                                ; C_Reset_Delay:u2|oRST_2                             ; I2C_CCD_Config:u8|mI2C_DATA[3]                      ; CLOCK_50   ; CLOCK_50 ; 0.000 ns                   ; 3.664 ns                   ; 4.271 ns                 ;
; 0.607 ns                                ; C_Reset_Delay:u2|oRST_2                             ; I2C_CCD_Config:u8|mI2C_DATA[14]                     ; CLOCK_50   ; CLOCK_50 ; 0.000 ns                   ; 3.664 ns                   ; 4.271 ns                 ;
; Timing analysis restricted to 200 rows. ; To change the limit use Settings (Assignments menu) ;                                                     ;            ;          ;                            ;                            ;                          ;
+-----------------------------------------+-----------------------------------------------------+-----------------------------------------------------+------------+----------+----------------------------+----------------------------+--------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Hold: 'GPIO_1[0]'                                                                                                                                                                                                                                                                                                                                                                                                                                                              ;
+------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------+------------+-----------+----------------------------+----------------------------+--------------------------+
; Minimum Slack                            ; From                                                                                                                                                         ; To                                                                                                                                                           ; From Clock ; To Clock  ; Required Hold Relationship ; Required Shortest P2P Time ; Actual Shortest P2P Time ;
+------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------+------------+-----------+----------------------------+----------------------------+--------------------------+
; Not operational: Clock Skew > Data Delay ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe12|dffe13a[8] ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe12|dffe14a[8] ; GPIO_1[0]  ; GPIO_1[0] ; None                       ; None                       ; 0.812 ns                 ;
; Not operational: Clock Skew > Data Delay ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe12|dffe13a[4] ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe12|dffe14a[4] ; GPIO_1[0]  ; GPIO_1[0] ; None                       ; None                       ; 0.856 ns                 ;
; Not operational: Clock Skew > Data Delay ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe12|dffe13a[0] ; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe12|dffe14a[0] ; GPIO_1[0]  ; GPIO_1[0] ; None                       ; None                       ; 0.884 ns                 ;
+------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------+------------+-----------+----------------------------+----------------------------+--------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; tsu                                                                                                                                                                                                                                            ;
+-----------------------------------------+-----------------------------------------------------+------------+---------------+-------------------------------------------------------------------------------------------------------+-----------+
; Slack                                   ; Required tsu                                        ; Actual tsu ; From          ; To                                                                                                    ; To Clock  ;
+-----------------------------------------+-----------------------------------------------------+------------+---------------+-------------------------------------------------------------------------------------------------------+-----------+
; N/A                                     ; None                                                ; 11.006 ns  ; SRAM_DQ[1]    ; system_0:u0|cpu_0:the_cpu_0|d_readdata_d1[17]                                                         ; CLOCK_50  ;
; N/A                                     ; None                                                ; 10.777 ns  ; SRAM_DQ[5]    ; system_0:u0|cpu_0:the_cpu_0|d_readdata_d1[21]                                                         ; CLOCK_50  ;
; N/A                                     ; None                                                ; 10.757 ns  ; SRAM_DQ[0]    ; system_0:u0|cpu_0:the_cpu_0|d_readdata_d1[16]                                                         ; CLOCK_50  ;
; N/A                                     ; None                                                ; 10.702 ns  ; SRAM_DQ[2]    ; system_0:u0|cpu_0:the_cpu_0|d_readdata_d1[18]                                                         ; CLOCK_50  ;
; N/A                                     ; None                                                ; 10.180 ns  ; SRAM_DQ[9]    ; system_0:u0|cpu_0:the_cpu_0|d_readdata_d1[25]                                                         ; CLOCK_50  ;
; N/A                                     ; None                                                ; 10.080 ns  ; SRAM_DQ[3]    ; system_0:u0|cpu_0:the_cpu_0|d_readdata_d1[19]                                                         ; CLOCK_50  ;
; N/A                                     ; None                                                ; 10.018 ns  ; SRAM_DQ[8]    ; system_0:u0|cpu_0:the_cpu_0|d_readdata_d1[24]                                                         ; CLOCK_50  ;
; N/A                                     ; None                                                ; 9.874 ns   ; SRAM_DQ[3]    ; system_0:u0|cpu_0:the_cpu_0|i_readdata_d1[19]                                                         ; CLOCK_50  ;
; N/A                                     ; None                                                ; 9.751 ns   ; SRAM_DQ[4]    ; system_0:u0|cpu_0:the_cpu_0|d_readdata_d1[20]                                                         ; CLOCK_50  ;
; N/A                                     ; None                                                ; 9.751 ns   ; SRAM_DQ[6]    ; system_0:u0|cpu_0:the_cpu_0|d_readdata_d1[22]                                                         ; CLOCK_50  ;
; N/A                                     ; None                                                ; 9.398 ns   ; DRAM_DQ[2]    ; Sdram_Control_4Port:u7|mDATAOUT[2]                                                                    ; CLOCK_50  ;
; N/A                                     ; None                                                ; 9.379 ns   ; SRAM_DQ[11]   ; system_0:u0|cpu_0:the_cpu_0|d_readdata_d1[27]                                                         ; CLOCK_50  ;
; N/A                                     ; None                                                ; 9.368 ns   ; SRAM_DQ[13]   ; system_0:u0|cpu_0:the_cpu_0|d_readdata_d1[29]                                                         ; CLOCK_50  ;
; N/A                                     ; None                                                ; 9.274 ns   ; SRAM_DQ[10]   ; system_0:u0|cpu_0:the_cpu_0|d_readdata_d1[26]                                                         ; CLOCK_50  ;
; N/A                                     ; None                                                ; 9.216 ns   ; SRAM_DQ[15]   ; system_0:u0|cpu_0:the_cpu_0|d_readdata_d1[31]                                                         ; CLOCK_50  ;
; N/A                                     ; None                                                ; 9.181 ns   ; DRAM_DQ[1]    ; Sdram_Control_4Port:u7|mDATAOUT[1]                                                                    ; CLOCK_50  ;
; N/A                                     ; None                                                ; 9.147 ns   ; SRAM_DQ[12]   ; system_0:u0|cpu_0:the_cpu_0|d_readdata_d1[28]                                                         ; CLOCK_50  ;
; N/A                                     ; None                                                ; 9.113 ns   ; SRAM_DQ[6]    ; system_0:u0|cpu_0:the_cpu_0|i_readdata_d1[22]                                                         ; CLOCK_50  ;
; N/A                                     ; None                                                ; 9.101 ns   ; DRAM_DQ[12]   ; Sdram_Control_4Port:u7|mDATAOUT[12]                                                                   ; CLOCK_50  ;
; N/A                                     ; None                                                ; 9.088 ns   ; DRAM_DQ[13]   ; Sdram_Control_4Port:u7|mDATAOUT[13]                                                                   ; CLOCK_50  ;
; N/A                                     ; None                                                ; 9.086 ns   ; DRAM_DQ[0]    ; Sdram_Control_4Port:u7|mDATAOUT[0]                                                                    ; CLOCK_50  ;
; N/A                                     ; None                                                ; 9.049 ns   ; SRAM_DQ[7]    ; system_0:u0|cpu_0:the_cpu_0|i_readdata_d1[23]                                                         ; CLOCK_50  ;
; N/A                                     ; None                                                ; 9.027 ns   ; DRAM_DQ[15]   ; Sdram_Control_4Port:u7|mDATAOUT[15]                                                                   ; CLOCK_50  ;
; N/A                                     ; None                                                ; 8.974 ns   ; DRAM_DQ[14]   ; Sdram_Control_4Port:u7|mDATAOUT[14]                                                                   ; CLOCK_50  ;
; N/A                                     ; None                                                ; 8.970 ns   ; SRAM_DQ[1]    ; system_0:u0|cpu_0:the_cpu_0|i_readdata_d1[17]                                                         ; CLOCK_50  ;
; N/A                                     ; None                                                ; 8.958 ns   ; DRAM_DQ[11]   ; Sdram_Control_4Port:u7|mDATAOUT[11]                                                                   ; CLOCK_50  ;
; N/A                                     ; None                                                ; 8.905 ns   ; SRAM_DQ[7]    ; system_0:u0|cpu_0:the_cpu_0|d_readdata_d1[23]                                                         ; CLOCK_50  ;
; N/A                                     ; None                                                ; 8.700 ns   ; SRAM_DQ[14]   ; system_0:u0|cpu_0:the_cpu_0|d_readdata_d1[30]                                                         ; CLOCK_50  ;
; N/A                                     ; None                                                ; 8.679 ns   ; DRAM_DQ[7]    ; Sdram_Control_4Port:u7|mDATAOUT[7]                                                                    ; CLOCK_50  ;
; N/A                                     ; None                                                ; 8.550 ns   ; SRAM_DQ[2]    ; system_0:u0|cpu_0:the_cpu_0|i_readdata_d1[18]                                                         ; CLOCK_50  ;
; N/A                                     ; None                                                ; 8.543 ns   ; SRAM_DQ[9]    ; system_0:u0|cpu_0:the_cpu_0|i_readdata_d1[25]                                                         ; CLOCK_50  ;
; N/A                                     ; None                                                ; 8.503 ns   ; SRAM_DQ[12]   ; system_0:u0|cpu_0:the_cpu_0|i_readdata_d1[28]                                                         ; CLOCK_50  ;
; N/A                                     ; None                                                ; 8.450 ns   ; SRAM_DQ[8]    ; system_0:u0|cpu_0:the_cpu_0|i_readdata_d1[24]                                                         ; CLOCK_50  ;
; N/A                                     ; None                                                ; 8.447 ns   ; SRAM_DQ[5]    ; system_0:u0|cpu_0:the_cpu_0|i_readdata_d1[21]                                                         ; CLOCK_50  ;
; N/A                                     ; None                                                ; 8.248 ns   ; DRAM_DQ[10]   ; Sdram_Control_4Port:u7|mDATAOUT[10]                                                                   ; CLOCK_50  ;
; N/A                                     ; None                                                ; 8.246 ns   ; DRAM_DQ[9]    ; Sdram_Control_4Port:u7|mDATAOUT[9]                                                                    ; CLOCK_50  ;
; N/A                                     ; None                                                ; 8.225 ns   ; DRAM_DQ[6]    ; Sdram_Control_4Port:u7|mDATAOUT[6]                                                                    ; CLOCK_50  ;
; N/A                                     ; None                                                ; 8.223 ns   ; DRAM_DQ[5]    ; Sdram_Control_4Port:u7|mDATAOUT[5]                                                                    ; CLOCK_50  ;
; N/A                                     ; None                                                ; 8.223 ns   ; DRAM_DQ[3]    ; Sdram_Control_4Port:u7|mDATAOUT[3]                                                                    ; CLOCK_50  ;
; N/A                                     ; None                                                ; 8.185 ns   ; DRAM_DQ[4]    ; Sdram_Control_4Port:u7|mDATAOUT[4]                                                                    ; CLOCK_50  ;
; N/A                                     ; None                                                ; 8.179 ns   ; DRAM_DQ[8]    ; Sdram_Control_4Port:u7|mDATAOUT[8]                                                                    ; CLOCK_50  ;
; N/A                                     ; None                                                ; 8.084 ns   ; SRAM_DQ[5]    ; system_0:u0|cpu_0_data_master_arbitrator:the_cpu_0_data_master|dbs_16_reg_segment_0[5]                ; CLOCK_50  ;
; N/A                                     ; None                                                ; 8.080 ns   ; SRAM_DQ[10]   ; system_0:u0|cpu_0:the_cpu_0|i_readdata_d1[26]                                                         ; CLOCK_50  ;
; N/A                                     ; None                                                ; 7.928 ns   ; SRAM_DQ[11]   ; system_0:u0|cpu_0:the_cpu_0|i_readdata_d1[27]                                                         ; CLOCK_50  ;
; N/A                                     ; None                                                ; 7.793 ns   ; SRAM_DQ[5]    ; system_0:u0|cpu_0_instruction_master_arbitrator:the_cpu_0_instruction_master|dbs_16_reg_segment_0[5]  ; CLOCK_50  ;
; N/A                                     ; None                                                ; 7.707 ns   ; SRAM_DQ[4]    ; system_0:u0|cpu_0:the_cpu_0|i_readdata_d1[20]                                                         ; CLOCK_50  ;
; N/A                                     ; None                                                ; 7.677 ns   ; SRAM_DQ[13]   ; system_0:u0|cpu_0:the_cpu_0|i_readdata_d1[29]                                                         ; CLOCK_50  ;
; N/A                                     ; None                                                ; 7.660 ns   ; ENET_DATA[8]  ; system_0:u0|DM9000A:the_DM9000A|DM9000A_IF:the_DM9000A_IF|oDATA[8]                                    ; CLOCK_50  ;
; N/A                                     ; None                                                ; 7.595 ns   ; SRAM_DQ[0]    ; system_0:u0|cpu_0:the_cpu_0|i_readdata_d1[16]                                                         ; CLOCK_50  ;
; N/A                                     ; None                                                ; 7.450 ns   ; OTG_INT1      ; system_0:u0|ISP1362:the_ISP1362|ISP1362_IF:the_ISP1362_IF|oINT1_N                                     ; CLOCK_50  ;
; N/A                                     ; None                                                ; 7.441 ns   ; SRAM_DQ[3]    ; system_0:u0|cpu_0_data_master_arbitrator:the_cpu_0_data_master|dbs_16_reg_segment_0[3]                ; CLOCK_50  ;
; N/A                                     ; None                                                ; 7.349 ns   ; ENET_DATA[9]  ; system_0:u0|DM9000A:the_DM9000A|DM9000A_IF:the_DM9000A_IF|oDATA[9]                                    ; CLOCK_50  ;
; N/A                                     ; None                                                ; 7.298 ns   ; OTG_DATA[5]   ; system_0:u0|ISP1362:the_ISP1362|ISP1362_IF:the_ISP1362_IF|oDATA[5]                                    ; CLOCK_50  ;
; N/A                                     ; None                                                ; 7.289 ns   ; ENET_DATA[15] ; system_0:u0|DM9000A:the_DM9000A|DM9000A_IF:the_DM9000A_IF|oDATA[15]                                   ; CLOCK_50  ;
; N/A                                     ; None                                                ; 7.285 ns   ; SRAM_DQ[14]   ; system_0:u0|cpu_0:the_cpu_0|i_readdata_d1[30]                                                         ; CLOCK_50  ;
; N/A                                     ; None                                                ; 7.278 ns   ; SRAM_DQ[15]   ; system_0:u0|cpu_0:the_cpu_0|i_readdata_d1[31]                                                         ; CLOCK_50  ;
; N/A                                     ; None                                                ; 7.238 ns   ; OTG_DATA[15]  ; system_0:u0|ISP1362:the_ISP1362|ISP1362_IF:the_ISP1362_IF|oDATA[15]                                   ; CLOCK_50  ;
; N/A                                     ; None                                                ; 7.237 ns   ; ENET_DATA[12] ; system_0:u0|DM9000A:the_DM9000A|DM9000A_IF:the_DM9000A_IF|oDATA[12]                                   ; CLOCK_50  ;
; N/A                                     ; None                                                ; 7.209 ns   ; OTG_DATA[0]   ; system_0:u0|ISP1362:the_ISP1362|ISP1362_IF:the_ISP1362_IF|oDATA[0]                                    ; CLOCK_50  ;
; N/A                                     ; None                                                ; 7.205 ns   ; KEY[0]        ; system_0:u0|button_pio:the_button_pio|d1_data_in[0]                                                   ; CLOCK_50  ;
; N/A                                     ; None                                                ; 7.200 ns   ; ENET_DATA[4]  ; system_0:u0|DM9000A:the_DM9000A|DM9000A_IF:the_DM9000A_IF|oDATA[4]                                    ; CLOCK_50  ;
; N/A                                     ; None                                                ; 7.196 ns   ; SD_DAT        ; system_0:u0|SD_DAT:the_SD_DAT|readdata                                                                ; CLOCK_50  ;
; N/A                                     ; None                                                ; 7.196 ns   ; SRAM_DQ[1]    ; system_0:u0|cpu_0_data_master_arbitrator:the_cpu_0_data_master|dbs_16_reg_segment_0[1]                ; CLOCK_50  ;
; N/A                                     ; None                                                ; 7.195 ns   ; KEY[0]        ; system_0:u0|button_pio:the_button_pio|readdata[0]                                                     ; CLOCK_50  ;
; N/A                                     ; None                                                ; 7.182 ns   ; SRAM_DQ[1]    ; system_0:u0|cpu_0_instruction_master_arbitrator:the_cpu_0_instruction_master|dbs_16_reg_segment_0[1]  ; CLOCK_50  ;
; N/A                                     ; None                                                ; 7.177 ns   ; SRAM_DQ[2]    ; system_0:u0|cpu_0_data_master_arbitrator:the_cpu_0_data_master|dbs_16_reg_segment_0[2]                ; CLOCK_50  ;
; N/A                                     ; None                                                ; 7.167 ns   ; KEY[1]        ; system_0:u0|button_pio:the_button_pio|readdata[1]                                                     ; CLOCK_50  ;
; N/A                                     ; None                                                ; 7.154 ns   ; SRAM_DQ[8]    ; system_0:u0|cpu_0_data_master_arbitrator:the_cpu_0_data_master|dbs_16_reg_segment_0[8]                ; CLOCK_50  ;
; N/A                                     ; None                                                ; 7.153 ns   ; SRAM_DQ[4]    ; system_0:u0|cpu_0_instruction_master_arbitrator:the_cpu_0_instruction_master|dbs_16_reg_segment_0[4]  ; CLOCK_50  ;
; N/A                                     ; None                                                ; 7.145 ns   ; ENET_INT      ; system_0:u0|DM9000A:the_DM9000A|DM9000A_IF:the_DM9000A_IF|oINT                                        ; CLOCK_50  ;
; N/A                                     ; None                                                ; 7.094 ns   ; SRAM_DQ[3]    ; system_0:u0|cpu_0_instruction_master_arbitrator:the_cpu_0_instruction_master|dbs_16_reg_segment_0[3]  ; CLOCK_50  ;
; N/A                                     ; None                                                ; 7.093 ns   ; ENET_DATA[11] ; system_0:u0|DM9000A:the_DM9000A|DM9000A_IF:the_DM9000A_IF|oDATA[11]                                   ; CLOCK_50  ;
; N/A                                     ; None                                                ; 7.077 ns   ; ENET_DATA[14] ; system_0:u0|DM9000A:the_DM9000A|DM9000A_IF:the_DM9000A_IF|oDATA[14]                                   ; CLOCK_50  ;
; N/A                                     ; None                                                ; 7.053 ns   ; OTG_DATA[11]  ; system_0:u0|ISP1362:the_ISP1362|ISP1362_IF:the_ISP1362_IF|oDATA[11]                                   ; CLOCK_50  ;
; N/A                                     ; None                                                ; 7.051 ns   ; ENET_DATA[3]  ; system_0:u0|DM9000A:the_DM9000A|DM9000A_IF:the_DM9000A_IF|oDATA[3]                                    ; CLOCK_50  ;
; N/A                                     ; None                                                ; 7.050 ns   ; SRAM_DQ[6]    ; system_0:u0|cpu_0_data_master_arbitrator:the_cpu_0_data_master|dbs_16_reg_segment_0[6]                ; CLOCK_50  ;
; N/A                                     ; None                                                ; 7.046 ns   ; ENET_DATA[2]  ; system_0:u0|DM9000A:the_DM9000A|DM9000A_IF:the_DM9000A_IF|oDATA[2]                                    ; CLOCK_50  ;
; N/A                                     ; None                                                ; 7.035 ns   ; OTG_DATA[4]   ; system_0:u0|ISP1362:the_ISP1362|ISP1362_IF:the_ISP1362_IF|oDATA[4]                                    ; CLOCK_50  ;
; N/A                                     ; None                                                ; 7.030 ns   ; OTG_DATA[13]  ; system_0:u0|ISP1362:the_ISP1362|ISP1362_IF:the_ISP1362_IF|oDATA[13]                                   ; CLOCK_50  ;
; N/A                                     ; None                                                ; 7.029 ns   ; OTG_DATA[6]   ; system_0:u0|ISP1362:the_ISP1362|ISP1362_IF:the_ISP1362_IF|oDATA[6]                                    ; CLOCK_50  ;
; N/A                                     ; None                                                ; 7.021 ns   ; SRAM_DQ[2]    ; system_0:u0|cpu_0_instruction_master_arbitrator:the_cpu_0_instruction_master|dbs_16_reg_segment_0[2]  ; CLOCK_50  ;
; N/A                                     ; None                                                ; 7.015 ns   ; SD_CMD        ; system_0:u0|SD_CMD:the_SD_CMD|readdata                                                                ; CLOCK_50  ;
; N/A                                     ; None                                                ; 7.015 ns   ; OTG_DATA[8]   ; system_0:u0|ISP1362:the_ISP1362|ISP1362_IF:the_ISP1362_IF|oDATA[8]                                    ; CLOCK_50  ;
; N/A                                     ; None                                                ; 6.989 ns   ; OTG_DATA[9]   ; system_0:u0|ISP1362:the_ISP1362|ISP1362_IF:the_ISP1362_IF|oDATA[9]                                    ; CLOCK_50  ;
; N/A                                     ; None                                                ; 6.989 ns   ; SRAM_DQ[6]    ; system_0:u0|cpu_0_instruction_master_arbitrator:the_cpu_0_instruction_master|dbs_16_reg_segment_0[6]  ; CLOCK_50  ;
; N/A                                     ; None                                                ; 6.979 ns   ; ENET_DATA[1]  ; system_0:u0|DM9000A:the_DM9000A|DM9000A_IF:the_DM9000A_IF|oDATA[1]                                    ; CLOCK_50  ;
; N/A                                     ; None                                                ; 6.970 ns   ; OTG_DATA[12]  ; system_0:u0|ISP1362:the_ISP1362|ISP1362_IF:the_ISP1362_IF|oDATA[12]                                   ; CLOCK_50  ;
; N/A                                     ; None                                                ; 6.970 ns   ; OTG_DATA[1]   ; system_0:u0|ISP1362:the_ISP1362|ISP1362_IF:the_ISP1362_IF|oDATA[1]                                    ; CLOCK_50  ;
; N/A                                     ; None                                                ; 6.965 ns   ; ENET_DATA[10] ; system_0:u0|DM9000A:the_DM9000A|DM9000A_IF:the_DM9000A_IF|oDATA[10]                                   ; CLOCK_50  ;
; N/A                                     ; None                                                ; 6.964 ns   ; SW[16]        ; system_0:u0|switch_pio:the_switch_pio|readdata[16]                                                    ; CLOCK_50  ;
; N/A                                     ; None                                                ; 6.963 ns   ; OTG_DATA[7]   ; system_0:u0|ISP1362:the_ISP1362|ISP1362_IF:the_ISP1362_IF|oDATA[7]                                    ; CLOCK_50  ;
; N/A                                     ; None                                                ; 6.955 ns   ; SRAM_DQ[0]    ; system_0:u0|cpu_0_data_master_arbitrator:the_cpu_0_data_master|dbs_16_reg_segment_0[0]                ; CLOCK_50  ;
; N/A                                     ; None                                                ; 6.950 ns   ; SRAM_DQ[0]    ; system_0:u0|cpu_0_instruction_master_arbitrator:the_cpu_0_instruction_master|dbs_16_reg_segment_0[0]  ; CLOCK_50  ;
; N/A                                     ; None                                                ; 6.949 ns   ; ENET_DATA[0]  ; system_0:u0|DM9000A:the_DM9000A|DM9000A_IF:the_DM9000A_IF|oDATA[0]                                    ; CLOCK_50  ;
; N/A                                     ; None                                                ; 6.947 ns   ; ENET_DATA[13] ; system_0:u0|DM9000A:the_DM9000A|DM9000A_IF:the_DM9000A_IF|oDATA[13]                                   ; CLOCK_50  ;
; N/A                                     ; None                                                ; 6.943 ns   ; SRAM_DQ[12]   ; system_0:u0|cpu_0_instruction_master_arbitrator:the_cpu_0_instruction_master|dbs_16_reg_segment_0[12] ; CLOCK_50  ;
; N/A                                     ; None                                                ; 6.906 ns   ; SRAM_DQ[12]   ; system_0:u0|cpu_0_data_master_arbitrator:the_cpu_0_data_master|dbs_16_reg_segment_0[12]               ; CLOCK_50  ;
; N/A                                     ; None                                                ; 6.890 ns   ; OTG_DATA[14]  ; system_0:u0|ISP1362:the_ISP1362|ISP1362_IF:the_ISP1362_IF|oDATA[14]                                   ; CLOCK_50  ;
; N/A                                     ; None                                                ; 6.889 ns   ; UART_RXD      ; system_0:u0|uart:the_uart|uart_rx:the_uart_rx|d1_source_rxd                                           ; CLOCK_50  ;
; N/A                                     ; None                                                ; 6.885 ns   ; OTG_DATA[3]   ; system_0:u0|ISP1362:the_ISP1362|ISP1362_IF:the_ISP1362_IF|oDATA[3]                                    ; CLOCK_50  ;
; N/A                                     ; None                                                ; 6.879 ns   ; OTG_INT0      ; system_0:u0|ISP1362:the_ISP1362|ISP1362_IF:the_ISP1362_IF|oINT0_N                                     ; CLOCK_50  ;
; N/A                                     ; None                                                ; 6.857 ns   ; KEY[1]        ; system_0:u0|button_pio:the_button_pio|d1_data_in[1]                                                   ; CLOCK_50  ;
; N/A                                     ; None                                                ; 6.853 ns   ; ENET_DATA[7]  ; system_0:u0|DM9000A:the_DM9000A|DM9000A_IF:the_DM9000A_IF|oDATA[7]                                    ; CLOCK_50  ;
; N/A                                     ; None                                                ; 6.851 ns   ; SRAM_DQ[7]    ; system_0:u0|cpu_0_data_master_arbitrator:the_cpu_0_data_master|dbs_16_reg_segment_0[7]                ; CLOCK_50  ;
; N/A                                     ; None                                                ; 6.839 ns   ; ENET_DATA[6]  ; system_0:u0|DM9000A:the_DM9000A|DM9000A_IF:the_DM9000A_IF|oDATA[6]                                    ; CLOCK_50  ;
; N/A                                     ; None                                                ; 6.833 ns   ; ENET_DATA[5]  ; system_0:u0|DM9000A:the_DM9000A|DM9000A_IF:the_DM9000A_IF|oDATA[5]                                    ; CLOCK_50  ;
; N/A                                     ; None                                                ; 6.811 ns   ; OTG_DATA[10]  ; system_0:u0|ISP1362:the_ISP1362|ISP1362_IF:the_ISP1362_IF|oDATA[10]                                   ; CLOCK_50  ;
; N/A                                     ; None                                                ; 6.705 ns   ; KEY[2]        ; system_0:u0|button_pio:the_button_pio|readdata[2]                                                     ; CLOCK_50  ;
; N/A                                     ; None                                                ; 6.664 ns   ; KEY[3]        ; system_0:u0|button_pio:the_button_pio|readdata[3]                                                     ; CLOCK_50  ;
; N/A                                     ; None                                                ; 6.663 ns   ; KEY[3]        ; system_0:u0|button_pio:the_button_pio|d1_data_in[3]                                                   ; CLOCK_50  ;
; N/A                                     ; None                                                ; 6.659 ns   ; SW[17]        ; system_0:u0|switch_pio:the_switch_pio|readdata[17]                                                    ; CLOCK_50  ;
; N/A                                     ; None                                                ; 6.656 ns   ; SRAM_DQ[9]    ; system_0:u0|cpu_0_data_master_arbitrator:the_cpu_0_data_master|dbs_16_reg_segment_0[9]                ; CLOCK_50  ;
; N/A                                     ; None                                                ; 6.641 ns   ; SW[14]        ; system_0:u0|switch_pio:the_switch_pio|readdata[14]                                                    ; CLOCK_50  ;
; N/A                                     ; None                                                ; 6.613 ns   ; SRAM_DQ[13]   ; system_0:u0|cpu_0_data_master_arbitrator:the_cpu_0_data_master|dbs_16_reg_segment_0[13]               ; CLOCK_50  ;
; N/A                                     ; None                                                ; 6.587 ns   ; SRAM_DQ[8]    ; system_0:u0|cpu_0_instruction_master_arbitrator:the_cpu_0_instruction_master|dbs_16_reg_segment_0[8]  ; CLOCK_50  ;
; N/A                                     ; None                                                ; 6.575 ns   ; SRAM_DQ[4]    ; system_0:u0|cpu_0_data_master_arbitrator:the_cpu_0_data_master|dbs_16_reg_segment_0[4]                ; CLOCK_50  ;
; N/A                                     ; None                                                ; 6.562 ns   ; SW[13]        ; system_0:u0|switch_pio:the_switch_pio|readdata[13]                                                    ; CLOCK_50  ;
; N/A                                     ; None                                                ; 6.551 ns   ; SRAM_DQ[7]    ; system_0:u0|cpu_0_instruction_master_arbitrator:the_cpu_0_instruction_master|dbs_16_reg_segment_0[7]  ; CLOCK_50  ;
; N/A                                     ; None                                                ; 6.541 ns   ; OTG_DATA[2]   ; system_0:u0|ISP1362:the_ISP1362|ISP1362_IF:the_ISP1362_IF|oDATA[2]                                    ; CLOCK_50  ;
; N/A                                     ; None                                                ; 6.509 ns   ; SRAM_DQ[14]   ; system_0:u0|cpu_0_data_master_arbitrator:the_cpu_0_data_master|dbs_16_reg_segment_0[14]               ; CLOCK_50  ;
; N/A                                     ; None                                                ; 6.463 ns   ; SW[15]        ; system_0:u0|switch_pio:the_switch_pio|readdata[15]                                                    ; CLOCK_50  ;
; N/A                                     ; None                                                ; 6.461 ns   ; SRAM_DQ[11]   ; system_0:u0|cpu_0_instruction_master_arbitrator:the_cpu_0_instruction_master|dbs_16_reg_segment_0[11] ; CLOCK_50  ;
; N/A                                     ; None                                                ; 6.445 ns   ; SRAM_DQ[9]    ; system_0:u0|cpu_0_instruction_master_arbitrator:the_cpu_0_instruction_master|dbs_16_reg_segment_0[9]  ; CLOCK_50  ;
; N/A                                     ; None                                                ; 6.401 ns   ; SRAM_DQ[13]   ; system_0:u0|cpu_0_instruction_master_arbitrator:the_cpu_0_instruction_master|dbs_16_reg_segment_0[13] ; CLOCK_50  ;
; N/A                                     ; None                                                ; 6.378 ns   ; SRAM_DQ[14]   ; system_0:u0|cpu_0_instruction_master_arbitrator:the_cpu_0_instruction_master|dbs_16_reg_segment_0[14] ; CLOCK_50  ;
; N/A                                     ; None                                                ; 6.373 ns   ; KEY[2]        ; system_0:u0|button_pio:the_button_pio|d1_data_in[2]                                                   ; CLOCK_50  ;
; N/A                                     ; None                                                ; 6.330 ns   ; SRAM_DQ[10]   ; system_0:u0|cpu_0_instruction_master_arbitrator:the_cpu_0_instruction_master|dbs_16_reg_segment_0[10] ; CLOCK_50  ;
; N/A                                     ; None                                                ; 6.251 ns   ; SRAM_DQ[11]   ; system_0:u0|cpu_0_data_master_arbitrator:the_cpu_0_data_master|dbs_16_reg_segment_0[11]               ; CLOCK_50  ;
; N/A                                     ; None                                                ; 6.168 ns   ; SRAM_DQ[10]   ; system_0:u0|cpu_0_data_master_arbitrator:the_cpu_0_data_master|dbs_16_reg_segment_0[10]               ; CLOCK_50  ;
; N/A                                     ; None                                                ; 6.166 ns   ; SRAM_DQ[15]   ; system_0:u0|cpu_0_instruction_master_arbitrator:the_cpu_0_instruction_master|dbs_16_reg_segment_0[15] ; CLOCK_50  ;
; N/A                                     ; None                                                ; 6.149 ns   ; SRAM_DQ[15]   ; system_0:u0|cpu_0_data_master_arbitrator:the_cpu_0_data_master|dbs_16_reg_segment_0[15]               ; CLOCK_50  ;
; N/A                                     ; None                                                ; 4.644 ns   ; KEY[3]        ; CCD_Capture:u3|mSTART                                                                                 ; GPIO_1[0] ;
; N/A                                     ; None                                                ; 4.408 ns   ; KEY[1]        ; I2C_CCD_Config:u8|senosr_exposure[9]                                                                  ; CLOCK_50  ;
; N/A                                     ; None                                                ; 4.408 ns   ; KEY[1]        ; I2C_CCD_Config:u8|senosr_exposure[11]                                                                 ; CLOCK_50  ;
; N/A                                     ; None                                                ; 4.408 ns   ; KEY[1]        ; I2C_CCD_Config:u8|senosr_exposure[15]                                                                 ; CLOCK_50  ;
; N/A                                     ; None                                                ; 4.408 ns   ; KEY[1]        ; I2C_CCD_Config:u8|senosr_exposure[13]                                                                 ; CLOCK_50  ;
; N/A                                     ; None                                                ; 4.408 ns   ; KEY[1]        ; I2C_CCD_Config:u8|senosr_exposure[7]                                                                  ; CLOCK_50  ;
; N/A                                     ; None                                                ; 4.408 ns   ; KEY[1]        ; I2C_CCD_Config:u8|senosr_exposure[12]                                                                 ; CLOCK_50  ;
; N/A                                     ; None                                                ; 4.408 ns   ; KEY[1]        ; I2C_CCD_Config:u8|senosr_exposure[14]                                                                 ; CLOCK_50  ;
; N/A                                     ; None                                                ; 4.408 ns   ; KEY[1]        ; I2C_CCD_Config:u8|senosr_exposure[6]                                                                  ; CLOCK_50  ;
; N/A                                     ; None                                                ; 4.408 ns   ; KEY[1]        ; I2C_CCD_Config:u8|senosr_exposure[10]                                                                 ; CLOCK_50  ;
; N/A                                     ; None                                                ; 4.408 ns   ; KEY[1]        ; I2C_CCD_Config:u8|senosr_exposure[8]                                                                  ; CLOCK_50  ;
; N/A                                     ; None                                                ; 4.408 ns   ; KEY[1]        ; I2C_CCD_Config:u8|senosr_exposure[3]                                                                  ; CLOCK_50  ;
; N/A                                     ; None                                                ; 4.408 ns   ; KEY[1]        ; I2C_CCD_Config:u8|senosr_exposure[5]                                                                  ; CLOCK_50  ;
; N/A                                     ; None                                                ; 4.408 ns   ; KEY[1]        ; I2C_CCD_Config:u8|senosr_exposure[4]                                                                  ; CLOCK_50  ;
; N/A                                     ; None                                                ; 4.115 ns   ; GPIO_1[21]    ; rCCD_LVAL                                                                                             ; GPIO_1[0] ;
; N/A                                     ; None                                                ; 3.998 ns   ; KEY[1]        ; I2C_CCD_Config:u8|senosr_exposure[2]                                                                  ; CLOCK_50  ;
; N/A                                     ; None                                                ; 3.870 ns   ; GPIO_1[13]    ; rCCD_DATA[0]                                                                                          ; GPIO_1[0] ;
; N/A                                     ; None                                                ; 3.665 ns   ; GPIO_1[22]    ; rCCD_FVAL                                                                                             ; GPIO_1[0] ;
; N/A                                     ; None                                                ; 3.576 ns   ; GPIO_1[3]     ; rCCD_DATA[10]                                                                                         ; GPIO_1[0] ;
; N/A                                     ; None                                                ; 3.547 ns   ; GPIO_1[8]     ; rCCD_DATA[5]                                                                                          ; GPIO_1[0] ;
; N/A                                     ; None                                                ; 3.465 ns   ; GPIO_1[9]     ; rCCD_DATA[4]                                                                                          ; GPIO_1[0] ;
; N/A                                     ; None                                                ; 3.409 ns   ; GPIO_1[5]     ; rCCD_DATA[8]                                                                                          ; GPIO_1[0] ;
; N/A                                     ; None                                                ; 3.400 ns   ; GPIO_1[1]     ; rCCD_DATA[11]                                                                                         ; GPIO_1[0] ;
; N/A                                     ; None                                                ; 3.398 ns   ; GPIO_1[4]     ; rCCD_DATA[9]                                                                                          ; GPIO_1[0] ;
; N/A                                     ; None                                                ; 3.367 ns   ; GPIO_1[7]     ; rCCD_DATA[6]                                                                                          ; GPIO_1[0] ;
; N/A                                     ; None                                                ; 3.347 ns   ; GPIO_1[12]    ; rCCD_DATA[1]                                                                                          ; GPIO_1[0] ;
; N/A                                     ; None                                                ; 3.329 ns   ; SW[3]         ; system_0:u0|switch_pio:the_switch_pio|readdata[3]                                                     ; CLOCK_50  ;
; N/A                                     ; None                                                ; 3.301 ns   ; KEY[2]        ; CCD_Capture:u3|mSTART                                                                                 ; GPIO_1[0] ;
; N/A                                     ; None                                                ; 3.201 ns   ; SW[16]        ; I2C_CCD_Config:u8|mI2C_DATA[11]                                                                       ; CLOCK_50  ;
; N/A                                     ; None                                                ; 3.117 ns   ; SW[16]        ; I2C_CCD_Config:u8|mI2C_DATA[4]                                                                        ; CLOCK_50  ;
; N/A                                     ; None                                                ; 3.097 ns   ; SW[6]         ; system_0:u0|switch_pio:the_switch_pio|readdata[6]                                                     ; CLOCK_50  ;
; N/A                                     ; None                                                ; 3.082 ns   ; KEY[1]        ; I2C_CCD_Config:u8|iexposure_adj_delay[0]                                                              ; CLOCK_50  ;
; N/A                                     ; None                                                ; 3.063 ns   ; SW[16]        ; I2C_CCD_Config:u8|mI2C_DATA[2]                                                                        ; CLOCK_50  ;
; N/A                                     ; None                                                ; 3.059 ns   ; GPIO_1[10]    ; rCCD_DATA[3]                                                                                          ; GPIO_1[0] ;
; N/A                                     ; None                                                ; 3.058 ns   ; GPIO_1[6]     ; rCCD_DATA[7]                                                                                          ; GPIO_1[0] ;
; N/A                                     ; None                                                ; 3.053 ns   ; GPIO_1[11]    ; rCCD_DATA[2]                                                                                          ; GPIO_1[0] ;
; N/A                                     ; None                                                ; 2.922 ns   ; KEY[0]        ; I2C_AV_Config:u1|I2C_Controller:u0|SD[0]                                                              ; CLOCK_50  ;
; N/A                                     ; None                                                ; 2.922 ns   ; KEY[0]        ; I2C_AV_Config:u1|I2C_Controller:u0|SD[15]                                                             ; CLOCK_50  ;
; N/A                                     ; None                                                ; 2.922 ns   ; KEY[0]        ; I2C_AV_Config:u1|I2C_Controller:u0|SD[14]                                                             ; CLOCK_50  ;
; N/A                                     ; None                                                ; 2.922 ns   ; KEY[0]        ; I2C_AV_Config:u1|I2C_Controller:u0|SD[13]                                                             ; CLOCK_50  ;
; N/A                                     ; None                                                ; 2.922 ns   ; KEY[0]        ; I2C_AV_Config:u1|I2C_Controller:u0|SD[12]                                                             ; CLOCK_50  ;
; N/A                                     ; None                                                ; 2.922 ns   ; KEY[0]        ; I2C_AV_Config:u1|I2C_Controller:u0|SD[11]                                                             ; CLOCK_50  ;
; N/A                                     ; None                                                ; 2.922 ns   ; KEY[0]        ; I2C_AV_Config:u1|I2C_Controller:u0|SD[10]                                                             ; CLOCK_50  ;
; N/A                                     ; None                                                ; 2.922 ns   ; KEY[0]        ; I2C_AV_Config:u1|I2C_Controller:u0|SD[9]                                                              ; CLOCK_50  ;
; N/A                                     ; None                                                ; 2.922 ns   ; KEY[0]        ; I2C_AV_Config:u1|I2C_Controller:u0|SD[8]                                                              ; CLOCK_50  ;
; N/A                                     ; None                                                ; 2.922 ns   ; KEY[0]        ; I2C_AV_Config:u1|I2C_Controller:u0|SD[7]                                                              ; CLOCK_50  ;
; N/A                                     ; None                                                ; 2.922 ns   ; KEY[0]        ; I2C_AV_Config:u1|I2C_Controller:u0|SD[6]                                                              ; CLOCK_50  ;
; N/A                                     ; None                                                ; 2.922 ns   ; KEY[0]        ; I2C_AV_Config:u1|I2C_Controller:u0|SD[5]                                                              ; CLOCK_50  ;
; N/A                                     ; None                                                ; 2.922 ns   ; KEY[0]        ; I2C_AV_Config:u1|I2C_Controller:u0|SD[4]                                                              ; CLOCK_50  ;
; N/A                                     ; None                                                ; 2.922 ns   ; KEY[0]        ; I2C_AV_Config:u1|I2C_Controller:u0|SD[3]                                                              ; CLOCK_50  ;
; N/A                                     ; None                                                ; 2.922 ns   ; KEY[0]        ; I2C_AV_Config:u1|I2C_Controller:u0|SD[2]                                                              ; CLOCK_50  ;
; N/A                                     ; None                                                ; 2.922 ns   ; KEY[0]        ; I2C_AV_Config:u1|I2C_Controller:u0|SD[1]                                                              ; CLOCK_50  ;
; N/A                                     ; None                                                ; 2.916 ns   ; SW[16]        ; I2C_CCD_Config:u8|mI2C_DATA[10]                                                                       ; CLOCK_50  ;
; N/A                                     ; None                                                ; 2.891 ns   ; SW[9]         ; system_0:u0|switch_pio:the_switch_pio|readdata[9]                                                     ; CLOCK_50  ;
; N/A                                     ; None                                                ; 2.834 ns   ; SW[5]         ; system_0:u0|switch_pio:the_switch_pio|readdata[5]                                                     ; CLOCK_50  ;
; N/A                                     ; None                                                ; 2.818 ns   ; SW[16]        ; I2C_CCD_Config:u8|mI2C_DATA[0]                                                                        ; CLOCK_50  ;
; N/A                                     ; None                                                ; 2.801 ns   ; SW[7]         ; system_0:u0|switch_pio:the_switch_pio|readdata[7]                                                     ; CLOCK_50  ;
; N/A                                     ; None                                                ; 2.799 ns   ; SW[8]         ; system_0:u0|switch_pio:the_switch_pio|readdata[8]                                                     ; CLOCK_50  ;
; N/A                                     ; None                                                ; 2.797 ns   ; SW[4]         ; system_0:u0|switch_pio:the_switch_pio|readdata[4]                                                     ; CLOCK_50  ;
; N/A                                     ; None                                                ; 2.789 ns   ; SW[2]         ; system_0:u0|switch_pio:the_switch_pio|readdata[2]                                                     ; CLOCK_50  ;
; N/A                                     ; None                                                ; 2.787 ns   ; SW[16]        ; I2C_CCD_Config:u8|mI2C_DATA[8]                                                                        ; CLOCK_50  ;
; N/A                                     ; None                                                ; 2.710 ns   ; KEY[0]        ; I2C_AV_Config:u1|altsyncram:Ram0_rtl_0|altsyncram_l211:auto_generated|ram_block1a0~porta_address_reg0 ; CLOCK_50  ;
; N/A                                     ; None                                                ; 2.710 ns   ; KEY[0]        ; I2C_AV_Config:u1|altsyncram:Ram0_rtl_0|altsyncram_l211:auto_generated|ram_block1a0~porta_address_reg1 ; CLOCK_50  ;
; N/A                                     ; None                                                ; 2.710 ns   ; KEY[0]        ; I2C_AV_Config:u1|altsyncram:Ram0_rtl_0|altsyncram_l211:auto_generated|ram_block1a0~porta_address_reg2 ; CLOCK_50  ;
; N/A                                     ; None                                                ; 2.710 ns   ; KEY[0]        ; I2C_AV_Config:u1|altsyncram:Ram0_rtl_0|altsyncram_l211:auto_generated|ram_block1a0~porta_address_reg3 ; CLOCK_50  ;
; N/A                                     ; None                                                ; 2.710 ns   ; KEY[0]        ; I2C_AV_Config:u1|altsyncram:Ram0_rtl_0|altsyncram_l211:auto_generated|ram_block1a0~porta_address_reg4 ; CLOCK_50  ;
; N/A                                     ; None                                                ; 2.710 ns   ; KEY[0]        ; I2C_AV_Config:u1|altsyncram:Ram0_rtl_0|altsyncram_l211:auto_generated|ram_block1a0~porta_address_reg5 ; CLOCK_50  ;
; N/A                                     ; None                                                ; 2.707 ns   ; SW[16]        ; I2C_CCD_Config:u8|mI2C_DATA[1]                                                                        ; CLOCK_50  ;
; N/A                                     ; None                                                ; 2.670 ns   ; SW[0]         ; system_0:u0|switch_pio:the_switch_pio|readdata[0]                                                     ; CLOCK_50  ;
; Timing analysis restricted to 200 rows. ; To change the limit use Settings (Assignments menu) ;            ;               ;                                                                                                       ;           ;
+-----------------------------------------+-----------------------------------------------------+------------+---------------+-------------------------------------------------------------------------------------------------------+-----------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; tco                                                                                                                                                                                                                                                                ;
+-----------------------------------------+-----------------------------------------------------+------------+--------------------------------------------------------------------------------------------------------------------------+---------------+------------+
; Slack                                   ; Required tco                                        ; Actual tco ; From                                                                                                                     ; To            ; From Clock ;
+-----------------------------------------+-----------------------------------------------------+------------+--------------------------------------------------------------------------------------------------------------------------+---------------+------------+
; N/A                                     ; None                                                ; 13.286 ns  ; I2C_AV_Config:u1|I2C_Controller:u0|SD_COUNTER[3]                                                                         ; I2C_SCLK      ; CLOCK_50   ;
; N/A                                     ; None                                                ; 13.108 ns  ; I2C_AV_Config:u1|I2C_Controller:u0|SD_COUNTER[1]                                                                         ; I2C_SCLK      ; CLOCK_50   ;
; N/A                                     ; None                                                ; 12.910 ns  ; I2C_AV_Config:u1|I2C_Controller:u0|SD_COUNTER[0]                                                                         ; I2C_SCLK      ; CLOCK_50   ;
; N/A                                     ; None                                                ; 12.827 ns  ; I2C_AV_Config:u1|I2C_Controller:u0|SD_COUNTER[2]                                                                         ; I2C_SCLK      ; CLOCK_50   ;
; N/A                                     ; None                                                ; 12.765 ns  ; I2C_CCD_Config:u8|C_I2C_Controller:u0|SD_COUNTER[5]                                                                      ; GPIO_1[24]    ; CLOCK_50   ;
; N/A                                     ; None                                                ; 12.714 ns  ; I2C_CCD_Config:u8|C_I2C_Controller:u0|SD_COUNTER[4]                                                                      ; GPIO_1[24]    ; CLOCK_50   ;
; N/A                                     ; None                                                ; 12.586 ns  ; I2C_CCD_Config:u8|C_I2C_Controller:u0|SD_COUNTER[3]                                                                      ; GPIO_1[24]    ; CLOCK_50   ;
; N/A                                     ; None                                                ; 12.567 ns  ; CCD_Capture:u3|Frame_Cont[29]                                                                                            ; HEX7[5]       ; GPIO_1[0]  ;
; N/A                                     ; None                                                ; 12.513 ns  ; CCD_Capture:u3|Frame_Cont[23]                                                                                            ; HEX5[0]       ; GPIO_1[0]  ;
; N/A                                     ; None                                                ; 12.489 ns  ; CCD_Capture:u3|Frame_Cont[23]                                                                                            ; HEX5[3]       ; GPIO_1[0]  ;
; N/A                                     ; None                                                ; 12.489 ns  ; CCD_Capture:u3|Frame_Cont[23]                                                                                            ; HEX5[1]       ; GPIO_1[0]  ;
; N/A                                     ; None                                                ; 12.476 ns  ; CCD_Capture:u3|Frame_Cont[23]                                                                                            ; HEX5[2]       ; GPIO_1[0]  ;
; N/A                                     ; None                                                ; 12.475 ns  ; CCD_Capture:u3|Frame_Cont[23]                                                                                            ; HEX5[5]       ; GPIO_1[0]  ;
; N/A                                     ; None                                                ; 12.441 ns  ; I2C_CCD_Config:u8|C_I2C_Controller:u0|SD_COUNTER[2]                                                                      ; GPIO_1[24]    ; CLOCK_50   ;
; N/A                                     ; None                                                ; 12.429 ns  ; CCD_Capture:u3|Frame_Cont[29]                                                                                            ; HEX7[6]       ; GPIO_1[0]  ;
; N/A                                     ; None                                                ; 12.395 ns  ; I2C_AV_Config:u1|I2C_Controller:u0|SD_COUNTER[4]                                                                         ; I2C_SCLK      ; CLOCK_50   ;
; N/A                                     ; None                                                ; 12.357 ns  ; CCD_Capture:u3|Frame_Cont[23]                                                                                            ; HEX5[4]       ; GPIO_1[0]  ;
; N/A                                     ; None                                                ; 12.284 ns  ; CCD_Capture:u3|Frame_Cont[29]                                                                                            ; HEX7[1]       ; GPIO_1[0]  ;
; N/A                                     ; None                                                ; 12.277 ns  ; CCD_Capture:u3|Frame_Cont[29]                                                                                            ; HEX7[0]       ; GPIO_1[0]  ;
; N/A                                     ; None                                                ; 12.257 ns  ; CCD_Capture:u3|Frame_Cont[29]                                                                                            ; HEX7[3]       ; GPIO_1[0]  ;
; N/A                                     ; None                                                ; 12.247 ns  ; CCD_Capture:u3|Frame_Cont[29]                                                                                            ; HEX7[2]       ; GPIO_1[0]  ;
; N/A                                     ; None                                                ; 12.245 ns  ; CCD_Capture:u3|Frame_Cont[29]                                                                                            ; HEX7[4]       ; GPIO_1[0]  ;
; N/A                                     ; None                                                ; 12.193 ns  ; CCD_Capture:u3|Frame_Cont[23]                                                                                            ; HEX5[6]       ; GPIO_1[0]  ;
; N/A                                     ; None                                                ; 11.977 ns  ; CCD_Capture:u3|Frame_Cont[18]                                                                                            ; HEX4[2]       ; GPIO_1[0]  ;
; N/A                                     ; None                                                ; 11.965 ns  ; CCD_Capture:u3|Frame_Cont[18]                                                                                            ; HEX4[1]       ; GPIO_1[0]  ;
; N/A                                     ; None                                                ; 11.954 ns  ; I2C_AV_Config:u1|I2C_Controller:u0|SD_COUNTER[5]                                                                         ; I2C_SCLK      ; CLOCK_50   ;
; N/A                                     ; None                                                ; 11.954 ns  ; CCD_Capture:u3|Frame_Cont[31]                                                                                            ; HEX7[5]       ; GPIO_1[0]  ;
; N/A                                     ; None                                                ; 11.858 ns  ; CCD_Capture:u3|Frame_Cont[18]                                                                                            ; HEX4[6]       ; GPIO_1[0]  ;
; N/A                                     ; None                                                ; 11.857 ns  ; CCD_Capture:u3|Frame_Cont[21]                                                                                            ; HEX5[3]       ; GPIO_1[0]  ;
; N/A                                     ; None                                                ; 11.857 ns  ; CCD_Capture:u3|Frame_Cont[21]                                                                                            ; HEX5[0]       ; GPIO_1[0]  ;
; N/A                                     ; None                                                ; 11.855 ns  ; CCD_Capture:u3|Frame_Cont[31]                                                                                            ; HEX7[6]       ; GPIO_1[0]  ;
; N/A                                     ; None                                                ; 11.855 ns  ; CCD_Capture:u3|Frame_Cont[21]                                                                                            ; HEX5[1]       ; GPIO_1[0]  ;
; N/A                                     ; None                                                ; 11.844 ns  ; CCD_Capture:u3|Frame_Cont[21]                                                                                            ; HEX5[2]       ; GPIO_1[0]  ;
; N/A                                     ; None                                                ; 11.843 ns  ; CCD_Capture:u3|Frame_Cont[21]                                                                                            ; HEX5[5]       ; GPIO_1[0]  ;
; N/A                                     ; None                                                ; 11.833 ns  ; CCD_Capture:u3|Frame_Cont[18]                                                                                            ; HEX4[0]       ; GPIO_1[0]  ;
; N/A                                     ; None                                                ; 11.812 ns  ; I2C_CCD_Config:u8|C_I2C_Controller:u0|SCLK                                                                               ; GPIO_1[24]    ; CLOCK_50   ;
; N/A                                     ; None                                                ; 11.703 ns  ; CCD_Capture:u3|Frame_Cont[31]                                                                                            ; HEX7[1]       ; GPIO_1[0]  ;
; N/A                                     ; None                                                ; 11.695 ns  ; CCD_Capture:u3|Frame_Cont[21]                                                                                            ; HEX5[4]       ; GPIO_1[0]  ;
; N/A                                     ; None                                                ; 11.685 ns  ; CCD_Capture:u3|Frame_Cont[18]                                                                                            ; HEX4[4]       ; GPIO_1[0]  ;
; N/A                                     ; None                                                ; 11.680 ns  ; CCD_Capture:u3|Frame_Cont[18]                                                                                            ; HEX4[3]       ; GPIO_1[0]  ;
; N/A                                     ; None                                                ; 11.672 ns  ; CCD_Capture:u3|Frame_Cont[31]                                                                                            ; HEX7[3]       ; GPIO_1[0]  ;
; N/A                                     ; None                                                ; 11.670 ns  ; CCD_Capture:u3|Frame_Cont[18]                                                                                            ; HEX4[5]       ; GPIO_1[0]  ;
; N/A                                     ; None                                                ; 11.666 ns  ; CCD_Capture:u3|Frame_Cont[31]                                                                                            ; HEX7[2]       ; GPIO_1[0]  ;
; N/A                                     ; None                                                ; 11.665 ns  ; CCD_Capture:u3|Frame_Cont[31]                                                                                            ; HEX7[0]       ; GPIO_1[0]  ;
; N/A                                     ; None                                                ; 11.630 ns  ; CCD_Capture:u3|Frame_Cont[31]                                                                                            ; HEX7[4]       ; GPIO_1[0]  ;
; N/A                                     ; None                                                ; 11.564 ns  ; CCD_Capture:u3|Frame_Cont[21]                                                                                            ; HEX5[6]       ; GPIO_1[0]  ;
; N/A                                     ; None                                                ; 11.533 ns  ; I2C_CCD_Config:u8|C_I2C_Controller:u0|SD_COUNTER[6]                                                                      ; GPIO_1[24]    ; CLOCK_50   ;
; N/A                                     ; None                                                ; 11.524 ns  ; CCD_Capture:u3|Frame_Cont[28]                                                                                            ; HEX7[5]       ; GPIO_1[0]  ;
; N/A                                     ; None                                                ; 11.518 ns  ; system_0:u0|Audio_0:the_Audio_0|AUDIO_DAC_FIFO:the_AUDIO_DAC_FIFO|SEL_Cont[2]                                            ; AUD_DACDAT    ; CLOCK_27   ;
; N/A                                     ; None                                                ; 11.505 ns  ; system_0:u0|Audio_0:the_Audio_0|AUDIO_DAC_FIFO:the_AUDIO_DAC_FIFO|SEL_Cont[3]                                            ; AUD_DACDAT    ; CLOCK_27   ;
; N/A                                     ; None                                                ; 11.496 ns  ; CCD_Capture:u3|Frame_Cont[25]                                                                                            ; HEX6[2]       ; GPIO_1[0]  ;
; N/A                                     ; None                                                ; 11.494 ns  ; CCD_Capture:u3|Frame_Cont[25]                                                                                            ; HEX6[0]       ; GPIO_1[0]  ;
; N/A                                     ; None                                                ; 11.491 ns  ; CCD_Capture:u3|Frame_Cont[25]                                                                                            ; HEX6[1]       ; GPIO_1[0]  ;
; N/A                                     ; None                                                ; 11.392 ns  ; CCD_Capture:u3|Frame_Cont[28]                                                                                            ; HEX7[6]       ; GPIO_1[0]  ;
; N/A                                     ; None                                                ; 11.357 ns  ; I2C_AV_Config:u1|I2C_Controller:u0|SCLK                                                                                  ; I2C_SCLK      ; CLOCK_50   ;
; N/A                                     ; None                                                ; 11.295 ns  ; system_0:u0|cpu_0:the_cpu_0|d_read~reg0                                                                                  ; SRAM_WE_N     ; CLOCK_50   ;
; N/A                                     ; None                                                ; 11.271 ns  ; system_0:u0|cpu_0:the_cpu_0|d_write~reg0                                                                                 ; SRAM_WE_N     ; CLOCK_50   ;
; N/A                                     ; None                                                ; 11.239 ns  ; CCD_Capture:u3|Frame_Cont[28]                                                                                            ; HEX7[1]       ; GPIO_1[0]  ;
; N/A                                     ; None                                                ; 11.230 ns  ; CCD_Capture:u3|Frame_Cont[28]                                                                                            ; HEX7[0]       ; GPIO_1[0]  ;
; N/A                                     ; None                                                ; 11.209 ns  ; CCD_Capture:u3|Frame_Cont[27]                                                                                            ; HEX6[0]       ; GPIO_1[0]  ;
; N/A                                     ; None                                                ; 11.208 ns  ; CCD_Capture:u3|Frame_Cont[28]                                                                                            ; HEX7[3]       ; GPIO_1[0]  ;
; N/A                                     ; None                                                ; 11.202 ns  ; CCD_Capture:u3|Frame_Cont[28]                                                                                            ; HEX7[2]       ; GPIO_1[0]  ;
; N/A                                     ; None                                                ; 11.196 ns  ; CCD_Capture:u3|Frame_Cont[28]                                                                                            ; HEX7[4]       ; GPIO_1[0]  ;
; N/A                                     ; None                                                ; 11.186 ns  ; CCD_Capture:u3|Frame_Cont[27]                                                                                            ; HEX6[2]       ; GPIO_1[0]  ;
; N/A                                     ; None                                                ; 11.179 ns  ; CCD_Capture:u3|Frame_Cont[27]                                                                                            ; HEX6[1]       ; GPIO_1[0]  ;
; N/A                                     ; None                                                ; 11.113 ns  ; system_0:u0|cpu_0_data_master_arbitrator:the_cpu_0_data_master|cpu_0_data_master_dbs_address[1]                          ; SRAM_WE_N     ; CLOCK_50   ;
; N/A                                     ; None                                                ; 11.100 ns  ; I2C_CCD_Config:u8|C_I2C_Controller:u0|SDO                                                                                ; GPIO_1[23]    ; CLOCK_50   ;
; N/A                                     ; None                                                ; 11.031 ns  ; system_0:u0|cpu_0:the_cpu_0|d_read~reg0                                                                                  ; SRAM_ADDR[1]  ; CLOCK_50   ;
; N/A                                     ; None                                                ; 11.007 ns  ; system_0:u0|cpu_0:the_cpu_0|d_write~reg0                                                                                 ; SRAM_ADDR[1]  ; CLOCK_50   ;
; N/A                                     ; None                                                ; 10.982 ns  ; system_0:u0|cpu_0:the_cpu_0|M_alu_result[21]                                                                             ; SRAM_WE_N     ; CLOCK_50   ;
; N/A                                     ; None                                                ; 10.947 ns  ; system_0:u0|cpu_0:the_cpu_0|d_read~reg0                                                                                  ; SRAM_ADDR[6]  ; CLOCK_50   ;
; N/A                                     ; None                                                ; 10.935 ns  ; system_0:u0|cpu_0:the_cpu_0|M_alu_result[19]                                                                             ; SRAM_WE_N     ; CLOCK_50   ;
; N/A                                     ; None                                                ; 10.923 ns  ; system_0:u0|cpu_0:the_cpu_0|d_write~reg0                                                                                 ; SRAM_ADDR[6]  ; CLOCK_50   ;
; N/A                                     ; None                                                ; 10.919 ns  ; CCD_Capture:u3|Frame_Cont[25]                                                                                            ; HEX6[3]       ; GPIO_1[0]  ;
; N/A                                     ; None                                                ; 10.896 ns  ; CCD_Capture:u3|Frame_Cont[25]                                                                                            ; HEX6[6]       ; GPIO_1[0]  ;
; N/A                                     ; None                                                ; 10.895 ns  ; CCD_Capture:u3|Frame_Cont[25]                                                                                            ; HEX6[5]       ; GPIO_1[0]  ;
; N/A                                     ; None                                                ; 10.879 ns  ; I2C_AV_Config:u1|I2C_Controller:u0|SDO                                                                                   ; I2C_SDAT      ; CLOCK_50   ;
; N/A                                     ; None                                                ; 10.878 ns  ; CCD_Capture:u3|Frame_Cont[25]                                                                                            ; HEX6[4]       ; GPIO_1[0]  ;
; N/A                                     ; None                                                ; 10.856 ns  ; system_0:u0|cpu_0:the_cpu_0|d_read~reg0                                                                                  ; SRAM_ADDR[8]  ; CLOCK_50   ;
; N/A                                     ; None                                                ; 10.851 ns  ; system_0:u0|cpu_0:the_cpu_0|i_read~reg0                                                                                  ; SRAM_WE_N     ; CLOCK_50   ;
; N/A                                     ; None                                                ; 10.849 ns  ; system_0:u0|cpu_0_data_master_arbitrator:the_cpu_0_data_master|cpu_0_data_master_dbs_address[1]                          ; SRAM_ADDR[1]  ; CLOCK_50   ;
; N/A                                     ; None                                                ; 10.832 ns  ; system_0:u0|cpu_0:the_cpu_0|d_write~reg0                                                                                 ; SRAM_ADDR[8]  ; CLOCK_50   ;
; N/A                                     ; None                                                ; 10.812 ns  ; system_0:u0|cpu_0:the_cpu_0|d_read~reg0                                                                                  ; SRAM_DQ[13]   ; CLOCK_50   ;
; N/A                                     ; None                                                ; 10.812 ns  ; system_0:u0|cpu_0:the_cpu_0|d_read~reg0                                                                                  ; SRAM_DQ[12]   ; CLOCK_50   ;
; N/A                                     ; None                                                ; 10.807 ns  ; system_0:u0|cpu_0:the_cpu_0|d_read~reg0                                                                                  ; SRAM_ADDR[4]  ; CLOCK_50   ;
; N/A                                     ; None                                                ; 10.805 ns  ; system_0:u0|cpu_0:the_cpu_0|d_read~reg0                                                                                  ; SRAM_DQ[15]   ; CLOCK_50   ;
; N/A                                     ; None                                                ; 10.804 ns  ; system_0:u0|cpu_0:the_cpu_0|ic_fill_tag[11]                                                                              ; SRAM_WE_N     ; CLOCK_50   ;
; N/A                                     ; None                                                ; 10.802 ns  ; system_0:u0|cpu_0:the_cpu_0|d_read~reg0                                                                                  ; SRAM_DQ[14]   ; CLOCK_50   ;
; N/A                                     ; None                                                ; 10.800 ns  ; system_0:u0|cpu_0:the_cpu_0|d_read~reg0                                                                                  ; SRAM_ADDR[7]  ; CLOCK_50   ;
; N/A                                     ; None                                                ; 10.788 ns  ; system_0:u0|cpu_0:the_cpu_0|d_write~reg0                                                                                 ; SRAM_DQ[13]   ; CLOCK_50   ;
; N/A                                     ; None                                                ; 10.788 ns  ; system_0:u0|cpu_0:the_cpu_0|d_write~reg0                                                                                 ; SRAM_DQ[12]   ; CLOCK_50   ;
; N/A                                     ; None                                                ; 10.783 ns  ; system_0:u0|cpu_0:the_cpu_0|d_write~reg0                                                                                 ; SRAM_ADDR[4]  ; CLOCK_50   ;
; N/A                                     ; None                                                ; 10.781 ns  ; system_0:u0|cpu_0:the_cpu_0|d_write~reg0                                                                                 ; SRAM_DQ[15]   ; CLOCK_50   ;
; N/A                                     ; None                                                ; 10.778 ns  ; system_0:u0|cpu_0:the_cpu_0|d_write~reg0                                                                                 ; SRAM_DQ[14]   ; CLOCK_50   ;
; N/A                                     ; None                                                ; 10.776 ns  ; system_0:u0|cpu_0:the_cpu_0|d_write~reg0                                                                                 ; SRAM_ADDR[7]  ; CLOCK_50   ;
; N/A                                     ; None                                                ; 10.765 ns  ; system_0:u0|cpu_0_data_master_arbitrator:the_cpu_0_data_master|cpu_0_data_master_dbs_address[1]                          ; SRAM_ADDR[6]  ; CLOCK_50   ;
; N/A                                     ; None                                                ; 10.725 ns  ; system_0:u0|cpu_0:the_cpu_0|M_alu_result[22]                                                                             ; SRAM_WE_N     ; CLOCK_50   ;
; N/A                                     ; None                                                ; 10.718 ns  ; system_0:u0|cpu_0:the_cpu_0|M_alu_result[21]                                                                             ; SRAM_ADDR[1]  ; CLOCK_50   ;
; N/A                                     ; None                                                ; 10.707 ns  ; system_0:u0|cpu_0:the_cpu_0|d_read~reg0                                                                                  ; SRAM_ADDR[11] ; CLOCK_50   ;
; N/A                                     ; None                                                ; 10.701 ns  ; CCD_Capture:u3|Frame_Cont[17]                                                                                            ; HEX4[2]       ; GPIO_1[0]  ;
; N/A                                     ; None                                                ; 10.692 ns  ; system_0:u0|cpu_0:the_cpu_0|ic_fill_tag[10]                                                                              ; SRAM_WE_N     ; CLOCK_50   ;
; N/A                                     ; None                                                ; 10.688 ns  ; system_0:u0|cpu_0:the_cpu_0|d_read~reg0                                                                                  ; SRAM_ADDR[2]  ; CLOCK_50   ;
; N/A                                     ; None                                                ; 10.687 ns  ; CCD_Capture:u3|Frame_Cont[17]                                                                                            ; HEX4[1]       ; GPIO_1[0]  ;
; N/A                                     ; None                                                ; 10.683 ns  ; system_0:u0|cpu_0:the_cpu_0|d_write~reg0                                                                                 ; SRAM_ADDR[11] ; CLOCK_50   ;
; N/A                                     ; None                                                ; 10.682 ns  ; CCD_Capture:u3|Frame_Cont[26]                                                                                            ; HEX6[0]       ; GPIO_1[0]  ;
; N/A                                     ; None                                                ; 10.674 ns  ; system_0:u0|cpu_0_data_master_arbitrator:the_cpu_0_data_master|cpu_0_data_master_dbs_address[1]                          ; SRAM_ADDR[8]  ; CLOCK_50   ;
; N/A                                     ; None                                                ; 10.673 ns  ; CCD_Capture:u3|Frame_Cont[26]                                                                                            ; HEX6[2]       ; GPIO_1[0]  ;
; N/A                                     ; None                                                ; 10.671 ns  ; system_0:u0|cpu_0:the_cpu_0|d_read~reg0                                                                                  ; SRAM_ADDR[9]  ; CLOCK_50   ;
; N/A                                     ; None                                                ; 10.671 ns  ; system_0:u0|cpu_0:the_cpu_0|M_alu_result[19]                                                                             ; SRAM_ADDR[1]  ; CLOCK_50   ;
; N/A                                     ; None                                                ; 10.664 ns  ; system_0:u0|cpu_0:the_cpu_0|d_write~reg0                                                                                 ; SRAM_ADDR[2]  ; CLOCK_50   ;
; N/A                                     ; None                                                ; 10.657 ns  ; CCD_Capture:u3|Frame_Cont[26]                                                                                            ; HEX6[1]       ; GPIO_1[0]  ;
; N/A                                     ; None                                                ; 10.653 ns  ; system_0:u0|VGA_0:the_VGA_0|VGA_NIOS_CTRL:the_VGA_NIOS_CTRL|VGA_Controller:u0|H_Cont[9]                                  ; VGA_R[7]      ; CLOCK_50   ;
; N/A                                     ; None                                                ; 10.647 ns  ; system_0:u0|cpu_0:the_cpu_0|d_write~reg0                                                                                 ; SRAM_ADDR[9]  ; CLOCK_50   ;
; N/A                                     ; None                                                ; 10.645 ns  ; system_0:u0|cpu_0:the_cpu_0|d_read~reg0                                                                                  ; SRAM_ADDR[5]  ; CLOCK_50   ;
; N/A                                     ; None                                                ; 10.634 ns  ; system_0:u0|cpu_0:the_cpu_0|M_alu_result[21]                                                                             ; SRAM_ADDR[6]  ; CLOCK_50   ;
; N/A                                     ; None                                                ; 10.630 ns  ; system_0:u0|cpu_0_data_master_arbitrator:the_cpu_0_data_master|cpu_0_data_master_dbs_address[1]                          ; SRAM_DQ[13]   ; CLOCK_50   ;
; N/A                                     ; None                                                ; 10.630 ns  ; system_0:u0|cpu_0_data_master_arbitrator:the_cpu_0_data_master|cpu_0_data_master_dbs_address[1]                          ; SRAM_DQ[12]   ; CLOCK_50   ;
; N/A                                     ; None                                                ; 10.627 ns  ; system_0:u0|cpu_0:the_cpu_0|d_read~reg0                                                                                  ; SRAM_ADDR[14] ; CLOCK_50   ;
; N/A                                     ; None                                                ; 10.625 ns  ; system_0:u0|cpu_0_data_master_arbitrator:the_cpu_0_data_master|cpu_0_data_master_dbs_address[1]                          ; SRAM_ADDR[4]  ; CLOCK_50   ;
; N/A                                     ; None                                                ; 10.623 ns  ; system_0:u0|cpu_0_data_master_arbitrator:the_cpu_0_data_master|cpu_0_data_master_dbs_address[1]                          ; SRAM_DQ[15]   ; CLOCK_50   ;
; N/A                                     ; None                                                ; 10.621 ns  ; system_0:u0|cpu_0:the_cpu_0|d_write~reg0                                                                                 ; SRAM_ADDR[5]  ; CLOCK_50   ;
; N/A                                     ; None                                                ; 10.620 ns  ; system_0:u0|cpu_0_data_master_arbitrator:the_cpu_0_data_master|cpu_0_data_master_dbs_address[1]                          ; SRAM_DQ[14]   ; CLOCK_50   ;
; N/A                                     ; None                                                ; 10.619 ns  ; system_0:u0|cpu_0:the_cpu_0|M_alu_result[20]                                                                             ; SRAM_WE_N     ; CLOCK_50   ;
; N/A                                     ; None                                                ; 10.618 ns  ; system_0:u0|cpu_0_data_master_arbitrator:the_cpu_0_data_master|cpu_0_data_master_dbs_address[1]                          ; SRAM_ADDR[7]  ; CLOCK_50   ;
; N/A                                     ; None                                                ; 10.616 ns  ; system_0:u0|cpu_0_instruction_master_arbitrator:the_cpu_0_instruction_master|cpu_0_instruction_master_latency_counter[0] ; SRAM_WE_N     ; CLOCK_50   ;
; N/A                                     ; None                                                ; 10.607 ns  ; CCD_Capture:u3|Frame_Cont[27]                                                                                            ; HEX6[3]       ; GPIO_1[0]  ;
; N/A                                     ; None                                                ; 10.603 ns  ; system_0:u0|cpu_0:the_cpu_0|d_write~reg0                                                                                 ; SRAM_ADDR[14] ; CLOCK_50   ;
; N/A                                     ; None                                                ; 10.599 ns  ; system_0:u0|cpu_0:the_cpu_0|d_read~reg0                                                                                  ; SRAM_ADDR[0]  ; CLOCK_50   ;
; N/A                                     ; None                                                ; 10.596 ns  ; CCD_Capture:u3|Frame_Cont[27]                                                                                            ; HEX6[4]       ; GPIO_1[0]  ;
; N/A                                     ; None                                                ; 10.593 ns  ; system_0:u0|cpu_0:the_cpu_0|d_read~reg0                                                                                  ; SRAM_DQ[9]    ; CLOCK_50   ;
; N/A                                     ; None                                                ; 10.593 ns  ; system_0:u0|cpu_0:the_cpu_0|d_read~reg0                                                                                  ; SRAM_DQ[8]    ; CLOCK_50   ;
; N/A                                     ; None                                                ; 10.590 ns  ; system_0:u0|cpu_0:the_cpu_0|d_read~reg0                                                                                  ; SRAM_DQ[1]    ; CLOCK_50   ;
; N/A                                     ; None                                                ; 10.587 ns  ; system_0:u0|cpu_0:the_cpu_0|d_read~reg0                                                                                  ; SRAM_DQ[11]   ; CLOCK_50   ;
; N/A                                     ; None                                                ; 10.587 ns  ; system_0:u0|cpu_0:the_cpu_0|d_read~reg0                                                                                  ; SRAM_DQ[10]   ; CLOCK_50   ;
; N/A                                     ; None                                                ; 10.587 ns  ; system_0:u0|cpu_0:the_cpu_0|M_alu_result[19]                                                                             ; SRAM_ADDR[6]  ; CLOCK_50   ;
; N/A                                     ; None                                                ; 10.587 ns  ; system_0:u0|cpu_0:the_cpu_0|i_read~reg0                                                                                  ; SRAM_ADDR[1]  ; CLOCK_50   ;
; N/A                                     ; None                                                ; 10.585 ns  ; CCD_Capture:u3|Frame_Cont[27]                                                                                            ; HEX6[5]       ; GPIO_1[0]  ;
; N/A                                     ; None                                                ; 10.583 ns  ; system_0:u0|cpu_0:the_cpu_0|ic_fill_tag[12]                                                                              ; SRAM_WE_N     ; CLOCK_50   ;
; N/A                                     ; None                                                ; 10.581 ns  ; CCD_Capture:u3|Frame_Cont[27]                                                                                            ; HEX6[6]       ; GPIO_1[0]  ;
; N/A                                     ; None                                                ; 10.581 ns  ; CCD_Capture:u3|Frame_Cont[17]                                                                                            ; HEX4[6]       ; GPIO_1[0]  ;
; N/A                                     ; None                                                ; 10.580 ns  ; system_0:u0|cpu_0:the_cpu_0|d_read~reg0                                                                                  ; SRAM_DQ[0]    ; CLOCK_50   ;
; N/A                                     ; None                                                ; 10.575 ns  ; system_0:u0|cpu_0:the_cpu_0|d_read~reg0                                                                                  ; SRAM_DQ[2]    ; CLOCK_50   ;
; N/A                                     ; None                                                ; 10.575 ns  ; system_0:u0|cpu_0:the_cpu_0|d_write~reg0                                                                                 ; SRAM_ADDR[0]  ; CLOCK_50   ;
; N/A                                     ; None                                                ; 10.569 ns  ; system_0:u0|cpu_0:the_cpu_0|d_write~reg0                                                                                 ; SRAM_DQ[9]    ; CLOCK_50   ;
; N/A                                     ; None                                                ; 10.569 ns  ; system_0:u0|cpu_0:the_cpu_0|d_write~reg0                                                                                 ; SRAM_DQ[8]    ; CLOCK_50   ;
; N/A                                     ; None                                                ; 10.566 ns  ; system_0:u0|cpu_0:the_cpu_0|d_write~reg0                                                                                 ; SRAM_DQ[1]    ; CLOCK_50   ;
; N/A                                     ; None                                                ; 10.563 ns  ; system_0:u0|cpu_0:the_cpu_0|d_write~reg0                                                                                 ; SRAM_DQ[11]   ; CLOCK_50   ;
; N/A                                     ; None                                                ; 10.563 ns  ; system_0:u0|cpu_0:the_cpu_0|d_write~reg0                                                                                 ; SRAM_DQ[10]   ; CLOCK_50   ;
; N/A                                     ; None                                                ; 10.556 ns  ; system_0:u0|cpu_0:the_cpu_0|d_write~reg0                                                                                 ; SRAM_DQ[0]    ; CLOCK_50   ;
; N/A                                     ; None                                                ; 10.555 ns  ; system_0:u0|cpu_0:the_cpu_0|d_read~reg0                                                                                  ; SRAM_DQ[3]    ; CLOCK_50   ;
; N/A                                     ; None                                                ; 10.551 ns  ; system_0:u0|cpu_0:the_cpu_0|d_write~reg0                                                                                 ; SRAM_DQ[2]    ; CLOCK_50   ;
; N/A                                     ; None                                                ; 10.546 ns  ; system_0:u0|VGA_0:the_VGA_0|VGA_NIOS_CTRL:the_VGA_NIOS_CTRL|VGA_Controller:u0|H_Cont[9]                                  ; VGA_R[2]      ; CLOCK_50   ;
; N/A                                     ; None                                                ; 10.543 ns  ; system_0:u0|cpu_0:the_cpu_0|d_read~reg0                                                                                  ; SRAM_DQ[7]    ; CLOCK_50   ;
; N/A                                     ; None                                                ; 10.543 ns  ; system_0:u0|cpu_0:the_cpu_0|M_alu_result[21]                                                                             ; SRAM_ADDR[8]  ; CLOCK_50   ;
; N/A                                     ; None                                                ; 10.540 ns  ; system_0:u0|cpu_0:the_cpu_0|ic_fill_tag[11]                                                                              ; SRAM_ADDR[1]  ; CLOCK_50   ;
; N/A                                     ; None                                                ; 10.537 ns  ; CCD_Capture:u3|Frame_Cont[17]                                                                                            ; HEX4[0]       ; GPIO_1[0]  ;
; N/A                                     ; None                                                ; 10.531 ns  ; system_0:u0|cpu_0:the_cpu_0|d_write~reg0                                                                                 ; SRAM_DQ[3]    ; CLOCK_50   ;
; N/A                                     ; None                                                ; 10.525 ns  ; system_0:u0|cpu_0_data_master_arbitrator:the_cpu_0_data_master|cpu_0_data_master_dbs_address[1]                          ; SRAM_ADDR[11] ; CLOCK_50   ;
; N/A                                     ; None                                                ; 10.519 ns  ; system_0:u0|cpu_0:the_cpu_0|d_write~reg0                                                                                 ; SRAM_DQ[7]    ; CLOCK_50   ;
; N/A                                     ; None                                                ; 10.506 ns  ; system_0:u0|cpu_0_data_master_arbitrator:the_cpu_0_data_master|cpu_0_data_master_dbs_address[1]                          ; SRAM_ADDR[2]  ; CLOCK_50   ;
; N/A                                     ; None                                                ; 10.503 ns  ; system_0:u0|cpu_0:the_cpu_0|i_read~reg0                                                                                  ; SRAM_ADDR[6]  ; CLOCK_50   ;
; N/A                                     ; None                                                ; 10.499 ns  ; system_0:u0|cpu_0:the_cpu_0|M_alu_result[21]                                                                             ; SRAM_DQ[13]   ; CLOCK_50   ;
; N/A                                     ; None                                                ; 10.499 ns  ; system_0:u0|cpu_0:the_cpu_0|M_alu_result[21]                                                                             ; SRAM_DQ[12]   ; CLOCK_50   ;
; N/A                                     ; None                                                ; 10.496 ns  ; system_0:u0|VGA_0:the_VGA_0|VGA_NIOS_CTRL:the_VGA_NIOS_CTRL|VGA_Controller:u0|H_Cont[9]                                  ; VGA_G[3]      ; CLOCK_50   ;
; N/A                                     ; None                                                ; 10.496 ns  ; system_0:u0|cpu_0:the_cpu_0|M_alu_result[19]                                                                             ; SRAM_ADDR[8]  ; CLOCK_50   ;
; N/A                                     ; None                                                ; 10.494 ns  ; system_0:u0|cpu_0:the_cpu_0|M_alu_result[21]                                                                             ; SRAM_ADDR[4]  ; CLOCK_50   ;
; N/A                                     ; None                                                ; 10.492 ns  ; system_0:u0|cpu_0:the_cpu_0|M_alu_result[21]                                                                             ; SRAM_DQ[15]   ; CLOCK_50   ;
; N/A                                     ; None                                                ; 10.489 ns  ; system_0:u0|cpu_0:the_cpu_0|M_alu_result[21]                                                                             ; SRAM_DQ[14]   ; CLOCK_50   ;
; N/A                                     ; None                                                ; 10.489 ns  ; system_0:u0|cpu_0_data_master_arbitrator:the_cpu_0_data_master|cpu_0_data_master_dbs_address[1]                          ; SRAM_ADDR[9]  ; CLOCK_50   ;
; N/A                                     ; None                                                ; 10.487 ns  ; system_0:u0|cpu_0:the_cpu_0|M_alu_result[21]                                                                             ; SRAM_ADDR[7]  ; CLOCK_50   ;
; N/A                                     ; None                                                ; 10.463 ns  ; system_0:u0|cpu_0_data_master_arbitrator:the_cpu_0_data_master|cpu_0_data_master_dbs_address[1]                          ; SRAM_ADDR[5]  ; CLOCK_50   ;
; N/A                                     ; None                                                ; 10.462 ns  ; system_0:u0|VGA_0:the_VGA_0|VGA_NIOS_CTRL:the_VGA_NIOS_CTRL|VGA_Controller:u0|V_Cont[1]                                  ; VGA_R[7]      ; CLOCK_50   ;
; N/A                                     ; None                                                ; 10.461 ns  ; system_0:u0|cpu_0:the_cpu_0|M_alu_result[22]                                                                             ; SRAM_ADDR[1]  ; CLOCK_50   ;
; N/A                                     ; None                                                ; 10.456 ns  ; system_0:u0|cpu_0:the_cpu_0|ic_fill_tag[11]                                                                              ; SRAM_ADDR[6]  ; CLOCK_50   ;
; N/A                                     ; None                                                ; 10.452 ns  ; system_0:u0|cpu_0:the_cpu_0|M_alu_result[19]                                                                             ; SRAM_DQ[13]   ; CLOCK_50   ;
; N/A                                     ; None                                                ; 10.452 ns  ; system_0:u0|cpu_0:the_cpu_0|M_alu_result[19]                                                                             ; SRAM_DQ[12]   ; CLOCK_50   ;
; N/A                                     ; None                                                ; 10.447 ns  ; system_0:u0|cpu_0:the_cpu_0|M_alu_result[19]                                                                             ; SRAM_ADDR[4]  ; CLOCK_50   ;
; N/A                                     ; None                                                ; 10.446 ns  ; system_0:u0|cpu_0:the_cpu_0|d_read~reg0                                                                                  ; SRAM_ADDR[13] ; CLOCK_50   ;
; N/A                                     ; None                                                ; 10.445 ns  ; system_0:u0|cpu_0:the_cpu_0|M_alu_result[19]                                                                             ; SRAM_DQ[15]   ; CLOCK_50   ;
; N/A                                     ; None                                                ; 10.445 ns  ; system_0:u0|cpu_0_data_master_arbitrator:the_cpu_0_data_master|cpu_0_data_master_dbs_address[1]                          ; SRAM_ADDR[14] ; CLOCK_50   ;
; N/A                                     ; None                                                ; 10.442 ns  ; system_0:u0|cpu_0:the_cpu_0|M_alu_result[19]                                                                             ; SRAM_DQ[14]   ; CLOCK_50   ;
; N/A                                     ; None                                                ; 10.440 ns  ; system_0:u0|cpu_0:the_cpu_0|M_alu_result[19]                                                                             ; SRAM_ADDR[7]  ; CLOCK_50   ;
; N/A                                     ; None                                                ; 10.429 ns  ; system_0:u0|VGA_0:the_VGA_0|VGA_NIOS_CTRL:the_VGA_NIOS_CTRL|VGA_Controller:u0|H_Cont[9]                                  ; VGA_G[2]      ; CLOCK_50   ;
; N/A                                     ; None                                                ; 10.428 ns  ; system_0:u0|VGA_0:the_VGA_0|VGA_NIOS_CTRL:the_VGA_NIOS_CTRL|VGA_Controller:u0|H_Cont[9]                                  ; VGA_G[1]      ; CLOCK_50   ;
; N/A                                     ; None                                                ; 10.428 ns  ; system_0:u0|cpu_0:the_cpu_0|d_read~reg0                                                                                  ; SRAM_ADDR[15] ; CLOCK_50   ;
; N/A                                     ; None                                                ; 10.428 ns  ; system_0:u0|cpu_0:the_cpu_0|ic_fill_tag[10]                                                                              ; SRAM_ADDR[1]  ; CLOCK_50   ;
; N/A                                     ; None                                                ; 10.423 ns  ; CCD_Capture:u3|Frame_Cont[17]                                                                                            ; HEX4[5]       ; GPIO_1[0]  ;
; N/A                                     ; None                                                ; 10.422 ns  ; system_0:u0|cpu_0:the_cpu_0|d_write~reg0                                                                                 ; SRAM_ADDR[13] ; CLOCK_50   ;
; N/A                                     ; None                                                ; 10.417 ns  ; system_0:u0|cpu_0_data_master_arbitrator:the_cpu_0_data_master|cpu_0_data_master_dbs_address[1]                          ; SRAM_ADDR[0]  ; CLOCK_50   ;
; N/A                                     ; None                                                ; 10.412 ns  ; system_0:u0|cpu_0:the_cpu_0|i_read~reg0                                                                                  ; SRAM_ADDR[8]  ; CLOCK_50   ;
; N/A                                     ; None                                                ; 10.411 ns  ; system_0:u0|cpu_0_data_master_arbitrator:the_cpu_0_data_master|cpu_0_data_master_dbs_address[1]                          ; SRAM_DQ[9]    ; CLOCK_50   ;
; N/A                                     ; None                                                ; 10.411 ns  ; system_0:u0|cpu_0_data_master_arbitrator:the_cpu_0_data_master|cpu_0_data_master_dbs_address[1]                          ; SRAM_DQ[8]    ; CLOCK_50   ;
; N/A                                     ; None                                                ; 10.408 ns  ; system_0:u0|cpu_0_data_master_arbitrator:the_cpu_0_data_master|cpu_0_data_master_dbs_address[1]                          ; SRAM_DQ[1]    ; CLOCK_50   ;
; N/A                                     ; None                                                ; 10.408 ns  ; system_0:u0|VGA_0:the_VGA_0|VGA_NIOS_CTRL:the_VGA_NIOS_CTRL|VGA_Controller:u0|H_Cont[9]                                  ; VGA_R[5]      ; CLOCK_50   ;
; N/A                                     ; None                                                ; 10.407 ns  ; system_0:u0|VGA_0:the_VGA_0|VGA_NIOS_CTRL:the_VGA_NIOS_CTRL|VGA_Controller:u0|H_Cont[9]                                  ; VGA_R[4]      ; CLOCK_50   ;
; N/A                                     ; None                                                ; 10.407 ns  ; CCD_Capture:u3|Frame_Cont[17]                                                                                            ; HEX4[3]       ; GPIO_1[0]  ;
; N/A                                     ; None                                                ; 10.405 ns  ; system_0:u0|cpu_0_data_master_arbitrator:the_cpu_0_data_master|cpu_0_data_master_dbs_address[1]                          ; SRAM_DQ[11]   ; CLOCK_50   ;
; N/A                                     ; None                                                ; 10.405 ns  ; system_0:u0|cpu_0_data_master_arbitrator:the_cpu_0_data_master|cpu_0_data_master_dbs_address[1]                          ; SRAM_DQ[10]   ; CLOCK_50   ;
; N/A                                     ; None                                                ; 10.404 ns  ; system_0:u0|cpu_0:the_cpu_0|d_write~reg0                                                                                 ; SRAM_ADDR[15] ; CLOCK_50   ;
; N/A                                     ; None                                                ; 10.402 ns  ; system_0:u0|cpu_0:the_cpu_0|d_read~reg0                                                                                  ; SRAM_ADDR[16] ; CLOCK_50   ;
; Timing analysis restricted to 200 rows. ; To change the limit use Settings (Assignments menu) ;            ;                                                                                                                          ;               ;            ;
+-----------------------------------------+-----------------------------------------------------+------------+--------------------------------------------------------------------------------------------------------------------------+---------------+------------+


+----------------------------------------------------------------------------------------------+
; tpd                                                                                          ;
+-------+-------------------+-----------------+--------------------------+---------------------+
; Slack ; Required P2P Time ; Actual P2P Time ; From                     ; To                  ;
+-------+-------------------+-----------------+--------------------------+---------------------+
; N/A   ; None              ; 2.612 ns        ; altera_internal_jtag~TDO ; altera_reserved_tdo ;
+-------+-------------------+-----------------+--------------------------+---------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; th                                                                                                                                                                                                                                                                                                                                                                                   ;
+-----------------------------------------+-----------------------------------------------------+-----------+--------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------+
; Minimum Slack                           ; Required th                                         ; Actual th ; From                           ; To                                                                                                                                                                                                     ; To Clock                       ;
+-----------------------------------------+-----------------------------------------------------+-----------+--------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------+
; N/A                                     ; None                                                ; 3.254 ns  ; altera_internal_jtag~TMSUTAP   ; sld_hub:sld_hub_inst|sld_shadow_jsm:shadow_jsm|state[7]                                                                                                                                                ; altera_internal_jtag~TCKUTAP   ;
; N/A                                     ; None                                                ; 3.251 ns  ; altera_internal_jtag~TMSUTAP   ; sld_hub:sld_hub_inst|sld_shadow_jsm:shadow_jsm|state[5]                                                                                                                                                ; altera_internal_jtag~TCKUTAP   ;
; N/A                                     ; None                                                ; 3.144 ns  ; altera_internal_jtag           ; system_0:u0|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_jtag_debug_module_wrapper:the_cpu_0_jtag_debug_module_wrapper|cpu_0_jtag_debug_module_tck:the_cpu_0_jtag_debug_module_tck|sr[37] ; altera_internal_jtag~TCKUTAP   ;
; N/A                                     ; None                                                ; 3.122 ns  ; altera_internal_jtag~TMSUTAP   ; sld_hub:sld_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                                ; altera_internal_jtag~TCKUTAP   ;
; N/A                                     ; None                                                ; 3.122 ns  ; altera_internal_jtag~TMSUTAP   ; sld_hub:sld_hub_inst|sld_shadow_jsm:shadow_jsm|state[6]                                                                                                                                                ; altera_internal_jtag~TCKUTAP   ;
; N/A                                     ; None                                                ; 3.114 ns  ; altera_internal_jtag           ; system_0:u0|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_jtag_debug_module_wrapper:the_cpu_0_jtag_debug_module_wrapper|cpu_0_jtag_debug_module_tck:the_cpu_0_jtag_debug_module_tck|sr[35] ; altera_internal_jtag~TCKUTAP   ;
; N/A                                     ; None                                                ; 3.112 ns  ; altera_internal_jtag           ; system_0:u0|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_jtag_debug_module_wrapper:the_cpu_0_jtag_debug_module_wrapper|cpu_0_jtag_debug_module_tck:the_cpu_0_jtag_debug_module_tck|sr[0]  ; altera_internal_jtag~TCKUTAP   ;
; N/A                                     ; None                                                ; 3.110 ns  ; altera_internal_jtag           ; system_0:u0|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_jtag_debug_module_wrapper:the_cpu_0_jtag_debug_module_wrapper|cpu_0_jtag_debug_module_tck:the_cpu_0_jtag_debug_module_tck|sr[15] ; altera_internal_jtag~TCKUTAP   ;
; N/A                                     ; None                                                ; 2.989 ns  ; altera_internal_jtag~TMSUTAP   ; sld_hub:sld_hub_inst|node_ena[1]                                                                                                                                                                       ; altera_internal_jtag~TCKUTAP   ;
; N/A                                     ; None                                                ; 2.961 ns  ; altera_internal_jtag~TMSUTAP   ; sld_hub:sld_hub_inst|sld_shadow_jsm:shadow_jsm|state[2]                                                                                                                                                ; altera_internal_jtag~TCKUTAP   ;
; N/A                                     ; None                                                ; 2.959 ns  ; altera_internal_jtag~TMSUTAP   ; sld_hub:sld_hub_inst|sld_shadow_jsm:shadow_jsm|state[14]                                                                                                                                               ; altera_internal_jtag~TCKUTAP   ;
; N/A                                     ; None                                                ; 2.958 ns  ; altera_internal_jtag~TMSUTAP   ; sld_hub:sld_hub_inst|node_ena[2]                                                                                                                                                                       ; altera_internal_jtag~TCKUTAP   ;
; N/A                                     ; None                                                ; 2.955 ns  ; altera_internal_jtag           ; system_0:u0|jtag_uart:the_jtag_uart|alt_jtag_atlantic:jtag_uart_alt_jtag_atlantic|wdata[0]                                                                                                             ; altera_internal_jtag~TCKUTAP   ;
; N/A                                     ; None                                                ; 2.953 ns  ; altera_internal_jtag~TMSUTAP   ; sld_hub:sld_hub_inst|sld_shadow_jsm:shadow_jsm|state[12]                                                                                                                                               ; altera_internal_jtag~TCKUTAP   ;
; N/A                                     ; None                                                ; 2.948 ns  ; altera_internal_jtag~TMSUTAP   ; sld_hub:sld_hub_inst|sld_shadow_jsm:shadow_jsm|state[3]                                                                                                                                                ; altera_internal_jtag~TCKUTAP   ;
; N/A                                     ; None                                                ; 2.948 ns  ; altera_internal_jtag~TMSUTAP   ; sld_hub:sld_hub_inst|sld_shadow_jsm:shadow_jsm|state[10]                                                                                                                                               ; altera_internal_jtag~TCKUTAP   ;
; N/A                                     ; None                                                ; 2.870 ns  ; altera_internal_jtag           ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|PZMU7345:HHRH5434|ATKJ2101[12]                                                                                                                              ; altera_internal_jtag~CLKDRUSER ;
; N/A                                     ; None                                                ; 2.869 ns  ; altera_internal_jtag           ; sld_hub:sld_hub_inst|jtag_ir_reg[9]                                                                                                                                                                    ; altera_internal_jtag~TCKUTAP   ;
; N/A                                     ; None                                                ; 2.862 ns  ; altera_internal_jtag~TMSUTAP   ; sld_hub:sld_hub_inst|sld_shadow_jsm:shadow_jsm|tms_cnt[2]                                                                                                                                              ; altera_internal_jtag~TCKUTAP   ;
; N/A                                     ; None                                                ; 2.862 ns  ; altera_internal_jtag~TMSUTAP   ; sld_hub:sld_hub_inst|sld_shadow_jsm:shadow_jsm|tms_cnt[1]                                                                                                                                              ; altera_internal_jtag~TCKUTAP   ;
; N/A                                     ; None                                                ; 2.861 ns  ; altera_internal_jtag           ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|FNUJ6967                                                                                                                                                    ; altera_internal_jtag~CLKDRUSER ;
; N/A                                     ; None                                                ; 2.847 ns  ; altera_internal_jtag~TMSUTAP   ; sld_hub:sld_hub_inst|sld_shadow_jsm:shadow_jsm|state[8]                                                                                                                                                ; altera_internal_jtag~TCKUTAP   ;
; N/A                                     ; None                                                ; 2.825 ns  ; altera_internal_jtag~TMSUTAP   ; sld_hub:sld_hub_inst|sld_shadow_jsm:shadow_jsm|state[1]                                                                                                                                                ; altera_internal_jtag~TCKUTAP   ;
; N/A                                     ; None                                                ; 2.825 ns  ; altera_internal_jtag~TMSUTAP   ; sld_hub:sld_hub_inst|sld_shadow_jsm:shadow_jsm|state[11]                                                                                                                                               ; altera_internal_jtag~TCKUTAP   ;
; N/A                                     ; None                                                ; 2.825 ns  ; altera_internal_jtag~TMSUTAP   ; sld_hub:sld_hub_inst|sld_shadow_jsm:shadow_jsm|state[13]                                                                                                                                               ; altera_internal_jtag~TCKUTAP   ;
; N/A                                     ; None                                                ; 2.819 ns  ; altera_internal_jtag~TMSUTAP   ; sld_hub:sld_hub_inst|sld_shadow_jsm:shadow_jsm|tms_cnt[0]                                                                                                                                              ; altera_internal_jtag~TCKUTAP   ;
; N/A                                     ; None                                                ; 2.781 ns  ; altera_internal_jtag~TMSUTAP   ; sld_hub:sld_hub_inst|sld_shadow_jsm:shadow_jsm|state[0]                                                                                                                                                ; altera_internal_jtag~TCKUTAP   ;
; N/A                                     ; None                                                ; 2.680 ns  ; altera_internal_jtag           ; system_0:u0|jtag_uart:the_jtag_uart|alt_jtag_atlantic:jtag_uart_alt_jtag_atlantic|wdata[7]                                                                                                             ; altera_internal_jtag~TCKUTAP   ;
; N/A                                     ; None                                                ; 2.661 ns  ; altera_internal_jtag           ; system_0:u0|jtag_uart:the_jtag_uart|alt_jtag_atlantic:jtag_uart_alt_jtag_atlantic|write_stalled                                                                                                        ; altera_internal_jtag~TCKUTAP   ;
; N/A                                     ; None                                                ; 2.615 ns  ; altera_internal_jtag           ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|VELJ8121:JDCF0099|DJFL8584[3]                                                                                                                               ; altera_internal_jtag~CLKDRUSER ;
; N/A                                     ; None                                                ; 2.595 ns  ; altera_internal_jtag           ; sld_hub:sld_hub_inst|irsr_reg[6]                                                                                                                                                                       ; altera_internal_jtag~TCKUTAP   ;
; N/A                                     ; None                                                ; 2.564 ns  ; altera_internal_jtag~TMSUTAP   ; sld_hub:sld_hub_inst|sld_shadow_jsm:shadow_jsm|state[15]                                                                                                                                               ; altera_internal_jtag~TCKUTAP   ;
; N/A                                     ; None                                                ; 2.550 ns  ; altera_internal_jtag~TMSUTAP   ; sld_hub:sld_hub_inst|sld_shadow_jsm:shadow_jsm|state[9]                                                                                                                                                ; altera_internal_jtag~TCKUTAP   ;
; N/A                                     ; None                                                ; 2.532 ns  ; altera_internal_jtag           ; sld_hub:sld_hub_inst|node_ena[3]                                                                                                                                                                       ; altera_internal_jtag~TCKUTAP   ;
; N/A                                     ; None                                                ; 2.524 ns  ; altera_internal_jtag           ; system_0:u0|jtag_uart:the_jtag_uart|alt_jtag_atlantic:jtag_uart_alt_jtag_atlantic|count[9]                                                                                                             ; altera_internal_jtag~TCKUTAP   ;
; N/A                                     ; None                                                ; 2.429 ns  ; altera_internal_jtag~TMSUTAP   ; sld_hub:sld_hub_inst|node_ena[3]                                                                                                                                                                       ; altera_internal_jtag~TCKUTAP   ;
; N/A                                     ; None                                                ; 2.375 ns  ; altera_internal_jtag           ; sld_hub:sld_hub_inst|tdo_bypass_reg                                                                                                                                                                    ; altera_internal_jtag~TCKUTAP   ;
; N/A                                     ; None                                                ; 2.254 ns  ; altera_internal_jtag           ; system_0:u0|jtag_uart:the_jtag_uart|alt_jtag_atlantic:jtag_uart_alt_jtag_atlantic|td_shift[0]                                                                                                          ; altera_internal_jtag~TCKUTAP   ;
; N/A                                     ; None                                                ; 2.080 ns  ; altera_internal_jtag~TMSUTAP   ; sld_hub:sld_hub_inst|hub_mode_reg[0]                                                                                                                                                                   ; altera_internal_jtag~TCKUTAP   ;
; N/A                                     ; None                                                ; 2.026 ns  ; altera_internal_jtag           ; sld_hub:sld_hub_inst|sld_rom_sr:hub_info_reg|WORD_SR[3]                                                                                                                                                ; altera_internal_jtag~TCKUTAP   ;
; N/A                                     ; None                                                ; 1.974 ns  ; altera_internal_jtag~TMSUTAP   ; sld_hub:sld_hub_inst|virtual_ir_scan_reg                                                                                                                                                               ; altera_internal_jtag~TCKUTAP   ;
; N/A                                     ; None                                                ; 1.974 ns  ; altera_internal_jtag~TMSUTAP   ; sld_hub:sld_hub_inst|virtual_dr_scan_reg                                                                                                                                                               ; altera_internal_jtag~TCKUTAP   ;
; N/A                                     ; None                                                ; 1.928 ns  ; altera_internal_jtag           ; system_0:u0|jtag_uart:the_jtag_uart|alt_jtag_atlantic:jtag_uart_alt_jtag_atlantic|td_shift[10]                                                                                                         ; altera_internal_jtag~TCKUTAP   ;
; N/A                                     ; None                                                ; 1.897 ns  ; altera_internal_jtag           ; sld_hub:sld_hub_inst|node_ena[1]                                                                                                                                                                       ; altera_internal_jtag~TCKUTAP   ;
; N/A                                     ; None                                                ; 1.678 ns  ; altera_internal_jtag           ; sld_hub:sld_hub_inst|node_ena[2]                                                                                                                                                                       ; altera_internal_jtag~TCKUTAP   ;
; N/A                                     ; None                                                ; 1.598 ns  ; altera_internal_jtag~TMSUTAP   ; sld_hub:sld_hub_inst|hub_mode_reg[1]                                                                                                                                                                   ; altera_internal_jtag~TCKUTAP   ;
; N/A                                     ; None                                                ; 1.423 ns  ; altera_internal_jtag~SHIFTUSER ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|PZMU7345:HHRH5434|ATKJ2101[7]                                                                                                                               ; altera_internal_jtag~CLKDRUSER ;
; N/A                                     ; None                                                ; 1.421 ns  ; altera_internal_jtag~SHIFTUSER ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|PZMU7345:HHRH5434|ATKJ2101[6]                                                                                                                               ; altera_internal_jtag~CLKDRUSER ;
; N/A                                     ; None                                                ; 1.419 ns  ; altera_internal_jtag~SHIFTUSER ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|PZMU7345:HHRH5434|ATKJ2101[0]                                                                                                                               ; altera_internal_jtag~CLKDRUSER ;
; N/A                                     ; None                                                ; 1.419 ns  ; altera_internal_jtag~SHIFTUSER ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|PZMU7345:HHRH5434|ATKJ2101[8]                                                                                                                               ; altera_internal_jtag~CLKDRUSER ;
; N/A                                     ; None                                                ; 1.418 ns  ; altera_internal_jtag~SHIFTUSER ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|PZMU7345:HHRH5434|ATKJ2101[9]                                                                                                                               ; altera_internal_jtag~CLKDRUSER ;
; N/A                                     ; None                                                ; 1.416 ns  ; altera_internal_jtag~SHIFTUSER ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|PZMU7345:HHRH5434|ATKJ2101[1]                                                                                                                               ; altera_internal_jtag~CLKDRUSER ;
; N/A                                     ; None                                                ; 1.416 ns  ; altera_internal_jtag~SHIFTUSER ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|PZMU7345:HHRH5434|ATKJ2101[11]                                                                                                                              ; altera_internal_jtag~CLKDRUSER ;
; N/A                                     ; None                                                ; 1.415 ns  ; altera_internal_jtag~SHIFTUSER ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|PZMU7345:HHRH5434|ATKJ2101[2]                                                                                                                               ; altera_internal_jtag~CLKDRUSER ;
; N/A                                     ; None                                                ; 1.414 ns  ; altera_internal_jtag~SHIFTUSER ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|PZMU7345:HHRH5434|ATKJ2101[10]                                                                                                                              ; altera_internal_jtag~CLKDRUSER ;
; N/A                                     ; None                                                ; 1.395 ns  ; altera_internal_jtag~TMSUTAP   ; sld_hub:sld_hub_inst|irf_reg[2][0]                                                                                                                                                                     ; altera_internal_jtag~TCKUTAP   ;
; N/A                                     ; None                                                ; 1.335 ns  ; altera_internal_jtag~TMSUTAP   ; sld_hub:sld_hub_inst|hub_mode_reg[2]                                                                                                                                                                   ; altera_internal_jtag~TCKUTAP   ;
; N/A                                     ; None                                                ; 1.282 ns  ; altera_internal_jtag~SHIFTUSER ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|PZMU7345:HHRH5434|ATKJ2101[4]                                                                                                                               ; altera_internal_jtag~CLKDRUSER ;
; N/A                                     ; None                                                ; 1.281 ns  ; altera_internal_jtag~SHIFTUSER ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|PZMU7345:HHRH5434|ATKJ2101[3]                                                                                                                               ; altera_internal_jtag~CLKDRUSER ;
; N/A                                     ; None                                                ; 1.280 ns  ; altera_internal_jtag~SHIFTUSER ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|PZMU7345:HHRH5434|ATKJ2101[12]                                                                                                                              ; altera_internal_jtag~CLKDRUSER ;
; N/A                                     ; None                                                ; 1.272 ns  ; altera_internal_jtag~SHIFTUSER ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|PZMU7345:HHRH5434|ATKJ2101[5]                                                                                                                               ; altera_internal_jtag~CLKDRUSER ;
; N/A                                     ; None                                                ; 1.244 ns  ; altera_internal_jtag~SHIFTUSER ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|VELJ8121:JDCF0099|DJFL8584[0]                                                                                                                               ; altera_internal_jtag~CLKDRUSER ;
; N/A                                     ; None                                                ; 1.244 ns  ; altera_internal_jtag~SHIFTUSER ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|VELJ8121:JDCF0099|DJFL8584[1]                                                                                                                               ; altera_internal_jtag~CLKDRUSER ;
; N/A                                     ; None                                                ; 1.244 ns  ; altera_internal_jtag~SHIFTUSER ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|VELJ8121:JDCF0099|DJFL8584[2]                                                                                                                               ; altera_internal_jtag~CLKDRUSER ;
; N/A                                     ; None                                                ; 1.244 ns  ; altera_internal_jtag~SHIFTUSER ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|VELJ8121:JDCF0099|DJFL8584[3]                                                                                                                               ; altera_internal_jtag~CLKDRUSER ;
; N/A                                     ; None                                                ; 1.149 ns  ; altera_internal_jtag           ; system_0:u0|jtag_uart:the_jtag_uart|alt_jtag_atlantic:jtag_uart_alt_jtag_atlantic|state                                                                                                                ; altera_internal_jtag~TCKUTAP   ;
; N/A                                     ; None                                                ; 0.914 ns  ; altera_internal_jtag~TMSUTAP   ; sld_hub:sld_hub_inst|shadow_irf_reg[2][0]                                                                                                                                                              ; altera_internal_jtag~TCKUTAP   ;
; N/A                                     ; None                                                ; 0.518 ns  ; altera_internal_jtag~SHIFTUSER ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|VELJ8121:JDCF0099|AJQN5180[1]                                                                                                                               ; altera_internal_jtag~CLKDRUSER ;
; N/A                                     ; None                                                ; 0.518 ns  ; altera_internal_jtag~SHIFTUSER ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|VELJ8121:JDCF0099|AJQN5180[2]                                                                                                                               ; altera_internal_jtag~CLKDRUSER ;
; N/A                                     ; None                                                ; 0.518 ns  ; altera_internal_jtag~SHIFTUSER ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|VELJ8121:JDCF0099|AJQN5180[3]                                                                                                                               ; altera_internal_jtag~CLKDRUSER ;
; N/A                                     ; None                                                ; 0.518 ns  ; altera_internal_jtag~SHIFTUSER ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|VELJ8121:JDCF0099|AJQN5180[4]                                                                                                                               ; altera_internal_jtag~CLKDRUSER ;
; N/A                                     ; None                                                ; 0.518 ns  ; altera_internal_jtag~SHIFTUSER ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|VELJ8121:JDCF0099|AJQN5180[0]                                                                                                                               ; altera_internal_jtag~CLKDRUSER ;
; N/A                                     ; None                                                ; 0.302 ns  ; altera_internal_jtag~TMSUTAP   ; sld_hub:sld_hub_inst|shadow_irf_reg[1][0]                                                                                                                                                              ; altera_internal_jtag~TCKUTAP   ;
; N/A                                     ; None                                                ; 0.302 ns  ; altera_internal_jtag~TMSUTAP   ; sld_hub:sld_hub_inst|shadow_irf_reg[1][1]                                                                                                                                                              ; altera_internal_jtag~TCKUTAP   ;
; N/A                                     ; None                                                ; 0.278 ns  ; SW[0]                          ; I2C_CCD_Config:u8|senosr_exposure[15]                                                                                                                                                                  ; CLOCK_50                       ;
; N/A                                     ; None                                                ; 0.258 ns  ; SW[0]                          ; I2C_CCD_Config:u8|senosr_exposure[7]                                                                                                                                                                   ; CLOCK_50                       ;
; N/A                                     ; None                                                ; 0.166 ns  ; altera_internal_jtag~TMSUTAP   ; sld_hub:sld_hub_inst|shadow_irf_reg[3][1]                                                                                                                                                              ; altera_internal_jtag~TCKUTAP   ;
; N/A                                     ; None                                                ; 0.166 ns  ; altera_internal_jtag~TMSUTAP   ; sld_hub:sld_hub_inst|shadow_irf_reg[3][0]                                                                                                                                                              ; altera_internal_jtag~TCKUTAP   ;
; N/A                                     ; None                                                ; -0.027 ns ; SW[0]                          ; I2C_CCD_Config:u8|senosr_exposure[5]                                                                                                                                                                   ; CLOCK_50                       ;
; N/A                                     ; None                                                ; -0.027 ns ; SW[0]                          ; I2C_CCD_Config:u8|senosr_exposure[4]                                                                                                                                                                   ; CLOCK_50                       ;
; N/A                                     ; None                                                ; -0.031 ns ; SW[0]                          ; I2C_CCD_Config:u8|senosr_exposure[11]                                                                                                                                                                  ; CLOCK_50                       ;
; N/A                                     ; None                                                ; -0.129 ns ; SW[0]                          ; I2C_CCD_Config:u8|senosr_exposure[8]                                                                                                                                                                   ; CLOCK_50                       ;
; N/A                                     ; None                                                ; -0.154 ns ; altera_internal_jtag~TMSUTAP   ; sld_hub:sld_hub_inst|irf_reg[1][0]                                                                                                                                                                     ; altera_internal_jtag~TCKUTAP   ;
; N/A                                     ; None                                                ; -0.154 ns ; altera_internal_jtag~TMSUTAP   ; sld_hub:sld_hub_inst|irf_reg[1][1]                                                                                                                                                                     ; altera_internal_jtag~TCKUTAP   ;
; N/A                                     ; None                                                ; -0.188 ns ; altera_internal_jtag~TMSUTAP   ; sld_hub:sld_hub_inst|irf_reg[3][1]                                                                                                                                                                     ; altera_internal_jtag~TCKUTAP   ;
; N/A                                     ; None                                                ; -0.188 ns ; altera_internal_jtag~TMSUTAP   ; sld_hub:sld_hub_inst|irf_reg[3][0]                                                                                                                                                                     ; altera_internal_jtag~TCKUTAP   ;
; N/A                                     ; None                                                ; -0.200 ns ; SW[0]                          ; I2C_CCD_Config:u8|senosr_exposure[9]                                                                                                                                                                   ; CLOCK_50                       ;
; N/A                                     ; None                                                ; -0.276 ns ; SW[0]                          ; I2C_CCD_Config:u8|senosr_exposure[10]                                                                                                                                                                  ; CLOCK_50                       ;
; N/A                                     ; None                                                ; -0.293 ns ; SW[0]                          ; I2C_CCD_Config:u8|senosr_exposure[6]                                                                                                                                                                   ; CLOCK_50                       ;
; N/A                                     ; None                                                ; -0.308 ns ; SW[0]                          ; I2C_CCD_Config:u8|senosr_exposure[12]                                                                                                                                                                  ; CLOCK_50                       ;
; N/A                                     ; None                                                ; -0.310 ns ; SW[0]                          ; I2C_CCD_Config:u8|senosr_exposure[14]                                                                                                                                                                  ; CLOCK_50                       ;
; N/A                                     ; None                                                ; -0.313 ns ; SW[0]                          ; I2C_CCD_Config:u8|senosr_exposure[13]                                                                                                                                                                  ; CLOCK_50                       ;
; N/A                                     ; None                                                ; -0.314 ns ; SW[0]                          ; I2C_CCD_Config:u8|senosr_exposure[2]                                                                                                                                                                   ; CLOCK_50                       ;
; N/A                                     ; None                                                ; -0.400 ns ; GPIO_1[23]                     ; I2C_CCD_Config:u8|C_I2C_Controller:u0|ACK4                                                                                                                                                             ; CLOCK_50                       ;
; N/A                                     ; None                                                ; -0.440 ns ; SW[0]                          ; I2C_CCD_Config:u8|senosr_exposure[3]                                                                                                                                                                   ; CLOCK_50                       ;
; N/A                                     ; None                                                ; -0.581 ns ; GPIO_1[23]                     ; I2C_CCD_Config:u8|C_I2C_Controller:u0|ACK3                                                                                                                                                             ; CLOCK_50                       ;
; N/A                                     ; None                                                ; -0.722 ns ; I2C_SDAT                       ; I2C_AV_Config:u1|I2C_Controller:u0|ACK3                                                                                                                                                                ; CLOCK_50                       ;
; N/A                                     ; None                                                ; -0.797 ns ; GPIO_1[23]                     ; I2C_CCD_Config:u8|C_I2C_Controller:u0|ACK1                                                                                                                                                             ; CLOCK_50                       ;
; N/A                                     ; None                                                ; -0.925 ns ; FL_DQ[1]                       ; system_0:u0|tri_state_bridge_0_avalon_slave_arbitrator:the_tri_state_bridge_0_avalon_slave|incoming_tri_state_bridge_0_data[1]                                                                         ; CLOCK_50                       ;
; N/A                                     ; None                                                ; -0.925 ns ; FL_DQ[0]                       ; system_0:u0|tri_state_bridge_0_avalon_slave_arbitrator:the_tri_state_bridge_0_avalon_slave|incoming_tri_state_bridge_0_data[0]                                                                         ; CLOCK_50                       ;
; N/A                                     ; None                                                ; -0.943 ns ; FL_DQ[5]                       ; system_0:u0|tri_state_bridge_0_avalon_slave_arbitrator:the_tri_state_bridge_0_avalon_slave|incoming_tri_state_bridge_0_data[5]                                                                         ; CLOCK_50                       ;
; N/A                                     ; None                                                ; -0.943 ns ; FL_DQ[4]                       ; system_0:u0|tri_state_bridge_0_avalon_slave_arbitrator:the_tri_state_bridge_0_avalon_slave|incoming_tri_state_bridge_0_data[4]                                                                         ; CLOCK_50                       ;
; N/A                                     ; None                                                ; -0.943 ns ; FL_DQ[7]                       ; system_0:u0|tri_state_bridge_0_avalon_slave_arbitrator:the_tri_state_bridge_0_avalon_slave|incoming_tri_state_bridge_0_data[7]                                                                         ; CLOCK_50                       ;
; N/A                                     ; None                                                ; -0.943 ns ; FL_DQ[6]                       ; system_0:u0|tri_state_bridge_0_avalon_slave_arbitrator:the_tri_state_bridge_0_avalon_slave|incoming_tri_state_bridge_0_data[6]                                                                         ; CLOCK_50                       ;
; N/A                                     ; None                                                ; -0.945 ns ; FL_DQ[3]                       ; system_0:u0|tri_state_bridge_0_avalon_slave_arbitrator:the_tri_state_bridge_0_avalon_slave|incoming_tri_state_bridge_0_data[3]                                                                         ; CLOCK_50                       ;
; N/A                                     ; None                                                ; -0.945 ns ; FL_DQ[2]                       ; system_0:u0|tri_state_bridge_0_avalon_slave_arbitrator:the_tri_state_bridge_0_avalon_slave|incoming_tri_state_bridge_0_data[2]                                                                         ; CLOCK_50                       ;
; N/A                                     ; None                                                ; -1.108 ns ; I2C_SDAT                       ; I2C_AV_Config:u1|I2C_Controller:u0|ACK1                                                                                                                                                                ; CLOCK_50                       ;
; N/A                                     ; None                                                ; -1.238 ns ; KEY[0]                         ; I2C_AV_Config:u1|mI2C_DATA[22]                                                                                                                                                                         ; CLOCK_50                       ;
; N/A                                     ; None                                                ; -1.245 ns ; I2C_SDAT                       ; I2C_AV_Config:u1|I2C_Controller:u0|ACK2                                                                                                                                                                ; CLOCK_50                       ;
; N/A                                     ; None                                                ; -1.459 ns ; GPIO_1[23]                     ; I2C_CCD_Config:u8|C_I2C_Controller:u0|ACK2                                                                                                                                                             ; CLOCK_50                       ;
; N/A                                     ; None                                                ; -1.798 ns ; SW[12]                         ; system_0:u0|switch_pio:the_switch_pio|readdata[12]                                                                                                                                                     ; CLOCK_50                       ;
; N/A                                     ; None                                                ; -1.850 ns ; SW[16]                         ; I2C_CCD_Config:u8|mI2C_DATA[7]                                                                                                                                                                         ; CLOCK_50                       ;
; N/A                                     ; None                                                ; -1.982 ns ; SW[16]                         ; I2C_CCD_Config:u8|mI2C_DATA[6]                                                                                                                                                                         ; CLOCK_50                       ;
; N/A                                     ; None                                                ; -2.010 ns ; SW[10]                         ; system_0:u0|switch_pio:the_switch_pio|readdata[10]                                                                                                                                                     ; CLOCK_50                       ;
; N/A                                     ; None                                                ; -2.062 ns ; KEY[0]                         ; I2C_AV_Config:u1|I2C_Controller:u0|SD[22]                                                                                                                                                              ; CLOCK_50                       ;
; N/A                                     ; None                                                ; -2.166 ns ; SW[11]                         ; system_0:u0|switch_pio:the_switch_pio|readdata[11]                                                                                                                                                     ; CLOCK_50                       ;
; N/A                                     ; None                                                ; -2.234 ns ; SW[16]                         ; I2C_CCD_Config:u8|mI2C_DATA[4]                                                                                                                                                                         ; CLOCK_50                       ;
; N/A                                     ; None                                                ; -2.308 ns ; SW[1]                          ; system_0:u0|switch_pio:the_switch_pio|readdata[1]                                                                                                                                                      ; CLOCK_50                       ;
; N/A                                     ; None                                                ; -2.319 ns ; SW[16]                         ; I2C_CCD_Config:u8|mI2C_DATA[0]                                                                                                                                                                         ; CLOCK_50                       ;
; N/A                                     ; None                                                ; -2.415 ns ; SW[16]                         ; I2C_CCD_Config:u8|mI2C_DATA[5]                                                                                                                                                                         ; CLOCK_50                       ;
; N/A                                     ; None                                                ; -2.440 ns ; SW[0]                          ; system_0:u0|switch_pio:the_switch_pio|readdata[0]                                                                                                                                                      ; CLOCK_50                       ;
; N/A                                     ; None                                                ; -2.441 ns ; KEY[0]                         ; I2C_AV_Config:u1|altsyncram:Ram0_rtl_0|altsyncram_l211:auto_generated|ram_block1a0~porta_address_reg0                                                                                                  ; CLOCK_50                       ;
; N/A                                     ; None                                                ; -2.441 ns ; KEY[0]                         ; I2C_AV_Config:u1|altsyncram:Ram0_rtl_0|altsyncram_l211:auto_generated|ram_block1a0~porta_address_reg1                                                                                                  ; CLOCK_50                       ;
; N/A                                     ; None                                                ; -2.441 ns ; KEY[0]                         ; I2C_AV_Config:u1|altsyncram:Ram0_rtl_0|altsyncram_l211:auto_generated|ram_block1a0~porta_address_reg2                                                                                                  ; CLOCK_50                       ;
; N/A                                     ; None                                                ; -2.441 ns ; KEY[0]                         ; I2C_AV_Config:u1|altsyncram:Ram0_rtl_0|altsyncram_l211:auto_generated|ram_block1a0~porta_address_reg3                                                                                                  ; CLOCK_50                       ;
; N/A                                     ; None                                                ; -2.441 ns ; KEY[0]                         ; I2C_AV_Config:u1|altsyncram:Ram0_rtl_0|altsyncram_l211:auto_generated|ram_block1a0~porta_address_reg4                                                                                                  ; CLOCK_50                       ;
; N/A                                     ; None                                                ; -2.441 ns ; KEY[0]                         ; I2C_AV_Config:u1|altsyncram:Ram0_rtl_0|altsyncram_l211:auto_generated|ram_block1a0~porta_address_reg5                                                                                                  ; CLOCK_50                       ;
; N/A                                     ; None                                                ; -2.453 ns ; SW[16]                         ; I2C_CCD_Config:u8|mI2C_DATA[10]                                                                                                                                                                        ; CLOCK_50                       ;
; N/A                                     ; None                                                ; -2.477 ns ; SW[16]                         ; I2C_CCD_Config:u8|mI2C_DATA[1]                                                                                                                                                                         ; CLOCK_50                       ;
; N/A                                     ; None                                                ; -2.557 ns ; SW[16]                         ; I2C_CCD_Config:u8|mI2C_DATA[8]                                                                                                                                                                         ; CLOCK_50                       ;
; N/A                                     ; None                                                ; -2.559 ns ; SW[2]                          ; system_0:u0|switch_pio:the_switch_pio|readdata[2]                                                                                                                                                      ; CLOCK_50                       ;
; N/A                                     ; None                                                ; -2.567 ns ; SW[4]                          ; system_0:u0|switch_pio:the_switch_pio|readdata[4]                                                                                                                                                      ; CLOCK_50                       ;
; N/A                                     ; None                                                ; -2.569 ns ; SW[8]                          ; system_0:u0|switch_pio:the_switch_pio|readdata[8]                                                                                                                                                      ; CLOCK_50                       ;
; N/A                                     ; None                                                ; -2.571 ns ; SW[7]                          ; system_0:u0|switch_pio:the_switch_pio|readdata[7]                                                                                                                                                      ; CLOCK_50                       ;
; N/A                                     ; None                                                ; -2.604 ns ; SW[5]                          ; system_0:u0|switch_pio:the_switch_pio|readdata[5]                                                                                                                                                      ; CLOCK_50                       ;
; N/A                                     ; None                                                ; -2.653 ns ; KEY[0]                         ; I2C_AV_Config:u1|I2C_Controller:u0|SD[0]                                                                                                                                                               ; CLOCK_50                       ;
; N/A                                     ; None                                                ; -2.653 ns ; KEY[0]                         ; I2C_AV_Config:u1|I2C_Controller:u0|SD[15]                                                                                                                                                              ; CLOCK_50                       ;
; N/A                                     ; None                                                ; -2.653 ns ; KEY[0]                         ; I2C_AV_Config:u1|I2C_Controller:u0|SD[14]                                                                                                                                                              ; CLOCK_50                       ;
; N/A                                     ; None                                                ; -2.653 ns ; KEY[0]                         ; I2C_AV_Config:u1|I2C_Controller:u0|SD[13]                                                                                                                                                              ; CLOCK_50                       ;
; N/A                                     ; None                                                ; -2.653 ns ; KEY[0]                         ; I2C_AV_Config:u1|I2C_Controller:u0|SD[12]                                                                                                                                                              ; CLOCK_50                       ;
; N/A                                     ; None                                                ; -2.653 ns ; KEY[0]                         ; I2C_AV_Config:u1|I2C_Controller:u0|SD[11]                                                                                                                                                              ; CLOCK_50                       ;
; N/A                                     ; None                                                ; -2.653 ns ; KEY[0]                         ; I2C_AV_Config:u1|I2C_Controller:u0|SD[10]                                                                                                                                                              ; CLOCK_50                       ;
; N/A                                     ; None                                                ; -2.653 ns ; KEY[0]                         ; I2C_AV_Config:u1|I2C_Controller:u0|SD[9]                                                                                                                                                               ; CLOCK_50                       ;
; N/A                                     ; None                                                ; -2.653 ns ; KEY[0]                         ; I2C_AV_Config:u1|I2C_Controller:u0|SD[8]                                                                                                                                                               ; CLOCK_50                       ;
; N/A                                     ; None                                                ; -2.653 ns ; KEY[0]                         ; I2C_AV_Config:u1|I2C_Controller:u0|SD[7]                                                                                                                                                               ; CLOCK_50                       ;
; N/A                                     ; None                                                ; -2.653 ns ; KEY[0]                         ; I2C_AV_Config:u1|I2C_Controller:u0|SD[6]                                                                                                                                                               ; CLOCK_50                       ;
; N/A                                     ; None                                                ; -2.653 ns ; KEY[0]                         ; I2C_AV_Config:u1|I2C_Controller:u0|SD[5]                                                                                                                                                               ; CLOCK_50                       ;
; N/A                                     ; None                                                ; -2.653 ns ; KEY[0]                         ; I2C_AV_Config:u1|I2C_Controller:u0|SD[4]                                                                                                                                                               ; CLOCK_50                       ;
; N/A                                     ; None                                                ; -2.653 ns ; KEY[0]                         ; I2C_AV_Config:u1|I2C_Controller:u0|SD[3]                                                                                                                                                               ; CLOCK_50                       ;
; N/A                                     ; None                                                ; -2.653 ns ; KEY[0]                         ; I2C_AV_Config:u1|I2C_Controller:u0|SD[2]                                                                                                                                                               ; CLOCK_50                       ;
; N/A                                     ; None                                                ; -2.653 ns ; KEY[0]                         ; I2C_AV_Config:u1|I2C_Controller:u0|SD[1]                                                                                                                                                               ; CLOCK_50                       ;
; N/A                                     ; None                                                ; -2.661 ns ; SW[9]                          ; system_0:u0|switch_pio:the_switch_pio|readdata[9]                                                                                                                                                      ; CLOCK_50                       ;
; N/A                                     ; None                                                ; -2.823 ns ; GPIO_1[11]                     ; rCCD_DATA[2]                                                                                                                                                                                           ; GPIO_1[0]                      ;
; N/A                                     ; None                                                ; -2.828 ns ; GPIO_1[6]                      ; rCCD_DATA[7]                                                                                                                                                                                           ; GPIO_1[0]                      ;
; N/A                                     ; None                                                ; -2.829 ns ; GPIO_1[10]                     ; rCCD_DATA[3]                                                                                                                                                                                           ; GPIO_1[0]                      ;
; N/A                                     ; None                                                ; -2.833 ns ; SW[16]                         ; I2C_CCD_Config:u8|mI2C_DATA[2]                                                                                                                                                                         ; CLOCK_50                       ;
; N/A                                     ; None                                                ; -2.852 ns ; KEY[1]                         ; I2C_CCD_Config:u8|iexposure_adj_delay[0]                                                                                                                                                               ; CLOCK_50                       ;
; N/A                                     ; None                                                ; -2.867 ns ; SW[6]                          ; system_0:u0|switch_pio:the_switch_pio|readdata[6]                                                                                                                                                      ; CLOCK_50                       ;
; N/A                                     ; None                                                ; -2.971 ns ; SW[16]                         ; I2C_CCD_Config:u8|mI2C_DATA[11]                                                                                                                                                                        ; CLOCK_50                       ;
; N/A                                     ; None                                                ; -3.071 ns ; KEY[2]                         ; CCD_Capture:u3|mSTART                                                                                                                                                                                  ; GPIO_1[0]                      ;
; N/A                                     ; None                                                ; -3.099 ns ; SW[3]                          ; system_0:u0|switch_pio:the_switch_pio|readdata[3]                                                                                                                                                      ; CLOCK_50                       ;
; N/A                                     ; None                                                ; -3.117 ns ; GPIO_1[12]                     ; rCCD_DATA[1]                                                                                                                                                                                           ; GPIO_1[0]                      ;
; N/A                                     ; None                                                ; -3.137 ns ; GPIO_1[7]                      ; rCCD_DATA[6]                                                                                                                                                                                           ; GPIO_1[0]                      ;
; N/A                                     ; None                                                ; -3.168 ns ; GPIO_1[4]                      ; rCCD_DATA[9]                                                                                                                                                                                           ; GPIO_1[0]                      ;
; N/A                                     ; None                                                ; -3.170 ns ; GPIO_1[1]                      ; rCCD_DATA[11]                                                                                                                                                                                          ; GPIO_1[0]                      ;
; N/A                                     ; None                                                ; -3.179 ns ; GPIO_1[5]                      ; rCCD_DATA[8]                                                                                                                                                                                           ; GPIO_1[0]                      ;
; N/A                                     ; None                                                ; -3.235 ns ; GPIO_1[9]                      ; rCCD_DATA[4]                                                                                                                                                                                           ; GPIO_1[0]                      ;
; N/A                                     ; None                                                ; -3.317 ns ; GPIO_1[8]                      ; rCCD_DATA[5]                                                                                                                                                                                           ; GPIO_1[0]                      ;
; N/A                                     ; None                                                ; -3.346 ns ; GPIO_1[3]                      ; rCCD_DATA[10]                                                                                                                                                                                          ; GPIO_1[0]                      ;
; N/A                                     ; None                                                ; -3.435 ns ; GPIO_1[22]                     ; rCCD_FVAL                                                                                                                                                                                              ; GPIO_1[0]                      ;
; N/A                                     ; None                                                ; -3.640 ns ; GPIO_1[13]                     ; rCCD_DATA[0]                                                                                                                                                                                           ; GPIO_1[0]                      ;
; N/A                                     ; None                                                ; -3.768 ns ; KEY[1]                         ; I2C_CCD_Config:u8|senosr_exposure[2]                                                                                                                                                                   ; CLOCK_50                       ;
; N/A                                     ; None                                                ; -3.885 ns ; GPIO_1[21]                     ; rCCD_LVAL                                                                                                                                                                                              ; GPIO_1[0]                      ;
; N/A                                     ; None                                                ; -4.178 ns ; KEY[1]                         ; I2C_CCD_Config:u8|senosr_exposure[9]                                                                                                                                                                   ; CLOCK_50                       ;
; N/A                                     ; None                                                ; -4.178 ns ; KEY[1]                         ; I2C_CCD_Config:u8|senosr_exposure[11]                                                                                                                                                                  ; CLOCK_50                       ;
; N/A                                     ; None                                                ; -4.178 ns ; KEY[1]                         ; I2C_CCD_Config:u8|senosr_exposure[15]                                                                                                                                                                  ; CLOCK_50                       ;
; N/A                                     ; None                                                ; -4.178 ns ; KEY[1]                         ; I2C_CCD_Config:u8|senosr_exposure[13]                                                                                                                                                                  ; CLOCK_50                       ;
; N/A                                     ; None                                                ; -4.178 ns ; KEY[1]                         ; I2C_CCD_Config:u8|senosr_exposure[7]                                                                                                                                                                   ; CLOCK_50                       ;
; N/A                                     ; None                                                ; -4.178 ns ; KEY[1]                         ; I2C_CCD_Config:u8|senosr_exposure[12]                                                                                                                                                                  ; CLOCK_50                       ;
; N/A                                     ; None                                                ; -4.178 ns ; KEY[1]                         ; I2C_CCD_Config:u8|senosr_exposure[14]                                                                                                                                                                  ; CLOCK_50                       ;
; N/A                                     ; None                                                ; -4.178 ns ; KEY[1]                         ; I2C_CCD_Config:u8|senosr_exposure[6]                                                                                                                                                                   ; CLOCK_50                       ;
; N/A                                     ; None                                                ; -4.178 ns ; KEY[1]                         ; I2C_CCD_Config:u8|senosr_exposure[10]                                                                                                                                                                  ; CLOCK_50                       ;
; N/A                                     ; None                                                ; -4.178 ns ; KEY[1]                         ; I2C_CCD_Config:u8|senosr_exposure[8]                                                                                                                                                                   ; CLOCK_50                       ;
; N/A                                     ; None                                                ; -4.178 ns ; KEY[1]                         ; I2C_CCD_Config:u8|senosr_exposure[3]                                                                                                                                                                   ; CLOCK_50                       ;
; N/A                                     ; None                                                ; -4.178 ns ; KEY[1]                         ; I2C_CCD_Config:u8|senosr_exposure[5]                                                                                                                                                                   ; CLOCK_50                       ;
; N/A                                     ; None                                                ; -4.178 ns ; KEY[1]                         ; I2C_CCD_Config:u8|senosr_exposure[4]                                                                                                                                                                   ; CLOCK_50                       ;
; N/A                                     ; None                                                ; -4.414 ns ; KEY[3]                         ; CCD_Capture:u3|mSTART                                                                                                                                                                                  ; GPIO_1[0]                      ;
; N/A                                     ; None                                                ; -5.919 ns ; SRAM_DQ[15]                    ; system_0:u0|cpu_0_data_master_arbitrator:the_cpu_0_data_master|dbs_16_reg_segment_0[15]                                                                                                                ; CLOCK_50                       ;
; N/A                                     ; None                                                ; -5.936 ns ; SRAM_DQ[15]                    ; system_0:u0|cpu_0_instruction_master_arbitrator:the_cpu_0_instruction_master|dbs_16_reg_segment_0[15]                                                                                                  ; CLOCK_50                       ;
; N/A                                     ; None                                                ; -5.938 ns ; SRAM_DQ[10]                    ; system_0:u0|cpu_0_data_master_arbitrator:the_cpu_0_data_master|dbs_16_reg_segment_0[10]                                                                                                                ; CLOCK_50                       ;
; N/A                                     ; None                                                ; -6.021 ns ; SRAM_DQ[11]                    ; system_0:u0|cpu_0_data_master_arbitrator:the_cpu_0_data_master|dbs_16_reg_segment_0[11]                                                                                                                ; CLOCK_50                       ;
; N/A                                     ; None                                                ; -6.100 ns ; SRAM_DQ[10]                    ; system_0:u0|cpu_0_instruction_master_arbitrator:the_cpu_0_instruction_master|dbs_16_reg_segment_0[10]                                                                                                  ; CLOCK_50                       ;
; N/A                                     ; None                                                ; -6.143 ns ; KEY[2]                         ; system_0:u0|button_pio:the_button_pio|d1_data_in[2]                                                                                                                                                    ; CLOCK_50                       ;
; N/A                                     ; None                                                ; -6.148 ns ; SRAM_DQ[14]                    ; system_0:u0|cpu_0_instruction_master_arbitrator:the_cpu_0_instruction_master|dbs_16_reg_segment_0[14]                                                                                                  ; CLOCK_50                       ;
; N/A                                     ; None                                                ; -6.171 ns ; SRAM_DQ[13]                    ; system_0:u0|cpu_0_instruction_master_arbitrator:the_cpu_0_instruction_master|dbs_16_reg_segment_0[13]                                                                                                  ; CLOCK_50                       ;
; N/A                                     ; None                                                ; -6.215 ns ; SRAM_DQ[9]                     ; system_0:u0|cpu_0_instruction_master_arbitrator:the_cpu_0_instruction_master|dbs_16_reg_segment_0[9]                                                                                                   ; CLOCK_50                       ;
; N/A                                     ; None                                                ; -6.231 ns ; SRAM_DQ[11]                    ; system_0:u0|cpu_0_instruction_master_arbitrator:the_cpu_0_instruction_master|dbs_16_reg_segment_0[11]                                                                                                  ; CLOCK_50                       ;
; N/A                                     ; None                                                ; -6.233 ns ; SW[15]                         ; system_0:u0|switch_pio:the_switch_pio|readdata[15]                                                                                                                                                     ; CLOCK_50                       ;
; N/A                                     ; None                                                ; -6.279 ns ; SRAM_DQ[14]                    ; system_0:u0|cpu_0_data_master_arbitrator:the_cpu_0_data_master|dbs_16_reg_segment_0[14]                                                                                                                ; CLOCK_50                       ;
; N/A                                     ; None                                                ; -6.311 ns ; OTG_DATA[2]                    ; system_0:u0|ISP1362:the_ISP1362|ISP1362_IF:the_ISP1362_IF|oDATA[2]                                                                                                                                     ; CLOCK_50                       ;
; Timing analysis restricted to 200 rows. ; To change the limit use Settings (Assignments menu) ;           ;                                ;                                                                                                                                                                                                        ;                                ;
+-----------------------------------------+-----------------------------------------------------+-----------+--------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------+
; Ignored Timing Assignments                                                                                                                             ;
+-----------------+---------+------+------------+----------------------------------------+---------------------------------------------------------------+
; Option          ; Setting ; From ; To         ; Entity Name                            ; Help                                                          ;
+-----------------+---------+------+------------+----------------------------------------+---------------------------------------------------------------+
; Cut Timing Path ; On      ; *    ; data_in_d1 ; system_0_reset_clk_domain_synch_module ; No timing path applicable to specified source and destination ;
+-----------------+---------+------+------------+----------------------------------------+---------------------------------------------------------------+


+--------------------------+
; Timing Analyzer Messages ;
+--------------------------+
Info: *******************************************************************
Info: Running Quartus II Classic Timing Analyzer
    Info: Version 8.1 Build 163 10/28/2008 SJ Web Edition
    Info: Processing started: Wed Jun 08 00:43:14 2011
Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off DE2_NIOS_HOST_MOUSE_VGA -c DE2_NIOS_HOST_MOUSE_VGA --timing_analysis_only
Warning: Clock latency analysis for PLL offsets is supported for the current device family, but is not enabled
Warning: Found pins functioning as undefined clocks and/or memory enables
    Info: Assuming node "GPIO_1[0]" is an undefined clock
    Info: Assuming node "altera_internal_jtag~TCKUTAP" is an undefined clock
    Info: Assuming node "altera_internal_jtag~UPDATEUSER" is an undefined clock
    Info: Assuming node "altera_internal_jtag~CLKDRUSER" is an undefined clock
Warning: Found 3 node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew
    Info: Detected ripple clock "I2C_CCD_Config:u8|mI2C_CTRL_CLK" as buffer
    Info: Detected ripple clock "system_0:u0|Audio_0:the_Audio_0|AUDIO_DAC_FIFO:the_AUDIO_DAC_FIFO|oAUD_BCK" as buffer
    Info: Detected ripple clock "I2C_AV_Config:u1|mI2C_CTRL_CLK" as buffer
Info: Found timing assignments -- calculating delays
Info: Slack time is 10.664 ns for clock "SDRAM_PLL:PLL1|altpll:altpll_component|_clk0" between source register "C_Reset_Delay:u2|oRST_0" and destination register "Sdram_Control_4Port:u7|mADDR[22]"
    Info: + Largest register to register requirement is 14.400 ns
        Info: + Setup relationship between source and destination is 14.642 ns
            Info: + Latch edge is 14.642 ns
                Info: Clock period of Destination clock "SDRAM_PLL:PLL1|altpll:altpll_component|_clk0" is 20.000 ns with  offset of -5.358 ns and duty cycle of 50
                Info: Multicycle Setup factor for Destination register is 1
            Info: - Launch edge is 0.000 ns
                Info: Clock period of Source clock "CLOCK_50" is 20.000 ns with  offset of 0.000 ns and duty cycle of 50
                Info: Multicycle Setup factor for Source register is 1
        Info: + Largest clock skew is -0.028 ns
            Info: + Shortest clock path from clock "SDRAM_PLL:PLL1|altpll:altpll_component|_clk0" to destination register is 2.661 ns
                Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PLL_1; Fanout = 2; CLK Node = 'SDRAM_PLL:PLL1|altpll:altpll_component|_clk0'
                Info: 2: + IC(1.091 ns) + CELL(0.000 ns) = 1.091 ns; Loc. = CLKCTRL_G2; Fanout = 620; COMB Node = 'SDRAM_PLL:PLL1|altpll:altpll_component|_clk0~clkctrl'
                Info: 3: + IC(1.033 ns) + CELL(0.537 ns) = 2.661 ns; Loc. = LCFF_X56_Y18_N11; Fanout = 1; REG Node = 'Sdram_Control_4Port:u7|mADDR[22]'
                Info: Total cell delay = 0.537 ns ( 20.18 % )
                Info: Total interconnect delay = 2.124 ns ( 79.82 % )
            Info: - Longest clock path from clock "CLOCK_50" to source register is 2.689 ns
                Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_N2; Fanout = 6; CLK Node = 'CLOCK_50'
                Info: 2: + IC(0.118 ns) + CELL(0.000 ns) = 1.117 ns; Loc. = CLKCTRL_G0; Fanout = 136; COMB Node = 'CLOCK_50~clkctrl'
                Info: 3: + IC(1.035 ns) + CELL(0.537 ns) = 2.689 ns; Loc. = LCFF_X59_Y18_N9; Fanout = 11; REG Node = 'C_Reset_Delay:u2|oRST_0'
                Info: Total cell delay = 1.536 ns ( 57.12 % )
                Info: Total interconnect delay = 1.153 ns ( 42.88 % )
        Info: - Micro clock to output delay of source is 0.250 ns
        Info: - Micro setup delay of destination is -0.036 ns
    Info: - Longest register to register delay is 3.736 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X59_Y18_N9; Fanout = 11; REG Node = 'C_Reset_Delay:u2|oRST_0'
        Info: 2: + IC(1.090 ns) + CELL(0.150 ns) = 1.240 ns; Loc. = LCCOMB_X54_Y16_N30; Fanout = 1; COMB Node = 'Sdram_Control_4Port:u7|mWR~302'
        Info: 3: + IC(0.257 ns) + CELL(0.378 ns) = 1.875 ns; Loc. = LCCOMB_X54_Y16_N10; Fanout = 17; COMB Node = 'Sdram_Control_4Port:u7|mWR~303'
        Info: 4: + IC(1.201 ns) + CELL(0.660 ns) = 3.736 ns; Loc. = LCFF_X56_Y18_N11; Fanout = 1; REG Node = 'Sdram_Control_4Port:u7|mADDR[22]'
        Info: Total cell delay = 1.188 ns ( 31.80 % )
        Info: Total interconnect delay = 2.548 ns ( 68.20 % )
Info: Slack time is -1.103 ns for clock "SDRAM_PLL:PLL1|altpll:altpll_component|_clk1" between source register "system_0:u0|cpu_0:the_cpu_0|M_ctrl_shift_rot" and destination register "system_0:u0|cpu_0:the_cpu_0|M_alu_result[0]"
    Info: Fmax is 90.07 MHz (period= 11.103 ns)
    Info: + Largest register to register requirement is 9.786 ns
        Info: + Setup relationship between source and destination is 10.000 ns
            Info: + Latch edge is 7.642 ns
                Info: Clock period of Destination clock "SDRAM_PLL:PLL1|altpll:altpll_component|_clk1" is 10.000 ns with  offset of -2.358 ns and duty cycle of 50
                Info: Multicycle Setup factor for Destination register is 1
            Info: - Launch edge is -2.358 ns
                Info: Clock period of Source clock "SDRAM_PLL:PLL1|altpll:altpll_component|_clk1" is 10.000 ns with  offset of -2.358 ns and duty cycle of 50
                Info: Multicycle Setup factor for Source register is 1
        Info: + Largest clock skew is 0.000 ns
            Info: + Shortest clock path from clock "SDRAM_PLL:PLL1|altpll:altpll_component|_clk1" to destination register is 2.642 ns
                Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PLL_1; Fanout = 1; CLK Node = 'SDRAM_PLL:PLL1|altpll:altpll_component|_clk1'
                Info: 2: + IC(1.091 ns) + CELL(0.000 ns) = 1.091 ns; Loc. = CLKCTRL_G3; Fanout = 4116; COMB Node = 'SDRAM_PLL:PLL1|altpll:altpll_component|_clk1~clkctrl'
                Info: 3: + IC(1.014 ns) + CELL(0.537 ns) = 2.642 ns; Loc. = LCFF_X30_Y9_N21; Fanout = 3; REG Node = 'system_0:u0|cpu_0:the_cpu_0|M_alu_result[0]'
                Info: Total cell delay = 0.537 ns ( 20.33 % )
                Info: Total interconnect delay = 2.105 ns ( 79.67 % )
            Info: - Longest clock path from clock "SDRAM_PLL:PLL1|altpll:altpll_component|_clk1" to source register is 2.642 ns
                Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PLL_1; Fanout = 1; CLK Node = 'SDRAM_PLL:PLL1|altpll:altpll_component|_clk1'
                Info: 2: + IC(1.091 ns) + CELL(0.000 ns) = 1.091 ns; Loc. = CLKCTRL_G3; Fanout = 4116; COMB Node = 'SDRAM_PLL:PLL1|altpll:altpll_component|_clk1~clkctrl'
                Info: 3: + IC(1.014 ns) + CELL(0.537 ns) = 2.642 ns; Loc. = LCFF_X29_Y9_N15; Fanout = 2; REG Node = 'system_0:u0|cpu_0:the_cpu_0|M_ctrl_shift_rot'
                Info: Total cell delay = 0.537 ns ( 20.33 % )
                Info: Total interconnect delay = 2.105 ns ( 79.67 % )
        Info: - Micro clock to output delay of source is 0.250 ns
        Info: - Micro setup delay of destination is -0.036 ns
    Info: - Longest register to register delay is 10.889 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X29_Y9_N15; Fanout = 2; REG Node = 'system_0:u0|cpu_0:the_cpu_0|M_ctrl_shift_rot'
        Info: 2: + IC(0.312 ns) + CELL(0.420 ns) = 0.732 ns; Loc. = LCCOMB_X29_Y9_N20; Fanout = 48; COMB Node = 'system_0:u0|cpu_0:the_cpu_0|M_wr_data_unfiltered[23]~394'
        Info: 3: + IC(0.717 ns) + CELL(0.150 ns) = 1.599 ns; Loc. = LCCOMB_X30_Y9_N22; Fanout = 1; COMB Node = 'system_0:u0|cpu_0:the_cpu_0|M_wr_data_unfiltered[0]~437'
        Info: 4: + IC(0.250 ns) + CELL(0.150 ns) = 1.999 ns; Loc. = LCCOMB_X30_Y9_N0; Fanout = 10; COMB Node = 'system_0:u0|cpu_0:the_cpu_0|M_wr_data_unfiltered[0]~438'
        Info: 5: + IC(0.757 ns) + CELL(0.150 ns) = 2.906 ns; Loc. = LCCOMB_X30_Y8_N18; Fanout = 15; COMB Node = 'system_0:u0|cpu_0:the_cpu_0|M_mul_src2[0]~96'
        Info: 6: + IC(0.454 ns) + CELL(0.420 ns) = 3.780 ns; Loc. = LCCOMB_X31_Y8_N16; Fanout = 4; COMB Node = 'system_0:u0|cpu_0:the_cpu_0|Add8~396'
        Info: 7: + IC(0.689 ns) + CELL(0.393 ns) = 4.862 ns; Loc. = LCCOMB_X32_Y7_N16; Fanout = 1; COMB Node = 'system_0:u0|cpu_0:the_cpu_0|cpu_0_test_bench:the_cpu_0_test_bench|Add0~430'
        Info: 8: + IC(0.000 ns) + CELL(0.071 ns) = 4.933 ns; Loc. = LCCOMB_X32_Y7_N18; Fanout = 1; COMB Node = 'system_0:u0|cpu_0:the_cpu_0|cpu_0_test_bench:the_cpu_0_test_bench|Add0~432'
        Info: 9: + IC(0.000 ns) + CELL(0.071 ns) = 5.004 ns; Loc. = LCCOMB_X32_Y7_N20; Fanout = 1; COMB Node = 'system_0:u0|cpu_0:the_cpu_0|cpu_0_test_bench:the_cpu_0_test_bench|Add0~434'
        Info: 10: + IC(0.000 ns) + CELL(0.071 ns) = 5.075 ns; Loc. = LCCOMB_X32_Y7_N22; Fanout = 1; COMB Node = 'system_0:u0|cpu_0:the_cpu_0|cpu_0_test_bench:the_cpu_0_test_bench|Add0~436'
        Info: 11: + IC(0.000 ns) + CELL(0.071 ns) = 5.146 ns; Loc. = LCCOMB_X32_Y7_N24; Fanout = 1; COMB Node = 'system_0:u0|cpu_0:the_cpu_0|cpu_0_test_bench:the_cpu_0_test_bench|Add0~438'
        Info: 12: + IC(0.000 ns) + CELL(0.071 ns) = 5.217 ns; Loc. = LCCOMB_X32_Y7_N26; Fanout = 1; COMB Node = 'system_0:u0|cpu_0:the_cpu_0|cpu_0_test_bench:the_cpu_0_test_bench|Add0~440'
        Info: 13: + IC(0.000 ns) + CELL(0.071 ns) = 5.288 ns; Loc. = LCCOMB_X32_Y7_N28; Fanout = 1; COMB Node = 'system_0:u0|cpu_0:the_cpu_0|cpu_0_test_bench:the_cpu_0_test_bench|Add0~442'
        Info: 14: + IC(0.000 ns) + CELL(0.146 ns) = 5.434 ns; Loc. = LCCOMB_X32_Y7_N30; Fanout = 1; COMB Node = 'system_0:u0|cpu_0:the_cpu_0|cpu_0_test_bench:the_cpu_0_test_bench|Add0~444'
        Info: 15: + IC(0.000 ns) + CELL(0.071 ns) = 5.505 ns; Loc. = LCCOMB_X32_Y6_N0; Fanout = 1; COMB Node = 'system_0:u0|cpu_0:the_cpu_0|cpu_0_test_bench:the_cpu_0_test_bench|Add0~446'
        Info: 16: + IC(0.000 ns) + CELL(0.071 ns) = 5.576 ns; Loc. = LCCOMB_X32_Y6_N2; Fanout = 1; COMB Node = 'system_0:u0|cpu_0:the_cpu_0|cpu_0_test_bench:the_cpu_0_test_bench|Add0~448'
        Info: 17: + IC(0.000 ns) + CELL(0.071 ns) = 5.647 ns; Loc. = LCCOMB_X32_Y6_N4; Fanout = 1; COMB Node = 'system_0:u0|cpu_0:the_cpu_0|cpu_0_test_bench:the_cpu_0_test_bench|Add0~450'
        Info: 18: + IC(0.000 ns) + CELL(0.071 ns) = 5.718 ns; Loc. = LCCOMB_X32_Y6_N6; Fanout = 1; COMB Node = 'system_0:u0|cpu_0:the_cpu_0|cpu_0_test_bench:the_cpu_0_test_bench|Add0~452'
        Info: 19: + IC(0.000 ns) + CELL(0.071 ns) = 5.789 ns; Loc. = LCCOMB_X32_Y6_N8; Fanout = 1; COMB Node = 'system_0:u0|cpu_0:the_cpu_0|cpu_0_test_bench:the_cpu_0_test_bench|Add0~454'
        Info: 20: + IC(0.000 ns) + CELL(0.071 ns) = 5.860 ns; Loc. = LCCOMB_X32_Y6_N10; Fanout = 1; COMB Node = 'system_0:u0|cpu_0:the_cpu_0|cpu_0_test_bench:the_cpu_0_test_bench|Add0~456'
        Info: 21: + IC(0.000 ns) + CELL(0.071 ns) = 5.931 ns; Loc. = LCCOMB_X32_Y6_N12; Fanout = 1; COMB Node = 'system_0:u0|cpu_0:the_cpu_0|cpu_0_test_bench:the_cpu_0_test_bench|Add0~458'
        Info: 22: + IC(0.000 ns) + CELL(0.159 ns) = 6.090 ns; Loc. = LCCOMB_X32_Y6_N14; Fanout = 1; COMB Node = 'system_0:u0|cpu_0:the_cpu_0|cpu_0_test_bench:the_cpu_0_test_bench|Add0~460'
        Info: 23: + IC(0.000 ns) + CELL(0.071 ns) = 6.161 ns; Loc. = LCCOMB_X32_Y6_N16; Fanout = 1; COMB Node = 'system_0:u0|cpu_0:the_cpu_0|cpu_0_test_bench:the_cpu_0_test_bench|Add0~462'
        Info: 24: + IC(0.000 ns) + CELL(0.071 ns) = 6.232 ns; Loc. = LCCOMB_X32_Y6_N18; Fanout = 1; COMB Node = 'system_0:u0|cpu_0:the_cpu_0|cpu_0_test_bench:the_cpu_0_test_bench|Add0~464'
        Info: 25: + IC(0.000 ns) + CELL(0.071 ns) = 6.303 ns; Loc. = LCCOMB_X32_Y6_N20; Fanout = 1; COMB Node = 'system_0:u0|cpu_0:the_cpu_0|cpu_0_test_bench:the_cpu_0_test_bench|Add0~466'
        Info: 26: + IC(0.000 ns) + CELL(0.071 ns) = 6.374 ns; Loc. = LCCOMB_X32_Y6_N22; Fanout = 1; COMB Node = 'system_0:u0|cpu_0:the_cpu_0|cpu_0_test_bench:the_cpu_0_test_bench|Add0~468'
        Info: 27: + IC(0.000 ns) + CELL(0.071 ns) = 6.445 ns; Loc. = LCCOMB_X32_Y6_N24; Fanout = 1; COMB Node = 'system_0:u0|cpu_0:the_cpu_0|cpu_0_test_bench:the_cpu_0_test_bench|Add0~470'
        Info: 28: + IC(0.000 ns) + CELL(0.071 ns) = 6.516 ns; Loc. = LCCOMB_X32_Y6_N26; Fanout = 1; COMB Node = 'system_0:u0|cpu_0:the_cpu_0|cpu_0_test_bench:the_cpu_0_test_bench|Add0~472'
        Info: 29: + IC(0.000 ns) + CELL(0.071 ns) = 6.587 ns; Loc. = LCCOMB_X32_Y6_N28; Fanout = 1; COMB Node = 'system_0:u0|cpu_0:the_cpu_0|cpu_0_test_bench:the_cpu_0_test_bench|Add0~474'
        Info: 30: + IC(0.000 ns) + CELL(0.146 ns) = 6.733 ns; Loc. = LCCOMB_X32_Y6_N30; Fanout = 1; COMB Node = 'system_0:u0|cpu_0:the_cpu_0|cpu_0_test_bench:the_cpu_0_test_bench|Add0~476'
        Info: 31: + IC(0.000 ns) + CELL(0.071 ns) = 6.804 ns; Loc. = LCCOMB_X32_Y5_N0; Fanout = 1; COMB Node = 'system_0:u0|cpu_0:the_cpu_0|cpu_0_test_bench:the_cpu_0_test_bench|Add0~478'
        Info: 32: + IC(0.000 ns) + CELL(0.071 ns) = 6.875 ns; Loc. = LCCOMB_X32_Y5_N2; Fanout = 1; COMB Node = 'system_0:u0|cpu_0:the_cpu_0|cpu_0_test_bench:the_cpu_0_test_bench|Add0~480'
        Info: 33: + IC(0.000 ns) + CELL(0.071 ns) = 6.946 ns; Loc. = LCCOMB_X32_Y5_N4; Fanout = 1; COMB Node = 'system_0:u0|cpu_0:the_cpu_0|cpu_0_test_bench:the_cpu_0_test_bench|Add0~482'
        Info: 34: + IC(0.000 ns) + CELL(0.071 ns) = 7.017 ns; Loc. = LCCOMB_X32_Y5_N6; Fanout = 1; COMB Node = 'system_0:u0|cpu_0:the_cpu_0|cpu_0_test_bench:the_cpu_0_test_bench|Add0~484'
        Info: 35: + IC(0.000 ns) + CELL(0.071 ns) = 7.088 ns; Loc. = LCCOMB_X32_Y5_N8; Fanout = 1; COMB Node = 'system_0:u0|cpu_0:the_cpu_0|cpu_0_test_bench:the_cpu_0_test_bench|Add0~486'
        Info: 36: + IC(0.000 ns) + CELL(0.071 ns) = 7.159 ns; Loc. = LCCOMB_X32_Y5_N10; Fanout = 1; COMB Node = 'system_0:u0|cpu_0:the_cpu_0|cpu_0_test_bench:the_cpu_0_test_bench|Add0~488'
        Info: 37: + IC(0.000 ns) + CELL(0.071 ns) = 7.230 ns; Loc. = LCCOMB_X32_Y5_N12; Fanout = 1; COMB Node = 'system_0:u0|cpu_0:the_cpu_0|cpu_0_test_bench:the_cpu_0_test_bench|Add0~490'
        Info: 38: + IC(0.000 ns) + CELL(0.159 ns) = 7.389 ns; Loc. = LCCOMB_X32_Y5_N14; Fanout = 1; COMB Node = 'system_0:u0|cpu_0:the_cpu_0|cpu_0_test_bench:the_cpu_0_test_bench|Add0~492'
        Info: 39: + IC(0.000 ns) + CELL(0.410 ns) = 7.799 ns; Loc. = LCCOMB_X32_Y5_N16; Fanout = 1; COMB Node = 'system_0:u0|cpu_0:the_cpu_0|cpu_0_test_bench:the_cpu_0_test_bench|Add0~493'
        Info: 40: + IC(0.703 ns) + CELL(0.275 ns) = 8.777 ns; Loc. = LCCOMB_X30_Y5_N20; Fanout = 5; COMB Node = 'system_0:u0|cpu_0:the_cpu_0|E_br_actually_taken~187'
        Info: 41: + IC(0.713 ns) + CELL(0.275 ns) = 9.765 ns; Loc. = LCCOMB_X29_Y6_N22; Fanout = 2; COMB Node = 'system_0:u0|cpu_0:the_cpu_0|E_alu_result[0]~19251'
        Info: 42: + IC(0.758 ns) + CELL(0.366 ns) = 10.889 ns; Loc. = LCFF_X30_Y9_N21; Fanout = 3; REG Node = 'system_0:u0|cpu_0:the_cpu_0|M_alu_result[0]'
        Info: Total cell delay = 5.536 ns ( 50.84 % )
        Info: Total interconnect delay = 5.353 ns ( 49.16 % )
Warning: Can't achieve timing requirement Clock Setup: 'SDRAM_PLL:PLL1|altpll:altpll_component|_clk1' along 190 path(s). See Report window for details.
Info: Slack time is 2.301 ns for clock "SDRAM_PLL:PLL1|altpll:altpll_component|_clk2" between source register "system_0:u0|VGA_0:the_VGA_0|VGA_NIOS_CTRL:the_VGA_NIOS_CTRL|mCursor_Y[1]" and destination register "system_0:u0|VGA_0:the_VGA_0|VGA_NIOS_CTRL:the_VGA_NIOS_CTRL|VGA_Controller:u0|Cur_Color_R[8]"
    Info: + Largest register to register requirement is 9.826 ns
        Info: + Setup relationship between source and destination is 10.000 ns
            Info: + Latch edge is 17.642 ns
                Info: Clock period of Destination clock "SDRAM_PLL:PLL1|altpll:altpll_component|_clk2" is 40.000 ns with  offset of -2.358 ns and duty cycle of 50
                Info: Multicycle Setup factor for Destination register is 1
            Info: - Launch edge is 7.642 ns
                Info: Clock period of Source clock "SDRAM_PLL:PLL1|altpll:altpll_component|_clk1" is 10.000 ns with  offset of -2.358 ns and duty cycle of 50
                Info: Multicycle Setup factor for Source register is 1
        Info: + Largest clock skew is 0.040 ns
            Info: + Shortest clock path from clock "SDRAM_PLL:PLL1|altpll:altpll_component|_clk2" to destination register is 2.651 ns
                Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PLL_1; Fanout = 1; CLK Node = 'SDRAM_PLL:PLL1|altpll:altpll_component|_clk2'
                Info: 2: + IC(1.091 ns) + CELL(0.000 ns) = 1.091 ns; Loc. = CLKCTRL_G1; Fanout = 1417; COMB Node = 'SDRAM_PLL:PLL1|altpll:altpll_component|_clk2~clkctrl'
                Info: 3: + IC(1.023 ns) + CELL(0.537 ns) = 2.651 ns; Loc. = LCFF_X30_Y25_N11; Fanout = 1; REG Node = 'system_0:u0|VGA_0:the_VGA_0|VGA_NIOS_CTRL:the_VGA_NIOS_CTRL|VGA_Controller:u0|Cur_Color_R[8]'
                Info: Total cell delay = 0.537 ns ( 20.26 % )
                Info: Total interconnect delay = 2.114 ns ( 79.74 % )
            Info: - Longest clock path from clock "SDRAM_PLL:PLL1|altpll:altpll_component|_clk1" to source register is 2.611 ns
                Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PLL_1; Fanout = 1; CLK Node = 'SDRAM_PLL:PLL1|altpll:altpll_component|_clk1'
                Info: 2: + IC(1.091 ns) + CELL(0.000 ns) = 1.091 ns; Loc. = CLKCTRL_G3; Fanout = 4116; COMB Node = 'SDRAM_PLL:PLL1|altpll:altpll_component|_clk1~clkctrl'
                Info: 3: + IC(0.983 ns) + CELL(0.537 ns) = 2.611 ns; Loc. = LCFF_X34_Y26_N29; Fanout = 3; REG Node = 'system_0:u0|VGA_0:the_VGA_0|VGA_NIOS_CTRL:the_VGA_NIOS_CTRL|mCursor_Y[1]'
                Info: Total cell delay = 0.537 ns ( 20.57 % )
                Info: Total interconnect delay = 2.074 ns ( 79.43 % )
        Info: - Micro clock to output delay of source is 0.250 ns
        Info: - Micro setup delay of destination is -0.036 ns
    Info: - Longest register to register delay is 7.525 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X34_Y26_N29; Fanout = 3; REG Node = 'system_0:u0|VGA_0:the_VGA_0|VGA_NIOS_CTRL:the_VGA_NIOS_CTRL|mCursor_Y[1]'
        Info: 2: + IC(0.321 ns) + CELL(0.393 ns) = 0.714 ns; Loc. = LCCOMB_X34_Y26_N6; Fanout = 2; COMB Node = 'system_0:u0|VGA_0:the_VGA_0|VGA_NIOS_CTRL:the_VGA_NIOS_CTRL|VGA_Controller:u0|Add9~125'
        Info: 3: + IC(0.000 ns) + CELL(0.071 ns) = 0.785 ns; Loc. = LCCOMB_X34_Y26_N8; Fanout = 2; COMB Node = 'system_0:u0|VGA_0:the_VGA_0|VGA_NIOS_CTRL:the_VGA_NIOS_CTRL|VGA_Controller:u0|Add9~127'
        Info: 4: + IC(0.000 ns) + CELL(0.071 ns) = 0.856 ns; Loc. = LCCOMB_X34_Y26_N10; Fanout = 2; COMB Node = 'system_0:u0|VGA_0:the_VGA_0|VGA_NIOS_CTRL:the_VGA_NIOS_CTRL|VGA_Controller:u0|Add9~129'
        Info: 5: + IC(0.000 ns) + CELL(0.071 ns) = 0.927 ns; Loc. = LCCOMB_X34_Y26_N12; Fanout = 2; COMB Node = 'system_0:u0|VGA_0:the_VGA_0|VGA_NIOS_CTRL:the_VGA_NIOS_CTRL|VGA_Controller:u0|Add9~131'
        Info: 6: + IC(0.000 ns) + CELL(0.159 ns) = 1.086 ns; Loc. = LCCOMB_X34_Y26_N14; Fanout = 2; COMB Node = 'system_0:u0|VGA_0:the_VGA_0|VGA_NIOS_CTRL:the_VGA_NIOS_CTRL|VGA_Controller:u0|Add9~133'
        Info: 7: + IC(0.000 ns) + CELL(0.071 ns) = 1.157 ns; Loc. = LCCOMB_X34_Y26_N16; Fanout = 2; COMB Node = 'system_0:u0|VGA_0:the_VGA_0|VGA_NIOS_CTRL:the_VGA_NIOS_CTRL|VGA_Controller:u0|Add9~135'
        Info: 8: + IC(0.000 ns) + CELL(0.410 ns) = 1.567 ns; Loc. = LCCOMB_X34_Y26_N18; Fanout = 5; COMB Node = 'system_0:u0|VGA_0:the_VGA_0|VGA_NIOS_CTRL:the_VGA_NIOS_CTRL|VGA_Controller:u0|Add9~136'
        Info: 9: + IC(0.684 ns) + CELL(0.414 ns) = 2.665 ns; Loc. = LCCOMB_X35_Y26_N22; Fanout = 2; COMB Node = 'system_0:u0|VGA_0:the_VGA_0|VGA_NIOS_CTRL:the_VGA_NIOS_CTRL|VGA_Controller:u0|Add8~159'
        Info: 10: + IC(0.000 ns) + CELL(0.071 ns) = 2.736 ns; Loc. = LCCOMB_X35_Y26_N24; Fanout = 2; COMB Node = 'system_0:u0|VGA_0:the_VGA_0|VGA_NIOS_CTRL:the_VGA_NIOS_CTRL|VGA_Controller:u0|Add8~161'
        Info: 11: + IC(0.000 ns) + CELL(0.410 ns) = 3.146 ns; Loc. = LCCOMB_X35_Y26_N26; Fanout = 1; COMB Node = 'system_0:u0|VGA_0:the_VGA_0|VGA_NIOS_CTRL:the_VGA_NIOS_CTRL|VGA_Controller:u0|Add8~162'
        Info: 12: + IC(0.248 ns) + CELL(0.415 ns) = 3.809 ns; Loc. = LCCOMB_X35_Y26_N30; Fanout = 1; COMB Node = 'system_0:u0|VGA_0:the_VGA_0|VGA_NIOS_CTRL:the_VGA_NIOS_CTRL|VGA_Controller:u0|Equal4~165'
        Info: 13: + IC(0.244 ns) + CELL(0.150 ns) = 4.203 ns; Loc. = LCCOMB_X35_Y26_N4; Fanout = 1; COMB Node = 'system_0:u0|VGA_0:the_VGA_0|VGA_NIOS_CTRL:the_VGA_NIOS_CTRL|VGA_Controller:u0|Equal4~168'
        Info: 14: + IC(0.740 ns) + CELL(0.436 ns) = 5.379 ns; Loc. = LCCOMB_X34_Y25_N2; Fanout = 1; COMB Node = 'system_0:u0|VGA_0:the_VGA_0|VGA_NIOS_CTRL:the_VGA_NIOS_CTRL|VGA_Controller:u0|always1~86'
        Info: 15: + IC(0.245 ns) + CELL(0.420 ns) = 6.044 ns; Loc. = LCCOMB_X34_Y25_N0; Fanout = 1; COMB Node = 'system_0:u0|VGA_0:the_VGA_0|VGA_NIOS_CTRL:the_VGA_NIOS_CTRL|VGA_Controller:u0|always1~87'
        Info: 16: + IC(0.249 ns) + CELL(0.150 ns) = 6.443 ns; Loc. = LCCOMB_X34_Y25_N26; Fanout = 30; COMB Node = 'system_0:u0|VGA_0:the_VGA_0|VGA_NIOS_CTRL:the_VGA_NIOS_CTRL|VGA_Controller:u0|Cur_Color_B[8]~299'
        Info: 17: + IC(0.723 ns) + CELL(0.275 ns) = 7.441 ns; Loc. = LCCOMB_X30_Y25_N10; Fanout = 1; COMB Node = 'system_0:u0|VGA_0:the_VGA_0|VGA_NIOS_CTRL:the_VGA_NIOS_CTRL|VGA_Controller:u0|Cur_Color_R~138'
        Info: 18: + IC(0.000 ns) + CELL(0.084 ns) = 7.525 ns; Loc. = LCFF_X30_Y25_N11; Fanout = 1; REG Node = 'system_0:u0|VGA_0:the_VGA_0|VGA_NIOS_CTRL:the_VGA_NIOS_CTRL|VGA_Controller:u0|Cur_Color_R[8]'
        Info: Total cell delay = 4.071 ns ( 54.10 % )
        Info: Total interconnect delay = 3.454 ns ( 45.90 % )
Info: Slack time is 49.302 ns for clock "Audio_PLL:PLL2|altpll:altpll_component|_clk0" between source register "system_0:u0|Audio_0:the_Audio_0|AUDIO_DAC_FIFO:the_AUDIO_DAC_FIFO|FIFO_16_256:u0|dcfifo:dcfifo_component|dcfifo_hlj1:auto_generated|rdptr_g[2]" and destination register "system_0:u0|Audio_0:the_Audio_0|AUDIO_DAC_FIFO:the_AUDIO_DAC_FIFO|FIFO_16_256:u0|dcfifo:dcfifo_component|dcfifo_hlj1:auto_generated|a_graycounter_g86:rdptr_g1p|counter_ffa[8]"
    Info: Fmax is 199.28 MHz (period= 5.018 ns)
    Info: + Largest register to register requirement is 54.108 ns
        Info: + Setup relationship between source and destination is 54.320 ns
            Info: + Latch edge is 51.936 ns
                Info: Clock period of Destination clock "Audio_PLL:PLL2|altpll:altpll_component|_clk0" is 54.320 ns with  offset of -2.384 ns and duty cycle of 50
                Info: Multicycle Setup factor for Destination register is 1
            Info: - Launch edge is -2.384 ns
                Info: Clock period of Source clock "Audio_PLL:PLL2|altpll:altpll_component|_clk0" is 54.320 ns with  offset of -2.384 ns and duty cycle of 50
                Info: Multicycle Setup factor for Source register is 1
        Info: + Largest clock skew is 0.002 ns
            Info: + Shortest clock path from clock "Audio_PLL:PLL2|altpll:altpll_component|_clk0" to destination register is 2.634 ns
                Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PLL_3; Fanout = 1; CLK Node = 'Audio_PLL:PLL2|altpll:altpll_component|_clk0'
                Info: 2: + IC(1.075 ns) + CELL(0.000 ns) = 1.075 ns; Loc. = CLKCTRL_G11; Fanout = 119; COMB Node = 'Audio_PLL:PLL2|altpll:altpll_component|_clk0~clkctrl'
                Info: 3: + IC(1.022 ns) + CELL(0.537 ns) = 2.634 ns; Loc. = LCFF_X24_Y22_N31; Fanout = 3; REG Node = 'system_0:u0|Audio_0:the_Audio_0|AUDIO_DAC_FIFO:the_AUDIO_DAC_FIFO|FIFO_16_256:u0|dcfifo:dcfifo_component|dcfifo_hlj1:auto_generated|a_graycounter_g86:rdptr_g1p|counter_ffa[8]'
                Info: Total cell delay = 0.537 ns ( 20.39 % )
                Info: Total interconnect delay = 2.097 ns ( 79.61 % )
            Info: - Longest clock path from clock "Audio_PLL:PLL2|altpll:altpll_component|_clk0" to source register is 2.632 ns
                Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PLL_3; Fanout = 1; CLK Node = 'Audio_PLL:PLL2|altpll:altpll_component|_clk0'
                Info: 2: + IC(1.075 ns) + CELL(0.000 ns) = 1.075 ns; Loc. = CLKCTRL_G11; Fanout = 119; COMB Node = 'Audio_PLL:PLL2|altpll:altpll_component|_clk0~clkctrl'
                Info: 3: + IC(1.020 ns) + CELL(0.537 ns) = 2.632 ns; Loc. = LCFF_X22_Y22_N1; Fanout = 2; REG Node = 'system_0:u0|Audio_0:the_Audio_0|AUDIO_DAC_FIFO:the_AUDIO_DAC_FIFO|FIFO_16_256:u0|dcfifo:dcfifo_component|dcfifo_hlj1:auto_generated|rdptr_g[2]'
                Info: Total cell delay = 0.537 ns ( 20.40 % )
                Info: Total interconnect delay = 2.095 ns ( 79.60 % )
        Info: - Micro clock to output delay of source is 0.250 ns
        Info: - Micro setup delay of destination is -0.036 ns
    Info: - Longest register to register delay is 4.806 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X22_Y22_N1; Fanout = 2; REG Node = 'system_0:u0|Audio_0:the_Audio_0|AUDIO_DAC_FIFO:the_AUDIO_DAC_FIFO|FIFO_16_256:u0|dcfifo:dcfifo_component|dcfifo_hlj1:auto_generated|rdptr_g[2]'
        Info: 2: + IC(0.521 ns) + CELL(0.438 ns) = 0.959 ns; Loc. = LCCOMB_X23_Y22_N24; Fanout = 1; COMB Node = 'system_0:u0|Audio_0:the_Audio_0|AUDIO_DAC_FIFO:the_AUDIO_DAC_FIFO|FIFO_16_256:u0|dcfifo:dcfifo_component|dcfifo_hlj1:auto_generated|cmpr_t16:rdempty_eq_comp|result_wire[0]~111'
        Info: 3: + IC(0.268 ns) + CELL(0.438 ns) = 1.665 ns; Loc. = LCCOMB_X23_Y22_N14; Fanout = 1; COMB Node = 'system_0:u0|Audio_0:the_Audio_0|AUDIO_DAC_FIFO:the_AUDIO_DAC_FIFO|FIFO_16_256:u0|dcfifo:dcfifo_component|dcfifo_hlj1:auto_generated|cmpr_t16:rdempty_eq_comp|result_wire[0]~113'
        Info: 4: + IC(0.253 ns) + CELL(0.420 ns) = 2.338 ns; Loc. = LCCOMB_X23_Y22_N30; Fanout = 26; COMB Node = 'system_0:u0|Audio_0:the_Audio_0|AUDIO_DAC_FIFO:the_AUDIO_DAC_FIFO|FIFO_16_256:u0|dcfifo:dcfifo_component|dcfifo_hlj1:auto_generated|valid_rdreq'
        Info: 5: + IC(0.411 ns) + CELL(0.245 ns) = 2.994 ns; Loc. = LCCOMB_X24_Y22_N2; Fanout = 12; COMB Node = 'system_0:u0|Audio_0:the_Audio_0|AUDIO_DAC_FIFO:the_AUDIO_DAC_FIFO|FIFO_16_256:u0|dcfifo:dcfifo_component|dcfifo_hlj1:auto_generated|rdcnt_addr_ena'
        Info: 6: + IC(0.269 ns) + CELL(0.393 ns) = 3.656 ns; Loc. = LCCOMB_X24_Y22_N12; Fanout = 2; COMB Node = 'system_0:u0|Audio_0:the_Audio_0|AUDIO_DAC_FIFO:the_AUDIO_DAC_FIFO|FIFO_16_256:u0|dcfifo:dcfifo_component|dcfifo_hlj1:auto_generated|a_graycounter_g86:rdptr_g1p|parity~COUT'
        Info: 7: + IC(0.000 ns) + CELL(0.159 ns) = 3.815 ns; Loc. = LCCOMB_X24_Y22_N14; Fanout = 2; COMB Node = 'system_0:u0|Audio_0:the_Audio_0|AUDIO_DAC_FIFO:the_AUDIO_DAC_FIFO|FIFO_16_256:u0|dcfifo:dcfifo_component|dcfifo_hlj1:auto_generated|a_graycounter_g86:rdptr_g1p|countera0~COUT'
        Info: 8: + IC(0.000 ns) + CELL(0.071 ns) = 3.886 ns; Loc. = LCCOMB_X24_Y22_N16; Fanout = 2; COMB Node = 'system_0:u0|Audio_0:the_Audio_0|AUDIO_DAC_FIFO:the_AUDIO_DAC_FIFO|FIFO_16_256:u0|dcfifo:dcfifo_component|dcfifo_hlj1:auto_generated|a_graycounter_g86:rdptr_g1p|countera1~COUT'
        Info: 9: + IC(0.000 ns) + CELL(0.071 ns) = 3.957 ns; Loc. = LCCOMB_X24_Y22_N18; Fanout = 2; COMB Node = 'system_0:u0|Audio_0:the_Audio_0|AUDIO_DAC_FIFO:the_AUDIO_DAC_FIFO|FIFO_16_256:u0|dcfifo:dcfifo_component|dcfifo_hlj1:auto_generated|a_graycounter_g86:rdptr_g1p|countera2~COUT'
        Info: 10: + IC(0.000 ns) + CELL(0.071 ns) = 4.028 ns; Loc. = LCCOMB_X24_Y22_N20; Fanout = 2; COMB Node = 'system_0:u0|Audio_0:the_Audio_0|AUDIO_DAC_FIFO:the_AUDIO_DAC_FIFO|FIFO_16_256:u0|dcfifo:dcfifo_component|dcfifo_hlj1:auto_generated|a_graycounter_g86:rdptr_g1p|countera3~COUT'
        Info: 11: + IC(0.000 ns) + CELL(0.071 ns) = 4.099 ns; Loc. = LCCOMB_X24_Y22_N22; Fanout = 2; COMB Node = 'system_0:u0|Audio_0:the_Audio_0|AUDIO_DAC_FIFO:the_AUDIO_DAC_FIFO|FIFO_16_256:u0|dcfifo:dcfifo_component|dcfifo_hlj1:auto_generated|a_graycounter_g86:rdptr_g1p|countera4~COUT'
        Info: 12: + IC(0.000 ns) + CELL(0.071 ns) = 4.170 ns; Loc. = LCCOMB_X24_Y22_N24; Fanout = 2; COMB Node = 'system_0:u0|Audio_0:the_Audio_0|AUDIO_DAC_FIFO:the_AUDIO_DAC_FIFO|FIFO_16_256:u0|dcfifo:dcfifo_component|dcfifo_hlj1:auto_generated|a_graycounter_g86:rdptr_g1p|countera5~COUT'
        Info: 13: + IC(0.000 ns) + CELL(0.071 ns) = 4.241 ns; Loc. = LCCOMB_X24_Y22_N26; Fanout = 2; COMB Node = 'system_0:u0|Audio_0:the_Audio_0|AUDIO_DAC_FIFO:the_AUDIO_DAC_FIFO|FIFO_16_256:u0|dcfifo:dcfifo_component|dcfifo_hlj1:auto_generated|a_graycounter_g86:rdptr_g1p|countera6~COUT'
        Info: 14: + IC(0.000 ns) + CELL(0.071 ns) = 4.312 ns; Loc. = LCCOMB_X24_Y22_N28; Fanout = 1; COMB Node = 'system_0:u0|Audio_0:the_Audio_0|AUDIO_DAC_FIFO:the_AUDIO_DAC_FIFO|FIFO_16_256:u0|dcfifo:dcfifo_component|dcfifo_hlj1:auto_generated|a_graycounter_g86:rdptr_g1p|countera7~COUT'
        Info: 15: + IC(0.000 ns) + CELL(0.410 ns) = 4.722 ns; Loc. = LCCOMB_X24_Y22_N30; Fanout = 1; COMB Node = 'system_0:u0|Audio_0:the_Audio_0|AUDIO_DAC_FIFO:the_AUDIO_DAC_FIFO|FIFO_16_256:u0|dcfifo:dcfifo_component|dcfifo_hlj1:auto_generated|a_graycounter_g86:rdptr_g1p|countera8'
        Info: 16: + IC(0.000 ns) + CELL(0.084 ns) = 4.806 ns; Loc. = LCFF_X24_Y22_N31; Fanout = 3; REG Node = 'system_0:u0|Audio_0:the_Audio_0|AUDIO_DAC_FIFO:the_AUDIO_DAC_FIFO|FIFO_16_256:u0|dcfifo:dcfifo_component|dcfifo_hlj1:auto_generated|a_graycounter_g86:rdptr_g1p|counter_ffa[8]'
        Info: Total cell delay = 3.084 ns ( 64.17 % )
        Info: Total interconnect delay = 1.722 ns ( 35.83 % )
Info: Slack time is 14.433 ns for clock "CLOCK_50" between source register "I2C_CCD_Config:u8|C_I2C_Controller:u0|SD_COUNTER[1]" and destination register "I2C_CCD_Config:u8|C_I2C_Controller:u0|SDO"
    Info: Fmax is 179.63 MHz (period= 5.567 ns)
    Info: + Largest register to register requirement is 19.787 ns
        Info: + Setup relationship between source and destination is 20.000 ns
            Info: + Latch edge is 20.000 ns
                Info: Clock period of Destination clock "CLOCK_50" is 20.000 ns with  offset of 0.000 ns and duty cycle of 50
                Info: Multicycle Setup factor for Destination register is 1
            Info: - Launch edge is 0.000 ns
                Info: Clock period of Source clock "CLOCK_50" is 20.000 ns with  offset of 0.000 ns and duty cycle of 50
                Info: Multicycle Setup factor for Source register is 1
        Info: + Largest clock skew is 0.001 ns
            Info: + Shortest clock path from clock "CLOCK_50" to destination register is 6.329 ns
                Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_N2; Fanout = 6; CLK Node = 'CLOCK_50'
                Info: 2: + IC(1.952 ns) + CELL(0.787 ns) = 3.738 ns; Loc. = LCFF_X64_Y19_N1; Fanout = 3; REG Node = 'I2C_CCD_Config:u8|mI2C_CTRL_CLK'
                Info: 3: + IC(1.055 ns) + CELL(0.000 ns) = 4.793 ns; Loc. = CLKCTRL_G5; Fanout = 72; COMB Node = 'I2C_CCD_Config:u8|mI2C_CTRL_CLK~clkctrl'
                Info: 4: + IC(0.999 ns) + CELL(0.537 ns) = 6.329 ns; Loc. = LCFF_X60_Y25_N1; Fanout = 6; REG Node = 'I2C_CCD_Config:u8|C_I2C_Controller:u0|SDO'
                Info: Total cell delay = 2.323 ns ( 36.70 % )
                Info: Total interconnect delay = 4.006 ns ( 63.30 % )
            Info: - Longest clock path from clock "CLOCK_50" to source register is 6.328 ns
                Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_N2; Fanout = 6; CLK Node = 'CLOCK_50'
                Info: 2: + IC(1.952 ns) + CELL(0.787 ns) = 3.738 ns; Loc. = LCFF_X64_Y19_N1; Fanout = 3; REG Node = 'I2C_CCD_Config:u8|mI2C_CTRL_CLK'
                Info: 3: + IC(1.055 ns) + CELL(0.000 ns) = 4.793 ns; Loc. = CLKCTRL_G5; Fanout = 72; COMB Node = 'I2C_CCD_Config:u8|mI2C_CTRL_CLK~clkctrl'
                Info: 4: + IC(0.998 ns) + CELL(0.537 ns) = 6.328 ns; Loc. = LCFF_X58_Y25_N17; Fanout = 20; REG Node = 'I2C_CCD_Config:u8|C_I2C_Controller:u0|SD_COUNTER[1]'
                Info: Total cell delay = 2.323 ns ( 36.71 % )
                Info: Total interconnect delay = 4.005 ns ( 63.29 % )
        Info: - Micro clock to output delay of source is 0.250 ns
        Info: - Micro setup delay of destination is -0.036 ns
    Info: - Longest register to register delay is 5.354 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X58_Y25_N17; Fanout = 20; REG Node = 'I2C_CCD_Config:u8|C_I2C_Controller:u0|SD_COUNTER[1]'
        Info: 2: + IC(0.788 ns) + CELL(0.415 ns) = 1.203 ns; Loc. = LCCOMB_X61_Y25_N20; Fanout = 1; COMB Node = 'I2C_CCD_Config:u8|C_I2C_Controller:u0|Mux0~676'
        Info: 3: + IC(0.265 ns) + CELL(0.438 ns) = 1.906 ns; Loc. = LCCOMB_X61_Y25_N8; Fanout = 1; COMB Node = 'I2C_CCD_Config:u8|C_I2C_Controller:u0|Mux0~677'
        Info: 4: + IC(0.440 ns) + CELL(0.275 ns) = 2.621 ns; Loc. = LCCOMB_X60_Y25_N4; Fanout = 1; COMB Node = 'I2C_CCD_Config:u8|C_I2C_Controller:u0|Mux0~678'
        Info: 5: + IC(0.256 ns) + CELL(0.275 ns) = 3.152 ns; Loc. = LCCOMB_X60_Y25_N14; Fanout = 1; COMB Node = 'I2C_CCD_Config:u8|C_I2C_Controller:u0|Mux0~679'
        Info: 6: + IC(0.253 ns) + CELL(0.420 ns) = 3.825 ns; Loc. = LCCOMB_X60_Y25_N2; Fanout = 1; COMB Node = 'I2C_CCD_Config:u8|C_I2C_Controller:u0|Mux0~686'
        Info: 7: + IC(0.467 ns) + CELL(0.275 ns) = 4.567 ns; Loc. = LCCOMB_X60_Y25_N20; Fanout = 1; COMB Node = 'I2C_CCD_Config:u8|C_I2C_Controller:u0|Mux0~687'
        Info: 8: + IC(0.266 ns) + CELL(0.437 ns) = 5.270 ns; Loc. = LCCOMB_X60_Y25_N0; Fanout = 1; COMB Node = 'I2C_CCD_Config:u8|C_I2C_Controller:u0|SDO~32'
        Info: 9: + IC(0.000 ns) + CELL(0.084 ns) = 5.354 ns; Loc. = LCFF_X60_Y25_N1; Fanout = 6; REG Node = 'I2C_CCD_Config:u8|C_I2C_Controller:u0|SDO'
        Info: Total cell delay = 2.619 ns ( 48.92 % )
        Info: Total interconnect delay = 2.735 ns ( 51.08 % )
Info: No valid register-to-register data paths exist for clock "CLOCK_27"
Info: Clock "GPIO_1[0]" has Internal fmax of 116.28 MHz between source register "RAW2RGB:u4|mDVAL" and destination register "Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter_ffa[9]" (period= 8.6 ns)
    Info: + Longest register to register delay is 4.982 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X64_Y23_N7; Fanout = 2; REG Node = 'RAW2RGB:u4|mDVAL'
        Info: 2: + IC(1.249 ns) + CELL(0.150 ns) = 1.399 ns; Loc. = LCCOMB_X57_Y19_N6; Fanout = 42; COMB Node = 'Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|valid_wrreq'
        Info: 3: + IC(0.930 ns) + CELL(0.393 ns) = 2.722 ns; Loc. = LCCOMB_X64_Y19_N10; Fanout = 2; COMB Node = 'Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|parity~COUT'
        Info: 4: + IC(0.000 ns) + CELL(0.071 ns) = 2.793 ns; Loc. = LCCOMB_X64_Y19_N12; Fanout = 2; COMB Node = 'Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|countera0~COUT'
        Info: 5: + IC(0.000 ns) + CELL(0.159 ns) = 2.952 ns; Loc. = LCCOMB_X64_Y19_N14; Fanout = 2; COMB Node = 'Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|countera1~COUT'
        Info: 6: + IC(0.000 ns) + CELL(0.071 ns) = 3.023 ns; Loc. = LCCOMB_X64_Y19_N16; Fanout = 2; COMB Node = 'Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|countera2~COUT'
        Info: 7: + IC(0.000 ns) + CELL(0.071 ns) = 3.094 ns; Loc. = LCCOMB_X64_Y19_N18; Fanout = 2; COMB Node = 'Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|countera3~COUT'
        Info: 8: + IC(0.000 ns) + CELL(0.071 ns) = 3.165 ns; Loc. = LCCOMB_X64_Y19_N20; Fanout = 2; COMB Node = 'Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|countera4~COUT'
        Info: 9: + IC(0.000 ns) + CELL(0.071 ns) = 3.236 ns; Loc. = LCCOMB_X64_Y19_N22; Fanout = 2; COMB Node = 'Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|countera5~COUT'
        Info: 10: + IC(0.000 ns) + CELL(0.071 ns) = 3.307 ns; Loc. = LCCOMB_X64_Y19_N24; Fanout = 2; COMB Node = 'Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|countera6~COUT'
        Info: 11: + IC(0.000 ns) + CELL(0.071 ns) = 3.378 ns; Loc. = LCCOMB_X64_Y19_N26; Fanout = 2; COMB Node = 'Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|countera7~COUT'
        Info: 12: + IC(0.000 ns) + CELL(0.071 ns) = 3.449 ns; Loc. = LCCOMB_X64_Y19_N28; Fanout = 1; COMB Node = 'Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|countera8~COUT'
        Info: 13: + IC(0.000 ns) + CELL(0.410 ns) = 3.859 ns; Loc. = LCCOMB_X64_Y19_N30; Fanout = 1; COMB Node = 'Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|countera9'
        Info: 14: + IC(0.757 ns) + CELL(0.366 ns) = 4.982 ns; Loc. = LCFF_X64_Y22_N1; Fanout = 4; REG Node = 'Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter_ffa[9]'
        Info: Total cell delay = 2.046 ns ( 41.07 % )
        Info: Total interconnect delay = 2.936 ns ( 58.93 % )
    Info: - Smallest clock skew is 0.896 ns
        Info: + Shortest clock path from clock "GPIO_1[0]" to destination register is 3.317 ns
            Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PIN_K25; Fanout = 1; CLK Node = 'GPIO_1[0]'
            Info: 2: + IC(0.000 ns) + CELL(0.862 ns) = 0.862 ns; Loc. = IOC_X65_Y22_N0; Fanout = 711; COMB Node = 'GPIO_1[0]~74'
            Info: 3: + IC(1.918 ns) + CELL(0.537 ns) = 3.317 ns; Loc. = LCFF_X64_Y22_N1; Fanout = 4; REG Node = 'Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter_ffa[9]'
            Info: Total cell delay = 1.399 ns ( 42.18 % )
            Info: Total interconnect delay = 1.918 ns ( 57.82 % )
        Info: - Longest clock path from clock "GPIO_1[0]" to source register is 2.421 ns
            Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PIN_K25; Fanout = 1; CLK Node = 'GPIO_1[0]'
            Info: 2: + IC(0.000 ns) + CELL(0.862 ns) = 0.862 ns; Loc. = IOC_X65_Y22_N0; Fanout = 711; COMB Node = 'GPIO_1[0]~74'
            Info: 3: + IC(1.022 ns) + CELL(0.537 ns) = 2.421 ns; Loc. = LCFF_X64_Y23_N7; Fanout = 2; REG Node = 'RAW2RGB:u4|mDVAL'
            Info: Total cell delay = 1.399 ns ( 57.79 % )
            Info: Total interconnect delay = 1.022 ns ( 42.21 % )
    Info: + Micro clock to output delay of source is 0.250 ns
    Info: + Micro setup delay of destination is -0.036 ns
    Info: Delay path is controlled by inverted clocks -- if clock duty cycle is 50%, fmax is divided by two
Info: Clock "altera_internal_jtag~TCKUTAP" has Internal fmax of 137.59 MHz between source register "sld_hub:sld_hub_inst|irsr_reg[2]" and destination register "sld_hub:sld_hub_inst|tdo" (period= 7.268 ns)
    Info: + Longest register to register delay is 3.425 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X18_Y19_N21; Fanout = 6; REG Node = 'sld_hub:sld_hub_inst|irsr_reg[2]'
        Info: 2: + IC(0.756 ns) + CELL(0.275 ns) = 1.031 ns; Loc. = LCCOMB_X20_Y19_N14; Fanout = 1; COMB Node = 'sld_hub:sld_hub_inst|Equal2~62'
        Info: 3: + IC(0.399 ns) + CELL(0.150 ns) = 1.580 ns; Loc. = LCCOMB_X21_Y19_N2; Fanout = 1; COMB Node = 'sld_hub:sld_hub_inst|tdo~1299'
        Info: 4: + IC(0.246 ns) + CELL(0.150 ns) = 1.976 ns; Loc. = LCCOMB_X21_Y19_N24; Fanout = 1; COMB Node = 'sld_hub:sld_hub_inst|tdo~1300'
        Info: 5: + IC(0.268 ns) + CELL(0.438 ns) = 2.682 ns; Loc. = LCCOMB_X21_Y19_N14; Fanout = 1; COMB Node = 'sld_hub:sld_hub_inst|tdo~1301'
        Info: 6: + IC(0.244 ns) + CELL(0.415 ns) = 3.341 ns; Loc. = LCCOMB_X21_Y19_N8; Fanout = 1; COMB Node = 'sld_hub:sld_hub_inst|tdo~1302'
        Info: 7: + IC(0.000 ns) + CELL(0.084 ns) = 3.425 ns; Loc. = LCFF_X21_Y19_N9; Fanout = 2; REG Node = 'sld_hub:sld_hub_inst|tdo'
        Info: Total cell delay = 1.512 ns ( 44.15 % )
        Info: Total interconnect delay = 1.913 ns ( 55.85 % )
    Info: - Smallest clock skew is 0.005 ns
        Info: + Shortest clock path from clock "altera_internal_jtag~TCKUTAP" to destination register is 5.405 ns
            Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = JTAG_X1_Y19_N0; Fanout = 1; CLK Node = 'altera_internal_jtag~TCKUTAP'
            Info: 2: + IC(3.848 ns) + CELL(0.000 ns) = 3.848 ns; Loc. = CLKCTRL_G14; Fanout = 149; COMB Node = 'altera_internal_jtag~TCKUTAPclkctrl'
            Info: 3: + IC(1.020 ns) + CELL(0.537 ns) = 5.405 ns; Loc. = LCFF_X21_Y19_N9; Fanout = 2; REG Node = 'sld_hub:sld_hub_inst|tdo'
            Info: Total cell delay = 0.537 ns ( 9.94 % )
            Info: Total interconnect delay = 4.868 ns ( 90.06 % )
        Info: - Longest clock path from clock "altera_internal_jtag~TCKUTAP" to source register is 5.400 ns
            Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = JTAG_X1_Y19_N0; Fanout = 1; CLK Node = 'altera_internal_jtag~TCKUTAP'
            Info: 2: + IC(3.848 ns) + CELL(0.000 ns) = 3.848 ns; Loc. = CLKCTRL_G14; Fanout = 149; COMB Node = 'altera_internal_jtag~TCKUTAPclkctrl'
            Info: 3: + IC(1.015 ns) + CELL(0.537 ns) = 5.400 ns; Loc. = LCFF_X18_Y19_N21; Fanout = 6; REG Node = 'sld_hub:sld_hub_inst|irsr_reg[2]'
            Info: Total cell delay = 0.537 ns ( 9.94 % )
            Info: Total interconnect delay = 4.863 ns ( 90.06 % )
    Info: + Micro clock to output delay of source is 0.250 ns
    Info: + Micro setup delay of destination is -0.036 ns
    Info: Delay path is controlled by inverted clocks -- if clock duty cycle is 50%, fmax is divided by two
Info: Clock "altera_internal_jtag~UPDATEUSER" Internal fmax is restricted to 500.0 MHz between source register "pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|XWDE0671[2]" and destination register "pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|XWDE0671[3]"
    Info: fmax restricted to Clock High delay (1.0 ns) plus Clock Low delay (1.0 ns) : restricted to 2.0 ns. Expand message to see actual delay path.
        Info: + Longest register to register delay is 0.954 ns
            Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X16_Y19_N13; Fanout = 5; REG Node = 'pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|XWDE0671[2]'
            Info: 2: + IC(0.294 ns) + CELL(0.660 ns) = 0.954 ns; Loc. = LCFF_X16_Y19_N7; Fanout = 2; REG Node = 'pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|XWDE0671[3]'
            Info: Total cell delay = 0.660 ns ( 69.18 % )
            Info: Total interconnect delay = 0.294 ns ( 30.82 % )
        Info: - Smallest clock skew is 0.000 ns
            Info: + Shortest clock path from clock "altera_internal_jtag~UPDATEUSER" to destination register is 6.063 ns
                Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = JTAG_X1_Y19_N0; Fanout = 2; CLK Node = 'altera_internal_jtag~UPDATEUSER'
                Info: 2: + IC(4.509 ns) + CELL(0.000 ns) = 4.509 ns; Loc. = CLKCTRL_G8; Fanout = 5; COMB Node = 'altera_internal_jtag~UPDATEUSERclkctrl'
                Info: 3: + IC(1.017 ns) + CELL(0.537 ns) = 6.063 ns; Loc. = LCFF_X16_Y19_N7; Fanout = 2; REG Node = 'pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|XWDE0671[3]'
                Info: Total cell delay = 0.537 ns ( 8.86 % )
                Info: Total interconnect delay = 5.526 ns ( 91.14 % )
            Info: - Longest clock path from clock "altera_internal_jtag~UPDATEUSER" to source register is 6.063 ns
                Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = JTAG_X1_Y19_N0; Fanout = 2; CLK Node = 'altera_internal_jtag~UPDATEUSER'
                Info: 2: + IC(4.509 ns) + CELL(0.000 ns) = 4.509 ns; Loc. = CLKCTRL_G8; Fanout = 5; COMB Node = 'altera_internal_jtag~UPDATEUSERclkctrl'
                Info: 3: + IC(1.017 ns) + CELL(0.537 ns) = 6.063 ns; Loc. = LCFF_X16_Y19_N13; Fanout = 5; REG Node = 'pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|XWDE0671[2]'
                Info: Total cell delay = 0.537 ns ( 8.86 % )
                Info: Total interconnect delay = 5.526 ns ( 91.14 % )
        Info: + Micro clock to output delay of source is 0.250 ns
        Info: + Micro setup delay of destination is -0.036 ns
Info: Clock "altera_internal_jtag~CLKDRUSER" has Internal fmax of 427.9 MHz between source register "pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|VELJ8121:JDCF0099|AJQN5180[4]" and destination register "pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|VELJ8121:JDCF0099|DJFL8584[2]" (period= 2.337 ns)
    Info: + Longest register to register delay is 2.130 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X16_Y20_N25; Fanout = 6; REG Node = 'pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|VELJ8121:JDCF0099|AJQN5180[4]'
        Info: 2: + IC(0.533 ns) + CELL(0.419 ns) = 0.952 ns; Loc. = LCCOMB_X15_Y20_N10; Fanout = 1; COMB Node = 'pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|VELJ8121:JDCF0099|DJFL8584~721'
        Info: 3: + IC(0.263 ns) + CELL(0.438 ns) = 1.653 ns; Loc. = LCCOMB_X15_Y20_N12; Fanout = 1; COMB Node = 'pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|VELJ8121:JDCF0099|DJFL8584~722'
        Info: 4: + IC(0.244 ns) + CELL(0.149 ns) = 2.046 ns; Loc. = LCCOMB_X15_Y20_N20; Fanout = 1; COMB Node = 'pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|VELJ8121:JDCF0099|DJFL8584[2]~feeder'
        Info: 5: + IC(0.000 ns) + CELL(0.084 ns) = 2.130 ns; Loc. = LCFF_X15_Y20_N21; Fanout = 1; REG Node = 'pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|VELJ8121:JDCF0099|DJFL8584[2]'
        Info: Total cell delay = 1.090 ns ( 51.17 % )
        Info: Total interconnect delay = 1.040 ns ( 48.83 % )
    Info: - Smallest clock skew is 0.007 ns
        Info: + Shortest clock path from clock "altera_internal_jtag~CLKDRUSER" to destination register is 5.344 ns
            Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = JTAG_X1_Y19_N0; Fanout = 1; CLK Node = 'altera_internal_jtag~CLKDRUSER'
            Info: 2: + IC(3.785 ns) + CELL(0.000 ns) = 3.785 ns; Loc. = CLKCTRL_G10; Fanout = 23; COMB Node = 'altera_internal_jtag~CLKDRUSERclkctrl'
            Info: 3: + IC(1.022 ns) + CELL(0.537 ns) = 5.344 ns; Loc. = LCFF_X15_Y20_N21; Fanout = 1; REG Node = 'pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|VELJ8121:JDCF0099|DJFL8584[2]'
            Info: Total cell delay = 0.537 ns ( 10.05 % )
            Info: Total interconnect delay = 4.807 ns ( 89.95 % )
        Info: - Longest clock path from clock "altera_internal_jtag~CLKDRUSER" to source register is 5.337 ns
            Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = JTAG_X1_Y19_N0; Fanout = 1; CLK Node = 'altera_internal_jtag~CLKDRUSER'
            Info: 2: + IC(3.785 ns) + CELL(0.000 ns) = 3.785 ns; Loc. = CLKCTRL_G10; Fanout = 23; COMB Node = 'altera_internal_jtag~CLKDRUSERclkctrl'
            Info: 3: + IC(1.015 ns) + CELL(0.537 ns) = 5.337 ns; Loc. = LCFF_X16_Y20_N25; Fanout = 6; REG Node = 'pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|VELJ8121:JDCF0099|AJQN5180[4]'
            Info: Total cell delay = 0.537 ns ( 10.06 % )
            Info: Total interconnect delay = 4.800 ns ( 89.94 % )
    Info: + Micro clock to output delay of source is 0.250 ns
    Info: + Micro setup delay of destination is -0.036 ns
Info: Minimum slack time is 391 ps for clock "SDRAM_PLL:PLL1|altpll:altpll_component|_clk0" between source register "Sdram_Control_4Port:u7|command:command1|rw_flag" and destination register "Sdram_Control_4Port:u7|command:command1|rw_flag"
    Info: + Shortest register to register delay is 0.407 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X56_Y16_N1; Fanout = 3; REG Node = 'Sdram_Control_4Port:u7|command:command1|rw_flag'
        Info: 2: + IC(0.000 ns) + CELL(0.323 ns) = 0.323 ns; Loc. = LCCOMB_X56_Y16_N0; Fanout = 1; COMB Node = 'Sdram_Control_4Port:u7|command:command1|rw_flag~30'
        Info: 3: + IC(0.000 ns) + CELL(0.084 ns) = 0.407 ns; Loc. = LCFF_X56_Y16_N1; Fanout = 3; REG Node = 'Sdram_Control_4Port:u7|command:command1|rw_flag'
        Info: Total cell delay = 0.407 ns ( 100.00 % )
    Info: - Smallest register to register requirement is 0.016 ns
        Info: + Hold relationship between source and destination is 0.000 ns
            Info: + Latch edge is -5.358 ns
                Info: Clock period of Destination clock "SDRAM_PLL:PLL1|altpll:altpll_component|_clk0" is 20.000 ns with  offset of -5.358 ns and duty cycle of 50
                Info: Multicycle Setup factor for Destination register is 1
                Info: Multicycle Hold factor for Destination register is 1
            Info: - Launch edge is -5.358 ns
                Info: Clock period of Source clock "SDRAM_PLL:PLL1|altpll:altpll_component|_clk0" is 20.000 ns with  offset of -5.358 ns and duty cycle of 50
                Info: Multicycle Setup factor for Source register is 1
                Info: Multicycle Hold factor for Source register is 1
        Info: + Smallest clock skew is 0.000 ns
            Info: + Longest clock path from clock "SDRAM_PLL:PLL1|altpll:altpll_component|_clk0" to destination register is 2.657 ns
                Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PLL_1; Fanout = 2; CLK Node = 'SDRAM_PLL:PLL1|altpll:altpll_component|_clk0'
                Info: 2: + IC(1.091 ns) + CELL(0.000 ns) = 1.091 ns; Loc. = CLKCTRL_G2; Fanout = 620; COMB Node = 'SDRAM_PLL:PLL1|altpll:altpll_component|_clk0~clkctrl'
                Info: 3: + IC(1.029 ns) + CELL(0.537 ns) = 2.657 ns; Loc. = LCFF_X56_Y16_N1; Fanout = 3; REG Node = 'Sdram_Control_4Port:u7|command:command1|rw_flag'
                Info: Total cell delay = 0.537 ns ( 20.21 % )
                Info: Total interconnect delay = 2.120 ns ( 79.79 % )
            Info: - Shortest clock path from clock "SDRAM_PLL:PLL1|altpll:altpll_component|_clk0" to source register is 2.657 ns
                Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PLL_1; Fanout = 2; CLK Node = 'SDRAM_PLL:PLL1|altpll:altpll_component|_clk0'
                Info: 2: + IC(1.091 ns) + CELL(0.000 ns) = 1.091 ns; Loc. = CLKCTRL_G2; Fanout = 620; COMB Node = 'SDRAM_PLL:PLL1|altpll:altpll_component|_clk0~clkctrl'
                Info: 3: + IC(1.029 ns) + CELL(0.537 ns) = 2.657 ns; Loc. = LCFF_X56_Y16_N1; Fanout = 3; REG Node = 'Sdram_Control_4Port:u7|command:command1|rw_flag'
                Info: Total cell delay = 0.537 ns ( 20.21 % )
                Info: Total interconnect delay = 2.120 ns ( 79.79 % )
        Info: - Micro clock to output delay of source is 0.250 ns
        Info: + Micro hold delay of destination is 0.266 ns
Info: Minimum slack time is 391 ps for clock "SDRAM_PLL:PLL1|altpll:altpll_component|_clk1" between source register "system_0:u0|uart:the_uart|uart_tx:the_uart_tx|pre_txd" and destination register "system_0:u0|uart:the_uart|uart_tx:the_uart_tx|pre_txd"
    Info: + Shortest register to register delay is 0.407 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X29_Y19_N3; Fanout = 2; REG Node = 'system_0:u0|uart:the_uart|uart_tx:the_uart_tx|pre_txd'
        Info: 2: + IC(0.000 ns) + CELL(0.323 ns) = 0.323 ns; Loc. = LCCOMB_X29_Y19_N2; Fanout = 1; COMB Node = 'system_0:u0|uart:the_uart|uart_tx:the_uart_tx|pre_txd~71'
        Info: 3: + IC(0.000 ns) + CELL(0.084 ns) = 0.407 ns; Loc. = LCFF_X29_Y19_N3; Fanout = 2; REG Node = 'system_0:u0|uart:the_uart|uart_tx:the_uart_tx|pre_txd'
        Info: Total cell delay = 0.407 ns ( 100.00 % )
    Info: - Smallest register to register requirement is 0.016 ns
        Info: + Hold relationship between source and destination is 0.000 ns
            Info: + Latch edge is -2.358 ns
                Info: Clock period of Destination clock "SDRAM_PLL:PLL1|altpll:altpll_component|_clk1" is 10.000 ns with  offset of -2.358 ns and duty cycle of 50
                Info: Multicycle Setup factor for Destination register is 1
                Info: Multicycle Hold factor for Destination register is 1
            Info: - Launch edge is -2.358 ns
                Info: Clock period of Source clock "SDRAM_PLL:PLL1|altpll:altpll_component|_clk1" is 10.000 ns with  offset of -2.358 ns and duty cycle of 50
                Info: Multicycle Setup factor for Source register is 1
                Info: Multicycle Hold factor for Source register is 1
        Info: + Smallest clock skew is 0.000 ns
            Info: + Longest clock path from clock "SDRAM_PLL:PLL1|altpll:altpll_component|_clk1" to destination register is 2.670 ns
                Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PLL_1; Fanout = 1; CLK Node = 'SDRAM_PLL:PLL1|altpll:altpll_component|_clk1'
                Info: 2: + IC(1.091 ns) + CELL(0.000 ns) = 1.091 ns; Loc. = CLKCTRL_G3; Fanout = 4116; COMB Node = 'SDRAM_PLL:PLL1|altpll:altpll_component|_clk1~clkctrl'
                Info: 3: + IC(1.042 ns) + CELL(0.537 ns) = 2.670 ns; Loc. = LCFF_X29_Y19_N3; Fanout = 2; REG Node = 'system_0:u0|uart:the_uart|uart_tx:the_uart_tx|pre_txd'
                Info: Total cell delay = 0.537 ns ( 20.11 % )
                Info: Total interconnect delay = 2.133 ns ( 79.89 % )
            Info: - Shortest clock path from clock "SDRAM_PLL:PLL1|altpll:altpll_component|_clk1" to source register is 2.670 ns
                Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PLL_1; Fanout = 1; CLK Node = 'SDRAM_PLL:PLL1|altpll:altpll_component|_clk1'
                Info: 2: + IC(1.091 ns) + CELL(0.000 ns) = 1.091 ns; Loc. = CLKCTRL_G3; Fanout = 4116; COMB Node = 'SDRAM_PLL:PLL1|altpll:altpll_component|_clk1~clkctrl'
                Info: 3: + IC(1.042 ns) + CELL(0.537 ns) = 2.670 ns; Loc. = LCFF_X29_Y19_N3; Fanout = 2; REG Node = 'system_0:u0|uart:the_uart|uart_tx:the_uart_tx|pre_txd'
                Info: Total cell delay = 0.537 ns ( 20.11 % )
                Info: Total interconnect delay = 2.133 ns ( 79.89 % )
        Info: - Micro clock to output delay of source is 0.250 ns
        Info: + Micro hold delay of destination is 0.266 ns
Info: Minimum slack time is 391 ps for clock "SDRAM_PLL:PLL1|altpll:altpll_component|_clk2" between source register "system_0:u0|VGA_0:the_VGA_0|VGA_NIOS_CTRL:the_VGA_NIOS_CTRL|VGA_Controller:u0|oVGA_V_SYNC" and destination register "system_0:u0|VGA_0:the_VGA_0|VGA_NIOS_CTRL:the_VGA_NIOS_CTRL|VGA_Controller:u0|oVGA_V_SYNC"
    Info: + Shortest register to register delay is 0.407 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X31_Y26_N1; Fanout = 3; REG Node = 'system_0:u0|VGA_0:the_VGA_0|VGA_NIOS_CTRL:the_VGA_NIOS_CTRL|VGA_Controller:u0|oVGA_V_SYNC'
        Info: 2: + IC(0.000 ns) + CELL(0.323 ns) = 0.323 ns; Loc. = LCCOMB_X31_Y26_N0; Fanout = 1; COMB Node = 'system_0:u0|VGA_0:the_VGA_0|VGA_NIOS_CTRL:the_VGA_NIOS_CTRL|VGA_Controller:u0|oVGA_V_SYNC~188'
        Info: 3: + IC(0.000 ns) + CELL(0.084 ns) = 0.407 ns; Loc. = LCFF_X31_Y26_N1; Fanout = 3; REG Node = 'system_0:u0|VGA_0:the_VGA_0|VGA_NIOS_CTRL:the_VGA_NIOS_CTRL|VGA_Controller:u0|oVGA_V_SYNC'
        Info: Total cell delay = 0.407 ns ( 100.00 % )
    Info: - Smallest register to register requirement is 0.016 ns
        Info: + Hold relationship between source and destination is 0.000 ns
            Info: + Latch edge is -2.358 ns
                Info: Clock period of Destination clock "SDRAM_PLL:PLL1|altpll:altpll_component|_clk2" is 40.000 ns with  offset of -2.358 ns and duty cycle of 50
                Info: Multicycle Setup factor for Destination register is 1
                Info: Multicycle Hold factor for Destination register is 1
            Info: - Launch edge is -2.358 ns
                Info: Clock period of Source clock "SDRAM_PLL:PLL1|altpll:altpll_component|_clk2" is 40.000 ns with  offset of -2.358 ns and duty cycle of 50
                Info: Multicycle Setup factor for Source register is 1
                Info: Multicycle Hold factor for Source register is 1
        Info: + Smallest clock skew is 0.000 ns
            Info: + Longest clock path from clock "SDRAM_PLL:PLL1|altpll:altpll_component|_clk2" to destination register is 2.643 ns
                Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PLL_1; Fanout = 1; CLK Node = 'SDRAM_PLL:PLL1|altpll:altpll_component|_clk2'
                Info: 2: + IC(1.091 ns) + CELL(0.000 ns) = 1.091 ns; Loc. = CLKCTRL_G1; Fanout = 1417; COMB Node = 'SDRAM_PLL:PLL1|altpll:altpll_component|_clk2~clkctrl'
                Info: 3: + IC(1.015 ns) + CELL(0.537 ns) = 2.643 ns; Loc. = LCFF_X31_Y26_N1; Fanout = 3; REG Node = 'system_0:u0|VGA_0:the_VGA_0|VGA_NIOS_CTRL:the_VGA_NIOS_CTRL|VGA_Controller:u0|oVGA_V_SYNC'
                Info: Total cell delay = 0.537 ns ( 20.32 % )
                Info: Total interconnect delay = 2.106 ns ( 79.68 % )
            Info: - Shortest clock path from clock "SDRAM_PLL:PLL1|altpll:altpll_component|_clk2" to source register is 2.643 ns
                Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PLL_1; Fanout = 1; CLK Node = 'SDRAM_PLL:PLL1|altpll:altpll_component|_clk2'
                Info: 2: + IC(1.091 ns) + CELL(0.000 ns) = 1.091 ns; Loc. = CLKCTRL_G1; Fanout = 1417; COMB Node = 'SDRAM_PLL:PLL1|altpll:altpll_component|_clk2~clkctrl'
                Info: 3: + IC(1.015 ns) + CELL(0.537 ns) = 2.643 ns; Loc. = LCFF_X31_Y26_N1; Fanout = 3; REG Node = 'system_0:u0|VGA_0:the_VGA_0|VGA_NIOS_CTRL:the_VGA_NIOS_CTRL|VGA_Controller:u0|oVGA_V_SYNC'
                Info: Total cell delay = 0.537 ns ( 20.32 % )
                Info: Total interconnect delay = 2.106 ns ( 79.68 % )
        Info: - Micro clock to output delay of source is 0.250 ns
        Info: + Micro hold delay of destination is 0.266 ns
Info: Minimum slack time is 391 ps for clock "Audio_PLL:PLL2|altpll:altpll_component|_clk0" between source register "system_0:u0|Audio_0:the_Audio_0|AUDIO_DAC_FIFO:the_AUDIO_DAC_FIFO|LRCK_1X" and destination register "system_0:u0|Audio_0:the_Audio_0|AUDIO_DAC_FIFO:the_AUDIO_DAC_FIFO|LRCK_1X"
    Info: + Shortest register to register delay is 0.407 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X19_Y26_N21; Fanout = 3; REG Node = 'system_0:u0|Audio_0:the_Audio_0|AUDIO_DAC_FIFO:the_AUDIO_DAC_FIFO|LRCK_1X'
        Info: 2: + IC(0.000 ns) + CELL(0.323 ns) = 0.323 ns; Loc. = LCCOMB_X19_Y26_N20; Fanout = 1; COMB Node = 'system_0:u0|Audio_0:the_Audio_0|AUDIO_DAC_FIFO:the_AUDIO_DAC_FIFO|LRCK_1X~51'
        Info: 3: + IC(0.000 ns) + CELL(0.084 ns) = 0.407 ns; Loc. = LCFF_X19_Y26_N21; Fanout = 3; REG Node = 'system_0:u0|Audio_0:the_Audio_0|AUDIO_DAC_FIFO:the_AUDIO_DAC_FIFO|LRCK_1X'
        Info: Total cell delay = 0.407 ns ( 100.00 % )
    Info: - Smallest register to register requirement is 0.016 ns
        Info: + Hold relationship between source and destination is 0.000 ns
            Info: + Latch edge is -2.384 ns
                Info: Clock period of Destination clock "Audio_PLL:PLL2|altpll:altpll_component|_clk0" is 54.320 ns with  offset of -2.384 ns and duty cycle of 50
                Info: Multicycle Setup factor for Destination register is 1
                Info: Multicycle Hold factor for Destination register is 1
            Info: - Launch edge is -2.384 ns
                Info: Clock period of Source clock "Audio_PLL:PLL2|altpll:altpll_component|_clk0" is 54.320 ns with  offset of -2.384 ns and duty cycle of 50
                Info: Multicycle Setup factor for Source register is 1
                Info: Multicycle Hold factor for Source register is 1
        Info: + Smallest clock skew is 0.000 ns
            Info: + Longest clock path from clock "Audio_PLL:PLL2|altpll:altpll_component|_clk0" to destination register is 2.604 ns
                Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PLL_3; Fanout = 1; CLK Node = 'Audio_PLL:PLL2|altpll:altpll_component|_clk0'
                Info: 2: + IC(1.075 ns) + CELL(0.000 ns) = 1.075 ns; Loc. = CLKCTRL_G11; Fanout = 119; COMB Node = 'Audio_PLL:PLL2|altpll:altpll_component|_clk0~clkctrl'
                Info: 3: + IC(0.992 ns) + CELL(0.537 ns) = 2.604 ns; Loc. = LCFF_X19_Y26_N21; Fanout = 3; REG Node = 'system_0:u0|Audio_0:the_Audio_0|AUDIO_DAC_FIFO:the_AUDIO_DAC_FIFO|LRCK_1X'
                Info: Total cell delay = 0.537 ns ( 20.62 % )
                Info: Total interconnect delay = 2.067 ns ( 79.38 % )
            Info: - Shortest clock path from clock "Audio_PLL:PLL2|altpll:altpll_component|_clk0" to source register is 2.604 ns
                Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PLL_3; Fanout = 1; CLK Node = 'Audio_PLL:PLL2|altpll:altpll_component|_clk0'
                Info: 2: + IC(1.075 ns) + CELL(0.000 ns) = 1.075 ns; Loc. = CLKCTRL_G11; Fanout = 119; COMB Node = 'Audio_PLL:PLL2|altpll:altpll_component|_clk0~clkctrl'
                Info: 3: + IC(0.992 ns) + CELL(0.537 ns) = 2.604 ns; Loc. = LCFF_X19_Y26_N21; Fanout = 3; REG Node = 'system_0:u0|Audio_0:the_Audio_0|AUDIO_DAC_FIFO:the_AUDIO_DAC_FIFO|LRCK_1X'
                Info: Total cell delay = 0.537 ns ( 20.62 % )
                Info: Total interconnect delay = 2.067 ns ( 79.38 % )
        Info: - Micro clock to output delay of source is 0.250 ns
        Info: + Micro hold delay of destination is 0.266 ns
Info: Minimum slack time is -2.919 ns for clock "CLOCK_50" between source register "I2C_CCD_Config:u8|senosr_exposure[3]" and destination register "I2C_CCD_Config:u8|mI2C_DATA[3]"
    Info: + Shortest register to register delay is 0.759 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X63_Y24_N3; Fanout = 5; REG Node = 'I2C_CCD_Config:u8|senosr_exposure[3]'
        Info: 2: + IC(0.525 ns) + CELL(0.150 ns) = 0.675 ns; Loc. = LCCOMB_X62_Y24_N0; Fanout = 1; COMB Node = 'I2C_CCD_Config:u8|Mux20~676'
        Info: 3: + IC(0.000 ns) + CELL(0.084 ns) = 0.759 ns; Loc. = LCFF_X62_Y24_N1; Fanout = 1; REG Node = 'I2C_CCD_Config:u8|mI2C_DATA[3]'
        Info: Total cell delay = 0.234 ns ( 30.83 % )
        Info: Total interconnect delay = 0.525 ns ( 69.17 % )
    Info: - Smallest register to register requirement is 3.678 ns
        Info: + Hold relationship between source and destination is 0.000 ns
            Info: + Latch edge is 0.000 ns
                Info: Clock period of Destination clock "CLOCK_50" is 20.000 ns with  offset of 0.000 ns and duty cycle of 50
                Info: Multicycle Setup factor for Destination register is 1
                Info: Multicycle Hold factor for Destination register is 1
            Info: - Launch edge is 0.000 ns
                Info: Clock period of Source clock "CLOCK_50" is 20.000 ns with  offset of 0.000 ns and duty cycle of 50
                Info: Multicycle Setup factor for Source register is 1
                Info: Multicycle Hold factor for Source register is 1
        Info: + Smallest clock skew is 3.662 ns
            Info: + Longest clock path from clock "CLOCK_50" to destination register is 6.337 ns
                Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_N2; Fanout = 6; CLK Node = 'CLOCK_50'
                Info: 2: + IC(1.952 ns) + CELL(0.787 ns) = 3.738 ns; Loc. = LCFF_X64_Y19_N1; Fanout = 3; REG Node = 'I2C_CCD_Config:u8|mI2C_CTRL_CLK'
                Info: 3: + IC(1.055 ns) + CELL(0.000 ns) = 4.793 ns; Loc. = CLKCTRL_G5; Fanout = 72; COMB Node = 'I2C_CCD_Config:u8|mI2C_CTRL_CLK~clkctrl'
                Info: 4: + IC(1.007 ns) + CELL(0.537 ns) = 6.337 ns; Loc. = LCFF_X62_Y24_N1; Fanout = 1; REG Node = 'I2C_CCD_Config:u8|mI2C_DATA[3]'
                Info: Total cell delay = 2.323 ns ( 36.66 % )
                Info: Total interconnect delay = 4.014 ns ( 63.34 % )
            Info: - Shortest clock path from clock "CLOCK_50" to source register is 2.675 ns
                Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_N2; Fanout = 6; CLK Node = 'CLOCK_50'
                Info: 2: + IC(0.118 ns) + CELL(0.000 ns) = 1.117 ns; Loc. = CLKCTRL_G0; Fanout = 136; COMB Node = 'CLOCK_50~clkctrl'
                Info: 3: + IC(1.021 ns) + CELL(0.537 ns) = 2.675 ns; Loc. = LCFF_X63_Y24_N3; Fanout = 5; REG Node = 'I2C_CCD_Config:u8|senosr_exposure[3]'
                Info: Total cell delay = 1.536 ns ( 57.42 % )
                Info: Total interconnect delay = 1.139 ns ( 42.58 % )
        Info: - Micro clock to output delay of source is 0.250 ns
        Info: + Micro hold delay of destination is 0.266 ns
Warning: Can't achieve minimum setup and hold requirement CLOCK_50 along 94 path(s). See Report window for details.
Warning: Circuit may not operate. Detected 3 non-operational path(s) clocked by clock "GPIO_1[0]" with clock skew larger than data delay. See Compilation Report for details.
Info: Found hold time violation between source  pin or register "Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe12|dffe13a[8]" and destination pin or register "Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe12|dffe14a[8]" for clock "GPIO_1[0]" (Hold time is 75 ps)
    Info: + Largest clock skew is 0.871 ns
        Info: + Longest clock path from clock "GPIO_1[0]" to destination register is 3.255 ns
            Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PIN_K25; Fanout = 1; CLK Node = 'GPIO_1[0]'
            Info: 2: + IC(0.000 ns) + CELL(0.862 ns) = 0.862 ns; Loc. = IOC_X65_Y22_N0; Fanout = 711; COMB Node = 'GPIO_1[0]~74'
            Info: 3: + IC(1.856 ns) + CELL(0.537 ns) = 3.255 ns; Loc. = LCFF_X62_Y22_N23; Fanout = 1; REG Node = 'Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe12|dffe14a[8]'
            Info: Total cell delay = 1.399 ns ( 42.98 % )
            Info: Total interconnect delay = 1.856 ns ( 57.02 % )
        Info: - Shortest clock path from clock "GPIO_1[0]" to source register is 2.384 ns
            Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PIN_K25; Fanout = 1; CLK Node = 'GPIO_1[0]'
            Info: 2: + IC(0.000 ns) + CELL(0.862 ns) = 0.862 ns; Loc. = IOC_X65_Y22_N0; Fanout = 711; COMB Node = 'GPIO_1[0]~74'
            Info: 3: + IC(0.985 ns) + CELL(0.537 ns) = 2.384 ns; Loc. = LCFF_X61_Y22_N31; Fanout = 1; REG Node = 'Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe12|dffe13a[8]'
            Info: Total cell delay = 1.399 ns ( 58.68 % )
            Info: Total interconnect delay = 0.985 ns ( 41.32 % )
    Info: - Micro clock to output delay of source is 0.250 ns
    Info: - Shortest register to register delay is 0.812 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X61_Y22_N31; Fanout = 1; REG Node = 'Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe12|dffe13a[8]'
        Info: 2: + IC(0.446 ns) + CELL(0.366 ns) = 0.812 ns; Loc. = LCFF_X62_Y22_N23; Fanout = 1; REG Node = 'Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe12|dffe14a[8]'
        Info: Total cell delay = 0.366 ns ( 45.07 % )
        Info: Total interconnect delay = 0.446 ns ( 54.93 % )
    Info: + Micro hold delay of destination is 0.266 ns
Info: tsu for register "system_0:u0|cpu_0:the_cpu_0|d_readdata_d1[17]" (data pin = "SRAM_DQ[1]", clock pin = "CLOCK_50") is 11.006 ns
    Info: + Longest pin to register delay is 11.320 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PIN_AE6; Fanout = 1; PIN Node = 'SRAM_DQ[1]'
        Info: 2: + IC(0.000 ns) + CELL(0.860 ns) = 0.860 ns; Loc. = IOC_X11_Y0_N2; Fanout = 4; COMB Node = 'SRAM_DQ[1]~14'
        Info: 3: + IC(6.300 ns) + CELL(0.420 ns) = 7.580 ns; Loc. = LCCOMB_X24_Y14_N2; Fanout = 1; COMB Node = 'system_0:u0|cpu_0_data_master_arbitrator:the_cpu_0_data_master|cpu_0_data_master_readdata[17]~10681'
        Info: 4: + IC(0.762 ns) + CELL(0.438 ns) = 8.780 ns; Loc. = LCCOMB_X25_Y16_N8; Fanout = 1; COMB Node = 'system_0:u0|cpu_0_data_master_arbitrator:the_cpu_0_data_master|cpu_0_data_master_readdata[17]~10682'
        Info: 5: + IC(0.244 ns) + CELL(0.275 ns) = 9.299 ns; Loc. = LCCOMB_X25_Y16_N10; Fanout = 1; COMB Node = 'system_0:u0|cpu_0_data_master_arbitrator:the_cpu_0_data_master|cpu_0_data_master_readdata[17]~10684'
        Info: 6: + IC(1.065 ns) + CELL(0.150 ns) = 10.514 ns; Loc. = LCCOMB_X25_Y11_N26; Fanout = 1; COMB Node = 'system_0:u0|cpu_0_data_master_arbitrator:the_cpu_0_data_master|cpu_0_data_master_readdata[17]~10685'
        Info: 7: + IC(0.447 ns) + CELL(0.275 ns) = 11.236 ns; Loc. = LCCOMB_X25_Y11_N4; Fanout = 1; COMB Node = 'system_0:u0|cpu_0_data_master_arbitrator:the_cpu_0_data_master|cpu_0_data_master_readdata[17]'
        Info: 8: + IC(0.000 ns) + CELL(0.084 ns) = 11.320 ns; Loc. = LCFF_X25_Y11_N5; Fanout = 2; REG Node = 'system_0:u0|cpu_0:the_cpu_0|d_readdata_d1[17]'
        Info: Total cell delay = 2.502 ns ( 22.10 % )
        Info: Total interconnect delay = 8.818 ns ( 77.90 % )
    Info: + Micro setup delay of destination is -0.036 ns
    Info: - Offset between input clock "CLOCK_50" and output clock "SDRAM_PLL:PLL1|altpll:altpll_component|_clk1" is -2.358 ns
    Info: - Shortest clock path from clock "SDRAM_PLL:PLL1|altpll:altpll_component|_clk1" to destination register is 2.636 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PLL_1; Fanout = 1; CLK Node = 'SDRAM_PLL:PLL1|altpll:altpll_component|_clk1'
        Info: 2: + IC(1.091 ns) + CELL(0.000 ns) = 1.091 ns; Loc. = CLKCTRL_G3; Fanout = 4116; COMB Node = 'SDRAM_PLL:PLL1|altpll:altpll_component|_clk1~clkctrl'
        Info: 3: + IC(1.008 ns) + CELL(0.537 ns) = 2.636 ns; Loc. = LCFF_X25_Y11_N5; Fanout = 2; REG Node = 'system_0:u0|cpu_0:the_cpu_0|d_readdata_d1[17]'
        Info: Total cell delay = 0.537 ns ( 20.37 % )
        Info: Total interconnect delay = 2.099 ns ( 79.63 % )
Info: tco from clock "CLOCK_50" to destination pin "I2C_SCLK" through register "I2C_AV_Config:u1|I2C_Controller:u0|SD_COUNTER[3]" is 13.286 ns
    Info: + Longest clock path from clock "CLOCK_50" to source register is 6.132 ns
        Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_N2; Fanout = 6; CLK Node = 'CLOCK_50'
        Info: 2: + IC(1.032 ns) + CELL(0.787 ns) = 2.818 ns; Loc. = LCFF_X27_Y18_N1; Fanout = 3; REG Node = 'I2C_AV_Config:u1|mI2C_CTRL_CLK'
        Info: 3: + IC(1.770 ns) + CELL(0.000 ns) = 4.588 ns; Loc. = CLKCTRL_G15; Fanout = 46; COMB Node = 'I2C_AV_Config:u1|mI2C_CTRL_CLK~clkctrl'
        Info: 4: + IC(1.007 ns) + CELL(0.537 ns) = 6.132 ns; Loc. = LCFF_X12_Y24_N21; Fanout = 22; REG Node = 'I2C_AV_Config:u1|I2C_Controller:u0|SD_COUNTER[3]'
        Info: Total cell delay = 2.323 ns ( 37.88 % )
        Info: Total interconnect delay = 3.809 ns ( 62.12 % )
    Info: + Micro clock to output delay of source is 0.250 ns
    Info: + Longest register to pin delay is 6.904 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X12_Y24_N21; Fanout = 22; REG Node = 'I2C_AV_Config:u1|I2C_Controller:u0|SD_COUNTER[3]'
        Info: 2: + IC(0.547 ns) + CELL(0.420 ns) = 0.967 ns; Loc. = LCCOMB_X12_Y24_N12; Fanout = 1; COMB Node = 'I2C_AV_Config:u1|I2C_Controller:u0|I2C_SCLK~278'
        Info: 3: + IC(0.267 ns) + CELL(0.438 ns) = 1.672 ns; Loc. = LCCOMB_X12_Y24_N6; Fanout = 1; COMB Node = 'I2C_AV_Config:u1|I2C_Controller:u0|I2C_SCLK~279'
        Info: 4: + IC(0.269 ns) + CELL(0.438 ns) = 2.379 ns; Loc. = LCCOMB_X12_Y24_N26; Fanout = 1; COMB Node = 'I2C_AV_Config:u1|I2C_Controller:u0|I2C_SCLK~280'
        Info: 5: + IC(1.717 ns) + CELL(2.808 ns) = 6.904 ns; Loc. = PIN_A6; Fanout = 0; PIN Node = 'I2C_SCLK'
        Info: Total cell delay = 4.104 ns ( 59.44 % )
        Info: Total interconnect delay = 2.800 ns ( 40.56 % )
Info: Longest tpd from source pin "altera_internal_jtag~TDO" to destination pin "altera_reserved_tdo" is 2.612 ns
    Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = JTAG_X1_Y19_N0; Fanout = 1; PIN Node = 'altera_internal_jtag~TDO'
    Info: 2: + IC(0.000 ns) + CELL(2.612 ns) = 2.612 ns; Loc. = PIN_M7; Fanout = 0; PIN Node = 'altera_reserved_tdo'
    Info: Total cell delay = 2.612 ns ( 100.00 % )
Info: th for register "sld_hub:sld_hub_inst|sld_shadow_jsm:shadow_jsm|state[7]" (data pin = "altera_internal_jtag~TMSUTAP", clock pin = "altera_internal_jtag~TCKUTAP") is 3.254 ns
    Info: + Longest clock path from clock "altera_internal_jtag~TCKUTAP" to destination register is 5.398 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = JTAG_X1_Y19_N0; Fanout = 1; CLK Node = 'altera_internal_jtag~TCKUTAP'
        Info: 2: + IC(3.848 ns) + CELL(0.000 ns) = 3.848 ns; Loc. = CLKCTRL_G14; Fanout = 149; COMB Node = 'altera_internal_jtag~TCKUTAPclkctrl'
        Info: 3: + IC(1.013 ns) + CELL(0.537 ns) = 5.398 ns; Loc. = LCFF_X18_Y20_N15; Fanout = 4; REG Node = 'sld_hub:sld_hub_inst|sld_shadow_jsm:shadow_jsm|state[7]'
        Info: Total cell delay = 0.537 ns ( 9.95 % )
        Info: Total interconnect delay = 4.861 ns ( 90.05 % )
    Info: + Micro hold delay of destination is 0.266 ns
    Info: - Shortest pin to register delay is 2.410 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = JTAG_X1_Y19_N0; Fanout = 25; PIN Node = 'altera_internal_jtag~TMSUTAP'
        Info: 2: + IC(2.055 ns) + CELL(0.271 ns) = 2.326 ns; Loc. = LCCOMB_X18_Y20_N14; Fanout = 1; COMB Node = 'sld_hub:sld_hub_inst|sld_shadow_jsm:shadow_jsm|state~15'
        Info: 3: + IC(0.000 ns) + CELL(0.084 ns) = 2.410 ns; Loc. = LCFF_X18_Y20_N15; Fanout = 4; REG Node = 'sld_hub:sld_hub_inst|sld_shadow_jsm:shadow_jsm|state[7]'
        Info: Total cell delay = 0.355 ns ( 14.73 % )
        Info: Total interconnect delay = 2.055 ns ( 85.27 % )
Critical Warning: Timing requirements for slow timing model timing analysis were not met. See Report window for details.
Warning: Found invalid timing assignments -- see Ignored Timing Assignments report for details
Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 8 warnings
    Info: Peak virtual memory: 238 megabytes
    Info: Processing ended: Wed Jun 08 00:43:25 2011
    Info: Elapsed time: 00:00:11
    Info: Total CPU time (on all processors): 00:00:10


