# //  Questa Intel Starter FPGA Edition-64
# //  Version 2022.4 linux_x86_64 Oct 18 2022
# //
# //  Copyright 1991-2022 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  QuestaSim and its associated documentation contain trade
# //  secrets and commercial or financial information that are the property of
# //  Mentor Graphics Corporation and are privileged, confidential,
# //  and exempt from disclosure under the Freedom of Information Act,
# //  5 U.S.C. Section 552. Furthermore, this information
# //  is prohibited from disclosure under the Trade Secrets Act,
# //  18 U.S.C. Section 1905.
# //
# vsim.wlf opened as dataset "vsim"
# add wave vsim:/testbench/*
#  radix -unsigned
# unsigned
# 
# stdin: <EOF>
add wave -position end  vsim:/testbench/intf/rst
add wave -position end  vsim:/testbench/intf/a
add wave -position end  vsim:/testbench/intf/b
add wave -position end  vsim:/testbench/intf/cin
add wave -position end  vsim:/testbench/intf/sum
add wave -position end  vsim:/testbench/intf/cout
