###############################################################
#  Generated by:      Cadence Innovus 15.20-p005_1
#  OS:                Linux x86_64(Host ID pgmicro01)
#  Generated on:      Mon Mar 14 07:37:23 2022
#  Design:            cpu_z80
#  Command:           opt_design -pre_cts
###############################################################
Path 1: MET (1.283 ns) Clock Gating Setup Check with Pin RC_CG_HIER_INST4/g12/A->B 
             View:default_emulate_view
            Group:reg2cgate
       Startpoint:(F) RC_CG_HIER_INST4/enl_reg/GN
            Clock:(F) CLK
         Endpoint:(F) RC_CG_HIER_INST4/g12/B
            Clock:(R) CLK
 
                           Capture             Launch
       Clock Edge:+          8.500              4.250
      Src Latency:+          0.000              0.000
      Net Latency:+          0.000 (I)          0.000 (I)
          Arrival:=          8.500              4.250
 
Clock Gating Setup:-         0.000
    Required Time:=          8.500
     Launch Clock:-          4.250
        Data Path:-          2.967
            Slack:=          1.283
     Timing Path:

#-------------------------------------------------------------------------------------------------
# Timing Point                Flags  Arc   Edge  Cell       Fanout  Trans   Delay    Time  Arrival  
#                                                                    (ns)    (ns)   Given     (ns)  
#                                                                                      To           
#                                                                                   Start           
#                                                                                   Point           
#-------------------------------------------------------------------------------------------------
  CLK                         -      CLK   F     (arrival)      75  0.200   0.000       -    4.250  
  CLK                         -      -     -     (net)          75      -       -       -        -  
  RC_CG_HIER_INST4/enl_reg/Q  -      D->Q  F     DLLQX1          1  0.200   0.218   2.749    7.217  
  RC_CG_HIER_INST4/enl        -      -     -     (net)           1      -       -       -        -  
  RC_CG_HIER_INST4/g12/B      -      B     F     AND2X1          1  0.079   0.000       -    7.217  
#-------------------------------------------------------------------------------------------------
     Other End Path:

#-------------------------------------------------------------------------------------------
# Timing Point            Flags  Arc  Edge  Cell       Fanout  Trans   Delay   Time  Arrival  
#                                                               (ns)    (ns)  Given     (ns)  
#                                                                                To           
#                                                                             Start           
#                                                                             Point           
#-------------------------------------------------------------------------------------------
  CLK                     -      CLK  R     (arrival)      75  0.200       -      -    8.500  
  RC_CG_HIER_INST4/g12/A  -      -    R     AND2X1         75  0.200   0.000      -    8.500  
  CLK                     -      -    -     (net)          75      -       -      -        -  
#-------------------------------------------------------------------------------------------
Path 2: MET (1.405 ns) Clock Gating Setup Check with Pin RC_CG_HIER_INST3/g12/A->B 
             View:default_emulate_view
            Group:reg2cgate
       Startpoint:(F) RC_CG_HIER_INST3/enl_reg/GN
            Clock:(F) CLK
         Endpoint:(F) RC_CG_HIER_INST3/g12/B
            Clock:(R) CLK
 
                           Capture             Launch
       Clock Edge:+          8.500              4.250
      Src Latency:+          0.000              0.000
      Net Latency:+          0.000 (I)          0.000 (I)
          Arrival:=          8.500              4.250
 
Clock Gating Setup:-         0.000
    Required Time:=          8.500
     Launch Clock:-          4.250
        Data Path:-          2.845
            Slack:=          1.405
     Timing Path:

#-------------------------------------------------------------------------------------------------
# Timing Point                Flags  Arc   Edge  Cell       Fanout  Trans   Delay    Time  Arrival  
#                                                                    (ns)    (ns)   Given     (ns)  
#                                                                                      To           
#                                                                                   Start           
#                                                                                   Point           
#-------------------------------------------------------------------------------------------------
  CLK                         -      CLK   F     (arrival)      75  0.200   0.000       -    4.250  
  CLK                         -      -     -     (net)          75      -       -       -        -  
  RC_CG_HIER_INST3/enl_reg/Q  -      D->Q  F     DLLQX1          1  0.200   0.241   2.604    7.095  
  RC_CG_HIER_INST3/enl        -      -     -     (net)           1      -       -       -        -  
  RC_CG_HIER_INST3/g12/B      -      B     F     AND2X1          1  0.104   0.000       -    7.095  
#-------------------------------------------------------------------------------------------------
     Other End Path:

#-------------------------------------------------------------------------------------------
# Timing Point            Flags  Arc  Edge  Cell       Fanout  Trans   Delay   Time  Arrival  
#                                                               (ns)    (ns)  Given     (ns)  
#                                                                                To           
#                                                                             Start           
#                                                                             Point           
#-------------------------------------------------------------------------------------------
  CLK                     -      CLK  R     (arrival)      75  0.200       -      -    8.500  
  RC_CG_HIER_INST3/g12/A  -      -    R     AND2X1         75  0.200   0.000      -    8.500  
  CLK                     -      -    -     (net)          75      -       -      -        -  
#-------------------------------------------------------------------------------------------
Path 3: MET (3.819 ns) Clock Gating Setup Check with Pin RC_CG_HIER_INST2/g12/A->B 
             View:default_emulate_view
            Group:reg2cgate
       Startpoint:(F) RC_CG_HIER_INST2/enl_reg/GN
            Clock:(F) CLK
         Endpoint:(F) RC_CG_HIER_INST2/g12/B
            Clock:(R) CLK
 
                           Capture             Launch
       Clock Edge:+          8.500              4.250
      Src Latency:+          0.000              0.000
      Net Latency:+          0.000 (I)          0.000 (I)
          Arrival:=          8.500              4.250
 
Clock Gating Setup:-         0.000
    Required Time:=          8.500
     Launch Clock:-          4.250
        Data Path:-          0.431
            Slack:=          3.819
     Timing Path:

#-------------------------------------------------------------------------------------------------
# Timing Point                Flags  Arc   Edge  Cell       Fanout  Trans   Delay    Time  Arrival  
#                                                                    (ns)    (ns)   Given     (ns)  
#                                                                                      To           
#                                                                                   Start           
#                                                                                   Point           
#-------------------------------------------------------------------------------------------------
  CLK                         -      CLK   F     (arrival)      75  0.200   0.000       -    4.250  
  CLK                         -      -     -     (net)          75      -       -       -        -  
  RC_CG_HIER_INST2/enl_reg/Q  -      D->Q  F     DLLQX1          1  0.200   0.228   0.203    4.681  
  RC_CG_HIER_INST2/enl        -      -     -     (net)           1      -       -       -        -  
  RC_CG_HIER_INST2/g12/B      -      B     F     AND2X1          1  0.084   0.000       -    4.681  
#-------------------------------------------------------------------------------------------------
     Other End Path:

#-------------------------------------------------------------------------------------------
# Timing Point            Flags  Arc  Edge  Cell       Fanout  Trans   Delay   Time  Arrival  
#                                                               (ns)    (ns)  Given     (ns)  
#                                                                                To           
#                                                                             Start           
#                                                                             Point           
#-------------------------------------------------------------------------------------------
  CLK                     -      CLK  R     (arrival)      75  0.200       -      -    8.500  
  RC_CG_HIER_INST2/g12/A  -      -    R     AND2X1         75  0.200   0.000      -    8.500  
  CLK                     -      -    -     (net)          75      -       -      -        -  
#-------------------------------------------------------------------------------------------
Path 4: MET (3.845 ns) Clock Gating Setup Check with Pin CPU_REGS_regs_hi_RC_CG_HIER_INST13/g13/A->B 
             View:default_emulate_view
            Group:reg2cgate
       Startpoint:(F) CPU_REGS_regs_hi_RC_CG_HIER_INST13/enl_reg/GN
            Clock:(F) CLK
         Endpoint:(F) CPU_REGS_regs_hi_RC_CG_HIER_INST13/g13/B
            Clock:(R) CLK
 
                           Capture             Launch
       Clock Edge:+          8.500              4.250
      Src Latency:+          0.000              0.000
      Net Latency:+          0.000 (I)          0.000 (I)
          Arrival:=          8.500              4.250
 
Clock Gating Setup:-         0.000
    Required Time:=          8.500
     Launch Clock:-          4.250
        Data Path:-          0.405
            Slack:=          3.845
     Timing Path:

#------------------------------------------------------------------------------------------------------------
# Timing Point                                  Flags  Arc    Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                                       (ns)    (ns)     (ns)  
#------------------------------------------------------------------------------------------------------------
  CLK                                           -      CLK    F     (arrival)      75  0.200   0.000    4.250  
  CLK                                           -      -      -     (net)          75      -       -        -  
  CPU_REGS_regs_hi_RC_CG_HIER_INST13/enl_reg/Q  -      GN->Q  F     DLLQX1          1  0.200   0.405    4.655  
  CPU_REGS_regs_hi_RC_CG_HIER_INST13/enl        -      -      -     (net)           1      -       -        -  
  CPU_REGS_regs_hi_RC_CG_HIER_INST13/g13/B      -      B      F     AND2X1          1  0.176   0.001    4.655  
#------------------------------------------------------------------------------------------------------------
     Other End Path:

#------------------------------------------------------------------------------------------------------
# Timing Point                              Flags  Arc  Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                                 (ns)    (ns)     (ns)  
#------------------------------------------------------------------------------------------------------
  CLK                                       -      CLK  R     (arrival)      75  0.200       -    8.500  
  CPU_REGS_regs_hi_RC_CG_HIER_INST13/g13/A  -      -    R     AND2X1         75  0.200   0.000    8.500  
  CLK                                       -      -    -     (net)          75      -       -        -  
#------------------------------------------------------------------------------------------------------
Path 5: MET (3.850 ns) Clock Gating Setup Check with Pin CPU_REGS_regs_hi_RC_CG_HIER_INST23/g13/A->B 
             View:default_emulate_view
            Group:reg2cgate
       Startpoint:(F) CPU_REGS_regs_hi_RC_CG_HIER_INST23/enl_reg/GN
            Clock:(F) CLK
         Endpoint:(F) CPU_REGS_regs_hi_RC_CG_HIER_INST23/g13/B
            Clock:(R) CLK
 
                           Capture             Launch
       Clock Edge:+          8.500              4.250
      Src Latency:+          0.000              0.000
      Net Latency:+          0.000 (I)          0.000 (I)
          Arrival:=          8.500              4.250
 
Clock Gating Setup:-         0.000
    Required Time:=          8.500
     Launch Clock:-          4.250
        Data Path:-          0.400
            Slack:=          3.850
     Timing Path:

#------------------------------------------------------------------------------------------------------------
# Timing Point                                  Flags  Arc    Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                                       (ns)    (ns)     (ns)  
#------------------------------------------------------------------------------------------------------------
  CLK                                           -      CLK    F     (arrival)      75  0.200   0.000    4.250  
  CLK                                           -      -      -     (net)          75      -       -        -  
  CPU_REGS_regs_hi_RC_CG_HIER_INST23/enl_reg/Q  -      GN->Q  F     DLLQX1          1  0.200   0.400    4.650  
  CPU_REGS_regs_hi_RC_CG_HIER_INST23/enl        -      -      -     (net)           1      -       -        -  
  CPU_REGS_regs_hi_RC_CG_HIER_INST23/g13/B      -      B      F     AND2X1          1  0.169   0.001    4.650  
#------------------------------------------------------------------------------------------------------------
     Other End Path:

#------------------------------------------------------------------------------------------------------
# Timing Point                              Flags  Arc  Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                                 (ns)    (ns)     (ns)  
#------------------------------------------------------------------------------------------------------
  CLK                                       -      CLK  R     (arrival)      75  0.200       -    8.500  
  CPU_REGS_regs_hi_RC_CG_HIER_INST23/g13/A  -      -    R     AND2X1         75  0.200   0.000    8.500  
  CLK                                       -      -    -     (net)          75      -       -        -  
#------------------------------------------------------------------------------------------------------
Path 6: MET (3.856 ns) Clock Gating Setup Check with Pin CPU_REGS_regs_hi_RC_CG_HIER_INST12/g13/A->B 
             View:default_emulate_view
            Group:reg2cgate
       Startpoint:(F) CPU_REGS_regs_hi_RC_CG_HIER_INST12/enl_reg/GN
            Clock:(F) CLK
         Endpoint:(F) CPU_REGS_regs_hi_RC_CG_HIER_INST12/g13/B
            Clock:(R) CLK
 
                           Capture             Launch
       Clock Edge:+          8.500              4.250
      Src Latency:+          0.000              0.000
      Net Latency:+          0.000 (I)          0.000 (I)
          Arrival:=          8.500              4.250
 
Clock Gating Setup:-         0.000
    Required Time:=          8.500
     Launch Clock:-          4.250
        Data Path:-          0.394
            Slack:=          3.856
     Timing Path:

#------------------------------------------------------------------------------------------------------------
# Timing Point                                  Flags  Arc    Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                                       (ns)    (ns)     (ns)  
#------------------------------------------------------------------------------------------------------------
  CLK                                           -      CLK    F     (arrival)      75  0.200   0.000    4.250  
  CLK                                           -      -      -     (net)          75      -       -        -  
  CPU_REGS_regs_hi_RC_CG_HIER_INST12/enl_reg/Q  -      GN->Q  F     DLLQX1          1  0.200   0.394    4.644  
  CPU_REGS_regs_hi_RC_CG_HIER_INST12/enl        -      -      -     (net)           1      -       -        -  
  CPU_REGS_regs_hi_RC_CG_HIER_INST12/g13/B      -      B      F     AND2X1          1  0.164   0.001    4.644  
#------------------------------------------------------------------------------------------------------------
     Other End Path:

#------------------------------------------------------------------------------------------------------
# Timing Point                              Flags  Arc  Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                                 (ns)    (ns)     (ns)  
#------------------------------------------------------------------------------------------------------
  CLK                                       -      CLK  R     (arrival)      75  0.200       -    8.500  
  CPU_REGS_regs_hi_RC_CG_HIER_INST12/g13/A  -      -    R     AND2X1         75  0.200   0.000    8.500  
  CLK                                       -      -    -     (net)          75      -       -        -  
#------------------------------------------------------------------------------------------------------
Path 7: MET (3.859 ns) Clock Gating Setup Check with Pin CPU_REGS_regs_hi_RC_CG_HIER_INST18/g13/A->B 
             View:default_emulate_view
            Group:reg2cgate
       Startpoint:(F) CPU_REGS_regs_hi_RC_CG_HIER_INST18/enl_reg/GN
            Clock:(F) CLK
         Endpoint:(F) CPU_REGS_regs_hi_RC_CG_HIER_INST18/g13/B
            Clock:(R) CLK
 
                           Capture             Launch
       Clock Edge:+          8.500              4.250
      Src Latency:+          0.000              0.000
      Net Latency:+          0.000 (I)          0.000 (I)
          Arrival:=          8.500              4.250
 
Clock Gating Setup:-         0.000
    Required Time:=          8.500
     Launch Clock:-          4.250
        Data Path:-          0.391
            Slack:=          3.859
     Timing Path:

#------------------------------------------------------------------------------------------------------------
# Timing Point                                  Flags  Arc    Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                                       (ns)    (ns)     (ns)  
#------------------------------------------------------------------------------------------------------------
  CLK                                           -      CLK    F     (arrival)      75  0.200   0.000    4.250  
  CLK                                           -      -      -     (net)          75      -       -        -  
  CPU_REGS_regs_hi_RC_CG_HIER_INST18/enl_reg/Q  -      GN->Q  F     DLLQX1          1  0.200   0.391    4.641  
  CPU_REGS_regs_hi_RC_CG_HIER_INST18/enl        -      -      -     (net)           1      -       -        -  
  CPU_REGS_regs_hi_RC_CG_HIER_INST18/g13/B      -      B      F     AND2X1          1  0.160   0.001    4.641  
#------------------------------------------------------------------------------------------------------------
     Other End Path:

#------------------------------------------------------------------------------------------------------
# Timing Point                              Flags  Arc  Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                                 (ns)    (ns)     (ns)  
#------------------------------------------------------------------------------------------------------
  CLK                                       -      CLK  R     (arrival)      75  0.200       -    8.500  
  CPU_REGS_regs_hi_RC_CG_HIER_INST18/g13/A  -      -    R     AND2X1         75  0.200   0.000    8.500  
  CLK                                       -      -    -     (net)          75      -       -        -  
#------------------------------------------------------------------------------------------------------
Path 8: MET (3.867 ns) Clock Gating Setup Check with Pin CPU_REGS_RC_CG_HIER_INST6/g13/A->B 
             View:default_emulate_view
            Group:reg2cgate
       Startpoint:(F) CPU_REGS_RC_CG_HIER_INST6/enl_reg/GN
            Clock:(F) CLK
         Endpoint:(F) CPU_REGS_RC_CG_HIER_INST6/g13/B
            Clock:(R) CLK
 
                           Capture             Launch
       Clock Edge:+          8.500              4.250
      Src Latency:+          0.000              0.000
      Net Latency:+          0.000 (I)          0.000 (I)
          Arrival:=          8.500              4.250
 
Clock Gating Setup:-         0.000
    Required Time:=          8.500
     Launch Clock:-          4.250
        Data Path:-          0.383
            Slack:=          3.867
     Timing Path:

#---------------------------------------------------------------------------------------------------
# Timing Point                         Flags  Arc    Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                              (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------------------
  CLK                                  -      CLK    F     (arrival)      75  0.200   0.000    4.250  
  CLK                                  -      -      -     (net)          75      -       -        -  
  CPU_REGS_RC_CG_HIER_INST6/enl_reg/Q  -      GN->Q  F     DLLQX1          1  0.200   0.383    4.633  
  CPU_REGS_RC_CG_HIER_INST6/enl        -      -      -     (net)           1      -       -        -  
  CPU_REGS_RC_CG_HIER_INST6/g13/B      -      B      F     AND2X1          1  0.151   0.001    4.633  
#---------------------------------------------------------------------------------------------------
     Other End Path:

#---------------------------------------------------------------------------------------------
# Timing Point                     Flags  Arc  Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                        (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------------
  CLK                              -      CLK  R     (arrival)      75  0.200       -    8.500  
  CPU_REGS_RC_CG_HIER_INST6/g13/A  -      -    R     AND2X1         75  0.200   0.000    8.500  
  CLK                              -      -    -     (net)          75      -       -        -  
#---------------------------------------------------------------------------------------------
Path 9: MET (3.867 ns) Clock Gating Setup Check with Pin CPU_REGS_RC_CG_HIER_INST5/g13/A->B 
             View:default_emulate_view
            Group:reg2cgate
       Startpoint:(F) CPU_REGS_RC_CG_HIER_INST5/enl_reg/GN
            Clock:(F) CLK
         Endpoint:(F) CPU_REGS_RC_CG_HIER_INST5/g13/B
            Clock:(R) CLK
 
                           Capture             Launch
       Clock Edge:+          8.500              4.250
      Src Latency:+          0.000              0.000
      Net Latency:+          0.000 (I)          0.000 (I)
          Arrival:=          8.500              4.250
 
Clock Gating Setup:-         0.000
    Required Time:=          8.500
     Launch Clock:-          4.250
        Data Path:-          0.383
            Slack:=          3.867
     Timing Path:

#---------------------------------------------------------------------------------------------------
# Timing Point                         Flags  Arc    Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                              (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------------------
  CLK                                  -      CLK    F     (arrival)      75  0.200   0.000    4.250  
  CLK                                  -      -      -     (net)          75      -       -        -  
  CPU_REGS_RC_CG_HIER_INST5/enl_reg/Q  -      GN->Q  F     DLLQX1          1  0.200   0.383    4.633  
  CPU_REGS_RC_CG_HIER_INST5/enl        -      -      -     (net)           1      -       -        -  
  CPU_REGS_RC_CG_HIER_INST5/g13/B      -      B      F     AND2X1          1  0.150   0.001    4.633  
#---------------------------------------------------------------------------------------------------
     Other End Path:

#---------------------------------------------------------------------------------------------
# Timing Point                     Flags  Arc  Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                        (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------------
  CLK                              -      CLK  R     (arrival)      75  0.200       -    8.500  
  CPU_REGS_RC_CG_HIER_INST5/g13/A  -      -    R     AND2X1         75  0.200   0.000    8.500  
  CLK                              -      -    -     (net)          75      -       -        -  
#---------------------------------------------------------------------------------------------
Path 10: MET (3.869 ns) Clock Gating Setup Check with Pin CPU_REGS_regs_hi_RC_CG_HIER_INST20/g13/A->B 
             View:default_emulate_view
            Group:reg2cgate
       Startpoint:(F) CPU_REGS_regs_hi_RC_CG_HIER_INST20/enl_reg/GN
            Clock:(F) CLK
         Endpoint:(F) CPU_REGS_regs_hi_RC_CG_HIER_INST20/g13/B
            Clock:(R) CLK
 
                           Capture             Launch
       Clock Edge:+          8.500              4.250
      Src Latency:+          0.000              0.000
      Net Latency:+          0.000 (I)          0.000 (I)
          Arrival:=          8.500              4.250
 
Clock Gating Setup:-         0.000
    Required Time:=          8.500
     Launch Clock:-          4.250
        Data Path:-          0.381
            Slack:=          3.869
     Timing Path:

#------------------------------------------------------------------------------------------------------------
# Timing Point                                  Flags  Arc    Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                                       (ns)    (ns)     (ns)  
#------------------------------------------------------------------------------------------------------------
  CLK                                           -      CLK    F     (arrival)      75  0.200   0.000    4.250  
  CLK                                           -      -      -     (net)          75      -       -        -  
  CPU_REGS_regs_hi_RC_CG_HIER_INST20/enl_reg/Q  -      GN->Q  F     DLLQX1          1  0.200   0.381    4.631  
  CPU_REGS_regs_hi_RC_CG_HIER_INST20/enl        -      -      -     (net)           1      -       -        -  
  CPU_REGS_regs_hi_RC_CG_HIER_INST20/g13/B      -      B      F     AND2X1          1  0.148   0.001    4.631  
#------------------------------------------------------------------------------------------------------------
     Other End Path:

#------------------------------------------------------------------------------------------------------
# Timing Point                              Flags  Arc  Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                                 (ns)    (ns)     (ns)  
#------------------------------------------------------------------------------------------------------
  CLK                                       -      CLK  R     (arrival)      75  0.200       -    8.500  
  CPU_REGS_regs_hi_RC_CG_HIER_INST20/g13/A  -      -    R     AND2X1         75  0.200   0.000    8.500  
  CLK                                       -      -    -     (net)          75      -       -        -  
#------------------------------------------------------------------------------------------------------
Path 11: MET (3.875 ns) Clock Gating Setup Check with Pin CPU_REGS_regs_hi_RC_CG_HIER_INST24/g13/A->B 
             View:default_emulate_view
            Group:reg2cgate
       Startpoint:(F) CPU_REGS_regs_hi_RC_CG_HIER_INST24/enl_reg/GN
            Clock:(F) CLK
         Endpoint:(F) CPU_REGS_regs_hi_RC_CG_HIER_INST24/g13/B
            Clock:(R) CLK
 
                           Capture             Launch
       Clock Edge:+          8.500              4.250
      Src Latency:+          0.000              0.000
      Net Latency:+          0.000 (I)          0.000 (I)
          Arrival:=          8.500              4.250
 
Clock Gating Setup:-         0.000
    Required Time:=          8.500
     Launch Clock:-          4.250
        Data Path:-          0.375
            Slack:=          3.875
     Timing Path:

#------------------------------------------------------------------------------------------------------------
# Timing Point                                  Flags  Arc    Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                                       (ns)    (ns)     (ns)  
#------------------------------------------------------------------------------------------------------------
  CLK                                           -      CLK    F     (arrival)      75  0.200   0.000    4.250  
  CLK                                           -      -      -     (net)          75      -       -        -  
  CPU_REGS_regs_hi_RC_CG_HIER_INST24/enl_reg/Q  -      GN->Q  F     DLLQX1          1  0.200   0.375    4.625  
  CPU_REGS_regs_hi_RC_CG_HIER_INST24/enl        -      -      -     (net)           1      -       -        -  
  CPU_REGS_regs_hi_RC_CG_HIER_INST24/g13/B      -      B      F     AND2X1          1  0.142   0.001    4.625  
#------------------------------------------------------------------------------------------------------------
     Other End Path:

#------------------------------------------------------------------------------------------------------
# Timing Point                              Flags  Arc  Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                                 (ns)    (ns)     (ns)  
#------------------------------------------------------------------------------------------------------
  CLK                                       -      CLK  R     (arrival)      75  0.200       -    8.500  
  CPU_REGS_regs_hi_RC_CG_HIER_INST24/g13/A  -      -    R     AND2X1         75  0.200   0.000    8.500  
  CLK                                       -      -    -     (net)          75      -       -        -  
#------------------------------------------------------------------------------------------------------
Path 12: MET (3.880 ns) Clock Gating Setup Check with Pin CPU_REGS_regs_hi_RC_CG_HIER_INST17/g13/A->B 
             View:default_emulate_view
            Group:reg2cgate
       Startpoint:(F) CPU_REGS_regs_hi_RC_CG_HIER_INST17/enl_reg/GN
            Clock:(F) CLK
         Endpoint:(F) CPU_REGS_regs_hi_RC_CG_HIER_INST17/g13/B
            Clock:(R) CLK
 
                           Capture             Launch
       Clock Edge:+          8.500              4.250
      Src Latency:+          0.000              0.000
      Net Latency:+          0.000 (I)          0.000 (I)
          Arrival:=          8.500              4.250
 
Clock Gating Setup:-         0.000
    Required Time:=          8.500
     Launch Clock:-          4.250
        Data Path:-          0.370
            Slack:=          3.880
     Timing Path:

#------------------------------------------------------------------------------------------------------------
# Timing Point                                  Flags  Arc    Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                                       (ns)    (ns)     (ns)  
#------------------------------------------------------------------------------------------------------------
  CLK                                           -      CLK    F     (arrival)      75  0.200   0.000    4.250  
  CLK                                           -      -      -     (net)          75      -       -        -  
  CPU_REGS_regs_hi_RC_CG_HIER_INST17/enl_reg/Q  -      GN->Q  F     DLLQX1          1  0.200   0.370    4.620  
  CPU_REGS_regs_hi_RC_CG_HIER_INST17/enl        -      -      -     (net)           1      -       -        -  
  CPU_REGS_regs_hi_RC_CG_HIER_INST17/g13/B      -      B      F     AND2X1          1  0.137   0.001    4.620  
#------------------------------------------------------------------------------------------------------------
     Other End Path:

#------------------------------------------------------------------------------------------------------
# Timing Point                              Flags  Arc  Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                                 (ns)    (ns)     (ns)  
#------------------------------------------------------------------------------------------------------
  CLK                                       -      CLK  R     (arrival)      75  0.200       -    8.500  
  CPU_REGS_regs_hi_RC_CG_HIER_INST17/g13/A  -      -    R     AND2X1         75  0.200   0.000    8.500  
  CLK                                       -      -    -     (net)          75      -       -        -  
#------------------------------------------------------------------------------------------------------
Path 13: MET (3.880 ns) Clock Gating Setup Check with Pin CPU_REGS_regs_hi_RC_CG_HIER_INST14/g13/A->B 
             View:default_emulate_view
            Group:reg2cgate
       Startpoint:(F) CPU_REGS_regs_hi_RC_CG_HIER_INST14/enl_reg/GN
            Clock:(F) CLK
         Endpoint:(F) CPU_REGS_regs_hi_RC_CG_HIER_INST14/g13/B
            Clock:(R) CLK
 
                           Capture             Launch
       Clock Edge:+          8.500              4.250
      Src Latency:+          0.000              0.000
      Net Latency:+          0.000 (I)          0.000 (I)
          Arrival:=          8.500              4.250
 
Clock Gating Setup:-         0.000
    Required Time:=          8.500
     Launch Clock:-          4.250
        Data Path:-          0.370
            Slack:=          3.880
     Timing Path:

#------------------------------------------------------------------------------------------------------------
# Timing Point                                  Flags  Arc    Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                                       (ns)    (ns)     (ns)  
#------------------------------------------------------------------------------------------------------------
  CLK                                           -      CLK    F     (arrival)      75  0.200   0.000    4.250  
  CLK                                           -      -      -     (net)          75      -       -        -  
  CPU_REGS_regs_hi_RC_CG_HIER_INST14/enl_reg/Q  -      GN->Q  F     DLLQX1          1  0.200   0.370    4.620  
  CPU_REGS_regs_hi_RC_CG_HIER_INST14/enl        -      -      -     (net)           1      -       -        -  
  CPU_REGS_regs_hi_RC_CG_HIER_INST14/g13/B      -      B      F     AND2X1          1  0.137   0.001    4.620  
#------------------------------------------------------------------------------------------------------------
     Other End Path:

#------------------------------------------------------------------------------------------------------
# Timing Point                              Flags  Arc  Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                                 (ns)    (ns)     (ns)  
#------------------------------------------------------------------------------------------------------
  CLK                                       -      CLK  R     (arrival)      75  0.200       -    8.500  
  CPU_REGS_regs_hi_RC_CG_HIER_INST14/g13/A  -      -    R     AND2X1         75  0.200   0.000    8.500  
  CLK                                       -      -    -     (net)          75      -       -        -  
#------------------------------------------------------------------------------------------------------
Path 14: MET (3.885 ns) Clock Gating Setup Check with Pin CPU_REGS_regs_lo_RC_CG_HIER_INST29/g13/A->B 
             View:default_emulate_view
            Group:reg2cgate
       Startpoint:(F) CPU_REGS_regs_lo_RC_CG_HIER_INST29/enl_reg/GN
            Clock:(F) CLK
         Endpoint:(F) CPU_REGS_regs_lo_RC_CG_HIER_INST29/g13/B
            Clock:(R) CLK
 
                           Capture             Launch
       Clock Edge:+          8.500              4.250
      Src Latency:+          0.000              0.000
      Net Latency:+          0.000 (I)          0.000 (I)
          Arrival:=          8.500              4.250
 
Clock Gating Setup:-         0.000
    Required Time:=          8.500
     Launch Clock:-          4.250
        Data Path:-          0.365
            Slack:=          3.885
     Timing Path:

#------------------------------------------------------------------------------------------------------------
# Timing Point                                  Flags  Arc    Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                                       (ns)    (ns)     (ns)  
#------------------------------------------------------------------------------------------------------------
  CLK                                           -      CLK    F     (arrival)      75  0.200   0.000    4.250  
  CLK                                           -      -      -     (net)          75      -       -        -  
  CPU_REGS_regs_lo_RC_CG_HIER_INST29/enl_reg/Q  -      GN->Q  F     DLLQX1          1  0.200   0.366    4.615  
  CPU_REGS_regs_lo_RC_CG_HIER_INST29/enl        -      -      -     (net)           1      -       -        -  
  CPU_REGS_regs_lo_RC_CG_HIER_INST29/g13/B      -      B      F     AND2X1          1  0.132   0.001    4.615  
#------------------------------------------------------------------------------------------------------------
     Other End Path:

#------------------------------------------------------------------------------------------------------
# Timing Point                              Flags  Arc  Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                                 (ns)    (ns)     (ns)  
#------------------------------------------------------------------------------------------------------
  CLK                                       -      CLK  R     (arrival)      75  0.200       -    8.500  
  CPU_REGS_regs_lo_RC_CG_HIER_INST29/g13/A  -      -    R     AND2X1         75  0.200   0.000    8.500  
  CLK                                       -      -    -     (net)          75      -       -        -  
#------------------------------------------------------------------------------------------------------
Path 15: MET (3.885 ns) Clock Gating Setup Check with Pin CPU_REGS_RC_CG_HIER_INST9/g13/A->B 
             View:default_emulate_view
            Group:reg2cgate
       Startpoint:(F) CPU_REGS_RC_CG_HIER_INST9/enl_reg/GN
            Clock:(F) CLK
         Endpoint:(F) CPU_REGS_RC_CG_HIER_INST9/g13/B
            Clock:(R) CLK
 
                           Capture             Launch
       Clock Edge:+          8.500              4.250
      Src Latency:+          0.000              0.000
      Net Latency:+          0.000 (I)          0.000 (I)
          Arrival:=          8.500              4.250
 
Clock Gating Setup:-         0.000
    Required Time:=          8.500
     Launch Clock:-          4.250
        Data Path:-          0.365
            Slack:=          3.885
     Timing Path:

#---------------------------------------------------------------------------------------------------
# Timing Point                         Flags  Arc    Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                              (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------------------
  CLK                                  -      CLK    F     (arrival)      75  0.200   0.000    4.250  
  CLK                                  -      -      -     (net)          75      -       -        -  
  CPU_REGS_RC_CG_HIER_INST9/enl_reg/Q  -      GN->Q  F     DLLQX1          1  0.200   0.365    4.615  
  CPU_REGS_RC_CG_HIER_INST9/enl        -      -      -     (net)           1      -       -        -  
  CPU_REGS_RC_CG_HIER_INST9/g13/B      -      B      F     AND2X1          1  0.132   0.001    4.615  
#---------------------------------------------------------------------------------------------------
     Other End Path:

#---------------------------------------------------------------------------------------------
# Timing Point                     Flags  Arc  Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                        (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------------
  CLK                              -      CLK  R     (arrival)      75  0.200       -    8.500  
  CPU_REGS_RC_CG_HIER_INST9/g13/A  -      -    R     AND2X1         75  0.200   0.000    8.500  
  CLK                              -      -    -     (net)          75      -       -        -  
#---------------------------------------------------------------------------------------------
Path 16: MET (3.885 ns) Clock Gating Setup Check with Pin CPU_REGS_regs_lo_RC_CG_HIER_INST27/g13/A->B 
             View:default_emulate_view
            Group:reg2cgate
       Startpoint:(F) CPU_REGS_regs_lo_RC_CG_HIER_INST27/enl_reg/GN
            Clock:(F) CLK
         Endpoint:(F) CPU_REGS_regs_lo_RC_CG_HIER_INST27/g13/B
            Clock:(R) CLK
 
                           Capture             Launch
       Clock Edge:+          8.500              4.250
      Src Latency:+          0.000              0.000
      Net Latency:+          0.000 (I)          0.000 (I)
          Arrival:=          8.500              4.250
 
Clock Gating Setup:-         0.000
    Required Time:=          8.500
     Launch Clock:-          4.250
        Data Path:-          0.365
            Slack:=          3.885
     Timing Path:

#------------------------------------------------------------------------------------------------------------
# Timing Point                                  Flags  Arc    Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                                       (ns)    (ns)     (ns)  
#------------------------------------------------------------------------------------------------------------
  CLK                                           -      CLK    F     (arrival)      75  0.200   0.000    4.250  
  CLK                                           -      -      -     (net)          75      -       -        -  
  CPU_REGS_regs_lo_RC_CG_HIER_INST27/enl_reg/Q  -      GN->Q  F     DLLQX1          1  0.200   0.365    4.615  
  CPU_REGS_regs_lo_RC_CG_HIER_INST27/enl        -      -      -     (net)           1      -       -        -  
  CPU_REGS_regs_lo_RC_CG_HIER_INST27/g13/B      -      B      F     AND2X1          1  0.132   0.001    4.615  
#------------------------------------------------------------------------------------------------------------
     Other End Path:

#------------------------------------------------------------------------------------------------------
# Timing Point                              Flags  Arc  Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                                 (ns)    (ns)     (ns)  
#------------------------------------------------------------------------------------------------------
  CLK                                       -      CLK  R     (arrival)      75  0.200       -    8.500  
  CPU_REGS_regs_lo_RC_CG_HIER_INST27/g13/A  -      -    R     AND2X1         75  0.200   0.000    8.500  
  CLK                                       -      -    -     (net)          75      -       -        -  
#------------------------------------------------------------------------------------------------------
Path 17: MET (3.887 ns) Clock Gating Setup Check with Pin CPU_REGS_regs_hi_RC_CG_HIER_INST26/g13/A->B 
             View:default_emulate_view
            Group:reg2cgate
       Startpoint:(F) CPU_REGS_regs_hi_RC_CG_HIER_INST26/enl_reg/GN
            Clock:(F) CLK
         Endpoint:(F) CPU_REGS_regs_hi_RC_CG_HIER_INST26/g13/B
            Clock:(R) CLK
 
                           Capture             Launch
       Clock Edge:+          8.500              4.250
      Src Latency:+          0.000              0.000
      Net Latency:+          0.000 (I)          0.000 (I)
          Arrival:=          8.500              4.250
 
Clock Gating Setup:-         0.000
    Required Time:=          8.500
     Launch Clock:-          4.250
        Data Path:-          0.363
            Slack:=          3.887
     Timing Path:

#------------------------------------------------------------------------------------------------------------
# Timing Point                                  Flags  Arc    Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                                       (ns)    (ns)     (ns)  
#------------------------------------------------------------------------------------------------------------
  CLK                                           -      CLK    F     (arrival)      75  0.200   0.000    4.250  
  CLK                                           -      -      -     (net)          75      -       -        -  
  CPU_REGS_regs_hi_RC_CG_HIER_INST26/enl_reg/Q  -      GN->Q  F     DLLQX1          1  0.200   0.363    4.613  
  CPU_REGS_regs_hi_RC_CG_HIER_INST26/enl        -      -      -     (net)           1      -       -        -  
  CPU_REGS_regs_hi_RC_CG_HIER_INST26/g13/B      -      B      F     AND2X1          1  0.130   0.001    4.613  
#------------------------------------------------------------------------------------------------------------
     Other End Path:

#------------------------------------------------------------------------------------------------------
# Timing Point                              Flags  Arc  Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                                 (ns)    (ns)     (ns)  
#------------------------------------------------------------------------------------------------------
  CLK                                       -      CLK  R     (arrival)      75  0.200       -    8.500  
  CPU_REGS_regs_hi_RC_CG_HIER_INST26/g13/A  -      -    R     AND2X1         75  0.200   0.000    8.500  
  CLK                                       -      -    -     (net)          75      -       -        -  
#------------------------------------------------------------------------------------------------------
Path 18: MET (3.890 ns) Clock Gating Setup Check with Pin CPU_REGS_regs_lo_RC_CG_HIER_INST35/g13/A->B 
             View:default_emulate_view
            Group:reg2cgate
       Startpoint:(F) CPU_REGS_regs_lo_RC_CG_HIER_INST35/enl_reg/GN
            Clock:(F) CLK
         Endpoint:(F) CPU_REGS_regs_lo_RC_CG_HIER_INST35/g13/B
            Clock:(R) CLK
 
                           Capture             Launch
       Clock Edge:+          8.500              4.250
      Src Latency:+          0.000              0.000
      Net Latency:+          0.000 (I)          0.000 (I)
          Arrival:=          8.500              4.250
 
Clock Gating Setup:-         0.000
    Required Time:=          8.500
     Launch Clock:-          4.250
        Data Path:-          0.360
            Slack:=          3.890
     Timing Path:

#------------------------------------------------------------------------------------------------------------
# Timing Point                                  Flags  Arc    Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                                       (ns)    (ns)     (ns)  
#------------------------------------------------------------------------------------------------------------
  CLK                                           -      CLK    F     (arrival)      75  0.200   0.000    4.250  
  CLK                                           -      -      -     (net)          75      -       -        -  
  CPU_REGS_regs_lo_RC_CG_HIER_INST35/enl_reg/Q  -      GN->Q  F     DLLQX1          1  0.200   0.360    4.610  
  CPU_REGS_regs_lo_RC_CG_HIER_INST35/enl        -      -      -     (net)           1      -       -        -  
  CPU_REGS_regs_lo_RC_CG_HIER_INST35/g13/B      -      B      F     AND2X1          1  0.126   0.001    4.610  
#------------------------------------------------------------------------------------------------------------
     Other End Path:

#------------------------------------------------------------------------------------------------------
# Timing Point                              Flags  Arc  Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                                 (ns)    (ns)     (ns)  
#------------------------------------------------------------------------------------------------------
  CLK                                       -      CLK  R     (arrival)      75  0.200       -    8.500  
  CPU_REGS_regs_lo_RC_CG_HIER_INST35/g13/A  -      -    R     AND2X1         75  0.200   0.000    8.500  
  CLK                                       -      -    -     (net)          75      -       -        -  
#------------------------------------------------------------------------------------------------------
Path 19: MET (3.891 ns) Clock Gating Setup Check with Pin CPU_REGS_regs_lo_RC_CG_HIER_INST28/g13/A->B 
             View:default_emulate_view
            Group:reg2cgate
       Startpoint:(F) CPU_REGS_regs_lo_RC_CG_HIER_INST28/enl_reg/GN
            Clock:(F) CLK
         Endpoint:(F) CPU_REGS_regs_lo_RC_CG_HIER_INST28/g13/B
            Clock:(R) CLK
 
                           Capture             Launch
       Clock Edge:+          8.500              4.250
      Src Latency:+          0.000              0.000
      Net Latency:+          0.000 (I)          0.000 (I)
          Arrival:=          8.500              4.250
 
Clock Gating Setup:-         0.000
    Required Time:=          8.500
     Launch Clock:-          4.250
        Data Path:-          0.359
            Slack:=          3.891
     Timing Path:

#------------------------------------------------------------------------------------------------------------
# Timing Point                                  Flags  Arc    Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                                       (ns)    (ns)     (ns)  
#------------------------------------------------------------------------------------------------------------
  CLK                                           -      CLK    F     (arrival)      75  0.200   0.000    4.250  
  CLK                                           -      -      -     (net)          75      -       -        -  
  CPU_REGS_regs_lo_RC_CG_HIER_INST28/enl_reg/Q  -      GN->Q  F     DLLQX1          1  0.200   0.359    4.609  
  CPU_REGS_regs_lo_RC_CG_HIER_INST28/enl        -      -      -     (net)           1      -       -        -  
  CPU_REGS_regs_lo_RC_CG_HIER_INST28/g13/B      -      B      F     AND2X1          1  0.126   0.001    4.609  
#------------------------------------------------------------------------------------------------------------
     Other End Path:

#------------------------------------------------------------------------------------------------------
# Timing Point                              Flags  Arc  Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                                 (ns)    (ns)     (ns)  
#------------------------------------------------------------------------------------------------------
  CLK                                       -      CLK  R     (arrival)      75  0.200       -    8.500  
  CPU_REGS_regs_lo_RC_CG_HIER_INST28/g13/A  -      -    R     AND2X1         75  0.200   0.000    8.500  
  CLK                                       -      -    -     (net)          75      -       -        -  
#------------------------------------------------------------------------------------------------------
Path 20: MET (3.893 ns) Clock Gating Setup Check with Pin CPU_REGS_regs_lo_RC_CG_HIER_INST30/g13/A->B 
             View:default_emulate_view
            Group:reg2cgate
       Startpoint:(F) CPU_REGS_regs_lo_RC_CG_HIER_INST30/enl_reg/GN
            Clock:(F) CLK
         Endpoint:(F) CPU_REGS_regs_lo_RC_CG_HIER_INST30/g13/B
            Clock:(R) CLK
 
                           Capture             Launch
       Clock Edge:+          8.500              4.250
      Src Latency:+          0.000              0.000
      Net Latency:+          0.000 (I)          0.000 (I)
          Arrival:=          8.500              4.250
 
Clock Gating Setup:-         0.000
    Required Time:=          8.500
     Launch Clock:-          4.250
        Data Path:-          0.357
            Slack:=          3.893
     Timing Path:

#------------------------------------------------------------------------------------------------------------
# Timing Point                                  Flags  Arc    Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                                       (ns)    (ns)     (ns)  
#------------------------------------------------------------------------------------------------------------
  CLK                                           -      CLK    F     (arrival)      75  0.200   0.000    4.250  
  CLK                                           -      -      -     (net)          75      -       -        -  
  CPU_REGS_regs_lo_RC_CG_HIER_INST30/enl_reg/Q  -      GN->Q  F     DLLQX1          1  0.200   0.357    4.607  
  CPU_REGS_regs_lo_RC_CG_HIER_INST30/enl        -      -      -     (net)           1      -       -        -  
  CPU_REGS_regs_lo_RC_CG_HIER_INST30/g13/B      -      B      F     AND2X1          1  0.124   0.001    4.607  
#------------------------------------------------------------------------------------------------------------
     Other End Path:

#------------------------------------------------------------------------------------------------------
# Timing Point                              Flags  Arc  Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                                 (ns)    (ns)     (ns)  
#------------------------------------------------------------------------------------------------------
  CLK                                       -      CLK  R     (arrival)      75  0.200       -    8.500  
  CPU_REGS_regs_lo_RC_CG_HIER_INST30/g13/A  -      -    R     AND2X1         75  0.200   0.000    8.500  
  CLK                                       -      -    -     (net)          75      -       -        -  
#------------------------------------------------------------------------------------------------------
Path 21: MET (3.895 ns) Clock Gating Setup Check with Pin CPU_REGS_regs_lo_RC_CG_HIER_INST39/g13/A->B 
             View:default_emulate_view
            Group:reg2cgate
       Startpoint:(F) CPU_REGS_regs_lo_RC_CG_HIER_INST39/enl_reg/GN
            Clock:(F) CLK
         Endpoint:(F) CPU_REGS_regs_lo_RC_CG_HIER_INST39/g13/B
            Clock:(R) CLK
 
                           Capture             Launch
       Clock Edge:+          8.500              4.250
      Src Latency:+          0.000              0.000
      Net Latency:+          0.000 (I)          0.000 (I)
          Arrival:=          8.500              4.250
 
Clock Gating Setup:-         0.000
    Required Time:=          8.500
     Launch Clock:-          4.250
        Data Path:-          0.355
            Slack:=          3.895
     Timing Path:

#------------------------------------------------------------------------------------------------------------
# Timing Point                                  Flags  Arc    Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                                       (ns)    (ns)     (ns)  
#------------------------------------------------------------------------------------------------------------
  CLK                                           -      CLK    F     (arrival)      75  0.200   0.000    4.250  
  CLK                                           -      -      -     (net)          75      -       -        -  
  CPU_REGS_regs_lo_RC_CG_HIER_INST39/enl_reg/Q  -      GN->Q  F     DLLQX1          1  0.200   0.355    4.605  
  CPU_REGS_regs_lo_RC_CG_HIER_INST39/enl        -      -      -     (net)           1      -       -        -  
  CPU_REGS_regs_lo_RC_CG_HIER_INST39/g13/B      -      B      F     AND2X1          1  0.121   0.001    4.605  
#------------------------------------------------------------------------------------------------------------
     Other End Path:

#------------------------------------------------------------------------------------------------------
# Timing Point                              Flags  Arc  Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                                 (ns)    (ns)     (ns)  
#------------------------------------------------------------------------------------------------------
  CLK                                       -      CLK  R     (arrival)      75  0.200       -    8.500  
  CPU_REGS_regs_lo_RC_CG_HIER_INST39/g13/A  -      -    R     AND2X1         75  0.200   0.000    8.500  
  CLK                                       -      -    -     (net)          75      -       -        -  
#------------------------------------------------------------------------------------------------------
Path 22: MET (3.903 ns) Clock Gating Setup Check with Pin CPU_REGS_regs_hi_RC_CG_HIER_INST11/g13/A->B 
             View:default_emulate_view
            Group:reg2cgate
       Startpoint:(F) CPU_REGS_regs_hi_RC_CG_HIER_INST11/enl_reg/GN
            Clock:(F) CLK
         Endpoint:(F) CPU_REGS_regs_hi_RC_CG_HIER_INST11/g13/B
            Clock:(R) CLK
 
                           Capture             Launch
       Clock Edge:+          8.500              4.250
      Src Latency:+          0.000              0.000
      Net Latency:+          0.000 (I)          0.000 (I)
          Arrival:=          8.500              4.250
 
Clock Gating Setup:-         0.000
    Required Time:=          8.500
     Launch Clock:-          4.250
        Data Path:-          0.347
            Slack:=          3.903
     Timing Path:

#------------------------------------------------------------------------------------------------------------
# Timing Point                                  Flags  Arc    Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                                       (ns)    (ns)     (ns)  
#------------------------------------------------------------------------------------------------------------
  CLK                                           -      CLK    F     (arrival)      75  0.200   0.000    4.250  
  CLK                                           -      -      -     (net)          75      -       -        -  
  CPU_REGS_regs_hi_RC_CG_HIER_INST11/enl_reg/Q  -      GN->Q  F     DLLQX1          1  0.200   0.347    4.597  
  CPU_REGS_regs_hi_RC_CG_HIER_INST11/enl        -      -      -     (net)           1      -       -        -  
  CPU_REGS_regs_hi_RC_CG_HIER_INST11/g13/B      -      B      F     AND2X1          1  0.113   0.001    4.597  
#------------------------------------------------------------------------------------------------------------
     Other End Path:

#------------------------------------------------------------------------------------------------------
# Timing Point                              Flags  Arc  Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                                 (ns)    (ns)     (ns)  
#------------------------------------------------------------------------------------------------------
  CLK                                       -      CLK  R     (arrival)      75  0.200       -    8.500  
  CPU_REGS_regs_hi_RC_CG_HIER_INST11/g13/A  -      -    R     AND2X1         75  0.200   0.000    8.500  
  CLK                                       -      -    -     (net)          75      -       -        -  
#------------------------------------------------------------------------------------------------------
Path 23: MET (3.903 ns) Clock Gating Setup Check with Pin CPU_REGS_regs_hi_RC_CG_HIER_INST16/g13/A->B 
             View:default_emulate_view
            Group:reg2cgate
       Startpoint:(F) CPU_REGS_regs_hi_RC_CG_HIER_INST16/enl_reg/GN
            Clock:(F) CLK
         Endpoint:(F) CPU_REGS_regs_hi_RC_CG_HIER_INST16/g13/B
            Clock:(R) CLK
 
                           Capture             Launch
       Clock Edge:+          8.500              4.250
      Src Latency:+          0.000              0.000
      Net Latency:+          0.000 (I)          0.000 (I)
          Arrival:=          8.500              4.250
 
Clock Gating Setup:-         0.000
    Required Time:=          8.500
     Launch Clock:-          4.250
        Data Path:-          0.347
            Slack:=          3.903
     Timing Path:

#------------------------------------------------------------------------------------------------------------
# Timing Point                                  Flags  Arc    Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                                       (ns)    (ns)     (ns)  
#------------------------------------------------------------------------------------------------------------
  CLK                                           -      CLK    F     (arrival)      75  0.200   0.000    4.250  
  CLK                                           -      -      -     (net)          75      -       -        -  
  CPU_REGS_regs_hi_RC_CG_HIER_INST16/enl_reg/Q  -      GN->Q  F     DLLQX1          1  0.200   0.347    4.597  
  CPU_REGS_regs_hi_RC_CG_HIER_INST16/enl        -      -      -     (net)           1      -       -        -  
  CPU_REGS_regs_hi_RC_CG_HIER_INST16/g13/B      -      B      F     AND2X1          1  0.113   0.001    4.597  
#------------------------------------------------------------------------------------------------------------
     Other End Path:

#------------------------------------------------------------------------------------------------------
# Timing Point                              Flags  Arc  Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                                 (ns)    (ns)     (ns)  
#------------------------------------------------------------------------------------------------------
  CLK                                       -      CLK  R     (arrival)      75  0.200       -    8.500  
  CPU_REGS_regs_hi_RC_CG_HIER_INST16/g13/A  -      -    R     AND2X1         75  0.200   0.000    8.500  
  CLK                                       -      -    -     (net)          75      -       -        -  
#------------------------------------------------------------------------------------------------------
Path 24: MET (3.903 ns) Clock Gating Setup Check with Pin CPU_REGS_regs_lo_RC_CG_HIER_INST42/g13/A->B 
             View:default_emulate_view
            Group:reg2cgate
       Startpoint:(F) CPU_REGS_regs_lo_RC_CG_HIER_INST42/enl_reg/GN
            Clock:(F) CLK
         Endpoint:(F) CPU_REGS_regs_lo_RC_CG_HIER_INST42/g13/B
            Clock:(R) CLK
 
                           Capture             Launch
       Clock Edge:+          8.500              4.250
      Src Latency:+          0.000              0.000
      Net Latency:+          0.000 (I)          0.000 (I)
          Arrival:=          8.500              4.250
 
Clock Gating Setup:-         0.000
    Required Time:=          8.500
     Launch Clock:-          4.250
        Data Path:-          0.347
            Slack:=          3.903
     Timing Path:

#------------------------------------------------------------------------------------------------------------
# Timing Point                                  Flags  Arc    Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                                       (ns)    (ns)     (ns)  
#------------------------------------------------------------------------------------------------------------
  CLK                                           -      CLK    F     (arrival)      75  0.200   0.000    4.250  
  CLK                                           -      -      -     (net)          75      -       -        -  
  CPU_REGS_regs_lo_RC_CG_HIER_INST42/enl_reg/Q  -      GN->Q  F     DLLQX1          1  0.200   0.347    4.597  
  CPU_REGS_regs_lo_RC_CG_HIER_INST42/enl        -      -      -     (net)           1      -       -        -  
  CPU_REGS_regs_lo_RC_CG_HIER_INST42/g13/B      -      B      F     AND2X1          1  0.113   0.001    4.597  
#------------------------------------------------------------------------------------------------------------
     Other End Path:

#------------------------------------------------------------------------------------------------------
# Timing Point                              Flags  Arc  Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                                 (ns)    (ns)     (ns)  
#------------------------------------------------------------------------------------------------------
  CLK                                       -      CLK  R     (arrival)      75  0.200       -    8.500  
  CPU_REGS_regs_lo_RC_CG_HIER_INST42/g13/A  -      -    R     AND2X1         75  0.200   0.000    8.500  
  CLK                                       -      -    -     (net)          75      -       -        -  
#------------------------------------------------------------------------------------------------------
Path 25: MET (3.906 ns) Clock Gating Setup Check with Pin CPU_REGS_regs_hi_RC_CG_HIER_INST15/g13/A->B 
             View:default_emulate_view
            Group:reg2cgate
       Startpoint:(F) CPU_REGS_regs_hi_RC_CG_HIER_INST15/enl_reg/GN
            Clock:(F) CLK
         Endpoint:(F) CPU_REGS_regs_hi_RC_CG_HIER_INST15/g13/B
            Clock:(R) CLK
 
                           Capture             Launch
       Clock Edge:+          8.500              4.250
      Src Latency:+          0.000              0.000
      Net Latency:+          0.000 (I)          0.000 (I)
          Arrival:=          8.500              4.250
 
Clock Gating Setup:-         0.000
    Required Time:=          8.500
     Launch Clock:-          4.250
        Data Path:-          0.344
            Slack:=          3.906
     Timing Path:

#------------------------------------------------------------------------------------------------------------
# Timing Point                                  Flags  Arc    Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                                       (ns)    (ns)     (ns)  
#------------------------------------------------------------------------------------------------------------
  CLK                                           -      CLK    F     (arrival)      75  0.200   0.000    4.250  
  CLK                                           -      -      -     (net)          75      -       -        -  
  CPU_REGS_regs_hi_RC_CG_HIER_INST15/enl_reg/Q  -      GN->Q  F     DLLQX1          1  0.200   0.344    4.594  
  CPU_REGS_regs_hi_RC_CG_HIER_INST15/enl        -      -      -     (net)           1      -       -        -  
  CPU_REGS_regs_hi_RC_CG_HIER_INST15/g13/B      -      B      F     AND2X1          1  0.110   0.001    4.594  
#------------------------------------------------------------------------------------------------------------
     Other End Path:

#------------------------------------------------------------------------------------------------------
# Timing Point                              Flags  Arc  Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                                 (ns)    (ns)     (ns)  
#------------------------------------------------------------------------------------------------------
  CLK                                       -      CLK  R     (arrival)      75  0.200       -    8.500  
  CPU_REGS_regs_hi_RC_CG_HIER_INST15/g13/A  -      -    R     AND2X1         75  0.200   0.000    8.500  
  CLK                                       -      -    -     (net)          75      -       -        -  
#------------------------------------------------------------------------------------------------------
Path 26: MET (3.907 ns) Clock Gating Setup Check with Pin CPU_REGS_regs_lo_RC_CG_HIER_INST33/g13/A->B 
             View:default_emulate_view
            Group:reg2cgate
       Startpoint:(F) CPU_REGS_regs_lo_RC_CG_HIER_INST33/enl_reg/GN
            Clock:(F) CLK
         Endpoint:(F) CPU_REGS_regs_lo_RC_CG_HIER_INST33/g13/B
            Clock:(R) CLK
 
                           Capture             Launch
       Clock Edge:+          8.500              4.250
      Src Latency:+          0.000              0.000
      Net Latency:+          0.000 (I)          0.000 (I)
          Arrival:=          8.500              4.250
 
Clock Gating Setup:-         0.000
    Required Time:=          8.500
     Launch Clock:-          4.250
        Data Path:-          0.343
            Slack:=          3.907
     Timing Path:

#------------------------------------------------------------------------------------------------------------
# Timing Point                                  Flags  Arc    Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                                       (ns)    (ns)     (ns)  
#------------------------------------------------------------------------------------------------------------
  CLK                                           -      CLK    F     (arrival)      75  0.200   0.000    4.250  
  CLK                                           -      -      -     (net)          75      -       -        -  
  CPU_REGS_regs_lo_RC_CG_HIER_INST33/enl_reg/Q  -      GN->Q  F     DLLQX1          1  0.200   0.343    4.593  
  CPU_REGS_regs_lo_RC_CG_HIER_INST33/enl        -      -      -     (net)           1      -       -        -  
  CPU_REGS_regs_lo_RC_CG_HIER_INST33/g13/B      -      B      F     AND2X1          1  0.109   0.000    4.593  
#------------------------------------------------------------------------------------------------------------
     Other End Path:

#------------------------------------------------------------------------------------------------------
# Timing Point                              Flags  Arc  Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                                 (ns)    (ns)     (ns)  
#------------------------------------------------------------------------------------------------------
  CLK                                       -      CLK  R     (arrival)      75  0.200       -    8.500  
  CPU_REGS_regs_lo_RC_CG_HIER_INST33/g13/A  -      -    R     AND2X1         75  0.200   0.000    8.500  
  CLK                                       -      -    -     (net)          75      -       -        -  
#------------------------------------------------------------------------------------------------------
Path 27: MET (3.908 ns) Clock Gating Setup Check with Pin CPU_REGS_regs_hi_RC_CG_HIER_INST19/g13/A->B 
             View:default_emulate_view
            Group:reg2cgate
       Startpoint:(F) CPU_REGS_regs_hi_RC_CG_HIER_INST19/enl_reg/GN
            Clock:(F) CLK
         Endpoint:(F) CPU_REGS_regs_hi_RC_CG_HIER_INST19/g13/B
            Clock:(R) CLK
 
                           Capture             Launch
       Clock Edge:+          8.500              4.250
      Src Latency:+          0.000              0.000
      Net Latency:+          0.000 (I)          0.000 (I)
          Arrival:=          8.500              4.250
 
Clock Gating Setup:-         0.000
    Required Time:=          8.500
     Launch Clock:-          4.250
        Data Path:-          0.342
            Slack:=          3.908
     Timing Path:

#------------------------------------------------------------------------------------------------------------
# Timing Point                                  Flags  Arc    Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                                       (ns)    (ns)     (ns)  
#------------------------------------------------------------------------------------------------------------
  CLK                                           -      CLK    F     (arrival)      75  0.200   0.000    4.250  
  CLK                                           -      -      -     (net)          75      -       -        -  
  CPU_REGS_regs_hi_RC_CG_HIER_INST19/enl_reg/Q  -      GN->Q  F     DLLQX1          1  0.200   0.342    4.592  
  CPU_REGS_regs_hi_RC_CG_HIER_INST19/enl        -      -      -     (net)           1      -       -        -  
  CPU_REGS_regs_hi_RC_CG_HIER_INST19/g13/B      -      B      F     AND2X1          1  0.108   0.001    4.592  
#------------------------------------------------------------------------------------------------------------
     Other End Path:

#------------------------------------------------------------------------------------------------------
# Timing Point                              Flags  Arc  Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                                 (ns)    (ns)     (ns)  
#------------------------------------------------------------------------------------------------------
  CLK                                       -      CLK  R     (arrival)      75  0.200       -    8.500  
  CPU_REGS_regs_hi_RC_CG_HIER_INST19/g13/A  -      -    R     AND2X1         75  0.200   0.000    8.500  
  CLK                                       -      -    -     (net)          75      -       -        -  
#------------------------------------------------------------------------------------------------------
Path 28: MET (3.912 ns) Clock Gating Setup Check with Pin CPU_REGS_regs_lo_RC_CG_HIER_INST38/g13/A->B 
             View:default_emulate_view
            Group:reg2cgate
       Startpoint:(F) CPU_REGS_regs_lo_RC_CG_HIER_INST38/enl_reg/GN
            Clock:(F) CLK
         Endpoint:(F) CPU_REGS_regs_lo_RC_CG_HIER_INST38/g13/B
            Clock:(R) CLK
 
                           Capture             Launch
       Clock Edge:+          8.500              4.250
      Src Latency:+          0.000              0.000
      Net Latency:+          0.000 (I)          0.000 (I)
          Arrival:=          8.500              4.250
 
Clock Gating Setup:-         0.000
    Required Time:=          8.500
     Launch Clock:-          4.250
        Data Path:-          0.338
            Slack:=          3.912
     Timing Path:

#------------------------------------------------------------------------------------------------------------
# Timing Point                                  Flags  Arc    Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                                       (ns)    (ns)     (ns)  
#------------------------------------------------------------------------------------------------------------
  CLK                                           -      CLK    F     (arrival)      75  0.200   0.000    4.250  
  CLK                                           -      -      -     (net)          75      -       -        -  
  CPU_REGS_regs_lo_RC_CG_HIER_INST38/enl_reg/Q  -      GN->Q  F     DLLQX1          1  0.200   0.338    4.588  
  CPU_REGS_regs_lo_RC_CG_HIER_INST38/enl        -      -      -     (net)           1      -       -        -  
  CPU_REGS_regs_lo_RC_CG_HIER_INST38/g13/B      -      B      F     AND2X1          1  0.104   0.000    4.588  
#------------------------------------------------------------------------------------------------------------
     Other End Path:

#------------------------------------------------------------------------------------------------------
# Timing Point                              Flags  Arc  Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                                 (ns)    (ns)     (ns)  
#------------------------------------------------------------------------------------------------------
  CLK                                       -      CLK  R     (arrival)      75  0.200       -    8.500  
  CPU_REGS_regs_lo_RC_CG_HIER_INST38/g13/A  -      -    R     AND2X1         75  0.200   0.000    8.500  
  CLK                                       -      -    -     (net)          75      -       -        -  
#------------------------------------------------------------------------------------------------------
Path 29: MET (3.912 ns) Clock Gating Setup Check with Pin RC_CG_HIER_INST1/g12/A->B 
             View:default_emulate_view
            Group:reg2cgate
       Startpoint:(F) RC_CG_HIER_INST1/enl_reg/GN
            Clock:(F) CLK
         Endpoint:(F) RC_CG_HIER_INST1/g12/B
            Clock:(R) CLK
 
                           Capture             Launch
       Clock Edge:+          8.500              4.250
      Src Latency:+          0.000              0.000
      Net Latency:+          0.000 (I)          0.000 (I)
          Arrival:=          8.500              4.250
 
Clock Gating Setup:-         0.000
    Required Time:=          8.500
     Launch Clock:-          4.250
        Data Path:-          0.338
            Slack:=          3.912
     Timing Path:

#------------------------------------------------------------------------------------------
# Timing Point                Flags  Arc    Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                     (ns)    (ns)     (ns)  
#------------------------------------------------------------------------------------------
  CLK                         -      CLK    F     (arrival)      75  0.200   0.000    4.250  
  CLK                         -      -      -     (net)          75      -       -        -  
  RC_CG_HIER_INST1/enl_reg/Q  -      GN->Q  F     DLLQX1          1  0.200   0.338    4.588  
  RC_CG_HIER_INST1/enl        -      -      -     (net)           1      -       -        -  
  RC_CG_HIER_INST1/g12/B      -      B      F     AND2X1          1  0.104   0.001    4.588  
#------------------------------------------------------------------------------------------
     Other End Path:

#------------------------------------------------------------------------------------
# Timing Point            Flags  Arc  Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                               (ns)    (ns)     (ns)  
#------------------------------------------------------------------------------------
  CLK                     -      CLK  R     (arrival)      75  0.200       -    8.500  
  RC_CG_HIER_INST1/g12/A  -      -    R     AND2X1         75  0.200   0.000    8.500  
  CLK                     -      -    -     (net)          75      -       -        -  
#------------------------------------------------------------------------------------
Path 30: MET (3.913 ns) Clock Gating Setup Check with Pin CPU_REGS_regs_lo_RC_CG_HIER_INST40/g13/A->B 
             View:default_emulate_view
            Group:reg2cgate
       Startpoint:(F) CPU_REGS_regs_lo_RC_CG_HIER_INST40/enl_reg/GN
            Clock:(F) CLK
         Endpoint:(F) CPU_REGS_regs_lo_RC_CG_HIER_INST40/g13/B
            Clock:(R) CLK
 
                           Capture             Launch
       Clock Edge:+          8.500              4.250
      Src Latency:+          0.000              0.000
      Net Latency:+          0.000 (I)          0.000 (I)
          Arrival:=          8.500              4.250
 
Clock Gating Setup:-         0.000
    Required Time:=          8.500
     Launch Clock:-          4.250
        Data Path:-          0.337
            Slack:=          3.913
     Timing Path:

#------------------------------------------------------------------------------------------------------------
# Timing Point                                  Flags  Arc    Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                                       (ns)    (ns)     (ns)  
#------------------------------------------------------------------------------------------------------------
  CLK                                           -      CLK    F     (arrival)      75  0.200   0.000    4.250  
  CLK                                           -      -      -     (net)          75      -       -        -  
  CPU_REGS_regs_lo_RC_CG_HIER_INST40/enl_reg/Q  -      GN->Q  F     DLLQX1          1  0.200   0.337    4.587  
  CPU_REGS_regs_lo_RC_CG_HIER_INST40/enl        -      -      -     (net)           1      -       -        -  
  CPU_REGS_regs_lo_RC_CG_HIER_INST40/g13/B      -      B      F     AND2X1          1  0.103   0.000    4.587  
#------------------------------------------------------------------------------------------------------------
     Other End Path:

#------------------------------------------------------------------------------------------------------
# Timing Point                              Flags  Arc  Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                                 (ns)    (ns)     (ns)  
#------------------------------------------------------------------------------------------------------
  CLK                                       -      CLK  R     (arrival)      75  0.200       -    8.500  
  CPU_REGS_regs_lo_RC_CG_HIER_INST40/g13/A  -      -    R     AND2X1         75  0.200   0.000    8.500  
  CLK                                       -      -    -     (net)          75      -       -        -  
#------------------------------------------------------------------------------------------------------
Path 31: MET (3.914 ns) Clock Gating Setup Check with Pin CPU_REGS_RC_CG_HIER_INST8/g13/A->B 
             View:default_emulate_view
            Group:reg2cgate
       Startpoint:(F) CPU_REGS_RC_CG_HIER_INST8/enl_reg/GN
            Clock:(F) CLK
         Endpoint:(F) CPU_REGS_RC_CG_HIER_INST8/g13/B
            Clock:(R) CLK
 
                           Capture             Launch
       Clock Edge:+          8.500              4.250
      Src Latency:+          0.000              0.000
      Net Latency:+          0.000 (I)          0.000 (I)
          Arrival:=          8.500              4.250
 
Clock Gating Setup:-         0.000
    Required Time:=          8.500
     Launch Clock:-          4.250
        Data Path:-          0.336
            Slack:=          3.914
     Timing Path:

#---------------------------------------------------------------------------------------------------
# Timing Point                         Flags  Arc    Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                              (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------------------
  CLK                                  -      CLK    F     (arrival)      75  0.200   0.000    4.250  
  CLK                                  -      -      -     (net)          75      -       -        -  
  CPU_REGS_RC_CG_HIER_INST8/enl_reg/Q  -      GN->Q  F     DLLQX1          1  0.200   0.336    4.586  
  CPU_REGS_RC_CG_HIER_INST8/enl        -      -      -     (net)           1      -       -        -  
  CPU_REGS_RC_CG_HIER_INST8/g13/B      -      B      F     AND2X1          1  0.101   0.000    4.586  
#---------------------------------------------------------------------------------------------------
     Other End Path:

#---------------------------------------------------------------------------------------------
# Timing Point                     Flags  Arc  Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                        (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------------
  CLK                              -      CLK  R     (arrival)      75  0.200       -    8.500  
  CPU_REGS_RC_CG_HIER_INST8/g13/A  -      -    R     AND2X1         75  0.200   0.000    8.500  
  CLK                              -      -    -     (net)          75      -       -        -  
#---------------------------------------------------------------------------------------------
Path 32: MET (3.915 ns) Clock Gating Setup Check with Pin CPU_REGS_RC_CG_HIER_INST10/g13/A->B 
             View:default_emulate_view
            Group:reg2cgate
       Startpoint:(F) CPU_REGS_RC_CG_HIER_INST10/enl_reg/GN
            Clock:(F) CLK
         Endpoint:(F) CPU_REGS_RC_CG_HIER_INST10/g13/B
            Clock:(R) CLK
 
                           Capture             Launch
       Clock Edge:+          8.500              4.250
      Src Latency:+          0.000              0.000
      Net Latency:+          0.000 (I)          0.000 (I)
          Arrival:=          8.500              4.250
 
Clock Gating Setup:-         0.000
    Required Time:=          8.500
     Launch Clock:-          4.250
        Data Path:-          0.335
            Slack:=          3.915
     Timing Path:

#----------------------------------------------------------------------------------------------------
# Timing Point                          Flags  Arc    Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                               (ns)    (ns)     (ns)  
#----------------------------------------------------------------------------------------------------
  CLK                                   -      CLK    F     (arrival)      75  0.200   0.000    4.250  
  CLK                                   -      -      -     (net)          75      -       -        -  
  CPU_REGS_RC_CG_HIER_INST10/enl_reg/Q  -      GN->Q  F     DLLQX1          1  0.200   0.335    4.585  
  CPU_REGS_RC_CG_HIER_INST10/enl        -      -      -     (net)           1      -       -        -  
  CPU_REGS_RC_CG_HIER_INST10/g13/B      -      B      F     AND2X1          1  0.101   0.000    4.585  
#----------------------------------------------------------------------------------------------------
     Other End Path:

#----------------------------------------------------------------------------------------------
# Timing Point                      Flags  Arc  Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                         (ns)    (ns)     (ns)  
#----------------------------------------------------------------------------------------------
  CLK                               -      CLK  R     (arrival)      75  0.200       -    8.500  
  CPU_REGS_RC_CG_HIER_INST10/g13/A  -      -    R     AND2X1         75  0.200   0.000    8.500  
  CLK                               -      -    -     (net)          75      -       -        -  
#----------------------------------------------------------------------------------------------
Path 33: MET (3.916 ns) Clock Gating Setup Check with Pin CPU_REGS_RC_CG_HIER_INST7/g13/A->B 
             View:default_emulate_view
            Group:reg2cgate
       Startpoint:(F) CPU_REGS_RC_CG_HIER_INST7/enl_reg/GN
            Clock:(F) CLK
         Endpoint:(F) CPU_REGS_RC_CG_HIER_INST7/g13/B
            Clock:(R) CLK
 
                           Capture             Launch
       Clock Edge:+          8.500              4.250
      Src Latency:+          0.000              0.000
      Net Latency:+          0.000 (I)          0.000 (I)
          Arrival:=          8.500              4.250
 
Clock Gating Setup:-         0.000
    Required Time:=          8.500
     Launch Clock:-          4.250
        Data Path:-          0.334
            Slack:=          3.916
     Timing Path:

#---------------------------------------------------------------------------------------------------
# Timing Point                         Flags  Arc    Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                              (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------------------
  CLK                                  -      CLK    F     (arrival)      75  0.200   0.000    4.250  
  CLK                                  -      -      -     (net)          75      -       -        -  
  CPU_REGS_RC_CG_HIER_INST7/enl_reg/Q  -      GN->Q  F     DLLQX1          1  0.200   0.334    4.584  
  CPU_REGS_RC_CG_HIER_INST7/enl        -      -      -     (net)           1      -       -        -  
  CPU_REGS_RC_CG_HIER_INST7/g13/B      -      B      F     AND2X1          1  0.100   0.000    4.584  
#---------------------------------------------------------------------------------------------------
     Other End Path:

#---------------------------------------------------------------------------------------------
# Timing Point                     Flags  Arc  Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                        (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------------
  CLK                              -      CLK  R     (arrival)      75  0.200       -    8.500  
  CPU_REGS_RC_CG_HIER_INST7/g13/A  -      -    R     AND2X1         75  0.200   0.000    8.500  
  CLK                              -      -    -     (net)          75      -       -        -  
#---------------------------------------------------------------------------------------------
Path 34: MET (3.918 ns) Clock Gating Setup Check with Pin CPU_REGS_regs_lo_RC_CG_HIER_INST31/g13/A->B 
             View:default_emulate_view
            Group:reg2cgate
       Startpoint:(F) CPU_REGS_regs_lo_RC_CG_HIER_INST31/enl_reg/GN
            Clock:(F) CLK
         Endpoint:(F) CPU_REGS_regs_lo_RC_CG_HIER_INST31/g13/B
            Clock:(R) CLK
 
                           Capture             Launch
       Clock Edge:+          8.500              4.250
      Src Latency:+          0.000              0.000
      Net Latency:+          0.000 (I)          0.000 (I)
          Arrival:=          8.500              4.250
 
Clock Gating Setup:-         0.000
    Required Time:=          8.500
     Launch Clock:-          4.250
        Data Path:-          0.332
            Slack:=          3.918
     Timing Path:

#------------------------------------------------------------------------------------------------------------
# Timing Point                                  Flags  Arc    Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                                       (ns)    (ns)     (ns)  
#------------------------------------------------------------------------------------------------------------
  CLK                                           -      CLK    F     (arrival)      75  0.200   0.000    4.250  
  CLK                                           -      -      -     (net)          75      -       -        -  
  CPU_REGS_regs_lo_RC_CG_HIER_INST31/enl_reg/Q  -      GN->Q  F     DLLQX1          1  0.200   0.332    4.582  
  CPU_REGS_regs_lo_RC_CG_HIER_INST31/enl        -      -      -     (net)           1      -       -        -  
  CPU_REGS_regs_lo_RC_CG_HIER_INST31/g13/B      -      B      F     AND2X1          1  0.097   0.000    4.582  
#------------------------------------------------------------------------------------------------------------
     Other End Path:

#------------------------------------------------------------------------------------------------------
# Timing Point                              Flags  Arc  Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                                 (ns)    (ns)     (ns)  
#------------------------------------------------------------------------------------------------------
  CLK                                       -      CLK  R     (arrival)      75  0.200       -    8.500  
  CPU_REGS_regs_lo_RC_CG_HIER_INST31/g13/A  -      -    R     AND2X1         75  0.200   0.000    8.500  
  CLK                                       -      -    -     (net)          75      -       -        -  
#------------------------------------------------------------------------------------------------------
Path 35: MET (3.920 ns) Clock Gating Setup Check with Pin CPU_REGS_regs_hi_RC_CG_HIER_INST22/g13/A->B 
             View:default_emulate_view
            Group:reg2cgate
       Startpoint:(F) CPU_REGS_regs_hi_RC_CG_HIER_INST22/enl_reg/GN
            Clock:(F) CLK
         Endpoint:(F) CPU_REGS_regs_hi_RC_CG_HIER_INST22/g13/B
            Clock:(R) CLK
 
                           Capture             Launch
       Clock Edge:+          8.500              4.250
      Src Latency:+          0.000              0.000
      Net Latency:+          0.000 (I)          0.000 (I)
          Arrival:=          8.500              4.250
 
Clock Gating Setup:-         0.000
    Required Time:=          8.500
     Launch Clock:-          4.250
        Data Path:-          0.330
            Slack:=          3.920
     Timing Path:

#------------------------------------------------------------------------------------------------------------
# Timing Point                                  Flags  Arc    Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                                       (ns)    (ns)     (ns)  
#------------------------------------------------------------------------------------------------------------
  CLK                                           -      CLK    F     (arrival)      75  0.200   0.000    4.250  
  CLK                                           -      -      -     (net)          75      -       -        -  
  CPU_REGS_regs_hi_RC_CG_HIER_INST22/enl_reg/Q  -      GN->Q  F     DLLQX1          1  0.200   0.330    4.580  
  CPU_REGS_regs_hi_RC_CG_HIER_INST22/enl        -      -      -     (net)           1      -       -        -  
  CPU_REGS_regs_hi_RC_CG_HIER_INST22/g13/B      -      B      F     AND2X1          1  0.096   0.000    4.580  
#------------------------------------------------------------------------------------------------------------
     Other End Path:

#------------------------------------------------------------------------------------------------------
# Timing Point                              Flags  Arc  Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                                 (ns)    (ns)     (ns)  
#------------------------------------------------------------------------------------------------------
  CLK                                       -      CLK  R     (arrival)      75  0.200       -    8.500  
  CPU_REGS_regs_hi_RC_CG_HIER_INST22/g13/A  -      -    R     AND2X1         75  0.200   0.000    8.500  
  CLK                                       -      -    -     (net)          75      -       -        -  
#------------------------------------------------------------------------------------------------------
Path 36: MET (3.921 ns) Clock Gating Setup Check with Pin CPU_REGS_regs_lo_RC_CG_HIER_INST36/g13/A->B 
             View:default_emulate_view
            Group:reg2cgate
       Startpoint:(F) CPU_REGS_regs_lo_RC_CG_HIER_INST36/enl_reg/GN
            Clock:(F) CLK
         Endpoint:(F) CPU_REGS_regs_lo_RC_CG_HIER_INST36/g13/B
            Clock:(R) CLK
 
                           Capture             Launch
       Clock Edge:+          8.500              4.250
      Src Latency:+          0.000              0.000
      Net Latency:+          0.000 (I)          0.000 (I)
          Arrival:=          8.500              4.250
 
Clock Gating Setup:-         0.000
    Required Time:=          8.500
     Launch Clock:-          4.250
        Data Path:-          0.329
            Slack:=          3.921
     Timing Path:

#------------------------------------------------------------------------------------------------------------
# Timing Point                                  Flags  Arc    Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                                       (ns)    (ns)     (ns)  
#------------------------------------------------------------------------------------------------------------
  CLK                                           -      CLK    F     (arrival)      75  0.200   0.000    4.250  
  CLK                                           -      -      -     (net)          75      -       -        -  
  CPU_REGS_regs_lo_RC_CG_HIER_INST36/enl_reg/Q  -      GN->Q  F     DLLQX1          1  0.200   0.329    4.579  
  CPU_REGS_regs_lo_RC_CG_HIER_INST36/enl        -      -      -     (net)           1      -       -        -  
  CPU_REGS_regs_lo_RC_CG_HIER_INST36/g13/B      -      B      F     AND2X1          1  0.095   0.000    4.579  
#------------------------------------------------------------------------------------------------------------
     Other End Path:

#------------------------------------------------------------------------------------------------------
# Timing Point                              Flags  Arc  Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                                 (ns)    (ns)     (ns)  
#------------------------------------------------------------------------------------------------------
  CLK                                       -      CLK  R     (arrival)      75  0.200       -    8.500  
  CPU_REGS_regs_lo_RC_CG_HIER_INST36/g13/A  -      -    R     AND2X1         75  0.200   0.000    8.500  
  CLK                                       -      -    -     (net)          75      -       -        -  
#------------------------------------------------------------------------------------------------------
Path 37: MET (3.923 ns) Clock Gating Setup Check with Pin CPU_REGS_regs_lo_RC_CG_HIER_INST34/g13/A->B 
             View:default_emulate_view
            Group:reg2cgate
       Startpoint:(F) CPU_REGS_regs_lo_RC_CG_HIER_INST34/enl_reg/GN
            Clock:(F) CLK
         Endpoint:(F) CPU_REGS_regs_lo_RC_CG_HIER_INST34/g13/B
            Clock:(R) CLK
 
                           Capture             Launch
       Clock Edge:+          8.500              4.250
      Src Latency:+          0.000              0.000
      Net Latency:+          0.000 (I)          0.000 (I)
          Arrival:=          8.500              4.250
 
Clock Gating Setup:-         0.000
    Required Time:=          8.500
     Launch Clock:-          4.250
        Data Path:-          0.327
            Slack:=          3.923
     Timing Path:

#------------------------------------------------------------------------------------------------------------
# Timing Point                                  Flags  Arc    Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                                       (ns)    (ns)     (ns)  
#------------------------------------------------------------------------------------------------------------
  CLK                                           -      CLK    F     (arrival)      75  0.200   0.000    4.250  
  CLK                                           -      -      -     (net)          75      -       -        -  
  CPU_REGS_regs_lo_RC_CG_HIER_INST34/enl_reg/Q  -      GN->Q  F     DLLQX1          1  0.200   0.327    4.577  
  CPU_REGS_regs_lo_RC_CG_HIER_INST34/enl        -      -      -     (net)           1      -       -        -  
  CPU_REGS_regs_lo_RC_CG_HIER_INST34/g13/B      -      B      F     AND2X1          1  0.092   0.000    4.577  
#------------------------------------------------------------------------------------------------------------
     Other End Path:

#------------------------------------------------------------------------------------------------------
# Timing Point                              Flags  Arc  Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                                 (ns)    (ns)     (ns)  
#------------------------------------------------------------------------------------------------------
  CLK                                       -      CLK  R     (arrival)      75  0.200       -    8.500  
  CPU_REGS_regs_lo_RC_CG_HIER_INST34/g13/A  -      -    R     AND2X1         75  0.200   0.000    8.500  
  CLK                                       -      -    -     (net)          75      -       -        -  
#------------------------------------------------------------------------------------------------------

