#-----------------------------------------------------------
# Vivado v2018.3 (64-bit)
# SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
# IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
# Start of session at: Mon Feb 24 21:04:21 2025
# Process ID: 7956
# Current directory: D:/vivadoproject/project532/integration/integrate_camera_vga
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent19724 D:\vivadoproject\project532\integration\integrate_camera_vga\integrate_camera_vga.xpr
# Log file: D:/vivadoproject/project532/integration/integrate_camera_vga/vivado.log
# Journal file: D:/vivadoproject/project532/integration/integrate_camera_vga\vivado.jou
#-----------------------------------------------------------
start_gui
open_project D:/vivadoproject/project532/integration/integrate_camera_vga/integrate_camera_vga.xpr
open_bd_design {D:/vivadoproject/project532/integration/integrate_camera_vga/integrate_camera_vga.srcs/sources_1/bd/design_1/design_1.bd}
update_compile_order -fileset sources_1
launch_simulation
source testbench.tcl
open_bd_design {D:/vivadoproject/project532/integration/integrate_camera_vga/integrate_camera_vga.srcs/sources_1/bd/design_1/design_1.bd}
restart
run 200 us
current_wave_config {Untitled 1}
add_wave {{/testbench/DUT/design_1_i/axi_vdma_0/U0/s_axi_lite_rdata}} 
current_wave_config {Untitled 1}
add_wave {{/testbench/DUT/design_1_i/axi_vdma_0/U0/m_axis_mm2s_tdata}} 
restart
run 200 us
open_bd_design {D:/vivadoproject/project532/integration/integrate_camera_vga/integrate_camera_vga.srcs/sources_1/bd/design_1/design_1.bd}
current_wave_config {Untitled 1}
add_wave {{/testbench/DUT/design_1_i/mig_7series_0/u_design_1_mig_7series_0_5_mig/s_axi_wdata}} 
restart
run 200 us
restart
run 1000 us
restart
run 2000 us
close_sim
launch_simulation
source testbench.tcl
restart
run 2000 us
current_wave_config {Untitled 2}
add_wave {{/testbench/DUT/design_1_i/mig_7series_0/s_axi_wdata}} 
restart
run 2000 us
close_sim
launch_simulation
launch_simulation
source testbench.tcl
restart
run 2000 us
restart
run 2000 us
restart
run 2000 us
restart
close_sim
launch_simulation
source testbench.tcl
restart
run 2000 us
current_wave_config {Untitled 4}
add_wave {{/testbench/DUT/design_1_i/mig_7series_0/s_axi_wdata}} 
restart
restart
run 15 ms
open_bd_design {D:/vivadoproject/project532/integration/integrate_camera_vga/integrate_camera_vga.srcs/sources_1/bd/design_1/design_1.bd}
close_sim
launch_simulation
source testbench.tcl
current_wave_config {Untitled 5}
add_wave {{/testbench/DUT/design_1_i/mig_7series_0/s_axi_wdata}} 
current_wave_config {Untitled 5}
add_wave {{/testbench/DUT/design_1_i/stream2vga_0/inst/vga_controller/hsync}} {{/testbench/DUT/design_1_i/stream2vga_0/inst/vga_controller/vsync}} {{/testbench/DUT/design_1_i/stream2vga_0/inst/vga_controller/tdata}} {{/testbench/DUT/design_1_i/stream2vga_0/inst/vga_controller/hcounter}} {{/testbench/DUT/design_1_i/stream2vga_0/inst/vga_controller/vcounter}} 
current_wave_config {Untitled 5}
add_wave {{/testbench/DUT/design_1_i/axi_vdma_0/s_axi_lite_wdata}} 
restart
run 15 ms
close_sim
