#! /c/Source/iverilog-install/bin/vvp
:ivl_version "12.0 (devel)" "(s20150603-1539-g2693dd32b)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "C:\iverilog\lib\ivl\system.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_sys.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_textio.vpi";
:vpi_module "C:\iverilog\lib\ivl\v2005_math.vpi";
:vpi_module "C:\iverilog\lib\ivl\va_math.vpi";
:vpi_module "C:\iverilog\lib\ivl\v2009.vpi";
S_000001f1a75cbc90 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_000001f1a765acf0 .scope module, "tb_FIFO" "tb_FIFO" 3 3;
 .timescale 0 0;
v000001f1a764a170_0 .var "Data", 7 0;
v000001f1a764a210_0 .net "DataOut", 7 0, v000001f1a75c9890_0;  1 drivers
v000001f1a764a2b0_0 .net "Empty", 0 0, v000001f1a7622e90_0;  1 drivers
v000001f1a76adce0_0 .net "Full", 0 0, v000001f1a7622f30_0;  1 drivers
v000001f1a76ae3c0_0 .var "RD", 0 0;
v000001f1a76ae0a0_0 .var "WD", 0 0;
v000001f1a76ae780_0 .var "clk", 0 0;
S_000001f1a765ae80 .scope module, "fifo" "FIFO" 3 14, 4 3 0, S_000001f1a765acf0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "RD";
    .port_info 3 /INPUT 1 "WD";
    .port_info 4 /INPUT 8 "Data";
    .port_info 5 /OUTPUT 1 "Empty";
    .port_info 6 /OUTPUT 1 "Full";
    .port_info 7 /OUTPUT 8 "DataOut";
v000001f1a7623220_0 .var "Count", 3 0;
v000001f1a75cbf10_0 .net "Data", 7 0, v000001f1a764a170_0;  1 drivers
v000001f1a75c9890_0 .var "DataOut", 7 0;
v000001f1a7622e90_0 .var "Empty", 0 0;
v000001f1a7622f30_0 .var "Full", 0 0;
v000001f1a765b010 .array "Queue", 0 7, 7 0;
v000001f1a765b0b0_0 .net "RD", 0 0, v000001f1a76ae3c0_0;  1 drivers
v000001f1a76545f0_0 .net "WD", 0 0, v000001f1a76ae3c0_0;  alias, 1 drivers
v000001f1a7654690_0 .net "clk", 0 0, v000001f1a76ae780_0;  1 drivers
v000001f1a7654730_0 .var "rd_ptr", 2 0;
o000001f1a7660128 .functor BUFZ 1, C4<z>; HiZ drive
v000001f1a764a030_0 .net "rst", 0 0, o000001f1a7660128;  0 drivers
v000001f1a764a0d0_0 .var "wd_ptr", 2 0;
E_000001f1a76452f0 .event posedge, v000001f1a7654690_0;
E_000001f1a7645130 .event anyedge, v000001f1a7623220_0;
S_000001f1a7622b70 .scope begin, "Pointer" "Pointer" 4 34, 4 34 0, S_000001f1a765ae80;
 .timescale 0 0;
S_000001f1a7622d00 .scope begin, "ReadLogic" "ReadLogic" 4 28, 4 28 0, S_000001f1a765ae80;
 .timescale 0 0;
S_000001f1a7649ea0 .scope begin, "WriteLogic" "WriteLogic" 4 23, 4 23 0, S_000001f1a765ae80;
 .timescale 0 0;
    .scope S_000001f1a765ae80;
T_0 ;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v000001f1a7623220_0, 0, 4;
    %end;
    .thread T_0, $init;
    .scope S_000001f1a765ae80;
T_1 ;
    %wait E_000001f1a7645130;
    %load/vec4 v000001f1a7623220_0;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %store/vec4 v000001f1a7622e90_0, 0, 1;
    %load/vec4 v000001f1a7623220_0;
    %pad/u 32;
    %pushi/vec4 7, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %store/vec4 v000001f1a7622f30_0, 0, 1;
    %jmp T_1;
    .thread T_1, $push;
    .scope S_000001f1a765ae80;
T_2 ;
    %wait E_000001f1a76452f0;
    %fork t_1, S_000001f1a7649ea0;
    %jmp t_0;
    .scope S_000001f1a7649ea0;
t_1 ;
    %load/vec4 v000001f1a76545f0_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_2.2, 9;
    %load/vec4 v000001f1a7622f30_0;
    %nor/r;
    %and;
T_2.2;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.0, 8;
    %load/vec4 v000001f1a75cbf10_0;
    %load/vec4 v000001f1a764a0d0_0;
    %pad/u 5;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001f1a765b010, 0, 4;
    %jmp T_2.1;
T_2.0 ;
    %load/vec4 v000001f1a76545f0_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_2.5, 9;
    %load/vec4 v000001f1a765b0b0_0;
    %and;
T_2.5;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.3, 8;
    %load/vec4 v000001f1a75cbf10_0;
    %load/vec4 v000001f1a764a0d0_0;
    %pad/u 5;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001f1a765b010, 0, 4;
T_2.3 ;
T_2.1 ;
    %end;
    .scope S_000001f1a765ae80;
t_0 %join;
    %jmp T_2;
    .thread T_2;
    .scope S_000001f1a765ae80;
T_3 ;
    %wait E_000001f1a76452f0;
    %fork t_3, S_000001f1a7622d00;
    %jmp t_2;
    .scope S_000001f1a7622d00;
t_3 ;
    %load/vec4 v000001f1a765b0b0_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_3.2, 9;
    %load/vec4 v000001f1a7622e90_0;
    %nor/r;
    %and;
T_3.2;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.0, 8;
    %load/vec4 v000001f1a7654730_0;
    %pad/u 5;
    %ix/vec4 4;
    %load/vec4a v000001f1a765b010, 4;
    %assign/vec4 v000001f1a75c9890_0, 0;
    %jmp T_3.1;
T_3.0 ;
    %load/vec4 v000001f1a765b0b0_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_3.5, 9;
    %load/vec4 v000001f1a76545f0_0;
    %and;
T_3.5;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.3, 8;
    %load/vec4 v000001f1a7654730_0;
    %pad/u 5;
    %ix/vec4 4;
    %load/vec4a v000001f1a765b010, 4;
    %assign/vec4 v000001f1a75c9890_0, 0;
T_3.3 ;
T_3.1 ;
    %end;
    .scope S_000001f1a765ae80;
t_2 %join;
    %jmp T_3;
    .thread T_3;
    .scope S_000001f1a765ae80;
T_4 ;
    %wait E_000001f1a76452f0;
    %fork t_5, S_000001f1a7622b70;
    %jmp t_4;
    .scope S_000001f1a7622b70;
t_5 ;
    %load/vec4 v000001f1a76545f0_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_4.3, 9;
    %load/vec4 v000001f1a7622f30_0;
    %nor/r;
    %and;
T_4.3;
    %flag_set/vec4 8;
    %jmp/1 T_4.2, 8;
    %load/vec4 v000001f1a76545f0_0;
    %flag_set/vec4 10;
    %flag_get/vec4 10;
    %jmp/0 T_4.4, 10;
    %load/vec4 v000001f1a765b0b0_0;
    %and;
T_4.4;
    %flag_set/vec4 9;
    %flag_or 8, 9;
T_4.2;
    %jmp/0 T_4.0, 8;
    %load/vec4 v000001f1a764a0d0_0;
    %addi 1, 0, 3;
    %jmp/1 T_4.1, 8;
T_4.0 ; End of true expr.
    %load/vec4 v000001f1a764a0d0_0;
    %jmp/0 T_4.1, 8;
 ; End of false expr.
    %blend;
T_4.1;
    %assign/vec4 v000001f1a764a0d0_0, 0;
    %load/vec4 v000001f1a765b0b0_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_4.8, 9;
    %load/vec4 v000001f1a7622e90_0;
    %nor/r;
    %and;
T_4.8;
    %flag_set/vec4 8;
    %jmp/1 T_4.7, 8;
    %load/vec4 v000001f1a76545f0_0;
    %flag_set/vec4 10;
    %flag_get/vec4 10;
    %jmp/0 T_4.9, 10;
    %load/vec4 v000001f1a765b0b0_0;
    %and;
T_4.9;
    %flag_set/vec4 9;
    %flag_or 8, 9;
T_4.7;
    %jmp/0 T_4.5, 8;
    %load/vec4 v000001f1a7654730_0;
    %addi 1, 0, 3;
    %jmp/1 T_4.6, 8;
T_4.5 ; End of true expr.
    %load/vec4 v000001f1a7654730_0;
    %jmp/0 T_4.6, 8;
 ; End of false expr.
    %blend;
T_4.6;
    %assign/vec4 v000001f1a7654730_0, 0;
    %end;
    .scope S_000001f1a765ae80;
t_4 %join;
    %jmp T_4;
    .thread T_4;
    .scope S_000001f1a765ae80;
T_5 ;
    %wait E_000001f1a76452f0;
    %load/vec4 v000001f1a76545f0_0;
    %load/vec4 v000001f1a765b0b0_0;
    %concat/vec4; draw_concat_vec4
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/x;
    %jmp/1 T_5.0, 4;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/x;
    %jmp/1 T_5.1, 4;
    %dup/vec4;
    %pushi/vec4 3, 3, 2;
    %cmp/x;
    %jmp/1 T_5.2, 4;
    %load/vec4 v000001f1a7623220_0;
    %assign/vec4 v000001f1a7623220_0, 0;
    %jmp T_5.4;
T_5.0 ;
    %load/vec4 v000001f1a7623220_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %flag_mov 8, 4;
    %jmp/0 T_5.5, 8;
    %pushi/vec4 0, 0, 4;
    %jmp/1 T_5.6, 8;
T_5.5 ; End of true expr.
    %load/vec4 v000001f1a7623220_0;
    %subi 1, 0, 4;
    %jmp/0 T_5.6, 8;
 ; End of false expr.
    %blend;
T_5.6;
    %assign/vec4 v000001f1a7623220_0, 0;
    %jmp T_5.4;
T_5.1 ;
    %load/vec4 v000001f1a7623220_0;
    %pad/u 32;
    %cmpi/e 7, 0, 32;
    %flag_mov 8, 4;
    %jmp/0 T_5.7, 8;
    %pushi/vec4 7, 0, 4;
    %jmp/1 T_5.8, 8;
T_5.7 ; End of true expr.
    %load/vec4 v000001f1a7623220_0;
    %addi 1, 0, 4;
    %jmp/0 T_5.8, 8;
 ; End of false expr.
    %blend;
T_5.8;
    %assign/vec4 v000001f1a7623220_0, 0;
    %jmp T_5.4;
T_5.2 ;
    %load/vec4 v000001f1a7623220_0;
    %assign/vec4 v000001f1a7623220_0, 0;
    %jmp T_5.4;
T_5.4 ;
    %pop/vec4 1;
    %jmp T_5;
    .thread T_5;
    .scope S_000001f1a765acf0;
T_6 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001f1a76ae780_0, 0, 1;
    %pushi/vec4 10, 0, 8;
    %store/vec4 v000001f1a764a170_0, 0, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001f1a76ae0a0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001f1a76ae3c0_0, 0, 1;
T_6.0 ;
    %delay 1, 0;
    %load/vec4 v000001f1a76ae780_0;
    %inv;
    %store/vec4 v000001f1a76ae780_0, 0, 1;
    %jmp T_6.0;
    %end;
    .thread T_6;
    .scope S_000001f1a765acf0;
T_7 ;
    %vpi_call/w 3 25 "$dumpfile", "FIFO.vcd" {0 0 0};
    %vpi_call/w 3 26 "$dumpvars", 32'sb00000000000000000000000000000000, S_000001f1a765ae80 {0 0 0};
    %vpi_call/w 3 27 "$monitor", "Data: %d, Empty: %b, Full: %b, DataOut: %d.", v000001f1a764a170_0, v000001f1a764a2b0_0, v000001f1a76adce0_0, v000001f1a764a210_0 {0 0 0};
    %end;
    .thread T_7;
    .scope S_000001f1a765acf0;
T_8 ;
    %delay 5, 0;
    %vpi_call/w 3 32 "$finish" {0 0 0};
    %end;
    .thread T_8;
# The file index is used to find the file name in the following table.
:file_names 5;
    "N/A";
    "<interactive>";
    "-";
    "tb_FIFO.sv";
    "./FIFO.sv";
