{"sha": "8cb0a27f93c1340fe07c02fdca86280d6d5d37fe", "node_id": "MDY6Q29tbWl0MTM2NTMxMDA6OGNiMGEyN2Y5M2MxMzQwZmUwN2MwMmZkY2E4NjI4MGQ2ZDVkMzdmZQ==", "commit": {"author": {"name": "Alexander Ivchenko", "email": "alexander.ivchenko@intel.com", "date": "2014-08-29T12:32:39Z"}, "committer": {"name": "Kirill Yukhin", "email": "kyukhin@gcc.gnu.org", "date": "2014-08-29T12:32:39Z"}, "message": "AVX-512. Add SI/DI masked interleave.\n\ngcc/\n\t* config/i386/sse.md\n\t(define_insn \"avx2_interleave_highv4di<mask_name>\"): Add masking.\n\t(define_insn \"vec_interleave_highv2di<mask_name>\"): Ditto.\n\t(define_insn \"avx2_interleave_lowv4di<mask_name>\"): Ditto.\n\t(define_insn \"vec_interleave_lowv2di<mask_name>\"): Ditto.\n\n\nCo-Authored-By: Andrey Turetskiy <andrey.turetskiy@intel.com>\nCo-Authored-By: Anna Tikhonova <anna.tikhonova@intel.com>\nCo-Authored-By: Ilya Tocar <ilya.tocar@intel.com>\nCo-Authored-By: Ilya Verbin <ilya.verbin@intel.com>\nCo-Authored-By: Kirill Yukhin <kirill.yukhin@intel.com>\nCo-Authored-By: Maxim Kuznetsov <maxim.kuznetsov@intel.com>\nCo-Authored-By: Michael Zolotukhin <michael.v.zolotukhin@intel.com>\n\nFrom-SVN: r214726", "tree": {"sha": "dc273216fa001df779f8d6ae6713ac45b0b91a1f", "url": "https://api.github.com/repos/Rust-GCC/gccrs/git/trees/dc273216fa001df779f8d6ae6713ac45b0b91a1f"}, "url": "https://api.github.com/repos/Rust-GCC/gccrs/git/commits/8cb0a27f93c1340fe07c02fdca86280d6d5d37fe", "comment_count": 0, "verification": {"verified": false, "reason": "unsigned", "signature": null, "payload": null}}, "url": "https://api.github.com/repos/Rust-GCC/gccrs/commits/8cb0a27f93c1340fe07c02fdca86280d6d5d37fe", "html_url": "https://github.com/Rust-GCC/gccrs/commit/8cb0a27f93c1340fe07c02fdca86280d6d5d37fe", "comments_url": "https://api.github.com/repos/Rust-GCC/gccrs/commits/8cb0a27f93c1340fe07c02fdca86280d6d5d37fe/comments", "author": null, "committer": null, "parents": [{"sha": "4a90ee35f91253673ffc532853cd45f5972d815e", "url": "https://api.github.com/repos/Rust-GCC/gccrs/commits/4a90ee35f91253673ffc532853cd45f5972d815e", "html_url": "https://github.com/Rust-GCC/gccrs/commit/4a90ee35f91253673ffc532853cd45f5972d815e"}], "stats": {"total": 67, "additions": 41, "deletions": 26}, "files": [{"sha": "8470214571912340fb37fb5ca1867982b7164630", "filename": "gcc/ChangeLog", "status": "modified", "additions": 16, "deletions": 1, "changes": 17, "blob_url": "https://github.com/Rust-GCC/gccrs/blob/8cb0a27f93c1340fe07c02fdca86280d6d5d37fe/gcc%2FChangeLog", "raw_url": "https://github.com/Rust-GCC/gccrs/raw/8cb0a27f93c1340fe07c02fdca86280d6d5d37fe/gcc%2FChangeLog", "contents_url": "https://api.github.com/repos/Rust-GCC/gccrs/contents/gcc%2FChangeLog?ref=8cb0a27f93c1340fe07c02fdca86280d6d5d37fe", "patch": "@@ -1,4 +1,19 @@\n-2014-08-28  Alexander Ivchenko  <alexander.ivchenko@intel.com>\n+2014-08-29  Alexander Ivchenko  <alexander.ivchenko@intel.com>\n+\t    Maxim Kuznetsov  <maxim.kuznetsov@intel.com>\n+\t    Anna Tikhonova  <anna.tikhonova@intel.com>\n+\t    Ilya Tocar  <ilya.tocar@intel.com>\n+\t    Andrey Turetskiy  <andrey.turetskiy@intel.com>\n+\t    Ilya Verbin  <ilya.verbin@intel.com>\n+\t    Kirill Yukhin  <kirill.yukhin@intel.com>\n+\t    Michael Zolotukhin  <michael.v.zolotukhin@intel.com>\n+\n+\t* config/i386/sse.md\n+\t(define_insn \"avx2_interleave_highv4di<mask_name>\"): Add masking.\n+\t(define_insn \"vec_interleave_highv2di<mask_name>\"): Ditto.\n+\t(define_insn \"avx2_interleave_lowv4di<mask_name>\"): Ditto.\n+\t(define_insn \"vec_interleave_lowv2di<mask_name>\"): Ditto.\n+\n+2014-08-29  Alexander Ivchenko  <alexander.ivchenko@intel.com>\n \t    Maxim Kuznetsov  <maxim.kuznetsov@intel.com>\n \t    Anna Tikhonova  <anna.tikhonova@intel.com>\n \t    Ilya Tocar  <ilya.tocar@intel.com>"}, {"sha": "8287b3b77920e416ac97e0e01b7690c9e05c3056", "filename": "gcc/config/i386/sse.md", "status": "modified", "additions": 25, "deletions": 25, "changes": 50, "blob_url": "https://github.com/Rust-GCC/gccrs/blob/8cb0a27f93c1340fe07c02fdca86280d6d5d37fe/gcc%2Fconfig%2Fi386%2Fsse.md", "raw_url": "https://github.com/Rust-GCC/gccrs/raw/8cb0a27f93c1340fe07c02fdca86280d6d5d37fe/gcc%2Fconfig%2Fi386%2Fsse.md", "contents_url": "https://api.github.com/repos/Rust-GCC/gccrs/contents/gcc%2Fconfig%2Fi386%2Fsse.md?ref=8cb0a27f93c1340fe07c02fdca86280d6d5d37fe", "patch": "@@ -7518,18 +7518,18 @@\n })\n \n ;; punpcklqdq and punpckhqdq are shorter than shufpd.\n-(define_insn \"avx2_interleave_highv4di\"\n-  [(set (match_operand:V4DI 0 \"register_operand\" \"=x\")\n+(define_insn \"avx2_interleave_highv4di<mask_name>\"\n+  [(set (match_operand:V4DI 0 \"register_operand\" \"=v\")\n \t(vec_select:V4DI\n \t  (vec_concat:V8DI\n-\t    (match_operand:V4DI 1 \"register_operand\" \"x\")\n-\t    (match_operand:V4DI 2 \"nonimmediate_operand\" \"xm\"))\n+\t    (match_operand:V4DI 1 \"register_operand\" \"v\")\n+\t    (match_operand:V4DI 2 \"nonimmediate_operand\" \"vm\"))\n \t  (parallel [(const_int 1)\n \t\t     (const_int 5)\n \t\t     (const_int 3)\n \t\t     (const_int 7)])))]\n-  \"TARGET_AVX2\"\n-  \"vpunpckhqdq\\t{%2, %1, %0|%0, %1, %2}\"\n+  \"TARGET_AVX2 && <mask_avx512vl_condition>\"\n+  \"vpunpckhqdq\\t{%2, %1, %0<mask_operand3>|%0<mask_operand3>, %1, %2}\"\n   [(set_attr \"type\" \"sselog\")\n    (set_attr \"prefix\" \"vex\")\n    (set_attr \"mode\" \"OI\")])\n@@ -7550,36 +7550,36 @@\n    (set_attr \"prefix\" \"evex\")\n    (set_attr \"mode\" \"XI\")])\n \n-(define_insn \"vec_interleave_highv2di\"\n-  [(set (match_operand:V2DI 0 \"register_operand\" \"=x,x\")\n+(define_insn \"vec_interleave_highv2di<mask_name>\"\n+  [(set (match_operand:V2DI 0 \"register_operand\" \"=x,v\")\n \t(vec_select:V2DI\n \t  (vec_concat:V4DI\n-\t    (match_operand:V2DI 1 \"register_operand\" \"0,x\")\n-\t    (match_operand:V2DI 2 \"nonimmediate_operand\" \"xm,xm\"))\n+\t    (match_operand:V2DI 1 \"register_operand\" \"0,v\")\n+\t    (match_operand:V2DI 2 \"nonimmediate_operand\" \"xm,vm\"))\n \t  (parallel [(const_int 1)\n \t\t     (const_int 3)])))]\n-  \"TARGET_SSE2\"\n+  \"TARGET_SSE2 && <mask_avx512vl_condition>\"\n   \"@\n    punpckhqdq\\t{%2, %0|%0, %2}\n-   vpunpckhqdq\\t{%2, %1, %0|%0, %1, %2}\"\n+   vpunpckhqdq\\t{%2, %1, %0<mask_operand3>|%0<mask_operand3>, %1, %2}\"\n   [(set_attr \"isa\" \"noavx,avx\")\n    (set_attr \"type\" \"sselog\")\n    (set_attr \"prefix_data16\" \"1,*\")\n-   (set_attr \"prefix\" \"orig,vex\")\n+   (set_attr \"prefix\" \"orig,<mask_prefix>\")\n    (set_attr \"mode\" \"TI\")])\n \n-(define_insn \"avx2_interleave_lowv4di\"\n-  [(set (match_operand:V4DI 0 \"register_operand\" \"=x\")\n+(define_insn \"avx2_interleave_lowv4di<mask_name>\"\n+  [(set (match_operand:V4DI 0 \"register_operand\" \"=v\")\n \t(vec_select:V4DI\n \t  (vec_concat:V8DI\n-\t    (match_operand:V4DI 1 \"register_operand\" \"x\")\n-\t    (match_operand:V4DI 2 \"nonimmediate_operand\" \"xm\"))\n+\t    (match_operand:V4DI 1 \"register_operand\" \"v\")\n+\t    (match_operand:V4DI 2 \"nonimmediate_operand\" \"vm\"))\n \t  (parallel [(const_int 0)\n \t\t     (const_int 4)\n \t\t     (const_int 2)\n \t\t     (const_int 6)])))]\n-  \"TARGET_AVX2\"\n-  \"vpunpcklqdq\\t{%2, %1, %0|%0, %1, %2}\"\n+  \"TARGET_AVX2 && <mask_avx512vl_condition>\"\n+  \"vpunpcklqdq\\t{%2, %1, %0<mask_operand3>|%0<mask_operand3>, %1, %2}\"\n   [(set_attr \"type\" \"sselog\")\n    (set_attr \"prefix\" \"vex\")\n    (set_attr \"mode\" \"OI\")])\n@@ -7600,18 +7600,18 @@\n    (set_attr \"prefix\" \"evex\")\n    (set_attr \"mode\" \"XI\")])\n \n-(define_insn \"vec_interleave_lowv2di\"\n-  [(set (match_operand:V2DI 0 \"register_operand\" \"=x,x\")\n+(define_insn \"vec_interleave_lowv2di<mask_name>\"\n+  [(set (match_operand:V2DI 0 \"register_operand\" \"=x,v\")\n \t(vec_select:V2DI\n \t  (vec_concat:V4DI\n-\t    (match_operand:V2DI 1 \"register_operand\" \"0,x\")\n-\t    (match_operand:V2DI 2 \"nonimmediate_operand\" \"xm,xm\"))\n+\t    (match_operand:V2DI 1 \"register_operand\" \"0,v\")\n+\t    (match_operand:V2DI 2 \"nonimmediate_operand\" \"xm,vm\"))\n \t  (parallel [(const_int 0)\n \t\t     (const_int 2)])))]\n-  \"TARGET_SSE2\"\n+  \"TARGET_SSE2 && <mask_avx512vl_condition>\"\n   \"@\n    punpcklqdq\\t{%2, %0|%0, %2}\n-   vpunpcklqdq\\t{%2, %1, %0|%0, %1, %2}\"\n+   vpunpcklqdq\\t{%2, %1, %0<mask_operand3>|%0<mask_operand3>, %1, %2}\"\n   [(set_attr \"isa\" \"noavx,avx\")\n    (set_attr \"type\" \"sselog\")\n    (set_attr \"prefix_data16\" \"1,*\")"}]}