
*** Running vivado
    with args -log top.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source top.tcl


****** Vivado v2017.4 (64-bit)
  **** SW Build 2086221 on Fri Dec 15 20:55:39 MST 2017
  **** IP Build 2085800 on Fri Dec 15 22:25:07 MST 2017
    ** Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.

source top.tcl -notrace
Command: synth_design -top top -part xc7a35tcsg324-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 560 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 387.430 ; gain = 97.238
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'top' [Y:/Vivado_Projects/alu/alu.srcs/sources_1/imports/new/top.v:23]
INFO: [Synth 8-638] synthesizing module 'fibo' [Y:/Vivado_Projects/alu/alu.srcs/sources_1/imports/new/fibo.v:23]
INFO: [Synth 8-638] synthesizing module 'alu' [Y:/Vivado_Projects/alu/alu.srcs/sources_1/imports/new/alu.v:23]
INFO: [Synth 8-256] done synthesizing module 'alu' (1#1) [Y:/Vivado_Projects/alu/alu.srcs/sources_1/imports/new/alu.v:23]
INFO: [Synth 8-256] done synthesizing module 'fibo' (2#1) [Y:/Vivado_Projects/alu/alu.srcs/sources_1/imports/new/fibo.v:23]
INFO: [Synth 8-638] synthesizing module 'cumsum' [Y:/Vivado_Projects/alu/alu.srcs/sources_1/imports/new/cumsum.v:23]
INFO: [Synth 8-256] done synthesizing module 'cumsum' (3#1) [Y:/Vivado_Projects/alu/alu.srcs/sources_1/imports/new/cumsum.v:23]
INFO: [Synth 8-638] synthesizing module 'divclk' [Y:/Vivado_Projects/alu/alu.srcs/sources_1/imports/new/divclk.v:23]
INFO: [Synth 8-256] done synthesizing module 'divclk' (4#1) [Y:/Vivado_Projects/alu/alu.srcs/sources_1/imports/new/divclk.v:23]
INFO: [Synth 8-638] synthesizing module 'digit' [Y:/Vivado_Projects/alu/alu.srcs/sources_1/imports/new/digit.v:23]
INFO: [Synth 8-226] default block is never used [Y:/Vivado_Projects/alu/alu.srcs/sources_1/imports/new/digit.v:38]
INFO: [Synth 8-226] default block is never used [Y:/Vivado_Projects/alu/alu.srcs/sources_1/imports/new/digit.v:49]
INFO: [Synth 8-256] done synthesizing module 'digit' (5#1) [Y:/Vivado_Projects/alu/alu.srcs/sources_1/imports/new/digit.v:23]
INFO: [Synth 8-256] done synthesizing module 'top' (6#1) [Y:/Vivado_Projects/alu/alu.srcs/sources_1/imports/new/top.v:23]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 439.512 ; gain = 149.320
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 439.512 ; gain = 149.320
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7a35tcsg324-1
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [Y:/Vivado_Projects/alu/alu.srcs/constrs_1/imports/new/restrict.xdc]
WARNING: [Vivado 12-584] No ports matched 'result[15]'. [Y:/Vivado_Projects/alu/alu.srcs/constrs_1/imports/new/restrict.xdc:17]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [Y:/Vivado_Projects/alu/alu.srcs/constrs_1/imports/new/restrict.xdc:17]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'result[14]'. [Y:/Vivado_Projects/alu/alu.srcs/constrs_1/imports/new/restrict.xdc:18]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [Y:/Vivado_Projects/alu/alu.srcs/constrs_1/imports/new/restrict.xdc:18]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'result[13]'. [Y:/Vivado_Projects/alu/alu.srcs/constrs_1/imports/new/restrict.xdc:19]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [Y:/Vivado_Projects/alu/alu.srcs/constrs_1/imports/new/restrict.xdc:19]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'result[12]'. [Y:/Vivado_Projects/alu/alu.srcs/constrs_1/imports/new/restrict.xdc:20]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [Y:/Vivado_Projects/alu/alu.srcs/constrs_1/imports/new/restrict.xdc:20]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'result[11]'. [Y:/Vivado_Projects/alu/alu.srcs/constrs_1/imports/new/restrict.xdc:21]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [Y:/Vivado_Projects/alu/alu.srcs/constrs_1/imports/new/restrict.xdc:21]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'result[10]'. [Y:/Vivado_Projects/alu/alu.srcs/constrs_1/imports/new/restrict.xdc:22]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [Y:/Vivado_Projects/alu/alu.srcs/constrs_1/imports/new/restrict.xdc:22]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'result[9]'. [Y:/Vivado_Projects/alu/alu.srcs/constrs_1/imports/new/restrict.xdc:23]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [Y:/Vivado_Projects/alu/alu.srcs/constrs_1/imports/new/restrict.xdc:23]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'result[8]'. [Y:/Vivado_Projects/alu/alu.srcs/constrs_1/imports/new/restrict.xdc:24]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [Y:/Vivado_Projects/alu/alu.srcs/constrs_1/imports/new/restrict.xdc:24]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'result[7]'. [Y:/Vivado_Projects/alu/alu.srcs/constrs_1/imports/new/restrict.xdc:25]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [Y:/Vivado_Projects/alu/alu.srcs/constrs_1/imports/new/restrict.xdc:25]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'result[6]'. [Y:/Vivado_Projects/alu/alu.srcs/constrs_1/imports/new/restrict.xdc:26]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [Y:/Vivado_Projects/alu/alu.srcs/constrs_1/imports/new/restrict.xdc:26]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'result[5]'. [Y:/Vivado_Projects/alu/alu.srcs/constrs_1/imports/new/restrict.xdc:27]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [Y:/Vivado_Projects/alu/alu.srcs/constrs_1/imports/new/restrict.xdc:27]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'result[4]'. [Y:/Vivado_Projects/alu/alu.srcs/constrs_1/imports/new/restrict.xdc:28]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [Y:/Vivado_Projects/alu/alu.srcs/constrs_1/imports/new/restrict.xdc:28]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'result[3]'. [Y:/Vivado_Projects/alu/alu.srcs/constrs_1/imports/new/restrict.xdc:29]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [Y:/Vivado_Projects/alu/alu.srcs/constrs_1/imports/new/restrict.xdc:29]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'result[2]'. [Y:/Vivado_Projects/alu/alu.srcs/constrs_1/imports/new/restrict.xdc:30]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [Y:/Vivado_Projects/alu/alu.srcs/constrs_1/imports/new/restrict.xdc:30]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'result[1]'. [Y:/Vivado_Projects/alu/alu.srcs/constrs_1/imports/new/restrict.xdc:31]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [Y:/Vivado_Projects/alu/alu.srcs/constrs_1/imports/new/restrict.xdc:31]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'result[0]'. [Y:/Vivado_Projects/alu/alu.srcs/constrs_1/imports/new/restrict.xdc:32]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [Y:/Vivado_Projects/alu/alu.srcs/constrs_1/imports/new/restrict.xdc:32]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
Finished Parsing XDC File [Y:/Vivado_Projects/alu/alu.srcs/constrs_1/imports/new/restrict.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [Y:/Vivado_Projects/alu/alu.srcs/constrs_1/imports/new/restrict.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/top_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/top_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Completed Processing XDC Constraints

INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.003 . Memory (MB): peak = 767.551 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:15 ; elapsed = 00:00:17 . Memory (MB): peak = 767.551 ; gain = 477.359
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a35tcsg324-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:15 ; elapsed = 00:00:17 . Memory (MB): peak = 767.551 ; gain = 477.359
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:15 ; elapsed = 00:00:17 . Memory (MB): peak = 767.551 ; gain = 477.359
---------------------------------------------------------------------------------
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [Y:/Vivado_Projects/alu/alu.srcs/sources_1/imports/new/alu.v:33]
WARNING: [Synth 8-6014] Unused sequential element count_reg was removed.  [Y:/Vivado_Projects/alu/alu.srcs/sources_1/imports/new/fibo.v:46]
WARNING: [Synth 8-6014] Unused sequential element regB_reg was removed.  [Y:/Vivado_Projects/alu/alu.srcs/sources_1/imports/new/cumsum.v:38]
WARNING: [Synth 8-6014] Unused sequential element data_reg was removed.  [Y:/Vivado_Projects/alu/alu.srcs/sources_1/imports/new/divclk.v:29]
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:15 ; elapsed = 00:00:17 . Memory (MB): peak = 767.551 ; gain = 477.359
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     32 Bit       Adders := 2     
	   2 Input      5 Bit       Adders := 1     
	   2 Input      2 Bit       Adders := 1     
+---XORs : 
	   2 Input     32 Bit         XORs := 2     
+---Registers : 
	               32 Bit    Registers := 3     
	                5 Bit    Registers := 1     
	                2 Bit    Registers := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 4     
	   7 Input     32 Bit        Muxes := 2     
	   2 Input     16 Bit        Muxes := 1     
	   4 Input      4 Bit        Muxes := 2     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module top 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
Module alu 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     32 Bit       Adders := 1     
+---XORs : 
	   2 Input     32 Bit         XORs := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 2     
	   7 Input     32 Bit        Muxes := 1     
Module fibo 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 2     
	                5 Bit    Registers := 1     
Module cumsum 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module digit 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
+---Muxes : 
	   4 Input      4 Bit        Muxes := 2     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 90 (col length:60)
BRAMs: 100 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-6014] Unused sequential element my_fib/count_reg was removed.  [Y:/Vivado_Projects/alu/alu.srcs/sources_1/imports/new/fibo.v:46]
WARNING: [Synth 8-6014] Unused sequential element my_cumsum/regB_reg was removed.  [Y:/Vivado_Projects/alu/alu.srcs/sources_1/imports/new/cumsum.v:38]
WARNING: [Synth 8-6014] Unused sequential element my_divclk/data_reg was removed.  [Y:/Vivado_Projects/alu/alu.srcs/sources_1/imports/new/divclk.v:29]
WARNING: [Synth 8-3332] Sequential element (my_fib/regA_reg[31]) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (my_fib/regA_reg[30]) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (my_fib/regA_reg[29]) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (my_fib/regA_reg[28]) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (my_fib/regA_reg[27]) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (my_fib/regA_reg[26]) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (my_fib/regA_reg[25]) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (my_fib/regA_reg[24]) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (my_fib/regA_reg[23]) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (my_fib/regA_reg[22]) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (my_fib/regA_reg[21]) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (my_fib/regA_reg[20]) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (my_fib/regA_reg[19]) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (my_fib/regA_reg[18]) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (my_fib/regA_reg[17]) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (my_fib/regA_reg[16]) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (my_fib/regB_reg[31]) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (my_fib/regB_reg[30]) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (my_fib/regB_reg[29]) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (my_fib/regB_reg[28]) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (my_fib/regB_reg[27]) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (my_fib/regB_reg[26]) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (my_fib/regB_reg[25]) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (my_fib/regB_reg[24]) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (my_fib/regB_reg[23]) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (my_fib/regB_reg[22]) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (my_fib/regB_reg[21]) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (my_fib/regB_reg[20]) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (my_fib/regB_reg[19]) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (my_fib/regB_reg[18]) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (my_fib/regB_reg[17]) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (my_fib/regB_reg[16]) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (my_cumsum/regA_reg[31]) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (my_cumsum/regA_reg[30]) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (my_cumsum/regA_reg[29]) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (my_cumsum/regA_reg[28]) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (my_cumsum/regA_reg[27]) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (my_cumsum/regA_reg[26]) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (my_cumsum/regA_reg[25]) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (my_cumsum/regA_reg[24]) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (my_cumsum/regA_reg[23]) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (my_cumsum/regA_reg[22]) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (my_cumsum/regA_reg[21]) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (my_cumsum/regA_reg[20]) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (my_cumsum/regA_reg[19]) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (my_cumsum/regA_reg[18]) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (my_cumsum/regA_reg[17]) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (my_cumsum/regA_reg[16]) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (my_divclk/data_reg[19]) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (my_divclk/data_reg[20]) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (my_divclk/data_reg[21]) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (my_divclk/data_reg[22]) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (my_divclk/data_reg[23]) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (my_divclk/data_reg[24]) is unused and will be removed from module top.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:16 ; elapsed = 00:00:18 . Memory (MB): peak = 767.551 ; gain = 477.359
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:24 ; elapsed = 00:00:26 . Memory (MB): peak = 767.551 ; gain = 477.359
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:24 ; elapsed = 00:00:27 . Memory (MB): peak = 767.551 ; gain = 477.359
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:25 ; elapsed = 00:00:27 . Memory (MB): peak = 786.426 ; gain = 496.234
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:25 ; elapsed = 00:00:27 . Memory (MB): peak = 786.426 ; gain = 496.234
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:25 ; elapsed = 00:00:27 . Memory (MB): peak = 786.426 ; gain = 496.234
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:25 ; elapsed = 00:00:28 . Memory (MB): peak = 786.426 ; gain = 496.234
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:25 ; elapsed = 00:00:28 . Memory (MB): peak = 786.426 ; gain = 496.234
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:25 ; elapsed = 00:00:28 . Memory (MB): peak = 786.426 ; gain = 496.234
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:25 ; elapsed = 00:00:28 . Memory (MB): peak = 786.426 ; gain = 496.234
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-------+------+
|      |Cell   |Count |
+------+-------+------+
|1     |BUFG   |     1|
|2     |CARRY4 |    25|
|3     |LUT1   |     4|
|4     |LUT2   |    51|
|5     |LUT3   |     3|
|6     |LUT4   |    16|
|7     |LUT5   |    18|
|8     |LUT6   |     1|
|9     |FDRE   |   100|
|10    |FDSE   |     6|
|11    |IBUF   |     8|
|12    |OBUF   |    11|
+------+-------+------+

Report Instance Areas: 
+------+------------+-------+------+
|      |Instance    |Module |Cells |
+------+------------+-------+------+
|1     |top         |       |   244|
|2     |  my_cumsum |cumsum |   119|
|3     |    myalu   |alu_0  |    19|
|4     |  my_digit  |digit  |     8|
|5     |  my_divclk |divclk |    25|
|6     |  my_fib    |fibo   |    72|
|7     |    myalu   |alu    |     8|
+------+------------+-------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:25 ; elapsed = 00:00:28 . Memory (MB): peak = 786.426 ; gain = 496.234
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 60 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:16 ; elapsed = 00:00:22 . Memory (MB): peak = 786.426 ; gain = 168.195
Synthesis Optimization Complete : Time (s): cpu = 00:00:26 ; elapsed = 00:00:28 . Memory (MB): peak = 786.426 ; gain = 496.234
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 33 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
27 Infos, 76 Warnings, 16 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:27 ; elapsed = 00:00:31 . Memory (MB): peak = 786.426 ; gain = 508.477
INFO: [Common 17-1381] The checkpoint 'Y:/Vivado_Projects/alu/alu.runs/synth_1/top.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file top_utilization_synth.rpt -pb top_utilization_synth.pb
report_utilization: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.023 . Memory (MB): peak = 786.426 ; gain = 0.000
INFO: [Common 17-206] Exiting Vivado at Sun Oct 18 11:52:29 2020...
