
RBCS_READ_BATTERY_DATA.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   0000010c  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0000ac7c  08000110  08000110  00001110  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000280  0800ad8c  0800ad8c  0000bd8c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  0800b00c  0800b00c  0000d078  2**0
                  CONTENTS, READONLY
  4 .ARM          00000000  0800b00c  0800b00c  0000d078  2**0
                  CONTENTS, READONLY
  5 .preinit_array 00000000  0800b00c  0800b00c  0000d078  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  0800b00c  0800b00c  0000c00c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  0800b010  0800b010  0000c010  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         00000078  20000000  0800b014  0000d000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          000033b8  20000078  0800b08c  0000d078  2**3
                  ALLOC
 10 ._user_heap_stack 00000600  20003430  0800b08c  0000d430  2**0
                  ALLOC
 11 .ARM.attributes 00000029  00000000  00000000  0000d078  2**0
                  CONTENTS, READONLY
 12 .debug_info   0001f66e  00000000  00000000  0000d0a1  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00004fa6  00000000  00000000  0002c70f  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 000018b8  00000000  00000000  000316b8  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_rnglists 0000130b  00000000  00000000  00032f70  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  0001c238  00000000  00000000  0003427b  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   0001efb2  00000000  00000000  000504b3  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    00098325  00000000  00000000  0006f465  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000043  00000000  00000000  0010778a  2**0
                  CONTENTS, READONLY
 20 .debug_frame  0000677c  00000000  00000000  001077d0  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 0000008c  00000000  00000000  0010df4c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000110 <__do_global_dtors_aux>:
 8000110:	b510      	push	{r4, lr}
 8000112:	4c05      	ldr	r4, [pc, #20]	@ (8000128 <__do_global_dtors_aux+0x18>)
 8000114:	7823      	ldrb	r3, [r4, #0]
 8000116:	b933      	cbnz	r3, 8000126 <__do_global_dtors_aux+0x16>
 8000118:	4b04      	ldr	r3, [pc, #16]	@ (800012c <__do_global_dtors_aux+0x1c>)
 800011a:	b113      	cbz	r3, 8000122 <__do_global_dtors_aux+0x12>
 800011c:	4804      	ldr	r0, [pc, #16]	@ (8000130 <__do_global_dtors_aux+0x20>)
 800011e:	f3af 8000 	nop.w
 8000122:	2301      	movs	r3, #1
 8000124:	7023      	strb	r3, [r4, #0]
 8000126:	bd10      	pop	{r4, pc}
 8000128:	20000078 	.word	0x20000078
 800012c:	00000000 	.word	0x00000000
 8000130:	0800ad74 	.word	0x0800ad74

08000134 <frame_dummy>:
 8000134:	b508      	push	{r3, lr}
 8000136:	4b03      	ldr	r3, [pc, #12]	@ (8000144 <frame_dummy+0x10>)
 8000138:	b11b      	cbz	r3, 8000142 <frame_dummy+0xe>
 800013a:	4903      	ldr	r1, [pc, #12]	@ (8000148 <frame_dummy+0x14>)
 800013c:	4803      	ldr	r0, [pc, #12]	@ (800014c <frame_dummy+0x18>)
 800013e:	f3af 8000 	nop.w
 8000142:	bd08      	pop	{r3, pc}
 8000144:	00000000 	.word	0x00000000
 8000148:	2000007c 	.word	0x2000007c
 800014c:	0800ad74 	.word	0x0800ad74

08000150 <default_parameter_init>:
#define EEPROM_MAGIC_NUMBER	0xAAAA

#define MIN_STORAGE_BAUDRATE	1
#define DEF_STORAGE_BAUDRATE	10
#define MAX_STORAGE_BAUDRATE	10
void default_parameter_init(DeviceHSM_t* hsm) {
 8000150:	b580      	push	{r7, lr}
 8000152:	b082      	sub	sp, #8
 8000154:	af00      	add	r7, sp, #0
 8000156:	6078      	str	r0, [r7, #4]
	EE_Init(&hsm->storage, sizeof(Storage_t));
 8000158:	687b      	ldr	r3, [r7, #4]
 800015a:	f203 3382 	addw	r3, r3, #898	@ 0x382
 800015e:	2104      	movs	r1, #4
 8000160:	4618      	mov	r0, r3
 8000162:	f004 fddd 	bl	8004d20 <EE_Init>
	if (hsm == NULL) return;
 8000166:	687b      	ldr	r3, [r7, #4]
 8000168:	2b00      	cmp	r3, #0
 800016a:	d014      	beq.n	8000196 <default_parameter_init+0x46>
	EE_Read();
 800016c:	f004 fe4e 	bl	8004e0c <EE_Read>
	if(hsm->storage.magic != EEPROM_MAGIC_NUMBER) {
 8000170:	687b      	ldr	r3, [r7, #4]
 8000172:	f8b3 3384 	ldrh.w	r3, [r3, #900]	@ 0x384
 8000176:	f64a 22aa 	movw	r2, #43690	@ 0xaaaa
 800017a:	4293      	cmp	r3, r2
 800017c:	d00c      	beq.n	8000198 <default_parameter_init+0x48>
		hsm->storage.magic = EEPROM_MAGIC_NUMBER;
 800017e:	687b      	ldr	r3, [r7, #4]
 8000180:	f64a 22aa 	movw	r2, #43690	@ 0xaaaa
 8000184:	f8a3 2384 	strh.w	r2, [r3, #900]	@ 0x384
		hsm->storage.baudrate = DEF_STORAGE_BAUDRATE;
 8000188:	687b      	ldr	r3, [r7, #4]
 800018a:	220a      	movs	r2, #10
 800018c:	f883 2382 	strb.w	r2, [r3, #898]	@ 0x382
		EE_Write();
 8000190:	f004 fe62 	bl	8004e58 <EE_Write>
 8000194:	e000      	b.n	8000198 <default_parameter_init+0x48>
	if (hsm == NULL) return;
 8000196:	bf00      	nop
	}
}
 8000198:	3708      	adds	r7, #8
 800019a:	46bd      	mov	sp, r7
 800019c:	bd80      	pop	{r7, pc}
	...

080001a0 <BaudrateCodeToValue>:
 * @brief Convert baudrate code to actual baudrate value
 * @param code: Baudrate code (1-10)
 * @return Baudrate value, or 0 if invalid code
 */
uint32_t BaudrateCodeToValue(uint8_t code)
{
 80001a0:	b480      	push	{r7}
 80001a2:	b083      	sub	sp, #12
 80001a4:	af00      	add	r7, sp, #0
 80001a6:	4603      	mov	r3, r0
 80001a8:	71fb      	strb	r3, [r7, #7]
    switch(code)
 80001aa:	79fb      	ldrb	r3, [r7, #7]
 80001ac:	3b01      	subs	r3, #1
 80001ae:	2b09      	cmp	r3, #9
 80001b0:	d834      	bhi.n	800021c <BaudrateCodeToValue+0x7c>
 80001b2:	a201      	add	r2, pc, #4	@ (adr r2, 80001b8 <BaudrateCodeToValue+0x18>)
 80001b4:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80001b8:	080001e1 	.word	0x080001e1
 80001bc:	080001e7 	.word	0x080001e7
 80001c0:	080001ed 	.word	0x080001ed
 80001c4:	080001f3 	.word	0x080001f3
 80001c8:	080001f9 	.word	0x080001f9
 80001cc:	080001ff 	.word	0x080001ff
 80001d0:	08000205 	.word	0x08000205
 80001d4:	0800020b 	.word	0x0800020b
 80001d8:	08000211 	.word	0x08000211
 80001dc:	08000217 	.word	0x08000217
    {
        case 1:  return 1200;
 80001e0:	f44f 6396 	mov.w	r3, #1200	@ 0x4b0
 80001e4:	e01b      	b.n	800021e <BaudrateCodeToValue+0x7e>
        case 2:  return 2400;
 80001e6:	f44f 6316 	mov.w	r3, #2400	@ 0x960
 80001ea:	e018      	b.n	800021e <BaudrateCodeToValue+0x7e>
        case 3:  return 4800;
 80001ec:	f44f 5396 	mov.w	r3, #4800	@ 0x12c0
 80001f0:	e015      	b.n	800021e <BaudrateCodeToValue+0x7e>
        case 4:  return 9600;
 80001f2:	f44f 5316 	mov.w	r3, #9600	@ 0x2580
 80001f6:	e012      	b.n	800021e <BaudrateCodeToValue+0x7e>
        case 5:  return 14400;
 80001f8:	f44f 5361 	mov.w	r3, #14400	@ 0x3840
 80001fc:	e00f      	b.n	800021e <BaudrateCodeToValue+0x7e>
        case 6:  return 19200;
 80001fe:	f44f 4396 	mov.w	r3, #19200	@ 0x4b00
 8000202:	e00c      	b.n	800021e <BaudrateCodeToValue+0x7e>
        case 7:  return 38400;
 8000204:	f44f 4316 	mov.w	r3, #38400	@ 0x9600
 8000208:	e009      	b.n	800021e <BaudrateCodeToValue+0x7e>
        case 8:  return 56000;
 800020a:	f64d 23c0 	movw	r3, #56000	@ 0xdac0
 800020e:	e006      	b.n	800021e <BaudrateCodeToValue+0x7e>
        case 9:  return 57600;
 8000210:	f44f 4361 	mov.w	r3, #57600	@ 0xe100
 8000214:	e003      	b.n	800021e <BaudrateCodeToValue+0x7e>
        case 10: return 115200;
 8000216:	f44f 33e1 	mov.w	r3, #115200	@ 0x1c200
 800021a:	e000      	b.n	800021e <BaudrateCodeToValue+0x7e>
        default: return 0; // Invalid code
 800021c:	2300      	movs	r3, #0
    }
}
 800021e:	4618      	mov	r0, r3
 8000220:	370c      	adds	r7, #12
 8000222:	46bd      	mov	sp, r7
 8000224:	bc80      	pop	{r7}
 8000226:	4770      	bx	lr

08000228 <UART_Reconfigure>:
 * @param huart: Pointer to UART handle
 * @param baudrate: New baudrate value
 * @return HAL_StatusTypeDef: HAL_OK if successful
 */
HAL_StatusTypeDef UART_Reconfigure(UART_HandleTypeDef *huart, uint32_t baudrate)
{
 8000228:	b580      	push	{r7, lr}
 800022a:	b084      	sub	sp, #16
 800022c:	af00      	add	r7, sp, #0
 800022e:	6078      	str	r0, [r7, #4]
 8000230:	6039      	str	r1, [r7, #0]
    HAL_StatusTypeDef status;

    // Deinit UART
    if(HAL_UART_DeInit(huart) != HAL_OK)
 8000232:	6878      	ldr	r0, [r7, #4]
 8000234:	f003 fb2a 	bl	800388c <HAL_UART_DeInit>
 8000238:	4603      	mov	r3, r0
 800023a:	2b00      	cmp	r3, #0
 800023c:	d001      	beq.n	8000242 <UART_Reconfigure+0x1a>
    {
        return HAL_ERROR;
 800023e:	2301      	movs	r3, #1
 8000240:	e01a      	b.n	8000278 <UART_Reconfigure+0x50>
    }

    // Reconfigure with new baudrate
    huart->Init.BaudRate = baudrate;
 8000242:	687b      	ldr	r3, [r7, #4]
 8000244:	683a      	ldr	r2, [r7, #0]
 8000246:	605a      	str	r2, [r3, #4]
    huart->Init.WordLength = UART_WORDLENGTH_8B;
 8000248:	687b      	ldr	r3, [r7, #4]
 800024a:	2200      	movs	r2, #0
 800024c:	609a      	str	r2, [r3, #8]
    huart->Init.StopBits = UART_STOPBITS_1;
 800024e:	687b      	ldr	r3, [r7, #4]
 8000250:	2200      	movs	r2, #0
 8000252:	60da      	str	r2, [r3, #12]
    huart->Init.Parity = UART_PARITY_NONE;
 8000254:	687b      	ldr	r3, [r7, #4]
 8000256:	2200      	movs	r2, #0
 8000258:	611a      	str	r2, [r3, #16]
    huart->Init.Mode = UART_MODE_TX_RX;
 800025a:	687b      	ldr	r3, [r7, #4]
 800025c:	220c      	movs	r2, #12
 800025e:	615a      	str	r2, [r3, #20]
    huart->Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8000260:	687b      	ldr	r3, [r7, #4]
 8000262:	2200      	movs	r2, #0
 8000264:	619a      	str	r2, [r3, #24]
    huart->Init.OverSampling = UART_OVERSAMPLING_16;
 8000266:	687b      	ldr	r3, [r7, #4]
 8000268:	2200      	movs	r2, #0
 800026a:	61da      	str	r2, [r3, #28]

    // Reinit UART
    status = HAL_UART_Init(huart);
 800026c:	6878      	ldr	r0, [r7, #4]
 800026e:	f003 fabd 	bl	80037ec <HAL_UART_Init>
 8000272:	4603      	mov	r3, r0
 8000274:	73fb      	strb	r3, [r7, #15]

    return status;
 8000276:	7bfb      	ldrb	r3, [r7, #15]
}
 8000278:	4618      	mov	r0, r3
 800027a:	3710      	adds	r7, #16
 800027c:	46bd      	mov	sp, r7
 800027e:	bd80      	pop	{r7, pc}

08000280 <UART_ReconfigureByCode>:
 * @param huart: Pointer to UART handle
 * @param code: Baudrate code (1-10)
 * @return HAL_StatusTypeDef: HAL_OK if successful
 */
HAL_StatusTypeDef UART_ReconfigureByCode(UART_HandleTypeDef *huart, uint8_t code)
{
 8000280:	b580      	push	{r7, lr}
 8000282:	b084      	sub	sp, #16
 8000284:	af00      	add	r7, sp, #0
 8000286:	6078      	str	r0, [r7, #4]
 8000288:	460b      	mov	r3, r1
 800028a:	70fb      	strb	r3, [r7, #3]
    uint32_t baudrate = BaudrateCodeToValue(code);
 800028c:	78fb      	ldrb	r3, [r7, #3]
 800028e:	4618      	mov	r0, r3
 8000290:	f7ff ff86 	bl	80001a0 <BaudrateCodeToValue>
 8000294:	60f8      	str	r0, [r7, #12]

    if(baudrate == 0)
 8000296:	68fb      	ldr	r3, [r7, #12]
 8000298:	2b00      	cmp	r3, #0
 800029a:	d101      	bne.n	80002a0 <UART_ReconfigureByCode+0x20>
    {
        return HAL_ERROR; // Invalid code
 800029c:	2301      	movs	r3, #1
 800029e:	e004      	b.n	80002aa <UART_ReconfigureByCode+0x2a>
    }

    return UART_Reconfigure(huart, baudrate);
 80002a0:	68f9      	ldr	r1, [r7, #12]
 80002a2:	6878      	ldr	r0, [r7, #4]
 80002a4:	f7ff ffc0 	bl	8000228 <UART_Reconfigure>
 80002a8:	4603      	mov	r3, r0
}
 80002aa:	4618      	mov	r0, r3
 80002ac:	3710      	adds	r7, #16
 80002ae:	46bd      	mov	sp, r7
 80002b0:	bd80      	pop	{r7, pc}
	...

080002b4 <app_states_hsm_init>:
		"tSettingDone",
		hsmt_setting_done_tick_callback,
};


void app_states_hsm_init(DeviceHSM_t *me) {
 80002b4:	b580      	push	{r7, lr}
 80002b6:	b082      	sub	sp, #8
 80002b8:	af00      	add	r7, sp, #0
 80002ba:	6078      	str	r0, [r7, #4]

	hsmt_custom_tick_handle =  hsmTimerCreate(&hsmt_custom_tick_att, hsmTimerPeriodic, me);
 80002bc:	687a      	ldr	r2, [r7, #4]
 80002be:	2101      	movs	r1, #1
 80002c0:	4820      	ldr	r0, [pc, #128]	@ (8000344 <app_states_hsm_init+0x90>)
 80002c2:	f004 ff89 	bl	80051d8 <hsmTimerCreate>
 80002c6:	4603      	mov	r3, r0
 80002c8:	4a1f      	ldr	r2, [pc, #124]	@ (8000348 <app_states_hsm_init+0x94>)
 80002ca:	6013      	str	r3, [r2, #0]
	hsmt_turn_off_led_stt_tick_handle =  hsmTimerCreate(&hsmt_turn_off_led_stt_tick_att, hsmTimerOnce, me);
 80002cc:	687a      	ldr	r2, [r7, #4]
 80002ce:	2100      	movs	r1, #0
 80002d0:	481e      	ldr	r0, [pc, #120]	@ (800034c <app_states_hsm_init+0x98>)
 80002d2:	f004 ff81 	bl	80051d8 <hsmTimerCreate>
 80002d6:	4603      	mov	r3, r0
 80002d8:	4a1d      	ldr	r2, [pc, #116]	@ (8000350 <app_states_hsm_init+0x9c>)
 80002da:	6013      	str	r3, [r2, #0]
	hsmt_setting_done_tick_handle =  hsmTimerCreate(&hsmt_setting_done_tick_att, hsmTimerOnce, me);
 80002dc:	687a      	ldr	r2, [r7, #4]
 80002de:	2100      	movs	r1, #0
 80002e0:	481c      	ldr	r0, [pc, #112]	@ (8000354 <app_states_hsm_init+0xa0>)
 80002e2:	f004 ff79 	bl	80051d8 <hsmTimerCreate>
 80002e6:	4603      	mov	r3, r0
 80002e8:	4a1b      	ldr	r2, [pc, #108]	@ (8000358 <app_states_hsm_init+0xa4>)
 80002ea:	6013      	str	r3, [r2, #0]


	HSM_STATE_Create(&app_state_setting_baudrate, "s_setbaud", app_state_setting_baudrate_handler, NULL);
 80002ec:	2300      	movs	r3, #0
 80002ee:	4a1b      	ldr	r2, [pc, #108]	@ (800035c <app_states_hsm_init+0xa8>)
 80002f0:	491b      	ldr	r1, [pc, #108]	@ (8000360 <app_states_hsm_init+0xac>)
 80002f2:	481c      	ldr	r0, [pc, #112]	@ (8000364 <app_states_hsm_init+0xb0>)
 80002f4:	f004 fe20 	bl	8004f38 <HSM_STATE_Create>
	HSM_STATE_Create(&app_state_run, "s_run", app_state_run_handler, NULL);
 80002f8:	2300      	movs	r3, #0
 80002fa:	4a1b      	ldr	r2, [pc, #108]	@ (8000368 <app_states_hsm_init+0xb4>)
 80002fc:	491b      	ldr	r1, [pc, #108]	@ (800036c <app_states_hsm_init+0xb8>)
 80002fe:	481c      	ldr	r0, [pc, #112]	@ (8000370 <app_states_hsm_init+0xbc>)
 8000300:	f004 fe1a 	bl	8004f38 <HSM_STATE_Create>
	HSM_STATE_Create(&app_state_fault, "s_fault", app_state_fault_handler, NULL);
 8000304:	2300      	movs	r3, #0
 8000306:	4a1b      	ldr	r2, [pc, #108]	@ (8000374 <app_states_hsm_init+0xc0>)
 8000308:	491b      	ldr	r1, [pc, #108]	@ (8000378 <app_states_hsm_init+0xc4>)
 800030a:	481c      	ldr	r0, [pc, #112]	@ (800037c <app_states_hsm_init+0xc8>)
 800030c:	f004 fe14 	bl	8004f38 <HSM_STATE_Create>
	HSM_STATE_Create(&app_state_bat_not_connected, "s_not_connected", app_state_bat_not_connected_handler, NULL);
 8000310:	2300      	movs	r3, #0
 8000312:	4a1b      	ldr	r2, [pc, #108]	@ (8000380 <app_states_hsm_init+0xcc>)
 8000314:	491b      	ldr	r1, [pc, #108]	@ (8000384 <app_states_hsm_init+0xd0>)
 8000316:	481c      	ldr	r0, [pc, #112]	@ (8000388 <app_states_hsm_init+0xd4>)
 8000318:	f004 fe0e 	bl	8004f38 <HSM_STATE_Create>

	if(!me->modbus_address) {
 800031c:	687b      	ldr	r3, [r7, #4]
 800031e:	7a1b      	ldrb	r3, [r3, #8]
 8000320:	2b00      	cmp	r3, #0
 8000322:	d105      	bne.n	8000330 <app_states_hsm_init+0x7c>
		HSM_Create((HSM *)me, "app", &app_state_setting_baudrate);
 8000324:	4a0f      	ldr	r2, [pc, #60]	@ (8000364 <app_states_hsm_init+0xb0>)
 8000326:	4919      	ldr	r1, [pc, #100]	@ (800038c <app_states_hsm_init+0xd8>)
 8000328:	6878      	ldr	r0, [r7, #4]
 800032a:	f004 fe2d 	bl	8004f88 <HSM_Create>
	} else {
		HSM_Create((HSM *)me, "app", &app_state_run);
	}
}
 800032e:	e004      	b.n	800033a <app_states_hsm_init+0x86>
		HSM_Create((HSM *)me, "app", &app_state_run);
 8000330:	4a0f      	ldr	r2, [pc, #60]	@ (8000370 <app_states_hsm_init+0xbc>)
 8000332:	4916      	ldr	r1, [pc, #88]	@ (800038c <app_states_hsm_init+0xd8>)
 8000334:	6878      	ldr	r0, [r7, #4]
 8000336:	f004 fe27 	bl	8004f88 <HSM_Create>
}
 800033a:	bf00      	nop
 800033c:	3708      	adds	r7, #8
 800033e:	46bd      	mov	sp, r7
 8000340:	bd80      	pop	{r7, pc}
 8000342:	bf00      	nop
 8000344:	20000000 	.word	0x20000000
 8000348:	200000d4 	.word	0x200000d4
 800034c:	20000008 	.word	0x20000008
 8000350:	200000d8 	.word	0x200000d8
 8000354:	20000010 	.word	0x20000010
 8000358:	200000dc 	.word	0x200000dc
 800035c:	08000391 	.word	0x08000391
 8000360:	0800adb4 	.word	0x0800adb4
 8000364:	20000094 	.word	0x20000094
 8000368:	080004c5 	.word	0x080004c5
 800036c:	0800adc0 	.word	0x0800adc0
 8000370:	200000a4 	.word	0x200000a4
 8000374:	08000655 	.word	0x08000655
 8000378:	0800adc8 	.word	0x0800adc8
 800037c:	200000b4 	.word	0x200000b4
 8000380:	0800071d 	.word	0x0800071d
 8000384:	0800add0 	.word	0x0800add0
 8000388:	200000c4 	.word	0x200000c4
 800038c:	0800ade0 	.word	0x0800ade0

08000390 <app_state_setting_baudrate_handler>:


static HSM_EVENT app_state_setting_baudrate_handler(HSM *This, HSM_EVENT event, void *param) {
 8000390:	b580      	push	{r7, lr}
 8000392:	b086      	sub	sp, #24
 8000394:	af00      	add	r7, sp, #0
 8000396:	60f8      	str	r0, [r7, #12]
 8000398:	60b9      	str	r1, [r7, #8]
 800039a:	607a      	str	r2, [r7, #4]
	DeviceHSM_t* me = (DeviceHSM_t*)This;
 800039c:	68fb      	ldr	r3, [r7, #12]
 800039e:	617b      	str	r3, [r7, #20]
    switch (event) {
 80003a0:	68bb      	ldr	r3, [r7, #8]
 80003a2:	f1b3 3fff 	cmp.w	r3, #4294967295
 80003a6:	d04d      	beq.n	8000444 <app_state_setting_baudrate_handler+0xb4>
 80003a8:	68bb      	ldr	r3, [r7, #8]
 80003aa:	f113 0f02 	cmn.w	r3, #2
 80003ae:	d02a      	beq.n	8000406 <app_state_setting_baudrate_handler+0x76>
 80003b0:	68bb      	ldr	r3, [r7, #8]
 80003b2:	f113 0f02 	cmn.w	r3, #2
 80003b6:	d877      	bhi.n	80004a8 <app_state_setting_baudrate_handler+0x118>
 80003b8:	68bb      	ldr	r3, [r7, #8]
 80003ba:	2b0b      	cmp	r3, #11
 80003bc:	d81e      	bhi.n	80003fc <app_state_setting_baudrate_handler+0x6c>
 80003be:	68bb      	ldr	r3, [r7, #8]
 80003c0:	2b02      	cmp	r3, #2
 80003c2:	d371      	bcc.n	80004a8 <app_state_setting_baudrate_handler+0x118>
 80003c4:	68bb      	ldr	r3, [r7, #8]
 80003c6:	3b02      	subs	r3, #2
 80003c8:	2b09      	cmp	r3, #9
 80003ca:	d86d      	bhi.n	80004a8 <app_state_setting_baudrate_handler+0x118>
 80003cc:	a201      	add	r2, pc, #4	@ (adr r2, 80003d4 <app_state_setting_baudrate_handler+0x44>)
 80003ce:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80003d2:	bf00      	nop
 80003d4:	08000465 	.word	0x08000465
 80003d8:	08000475 	.word	0x08000475
 80003dc:	080004a9 	.word	0x080004a9
 80003e0:	080004a9 	.word	0x080004a9
 80003e4:	080004a9 	.word	0x080004a9
 80003e8:	080004a9 	.word	0x080004a9
 80003ec:	080004a9 	.word	0x080004a9
 80003f0:	0800045b 	.word	0x0800045b
 80003f4:	080004a9 	.word	0x080004a9
 80003f8:	08000485 	.word	0x08000485
 80003fc:	68bb      	ldr	r3, [r7, #8]
 80003fe:	f113 0f03 	cmn.w	r3, #3
 8000402:	d010      	beq.n	8000426 <app_state_setting_baudrate_handler+0x96>
 8000404:	e050      	b.n	80004a8 <app_state_setting_baudrate_handler+0x118>
        case HSME_ENTRY:
        	HAL_GPIO_WritePin(LED_FAULT_GPIO_Port, LED_FAULT_Pin, LED_OFF);
 8000406:	2201      	movs	r2, #1
 8000408:	2180      	movs	r1, #128	@ 0x80
 800040a:	482b      	ldr	r0, [pc, #172]	@ (80004b8 <app_state_setting_baudrate_handler+0x128>)
 800040c:	f002 f98b 	bl	8002726 <HAL_GPIO_WritePin>
        	HAL_GPIO_WritePin(LED_RUN_GPIO_Port, LED_RUN_Pin, LED_OFF);
 8000410:	2201      	movs	r2, #1
 8000412:	2140      	movs	r1, #64	@ 0x40
 8000414:	4828      	ldr	r0, [pc, #160]	@ (80004b8 <app_state_setting_baudrate_handler+0x128>)
 8000416:	f002 f986 	bl	8002726 <HAL_GPIO_WritePin>
        	HAL_GPIO_WritePin(LED_STT_GPIO_Port, LED_STT_Pin, LED_OFF);
 800041a:	2201      	movs	r2, #1
 800041c:	2120      	movs	r1, #32
 800041e:	4826      	ldr	r0, [pc, #152]	@ (80004b8 <app_state_setting_baudrate_handler+0x128>)
 8000420:	f002 f981 	bl	8002726 <HAL_GPIO_WritePin>
            break;
 8000424:	e042      	b.n	80004ac <app_state_setting_baudrate_handler+0x11c>
        case HSME_INIT:
        	hsmTimerStart(hsmt_custom_tick_handle, 500);
 8000426:	4b25      	ldr	r3, [pc, #148]	@ (80004bc <app_state_setting_baudrate_handler+0x12c>)
 8000428:	681b      	ldr	r3, [r3, #0]
 800042a:	f44f 71fa 	mov.w	r1, #500	@ 0x1f4
 800042e:	4618      	mov	r0, r3
 8000430:	f004 ff46 	bl	80052c0 <hsmTimerStart>
        	hsmTimerStart(hsmt_setting_done_tick_handle, SETTING_WAIT_DONE_MS);
 8000434:	4b22      	ldr	r3, [pc, #136]	@ (80004c0 <app_state_setting_baudrate_handler+0x130>)
 8000436:	681b      	ldr	r3, [r3, #0]
 8000438:	f241 3188 	movw	r1, #5000	@ 0x1388
 800043c:	4618      	mov	r0, r3
 800043e:	f004 ff3f 	bl	80052c0 <hsmTimerStart>
            break;
 8000442:	e033      	b.n	80004ac <app_state_setting_baudrate_handler+0x11c>
        case HSME_EXIT:
        	hsmTimerStop(hsmt_custom_tick_handle);
 8000444:	4b1d      	ldr	r3, [pc, #116]	@ (80004bc <app_state_setting_baudrate_handler+0x12c>)
 8000446:	681b      	ldr	r3, [r3, #0]
 8000448:	4618      	mov	r0, r3
 800044a:	f004 ff73 	bl	8005334 <hsmTimerStop>
        	hsmTimerStop(hsmt_setting_done_tick_handle);
 800044e:	4b1c      	ldr	r3, [pc, #112]	@ (80004c0 <app_state_setting_baudrate_handler+0x130>)
 8000450:	681b      	ldr	r3, [r3, #0]
 8000452:	4618      	mov	r0, r3
 8000454:	f004 ff6e 	bl	8005334 <hsmTimerStop>
            break;
 8000458:	e028      	b.n	80004ac <app_state_setting_baudrate_handler+0x11c>
        case HSME_CUSTOM_TICK_UPDATE:
        	HAL_GPIO_TogglePin(LED_RUN_GPIO_Port, LED_RUN_Pin);
 800045a:	2140      	movs	r1, #64	@ 0x40
 800045c:	4816      	ldr	r0, [pc, #88]	@ (80004b8 <app_state_setting_baudrate_handler+0x128>)
 800045e:	f002 f97a 	bl	8002756 <HAL_GPIO_TogglePin>

        	break;
 8000462:	e023      	b.n	80004ac <app_state_setting_baudrate_handler+0x11c>
        case HSME_SET_INVALID_BAUD:
        	hsmTimerStart(hsmt_setting_done_tick_handle, SETTING_WAIT_DONE_MS);
 8000464:	4b16      	ldr	r3, [pc, #88]	@ (80004c0 <app_state_setting_baudrate_handler+0x130>)
 8000466:	681b      	ldr	r3, [r3, #0]
 8000468:	f241 3188 	movw	r1, #5000	@ 0x1388
 800046c:	4618      	mov	r0, r3
 800046e:	f004 ff27 	bl	80052c0 <hsmTimerStart>
        	break;
 8000472:	e01b      	b.n	80004ac <app_state_setting_baudrate_handler+0x11c>
        case HSME_SET_BAUD_CHANGE_VALUE:
        	hsmTimerStart(hsmt_setting_done_tick_handle, SETTING_WAIT_DONE_MS);
 8000474:	4b12      	ldr	r3, [pc, #72]	@ (80004c0 <app_state_setting_baudrate_handler+0x130>)
 8000476:	681b      	ldr	r3, [r3, #0]
 8000478:	f241 3188 	movw	r1, #5000	@ 0x1388
 800047c:	4618      	mov	r0, r3
 800047e:	f004 ff1f 	bl	80052c0 <hsmTimerStart>
        	break;
 8000482:	e013      	b.n	80004ac <app_state_setting_baudrate_handler+0x11c>
        case HSME_SETTING_DONE_TICK_UPDATE:
        	me->storage.baudrate = me->modbus_address;
 8000484:	697b      	ldr	r3, [r7, #20]
 8000486:	7a1a      	ldrb	r2, [r3, #8]
 8000488:	697b      	ldr	r3, [r7, #20]
 800048a:	f883 2382 	strb.w	r2, [r3, #898]	@ 0x382
        	EE_Write();
 800048e:	f004 fce3 	bl	8004e58 <EE_Write>
        	HAL_GPIO_WritePin(LED_RUN_GPIO_Port, LED_RUN_Pin, LED_ON);
 8000492:	2200      	movs	r2, #0
 8000494:	2140      	movs	r1, #64	@ 0x40
 8000496:	4808      	ldr	r0, [pc, #32]	@ (80004b8 <app_state_setting_baudrate_handler+0x128>)
 8000498:	f002 f945 	bl	8002726 <HAL_GPIO_WritePin>
        	hsmTimerStop(hsmt_setting_done_tick_handle);
 800049c:	4b08      	ldr	r3, [pc, #32]	@ (80004c0 <app_state_setting_baudrate_handler+0x130>)
 800049e:	681b      	ldr	r3, [r3, #0]
 80004a0:	4618      	mov	r0, r3
 80004a2:	f004 ff47 	bl	8005334 <hsmTimerStop>
        	break;
 80004a6:	e001      	b.n	80004ac <app_state_setting_baudrate_handler+0x11c>
        default:
            return event;
 80004a8:	68bb      	ldr	r3, [r7, #8]
 80004aa:	e000      	b.n	80004ae <app_state_setting_baudrate_handler+0x11e>
    }
    return 0;
 80004ac:	2300      	movs	r3, #0
}
 80004ae:	4618      	mov	r0, r3
 80004b0:	3718      	adds	r7, #24
 80004b2:	46bd      	mov	sp, r7
 80004b4:	bd80      	pop	{r7, pc}
 80004b6:	bf00      	nop
 80004b8:	40010c00 	.word	0x40010c00
 80004bc:	200000d4 	.word	0x200000d4
 80004c0:	200000dc 	.word	0x200000dc

080004c4 <app_state_run_handler>:

static HSM_EVENT app_state_run_handler(HSM *This, HSM_EVENT event, void *param) {
 80004c4:	b580      	push	{r7, lr}
 80004c6:	b086      	sub	sp, #24
 80004c8:	af00      	add	r7, sp, #0
 80004ca:	60f8      	str	r0, [r7, #12]
 80004cc:	60b9      	str	r1, [r7, #8]
 80004ce:	607a      	str	r2, [r7, #4]
	DeviceHSM_t* me = (DeviceHSM_t*)This;
 80004d0:	68fb      	ldr	r3, [r7, #12]
 80004d2:	617b      	str	r3, [r7, #20]
    switch (event) {
 80004d4:	68bb      	ldr	r3, [r7, #8]
 80004d6:	f1b3 3fff 	cmp.w	r3, #4294967295
 80004da:	d047      	beq.n	800056c <app_state_run_handler+0xa8>
 80004dc:	68bb      	ldr	r3, [r7, #8]
 80004de:	f113 0f02 	cmn.w	r3, #2
 80004e2:	d026      	beq.n	8000532 <app_state_run_handler+0x6e>
 80004e4:	68bb      	ldr	r3, [r7, #8]
 80004e6:	f113 0f02 	cmn.w	r3, #2
 80004ea:	f200 80a0 	bhi.w	800062e <app_state_run_handler+0x16a>
 80004ee:	68bb      	ldr	r3, [r7, #8]
 80004f0:	2b0a      	cmp	r3, #10
 80004f2:	d819      	bhi.n	8000528 <app_state_run_handler+0x64>
 80004f4:	68bb      	ldr	r3, [r7, #8]
 80004f6:	2b04      	cmp	r3, #4
 80004f8:	f0c0 8099 	bcc.w	800062e <app_state_run_handler+0x16a>
 80004fc:	68bb      	ldr	r3, [r7, #8]
 80004fe:	3b04      	subs	r3, #4
 8000500:	2b06      	cmp	r3, #6
 8000502:	f200 8094 	bhi.w	800062e <app_state_run_handler+0x16a>
 8000506:	a201      	add	r2, pc, #4	@ (adr r2, 800050c <app_state_run_handler+0x48>)
 8000508:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800050c:	08000579 	.word	0x08000579
 8000510:	08000583 	.word	0x08000583
 8000514:	08000603 	.word	0x08000603
 8000518:	080005ed 	.word	0x080005ed
 800051c:	0800058d 	.word	0x0800058d
 8000520:	0800062f 	.word	0x0800062f
 8000524:	08000623 	.word	0x08000623
 8000528:	68bb      	ldr	r3, [r7, #8]
 800052a:	f113 0f03 	cmn.w	r3, #3
 800052e:	d010      	beq.n	8000552 <app_state_run_handler+0x8e>
 8000530:	e07d      	b.n	800062e <app_state_run_handler+0x16a>
        case HSME_ENTRY:
        	HAL_GPIO_WritePin(LED_FAULT_GPIO_Port, LED_FAULT_Pin, LED_OFF);
 8000532:	2201      	movs	r2, #1
 8000534:	2180      	movs	r1, #128	@ 0x80
 8000536:	4842      	ldr	r0, [pc, #264]	@ (8000640 <app_state_run_handler+0x17c>)
 8000538:	f002 f8f5 	bl	8002726 <HAL_GPIO_WritePin>
        	HAL_GPIO_WritePin(LED_RUN_GPIO_Port, LED_RUN_Pin, LED_ON);
 800053c:	2200      	movs	r2, #0
 800053e:	2140      	movs	r1, #64	@ 0x40
 8000540:	483f      	ldr	r0, [pc, #252]	@ (8000640 <app_state_run_handler+0x17c>)
 8000542:	f002 f8f0 	bl	8002726 <HAL_GPIO_WritePin>
        	HAL_GPIO_WritePin(LED_STT_GPIO_Port, LED_STT_Pin, LED_OFF);
 8000546:	2201      	movs	r2, #1
 8000548:	2120      	movs	r1, #32
 800054a:	483d      	ldr	r0, [pc, #244]	@ (8000640 <app_state_run_handler+0x17c>)
 800054c:	f002 f8eb 	bl	8002726 <HAL_GPIO_WritePin>

            break;
 8000550:	e070      	b.n	8000634 <app_state_run_handler+0x170>
        case HSME_INIT:
    		HAL_GPIO_WritePin(EMERGENCY_GPIO_Port, EMERGENCY_Pin, EM_PASSTIVE);
 8000552:	2201      	movs	r2, #1
 8000554:	f44f 6180 	mov.w	r1, #1024	@ 0x400
 8000558:	483a      	ldr	r0, [pc, #232]	@ (8000644 <app_state_run_handler+0x180>)
 800055a:	f002 f8e4 	bl	8002726 <HAL_GPIO_WritePin>
    		HAL_GPIO_WritePin(CHARGE_CTRL_GPIO_Port, CHARGE_CTRL_Pin, CHRG_OFF);
 800055e:	2201      	movs	r2, #1
 8000560:	f44f 7180 	mov.w	r1, #256	@ 0x100
 8000564:	4837      	ldr	r0, [pc, #220]	@ (8000644 <app_state_run_handler+0x180>)
 8000566:	f002 f8de 	bl	8002726 <HAL_GPIO_WritePin>
            break;
 800056a:	e063      	b.n	8000634 <app_state_run_handler+0x170>
        case HSME_EXIT:
        	hsmTimerStop(hsmt_turn_off_led_stt_tick_handle);
 800056c:	4b36      	ldr	r3, [pc, #216]	@ (8000648 <app_state_run_handler+0x184>)
 800056e:	681b      	ldr	r3, [r3, #0]
 8000570:	4618      	mov	r0, r3
 8000572:	f004 fedf 	bl	8005334 <hsmTimerStop>
            break;
 8000576:	e05d      	b.n	8000634 <app_state_run_handler+0x170>
        case HSME_SWITCH_LIMIT_ACTIVE:
        	me->dataModbusSlave[REG_STA_IS_PIN_IN_SLOT] = SLOT_FULL;
 8000578:	697b      	ldr	r3, [r7, #20]
 800057a:	2201      	movs	r2, #1
 800057c:	f8a3 237a 	strh.w	r2, [r3, #890]	@ 0x37a
        	break;
 8000580:	e058      	b.n	8000634 <app_state_run_handler+0x170>
        case HSME_SWITCH_LIMIT_PASSTIVE:
        	me->dataModbusSlave[REG_STA_IS_PIN_IN_SLOT] = SLOT_EMPTY;
 8000582:	697b      	ldr	r3, [r7, #20]
 8000584:	2200      	movs	r2, #0
 8000586:	f8a3 237a 	strh.w	r2, [r3, #890]	@ 0x37a
        	break;
 800058a:	e053      	b.n	8000634 <app_state_run_handler+0x170>
        case HSME_COMM_RECEIVED_OK:
        	// Check Emergency
        	if(me->dataModbusSlave[REG_STA_IS_EMERGENCY_STOP]) {
 800058c:	697b      	ldr	r3, [r7, #20]
 800058e:	f8b3 337e 	ldrh.w	r3, [r3, #894]	@ 0x37e
 8000592:	2b00      	cmp	r3, #0
 8000594:	d006      	beq.n	80005a4 <app_state_run_handler+0xe0>
        		HAL_GPIO_WritePin(EMERGENCY_GPIO_Port, EMERGENCY_Pin, EM_ACTIVE);
 8000596:	2200      	movs	r2, #0
 8000598:	f44f 6180 	mov.w	r1, #1024	@ 0x400
 800059c:	4829      	ldr	r0, [pc, #164]	@ (8000644 <app_state_run_handler+0x180>)
 800059e:	f002 f8c2 	bl	8002726 <HAL_GPIO_WritePin>
 80005a2:	e017      	b.n	80005d4 <app_state_run_handler+0x110>
        	} else {
        		HAL_GPIO_WritePin(EMERGENCY_GPIO_Port, EMERGENCY_Pin, EM_PASSTIVE);
 80005a4:	2201      	movs	r2, #1
 80005a6:	f44f 6180 	mov.w	r1, #1024	@ 0x400
 80005aa:	4826      	ldr	r0, [pc, #152]	@ (8000644 <app_state_run_handler+0x180>)
 80005ac:	f002 f8bb 	bl	8002726 <HAL_GPIO_WritePin>

            	// Check Chrg
            	if(me->dataModbusSlave[REG_STA_CHRG_CTRL]) {
 80005b0:	697b      	ldr	r3, [r7, #20]
 80005b2:	f8b3 3380 	ldrh.w	r3, [r3, #896]	@ 0x380
 80005b6:	2b00      	cmp	r3, #0
 80005b8:	d006      	beq.n	80005c8 <app_state_run_handler+0x104>
            		HAL_GPIO_WritePin(CHARGE_CTRL_GPIO_Port, CHARGE_CTRL_Pin, CHRG_ON);
 80005ba:	2200      	movs	r2, #0
 80005bc:	f44f 7180 	mov.w	r1, #256	@ 0x100
 80005c0:	4820      	ldr	r0, [pc, #128]	@ (8000644 <app_state_run_handler+0x180>)
 80005c2:	f002 f8b0 	bl	8002726 <HAL_GPIO_WritePin>
 80005c6:	e005      	b.n	80005d4 <app_state_run_handler+0x110>
            	} else {
            		HAL_GPIO_WritePin(CHARGE_CTRL_GPIO_Port, CHARGE_CTRL_Pin, CHRG_OFF);
 80005c8:	2201      	movs	r2, #1
 80005ca:	f44f 7180 	mov.w	r1, #256	@ 0x100
 80005ce:	481d      	ldr	r0, [pc, #116]	@ (8000644 <app_state_run_handler+0x180>)
 80005d0:	f002 f8a9 	bl	8002726 <HAL_GPIO_WritePin>
            	}
        	}
        	// Turn ON LED
        	HAL_GPIO_WritePin(LED_STT_GPIO_Port, LED_STT_Pin, LED_ON);
 80005d4:	2200      	movs	r2, #0
 80005d6:	2120      	movs	r1, #32
 80005d8:	4819      	ldr	r0, [pc, #100]	@ (8000640 <app_state_run_handler+0x17c>)
 80005da:	f002 f8a4 	bl	8002726 <HAL_GPIO_WritePin>
        	hsmTimerStart(hsmt_turn_off_led_stt_tick_handle, LED_STATUS_ON_MS);
 80005de:	4b1a      	ldr	r3, [pc, #104]	@ (8000648 <app_state_run_handler+0x184>)
 80005e0:	681b      	ldr	r3, [r3, #0]
 80005e2:	2114      	movs	r1, #20
 80005e4:	4618      	mov	r0, r3
 80005e6:	f004 fe6b 	bl	80052c0 <hsmTimerStart>
        	break;
 80005ea:	e023      	b.n	8000634 <app_state_run_handler+0x170>

        case HSME_BAT_RECEIVED_TIMEOUT:
        	me->dataModbusSlave[REG_STA_IS_PIN_TIMEOUT] = 1;
 80005ec:	697b      	ldr	r3, [r7, #20]
 80005ee:	2201      	movs	r2, #1
 80005f0:	f8a3 237c 	strh.w	r2, [r3, #892]	@ 0x37c
        	HSM_Tran(This, &app_state_bat_not_connected, 0, NULL);
 80005f4:	2300      	movs	r3, #0
 80005f6:	2200      	movs	r2, #0
 80005f8:	4914      	ldr	r1, [pc, #80]	@ (800064c <app_state_run_handler+0x188>)
 80005fa:	68f8      	ldr	r0, [r7, #12]
 80005fc:	f004 fcfd 	bl	8004ffa <HSM_Tran>
        	break;
 8000600:	e018      	b.n	8000634 <app_state_run_handler+0x170>
        case HSME_BAT_RECEIVED_OK:
        	me->dataModbusSlave[REG_STA_IS_PIN_TIMEOUT] = 0;
 8000602:	697b      	ldr	r3, [r7, #20]
 8000604:	2200      	movs	r2, #0
 8000606:	f8a3 237c 	strh.w	r2, [r3, #892]	@ 0x37c
        	// Check Fault:
        	if(me->dataModbusSlave[REG_STA_FAULTS]) {
 800060a:	697b      	ldr	r3, [r7, #20]
 800060c:	f8b3 3320 	ldrh.w	r3, [r3, #800]	@ 0x320
 8000610:	2b00      	cmp	r3, #0
 8000612:	d00e      	beq.n	8000632 <app_state_run_handler+0x16e>
        		HSM_Tran(This, &app_state_fault, 0, NULL);
 8000614:	2300      	movs	r3, #0
 8000616:	2200      	movs	r2, #0
 8000618:	490d      	ldr	r1, [pc, #52]	@ (8000650 <app_state_run_handler+0x18c>)
 800061a:	68f8      	ldr	r0, [r7, #12]
 800061c:	f004 fced 	bl	8004ffa <HSM_Tran>
        	}

        	break;
 8000620:	e007      	b.n	8000632 <app_state_run_handler+0x16e>
        case HSME_TURN_OFF_LED_STT_TICK_UPDATE:
        	HAL_GPIO_WritePin(LED_STT_GPIO_Port, LED_STT_Pin, LED_OFF);
 8000622:	2201      	movs	r2, #1
 8000624:	2120      	movs	r1, #32
 8000626:	4806      	ldr	r0, [pc, #24]	@ (8000640 <app_state_run_handler+0x17c>)
 8000628:	f002 f87d 	bl	8002726 <HAL_GPIO_WritePin>
        	break;
 800062c:	e002      	b.n	8000634 <app_state_run_handler+0x170>
        default:
            return event;
 800062e:	68bb      	ldr	r3, [r7, #8]
 8000630:	e001      	b.n	8000636 <app_state_run_handler+0x172>
        	break;
 8000632:	bf00      	nop
    }
    return 0;
 8000634:	2300      	movs	r3, #0
}
 8000636:	4618      	mov	r0, r3
 8000638:	3718      	adds	r7, #24
 800063a:	46bd      	mov	sp, r7
 800063c:	bd80      	pop	{r7, pc}
 800063e:	bf00      	nop
 8000640:	40010c00 	.word	0x40010c00
 8000644:	40010800 	.word	0x40010800
 8000648:	200000d8 	.word	0x200000d8
 800064c:	200000c4 	.word	0x200000c4
 8000650:	200000b4 	.word	0x200000b4

08000654 <app_state_fault_handler>:
static HSM_EVENT app_state_fault_handler(HSM *This, HSM_EVENT event, void *param) {
 8000654:	b580      	push	{r7, lr}
 8000656:	b086      	sub	sp, #24
 8000658:	af00      	add	r7, sp, #0
 800065a:	60f8      	str	r0, [r7, #12]
 800065c:	60b9      	str	r1, [r7, #8]
 800065e:	607a      	str	r2, [r7, #4]
	DeviceHSM_t* me = (DeviceHSM_t*)This;
 8000660:	68fb      	ldr	r3, [r7, #12]
 8000662:	617b      	str	r3, [r7, #20]
    switch (event) {
 8000664:	68bb      	ldr	r3, [r7, #8]
 8000666:	f1b3 3fff 	cmp.w	r3, #4294967295
 800066a:	d048      	beq.n	80006fe <app_state_fault_handler+0xaa>
 800066c:	68bb      	ldr	r3, [r7, #8]
 800066e:	f113 0f02 	cmn.w	r3, #2
 8000672:	d012      	beq.n	800069a <app_state_fault_handler+0x46>
 8000674:	68bb      	ldr	r3, [r7, #8]
 8000676:	f113 0f02 	cmn.w	r3, #2
 800067a:	d83e      	bhi.n	80006fa <app_state_fault_handler+0xa6>
 800067c:	68bb      	ldr	r3, [r7, #8]
 800067e:	f113 0f03 	cmn.w	r3, #3
 8000682:	d01a      	beq.n	80006ba <app_state_fault_handler+0x66>
 8000684:	68bb      	ldr	r3, [r7, #8]
 8000686:	f113 0f03 	cmn.w	r3, #3
 800068a:	d836      	bhi.n	80006fa <app_state_fault_handler+0xa6>
 800068c:	68bb      	ldr	r3, [r7, #8]
 800068e:	2b05      	cmp	r3, #5
 8000690:	d020      	beq.n	80006d4 <app_state_fault_handler+0x80>
 8000692:	68bb      	ldr	r3, [r7, #8]
 8000694:	2b06      	cmp	r3, #6
 8000696:	d024      	beq.n	80006e2 <app_state_fault_handler+0x8e>
 8000698:	e02f      	b.n	80006fa <app_state_fault_handler+0xa6>
        case HSME_ENTRY:
        	HAL_GPIO_WritePin(LED_FAULT_GPIO_Port, LED_FAULT_Pin, LED_ON);
 800069a:	2200      	movs	r2, #0
 800069c:	2180      	movs	r1, #128	@ 0x80
 800069e:	481c      	ldr	r0, [pc, #112]	@ (8000710 <app_state_fault_handler+0xbc>)
 80006a0:	f002 f841 	bl	8002726 <HAL_GPIO_WritePin>
        	HAL_GPIO_WritePin(LED_RUN_GPIO_Port, LED_RUN_Pin, LED_OFF);
 80006a4:	2201      	movs	r2, #1
 80006a6:	2140      	movs	r1, #64	@ 0x40
 80006a8:	4819      	ldr	r0, [pc, #100]	@ (8000710 <app_state_fault_handler+0xbc>)
 80006aa:	f002 f83c 	bl	8002726 <HAL_GPIO_WritePin>
        	HAL_GPIO_WritePin(LED_STT_GPIO_Port, LED_STT_Pin, LED_OFF);
 80006ae:	2201      	movs	r2, #1
 80006b0:	2120      	movs	r1, #32
 80006b2:	4817      	ldr	r0, [pc, #92]	@ (8000710 <app_state_fault_handler+0xbc>)
 80006b4:	f002 f837 	bl	8002726 <HAL_GPIO_WritePin>
            break;
 80006b8:	e024      	b.n	8000704 <app_state_fault_handler+0xb0>
        case HSME_INIT:
    		HAL_GPIO_WritePin(EMERGENCY_GPIO_Port, EMERGENCY_Pin, EM_PASSTIVE);
 80006ba:	2201      	movs	r2, #1
 80006bc:	f44f 6180 	mov.w	r1, #1024	@ 0x400
 80006c0:	4814      	ldr	r0, [pc, #80]	@ (8000714 <app_state_fault_handler+0xc0>)
 80006c2:	f002 f830 	bl	8002726 <HAL_GPIO_WritePin>
    		HAL_GPIO_WritePin(CHARGE_CTRL_GPIO_Port, CHARGE_CTRL_Pin, CHRG_OFF);
 80006c6:	2201      	movs	r2, #1
 80006c8:	f44f 7180 	mov.w	r1, #256	@ 0x100
 80006cc:	4811      	ldr	r0, [pc, #68]	@ (8000714 <app_state_fault_handler+0xc0>)
 80006ce:	f002 f82a 	bl	8002726 <HAL_GPIO_WritePin>
            break;
 80006d2:	e017      	b.n	8000704 <app_state_fault_handler+0xb0>
        case HSME_EXIT:

            break;
        case HSME_SWITCH_LIMIT_PASSTIVE:
        	HSM_Tran(This, &app_state_run, 0, NULL);
 80006d4:	2300      	movs	r3, #0
 80006d6:	2200      	movs	r2, #0
 80006d8:	490f      	ldr	r1, [pc, #60]	@ (8000718 <app_state_fault_handler+0xc4>)
 80006da:	68f8      	ldr	r0, [r7, #12]
 80006dc:	f004 fc8d 	bl	8004ffa <HSM_Tran>
        	break;
 80006e0:	e010      	b.n	8000704 <app_state_fault_handler+0xb0>
        case HSME_BAT_RECEIVED_OK:
        	if(!me->dataModbusSlave[REG_STA_FAULTS]) {
 80006e2:	697b      	ldr	r3, [r7, #20]
 80006e4:	f8b3 3320 	ldrh.w	r3, [r3, #800]	@ 0x320
 80006e8:	2b00      	cmp	r3, #0
 80006ea:	d10a      	bne.n	8000702 <app_state_fault_handler+0xae>
        		HSM_Tran(This, &app_state_run, 0, NULL);
 80006ec:	2300      	movs	r3, #0
 80006ee:	2200      	movs	r2, #0
 80006f0:	4909      	ldr	r1, [pc, #36]	@ (8000718 <app_state_fault_handler+0xc4>)
 80006f2:	68f8      	ldr	r0, [r7, #12]
 80006f4:	f004 fc81 	bl	8004ffa <HSM_Tran>
        	}
        	break;
 80006f8:	e003      	b.n	8000702 <app_state_fault_handler+0xae>
        default:
            return event;
 80006fa:	68bb      	ldr	r3, [r7, #8]
 80006fc:	e003      	b.n	8000706 <app_state_fault_handler+0xb2>
            break;
 80006fe:	bf00      	nop
 8000700:	e000      	b.n	8000704 <app_state_fault_handler+0xb0>
        	break;
 8000702:	bf00      	nop
    }
    return 0;
 8000704:	2300      	movs	r3, #0
}
 8000706:	4618      	mov	r0, r3
 8000708:	3718      	adds	r7, #24
 800070a:	46bd      	mov	sp, r7
 800070c:	bd80      	pop	{r7, pc}
 800070e:	bf00      	nop
 8000710:	40010c00 	.word	0x40010c00
 8000714:	40010800 	.word	0x40010800
 8000718:	200000a4 	.word	0x200000a4

0800071c <app_state_bat_not_connected_handler>:

static HSM_EVENT app_state_bat_not_connected_handler(HSM *This, HSM_EVENT event, void *param) {
 800071c:	b580      	push	{r7, lr}
 800071e:	b086      	sub	sp, #24
 8000720:	af00      	add	r7, sp, #0
 8000722:	60f8      	str	r0, [r7, #12]
 8000724:	60b9      	str	r1, [r7, #8]
 8000726:	607a      	str	r2, [r7, #4]
	DeviceHSM_t* me = (DeviceHSM_t*)This;
 8000728:	68fb      	ldr	r3, [r7, #12]
 800072a:	617b      	str	r3, [r7, #20]
    switch (event) {
 800072c:	68bb      	ldr	r3, [r7, #8]
 800072e:	f1b3 3fff 	cmp.w	r3, #4294967295
 8000732:	d040      	beq.n	80007b6 <app_state_bat_not_connected_handler+0x9a>
 8000734:	68bb      	ldr	r3, [r7, #8]
 8000736:	f113 0f02 	cmn.w	r3, #2
 800073a:	d018      	beq.n	800076e <app_state_bat_not_connected_handler+0x52>
 800073c:	68bb      	ldr	r3, [r7, #8]
 800073e:	f113 0f02 	cmn.w	r3, #2
 8000742:	d85d      	bhi.n	8000800 <app_state_bat_not_connected_handler+0xe4>
 8000744:	68bb      	ldr	r3, [r7, #8]
 8000746:	f113 0f03 	cmn.w	r3, #3
 800074a:	d020      	beq.n	800078e <app_state_bat_not_connected_handler+0x72>
 800074c:	68bb      	ldr	r3, [r7, #8]
 800074e:	f113 0f03 	cmn.w	r3, #3
 8000752:	d855      	bhi.n	8000800 <app_state_bat_not_connected_handler+0xe4>
 8000754:	68bb      	ldr	r3, [r7, #8]
 8000756:	2b09      	cmp	r3, #9
 8000758:	d04d      	beq.n	80007f6 <app_state_bat_not_connected_handler+0xda>
 800075a:	68bb      	ldr	r3, [r7, #8]
 800075c:	2b09      	cmp	r3, #9
 800075e:	d84f      	bhi.n	8000800 <app_state_bat_not_connected_handler+0xe4>
 8000760:	68bb      	ldr	r3, [r7, #8]
 8000762:	2b05      	cmp	r3, #5
 8000764:	d02d      	beq.n	80007c2 <app_state_bat_not_connected_handler+0xa6>
 8000766:	68bb      	ldr	r3, [r7, #8]
 8000768:	2b06      	cmp	r3, #6
 800076a:	d031      	beq.n	80007d0 <app_state_bat_not_connected_handler+0xb4>
 800076c:	e048      	b.n	8000800 <app_state_bat_not_connected_handler+0xe4>
        case HSME_ENTRY:
        	HAL_GPIO_WritePin(LED_FAULT_GPIO_Port, LED_FAULT_Pin, LED_ON);
 800076e:	2200      	movs	r2, #0
 8000770:	2180      	movs	r1, #128	@ 0x80
 8000772:	4827      	ldr	r0, [pc, #156]	@ (8000810 <app_state_bat_not_connected_handler+0xf4>)
 8000774:	f001 ffd7 	bl	8002726 <HAL_GPIO_WritePin>
        	HAL_GPIO_WritePin(LED_RUN_GPIO_Port, LED_RUN_Pin, LED_OFF);
 8000778:	2201      	movs	r2, #1
 800077a:	2140      	movs	r1, #64	@ 0x40
 800077c:	4824      	ldr	r0, [pc, #144]	@ (8000810 <app_state_bat_not_connected_handler+0xf4>)
 800077e:	f001 ffd2 	bl	8002726 <HAL_GPIO_WritePin>
        	HAL_GPIO_WritePin(LED_STT_GPIO_Port, LED_STT_Pin, LED_OFF);
 8000782:	2201      	movs	r2, #1
 8000784:	2120      	movs	r1, #32
 8000786:	4822      	ldr	r0, [pc, #136]	@ (8000810 <app_state_bat_not_connected_handler+0xf4>)
 8000788:	f001 ffcd 	bl	8002726 <HAL_GPIO_WritePin>
            break;
 800078c:	e03a      	b.n	8000804 <app_state_bat_not_connected_handler+0xe8>
        case HSME_INIT:
    		HAL_GPIO_WritePin(EMERGENCY_GPIO_Port, EMERGENCY_Pin, EM_PASSTIVE);
 800078e:	2201      	movs	r2, #1
 8000790:	f44f 6180 	mov.w	r1, #1024	@ 0x400
 8000794:	481f      	ldr	r0, [pc, #124]	@ (8000814 <app_state_bat_not_connected_handler+0xf8>)
 8000796:	f001 ffc6 	bl	8002726 <HAL_GPIO_WritePin>
    		HAL_GPIO_WritePin(CHARGE_CTRL_GPIO_Port, CHARGE_CTRL_Pin, CHRG_OFF);
 800079a:	2201      	movs	r2, #1
 800079c:	f44f 7180 	mov.w	r1, #256	@ 0x100
 80007a0:	481c      	ldr	r0, [pc, #112]	@ (8000814 <app_state_bat_not_connected_handler+0xf8>)
 80007a2:	f001 ffc0 	bl	8002726 <HAL_GPIO_WritePin>

    		hsmTimerStart(hsmt_custom_tick_handle, 500);
 80007a6:	4b1c      	ldr	r3, [pc, #112]	@ (8000818 <app_state_bat_not_connected_handler+0xfc>)
 80007a8:	681b      	ldr	r3, [r3, #0]
 80007aa:	f44f 71fa 	mov.w	r1, #500	@ 0x1f4
 80007ae:	4618      	mov	r0, r3
 80007b0:	f004 fd86 	bl	80052c0 <hsmTimerStart>
            break;
 80007b4:	e026      	b.n	8000804 <app_state_bat_not_connected_handler+0xe8>
        case HSME_EXIT:
        	hsmTimerStop(hsmt_custom_tick_handle);
 80007b6:	4b18      	ldr	r3, [pc, #96]	@ (8000818 <app_state_bat_not_connected_handler+0xfc>)
 80007b8:	681b      	ldr	r3, [r3, #0]
 80007ba:	4618      	mov	r0, r3
 80007bc:	f004 fdba 	bl	8005334 <hsmTimerStop>
            break;
 80007c0:	e020      	b.n	8000804 <app_state_bat_not_connected_handler+0xe8>
        case HSME_SWITCH_LIMIT_PASSTIVE:
        	HSM_Tran(This, &app_state_run, 0, NULL);
 80007c2:	2300      	movs	r3, #0
 80007c4:	2200      	movs	r2, #0
 80007c6:	4915      	ldr	r1, [pc, #84]	@ (800081c <app_state_bat_not_connected_handler+0x100>)
 80007c8:	68f8      	ldr	r0, [r7, #12]
 80007ca:	f004 fc16 	bl	8004ffa <HSM_Tran>
        	break;
 80007ce:	e019      	b.n	8000804 <app_state_bat_not_connected_handler+0xe8>
        case HSME_BAT_RECEIVED_OK:
        	if(!me->dataModbusSlave[REG_STA_FAULTS]) {
 80007d0:	697b      	ldr	r3, [r7, #20]
 80007d2:	f8b3 3320 	ldrh.w	r3, [r3, #800]	@ 0x320
 80007d6:	2b00      	cmp	r3, #0
 80007d8:	d106      	bne.n	80007e8 <app_state_bat_not_connected_handler+0xcc>
        		HSM_Tran(This, &app_state_run, 0, NULL);
 80007da:	2300      	movs	r3, #0
 80007dc:	2200      	movs	r2, #0
 80007de:	490f      	ldr	r1, [pc, #60]	@ (800081c <app_state_bat_not_connected_handler+0x100>)
 80007e0:	68f8      	ldr	r0, [r7, #12]
 80007e2:	f004 fc0a 	bl	8004ffa <HSM_Tran>
        	} else {
        		HSM_Tran(This, &app_state_fault, 0, NULL);
        	}
        	break;
 80007e6:	e00d      	b.n	8000804 <app_state_bat_not_connected_handler+0xe8>
        		HSM_Tran(This, &app_state_fault, 0, NULL);
 80007e8:	2300      	movs	r3, #0
 80007ea:	2200      	movs	r2, #0
 80007ec:	490c      	ldr	r1, [pc, #48]	@ (8000820 <app_state_bat_not_connected_handler+0x104>)
 80007ee:	68f8      	ldr	r0, [r7, #12]
 80007f0:	f004 fc03 	bl	8004ffa <HSM_Tran>
        	break;
 80007f4:	e006      	b.n	8000804 <app_state_bat_not_connected_handler+0xe8>
        case HSME_CUSTOM_TICK_UPDATE:
        	HAL_GPIO_TogglePin(LED_FAULT_GPIO_Port, LED_FAULT_Pin);
 80007f6:	2180      	movs	r1, #128	@ 0x80
 80007f8:	4805      	ldr	r0, [pc, #20]	@ (8000810 <app_state_bat_not_connected_handler+0xf4>)
 80007fa:	f001 ffac 	bl	8002756 <HAL_GPIO_TogglePin>
			break;
 80007fe:	e001      	b.n	8000804 <app_state_bat_not_connected_handler+0xe8>
        default:
            return event;
 8000800:	68bb      	ldr	r3, [r7, #8]
 8000802:	e000      	b.n	8000806 <app_state_bat_not_connected_handler+0xea>
    }
    return 0;
 8000804:	2300      	movs	r3, #0
}
 8000806:	4618      	mov	r0, r3
 8000808:	3718      	adds	r7, #24
 800080a:	46bd      	mov	sp, r7
 800080c:	bd80      	pop	{r7, pc}
 800080e:	bf00      	nop
 8000810:	40010c00 	.word	0x40010c00
 8000814:	40010800 	.word	0x40010800
 8000818:	200000d4 	.word	0x200000d4
 800081c:	200000a4 	.word	0x200000a4
 8000820:	200000b4 	.word	0x200000b4

08000824 <hsmt_custom_tick_callback>:

static void
hsmt_custom_tick_callback(void* arg) {
 8000824:	b580      	push	{r7, lr}
 8000826:	b084      	sub	sp, #16
 8000828:	af00      	add	r7, sp, #0
 800082a:	6078      	str	r0, [r7, #4]
	HSM *This = (HSM *)arg;
 800082c:	687b      	ldr	r3, [r7, #4]
 800082e:	60fb      	str	r3, [r7, #12]
	HSM_Run(This, HSME_CUSTOM_TICK_UPDATE, 0);
 8000830:	2200      	movs	r2, #0
 8000832:	2109      	movs	r1, #9
 8000834:	68f8      	ldr	r0, [r7, #12]
 8000836:	f004 fbc4 	bl	8004fc2 <HSM_Run>
}
 800083a:	bf00      	nop
 800083c:	3710      	adds	r7, #16
 800083e:	46bd      	mov	sp, r7
 8000840:	bd80      	pop	{r7, pc}

08000842 <hsmt_turn_off_led_stt_tick_callback>:
static void
hsmt_turn_off_led_stt_tick_callback(void* arg) {
 8000842:	b580      	push	{r7, lr}
 8000844:	b084      	sub	sp, #16
 8000846:	af00      	add	r7, sp, #0
 8000848:	6078      	str	r0, [r7, #4]
	HSM *This = (HSM *)arg;
 800084a:	687b      	ldr	r3, [r7, #4]
 800084c:	60fb      	str	r3, [r7, #12]
	HSM_Run(This, HSME_TURN_OFF_LED_STT_TICK_UPDATE, 0);
 800084e:	2200      	movs	r2, #0
 8000850:	210a      	movs	r1, #10
 8000852:	68f8      	ldr	r0, [r7, #12]
 8000854:	f004 fbb5 	bl	8004fc2 <HSM_Run>
}
 8000858:	bf00      	nop
 800085a:	3710      	adds	r7, #16
 800085c:	46bd      	mov	sp, r7
 800085e:	bd80      	pop	{r7, pc}

08000860 <hsmt_setting_done_tick_callback>:
static void
hsmt_setting_done_tick_callback(void* arg) {
 8000860:	b580      	push	{r7, lr}
 8000862:	b084      	sub	sp, #16
 8000864:	af00      	add	r7, sp, #0
 8000866:	6078      	str	r0, [r7, #4]
	HSM *This = (HSM *)arg;
 8000868:	687b      	ldr	r3, [r7, #4]
 800086a:	60fb      	str	r3, [r7, #12]
	HSM_Run(This, HSME_SETTING_DONE_TICK_UPDATE, 0);
 800086c:	2200      	movs	r2, #0
 800086e:	210b      	movs	r1, #11
 8000870:	68f8      	ldr	r0, [r7, #12]
 8000872:	f004 fba6 	bl	8004fc2 <HSM_Run>
}
 8000876:	bf00      	nop
 8000878:	3710      	adds	r7, #16
 800087a:	46bd      	mov	sp, r7
 800087c:	bd80      	pop	{r7, pc}
	...

08000880 <MX_DMA_Init>:

/**
  * Enable DMA controller clock
  */
void MX_DMA_Init(void)
{
 8000880:	b580      	push	{r7, lr}
 8000882:	b082      	sub	sp, #8
 8000884:	af00      	add	r7, sp, #0

  /* DMA controller clock enable */
  __HAL_RCC_DMA1_CLK_ENABLE();
 8000886:	4b18      	ldr	r3, [pc, #96]	@ (80008e8 <MX_DMA_Init+0x68>)
 8000888:	695b      	ldr	r3, [r3, #20]
 800088a:	4a17      	ldr	r2, [pc, #92]	@ (80008e8 <MX_DMA_Init+0x68>)
 800088c:	f043 0301 	orr.w	r3, r3, #1
 8000890:	6153      	str	r3, [r2, #20]
 8000892:	4b15      	ldr	r3, [pc, #84]	@ (80008e8 <MX_DMA_Init+0x68>)
 8000894:	695b      	ldr	r3, [r3, #20]
 8000896:	f003 0301 	and.w	r3, r3, #1
 800089a:	607b      	str	r3, [r7, #4]
 800089c:	687b      	ldr	r3, [r7, #4]

  /* DMA interrupt init */
  /* DMA1_Channel2_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Channel2_IRQn, 5, 0);
 800089e:	2200      	movs	r2, #0
 80008a0:	2105      	movs	r1, #5
 80008a2:	200c      	movs	r0, #12
 80008a4:	f000 ffb1 	bl	800180a <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Channel2_IRQn);
 80008a8:	200c      	movs	r0, #12
 80008aa:	f000 ffca 	bl	8001842 <HAL_NVIC_EnableIRQ>
  /* DMA1_Channel3_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Channel3_IRQn, 5, 0);
 80008ae:	2200      	movs	r2, #0
 80008b0:	2105      	movs	r1, #5
 80008b2:	200d      	movs	r0, #13
 80008b4:	f000 ffa9 	bl	800180a <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Channel3_IRQn);
 80008b8:	200d      	movs	r0, #13
 80008ba:	f000 ffc2 	bl	8001842 <HAL_NVIC_EnableIRQ>
  /* DMA1_Channel6_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Channel6_IRQn, 5, 0);
 80008be:	2200      	movs	r2, #0
 80008c0:	2105      	movs	r1, #5
 80008c2:	2010      	movs	r0, #16
 80008c4:	f000 ffa1 	bl	800180a <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Channel6_IRQn);
 80008c8:	2010      	movs	r0, #16
 80008ca:	f000 ffba 	bl	8001842 <HAL_NVIC_EnableIRQ>
  /* DMA1_Channel7_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Channel7_IRQn, 5, 0);
 80008ce:	2200      	movs	r2, #0
 80008d0:	2105      	movs	r1, #5
 80008d2:	2011      	movs	r0, #17
 80008d4:	f000 ff99 	bl	800180a <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Channel7_IRQn);
 80008d8:	2011      	movs	r0, #17
 80008da:	f000 ffb2 	bl	8001842 <HAL_NVIC_EnableIRQ>

}
 80008de:	bf00      	nop
 80008e0:	3708      	adds	r7, #8
 80008e2:	46bd      	mov	sp, r7
 80008e4:	bd80      	pop	{r7, pc}
 80008e6:	bf00      	nop
 80008e8:	40021000 	.word	0x40021000

080008ec <ReadModbusAddress>:
};

/* Private function prototypes -----------------------------------------------*/
/* USER CODE BEGIN FunctionPrototypes */
uint8_t ReadModbusAddress(void)
{
 80008ec:	b580      	push	{r7, lr}
 80008ee:	b082      	sub	sp, #8
 80008f0:	af00      	add	r7, sp, #0
    uint8_t addr = 0;
 80008f2:	2300      	movs	r3, #0
 80008f4:	71fb      	strb	r3, [r7, #7]

    if (!HAL_GPIO_ReadPin(ADDR0_GPIO_Port, ADDR0_Pin)) addr |= (1<<0);
 80008f6:	2110      	movs	r1, #16
 80008f8:	481f      	ldr	r0, [pc, #124]	@ (8000978 <ReadModbusAddress+0x8c>)
 80008fa:	f001 fefd 	bl	80026f8 <HAL_GPIO_ReadPin>
 80008fe:	4603      	mov	r3, r0
 8000900:	2b00      	cmp	r3, #0
 8000902:	d103      	bne.n	800090c <ReadModbusAddress+0x20>
 8000904:	79fb      	ldrb	r3, [r7, #7]
 8000906:	f043 0301 	orr.w	r3, r3, #1
 800090a:	71fb      	strb	r3, [r7, #7]
    if (!HAL_GPIO_ReadPin(ADDR1_GPIO_Port, ADDR1_Pin)) addr |= (1<<1);
 800090c:	2108      	movs	r1, #8
 800090e:	481a      	ldr	r0, [pc, #104]	@ (8000978 <ReadModbusAddress+0x8c>)
 8000910:	f001 fef2 	bl	80026f8 <HAL_GPIO_ReadPin>
 8000914:	4603      	mov	r3, r0
 8000916:	2b00      	cmp	r3, #0
 8000918:	d103      	bne.n	8000922 <ReadModbusAddress+0x36>
 800091a:	79fb      	ldrb	r3, [r7, #7]
 800091c:	f043 0302 	orr.w	r3, r3, #2
 8000920:	71fb      	strb	r3, [r7, #7]
    if (!HAL_GPIO_ReadPin(ADDR2_GPIO_Port, ADDR2_Pin)) addr |= (1<<2);
 8000922:	2104      	movs	r1, #4
 8000924:	4814      	ldr	r0, [pc, #80]	@ (8000978 <ReadModbusAddress+0x8c>)
 8000926:	f001 fee7 	bl	80026f8 <HAL_GPIO_ReadPin>
 800092a:	4603      	mov	r3, r0
 800092c:	2b00      	cmp	r3, #0
 800092e:	d103      	bne.n	8000938 <ReadModbusAddress+0x4c>
 8000930:	79fb      	ldrb	r3, [r7, #7]
 8000932:	f043 0304 	orr.w	r3, r3, #4
 8000936:	71fb      	strb	r3, [r7, #7]
    if (!HAL_GPIO_ReadPin(ADDR3_GPIO_Port, ADDR3_Pin)) addr |= (1<<3);
 8000938:	2102      	movs	r1, #2
 800093a:	480f      	ldr	r0, [pc, #60]	@ (8000978 <ReadModbusAddress+0x8c>)
 800093c:	f001 fedc 	bl	80026f8 <HAL_GPIO_ReadPin>
 8000940:	4603      	mov	r3, r0
 8000942:	2b00      	cmp	r3, #0
 8000944:	d103      	bne.n	800094e <ReadModbusAddress+0x62>
 8000946:	79fb      	ldrb	r3, [r7, #7]
 8000948:	f043 0308 	orr.w	r3, r3, #8
 800094c:	71fb      	strb	r3, [r7, #7]
    if (!HAL_GPIO_ReadPin(ADDR4_GPIO_Port, ADDR4_Pin)) addr |= (1<<4);
 800094e:	2101      	movs	r1, #1
 8000950:	4809      	ldr	r0, [pc, #36]	@ (8000978 <ReadModbusAddress+0x8c>)
 8000952:	f001 fed1 	bl	80026f8 <HAL_GPIO_ReadPin>
 8000956:	4603      	mov	r3, r0
 8000958:	2b00      	cmp	r3, #0
 800095a:	d103      	bne.n	8000964 <ReadModbusAddress+0x78>
 800095c:	79fb      	ldrb	r3, [r7, #7]
 800095e:	f043 0310 	orr.w	r3, r3, #16
 8000962:	71fb      	strb	r3, [r7, #7]

    return (addr == 0) ? 1 : addr;  // Nu = 0 th dng a ch 1
 8000964:	79fb      	ldrb	r3, [r7, #7]
 8000966:	2b00      	cmp	r3, #0
 8000968:	d001      	beq.n	800096e <ReadModbusAddress+0x82>
 800096a:	79fb      	ldrb	r3, [r7, #7]
 800096c:	e000      	b.n	8000970 <ReadModbusAddress+0x84>
 800096e:	2301      	movs	r3, #1
}
 8000970:	4618      	mov	r0, r3
 8000972:	3708      	adds	r7, #8
 8000974:	46bd      	mov	sp, r7
 8000976:	bd80      	pop	{r7, pc}
 8000978:	40010c00 	.word	0x40010c00

0800097c <MX_FREERTOS_Init>:
/**
  * @brief  FreeRTOS initialization
  * @param  None
  * @retval None
  */
void MX_FREERTOS_Init(void) {
 800097c:	b580      	push	{r7, lr}
 800097e:	af00      	add	r7, sp, #0
  /* add mutexes, ... */
  /* USER CODE END RTOS_MUTEX */

  /* Create the semaphores(s) */
  /* creation of binsemaModbusMaster */
  binsemaModbusMasterHandle = osSemaphoreNew(1, 1, &binsemaModbusMaster_attributes);
 8000980:	4a14      	ldr	r2, [pc, #80]	@ (80009d4 <MX_FREERTOS_Init+0x58>)
 8000982:	2101      	movs	r1, #1
 8000984:	2001      	movs	r0, #1
 8000986:	f006 fc89 	bl	800729c <osSemaphoreNew>
 800098a:	4603      	mov	r3, r0
 800098c:	4a12      	ldr	r2, [pc, #72]	@ (80009d8 <MX_FREERTOS_Init+0x5c>)
 800098e:	6013      	str	r3, [r2, #0]

  /* creation of binsemaModbusSlave */
  binsemaModbusSlaveHandle = osSemaphoreNew(1, 1, &binsemaModbusSlave_attributes);
 8000990:	4a12      	ldr	r2, [pc, #72]	@ (80009dc <MX_FREERTOS_Init+0x60>)
 8000992:	2101      	movs	r1, #1
 8000994:	2001      	movs	r0, #1
 8000996:	f006 fc81 	bl	800729c <osSemaphoreNew>
 800099a:	4603      	mov	r3, r0
 800099c:	4a10      	ldr	r2, [pc, #64]	@ (80009e0 <MX_FREERTOS_Init+0x64>)
 800099e:	6013      	str	r3, [r2, #0]
  /* add queues, ... */
  /* USER CODE END RTOS_QUEUES */

  /* Create the thread(s) */
  /* creation of defaultTask */
  defaultTaskHandle = osThreadNew(StartDefaultTask, NULL, &defaultTask_attributes);
 80009a0:	4a10      	ldr	r2, [pc, #64]	@ (80009e4 <MX_FREERTOS_Init+0x68>)
 80009a2:	2100      	movs	r1, #0
 80009a4:	4810      	ldr	r0, [pc, #64]	@ (80009e8 <MX_FREERTOS_Init+0x6c>)
 80009a6:	f006 fbc1 	bl	800712c <osThreadNew>
 80009aa:	4603      	mov	r3, r0
 80009ac:	4a0f      	ldr	r2, [pc, #60]	@ (80009ec <MX_FREERTOS_Init+0x70>)
 80009ae:	6013      	str	r3, [r2, #0]

  /* creation of readBatteryTask */
  readBatteryTaskHandle = osThreadNew(StartReadBatteryTask, NULL, &readBatteryTask_attributes);
 80009b0:	4a0f      	ldr	r2, [pc, #60]	@ (80009f0 <MX_FREERTOS_Init+0x74>)
 80009b2:	2100      	movs	r1, #0
 80009b4:	480f      	ldr	r0, [pc, #60]	@ (80009f4 <MX_FREERTOS_Init+0x78>)
 80009b6:	f006 fbb9 	bl	800712c <osThreadNew>
 80009ba:	4603      	mov	r3, r0
 80009bc:	4a0e      	ldr	r2, [pc, #56]	@ (80009f8 <MX_FREERTOS_Init+0x7c>)
 80009be:	6013      	str	r3, [r2, #0]

  /* creation of commTask */
  commTaskHandle = osThreadNew(StartCommTask, NULL, &commTask_attributes);
 80009c0:	4a0e      	ldr	r2, [pc, #56]	@ (80009fc <MX_FREERTOS_Init+0x80>)
 80009c2:	2100      	movs	r1, #0
 80009c4:	480e      	ldr	r0, [pc, #56]	@ (8000a00 <MX_FREERTOS_Init+0x84>)
 80009c6:	f006 fbb1 	bl	800712c <osThreadNew>
 80009ca:	4603      	mov	r3, r0
 80009cc:	4a0d      	ldr	r2, [pc, #52]	@ (8000a04 <MX_FREERTOS_Init+0x88>)
 80009ce:	6013      	str	r3, [r2, #0]

  /* USER CODE BEGIN RTOS_EVENTS */
  /* add events, ... */
  /* USER CODE END RTOS_EVENTS */

}
 80009d0:	bf00      	nop
 80009d2:	bd80      	pop	{r7, pc}
 80009d4:	0800af38 	.word	0x0800af38
 80009d8:	20000474 	.word	0x20000474
 80009dc:	0800af48 	.word	0x0800af48
 80009e0:	20000478 	.word	0x20000478
 80009e4:	0800aecc 	.word	0x0800aecc
 80009e8:	08000a09 	.word	0x08000a09
 80009ec:	20000468 	.word	0x20000468
 80009f0:	0800aef0 	.word	0x0800aef0
 80009f4:	08000bd5 	.word	0x08000bd5
 80009f8:	2000046c 	.word	0x2000046c
 80009fc:	0800af14 	.word	0x0800af14
 8000a00:	08000c95 	.word	0x08000c95
 8000a04:	20000470 	.word	0x20000470

08000a08 <StartDefaultTask>:
  * @param  argument: Not used
  * @retval None
  */
/* USER CODE END Header_StartDefaultTask */
void StartDefaultTask(void *argument)
{
 8000a08:	b580      	push	{r7, lr}
 8000a0a:	b084      	sub	sp, #16
 8000a0c:	af00      	add	r7, sp, #0
 8000a0e:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN StartDefaultTask */
  /* Infinite loop */
	/* Master initialization */
	osSemaphoreAcquire(binsemaModbusMasterHandle, 0);
 8000a10:	4b65      	ldr	r3, [pc, #404]	@ (8000ba8 <StartDefaultTask+0x1a0>)
 8000a12:	681b      	ldr	r3, [r3, #0]
 8000a14:	2100      	movs	r1, #0
 8000a16:	4618      	mov	r0, r3
 8000a18:	f006 fcca 	bl	80073b0 <osSemaphoreAcquire>
	osSemaphoreAcquire(binsemaModbusSlaveHandle, 0);
 8000a1c:	4b63      	ldr	r3, [pc, #396]	@ (8000bac <StartDefaultTask+0x1a4>)
 8000a1e:	681b      	ldr	r3, [r3, #0]
 8000a20:	2100      	movs	r1, #0
 8000a22:	4618      	mov	r0, r3
 8000a24:	f006 fcc4 	bl	80073b0 <osSemaphoreAcquire>

	device.modbus_address = ReadModbusAddress();
 8000a28:	f7ff ff60 	bl	80008ec <ReadModbusAddress>
 8000a2c:	4603      	mov	r3, r0
 8000a2e:	461a      	mov	r2, r3
 8000a30:	4b5f      	ldr	r3, [pc, #380]	@ (8000bb0 <StartDefaultTask+0x1a8>)
 8000a32:	721a      	strb	r2, [r3, #8]
	device.modbus_address = 0;	// for test
 8000a34:	4b5e      	ldr	r3, [pc, #376]	@ (8000bb0 <StartDefaultTask+0x1a8>)
 8000a36:	2200      	movs	r2, #0
 8000a38:	721a      	strb	r2, [r3, #8]
	hsmTimerInit();
 8000a3a:	f004 fd2f 	bl	800549c <hsmTimerInit>
	default_parameter_init(&device);
 8000a3e:	485c      	ldr	r0, [pc, #368]	@ (8000bb0 <StartDefaultTask+0x1a8>)
 8000a40:	f7ff fb86 	bl	8000150 <default_parameter_init>
	app_states_hsm_init(&device);
 8000a44:	485a      	ldr	r0, [pc, #360]	@ (8000bb0 <StartDefaultTask+0x1a8>)
 8000a46:	f7ff fc35 	bl	80002b4 <app_states_hsm_init>
	if(!device.modbus_address) {
 8000a4a:	4b59      	ldr	r3, [pc, #356]	@ (8000bb0 <StartDefaultTask+0x1a8>)
 8000a4c:	7a1b      	ldrb	r3, [r3, #8]
 8000a4e:	2b00      	cmp	r3, #0
 8000a50:	d123      	bne.n	8000a9a <StartDefaultTask+0x92>
		uint8_t old_modbus_address = device.modbus_address;
 8000a52:	4b57      	ldr	r3, [pc, #348]	@ (8000bb0 <StartDefaultTask+0x1a8>)
 8000a54:	7a1b      	ldrb	r3, [r3, #8]
 8000a56:	73fb      	strb	r3, [r7, #15]
		while(1) {
			device.modbus_address = ReadModbusAddress();
 8000a58:	f7ff ff48 	bl	80008ec <ReadModbusAddress>
 8000a5c:	4603      	mov	r3, r0
 8000a5e:	461a      	mov	r2, r3
 8000a60:	4b53      	ldr	r3, [pc, #332]	@ (8000bb0 <StartDefaultTask+0x1a8>)
 8000a62:	721a      	strb	r2, [r3, #8]
			if(device.modbus_address == 0) {
 8000a64:	4b52      	ldr	r3, [pc, #328]	@ (8000bb0 <StartDefaultTask+0x1a8>)
 8000a66:	7a1b      	ldrb	r3, [r3, #8]
 8000a68:	2b00      	cmp	r3, #0
 8000a6a:	d105      	bne.n	8000a78 <StartDefaultTask+0x70>
				HSM_Run((HSM *)&device, HSME_SET_INVALID_BAUD, 0);
 8000a6c:	2200      	movs	r2, #0
 8000a6e:	2102      	movs	r1, #2
 8000a70:	484f      	ldr	r0, [pc, #316]	@ (8000bb0 <StartDefaultTask+0x1a8>)
 8000a72:	f004 faa6 	bl	8004fc2 <HSM_Run>
 8000a76:	e00c      	b.n	8000a92 <StartDefaultTask+0x8a>
			} else {
				if(device.modbus_address != old_modbus_address) {
 8000a78:	4b4d      	ldr	r3, [pc, #308]	@ (8000bb0 <StartDefaultTask+0x1a8>)
 8000a7a:	7a1b      	ldrb	r3, [r3, #8]
 8000a7c:	7bfa      	ldrb	r2, [r7, #15]
 8000a7e:	429a      	cmp	r2, r3
 8000a80:	d007      	beq.n	8000a92 <StartDefaultTask+0x8a>
					old_modbus_address = device.modbus_address;
 8000a82:	4b4b      	ldr	r3, [pc, #300]	@ (8000bb0 <StartDefaultTask+0x1a8>)
 8000a84:	7a1b      	ldrb	r3, [r3, #8]
 8000a86:	73fb      	strb	r3, [r7, #15]
					HSM_Run((HSM *)&device, HSME_SET_BAUD_CHANGE_VALUE, 0);
 8000a88:	2200      	movs	r2, #0
 8000a8a:	2103      	movs	r1, #3
 8000a8c:	4848      	ldr	r0, [pc, #288]	@ (8000bb0 <StartDefaultTask+0x1a8>)
 8000a8e:	f004 fa98 	bl	8004fc2 <HSM_Run>
				}
			}
			osDelay(10);
 8000a92:	200a      	movs	r0, #10
 8000a94:	f006 fbe7 	bl	8007266 <osDelay>
			device.modbus_address = ReadModbusAddress();
 8000a98:	e7de      	b.n	8000a58 <StartDefaultTask+0x50>
		}
	} else {


		device.handlerModbusMaster.uModbusType = MB_MASTER;
 8000a9a:	4b45      	ldr	r3, [pc, #276]	@ (8000bb0 <StartDefaultTask+0x1a8>)
 8000a9c:	2204      	movs	r2, #4
 8000a9e:	731a      	strb	r2, [r3, #12]
		device.handlerModbusMaster.port =  &MB_BAT_UART;
 8000aa0:	4b43      	ldr	r3, [pc, #268]	@ (8000bb0 <StartDefaultTask+0x1a8>)
 8000aa2:	4a44      	ldr	r2, [pc, #272]	@ (8000bb4 <StartDefaultTask+0x1ac>)
 8000aa4:	611a      	str	r2, [r3, #16]
		device.handlerModbusMaster.u8id = 0; // For master it must be 0
 8000aa6:	4b42      	ldr	r3, [pc, #264]	@ (8000bb0 <StartDefaultTask+0x1a8>)
 8000aa8:	2200      	movs	r2, #0
 8000aaa:	751a      	strb	r2, [r3, #20]
		device.handlerModbusMaster.u16timeOut = 1000;
 8000aac:	4b40      	ldr	r3, [pc, #256]	@ (8000bb0 <StartDefaultTask+0x1a8>)
 8000aae:	f44f 727a 	mov.w	r2, #1000	@ 0x3e8
 8000ab2:	f8a3 20ae 	strh.w	r2, [r3, #174]	@ 0xae
		device.handlerModbusMaster.EN_Port = MB_BAT_PORT;
 8000ab6:	4b3e      	ldr	r3, [pc, #248]	@ (8000bb0 <StartDefaultTask+0x1a8>)
 8000ab8:	4a3f      	ldr	r2, [pc, #252]	@ (8000bb8 <StartDefaultTask+0x1b0>)
 8000aba:	619a      	str	r2, [r3, #24]
		device.handlerModbusMaster.EN_Pin = MB_BAT_PIN;
 8000abc:	4b3c      	ldr	r3, [pc, #240]	@ (8000bb0 <StartDefaultTask+0x1a8>)
 8000abe:	2210      	movs	r2, #16
 8000ac0:	839a      	strh	r2, [r3, #28]
		device.handlerModbusMaster.u16regs = device.dataModbusMaster;
 8000ac2:	4b3b      	ldr	r3, [pc, #236]	@ (8000bb0 <StartDefaultTask+0x1a8>)
 8000ac4:	4a3d      	ldr	r2, [pc, #244]	@ (8000bbc <StartDefaultTask+0x1b4>)
 8000ac6:	f8c3 20a4 	str.w	r2, [r3, #164]	@ 0xa4
		device.handlerModbusMaster.u16regsize= sizeof(device.dataModbusMaster)/sizeof(device.dataModbusMaster[0]);
 8000aca:	4b39      	ldr	r3, [pc, #228]	@ (8000bb0 <StartDefaultTask+0x1a8>)
 8000acc:	2233      	movs	r2, #51	@ 0x33
 8000ace:	f8a3 20b0 	strh.w	r2, [r3, #176]	@ 0xb0
		device.handlerModbusMaster.xTypeHW = USART_HW_DMA;
 8000ad2:	4b37      	ldr	r3, [pc, #220]	@ (8000bb0 <StartDefaultTask+0x1a8>)
 8000ad4:	2204      	movs	r2, #4
 8000ad6:	f883 2150 	strb.w	r2, [r3, #336]	@ 0x150

		/* Slave initialization */
		UART_ReconfigureByCode(&MB_COM_UART, device.storage.baudrate);
 8000ada:	4b35      	ldr	r3, [pc, #212]	@ (8000bb0 <StartDefaultTask+0x1a8>)
 8000adc:	f893 3382 	ldrb.w	r3, [r3, #898]	@ 0x382
 8000ae0:	4619      	mov	r1, r3
 8000ae2:	4837      	ldr	r0, [pc, #220]	@ (8000bc0 <StartDefaultTask+0x1b8>)
 8000ae4:	f7ff fbcc 	bl	8000280 <UART_ReconfigureByCode>
		device.handlerModbusSlave.uModbusType = MB_SLAVE;
 8000ae8:	4b31      	ldr	r3, [pc, #196]	@ (8000bb0 <StartDefaultTask+0x1a8>)
 8000aea:	2203      	movs	r2, #3
 8000aec:	f883 21cc 	strb.w	r2, [r3, #460]	@ 0x1cc
		device.handlerModbusSlave.port =  &MB_COM_UART;
 8000af0:	4b2f      	ldr	r3, [pc, #188]	@ (8000bb0 <StartDefaultTask+0x1a8>)
 8000af2:	4a33      	ldr	r2, [pc, #204]	@ (8000bc0 <StartDefaultTask+0x1b8>)
 8000af4:	f8c3 21d0 	str.w	r2, [r3, #464]	@ 0x1d0
		device.handlerModbusSlave.u8id = device.modbus_address;
 8000af8:	4b2d      	ldr	r3, [pc, #180]	@ (8000bb0 <StartDefaultTask+0x1a8>)
 8000afa:	7a1a      	ldrb	r2, [r3, #8]
 8000afc:	4b2c      	ldr	r3, [pc, #176]	@ (8000bb0 <StartDefaultTask+0x1a8>)
 8000afe:	f883 21d4 	strb.w	r2, [r3, #468]	@ 0x1d4
		device.handlerModbusSlave.u16timeOut = 1000;
 8000b02:	4b2b      	ldr	r3, [pc, #172]	@ (8000bb0 <StartDefaultTask+0x1a8>)
 8000b04:	f44f 727a 	mov.w	r2, #1000	@ 0x3e8
 8000b08:	f8a3 226e 	strh.w	r2, [r3, #622]	@ 0x26e
		device.handlerModbusSlave.EN_Port = MB_COM_PORT;
 8000b0c:	4b28      	ldr	r3, [pc, #160]	@ (8000bb0 <StartDefaultTask+0x1a8>)
 8000b0e:	4a2d      	ldr	r2, [pc, #180]	@ (8000bc4 <StartDefaultTask+0x1bc>)
 8000b10:	f8c3 21d8 	str.w	r2, [r3, #472]	@ 0x1d8
		device.handlerModbusSlave.EN_Pin = MB_COM_PIN;
 8000b14:	4b26      	ldr	r3, [pc, #152]	@ (8000bb0 <StartDefaultTask+0x1a8>)
 8000b16:	f44f 5280 	mov.w	r2, #4096	@ 0x1000
 8000b1a:	f8a3 21dc 	strh.w	r2, [r3, #476]	@ 0x1dc
		device.handlerModbusSlave.u16regs = device.dataModbusSlave;
 8000b1e:	4b24      	ldr	r3, [pc, #144]	@ (8000bb0 <StartDefaultTask+0x1a8>)
 8000b20:	4a29      	ldr	r2, [pc, #164]	@ (8000bc8 <StartDefaultTask+0x1c0>)
 8000b22:	f8c3 2264 	str.w	r2, [r3, #612]	@ 0x264
		device.handlerModbusSlave.u16regsize= sizeof(device.dataModbusSlave)/sizeof(device.dataModbusSlave[0]);
 8000b26:	4b22      	ldr	r3, [pc, #136]	@ (8000bb0 <StartDefaultTask+0x1a8>)
 8000b28:	2237      	movs	r2, #55	@ 0x37
 8000b2a:	f8a3 2270 	strh.w	r2, [r3, #624]	@ 0x270

		//Initialize Modbus library
		device.handlerModbusSlave.xTypeHW = USART_HW_DMA;
 8000b2e:	4b20      	ldr	r3, [pc, #128]	@ (8000bb0 <StartDefaultTask+0x1a8>)
 8000b30:	2204      	movs	r2, #4
 8000b32:	f883 2310 	strb.w	r2, [r3, #784]	@ 0x310

		ModbusInit(&device.handlerModbusMaster);
 8000b36:	4825      	ldr	r0, [pc, #148]	@ (8000bcc <StartDefaultTask+0x1c4>)
 8000b38:	f004 fd80 	bl	800563c <ModbusInit>
		ModbusStart(&device.handlerModbusMaster);
 8000b3c:	4823      	ldr	r0, [pc, #140]	@ (8000bcc <StartDefaultTask+0x1c4>)
 8000b3e:	f004 fe25 	bl	800578c <ModbusStart>

		ModbusInit(&device.handlerModbusSlave);
 8000b42:	4823      	ldr	r0, [pc, #140]	@ (8000bd0 <StartDefaultTask+0x1c8>)
 8000b44:	f004 fd7a 	bl	800563c <ModbusInit>
		ModbusStart(&device.handlerModbusSlave);
 8000b48:	4821      	ldr	r0, [pc, #132]	@ (8000bd0 <StartDefaultTask+0x1c8>)
 8000b4a:	f004 fe1f 	bl	800578c <ModbusStart>

		osSemaphoreRelease(binsemaModbusMasterHandle);
 8000b4e:	4b16      	ldr	r3, [pc, #88]	@ (8000ba8 <StartDefaultTask+0x1a0>)
 8000b50:	681b      	ldr	r3, [r3, #0]
 8000b52:	4618      	mov	r0, r3
 8000b54:	f006 fc7e 	bl	8007454 <osSemaphoreRelease>
		osSemaphoreRelease(binsemaModbusSlaveHandle);
 8000b58:	4b14      	ldr	r3, [pc, #80]	@ (8000bac <StartDefaultTask+0x1a4>)
 8000b5a:	681b      	ldr	r3, [r3, #0]
 8000b5c:	4618      	mov	r0, r3
 8000b5e:	f006 fc79 	bl	8007454 <osSemaphoreRelease>
	}

  for(;;)
  {
	  // Check Limit Switch
	  if (HAL_GPIO_ReadPin(LIMIT_SWITCH0_GPIO_Port, LIMIT_SWITCH0_Pin) == (GPIO_PinState)LS_ACTIVE
 8000b62:	f44f 7180 	mov.w	r1, #256	@ 0x100
 8000b66:	4817      	ldr	r0, [pc, #92]	@ (8000bc4 <StartDefaultTask+0x1bc>)
 8000b68:	f001 fdc6 	bl	80026f8 <HAL_GPIO_ReadPin>
 8000b6c:	4603      	mov	r3, r0
 8000b6e:	2b00      	cmp	r3, #0
 8000b70:	d007      	beq.n	8000b82 <StartDefaultTask+0x17a>
			  || HAL_GPIO_ReadPin(LIMIT_SWITCH1_GPIO_Port, LIMIT_SWITCH1_Pin) == (GPIO_PinState)LS_ACTIVE ) {
 8000b72:	f44f 7100 	mov.w	r1, #512	@ 0x200
 8000b76:	4813      	ldr	r0, [pc, #76]	@ (8000bc4 <StartDefaultTask+0x1bc>)
 8000b78:	f001 fdbe 	bl	80026f8 <HAL_GPIO_ReadPin>
 8000b7c:	4603      	mov	r3, r0
 8000b7e:	2b00      	cmp	r3, #0
 8000b80:	d105      	bne.n	8000b8e <StartDefaultTask+0x186>

		  HSM_Run((HSM *)&device, HSME_SWITCH_LIMIT_ACTIVE, 0);
 8000b82:	2200      	movs	r2, #0
 8000b84:	2104      	movs	r1, #4
 8000b86:	480a      	ldr	r0, [pc, #40]	@ (8000bb0 <StartDefaultTask+0x1a8>)
 8000b88:	f004 fa1b 	bl	8004fc2 <HSM_Run>
 8000b8c:	e008      	b.n	8000ba0 <StartDefaultTask+0x198>
	  } else {
		  device.dataModbusSlave[REG_STA_IS_PIN_IN_SLOT] = SLOT_EMPTY;
 8000b8e:	4b08      	ldr	r3, [pc, #32]	@ (8000bb0 <StartDefaultTask+0x1a8>)
 8000b90:	2200      	movs	r2, #0
 8000b92:	f8a3 237a 	strh.w	r2, [r3, #890]	@ 0x37a
		  HSM_Run((HSM *)&device, HSME_SWITCH_LIMIT_PASSTIVE, 0);
 8000b96:	2200      	movs	r2, #0
 8000b98:	2105      	movs	r1, #5
 8000b9a:	4805      	ldr	r0, [pc, #20]	@ (8000bb0 <StartDefaultTask+0x1a8>)
 8000b9c:	f004 fa11 	bl	8004fc2 <HSM_Run>
	  }
	  osDelay(10);
 8000ba0:	200a      	movs	r0, #10
 8000ba2:	f006 fb60 	bl	8007266 <osDelay>
	  if (HAL_GPIO_ReadPin(LIMIT_SWITCH0_GPIO_Port, LIMIT_SWITCH0_Pin) == (GPIO_PinState)LS_ACTIVE
 8000ba6:	e7dc      	b.n	8000b62 <StartDefaultTask+0x15a>
 8000ba8:	20000474 	.word	0x20000474
 8000bac:	20000478 	.word	0x20000478
 8000bb0:	200000e0 	.word	0x200000e0
 8000bb4:	20000510 	.word	0x20000510
 8000bb8:	40010800 	.word	0x40010800
 8000bbc:	20000234 	.word	0x20000234
 8000bc0:	20000558 	.word	0x20000558
 8000bc4:	40010c00 	.word	0x40010c00
 8000bc8:	200003f4 	.word	0x200003f4
 8000bcc:	200000ec 	.word	0x200000ec
 8000bd0:	200002ac 	.word	0x200002ac

08000bd4 <StartReadBatteryTask>:
* @param argument: Not used
* @retval None
*/
/* USER CODE END Header_StartReadBatteryTask */
void StartReadBatteryTask(void *argument)
{
 8000bd4:	b580      	push	{r7, lr}
 8000bd6:	b086      	sub	sp, #24
 8000bd8:	af02      	add	r7, sp, #8
 8000bda:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN StartReadBatteryTask */
  /* Infinite loop */
  uint32_t u32NotificationValue;
  static uint16_t timeout_count = 0;
  osSemaphoreAcquire(binsemaModbusMasterHandle, osWaitForever);
 8000bdc:	4b28      	ldr	r3, [pc, #160]	@ (8000c80 <StartReadBatteryTask+0xac>)
 8000bde:	681b      	ldr	r3, [r3, #0]
 8000be0:	f04f 31ff 	mov.w	r1, #4294967295
 8000be4:	4618      	mov	r0, r3
 8000be6:	f006 fbe3 	bl	80073b0 <osSemaphoreAcquire>

  device.telegramMaster[TELE_MASTER_READ_FULL_BAT_DATA].u8id = 0x10; // slave address
 8000bea:	4b26      	ldr	r3, [pc, #152]	@ (8000c84 <StartReadBatteryTask+0xb0>)
 8000bec:	2210      	movs	r2, #16
 8000bee:	f883 21bc 	strb.w	r2, [r3, #444]	@ 0x1bc
  device.telegramMaster[TELE_MASTER_READ_FULL_BAT_DATA].u8fct = 0x03; // function code (this one is registers read)
 8000bf2:	4b24      	ldr	r3, [pc, #144]	@ (8000c84 <StartReadBatteryTask+0xb0>)
 8000bf4:	2203      	movs	r2, #3
 8000bf6:	f883 21bd 	strb.w	r2, [r3, #445]	@ 0x1bd
  device.telegramMaster[TELE_MASTER_READ_FULL_BAT_DATA].u16RegAdd = 0x00; // start address in slave
 8000bfa:	4b22      	ldr	r3, [pc, #136]	@ (8000c84 <StartReadBatteryTask+0xb0>)
 8000bfc:	2200      	movs	r2, #0
 8000bfe:	f8a3 21be 	strh.w	r2, [r3, #446]	@ 0x1be
  device.telegramMaster[TELE_MASTER_READ_FULL_BAT_DATA].u16CoilsNo = TOTAL_BAT_REGISTERS; // number of elements (coils or registers) to read
 8000c02:	4b20      	ldr	r3, [pc, #128]	@ (8000c84 <StartReadBatteryTask+0xb0>)
 8000c04:	2233      	movs	r2, #51	@ 0x33
 8000c06:	f8a3 21c0 	strh.w	r2, [r3, #448]	@ 0x1c0
  device.telegramMaster[TELE_MASTER_READ_FULL_BAT_DATA].u16reg = device.dataModbusMaster; // pointer to a memory array
 8000c0a:	4b1e      	ldr	r3, [pc, #120]	@ (8000c84 <StartReadBatteryTask+0xb0>)
 8000c0c:	4a1e      	ldr	r2, [pc, #120]	@ (8000c88 <StartReadBatteryTask+0xb4>)
 8000c0e:	f8c3 21c4 	str.w	r2, [r3, #452]	@ 0x1c4
  for(;;)
  {
	if(device.dataModbusSlave[REG_STA_IS_PIN_IN_SLOT] == SLOT_FULL) {
 8000c12:	4b1c      	ldr	r3, [pc, #112]	@ (8000c84 <StartReadBatteryTask+0xb0>)
 8000c14:	f8b3 337a 	ldrh.w	r3, [r3, #890]	@ 0x37a
 8000c18:	2b01      	cmp	r3, #1
 8000c1a:	d12d      	bne.n	8000c78 <StartReadBatteryTask+0xa4>
		ModbusQuery(&device.handlerModbusMaster, device.telegramMaster[TELE_MASTER_READ_FULL_BAT_DATA]);
 8000c1c:	4b19      	ldr	r3, [pc, #100]	@ (8000c84 <StartReadBatteryTask+0xb0>)
 8000c1e:	f8d3 21c8 	ldr.w	r2, [r3, #456]	@ 0x1c8
 8000c22:	9200      	str	r2, [sp, #0]
 8000c24:	f503 73de 	add.w	r3, r3, #444	@ 0x1bc
 8000c28:	cb0e      	ldmia	r3, {r1, r2, r3}
 8000c2a:	4818      	ldr	r0, [pc, #96]	@ (8000c8c <StartReadBatteryTask+0xb8>)
 8000c2c:	f004 ffae 	bl	8005b8c <ModbusQuery>
		u32NotificationValue = ulTaskNotifyTake(pdTRUE, portMAX_DELAY);
 8000c30:	f04f 31ff 	mov.w	r1, #4294967295
 8000c34:	2001      	movs	r0, #1
 8000c36:	f008 fdd3 	bl	80097e0 <ulTaskNotifyTake>
 8000c3a:	60f8      	str	r0, [r7, #12]
		if(u32NotificationValue != OP_OK_QUERY) {
 8000c3c:	68fb      	ldr	r3, [r7, #12]
 8000c3e:	2b14      	cmp	r3, #20
 8000c40:	d008      	beq.n	8000c54 <StartReadBatteryTask+0x80>
			timeout_count = 0;
 8000c42:	4b13      	ldr	r3, [pc, #76]	@ (8000c90 <StartReadBatteryTask+0xbc>)
 8000c44:	2200      	movs	r2, #0
 8000c46:	801a      	strh	r2, [r3, #0]
			HSM_Run((HSM *)&device, HSME_BAT_RECEIVED_OK, 0);
 8000c48:	2200      	movs	r2, #0
 8000c4a:	2106      	movs	r1, #6
 8000c4c:	480d      	ldr	r0, [pc, #52]	@ (8000c84 <StartReadBatteryTask+0xb0>)
 8000c4e:	f004 f9b8 	bl	8004fc2 <HSM_Run>
 8000c52:	e011      	b.n	8000c78 <StartReadBatteryTask+0xa4>
		} else {
			if(++timeout_count >= 5) {
 8000c54:	4b0e      	ldr	r3, [pc, #56]	@ (8000c90 <StartReadBatteryTask+0xbc>)
 8000c56:	881b      	ldrh	r3, [r3, #0]
 8000c58:	3301      	adds	r3, #1
 8000c5a:	b29a      	uxth	r2, r3
 8000c5c:	4b0c      	ldr	r3, [pc, #48]	@ (8000c90 <StartReadBatteryTask+0xbc>)
 8000c5e:	801a      	strh	r2, [r3, #0]
 8000c60:	4b0b      	ldr	r3, [pc, #44]	@ (8000c90 <StartReadBatteryTask+0xbc>)
 8000c62:	881b      	ldrh	r3, [r3, #0]
 8000c64:	2b04      	cmp	r3, #4
 8000c66:	d907      	bls.n	8000c78 <StartReadBatteryTask+0xa4>
				timeout_count = 5;
 8000c68:	4b09      	ldr	r3, [pc, #36]	@ (8000c90 <StartReadBatteryTask+0xbc>)
 8000c6a:	2205      	movs	r2, #5
 8000c6c:	801a      	strh	r2, [r3, #0]
				HSM_Run((HSM *)&device, HSME_BAT_RECEIVED_TIMEOUT, 0);
 8000c6e:	2200      	movs	r2, #0
 8000c70:	2107      	movs	r1, #7
 8000c72:	4804      	ldr	r0, [pc, #16]	@ (8000c84 <StartReadBatteryTask+0xb0>)
 8000c74:	f004 f9a5 	bl	8004fc2 <HSM_Run>
		}
	} else {

	}

    osDelay(100);
 8000c78:	2064      	movs	r0, #100	@ 0x64
 8000c7a:	f006 faf4 	bl	8007266 <osDelay>
	if(device.dataModbusSlave[REG_STA_IS_PIN_IN_SLOT] == SLOT_FULL) {
 8000c7e:	e7c8      	b.n	8000c12 <StartReadBatteryTask+0x3e>
 8000c80:	20000474 	.word	0x20000474
 8000c84:	200000e0 	.word	0x200000e0
 8000c88:	20000234 	.word	0x20000234
 8000c8c:	200000ec 	.word	0x200000ec
 8000c90:	2000047c 	.word	0x2000047c

08000c94 <StartCommTask>:
* @param argument: Not used
* @retval None
*/
/* USER CODE END Header_StartCommTask */
void StartCommTask(void *argument)
{
 8000c94:	b580      	push	{r7, lr}
 8000c96:	b082      	sub	sp, #8
 8000c98:	af00      	add	r7, sp, #0
 8000c9a:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN StartCommTask */
  /* Infinite loop */
  osSemaphoreAcquire(binsemaModbusSlaveHandle, osWaitForever);
 8000c9c:	4b10      	ldr	r3, [pc, #64]	@ (8000ce0 <StartCommTask+0x4c>)
 8000c9e:	681b      	ldr	r3, [r3, #0]
 8000ca0:	f04f 31ff 	mov.w	r1, #4294967295
 8000ca4:	4618      	mov	r0, r3
 8000ca6:	f006 fb83 	bl	80073b0 <osSemaphoreAcquire>
  for(;;)
  {
	xSemaphoreTake(device.handlerModbusSlave.ModBusSphrHandle , portMAX_DELAY);
 8000caa:	4b0e      	ldr	r3, [pc, #56]	@ (8000ce4 <StartCommTask+0x50>)
 8000cac:	f8d3 3288 	ldr.w	r3, [r3, #648]	@ 0x288
 8000cb0:	f04f 31ff 	mov.w	r1, #4294967295
 8000cb4:	4618      	mov	r0, r3
 8000cb6:	f007 fa2d 	bl	8008114 <xQueueSemaphoreTake>
	HSM_Run((HSM *)&device, HSME_COMM_RECEIVED_OK, 0);
 8000cba:	2200      	movs	r2, #0
 8000cbc:	2108      	movs	r1, #8
 8000cbe:	4809      	ldr	r0, [pc, #36]	@ (8000ce4 <StartCommTask+0x50>)
 8000cc0:	f004 f97f 	bl	8004fc2 <HSM_Run>
	xSemaphoreGive(device.handlerModbusSlave.ModBusSphrHandle);
 8000cc4:	4b07      	ldr	r3, [pc, #28]	@ (8000ce4 <StartCommTask+0x50>)
 8000cc6:	f8d3 0288 	ldr.w	r0, [r3, #648]	@ 0x288
 8000cca:	2300      	movs	r3, #0
 8000ccc:	2200      	movs	r2, #0
 8000cce:	2100      	movs	r1, #0
 8000cd0:	f006 ff0e 	bl	8007af0 <xQueueGenericSend>
	osDelay(100);
 8000cd4:	2064      	movs	r0, #100	@ 0x64
 8000cd6:	f006 fac6 	bl	8007266 <osDelay>
	xSemaphoreTake(device.handlerModbusSlave.ModBusSphrHandle , portMAX_DELAY);
 8000cda:	bf00      	nop
 8000cdc:	e7e5      	b.n	8000caa <StartCommTask+0x16>
 8000cde:	bf00      	nop
 8000ce0:	20000478 	.word	0x20000478
 8000ce4:	200000e0 	.word	0x200000e0

08000ce8 <MX_GPIO_Init>:
        * Output
        * EVENT_OUT
        * EXTI
*/
void MX_GPIO_Init(void)
{
 8000ce8:	b580      	push	{r7, lr}
 8000cea:	b088      	sub	sp, #32
 8000cec:	af00      	add	r7, sp, #0

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000cee:	f107 0310 	add.w	r3, r7, #16
 8000cf2:	2200      	movs	r2, #0
 8000cf4:	601a      	str	r2, [r3, #0]
 8000cf6:	605a      	str	r2, [r3, #4]
 8000cf8:	609a      	str	r2, [r3, #8]
 8000cfa:	60da      	str	r2, [r3, #12]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOD_CLK_ENABLE();
 8000cfc:	4b34      	ldr	r3, [pc, #208]	@ (8000dd0 <MX_GPIO_Init+0xe8>)
 8000cfe:	699b      	ldr	r3, [r3, #24]
 8000d00:	4a33      	ldr	r2, [pc, #204]	@ (8000dd0 <MX_GPIO_Init+0xe8>)
 8000d02:	f043 0320 	orr.w	r3, r3, #32
 8000d06:	6193      	str	r3, [r2, #24]
 8000d08:	4b31      	ldr	r3, [pc, #196]	@ (8000dd0 <MX_GPIO_Init+0xe8>)
 8000d0a:	699b      	ldr	r3, [r3, #24]
 8000d0c:	f003 0320 	and.w	r3, r3, #32
 8000d10:	60fb      	str	r3, [r7, #12]
 8000d12:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8000d14:	4b2e      	ldr	r3, [pc, #184]	@ (8000dd0 <MX_GPIO_Init+0xe8>)
 8000d16:	699b      	ldr	r3, [r3, #24]
 8000d18:	4a2d      	ldr	r2, [pc, #180]	@ (8000dd0 <MX_GPIO_Init+0xe8>)
 8000d1a:	f043 0304 	orr.w	r3, r3, #4
 8000d1e:	6193      	str	r3, [r2, #24]
 8000d20:	4b2b      	ldr	r3, [pc, #172]	@ (8000dd0 <MX_GPIO_Init+0xe8>)
 8000d22:	699b      	ldr	r3, [r3, #24]
 8000d24:	f003 0304 	and.w	r3, r3, #4
 8000d28:	60bb      	str	r3, [r7, #8]
 8000d2a:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8000d2c:	4b28      	ldr	r3, [pc, #160]	@ (8000dd0 <MX_GPIO_Init+0xe8>)
 8000d2e:	699b      	ldr	r3, [r3, #24]
 8000d30:	4a27      	ldr	r2, [pc, #156]	@ (8000dd0 <MX_GPIO_Init+0xe8>)
 8000d32:	f043 0308 	orr.w	r3, r3, #8
 8000d36:	6193      	str	r3, [r2, #24]
 8000d38:	4b25      	ldr	r3, [pc, #148]	@ (8000dd0 <MX_GPIO_Init+0xe8>)
 8000d3a:	699b      	ldr	r3, [r3, #24]
 8000d3c:	f003 0308 	and.w	r3, r3, #8
 8000d40:	607b      	str	r3, [r7, #4]
 8000d42:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOA, RS4851_TXEN_Pin|CHARGE_CTRL_Pin|EMERGENCY_Pin, GPIO_PIN_RESET);
 8000d44:	2200      	movs	r2, #0
 8000d46:	f44f 61a2 	mov.w	r1, #1296	@ 0x510
 8000d4a:	4822      	ldr	r0, [pc, #136]	@ (8000dd4 <MX_GPIO_Init+0xec>)
 8000d4c:	f001 fceb 	bl	8002726 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, RS4852_TXEN_Pin|LED_STT_Pin|LED_RUN_Pin|LED_FAULT_Pin, GPIO_PIN_RESET);
 8000d50:	2200      	movs	r2, #0
 8000d52:	f44f 5187 	mov.w	r1, #4320	@ 0x10e0
 8000d56:	4820      	ldr	r0, [pc, #128]	@ (8000dd8 <MX_GPIO_Init+0xf0>)
 8000d58:	f001 fce5 	bl	8002726 <HAL_GPIO_WritePin>

  /*Configure GPIO pins : RS4851_TXEN_Pin CHARGE_CTRL_Pin EMERGENCY_Pin */
  GPIO_InitStruct.Pin = RS4851_TXEN_Pin|CHARGE_CTRL_Pin|EMERGENCY_Pin;
 8000d5c:	f44f 63a2 	mov.w	r3, #1296	@ 0x510
 8000d60:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000d62:	2301      	movs	r3, #1
 8000d64:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 8000d66:	2301      	movs	r3, #1
 8000d68:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000d6a:	2302      	movs	r3, #2
 8000d6c:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000d6e:	f107 0310 	add.w	r3, r7, #16
 8000d72:	4619      	mov	r1, r3
 8000d74:	4817      	ldr	r0, [pc, #92]	@ (8000dd4 <MX_GPIO_Init+0xec>)
 8000d76:	f001 fa7f 	bl	8002278 <HAL_GPIO_Init>

  /*Configure GPIO pin : RD_VOLTAGE_Pin */
  GPIO_InitStruct.Pin = RD_VOLTAGE_Pin;
 8000d7a:	2340      	movs	r3, #64	@ 0x40
 8000d7c:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8000d7e:	2303      	movs	r3, #3
 8000d80:	617b      	str	r3, [r7, #20]
  HAL_GPIO_Init(RD_VOLTAGE_GPIO_Port, &GPIO_InitStruct);
 8000d82:	f107 0310 	add.w	r3, r7, #16
 8000d86:	4619      	mov	r1, r3
 8000d88:	4812      	ldr	r0, [pc, #72]	@ (8000dd4 <MX_GPIO_Init+0xec>)
 8000d8a:	f001 fa75 	bl	8002278 <HAL_GPIO_Init>

  /*Configure GPIO pins : ADDR4_Pin ADDR3_Pin ADDR2_Pin ADDR1_Pin
                           ADDR0_Pin LIMIT_SWITCH0_Pin LIMIT_SWITCH1_Pin */
  GPIO_InitStruct.Pin = ADDR4_Pin|ADDR3_Pin|ADDR2_Pin|ADDR1_Pin
 8000d8e:	f240 331f 	movw	r3, #799	@ 0x31f
 8000d92:	613b      	str	r3, [r7, #16]
                          |ADDR0_Pin|LIMIT_SWITCH0_Pin|LIMIT_SWITCH1_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8000d94:	2300      	movs	r3, #0
 8000d96:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 8000d98:	2301      	movs	r3, #1
 8000d9a:	61bb      	str	r3, [r7, #24]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8000d9c:	f107 0310 	add.w	r3, r7, #16
 8000da0:	4619      	mov	r1, r3
 8000da2:	480d      	ldr	r0, [pc, #52]	@ (8000dd8 <MX_GPIO_Init+0xf0>)
 8000da4:	f001 fa68 	bl	8002278 <HAL_GPIO_Init>

  /*Configure GPIO pins : RS4852_TXEN_Pin LED_STT_Pin LED_RUN_Pin LED_FAULT_Pin */
  GPIO_InitStruct.Pin = RS4852_TXEN_Pin|LED_STT_Pin|LED_RUN_Pin|LED_FAULT_Pin;
 8000da8:	f44f 5387 	mov.w	r3, #4320	@ 0x10e0
 8000dac:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000dae:	2301      	movs	r3, #1
 8000db0:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 8000db2:	2301      	movs	r3, #1
 8000db4:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000db6:	2302      	movs	r3, #2
 8000db8:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8000dba:	f107 0310 	add.w	r3, r7, #16
 8000dbe:	4619      	mov	r1, r3
 8000dc0:	4805      	ldr	r0, [pc, #20]	@ (8000dd8 <MX_GPIO_Init+0xf0>)
 8000dc2:	f001 fa59 	bl	8002278 <HAL_GPIO_Init>

}
 8000dc6:	bf00      	nop
 8000dc8:	3720      	adds	r7, #32
 8000dca:	46bd      	mov	sp, r7
 8000dcc:	bd80      	pop	{r7, pc}
 8000dce:	bf00      	nop
 8000dd0:	40021000 	.word	0x40021000
 8000dd4:	40010800 	.word	0x40010800
 8000dd8:	40010c00 	.word	0x40010c00

08000ddc <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8000ddc:	b580      	push	{r7, lr}
 8000dde:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8000de0:	f000 fc08 	bl	80015f4 <HAL_Init>
  /* USER CODE BEGIN Init */
//  DWT_Init();
  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8000de4:	f000 f812 	bl	8000e0c <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8000de8:	f7ff ff7e 	bl	8000ce8 <MX_GPIO_Init>
  MX_DMA_Init();
 8000dec:	f7ff fd48 	bl	8000880 <MX_DMA_Init>
  MX_USART2_UART_Init();
 8000df0:	f000 f9fa 	bl	80011e8 <MX_USART2_UART_Init>
  MX_USART3_UART_Init();
 8000df4:	f000 fa22 	bl	800123c <MX_USART3_UART_Init>
  MX_TIM2_Init();
 8000df8:	f000 f986 	bl	8001108 <MX_TIM2_Init>
  /* USER CODE BEGIN 2 */

  /* USER CODE END 2 */

  /* Init scheduler */
  osKernelInitialize();  /* Call init function for freertos objects (in cmsis_os2.c) */
 8000dfc:	f006 f94e 	bl	800709c <osKernelInitialize>
  MX_FREERTOS_Init();
 8000e00:	f7ff fdbc 	bl	800097c <MX_FREERTOS_Init>

  /* Start scheduler */
  osKernelStart();
 8000e04:	f006 f96c 	bl	80070e0 <osKernelStart>

  /* We should never get here as control is now taken by the scheduler */

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
 8000e08:	bf00      	nop
 8000e0a:	e7fd      	b.n	8000e08 <main+0x2c>

08000e0c <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8000e0c:	b580      	push	{r7, lr}
 8000e0e:	b090      	sub	sp, #64	@ 0x40
 8000e10:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8000e12:	f107 0318 	add.w	r3, r7, #24
 8000e16:	2228      	movs	r2, #40	@ 0x28
 8000e18:	2100      	movs	r1, #0
 8000e1a:	4618      	mov	r0, r3
 8000e1c:	f009 febc 	bl	800ab98 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8000e20:	1d3b      	adds	r3, r7, #4
 8000e22:	2200      	movs	r2, #0
 8000e24:	601a      	str	r2, [r3, #0]
 8000e26:	605a      	str	r2, [r3, #4]
 8000e28:	609a      	str	r2, [r3, #8]
 8000e2a:	60da      	str	r2, [r3, #12]
 8000e2c:	611a      	str	r2, [r3, #16]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 8000e2e:	2301      	movs	r3, #1
 8000e30:	61bb      	str	r3, [r7, #24]
  RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 8000e32:	f44f 3380 	mov.w	r3, #65536	@ 0x10000
 8000e36:	61fb      	str	r3, [r7, #28]
  RCC_OscInitStruct.HSEPredivValue = RCC_HSE_PREDIV_DIV1;
 8000e38:	2300      	movs	r3, #0
 8000e3a:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8000e3c:	2301      	movs	r3, #1
 8000e3e:	62bb      	str	r3, [r7, #40]	@ 0x28
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8000e40:	2302      	movs	r3, #2
 8000e42:	637b      	str	r3, [r7, #52]	@ 0x34
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 8000e44:	f44f 3380 	mov.w	r3, #65536	@ 0x10000
 8000e48:	63bb      	str	r3, [r7, #56]	@ 0x38
  RCC_OscInitStruct.PLL.PLLMUL = RCC_PLL_MUL9;
 8000e4a:	f44f 13e0 	mov.w	r3, #1835008	@ 0x1c0000
 8000e4e:	63fb      	str	r3, [r7, #60]	@ 0x3c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8000e50:	f107 0318 	add.w	r3, r7, #24
 8000e54:	4618      	mov	r0, r3
 8000e56:	f001 fc97 	bl	8002788 <HAL_RCC_OscConfig>
 8000e5a:	4603      	mov	r3, r0
 8000e5c:	2b00      	cmp	r3, #0
 8000e5e:	d001      	beq.n	8000e64 <SystemClock_Config+0x58>
  {
    Error_Handler();
 8000e60:	f000 f832 	bl	8000ec8 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8000e64:	230f      	movs	r3, #15
 8000e66:	607b      	str	r3, [r7, #4]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8000e68:	2302      	movs	r3, #2
 8000e6a:	60bb      	str	r3, [r7, #8]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8000e6c:	2300      	movs	r3, #0
 8000e6e:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 8000e70:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8000e74:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8000e76:	2300      	movs	r3, #0
 8000e78:	617b      	str	r3, [r7, #20]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_2) != HAL_OK)
 8000e7a:	1d3b      	adds	r3, r7, #4
 8000e7c:	2102      	movs	r1, #2
 8000e7e:	4618      	mov	r0, r3
 8000e80:	f001 ff04 	bl	8002c8c <HAL_RCC_ClockConfig>
 8000e84:	4603      	mov	r3, r0
 8000e86:	2b00      	cmp	r3, #0
 8000e88:	d001      	beq.n	8000e8e <SystemClock_Config+0x82>
  {
    Error_Handler();
 8000e8a:	f000 f81d 	bl	8000ec8 <Error_Handler>
  }
}
 8000e8e:	bf00      	nop
 8000e90:	3740      	adds	r7, #64	@ 0x40
 8000e92:	46bd      	mov	sp, r7
 8000e94:	bd80      	pop	{r7, pc}
	...

08000e98 <HAL_TIM_PeriodElapsedCallback>:
  * a global variable "uwTick" used as application time base.
  * @param  htim : TIM handle
  * @retval None
  */
void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 8000e98:	b580      	push	{r7, lr}
 8000e9a:	b082      	sub	sp, #8
 8000e9c:	af00      	add	r7, sp, #0
 8000e9e:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN Callback 0 */

  /* USER CODE END Callback 0 */
  if (htim->Instance == TIM1)
 8000ea0:	687b      	ldr	r3, [r7, #4]
 8000ea2:	681b      	ldr	r3, [r3, #0]
 8000ea4:	4a07      	ldr	r2, [pc, #28]	@ (8000ec4 <HAL_TIM_PeriodElapsedCallback+0x2c>)
 8000ea6:	4293      	cmp	r3, r2
 8000ea8:	d101      	bne.n	8000eae <HAL_TIM_PeriodElapsedCallback+0x16>
  {
    HAL_IncTick();
 8000eaa:	f000 fbb9 	bl	8001620 <HAL_IncTick>
  }
  /* USER CODE BEGIN Callback 1 */
  if (htim->Instance == HSM_TIM) {
 8000eae:	687b      	ldr	r3, [r7, #4]
 8000eb0:	681b      	ldr	r3, [r3, #0]
 8000eb2:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8000eb6:	d101      	bne.n	8000ebc <HAL_TIM_PeriodElapsedCallback+0x24>
	  HSM_TIM_IRQHandler();
 8000eb8:	f004 fa5c 	bl	8005374 <HSM_TIM_IRQHandler>
  }
  /* USER CODE END Callback 1 */
}
 8000ebc:	bf00      	nop
 8000ebe:	3708      	adds	r7, #8
 8000ec0:	46bd      	mov	sp, r7
 8000ec2:	bd80      	pop	{r7, pc}
 8000ec4:	40012c00 	.word	0x40012c00

08000ec8 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8000ec8:	b480      	push	{r7}
 8000eca:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8000ecc:	b672      	cpsid	i
}
 8000ece:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8000ed0:	bf00      	nop
 8000ed2:	e7fd      	b.n	8000ed0 <Error_Handler+0x8>

08000ed4 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8000ed4:	b580      	push	{r7, lr}
 8000ed6:	b084      	sub	sp, #16
 8000ed8:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_AFIO_CLK_ENABLE();
 8000eda:	4b18      	ldr	r3, [pc, #96]	@ (8000f3c <HAL_MspInit+0x68>)
 8000edc:	699b      	ldr	r3, [r3, #24]
 8000ede:	4a17      	ldr	r2, [pc, #92]	@ (8000f3c <HAL_MspInit+0x68>)
 8000ee0:	f043 0301 	orr.w	r3, r3, #1
 8000ee4:	6193      	str	r3, [r2, #24]
 8000ee6:	4b15      	ldr	r3, [pc, #84]	@ (8000f3c <HAL_MspInit+0x68>)
 8000ee8:	699b      	ldr	r3, [r3, #24]
 8000eea:	f003 0301 	and.w	r3, r3, #1
 8000eee:	60bb      	str	r3, [r7, #8]
 8000ef0:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_PWR_CLK_ENABLE();
 8000ef2:	4b12      	ldr	r3, [pc, #72]	@ (8000f3c <HAL_MspInit+0x68>)
 8000ef4:	69db      	ldr	r3, [r3, #28]
 8000ef6:	4a11      	ldr	r2, [pc, #68]	@ (8000f3c <HAL_MspInit+0x68>)
 8000ef8:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8000efc:	61d3      	str	r3, [r2, #28]
 8000efe:	4b0f      	ldr	r3, [pc, #60]	@ (8000f3c <HAL_MspInit+0x68>)
 8000f00:	69db      	ldr	r3, [r3, #28]
 8000f02:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8000f06:	607b      	str	r3, [r7, #4]
 8000f08:	687b      	ldr	r3, [r7, #4]

  /* System interrupt init*/
  /* PendSV_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(PendSV_IRQn, 15, 0);
 8000f0a:	2200      	movs	r2, #0
 8000f0c:	210f      	movs	r1, #15
 8000f0e:	f06f 0001 	mvn.w	r0, #1
 8000f12:	f000 fc7a 	bl	800180a <HAL_NVIC_SetPriority>

  /** NOJTAG: JTAG-DP Disabled and SW-DP Enabled
  */
  __HAL_AFIO_REMAP_SWJ_NOJTAG();
 8000f16:	4b0a      	ldr	r3, [pc, #40]	@ (8000f40 <HAL_MspInit+0x6c>)
 8000f18:	685b      	ldr	r3, [r3, #4]
 8000f1a:	60fb      	str	r3, [r7, #12]
 8000f1c:	68fb      	ldr	r3, [r7, #12]
 8000f1e:	f023 63e0 	bic.w	r3, r3, #117440512	@ 0x7000000
 8000f22:	60fb      	str	r3, [r7, #12]
 8000f24:	68fb      	ldr	r3, [r7, #12]
 8000f26:	f043 7300 	orr.w	r3, r3, #33554432	@ 0x2000000
 8000f2a:	60fb      	str	r3, [r7, #12]
 8000f2c:	4a04      	ldr	r2, [pc, #16]	@ (8000f40 <HAL_MspInit+0x6c>)
 8000f2e:	68fb      	ldr	r3, [r7, #12]
 8000f30:	6053      	str	r3, [r2, #4]

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8000f32:	bf00      	nop
 8000f34:	3710      	adds	r7, #16
 8000f36:	46bd      	mov	sp, r7
 8000f38:	bd80      	pop	{r7, pc}
 8000f3a:	bf00      	nop
 8000f3c:	40021000 	.word	0x40021000
 8000f40:	40010000 	.word	0x40010000

08000f44 <HAL_InitTick>:
  *         reset by HAL_Init() or at any time when clock is configured, by HAL_RCC_ClockConfig().
  * @param  TickPriority: Tick interrupt priority.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8000f44:	b580      	push	{r7, lr}
 8000f46:	b08c      	sub	sp, #48	@ 0x30
 8000f48:	af00      	add	r7, sp, #0
 8000f4a:	6078      	str	r0, [r7, #4]
  RCC_ClkInitTypeDef    clkconfig;
  uint32_t              uwTimclock = 0U;
 8000f4c:	2300      	movs	r3, #0
 8000f4e:	62bb      	str	r3, [r7, #40]	@ 0x28

  uint32_t              uwPrescalerValue = 0U;
 8000f50:	2300      	movs	r3, #0
 8000f52:	627b      	str	r3, [r7, #36]	@ 0x24
  uint32_t              pFLatency;

  HAL_StatusTypeDef     status = HAL_OK;
 8000f54:	2300      	movs	r3, #0
 8000f56:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f

  /* Enable TIM1 clock */
  __HAL_RCC_TIM1_CLK_ENABLE();
 8000f5a:	4b2e      	ldr	r3, [pc, #184]	@ (8001014 <HAL_InitTick+0xd0>)
 8000f5c:	699b      	ldr	r3, [r3, #24]
 8000f5e:	4a2d      	ldr	r2, [pc, #180]	@ (8001014 <HAL_InitTick+0xd0>)
 8000f60:	f443 6300 	orr.w	r3, r3, #2048	@ 0x800
 8000f64:	6193      	str	r3, [r2, #24]
 8000f66:	4b2b      	ldr	r3, [pc, #172]	@ (8001014 <HAL_InitTick+0xd0>)
 8000f68:	699b      	ldr	r3, [r3, #24]
 8000f6a:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8000f6e:	60bb      	str	r3, [r7, #8]
 8000f70:	68bb      	ldr	r3, [r7, #8]

  /* Get clock configuration */
  HAL_RCC_GetClockConfig(&clkconfig, &pFLatency);
 8000f72:	f107 020c 	add.w	r2, r7, #12
 8000f76:	f107 0310 	add.w	r3, r7, #16
 8000f7a:	4611      	mov	r1, r2
 8000f7c:	4618      	mov	r0, r3
 8000f7e:	f001 fff5 	bl	8002f6c <HAL_RCC_GetClockConfig>

  /* Compute TIM1 clock */
      uwTimclock = HAL_RCC_GetPCLK2Freq();
 8000f82:	f001 ffdf 	bl	8002f44 <HAL_RCC_GetPCLK2Freq>
 8000f86:	62b8      	str	r0, [r7, #40]	@ 0x28

  /* Compute the prescaler value to have TIM1 counter clock equal to 1MHz */
  uwPrescalerValue = (uint32_t) ((uwTimclock / 1000000U) - 1U);
 8000f88:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8000f8a:	4a23      	ldr	r2, [pc, #140]	@ (8001018 <HAL_InitTick+0xd4>)
 8000f8c:	fba2 2303 	umull	r2, r3, r2, r3
 8000f90:	0c9b      	lsrs	r3, r3, #18
 8000f92:	3b01      	subs	r3, #1
 8000f94:	627b      	str	r3, [r7, #36]	@ 0x24

  /* Initialize TIM1 */
  htim1.Instance = TIM1;
 8000f96:	4b21      	ldr	r3, [pc, #132]	@ (800101c <HAL_InitTick+0xd8>)
 8000f98:	4a21      	ldr	r2, [pc, #132]	@ (8001020 <HAL_InitTick+0xdc>)
 8000f9a:	601a      	str	r2, [r3, #0]
   * Period = [(TIM1CLK/1000) - 1]. to have a (1/1000) s time base.
   * Prescaler = (uwTimclock/1000000 - 1) to have a 1MHz counter clock.
   * ClockDivision = 0
   * Counter direction = Up
   */
  htim1.Init.Period = (1000000U / 1000U) - 1U;
 8000f9c:	4b1f      	ldr	r3, [pc, #124]	@ (800101c <HAL_InitTick+0xd8>)
 8000f9e:	f240 32e7 	movw	r2, #999	@ 0x3e7
 8000fa2:	60da      	str	r2, [r3, #12]
  htim1.Init.Prescaler = uwPrescalerValue;
 8000fa4:	4a1d      	ldr	r2, [pc, #116]	@ (800101c <HAL_InitTick+0xd8>)
 8000fa6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8000fa8:	6053      	str	r3, [r2, #4]
  htim1.Init.ClockDivision = 0;
 8000faa:	4b1c      	ldr	r3, [pc, #112]	@ (800101c <HAL_InitTick+0xd8>)
 8000fac:	2200      	movs	r2, #0
 8000fae:	611a      	str	r2, [r3, #16]
  htim1.Init.CounterMode = TIM_COUNTERMODE_UP;
 8000fb0:	4b1a      	ldr	r3, [pc, #104]	@ (800101c <HAL_InitTick+0xd8>)
 8000fb2:	2200      	movs	r2, #0
 8000fb4:	609a      	str	r2, [r3, #8]
  htim1.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8000fb6:	4b19      	ldr	r3, [pc, #100]	@ (800101c <HAL_InitTick+0xd8>)
 8000fb8:	2200      	movs	r2, #0
 8000fba:	619a      	str	r2, [r3, #24]

  status = HAL_TIM_Base_Init(&htim1);
 8000fbc:	4817      	ldr	r0, [pc, #92]	@ (800101c <HAL_InitTick+0xd8>)
 8000fbe:	f002 f823 	bl	8003008 <HAL_TIM_Base_Init>
 8000fc2:	4603      	mov	r3, r0
 8000fc4:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
  if (status == HAL_OK)
 8000fc8:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 8000fcc:	2b00      	cmp	r3, #0
 8000fce:	d11b      	bne.n	8001008 <HAL_InitTick+0xc4>
  {
    /* Start the TIM time Base generation in interrupt mode */
    status = HAL_TIM_Base_Start_IT(&htim1);
 8000fd0:	4812      	ldr	r0, [pc, #72]	@ (800101c <HAL_InitTick+0xd8>)
 8000fd2:	f002 f869 	bl	80030a8 <HAL_TIM_Base_Start_IT>
 8000fd6:	4603      	mov	r3, r0
 8000fd8:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
    if (status == HAL_OK)
 8000fdc:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 8000fe0:	2b00      	cmp	r3, #0
 8000fe2:	d111      	bne.n	8001008 <HAL_InitTick+0xc4>
    {
    /* Enable the TIM1 global Interrupt */
        HAL_NVIC_EnableIRQ(TIM1_UP_IRQn);
 8000fe4:	2019      	movs	r0, #25
 8000fe6:	f000 fc2c 	bl	8001842 <HAL_NVIC_EnableIRQ>
      /* Configure the SysTick IRQ priority */
      if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8000fea:	687b      	ldr	r3, [r7, #4]
 8000fec:	2b0f      	cmp	r3, #15
 8000fee:	d808      	bhi.n	8001002 <HAL_InitTick+0xbe>
      {
        /* Configure the TIM IRQ priority */
        HAL_NVIC_SetPriority(TIM1_UP_IRQn, TickPriority, 0U);
 8000ff0:	2200      	movs	r2, #0
 8000ff2:	6879      	ldr	r1, [r7, #4]
 8000ff4:	2019      	movs	r0, #25
 8000ff6:	f000 fc08 	bl	800180a <HAL_NVIC_SetPriority>
        uwTickPrio = TickPriority;
 8000ffa:	4a0a      	ldr	r2, [pc, #40]	@ (8001024 <HAL_InitTick+0xe0>)
 8000ffc:	687b      	ldr	r3, [r7, #4]
 8000ffe:	6013      	str	r3, [r2, #0]
 8001000:	e002      	b.n	8001008 <HAL_InitTick+0xc4>
      }
      else
      {
        status = HAL_ERROR;
 8001002:	2301      	movs	r3, #1
 8001004:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
      }
    }
  }

 /* Return function status */
  return status;
 8001008:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
}
 800100c:	4618      	mov	r0, r3
 800100e:	3730      	adds	r7, #48	@ 0x30
 8001010:	46bd      	mov	sp, r7
 8001012:	bd80      	pop	{r7, pc}
 8001014:	40021000 	.word	0x40021000
 8001018:	431bde83 	.word	0x431bde83
 800101c:	20000480 	.word	0x20000480
 8001020:	40012c00 	.word	0x40012c00
 8001024:	2000001c 	.word	0x2000001c

08001028 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8001028:	b480      	push	{r7}
 800102a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 800102c:	bf00      	nop
 800102e:	e7fd      	b.n	800102c <NMI_Handler+0x4>

08001030 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8001030:	b480      	push	{r7}
 8001032:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8001034:	bf00      	nop
 8001036:	e7fd      	b.n	8001034 <HardFault_Handler+0x4>

08001038 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8001038:	b480      	push	{r7}
 800103a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 800103c:	bf00      	nop
 800103e:	e7fd      	b.n	800103c <MemManage_Handler+0x4>

08001040 <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8001040:	b480      	push	{r7}
 8001042:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8001044:	bf00      	nop
 8001046:	e7fd      	b.n	8001044 <BusFault_Handler+0x4>

08001048 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8001048:	b480      	push	{r7}
 800104a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 800104c:	bf00      	nop
 800104e:	e7fd      	b.n	800104c <UsageFault_Handler+0x4>

08001050 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8001050:	b480      	push	{r7}
 8001052:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8001054:	bf00      	nop
 8001056:	46bd      	mov	sp, r7
 8001058:	bc80      	pop	{r7}
 800105a:	4770      	bx	lr

0800105c <DMA1_Channel2_IRQHandler>:

/**
  * @brief This function handles DMA1 channel2 global interrupt.
  */
void DMA1_Channel2_IRQHandler(void)
{
 800105c:	b580      	push	{r7, lr}
 800105e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Channel2_IRQn 0 */

  /* USER CODE END DMA1_Channel2_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_usart3_tx);
 8001060:	4802      	ldr	r0, [pc, #8]	@ (800106c <DMA1_Channel2_IRQHandler+0x10>)
 8001062:	f000 fdd5 	bl	8001c10 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Channel2_IRQn 1 */

  /* USER CODE END DMA1_Channel2_IRQn 1 */
}
 8001066:	bf00      	nop
 8001068:	bd80      	pop	{r7, pc}
 800106a:	bf00      	nop
 800106c:	2000066c 	.word	0x2000066c

08001070 <DMA1_Channel3_IRQHandler>:

/**
  * @brief This function handles DMA1 channel3 global interrupt.
  */
void DMA1_Channel3_IRQHandler(void)
{
 8001070:	b580      	push	{r7, lr}
 8001072:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Channel3_IRQn 0 */

  /* USER CODE END DMA1_Channel3_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_usart3_rx);
 8001074:	4802      	ldr	r0, [pc, #8]	@ (8001080 <DMA1_Channel3_IRQHandler+0x10>)
 8001076:	f000 fdcb 	bl	8001c10 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Channel3_IRQn 1 */

  /* USER CODE END DMA1_Channel3_IRQn 1 */
}
 800107a:	bf00      	nop
 800107c:	bd80      	pop	{r7, pc}
 800107e:	bf00      	nop
 8001080:	20000628 	.word	0x20000628

08001084 <DMA1_Channel6_IRQHandler>:

/**
  * @brief This function handles DMA1 channel6 global interrupt.
  */
void DMA1_Channel6_IRQHandler(void)
{
 8001084:	b580      	push	{r7, lr}
 8001086:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Channel6_IRQn 0 */

  /* USER CODE END DMA1_Channel6_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_usart2_rx);
 8001088:	4802      	ldr	r0, [pc, #8]	@ (8001094 <DMA1_Channel6_IRQHandler+0x10>)
 800108a:	f000 fdc1 	bl	8001c10 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Channel6_IRQn 1 */

  /* USER CODE END DMA1_Channel6_IRQn 1 */
}
 800108e:	bf00      	nop
 8001090:	bd80      	pop	{r7, pc}
 8001092:	bf00      	nop
 8001094:	200005a0 	.word	0x200005a0

08001098 <DMA1_Channel7_IRQHandler>:

/**
  * @brief This function handles DMA1 channel7 global interrupt.
  */
void DMA1_Channel7_IRQHandler(void)
{
 8001098:	b580      	push	{r7, lr}
 800109a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Channel7_IRQn 0 */

  /* USER CODE END DMA1_Channel7_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_usart2_tx);
 800109c:	4802      	ldr	r0, [pc, #8]	@ (80010a8 <DMA1_Channel7_IRQHandler+0x10>)
 800109e:	f000 fdb7 	bl	8001c10 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Channel7_IRQn 1 */

  /* USER CODE END DMA1_Channel7_IRQn 1 */
}
 80010a2:	bf00      	nop
 80010a4:	bd80      	pop	{r7, pc}
 80010a6:	bf00      	nop
 80010a8:	200005e4 	.word	0x200005e4

080010ac <TIM1_UP_IRQHandler>:

/**
  * @brief This function handles TIM1 update interrupt.
  */
void TIM1_UP_IRQHandler(void)
{
 80010ac:	b580      	push	{r7, lr}
 80010ae:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM1_UP_IRQn 0 */

  /* USER CODE END TIM1_UP_IRQn 0 */
  HAL_TIM_IRQHandler(&htim1);
 80010b0:	4802      	ldr	r0, [pc, #8]	@ (80010bc <TIM1_UP_IRQHandler+0x10>)
 80010b2:	f002 f84b 	bl	800314c <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM1_UP_IRQn 1 */

  /* USER CODE END TIM1_UP_IRQn 1 */
}
 80010b6:	bf00      	nop
 80010b8:	bd80      	pop	{r7, pc}
 80010ba:	bf00      	nop
 80010bc:	20000480 	.word	0x20000480

080010c0 <TIM2_IRQHandler>:

/**
  * @brief This function handles TIM2 global interrupt.
  */
void TIM2_IRQHandler(void)
{
 80010c0:	b580      	push	{r7, lr}
 80010c2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM2_IRQn 0 */

  /* USER CODE END TIM2_IRQn 0 */
  HAL_TIM_IRQHandler(&htim2);
 80010c4:	4802      	ldr	r0, [pc, #8]	@ (80010d0 <TIM2_IRQHandler+0x10>)
 80010c6:	f002 f841 	bl	800314c <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM2_IRQn 1 */

  /* USER CODE END TIM2_IRQn 1 */
}
 80010ca:	bf00      	nop
 80010cc:	bd80      	pop	{r7, pc}
 80010ce:	bf00      	nop
 80010d0:	200004c8 	.word	0x200004c8

080010d4 <USART2_IRQHandler>:

/**
  * @brief This function handles USART2 global interrupt.
  */
void USART2_IRQHandler(void)
{
 80010d4:	b580      	push	{r7, lr}
 80010d6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART2_IRQn 0 */

  /* USER CODE END USART2_IRQn 0 */
  HAL_UART_IRQHandler(&huart2);
 80010d8:	4802      	ldr	r0, [pc, #8]	@ (80010e4 <USART2_IRQHandler+0x10>)
 80010da:	f002 fe5d 	bl	8003d98 <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART2_IRQn 1 */

  /* USER CODE END USART2_IRQn 1 */
}
 80010de:	bf00      	nop
 80010e0:	bd80      	pop	{r7, pc}
 80010e2:	bf00      	nop
 80010e4:	20000510 	.word	0x20000510

080010e8 <USART3_IRQHandler>:

/**
  * @brief This function handles USART3 global interrupt.
  */
void USART3_IRQHandler(void)
{
 80010e8:	b580      	push	{r7, lr}
 80010ea:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART3_IRQn 0 */

  /* USER CODE END USART3_IRQn 0 */
  HAL_UART_IRQHandler(&huart3);
 80010ec:	4802      	ldr	r0, [pc, #8]	@ (80010f8 <USART3_IRQHandler+0x10>)
 80010ee:	f002 fe53 	bl	8003d98 <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART3_IRQn 1 */

  /* USER CODE END USART3_IRQn 1 */
}
 80010f2:	bf00      	nop
 80010f4:	bd80      	pop	{r7, pc}
 80010f6:	bf00      	nop
 80010f8:	20000558 	.word	0x20000558

080010fc <SystemInit>:
  * @note   This function should be used only after reset.
  * @param  None
  * @retval None
  */
void SystemInit (void)
{
 80010fc:	b480      	push	{r7}
 80010fe:	af00      	add	r7, sp, #0

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM. */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8001100:	bf00      	nop
 8001102:	46bd      	mov	sp, r7
 8001104:	bc80      	pop	{r7}
 8001106:	4770      	bx	lr

08001108 <MX_TIM2_Init>:

TIM_HandleTypeDef htim2;

/* TIM2 init function */
void MX_TIM2_Init(void)
{
 8001108:	b580      	push	{r7, lr}
 800110a:	b086      	sub	sp, #24
 800110c:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM2_Init 0 */

  /* USER CODE END TIM2_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 800110e:	f107 0308 	add.w	r3, r7, #8
 8001112:	2200      	movs	r2, #0
 8001114:	601a      	str	r2, [r3, #0]
 8001116:	605a      	str	r2, [r3, #4]
 8001118:	609a      	str	r2, [r3, #8]
 800111a:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 800111c:	463b      	mov	r3, r7
 800111e:	2200      	movs	r2, #0
 8001120:	601a      	str	r2, [r3, #0]
 8001122:	605a      	str	r2, [r3, #4]

  /* USER CODE BEGIN TIM2_Init 1 */

  /* USER CODE END TIM2_Init 1 */
  htim2.Instance = TIM2;
 8001124:	4b1d      	ldr	r3, [pc, #116]	@ (800119c <MX_TIM2_Init+0x94>)
 8001126:	f04f 4280 	mov.w	r2, #1073741824	@ 0x40000000
 800112a:	601a      	str	r2, [r3, #0]
  htim2.Init.Prescaler = 7200-1;
 800112c:	4b1b      	ldr	r3, [pc, #108]	@ (800119c <MX_TIM2_Init+0x94>)
 800112e:	f641 421f 	movw	r2, #7199	@ 0x1c1f
 8001132:	605a      	str	r2, [r3, #4]
  htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 8001134:	4b19      	ldr	r3, [pc, #100]	@ (800119c <MX_TIM2_Init+0x94>)
 8001136:	2200      	movs	r2, #0
 8001138:	609a      	str	r2, [r3, #8]
  htim2.Init.Period = 10-1;
 800113a:	4b18      	ldr	r3, [pc, #96]	@ (800119c <MX_TIM2_Init+0x94>)
 800113c:	2209      	movs	r2, #9
 800113e:	60da      	str	r2, [r3, #12]
  htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8001140:	4b16      	ldr	r3, [pc, #88]	@ (800119c <MX_TIM2_Init+0x94>)
 8001142:	2200      	movs	r2, #0
 8001144:	611a      	str	r2, [r3, #16]
  htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8001146:	4b15      	ldr	r3, [pc, #84]	@ (800119c <MX_TIM2_Init+0x94>)
 8001148:	2200      	movs	r2, #0
 800114a:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim2) != HAL_OK)
 800114c:	4813      	ldr	r0, [pc, #76]	@ (800119c <MX_TIM2_Init+0x94>)
 800114e:	f001 ff5b 	bl	8003008 <HAL_TIM_Base_Init>
 8001152:	4603      	mov	r3, r0
 8001154:	2b00      	cmp	r3, #0
 8001156:	d001      	beq.n	800115c <MX_TIM2_Init+0x54>
  {
    Error_Handler();
 8001158:	f7ff feb6 	bl	8000ec8 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 800115c:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8001160:	60bb      	str	r3, [r7, #8]
  if (HAL_TIM_ConfigClockSource(&htim2, &sClockSourceConfig) != HAL_OK)
 8001162:	f107 0308 	add.w	r3, r7, #8
 8001166:	4619      	mov	r1, r3
 8001168:	480c      	ldr	r0, [pc, #48]	@ (800119c <MX_TIM2_Init+0x94>)
 800116a:	f002 f8df 	bl	800332c <HAL_TIM_ConfigClockSource>
 800116e:	4603      	mov	r3, r0
 8001170:	2b00      	cmp	r3, #0
 8001172:	d001      	beq.n	8001178 <MX_TIM2_Init+0x70>
  {
    Error_Handler();
 8001174:	f7ff fea8 	bl	8000ec8 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8001178:	2300      	movs	r3, #0
 800117a:	603b      	str	r3, [r7, #0]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 800117c:	2300      	movs	r3, #0
 800117e:	607b      	str	r3, [r7, #4]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 8001180:	463b      	mov	r3, r7
 8001182:	4619      	mov	r1, r3
 8001184:	4805      	ldr	r0, [pc, #20]	@ (800119c <MX_TIM2_Init+0x94>)
 8001186:	f002 fac1 	bl	800370c <HAL_TIMEx_MasterConfigSynchronization>
 800118a:	4603      	mov	r3, r0
 800118c:	2b00      	cmp	r3, #0
 800118e:	d001      	beq.n	8001194 <MX_TIM2_Init+0x8c>
  {
    Error_Handler();
 8001190:	f7ff fe9a 	bl	8000ec8 <Error_Handler>
  }
  /* USER CODE BEGIN TIM2_Init 2 */

  /* USER CODE END TIM2_Init 2 */

}
 8001194:	bf00      	nop
 8001196:	3718      	adds	r7, #24
 8001198:	46bd      	mov	sp, r7
 800119a:	bd80      	pop	{r7, pc}
 800119c:	200004c8 	.word	0x200004c8

080011a0 <HAL_TIM_Base_MspInit>:

void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* tim_baseHandle)
{
 80011a0:	b580      	push	{r7, lr}
 80011a2:	b084      	sub	sp, #16
 80011a4:	af00      	add	r7, sp, #0
 80011a6:	6078      	str	r0, [r7, #4]

  if(tim_baseHandle->Instance==TIM2)
 80011a8:	687b      	ldr	r3, [r7, #4]
 80011aa:	681b      	ldr	r3, [r3, #0]
 80011ac:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80011b0:	d113      	bne.n	80011da <HAL_TIM_Base_MspInit+0x3a>
  {
  /* USER CODE BEGIN TIM2_MspInit 0 */

  /* USER CODE END TIM2_MspInit 0 */
    /* TIM2 clock enable */
    __HAL_RCC_TIM2_CLK_ENABLE();
 80011b2:	4b0c      	ldr	r3, [pc, #48]	@ (80011e4 <HAL_TIM_Base_MspInit+0x44>)
 80011b4:	69db      	ldr	r3, [r3, #28]
 80011b6:	4a0b      	ldr	r2, [pc, #44]	@ (80011e4 <HAL_TIM_Base_MspInit+0x44>)
 80011b8:	f043 0301 	orr.w	r3, r3, #1
 80011bc:	61d3      	str	r3, [r2, #28]
 80011be:	4b09      	ldr	r3, [pc, #36]	@ (80011e4 <HAL_TIM_Base_MspInit+0x44>)
 80011c0:	69db      	ldr	r3, [r3, #28]
 80011c2:	f003 0301 	and.w	r3, r3, #1
 80011c6:	60fb      	str	r3, [r7, #12]
 80011c8:	68fb      	ldr	r3, [r7, #12]

    /* TIM2 interrupt Init */
    HAL_NVIC_SetPriority(TIM2_IRQn, 5, 0);
 80011ca:	2200      	movs	r2, #0
 80011cc:	2105      	movs	r1, #5
 80011ce:	201c      	movs	r0, #28
 80011d0:	f000 fb1b 	bl	800180a <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM2_IRQn);
 80011d4:	201c      	movs	r0, #28
 80011d6:	f000 fb34 	bl	8001842 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN TIM2_MspInit 1 */

  /* USER CODE END TIM2_MspInit 1 */
  }
}
 80011da:	bf00      	nop
 80011dc:	3710      	adds	r7, #16
 80011de:	46bd      	mov	sp, r7
 80011e0:	bd80      	pop	{r7, pc}
 80011e2:	bf00      	nop
 80011e4:	40021000 	.word	0x40021000

080011e8 <MX_USART2_UART_Init>:
DMA_HandleTypeDef hdma_usart3_tx;

/* USART2 init function */

void MX_USART2_UART_Init(void)
{
 80011e8:	b580      	push	{r7, lr}
 80011ea:	af00      	add	r7, sp, #0
  /* USER CODE END USART2_Init 0 */

  /* USER CODE BEGIN USART2_Init 1 */

  /* USER CODE END USART2_Init 1 */
  huart2.Instance = USART2;
 80011ec:	4b11      	ldr	r3, [pc, #68]	@ (8001234 <MX_USART2_UART_Init+0x4c>)
 80011ee:	4a12      	ldr	r2, [pc, #72]	@ (8001238 <MX_USART2_UART_Init+0x50>)
 80011f0:	601a      	str	r2, [r3, #0]
  huart2.Init.BaudRate = 115200;
 80011f2:	4b10      	ldr	r3, [pc, #64]	@ (8001234 <MX_USART2_UART_Init+0x4c>)
 80011f4:	f44f 32e1 	mov.w	r2, #115200	@ 0x1c200
 80011f8:	605a      	str	r2, [r3, #4]
  huart2.Init.WordLength = UART_WORDLENGTH_8B;
 80011fa:	4b0e      	ldr	r3, [pc, #56]	@ (8001234 <MX_USART2_UART_Init+0x4c>)
 80011fc:	2200      	movs	r2, #0
 80011fe:	609a      	str	r2, [r3, #8]
  huart2.Init.StopBits = UART_STOPBITS_1;
 8001200:	4b0c      	ldr	r3, [pc, #48]	@ (8001234 <MX_USART2_UART_Init+0x4c>)
 8001202:	2200      	movs	r2, #0
 8001204:	60da      	str	r2, [r3, #12]
  huart2.Init.Parity = UART_PARITY_NONE;
 8001206:	4b0b      	ldr	r3, [pc, #44]	@ (8001234 <MX_USART2_UART_Init+0x4c>)
 8001208:	2200      	movs	r2, #0
 800120a:	611a      	str	r2, [r3, #16]
  huart2.Init.Mode = UART_MODE_TX_RX;
 800120c:	4b09      	ldr	r3, [pc, #36]	@ (8001234 <MX_USART2_UART_Init+0x4c>)
 800120e:	220c      	movs	r2, #12
 8001210:	615a      	str	r2, [r3, #20]
  huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8001212:	4b08      	ldr	r3, [pc, #32]	@ (8001234 <MX_USART2_UART_Init+0x4c>)
 8001214:	2200      	movs	r2, #0
 8001216:	619a      	str	r2, [r3, #24]
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 8001218:	4b06      	ldr	r3, [pc, #24]	@ (8001234 <MX_USART2_UART_Init+0x4c>)
 800121a:	2200      	movs	r2, #0
 800121c:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart2) != HAL_OK)
 800121e:	4805      	ldr	r0, [pc, #20]	@ (8001234 <MX_USART2_UART_Init+0x4c>)
 8001220:	f002 fae4 	bl	80037ec <HAL_UART_Init>
 8001224:	4603      	mov	r3, r0
 8001226:	2b00      	cmp	r3, #0
 8001228:	d001      	beq.n	800122e <MX_USART2_UART_Init+0x46>
  {
    Error_Handler();
 800122a:	f7ff fe4d 	bl	8000ec8 <Error_Handler>
  }
  /* USER CODE BEGIN USART2_Init 2 */

  /* USER CODE END USART2_Init 2 */

}
 800122e:	bf00      	nop
 8001230:	bd80      	pop	{r7, pc}
 8001232:	bf00      	nop
 8001234:	20000510 	.word	0x20000510
 8001238:	40004400 	.word	0x40004400

0800123c <MX_USART3_UART_Init>:
/* USART3 init function */

void MX_USART3_UART_Init(void)
{
 800123c:	b580      	push	{r7, lr}
 800123e:	af00      	add	r7, sp, #0
  /* USER CODE END USART3_Init 0 */

  /* USER CODE BEGIN USART3_Init 1 */

  /* USER CODE END USART3_Init 1 */
  huart3.Instance = USART3;
 8001240:	4b11      	ldr	r3, [pc, #68]	@ (8001288 <MX_USART3_UART_Init+0x4c>)
 8001242:	4a12      	ldr	r2, [pc, #72]	@ (800128c <MX_USART3_UART_Init+0x50>)
 8001244:	601a      	str	r2, [r3, #0]
  huart3.Init.BaudRate = 115200;
 8001246:	4b10      	ldr	r3, [pc, #64]	@ (8001288 <MX_USART3_UART_Init+0x4c>)
 8001248:	f44f 32e1 	mov.w	r2, #115200	@ 0x1c200
 800124c:	605a      	str	r2, [r3, #4]
  huart3.Init.WordLength = UART_WORDLENGTH_8B;
 800124e:	4b0e      	ldr	r3, [pc, #56]	@ (8001288 <MX_USART3_UART_Init+0x4c>)
 8001250:	2200      	movs	r2, #0
 8001252:	609a      	str	r2, [r3, #8]
  huart3.Init.StopBits = UART_STOPBITS_1;
 8001254:	4b0c      	ldr	r3, [pc, #48]	@ (8001288 <MX_USART3_UART_Init+0x4c>)
 8001256:	2200      	movs	r2, #0
 8001258:	60da      	str	r2, [r3, #12]
  huart3.Init.Parity = UART_PARITY_NONE;
 800125a:	4b0b      	ldr	r3, [pc, #44]	@ (8001288 <MX_USART3_UART_Init+0x4c>)
 800125c:	2200      	movs	r2, #0
 800125e:	611a      	str	r2, [r3, #16]
  huart3.Init.Mode = UART_MODE_TX_RX;
 8001260:	4b09      	ldr	r3, [pc, #36]	@ (8001288 <MX_USART3_UART_Init+0x4c>)
 8001262:	220c      	movs	r2, #12
 8001264:	615a      	str	r2, [r3, #20]
  huart3.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8001266:	4b08      	ldr	r3, [pc, #32]	@ (8001288 <MX_USART3_UART_Init+0x4c>)
 8001268:	2200      	movs	r2, #0
 800126a:	619a      	str	r2, [r3, #24]
  huart3.Init.OverSampling = UART_OVERSAMPLING_16;
 800126c:	4b06      	ldr	r3, [pc, #24]	@ (8001288 <MX_USART3_UART_Init+0x4c>)
 800126e:	2200      	movs	r2, #0
 8001270:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart3) != HAL_OK)
 8001272:	4805      	ldr	r0, [pc, #20]	@ (8001288 <MX_USART3_UART_Init+0x4c>)
 8001274:	f002 faba 	bl	80037ec <HAL_UART_Init>
 8001278:	4603      	mov	r3, r0
 800127a:	2b00      	cmp	r3, #0
 800127c:	d001      	beq.n	8001282 <MX_USART3_UART_Init+0x46>
  {
    Error_Handler();
 800127e:	f7ff fe23 	bl	8000ec8 <Error_Handler>
  }
  /* USER CODE BEGIN USART3_Init 2 */

  /* USER CODE END USART3_Init 2 */

}
 8001282:	bf00      	nop
 8001284:	bd80      	pop	{r7, pc}
 8001286:	bf00      	nop
 8001288:	20000558 	.word	0x20000558
 800128c:	40004800 	.word	0x40004800

08001290 <HAL_UART_MspInit>:

void HAL_UART_MspInit(UART_HandleTypeDef* uartHandle)
{
 8001290:	b580      	push	{r7, lr}
 8001292:	b08a      	sub	sp, #40	@ 0x28
 8001294:	af00      	add	r7, sp, #0
 8001296:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001298:	f107 0318 	add.w	r3, r7, #24
 800129c:	2200      	movs	r2, #0
 800129e:	601a      	str	r2, [r3, #0]
 80012a0:	605a      	str	r2, [r3, #4]
 80012a2:	609a      	str	r2, [r3, #8]
 80012a4:	60da      	str	r2, [r3, #12]
  if(uartHandle->Instance==USART2)
 80012a6:	687b      	ldr	r3, [r7, #4]
 80012a8:	681b      	ldr	r3, [r3, #0]
 80012aa:	4a8c      	ldr	r2, [pc, #560]	@ (80014dc <HAL_UART_MspInit+0x24c>)
 80012ac:	4293      	cmp	r3, r2
 80012ae:	f040 8085 	bne.w	80013bc <HAL_UART_MspInit+0x12c>
  {
  /* USER CODE BEGIN USART2_MspInit 0 */

  /* USER CODE END USART2_MspInit 0 */
    /* USART2 clock enable */
    __HAL_RCC_USART2_CLK_ENABLE();
 80012b2:	4b8b      	ldr	r3, [pc, #556]	@ (80014e0 <HAL_UART_MspInit+0x250>)
 80012b4:	69db      	ldr	r3, [r3, #28]
 80012b6:	4a8a      	ldr	r2, [pc, #552]	@ (80014e0 <HAL_UART_MspInit+0x250>)
 80012b8:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 80012bc:	61d3      	str	r3, [r2, #28]
 80012be:	4b88      	ldr	r3, [pc, #544]	@ (80014e0 <HAL_UART_MspInit+0x250>)
 80012c0:	69db      	ldr	r3, [r3, #28]
 80012c2:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80012c6:	617b      	str	r3, [r7, #20]
 80012c8:	697b      	ldr	r3, [r7, #20]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 80012ca:	4b85      	ldr	r3, [pc, #532]	@ (80014e0 <HAL_UART_MspInit+0x250>)
 80012cc:	699b      	ldr	r3, [r3, #24]
 80012ce:	4a84      	ldr	r2, [pc, #528]	@ (80014e0 <HAL_UART_MspInit+0x250>)
 80012d0:	f043 0304 	orr.w	r3, r3, #4
 80012d4:	6193      	str	r3, [r2, #24]
 80012d6:	4b82      	ldr	r3, [pc, #520]	@ (80014e0 <HAL_UART_MspInit+0x250>)
 80012d8:	699b      	ldr	r3, [r3, #24]
 80012da:	f003 0304 	and.w	r3, r3, #4
 80012de:	613b      	str	r3, [r7, #16]
 80012e0:	693b      	ldr	r3, [r7, #16]
    /**USART2 GPIO Configuration
    PA2     ------> USART2_TX
    PA3     ------> USART2_RX
    */
    GPIO_InitStruct.Pin = RS4851_DI_Pin;
 80012e2:	2304      	movs	r3, #4
 80012e4:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80012e6:	2302      	movs	r3, #2
 80012e8:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 80012ea:	2303      	movs	r3, #3
 80012ec:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(RS4851_DI_GPIO_Port, &GPIO_InitStruct);
 80012ee:	f107 0318 	add.w	r3, r7, #24
 80012f2:	4619      	mov	r1, r3
 80012f4:	487b      	ldr	r0, [pc, #492]	@ (80014e4 <HAL_UART_MspInit+0x254>)
 80012f6:	f000 ffbf 	bl	8002278 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = RS4851_RO_Pin;
 80012fa:	2308      	movs	r3, #8
 80012fc:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 80012fe:	2300      	movs	r3, #0
 8001300:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001302:	2300      	movs	r3, #0
 8001304:	623b      	str	r3, [r7, #32]
    HAL_GPIO_Init(RS4851_RO_GPIO_Port, &GPIO_InitStruct);
 8001306:	f107 0318 	add.w	r3, r7, #24
 800130a:	4619      	mov	r1, r3
 800130c:	4875      	ldr	r0, [pc, #468]	@ (80014e4 <HAL_UART_MspInit+0x254>)
 800130e:	f000 ffb3 	bl	8002278 <HAL_GPIO_Init>

    /* USART2 DMA Init */
    /* USART2_RX Init */
    hdma_usart2_rx.Instance = DMA1_Channel6;
 8001312:	4b75      	ldr	r3, [pc, #468]	@ (80014e8 <HAL_UART_MspInit+0x258>)
 8001314:	4a75      	ldr	r2, [pc, #468]	@ (80014ec <HAL_UART_MspInit+0x25c>)
 8001316:	601a      	str	r2, [r3, #0]
    hdma_usart2_rx.Init.Direction = DMA_PERIPH_TO_MEMORY;
 8001318:	4b73      	ldr	r3, [pc, #460]	@ (80014e8 <HAL_UART_MspInit+0x258>)
 800131a:	2200      	movs	r2, #0
 800131c:	605a      	str	r2, [r3, #4]
    hdma_usart2_rx.Init.PeriphInc = DMA_PINC_DISABLE;
 800131e:	4b72      	ldr	r3, [pc, #456]	@ (80014e8 <HAL_UART_MspInit+0x258>)
 8001320:	2200      	movs	r2, #0
 8001322:	609a      	str	r2, [r3, #8]
    hdma_usart2_rx.Init.MemInc = DMA_MINC_ENABLE;
 8001324:	4b70      	ldr	r3, [pc, #448]	@ (80014e8 <HAL_UART_MspInit+0x258>)
 8001326:	2280      	movs	r2, #128	@ 0x80
 8001328:	60da      	str	r2, [r3, #12]
    hdma_usart2_rx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 800132a:	4b6f      	ldr	r3, [pc, #444]	@ (80014e8 <HAL_UART_MspInit+0x258>)
 800132c:	2200      	movs	r2, #0
 800132e:	611a      	str	r2, [r3, #16]
    hdma_usart2_rx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 8001330:	4b6d      	ldr	r3, [pc, #436]	@ (80014e8 <HAL_UART_MspInit+0x258>)
 8001332:	2200      	movs	r2, #0
 8001334:	615a      	str	r2, [r3, #20]
    hdma_usart2_rx.Init.Mode = DMA_NORMAL;
 8001336:	4b6c      	ldr	r3, [pc, #432]	@ (80014e8 <HAL_UART_MspInit+0x258>)
 8001338:	2200      	movs	r2, #0
 800133a:	619a      	str	r2, [r3, #24]
    hdma_usart2_rx.Init.Priority = DMA_PRIORITY_LOW;
 800133c:	4b6a      	ldr	r3, [pc, #424]	@ (80014e8 <HAL_UART_MspInit+0x258>)
 800133e:	2200      	movs	r2, #0
 8001340:	61da      	str	r2, [r3, #28]
    if (HAL_DMA_Init(&hdma_usart2_rx) != HAL_OK)
 8001342:	4869      	ldr	r0, [pc, #420]	@ (80014e8 <HAL_UART_MspInit+0x258>)
 8001344:	f000 fa9a 	bl	800187c <HAL_DMA_Init>
 8001348:	4603      	mov	r3, r0
 800134a:	2b00      	cmp	r3, #0
 800134c:	d001      	beq.n	8001352 <HAL_UART_MspInit+0xc2>
    {
      Error_Handler();
 800134e:	f7ff fdbb 	bl	8000ec8 <Error_Handler>
    }

    __HAL_LINKDMA(uartHandle,hdmarx,hdma_usart2_rx);
 8001352:	687b      	ldr	r3, [r7, #4]
 8001354:	4a64      	ldr	r2, [pc, #400]	@ (80014e8 <HAL_UART_MspInit+0x258>)
 8001356:	63da      	str	r2, [r3, #60]	@ 0x3c
 8001358:	4a63      	ldr	r2, [pc, #396]	@ (80014e8 <HAL_UART_MspInit+0x258>)
 800135a:	687b      	ldr	r3, [r7, #4]
 800135c:	6253      	str	r3, [r2, #36]	@ 0x24

    /* USART2_TX Init */
    hdma_usart2_tx.Instance = DMA1_Channel7;
 800135e:	4b64      	ldr	r3, [pc, #400]	@ (80014f0 <HAL_UART_MspInit+0x260>)
 8001360:	4a64      	ldr	r2, [pc, #400]	@ (80014f4 <HAL_UART_MspInit+0x264>)
 8001362:	601a      	str	r2, [r3, #0]
    hdma_usart2_tx.Init.Direction = DMA_MEMORY_TO_PERIPH;
 8001364:	4b62      	ldr	r3, [pc, #392]	@ (80014f0 <HAL_UART_MspInit+0x260>)
 8001366:	2210      	movs	r2, #16
 8001368:	605a      	str	r2, [r3, #4]
    hdma_usart2_tx.Init.PeriphInc = DMA_PINC_DISABLE;
 800136a:	4b61      	ldr	r3, [pc, #388]	@ (80014f0 <HAL_UART_MspInit+0x260>)
 800136c:	2200      	movs	r2, #0
 800136e:	609a      	str	r2, [r3, #8]
    hdma_usart2_tx.Init.MemInc = DMA_MINC_ENABLE;
 8001370:	4b5f      	ldr	r3, [pc, #380]	@ (80014f0 <HAL_UART_MspInit+0x260>)
 8001372:	2280      	movs	r2, #128	@ 0x80
 8001374:	60da      	str	r2, [r3, #12]
    hdma_usart2_tx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 8001376:	4b5e      	ldr	r3, [pc, #376]	@ (80014f0 <HAL_UART_MspInit+0x260>)
 8001378:	2200      	movs	r2, #0
 800137a:	611a      	str	r2, [r3, #16]
    hdma_usart2_tx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 800137c:	4b5c      	ldr	r3, [pc, #368]	@ (80014f0 <HAL_UART_MspInit+0x260>)
 800137e:	2200      	movs	r2, #0
 8001380:	615a      	str	r2, [r3, #20]
    hdma_usart2_tx.Init.Mode = DMA_NORMAL;
 8001382:	4b5b      	ldr	r3, [pc, #364]	@ (80014f0 <HAL_UART_MspInit+0x260>)
 8001384:	2200      	movs	r2, #0
 8001386:	619a      	str	r2, [r3, #24]
    hdma_usart2_tx.Init.Priority = DMA_PRIORITY_LOW;
 8001388:	4b59      	ldr	r3, [pc, #356]	@ (80014f0 <HAL_UART_MspInit+0x260>)
 800138a:	2200      	movs	r2, #0
 800138c:	61da      	str	r2, [r3, #28]
    if (HAL_DMA_Init(&hdma_usart2_tx) != HAL_OK)
 800138e:	4858      	ldr	r0, [pc, #352]	@ (80014f0 <HAL_UART_MspInit+0x260>)
 8001390:	f000 fa74 	bl	800187c <HAL_DMA_Init>
 8001394:	4603      	mov	r3, r0
 8001396:	2b00      	cmp	r3, #0
 8001398:	d001      	beq.n	800139e <HAL_UART_MspInit+0x10e>
    {
      Error_Handler();
 800139a:	f7ff fd95 	bl	8000ec8 <Error_Handler>
    }

    __HAL_LINKDMA(uartHandle,hdmatx,hdma_usart2_tx);
 800139e:	687b      	ldr	r3, [r7, #4]
 80013a0:	4a53      	ldr	r2, [pc, #332]	@ (80014f0 <HAL_UART_MspInit+0x260>)
 80013a2:	639a      	str	r2, [r3, #56]	@ 0x38
 80013a4:	4a52      	ldr	r2, [pc, #328]	@ (80014f0 <HAL_UART_MspInit+0x260>)
 80013a6:	687b      	ldr	r3, [r7, #4]
 80013a8:	6253      	str	r3, [r2, #36]	@ 0x24

    /* USART2 interrupt Init */
    HAL_NVIC_SetPriority(USART2_IRQn, 5, 0);
 80013aa:	2200      	movs	r2, #0
 80013ac:	2105      	movs	r1, #5
 80013ae:	2026      	movs	r0, #38	@ 0x26
 80013b0:	f000 fa2b 	bl	800180a <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART2_IRQn);
 80013b4:	2026      	movs	r0, #38	@ 0x26
 80013b6:	f000 fa44 	bl	8001842 <HAL_NVIC_EnableIRQ>
    HAL_NVIC_EnableIRQ(USART3_IRQn);
  /* USER CODE BEGIN USART3_MspInit 1 */

  /* USER CODE END USART3_MspInit 1 */
  }
}
 80013ba:	e08b      	b.n	80014d4 <HAL_UART_MspInit+0x244>
  else if(uartHandle->Instance==USART3)
 80013bc:	687b      	ldr	r3, [r7, #4]
 80013be:	681b      	ldr	r3, [r3, #0]
 80013c0:	4a4d      	ldr	r2, [pc, #308]	@ (80014f8 <HAL_UART_MspInit+0x268>)
 80013c2:	4293      	cmp	r3, r2
 80013c4:	f040 8086 	bne.w	80014d4 <HAL_UART_MspInit+0x244>
    __HAL_RCC_USART3_CLK_ENABLE();
 80013c8:	4b45      	ldr	r3, [pc, #276]	@ (80014e0 <HAL_UART_MspInit+0x250>)
 80013ca:	69db      	ldr	r3, [r3, #28]
 80013cc:	4a44      	ldr	r2, [pc, #272]	@ (80014e0 <HAL_UART_MspInit+0x250>)
 80013ce:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 80013d2:	61d3      	str	r3, [r2, #28]
 80013d4:	4b42      	ldr	r3, [pc, #264]	@ (80014e0 <HAL_UART_MspInit+0x250>)
 80013d6:	69db      	ldr	r3, [r3, #28]
 80013d8:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 80013dc:	60fb      	str	r3, [r7, #12]
 80013de:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 80013e0:	4b3f      	ldr	r3, [pc, #252]	@ (80014e0 <HAL_UART_MspInit+0x250>)
 80013e2:	699b      	ldr	r3, [r3, #24]
 80013e4:	4a3e      	ldr	r2, [pc, #248]	@ (80014e0 <HAL_UART_MspInit+0x250>)
 80013e6:	f043 0308 	orr.w	r3, r3, #8
 80013ea:	6193      	str	r3, [r2, #24]
 80013ec:	4b3c      	ldr	r3, [pc, #240]	@ (80014e0 <HAL_UART_MspInit+0x250>)
 80013ee:	699b      	ldr	r3, [r3, #24]
 80013f0:	f003 0308 	and.w	r3, r3, #8
 80013f4:	60bb      	str	r3, [r7, #8]
 80013f6:	68bb      	ldr	r3, [r7, #8]
    GPIO_InitStruct.Pin = RS4852_DI_Pin;
 80013f8:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 80013fc:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80013fe:	2302      	movs	r3, #2
 8001400:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8001402:	2303      	movs	r3, #3
 8001404:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(RS4852_DI_GPIO_Port, &GPIO_InitStruct);
 8001406:	f107 0318 	add.w	r3, r7, #24
 800140a:	4619      	mov	r1, r3
 800140c:	483b      	ldr	r0, [pc, #236]	@ (80014fc <HAL_UART_MspInit+0x26c>)
 800140e:	f000 ff33 	bl	8002278 <HAL_GPIO_Init>
    GPIO_InitStruct.Pin = RS4852_RO_Pin;
 8001412:	f44f 6300 	mov.w	r3, #2048	@ 0x800
 8001416:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8001418:	2300      	movs	r3, #0
 800141a:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800141c:	2300      	movs	r3, #0
 800141e:	623b      	str	r3, [r7, #32]
    HAL_GPIO_Init(RS4852_RO_GPIO_Port, &GPIO_InitStruct);
 8001420:	f107 0318 	add.w	r3, r7, #24
 8001424:	4619      	mov	r1, r3
 8001426:	4835      	ldr	r0, [pc, #212]	@ (80014fc <HAL_UART_MspInit+0x26c>)
 8001428:	f000 ff26 	bl	8002278 <HAL_GPIO_Init>
    hdma_usart3_rx.Instance = DMA1_Channel3;
 800142c:	4b34      	ldr	r3, [pc, #208]	@ (8001500 <HAL_UART_MspInit+0x270>)
 800142e:	4a35      	ldr	r2, [pc, #212]	@ (8001504 <HAL_UART_MspInit+0x274>)
 8001430:	601a      	str	r2, [r3, #0]
    hdma_usart3_rx.Init.Direction = DMA_PERIPH_TO_MEMORY;
 8001432:	4b33      	ldr	r3, [pc, #204]	@ (8001500 <HAL_UART_MspInit+0x270>)
 8001434:	2200      	movs	r2, #0
 8001436:	605a      	str	r2, [r3, #4]
    hdma_usart3_rx.Init.PeriphInc = DMA_PINC_DISABLE;
 8001438:	4b31      	ldr	r3, [pc, #196]	@ (8001500 <HAL_UART_MspInit+0x270>)
 800143a:	2200      	movs	r2, #0
 800143c:	609a      	str	r2, [r3, #8]
    hdma_usart3_rx.Init.MemInc = DMA_MINC_ENABLE;
 800143e:	4b30      	ldr	r3, [pc, #192]	@ (8001500 <HAL_UART_MspInit+0x270>)
 8001440:	2280      	movs	r2, #128	@ 0x80
 8001442:	60da      	str	r2, [r3, #12]
    hdma_usart3_rx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 8001444:	4b2e      	ldr	r3, [pc, #184]	@ (8001500 <HAL_UART_MspInit+0x270>)
 8001446:	2200      	movs	r2, #0
 8001448:	611a      	str	r2, [r3, #16]
    hdma_usart3_rx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 800144a:	4b2d      	ldr	r3, [pc, #180]	@ (8001500 <HAL_UART_MspInit+0x270>)
 800144c:	2200      	movs	r2, #0
 800144e:	615a      	str	r2, [r3, #20]
    hdma_usart3_rx.Init.Mode = DMA_NORMAL;
 8001450:	4b2b      	ldr	r3, [pc, #172]	@ (8001500 <HAL_UART_MspInit+0x270>)
 8001452:	2200      	movs	r2, #0
 8001454:	619a      	str	r2, [r3, #24]
    hdma_usart3_rx.Init.Priority = DMA_PRIORITY_LOW;
 8001456:	4b2a      	ldr	r3, [pc, #168]	@ (8001500 <HAL_UART_MspInit+0x270>)
 8001458:	2200      	movs	r2, #0
 800145a:	61da      	str	r2, [r3, #28]
    if (HAL_DMA_Init(&hdma_usart3_rx) != HAL_OK)
 800145c:	4828      	ldr	r0, [pc, #160]	@ (8001500 <HAL_UART_MspInit+0x270>)
 800145e:	f000 fa0d 	bl	800187c <HAL_DMA_Init>
 8001462:	4603      	mov	r3, r0
 8001464:	2b00      	cmp	r3, #0
 8001466:	d001      	beq.n	800146c <HAL_UART_MspInit+0x1dc>
      Error_Handler();
 8001468:	f7ff fd2e 	bl	8000ec8 <Error_Handler>
    __HAL_LINKDMA(uartHandle,hdmarx,hdma_usart3_rx);
 800146c:	687b      	ldr	r3, [r7, #4]
 800146e:	4a24      	ldr	r2, [pc, #144]	@ (8001500 <HAL_UART_MspInit+0x270>)
 8001470:	63da      	str	r2, [r3, #60]	@ 0x3c
 8001472:	4a23      	ldr	r2, [pc, #140]	@ (8001500 <HAL_UART_MspInit+0x270>)
 8001474:	687b      	ldr	r3, [r7, #4]
 8001476:	6253      	str	r3, [r2, #36]	@ 0x24
    hdma_usart3_tx.Instance = DMA1_Channel2;
 8001478:	4b23      	ldr	r3, [pc, #140]	@ (8001508 <HAL_UART_MspInit+0x278>)
 800147a:	4a24      	ldr	r2, [pc, #144]	@ (800150c <HAL_UART_MspInit+0x27c>)
 800147c:	601a      	str	r2, [r3, #0]
    hdma_usart3_tx.Init.Direction = DMA_MEMORY_TO_PERIPH;
 800147e:	4b22      	ldr	r3, [pc, #136]	@ (8001508 <HAL_UART_MspInit+0x278>)
 8001480:	2210      	movs	r2, #16
 8001482:	605a      	str	r2, [r3, #4]
    hdma_usart3_tx.Init.PeriphInc = DMA_PINC_DISABLE;
 8001484:	4b20      	ldr	r3, [pc, #128]	@ (8001508 <HAL_UART_MspInit+0x278>)
 8001486:	2200      	movs	r2, #0
 8001488:	609a      	str	r2, [r3, #8]
    hdma_usart3_tx.Init.MemInc = DMA_MINC_ENABLE;
 800148a:	4b1f      	ldr	r3, [pc, #124]	@ (8001508 <HAL_UART_MspInit+0x278>)
 800148c:	2280      	movs	r2, #128	@ 0x80
 800148e:	60da      	str	r2, [r3, #12]
    hdma_usart3_tx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 8001490:	4b1d      	ldr	r3, [pc, #116]	@ (8001508 <HAL_UART_MspInit+0x278>)
 8001492:	2200      	movs	r2, #0
 8001494:	611a      	str	r2, [r3, #16]
    hdma_usart3_tx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 8001496:	4b1c      	ldr	r3, [pc, #112]	@ (8001508 <HAL_UART_MspInit+0x278>)
 8001498:	2200      	movs	r2, #0
 800149a:	615a      	str	r2, [r3, #20]
    hdma_usart3_tx.Init.Mode = DMA_NORMAL;
 800149c:	4b1a      	ldr	r3, [pc, #104]	@ (8001508 <HAL_UART_MspInit+0x278>)
 800149e:	2200      	movs	r2, #0
 80014a0:	619a      	str	r2, [r3, #24]
    hdma_usart3_tx.Init.Priority = DMA_PRIORITY_LOW;
 80014a2:	4b19      	ldr	r3, [pc, #100]	@ (8001508 <HAL_UART_MspInit+0x278>)
 80014a4:	2200      	movs	r2, #0
 80014a6:	61da      	str	r2, [r3, #28]
    if (HAL_DMA_Init(&hdma_usart3_tx) != HAL_OK)
 80014a8:	4817      	ldr	r0, [pc, #92]	@ (8001508 <HAL_UART_MspInit+0x278>)
 80014aa:	f000 f9e7 	bl	800187c <HAL_DMA_Init>
 80014ae:	4603      	mov	r3, r0
 80014b0:	2b00      	cmp	r3, #0
 80014b2:	d001      	beq.n	80014b8 <HAL_UART_MspInit+0x228>
      Error_Handler();
 80014b4:	f7ff fd08 	bl	8000ec8 <Error_Handler>
    __HAL_LINKDMA(uartHandle,hdmatx,hdma_usart3_tx);
 80014b8:	687b      	ldr	r3, [r7, #4]
 80014ba:	4a13      	ldr	r2, [pc, #76]	@ (8001508 <HAL_UART_MspInit+0x278>)
 80014bc:	639a      	str	r2, [r3, #56]	@ 0x38
 80014be:	4a12      	ldr	r2, [pc, #72]	@ (8001508 <HAL_UART_MspInit+0x278>)
 80014c0:	687b      	ldr	r3, [r7, #4]
 80014c2:	6253      	str	r3, [r2, #36]	@ 0x24
    HAL_NVIC_SetPriority(USART3_IRQn, 5, 0);
 80014c4:	2200      	movs	r2, #0
 80014c6:	2105      	movs	r1, #5
 80014c8:	2027      	movs	r0, #39	@ 0x27
 80014ca:	f000 f99e 	bl	800180a <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART3_IRQn);
 80014ce:	2027      	movs	r0, #39	@ 0x27
 80014d0:	f000 f9b7 	bl	8001842 <HAL_NVIC_EnableIRQ>
}
 80014d4:	bf00      	nop
 80014d6:	3728      	adds	r7, #40	@ 0x28
 80014d8:	46bd      	mov	sp, r7
 80014da:	bd80      	pop	{r7, pc}
 80014dc:	40004400 	.word	0x40004400
 80014e0:	40021000 	.word	0x40021000
 80014e4:	40010800 	.word	0x40010800
 80014e8:	200005a0 	.word	0x200005a0
 80014ec:	4002006c 	.word	0x4002006c
 80014f0:	200005e4 	.word	0x200005e4
 80014f4:	40020080 	.word	0x40020080
 80014f8:	40004800 	.word	0x40004800
 80014fc:	40010c00 	.word	0x40010c00
 8001500:	20000628 	.word	0x20000628
 8001504:	40020030 	.word	0x40020030
 8001508:	2000066c 	.word	0x2000066c
 800150c:	4002001c 	.word	0x4002001c

08001510 <HAL_UART_MspDeInit>:

void HAL_UART_MspDeInit(UART_HandleTypeDef* uartHandle)
{
 8001510:	b580      	push	{r7, lr}
 8001512:	b082      	sub	sp, #8
 8001514:	af00      	add	r7, sp, #0
 8001516:	6078      	str	r0, [r7, #4]

  if(uartHandle->Instance==USART2)
 8001518:	687b      	ldr	r3, [r7, #4]
 800151a:	681b      	ldr	r3, [r3, #0]
 800151c:	4a1d      	ldr	r2, [pc, #116]	@ (8001594 <HAL_UART_MspDeInit+0x84>)
 800151e:	4293      	cmp	r3, r2
 8001520:	d117      	bne.n	8001552 <HAL_UART_MspDeInit+0x42>
  {
  /* USER CODE BEGIN USART2_MspDeInit 0 */

  /* USER CODE END USART2_MspDeInit 0 */
    /* Peripheral clock disable */
    __HAL_RCC_USART2_CLK_DISABLE();
 8001522:	4b1d      	ldr	r3, [pc, #116]	@ (8001598 <HAL_UART_MspDeInit+0x88>)
 8001524:	69db      	ldr	r3, [r3, #28]
 8001526:	4a1c      	ldr	r2, [pc, #112]	@ (8001598 <HAL_UART_MspDeInit+0x88>)
 8001528:	f423 3300 	bic.w	r3, r3, #131072	@ 0x20000
 800152c:	61d3      	str	r3, [r2, #28]

    /**USART2 GPIO Configuration
    PA2     ------> USART2_TX
    PA3     ------> USART2_RX
    */
    HAL_GPIO_DeInit(GPIOA, RS4851_DI_Pin|RS4851_RO_Pin);
 800152e:	210c      	movs	r1, #12
 8001530:	481a      	ldr	r0, [pc, #104]	@ (800159c <HAL_UART_MspDeInit+0x8c>)
 8001532:	f001 f825 	bl	8002580 <HAL_GPIO_DeInit>

    /* USART2 DMA DeInit */
    HAL_DMA_DeInit(uartHandle->hdmarx);
 8001536:	687b      	ldr	r3, [r7, #4]
 8001538:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800153a:	4618      	mov	r0, r3
 800153c:	f000 f9f8 	bl	8001930 <HAL_DMA_DeInit>
    HAL_DMA_DeInit(uartHandle->hdmatx);
 8001540:	687b      	ldr	r3, [r7, #4]
 8001542:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8001544:	4618      	mov	r0, r3
 8001546:	f000 f9f3 	bl	8001930 <HAL_DMA_DeInit>

    /* USART2 interrupt Deinit */
    HAL_NVIC_DisableIRQ(USART2_IRQn);
 800154a:	2026      	movs	r0, #38	@ 0x26
 800154c:	f000 f987 	bl	800185e <HAL_NVIC_DisableIRQ>
    HAL_NVIC_DisableIRQ(USART3_IRQn);
  /* USER CODE BEGIN USART3_MspDeInit 1 */

  /* USER CODE END USART3_MspDeInit 1 */
  }
}
 8001550:	e01c      	b.n	800158c <HAL_UART_MspDeInit+0x7c>
  else if(uartHandle->Instance==USART3)
 8001552:	687b      	ldr	r3, [r7, #4]
 8001554:	681b      	ldr	r3, [r3, #0]
 8001556:	4a12      	ldr	r2, [pc, #72]	@ (80015a0 <HAL_UART_MspDeInit+0x90>)
 8001558:	4293      	cmp	r3, r2
 800155a:	d117      	bne.n	800158c <HAL_UART_MspDeInit+0x7c>
    __HAL_RCC_USART3_CLK_DISABLE();
 800155c:	4b0e      	ldr	r3, [pc, #56]	@ (8001598 <HAL_UART_MspDeInit+0x88>)
 800155e:	69db      	ldr	r3, [r3, #28]
 8001560:	4a0d      	ldr	r2, [pc, #52]	@ (8001598 <HAL_UART_MspDeInit+0x88>)
 8001562:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8001566:	61d3      	str	r3, [r2, #28]
    HAL_GPIO_DeInit(GPIOB, RS4852_DI_Pin|RS4852_RO_Pin);
 8001568:	f44f 6140 	mov.w	r1, #3072	@ 0xc00
 800156c:	480d      	ldr	r0, [pc, #52]	@ (80015a4 <HAL_UART_MspDeInit+0x94>)
 800156e:	f001 f807 	bl	8002580 <HAL_GPIO_DeInit>
    HAL_DMA_DeInit(uartHandle->hdmarx);
 8001572:	687b      	ldr	r3, [r7, #4]
 8001574:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8001576:	4618      	mov	r0, r3
 8001578:	f000 f9da 	bl	8001930 <HAL_DMA_DeInit>
    HAL_DMA_DeInit(uartHandle->hdmatx);
 800157c:	687b      	ldr	r3, [r7, #4]
 800157e:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8001580:	4618      	mov	r0, r3
 8001582:	f000 f9d5 	bl	8001930 <HAL_DMA_DeInit>
    HAL_NVIC_DisableIRQ(USART3_IRQn);
 8001586:	2027      	movs	r0, #39	@ 0x27
 8001588:	f000 f969 	bl	800185e <HAL_NVIC_DisableIRQ>
}
 800158c:	bf00      	nop
 800158e:	3708      	adds	r7, #8
 8001590:	46bd      	mov	sp, r7
 8001592:	bd80      	pop	{r7, pc}
 8001594:	40004400 	.word	0x40004400
 8001598:	40021000 	.word	0x40021000
 800159c:	40010800 	.word	0x40010800
 80015a0:	40004800 	.word	0x40004800
 80015a4:	40010c00 	.word	0x40010c00

080015a8 <Reset_Handler>:
  .weak Reset_Handler
  .type Reset_Handler, %function
Reset_Handler:

/* Call the clock system initialization function.*/
    bl  SystemInit
 80015a8:	f7ff fda8 	bl	80010fc <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 80015ac:	480b      	ldr	r0, [pc, #44]	@ (80015dc <LoopFillZerobss+0xe>)
  ldr r1, =_edata
 80015ae:	490c      	ldr	r1, [pc, #48]	@ (80015e0 <LoopFillZerobss+0x12>)
  ldr r2, =_sidata
 80015b0:	4a0c      	ldr	r2, [pc, #48]	@ (80015e4 <LoopFillZerobss+0x16>)
  movs r3, #0
 80015b2:	2300      	movs	r3, #0
  b LoopCopyDataInit
 80015b4:	e002      	b.n	80015bc <LoopCopyDataInit>

080015b6 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 80015b6:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 80015b8:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 80015ba:	3304      	adds	r3, #4

080015bc <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 80015bc:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 80015be:	428c      	cmp	r4, r1
  bcc CopyDataInit
 80015c0:	d3f9      	bcc.n	80015b6 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 80015c2:	4a09      	ldr	r2, [pc, #36]	@ (80015e8 <LoopFillZerobss+0x1a>)
  ldr r4, =_ebss
 80015c4:	4c09      	ldr	r4, [pc, #36]	@ (80015ec <LoopFillZerobss+0x1e>)
  movs r3, #0
 80015c6:	2300      	movs	r3, #0
  b LoopFillZerobss
 80015c8:	e001      	b.n	80015ce <LoopFillZerobss>

080015ca <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 80015ca:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 80015cc:	3204      	adds	r2, #4

080015ce <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 80015ce:	42a2      	cmp	r2, r4
  bcc FillZerobss
 80015d0:	d3fb      	bcc.n	80015ca <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 80015d2:	f009 fb47 	bl	800ac64 <__libc_init_array>
/* Call the application's entry point.*/
  bl main
 80015d6:	f7ff fc01 	bl	8000ddc <main>
  bx lr
 80015da:	4770      	bx	lr
  ldr r0, =_sdata
 80015dc:	20000000 	.word	0x20000000
  ldr r1, =_edata
 80015e0:	20000078 	.word	0x20000078
  ldr r2, =_sidata
 80015e4:	0800b014 	.word	0x0800b014
  ldr r2, =_sbss
 80015e8:	20000078 	.word	0x20000078
  ldr r4, =_ebss
 80015ec:	20003430 	.word	0x20003430

080015f0 <ADC1_2_IRQHandler>:
 * @retval : None
*/
    .section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b Infinite_Loop
 80015f0:	e7fe      	b.n	80015f0 <ADC1_2_IRQHandler>
	...

080015f4 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 80015f4:	b580      	push	{r7, lr}
 80015f6:	af00      	add	r7, sp, #0
    defined(STM32F102x6) || defined(STM32F102xB) || \
    defined(STM32F103x6) || defined(STM32F103xB) || defined(STM32F103xE) || defined(STM32F103xG) || \
    defined(STM32F105xC) || defined(STM32F107xC)

  /* Prefetch buffer is not available on value line devices */
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 80015f8:	4b08      	ldr	r3, [pc, #32]	@ (800161c <HAL_Init+0x28>)
 80015fa:	681b      	ldr	r3, [r3, #0]
 80015fc:	4a07      	ldr	r2, [pc, #28]	@ (800161c <HAL_Init+0x28>)
 80015fe:	f043 0310 	orr.w	r3, r3, #16
 8001602:	6013      	str	r3, [r2, #0]
#endif
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8001604:	2003      	movs	r0, #3
 8001606:	f000 f8f5 	bl	80017f4 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 800160a:	200f      	movs	r0, #15
 800160c:	f7ff fc9a 	bl	8000f44 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8001610:	f7ff fc60 	bl	8000ed4 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8001614:	2300      	movs	r3, #0
}
 8001616:	4618      	mov	r0, r3
 8001618:	bd80      	pop	{r7, pc}
 800161a:	bf00      	nop
 800161c:	40022000 	.word	0x40022000

08001620 <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8001620:	b480      	push	{r7}
 8001622:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8001624:	4b05      	ldr	r3, [pc, #20]	@ (800163c <HAL_IncTick+0x1c>)
 8001626:	781b      	ldrb	r3, [r3, #0]
 8001628:	461a      	mov	r2, r3
 800162a:	4b05      	ldr	r3, [pc, #20]	@ (8001640 <HAL_IncTick+0x20>)
 800162c:	681b      	ldr	r3, [r3, #0]
 800162e:	4413      	add	r3, r2
 8001630:	4a03      	ldr	r2, [pc, #12]	@ (8001640 <HAL_IncTick+0x20>)
 8001632:	6013      	str	r3, [r2, #0]
}
 8001634:	bf00      	nop
 8001636:	46bd      	mov	sp, r7
 8001638:	bc80      	pop	{r7}
 800163a:	4770      	bx	lr
 800163c:	20000020 	.word	0x20000020
 8001640:	200006b0 	.word	0x200006b0

08001644 <HAL_GetTick>:
  * @note  This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8001644:	b480      	push	{r7}
 8001646:	af00      	add	r7, sp, #0
  return uwTick;
 8001648:	4b02      	ldr	r3, [pc, #8]	@ (8001654 <HAL_GetTick+0x10>)
 800164a:	681b      	ldr	r3, [r3, #0]
}
 800164c:	4618      	mov	r0, r3
 800164e:	46bd      	mov	sp, r7
 8001650:	bc80      	pop	{r7}
 8001652:	4770      	bx	lr
 8001654:	200006b0 	.word	0x200006b0

08001658 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8001658:	b480      	push	{r7}
 800165a:	b085      	sub	sp, #20
 800165c:	af00      	add	r7, sp, #0
 800165e:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8001660:	687b      	ldr	r3, [r7, #4]
 8001662:	f003 0307 	and.w	r3, r3, #7
 8001666:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8001668:	4b0c      	ldr	r3, [pc, #48]	@ (800169c <__NVIC_SetPriorityGrouping+0x44>)
 800166a:	68db      	ldr	r3, [r3, #12]
 800166c:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 800166e:	68ba      	ldr	r2, [r7, #8]
 8001670:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 8001674:	4013      	ands	r3, r2
 8001676:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos) );               /* Insert write key and priority group */
 8001678:	68fb      	ldr	r3, [r7, #12]
 800167a:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 800167c:	68bb      	ldr	r3, [r7, #8]
 800167e:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8001680:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 8001684:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8001688:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 800168a:	4a04      	ldr	r2, [pc, #16]	@ (800169c <__NVIC_SetPriorityGrouping+0x44>)
 800168c:	68bb      	ldr	r3, [r7, #8]
 800168e:	60d3      	str	r3, [r2, #12]
}
 8001690:	bf00      	nop
 8001692:	3714      	adds	r7, #20
 8001694:	46bd      	mov	sp, r7
 8001696:	bc80      	pop	{r7}
 8001698:	4770      	bx	lr
 800169a:	bf00      	nop
 800169c:	e000ed00 	.word	0xe000ed00

080016a0 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 80016a0:	b480      	push	{r7}
 80016a2:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 80016a4:	4b04      	ldr	r3, [pc, #16]	@ (80016b8 <__NVIC_GetPriorityGrouping+0x18>)
 80016a6:	68db      	ldr	r3, [r3, #12]
 80016a8:	0a1b      	lsrs	r3, r3, #8
 80016aa:	f003 0307 	and.w	r3, r3, #7
}
 80016ae:	4618      	mov	r0, r3
 80016b0:	46bd      	mov	sp, r7
 80016b2:	bc80      	pop	{r7}
 80016b4:	4770      	bx	lr
 80016b6:	bf00      	nop
 80016b8:	e000ed00 	.word	0xe000ed00

080016bc <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80016bc:	b480      	push	{r7}
 80016be:	b083      	sub	sp, #12
 80016c0:	af00      	add	r7, sp, #0
 80016c2:	4603      	mov	r3, r0
 80016c4:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80016c6:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80016ca:	2b00      	cmp	r3, #0
 80016cc:	db0b      	blt.n	80016e6 <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 80016ce:	79fb      	ldrb	r3, [r7, #7]
 80016d0:	f003 021f 	and.w	r2, r3, #31
 80016d4:	4906      	ldr	r1, [pc, #24]	@ (80016f0 <__NVIC_EnableIRQ+0x34>)
 80016d6:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80016da:	095b      	lsrs	r3, r3, #5
 80016dc:	2001      	movs	r0, #1
 80016de:	fa00 f202 	lsl.w	r2, r0, r2
 80016e2:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 80016e6:	bf00      	nop
 80016e8:	370c      	adds	r7, #12
 80016ea:	46bd      	mov	sp, r7
 80016ec:	bc80      	pop	{r7}
 80016ee:	4770      	bx	lr
 80016f0:	e000e100 	.word	0xe000e100

080016f4 <__NVIC_DisableIRQ>:
  \details Disables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_DisableIRQ(IRQn_Type IRQn)
{
 80016f4:	b480      	push	{r7}
 80016f6:	b083      	sub	sp, #12
 80016f8:	af00      	add	r7, sp, #0
 80016fa:	4603      	mov	r3, r0
 80016fc:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80016fe:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001702:	2b00      	cmp	r3, #0
 8001704:	db12      	blt.n	800172c <__NVIC_DisableIRQ+0x38>
  {
    NVIC->ICER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8001706:	79fb      	ldrb	r3, [r7, #7]
 8001708:	f003 021f 	and.w	r2, r3, #31
 800170c:	490a      	ldr	r1, [pc, #40]	@ (8001738 <__NVIC_DisableIRQ+0x44>)
 800170e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001712:	095b      	lsrs	r3, r3, #5
 8001714:	2001      	movs	r0, #1
 8001716:	fa00 f202 	lsl.w	r2, r0, r2
 800171a:	3320      	adds	r3, #32
 800171c:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  \details Acts as a special kind of Data Memory Barrier.
           It completes when all explicit memory accesses before this instruction complete.
 */
__STATIC_FORCEINLINE void __DSB(void)
{
  __ASM volatile ("dsb 0xF":::"memory");
 8001720:	f3bf 8f4f 	dsb	sy
}
 8001724:	bf00      	nop
  __ASM volatile ("isb 0xF":::"memory");
 8001726:	f3bf 8f6f 	isb	sy
}
 800172a:	bf00      	nop
    __DSB();
    __ISB();
  }
}
 800172c:	bf00      	nop
 800172e:	370c      	adds	r7, #12
 8001730:	46bd      	mov	sp, r7
 8001732:	bc80      	pop	{r7}
 8001734:	4770      	bx	lr
 8001736:	bf00      	nop
 8001738:	e000e100 	.word	0xe000e100

0800173c <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 800173c:	b480      	push	{r7}
 800173e:	b083      	sub	sp, #12
 8001740:	af00      	add	r7, sp, #0
 8001742:	4603      	mov	r3, r0
 8001744:	6039      	str	r1, [r7, #0]
 8001746:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8001748:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800174c:	2b00      	cmp	r3, #0
 800174e:	db0a      	blt.n	8001766 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001750:	683b      	ldr	r3, [r7, #0]
 8001752:	b2da      	uxtb	r2, r3
 8001754:	490c      	ldr	r1, [pc, #48]	@ (8001788 <__NVIC_SetPriority+0x4c>)
 8001756:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800175a:	0112      	lsls	r2, r2, #4
 800175c:	b2d2      	uxtb	r2, r2
 800175e:	440b      	add	r3, r1
 8001760:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8001764:	e00a      	b.n	800177c <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001766:	683b      	ldr	r3, [r7, #0]
 8001768:	b2da      	uxtb	r2, r3
 800176a:	4908      	ldr	r1, [pc, #32]	@ (800178c <__NVIC_SetPriority+0x50>)
 800176c:	79fb      	ldrb	r3, [r7, #7]
 800176e:	f003 030f 	and.w	r3, r3, #15
 8001772:	3b04      	subs	r3, #4
 8001774:	0112      	lsls	r2, r2, #4
 8001776:	b2d2      	uxtb	r2, r2
 8001778:	440b      	add	r3, r1
 800177a:	761a      	strb	r2, [r3, #24]
}
 800177c:	bf00      	nop
 800177e:	370c      	adds	r7, #12
 8001780:	46bd      	mov	sp, r7
 8001782:	bc80      	pop	{r7}
 8001784:	4770      	bx	lr
 8001786:	bf00      	nop
 8001788:	e000e100 	.word	0xe000e100
 800178c:	e000ed00 	.word	0xe000ed00

08001790 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8001790:	b480      	push	{r7}
 8001792:	b089      	sub	sp, #36	@ 0x24
 8001794:	af00      	add	r7, sp, #0
 8001796:	60f8      	str	r0, [r7, #12]
 8001798:	60b9      	str	r1, [r7, #8]
 800179a:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 800179c:	68fb      	ldr	r3, [r7, #12]
 800179e:	f003 0307 	and.w	r3, r3, #7
 80017a2:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 80017a4:	69fb      	ldr	r3, [r7, #28]
 80017a6:	f1c3 0307 	rsb	r3, r3, #7
 80017aa:	2b04      	cmp	r3, #4
 80017ac:	bf28      	it	cs
 80017ae:	2304      	movcs	r3, #4
 80017b0:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 80017b2:	69fb      	ldr	r3, [r7, #28]
 80017b4:	3304      	adds	r3, #4
 80017b6:	2b06      	cmp	r3, #6
 80017b8:	d902      	bls.n	80017c0 <NVIC_EncodePriority+0x30>
 80017ba:	69fb      	ldr	r3, [r7, #28]
 80017bc:	3b03      	subs	r3, #3
 80017be:	e000      	b.n	80017c2 <NVIC_EncodePriority+0x32>
 80017c0:	2300      	movs	r3, #0
 80017c2:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80017c4:	f04f 32ff 	mov.w	r2, #4294967295
 80017c8:	69bb      	ldr	r3, [r7, #24]
 80017ca:	fa02 f303 	lsl.w	r3, r2, r3
 80017ce:	43da      	mvns	r2, r3
 80017d0:	68bb      	ldr	r3, [r7, #8]
 80017d2:	401a      	ands	r2, r3
 80017d4:	697b      	ldr	r3, [r7, #20]
 80017d6:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 80017d8:	f04f 31ff 	mov.w	r1, #4294967295
 80017dc:	697b      	ldr	r3, [r7, #20]
 80017de:	fa01 f303 	lsl.w	r3, r1, r3
 80017e2:	43d9      	mvns	r1, r3
 80017e4:	687b      	ldr	r3, [r7, #4]
 80017e6:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80017e8:	4313      	orrs	r3, r2
         );
}
 80017ea:	4618      	mov	r0, r3
 80017ec:	3724      	adds	r7, #36	@ 0x24
 80017ee:	46bd      	mov	sp, r7
 80017f0:	bc80      	pop	{r7}
 80017f2:	4770      	bx	lr

080017f4 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80017f4:	b580      	push	{r7, lr}
 80017f6:	b082      	sub	sp, #8
 80017f8:	af00      	add	r7, sp, #0
 80017fa:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 80017fc:	6878      	ldr	r0, [r7, #4]
 80017fe:	f7ff ff2b 	bl	8001658 <__NVIC_SetPriorityGrouping>
}
 8001802:	bf00      	nop
 8001804:	3708      	adds	r7, #8
 8001806:	46bd      	mov	sp, r7
 8001808:	bd80      	pop	{r7, pc}

0800180a <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 800180a:	b580      	push	{r7, lr}
 800180c:	b086      	sub	sp, #24
 800180e:	af00      	add	r7, sp, #0
 8001810:	4603      	mov	r3, r0
 8001812:	60b9      	str	r1, [r7, #8]
 8001814:	607a      	str	r2, [r7, #4]
 8001816:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 8001818:	2300      	movs	r3, #0
 800181a:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 800181c:	f7ff ff40 	bl	80016a0 <__NVIC_GetPriorityGrouping>
 8001820:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8001822:	687a      	ldr	r2, [r7, #4]
 8001824:	68b9      	ldr	r1, [r7, #8]
 8001826:	6978      	ldr	r0, [r7, #20]
 8001828:	f7ff ffb2 	bl	8001790 <NVIC_EncodePriority>
 800182c:	4602      	mov	r2, r0
 800182e:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8001832:	4611      	mov	r1, r2
 8001834:	4618      	mov	r0, r3
 8001836:	f7ff ff81 	bl	800173c <__NVIC_SetPriority>
}
 800183a:	bf00      	nop
 800183c:	3718      	adds	r7, #24
 800183e:	46bd      	mov	sp, r7
 8001840:	bd80      	pop	{r7, pc}

08001842 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f10xxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8001842:	b580      	push	{r7, lr}
 8001844:	b082      	sub	sp, #8
 8001846:	af00      	add	r7, sp, #0
 8001848:	4603      	mov	r3, r0
 800184a:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));

  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 800184c:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001850:	4618      	mov	r0, r3
 8001852:	f7ff ff33 	bl	80016bc <__NVIC_EnableIRQ>
}
 8001856:	bf00      	nop
 8001858:	3708      	adds	r7, #8
 800185a:	46bd      	mov	sp, r7
 800185c:	bd80      	pop	{r7, pc}

0800185e <HAL_NVIC_DisableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f10xxx.h))  
  * @retval None
  */
void HAL_NVIC_DisableIRQ(IRQn_Type IRQn)
{
 800185e:	b580      	push	{r7, lr}
 8001860:	b082      	sub	sp, #8
 8001862:	af00      	add	r7, sp, #0
 8001864:	4603      	mov	r3, r0
 8001866:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));

  /* Disable interrupt */
  NVIC_DisableIRQ(IRQn);
 8001868:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800186c:	4618      	mov	r0, r3
 800186e:	f7ff ff41 	bl	80016f4 <__NVIC_DisableIRQ>
}
 8001872:	bf00      	nop
 8001874:	3708      	adds	r7, #8
 8001876:	46bd      	mov	sp, r7
 8001878:	bd80      	pop	{r7, pc}
	...

0800187c <HAL_DMA_Init>:
  * @param  hdma: Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *hdma)
{
 800187c:	b480      	push	{r7}
 800187e:	b085      	sub	sp, #20
 8001880:	af00      	add	r7, sp, #0
 8001882:	6078      	str	r0, [r7, #4]
  uint32_t tmp = 0U;
 8001884:	2300      	movs	r3, #0
 8001886:	60fb      	str	r3, [r7, #12]

  /* Check the DMA handle allocation */
  if(hdma == NULL)
 8001888:	687b      	ldr	r3, [r7, #4]
 800188a:	2b00      	cmp	r3, #0
 800188c:	d101      	bne.n	8001892 <HAL_DMA_Init+0x16>
  {
    return HAL_ERROR;
 800188e:	2301      	movs	r3, #1
 8001890:	e043      	b.n	800191a <HAL_DMA_Init+0x9e>
    hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA2_Channel1) / ((uint32_t)DMA2_Channel2 - (uint32_t)DMA2_Channel1)) << 2;
    hdma->DmaBaseAddress = DMA2;
  }
#else
  /* DMA1 */
  hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA1_Channel1) / ((uint32_t)DMA1_Channel2 - (uint32_t)DMA1_Channel1)) << 2;
 8001892:	687b      	ldr	r3, [r7, #4]
 8001894:	681b      	ldr	r3, [r3, #0]
 8001896:	461a      	mov	r2, r3
 8001898:	4b22      	ldr	r3, [pc, #136]	@ (8001924 <HAL_DMA_Init+0xa8>)
 800189a:	4413      	add	r3, r2
 800189c:	4a22      	ldr	r2, [pc, #136]	@ (8001928 <HAL_DMA_Init+0xac>)
 800189e:	fba2 2303 	umull	r2, r3, r2, r3
 80018a2:	091b      	lsrs	r3, r3, #4
 80018a4:	009a      	lsls	r2, r3, #2
 80018a6:	687b      	ldr	r3, [r7, #4]
 80018a8:	641a      	str	r2, [r3, #64]	@ 0x40
  hdma->DmaBaseAddress = DMA1;
 80018aa:	687b      	ldr	r3, [r7, #4]
 80018ac:	4a1f      	ldr	r2, [pc, #124]	@ (800192c <HAL_DMA_Init+0xb0>)
 80018ae:	63da      	str	r2, [r3, #60]	@ 0x3c
#endif /* DMA2 */

  /* Change DMA peripheral state */
  hdma->State = HAL_DMA_STATE_BUSY;
 80018b0:	687b      	ldr	r3, [r7, #4]
 80018b2:	2202      	movs	r2, #2
 80018b4:	f883 2021 	strb.w	r2, [r3, #33]	@ 0x21

  /* Get the CR register value */
  tmp = hdma->Instance->CCR;
 80018b8:	687b      	ldr	r3, [r7, #4]
 80018ba:	681b      	ldr	r3, [r3, #0]
 80018bc:	681b      	ldr	r3, [r3, #0]
 80018be:	60fb      	str	r3, [r7, #12]

  /* Clear PL, MSIZE, PSIZE, MINC, PINC, CIRC and DIR bits */
  tmp &= ((uint32_t)~(DMA_CCR_PL    | DMA_CCR_MSIZE  | DMA_CCR_PSIZE  | \
 80018c0:	68fb      	ldr	r3, [r7, #12]
 80018c2:	f423 537f 	bic.w	r3, r3, #16320	@ 0x3fc0
 80018c6:	f023 0330 	bic.w	r3, r3, #48	@ 0x30
 80018ca:	60fb      	str	r3, [r7, #12]
                      DMA_CCR_MINC  | DMA_CCR_PINC   | DMA_CCR_CIRC   | \
                      DMA_CCR_DIR));

  /* Prepare the DMA Channel configuration */
  tmp |=  hdma->Init.Direction        |
 80018cc:	687b      	ldr	r3, [r7, #4]
 80018ce:	685a      	ldr	r2, [r3, #4]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 80018d0:	687b      	ldr	r3, [r7, #4]
 80018d2:	689b      	ldr	r3, [r3, #8]
  tmp |=  hdma->Init.Direction        |
 80018d4:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 80018d6:	687b      	ldr	r3, [r7, #4]
 80018d8:	68db      	ldr	r3, [r3, #12]
 80018da:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 80018dc:	687b      	ldr	r3, [r7, #4]
 80018de:	691b      	ldr	r3, [r3, #16]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 80018e0:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 80018e2:	687b      	ldr	r3, [r7, #4]
 80018e4:	695b      	ldr	r3, [r3, #20]
 80018e6:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 80018e8:	687b      	ldr	r3, [r7, #4]
 80018ea:	699b      	ldr	r3, [r3, #24]
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 80018ec:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 80018ee:	687b      	ldr	r3, [r7, #4]
 80018f0:	69db      	ldr	r3, [r3, #28]
 80018f2:	4313      	orrs	r3, r2
  tmp |=  hdma->Init.Direction        |
 80018f4:	68fa      	ldr	r2, [r7, #12]
 80018f6:	4313      	orrs	r3, r2
 80018f8:	60fb      	str	r3, [r7, #12]

  /* Write to DMA Channel CR register */
  hdma->Instance->CCR = tmp;
 80018fa:	687b      	ldr	r3, [r7, #4]
 80018fc:	681b      	ldr	r3, [r3, #0]
 80018fe:	68fa      	ldr	r2, [r7, #12]
 8001900:	601a      	str	r2, [r3, #0]

  /* Initialise the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8001902:	687b      	ldr	r3, [r7, #4]
 8001904:	2200      	movs	r2, #0
 8001906:	639a      	str	r2, [r3, #56]	@ 0x38

  /* Initialize the DMA state*/
  hdma->State = HAL_DMA_STATE_READY;
 8001908:	687b      	ldr	r3, [r7, #4]
 800190a:	2201      	movs	r2, #1
 800190c:	f883 2021 	strb.w	r2, [r3, #33]	@ 0x21
  /* Allocate lock resource and initialize it */
  hdma->Lock = HAL_UNLOCKED;
 8001910:	687b      	ldr	r3, [r7, #4]
 8001912:	2200      	movs	r2, #0
 8001914:	f883 2020 	strb.w	r2, [r3, #32]

  return HAL_OK;
 8001918:	2300      	movs	r3, #0
}
 800191a:	4618      	mov	r0, r3
 800191c:	3714      	adds	r7, #20
 800191e:	46bd      	mov	sp, r7
 8001920:	bc80      	pop	{r7}
 8001922:	4770      	bx	lr
 8001924:	bffdfff8 	.word	0xbffdfff8
 8001928:	cccccccd 	.word	0xcccccccd
 800192c:	40020000 	.word	0x40020000

08001930 <HAL_DMA_DeInit>:
  * @param  hdma: pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_DeInit(DMA_HandleTypeDef *hdma)
{
 8001930:	b480      	push	{r7}
 8001932:	b083      	sub	sp, #12
 8001934:	af00      	add	r7, sp, #0
 8001936:	6078      	str	r0, [r7, #4]
  /* Check the DMA handle allocation */
  if(hdma == NULL)
 8001938:	687b      	ldr	r3, [r7, #4]
 800193a:	2b00      	cmp	r3, #0
 800193c:	d101      	bne.n	8001942 <HAL_DMA_DeInit+0x12>
  {
    return HAL_ERROR;
 800193e:	2301      	movs	r3, #1
 8001940:	e046      	b.n	80019d0 <HAL_DMA_DeInit+0xa0>

  /* Check the parameters */
  assert_param(IS_DMA_ALL_INSTANCE(hdma->Instance));

  /* Disable the selected DMA Channelx */
  __HAL_DMA_DISABLE(hdma);
 8001942:	687b      	ldr	r3, [r7, #4]
 8001944:	681b      	ldr	r3, [r3, #0]
 8001946:	681a      	ldr	r2, [r3, #0]
 8001948:	687b      	ldr	r3, [r7, #4]
 800194a:	681b      	ldr	r3, [r3, #0]
 800194c:	f022 0201 	bic.w	r2, r2, #1
 8001950:	601a      	str	r2, [r3, #0]

  /* Reset DMA Channel control register */
  hdma->Instance->CCR  = 0U;
 8001952:	687b      	ldr	r3, [r7, #4]
 8001954:	681b      	ldr	r3, [r3, #0]
 8001956:	2200      	movs	r2, #0
 8001958:	601a      	str	r2, [r3, #0]

  /* Reset DMA Channel Number of Data to Transfer register */
  hdma->Instance->CNDTR = 0U;
 800195a:	687b      	ldr	r3, [r7, #4]
 800195c:	681b      	ldr	r3, [r3, #0]
 800195e:	2200      	movs	r2, #0
 8001960:	605a      	str	r2, [r3, #4]

  /* Reset DMA Channel peripheral address register */
  hdma->Instance->CPAR  = 0U;
 8001962:	687b      	ldr	r3, [r7, #4]
 8001964:	681b      	ldr	r3, [r3, #0]
 8001966:	2200      	movs	r2, #0
 8001968:	609a      	str	r2, [r3, #8]

  /* Reset DMA Channel memory address register */
  hdma->Instance->CMAR = 0U;
 800196a:	687b      	ldr	r3, [r7, #4]
 800196c:	681b      	ldr	r3, [r3, #0]
 800196e:	2200      	movs	r2, #0
 8001970:	60da      	str	r2, [r3, #12]
    hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA2_Channel1) / ((uint32_t)DMA2_Channel2 - (uint32_t)DMA2_Channel1)) << 2;
    hdma->DmaBaseAddress = DMA2;
  }
#else
  /* DMA1 */
  hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA1_Channel1) / ((uint32_t)DMA1_Channel2 - (uint32_t)DMA1_Channel1)) << 2;
 8001972:	687b      	ldr	r3, [r7, #4]
 8001974:	681b      	ldr	r3, [r3, #0]
 8001976:	461a      	mov	r2, r3
 8001978:	4b18      	ldr	r3, [pc, #96]	@ (80019dc <HAL_DMA_DeInit+0xac>)
 800197a:	4413      	add	r3, r2
 800197c:	4a18      	ldr	r2, [pc, #96]	@ (80019e0 <HAL_DMA_DeInit+0xb0>)
 800197e:	fba2 2303 	umull	r2, r3, r2, r3
 8001982:	091b      	lsrs	r3, r3, #4
 8001984:	009a      	lsls	r2, r3, #2
 8001986:	687b      	ldr	r3, [r7, #4]
 8001988:	641a      	str	r2, [r3, #64]	@ 0x40
  hdma->DmaBaseAddress = DMA1;
 800198a:	687b      	ldr	r3, [r7, #4]
 800198c:	4a15      	ldr	r2, [pc, #84]	@ (80019e4 <HAL_DMA_DeInit+0xb4>)
 800198e:	63da      	str	r2, [r3, #60]	@ 0x3c
#endif /* DMA2 */

  /* Clear all flags */
  hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex));
 8001990:	687b      	ldr	r3, [r7, #4]
 8001992:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 8001994:	687b      	ldr	r3, [r7, #4]
 8001996:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8001998:	2101      	movs	r1, #1
 800199a:	fa01 f202 	lsl.w	r2, r1, r2
 800199e:	605a      	str	r2, [r3, #4]

  /* Clean all callbacks */
  hdma->XferCpltCallback = NULL;
 80019a0:	687b      	ldr	r3, [r7, #4]
 80019a2:	2200      	movs	r2, #0
 80019a4:	629a      	str	r2, [r3, #40]	@ 0x28
  hdma->XferHalfCpltCallback = NULL;
 80019a6:	687b      	ldr	r3, [r7, #4]
 80019a8:	2200      	movs	r2, #0
 80019aa:	62da      	str	r2, [r3, #44]	@ 0x2c
  hdma->XferErrorCallback = NULL;
 80019ac:	687b      	ldr	r3, [r7, #4]
 80019ae:	2200      	movs	r2, #0
 80019b0:	631a      	str	r2, [r3, #48]	@ 0x30
  hdma->XferAbortCallback = NULL;
 80019b2:	687b      	ldr	r3, [r7, #4]
 80019b4:	2200      	movs	r2, #0
 80019b6:	635a      	str	r2, [r3, #52]	@ 0x34

  /* Reset the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 80019b8:	687b      	ldr	r3, [r7, #4]
 80019ba:	2200      	movs	r2, #0
 80019bc:	639a      	str	r2, [r3, #56]	@ 0x38

  /* Reset the DMA state */
  hdma->State = HAL_DMA_STATE_RESET;
 80019be:	687b      	ldr	r3, [r7, #4]
 80019c0:	2200      	movs	r2, #0
 80019c2:	f883 2021 	strb.w	r2, [r3, #33]	@ 0x21

  /* Release Lock */
  __HAL_UNLOCK(hdma);
 80019c6:	687b      	ldr	r3, [r7, #4]
 80019c8:	2200      	movs	r2, #0
 80019ca:	f883 2020 	strb.w	r2, [r3, #32]

  return HAL_OK;
 80019ce:	2300      	movs	r3, #0
}
 80019d0:	4618      	mov	r0, r3
 80019d2:	370c      	adds	r7, #12
 80019d4:	46bd      	mov	sp, r7
 80019d6:	bc80      	pop	{r7}
 80019d8:	4770      	bx	lr
 80019da:	bf00      	nop
 80019dc:	bffdfff8 	.word	0xbffdfff8
 80019e0:	cccccccd 	.word	0xcccccccd
 80019e4:	40020000 	.word	0x40020000

080019e8 <HAL_DMA_Start_IT>:
  * @param  DstAddress: The destination memory Buffer address
  * @param  DataLength: The length of data to be transferred from source to destination
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Start_IT(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 80019e8:	b580      	push	{r7, lr}
 80019ea:	b086      	sub	sp, #24
 80019ec:	af00      	add	r7, sp, #0
 80019ee:	60f8      	str	r0, [r7, #12]
 80019f0:	60b9      	str	r1, [r7, #8]
 80019f2:	607a      	str	r2, [r7, #4]
 80019f4:	603b      	str	r3, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 80019f6:	2300      	movs	r3, #0
 80019f8:	75fb      	strb	r3, [r7, #23]

  /* Check the parameters */
  assert_param(IS_DMA_BUFFER_SIZE(DataLength));

  /* Process locked */
  __HAL_LOCK(hdma);
 80019fa:	68fb      	ldr	r3, [r7, #12]
 80019fc:	f893 3020 	ldrb.w	r3, [r3, #32]
 8001a00:	2b01      	cmp	r3, #1
 8001a02:	d101      	bne.n	8001a08 <HAL_DMA_Start_IT+0x20>
 8001a04:	2302      	movs	r3, #2
 8001a06:	e04b      	b.n	8001aa0 <HAL_DMA_Start_IT+0xb8>
 8001a08:	68fb      	ldr	r3, [r7, #12]
 8001a0a:	2201      	movs	r2, #1
 8001a0c:	f883 2020 	strb.w	r2, [r3, #32]
  
  if(HAL_DMA_STATE_READY == hdma->State)
 8001a10:	68fb      	ldr	r3, [r7, #12]
 8001a12:	f893 3021 	ldrb.w	r3, [r3, #33]	@ 0x21
 8001a16:	b2db      	uxtb	r3, r3
 8001a18:	2b01      	cmp	r3, #1
 8001a1a:	d13a      	bne.n	8001a92 <HAL_DMA_Start_IT+0xaa>
  {
    /* Change DMA peripheral state */
    hdma->State = HAL_DMA_STATE_BUSY;
 8001a1c:	68fb      	ldr	r3, [r7, #12]
 8001a1e:	2202      	movs	r2, #2
 8001a20:	f883 2021 	strb.w	r2, [r3, #33]	@ 0x21
    hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8001a24:	68fb      	ldr	r3, [r7, #12]
 8001a26:	2200      	movs	r2, #0
 8001a28:	639a      	str	r2, [r3, #56]	@ 0x38
    
    /* Disable the peripheral */
    __HAL_DMA_DISABLE(hdma);
 8001a2a:	68fb      	ldr	r3, [r7, #12]
 8001a2c:	681b      	ldr	r3, [r3, #0]
 8001a2e:	681a      	ldr	r2, [r3, #0]
 8001a30:	68fb      	ldr	r3, [r7, #12]
 8001a32:	681b      	ldr	r3, [r3, #0]
 8001a34:	f022 0201 	bic.w	r2, r2, #1
 8001a38:	601a      	str	r2, [r3, #0]
    
    /* Configure the source, destination address and the data length & clear flags*/
    DMA_SetConfig(hdma, SrcAddress, DstAddress, DataLength);
 8001a3a:	683b      	ldr	r3, [r7, #0]
 8001a3c:	687a      	ldr	r2, [r7, #4]
 8001a3e:	68b9      	ldr	r1, [r7, #8]
 8001a40:	68f8      	ldr	r0, [r7, #12]
 8001a42:	f000 f9eb 	bl	8001e1c <DMA_SetConfig>
    
    /* Enable the transfer complete interrupt */
    /* Enable the transfer Error interrupt */
    if(NULL != hdma->XferHalfCpltCallback)
 8001a46:	68fb      	ldr	r3, [r7, #12]
 8001a48:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8001a4a:	2b00      	cmp	r3, #0
 8001a4c:	d008      	beq.n	8001a60 <HAL_DMA_Start_IT+0x78>
    {
      /* Enable the Half transfer complete interrupt as well */
      __HAL_DMA_ENABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8001a4e:	68fb      	ldr	r3, [r7, #12]
 8001a50:	681b      	ldr	r3, [r3, #0]
 8001a52:	681a      	ldr	r2, [r3, #0]
 8001a54:	68fb      	ldr	r3, [r7, #12]
 8001a56:	681b      	ldr	r3, [r3, #0]
 8001a58:	f042 020e 	orr.w	r2, r2, #14
 8001a5c:	601a      	str	r2, [r3, #0]
 8001a5e:	e00f      	b.n	8001a80 <HAL_DMA_Start_IT+0x98>
    }
    else
    {
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_HT);
 8001a60:	68fb      	ldr	r3, [r7, #12]
 8001a62:	681b      	ldr	r3, [r3, #0]
 8001a64:	681a      	ldr	r2, [r3, #0]
 8001a66:	68fb      	ldr	r3, [r7, #12]
 8001a68:	681b      	ldr	r3, [r3, #0]
 8001a6a:	f022 0204 	bic.w	r2, r2, #4
 8001a6e:	601a      	str	r2, [r3, #0]
      __HAL_DMA_ENABLE_IT(hdma, (DMA_IT_TC | DMA_IT_TE));
 8001a70:	68fb      	ldr	r3, [r7, #12]
 8001a72:	681b      	ldr	r3, [r3, #0]
 8001a74:	681a      	ldr	r2, [r3, #0]
 8001a76:	68fb      	ldr	r3, [r7, #12]
 8001a78:	681b      	ldr	r3, [r3, #0]
 8001a7a:	f042 020a 	orr.w	r2, r2, #10
 8001a7e:	601a      	str	r2, [r3, #0]
    }
    /* Enable the Peripheral */
    __HAL_DMA_ENABLE(hdma);
 8001a80:	68fb      	ldr	r3, [r7, #12]
 8001a82:	681b      	ldr	r3, [r3, #0]
 8001a84:	681a      	ldr	r2, [r3, #0]
 8001a86:	68fb      	ldr	r3, [r7, #12]
 8001a88:	681b      	ldr	r3, [r3, #0]
 8001a8a:	f042 0201 	orr.w	r2, r2, #1
 8001a8e:	601a      	str	r2, [r3, #0]
 8001a90:	e005      	b.n	8001a9e <HAL_DMA_Start_IT+0xb6>
  }
  else
  {      
    /* Process Unlocked */
    __HAL_UNLOCK(hdma); 
 8001a92:	68fb      	ldr	r3, [r7, #12]
 8001a94:	2200      	movs	r2, #0
 8001a96:	f883 2020 	strb.w	r2, [r3, #32]

    /* Remain BUSY */
    status = HAL_BUSY;
 8001a9a:	2302      	movs	r3, #2
 8001a9c:	75fb      	strb	r3, [r7, #23]
  }    
  return status;
 8001a9e:	7dfb      	ldrb	r3, [r7, #23]
}
 8001aa0:	4618      	mov	r0, r3
 8001aa2:	3718      	adds	r7, #24
 8001aa4:	46bd      	mov	sp, r7
 8001aa6:	bd80      	pop	{r7, pc}

08001aa8 <HAL_DMA_Abort>:
  * @param  hdma: pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort(DMA_HandleTypeDef *hdma)
{
 8001aa8:	b480      	push	{r7}
 8001aaa:	b085      	sub	sp, #20
 8001aac:	af00      	add	r7, sp, #0
 8001aae:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8001ab0:	2300      	movs	r3, #0
 8001ab2:	73fb      	strb	r3, [r7, #15]
  
  if(hdma->State != HAL_DMA_STATE_BUSY)
 8001ab4:	687b      	ldr	r3, [r7, #4]
 8001ab6:	f893 3021 	ldrb.w	r3, [r3, #33]	@ 0x21
 8001aba:	b2db      	uxtb	r3, r3
 8001abc:	2b02      	cmp	r3, #2
 8001abe:	d008      	beq.n	8001ad2 <HAL_DMA_Abort+0x2a>
  {
    /* no transfer ongoing */
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8001ac0:	687b      	ldr	r3, [r7, #4]
 8001ac2:	2204      	movs	r2, #4
 8001ac4:	639a      	str	r2, [r3, #56]	@ 0x38
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8001ac6:	687b      	ldr	r3, [r7, #4]
 8001ac8:	2200      	movs	r2, #0
 8001aca:	f883 2020 	strb.w	r2, [r3, #32]
    
    return HAL_ERROR;
 8001ace:	2301      	movs	r3, #1
 8001ad0:	e020      	b.n	8001b14 <HAL_DMA_Abort+0x6c>
  }
  else

  {
    /* Disable DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8001ad2:	687b      	ldr	r3, [r7, #4]
 8001ad4:	681b      	ldr	r3, [r3, #0]
 8001ad6:	681a      	ldr	r2, [r3, #0]
 8001ad8:	687b      	ldr	r3, [r7, #4]
 8001ada:	681b      	ldr	r3, [r3, #0]
 8001adc:	f022 020e 	bic.w	r2, r2, #14
 8001ae0:	601a      	str	r2, [r3, #0]
      
    /* Disable the channel */
    __HAL_DMA_DISABLE(hdma);
 8001ae2:	687b      	ldr	r3, [r7, #4]
 8001ae4:	681b      	ldr	r3, [r3, #0]
 8001ae6:	681a      	ldr	r2, [r3, #0]
 8001ae8:	687b      	ldr	r3, [r7, #4]
 8001aea:	681b      	ldr	r3, [r3, #0]
 8001aec:	f022 0201 	bic.w	r2, r2, #1
 8001af0:	601a      	str	r2, [r3, #0]
      
    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << hdma->ChannelIndex);
 8001af2:	687b      	ldr	r3, [r7, #4]
 8001af4:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 8001af6:	687b      	ldr	r3, [r7, #4]
 8001af8:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8001afa:	2101      	movs	r1, #1
 8001afc:	fa01 f202 	lsl.w	r2, r1, r2
 8001b00:	605a      	str	r2, [r3, #4]
  }
  /* Change the DMA state */
  hdma->State = HAL_DMA_STATE_READY;
 8001b02:	687b      	ldr	r3, [r7, #4]
 8001b04:	2201      	movs	r2, #1
 8001b06:	f883 2021 	strb.w	r2, [r3, #33]	@ 0x21

  /* Process Unlocked */
  __HAL_UNLOCK(hdma);      
 8001b0a:	687b      	ldr	r3, [r7, #4]
 8001b0c:	2200      	movs	r2, #0
 8001b0e:	f883 2020 	strb.w	r2, [r3, #32]
  
  return status; 
 8001b12:	7bfb      	ldrb	r3, [r7, #15]
}
 8001b14:	4618      	mov	r0, r3
 8001b16:	3714      	adds	r7, #20
 8001b18:	46bd      	mov	sp, r7
 8001b1a:	bc80      	pop	{r7}
 8001b1c:	4770      	bx	lr
	...

08001b20 <HAL_DMA_Abort_IT>:
  * @param  hdma  : pointer to a DMA_HandleTypeDef structure that contains
  *                 the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{  
 8001b20:	b580      	push	{r7, lr}
 8001b22:	b084      	sub	sp, #16
 8001b24:	af00      	add	r7, sp, #0
 8001b26:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8001b28:	2300      	movs	r3, #0
 8001b2a:	73fb      	strb	r3, [r7, #15]
  
  if(HAL_DMA_STATE_BUSY != hdma->State)
 8001b2c:	687b      	ldr	r3, [r7, #4]
 8001b2e:	f893 3021 	ldrb.w	r3, [r3, #33]	@ 0x21
 8001b32:	b2db      	uxtb	r3, r3
 8001b34:	2b02      	cmp	r3, #2
 8001b36:	d005      	beq.n	8001b44 <HAL_DMA_Abort_IT+0x24>
  {
    /* no transfer ongoing */
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8001b38:	687b      	ldr	r3, [r7, #4]
 8001b3a:	2204      	movs	r2, #4
 8001b3c:	639a      	str	r2, [r3, #56]	@ 0x38
        
    status = HAL_ERROR;
 8001b3e:	2301      	movs	r3, #1
 8001b40:	73fb      	strb	r3, [r7, #15]
 8001b42:	e051      	b.n	8001be8 <HAL_DMA_Abort_IT+0xc8>
  }
  else
  { 
    /* Disable DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8001b44:	687b      	ldr	r3, [r7, #4]
 8001b46:	681b      	ldr	r3, [r3, #0]
 8001b48:	681a      	ldr	r2, [r3, #0]
 8001b4a:	687b      	ldr	r3, [r7, #4]
 8001b4c:	681b      	ldr	r3, [r3, #0]
 8001b4e:	f022 020e 	bic.w	r2, r2, #14
 8001b52:	601a      	str	r2, [r3, #0]

    /* Disable the channel */
    __HAL_DMA_DISABLE(hdma);
 8001b54:	687b      	ldr	r3, [r7, #4]
 8001b56:	681b      	ldr	r3, [r3, #0]
 8001b58:	681a      	ldr	r2, [r3, #0]
 8001b5a:	687b      	ldr	r3, [r7, #4]
 8001b5c:	681b      	ldr	r3, [r3, #0]
 8001b5e:	f022 0201 	bic.w	r2, r2, #1
 8001b62:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
    __HAL_DMA_CLEAR_FLAG(hdma, __HAL_DMA_GET_GI_FLAG_INDEX(hdma));
 8001b64:	687b      	ldr	r3, [r7, #4]
 8001b66:	681b      	ldr	r3, [r3, #0]
 8001b68:	4a22      	ldr	r2, [pc, #136]	@ (8001bf4 <HAL_DMA_Abort_IT+0xd4>)
 8001b6a:	4293      	cmp	r3, r2
 8001b6c:	d029      	beq.n	8001bc2 <HAL_DMA_Abort_IT+0xa2>
 8001b6e:	687b      	ldr	r3, [r7, #4]
 8001b70:	681b      	ldr	r3, [r3, #0]
 8001b72:	4a21      	ldr	r2, [pc, #132]	@ (8001bf8 <HAL_DMA_Abort_IT+0xd8>)
 8001b74:	4293      	cmp	r3, r2
 8001b76:	d022      	beq.n	8001bbe <HAL_DMA_Abort_IT+0x9e>
 8001b78:	687b      	ldr	r3, [r7, #4]
 8001b7a:	681b      	ldr	r3, [r3, #0]
 8001b7c:	4a1f      	ldr	r2, [pc, #124]	@ (8001bfc <HAL_DMA_Abort_IT+0xdc>)
 8001b7e:	4293      	cmp	r3, r2
 8001b80:	d01a      	beq.n	8001bb8 <HAL_DMA_Abort_IT+0x98>
 8001b82:	687b      	ldr	r3, [r7, #4]
 8001b84:	681b      	ldr	r3, [r3, #0]
 8001b86:	4a1e      	ldr	r2, [pc, #120]	@ (8001c00 <HAL_DMA_Abort_IT+0xe0>)
 8001b88:	4293      	cmp	r3, r2
 8001b8a:	d012      	beq.n	8001bb2 <HAL_DMA_Abort_IT+0x92>
 8001b8c:	687b      	ldr	r3, [r7, #4]
 8001b8e:	681b      	ldr	r3, [r3, #0]
 8001b90:	4a1c      	ldr	r2, [pc, #112]	@ (8001c04 <HAL_DMA_Abort_IT+0xe4>)
 8001b92:	4293      	cmp	r3, r2
 8001b94:	d00a      	beq.n	8001bac <HAL_DMA_Abort_IT+0x8c>
 8001b96:	687b      	ldr	r3, [r7, #4]
 8001b98:	681b      	ldr	r3, [r3, #0]
 8001b9a:	4a1b      	ldr	r2, [pc, #108]	@ (8001c08 <HAL_DMA_Abort_IT+0xe8>)
 8001b9c:	4293      	cmp	r3, r2
 8001b9e:	d102      	bne.n	8001ba6 <HAL_DMA_Abort_IT+0x86>
 8001ba0:	f44f 1380 	mov.w	r3, #1048576	@ 0x100000
 8001ba4:	e00e      	b.n	8001bc4 <HAL_DMA_Abort_IT+0xa4>
 8001ba6:	f04f 7380 	mov.w	r3, #16777216	@ 0x1000000
 8001baa:	e00b      	b.n	8001bc4 <HAL_DMA_Abort_IT+0xa4>
 8001bac:	f44f 3380 	mov.w	r3, #65536	@ 0x10000
 8001bb0:	e008      	b.n	8001bc4 <HAL_DMA_Abort_IT+0xa4>
 8001bb2:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8001bb6:	e005      	b.n	8001bc4 <HAL_DMA_Abort_IT+0xa4>
 8001bb8:	f44f 7380 	mov.w	r3, #256	@ 0x100
 8001bbc:	e002      	b.n	8001bc4 <HAL_DMA_Abort_IT+0xa4>
 8001bbe:	2310      	movs	r3, #16
 8001bc0:	e000      	b.n	8001bc4 <HAL_DMA_Abort_IT+0xa4>
 8001bc2:	2301      	movs	r3, #1
 8001bc4:	4a11      	ldr	r2, [pc, #68]	@ (8001c0c <HAL_DMA_Abort_IT+0xec>)
 8001bc6:	6053      	str	r3, [r2, #4]

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 8001bc8:	687b      	ldr	r3, [r7, #4]
 8001bca:	2201      	movs	r2, #1
 8001bcc:	f883 2021 	strb.w	r2, [r3, #33]	@ 0x21

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8001bd0:	687b      	ldr	r3, [r7, #4]
 8001bd2:	2200      	movs	r2, #0
 8001bd4:	f883 2020 	strb.w	r2, [r3, #32]

    /* Call User Abort callback */
    if(hdma->XferAbortCallback != NULL)
 8001bd8:	687b      	ldr	r3, [r7, #4]
 8001bda:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8001bdc:	2b00      	cmp	r3, #0
 8001bde:	d003      	beq.n	8001be8 <HAL_DMA_Abort_IT+0xc8>
    {
      hdma->XferAbortCallback(hdma);
 8001be0:	687b      	ldr	r3, [r7, #4]
 8001be2:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8001be4:	6878      	ldr	r0, [r7, #4]
 8001be6:	4798      	blx	r3
    } 
  }
  return status;
 8001be8:	7bfb      	ldrb	r3, [r7, #15]
}
 8001bea:	4618      	mov	r0, r3
 8001bec:	3710      	adds	r7, #16
 8001bee:	46bd      	mov	sp, r7
 8001bf0:	bd80      	pop	{r7, pc}
 8001bf2:	bf00      	nop
 8001bf4:	40020008 	.word	0x40020008
 8001bf8:	4002001c 	.word	0x4002001c
 8001bfc:	40020030 	.word	0x40020030
 8001c00:	40020044 	.word	0x40020044
 8001c04:	40020058 	.word	0x40020058
 8001c08:	4002006c 	.word	0x4002006c
 8001c0c:	40020000 	.word	0x40020000

08001c10 <HAL_DMA_IRQHandler>:
  * @param  hdma: pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.  
  * @retval None
  */
void HAL_DMA_IRQHandler(DMA_HandleTypeDef *hdma)
{
 8001c10:	b580      	push	{r7, lr}
 8001c12:	b084      	sub	sp, #16
 8001c14:	af00      	add	r7, sp, #0
 8001c16:	6078      	str	r0, [r7, #4]
  uint32_t flag_it = hdma->DmaBaseAddress->ISR;
 8001c18:	687b      	ldr	r3, [r7, #4]
 8001c1a:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8001c1c:	681b      	ldr	r3, [r3, #0]
 8001c1e:	60fb      	str	r3, [r7, #12]
  uint32_t source_it = hdma->Instance->CCR;
 8001c20:	687b      	ldr	r3, [r7, #4]
 8001c22:	681b      	ldr	r3, [r3, #0]
 8001c24:	681b      	ldr	r3, [r3, #0]
 8001c26:	60bb      	str	r3, [r7, #8]
  
  /* Half Transfer Complete Interrupt management ******************************/
  if (((flag_it & (DMA_FLAG_HT1 << hdma->ChannelIndex)) != RESET) && ((source_it & DMA_IT_HT) != RESET))
 8001c28:	687b      	ldr	r3, [r7, #4]
 8001c2a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001c2c:	2204      	movs	r2, #4
 8001c2e:	409a      	lsls	r2, r3
 8001c30:	68fb      	ldr	r3, [r7, #12]
 8001c32:	4013      	ands	r3, r2
 8001c34:	2b00      	cmp	r3, #0
 8001c36:	d04f      	beq.n	8001cd8 <HAL_DMA_IRQHandler+0xc8>
 8001c38:	68bb      	ldr	r3, [r7, #8]
 8001c3a:	f003 0304 	and.w	r3, r3, #4
 8001c3e:	2b00      	cmp	r3, #0
 8001c40:	d04a      	beq.n	8001cd8 <HAL_DMA_IRQHandler+0xc8>
  {
    /* Disable the half transfer interrupt if the DMA mode is not CIRCULAR */
    if((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 8001c42:	687b      	ldr	r3, [r7, #4]
 8001c44:	681b      	ldr	r3, [r3, #0]
 8001c46:	681b      	ldr	r3, [r3, #0]
 8001c48:	f003 0320 	and.w	r3, r3, #32
 8001c4c:	2b00      	cmp	r3, #0
 8001c4e:	d107      	bne.n	8001c60 <HAL_DMA_IRQHandler+0x50>
    {
      /* Disable the half transfer interrupt */
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_HT);
 8001c50:	687b      	ldr	r3, [r7, #4]
 8001c52:	681b      	ldr	r3, [r3, #0]
 8001c54:	681a      	ldr	r2, [r3, #0]
 8001c56:	687b      	ldr	r3, [r7, #4]
 8001c58:	681b      	ldr	r3, [r3, #0]
 8001c5a:	f022 0204 	bic.w	r2, r2, #4
 8001c5e:	601a      	str	r2, [r3, #0]
    }
    /* Clear the half transfer complete flag */
    __HAL_DMA_CLEAR_FLAG(hdma, __HAL_DMA_GET_HT_FLAG_INDEX(hdma));
 8001c60:	687b      	ldr	r3, [r7, #4]
 8001c62:	681b      	ldr	r3, [r3, #0]
 8001c64:	4a66      	ldr	r2, [pc, #408]	@ (8001e00 <HAL_DMA_IRQHandler+0x1f0>)
 8001c66:	4293      	cmp	r3, r2
 8001c68:	d029      	beq.n	8001cbe <HAL_DMA_IRQHandler+0xae>
 8001c6a:	687b      	ldr	r3, [r7, #4]
 8001c6c:	681b      	ldr	r3, [r3, #0]
 8001c6e:	4a65      	ldr	r2, [pc, #404]	@ (8001e04 <HAL_DMA_IRQHandler+0x1f4>)
 8001c70:	4293      	cmp	r3, r2
 8001c72:	d022      	beq.n	8001cba <HAL_DMA_IRQHandler+0xaa>
 8001c74:	687b      	ldr	r3, [r7, #4]
 8001c76:	681b      	ldr	r3, [r3, #0]
 8001c78:	4a63      	ldr	r2, [pc, #396]	@ (8001e08 <HAL_DMA_IRQHandler+0x1f8>)
 8001c7a:	4293      	cmp	r3, r2
 8001c7c:	d01a      	beq.n	8001cb4 <HAL_DMA_IRQHandler+0xa4>
 8001c7e:	687b      	ldr	r3, [r7, #4]
 8001c80:	681b      	ldr	r3, [r3, #0]
 8001c82:	4a62      	ldr	r2, [pc, #392]	@ (8001e0c <HAL_DMA_IRQHandler+0x1fc>)
 8001c84:	4293      	cmp	r3, r2
 8001c86:	d012      	beq.n	8001cae <HAL_DMA_IRQHandler+0x9e>
 8001c88:	687b      	ldr	r3, [r7, #4]
 8001c8a:	681b      	ldr	r3, [r3, #0]
 8001c8c:	4a60      	ldr	r2, [pc, #384]	@ (8001e10 <HAL_DMA_IRQHandler+0x200>)
 8001c8e:	4293      	cmp	r3, r2
 8001c90:	d00a      	beq.n	8001ca8 <HAL_DMA_IRQHandler+0x98>
 8001c92:	687b      	ldr	r3, [r7, #4]
 8001c94:	681b      	ldr	r3, [r3, #0]
 8001c96:	4a5f      	ldr	r2, [pc, #380]	@ (8001e14 <HAL_DMA_IRQHandler+0x204>)
 8001c98:	4293      	cmp	r3, r2
 8001c9a:	d102      	bne.n	8001ca2 <HAL_DMA_IRQHandler+0x92>
 8001c9c:	f44f 0380 	mov.w	r3, #4194304	@ 0x400000
 8001ca0:	e00e      	b.n	8001cc0 <HAL_DMA_IRQHandler+0xb0>
 8001ca2:	f04f 6380 	mov.w	r3, #67108864	@ 0x4000000
 8001ca6:	e00b      	b.n	8001cc0 <HAL_DMA_IRQHandler+0xb0>
 8001ca8:	f44f 2380 	mov.w	r3, #262144	@ 0x40000
 8001cac:	e008      	b.n	8001cc0 <HAL_DMA_IRQHandler+0xb0>
 8001cae:	f44f 4380 	mov.w	r3, #16384	@ 0x4000
 8001cb2:	e005      	b.n	8001cc0 <HAL_DMA_IRQHandler+0xb0>
 8001cb4:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8001cb8:	e002      	b.n	8001cc0 <HAL_DMA_IRQHandler+0xb0>
 8001cba:	2340      	movs	r3, #64	@ 0x40
 8001cbc:	e000      	b.n	8001cc0 <HAL_DMA_IRQHandler+0xb0>
 8001cbe:	2304      	movs	r3, #4
 8001cc0:	4a55      	ldr	r2, [pc, #340]	@ (8001e18 <HAL_DMA_IRQHandler+0x208>)
 8001cc2:	6053      	str	r3, [r2, #4]

    /* DMA peripheral state is not updated in Half Transfer */
    /* but in Transfer Complete case */

    if(hdma->XferHalfCpltCallback != NULL)
 8001cc4:	687b      	ldr	r3, [r7, #4]
 8001cc6:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8001cc8:	2b00      	cmp	r3, #0
 8001cca:	f000 8094 	beq.w	8001df6 <HAL_DMA_IRQHandler+0x1e6>
    {
      /* Half transfer callback */
      hdma->XferHalfCpltCallback(hdma);
 8001cce:	687b      	ldr	r3, [r7, #4]
 8001cd0:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8001cd2:	6878      	ldr	r0, [r7, #4]
 8001cd4:	4798      	blx	r3
    if(hdma->XferHalfCpltCallback != NULL)
 8001cd6:	e08e      	b.n	8001df6 <HAL_DMA_IRQHandler+0x1e6>
    }
  }

  /* Transfer Complete Interrupt management ***********************************/
  else if (((flag_it & (DMA_FLAG_TC1 << hdma->ChannelIndex)) != RESET) && ((source_it & DMA_IT_TC) != RESET))
 8001cd8:	687b      	ldr	r3, [r7, #4]
 8001cda:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001cdc:	2202      	movs	r2, #2
 8001cde:	409a      	lsls	r2, r3
 8001ce0:	68fb      	ldr	r3, [r7, #12]
 8001ce2:	4013      	ands	r3, r2
 8001ce4:	2b00      	cmp	r3, #0
 8001ce6:	d056      	beq.n	8001d96 <HAL_DMA_IRQHandler+0x186>
 8001ce8:	68bb      	ldr	r3, [r7, #8]
 8001cea:	f003 0302 	and.w	r3, r3, #2
 8001cee:	2b00      	cmp	r3, #0
 8001cf0:	d051      	beq.n	8001d96 <HAL_DMA_IRQHandler+0x186>
  {
    if((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 8001cf2:	687b      	ldr	r3, [r7, #4]
 8001cf4:	681b      	ldr	r3, [r3, #0]
 8001cf6:	681b      	ldr	r3, [r3, #0]
 8001cf8:	f003 0320 	and.w	r3, r3, #32
 8001cfc:	2b00      	cmp	r3, #0
 8001cfe:	d10b      	bne.n	8001d18 <HAL_DMA_IRQHandler+0x108>
    {
      /* Disable the transfer complete and error interrupt */
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_TE | DMA_IT_TC);  
 8001d00:	687b      	ldr	r3, [r7, #4]
 8001d02:	681b      	ldr	r3, [r3, #0]
 8001d04:	681a      	ldr	r2, [r3, #0]
 8001d06:	687b      	ldr	r3, [r7, #4]
 8001d08:	681b      	ldr	r3, [r3, #0]
 8001d0a:	f022 020a 	bic.w	r2, r2, #10
 8001d0e:	601a      	str	r2, [r3, #0]

      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_READY;
 8001d10:	687b      	ldr	r3, [r7, #4]
 8001d12:	2201      	movs	r2, #1
 8001d14:	f883 2021 	strb.w	r2, [r3, #33]	@ 0x21
    }
    /* Clear the transfer complete flag */
      __HAL_DMA_CLEAR_FLAG(hdma, __HAL_DMA_GET_TC_FLAG_INDEX(hdma));
 8001d18:	687b      	ldr	r3, [r7, #4]
 8001d1a:	681b      	ldr	r3, [r3, #0]
 8001d1c:	4a38      	ldr	r2, [pc, #224]	@ (8001e00 <HAL_DMA_IRQHandler+0x1f0>)
 8001d1e:	4293      	cmp	r3, r2
 8001d20:	d029      	beq.n	8001d76 <HAL_DMA_IRQHandler+0x166>
 8001d22:	687b      	ldr	r3, [r7, #4]
 8001d24:	681b      	ldr	r3, [r3, #0]
 8001d26:	4a37      	ldr	r2, [pc, #220]	@ (8001e04 <HAL_DMA_IRQHandler+0x1f4>)
 8001d28:	4293      	cmp	r3, r2
 8001d2a:	d022      	beq.n	8001d72 <HAL_DMA_IRQHandler+0x162>
 8001d2c:	687b      	ldr	r3, [r7, #4]
 8001d2e:	681b      	ldr	r3, [r3, #0]
 8001d30:	4a35      	ldr	r2, [pc, #212]	@ (8001e08 <HAL_DMA_IRQHandler+0x1f8>)
 8001d32:	4293      	cmp	r3, r2
 8001d34:	d01a      	beq.n	8001d6c <HAL_DMA_IRQHandler+0x15c>
 8001d36:	687b      	ldr	r3, [r7, #4]
 8001d38:	681b      	ldr	r3, [r3, #0]
 8001d3a:	4a34      	ldr	r2, [pc, #208]	@ (8001e0c <HAL_DMA_IRQHandler+0x1fc>)
 8001d3c:	4293      	cmp	r3, r2
 8001d3e:	d012      	beq.n	8001d66 <HAL_DMA_IRQHandler+0x156>
 8001d40:	687b      	ldr	r3, [r7, #4]
 8001d42:	681b      	ldr	r3, [r3, #0]
 8001d44:	4a32      	ldr	r2, [pc, #200]	@ (8001e10 <HAL_DMA_IRQHandler+0x200>)
 8001d46:	4293      	cmp	r3, r2
 8001d48:	d00a      	beq.n	8001d60 <HAL_DMA_IRQHandler+0x150>
 8001d4a:	687b      	ldr	r3, [r7, #4]
 8001d4c:	681b      	ldr	r3, [r3, #0]
 8001d4e:	4a31      	ldr	r2, [pc, #196]	@ (8001e14 <HAL_DMA_IRQHandler+0x204>)
 8001d50:	4293      	cmp	r3, r2
 8001d52:	d102      	bne.n	8001d5a <HAL_DMA_IRQHandler+0x14a>
 8001d54:	f44f 1300 	mov.w	r3, #2097152	@ 0x200000
 8001d58:	e00e      	b.n	8001d78 <HAL_DMA_IRQHandler+0x168>
 8001d5a:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 8001d5e:	e00b      	b.n	8001d78 <HAL_DMA_IRQHandler+0x168>
 8001d60:	f44f 3300 	mov.w	r3, #131072	@ 0x20000
 8001d64:	e008      	b.n	8001d78 <HAL_DMA_IRQHandler+0x168>
 8001d66:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 8001d6a:	e005      	b.n	8001d78 <HAL_DMA_IRQHandler+0x168>
 8001d6c:	f44f 7300 	mov.w	r3, #512	@ 0x200
 8001d70:	e002      	b.n	8001d78 <HAL_DMA_IRQHandler+0x168>
 8001d72:	2320      	movs	r3, #32
 8001d74:	e000      	b.n	8001d78 <HAL_DMA_IRQHandler+0x168>
 8001d76:	2302      	movs	r3, #2
 8001d78:	4a27      	ldr	r2, [pc, #156]	@ (8001e18 <HAL_DMA_IRQHandler+0x208>)
 8001d7a:	6053      	str	r3, [r2, #4]

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8001d7c:	687b      	ldr	r3, [r7, #4]
 8001d7e:	2200      	movs	r2, #0
 8001d80:	f883 2020 	strb.w	r2, [r3, #32]

    if(hdma->XferCpltCallback != NULL)
 8001d84:	687b      	ldr	r3, [r7, #4]
 8001d86:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8001d88:	2b00      	cmp	r3, #0
 8001d8a:	d034      	beq.n	8001df6 <HAL_DMA_IRQHandler+0x1e6>
    {
      /* Transfer complete callback */
      hdma->XferCpltCallback(hdma);
 8001d8c:	687b      	ldr	r3, [r7, #4]
 8001d8e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8001d90:	6878      	ldr	r0, [r7, #4]
 8001d92:	4798      	blx	r3
    if(hdma->XferCpltCallback != NULL)
 8001d94:	e02f      	b.n	8001df6 <HAL_DMA_IRQHandler+0x1e6>
    }
  }

  /* Transfer Error Interrupt management **************************************/
  else if (( RESET != (flag_it & (DMA_FLAG_TE1 << hdma->ChannelIndex))) && (RESET != (source_it & DMA_IT_TE)))
 8001d96:	687b      	ldr	r3, [r7, #4]
 8001d98:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001d9a:	2208      	movs	r2, #8
 8001d9c:	409a      	lsls	r2, r3
 8001d9e:	68fb      	ldr	r3, [r7, #12]
 8001da0:	4013      	ands	r3, r2
 8001da2:	2b00      	cmp	r3, #0
 8001da4:	d028      	beq.n	8001df8 <HAL_DMA_IRQHandler+0x1e8>
 8001da6:	68bb      	ldr	r3, [r7, #8]
 8001da8:	f003 0308 	and.w	r3, r3, #8
 8001dac:	2b00      	cmp	r3, #0
 8001dae:	d023      	beq.n	8001df8 <HAL_DMA_IRQHandler+0x1e8>
  {
    /* When a DMA transfer error occurs */
    /* A hardware clear of its EN bits is performed */
    /* Disable ALL DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8001db0:	687b      	ldr	r3, [r7, #4]
 8001db2:	681b      	ldr	r3, [r3, #0]
 8001db4:	681a      	ldr	r2, [r3, #0]
 8001db6:	687b      	ldr	r3, [r7, #4]
 8001db8:	681b      	ldr	r3, [r3, #0]
 8001dba:	f022 020e 	bic.w	r2, r2, #14
 8001dbe:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << hdma->ChannelIndex);
 8001dc0:	687b      	ldr	r3, [r7, #4]
 8001dc2:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 8001dc4:	687b      	ldr	r3, [r7, #4]
 8001dc6:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8001dc8:	2101      	movs	r1, #1
 8001dca:	fa01 f202 	lsl.w	r2, r1, r2
 8001dce:	605a      	str	r2, [r3, #4]

    /* Update error code */
    hdma->ErrorCode = HAL_DMA_ERROR_TE;
 8001dd0:	687b      	ldr	r3, [r7, #4]
 8001dd2:	2201      	movs	r2, #1
 8001dd4:	639a      	str	r2, [r3, #56]	@ 0x38

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 8001dd6:	687b      	ldr	r3, [r7, #4]
 8001dd8:	2201      	movs	r2, #1
 8001dda:	f883 2021 	strb.w	r2, [r3, #33]	@ 0x21

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8001dde:	687b      	ldr	r3, [r7, #4]
 8001de0:	2200      	movs	r2, #0
 8001de2:	f883 2020 	strb.w	r2, [r3, #32]

    if (hdma->XferErrorCallback != NULL)
 8001de6:	687b      	ldr	r3, [r7, #4]
 8001de8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001dea:	2b00      	cmp	r3, #0
 8001dec:	d004      	beq.n	8001df8 <HAL_DMA_IRQHandler+0x1e8>
    {
      /* Transfer error callback */
      hdma->XferErrorCallback(hdma);
 8001dee:	687b      	ldr	r3, [r7, #4]
 8001df0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001df2:	6878      	ldr	r0, [r7, #4]
 8001df4:	4798      	blx	r3
    }
  }
  return;
 8001df6:	bf00      	nop
 8001df8:	bf00      	nop
}
 8001dfa:	3710      	adds	r7, #16
 8001dfc:	46bd      	mov	sp, r7
 8001dfe:	bd80      	pop	{r7, pc}
 8001e00:	40020008 	.word	0x40020008
 8001e04:	4002001c 	.word	0x4002001c
 8001e08:	40020030 	.word	0x40020030
 8001e0c:	40020044 	.word	0x40020044
 8001e10:	40020058 	.word	0x40020058
 8001e14:	4002006c 	.word	0x4002006c
 8001e18:	40020000 	.word	0x40020000

08001e1c <DMA_SetConfig>:
  * @param  DstAddress: The destination memory Buffer address
  * @param  DataLength: The length of data to be transferred from source to destination
  * @retval HAL status
  */
static void DMA_SetConfig(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 8001e1c:	b480      	push	{r7}
 8001e1e:	b085      	sub	sp, #20
 8001e20:	af00      	add	r7, sp, #0
 8001e22:	60f8      	str	r0, [r7, #12]
 8001e24:	60b9      	str	r1, [r7, #8]
 8001e26:	607a      	str	r2, [r7, #4]
 8001e28:	603b      	str	r3, [r7, #0]
  /* Clear all flags */
  hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << hdma->ChannelIndex);
 8001e2a:	68fb      	ldr	r3, [r7, #12]
 8001e2c:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 8001e2e:	68fb      	ldr	r3, [r7, #12]
 8001e30:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8001e32:	2101      	movs	r1, #1
 8001e34:	fa01 f202 	lsl.w	r2, r1, r2
 8001e38:	605a      	str	r2, [r3, #4]

  /* Configure DMA Channel data length */
  hdma->Instance->CNDTR = DataLength;
 8001e3a:	68fb      	ldr	r3, [r7, #12]
 8001e3c:	681b      	ldr	r3, [r3, #0]
 8001e3e:	683a      	ldr	r2, [r7, #0]
 8001e40:	605a      	str	r2, [r3, #4]

  /* Memory to Peripheral */
  if((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
 8001e42:	68fb      	ldr	r3, [r7, #12]
 8001e44:	685b      	ldr	r3, [r3, #4]
 8001e46:	2b10      	cmp	r3, #16
 8001e48:	d108      	bne.n	8001e5c <DMA_SetConfig+0x40>
  {
    /* Configure DMA Channel destination address */
    hdma->Instance->CPAR = DstAddress;
 8001e4a:	68fb      	ldr	r3, [r7, #12]
 8001e4c:	681b      	ldr	r3, [r3, #0]
 8001e4e:	687a      	ldr	r2, [r7, #4]
 8001e50:	609a      	str	r2, [r3, #8]

    /* Configure DMA Channel source address */
    hdma->Instance->CMAR = SrcAddress;
 8001e52:	68fb      	ldr	r3, [r7, #12]
 8001e54:	681b      	ldr	r3, [r3, #0]
 8001e56:	68ba      	ldr	r2, [r7, #8]
 8001e58:	60da      	str	r2, [r3, #12]
    hdma->Instance->CPAR = SrcAddress;

    /* Configure DMA Channel destination address */
    hdma->Instance->CMAR = DstAddress;
  }
}
 8001e5a:	e007      	b.n	8001e6c <DMA_SetConfig+0x50>
    hdma->Instance->CPAR = SrcAddress;
 8001e5c:	68fb      	ldr	r3, [r7, #12]
 8001e5e:	681b      	ldr	r3, [r3, #0]
 8001e60:	68ba      	ldr	r2, [r7, #8]
 8001e62:	609a      	str	r2, [r3, #8]
    hdma->Instance->CMAR = DstAddress;
 8001e64:	68fb      	ldr	r3, [r7, #12]
 8001e66:	681b      	ldr	r3, [r3, #0]
 8001e68:	687a      	ldr	r2, [r7, #4]
 8001e6a:	60da      	str	r2, [r3, #12]
}
 8001e6c:	bf00      	nop
 8001e6e:	3714      	adds	r7, #20
 8001e70:	46bd      	mov	sp, r7
 8001e72:	bc80      	pop	{r7}
 8001e74:	4770      	bx	lr
	...

08001e78 <HAL_FLASH_Program>:
  * @param  Data:         Specifies the data to be programmed
  * 
  * @retval HAL_StatusTypeDef HAL Status
  */
HAL_StatusTypeDef HAL_FLASH_Program(uint32_t TypeProgram, uint32_t Address, uint64_t Data)
{
 8001e78:	b5f0      	push	{r4, r5, r6, r7, lr}
 8001e7a:	b087      	sub	sp, #28
 8001e7c:	af00      	add	r7, sp, #0
 8001e7e:	60f8      	str	r0, [r7, #12]
 8001e80:	60b9      	str	r1, [r7, #8]
 8001e82:	e9c7 2300 	strd	r2, r3, [r7]
  HAL_StatusTypeDef status = HAL_ERROR;
 8001e86:	2301      	movs	r3, #1
 8001e88:	75fb      	strb	r3, [r7, #23]
  uint8_t index = 0;
 8001e8a:	2300      	movs	r3, #0
 8001e8c:	75bb      	strb	r3, [r7, #22]
  uint8_t nbiterations = 0;
 8001e8e:	2300      	movs	r3, #0
 8001e90:	757b      	strb	r3, [r7, #21]
  
  /* Process Locked */
  __HAL_LOCK(&pFlash);
 8001e92:	4b2f      	ldr	r3, [pc, #188]	@ (8001f50 <HAL_FLASH_Program+0xd8>)
 8001e94:	7e1b      	ldrb	r3, [r3, #24]
 8001e96:	2b01      	cmp	r3, #1
 8001e98:	d101      	bne.n	8001e9e <HAL_FLASH_Program+0x26>
 8001e9a:	2302      	movs	r3, #2
 8001e9c:	e054      	b.n	8001f48 <HAL_FLASH_Program+0xd0>
 8001e9e:	4b2c      	ldr	r3, [pc, #176]	@ (8001f50 <HAL_FLASH_Program+0xd8>)
 8001ea0:	2201      	movs	r2, #1
 8001ea2:	761a      	strb	r2, [r3, #24]
#if defined(FLASH_BANK2_END)
  if(Address <= FLASH_BANK1_END)
  {
#endif /* FLASH_BANK2_END */
    /* Wait for last operation to be completed */
    status = FLASH_WaitForLastOperation(FLASH_TIMEOUT_VALUE);
 8001ea4:	f24c 3050 	movw	r0, #50000	@ 0xc350
 8001ea8:	f000 f8a8 	bl	8001ffc <FLASH_WaitForLastOperation>
 8001eac:	4603      	mov	r3, r0
 8001eae:	75fb      	strb	r3, [r7, #23]
    /* Wait for last operation to be completed */
    status = FLASH_WaitForLastOperationBank2(FLASH_TIMEOUT_VALUE);
  }
#endif /* FLASH_BANK2_END */
  
  if(status == HAL_OK)
 8001eb0:	7dfb      	ldrb	r3, [r7, #23]
 8001eb2:	2b00      	cmp	r3, #0
 8001eb4:	d144      	bne.n	8001f40 <HAL_FLASH_Program+0xc8>
  {
    if(TypeProgram == FLASH_TYPEPROGRAM_HALFWORD)
 8001eb6:	68fb      	ldr	r3, [r7, #12]
 8001eb8:	2b01      	cmp	r3, #1
 8001eba:	d102      	bne.n	8001ec2 <HAL_FLASH_Program+0x4a>
    {
      /* Program halfword (16-bit) at a specified address. */
      nbiterations = 1U;
 8001ebc:	2301      	movs	r3, #1
 8001ebe:	757b      	strb	r3, [r7, #21]
 8001ec0:	e007      	b.n	8001ed2 <HAL_FLASH_Program+0x5a>
    }
    else if(TypeProgram == FLASH_TYPEPROGRAM_WORD)
 8001ec2:	68fb      	ldr	r3, [r7, #12]
 8001ec4:	2b02      	cmp	r3, #2
 8001ec6:	d102      	bne.n	8001ece <HAL_FLASH_Program+0x56>
    {
      /* Program word (32-bit = 2*16-bit) at a specified address. */
      nbiterations = 2U;
 8001ec8:	2302      	movs	r3, #2
 8001eca:	757b      	strb	r3, [r7, #21]
 8001ecc:	e001      	b.n	8001ed2 <HAL_FLASH_Program+0x5a>
    }
    else
    {
      /* Program double word (64-bit = 4*16-bit) at a specified address. */
      nbiterations = 4U;
 8001ece:	2304      	movs	r3, #4
 8001ed0:	757b      	strb	r3, [r7, #21]
    }

    for (index = 0U; index < nbiterations; index++)
 8001ed2:	2300      	movs	r3, #0
 8001ed4:	75bb      	strb	r3, [r7, #22]
 8001ed6:	e02d      	b.n	8001f34 <HAL_FLASH_Program+0xbc>
    {
      FLASH_Program_HalfWord((Address + (2U*index)), (uint16_t)(Data >> (16U*index)));
 8001ed8:	7dbb      	ldrb	r3, [r7, #22]
 8001eda:	005a      	lsls	r2, r3, #1
 8001edc:	68bb      	ldr	r3, [r7, #8]
 8001ede:	eb02 0c03 	add.w	ip, r2, r3
 8001ee2:	7dbb      	ldrb	r3, [r7, #22]
 8001ee4:	0119      	lsls	r1, r3, #4
 8001ee6:	e9d7 2300 	ldrd	r2, r3, [r7]
 8001eea:	f1c1 0620 	rsb	r6, r1, #32
 8001eee:	f1a1 0020 	sub.w	r0, r1, #32
 8001ef2:	fa22 f401 	lsr.w	r4, r2, r1
 8001ef6:	fa03 f606 	lsl.w	r6, r3, r6
 8001efa:	4334      	orrs	r4, r6
 8001efc:	fa23 f000 	lsr.w	r0, r3, r0
 8001f00:	4304      	orrs	r4, r0
 8001f02:	fa23 f501 	lsr.w	r5, r3, r1
 8001f06:	b2a3      	uxth	r3, r4
 8001f08:	4619      	mov	r1, r3
 8001f0a:	4660      	mov	r0, ip
 8001f0c:	f000 f85a 	bl	8001fc4 <FLASH_Program_HalfWord>
#if defined(FLASH_BANK2_END)
      if(Address <= FLASH_BANK1_END)
      {
#endif /* FLASH_BANK2_END */
        /* Wait for last operation to be completed */
        status = FLASH_WaitForLastOperation(FLASH_TIMEOUT_VALUE);
 8001f10:	f24c 3050 	movw	r0, #50000	@ 0xc350
 8001f14:	f000 f872 	bl	8001ffc <FLASH_WaitForLastOperation>
 8001f18:	4603      	mov	r3, r0
 8001f1a:	75fb      	strb	r3, [r7, #23]
    
        /* If the program operation is completed, disable the PG Bit */
        CLEAR_BIT(FLASH->CR, FLASH_CR_PG);
 8001f1c:	4b0d      	ldr	r3, [pc, #52]	@ (8001f54 <HAL_FLASH_Program+0xdc>)
 8001f1e:	691b      	ldr	r3, [r3, #16]
 8001f20:	4a0c      	ldr	r2, [pc, #48]	@ (8001f54 <HAL_FLASH_Program+0xdc>)
 8001f22:	f023 0301 	bic.w	r3, r3, #1
 8001f26:	6113      	str	r3, [r2, #16]
        /* If the program operation is completed, disable the PG Bit */
        CLEAR_BIT(FLASH->CR2, FLASH_CR2_PG);
      }
#endif /* FLASH_BANK2_END */
      /* In case of error, stop programation procedure */
      if (status != HAL_OK)
 8001f28:	7dfb      	ldrb	r3, [r7, #23]
 8001f2a:	2b00      	cmp	r3, #0
 8001f2c:	d107      	bne.n	8001f3e <HAL_FLASH_Program+0xc6>
    for (index = 0U; index < nbiterations; index++)
 8001f2e:	7dbb      	ldrb	r3, [r7, #22]
 8001f30:	3301      	adds	r3, #1
 8001f32:	75bb      	strb	r3, [r7, #22]
 8001f34:	7dba      	ldrb	r2, [r7, #22]
 8001f36:	7d7b      	ldrb	r3, [r7, #21]
 8001f38:	429a      	cmp	r2, r3
 8001f3a:	d3cd      	bcc.n	8001ed8 <HAL_FLASH_Program+0x60>
 8001f3c:	e000      	b.n	8001f40 <HAL_FLASH_Program+0xc8>
      {
        break;
 8001f3e:	bf00      	nop
      }
    }
  }

  /* Process Unlocked */
  __HAL_UNLOCK(&pFlash);
 8001f40:	4b03      	ldr	r3, [pc, #12]	@ (8001f50 <HAL_FLASH_Program+0xd8>)
 8001f42:	2200      	movs	r2, #0
 8001f44:	761a      	strb	r2, [r3, #24]

  return status;
 8001f46:	7dfb      	ldrb	r3, [r7, #23]
}
 8001f48:	4618      	mov	r0, r3
 8001f4a:	371c      	adds	r7, #28
 8001f4c:	46bd      	mov	sp, r7
 8001f4e:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8001f50:	200006b8 	.word	0x200006b8
 8001f54:	40022000 	.word	0x40022000

08001f58 <HAL_FLASH_Unlock>:
/**
  * @brief  Unlock the FLASH control register access
  * @retval HAL Status
  */
HAL_StatusTypeDef HAL_FLASH_Unlock(void)
{
 8001f58:	b480      	push	{r7}
 8001f5a:	b083      	sub	sp, #12
 8001f5c:	af00      	add	r7, sp, #0
  HAL_StatusTypeDef status = HAL_OK;
 8001f5e:	2300      	movs	r3, #0
 8001f60:	71fb      	strb	r3, [r7, #7]

  if(READ_BIT(FLASH->CR, FLASH_CR_LOCK) != RESET)
 8001f62:	4b0d      	ldr	r3, [pc, #52]	@ (8001f98 <HAL_FLASH_Unlock+0x40>)
 8001f64:	691b      	ldr	r3, [r3, #16]
 8001f66:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8001f6a:	2b00      	cmp	r3, #0
 8001f6c:	d00d      	beq.n	8001f8a <HAL_FLASH_Unlock+0x32>
  {
    /* Authorize the FLASH Registers access */
    WRITE_REG(FLASH->KEYR, FLASH_KEY1);
 8001f6e:	4b0a      	ldr	r3, [pc, #40]	@ (8001f98 <HAL_FLASH_Unlock+0x40>)
 8001f70:	4a0a      	ldr	r2, [pc, #40]	@ (8001f9c <HAL_FLASH_Unlock+0x44>)
 8001f72:	605a      	str	r2, [r3, #4]
    WRITE_REG(FLASH->KEYR, FLASH_KEY2);
 8001f74:	4b08      	ldr	r3, [pc, #32]	@ (8001f98 <HAL_FLASH_Unlock+0x40>)
 8001f76:	4a0a      	ldr	r2, [pc, #40]	@ (8001fa0 <HAL_FLASH_Unlock+0x48>)
 8001f78:	605a      	str	r2, [r3, #4]

    /* Verify Flash is unlocked */
    if(READ_BIT(FLASH->CR, FLASH_CR_LOCK) != RESET)
 8001f7a:	4b07      	ldr	r3, [pc, #28]	@ (8001f98 <HAL_FLASH_Unlock+0x40>)
 8001f7c:	691b      	ldr	r3, [r3, #16]
 8001f7e:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8001f82:	2b00      	cmp	r3, #0
 8001f84:	d001      	beq.n	8001f8a <HAL_FLASH_Unlock+0x32>
    {
      status = HAL_ERROR;
 8001f86:	2301      	movs	r3, #1
 8001f88:	71fb      	strb	r3, [r7, #7]
      status = HAL_ERROR;
    }
  }
#endif /* FLASH_BANK2_END */

  return status;
 8001f8a:	79fb      	ldrb	r3, [r7, #7]
}
 8001f8c:	4618      	mov	r0, r3
 8001f8e:	370c      	adds	r7, #12
 8001f90:	46bd      	mov	sp, r7
 8001f92:	bc80      	pop	{r7}
 8001f94:	4770      	bx	lr
 8001f96:	bf00      	nop
 8001f98:	40022000 	.word	0x40022000
 8001f9c:	45670123 	.word	0x45670123
 8001fa0:	cdef89ab 	.word	0xcdef89ab

08001fa4 <HAL_FLASH_Lock>:
/**
  * @brief  Locks the FLASH control register access
  * @retval HAL Status
  */
HAL_StatusTypeDef HAL_FLASH_Lock(void)
{
 8001fa4:	b480      	push	{r7}
 8001fa6:	af00      	add	r7, sp, #0
  /* Set the LOCK Bit to lock the FLASH Registers access */
  SET_BIT(FLASH->CR, FLASH_CR_LOCK);
 8001fa8:	4b05      	ldr	r3, [pc, #20]	@ (8001fc0 <HAL_FLASH_Lock+0x1c>)
 8001faa:	691b      	ldr	r3, [r3, #16]
 8001fac:	4a04      	ldr	r2, [pc, #16]	@ (8001fc0 <HAL_FLASH_Lock+0x1c>)
 8001fae:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8001fb2:	6113      	str	r3, [r2, #16]
#if defined(FLASH_BANK2_END)
  /* Set the LOCK Bit to lock the FLASH BANK2 Registers access */
  SET_BIT(FLASH->CR2, FLASH_CR2_LOCK);

#endif /* FLASH_BANK2_END */
  return HAL_OK;  
 8001fb4:	2300      	movs	r3, #0
}
 8001fb6:	4618      	mov	r0, r3
 8001fb8:	46bd      	mov	sp, r7
 8001fba:	bc80      	pop	{r7}
 8001fbc:	4770      	bx	lr
 8001fbe:	bf00      	nop
 8001fc0:	40022000 	.word	0x40022000

08001fc4 <FLASH_Program_HalfWord>:
  * @param  Address specify the address to be programmed.
  * @param  Data    specify the data to be programmed.
  * @retval None
  */
static void FLASH_Program_HalfWord(uint32_t Address, uint16_t Data)
{
 8001fc4:	b480      	push	{r7}
 8001fc6:	b083      	sub	sp, #12
 8001fc8:	af00      	add	r7, sp, #0
 8001fca:	6078      	str	r0, [r7, #4]
 8001fcc:	460b      	mov	r3, r1
 8001fce:	807b      	strh	r3, [r7, #2]
  /* Clean the error context */
  pFlash.ErrorCode = HAL_FLASH_ERROR_NONE;
 8001fd0:	4b08      	ldr	r3, [pc, #32]	@ (8001ff4 <FLASH_Program_HalfWord+0x30>)
 8001fd2:	2200      	movs	r2, #0
 8001fd4:	61da      	str	r2, [r3, #28]
#if defined(FLASH_BANK2_END)
  if(Address <= FLASH_BANK1_END)
  {
#endif /* FLASH_BANK2_END */
    /* Proceed to program the new data */
    SET_BIT(FLASH->CR, FLASH_CR_PG);
 8001fd6:	4b08      	ldr	r3, [pc, #32]	@ (8001ff8 <FLASH_Program_HalfWord+0x34>)
 8001fd8:	691b      	ldr	r3, [r3, #16]
 8001fda:	4a07      	ldr	r2, [pc, #28]	@ (8001ff8 <FLASH_Program_HalfWord+0x34>)
 8001fdc:	f043 0301 	orr.w	r3, r3, #1
 8001fe0:	6113      	str	r3, [r2, #16]
    SET_BIT(FLASH->CR2, FLASH_CR2_PG);
  }
#endif /* FLASH_BANK2_END */

  /* Write data in the address */
  *(__IO uint16_t*)Address = Data;
 8001fe2:	687b      	ldr	r3, [r7, #4]
 8001fe4:	887a      	ldrh	r2, [r7, #2]
 8001fe6:	801a      	strh	r2, [r3, #0]
}
 8001fe8:	bf00      	nop
 8001fea:	370c      	adds	r7, #12
 8001fec:	46bd      	mov	sp, r7
 8001fee:	bc80      	pop	{r7}
 8001ff0:	4770      	bx	lr
 8001ff2:	bf00      	nop
 8001ff4:	200006b8 	.word	0x200006b8
 8001ff8:	40022000 	.word	0x40022000

08001ffc <FLASH_WaitForLastOperation>:
  * @brief  Wait for a FLASH operation to complete.
  * @param  Timeout  maximum flash operation timeout
  * @retval HAL Status
  */
HAL_StatusTypeDef FLASH_WaitForLastOperation(uint32_t Timeout)
{
 8001ffc:	b580      	push	{r7, lr}
 8001ffe:	b084      	sub	sp, #16
 8002000:	af00      	add	r7, sp, #0
 8002002:	6078      	str	r0, [r7, #4]
  /* Wait for the FLASH operation to complete by polling on BUSY flag to be reset.
     Even if the FLASH operation fails, the BUSY flag will be reset and an error
     flag will be set */
     
  uint32_t tickstart = HAL_GetTick();
 8002004:	f7ff fb1e 	bl	8001644 <HAL_GetTick>
 8002008:	60f8      	str	r0, [r7, #12]
     
  while(__HAL_FLASH_GET_FLAG(FLASH_FLAG_BSY)) 
 800200a:	e010      	b.n	800202e <FLASH_WaitForLastOperation+0x32>
  { 
    if (Timeout != HAL_MAX_DELAY)
 800200c:	687b      	ldr	r3, [r7, #4]
 800200e:	f1b3 3fff 	cmp.w	r3, #4294967295
 8002012:	d00c      	beq.n	800202e <FLASH_WaitForLastOperation+0x32>
    {
      if((Timeout == 0U) || ((HAL_GetTick()-tickstart) > Timeout))
 8002014:	687b      	ldr	r3, [r7, #4]
 8002016:	2b00      	cmp	r3, #0
 8002018:	d007      	beq.n	800202a <FLASH_WaitForLastOperation+0x2e>
 800201a:	f7ff fb13 	bl	8001644 <HAL_GetTick>
 800201e:	4602      	mov	r2, r0
 8002020:	68fb      	ldr	r3, [r7, #12]
 8002022:	1ad3      	subs	r3, r2, r3
 8002024:	687a      	ldr	r2, [r7, #4]
 8002026:	429a      	cmp	r2, r3
 8002028:	d201      	bcs.n	800202e <FLASH_WaitForLastOperation+0x32>
      {
        return HAL_TIMEOUT;
 800202a:	2303      	movs	r3, #3
 800202c:	e025      	b.n	800207a <FLASH_WaitForLastOperation+0x7e>
  while(__HAL_FLASH_GET_FLAG(FLASH_FLAG_BSY)) 
 800202e:	4b15      	ldr	r3, [pc, #84]	@ (8002084 <FLASH_WaitForLastOperation+0x88>)
 8002030:	68db      	ldr	r3, [r3, #12]
 8002032:	f003 0301 	and.w	r3, r3, #1
 8002036:	2b00      	cmp	r3, #0
 8002038:	d1e8      	bne.n	800200c <FLASH_WaitForLastOperation+0x10>
      }
    }
  }
  
  /* Check FLASH End of Operation flag  */
  if (__HAL_FLASH_GET_FLAG(FLASH_FLAG_EOP))
 800203a:	4b12      	ldr	r3, [pc, #72]	@ (8002084 <FLASH_WaitForLastOperation+0x88>)
 800203c:	68db      	ldr	r3, [r3, #12]
 800203e:	f003 0320 	and.w	r3, r3, #32
 8002042:	2b00      	cmp	r3, #0
 8002044:	d002      	beq.n	800204c <FLASH_WaitForLastOperation+0x50>
  {
    /* Clear FLASH End of Operation pending bit */
    __HAL_FLASH_CLEAR_FLAG(FLASH_FLAG_EOP);
 8002046:	4b0f      	ldr	r3, [pc, #60]	@ (8002084 <FLASH_WaitForLastOperation+0x88>)
 8002048:	2220      	movs	r2, #32
 800204a:	60da      	str	r2, [r3, #12]
  }
  
  if(__HAL_FLASH_GET_FLAG(FLASH_FLAG_WRPERR)  || 
 800204c:	4b0d      	ldr	r3, [pc, #52]	@ (8002084 <FLASH_WaitForLastOperation+0x88>)
 800204e:	68db      	ldr	r3, [r3, #12]
 8002050:	f003 0310 	and.w	r3, r3, #16
 8002054:	2b00      	cmp	r3, #0
 8002056:	d10b      	bne.n	8002070 <FLASH_WaitForLastOperation+0x74>
     __HAL_FLASH_GET_FLAG(FLASH_FLAG_OPTVERR) || 
 8002058:	4b0a      	ldr	r3, [pc, #40]	@ (8002084 <FLASH_WaitForLastOperation+0x88>)
 800205a:	69db      	ldr	r3, [r3, #28]
 800205c:	f003 0301 	and.w	r3, r3, #1
  if(__HAL_FLASH_GET_FLAG(FLASH_FLAG_WRPERR)  || 
 8002060:	2b00      	cmp	r3, #0
 8002062:	d105      	bne.n	8002070 <FLASH_WaitForLastOperation+0x74>
     __HAL_FLASH_GET_FLAG(FLASH_FLAG_PGERR))
 8002064:	4b07      	ldr	r3, [pc, #28]	@ (8002084 <FLASH_WaitForLastOperation+0x88>)
 8002066:	68db      	ldr	r3, [r3, #12]
 8002068:	f003 0304 	and.w	r3, r3, #4
     __HAL_FLASH_GET_FLAG(FLASH_FLAG_OPTVERR) || 
 800206c:	2b00      	cmp	r3, #0
 800206e:	d003      	beq.n	8002078 <FLASH_WaitForLastOperation+0x7c>
  {
    /*Save the error code*/
    FLASH_SetErrorCode();
 8002070:	f000 f80a 	bl	8002088 <FLASH_SetErrorCode>
    return HAL_ERROR;
 8002074:	2301      	movs	r3, #1
 8002076:	e000      	b.n	800207a <FLASH_WaitForLastOperation+0x7e>
  }

  /* There is no error flag set */
  return HAL_OK;
 8002078:	2300      	movs	r3, #0
}
 800207a:	4618      	mov	r0, r3
 800207c:	3710      	adds	r7, #16
 800207e:	46bd      	mov	sp, r7
 8002080:	bd80      	pop	{r7, pc}
 8002082:	bf00      	nop
 8002084:	40022000 	.word	0x40022000

08002088 <FLASH_SetErrorCode>:
/**
  * @brief  Set the specific FLASH error flag.
  * @retval None
  */
static void FLASH_SetErrorCode(void)
{
 8002088:	b480      	push	{r7}
 800208a:	b083      	sub	sp, #12
 800208c:	af00      	add	r7, sp, #0
  uint32_t flags = 0U;
 800208e:	2300      	movs	r3, #0
 8002090:	607b      	str	r3, [r7, #4]
  
#if defined(FLASH_BANK2_END)
  if(__HAL_FLASH_GET_FLAG(FLASH_FLAG_WRPERR) || __HAL_FLASH_GET_FLAG(FLASH_FLAG_WRPERR_BANK2))
#else
  if(__HAL_FLASH_GET_FLAG(FLASH_FLAG_WRPERR))
 8002092:	4b23      	ldr	r3, [pc, #140]	@ (8002120 <FLASH_SetErrorCode+0x98>)
 8002094:	68db      	ldr	r3, [r3, #12]
 8002096:	f003 0310 	and.w	r3, r3, #16
 800209a:	2b00      	cmp	r3, #0
 800209c:	d009      	beq.n	80020b2 <FLASH_SetErrorCode+0x2a>
#endif /* FLASH_BANK2_END */
  {
    pFlash.ErrorCode |= HAL_FLASH_ERROR_WRP;
 800209e:	4b21      	ldr	r3, [pc, #132]	@ (8002124 <FLASH_SetErrorCode+0x9c>)
 80020a0:	69db      	ldr	r3, [r3, #28]
 80020a2:	f043 0302 	orr.w	r3, r3, #2
 80020a6:	4a1f      	ldr	r2, [pc, #124]	@ (8002124 <FLASH_SetErrorCode+0x9c>)
 80020a8:	61d3      	str	r3, [r2, #28]
#if defined(FLASH_BANK2_END)
    flags |= FLASH_FLAG_WRPERR | FLASH_FLAG_WRPERR_BANK2;
#else
    flags |= FLASH_FLAG_WRPERR;
 80020aa:	687b      	ldr	r3, [r7, #4]
 80020ac:	f043 0310 	orr.w	r3, r3, #16
 80020b0:	607b      	str	r3, [r7, #4]
#endif /* FLASH_BANK2_END */
  }
#if defined(FLASH_BANK2_END)
  if(__HAL_FLASH_GET_FLAG(FLASH_FLAG_PGERR) || __HAL_FLASH_GET_FLAG(FLASH_FLAG_PGERR_BANK2))
#else
  if(__HAL_FLASH_GET_FLAG(FLASH_FLAG_PGERR))
 80020b2:	4b1b      	ldr	r3, [pc, #108]	@ (8002120 <FLASH_SetErrorCode+0x98>)
 80020b4:	68db      	ldr	r3, [r3, #12]
 80020b6:	f003 0304 	and.w	r3, r3, #4
 80020ba:	2b00      	cmp	r3, #0
 80020bc:	d009      	beq.n	80020d2 <FLASH_SetErrorCode+0x4a>
#endif /* FLASH_BANK2_END */
  {
    pFlash.ErrorCode |= HAL_FLASH_ERROR_PROG;
 80020be:	4b19      	ldr	r3, [pc, #100]	@ (8002124 <FLASH_SetErrorCode+0x9c>)
 80020c0:	69db      	ldr	r3, [r3, #28]
 80020c2:	f043 0301 	orr.w	r3, r3, #1
 80020c6:	4a17      	ldr	r2, [pc, #92]	@ (8002124 <FLASH_SetErrorCode+0x9c>)
 80020c8:	61d3      	str	r3, [r2, #28]
#if defined(FLASH_BANK2_END)
    flags |= FLASH_FLAG_PGERR | FLASH_FLAG_PGERR_BANK2;
#else
    flags |= FLASH_FLAG_PGERR;
 80020ca:	687b      	ldr	r3, [r7, #4]
 80020cc:	f043 0304 	orr.w	r3, r3, #4
 80020d0:	607b      	str	r3, [r7, #4]
#endif /* FLASH_BANK2_END */
  }
  if(__HAL_FLASH_GET_FLAG(FLASH_FLAG_OPTVERR))
 80020d2:	4b13      	ldr	r3, [pc, #76]	@ (8002120 <FLASH_SetErrorCode+0x98>)
 80020d4:	69db      	ldr	r3, [r3, #28]
 80020d6:	f003 0301 	and.w	r3, r3, #1
 80020da:	2b00      	cmp	r3, #0
 80020dc:	d00b      	beq.n	80020f6 <FLASH_SetErrorCode+0x6e>
  {
    pFlash.ErrorCode |= HAL_FLASH_ERROR_OPTV;
 80020de:	4b11      	ldr	r3, [pc, #68]	@ (8002124 <FLASH_SetErrorCode+0x9c>)
 80020e0:	69db      	ldr	r3, [r3, #28]
 80020e2:	f043 0304 	orr.w	r3, r3, #4
 80020e6:	4a0f      	ldr	r2, [pc, #60]	@ (8002124 <FLASH_SetErrorCode+0x9c>)
 80020e8:	61d3      	str	r3, [r2, #28]
  __HAL_FLASH_CLEAR_FLAG(FLASH_FLAG_OPTVERR);
 80020ea:	4b0d      	ldr	r3, [pc, #52]	@ (8002120 <FLASH_SetErrorCode+0x98>)
 80020ec:	69db      	ldr	r3, [r3, #28]
 80020ee:	4a0c      	ldr	r2, [pc, #48]	@ (8002120 <FLASH_SetErrorCode+0x98>)
 80020f0:	f023 0301 	bic.w	r3, r3, #1
 80020f4:	61d3      	str	r3, [r2, #28]
  }

  /* Clear FLASH error pending bits */
  __HAL_FLASH_CLEAR_FLAG(flags);
 80020f6:	687b      	ldr	r3, [r7, #4]
 80020f8:	f240 1201 	movw	r2, #257	@ 0x101
 80020fc:	4293      	cmp	r3, r2
 80020fe:	d106      	bne.n	800210e <FLASH_SetErrorCode+0x86>
 8002100:	4b07      	ldr	r3, [pc, #28]	@ (8002120 <FLASH_SetErrorCode+0x98>)
 8002102:	69db      	ldr	r3, [r3, #28]
 8002104:	4a06      	ldr	r2, [pc, #24]	@ (8002120 <FLASH_SetErrorCode+0x98>)
 8002106:	f023 0301 	bic.w	r3, r3, #1
 800210a:	61d3      	str	r3, [r2, #28]
}  
 800210c:	e002      	b.n	8002114 <FLASH_SetErrorCode+0x8c>
  __HAL_FLASH_CLEAR_FLAG(flags);
 800210e:	4a04      	ldr	r2, [pc, #16]	@ (8002120 <FLASH_SetErrorCode+0x98>)
 8002110:	687b      	ldr	r3, [r7, #4]
 8002112:	60d3      	str	r3, [r2, #12]
}  
 8002114:	bf00      	nop
 8002116:	370c      	adds	r7, #12
 8002118:	46bd      	mov	sp, r7
 800211a:	bc80      	pop	{r7}
 800211c:	4770      	bx	lr
 800211e:	bf00      	nop
 8002120:	40022000 	.word	0x40022000
 8002124:	200006b8 	.word	0x200006b8

08002128 <HAL_FLASHEx_Erase>:
  *         (0xFFFFFFFF means that all the pages have been correctly erased)
  *
  * @retval HAL_StatusTypeDef HAL Status
  */
HAL_StatusTypeDef HAL_FLASHEx_Erase(FLASH_EraseInitTypeDef *pEraseInit, uint32_t *PageError)
{
 8002128:	b580      	push	{r7, lr}
 800212a:	b084      	sub	sp, #16
 800212c:	af00      	add	r7, sp, #0
 800212e:	6078      	str	r0, [r7, #4]
 8002130:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_ERROR;
 8002132:	2301      	movs	r3, #1
 8002134:	73fb      	strb	r3, [r7, #15]
  uint32_t address = 0U;
 8002136:	2300      	movs	r3, #0
 8002138:	60bb      	str	r3, [r7, #8]

  /* Process Locked */
  __HAL_LOCK(&pFlash);
 800213a:	4b2f      	ldr	r3, [pc, #188]	@ (80021f8 <HAL_FLASHEx_Erase+0xd0>)
 800213c:	7e1b      	ldrb	r3, [r3, #24]
 800213e:	2b01      	cmp	r3, #1
 8002140:	d101      	bne.n	8002146 <HAL_FLASHEx_Erase+0x1e>
 8002142:	2302      	movs	r3, #2
 8002144:	e053      	b.n	80021ee <HAL_FLASHEx_Erase+0xc6>
 8002146:	4b2c      	ldr	r3, [pc, #176]	@ (80021f8 <HAL_FLASHEx_Erase+0xd0>)
 8002148:	2201      	movs	r2, #1
 800214a:	761a      	strb	r2, [r3, #24]

  /* Check the parameters */
  assert_param(IS_FLASH_TYPEERASE(pEraseInit->TypeErase));

  if (pEraseInit->TypeErase == FLASH_TYPEERASE_MASSERASE)
 800214c:	687b      	ldr	r3, [r7, #4]
 800214e:	681b      	ldr	r3, [r3, #0]
 8002150:	2b02      	cmp	r3, #2
 8002152:	d116      	bne.n	8002182 <HAL_FLASHEx_Erase+0x5a>
    else 
#endif /* FLASH_BANK2_END */
    {
      /* Mass Erase requested for Bank1 */
      /* Wait for last operation to be completed */
      if (FLASH_WaitForLastOperation((uint32_t)FLASH_TIMEOUT_VALUE) == HAL_OK)
 8002154:	f24c 3050 	movw	r0, #50000	@ 0xc350
 8002158:	f7ff ff50 	bl	8001ffc <FLASH_WaitForLastOperation>
 800215c:	4603      	mov	r3, r0
 800215e:	2b00      	cmp	r3, #0
 8002160:	d141      	bne.n	80021e6 <HAL_FLASHEx_Erase+0xbe>
      {
        /*Mass erase to be done*/
        FLASH_MassErase(FLASH_BANK_1);
 8002162:	2001      	movs	r0, #1
 8002164:	f000 f84c 	bl	8002200 <FLASH_MassErase>
        
        /* Wait for last operation to be completed */
        status = FLASH_WaitForLastOperation((uint32_t)FLASH_TIMEOUT_VALUE);
 8002168:	f24c 3050 	movw	r0, #50000	@ 0xc350
 800216c:	f7ff ff46 	bl	8001ffc <FLASH_WaitForLastOperation>
 8002170:	4603      	mov	r3, r0
 8002172:	73fb      	strb	r3, [r7, #15]
        
        /* If the erase operation is completed, disable the MER Bit */
        CLEAR_BIT(FLASH->CR, FLASH_CR_MER);
 8002174:	4b21      	ldr	r3, [pc, #132]	@ (80021fc <HAL_FLASHEx_Erase+0xd4>)
 8002176:	691b      	ldr	r3, [r3, #16]
 8002178:	4a20      	ldr	r2, [pc, #128]	@ (80021fc <HAL_FLASHEx_Erase+0xd4>)
 800217a:	f023 0304 	bic.w	r3, r3, #4
 800217e:	6113      	str	r3, [r2, #16]
 8002180:	e031      	b.n	80021e6 <HAL_FLASHEx_Erase+0xbe>
    else
#endif /* FLASH_BANK2_END */
   {
      /* Page Erase requested on address located on bank1 */
      /* Wait for last operation to be completed */
      if (FLASH_WaitForLastOperation((uint32_t)FLASH_TIMEOUT_VALUE) == HAL_OK)
 8002182:	f24c 3050 	movw	r0, #50000	@ 0xc350
 8002186:	f7ff ff39 	bl	8001ffc <FLASH_WaitForLastOperation>
 800218a:	4603      	mov	r3, r0
 800218c:	2b00      	cmp	r3, #0
 800218e:	d12a      	bne.n	80021e6 <HAL_FLASHEx_Erase+0xbe>
      {
        /*Initialization of PageError variable*/
        *PageError = 0xFFFFFFFFU;
 8002190:	683b      	ldr	r3, [r7, #0]
 8002192:	f04f 32ff 	mov.w	r2, #4294967295
 8002196:	601a      	str	r2, [r3, #0]
        
        /* Erase page by page to be done*/
        for(address = pEraseInit->PageAddress;
 8002198:	687b      	ldr	r3, [r7, #4]
 800219a:	689b      	ldr	r3, [r3, #8]
 800219c:	60bb      	str	r3, [r7, #8]
 800219e:	e019      	b.n	80021d4 <HAL_FLASHEx_Erase+0xac>
            address < ((pEraseInit->NbPages * FLASH_PAGE_SIZE) + pEraseInit->PageAddress);
            address += FLASH_PAGE_SIZE)
        {
          FLASH_PageErase(address);
 80021a0:	68b8      	ldr	r0, [r7, #8]
 80021a2:	f000 f849 	bl	8002238 <FLASH_PageErase>
          
          /* Wait for last operation to be completed */
          status = FLASH_WaitForLastOperation((uint32_t)FLASH_TIMEOUT_VALUE);
 80021a6:	f24c 3050 	movw	r0, #50000	@ 0xc350
 80021aa:	f7ff ff27 	bl	8001ffc <FLASH_WaitForLastOperation>
 80021ae:	4603      	mov	r3, r0
 80021b0:	73fb      	strb	r3, [r7, #15]
          
          /* If the erase operation is completed, disable the PER Bit */
          CLEAR_BIT(FLASH->CR, FLASH_CR_PER);
 80021b2:	4b12      	ldr	r3, [pc, #72]	@ (80021fc <HAL_FLASHEx_Erase+0xd4>)
 80021b4:	691b      	ldr	r3, [r3, #16]
 80021b6:	4a11      	ldr	r2, [pc, #68]	@ (80021fc <HAL_FLASHEx_Erase+0xd4>)
 80021b8:	f023 0302 	bic.w	r3, r3, #2
 80021bc:	6113      	str	r3, [r2, #16]
          
          if (status != HAL_OK)
 80021be:	7bfb      	ldrb	r3, [r7, #15]
 80021c0:	2b00      	cmp	r3, #0
 80021c2:	d003      	beq.n	80021cc <HAL_FLASHEx_Erase+0xa4>
          {
            /* In case of error, stop erase procedure and return the faulty address */
            *PageError = address;
 80021c4:	683b      	ldr	r3, [r7, #0]
 80021c6:	68ba      	ldr	r2, [r7, #8]
 80021c8:	601a      	str	r2, [r3, #0]
            break;
 80021ca:	e00c      	b.n	80021e6 <HAL_FLASHEx_Erase+0xbe>
            address += FLASH_PAGE_SIZE)
 80021cc:	68bb      	ldr	r3, [r7, #8]
 80021ce:	f503 6380 	add.w	r3, r3, #1024	@ 0x400
 80021d2:	60bb      	str	r3, [r7, #8]
            address < ((pEraseInit->NbPages * FLASH_PAGE_SIZE) + pEraseInit->PageAddress);
 80021d4:	687b      	ldr	r3, [r7, #4]
 80021d6:	68db      	ldr	r3, [r3, #12]
 80021d8:	029a      	lsls	r2, r3, #10
 80021da:	687b      	ldr	r3, [r7, #4]
 80021dc:	689b      	ldr	r3, [r3, #8]
 80021de:	4413      	add	r3, r2
 80021e0:	68ba      	ldr	r2, [r7, #8]
 80021e2:	429a      	cmp	r2, r3
 80021e4:	d3dc      	bcc.n	80021a0 <HAL_FLASHEx_Erase+0x78>
      }
    }
  }

  /* Process Unlocked */
  __HAL_UNLOCK(&pFlash);
 80021e6:	4b04      	ldr	r3, [pc, #16]	@ (80021f8 <HAL_FLASHEx_Erase+0xd0>)
 80021e8:	2200      	movs	r2, #0
 80021ea:	761a      	strb	r2, [r3, #24]

  return status;
 80021ec:	7bfb      	ldrb	r3, [r7, #15]
}
 80021ee:	4618      	mov	r0, r3
 80021f0:	3710      	adds	r7, #16
 80021f2:	46bd      	mov	sp, r7
 80021f4:	bd80      	pop	{r7, pc}
 80021f6:	bf00      	nop
 80021f8:	200006b8 	.word	0x200006b8
 80021fc:	40022000 	.word	0x40022000

08002200 <FLASH_MassErase>:
  @endif
  *
  * @retval None
  */
static void FLASH_MassErase(uint32_t Banks)
{
 8002200:	b480      	push	{r7}
 8002202:	b083      	sub	sp, #12
 8002204:	af00      	add	r7, sp, #0
 8002206:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_FLASH_BANK(Banks));

  /* Clean the error context */
  pFlash.ErrorCode = HAL_FLASH_ERROR_NONE;
 8002208:	4b09      	ldr	r3, [pc, #36]	@ (8002230 <FLASH_MassErase+0x30>)
 800220a:	2200      	movs	r2, #0
 800220c:	61da      	str	r2, [r3, #28]
#if !defined(FLASH_BANK2_END)
  /* Prevent unused argument(s) compilation warning */
  UNUSED(Banks);
#endif /* FLASH_BANK2_END */  
    /* Only bank1 will be erased*/
    SET_BIT(FLASH->CR, FLASH_CR_MER);
 800220e:	4b09      	ldr	r3, [pc, #36]	@ (8002234 <FLASH_MassErase+0x34>)
 8002210:	691b      	ldr	r3, [r3, #16]
 8002212:	4a08      	ldr	r2, [pc, #32]	@ (8002234 <FLASH_MassErase+0x34>)
 8002214:	f043 0304 	orr.w	r3, r3, #4
 8002218:	6113      	str	r3, [r2, #16]
    SET_BIT(FLASH->CR, FLASH_CR_STRT);
 800221a:	4b06      	ldr	r3, [pc, #24]	@ (8002234 <FLASH_MassErase+0x34>)
 800221c:	691b      	ldr	r3, [r3, #16]
 800221e:	4a05      	ldr	r2, [pc, #20]	@ (8002234 <FLASH_MassErase+0x34>)
 8002220:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8002224:	6113      	str	r3, [r2, #16]
#if defined(FLASH_BANK2_END)
  }
#endif /* FLASH_BANK2_END */
}
 8002226:	bf00      	nop
 8002228:	370c      	adds	r7, #12
 800222a:	46bd      	mov	sp, r7
 800222c:	bc80      	pop	{r7}
 800222e:	4770      	bx	lr
 8002230:	200006b8 	.word	0x200006b8
 8002234:	40022000 	.word	0x40022000

08002238 <FLASH_PageErase>:
  *         The value of this parameter depend on device used within the same series      
  * 
  * @retval None
  */
void FLASH_PageErase(uint32_t PageAddress)
{
 8002238:	b480      	push	{r7}
 800223a:	b083      	sub	sp, #12
 800223c:	af00      	add	r7, sp, #0
 800223e:	6078      	str	r0, [r7, #4]
  /* Clean the error context */
  pFlash.ErrorCode = HAL_FLASH_ERROR_NONE;
 8002240:	4b0b      	ldr	r3, [pc, #44]	@ (8002270 <FLASH_PageErase+0x38>)
 8002242:	2200      	movs	r2, #0
 8002244:	61da      	str	r2, [r3, #28]
  }
  else
  {
#endif /* FLASH_BANK2_END */
    /* Proceed to erase the page */
    SET_BIT(FLASH->CR, FLASH_CR_PER);
 8002246:	4b0b      	ldr	r3, [pc, #44]	@ (8002274 <FLASH_PageErase+0x3c>)
 8002248:	691b      	ldr	r3, [r3, #16]
 800224a:	4a0a      	ldr	r2, [pc, #40]	@ (8002274 <FLASH_PageErase+0x3c>)
 800224c:	f043 0302 	orr.w	r3, r3, #2
 8002250:	6113      	str	r3, [r2, #16]
    WRITE_REG(FLASH->AR, PageAddress);
 8002252:	4a08      	ldr	r2, [pc, #32]	@ (8002274 <FLASH_PageErase+0x3c>)
 8002254:	687b      	ldr	r3, [r7, #4]
 8002256:	6153      	str	r3, [r2, #20]
    SET_BIT(FLASH->CR, FLASH_CR_STRT);
 8002258:	4b06      	ldr	r3, [pc, #24]	@ (8002274 <FLASH_PageErase+0x3c>)
 800225a:	691b      	ldr	r3, [r3, #16]
 800225c:	4a05      	ldr	r2, [pc, #20]	@ (8002274 <FLASH_PageErase+0x3c>)
 800225e:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8002262:	6113      	str	r3, [r2, #16]
#if defined(FLASH_BANK2_END)
  }
#endif /* FLASH_BANK2_END */
}
 8002264:	bf00      	nop
 8002266:	370c      	adds	r7, #12
 8002268:	46bd      	mov	sp, r7
 800226a:	bc80      	pop	{r7}
 800226c:	4770      	bx	lr
 800226e:	bf00      	nop
 8002270:	200006b8 	.word	0x200006b8
 8002274:	40022000 	.word	0x40022000

08002278 <HAL_GPIO_Init>:
  * @param  GPIO_Init: pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8002278:	b480      	push	{r7}
 800227a:	b08b      	sub	sp, #44	@ 0x2c
 800227c:	af00      	add	r7, sp, #0
 800227e:	6078      	str	r0, [r7, #4]
 8002280:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 8002282:	2300      	movs	r3, #0
 8002284:	627b      	str	r3, [r7, #36]	@ 0x24
  uint32_t ioposition;
  uint32_t iocurrent;
  uint32_t temp;
  uint32_t config = 0x00u;
 8002286:	2300      	movs	r3, #0
 8002288:	623b      	str	r3, [r7, #32]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 800228a:	e169      	b.n	8002560 <HAL_GPIO_Init+0x2e8>
  {
    /* Get the IO position */
    ioposition = (0x01uL << position);
 800228c:	2201      	movs	r2, #1
 800228e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002290:	fa02 f303 	lsl.w	r3, r2, r3
 8002294:	61fb      	str	r3, [r7, #28]

    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 8002296:	683b      	ldr	r3, [r7, #0]
 8002298:	681b      	ldr	r3, [r3, #0]
 800229a:	69fa      	ldr	r2, [r7, #28]
 800229c:	4013      	ands	r3, r2
 800229e:	61bb      	str	r3, [r7, #24]

    if (iocurrent == ioposition)
 80022a0:	69ba      	ldr	r2, [r7, #24]
 80022a2:	69fb      	ldr	r3, [r7, #28]
 80022a4:	429a      	cmp	r2, r3
 80022a6:	f040 8158 	bne.w	800255a <HAL_GPIO_Init+0x2e2>
    {
      /* Check the Alternate function parameters */
      assert_param(IS_GPIO_AF_INSTANCE(GPIOx));

      /* Based on the required mode, filling config variable with MODEy[1:0] and CNFy[3:2] corresponding bits */
      switch (GPIO_Init->Mode)
 80022aa:	683b      	ldr	r3, [r7, #0]
 80022ac:	685b      	ldr	r3, [r3, #4]
 80022ae:	4a9a      	ldr	r2, [pc, #616]	@ (8002518 <HAL_GPIO_Init+0x2a0>)
 80022b0:	4293      	cmp	r3, r2
 80022b2:	d05e      	beq.n	8002372 <HAL_GPIO_Init+0xfa>
 80022b4:	4a98      	ldr	r2, [pc, #608]	@ (8002518 <HAL_GPIO_Init+0x2a0>)
 80022b6:	4293      	cmp	r3, r2
 80022b8:	d875      	bhi.n	80023a6 <HAL_GPIO_Init+0x12e>
 80022ba:	4a98      	ldr	r2, [pc, #608]	@ (800251c <HAL_GPIO_Init+0x2a4>)
 80022bc:	4293      	cmp	r3, r2
 80022be:	d058      	beq.n	8002372 <HAL_GPIO_Init+0xfa>
 80022c0:	4a96      	ldr	r2, [pc, #600]	@ (800251c <HAL_GPIO_Init+0x2a4>)
 80022c2:	4293      	cmp	r3, r2
 80022c4:	d86f      	bhi.n	80023a6 <HAL_GPIO_Init+0x12e>
 80022c6:	4a96      	ldr	r2, [pc, #600]	@ (8002520 <HAL_GPIO_Init+0x2a8>)
 80022c8:	4293      	cmp	r3, r2
 80022ca:	d052      	beq.n	8002372 <HAL_GPIO_Init+0xfa>
 80022cc:	4a94      	ldr	r2, [pc, #592]	@ (8002520 <HAL_GPIO_Init+0x2a8>)
 80022ce:	4293      	cmp	r3, r2
 80022d0:	d869      	bhi.n	80023a6 <HAL_GPIO_Init+0x12e>
 80022d2:	4a94      	ldr	r2, [pc, #592]	@ (8002524 <HAL_GPIO_Init+0x2ac>)
 80022d4:	4293      	cmp	r3, r2
 80022d6:	d04c      	beq.n	8002372 <HAL_GPIO_Init+0xfa>
 80022d8:	4a92      	ldr	r2, [pc, #584]	@ (8002524 <HAL_GPIO_Init+0x2ac>)
 80022da:	4293      	cmp	r3, r2
 80022dc:	d863      	bhi.n	80023a6 <HAL_GPIO_Init+0x12e>
 80022de:	4a92      	ldr	r2, [pc, #584]	@ (8002528 <HAL_GPIO_Init+0x2b0>)
 80022e0:	4293      	cmp	r3, r2
 80022e2:	d046      	beq.n	8002372 <HAL_GPIO_Init+0xfa>
 80022e4:	4a90      	ldr	r2, [pc, #576]	@ (8002528 <HAL_GPIO_Init+0x2b0>)
 80022e6:	4293      	cmp	r3, r2
 80022e8:	d85d      	bhi.n	80023a6 <HAL_GPIO_Init+0x12e>
 80022ea:	2b12      	cmp	r3, #18
 80022ec:	d82a      	bhi.n	8002344 <HAL_GPIO_Init+0xcc>
 80022ee:	2b12      	cmp	r3, #18
 80022f0:	d859      	bhi.n	80023a6 <HAL_GPIO_Init+0x12e>
 80022f2:	a201      	add	r2, pc, #4	@ (adr r2, 80022f8 <HAL_GPIO_Init+0x80>)
 80022f4:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80022f8:	08002373 	.word	0x08002373
 80022fc:	0800234d 	.word	0x0800234d
 8002300:	0800235f 	.word	0x0800235f
 8002304:	080023a1 	.word	0x080023a1
 8002308:	080023a7 	.word	0x080023a7
 800230c:	080023a7 	.word	0x080023a7
 8002310:	080023a7 	.word	0x080023a7
 8002314:	080023a7 	.word	0x080023a7
 8002318:	080023a7 	.word	0x080023a7
 800231c:	080023a7 	.word	0x080023a7
 8002320:	080023a7 	.word	0x080023a7
 8002324:	080023a7 	.word	0x080023a7
 8002328:	080023a7 	.word	0x080023a7
 800232c:	080023a7 	.word	0x080023a7
 8002330:	080023a7 	.word	0x080023a7
 8002334:	080023a7 	.word	0x080023a7
 8002338:	080023a7 	.word	0x080023a7
 800233c:	08002355 	.word	0x08002355
 8002340:	08002369 	.word	0x08002369
 8002344:	4a79      	ldr	r2, [pc, #484]	@ (800252c <HAL_GPIO_Init+0x2b4>)
 8002346:	4293      	cmp	r3, r2
 8002348:	d013      	beq.n	8002372 <HAL_GPIO_Init+0xfa>
          config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_ANALOG;
          break;

        /* Parameters are checked with assert_param */
        default:
          break;
 800234a:	e02c      	b.n	80023a6 <HAL_GPIO_Init+0x12e>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_PP;
 800234c:	683b      	ldr	r3, [r7, #0]
 800234e:	68db      	ldr	r3, [r3, #12]
 8002350:	623b      	str	r3, [r7, #32]
          break;
 8002352:	e029      	b.n	80023a8 <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_OD;
 8002354:	683b      	ldr	r3, [r7, #0]
 8002356:	68db      	ldr	r3, [r3, #12]
 8002358:	3304      	adds	r3, #4
 800235a:	623b      	str	r3, [r7, #32]
          break;
 800235c:	e024      	b.n	80023a8 <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_PP;
 800235e:	683b      	ldr	r3, [r7, #0]
 8002360:	68db      	ldr	r3, [r3, #12]
 8002362:	3308      	adds	r3, #8
 8002364:	623b      	str	r3, [r7, #32]
          break;
 8002366:	e01f      	b.n	80023a8 <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_OD;
 8002368:	683b      	ldr	r3, [r7, #0]
 800236a:	68db      	ldr	r3, [r3, #12]
 800236c:	330c      	adds	r3, #12
 800236e:	623b      	str	r3, [r7, #32]
          break;
 8002370:	e01a      	b.n	80023a8 <HAL_GPIO_Init+0x130>
          if (GPIO_Init->Pull == GPIO_NOPULL)
 8002372:	683b      	ldr	r3, [r7, #0]
 8002374:	689b      	ldr	r3, [r3, #8]
 8002376:	2b00      	cmp	r3, #0
 8002378:	d102      	bne.n	8002380 <HAL_GPIO_Init+0x108>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_FLOATING;
 800237a:	2304      	movs	r3, #4
 800237c:	623b      	str	r3, [r7, #32]
          break;
 800237e:	e013      	b.n	80023a8 <HAL_GPIO_Init+0x130>
          else if (GPIO_Init->Pull == GPIO_PULLUP)
 8002380:	683b      	ldr	r3, [r7, #0]
 8002382:	689b      	ldr	r3, [r3, #8]
 8002384:	2b01      	cmp	r3, #1
 8002386:	d105      	bne.n	8002394 <HAL_GPIO_Init+0x11c>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 8002388:	2308      	movs	r3, #8
 800238a:	623b      	str	r3, [r7, #32]
            GPIOx->BSRR = ioposition;
 800238c:	687b      	ldr	r3, [r7, #4]
 800238e:	69fa      	ldr	r2, [r7, #28]
 8002390:	611a      	str	r2, [r3, #16]
          break;
 8002392:	e009      	b.n	80023a8 <HAL_GPIO_Init+0x130>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 8002394:	2308      	movs	r3, #8
 8002396:	623b      	str	r3, [r7, #32]
            GPIOx->BRR = ioposition;
 8002398:	687b      	ldr	r3, [r7, #4]
 800239a:	69fa      	ldr	r2, [r7, #28]
 800239c:	615a      	str	r2, [r3, #20]
          break;
 800239e:	e003      	b.n	80023a8 <HAL_GPIO_Init+0x130>
          config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_ANALOG;
 80023a0:	2300      	movs	r3, #0
 80023a2:	623b      	str	r3, [r7, #32]
          break;
 80023a4:	e000      	b.n	80023a8 <HAL_GPIO_Init+0x130>
          break;
 80023a6:	bf00      	nop
      }

      /* Check if the current bit belongs to first half or last half of the pin count number
       in order to address CRH or CRL register*/
      configregister = (iocurrent < GPIO_PIN_8) ? &GPIOx->CRL     : &GPIOx->CRH;
 80023a8:	69bb      	ldr	r3, [r7, #24]
 80023aa:	2bff      	cmp	r3, #255	@ 0xff
 80023ac:	d801      	bhi.n	80023b2 <HAL_GPIO_Init+0x13a>
 80023ae:	687b      	ldr	r3, [r7, #4]
 80023b0:	e001      	b.n	80023b6 <HAL_GPIO_Init+0x13e>
 80023b2:	687b      	ldr	r3, [r7, #4]
 80023b4:	3304      	adds	r3, #4
 80023b6:	617b      	str	r3, [r7, #20]
      registeroffset = (iocurrent < GPIO_PIN_8) ? (position << 2u) : ((position - 8u) << 2u);
 80023b8:	69bb      	ldr	r3, [r7, #24]
 80023ba:	2bff      	cmp	r3, #255	@ 0xff
 80023bc:	d802      	bhi.n	80023c4 <HAL_GPIO_Init+0x14c>
 80023be:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80023c0:	009b      	lsls	r3, r3, #2
 80023c2:	e002      	b.n	80023ca <HAL_GPIO_Init+0x152>
 80023c4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80023c6:	3b08      	subs	r3, #8
 80023c8:	009b      	lsls	r3, r3, #2
 80023ca:	613b      	str	r3, [r7, #16]

      /* Apply the new configuration of the pin to the register */
      MODIFY_REG((*configregister), ((GPIO_CRL_MODE0 | GPIO_CRL_CNF0) << registeroffset), (config << registeroffset));
 80023cc:	697b      	ldr	r3, [r7, #20]
 80023ce:	681a      	ldr	r2, [r3, #0]
 80023d0:	210f      	movs	r1, #15
 80023d2:	693b      	ldr	r3, [r7, #16]
 80023d4:	fa01 f303 	lsl.w	r3, r1, r3
 80023d8:	43db      	mvns	r3, r3
 80023da:	401a      	ands	r2, r3
 80023dc:	6a39      	ldr	r1, [r7, #32]
 80023de:	693b      	ldr	r3, [r7, #16]
 80023e0:	fa01 f303 	lsl.w	r3, r1, r3
 80023e4:	431a      	orrs	r2, r3
 80023e6:	697b      	ldr	r3, [r7, #20]
 80023e8:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 80023ea:	683b      	ldr	r3, [r7, #0]
 80023ec:	685b      	ldr	r3, [r3, #4]
 80023ee:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80023f2:	2b00      	cmp	r3, #0
 80023f4:	f000 80b1 	beq.w	800255a <HAL_GPIO_Init+0x2e2>
      {
        /* Enable AFIO Clock */
        __HAL_RCC_AFIO_CLK_ENABLE();
 80023f8:	4b4d      	ldr	r3, [pc, #308]	@ (8002530 <HAL_GPIO_Init+0x2b8>)
 80023fa:	699b      	ldr	r3, [r3, #24]
 80023fc:	4a4c      	ldr	r2, [pc, #304]	@ (8002530 <HAL_GPIO_Init+0x2b8>)
 80023fe:	f043 0301 	orr.w	r3, r3, #1
 8002402:	6193      	str	r3, [r2, #24]
 8002404:	4b4a      	ldr	r3, [pc, #296]	@ (8002530 <HAL_GPIO_Init+0x2b8>)
 8002406:	699b      	ldr	r3, [r3, #24]
 8002408:	f003 0301 	and.w	r3, r3, #1
 800240c:	60bb      	str	r3, [r7, #8]
 800240e:	68bb      	ldr	r3, [r7, #8]
        temp = AFIO->EXTICR[position >> 2u];
 8002410:	4a48      	ldr	r2, [pc, #288]	@ (8002534 <HAL_GPIO_Init+0x2bc>)
 8002412:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002414:	089b      	lsrs	r3, r3, #2
 8002416:	3302      	adds	r3, #2
 8002418:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800241c:	60fb      	str	r3, [r7, #12]
        CLEAR_BIT(temp, (0x0Fu) << (4u * (position & 0x03u)));
 800241e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002420:	f003 0303 	and.w	r3, r3, #3
 8002424:	009b      	lsls	r3, r3, #2
 8002426:	220f      	movs	r2, #15
 8002428:	fa02 f303 	lsl.w	r3, r2, r3
 800242c:	43db      	mvns	r3, r3
 800242e:	68fa      	ldr	r2, [r7, #12]
 8002430:	4013      	ands	r3, r2
 8002432:	60fb      	str	r3, [r7, #12]
        SET_BIT(temp, (GPIO_GET_INDEX(GPIOx)) << (4u * (position & 0x03u)));
 8002434:	687b      	ldr	r3, [r7, #4]
 8002436:	4a40      	ldr	r2, [pc, #256]	@ (8002538 <HAL_GPIO_Init+0x2c0>)
 8002438:	4293      	cmp	r3, r2
 800243a:	d013      	beq.n	8002464 <HAL_GPIO_Init+0x1ec>
 800243c:	687b      	ldr	r3, [r7, #4]
 800243e:	4a3f      	ldr	r2, [pc, #252]	@ (800253c <HAL_GPIO_Init+0x2c4>)
 8002440:	4293      	cmp	r3, r2
 8002442:	d00d      	beq.n	8002460 <HAL_GPIO_Init+0x1e8>
 8002444:	687b      	ldr	r3, [r7, #4]
 8002446:	4a3e      	ldr	r2, [pc, #248]	@ (8002540 <HAL_GPIO_Init+0x2c8>)
 8002448:	4293      	cmp	r3, r2
 800244a:	d007      	beq.n	800245c <HAL_GPIO_Init+0x1e4>
 800244c:	687b      	ldr	r3, [r7, #4]
 800244e:	4a3d      	ldr	r2, [pc, #244]	@ (8002544 <HAL_GPIO_Init+0x2cc>)
 8002450:	4293      	cmp	r3, r2
 8002452:	d101      	bne.n	8002458 <HAL_GPIO_Init+0x1e0>
 8002454:	2303      	movs	r3, #3
 8002456:	e006      	b.n	8002466 <HAL_GPIO_Init+0x1ee>
 8002458:	2304      	movs	r3, #4
 800245a:	e004      	b.n	8002466 <HAL_GPIO_Init+0x1ee>
 800245c:	2302      	movs	r3, #2
 800245e:	e002      	b.n	8002466 <HAL_GPIO_Init+0x1ee>
 8002460:	2301      	movs	r3, #1
 8002462:	e000      	b.n	8002466 <HAL_GPIO_Init+0x1ee>
 8002464:	2300      	movs	r3, #0
 8002466:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8002468:	f002 0203 	and.w	r2, r2, #3
 800246c:	0092      	lsls	r2, r2, #2
 800246e:	4093      	lsls	r3, r2
 8002470:	68fa      	ldr	r2, [r7, #12]
 8002472:	4313      	orrs	r3, r2
 8002474:	60fb      	str	r3, [r7, #12]
        AFIO->EXTICR[position >> 2u] = temp;
 8002476:	492f      	ldr	r1, [pc, #188]	@ (8002534 <HAL_GPIO_Init+0x2bc>)
 8002478:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800247a:	089b      	lsrs	r3, r3, #2
 800247c:	3302      	adds	r3, #2
 800247e:	68fa      	ldr	r2, [r7, #12]
 8002480:	f841 2023 	str.w	r2, [r1, r3, lsl #2]


        /* Enable or disable the rising trigger */
        if ((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 8002484:	683b      	ldr	r3, [r7, #0]
 8002486:	685b      	ldr	r3, [r3, #4]
 8002488:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 800248c:	2b00      	cmp	r3, #0
 800248e:	d006      	beq.n	800249e <HAL_GPIO_Init+0x226>
        {
          SET_BIT(EXTI->RTSR, iocurrent);
 8002490:	4b2d      	ldr	r3, [pc, #180]	@ (8002548 <HAL_GPIO_Init+0x2d0>)
 8002492:	689a      	ldr	r2, [r3, #8]
 8002494:	492c      	ldr	r1, [pc, #176]	@ (8002548 <HAL_GPIO_Init+0x2d0>)
 8002496:	69bb      	ldr	r3, [r7, #24]
 8002498:	4313      	orrs	r3, r2
 800249a:	608b      	str	r3, [r1, #8]
 800249c:	e006      	b.n	80024ac <HAL_GPIO_Init+0x234>
        }
        else
        {
          CLEAR_BIT(EXTI->RTSR, iocurrent);
 800249e:	4b2a      	ldr	r3, [pc, #168]	@ (8002548 <HAL_GPIO_Init+0x2d0>)
 80024a0:	689a      	ldr	r2, [r3, #8]
 80024a2:	69bb      	ldr	r3, [r7, #24]
 80024a4:	43db      	mvns	r3, r3
 80024a6:	4928      	ldr	r1, [pc, #160]	@ (8002548 <HAL_GPIO_Init+0x2d0>)
 80024a8:	4013      	ands	r3, r2
 80024aa:	608b      	str	r3, [r1, #8]
        }

        /* Enable or disable the falling trigger */
        if ((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 80024ac:	683b      	ldr	r3, [r7, #0]
 80024ae:	685b      	ldr	r3, [r3, #4]
 80024b0:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 80024b4:	2b00      	cmp	r3, #0
 80024b6:	d006      	beq.n	80024c6 <HAL_GPIO_Init+0x24e>
        {
          SET_BIT(EXTI->FTSR, iocurrent);
 80024b8:	4b23      	ldr	r3, [pc, #140]	@ (8002548 <HAL_GPIO_Init+0x2d0>)
 80024ba:	68da      	ldr	r2, [r3, #12]
 80024bc:	4922      	ldr	r1, [pc, #136]	@ (8002548 <HAL_GPIO_Init+0x2d0>)
 80024be:	69bb      	ldr	r3, [r7, #24]
 80024c0:	4313      	orrs	r3, r2
 80024c2:	60cb      	str	r3, [r1, #12]
 80024c4:	e006      	b.n	80024d4 <HAL_GPIO_Init+0x25c>
        }
        else
        {
          CLEAR_BIT(EXTI->FTSR, iocurrent);
 80024c6:	4b20      	ldr	r3, [pc, #128]	@ (8002548 <HAL_GPIO_Init+0x2d0>)
 80024c8:	68da      	ldr	r2, [r3, #12]
 80024ca:	69bb      	ldr	r3, [r7, #24]
 80024cc:	43db      	mvns	r3, r3
 80024ce:	491e      	ldr	r1, [pc, #120]	@ (8002548 <HAL_GPIO_Init+0x2d0>)
 80024d0:	4013      	ands	r3, r2
 80024d2:	60cb      	str	r3, [r1, #12]
        }

        /* Configure the event mask */
        if ((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 80024d4:	683b      	ldr	r3, [r7, #0]
 80024d6:	685b      	ldr	r3, [r3, #4]
 80024d8:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80024dc:	2b00      	cmp	r3, #0
 80024de:	d006      	beq.n	80024ee <HAL_GPIO_Init+0x276>
        {
          SET_BIT(EXTI->EMR, iocurrent);
 80024e0:	4b19      	ldr	r3, [pc, #100]	@ (8002548 <HAL_GPIO_Init+0x2d0>)
 80024e2:	685a      	ldr	r2, [r3, #4]
 80024e4:	4918      	ldr	r1, [pc, #96]	@ (8002548 <HAL_GPIO_Init+0x2d0>)
 80024e6:	69bb      	ldr	r3, [r7, #24]
 80024e8:	4313      	orrs	r3, r2
 80024ea:	604b      	str	r3, [r1, #4]
 80024ec:	e006      	b.n	80024fc <HAL_GPIO_Init+0x284>
        }
        else
        {
          CLEAR_BIT(EXTI->EMR, iocurrent);
 80024ee:	4b16      	ldr	r3, [pc, #88]	@ (8002548 <HAL_GPIO_Init+0x2d0>)
 80024f0:	685a      	ldr	r2, [r3, #4]
 80024f2:	69bb      	ldr	r3, [r7, #24]
 80024f4:	43db      	mvns	r3, r3
 80024f6:	4914      	ldr	r1, [pc, #80]	@ (8002548 <HAL_GPIO_Init+0x2d0>)
 80024f8:	4013      	ands	r3, r2
 80024fa:	604b      	str	r3, [r1, #4]
        }

        /* Configure the interrupt mask */
        if ((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 80024fc:	683b      	ldr	r3, [r7, #0]
 80024fe:	685b      	ldr	r3, [r3, #4]
 8002500:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8002504:	2b00      	cmp	r3, #0
 8002506:	d021      	beq.n	800254c <HAL_GPIO_Init+0x2d4>
        {
          SET_BIT(EXTI->IMR, iocurrent);
 8002508:	4b0f      	ldr	r3, [pc, #60]	@ (8002548 <HAL_GPIO_Init+0x2d0>)
 800250a:	681a      	ldr	r2, [r3, #0]
 800250c:	490e      	ldr	r1, [pc, #56]	@ (8002548 <HAL_GPIO_Init+0x2d0>)
 800250e:	69bb      	ldr	r3, [r7, #24]
 8002510:	4313      	orrs	r3, r2
 8002512:	600b      	str	r3, [r1, #0]
 8002514:	e021      	b.n	800255a <HAL_GPIO_Init+0x2e2>
 8002516:	bf00      	nop
 8002518:	10320000 	.word	0x10320000
 800251c:	10310000 	.word	0x10310000
 8002520:	10220000 	.word	0x10220000
 8002524:	10210000 	.word	0x10210000
 8002528:	10120000 	.word	0x10120000
 800252c:	10110000 	.word	0x10110000
 8002530:	40021000 	.word	0x40021000
 8002534:	40010000 	.word	0x40010000
 8002538:	40010800 	.word	0x40010800
 800253c:	40010c00 	.word	0x40010c00
 8002540:	40011000 	.word	0x40011000
 8002544:	40011400 	.word	0x40011400
 8002548:	40010400 	.word	0x40010400
        }
        else
        {
          CLEAR_BIT(EXTI->IMR, iocurrent);
 800254c:	4b0b      	ldr	r3, [pc, #44]	@ (800257c <HAL_GPIO_Init+0x304>)
 800254e:	681a      	ldr	r2, [r3, #0]
 8002550:	69bb      	ldr	r3, [r7, #24]
 8002552:	43db      	mvns	r3, r3
 8002554:	4909      	ldr	r1, [pc, #36]	@ (800257c <HAL_GPIO_Init+0x304>)
 8002556:	4013      	ands	r3, r2
 8002558:	600b      	str	r3, [r1, #0]
        }
      }
    }

	position++;
 800255a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800255c:	3301      	adds	r3, #1
 800255e:	627b      	str	r3, [r7, #36]	@ 0x24
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8002560:	683b      	ldr	r3, [r7, #0]
 8002562:	681a      	ldr	r2, [r3, #0]
 8002564:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002566:	fa22 f303 	lsr.w	r3, r2, r3
 800256a:	2b00      	cmp	r3, #0
 800256c:	f47f ae8e 	bne.w	800228c <HAL_GPIO_Init+0x14>
  }
}
 8002570:	bf00      	nop
 8002572:	bf00      	nop
 8002574:	372c      	adds	r7, #44	@ 0x2c
 8002576:	46bd      	mov	sp, r7
 8002578:	bc80      	pop	{r7}
 800257a:	4770      	bx	lr
 800257c:	40010400 	.word	0x40010400

08002580 <HAL_GPIO_DeInit>:
  * @param  GPIO_Pin: specifies the port bit to be written.
  *         This parameter can be one of GPIO_PIN_x where x can be (0..15).
  * @retval None
  */
void HAL_GPIO_DeInit(GPIO_TypeDef  *GPIOx, uint32_t GPIO_Pin)
{
 8002580:	b480      	push	{r7}
 8002582:	b089      	sub	sp, #36	@ 0x24
 8002584:	af00      	add	r7, sp, #0
 8002586:	6078      	str	r0, [r7, #4]
 8002588:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 800258a:	2300      	movs	r3, #0
 800258c:	61fb      	str	r3, [r7, #28]
  /* Check the parameters */
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  /* Configure the port pins */
  while ((GPIO_Pin >> position) != 0u)
 800258e:	e09a      	b.n	80026c6 <HAL_GPIO_DeInit+0x146>
  {
    /* Get current io position */
    iocurrent = (GPIO_Pin) & (1uL << position);
 8002590:	2201      	movs	r2, #1
 8002592:	69fb      	ldr	r3, [r7, #28]
 8002594:	fa02 f303 	lsl.w	r3, r2, r3
 8002598:	683a      	ldr	r2, [r7, #0]
 800259a:	4013      	ands	r3, r2
 800259c:	61bb      	str	r3, [r7, #24]

    if (iocurrent)
 800259e:	69bb      	ldr	r3, [r7, #24]
 80025a0:	2b00      	cmp	r3, #0
 80025a2:	f000 808d 	beq.w	80026c0 <HAL_GPIO_DeInit+0x140>
    {
      /*------------------------- EXTI Mode Configuration --------------------*/
      /* Clear the External Interrupt or Event for the current IO */

      tmp = AFIO->EXTICR[position >> 2u];
 80025a6:	4a4e      	ldr	r2, [pc, #312]	@ (80026e0 <HAL_GPIO_DeInit+0x160>)
 80025a8:	69fb      	ldr	r3, [r7, #28]
 80025aa:	089b      	lsrs	r3, r3, #2
 80025ac:	3302      	adds	r3, #2
 80025ae:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80025b2:	617b      	str	r3, [r7, #20]
      tmp &= 0x0FuL << (4u * (position & 0x03u));
 80025b4:	69fb      	ldr	r3, [r7, #28]
 80025b6:	f003 0303 	and.w	r3, r3, #3
 80025ba:	009b      	lsls	r3, r3, #2
 80025bc:	220f      	movs	r2, #15
 80025be:	fa02 f303 	lsl.w	r3, r2, r3
 80025c2:	697a      	ldr	r2, [r7, #20]
 80025c4:	4013      	ands	r3, r2
 80025c6:	617b      	str	r3, [r7, #20]
      if (tmp == (GPIO_GET_INDEX(GPIOx) << (4u * (position & 0x03u))))
 80025c8:	687b      	ldr	r3, [r7, #4]
 80025ca:	4a46      	ldr	r2, [pc, #280]	@ (80026e4 <HAL_GPIO_DeInit+0x164>)
 80025cc:	4293      	cmp	r3, r2
 80025ce:	d013      	beq.n	80025f8 <HAL_GPIO_DeInit+0x78>
 80025d0:	687b      	ldr	r3, [r7, #4]
 80025d2:	4a45      	ldr	r2, [pc, #276]	@ (80026e8 <HAL_GPIO_DeInit+0x168>)
 80025d4:	4293      	cmp	r3, r2
 80025d6:	d00d      	beq.n	80025f4 <HAL_GPIO_DeInit+0x74>
 80025d8:	687b      	ldr	r3, [r7, #4]
 80025da:	4a44      	ldr	r2, [pc, #272]	@ (80026ec <HAL_GPIO_DeInit+0x16c>)
 80025dc:	4293      	cmp	r3, r2
 80025de:	d007      	beq.n	80025f0 <HAL_GPIO_DeInit+0x70>
 80025e0:	687b      	ldr	r3, [r7, #4]
 80025e2:	4a43      	ldr	r2, [pc, #268]	@ (80026f0 <HAL_GPIO_DeInit+0x170>)
 80025e4:	4293      	cmp	r3, r2
 80025e6:	d101      	bne.n	80025ec <HAL_GPIO_DeInit+0x6c>
 80025e8:	2303      	movs	r3, #3
 80025ea:	e006      	b.n	80025fa <HAL_GPIO_DeInit+0x7a>
 80025ec:	2304      	movs	r3, #4
 80025ee:	e004      	b.n	80025fa <HAL_GPIO_DeInit+0x7a>
 80025f0:	2302      	movs	r3, #2
 80025f2:	e002      	b.n	80025fa <HAL_GPIO_DeInit+0x7a>
 80025f4:	2301      	movs	r3, #1
 80025f6:	e000      	b.n	80025fa <HAL_GPIO_DeInit+0x7a>
 80025f8:	2300      	movs	r3, #0
 80025fa:	69fa      	ldr	r2, [r7, #28]
 80025fc:	f002 0203 	and.w	r2, r2, #3
 8002600:	0092      	lsls	r2, r2, #2
 8002602:	4093      	lsls	r3, r2
 8002604:	697a      	ldr	r2, [r7, #20]
 8002606:	429a      	cmp	r2, r3
 8002608:	d132      	bne.n	8002670 <HAL_GPIO_DeInit+0xf0>
      {
        /* Clear EXTI line configuration */
        CLEAR_BIT(EXTI->IMR, (uint32_t)iocurrent);
 800260a:	4b3a      	ldr	r3, [pc, #232]	@ (80026f4 <HAL_GPIO_DeInit+0x174>)
 800260c:	681a      	ldr	r2, [r3, #0]
 800260e:	69bb      	ldr	r3, [r7, #24]
 8002610:	43db      	mvns	r3, r3
 8002612:	4938      	ldr	r1, [pc, #224]	@ (80026f4 <HAL_GPIO_DeInit+0x174>)
 8002614:	4013      	ands	r3, r2
 8002616:	600b      	str	r3, [r1, #0]
        CLEAR_BIT(EXTI->EMR, (uint32_t)iocurrent);
 8002618:	4b36      	ldr	r3, [pc, #216]	@ (80026f4 <HAL_GPIO_DeInit+0x174>)
 800261a:	685a      	ldr	r2, [r3, #4]
 800261c:	69bb      	ldr	r3, [r7, #24]
 800261e:	43db      	mvns	r3, r3
 8002620:	4934      	ldr	r1, [pc, #208]	@ (80026f4 <HAL_GPIO_DeInit+0x174>)
 8002622:	4013      	ands	r3, r2
 8002624:	604b      	str	r3, [r1, #4]

        /* Clear Rising Falling edge configuration */
        CLEAR_BIT(EXTI->FTSR, (uint32_t)iocurrent);
 8002626:	4b33      	ldr	r3, [pc, #204]	@ (80026f4 <HAL_GPIO_DeInit+0x174>)
 8002628:	68da      	ldr	r2, [r3, #12]
 800262a:	69bb      	ldr	r3, [r7, #24]
 800262c:	43db      	mvns	r3, r3
 800262e:	4931      	ldr	r1, [pc, #196]	@ (80026f4 <HAL_GPIO_DeInit+0x174>)
 8002630:	4013      	ands	r3, r2
 8002632:	60cb      	str	r3, [r1, #12]
        CLEAR_BIT(EXTI->RTSR, (uint32_t)iocurrent);
 8002634:	4b2f      	ldr	r3, [pc, #188]	@ (80026f4 <HAL_GPIO_DeInit+0x174>)
 8002636:	689a      	ldr	r2, [r3, #8]
 8002638:	69bb      	ldr	r3, [r7, #24]
 800263a:	43db      	mvns	r3, r3
 800263c:	492d      	ldr	r1, [pc, #180]	@ (80026f4 <HAL_GPIO_DeInit+0x174>)
 800263e:	4013      	ands	r3, r2
 8002640:	608b      	str	r3, [r1, #8]
        
        tmp = 0x0FuL << (4u * (position & 0x03u));
 8002642:	69fb      	ldr	r3, [r7, #28]
 8002644:	f003 0303 	and.w	r3, r3, #3
 8002648:	009b      	lsls	r3, r3, #2
 800264a:	220f      	movs	r2, #15
 800264c:	fa02 f303 	lsl.w	r3, r2, r3
 8002650:	617b      	str	r3, [r7, #20]
        CLEAR_BIT(AFIO->EXTICR[position >> 2u], tmp);
 8002652:	4a23      	ldr	r2, [pc, #140]	@ (80026e0 <HAL_GPIO_DeInit+0x160>)
 8002654:	69fb      	ldr	r3, [r7, #28]
 8002656:	089b      	lsrs	r3, r3, #2
 8002658:	3302      	adds	r3, #2
 800265a:	f852 1023 	ldr.w	r1, [r2, r3, lsl #2]
 800265e:	697b      	ldr	r3, [r7, #20]
 8002660:	43da      	mvns	r2, r3
 8002662:	481f      	ldr	r0, [pc, #124]	@ (80026e0 <HAL_GPIO_DeInit+0x160>)
 8002664:	69fb      	ldr	r3, [r7, #28]
 8002666:	089b      	lsrs	r3, r3, #2
 8002668:	400a      	ands	r2, r1
 800266a:	3302      	adds	r3, #2
 800266c:	f840 2023 	str.w	r2, [r0, r3, lsl #2]
      }
      /*------------------------- GPIO Mode Configuration --------------------*/
      /* Check if the current bit belongs to first half or last half of the pin count number
       in order to address CRH or CRL register */
      configregister = (iocurrent < GPIO_PIN_8) ? &GPIOx->CRL     : &GPIOx->CRH;
 8002670:	69bb      	ldr	r3, [r7, #24]
 8002672:	2bff      	cmp	r3, #255	@ 0xff
 8002674:	d801      	bhi.n	800267a <HAL_GPIO_DeInit+0xfa>
 8002676:	687b      	ldr	r3, [r7, #4]
 8002678:	e001      	b.n	800267e <HAL_GPIO_DeInit+0xfe>
 800267a:	687b      	ldr	r3, [r7, #4]
 800267c:	3304      	adds	r3, #4
 800267e:	613b      	str	r3, [r7, #16]
      registeroffset = (iocurrent < GPIO_PIN_8) ? (position << 2u) : ((position - 8u) << 2u);
 8002680:	69bb      	ldr	r3, [r7, #24]
 8002682:	2bff      	cmp	r3, #255	@ 0xff
 8002684:	d802      	bhi.n	800268c <HAL_GPIO_DeInit+0x10c>
 8002686:	69fb      	ldr	r3, [r7, #28]
 8002688:	009b      	lsls	r3, r3, #2
 800268a:	e002      	b.n	8002692 <HAL_GPIO_DeInit+0x112>
 800268c:	69fb      	ldr	r3, [r7, #28]
 800268e:	3b08      	subs	r3, #8
 8002690:	009b      	lsls	r3, r3, #2
 8002692:	60fb      	str	r3, [r7, #12]

      /* CRL/CRH default value is floating input(0x04) shifted to correct position */
      MODIFY_REG(*configregister, ((GPIO_CRL_MODE0 | GPIO_CRL_CNF0) << registeroffset), GPIO_CRL_CNF0_0 << registeroffset);
 8002694:	693b      	ldr	r3, [r7, #16]
 8002696:	681a      	ldr	r2, [r3, #0]
 8002698:	210f      	movs	r1, #15
 800269a:	68fb      	ldr	r3, [r7, #12]
 800269c:	fa01 f303 	lsl.w	r3, r1, r3
 80026a0:	43db      	mvns	r3, r3
 80026a2:	401a      	ands	r2, r3
 80026a4:	2104      	movs	r1, #4
 80026a6:	68fb      	ldr	r3, [r7, #12]
 80026a8:	fa01 f303 	lsl.w	r3, r1, r3
 80026ac:	431a      	orrs	r2, r3
 80026ae:	693b      	ldr	r3, [r7, #16]
 80026b0:	601a      	str	r2, [r3, #0]

      /* ODR default value is 0 */
      CLEAR_BIT(GPIOx->ODR, iocurrent);
 80026b2:	687b      	ldr	r3, [r7, #4]
 80026b4:	68da      	ldr	r2, [r3, #12]
 80026b6:	69bb      	ldr	r3, [r7, #24]
 80026b8:	43db      	mvns	r3, r3
 80026ba:	401a      	ands	r2, r3
 80026bc:	687b      	ldr	r3, [r7, #4]
 80026be:	60da      	str	r2, [r3, #12]
    }

    position++;
 80026c0:	69fb      	ldr	r3, [r7, #28]
 80026c2:	3301      	adds	r3, #1
 80026c4:	61fb      	str	r3, [r7, #28]
  while ((GPIO_Pin >> position) != 0u)
 80026c6:	683a      	ldr	r2, [r7, #0]
 80026c8:	69fb      	ldr	r3, [r7, #28]
 80026ca:	fa22 f303 	lsr.w	r3, r2, r3
 80026ce:	2b00      	cmp	r3, #0
 80026d0:	f47f af5e 	bne.w	8002590 <HAL_GPIO_DeInit+0x10>
  }
}
 80026d4:	bf00      	nop
 80026d6:	bf00      	nop
 80026d8:	3724      	adds	r7, #36	@ 0x24
 80026da:	46bd      	mov	sp, r7
 80026dc:	bc80      	pop	{r7}
 80026de:	4770      	bx	lr
 80026e0:	40010000 	.word	0x40010000
 80026e4:	40010800 	.word	0x40010800
 80026e8:	40010c00 	.word	0x40010c00
 80026ec:	40011000 	.word	0x40011000
 80026f0:	40011400 	.word	0x40011400
 80026f4:	40010400 	.word	0x40010400

080026f8 <HAL_GPIO_ReadPin>:
  * @param  GPIO_Pin: specifies the port bit to read.
  *         This parameter can be GPIO_PIN_x where x can be (0..15).
  * @retval The input port pin value.
  */
GPIO_PinState HAL_GPIO_ReadPin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin)
{
 80026f8:	b480      	push	{r7}
 80026fa:	b085      	sub	sp, #20
 80026fc:	af00      	add	r7, sp, #0
 80026fe:	6078      	str	r0, [r7, #4]
 8002700:	460b      	mov	r3, r1
 8002702:	807b      	strh	r3, [r7, #2]
  GPIO_PinState bitstatus;

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if ((GPIOx->IDR & GPIO_Pin) != (uint32_t)GPIO_PIN_RESET)
 8002704:	687b      	ldr	r3, [r7, #4]
 8002706:	689a      	ldr	r2, [r3, #8]
 8002708:	887b      	ldrh	r3, [r7, #2]
 800270a:	4013      	ands	r3, r2
 800270c:	2b00      	cmp	r3, #0
 800270e:	d002      	beq.n	8002716 <HAL_GPIO_ReadPin+0x1e>
  {
    bitstatus = GPIO_PIN_SET;
 8002710:	2301      	movs	r3, #1
 8002712:	73fb      	strb	r3, [r7, #15]
 8002714:	e001      	b.n	800271a <HAL_GPIO_ReadPin+0x22>
  }
  else
  {
    bitstatus = GPIO_PIN_RESET;
 8002716:	2300      	movs	r3, #0
 8002718:	73fb      	strb	r3, [r7, #15]
  }
  return bitstatus;
 800271a:	7bfb      	ldrb	r3, [r7, #15]
}
 800271c:	4618      	mov	r0, r3
 800271e:	3714      	adds	r7, #20
 8002720:	46bd      	mov	sp, r7
 8002722:	bc80      	pop	{r7}
 8002724:	4770      	bx	lr

08002726 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8002726:	b480      	push	{r7}
 8002728:	b083      	sub	sp, #12
 800272a:	af00      	add	r7, sp, #0
 800272c:	6078      	str	r0, [r7, #4]
 800272e:	460b      	mov	r3, r1
 8002730:	807b      	strh	r3, [r7, #2]
 8002732:	4613      	mov	r3, r2
 8002734:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 8002736:	787b      	ldrb	r3, [r7, #1]
 8002738:	2b00      	cmp	r3, #0
 800273a:	d003      	beq.n	8002744 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 800273c:	887a      	ldrh	r2, [r7, #2]
 800273e:	687b      	ldr	r3, [r7, #4]
 8002740:	611a      	str	r2, [r3, #16]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16u;
  }
}
 8002742:	e003      	b.n	800274c <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16u;
 8002744:	887b      	ldrh	r3, [r7, #2]
 8002746:	041a      	lsls	r2, r3, #16
 8002748:	687b      	ldr	r3, [r7, #4]
 800274a:	611a      	str	r2, [r3, #16]
}
 800274c:	bf00      	nop
 800274e:	370c      	adds	r7, #12
 8002750:	46bd      	mov	sp, r7
 8002752:	bc80      	pop	{r7}
 8002754:	4770      	bx	lr

08002756 <HAL_GPIO_TogglePin>:
  * @param  GPIOx: where x can be (A..G depending on device used) to select the GPIO peripheral
  * @param  GPIO_Pin: Specifies the pins to be toggled.
  * @retval None
  */
void HAL_GPIO_TogglePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin)
{
 8002756:	b480      	push	{r7}
 8002758:	b085      	sub	sp, #20
 800275a:	af00      	add	r7, sp, #0
 800275c:	6078      	str	r0, [r7, #4]
 800275e:	460b      	mov	r3, r1
 8002760:	807b      	strh	r3, [r7, #2]

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  /* get current Output Data Register value */
  odr = GPIOx->ODR;
 8002762:	687b      	ldr	r3, [r7, #4]
 8002764:	68db      	ldr	r3, [r3, #12]
 8002766:	60fb      	str	r3, [r7, #12]

  /* Set selected pins that were at low level, and reset ones that were high */
  GPIOx->BSRR = ((odr & GPIO_Pin) << GPIO_NUMBER) | (~odr & GPIO_Pin);
 8002768:	887a      	ldrh	r2, [r7, #2]
 800276a:	68fb      	ldr	r3, [r7, #12]
 800276c:	4013      	ands	r3, r2
 800276e:	041a      	lsls	r2, r3, #16
 8002770:	68fb      	ldr	r3, [r7, #12]
 8002772:	43d9      	mvns	r1, r3
 8002774:	887b      	ldrh	r3, [r7, #2]
 8002776:	400b      	ands	r3, r1
 8002778:	431a      	orrs	r2, r3
 800277a:	687b      	ldr	r3, [r7, #4]
 800277c:	611a      	str	r2, [r3, #16]
}
 800277e:	bf00      	nop
 8002780:	3714      	adds	r7, #20
 8002782:	46bd      	mov	sp, r7
 8002784:	bc80      	pop	{r7}
 8002786:	4770      	bx	lr

08002788 <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8002788:	b580      	push	{r7, lr}
 800278a:	b086      	sub	sp, #24
 800278c:	af00      	add	r7, sp, #0
 800278e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 8002790:	687b      	ldr	r3, [r7, #4]
 8002792:	2b00      	cmp	r3, #0
 8002794:	d101      	bne.n	800279a <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8002796:	2301      	movs	r3, #1
 8002798:	e272      	b.n	8002c80 <HAL_RCC_OscConfig+0x4f8>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 800279a:	687b      	ldr	r3, [r7, #4]
 800279c:	681b      	ldr	r3, [r3, #0]
 800279e:	f003 0301 	and.w	r3, r3, #1
 80027a2:	2b00      	cmp	r3, #0
 80027a4:	f000 8087 	beq.w	80028b6 <HAL_RCC_OscConfig+0x12e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE)
 80027a8:	4b92      	ldr	r3, [pc, #584]	@ (80029f4 <HAL_RCC_OscConfig+0x26c>)
 80027aa:	685b      	ldr	r3, [r3, #4]
 80027ac:	f003 030c 	and.w	r3, r3, #12
 80027b0:	2b04      	cmp	r3, #4
 80027b2:	d00c      	beq.n	80027ce <HAL_RCC_OscConfig+0x46>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSE)))
 80027b4:	4b8f      	ldr	r3, [pc, #572]	@ (80029f4 <HAL_RCC_OscConfig+0x26c>)
 80027b6:	685b      	ldr	r3, [r3, #4]
 80027b8:	f003 030c 	and.w	r3, r3, #12
 80027bc:	2b08      	cmp	r3, #8
 80027be:	d112      	bne.n	80027e6 <HAL_RCC_OscConfig+0x5e>
 80027c0:	4b8c      	ldr	r3, [pc, #560]	@ (80029f4 <HAL_RCC_OscConfig+0x26c>)
 80027c2:	685b      	ldr	r3, [r3, #4]
 80027c4:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 80027c8:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 80027cc:	d10b      	bne.n	80027e6 <HAL_RCC_OscConfig+0x5e>
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80027ce:	4b89      	ldr	r3, [pc, #548]	@ (80029f4 <HAL_RCC_OscConfig+0x26c>)
 80027d0:	681b      	ldr	r3, [r3, #0]
 80027d2:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80027d6:	2b00      	cmp	r3, #0
 80027d8:	d06c      	beq.n	80028b4 <HAL_RCC_OscConfig+0x12c>
 80027da:	687b      	ldr	r3, [r7, #4]
 80027dc:	685b      	ldr	r3, [r3, #4]
 80027de:	2b00      	cmp	r3, #0
 80027e0:	d168      	bne.n	80028b4 <HAL_RCC_OscConfig+0x12c>
      {
        return HAL_ERROR;
 80027e2:	2301      	movs	r3, #1
 80027e4:	e24c      	b.n	8002c80 <HAL_RCC_OscConfig+0x4f8>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 80027e6:	687b      	ldr	r3, [r7, #4]
 80027e8:	685b      	ldr	r3, [r3, #4]
 80027ea:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 80027ee:	d106      	bne.n	80027fe <HAL_RCC_OscConfig+0x76>
 80027f0:	4b80      	ldr	r3, [pc, #512]	@ (80029f4 <HAL_RCC_OscConfig+0x26c>)
 80027f2:	681b      	ldr	r3, [r3, #0]
 80027f4:	4a7f      	ldr	r2, [pc, #508]	@ (80029f4 <HAL_RCC_OscConfig+0x26c>)
 80027f6:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 80027fa:	6013      	str	r3, [r2, #0]
 80027fc:	e02e      	b.n	800285c <HAL_RCC_OscConfig+0xd4>
 80027fe:	687b      	ldr	r3, [r7, #4]
 8002800:	685b      	ldr	r3, [r3, #4]
 8002802:	2b00      	cmp	r3, #0
 8002804:	d10c      	bne.n	8002820 <HAL_RCC_OscConfig+0x98>
 8002806:	4b7b      	ldr	r3, [pc, #492]	@ (80029f4 <HAL_RCC_OscConfig+0x26c>)
 8002808:	681b      	ldr	r3, [r3, #0]
 800280a:	4a7a      	ldr	r2, [pc, #488]	@ (80029f4 <HAL_RCC_OscConfig+0x26c>)
 800280c:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8002810:	6013      	str	r3, [r2, #0]
 8002812:	4b78      	ldr	r3, [pc, #480]	@ (80029f4 <HAL_RCC_OscConfig+0x26c>)
 8002814:	681b      	ldr	r3, [r3, #0]
 8002816:	4a77      	ldr	r2, [pc, #476]	@ (80029f4 <HAL_RCC_OscConfig+0x26c>)
 8002818:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 800281c:	6013      	str	r3, [r2, #0]
 800281e:	e01d      	b.n	800285c <HAL_RCC_OscConfig+0xd4>
 8002820:	687b      	ldr	r3, [r7, #4]
 8002822:	685b      	ldr	r3, [r3, #4]
 8002824:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 8002828:	d10c      	bne.n	8002844 <HAL_RCC_OscConfig+0xbc>
 800282a:	4b72      	ldr	r3, [pc, #456]	@ (80029f4 <HAL_RCC_OscConfig+0x26c>)
 800282c:	681b      	ldr	r3, [r3, #0]
 800282e:	4a71      	ldr	r2, [pc, #452]	@ (80029f4 <HAL_RCC_OscConfig+0x26c>)
 8002830:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8002834:	6013      	str	r3, [r2, #0]
 8002836:	4b6f      	ldr	r3, [pc, #444]	@ (80029f4 <HAL_RCC_OscConfig+0x26c>)
 8002838:	681b      	ldr	r3, [r3, #0]
 800283a:	4a6e      	ldr	r2, [pc, #440]	@ (80029f4 <HAL_RCC_OscConfig+0x26c>)
 800283c:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8002840:	6013      	str	r3, [r2, #0]
 8002842:	e00b      	b.n	800285c <HAL_RCC_OscConfig+0xd4>
 8002844:	4b6b      	ldr	r3, [pc, #428]	@ (80029f4 <HAL_RCC_OscConfig+0x26c>)
 8002846:	681b      	ldr	r3, [r3, #0]
 8002848:	4a6a      	ldr	r2, [pc, #424]	@ (80029f4 <HAL_RCC_OscConfig+0x26c>)
 800284a:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 800284e:	6013      	str	r3, [r2, #0]
 8002850:	4b68      	ldr	r3, [pc, #416]	@ (80029f4 <HAL_RCC_OscConfig+0x26c>)
 8002852:	681b      	ldr	r3, [r3, #0]
 8002854:	4a67      	ldr	r2, [pc, #412]	@ (80029f4 <HAL_RCC_OscConfig+0x26c>)
 8002856:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 800285a:	6013      	str	r3, [r2, #0]


      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 800285c:	687b      	ldr	r3, [r7, #4]
 800285e:	685b      	ldr	r3, [r3, #4]
 8002860:	2b00      	cmp	r3, #0
 8002862:	d013      	beq.n	800288c <HAL_RCC_OscConfig+0x104>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002864:	f7fe feee 	bl	8001644 <HAL_GetTick>
 8002868:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800286a:	e008      	b.n	800287e <HAL_RCC_OscConfig+0xf6>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 800286c:	f7fe feea 	bl	8001644 <HAL_GetTick>
 8002870:	4602      	mov	r2, r0
 8002872:	693b      	ldr	r3, [r7, #16]
 8002874:	1ad3      	subs	r3, r2, r3
 8002876:	2b64      	cmp	r3, #100	@ 0x64
 8002878:	d901      	bls.n	800287e <HAL_RCC_OscConfig+0xf6>
          {
            return HAL_TIMEOUT;
 800287a:	2303      	movs	r3, #3
 800287c:	e200      	b.n	8002c80 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800287e:	4b5d      	ldr	r3, [pc, #372]	@ (80029f4 <HAL_RCC_OscConfig+0x26c>)
 8002880:	681b      	ldr	r3, [r3, #0]
 8002882:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8002886:	2b00      	cmp	r3, #0
 8002888:	d0f0      	beq.n	800286c <HAL_RCC_OscConfig+0xe4>
 800288a:	e014      	b.n	80028b6 <HAL_RCC_OscConfig+0x12e>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800288c:	f7fe feda 	bl	8001644 <HAL_GetTick>
 8002890:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8002892:	e008      	b.n	80028a6 <HAL_RCC_OscConfig+0x11e>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8002894:	f7fe fed6 	bl	8001644 <HAL_GetTick>
 8002898:	4602      	mov	r2, r0
 800289a:	693b      	ldr	r3, [r7, #16]
 800289c:	1ad3      	subs	r3, r2, r3
 800289e:	2b64      	cmp	r3, #100	@ 0x64
 80028a0:	d901      	bls.n	80028a6 <HAL_RCC_OscConfig+0x11e>
          {
            return HAL_TIMEOUT;
 80028a2:	2303      	movs	r3, #3
 80028a4:	e1ec      	b.n	8002c80 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 80028a6:	4b53      	ldr	r3, [pc, #332]	@ (80029f4 <HAL_RCC_OscConfig+0x26c>)
 80028a8:	681b      	ldr	r3, [r3, #0]
 80028aa:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80028ae:	2b00      	cmp	r3, #0
 80028b0:	d1f0      	bne.n	8002894 <HAL_RCC_OscConfig+0x10c>
 80028b2:	e000      	b.n	80028b6 <HAL_RCC_OscConfig+0x12e>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80028b4:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 80028b6:	687b      	ldr	r3, [r7, #4]
 80028b8:	681b      	ldr	r3, [r3, #0]
 80028ba:	f003 0302 	and.w	r3, r3, #2
 80028be:	2b00      	cmp	r3, #0
 80028c0:	d063      	beq.n	800298a <HAL_RCC_OscConfig+0x202>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI)
 80028c2:	4b4c      	ldr	r3, [pc, #304]	@ (80029f4 <HAL_RCC_OscConfig+0x26c>)
 80028c4:	685b      	ldr	r3, [r3, #4]
 80028c6:	f003 030c 	and.w	r3, r3, #12
 80028ca:	2b00      	cmp	r3, #0
 80028cc:	d00b      	beq.n	80028e6 <HAL_RCC_OscConfig+0x15e>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSI_DIV2)))
 80028ce:	4b49      	ldr	r3, [pc, #292]	@ (80029f4 <HAL_RCC_OscConfig+0x26c>)
 80028d0:	685b      	ldr	r3, [r3, #4]
 80028d2:	f003 030c 	and.w	r3, r3, #12
 80028d6:	2b08      	cmp	r3, #8
 80028d8:	d11c      	bne.n	8002914 <HAL_RCC_OscConfig+0x18c>
 80028da:	4b46      	ldr	r3, [pc, #280]	@ (80029f4 <HAL_RCC_OscConfig+0x26c>)
 80028dc:	685b      	ldr	r3, [r3, #4]
 80028de:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 80028e2:	2b00      	cmp	r3, #0
 80028e4:	d116      	bne.n	8002914 <HAL_RCC_OscConfig+0x18c>
    {
      /* When HSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 80028e6:	4b43      	ldr	r3, [pc, #268]	@ (80029f4 <HAL_RCC_OscConfig+0x26c>)
 80028e8:	681b      	ldr	r3, [r3, #0]
 80028ea:	f003 0302 	and.w	r3, r3, #2
 80028ee:	2b00      	cmp	r3, #0
 80028f0:	d005      	beq.n	80028fe <HAL_RCC_OscConfig+0x176>
 80028f2:	687b      	ldr	r3, [r7, #4]
 80028f4:	691b      	ldr	r3, [r3, #16]
 80028f6:	2b01      	cmp	r3, #1
 80028f8:	d001      	beq.n	80028fe <HAL_RCC_OscConfig+0x176>
      {
        return HAL_ERROR;
 80028fa:	2301      	movs	r3, #1
 80028fc:	e1c0      	b.n	8002c80 <HAL_RCC_OscConfig+0x4f8>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80028fe:	4b3d      	ldr	r3, [pc, #244]	@ (80029f4 <HAL_RCC_OscConfig+0x26c>)
 8002900:	681b      	ldr	r3, [r3, #0]
 8002902:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 8002906:	687b      	ldr	r3, [r7, #4]
 8002908:	695b      	ldr	r3, [r3, #20]
 800290a:	00db      	lsls	r3, r3, #3
 800290c:	4939      	ldr	r1, [pc, #228]	@ (80029f4 <HAL_RCC_OscConfig+0x26c>)
 800290e:	4313      	orrs	r3, r2
 8002910:	600b      	str	r3, [r1, #0]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8002912:	e03a      	b.n	800298a <HAL_RCC_OscConfig+0x202>
      }
    }
    else
    {
      /* Check the HSI State */
      if (RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 8002914:	687b      	ldr	r3, [r7, #4]
 8002916:	691b      	ldr	r3, [r3, #16]
 8002918:	2b00      	cmp	r3, #0
 800291a:	d020      	beq.n	800295e <HAL_RCC_OscConfig+0x1d6>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 800291c:	4b36      	ldr	r3, [pc, #216]	@ (80029f8 <HAL_RCC_OscConfig+0x270>)
 800291e:	2201      	movs	r2, #1
 8002920:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002922:	f7fe fe8f 	bl	8001644 <HAL_GetTick>
 8002926:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8002928:	e008      	b.n	800293c <HAL_RCC_OscConfig+0x1b4>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 800292a:	f7fe fe8b 	bl	8001644 <HAL_GetTick>
 800292e:	4602      	mov	r2, r0
 8002930:	693b      	ldr	r3, [r7, #16]
 8002932:	1ad3      	subs	r3, r2, r3
 8002934:	2b02      	cmp	r3, #2
 8002936:	d901      	bls.n	800293c <HAL_RCC_OscConfig+0x1b4>
          {
            return HAL_TIMEOUT;
 8002938:	2303      	movs	r3, #3
 800293a:	e1a1      	b.n	8002c80 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 800293c:	4b2d      	ldr	r3, [pc, #180]	@ (80029f4 <HAL_RCC_OscConfig+0x26c>)
 800293e:	681b      	ldr	r3, [r3, #0]
 8002940:	f003 0302 	and.w	r3, r3, #2
 8002944:	2b00      	cmp	r3, #0
 8002946:	d0f0      	beq.n	800292a <HAL_RCC_OscConfig+0x1a2>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8002948:	4b2a      	ldr	r3, [pc, #168]	@ (80029f4 <HAL_RCC_OscConfig+0x26c>)
 800294a:	681b      	ldr	r3, [r3, #0]
 800294c:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 8002950:	687b      	ldr	r3, [r7, #4]
 8002952:	695b      	ldr	r3, [r3, #20]
 8002954:	00db      	lsls	r3, r3, #3
 8002956:	4927      	ldr	r1, [pc, #156]	@ (80029f4 <HAL_RCC_OscConfig+0x26c>)
 8002958:	4313      	orrs	r3, r2
 800295a:	600b      	str	r3, [r1, #0]
 800295c:	e015      	b.n	800298a <HAL_RCC_OscConfig+0x202>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 800295e:	4b26      	ldr	r3, [pc, #152]	@ (80029f8 <HAL_RCC_OscConfig+0x270>)
 8002960:	2200      	movs	r2, #0
 8002962:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002964:	f7fe fe6e 	bl	8001644 <HAL_GetTick>
 8002968:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 800296a:	e008      	b.n	800297e <HAL_RCC_OscConfig+0x1f6>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 800296c:	f7fe fe6a 	bl	8001644 <HAL_GetTick>
 8002970:	4602      	mov	r2, r0
 8002972:	693b      	ldr	r3, [r7, #16]
 8002974:	1ad3      	subs	r3, r2, r3
 8002976:	2b02      	cmp	r3, #2
 8002978:	d901      	bls.n	800297e <HAL_RCC_OscConfig+0x1f6>
          {
            return HAL_TIMEOUT;
 800297a:	2303      	movs	r3, #3
 800297c:	e180      	b.n	8002c80 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 800297e:	4b1d      	ldr	r3, [pc, #116]	@ (80029f4 <HAL_RCC_OscConfig+0x26c>)
 8002980:	681b      	ldr	r3, [r3, #0]
 8002982:	f003 0302 	and.w	r3, r3, #2
 8002986:	2b00      	cmp	r3, #0
 8002988:	d1f0      	bne.n	800296c <HAL_RCC_OscConfig+0x1e4>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 800298a:	687b      	ldr	r3, [r7, #4]
 800298c:	681b      	ldr	r3, [r3, #0]
 800298e:	f003 0308 	and.w	r3, r3, #8
 8002992:	2b00      	cmp	r3, #0
 8002994:	d03a      	beq.n	8002a0c <HAL_RCC_OscConfig+0x284>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if (RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 8002996:	687b      	ldr	r3, [r7, #4]
 8002998:	699b      	ldr	r3, [r3, #24]
 800299a:	2b00      	cmp	r3, #0
 800299c:	d019      	beq.n	80029d2 <HAL_RCC_OscConfig+0x24a>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 800299e:	4b17      	ldr	r3, [pc, #92]	@ (80029fc <HAL_RCC_OscConfig+0x274>)
 80029a0:	2201      	movs	r2, #1
 80029a2:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80029a4:	f7fe fe4e 	bl	8001644 <HAL_GetTick>
 80029a8:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 80029aa:	e008      	b.n	80029be <HAL_RCC_OscConfig+0x236>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 80029ac:	f7fe fe4a 	bl	8001644 <HAL_GetTick>
 80029b0:	4602      	mov	r2, r0
 80029b2:	693b      	ldr	r3, [r7, #16]
 80029b4:	1ad3      	subs	r3, r2, r3
 80029b6:	2b02      	cmp	r3, #2
 80029b8:	d901      	bls.n	80029be <HAL_RCC_OscConfig+0x236>
        {
          return HAL_TIMEOUT;
 80029ba:	2303      	movs	r3, #3
 80029bc:	e160      	b.n	8002c80 <HAL_RCC_OscConfig+0x4f8>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 80029be:	4b0d      	ldr	r3, [pc, #52]	@ (80029f4 <HAL_RCC_OscConfig+0x26c>)
 80029c0:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80029c2:	f003 0302 	and.w	r3, r3, #2
 80029c6:	2b00      	cmp	r3, #0
 80029c8:	d0f0      	beq.n	80029ac <HAL_RCC_OscConfig+0x224>
        }
      }
      /*  To have a fully stabilized clock in the specified range, a software delay of 1ms
          should be added.*/
      RCC_Delay(1);
 80029ca:	2001      	movs	r0, #1
 80029cc:	f000 fafe 	bl	8002fcc <RCC_Delay>
 80029d0:	e01c      	b.n	8002a0c <HAL_RCC_OscConfig+0x284>
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 80029d2:	4b0a      	ldr	r3, [pc, #40]	@ (80029fc <HAL_RCC_OscConfig+0x274>)
 80029d4:	2200      	movs	r2, #0
 80029d6:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80029d8:	f7fe fe34 	bl	8001644 <HAL_GetTick>
 80029dc:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 80029de:	e00f      	b.n	8002a00 <HAL_RCC_OscConfig+0x278>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 80029e0:	f7fe fe30 	bl	8001644 <HAL_GetTick>
 80029e4:	4602      	mov	r2, r0
 80029e6:	693b      	ldr	r3, [r7, #16]
 80029e8:	1ad3      	subs	r3, r2, r3
 80029ea:	2b02      	cmp	r3, #2
 80029ec:	d908      	bls.n	8002a00 <HAL_RCC_OscConfig+0x278>
        {
          return HAL_TIMEOUT;
 80029ee:	2303      	movs	r3, #3
 80029f0:	e146      	b.n	8002c80 <HAL_RCC_OscConfig+0x4f8>
 80029f2:	bf00      	nop
 80029f4:	40021000 	.word	0x40021000
 80029f8:	42420000 	.word	0x42420000
 80029fc:	42420480 	.word	0x42420480
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8002a00:	4b92      	ldr	r3, [pc, #584]	@ (8002c4c <HAL_RCC_OscConfig+0x4c4>)
 8002a02:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002a04:	f003 0302 	and.w	r3, r3, #2
 8002a08:	2b00      	cmp	r3, #0
 8002a0a:	d1e9      	bne.n	80029e0 <HAL_RCC_OscConfig+0x258>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8002a0c:	687b      	ldr	r3, [r7, #4]
 8002a0e:	681b      	ldr	r3, [r3, #0]
 8002a10:	f003 0304 	and.w	r3, r3, #4
 8002a14:	2b00      	cmp	r3, #0
 8002a16:	f000 80a6 	beq.w	8002b66 <HAL_RCC_OscConfig+0x3de>
  {
    FlagStatus       pwrclkchanged = RESET;
 8002a1a:	2300      	movs	r3, #0
 8002a1c:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 8002a1e:	4b8b      	ldr	r3, [pc, #556]	@ (8002c4c <HAL_RCC_OscConfig+0x4c4>)
 8002a20:	69db      	ldr	r3, [r3, #28]
 8002a22:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8002a26:	2b00      	cmp	r3, #0
 8002a28:	d10d      	bne.n	8002a46 <HAL_RCC_OscConfig+0x2be>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8002a2a:	4b88      	ldr	r3, [pc, #544]	@ (8002c4c <HAL_RCC_OscConfig+0x4c4>)
 8002a2c:	69db      	ldr	r3, [r3, #28]
 8002a2e:	4a87      	ldr	r2, [pc, #540]	@ (8002c4c <HAL_RCC_OscConfig+0x4c4>)
 8002a30:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8002a34:	61d3      	str	r3, [r2, #28]
 8002a36:	4b85      	ldr	r3, [pc, #532]	@ (8002c4c <HAL_RCC_OscConfig+0x4c4>)
 8002a38:	69db      	ldr	r3, [r3, #28]
 8002a3a:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8002a3e:	60bb      	str	r3, [r7, #8]
 8002a40:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8002a42:	2301      	movs	r3, #1
 8002a44:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8002a46:	4b82      	ldr	r3, [pc, #520]	@ (8002c50 <HAL_RCC_OscConfig+0x4c8>)
 8002a48:	681b      	ldr	r3, [r3, #0]
 8002a4a:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8002a4e:	2b00      	cmp	r3, #0
 8002a50:	d118      	bne.n	8002a84 <HAL_RCC_OscConfig+0x2fc>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8002a52:	4b7f      	ldr	r3, [pc, #508]	@ (8002c50 <HAL_RCC_OscConfig+0x4c8>)
 8002a54:	681b      	ldr	r3, [r3, #0]
 8002a56:	4a7e      	ldr	r2, [pc, #504]	@ (8002c50 <HAL_RCC_OscConfig+0x4c8>)
 8002a58:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8002a5c:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8002a5e:	f7fe fdf1 	bl	8001644 <HAL_GetTick>
 8002a62:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8002a64:	e008      	b.n	8002a78 <HAL_RCC_OscConfig+0x2f0>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8002a66:	f7fe fded 	bl	8001644 <HAL_GetTick>
 8002a6a:	4602      	mov	r2, r0
 8002a6c:	693b      	ldr	r3, [r7, #16]
 8002a6e:	1ad3      	subs	r3, r2, r3
 8002a70:	2b64      	cmp	r3, #100	@ 0x64
 8002a72:	d901      	bls.n	8002a78 <HAL_RCC_OscConfig+0x2f0>
        {
          return HAL_TIMEOUT;
 8002a74:	2303      	movs	r3, #3
 8002a76:	e103      	b.n	8002c80 <HAL_RCC_OscConfig+0x4f8>
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8002a78:	4b75      	ldr	r3, [pc, #468]	@ (8002c50 <HAL_RCC_OscConfig+0x4c8>)
 8002a7a:	681b      	ldr	r3, [r3, #0]
 8002a7c:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8002a80:	2b00      	cmp	r3, #0
 8002a82:	d0f0      	beq.n	8002a66 <HAL_RCC_OscConfig+0x2de>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8002a84:	687b      	ldr	r3, [r7, #4]
 8002a86:	68db      	ldr	r3, [r3, #12]
 8002a88:	2b01      	cmp	r3, #1
 8002a8a:	d106      	bne.n	8002a9a <HAL_RCC_OscConfig+0x312>
 8002a8c:	4b6f      	ldr	r3, [pc, #444]	@ (8002c4c <HAL_RCC_OscConfig+0x4c4>)
 8002a8e:	6a1b      	ldr	r3, [r3, #32]
 8002a90:	4a6e      	ldr	r2, [pc, #440]	@ (8002c4c <HAL_RCC_OscConfig+0x4c4>)
 8002a92:	f043 0301 	orr.w	r3, r3, #1
 8002a96:	6213      	str	r3, [r2, #32]
 8002a98:	e02d      	b.n	8002af6 <HAL_RCC_OscConfig+0x36e>
 8002a9a:	687b      	ldr	r3, [r7, #4]
 8002a9c:	68db      	ldr	r3, [r3, #12]
 8002a9e:	2b00      	cmp	r3, #0
 8002aa0:	d10c      	bne.n	8002abc <HAL_RCC_OscConfig+0x334>
 8002aa2:	4b6a      	ldr	r3, [pc, #424]	@ (8002c4c <HAL_RCC_OscConfig+0x4c4>)
 8002aa4:	6a1b      	ldr	r3, [r3, #32]
 8002aa6:	4a69      	ldr	r2, [pc, #420]	@ (8002c4c <HAL_RCC_OscConfig+0x4c4>)
 8002aa8:	f023 0301 	bic.w	r3, r3, #1
 8002aac:	6213      	str	r3, [r2, #32]
 8002aae:	4b67      	ldr	r3, [pc, #412]	@ (8002c4c <HAL_RCC_OscConfig+0x4c4>)
 8002ab0:	6a1b      	ldr	r3, [r3, #32]
 8002ab2:	4a66      	ldr	r2, [pc, #408]	@ (8002c4c <HAL_RCC_OscConfig+0x4c4>)
 8002ab4:	f023 0304 	bic.w	r3, r3, #4
 8002ab8:	6213      	str	r3, [r2, #32]
 8002aba:	e01c      	b.n	8002af6 <HAL_RCC_OscConfig+0x36e>
 8002abc:	687b      	ldr	r3, [r7, #4]
 8002abe:	68db      	ldr	r3, [r3, #12]
 8002ac0:	2b05      	cmp	r3, #5
 8002ac2:	d10c      	bne.n	8002ade <HAL_RCC_OscConfig+0x356>
 8002ac4:	4b61      	ldr	r3, [pc, #388]	@ (8002c4c <HAL_RCC_OscConfig+0x4c4>)
 8002ac6:	6a1b      	ldr	r3, [r3, #32]
 8002ac8:	4a60      	ldr	r2, [pc, #384]	@ (8002c4c <HAL_RCC_OscConfig+0x4c4>)
 8002aca:	f043 0304 	orr.w	r3, r3, #4
 8002ace:	6213      	str	r3, [r2, #32]
 8002ad0:	4b5e      	ldr	r3, [pc, #376]	@ (8002c4c <HAL_RCC_OscConfig+0x4c4>)
 8002ad2:	6a1b      	ldr	r3, [r3, #32]
 8002ad4:	4a5d      	ldr	r2, [pc, #372]	@ (8002c4c <HAL_RCC_OscConfig+0x4c4>)
 8002ad6:	f043 0301 	orr.w	r3, r3, #1
 8002ada:	6213      	str	r3, [r2, #32]
 8002adc:	e00b      	b.n	8002af6 <HAL_RCC_OscConfig+0x36e>
 8002ade:	4b5b      	ldr	r3, [pc, #364]	@ (8002c4c <HAL_RCC_OscConfig+0x4c4>)
 8002ae0:	6a1b      	ldr	r3, [r3, #32]
 8002ae2:	4a5a      	ldr	r2, [pc, #360]	@ (8002c4c <HAL_RCC_OscConfig+0x4c4>)
 8002ae4:	f023 0301 	bic.w	r3, r3, #1
 8002ae8:	6213      	str	r3, [r2, #32]
 8002aea:	4b58      	ldr	r3, [pc, #352]	@ (8002c4c <HAL_RCC_OscConfig+0x4c4>)
 8002aec:	6a1b      	ldr	r3, [r3, #32]
 8002aee:	4a57      	ldr	r2, [pc, #348]	@ (8002c4c <HAL_RCC_OscConfig+0x4c4>)
 8002af0:	f023 0304 	bic.w	r3, r3, #4
 8002af4:	6213      	str	r3, [r2, #32]
    /* Check the LSE State */
    if (RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 8002af6:	687b      	ldr	r3, [r7, #4]
 8002af8:	68db      	ldr	r3, [r3, #12]
 8002afa:	2b00      	cmp	r3, #0
 8002afc:	d015      	beq.n	8002b2a <HAL_RCC_OscConfig+0x3a2>
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8002afe:	f7fe fda1 	bl	8001644 <HAL_GetTick>
 8002b02:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8002b04:	e00a      	b.n	8002b1c <HAL_RCC_OscConfig+0x394>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8002b06:	f7fe fd9d 	bl	8001644 <HAL_GetTick>
 8002b0a:	4602      	mov	r2, r0
 8002b0c:	693b      	ldr	r3, [r7, #16]
 8002b0e:	1ad3      	subs	r3, r2, r3
 8002b10:	f241 3288 	movw	r2, #5000	@ 0x1388
 8002b14:	4293      	cmp	r3, r2
 8002b16:	d901      	bls.n	8002b1c <HAL_RCC_OscConfig+0x394>
        {
          return HAL_TIMEOUT;
 8002b18:	2303      	movs	r3, #3
 8002b1a:	e0b1      	b.n	8002c80 <HAL_RCC_OscConfig+0x4f8>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8002b1c:	4b4b      	ldr	r3, [pc, #300]	@ (8002c4c <HAL_RCC_OscConfig+0x4c4>)
 8002b1e:	6a1b      	ldr	r3, [r3, #32]
 8002b20:	f003 0302 	and.w	r3, r3, #2
 8002b24:	2b00      	cmp	r3, #0
 8002b26:	d0ee      	beq.n	8002b06 <HAL_RCC_OscConfig+0x37e>
 8002b28:	e014      	b.n	8002b54 <HAL_RCC_OscConfig+0x3cc>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8002b2a:	f7fe fd8b 	bl	8001644 <HAL_GetTick>
 8002b2e:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8002b30:	e00a      	b.n	8002b48 <HAL_RCC_OscConfig+0x3c0>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8002b32:	f7fe fd87 	bl	8001644 <HAL_GetTick>
 8002b36:	4602      	mov	r2, r0
 8002b38:	693b      	ldr	r3, [r7, #16]
 8002b3a:	1ad3      	subs	r3, r2, r3
 8002b3c:	f241 3288 	movw	r2, #5000	@ 0x1388
 8002b40:	4293      	cmp	r3, r2
 8002b42:	d901      	bls.n	8002b48 <HAL_RCC_OscConfig+0x3c0>
        {
          return HAL_TIMEOUT;
 8002b44:	2303      	movs	r3, #3
 8002b46:	e09b      	b.n	8002c80 <HAL_RCC_OscConfig+0x4f8>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8002b48:	4b40      	ldr	r3, [pc, #256]	@ (8002c4c <HAL_RCC_OscConfig+0x4c4>)
 8002b4a:	6a1b      	ldr	r3, [r3, #32]
 8002b4c:	f003 0302 	and.w	r3, r3, #2
 8002b50:	2b00      	cmp	r3, #0
 8002b52:	d1ee      	bne.n	8002b32 <HAL_RCC_OscConfig+0x3aa>
        }
      }
    }

    /* Require to disable power clock if necessary */
    if (pwrclkchanged == SET)
 8002b54:	7dfb      	ldrb	r3, [r7, #23]
 8002b56:	2b01      	cmp	r3, #1
 8002b58:	d105      	bne.n	8002b66 <HAL_RCC_OscConfig+0x3de>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8002b5a:	4b3c      	ldr	r3, [pc, #240]	@ (8002c4c <HAL_RCC_OscConfig+0x4c4>)
 8002b5c:	69db      	ldr	r3, [r3, #28]
 8002b5e:	4a3b      	ldr	r2, [pc, #236]	@ (8002c4c <HAL_RCC_OscConfig+0x4c4>)
 8002b60:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8002b64:	61d3      	str	r3, [r2, #28]

#endif /* RCC_CR_PLL2ON */
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8002b66:	687b      	ldr	r3, [r7, #4]
 8002b68:	69db      	ldr	r3, [r3, #28]
 8002b6a:	2b00      	cmp	r3, #0
 8002b6c:	f000 8087 	beq.w	8002c7e <HAL_RCC_OscConfig+0x4f6>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8002b70:	4b36      	ldr	r3, [pc, #216]	@ (8002c4c <HAL_RCC_OscConfig+0x4c4>)
 8002b72:	685b      	ldr	r3, [r3, #4]
 8002b74:	f003 030c 	and.w	r3, r3, #12
 8002b78:	2b08      	cmp	r3, #8
 8002b7a:	d061      	beq.n	8002c40 <HAL_RCC_OscConfig+0x4b8>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8002b7c:	687b      	ldr	r3, [r7, #4]
 8002b7e:	69db      	ldr	r3, [r3, #28]
 8002b80:	2b02      	cmp	r3, #2
 8002b82:	d146      	bne.n	8002c12 <HAL_RCC_OscConfig+0x48a>
        /* Check the parameters */
        assert_param(IS_RCC_PLLSOURCE(RCC_OscInitStruct->PLL.PLLSource));
        assert_param(IS_RCC_PLL_MUL(RCC_OscInitStruct->PLL.PLLMUL));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8002b84:	4b33      	ldr	r3, [pc, #204]	@ (8002c54 <HAL_RCC_OscConfig+0x4cc>)
 8002b86:	2200      	movs	r2, #0
 8002b88:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002b8a:	f7fe fd5b 	bl	8001644 <HAL_GetTick>
 8002b8e:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8002b90:	e008      	b.n	8002ba4 <HAL_RCC_OscConfig+0x41c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8002b92:	f7fe fd57 	bl	8001644 <HAL_GetTick>
 8002b96:	4602      	mov	r2, r0
 8002b98:	693b      	ldr	r3, [r7, #16]
 8002b9a:	1ad3      	subs	r3, r2, r3
 8002b9c:	2b02      	cmp	r3, #2
 8002b9e:	d901      	bls.n	8002ba4 <HAL_RCC_OscConfig+0x41c>
          {
            return HAL_TIMEOUT;
 8002ba0:	2303      	movs	r3, #3
 8002ba2:	e06d      	b.n	8002c80 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8002ba4:	4b29      	ldr	r3, [pc, #164]	@ (8002c4c <HAL_RCC_OscConfig+0x4c4>)
 8002ba6:	681b      	ldr	r3, [r3, #0]
 8002ba8:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8002bac:	2b00      	cmp	r3, #0
 8002bae:	d1f0      	bne.n	8002b92 <HAL_RCC_OscConfig+0x40a>
          }
        }

        /* Configure the HSE prediv factor --------------------------------*/
        /* It can be written only when the PLL is disabled. Not used in PLL source is different than HSE */
        if (RCC_OscInitStruct->PLL.PLLSource == RCC_PLLSOURCE_HSE)
 8002bb0:	687b      	ldr	r3, [r7, #4]
 8002bb2:	6a1b      	ldr	r3, [r3, #32]
 8002bb4:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8002bb8:	d108      	bne.n	8002bcc <HAL_RCC_OscConfig+0x444>
          /* Set PREDIV1 source */
          SET_BIT(RCC->CFGR2, RCC_OscInitStruct->Prediv1Source);
#endif /* RCC_CFGR2_PREDIV1SRC */

          /* Set PREDIV1 Value */
          __HAL_RCC_HSE_PREDIV_CONFIG(RCC_OscInitStruct->HSEPredivValue);
 8002bba:	4b24      	ldr	r3, [pc, #144]	@ (8002c4c <HAL_RCC_OscConfig+0x4c4>)
 8002bbc:	685b      	ldr	r3, [r3, #4]
 8002bbe:	f423 3200 	bic.w	r2, r3, #131072	@ 0x20000
 8002bc2:	687b      	ldr	r3, [r7, #4]
 8002bc4:	689b      	ldr	r3, [r3, #8]
 8002bc6:	4921      	ldr	r1, [pc, #132]	@ (8002c4c <HAL_RCC_OscConfig+0x4c4>)
 8002bc8:	4313      	orrs	r3, r2
 8002bca:	604b      	str	r3, [r1, #4]
        }

        /* Configure the main PLL clock source and multiplication factors. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8002bcc:	4b1f      	ldr	r3, [pc, #124]	@ (8002c4c <HAL_RCC_OscConfig+0x4c4>)
 8002bce:	685b      	ldr	r3, [r3, #4]
 8002bd0:	f423 1274 	bic.w	r2, r3, #3997696	@ 0x3d0000
 8002bd4:	687b      	ldr	r3, [r7, #4]
 8002bd6:	6a19      	ldr	r1, [r3, #32]
 8002bd8:	687b      	ldr	r3, [r7, #4]
 8002bda:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002bdc:	430b      	orrs	r3, r1
 8002bde:	491b      	ldr	r1, [pc, #108]	@ (8002c4c <HAL_RCC_OscConfig+0x4c4>)
 8002be0:	4313      	orrs	r3, r2
 8002be2:	604b      	str	r3, [r1, #4]
                             RCC_OscInitStruct->PLL.PLLMUL);
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8002be4:	4b1b      	ldr	r3, [pc, #108]	@ (8002c54 <HAL_RCC_OscConfig+0x4cc>)
 8002be6:	2201      	movs	r2, #1
 8002be8:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002bea:	f7fe fd2b 	bl	8001644 <HAL_GetTick>
 8002bee:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 8002bf0:	e008      	b.n	8002c04 <HAL_RCC_OscConfig+0x47c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8002bf2:	f7fe fd27 	bl	8001644 <HAL_GetTick>
 8002bf6:	4602      	mov	r2, r0
 8002bf8:	693b      	ldr	r3, [r7, #16]
 8002bfa:	1ad3      	subs	r3, r2, r3
 8002bfc:	2b02      	cmp	r3, #2
 8002bfe:	d901      	bls.n	8002c04 <HAL_RCC_OscConfig+0x47c>
          {
            return HAL_TIMEOUT;
 8002c00:	2303      	movs	r3, #3
 8002c02:	e03d      	b.n	8002c80 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 8002c04:	4b11      	ldr	r3, [pc, #68]	@ (8002c4c <HAL_RCC_OscConfig+0x4c4>)
 8002c06:	681b      	ldr	r3, [r3, #0]
 8002c08:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8002c0c:	2b00      	cmp	r3, #0
 8002c0e:	d0f0      	beq.n	8002bf2 <HAL_RCC_OscConfig+0x46a>
 8002c10:	e035      	b.n	8002c7e <HAL_RCC_OscConfig+0x4f6>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8002c12:	4b10      	ldr	r3, [pc, #64]	@ (8002c54 <HAL_RCC_OscConfig+0x4cc>)
 8002c14:	2200      	movs	r2, #0
 8002c16:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002c18:	f7fe fd14 	bl	8001644 <HAL_GetTick>
 8002c1c:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8002c1e:	e008      	b.n	8002c32 <HAL_RCC_OscConfig+0x4aa>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8002c20:	f7fe fd10 	bl	8001644 <HAL_GetTick>
 8002c24:	4602      	mov	r2, r0
 8002c26:	693b      	ldr	r3, [r7, #16]
 8002c28:	1ad3      	subs	r3, r2, r3
 8002c2a:	2b02      	cmp	r3, #2
 8002c2c:	d901      	bls.n	8002c32 <HAL_RCC_OscConfig+0x4aa>
          {
            return HAL_TIMEOUT;
 8002c2e:	2303      	movs	r3, #3
 8002c30:	e026      	b.n	8002c80 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8002c32:	4b06      	ldr	r3, [pc, #24]	@ (8002c4c <HAL_RCC_OscConfig+0x4c4>)
 8002c34:	681b      	ldr	r3, [r3, #0]
 8002c36:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8002c3a:	2b00      	cmp	r3, #0
 8002c3c:	d1f0      	bne.n	8002c20 <HAL_RCC_OscConfig+0x498>
 8002c3e:	e01e      	b.n	8002c7e <HAL_RCC_OscConfig+0x4f6>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8002c40:	687b      	ldr	r3, [r7, #4]
 8002c42:	69db      	ldr	r3, [r3, #28]
 8002c44:	2b01      	cmp	r3, #1
 8002c46:	d107      	bne.n	8002c58 <HAL_RCC_OscConfig+0x4d0>
      {
        return HAL_ERROR;
 8002c48:	2301      	movs	r3, #1
 8002c4a:	e019      	b.n	8002c80 <HAL_RCC_OscConfig+0x4f8>
 8002c4c:	40021000 	.word	0x40021000
 8002c50:	40007000 	.word	0x40007000
 8002c54:	42420060 	.word	0x42420060
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->CFGR;
 8002c58:	4b0b      	ldr	r3, [pc, #44]	@ (8002c88 <HAL_RCC_OscConfig+0x500>)
 8002c5a:	685b      	ldr	r3, [r3, #4]
 8002c5c:	60fb      	str	r3, [r7, #12]
        if ((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8002c5e:	68fb      	ldr	r3, [r7, #12]
 8002c60:	f403 3280 	and.w	r2, r3, #65536	@ 0x10000
 8002c64:	687b      	ldr	r3, [r7, #4]
 8002c66:	6a1b      	ldr	r3, [r3, #32]
 8002c68:	429a      	cmp	r2, r3
 8002c6a:	d106      	bne.n	8002c7a <HAL_RCC_OscConfig+0x4f2>
            (READ_BIT(pll_config, RCC_CFGR_PLLMULL) != RCC_OscInitStruct->PLL.PLLMUL))
 8002c6c:	68fb      	ldr	r3, [r7, #12]
 8002c6e:	f403 1270 	and.w	r2, r3, #3932160	@ 0x3c0000
 8002c72:	687b      	ldr	r3, [r7, #4]
 8002c74:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
        if ((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8002c76:	429a      	cmp	r2, r3
 8002c78:	d001      	beq.n	8002c7e <HAL_RCC_OscConfig+0x4f6>
        {
          return HAL_ERROR;
 8002c7a:	2301      	movs	r3, #1
 8002c7c:	e000      	b.n	8002c80 <HAL_RCC_OscConfig+0x4f8>
        }
      }
    }
  }

  return HAL_OK;
 8002c7e:	2300      	movs	r3, #0
}
 8002c80:	4618      	mov	r0, r3
 8002c82:	3718      	adds	r7, #24
 8002c84:	46bd      	mov	sp, r7
 8002c86:	bd80      	pop	{r7, pc}
 8002c88:	40021000 	.word	0x40021000

08002c8c <HAL_RCC_ClockConfig>:
  *         You can use @ref HAL_RCC_GetClockConfig() function to know which clock is
  *         currently used as system clock source.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8002c8c:	b580      	push	{r7, lr}
 8002c8e:	b084      	sub	sp, #16
 8002c90:	af00      	add	r7, sp, #0
 8002c92:	6078      	str	r0, [r7, #4]
 8002c94:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 8002c96:	687b      	ldr	r3, [r7, #4]
 8002c98:	2b00      	cmp	r3, #0
 8002c9a:	d101      	bne.n	8002ca0 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8002c9c:	2301      	movs	r3, #1
 8002c9e:	e0d0      	b.n	8002e42 <HAL_RCC_ClockConfig+0x1b6>
  must be correctly programmed according to the frequency of the CPU clock
    (HCLK) of the device. */

#if defined(FLASH_ACR_LATENCY)
  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 8002ca0:	4b6a      	ldr	r3, [pc, #424]	@ (8002e4c <HAL_RCC_ClockConfig+0x1c0>)
 8002ca2:	681b      	ldr	r3, [r3, #0]
 8002ca4:	f003 0307 	and.w	r3, r3, #7
 8002ca8:	683a      	ldr	r2, [r7, #0]
 8002caa:	429a      	cmp	r2, r3
 8002cac:	d910      	bls.n	8002cd0 <HAL_RCC_ClockConfig+0x44>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8002cae:	4b67      	ldr	r3, [pc, #412]	@ (8002e4c <HAL_RCC_ClockConfig+0x1c0>)
 8002cb0:	681b      	ldr	r3, [r3, #0]
 8002cb2:	f023 0207 	bic.w	r2, r3, #7
 8002cb6:	4965      	ldr	r1, [pc, #404]	@ (8002e4c <HAL_RCC_ClockConfig+0x1c0>)
 8002cb8:	683b      	ldr	r3, [r7, #0]
 8002cba:	4313      	orrs	r3, r2
 8002cbc:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8002cbe:	4b63      	ldr	r3, [pc, #396]	@ (8002e4c <HAL_RCC_ClockConfig+0x1c0>)
 8002cc0:	681b      	ldr	r3, [r3, #0]
 8002cc2:	f003 0307 	and.w	r3, r3, #7
 8002cc6:	683a      	ldr	r2, [r7, #0]
 8002cc8:	429a      	cmp	r2, r3
 8002cca:	d001      	beq.n	8002cd0 <HAL_RCC_ClockConfig+0x44>
  {
    return HAL_ERROR;
 8002ccc:	2301      	movs	r3, #1
 8002cce:	e0b8      	b.n	8002e42 <HAL_RCC_ClockConfig+0x1b6>
  }
}

#endif /* FLASH_ACR_LATENCY */
/*-------------------------- HCLK Configuration --------------------------*/
if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8002cd0:	687b      	ldr	r3, [r7, #4]
 8002cd2:	681b      	ldr	r3, [r3, #0]
 8002cd4:	f003 0302 	and.w	r3, r3, #2
 8002cd8:	2b00      	cmp	r3, #0
 8002cda:	d020      	beq.n	8002d1e <HAL_RCC_ClockConfig+0x92>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
    a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8002cdc:	687b      	ldr	r3, [r7, #4]
 8002cde:	681b      	ldr	r3, [r3, #0]
 8002ce0:	f003 0304 	and.w	r3, r3, #4
 8002ce4:	2b00      	cmp	r3, #0
 8002ce6:	d005      	beq.n	8002cf4 <HAL_RCC_ClockConfig+0x68>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8002ce8:	4b59      	ldr	r3, [pc, #356]	@ (8002e50 <HAL_RCC_ClockConfig+0x1c4>)
 8002cea:	685b      	ldr	r3, [r3, #4]
 8002cec:	4a58      	ldr	r2, [pc, #352]	@ (8002e50 <HAL_RCC_ClockConfig+0x1c4>)
 8002cee:	f443 63e0 	orr.w	r3, r3, #1792	@ 0x700
 8002cf2:	6053      	str	r3, [r2, #4]
    }

    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8002cf4:	687b      	ldr	r3, [r7, #4]
 8002cf6:	681b      	ldr	r3, [r3, #0]
 8002cf8:	f003 0308 	and.w	r3, r3, #8
 8002cfc:	2b00      	cmp	r3, #0
 8002cfe:	d005      	beq.n	8002d0c <HAL_RCC_ClockConfig+0x80>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8002d00:	4b53      	ldr	r3, [pc, #332]	@ (8002e50 <HAL_RCC_ClockConfig+0x1c4>)
 8002d02:	685b      	ldr	r3, [r3, #4]
 8002d04:	4a52      	ldr	r2, [pc, #328]	@ (8002e50 <HAL_RCC_ClockConfig+0x1c4>)
 8002d06:	f443 5360 	orr.w	r3, r3, #14336	@ 0x3800
 8002d0a:	6053      	str	r3, [r2, #4]
    }

    /* Set the new HCLK clock divider */
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8002d0c:	4b50      	ldr	r3, [pc, #320]	@ (8002e50 <HAL_RCC_ClockConfig+0x1c4>)
 8002d0e:	685b      	ldr	r3, [r3, #4]
 8002d10:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8002d14:	687b      	ldr	r3, [r7, #4]
 8002d16:	689b      	ldr	r3, [r3, #8]
 8002d18:	494d      	ldr	r1, [pc, #308]	@ (8002e50 <HAL_RCC_ClockConfig+0x1c4>)
 8002d1a:	4313      	orrs	r3, r2
 8002d1c:	604b      	str	r3, [r1, #4]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8002d1e:	687b      	ldr	r3, [r7, #4]
 8002d20:	681b      	ldr	r3, [r3, #0]
 8002d22:	f003 0301 	and.w	r3, r3, #1
 8002d26:	2b00      	cmp	r3, #0
 8002d28:	d040      	beq.n	8002dac <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8002d2a:	687b      	ldr	r3, [r7, #4]
 8002d2c:	685b      	ldr	r3, [r3, #4]
 8002d2e:	2b01      	cmp	r3, #1
 8002d30:	d107      	bne.n	8002d42 <HAL_RCC_ClockConfig+0xb6>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8002d32:	4b47      	ldr	r3, [pc, #284]	@ (8002e50 <HAL_RCC_ClockConfig+0x1c4>)
 8002d34:	681b      	ldr	r3, [r3, #0]
 8002d36:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8002d3a:	2b00      	cmp	r3, #0
 8002d3c:	d115      	bne.n	8002d6a <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8002d3e:	2301      	movs	r3, #1
 8002d40:	e07f      	b.n	8002e42 <HAL_RCC_ClockConfig+0x1b6>
      }
    }
    /* PLL is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8002d42:	687b      	ldr	r3, [r7, #4]
 8002d44:	685b      	ldr	r3, [r3, #4]
 8002d46:	2b02      	cmp	r3, #2
 8002d48:	d107      	bne.n	8002d5a <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8002d4a:	4b41      	ldr	r3, [pc, #260]	@ (8002e50 <HAL_RCC_ClockConfig+0x1c4>)
 8002d4c:	681b      	ldr	r3, [r3, #0]
 8002d4e:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8002d52:	2b00      	cmp	r3, #0
 8002d54:	d109      	bne.n	8002d6a <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8002d56:	2301      	movs	r3, #1
 8002d58:	e073      	b.n	8002e42 <HAL_RCC_ClockConfig+0x1b6>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8002d5a:	4b3d      	ldr	r3, [pc, #244]	@ (8002e50 <HAL_RCC_ClockConfig+0x1c4>)
 8002d5c:	681b      	ldr	r3, [r3, #0]
 8002d5e:	f003 0302 	and.w	r3, r3, #2
 8002d62:	2b00      	cmp	r3, #0
 8002d64:	d101      	bne.n	8002d6a <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8002d66:	2301      	movs	r3, #1
 8002d68:	e06b      	b.n	8002e42 <HAL_RCC_ClockConfig+0x1b6>
      }
    }
    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8002d6a:	4b39      	ldr	r3, [pc, #228]	@ (8002e50 <HAL_RCC_ClockConfig+0x1c4>)
 8002d6c:	685b      	ldr	r3, [r3, #4]
 8002d6e:	f023 0203 	bic.w	r2, r3, #3
 8002d72:	687b      	ldr	r3, [r7, #4]
 8002d74:	685b      	ldr	r3, [r3, #4]
 8002d76:	4936      	ldr	r1, [pc, #216]	@ (8002e50 <HAL_RCC_ClockConfig+0x1c4>)
 8002d78:	4313      	orrs	r3, r2
 8002d7a:	604b      	str	r3, [r1, #4]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8002d7c:	f7fe fc62 	bl	8001644 <HAL_GetTick>
 8002d80:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8002d82:	e00a      	b.n	8002d9a <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8002d84:	f7fe fc5e 	bl	8001644 <HAL_GetTick>
 8002d88:	4602      	mov	r2, r0
 8002d8a:	68fb      	ldr	r3, [r7, #12]
 8002d8c:	1ad3      	subs	r3, r2, r3
 8002d8e:	f241 3288 	movw	r2, #5000	@ 0x1388
 8002d92:	4293      	cmp	r3, r2
 8002d94:	d901      	bls.n	8002d9a <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 8002d96:	2303      	movs	r3, #3
 8002d98:	e053      	b.n	8002e42 <HAL_RCC_ClockConfig+0x1b6>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8002d9a:	4b2d      	ldr	r3, [pc, #180]	@ (8002e50 <HAL_RCC_ClockConfig+0x1c4>)
 8002d9c:	685b      	ldr	r3, [r3, #4]
 8002d9e:	f003 020c 	and.w	r2, r3, #12
 8002da2:	687b      	ldr	r3, [r7, #4]
 8002da4:	685b      	ldr	r3, [r3, #4]
 8002da6:	009b      	lsls	r3, r3, #2
 8002da8:	429a      	cmp	r2, r3
 8002daa:	d1eb      	bne.n	8002d84 <HAL_RCC_ClockConfig+0xf8>
    }
  }

#if defined(FLASH_ACR_LATENCY)
  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 8002dac:	4b27      	ldr	r3, [pc, #156]	@ (8002e4c <HAL_RCC_ClockConfig+0x1c0>)
 8002dae:	681b      	ldr	r3, [r3, #0]
 8002db0:	f003 0307 	and.w	r3, r3, #7
 8002db4:	683a      	ldr	r2, [r7, #0]
 8002db6:	429a      	cmp	r2, r3
 8002db8:	d210      	bcs.n	8002ddc <HAL_RCC_ClockConfig+0x150>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8002dba:	4b24      	ldr	r3, [pc, #144]	@ (8002e4c <HAL_RCC_ClockConfig+0x1c0>)
 8002dbc:	681b      	ldr	r3, [r3, #0]
 8002dbe:	f023 0207 	bic.w	r2, r3, #7
 8002dc2:	4922      	ldr	r1, [pc, #136]	@ (8002e4c <HAL_RCC_ClockConfig+0x1c0>)
 8002dc4:	683b      	ldr	r3, [r7, #0]
 8002dc6:	4313      	orrs	r3, r2
 8002dc8:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8002dca:	4b20      	ldr	r3, [pc, #128]	@ (8002e4c <HAL_RCC_ClockConfig+0x1c0>)
 8002dcc:	681b      	ldr	r3, [r3, #0]
 8002dce:	f003 0307 	and.w	r3, r3, #7
 8002dd2:	683a      	ldr	r2, [r7, #0]
 8002dd4:	429a      	cmp	r2, r3
 8002dd6:	d001      	beq.n	8002ddc <HAL_RCC_ClockConfig+0x150>
  {
    return HAL_ERROR;
 8002dd8:	2301      	movs	r3, #1
 8002dda:	e032      	b.n	8002e42 <HAL_RCC_ClockConfig+0x1b6>
  }
}
#endif /* FLASH_ACR_LATENCY */

/*-------------------------- PCLK1 Configuration ---------------------------*/
if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8002ddc:	687b      	ldr	r3, [r7, #4]
 8002dde:	681b      	ldr	r3, [r3, #0]
 8002de0:	f003 0304 	and.w	r3, r3, #4
 8002de4:	2b00      	cmp	r3, #0
 8002de6:	d008      	beq.n	8002dfa <HAL_RCC_ClockConfig+0x16e>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8002de8:	4b19      	ldr	r3, [pc, #100]	@ (8002e50 <HAL_RCC_ClockConfig+0x1c4>)
 8002dea:	685b      	ldr	r3, [r3, #4]
 8002dec:	f423 62e0 	bic.w	r2, r3, #1792	@ 0x700
 8002df0:	687b      	ldr	r3, [r7, #4]
 8002df2:	68db      	ldr	r3, [r3, #12]
 8002df4:	4916      	ldr	r1, [pc, #88]	@ (8002e50 <HAL_RCC_ClockConfig+0x1c4>)
 8002df6:	4313      	orrs	r3, r2
 8002df8:	604b      	str	r3, [r1, #4]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8002dfa:	687b      	ldr	r3, [r7, #4]
 8002dfc:	681b      	ldr	r3, [r3, #0]
 8002dfe:	f003 0308 	and.w	r3, r3, #8
 8002e02:	2b00      	cmp	r3, #0
 8002e04:	d009      	beq.n	8002e1a <HAL_RCC_ClockConfig+0x18e>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3));
 8002e06:	4b12      	ldr	r3, [pc, #72]	@ (8002e50 <HAL_RCC_ClockConfig+0x1c4>)
 8002e08:	685b      	ldr	r3, [r3, #4]
 8002e0a:	f423 5260 	bic.w	r2, r3, #14336	@ 0x3800
 8002e0e:	687b      	ldr	r3, [r7, #4]
 8002e10:	691b      	ldr	r3, [r3, #16]
 8002e12:	00db      	lsls	r3, r3, #3
 8002e14:	490e      	ldr	r1, [pc, #56]	@ (8002e50 <HAL_RCC_ClockConfig+0x1c4>)
 8002e16:	4313      	orrs	r3, r2
 8002e18:	604b      	str	r3, [r1, #4]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 8002e1a:	f000 f821 	bl	8002e60 <HAL_RCC_GetSysClockFreq>
 8002e1e:	4602      	mov	r2, r0
 8002e20:	4b0b      	ldr	r3, [pc, #44]	@ (8002e50 <HAL_RCC_ClockConfig+0x1c4>)
 8002e22:	685b      	ldr	r3, [r3, #4]
 8002e24:	091b      	lsrs	r3, r3, #4
 8002e26:	f003 030f 	and.w	r3, r3, #15
 8002e2a:	490a      	ldr	r1, [pc, #40]	@ (8002e54 <HAL_RCC_ClockConfig+0x1c8>)
 8002e2c:	5ccb      	ldrb	r3, [r1, r3]
 8002e2e:	fa22 f303 	lsr.w	r3, r2, r3
 8002e32:	4a09      	ldr	r2, [pc, #36]	@ (8002e58 <HAL_RCC_ClockConfig+0x1cc>)
 8002e34:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  HAL_InitTick(uwTickPrio);
 8002e36:	4b09      	ldr	r3, [pc, #36]	@ (8002e5c <HAL_RCC_ClockConfig+0x1d0>)
 8002e38:	681b      	ldr	r3, [r3, #0]
 8002e3a:	4618      	mov	r0, r3
 8002e3c:	f7fe f882 	bl	8000f44 <HAL_InitTick>

  return HAL_OK;
 8002e40:	2300      	movs	r3, #0
}
 8002e42:	4618      	mov	r0, r3
 8002e44:	3710      	adds	r7, #16
 8002e46:	46bd      	mov	sp, r7
 8002e48:	bd80      	pop	{r7, pc}
 8002e4a:	bf00      	nop
 8002e4c:	40022000 	.word	0x40022000
 8002e50:	40021000 	.word	0x40021000
 8002e54:	0800af58 	.word	0x0800af58
 8002e58:	20000018 	.word	0x20000018
 8002e5c:	2000001c 	.word	0x2000001c

08002e60 <HAL_RCC_GetSysClockFreq>:
  *         right SYSCLK value. Otherwise, any configuration based on this function will be incorrect.
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8002e60:	b480      	push	{r7}
 8002e62:	b087      	sub	sp, #28
 8002e64:	af00      	add	r7, sp, #0
#else
  static const uint8_t aPredivFactorTable[2U] = {1, 2};
#endif /*RCC_CFGR2_PREDIV1*/

#endif
  uint32_t tmpreg = 0U, prediv = 0U, pllclk = 0U, pllmul = 0U;
 8002e66:	2300      	movs	r3, #0
 8002e68:	60fb      	str	r3, [r7, #12]
 8002e6a:	2300      	movs	r3, #0
 8002e6c:	60bb      	str	r3, [r7, #8]
 8002e6e:	2300      	movs	r3, #0
 8002e70:	617b      	str	r3, [r7, #20]
 8002e72:	2300      	movs	r3, #0
 8002e74:	607b      	str	r3, [r7, #4]
  uint32_t sysclockfreq = 0U;
 8002e76:	2300      	movs	r3, #0
 8002e78:	613b      	str	r3, [r7, #16]
#if defined(RCC_CFGR2_PREDIV1SRC)
  uint32_t prediv2 = 0U, pll2mul = 0U;
#endif /*RCC_CFGR2_PREDIV1SRC*/

  tmpreg = RCC->CFGR;
 8002e7a:	4b1e      	ldr	r3, [pc, #120]	@ (8002ef4 <HAL_RCC_GetSysClockFreq+0x94>)
 8002e7c:	685b      	ldr	r3, [r3, #4]
 8002e7e:	60fb      	str	r3, [r7, #12]

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (tmpreg & RCC_CFGR_SWS)
 8002e80:	68fb      	ldr	r3, [r7, #12]
 8002e82:	f003 030c 	and.w	r3, r3, #12
 8002e86:	2b04      	cmp	r3, #4
 8002e88:	d002      	beq.n	8002e90 <HAL_RCC_GetSysClockFreq+0x30>
 8002e8a:	2b08      	cmp	r3, #8
 8002e8c:	d003      	beq.n	8002e96 <HAL_RCC_GetSysClockFreq+0x36>
 8002e8e:	e027      	b.n	8002ee0 <HAL_RCC_GetSysClockFreq+0x80>
  {
    case RCC_SYSCLKSOURCE_STATUS_HSE:  /* HSE used as system clock */
    {
      sysclockfreq = HSE_VALUE;
 8002e90:	4b19      	ldr	r3, [pc, #100]	@ (8002ef8 <HAL_RCC_GetSysClockFreq+0x98>)
 8002e92:	613b      	str	r3, [r7, #16]
      break;
 8002e94:	e027      	b.n	8002ee6 <HAL_RCC_GetSysClockFreq+0x86>
    }
    case RCC_SYSCLKSOURCE_STATUS_PLLCLK:  /* PLL used as system clock */
    {
      pllmul = aPLLMULFactorTable[(uint32_t)(tmpreg & RCC_CFGR_PLLMULL) >> RCC_CFGR_PLLMULL_Pos];
 8002e96:	68fb      	ldr	r3, [r7, #12]
 8002e98:	0c9b      	lsrs	r3, r3, #18
 8002e9a:	f003 030f 	and.w	r3, r3, #15
 8002e9e:	4a17      	ldr	r2, [pc, #92]	@ (8002efc <HAL_RCC_GetSysClockFreq+0x9c>)
 8002ea0:	5cd3      	ldrb	r3, [r2, r3]
 8002ea2:	607b      	str	r3, [r7, #4]
      if ((tmpreg & RCC_CFGR_PLLSRC) != RCC_PLLSOURCE_HSI_DIV2)
 8002ea4:	68fb      	ldr	r3, [r7, #12]
 8002ea6:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8002eaa:	2b00      	cmp	r3, #0
 8002eac:	d010      	beq.n	8002ed0 <HAL_RCC_GetSysClockFreq+0x70>
      {
#if defined(RCC_CFGR2_PREDIV1)
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR2 & RCC_CFGR2_PREDIV1) >> RCC_CFGR2_PREDIV1_Pos];
#else
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR & RCC_CFGR_PLLXTPRE) >> RCC_CFGR_PLLXTPRE_Pos];
 8002eae:	4b11      	ldr	r3, [pc, #68]	@ (8002ef4 <HAL_RCC_GetSysClockFreq+0x94>)
 8002eb0:	685b      	ldr	r3, [r3, #4]
 8002eb2:	0c5b      	lsrs	r3, r3, #17
 8002eb4:	f003 0301 	and.w	r3, r3, #1
 8002eb8:	4a11      	ldr	r2, [pc, #68]	@ (8002f00 <HAL_RCC_GetSysClockFreq+0xa0>)
 8002eba:	5cd3      	ldrb	r3, [r2, r3]
 8002ebc:	60bb      	str	r3, [r7, #8]
        {
          pllclk = pllclk / 2;
        }
#else
        /* HSE used as PLL clock source : PLLCLK = HSE/PREDIV1 * PLLMUL */
        pllclk = (uint32_t)((HSE_VALUE  * pllmul) / prediv);
 8002ebe:	687b      	ldr	r3, [r7, #4]
 8002ec0:	4a0d      	ldr	r2, [pc, #52]	@ (8002ef8 <HAL_RCC_GetSysClockFreq+0x98>)
 8002ec2:	fb03 f202 	mul.w	r2, r3, r2
 8002ec6:	68bb      	ldr	r3, [r7, #8]
 8002ec8:	fbb2 f3f3 	udiv	r3, r2, r3
 8002ecc:	617b      	str	r3, [r7, #20]
 8002ece:	e004      	b.n	8002eda <HAL_RCC_GetSysClockFreq+0x7a>
#endif /*RCC_CFGR2_PREDIV1SRC*/
      }
      else
      {
        /* HSI used as PLL clock source : PLLCLK = HSI/2 * PLLMUL */
        pllclk = (uint32_t)((HSI_VALUE >> 1) * pllmul);
 8002ed0:	687b      	ldr	r3, [r7, #4]
 8002ed2:	4a0c      	ldr	r2, [pc, #48]	@ (8002f04 <HAL_RCC_GetSysClockFreq+0xa4>)
 8002ed4:	fb02 f303 	mul.w	r3, r2, r3
 8002ed8:	617b      	str	r3, [r7, #20]
      }
      sysclockfreq = pllclk;
 8002eda:	697b      	ldr	r3, [r7, #20]
 8002edc:	613b      	str	r3, [r7, #16]
      break;
 8002ede:	e002      	b.n	8002ee6 <HAL_RCC_GetSysClockFreq+0x86>
    }
    case RCC_SYSCLKSOURCE_STATUS_HSI:  /* HSI used as system clock source */
    default: /* HSI used as system clock */
    {
      sysclockfreq = HSI_VALUE;
 8002ee0:	4b05      	ldr	r3, [pc, #20]	@ (8002ef8 <HAL_RCC_GetSysClockFreq+0x98>)
 8002ee2:	613b      	str	r3, [r7, #16]
      break;
 8002ee4:	bf00      	nop
    }
  }
  return sysclockfreq;
 8002ee6:	693b      	ldr	r3, [r7, #16]
}
 8002ee8:	4618      	mov	r0, r3
 8002eea:	371c      	adds	r7, #28
 8002eec:	46bd      	mov	sp, r7
 8002eee:	bc80      	pop	{r7}
 8002ef0:	4770      	bx	lr
 8002ef2:	bf00      	nop
 8002ef4:	40021000 	.word	0x40021000
 8002ef8:	007a1200 	.word	0x007a1200
 8002efc:	0800af70 	.word	0x0800af70
 8002f00:	0800af80 	.word	0x0800af80
 8002f04:	003d0900 	.word	0x003d0900

08002f08 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8002f08:	b480      	push	{r7}
 8002f0a:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8002f0c:	4b02      	ldr	r3, [pc, #8]	@ (8002f18 <HAL_RCC_GetHCLKFreq+0x10>)
 8002f0e:	681b      	ldr	r3, [r3, #0]
}
 8002f10:	4618      	mov	r0, r3
 8002f12:	46bd      	mov	sp, r7
 8002f14:	bc80      	pop	{r7}
 8002f16:	4770      	bx	lr
 8002f18:	20000018 	.word	0x20000018

08002f1c <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8002f1c:	b580      	push	{r7, lr}
 8002f1e:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos]);
 8002f20:	f7ff fff2 	bl	8002f08 <HAL_RCC_GetHCLKFreq>
 8002f24:	4602      	mov	r2, r0
 8002f26:	4b05      	ldr	r3, [pc, #20]	@ (8002f3c <HAL_RCC_GetPCLK1Freq+0x20>)
 8002f28:	685b      	ldr	r3, [r3, #4]
 8002f2a:	0a1b      	lsrs	r3, r3, #8
 8002f2c:	f003 0307 	and.w	r3, r3, #7
 8002f30:	4903      	ldr	r1, [pc, #12]	@ (8002f40 <HAL_RCC_GetPCLK1Freq+0x24>)
 8002f32:	5ccb      	ldrb	r3, [r1, r3]
 8002f34:	fa22 f303 	lsr.w	r3, r2, r3
}
 8002f38:	4618      	mov	r0, r3
 8002f3a:	bd80      	pop	{r7, pc}
 8002f3c:	40021000 	.word	0x40021000
 8002f40:	0800af68 	.word	0x0800af68

08002f44 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8002f44:	b580      	push	{r7, lr}
 8002f46:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos]);
 8002f48:	f7ff ffde 	bl	8002f08 <HAL_RCC_GetHCLKFreq>
 8002f4c:	4602      	mov	r2, r0
 8002f4e:	4b05      	ldr	r3, [pc, #20]	@ (8002f64 <HAL_RCC_GetPCLK2Freq+0x20>)
 8002f50:	685b      	ldr	r3, [r3, #4]
 8002f52:	0adb      	lsrs	r3, r3, #11
 8002f54:	f003 0307 	and.w	r3, r3, #7
 8002f58:	4903      	ldr	r1, [pc, #12]	@ (8002f68 <HAL_RCC_GetPCLK2Freq+0x24>)
 8002f5a:	5ccb      	ldrb	r3, [r1, r3]
 8002f5c:	fa22 f303 	lsr.w	r3, r2, r3
}
 8002f60:	4618      	mov	r0, r3
 8002f62:	bd80      	pop	{r7, pc}
 8002f64:	40021000 	.word	0x40021000
 8002f68:	0800af68 	.word	0x0800af68

08002f6c <HAL_RCC_GetClockConfig>:
  * contains the current clock configuration.
  * @param  pFLatency Pointer on the Flash Latency.
  * @retval None
  */
void HAL_RCC_GetClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t *pFLatency)
{
 8002f6c:	b480      	push	{r7}
 8002f6e:	b083      	sub	sp, #12
 8002f70:	af00      	add	r7, sp, #0
 8002f72:	6078      	str	r0, [r7, #4]
 8002f74:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(RCC_ClkInitStruct != NULL);
  assert_param(pFLatency != NULL);

  /* Set all possible values for the Clock type parameter --------------------*/
  RCC_ClkInitStruct->ClockType = RCC_CLOCKTYPE_SYSCLK | RCC_CLOCKTYPE_HCLK | RCC_CLOCKTYPE_PCLK1 | RCC_CLOCKTYPE_PCLK2;
 8002f76:	687b      	ldr	r3, [r7, #4]
 8002f78:	220f      	movs	r2, #15
 8002f7a:	601a      	str	r2, [r3, #0]

  /* Get the SYSCLK configuration --------------------------------------------*/
  RCC_ClkInitStruct->SYSCLKSource = (uint32_t)(RCC->CFGR & RCC_CFGR_SW);
 8002f7c:	4b11      	ldr	r3, [pc, #68]	@ (8002fc4 <HAL_RCC_GetClockConfig+0x58>)
 8002f7e:	685b      	ldr	r3, [r3, #4]
 8002f80:	f003 0203 	and.w	r2, r3, #3
 8002f84:	687b      	ldr	r3, [r7, #4]
 8002f86:	605a      	str	r2, [r3, #4]

  /* Get the HCLK configuration ----------------------------------------------*/
  RCC_ClkInitStruct->AHBCLKDivider = (uint32_t)(RCC->CFGR & RCC_CFGR_HPRE);
 8002f88:	4b0e      	ldr	r3, [pc, #56]	@ (8002fc4 <HAL_RCC_GetClockConfig+0x58>)
 8002f8a:	685b      	ldr	r3, [r3, #4]
 8002f8c:	f003 02f0 	and.w	r2, r3, #240	@ 0xf0
 8002f90:	687b      	ldr	r3, [r7, #4]
 8002f92:	609a      	str	r2, [r3, #8]

  /* Get the APB1 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB1CLKDivider = (uint32_t)(RCC->CFGR & RCC_CFGR_PPRE1);
 8002f94:	4b0b      	ldr	r3, [pc, #44]	@ (8002fc4 <HAL_RCC_GetClockConfig+0x58>)
 8002f96:	685b      	ldr	r3, [r3, #4]
 8002f98:	f403 62e0 	and.w	r2, r3, #1792	@ 0x700
 8002f9c:	687b      	ldr	r3, [r7, #4]
 8002f9e:	60da      	str	r2, [r3, #12]

  /* Get the APB2 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB2CLKDivider = (uint32_t)((RCC->CFGR & RCC_CFGR_PPRE2) >> 3);
 8002fa0:	4b08      	ldr	r3, [pc, #32]	@ (8002fc4 <HAL_RCC_GetClockConfig+0x58>)
 8002fa2:	685b      	ldr	r3, [r3, #4]
 8002fa4:	08db      	lsrs	r3, r3, #3
 8002fa6:	f403 62e0 	and.w	r2, r3, #1792	@ 0x700
 8002faa:	687b      	ldr	r3, [r7, #4]
 8002fac:	611a      	str	r2, [r3, #16]

#if   defined(FLASH_ACR_LATENCY)
  /* Get the Flash Wait State (Latency) configuration ------------------------*/
  *pFLatency = (uint32_t)(FLASH->ACR & FLASH_ACR_LATENCY);
 8002fae:	4b06      	ldr	r3, [pc, #24]	@ (8002fc8 <HAL_RCC_GetClockConfig+0x5c>)
 8002fb0:	681b      	ldr	r3, [r3, #0]
 8002fb2:	f003 0207 	and.w	r2, r3, #7
 8002fb6:	683b      	ldr	r3, [r7, #0]
 8002fb8:	601a      	str	r2, [r3, #0]
#else
  /* For VALUE lines devices, only LATENCY_0 can be set*/
  *pFLatency = (uint32_t)FLASH_LATENCY_0;
#endif
}
 8002fba:	bf00      	nop
 8002fbc:	370c      	adds	r7, #12
 8002fbe:	46bd      	mov	sp, r7
 8002fc0:	bc80      	pop	{r7}
 8002fc2:	4770      	bx	lr
 8002fc4:	40021000 	.word	0x40021000
 8002fc8:	40022000 	.word	0x40022000

08002fcc <RCC_Delay>:
  * @brief  This function provides delay (in milliseconds) based on CPU cycles method.
  * @param  mdelay: specifies the delay time length, in milliseconds.
  * @retval None
  */
static void RCC_Delay(uint32_t mdelay)
{
 8002fcc:	b480      	push	{r7}
 8002fce:	b085      	sub	sp, #20
 8002fd0:	af00      	add	r7, sp, #0
 8002fd2:	6078      	str	r0, [r7, #4]
  __IO uint32_t Delay = mdelay * (SystemCoreClock / 8U / 1000U);
 8002fd4:	4b0a      	ldr	r3, [pc, #40]	@ (8003000 <RCC_Delay+0x34>)
 8002fd6:	681b      	ldr	r3, [r3, #0]
 8002fd8:	4a0a      	ldr	r2, [pc, #40]	@ (8003004 <RCC_Delay+0x38>)
 8002fda:	fba2 2303 	umull	r2, r3, r2, r3
 8002fde:	0a5b      	lsrs	r3, r3, #9
 8002fe0:	687a      	ldr	r2, [r7, #4]
 8002fe2:	fb02 f303 	mul.w	r3, r2, r3
 8002fe6:	60fb      	str	r3, [r7, #12]
  do
  {
    __NOP();
 8002fe8:	bf00      	nop
  }
  while (Delay --);
 8002fea:	68fb      	ldr	r3, [r7, #12]
 8002fec:	1e5a      	subs	r2, r3, #1
 8002fee:	60fa      	str	r2, [r7, #12]
 8002ff0:	2b00      	cmp	r3, #0
 8002ff2:	d1f9      	bne.n	8002fe8 <RCC_Delay+0x1c>
}
 8002ff4:	bf00      	nop
 8002ff6:	bf00      	nop
 8002ff8:	3714      	adds	r7, #20
 8002ffa:	46bd      	mov	sp, r7
 8002ffc:	bc80      	pop	{r7}
 8002ffe:	4770      	bx	lr
 8003000:	20000018 	.word	0x20000018
 8003004:	10624dd3 	.word	0x10624dd3

08003008 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 8003008:	b580      	push	{r7, lr}
 800300a:	b082      	sub	sp, #8
 800300c:	af00      	add	r7, sp, #0
 800300e:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8003010:	687b      	ldr	r3, [r7, #4]
 8003012:	2b00      	cmp	r3, #0
 8003014:	d101      	bne.n	800301a <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 8003016:	2301      	movs	r3, #1
 8003018:	e041      	b.n	800309e <HAL_TIM_Base_Init+0x96>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 800301a:	687b      	ldr	r3, [r7, #4]
 800301c:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8003020:	b2db      	uxtb	r3, r3
 8003022:	2b00      	cmp	r3, #0
 8003024:	d106      	bne.n	8003034 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8003026:	687b      	ldr	r3, [r7, #4]
 8003028:	2200      	movs	r2, #0
 800302a:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 800302e:	6878      	ldr	r0, [r7, #4]
 8003030:	f7fe f8b6 	bl	80011a0 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8003034:	687b      	ldr	r3, [r7, #4]
 8003036:	2202      	movs	r2, #2
 8003038:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 800303c:	687b      	ldr	r3, [r7, #4]
 800303e:	681a      	ldr	r2, [r3, #0]
 8003040:	687b      	ldr	r3, [r7, #4]
 8003042:	3304      	adds	r3, #4
 8003044:	4619      	mov	r1, r3
 8003046:	4610      	mov	r0, r2
 8003048:	f000 fa5c 	bl	8003504 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 800304c:	687b      	ldr	r3, [r7, #4]
 800304e:	2201      	movs	r2, #1
 8003050:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8003054:	687b      	ldr	r3, [r7, #4]
 8003056:	2201      	movs	r2, #1
 8003058:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 800305c:	687b      	ldr	r3, [r7, #4]
 800305e:	2201      	movs	r2, #1
 8003060:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 8003064:	687b      	ldr	r3, [r7, #4]
 8003066:	2201      	movs	r2, #1
 8003068:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 800306c:	687b      	ldr	r3, [r7, #4]
 800306e:	2201      	movs	r2, #1
 8003070:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8003074:	687b      	ldr	r3, [r7, #4]
 8003076:	2201      	movs	r2, #1
 8003078:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 800307c:	687b      	ldr	r3, [r7, #4]
 800307e:	2201      	movs	r2, #1
 8003080:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
 8003084:	687b      	ldr	r3, [r7, #4]
 8003086:	2201      	movs	r2, #1
 8003088:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 800308c:	687b      	ldr	r3, [r7, #4]
 800308e:	2201      	movs	r2, #1
 8003090:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8003094:	687b      	ldr	r3, [r7, #4]
 8003096:	2201      	movs	r2, #1
 8003098:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 800309c:	2300      	movs	r3, #0
}
 800309e:	4618      	mov	r0, r3
 80030a0:	3708      	adds	r7, #8
 80030a2:	46bd      	mov	sp, r7
 80030a4:	bd80      	pop	{r7, pc}
	...

080030a8 <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 80030a8:	b480      	push	{r7}
 80030aa:	b085      	sub	sp, #20
 80030ac:	af00      	add	r7, sp, #0
 80030ae:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 80030b0:	687b      	ldr	r3, [r7, #4]
 80030b2:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 80030b6:	b2db      	uxtb	r3, r3
 80030b8:	2b01      	cmp	r3, #1
 80030ba:	d001      	beq.n	80030c0 <HAL_TIM_Base_Start_IT+0x18>
  {
    return HAL_ERROR;
 80030bc:	2301      	movs	r3, #1
 80030be:	e03a      	b.n	8003136 <HAL_TIM_Base_Start_IT+0x8e>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 80030c0:	687b      	ldr	r3, [r7, #4]
 80030c2:	2202      	movs	r2, #2
 80030c4:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 80030c8:	687b      	ldr	r3, [r7, #4]
 80030ca:	681b      	ldr	r3, [r3, #0]
 80030cc:	68da      	ldr	r2, [r3, #12]
 80030ce:	687b      	ldr	r3, [r7, #4]
 80030d0:	681b      	ldr	r3, [r3, #0]
 80030d2:	f042 0201 	orr.w	r2, r2, #1
 80030d6:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 80030d8:	687b      	ldr	r3, [r7, #4]
 80030da:	681b      	ldr	r3, [r3, #0]
 80030dc:	4a18      	ldr	r2, [pc, #96]	@ (8003140 <HAL_TIM_Base_Start_IT+0x98>)
 80030de:	4293      	cmp	r3, r2
 80030e0:	d00e      	beq.n	8003100 <HAL_TIM_Base_Start_IT+0x58>
 80030e2:	687b      	ldr	r3, [r7, #4]
 80030e4:	681b      	ldr	r3, [r3, #0]
 80030e6:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80030ea:	d009      	beq.n	8003100 <HAL_TIM_Base_Start_IT+0x58>
 80030ec:	687b      	ldr	r3, [r7, #4]
 80030ee:	681b      	ldr	r3, [r3, #0]
 80030f0:	4a14      	ldr	r2, [pc, #80]	@ (8003144 <HAL_TIM_Base_Start_IT+0x9c>)
 80030f2:	4293      	cmp	r3, r2
 80030f4:	d004      	beq.n	8003100 <HAL_TIM_Base_Start_IT+0x58>
 80030f6:	687b      	ldr	r3, [r7, #4]
 80030f8:	681b      	ldr	r3, [r3, #0]
 80030fa:	4a13      	ldr	r2, [pc, #76]	@ (8003148 <HAL_TIM_Base_Start_IT+0xa0>)
 80030fc:	4293      	cmp	r3, r2
 80030fe:	d111      	bne.n	8003124 <HAL_TIM_Base_Start_IT+0x7c>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8003100:	687b      	ldr	r3, [r7, #4]
 8003102:	681b      	ldr	r3, [r3, #0]
 8003104:	689b      	ldr	r3, [r3, #8]
 8003106:	f003 0307 	and.w	r3, r3, #7
 800310a:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800310c:	68fb      	ldr	r3, [r7, #12]
 800310e:	2b06      	cmp	r3, #6
 8003110:	d010      	beq.n	8003134 <HAL_TIM_Base_Start_IT+0x8c>
    {
      __HAL_TIM_ENABLE(htim);
 8003112:	687b      	ldr	r3, [r7, #4]
 8003114:	681b      	ldr	r3, [r3, #0]
 8003116:	681a      	ldr	r2, [r3, #0]
 8003118:	687b      	ldr	r3, [r7, #4]
 800311a:	681b      	ldr	r3, [r3, #0]
 800311c:	f042 0201 	orr.w	r2, r2, #1
 8003120:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8003122:	e007      	b.n	8003134 <HAL_TIM_Base_Start_IT+0x8c>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8003124:	687b      	ldr	r3, [r7, #4]
 8003126:	681b      	ldr	r3, [r3, #0]
 8003128:	681a      	ldr	r2, [r3, #0]
 800312a:	687b      	ldr	r3, [r7, #4]
 800312c:	681b      	ldr	r3, [r3, #0]
 800312e:	f042 0201 	orr.w	r2, r2, #1
 8003132:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 8003134:	2300      	movs	r3, #0
}
 8003136:	4618      	mov	r0, r3
 8003138:	3714      	adds	r7, #20
 800313a:	46bd      	mov	sp, r7
 800313c:	bc80      	pop	{r7}
 800313e:	4770      	bx	lr
 8003140:	40012c00 	.word	0x40012c00
 8003144:	40000400 	.word	0x40000400
 8003148:	40000800 	.word	0x40000800

0800314c <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 800314c:	b580      	push	{r7, lr}
 800314e:	b084      	sub	sp, #16
 8003150:	af00      	add	r7, sp, #0
 8003152:	6078      	str	r0, [r7, #4]
  uint32_t itsource = htim->Instance->DIER;
 8003154:	687b      	ldr	r3, [r7, #4]
 8003156:	681b      	ldr	r3, [r3, #0]
 8003158:	68db      	ldr	r3, [r3, #12]
 800315a:	60fb      	str	r3, [r7, #12]
  uint32_t itflag   = htim->Instance->SR;
 800315c:	687b      	ldr	r3, [r7, #4]
 800315e:	681b      	ldr	r3, [r3, #0]
 8003160:	691b      	ldr	r3, [r3, #16]
 8003162:	60bb      	str	r3, [r7, #8]

  /* Capture compare 1 event */
  if ((itflag & (TIM_FLAG_CC1)) == (TIM_FLAG_CC1))
 8003164:	68bb      	ldr	r3, [r7, #8]
 8003166:	f003 0302 	and.w	r3, r3, #2
 800316a:	2b00      	cmp	r3, #0
 800316c:	d020      	beq.n	80031b0 <HAL_TIM_IRQHandler+0x64>
  {
    if ((itsource & (TIM_IT_CC1)) == (TIM_IT_CC1))
 800316e:	68fb      	ldr	r3, [r7, #12]
 8003170:	f003 0302 	and.w	r3, r3, #2
 8003174:	2b00      	cmp	r3, #0
 8003176:	d01b      	beq.n	80031b0 <HAL_TIM_IRQHandler+0x64>
    {
      {
        __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC1);
 8003178:	687b      	ldr	r3, [r7, #4]
 800317a:	681b      	ldr	r3, [r3, #0]
 800317c:	f06f 0202 	mvn.w	r2, #2
 8003180:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 8003182:	687b      	ldr	r3, [r7, #4]
 8003184:	2201      	movs	r2, #1
 8003186:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 8003188:	687b      	ldr	r3, [r7, #4]
 800318a:	681b      	ldr	r3, [r3, #0]
 800318c:	699b      	ldr	r3, [r3, #24]
 800318e:	f003 0303 	and.w	r3, r3, #3
 8003192:	2b00      	cmp	r3, #0
 8003194:	d003      	beq.n	800319e <HAL_TIM_IRQHandler+0x52>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 8003196:	6878      	ldr	r0, [r7, #4]
 8003198:	f000 f998 	bl	80034cc <HAL_TIM_IC_CaptureCallback>
 800319c:	e005      	b.n	80031aa <HAL_TIM_IRQHandler+0x5e>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 800319e:	6878      	ldr	r0, [r7, #4]
 80031a0:	f000 f98b 	bl	80034ba <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 80031a4:	6878      	ldr	r0, [r7, #4]
 80031a6:	f000 f99a 	bl	80034de <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80031aa:	687b      	ldr	r3, [r7, #4]
 80031ac:	2200      	movs	r2, #0
 80031ae:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if ((itflag & (TIM_FLAG_CC2)) == (TIM_FLAG_CC2))
 80031b0:	68bb      	ldr	r3, [r7, #8]
 80031b2:	f003 0304 	and.w	r3, r3, #4
 80031b6:	2b00      	cmp	r3, #0
 80031b8:	d020      	beq.n	80031fc <HAL_TIM_IRQHandler+0xb0>
  {
    if ((itsource & (TIM_IT_CC2)) == (TIM_IT_CC2))
 80031ba:	68fb      	ldr	r3, [r7, #12]
 80031bc:	f003 0304 	and.w	r3, r3, #4
 80031c0:	2b00      	cmp	r3, #0
 80031c2:	d01b      	beq.n	80031fc <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC2);
 80031c4:	687b      	ldr	r3, [r7, #4]
 80031c6:	681b      	ldr	r3, [r3, #0]
 80031c8:	f06f 0204 	mvn.w	r2, #4
 80031cc:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 80031ce:	687b      	ldr	r3, [r7, #4]
 80031d0:	2202      	movs	r2, #2
 80031d2:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 80031d4:	687b      	ldr	r3, [r7, #4]
 80031d6:	681b      	ldr	r3, [r3, #0]
 80031d8:	699b      	ldr	r3, [r3, #24]
 80031da:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 80031de:	2b00      	cmp	r3, #0
 80031e0:	d003      	beq.n	80031ea <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 80031e2:	6878      	ldr	r0, [r7, #4]
 80031e4:	f000 f972 	bl	80034cc <HAL_TIM_IC_CaptureCallback>
 80031e8:	e005      	b.n	80031f6 <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 80031ea:	6878      	ldr	r0, [r7, #4]
 80031ec:	f000 f965 	bl	80034ba <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 80031f0:	6878      	ldr	r0, [r7, #4]
 80031f2:	f000 f974 	bl	80034de <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80031f6:	687b      	ldr	r3, [r7, #4]
 80031f8:	2200      	movs	r2, #0
 80031fa:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if ((itflag & (TIM_FLAG_CC3)) == (TIM_FLAG_CC3))
 80031fc:	68bb      	ldr	r3, [r7, #8]
 80031fe:	f003 0308 	and.w	r3, r3, #8
 8003202:	2b00      	cmp	r3, #0
 8003204:	d020      	beq.n	8003248 <HAL_TIM_IRQHandler+0xfc>
  {
    if ((itsource & (TIM_IT_CC3)) == (TIM_IT_CC3))
 8003206:	68fb      	ldr	r3, [r7, #12]
 8003208:	f003 0308 	and.w	r3, r3, #8
 800320c:	2b00      	cmp	r3, #0
 800320e:	d01b      	beq.n	8003248 <HAL_TIM_IRQHandler+0xfc>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC3);
 8003210:	687b      	ldr	r3, [r7, #4]
 8003212:	681b      	ldr	r3, [r3, #0]
 8003214:	f06f 0208 	mvn.w	r2, #8
 8003218:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 800321a:	687b      	ldr	r3, [r7, #4]
 800321c:	2204      	movs	r2, #4
 800321e:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 8003220:	687b      	ldr	r3, [r7, #4]
 8003222:	681b      	ldr	r3, [r3, #0]
 8003224:	69db      	ldr	r3, [r3, #28]
 8003226:	f003 0303 	and.w	r3, r3, #3
 800322a:	2b00      	cmp	r3, #0
 800322c:	d003      	beq.n	8003236 <HAL_TIM_IRQHandler+0xea>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 800322e:	6878      	ldr	r0, [r7, #4]
 8003230:	f000 f94c 	bl	80034cc <HAL_TIM_IC_CaptureCallback>
 8003234:	e005      	b.n	8003242 <HAL_TIM_IRQHandler+0xf6>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8003236:	6878      	ldr	r0, [r7, #4]
 8003238:	f000 f93f 	bl	80034ba <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 800323c:	6878      	ldr	r0, [r7, #4]
 800323e:	f000 f94e 	bl	80034de <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8003242:	687b      	ldr	r3, [r7, #4]
 8003244:	2200      	movs	r2, #0
 8003246:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if ((itflag & (TIM_FLAG_CC4)) == (TIM_FLAG_CC4))
 8003248:	68bb      	ldr	r3, [r7, #8]
 800324a:	f003 0310 	and.w	r3, r3, #16
 800324e:	2b00      	cmp	r3, #0
 8003250:	d020      	beq.n	8003294 <HAL_TIM_IRQHandler+0x148>
  {
    if ((itsource & (TIM_IT_CC4)) == (TIM_IT_CC4))
 8003252:	68fb      	ldr	r3, [r7, #12]
 8003254:	f003 0310 	and.w	r3, r3, #16
 8003258:	2b00      	cmp	r3, #0
 800325a:	d01b      	beq.n	8003294 <HAL_TIM_IRQHandler+0x148>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC4);
 800325c:	687b      	ldr	r3, [r7, #4]
 800325e:	681b      	ldr	r3, [r3, #0]
 8003260:	f06f 0210 	mvn.w	r2, #16
 8003264:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 8003266:	687b      	ldr	r3, [r7, #4]
 8003268:	2208      	movs	r2, #8
 800326a:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 800326c:	687b      	ldr	r3, [r7, #4]
 800326e:	681b      	ldr	r3, [r3, #0]
 8003270:	69db      	ldr	r3, [r3, #28]
 8003272:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8003276:	2b00      	cmp	r3, #0
 8003278:	d003      	beq.n	8003282 <HAL_TIM_IRQHandler+0x136>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 800327a:	6878      	ldr	r0, [r7, #4]
 800327c:	f000 f926 	bl	80034cc <HAL_TIM_IC_CaptureCallback>
 8003280:	e005      	b.n	800328e <HAL_TIM_IRQHandler+0x142>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8003282:	6878      	ldr	r0, [r7, #4]
 8003284:	f000 f919 	bl	80034ba <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8003288:	6878      	ldr	r0, [r7, #4]
 800328a:	f000 f928 	bl	80034de <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800328e:	687b      	ldr	r3, [r7, #4]
 8003290:	2200      	movs	r2, #0
 8003292:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if ((itflag & (TIM_FLAG_UPDATE)) == (TIM_FLAG_UPDATE))
 8003294:	68bb      	ldr	r3, [r7, #8]
 8003296:	f003 0301 	and.w	r3, r3, #1
 800329a:	2b00      	cmp	r3, #0
 800329c:	d00c      	beq.n	80032b8 <HAL_TIM_IRQHandler+0x16c>
  {
    if ((itsource & (TIM_IT_UPDATE)) == (TIM_IT_UPDATE))
 800329e:	68fb      	ldr	r3, [r7, #12]
 80032a0:	f003 0301 	and.w	r3, r3, #1
 80032a4:	2b00      	cmp	r3, #0
 80032a6:	d007      	beq.n	80032b8 <HAL_TIM_IRQHandler+0x16c>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_UPDATE);
 80032a8:	687b      	ldr	r3, [r7, #4]
 80032aa:	681b      	ldr	r3, [r3, #0]
 80032ac:	f06f 0201 	mvn.w	r2, #1
 80032b0:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 80032b2:	6878      	ldr	r0, [r7, #4]
 80032b4:	f7fd fdf0 	bl	8000e98 <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if ((itflag & (TIM_FLAG_BREAK)) == (TIM_FLAG_BREAK))
 80032b8:	68bb      	ldr	r3, [r7, #8]
 80032ba:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80032be:	2b00      	cmp	r3, #0
 80032c0:	d00c      	beq.n	80032dc <HAL_TIM_IRQHandler+0x190>
  {
    if ((itsource & (TIM_IT_BREAK)) == (TIM_IT_BREAK))
 80032c2:	68fb      	ldr	r3, [r7, #12]
 80032c4:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80032c8:	2b00      	cmp	r3, #0
 80032ca:	d007      	beq.n	80032dc <HAL_TIM_IRQHandler+0x190>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK);
 80032cc:	687b      	ldr	r3, [r7, #4]
 80032ce:	681b      	ldr	r3, [r3, #0]
 80032d0:	f06f 0280 	mvn.w	r2, #128	@ 0x80
 80032d4:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 80032d6:	6878      	ldr	r0, [r7, #4]
 80032d8:	f000 fa7f 	bl	80037da <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if ((itflag & (TIM_FLAG_TRIGGER)) == (TIM_FLAG_TRIGGER))
 80032dc:	68bb      	ldr	r3, [r7, #8]
 80032de:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80032e2:	2b00      	cmp	r3, #0
 80032e4:	d00c      	beq.n	8003300 <HAL_TIM_IRQHandler+0x1b4>
  {
    if ((itsource & (TIM_IT_TRIGGER)) == (TIM_IT_TRIGGER))
 80032e6:	68fb      	ldr	r3, [r7, #12]
 80032e8:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80032ec:	2b00      	cmp	r3, #0
 80032ee:	d007      	beq.n	8003300 <HAL_TIM_IRQHandler+0x1b4>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_TRIGGER);
 80032f0:	687b      	ldr	r3, [r7, #4]
 80032f2:	681b      	ldr	r3, [r3, #0]
 80032f4:	f06f 0240 	mvn.w	r2, #64	@ 0x40
 80032f8:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 80032fa:	6878      	ldr	r0, [r7, #4]
 80032fc:	f000 f8f8 	bl	80034f0 <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if ((itflag & (TIM_FLAG_COM)) == (TIM_FLAG_COM))
 8003300:	68bb      	ldr	r3, [r7, #8]
 8003302:	f003 0320 	and.w	r3, r3, #32
 8003306:	2b00      	cmp	r3, #0
 8003308:	d00c      	beq.n	8003324 <HAL_TIM_IRQHandler+0x1d8>
  {
    if ((itsource & (TIM_IT_COM)) == (TIM_IT_COM))
 800330a:	68fb      	ldr	r3, [r7, #12]
 800330c:	f003 0320 	and.w	r3, r3, #32
 8003310:	2b00      	cmp	r3, #0
 8003312:	d007      	beq.n	8003324 <HAL_TIM_IRQHandler+0x1d8>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_COM);
 8003314:	687b      	ldr	r3, [r7, #4]
 8003316:	681b      	ldr	r3, [r3, #0]
 8003318:	f06f 0220 	mvn.w	r2, #32
 800331c:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 800331e:	6878      	ldr	r0, [r7, #4]
 8003320:	f000 fa52 	bl	80037c8 <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 8003324:	bf00      	nop
 8003326:	3710      	adds	r7, #16
 8003328:	46bd      	mov	sp, r7
 800332a:	bd80      	pop	{r7, pc}

0800332c <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, const TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 800332c:	b580      	push	{r7, lr}
 800332e:	b084      	sub	sp, #16
 8003330:	af00      	add	r7, sp, #0
 8003332:	6078      	str	r0, [r7, #4]
 8003334:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8003336:	2300      	movs	r3, #0
 8003338:	73fb      	strb	r3, [r7, #15]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 800333a:	687b      	ldr	r3, [r7, #4]
 800333c:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8003340:	2b01      	cmp	r3, #1
 8003342:	d101      	bne.n	8003348 <HAL_TIM_ConfigClockSource+0x1c>
 8003344:	2302      	movs	r3, #2
 8003346:	e0b4      	b.n	80034b2 <HAL_TIM_ConfigClockSource+0x186>
 8003348:	687b      	ldr	r3, [r7, #4]
 800334a:	2201      	movs	r2, #1
 800334c:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 8003350:	687b      	ldr	r3, [r7, #4]
 8003352:	2202      	movs	r2, #2
 8003354:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 8003358:	687b      	ldr	r3, [r7, #4]
 800335a:	681b      	ldr	r3, [r3, #0]
 800335c:	689b      	ldr	r3, [r3, #8]
 800335e:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 8003360:	68bb      	ldr	r3, [r7, #8]
 8003362:	f023 0377 	bic.w	r3, r3, #119	@ 0x77
 8003366:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8003368:	68bb      	ldr	r3, [r7, #8]
 800336a:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 800336e:	60bb      	str	r3, [r7, #8]
  htim->Instance->SMCR = tmpsmcr;
 8003370:	687b      	ldr	r3, [r7, #4]
 8003372:	681b      	ldr	r3, [r3, #0]
 8003374:	68ba      	ldr	r2, [r7, #8]
 8003376:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 8003378:	683b      	ldr	r3, [r7, #0]
 800337a:	681b      	ldr	r3, [r3, #0]
 800337c:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8003380:	d03e      	beq.n	8003400 <HAL_TIM_ConfigClockSource+0xd4>
 8003382:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8003386:	f200 8087 	bhi.w	8003498 <HAL_TIM_ConfigClockSource+0x16c>
 800338a:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 800338e:	f000 8086 	beq.w	800349e <HAL_TIM_ConfigClockSource+0x172>
 8003392:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8003396:	d87f      	bhi.n	8003498 <HAL_TIM_ConfigClockSource+0x16c>
 8003398:	2b70      	cmp	r3, #112	@ 0x70
 800339a:	d01a      	beq.n	80033d2 <HAL_TIM_ConfigClockSource+0xa6>
 800339c:	2b70      	cmp	r3, #112	@ 0x70
 800339e:	d87b      	bhi.n	8003498 <HAL_TIM_ConfigClockSource+0x16c>
 80033a0:	2b60      	cmp	r3, #96	@ 0x60
 80033a2:	d050      	beq.n	8003446 <HAL_TIM_ConfigClockSource+0x11a>
 80033a4:	2b60      	cmp	r3, #96	@ 0x60
 80033a6:	d877      	bhi.n	8003498 <HAL_TIM_ConfigClockSource+0x16c>
 80033a8:	2b50      	cmp	r3, #80	@ 0x50
 80033aa:	d03c      	beq.n	8003426 <HAL_TIM_ConfigClockSource+0xfa>
 80033ac:	2b50      	cmp	r3, #80	@ 0x50
 80033ae:	d873      	bhi.n	8003498 <HAL_TIM_ConfigClockSource+0x16c>
 80033b0:	2b40      	cmp	r3, #64	@ 0x40
 80033b2:	d058      	beq.n	8003466 <HAL_TIM_ConfigClockSource+0x13a>
 80033b4:	2b40      	cmp	r3, #64	@ 0x40
 80033b6:	d86f      	bhi.n	8003498 <HAL_TIM_ConfigClockSource+0x16c>
 80033b8:	2b30      	cmp	r3, #48	@ 0x30
 80033ba:	d064      	beq.n	8003486 <HAL_TIM_ConfigClockSource+0x15a>
 80033bc:	2b30      	cmp	r3, #48	@ 0x30
 80033be:	d86b      	bhi.n	8003498 <HAL_TIM_ConfigClockSource+0x16c>
 80033c0:	2b20      	cmp	r3, #32
 80033c2:	d060      	beq.n	8003486 <HAL_TIM_ConfigClockSource+0x15a>
 80033c4:	2b20      	cmp	r3, #32
 80033c6:	d867      	bhi.n	8003498 <HAL_TIM_ConfigClockSource+0x16c>
 80033c8:	2b00      	cmp	r3, #0
 80033ca:	d05c      	beq.n	8003486 <HAL_TIM_ConfigClockSource+0x15a>
 80033cc:	2b10      	cmp	r3, #16
 80033ce:	d05a      	beq.n	8003486 <HAL_TIM_ConfigClockSource+0x15a>
 80033d0:	e062      	b.n	8003498 <HAL_TIM_ConfigClockSource+0x16c>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 80033d2:	687b      	ldr	r3, [r7, #4]
 80033d4:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 80033d6:	683b      	ldr	r3, [r7, #0]
 80033d8:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 80033da:	683b      	ldr	r3, [r7, #0]
 80033dc:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 80033de:	683b      	ldr	r3, [r7, #0]
 80033e0:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 80033e2:	f000 f974 	bl	80036ce <TIM_ETR_SetConfig>

      /* Select the External clock mode1 and the ETRF trigger */
      tmpsmcr = htim->Instance->SMCR;
 80033e6:	687b      	ldr	r3, [r7, #4]
 80033e8:	681b      	ldr	r3, [r3, #0]
 80033ea:	689b      	ldr	r3, [r3, #8]
 80033ec:	60bb      	str	r3, [r7, #8]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 80033ee:	68bb      	ldr	r3, [r7, #8]
 80033f0:	f043 0377 	orr.w	r3, r3, #119	@ 0x77
 80033f4:	60bb      	str	r3, [r7, #8]
      /* Write to TIMx SMCR */
      htim->Instance->SMCR = tmpsmcr;
 80033f6:	687b      	ldr	r3, [r7, #4]
 80033f8:	681b      	ldr	r3, [r3, #0]
 80033fa:	68ba      	ldr	r2, [r7, #8]
 80033fc:	609a      	str	r2, [r3, #8]
      break;
 80033fe:	e04f      	b.n	80034a0 <HAL_TIM_ConfigClockSource+0x174>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 8003400:	687b      	ldr	r3, [r7, #4]
 8003402:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 8003404:	683b      	ldr	r3, [r7, #0]
 8003406:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 8003408:	683b      	ldr	r3, [r7, #0]
 800340a:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 800340c:	683b      	ldr	r3, [r7, #0]
 800340e:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 8003410:	f000 f95d 	bl	80036ce <TIM_ETR_SetConfig>
      /* Enable the External clock mode2 */
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 8003414:	687b      	ldr	r3, [r7, #4]
 8003416:	681b      	ldr	r3, [r3, #0]
 8003418:	689a      	ldr	r2, [r3, #8]
 800341a:	687b      	ldr	r3, [r7, #4]
 800341c:	681b      	ldr	r3, [r3, #0]
 800341e:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 8003422:	609a      	str	r2, [r3, #8]
      break;
 8003424:	e03c      	b.n	80034a0 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 8003426:	687b      	ldr	r3, [r7, #4]
 8003428:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 800342a:	683b      	ldr	r3, [r7, #0]
 800342c:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 800342e:	683b      	ldr	r3, [r7, #0]
 8003430:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 8003432:	461a      	mov	r2, r3
 8003434:	f000 f8d4 	bl	80035e0 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 8003438:	687b      	ldr	r3, [r7, #4]
 800343a:	681b      	ldr	r3, [r3, #0]
 800343c:	2150      	movs	r1, #80	@ 0x50
 800343e:	4618      	mov	r0, r3
 8003440:	f000 f92b 	bl	800369a <TIM_ITRx_SetConfig>
      break;
 8003444:	e02c      	b.n	80034a0 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI2 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI2_ConfigInputStage(htim->Instance,
 8003446:	687b      	ldr	r3, [r7, #4]
 8003448:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 800344a:	683b      	ldr	r3, [r7, #0]
 800344c:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 800344e:	683b      	ldr	r3, [r7, #0]
 8003450:	68db      	ldr	r3, [r3, #12]
      TIM_TI2_ConfigInputStage(htim->Instance,
 8003452:	461a      	mov	r2, r3
 8003454:	f000 f8f2 	bl	800363c <TIM_TI2_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 8003458:	687b      	ldr	r3, [r7, #4]
 800345a:	681b      	ldr	r3, [r3, #0]
 800345c:	2160      	movs	r1, #96	@ 0x60
 800345e:	4618      	mov	r0, r3
 8003460:	f000 f91b 	bl	800369a <TIM_ITRx_SetConfig>
      break;
 8003464:	e01c      	b.n	80034a0 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 8003466:	687b      	ldr	r3, [r7, #4]
 8003468:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 800346a:	683b      	ldr	r3, [r7, #0]
 800346c:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 800346e:	683b      	ldr	r3, [r7, #0]
 8003470:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 8003472:	461a      	mov	r2, r3
 8003474:	f000 f8b4 	bl	80035e0 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 8003478:	687b      	ldr	r3, [r7, #4]
 800347a:	681b      	ldr	r3, [r3, #0]
 800347c:	2140      	movs	r1, #64	@ 0x40
 800347e:	4618      	mov	r0, r3
 8003480:	f000 f90b 	bl	800369a <TIM_ITRx_SetConfig>
      break;
 8003484:	e00c      	b.n	80034a0 <HAL_TIM_ConfigClockSource+0x174>
    case TIM_CLOCKSOURCE_ITR3:
    {
      /* Check whether or not the timer instance supports internal trigger input */
      assert_param(IS_TIM_CLOCKSOURCE_ITRX_INSTANCE(htim->Instance));

      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 8003486:	687b      	ldr	r3, [r7, #4]
 8003488:	681a      	ldr	r2, [r3, #0]
 800348a:	683b      	ldr	r3, [r7, #0]
 800348c:	681b      	ldr	r3, [r3, #0]
 800348e:	4619      	mov	r1, r3
 8003490:	4610      	mov	r0, r2
 8003492:	f000 f902 	bl	800369a <TIM_ITRx_SetConfig>
      break;
 8003496:	e003      	b.n	80034a0 <HAL_TIM_ConfigClockSource+0x174>
    }

    default:
      status = HAL_ERROR;
 8003498:	2301      	movs	r3, #1
 800349a:	73fb      	strb	r3, [r7, #15]
      break;
 800349c:	e000      	b.n	80034a0 <HAL_TIM_ConfigClockSource+0x174>
      break;
 800349e:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 80034a0:	687b      	ldr	r3, [r7, #4]
 80034a2:	2201      	movs	r2, #1
 80034a4:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 80034a8:	687b      	ldr	r3, [r7, #4]
 80034aa:	2200      	movs	r2, #0
 80034ac:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return status;
 80034b0:	7bfb      	ldrb	r3, [r7, #15]
}
 80034b2:	4618      	mov	r0, r3
 80034b4:	3710      	adds	r7, #16
 80034b6:	46bd      	mov	sp, r7
 80034b8:	bd80      	pop	{r7, pc}

080034ba <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 80034ba:	b480      	push	{r7}
 80034bc:	b083      	sub	sp, #12
 80034be:	af00      	add	r7, sp, #0
 80034c0:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 80034c2:	bf00      	nop
 80034c4:	370c      	adds	r7, #12
 80034c6:	46bd      	mov	sp, r7
 80034c8:	bc80      	pop	{r7}
 80034ca:	4770      	bx	lr

080034cc <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 80034cc:	b480      	push	{r7}
 80034ce:	b083      	sub	sp, #12
 80034d0:	af00      	add	r7, sp, #0
 80034d2:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 80034d4:	bf00      	nop
 80034d6:	370c      	adds	r7, #12
 80034d8:	46bd      	mov	sp, r7
 80034da:	bc80      	pop	{r7}
 80034dc:	4770      	bx	lr

080034de <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 80034de:	b480      	push	{r7}
 80034e0:	b083      	sub	sp, #12
 80034e2:	af00      	add	r7, sp, #0
 80034e4:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 80034e6:	bf00      	nop
 80034e8:	370c      	adds	r7, #12
 80034ea:	46bd      	mov	sp, r7
 80034ec:	bc80      	pop	{r7}
 80034ee:	4770      	bx	lr

080034f0 <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 80034f0:	b480      	push	{r7}
 80034f2:	b083      	sub	sp, #12
 80034f4:	af00      	add	r7, sp, #0
 80034f6:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 80034f8:	bf00      	nop
 80034fa:	370c      	adds	r7, #12
 80034fc:	46bd      	mov	sp, r7
 80034fe:	bc80      	pop	{r7}
 8003500:	4770      	bx	lr
	...

08003504 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 8003504:	b480      	push	{r7}
 8003506:	b085      	sub	sp, #20
 8003508:	af00      	add	r7, sp, #0
 800350a:	6078      	str	r0, [r7, #4]
 800350c:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 800350e:	687b      	ldr	r3, [r7, #4]
 8003510:	681b      	ldr	r3, [r3, #0]
 8003512:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8003514:	687b      	ldr	r3, [r7, #4]
 8003516:	4a2f      	ldr	r2, [pc, #188]	@ (80035d4 <TIM_Base_SetConfig+0xd0>)
 8003518:	4293      	cmp	r3, r2
 800351a:	d00b      	beq.n	8003534 <TIM_Base_SetConfig+0x30>
 800351c:	687b      	ldr	r3, [r7, #4]
 800351e:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8003522:	d007      	beq.n	8003534 <TIM_Base_SetConfig+0x30>
 8003524:	687b      	ldr	r3, [r7, #4]
 8003526:	4a2c      	ldr	r2, [pc, #176]	@ (80035d8 <TIM_Base_SetConfig+0xd4>)
 8003528:	4293      	cmp	r3, r2
 800352a:	d003      	beq.n	8003534 <TIM_Base_SetConfig+0x30>
 800352c:	687b      	ldr	r3, [r7, #4]
 800352e:	4a2b      	ldr	r2, [pc, #172]	@ (80035dc <TIM_Base_SetConfig+0xd8>)
 8003530:	4293      	cmp	r3, r2
 8003532:	d108      	bne.n	8003546 <TIM_Base_SetConfig+0x42>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8003534:	68fb      	ldr	r3, [r7, #12]
 8003536:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800353a:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 800353c:	683b      	ldr	r3, [r7, #0]
 800353e:	685b      	ldr	r3, [r3, #4]
 8003540:	68fa      	ldr	r2, [r7, #12]
 8003542:	4313      	orrs	r3, r2
 8003544:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8003546:	687b      	ldr	r3, [r7, #4]
 8003548:	4a22      	ldr	r2, [pc, #136]	@ (80035d4 <TIM_Base_SetConfig+0xd0>)
 800354a:	4293      	cmp	r3, r2
 800354c:	d00b      	beq.n	8003566 <TIM_Base_SetConfig+0x62>
 800354e:	687b      	ldr	r3, [r7, #4]
 8003550:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8003554:	d007      	beq.n	8003566 <TIM_Base_SetConfig+0x62>
 8003556:	687b      	ldr	r3, [r7, #4]
 8003558:	4a1f      	ldr	r2, [pc, #124]	@ (80035d8 <TIM_Base_SetConfig+0xd4>)
 800355a:	4293      	cmp	r3, r2
 800355c:	d003      	beq.n	8003566 <TIM_Base_SetConfig+0x62>
 800355e:	687b      	ldr	r3, [r7, #4]
 8003560:	4a1e      	ldr	r2, [pc, #120]	@ (80035dc <TIM_Base_SetConfig+0xd8>)
 8003562:	4293      	cmp	r3, r2
 8003564:	d108      	bne.n	8003578 <TIM_Base_SetConfig+0x74>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 8003566:	68fb      	ldr	r3, [r7, #12]
 8003568:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 800356c:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 800356e:	683b      	ldr	r3, [r7, #0]
 8003570:	68db      	ldr	r3, [r3, #12]
 8003572:	68fa      	ldr	r2, [r7, #12]
 8003574:	4313      	orrs	r3, r2
 8003576:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8003578:	68fb      	ldr	r3, [r7, #12]
 800357a:	f023 0280 	bic.w	r2, r3, #128	@ 0x80
 800357e:	683b      	ldr	r3, [r7, #0]
 8003580:	695b      	ldr	r3, [r3, #20]
 8003582:	4313      	orrs	r3, r2
 8003584:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 8003586:	687b      	ldr	r3, [r7, #4]
 8003588:	68fa      	ldr	r2, [r7, #12]
 800358a:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 800358c:	683b      	ldr	r3, [r7, #0]
 800358e:	689a      	ldr	r2, [r3, #8]
 8003590:	687b      	ldr	r3, [r7, #4]
 8003592:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8003594:	683b      	ldr	r3, [r7, #0]
 8003596:	681a      	ldr	r2, [r3, #0]
 8003598:	687b      	ldr	r3, [r7, #4]
 800359a:	629a      	str	r2, [r3, #40]	@ 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 800359c:	687b      	ldr	r3, [r7, #4]
 800359e:	4a0d      	ldr	r2, [pc, #52]	@ (80035d4 <TIM_Base_SetConfig+0xd0>)
 80035a0:	4293      	cmp	r3, r2
 80035a2:	d103      	bne.n	80035ac <TIM_Base_SetConfig+0xa8>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 80035a4:	683b      	ldr	r3, [r7, #0]
 80035a6:	691a      	ldr	r2, [r3, #16]
 80035a8:	687b      	ldr	r3, [r7, #4]
 80035aa:	631a      	str	r2, [r3, #48]	@ 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 80035ac:	687b      	ldr	r3, [r7, #4]
 80035ae:	2201      	movs	r2, #1
 80035b0:	615a      	str	r2, [r3, #20]

  /* Check if the update flag is set after the Update Generation, if so clear the UIF flag */
  if (HAL_IS_BIT_SET(TIMx->SR, TIM_FLAG_UPDATE))
 80035b2:	687b      	ldr	r3, [r7, #4]
 80035b4:	691b      	ldr	r3, [r3, #16]
 80035b6:	f003 0301 	and.w	r3, r3, #1
 80035ba:	2b00      	cmp	r3, #0
 80035bc:	d005      	beq.n	80035ca <TIM_Base_SetConfig+0xc6>
  {
    /* Clear the update flag */
    CLEAR_BIT(TIMx->SR, TIM_FLAG_UPDATE);
 80035be:	687b      	ldr	r3, [r7, #4]
 80035c0:	691b      	ldr	r3, [r3, #16]
 80035c2:	f023 0201 	bic.w	r2, r3, #1
 80035c6:	687b      	ldr	r3, [r7, #4]
 80035c8:	611a      	str	r2, [r3, #16]
  }
}
 80035ca:	bf00      	nop
 80035cc:	3714      	adds	r7, #20
 80035ce:	46bd      	mov	sp, r7
 80035d0:	bc80      	pop	{r7}
 80035d2:	4770      	bx	lr
 80035d4:	40012c00 	.word	0x40012c00
 80035d8:	40000400 	.word	0x40000400
 80035dc:	40000800 	.word	0x40000800

080035e0 <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 80035e0:	b480      	push	{r7}
 80035e2:	b087      	sub	sp, #28
 80035e4:	af00      	add	r7, sp, #0
 80035e6:	60f8      	str	r0, [r7, #12]
 80035e8:	60b9      	str	r1, [r7, #8]
 80035ea:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 80035ec:	68fb      	ldr	r3, [r7, #12]
 80035ee:	6a1b      	ldr	r3, [r3, #32]
 80035f0:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 80035f2:	68fb      	ldr	r3, [r7, #12]
 80035f4:	6a1b      	ldr	r3, [r3, #32]
 80035f6:	f023 0201 	bic.w	r2, r3, #1
 80035fa:	68fb      	ldr	r3, [r7, #12]
 80035fc:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 80035fe:	68fb      	ldr	r3, [r7, #12]
 8003600:	699b      	ldr	r3, [r3, #24]
 8003602:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 8003604:	693b      	ldr	r3, [r7, #16]
 8003606:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 800360a:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 800360c:	687b      	ldr	r3, [r7, #4]
 800360e:	011b      	lsls	r3, r3, #4
 8003610:	693a      	ldr	r2, [r7, #16]
 8003612:	4313      	orrs	r3, r2
 8003614:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 8003616:	697b      	ldr	r3, [r7, #20]
 8003618:	f023 030a 	bic.w	r3, r3, #10
 800361c:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 800361e:	697a      	ldr	r2, [r7, #20]
 8003620:	68bb      	ldr	r3, [r7, #8]
 8003622:	4313      	orrs	r3, r2
 8003624:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 8003626:	68fb      	ldr	r3, [r7, #12]
 8003628:	693a      	ldr	r2, [r7, #16]
 800362a:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 800362c:	68fb      	ldr	r3, [r7, #12]
 800362e:	697a      	ldr	r2, [r7, #20]
 8003630:	621a      	str	r2, [r3, #32]
}
 8003632:	bf00      	nop
 8003634:	371c      	adds	r7, #28
 8003636:	46bd      	mov	sp, r7
 8003638:	bc80      	pop	{r7}
 800363a:	4770      	bx	lr

0800363c <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 800363c:	b480      	push	{r7}
 800363e:	b087      	sub	sp, #28
 8003640:	af00      	add	r7, sp, #0
 8003642:	60f8      	str	r0, [r7, #12]
 8003644:	60b9      	str	r1, [r7, #8]
 8003646:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  tmpccer = TIMx->CCER;
 8003648:	68fb      	ldr	r3, [r7, #12]
 800364a:	6a1b      	ldr	r3, [r3, #32]
 800364c:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC2E;
 800364e:	68fb      	ldr	r3, [r7, #12]
 8003650:	6a1b      	ldr	r3, [r3, #32]
 8003652:	f023 0210 	bic.w	r2, r3, #16
 8003656:	68fb      	ldr	r3, [r7, #12]
 8003658:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 800365a:	68fb      	ldr	r3, [r7, #12]
 800365c:	699b      	ldr	r3, [r3, #24]
 800365e:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 8003660:	693b      	ldr	r3, [r7, #16]
 8003662:	f423 4370 	bic.w	r3, r3, #61440	@ 0xf000
 8003666:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 8003668:	687b      	ldr	r3, [r7, #4]
 800366a:	031b      	lsls	r3, r3, #12
 800366c:	693a      	ldr	r2, [r7, #16]
 800366e:	4313      	orrs	r3, r2
 8003670:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 8003672:	697b      	ldr	r3, [r7, #20]
 8003674:	f023 03a0 	bic.w	r3, r3, #160	@ 0xa0
 8003678:	617b      	str	r3, [r7, #20]
  tmpccer |= (TIM_ICPolarity << 4U);
 800367a:	68bb      	ldr	r3, [r7, #8]
 800367c:	011b      	lsls	r3, r3, #4
 800367e:	697a      	ldr	r2, [r7, #20]
 8003680:	4313      	orrs	r3, r2
 8003682:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 8003684:	68fb      	ldr	r3, [r7, #12]
 8003686:	693a      	ldr	r2, [r7, #16]
 8003688:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 800368a:	68fb      	ldr	r3, [r7, #12]
 800368c:	697a      	ldr	r2, [r7, #20]
 800368e:	621a      	str	r2, [r3, #32]
}
 8003690:	bf00      	nop
 8003692:	371c      	adds	r7, #28
 8003694:	46bd      	mov	sp, r7
 8003696:	bc80      	pop	{r7}
 8003698:	4770      	bx	lr

0800369a <TIM_ITRx_SetConfig>:
  *            @arg TIM_TS_TI2FP2: Filtered Timer Input 2
  *            @arg TIM_TS_ETRF: External Trigger input
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 800369a:	b480      	push	{r7}
 800369c:	b085      	sub	sp, #20
 800369e:	af00      	add	r7, sp, #0
 80036a0:	6078      	str	r0, [r7, #4]
 80036a2:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 80036a4:	687b      	ldr	r3, [r7, #4]
 80036a6:	689b      	ldr	r3, [r3, #8]
 80036a8:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 80036aa:	68fb      	ldr	r3, [r7, #12]
 80036ac:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 80036b0:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 80036b2:	683a      	ldr	r2, [r7, #0]
 80036b4:	68fb      	ldr	r3, [r7, #12]
 80036b6:	4313      	orrs	r3, r2
 80036b8:	f043 0307 	orr.w	r3, r3, #7
 80036bc:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 80036be:	687b      	ldr	r3, [r7, #4]
 80036c0:	68fa      	ldr	r2, [r7, #12]
 80036c2:	609a      	str	r2, [r3, #8]
}
 80036c4:	bf00      	nop
 80036c6:	3714      	adds	r7, #20
 80036c8:	46bd      	mov	sp, r7
 80036ca:	bc80      	pop	{r7}
 80036cc:	4770      	bx	lr

080036ce <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 80036ce:	b480      	push	{r7}
 80036d0:	b087      	sub	sp, #28
 80036d2:	af00      	add	r7, sp, #0
 80036d4:	60f8      	str	r0, [r7, #12]
 80036d6:	60b9      	str	r1, [r7, #8]
 80036d8:	607a      	str	r2, [r7, #4]
 80036da:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 80036dc:	68fb      	ldr	r3, [r7, #12]
 80036de:	689b      	ldr	r3, [r3, #8]
 80036e0:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 80036e2:	697b      	ldr	r3, [r7, #20]
 80036e4:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 80036e8:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 80036ea:	683b      	ldr	r3, [r7, #0]
 80036ec:	021a      	lsls	r2, r3, #8
 80036ee:	687b      	ldr	r3, [r7, #4]
 80036f0:	431a      	orrs	r2, r3
 80036f2:	68bb      	ldr	r3, [r7, #8]
 80036f4:	4313      	orrs	r3, r2
 80036f6:	697a      	ldr	r2, [r7, #20]
 80036f8:	4313      	orrs	r3, r2
 80036fa:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 80036fc:	68fb      	ldr	r3, [r7, #12]
 80036fe:	697a      	ldr	r2, [r7, #20]
 8003700:	609a      	str	r2, [r3, #8]
}
 8003702:	bf00      	nop
 8003704:	371c      	adds	r7, #28
 8003706:	46bd      	mov	sp, r7
 8003708:	bc80      	pop	{r7}
 800370a:	4770      	bx	lr

0800370c <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        const TIM_MasterConfigTypeDef *sMasterConfig)
{
 800370c:	b480      	push	{r7}
 800370e:	b085      	sub	sp, #20
 8003710:	af00      	add	r7, sp, #0
 8003712:	6078      	str	r0, [r7, #4]
 8003714:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 8003716:	687b      	ldr	r3, [r7, #4]
 8003718:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 800371c:	2b01      	cmp	r3, #1
 800371e:	d101      	bne.n	8003724 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 8003720:	2302      	movs	r3, #2
 8003722:	e046      	b.n	80037b2 <HAL_TIMEx_MasterConfigSynchronization+0xa6>
 8003724:	687b      	ldr	r3, [r7, #4]
 8003726:	2201      	movs	r2, #1
 8003728:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 800372c:	687b      	ldr	r3, [r7, #4]
 800372e:	2202      	movs	r2, #2
 8003730:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 8003734:	687b      	ldr	r3, [r7, #4]
 8003736:	681b      	ldr	r3, [r3, #0]
 8003738:	685b      	ldr	r3, [r3, #4]
 800373a:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 800373c:	687b      	ldr	r3, [r7, #4]
 800373e:	681b      	ldr	r3, [r3, #0]
 8003740:	689b      	ldr	r3, [r3, #8]
 8003742:	60bb      	str	r3, [r7, #8]

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 8003744:	68fb      	ldr	r3, [r7, #12]
 8003746:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800374a:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 800374c:	683b      	ldr	r3, [r7, #0]
 800374e:	681b      	ldr	r3, [r3, #0]
 8003750:	68fa      	ldr	r2, [r7, #12]
 8003752:	4313      	orrs	r3, r2
 8003754:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 8003756:	687b      	ldr	r3, [r7, #4]
 8003758:	681b      	ldr	r3, [r3, #0]
 800375a:	68fa      	ldr	r2, [r7, #12]
 800375c:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 800375e:	687b      	ldr	r3, [r7, #4]
 8003760:	681b      	ldr	r3, [r3, #0]
 8003762:	4a16      	ldr	r2, [pc, #88]	@ (80037bc <HAL_TIMEx_MasterConfigSynchronization+0xb0>)
 8003764:	4293      	cmp	r3, r2
 8003766:	d00e      	beq.n	8003786 <HAL_TIMEx_MasterConfigSynchronization+0x7a>
 8003768:	687b      	ldr	r3, [r7, #4]
 800376a:	681b      	ldr	r3, [r3, #0]
 800376c:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8003770:	d009      	beq.n	8003786 <HAL_TIMEx_MasterConfigSynchronization+0x7a>
 8003772:	687b      	ldr	r3, [r7, #4]
 8003774:	681b      	ldr	r3, [r3, #0]
 8003776:	4a12      	ldr	r2, [pc, #72]	@ (80037c0 <HAL_TIMEx_MasterConfigSynchronization+0xb4>)
 8003778:	4293      	cmp	r3, r2
 800377a:	d004      	beq.n	8003786 <HAL_TIMEx_MasterConfigSynchronization+0x7a>
 800377c:	687b      	ldr	r3, [r7, #4]
 800377e:	681b      	ldr	r3, [r3, #0]
 8003780:	4a10      	ldr	r2, [pc, #64]	@ (80037c4 <HAL_TIMEx_MasterConfigSynchronization+0xb8>)
 8003782:	4293      	cmp	r3, r2
 8003784:	d10c      	bne.n	80037a0 <HAL_TIMEx_MasterConfigSynchronization+0x94>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 8003786:	68bb      	ldr	r3, [r7, #8]
 8003788:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 800378c:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 800378e:	683b      	ldr	r3, [r7, #0]
 8003790:	685b      	ldr	r3, [r3, #4]
 8003792:	68ba      	ldr	r2, [r7, #8]
 8003794:	4313      	orrs	r3, r2
 8003796:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 8003798:	687b      	ldr	r3, [r7, #4]
 800379a:	681b      	ldr	r3, [r3, #0]
 800379c:	68ba      	ldr	r2, [r7, #8]
 800379e:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 80037a0:	687b      	ldr	r3, [r7, #4]
 80037a2:	2201      	movs	r2, #1
 80037a4:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 80037a8:	687b      	ldr	r3, [r7, #4]
 80037aa:	2200      	movs	r2, #0
 80037ac:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return HAL_OK;
 80037b0:	2300      	movs	r3, #0
}
 80037b2:	4618      	mov	r0, r3
 80037b4:	3714      	adds	r7, #20
 80037b6:	46bd      	mov	sp, r7
 80037b8:	bc80      	pop	{r7}
 80037ba:	4770      	bx	lr
 80037bc:	40012c00 	.word	0x40012c00
 80037c0:	40000400 	.word	0x40000400
 80037c4:	40000800 	.word	0x40000800

080037c8 <HAL_TIMEx_CommutCallback>:
  * @brief  Commutation callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 80037c8:	b480      	push	{r7}
 80037ca:	b083      	sub	sp, #12
 80037cc:	af00      	add	r7, sp, #0
 80037ce:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 80037d0:	bf00      	nop
 80037d2:	370c      	adds	r7, #12
 80037d4:	46bd      	mov	sp, r7
 80037d6:	bc80      	pop	{r7}
 80037d8:	4770      	bx	lr

080037da <HAL_TIMEx_BreakCallback>:
  * @brief  Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 80037da:	b480      	push	{r7}
 80037dc:	b083      	sub	sp, #12
 80037de:	af00      	add	r7, sp, #0
 80037e0:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 80037e2:	bf00      	nop
 80037e4:	370c      	adds	r7, #12
 80037e6:	46bd      	mov	sp, r7
 80037e8:	bc80      	pop	{r7}
 80037ea:	4770      	bx	lr

080037ec <HAL_UART_Init>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 80037ec:	b580      	push	{r7, lr}
 80037ee:	b082      	sub	sp, #8
 80037f0:	af00      	add	r7, sp, #0
 80037f2:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 80037f4:	687b      	ldr	r3, [r7, #4]
 80037f6:	2b00      	cmp	r3, #0
 80037f8:	d101      	bne.n	80037fe <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 80037fa:	2301      	movs	r3, #1
 80037fc:	e042      	b.n	8003884 <HAL_UART_Init+0x98>
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
#if defined(USART_CR1_OVER8)
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));
#endif /* USART_CR1_OVER8 */

  if (huart->gState == HAL_UART_STATE_RESET)
 80037fe:	687b      	ldr	r3, [r7, #4]
 8003800:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8003804:	b2db      	uxtb	r3, r3
 8003806:	2b00      	cmp	r3, #0
 8003808:	d106      	bne.n	8003818 <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 800380a:	687b      	ldr	r3, [r7, #4]
 800380c:	2200      	movs	r2, #0
 800380e:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8003812:	6878      	ldr	r0, [r7, #4]
 8003814:	f7fd fd3c 	bl	8001290 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8003818:	687b      	ldr	r3, [r7, #4]
 800381a:	2224      	movs	r2, #36	@ 0x24
 800381c:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 8003820:	687b      	ldr	r3, [r7, #4]
 8003822:	681b      	ldr	r3, [r3, #0]
 8003824:	68da      	ldr	r2, [r3, #12]
 8003826:	687b      	ldr	r3, [r7, #4]
 8003828:	681b      	ldr	r3, [r3, #0]
 800382a:	f422 5200 	bic.w	r2, r2, #8192	@ 0x2000
 800382e:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 8003830:	6878      	ldr	r0, [r7, #4]
 8003832:	f001 f9e7 	bl	8004c04 <UART_SetConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8003836:	687b      	ldr	r3, [r7, #4]
 8003838:	681b      	ldr	r3, [r3, #0]
 800383a:	691a      	ldr	r2, [r3, #16]
 800383c:	687b      	ldr	r3, [r7, #4]
 800383e:	681b      	ldr	r3, [r3, #0]
 8003840:	f422 4290 	bic.w	r2, r2, #18432	@ 0x4800
 8003844:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8003846:	687b      	ldr	r3, [r7, #4]
 8003848:	681b      	ldr	r3, [r3, #0]
 800384a:	695a      	ldr	r2, [r3, #20]
 800384c:	687b      	ldr	r3, [r7, #4]
 800384e:	681b      	ldr	r3, [r3, #0]
 8003850:	f022 022a 	bic.w	r2, r2, #42	@ 0x2a
 8003854:	615a      	str	r2, [r3, #20]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 8003856:	687b      	ldr	r3, [r7, #4]
 8003858:	681b      	ldr	r3, [r3, #0]
 800385a:	68da      	ldr	r2, [r3, #12]
 800385c:	687b      	ldr	r3, [r7, #4]
 800385e:	681b      	ldr	r3, [r3, #0]
 8003860:	f442 5200 	orr.w	r2, r2, #8192	@ 0x2000
 8003864:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8003866:	687b      	ldr	r3, [r7, #4]
 8003868:	2200      	movs	r2, #0
 800386a:	645a      	str	r2, [r3, #68]	@ 0x44
  huart->gState = HAL_UART_STATE_READY;
 800386c:	687b      	ldr	r3, [r7, #4]
 800386e:	2220      	movs	r2, #32
 8003870:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  huart->RxState = HAL_UART_STATE_READY;
 8003874:	687b      	ldr	r3, [r7, #4]
 8003876:	2220      	movs	r2, #32
 8003878:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 800387c:	687b      	ldr	r3, [r7, #4]
 800387e:	2200      	movs	r2, #0
 8003880:	635a      	str	r2, [r3, #52]	@ 0x34

  return HAL_OK;
 8003882:	2300      	movs	r3, #0
}
 8003884:	4618      	mov	r0, r3
 8003886:	3708      	adds	r7, #8
 8003888:	46bd      	mov	sp, r7
 800388a:	bd80      	pop	{r7, pc}

0800388c <HAL_UART_DeInit>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_DeInit(UART_HandleTypeDef *huart)
{
 800388c:	b580      	push	{r7, lr}
 800388e:	b082      	sub	sp, #8
 8003890:	af00      	add	r7, sp, #0
 8003892:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8003894:	687b      	ldr	r3, [r7, #4]
 8003896:	2b00      	cmp	r3, #0
 8003898:	d101      	bne.n	800389e <HAL_UART_DeInit+0x12>
  {
    return HAL_ERROR;
 800389a:	2301      	movs	r3, #1
 800389c:	e024      	b.n	80038e8 <HAL_UART_DeInit+0x5c>
  }

  /* Check the parameters */
  assert_param(IS_UART_INSTANCE(huart->Instance));

  huart->gState = HAL_UART_STATE_BUSY;
 800389e:	687b      	ldr	r3, [r7, #4]
 80038a0:	2224      	movs	r2, #36	@ 0x24
 80038a2:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

  /* Disable the Peripheral */
  __HAL_UART_DISABLE(huart);
 80038a6:	687b      	ldr	r3, [r7, #4]
 80038a8:	681b      	ldr	r3, [r3, #0]
 80038aa:	68da      	ldr	r2, [r3, #12]
 80038ac:	687b      	ldr	r3, [r7, #4]
 80038ae:	681b      	ldr	r3, [r3, #0]
 80038b0:	f422 5200 	bic.w	r2, r2, #8192	@ 0x2000
 80038b4:	60da      	str	r2, [r3, #12]
  }
  /* DeInit the low level hardware */
  huart->MspDeInitCallback(huart);
#else
  /* DeInit the low level hardware */
  HAL_UART_MspDeInit(huart);
 80038b6:	6878      	ldr	r0, [r7, #4]
 80038b8:	f7fd fe2a 	bl	8001510 <HAL_UART_MspDeInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */

  huart->ErrorCode = HAL_UART_ERROR_NONE;
 80038bc:	687b      	ldr	r3, [r7, #4]
 80038be:	2200      	movs	r2, #0
 80038c0:	645a      	str	r2, [r3, #68]	@ 0x44
  huart->gState = HAL_UART_STATE_RESET;
 80038c2:	687b      	ldr	r3, [r7, #4]
 80038c4:	2200      	movs	r2, #0
 80038c6:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  huart->RxState = HAL_UART_STATE_RESET;
 80038ca:	687b      	ldr	r3, [r7, #4]
 80038cc:	2200      	movs	r2, #0
 80038ce:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80038d2:	687b      	ldr	r3, [r7, #4]
 80038d4:	2200      	movs	r2, #0
 80038d6:	631a      	str	r2, [r3, #48]	@ 0x30
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 80038d8:	687b      	ldr	r3, [r7, #4]
 80038da:	2200      	movs	r2, #0
 80038dc:	635a      	str	r2, [r3, #52]	@ 0x34

  /* Process Unlock */
  __HAL_UNLOCK(huart);
 80038de:	687b      	ldr	r3, [r7, #4]
 80038e0:	2200      	movs	r2, #0
 80038e2:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

  return HAL_OK;
 80038e6:	2300      	movs	r3, #0
}
 80038e8:	4618      	mov	r0, r3
 80038ea:	3708      	adds	r7, #8
 80038ec:	46bd      	mov	sp, r7
 80038ee:	bd80      	pop	{r7, pc}

080038f0 <HAL_UART_Transmit_IT>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be sent
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit_IT(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size)
{
 80038f0:	b480      	push	{r7}
 80038f2:	b085      	sub	sp, #20
 80038f4:	af00      	add	r7, sp, #0
 80038f6:	60f8      	str	r0, [r7, #12]
 80038f8:	60b9      	str	r1, [r7, #8]
 80038fa:	4613      	mov	r3, r2
 80038fc:	80fb      	strh	r3, [r7, #6]
  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 80038fe:	68fb      	ldr	r3, [r7, #12]
 8003900:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8003904:	b2db      	uxtb	r3, r3
 8003906:	2b20      	cmp	r3, #32
 8003908:	d121      	bne.n	800394e <HAL_UART_Transmit_IT+0x5e>
  {
    if ((pData == NULL) || (Size == 0U))
 800390a:	68bb      	ldr	r3, [r7, #8]
 800390c:	2b00      	cmp	r3, #0
 800390e:	d002      	beq.n	8003916 <HAL_UART_Transmit_IT+0x26>
 8003910:	88fb      	ldrh	r3, [r7, #6]
 8003912:	2b00      	cmp	r3, #0
 8003914:	d101      	bne.n	800391a <HAL_UART_Transmit_IT+0x2a>
    {
      return HAL_ERROR;
 8003916:	2301      	movs	r3, #1
 8003918:	e01a      	b.n	8003950 <HAL_UART_Transmit_IT+0x60>
    }

    huart->pTxBuffPtr = pData;
 800391a:	68fb      	ldr	r3, [r7, #12]
 800391c:	68ba      	ldr	r2, [r7, #8]
 800391e:	621a      	str	r2, [r3, #32]
    huart->TxXferSize = Size;
 8003920:	68fb      	ldr	r3, [r7, #12]
 8003922:	88fa      	ldrh	r2, [r7, #6]
 8003924:	849a      	strh	r2, [r3, #36]	@ 0x24
    huart->TxXferCount = Size;
 8003926:	68fb      	ldr	r3, [r7, #12]
 8003928:	88fa      	ldrh	r2, [r7, #6]
 800392a:	84da      	strh	r2, [r3, #38]	@ 0x26

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 800392c:	68fb      	ldr	r3, [r7, #12]
 800392e:	2200      	movs	r2, #0
 8003930:	645a      	str	r2, [r3, #68]	@ 0x44
    huart->gState = HAL_UART_STATE_BUSY_TX;
 8003932:	68fb      	ldr	r3, [r7, #12]
 8003934:	2221      	movs	r2, #33	@ 0x21
 8003936:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Enable the UART Transmit data register empty Interrupt */
    __HAL_UART_ENABLE_IT(huart, UART_IT_TXE);
 800393a:	68fb      	ldr	r3, [r7, #12]
 800393c:	681b      	ldr	r3, [r3, #0]
 800393e:	68da      	ldr	r2, [r3, #12]
 8003940:	68fb      	ldr	r3, [r7, #12]
 8003942:	681b      	ldr	r3, [r3, #0]
 8003944:	f042 0280 	orr.w	r2, r2, #128	@ 0x80
 8003948:	60da      	str	r2, [r3, #12]

    return HAL_OK;
 800394a:	2300      	movs	r3, #0
 800394c:	e000      	b.n	8003950 <HAL_UART_Transmit_IT+0x60>
  }
  else
  {
    return HAL_BUSY;
 800394e:	2302      	movs	r3, #2
  }
}
 8003950:	4618      	mov	r0, r3
 8003952:	3714      	adds	r7, #20
 8003954:	46bd      	mov	sp, r7
 8003956:	bc80      	pop	{r7}
 8003958:	4770      	bx	lr

0800395a <HAL_UART_Receive_IT>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Receive_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 800395a:	b580      	push	{r7, lr}
 800395c:	b084      	sub	sp, #16
 800395e:	af00      	add	r7, sp, #0
 8003960:	60f8      	str	r0, [r7, #12]
 8003962:	60b9      	str	r1, [r7, #8]
 8003964:	4613      	mov	r3, r2
 8003966:	80fb      	strh	r3, [r7, #6]
  /* Check that a Rx process is not already ongoing */
  if (huart->RxState == HAL_UART_STATE_READY)
 8003968:	68fb      	ldr	r3, [r7, #12]
 800396a:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 800396e:	b2db      	uxtb	r3, r3
 8003970:	2b20      	cmp	r3, #32
 8003972:	d112      	bne.n	800399a <HAL_UART_Receive_IT+0x40>
  {
    if ((pData == NULL) || (Size == 0U))
 8003974:	68bb      	ldr	r3, [r7, #8]
 8003976:	2b00      	cmp	r3, #0
 8003978:	d002      	beq.n	8003980 <HAL_UART_Receive_IT+0x26>
 800397a:	88fb      	ldrh	r3, [r7, #6]
 800397c:	2b00      	cmp	r3, #0
 800397e:	d101      	bne.n	8003984 <HAL_UART_Receive_IT+0x2a>
    {
      return HAL_ERROR;
 8003980:	2301      	movs	r3, #1
 8003982:	e00b      	b.n	800399c <HAL_UART_Receive_IT+0x42>
    }

    /* Set Reception type to Standard reception */
    huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8003984:	68fb      	ldr	r3, [r7, #12]
 8003986:	2200      	movs	r2, #0
 8003988:	631a      	str	r2, [r3, #48]	@ 0x30

    return (UART_Start_Receive_IT(huart, pData, Size));
 800398a:	88fb      	ldrh	r3, [r7, #6]
 800398c:	461a      	mov	r2, r3
 800398e:	68b9      	ldr	r1, [r7, #8]
 8003990:	68f8      	ldr	r0, [r7, #12]
 8003992:	f000 fe8a 	bl	80046aa <UART_Start_Receive_IT>
 8003996:	4603      	mov	r3, r0
 8003998:	e000      	b.n	800399c <HAL_UART_Receive_IT+0x42>
  }
  else
  {
    return HAL_BUSY;
 800399a:	2302      	movs	r3, #2
  }
}
 800399c:	4618      	mov	r0, r3
 800399e:	3710      	adds	r7, #16
 80039a0:	46bd      	mov	sp, r7
 80039a2:	bd80      	pop	{r7, pc}

080039a4 <HAL_UART_Transmit_DMA>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be sent
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit_DMA(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size)
{
 80039a4:	b580      	push	{r7, lr}
 80039a6:	b08c      	sub	sp, #48	@ 0x30
 80039a8:	af00      	add	r7, sp, #0
 80039aa:	60f8      	str	r0, [r7, #12]
 80039ac:	60b9      	str	r1, [r7, #8]
 80039ae:	4613      	mov	r3, r2
 80039b0:	80fb      	strh	r3, [r7, #6]
  const uint32_t *tmp;

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 80039b2:	68fb      	ldr	r3, [r7, #12]
 80039b4:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 80039b8:	b2db      	uxtb	r3, r3
 80039ba:	2b20      	cmp	r3, #32
 80039bc:	d156      	bne.n	8003a6c <HAL_UART_Transmit_DMA+0xc8>
  {
    if ((pData == NULL) || (Size == 0U))
 80039be:	68bb      	ldr	r3, [r7, #8]
 80039c0:	2b00      	cmp	r3, #0
 80039c2:	d002      	beq.n	80039ca <HAL_UART_Transmit_DMA+0x26>
 80039c4:	88fb      	ldrh	r3, [r7, #6]
 80039c6:	2b00      	cmp	r3, #0
 80039c8:	d101      	bne.n	80039ce <HAL_UART_Transmit_DMA+0x2a>
    {
      return HAL_ERROR;
 80039ca:	2301      	movs	r3, #1
 80039cc:	e04f      	b.n	8003a6e <HAL_UART_Transmit_DMA+0xca>
    }

    huart->pTxBuffPtr = pData;
 80039ce:	68ba      	ldr	r2, [r7, #8]
 80039d0:	68fb      	ldr	r3, [r7, #12]
 80039d2:	621a      	str	r2, [r3, #32]
    huart->TxXferSize = Size;
 80039d4:	68fb      	ldr	r3, [r7, #12]
 80039d6:	88fa      	ldrh	r2, [r7, #6]
 80039d8:	849a      	strh	r2, [r3, #36]	@ 0x24
    huart->TxXferCount = Size;
 80039da:	68fb      	ldr	r3, [r7, #12]
 80039dc:	88fa      	ldrh	r2, [r7, #6]
 80039de:	84da      	strh	r2, [r3, #38]	@ 0x26

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 80039e0:	68fb      	ldr	r3, [r7, #12]
 80039e2:	2200      	movs	r2, #0
 80039e4:	645a      	str	r2, [r3, #68]	@ 0x44
    huart->gState = HAL_UART_STATE_BUSY_TX;
 80039e6:	68fb      	ldr	r3, [r7, #12]
 80039e8:	2221      	movs	r2, #33	@ 0x21
 80039ea:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Set the UART DMA transfer complete callback */
    huart->hdmatx->XferCpltCallback = UART_DMATransmitCplt;
 80039ee:	68fb      	ldr	r3, [r7, #12]
 80039f0:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80039f2:	4a21      	ldr	r2, [pc, #132]	@ (8003a78 <HAL_UART_Transmit_DMA+0xd4>)
 80039f4:	629a      	str	r2, [r3, #40]	@ 0x28

    /* Set the UART DMA Half transfer complete callback */
    huart->hdmatx->XferHalfCpltCallback = UART_DMATxHalfCplt;
 80039f6:	68fb      	ldr	r3, [r7, #12]
 80039f8:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80039fa:	4a20      	ldr	r2, [pc, #128]	@ (8003a7c <HAL_UART_Transmit_DMA+0xd8>)
 80039fc:	62da      	str	r2, [r3, #44]	@ 0x2c

    /* Set the DMA error callback */
    huart->hdmatx->XferErrorCallback = UART_DMAError;
 80039fe:	68fb      	ldr	r3, [r7, #12]
 8003a00:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8003a02:	4a1f      	ldr	r2, [pc, #124]	@ (8003a80 <HAL_UART_Transmit_DMA+0xdc>)
 8003a04:	631a      	str	r2, [r3, #48]	@ 0x30

    /* Set the DMA abort callback */
    huart->hdmatx->XferAbortCallback = NULL;
 8003a06:	68fb      	ldr	r3, [r7, #12]
 8003a08:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8003a0a:	2200      	movs	r2, #0
 8003a0c:	635a      	str	r2, [r3, #52]	@ 0x34

    /* Enable the UART transmit DMA channel */
    tmp = (const uint32_t *)&pData;
 8003a0e:	f107 0308 	add.w	r3, r7, #8
 8003a12:	62fb      	str	r3, [r7, #44]	@ 0x2c
    HAL_DMA_Start_IT(huart->hdmatx, *(const uint32_t *)tmp, (uint32_t)&huart->Instance->DR, Size);
 8003a14:	68fb      	ldr	r3, [r7, #12]
 8003a16:	6b98      	ldr	r0, [r3, #56]	@ 0x38
 8003a18:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8003a1a:	6819      	ldr	r1, [r3, #0]
 8003a1c:	68fb      	ldr	r3, [r7, #12]
 8003a1e:	681b      	ldr	r3, [r3, #0]
 8003a20:	3304      	adds	r3, #4
 8003a22:	461a      	mov	r2, r3
 8003a24:	88fb      	ldrh	r3, [r7, #6]
 8003a26:	f7fd ffdf 	bl	80019e8 <HAL_DMA_Start_IT>

    /* Clear the TC flag in the SR register by writing 0 to it */
    __HAL_UART_CLEAR_FLAG(huart, UART_FLAG_TC);
 8003a2a:	68fb      	ldr	r3, [r7, #12]
 8003a2c:	681b      	ldr	r3, [r3, #0]
 8003a2e:	f06f 0240 	mvn.w	r2, #64	@ 0x40
 8003a32:	601a      	str	r2, [r3, #0]

    /* Enable the DMA transfer for transmit request by setting the DMAT bit
       in the UART CR3 register */
    ATOMIC_SET_BIT(huart->Instance->CR3, USART_CR3_DMAT);
 8003a34:	68fb      	ldr	r3, [r7, #12]
 8003a36:	681b      	ldr	r3, [r3, #0]
 8003a38:	3314      	adds	r3, #20
 8003a3a:	61bb      	str	r3, [r7, #24]
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8003a3c:	69bb      	ldr	r3, [r7, #24]
 8003a3e:	e853 3f00 	ldrex	r3, [r3]
 8003a42:	617b      	str	r3, [r7, #20]
   return(result);
 8003a44:	697b      	ldr	r3, [r7, #20]
 8003a46:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8003a4a:	62bb      	str	r3, [r7, #40]	@ 0x28
 8003a4c:	68fb      	ldr	r3, [r7, #12]
 8003a4e:	681b      	ldr	r3, [r3, #0]
 8003a50:	3314      	adds	r3, #20
 8003a52:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8003a54:	627a      	str	r2, [r7, #36]	@ 0x24
 8003a56:	623b      	str	r3, [r7, #32]
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8003a58:	6a39      	ldr	r1, [r7, #32]
 8003a5a:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8003a5c:	e841 2300 	strex	r3, r2, [r1]
 8003a60:	61fb      	str	r3, [r7, #28]
   return(result);
 8003a62:	69fb      	ldr	r3, [r7, #28]
 8003a64:	2b00      	cmp	r3, #0
 8003a66:	d1e5      	bne.n	8003a34 <HAL_UART_Transmit_DMA+0x90>

    return HAL_OK;
 8003a68:	2300      	movs	r3, #0
 8003a6a:	e000      	b.n	8003a6e <HAL_UART_Transmit_DMA+0xca>
  }
  else
  {
    return HAL_BUSY;
 8003a6c:	2302      	movs	r3, #2
  }
}
 8003a6e:	4618      	mov	r0, r3
 8003a70:	3730      	adds	r7, #48	@ 0x30
 8003a72:	46bd      	mov	sp, r7
 8003a74:	bd80      	pop	{r7, pc}
 8003a76:	bf00      	nop
 8003a78:	080043f9 	.word	0x080043f9
 8003a7c:	08004493 	.word	0x08004493
 8003a80:	08004617 	.word	0x08004617

08003a84 <HAL_UART_DMAStop>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_DMAStop(UART_HandleTypeDef *huart)
{
 8003a84:	b580      	push	{r7, lr}
 8003a86:	b090      	sub	sp, #64	@ 0x40
 8003a88:	af00      	add	r7, sp, #0
 8003a8a:	6078      	str	r0, [r7, #4]
  uint32_t dmarequest = 0x00U;
 8003a8c:	2300      	movs	r3, #0
 8003a8e:	63fb      	str	r3, [r7, #60]	@ 0x3c
     when calling HAL_DMA_Abort() API the DMA TX/RX Transfer complete interrupt is generated
     and the correspond call back is executed HAL_UART_TxCpltCallback() / HAL_UART_RxCpltCallback()
     */

  /* Stop UART DMA Tx request if ongoing */
  dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAT);
 8003a90:	687b      	ldr	r3, [r7, #4]
 8003a92:	681b      	ldr	r3, [r3, #0]
 8003a94:	695b      	ldr	r3, [r3, #20]
 8003a96:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8003a9a:	2b00      	cmp	r3, #0
 8003a9c:	bf14      	ite	ne
 8003a9e:	2301      	movne	r3, #1
 8003aa0:	2300      	moveq	r3, #0
 8003aa2:	b2db      	uxtb	r3, r3
 8003aa4:	63fb      	str	r3, [r7, #60]	@ 0x3c
  if ((huart->gState == HAL_UART_STATE_BUSY_TX) && dmarequest)
 8003aa6:	687b      	ldr	r3, [r7, #4]
 8003aa8:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8003aac:	b2db      	uxtb	r3, r3
 8003aae:	2b21      	cmp	r3, #33	@ 0x21
 8003ab0:	d128      	bne.n	8003b04 <HAL_UART_DMAStop+0x80>
 8003ab2:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8003ab4:	2b00      	cmp	r3, #0
 8003ab6:	d025      	beq.n	8003b04 <HAL_UART_DMAStop+0x80>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAT);
 8003ab8:	687b      	ldr	r3, [r7, #4]
 8003aba:	681b      	ldr	r3, [r3, #0]
 8003abc:	3314      	adds	r3, #20
 8003abe:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8003ac0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003ac2:	e853 3f00 	ldrex	r3, [r3]
 8003ac6:	623b      	str	r3, [r7, #32]
   return(result);
 8003ac8:	6a3b      	ldr	r3, [r7, #32]
 8003aca:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8003ace:	63bb      	str	r3, [r7, #56]	@ 0x38
 8003ad0:	687b      	ldr	r3, [r7, #4]
 8003ad2:	681b      	ldr	r3, [r3, #0]
 8003ad4:	3314      	adds	r3, #20
 8003ad6:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 8003ad8:	633a      	str	r2, [r7, #48]	@ 0x30
 8003ada:	62fb      	str	r3, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8003adc:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 8003ade:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8003ae0:	e841 2300 	strex	r3, r2, [r1]
 8003ae4:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 8003ae6:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8003ae8:	2b00      	cmp	r3, #0
 8003aea:	d1e5      	bne.n	8003ab8 <HAL_UART_DMAStop+0x34>

    /* Abort the UART DMA Tx channel */
    if (huart->hdmatx != NULL)
 8003aec:	687b      	ldr	r3, [r7, #4]
 8003aee:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8003af0:	2b00      	cmp	r3, #0
 8003af2:	d004      	beq.n	8003afe <HAL_UART_DMAStop+0x7a>
    {
      HAL_DMA_Abort(huart->hdmatx);
 8003af4:	687b      	ldr	r3, [r7, #4]
 8003af6:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8003af8:	4618      	mov	r0, r3
 8003afa:	f7fd ffd5 	bl	8001aa8 <HAL_DMA_Abort>
    }
    UART_EndTxTransfer(huart);
 8003afe:	6878      	ldr	r0, [r7, #4]
 8003b00:	f000 fea6 	bl	8004850 <UART_EndTxTransfer>
  }

  /* Stop UART DMA Rx request if ongoing */
  dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR);
 8003b04:	687b      	ldr	r3, [r7, #4]
 8003b06:	681b      	ldr	r3, [r3, #0]
 8003b08:	695b      	ldr	r3, [r3, #20]
 8003b0a:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8003b0e:	2b00      	cmp	r3, #0
 8003b10:	bf14      	ite	ne
 8003b12:	2301      	movne	r3, #1
 8003b14:	2300      	moveq	r3, #0
 8003b16:	b2db      	uxtb	r3, r3
 8003b18:	63fb      	str	r3, [r7, #60]	@ 0x3c
  if ((huart->RxState == HAL_UART_STATE_BUSY_RX) && dmarequest)
 8003b1a:	687b      	ldr	r3, [r7, #4]
 8003b1c:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 8003b20:	b2db      	uxtb	r3, r3
 8003b22:	2b22      	cmp	r3, #34	@ 0x22
 8003b24:	d128      	bne.n	8003b78 <HAL_UART_DMAStop+0xf4>
 8003b26:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8003b28:	2b00      	cmp	r3, #0
 8003b2a:	d025      	beq.n	8003b78 <HAL_UART_DMAStop+0xf4>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8003b2c:	687b      	ldr	r3, [r7, #4]
 8003b2e:	681b      	ldr	r3, [r3, #0]
 8003b30:	3314      	adds	r3, #20
 8003b32:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8003b34:	693b      	ldr	r3, [r7, #16]
 8003b36:	e853 3f00 	ldrex	r3, [r3]
 8003b3a:	60fb      	str	r3, [r7, #12]
   return(result);
 8003b3c:	68fb      	ldr	r3, [r7, #12]
 8003b3e:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8003b42:	637b      	str	r3, [r7, #52]	@ 0x34
 8003b44:	687b      	ldr	r3, [r7, #4]
 8003b46:	681b      	ldr	r3, [r3, #0]
 8003b48:	3314      	adds	r3, #20
 8003b4a:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 8003b4c:	61fa      	str	r2, [r7, #28]
 8003b4e:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8003b50:	69b9      	ldr	r1, [r7, #24]
 8003b52:	69fa      	ldr	r2, [r7, #28]
 8003b54:	e841 2300 	strex	r3, r2, [r1]
 8003b58:	617b      	str	r3, [r7, #20]
   return(result);
 8003b5a:	697b      	ldr	r3, [r7, #20]
 8003b5c:	2b00      	cmp	r3, #0
 8003b5e:	d1e5      	bne.n	8003b2c <HAL_UART_DMAStop+0xa8>

    /* Abort the UART DMA Rx channel */
    if (huart->hdmarx != NULL)
 8003b60:	687b      	ldr	r3, [r7, #4]
 8003b62:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8003b64:	2b00      	cmp	r3, #0
 8003b66:	d004      	beq.n	8003b72 <HAL_UART_DMAStop+0xee>
    {
      HAL_DMA_Abort(huart->hdmarx);
 8003b68:	687b      	ldr	r3, [r7, #4]
 8003b6a:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8003b6c:	4618      	mov	r0, r3
 8003b6e:	f7fd ff9b 	bl	8001aa8 <HAL_DMA_Abort>
    }
    UART_EndRxTransfer(huart);
 8003b72:	6878      	ldr	r0, [r7, #4]
 8003b74:	f000 fe93 	bl	800489e <UART_EndRxTransfer>
  }

  return HAL_OK;
 8003b78:	2300      	movs	r3, #0
}
 8003b7a:	4618      	mov	r0, r3
 8003b7c:	3740      	adds	r7, #64	@ 0x40
 8003b7e:	46bd      	mov	sp, r7
 8003b80:	bd80      	pop	{r7, pc}

08003b82 <HAL_UARTEx_ReceiveToIdle_DMA>:
  * @param pData Pointer to data buffer (uint8_t or uint16_t data elements).
  * @param Size  Amount of data elements (uint8_t or uint16_t) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_ReceiveToIdle_DMA(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 8003b82:	b580      	push	{r7, lr}
 8003b84:	b08c      	sub	sp, #48	@ 0x30
 8003b86:	af00      	add	r7, sp, #0
 8003b88:	60f8      	str	r0, [r7, #12]
 8003b8a:	60b9      	str	r1, [r7, #8]
 8003b8c:	4613      	mov	r3, r2
 8003b8e:	80fb      	strh	r3, [r7, #6]
  HAL_StatusTypeDef status;

  /* Check that a Rx process is not already ongoing */
  if (huart->RxState == HAL_UART_STATE_READY)
 8003b90:	68fb      	ldr	r3, [r7, #12]
 8003b92:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 8003b96:	b2db      	uxtb	r3, r3
 8003b98:	2b20      	cmp	r3, #32
 8003b9a:	d146      	bne.n	8003c2a <HAL_UARTEx_ReceiveToIdle_DMA+0xa8>
  {
    if ((pData == NULL) || (Size == 0U))
 8003b9c:	68bb      	ldr	r3, [r7, #8]
 8003b9e:	2b00      	cmp	r3, #0
 8003ba0:	d002      	beq.n	8003ba8 <HAL_UARTEx_ReceiveToIdle_DMA+0x26>
 8003ba2:	88fb      	ldrh	r3, [r7, #6]
 8003ba4:	2b00      	cmp	r3, #0
 8003ba6:	d101      	bne.n	8003bac <HAL_UARTEx_ReceiveToIdle_DMA+0x2a>
    {
      return HAL_ERROR;
 8003ba8:	2301      	movs	r3, #1
 8003baa:	e03f      	b.n	8003c2c <HAL_UARTEx_ReceiveToIdle_DMA+0xaa>
    }

    /* Set Reception type to reception till IDLE Event*/
    huart->ReceptionType = HAL_UART_RECEPTION_TOIDLE;
 8003bac:	68fb      	ldr	r3, [r7, #12]
 8003bae:	2201      	movs	r2, #1
 8003bb0:	631a      	str	r2, [r3, #48]	@ 0x30
    huart->RxEventType = HAL_UART_RXEVENT_TC;
 8003bb2:	68fb      	ldr	r3, [r7, #12]
 8003bb4:	2200      	movs	r2, #0
 8003bb6:	635a      	str	r2, [r3, #52]	@ 0x34

    status =  UART_Start_Receive_DMA(huart, pData, Size);
 8003bb8:	88fb      	ldrh	r3, [r7, #6]
 8003bba:	461a      	mov	r2, r3
 8003bbc:	68b9      	ldr	r1, [r7, #8]
 8003bbe:	68f8      	ldr	r0, [r7, #12]
 8003bc0:	f000 fdac 	bl	800471c <UART_Start_Receive_DMA>
 8003bc4:	4603      	mov	r3, r0
 8003bc6:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f

    /* Check Rx process has been successfully started */
    if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8003bca:	68fb      	ldr	r3, [r7, #12]
 8003bcc:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003bce:	2b01      	cmp	r3, #1
 8003bd0:	d125      	bne.n	8003c1e <HAL_UARTEx_ReceiveToIdle_DMA+0x9c>
    {
      __HAL_UART_CLEAR_IDLEFLAG(huart);
 8003bd2:	2300      	movs	r3, #0
 8003bd4:	613b      	str	r3, [r7, #16]
 8003bd6:	68fb      	ldr	r3, [r7, #12]
 8003bd8:	681b      	ldr	r3, [r3, #0]
 8003bda:	681b      	ldr	r3, [r3, #0]
 8003bdc:	613b      	str	r3, [r7, #16]
 8003bde:	68fb      	ldr	r3, [r7, #12]
 8003be0:	681b      	ldr	r3, [r3, #0]
 8003be2:	685b      	ldr	r3, [r3, #4]
 8003be4:	613b      	str	r3, [r7, #16]
 8003be6:	693b      	ldr	r3, [r7, #16]
      ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8003be8:	68fb      	ldr	r3, [r7, #12]
 8003bea:	681b      	ldr	r3, [r3, #0]
 8003bec:	330c      	adds	r3, #12
 8003bee:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8003bf0:	69bb      	ldr	r3, [r7, #24]
 8003bf2:	e853 3f00 	ldrex	r3, [r3]
 8003bf6:	617b      	str	r3, [r7, #20]
   return(result);
 8003bf8:	697b      	ldr	r3, [r7, #20]
 8003bfa:	f043 0310 	orr.w	r3, r3, #16
 8003bfe:	62bb      	str	r3, [r7, #40]	@ 0x28
 8003c00:	68fb      	ldr	r3, [r7, #12]
 8003c02:	681b      	ldr	r3, [r3, #0]
 8003c04:	330c      	adds	r3, #12
 8003c06:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8003c08:	627a      	str	r2, [r7, #36]	@ 0x24
 8003c0a:	623b      	str	r3, [r7, #32]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8003c0c:	6a39      	ldr	r1, [r7, #32]
 8003c0e:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8003c10:	e841 2300 	strex	r3, r2, [r1]
 8003c14:	61fb      	str	r3, [r7, #28]
   return(result);
 8003c16:	69fb      	ldr	r3, [r7, #28]
 8003c18:	2b00      	cmp	r3, #0
 8003c1a:	d1e5      	bne.n	8003be8 <HAL_UARTEx_ReceiveToIdle_DMA+0x66>
 8003c1c:	e002      	b.n	8003c24 <HAL_UARTEx_ReceiveToIdle_DMA+0xa2>
    {
      /* In case of errors already pending when reception is started,
         Interrupts may have already been raised and lead to reception abortion.
         (Overrun error for instance).
         In such case Reception Type has been reset to HAL_UART_RECEPTION_STANDARD. */
      status = HAL_ERROR;
 8003c1e:	2301      	movs	r3, #1
 8003c20:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
    }

    return status;
 8003c24:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 8003c28:	e000      	b.n	8003c2c <HAL_UARTEx_ReceiveToIdle_DMA+0xaa>
  }
  else
  {
    return HAL_BUSY;
 8003c2a:	2302      	movs	r3, #2
  }
}
 8003c2c:	4618      	mov	r0, r3
 8003c2e:	3730      	adds	r7, #48	@ 0x30
 8003c30:	46bd      	mov	sp, r7
 8003c32:	bd80      	pop	{r7, pc}

08003c34 <HAL_UART_AbortReceive_IT>:
  * @note   This procedure is executed in Interrupt mode, meaning that abort procedure could be
  *         considered as completed only when user abort complete callback is executed (not when exiting function).
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_AbortReceive_IT(UART_HandleTypeDef *huart)
{
 8003c34:	b580      	push	{r7, lr}
 8003c36:	b09a      	sub	sp, #104	@ 0x68
 8003c38:	af00      	add	r7, sp, #0
 8003c3a:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8003c3c:	687b      	ldr	r3, [r7, #4]
 8003c3e:	681b      	ldr	r3, [r3, #0]
 8003c40:	330c      	adds	r3, #12
 8003c42:	64bb      	str	r3, [r7, #72]	@ 0x48
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8003c44:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8003c46:	e853 3f00 	ldrex	r3, [r3]
 8003c4a:	647b      	str	r3, [r7, #68]	@ 0x44
   return(result);
 8003c4c:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8003c4e:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 8003c52:	667b      	str	r3, [r7, #100]	@ 0x64
 8003c54:	687b      	ldr	r3, [r7, #4]
 8003c56:	681b      	ldr	r3, [r3, #0]
 8003c58:	330c      	adds	r3, #12
 8003c5a:	6e7a      	ldr	r2, [r7, #100]	@ 0x64
 8003c5c:	657a      	str	r2, [r7, #84]	@ 0x54
 8003c5e:	653b      	str	r3, [r7, #80]	@ 0x50
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8003c60:	6d39      	ldr	r1, [r7, #80]	@ 0x50
 8003c62:	6d7a      	ldr	r2, [r7, #84]	@ 0x54
 8003c64:	e841 2300 	strex	r3, r2, [r1]
 8003c68:	64fb      	str	r3, [r7, #76]	@ 0x4c
   return(result);
 8003c6a:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8003c6c:	2b00      	cmp	r3, #0
 8003c6e:	d1e5      	bne.n	8003c3c <HAL_UART_AbortReceive_IT+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8003c70:	687b      	ldr	r3, [r7, #4]
 8003c72:	681b      	ldr	r3, [r3, #0]
 8003c74:	3314      	adds	r3, #20
 8003c76:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8003c78:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8003c7a:	e853 3f00 	ldrex	r3, [r3]
 8003c7e:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 8003c80:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8003c82:	f023 0301 	bic.w	r3, r3, #1
 8003c86:	663b      	str	r3, [r7, #96]	@ 0x60
 8003c88:	687b      	ldr	r3, [r7, #4]
 8003c8a:	681b      	ldr	r3, [r3, #0]
 8003c8c:	3314      	adds	r3, #20
 8003c8e:	6e3a      	ldr	r2, [r7, #96]	@ 0x60
 8003c90:	643a      	str	r2, [r7, #64]	@ 0x40
 8003c92:	63fb      	str	r3, [r7, #60]	@ 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8003c94:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 8003c96:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 8003c98:	e841 2300 	strex	r3, r2, [r1]
 8003c9c:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 8003c9e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8003ca0:	2b00      	cmp	r3, #0
 8003ca2:	d1e5      	bne.n	8003c70 <HAL_UART_AbortReceive_IT+0x3c>

  /* If Reception till IDLE event was ongoing, disable IDLEIE interrupt */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8003ca4:	687b      	ldr	r3, [r7, #4]
 8003ca6:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003ca8:	2b01      	cmp	r3, #1
 8003caa:	d119      	bne.n	8003ce0 <HAL_UART_AbortReceive_IT+0xac>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_IDLEIE));
 8003cac:	687b      	ldr	r3, [r7, #4]
 8003cae:	681b      	ldr	r3, [r3, #0]
 8003cb0:	330c      	adds	r3, #12
 8003cb2:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8003cb4:	6a3b      	ldr	r3, [r7, #32]
 8003cb6:	e853 3f00 	ldrex	r3, [r3]
 8003cba:	61fb      	str	r3, [r7, #28]
   return(result);
 8003cbc:	69fb      	ldr	r3, [r7, #28]
 8003cbe:	f023 0310 	bic.w	r3, r3, #16
 8003cc2:	65fb      	str	r3, [r7, #92]	@ 0x5c
 8003cc4:	687b      	ldr	r3, [r7, #4]
 8003cc6:	681b      	ldr	r3, [r3, #0]
 8003cc8:	330c      	adds	r3, #12
 8003cca:	6dfa      	ldr	r2, [r7, #92]	@ 0x5c
 8003ccc:	62fa      	str	r2, [r7, #44]	@ 0x2c
 8003cce:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8003cd0:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8003cd2:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8003cd4:	e841 2300 	strex	r3, r2, [r1]
 8003cd8:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 8003cda:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003cdc:	2b00      	cmp	r3, #0
 8003cde:	d1e5      	bne.n	8003cac <HAL_UART_AbortReceive_IT+0x78>
  }

  /* Disable the UART DMA Rx request if enabled */
  if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8003ce0:	687b      	ldr	r3, [r7, #4]
 8003ce2:	681b      	ldr	r3, [r3, #0]
 8003ce4:	695b      	ldr	r3, [r3, #20]
 8003ce6:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8003cea:	2b00      	cmp	r3, #0
 8003cec:	d03f      	beq.n	8003d6e <HAL_UART_AbortReceive_IT+0x13a>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8003cee:	687b      	ldr	r3, [r7, #4]
 8003cf0:	681b      	ldr	r3, [r3, #0]
 8003cf2:	3314      	adds	r3, #20
 8003cf4:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8003cf6:	68fb      	ldr	r3, [r7, #12]
 8003cf8:	e853 3f00 	ldrex	r3, [r3]
 8003cfc:	60bb      	str	r3, [r7, #8]
   return(result);
 8003cfe:	68bb      	ldr	r3, [r7, #8]
 8003d00:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8003d04:	65bb      	str	r3, [r7, #88]	@ 0x58
 8003d06:	687b      	ldr	r3, [r7, #4]
 8003d08:	681b      	ldr	r3, [r3, #0]
 8003d0a:	3314      	adds	r3, #20
 8003d0c:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 8003d0e:	61ba      	str	r2, [r7, #24]
 8003d10:	617b      	str	r3, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8003d12:	6979      	ldr	r1, [r7, #20]
 8003d14:	69ba      	ldr	r2, [r7, #24]
 8003d16:	e841 2300 	strex	r3, r2, [r1]
 8003d1a:	613b      	str	r3, [r7, #16]
   return(result);
 8003d1c:	693b      	ldr	r3, [r7, #16]
 8003d1e:	2b00      	cmp	r3, #0
 8003d20:	d1e5      	bne.n	8003cee <HAL_UART_AbortReceive_IT+0xba>

    /* Abort the UART DMA Rx channel : use blocking DMA Abort API (no callback) */
    if (huart->hdmarx != NULL)
 8003d22:	687b      	ldr	r3, [r7, #4]
 8003d24:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8003d26:	2b00      	cmp	r3, #0
 8003d28:	d013      	beq.n	8003d52 <HAL_UART_AbortReceive_IT+0x11e>
    {
      /* Set the UART DMA Abort callback :
         will lead to call HAL_UART_AbortCpltCallback() at end of DMA abort procedure */
      huart->hdmarx->XferAbortCallback = UART_DMARxOnlyAbortCallback;
 8003d2a:	687b      	ldr	r3, [r7, #4]
 8003d2c:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8003d2e:	4a19      	ldr	r2, [pc, #100]	@ (8003d94 <HAL_UART_AbortReceive_IT+0x160>)
 8003d30:	635a      	str	r2, [r3, #52]	@ 0x34

      /* Abort DMA RX */
      if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 8003d32:	687b      	ldr	r3, [r7, #4]
 8003d34:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8003d36:	4618      	mov	r0, r3
 8003d38:	f7fd fef2 	bl	8001b20 <HAL_DMA_Abort_IT>
 8003d3c:	4603      	mov	r3, r0
 8003d3e:	2b00      	cmp	r3, #0
 8003d40:	d022      	beq.n	8003d88 <HAL_UART_AbortReceive_IT+0x154>
      {
        /* Call Directly huart->hdmarx->XferAbortCallback function in case of error */
        huart->hdmarx->XferAbortCallback(huart->hdmarx);
 8003d42:	687b      	ldr	r3, [r7, #4]
 8003d44:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8003d46:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8003d48:	687a      	ldr	r2, [r7, #4]
 8003d4a:	6bd2      	ldr	r2, [r2, #60]	@ 0x3c
 8003d4c:	4610      	mov	r0, r2
 8003d4e:	4798      	blx	r3
 8003d50:	e01a      	b.n	8003d88 <HAL_UART_AbortReceive_IT+0x154>
      }
    }
    else
    {
      /* Reset Rx transfer counter */
      huart->RxXferCount = 0x00U;
 8003d52:	687b      	ldr	r3, [r7, #4]
 8003d54:	2200      	movs	r2, #0
 8003d56:	85da      	strh	r2, [r3, #46]	@ 0x2e

      /* Restore huart->RxState to Ready */
      huart->RxState = HAL_UART_STATE_READY;
 8003d58:	687b      	ldr	r3, [r7, #4]
 8003d5a:	2220      	movs	r2, #32
 8003d5c:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
      huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8003d60:	687b      	ldr	r3, [r7, #4]
 8003d62:	2200      	movs	r2, #0
 8003d64:	631a      	str	r2, [r3, #48]	@ 0x30
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
      /* Call registered Abort Receive Complete Callback */
      huart->AbortReceiveCpltCallback(huart);
#else
      /* Call legacy weak Abort Receive Complete Callback */
      HAL_UART_AbortReceiveCpltCallback(huart);
 8003d66:	6878      	ldr	r0, [r7, #4]
 8003d68:	f000 faba 	bl	80042e0 <HAL_UART_AbortReceiveCpltCallback>
 8003d6c:	e00c      	b.n	8003d88 <HAL_UART_AbortReceive_IT+0x154>
    }
  }
  else
  {
    /* Reset Rx transfer counter */
    huart->RxXferCount = 0x00U;
 8003d6e:	687b      	ldr	r3, [r7, #4]
 8003d70:	2200      	movs	r2, #0
 8003d72:	85da      	strh	r2, [r3, #46]	@ 0x2e

    /* Restore huart->RxState to Ready */
    huart->RxState = HAL_UART_STATE_READY;
 8003d74:	687b      	ldr	r3, [r7, #4]
 8003d76:	2220      	movs	r2, #32
 8003d78:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
    huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8003d7c:	687b      	ldr	r3, [r7, #4]
 8003d7e:	2200      	movs	r2, #0
 8003d80:	631a      	str	r2, [r3, #48]	@ 0x30
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /* Call registered Abort Receive Complete Callback */
    huart->AbortReceiveCpltCallback(huart);
#else
    /* Call legacy weak Abort Receive Complete Callback */
    HAL_UART_AbortReceiveCpltCallback(huart);
 8003d82:	6878      	ldr	r0, [r7, #4]
 8003d84:	f000 faac 	bl	80042e0 <HAL_UART_AbortReceiveCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
  }

  return HAL_OK;
 8003d88:	2300      	movs	r3, #0
}
 8003d8a:	4618      	mov	r0, r3
 8003d8c:	3768      	adds	r7, #104	@ 0x68
 8003d8e:	46bd      	mov	sp, r7
 8003d90:	bd80      	pop	{r7, pc}
 8003d92:	bf00      	nop
 8003d94:	0800498b 	.word	0x0800498b

08003d98 <HAL_UART_IRQHandler>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
void HAL_UART_IRQHandler(UART_HandleTypeDef *huart)
{
 8003d98:	b580      	push	{r7, lr}
 8003d9a:	b0ba      	sub	sp, #232	@ 0xe8
 8003d9c:	af00      	add	r7, sp, #0
 8003d9e:	6078      	str	r0, [r7, #4]
  uint32_t isrflags   = READ_REG(huart->Instance->SR);
 8003da0:	687b      	ldr	r3, [r7, #4]
 8003da2:	681b      	ldr	r3, [r3, #0]
 8003da4:	681b      	ldr	r3, [r3, #0]
 8003da6:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
  uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 8003daa:	687b      	ldr	r3, [r7, #4]
 8003dac:	681b      	ldr	r3, [r3, #0]
 8003dae:	68db      	ldr	r3, [r3, #12]
 8003db0:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
  uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 8003db4:	687b      	ldr	r3, [r7, #4]
 8003db6:	681b      	ldr	r3, [r3, #0]
 8003db8:	695b      	ldr	r3, [r3, #20]
 8003dba:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc
  uint32_t errorflags = 0x00U;
 8003dbe:	2300      	movs	r3, #0
 8003dc0:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
  uint32_t dmarequest = 0x00U;
 8003dc4:	2300      	movs	r3, #0
 8003dc6:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4

  /* If no error occurs */
  errorflags = (isrflags & (uint32_t)(USART_SR_PE | USART_SR_FE | USART_SR_ORE | USART_SR_NE));
 8003dca:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8003dce:	f003 030f 	and.w	r3, r3, #15
 8003dd2:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
  if (errorflags == RESET)
 8003dd6:	f8d7 30d8 	ldr.w	r3, [r7, #216]	@ 0xd8
 8003dda:	2b00      	cmp	r3, #0
 8003ddc:	d10f      	bne.n	8003dfe <HAL_UART_IRQHandler+0x66>
  {
    /* UART in mode Receiver -------------------------------------------------*/
    if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 8003dde:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8003de2:	f003 0320 	and.w	r3, r3, #32
 8003de6:	2b00      	cmp	r3, #0
 8003de8:	d009      	beq.n	8003dfe <HAL_UART_IRQHandler+0x66>
 8003dea:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8003dee:	f003 0320 	and.w	r3, r3, #32
 8003df2:	2b00      	cmp	r3, #0
 8003df4:	d003      	beq.n	8003dfe <HAL_UART_IRQHandler+0x66>
    {
      UART_Receive_IT(huart);
 8003df6:	6878      	ldr	r0, [r7, #4]
 8003df8:	f000 fe46 	bl	8004a88 <UART_Receive_IT>
      return;
 8003dfc:	e25b      	b.n	80042b6 <HAL_UART_IRQHandler+0x51e>
    }
  }

  /* If some errors occur */
  if ((errorflags != RESET) && (((cr3its & USART_CR3_EIE) != RESET)
 8003dfe:	f8d7 30d8 	ldr.w	r3, [r7, #216]	@ 0xd8
 8003e02:	2b00      	cmp	r3, #0
 8003e04:	f000 80de 	beq.w	8003fc4 <HAL_UART_IRQHandler+0x22c>
 8003e08:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8003e0c:	f003 0301 	and.w	r3, r3, #1
 8003e10:	2b00      	cmp	r3, #0
 8003e12:	d106      	bne.n	8003e22 <HAL_UART_IRQHandler+0x8a>
                                || ((cr1its & (USART_CR1_RXNEIE | USART_CR1_PEIE)) != RESET)))
 8003e14:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8003e18:	f403 7390 	and.w	r3, r3, #288	@ 0x120
 8003e1c:	2b00      	cmp	r3, #0
 8003e1e:	f000 80d1 	beq.w	8003fc4 <HAL_UART_IRQHandler+0x22c>
  {
    /* UART parity error interrupt occurred ----------------------------------*/
    if (((isrflags & USART_SR_PE) != RESET) && ((cr1its & USART_CR1_PEIE) != RESET))
 8003e22:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8003e26:	f003 0301 	and.w	r3, r3, #1
 8003e2a:	2b00      	cmp	r3, #0
 8003e2c:	d00b      	beq.n	8003e46 <HAL_UART_IRQHandler+0xae>
 8003e2e:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8003e32:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8003e36:	2b00      	cmp	r3, #0
 8003e38:	d005      	beq.n	8003e46 <HAL_UART_IRQHandler+0xae>
    {
      huart->ErrorCode |= HAL_UART_ERROR_PE;
 8003e3a:	687b      	ldr	r3, [r7, #4]
 8003e3c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8003e3e:	f043 0201 	orr.w	r2, r3, #1
 8003e42:	687b      	ldr	r3, [r7, #4]
 8003e44:	645a      	str	r2, [r3, #68]	@ 0x44
    }

    /* UART noise error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_NE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 8003e46:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8003e4a:	f003 0304 	and.w	r3, r3, #4
 8003e4e:	2b00      	cmp	r3, #0
 8003e50:	d00b      	beq.n	8003e6a <HAL_UART_IRQHandler+0xd2>
 8003e52:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8003e56:	f003 0301 	and.w	r3, r3, #1
 8003e5a:	2b00      	cmp	r3, #0
 8003e5c:	d005      	beq.n	8003e6a <HAL_UART_IRQHandler+0xd2>
    {
      huart->ErrorCode |= HAL_UART_ERROR_NE;
 8003e5e:	687b      	ldr	r3, [r7, #4]
 8003e60:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8003e62:	f043 0202 	orr.w	r2, r3, #2
 8003e66:	687b      	ldr	r3, [r7, #4]
 8003e68:	645a      	str	r2, [r3, #68]	@ 0x44
    }

    /* UART frame error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_FE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 8003e6a:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8003e6e:	f003 0302 	and.w	r3, r3, #2
 8003e72:	2b00      	cmp	r3, #0
 8003e74:	d00b      	beq.n	8003e8e <HAL_UART_IRQHandler+0xf6>
 8003e76:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8003e7a:	f003 0301 	and.w	r3, r3, #1
 8003e7e:	2b00      	cmp	r3, #0
 8003e80:	d005      	beq.n	8003e8e <HAL_UART_IRQHandler+0xf6>
    {
      huart->ErrorCode |= HAL_UART_ERROR_FE;
 8003e82:	687b      	ldr	r3, [r7, #4]
 8003e84:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8003e86:	f043 0204 	orr.w	r2, r3, #4
 8003e8a:	687b      	ldr	r3, [r7, #4]
 8003e8c:	645a      	str	r2, [r3, #68]	@ 0x44
    }

    /* UART Over-Run interrupt occurred --------------------------------------*/
    if (((isrflags & USART_SR_ORE) != RESET) && (((cr1its & USART_CR1_RXNEIE) != RESET)
 8003e8e:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8003e92:	f003 0308 	and.w	r3, r3, #8
 8003e96:	2b00      	cmp	r3, #0
 8003e98:	d011      	beq.n	8003ebe <HAL_UART_IRQHandler+0x126>
 8003e9a:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8003e9e:	f003 0320 	and.w	r3, r3, #32
 8003ea2:	2b00      	cmp	r3, #0
 8003ea4:	d105      	bne.n	8003eb2 <HAL_UART_IRQHandler+0x11a>
                                                 || ((cr3its & USART_CR3_EIE) != RESET)))
 8003ea6:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8003eaa:	f003 0301 	and.w	r3, r3, #1
 8003eae:	2b00      	cmp	r3, #0
 8003eb0:	d005      	beq.n	8003ebe <HAL_UART_IRQHandler+0x126>
    {
      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 8003eb2:	687b      	ldr	r3, [r7, #4]
 8003eb4:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8003eb6:	f043 0208 	orr.w	r2, r3, #8
 8003eba:	687b      	ldr	r3, [r7, #4]
 8003ebc:	645a      	str	r2, [r3, #68]	@ 0x44
    }

    /* Call UART Error Call back function if need be --------------------------*/
    if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 8003ebe:	687b      	ldr	r3, [r7, #4]
 8003ec0:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8003ec2:	2b00      	cmp	r3, #0
 8003ec4:	f000 81f2 	beq.w	80042ac <HAL_UART_IRQHandler+0x514>
    {
      /* UART in mode Receiver -----------------------------------------------*/
      if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 8003ec8:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8003ecc:	f003 0320 	and.w	r3, r3, #32
 8003ed0:	2b00      	cmp	r3, #0
 8003ed2:	d008      	beq.n	8003ee6 <HAL_UART_IRQHandler+0x14e>
 8003ed4:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8003ed8:	f003 0320 	and.w	r3, r3, #32
 8003edc:	2b00      	cmp	r3, #0
 8003ede:	d002      	beq.n	8003ee6 <HAL_UART_IRQHandler+0x14e>
      {
        UART_Receive_IT(huart);
 8003ee0:	6878      	ldr	r0, [r7, #4]
 8003ee2:	f000 fdd1 	bl	8004a88 <UART_Receive_IT>
      }

      /* If Overrun error occurs, or if any error occurs in DMA mode reception,
         consider error as blocking */
      dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR);
 8003ee6:	687b      	ldr	r3, [r7, #4]
 8003ee8:	681b      	ldr	r3, [r3, #0]
 8003eea:	695b      	ldr	r3, [r3, #20]
 8003eec:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8003ef0:	2b00      	cmp	r3, #0
 8003ef2:	bf14      	ite	ne
 8003ef4:	2301      	movne	r3, #1
 8003ef6:	2300      	moveq	r3, #0
 8003ef8:	b2db      	uxtb	r3, r3
 8003efa:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4
      if (((huart->ErrorCode & HAL_UART_ERROR_ORE) != RESET) || dmarequest)
 8003efe:	687b      	ldr	r3, [r7, #4]
 8003f00:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8003f02:	f003 0308 	and.w	r3, r3, #8
 8003f06:	2b00      	cmp	r3, #0
 8003f08:	d103      	bne.n	8003f12 <HAL_UART_IRQHandler+0x17a>
 8003f0a:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 8003f0e:	2b00      	cmp	r3, #0
 8003f10:	d04f      	beq.n	8003fb2 <HAL_UART_IRQHandler+0x21a>
      {
        /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts, and disable Rx DMA request, if ongoing */
        UART_EndRxTransfer(huart);
 8003f12:	6878      	ldr	r0, [r7, #4]
 8003f14:	f000 fcc3 	bl	800489e <UART_EndRxTransfer>

        /* Disable the UART DMA Rx request if enabled */
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8003f18:	687b      	ldr	r3, [r7, #4]
 8003f1a:	681b      	ldr	r3, [r3, #0]
 8003f1c:	695b      	ldr	r3, [r3, #20]
 8003f1e:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8003f22:	2b00      	cmp	r3, #0
 8003f24:	d041      	beq.n	8003faa <HAL_UART_IRQHandler+0x212>
        {
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8003f26:	687b      	ldr	r3, [r7, #4]
 8003f28:	681b      	ldr	r3, [r3, #0]
 8003f2a:	3314      	adds	r3, #20
 8003f2c:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8003f30:	f8d7 309c 	ldr.w	r3, [r7, #156]	@ 0x9c
 8003f34:	e853 3f00 	ldrex	r3, [r3]
 8003f38:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
   return(result);
 8003f3c:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 8003f40:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8003f44:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
 8003f48:	687b      	ldr	r3, [r7, #4]
 8003f4a:	681b      	ldr	r3, [r3, #0]
 8003f4c:	3314      	adds	r3, #20
 8003f4e:	f8d7 20d0 	ldr.w	r2, [r7, #208]	@ 0xd0
 8003f52:	f8c7 20a8 	str.w	r2, [r7, #168]	@ 0xa8
 8003f56:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8003f5a:	f8d7 10a4 	ldr.w	r1, [r7, #164]	@ 0xa4
 8003f5e:	f8d7 20a8 	ldr.w	r2, [r7, #168]	@ 0xa8
 8003f62:	e841 2300 	strex	r3, r2, [r1]
 8003f66:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
   return(result);
 8003f6a:	f8d7 30a0 	ldr.w	r3, [r7, #160]	@ 0xa0
 8003f6e:	2b00      	cmp	r3, #0
 8003f70:	d1d9      	bne.n	8003f26 <HAL_UART_IRQHandler+0x18e>

          /* Abort the UART DMA Rx channel */
          if (huart->hdmarx != NULL)
 8003f72:	687b      	ldr	r3, [r7, #4]
 8003f74:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8003f76:	2b00      	cmp	r3, #0
 8003f78:	d013      	beq.n	8003fa2 <HAL_UART_IRQHandler+0x20a>
          {
            /* Set the UART DMA Abort callback :
               will lead to call HAL_UART_ErrorCallback() at end of DMA abort procedure */
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 8003f7a:	687b      	ldr	r3, [r7, #4]
 8003f7c:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8003f7e:	4a7e      	ldr	r2, [pc, #504]	@ (8004178 <HAL_UART_IRQHandler+0x3e0>)
 8003f80:	635a      	str	r2, [r3, #52]	@ 0x34
            if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 8003f82:	687b      	ldr	r3, [r7, #4]
 8003f84:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8003f86:	4618      	mov	r0, r3
 8003f88:	f7fd fdca 	bl	8001b20 <HAL_DMA_Abort_IT>
 8003f8c:	4603      	mov	r3, r0
 8003f8e:	2b00      	cmp	r3, #0
 8003f90:	d016      	beq.n	8003fc0 <HAL_UART_IRQHandler+0x228>
            {
              /* Call Directly XferAbortCallback function in case of error */
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 8003f92:	687b      	ldr	r3, [r7, #4]
 8003f94:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8003f96:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8003f98:	687a      	ldr	r2, [r7, #4]
 8003f9a:	6bd2      	ldr	r2, [r2, #60]	@ 0x3c
 8003f9c:	4610      	mov	r0, r2
 8003f9e:	4798      	blx	r3
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8003fa0:	e00e      	b.n	8003fc0 <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
            /*Call registered error callback*/
            huart->ErrorCallback(huart);
#else
            /*Call legacy weak error callback*/
            HAL_UART_ErrorCallback(huart);
 8003fa2:	6878      	ldr	r0, [r7, #4]
 8003fa4:	f002 ff56 	bl	8006e54 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8003fa8:	e00a      	b.n	8003fc0 <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 8003faa:	6878      	ldr	r0, [r7, #4]
 8003fac:	f002 ff52 	bl	8006e54 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8003fb0:	e006      	b.n	8003fc0 <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered error callback*/
        huart->ErrorCallback(huart);
#else
        /*Call legacy weak error callback*/
        HAL_UART_ErrorCallback(huart);
 8003fb2:	6878      	ldr	r0, [r7, #4]
 8003fb4:	f002 ff4e 	bl	8006e54 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

        huart->ErrorCode = HAL_UART_ERROR_NONE;
 8003fb8:	687b      	ldr	r3, [r7, #4]
 8003fba:	2200      	movs	r2, #0
 8003fbc:	645a      	str	r2, [r3, #68]	@ 0x44
      }
    }
    return;
 8003fbe:	e175      	b.n	80042ac <HAL_UART_IRQHandler+0x514>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8003fc0:	bf00      	nop
    return;
 8003fc2:	e173      	b.n	80042ac <HAL_UART_IRQHandler+0x514>
  } /* End if some error occurs */

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : */
  if ((huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8003fc4:	687b      	ldr	r3, [r7, #4]
 8003fc6:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003fc8:	2b01      	cmp	r3, #1
 8003fca:	f040 814f 	bne.w	800426c <HAL_UART_IRQHandler+0x4d4>
      && ((isrflags & USART_SR_IDLE) != 0U)
 8003fce:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8003fd2:	f003 0310 	and.w	r3, r3, #16
 8003fd6:	2b00      	cmp	r3, #0
 8003fd8:	f000 8148 	beq.w	800426c <HAL_UART_IRQHandler+0x4d4>
      && ((cr1its & USART_SR_IDLE) != 0U))
 8003fdc:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8003fe0:	f003 0310 	and.w	r3, r3, #16
 8003fe4:	2b00      	cmp	r3, #0
 8003fe6:	f000 8141 	beq.w	800426c <HAL_UART_IRQHandler+0x4d4>
  {
    __HAL_UART_CLEAR_IDLEFLAG(huart);
 8003fea:	2300      	movs	r3, #0
 8003fec:	60bb      	str	r3, [r7, #8]
 8003fee:	687b      	ldr	r3, [r7, #4]
 8003ff0:	681b      	ldr	r3, [r3, #0]
 8003ff2:	681b      	ldr	r3, [r3, #0]
 8003ff4:	60bb      	str	r3, [r7, #8]
 8003ff6:	687b      	ldr	r3, [r7, #4]
 8003ff8:	681b      	ldr	r3, [r3, #0]
 8003ffa:	685b      	ldr	r3, [r3, #4]
 8003ffc:	60bb      	str	r3, [r7, #8]
 8003ffe:	68bb      	ldr	r3, [r7, #8]

    /* Check if DMA mode is enabled in UART */
    if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8004000:	687b      	ldr	r3, [r7, #4]
 8004002:	681b      	ldr	r3, [r3, #0]
 8004004:	695b      	ldr	r3, [r3, #20]
 8004006:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800400a:	2b00      	cmp	r3, #0
 800400c:	f000 80b6 	beq.w	800417c <HAL_UART_IRQHandler+0x3e4>
    {
      /* DMA mode enabled */
      /* Check received length : If all expected data are received, do nothing,
         (DMA cplt callback will be called).
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_remaining_rx_data = (uint16_t) __HAL_DMA_GET_COUNTER(huart->hdmarx);
 8004010:	687b      	ldr	r3, [r7, #4]
 8004012:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8004014:	681b      	ldr	r3, [r3, #0]
 8004016:	685b      	ldr	r3, [r3, #4]
 8004018:	f8a7 30be 	strh.w	r3, [r7, #190]	@ 0xbe
      if ((nb_remaining_rx_data > 0U)
 800401c:	f8b7 30be 	ldrh.w	r3, [r7, #190]	@ 0xbe
 8004020:	2b00      	cmp	r3, #0
 8004022:	f000 8145 	beq.w	80042b0 <HAL_UART_IRQHandler+0x518>
          && (nb_remaining_rx_data < huart->RxXferSize))
 8004026:	687b      	ldr	r3, [r7, #4]
 8004028:	8d9b      	ldrh	r3, [r3, #44]	@ 0x2c
 800402a:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 800402e:	429a      	cmp	r2, r3
 8004030:	f080 813e 	bcs.w	80042b0 <HAL_UART_IRQHandler+0x518>
      {
        /* Reception is not complete */
        huart->RxXferCount = nb_remaining_rx_data;
 8004034:	687b      	ldr	r3, [r7, #4]
 8004036:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 800403a:	85da      	strh	r2, [r3, #46]	@ 0x2e

        /* In Normal mode, end DMA xfer and HAL UART Rx process*/
        if (huart->hdmarx->Init.Mode != DMA_CIRCULAR)
 800403c:	687b      	ldr	r3, [r7, #4]
 800403e:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8004040:	699b      	ldr	r3, [r3, #24]
 8004042:	2b20      	cmp	r3, #32
 8004044:	f000 8088 	beq.w	8004158 <HAL_UART_IRQHandler+0x3c0>
        {
          /* Disable PE and ERR (Frame error, noise error, overrun error) interrupts */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 8004048:	687b      	ldr	r3, [r7, #4]
 800404a:	681b      	ldr	r3, [r3, #0]
 800404c:	330c      	adds	r3, #12
 800404e:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004052:	f8d7 3088 	ldr.w	r3, [r7, #136]	@ 0x88
 8004056:	e853 3f00 	ldrex	r3, [r3]
 800405a:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
   return(result);
 800405e:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 8004062:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8004066:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
 800406a:	687b      	ldr	r3, [r7, #4]
 800406c:	681b      	ldr	r3, [r3, #0]
 800406e:	330c      	adds	r3, #12
 8004070:	f8d7 20b8 	ldr.w	r2, [r7, #184]	@ 0xb8
 8004074:	f8c7 2094 	str.w	r2, [r7, #148]	@ 0x94
 8004078:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800407c:	f8d7 1090 	ldr.w	r1, [r7, #144]	@ 0x90
 8004080:	f8d7 2094 	ldr.w	r2, [r7, #148]	@ 0x94
 8004084:	e841 2300 	strex	r3, r2, [r1]
 8004088:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
   return(result);
 800408c:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 8004090:	2b00      	cmp	r3, #0
 8004092:	d1d9      	bne.n	8004048 <HAL_UART_IRQHandler+0x2b0>
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8004094:	687b      	ldr	r3, [r7, #4]
 8004096:	681b      	ldr	r3, [r3, #0]
 8004098:	3314      	adds	r3, #20
 800409a:	677b      	str	r3, [r7, #116]	@ 0x74
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800409c:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 800409e:	e853 3f00 	ldrex	r3, [r3]
 80040a2:	673b      	str	r3, [r7, #112]	@ 0x70
   return(result);
 80040a4:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 80040a6:	f023 0301 	bic.w	r3, r3, #1
 80040aa:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 80040ae:	687b      	ldr	r3, [r7, #4]
 80040b0:	681b      	ldr	r3, [r3, #0]
 80040b2:	3314      	adds	r3, #20
 80040b4:	f8d7 20b4 	ldr.w	r2, [r7, #180]	@ 0xb4
 80040b8:	f8c7 2080 	str.w	r2, [r7, #128]	@ 0x80
 80040bc:	67fb      	str	r3, [r7, #124]	@ 0x7c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80040be:	6ff9      	ldr	r1, [r7, #124]	@ 0x7c
 80040c0:	f8d7 2080 	ldr.w	r2, [r7, #128]	@ 0x80
 80040c4:	e841 2300 	strex	r3, r2, [r1]
 80040c8:	67bb      	str	r3, [r7, #120]	@ 0x78
   return(result);
 80040ca:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 80040cc:	2b00      	cmp	r3, #0
 80040ce:	d1e1      	bne.n	8004094 <HAL_UART_IRQHandler+0x2fc>

          /* Disable the DMA transfer for the receiver request by resetting the DMAR bit
             in the UART CR3 register */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 80040d0:	687b      	ldr	r3, [r7, #4]
 80040d2:	681b      	ldr	r3, [r3, #0]
 80040d4:	3314      	adds	r3, #20
 80040d6:	663b      	str	r3, [r7, #96]	@ 0x60
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80040d8:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 80040da:	e853 3f00 	ldrex	r3, [r3]
 80040de:	65fb      	str	r3, [r7, #92]	@ 0x5c
   return(result);
 80040e0:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 80040e2:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 80040e6:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
 80040ea:	687b      	ldr	r3, [r7, #4]
 80040ec:	681b      	ldr	r3, [r3, #0]
 80040ee:	3314      	adds	r3, #20
 80040f0:	f8d7 20b0 	ldr.w	r2, [r7, #176]	@ 0xb0
 80040f4:	66fa      	str	r2, [r7, #108]	@ 0x6c
 80040f6:	66bb      	str	r3, [r7, #104]	@ 0x68
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80040f8:	6eb9      	ldr	r1, [r7, #104]	@ 0x68
 80040fa:	6efa      	ldr	r2, [r7, #108]	@ 0x6c
 80040fc:	e841 2300 	strex	r3, r2, [r1]
 8004100:	667b      	str	r3, [r7, #100]	@ 0x64
   return(result);
 8004102:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 8004104:	2b00      	cmp	r3, #0
 8004106:	d1e3      	bne.n	80040d0 <HAL_UART_IRQHandler+0x338>

          /* At end of Rx process, restore huart->RxState to Ready */
          huart->RxState = HAL_UART_STATE_READY;
 8004108:	687b      	ldr	r3, [r7, #4]
 800410a:	2220      	movs	r2, #32
 800410c:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8004110:	687b      	ldr	r3, [r7, #4]
 8004112:	2200      	movs	r2, #0
 8004114:	631a      	str	r2, [r3, #48]	@ 0x30

          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8004116:	687b      	ldr	r3, [r7, #4]
 8004118:	681b      	ldr	r3, [r3, #0]
 800411a:	330c      	adds	r3, #12
 800411c:	64fb      	str	r3, [r7, #76]	@ 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800411e:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8004120:	e853 3f00 	ldrex	r3, [r3]
 8004124:	64bb      	str	r3, [r7, #72]	@ 0x48
   return(result);
 8004126:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8004128:	f023 0310 	bic.w	r3, r3, #16
 800412c:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
 8004130:	687b      	ldr	r3, [r7, #4]
 8004132:	681b      	ldr	r3, [r3, #0]
 8004134:	330c      	adds	r3, #12
 8004136:	f8d7 20ac 	ldr.w	r2, [r7, #172]	@ 0xac
 800413a:	65ba      	str	r2, [r7, #88]	@ 0x58
 800413c:	657b      	str	r3, [r7, #84]	@ 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800413e:	6d79      	ldr	r1, [r7, #84]	@ 0x54
 8004140:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 8004142:	e841 2300 	strex	r3, r2, [r1]
 8004146:	653b      	str	r3, [r7, #80]	@ 0x50
   return(result);
 8004148:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 800414a:	2b00      	cmp	r3, #0
 800414c:	d1e3      	bne.n	8004116 <HAL_UART_IRQHandler+0x37e>

          /* Last bytes received, so no need as the abort is immediate */
          (void)HAL_DMA_Abort(huart->hdmarx);
 800414e:	687b      	ldr	r3, [r7, #4]
 8004150:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8004152:	4618      	mov	r0, r3
 8004154:	f7fd fca8 	bl	8001aa8 <HAL_DMA_Abort>
        }

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
        In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 8004158:	687b      	ldr	r3, [r7, #4]
 800415a:	2202      	movs	r2, #2
 800415c:	635a      	str	r2, [r3, #52]	@ 0x34
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
 800415e:	687b      	ldr	r3, [r7, #4]
 8004160:	8d9a      	ldrh	r2, [r3, #44]	@ 0x2c
 8004162:	687b      	ldr	r3, [r7, #4]
 8004164:	8ddb      	ldrh	r3, [r3, #46]	@ 0x2e
 8004166:	b29b      	uxth	r3, r3
 8004168:	1ad3      	subs	r3, r2, r3
 800416a:	b29b      	uxth	r3, r3
 800416c:	4619      	mov	r1, r3
 800416e:	6878      	ldr	r0, [r7, #4]
 8004170:	f002 fec8 	bl	8006f04 <HAL_UARTEx_RxEventCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }
      return;
 8004174:	e09c      	b.n	80042b0 <HAL_UART_IRQHandler+0x518>
 8004176:	bf00      	nop
 8004178:	08004963 	.word	0x08004963
    else
    {
      /* DMA mode not enabled */
      /* Check received length : If all expected data are received, do nothing.
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_rx_data = huart->RxXferSize - huart->RxXferCount;
 800417c:	687b      	ldr	r3, [r7, #4]
 800417e:	8d9a      	ldrh	r2, [r3, #44]	@ 0x2c
 8004180:	687b      	ldr	r3, [r7, #4]
 8004182:	8ddb      	ldrh	r3, [r3, #46]	@ 0x2e
 8004184:	b29b      	uxth	r3, r3
 8004186:	1ad3      	subs	r3, r2, r3
 8004188:	f8a7 30ce 	strh.w	r3, [r7, #206]	@ 0xce
      if ((huart->RxXferCount > 0U)
 800418c:	687b      	ldr	r3, [r7, #4]
 800418e:	8ddb      	ldrh	r3, [r3, #46]	@ 0x2e
 8004190:	b29b      	uxth	r3, r3
 8004192:	2b00      	cmp	r3, #0
 8004194:	f000 808e 	beq.w	80042b4 <HAL_UART_IRQHandler+0x51c>
          && (nb_rx_data > 0U))
 8004198:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	@ 0xce
 800419c:	2b00      	cmp	r3, #0
 800419e:	f000 8089 	beq.w	80042b4 <HAL_UART_IRQHandler+0x51c>
      {
        /* Disable the UART Parity Error Interrupt and RXNE interrupts */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 80041a2:	687b      	ldr	r3, [r7, #4]
 80041a4:	681b      	ldr	r3, [r3, #0]
 80041a6:	330c      	adds	r3, #12
 80041a8:	63bb      	str	r3, [r7, #56]	@ 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80041aa:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80041ac:	e853 3f00 	ldrex	r3, [r3]
 80041b0:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 80041b2:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80041b4:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 80041b8:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8
 80041bc:	687b      	ldr	r3, [r7, #4]
 80041be:	681b      	ldr	r3, [r3, #0]
 80041c0:	330c      	adds	r3, #12
 80041c2:	f8d7 20c8 	ldr.w	r2, [r7, #200]	@ 0xc8
 80041c6:	647a      	str	r2, [r7, #68]	@ 0x44
 80041c8:	643b      	str	r3, [r7, #64]	@ 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80041ca:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 80041cc:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 80041ce:	e841 2300 	strex	r3, r2, [r1]
 80041d2:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 80041d4:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80041d6:	2b00      	cmp	r3, #0
 80041d8:	d1e3      	bne.n	80041a2 <HAL_UART_IRQHandler+0x40a>

        /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80041da:	687b      	ldr	r3, [r7, #4]
 80041dc:	681b      	ldr	r3, [r3, #0]
 80041de:	3314      	adds	r3, #20
 80041e0:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80041e2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80041e4:	e853 3f00 	ldrex	r3, [r3]
 80041e8:	623b      	str	r3, [r7, #32]
   return(result);
 80041ea:	6a3b      	ldr	r3, [r7, #32]
 80041ec:	f023 0301 	bic.w	r3, r3, #1
 80041f0:	f8c7 30c4 	str.w	r3, [r7, #196]	@ 0xc4
 80041f4:	687b      	ldr	r3, [r7, #4]
 80041f6:	681b      	ldr	r3, [r3, #0]
 80041f8:	3314      	adds	r3, #20
 80041fa:	f8d7 20c4 	ldr.w	r2, [r7, #196]	@ 0xc4
 80041fe:	633a      	str	r2, [r7, #48]	@ 0x30
 8004200:	62fb      	str	r3, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004202:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 8004204:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8004206:	e841 2300 	strex	r3, r2, [r1]
 800420a:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 800420c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800420e:	2b00      	cmp	r3, #0
 8004210:	d1e3      	bne.n	80041da <HAL_UART_IRQHandler+0x442>

        /* Rx process is completed, restore huart->RxState to Ready */
        huart->RxState = HAL_UART_STATE_READY;
 8004212:	687b      	ldr	r3, [r7, #4]
 8004214:	2220      	movs	r2, #32
 8004216:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800421a:	687b      	ldr	r3, [r7, #4]
 800421c:	2200      	movs	r2, #0
 800421e:	631a      	str	r2, [r3, #48]	@ 0x30

        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8004220:	687b      	ldr	r3, [r7, #4]
 8004222:	681b      	ldr	r3, [r3, #0]
 8004224:	330c      	adds	r3, #12
 8004226:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004228:	693b      	ldr	r3, [r7, #16]
 800422a:	e853 3f00 	ldrex	r3, [r3]
 800422e:	60fb      	str	r3, [r7, #12]
   return(result);
 8004230:	68fb      	ldr	r3, [r7, #12]
 8004232:	f023 0310 	bic.w	r3, r3, #16
 8004236:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
 800423a:	687b      	ldr	r3, [r7, #4]
 800423c:	681b      	ldr	r3, [r3, #0]
 800423e:	330c      	adds	r3, #12
 8004240:	f8d7 20c0 	ldr.w	r2, [r7, #192]	@ 0xc0
 8004244:	61fa      	str	r2, [r7, #28]
 8004246:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004248:	69b9      	ldr	r1, [r7, #24]
 800424a:	69fa      	ldr	r2, [r7, #28]
 800424c:	e841 2300 	strex	r3, r2, [r1]
 8004250:	617b      	str	r3, [r7, #20]
   return(result);
 8004252:	697b      	ldr	r3, [r7, #20]
 8004254:	2b00      	cmp	r3, #0
 8004256:	d1e3      	bne.n	8004220 <HAL_UART_IRQHandler+0x488>

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
           In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 8004258:	687b      	ldr	r3, [r7, #4]
 800425a:	2202      	movs	r2, #2
 800425c:	635a      	str	r2, [r3, #52]	@ 0x34
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxEventCallback(huart, nb_rx_data);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, nb_rx_data);
 800425e:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	@ 0xce
 8004262:	4619      	mov	r1, r3
 8004264:	6878      	ldr	r0, [r7, #4]
 8004266:	f002 fe4d 	bl	8006f04 <HAL_UARTEx_RxEventCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }
      return;
 800426a:	e023      	b.n	80042b4 <HAL_UART_IRQHandler+0x51c>
    }
  }

  /* UART in mode Transmitter ------------------------------------------------*/
  if (((isrflags & USART_SR_TXE) != RESET) && ((cr1its & USART_CR1_TXEIE) != RESET))
 800426c:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8004270:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8004274:	2b00      	cmp	r3, #0
 8004276:	d009      	beq.n	800428c <HAL_UART_IRQHandler+0x4f4>
 8004278:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 800427c:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8004280:	2b00      	cmp	r3, #0
 8004282:	d003      	beq.n	800428c <HAL_UART_IRQHandler+0x4f4>
  {
    UART_Transmit_IT(huart);
 8004284:	6878      	ldr	r0, [r7, #4]
 8004286:	f000 fb98 	bl	80049ba <UART_Transmit_IT>
    return;
 800428a:	e014      	b.n	80042b6 <HAL_UART_IRQHandler+0x51e>
  }

  /* UART in mode Transmitter end --------------------------------------------*/
  if (((isrflags & USART_SR_TC) != RESET) && ((cr1its & USART_CR1_TCIE) != RESET))
 800428c:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8004290:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8004294:	2b00      	cmp	r3, #0
 8004296:	d00e      	beq.n	80042b6 <HAL_UART_IRQHandler+0x51e>
 8004298:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 800429c:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80042a0:	2b00      	cmp	r3, #0
 80042a2:	d008      	beq.n	80042b6 <HAL_UART_IRQHandler+0x51e>
  {
    UART_EndTransmit_IT(huart);
 80042a4:	6878      	ldr	r0, [r7, #4]
 80042a6:	f000 fbd7 	bl	8004a58 <UART_EndTransmit_IT>
    return;
 80042aa:	e004      	b.n	80042b6 <HAL_UART_IRQHandler+0x51e>
    return;
 80042ac:	bf00      	nop
 80042ae:	e002      	b.n	80042b6 <HAL_UART_IRQHandler+0x51e>
      return;
 80042b0:	bf00      	nop
 80042b2:	e000      	b.n	80042b6 <HAL_UART_IRQHandler+0x51e>
      return;
 80042b4:	bf00      	nop
  }
}
 80042b6:	37e8      	adds	r7, #232	@ 0xe8
 80042b8:	46bd      	mov	sp, r7
 80042ba:	bd80      	pop	{r7, pc}

080042bc <HAL_UART_TxHalfCpltCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_TxHalfCpltCallback(UART_HandleTypeDef *huart)
{
 80042bc:	b480      	push	{r7}
 80042be:	b083      	sub	sp, #12
 80042c0:	af00      	add	r7, sp, #0
 80042c2:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_TxHalfCpltCallback could be implemented in the user file
   */
}
 80042c4:	bf00      	nop
 80042c6:	370c      	adds	r7, #12
 80042c8:	46bd      	mov	sp, r7
 80042ca:	bc80      	pop	{r7}
 80042cc:	4770      	bx	lr

080042ce <HAL_UART_RxHalfCpltCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_RxHalfCpltCallback(UART_HandleTypeDef *huart)
{
 80042ce:	b480      	push	{r7}
 80042d0:	b083      	sub	sp, #12
 80042d2:	af00      	add	r7, sp, #0
 80042d4:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_RxHalfCpltCallback could be implemented in the user file
   */
}
 80042d6:	bf00      	nop
 80042d8:	370c      	adds	r7, #12
 80042da:	46bd      	mov	sp, r7
 80042dc:	bc80      	pop	{r7}
 80042de:	4770      	bx	lr

080042e0 <HAL_UART_AbortReceiveCpltCallback>:
  * @brief  UART Abort Receive Complete callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UART_AbortReceiveCpltCallback(UART_HandleTypeDef *huart)
{
 80042e0:	b480      	push	{r7}
 80042e2:	b083      	sub	sp, #12
 80042e4:	af00      	add	r7, sp, #0
 80042e6:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UART_AbortReceiveCpltCallback can be implemented in the user file.
   */
}
 80042e8:	bf00      	nop
 80042ea:	370c      	adds	r7, #12
 80042ec:	46bd      	mov	sp, r7
 80042ee:	bc80      	pop	{r7}
 80042f0:	4770      	bx	lr

080042f2 <HAL_HalfDuplex_EnableTransmitter>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_HalfDuplex_EnableTransmitter(UART_HandleTypeDef *huart)
{
 80042f2:	b480      	push	{r7}
 80042f4:	b085      	sub	sp, #20
 80042f6:	af00      	add	r7, sp, #0
 80042f8:	6078      	str	r0, [r7, #4]
  uint32_t tmpreg = 0x00U;
 80042fa:	2300      	movs	r3, #0
 80042fc:	60fb      	str	r3, [r7, #12]

  /* Process Locked */
  __HAL_LOCK(huart);
 80042fe:	687b      	ldr	r3, [r7, #4]
 8004300:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 8004304:	2b01      	cmp	r3, #1
 8004306:	d101      	bne.n	800430c <HAL_HalfDuplex_EnableTransmitter+0x1a>
 8004308:	2302      	movs	r3, #2
 800430a:	e020      	b.n	800434e <HAL_HalfDuplex_EnableTransmitter+0x5c>
 800430c:	687b      	ldr	r3, [r7, #4]
 800430e:	2201      	movs	r2, #1
 8004310:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

  huart->gState = HAL_UART_STATE_BUSY;
 8004314:	687b      	ldr	r3, [r7, #4]
 8004316:	2224      	movs	r2, #36	@ 0x24
 8004318:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

  /*-------------------------- USART CR1 Configuration -----------------------*/
  tmpreg = huart->Instance->CR1;
 800431c:	687b      	ldr	r3, [r7, #4]
 800431e:	681b      	ldr	r3, [r3, #0]
 8004320:	68db      	ldr	r3, [r3, #12]
 8004322:	60fb      	str	r3, [r7, #12]

  /* Clear TE and RE bits */
  tmpreg &= (uint32_t)~((uint32_t)(USART_CR1_TE | USART_CR1_RE));
 8004324:	68fb      	ldr	r3, [r7, #12]
 8004326:	f023 030c 	bic.w	r3, r3, #12
 800432a:	60fb      	str	r3, [r7, #12]

  /* Enable the USART's transmit interface by setting the TE bit in the USART CR1 register */
  tmpreg |= (uint32_t)USART_CR1_TE;
 800432c:	68fb      	ldr	r3, [r7, #12]
 800432e:	f043 0308 	orr.w	r3, r3, #8
 8004332:	60fb      	str	r3, [r7, #12]

  /* Write to USART CR1 */
  WRITE_REG(huart->Instance->CR1, (uint32_t)tmpreg);
 8004334:	687b      	ldr	r3, [r7, #4]
 8004336:	681b      	ldr	r3, [r3, #0]
 8004338:	68fa      	ldr	r2, [r7, #12]
 800433a:	60da      	str	r2, [r3, #12]

  huart->gState = HAL_UART_STATE_READY;
 800433c:	687b      	ldr	r3, [r7, #4]
 800433e:	2220      	movs	r2, #32
 8004340:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 8004344:	687b      	ldr	r3, [r7, #4]
 8004346:	2200      	movs	r2, #0
 8004348:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

  return HAL_OK;
 800434c:	2300      	movs	r3, #0
}
 800434e:	4618      	mov	r0, r3
 8004350:	3714      	adds	r7, #20
 8004352:	46bd      	mov	sp, r7
 8004354:	bc80      	pop	{r7}
 8004356:	4770      	bx	lr

08004358 <HAL_HalfDuplex_EnableReceiver>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_HalfDuplex_EnableReceiver(UART_HandleTypeDef *huart)
{
 8004358:	b480      	push	{r7}
 800435a:	b085      	sub	sp, #20
 800435c:	af00      	add	r7, sp, #0
 800435e:	6078      	str	r0, [r7, #4]
  uint32_t tmpreg = 0x00U;
 8004360:	2300      	movs	r3, #0
 8004362:	60fb      	str	r3, [r7, #12]

  /* Process Locked */
  __HAL_LOCK(huart);
 8004364:	687b      	ldr	r3, [r7, #4]
 8004366:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 800436a:	2b01      	cmp	r3, #1
 800436c:	d101      	bne.n	8004372 <HAL_HalfDuplex_EnableReceiver+0x1a>
 800436e:	2302      	movs	r3, #2
 8004370:	e020      	b.n	80043b4 <HAL_HalfDuplex_EnableReceiver+0x5c>
 8004372:	687b      	ldr	r3, [r7, #4]
 8004374:	2201      	movs	r2, #1
 8004376:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

  huart->gState = HAL_UART_STATE_BUSY;
 800437a:	687b      	ldr	r3, [r7, #4]
 800437c:	2224      	movs	r2, #36	@ 0x24
 800437e:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

  /*-------------------------- USART CR1 Configuration -----------------------*/
  tmpreg = huart->Instance->CR1;
 8004382:	687b      	ldr	r3, [r7, #4]
 8004384:	681b      	ldr	r3, [r3, #0]
 8004386:	68db      	ldr	r3, [r3, #12]
 8004388:	60fb      	str	r3, [r7, #12]

  /* Clear TE and RE bits */
  tmpreg &= (uint32_t)~((uint32_t)(USART_CR1_TE | USART_CR1_RE));
 800438a:	68fb      	ldr	r3, [r7, #12]
 800438c:	f023 030c 	bic.w	r3, r3, #12
 8004390:	60fb      	str	r3, [r7, #12]

  /* Enable the USART's receive interface by setting the RE bit in the USART CR1 register */
  tmpreg |= (uint32_t)USART_CR1_RE;
 8004392:	68fb      	ldr	r3, [r7, #12]
 8004394:	f043 0304 	orr.w	r3, r3, #4
 8004398:	60fb      	str	r3, [r7, #12]

  /* Write to USART CR1 */
  WRITE_REG(huart->Instance->CR1, (uint32_t)tmpreg);
 800439a:	687b      	ldr	r3, [r7, #4]
 800439c:	681b      	ldr	r3, [r3, #0]
 800439e:	68fa      	ldr	r2, [r7, #12]
 80043a0:	60da      	str	r2, [r3, #12]

  huart->gState = HAL_UART_STATE_READY;
 80043a2:	687b      	ldr	r3, [r7, #4]
 80043a4:	2220      	movs	r2, #32
 80043a6:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 80043aa:	687b      	ldr	r3, [r7, #4]
 80043ac:	2200      	movs	r2, #0
 80043ae:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

  return HAL_OK;
 80043b2:	2300      	movs	r3, #0
}
 80043b4:	4618      	mov	r0, r3
 80043b6:	3714      	adds	r7, #20
 80043b8:	46bd      	mov	sp, r7
 80043ba:	bc80      	pop	{r7}
 80043bc:	4770      	bx	lr

080043be <HAL_UART_GetState>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL state
  */
HAL_UART_StateTypeDef HAL_UART_GetState(const UART_HandleTypeDef *huart)
{
 80043be:	b480      	push	{r7}
 80043c0:	b085      	sub	sp, #20
 80043c2:	af00      	add	r7, sp, #0
 80043c4:	6078      	str	r0, [r7, #4]
  uint32_t temp1 = 0x00U, temp2 = 0x00U;
 80043c6:	2300      	movs	r3, #0
 80043c8:	60fb      	str	r3, [r7, #12]
 80043ca:	2300      	movs	r3, #0
 80043cc:	60bb      	str	r3, [r7, #8]
  temp1 = huart->gState;
 80043ce:	687b      	ldr	r3, [r7, #4]
 80043d0:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 80043d4:	b2db      	uxtb	r3, r3
 80043d6:	60fb      	str	r3, [r7, #12]
  temp2 = huart->RxState;
 80043d8:	687b      	ldr	r3, [r7, #4]
 80043da:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 80043de:	b2db      	uxtb	r3, r3
 80043e0:	60bb      	str	r3, [r7, #8]

  return (HAL_UART_StateTypeDef)(temp1 | temp2);
 80043e2:	68fb      	ldr	r3, [r7, #12]
 80043e4:	b2da      	uxtb	r2, r3
 80043e6:	68bb      	ldr	r3, [r7, #8]
 80043e8:	b2db      	uxtb	r3, r3
 80043ea:	4313      	orrs	r3, r2
 80043ec:	b2db      	uxtb	r3, r3
}
 80043ee:	4618      	mov	r0, r3
 80043f0:	3714      	adds	r7, #20
 80043f2:	46bd      	mov	sp, r7
 80043f4:	bc80      	pop	{r7}
 80043f6:	4770      	bx	lr

080043f8 <UART_DMATransmitCplt>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMATransmitCplt(DMA_HandleTypeDef *hdma)
{
 80043f8:	b580      	push	{r7, lr}
 80043fa:	b090      	sub	sp, #64	@ 0x40
 80043fc:	af00      	add	r7, sp, #0
 80043fe:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8004400:	687b      	ldr	r3, [r7, #4]
 8004402:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004404:	63fb      	str	r3, [r7, #60]	@ 0x3c
  /* DMA Normal mode*/
  if ((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 8004406:	687b      	ldr	r3, [r7, #4]
 8004408:	681b      	ldr	r3, [r3, #0]
 800440a:	681b      	ldr	r3, [r3, #0]
 800440c:	f003 0320 	and.w	r3, r3, #32
 8004410:	2b00      	cmp	r3, #0
 8004412:	d137      	bne.n	8004484 <UART_DMATransmitCplt+0x8c>
  {
    huart->TxXferCount = 0x00U;
 8004414:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8004416:	2200      	movs	r2, #0
 8004418:	84da      	strh	r2, [r3, #38]	@ 0x26

    /* Disable the DMA transfer for transmit request by setting the DMAT bit
       in the UART CR3 register */
    ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAT);
 800441a:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800441c:	681b      	ldr	r3, [r3, #0]
 800441e:	3314      	adds	r3, #20
 8004420:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004422:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004424:	e853 3f00 	ldrex	r3, [r3]
 8004428:	623b      	str	r3, [r7, #32]
   return(result);
 800442a:	6a3b      	ldr	r3, [r7, #32]
 800442c:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8004430:	63bb      	str	r3, [r7, #56]	@ 0x38
 8004432:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8004434:	681b      	ldr	r3, [r3, #0]
 8004436:	3314      	adds	r3, #20
 8004438:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 800443a:	633a      	str	r2, [r7, #48]	@ 0x30
 800443c:	62fb      	str	r3, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800443e:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 8004440:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8004442:	e841 2300 	strex	r3, r2, [r1]
 8004446:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 8004448:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800444a:	2b00      	cmp	r3, #0
 800444c:	d1e5      	bne.n	800441a <UART_DMATransmitCplt+0x22>

    /* Enable the UART Transmit Complete Interrupt */
    ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_TCIE);
 800444e:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8004450:	681b      	ldr	r3, [r3, #0]
 8004452:	330c      	adds	r3, #12
 8004454:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004456:	693b      	ldr	r3, [r7, #16]
 8004458:	e853 3f00 	ldrex	r3, [r3]
 800445c:	60fb      	str	r3, [r7, #12]
   return(result);
 800445e:	68fb      	ldr	r3, [r7, #12]
 8004460:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8004464:	637b      	str	r3, [r7, #52]	@ 0x34
 8004466:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8004468:	681b      	ldr	r3, [r3, #0]
 800446a:	330c      	adds	r3, #12
 800446c:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 800446e:	61fa      	str	r2, [r7, #28]
 8004470:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004472:	69b9      	ldr	r1, [r7, #24]
 8004474:	69fa      	ldr	r2, [r7, #28]
 8004476:	e841 2300 	strex	r3, r2, [r1]
 800447a:	617b      	str	r3, [r7, #20]
   return(result);
 800447c:	697b      	ldr	r3, [r7, #20]
 800447e:	2b00      	cmp	r3, #0
 8004480:	d1e5      	bne.n	800444e <UART_DMATransmitCplt+0x56>
#else
    /*Call legacy weak Tx complete callback*/
    HAL_UART_TxCpltCallback(huart);
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
  }
}
 8004482:	e002      	b.n	800448a <UART_DMATransmitCplt+0x92>
    HAL_UART_TxCpltCallback(huart);
 8004484:	6bf8      	ldr	r0, [r7, #60]	@ 0x3c
 8004486:	f002 fc3d 	bl	8006d04 <HAL_UART_TxCpltCallback>
}
 800448a:	bf00      	nop
 800448c:	3740      	adds	r7, #64	@ 0x40
 800448e:	46bd      	mov	sp, r7
 8004490:	bd80      	pop	{r7, pc}

08004492 <UART_DMATxHalfCplt>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMATxHalfCplt(DMA_HandleTypeDef *hdma)
{
 8004492:	b580      	push	{r7, lr}
 8004494:	b084      	sub	sp, #16
 8004496:	af00      	add	r7, sp, #0
 8004498:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 800449a:	687b      	ldr	r3, [r7, #4]
 800449c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800449e:	60fb      	str	r3, [r7, #12]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxHalfCpltCallback(huart);
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxHalfCpltCallback(huart);
 80044a0:	68f8      	ldr	r0, [r7, #12]
 80044a2:	f7ff ff0b 	bl	80042bc <HAL_UART_TxHalfCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 80044a6:	bf00      	nop
 80044a8:	3710      	adds	r7, #16
 80044aa:	46bd      	mov	sp, r7
 80044ac:	bd80      	pop	{r7, pc}

080044ae <UART_DMAReceiveCplt>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMAReceiveCplt(DMA_HandleTypeDef *hdma)
{
 80044ae:	b580      	push	{r7, lr}
 80044b0:	b09c      	sub	sp, #112	@ 0x70
 80044b2:	af00      	add	r7, sp, #0
 80044b4:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 80044b6:	687b      	ldr	r3, [r7, #4]
 80044b8:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80044ba:	66fb      	str	r3, [r7, #108]	@ 0x6c

  /* DMA Normal mode*/
  if ((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 80044bc:	687b      	ldr	r3, [r7, #4]
 80044be:	681b      	ldr	r3, [r3, #0]
 80044c0:	681b      	ldr	r3, [r3, #0]
 80044c2:	f003 0320 	and.w	r3, r3, #32
 80044c6:	2b00      	cmp	r3, #0
 80044c8:	d172      	bne.n	80045b0 <UART_DMAReceiveCplt+0x102>
  {
    huart->RxXferCount = 0U;
 80044ca:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 80044cc:	2200      	movs	r2, #0
 80044ce:	85da      	strh	r2, [r3, #46]	@ 0x2e

    /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 80044d0:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 80044d2:	681b      	ldr	r3, [r3, #0]
 80044d4:	330c      	adds	r3, #12
 80044d6:	64fb      	str	r3, [r7, #76]	@ 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80044d8:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 80044da:	e853 3f00 	ldrex	r3, [r3]
 80044de:	64bb      	str	r3, [r7, #72]	@ 0x48
   return(result);
 80044e0:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 80044e2:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 80044e6:	66bb      	str	r3, [r7, #104]	@ 0x68
 80044e8:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 80044ea:	681b      	ldr	r3, [r3, #0]
 80044ec:	330c      	adds	r3, #12
 80044ee:	6eba      	ldr	r2, [r7, #104]	@ 0x68
 80044f0:	65ba      	str	r2, [r7, #88]	@ 0x58
 80044f2:	657b      	str	r3, [r7, #84]	@ 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80044f4:	6d79      	ldr	r1, [r7, #84]	@ 0x54
 80044f6:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 80044f8:	e841 2300 	strex	r3, r2, [r1]
 80044fc:	653b      	str	r3, [r7, #80]	@ 0x50
   return(result);
 80044fe:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8004500:	2b00      	cmp	r3, #0
 8004502:	d1e5      	bne.n	80044d0 <UART_DMAReceiveCplt+0x22>
    ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8004504:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8004506:	681b      	ldr	r3, [r3, #0]
 8004508:	3314      	adds	r3, #20
 800450a:	63bb      	str	r3, [r7, #56]	@ 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800450c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800450e:	e853 3f00 	ldrex	r3, [r3]
 8004512:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 8004514:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8004516:	f023 0301 	bic.w	r3, r3, #1
 800451a:	667b      	str	r3, [r7, #100]	@ 0x64
 800451c:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 800451e:	681b      	ldr	r3, [r3, #0]
 8004520:	3314      	adds	r3, #20
 8004522:	6e7a      	ldr	r2, [r7, #100]	@ 0x64
 8004524:	647a      	str	r2, [r7, #68]	@ 0x44
 8004526:	643b      	str	r3, [r7, #64]	@ 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004528:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 800452a:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 800452c:	e841 2300 	strex	r3, r2, [r1]
 8004530:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 8004532:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8004534:	2b00      	cmp	r3, #0
 8004536:	d1e5      	bne.n	8004504 <UART_DMAReceiveCplt+0x56>

    /* Disable the DMA transfer for the receiver request by setting the DMAR bit
       in the UART CR3 register */
    ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8004538:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 800453a:	681b      	ldr	r3, [r3, #0]
 800453c:	3314      	adds	r3, #20
 800453e:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004540:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004542:	e853 3f00 	ldrex	r3, [r3]
 8004546:	623b      	str	r3, [r7, #32]
   return(result);
 8004548:	6a3b      	ldr	r3, [r7, #32]
 800454a:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 800454e:	663b      	str	r3, [r7, #96]	@ 0x60
 8004550:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8004552:	681b      	ldr	r3, [r3, #0]
 8004554:	3314      	adds	r3, #20
 8004556:	6e3a      	ldr	r2, [r7, #96]	@ 0x60
 8004558:	633a      	str	r2, [r7, #48]	@ 0x30
 800455a:	62fb      	str	r3, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800455c:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 800455e:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8004560:	e841 2300 	strex	r3, r2, [r1]
 8004564:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 8004566:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8004568:	2b00      	cmp	r3, #0
 800456a:	d1e5      	bne.n	8004538 <UART_DMAReceiveCplt+0x8a>

    /* At end of Rx process, restore huart->RxState to Ready */
    huart->RxState = HAL_UART_STATE_READY;
 800456c:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 800456e:	2220      	movs	r2, #32
 8004570:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

    /* If Reception till IDLE event has been selected, Disable IDLE Interrupt */
    if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8004574:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8004576:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8004578:	2b01      	cmp	r3, #1
 800457a:	d119      	bne.n	80045b0 <UART_DMAReceiveCplt+0x102>
    {
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800457c:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 800457e:	681b      	ldr	r3, [r3, #0]
 8004580:	330c      	adds	r3, #12
 8004582:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004584:	693b      	ldr	r3, [r7, #16]
 8004586:	e853 3f00 	ldrex	r3, [r3]
 800458a:	60fb      	str	r3, [r7, #12]
   return(result);
 800458c:	68fb      	ldr	r3, [r7, #12]
 800458e:	f023 0310 	bic.w	r3, r3, #16
 8004592:	65fb      	str	r3, [r7, #92]	@ 0x5c
 8004594:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8004596:	681b      	ldr	r3, [r3, #0]
 8004598:	330c      	adds	r3, #12
 800459a:	6dfa      	ldr	r2, [r7, #92]	@ 0x5c
 800459c:	61fa      	str	r2, [r7, #28]
 800459e:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80045a0:	69b9      	ldr	r1, [r7, #24]
 80045a2:	69fa      	ldr	r2, [r7, #28]
 80045a4:	e841 2300 	strex	r3, r2, [r1]
 80045a8:	617b      	str	r3, [r7, #20]
   return(result);
 80045aa:	697b      	ldr	r3, [r7, #20]
 80045ac:	2b00      	cmp	r3, #0
 80045ae:	d1e5      	bne.n	800457c <UART_DMAReceiveCplt+0xce>
    }
  }

  /* Initialize type of RxEvent that correspond to RxEvent callback execution;
   In this case, Rx Event type is Transfer Complete */
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 80045b0:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 80045b2:	2200      	movs	r2, #0
 80045b4:	635a      	str	r2, [r3, #52]	@ 0x34

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : use Rx Event callback */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 80045b6:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 80045b8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80045ba:	2b01      	cmp	r3, #1
 80045bc:	d106      	bne.n	80045cc <UART_DMAReceiveCplt+0x11e>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /*Call registered Rx Event callback*/
    huart->RxEventCallback(huart, huart->RxXferSize);
#else
    /*Call legacy weak Rx Event callback*/
    HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 80045be:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 80045c0:	8d9b      	ldrh	r3, [r3, #44]	@ 0x2c
 80045c2:	4619      	mov	r1, r3
 80045c4:	6ef8      	ldr	r0, [r7, #108]	@ 0x6c
 80045c6:	f002 fc9d 	bl	8006f04 <HAL_UARTEx_RxEventCallback>
#else
    /*Call legacy weak Rx complete callback*/
    HAL_UART_RxCpltCallback(huart);
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
  }
}
 80045ca:	e002      	b.n	80045d2 <UART_DMAReceiveCplt+0x124>
    HAL_UART_RxCpltCallback(huart);
 80045cc:	6ef8      	ldr	r0, [r7, #108]	@ 0x6c
 80045ce:	f002 fbd7 	bl	8006d80 <HAL_UART_RxCpltCallback>
}
 80045d2:	bf00      	nop
 80045d4:	3770      	adds	r7, #112	@ 0x70
 80045d6:	46bd      	mov	sp, r7
 80045d8:	bd80      	pop	{r7, pc}

080045da <UART_DMARxHalfCplt>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMARxHalfCplt(DMA_HandleTypeDef *hdma)
{
 80045da:	b580      	push	{r7, lr}
 80045dc:	b084      	sub	sp, #16
 80045de:	af00      	add	r7, sp, #0
 80045e0:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 80045e2:	687b      	ldr	r3, [r7, #4]
 80045e4:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80045e6:	60fb      	str	r3, [r7, #12]

  /* Initialize type of RxEvent that correspond to RxEvent callback execution;
     In this case, Rx Event type is Half Transfer */
  huart->RxEventType = HAL_UART_RXEVENT_HT;
 80045e8:	68fb      	ldr	r3, [r7, #12]
 80045ea:	2201      	movs	r2, #1
 80045ec:	635a      	str	r2, [r3, #52]	@ 0x34

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : use Rx Event callback */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 80045ee:	68fb      	ldr	r3, [r7, #12]
 80045f0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80045f2:	2b01      	cmp	r3, #1
 80045f4:	d108      	bne.n	8004608 <UART_DMARxHalfCplt+0x2e>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /*Call registered Rx Event callback*/
    huart->RxEventCallback(huart, huart->RxXferSize / 2U);
#else
    /*Call legacy weak Rx Event callback*/
    HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize / 2U);
 80045f6:	68fb      	ldr	r3, [r7, #12]
 80045f8:	8d9b      	ldrh	r3, [r3, #44]	@ 0x2c
 80045fa:	085b      	lsrs	r3, r3, #1
 80045fc:	b29b      	uxth	r3, r3
 80045fe:	4619      	mov	r1, r3
 8004600:	68f8      	ldr	r0, [r7, #12]
 8004602:	f002 fc7f 	bl	8006f04 <HAL_UARTEx_RxEventCallback>
#else
    /*Call legacy weak Rx Half complete callback*/
    HAL_UART_RxHalfCpltCallback(huart);
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
  }
}
 8004606:	e002      	b.n	800460e <UART_DMARxHalfCplt+0x34>
    HAL_UART_RxHalfCpltCallback(huart);
 8004608:	68f8      	ldr	r0, [r7, #12]
 800460a:	f7ff fe60 	bl	80042ce <HAL_UART_RxHalfCpltCallback>
}
 800460e:	bf00      	nop
 8004610:	3710      	adds	r7, #16
 8004612:	46bd      	mov	sp, r7
 8004614:	bd80      	pop	{r7, pc}

08004616 <UART_DMAError>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMAError(DMA_HandleTypeDef *hdma)
{
 8004616:	b580      	push	{r7, lr}
 8004618:	b084      	sub	sp, #16
 800461a:	af00      	add	r7, sp, #0
 800461c:	6078      	str	r0, [r7, #4]
  uint32_t dmarequest = 0x00U;
 800461e:	2300      	movs	r3, #0
 8004620:	60fb      	str	r3, [r7, #12]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8004622:	687b      	ldr	r3, [r7, #4]
 8004624:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004626:	60bb      	str	r3, [r7, #8]

  /* Stop UART DMA Tx request if ongoing */
  dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAT);
 8004628:	68bb      	ldr	r3, [r7, #8]
 800462a:	681b      	ldr	r3, [r3, #0]
 800462c:	695b      	ldr	r3, [r3, #20]
 800462e:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8004632:	2b00      	cmp	r3, #0
 8004634:	bf14      	ite	ne
 8004636:	2301      	movne	r3, #1
 8004638:	2300      	moveq	r3, #0
 800463a:	b2db      	uxtb	r3, r3
 800463c:	60fb      	str	r3, [r7, #12]
  if ((huart->gState == HAL_UART_STATE_BUSY_TX) && dmarequest)
 800463e:	68bb      	ldr	r3, [r7, #8]
 8004640:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8004644:	b2db      	uxtb	r3, r3
 8004646:	2b21      	cmp	r3, #33	@ 0x21
 8004648:	d108      	bne.n	800465c <UART_DMAError+0x46>
 800464a:	68fb      	ldr	r3, [r7, #12]
 800464c:	2b00      	cmp	r3, #0
 800464e:	d005      	beq.n	800465c <UART_DMAError+0x46>
  {
    huart->TxXferCount = 0x00U;
 8004650:	68bb      	ldr	r3, [r7, #8]
 8004652:	2200      	movs	r2, #0
 8004654:	84da      	strh	r2, [r3, #38]	@ 0x26
    UART_EndTxTransfer(huart);
 8004656:	68b8      	ldr	r0, [r7, #8]
 8004658:	f000 f8fa 	bl	8004850 <UART_EndTxTransfer>
  }

  /* Stop UART DMA Rx request if ongoing */
  dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR);
 800465c:	68bb      	ldr	r3, [r7, #8]
 800465e:	681b      	ldr	r3, [r3, #0]
 8004660:	695b      	ldr	r3, [r3, #20]
 8004662:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8004666:	2b00      	cmp	r3, #0
 8004668:	bf14      	ite	ne
 800466a:	2301      	movne	r3, #1
 800466c:	2300      	moveq	r3, #0
 800466e:	b2db      	uxtb	r3, r3
 8004670:	60fb      	str	r3, [r7, #12]
  if ((huart->RxState == HAL_UART_STATE_BUSY_RX) && dmarequest)
 8004672:	68bb      	ldr	r3, [r7, #8]
 8004674:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 8004678:	b2db      	uxtb	r3, r3
 800467a:	2b22      	cmp	r3, #34	@ 0x22
 800467c:	d108      	bne.n	8004690 <UART_DMAError+0x7a>
 800467e:	68fb      	ldr	r3, [r7, #12]
 8004680:	2b00      	cmp	r3, #0
 8004682:	d005      	beq.n	8004690 <UART_DMAError+0x7a>
  {
    huart->RxXferCount = 0x00U;
 8004684:	68bb      	ldr	r3, [r7, #8]
 8004686:	2200      	movs	r2, #0
 8004688:	85da      	strh	r2, [r3, #46]	@ 0x2e
    UART_EndRxTransfer(huart);
 800468a:	68b8      	ldr	r0, [r7, #8]
 800468c:	f000 f907 	bl	800489e <UART_EndRxTransfer>
  }

  huart->ErrorCode |= HAL_UART_ERROR_DMA;
 8004690:	68bb      	ldr	r3, [r7, #8]
 8004692:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8004694:	f043 0210 	orr.w	r2, r3, #16
 8004698:	68bb      	ldr	r3, [r7, #8]
 800469a:	645a      	str	r2, [r3, #68]	@ 0x44
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 800469c:	68b8      	ldr	r0, [r7, #8]
 800469e:	f002 fbd9 	bl	8006e54 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 80046a2:	bf00      	nop
 80046a4:	3710      	adds	r7, #16
 80046a6:	46bd      	mov	sp, r7
 80046a8:	bd80      	pop	{r7, pc}

080046aa <UART_Start_Receive_IT>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_Start_Receive_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 80046aa:	b480      	push	{r7}
 80046ac:	b085      	sub	sp, #20
 80046ae:	af00      	add	r7, sp, #0
 80046b0:	60f8      	str	r0, [r7, #12]
 80046b2:	60b9      	str	r1, [r7, #8]
 80046b4:	4613      	mov	r3, r2
 80046b6:	80fb      	strh	r3, [r7, #6]
  huart->pRxBuffPtr = pData;
 80046b8:	68fb      	ldr	r3, [r7, #12]
 80046ba:	68ba      	ldr	r2, [r7, #8]
 80046bc:	629a      	str	r2, [r3, #40]	@ 0x28
  huart->RxXferSize = Size;
 80046be:	68fb      	ldr	r3, [r7, #12]
 80046c0:	88fa      	ldrh	r2, [r7, #6]
 80046c2:	859a      	strh	r2, [r3, #44]	@ 0x2c
  huart->RxXferCount = Size;
 80046c4:	68fb      	ldr	r3, [r7, #12]
 80046c6:	88fa      	ldrh	r2, [r7, #6]
 80046c8:	85da      	strh	r2, [r3, #46]	@ 0x2e

  huart->ErrorCode = HAL_UART_ERROR_NONE;
 80046ca:	68fb      	ldr	r3, [r7, #12]
 80046cc:	2200      	movs	r2, #0
 80046ce:	645a      	str	r2, [r3, #68]	@ 0x44
  huart->RxState = HAL_UART_STATE_BUSY_RX;
 80046d0:	68fb      	ldr	r3, [r7, #12]
 80046d2:	2222      	movs	r2, #34	@ 0x22
 80046d4:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

  if (huart->Init.Parity != UART_PARITY_NONE)
 80046d8:	68fb      	ldr	r3, [r7, #12]
 80046da:	691b      	ldr	r3, [r3, #16]
 80046dc:	2b00      	cmp	r3, #0
 80046de:	d007      	beq.n	80046f0 <UART_Start_Receive_IT+0x46>
  {
    /* Enable the UART Parity Error Interrupt */
    __HAL_UART_ENABLE_IT(huart, UART_IT_PE);
 80046e0:	68fb      	ldr	r3, [r7, #12]
 80046e2:	681b      	ldr	r3, [r3, #0]
 80046e4:	68da      	ldr	r2, [r3, #12]
 80046e6:	68fb      	ldr	r3, [r7, #12]
 80046e8:	681b      	ldr	r3, [r3, #0]
 80046ea:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 80046ee:	60da      	str	r2, [r3, #12]
  }

  /* Enable the UART Error Interrupt: (Frame error, noise error, overrun error) */
  __HAL_UART_ENABLE_IT(huart, UART_IT_ERR);
 80046f0:	68fb      	ldr	r3, [r7, #12]
 80046f2:	681b      	ldr	r3, [r3, #0]
 80046f4:	695a      	ldr	r2, [r3, #20]
 80046f6:	68fb      	ldr	r3, [r7, #12]
 80046f8:	681b      	ldr	r3, [r3, #0]
 80046fa:	f042 0201 	orr.w	r2, r2, #1
 80046fe:	615a      	str	r2, [r3, #20]

  /* Enable the UART Data Register not empty Interrupt */
  __HAL_UART_ENABLE_IT(huart, UART_IT_RXNE);
 8004700:	68fb      	ldr	r3, [r7, #12]
 8004702:	681b      	ldr	r3, [r3, #0]
 8004704:	68da      	ldr	r2, [r3, #12]
 8004706:	68fb      	ldr	r3, [r7, #12]
 8004708:	681b      	ldr	r3, [r3, #0]
 800470a:	f042 0220 	orr.w	r2, r2, #32
 800470e:	60da      	str	r2, [r3, #12]

  return HAL_OK;
 8004710:	2300      	movs	r3, #0
}
 8004712:	4618      	mov	r0, r3
 8004714:	3714      	adds	r7, #20
 8004716:	46bd      	mov	sp, r7
 8004718:	bc80      	pop	{r7}
 800471a:	4770      	bx	lr

0800471c <UART_Start_Receive_DMA>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_Start_Receive_DMA(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 800471c:	b580      	push	{r7, lr}
 800471e:	b098      	sub	sp, #96	@ 0x60
 8004720:	af00      	add	r7, sp, #0
 8004722:	60f8      	str	r0, [r7, #12]
 8004724:	60b9      	str	r1, [r7, #8]
 8004726:	4613      	mov	r3, r2
 8004728:	80fb      	strh	r3, [r7, #6]
  uint32_t *tmp;

  huart->pRxBuffPtr = pData;
 800472a:	68ba      	ldr	r2, [r7, #8]
 800472c:	68fb      	ldr	r3, [r7, #12]
 800472e:	629a      	str	r2, [r3, #40]	@ 0x28
  huart->RxXferSize = Size;
 8004730:	68fb      	ldr	r3, [r7, #12]
 8004732:	88fa      	ldrh	r2, [r7, #6]
 8004734:	859a      	strh	r2, [r3, #44]	@ 0x2c

  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8004736:	68fb      	ldr	r3, [r7, #12]
 8004738:	2200      	movs	r2, #0
 800473a:	645a      	str	r2, [r3, #68]	@ 0x44
  huart->RxState = HAL_UART_STATE_BUSY_RX;
 800473c:	68fb      	ldr	r3, [r7, #12]
 800473e:	2222      	movs	r2, #34	@ 0x22
 8004740:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

  /* Set the UART DMA transfer complete callback */
  huart->hdmarx->XferCpltCallback = UART_DMAReceiveCplt;
 8004744:	68fb      	ldr	r3, [r7, #12]
 8004746:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8004748:	4a3e      	ldr	r2, [pc, #248]	@ (8004844 <UART_Start_Receive_DMA+0x128>)
 800474a:	629a      	str	r2, [r3, #40]	@ 0x28

  /* Set the UART DMA Half transfer complete callback */
  huart->hdmarx->XferHalfCpltCallback = UART_DMARxHalfCplt;
 800474c:	68fb      	ldr	r3, [r7, #12]
 800474e:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8004750:	4a3d      	ldr	r2, [pc, #244]	@ (8004848 <UART_Start_Receive_DMA+0x12c>)
 8004752:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Set the DMA error callback */
  huart->hdmarx->XferErrorCallback = UART_DMAError;
 8004754:	68fb      	ldr	r3, [r7, #12]
 8004756:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8004758:	4a3c      	ldr	r2, [pc, #240]	@ (800484c <UART_Start_Receive_DMA+0x130>)
 800475a:	631a      	str	r2, [r3, #48]	@ 0x30

  /* Set the DMA abort callback */
  huart->hdmarx->XferAbortCallback = NULL;
 800475c:	68fb      	ldr	r3, [r7, #12]
 800475e:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8004760:	2200      	movs	r2, #0
 8004762:	635a      	str	r2, [r3, #52]	@ 0x34

  /* Enable the DMA stream */
  tmp = (uint32_t *)&pData;
 8004764:	f107 0308 	add.w	r3, r7, #8
 8004768:	65fb      	str	r3, [r7, #92]	@ 0x5c
  HAL_DMA_Start_IT(huart->hdmarx, (uint32_t)&huart->Instance->DR, *(uint32_t *)tmp, Size);
 800476a:	68fb      	ldr	r3, [r7, #12]
 800476c:	6bd8      	ldr	r0, [r3, #60]	@ 0x3c
 800476e:	68fb      	ldr	r3, [r7, #12]
 8004770:	681b      	ldr	r3, [r3, #0]
 8004772:	3304      	adds	r3, #4
 8004774:	4619      	mov	r1, r3
 8004776:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8004778:	681a      	ldr	r2, [r3, #0]
 800477a:	88fb      	ldrh	r3, [r7, #6]
 800477c:	f7fd f934 	bl	80019e8 <HAL_DMA_Start_IT>

  /* Clear the Overrun flag just before enabling the DMA Rx request: can be mandatory for the second transfer */
  __HAL_UART_CLEAR_OREFLAG(huart);
 8004780:	2300      	movs	r3, #0
 8004782:	613b      	str	r3, [r7, #16]
 8004784:	68fb      	ldr	r3, [r7, #12]
 8004786:	681b      	ldr	r3, [r3, #0]
 8004788:	681b      	ldr	r3, [r3, #0]
 800478a:	613b      	str	r3, [r7, #16]
 800478c:	68fb      	ldr	r3, [r7, #12]
 800478e:	681b      	ldr	r3, [r3, #0]
 8004790:	685b      	ldr	r3, [r3, #4]
 8004792:	613b      	str	r3, [r7, #16]
 8004794:	693b      	ldr	r3, [r7, #16]

  if (huart->Init.Parity != UART_PARITY_NONE)
 8004796:	68fb      	ldr	r3, [r7, #12]
 8004798:	691b      	ldr	r3, [r3, #16]
 800479a:	2b00      	cmp	r3, #0
 800479c:	d019      	beq.n	80047d2 <UART_Start_Receive_DMA+0xb6>
  {
    /* Enable the UART Parity Error Interrupt */
    ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 800479e:	68fb      	ldr	r3, [r7, #12]
 80047a0:	681b      	ldr	r3, [r3, #0]
 80047a2:	330c      	adds	r3, #12
 80047a4:	643b      	str	r3, [r7, #64]	@ 0x40
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80047a6:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 80047a8:	e853 3f00 	ldrex	r3, [r3]
 80047ac:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 80047ae:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80047b0:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 80047b4:	65bb      	str	r3, [r7, #88]	@ 0x58
 80047b6:	68fb      	ldr	r3, [r7, #12]
 80047b8:	681b      	ldr	r3, [r3, #0]
 80047ba:	330c      	adds	r3, #12
 80047bc:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 80047be:	64fa      	str	r2, [r7, #76]	@ 0x4c
 80047c0:	64bb      	str	r3, [r7, #72]	@ 0x48
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80047c2:	6cb9      	ldr	r1, [r7, #72]	@ 0x48
 80047c4:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 80047c6:	e841 2300 	strex	r3, r2, [r1]
 80047ca:	647b      	str	r3, [r7, #68]	@ 0x44
   return(result);
 80047cc:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 80047ce:	2b00      	cmp	r3, #0
 80047d0:	d1e5      	bne.n	800479e <UART_Start_Receive_DMA+0x82>
  }

  /* Enable the UART Error Interrupt: (Frame error, noise error, overrun error) */
  ATOMIC_SET_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80047d2:	68fb      	ldr	r3, [r7, #12]
 80047d4:	681b      	ldr	r3, [r3, #0]
 80047d6:	3314      	adds	r3, #20
 80047d8:	62fb      	str	r3, [r7, #44]	@ 0x2c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80047da:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80047dc:	e853 3f00 	ldrex	r3, [r3]
 80047e0:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 80047e2:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80047e4:	f043 0301 	orr.w	r3, r3, #1
 80047e8:	657b      	str	r3, [r7, #84]	@ 0x54
 80047ea:	68fb      	ldr	r3, [r7, #12]
 80047ec:	681b      	ldr	r3, [r3, #0]
 80047ee:	3314      	adds	r3, #20
 80047f0:	6d7a      	ldr	r2, [r7, #84]	@ 0x54
 80047f2:	63ba      	str	r2, [r7, #56]	@ 0x38
 80047f4:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80047f6:	6b79      	ldr	r1, [r7, #52]	@ 0x34
 80047f8:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 80047fa:	e841 2300 	strex	r3, r2, [r1]
 80047fe:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 8004800:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8004802:	2b00      	cmp	r3, #0
 8004804:	d1e5      	bne.n	80047d2 <UART_Start_Receive_DMA+0xb6>

  /* Enable the DMA transfer for the receiver request by setting the DMAR bit
  in the UART CR3 register */
  ATOMIC_SET_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8004806:	68fb      	ldr	r3, [r7, #12]
 8004808:	681b      	ldr	r3, [r3, #0]
 800480a:	3314      	adds	r3, #20
 800480c:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800480e:	69bb      	ldr	r3, [r7, #24]
 8004810:	e853 3f00 	ldrex	r3, [r3]
 8004814:	617b      	str	r3, [r7, #20]
   return(result);
 8004816:	697b      	ldr	r3, [r7, #20]
 8004818:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800481c:	653b      	str	r3, [r7, #80]	@ 0x50
 800481e:	68fb      	ldr	r3, [r7, #12]
 8004820:	681b      	ldr	r3, [r3, #0]
 8004822:	3314      	adds	r3, #20
 8004824:	6d3a      	ldr	r2, [r7, #80]	@ 0x50
 8004826:	627a      	str	r2, [r7, #36]	@ 0x24
 8004828:	623b      	str	r3, [r7, #32]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800482a:	6a39      	ldr	r1, [r7, #32]
 800482c:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800482e:	e841 2300 	strex	r3, r2, [r1]
 8004832:	61fb      	str	r3, [r7, #28]
   return(result);
 8004834:	69fb      	ldr	r3, [r7, #28]
 8004836:	2b00      	cmp	r3, #0
 8004838:	d1e5      	bne.n	8004806 <UART_Start_Receive_DMA+0xea>

  return HAL_OK;
 800483a:	2300      	movs	r3, #0
}
 800483c:	4618      	mov	r0, r3
 800483e:	3760      	adds	r7, #96	@ 0x60
 8004840:	46bd      	mov	sp, r7
 8004842:	bd80      	pop	{r7, pc}
 8004844:	080044af 	.word	0x080044af
 8004848:	080045db 	.word	0x080045db
 800484c:	08004617 	.word	0x08004617

08004850 <UART_EndTxTransfer>:
  * @brief  End ongoing Tx transfer on UART peripheral (following error detection or Transmit completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndTxTransfer(UART_HandleTypeDef *huart)
{
 8004850:	b480      	push	{r7}
 8004852:	b089      	sub	sp, #36	@ 0x24
 8004854:	af00      	add	r7, sp, #0
 8004856:	6078      	str	r0, [r7, #4]
  /* Disable TXEIE and TCIE interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE | USART_CR1_TCIE));
 8004858:	687b      	ldr	r3, [r7, #4]
 800485a:	681b      	ldr	r3, [r3, #0]
 800485c:	330c      	adds	r3, #12
 800485e:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004860:	68fb      	ldr	r3, [r7, #12]
 8004862:	e853 3f00 	ldrex	r3, [r3]
 8004866:	60bb      	str	r3, [r7, #8]
   return(result);
 8004868:	68bb      	ldr	r3, [r7, #8]
 800486a:	f023 03c0 	bic.w	r3, r3, #192	@ 0xc0
 800486e:	61fb      	str	r3, [r7, #28]
 8004870:	687b      	ldr	r3, [r7, #4]
 8004872:	681b      	ldr	r3, [r3, #0]
 8004874:	330c      	adds	r3, #12
 8004876:	69fa      	ldr	r2, [r7, #28]
 8004878:	61ba      	str	r2, [r7, #24]
 800487a:	617b      	str	r3, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800487c:	6979      	ldr	r1, [r7, #20]
 800487e:	69ba      	ldr	r2, [r7, #24]
 8004880:	e841 2300 	strex	r3, r2, [r1]
 8004884:	613b      	str	r3, [r7, #16]
   return(result);
 8004886:	693b      	ldr	r3, [r7, #16]
 8004888:	2b00      	cmp	r3, #0
 800488a:	d1e5      	bne.n	8004858 <UART_EndTxTransfer+0x8>

  /* At end of Tx process, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 800488c:	687b      	ldr	r3, [r7, #4]
 800488e:	2220      	movs	r2, #32
 8004890:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
}
 8004894:	bf00      	nop
 8004896:	3724      	adds	r7, #36	@ 0x24
 8004898:	46bd      	mov	sp, r7
 800489a:	bc80      	pop	{r7}
 800489c:	4770      	bx	lr

0800489e <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 800489e:	b480      	push	{r7}
 80048a0:	b095      	sub	sp, #84	@ 0x54
 80048a2:	af00      	add	r7, sp, #0
 80048a4:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 80048a6:	687b      	ldr	r3, [r7, #4]
 80048a8:	681b      	ldr	r3, [r3, #0]
 80048aa:	330c      	adds	r3, #12
 80048ac:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80048ae:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80048b0:	e853 3f00 	ldrex	r3, [r3]
 80048b4:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 80048b6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80048b8:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 80048bc:	64fb      	str	r3, [r7, #76]	@ 0x4c
 80048be:	687b      	ldr	r3, [r7, #4]
 80048c0:	681b      	ldr	r3, [r3, #0]
 80048c2:	330c      	adds	r3, #12
 80048c4:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 80048c6:	643a      	str	r2, [r7, #64]	@ 0x40
 80048c8:	63fb      	str	r3, [r7, #60]	@ 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80048ca:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 80048cc:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 80048ce:	e841 2300 	strex	r3, r2, [r1]
 80048d2:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 80048d4:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80048d6:	2b00      	cmp	r3, #0
 80048d8:	d1e5      	bne.n	80048a6 <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80048da:	687b      	ldr	r3, [r7, #4]
 80048dc:	681b      	ldr	r3, [r3, #0]
 80048de:	3314      	adds	r3, #20
 80048e0:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80048e2:	6a3b      	ldr	r3, [r7, #32]
 80048e4:	e853 3f00 	ldrex	r3, [r3]
 80048e8:	61fb      	str	r3, [r7, #28]
   return(result);
 80048ea:	69fb      	ldr	r3, [r7, #28]
 80048ec:	f023 0301 	bic.w	r3, r3, #1
 80048f0:	64bb      	str	r3, [r7, #72]	@ 0x48
 80048f2:	687b      	ldr	r3, [r7, #4]
 80048f4:	681b      	ldr	r3, [r3, #0]
 80048f6:	3314      	adds	r3, #20
 80048f8:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 80048fa:	62fa      	str	r2, [r7, #44]	@ 0x2c
 80048fc:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80048fe:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8004900:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8004902:	e841 2300 	strex	r3, r2, [r1]
 8004906:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 8004908:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800490a:	2b00      	cmp	r3, #0
 800490c:	d1e5      	bne.n	80048da <UART_EndRxTransfer+0x3c>

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800490e:	687b      	ldr	r3, [r7, #4]
 8004910:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8004912:	2b01      	cmp	r3, #1
 8004914:	d119      	bne.n	800494a <UART_EndRxTransfer+0xac>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8004916:	687b      	ldr	r3, [r7, #4]
 8004918:	681b      	ldr	r3, [r3, #0]
 800491a:	330c      	adds	r3, #12
 800491c:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800491e:	68fb      	ldr	r3, [r7, #12]
 8004920:	e853 3f00 	ldrex	r3, [r3]
 8004924:	60bb      	str	r3, [r7, #8]
   return(result);
 8004926:	68bb      	ldr	r3, [r7, #8]
 8004928:	f023 0310 	bic.w	r3, r3, #16
 800492c:	647b      	str	r3, [r7, #68]	@ 0x44
 800492e:	687b      	ldr	r3, [r7, #4]
 8004930:	681b      	ldr	r3, [r3, #0]
 8004932:	330c      	adds	r3, #12
 8004934:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 8004936:	61ba      	str	r2, [r7, #24]
 8004938:	617b      	str	r3, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800493a:	6979      	ldr	r1, [r7, #20]
 800493c:	69ba      	ldr	r2, [r7, #24]
 800493e:	e841 2300 	strex	r3, r2, [r1]
 8004942:	613b      	str	r3, [r7, #16]
   return(result);
 8004944:	693b      	ldr	r3, [r7, #16]
 8004946:	2b00      	cmp	r3, #0
 8004948:	d1e5      	bne.n	8004916 <UART_EndRxTransfer+0x78>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 800494a:	687b      	ldr	r3, [r7, #4]
 800494c:	2220      	movs	r2, #32
 800494e:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8004952:	687b      	ldr	r3, [r7, #4]
 8004954:	2200      	movs	r2, #0
 8004956:	631a      	str	r2, [r3, #48]	@ 0x30
}
 8004958:	bf00      	nop
 800495a:	3754      	adds	r7, #84	@ 0x54
 800495c:	46bd      	mov	sp, r7
 800495e:	bc80      	pop	{r7}
 8004960:	4770      	bx	lr

08004962 <UART_DMAAbortOnError>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 8004962:	b580      	push	{r7, lr}
 8004964:	b084      	sub	sp, #16
 8004966:	af00      	add	r7, sp, #0
 8004968:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 800496a:	687b      	ldr	r3, [r7, #4]
 800496c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800496e:	60fb      	str	r3, [r7, #12]
  huart->RxXferCount = 0x00U;
 8004970:	68fb      	ldr	r3, [r7, #12]
 8004972:	2200      	movs	r2, #0
 8004974:	85da      	strh	r2, [r3, #46]	@ 0x2e
  huart->TxXferCount = 0x00U;
 8004976:	68fb      	ldr	r3, [r7, #12]
 8004978:	2200      	movs	r2, #0
 800497a:	84da      	strh	r2, [r3, #38]	@ 0x26
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 800497c:	68f8      	ldr	r0, [r7, #12]
 800497e:	f002 fa69 	bl	8006e54 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 8004982:	bf00      	nop
 8004984:	3710      	adds	r7, #16
 8004986:	46bd      	mov	sp, r7
 8004988:	bd80      	pop	{r7, pc}

0800498a <UART_DMARxOnlyAbortCallback>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMARxOnlyAbortCallback(DMA_HandleTypeDef *hdma)
{
 800498a:	b580      	push	{r7, lr}
 800498c:	b084      	sub	sp, #16
 800498e:	af00      	add	r7, sp, #0
 8004990:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8004992:	687b      	ldr	r3, [r7, #4]
 8004994:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004996:	60fb      	str	r3, [r7, #12]

  huart->RxXferCount = 0x00U;
 8004998:	68fb      	ldr	r3, [r7, #12]
 800499a:	2200      	movs	r2, #0
 800499c:	85da      	strh	r2, [r3, #46]	@ 0x2e

  /* Restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 800499e:	68fb      	ldr	r3, [r7, #12]
 80049a0:	2220      	movs	r2, #32
 80049a2:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80049a6:	68fb      	ldr	r3, [r7, #12]
 80049a8:	2200      	movs	r2, #0
 80049aa:	631a      	str	r2, [r3, #48]	@ 0x30
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /* Call registered Abort Receive Complete Callback */
  huart->AbortReceiveCpltCallback(huart);
#else
  /* Call legacy weak Abort Receive Complete Callback */
  HAL_UART_AbortReceiveCpltCallback(huart);
 80049ac:	68f8      	ldr	r0, [r7, #12]
 80049ae:	f7ff fc97 	bl	80042e0 <HAL_UART_AbortReceiveCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 80049b2:	bf00      	nop
 80049b4:	3710      	adds	r7, #16
 80049b6:	46bd      	mov	sp, r7
 80049b8:	bd80      	pop	{r7, pc}

080049ba <UART_Transmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Transmit_IT(UART_HandleTypeDef *huart)
{
 80049ba:	b480      	push	{r7}
 80049bc:	b085      	sub	sp, #20
 80049be:	af00      	add	r7, sp, #0
 80049c0:	6078      	str	r0, [r7, #4]
  const uint16_t *tmp;

  /* Check that a Tx process is ongoing */
  if (huart->gState == HAL_UART_STATE_BUSY_TX)
 80049c2:	687b      	ldr	r3, [r7, #4]
 80049c4:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 80049c8:	b2db      	uxtb	r3, r3
 80049ca:	2b21      	cmp	r3, #33	@ 0x21
 80049cc:	d13e      	bne.n	8004a4c <UART_Transmit_IT+0x92>
  {
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 80049ce:	687b      	ldr	r3, [r7, #4]
 80049d0:	689b      	ldr	r3, [r3, #8]
 80049d2:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 80049d6:	d114      	bne.n	8004a02 <UART_Transmit_IT+0x48>
 80049d8:	687b      	ldr	r3, [r7, #4]
 80049da:	691b      	ldr	r3, [r3, #16]
 80049dc:	2b00      	cmp	r3, #0
 80049de:	d110      	bne.n	8004a02 <UART_Transmit_IT+0x48>
    {
      tmp = (const uint16_t *) huart->pTxBuffPtr;
 80049e0:	687b      	ldr	r3, [r7, #4]
 80049e2:	6a1b      	ldr	r3, [r3, #32]
 80049e4:	60fb      	str	r3, [r7, #12]
      huart->Instance->DR = (uint16_t)(*tmp & (uint16_t)0x01FF);
 80049e6:	68fb      	ldr	r3, [r7, #12]
 80049e8:	881b      	ldrh	r3, [r3, #0]
 80049ea:	461a      	mov	r2, r3
 80049ec:	687b      	ldr	r3, [r7, #4]
 80049ee:	681b      	ldr	r3, [r3, #0]
 80049f0:	f3c2 0208 	ubfx	r2, r2, #0, #9
 80049f4:	605a      	str	r2, [r3, #4]
      huart->pTxBuffPtr += 2U;
 80049f6:	687b      	ldr	r3, [r7, #4]
 80049f8:	6a1b      	ldr	r3, [r3, #32]
 80049fa:	1c9a      	adds	r2, r3, #2
 80049fc:	687b      	ldr	r3, [r7, #4]
 80049fe:	621a      	str	r2, [r3, #32]
 8004a00:	e008      	b.n	8004a14 <UART_Transmit_IT+0x5a>
    }
    else
    {
      huart->Instance->DR = (uint8_t)(*huart->pTxBuffPtr++ & (uint8_t)0x00FF);
 8004a02:	687b      	ldr	r3, [r7, #4]
 8004a04:	6a1b      	ldr	r3, [r3, #32]
 8004a06:	1c59      	adds	r1, r3, #1
 8004a08:	687a      	ldr	r2, [r7, #4]
 8004a0a:	6211      	str	r1, [r2, #32]
 8004a0c:	781a      	ldrb	r2, [r3, #0]
 8004a0e:	687b      	ldr	r3, [r7, #4]
 8004a10:	681b      	ldr	r3, [r3, #0]
 8004a12:	605a      	str	r2, [r3, #4]
    }

    if (--huart->TxXferCount == 0U)
 8004a14:	687b      	ldr	r3, [r7, #4]
 8004a16:	8cdb      	ldrh	r3, [r3, #38]	@ 0x26
 8004a18:	b29b      	uxth	r3, r3
 8004a1a:	3b01      	subs	r3, #1
 8004a1c:	b29b      	uxth	r3, r3
 8004a1e:	687a      	ldr	r2, [r7, #4]
 8004a20:	4619      	mov	r1, r3
 8004a22:	84d1      	strh	r1, [r2, #38]	@ 0x26
 8004a24:	2b00      	cmp	r3, #0
 8004a26:	d10f      	bne.n	8004a48 <UART_Transmit_IT+0x8e>
    {
      /* Disable the UART Transmit Data Register Empty Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_TXE);
 8004a28:	687b      	ldr	r3, [r7, #4]
 8004a2a:	681b      	ldr	r3, [r3, #0]
 8004a2c:	68da      	ldr	r2, [r3, #12]
 8004a2e:	687b      	ldr	r3, [r7, #4]
 8004a30:	681b      	ldr	r3, [r3, #0]
 8004a32:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 8004a36:	60da      	str	r2, [r3, #12]

      /* Enable the UART Transmit Complete Interrupt */
      __HAL_UART_ENABLE_IT(huart, UART_IT_TC);
 8004a38:	687b      	ldr	r3, [r7, #4]
 8004a3a:	681b      	ldr	r3, [r3, #0]
 8004a3c:	68da      	ldr	r2, [r3, #12]
 8004a3e:	687b      	ldr	r3, [r7, #4]
 8004a40:	681b      	ldr	r3, [r3, #0]
 8004a42:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 8004a46:	60da      	str	r2, [r3, #12]
    }
    return HAL_OK;
 8004a48:	2300      	movs	r3, #0
 8004a4a:	e000      	b.n	8004a4e <UART_Transmit_IT+0x94>
  }
  else
  {
    return HAL_BUSY;
 8004a4c:	2302      	movs	r3, #2
  }
}
 8004a4e:	4618      	mov	r0, r3
 8004a50:	3714      	adds	r7, #20
 8004a52:	46bd      	mov	sp, r7
 8004a54:	bc80      	pop	{r7}
 8004a56:	4770      	bx	lr

08004a58 <UART_EndTransmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_EndTransmit_IT(UART_HandleTypeDef *huart)
{
 8004a58:	b580      	push	{r7, lr}
 8004a5a:	b082      	sub	sp, #8
 8004a5c:	af00      	add	r7, sp, #0
 8004a5e:	6078      	str	r0, [r7, #4]
  /* Disable the UART Transmit Complete Interrupt */
  __HAL_UART_DISABLE_IT(huart, UART_IT_TC);
 8004a60:	687b      	ldr	r3, [r7, #4]
 8004a62:	681b      	ldr	r3, [r3, #0]
 8004a64:	68da      	ldr	r2, [r3, #12]
 8004a66:	687b      	ldr	r3, [r7, #4]
 8004a68:	681b      	ldr	r3, [r3, #0]
 8004a6a:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8004a6e:	60da      	str	r2, [r3, #12]

  /* Tx process is ended, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 8004a70:	687b      	ldr	r3, [r7, #4]
 8004a72:	2220      	movs	r2, #32
 8004a74:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxCpltCallback(huart);
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxCpltCallback(huart);
 8004a78:	6878      	ldr	r0, [r7, #4]
 8004a7a:	f002 f943 	bl	8006d04 <HAL_UART_TxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

  return HAL_OK;
 8004a7e:	2300      	movs	r3, #0
}
 8004a80:	4618      	mov	r0, r3
 8004a82:	3708      	adds	r7, #8
 8004a84:	46bd      	mov	sp, r7
 8004a86:	bd80      	pop	{r7, pc}

08004a88 <UART_Receive_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Receive_IT(UART_HandleTypeDef *huart)
{
 8004a88:	b580      	push	{r7, lr}
 8004a8a:	b08c      	sub	sp, #48	@ 0x30
 8004a8c:	af00      	add	r7, sp, #0
 8004a8e:	6078      	str	r0, [r7, #4]
  uint8_t  *pdata8bits;
  uint16_t *pdata16bits;

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 8004a90:	687b      	ldr	r3, [r7, #4]
 8004a92:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 8004a96:	b2db      	uxtb	r3, r3
 8004a98:	2b22      	cmp	r3, #34	@ 0x22
 8004a9a:	f040 80ae 	bne.w	8004bfa <UART_Receive_IT+0x172>
  {
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8004a9e:	687b      	ldr	r3, [r7, #4]
 8004aa0:	689b      	ldr	r3, [r3, #8]
 8004aa2:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8004aa6:	d117      	bne.n	8004ad8 <UART_Receive_IT+0x50>
 8004aa8:	687b      	ldr	r3, [r7, #4]
 8004aaa:	691b      	ldr	r3, [r3, #16]
 8004aac:	2b00      	cmp	r3, #0
 8004aae:	d113      	bne.n	8004ad8 <UART_Receive_IT+0x50>
    {
      pdata8bits  = NULL;
 8004ab0:	2300      	movs	r3, #0
 8004ab2:	62fb      	str	r3, [r7, #44]	@ 0x2c
      pdata16bits = (uint16_t *) huart->pRxBuffPtr;
 8004ab4:	687b      	ldr	r3, [r7, #4]
 8004ab6:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8004ab8:	62bb      	str	r3, [r7, #40]	@ 0x28
      *pdata16bits = (uint16_t)(huart->Instance->DR & (uint16_t)0x01FF);
 8004aba:	687b      	ldr	r3, [r7, #4]
 8004abc:	681b      	ldr	r3, [r3, #0]
 8004abe:	685b      	ldr	r3, [r3, #4]
 8004ac0:	b29b      	uxth	r3, r3
 8004ac2:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8004ac6:	b29a      	uxth	r2, r3
 8004ac8:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8004aca:	801a      	strh	r2, [r3, #0]
      huart->pRxBuffPtr += 2U;
 8004acc:	687b      	ldr	r3, [r7, #4]
 8004ace:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8004ad0:	1c9a      	adds	r2, r3, #2
 8004ad2:	687b      	ldr	r3, [r7, #4]
 8004ad4:	629a      	str	r2, [r3, #40]	@ 0x28
 8004ad6:	e026      	b.n	8004b26 <UART_Receive_IT+0x9e>
    }
    else
    {
      pdata8bits = (uint8_t *) huart->pRxBuffPtr;
 8004ad8:	687b      	ldr	r3, [r7, #4]
 8004ada:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8004adc:	62fb      	str	r3, [r7, #44]	@ 0x2c
      pdata16bits  = NULL;
 8004ade:	2300      	movs	r3, #0
 8004ae0:	62bb      	str	r3, [r7, #40]	@ 0x28

      if ((huart->Init.WordLength == UART_WORDLENGTH_9B) || ((huart->Init.WordLength == UART_WORDLENGTH_8B) && (huart->Init.Parity == UART_PARITY_NONE)))
 8004ae2:	687b      	ldr	r3, [r7, #4]
 8004ae4:	689b      	ldr	r3, [r3, #8]
 8004ae6:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8004aea:	d007      	beq.n	8004afc <UART_Receive_IT+0x74>
 8004aec:	687b      	ldr	r3, [r7, #4]
 8004aee:	689b      	ldr	r3, [r3, #8]
 8004af0:	2b00      	cmp	r3, #0
 8004af2:	d10a      	bne.n	8004b0a <UART_Receive_IT+0x82>
 8004af4:	687b      	ldr	r3, [r7, #4]
 8004af6:	691b      	ldr	r3, [r3, #16]
 8004af8:	2b00      	cmp	r3, #0
 8004afa:	d106      	bne.n	8004b0a <UART_Receive_IT+0x82>
      {
        *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x00FF);
 8004afc:	687b      	ldr	r3, [r7, #4]
 8004afe:	681b      	ldr	r3, [r3, #0]
 8004b00:	685b      	ldr	r3, [r3, #4]
 8004b02:	b2da      	uxtb	r2, r3
 8004b04:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8004b06:	701a      	strb	r2, [r3, #0]
 8004b08:	e008      	b.n	8004b1c <UART_Receive_IT+0x94>
      }
      else
      {
        *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x007F);
 8004b0a:	687b      	ldr	r3, [r7, #4]
 8004b0c:	681b      	ldr	r3, [r3, #0]
 8004b0e:	685b      	ldr	r3, [r3, #4]
 8004b10:	b2db      	uxtb	r3, r3
 8004b12:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8004b16:	b2da      	uxtb	r2, r3
 8004b18:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8004b1a:	701a      	strb	r2, [r3, #0]
      }
      huart->pRxBuffPtr += 1U;
 8004b1c:	687b      	ldr	r3, [r7, #4]
 8004b1e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8004b20:	1c5a      	adds	r2, r3, #1
 8004b22:	687b      	ldr	r3, [r7, #4]
 8004b24:	629a      	str	r2, [r3, #40]	@ 0x28
    }

    if (--huart->RxXferCount == 0U)
 8004b26:	687b      	ldr	r3, [r7, #4]
 8004b28:	8ddb      	ldrh	r3, [r3, #46]	@ 0x2e
 8004b2a:	b29b      	uxth	r3, r3
 8004b2c:	3b01      	subs	r3, #1
 8004b2e:	b29b      	uxth	r3, r3
 8004b30:	687a      	ldr	r2, [r7, #4]
 8004b32:	4619      	mov	r1, r3
 8004b34:	85d1      	strh	r1, [r2, #46]	@ 0x2e
 8004b36:	2b00      	cmp	r3, #0
 8004b38:	d15d      	bne.n	8004bf6 <UART_Receive_IT+0x16e>
    {
      /* Disable the UART Data Register not empty Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_RXNE);
 8004b3a:	687b      	ldr	r3, [r7, #4]
 8004b3c:	681b      	ldr	r3, [r3, #0]
 8004b3e:	68da      	ldr	r2, [r3, #12]
 8004b40:	687b      	ldr	r3, [r7, #4]
 8004b42:	681b      	ldr	r3, [r3, #0]
 8004b44:	f022 0220 	bic.w	r2, r2, #32
 8004b48:	60da      	str	r2, [r3, #12]

      /* Disable the UART Parity Error Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_PE);
 8004b4a:	687b      	ldr	r3, [r7, #4]
 8004b4c:	681b      	ldr	r3, [r3, #0]
 8004b4e:	68da      	ldr	r2, [r3, #12]
 8004b50:	687b      	ldr	r3, [r7, #4]
 8004b52:	681b      	ldr	r3, [r3, #0]
 8004b54:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 8004b58:	60da      	str	r2, [r3, #12]

      /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
      __HAL_UART_DISABLE_IT(huart, UART_IT_ERR);
 8004b5a:	687b      	ldr	r3, [r7, #4]
 8004b5c:	681b      	ldr	r3, [r3, #0]
 8004b5e:	695a      	ldr	r2, [r3, #20]
 8004b60:	687b      	ldr	r3, [r7, #4]
 8004b62:	681b      	ldr	r3, [r3, #0]
 8004b64:	f022 0201 	bic.w	r2, r2, #1
 8004b68:	615a      	str	r2, [r3, #20]

      /* Rx process is completed, restore huart->RxState to Ready */
      huart->RxState = HAL_UART_STATE_READY;
 8004b6a:	687b      	ldr	r3, [r7, #4]
 8004b6c:	2220      	movs	r2, #32
 8004b6e:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

      /* Initialize type of RxEvent to Transfer Complete */
      huart->RxEventType = HAL_UART_RXEVENT_TC;
 8004b72:	687b      	ldr	r3, [r7, #4]
 8004b74:	2200      	movs	r2, #0
 8004b76:	635a      	str	r2, [r3, #52]	@ 0x34

      /* Check current reception Mode :
         If Reception till IDLE event has been selected : */
      if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8004b78:	687b      	ldr	r3, [r7, #4]
 8004b7a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8004b7c:	2b01      	cmp	r3, #1
 8004b7e:	d135      	bne.n	8004bec <UART_Receive_IT+0x164>
      {
        /* Set reception type to Standard */
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8004b80:	687b      	ldr	r3, [r7, #4]
 8004b82:	2200      	movs	r2, #0
 8004b84:	631a      	str	r2, [r3, #48]	@ 0x30

        /* Disable IDLE interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8004b86:	687b      	ldr	r3, [r7, #4]
 8004b88:	681b      	ldr	r3, [r3, #0]
 8004b8a:	330c      	adds	r3, #12
 8004b8c:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004b8e:	697b      	ldr	r3, [r7, #20]
 8004b90:	e853 3f00 	ldrex	r3, [r3]
 8004b94:	613b      	str	r3, [r7, #16]
   return(result);
 8004b96:	693b      	ldr	r3, [r7, #16]
 8004b98:	f023 0310 	bic.w	r3, r3, #16
 8004b9c:	627b      	str	r3, [r7, #36]	@ 0x24
 8004b9e:	687b      	ldr	r3, [r7, #4]
 8004ba0:	681b      	ldr	r3, [r3, #0]
 8004ba2:	330c      	adds	r3, #12
 8004ba4:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8004ba6:	623a      	str	r2, [r7, #32]
 8004ba8:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004baa:	69f9      	ldr	r1, [r7, #28]
 8004bac:	6a3a      	ldr	r2, [r7, #32]
 8004bae:	e841 2300 	strex	r3, r2, [r1]
 8004bb2:	61bb      	str	r3, [r7, #24]
   return(result);
 8004bb4:	69bb      	ldr	r3, [r7, #24]
 8004bb6:	2b00      	cmp	r3, #0
 8004bb8:	d1e5      	bne.n	8004b86 <UART_Receive_IT+0xfe>

        /* Check if IDLE flag is set */
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE))
 8004bba:	687b      	ldr	r3, [r7, #4]
 8004bbc:	681b      	ldr	r3, [r3, #0]
 8004bbe:	681b      	ldr	r3, [r3, #0]
 8004bc0:	f003 0310 	and.w	r3, r3, #16
 8004bc4:	2b10      	cmp	r3, #16
 8004bc6:	d10a      	bne.n	8004bde <UART_Receive_IT+0x156>
        {
          /* Clear IDLE flag in ISR */
          __HAL_UART_CLEAR_IDLEFLAG(huart);
 8004bc8:	2300      	movs	r3, #0
 8004bca:	60fb      	str	r3, [r7, #12]
 8004bcc:	687b      	ldr	r3, [r7, #4]
 8004bce:	681b      	ldr	r3, [r3, #0]
 8004bd0:	681b      	ldr	r3, [r3, #0]
 8004bd2:	60fb      	str	r3, [r7, #12]
 8004bd4:	687b      	ldr	r3, [r7, #4]
 8004bd6:	681b      	ldr	r3, [r3, #0]
 8004bd8:	685b      	ldr	r3, [r3, #4]
 8004bda:	60fb      	str	r3, [r7, #12]
 8004bdc:	68fb      	ldr	r3, [r7, #12]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, huart->RxXferSize);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 8004bde:	687b      	ldr	r3, [r7, #4]
 8004be0:	8d9b      	ldrh	r3, [r3, #44]	@ 0x2c
 8004be2:	4619      	mov	r1, r3
 8004be4:	6878      	ldr	r0, [r7, #4]
 8004be6:	f002 f98d 	bl	8006f04 <HAL_UARTEx_RxEventCallback>
 8004bea:	e002      	b.n	8004bf2 <UART_Receive_IT+0x16a>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxCpltCallback(huart);
#else
        /*Call legacy weak Rx complete callback*/
        HAL_UART_RxCpltCallback(huart);
 8004bec:	6878      	ldr	r0, [r7, #4]
 8004bee:	f002 f8c7 	bl	8006d80 <HAL_UART_RxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }

      return HAL_OK;
 8004bf2:	2300      	movs	r3, #0
 8004bf4:	e002      	b.n	8004bfc <UART_Receive_IT+0x174>
    }
    return HAL_OK;
 8004bf6:	2300      	movs	r3, #0
 8004bf8:	e000      	b.n	8004bfc <UART_Receive_IT+0x174>
  }
  else
  {
    return HAL_BUSY;
 8004bfa:	2302      	movs	r3, #2
  }
}
 8004bfc:	4618      	mov	r0, r3
 8004bfe:	3730      	adds	r7, #48	@ 0x30
 8004c00:	46bd      	mov	sp, r7
 8004c02:	bd80      	pop	{r7, pc}

08004c04 <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 8004c04:	b580      	push	{r7, lr}
 8004c06:	b084      	sub	sp, #16
 8004c08:	af00      	add	r7, sp, #0
 8004c0a:	6078      	str	r0, [r7, #4]
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8004c0c:	687b      	ldr	r3, [r7, #4]
 8004c0e:	681b      	ldr	r3, [r3, #0]
 8004c10:	691b      	ldr	r3, [r3, #16]
 8004c12:	f423 5140 	bic.w	r1, r3, #12288	@ 0x3000
 8004c16:	687b      	ldr	r3, [r7, #4]
 8004c18:	68da      	ldr	r2, [r3, #12]
 8004c1a:	687b      	ldr	r3, [r7, #4]
 8004c1c:	681b      	ldr	r3, [r3, #0]
 8004c1e:	430a      	orrs	r2, r1
 8004c20:	611a      	str	r2, [r3, #16]
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
  MODIFY_REG(huart->Instance->CR1,
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);
#else
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode;
 8004c22:	687b      	ldr	r3, [r7, #4]
 8004c24:	689a      	ldr	r2, [r3, #8]
 8004c26:	687b      	ldr	r3, [r7, #4]
 8004c28:	691b      	ldr	r3, [r3, #16]
 8004c2a:	431a      	orrs	r2, r3
 8004c2c:	687b      	ldr	r3, [r7, #4]
 8004c2e:	695b      	ldr	r3, [r3, #20]
 8004c30:	4313      	orrs	r3, r2
 8004c32:	60bb      	str	r3, [r7, #8]
  MODIFY_REG(huart->Instance->CR1,
 8004c34:	687b      	ldr	r3, [r7, #4]
 8004c36:	681b      	ldr	r3, [r3, #0]
 8004c38:	68db      	ldr	r3, [r3, #12]
 8004c3a:	f423 53b0 	bic.w	r3, r3, #5632	@ 0x1600
 8004c3e:	f023 030c 	bic.w	r3, r3, #12
 8004c42:	687a      	ldr	r2, [r7, #4]
 8004c44:	6812      	ldr	r2, [r2, #0]
 8004c46:	68b9      	ldr	r1, [r7, #8]
 8004c48:	430b      	orrs	r3, r1
 8004c4a:	60d3      	str	r3, [r2, #12]
             tmpreg);
#endif /* USART_CR1_OVER8 */

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 8004c4c:	687b      	ldr	r3, [r7, #4]
 8004c4e:	681b      	ldr	r3, [r3, #0]
 8004c50:	695b      	ldr	r3, [r3, #20]
 8004c52:	f423 7140 	bic.w	r1, r3, #768	@ 0x300
 8004c56:	687b      	ldr	r3, [r7, #4]
 8004c58:	699a      	ldr	r2, [r3, #24]
 8004c5a:	687b      	ldr	r3, [r7, #4]
 8004c5c:	681b      	ldr	r3, [r3, #0]
 8004c5e:	430a      	orrs	r2, r1
 8004c60:	615a      	str	r2, [r3, #20]


  if(huart->Instance == USART1)
 8004c62:	687b      	ldr	r3, [r7, #4]
 8004c64:	681b      	ldr	r3, [r3, #0]
 8004c66:	4a2c      	ldr	r2, [pc, #176]	@ (8004d18 <UART_SetConfig+0x114>)
 8004c68:	4293      	cmp	r3, r2
 8004c6a:	d103      	bne.n	8004c74 <UART_SetConfig+0x70>
  {
    pclk = HAL_RCC_GetPCLK2Freq();
 8004c6c:	f7fe f96a 	bl	8002f44 <HAL_RCC_GetPCLK2Freq>
 8004c70:	60f8      	str	r0, [r7, #12]
 8004c72:	e002      	b.n	8004c7a <UART_SetConfig+0x76>
  }
  else
  {
    pclk = HAL_RCC_GetPCLK1Freq();
 8004c74:	f7fe f952 	bl	8002f1c <HAL_RCC_GetPCLK1Freq>
 8004c78:	60f8      	str	r0, [r7, #12]
  else
  {
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
  }
#else
  huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 8004c7a:	68fa      	ldr	r2, [r7, #12]
 8004c7c:	4613      	mov	r3, r2
 8004c7e:	009b      	lsls	r3, r3, #2
 8004c80:	4413      	add	r3, r2
 8004c82:	009a      	lsls	r2, r3, #2
 8004c84:	441a      	add	r2, r3
 8004c86:	687b      	ldr	r3, [r7, #4]
 8004c88:	685b      	ldr	r3, [r3, #4]
 8004c8a:	009b      	lsls	r3, r3, #2
 8004c8c:	fbb2 f3f3 	udiv	r3, r2, r3
 8004c90:	4a22      	ldr	r2, [pc, #136]	@ (8004d1c <UART_SetConfig+0x118>)
 8004c92:	fba2 2303 	umull	r2, r3, r2, r3
 8004c96:	095b      	lsrs	r3, r3, #5
 8004c98:	0119      	lsls	r1, r3, #4
 8004c9a:	68fa      	ldr	r2, [r7, #12]
 8004c9c:	4613      	mov	r3, r2
 8004c9e:	009b      	lsls	r3, r3, #2
 8004ca0:	4413      	add	r3, r2
 8004ca2:	009a      	lsls	r2, r3, #2
 8004ca4:	441a      	add	r2, r3
 8004ca6:	687b      	ldr	r3, [r7, #4]
 8004ca8:	685b      	ldr	r3, [r3, #4]
 8004caa:	009b      	lsls	r3, r3, #2
 8004cac:	fbb2 f2f3 	udiv	r2, r2, r3
 8004cb0:	4b1a      	ldr	r3, [pc, #104]	@ (8004d1c <UART_SetConfig+0x118>)
 8004cb2:	fba3 0302 	umull	r0, r3, r3, r2
 8004cb6:	095b      	lsrs	r3, r3, #5
 8004cb8:	2064      	movs	r0, #100	@ 0x64
 8004cba:	fb00 f303 	mul.w	r3, r0, r3
 8004cbe:	1ad3      	subs	r3, r2, r3
 8004cc0:	011b      	lsls	r3, r3, #4
 8004cc2:	3332      	adds	r3, #50	@ 0x32
 8004cc4:	4a15      	ldr	r2, [pc, #84]	@ (8004d1c <UART_SetConfig+0x118>)
 8004cc6:	fba2 2303 	umull	r2, r3, r2, r3
 8004cca:	095b      	lsrs	r3, r3, #5
 8004ccc:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 8004cd0:	4419      	add	r1, r3
 8004cd2:	68fa      	ldr	r2, [r7, #12]
 8004cd4:	4613      	mov	r3, r2
 8004cd6:	009b      	lsls	r3, r3, #2
 8004cd8:	4413      	add	r3, r2
 8004cda:	009a      	lsls	r2, r3, #2
 8004cdc:	441a      	add	r2, r3
 8004cde:	687b      	ldr	r3, [r7, #4]
 8004ce0:	685b      	ldr	r3, [r3, #4]
 8004ce2:	009b      	lsls	r3, r3, #2
 8004ce4:	fbb2 f2f3 	udiv	r2, r2, r3
 8004ce8:	4b0c      	ldr	r3, [pc, #48]	@ (8004d1c <UART_SetConfig+0x118>)
 8004cea:	fba3 0302 	umull	r0, r3, r3, r2
 8004cee:	095b      	lsrs	r3, r3, #5
 8004cf0:	2064      	movs	r0, #100	@ 0x64
 8004cf2:	fb00 f303 	mul.w	r3, r0, r3
 8004cf6:	1ad3      	subs	r3, r2, r3
 8004cf8:	011b      	lsls	r3, r3, #4
 8004cfa:	3332      	adds	r3, #50	@ 0x32
 8004cfc:	4a07      	ldr	r2, [pc, #28]	@ (8004d1c <UART_SetConfig+0x118>)
 8004cfe:	fba2 2303 	umull	r2, r3, r2, r3
 8004d02:	095b      	lsrs	r3, r3, #5
 8004d04:	f003 020f 	and.w	r2, r3, #15
 8004d08:	687b      	ldr	r3, [r7, #4]
 8004d0a:	681b      	ldr	r3, [r3, #0]
 8004d0c:	440a      	add	r2, r1
 8004d0e:	609a      	str	r2, [r3, #8]
#endif /* USART_CR1_OVER8 */
}
 8004d10:	bf00      	nop
 8004d12:	3710      	adds	r7, #16
 8004d14:	46bd      	mov	sp, r7
 8004d16:	bd80      	pop	{r7, pc}
 8004d18:	40013800 	.word	0x40013800
 8004d1c:	51eb851f 	.word	0x51eb851f

08004d20 <EE_Init>:
  * @return Boolean value indicating the success of the initialization:
  *       - true: Initialization successful.
  *       - false: Initialization failed.
  */
bool EE_Init(void *pData, uint32_t Size)
{
 8004d20:	b480      	push	{r7}
 8004d22:	b085      	sub	sp, #20
 8004d24:	af00      	add	r7, sp, #0
 8004d26:	6078      	str	r0, [r7, #4]
 8004d28:	6039      	str	r1, [r7, #0]
  bool answer = false;
 8004d2a:	2300      	movs	r3, #0
 8004d2c:	73fb      	strb	r3, [r7, #15]
  do
  {
    if ((pData == NULL) || (Size == 0))
 8004d2e:	687b      	ldr	r3, [r7, #4]
 8004d30:	2b00      	cmp	r3, #0
 8004d32:	d033      	beq.n	8004d9c <EE_Init+0x7c>
 8004d34:	683b      	ldr	r3, [r7, #0]
 8004d36:	2b00      	cmp	r3, #0
 8004d38:	d030      	beq.n	8004d9c <EE_Init+0x7c>
      break;    
    }
#if EE_MANUAL_CONFIG == false
#if (EE_ERASE == EE_ERASE_PAGE_NUMBER) || (EE_ERASE == EE_ERASE_PAGE_ADDRESS)
#ifdef FLASH_PAGE_SIZE
    eeHandle.PageSectorSize = FLASH_PAGE_SIZE;
 8004d3a:	4b1b      	ldr	r3, [pc, #108]	@ (8004da8 <EE_Init+0x88>)
 8004d3c:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 8004d40:	609a      	str	r2, [r3, #8]
#if defined FLASH_BANK_2
    eeHandle.BankNumber = FLASH_BANK_2;
    eeHandle.PageSectorNumber = ((FLASH_SIZE / eeHandle.PageSectorSize / 2) - 1);
    eeHandle.Address = (FLASH_BASE + eeHandle.PageSectorSize * (eeHandle.PageSectorNumber * 2 + 1));
#elif defined FLASH_BANK_1
    eeHandle.BankNumber = FLASH_BANK_1;
 8004d42:	4b19      	ldr	r3, [pc, #100]	@ (8004da8 <EE_Init+0x88>)
 8004d44:	2201      	movs	r2, #1
 8004d46:	745a      	strb	r2, [r3, #17]
    eeHandle.PageSectorNumber = ((FLASH_SIZE / eeHandle.PageSectorSize) - 1);
 8004d48:	4b18      	ldr	r3, [pc, #96]	@ (8004dac <EE_Init+0x8c>)
 8004d4a:	881b      	ldrh	r3, [r3, #0]
 8004d4c:	029a      	lsls	r2, r3, #10
 8004d4e:	4b16      	ldr	r3, [pc, #88]	@ (8004da8 <EE_Init+0x88>)
 8004d50:	689b      	ldr	r3, [r3, #8]
 8004d52:	fbb2 f3f3 	udiv	r3, r2, r3
 8004d56:	b2db      	uxtb	r3, r3
 8004d58:	3b01      	subs	r3, #1
 8004d5a:	b2da      	uxtb	r2, r3
 8004d5c:	4b12      	ldr	r3, [pc, #72]	@ (8004da8 <EE_Init+0x88>)
 8004d5e:	741a      	strb	r2, [r3, #16]
    eeHandle.Address = (FLASH_BASE + eeHandle.PageSectorSize * eeHandle.PageSectorNumber);
 8004d60:	4b11      	ldr	r3, [pc, #68]	@ (8004da8 <EE_Init+0x88>)
 8004d62:	689b      	ldr	r3, [r3, #8]
 8004d64:	4a10      	ldr	r2, [pc, #64]	@ (8004da8 <EE_Init+0x88>)
 8004d66:	7c12      	ldrb	r2, [r2, #16]
 8004d68:	fb02 f303 	mul.w	r3, r2, r3
 8004d6c:	f103 6300 	add.w	r3, r3, #134217728	@ 0x8000000
 8004d70:	4a0d      	ldr	r2, [pc, #52]	@ (8004da8 <EE_Init+0x88>)
 8004d72:	60d3      	str	r3, [r2, #12]
    eeHandle.PageSectorNumber = EE_SELECTED_PAGE_SECTOR_NUMBER;
    eeHandle.PageSectorSize = EE_SELECTED_PAGE_SECTOR_SIZE;
    eeHandle.Address = EE_SELECTED_ADDRESS;
#endif
    /* checking size of eeprom area*/
    if (Size > eeHandle.PageSectorSize)
 8004d74:	4b0c      	ldr	r3, [pc, #48]	@ (8004da8 <EE_Init+0x88>)
 8004d76:	689b      	ldr	r3, [r3, #8]
 8004d78:	683a      	ldr	r2, [r7, #0]
 8004d7a:	429a      	cmp	r2, r3
 8004d7c:	d906      	bls.n	8004d8c <EE_Init+0x6c>
    {
      eeHandle.Size = 0;
 8004d7e:	4b0a      	ldr	r3, [pc, #40]	@ (8004da8 <EE_Init+0x88>)
 8004d80:	2200      	movs	r2, #0
 8004d82:	605a      	str	r2, [r3, #4]
      eeHandle.pData = NULL;
 8004d84:	4b08      	ldr	r3, [pc, #32]	@ (8004da8 <EE_Init+0x88>)
 8004d86:	2200      	movs	r2, #0
 8004d88:	601a      	str	r2, [r3, #0]
      break;
 8004d8a:	e007      	b.n	8004d9c <EE_Init+0x7c>
    }
    eeHandle.Size = Size;
 8004d8c:	4a06      	ldr	r2, [pc, #24]	@ (8004da8 <EE_Init+0x88>)
 8004d8e:	683b      	ldr	r3, [r7, #0]
 8004d90:	6053      	str	r3, [r2, #4]
    eeHandle.pData = (uint8_t*)pData;
 8004d92:	4a05      	ldr	r2, [pc, #20]	@ (8004da8 <EE_Init+0x88>)
 8004d94:	687b      	ldr	r3, [r7, #4]
 8004d96:	6013      	str	r3, [r2, #0]
    answer = true;
 8004d98:	2301      	movs	r3, #1
 8004d9a:	73fb      	strb	r3, [r7, #15]

  } while (0);

  return answer;
 8004d9c:	7bfb      	ldrb	r3, [r7, #15]
}
 8004d9e:	4618      	mov	r0, r3
 8004da0:	3714      	adds	r7, #20
 8004da2:	46bd      	mov	sp, r7
 8004da4:	bc80      	pop	{r7}
 8004da6:	4770      	bx	lr
 8004da8:	200006d8 	.word	0x200006d8
 8004dac:	1ffff7e0 	.word	0x1ffff7e0

08004db0 <EE_Format>:
  * @return bool Boolean value indicating the success of the operation:
  *     - true: Formatting successful.
  *     - false: Formatting failed.
  */
bool EE_Format(void)
{
 8004db0:	b580      	push	{r7, lr}
 8004db2:	b086      	sub	sp, #24
 8004db4:	af00      	add	r7, sp, #0
  bool answer = false;
 8004db6:	2300      	movs	r3, #0
 8004db8:	75fb      	strb	r3, [r7, #23]
  uint32_t error;
  FLASH_EraseInitTypeDef flashErase;
  do
  {
    HAL_FLASH_Unlock();
 8004dba:	f7fd f8cd 	bl	8001f58 <HAL_FLASH_Unlock>
#ifdef HAL_ICACHE_MODULE_ENABLED
    /* disabling ICACHE if enabled*/
    HAL_ICACHE_Disable();
#endif
#if EE_ERASE == EE_ERASE_PAGE_ADDRESS
    flashErase.TypeErase = FLASH_TYPEERASE_PAGES;
 8004dbe:	2300      	movs	r3, #0
 8004dc0:	603b      	str	r3, [r7, #0]
    flashErase.PageAddress = eeHandle.Address;
 8004dc2:	4b11      	ldr	r3, [pc, #68]	@ (8004e08 <EE_Format+0x58>)
 8004dc4:	68db      	ldr	r3, [r3, #12]
 8004dc6:	60bb      	str	r3, [r7, #8]
    flashErase.NbPages = 1;
 8004dc8:	2301      	movs	r3, #1
 8004dca:	60fb      	str	r3, [r7, #12]
    flashErase.TypeErase = FLASH_TYPEERASE_SECTORS;
    flashErase.Sector = eeHandle.PageSectorNumber;
    flashErase.NbSectors = 1;
#endif
#if (defined FLASH_BANK_1) || (defined FLASH_BANK_2)
    flashErase.Banks = eeHandle.BankNumber;
 8004dcc:	4b0e      	ldr	r3, [pc, #56]	@ (8004e08 <EE_Format+0x58>)
 8004dce:	7c5b      	ldrb	r3, [r3, #17]
 8004dd0:	607b      	str	r3, [r7, #4]
#endif
#ifdef FLASH_VOLTAGE_RANGE_3
    flashErase.VoltageRange = FLASH_VOLTAGE_RANGE_3;
#endif
    /* erasing page/sector */
    if (HAL_FLASHEx_Erase(&flashErase, &error) != HAL_OK)
 8004dd2:	f107 0210 	add.w	r2, r7, #16
 8004dd6:	463b      	mov	r3, r7
 8004dd8:	4611      	mov	r1, r2
 8004dda:	4618      	mov	r0, r3
 8004ddc:	f7fd f9a4 	bl	8002128 <HAL_FLASHEx_Erase>
 8004de0:	4603      	mov	r3, r0
 8004de2:	2b00      	cmp	r3, #0
 8004de4:	d106      	bne.n	8004df4 <EE_Format+0x44>
    {
      break;
    }
    /* checking result */
    if (error != 0xFFFFFFFF)
 8004de6:	693b      	ldr	r3, [r7, #16]
 8004de8:	f1b3 3fff 	cmp.w	r3, #4294967295
 8004dec:	d104      	bne.n	8004df8 <EE_Format+0x48>
    {
      break;
    }
    answer = true;
 8004dee:	2301      	movs	r3, #1
 8004df0:	75fb      	strb	r3, [r7, #23]
 8004df2:	e002      	b.n	8004dfa <EE_Format+0x4a>
      break;
 8004df4:	bf00      	nop
 8004df6:	e000      	b.n	8004dfa <EE_Format+0x4a>
      break;
 8004df8:	bf00      	nop

  } while (0);

  HAL_FLASH_Lock();
 8004dfa:	f7fd f8d3 	bl	8001fa4 <HAL_FLASH_Lock>
#ifdef HAL_ICACHE_MODULE_ENABLED
  HAL_ICACHE_Enable();
#endif
  return answer;
 8004dfe:	7dfb      	ldrb	r3, [r7, #23]
}
 8004e00:	4618      	mov	r0, r3
 8004e02:	3718      	adds	r7, #24
 8004e04:	46bd      	mov	sp, r7
 8004e06:	bd80      	pop	{r7, pc}
 8004e08:	200006d8 	.word	0x200006d8

08004e0c <EE_Read>:
  * @brief Reads data from the EEPROM emulation area.
  * @note This function reads data from the EEPROM emulation area
  *  and loads it into the specified storage pointer.
  */
void EE_Read(void)
{
 8004e0c:	b480      	push	{r7}
 8004e0e:	b083      	sub	sp, #12
 8004e10:	af00      	add	r7, sp, #0
  uint8_t *data = eeHandle.pData;
 8004e12:	4b10      	ldr	r3, [pc, #64]	@ (8004e54 <EE_Read+0x48>)
 8004e14:	681b      	ldr	r3, [r3, #0]
 8004e16:	607b      	str	r3, [r7, #4]
#ifdef HAL_ICACHE_MODULE_ENABLED
    /* disabling ICACHE if enabled*/
    HAL_ICACHE_Disable();
#endif
  if (data != NULL)
 8004e18:	687b      	ldr	r3, [r7, #4]
 8004e1a:	2b00      	cmp	r3, #0
 8004e1c:	d015      	beq.n	8004e4a <EE_Read+0x3e>
  {
    /* reading flash */
    for (uint32_t i = 0; i < eeHandle.Size; i++)
 8004e1e:	2300      	movs	r3, #0
 8004e20:	603b      	str	r3, [r7, #0]
 8004e22:	e00d      	b.n	8004e40 <EE_Read+0x34>
    {
      *data = (*(__IO uint8_t*) (eeHandle.Address + i));
 8004e24:	4b0b      	ldr	r3, [pc, #44]	@ (8004e54 <EE_Read+0x48>)
 8004e26:	68da      	ldr	r2, [r3, #12]
 8004e28:	683b      	ldr	r3, [r7, #0]
 8004e2a:	4413      	add	r3, r2
 8004e2c:	781b      	ldrb	r3, [r3, #0]
 8004e2e:	b2da      	uxtb	r2, r3
 8004e30:	687b      	ldr	r3, [r7, #4]
 8004e32:	701a      	strb	r2, [r3, #0]
      data++;
 8004e34:	687b      	ldr	r3, [r7, #4]
 8004e36:	3301      	adds	r3, #1
 8004e38:	607b      	str	r3, [r7, #4]
    for (uint32_t i = 0; i < eeHandle.Size; i++)
 8004e3a:	683b      	ldr	r3, [r7, #0]
 8004e3c:	3301      	adds	r3, #1
 8004e3e:	603b      	str	r3, [r7, #0]
 8004e40:	4b04      	ldr	r3, [pc, #16]	@ (8004e54 <EE_Read+0x48>)
 8004e42:	685b      	ldr	r3, [r3, #4]
 8004e44:	683a      	ldr	r2, [r7, #0]
 8004e46:	429a      	cmp	r2, r3
 8004e48:	d3ec      	bcc.n	8004e24 <EE_Read+0x18>
  }
#ifdef HAL_ICACHE_MODULE_ENABLED
    /* disabling ICACHE if enabled*/
    HAL_ICACHE_Enable();
#endif
}
 8004e4a:	bf00      	nop
 8004e4c:	370c      	adds	r7, #12
 8004e4e:	46bd      	mov	sp, r7
 8004e50:	bc80      	pop	{r7}
 8004e52:	4770      	bx	lr
 8004e54:	200006d8 	.word	0x200006d8

08004e58 <EE_Write>:
  * @brief Writes data to the EEPROM emulation area.
  * @note This function writes data to the EEPROM emulation area.
  * @retval true if the write operation is successful, false otherwise.
  */
bool EE_Write(void)
{
 8004e58:	b580      	push	{r7, lr}
 8004e5a:	b086      	sub	sp, #24
 8004e5c:	af00      	add	r7, sp, #0
  bool answer = true;
 8004e5e:	2301      	movs	r3, #1
 8004e60:	75fb      	strb	r3, [r7, #23]
  uint8_t *data = eeHandle.pData;
 8004e62:	4b2e      	ldr	r3, [pc, #184]	@ (8004f1c <EE_Write+0xc4>)
 8004e64:	681b      	ldr	r3, [r3, #0]
 8004e66:	613b      	str	r3, [r7, #16]
  do
  {
    /* checking eeprom is initialize correctly */
    if (data == NULL)
 8004e68:	693b      	ldr	r3, [r7, #16]
 8004e6a:	2b00      	cmp	r3, #0
 8004e6c:	d102      	bne.n	8004e74 <EE_Write+0x1c>
    {
      answer = false;
 8004e6e:	2300      	movs	r3, #0
 8004e70:	75fb      	strb	r3, [r7, #23]
      break;
 8004e72:	e04b      	b.n	8004f0c <EE_Write+0xb4>
    }
    /* formating flash area before writing */
    if (EE_Format() == false)
 8004e74:	f7ff ff9c 	bl	8004db0 <EE_Format>
 8004e78:	4603      	mov	r3, r0
 8004e7a:	f083 0301 	eor.w	r3, r3, #1
 8004e7e:	b2db      	uxtb	r3, r3
 8004e80:	2b00      	cmp	r3, #0
 8004e82:	d002      	beq.n	8004e8a <EE_Write+0x32>
    {
      answer = false;
 8004e84:	2300      	movs	r3, #0
 8004e86:	75fb      	strb	r3, [r7, #23]
      break;
 8004e88:	e040      	b.n	8004f0c <EE_Write+0xb4>
    }
    HAL_FLASH_Unlock();
 8004e8a:	f7fd f865 	bl	8001f58 <HAL_FLASH_Unlock>
    /* disabling ICACHE if enabled*/
    HAL_ICACHE_Disable();
#endif
#if (defined FLASH_TYPEPROGRAM_HALFWORD)
    /* writing buffer to flash */
    for (uint32_t i = 0; i < eeHandle.Size ; i += 2)
 8004e8e:	2300      	movs	r3, #0
 8004e90:	60fb      	str	r3, [r7, #12]
 8004e92:	e018      	b.n	8004ec6 <EE_Write+0x6e>
    {
      uint64_t halfWord;
      memcpy((uint8_t*)&halfWord, data, 2);
 8004e94:	693b      	ldr	r3, [r7, #16]
 8004e96:	881b      	ldrh	r3, [r3, #0]
 8004e98:	b29b      	uxth	r3, r3
 8004e9a:	803b      	strh	r3, [r7, #0]
      if (HAL_FLASH_Program(FLASH_TYPEPROGRAM_HALFWORD, eeHandle.Address + i, halfWord) != HAL_OK)
 8004e9c:	4b1f      	ldr	r3, [pc, #124]	@ (8004f1c <EE_Write+0xc4>)
 8004e9e:	68da      	ldr	r2, [r3, #12]
 8004ea0:	68fb      	ldr	r3, [r7, #12]
 8004ea2:	18d1      	adds	r1, r2, r3
 8004ea4:	e9d7 2300 	ldrd	r2, r3, [r7]
 8004ea8:	2001      	movs	r0, #1
 8004eaa:	f7fc ffe5 	bl	8001e78 <HAL_FLASH_Program>
 8004eae:	4603      	mov	r3, r0
 8004eb0:	2b00      	cmp	r3, #0
 8004eb2:	d002      	beq.n	8004eba <EE_Write+0x62>
      {
        answer = false;
 8004eb4:	2300      	movs	r3, #0
 8004eb6:	75fb      	strb	r3, [r7, #23]
 8004eb8:	e00a      	b.n	8004ed0 <EE_Write+0x78>
        break;
      }
      data += 2;
 8004eba:	693b      	ldr	r3, [r7, #16]
 8004ebc:	3302      	adds	r3, #2
 8004ebe:	613b      	str	r3, [r7, #16]
    for (uint32_t i = 0; i < eeHandle.Size ; i += 2)
 8004ec0:	68fb      	ldr	r3, [r7, #12]
 8004ec2:	3302      	adds	r3, #2
 8004ec4:	60fb      	str	r3, [r7, #12]
 8004ec6:	4b15      	ldr	r3, [pc, #84]	@ (8004f1c <EE_Write+0xc4>)
 8004ec8:	685b      	ldr	r3, [r3, #4]
 8004eca:	68fa      	ldr	r2, [r7, #12]
 8004ecc:	429a      	cmp	r2, r3
 8004ece:	d3e1      	bcc.n	8004e94 <EE_Write+0x3c>
      }
      data += FLASH_NB_32BITWORD_IN_FLASHWORD * 4;
    }
#endif
    /* verifying Flash content */
    data = eeHandle.pData;
 8004ed0:	4b12      	ldr	r3, [pc, #72]	@ (8004f1c <EE_Write+0xc4>)
 8004ed2:	681b      	ldr	r3, [r3, #0]
 8004ed4:	613b      	str	r3, [r7, #16]
    for (uint32_t i = 0; i < eeHandle.Size; i++)
 8004ed6:	2300      	movs	r3, #0
 8004ed8:	60bb      	str	r3, [r7, #8]
 8004eda:	e012      	b.n	8004f02 <EE_Write+0xaa>
    {
      if (*data != (*(__IO uint8_t*) (eeHandle.Address + i)))
 8004edc:	693b      	ldr	r3, [r7, #16]
 8004ede:	781a      	ldrb	r2, [r3, #0]
 8004ee0:	4b0e      	ldr	r3, [pc, #56]	@ (8004f1c <EE_Write+0xc4>)
 8004ee2:	68d9      	ldr	r1, [r3, #12]
 8004ee4:	68bb      	ldr	r3, [r7, #8]
 8004ee6:	440b      	add	r3, r1
 8004ee8:	781b      	ldrb	r3, [r3, #0]
 8004eea:	b2db      	uxtb	r3, r3
 8004eec:	429a      	cmp	r2, r3
 8004eee:	d002      	beq.n	8004ef6 <EE_Write+0x9e>
      {
        answer = false;
 8004ef0:	2300      	movs	r3, #0
 8004ef2:	75fb      	strb	r3, [r7, #23]
        break;
 8004ef4:	e00a      	b.n	8004f0c <EE_Write+0xb4>
      }
      data++;
 8004ef6:	693b      	ldr	r3, [r7, #16]
 8004ef8:	3301      	adds	r3, #1
 8004efa:	613b      	str	r3, [r7, #16]
    for (uint32_t i = 0; i < eeHandle.Size; i++)
 8004efc:	68bb      	ldr	r3, [r7, #8]
 8004efe:	3301      	adds	r3, #1
 8004f00:	60bb      	str	r3, [r7, #8]
 8004f02:	4b06      	ldr	r3, [pc, #24]	@ (8004f1c <EE_Write+0xc4>)
 8004f04:	685b      	ldr	r3, [r3, #4]
 8004f06:	68ba      	ldr	r2, [r7, #8]
 8004f08:	429a      	cmp	r2, r3
 8004f0a:	d3e7      	bcc.n	8004edc <EE_Write+0x84>
    }

  } while (0);

  HAL_FLASH_Lock();
 8004f0c:	f7fd f84a 	bl	8001fa4 <HAL_FLASH_Lock>
#ifdef HAL_ICACHE_MODULE_ENABLED
  HAL_ICACHE_Enable();
#endif
  return answer;
 8004f10:	7dfb      	ldrb	r3, [r7, #23]
}
 8004f12:	4618      	mov	r0, r3
 8004f14:	3718      	adds	r7, #24
 8004f16:	46bd      	mov	sp, r7
 8004f18:	bd80      	pop	{r7, pc}
 8004f1a:	bf00      	nop
 8004f1c:	200006d8 	.word	0x200006d8

08004f20 <HSM_RootHandler>:
uint8_t gucHsmNestLevel;
const char * const apucHsmNestIndent[] = { "", "", "\t", "\t\t", "\t\t\t", "\t\t\t\t"};
#endif // HSM_FEATURE_DEBUG_NESTED_CALL

HSM_EVENT HSM_RootHandler(HSM *This, HSM_EVENT event, void *param)
{
 8004f20:	b480      	push	{r7}
 8004f22:	b085      	sub	sp, #20
 8004f24:	af00      	add	r7, sp, #0
 8004f26:	60f8      	str	r0, [r7, #12]
 8004f28:	60b9      	str	r1, [r7, #8]
 8004f2a:	607a      	str	r2, [r7, #4]
              HSM_DEBUG_EVT2STR(event), This->name, This->curState->name, (unsigned long)param);
#else
    HSM_DEBUG("\tEvent:%lx dropped, No Parent handling of %s[%s] param %lx",
              (unsigned long)event, This->name, This->curState->name, (unsigned long)param);
#endif // HSM_DEBUG_EVT2STR
    return HSME_NULL;
 8004f2c:	2300      	movs	r3, #0
}
 8004f2e:	4618      	mov	r0, r3
 8004f30:	3714      	adds	r7, #20
 8004f32:	46bd      	mov	sp, r7
 8004f34:	bc80      	pop	{r7}
 8004f36:	4770      	bx	lr

08004f38 <HSM_STATE_Create>:
    .name = ":ROOT:",
    .level = 0
};

void HSM_STATE_Create(HSM_STATE *This, const char *name, HSM_FN handler, HSM_STATE *parent)
{
 8004f38:	b480      	push	{r7}
 8004f3a:	b085      	sub	sp, #20
 8004f3c:	af00      	add	r7, sp, #0
 8004f3e:	60f8      	str	r0, [r7, #12]
 8004f40:	60b9      	str	r1, [r7, #8]
 8004f42:	607a      	str	r2, [r7, #4]
 8004f44:	603b      	str	r3, [r7, #0]
    if (((void *)0) == parent)
 8004f46:	683b      	ldr	r3, [r7, #0]
 8004f48:	2b00      	cmp	r3, #0
 8004f4a:	d101      	bne.n	8004f50 <HSM_STATE_Create+0x18>
    {
        parent = (HSM_STATE *)&HSM_ROOT;
 8004f4c:	4b0d      	ldr	r3, [pc, #52]	@ (8004f84 <HSM_STATE_Create+0x4c>)
 8004f4e:	603b      	str	r3, [r7, #0]
    }
    This->name = name;
 8004f50:	68fb      	ldr	r3, [r7, #12]
 8004f52:	68ba      	ldr	r2, [r7, #8]
 8004f54:	609a      	str	r2, [r3, #8]
    This->handler = handler;
 8004f56:	68fb      	ldr	r3, [r7, #12]
 8004f58:	687a      	ldr	r2, [r7, #4]
 8004f5a:	605a      	str	r2, [r3, #4]
    This->parent = parent;
 8004f5c:	68fb      	ldr	r3, [r7, #12]
 8004f5e:	683a      	ldr	r2, [r7, #0]
 8004f60:	601a      	str	r2, [r3, #0]
    This->level = parent->level + 1;
 8004f62:	683b      	ldr	r3, [r7, #0]
 8004f64:	7b1b      	ldrb	r3, [r3, #12]
 8004f66:	3301      	adds	r3, #1
 8004f68:	b2da      	uxtb	r2, r3
 8004f6a:	68fb      	ldr	r3, [r7, #12]
 8004f6c:	731a      	strb	r2, [r3, #12]
    if (This->level >= HSM_MAX_DEPTH)
 8004f6e:	68fb      	ldr	r3, [r7, #12]
 8004f70:	7b1b      	ldrb	r3, [r3, #12]
 8004f72:	2b04      	cmp	r3, #4
 8004f74:	d901      	bls.n	8004f7a <HSM_STATE_Create+0x42>
    {
        HSM_DEBUG("Please increase HSM_MAX_DEPTH > %d", This->level);
        // assert(0, "Please increase HSM_MAX_DEPTH");
        while(1);
 8004f76:	bf00      	nop
 8004f78:	e7fd      	b.n	8004f76 <HSM_STATE_Create+0x3e>
    }
}
 8004f7a:	bf00      	nop
 8004f7c:	3714      	adds	r7, #20
 8004f7e:	46bd      	mov	sp, r7
 8004f80:	bc80      	pop	{r7}
 8004f82:	4770      	bx	lr
 8004f84:	0800af84 	.word	0x0800af84

08004f88 <HSM_Create>:

void HSM_Create(HSM *This, const char *name, HSM_STATE *initState)
{
 8004f88:	b580      	push	{r7, lr}
 8004f8a:	b084      	sub	sp, #16
 8004f8c:	af00      	add	r7, sp, #0
 8004f8e:	60f8      	str	r0, [r7, #12]
 8004f90:	60b9      	str	r1, [r7, #8]
 8004f92:	607a      	str	r2, [r7, #4]
#endif // HSM_FEATURE_DEBUG_ENABLE
    // Supress warning for unused variable if HSM_FEATURE_DEBUG_ENABLE is not defined
    (void)name;

    // Initialize state
    This->curState = initState;
 8004f94:	68fb      	ldr	r3, [r7, #12]
 8004f96:	687a      	ldr	r2, [r7, #4]
 8004f98:	601a      	str	r2, [r3, #0]
    // Invoke ENTRY and INIT event
    HSM_DEBUGC1("  %s[%s](ENTRY)", This->name, initState->name);
    This->curState->handler(This, HSME_ENTRY, 0);
 8004f9a:	68fb      	ldr	r3, [r7, #12]
 8004f9c:	681b      	ldr	r3, [r3, #0]
 8004f9e:	685b      	ldr	r3, [r3, #4]
 8004fa0:	2200      	movs	r2, #0
 8004fa2:	f06f 0101 	mvn.w	r1, #1
 8004fa6:	68f8      	ldr	r0, [r7, #12]
 8004fa8:	4798      	blx	r3
    HSM_DEBUGC1("  %s[%s](INIT)", This->name, initState->name);
    This->curState->handler(This, HSME_INIT, 0);
 8004faa:	68fb      	ldr	r3, [r7, #12]
 8004fac:	681b      	ldr	r3, [r3, #0]
 8004fae:	685b      	ldr	r3, [r3, #4]
 8004fb0:	2200      	movs	r2, #0
 8004fb2:	f06f 0102 	mvn.w	r1, #2
 8004fb6:	68f8      	ldr	r0, [r7, #12]
 8004fb8:	4798      	blx	r3
}
 8004fba:	bf00      	nop
 8004fbc:	3710      	adds	r7, #16
 8004fbe:	46bd      	mov	sp, r7
 8004fc0:	bd80      	pop	{r7, pc}

08004fc2 <HSM_Run>:
    // This HSM is not in state or parent state
    return 0;
}

void HSM_Run(HSM *This, HSM_EVENT event, void *param)
{
 8004fc2:	b580      	push	{r7, lr}
 8004fc4:	b086      	sub	sp, #24
 8004fc6:	af00      	add	r7, sp, #0
 8004fc8:	60f8      	str	r0, [r7, #12]
 8004fca:	60b9      	str	r1, [r7, #8]
 8004fcc:	607a      	str	r2, [r7, #4]
    gucHsmNestLevel++;
#endif // HSM_FEATURE_DEBUG_ENABLE && HSM_FEATURE_DEBUG_NESTED_CALL

    // This runs the state's event handler and forwards unhandled events to
    // the parent state
    HSM_STATE *state = This->curState;
 8004fce:	68fb      	ldr	r3, [r7, #12]
 8004fd0:	681b      	ldr	r3, [r3, #0]
 8004fd2:	617b      	str	r3, [r7, #20]
#ifdef HSM_DEBUG_EVT2STR
    HSM_DEBUGC1("Run %s[%s](evt:%s, param:%08lx)", This->name, state->name, HSM_DEBUG_EVT2STR(event), (unsigned long)param);
#else
    HSM_DEBUGC1("Run %s[%s](evt:%lx, param:%08lx)", This->name, state->name, (unsigned long)event, (unsigned long)param);
#endif // HSM_DEBUG_EVT2STR
    while (event)
 8004fd4:	e009      	b.n	8004fea <HSM_Run+0x28>
    {
        event = state->handler(This, event, param);
 8004fd6:	697b      	ldr	r3, [r7, #20]
 8004fd8:	685b      	ldr	r3, [r3, #4]
 8004fda:	687a      	ldr	r2, [r7, #4]
 8004fdc:	68b9      	ldr	r1, [r7, #8]
 8004fde:	68f8      	ldr	r0, [r7, #12]
 8004fe0:	4798      	blx	r3
 8004fe2:	60b8      	str	r0, [r7, #8]
        state = state->parent;
 8004fe4:	697b      	ldr	r3, [r7, #20]
 8004fe6:	681b      	ldr	r3, [r3, #0]
 8004fe8:	617b      	str	r3, [r7, #20]
    while (event)
 8004fea:	68bb      	ldr	r3, [r7, #8]
 8004fec:	2b00      	cmp	r3, #0
 8004fee:	d1f2      	bne.n	8004fd6 <HSM_Run+0x14>
        // Decrement the nesting count
        gucHsmNestLevel--;
    }
#endif // HSM_FEATURE_DEBUG_NESTED_CALL
#endif // HSM_FEATURE_DEBUG_ENABLE
}
 8004ff0:	bf00      	nop
 8004ff2:	bf00      	nop
 8004ff4:	3718      	adds	r7, #24
 8004ff6:	46bd      	mov	sp, r7
 8004ff8:	bd80      	pop	{r7, pc}

08004ffa <HSM_Tran>:

void HSM_Tran(HSM *This, HSM_STATE *nextState, void *param, void (*method)(HSM *This, void *param))
{
 8004ffa:	b580      	push	{r7, lr}
 8004ffc:	b092      	sub	sp, #72	@ 0x48
 8004ffe:	af00      	add	r7, sp, #0
 8005000:	60f8      	str	r0, [r7, #12]
 8005002:	60b9      	str	r1, [r7, #8]
 8005004:	607a      	str	r2, [r7, #4]
 8005006:	603b      	str	r3, [r7, #0]
#if HSM_FEATURE_SAFETY_CHECK
    // [optional] Check for illegal call to HSM_Tran in HSME_ENTRY or HSME_EXIT
    if (This->hsmTran)
 8005008:	68fb      	ldr	r3, [r7, #12]
 800500a:	791b      	ldrb	r3, [r3, #4]
 800500c:	2b00      	cmp	r3, #0
 800500e:	f040 80af 	bne.w	8005170 <HSM_Tran+0x176>
        HSM_DEBUG("!!!!Illegal call of HSM_Tran[%s -> %s] in HSME_ENTRY or HSME_EXIT Handler!!!!",
            This->curState->name, nextState->name);
        return;
    }
    // Guard HSM_Tran() from certain recursive calls
    This->hsmTran = 1;
 8005012:	68fb      	ldr	r3, [r7, #12]
 8005014:	2201      	movs	r2, #1
 8005016:	711a      	strb	r2, [r3, #4]
#endif // HSM_FEATURE_SAFETY_CHECK

    HSM_STATE *list_exit[HSM_MAX_DEPTH];
    HSM_STATE *list_entry[HSM_MAX_DEPTH];
    uint8_t cnt_exit = 0;
 8005018:	2300      	movs	r3, #0
 800501a:	f887 3047 	strb.w	r3, [r7, #71]	@ 0x47
    uint8_t cnt_entry = 0;
 800501e:	2300      	movs	r3, #0
 8005020:	f887 3046 	strb.w	r3, [r7, #70]	@ 0x46
    uint8_t idx;
    // This performs the state transition with calls of exit, entry and init
    // Bulk of the work handles the exit and entry event during transitions
    HSM_DEBUGC2("Tran %s[%s -> %s]", This->name, This->curState->name, nextState->name);
    // 1) Find the lowest common parent state
    HSM_STATE *src = This->curState;
 8005024:	68fb      	ldr	r3, [r7, #12]
 8005026:	681b      	ldr	r3, [r3, #0]
 8005028:	643b      	str	r3, [r7, #64]	@ 0x40
    HSM_STATE *dst = nextState;
 800502a:	68bb      	ldr	r3, [r7, #8]
 800502c:	63fb      	str	r3, [r7, #60]	@ 0x3c
    // 1a) Equalize the levels
    while (src->level != dst->level)
 800502e:	e022      	b.n	8005076 <HSM_Tran+0x7c>
    {
        if (src->level > dst->level)
 8005030:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8005032:	7b1a      	ldrb	r2, [r3, #12]
 8005034:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8005036:	7b1b      	ldrb	r3, [r3, #12]
 8005038:	429a      	cmp	r2, r3
 800503a:	d90e      	bls.n	800505a <HSM_Tran+0x60>
        {
            // source is deeper
            list_exit[cnt_exit++] = src;
 800503c:	f897 3047 	ldrb.w	r3, [r7, #71]	@ 0x47
 8005040:	1c5a      	adds	r2, r3, #1
 8005042:	f887 2047 	strb.w	r2, [r7, #71]	@ 0x47
 8005046:	009b      	lsls	r3, r3, #2
 8005048:	3348      	adds	r3, #72	@ 0x48
 800504a:	443b      	add	r3, r7
 800504c:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 800504e:	f843 2c20 	str.w	r2, [r3, #-32]
            src = src->parent;
 8005052:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8005054:	681b      	ldr	r3, [r3, #0]
 8005056:	643b      	str	r3, [r7, #64]	@ 0x40
 8005058:	e00d      	b.n	8005076 <HSM_Tran+0x7c>
        }
        else
        {
            // destination is deeper
            list_entry[cnt_entry++] = dst;
 800505a:	f897 3046 	ldrb.w	r3, [r7, #70]	@ 0x46
 800505e:	1c5a      	adds	r2, r3, #1
 8005060:	f887 2046 	strb.w	r2, [r7, #70]	@ 0x46
 8005064:	009b      	lsls	r3, r3, #2
 8005066:	3348      	adds	r3, #72	@ 0x48
 8005068:	443b      	add	r3, r7
 800506a:	6bfa      	ldr	r2, [r7, #60]	@ 0x3c
 800506c:	f843 2c34 	str.w	r2, [r3, #-52]
            dst = dst->parent;
 8005070:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8005072:	681b      	ldr	r3, [r3, #0]
 8005074:	63fb      	str	r3, [r7, #60]	@ 0x3c
    while (src->level != dst->level)
 8005076:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8005078:	7b1a      	ldrb	r2, [r3, #12]
 800507a:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800507c:	7b1b      	ldrb	r3, [r3, #12]
 800507e:	429a      	cmp	r2, r3
 8005080:	d1d6      	bne.n	8005030 <HSM_Tran+0x36>
        }
    }
    // 1b) find the common parent
    while (src != dst)
 8005082:	e01b      	b.n	80050bc <HSM_Tran+0xc2>
    {
        list_exit[cnt_exit++] = src;
 8005084:	f897 3047 	ldrb.w	r3, [r7, #71]	@ 0x47
 8005088:	1c5a      	adds	r2, r3, #1
 800508a:	f887 2047 	strb.w	r2, [r7, #71]	@ 0x47
 800508e:	009b      	lsls	r3, r3, #2
 8005090:	3348      	adds	r3, #72	@ 0x48
 8005092:	443b      	add	r3, r7
 8005094:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 8005096:	f843 2c20 	str.w	r2, [r3, #-32]
        src = src->parent;
 800509a:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800509c:	681b      	ldr	r3, [r3, #0]
 800509e:	643b      	str	r3, [r7, #64]	@ 0x40
        list_entry[cnt_entry++] = dst;
 80050a0:	f897 3046 	ldrb.w	r3, [r7, #70]	@ 0x46
 80050a4:	1c5a      	adds	r2, r3, #1
 80050a6:	f887 2046 	strb.w	r2, [r7, #70]	@ 0x46
 80050aa:	009b      	lsls	r3, r3, #2
 80050ac:	3348      	adds	r3, #72	@ 0x48
 80050ae:	443b      	add	r3, r7
 80050b0:	6bfa      	ldr	r2, [r7, #60]	@ 0x3c
 80050b2:	f843 2c34 	str.w	r2, [r3, #-52]
        dst = dst->parent;
 80050b6:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80050b8:	681b      	ldr	r3, [r3, #0]
 80050ba:	63fb      	str	r3, [r7, #60]	@ 0x3c
    while (src != dst)
 80050bc:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 80050be:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80050c0:	429a      	cmp	r2, r3
 80050c2:	d1df      	bne.n	8005084 <HSM_Tran+0x8a>
    }
    // 2) Process all the exit events
    for (idx = 0; idx < cnt_exit; idx++)
 80050c4:	2300      	movs	r3, #0
 80050c6:	f887 3045 	strb.w	r3, [r7, #69]	@ 0x45
 80050ca:	e013      	b.n	80050f4 <HSM_Tran+0xfa>
    {
        src = list_exit[idx];
 80050cc:	f897 3045 	ldrb.w	r3, [r7, #69]	@ 0x45
 80050d0:	009b      	lsls	r3, r3, #2
 80050d2:	3348      	adds	r3, #72	@ 0x48
 80050d4:	443b      	add	r3, r7
 80050d6:	f853 3c20 	ldr.w	r3, [r3, #-32]
 80050da:	643b      	str	r3, [r7, #64]	@ 0x40
        HSM_DEBUGC3("  %s[%s](EXIT)", This->name, src->name);
        src->handler(This, HSME_EXIT, param);
 80050dc:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 80050de:	685b      	ldr	r3, [r3, #4]
 80050e0:	687a      	ldr	r2, [r7, #4]
 80050e2:	f04f 31ff 	mov.w	r1, #4294967295
 80050e6:	68f8      	ldr	r0, [r7, #12]
 80050e8:	4798      	blx	r3
    for (idx = 0; idx < cnt_exit; idx++)
 80050ea:	f897 3045 	ldrb.w	r3, [r7, #69]	@ 0x45
 80050ee:	3301      	adds	r3, #1
 80050f0:	f887 3045 	strb.w	r3, [r7, #69]	@ 0x45
 80050f4:	f897 2045 	ldrb.w	r2, [r7, #69]	@ 0x45
 80050f8:	f897 3047 	ldrb.w	r3, [r7, #71]	@ 0x47
 80050fc:	429a      	cmp	r2, r3
 80050fe:	d3e5      	bcc.n	80050cc <HSM_Tran+0xd2>
    }
    // 3) Call the transitional method hook
    if (method)
 8005100:	683b      	ldr	r3, [r7, #0]
 8005102:	2b00      	cmp	r3, #0
 8005104:	d003      	beq.n	800510e <HSM_Tran+0x114>
    {
        method(This, param);
 8005106:	683b      	ldr	r3, [r7, #0]
 8005108:	6879      	ldr	r1, [r7, #4]
 800510a:	68f8      	ldr	r0, [r7, #12]
 800510c:	4798      	blx	r3
    }
    // 4) Process all the entry events
    for (idx = 0; idx < cnt_entry; idx++)
 800510e:	2300      	movs	r3, #0
 8005110:	f887 3045 	strb.w	r3, [r7, #69]	@ 0x45
 8005114:	e017      	b.n	8005146 <HSM_Tran+0x14c>
    {
        dst = list_entry[cnt_entry - idx - 1];
 8005116:	f897 2046 	ldrb.w	r2, [r7, #70]	@ 0x46
 800511a:	f897 3045 	ldrb.w	r3, [r7, #69]	@ 0x45
 800511e:	1ad3      	subs	r3, r2, r3
 8005120:	3b01      	subs	r3, #1
 8005122:	009b      	lsls	r3, r3, #2
 8005124:	3348      	adds	r3, #72	@ 0x48
 8005126:	443b      	add	r3, r7
 8005128:	f853 3c34 	ldr.w	r3, [r3, #-52]
 800512c:	63fb      	str	r3, [r7, #60]	@ 0x3c
        HSM_DEBUGC3("  %s[%s](ENTRY)", This->name, dst->name);
        dst->handler(This, HSME_ENTRY, param);
 800512e:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8005130:	685b      	ldr	r3, [r3, #4]
 8005132:	687a      	ldr	r2, [r7, #4]
 8005134:	f06f 0101 	mvn.w	r1, #1
 8005138:	68f8      	ldr	r0, [r7, #12]
 800513a:	4798      	blx	r3
    for (idx = 0; idx < cnt_entry; idx++)
 800513c:	f897 3045 	ldrb.w	r3, [r7, #69]	@ 0x45
 8005140:	3301      	adds	r3, #1
 8005142:	f887 3045 	strb.w	r3, [r7, #69]	@ 0x45
 8005146:	f897 2045 	ldrb.w	r2, [r7, #69]	@ 0x45
 800514a:	f897 3046 	ldrb.w	r3, [r7, #70]	@ 0x46
 800514e:	429a      	cmp	r2, r3
 8005150:	d3e1      	bcc.n	8005116 <HSM_Tran+0x11c>
    }
    // 5) Now we can set the destination state
    This->curState = nextState;
 8005152:	68fb      	ldr	r3, [r7, #12]
 8005154:	68ba      	ldr	r2, [r7, #8]
 8005156:	601a      	str	r2, [r3, #0]
#if HSM_FEATURE_SAFETY_CHECK
    This->hsmTran = 0;
 8005158:	68fb      	ldr	r3, [r7, #12]
 800515a:	2200      	movs	r2, #0
 800515c:	711a      	strb	r2, [r3, #4]
#endif // HSM_FEATURE_SAFETY_CHECK
#if HSM_FEATURE_INIT
    // 6) Invoke INIT signal, NOTE: Only HSME_INIT can recursively call HSM_Tran()
    HSM_DEBUGC3("  %s[%s](INIT)", This->name, nextState->name);
    This->curState->handler(This, HSME_INIT, param);
 800515e:	68fb      	ldr	r3, [r7, #12]
 8005160:	681b      	ldr	r3, [r3, #0]
 8005162:	685b      	ldr	r3, [r3, #4]
 8005164:	687a      	ldr	r2, [r7, #4]
 8005166:	f06f 0102 	mvn.w	r1, #2
 800516a:	68f8      	ldr	r0, [r7, #12]
 800516c:	4798      	blx	r3
 800516e:	e000      	b.n	8005172 <HSM_Tran+0x178>
        return;
 8005170:	bf00      	nop
#endif // HSM_FEATURE_INIT
}
 8005172:	3748      	adds	r7, #72	@ 0x48
 8005174:	46bd      	mov	sp, r7
 8005176:	bd80      	pop	{r7, pc}

08005178 <timer_get_index>:
/**
 * @brief  Find the index of a timer in the pool based on hsmTimerId.
 * @param  timer_id: pointer to the timer to search for.
 * @retval Returns the index if found, otherwise returns -1.
 */
static int8_t timer_get_index(hsmTimerId timer_id) {
 8005178:	b480      	push	{r7}
 800517a:	b085      	sub	sp, #20
 800517c:	af00      	add	r7, sp, #0
 800517e:	6078      	str	r0, [r7, #4]
    int8_t i;
    for (i = 0; i < TIMER_MAX; i++) {
 8005180:	2300      	movs	r3, #0
 8005182:	73fb      	strb	r3, [r7, #15]
 8005184:	e018      	b.n	80051b8 <timer_get_index+0x40>
        if (timerAllocated[i] && (timer_id == &timerPool[i])) {
 8005186:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800518a:	4a11      	ldr	r2, [pc, #68]	@ (80051d0 <timer_get_index+0x58>)
 800518c:	5cd3      	ldrb	r3, [r2, r3]
 800518e:	2b00      	cmp	r3, #0
 8005190:	d00c      	beq.n	80051ac <timer_get_index+0x34>
 8005192:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8005196:	2254      	movs	r2, #84	@ 0x54
 8005198:	fb02 f303 	mul.w	r3, r2, r3
 800519c:	4a0d      	ldr	r2, [pc, #52]	@ (80051d4 <timer_get_index+0x5c>)
 800519e:	4413      	add	r3, r2
 80051a0:	687a      	ldr	r2, [r7, #4]
 80051a2:	429a      	cmp	r2, r3
 80051a4:	d102      	bne.n	80051ac <timer_get_index+0x34>
            return i;
 80051a6:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80051aa:	e00b      	b.n	80051c4 <timer_get_index+0x4c>
    for (i = 0; i < TIMER_MAX; i++) {
 80051ac:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80051b0:	b2db      	uxtb	r3, r3
 80051b2:	3301      	adds	r3, #1
 80051b4:	b2db      	uxtb	r3, r3
 80051b6:	73fb      	strb	r3, [r7, #15]
 80051b8:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80051bc:	2b0f      	cmp	r3, #15
 80051be:	dde2      	ble.n	8005186 <timer_get_index+0xe>
        }
    }
    return -1;
 80051c0:	f04f 33ff 	mov.w	r3, #4294967295
}
 80051c4:	4618      	mov	r0, r3
 80051c6:	3714      	adds	r7, #20
 80051c8:	46bd      	mov	sp, r7
 80051ca:	bc80      	pop	{r7}
 80051cc:	4770      	bx	lr
 80051ce:	bf00      	nop
 80051d0:	20000c2c 	.word	0x20000c2c
 80051d4:	200006ec 	.word	0x200006ec

080051d8 <hsmTimerCreate>:
 * @param  timer_def: pointer to the timer definition structure (contains the callback).
 * @param  type: timer type (one-shot or periodic).
 * @param  argument: parameter to pass to the callback.
 * @retval Returns a pointer to the created timer, or NULL if no slot is available.
 */
hsmTimerId hsmTimerCreate(const hsmTimerDef_t *timer_def, hsmTimerType type, void *argument) {
 80051d8:	b580      	push	{r7, lr}
 80051da:	b086      	sub	sp, #24
 80051dc:	af00      	add	r7, sp, #0
 80051de:	60f8      	str	r0, [r7, #12]
 80051e0:	460b      	mov	r3, r1
 80051e2:	607a      	str	r2, [r7, #4]
 80051e4:	72fb      	strb	r3, [r7, #11]
    uint8_t i;
    for (i = 0; i < TIMER_MAX; i++) {
 80051e6:	2300      	movs	r3, #0
 80051e8:	75fb      	strb	r3, [r7, #23]
 80051ea:	e058      	b.n	800529e <hsmTimerCreate+0xc6>
        if (timerAllocated[i] == 0) {
 80051ec:	7dfb      	ldrb	r3, [r7, #23]
 80051ee:	4a30      	ldr	r2, [pc, #192]	@ (80052b0 <hsmTimerCreate+0xd8>)
 80051f0:	5cd3      	ldrb	r3, [r2, r3]
 80051f2:	2b00      	cmp	r3, #0
 80051f4:	d150      	bne.n	8005298 <hsmTimerCreate+0xc0>
            /* Mark this slot as allocated */
            timerAllocated[i] = 1;
 80051f6:	7dfb      	ldrb	r3, [r7, #23]
 80051f8:	4a2d      	ldr	r2, [pc, #180]	@ (80052b0 <hsmTimerCreate+0xd8>)
 80051fa:	2101      	movs	r1, #1
 80051fc:	54d1      	strb	r1, [r2, r3]
            /* Assign the callback and argument */
            timerPool[i].callback = timer_def->callback;
 80051fe:	7dfb      	ldrb	r3, [r7, #23]
 8005200:	68fa      	ldr	r2, [r7, #12]
 8005202:	6852      	ldr	r2, [r2, #4]
 8005204:	492b      	ldr	r1, [pc, #172]	@ (80052b4 <hsmTimerCreate+0xdc>)
 8005206:	2054      	movs	r0, #84	@ 0x54
 8005208:	fb00 f303 	mul.w	r3, r0, r3
 800520c:	440b      	add	r3, r1
 800520e:	3348      	adds	r3, #72	@ 0x48
 8005210:	601a      	str	r2, [r3, #0]
            timerPool[i].argument = argument;
 8005212:	7dfb      	ldrb	r3, [r7, #23]
 8005214:	4a27      	ldr	r2, [pc, #156]	@ (80052b4 <hsmTimerCreate+0xdc>)
 8005216:	2154      	movs	r1, #84	@ 0x54
 8005218:	fb01 f303 	mul.w	r3, r1, r3
 800521c:	4413      	add	r3, r2
 800521e:	334c      	adds	r3, #76	@ 0x4c
 8005220:	687a      	ldr	r2, [r7, #4]
 8005222:	601a      	str	r2, [r3, #0]
            timerPool[i].type = type;
 8005224:	7dfb      	ldrb	r3, [r7, #23]
 8005226:	4a23      	ldr	r2, [pc, #140]	@ (80052b4 <hsmTimerCreate+0xdc>)
 8005228:	2154      	movs	r1, #84	@ 0x54
 800522a:	fb01 f303 	mul.w	r3, r1, r3
 800522e:	4413      	add	r3, r2
 8005230:	3350      	adds	r3, #80	@ 0x50
 8005232:	7afa      	ldrb	r2, [r7, #11]
 8005234:	701a      	strb	r2, [r3, #0]
            /* Assign the timer handle (using Timer2) */
            timerPool[i].htim = hsm_htim;
 8005236:	7dfb      	ldrb	r3, [r7, #23]
 8005238:	4a1e      	ldr	r2, [pc, #120]	@ (80052b4 <hsmTimerCreate+0xdc>)
 800523a:	2154      	movs	r1, #84	@ 0x54
 800523c:	fb01 f303 	mul.w	r3, r1, r3
 8005240:	4413      	add	r3, r2
 8005242:	4a1d      	ldr	r2, [pc, #116]	@ (80052b8 <hsmTimerCreate+0xe0>)
 8005244:	4618      	mov	r0, r3
 8005246:	4611      	mov	r1, r2
 8005248:	2348      	movs	r3, #72	@ 0x48
 800524a:	461a      	mov	r2, r3
 800524c:	f005 fd30 	bl	800acb0 <memcpy>
            /* Initialize runtime data */
            timerRuntime[i].active = 0;
 8005250:	7dfa      	ldrb	r2, [r7, #23]
 8005252:	491a      	ldr	r1, [pc, #104]	@ (80052bc <hsmTimerCreate+0xe4>)
 8005254:	4613      	mov	r3, r2
 8005256:	005b      	lsls	r3, r3, #1
 8005258:	4413      	add	r3, r2
 800525a:	009b      	lsls	r3, r3, #2
 800525c:	440b      	add	r3, r1
 800525e:	2200      	movs	r2, #0
 8005260:	701a      	strb	r2, [r3, #0]
            timerRuntime[i].reload = 0;
 8005262:	7dfa      	ldrb	r2, [r7, #23]
 8005264:	4915      	ldr	r1, [pc, #84]	@ (80052bc <hsmTimerCreate+0xe4>)
 8005266:	4613      	mov	r3, r2
 8005268:	005b      	lsls	r3, r3, #1
 800526a:	4413      	add	r3, r2
 800526c:	009b      	lsls	r3, r3, #2
 800526e:	440b      	add	r3, r1
 8005270:	3304      	adds	r3, #4
 8005272:	2200      	movs	r2, #0
 8005274:	601a      	str	r2, [r3, #0]
            timerRuntime[i].counter = 0;
 8005276:	7dfa      	ldrb	r2, [r7, #23]
 8005278:	4910      	ldr	r1, [pc, #64]	@ (80052bc <hsmTimerCreate+0xe4>)
 800527a:	4613      	mov	r3, r2
 800527c:	005b      	lsls	r3, r3, #1
 800527e:	4413      	add	r3, r2
 8005280:	009b      	lsls	r3, r3, #2
 8005282:	440b      	add	r3, r1
 8005284:	3308      	adds	r3, #8
 8005286:	2200      	movs	r2, #0
 8005288:	601a      	str	r2, [r3, #0]
            return &timerPool[i];
 800528a:	7dfb      	ldrb	r3, [r7, #23]
 800528c:	2254      	movs	r2, #84	@ 0x54
 800528e:	fb02 f303 	mul.w	r3, r2, r3
 8005292:	4a08      	ldr	r2, [pc, #32]	@ (80052b4 <hsmTimerCreate+0xdc>)
 8005294:	4413      	add	r3, r2
 8005296:	e006      	b.n	80052a6 <hsmTimerCreate+0xce>
    for (i = 0; i < TIMER_MAX; i++) {
 8005298:	7dfb      	ldrb	r3, [r7, #23]
 800529a:	3301      	adds	r3, #1
 800529c:	75fb      	strb	r3, [r7, #23]
 800529e:	7dfb      	ldrb	r3, [r7, #23]
 80052a0:	2b0f      	cmp	r3, #15
 80052a2:	d9a3      	bls.n	80051ec <hsmTimerCreate+0x14>
        }
    }
    return NULL;
 80052a4:	2300      	movs	r3, #0
}
 80052a6:	4618      	mov	r0, r3
 80052a8:	3718      	adds	r7, #24
 80052aa:	46bd      	mov	sp, r7
 80052ac:	bd80      	pop	{r7, pc}
 80052ae:	bf00      	nop
 80052b0:	20000c2c 	.word	0x20000c2c
 80052b4:	200006ec 	.word	0x200006ec
 80052b8:	200004c8 	.word	0x200004c8
 80052bc:	20000c3c 	.word	0x20000c3c

080052c0 <hsmTimerStart>:
 * @brief  Start a software timer.
 * @param  timer_id: pointer to the timer to start.
 * @param  millisec: duration of the timer in milliseconds.
 * @retval Returns hsmOK if successful, otherwise returns an error.
 */
hsmStatus hsmTimerStart(hsmTimerId timer_id, uint32_t millisec) {
 80052c0:	b580      	push	{r7, lr}
 80052c2:	b084      	sub	sp, #16
 80052c4:	af00      	add	r7, sp, #0
 80052c6:	6078      	str	r0, [r7, #4]
 80052c8:	6039      	str	r1, [r7, #0]
    int8_t idx = timer_get_index(timer_id);
 80052ca:	6878      	ldr	r0, [r7, #4]
 80052cc:	f7ff ff54 	bl	8005178 <timer_get_index>
 80052d0:	4603      	mov	r3, r0
 80052d2:	73fb      	strb	r3, [r7, #15]
    if (idx < 0 || millisec == 0) {
 80052d4:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80052d8:	2b00      	cmp	r3, #0
 80052da:	db02      	blt.n	80052e2 <hsmTimerStart+0x22>
 80052dc:	683b      	ldr	r3, [r7, #0]
 80052de:	2b00      	cmp	r3, #0
 80052e0:	d101      	bne.n	80052e6 <hsmTimerStart+0x26>
        return hsmErrorParameter;
 80052e2:	2301      	movs	r3, #1
 80052e4:	e020      	b.n	8005328 <hsmTimerStart+0x68>
    }

    /* Set the timer duration */
    timerRuntime[idx].reload = millisec;
 80052e6:	f997 200f 	ldrsb.w	r2, [r7, #15]
 80052ea:	4911      	ldr	r1, [pc, #68]	@ (8005330 <hsmTimerStart+0x70>)
 80052ec:	4613      	mov	r3, r2
 80052ee:	005b      	lsls	r3, r3, #1
 80052f0:	4413      	add	r3, r2
 80052f2:	009b      	lsls	r3, r3, #2
 80052f4:	440b      	add	r3, r1
 80052f6:	3304      	adds	r3, #4
 80052f8:	683a      	ldr	r2, [r7, #0]
 80052fa:	601a      	str	r2, [r3, #0]
    timerRuntime[idx].counter = millisec;
 80052fc:	f997 200f 	ldrsb.w	r2, [r7, #15]
 8005300:	490b      	ldr	r1, [pc, #44]	@ (8005330 <hsmTimerStart+0x70>)
 8005302:	4613      	mov	r3, r2
 8005304:	005b      	lsls	r3, r3, #1
 8005306:	4413      	add	r3, r2
 8005308:	009b      	lsls	r3, r3, #2
 800530a:	440b      	add	r3, r1
 800530c:	3308      	adds	r3, #8
 800530e:	683a      	ldr	r2, [r7, #0]
 8005310:	601a      	str	r2, [r3, #0]
    timerRuntime[idx].active = 1;
 8005312:	f997 200f 	ldrsb.w	r2, [r7, #15]
 8005316:	4906      	ldr	r1, [pc, #24]	@ (8005330 <hsmTimerStart+0x70>)
 8005318:	4613      	mov	r3, r2
 800531a:	005b      	lsls	r3, r3, #1
 800531c:	4413      	add	r3, r2
 800531e:	009b      	lsls	r3, r3, #2
 8005320:	440b      	add	r3, r1
 8005322:	2201      	movs	r2, #1
 8005324:	701a      	strb	r2, [r3, #0]

    return hsmOK;
 8005326:	2300      	movs	r3, #0
}
 8005328:	4618      	mov	r0, r3
 800532a:	3710      	adds	r7, #16
 800532c:	46bd      	mov	sp, r7
 800532e:	bd80      	pop	{r7, pc}
 8005330:	20000c3c 	.word	0x20000c3c

08005334 <hsmTimerStop>:
/**
 * @brief  Stop a software timer.
 * @param  timer_id: pointer to the timer to stop.
 * @retval Returns hsmOK if successful, otherwise returns an error.
 */
hsmStatus hsmTimerStop(hsmTimerId timer_id) {
 8005334:	b580      	push	{r7, lr}
 8005336:	b084      	sub	sp, #16
 8005338:	af00      	add	r7, sp, #0
 800533a:	6078      	str	r0, [r7, #4]
    int8_t idx = timer_get_index(timer_id);
 800533c:	6878      	ldr	r0, [r7, #4]
 800533e:	f7ff ff1b 	bl	8005178 <timer_get_index>
 8005342:	4603      	mov	r3, r0
 8005344:	73fb      	strb	r3, [r7, #15]
    if (idx < 0) {
 8005346:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800534a:	2b00      	cmp	r3, #0
 800534c:	da01      	bge.n	8005352 <hsmTimerStop+0x1e>
        return hsmErrorParameter;
 800534e:	2301      	movs	r3, #1
 8005350:	e00a      	b.n	8005368 <hsmTimerStop+0x34>
    }

    timerRuntime[idx].active = 0;
 8005352:	f997 200f 	ldrsb.w	r2, [r7, #15]
 8005356:	4906      	ldr	r1, [pc, #24]	@ (8005370 <hsmTimerStop+0x3c>)
 8005358:	4613      	mov	r3, r2
 800535a:	005b      	lsls	r3, r3, #1
 800535c:	4413      	add	r3, r2
 800535e:	009b      	lsls	r3, r3, #2
 8005360:	440b      	add	r3, r1
 8005362:	2200      	movs	r2, #0
 8005364:	701a      	strb	r2, [r3, #0]
    return hsmOK;
 8005366:	2300      	movs	r3, #0
}
 8005368:	4618      	mov	r0, r3
 800536a:	3710      	adds	r7, #16
 800536c:	46bd      	mov	sp, r7
 800536e:	bd80      	pop	{r7, pc}
 8005370:	20000c3c 	.word	0x20000c3c

08005374 <HSM_TIM_IRQHandler>:

/**
 * @brief  Timer2 interrupt handler (called every 1ms).
 *         This function should be called from Timer2's ISR.
 */
void HSM_TIM_IRQHandler(void) {
 8005374:	b580      	push	{r7, lr}
 8005376:	b082      	sub	sp, #8
 8005378:	af00      	add	r7, sp, #0
    uint8_t i;

    /* Process tick for each software timer */
    for (i = 0; i < TIMER_MAX; i++) {
 800537a:	2300      	movs	r3, #0
 800537c:	71fb      	strb	r3, [r7, #7]
 800537e:	e07b      	b.n	8005478 <HSM_TIM_IRQHandler+0x104>
        if (timerAllocated[i] && timerRuntime[i].active) {
 8005380:	79fb      	ldrb	r3, [r7, #7]
 8005382:	4a42      	ldr	r2, [pc, #264]	@ (800548c <HSM_TIM_IRQHandler+0x118>)
 8005384:	5cd3      	ldrb	r3, [r2, r3]
 8005386:	2b00      	cmp	r3, #0
 8005388:	d073      	beq.n	8005472 <HSM_TIM_IRQHandler+0xfe>
 800538a:	79fa      	ldrb	r2, [r7, #7]
 800538c:	4940      	ldr	r1, [pc, #256]	@ (8005490 <HSM_TIM_IRQHandler+0x11c>)
 800538e:	4613      	mov	r3, r2
 8005390:	005b      	lsls	r3, r3, #1
 8005392:	4413      	add	r3, r2
 8005394:	009b      	lsls	r3, r3, #2
 8005396:	440b      	add	r3, r1
 8005398:	781b      	ldrb	r3, [r3, #0]
 800539a:	2b00      	cmp	r3, #0
 800539c:	d069      	beq.n	8005472 <HSM_TIM_IRQHandler+0xfe>
            if (timerRuntime[i].counter > 0) {
 800539e:	79fa      	ldrb	r2, [r7, #7]
 80053a0:	493b      	ldr	r1, [pc, #236]	@ (8005490 <HSM_TIM_IRQHandler+0x11c>)
 80053a2:	4613      	mov	r3, r2
 80053a4:	005b      	lsls	r3, r3, #1
 80053a6:	4413      	add	r3, r2
 80053a8:	009b      	lsls	r3, r3, #2
 80053aa:	440b      	add	r3, r1
 80053ac:	3308      	adds	r3, #8
 80053ae:	681b      	ldr	r3, [r3, #0]
 80053b0:	2b00      	cmp	r3, #0
 80053b2:	d011      	beq.n	80053d8 <HSM_TIM_IRQHandler+0x64>
                timerRuntime[i].counter--;
 80053b4:	79fa      	ldrb	r2, [r7, #7]
 80053b6:	4936      	ldr	r1, [pc, #216]	@ (8005490 <HSM_TIM_IRQHandler+0x11c>)
 80053b8:	4613      	mov	r3, r2
 80053ba:	005b      	lsls	r3, r3, #1
 80053bc:	4413      	add	r3, r2
 80053be:	009b      	lsls	r3, r3, #2
 80053c0:	440b      	add	r3, r1
 80053c2:	3308      	adds	r3, #8
 80053c4:	681b      	ldr	r3, [r3, #0]
 80053c6:	1e59      	subs	r1, r3, #1
 80053c8:	4831      	ldr	r0, [pc, #196]	@ (8005490 <HSM_TIM_IRQHandler+0x11c>)
 80053ca:	4613      	mov	r3, r2
 80053cc:	005b      	lsls	r3, r3, #1
 80053ce:	4413      	add	r3, r2
 80053d0:	009b      	lsls	r3, r3, #2
 80053d2:	4403      	add	r3, r0
 80053d4:	3308      	adds	r3, #8
 80053d6:	6019      	str	r1, [r3, #0]
            }
            /* When the counter reaches zero, invoke the callback */
            if (timerRuntime[i].counter == 0) {
 80053d8:	79fa      	ldrb	r2, [r7, #7]
 80053da:	492d      	ldr	r1, [pc, #180]	@ (8005490 <HSM_TIM_IRQHandler+0x11c>)
 80053dc:	4613      	mov	r3, r2
 80053de:	005b      	lsls	r3, r3, #1
 80053e0:	4413      	add	r3, r2
 80053e2:	009b      	lsls	r3, r3, #2
 80053e4:	440b      	add	r3, r1
 80053e6:	3308      	adds	r3, #8
 80053e8:	681b      	ldr	r3, [r3, #0]
 80053ea:	2b00      	cmp	r3, #0
 80053ec:	d141      	bne.n	8005472 <HSM_TIM_IRQHandler+0xfe>
                if (timerPool[i].callback != NULL) {
 80053ee:	79fb      	ldrb	r3, [r7, #7]
 80053f0:	4a28      	ldr	r2, [pc, #160]	@ (8005494 <HSM_TIM_IRQHandler+0x120>)
 80053f2:	2154      	movs	r1, #84	@ 0x54
 80053f4:	fb01 f303 	mul.w	r3, r1, r3
 80053f8:	4413      	add	r3, r2
 80053fa:	3348      	adds	r3, #72	@ 0x48
 80053fc:	681b      	ldr	r3, [r3, #0]
 80053fe:	2b00      	cmp	r3, #0
 8005400:	d011      	beq.n	8005426 <HSM_TIM_IRQHandler+0xb2>
                    timerPool[i].callback(timerPool[i].argument);
 8005402:	79fb      	ldrb	r3, [r7, #7]
 8005404:	4a23      	ldr	r2, [pc, #140]	@ (8005494 <HSM_TIM_IRQHandler+0x120>)
 8005406:	2154      	movs	r1, #84	@ 0x54
 8005408:	fb01 f303 	mul.w	r3, r1, r3
 800540c:	4413      	add	r3, r2
 800540e:	3348      	adds	r3, #72	@ 0x48
 8005410:	681b      	ldr	r3, [r3, #0]
 8005412:	79fa      	ldrb	r2, [r7, #7]
 8005414:	491f      	ldr	r1, [pc, #124]	@ (8005494 <HSM_TIM_IRQHandler+0x120>)
 8005416:	2054      	movs	r0, #84	@ 0x54
 8005418:	fb00 f202 	mul.w	r2, r0, r2
 800541c:	440a      	add	r2, r1
 800541e:	324c      	adds	r2, #76	@ 0x4c
 8005420:	6812      	ldr	r2, [r2, #0]
 8005422:	4610      	mov	r0, r2
 8005424:	4798      	blx	r3
                }
                /* For one-shot timers, stop the timer.
                   For periodic timers, reload the counter. */
                if (timerPool[i].type == hsmTimerOnce) {
 8005426:	79fb      	ldrb	r3, [r7, #7]
 8005428:	4a1a      	ldr	r2, [pc, #104]	@ (8005494 <HSM_TIM_IRQHandler+0x120>)
 800542a:	2154      	movs	r1, #84	@ 0x54
 800542c:	fb01 f303 	mul.w	r3, r1, r3
 8005430:	4413      	add	r3, r2
 8005432:	3350      	adds	r3, #80	@ 0x50
 8005434:	781b      	ldrb	r3, [r3, #0]
 8005436:	2b00      	cmp	r3, #0
 8005438:	d109      	bne.n	800544e <HSM_TIM_IRQHandler+0xda>
                    timerRuntime[i].active = 0;
 800543a:	79fa      	ldrb	r2, [r7, #7]
 800543c:	4914      	ldr	r1, [pc, #80]	@ (8005490 <HSM_TIM_IRQHandler+0x11c>)
 800543e:	4613      	mov	r3, r2
 8005440:	005b      	lsls	r3, r3, #1
 8005442:	4413      	add	r3, r2
 8005444:	009b      	lsls	r3, r3, #2
 8005446:	440b      	add	r3, r1
 8005448:	2200      	movs	r2, #0
 800544a:	701a      	strb	r2, [r3, #0]
 800544c:	e011      	b.n	8005472 <HSM_TIM_IRQHandler+0xfe>
                } else {
                    timerRuntime[i].counter = timerRuntime[i].reload;
 800544e:	79f9      	ldrb	r1, [r7, #7]
 8005450:	79fa      	ldrb	r2, [r7, #7]
 8005452:	480f      	ldr	r0, [pc, #60]	@ (8005490 <HSM_TIM_IRQHandler+0x11c>)
 8005454:	460b      	mov	r3, r1
 8005456:	005b      	lsls	r3, r3, #1
 8005458:	440b      	add	r3, r1
 800545a:	009b      	lsls	r3, r3, #2
 800545c:	4403      	add	r3, r0
 800545e:	3304      	adds	r3, #4
 8005460:	6819      	ldr	r1, [r3, #0]
 8005462:	480b      	ldr	r0, [pc, #44]	@ (8005490 <HSM_TIM_IRQHandler+0x11c>)
 8005464:	4613      	mov	r3, r2
 8005466:	005b      	lsls	r3, r3, #1
 8005468:	4413      	add	r3, r2
 800546a:	009b      	lsls	r3, r3, #2
 800546c:	4403      	add	r3, r0
 800546e:	3308      	adds	r3, #8
 8005470:	6019      	str	r1, [r3, #0]
    for (i = 0; i < TIMER_MAX; i++) {
 8005472:	79fb      	ldrb	r3, [r7, #7]
 8005474:	3301      	adds	r3, #1
 8005476:	71fb      	strb	r3, [r7, #7]
 8005478:	79fb      	ldrb	r3, [r7, #7]
 800547a:	2b0f      	cmp	r3, #15
 800547c:	d980      	bls.n	8005380 <HSM_TIM_IRQHandler+0xc>
            }
        }
    }

    /* Clear the interrupt flag and call the HAL handler if needed (depending on HAL) */
    HAL_TIM_IRQHandler(&hsm_htim);
 800547e:	4806      	ldr	r0, [pc, #24]	@ (8005498 <HSM_TIM_IRQHandler+0x124>)
 8005480:	f7fd fe64 	bl	800314c <HAL_TIM_IRQHandler>
}
 8005484:	bf00      	nop
 8005486:	3708      	adds	r7, #8
 8005488:	46bd      	mov	sp, r7
 800548a:	bd80      	pop	{r7, pc}
 800548c:	20000c2c 	.word	0x20000c2c
 8005490:	20000c3c 	.word	0x20000c3c
 8005494:	200006ec 	.word	0x200006ec
 8005498:	200004c8 	.word	0x200004c8

0800549c <hsmTimerInit>:

/**
 * @brief  Initialize Timer2 to generate an interrupt every 1ms.
 *         Call this function in main() before using the software timers.
 */
void hsmTimerInit(void) {
 800549c:	b580      	push	{r7, lr}
 800549e:	af00      	add	r7, sp, #0
    /* Start Timer2 in interrupt mode with a 1ms period.
       It is assumed that Timer2 is properly configured in tim.c.
       If not, you need to configure Timer2 in Base mode.
     */
    HAL_TIM_Base_Start_IT(&hsm_htim);
 80054a0:	4802      	ldr	r0, [pc, #8]	@ (80054ac <hsmTimerInit+0x10>)
 80054a2:	f7fd fe01 	bl	80030a8 <HAL_TIM_Base_Start_IT>
}
 80054a6:	bf00      	nop
 80054a8:	bd80      	pop	{r7, pc}
 80054aa:	bf00      	nop
 80054ac:	200004c8 	.word	0x200004c8

080054b0 <RingAdd>:


/* Ring Buffer functions */
// This function must be called only after disabling USART RX interrupt or inside of the RX interrupt
void RingAdd(modbusRingBuffer_t *xRingBuffer, uint8_t u8Val)
{
 80054b0:	b480      	push	{r7}
 80054b2:	b083      	sub	sp, #12
 80054b4:	af00      	add	r7, sp, #0
 80054b6:	6078      	str	r0, [r7, #4]
 80054b8:	460b      	mov	r3, r1
 80054ba:	70fb      	strb	r3, [r7, #3]

	xRingBuffer->uxBuffer[xRingBuffer->u8end] = u8Val;
 80054bc:	687b      	ldr	r3, [r7, #4]
 80054be:	f893 3081 	ldrb.w	r3, [r3, #129]	@ 0x81
 80054c2:	4619      	mov	r1, r3
 80054c4:	687b      	ldr	r3, [r7, #4]
 80054c6:	78fa      	ldrb	r2, [r7, #3]
 80054c8:	545a      	strb	r2, [r3, r1]
	xRingBuffer->u8end = (xRingBuffer->u8end + 1) % MAX_BUFFER;
 80054ca:	687b      	ldr	r3, [r7, #4]
 80054cc:	f893 3081 	ldrb.w	r3, [r3, #129]	@ 0x81
 80054d0:	3301      	adds	r3, #1
 80054d2:	425a      	negs	r2, r3
 80054d4:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 80054d8:	f002 027f 	and.w	r2, r2, #127	@ 0x7f
 80054dc:	bf58      	it	pl
 80054de:	4253      	negpl	r3, r2
 80054e0:	b2da      	uxtb	r2, r3
 80054e2:	687b      	ldr	r3, [r7, #4]
 80054e4:	f883 2081 	strb.w	r2, [r3, #129]	@ 0x81
	if (xRingBuffer->u8available == MAX_BUFFER)
 80054e8:	687b      	ldr	r3, [r7, #4]
 80054ea:	f893 3082 	ldrb.w	r3, [r3, #130]	@ 0x82
 80054ee:	2b80      	cmp	r3, #128	@ 0x80
 80054f0:	d113      	bne.n	800551a <RingAdd+0x6a>
	{
		xRingBuffer->overflow = true;
 80054f2:	687b      	ldr	r3, [r7, #4]
 80054f4:	2201      	movs	r2, #1
 80054f6:	f883 2083 	strb.w	r2, [r3, #131]	@ 0x83
		xRingBuffer->u8start = (xRingBuffer->u8start + 1) % MAX_BUFFER;
 80054fa:	687b      	ldr	r3, [r7, #4]
 80054fc:	f893 3080 	ldrb.w	r3, [r3, #128]	@ 0x80
 8005500:	3301      	adds	r3, #1
 8005502:	425a      	negs	r2, r3
 8005504:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8005508:	f002 027f 	and.w	r2, r2, #127	@ 0x7f
 800550c:	bf58      	it	pl
 800550e:	4253      	negpl	r3, r2
 8005510:	b2da      	uxtb	r2, r3
 8005512:	687b      	ldr	r3, [r7, #4]
 8005514:	f883 2080 	strb.w	r2, [r3, #128]	@ 0x80
	{
		xRingBuffer->overflow = false;
		xRingBuffer->u8available++;
	}

}
 8005518:	e00b      	b.n	8005532 <RingAdd+0x82>
		xRingBuffer->overflow = false;
 800551a:	687b      	ldr	r3, [r7, #4]
 800551c:	2200      	movs	r2, #0
 800551e:	f883 2083 	strb.w	r2, [r3, #131]	@ 0x83
		xRingBuffer->u8available++;
 8005522:	687b      	ldr	r3, [r7, #4]
 8005524:	f893 3082 	ldrb.w	r3, [r3, #130]	@ 0x82
 8005528:	3301      	adds	r3, #1
 800552a:	b2da      	uxtb	r2, r3
 800552c:	687b      	ldr	r3, [r7, #4]
 800552e:	f883 2082 	strb.w	r2, [r3, #130]	@ 0x82
}
 8005532:	bf00      	nop
 8005534:	370c      	adds	r7, #12
 8005536:	46bd      	mov	sp, r7
 8005538:	bc80      	pop	{r7}
 800553a:	4770      	bx	lr

0800553c <RingGetAllBytes>:

// This function must be called only after disabling USART RX interrupt
uint8_t RingGetAllBytes(modbusRingBuffer_t *xRingBuffer, uint8_t *buffer)
{
 800553c:	b580      	push	{r7, lr}
 800553e:	b082      	sub	sp, #8
 8005540:	af00      	add	r7, sp, #0
 8005542:	6078      	str	r0, [r7, #4]
 8005544:	6039      	str	r1, [r7, #0]
	return RingGetNBytes(xRingBuffer, buffer, xRingBuffer->u8available);
 8005546:	687b      	ldr	r3, [r7, #4]
 8005548:	f893 3082 	ldrb.w	r3, [r3, #130]	@ 0x82
 800554c:	461a      	mov	r2, r3
 800554e:	6839      	ldr	r1, [r7, #0]
 8005550:	6878      	ldr	r0, [r7, #4]
 8005552:	f000 f805 	bl	8005560 <RingGetNBytes>
 8005556:	4603      	mov	r3, r0
}
 8005558:	4618      	mov	r0, r3
 800555a:	3708      	adds	r7, #8
 800555c:	46bd      	mov	sp, r7
 800555e:	bd80      	pop	{r7, pc}

08005560 <RingGetNBytes>:

// This function must be called only after disabling USART RX interrupt
uint8_t RingGetNBytes(modbusRingBuffer_t *xRingBuffer, uint8_t *buffer, uint8_t uNumber)
{
 8005560:	b580      	push	{r7, lr}
 8005562:	b086      	sub	sp, #24
 8005564:	af00      	add	r7, sp, #0
 8005566:	60f8      	str	r0, [r7, #12]
 8005568:	60b9      	str	r1, [r7, #8]
 800556a:	4613      	mov	r3, r2
 800556c:	71fb      	strb	r3, [r7, #7]
	uint8_t uCounter;
	if(xRingBuffer->u8available == 0  || uNumber == 0 ) return 0;
 800556e:	68fb      	ldr	r3, [r7, #12]
 8005570:	f893 3082 	ldrb.w	r3, [r3, #130]	@ 0x82
 8005574:	2b00      	cmp	r3, #0
 8005576:	d002      	beq.n	800557e <RingGetNBytes+0x1e>
 8005578:	79fb      	ldrb	r3, [r7, #7]
 800557a:	2b00      	cmp	r3, #0
 800557c:	d101      	bne.n	8005582 <RingGetNBytes+0x22>
 800557e:	2300      	movs	r3, #0
 8005580:	e03e      	b.n	8005600 <RingGetNBytes+0xa0>
	if(uNumber > MAX_BUFFER) return 0;
 8005582:	79fb      	ldrb	r3, [r7, #7]
 8005584:	2b80      	cmp	r3, #128	@ 0x80
 8005586:	d901      	bls.n	800558c <RingGetNBytes+0x2c>
 8005588:	2300      	movs	r3, #0
 800558a:	e039      	b.n	8005600 <RingGetNBytes+0xa0>

	for(uCounter = 0; uCounter < uNumber && uCounter< xRingBuffer->u8available ; uCounter++)
 800558c:	2300      	movs	r3, #0
 800558e:	75fb      	strb	r3, [r7, #23]
 8005590:	e01b      	b.n	80055ca <RingGetNBytes+0x6a>
	{
		buffer[uCounter] = xRingBuffer->uxBuffer[xRingBuffer->u8start];
 8005592:	68fb      	ldr	r3, [r7, #12]
 8005594:	f893 3080 	ldrb.w	r3, [r3, #128]	@ 0x80
 8005598:	4619      	mov	r1, r3
 800559a:	7dfb      	ldrb	r3, [r7, #23]
 800559c:	68ba      	ldr	r2, [r7, #8]
 800559e:	4413      	add	r3, r2
 80055a0:	68fa      	ldr	r2, [r7, #12]
 80055a2:	5c52      	ldrb	r2, [r2, r1]
 80055a4:	701a      	strb	r2, [r3, #0]
		xRingBuffer->u8start = (xRingBuffer->u8start + 1) % MAX_BUFFER;
 80055a6:	68fb      	ldr	r3, [r7, #12]
 80055a8:	f893 3080 	ldrb.w	r3, [r3, #128]	@ 0x80
 80055ac:	3301      	adds	r3, #1
 80055ae:	425a      	negs	r2, r3
 80055b0:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 80055b4:	f002 027f 	and.w	r2, r2, #127	@ 0x7f
 80055b8:	bf58      	it	pl
 80055ba:	4253      	negpl	r3, r2
 80055bc:	b2da      	uxtb	r2, r3
 80055be:	68fb      	ldr	r3, [r7, #12]
 80055c0:	f883 2080 	strb.w	r2, [r3, #128]	@ 0x80
	for(uCounter = 0; uCounter < uNumber && uCounter< xRingBuffer->u8available ; uCounter++)
 80055c4:	7dfb      	ldrb	r3, [r7, #23]
 80055c6:	3301      	adds	r3, #1
 80055c8:	75fb      	strb	r3, [r7, #23]
 80055ca:	7dfa      	ldrb	r2, [r7, #23]
 80055cc:	79fb      	ldrb	r3, [r7, #7]
 80055ce:	429a      	cmp	r2, r3
 80055d0:	d205      	bcs.n	80055de <RingGetNBytes+0x7e>
 80055d2:	68fb      	ldr	r3, [r7, #12]
 80055d4:	f893 3082 	ldrb.w	r3, [r3, #130]	@ 0x82
 80055d8:	7dfa      	ldrb	r2, [r7, #23]
 80055da:	429a      	cmp	r2, r3
 80055dc:	d3d9      	bcc.n	8005592 <RingGetNBytes+0x32>
	}
	xRingBuffer->u8available = xRingBuffer->u8available - uCounter;
 80055de:	68fb      	ldr	r3, [r7, #12]
 80055e0:	f893 2082 	ldrb.w	r2, [r3, #130]	@ 0x82
 80055e4:	7dfb      	ldrb	r3, [r7, #23]
 80055e6:	1ad3      	subs	r3, r2, r3
 80055e8:	b2da      	uxtb	r2, r3
 80055ea:	68fb      	ldr	r3, [r7, #12]
 80055ec:	f883 2082 	strb.w	r2, [r3, #130]	@ 0x82
	xRingBuffer->overflow = false;
 80055f0:	68fb      	ldr	r3, [r7, #12]
 80055f2:	2200      	movs	r2, #0
 80055f4:	f883 2083 	strb.w	r2, [r3, #131]	@ 0x83
	RingClear(xRingBuffer);
 80055f8:	68f8      	ldr	r0, [r7, #12]
 80055fa:	f000 f805 	bl	8005608 <RingClear>

	return uCounter;
 80055fe:	7dfb      	ldrb	r3, [r7, #23]
}
 8005600:	4618      	mov	r0, r3
 8005602:	3718      	adds	r7, #24
 8005604:	46bd      	mov	sp, r7
 8005606:	bd80      	pop	{r7, pc}

08005608 <RingClear>:
{
return xRingBuffer->u8available;
}

void RingClear(modbusRingBuffer_t *xRingBuffer)
{
 8005608:	b480      	push	{r7}
 800560a:	b083      	sub	sp, #12
 800560c:	af00      	add	r7, sp, #0
 800560e:	6078      	str	r0, [r7, #4]
xRingBuffer->u8start = 0;
 8005610:	687b      	ldr	r3, [r7, #4]
 8005612:	2200      	movs	r2, #0
 8005614:	f883 2080 	strb.w	r2, [r3, #128]	@ 0x80
xRingBuffer->u8end = 0;
 8005618:	687b      	ldr	r3, [r7, #4]
 800561a:	2200      	movs	r2, #0
 800561c:	f883 2081 	strb.w	r2, [r3, #129]	@ 0x81
xRingBuffer->u8available = 0;
 8005620:	687b      	ldr	r3, [r7, #4]
 8005622:	2200      	movs	r2, #0
 8005624:	f883 2082 	strb.w	r2, [r3, #130]	@ 0x82
xRingBuffer->overflow = false;
 8005628:	687b      	ldr	r3, [r7, #4]
 800562a:	2200      	movs	r2, #0
 800562c:	f883 2083 	strb.w	r2, [r3, #131]	@ 0x83
}
 8005630:	bf00      	nop
 8005632:	370c      	adds	r7, #12
 8005634:	46bd      	mov	sp, r7
 8005636:	bc80      	pop	{r7}
 8005638:	4770      	bx	lr
	...

0800563c <ModbusInit>:
 * of the modbus handler
 *
 * @param modH   modbus handler
 */
void ModbusInit(modbusHandler_t * modH)
{
 800563c:	b580      	push	{r7, lr}
 800563e:	b084      	sub	sp, #16
 8005640:	af02      	add	r7, sp, #8
 8005642:	6078      	str	r0, [r7, #4]

  if (numberHandlers < MAX_M_HANDLERS)
 8005644:	4b45      	ldr	r3, [pc, #276]	@ (800575c <ModbusInit+0x120>)
 8005646:	781b      	ldrb	r3, [r3, #0]
 8005648:	2b01      	cmp	r3, #1
 800564a:	f200 8083 	bhi.w	8005754 <ModbusInit+0x118>
  {

	  //Initialize the ring buffer

	  RingClear(&modH->xBufferRX);
 800564e:	687b      	ldr	r3, [r7, #4]
 8005650:	33c0      	adds	r3, #192	@ 0xc0
 8005652:	4618      	mov	r0, r3
 8005654:	f7ff ffd8 	bl	8005608 <RingClear>

	  if(modH->uModbusType == MB_SLAVE)
 8005658:	687b      	ldr	r3, [r7, #4]
 800565a:	781b      	ldrb	r3, [r3, #0]
 800565c:	2b03      	cmp	r3, #3
 800565e:	d109      	bne.n	8005674 <ModbusInit+0x38>
		  }
		  else{
			  modH->myTaskModbusAHandle = osThreadNew(StartTaskModbusSlave, modH, &myTaskModbusA_attributes);
		  }
#else
		  modH->myTaskModbusAHandle = osThreadNew(StartTaskModbusSlave, modH, &myTaskModbusA_attributes);
 8005660:	4a3f      	ldr	r2, [pc, #252]	@ (8005760 <ModbusInit+0x124>)
 8005662:	6879      	ldr	r1, [r7, #4]
 8005664:	483f      	ldr	r0, [pc, #252]	@ (8005764 <ModbusInit+0x128>)
 8005666:	f001 fd61 	bl	800712c <osThreadNew>
 800566a:	4602      	mov	r2, r0
 800566c:	687b      	ldr	r3, [r7, #4]
 800566e:	f8c3 20b0 	str.w	r2, [r3, #176]	@ 0xb0
 8005672:	e035      	b.n	80056e0 <ModbusInit+0xa4>
#endif


	  }
	  else if (modH->uModbusType == MB_MASTER)
 8005674:	687b      	ldr	r3, [r7, #4]
 8005676:	781b      	ldrb	r3, [r3, #0]
 8005678:	2b04      	cmp	r3, #4
 800567a:	d130      	bne.n	80056de <ModbusInit+0xa2>
		  else
		  {
		     modH->myTaskModbusAHandle = osThreadNew(StartTaskModbusMaster, modH, &myTaskModbusB_attributes);
		  }
#else
		  modH->myTaskModbusAHandle = osThreadNew(StartTaskModbusMaster, modH, &myTaskModbusB_attributes);
 800567c:	4a3a      	ldr	r2, [pc, #232]	@ (8005768 <ModbusInit+0x12c>)
 800567e:	6879      	ldr	r1, [r7, #4]
 8005680:	483a      	ldr	r0, [pc, #232]	@ (800576c <ModbusInit+0x130>)
 8005682:	f001 fd53 	bl	800712c <osThreadNew>
 8005686:	4602      	mov	r2, r0
 8005688:	687b      	ldr	r3, [r7, #4]
 800568a:	f8c3 20b0 	str.w	r2, [r3, #176]	@ 0xb0
#endif



		  modH->xTimerTimeout=xTimerCreate("xTimerTimeout",  // Just a text name, not used by the kernel.
				  	  	modH->u16timeOut ,     		// The timer period in ticks.
 800568e:	687b      	ldr	r3, [r7, #4]
 8005690:	f8b3 30a2 	ldrh.w	r3, [r3, #162]	@ 0xa2
		  modH->xTimerTimeout=xTimerCreate("xTimerTimeout",  // Just a text name, not used by the kernel.
 8005694:	4619      	mov	r1, r3
						pdFALSE,         // The timers will auto-reload themselves when they expire.
						( void * )modH->xTimerTimeout,     // Assign each timer a unique id equal to its array index.
 8005696:	687b      	ldr	r3, [r7, #4]
 8005698:	f8d3 30b8 	ldr.w	r3, [r3, #184]	@ 0xb8
		  modH->xTimerTimeout=xTimerCreate("xTimerTimeout",  // Just a text name, not used by the kernel.
 800569c:	4a34      	ldr	r2, [pc, #208]	@ (8005770 <ModbusInit+0x134>)
 800569e:	9200      	str	r2, [sp, #0]
 80056a0:	2200      	movs	r2, #0
 80056a2:	4834      	ldr	r0, [pc, #208]	@ (8005774 <ModbusInit+0x138>)
 80056a4:	f004 fb2e 	bl	8009d04 <xTimerCreate>
 80056a8:	4602      	mov	r2, r0
 80056aa:	687b      	ldr	r3, [r7, #4]
 80056ac:	f8c3 20b8 	str.w	r2, [r3, #184]	@ 0xb8
						(TimerCallbackFunction_t) vTimerCallbackTimeout  // Each timer calls the same callback when it expires.
                  	  	);

		  if(modH->xTimerTimeout == NULL)
 80056b0:	687b      	ldr	r3, [r7, #4]
 80056b2:	f8d3 30b8 	ldr.w	r3, [r3, #184]	@ 0xb8
 80056b6:	2b00      	cmp	r3, #0
 80056b8:	d101      	bne.n	80056be <ModbusInit+0x82>
		  {
			  while(1); //error creating timer, check heap and stack size
 80056ba:	bf00      	nop
 80056bc:	e7fd      	b.n	80056ba <ModbusInit+0x7e>
		  }


		  modH->QueueTelegramHandle = osMessageQueueNew (MAX_TELEGRAMS, sizeof(modbus_t), &QueueTelegram_attributes);
 80056be:	4a2e      	ldr	r2, [pc, #184]	@ (8005778 <ModbusInit+0x13c>)
 80056c0:	2110      	movs	r1, #16
 80056c2:	2002      	movs	r0, #2
 80056c4:	f001 ff0a 	bl	80074dc <osMessageQueueNew>
 80056c8:	4602      	mov	r2, r0
 80056ca:	687b      	ldr	r3, [r7, #4]
 80056cc:	f8c3 20ac 	str.w	r2, [r3, #172]	@ 0xac

		  if(modH->QueueTelegramHandle == NULL)
 80056d0:	687b      	ldr	r3, [r7, #4]
 80056d2:	f8d3 30ac 	ldr.w	r3, [r3, #172]	@ 0xac
 80056d6:	2b00      	cmp	r3, #0
 80056d8:	d102      	bne.n	80056e0 <ModbusInit+0xa4>
		  {
			  while(1); //error creating queue for telegrams, check heap and stack size
 80056da:	bf00      	nop
 80056dc:	e7fd      	b.n	80056da <ModbusInit+0x9e>
		  }

	  }
	  else
	  {
		  while(1); //Error Modbus type not supported choose a valid Type
 80056de:	e7fe      	b.n	80056de <ModbusInit+0xa2>
	  }

	  if  (modH->myTaskModbusAHandle == NULL)
 80056e0:	687b      	ldr	r3, [r7, #4]
 80056e2:	f8d3 30b0 	ldr.w	r3, [r3, #176]	@ 0xb0
 80056e6:	2b00      	cmp	r3, #0
 80056e8:	d101      	bne.n	80056ee <ModbusInit+0xb2>
	  {
		  while(1); //Error creating Modbus task, check heap and stack size
 80056ea:	bf00      	nop
 80056ec:	e7fd      	b.n	80056ea <ModbusInit+0xae>


	  modH->xTimerT35 = xTimerCreate("TimerT35",         // Just a text name, not used by the kernel.
		  	  	  	  	  	  	  	T35 ,     // The timer period in ticks.
                                    pdFALSE,         // The timers will auto-reload themselves when they expire.
									( void * )modH->xTimerT35,     // Assign each timer a unique id equal to its array index.
 80056ee:	687b      	ldr	r3, [r7, #4]
 80056f0:	f8d3 30b4 	ldr.w	r3, [r3, #180]	@ 0xb4
	  modH->xTimerT35 = xTimerCreate("TimerT35",         // Just a text name, not used by the kernel.
 80056f4:	4a21      	ldr	r2, [pc, #132]	@ (800577c <ModbusInit+0x140>)
 80056f6:	9200      	str	r2, [sp, #0]
 80056f8:	2200      	movs	r2, #0
 80056fa:	2105      	movs	r1, #5
 80056fc:	4820      	ldr	r0, [pc, #128]	@ (8005780 <ModbusInit+0x144>)
 80056fe:	f004 fb01 	bl	8009d04 <xTimerCreate>
 8005702:	4602      	mov	r2, r0
 8005704:	687b      	ldr	r3, [r7, #4]
 8005706:	f8c3 20b4 	str.w	r2, [r3, #180]	@ 0xb4
                                    (TimerCallbackFunction_t) vTimerCallbackT35     // Each timer calls the same callback when it expires.
                                    );
	  if (modH->xTimerT35 == NULL)
 800570a:	687b      	ldr	r3, [r7, #4]
 800570c:	f8d3 30b4 	ldr.w	r3, [r3, #180]	@ 0xb4
 8005710:	2b00      	cmp	r3, #0
 8005712:	d101      	bne.n	8005718 <ModbusInit+0xdc>
	  {
		  while(1); //Error creating the timer, check heap and stack size
 8005714:	bf00      	nop
 8005716:	e7fd      	b.n	8005714 <ModbusInit+0xd8>
	  }


	  modH->ModBusSphrHandle = osSemaphoreNew(1, 1, &ModBusSphr_attributes);
 8005718:	4a1a      	ldr	r2, [pc, #104]	@ (8005784 <ModbusInit+0x148>)
 800571a:	2101      	movs	r1, #1
 800571c:	2001      	movs	r0, #1
 800571e:	f001 fdbd 	bl	800729c <osSemaphoreNew>
 8005722:	4602      	mov	r2, r0
 8005724:	687b      	ldr	r3, [r7, #4]
 8005726:	f8c3 20bc 	str.w	r2, [r3, #188]	@ 0xbc

	  if(modH->ModBusSphrHandle == NULL)
 800572a:	687b      	ldr	r3, [r7, #4]
 800572c:	f8d3 30bc 	ldr.w	r3, [r3, #188]	@ 0xbc
 8005730:	2b00      	cmp	r3, #0
 8005732:	d101      	bne.n	8005738 <ModbusInit+0xfc>
	  {
		  while(1); //Error creating the semaphore, check heap and stack size
 8005734:	bf00      	nop
 8005736:	e7fd      	b.n	8005734 <ModbusInit+0xf8>
	  }

	  mHandlers[numberHandlers] = modH;
 8005738:	4b08      	ldr	r3, [pc, #32]	@ (800575c <ModbusInit+0x120>)
 800573a:	781b      	ldrb	r3, [r3, #0]
 800573c:	4619      	mov	r1, r3
 800573e:	4a12      	ldr	r2, [pc, #72]	@ (8005788 <ModbusInit+0x14c>)
 8005740:	687b      	ldr	r3, [r7, #4]
 8005742:	f842 3021 	str.w	r3, [r2, r1, lsl #2]
	  numberHandlers++;
 8005746:	4b05      	ldr	r3, [pc, #20]	@ (800575c <ModbusInit+0x120>)
 8005748:	781b      	ldrb	r3, [r3, #0]
 800574a:	3301      	adds	r3, #1
 800574c:	b2da      	uxtb	r2, r3
 800574e:	4b03      	ldr	r3, [pc, #12]	@ (800575c <ModbusInit+0x120>)
 8005750:	701a      	strb	r2, [r3, #0]
  else
  {
	  while(1); //error no more Modbus handlers supported
  }

}
 8005752:	e000      	b.n	8005756 <ModbusInit+0x11a>
	  while(1); //error no more Modbus handlers supported
 8005754:	e7fe      	b.n	8005754 <ModbusInit+0x118>
}
 8005756:	3708      	adds	r7, #8
 8005758:	46bd      	mov	sp, r7
 800575a:	bd80      	pop	{r7, pc}
 800575c:	20000d04 	.word	0x20000d04
 8005760:	0800afac 	.word	0x0800afac
 8005764:	080059b1 	.word	0x080059b1
 8005768:	0800afd0 	.word	0x0800afd0
 800576c:	08005ea9 	.word	0x08005ea9
 8005770:	08005955 	.word	0x08005955
 8005774:	0800ae98 	.word	0x0800ae98
 8005778:	0800af94 	.word	0x0800af94
 800577c:	080058d1 	.word	0x080058d1
 8005780:	0800aea8 	.word	0x0800aea8
 8005784:	0800aff4 	.word	0x0800aff4
 8005788:	20000cfc 	.word	0x20000cfc

0800578c <ModbusStart>:
 * ModbusRtu's own begin() functions.)
 *
 * @ingroup setup
 */
void ModbusStart(modbusHandler_t * modH)
{
 800578c:	b580      	push	{r7, lr}
 800578e:	b082      	sub	sp, #8
 8005790:	af00      	add	r7, sp, #0
 8005792:	6078      	str	r0, [r7, #4]

	if(modH->xTypeHW != USART_HW && modH->xTypeHW != TCP_HW && modH->xTypeHW != USB_CDC_HW  && modH->xTypeHW != USART_HW_DMA )
 8005794:	687b      	ldr	r3, [r7, #4]
 8005796:	f893 3144 	ldrb.w	r3, [r3, #324]	@ 0x144
 800579a:	2b01      	cmp	r3, #1
 800579c:	d010      	beq.n	80057c0 <ModbusStart+0x34>
 800579e:	687b      	ldr	r3, [r7, #4]
 80057a0:	f893 3144 	ldrb.w	r3, [r3, #324]	@ 0x144
 80057a4:	2b03      	cmp	r3, #3
 80057a6:	d00b      	beq.n	80057c0 <ModbusStart+0x34>
 80057a8:	687b      	ldr	r3, [r7, #4]
 80057aa:	f893 3144 	ldrb.w	r3, [r3, #324]	@ 0x144
 80057ae:	2b02      	cmp	r3, #2
 80057b0:	d006      	beq.n	80057c0 <ModbusStart+0x34>
 80057b2:	687b      	ldr	r3, [r7, #4]
 80057b4:	f893 3144 	ldrb.w	r3, [r3, #324]	@ 0x144
 80057b8:	2b04      	cmp	r3, #4
 80057ba:	d001      	beq.n	80057c0 <ModbusStart+0x34>
	{

		while(1); //ERROR select the type of hardware
 80057bc:	bf00      	nop
 80057be:	e7fd      	b.n	80057bc <ModbusStart+0x30>
		while(1); //ERROR To use USART_HW_DMA you need to enable it in the ModbusConfig.h file
	}



	if (modH->xTypeHW == USART_HW || modH->xTypeHW ==  USART_HW_DMA )
 80057c0:	687b      	ldr	r3, [r7, #4]
 80057c2:	f893 3144 	ldrb.w	r3, [r3, #324]	@ 0x144
 80057c6:	2b01      	cmp	r3, #1
 80057c8:	d004      	beq.n	80057d4 <ModbusStart+0x48>
 80057ca:	687b      	ldr	r3, [r7, #4]
 80057cc:	f893 3144 	ldrb.w	r3, [r3, #324]	@ 0x144
 80057d0:	2b04      	cmp	r3, #4
 80057d2:	d15f      	bne.n	8005894 <ModbusStart+0x108>
	{

	      if (modH->EN_Port != NULL )
 80057d4:	687b      	ldr	r3, [r7, #4]
 80057d6:	68db      	ldr	r3, [r3, #12]
 80057d8:	2b00      	cmp	r3, #0
 80057da:	d007      	beq.n	80057ec <ModbusStart+0x60>
          {
              // return RS485 transceiver to receive mode
          	HAL_GPIO_WritePin(modH->EN_Port, modH->EN_Pin, GPIO_PIN_RESET);
 80057dc:	687b      	ldr	r3, [r7, #4]
 80057de:	68d8      	ldr	r0, [r3, #12]
 80057e0:	687b      	ldr	r3, [r7, #4]
 80057e2:	8a1b      	ldrh	r3, [r3, #16]
 80057e4:	2200      	movs	r2, #0
 80057e6:	4619      	mov	r1, r3
 80057e8:	f7fc ff9d 	bl	8002726 <HAL_GPIO_WritePin>
          }

          if (modH->uModbusType == MB_SLAVE &&  modH->u16regs == NULL )
 80057ec:	687b      	ldr	r3, [r7, #4]
 80057ee:	781b      	ldrb	r3, [r3, #0]
 80057f0:	2b03      	cmp	r3, #3
 80057f2:	d106      	bne.n	8005802 <ModbusStart+0x76>
 80057f4:	687b      	ldr	r3, [r7, #4]
 80057f6:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 80057fa:	2b00      	cmp	r3, #0
 80057fc:	d101      	bne.n	8005802 <ModbusStart+0x76>
          {
          	while(1); //ERROR define the DATA pointer shared through Modbus
 80057fe:	bf00      	nop
 8005800:	e7fd      	b.n	80057fe <ModbusStart+0x72>
          }

          //check that port is initialized
          while (HAL_UART_GetState(modH->port) != HAL_UART_STATE_READY)
 8005802:	bf00      	nop
 8005804:	687b      	ldr	r3, [r7, #4]
 8005806:	685b      	ldr	r3, [r3, #4]
 8005808:	4618      	mov	r0, r3
 800580a:	f7fe fdd8 	bl	80043be <HAL_UART_GetState>
 800580e:	4603      	mov	r3, r0
 8005810:	2b20      	cmp	r3, #32
 8005812:	d1f7      	bne.n	8005804 <ModbusStart+0x78>
          {

          }

#if ENABLE_USART_DMA ==1
          if( modH->xTypeHW == USART_HW_DMA )
 8005814:	687b      	ldr	r3, [r7, #4]
 8005816:	f893 3144 	ldrb.w	r3, [r3, #324]	@ 0x144
 800581a:	2b04      	cmp	r3, #4
 800581c:	d119      	bne.n	8005852 <ModbusStart+0xc6>
          {


        	  if(HAL_UARTEx_ReceiveToIdle_DMA(modH->port, modH->xBufferRX.uxBuffer, MAX_BUFFER ) != HAL_OK)
 800581e:	687b      	ldr	r3, [r7, #4]
 8005820:	6858      	ldr	r0, [r3, #4]
 8005822:	687b      	ldr	r3, [r7, #4]
 8005824:	33c0      	adds	r3, #192	@ 0xc0
 8005826:	2280      	movs	r2, #128	@ 0x80
 8005828:	4619      	mov	r1, r3
 800582a:	f7fe f9aa 	bl	8003b82 <HAL_UARTEx_ReceiveToIdle_DMA>
 800582e:	4603      	mov	r3, r0
 8005830:	2b00      	cmp	r3, #0
 8005832:	d001      	beq.n	8005838 <ModbusStart+0xac>
        	   {
        	         while(1)
 8005834:	bf00      	nop
 8005836:	e7fd      	b.n	8005834 <ModbusStart+0xa8>
        	         {
        	                    	  //error in your initialization code
        	         }
        	   }
        	  __HAL_DMA_DISABLE_IT(modH->port->hdmarx, DMA_IT_HT); // we don't need half-transfer interrupt
 8005838:	687b      	ldr	r3, [r7, #4]
 800583a:	685b      	ldr	r3, [r3, #4]
 800583c:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800583e:	681b      	ldr	r3, [r3, #0]
 8005840:	681a      	ldr	r2, [r3, #0]
 8005842:	687b      	ldr	r3, [r7, #4]
 8005844:	685b      	ldr	r3, [r3, #4]
 8005846:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8005848:	681b      	ldr	r3, [r3, #0]
 800584a:	f022 0204 	bic.w	r2, r2, #4
 800584e:	601a      	str	r2, [r3, #0]
 8005850:	e00c      	b.n	800586c <ModbusStart+0xe0>

          }
          else{

        	  // Receive data from serial port for Modbus using interrupt
        	  if(HAL_UART_Receive_IT(modH->port, &modH->dataRX, 1) != HAL_OK)
 8005852:	687b      	ldr	r3, [r7, #4]
 8005854:	6858      	ldr	r0, [r3, #4]
 8005856:	687b      	ldr	r3, [r7, #4]
 8005858:	33a6      	adds	r3, #166	@ 0xa6
 800585a:	2201      	movs	r2, #1
 800585c:	4619      	mov	r1, r3
 800585e:	f7fe f87c 	bl	800395a <HAL_UART_Receive_IT>
 8005862:	4603      	mov	r3, r0
 8005864:	2b00      	cmp	r3, #0
 8005866:	d001      	beq.n	800586c <ModbusStart+0xe0>
        	  {
        	           while(1)
 8005868:	bf00      	nop
 800586a:	e7fd      	b.n	8005868 <ModbusStart+0xdc>
                 }
          }

#endif

          if(modH->u8id !=0 && modH->uModbusType == MB_MASTER )
 800586c:	687b      	ldr	r3, [r7, #4]
 800586e:	7a1b      	ldrb	r3, [r3, #8]
 8005870:	2b00      	cmp	r3, #0
 8005872:	d005      	beq.n	8005880 <ModbusStart+0xf4>
 8005874:	687b      	ldr	r3, [r7, #4]
 8005876:	781b      	ldrb	r3, [r3, #0]
 8005878:	2b04      	cmp	r3, #4
 800587a:	d101      	bne.n	8005880 <ModbusStart+0xf4>
          {
        	  while(1)
 800587c:	bf00      	nop
 800587e:	e7fd      	b.n	800587c <ModbusStart+0xf0>
        	     	  //error Master ID must be zero
        	  }

          }

          if(modH->u8id ==0 && modH->uModbusType == MB_SLAVE )
 8005880:	687b      	ldr	r3, [r7, #4]
 8005882:	7a1b      	ldrb	r3, [r3, #8]
 8005884:	2b00      	cmp	r3, #0
 8005886:	d105      	bne.n	8005894 <ModbusStart+0x108>
 8005888:	687b      	ldr	r3, [r7, #4]
 800588a:	781b      	ldrb	r3, [r3, #0]
 800588c:	2b03      	cmp	r3, #3
 800588e:	d101      	bne.n	8005894 <ModbusStart+0x108>
          {
             	  while(1)
 8005890:	bf00      	nop
 8005892:	e7fd      	b.n	8005890 <ModbusStart+0x104>


#endif


    modH->u8lastRec = modH->u8BufferSize = 0;
 8005894:	687b      	ldr	r3, [r7, #4]
 8005896:	2200      	movs	r2, #0
 8005898:	f883 2093 	strb.w	r2, [r3, #147]	@ 0x93
 800589c:	687b      	ldr	r3, [r7, #4]
 800589e:	f893 2093 	ldrb.w	r2, [r3, #147]	@ 0x93
 80058a2:	687b      	ldr	r3, [r7, #4]
 80058a4:	f883 2094 	strb.w	r2, [r3, #148]	@ 0x94
    modH->u16InCnt = modH->u16OutCnt = modH->u16errCnt = 0;
 80058a8:	687b      	ldr	r3, [r7, #4]
 80058aa:	2200      	movs	r2, #0
 80058ac:	f8a3 20a0 	strh.w	r2, [r3, #160]	@ 0xa0
 80058b0:	687b      	ldr	r3, [r7, #4]
 80058b2:	f8b3 20a0 	ldrh.w	r2, [r3, #160]	@ 0xa0
 80058b6:	687b      	ldr	r3, [r7, #4]
 80058b8:	f8a3 209e 	strh.w	r2, [r3, #158]	@ 0x9e
 80058bc:	687b      	ldr	r3, [r7, #4]
 80058be:	f8b3 209e 	ldrh.w	r2, [r3, #158]	@ 0x9e
 80058c2:	687b      	ldr	r3, [r7, #4]
 80058c4:	f8a3 209c 	strh.w	r2, [r3, #156]	@ 0x9c

}
 80058c8:	bf00      	nop
 80058ca:	3708      	adds	r7, #8
 80058cc:	46bd      	mov	sp, r7
 80058ce:	bd80      	pop	{r7, pc}

080058d0 <vTimerCallbackT35>:
}
#endif


void vTimerCallbackT35(TimerHandle_t *pxTimer)
{
 80058d0:	b580      	push	{r7, lr}
 80058d2:	b086      	sub	sp, #24
 80058d4:	af02      	add	r7, sp, #8
 80058d6:	6078      	str	r0, [r7, #4]
	//Notify that a stream has just arrived
	int i;
	//TimerHandle_t aux;
	for(i = 0; i < numberHandlers; i++)
 80058d8:	2300      	movs	r3, #0
 80058da:	60fb      	str	r3, [r7, #12]
 80058dc:	e02a      	b.n	8005934 <vTimerCallbackT35+0x64>
	{

		if( (TimerHandle_t *)mHandlers[i]->xTimerT35 ==  pxTimer ){
 80058de:	4a1b      	ldr	r2, [pc, #108]	@ (800594c <vTimerCallbackT35+0x7c>)
 80058e0:	68fb      	ldr	r3, [r7, #12]
 80058e2:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80058e6:	f8d3 30b4 	ldr.w	r3, [r3, #180]	@ 0xb4
 80058ea:	687a      	ldr	r2, [r7, #4]
 80058ec:	429a      	cmp	r2, r3
 80058ee:	d11e      	bne.n	800592e <vTimerCallbackT35+0x5e>
			if(mHandlers[i]->uModbusType == MB_MASTER)
 80058f0:	4a16      	ldr	r2, [pc, #88]	@ (800594c <vTimerCallbackT35+0x7c>)
 80058f2:	68fb      	ldr	r3, [r7, #12]
 80058f4:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80058f8:	781b      	ldrb	r3, [r3, #0]
 80058fa:	2b04      	cmp	r3, #4
 80058fc:	d10c      	bne.n	8005918 <vTimerCallbackT35+0x48>
			{
				xTimerStop(mHandlers[i]->xTimerTimeout,0);
 80058fe:	4a13      	ldr	r2, [pc, #76]	@ (800594c <vTimerCallbackT35+0x7c>)
 8005900:	68fb      	ldr	r3, [r7, #12]
 8005902:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8005906:	f8d3 00b8 	ldr.w	r0, [r3, #184]	@ 0xb8
 800590a:	2300      	movs	r3, #0
 800590c:	9300      	str	r3, [sp, #0]
 800590e:	2300      	movs	r3, #0
 8005910:	2200      	movs	r2, #0
 8005912:	2103      	movs	r1, #3
 8005914:	f004 fa54 	bl	8009dc0 <xTimerGenericCommand>
			}
			xTaskNotify(mHandlers[i]->myTaskModbusAHandle, 0, eSetValueWithOverwrite);
 8005918:	4a0c      	ldr	r2, [pc, #48]	@ (800594c <vTimerCallbackT35+0x7c>)
 800591a:	68fb      	ldr	r3, [r7, #12]
 800591c:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8005920:	f8d3 00b0 	ldr.w	r0, [r3, #176]	@ 0xb0
 8005924:	2300      	movs	r3, #0
 8005926:	2203      	movs	r2, #3
 8005928:	2100      	movs	r1, #0
 800592a:	f003 ffa5 	bl	8009878 <xTaskGenericNotify>
	for(i = 0; i < numberHandlers; i++)
 800592e:	68fb      	ldr	r3, [r7, #12]
 8005930:	3301      	adds	r3, #1
 8005932:	60fb      	str	r3, [r7, #12]
 8005934:	4b06      	ldr	r3, [pc, #24]	@ (8005950 <vTimerCallbackT35+0x80>)
 8005936:	781b      	ldrb	r3, [r3, #0]
 8005938:	461a      	mov	r2, r3
 800593a:	68fb      	ldr	r3, [r7, #12]
 800593c:	4293      	cmp	r3, r2
 800593e:	dbce      	blt.n	80058de <vTimerCallbackT35+0xe>
		}

	}
}
 8005940:	bf00      	nop
 8005942:	bf00      	nop
 8005944:	3710      	adds	r7, #16
 8005946:	46bd      	mov	sp, r7
 8005948:	bd80      	pop	{r7, pc}
 800594a:	bf00      	nop
 800594c:	20000cfc 	.word	0x20000cfc
 8005950:	20000d04 	.word	0x20000d04

08005954 <vTimerCallbackTimeout>:

void vTimerCallbackTimeout(TimerHandle_t *pxTimer)
{
 8005954:	b580      	push	{r7, lr}
 8005956:	b084      	sub	sp, #16
 8005958:	af00      	add	r7, sp, #0
 800595a:	6078      	str	r0, [r7, #4]
	//Notify that a stream has just arrived
	int i;
	//TimerHandle_t aux;
	for(i = 0; i < numberHandlers; i++)
 800595c:	2300      	movs	r3, #0
 800595e:	60fb      	str	r3, [r7, #12]
 8005960:	e016      	b.n	8005990 <vTimerCallbackTimeout+0x3c>
	{

		if( (TimerHandle_t *)mHandlers[i]->xTimerTimeout ==  pxTimer ){
 8005962:	4a11      	ldr	r2, [pc, #68]	@ (80059a8 <vTimerCallbackTimeout+0x54>)
 8005964:	68fb      	ldr	r3, [r7, #12]
 8005966:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800596a:	f8d3 30b8 	ldr.w	r3, [r3, #184]	@ 0xb8
 800596e:	687a      	ldr	r2, [r7, #4]
 8005970:	429a      	cmp	r2, r3
 8005972:	d10a      	bne.n	800598a <vTimerCallbackTimeout+0x36>
				xTaskNotify(mHandlers[i]->myTaskModbusAHandle, ERR_TIME_OUT, eSetValueWithOverwrite);
 8005974:	4a0c      	ldr	r2, [pc, #48]	@ (80059a8 <vTimerCallbackTimeout+0x54>)
 8005976:	68fb      	ldr	r3, [r7, #12]
 8005978:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800597c:	f8d3 00b0 	ldr.w	r0, [r3, #176]	@ 0xb0
 8005980:	2300      	movs	r3, #0
 8005982:	2203      	movs	r2, #3
 8005984:	2111      	movs	r1, #17
 8005986:	f003 ff77 	bl	8009878 <xTaskGenericNotify>
	for(i = 0; i < numberHandlers; i++)
 800598a:	68fb      	ldr	r3, [r7, #12]
 800598c:	3301      	adds	r3, #1
 800598e:	60fb      	str	r3, [r7, #12]
 8005990:	4b06      	ldr	r3, [pc, #24]	@ (80059ac <vTimerCallbackTimeout+0x58>)
 8005992:	781b      	ldrb	r3, [r3, #0]
 8005994:	461a      	mov	r2, r3
 8005996:	68fb      	ldr	r3, [r7, #12]
 8005998:	4293      	cmp	r3, r2
 800599a:	dbe2      	blt.n	8005962 <vTimerCallbackTimeout+0xe>
		}

	}

}
 800599c:	bf00      	nop
 800599e:	bf00      	nop
 80059a0:	3710      	adds	r7, #16
 80059a2:	46bd      	mov	sp, r7
 80059a4:	bd80      	pop	{r7, pc}
 80059a6:	bf00      	nop
 80059a8:	20000cfc 	.word	0x20000cfc
 80059ac:	20000d04 	.word	0x20000d04

080059b0 <StartTaskModbusSlave>:
#endif



void StartTaskModbusSlave(void *argument)
{
 80059b0:	b580      	push	{r7, lr}
 80059b2:	b084      	sub	sp, #16
 80059b4:	af00      	add	r7, sp, #0
 80059b6:	6078      	str	r0, [r7, #4]

  modbusHandler_t *modH =  (modbusHandler_t *)argument;
 80059b8:	687b      	ldr	r3, [r7, #4]
 80059ba:	60fb      	str	r3, [r7, #12]
#endif

  for(;;)
  {

	modH->i8lastError = 0;
 80059bc:	68fb      	ldr	r3, [r7, #12]
 80059be:	2200      	movs	r2, #0
 80059c0:	749a      	strb	r2, [r3, #18]

	  }
#endif


   if(modH->xTypeHW == USART_HW || modH->xTypeHW == USART_HW_DMA)
 80059c2:	68fb      	ldr	r3, [r7, #12]
 80059c4:	f893 3144 	ldrb.w	r3, [r3, #324]	@ 0x144
 80059c8:	2b01      	cmp	r3, #1
 80059ca:	d004      	beq.n	80059d6 <StartTaskModbusSlave+0x26>
 80059cc:	68fb      	ldr	r3, [r7, #12]
 80059ce:	f893 3144 	ldrb.w	r3, [r3, #324]	@ 0x144
 80059d2:	2b04      	cmp	r3, #4
 80059d4:	d116      	bne.n	8005a04 <StartTaskModbusSlave+0x54>
   {

	  ulTaskNotifyTake(pdTRUE, portMAX_DELAY); /* Block until a Modbus Frame arrives */
 80059d6:	f04f 31ff 	mov.w	r1, #4294967295
 80059da:	2001      	movs	r0, #1
 80059dc:	f003 ff00 	bl	80097e0 <ulTaskNotifyTake>

	  if (getRxBuffer(modH) == ERR_BUFF_OVERFLOW)
 80059e0:	68f8      	ldr	r0, [r7, #12]
 80059e2:	f000 fc41 	bl	8006268 <getRxBuffer>
 80059e6:	4603      	mov	r3, r0
 80059e8:	2b0c      	cmp	r3, #12
 80059ea:	d10b      	bne.n	8005a04 <StartTaskModbusSlave+0x54>
	  {
	      modH->i8lastError = ERR_BUFF_OVERFLOW;
 80059ec:	68fb      	ldr	r3, [r7, #12]
 80059ee:	220c      	movs	r2, #12
 80059f0:	749a      	strb	r2, [r3, #18]
	   	  modH->u16errCnt++;
 80059f2:	68fb      	ldr	r3, [r7, #12]
 80059f4:	f8b3 30a0 	ldrh.w	r3, [r3, #160]	@ 0xa0
 80059f8:	3301      	adds	r3, #1
 80059fa:	b29a      	uxth	r2, r3
 80059fc:	68fb      	ldr	r3, [r7, #12]
 80059fe:	f8a3 20a0 	strh.w	r2, [r3, #160]	@ 0xa0
		  continue;
 8005a02:	e0c2      	b.n	8005b8a <StartTaskModbusSlave+0x1da>
	  }

   }

   if (modH->u8BufferSize < 7)
 8005a04:	68fb      	ldr	r3, [r7, #12]
 8005a06:	f893 3093 	ldrb.w	r3, [r3, #147]	@ 0x93
 8005a0a:	2b06      	cmp	r3, #6
 8005a0c:	d80b      	bhi.n	8005a26 <StartTaskModbusSlave+0x76>
   {
      //The size of the frame is invalid
      modH->i8lastError = ERR_BAD_SIZE;
 8005a0e:	68fb      	ldr	r3, [r7, #12]
 8005a10:	220f      	movs	r2, #15
 8005a12:	749a      	strb	r2, [r3, #18]
      modH->u16errCnt++;
 8005a14:	68fb      	ldr	r3, [r7, #12]
 8005a16:	f8b3 30a0 	ldrh.w	r3, [r3, #160]	@ 0xa0
 8005a1a:	3301      	adds	r3, #1
 8005a1c:	b29a      	uxth	r2, r3
 8005a1e:	68fb      	ldr	r3, [r7, #12]
 8005a20:	f8a3 20a0 	strh.w	r2, [r3, #160]	@ 0xa0

	  continue;
 8005a24:	e0b1      	b.n	8005b8a <StartTaskModbusSlave+0x1da>
    }

    //check broadcast mode
    modH->u8AddressMode = ADDRESS_NORMAL;
 8005a26:	68fb      	ldr	r3, [r7, #12]
 8005a28:	2201      	movs	r2, #1
 8005a2a:	f883 20a8 	strb.w	r2, [r3, #168]	@ 0xa8
    if (modH->u8Buffer[ID] == ADDRESS_BROADCAST)
 8005a2e:	68fb      	ldr	r3, [r7, #12]
 8005a30:	7cdb      	ldrb	r3, [r3, #19]
 8005a32:	2b00      	cmp	r3, #0
 8005a34:	d103      	bne.n	8005a3e <StartTaskModbusSlave+0x8e>
    {
        modH->u8AddressMode = ADDRESS_BROADCAST;
 8005a36:	68fb      	ldr	r3, [r7, #12]
 8005a38:	2200      	movs	r2, #0
 8005a3a:	f883 20a8 	strb.w	r2, [r3, #168]	@ 0xa8
    }

   // check slave id
    if ( modH->u8Buffer[ID] !=  modH->u8id && modH->u8AddressMode != ADDRESS_BROADCAST)
 8005a3e:	68fb      	ldr	r3, [r7, #12]
 8005a40:	7cda      	ldrb	r2, [r3, #19]
 8005a42:	68fb      	ldr	r3, [r7, #12]
 8005a44:	7a1b      	ldrb	r3, [r3, #8]
 8005a46:	429a      	cmp	r2, r3
 8005a48:	d005      	beq.n	8005a56 <StartTaskModbusSlave+0xa6>
 8005a4a:	68fb      	ldr	r3, [r7, #12]
 8005a4c:	f893 30a8 	ldrb.w	r3, [r3, #168]	@ 0xa8
 8005a50:	2b00      	cmp	r3, #0
 8005a52:	f040 8099 	bne.w	8005b88 <StartTaskModbusSlave+0x1d8>
    	}
#endif
	 }

	  // validate message: CRC, FCT, address and size
    uint8_t u8exception = validateRequest(modH);
 8005a56:	68f8      	ldr	r0, [r7, #12]
 8005a58:	f000 fc4e 	bl	80062f8 <validateRequest>
 8005a5c:	4603      	mov	r3, r0
 8005a5e:	72fb      	strb	r3, [r7, #11]
	if (u8exception > 0)
 8005a60:	7afb      	ldrb	r3, [r7, #11]
 8005a62:	2b00      	cmp	r3, #0
 8005a64:	d00e      	beq.n	8005a84 <StartTaskModbusSlave+0xd4>
	{
	    if (u8exception != ERR_TIME_OUT)
 8005a66:	7afb      	ldrb	r3, [r7, #11]
 8005a68:	2b11      	cmp	r3, #17
 8005a6a:	d007      	beq.n	8005a7c <StartTaskModbusSlave+0xcc>
		{
		    buildException( u8exception, modH);
 8005a6c:	7afb      	ldrb	r3, [r7, #11]
 8005a6e:	68f9      	ldr	r1, [r7, #12]
 8005a70:	4618      	mov	r0, r3
 8005a72:	f000 fde3 	bl	800663c <buildException>
			sendTxBuffer(modH);
 8005a76:	68f8      	ldr	r0, [r7, #12]
 8005a78:	f000 fdfe 	bl	8006678 <sendTxBuffer>
		}
		modH->i8lastError = u8exception;
 8005a7c:	68fb      	ldr	r3, [r7, #12]
 8005a7e:	7afa      	ldrb	r2, [r7, #11]
 8005a80:	749a      	strb	r2, [r3, #18]
		//return u8exception

		continue;
 8005a82:	e082      	b.n	8005b8a <StartTaskModbusSlave+0x1da>
	 }

	 modH->i8lastError = 0;
 8005a84:	68fb      	ldr	r3, [r7, #12]
 8005a86:	2200      	movs	r2, #0
 8005a88:	749a      	strb	r2, [r3, #18]
	xSemaphoreTake(modH->ModBusSphrHandle , portMAX_DELAY); //before processing the message get the semaphore
 8005a8a:	68fb      	ldr	r3, [r7, #12]
 8005a8c:	f8d3 30bc 	ldr.w	r3, [r3, #188]	@ 0xbc
 8005a90:	f04f 31ff 	mov.w	r1, #4294967295
 8005a94:	4618      	mov	r0, r3
 8005a96:	f002 fb3d 	bl	8008114 <xQueueSemaphoreTake>

	 // process message
	 switch(modH->u8Buffer[ FUNC ] )
 8005a9a:	68fb      	ldr	r3, [r7, #12]
 8005a9c:	7d1b      	ldrb	r3, [r3, #20]
 8005a9e:	3b01      	subs	r3, #1
 8005aa0:	2b0f      	cmp	r3, #15
 8005aa2:	d863      	bhi.n	8005b6c <StartTaskModbusSlave+0x1bc>
 8005aa4:	a201      	add	r2, pc, #4	@ (adr r2, 8005aac <StartTaskModbusSlave+0xfc>)
 8005aa6:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8005aaa:	bf00      	nop
 8005aac:	08005aed 	.word	0x08005aed
 8005ab0:	08005aed 	.word	0x08005aed
 8005ab4:	08005b09 	.word	0x08005b09
 8005ab8:	08005b09 	.word	0x08005b09
 8005abc:	08005b25 	.word	0x08005b25
 8005ac0:	08005b37 	.word	0x08005b37
 8005ac4:	08005b6d 	.word	0x08005b6d
 8005ac8:	08005b6d 	.word	0x08005b6d
 8005acc:	08005b6d 	.word	0x08005b6d
 8005ad0:	08005b6d 	.word	0x08005b6d
 8005ad4:	08005b6d 	.word	0x08005b6d
 8005ad8:	08005b6d 	.word	0x08005b6d
 8005adc:	08005b6d 	.word	0x08005b6d
 8005ae0:	08005b6d 	.word	0x08005b6d
 8005ae4:	08005b49 	.word	0x08005b49
 8005ae8:	08005b5b 	.word	0x08005b5b
	 {
		case MB_FC_READ_COILS:
		case MB_FC_READ_DISCRETE_INPUT:
			if (modH->u8AddressMode == ADDRESS_BROADCAST)
 8005aec:	68fb      	ldr	r3, [r7, #12]
 8005aee:	f893 30a8 	ldrb.w	r3, [r3, #168]	@ 0xa8
 8005af2:	2b00      	cmp	r3, #0
 8005af4:	d03c      	beq.n	8005b70 <StartTaskModbusSlave+0x1c0>
			{
				/* broadcast mode should ignore read function */
				break;
			}
			modH->i8state = process_FC1(modH);
 8005af6:	68f8      	ldr	r0, [r7, #12]
 8005af8:	f000 fe73 	bl	80067e2 <process_FC1>
 8005afc:	4603      	mov	r3, r0
 8005afe:	461a      	mov	r2, r3
 8005b00:	68fb      	ldr	r3, [r7, #12]
 8005b02:	f883 20a7 	strb.w	r2, [r3, #167]	@ 0xa7
			break;
 8005b06:	e036      	b.n	8005b76 <StartTaskModbusSlave+0x1c6>
		case MB_FC_READ_INPUT_REGISTER:
		case MB_FC_READ_REGISTERS :
			if (modH->u8AddressMode == ADDRESS_BROADCAST)
 8005b08:	68fb      	ldr	r3, [r7, #12]
 8005b0a:	f893 30a8 	ldrb.w	r3, [r3, #168]	@ 0xa8
 8005b0e:	2b00      	cmp	r3, #0
 8005b10:	d030      	beq.n	8005b74 <StartTaskModbusSlave+0x1c4>
			{
				/* broadcast mode should ignore read function */
				break;
			}
			modH->i8state = process_FC3(modH);
 8005b12:	68f8      	ldr	r0, [r7, #12]
 8005b14:	f000 ff1a 	bl	800694c <process_FC3>
 8005b18:	4603      	mov	r3, r0
 8005b1a:	461a      	mov	r2, r3
 8005b1c:	68fb      	ldr	r3, [r7, #12]
 8005b1e:	f883 20a7 	strb.w	r2, [r3, #167]	@ 0xa7
			break;
 8005b22:	e028      	b.n	8005b76 <StartTaskModbusSlave+0x1c6>
		case MB_FC_WRITE_COIL:
			modH->i8state = process_FC5(modH);
 8005b24:	68f8      	ldr	r0, [r7, #12]
 8005b26:	f000 ff7c 	bl	8006a22 <process_FC5>
 8005b2a:	4603      	mov	r3, r0
 8005b2c:	461a      	mov	r2, r3
 8005b2e:	68fb      	ldr	r3, [r7, #12]
 8005b30:	f883 20a7 	strb.w	r2, [r3, #167]	@ 0xa7
			break;
 8005b34:	e01f      	b.n	8005b76 <StartTaskModbusSlave+0x1c6>
		case MB_FC_WRITE_REGISTER :
			modH->i8state = process_FC6(modH);
 8005b36:	68f8      	ldr	r0, [r7, #12]
 8005b38:	f000 ffcc 	bl	8006ad4 <process_FC6>
 8005b3c:	4603      	mov	r3, r0
 8005b3e:	461a      	mov	r2, r3
 8005b40:	68fb      	ldr	r3, [r7, #12]
 8005b42:	f883 20a7 	strb.w	r2, [r3, #167]	@ 0xa7
			break;
 8005b46:	e016      	b.n	8005b76 <StartTaskModbusSlave+0x1c6>
		case MB_FC_WRITE_MULTIPLE_COILS:
			modH->i8state = process_FC15(modH);
 8005b48:	68f8      	ldr	r0, [r7, #12]
 8005b4a:	f000 fff5 	bl	8006b38 <process_FC15>
 8005b4e:	4603      	mov	r3, r0
 8005b50:	461a      	mov	r2, r3
 8005b52:	68fb      	ldr	r3, [r7, #12]
 8005b54:	f883 20a7 	strb.w	r2, [r3, #167]	@ 0xa7
			break;
 8005b58:	e00d      	b.n	8005b76 <StartTaskModbusSlave+0x1c6>
		case MB_FC_WRITE_MULTIPLE_REGISTERS :
			modH->i8state = process_FC16(modH);
 8005b5a:	68f8      	ldr	r0, [r7, #12]
 8005b5c:	f001 f87a 	bl	8006c54 <process_FC16>
 8005b60:	4603      	mov	r3, r0
 8005b62:	461a      	mov	r2, r3
 8005b64:	68fb      	ldr	r3, [r7, #12]
 8005b66:	f883 20a7 	strb.w	r2, [r3, #167]	@ 0xa7
			break;
 8005b6a:	e004      	b.n	8005b76 <StartTaskModbusSlave+0x1c6>
		default:
			break;
 8005b6c:	bf00      	nop
 8005b6e:	e002      	b.n	8005b76 <StartTaskModbusSlave+0x1c6>
				break;
 8005b70:	bf00      	nop
 8005b72:	e000      	b.n	8005b76 <StartTaskModbusSlave+0x1c6>
				break;
 8005b74:	bf00      	nop
	 }


	 xSemaphoreGive(modH->ModBusSphrHandle); //Release the semaphore
 8005b76:	68fb      	ldr	r3, [r7, #12]
 8005b78:	f8d3 00bc 	ldr.w	r0, [r3, #188]	@ 0xbc
 8005b7c:	2300      	movs	r3, #0
 8005b7e:	2200      	movs	r2, #0
 8005b80:	2100      	movs	r1, #0
 8005b82:	f001 ffb5 	bl	8007af0 <xQueueGenericSend>

	 continue;
 8005b86:	e000      	b.n	8005b8a <StartTaskModbusSlave+0x1da>
    	continue; // continue this is not for us
 8005b88:	bf00      	nop
  {
 8005b8a:	e717      	b.n	80059bc <StartTaskModbusSlave+0xc>

08005b8c <ModbusQuery>:
}



void ModbusQuery(modbusHandler_t * modH, modbus_t telegram )
{
 8005b8c:	b084      	sub	sp, #16
 8005b8e:	b580      	push	{r7, lr}
 8005b90:	b082      	sub	sp, #8
 8005b92:	af00      	add	r7, sp, #0
 8005b94:	6078      	str	r0, [r7, #4]
 8005b96:	f107 0014 	add.w	r0, r7, #20
 8005b9a:	e880 000e 	stmia.w	r0, {r1, r2, r3}
	//Add the telegram to the TX tail Queue of Modbus
	if (modH->uModbusType == MB_MASTER)
 8005b9e:	687b      	ldr	r3, [r7, #4]
 8005ba0:	781b      	ldrb	r3, [r3, #0]
 8005ba2:	2b04      	cmp	r3, #4
 8005ba4:	d10d      	bne.n	8005bc2 <ModbusQuery+0x36>
	{
	telegram.u32CurrentTask = (uint32_t *) osThreadGetId();
 8005ba6:	f001 fb53 	bl	8007250 <osThreadGetId>
 8005baa:	4603      	mov	r3, r0
 8005bac:	623b      	str	r3, [r7, #32]
	xQueueSendToBack(modH->QueueTelegramHandle, &telegram, 0);
 8005bae:	687b      	ldr	r3, [r7, #4]
 8005bb0:	f8d3 00ac 	ldr.w	r0, [r3, #172]	@ 0xac
 8005bb4:	f107 0114 	add.w	r1, r7, #20
 8005bb8:	2300      	movs	r3, #0
 8005bba:	2200      	movs	r2, #0
 8005bbc:	f001 ff98 	bl	8007af0 <xQueueGenericSend>
	}
	else{
		while(1);// error a slave cannot send queries as a master
	}
}
 8005bc0:	e000      	b.n	8005bc4 <ModbusQuery+0x38>
		while(1);// error a slave cannot send queries as a master
 8005bc2:	e7fe      	b.n	8005bc2 <ModbusQuery+0x36>
}
 8005bc4:	3708      	adds	r7, #8
 8005bc6:	46bd      	mov	sp, r7
 8005bc8:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 8005bcc:	b004      	add	sp, #16
 8005bce:	4770      	bx	lr

08005bd0 <SendQuery>:
 * @param modH  modbus handler
 * @param modbus_t  modbus telegram structure (id, fct, ...)
 * @ingroup loop
 */
int8_t SendQuery(modbusHandler_t *modH ,  modbus_t telegram )
{
 8005bd0:	b084      	sub	sp, #16
 8005bd2:	b580      	push	{r7, lr}
 8005bd4:	b084      	sub	sp, #16
 8005bd6:	af00      	add	r7, sp, #0
 8005bd8:	6078      	str	r0, [r7, #4]
 8005bda:	f107 001c 	add.w	r0, r7, #28
 8005bde:	e880 000e 	stmia.w	r0, {r1, r2, r3}


	uint8_t u8regsno, u8bytesno;
	uint8_t  error = 0;
 8005be2:	2300      	movs	r3, #0
 8005be4:	73bb      	strb	r3, [r7, #14]
	xSemaphoreTake(modH->ModBusSphrHandle , portMAX_DELAY); //before processing the message get the semaphore
 8005be6:	687b      	ldr	r3, [r7, #4]
 8005be8:	f8d3 30bc 	ldr.w	r3, [r3, #188]	@ 0xbc
 8005bec:	f04f 31ff 	mov.w	r1, #4294967295
 8005bf0:	4618      	mov	r0, r3
 8005bf2:	f002 fa8f 	bl	8008114 <xQueueSemaphoreTake>

	if (modH->u8id!=0) error = ERR_NOT_MASTER;
 8005bf6:	687b      	ldr	r3, [r7, #4]
 8005bf8:	7a1b      	ldrb	r3, [r3, #8]
 8005bfa:	2b00      	cmp	r3, #0
 8005bfc:	d001      	beq.n	8005c02 <SendQuery+0x32>
 8005bfe:	230a      	movs	r3, #10
 8005c00:	73bb      	strb	r3, [r7, #14]
	if (modH->i8state != COM_IDLE) error = ERR_POLLING ;
 8005c02:	687b      	ldr	r3, [r7, #4]
 8005c04:	f993 30a7 	ldrsb.w	r3, [r3, #167]	@ 0xa7
 8005c08:	2b00      	cmp	r3, #0
 8005c0a:	d001      	beq.n	8005c10 <SendQuery+0x40>
 8005c0c:	230b      	movs	r3, #11
 8005c0e:	73bb      	strb	r3, [r7, #14]
	if ((telegram.u8id==0) || (telegram.u8id>247)) error = ERR_BAD_SLAVE_ID;
 8005c10:	7f3b      	ldrb	r3, [r7, #28]
 8005c12:	2b00      	cmp	r3, #0
 8005c14:	d002      	beq.n	8005c1c <SendQuery+0x4c>
 8005c16:	7f3b      	ldrb	r3, [r7, #28]
 8005c18:	2bf7      	cmp	r3, #247	@ 0xf7
 8005c1a:	d901      	bls.n	8005c20 <SendQuery+0x50>
 8005c1c:	2312      	movs	r3, #18
 8005c1e:	73bb      	strb	r3, [r7, #14]


	if(error)
 8005c20:	7bbb      	ldrb	r3, [r7, #14]
 8005c22:	2b00      	cmp	r3, #0
 8005c24:	d00d      	beq.n	8005c42 <SendQuery+0x72>
	{
		 modH->i8lastError = error;
 8005c26:	687b      	ldr	r3, [r7, #4]
 8005c28:	7bba      	ldrb	r2, [r7, #14]
 8005c2a:	749a      	strb	r2, [r3, #18]
		 xSemaphoreGive(modH->ModBusSphrHandle);
 8005c2c:	687b      	ldr	r3, [r7, #4]
 8005c2e:	f8d3 00bc 	ldr.w	r0, [r3, #188]	@ 0xbc
 8005c32:	2300      	movs	r3, #0
 8005c34:	2200      	movs	r2, #0
 8005c36:	2100      	movs	r1, #0
 8005c38:	f001 ff5a 	bl	8007af0 <xQueueGenericSend>
		 return error;
 8005c3c:	f997 300e 	ldrsb.w	r3, [r7, #14]
 8005c40:	e12a      	b.n	8005e98 <SendQuery+0x2c8>
	}


	modH->u16regs = telegram.u16reg;
 8005c42:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8005c44:	687b      	ldr	r3, [r7, #4]
 8005c46:	f8c3 2098 	str.w	r2, [r3, #152]	@ 0x98

	// telegram header
	modH->u8Buffer[ ID ]         = telegram.u8id;
 8005c4a:	7f3a      	ldrb	r2, [r7, #28]
 8005c4c:	687b      	ldr	r3, [r7, #4]
 8005c4e:	74da      	strb	r2, [r3, #19]
	modH->u8Buffer[ FUNC ]       = telegram.u8fct;
 8005c50:	7f7a      	ldrb	r2, [r7, #29]
 8005c52:	687b      	ldr	r3, [r7, #4]
 8005c54:	751a      	strb	r2, [r3, #20]
	modH->u8Buffer[ ADD_HI ]     = highByte(telegram.u16RegAdd );
 8005c56:	8bfb      	ldrh	r3, [r7, #30]
 8005c58:	0a1b      	lsrs	r3, r3, #8
 8005c5a:	b29b      	uxth	r3, r3
 8005c5c:	b2da      	uxtb	r2, r3
 8005c5e:	687b      	ldr	r3, [r7, #4]
 8005c60:	755a      	strb	r2, [r3, #21]
	modH->u8Buffer[ ADD_LO ]     = lowByte( telegram.u16RegAdd );
 8005c62:	8bfb      	ldrh	r3, [r7, #30]
 8005c64:	b2da      	uxtb	r2, r3
 8005c66:	687b      	ldr	r3, [r7, #4]
 8005c68:	759a      	strb	r2, [r3, #22]

	switch( telegram.u8fct )
 8005c6a:	7f7b      	ldrb	r3, [r7, #29]
 8005c6c:	3b01      	subs	r3, #1
 8005c6e:	2b0f      	cmp	r3, #15
 8005c70:	f200 80ff 	bhi.w	8005e72 <SendQuery+0x2a2>
 8005c74:	a201      	add	r2, pc, #4	@ (adr r2, 8005c7c <SendQuery+0xac>)
 8005c76:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8005c7a:	bf00      	nop
 8005c7c:	08005cbd 	.word	0x08005cbd
 8005c80:	08005cbd 	.word	0x08005cbd
 8005c84:	08005cbd 	.word	0x08005cbd
 8005c88:	08005cbd 	.word	0x08005cbd
 8005c8c:	08005cdb 	.word	0x08005cdb
 8005c90:	08005cfd 	.word	0x08005cfd
 8005c94:	08005e73 	.word	0x08005e73
 8005c98:	08005e73 	.word	0x08005e73
 8005c9c:	08005e73 	.word	0x08005e73
 8005ca0:	08005e73 	.word	0x08005e73
 8005ca4:	08005e73 	.word	0x08005e73
 8005ca8:	08005e73 	.word	0x08005e73
 8005cac:	08005e73 	.word	0x08005e73
 8005cb0:	08005e73 	.word	0x08005e73
 8005cb4:	08005d1f 	.word	0x08005d1f
 8005cb8:	08005ddd 	.word	0x08005ddd
	{
	case MB_FC_READ_COILS:
	case MB_FC_READ_DISCRETE_INPUT:
	case MB_FC_READ_REGISTERS:
	case MB_FC_READ_INPUT_REGISTER:
	    modH->u8Buffer[ NB_HI ]      = highByte(telegram.u16CoilsNo );
 8005cbc:	8c3b      	ldrh	r3, [r7, #32]
 8005cbe:	0a1b      	lsrs	r3, r3, #8
 8005cc0:	b29b      	uxth	r3, r3
 8005cc2:	b2da      	uxtb	r2, r3
 8005cc4:	687b      	ldr	r3, [r7, #4]
 8005cc6:	75da      	strb	r2, [r3, #23]
	    modH->u8Buffer[ NB_LO ]      = lowByte( telegram.u16CoilsNo );
 8005cc8:	8c3b      	ldrh	r3, [r7, #32]
 8005cca:	b2da      	uxtb	r2, r3
 8005ccc:	687b      	ldr	r3, [r7, #4]
 8005cce:	761a      	strb	r2, [r3, #24]
	    modH->u8BufferSize = 6;
 8005cd0:	687b      	ldr	r3, [r7, #4]
 8005cd2:	2206      	movs	r2, #6
 8005cd4:	f883 2093 	strb.w	r2, [r3, #147]	@ 0x93
	    break;
 8005cd8:	e0cb      	b.n	8005e72 <SendQuery+0x2a2>
	case MB_FC_WRITE_COIL:
	    modH->u8Buffer[ NB_HI ]      = (( telegram.u16reg[0]> 0) ? 0xff : 0);
 8005cda:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005cdc:	881b      	ldrh	r3, [r3, #0]
 8005cde:	2b00      	cmp	r3, #0
 8005ce0:	d001      	beq.n	8005ce6 <SendQuery+0x116>
 8005ce2:	22ff      	movs	r2, #255	@ 0xff
 8005ce4:	e000      	b.n	8005ce8 <SendQuery+0x118>
 8005ce6:	2200      	movs	r2, #0
 8005ce8:	687b      	ldr	r3, [r7, #4]
 8005cea:	75da      	strb	r2, [r3, #23]
	    modH->u8Buffer[ NB_LO ]      = 0;
 8005cec:	687b      	ldr	r3, [r7, #4]
 8005cee:	2200      	movs	r2, #0
 8005cf0:	761a      	strb	r2, [r3, #24]
	    modH->u8BufferSize = 6;
 8005cf2:	687b      	ldr	r3, [r7, #4]
 8005cf4:	2206      	movs	r2, #6
 8005cf6:	f883 2093 	strb.w	r2, [r3, #147]	@ 0x93
	    break;
 8005cfa:	e0ba      	b.n	8005e72 <SendQuery+0x2a2>
	case MB_FC_WRITE_REGISTER:
	    modH->u8Buffer[ NB_HI ]      = highByte( telegram.u16reg[0]);
 8005cfc:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005cfe:	881b      	ldrh	r3, [r3, #0]
 8005d00:	0a1b      	lsrs	r3, r3, #8
 8005d02:	b29b      	uxth	r3, r3
 8005d04:	b2da      	uxtb	r2, r3
 8005d06:	687b      	ldr	r3, [r7, #4]
 8005d08:	75da      	strb	r2, [r3, #23]
	    modH->u8Buffer[ NB_LO ]      = lowByte( telegram.u16reg[0]);
 8005d0a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005d0c:	881b      	ldrh	r3, [r3, #0]
 8005d0e:	b2da      	uxtb	r2, r3
 8005d10:	687b      	ldr	r3, [r7, #4]
 8005d12:	761a      	strb	r2, [r3, #24]
	    modH->u8BufferSize = 6;
 8005d14:	687b      	ldr	r3, [r7, #4]
 8005d16:	2206      	movs	r2, #6
 8005d18:	f883 2093 	strb.w	r2, [r3, #147]	@ 0x93
	    break;
 8005d1c:	e0a9      	b.n	8005e72 <SendQuery+0x2a2>
	case MB_FC_WRITE_MULTIPLE_COILS: // TODO: implement "sending coils"
	    u8regsno = telegram.u16CoilsNo / 16;
 8005d1e:	8c3b      	ldrh	r3, [r7, #32]
 8005d20:	091b      	lsrs	r3, r3, #4
 8005d22:	b29b      	uxth	r3, r3
 8005d24:	727b      	strb	r3, [r7, #9]
	    u8bytesno = u8regsno * 2;
 8005d26:	7a7b      	ldrb	r3, [r7, #9]
 8005d28:	005b      	lsls	r3, r3, #1
 8005d2a:	73fb      	strb	r3, [r7, #15]
	    if ((telegram.u16CoilsNo % 16) != 0)
 8005d2c:	8c3b      	ldrh	r3, [r7, #32]
 8005d2e:	f003 030f 	and.w	r3, r3, #15
 8005d32:	b29b      	uxth	r3, r3
 8005d34:	2b00      	cmp	r3, #0
 8005d36:	d005      	beq.n	8005d44 <SendQuery+0x174>
	    {
	        u8bytesno++;
 8005d38:	7bfb      	ldrb	r3, [r7, #15]
 8005d3a:	3301      	adds	r3, #1
 8005d3c:	73fb      	strb	r3, [r7, #15]
	        u8regsno++;
 8005d3e:	7a7b      	ldrb	r3, [r7, #9]
 8005d40:	3301      	adds	r3, #1
 8005d42:	727b      	strb	r3, [r7, #9]
	    }

	    modH->u8Buffer[ NB_HI ]      = highByte(telegram.u16CoilsNo );
 8005d44:	8c3b      	ldrh	r3, [r7, #32]
 8005d46:	0a1b      	lsrs	r3, r3, #8
 8005d48:	b29b      	uxth	r3, r3
 8005d4a:	b2da      	uxtb	r2, r3
 8005d4c:	687b      	ldr	r3, [r7, #4]
 8005d4e:	75da      	strb	r2, [r3, #23]
	    modH->u8Buffer[ NB_LO ]      = lowByte( telegram.u16CoilsNo );
 8005d50:	8c3b      	ldrh	r3, [r7, #32]
 8005d52:	b2da      	uxtb	r2, r3
 8005d54:	687b      	ldr	r3, [r7, #4]
 8005d56:	761a      	strb	r2, [r3, #24]
	    modH->u8Buffer[ BYTE_CNT ]    = u8bytesno;
 8005d58:	687b      	ldr	r3, [r7, #4]
 8005d5a:	7bfa      	ldrb	r2, [r7, #15]
 8005d5c:	765a      	strb	r2, [r3, #25]
	    modH->u8BufferSize = 7;
 8005d5e:	687b      	ldr	r3, [r7, #4]
 8005d60:	2207      	movs	r2, #7
 8005d62:	f883 2093 	strb.w	r2, [r3, #147]	@ 0x93

	    for (uint16_t i = 0; i < u8bytesno; i++)
 8005d66:	2300      	movs	r3, #0
 8005d68:	81bb      	strh	r3, [r7, #12]
 8005d6a:	e031      	b.n	8005dd0 <SendQuery+0x200>
	    {
	        if(i%2)
 8005d6c:	89bb      	ldrh	r3, [r7, #12]
 8005d6e:	f003 0301 	and.w	r3, r3, #1
 8005d72:	b29b      	uxth	r3, r3
 8005d74:	2b00      	cmp	r3, #0
 8005d76:	d00f      	beq.n	8005d98 <SendQuery+0x1c8>
	        {
	        	modH->u8Buffer[ modH->u8BufferSize ] = lowByte( telegram.u16reg[ i/2 ] );
 8005d78:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8005d7a:	89bb      	ldrh	r3, [r7, #12]
 8005d7c:	085b      	lsrs	r3, r3, #1
 8005d7e:	b29b      	uxth	r3, r3
 8005d80:	005b      	lsls	r3, r3, #1
 8005d82:	4413      	add	r3, r2
 8005d84:	881a      	ldrh	r2, [r3, #0]
 8005d86:	687b      	ldr	r3, [r7, #4]
 8005d88:	f893 3093 	ldrb.w	r3, [r3, #147]	@ 0x93
 8005d8c:	4619      	mov	r1, r3
 8005d8e:	b2d2      	uxtb	r2, r2
 8005d90:	687b      	ldr	r3, [r7, #4]
 8005d92:	440b      	add	r3, r1
 8005d94:	74da      	strb	r2, [r3, #19]
 8005d96:	e010      	b.n	8005dba <SendQuery+0x1ea>
	        }
	        else
	        {
	        	modH->u8Buffer[  modH->u8BufferSize ] = highByte( telegram.u16reg[ i/2 ] );
 8005d98:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8005d9a:	89bb      	ldrh	r3, [r7, #12]
 8005d9c:	085b      	lsrs	r3, r3, #1
 8005d9e:	b29b      	uxth	r3, r3
 8005da0:	005b      	lsls	r3, r3, #1
 8005da2:	4413      	add	r3, r2
 8005da4:	881b      	ldrh	r3, [r3, #0]
 8005da6:	0a1b      	lsrs	r3, r3, #8
 8005da8:	b29a      	uxth	r2, r3
 8005daa:	687b      	ldr	r3, [r7, #4]
 8005dac:	f893 3093 	ldrb.w	r3, [r3, #147]	@ 0x93
 8005db0:	4619      	mov	r1, r3
 8005db2:	b2d2      	uxtb	r2, r2
 8005db4:	687b      	ldr	r3, [r7, #4]
 8005db6:	440b      	add	r3, r1
 8005db8:	74da      	strb	r2, [r3, #19]

	        }
	        modH->u8BufferSize++;
 8005dba:	687b      	ldr	r3, [r7, #4]
 8005dbc:	f893 3093 	ldrb.w	r3, [r3, #147]	@ 0x93
 8005dc0:	3301      	adds	r3, #1
 8005dc2:	b2da      	uxtb	r2, r3
 8005dc4:	687b      	ldr	r3, [r7, #4]
 8005dc6:	f883 2093 	strb.w	r2, [r3, #147]	@ 0x93
	    for (uint16_t i = 0; i < u8bytesno; i++)
 8005dca:	89bb      	ldrh	r3, [r7, #12]
 8005dcc:	3301      	adds	r3, #1
 8005dce:	81bb      	strh	r3, [r7, #12]
 8005dd0:	7bfb      	ldrb	r3, [r7, #15]
 8005dd2:	b29b      	uxth	r3, r3
 8005dd4:	89ba      	ldrh	r2, [r7, #12]
 8005dd6:	429a      	cmp	r2, r3
 8005dd8:	d3c8      	bcc.n	8005d6c <SendQuery+0x19c>
	    }
	    break;
 8005dda:	e04a      	b.n	8005e72 <SendQuery+0x2a2>

	case MB_FC_WRITE_MULTIPLE_REGISTERS:
	    modH->u8Buffer[ NB_HI ]      = highByte(telegram.u16CoilsNo );
 8005ddc:	8c3b      	ldrh	r3, [r7, #32]
 8005dde:	0a1b      	lsrs	r3, r3, #8
 8005de0:	b29b      	uxth	r3, r3
 8005de2:	b2da      	uxtb	r2, r3
 8005de4:	687b      	ldr	r3, [r7, #4]
 8005de6:	75da      	strb	r2, [r3, #23]
	    modH->u8Buffer[ NB_LO ]      = lowByte( telegram.u16CoilsNo );
 8005de8:	8c3b      	ldrh	r3, [r7, #32]
 8005dea:	b2da      	uxtb	r2, r3
 8005dec:	687b      	ldr	r3, [r7, #4]
 8005dee:	761a      	strb	r2, [r3, #24]
	    modH->u8Buffer[ BYTE_CNT ]    = (uint8_t) ( telegram.u16CoilsNo * 2 );
 8005df0:	8c3b      	ldrh	r3, [r7, #32]
 8005df2:	b2db      	uxtb	r3, r3
 8005df4:	005b      	lsls	r3, r3, #1
 8005df6:	b2da      	uxtb	r2, r3
 8005df8:	687b      	ldr	r3, [r7, #4]
 8005dfa:	765a      	strb	r2, [r3, #25]
	    modH->u8BufferSize = 7;
 8005dfc:	687b      	ldr	r3, [r7, #4]
 8005dfe:	2207      	movs	r2, #7
 8005e00:	f883 2093 	strb.w	r2, [r3, #147]	@ 0x93

	    for (uint16_t i=0; i< telegram.u16CoilsNo; i++)
 8005e04:	2300      	movs	r3, #0
 8005e06:	817b      	strh	r3, [r7, #10]
 8005e08:	e02e      	b.n	8005e68 <SendQuery+0x298>
	    {

	        modH->u8Buffer[  modH->u8BufferSize ] = highByte(  telegram.u16reg[ i ] );
 8005e0a:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8005e0c:	897b      	ldrh	r3, [r7, #10]
 8005e0e:	005b      	lsls	r3, r3, #1
 8005e10:	4413      	add	r3, r2
 8005e12:	881b      	ldrh	r3, [r3, #0]
 8005e14:	0a1b      	lsrs	r3, r3, #8
 8005e16:	b29a      	uxth	r2, r3
 8005e18:	687b      	ldr	r3, [r7, #4]
 8005e1a:	f893 3093 	ldrb.w	r3, [r3, #147]	@ 0x93
 8005e1e:	4619      	mov	r1, r3
 8005e20:	b2d2      	uxtb	r2, r2
 8005e22:	687b      	ldr	r3, [r7, #4]
 8005e24:	440b      	add	r3, r1
 8005e26:	74da      	strb	r2, [r3, #19]
	        modH->u8BufferSize++;
 8005e28:	687b      	ldr	r3, [r7, #4]
 8005e2a:	f893 3093 	ldrb.w	r3, [r3, #147]	@ 0x93
 8005e2e:	3301      	adds	r3, #1
 8005e30:	b2da      	uxtb	r2, r3
 8005e32:	687b      	ldr	r3, [r7, #4]
 8005e34:	f883 2093 	strb.w	r2, [r3, #147]	@ 0x93
	        modH->u8Buffer[  modH->u8BufferSize ] = lowByte( telegram.u16reg[ i ] );
 8005e38:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8005e3a:	897b      	ldrh	r3, [r7, #10]
 8005e3c:	005b      	lsls	r3, r3, #1
 8005e3e:	4413      	add	r3, r2
 8005e40:	881a      	ldrh	r2, [r3, #0]
 8005e42:	687b      	ldr	r3, [r7, #4]
 8005e44:	f893 3093 	ldrb.w	r3, [r3, #147]	@ 0x93
 8005e48:	4619      	mov	r1, r3
 8005e4a:	b2d2      	uxtb	r2, r2
 8005e4c:	687b      	ldr	r3, [r7, #4]
 8005e4e:	440b      	add	r3, r1
 8005e50:	74da      	strb	r2, [r3, #19]
	        modH->u8BufferSize++;
 8005e52:	687b      	ldr	r3, [r7, #4]
 8005e54:	f893 3093 	ldrb.w	r3, [r3, #147]	@ 0x93
 8005e58:	3301      	adds	r3, #1
 8005e5a:	b2da      	uxtb	r2, r3
 8005e5c:	687b      	ldr	r3, [r7, #4]
 8005e5e:	f883 2093 	strb.w	r2, [r3, #147]	@ 0x93
	    for (uint16_t i=0; i< telegram.u16CoilsNo; i++)
 8005e62:	897b      	ldrh	r3, [r7, #10]
 8005e64:	3301      	adds	r3, #1
 8005e66:	817b      	strh	r3, [r7, #10]
 8005e68:	8c3b      	ldrh	r3, [r7, #32]
 8005e6a:	897a      	ldrh	r2, [r7, #10]
 8005e6c:	429a      	cmp	r2, r3
 8005e6e:	d3cc      	bcc.n	8005e0a <SendQuery+0x23a>
	    }
	    break;
 8005e70:	bf00      	nop
	}


	sendTxBuffer(modH);
 8005e72:	6878      	ldr	r0, [r7, #4]
 8005e74:	f000 fc00 	bl	8006678 <sendTxBuffer>

	xSemaphoreGive(modH->ModBusSphrHandle);
 8005e78:	687b      	ldr	r3, [r7, #4]
 8005e7a:	f8d3 00bc 	ldr.w	r0, [r3, #188]	@ 0xbc
 8005e7e:	2300      	movs	r3, #0
 8005e80:	2200      	movs	r2, #0
 8005e82:	2100      	movs	r1, #0
 8005e84:	f001 fe34 	bl	8007af0 <xQueueGenericSend>

	modH->i8state = COM_WAITING;
 8005e88:	687b      	ldr	r3, [r7, #4]
 8005e8a:	2201      	movs	r2, #1
 8005e8c:	f883 20a7 	strb.w	r2, [r3, #167]	@ 0xa7
	modH->i8lastError = 0;
 8005e90:	687b      	ldr	r3, [r7, #4]
 8005e92:	2200      	movs	r2, #0
 8005e94:	749a      	strb	r2, [r3, #18]
	return 0;
 8005e96:	2300      	movs	r3, #0


}
 8005e98:	4618      	mov	r0, r3
 8005e9a:	3710      	adds	r7, #16
 8005e9c:	46bd      	mov	sp, r7
 8005e9e:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 8005ea2:	b004      	add	sp, #16
 8005ea4:	4770      	bx	lr
 8005ea6:	bf00      	nop

08005ea8 <StartTaskModbusMaster>:
}

#endif

void StartTaskModbusMaster(void *argument)
{
 8005ea8:	b580      	push	{r7, lr}
 8005eaa:	b08c      	sub	sp, #48	@ 0x30
 8005eac:	af02      	add	r7, sp, #8
 8005eae:	6078      	str	r0, [r7, #4]

  modbusHandler_t *modH =  (modbusHandler_t *)argument;
 8005eb0:	687b      	ldr	r3, [r7, #4]
 8005eb2:	627b      	str	r3, [r7, #36]	@ 0x24


  for(;;)
  {
	  /*Wait indefinitely for a telegram to send */
	  xQueueReceive(modH->QueueTelegramHandle, &telegram, portMAX_DELAY);
 8005eb4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005eb6:	f8d3 30ac 	ldr.w	r3, [r3, #172]	@ 0xac
 8005eba:	f107 010c 	add.w	r1, r7, #12
 8005ebe:	f04f 32ff 	mov.w	r2, #4294967295
 8005ec2:	4618      	mov	r0, r3
 8005ec4:	f002 f844 	bl	8007f50 <xQueueReceive>
       /* Block until a Modbus Frame arrives or query timeouts*/
   	   ulNotificationValue = ulTaskNotifyTake(pdTRUE, portMAX_DELAY);
     }
#else
     /*Wait period of silence between modbus frame */
	 if(modH->port->Init.BaudRate <= 19200)
 8005ec8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005eca:	685b      	ldr	r3, [r3, #4]
 8005ecc:	685b      	ldr	r3, [r3, #4]
 8005ece:	f5b3 4f96 	cmp.w	r3, #19200	@ 0x4b00
 8005ed2:	d80b      	bhi.n	8005eec <StartTaskModbusMaster+0x44>
	 	osDelay((int)(35000/modH->port->Init.BaudRate) + 2);
 8005ed4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005ed6:	685b      	ldr	r3, [r3, #4]
 8005ed8:	685b      	ldr	r3, [r3, #4]
 8005eda:	f648 02b8 	movw	r2, #35000	@ 0x88b8
 8005ede:	fbb2 f3f3 	udiv	r3, r2, r3
 8005ee2:	3302      	adds	r3, #2
 8005ee4:	4618      	mov	r0, r3
 8005ee6:	f001 f9be 	bl	8007266 <osDelay>
 8005eea:	e002      	b.n	8005ef2 <StartTaskModbusMaster+0x4a>
	 else
	 	osDelay(3);
 8005eec:	2003      	movs	r0, #3
 8005eee:	f001 f9ba 	bl	8007266 <osDelay>

     // This is the case for implementations with only USART support
     SendQuery(modH, telegram);
 8005ef2:	69bb      	ldr	r3, [r7, #24]
 8005ef4:	9300      	str	r3, [sp, #0]
 8005ef6:	f107 030c 	add.w	r3, r7, #12
 8005efa:	cb0e      	ldmia	r3, {r1, r2, r3}
 8005efc:	6a78      	ldr	r0, [r7, #36]	@ 0x24
 8005efe:	f7ff fe67 	bl	8005bd0 <SendQuery>
     /* Block indefinitely until a Modbus Frame arrives or query timeouts*/
     ulNotificationValue = ulTaskNotifyTake(pdTRUE, portMAX_DELAY);
 8005f02:	f04f 31ff 	mov.w	r1, #4294967295
 8005f06:	2001      	movs	r0, #1
 8005f08:	f003 fc6a 	bl	80097e0 <ulTaskNotifyTake>
 8005f0c:	6238      	str	r0, [r7, #32]

#endif

	  // notify the task the request timeout
      modH->i8lastError = 0;
 8005f0e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005f10:	2200      	movs	r2, #0
 8005f12:	749a      	strb	r2, [r3, #18]
      if(ulNotificationValue)
 8005f14:	6a3b      	ldr	r3, [r7, #32]
 8005f16:	2b00      	cmp	r3, #0
 8005f18:	d017      	beq.n	8005f4a <StartTaskModbusMaster+0xa2>
      {
    	  modH->i8state = COM_IDLE;
 8005f1a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005f1c:	2200      	movs	r2, #0
 8005f1e:	f883 20a7 	strb.w	r2, [r3, #167]	@ 0xa7
    	  modH->i8lastError = ERR_TIME_OUT;
 8005f22:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005f24:	2211      	movs	r2, #17
 8005f26:	749a      	strb	r2, [r3, #18]
    	  modH->u16errCnt++;
 8005f28:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005f2a:	f8b3 30a0 	ldrh.w	r3, [r3, #160]	@ 0xa0
 8005f2e:	3301      	adds	r3, #1
 8005f30:	b29a      	uxth	r2, r3
 8005f32:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005f34:	f8a3 20a0 	strh.w	r2, [r3, #160]	@ 0xa0
    	  xTaskNotify((TaskHandle_t)telegram.u32CurrentTask, modH->i8lastError, eSetValueWithOverwrite);
 8005f38:	69b8      	ldr	r0, [r7, #24]
 8005f3a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005f3c:	7c9b      	ldrb	r3, [r3, #18]
 8005f3e:	4619      	mov	r1, r3
 8005f40:	2300      	movs	r3, #0
 8005f42:	2203      	movs	r2, #3
 8005f44:	f003 fc98 	bl	8009878 <xTaskGenericNotify>
    	  continue;
 8005f48:	e096      	b.n	8006078 <StartTaskModbusMaster+0x1d0>
      {
    	  getRxBuffer(modH);
      }

#else
      getRxBuffer(modH);
 8005f4a:	6a78      	ldr	r0, [r7, #36]	@ 0x24
 8005f4c:	f000 f98c 	bl	8006268 <getRxBuffer>
#endif



	  if ( modH->u8BufferSize < 6){
 8005f50:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005f52:	f893 3093 	ldrb.w	r3, [r3, #147]	@ 0x93
 8005f56:	2b05      	cmp	r3, #5
 8005f58:	d817      	bhi.n	8005f8a <StartTaskModbusMaster+0xe2>

		  modH->i8state = COM_IDLE;
 8005f5a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005f5c:	2200      	movs	r2, #0
 8005f5e:	f883 20a7 	strb.w	r2, [r3, #167]	@ 0xa7
		  modH->i8lastError = ERR_BAD_SIZE;
 8005f62:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005f64:	220f      	movs	r2, #15
 8005f66:	749a      	strb	r2, [r3, #18]
		  modH->u16errCnt++;
 8005f68:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005f6a:	f8b3 30a0 	ldrh.w	r3, [r3, #160]	@ 0xa0
 8005f6e:	3301      	adds	r3, #1
 8005f70:	b29a      	uxth	r2, r3
 8005f72:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005f74:	f8a3 20a0 	strh.w	r2, [r3, #160]	@ 0xa0
		  xTaskNotify((TaskHandle_t)telegram.u32CurrentTask, modH->i8lastError, eSetValueWithOverwrite);
 8005f78:	69b8      	ldr	r0, [r7, #24]
 8005f7a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005f7c:	7c9b      	ldrb	r3, [r3, #18]
 8005f7e:	4619      	mov	r1, r3
 8005f80:	2300      	movs	r3, #0
 8005f82:	2203      	movs	r2, #3
 8005f84:	f003 fc78 	bl	8009878 <xTaskGenericNotify>
		  continue;
 8005f88:	e076      	b.n	8006078 <StartTaskModbusMaster+0x1d0>
	  }

	  xTimerStop(modH->xTimerTimeout,0); // cancel timeout timer
 8005f8a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005f8c:	f8d3 00b8 	ldr.w	r0, [r3, #184]	@ 0xb8
 8005f90:	2300      	movs	r3, #0
 8005f92:	9300      	str	r3, [sp, #0]
 8005f94:	2300      	movs	r3, #0
 8005f96:	2200      	movs	r2, #0
 8005f98:	2103      	movs	r1, #3
 8005f9a:	f003 ff11 	bl	8009dc0 <xTimerGenericCommand>


	  // validate message: id, CRC, FCT, exception
	  int8_t u8exception = validateAnswer(modH);
 8005f9e:	6a78      	ldr	r0, [r7, #36]	@ 0x24
 8005fa0:	f000 f8f2 	bl	8006188 <validateAnswer>
 8005fa4:	4603      	mov	r3, r0
 8005fa6:	77fb      	strb	r3, [r7, #31]
	  if (u8exception != 0)
 8005fa8:	f997 301f 	ldrsb.w	r3, [r7, #31]
 8005fac:	2b00      	cmp	r3, #0
 8005fae:	d00f      	beq.n	8005fd0 <StartTaskModbusMaster+0x128>
	  {
		 modH->i8state = COM_IDLE;
 8005fb0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005fb2:	2200      	movs	r2, #0
 8005fb4:	f883 20a7 	strb.w	r2, [r3, #167]	@ 0xa7
         modH->i8lastError = u8exception;
 8005fb8:	7ffa      	ldrb	r2, [r7, #31]
 8005fba:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005fbc:	749a      	strb	r2, [r3, #18]
		 xTaskNotify((TaskHandle_t)telegram.u32CurrentTask, modH->i8lastError, eSetValueWithOverwrite);
 8005fbe:	69b8      	ldr	r0, [r7, #24]
 8005fc0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005fc2:	7c9b      	ldrb	r3, [r3, #18]
 8005fc4:	4619      	mov	r1, r3
 8005fc6:	2300      	movs	r3, #0
 8005fc8:	2203      	movs	r2, #3
 8005fca:	f003 fc55 	bl	8009878 <xTaskGenericNotify>
	     continue;
 8005fce:	e053      	b.n	8006078 <StartTaskModbusMaster+0x1d0>
	  }

	  modH->i8lastError = u8exception;
 8005fd0:	7ffa      	ldrb	r2, [r7, #31]
 8005fd2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005fd4:	749a      	strb	r2, [r3, #18]

	  xSemaphoreTake(modH->ModBusSphrHandle , portMAX_DELAY); //before processing the message get the semaphore
 8005fd6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005fd8:	f8d3 30bc 	ldr.w	r3, [r3, #188]	@ 0xbc
 8005fdc:	f04f 31ff 	mov.w	r1, #4294967295
 8005fe0:	4618      	mov	r0, r3
 8005fe2:	f002 f897 	bl	8008114 <xQueueSemaphoreTake>
	  // process answer
	  switch( modH->u8Buffer[ FUNC ] )
 8005fe6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005fe8:	7d1b      	ldrb	r3, [r3, #20]
 8005fea:	3b01      	subs	r3, #1
 8005fec:	2b0f      	cmp	r3, #15
 8005fee:	d82b      	bhi.n	8006048 <StartTaskModbusMaster+0x1a0>
 8005ff0:	a201      	add	r2, pc, #4	@ (adr r2, 8005ff8 <StartTaskModbusMaster+0x150>)
 8005ff2:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8005ff6:	bf00      	nop
 8005ff8:	08006039 	.word	0x08006039
 8005ffc:	08006039 	.word	0x08006039
 8006000:	08006041 	.word	0x08006041
 8006004:	08006041 	.word	0x08006041
 8006008:	08006049 	.word	0x08006049
 800600c:	08006049 	.word	0x08006049
 8006010:	08006049 	.word	0x08006049
 8006014:	08006049 	.word	0x08006049
 8006018:	08006049 	.word	0x08006049
 800601c:	08006049 	.word	0x08006049
 8006020:	08006049 	.word	0x08006049
 8006024:	08006049 	.word	0x08006049
 8006028:	08006049 	.word	0x08006049
 800602c:	08006049 	.word	0x08006049
 8006030:	08006049 	.word	0x08006049
 8006034:	08006049 	.word	0x08006049
	  {
	  case MB_FC_READ_COILS:
	  case MB_FC_READ_DISCRETE_INPUT:
	      //call get_FC1 to transfer the incoming message to u16regs buffer
	      get_FC1(modH);
 8006038:	6a78      	ldr	r0, [r7, #36]	@ 0x24
 800603a:	f000 f81f 	bl	800607c <get_FC1>
	      break;
 800603e:	e004      	b.n	800604a <StartTaskModbusMaster+0x1a2>
	  case MB_FC_READ_INPUT_REGISTER:
	  case MB_FC_READ_REGISTERS :
	      // call get_FC3 to transfer the incoming message to u16regs buffer
	      get_FC3(modH);
 8006040:	6a78      	ldr	r0, [r7, #36]	@ 0x24
 8006042:	f000 f872 	bl	800612a <get_FC3>
	      break;
 8006046:	e000      	b.n	800604a <StartTaskModbusMaster+0x1a2>
	  case MB_FC_WRITE_MULTIPLE_COILS:
	  case MB_FC_WRITE_MULTIPLE_REGISTERS :
	      // nothing to do
	      break;
	  default:
	      break;
 8006048:	bf00      	nop
	  }
	  modH->i8state = COM_IDLE;
 800604a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800604c:	2200      	movs	r2, #0
 800604e:	f883 20a7 	strb.w	r2, [r3, #167]	@ 0xa7

	  if (modH->i8lastError ==0) // no error, we use OP_OK_QUERY, since we need to use a different value than 0 to detect the timeout
 8006052:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006054:	7c9b      	ldrb	r3, [r3, #18]
 8006056:	2b00      	cmp	r3, #0
 8006058:	d10d      	bne.n	8006076 <StartTaskModbusMaster+0x1ce>
	  {
		  xSemaphoreGive(modH->ModBusSphrHandle); //Release the semaphore
 800605a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800605c:	f8d3 00bc 	ldr.w	r0, [r3, #188]	@ 0xbc
 8006060:	2300      	movs	r3, #0
 8006062:	2200      	movs	r2, #0
 8006064:	2100      	movs	r1, #0
 8006066:	f001 fd43 	bl	8007af0 <xQueueGenericSend>
		  xTaskNotify((TaskHandle_t)telegram.u32CurrentTask, OP_OK_QUERY, eSetValueWithOverwrite);
 800606a:	69b8      	ldr	r0, [r7, #24]
 800606c:	2300      	movs	r3, #0
 800606e:	2203      	movs	r2, #3
 8006070:	2114      	movs	r1, #20
 8006072:	f003 fc01 	bl	8009878 <xTaskGenericNotify>
	  }


	  continue;
 8006076:	bf00      	nop
  {
 8006078:	e71c      	b.n	8005eb4 <StartTaskModbusMaster+0xc>
 800607a:	bf00      	nop

0800607c <get_FC1>:
 * This method puts the slave answer into master data buffer
 *
 * @ingroup register
 */
void get_FC1(modbusHandler_t *modH)
{
 800607c:	b590      	push	{r4, r7, lr}
 800607e:	b085      	sub	sp, #20
 8006080:	af00      	add	r7, sp, #0
 8006082:	6078      	str	r0, [r7, #4]
    uint8_t u8byte, i;
    u8byte = 3;
 8006084:	2303      	movs	r3, #3
 8006086:	73bb      	strb	r3, [r7, #14]
     for (i=0; i< modH->u8Buffer[2]; i++) {
 8006088:	2300      	movs	r3, #0
 800608a:	73fb      	strb	r3, [r7, #15]
 800608c:	e043      	b.n	8006116 <get_FC1+0x9a>

        if(i%2)
 800608e:	7bfb      	ldrb	r3, [r7, #15]
 8006090:	f003 0301 	and.w	r3, r3, #1
 8006094:	b2db      	uxtb	r3, r3
 8006096:	2b00      	cmp	r3, #0
 8006098:	d01c      	beq.n	80060d4 <get_FC1+0x58>
        {
        	modH->u16regs[i/2]= word(modH->u8Buffer[i+u8byte], lowByte(modH->u16regs[i/2]));
 800609a:	7bfa      	ldrb	r2, [r7, #15]
 800609c:	7bbb      	ldrb	r3, [r7, #14]
 800609e:	4413      	add	r3, r2
 80060a0:	687a      	ldr	r2, [r7, #4]
 80060a2:	4413      	add	r3, r2
 80060a4:	7cd8      	ldrb	r0, [r3, #19]
 80060a6:	687b      	ldr	r3, [r7, #4]
 80060a8:	f8d3 2098 	ldr.w	r2, [r3, #152]	@ 0x98
 80060ac:	7bfb      	ldrb	r3, [r7, #15]
 80060ae:	085b      	lsrs	r3, r3, #1
 80060b0:	b2db      	uxtb	r3, r3
 80060b2:	005b      	lsls	r3, r3, #1
 80060b4:	4413      	add	r3, r2
 80060b6:	881b      	ldrh	r3, [r3, #0]
 80060b8:	b2d9      	uxtb	r1, r3
 80060ba:	687b      	ldr	r3, [r7, #4]
 80060bc:	f8d3 2098 	ldr.w	r2, [r3, #152]	@ 0x98
 80060c0:	7bfb      	ldrb	r3, [r7, #15]
 80060c2:	085b      	lsrs	r3, r3, #1
 80060c4:	b2db      	uxtb	r3, r3
 80060c6:	005b      	lsls	r3, r3, #1
 80060c8:	18d4      	adds	r4, r2, r3
 80060ca:	f000 fa5f 	bl	800658c <word>
 80060ce:	4603      	mov	r3, r0
 80060d0:	8023      	strh	r3, [r4, #0]
 80060d2:	e01d      	b.n	8006110 <get_FC1+0x94>
        }
        else
        {

        	modH->u16regs[i/2]= word(highByte(modH->u16regs[i/2]), modH->u8Buffer[i+u8byte]);
 80060d4:	687b      	ldr	r3, [r7, #4]
 80060d6:	f8d3 2098 	ldr.w	r2, [r3, #152]	@ 0x98
 80060da:	7bfb      	ldrb	r3, [r7, #15]
 80060dc:	085b      	lsrs	r3, r3, #1
 80060de:	b2db      	uxtb	r3, r3
 80060e0:	005b      	lsls	r3, r3, #1
 80060e2:	4413      	add	r3, r2
 80060e4:	881b      	ldrh	r3, [r3, #0]
 80060e6:	0a1b      	lsrs	r3, r3, #8
 80060e8:	b29b      	uxth	r3, r3
 80060ea:	b2d8      	uxtb	r0, r3
 80060ec:	7bfa      	ldrb	r2, [r7, #15]
 80060ee:	7bbb      	ldrb	r3, [r7, #14]
 80060f0:	4413      	add	r3, r2
 80060f2:	687a      	ldr	r2, [r7, #4]
 80060f4:	4413      	add	r3, r2
 80060f6:	7cd9      	ldrb	r1, [r3, #19]
 80060f8:	687b      	ldr	r3, [r7, #4]
 80060fa:	f8d3 2098 	ldr.w	r2, [r3, #152]	@ 0x98
 80060fe:	7bfb      	ldrb	r3, [r7, #15]
 8006100:	085b      	lsrs	r3, r3, #1
 8006102:	b2db      	uxtb	r3, r3
 8006104:	005b      	lsls	r3, r3, #1
 8006106:	18d4      	adds	r4, r2, r3
 8006108:	f000 fa40 	bl	800658c <word>
 800610c:	4603      	mov	r3, r0
 800610e:	8023      	strh	r3, [r4, #0]
     for (i=0; i< modH->u8Buffer[2]; i++) {
 8006110:	7bfb      	ldrb	r3, [r7, #15]
 8006112:	3301      	adds	r3, #1
 8006114:	73fb      	strb	r3, [r7, #15]
 8006116:	687b      	ldr	r3, [r7, #4]
 8006118:	7d5b      	ldrb	r3, [r3, #21]
 800611a:	7bfa      	ldrb	r2, [r7, #15]
 800611c:	429a      	cmp	r2, r3
 800611e:	d3b6      	bcc.n	800608e <get_FC1+0x12>
        }

     }
}
 8006120:	bf00      	nop
 8006122:	bf00      	nop
 8006124:	3714      	adds	r7, #20
 8006126:	46bd      	mov	sp, r7
 8006128:	bd90      	pop	{r4, r7, pc}

0800612a <get_FC3>:
 * This method puts the slave answer into master data buffer
 *
 * @ingroup register
 */
void get_FC3(modbusHandler_t *modH)
{
 800612a:	b590      	push	{r4, r7, lr}
 800612c:	b085      	sub	sp, #20
 800612e:	af00      	add	r7, sp, #0
 8006130:	6078      	str	r0, [r7, #4]
    uint8_t u8byte, i;
    u8byte = 3;
 8006132:	2303      	movs	r3, #3
 8006134:	73fb      	strb	r3, [r7, #15]

    for (i=0; i< modH->u8Buffer[ 2 ] /2; i++)
 8006136:	2300      	movs	r3, #0
 8006138:	73bb      	strb	r3, [r7, #14]
 800613a:	e018      	b.n	800616e <get_FC3+0x44>
    {
    	modH->u16regs[ i ] = word(modH->u8Buffer[ u8byte ], modH->u8Buffer[ u8byte +1 ]);
 800613c:	7bfb      	ldrb	r3, [r7, #15]
 800613e:	687a      	ldr	r2, [r7, #4]
 8006140:	4413      	add	r3, r2
 8006142:	7cd8      	ldrb	r0, [r3, #19]
 8006144:	7bfb      	ldrb	r3, [r7, #15]
 8006146:	3301      	adds	r3, #1
 8006148:	687a      	ldr	r2, [r7, #4]
 800614a:	4413      	add	r3, r2
 800614c:	7cd9      	ldrb	r1, [r3, #19]
 800614e:	687b      	ldr	r3, [r7, #4]
 8006150:	f8d3 2098 	ldr.w	r2, [r3, #152]	@ 0x98
 8006154:	7bbb      	ldrb	r3, [r7, #14]
 8006156:	005b      	lsls	r3, r3, #1
 8006158:	18d4      	adds	r4, r2, r3
 800615a:	f000 fa17 	bl	800658c <word>
 800615e:	4603      	mov	r3, r0
 8006160:	8023      	strh	r3, [r4, #0]
        u8byte += 2;
 8006162:	7bfb      	ldrb	r3, [r7, #15]
 8006164:	3302      	adds	r3, #2
 8006166:	73fb      	strb	r3, [r7, #15]
    for (i=0; i< modH->u8Buffer[ 2 ] /2; i++)
 8006168:	7bbb      	ldrb	r3, [r7, #14]
 800616a:	3301      	adds	r3, #1
 800616c:	73bb      	strb	r3, [r7, #14]
 800616e:	687b      	ldr	r3, [r7, #4]
 8006170:	7d5b      	ldrb	r3, [r3, #21]
 8006172:	085b      	lsrs	r3, r3, #1
 8006174:	b2db      	uxtb	r3, r3
 8006176:	7bba      	ldrb	r2, [r7, #14]
 8006178:	429a      	cmp	r2, r3
 800617a:	d3df      	bcc.n	800613c <get_FC3+0x12>
    }
}
 800617c:	bf00      	nop
 800617e:	bf00      	nop
 8006180:	3714      	adds	r7, #20
 8006182:	46bd      	mov	sp, r7
 8006184:	bd90      	pop	{r4, r7, pc}
	...

08006188 <validateAnswer>:
 *
 * @return 0 if OK, EXCEPTION if anything fails
 * @ingroup buffer
 */
uint8_t validateAnswer(modbusHandler_t *modH)
{
 8006188:	b580      	push	{r7, lr}
 800618a:	b084      	sub	sp, #16
 800618c:	af00      	add	r7, sp, #0
 800618e:	6078      	str	r0, [r7, #4]
#if ENABLE_TCP ==1
	if(modH->xTypeHW != TCP_HW)
	{
#endif
	uint16_t u16MsgCRC =
        ((modH->u8Buffer[modH->u8BufferSize - 2] << 8)
 8006190:	687b      	ldr	r3, [r7, #4]
 8006192:	f893 3093 	ldrb.w	r3, [r3, #147]	@ 0x93
 8006196:	3b02      	subs	r3, #2
 8006198:	687a      	ldr	r2, [r7, #4]
 800619a:	4413      	add	r3, r2
 800619c:	7cdb      	ldrb	r3, [r3, #19]
         | modH->u8Buffer[modH->u8BufferSize - 1]); // combine the crc Low & High bytes
 800619e:	b21b      	sxth	r3, r3
 80061a0:	021b      	lsls	r3, r3, #8
 80061a2:	b21a      	sxth	r2, r3
 80061a4:	687b      	ldr	r3, [r7, #4]
 80061a6:	f893 3093 	ldrb.w	r3, [r3, #147]	@ 0x93
 80061aa:	3b01      	subs	r3, #1
 80061ac:	6879      	ldr	r1, [r7, #4]
 80061ae:	440b      	add	r3, r1
 80061b0:	7cdb      	ldrb	r3, [r3, #19]
 80061b2:	b21b      	sxth	r3, r3
 80061b4:	4313      	orrs	r3, r2
 80061b6:	b21b      	sxth	r3, r3
	uint16_t u16MsgCRC =
 80061b8:	81bb      	strh	r3, [r7, #12]
    if ( calcCRC(modH->u8Buffer,  modH->u8BufferSize-2) != u16MsgCRC )
 80061ba:	687b      	ldr	r3, [r7, #4]
 80061bc:	f103 0213 	add.w	r2, r3, #19
 80061c0:	687b      	ldr	r3, [r7, #4]
 80061c2:	f893 3093 	ldrb.w	r3, [r3, #147]	@ 0x93
 80061c6:	3b02      	subs	r3, #2
 80061c8:	b2db      	uxtb	r3, r3
 80061ca:	4619      	mov	r1, r3
 80061cc:	4610      	mov	r0, r2
 80061ce:	f000 f9ef 	bl	80065b0 <calcCRC>
 80061d2:	4603      	mov	r3, r0
 80061d4:	461a      	mov	r2, r3
 80061d6:	89bb      	ldrh	r3, [r7, #12]
 80061d8:	4293      	cmp	r3, r2
 80061da:	d009      	beq.n	80061f0 <validateAnswer+0x68>
    {
    	modH->u16errCnt ++;
 80061dc:	687b      	ldr	r3, [r7, #4]
 80061de:	f8b3 30a0 	ldrh.w	r3, [r3, #160]	@ 0xa0
 80061e2:	3301      	adds	r3, #1
 80061e4:	b29a      	uxth	r2, r3
 80061e6:	687b      	ldr	r3, [r7, #4]
 80061e8:	f8a3 20a0 	strh.w	r2, [r3, #160]	@ 0xa0
        return ERR_BAD_CRC;
 80061ec:	230d      	movs	r3, #13
 80061ee:	e034      	b.n	800625a <validateAnswer+0xd2>
	}
#endif


    // check exception
    if ((modH->u8Buffer[ FUNC ] & 0x80) != 0)
 80061f0:	687b      	ldr	r3, [r7, #4]
 80061f2:	7d1b      	ldrb	r3, [r3, #20]
 80061f4:	b25b      	sxtb	r3, r3
 80061f6:	2b00      	cmp	r3, #0
 80061f8:	da09      	bge.n	800620e <validateAnswer+0x86>
    {
    	modH->u16errCnt ++;
 80061fa:	687b      	ldr	r3, [r7, #4]
 80061fc:	f8b3 30a0 	ldrh.w	r3, [r3, #160]	@ 0xa0
 8006200:	3301      	adds	r3, #1
 8006202:	b29a      	uxth	r2, r3
 8006204:	687b      	ldr	r3, [r7, #4]
 8006206:	f8a3 20a0 	strh.w	r2, [r3, #160]	@ 0xa0
        return ERR_EXCEPTION;
 800620a:	230e      	movs	r3, #14
 800620c:	e025      	b.n	800625a <validateAnswer+0xd2>
    }

    // check fct code
    bool isSupported = false;
 800620e:	2300      	movs	r3, #0
 8006210:	73fb      	strb	r3, [r7, #15]
    for (uint8_t i = 0; i< sizeof( fctsupported ); i++)
 8006212:	2300      	movs	r3, #0
 8006214:	73bb      	strb	r3, [r7, #14]
 8006216:	e00c      	b.n	8006232 <validateAnswer+0xaa>
    {
        if (fctsupported[i] == modH->u8Buffer[FUNC])
 8006218:	7bbb      	ldrb	r3, [r7, #14]
 800621a:	4a12      	ldr	r2, [pc, #72]	@ (8006264 <validateAnswer+0xdc>)
 800621c:	5cd2      	ldrb	r2, [r2, r3]
 800621e:	687b      	ldr	r3, [r7, #4]
 8006220:	7d1b      	ldrb	r3, [r3, #20]
 8006222:	429a      	cmp	r2, r3
 8006224:	d102      	bne.n	800622c <validateAnswer+0xa4>
        {
            isSupported = 1;
 8006226:	2301      	movs	r3, #1
 8006228:	73fb      	strb	r3, [r7, #15]
            break;
 800622a:	e005      	b.n	8006238 <validateAnswer+0xb0>
    for (uint8_t i = 0; i< sizeof( fctsupported ); i++)
 800622c:	7bbb      	ldrb	r3, [r7, #14]
 800622e:	3301      	adds	r3, #1
 8006230:	73bb      	strb	r3, [r7, #14]
 8006232:	7bbb      	ldrb	r3, [r7, #14]
 8006234:	2b07      	cmp	r3, #7
 8006236:	d9ef      	bls.n	8006218 <validateAnswer+0x90>
        }
    }
    if (!isSupported)
 8006238:	7bfb      	ldrb	r3, [r7, #15]
 800623a:	f083 0301 	eor.w	r3, r3, #1
 800623e:	b2db      	uxtb	r3, r3
 8006240:	2b00      	cmp	r3, #0
 8006242:	d009      	beq.n	8006258 <validateAnswer+0xd0>
    {
    	modH->u16errCnt ++;
 8006244:	687b      	ldr	r3, [r7, #4]
 8006246:	f8b3 30a0 	ldrh.w	r3, [r3, #160]	@ 0xa0
 800624a:	3301      	adds	r3, #1
 800624c:	b29a      	uxth	r2, r3
 800624e:	687b      	ldr	r3, [r7, #4]
 8006250:	f8a3 20a0 	strh.w	r2, [r3, #160]	@ 0xa0
        return EXC_FUNC_CODE;
 8006254:	2301      	movs	r3, #1
 8006256:	e000      	b.n	800625a <validateAnswer+0xd2>
    }

    return 0; // OK, no exception code thrown
 8006258:	2300      	movs	r3, #0
}
 800625a:	4618      	mov	r0, r3
 800625c:	3710      	adds	r7, #16
 800625e:	46bd      	mov	sp, r7
 8006260:	bd80      	pop	{r7, pc}
 8006262:	bf00      	nop
 8006264:	0800b004 	.word	0x0800b004

08006268 <getRxBuffer>:
 *
 * @return buffer size if OK, ERR_BUFF_OVERFLOW if u8BufferSize >= MAX_BUFFER
 * @ingroup buffer
 */
int16_t getRxBuffer(modbusHandler_t *modH)
{
 8006268:	b580      	push	{r7, lr}
 800626a:	b084      	sub	sp, #16
 800626c:	af00      	add	r7, sp, #0
 800626e:	6078      	str	r0, [r7, #4]

    int16_t i16result;

    if(modH->xTypeHW == USART_HW)
 8006270:	687b      	ldr	r3, [r7, #4]
 8006272:	f893 3144 	ldrb.w	r3, [r3, #324]	@ 0x144
 8006276:	2b01      	cmp	r3, #1
 8006278:	d104      	bne.n	8006284 <getRxBuffer+0x1c>
    {
    	HAL_UART_AbortReceive_IT(modH->port); // disable interrupts to avoid race conditions on serial port
 800627a:	687b      	ldr	r3, [r7, #4]
 800627c:	685b      	ldr	r3, [r3, #4]
 800627e:	4618      	mov	r0, r3
 8006280:	f7fd fcd8 	bl	8003c34 <HAL_UART_AbortReceive_IT>
    }

	if (modH->xBufferRX.overflow)
 8006284:	687b      	ldr	r3, [r7, #4]
 8006286:	f893 3143 	ldrb.w	r3, [r3, #323]	@ 0x143
 800628a:	2b00      	cmp	r3, #0
 800628c:	d007      	beq.n	800629e <getRxBuffer+0x36>
    {
       	RingClear(&modH->xBufferRX); // clean up the overflowed buffer
 800628e:	687b      	ldr	r3, [r7, #4]
 8006290:	33c0      	adds	r3, #192	@ 0xc0
 8006292:	4618      	mov	r0, r3
 8006294:	f7ff f9b8 	bl	8005608 <RingClear>
       	i16result =  ERR_BUFF_OVERFLOW;
 8006298:	230c      	movs	r3, #12
 800629a:	81fb      	strh	r3, [r7, #14]
 800629c:	e019      	b.n	80062d2 <getRxBuffer+0x6a>
    }
	else
	{
		modH->u8BufferSize = RingGetAllBytes(&modH->xBufferRX, modH->u8Buffer);
 800629e:	687b      	ldr	r3, [r7, #4]
 80062a0:	f103 02c0 	add.w	r2, r3, #192	@ 0xc0
 80062a4:	687b      	ldr	r3, [r7, #4]
 80062a6:	3313      	adds	r3, #19
 80062a8:	4619      	mov	r1, r3
 80062aa:	4610      	mov	r0, r2
 80062ac:	f7ff f946 	bl	800553c <RingGetAllBytes>
 80062b0:	4603      	mov	r3, r0
 80062b2:	461a      	mov	r2, r3
 80062b4:	687b      	ldr	r3, [r7, #4]
 80062b6:	f883 2093 	strb.w	r2, [r3, #147]	@ 0x93
		modH->u16InCnt++;
 80062ba:	687b      	ldr	r3, [r7, #4]
 80062bc:	f8b3 309c 	ldrh.w	r3, [r3, #156]	@ 0x9c
 80062c0:	3301      	adds	r3, #1
 80062c2:	b29a      	uxth	r2, r3
 80062c4:	687b      	ldr	r3, [r7, #4]
 80062c6:	f8a3 209c 	strh.w	r2, [r3, #156]	@ 0x9c
		i16result = modH->u8BufferSize;
 80062ca:	687b      	ldr	r3, [r7, #4]
 80062cc:	f893 3093 	ldrb.w	r3, [r3, #147]	@ 0x93
 80062d0:	81fb      	strh	r3, [r7, #14]
	}

	if(modH->xTypeHW == USART_HW)
 80062d2:	687b      	ldr	r3, [r7, #4]
 80062d4:	f893 3144 	ldrb.w	r3, [r3, #324]	@ 0x144
 80062d8:	2b01      	cmp	r3, #1
 80062da:	d107      	bne.n	80062ec <getRxBuffer+0x84>
	{
		HAL_UART_Receive_IT(modH->port, &modH->dataRX, 1);
 80062dc:	687b      	ldr	r3, [r7, #4]
 80062de:	6858      	ldr	r0, [r3, #4]
 80062e0:	687b      	ldr	r3, [r7, #4]
 80062e2:	33a6      	adds	r3, #166	@ 0xa6
 80062e4:	2201      	movs	r2, #1
 80062e6:	4619      	mov	r1, r3
 80062e8:	f7fd fb37 	bl	800395a <HAL_UART_Receive_IT>
	}

    return i16result;
 80062ec:	f9b7 300e 	ldrsh.w	r3, [r7, #14]
}
 80062f0:	4618      	mov	r0, r3
 80062f2:	3710      	adds	r7, #16
 80062f4:	46bd      	mov	sp, r7
 80062f6:	bd80      	pop	{r7, pc}

080062f8 <validateRequest>:
 *
 * @return 0 if OK, EXCEPTION if anything fails
 * @ingroup modH Modbus handler
 */
uint8_t validateRequest(modbusHandler_t *modH)
{
 80062f8:	b580      	push	{r7, lr}
 80062fa:	b084      	sub	sp, #16
 80062fc:	af00      	add	r7, sp, #0
 80062fe:	6078      	str	r0, [r7, #4]
	    		return ERR_BAD_CRC;
	    		}
	    }
#else
	    uint16_t u16MsgCRC;
	    u16MsgCRC= ((modH->u8Buffer[modH->u8BufferSize - 2] << 8)
 8006300:	687b      	ldr	r3, [r7, #4]
 8006302:	f893 3093 	ldrb.w	r3, [r3, #147]	@ 0x93
 8006306:	3b02      	subs	r3, #2
 8006308:	687a      	ldr	r2, [r7, #4]
 800630a:	4413      	add	r3, r2
 800630c:	7cdb      	ldrb	r3, [r3, #19]
	    		   	         | modH->u8Buffer[modH->u8BufferSize - 1]); // combine the crc Low & High bytes
 800630e:	b21b      	sxth	r3, r3
 8006310:	021b      	lsls	r3, r3, #8
 8006312:	b21a      	sxth	r2, r3
 8006314:	687b      	ldr	r3, [r7, #4]
 8006316:	f893 3093 	ldrb.w	r3, [r3, #147]	@ 0x93
 800631a:	3b01      	subs	r3, #1
 800631c:	6879      	ldr	r1, [r7, #4]
 800631e:	440b      	add	r3, r1
 8006320:	7cdb      	ldrb	r3, [r3, #19]
 8006322:	b21b      	sxth	r3, r3
 8006324:	4313      	orrs	r3, r2
 8006326:	b21b      	sxth	r3, r3
	    u16MsgCRC= ((modH->u8Buffer[modH->u8BufferSize - 2] << 8)
 8006328:	813b      	strh	r3, [r7, #8]


	    if ( calcCRC( modH->u8Buffer,  modH->u8BufferSize-2 ) != u16MsgCRC )
 800632a:	687b      	ldr	r3, [r7, #4]
 800632c:	f103 0213 	add.w	r2, r3, #19
 8006330:	687b      	ldr	r3, [r7, #4]
 8006332:	f893 3093 	ldrb.w	r3, [r3, #147]	@ 0x93
 8006336:	3b02      	subs	r3, #2
 8006338:	b2db      	uxtb	r3, r3
 800633a:	4619      	mov	r1, r3
 800633c:	4610      	mov	r0, r2
 800633e:	f000 f937 	bl	80065b0 <calcCRC>
 8006342:	4603      	mov	r3, r0
 8006344:	461a      	mov	r2, r3
 8006346:	893b      	ldrh	r3, [r7, #8]
 8006348:	4293      	cmp	r3, r2
 800634a:	d009      	beq.n	8006360 <validateRequest+0x68>
	    {
	       		modH->u16errCnt ++;
 800634c:	687b      	ldr	r3, [r7, #4]
 800634e:	f8b3 30a0 	ldrh.w	r3, [r3, #160]	@ 0xa0
 8006352:	3301      	adds	r3, #1
 8006354:	b29a      	uxth	r2, r3
 8006356:	687b      	ldr	r3, [r7, #4]
 8006358:	f8a3 20a0 	strh.w	r2, [r3, #160]	@ 0xa0
	       		return ERR_BAD_CRC;
 800635c:	230d      	movs	r3, #13
 800635e:	e10e      	b.n	800657e <validateRequest+0x286>


#endif

	    // check fct code
	    bool isSupported = false;
 8006360:	2300      	movs	r3, #0
 8006362:	73fb      	strb	r3, [r7, #15]
	    for (uint8_t i = 0; i< sizeof( fctsupported ); i++)
 8006364:	2300      	movs	r3, #0
 8006366:	73bb      	strb	r3, [r7, #14]
 8006368:	e00c      	b.n	8006384 <validateRequest+0x8c>
	    {
	        if (fctsupported[i] == modH->u8Buffer[FUNC])
 800636a:	7bbb      	ldrb	r3, [r7, #14]
 800636c:	4a86      	ldr	r2, [pc, #536]	@ (8006588 <validateRequest+0x290>)
 800636e:	5cd2      	ldrb	r2, [r2, r3]
 8006370:	687b      	ldr	r3, [r7, #4]
 8006372:	7d1b      	ldrb	r3, [r3, #20]
 8006374:	429a      	cmp	r2, r3
 8006376:	d102      	bne.n	800637e <validateRequest+0x86>
	        {
	            isSupported = 1;
 8006378:	2301      	movs	r3, #1
 800637a:	73fb      	strb	r3, [r7, #15]
	            break;
 800637c:	e005      	b.n	800638a <validateRequest+0x92>
	    for (uint8_t i = 0; i< sizeof( fctsupported ); i++)
 800637e:	7bbb      	ldrb	r3, [r7, #14]
 8006380:	3301      	adds	r3, #1
 8006382:	73bb      	strb	r3, [r7, #14]
 8006384:	7bbb      	ldrb	r3, [r7, #14]
 8006386:	2b07      	cmp	r3, #7
 8006388:	d9ef      	bls.n	800636a <validateRequest+0x72>
	        }
	    }
	    if (!isSupported)
 800638a:	7bfb      	ldrb	r3, [r7, #15]
 800638c:	f083 0301 	eor.w	r3, r3, #1
 8006390:	b2db      	uxtb	r3, r3
 8006392:	2b00      	cmp	r3, #0
 8006394:	d009      	beq.n	80063aa <validateRequest+0xb2>
	    {
	    	modH->u16errCnt ++;
 8006396:	687b      	ldr	r3, [r7, #4]
 8006398:	f8b3 30a0 	ldrh.w	r3, [r3, #160]	@ 0xa0
 800639c:	3301      	adds	r3, #1
 800639e:	b29a      	uxth	r2, r3
 80063a0:	687b      	ldr	r3, [r7, #4]
 80063a2:	f8a3 20a0 	strh.w	r2, [r3, #160]	@ 0xa0
	        return EXC_FUNC_CODE;
 80063a6:	2301      	movs	r3, #1
 80063a8:	e0e9      	b.n	800657e <validateRequest+0x286>
	    }

	    // check start address & nb range
	    uint16_t u16AdRegs = 0;
 80063aa:	2300      	movs	r3, #0
 80063ac:	81bb      	strh	r3, [r7, #12]
	    uint16_t u16NRegs = 0;
 80063ae:	2300      	movs	r3, #0
 80063b0:	817b      	strh	r3, [r7, #10]

	    //uint8_t u8regs;
	    switch ( modH->u8Buffer[ FUNC ] )
 80063b2:	687b      	ldr	r3, [r7, #4]
 80063b4:	7d1b      	ldrb	r3, [r3, #20]
 80063b6:	3b01      	subs	r3, #1
 80063b8:	2b0f      	cmp	r3, #15
 80063ba:	f200 80df 	bhi.w	800657c <validateRequest+0x284>
 80063be:	a201      	add	r2, pc, #4	@ (adr r2, 80063c4 <validateRequest+0xcc>)
 80063c0:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80063c4:	08006405 	.word	0x08006405
 80063c8:	08006405 	.word	0x08006405
 80063cc:	0800651d 	.word	0x0800651d
 80063d0:	0800651d 	.word	0x0800651d
 80063d4:	080064b1 	.word	0x080064b1
 80063d8:	080064f9 	.word	0x080064f9
 80063dc:	0800657d 	.word	0x0800657d
 80063e0:	0800657d 	.word	0x0800657d
 80063e4:	0800657d 	.word	0x0800657d
 80063e8:	0800657d 	.word	0x0800657d
 80063ec:	0800657d 	.word	0x0800657d
 80063f0:	0800657d 	.word	0x0800657d
 80063f4:	0800657d 	.word	0x0800657d
 80063f8:	0800657d 	.word	0x0800657d
 80063fc:	08006405 	.word	0x08006405
 8006400:	0800651d 	.word	0x0800651d
	    {
	    case MB_FC_READ_COILS:
	    case MB_FC_READ_DISCRETE_INPUT:
	    case MB_FC_WRITE_MULTIPLE_COILS:
	    	u16AdRegs = word( modH->u8Buffer[ ADD_HI ], modH->u8Buffer[ ADD_LO ]) / 16;
 8006404:	687b      	ldr	r3, [r7, #4]
 8006406:	7d5a      	ldrb	r2, [r3, #21]
 8006408:	687b      	ldr	r3, [r7, #4]
 800640a:	7d9b      	ldrb	r3, [r3, #22]
 800640c:	4619      	mov	r1, r3
 800640e:	4610      	mov	r0, r2
 8006410:	f000 f8bc 	bl	800658c <word>
 8006414:	4603      	mov	r3, r0
 8006416:	091b      	lsrs	r3, r3, #4
 8006418:	81bb      	strh	r3, [r7, #12]
	    	u16NRegs = word( modH->u8Buffer[ NB_HI ], modH->u8Buffer[ NB_LO ]) /16;
 800641a:	687b      	ldr	r3, [r7, #4]
 800641c:	7dda      	ldrb	r2, [r3, #23]
 800641e:	687b      	ldr	r3, [r7, #4]
 8006420:	7e1b      	ldrb	r3, [r3, #24]
 8006422:	4619      	mov	r1, r3
 8006424:	4610      	mov	r0, r2
 8006426:	f000 f8b1 	bl	800658c <word>
 800642a:	4603      	mov	r3, r0
 800642c:	091b      	lsrs	r3, r3, #4
 800642e:	817b      	strh	r3, [r7, #10]
	    	if(word( modH->u8Buffer[ NB_HI ], modH->u8Buffer[ NB_LO ]) % 16) u16NRegs++; // check for incomplete words
 8006430:	687b      	ldr	r3, [r7, #4]
 8006432:	7dda      	ldrb	r2, [r3, #23]
 8006434:	687b      	ldr	r3, [r7, #4]
 8006436:	7e1b      	ldrb	r3, [r3, #24]
 8006438:	4619      	mov	r1, r3
 800643a:	4610      	mov	r0, r2
 800643c:	f000 f8a6 	bl	800658c <word>
 8006440:	4603      	mov	r3, r0
 8006442:	f003 030f 	and.w	r3, r3, #15
 8006446:	b29b      	uxth	r3, r3
 8006448:	2b00      	cmp	r3, #0
 800644a:	d002      	beq.n	8006452 <validateRequest+0x15a>
 800644c:	897b      	ldrh	r3, [r7, #10]
 800644e:	3301      	adds	r3, #1
 8006450:	817b      	strh	r3, [r7, #10]
	    	// verify address range
	    	if((u16AdRegs + u16NRegs) > modH->u16regsize) return EXC_ADDR_RANGE;
 8006452:	89ba      	ldrh	r2, [r7, #12]
 8006454:	897b      	ldrh	r3, [r7, #10]
 8006456:	4413      	add	r3, r2
 8006458:	687a      	ldr	r2, [r7, #4]
 800645a:	f8b2 20a4 	ldrh.w	r2, [r2, #164]	@ 0xa4
 800645e:	4293      	cmp	r3, r2
 8006460:	dd01      	ble.n	8006466 <validateRequest+0x16e>
 8006462:	2302      	movs	r3, #2
 8006464:	e08b      	b.n	800657e <validateRequest+0x286>

	    	//verify answer frame size in bytes

	    	u16NRegs = word( modH->u8Buffer[ NB_HI ], modH->u8Buffer[ NB_LO ]) / 8;
 8006466:	687b      	ldr	r3, [r7, #4]
 8006468:	7dda      	ldrb	r2, [r3, #23]
 800646a:	687b      	ldr	r3, [r7, #4]
 800646c:	7e1b      	ldrb	r3, [r3, #24]
 800646e:	4619      	mov	r1, r3
 8006470:	4610      	mov	r0, r2
 8006472:	f000 f88b 	bl	800658c <word>
 8006476:	4603      	mov	r3, r0
 8006478:	08db      	lsrs	r3, r3, #3
 800647a:	817b      	strh	r3, [r7, #10]
	    	if(word( modH->u8Buffer[ NB_HI ], modH->u8Buffer[ NB_LO ]) % 8) u16NRegs++;
 800647c:	687b      	ldr	r3, [r7, #4]
 800647e:	7dda      	ldrb	r2, [r3, #23]
 8006480:	687b      	ldr	r3, [r7, #4]
 8006482:	7e1b      	ldrb	r3, [r3, #24]
 8006484:	4619      	mov	r1, r3
 8006486:	4610      	mov	r0, r2
 8006488:	f000 f880 	bl	800658c <word>
 800648c:	4603      	mov	r3, r0
 800648e:	f003 0307 	and.w	r3, r3, #7
 8006492:	b29b      	uxth	r3, r3
 8006494:	2b00      	cmp	r3, #0
 8006496:	d002      	beq.n	800649e <validateRequest+0x1a6>
 8006498:	897b      	ldrh	r3, [r7, #10]
 800649a:	3301      	adds	r3, #1
 800649c:	817b      	strh	r3, [r7, #10]
	    	u16NRegs = u16NRegs + 5; // adding the header  and CRC ( Slave address + Function code  + number of data bytes to follow + 2-byte CRC )
 800649e:	897b      	ldrh	r3, [r7, #10]
 80064a0:	3305      	adds	r3, #5
 80064a2:	817b      	strh	r3, [r7, #10]
	        if(u16NRegs > 256) return EXC_REGS_QUANT;
 80064a4:	897b      	ldrh	r3, [r7, #10]
 80064a6:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 80064aa:	d960      	bls.n	800656e <validateRequest+0x276>
 80064ac:	2303      	movs	r3, #3
 80064ae:	e066      	b.n	800657e <validateRequest+0x286>

	        break;
	    case MB_FC_WRITE_COIL:
	    	u16AdRegs = word( modH->u8Buffer[ ADD_HI ], modH->u8Buffer[ ADD_LO ]) / 16;
 80064b0:	687b      	ldr	r3, [r7, #4]
 80064b2:	7d5a      	ldrb	r2, [r3, #21]
 80064b4:	687b      	ldr	r3, [r7, #4]
 80064b6:	7d9b      	ldrb	r3, [r3, #22]
 80064b8:	4619      	mov	r1, r3
 80064ba:	4610      	mov	r0, r2
 80064bc:	f000 f866 	bl	800658c <word>
 80064c0:	4603      	mov	r3, r0
 80064c2:	091b      	lsrs	r3, r3, #4
 80064c4:	81bb      	strh	r3, [r7, #12]
	    	if(word( modH->u8Buffer[ ADD_HI ], modH->u8Buffer[ ADD_LO ]) % 16) u16AdRegs++;	// check for incomplete words
 80064c6:	687b      	ldr	r3, [r7, #4]
 80064c8:	7d5a      	ldrb	r2, [r3, #21]
 80064ca:	687b      	ldr	r3, [r7, #4]
 80064cc:	7d9b      	ldrb	r3, [r3, #22]
 80064ce:	4619      	mov	r1, r3
 80064d0:	4610      	mov	r0, r2
 80064d2:	f000 f85b 	bl	800658c <word>
 80064d6:	4603      	mov	r3, r0
 80064d8:	f003 030f 	and.w	r3, r3, #15
 80064dc:	b29b      	uxth	r3, r3
 80064de:	2b00      	cmp	r3, #0
 80064e0:	d002      	beq.n	80064e8 <validateRequest+0x1f0>
 80064e2:	89bb      	ldrh	r3, [r7, #12]
 80064e4:	3301      	adds	r3, #1
 80064e6:	81bb      	strh	r3, [r7, #12]
	        if (u16AdRegs >= modH->u16regsize) return EXC_ADDR_RANGE;
 80064e8:	687b      	ldr	r3, [r7, #4]
 80064ea:	f8b3 30a4 	ldrh.w	r3, [r3, #164]	@ 0xa4
 80064ee:	89ba      	ldrh	r2, [r7, #12]
 80064f0:	429a      	cmp	r2, r3
 80064f2:	d33e      	bcc.n	8006572 <validateRequest+0x27a>
 80064f4:	2302      	movs	r3, #2
 80064f6:	e042      	b.n	800657e <validateRequest+0x286>
	        break;
	    case MB_FC_WRITE_REGISTER :
	    	u16AdRegs = word( modH->u8Buffer[ ADD_HI ], modH->u8Buffer[ ADD_LO ]);
 80064f8:	687b      	ldr	r3, [r7, #4]
 80064fa:	7d5a      	ldrb	r2, [r3, #21]
 80064fc:	687b      	ldr	r3, [r7, #4]
 80064fe:	7d9b      	ldrb	r3, [r3, #22]
 8006500:	4619      	mov	r1, r3
 8006502:	4610      	mov	r0, r2
 8006504:	f000 f842 	bl	800658c <word>
 8006508:	4603      	mov	r3, r0
 800650a:	81bb      	strh	r3, [r7, #12]
	        if (u16AdRegs >= modH-> u16regsize) return EXC_ADDR_RANGE;
 800650c:	687b      	ldr	r3, [r7, #4]
 800650e:	f8b3 30a4 	ldrh.w	r3, [r3, #164]	@ 0xa4
 8006512:	89ba      	ldrh	r2, [r7, #12]
 8006514:	429a      	cmp	r2, r3
 8006516:	d32e      	bcc.n	8006576 <validateRequest+0x27e>
 8006518:	2302      	movs	r3, #2
 800651a:	e030      	b.n	800657e <validateRequest+0x286>
	        break;
	    case MB_FC_READ_REGISTERS :
	    case MB_FC_READ_INPUT_REGISTER :
	    case MB_FC_WRITE_MULTIPLE_REGISTERS :
	    	u16AdRegs = word( modH->u8Buffer[ ADD_HI ], modH->u8Buffer[ ADD_LO ]);
 800651c:	687b      	ldr	r3, [r7, #4]
 800651e:	7d5a      	ldrb	r2, [r3, #21]
 8006520:	687b      	ldr	r3, [r7, #4]
 8006522:	7d9b      	ldrb	r3, [r3, #22]
 8006524:	4619      	mov	r1, r3
 8006526:	4610      	mov	r0, r2
 8006528:	f000 f830 	bl	800658c <word>
 800652c:	4603      	mov	r3, r0
 800652e:	81bb      	strh	r3, [r7, #12]
	        u16NRegs = word( modH->u8Buffer[ NB_HI ], modH->u8Buffer[ NB_LO ]);
 8006530:	687b      	ldr	r3, [r7, #4]
 8006532:	7dda      	ldrb	r2, [r3, #23]
 8006534:	687b      	ldr	r3, [r7, #4]
 8006536:	7e1b      	ldrb	r3, [r3, #24]
 8006538:	4619      	mov	r1, r3
 800653a:	4610      	mov	r0, r2
 800653c:	f000 f826 	bl	800658c <word>
 8006540:	4603      	mov	r3, r0
 8006542:	817b      	strh	r3, [r7, #10]
	        if (( u16AdRegs + u16NRegs ) > modH->u16regsize) return EXC_ADDR_RANGE;
 8006544:	89ba      	ldrh	r2, [r7, #12]
 8006546:	897b      	ldrh	r3, [r7, #10]
 8006548:	4413      	add	r3, r2
 800654a:	687a      	ldr	r2, [r7, #4]
 800654c:	f8b2 20a4 	ldrh.w	r2, [r2, #164]	@ 0xa4
 8006550:	4293      	cmp	r3, r2
 8006552:	dd01      	ble.n	8006558 <validateRequest+0x260>
 8006554:	2302      	movs	r3, #2
 8006556:	e012      	b.n	800657e <validateRequest+0x286>

	        //verify answer frame size in bytes
	        u16NRegs = u16NRegs*2 + 5; // adding the header  and CRC
 8006558:	897b      	ldrh	r3, [r7, #10]
 800655a:	005b      	lsls	r3, r3, #1
 800655c:	b29b      	uxth	r3, r3
 800655e:	3305      	adds	r3, #5
 8006560:	817b      	strh	r3, [r7, #10]
	        if ( u16NRegs > 256 ) return EXC_REGS_QUANT;
 8006562:	897b      	ldrh	r3, [r7, #10]
 8006564:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8006568:	d907      	bls.n	800657a <validateRequest+0x282>
 800656a:	2303      	movs	r3, #3
 800656c:	e007      	b.n	800657e <validateRequest+0x286>
	        break;
 800656e:	bf00      	nop
 8006570:	e004      	b.n	800657c <validateRequest+0x284>
	        break;
 8006572:	bf00      	nop
 8006574:	e002      	b.n	800657c <validateRequest+0x284>
	        break;
 8006576:	bf00      	nop
 8006578:	e000      	b.n	800657c <validateRequest+0x284>
	        break;
 800657a:	bf00      	nop
	    }
	    return 0; // OK, no exception code thrown
 800657c:	2300      	movs	r3, #0

}
 800657e:	4618      	mov	r0, r3
 8006580:	3710      	adds	r7, #16
 8006582:	46bd      	mov	sp, r7
 8006584:	bd80      	pop	{r7, pc}
 8006586:	bf00      	nop
 8006588:	0800b004 	.word	0x0800b004

0800658c <word>:
 * @return uint16_t (word)
 * @ingroup H  Most significant byte
 * @ingroup L  Less significant byte
 */
uint16_t word(uint8_t H, uint8_t L)
{
 800658c:	b480      	push	{r7}
 800658e:	b085      	sub	sp, #20
 8006590:	af00      	add	r7, sp, #0
 8006592:	4603      	mov	r3, r0
 8006594:	460a      	mov	r2, r1
 8006596:	71fb      	strb	r3, [r7, #7]
 8006598:	4613      	mov	r3, r2
 800659a:	71bb      	strb	r3, [r7, #6]
	bytesFields W;
	W.u8[0] = L;
 800659c:	79bb      	ldrb	r3, [r7, #6]
 800659e:	733b      	strb	r3, [r7, #12]
	W.u8[1] = H;
 80065a0:	79fb      	ldrb	r3, [r7, #7]
 80065a2:	737b      	strb	r3, [r7, #13]

	return W.u16[0];
 80065a4:	89bb      	ldrh	r3, [r7, #12]
}
 80065a6:	4618      	mov	r0, r3
 80065a8:	3714      	adds	r7, #20
 80065aa:	46bd      	mov	sp, r7
 80065ac:	bc80      	pop	{r7}
 80065ae:	4770      	bx	lr

080065b0 <calcCRC>:
 * @return uint16_t calculated CRC value for the message
 * @ingroup Buffer
 * @ingroup u8length
 */
uint16_t calcCRC(uint8_t *Buffer, uint8_t u8length)
{
 80065b0:	b480      	push	{r7}
 80065b2:	b087      	sub	sp, #28
 80065b4:	af00      	add	r7, sp, #0
 80065b6:	6078      	str	r0, [r7, #4]
 80065b8:	460b      	mov	r3, r1
 80065ba:	70fb      	strb	r3, [r7, #3]
    unsigned int temp, temp2, flag;
    temp = 0xFFFF;
 80065bc:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 80065c0:	617b      	str	r3, [r7, #20]
    for (unsigned char i = 0; i < u8length; i++)
 80065c2:	2300      	movs	r3, #0
 80065c4:	74fb      	strb	r3, [r7, #19]
 80065c6:	e023      	b.n	8006610 <calcCRC+0x60>
    {
        temp = temp ^ Buffer[i];
 80065c8:	7cfb      	ldrb	r3, [r7, #19]
 80065ca:	687a      	ldr	r2, [r7, #4]
 80065cc:	4413      	add	r3, r2
 80065ce:	781b      	ldrb	r3, [r3, #0]
 80065d0:	461a      	mov	r2, r3
 80065d2:	697b      	ldr	r3, [r7, #20]
 80065d4:	4053      	eors	r3, r2
 80065d6:	617b      	str	r3, [r7, #20]
        for (unsigned char j = 1; j <= 8; j++)
 80065d8:	2301      	movs	r3, #1
 80065da:	74bb      	strb	r3, [r7, #18]
 80065dc:	e012      	b.n	8006604 <calcCRC+0x54>
        {
            flag = temp & 0x0001;
 80065de:	697b      	ldr	r3, [r7, #20]
 80065e0:	f003 0301 	and.w	r3, r3, #1
 80065e4:	60bb      	str	r3, [r7, #8]
            temp >>=1;
 80065e6:	697b      	ldr	r3, [r7, #20]
 80065e8:	085b      	lsrs	r3, r3, #1
 80065ea:	617b      	str	r3, [r7, #20]
            if (flag)
 80065ec:	68bb      	ldr	r3, [r7, #8]
 80065ee:	2b00      	cmp	r3, #0
 80065f0:	d005      	beq.n	80065fe <calcCRC+0x4e>
                temp ^= 0xA001;
 80065f2:	697b      	ldr	r3, [r7, #20]
 80065f4:	f483 4320 	eor.w	r3, r3, #40960	@ 0xa000
 80065f8:	f083 0301 	eor.w	r3, r3, #1
 80065fc:	617b      	str	r3, [r7, #20]
        for (unsigned char j = 1; j <= 8; j++)
 80065fe:	7cbb      	ldrb	r3, [r7, #18]
 8006600:	3301      	adds	r3, #1
 8006602:	74bb      	strb	r3, [r7, #18]
 8006604:	7cbb      	ldrb	r3, [r7, #18]
 8006606:	2b08      	cmp	r3, #8
 8006608:	d9e9      	bls.n	80065de <calcCRC+0x2e>
    for (unsigned char i = 0; i < u8length; i++)
 800660a:	7cfb      	ldrb	r3, [r7, #19]
 800660c:	3301      	adds	r3, #1
 800660e:	74fb      	strb	r3, [r7, #19]
 8006610:	7cfa      	ldrb	r2, [r7, #19]
 8006612:	78fb      	ldrb	r3, [r7, #3]
 8006614:	429a      	cmp	r2, r3
 8006616:	d3d7      	bcc.n	80065c8 <calcCRC+0x18>
        }
    }
    // Reverse byte order.
    temp2 = temp >> 8;
 8006618:	697b      	ldr	r3, [r7, #20]
 800661a:	0a1b      	lsrs	r3, r3, #8
 800661c:	60fb      	str	r3, [r7, #12]
    temp = (temp << 8) | temp2;
 800661e:	697b      	ldr	r3, [r7, #20]
 8006620:	021b      	lsls	r3, r3, #8
 8006622:	68fa      	ldr	r2, [r7, #12]
 8006624:	4313      	orrs	r3, r2
 8006626:	617b      	str	r3, [r7, #20]
    temp &= 0xFFFF;
 8006628:	697b      	ldr	r3, [r7, #20]
 800662a:	b29b      	uxth	r3, r3
 800662c:	617b      	str	r3, [r7, #20]
    // the returned value is already swapped
    // crcLo byte is first & crcHi byte is last
    return temp;
 800662e:	697b      	ldr	r3, [r7, #20]
 8006630:	b29b      	uxth	r3, r3

}
 8006632:	4618      	mov	r0, r3
 8006634:	371c      	adds	r7, #28
 8006636:	46bd      	mov	sp, r7
 8006638:	bc80      	pop	{r7}
 800663a:	4770      	bx	lr

0800663c <buildException>:
 *
 * @ingroup u8exception exception number
 * @ingroup modH modbus handler
 */
void buildException( uint8_t u8exception, modbusHandler_t *modH )
{
 800663c:	b480      	push	{r7}
 800663e:	b085      	sub	sp, #20
 8006640:	af00      	add	r7, sp, #0
 8006642:	4603      	mov	r3, r0
 8006644:	6039      	str	r1, [r7, #0]
 8006646:	71fb      	strb	r3, [r7, #7]
    uint8_t u8func = modH->u8Buffer[ FUNC ];  // get the original FUNC code
 8006648:	683b      	ldr	r3, [r7, #0]
 800664a:	7d1b      	ldrb	r3, [r3, #20]
 800664c:	73fb      	strb	r3, [r7, #15]

    modH->u8Buffer[ ID ]      = modH->u8id;
 800664e:	683b      	ldr	r3, [r7, #0]
 8006650:	7a1a      	ldrb	r2, [r3, #8]
 8006652:	683b      	ldr	r3, [r7, #0]
 8006654:	74da      	strb	r2, [r3, #19]
    modH->u8Buffer[ FUNC ]    = u8func + 0x80;
 8006656:	7bfb      	ldrb	r3, [r7, #15]
 8006658:	3b80      	subs	r3, #128	@ 0x80
 800665a:	b2da      	uxtb	r2, r3
 800665c:	683b      	ldr	r3, [r7, #0]
 800665e:	751a      	strb	r2, [r3, #20]
    modH->u8Buffer[ 2 ]       = u8exception;
 8006660:	683b      	ldr	r3, [r7, #0]
 8006662:	79fa      	ldrb	r2, [r7, #7]
 8006664:	755a      	strb	r2, [r3, #21]
    modH->u8BufferSize         = EXCEPTION_SIZE;
 8006666:	683b      	ldr	r3, [r7, #0]
 8006668:	2203      	movs	r2, #3
 800666a:	f883 2093 	strb.w	r2, [r3, #147]	@ 0x93
}
 800666e:	bf00      	nop
 8006670:	3714      	adds	r7, #20
 8006672:	46bd      	mov	sp, r7
 8006674:	bc80      	pop	{r7}
 8006676:	4770      	bx	lr

08006678 <sendTxBuffer>:
 *
 * @return nothing
 * @ingroup modH Modbus handler
 */
static void sendTxBuffer(modbusHandler_t *modH)
{
 8006678:	b590      	push	{r4, r7, lr}
 800667a:	b087      	sub	sp, #28
 800667c:	af02      	add	r7, sp, #8
 800667e:	6078      	str	r0, [r7, #4]
    // when in slaveType and u8AddressMode == ADDRESS_BROADCAST, do not send anything
    if (modH->uModbusType == MB_SLAVE && modH->u8AddressMode == ADDRESS_BROADCAST)
 8006680:	687b      	ldr	r3, [r7, #4]
 8006682:	781b      	ldrb	r3, [r3, #0]
 8006684:	2b03      	cmp	r3, #3
 8006686:	d111      	bne.n	80066ac <sendTxBuffer+0x34>
 8006688:	687b      	ldr	r3, [r7, #4]
 800668a:	f893 30a8 	ldrb.w	r3, [r3, #168]	@ 0xa8
 800668e:	2b00      	cmp	r3, #0
 8006690:	d10c      	bne.n	80066ac <sendTxBuffer+0x34>
    {
        modH->u8BufferSize = 0;
 8006692:	687b      	ldr	r3, [r7, #4]
 8006694:	2200      	movs	r2, #0
 8006696:	f883 2093 	strb.w	r2, [r3, #147]	@ 0x93
        // increase message counter
        modH->u16OutCnt++;
 800669a:	687b      	ldr	r3, [r7, #4]
 800669c:	f8b3 309e 	ldrh.w	r3, [r3, #158]	@ 0x9e
 80066a0:	3301      	adds	r3, #1
 80066a2:	b29a      	uxth	r2, r3
 80066a4:	687b      	ldr	r3, [r7, #4]
 80066a6:	f8a3 209e 	strh.w	r2, [r3, #158]	@ 0x9e
        return;
 80066aa:	e097      	b.n	80067dc <sendTxBuffer+0x164>
#if  ENABLE_TCP == 1
if(modH->xTypeHW != TCP_HW)
	 {
#endif

	uint16_t u16crc = calcCRC(modH->u8Buffer, modH->u8BufferSize);
 80066ac:	687b      	ldr	r3, [r7, #4]
 80066ae:	f103 0213 	add.w	r2, r3, #19
 80066b2:	687b      	ldr	r3, [r7, #4]
 80066b4:	f893 3093 	ldrb.w	r3, [r3, #147]	@ 0x93
 80066b8:	4619      	mov	r1, r3
 80066ba:	4610      	mov	r0, r2
 80066bc:	f7ff ff78 	bl	80065b0 <calcCRC>
 80066c0:	4603      	mov	r3, r0
 80066c2:	81fb      	strh	r3, [r7, #14]
    modH->u8Buffer[ modH->u8BufferSize ] = u16crc >> 8;
 80066c4:	89fb      	ldrh	r3, [r7, #14]
 80066c6:	0a1b      	lsrs	r3, r3, #8
 80066c8:	b29a      	uxth	r2, r3
 80066ca:	687b      	ldr	r3, [r7, #4]
 80066cc:	f893 3093 	ldrb.w	r3, [r3, #147]	@ 0x93
 80066d0:	4619      	mov	r1, r3
 80066d2:	b2d2      	uxtb	r2, r2
 80066d4:	687b      	ldr	r3, [r7, #4]
 80066d6:	440b      	add	r3, r1
 80066d8:	74da      	strb	r2, [r3, #19]
    modH->u8BufferSize++;
 80066da:	687b      	ldr	r3, [r7, #4]
 80066dc:	f893 3093 	ldrb.w	r3, [r3, #147]	@ 0x93
 80066e0:	3301      	adds	r3, #1
 80066e2:	b2da      	uxtb	r2, r3
 80066e4:	687b      	ldr	r3, [r7, #4]
 80066e6:	f883 2093 	strb.w	r2, [r3, #147]	@ 0x93
    modH->u8Buffer[ modH->u8BufferSize ] = u16crc & 0x00ff;
 80066ea:	687b      	ldr	r3, [r7, #4]
 80066ec:	f893 3093 	ldrb.w	r3, [r3, #147]	@ 0x93
 80066f0:	4619      	mov	r1, r3
 80066f2:	89fb      	ldrh	r3, [r7, #14]
 80066f4:	b2da      	uxtb	r2, r3
 80066f6:	687b      	ldr	r3, [r7, #4]
 80066f8:	440b      	add	r3, r1
 80066fa:	74da      	strb	r2, [r3, #19]
    modH->u8BufferSize++;
 80066fc:	687b      	ldr	r3, [r7, #4]
 80066fe:	f893 3093 	ldrb.w	r3, [r3, #147]	@ 0x93
 8006702:	3301      	adds	r3, #1
 8006704:	b2da      	uxtb	r2, r3
 8006706:	687b      	ldr	r3, [r7, #4]
 8006708:	f883 2093 	strb.w	r2, [r3, #147]	@ 0x93
#if ENABLE_USB_CDC == 1 || ENABLE_TCP == 1
    if(modH->xTypeHW == USART_HW || modH->xTypeHW == USART_HW_DMA )
    {
#endif

    	if (modH->EN_Port != NULL)
 800670c:	687b      	ldr	r3, [r7, #4]
 800670e:	68db      	ldr	r3, [r3, #12]
 8006710:	2b00      	cmp	r3, #0
 8006712:	d00c      	beq.n	800672e <sendTxBuffer+0xb6>
        {
    		//enable transmitter, disable receiver to avoid echo on RS485 transceivers
    		HAL_HalfDuplex_EnableTransmitter(modH->port);
 8006714:	687b      	ldr	r3, [r7, #4]
 8006716:	685b      	ldr	r3, [r3, #4]
 8006718:	4618      	mov	r0, r3
 800671a:	f7fd fdea 	bl	80042f2 <HAL_HalfDuplex_EnableTransmitter>
    		HAL_GPIO_WritePin(modH->EN_Port, modH->EN_Pin, GPIO_PIN_SET);
 800671e:	687b      	ldr	r3, [r7, #4]
 8006720:	68d8      	ldr	r0, [r3, #12]
 8006722:	687b      	ldr	r3, [r7, #4]
 8006724:	8a1b      	ldrh	r3, [r3, #16]
 8006726:	2201      	movs	r2, #1
 8006728:	4619      	mov	r1, r3
 800672a:	f7fb fffc 	bl	8002726 <HAL_GPIO_WritePin>
        }

#if ENABLE_USART_DMA ==1
    	if(modH->xTypeHW == USART_HW)
 800672e:	687b      	ldr	r3, [r7, #4]
 8006730:	f893 3144 	ldrb.w	r3, [r3, #324]	@ 0x144
 8006734:	2b01      	cmp	r3, #1
 8006736:	d10b      	bne.n	8006750 <sendTxBuffer+0xd8>
    	{
#endif
    		// transfer buffer to serial line IT
    		HAL_UART_Transmit_IT(modH->port, modH->u8Buffer,  modH->u8BufferSize);
 8006738:	687b      	ldr	r3, [r7, #4]
 800673a:	6858      	ldr	r0, [r3, #4]
 800673c:	687b      	ldr	r3, [r7, #4]
 800673e:	f103 0113 	add.w	r1, r3, #19
 8006742:	687b      	ldr	r3, [r7, #4]
 8006744:	f893 3093 	ldrb.w	r3, [r3, #147]	@ 0x93
 8006748:	461a      	mov	r2, r3
 800674a:	f7fd f8d1 	bl	80038f0 <HAL_UART_Transmit_IT>
 800674e:	e00a      	b.n	8006766 <sendTxBuffer+0xee>
#if ENABLE_USART_DMA ==1
    	}
        else
        {
        	//transfer buffer to serial line DMA
        	HAL_UART_Transmit_DMA(modH->port, modH->u8Buffer, modH->u8BufferSize);
 8006750:	687b      	ldr	r3, [r7, #4]
 8006752:	6858      	ldr	r0, [r3, #4]
 8006754:	687b      	ldr	r3, [r7, #4]
 8006756:	f103 0113 	add.w	r1, r3, #19
 800675a:	687b      	ldr	r3, [r7, #4]
 800675c:	f893 3093 	ldrb.w	r3, [r3, #147]	@ 0x93
 8006760:	461a      	mov	r2, r3
 8006762:	f7fd f91f 	bl	80039a4 <HAL_UART_Transmit_DMA>

        }
#endif

        ulTaskNotifyTake(pdTRUE, 250); //wait notification from TXE interrupt
 8006766:	21fa      	movs	r1, #250	@ 0xfa
 8006768:	2001      	movs	r0, #1
 800676a:	f003 f839 	bl	80097e0 <ulTaskNotifyTake>
*/
#if defined(STM32H7)  || defined(STM32F3) || defined(STM32L4) || defined(STM32L082xx) || defined(STM32F7) || defined(STM32WB) || defined(STM32G070xx) || defined(STM32F0) || defined(STM32G431xx) || defined(STM32H5)
          while((modH->port->Instance->ISR & USART_ISR_TC) ==0 )
#else
          // F429, F103, L152 ...
	  while((modH->port->Instance->SR & USART_SR_TC) ==0 )
 800676e:	bf00      	nop
 8006770:	687b      	ldr	r3, [r7, #4]
 8006772:	685b      	ldr	r3, [r3, #4]
 8006774:	681b      	ldr	r3, [r3, #0]
 8006776:	681b      	ldr	r3, [r3, #0]
 8006778:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800677c:	2b00      	cmp	r3, #0
 800677e:	d0f7      	beq.n	8006770 <sendTxBuffer+0xf8>
         {
 	        //block the task until the the last byte is send out of the shifting buffer in USART
         }


         if (modH->EN_Port != NULL)
 8006780:	687b      	ldr	r3, [r7, #4]
 8006782:	68db      	ldr	r3, [r3, #12]
 8006784:	2b00      	cmp	r3, #0
 8006786:	d00c      	beq.n	80067a2 <sendTxBuffer+0x12a>
         {

             //return RS485 transceiver to receive mode
        	 HAL_GPIO_WritePin(modH->EN_Port, modH->EN_Pin, GPIO_PIN_RESET);
 8006788:	687b      	ldr	r3, [r7, #4]
 800678a:	68d8      	ldr	r0, [r3, #12]
 800678c:	687b      	ldr	r3, [r7, #4]
 800678e:	8a1b      	ldrh	r3, [r3, #16]
 8006790:	2200      	movs	r2, #0
 8006792:	4619      	mov	r1, r3
 8006794:	f7fb ffc7 	bl	8002726 <HAL_GPIO_WritePin>
        	 //enable receiver, disable transmitter
        	 HAL_HalfDuplex_EnableReceiver(modH->port);
 8006798:	687b      	ldr	r3, [r7, #4]
 800679a:	685b      	ldr	r3, [r3, #4]
 800679c:	4618      	mov	r0, r3
 800679e:	f7fd fddb 	bl	8004358 <HAL_HalfDuplex_EnableReceiver>

         }

         // set timeout for master query
         if(modH->uModbusType == MB_MASTER )
 80067a2:	687b      	ldr	r3, [r7, #4]
 80067a4:	781b      	ldrb	r3, [r3, #0]
 80067a6:	2b04      	cmp	r3, #4
 80067a8:	d10c      	bne.n	80067c4 <sendTxBuffer+0x14c>
         {
        	 xTimerReset(modH->xTimerTimeout,0);
 80067aa:	687b      	ldr	r3, [r7, #4]
 80067ac:	f8d3 40b8 	ldr.w	r4, [r3, #184]	@ 0xb8
 80067b0:	f002 fb24 	bl	8008dfc <xTaskGetTickCount>
 80067b4:	4602      	mov	r2, r0
 80067b6:	2300      	movs	r3, #0
 80067b8:	9300      	str	r3, [sp, #0]
 80067ba:	2300      	movs	r3, #0
 80067bc:	2102      	movs	r1, #2
 80067be:	4620      	mov	r0, r4
 80067c0:	f003 fafe 	bl	8009dc0 <xTimerGenericCommand>

#endif

#endif

     modH->u8BufferSize = 0;
 80067c4:	687b      	ldr	r3, [r7, #4]
 80067c6:	2200      	movs	r2, #0
 80067c8:	f883 2093 	strb.w	r2, [r3, #147]	@ 0x93
     // increase message counter
     modH->u16OutCnt++;
 80067cc:	687b      	ldr	r3, [r7, #4]
 80067ce:	f8b3 309e 	ldrh.w	r3, [r3, #158]	@ 0x9e
 80067d2:	3301      	adds	r3, #1
 80067d4:	b29a      	uxth	r2, r3
 80067d6:	687b      	ldr	r3, [r7, #4]
 80067d8:	f8a3 209e 	strh.w	r2, [r3, #158]	@ 0x9e


}
 80067dc:	3714      	adds	r7, #20
 80067de:	46bd      	mov	sp, r7
 80067e0:	bd90      	pop	{r4, r7, pc}

080067e2 <process_FC1>:
 *
 * @return u8BufferSize Response to master length
 * @ingroup discrete
 */
int8_t process_FC1(modbusHandler_t *modH )
{
 80067e2:	b580      	push	{r7, lr}
 80067e4:	b086      	sub	sp, #24
 80067e6:	af00      	add	r7, sp, #0
 80067e8:	6078      	str	r0, [r7, #4]
    uint8_t u8currentBit, u8bytesno, u8bitsno;
    uint8_t u8CopyBufferSize;
    uint16_t u16currentCoil, u16coil;

    // get the first and last coil from the message
    uint16_t u16StartCoil = word( modH->u8Buffer[ ADD_HI ], modH->u8Buffer[ ADD_LO ] );
 80067ea:	687b      	ldr	r3, [r7, #4]
 80067ec:	7d5a      	ldrb	r2, [r3, #21]
 80067ee:	687b      	ldr	r3, [r7, #4]
 80067f0:	7d9b      	ldrb	r3, [r3, #22]
 80067f2:	4619      	mov	r1, r3
 80067f4:	4610      	mov	r0, r2
 80067f6:	f7ff fec9 	bl	800658c <word>
 80067fa:	4603      	mov	r3, r0
 80067fc:	827b      	strh	r3, [r7, #18]
    uint16_t u16Coilno = word( modH->u8Buffer[ NB_HI ], modH->u8Buffer[ NB_LO ] );
 80067fe:	687b      	ldr	r3, [r7, #4]
 8006800:	7dda      	ldrb	r2, [r3, #23]
 8006802:	687b      	ldr	r3, [r7, #4]
 8006804:	7e1b      	ldrb	r3, [r3, #24]
 8006806:	4619      	mov	r1, r3
 8006808:	4610      	mov	r0, r2
 800680a:	f7ff febf 	bl	800658c <word>
 800680e:	4603      	mov	r3, r0
 8006810:	823b      	strh	r3, [r7, #16]

    // put the number of bytes in the outcoming message
    u8bytesno = (uint8_t) (u16Coilno / 8);
 8006812:	8a3b      	ldrh	r3, [r7, #16]
 8006814:	08db      	lsrs	r3, r3, #3
 8006816:	b29b      	uxth	r3, r3
 8006818:	75fb      	strb	r3, [r7, #23]
    if (u16Coilno % 8 != 0) u8bytesno ++;
 800681a:	8a3b      	ldrh	r3, [r7, #16]
 800681c:	f003 0307 	and.w	r3, r3, #7
 8006820:	b29b      	uxth	r3, r3
 8006822:	2b00      	cmp	r3, #0
 8006824:	d002      	beq.n	800682c <process_FC1+0x4a>
 8006826:	7dfb      	ldrb	r3, [r7, #23]
 8006828:	3301      	adds	r3, #1
 800682a:	75fb      	strb	r3, [r7, #23]
    modH->u8Buffer[ ADD_HI ]  = u8bytesno;
 800682c:	687b      	ldr	r3, [r7, #4]
 800682e:	7dfa      	ldrb	r2, [r7, #23]
 8006830:	755a      	strb	r2, [r3, #21]
    modH->u8BufferSize         = ADD_LO;
 8006832:	687b      	ldr	r3, [r7, #4]
 8006834:	2203      	movs	r2, #3
 8006836:	f883 2093 	strb.w	r2, [r3, #147]	@ 0x93
    modH->u8Buffer[modH->u8BufferSize + u8bytesno - 1 ] = 0;
 800683a:	687b      	ldr	r3, [r7, #4]
 800683c:	f893 3093 	ldrb.w	r3, [r3, #147]	@ 0x93
 8006840:	461a      	mov	r2, r3
 8006842:	7dfb      	ldrb	r3, [r7, #23]
 8006844:	4413      	add	r3, r2
 8006846:	3b01      	subs	r3, #1
 8006848:	687a      	ldr	r2, [r7, #4]
 800684a:	4413      	add	r3, r2
 800684c:	2200      	movs	r2, #0
 800684e:	74da      	strb	r2, [r3, #19]

    // read each coil from the register map and put its value inside the outcoming message
    u8bitsno = 0;
 8006850:	2300      	movs	r3, #0
 8006852:	75bb      	strb	r3, [r7, #22]

    for (u16currentCoil = 0; u16currentCoil < u16Coilno; u16currentCoil++)
 8006854:	2300      	movs	r3, #0
 8006856:	82bb      	strh	r3, [r7, #20]
 8006858:	e058      	b.n	800690c <process_FC1+0x12a>
    {
        u16coil = u16StartCoil + u16currentCoil;
 800685a:	8a7a      	ldrh	r2, [r7, #18]
 800685c:	8abb      	ldrh	r3, [r7, #20]
 800685e:	4413      	add	r3, r2
 8006860:	81bb      	strh	r3, [r7, #12]
        u16currentRegister =  (u16coil / 16);
 8006862:	89bb      	ldrh	r3, [r7, #12]
 8006864:	091b      	lsrs	r3, r3, #4
 8006866:	817b      	strh	r3, [r7, #10]
        u8currentBit = (uint8_t) (u16coil % 16);
 8006868:	89bb      	ldrh	r3, [r7, #12]
 800686a:	b2db      	uxtb	r3, r3
 800686c:	f003 030f 	and.w	r3, r3, #15
 8006870:	727b      	strb	r3, [r7, #9]

        bitWrite(
 8006872:	687b      	ldr	r3, [r7, #4]
 8006874:	f8d3 2098 	ldr.w	r2, [r3, #152]	@ 0x98
 8006878:	897b      	ldrh	r3, [r7, #10]
 800687a:	005b      	lsls	r3, r3, #1
 800687c:	4413      	add	r3, r2
 800687e:	881b      	ldrh	r3, [r3, #0]
 8006880:	461a      	mov	r2, r3
 8006882:	7a7b      	ldrb	r3, [r7, #9]
 8006884:	fa42 f303 	asr.w	r3, r2, r3
 8006888:	f003 0301 	and.w	r3, r3, #1
 800688c:	2b00      	cmp	r3, #0
 800688e:	d014      	beq.n	80068ba <process_FC1+0xd8>
 8006890:	687b      	ldr	r3, [r7, #4]
 8006892:	f893 3093 	ldrb.w	r3, [r3, #147]	@ 0x93
 8006896:	461a      	mov	r2, r3
 8006898:	687b      	ldr	r3, [r7, #4]
 800689a:	4413      	add	r3, r2
 800689c:	7cda      	ldrb	r2, [r3, #19]
 800689e:	7dbb      	ldrb	r3, [r7, #22]
 80068a0:	2101      	movs	r1, #1
 80068a2:	fa01 f303 	lsl.w	r3, r1, r3
 80068a6:	b2db      	uxtb	r3, r3
 80068a8:	6879      	ldr	r1, [r7, #4]
 80068aa:	f891 1093 	ldrb.w	r1, [r1, #147]	@ 0x93
 80068ae:	4313      	orrs	r3, r2
 80068b0:	b2da      	uxtb	r2, r3
 80068b2:	687b      	ldr	r3, [r7, #4]
 80068b4:	440b      	add	r3, r1
 80068b6:	74da      	strb	r2, [r3, #19]
 80068b8:	e015      	b.n	80068e6 <process_FC1+0x104>
 80068ba:	687b      	ldr	r3, [r7, #4]
 80068bc:	f893 3093 	ldrb.w	r3, [r3, #147]	@ 0x93
 80068c0:	461a      	mov	r2, r3
 80068c2:	687b      	ldr	r3, [r7, #4]
 80068c4:	4413      	add	r3, r2
 80068c6:	7cda      	ldrb	r2, [r3, #19]
 80068c8:	7dbb      	ldrb	r3, [r7, #22]
 80068ca:	2101      	movs	r1, #1
 80068cc:	fa01 f303 	lsl.w	r3, r1, r3
 80068d0:	b2db      	uxtb	r3, r3
 80068d2:	43db      	mvns	r3, r3
 80068d4:	b2db      	uxtb	r3, r3
 80068d6:	6879      	ldr	r1, [r7, #4]
 80068d8:	f891 1093 	ldrb.w	r1, [r1, #147]	@ 0x93
 80068dc:	4013      	ands	r3, r2
 80068de:	b2da      	uxtb	r2, r3
 80068e0:	687b      	ldr	r3, [r7, #4]
 80068e2:	440b      	add	r3, r1
 80068e4:	74da      	strb	r2, [r3, #19]
        	modH->u8Buffer[ modH->u8BufferSize ],
            u8bitsno,
		    bitRead( modH->u16regs[ u16currentRegister ], u8currentBit ) );
        u8bitsno ++;
 80068e6:	7dbb      	ldrb	r3, [r7, #22]
 80068e8:	3301      	adds	r3, #1
 80068ea:	75bb      	strb	r3, [r7, #22]

        if (u8bitsno > 7)
 80068ec:	7dbb      	ldrb	r3, [r7, #22]
 80068ee:	2b07      	cmp	r3, #7
 80068f0:	d909      	bls.n	8006906 <process_FC1+0x124>
        {
            u8bitsno = 0;
 80068f2:	2300      	movs	r3, #0
 80068f4:	75bb      	strb	r3, [r7, #22]
            modH->u8BufferSize++;
 80068f6:	687b      	ldr	r3, [r7, #4]
 80068f8:	f893 3093 	ldrb.w	r3, [r3, #147]	@ 0x93
 80068fc:	3301      	adds	r3, #1
 80068fe:	b2da      	uxtb	r2, r3
 8006900:	687b      	ldr	r3, [r7, #4]
 8006902:	f883 2093 	strb.w	r2, [r3, #147]	@ 0x93
    for (u16currentCoil = 0; u16currentCoil < u16Coilno; u16currentCoil++)
 8006906:	8abb      	ldrh	r3, [r7, #20]
 8006908:	3301      	adds	r3, #1
 800690a:	82bb      	strh	r3, [r7, #20]
 800690c:	8aba      	ldrh	r2, [r7, #20]
 800690e:	8a3b      	ldrh	r3, [r7, #16]
 8006910:	429a      	cmp	r2, r3
 8006912:	d3a2      	bcc.n	800685a <process_FC1+0x78>
        }
    }

    // send outcoming message
    if (u16Coilno % 8 != 0) modH->u8BufferSize ++;
 8006914:	8a3b      	ldrh	r3, [r7, #16]
 8006916:	f003 0307 	and.w	r3, r3, #7
 800691a:	b29b      	uxth	r3, r3
 800691c:	2b00      	cmp	r3, #0
 800691e:	d007      	beq.n	8006930 <process_FC1+0x14e>
 8006920:	687b      	ldr	r3, [r7, #4]
 8006922:	f893 3093 	ldrb.w	r3, [r3, #147]	@ 0x93
 8006926:	3301      	adds	r3, #1
 8006928:	b2da      	uxtb	r2, r3
 800692a:	687b      	ldr	r3, [r7, #4]
 800692c:	f883 2093 	strb.w	r2, [r3, #147]	@ 0x93
    u8CopyBufferSize = modH->u8BufferSize +2;
 8006930:	687b      	ldr	r3, [r7, #4]
 8006932:	f893 3093 	ldrb.w	r3, [r3, #147]	@ 0x93
 8006936:	3302      	adds	r3, #2
 8006938:	73fb      	strb	r3, [r7, #15]
    sendTxBuffer(modH);
 800693a:	6878      	ldr	r0, [r7, #4]
 800693c:	f7ff fe9c 	bl	8006678 <sendTxBuffer>
    return u8CopyBufferSize;
 8006940:	f997 300f 	ldrsb.w	r3, [r7, #15]
}
 8006944:	4618      	mov	r0, r3
 8006946:	3718      	adds	r7, #24
 8006948:	46bd      	mov	sp, r7
 800694a:	bd80      	pop	{r7, pc}

0800694c <process_FC3>:
 *
 * @return u8BufferSize Response to master length
 * @ingroup register
 */
int8_t process_FC3(modbusHandler_t *modH)
{
 800694c:	b580      	push	{r7, lr}
 800694e:	b084      	sub	sp, #16
 8006950:	af00      	add	r7, sp, #0
 8006952:	6078      	str	r0, [r7, #4]

    uint16_t u16StartAdd = word( modH->u8Buffer[ ADD_HI ], modH->u8Buffer[ ADD_LO ] );
 8006954:	687b      	ldr	r3, [r7, #4]
 8006956:	7d5a      	ldrb	r2, [r3, #21]
 8006958:	687b      	ldr	r3, [r7, #4]
 800695a:	7d9b      	ldrb	r3, [r3, #22]
 800695c:	4619      	mov	r1, r3
 800695e:	4610      	mov	r0, r2
 8006960:	f7ff fe14 	bl	800658c <word>
 8006964:	4603      	mov	r3, r0
 8006966:	81bb      	strh	r3, [r7, #12]
    uint8_t u8regsno = word( modH->u8Buffer[ NB_HI ], modH->u8Buffer[ NB_LO ] );
 8006968:	687b      	ldr	r3, [r7, #4]
 800696a:	7dda      	ldrb	r2, [r3, #23]
 800696c:	687b      	ldr	r3, [r7, #4]
 800696e:	7e1b      	ldrb	r3, [r3, #24]
 8006970:	4619      	mov	r1, r3
 8006972:	4610      	mov	r0, r2
 8006974:	f7ff fe0a 	bl	800658c <word>
 8006978:	4603      	mov	r3, r0
 800697a:	72fb      	strb	r3, [r7, #11]
    uint8_t u8CopyBufferSize;
    uint16_t i;

    modH->u8Buffer[ 2 ]       = u8regsno * 2;
 800697c:	7afb      	ldrb	r3, [r7, #11]
 800697e:	005b      	lsls	r3, r3, #1
 8006980:	b2da      	uxtb	r2, r3
 8006982:	687b      	ldr	r3, [r7, #4]
 8006984:	755a      	strb	r2, [r3, #21]
    modH->u8BufferSize         = 3;
 8006986:	687b      	ldr	r3, [r7, #4]
 8006988:	2203      	movs	r2, #3
 800698a:	f883 2093 	strb.w	r2, [r3, #147]	@ 0x93

    for (i = u16StartAdd; i < u16StartAdd + u8regsno; i++)
 800698e:	89bb      	ldrh	r3, [r7, #12]
 8006990:	81fb      	strh	r3, [r7, #14]
 8006992:	e032      	b.n	80069fa <process_FC3+0xae>
    {
    	modH->u8Buffer[ modH->u8BufferSize ] = highByte(modH->u16regs[i]);
 8006994:	687b      	ldr	r3, [r7, #4]
 8006996:	f8d3 2098 	ldr.w	r2, [r3, #152]	@ 0x98
 800699a:	89fb      	ldrh	r3, [r7, #14]
 800699c:	005b      	lsls	r3, r3, #1
 800699e:	4413      	add	r3, r2
 80069a0:	881b      	ldrh	r3, [r3, #0]
 80069a2:	0a1b      	lsrs	r3, r3, #8
 80069a4:	b29a      	uxth	r2, r3
 80069a6:	687b      	ldr	r3, [r7, #4]
 80069a8:	f893 3093 	ldrb.w	r3, [r3, #147]	@ 0x93
 80069ac:	4619      	mov	r1, r3
 80069ae:	b2d2      	uxtb	r2, r2
 80069b0:	687b      	ldr	r3, [r7, #4]
 80069b2:	440b      	add	r3, r1
 80069b4:	74da      	strb	r2, [r3, #19]
    	modH->u8BufferSize++;
 80069b6:	687b      	ldr	r3, [r7, #4]
 80069b8:	f893 3093 	ldrb.w	r3, [r3, #147]	@ 0x93
 80069bc:	3301      	adds	r3, #1
 80069be:	b2da      	uxtb	r2, r3
 80069c0:	687b      	ldr	r3, [r7, #4]
 80069c2:	f883 2093 	strb.w	r2, [r3, #147]	@ 0x93
    	modH->u8Buffer[ modH->u8BufferSize ] = lowByte(modH->u16regs[i]);
 80069c6:	687b      	ldr	r3, [r7, #4]
 80069c8:	f8d3 2098 	ldr.w	r2, [r3, #152]	@ 0x98
 80069cc:	89fb      	ldrh	r3, [r7, #14]
 80069ce:	005b      	lsls	r3, r3, #1
 80069d0:	4413      	add	r3, r2
 80069d2:	881a      	ldrh	r2, [r3, #0]
 80069d4:	687b      	ldr	r3, [r7, #4]
 80069d6:	f893 3093 	ldrb.w	r3, [r3, #147]	@ 0x93
 80069da:	4619      	mov	r1, r3
 80069dc:	b2d2      	uxtb	r2, r2
 80069de:	687b      	ldr	r3, [r7, #4]
 80069e0:	440b      	add	r3, r1
 80069e2:	74da      	strb	r2, [r3, #19]
    	modH->u8BufferSize++;
 80069e4:	687b      	ldr	r3, [r7, #4]
 80069e6:	f893 3093 	ldrb.w	r3, [r3, #147]	@ 0x93
 80069ea:	3301      	adds	r3, #1
 80069ec:	b2da      	uxtb	r2, r3
 80069ee:	687b      	ldr	r3, [r7, #4]
 80069f0:	f883 2093 	strb.w	r2, [r3, #147]	@ 0x93
    for (i = u16StartAdd; i < u16StartAdd + u8regsno; i++)
 80069f4:	89fb      	ldrh	r3, [r7, #14]
 80069f6:	3301      	adds	r3, #1
 80069f8:	81fb      	strh	r3, [r7, #14]
 80069fa:	89fa      	ldrh	r2, [r7, #14]
 80069fc:	89b9      	ldrh	r1, [r7, #12]
 80069fe:	7afb      	ldrb	r3, [r7, #11]
 8006a00:	440b      	add	r3, r1
 8006a02:	429a      	cmp	r2, r3
 8006a04:	dbc6      	blt.n	8006994 <process_FC3+0x48>
    }
    u8CopyBufferSize = modH->u8BufferSize +2;
 8006a06:	687b      	ldr	r3, [r7, #4]
 8006a08:	f893 3093 	ldrb.w	r3, [r3, #147]	@ 0x93
 8006a0c:	3302      	adds	r3, #2
 8006a0e:	72bb      	strb	r3, [r7, #10]
    sendTxBuffer(modH);
 8006a10:	6878      	ldr	r0, [r7, #4]
 8006a12:	f7ff fe31 	bl	8006678 <sendTxBuffer>

    return u8CopyBufferSize;
 8006a16:	f997 300a 	ldrsb.w	r3, [r7, #10]
}
 8006a1a:	4618      	mov	r0, r3
 8006a1c:	3710      	adds	r7, #16
 8006a1e:	46bd      	mov	sp, r7
 8006a20:	bd80      	pop	{r7, pc}

08006a22 <process_FC5>:
 *
 * @return u8BufferSize Response to master length
 * @ingroup discrete
 */
int8_t process_FC5( modbusHandler_t *modH )
{
 8006a22:	b580      	push	{r7, lr}
 8006a24:	b084      	sub	sp, #16
 8006a26:	af00      	add	r7, sp, #0
 8006a28:	6078      	str	r0, [r7, #4]
    uint8_t u8currentBit;
    uint16_t u16currentRegister;
    uint8_t u8CopyBufferSize;
    uint16_t u16coil = word( modH->u8Buffer[ ADD_HI ], modH->u8Buffer[ ADD_LO ] );
 8006a2a:	687b      	ldr	r3, [r7, #4]
 8006a2c:	7d5a      	ldrb	r2, [r3, #21]
 8006a2e:	687b      	ldr	r3, [r7, #4]
 8006a30:	7d9b      	ldrb	r3, [r3, #22]
 8006a32:	4619      	mov	r1, r3
 8006a34:	4610      	mov	r0, r2
 8006a36:	f7ff fda9 	bl	800658c <word>
 8006a3a:	4603      	mov	r3, r0
 8006a3c:	81fb      	strh	r3, [r7, #14]

    // point to the register and its bit
    u16currentRegister = (u16coil / 16);
 8006a3e:	89fb      	ldrh	r3, [r7, #14]
 8006a40:	091b      	lsrs	r3, r3, #4
 8006a42:	81bb      	strh	r3, [r7, #12]
    u8currentBit = (uint8_t) (u16coil % 16);
 8006a44:	89fb      	ldrh	r3, [r7, #14]
 8006a46:	b2db      	uxtb	r3, r3
 8006a48:	f003 030f 	and.w	r3, r3, #15
 8006a4c:	72fb      	strb	r3, [r7, #11]

    // write to coil
    bitWrite(
 8006a4e:	687b      	ldr	r3, [r7, #4]
 8006a50:	7ddb      	ldrb	r3, [r3, #23]
 8006a52:	2bff      	cmp	r3, #255	@ 0xff
 8006a54:	d115      	bne.n	8006a82 <process_FC5+0x60>
 8006a56:	687b      	ldr	r3, [r7, #4]
 8006a58:	f8d3 2098 	ldr.w	r2, [r3, #152]	@ 0x98
 8006a5c:	89bb      	ldrh	r3, [r7, #12]
 8006a5e:	005b      	lsls	r3, r3, #1
 8006a60:	4413      	add	r3, r2
 8006a62:	8819      	ldrh	r1, [r3, #0]
 8006a64:	7afb      	ldrb	r3, [r7, #11]
 8006a66:	2201      	movs	r2, #1
 8006a68:	fa02 f303 	lsl.w	r3, r2, r3
 8006a6c:	b29a      	uxth	r2, r3
 8006a6e:	687b      	ldr	r3, [r7, #4]
 8006a70:	f8d3 0098 	ldr.w	r0, [r3, #152]	@ 0x98
 8006a74:	89bb      	ldrh	r3, [r7, #12]
 8006a76:	005b      	lsls	r3, r3, #1
 8006a78:	4403      	add	r3, r0
 8006a7a:	430a      	orrs	r2, r1
 8006a7c:	b292      	uxth	r2, r2
 8006a7e:	801a      	strh	r2, [r3, #0]
 8006a80:	e016      	b.n	8006ab0 <process_FC5+0x8e>
 8006a82:	687b      	ldr	r3, [r7, #4]
 8006a84:	f8d3 2098 	ldr.w	r2, [r3, #152]	@ 0x98
 8006a88:	89bb      	ldrh	r3, [r7, #12]
 8006a8a:	005b      	lsls	r3, r3, #1
 8006a8c:	4413      	add	r3, r2
 8006a8e:	8819      	ldrh	r1, [r3, #0]
 8006a90:	7afb      	ldrb	r3, [r7, #11]
 8006a92:	2201      	movs	r2, #1
 8006a94:	fa02 f303 	lsl.w	r3, r2, r3
 8006a98:	b29b      	uxth	r3, r3
 8006a9a:	43db      	mvns	r3, r3
 8006a9c:	b29a      	uxth	r2, r3
 8006a9e:	687b      	ldr	r3, [r7, #4]
 8006aa0:	f8d3 0098 	ldr.w	r0, [r3, #152]	@ 0x98
 8006aa4:	89bb      	ldrh	r3, [r7, #12]
 8006aa6:	005b      	lsls	r3, r3, #1
 8006aa8:	4403      	add	r3, r0
 8006aaa:	400a      	ands	r2, r1
 8006aac:	b292      	uxth	r2, r2
 8006aae:	801a      	strh	r2, [r3, #0]
        u8currentBit,
		modH->u8Buffer[ NB_HI ] == 0xff );


    // send answer to master
    modH->u8BufferSize = 6;
 8006ab0:	687b      	ldr	r3, [r7, #4]
 8006ab2:	2206      	movs	r2, #6
 8006ab4:	f883 2093 	strb.w	r2, [r3, #147]	@ 0x93
    u8CopyBufferSize =  modH->u8BufferSize +2;
 8006ab8:	687b      	ldr	r3, [r7, #4]
 8006aba:	f893 3093 	ldrb.w	r3, [r3, #147]	@ 0x93
 8006abe:	3302      	adds	r3, #2
 8006ac0:	72bb      	strb	r3, [r7, #10]
    sendTxBuffer(modH);
 8006ac2:	6878      	ldr	r0, [r7, #4]
 8006ac4:	f7ff fdd8 	bl	8006678 <sendTxBuffer>

    return u8CopyBufferSize;
 8006ac8:	f997 300a 	ldrsb.w	r3, [r7, #10]
}
 8006acc:	4618      	mov	r0, r3
 8006ace:	3710      	adds	r7, #16
 8006ad0:	46bd      	mov	sp, r7
 8006ad2:	bd80      	pop	{r7, pc}

08006ad4 <process_FC6>:
 *
 * @return u8BufferSize Response to master length
 * @ingroup register
 */
int8_t process_FC6(modbusHandler_t *modH )
{
 8006ad4:	b580      	push	{r7, lr}
 8006ad6:	b084      	sub	sp, #16
 8006ad8:	af00      	add	r7, sp, #0
 8006ada:	6078      	str	r0, [r7, #4]

    uint16_t u16add = word( modH->u8Buffer[ ADD_HI ], modH->u8Buffer[ ADD_LO ] );
 8006adc:	687b      	ldr	r3, [r7, #4]
 8006ade:	7d5a      	ldrb	r2, [r3, #21]
 8006ae0:	687b      	ldr	r3, [r7, #4]
 8006ae2:	7d9b      	ldrb	r3, [r3, #22]
 8006ae4:	4619      	mov	r1, r3
 8006ae6:	4610      	mov	r0, r2
 8006ae8:	f7ff fd50 	bl	800658c <word>
 8006aec:	4603      	mov	r3, r0
 8006aee:	81fb      	strh	r3, [r7, #14]
    uint8_t u8CopyBufferSize;
    uint16_t u16val = word( modH->u8Buffer[ NB_HI ], modH->u8Buffer[ NB_LO ] );
 8006af0:	687b      	ldr	r3, [r7, #4]
 8006af2:	7dda      	ldrb	r2, [r3, #23]
 8006af4:	687b      	ldr	r3, [r7, #4]
 8006af6:	7e1b      	ldrb	r3, [r3, #24]
 8006af8:	4619      	mov	r1, r3
 8006afa:	4610      	mov	r0, r2
 8006afc:	f7ff fd46 	bl	800658c <word>
 8006b00:	4603      	mov	r3, r0
 8006b02:	81bb      	strh	r3, [r7, #12]

    modH->u16regs[ u16add ] = u16val;
 8006b04:	687b      	ldr	r3, [r7, #4]
 8006b06:	f8d3 2098 	ldr.w	r2, [r3, #152]	@ 0x98
 8006b0a:	89fb      	ldrh	r3, [r7, #14]
 8006b0c:	005b      	lsls	r3, r3, #1
 8006b0e:	4413      	add	r3, r2
 8006b10:	89ba      	ldrh	r2, [r7, #12]
 8006b12:	801a      	strh	r2, [r3, #0]

    // keep the same header
    modH->u8BufferSize = RESPONSE_SIZE;
 8006b14:	687b      	ldr	r3, [r7, #4]
 8006b16:	2206      	movs	r2, #6
 8006b18:	f883 2093 	strb.w	r2, [r3, #147]	@ 0x93

    u8CopyBufferSize = modH->u8BufferSize + 2;
 8006b1c:	687b      	ldr	r3, [r7, #4]
 8006b1e:	f893 3093 	ldrb.w	r3, [r3, #147]	@ 0x93
 8006b22:	3302      	adds	r3, #2
 8006b24:	72fb      	strb	r3, [r7, #11]
    sendTxBuffer(modH);
 8006b26:	6878      	ldr	r0, [r7, #4]
 8006b28:	f7ff fda6 	bl	8006678 <sendTxBuffer>

    return u8CopyBufferSize;
 8006b2c:	f997 300b 	ldrsb.w	r3, [r7, #11]
}
 8006b30:	4618      	mov	r0, r3
 8006b32:	3710      	adds	r7, #16
 8006b34:	46bd      	mov	sp, r7
 8006b36:	bd80      	pop	{r7, pc}

08006b38 <process_FC15>:
 *
 * @return u8BufferSize Response to master length
 * @ingroup discrete
 */
int8_t process_FC15( modbusHandler_t *modH )
{
 8006b38:	b580      	push	{r7, lr}
 8006b3a:	b086      	sub	sp, #24
 8006b3c:	af00      	add	r7, sp, #0
 8006b3e:	6078      	str	r0, [r7, #4]
    uint8_t u8CopyBufferSize;
    uint16_t u16currentCoil, u16coil;
    bool bTemp;

    // get the first and last coil from the message
    uint16_t u16StartCoil = word( modH->u8Buffer[ ADD_HI ], modH->u8Buffer[ ADD_LO ] );
 8006b40:	687b      	ldr	r3, [r7, #4]
 8006b42:	7d5a      	ldrb	r2, [r3, #21]
 8006b44:	687b      	ldr	r3, [r7, #4]
 8006b46:	7d9b      	ldrb	r3, [r3, #22]
 8006b48:	4619      	mov	r1, r3
 8006b4a:	4610      	mov	r0, r2
 8006b4c:	f7ff fd1e 	bl	800658c <word>
 8006b50:	4603      	mov	r3, r0
 8006b52:	827b      	strh	r3, [r7, #18]
    uint16_t u16Coilno = word( modH->u8Buffer[ NB_HI ], modH->u8Buffer[ NB_LO ] );
 8006b54:	687b      	ldr	r3, [r7, #4]
 8006b56:	7dda      	ldrb	r2, [r3, #23]
 8006b58:	687b      	ldr	r3, [r7, #4]
 8006b5a:	7e1b      	ldrb	r3, [r3, #24]
 8006b5c:	4619      	mov	r1, r3
 8006b5e:	4610      	mov	r0, r2
 8006b60:	f7ff fd14 	bl	800658c <word>
 8006b64:	4603      	mov	r3, r0
 8006b66:	823b      	strh	r3, [r7, #16]


    // read each coil from the register map and put its value inside the outcoming message
    u8bitsno = 0;
 8006b68:	2300      	movs	r3, #0
 8006b6a:	75bb      	strb	r3, [r7, #22]
    u8frameByte = 7;
 8006b6c:	2307      	movs	r3, #7
 8006b6e:	75fb      	strb	r3, [r7, #23]
    for (u16currentCoil = 0; u16currentCoil < u16Coilno; u16currentCoil++)
 8006b70:	2300      	movs	r3, #0
 8006b72:	82bb      	strh	r3, [r7, #20]
 8006b74:	e058      	b.n	8006c28 <process_FC15+0xf0>
    {

        u16coil = u16StartCoil + u16currentCoil;
 8006b76:	8a7a      	ldrh	r2, [r7, #18]
 8006b78:	8abb      	ldrh	r3, [r7, #20]
 8006b7a:	4413      	add	r3, r2
 8006b7c:	81bb      	strh	r3, [r7, #12]
        u16currentRegister = (u16coil / 16);
 8006b7e:	89bb      	ldrh	r3, [r7, #12]
 8006b80:	091b      	lsrs	r3, r3, #4
 8006b82:	817b      	strh	r3, [r7, #10]
        u8currentBit = (uint8_t) (u16coil % 16);
 8006b84:	89bb      	ldrh	r3, [r7, #12]
 8006b86:	b2db      	uxtb	r3, r3
 8006b88:	f003 030f 	and.w	r3, r3, #15
 8006b8c:	727b      	strb	r3, [r7, #9]

        bTemp = bitRead(
 8006b8e:	7dfb      	ldrb	r3, [r7, #23]
 8006b90:	687a      	ldr	r2, [r7, #4]
 8006b92:	4413      	add	r3, r2
 8006b94:	7cdb      	ldrb	r3, [r3, #19]
 8006b96:	461a      	mov	r2, r3
 8006b98:	7dbb      	ldrb	r3, [r7, #22]
 8006b9a:	fa42 f303 	asr.w	r3, r2, r3
 8006b9e:	f003 0301 	and.w	r3, r3, #1
 8006ba2:	2b00      	cmp	r3, #0
 8006ba4:	bf14      	ite	ne
 8006ba6:	2301      	movne	r3, #1
 8006ba8:	2300      	moveq	r3, #0
 8006baa:	723b      	strb	r3, [r7, #8]
        			modH->u8Buffer[ u8frameByte ],
                    u8bitsno );

        bitWrite(
 8006bac:	7a3b      	ldrb	r3, [r7, #8]
 8006bae:	2b00      	cmp	r3, #0
 8006bb0:	d015      	beq.n	8006bde <process_FC15+0xa6>
 8006bb2:	687b      	ldr	r3, [r7, #4]
 8006bb4:	f8d3 2098 	ldr.w	r2, [r3, #152]	@ 0x98
 8006bb8:	897b      	ldrh	r3, [r7, #10]
 8006bba:	005b      	lsls	r3, r3, #1
 8006bbc:	4413      	add	r3, r2
 8006bbe:	8819      	ldrh	r1, [r3, #0]
 8006bc0:	7a7b      	ldrb	r3, [r7, #9]
 8006bc2:	2201      	movs	r2, #1
 8006bc4:	fa02 f303 	lsl.w	r3, r2, r3
 8006bc8:	b29a      	uxth	r2, r3
 8006bca:	687b      	ldr	r3, [r7, #4]
 8006bcc:	f8d3 0098 	ldr.w	r0, [r3, #152]	@ 0x98
 8006bd0:	897b      	ldrh	r3, [r7, #10]
 8006bd2:	005b      	lsls	r3, r3, #1
 8006bd4:	4403      	add	r3, r0
 8006bd6:	430a      	orrs	r2, r1
 8006bd8:	b292      	uxth	r2, r2
 8006bda:	801a      	strh	r2, [r3, #0]
 8006bdc:	e016      	b.n	8006c0c <process_FC15+0xd4>
 8006bde:	687b      	ldr	r3, [r7, #4]
 8006be0:	f8d3 2098 	ldr.w	r2, [r3, #152]	@ 0x98
 8006be4:	897b      	ldrh	r3, [r7, #10]
 8006be6:	005b      	lsls	r3, r3, #1
 8006be8:	4413      	add	r3, r2
 8006bea:	8819      	ldrh	r1, [r3, #0]
 8006bec:	7a7b      	ldrb	r3, [r7, #9]
 8006bee:	2201      	movs	r2, #1
 8006bf0:	fa02 f303 	lsl.w	r3, r2, r3
 8006bf4:	b29b      	uxth	r3, r3
 8006bf6:	43db      	mvns	r3, r3
 8006bf8:	b29a      	uxth	r2, r3
 8006bfa:	687b      	ldr	r3, [r7, #4]
 8006bfc:	f8d3 0098 	ldr.w	r0, [r3, #152]	@ 0x98
 8006c00:	897b      	ldrh	r3, [r7, #10]
 8006c02:	005b      	lsls	r3, r3, #1
 8006c04:	4403      	add	r3, r0
 8006c06:	400a      	ands	r2, r1
 8006c08:	b292      	uxth	r2, r2
 8006c0a:	801a      	strh	r2, [r3, #0]
            modH->u16regs[ u16currentRegister ],
            u8currentBit,
            bTemp );

        u8bitsno ++;
 8006c0c:	7dbb      	ldrb	r3, [r7, #22]
 8006c0e:	3301      	adds	r3, #1
 8006c10:	75bb      	strb	r3, [r7, #22]

        if (u8bitsno > 7)
 8006c12:	7dbb      	ldrb	r3, [r7, #22]
 8006c14:	2b07      	cmp	r3, #7
 8006c16:	d904      	bls.n	8006c22 <process_FC15+0xea>
        {
            u8bitsno = 0;
 8006c18:	2300      	movs	r3, #0
 8006c1a:	75bb      	strb	r3, [r7, #22]
            u8frameByte++;
 8006c1c:	7dfb      	ldrb	r3, [r7, #23]
 8006c1e:	3301      	adds	r3, #1
 8006c20:	75fb      	strb	r3, [r7, #23]
    for (u16currentCoil = 0; u16currentCoil < u16Coilno; u16currentCoil++)
 8006c22:	8abb      	ldrh	r3, [r7, #20]
 8006c24:	3301      	adds	r3, #1
 8006c26:	82bb      	strh	r3, [r7, #20]
 8006c28:	8aba      	ldrh	r2, [r7, #20]
 8006c2a:	8a3b      	ldrh	r3, [r7, #16]
 8006c2c:	429a      	cmp	r2, r3
 8006c2e:	d3a2      	bcc.n	8006b76 <process_FC15+0x3e>
        }
    }

    // send outcoming message
    // it's just a copy of the incomping frame until 6th byte
    modH->u8BufferSize         = 6;
 8006c30:	687b      	ldr	r3, [r7, #4]
 8006c32:	2206      	movs	r2, #6
 8006c34:	f883 2093 	strb.w	r2, [r3, #147]	@ 0x93
    u8CopyBufferSize = modH->u8BufferSize +2;
 8006c38:	687b      	ldr	r3, [r7, #4]
 8006c3a:	f893 3093 	ldrb.w	r3, [r3, #147]	@ 0x93
 8006c3e:	3302      	adds	r3, #2
 8006c40:	73fb      	strb	r3, [r7, #15]
    sendTxBuffer(modH);
 8006c42:	6878      	ldr	r0, [r7, #4]
 8006c44:	f7ff fd18 	bl	8006678 <sendTxBuffer>
    return u8CopyBufferSize;
 8006c48:	f997 300f 	ldrsb.w	r3, [r7, #15]
}
 8006c4c:	4618      	mov	r0, r3
 8006c4e:	3718      	adds	r7, #24
 8006c50:	46bd      	mov	sp, r7
 8006c52:	bd80      	pop	{r7, pc}

08006c54 <process_FC16>:
 *
 * @return u8BufferSize Response to master length
 * @ingroup register
 */
int8_t process_FC16(modbusHandler_t *modH )
{
 8006c54:	b580      	push	{r7, lr}
 8006c56:	b086      	sub	sp, #24
 8006c58:	af00      	add	r7, sp, #0
 8006c5a:	6078      	str	r0, [r7, #4]
    uint16_t u16StartAdd = modH->u8Buffer[ ADD_HI ] << 8 | modH->u8Buffer[ ADD_LO ];
 8006c5c:	687b      	ldr	r3, [r7, #4]
 8006c5e:	7d5b      	ldrb	r3, [r3, #21]
 8006c60:	b21b      	sxth	r3, r3
 8006c62:	021b      	lsls	r3, r3, #8
 8006c64:	b21a      	sxth	r2, r3
 8006c66:	687b      	ldr	r3, [r7, #4]
 8006c68:	7d9b      	ldrb	r3, [r3, #22]
 8006c6a:	b21b      	sxth	r3, r3
 8006c6c:	4313      	orrs	r3, r2
 8006c6e:	b21b      	sxth	r3, r3
 8006c70:	82bb      	strh	r3, [r7, #20]
    uint16_t u16regsno = modH->u8Buffer[ NB_HI ] << 8 | modH->u8Buffer[ NB_LO ];
 8006c72:	687b      	ldr	r3, [r7, #4]
 8006c74:	7ddb      	ldrb	r3, [r3, #23]
 8006c76:	b21b      	sxth	r3, r3
 8006c78:	021b      	lsls	r3, r3, #8
 8006c7a:	b21a      	sxth	r2, r3
 8006c7c:	687b      	ldr	r3, [r7, #4]
 8006c7e:	7e1b      	ldrb	r3, [r3, #24]
 8006c80:	b21b      	sxth	r3, r3
 8006c82:	4313      	orrs	r3, r2
 8006c84:	b21b      	sxth	r3, r3
 8006c86:	827b      	strh	r3, [r7, #18]
    uint8_t u8CopyBufferSize;
    uint16_t i;
    uint16_t temp;

    // build header
    modH->u8Buffer[ NB_HI ]   = 0;
 8006c88:	687b      	ldr	r3, [r7, #4]
 8006c8a:	2200      	movs	r2, #0
 8006c8c:	75da      	strb	r2, [r3, #23]
    modH->u8Buffer[ NB_LO ]   = (uint8_t) u16regsno; // answer is always 256 or less bytes
 8006c8e:	8a7b      	ldrh	r3, [r7, #18]
 8006c90:	b2da      	uxtb	r2, r3
 8006c92:	687b      	ldr	r3, [r7, #4]
 8006c94:	761a      	strb	r2, [r3, #24]
    modH->u8BufferSize         = RESPONSE_SIZE;
 8006c96:	687b      	ldr	r3, [r7, #4]
 8006c98:	2206      	movs	r2, #6
 8006c9a:	f883 2093 	strb.w	r2, [r3, #147]	@ 0x93

    // write registers
    for (i = 0; i < u16regsno; i++)
 8006c9e:	2300      	movs	r3, #0
 8006ca0:	82fb      	strh	r3, [r7, #22]
 8006ca2:	e01d      	b.n	8006ce0 <process_FC16+0x8c>
    {
        temp = word(
        		modH->u8Buffer[ (BYTE_CNT + 1) + i * 2 ],
 8006ca4:	8afb      	ldrh	r3, [r7, #22]
 8006ca6:	005b      	lsls	r3, r3, #1
 8006ca8:	3307      	adds	r3, #7
        temp = word(
 8006caa:	687a      	ldr	r2, [r7, #4]
 8006cac:	4413      	add	r3, r2
 8006cae:	7cd8      	ldrb	r0, [r3, #19]
				modH->u8Buffer[ (BYTE_CNT + 2) + i * 2 ]);
 8006cb0:	8afb      	ldrh	r3, [r7, #22]
 8006cb2:	3304      	adds	r3, #4
 8006cb4:	005b      	lsls	r3, r3, #1
        temp = word(
 8006cb6:	687a      	ldr	r2, [r7, #4]
 8006cb8:	4413      	add	r3, r2
 8006cba:	7cdb      	ldrb	r3, [r3, #19]
 8006cbc:	4619      	mov	r1, r3
 8006cbe:	f7ff fc65 	bl	800658c <word>
 8006cc2:	4603      	mov	r3, r0
 8006cc4:	81fb      	strh	r3, [r7, #14]

        modH->u16regs[ u16StartAdd + i ] = temp;
 8006cc6:	687b      	ldr	r3, [r7, #4]
 8006cc8:	f8d3 2098 	ldr.w	r2, [r3, #152]	@ 0x98
 8006ccc:	8ab9      	ldrh	r1, [r7, #20]
 8006cce:	8afb      	ldrh	r3, [r7, #22]
 8006cd0:	440b      	add	r3, r1
 8006cd2:	005b      	lsls	r3, r3, #1
 8006cd4:	4413      	add	r3, r2
 8006cd6:	89fa      	ldrh	r2, [r7, #14]
 8006cd8:	801a      	strh	r2, [r3, #0]
    for (i = 0; i < u16regsno; i++)
 8006cda:	8afb      	ldrh	r3, [r7, #22]
 8006cdc:	3301      	adds	r3, #1
 8006cde:	82fb      	strh	r3, [r7, #22]
 8006ce0:	8afa      	ldrh	r2, [r7, #22]
 8006ce2:	8a7b      	ldrh	r3, [r7, #18]
 8006ce4:	429a      	cmp	r2, r3
 8006ce6:	d3dd      	bcc.n	8006ca4 <process_FC16+0x50>
    }
    u8CopyBufferSize = modH->u8BufferSize +2;
 8006ce8:	687b      	ldr	r3, [r7, #4]
 8006cea:	f893 3093 	ldrb.w	r3, [r3, #147]	@ 0x93
 8006cee:	3302      	adds	r3, #2
 8006cf0:	747b      	strb	r3, [r7, #17]
    sendTxBuffer(modH);
 8006cf2:	6878      	ldr	r0, [r7, #4]
 8006cf4:	f7ff fcc0 	bl	8006678 <sendTxBuffer>

    return u8CopyBufferSize;
 8006cf8:	f997 3011 	ldrsb.w	r3, [r7, #17]
}
 8006cfc:	4618      	mov	r0, r3
 8006cfe:	3718      	adds	r7, #24
 8006d00:	46bd      	mov	sp, r7
 8006d02:	bd80      	pop	{r7, pc}

08006d04 <HAL_UART_TxCpltCallback>:
 * Modbus functionality.
 * @ingroup UartHandle UART HAL handler
 */

void HAL_UART_TxCpltCallback(UART_HandleTypeDef *huart)
{
 8006d04:	b580      	push	{r7, lr}
 8006d06:	b086      	sub	sp, #24
 8006d08:	af02      	add	r7, sp, #8
 8006d0a:	6078      	str	r0, [r7, #4]
	/* Modbus RTU TX callback BEGIN */
	BaseType_t xHigherPriorityTaskWoken = pdFALSE;
 8006d0c:	2300      	movs	r3, #0
 8006d0e:	60bb      	str	r3, [r7, #8]
	int i;
	for (i = 0; i < numberHandlers; i++ )
 8006d10:	2300      	movs	r3, #0
 8006d12:	60fb      	str	r3, [r7, #12]
 8006d14:	e019      	b.n	8006d4a <HAL_UART_TxCpltCallback+0x46>
	{
	   	if (mHandlers[i]->port == huart  )
 8006d16:	4a17      	ldr	r2, [pc, #92]	@ (8006d74 <HAL_UART_TxCpltCallback+0x70>)
 8006d18:	68fb      	ldr	r3, [r7, #12]
 8006d1a:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8006d1e:	685b      	ldr	r3, [r3, #4]
 8006d20:	687a      	ldr	r2, [r7, #4]
 8006d22:	429a      	cmp	r2, r3
 8006d24:	d10e      	bne.n	8006d44 <HAL_UART_TxCpltCallback+0x40>
	   	{
	   		// notify the end of TX
	   		xTaskNotifyFromISR(mHandlers[i]->myTaskModbusAHandle, 0, eNoAction, &xHigherPriorityTaskWoken);
 8006d26:	4a13      	ldr	r2, [pc, #76]	@ (8006d74 <HAL_UART_TxCpltCallback+0x70>)
 8006d28:	68fb      	ldr	r3, [r7, #12]
 8006d2a:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8006d2e:	f8d3 00b0 	ldr.w	r0, [r3, #176]	@ 0xb0
 8006d32:	f107 0308 	add.w	r3, r7, #8
 8006d36:	9300      	str	r3, [sp, #0]
 8006d38:	2300      	movs	r3, #0
 8006d3a:	2200      	movs	r2, #0
 8006d3c:	2100      	movs	r1, #0
 8006d3e:	f002 fe5d 	bl	80099fc <xTaskGenericNotifyFromISR>
	   		break;
 8006d42:	e008      	b.n	8006d56 <HAL_UART_TxCpltCallback+0x52>
	for (i = 0; i < numberHandlers; i++ )
 8006d44:	68fb      	ldr	r3, [r7, #12]
 8006d46:	3301      	adds	r3, #1
 8006d48:	60fb      	str	r3, [r7, #12]
 8006d4a:	4b0b      	ldr	r3, [pc, #44]	@ (8006d78 <HAL_UART_TxCpltCallback+0x74>)
 8006d4c:	781b      	ldrb	r3, [r3, #0]
 8006d4e:	461a      	mov	r2, r3
 8006d50:	68fb      	ldr	r3, [r7, #12]
 8006d52:	4293      	cmp	r3, r2
 8006d54:	dbdf      	blt.n	8006d16 <HAL_UART_TxCpltCallback+0x12>
	   	}

	}
	portYIELD_FROM_ISR( xHigherPriorityTaskWoken );
 8006d56:	68bb      	ldr	r3, [r7, #8]
 8006d58:	2b00      	cmp	r3, #0
 8006d5a:	d007      	beq.n	8006d6c <HAL_UART_TxCpltCallback+0x68>
 8006d5c:	4b07      	ldr	r3, [pc, #28]	@ (8006d7c <HAL_UART_TxCpltCallback+0x78>)
 8006d5e:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8006d62:	601a      	str	r2, [r3, #0]
 8006d64:	f3bf 8f4f 	dsb	sy
 8006d68:	f3bf 8f6f 	isb	sy
	/*
	 * Here you should implement the callback code for other UARTs not used by Modbus
	 *
	 * */

}
 8006d6c:	bf00      	nop
 8006d6e:	3710      	adds	r7, #16
 8006d70:	46bd      	mov	sp, r7
 8006d72:	bd80      	pop	{r7, pc}
 8006d74:	20000cfc 	.word	0x20000cfc
 8006d78:	20000d04 	.word	0x20000d04
 8006d7c:	e000ed04 	.word	0xe000ed04

08006d80 <HAL_UART_RxCpltCallback>:
 * user should implement the correct control flow and verification to maintain
 * Modbus functionality.
 * @ingroup UartHandle UART HAL handler
 */
void HAL_UART_RxCpltCallback(UART_HandleTypeDef *UartHandle)
{
 8006d80:	b590      	push	{r4, r7, lr}
 8006d82:	b087      	sub	sp, #28
 8006d84:	af02      	add	r7, sp, #8
 8006d86:	6078      	str	r0, [r7, #4]
	BaseType_t xHigherPriorityTaskWoken = pdFALSE;
 8006d88:	2300      	movs	r3, #0
 8006d8a:	60bb      	str	r3, [r7, #8]

	/* Modbus RTU RX callback BEGIN */
    int i;
    for (i = 0; i < numberHandlers; i++ )
 8006d8c:	2300      	movs	r3, #0
 8006d8e:	60fb      	str	r3, [r7, #12]
 8006d90:	e042      	b.n	8006e18 <HAL_UART_RxCpltCallback+0x98>
    {
    	if (mHandlers[i]->port == UartHandle  )
 8006d92:	4a2d      	ldr	r2, [pc, #180]	@ (8006e48 <HAL_UART_RxCpltCallback+0xc8>)
 8006d94:	68fb      	ldr	r3, [r7, #12]
 8006d96:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8006d9a:	685b      	ldr	r3, [r3, #4]
 8006d9c:	687a      	ldr	r2, [r7, #4]
 8006d9e:	429a      	cmp	r2, r3
 8006da0:	d137      	bne.n	8006e12 <HAL_UART_RxCpltCallback+0x92>
    	{

    		if(mHandlers[i]->xTypeHW == USART_HW)
 8006da2:	4a29      	ldr	r2, [pc, #164]	@ (8006e48 <HAL_UART_RxCpltCallback+0xc8>)
 8006da4:	68fb      	ldr	r3, [r7, #12]
 8006da6:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8006daa:	f893 3144 	ldrb.w	r3, [r3, #324]	@ 0x144
 8006dae:	2b01      	cmp	r3, #1
 8006db0:	d139      	bne.n	8006e26 <HAL_UART_RxCpltCallback+0xa6>
    		{
    			RingAdd(&mHandlers[i]->xBufferRX, mHandlers[i]->dataRX);
 8006db2:	4a25      	ldr	r2, [pc, #148]	@ (8006e48 <HAL_UART_RxCpltCallback+0xc8>)
 8006db4:	68fb      	ldr	r3, [r7, #12]
 8006db6:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8006dba:	f103 02c0 	add.w	r2, r3, #192	@ 0xc0
 8006dbe:	4922      	ldr	r1, [pc, #136]	@ (8006e48 <HAL_UART_RxCpltCallback+0xc8>)
 8006dc0:	68fb      	ldr	r3, [r7, #12]
 8006dc2:	f851 3023 	ldr.w	r3, [r1, r3, lsl #2]
 8006dc6:	f893 30a6 	ldrb.w	r3, [r3, #166]	@ 0xa6
 8006dca:	4619      	mov	r1, r3
 8006dcc:	4610      	mov	r0, r2
 8006dce:	f7fe fb6f 	bl	80054b0 <RingAdd>
    			HAL_UART_Receive_IT(mHandlers[i]->port, &mHandlers[i]->dataRX, 1);
 8006dd2:	4a1d      	ldr	r2, [pc, #116]	@ (8006e48 <HAL_UART_RxCpltCallback+0xc8>)
 8006dd4:	68fb      	ldr	r3, [r7, #12]
 8006dd6:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8006dda:	6858      	ldr	r0, [r3, #4]
 8006ddc:	4a1a      	ldr	r2, [pc, #104]	@ (8006e48 <HAL_UART_RxCpltCallback+0xc8>)
 8006dde:	68fb      	ldr	r3, [r7, #12]
 8006de0:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8006de4:	33a6      	adds	r3, #166	@ 0xa6
 8006de6:	2201      	movs	r2, #1
 8006de8:	4619      	mov	r1, r3
 8006dea:	f7fc fdb6 	bl	800395a <HAL_UART_Receive_IT>
    			xTimerResetFromISR(mHandlers[i]->xTimerT35, &xHigherPriorityTaskWoken);
 8006dee:	4a16      	ldr	r2, [pc, #88]	@ (8006e48 <HAL_UART_RxCpltCallback+0xc8>)
 8006df0:	68fb      	ldr	r3, [r7, #12]
 8006df2:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8006df6:	f8d3 40b4 	ldr.w	r4, [r3, #180]	@ 0xb4
 8006dfa:	f002 f80d 	bl	8008e18 <xTaskGetTickCountFromISR>
 8006dfe:	4602      	mov	r2, r0
 8006e00:	f107 0308 	add.w	r3, r7, #8
 8006e04:	2100      	movs	r1, #0
 8006e06:	9100      	str	r1, [sp, #0]
 8006e08:	2107      	movs	r1, #7
 8006e0a:	4620      	mov	r0, r4
 8006e0c:	f002 ffd8 	bl	8009dc0 <xTimerGenericCommand>
    		}
    		break;
 8006e10:	e009      	b.n	8006e26 <HAL_UART_RxCpltCallback+0xa6>
    for (i = 0; i < numberHandlers; i++ )
 8006e12:	68fb      	ldr	r3, [r7, #12]
 8006e14:	3301      	adds	r3, #1
 8006e16:	60fb      	str	r3, [r7, #12]
 8006e18:	4b0c      	ldr	r3, [pc, #48]	@ (8006e4c <HAL_UART_RxCpltCallback+0xcc>)
 8006e1a:	781b      	ldrb	r3, [r3, #0]
 8006e1c:	461a      	mov	r2, r3
 8006e1e:	68fb      	ldr	r3, [r7, #12]
 8006e20:	4293      	cmp	r3, r2
 8006e22:	dbb6      	blt.n	8006d92 <HAL_UART_RxCpltCallback+0x12>
 8006e24:	e000      	b.n	8006e28 <HAL_UART_RxCpltCallback+0xa8>
    		break;
 8006e26:	bf00      	nop
    	}
    }
    portYIELD_FROM_ISR( xHigherPriorityTaskWoken );
 8006e28:	68bb      	ldr	r3, [r7, #8]
 8006e2a:	2b00      	cmp	r3, #0
 8006e2c:	d007      	beq.n	8006e3e <HAL_UART_RxCpltCallback+0xbe>
 8006e2e:	4b08      	ldr	r3, [pc, #32]	@ (8006e50 <HAL_UART_RxCpltCallback+0xd0>)
 8006e30:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8006e34:	601a      	str	r2, [r3, #0]
 8006e36:	f3bf 8f4f 	dsb	sy
 8006e3a:	f3bf 8f6f 	isb	sy
	 * Here you should implement the callback code for other UARTs not used by Modbus
	 *
	 *
	 * */

}
 8006e3e:	bf00      	nop
 8006e40:	3714      	adds	r7, #20
 8006e42:	46bd      	mov	sp, r7
 8006e44:	bd90      	pop	{r4, r7, pc}
 8006e46:	bf00      	nop
 8006e48:	20000cfc 	.word	0x20000cfc
 8006e4c:	20000d04 	.word	0x20000d04
 8006e50:	e000ed04 	.word	0xe000ed04

08006e54 <HAL_UART_ErrorCallback>:
 * handled by the HAL
 * */


void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart)
{
 8006e54:	b580      	push	{r7, lr}
 8006e56:	b084      	sub	sp, #16
 8006e58:	af00      	add	r7, sp, #0
 8006e5a:	6078      	str	r0, [r7, #4]

 int i;

 for (i = 0; i < numberHandlers; i++ )
 8006e5c:	2300      	movs	r3, #0
 8006e5e:	60fb      	str	r3, [r7, #12]
 8006e60:	e03f      	b.n	8006ee2 <HAL_UART_ErrorCallback+0x8e>
 {
    	if (mHandlers[i]->port == huart  )
 8006e62:	4a26      	ldr	r2, [pc, #152]	@ (8006efc <HAL_UART_ErrorCallback+0xa8>)
 8006e64:	68fb      	ldr	r3, [r7, #12]
 8006e66:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8006e6a:	685b      	ldr	r3, [r3, #4]
 8006e6c:	687a      	ldr	r2, [r7, #4]
 8006e6e:	429a      	cmp	r2, r3
 8006e70:	d134      	bne.n	8006edc <HAL_UART_ErrorCallback+0x88>
    	{

    		if(mHandlers[i]->xTypeHW == USART_HW_DMA)
 8006e72:	4a22      	ldr	r2, [pc, #136]	@ (8006efc <HAL_UART_ErrorCallback+0xa8>)
 8006e74:	68fb      	ldr	r3, [r7, #12]
 8006e76:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8006e7a:	f893 3144 	ldrb.w	r3, [r3, #324]	@ 0x144
 8006e7e:	2b04      	cmp	r3, #4
 8006e80:	d136      	bne.n	8006ef0 <HAL_UART_ErrorCallback+0x9c>
    		{
    			while(HAL_UARTEx_ReceiveToIdle_DMA(mHandlers[i]->port, mHandlers[i]->xBufferRX.uxBuffer, MAX_BUFFER) != HAL_OK)
 8006e82:	e007      	b.n	8006e94 <HAL_UART_ErrorCallback+0x40>
    		    {
    					HAL_UART_DMAStop(mHandlers[i]->port);
 8006e84:	4a1d      	ldr	r2, [pc, #116]	@ (8006efc <HAL_UART_ErrorCallback+0xa8>)
 8006e86:	68fb      	ldr	r3, [r7, #12]
 8006e88:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8006e8c:	685b      	ldr	r3, [r3, #4]
 8006e8e:	4618      	mov	r0, r3
 8006e90:	f7fc fdf8 	bl	8003a84 <HAL_UART_DMAStop>
    			while(HAL_UARTEx_ReceiveToIdle_DMA(mHandlers[i]->port, mHandlers[i]->xBufferRX.uxBuffer, MAX_BUFFER) != HAL_OK)
 8006e94:	4a19      	ldr	r2, [pc, #100]	@ (8006efc <HAL_UART_ErrorCallback+0xa8>)
 8006e96:	68fb      	ldr	r3, [r7, #12]
 8006e98:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8006e9c:	6858      	ldr	r0, [r3, #4]
 8006e9e:	4a17      	ldr	r2, [pc, #92]	@ (8006efc <HAL_UART_ErrorCallback+0xa8>)
 8006ea0:	68fb      	ldr	r3, [r7, #12]
 8006ea2:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8006ea6:	33c0      	adds	r3, #192	@ 0xc0
 8006ea8:	2280      	movs	r2, #128	@ 0x80
 8006eaa:	4619      	mov	r1, r3
 8006eac:	f7fc fe69 	bl	8003b82 <HAL_UARTEx_ReceiveToIdle_DMA>
 8006eb0:	4603      	mov	r3, r0
 8006eb2:	2b00      	cmp	r3, #0
 8006eb4:	d1e6      	bne.n	8006e84 <HAL_UART_ErrorCallback+0x30>
   				}
				__HAL_DMA_DISABLE_IT(mHandlers[i]->port->hdmarx, DMA_IT_HT); // we don't need half-transfer interrupt
 8006eb6:	4a11      	ldr	r2, [pc, #68]	@ (8006efc <HAL_UART_ErrorCallback+0xa8>)
 8006eb8:	68fb      	ldr	r3, [r7, #12]
 8006eba:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8006ebe:	685b      	ldr	r3, [r3, #4]
 8006ec0:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8006ec2:	681b      	ldr	r3, [r3, #0]
 8006ec4:	681a      	ldr	r2, [r3, #0]
 8006ec6:	490d      	ldr	r1, [pc, #52]	@ (8006efc <HAL_UART_ErrorCallback+0xa8>)
 8006ec8:	68fb      	ldr	r3, [r7, #12]
 8006eca:	f851 3023 	ldr.w	r3, [r1, r3, lsl #2]
 8006ece:	685b      	ldr	r3, [r3, #4]
 8006ed0:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8006ed2:	681b      	ldr	r3, [r3, #0]
 8006ed4:	f022 0204 	bic.w	r2, r2, #4
 8006ed8:	601a      	str	r2, [r3, #0]

    		}

    		break;
 8006eda:	e009      	b.n	8006ef0 <HAL_UART_ErrorCallback+0x9c>
 for (i = 0; i < numberHandlers; i++ )
 8006edc:	68fb      	ldr	r3, [r7, #12]
 8006ede:	3301      	adds	r3, #1
 8006ee0:	60fb      	str	r3, [r7, #12]
 8006ee2:	4b07      	ldr	r3, [pc, #28]	@ (8006f00 <HAL_UART_ErrorCallback+0xac>)
 8006ee4:	781b      	ldrb	r3, [r3, #0]
 8006ee6:	461a      	mov	r2, r3
 8006ee8:	68fb      	ldr	r3, [r7, #12]
 8006eea:	4293      	cmp	r3, r2
 8006eec:	dbb9      	blt.n	8006e62 <HAL_UART_ErrorCallback+0xe>
    	}
   }
}
 8006eee:	e000      	b.n	8006ef2 <HAL_UART_ErrorCallback+0x9e>
    		break;
 8006ef0:	bf00      	nop
}
 8006ef2:	bf00      	nop
 8006ef4:	3710      	adds	r7, #16
 8006ef6:	46bd      	mov	sp, r7
 8006ef8:	bd80      	pop	{r7, pc}
 8006efa:	bf00      	nop
 8006efc:	20000cfc 	.word	0x20000cfc
 8006f00:	20000d04 	.word	0x20000d04

08006f04 <HAL_UARTEx_RxEventCallback>:


void HAL_UARTEx_RxEventCallback(UART_HandleTypeDef *huart, uint16_t Size)
{
 8006f04:	b580      	push	{r7, lr}
 8006f06:	b086      	sub	sp, #24
 8006f08:	af02      	add	r7, sp, #8
 8006f0a:	6078      	str	r0, [r7, #4]
 8006f0c:	460b      	mov	r3, r1
 8006f0e:	807b      	strh	r3, [r7, #2]
	    BaseType_t xHigherPriorityTaskWoken = pdFALSE;
 8006f10:	2300      	movs	r3, #0
 8006f12:	60bb      	str	r3, [r7, #8]
		/* Modbus RTU RX callback BEGIN */
	    int i;
	    for (i = 0; i < numberHandlers; i++ )
 8006f14:	2300      	movs	r3, #0
 8006f16:	60fb      	str	r3, [r7, #12]
 8006f18:	e05f      	b.n	8006fda <HAL_UARTEx_RxEventCallback+0xd6>
	    {
	    	if (mHandlers[i]->port == huart  )
 8006f1a:	4a3b      	ldr	r2, [pc, #236]	@ (8007008 <HAL_UARTEx_RxEventCallback+0x104>)
 8006f1c:	68fb      	ldr	r3, [r7, #12]
 8006f1e:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8006f22:	685b      	ldr	r3, [r3, #4]
 8006f24:	687a      	ldr	r2, [r7, #4]
 8006f26:	429a      	cmp	r2, r3
 8006f28:	d154      	bne.n	8006fd4 <HAL_UARTEx_RxEventCallback+0xd0>
	    	{


	    		if(mHandlers[i]->xTypeHW == USART_HW_DMA)
 8006f2a:	4a37      	ldr	r2, [pc, #220]	@ (8007008 <HAL_UARTEx_RxEventCallback+0x104>)
 8006f2c:	68fb      	ldr	r3, [r7, #12]
 8006f2e:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8006f32:	f893 3144 	ldrb.w	r3, [r3, #324]	@ 0x144
 8006f36:	2b04      	cmp	r3, #4
 8006f38:	d156      	bne.n	8006fe8 <HAL_UARTEx_RxEventCallback+0xe4>
	    		{
	    			if(Size) //check if we have received any byte
 8006f3a:	887b      	ldrh	r3, [r7, #2]
 8006f3c:	2b00      	cmp	r3, #0
 8006f3e:	d053      	beq.n	8006fe8 <HAL_UARTEx_RxEventCallback+0xe4>
	    			{
		    				mHandlers[i]->xBufferRX.u8available = Size;
 8006f40:	4a31      	ldr	r2, [pc, #196]	@ (8007008 <HAL_UARTEx_RxEventCallback+0x104>)
 8006f42:	68fb      	ldr	r3, [r7, #12]
 8006f44:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8006f48:	887a      	ldrh	r2, [r7, #2]
 8006f4a:	b2d2      	uxtb	r2, r2
 8006f4c:	f883 2142 	strb.w	r2, [r3, #322]	@ 0x142
		    				mHandlers[i]->xBufferRX.overflow = false;
 8006f50:	4a2d      	ldr	r2, [pc, #180]	@ (8007008 <HAL_UARTEx_RxEventCallback+0x104>)
 8006f52:	68fb      	ldr	r3, [r7, #12]
 8006f54:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8006f58:	2200      	movs	r2, #0
 8006f5a:	f883 2143 	strb.w	r2, [r3, #323]	@ 0x143

		    				while(HAL_UARTEx_ReceiveToIdle_DMA(mHandlers[i]->port, mHandlers[i]->xBufferRX.uxBuffer, MAX_BUFFER) != HAL_OK)
 8006f5e:	e007      	b.n	8006f70 <HAL_UARTEx_RxEventCallback+0x6c>
		    				{
		    					HAL_UART_DMAStop(mHandlers[i]->port);
 8006f60:	4a29      	ldr	r2, [pc, #164]	@ (8007008 <HAL_UARTEx_RxEventCallback+0x104>)
 8006f62:	68fb      	ldr	r3, [r7, #12]
 8006f64:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8006f68:	685b      	ldr	r3, [r3, #4]
 8006f6a:	4618      	mov	r0, r3
 8006f6c:	f7fc fd8a 	bl	8003a84 <HAL_UART_DMAStop>
		    				while(HAL_UARTEx_ReceiveToIdle_DMA(mHandlers[i]->port, mHandlers[i]->xBufferRX.uxBuffer, MAX_BUFFER) != HAL_OK)
 8006f70:	4a25      	ldr	r2, [pc, #148]	@ (8007008 <HAL_UARTEx_RxEventCallback+0x104>)
 8006f72:	68fb      	ldr	r3, [r7, #12]
 8006f74:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8006f78:	6858      	ldr	r0, [r3, #4]
 8006f7a:	4a23      	ldr	r2, [pc, #140]	@ (8007008 <HAL_UARTEx_RxEventCallback+0x104>)
 8006f7c:	68fb      	ldr	r3, [r7, #12]
 8006f7e:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8006f82:	33c0      	adds	r3, #192	@ 0xc0
 8006f84:	2280      	movs	r2, #128	@ 0x80
 8006f86:	4619      	mov	r1, r3
 8006f88:	f7fc fdfb 	bl	8003b82 <HAL_UARTEx_ReceiveToIdle_DMA>
 8006f8c:	4603      	mov	r3, r0
 8006f8e:	2b00      	cmp	r3, #0
 8006f90:	d1e6      	bne.n	8006f60 <HAL_UARTEx_RxEventCallback+0x5c>

		    				}
		    				__HAL_DMA_DISABLE_IT(mHandlers[i]->port->hdmarx, DMA_IT_HT); // we don't need half-transfer interrupt
 8006f92:	4a1d      	ldr	r2, [pc, #116]	@ (8007008 <HAL_UARTEx_RxEventCallback+0x104>)
 8006f94:	68fb      	ldr	r3, [r7, #12]
 8006f96:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8006f9a:	685b      	ldr	r3, [r3, #4]
 8006f9c:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8006f9e:	681b      	ldr	r3, [r3, #0]
 8006fa0:	681a      	ldr	r2, [r3, #0]
 8006fa2:	4919      	ldr	r1, [pc, #100]	@ (8007008 <HAL_UARTEx_RxEventCallback+0x104>)
 8006fa4:	68fb      	ldr	r3, [r7, #12]
 8006fa6:	f851 3023 	ldr.w	r3, [r1, r3, lsl #2]
 8006faa:	685b      	ldr	r3, [r3, #4]
 8006fac:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8006fae:	681b      	ldr	r3, [r3, #0]
 8006fb0:	f022 0204 	bic.w	r2, r2, #4
 8006fb4:	601a      	str	r2, [r3, #0]

		    				xTaskNotifyFromISR(mHandlers[i]->myTaskModbusAHandle, 0 , eSetValueWithOverwrite, &xHigherPriorityTaskWoken);
 8006fb6:	4a14      	ldr	r2, [pc, #80]	@ (8007008 <HAL_UARTEx_RxEventCallback+0x104>)
 8006fb8:	68fb      	ldr	r3, [r7, #12]
 8006fba:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8006fbe:	f8d3 00b0 	ldr.w	r0, [r3, #176]	@ 0xb0
 8006fc2:	f107 0308 	add.w	r3, r7, #8
 8006fc6:	9300      	str	r3, [sp, #0]
 8006fc8:	2300      	movs	r3, #0
 8006fca:	2203      	movs	r2, #3
 8006fcc:	2100      	movs	r1, #0
 8006fce:	f002 fd15 	bl	80099fc <xTaskGenericNotifyFromISR>
	    			}
	    		}

	    		break;
 8006fd2:	e009      	b.n	8006fe8 <HAL_UARTEx_RxEventCallback+0xe4>
	    for (i = 0; i < numberHandlers; i++ )
 8006fd4:	68fb      	ldr	r3, [r7, #12]
 8006fd6:	3301      	adds	r3, #1
 8006fd8:	60fb      	str	r3, [r7, #12]
 8006fda:	4b0c      	ldr	r3, [pc, #48]	@ (800700c <HAL_UARTEx_RxEventCallback+0x108>)
 8006fdc:	781b      	ldrb	r3, [r3, #0]
 8006fde:	461a      	mov	r2, r3
 8006fe0:	68fb      	ldr	r3, [r7, #12]
 8006fe2:	4293      	cmp	r3, r2
 8006fe4:	db99      	blt.n	8006f1a <HAL_UARTEx_RxEventCallback+0x16>
 8006fe6:	e000      	b.n	8006fea <HAL_UARTEx_RxEventCallback+0xe6>
	    		break;
 8006fe8:	bf00      	nop
	    	}
	    }
	    portYIELD_FROM_ISR( xHigherPriorityTaskWoken );
 8006fea:	68bb      	ldr	r3, [r7, #8]
 8006fec:	2b00      	cmp	r3, #0
 8006fee:	d007      	beq.n	8007000 <HAL_UARTEx_RxEventCallback+0xfc>
 8006ff0:	4b07      	ldr	r3, [pc, #28]	@ (8007010 <HAL_UARTEx_RxEventCallback+0x10c>)
 8006ff2:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8006ff6:	601a      	str	r2, [r3, #0]
 8006ff8:	f3bf 8f4f 	dsb	sy
 8006ffc:	f3bf 8f6f 	isb	sy
}
 8007000:	bf00      	nop
 8007002:	3710      	adds	r7, #16
 8007004:	46bd      	mov	sp, r7
 8007006:	bd80      	pop	{r7, pc}
 8007008:	20000cfc 	.word	0x20000cfc
 800700c:	20000d04 	.word	0x20000d04
 8007010:	e000ed04 	.word	0xe000ed04

08007014 <__NVIC_SetPriority>:
{
 8007014:	b480      	push	{r7}
 8007016:	b083      	sub	sp, #12
 8007018:	af00      	add	r7, sp, #0
 800701a:	4603      	mov	r3, r0
 800701c:	6039      	str	r1, [r7, #0]
 800701e:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8007020:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8007024:	2b00      	cmp	r3, #0
 8007026:	db0a      	blt.n	800703e <__NVIC_SetPriority+0x2a>
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8007028:	683b      	ldr	r3, [r7, #0]
 800702a:	b2da      	uxtb	r2, r3
 800702c:	490c      	ldr	r1, [pc, #48]	@ (8007060 <__NVIC_SetPriority+0x4c>)
 800702e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8007032:	0112      	lsls	r2, r2, #4
 8007034:	b2d2      	uxtb	r2, r2
 8007036:	440b      	add	r3, r1
 8007038:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
}
 800703c:	e00a      	b.n	8007054 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800703e:	683b      	ldr	r3, [r7, #0]
 8007040:	b2da      	uxtb	r2, r3
 8007042:	4908      	ldr	r1, [pc, #32]	@ (8007064 <__NVIC_SetPriority+0x50>)
 8007044:	79fb      	ldrb	r3, [r7, #7]
 8007046:	f003 030f 	and.w	r3, r3, #15
 800704a:	3b04      	subs	r3, #4
 800704c:	0112      	lsls	r2, r2, #4
 800704e:	b2d2      	uxtb	r2, r2
 8007050:	440b      	add	r3, r1
 8007052:	761a      	strb	r2, [r3, #24]
}
 8007054:	bf00      	nop
 8007056:	370c      	adds	r7, #12
 8007058:	46bd      	mov	sp, r7
 800705a:	bc80      	pop	{r7}
 800705c:	4770      	bx	lr
 800705e:	bf00      	nop
 8007060:	e000e100 	.word	0xe000e100
 8007064:	e000ed00 	.word	0xe000ed00

08007068 <SysTick_Handler>:

/*
  SysTick handler implementation that also clears overflow flag.
*/
#if (USE_CUSTOM_SYSTICK_HANDLER_IMPLEMENTATION == 0)
void SysTick_Handler (void) {
 8007068:	b580      	push	{r7, lr}
 800706a:	af00      	add	r7, sp, #0
  /* Clear overflow flag */
  SysTick->CTRL;
 800706c:	4b05      	ldr	r3, [pc, #20]	@ (8007084 <SysTick_Handler+0x1c>)
 800706e:	681b      	ldr	r3, [r3, #0]

  if (xTaskGetSchedulerState() != taskSCHEDULER_NOT_STARTED) {
 8007070:	f002 fa28 	bl	80094c4 <xTaskGetSchedulerState>
 8007074:	4603      	mov	r3, r0
 8007076:	2b01      	cmp	r3, #1
 8007078:	d001      	beq.n	800707e <SysTick_Handler+0x16>
    /* Call tick handler */
    xPortSysTickHandler();
 800707a:	f003 fb1d 	bl	800a6b8 <xPortSysTickHandler>
  }
}
 800707e:	bf00      	nop
 8007080:	bd80      	pop	{r7, pc}
 8007082:	bf00      	nop
 8007084:	e000e010 	.word	0xe000e010

08007088 <SVC_Setup>:
#endif /* SysTick */

/*
  Setup SVC to reset value.
*/
__STATIC_INLINE void SVC_Setup (void) {
 8007088:	b580      	push	{r7, lr}
 800708a:	af00      	add	r7, sp, #0
#if (__ARM_ARCH_7A__ == 0U)
  /* Service Call interrupt might be configured before kernel start     */
  /* and when its priority is lower or equal to BASEPRI, svc intruction */
  /* causes a Hard Fault.                                               */
  NVIC_SetPriority (SVCall_IRQ_NBR, 0U);
 800708c:	2100      	movs	r1, #0
 800708e:	f06f 0004 	mvn.w	r0, #4
 8007092:	f7ff ffbf 	bl	8007014 <__NVIC_SetPriority>
#endif
}
 8007096:	bf00      	nop
 8007098:	bd80      	pop	{r7, pc}
	...

0800709c <osKernelInitialize>:
static uint32_t OS_Tick_GetOverflow (void);
/* Get OS Tick interval */
static uint32_t OS_Tick_GetInterval (void);
/*---------------------------------------------------------------------------*/

osStatus_t osKernelInitialize (void) {
 800709c:	b480      	push	{r7}
 800709e:	b083      	sub	sp, #12
 80070a0:	af00      	add	r7, sp, #0
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 80070a2:	f3ef 8305 	mrs	r3, IPSR
 80070a6:	603b      	str	r3, [r7, #0]
  return(result);
 80070a8:	683b      	ldr	r3, [r7, #0]
  osStatus_t stat;

  if (IS_IRQ()) {
 80070aa:	2b00      	cmp	r3, #0
 80070ac:	d003      	beq.n	80070b6 <osKernelInitialize+0x1a>
    stat = osErrorISR;
 80070ae:	f06f 0305 	mvn.w	r3, #5
 80070b2:	607b      	str	r3, [r7, #4]
 80070b4:	e00c      	b.n	80070d0 <osKernelInitialize+0x34>
  }
  else {
    if (KernelState == osKernelInactive) {
 80070b6:	4b09      	ldr	r3, [pc, #36]	@ (80070dc <osKernelInitialize+0x40>)
 80070b8:	681b      	ldr	r3, [r3, #0]
 80070ba:	2b00      	cmp	r3, #0
 80070bc:	d105      	bne.n	80070ca <osKernelInitialize+0x2e>
        EvrFreeRTOSSetup(0U);
      #endif
      #if defined(USE_FreeRTOS_HEAP_5) && (HEAP_5_REGION_SETUP == 1)
        vPortDefineHeapRegions (configHEAP_5_REGIONS);
      #endif
      KernelState = osKernelReady;
 80070be:	4b07      	ldr	r3, [pc, #28]	@ (80070dc <osKernelInitialize+0x40>)
 80070c0:	2201      	movs	r2, #1
 80070c2:	601a      	str	r2, [r3, #0]
      stat = osOK;
 80070c4:	2300      	movs	r3, #0
 80070c6:	607b      	str	r3, [r7, #4]
 80070c8:	e002      	b.n	80070d0 <osKernelInitialize+0x34>
    } else {
      stat = osError;
 80070ca:	f04f 33ff 	mov.w	r3, #4294967295
 80070ce:	607b      	str	r3, [r7, #4]
    }
  }

  return (stat);
 80070d0:	687b      	ldr	r3, [r7, #4]
}
 80070d2:	4618      	mov	r0, r3
 80070d4:	370c      	adds	r7, #12
 80070d6:	46bd      	mov	sp, r7
 80070d8:	bc80      	pop	{r7}
 80070da:	4770      	bx	lr
 80070dc:	20000d08 	.word	0x20000d08

080070e0 <osKernelStart>:
  }

  return (state);
}

osStatus_t osKernelStart (void) {
 80070e0:	b580      	push	{r7, lr}
 80070e2:	b082      	sub	sp, #8
 80070e4:	af00      	add	r7, sp, #0
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 80070e6:	f3ef 8305 	mrs	r3, IPSR
 80070ea:	603b      	str	r3, [r7, #0]
  return(result);
 80070ec:	683b      	ldr	r3, [r7, #0]
  osStatus_t stat;

  if (IS_IRQ()) {
 80070ee:	2b00      	cmp	r3, #0
 80070f0:	d003      	beq.n	80070fa <osKernelStart+0x1a>
    stat = osErrorISR;
 80070f2:	f06f 0305 	mvn.w	r3, #5
 80070f6:	607b      	str	r3, [r7, #4]
 80070f8:	e010      	b.n	800711c <osKernelStart+0x3c>
  }
  else {
    if (KernelState == osKernelReady) {
 80070fa:	4b0b      	ldr	r3, [pc, #44]	@ (8007128 <osKernelStart+0x48>)
 80070fc:	681b      	ldr	r3, [r3, #0]
 80070fe:	2b01      	cmp	r3, #1
 8007100:	d109      	bne.n	8007116 <osKernelStart+0x36>
      /* Ensure SVC priority is at the reset value */
      SVC_Setup();
 8007102:	f7ff ffc1 	bl	8007088 <SVC_Setup>
      /* Change state to enable IRQ masking check */
      KernelState = osKernelRunning;
 8007106:	4b08      	ldr	r3, [pc, #32]	@ (8007128 <osKernelStart+0x48>)
 8007108:	2202      	movs	r2, #2
 800710a:	601a      	str	r2, [r3, #0]
      /* Start the kernel scheduler */
      vTaskStartScheduler();
 800710c:	f001 fd5a 	bl	8008bc4 <vTaskStartScheduler>
      stat = osOK;
 8007110:	2300      	movs	r3, #0
 8007112:	607b      	str	r3, [r7, #4]
 8007114:	e002      	b.n	800711c <osKernelStart+0x3c>
    } else {
      stat = osError;
 8007116:	f04f 33ff 	mov.w	r3, #4294967295
 800711a:	607b      	str	r3, [r7, #4]
    }
  }

  return (stat);
 800711c:	687b      	ldr	r3, [r7, #4]
}
 800711e:	4618      	mov	r0, r3
 8007120:	3708      	adds	r7, #8
 8007122:	46bd      	mov	sp, r7
 8007124:	bd80      	pop	{r7, pc}
 8007126:	bf00      	nop
 8007128:	20000d08 	.word	0x20000d08

0800712c <osThreadNew>:
  return (configCPU_CLOCK_HZ);
}

/*---------------------------------------------------------------------------*/

osThreadId_t osThreadNew (osThreadFunc_t func, void *argument, const osThreadAttr_t *attr) {
 800712c:	b580      	push	{r7, lr}
 800712e:	b08e      	sub	sp, #56	@ 0x38
 8007130:	af04      	add	r7, sp, #16
 8007132:	60f8      	str	r0, [r7, #12]
 8007134:	60b9      	str	r1, [r7, #8]
 8007136:	607a      	str	r2, [r7, #4]
  uint32_t stack;
  TaskHandle_t hTask;
  UBaseType_t prio;
  int32_t mem;

  hTask = NULL;
 8007138:	2300      	movs	r3, #0
 800713a:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 800713c:	f3ef 8305 	mrs	r3, IPSR
 8007140:	617b      	str	r3, [r7, #20]
  return(result);
 8007142:	697b      	ldr	r3, [r7, #20]

  if (!IS_IRQ() && (func != NULL)) {
 8007144:	2b00      	cmp	r3, #0
 8007146:	d17e      	bne.n	8007246 <osThreadNew+0x11a>
 8007148:	68fb      	ldr	r3, [r7, #12]
 800714a:	2b00      	cmp	r3, #0
 800714c:	d07b      	beq.n	8007246 <osThreadNew+0x11a>
    stack = configMINIMAL_STACK_SIZE;
 800714e:	2380      	movs	r3, #128	@ 0x80
 8007150:	623b      	str	r3, [r7, #32]
    prio  = (UBaseType_t)osPriorityNormal;
 8007152:	2318      	movs	r3, #24
 8007154:	61fb      	str	r3, [r7, #28]

    name = NULL;
 8007156:	2300      	movs	r3, #0
 8007158:	627b      	str	r3, [r7, #36]	@ 0x24
    mem  = -1;
 800715a:	f04f 33ff 	mov.w	r3, #4294967295
 800715e:	61bb      	str	r3, [r7, #24]

    if (attr != NULL) {
 8007160:	687b      	ldr	r3, [r7, #4]
 8007162:	2b00      	cmp	r3, #0
 8007164:	d045      	beq.n	80071f2 <osThreadNew+0xc6>
      if (attr->name != NULL) {
 8007166:	687b      	ldr	r3, [r7, #4]
 8007168:	681b      	ldr	r3, [r3, #0]
 800716a:	2b00      	cmp	r3, #0
 800716c:	d002      	beq.n	8007174 <osThreadNew+0x48>
        name = attr->name;
 800716e:	687b      	ldr	r3, [r7, #4]
 8007170:	681b      	ldr	r3, [r3, #0]
 8007172:	627b      	str	r3, [r7, #36]	@ 0x24
      }
      if (attr->priority != osPriorityNone) {
 8007174:	687b      	ldr	r3, [r7, #4]
 8007176:	699b      	ldr	r3, [r3, #24]
 8007178:	2b00      	cmp	r3, #0
 800717a:	d002      	beq.n	8007182 <osThreadNew+0x56>
        prio = (UBaseType_t)attr->priority;
 800717c:	687b      	ldr	r3, [r7, #4]
 800717e:	699b      	ldr	r3, [r3, #24]
 8007180:	61fb      	str	r3, [r7, #28]
      }

      if ((prio < osPriorityIdle) || (prio > osPriorityISR) || ((attr->attr_bits & osThreadJoinable) == osThreadJoinable)) {
 8007182:	69fb      	ldr	r3, [r7, #28]
 8007184:	2b00      	cmp	r3, #0
 8007186:	d008      	beq.n	800719a <osThreadNew+0x6e>
 8007188:	69fb      	ldr	r3, [r7, #28]
 800718a:	2b38      	cmp	r3, #56	@ 0x38
 800718c:	d805      	bhi.n	800719a <osThreadNew+0x6e>
 800718e:	687b      	ldr	r3, [r7, #4]
 8007190:	685b      	ldr	r3, [r3, #4]
 8007192:	f003 0301 	and.w	r3, r3, #1
 8007196:	2b00      	cmp	r3, #0
 8007198:	d001      	beq.n	800719e <osThreadNew+0x72>
        return (NULL);
 800719a:	2300      	movs	r3, #0
 800719c:	e054      	b.n	8007248 <osThreadNew+0x11c>
      }

      if (attr->stack_size > 0U) {
 800719e:	687b      	ldr	r3, [r7, #4]
 80071a0:	695b      	ldr	r3, [r3, #20]
 80071a2:	2b00      	cmp	r3, #0
 80071a4:	d003      	beq.n	80071ae <osThreadNew+0x82>
        /* In FreeRTOS stack is not in bytes, but in sizeof(StackType_t) which is 4 on ARM ports.       */
        /* Stack size should be therefore 4 byte aligned in order to avoid division caused side effects */
        stack = attr->stack_size / sizeof(StackType_t);
 80071a6:	687b      	ldr	r3, [r7, #4]
 80071a8:	695b      	ldr	r3, [r3, #20]
 80071aa:	089b      	lsrs	r3, r3, #2
 80071ac:	623b      	str	r3, [r7, #32]
      }

      if ((attr->cb_mem    != NULL) && (attr->cb_size    >= sizeof(StaticTask_t)) &&
 80071ae:	687b      	ldr	r3, [r7, #4]
 80071b0:	689b      	ldr	r3, [r3, #8]
 80071b2:	2b00      	cmp	r3, #0
 80071b4:	d00e      	beq.n	80071d4 <osThreadNew+0xa8>
 80071b6:	687b      	ldr	r3, [r7, #4]
 80071b8:	68db      	ldr	r3, [r3, #12]
 80071ba:	2ba7      	cmp	r3, #167	@ 0xa7
 80071bc:	d90a      	bls.n	80071d4 <osThreadNew+0xa8>
          (attr->stack_mem != NULL) && (attr->stack_size >  0U)) {
 80071be:	687b      	ldr	r3, [r7, #4]
 80071c0:	691b      	ldr	r3, [r3, #16]
      if ((attr->cb_mem    != NULL) && (attr->cb_size    >= sizeof(StaticTask_t)) &&
 80071c2:	2b00      	cmp	r3, #0
 80071c4:	d006      	beq.n	80071d4 <osThreadNew+0xa8>
          (attr->stack_mem != NULL) && (attr->stack_size >  0U)) {
 80071c6:	687b      	ldr	r3, [r7, #4]
 80071c8:	695b      	ldr	r3, [r3, #20]
 80071ca:	2b00      	cmp	r3, #0
 80071cc:	d002      	beq.n	80071d4 <osThreadNew+0xa8>
        mem = 1;
 80071ce:	2301      	movs	r3, #1
 80071d0:	61bb      	str	r3, [r7, #24]
 80071d2:	e010      	b.n	80071f6 <osThreadNew+0xca>
      }
      else {
        if ((attr->cb_mem == NULL) && (attr->cb_size == 0U) && (attr->stack_mem == NULL)) {
 80071d4:	687b      	ldr	r3, [r7, #4]
 80071d6:	689b      	ldr	r3, [r3, #8]
 80071d8:	2b00      	cmp	r3, #0
 80071da:	d10c      	bne.n	80071f6 <osThreadNew+0xca>
 80071dc:	687b      	ldr	r3, [r7, #4]
 80071de:	68db      	ldr	r3, [r3, #12]
 80071e0:	2b00      	cmp	r3, #0
 80071e2:	d108      	bne.n	80071f6 <osThreadNew+0xca>
 80071e4:	687b      	ldr	r3, [r7, #4]
 80071e6:	691b      	ldr	r3, [r3, #16]
 80071e8:	2b00      	cmp	r3, #0
 80071ea:	d104      	bne.n	80071f6 <osThreadNew+0xca>
          mem = 0;
 80071ec:	2300      	movs	r3, #0
 80071ee:	61bb      	str	r3, [r7, #24]
 80071f0:	e001      	b.n	80071f6 <osThreadNew+0xca>
        }
      }
    }
    else {
      mem = 0;
 80071f2:	2300      	movs	r3, #0
 80071f4:	61bb      	str	r3, [r7, #24]
    }

    if (mem == 1) {
 80071f6:	69bb      	ldr	r3, [r7, #24]
 80071f8:	2b01      	cmp	r3, #1
 80071fa:	d110      	bne.n	800721e <osThreadNew+0xf2>
      #if (configSUPPORT_STATIC_ALLOCATION == 1)
        hTask = xTaskCreateStatic ((TaskFunction_t)func, name, stack, argument, prio, (StackType_t  *)attr->stack_mem,
 80071fc:	687b      	ldr	r3, [r7, #4]
 80071fe:	691b      	ldr	r3, [r3, #16]
                                                                                      (StaticTask_t *)attr->cb_mem);
 8007200:	687a      	ldr	r2, [r7, #4]
 8007202:	6892      	ldr	r2, [r2, #8]
        hTask = xTaskCreateStatic ((TaskFunction_t)func, name, stack, argument, prio, (StackType_t  *)attr->stack_mem,
 8007204:	9202      	str	r2, [sp, #8]
 8007206:	9301      	str	r3, [sp, #4]
 8007208:	69fb      	ldr	r3, [r7, #28]
 800720a:	9300      	str	r3, [sp, #0]
 800720c:	68bb      	ldr	r3, [r7, #8]
 800720e:	6a3a      	ldr	r2, [r7, #32]
 8007210:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 8007212:	68f8      	ldr	r0, [r7, #12]
 8007214:	f001 fae2 	bl	80087dc <xTaskCreateStatic>
 8007218:	4603      	mov	r3, r0
 800721a:	613b      	str	r3, [r7, #16]
 800721c:	e013      	b.n	8007246 <osThreadNew+0x11a>
      #endif
    }
    else {
      if (mem == 0) {
 800721e:	69bb      	ldr	r3, [r7, #24]
 8007220:	2b00      	cmp	r3, #0
 8007222:	d110      	bne.n	8007246 <osThreadNew+0x11a>
        #if (configSUPPORT_DYNAMIC_ALLOCATION == 1)
          if (xTaskCreate ((TaskFunction_t)func, name, (uint16_t)stack, argument, prio, &hTask) != pdPASS) {
 8007224:	6a3b      	ldr	r3, [r7, #32]
 8007226:	b29a      	uxth	r2, r3
 8007228:	f107 0310 	add.w	r3, r7, #16
 800722c:	9301      	str	r3, [sp, #4]
 800722e:	69fb      	ldr	r3, [r7, #28]
 8007230:	9300      	str	r3, [sp, #0]
 8007232:	68bb      	ldr	r3, [r7, #8]
 8007234:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 8007236:	68f8      	ldr	r0, [r7, #12]
 8007238:	f001 fb30 	bl	800889c <xTaskCreate>
 800723c:	4603      	mov	r3, r0
 800723e:	2b01      	cmp	r3, #1
 8007240:	d001      	beq.n	8007246 <osThreadNew+0x11a>
            hTask = NULL;
 8007242:	2300      	movs	r3, #0
 8007244:	613b      	str	r3, [r7, #16]
        #endif
      }
    }
  }

  return ((osThreadId_t)hTask);
 8007246:	693b      	ldr	r3, [r7, #16]
}
 8007248:	4618      	mov	r0, r3
 800724a:	3728      	adds	r7, #40	@ 0x28
 800724c:	46bd      	mov	sp, r7
 800724e:	bd80      	pop	{r7, pc}

08007250 <osThreadGetId>:
  }

  return (name);
}

osThreadId_t osThreadGetId (void) {
 8007250:	b580      	push	{r7, lr}
 8007252:	b082      	sub	sp, #8
 8007254:	af00      	add	r7, sp, #0
  osThreadId_t id;

  id = (osThreadId_t)xTaskGetCurrentTaskHandle();
 8007256:	f002 f927 	bl	80094a8 <xTaskGetCurrentTaskHandle>
 800725a:	6078      	str	r0, [r7, #4]

  return (id);
 800725c:	687b      	ldr	r3, [r7, #4]
}
 800725e:	4618      	mov	r0, r3
 8007260:	3708      	adds	r7, #8
 8007262:	46bd      	mov	sp, r7
 8007264:	bd80      	pop	{r7, pc}

08007266 <osDelay>:
  /* Return flags before clearing */
  return (rflags);
}
#endif /* (configUSE_OS2_THREAD_FLAGS == 1) */

osStatus_t osDelay (uint32_t ticks) {
 8007266:	b580      	push	{r7, lr}
 8007268:	b084      	sub	sp, #16
 800726a:	af00      	add	r7, sp, #0
 800726c:	6078      	str	r0, [r7, #4]
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 800726e:	f3ef 8305 	mrs	r3, IPSR
 8007272:	60bb      	str	r3, [r7, #8]
  return(result);
 8007274:	68bb      	ldr	r3, [r7, #8]
  osStatus_t stat;

  if (IS_IRQ()) {
 8007276:	2b00      	cmp	r3, #0
 8007278:	d003      	beq.n	8007282 <osDelay+0x1c>
    stat = osErrorISR;
 800727a:	f06f 0305 	mvn.w	r3, #5
 800727e:	60fb      	str	r3, [r7, #12]
 8007280:	e007      	b.n	8007292 <osDelay+0x2c>
  }
  else {
    stat = osOK;
 8007282:	2300      	movs	r3, #0
 8007284:	60fb      	str	r3, [r7, #12]

    if (ticks != 0U) {
 8007286:	687b      	ldr	r3, [r7, #4]
 8007288:	2b00      	cmp	r3, #0
 800728a:	d002      	beq.n	8007292 <osDelay+0x2c>
      vTaskDelay(ticks);
 800728c:	6878      	ldr	r0, [r7, #4]
 800728e:	f001 fc63 	bl	8008b58 <vTaskDelay>
    }
  }

  return (stat);
 8007292:	68fb      	ldr	r3, [r7, #12]
}
 8007294:	4618      	mov	r0, r3
 8007296:	3710      	adds	r7, #16
 8007298:	46bd      	mov	sp, r7
 800729a:	bd80      	pop	{r7, pc}

0800729c <osSemaphoreNew>:
}
#endif /* (configUSE_OS2_MUTEX == 1) */

/*---------------------------------------------------------------------------*/

osSemaphoreId_t osSemaphoreNew (uint32_t max_count, uint32_t initial_count, const osSemaphoreAttr_t *attr) {
 800729c:	b580      	push	{r7, lr}
 800729e:	b08a      	sub	sp, #40	@ 0x28
 80072a0:	af02      	add	r7, sp, #8
 80072a2:	60f8      	str	r0, [r7, #12]
 80072a4:	60b9      	str	r1, [r7, #8]
 80072a6:	607a      	str	r2, [r7, #4]
  int32_t mem;
  #if (configQUEUE_REGISTRY_SIZE > 0)
  const char *name;
  #endif

  hSemaphore = NULL;
 80072a8:	2300      	movs	r3, #0
 80072aa:	61fb      	str	r3, [r7, #28]
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 80072ac:	f3ef 8305 	mrs	r3, IPSR
 80072b0:	613b      	str	r3, [r7, #16]
  return(result);
 80072b2:	693b      	ldr	r3, [r7, #16]

  if (!IS_IRQ() && (max_count > 0U) && (initial_count <= max_count)) {
 80072b4:	2b00      	cmp	r3, #0
 80072b6:	d175      	bne.n	80073a4 <osSemaphoreNew+0x108>
 80072b8:	68fb      	ldr	r3, [r7, #12]
 80072ba:	2b00      	cmp	r3, #0
 80072bc:	d072      	beq.n	80073a4 <osSemaphoreNew+0x108>
 80072be:	68ba      	ldr	r2, [r7, #8]
 80072c0:	68fb      	ldr	r3, [r7, #12]
 80072c2:	429a      	cmp	r2, r3
 80072c4:	d86e      	bhi.n	80073a4 <osSemaphoreNew+0x108>
    mem = -1;
 80072c6:	f04f 33ff 	mov.w	r3, #4294967295
 80072ca:	61bb      	str	r3, [r7, #24]

    if (attr != NULL) {
 80072cc:	687b      	ldr	r3, [r7, #4]
 80072ce:	2b00      	cmp	r3, #0
 80072d0:	d015      	beq.n	80072fe <osSemaphoreNew+0x62>
      if ((attr->cb_mem != NULL) && (attr->cb_size >= sizeof(StaticSemaphore_t))) {
 80072d2:	687b      	ldr	r3, [r7, #4]
 80072d4:	689b      	ldr	r3, [r3, #8]
 80072d6:	2b00      	cmp	r3, #0
 80072d8:	d006      	beq.n	80072e8 <osSemaphoreNew+0x4c>
 80072da:	687b      	ldr	r3, [r7, #4]
 80072dc:	68db      	ldr	r3, [r3, #12]
 80072de:	2b4f      	cmp	r3, #79	@ 0x4f
 80072e0:	d902      	bls.n	80072e8 <osSemaphoreNew+0x4c>
        mem = 1;
 80072e2:	2301      	movs	r3, #1
 80072e4:	61bb      	str	r3, [r7, #24]
 80072e6:	e00c      	b.n	8007302 <osSemaphoreNew+0x66>
      }
      else {
        if ((attr->cb_mem == NULL) && (attr->cb_size == 0U)) {
 80072e8:	687b      	ldr	r3, [r7, #4]
 80072ea:	689b      	ldr	r3, [r3, #8]
 80072ec:	2b00      	cmp	r3, #0
 80072ee:	d108      	bne.n	8007302 <osSemaphoreNew+0x66>
 80072f0:	687b      	ldr	r3, [r7, #4]
 80072f2:	68db      	ldr	r3, [r3, #12]
 80072f4:	2b00      	cmp	r3, #0
 80072f6:	d104      	bne.n	8007302 <osSemaphoreNew+0x66>
          mem = 0;
 80072f8:	2300      	movs	r3, #0
 80072fa:	61bb      	str	r3, [r7, #24]
 80072fc:	e001      	b.n	8007302 <osSemaphoreNew+0x66>
        }
      }
    }
    else {
      mem = 0;
 80072fe:	2300      	movs	r3, #0
 8007300:	61bb      	str	r3, [r7, #24]
    }

    if (mem != -1) {
 8007302:	69bb      	ldr	r3, [r7, #24]
 8007304:	f1b3 3fff 	cmp.w	r3, #4294967295
 8007308:	d04c      	beq.n	80073a4 <osSemaphoreNew+0x108>
      if (max_count == 1U) {
 800730a:	68fb      	ldr	r3, [r7, #12]
 800730c:	2b01      	cmp	r3, #1
 800730e:	d128      	bne.n	8007362 <osSemaphoreNew+0xc6>
        if (mem == 1) {
 8007310:	69bb      	ldr	r3, [r7, #24]
 8007312:	2b01      	cmp	r3, #1
 8007314:	d10a      	bne.n	800732c <osSemaphoreNew+0x90>
          #if (configSUPPORT_STATIC_ALLOCATION == 1)
            hSemaphore = xSemaphoreCreateBinaryStatic ((StaticSemaphore_t *)attr->cb_mem);
 8007316:	687b      	ldr	r3, [r7, #4]
 8007318:	689b      	ldr	r3, [r3, #8]
 800731a:	2203      	movs	r2, #3
 800731c:	9200      	str	r2, [sp, #0]
 800731e:	2200      	movs	r2, #0
 8007320:	2100      	movs	r1, #0
 8007322:	2001      	movs	r0, #1
 8007324:	f000 fa9a 	bl	800785c <xQueueGenericCreateStatic>
 8007328:	61f8      	str	r0, [r7, #28]
 800732a:	e005      	b.n	8007338 <osSemaphoreNew+0x9c>
          #endif
        }
        else {
          #if (configSUPPORT_DYNAMIC_ALLOCATION == 1)
            hSemaphore = xSemaphoreCreateBinary();
 800732c:	2203      	movs	r2, #3
 800732e:	2100      	movs	r1, #0
 8007330:	2001      	movs	r0, #1
 8007332:	f000 fb10 	bl	8007956 <xQueueGenericCreate>
 8007336:	61f8      	str	r0, [r7, #28]
          #endif
        }

        if ((hSemaphore != NULL) && (initial_count != 0U)) {
 8007338:	69fb      	ldr	r3, [r7, #28]
 800733a:	2b00      	cmp	r3, #0
 800733c:	d022      	beq.n	8007384 <osSemaphoreNew+0xe8>
 800733e:	68bb      	ldr	r3, [r7, #8]
 8007340:	2b00      	cmp	r3, #0
 8007342:	d01f      	beq.n	8007384 <osSemaphoreNew+0xe8>
          if (xSemaphoreGive (hSemaphore) != pdPASS) {
 8007344:	2300      	movs	r3, #0
 8007346:	2200      	movs	r2, #0
 8007348:	2100      	movs	r1, #0
 800734a:	69f8      	ldr	r0, [r7, #28]
 800734c:	f000 fbd0 	bl	8007af0 <xQueueGenericSend>
 8007350:	4603      	mov	r3, r0
 8007352:	2b01      	cmp	r3, #1
 8007354:	d016      	beq.n	8007384 <osSemaphoreNew+0xe8>
            vSemaphoreDelete (hSemaphore);
 8007356:	69f8      	ldr	r0, [r7, #28]
 8007358:	f001 f86e 	bl	8008438 <vQueueDelete>
            hSemaphore = NULL;
 800735c:	2300      	movs	r3, #0
 800735e:	61fb      	str	r3, [r7, #28]
 8007360:	e010      	b.n	8007384 <osSemaphoreNew+0xe8>
          }
        }
      }
      else {
        if (mem == 1) {
 8007362:	69bb      	ldr	r3, [r7, #24]
 8007364:	2b01      	cmp	r3, #1
 8007366:	d108      	bne.n	800737a <osSemaphoreNew+0xde>
          #if (configSUPPORT_STATIC_ALLOCATION == 1)
            hSemaphore = xSemaphoreCreateCountingStatic (max_count, initial_count, (StaticSemaphore_t *)attr->cb_mem);
 8007368:	687b      	ldr	r3, [r7, #4]
 800736a:	689b      	ldr	r3, [r3, #8]
 800736c:	461a      	mov	r2, r3
 800736e:	68b9      	ldr	r1, [r7, #8]
 8007370:	68f8      	ldr	r0, [r7, #12]
 8007372:	f000 fb4e 	bl	8007a12 <xQueueCreateCountingSemaphoreStatic>
 8007376:	61f8      	str	r0, [r7, #28]
 8007378:	e004      	b.n	8007384 <osSemaphoreNew+0xe8>
          #endif
        }
        else {
          #if (configSUPPORT_DYNAMIC_ALLOCATION == 1)
            hSemaphore = xSemaphoreCreateCounting (max_count, initial_count);
 800737a:	68b9      	ldr	r1, [r7, #8]
 800737c:	68f8      	ldr	r0, [r7, #12]
 800737e:	f000 fb81 	bl	8007a84 <xQueueCreateCountingSemaphore>
 8007382:	61f8      	str	r0, [r7, #28]
          #endif
        }
      }
      
      #if (configQUEUE_REGISTRY_SIZE > 0)
      if (hSemaphore != NULL) {
 8007384:	69fb      	ldr	r3, [r7, #28]
 8007386:	2b00      	cmp	r3, #0
 8007388:	d00c      	beq.n	80073a4 <osSemaphoreNew+0x108>
        if (attr != NULL) {
 800738a:	687b      	ldr	r3, [r7, #4]
 800738c:	2b00      	cmp	r3, #0
 800738e:	d003      	beq.n	8007398 <osSemaphoreNew+0xfc>
          name = attr->name;
 8007390:	687b      	ldr	r3, [r7, #4]
 8007392:	681b      	ldr	r3, [r3, #0]
 8007394:	617b      	str	r3, [r7, #20]
 8007396:	e001      	b.n	800739c <osSemaphoreNew+0x100>
        } else {
          name = NULL;
 8007398:	2300      	movs	r3, #0
 800739a:	617b      	str	r3, [r7, #20]
        }
        vQueueAddToRegistry (hSemaphore, name);
 800739c:	6979      	ldr	r1, [r7, #20]
 800739e:	69f8      	ldr	r0, [r7, #28]
 80073a0:	f001 f996 	bl	80086d0 <vQueueAddToRegistry>
      }
      #endif
    }
  }

  return ((osSemaphoreId_t)hSemaphore);
 80073a4:	69fb      	ldr	r3, [r7, #28]
}
 80073a6:	4618      	mov	r0, r3
 80073a8:	3720      	adds	r7, #32
 80073aa:	46bd      	mov	sp, r7
 80073ac:	bd80      	pop	{r7, pc}
	...

080073b0 <osSemaphoreAcquire>:

osStatus_t osSemaphoreAcquire (osSemaphoreId_t semaphore_id, uint32_t timeout) {
 80073b0:	b580      	push	{r7, lr}
 80073b2:	b086      	sub	sp, #24
 80073b4:	af00      	add	r7, sp, #0
 80073b6:	6078      	str	r0, [r7, #4]
 80073b8:	6039      	str	r1, [r7, #0]
  SemaphoreHandle_t hSemaphore = (SemaphoreHandle_t)semaphore_id;
 80073ba:	687b      	ldr	r3, [r7, #4]
 80073bc:	613b      	str	r3, [r7, #16]
  osStatus_t stat;
  BaseType_t yield;

  stat = osOK;
 80073be:	2300      	movs	r3, #0
 80073c0:	617b      	str	r3, [r7, #20]

  if (hSemaphore == NULL) {
 80073c2:	693b      	ldr	r3, [r7, #16]
 80073c4:	2b00      	cmp	r3, #0
 80073c6:	d103      	bne.n	80073d0 <osSemaphoreAcquire+0x20>
    stat = osErrorParameter;
 80073c8:	f06f 0303 	mvn.w	r3, #3
 80073cc:	617b      	str	r3, [r7, #20]
 80073ce:	e039      	b.n	8007444 <osSemaphoreAcquire+0x94>
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 80073d0:	f3ef 8305 	mrs	r3, IPSR
 80073d4:	60fb      	str	r3, [r7, #12]
  return(result);
 80073d6:	68fb      	ldr	r3, [r7, #12]
  }
  else if (IS_IRQ()) {
 80073d8:	2b00      	cmp	r3, #0
 80073da:	d022      	beq.n	8007422 <osSemaphoreAcquire+0x72>
    if (timeout != 0U) {
 80073dc:	683b      	ldr	r3, [r7, #0]
 80073de:	2b00      	cmp	r3, #0
 80073e0:	d003      	beq.n	80073ea <osSemaphoreAcquire+0x3a>
      stat = osErrorParameter;
 80073e2:	f06f 0303 	mvn.w	r3, #3
 80073e6:	617b      	str	r3, [r7, #20]
 80073e8:	e02c      	b.n	8007444 <osSemaphoreAcquire+0x94>
    }
    else {
      yield = pdFALSE;
 80073ea:	2300      	movs	r3, #0
 80073ec:	60bb      	str	r3, [r7, #8]

      if (xSemaphoreTakeFromISR (hSemaphore, &yield) != pdPASS) {
 80073ee:	f107 0308 	add.w	r3, r7, #8
 80073f2:	461a      	mov	r2, r3
 80073f4:	2100      	movs	r1, #0
 80073f6:	6938      	ldr	r0, [r7, #16]
 80073f8:	f000 ff9c 	bl	8008334 <xQueueReceiveFromISR>
 80073fc:	4603      	mov	r3, r0
 80073fe:	2b01      	cmp	r3, #1
 8007400:	d003      	beq.n	800740a <osSemaphoreAcquire+0x5a>
        stat = osErrorResource;
 8007402:	f06f 0302 	mvn.w	r3, #2
 8007406:	617b      	str	r3, [r7, #20]
 8007408:	e01c      	b.n	8007444 <osSemaphoreAcquire+0x94>
      } else {
        portYIELD_FROM_ISR (yield);
 800740a:	68bb      	ldr	r3, [r7, #8]
 800740c:	2b00      	cmp	r3, #0
 800740e:	d019      	beq.n	8007444 <osSemaphoreAcquire+0x94>
 8007410:	4b0f      	ldr	r3, [pc, #60]	@ (8007450 <osSemaphoreAcquire+0xa0>)
 8007412:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8007416:	601a      	str	r2, [r3, #0]
 8007418:	f3bf 8f4f 	dsb	sy
 800741c:	f3bf 8f6f 	isb	sy
 8007420:	e010      	b.n	8007444 <osSemaphoreAcquire+0x94>
      }
    }
  }
  else {
    if (xSemaphoreTake (hSemaphore, (TickType_t)timeout) != pdPASS) {
 8007422:	6839      	ldr	r1, [r7, #0]
 8007424:	6938      	ldr	r0, [r7, #16]
 8007426:	f000 fe75 	bl	8008114 <xQueueSemaphoreTake>
 800742a:	4603      	mov	r3, r0
 800742c:	2b01      	cmp	r3, #1
 800742e:	d009      	beq.n	8007444 <osSemaphoreAcquire+0x94>
      if (timeout != 0U) {
 8007430:	683b      	ldr	r3, [r7, #0]
 8007432:	2b00      	cmp	r3, #0
 8007434:	d003      	beq.n	800743e <osSemaphoreAcquire+0x8e>
        stat = osErrorTimeout;
 8007436:	f06f 0301 	mvn.w	r3, #1
 800743a:	617b      	str	r3, [r7, #20]
 800743c:	e002      	b.n	8007444 <osSemaphoreAcquire+0x94>
      } else {
        stat = osErrorResource;
 800743e:	f06f 0302 	mvn.w	r3, #2
 8007442:	617b      	str	r3, [r7, #20]
      }
    }
  }

  return (stat);
 8007444:	697b      	ldr	r3, [r7, #20]
}
 8007446:	4618      	mov	r0, r3
 8007448:	3718      	adds	r7, #24
 800744a:	46bd      	mov	sp, r7
 800744c:	bd80      	pop	{r7, pc}
 800744e:	bf00      	nop
 8007450:	e000ed04 	.word	0xe000ed04

08007454 <osSemaphoreRelease>:

osStatus_t osSemaphoreRelease (osSemaphoreId_t semaphore_id) {
 8007454:	b580      	push	{r7, lr}
 8007456:	b086      	sub	sp, #24
 8007458:	af00      	add	r7, sp, #0
 800745a:	6078      	str	r0, [r7, #4]
  SemaphoreHandle_t hSemaphore = (SemaphoreHandle_t)semaphore_id;
 800745c:	687b      	ldr	r3, [r7, #4]
 800745e:	613b      	str	r3, [r7, #16]
  osStatus_t stat;
  BaseType_t yield;

  stat = osOK;
 8007460:	2300      	movs	r3, #0
 8007462:	617b      	str	r3, [r7, #20]

  if (hSemaphore == NULL) {
 8007464:	693b      	ldr	r3, [r7, #16]
 8007466:	2b00      	cmp	r3, #0
 8007468:	d103      	bne.n	8007472 <osSemaphoreRelease+0x1e>
    stat = osErrorParameter;
 800746a:	f06f 0303 	mvn.w	r3, #3
 800746e:	617b      	str	r3, [r7, #20]
 8007470:	e02c      	b.n	80074cc <osSemaphoreRelease+0x78>
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 8007472:	f3ef 8305 	mrs	r3, IPSR
 8007476:	60fb      	str	r3, [r7, #12]
  return(result);
 8007478:	68fb      	ldr	r3, [r7, #12]
  }
  else if (IS_IRQ()) {
 800747a:	2b00      	cmp	r3, #0
 800747c:	d01a      	beq.n	80074b4 <osSemaphoreRelease+0x60>
    yield = pdFALSE;
 800747e:	2300      	movs	r3, #0
 8007480:	60bb      	str	r3, [r7, #8]

    if (xSemaphoreGiveFromISR (hSemaphore, &yield) != pdTRUE) {
 8007482:	f107 0308 	add.w	r3, r7, #8
 8007486:	4619      	mov	r1, r3
 8007488:	6938      	ldr	r0, [r7, #16]
 800748a:	f000 fcd1 	bl	8007e30 <xQueueGiveFromISR>
 800748e:	4603      	mov	r3, r0
 8007490:	2b01      	cmp	r3, #1
 8007492:	d003      	beq.n	800749c <osSemaphoreRelease+0x48>
      stat = osErrorResource;
 8007494:	f06f 0302 	mvn.w	r3, #2
 8007498:	617b      	str	r3, [r7, #20]
 800749a:	e017      	b.n	80074cc <osSemaphoreRelease+0x78>
    } else {
      portYIELD_FROM_ISR (yield);
 800749c:	68bb      	ldr	r3, [r7, #8]
 800749e:	2b00      	cmp	r3, #0
 80074a0:	d014      	beq.n	80074cc <osSemaphoreRelease+0x78>
 80074a2:	4b0d      	ldr	r3, [pc, #52]	@ (80074d8 <osSemaphoreRelease+0x84>)
 80074a4:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 80074a8:	601a      	str	r2, [r3, #0]
 80074aa:	f3bf 8f4f 	dsb	sy
 80074ae:	f3bf 8f6f 	isb	sy
 80074b2:	e00b      	b.n	80074cc <osSemaphoreRelease+0x78>
    }
  }
  else {
    if (xSemaphoreGive (hSemaphore) != pdPASS) {
 80074b4:	2300      	movs	r3, #0
 80074b6:	2200      	movs	r2, #0
 80074b8:	2100      	movs	r1, #0
 80074ba:	6938      	ldr	r0, [r7, #16]
 80074bc:	f000 fb18 	bl	8007af0 <xQueueGenericSend>
 80074c0:	4603      	mov	r3, r0
 80074c2:	2b01      	cmp	r3, #1
 80074c4:	d002      	beq.n	80074cc <osSemaphoreRelease+0x78>
      stat = osErrorResource;
 80074c6:	f06f 0302 	mvn.w	r3, #2
 80074ca:	617b      	str	r3, [r7, #20]
    }
  }

  return (stat);
 80074cc:	697b      	ldr	r3, [r7, #20]
}
 80074ce:	4618      	mov	r0, r3
 80074d0:	3718      	adds	r7, #24
 80074d2:	46bd      	mov	sp, r7
 80074d4:	bd80      	pop	{r7, pc}
 80074d6:	bf00      	nop
 80074d8:	e000ed04 	.word	0xe000ed04

080074dc <osMessageQueueNew>:
  return (stat);
}

/*---------------------------------------------------------------------------*/

osMessageQueueId_t osMessageQueueNew (uint32_t msg_count, uint32_t msg_size, const osMessageQueueAttr_t *attr) {
 80074dc:	b580      	push	{r7, lr}
 80074de:	b08a      	sub	sp, #40	@ 0x28
 80074e0:	af02      	add	r7, sp, #8
 80074e2:	60f8      	str	r0, [r7, #12]
 80074e4:	60b9      	str	r1, [r7, #8]
 80074e6:	607a      	str	r2, [r7, #4]
  int32_t mem;
  #if (configQUEUE_REGISTRY_SIZE > 0)
  const char *name;
  #endif

  hQueue = NULL;
 80074e8:	2300      	movs	r3, #0
 80074ea:	61fb      	str	r3, [r7, #28]
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 80074ec:	f3ef 8305 	mrs	r3, IPSR
 80074f0:	613b      	str	r3, [r7, #16]
  return(result);
 80074f2:	693b      	ldr	r3, [r7, #16]

  if (!IS_IRQ() && (msg_count > 0U) && (msg_size > 0U)) {
 80074f4:	2b00      	cmp	r3, #0
 80074f6:	d15f      	bne.n	80075b8 <osMessageQueueNew+0xdc>
 80074f8:	68fb      	ldr	r3, [r7, #12]
 80074fa:	2b00      	cmp	r3, #0
 80074fc:	d05c      	beq.n	80075b8 <osMessageQueueNew+0xdc>
 80074fe:	68bb      	ldr	r3, [r7, #8]
 8007500:	2b00      	cmp	r3, #0
 8007502:	d059      	beq.n	80075b8 <osMessageQueueNew+0xdc>
    mem = -1;
 8007504:	f04f 33ff 	mov.w	r3, #4294967295
 8007508:	61bb      	str	r3, [r7, #24]

    if (attr != NULL) {
 800750a:	687b      	ldr	r3, [r7, #4]
 800750c:	2b00      	cmp	r3, #0
 800750e:	d029      	beq.n	8007564 <osMessageQueueNew+0x88>
      if ((attr->cb_mem != NULL) && (attr->cb_size >= sizeof(StaticQueue_t)) &&
 8007510:	687b      	ldr	r3, [r7, #4]
 8007512:	689b      	ldr	r3, [r3, #8]
 8007514:	2b00      	cmp	r3, #0
 8007516:	d012      	beq.n	800753e <osMessageQueueNew+0x62>
 8007518:	687b      	ldr	r3, [r7, #4]
 800751a:	68db      	ldr	r3, [r3, #12]
 800751c:	2b4f      	cmp	r3, #79	@ 0x4f
 800751e:	d90e      	bls.n	800753e <osMessageQueueNew+0x62>
          (attr->mq_mem != NULL) && (attr->mq_size >= (msg_count * msg_size))) {
 8007520:	687b      	ldr	r3, [r7, #4]
 8007522:	691b      	ldr	r3, [r3, #16]
      if ((attr->cb_mem != NULL) && (attr->cb_size >= sizeof(StaticQueue_t)) &&
 8007524:	2b00      	cmp	r3, #0
 8007526:	d00a      	beq.n	800753e <osMessageQueueNew+0x62>
          (attr->mq_mem != NULL) && (attr->mq_size >= (msg_count * msg_size))) {
 8007528:	687b      	ldr	r3, [r7, #4]
 800752a:	695a      	ldr	r2, [r3, #20]
 800752c:	68fb      	ldr	r3, [r7, #12]
 800752e:	68b9      	ldr	r1, [r7, #8]
 8007530:	fb01 f303 	mul.w	r3, r1, r3
 8007534:	429a      	cmp	r2, r3
 8007536:	d302      	bcc.n	800753e <osMessageQueueNew+0x62>
        mem = 1;
 8007538:	2301      	movs	r3, #1
 800753a:	61bb      	str	r3, [r7, #24]
 800753c:	e014      	b.n	8007568 <osMessageQueueNew+0x8c>
      }
      else {
        if ((attr->cb_mem == NULL) && (attr->cb_size == 0U) &&
 800753e:	687b      	ldr	r3, [r7, #4]
 8007540:	689b      	ldr	r3, [r3, #8]
 8007542:	2b00      	cmp	r3, #0
 8007544:	d110      	bne.n	8007568 <osMessageQueueNew+0x8c>
 8007546:	687b      	ldr	r3, [r7, #4]
 8007548:	68db      	ldr	r3, [r3, #12]
 800754a:	2b00      	cmp	r3, #0
 800754c:	d10c      	bne.n	8007568 <osMessageQueueNew+0x8c>
            (attr->mq_mem == NULL) && (attr->mq_size == 0U)) {
 800754e:	687b      	ldr	r3, [r7, #4]
 8007550:	691b      	ldr	r3, [r3, #16]
        if ((attr->cb_mem == NULL) && (attr->cb_size == 0U) &&
 8007552:	2b00      	cmp	r3, #0
 8007554:	d108      	bne.n	8007568 <osMessageQueueNew+0x8c>
            (attr->mq_mem == NULL) && (attr->mq_size == 0U)) {
 8007556:	687b      	ldr	r3, [r7, #4]
 8007558:	695b      	ldr	r3, [r3, #20]
 800755a:	2b00      	cmp	r3, #0
 800755c:	d104      	bne.n	8007568 <osMessageQueueNew+0x8c>
          mem = 0;
 800755e:	2300      	movs	r3, #0
 8007560:	61bb      	str	r3, [r7, #24]
 8007562:	e001      	b.n	8007568 <osMessageQueueNew+0x8c>
        }
      }
    }
    else {
      mem = 0;
 8007564:	2300      	movs	r3, #0
 8007566:	61bb      	str	r3, [r7, #24]
    }

    if (mem == 1) {
 8007568:	69bb      	ldr	r3, [r7, #24]
 800756a:	2b01      	cmp	r3, #1
 800756c:	d10b      	bne.n	8007586 <osMessageQueueNew+0xaa>
      #if (configSUPPORT_STATIC_ALLOCATION == 1)
        hQueue = xQueueCreateStatic (msg_count, msg_size, attr->mq_mem, attr->cb_mem);
 800756e:	687b      	ldr	r3, [r7, #4]
 8007570:	691a      	ldr	r2, [r3, #16]
 8007572:	687b      	ldr	r3, [r7, #4]
 8007574:	689b      	ldr	r3, [r3, #8]
 8007576:	2100      	movs	r1, #0
 8007578:	9100      	str	r1, [sp, #0]
 800757a:	68b9      	ldr	r1, [r7, #8]
 800757c:	68f8      	ldr	r0, [r7, #12]
 800757e:	f000 f96d 	bl	800785c <xQueueGenericCreateStatic>
 8007582:	61f8      	str	r0, [r7, #28]
 8007584:	e008      	b.n	8007598 <osMessageQueueNew+0xbc>
      #endif
    }
    else {
      if (mem == 0) {
 8007586:	69bb      	ldr	r3, [r7, #24]
 8007588:	2b00      	cmp	r3, #0
 800758a:	d105      	bne.n	8007598 <osMessageQueueNew+0xbc>
        #if (configSUPPORT_DYNAMIC_ALLOCATION == 1)
          hQueue = xQueueCreate (msg_count, msg_size);
 800758c:	2200      	movs	r2, #0
 800758e:	68b9      	ldr	r1, [r7, #8]
 8007590:	68f8      	ldr	r0, [r7, #12]
 8007592:	f000 f9e0 	bl	8007956 <xQueueGenericCreate>
 8007596:	61f8      	str	r0, [r7, #28]
        #endif
      }
    }

    #if (configQUEUE_REGISTRY_SIZE > 0)
    if (hQueue != NULL) {
 8007598:	69fb      	ldr	r3, [r7, #28]
 800759a:	2b00      	cmp	r3, #0
 800759c:	d00c      	beq.n	80075b8 <osMessageQueueNew+0xdc>
      if (attr != NULL) {
 800759e:	687b      	ldr	r3, [r7, #4]
 80075a0:	2b00      	cmp	r3, #0
 80075a2:	d003      	beq.n	80075ac <osMessageQueueNew+0xd0>
        name = attr->name;
 80075a4:	687b      	ldr	r3, [r7, #4]
 80075a6:	681b      	ldr	r3, [r3, #0]
 80075a8:	617b      	str	r3, [r7, #20]
 80075aa:	e001      	b.n	80075b0 <osMessageQueueNew+0xd4>
      } else {
        name = NULL;
 80075ac:	2300      	movs	r3, #0
 80075ae:	617b      	str	r3, [r7, #20]
      }
      vQueueAddToRegistry (hQueue, name);
 80075b0:	6979      	ldr	r1, [r7, #20]
 80075b2:	69f8      	ldr	r0, [r7, #28]
 80075b4:	f001 f88c 	bl	80086d0 <vQueueAddToRegistry>
    }
    #endif

  }

  return ((osMessageQueueId_t)hQueue);
 80075b8:	69fb      	ldr	r3, [r7, #28]
}
 80075ba:	4618      	mov	r0, r3
 80075bc:	3720      	adds	r7, #32
 80075be:	46bd      	mov	sp, r7
 80075c0:	bd80      	pop	{r7, pc}
	...

080075c4 <vApplicationGetIdleTaskMemory>:

/*
  vApplicationGetIdleTaskMemory gets called when configSUPPORT_STATIC_ALLOCATION
  equals to 1 and is required for static memory allocation support.
*/
__WEAK void vApplicationGetIdleTaskMemory (StaticTask_t **ppxIdleTaskTCBBuffer, StackType_t **ppxIdleTaskStackBuffer, uint32_t *pulIdleTaskStackSize) {
 80075c4:	b480      	push	{r7}
 80075c6:	b085      	sub	sp, #20
 80075c8:	af00      	add	r7, sp, #0
 80075ca:	60f8      	str	r0, [r7, #12]
 80075cc:	60b9      	str	r1, [r7, #8]
 80075ce:	607a      	str	r2, [r7, #4]
  /* Idle task control block and stack */
  static StaticTask_t Idle_TCB;
  static StackType_t  Idle_Stack[configMINIMAL_STACK_SIZE];

  *ppxIdleTaskTCBBuffer   = &Idle_TCB;
 80075d0:	68fb      	ldr	r3, [r7, #12]
 80075d2:	4a06      	ldr	r2, [pc, #24]	@ (80075ec <vApplicationGetIdleTaskMemory+0x28>)
 80075d4:	601a      	str	r2, [r3, #0]
  *ppxIdleTaskStackBuffer = &Idle_Stack[0];
 80075d6:	68bb      	ldr	r3, [r7, #8]
 80075d8:	4a05      	ldr	r2, [pc, #20]	@ (80075f0 <vApplicationGetIdleTaskMemory+0x2c>)
 80075da:	601a      	str	r2, [r3, #0]
  *pulIdleTaskStackSize   = (uint32_t)configMINIMAL_STACK_SIZE;
 80075dc:	687b      	ldr	r3, [r7, #4]
 80075de:	2280      	movs	r2, #128	@ 0x80
 80075e0:	601a      	str	r2, [r3, #0]
}
 80075e2:	bf00      	nop
 80075e4:	3714      	adds	r7, #20
 80075e6:	46bd      	mov	sp, r7
 80075e8:	bc80      	pop	{r7}
 80075ea:	4770      	bx	lr
 80075ec:	20000d0c 	.word	0x20000d0c
 80075f0:	20000db4 	.word	0x20000db4

080075f4 <vApplicationGetTimerTaskMemory>:

/*
  vApplicationGetTimerTaskMemory gets called when configSUPPORT_STATIC_ALLOCATION
  equals to 1 and is required for static memory allocation support.
*/
__WEAK void vApplicationGetTimerTaskMemory (StaticTask_t **ppxTimerTaskTCBBuffer, StackType_t **ppxTimerTaskStackBuffer, uint32_t *pulTimerTaskStackSize) {
 80075f4:	b480      	push	{r7}
 80075f6:	b085      	sub	sp, #20
 80075f8:	af00      	add	r7, sp, #0
 80075fa:	60f8      	str	r0, [r7, #12]
 80075fc:	60b9      	str	r1, [r7, #8]
 80075fe:	607a      	str	r2, [r7, #4]
  /* Timer task control block and stack */
  static StaticTask_t Timer_TCB;
  static StackType_t  Timer_Stack[configTIMER_TASK_STACK_DEPTH];

  *ppxTimerTaskTCBBuffer   = &Timer_TCB;
 8007600:	68fb      	ldr	r3, [r7, #12]
 8007602:	4a07      	ldr	r2, [pc, #28]	@ (8007620 <vApplicationGetTimerTaskMemory+0x2c>)
 8007604:	601a      	str	r2, [r3, #0]
  *ppxTimerTaskStackBuffer = &Timer_Stack[0];
 8007606:	68bb      	ldr	r3, [r7, #8]
 8007608:	4a06      	ldr	r2, [pc, #24]	@ (8007624 <vApplicationGetTimerTaskMemory+0x30>)
 800760a:	601a      	str	r2, [r3, #0]
  *pulTimerTaskStackSize   = (uint32_t)configTIMER_TASK_STACK_DEPTH;
 800760c:	687b      	ldr	r3, [r7, #4]
 800760e:	f44f 7280 	mov.w	r2, #256	@ 0x100
 8007612:	601a      	str	r2, [r3, #0]
}
 8007614:	bf00      	nop
 8007616:	3714      	adds	r7, #20
 8007618:	46bd      	mov	sp, r7
 800761a:	bc80      	pop	{r7}
 800761c:	4770      	bx	lr
 800761e:	bf00      	nop
 8007620:	20000fb4 	.word	0x20000fb4
 8007624:	2000105c 	.word	0x2000105c

08007628 <vListInitialise>:
/*-----------------------------------------------------------
 * PUBLIC LIST API documented in list.h
 *----------------------------------------------------------*/

void vListInitialise( List_t * const pxList )
{
 8007628:	b480      	push	{r7}
 800762a:	b083      	sub	sp, #12
 800762c:	af00      	add	r7, sp, #0
 800762e:	6078      	str	r0, [r7, #4]
	/* The list structure contains a list item which is used to mark the
	end of the list.  To initialise the list the list end is inserted
	as the only list entry. */
	pxList->pxIndex = ( ListItem_t * ) &( pxList->xListEnd );			/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 8007630:	687b      	ldr	r3, [r7, #4]
 8007632:	f103 0208 	add.w	r2, r3, #8
 8007636:	687b      	ldr	r3, [r7, #4]
 8007638:	605a      	str	r2, [r3, #4]

	/* The list end value is the highest possible value in the list to
	ensure it remains at the end of the list. */
	pxList->xListEnd.xItemValue = portMAX_DELAY;
 800763a:	687b      	ldr	r3, [r7, #4]
 800763c:	f04f 32ff 	mov.w	r2, #4294967295
 8007640:	609a      	str	r2, [r3, #8]

	/* The list end next and previous pointers point to itself so we know
	when the list is empty. */
	pxList->xListEnd.pxNext = ( ListItem_t * ) &( pxList->xListEnd );	/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 8007642:	687b      	ldr	r3, [r7, #4]
 8007644:	f103 0208 	add.w	r2, r3, #8
 8007648:	687b      	ldr	r3, [r7, #4]
 800764a:	60da      	str	r2, [r3, #12]
	pxList->xListEnd.pxPrevious = ( ListItem_t * ) &( pxList->xListEnd );/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 800764c:	687b      	ldr	r3, [r7, #4]
 800764e:	f103 0208 	add.w	r2, r3, #8
 8007652:	687b      	ldr	r3, [r7, #4]
 8007654:	611a      	str	r2, [r3, #16]

	pxList->uxNumberOfItems = ( UBaseType_t ) 0U;
 8007656:	687b      	ldr	r3, [r7, #4]
 8007658:	2200      	movs	r2, #0
 800765a:	601a      	str	r2, [r3, #0]

	/* Write known values into the list if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_LIST_INTEGRITY_CHECK_1_VALUE( pxList );
	listSET_LIST_INTEGRITY_CHECK_2_VALUE( pxList );
}
 800765c:	bf00      	nop
 800765e:	370c      	adds	r7, #12
 8007660:	46bd      	mov	sp, r7
 8007662:	bc80      	pop	{r7}
 8007664:	4770      	bx	lr

08007666 <vListInitialiseItem>:
/*-----------------------------------------------------------*/

void vListInitialiseItem( ListItem_t * const pxItem )
{
 8007666:	b480      	push	{r7}
 8007668:	b083      	sub	sp, #12
 800766a:	af00      	add	r7, sp, #0
 800766c:	6078      	str	r0, [r7, #4]
	/* Make sure the list item is not recorded as being on a list. */
	pxItem->pxContainer = NULL;
 800766e:	687b      	ldr	r3, [r7, #4]
 8007670:	2200      	movs	r2, #0
 8007672:	611a      	str	r2, [r3, #16]

	/* Write known values into the list item if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_FIRST_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
	listSET_SECOND_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
}
 8007674:	bf00      	nop
 8007676:	370c      	adds	r7, #12
 8007678:	46bd      	mov	sp, r7
 800767a:	bc80      	pop	{r7}
 800767c:	4770      	bx	lr

0800767e <vListInsertEnd>:
/*-----------------------------------------------------------*/

void vListInsertEnd( List_t * const pxList, ListItem_t * const pxNewListItem )
{
 800767e:	b480      	push	{r7}
 8007680:	b085      	sub	sp, #20
 8007682:	af00      	add	r7, sp, #0
 8007684:	6078      	str	r0, [r7, #4]
 8007686:	6039      	str	r1, [r7, #0]
ListItem_t * const pxIndex = pxList->pxIndex;
 8007688:	687b      	ldr	r3, [r7, #4]
 800768a:	685b      	ldr	r3, [r3, #4]
 800768c:	60fb      	str	r3, [r7, #12]
	listTEST_LIST_ITEM_INTEGRITY( pxNewListItem );

	/* Insert a new list item into pxList, but rather than sort the list,
	makes the new list item the last item to be removed by a call to
	listGET_OWNER_OF_NEXT_ENTRY(). */
	pxNewListItem->pxNext = pxIndex;
 800768e:	683b      	ldr	r3, [r7, #0]
 8007690:	68fa      	ldr	r2, [r7, #12]
 8007692:	605a      	str	r2, [r3, #4]
	pxNewListItem->pxPrevious = pxIndex->pxPrevious;
 8007694:	68fb      	ldr	r3, [r7, #12]
 8007696:	689a      	ldr	r2, [r3, #8]
 8007698:	683b      	ldr	r3, [r7, #0]
 800769a:	609a      	str	r2, [r3, #8]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	pxIndex->pxPrevious->pxNext = pxNewListItem;
 800769c:	68fb      	ldr	r3, [r7, #12]
 800769e:	689b      	ldr	r3, [r3, #8]
 80076a0:	683a      	ldr	r2, [r7, #0]
 80076a2:	605a      	str	r2, [r3, #4]
	pxIndex->pxPrevious = pxNewListItem;
 80076a4:	68fb      	ldr	r3, [r7, #12]
 80076a6:	683a      	ldr	r2, [r7, #0]
 80076a8:	609a      	str	r2, [r3, #8]

	/* Remember which list the item is in. */
	pxNewListItem->pxContainer = pxList;
 80076aa:	683b      	ldr	r3, [r7, #0]
 80076ac:	687a      	ldr	r2, [r7, #4]
 80076ae:	611a      	str	r2, [r3, #16]

	( pxList->uxNumberOfItems )++;
 80076b0:	687b      	ldr	r3, [r7, #4]
 80076b2:	681b      	ldr	r3, [r3, #0]
 80076b4:	1c5a      	adds	r2, r3, #1
 80076b6:	687b      	ldr	r3, [r7, #4]
 80076b8:	601a      	str	r2, [r3, #0]
}
 80076ba:	bf00      	nop
 80076bc:	3714      	adds	r7, #20
 80076be:	46bd      	mov	sp, r7
 80076c0:	bc80      	pop	{r7}
 80076c2:	4770      	bx	lr

080076c4 <vListInsert>:
/*-----------------------------------------------------------*/

void vListInsert( List_t * const pxList, ListItem_t * const pxNewListItem )
{
 80076c4:	b480      	push	{r7}
 80076c6:	b085      	sub	sp, #20
 80076c8:	af00      	add	r7, sp, #0
 80076ca:	6078      	str	r0, [r7, #4]
 80076cc:	6039      	str	r1, [r7, #0]
ListItem_t *pxIterator;
const TickType_t xValueOfInsertion = pxNewListItem->xItemValue;
 80076ce:	683b      	ldr	r3, [r7, #0]
 80076d0:	681b      	ldr	r3, [r3, #0]
 80076d2:	60bb      	str	r3, [r7, #8]
	new list item should be placed after it.  This ensures that TCBs which are
	stored in ready lists (all of which have the same xItemValue value) get a
	share of the CPU.  However, if the xItemValue is the same as the back marker
	the iteration loop below will not end.  Therefore the value is checked
	first, and the algorithm slightly modified if necessary. */
	if( xValueOfInsertion == portMAX_DELAY )
 80076d4:	68bb      	ldr	r3, [r7, #8]
 80076d6:	f1b3 3fff 	cmp.w	r3, #4294967295
 80076da:	d103      	bne.n	80076e4 <vListInsert+0x20>
	{
		pxIterator = pxList->xListEnd.pxPrevious;
 80076dc:	687b      	ldr	r3, [r7, #4]
 80076de:	691b      	ldr	r3, [r3, #16]
 80076e0:	60fb      	str	r3, [r7, #12]
 80076e2:	e00c      	b.n	80076fe <vListInsert+0x3a>
			4) Using a queue or semaphore before it has been initialised or
			   before the scheduler has been started (are interrupts firing
			   before vTaskStartScheduler() has been called?).
		**********************************************************************/

		for( pxIterator = ( ListItem_t * ) &( pxList->xListEnd ); pxIterator->pxNext->xItemValue <= xValueOfInsertion; pxIterator = pxIterator->pxNext ) /*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. *//*lint !e440 The iterator moves to a different value, not xValueOfInsertion. */
 80076e4:	687b      	ldr	r3, [r7, #4]
 80076e6:	3308      	adds	r3, #8
 80076e8:	60fb      	str	r3, [r7, #12]
 80076ea:	e002      	b.n	80076f2 <vListInsert+0x2e>
 80076ec:	68fb      	ldr	r3, [r7, #12]
 80076ee:	685b      	ldr	r3, [r3, #4]
 80076f0:	60fb      	str	r3, [r7, #12]
 80076f2:	68fb      	ldr	r3, [r7, #12]
 80076f4:	685b      	ldr	r3, [r3, #4]
 80076f6:	681b      	ldr	r3, [r3, #0]
 80076f8:	68ba      	ldr	r2, [r7, #8]
 80076fa:	429a      	cmp	r2, r3
 80076fc:	d2f6      	bcs.n	80076ec <vListInsert+0x28>
			/* There is nothing to do here, just iterating to the wanted
			insertion position. */
		}
	}

	pxNewListItem->pxNext = pxIterator->pxNext;
 80076fe:	68fb      	ldr	r3, [r7, #12]
 8007700:	685a      	ldr	r2, [r3, #4]
 8007702:	683b      	ldr	r3, [r7, #0]
 8007704:	605a      	str	r2, [r3, #4]
	pxNewListItem->pxNext->pxPrevious = pxNewListItem;
 8007706:	683b      	ldr	r3, [r7, #0]
 8007708:	685b      	ldr	r3, [r3, #4]
 800770a:	683a      	ldr	r2, [r7, #0]
 800770c:	609a      	str	r2, [r3, #8]
	pxNewListItem->pxPrevious = pxIterator;
 800770e:	683b      	ldr	r3, [r7, #0]
 8007710:	68fa      	ldr	r2, [r7, #12]
 8007712:	609a      	str	r2, [r3, #8]
	pxIterator->pxNext = pxNewListItem;
 8007714:	68fb      	ldr	r3, [r7, #12]
 8007716:	683a      	ldr	r2, [r7, #0]
 8007718:	605a      	str	r2, [r3, #4]

	/* Remember which list the item is in.  This allows fast removal of the
	item later. */
	pxNewListItem->pxContainer = pxList;
 800771a:	683b      	ldr	r3, [r7, #0]
 800771c:	687a      	ldr	r2, [r7, #4]
 800771e:	611a      	str	r2, [r3, #16]

	( pxList->uxNumberOfItems )++;
 8007720:	687b      	ldr	r3, [r7, #4]
 8007722:	681b      	ldr	r3, [r3, #0]
 8007724:	1c5a      	adds	r2, r3, #1
 8007726:	687b      	ldr	r3, [r7, #4]
 8007728:	601a      	str	r2, [r3, #0]
}
 800772a:	bf00      	nop
 800772c:	3714      	adds	r7, #20
 800772e:	46bd      	mov	sp, r7
 8007730:	bc80      	pop	{r7}
 8007732:	4770      	bx	lr

08007734 <uxListRemove>:
/*-----------------------------------------------------------*/

UBaseType_t uxListRemove( ListItem_t * const pxItemToRemove )
{
 8007734:	b480      	push	{r7}
 8007736:	b085      	sub	sp, #20
 8007738:	af00      	add	r7, sp, #0
 800773a:	6078      	str	r0, [r7, #4]
/* The list item knows which list it is in.  Obtain the list from the list
item. */
List_t * const pxList = pxItemToRemove->pxContainer;
 800773c:	687b      	ldr	r3, [r7, #4]
 800773e:	691b      	ldr	r3, [r3, #16]
 8007740:	60fb      	str	r3, [r7, #12]

	pxItemToRemove->pxNext->pxPrevious = pxItemToRemove->pxPrevious;
 8007742:	687b      	ldr	r3, [r7, #4]
 8007744:	685b      	ldr	r3, [r3, #4]
 8007746:	687a      	ldr	r2, [r7, #4]
 8007748:	6892      	ldr	r2, [r2, #8]
 800774a:	609a      	str	r2, [r3, #8]
	pxItemToRemove->pxPrevious->pxNext = pxItemToRemove->pxNext;
 800774c:	687b      	ldr	r3, [r7, #4]
 800774e:	689b      	ldr	r3, [r3, #8]
 8007750:	687a      	ldr	r2, [r7, #4]
 8007752:	6852      	ldr	r2, [r2, #4]
 8007754:	605a      	str	r2, [r3, #4]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	/* Make sure the index is left pointing to a valid item. */
	if( pxList->pxIndex == pxItemToRemove )
 8007756:	68fb      	ldr	r3, [r7, #12]
 8007758:	685b      	ldr	r3, [r3, #4]
 800775a:	687a      	ldr	r2, [r7, #4]
 800775c:	429a      	cmp	r2, r3
 800775e:	d103      	bne.n	8007768 <uxListRemove+0x34>
	{
		pxList->pxIndex = pxItemToRemove->pxPrevious;
 8007760:	687b      	ldr	r3, [r7, #4]
 8007762:	689a      	ldr	r2, [r3, #8]
 8007764:	68fb      	ldr	r3, [r7, #12]
 8007766:	605a      	str	r2, [r3, #4]
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxItemToRemove->pxContainer = NULL;
 8007768:	687b      	ldr	r3, [r7, #4]
 800776a:	2200      	movs	r2, #0
 800776c:	611a      	str	r2, [r3, #16]
	( pxList->uxNumberOfItems )--;
 800776e:	68fb      	ldr	r3, [r7, #12]
 8007770:	681b      	ldr	r3, [r3, #0]
 8007772:	1e5a      	subs	r2, r3, #1
 8007774:	68fb      	ldr	r3, [r7, #12]
 8007776:	601a      	str	r2, [r3, #0]

	return pxList->uxNumberOfItems;
 8007778:	68fb      	ldr	r3, [r7, #12]
 800777a:	681b      	ldr	r3, [r3, #0]
}
 800777c:	4618      	mov	r0, r3
 800777e:	3714      	adds	r7, #20
 8007780:	46bd      	mov	sp, r7
 8007782:	bc80      	pop	{r7}
 8007784:	4770      	bx	lr
	...

08007788 <xQueueGenericReset>:
	}														\
	taskEXIT_CRITICAL()
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericReset( QueueHandle_t xQueue, BaseType_t xNewQueue )
{
 8007788:	b580      	push	{r7, lr}
 800778a:	b084      	sub	sp, #16
 800778c:	af00      	add	r7, sp, #0
 800778e:	6078      	str	r0, [r7, #4]
 8007790:	6039      	str	r1, [r7, #0]
Queue_t * const pxQueue = xQueue;
 8007792:	687b      	ldr	r3, [r7, #4]
 8007794:	60fb      	str	r3, [r7, #12]

	configASSERT( pxQueue );
 8007796:	68fb      	ldr	r3, [r7, #12]
 8007798:	2b00      	cmp	r3, #0
 800779a:	d10b      	bne.n	80077b4 <xQueueGenericReset+0x2c>

portFORCE_INLINE static void vPortRaiseBASEPRI( void )
{
uint32_t ulNewBASEPRI;

	__asm volatile
 800779c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80077a0:	f383 8811 	msr	BASEPRI, r3
 80077a4:	f3bf 8f6f 	isb	sy
 80077a8:	f3bf 8f4f 	dsb	sy
 80077ac:	60bb      	str	r3, [r7, #8]
		"	msr basepri, %0											\n" \
		"	isb														\n" \
		"	dsb														\n" \
		:"=r" (ulNewBASEPRI) : "i" ( configMAX_SYSCALL_INTERRUPT_PRIORITY ) : "memory"
	);
}
 80077ae:	bf00      	nop
 80077b0:	bf00      	nop
 80077b2:	e7fd      	b.n	80077b0 <xQueueGenericReset+0x28>

	taskENTER_CRITICAL();
 80077b4:	f002 ff02 	bl	800a5bc <vPortEnterCritical>
	{
		pxQueue->u.xQueue.pcTail = pxQueue->pcHead + ( pxQueue->uxLength * pxQueue->uxItemSize ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 80077b8:	68fb      	ldr	r3, [r7, #12]
 80077ba:	681a      	ldr	r2, [r3, #0]
 80077bc:	68fb      	ldr	r3, [r7, #12]
 80077be:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80077c0:	68f9      	ldr	r1, [r7, #12]
 80077c2:	6c09      	ldr	r1, [r1, #64]	@ 0x40
 80077c4:	fb01 f303 	mul.w	r3, r1, r3
 80077c8:	441a      	add	r2, r3
 80077ca:	68fb      	ldr	r3, [r7, #12]
 80077cc:	609a      	str	r2, [r3, #8]
		pxQueue->uxMessagesWaiting = ( UBaseType_t ) 0U;
 80077ce:	68fb      	ldr	r3, [r7, #12]
 80077d0:	2200      	movs	r2, #0
 80077d2:	639a      	str	r2, [r3, #56]	@ 0x38
		pxQueue->pcWriteTo = pxQueue->pcHead;
 80077d4:	68fb      	ldr	r3, [r7, #12]
 80077d6:	681a      	ldr	r2, [r3, #0]
 80077d8:	68fb      	ldr	r3, [r7, #12]
 80077da:	605a      	str	r2, [r3, #4]
		pxQueue->u.xQueue.pcReadFrom = pxQueue->pcHead + ( ( pxQueue->uxLength - 1U ) * pxQueue->uxItemSize ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 80077dc:	68fb      	ldr	r3, [r7, #12]
 80077de:	681a      	ldr	r2, [r3, #0]
 80077e0:	68fb      	ldr	r3, [r7, #12]
 80077e2:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80077e4:	3b01      	subs	r3, #1
 80077e6:	68f9      	ldr	r1, [r7, #12]
 80077e8:	6c09      	ldr	r1, [r1, #64]	@ 0x40
 80077ea:	fb01 f303 	mul.w	r3, r1, r3
 80077ee:	441a      	add	r2, r3
 80077f0:	68fb      	ldr	r3, [r7, #12]
 80077f2:	60da      	str	r2, [r3, #12]
		pxQueue->cRxLock = queueUNLOCKED;
 80077f4:	68fb      	ldr	r3, [r7, #12]
 80077f6:	22ff      	movs	r2, #255	@ 0xff
 80077f8:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
		pxQueue->cTxLock = queueUNLOCKED;
 80077fc:	68fb      	ldr	r3, [r7, #12]
 80077fe:	22ff      	movs	r2, #255	@ 0xff
 8007800:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45

		if( xNewQueue == pdFALSE )
 8007804:	683b      	ldr	r3, [r7, #0]
 8007806:	2b00      	cmp	r3, #0
 8007808:	d114      	bne.n	8007834 <xQueueGenericReset+0xac>
			/* If there are tasks blocked waiting to read from the queue, then
			the tasks will remain blocked as after this function exits the queue
			will still be empty.  If there are tasks blocked waiting to write to
			the queue, then one should be unblocked as after this function exits
			it will be possible to write to it. */
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 800780a:	68fb      	ldr	r3, [r7, #12]
 800780c:	691b      	ldr	r3, [r3, #16]
 800780e:	2b00      	cmp	r3, #0
 8007810:	d01a      	beq.n	8007848 <xQueueGenericReset+0xc0>
			{
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 8007812:	68fb      	ldr	r3, [r7, #12]
 8007814:	3310      	adds	r3, #16
 8007816:	4618      	mov	r0, r3
 8007818:	f001 fc80 	bl	800911c <xTaskRemoveFromEventList>
 800781c:	4603      	mov	r3, r0
 800781e:	2b00      	cmp	r3, #0
 8007820:	d012      	beq.n	8007848 <xQueueGenericReset+0xc0>
				{
					queueYIELD_IF_USING_PREEMPTION();
 8007822:	4b0d      	ldr	r3, [pc, #52]	@ (8007858 <xQueueGenericReset+0xd0>)
 8007824:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8007828:	601a      	str	r2, [r3, #0]
 800782a:	f3bf 8f4f 	dsb	sy
 800782e:	f3bf 8f6f 	isb	sy
 8007832:	e009      	b.n	8007848 <xQueueGenericReset+0xc0>
			}
		}
		else
		{
			/* Ensure the event queues start in the correct state. */
			vListInitialise( &( pxQueue->xTasksWaitingToSend ) );
 8007834:	68fb      	ldr	r3, [r7, #12]
 8007836:	3310      	adds	r3, #16
 8007838:	4618      	mov	r0, r3
 800783a:	f7ff fef5 	bl	8007628 <vListInitialise>
			vListInitialise( &( pxQueue->xTasksWaitingToReceive ) );
 800783e:	68fb      	ldr	r3, [r7, #12]
 8007840:	3324      	adds	r3, #36	@ 0x24
 8007842:	4618      	mov	r0, r3
 8007844:	f7ff fef0 	bl	8007628 <vListInitialise>
		}
	}
	taskEXIT_CRITICAL();
 8007848:	f002 fee8 	bl	800a61c <vPortExitCritical>

	/* A value is returned for calling semantic consistency with previous
	versions. */
	return pdPASS;
 800784c:	2301      	movs	r3, #1
}
 800784e:	4618      	mov	r0, r3
 8007850:	3710      	adds	r7, #16
 8007852:	46bd      	mov	sp, r7
 8007854:	bd80      	pop	{r7, pc}
 8007856:	bf00      	nop
 8007858:	e000ed04 	.word	0xe000ed04

0800785c <xQueueGenericCreateStatic>:
/*-----------------------------------------------------------*/

#if( configSUPPORT_STATIC_ALLOCATION == 1 )

	QueueHandle_t xQueueGenericCreateStatic( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, uint8_t *pucQueueStorage, StaticQueue_t *pxStaticQueue, const uint8_t ucQueueType )
	{
 800785c:	b580      	push	{r7, lr}
 800785e:	b08e      	sub	sp, #56	@ 0x38
 8007860:	af02      	add	r7, sp, #8
 8007862:	60f8      	str	r0, [r7, #12]
 8007864:	60b9      	str	r1, [r7, #8]
 8007866:	607a      	str	r2, [r7, #4]
 8007868:	603b      	str	r3, [r7, #0]
	Queue_t *pxNewQueue;

		configASSERT( uxQueueLength > ( UBaseType_t ) 0 );
 800786a:	68fb      	ldr	r3, [r7, #12]
 800786c:	2b00      	cmp	r3, #0
 800786e:	d10b      	bne.n	8007888 <xQueueGenericCreateStatic+0x2c>
	__asm volatile
 8007870:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8007874:	f383 8811 	msr	BASEPRI, r3
 8007878:	f3bf 8f6f 	isb	sy
 800787c:	f3bf 8f4f 	dsb	sy
 8007880:	62bb      	str	r3, [r7, #40]	@ 0x28
}
 8007882:	bf00      	nop
 8007884:	bf00      	nop
 8007886:	e7fd      	b.n	8007884 <xQueueGenericCreateStatic+0x28>

		/* The StaticQueue_t structure and the queue storage area must be
		supplied. */
		configASSERT( pxStaticQueue != NULL );
 8007888:	683b      	ldr	r3, [r7, #0]
 800788a:	2b00      	cmp	r3, #0
 800788c:	d10b      	bne.n	80078a6 <xQueueGenericCreateStatic+0x4a>
	__asm volatile
 800788e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8007892:	f383 8811 	msr	BASEPRI, r3
 8007896:	f3bf 8f6f 	isb	sy
 800789a:	f3bf 8f4f 	dsb	sy
 800789e:	627b      	str	r3, [r7, #36]	@ 0x24
}
 80078a0:	bf00      	nop
 80078a2:	bf00      	nop
 80078a4:	e7fd      	b.n	80078a2 <xQueueGenericCreateStatic+0x46>

		/* A queue storage area should be provided if the item size is not 0, and
		should not be provided if the item size is 0. */
		configASSERT( !( ( pucQueueStorage != NULL ) && ( uxItemSize == 0 ) ) );
 80078a6:	687b      	ldr	r3, [r7, #4]
 80078a8:	2b00      	cmp	r3, #0
 80078aa:	d002      	beq.n	80078b2 <xQueueGenericCreateStatic+0x56>
 80078ac:	68bb      	ldr	r3, [r7, #8]
 80078ae:	2b00      	cmp	r3, #0
 80078b0:	d001      	beq.n	80078b6 <xQueueGenericCreateStatic+0x5a>
 80078b2:	2301      	movs	r3, #1
 80078b4:	e000      	b.n	80078b8 <xQueueGenericCreateStatic+0x5c>
 80078b6:	2300      	movs	r3, #0
 80078b8:	2b00      	cmp	r3, #0
 80078ba:	d10b      	bne.n	80078d4 <xQueueGenericCreateStatic+0x78>
	__asm volatile
 80078bc:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80078c0:	f383 8811 	msr	BASEPRI, r3
 80078c4:	f3bf 8f6f 	isb	sy
 80078c8:	f3bf 8f4f 	dsb	sy
 80078cc:	623b      	str	r3, [r7, #32]
}
 80078ce:	bf00      	nop
 80078d0:	bf00      	nop
 80078d2:	e7fd      	b.n	80078d0 <xQueueGenericCreateStatic+0x74>
		configASSERT( !( ( pucQueueStorage == NULL ) && ( uxItemSize != 0 ) ) );
 80078d4:	687b      	ldr	r3, [r7, #4]
 80078d6:	2b00      	cmp	r3, #0
 80078d8:	d102      	bne.n	80078e0 <xQueueGenericCreateStatic+0x84>
 80078da:	68bb      	ldr	r3, [r7, #8]
 80078dc:	2b00      	cmp	r3, #0
 80078de:	d101      	bne.n	80078e4 <xQueueGenericCreateStatic+0x88>
 80078e0:	2301      	movs	r3, #1
 80078e2:	e000      	b.n	80078e6 <xQueueGenericCreateStatic+0x8a>
 80078e4:	2300      	movs	r3, #0
 80078e6:	2b00      	cmp	r3, #0
 80078e8:	d10b      	bne.n	8007902 <xQueueGenericCreateStatic+0xa6>
	__asm volatile
 80078ea:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80078ee:	f383 8811 	msr	BASEPRI, r3
 80078f2:	f3bf 8f6f 	isb	sy
 80078f6:	f3bf 8f4f 	dsb	sy
 80078fa:	61fb      	str	r3, [r7, #28]
}
 80078fc:	bf00      	nop
 80078fe:	bf00      	nop
 8007900:	e7fd      	b.n	80078fe <xQueueGenericCreateStatic+0xa2>
		#if( configASSERT_DEFINED == 1 )
		{
			/* Sanity check that the size of the structure used to declare a
			variable of type StaticQueue_t or StaticSemaphore_t equals the size of
			the real queue and semaphore structures. */
			volatile size_t xSize = sizeof( StaticQueue_t );
 8007902:	2350      	movs	r3, #80	@ 0x50
 8007904:	617b      	str	r3, [r7, #20]
			configASSERT( xSize == sizeof( Queue_t ) );
 8007906:	697b      	ldr	r3, [r7, #20]
 8007908:	2b50      	cmp	r3, #80	@ 0x50
 800790a:	d00b      	beq.n	8007924 <xQueueGenericCreateStatic+0xc8>
	__asm volatile
 800790c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8007910:	f383 8811 	msr	BASEPRI, r3
 8007914:	f3bf 8f6f 	isb	sy
 8007918:	f3bf 8f4f 	dsb	sy
 800791c:	61bb      	str	r3, [r7, #24]
}
 800791e:	bf00      	nop
 8007920:	bf00      	nop
 8007922:	e7fd      	b.n	8007920 <xQueueGenericCreateStatic+0xc4>
			( void ) xSize; /* Keeps lint quiet when configASSERT() is not defined. */
 8007924:	697b      	ldr	r3, [r7, #20]
		#endif /* configASSERT_DEFINED */

		/* The address of a statically allocated queue was passed in, use it.
		The address of a statically allocated storage area was also passed in
		but is already set. */
		pxNewQueue = ( Queue_t * ) pxStaticQueue; /*lint !e740 !e9087 Unusual cast is ok as the structures are designed to have the same alignment, and the size is checked by an assert. */
 8007926:	683b      	ldr	r3, [r7, #0]
 8007928:	62fb      	str	r3, [r7, #44]	@ 0x2c

		if( pxNewQueue != NULL )
 800792a:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800792c:	2b00      	cmp	r3, #0
 800792e:	d00d      	beq.n	800794c <xQueueGenericCreateStatic+0xf0>
			#if( configSUPPORT_DYNAMIC_ALLOCATION == 1 )
			{
				/* Queues can be allocated wither statically or dynamically, so
				note this queue was allocated statically in case the queue is
				later deleted. */
				pxNewQueue->ucStaticallyAllocated = pdTRUE;
 8007930:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8007932:	2201      	movs	r2, #1
 8007934:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46
			}
			#endif /* configSUPPORT_DYNAMIC_ALLOCATION */

			prvInitialiseNewQueue( uxQueueLength, uxItemSize, pucQueueStorage, ucQueueType, pxNewQueue );
 8007938:	f897 2038 	ldrb.w	r2, [r7, #56]	@ 0x38
 800793c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800793e:	9300      	str	r3, [sp, #0]
 8007940:	4613      	mov	r3, r2
 8007942:	687a      	ldr	r2, [r7, #4]
 8007944:	68b9      	ldr	r1, [r7, #8]
 8007946:	68f8      	ldr	r0, [r7, #12]
 8007948:	f000 f840 	bl	80079cc <prvInitialiseNewQueue>
		{
			traceQUEUE_CREATE_FAILED( ucQueueType );
			mtCOVERAGE_TEST_MARKER();
		}

		return pxNewQueue;
 800794c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
	}
 800794e:	4618      	mov	r0, r3
 8007950:	3730      	adds	r7, #48	@ 0x30
 8007952:	46bd      	mov	sp, r7
 8007954:	bd80      	pop	{r7, pc}

08007956 <xQueueGenericCreate>:
/*-----------------------------------------------------------*/

#if( configSUPPORT_DYNAMIC_ALLOCATION == 1 )

	QueueHandle_t xQueueGenericCreate( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, const uint8_t ucQueueType )
	{
 8007956:	b580      	push	{r7, lr}
 8007958:	b08a      	sub	sp, #40	@ 0x28
 800795a:	af02      	add	r7, sp, #8
 800795c:	60f8      	str	r0, [r7, #12]
 800795e:	60b9      	str	r1, [r7, #8]
 8007960:	4613      	mov	r3, r2
 8007962:	71fb      	strb	r3, [r7, #7]
	Queue_t *pxNewQueue;
	size_t xQueueSizeInBytes;
	uint8_t *pucQueueStorage;

		configASSERT( uxQueueLength > ( UBaseType_t ) 0 );
 8007964:	68fb      	ldr	r3, [r7, #12]
 8007966:	2b00      	cmp	r3, #0
 8007968:	d10b      	bne.n	8007982 <xQueueGenericCreate+0x2c>
	__asm volatile
 800796a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800796e:	f383 8811 	msr	BASEPRI, r3
 8007972:	f3bf 8f6f 	isb	sy
 8007976:	f3bf 8f4f 	dsb	sy
 800797a:	613b      	str	r3, [r7, #16]
}
 800797c:	bf00      	nop
 800797e:	bf00      	nop
 8007980:	e7fd      	b.n	800797e <xQueueGenericCreate+0x28>

		/* Allocate enough space to hold the maximum number of items that
		can be in the queue at any time.  It is valid for uxItemSize to be
		zero in the case the queue is used as a semaphore. */
		xQueueSizeInBytes = ( size_t ) ( uxQueueLength * uxItemSize ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8007982:	68fb      	ldr	r3, [r7, #12]
 8007984:	68ba      	ldr	r2, [r7, #8]
 8007986:	fb02 f303 	mul.w	r3, r2, r3
 800798a:	61fb      	str	r3, [r7, #28]
		alignment requirements of the Queue_t structure - which in this case
		is an int8_t *.  Therefore, whenever the stack alignment requirements
		are greater than or equal to the pointer to char requirements the cast
		is safe.  In other cases alignment requirements are not strict (one or
		two bytes). */
		pxNewQueue = ( Queue_t * ) pvPortMalloc( sizeof( Queue_t ) + xQueueSizeInBytes ); /*lint !e9087 !e9079 see comment above. */
 800798c:	69fb      	ldr	r3, [r7, #28]
 800798e:	3350      	adds	r3, #80	@ 0x50
 8007990:	4618      	mov	r0, r3
 8007992:	f002 ff15 	bl	800a7c0 <pvPortMalloc>
 8007996:	61b8      	str	r0, [r7, #24]

		if( pxNewQueue != NULL )
 8007998:	69bb      	ldr	r3, [r7, #24]
 800799a:	2b00      	cmp	r3, #0
 800799c:	d011      	beq.n	80079c2 <xQueueGenericCreate+0x6c>
		{
			/* Jump past the queue structure to find the location of the queue
			storage area. */
			pucQueueStorage = ( uint8_t * ) pxNewQueue;
 800799e:	69bb      	ldr	r3, [r7, #24]
 80079a0:	617b      	str	r3, [r7, #20]
			pucQueueStorage += sizeof( Queue_t ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 80079a2:	697b      	ldr	r3, [r7, #20]
 80079a4:	3350      	adds	r3, #80	@ 0x50
 80079a6:	617b      	str	r3, [r7, #20]
			#if( configSUPPORT_STATIC_ALLOCATION == 1 )
			{
				/* Queues can be created either statically or dynamically, so
				note this task was created dynamically in case it is later
				deleted. */
				pxNewQueue->ucStaticallyAllocated = pdFALSE;
 80079a8:	69bb      	ldr	r3, [r7, #24]
 80079aa:	2200      	movs	r2, #0
 80079ac:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46
			}
			#endif /* configSUPPORT_STATIC_ALLOCATION */

			prvInitialiseNewQueue( uxQueueLength, uxItemSize, pucQueueStorage, ucQueueType, pxNewQueue );
 80079b0:	79fa      	ldrb	r2, [r7, #7]
 80079b2:	69bb      	ldr	r3, [r7, #24]
 80079b4:	9300      	str	r3, [sp, #0]
 80079b6:	4613      	mov	r3, r2
 80079b8:	697a      	ldr	r2, [r7, #20]
 80079ba:	68b9      	ldr	r1, [r7, #8]
 80079bc:	68f8      	ldr	r0, [r7, #12]
 80079be:	f000 f805 	bl	80079cc <prvInitialiseNewQueue>
		{
			traceQUEUE_CREATE_FAILED( ucQueueType );
			mtCOVERAGE_TEST_MARKER();
		}

		return pxNewQueue;
 80079c2:	69bb      	ldr	r3, [r7, #24]
	}
 80079c4:	4618      	mov	r0, r3
 80079c6:	3720      	adds	r7, #32
 80079c8:	46bd      	mov	sp, r7
 80079ca:	bd80      	pop	{r7, pc}

080079cc <prvInitialiseNewQueue>:

#endif /* configSUPPORT_STATIC_ALLOCATION */
/*-----------------------------------------------------------*/

static void prvInitialiseNewQueue( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, uint8_t *pucQueueStorage, const uint8_t ucQueueType, Queue_t *pxNewQueue )
{
 80079cc:	b580      	push	{r7, lr}
 80079ce:	b084      	sub	sp, #16
 80079d0:	af00      	add	r7, sp, #0
 80079d2:	60f8      	str	r0, [r7, #12]
 80079d4:	60b9      	str	r1, [r7, #8]
 80079d6:	607a      	str	r2, [r7, #4]
 80079d8:	70fb      	strb	r3, [r7, #3]
	/* Remove compiler warnings about unused parameters should
	configUSE_TRACE_FACILITY not be set to 1. */
	( void ) ucQueueType;

	if( uxItemSize == ( UBaseType_t ) 0 )
 80079da:	68bb      	ldr	r3, [r7, #8]
 80079dc:	2b00      	cmp	r3, #0
 80079de:	d103      	bne.n	80079e8 <prvInitialiseNewQueue+0x1c>
	{
		/* No RAM was allocated for the queue storage area, but PC head cannot
		be set to NULL because NULL is used as a key to say the queue is used as
		a mutex.  Therefore just set pcHead to point to the queue as a benign
		value that is known to be within the memory map. */
		pxNewQueue->pcHead = ( int8_t * ) pxNewQueue;
 80079e0:	69bb      	ldr	r3, [r7, #24]
 80079e2:	69ba      	ldr	r2, [r7, #24]
 80079e4:	601a      	str	r2, [r3, #0]
 80079e6:	e002      	b.n	80079ee <prvInitialiseNewQueue+0x22>
	}
	else
	{
		/* Set the head to the start of the queue storage area. */
		pxNewQueue->pcHead = ( int8_t * ) pucQueueStorage;
 80079e8:	69bb      	ldr	r3, [r7, #24]
 80079ea:	687a      	ldr	r2, [r7, #4]
 80079ec:	601a      	str	r2, [r3, #0]
	}

	/* Initialise the queue members as described where the queue type is
	defined. */
	pxNewQueue->uxLength = uxQueueLength;
 80079ee:	69bb      	ldr	r3, [r7, #24]
 80079f0:	68fa      	ldr	r2, [r7, #12]
 80079f2:	63da      	str	r2, [r3, #60]	@ 0x3c
	pxNewQueue->uxItemSize = uxItemSize;
 80079f4:	69bb      	ldr	r3, [r7, #24]
 80079f6:	68ba      	ldr	r2, [r7, #8]
 80079f8:	641a      	str	r2, [r3, #64]	@ 0x40
	( void ) xQueueGenericReset( pxNewQueue, pdTRUE );
 80079fa:	2101      	movs	r1, #1
 80079fc:	69b8      	ldr	r0, [r7, #24]
 80079fe:	f7ff fec3 	bl	8007788 <xQueueGenericReset>

	#if ( configUSE_TRACE_FACILITY == 1 )
	{
		pxNewQueue->ucQueueType = ucQueueType;
 8007a02:	69bb      	ldr	r3, [r7, #24]
 8007a04:	78fa      	ldrb	r2, [r7, #3]
 8007a06:	f883 204c 	strb.w	r2, [r3, #76]	@ 0x4c
		pxNewQueue->pxQueueSetContainer = NULL;
	}
	#endif /* configUSE_QUEUE_SETS */

	traceQUEUE_CREATE( pxNewQueue );
}
 8007a0a:	bf00      	nop
 8007a0c:	3710      	adds	r7, #16
 8007a0e:	46bd      	mov	sp, r7
 8007a10:	bd80      	pop	{r7, pc}

08007a12 <xQueueCreateCountingSemaphoreStatic>:
/*-----------------------------------------------------------*/

#if( ( configUSE_COUNTING_SEMAPHORES == 1 ) && ( configSUPPORT_STATIC_ALLOCATION == 1 ) )

	QueueHandle_t xQueueCreateCountingSemaphoreStatic( const UBaseType_t uxMaxCount, const UBaseType_t uxInitialCount, StaticQueue_t *pxStaticQueue )
	{
 8007a12:	b580      	push	{r7, lr}
 8007a14:	b08a      	sub	sp, #40	@ 0x28
 8007a16:	af02      	add	r7, sp, #8
 8007a18:	60f8      	str	r0, [r7, #12]
 8007a1a:	60b9      	str	r1, [r7, #8]
 8007a1c:	607a      	str	r2, [r7, #4]
	QueueHandle_t xHandle;

		configASSERT( uxMaxCount != 0 );
 8007a1e:	68fb      	ldr	r3, [r7, #12]
 8007a20:	2b00      	cmp	r3, #0
 8007a22:	d10b      	bne.n	8007a3c <xQueueCreateCountingSemaphoreStatic+0x2a>
	__asm volatile
 8007a24:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8007a28:	f383 8811 	msr	BASEPRI, r3
 8007a2c:	f3bf 8f6f 	isb	sy
 8007a30:	f3bf 8f4f 	dsb	sy
 8007a34:	61bb      	str	r3, [r7, #24]
}
 8007a36:	bf00      	nop
 8007a38:	bf00      	nop
 8007a3a:	e7fd      	b.n	8007a38 <xQueueCreateCountingSemaphoreStatic+0x26>
		configASSERT( uxInitialCount <= uxMaxCount );
 8007a3c:	68ba      	ldr	r2, [r7, #8]
 8007a3e:	68fb      	ldr	r3, [r7, #12]
 8007a40:	429a      	cmp	r2, r3
 8007a42:	d90b      	bls.n	8007a5c <xQueueCreateCountingSemaphoreStatic+0x4a>
	__asm volatile
 8007a44:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8007a48:	f383 8811 	msr	BASEPRI, r3
 8007a4c:	f3bf 8f6f 	isb	sy
 8007a50:	f3bf 8f4f 	dsb	sy
 8007a54:	617b      	str	r3, [r7, #20]
}
 8007a56:	bf00      	nop
 8007a58:	bf00      	nop
 8007a5a:	e7fd      	b.n	8007a58 <xQueueCreateCountingSemaphoreStatic+0x46>

		xHandle = xQueueGenericCreateStatic( uxMaxCount, queueSEMAPHORE_QUEUE_ITEM_LENGTH, NULL, pxStaticQueue, queueQUEUE_TYPE_COUNTING_SEMAPHORE );
 8007a5c:	2302      	movs	r3, #2
 8007a5e:	9300      	str	r3, [sp, #0]
 8007a60:	687b      	ldr	r3, [r7, #4]
 8007a62:	2200      	movs	r2, #0
 8007a64:	2100      	movs	r1, #0
 8007a66:	68f8      	ldr	r0, [r7, #12]
 8007a68:	f7ff fef8 	bl	800785c <xQueueGenericCreateStatic>
 8007a6c:	61f8      	str	r0, [r7, #28]

		if( xHandle != NULL )
 8007a6e:	69fb      	ldr	r3, [r7, #28]
 8007a70:	2b00      	cmp	r3, #0
 8007a72:	d002      	beq.n	8007a7a <xQueueCreateCountingSemaphoreStatic+0x68>
		{
			( ( Queue_t * ) xHandle )->uxMessagesWaiting = uxInitialCount;
 8007a74:	69fb      	ldr	r3, [r7, #28]
 8007a76:	68ba      	ldr	r2, [r7, #8]
 8007a78:	639a      	str	r2, [r3, #56]	@ 0x38
		else
		{
			traceCREATE_COUNTING_SEMAPHORE_FAILED();
		}

		return xHandle;
 8007a7a:	69fb      	ldr	r3, [r7, #28]
	}
 8007a7c:	4618      	mov	r0, r3
 8007a7e:	3720      	adds	r7, #32
 8007a80:	46bd      	mov	sp, r7
 8007a82:	bd80      	pop	{r7, pc}

08007a84 <xQueueCreateCountingSemaphore>:
/*-----------------------------------------------------------*/

#if( ( configUSE_COUNTING_SEMAPHORES == 1 ) && ( configSUPPORT_DYNAMIC_ALLOCATION == 1 ) )

	QueueHandle_t xQueueCreateCountingSemaphore( const UBaseType_t uxMaxCount, const UBaseType_t uxInitialCount )
	{
 8007a84:	b580      	push	{r7, lr}
 8007a86:	b086      	sub	sp, #24
 8007a88:	af00      	add	r7, sp, #0
 8007a8a:	6078      	str	r0, [r7, #4]
 8007a8c:	6039      	str	r1, [r7, #0]
	QueueHandle_t xHandle;

		configASSERT( uxMaxCount != 0 );
 8007a8e:	687b      	ldr	r3, [r7, #4]
 8007a90:	2b00      	cmp	r3, #0
 8007a92:	d10b      	bne.n	8007aac <xQueueCreateCountingSemaphore+0x28>
	__asm volatile
 8007a94:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8007a98:	f383 8811 	msr	BASEPRI, r3
 8007a9c:	f3bf 8f6f 	isb	sy
 8007aa0:	f3bf 8f4f 	dsb	sy
 8007aa4:	613b      	str	r3, [r7, #16]
}
 8007aa6:	bf00      	nop
 8007aa8:	bf00      	nop
 8007aaa:	e7fd      	b.n	8007aa8 <xQueueCreateCountingSemaphore+0x24>
		configASSERT( uxInitialCount <= uxMaxCount );
 8007aac:	683a      	ldr	r2, [r7, #0]
 8007aae:	687b      	ldr	r3, [r7, #4]
 8007ab0:	429a      	cmp	r2, r3
 8007ab2:	d90b      	bls.n	8007acc <xQueueCreateCountingSemaphore+0x48>
	__asm volatile
 8007ab4:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8007ab8:	f383 8811 	msr	BASEPRI, r3
 8007abc:	f3bf 8f6f 	isb	sy
 8007ac0:	f3bf 8f4f 	dsb	sy
 8007ac4:	60fb      	str	r3, [r7, #12]
}
 8007ac6:	bf00      	nop
 8007ac8:	bf00      	nop
 8007aca:	e7fd      	b.n	8007ac8 <xQueueCreateCountingSemaphore+0x44>

		xHandle = xQueueGenericCreate( uxMaxCount, queueSEMAPHORE_QUEUE_ITEM_LENGTH, queueQUEUE_TYPE_COUNTING_SEMAPHORE );
 8007acc:	2202      	movs	r2, #2
 8007ace:	2100      	movs	r1, #0
 8007ad0:	6878      	ldr	r0, [r7, #4]
 8007ad2:	f7ff ff40 	bl	8007956 <xQueueGenericCreate>
 8007ad6:	6178      	str	r0, [r7, #20]

		if( xHandle != NULL )
 8007ad8:	697b      	ldr	r3, [r7, #20]
 8007ada:	2b00      	cmp	r3, #0
 8007adc:	d002      	beq.n	8007ae4 <xQueueCreateCountingSemaphore+0x60>
		{
			( ( Queue_t * ) xHandle )->uxMessagesWaiting = uxInitialCount;
 8007ade:	697b      	ldr	r3, [r7, #20]
 8007ae0:	683a      	ldr	r2, [r7, #0]
 8007ae2:	639a      	str	r2, [r3, #56]	@ 0x38
		else
		{
			traceCREATE_COUNTING_SEMAPHORE_FAILED();
		}

		return xHandle;
 8007ae4:	697b      	ldr	r3, [r7, #20]
	}
 8007ae6:	4618      	mov	r0, r3
 8007ae8:	3718      	adds	r7, #24
 8007aea:	46bd      	mov	sp, r7
 8007aec:	bd80      	pop	{r7, pc}
	...

08007af0 <xQueueGenericSend>:

#endif /* ( ( configUSE_COUNTING_SEMAPHORES == 1 ) && ( configSUPPORT_DYNAMIC_ALLOCATION == 1 ) ) */
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericSend( QueueHandle_t xQueue, const void * const pvItemToQueue, TickType_t xTicksToWait, const BaseType_t xCopyPosition )
{
 8007af0:	b580      	push	{r7, lr}
 8007af2:	b08e      	sub	sp, #56	@ 0x38
 8007af4:	af00      	add	r7, sp, #0
 8007af6:	60f8      	str	r0, [r7, #12]
 8007af8:	60b9      	str	r1, [r7, #8]
 8007afa:	607a      	str	r2, [r7, #4]
 8007afc:	603b      	str	r3, [r7, #0]
BaseType_t xEntryTimeSet = pdFALSE, xYieldRequired;
 8007afe:	2300      	movs	r3, #0
 8007b00:	637b      	str	r3, [r7, #52]	@ 0x34
TimeOut_t xTimeOut;
Queue_t * const pxQueue = xQueue;
 8007b02:	68fb      	ldr	r3, [r7, #12]
 8007b04:	633b      	str	r3, [r7, #48]	@ 0x30

	configASSERT( pxQueue );
 8007b06:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007b08:	2b00      	cmp	r3, #0
 8007b0a:	d10b      	bne.n	8007b24 <xQueueGenericSend+0x34>
	__asm volatile
 8007b0c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8007b10:	f383 8811 	msr	BASEPRI, r3
 8007b14:	f3bf 8f6f 	isb	sy
 8007b18:	f3bf 8f4f 	dsb	sy
 8007b1c:	62bb      	str	r3, [r7, #40]	@ 0x28
}
 8007b1e:	bf00      	nop
 8007b20:	bf00      	nop
 8007b22:	e7fd      	b.n	8007b20 <xQueueGenericSend+0x30>
	configASSERT( !( ( pvItemToQueue == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 8007b24:	68bb      	ldr	r3, [r7, #8]
 8007b26:	2b00      	cmp	r3, #0
 8007b28:	d103      	bne.n	8007b32 <xQueueGenericSend+0x42>
 8007b2a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007b2c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8007b2e:	2b00      	cmp	r3, #0
 8007b30:	d101      	bne.n	8007b36 <xQueueGenericSend+0x46>
 8007b32:	2301      	movs	r3, #1
 8007b34:	e000      	b.n	8007b38 <xQueueGenericSend+0x48>
 8007b36:	2300      	movs	r3, #0
 8007b38:	2b00      	cmp	r3, #0
 8007b3a:	d10b      	bne.n	8007b54 <xQueueGenericSend+0x64>
	__asm volatile
 8007b3c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8007b40:	f383 8811 	msr	BASEPRI, r3
 8007b44:	f3bf 8f6f 	isb	sy
 8007b48:	f3bf 8f4f 	dsb	sy
 8007b4c:	627b      	str	r3, [r7, #36]	@ 0x24
}
 8007b4e:	bf00      	nop
 8007b50:	bf00      	nop
 8007b52:	e7fd      	b.n	8007b50 <xQueueGenericSend+0x60>
	configASSERT( !( ( xCopyPosition == queueOVERWRITE ) && ( pxQueue->uxLength != 1 ) ) );
 8007b54:	683b      	ldr	r3, [r7, #0]
 8007b56:	2b02      	cmp	r3, #2
 8007b58:	d103      	bne.n	8007b62 <xQueueGenericSend+0x72>
 8007b5a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007b5c:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8007b5e:	2b01      	cmp	r3, #1
 8007b60:	d101      	bne.n	8007b66 <xQueueGenericSend+0x76>
 8007b62:	2301      	movs	r3, #1
 8007b64:	e000      	b.n	8007b68 <xQueueGenericSend+0x78>
 8007b66:	2300      	movs	r3, #0
 8007b68:	2b00      	cmp	r3, #0
 8007b6a:	d10b      	bne.n	8007b84 <xQueueGenericSend+0x94>
	__asm volatile
 8007b6c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8007b70:	f383 8811 	msr	BASEPRI, r3
 8007b74:	f3bf 8f6f 	isb	sy
 8007b78:	f3bf 8f4f 	dsb	sy
 8007b7c:	623b      	str	r3, [r7, #32]
}
 8007b7e:	bf00      	nop
 8007b80:	bf00      	nop
 8007b82:	e7fd      	b.n	8007b80 <xQueueGenericSend+0x90>
	#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 8007b84:	f001 fc9e 	bl	80094c4 <xTaskGetSchedulerState>
 8007b88:	4603      	mov	r3, r0
 8007b8a:	2b00      	cmp	r3, #0
 8007b8c:	d102      	bne.n	8007b94 <xQueueGenericSend+0xa4>
 8007b8e:	687b      	ldr	r3, [r7, #4]
 8007b90:	2b00      	cmp	r3, #0
 8007b92:	d101      	bne.n	8007b98 <xQueueGenericSend+0xa8>
 8007b94:	2301      	movs	r3, #1
 8007b96:	e000      	b.n	8007b9a <xQueueGenericSend+0xaa>
 8007b98:	2300      	movs	r3, #0
 8007b9a:	2b00      	cmp	r3, #0
 8007b9c:	d10b      	bne.n	8007bb6 <xQueueGenericSend+0xc6>
	__asm volatile
 8007b9e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8007ba2:	f383 8811 	msr	BASEPRI, r3
 8007ba6:	f3bf 8f6f 	isb	sy
 8007baa:	f3bf 8f4f 	dsb	sy
 8007bae:	61fb      	str	r3, [r7, #28]
}
 8007bb0:	bf00      	nop
 8007bb2:	bf00      	nop
 8007bb4:	e7fd      	b.n	8007bb2 <xQueueGenericSend+0xc2>
	/*lint -save -e904 This function relaxes the coding standard somewhat to
	allow return statements within the function itself.  This is done in the
	interest of execution time efficiency. */
	for( ;; )
	{
		taskENTER_CRITICAL();
 8007bb6:	f002 fd01 	bl	800a5bc <vPortEnterCritical>
		{
			/* Is there room on the queue now?  The running task must be the
			highest priority task wanting to access the queue.  If the head item
			in the queue is to be overwritten then it does not matter if the
			queue is full. */
			if( ( pxQueue->uxMessagesWaiting < pxQueue->uxLength ) || ( xCopyPosition == queueOVERWRITE ) )
 8007bba:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007bbc:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8007bbe:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007bc0:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8007bc2:	429a      	cmp	r2, r3
 8007bc4:	d302      	bcc.n	8007bcc <xQueueGenericSend+0xdc>
 8007bc6:	683b      	ldr	r3, [r7, #0]
 8007bc8:	2b02      	cmp	r3, #2
 8007bca:	d129      	bne.n	8007c20 <xQueueGenericSend+0x130>
						}
					}
				}
				#else /* configUSE_QUEUE_SETS */
				{
					xYieldRequired = prvCopyDataToQueue( pxQueue, pvItemToQueue, xCopyPosition );
 8007bcc:	683a      	ldr	r2, [r7, #0]
 8007bce:	68b9      	ldr	r1, [r7, #8]
 8007bd0:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 8007bd2:	f000 fc6c 	bl	80084ae <prvCopyDataToQueue>
 8007bd6:	62f8      	str	r0, [r7, #44]	@ 0x2c

					/* If there was a task waiting for data to arrive on the
					queue then unblock it now. */
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 8007bd8:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007bda:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8007bdc:	2b00      	cmp	r3, #0
 8007bde:	d010      	beq.n	8007c02 <xQueueGenericSend+0x112>
					{
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 8007be0:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007be2:	3324      	adds	r3, #36	@ 0x24
 8007be4:	4618      	mov	r0, r3
 8007be6:	f001 fa99 	bl	800911c <xTaskRemoveFromEventList>
 8007bea:	4603      	mov	r3, r0
 8007bec:	2b00      	cmp	r3, #0
 8007bee:	d013      	beq.n	8007c18 <xQueueGenericSend+0x128>
						{
							/* The unblocked task has a priority higher than
							our own so yield immediately.  Yes it is ok to do
							this from within the critical section - the kernel
							takes care of that. */
							queueYIELD_IF_USING_PREEMPTION();
 8007bf0:	4b3f      	ldr	r3, [pc, #252]	@ (8007cf0 <xQueueGenericSend+0x200>)
 8007bf2:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8007bf6:	601a      	str	r2, [r3, #0]
 8007bf8:	f3bf 8f4f 	dsb	sy
 8007bfc:	f3bf 8f6f 	isb	sy
 8007c00:	e00a      	b.n	8007c18 <xQueueGenericSend+0x128>
						else
						{
							mtCOVERAGE_TEST_MARKER();
						}
					}
					else if( xYieldRequired != pdFALSE )
 8007c02:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8007c04:	2b00      	cmp	r3, #0
 8007c06:	d007      	beq.n	8007c18 <xQueueGenericSend+0x128>
					{
						/* This path is a special case that will only get
						executed if the task was holding multiple mutexes and
						the mutexes were given back in an order that is
						different to that in which they were taken. */
						queueYIELD_IF_USING_PREEMPTION();
 8007c08:	4b39      	ldr	r3, [pc, #228]	@ (8007cf0 <xQueueGenericSend+0x200>)
 8007c0a:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8007c0e:	601a      	str	r2, [r3, #0]
 8007c10:	f3bf 8f4f 	dsb	sy
 8007c14:	f3bf 8f6f 	isb	sy
						mtCOVERAGE_TEST_MARKER();
					}
				}
				#endif /* configUSE_QUEUE_SETS */

				taskEXIT_CRITICAL();
 8007c18:	f002 fd00 	bl	800a61c <vPortExitCritical>
				return pdPASS;
 8007c1c:	2301      	movs	r3, #1
 8007c1e:	e063      	b.n	8007ce8 <xQueueGenericSend+0x1f8>
			}
			else
			{
				if( xTicksToWait == ( TickType_t ) 0 )
 8007c20:	687b      	ldr	r3, [r7, #4]
 8007c22:	2b00      	cmp	r3, #0
 8007c24:	d103      	bne.n	8007c2e <xQueueGenericSend+0x13e>
				{
					/* The queue was full and no block time is specified (or
					the block time has expired) so leave now. */
					taskEXIT_CRITICAL();
 8007c26:	f002 fcf9 	bl	800a61c <vPortExitCritical>

					/* Return to the original privilege level before exiting
					the function. */
					traceQUEUE_SEND_FAILED( pxQueue );
					return errQUEUE_FULL;
 8007c2a:	2300      	movs	r3, #0
 8007c2c:	e05c      	b.n	8007ce8 <xQueueGenericSend+0x1f8>
				}
				else if( xEntryTimeSet == pdFALSE )
 8007c2e:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8007c30:	2b00      	cmp	r3, #0
 8007c32:	d106      	bne.n	8007c42 <xQueueGenericSend+0x152>
				{
					/* The queue was full and a block time was specified so
					configure the timeout structure. */
					vTaskInternalSetTimeOutState( &xTimeOut );
 8007c34:	f107 0314 	add.w	r3, r7, #20
 8007c38:	4618      	mov	r0, r3
 8007c3a:	f001 fad3 	bl	80091e4 <vTaskInternalSetTimeOutState>
					xEntryTimeSet = pdTRUE;
 8007c3e:	2301      	movs	r3, #1
 8007c40:	637b      	str	r3, [r7, #52]	@ 0x34
					/* Entry time was already set. */
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		taskEXIT_CRITICAL();
 8007c42:	f002 fceb 	bl	800a61c <vPortExitCritical>

		/* Interrupts and other tasks can send to and receive from the queue
		now the critical section has been exited. */

		vTaskSuspendAll();
 8007c46:	f001 f82d 	bl	8008ca4 <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 8007c4a:	f002 fcb7 	bl	800a5bc <vPortEnterCritical>
 8007c4e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007c50:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 8007c54:	b25b      	sxtb	r3, r3
 8007c56:	f1b3 3fff 	cmp.w	r3, #4294967295
 8007c5a:	d103      	bne.n	8007c64 <xQueueGenericSend+0x174>
 8007c5c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007c5e:	2200      	movs	r2, #0
 8007c60:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8007c64:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007c66:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 8007c6a:	b25b      	sxtb	r3, r3
 8007c6c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8007c70:	d103      	bne.n	8007c7a <xQueueGenericSend+0x18a>
 8007c72:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007c74:	2200      	movs	r2, #0
 8007c76:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 8007c7a:	f002 fccf 	bl	800a61c <vPortExitCritical>

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 8007c7e:	1d3a      	adds	r2, r7, #4
 8007c80:	f107 0314 	add.w	r3, r7, #20
 8007c84:	4611      	mov	r1, r2
 8007c86:	4618      	mov	r0, r3
 8007c88:	f001 fac2 	bl	8009210 <xTaskCheckForTimeOut>
 8007c8c:	4603      	mov	r3, r0
 8007c8e:	2b00      	cmp	r3, #0
 8007c90:	d124      	bne.n	8007cdc <xQueueGenericSend+0x1ec>
		{
			if( prvIsQueueFull( pxQueue ) != pdFALSE )
 8007c92:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 8007c94:	f000 fd03 	bl	800869e <prvIsQueueFull>
 8007c98:	4603      	mov	r3, r0
 8007c9a:	2b00      	cmp	r3, #0
 8007c9c:	d018      	beq.n	8007cd0 <xQueueGenericSend+0x1e0>
			{
				traceBLOCKING_ON_QUEUE_SEND( pxQueue );
				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToSend ), xTicksToWait );
 8007c9e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007ca0:	3310      	adds	r3, #16
 8007ca2:	687a      	ldr	r2, [r7, #4]
 8007ca4:	4611      	mov	r1, r2
 8007ca6:	4618      	mov	r0, r3
 8007ca8:	f001 f9e6 	bl	8009078 <vTaskPlaceOnEventList>
				/* Unlocking the queue means queue events can effect the
				event list.  It is possible that interrupts occurring now
				remove this task from the event list again - but as the
				scheduler is suspended the task will go onto the pending
				ready last instead of the actual ready list. */
				prvUnlockQueue( pxQueue );
 8007cac:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 8007cae:	f000 fc8e 	bl	80085ce <prvUnlockQueue>
				/* Resuming the scheduler will move tasks from the pending
				ready list into the ready list - so it is feasible that this
				task is already in a ready list before it yields - in which
				case the yield will not cause a context switch unless there
				is also a higher priority task in the pending ready list. */
				if( xTaskResumeAll() == pdFALSE )
 8007cb2:	f001 f805 	bl	8008cc0 <xTaskResumeAll>
 8007cb6:	4603      	mov	r3, r0
 8007cb8:	2b00      	cmp	r3, #0
 8007cba:	f47f af7c 	bne.w	8007bb6 <xQueueGenericSend+0xc6>
				{
					portYIELD_WITHIN_API();
 8007cbe:	4b0c      	ldr	r3, [pc, #48]	@ (8007cf0 <xQueueGenericSend+0x200>)
 8007cc0:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8007cc4:	601a      	str	r2, [r3, #0]
 8007cc6:	f3bf 8f4f 	dsb	sy
 8007cca:	f3bf 8f6f 	isb	sy
 8007cce:	e772      	b.n	8007bb6 <xQueueGenericSend+0xc6>
				}
			}
			else
			{
				/* Try again. */
				prvUnlockQueue( pxQueue );
 8007cd0:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 8007cd2:	f000 fc7c 	bl	80085ce <prvUnlockQueue>
				( void ) xTaskResumeAll();
 8007cd6:	f000 fff3 	bl	8008cc0 <xTaskResumeAll>
 8007cda:	e76c      	b.n	8007bb6 <xQueueGenericSend+0xc6>
			}
		}
		else
		{
			/* The timeout has expired. */
			prvUnlockQueue( pxQueue );
 8007cdc:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 8007cde:	f000 fc76 	bl	80085ce <prvUnlockQueue>
			( void ) xTaskResumeAll();
 8007ce2:	f000 ffed 	bl	8008cc0 <xTaskResumeAll>

			traceQUEUE_SEND_FAILED( pxQueue );
			return errQUEUE_FULL;
 8007ce6:	2300      	movs	r3, #0
		}
	} /*lint -restore */
}
 8007ce8:	4618      	mov	r0, r3
 8007cea:	3738      	adds	r7, #56	@ 0x38
 8007cec:	46bd      	mov	sp, r7
 8007cee:	bd80      	pop	{r7, pc}
 8007cf0:	e000ed04 	.word	0xe000ed04

08007cf4 <xQueueGenericSendFromISR>:
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericSendFromISR( QueueHandle_t xQueue, const void * const pvItemToQueue, BaseType_t * const pxHigherPriorityTaskWoken, const BaseType_t xCopyPosition )
{
 8007cf4:	b580      	push	{r7, lr}
 8007cf6:	b090      	sub	sp, #64	@ 0x40
 8007cf8:	af00      	add	r7, sp, #0
 8007cfa:	60f8      	str	r0, [r7, #12]
 8007cfc:	60b9      	str	r1, [r7, #8]
 8007cfe:	607a      	str	r2, [r7, #4]
 8007d00:	603b      	str	r3, [r7, #0]
BaseType_t xReturn;
UBaseType_t uxSavedInterruptStatus;
Queue_t * const pxQueue = xQueue;
 8007d02:	68fb      	ldr	r3, [r7, #12]
 8007d04:	63bb      	str	r3, [r7, #56]	@ 0x38

	configASSERT( pxQueue );
 8007d06:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8007d08:	2b00      	cmp	r3, #0
 8007d0a:	d10b      	bne.n	8007d24 <xQueueGenericSendFromISR+0x30>
	__asm volatile
 8007d0c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8007d10:	f383 8811 	msr	BASEPRI, r3
 8007d14:	f3bf 8f6f 	isb	sy
 8007d18:	f3bf 8f4f 	dsb	sy
 8007d1c:	62bb      	str	r3, [r7, #40]	@ 0x28
}
 8007d1e:	bf00      	nop
 8007d20:	bf00      	nop
 8007d22:	e7fd      	b.n	8007d20 <xQueueGenericSendFromISR+0x2c>
	configASSERT( !( ( pvItemToQueue == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 8007d24:	68bb      	ldr	r3, [r7, #8]
 8007d26:	2b00      	cmp	r3, #0
 8007d28:	d103      	bne.n	8007d32 <xQueueGenericSendFromISR+0x3e>
 8007d2a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8007d2c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8007d2e:	2b00      	cmp	r3, #0
 8007d30:	d101      	bne.n	8007d36 <xQueueGenericSendFromISR+0x42>
 8007d32:	2301      	movs	r3, #1
 8007d34:	e000      	b.n	8007d38 <xQueueGenericSendFromISR+0x44>
 8007d36:	2300      	movs	r3, #0
 8007d38:	2b00      	cmp	r3, #0
 8007d3a:	d10b      	bne.n	8007d54 <xQueueGenericSendFromISR+0x60>
	__asm volatile
 8007d3c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8007d40:	f383 8811 	msr	BASEPRI, r3
 8007d44:	f3bf 8f6f 	isb	sy
 8007d48:	f3bf 8f4f 	dsb	sy
 8007d4c:	627b      	str	r3, [r7, #36]	@ 0x24
}
 8007d4e:	bf00      	nop
 8007d50:	bf00      	nop
 8007d52:	e7fd      	b.n	8007d50 <xQueueGenericSendFromISR+0x5c>
	configASSERT( !( ( xCopyPosition == queueOVERWRITE ) && ( pxQueue->uxLength != 1 ) ) );
 8007d54:	683b      	ldr	r3, [r7, #0]
 8007d56:	2b02      	cmp	r3, #2
 8007d58:	d103      	bne.n	8007d62 <xQueueGenericSendFromISR+0x6e>
 8007d5a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8007d5c:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8007d5e:	2b01      	cmp	r3, #1
 8007d60:	d101      	bne.n	8007d66 <xQueueGenericSendFromISR+0x72>
 8007d62:	2301      	movs	r3, #1
 8007d64:	e000      	b.n	8007d68 <xQueueGenericSendFromISR+0x74>
 8007d66:	2300      	movs	r3, #0
 8007d68:	2b00      	cmp	r3, #0
 8007d6a:	d10b      	bne.n	8007d84 <xQueueGenericSendFromISR+0x90>
	__asm volatile
 8007d6c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8007d70:	f383 8811 	msr	BASEPRI, r3
 8007d74:	f3bf 8f6f 	isb	sy
 8007d78:	f3bf 8f4f 	dsb	sy
 8007d7c:	623b      	str	r3, [r7, #32]
}
 8007d7e:	bf00      	nop
 8007d80:	bf00      	nop
 8007d82:	e7fd      	b.n	8007d80 <xQueueGenericSendFromISR+0x8c>
	that have been assigned a priority at or (logically) below the maximum
	system call	interrupt priority.  FreeRTOS maintains a separate interrupt
	safe API to ensure interrupt entry is as fast and as simple as possible.
	More information (albeit Cortex-M specific) is provided on the following
	link: http://www.freertos.org/RTOS-Cortex-M3-M4.html */
	portASSERT_IF_INTERRUPT_PRIORITY_INVALID();
 8007d84:	f002 fcdc 	bl	800a740 <vPortValidateInterruptPriority>

portFORCE_INLINE static uint32_t ulPortRaiseBASEPRI( void )
{
uint32_t ulOriginalBASEPRI, ulNewBASEPRI;

	__asm volatile
 8007d88:	f3ef 8211 	mrs	r2, BASEPRI
 8007d8c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8007d90:	f383 8811 	msr	BASEPRI, r3
 8007d94:	f3bf 8f6f 	isb	sy
 8007d98:	f3bf 8f4f 	dsb	sy
 8007d9c:	61fa      	str	r2, [r7, #28]
 8007d9e:	61bb      	str	r3, [r7, #24]
		:"=r" (ulOriginalBASEPRI), "=r" (ulNewBASEPRI) : "i" ( configMAX_SYSCALL_INTERRUPT_PRIORITY ) : "memory"
	);

	/* This return will not be reached but is necessary to prevent compiler
	warnings. */
	return ulOriginalBASEPRI;
 8007da0:	69fb      	ldr	r3, [r7, #28]
	/* Similar to xQueueGenericSend, except without blocking if there is no room
	in the queue.  Also don't directly wake a task that was blocked on a queue
	read, instead return a flag to say whether a context switch is required or
	not (i.e. has a task with a higher priority than us been woken by this
	post). */
	uxSavedInterruptStatus = portSET_INTERRUPT_MASK_FROM_ISR();
 8007da2:	637b      	str	r3, [r7, #52]	@ 0x34
	{
		if( ( pxQueue->uxMessagesWaiting < pxQueue->uxLength ) || ( xCopyPosition == queueOVERWRITE ) )
 8007da4:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8007da6:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8007da8:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8007daa:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8007dac:	429a      	cmp	r2, r3
 8007dae:	d302      	bcc.n	8007db6 <xQueueGenericSendFromISR+0xc2>
 8007db0:	683b      	ldr	r3, [r7, #0]
 8007db2:	2b02      	cmp	r3, #2
 8007db4:	d12f      	bne.n	8007e16 <xQueueGenericSendFromISR+0x122>
		{
			const int8_t cTxLock = pxQueue->cTxLock;
 8007db6:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8007db8:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 8007dbc:	f887 3033 	strb.w	r3, [r7, #51]	@ 0x33
			const UBaseType_t uxPreviousMessagesWaiting = pxQueue->uxMessagesWaiting;
 8007dc0:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8007dc2:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8007dc4:	62fb      	str	r3, [r7, #44]	@ 0x2c
			/* Semaphores use xQueueGiveFromISR(), so pxQueue will not be a
			semaphore or mutex.  That means prvCopyDataToQueue() cannot result
			in a task disinheriting a priority and prvCopyDataToQueue() can be
			called here even though the disinherit function does not check if
			the scheduler is suspended before accessing the ready lists. */
			( void ) prvCopyDataToQueue( pxQueue, pvItemToQueue, xCopyPosition );
 8007dc6:	683a      	ldr	r2, [r7, #0]
 8007dc8:	68b9      	ldr	r1, [r7, #8]
 8007dca:	6bb8      	ldr	r0, [r7, #56]	@ 0x38
 8007dcc:	f000 fb6f 	bl	80084ae <prvCopyDataToQueue>

			/* The event list is not altered if the queue is locked.  This will
			be done when the queue is unlocked later. */
			if( cTxLock == queueUNLOCKED )
 8007dd0:	f997 3033 	ldrsb.w	r3, [r7, #51]	@ 0x33
 8007dd4:	f1b3 3fff 	cmp.w	r3, #4294967295
 8007dd8:	d112      	bne.n	8007e00 <xQueueGenericSendFromISR+0x10c>
						}
					}
				}
				#else /* configUSE_QUEUE_SETS */
				{
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 8007dda:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8007ddc:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8007dde:	2b00      	cmp	r3, #0
 8007de0:	d016      	beq.n	8007e10 <xQueueGenericSendFromISR+0x11c>
					{
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 8007de2:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8007de4:	3324      	adds	r3, #36	@ 0x24
 8007de6:	4618      	mov	r0, r3
 8007de8:	f001 f998 	bl	800911c <xTaskRemoveFromEventList>
 8007dec:	4603      	mov	r3, r0
 8007dee:	2b00      	cmp	r3, #0
 8007df0:	d00e      	beq.n	8007e10 <xQueueGenericSendFromISR+0x11c>
						{
							/* The task waiting has a higher priority so record that a
							context	switch is required. */
							if( pxHigherPriorityTaskWoken != NULL )
 8007df2:	687b      	ldr	r3, [r7, #4]
 8007df4:	2b00      	cmp	r3, #0
 8007df6:	d00b      	beq.n	8007e10 <xQueueGenericSendFromISR+0x11c>
							{
								*pxHigherPriorityTaskWoken = pdTRUE;
 8007df8:	687b      	ldr	r3, [r7, #4]
 8007dfa:	2201      	movs	r2, #1
 8007dfc:	601a      	str	r2, [r3, #0]
 8007dfe:	e007      	b.n	8007e10 <xQueueGenericSendFromISR+0x11c>
			}
			else
			{
				/* Increment the lock count so the task that unlocks the queue
				knows that data was posted while it was locked. */
				pxQueue->cTxLock = ( int8_t ) ( cTxLock + 1 );
 8007e00:	f897 3033 	ldrb.w	r3, [r7, #51]	@ 0x33
 8007e04:	3301      	adds	r3, #1
 8007e06:	b2db      	uxtb	r3, r3
 8007e08:	b25a      	sxtb	r2, r3
 8007e0a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8007e0c:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
			}

			xReturn = pdPASS;
 8007e10:	2301      	movs	r3, #1
 8007e12:	63fb      	str	r3, [r7, #60]	@ 0x3c
		{
 8007e14:	e001      	b.n	8007e1a <xQueueGenericSendFromISR+0x126>
		}
		else
		{
			traceQUEUE_SEND_FROM_ISR_FAILED( pxQueue );
			xReturn = errQUEUE_FULL;
 8007e16:	2300      	movs	r3, #0
 8007e18:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8007e1a:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8007e1c:	617b      	str	r3, [r7, #20]
}
/*-----------------------------------------------------------*/

portFORCE_INLINE static void vPortSetBASEPRI( uint32_t ulNewMaskValue )
{
	__asm volatile
 8007e1e:	697b      	ldr	r3, [r7, #20]
 8007e20:	f383 8811 	msr	BASEPRI, r3
	(
		"	msr basepri, %0	" :: "r" ( ulNewMaskValue ) : "memory"
	);
}
 8007e24:	bf00      	nop
		}
	}
	portCLEAR_INTERRUPT_MASK_FROM_ISR( uxSavedInterruptStatus );

	return xReturn;
 8007e26:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
}
 8007e28:	4618      	mov	r0, r3
 8007e2a:	3740      	adds	r7, #64	@ 0x40
 8007e2c:	46bd      	mov	sp, r7
 8007e2e:	bd80      	pop	{r7, pc}

08007e30 <xQueueGiveFromISR>:
/*-----------------------------------------------------------*/

BaseType_t xQueueGiveFromISR( QueueHandle_t xQueue, BaseType_t * const pxHigherPriorityTaskWoken )
{
 8007e30:	b580      	push	{r7, lr}
 8007e32:	b08e      	sub	sp, #56	@ 0x38
 8007e34:	af00      	add	r7, sp, #0
 8007e36:	6078      	str	r0, [r7, #4]
 8007e38:	6039      	str	r1, [r7, #0]
BaseType_t xReturn;
UBaseType_t uxSavedInterruptStatus;
Queue_t * const pxQueue = xQueue;
 8007e3a:	687b      	ldr	r3, [r7, #4]
 8007e3c:	633b      	str	r3, [r7, #48]	@ 0x30
	item size is 0.  Don't directly wake a task that was blocked on a queue
	read, instead return a flag to say whether a context switch is required or
	not (i.e. has a task with a higher priority than us been woken by this
	post). */

	configASSERT( pxQueue );
 8007e3e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007e40:	2b00      	cmp	r3, #0
 8007e42:	d10b      	bne.n	8007e5c <xQueueGiveFromISR+0x2c>
	__asm volatile
 8007e44:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8007e48:	f383 8811 	msr	BASEPRI, r3
 8007e4c:	f3bf 8f6f 	isb	sy
 8007e50:	f3bf 8f4f 	dsb	sy
 8007e54:	623b      	str	r3, [r7, #32]
}
 8007e56:	bf00      	nop
 8007e58:	bf00      	nop
 8007e5a:	e7fd      	b.n	8007e58 <xQueueGiveFromISR+0x28>

	/* xQueueGenericSendFromISR() should be used instead of xQueueGiveFromISR()
	if the item size is not 0. */
	configASSERT( pxQueue->uxItemSize == 0 );
 8007e5c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007e5e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8007e60:	2b00      	cmp	r3, #0
 8007e62:	d00b      	beq.n	8007e7c <xQueueGiveFromISR+0x4c>
	__asm volatile
 8007e64:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8007e68:	f383 8811 	msr	BASEPRI, r3
 8007e6c:	f3bf 8f6f 	isb	sy
 8007e70:	f3bf 8f4f 	dsb	sy
 8007e74:	61fb      	str	r3, [r7, #28]
}
 8007e76:	bf00      	nop
 8007e78:	bf00      	nop
 8007e7a:	e7fd      	b.n	8007e78 <xQueueGiveFromISR+0x48>

	/* Normally a mutex would not be given from an interrupt, especially if
	there is a mutex holder, as priority inheritance makes no sense for an
	interrupts, only tasks. */
	configASSERT( !( ( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX ) && ( pxQueue->u.xSemaphore.xMutexHolder != NULL ) ) );
 8007e7c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007e7e:	681b      	ldr	r3, [r3, #0]
 8007e80:	2b00      	cmp	r3, #0
 8007e82:	d103      	bne.n	8007e8c <xQueueGiveFromISR+0x5c>
 8007e84:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007e86:	689b      	ldr	r3, [r3, #8]
 8007e88:	2b00      	cmp	r3, #0
 8007e8a:	d101      	bne.n	8007e90 <xQueueGiveFromISR+0x60>
 8007e8c:	2301      	movs	r3, #1
 8007e8e:	e000      	b.n	8007e92 <xQueueGiveFromISR+0x62>
 8007e90:	2300      	movs	r3, #0
 8007e92:	2b00      	cmp	r3, #0
 8007e94:	d10b      	bne.n	8007eae <xQueueGiveFromISR+0x7e>
	__asm volatile
 8007e96:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8007e9a:	f383 8811 	msr	BASEPRI, r3
 8007e9e:	f3bf 8f6f 	isb	sy
 8007ea2:	f3bf 8f4f 	dsb	sy
 8007ea6:	61bb      	str	r3, [r7, #24]
}
 8007ea8:	bf00      	nop
 8007eaa:	bf00      	nop
 8007eac:	e7fd      	b.n	8007eaa <xQueueGiveFromISR+0x7a>
	that have been assigned a priority at or (logically) below the maximum
	system call	interrupt priority.  FreeRTOS maintains a separate interrupt
	safe API to ensure interrupt entry is as fast and as simple as possible.
	More information (albeit Cortex-M specific) is provided on the following
	link: http://www.freertos.org/RTOS-Cortex-M3-M4.html */
	portASSERT_IF_INTERRUPT_PRIORITY_INVALID();
 8007eae:	f002 fc47 	bl	800a740 <vPortValidateInterruptPriority>
	__asm volatile
 8007eb2:	f3ef 8211 	mrs	r2, BASEPRI
 8007eb6:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8007eba:	f383 8811 	msr	BASEPRI, r3
 8007ebe:	f3bf 8f6f 	isb	sy
 8007ec2:	f3bf 8f4f 	dsb	sy
 8007ec6:	617a      	str	r2, [r7, #20]
 8007ec8:	613b      	str	r3, [r7, #16]
	return ulOriginalBASEPRI;
 8007eca:	697b      	ldr	r3, [r7, #20]

	uxSavedInterruptStatus = portSET_INTERRUPT_MASK_FROM_ISR();
 8007ecc:	62fb      	str	r3, [r7, #44]	@ 0x2c
	{
		const UBaseType_t uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 8007ece:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007ed0:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8007ed2:	62bb      	str	r3, [r7, #40]	@ 0x28

		/* When the queue is used to implement a semaphore no data is ever
		moved through the queue but it is still valid to see if the queue 'has
		space'. */
		if( uxMessagesWaiting < pxQueue->uxLength )
 8007ed4:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007ed6:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8007ed8:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8007eda:	429a      	cmp	r2, r3
 8007edc:	d22b      	bcs.n	8007f36 <xQueueGiveFromISR+0x106>
		{
			const int8_t cTxLock = pxQueue->cTxLock;
 8007ede:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007ee0:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 8007ee4:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
			holder - and if there is a mutex holder then the mutex cannot be
			given from an ISR.  As this is the ISR version of the function it
			can be assumed there is no mutex holder and no need to determine if
			priority disinheritance is needed.  Simply increase the count of
			messages (semaphores) available. */
			pxQueue->uxMessagesWaiting = uxMessagesWaiting + ( UBaseType_t ) 1;
 8007ee8:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8007eea:	1c5a      	adds	r2, r3, #1
 8007eec:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007eee:	639a      	str	r2, [r3, #56]	@ 0x38

			/* The event list is not altered if the queue is locked.  This will
			be done when the queue is unlocked later. */
			if( cTxLock == queueUNLOCKED )
 8007ef0:	f997 3027 	ldrsb.w	r3, [r7, #39]	@ 0x27
 8007ef4:	f1b3 3fff 	cmp.w	r3, #4294967295
 8007ef8:	d112      	bne.n	8007f20 <xQueueGiveFromISR+0xf0>
						}
					}
				}
				#else /* configUSE_QUEUE_SETS */
				{
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 8007efa:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007efc:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8007efe:	2b00      	cmp	r3, #0
 8007f00:	d016      	beq.n	8007f30 <xQueueGiveFromISR+0x100>
					{
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 8007f02:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007f04:	3324      	adds	r3, #36	@ 0x24
 8007f06:	4618      	mov	r0, r3
 8007f08:	f001 f908 	bl	800911c <xTaskRemoveFromEventList>
 8007f0c:	4603      	mov	r3, r0
 8007f0e:	2b00      	cmp	r3, #0
 8007f10:	d00e      	beq.n	8007f30 <xQueueGiveFromISR+0x100>
						{
							/* The task waiting has a higher priority so record that a
							context	switch is required. */
							if( pxHigherPriorityTaskWoken != NULL )
 8007f12:	683b      	ldr	r3, [r7, #0]
 8007f14:	2b00      	cmp	r3, #0
 8007f16:	d00b      	beq.n	8007f30 <xQueueGiveFromISR+0x100>
							{
								*pxHigherPriorityTaskWoken = pdTRUE;
 8007f18:	683b      	ldr	r3, [r7, #0]
 8007f1a:	2201      	movs	r2, #1
 8007f1c:	601a      	str	r2, [r3, #0]
 8007f1e:	e007      	b.n	8007f30 <xQueueGiveFromISR+0x100>
			}
			else
			{
				/* Increment the lock count so the task that unlocks the queue
				knows that data was posted while it was locked. */
				pxQueue->cTxLock = ( int8_t ) ( cTxLock + 1 );
 8007f20:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 8007f24:	3301      	adds	r3, #1
 8007f26:	b2db      	uxtb	r3, r3
 8007f28:	b25a      	sxtb	r2, r3
 8007f2a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007f2c:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
			}

			xReturn = pdPASS;
 8007f30:	2301      	movs	r3, #1
 8007f32:	637b      	str	r3, [r7, #52]	@ 0x34
 8007f34:	e001      	b.n	8007f3a <xQueueGiveFromISR+0x10a>
		}
		else
		{
			traceQUEUE_SEND_FROM_ISR_FAILED( pxQueue );
			xReturn = errQUEUE_FULL;
 8007f36:	2300      	movs	r3, #0
 8007f38:	637b      	str	r3, [r7, #52]	@ 0x34
 8007f3a:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8007f3c:	60fb      	str	r3, [r7, #12]
	__asm volatile
 8007f3e:	68fb      	ldr	r3, [r7, #12]
 8007f40:	f383 8811 	msr	BASEPRI, r3
}
 8007f44:	bf00      	nop
		}
	}
	portCLEAR_INTERRUPT_MASK_FROM_ISR( uxSavedInterruptStatus );

	return xReturn;
 8007f46:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
}
 8007f48:	4618      	mov	r0, r3
 8007f4a:	3738      	adds	r7, #56	@ 0x38
 8007f4c:	46bd      	mov	sp, r7
 8007f4e:	bd80      	pop	{r7, pc}

08007f50 <xQueueReceive>:
/*-----------------------------------------------------------*/

BaseType_t xQueueReceive( QueueHandle_t xQueue, void * const pvBuffer, TickType_t xTicksToWait )
{
 8007f50:	b580      	push	{r7, lr}
 8007f52:	b08c      	sub	sp, #48	@ 0x30
 8007f54:	af00      	add	r7, sp, #0
 8007f56:	60f8      	str	r0, [r7, #12]
 8007f58:	60b9      	str	r1, [r7, #8]
 8007f5a:	607a      	str	r2, [r7, #4]
BaseType_t xEntryTimeSet = pdFALSE;
 8007f5c:	2300      	movs	r3, #0
 8007f5e:	62fb      	str	r3, [r7, #44]	@ 0x2c
TimeOut_t xTimeOut;
Queue_t * const pxQueue = xQueue;
 8007f60:	68fb      	ldr	r3, [r7, #12]
 8007f62:	62bb      	str	r3, [r7, #40]	@ 0x28

	/* Check the pointer is not NULL. */
	configASSERT( ( pxQueue ) );
 8007f64:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8007f66:	2b00      	cmp	r3, #0
 8007f68:	d10b      	bne.n	8007f82 <xQueueReceive+0x32>
	__asm volatile
 8007f6a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8007f6e:	f383 8811 	msr	BASEPRI, r3
 8007f72:	f3bf 8f6f 	isb	sy
 8007f76:	f3bf 8f4f 	dsb	sy
 8007f7a:	623b      	str	r3, [r7, #32]
}
 8007f7c:	bf00      	nop
 8007f7e:	bf00      	nop
 8007f80:	e7fd      	b.n	8007f7e <xQueueReceive+0x2e>

	/* The buffer into which data is received can only be NULL if the data size
	is zero (so no data is copied into the buffer. */
	configASSERT( !( ( ( pvBuffer ) == NULL ) && ( ( pxQueue )->uxItemSize != ( UBaseType_t ) 0U ) ) );
 8007f82:	68bb      	ldr	r3, [r7, #8]
 8007f84:	2b00      	cmp	r3, #0
 8007f86:	d103      	bne.n	8007f90 <xQueueReceive+0x40>
 8007f88:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8007f8a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8007f8c:	2b00      	cmp	r3, #0
 8007f8e:	d101      	bne.n	8007f94 <xQueueReceive+0x44>
 8007f90:	2301      	movs	r3, #1
 8007f92:	e000      	b.n	8007f96 <xQueueReceive+0x46>
 8007f94:	2300      	movs	r3, #0
 8007f96:	2b00      	cmp	r3, #0
 8007f98:	d10b      	bne.n	8007fb2 <xQueueReceive+0x62>
	__asm volatile
 8007f9a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8007f9e:	f383 8811 	msr	BASEPRI, r3
 8007fa2:	f3bf 8f6f 	isb	sy
 8007fa6:	f3bf 8f4f 	dsb	sy
 8007faa:	61fb      	str	r3, [r7, #28]
}
 8007fac:	bf00      	nop
 8007fae:	bf00      	nop
 8007fb0:	e7fd      	b.n	8007fae <xQueueReceive+0x5e>

	/* Cannot block if the scheduler is suspended. */
	#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 8007fb2:	f001 fa87 	bl	80094c4 <xTaskGetSchedulerState>
 8007fb6:	4603      	mov	r3, r0
 8007fb8:	2b00      	cmp	r3, #0
 8007fba:	d102      	bne.n	8007fc2 <xQueueReceive+0x72>
 8007fbc:	687b      	ldr	r3, [r7, #4]
 8007fbe:	2b00      	cmp	r3, #0
 8007fc0:	d101      	bne.n	8007fc6 <xQueueReceive+0x76>
 8007fc2:	2301      	movs	r3, #1
 8007fc4:	e000      	b.n	8007fc8 <xQueueReceive+0x78>
 8007fc6:	2300      	movs	r3, #0
 8007fc8:	2b00      	cmp	r3, #0
 8007fca:	d10b      	bne.n	8007fe4 <xQueueReceive+0x94>
	__asm volatile
 8007fcc:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8007fd0:	f383 8811 	msr	BASEPRI, r3
 8007fd4:	f3bf 8f6f 	isb	sy
 8007fd8:	f3bf 8f4f 	dsb	sy
 8007fdc:	61bb      	str	r3, [r7, #24]
}
 8007fde:	bf00      	nop
 8007fe0:	bf00      	nop
 8007fe2:	e7fd      	b.n	8007fe0 <xQueueReceive+0x90>
	/*lint -save -e904  This function relaxes the coding standard somewhat to
	allow return statements within the function itself.  This is done in the
	interest of execution time efficiency. */
	for( ;; )
	{
		taskENTER_CRITICAL();
 8007fe4:	f002 faea 	bl	800a5bc <vPortEnterCritical>
		{
			const UBaseType_t uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 8007fe8:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8007fea:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8007fec:	627b      	str	r3, [r7, #36]	@ 0x24

			/* Is there data in the queue now?  To be running the calling task
			must be the highest priority task wanting to access the queue. */
			if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 8007fee:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007ff0:	2b00      	cmp	r3, #0
 8007ff2:	d01f      	beq.n	8008034 <xQueueReceive+0xe4>
			{
				/* Data available, remove one item. */
				prvCopyDataFromQueue( pxQueue, pvBuffer );
 8007ff4:	68b9      	ldr	r1, [r7, #8]
 8007ff6:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8007ff8:	f000 fac3 	bl	8008582 <prvCopyDataFromQueue>
				traceQUEUE_RECEIVE( pxQueue );
				pxQueue->uxMessagesWaiting = uxMessagesWaiting - ( UBaseType_t ) 1;
 8007ffc:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007ffe:	1e5a      	subs	r2, r3, #1
 8008000:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8008002:	639a      	str	r2, [r3, #56]	@ 0x38

				/* There is now space in the queue, were any tasks waiting to
				post to the queue?  If so, unblock the highest priority waiting
				task. */
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 8008004:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8008006:	691b      	ldr	r3, [r3, #16]
 8008008:	2b00      	cmp	r3, #0
 800800a:	d00f      	beq.n	800802c <xQueueReceive+0xdc>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 800800c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800800e:	3310      	adds	r3, #16
 8008010:	4618      	mov	r0, r3
 8008012:	f001 f883 	bl	800911c <xTaskRemoveFromEventList>
 8008016:	4603      	mov	r3, r0
 8008018:	2b00      	cmp	r3, #0
 800801a:	d007      	beq.n	800802c <xQueueReceive+0xdc>
					{
						queueYIELD_IF_USING_PREEMPTION();
 800801c:	4b3c      	ldr	r3, [pc, #240]	@ (8008110 <xQueueReceive+0x1c0>)
 800801e:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8008022:	601a      	str	r2, [r3, #0]
 8008024:	f3bf 8f4f 	dsb	sy
 8008028:	f3bf 8f6f 	isb	sy
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				taskEXIT_CRITICAL();
 800802c:	f002 faf6 	bl	800a61c <vPortExitCritical>
				return pdPASS;
 8008030:	2301      	movs	r3, #1
 8008032:	e069      	b.n	8008108 <xQueueReceive+0x1b8>
			}
			else
			{
				if( xTicksToWait == ( TickType_t ) 0 )
 8008034:	687b      	ldr	r3, [r7, #4]
 8008036:	2b00      	cmp	r3, #0
 8008038:	d103      	bne.n	8008042 <xQueueReceive+0xf2>
				{
					/* The queue was empty and no block time is specified (or
					the block time has expired) so leave now. */
					taskEXIT_CRITICAL();
 800803a:	f002 faef 	bl	800a61c <vPortExitCritical>
					traceQUEUE_RECEIVE_FAILED( pxQueue );
					return errQUEUE_EMPTY;
 800803e:	2300      	movs	r3, #0
 8008040:	e062      	b.n	8008108 <xQueueReceive+0x1b8>
				}
				else if( xEntryTimeSet == pdFALSE )
 8008042:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8008044:	2b00      	cmp	r3, #0
 8008046:	d106      	bne.n	8008056 <xQueueReceive+0x106>
				{
					/* The queue was empty and a block time was specified so
					configure the timeout structure. */
					vTaskInternalSetTimeOutState( &xTimeOut );
 8008048:	f107 0310 	add.w	r3, r7, #16
 800804c:	4618      	mov	r0, r3
 800804e:	f001 f8c9 	bl	80091e4 <vTaskInternalSetTimeOutState>
					xEntryTimeSet = pdTRUE;
 8008052:	2301      	movs	r3, #1
 8008054:	62fb      	str	r3, [r7, #44]	@ 0x2c
					/* Entry time was already set. */
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		taskEXIT_CRITICAL();
 8008056:	f002 fae1 	bl	800a61c <vPortExitCritical>

		/* Interrupts and other tasks can send to and receive from the queue
		now the critical section has been exited. */

		vTaskSuspendAll();
 800805a:	f000 fe23 	bl	8008ca4 <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 800805e:	f002 faad 	bl	800a5bc <vPortEnterCritical>
 8008062:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8008064:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 8008068:	b25b      	sxtb	r3, r3
 800806a:	f1b3 3fff 	cmp.w	r3, #4294967295
 800806e:	d103      	bne.n	8008078 <xQueueReceive+0x128>
 8008070:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8008072:	2200      	movs	r2, #0
 8008074:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8008078:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800807a:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 800807e:	b25b      	sxtb	r3, r3
 8008080:	f1b3 3fff 	cmp.w	r3, #4294967295
 8008084:	d103      	bne.n	800808e <xQueueReceive+0x13e>
 8008086:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8008088:	2200      	movs	r2, #0
 800808a:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 800808e:	f002 fac5 	bl	800a61c <vPortExitCritical>

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 8008092:	1d3a      	adds	r2, r7, #4
 8008094:	f107 0310 	add.w	r3, r7, #16
 8008098:	4611      	mov	r1, r2
 800809a:	4618      	mov	r0, r3
 800809c:	f001 f8b8 	bl	8009210 <xTaskCheckForTimeOut>
 80080a0:	4603      	mov	r3, r0
 80080a2:	2b00      	cmp	r3, #0
 80080a4:	d123      	bne.n	80080ee <xQueueReceive+0x19e>
		{
			/* The timeout has not expired.  If the queue is still empty place
			the task on the list of tasks waiting to receive from the queue. */
			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 80080a6:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 80080a8:	f000 fae3 	bl	8008672 <prvIsQueueEmpty>
 80080ac:	4603      	mov	r3, r0
 80080ae:	2b00      	cmp	r3, #0
 80080b0:	d017      	beq.n	80080e2 <xQueueReceive+0x192>
			{
				traceBLOCKING_ON_QUEUE_RECEIVE( pxQueue );
				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait );
 80080b2:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80080b4:	3324      	adds	r3, #36	@ 0x24
 80080b6:	687a      	ldr	r2, [r7, #4]
 80080b8:	4611      	mov	r1, r2
 80080ba:	4618      	mov	r0, r3
 80080bc:	f000 ffdc 	bl	8009078 <vTaskPlaceOnEventList>
				prvUnlockQueue( pxQueue );
 80080c0:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 80080c2:	f000 fa84 	bl	80085ce <prvUnlockQueue>
				if( xTaskResumeAll() == pdFALSE )
 80080c6:	f000 fdfb 	bl	8008cc0 <xTaskResumeAll>
 80080ca:	4603      	mov	r3, r0
 80080cc:	2b00      	cmp	r3, #0
 80080ce:	d189      	bne.n	8007fe4 <xQueueReceive+0x94>
				{
					portYIELD_WITHIN_API();
 80080d0:	4b0f      	ldr	r3, [pc, #60]	@ (8008110 <xQueueReceive+0x1c0>)
 80080d2:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 80080d6:	601a      	str	r2, [r3, #0]
 80080d8:	f3bf 8f4f 	dsb	sy
 80080dc:	f3bf 8f6f 	isb	sy
 80080e0:	e780      	b.n	8007fe4 <xQueueReceive+0x94>
			}
			else
			{
				/* The queue contains data again.  Loop back to try and read the
				data. */
				prvUnlockQueue( pxQueue );
 80080e2:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 80080e4:	f000 fa73 	bl	80085ce <prvUnlockQueue>
				( void ) xTaskResumeAll();
 80080e8:	f000 fdea 	bl	8008cc0 <xTaskResumeAll>
 80080ec:	e77a      	b.n	8007fe4 <xQueueReceive+0x94>
		}
		else
		{
			/* Timed out.  If there is no data in the queue exit, otherwise loop
			back and attempt to read the data. */
			prvUnlockQueue( pxQueue );
 80080ee:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 80080f0:	f000 fa6d 	bl	80085ce <prvUnlockQueue>
			( void ) xTaskResumeAll();
 80080f4:	f000 fde4 	bl	8008cc0 <xTaskResumeAll>

			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 80080f8:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 80080fa:	f000 faba 	bl	8008672 <prvIsQueueEmpty>
 80080fe:	4603      	mov	r3, r0
 8008100:	2b00      	cmp	r3, #0
 8008102:	f43f af6f 	beq.w	8007fe4 <xQueueReceive+0x94>
			{
				traceQUEUE_RECEIVE_FAILED( pxQueue );
				return errQUEUE_EMPTY;
 8008106:	2300      	movs	r3, #0
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
	} /*lint -restore */
}
 8008108:	4618      	mov	r0, r3
 800810a:	3730      	adds	r7, #48	@ 0x30
 800810c:	46bd      	mov	sp, r7
 800810e:	bd80      	pop	{r7, pc}
 8008110:	e000ed04 	.word	0xe000ed04

08008114 <xQueueSemaphoreTake>:
/*-----------------------------------------------------------*/

BaseType_t xQueueSemaphoreTake( QueueHandle_t xQueue, TickType_t xTicksToWait )
{
 8008114:	b580      	push	{r7, lr}
 8008116:	b08e      	sub	sp, #56	@ 0x38
 8008118:	af00      	add	r7, sp, #0
 800811a:	6078      	str	r0, [r7, #4]
 800811c:	6039      	str	r1, [r7, #0]
BaseType_t xEntryTimeSet = pdFALSE;
 800811e:	2300      	movs	r3, #0
 8008120:	637b      	str	r3, [r7, #52]	@ 0x34
TimeOut_t xTimeOut;
Queue_t * const pxQueue = xQueue;
 8008122:	687b      	ldr	r3, [r7, #4]
 8008124:	62fb      	str	r3, [r7, #44]	@ 0x2c

#if( configUSE_MUTEXES == 1 )
	BaseType_t xInheritanceOccurred = pdFALSE;
 8008126:	2300      	movs	r3, #0
 8008128:	633b      	str	r3, [r7, #48]	@ 0x30
#endif

	/* Check the queue pointer is not NULL. */
	configASSERT( ( pxQueue ) );
 800812a:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800812c:	2b00      	cmp	r3, #0
 800812e:	d10b      	bne.n	8008148 <xQueueSemaphoreTake+0x34>
	__asm volatile
 8008130:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8008134:	f383 8811 	msr	BASEPRI, r3
 8008138:	f3bf 8f6f 	isb	sy
 800813c:	f3bf 8f4f 	dsb	sy
 8008140:	623b      	str	r3, [r7, #32]
}
 8008142:	bf00      	nop
 8008144:	bf00      	nop
 8008146:	e7fd      	b.n	8008144 <xQueueSemaphoreTake+0x30>

	/* Check this really is a semaphore, in which case the item size will be
	0. */
	configASSERT( pxQueue->uxItemSize == 0 );
 8008148:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800814a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800814c:	2b00      	cmp	r3, #0
 800814e:	d00b      	beq.n	8008168 <xQueueSemaphoreTake+0x54>
	__asm volatile
 8008150:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8008154:	f383 8811 	msr	BASEPRI, r3
 8008158:	f3bf 8f6f 	isb	sy
 800815c:	f3bf 8f4f 	dsb	sy
 8008160:	61fb      	str	r3, [r7, #28]
}
 8008162:	bf00      	nop
 8008164:	bf00      	nop
 8008166:	e7fd      	b.n	8008164 <xQueueSemaphoreTake+0x50>

	/* Cannot block if the scheduler is suspended. */
	#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 8008168:	f001 f9ac 	bl	80094c4 <xTaskGetSchedulerState>
 800816c:	4603      	mov	r3, r0
 800816e:	2b00      	cmp	r3, #0
 8008170:	d102      	bne.n	8008178 <xQueueSemaphoreTake+0x64>
 8008172:	683b      	ldr	r3, [r7, #0]
 8008174:	2b00      	cmp	r3, #0
 8008176:	d101      	bne.n	800817c <xQueueSemaphoreTake+0x68>
 8008178:	2301      	movs	r3, #1
 800817a:	e000      	b.n	800817e <xQueueSemaphoreTake+0x6a>
 800817c:	2300      	movs	r3, #0
 800817e:	2b00      	cmp	r3, #0
 8008180:	d10b      	bne.n	800819a <xQueueSemaphoreTake+0x86>
	__asm volatile
 8008182:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8008186:	f383 8811 	msr	BASEPRI, r3
 800818a:	f3bf 8f6f 	isb	sy
 800818e:	f3bf 8f4f 	dsb	sy
 8008192:	61bb      	str	r3, [r7, #24]
}
 8008194:	bf00      	nop
 8008196:	bf00      	nop
 8008198:	e7fd      	b.n	8008196 <xQueueSemaphoreTake+0x82>
	/*lint -save -e904 This function relaxes the coding standard somewhat to allow return
	statements within the function itself.  This is done in the interest
	of execution time efficiency. */
	for( ;; )
	{
		taskENTER_CRITICAL();
 800819a:	f002 fa0f 	bl	800a5bc <vPortEnterCritical>
		{
			/* Semaphores are queues with an item size of 0, and where the
			number of messages in the queue is the semaphore's count value. */
			const UBaseType_t uxSemaphoreCount = pxQueue->uxMessagesWaiting;
 800819e:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80081a0:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80081a2:	62bb      	str	r3, [r7, #40]	@ 0x28

			/* Is there data in the queue now?  To be running the calling task
			must be the highest priority task wanting to access the queue. */
			if( uxSemaphoreCount > ( UBaseType_t ) 0 )
 80081a4:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80081a6:	2b00      	cmp	r3, #0
 80081a8:	d024      	beq.n	80081f4 <xQueueSemaphoreTake+0xe0>
			{
				traceQUEUE_RECEIVE( pxQueue );

				/* Semaphores are queues with a data size of zero and where the
				messages waiting is the semaphore's count.  Reduce the count. */
				pxQueue->uxMessagesWaiting = uxSemaphoreCount - ( UBaseType_t ) 1;
 80081aa:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80081ac:	1e5a      	subs	r2, r3, #1
 80081ae:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80081b0:	639a      	str	r2, [r3, #56]	@ 0x38

				#if ( configUSE_MUTEXES == 1 )
				{
					if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
 80081b2:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80081b4:	681b      	ldr	r3, [r3, #0]
 80081b6:	2b00      	cmp	r3, #0
 80081b8:	d104      	bne.n	80081c4 <xQueueSemaphoreTake+0xb0>
					{
						/* Record the information required to implement
						priority inheritance should it become necessary. */
						pxQueue->u.xSemaphore.xMutexHolder = pvTaskIncrementMutexHeldCount();
 80081ba:	f001 fafd 	bl	80097b8 <pvTaskIncrementMutexHeldCount>
 80081be:	4602      	mov	r2, r0
 80081c0:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80081c2:	609a      	str	r2, [r3, #8]
				}
				#endif /* configUSE_MUTEXES */

				/* Check to see if other tasks are blocked waiting to give the
				semaphore, and if so, unblock the highest priority such task. */
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 80081c4:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80081c6:	691b      	ldr	r3, [r3, #16]
 80081c8:	2b00      	cmp	r3, #0
 80081ca:	d00f      	beq.n	80081ec <xQueueSemaphoreTake+0xd8>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 80081cc:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80081ce:	3310      	adds	r3, #16
 80081d0:	4618      	mov	r0, r3
 80081d2:	f000 ffa3 	bl	800911c <xTaskRemoveFromEventList>
 80081d6:	4603      	mov	r3, r0
 80081d8:	2b00      	cmp	r3, #0
 80081da:	d007      	beq.n	80081ec <xQueueSemaphoreTake+0xd8>
					{
						queueYIELD_IF_USING_PREEMPTION();
 80081dc:	4b54      	ldr	r3, [pc, #336]	@ (8008330 <xQueueSemaphoreTake+0x21c>)
 80081de:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 80081e2:	601a      	str	r2, [r3, #0]
 80081e4:	f3bf 8f4f 	dsb	sy
 80081e8:	f3bf 8f6f 	isb	sy
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				taskEXIT_CRITICAL();
 80081ec:	f002 fa16 	bl	800a61c <vPortExitCritical>
				return pdPASS;
 80081f0:	2301      	movs	r3, #1
 80081f2:	e098      	b.n	8008326 <xQueueSemaphoreTake+0x212>
			}
			else
			{
				if( xTicksToWait == ( TickType_t ) 0 )
 80081f4:	683b      	ldr	r3, [r7, #0]
 80081f6:	2b00      	cmp	r3, #0
 80081f8:	d112      	bne.n	8008220 <xQueueSemaphoreTake+0x10c>
					/* For inheritance to have occurred there must have been an
					initial timeout, and an adjusted timeout cannot become 0, as
					if it were 0 the function would have exited. */
					#if( configUSE_MUTEXES == 1 )
					{
						configASSERT( xInheritanceOccurred == pdFALSE );
 80081fa:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80081fc:	2b00      	cmp	r3, #0
 80081fe:	d00b      	beq.n	8008218 <xQueueSemaphoreTake+0x104>
	__asm volatile
 8008200:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8008204:	f383 8811 	msr	BASEPRI, r3
 8008208:	f3bf 8f6f 	isb	sy
 800820c:	f3bf 8f4f 	dsb	sy
 8008210:	617b      	str	r3, [r7, #20]
}
 8008212:	bf00      	nop
 8008214:	bf00      	nop
 8008216:	e7fd      	b.n	8008214 <xQueueSemaphoreTake+0x100>
					}
					#endif /* configUSE_MUTEXES */

					/* The semaphore count was 0 and no block time is specified
					(or the block time has expired) so exit now. */
					taskEXIT_CRITICAL();
 8008218:	f002 fa00 	bl	800a61c <vPortExitCritical>
					traceQUEUE_RECEIVE_FAILED( pxQueue );
					return errQUEUE_EMPTY;
 800821c:	2300      	movs	r3, #0
 800821e:	e082      	b.n	8008326 <xQueueSemaphoreTake+0x212>
				}
				else if( xEntryTimeSet == pdFALSE )
 8008220:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8008222:	2b00      	cmp	r3, #0
 8008224:	d106      	bne.n	8008234 <xQueueSemaphoreTake+0x120>
				{
					/* The semaphore count was 0 and a block time was specified
					so configure the timeout structure ready to block. */
					vTaskInternalSetTimeOutState( &xTimeOut );
 8008226:	f107 030c 	add.w	r3, r7, #12
 800822a:	4618      	mov	r0, r3
 800822c:	f000 ffda 	bl	80091e4 <vTaskInternalSetTimeOutState>
					xEntryTimeSet = pdTRUE;
 8008230:	2301      	movs	r3, #1
 8008232:	637b      	str	r3, [r7, #52]	@ 0x34
					/* Entry time was already set. */
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		taskEXIT_CRITICAL();
 8008234:	f002 f9f2 	bl	800a61c <vPortExitCritical>

		/* Interrupts and other tasks can give to and take from the semaphore
		now the critical section has been exited. */

		vTaskSuspendAll();
 8008238:	f000 fd34 	bl	8008ca4 <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 800823c:	f002 f9be 	bl	800a5bc <vPortEnterCritical>
 8008240:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8008242:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 8008246:	b25b      	sxtb	r3, r3
 8008248:	f1b3 3fff 	cmp.w	r3, #4294967295
 800824c:	d103      	bne.n	8008256 <xQueueSemaphoreTake+0x142>
 800824e:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8008250:	2200      	movs	r2, #0
 8008252:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8008256:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8008258:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 800825c:	b25b      	sxtb	r3, r3
 800825e:	f1b3 3fff 	cmp.w	r3, #4294967295
 8008262:	d103      	bne.n	800826c <xQueueSemaphoreTake+0x158>
 8008264:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8008266:	2200      	movs	r2, #0
 8008268:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 800826c:	f002 f9d6 	bl	800a61c <vPortExitCritical>

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 8008270:	463a      	mov	r2, r7
 8008272:	f107 030c 	add.w	r3, r7, #12
 8008276:	4611      	mov	r1, r2
 8008278:	4618      	mov	r0, r3
 800827a:	f000 ffc9 	bl	8009210 <xTaskCheckForTimeOut>
 800827e:	4603      	mov	r3, r0
 8008280:	2b00      	cmp	r3, #0
 8008282:	d132      	bne.n	80082ea <xQueueSemaphoreTake+0x1d6>
		{
			/* A block time is specified and not expired.  If the semaphore
			count is 0 then enter the Blocked state to wait for a semaphore to
			become available.  As semaphores are implemented with queues the
			queue being empty is equivalent to the semaphore count being 0. */
			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 8008284:	6af8      	ldr	r0, [r7, #44]	@ 0x2c
 8008286:	f000 f9f4 	bl	8008672 <prvIsQueueEmpty>
 800828a:	4603      	mov	r3, r0
 800828c:	2b00      	cmp	r3, #0
 800828e:	d026      	beq.n	80082de <xQueueSemaphoreTake+0x1ca>
			{
				traceBLOCKING_ON_QUEUE_RECEIVE( pxQueue );

				#if ( configUSE_MUTEXES == 1 )
				{
					if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
 8008290:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8008292:	681b      	ldr	r3, [r3, #0]
 8008294:	2b00      	cmp	r3, #0
 8008296:	d109      	bne.n	80082ac <xQueueSemaphoreTake+0x198>
					{
						taskENTER_CRITICAL();
 8008298:	f002 f990 	bl	800a5bc <vPortEnterCritical>
						{
							xInheritanceOccurred = xTaskPriorityInherit( pxQueue->u.xSemaphore.xMutexHolder );
 800829c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800829e:	689b      	ldr	r3, [r3, #8]
 80082a0:	4618      	mov	r0, r3
 80082a2:	f001 f92d 	bl	8009500 <xTaskPriorityInherit>
 80082a6:	6338      	str	r0, [r7, #48]	@ 0x30
						}
						taskEXIT_CRITICAL();
 80082a8:	f002 f9b8 	bl	800a61c <vPortExitCritical>
						mtCOVERAGE_TEST_MARKER();
					}
				}
				#endif

				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait );
 80082ac:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80082ae:	3324      	adds	r3, #36	@ 0x24
 80082b0:	683a      	ldr	r2, [r7, #0]
 80082b2:	4611      	mov	r1, r2
 80082b4:	4618      	mov	r0, r3
 80082b6:	f000 fedf 	bl	8009078 <vTaskPlaceOnEventList>
				prvUnlockQueue( pxQueue );
 80082ba:	6af8      	ldr	r0, [r7, #44]	@ 0x2c
 80082bc:	f000 f987 	bl	80085ce <prvUnlockQueue>
				if( xTaskResumeAll() == pdFALSE )
 80082c0:	f000 fcfe 	bl	8008cc0 <xTaskResumeAll>
 80082c4:	4603      	mov	r3, r0
 80082c6:	2b00      	cmp	r3, #0
 80082c8:	f47f af67 	bne.w	800819a <xQueueSemaphoreTake+0x86>
				{
					portYIELD_WITHIN_API();
 80082cc:	4b18      	ldr	r3, [pc, #96]	@ (8008330 <xQueueSemaphoreTake+0x21c>)
 80082ce:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 80082d2:	601a      	str	r2, [r3, #0]
 80082d4:	f3bf 8f4f 	dsb	sy
 80082d8:	f3bf 8f6f 	isb	sy
 80082dc:	e75d      	b.n	800819a <xQueueSemaphoreTake+0x86>
			}
			else
			{
				/* There was no timeout and the semaphore count was not 0, so
				attempt to take the semaphore again. */
				prvUnlockQueue( pxQueue );
 80082de:	6af8      	ldr	r0, [r7, #44]	@ 0x2c
 80082e0:	f000 f975 	bl	80085ce <prvUnlockQueue>
				( void ) xTaskResumeAll();
 80082e4:	f000 fcec 	bl	8008cc0 <xTaskResumeAll>
 80082e8:	e757      	b.n	800819a <xQueueSemaphoreTake+0x86>
			}
		}
		else
		{
			/* Timed out. */
			prvUnlockQueue( pxQueue );
 80082ea:	6af8      	ldr	r0, [r7, #44]	@ 0x2c
 80082ec:	f000 f96f 	bl	80085ce <prvUnlockQueue>
			( void ) xTaskResumeAll();
 80082f0:	f000 fce6 	bl	8008cc0 <xTaskResumeAll>

			/* If the semaphore count is 0 exit now as the timeout has
			expired.  Otherwise return to attempt to take the semaphore that is
			known to be available.  As semaphores are implemented by queues the
			queue being empty is equivalent to the semaphore count being 0. */
			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 80082f4:	6af8      	ldr	r0, [r7, #44]	@ 0x2c
 80082f6:	f000 f9bc 	bl	8008672 <prvIsQueueEmpty>
 80082fa:	4603      	mov	r3, r0
 80082fc:	2b00      	cmp	r3, #0
 80082fe:	f43f af4c 	beq.w	800819a <xQueueSemaphoreTake+0x86>
				#if ( configUSE_MUTEXES == 1 )
				{
					/* xInheritanceOccurred could only have be set if
					pxQueue->uxQueueType == queueQUEUE_IS_MUTEX so no need to
					test the mutex type again to check it is actually a mutex. */
					if( xInheritanceOccurred != pdFALSE )
 8008302:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008304:	2b00      	cmp	r3, #0
 8008306:	d00d      	beq.n	8008324 <xQueueSemaphoreTake+0x210>
					{
						taskENTER_CRITICAL();
 8008308:	f002 f958 	bl	800a5bc <vPortEnterCritical>
							/* This task blocking on the mutex caused another
							task to inherit this task's priority.  Now this task
							has timed out the priority should be disinherited
							again, but only as low as the next highest priority
							task that is waiting for the same mutex. */
							uxHighestWaitingPriority = prvGetDisinheritPriorityAfterTimeout( pxQueue );
 800830c:	6af8      	ldr	r0, [r7, #44]	@ 0x2c
 800830e:	f000 f8b7 	bl	8008480 <prvGetDisinheritPriorityAfterTimeout>
 8008312:	6278      	str	r0, [r7, #36]	@ 0x24
							vTaskPriorityDisinheritAfterTimeout( pxQueue->u.xSemaphore.xMutexHolder, uxHighestWaitingPriority );
 8008314:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8008316:	689b      	ldr	r3, [r3, #8]
 8008318:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 800831a:	4618      	mov	r0, r3
 800831c:	f001 f9c8 	bl	80096b0 <vTaskPriorityDisinheritAfterTimeout>
						}
						taskEXIT_CRITICAL();
 8008320:	f002 f97c 	bl	800a61c <vPortExitCritical>
					}
				}
				#endif /* configUSE_MUTEXES */

				traceQUEUE_RECEIVE_FAILED( pxQueue );
				return errQUEUE_EMPTY;
 8008324:	2300      	movs	r3, #0
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
	} /*lint -restore */
}
 8008326:	4618      	mov	r0, r3
 8008328:	3738      	adds	r7, #56	@ 0x38
 800832a:	46bd      	mov	sp, r7
 800832c:	bd80      	pop	{r7, pc}
 800832e:	bf00      	nop
 8008330:	e000ed04 	.word	0xe000ed04

08008334 <xQueueReceiveFromISR>:
	} /*lint -restore */
}
/*-----------------------------------------------------------*/

BaseType_t xQueueReceiveFromISR( QueueHandle_t xQueue, void * const pvBuffer, BaseType_t * const pxHigherPriorityTaskWoken )
{
 8008334:	b580      	push	{r7, lr}
 8008336:	b08e      	sub	sp, #56	@ 0x38
 8008338:	af00      	add	r7, sp, #0
 800833a:	60f8      	str	r0, [r7, #12]
 800833c:	60b9      	str	r1, [r7, #8]
 800833e:	607a      	str	r2, [r7, #4]
BaseType_t xReturn;
UBaseType_t uxSavedInterruptStatus;
Queue_t * const pxQueue = xQueue;
 8008340:	68fb      	ldr	r3, [r7, #12]
 8008342:	633b      	str	r3, [r7, #48]	@ 0x30

	configASSERT( pxQueue );
 8008344:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008346:	2b00      	cmp	r3, #0
 8008348:	d10b      	bne.n	8008362 <xQueueReceiveFromISR+0x2e>
	__asm volatile
 800834a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800834e:	f383 8811 	msr	BASEPRI, r3
 8008352:	f3bf 8f6f 	isb	sy
 8008356:	f3bf 8f4f 	dsb	sy
 800835a:	623b      	str	r3, [r7, #32]
}
 800835c:	bf00      	nop
 800835e:	bf00      	nop
 8008360:	e7fd      	b.n	800835e <xQueueReceiveFromISR+0x2a>
	configASSERT( !( ( pvBuffer == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 8008362:	68bb      	ldr	r3, [r7, #8]
 8008364:	2b00      	cmp	r3, #0
 8008366:	d103      	bne.n	8008370 <xQueueReceiveFromISR+0x3c>
 8008368:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800836a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800836c:	2b00      	cmp	r3, #0
 800836e:	d101      	bne.n	8008374 <xQueueReceiveFromISR+0x40>
 8008370:	2301      	movs	r3, #1
 8008372:	e000      	b.n	8008376 <xQueueReceiveFromISR+0x42>
 8008374:	2300      	movs	r3, #0
 8008376:	2b00      	cmp	r3, #0
 8008378:	d10b      	bne.n	8008392 <xQueueReceiveFromISR+0x5e>
	__asm volatile
 800837a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800837e:	f383 8811 	msr	BASEPRI, r3
 8008382:	f3bf 8f6f 	isb	sy
 8008386:	f3bf 8f4f 	dsb	sy
 800838a:	61fb      	str	r3, [r7, #28]
}
 800838c:	bf00      	nop
 800838e:	bf00      	nop
 8008390:	e7fd      	b.n	800838e <xQueueReceiveFromISR+0x5a>
	that have been assigned a priority at or (logically) below the maximum
	system call	interrupt priority.  FreeRTOS maintains a separate interrupt
	safe API to ensure interrupt entry is as fast and as simple as possible.
	More information (albeit Cortex-M specific) is provided on the following
	link: http://www.freertos.org/RTOS-Cortex-M3-M4.html */
	portASSERT_IF_INTERRUPT_PRIORITY_INVALID();
 8008392:	f002 f9d5 	bl	800a740 <vPortValidateInterruptPriority>
	__asm volatile
 8008396:	f3ef 8211 	mrs	r2, BASEPRI
 800839a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800839e:	f383 8811 	msr	BASEPRI, r3
 80083a2:	f3bf 8f6f 	isb	sy
 80083a6:	f3bf 8f4f 	dsb	sy
 80083aa:	61ba      	str	r2, [r7, #24]
 80083ac:	617b      	str	r3, [r7, #20]
	return ulOriginalBASEPRI;
 80083ae:	69bb      	ldr	r3, [r7, #24]

	uxSavedInterruptStatus = portSET_INTERRUPT_MASK_FROM_ISR();
 80083b0:	62fb      	str	r3, [r7, #44]	@ 0x2c
	{
		const UBaseType_t uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 80083b2:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80083b4:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80083b6:	62bb      	str	r3, [r7, #40]	@ 0x28

		/* Cannot block in an ISR, so check there is data available. */
		if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 80083b8:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80083ba:	2b00      	cmp	r3, #0
 80083bc:	d02f      	beq.n	800841e <xQueueReceiveFromISR+0xea>
		{
			const int8_t cRxLock = pxQueue->cRxLock;
 80083be:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80083c0:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 80083c4:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27

			traceQUEUE_RECEIVE_FROM_ISR( pxQueue );

			prvCopyDataFromQueue( pxQueue, pvBuffer );
 80083c8:	68b9      	ldr	r1, [r7, #8]
 80083ca:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 80083cc:	f000 f8d9 	bl	8008582 <prvCopyDataFromQueue>
			pxQueue->uxMessagesWaiting = uxMessagesWaiting - ( UBaseType_t ) 1;
 80083d0:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80083d2:	1e5a      	subs	r2, r3, #1
 80083d4:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80083d6:	639a      	str	r2, [r3, #56]	@ 0x38

			/* If the queue is locked the event list will not be modified.
			Instead update the lock count so the task that unlocks the queue
			will know that an ISR has removed data while the queue was
			locked. */
			if( cRxLock == queueUNLOCKED )
 80083d8:	f997 3027 	ldrsb.w	r3, [r7, #39]	@ 0x27
 80083dc:	f1b3 3fff 	cmp.w	r3, #4294967295
 80083e0:	d112      	bne.n	8008408 <xQueueReceiveFromISR+0xd4>
			{
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 80083e2:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80083e4:	691b      	ldr	r3, [r3, #16]
 80083e6:	2b00      	cmp	r3, #0
 80083e8:	d016      	beq.n	8008418 <xQueueReceiveFromISR+0xe4>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 80083ea:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80083ec:	3310      	adds	r3, #16
 80083ee:	4618      	mov	r0, r3
 80083f0:	f000 fe94 	bl	800911c <xTaskRemoveFromEventList>
 80083f4:	4603      	mov	r3, r0
 80083f6:	2b00      	cmp	r3, #0
 80083f8:	d00e      	beq.n	8008418 <xQueueReceiveFromISR+0xe4>
					{
						/* The task waiting has a higher priority than us so
						force a context switch. */
						if( pxHigherPriorityTaskWoken != NULL )
 80083fa:	687b      	ldr	r3, [r7, #4]
 80083fc:	2b00      	cmp	r3, #0
 80083fe:	d00b      	beq.n	8008418 <xQueueReceiveFromISR+0xe4>
						{
							*pxHigherPriorityTaskWoken = pdTRUE;
 8008400:	687b      	ldr	r3, [r7, #4]
 8008402:	2201      	movs	r2, #1
 8008404:	601a      	str	r2, [r3, #0]
 8008406:	e007      	b.n	8008418 <xQueueReceiveFromISR+0xe4>
			}
			else
			{
				/* Increment the lock count so the task that unlocks the queue
				knows that data was removed while it was locked. */
				pxQueue->cRxLock = ( int8_t ) ( cRxLock + 1 );
 8008408:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 800840c:	3301      	adds	r3, #1
 800840e:	b2db      	uxtb	r3, r3
 8008410:	b25a      	sxtb	r2, r3
 8008412:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008414:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
			}

			xReturn = pdPASS;
 8008418:	2301      	movs	r3, #1
 800841a:	637b      	str	r3, [r7, #52]	@ 0x34
 800841c:	e001      	b.n	8008422 <xQueueReceiveFromISR+0xee>
		}
		else
		{
			xReturn = pdFAIL;
 800841e:	2300      	movs	r3, #0
 8008420:	637b      	str	r3, [r7, #52]	@ 0x34
 8008422:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8008424:	613b      	str	r3, [r7, #16]
	__asm volatile
 8008426:	693b      	ldr	r3, [r7, #16]
 8008428:	f383 8811 	msr	BASEPRI, r3
}
 800842c:	bf00      	nop
			traceQUEUE_RECEIVE_FROM_ISR_FAILED( pxQueue );
		}
	}
	portCLEAR_INTERRUPT_MASK_FROM_ISR( uxSavedInterruptStatus );

	return xReturn;
 800842e:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
}
 8008430:	4618      	mov	r0, r3
 8008432:	3738      	adds	r7, #56	@ 0x38
 8008434:	46bd      	mov	sp, r7
 8008436:	bd80      	pop	{r7, pc}

08008438 <vQueueDelete>:
	return uxReturn;
} /*lint !e818 Pointer cannot be declared const as xQueue is a typedef not pointer. */
/*-----------------------------------------------------------*/

void vQueueDelete( QueueHandle_t xQueue )
{
 8008438:	b580      	push	{r7, lr}
 800843a:	b084      	sub	sp, #16
 800843c:	af00      	add	r7, sp, #0
 800843e:	6078      	str	r0, [r7, #4]
Queue_t * const pxQueue = xQueue;
 8008440:	687b      	ldr	r3, [r7, #4]
 8008442:	60fb      	str	r3, [r7, #12]

	configASSERT( pxQueue );
 8008444:	68fb      	ldr	r3, [r7, #12]
 8008446:	2b00      	cmp	r3, #0
 8008448:	d10b      	bne.n	8008462 <vQueueDelete+0x2a>
	__asm volatile
 800844a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800844e:	f383 8811 	msr	BASEPRI, r3
 8008452:	f3bf 8f6f 	isb	sy
 8008456:	f3bf 8f4f 	dsb	sy
 800845a:	60bb      	str	r3, [r7, #8]
}
 800845c:	bf00      	nop
 800845e:	bf00      	nop
 8008460:	e7fd      	b.n	800845e <vQueueDelete+0x26>
	traceQUEUE_DELETE( pxQueue );

	#if ( configQUEUE_REGISTRY_SIZE > 0 )
	{
		vQueueUnregisterQueue( pxQueue );
 8008462:	68f8      	ldr	r0, [r7, #12]
 8008464:	f000 f95c 	bl	8008720 <vQueueUnregisterQueue>
	}
	#elif( ( configSUPPORT_DYNAMIC_ALLOCATION == 1 ) && ( configSUPPORT_STATIC_ALLOCATION == 1 ) )
	{
		/* The queue could have been allocated statically or dynamically, so
		check before attempting to free the memory. */
		if( pxQueue->ucStaticallyAllocated == ( uint8_t ) pdFALSE )
 8008468:	68fb      	ldr	r3, [r7, #12]
 800846a:	f893 3046 	ldrb.w	r3, [r3, #70]	@ 0x46
 800846e:	2b00      	cmp	r3, #0
 8008470:	d102      	bne.n	8008478 <vQueueDelete+0x40>
		{
			vPortFree( pxQueue );
 8008472:	68f8      	ldr	r0, [r7, #12]
 8008474:	f002 fa72 	bl	800a95c <vPortFree>
		/* The queue must have been statically allocated, so is not going to be
		deleted.  Avoid compiler warnings about the unused parameter. */
		( void ) pxQueue;
	}
	#endif /* configSUPPORT_DYNAMIC_ALLOCATION */
}
 8008478:	bf00      	nop
 800847a:	3710      	adds	r7, #16
 800847c:	46bd      	mov	sp, r7
 800847e:	bd80      	pop	{r7, pc}

08008480 <prvGetDisinheritPriorityAfterTimeout>:
/*-----------------------------------------------------------*/

#if( configUSE_MUTEXES == 1 )

	static UBaseType_t prvGetDisinheritPriorityAfterTimeout( const Queue_t * const pxQueue )
	{
 8008480:	b480      	push	{r7}
 8008482:	b085      	sub	sp, #20
 8008484:	af00      	add	r7, sp, #0
 8008486:	6078      	str	r0, [r7, #4]
		priority, but the waiting task times out, then the holder should
		disinherit the priority - but only down to the highest priority of any
		other tasks that are waiting for the same mutex.  For this purpose,
		return the priority of the highest priority task that is waiting for the
		mutex. */
		if( listCURRENT_LIST_LENGTH( &( pxQueue->xTasksWaitingToReceive ) ) > 0U )
 8008488:	687b      	ldr	r3, [r7, #4]
 800848a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800848c:	2b00      	cmp	r3, #0
 800848e:	d006      	beq.n	800849e <prvGetDisinheritPriorityAfterTimeout+0x1e>
		{
			uxHighestPriorityOfWaitingTasks = ( UBaseType_t ) configMAX_PRIORITIES - ( UBaseType_t ) listGET_ITEM_VALUE_OF_HEAD_ENTRY( &( pxQueue->xTasksWaitingToReceive ) );
 8008490:	687b      	ldr	r3, [r7, #4]
 8008492:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8008494:	681b      	ldr	r3, [r3, #0]
 8008496:	f1c3 0338 	rsb	r3, r3, #56	@ 0x38
 800849a:	60fb      	str	r3, [r7, #12]
 800849c:	e001      	b.n	80084a2 <prvGetDisinheritPriorityAfterTimeout+0x22>
		}
		else
		{
			uxHighestPriorityOfWaitingTasks = tskIDLE_PRIORITY;
 800849e:	2300      	movs	r3, #0
 80084a0:	60fb      	str	r3, [r7, #12]
		}

		return uxHighestPriorityOfWaitingTasks;
 80084a2:	68fb      	ldr	r3, [r7, #12]
	}
 80084a4:	4618      	mov	r0, r3
 80084a6:	3714      	adds	r7, #20
 80084a8:	46bd      	mov	sp, r7
 80084aa:	bc80      	pop	{r7}
 80084ac:	4770      	bx	lr

080084ae <prvCopyDataToQueue>:

#endif /* configUSE_MUTEXES */
/*-----------------------------------------------------------*/

static BaseType_t prvCopyDataToQueue( Queue_t * const pxQueue, const void *pvItemToQueue, const BaseType_t xPosition )
{
 80084ae:	b580      	push	{r7, lr}
 80084b0:	b086      	sub	sp, #24
 80084b2:	af00      	add	r7, sp, #0
 80084b4:	60f8      	str	r0, [r7, #12]
 80084b6:	60b9      	str	r1, [r7, #8]
 80084b8:	607a      	str	r2, [r7, #4]
BaseType_t xReturn = pdFALSE;
 80084ba:	2300      	movs	r3, #0
 80084bc:	617b      	str	r3, [r7, #20]
UBaseType_t uxMessagesWaiting;

	/* This function is called from a critical section. */

	uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 80084be:	68fb      	ldr	r3, [r7, #12]
 80084c0:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80084c2:	613b      	str	r3, [r7, #16]

	if( pxQueue->uxItemSize == ( UBaseType_t ) 0 )
 80084c4:	68fb      	ldr	r3, [r7, #12]
 80084c6:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80084c8:	2b00      	cmp	r3, #0
 80084ca:	d10d      	bne.n	80084e8 <prvCopyDataToQueue+0x3a>
	{
		#if ( configUSE_MUTEXES == 1 )
		{
			if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
 80084cc:	68fb      	ldr	r3, [r7, #12]
 80084ce:	681b      	ldr	r3, [r3, #0]
 80084d0:	2b00      	cmp	r3, #0
 80084d2:	d14d      	bne.n	8008570 <prvCopyDataToQueue+0xc2>
			{
				/* The mutex is no longer being held. */
				xReturn = xTaskPriorityDisinherit( pxQueue->u.xSemaphore.xMutexHolder );
 80084d4:	68fb      	ldr	r3, [r7, #12]
 80084d6:	689b      	ldr	r3, [r3, #8]
 80084d8:	4618      	mov	r0, r3
 80084da:	f001 f879 	bl	80095d0 <xTaskPriorityDisinherit>
 80084de:	6178      	str	r0, [r7, #20]
				pxQueue->u.xSemaphore.xMutexHolder = NULL;
 80084e0:	68fb      	ldr	r3, [r7, #12]
 80084e2:	2200      	movs	r2, #0
 80084e4:	609a      	str	r2, [r3, #8]
 80084e6:	e043      	b.n	8008570 <prvCopyDataToQueue+0xc2>
				mtCOVERAGE_TEST_MARKER();
			}
		}
		#endif /* configUSE_MUTEXES */
	}
	else if( xPosition == queueSEND_TO_BACK )
 80084e8:	687b      	ldr	r3, [r7, #4]
 80084ea:	2b00      	cmp	r3, #0
 80084ec:	d119      	bne.n	8008522 <prvCopyDataToQueue+0x74>
	{
		( void ) memcpy( ( void * ) pxQueue->pcWriteTo, pvItemToQueue, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e418 !e9087 MISRA exception as the casts are only redundant for some ports, plus previous logic ensures a null pointer can only be passed to memcpy() if the copy size is 0.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes. */
 80084ee:	68fb      	ldr	r3, [r7, #12]
 80084f0:	6858      	ldr	r0, [r3, #4]
 80084f2:	68fb      	ldr	r3, [r7, #12]
 80084f4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80084f6:	461a      	mov	r2, r3
 80084f8:	68b9      	ldr	r1, [r7, #8]
 80084fa:	f002 fbd9 	bl	800acb0 <memcpy>
		pxQueue->pcWriteTo += pxQueue->uxItemSize; /*lint !e9016 Pointer arithmetic on char types ok, especially in this use case where it is the clearest way of conveying intent. */
 80084fe:	68fb      	ldr	r3, [r7, #12]
 8008500:	685a      	ldr	r2, [r3, #4]
 8008502:	68fb      	ldr	r3, [r7, #12]
 8008504:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8008506:	441a      	add	r2, r3
 8008508:	68fb      	ldr	r3, [r7, #12]
 800850a:	605a      	str	r2, [r3, #4]
		if( pxQueue->pcWriteTo >= pxQueue->u.xQueue.pcTail ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
 800850c:	68fb      	ldr	r3, [r7, #12]
 800850e:	685a      	ldr	r2, [r3, #4]
 8008510:	68fb      	ldr	r3, [r7, #12]
 8008512:	689b      	ldr	r3, [r3, #8]
 8008514:	429a      	cmp	r2, r3
 8008516:	d32b      	bcc.n	8008570 <prvCopyDataToQueue+0xc2>
		{
			pxQueue->pcWriteTo = pxQueue->pcHead;
 8008518:	68fb      	ldr	r3, [r7, #12]
 800851a:	681a      	ldr	r2, [r3, #0]
 800851c:	68fb      	ldr	r3, [r7, #12]
 800851e:	605a      	str	r2, [r3, #4]
 8008520:	e026      	b.n	8008570 <prvCopyDataToQueue+0xc2>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	else
	{
		( void ) memcpy( ( void * ) pxQueue->u.xQueue.pcReadFrom, pvItemToQueue, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e9087 !e418 MISRA exception as the casts are only redundant for some ports.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes.  Assert checks null pointer only used when length is 0. */
 8008522:	68fb      	ldr	r3, [r7, #12]
 8008524:	68d8      	ldr	r0, [r3, #12]
 8008526:	68fb      	ldr	r3, [r7, #12]
 8008528:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800852a:	461a      	mov	r2, r3
 800852c:	68b9      	ldr	r1, [r7, #8]
 800852e:	f002 fbbf 	bl	800acb0 <memcpy>
		pxQueue->u.xQueue.pcReadFrom -= pxQueue->uxItemSize;
 8008532:	68fb      	ldr	r3, [r7, #12]
 8008534:	68da      	ldr	r2, [r3, #12]
 8008536:	68fb      	ldr	r3, [r7, #12]
 8008538:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800853a:	425b      	negs	r3, r3
 800853c:	441a      	add	r2, r3
 800853e:	68fb      	ldr	r3, [r7, #12]
 8008540:	60da      	str	r2, [r3, #12]
		if( pxQueue->u.xQueue.pcReadFrom < pxQueue->pcHead ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
 8008542:	68fb      	ldr	r3, [r7, #12]
 8008544:	68da      	ldr	r2, [r3, #12]
 8008546:	68fb      	ldr	r3, [r7, #12]
 8008548:	681b      	ldr	r3, [r3, #0]
 800854a:	429a      	cmp	r2, r3
 800854c:	d207      	bcs.n	800855e <prvCopyDataToQueue+0xb0>
		{
			pxQueue->u.xQueue.pcReadFrom = ( pxQueue->u.xQueue.pcTail - pxQueue->uxItemSize );
 800854e:	68fb      	ldr	r3, [r7, #12]
 8008550:	689a      	ldr	r2, [r3, #8]
 8008552:	68fb      	ldr	r3, [r7, #12]
 8008554:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8008556:	425b      	negs	r3, r3
 8008558:	441a      	add	r2, r3
 800855a:	68fb      	ldr	r3, [r7, #12]
 800855c:	60da      	str	r2, [r3, #12]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		if( xPosition == queueOVERWRITE )
 800855e:	687b      	ldr	r3, [r7, #4]
 8008560:	2b02      	cmp	r3, #2
 8008562:	d105      	bne.n	8008570 <prvCopyDataToQueue+0xc2>
		{
			if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 8008564:	693b      	ldr	r3, [r7, #16]
 8008566:	2b00      	cmp	r3, #0
 8008568:	d002      	beq.n	8008570 <prvCopyDataToQueue+0xc2>
			{
				/* An item is not being added but overwritten, so subtract
				one from the recorded number of items in the queue so when
				one is added again below the number of recorded items remains
				correct. */
				--uxMessagesWaiting;
 800856a:	693b      	ldr	r3, [r7, #16]
 800856c:	3b01      	subs	r3, #1
 800856e:	613b      	str	r3, [r7, #16]
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}

	pxQueue->uxMessagesWaiting = uxMessagesWaiting + ( UBaseType_t ) 1;
 8008570:	693b      	ldr	r3, [r7, #16]
 8008572:	1c5a      	adds	r2, r3, #1
 8008574:	68fb      	ldr	r3, [r7, #12]
 8008576:	639a      	str	r2, [r3, #56]	@ 0x38

	return xReturn;
 8008578:	697b      	ldr	r3, [r7, #20]
}
 800857a:	4618      	mov	r0, r3
 800857c:	3718      	adds	r7, #24
 800857e:	46bd      	mov	sp, r7
 8008580:	bd80      	pop	{r7, pc}

08008582 <prvCopyDataFromQueue>:
/*-----------------------------------------------------------*/

static void prvCopyDataFromQueue( Queue_t * const pxQueue, void * const pvBuffer )
{
 8008582:	b580      	push	{r7, lr}
 8008584:	b082      	sub	sp, #8
 8008586:	af00      	add	r7, sp, #0
 8008588:	6078      	str	r0, [r7, #4]
 800858a:	6039      	str	r1, [r7, #0]
	if( pxQueue->uxItemSize != ( UBaseType_t ) 0 )
 800858c:	687b      	ldr	r3, [r7, #4]
 800858e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8008590:	2b00      	cmp	r3, #0
 8008592:	d018      	beq.n	80085c6 <prvCopyDataFromQueue+0x44>
	{
		pxQueue->u.xQueue.pcReadFrom += pxQueue->uxItemSize; /*lint !e9016 Pointer arithmetic on char types ok, especially in this use case where it is the clearest way of conveying intent. */
 8008594:	687b      	ldr	r3, [r7, #4]
 8008596:	68da      	ldr	r2, [r3, #12]
 8008598:	687b      	ldr	r3, [r7, #4]
 800859a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800859c:	441a      	add	r2, r3
 800859e:	687b      	ldr	r3, [r7, #4]
 80085a0:	60da      	str	r2, [r3, #12]
		if( pxQueue->u.xQueue.pcReadFrom >= pxQueue->u.xQueue.pcTail ) /*lint !e946 MISRA exception justified as use of the relational operator is the cleanest solutions. */
 80085a2:	687b      	ldr	r3, [r7, #4]
 80085a4:	68da      	ldr	r2, [r3, #12]
 80085a6:	687b      	ldr	r3, [r7, #4]
 80085a8:	689b      	ldr	r3, [r3, #8]
 80085aa:	429a      	cmp	r2, r3
 80085ac:	d303      	bcc.n	80085b6 <prvCopyDataFromQueue+0x34>
		{
			pxQueue->u.xQueue.pcReadFrom = pxQueue->pcHead;
 80085ae:	687b      	ldr	r3, [r7, #4]
 80085b0:	681a      	ldr	r2, [r3, #0]
 80085b2:	687b      	ldr	r3, [r7, #4]
 80085b4:	60da      	str	r2, [r3, #12]
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
		( void ) memcpy( ( void * ) pvBuffer, ( void * ) pxQueue->u.xQueue.pcReadFrom, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e418 !e9087 MISRA exception as the casts are only redundant for some ports.  Also previous logic ensures a null pointer can only be passed to memcpy() when the count is 0.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes. */
 80085b6:	687b      	ldr	r3, [r7, #4]
 80085b8:	68d9      	ldr	r1, [r3, #12]
 80085ba:	687b      	ldr	r3, [r7, #4]
 80085bc:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80085be:	461a      	mov	r2, r3
 80085c0:	6838      	ldr	r0, [r7, #0]
 80085c2:	f002 fb75 	bl	800acb0 <memcpy>
	}
}
 80085c6:	bf00      	nop
 80085c8:	3708      	adds	r7, #8
 80085ca:	46bd      	mov	sp, r7
 80085cc:	bd80      	pop	{r7, pc}

080085ce <prvUnlockQueue>:
/*-----------------------------------------------------------*/

static void prvUnlockQueue( Queue_t * const pxQueue )
{
 80085ce:	b580      	push	{r7, lr}
 80085d0:	b084      	sub	sp, #16
 80085d2:	af00      	add	r7, sp, #0
 80085d4:	6078      	str	r0, [r7, #4]

	/* The lock counts contains the number of extra data items placed or
	removed from the queue while the queue was locked.  When a queue is
	locked items can be added or removed, but the event lists cannot be
	updated. */
	taskENTER_CRITICAL();
 80085d6:	f001 fff1 	bl	800a5bc <vPortEnterCritical>
	{
		int8_t cTxLock = pxQueue->cTxLock;
 80085da:	687b      	ldr	r3, [r7, #4]
 80085dc:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 80085e0:	73fb      	strb	r3, [r7, #15]

		/* See if data was added to the queue while it was locked. */
		while( cTxLock > queueLOCKED_UNMODIFIED )
 80085e2:	e011      	b.n	8008608 <prvUnlockQueue+0x3a>
			}
			#else /* configUSE_QUEUE_SETS */
			{
				/* Tasks that are removed from the event list will get added to
				the pending ready list as the scheduler is still suspended. */
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 80085e4:	687b      	ldr	r3, [r7, #4]
 80085e6:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80085e8:	2b00      	cmp	r3, #0
 80085ea:	d012      	beq.n	8008612 <prvUnlockQueue+0x44>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 80085ec:	687b      	ldr	r3, [r7, #4]
 80085ee:	3324      	adds	r3, #36	@ 0x24
 80085f0:	4618      	mov	r0, r3
 80085f2:	f000 fd93 	bl	800911c <xTaskRemoveFromEventList>
 80085f6:	4603      	mov	r3, r0
 80085f8:	2b00      	cmp	r3, #0
 80085fa:	d001      	beq.n	8008600 <prvUnlockQueue+0x32>
					{
						/* The task waiting has a higher priority so record that
						a context switch is required. */
						vTaskMissedYield();
 80085fc:	f000 fe6c 	bl	80092d8 <vTaskMissedYield>
					break;
				}
			}
			#endif /* configUSE_QUEUE_SETS */

			--cTxLock;
 8008600:	7bfb      	ldrb	r3, [r7, #15]
 8008602:	3b01      	subs	r3, #1
 8008604:	b2db      	uxtb	r3, r3
 8008606:	73fb      	strb	r3, [r7, #15]
		while( cTxLock > queueLOCKED_UNMODIFIED )
 8008608:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800860c:	2b00      	cmp	r3, #0
 800860e:	dce9      	bgt.n	80085e4 <prvUnlockQueue+0x16>
 8008610:	e000      	b.n	8008614 <prvUnlockQueue+0x46>
					break;
 8008612:	bf00      	nop
		}

		pxQueue->cTxLock = queueUNLOCKED;
 8008614:	687b      	ldr	r3, [r7, #4]
 8008616:	22ff      	movs	r2, #255	@ 0xff
 8008618:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
	}
	taskEXIT_CRITICAL();
 800861c:	f001 fffe 	bl	800a61c <vPortExitCritical>

	/* Do the same for the Rx lock. */
	taskENTER_CRITICAL();
 8008620:	f001 ffcc 	bl	800a5bc <vPortEnterCritical>
	{
		int8_t cRxLock = pxQueue->cRxLock;
 8008624:	687b      	ldr	r3, [r7, #4]
 8008626:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 800862a:	73bb      	strb	r3, [r7, #14]

		while( cRxLock > queueLOCKED_UNMODIFIED )
 800862c:	e011      	b.n	8008652 <prvUnlockQueue+0x84>
		{
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 800862e:	687b      	ldr	r3, [r7, #4]
 8008630:	691b      	ldr	r3, [r3, #16]
 8008632:	2b00      	cmp	r3, #0
 8008634:	d012      	beq.n	800865c <prvUnlockQueue+0x8e>
			{
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 8008636:	687b      	ldr	r3, [r7, #4]
 8008638:	3310      	adds	r3, #16
 800863a:	4618      	mov	r0, r3
 800863c:	f000 fd6e 	bl	800911c <xTaskRemoveFromEventList>
 8008640:	4603      	mov	r3, r0
 8008642:	2b00      	cmp	r3, #0
 8008644:	d001      	beq.n	800864a <prvUnlockQueue+0x7c>
				{
					vTaskMissedYield();
 8008646:	f000 fe47 	bl	80092d8 <vTaskMissedYield>
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				--cRxLock;
 800864a:	7bbb      	ldrb	r3, [r7, #14]
 800864c:	3b01      	subs	r3, #1
 800864e:	b2db      	uxtb	r3, r3
 8008650:	73bb      	strb	r3, [r7, #14]
		while( cRxLock > queueLOCKED_UNMODIFIED )
 8008652:	f997 300e 	ldrsb.w	r3, [r7, #14]
 8008656:	2b00      	cmp	r3, #0
 8008658:	dce9      	bgt.n	800862e <prvUnlockQueue+0x60>
 800865a:	e000      	b.n	800865e <prvUnlockQueue+0x90>
			}
			else
			{
				break;
 800865c:	bf00      	nop
			}
		}

		pxQueue->cRxLock = queueUNLOCKED;
 800865e:	687b      	ldr	r3, [r7, #4]
 8008660:	22ff      	movs	r2, #255	@ 0xff
 8008662:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
	}
	taskEXIT_CRITICAL();
 8008666:	f001 ffd9 	bl	800a61c <vPortExitCritical>
}
 800866a:	bf00      	nop
 800866c:	3710      	adds	r7, #16
 800866e:	46bd      	mov	sp, r7
 8008670:	bd80      	pop	{r7, pc}

08008672 <prvIsQueueEmpty>:
/*-----------------------------------------------------------*/

static BaseType_t prvIsQueueEmpty( const Queue_t *pxQueue )
{
 8008672:	b580      	push	{r7, lr}
 8008674:	b084      	sub	sp, #16
 8008676:	af00      	add	r7, sp, #0
 8008678:	6078      	str	r0, [r7, #4]
BaseType_t xReturn;

	taskENTER_CRITICAL();
 800867a:	f001 ff9f 	bl	800a5bc <vPortEnterCritical>
	{
		if( pxQueue->uxMessagesWaiting == ( UBaseType_t )  0 )
 800867e:	687b      	ldr	r3, [r7, #4]
 8008680:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8008682:	2b00      	cmp	r3, #0
 8008684:	d102      	bne.n	800868c <prvIsQueueEmpty+0x1a>
		{
			xReturn = pdTRUE;
 8008686:	2301      	movs	r3, #1
 8008688:	60fb      	str	r3, [r7, #12]
 800868a:	e001      	b.n	8008690 <prvIsQueueEmpty+0x1e>
		}
		else
		{
			xReturn = pdFALSE;
 800868c:	2300      	movs	r3, #0
 800868e:	60fb      	str	r3, [r7, #12]
		}
	}
	taskEXIT_CRITICAL();
 8008690:	f001 ffc4 	bl	800a61c <vPortExitCritical>

	return xReturn;
 8008694:	68fb      	ldr	r3, [r7, #12]
}
 8008696:	4618      	mov	r0, r3
 8008698:	3710      	adds	r7, #16
 800869a:	46bd      	mov	sp, r7
 800869c:	bd80      	pop	{r7, pc}

0800869e <prvIsQueueFull>:
	return xReturn;
} /*lint !e818 xQueue could not be pointer to const because it is a typedef. */
/*-----------------------------------------------------------*/

static BaseType_t prvIsQueueFull( const Queue_t *pxQueue )
{
 800869e:	b580      	push	{r7, lr}
 80086a0:	b084      	sub	sp, #16
 80086a2:	af00      	add	r7, sp, #0
 80086a4:	6078      	str	r0, [r7, #4]
BaseType_t xReturn;

	taskENTER_CRITICAL();
 80086a6:	f001 ff89 	bl	800a5bc <vPortEnterCritical>
	{
		if( pxQueue->uxMessagesWaiting == pxQueue->uxLength )
 80086aa:	687b      	ldr	r3, [r7, #4]
 80086ac:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 80086ae:	687b      	ldr	r3, [r7, #4]
 80086b0:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80086b2:	429a      	cmp	r2, r3
 80086b4:	d102      	bne.n	80086bc <prvIsQueueFull+0x1e>
		{
			xReturn = pdTRUE;
 80086b6:	2301      	movs	r3, #1
 80086b8:	60fb      	str	r3, [r7, #12]
 80086ba:	e001      	b.n	80086c0 <prvIsQueueFull+0x22>
		}
		else
		{
			xReturn = pdFALSE;
 80086bc:	2300      	movs	r3, #0
 80086be:	60fb      	str	r3, [r7, #12]
		}
	}
	taskEXIT_CRITICAL();
 80086c0:	f001 ffac 	bl	800a61c <vPortExitCritical>

	return xReturn;
 80086c4:	68fb      	ldr	r3, [r7, #12]
}
 80086c6:	4618      	mov	r0, r3
 80086c8:	3710      	adds	r7, #16
 80086ca:	46bd      	mov	sp, r7
 80086cc:	bd80      	pop	{r7, pc}
	...

080086d0 <vQueueAddToRegistry>:
/*-----------------------------------------------------------*/

#if ( configQUEUE_REGISTRY_SIZE > 0 )

	void vQueueAddToRegistry( QueueHandle_t xQueue, const char *pcQueueName ) /*lint !e971 Unqualified char types are allowed for strings and single characters only. */
	{
 80086d0:	b480      	push	{r7}
 80086d2:	b085      	sub	sp, #20
 80086d4:	af00      	add	r7, sp, #0
 80086d6:	6078      	str	r0, [r7, #4]
 80086d8:	6039      	str	r1, [r7, #0]
	UBaseType_t ux;

		/* See if there is an empty space in the registry.  A NULL name denotes
		a free slot. */
		for( ux = ( UBaseType_t ) 0U; ux < ( UBaseType_t ) configQUEUE_REGISTRY_SIZE; ux++ )
 80086da:	2300      	movs	r3, #0
 80086dc:	60fb      	str	r3, [r7, #12]
 80086de:	e014      	b.n	800870a <vQueueAddToRegistry+0x3a>
		{
			if( xQueueRegistry[ ux ].pcQueueName == NULL )
 80086e0:	4a0e      	ldr	r2, [pc, #56]	@ (800871c <vQueueAddToRegistry+0x4c>)
 80086e2:	68fb      	ldr	r3, [r7, #12]
 80086e4:	f852 3033 	ldr.w	r3, [r2, r3, lsl #3]
 80086e8:	2b00      	cmp	r3, #0
 80086ea:	d10b      	bne.n	8008704 <vQueueAddToRegistry+0x34>
			{
				/* Store the information on this queue. */
				xQueueRegistry[ ux ].pcQueueName = pcQueueName;
 80086ec:	490b      	ldr	r1, [pc, #44]	@ (800871c <vQueueAddToRegistry+0x4c>)
 80086ee:	68fb      	ldr	r3, [r7, #12]
 80086f0:	683a      	ldr	r2, [r7, #0]
 80086f2:	f841 2033 	str.w	r2, [r1, r3, lsl #3]
				xQueueRegistry[ ux ].xHandle = xQueue;
 80086f6:	4a09      	ldr	r2, [pc, #36]	@ (800871c <vQueueAddToRegistry+0x4c>)
 80086f8:	68fb      	ldr	r3, [r7, #12]
 80086fa:	00db      	lsls	r3, r3, #3
 80086fc:	4413      	add	r3, r2
 80086fe:	687a      	ldr	r2, [r7, #4]
 8008700:	605a      	str	r2, [r3, #4]

				traceQUEUE_REGISTRY_ADD( xQueue, pcQueueName );
				break;
 8008702:	e006      	b.n	8008712 <vQueueAddToRegistry+0x42>
		for( ux = ( UBaseType_t ) 0U; ux < ( UBaseType_t ) configQUEUE_REGISTRY_SIZE; ux++ )
 8008704:	68fb      	ldr	r3, [r7, #12]
 8008706:	3301      	adds	r3, #1
 8008708:	60fb      	str	r3, [r7, #12]
 800870a:	68fb      	ldr	r3, [r7, #12]
 800870c:	2b07      	cmp	r3, #7
 800870e:	d9e7      	bls.n	80086e0 <vQueueAddToRegistry+0x10>
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
	}
 8008710:	bf00      	nop
 8008712:	bf00      	nop
 8008714:	3714      	adds	r7, #20
 8008716:	46bd      	mov	sp, r7
 8008718:	bc80      	pop	{r7}
 800871a:	4770      	bx	lr
 800871c:	2000145c 	.word	0x2000145c

08008720 <vQueueUnregisterQueue>:
/*-----------------------------------------------------------*/

#if ( configQUEUE_REGISTRY_SIZE > 0 )

	void vQueueUnregisterQueue( QueueHandle_t xQueue )
	{
 8008720:	b480      	push	{r7}
 8008722:	b085      	sub	sp, #20
 8008724:	af00      	add	r7, sp, #0
 8008726:	6078      	str	r0, [r7, #4]
	UBaseType_t ux;

		/* See if the handle of the queue being unregistered in actually in the
		registry. */
		for( ux = ( UBaseType_t ) 0U; ux < ( UBaseType_t ) configQUEUE_REGISTRY_SIZE; ux++ )
 8008728:	2300      	movs	r3, #0
 800872a:	60fb      	str	r3, [r7, #12]
 800872c:	e016      	b.n	800875c <vQueueUnregisterQueue+0x3c>
		{
			if( xQueueRegistry[ ux ].xHandle == xQueue )
 800872e:	4a10      	ldr	r2, [pc, #64]	@ (8008770 <vQueueUnregisterQueue+0x50>)
 8008730:	68fb      	ldr	r3, [r7, #12]
 8008732:	00db      	lsls	r3, r3, #3
 8008734:	4413      	add	r3, r2
 8008736:	685b      	ldr	r3, [r3, #4]
 8008738:	687a      	ldr	r2, [r7, #4]
 800873a:	429a      	cmp	r2, r3
 800873c:	d10b      	bne.n	8008756 <vQueueUnregisterQueue+0x36>
			{
				/* Set the name to NULL to show that this slot if free again. */
				xQueueRegistry[ ux ].pcQueueName = NULL;
 800873e:	4a0c      	ldr	r2, [pc, #48]	@ (8008770 <vQueueUnregisterQueue+0x50>)
 8008740:	68fb      	ldr	r3, [r7, #12]
 8008742:	2100      	movs	r1, #0
 8008744:	f842 1033 	str.w	r1, [r2, r3, lsl #3]

				/* Set the handle to NULL to ensure the same queue handle cannot
				appear in the registry twice if it is added, removed, then
				added again. */
				xQueueRegistry[ ux ].xHandle = ( QueueHandle_t ) 0;
 8008748:	4a09      	ldr	r2, [pc, #36]	@ (8008770 <vQueueUnregisterQueue+0x50>)
 800874a:	68fb      	ldr	r3, [r7, #12]
 800874c:	00db      	lsls	r3, r3, #3
 800874e:	4413      	add	r3, r2
 8008750:	2200      	movs	r2, #0
 8008752:	605a      	str	r2, [r3, #4]
				break;
 8008754:	e006      	b.n	8008764 <vQueueUnregisterQueue+0x44>
		for( ux = ( UBaseType_t ) 0U; ux < ( UBaseType_t ) configQUEUE_REGISTRY_SIZE; ux++ )
 8008756:	68fb      	ldr	r3, [r7, #12]
 8008758:	3301      	adds	r3, #1
 800875a:	60fb      	str	r3, [r7, #12]
 800875c:	68fb      	ldr	r3, [r7, #12]
 800875e:	2b07      	cmp	r3, #7
 8008760:	d9e5      	bls.n	800872e <vQueueUnregisterQueue+0xe>
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}

	} /*lint !e818 xQueue could not be pointer to const because it is a typedef. */
 8008762:	bf00      	nop
 8008764:	bf00      	nop
 8008766:	3714      	adds	r7, #20
 8008768:	46bd      	mov	sp, r7
 800876a:	bc80      	pop	{r7}
 800876c:	4770      	bx	lr
 800876e:	bf00      	nop
 8008770:	2000145c 	.word	0x2000145c

08008774 <vQueueWaitForMessageRestricted>:
/*-----------------------------------------------------------*/

#if ( configUSE_TIMERS == 1 )

	void vQueueWaitForMessageRestricted( QueueHandle_t xQueue, TickType_t xTicksToWait, const BaseType_t xWaitIndefinitely )
	{
 8008774:	b580      	push	{r7, lr}
 8008776:	b086      	sub	sp, #24
 8008778:	af00      	add	r7, sp, #0
 800877a:	60f8      	str	r0, [r7, #12]
 800877c:	60b9      	str	r1, [r7, #8]
 800877e:	607a      	str	r2, [r7, #4]
	Queue_t * const pxQueue = xQueue;
 8008780:	68fb      	ldr	r3, [r7, #12]
 8008782:	617b      	str	r3, [r7, #20]
		will not actually cause the task to block, just place it on a blocked
		list.  It will not block until the scheduler is unlocked - at which
		time a yield will be performed.  If an item is added to the queue while
		the queue is locked, and the calling task blocks on the queue, then the
		calling task will be immediately unblocked when the queue is unlocked. */
		prvLockQueue( pxQueue );
 8008784:	f001 ff1a 	bl	800a5bc <vPortEnterCritical>
 8008788:	697b      	ldr	r3, [r7, #20]
 800878a:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 800878e:	b25b      	sxtb	r3, r3
 8008790:	f1b3 3fff 	cmp.w	r3, #4294967295
 8008794:	d103      	bne.n	800879e <vQueueWaitForMessageRestricted+0x2a>
 8008796:	697b      	ldr	r3, [r7, #20]
 8008798:	2200      	movs	r2, #0
 800879a:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 800879e:	697b      	ldr	r3, [r7, #20]
 80087a0:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 80087a4:	b25b      	sxtb	r3, r3
 80087a6:	f1b3 3fff 	cmp.w	r3, #4294967295
 80087aa:	d103      	bne.n	80087b4 <vQueueWaitForMessageRestricted+0x40>
 80087ac:	697b      	ldr	r3, [r7, #20]
 80087ae:	2200      	movs	r2, #0
 80087b0:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 80087b4:	f001 ff32 	bl	800a61c <vPortExitCritical>
		if( pxQueue->uxMessagesWaiting == ( UBaseType_t ) 0U )
 80087b8:	697b      	ldr	r3, [r7, #20]
 80087ba:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80087bc:	2b00      	cmp	r3, #0
 80087be:	d106      	bne.n	80087ce <vQueueWaitForMessageRestricted+0x5a>
		{
			/* There is nothing in the queue, block for the specified period. */
			vTaskPlaceOnEventListRestricted( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait, xWaitIndefinitely );
 80087c0:	697b      	ldr	r3, [r7, #20]
 80087c2:	3324      	adds	r3, #36	@ 0x24
 80087c4:	687a      	ldr	r2, [r7, #4]
 80087c6:	68b9      	ldr	r1, [r7, #8]
 80087c8:	4618      	mov	r0, r3
 80087ca:	f000 fc7b 	bl	80090c4 <vTaskPlaceOnEventListRestricted>
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
		prvUnlockQueue( pxQueue );
 80087ce:	6978      	ldr	r0, [r7, #20]
 80087d0:	f7ff fefd 	bl	80085ce <prvUnlockQueue>
	}
 80087d4:	bf00      	nop
 80087d6:	3718      	adds	r7, #24
 80087d8:	46bd      	mov	sp, r7
 80087da:	bd80      	pop	{r7, pc}

080087dc <xTaskCreateStatic>:
									const uint32_t ulStackDepth,
									void * const pvParameters,
									UBaseType_t uxPriority,
									StackType_t * const puxStackBuffer,
									StaticTask_t * const pxTaskBuffer )
	{
 80087dc:	b580      	push	{r7, lr}
 80087de:	b08e      	sub	sp, #56	@ 0x38
 80087e0:	af04      	add	r7, sp, #16
 80087e2:	60f8      	str	r0, [r7, #12]
 80087e4:	60b9      	str	r1, [r7, #8]
 80087e6:	607a      	str	r2, [r7, #4]
 80087e8:	603b      	str	r3, [r7, #0]
	TCB_t *pxNewTCB;
	TaskHandle_t xReturn;

		configASSERT( puxStackBuffer != NULL );
 80087ea:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80087ec:	2b00      	cmp	r3, #0
 80087ee:	d10b      	bne.n	8008808 <xTaskCreateStatic+0x2c>
	__asm volatile
 80087f0:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80087f4:	f383 8811 	msr	BASEPRI, r3
 80087f8:	f3bf 8f6f 	isb	sy
 80087fc:	f3bf 8f4f 	dsb	sy
 8008800:	623b      	str	r3, [r7, #32]
}
 8008802:	bf00      	nop
 8008804:	bf00      	nop
 8008806:	e7fd      	b.n	8008804 <xTaskCreateStatic+0x28>
		configASSERT( pxTaskBuffer != NULL );
 8008808:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800880a:	2b00      	cmp	r3, #0
 800880c:	d10b      	bne.n	8008826 <xTaskCreateStatic+0x4a>
	__asm volatile
 800880e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8008812:	f383 8811 	msr	BASEPRI, r3
 8008816:	f3bf 8f6f 	isb	sy
 800881a:	f3bf 8f4f 	dsb	sy
 800881e:	61fb      	str	r3, [r7, #28]
}
 8008820:	bf00      	nop
 8008822:	bf00      	nop
 8008824:	e7fd      	b.n	8008822 <xTaskCreateStatic+0x46>
		#if( configASSERT_DEFINED == 1 )
		{
			/* Sanity check that the size of the structure used to declare a
			variable of type StaticTask_t equals the size of the real task
			structure. */
			volatile size_t xSize = sizeof( StaticTask_t );
 8008826:	23a8      	movs	r3, #168	@ 0xa8
 8008828:	613b      	str	r3, [r7, #16]
			configASSERT( xSize == sizeof( TCB_t ) );
 800882a:	693b      	ldr	r3, [r7, #16]
 800882c:	2ba8      	cmp	r3, #168	@ 0xa8
 800882e:	d00b      	beq.n	8008848 <xTaskCreateStatic+0x6c>
	__asm volatile
 8008830:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8008834:	f383 8811 	msr	BASEPRI, r3
 8008838:	f3bf 8f6f 	isb	sy
 800883c:	f3bf 8f4f 	dsb	sy
 8008840:	61bb      	str	r3, [r7, #24]
}
 8008842:	bf00      	nop
 8008844:	bf00      	nop
 8008846:	e7fd      	b.n	8008844 <xTaskCreateStatic+0x68>
			( void ) xSize; /* Prevent lint warning when configASSERT() is not used. */
 8008848:	693b      	ldr	r3, [r7, #16]
		}
		#endif /* configASSERT_DEFINED */


		if( ( pxTaskBuffer != NULL ) && ( puxStackBuffer != NULL ) )
 800884a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800884c:	2b00      	cmp	r3, #0
 800884e:	d01e      	beq.n	800888e <xTaskCreateStatic+0xb2>
 8008850:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8008852:	2b00      	cmp	r3, #0
 8008854:	d01b      	beq.n	800888e <xTaskCreateStatic+0xb2>
		{
			/* The memory used for the task's TCB and stack are passed into this
			function - use them. */
			pxNewTCB = ( TCB_t * ) pxTaskBuffer; /*lint !e740 !e9087 Unusual cast is ok as the structures are designed to have the same alignment, and the size is checked by an assert. */
 8008856:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8008858:	627b      	str	r3, [r7, #36]	@ 0x24
			pxNewTCB->pxStack = ( StackType_t * ) puxStackBuffer;
 800885a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800885c:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 800885e:	631a      	str	r2, [r3, #48]	@ 0x30

			#if( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e731 !e9029 Macro has been consolidated for readability reasons. */
			{
				/* Tasks can be created statically or dynamically, so note this
				task was created statically in case the task is later deleted. */
				pxNewTCB->ucStaticallyAllocated = tskSTATICALLY_ALLOCATED_STACK_AND_TCB;
 8008860:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008862:	2202      	movs	r2, #2
 8008864:	f883 20a5 	strb.w	r2, [r3, #165]	@ 0xa5
			}
			#endif /* tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE */

			prvInitialiseNewTask( pxTaskCode, pcName, ulStackDepth, pvParameters, uxPriority, &xReturn, pxNewTCB, NULL );
 8008868:	2300      	movs	r3, #0
 800886a:	9303      	str	r3, [sp, #12]
 800886c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800886e:	9302      	str	r3, [sp, #8]
 8008870:	f107 0314 	add.w	r3, r7, #20
 8008874:	9301      	str	r3, [sp, #4]
 8008876:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008878:	9300      	str	r3, [sp, #0]
 800887a:	683b      	ldr	r3, [r7, #0]
 800887c:	687a      	ldr	r2, [r7, #4]
 800887e:	68b9      	ldr	r1, [r7, #8]
 8008880:	68f8      	ldr	r0, [r7, #12]
 8008882:	f000 f851 	bl	8008928 <prvInitialiseNewTask>
			prvAddNewTaskToReadyList( pxNewTCB );
 8008886:	6a78      	ldr	r0, [r7, #36]	@ 0x24
 8008888:	f000 f8f6 	bl	8008a78 <prvAddNewTaskToReadyList>
 800888c:	e001      	b.n	8008892 <xTaskCreateStatic+0xb6>
		}
		else
		{
			xReturn = NULL;
 800888e:	2300      	movs	r3, #0
 8008890:	617b      	str	r3, [r7, #20]
		}

		return xReturn;
 8008892:	697b      	ldr	r3, [r7, #20]
	}
 8008894:	4618      	mov	r0, r3
 8008896:	3728      	adds	r7, #40	@ 0x28
 8008898:	46bd      	mov	sp, r7
 800889a:	bd80      	pop	{r7, pc}

0800889c <xTaskCreate>:
							const char * const pcName,		/*lint !e971 Unqualified char types are allowed for strings and single characters only. */
							const configSTACK_DEPTH_TYPE usStackDepth,
							void * const pvParameters,
							UBaseType_t uxPriority,
							TaskHandle_t * const pxCreatedTask )
	{
 800889c:	b580      	push	{r7, lr}
 800889e:	b08c      	sub	sp, #48	@ 0x30
 80088a0:	af04      	add	r7, sp, #16
 80088a2:	60f8      	str	r0, [r7, #12]
 80088a4:	60b9      	str	r1, [r7, #8]
 80088a6:	603b      	str	r3, [r7, #0]
 80088a8:	4613      	mov	r3, r2
 80088aa:	80fb      	strh	r3, [r7, #6]
		#else /* portSTACK_GROWTH */
		{
		StackType_t *pxStack;

			/* Allocate space for the stack used by the task being created. */
			pxStack = pvPortMalloc( ( ( ( size_t ) usStackDepth ) * sizeof( StackType_t ) ) ); /*lint !e9079 All values returned by pvPortMalloc() have at least the alignment required by the MCU's stack and this allocation is the stack. */
 80088ac:	88fb      	ldrh	r3, [r7, #6]
 80088ae:	009b      	lsls	r3, r3, #2
 80088b0:	4618      	mov	r0, r3
 80088b2:	f001 ff85 	bl	800a7c0 <pvPortMalloc>
 80088b6:	6178      	str	r0, [r7, #20]

			if( pxStack != NULL )
 80088b8:	697b      	ldr	r3, [r7, #20]
 80088ba:	2b00      	cmp	r3, #0
 80088bc:	d00e      	beq.n	80088dc <xTaskCreate+0x40>
			{
				/* Allocate space for the TCB. */
				pxNewTCB = ( TCB_t * ) pvPortMalloc( sizeof( TCB_t ) ); /*lint !e9087 !e9079 All values returned by pvPortMalloc() have at least the alignment required by the MCU's stack, and the first member of TCB_t is always a pointer to the task's stack. */
 80088be:	20a8      	movs	r0, #168	@ 0xa8
 80088c0:	f001 ff7e 	bl	800a7c0 <pvPortMalloc>
 80088c4:	61f8      	str	r0, [r7, #28]

				if( pxNewTCB != NULL )
 80088c6:	69fb      	ldr	r3, [r7, #28]
 80088c8:	2b00      	cmp	r3, #0
 80088ca:	d003      	beq.n	80088d4 <xTaskCreate+0x38>
				{
					/* Store the stack location in the TCB. */
					pxNewTCB->pxStack = pxStack;
 80088cc:	69fb      	ldr	r3, [r7, #28]
 80088ce:	697a      	ldr	r2, [r7, #20]
 80088d0:	631a      	str	r2, [r3, #48]	@ 0x30
 80088d2:	e005      	b.n	80088e0 <xTaskCreate+0x44>
				}
				else
				{
					/* The stack cannot be used as the TCB was not created.  Free
					it again. */
					vPortFree( pxStack );
 80088d4:	6978      	ldr	r0, [r7, #20]
 80088d6:	f002 f841 	bl	800a95c <vPortFree>
 80088da:	e001      	b.n	80088e0 <xTaskCreate+0x44>
				}
			}
			else
			{
				pxNewTCB = NULL;
 80088dc:	2300      	movs	r3, #0
 80088de:	61fb      	str	r3, [r7, #28]
			}
		}
		#endif /* portSTACK_GROWTH */

		if( pxNewTCB != NULL )
 80088e0:	69fb      	ldr	r3, [r7, #28]
 80088e2:	2b00      	cmp	r3, #0
 80088e4:	d017      	beq.n	8008916 <xTaskCreate+0x7a>
		{
			#if( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e9029 !e731 Macro has been consolidated for readability reasons. */
			{
				/* Tasks can be created statically or dynamically, so note this
				task was created dynamically in case it is later deleted. */
				pxNewTCB->ucStaticallyAllocated = tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB;
 80088e6:	69fb      	ldr	r3, [r7, #28]
 80088e8:	2200      	movs	r2, #0
 80088ea:	f883 20a5 	strb.w	r2, [r3, #165]	@ 0xa5
			}
			#endif /* tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE */

			prvInitialiseNewTask( pxTaskCode, pcName, ( uint32_t ) usStackDepth, pvParameters, uxPriority, pxCreatedTask, pxNewTCB, NULL );
 80088ee:	88fa      	ldrh	r2, [r7, #6]
 80088f0:	2300      	movs	r3, #0
 80088f2:	9303      	str	r3, [sp, #12]
 80088f4:	69fb      	ldr	r3, [r7, #28]
 80088f6:	9302      	str	r3, [sp, #8]
 80088f8:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80088fa:	9301      	str	r3, [sp, #4]
 80088fc:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80088fe:	9300      	str	r3, [sp, #0]
 8008900:	683b      	ldr	r3, [r7, #0]
 8008902:	68b9      	ldr	r1, [r7, #8]
 8008904:	68f8      	ldr	r0, [r7, #12]
 8008906:	f000 f80f 	bl	8008928 <prvInitialiseNewTask>
			prvAddNewTaskToReadyList( pxNewTCB );
 800890a:	69f8      	ldr	r0, [r7, #28]
 800890c:	f000 f8b4 	bl	8008a78 <prvAddNewTaskToReadyList>
			xReturn = pdPASS;
 8008910:	2301      	movs	r3, #1
 8008912:	61bb      	str	r3, [r7, #24]
 8008914:	e002      	b.n	800891c <xTaskCreate+0x80>
		}
		else
		{
			xReturn = errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY;
 8008916:	f04f 33ff 	mov.w	r3, #4294967295
 800891a:	61bb      	str	r3, [r7, #24]
		}

		return xReturn;
 800891c:	69bb      	ldr	r3, [r7, #24]
	}
 800891e:	4618      	mov	r0, r3
 8008920:	3720      	adds	r7, #32
 8008922:	46bd      	mov	sp, r7
 8008924:	bd80      	pop	{r7, pc}
	...

08008928 <prvInitialiseNewTask>:
									void * const pvParameters,
									UBaseType_t uxPriority,
									TaskHandle_t * const pxCreatedTask,
									TCB_t *pxNewTCB,
									const MemoryRegion_t * const xRegions )
{
 8008928:	b580      	push	{r7, lr}
 800892a:	b088      	sub	sp, #32
 800892c:	af00      	add	r7, sp, #0
 800892e:	60f8      	str	r0, [r7, #12]
 8008930:	60b9      	str	r1, [r7, #8]
 8008932:	607a      	str	r2, [r7, #4]
 8008934:	603b      	str	r3, [r7, #0]

	/* Avoid dependency on memset() if it is not required. */
	#if( tskSET_NEW_STACKS_TO_KNOWN_VALUE == 1 )
	{
		/* Fill the stack with a known value to assist debugging. */
		( void ) memset( pxNewTCB->pxStack, ( int ) tskSTACK_FILL_BYTE, ( size_t ) ulStackDepth * sizeof( StackType_t ) );
 8008936:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008938:	6b18      	ldr	r0, [r3, #48]	@ 0x30
 800893a:	687b      	ldr	r3, [r7, #4]
 800893c:	009b      	lsls	r3, r3, #2
 800893e:	461a      	mov	r2, r3
 8008940:	21a5      	movs	r1, #165	@ 0xa5
 8008942:	f002 f929 	bl	800ab98 <memset>
	grows from high memory to low (as per the 80x86) or vice versa.
	portSTACK_GROWTH is used to make the result positive or negative as required
	by the port. */
	#if( portSTACK_GROWTH < 0 )
	{
		pxTopOfStack = &( pxNewTCB->pxStack[ ulStackDepth - ( uint32_t ) 1 ] );
 8008946:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008948:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 800894a:	687b      	ldr	r3, [r7, #4]
 800894c:	f103 4380 	add.w	r3, r3, #1073741824	@ 0x40000000
 8008950:	3b01      	subs	r3, #1
 8008952:	009b      	lsls	r3, r3, #2
 8008954:	4413      	add	r3, r2
 8008956:	61bb      	str	r3, [r7, #24]
		pxTopOfStack = ( StackType_t * ) ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack ) & ( ~( ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) ) ); /*lint !e923 !e9033 !e9078 MISRA exception.  Avoiding casts between pointers and integers is not practical.  Size differences accounted for using portPOINTER_SIZE_TYPE type.  Checked by assert(). */
 8008958:	69bb      	ldr	r3, [r7, #24]
 800895a:	f023 0307 	bic.w	r3, r3, #7
 800895e:	61bb      	str	r3, [r7, #24]

		/* Check the alignment of the calculated top of stack is correct. */
		configASSERT( ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack & ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) == 0UL ) );
 8008960:	69bb      	ldr	r3, [r7, #24]
 8008962:	f003 0307 	and.w	r3, r3, #7
 8008966:	2b00      	cmp	r3, #0
 8008968:	d00b      	beq.n	8008982 <prvInitialiseNewTask+0x5a>
	__asm volatile
 800896a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800896e:	f383 8811 	msr	BASEPRI, r3
 8008972:	f3bf 8f6f 	isb	sy
 8008976:	f3bf 8f4f 	dsb	sy
 800897a:	617b      	str	r3, [r7, #20]
}
 800897c:	bf00      	nop
 800897e:	bf00      	nop
 8008980:	e7fd      	b.n	800897e <prvInitialiseNewTask+0x56>
		pxNewTCB->pxEndOfStack = pxNewTCB->pxStack + ( ulStackDepth - ( uint32_t ) 1 );
	}
	#endif /* portSTACK_GROWTH */

	/* Store the task name in the TCB. */
	if( pcName != NULL )
 8008982:	68bb      	ldr	r3, [r7, #8]
 8008984:	2b00      	cmp	r3, #0
 8008986:	d01f      	beq.n	80089c8 <prvInitialiseNewTask+0xa0>
	{
		for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 8008988:	2300      	movs	r3, #0
 800898a:	61fb      	str	r3, [r7, #28]
 800898c:	e012      	b.n	80089b4 <prvInitialiseNewTask+0x8c>
		{
			pxNewTCB->pcTaskName[ x ] = pcName[ x ];
 800898e:	68ba      	ldr	r2, [r7, #8]
 8008990:	69fb      	ldr	r3, [r7, #28]
 8008992:	4413      	add	r3, r2
 8008994:	7819      	ldrb	r1, [r3, #0]
 8008996:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8008998:	69fb      	ldr	r3, [r7, #28]
 800899a:	4413      	add	r3, r2
 800899c:	3334      	adds	r3, #52	@ 0x34
 800899e:	460a      	mov	r2, r1
 80089a0:	701a      	strb	r2, [r3, #0]

			/* Don't copy all configMAX_TASK_NAME_LEN if the string is shorter than
			configMAX_TASK_NAME_LEN characters just in case the memory after the
			string is not accessible (extremely unlikely). */
			if( pcName[ x ] == ( char ) 0x00 )
 80089a2:	68ba      	ldr	r2, [r7, #8]
 80089a4:	69fb      	ldr	r3, [r7, #28]
 80089a6:	4413      	add	r3, r2
 80089a8:	781b      	ldrb	r3, [r3, #0]
 80089aa:	2b00      	cmp	r3, #0
 80089ac:	d006      	beq.n	80089bc <prvInitialiseNewTask+0x94>
		for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 80089ae:	69fb      	ldr	r3, [r7, #28]
 80089b0:	3301      	adds	r3, #1
 80089b2:	61fb      	str	r3, [r7, #28]
 80089b4:	69fb      	ldr	r3, [r7, #28]
 80089b6:	2b0f      	cmp	r3, #15
 80089b8:	d9e9      	bls.n	800898e <prvInitialiseNewTask+0x66>
 80089ba:	e000      	b.n	80089be <prvInitialiseNewTask+0x96>
			{
				break;
 80089bc:	bf00      	nop
			}
		}

		/* Ensure the name string is terminated in the case that the string length
		was greater or equal to configMAX_TASK_NAME_LEN. */
		pxNewTCB->pcTaskName[ configMAX_TASK_NAME_LEN - 1 ] = '\0';
 80089be:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80089c0:	2200      	movs	r2, #0
 80089c2:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
 80089c6:	e003      	b.n	80089d0 <prvInitialiseNewTask+0xa8>
	}
	else
	{
		/* The task has not been given a name, so just ensure there is a NULL
		terminator when it is read out. */
		pxNewTCB->pcTaskName[ 0 ] = 0x00;
 80089c8:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80089ca:	2200      	movs	r2, #0
 80089cc:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
	}

	/* This is used as an array index so must ensure it's not too large.  First
	remove the privilege bit if one is present. */
	if( uxPriority >= ( UBaseType_t ) configMAX_PRIORITIES )
 80089d0:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80089d2:	2b37      	cmp	r3, #55	@ 0x37
 80089d4:	d901      	bls.n	80089da <prvInitialiseNewTask+0xb2>
	{
		uxPriority = ( UBaseType_t ) configMAX_PRIORITIES - ( UBaseType_t ) 1U;
 80089d6:	2337      	movs	r3, #55	@ 0x37
 80089d8:	62bb      	str	r3, [r7, #40]	@ 0x28
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxNewTCB->uxPriority = uxPriority;
 80089da:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80089dc:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 80089de:	62da      	str	r2, [r3, #44]	@ 0x2c
	#if ( configUSE_MUTEXES == 1 )
	{
		pxNewTCB->uxBasePriority = uxPriority;
 80089e0:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80089e2:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 80089e4:	64da      	str	r2, [r3, #76]	@ 0x4c
		pxNewTCB->uxMutexesHeld = 0;
 80089e6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80089e8:	2200      	movs	r2, #0
 80089ea:	651a      	str	r2, [r3, #80]	@ 0x50
	}
	#endif /* configUSE_MUTEXES */

	vListInitialiseItem( &( pxNewTCB->xStateListItem ) );
 80089ec:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80089ee:	3304      	adds	r3, #4
 80089f0:	4618      	mov	r0, r3
 80089f2:	f7fe fe38 	bl	8007666 <vListInitialiseItem>
	vListInitialiseItem( &( pxNewTCB->xEventListItem ) );
 80089f6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80089f8:	3318      	adds	r3, #24
 80089fa:	4618      	mov	r0, r3
 80089fc:	f7fe fe33 	bl	8007666 <vListInitialiseItem>

	/* Set the pxNewTCB as a link back from the ListItem_t.  This is so we can get
	back to	the containing TCB from a generic item in a list. */
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xStateListItem ), pxNewTCB );
 8008a00:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008a02:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8008a04:	611a      	str	r2, [r3, #16]

	/* Event lists are always in priority order. */
	listSET_LIST_ITEM_VALUE( &( pxNewTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8008a06:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8008a08:	f1c3 0238 	rsb	r2, r3, #56	@ 0x38
 8008a0c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008a0e:	619a      	str	r2, [r3, #24]
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xEventListItem ), pxNewTCB );
 8008a10:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008a12:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8008a14:	625a      	str	r2, [r3, #36]	@ 0x24
	}
	#endif

	#if ( configUSE_TASK_NOTIFICATIONS == 1 )
	{
		pxNewTCB->ulNotifiedValue = 0;
 8008a16:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008a18:	2200      	movs	r2, #0
 8008a1a:	f8c3 20a0 	str.w	r2, [r3, #160]	@ 0xa0
		pxNewTCB->ucNotifyState = taskNOT_WAITING_NOTIFICATION;
 8008a1e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008a20:	2200      	movs	r2, #0
 8008a22:	f883 20a4 	strb.w	r2, [r3, #164]	@ 0xa4
	#if ( configUSE_NEWLIB_REENTRANT == 1 )
	{
		/* Initialise this task's Newlib reent structure.
		See the third party link http://www.nadler.com/embedded/newlibAndFreeRTOS.html
		for additional information. */
		_REENT_INIT_PTR( ( &( pxNewTCB->xNewLib_reent ) ) );
 8008a26:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008a28:	3354      	adds	r3, #84	@ 0x54
 8008a2a:	224c      	movs	r2, #76	@ 0x4c
 8008a2c:	2100      	movs	r1, #0
 8008a2e:	4618      	mov	r0, r3
 8008a30:	f002 f8b2 	bl	800ab98 <memset>
 8008a34:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008a36:	4a0d      	ldr	r2, [pc, #52]	@ (8008a6c <prvInitialiseNewTask+0x144>)
 8008a38:	659a      	str	r2, [r3, #88]	@ 0x58
 8008a3a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008a3c:	4a0c      	ldr	r2, [pc, #48]	@ (8008a70 <prvInitialiseNewTask+0x148>)
 8008a3e:	65da      	str	r2, [r3, #92]	@ 0x5c
 8008a40:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008a42:	4a0c      	ldr	r2, [pc, #48]	@ (8008a74 <prvInitialiseNewTask+0x14c>)
 8008a44:	661a      	str	r2, [r3, #96]	@ 0x60
			}
			#endif /* portSTACK_GROWTH */
		}
		#else /* portHAS_STACK_OVERFLOW_CHECKING */
		{
			pxNewTCB->pxTopOfStack = pxPortInitialiseStack( pxTopOfStack, pxTaskCode, pvParameters );
 8008a46:	683a      	ldr	r2, [r7, #0]
 8008a48:	68f9      	ldr	r1, [r7, #12]
 8008a4a:	69b8      	ldr	r0, [r7, #24]
 8008a4c:	f001 fcc6 	bl	800a3dc <pxPortInitialiseStack>
 8008a50:	4602      	mov	r2, r0
 8008a52:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008a54:	601a      	str	r2, [r3, #0]
		}
		#endif /* portHAS_STACK_OVERFLOW_CHECKING */
	}
	#endif /* portUSING_MPU_WRAPPERS */

	if( pxCreatedTask != NULL )
 8008a56:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8008a58:	2b00      	cmp	r3, #0
 8008a5a:	d002      	beq.n	8008a62 <prvInitialiseNewTask+0x13a>
	{
		/* Pass the handle out in an anonymous way.  The handle can be used to
		change the created task's priority, delete the created task, etc.*/
		*pxCreatedTask = ( TaskHandle_t ) pxNewTCB;
 8008a5c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8008a5e:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8008a60:	601a      	str	r2, [r3, #0]
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 8008a62:	bf00      	nop
 8008a64:	3720      	adds	r7, #32
 8008a66:	46bd      	mov	sp, r7
 8008a68:	bd80      	pop	{r7, pc}
 8008a6a:	bf00      	nop
 8008a6c:	200032f0 	.word	0x200032f0
 8008a70:	20003358 	.word	0x20003358
 8008a74:	200033c0 	.word	0x200033c0

08008a78 <prvAddNewTaskToReadyList>:
/*-----------------------------------------------------------*/

static void prvAddNewTaskToReadyList( TCB_t *pxNewTCB )
{
 8008a78:	b580      	push	{r7, lr}
 8008a7a:	b082      	sub	sp, #8
 8008a7c:	af00      	add	r7, sp, #0
 8008a7e:	6078      	str	r0, [r7, #4]
	/* Ensure interrupts don't access the task lists while the lists are being
	updated. */
	taskENTER_CRITICAL();
 8008a80:	f001 fd9c 	bl	800a5bc <vPortEnterCritical>
	{
		uxCurrentNumberOfTasks++;
 8008a84:	4b2d      	ldr	r3, [pc, #180]	@ (8008b3c <prvAddNewTaskToReadyList+0xc4>)
 8008a86:	681b      	ldr	r3, [r3, #0]
 8008a88:	3301      	adds	r3, #1
 8008a8a:	4a2c      	ldr	r2, [pc, #176]	@ (8008b3c <prvAddNewTaskToReadyList+0xc4>)
 8008a8c:	6013      	str	r3, [r2, #0]
		if( pxCurrentTCB == NULL )
 8008a8e:	4b2c      	ldr	r3, [pc, #176]	@ (8008b40 <prvAddNewTaskToReadyList+0xc8>)
 8008a90:	681b      	ldr	r3, [r3, #0]
 8008a92:	2b00      	cmp	r3, #0
 8008a94:	d109      	bne.n	8008aaa <prvAddNewTaskToReadyList+0x32>
		{
			/* There are no other tasks, or all the other tasks are in
			the suspended state - make this the current task. */
			pxCurrentTCB = pxNewTCB;
 8008a96:	4a2a      	ldr	r2, [pc, #168]	@ (8008b40 <prvAddNewTaskToReadyList+0xc8>)
 8008a98:	687b      	ldr	r3, [r7, #4]
 8008a9a:	6013      	str	r3, [r2, #0]

			if( uxCurrentNumberOfTasks == ( UBaseType_t ) 1 )
 8008a9c:	4b27      	ldr	r3, [pc, #156]	@ (8008b3c <prvAddNewTaskToReadyList+0xc4>)
 8008a9e:	681b      	ldr	r3, [r3, #0]
 8008aa0:	2b01      	cmp	r3, #1
 8008aa2:	d110      	bne.n	8008ac6 <prvAddNewTaskToReadyList+0x4e>
			{
				/* This is the first task to be created so do the preliminary
				initialisation required.  We will not recover if this call
				fails, but we will report the failure. */
				prvInitialiseTaskLists();
 8008aa4:	f000 fc3c 	bl	8009320 <prvInitialiseTaskLists>
 8008aa8:	e00d      	b.n	8008ac6 <prvAddNewTaskToReadyList+0x4e>
		else
		{
			/* If the scheduler is not already running, make this task the
			current task if it is the highest priority task to be created
			so far. */
			if( xSchedulerRunning == pdFALSE )
 8008aaa:	4b26      	ldr	r3, [pc, #152]	@ (8008b44 <prvAddNewTaskToReadyList+0xcc>)
 8008aac:	681b      	ldr	r3, [r3, #0]
 8008aae:	2b00      	cmp	r3, #0
 8008ab0:	d109      	bne.n	8008ac6 <prvAddNewTaskToReadyList+0x4e>
			{
				if( pxCurrentTCB->uxPriority <= pxNewTCB->uxPriority )
 8008ab2:	4b23      	ldr	r3, [pc, #140]	@ (8008b40 <prvAddNewTaskToReadyList+0xc8>)
 8008ab4:	681b      	ldr	r3, [r3, #0]
 8008ab6:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8008ab8:	687b      	ldr	r3, [r7, #4]
 8008aba:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8008abc:	429a      	cmp	r2, r3
 8008abe:	d802      	bhi.n	8008ac6 <prvAddNewTaskToReadyList+0x4e>
				{
					pxCurrentTCB = pxNewTCB;
 8008ac0:	4a1f      	ldr	r2, [pc, #124]	@ (8008b40 <prvAddNewTaskToReadyList+0xc8>)
 8008ac2:	687b      	ldr	r3, [r7, #4]
 8008ac4:	6013      	str	r3, [r2, #0]
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}

		uxTaskNumber++;
 8008ac6:	4b20      	ldr	r3, [pc, #128]	@ (8008b48 <prvAddNewTaskToReadyList+0xd0>)
 8008ac8:	681b      	ldr	r3, [r3, #0]
 8008aca:	3301      	adds	r3, #1
 8008acc:	4a1e      	ldr	r2, [pc, #120]	@ (8008b48 <prvAddNewTaskToReadyList+0xd0>)
 8008ace:	6013      	str	r3, [r2, #0]

		#if ( configUSE_TRACE_FACILITY == 1 )
		{
			/* Add a counter into the TCB for tracing only. */
			pxNewTCB->uxTCBNumber = uxTaskNumber;
 8008ad0:	4b1d      	ldr	r3, [pc, #116]	@ (8008b48 <prvAddNewTaskToReadyList+0xd0>)
 8008ad2:	681a      	ldr	r2, [r3, #0]
 8008ad4:	687b      	ldr	r3, [r7, #4]
 8008ad6:	645a      	str	r2, [r3, #68]	@ 0x44
		}
		#endif /* configUSE_TRACE_FACILITY */
		traceTASK_CREATE( pxNewTCB );

		prvAddTaskToReadyList( pxNewTCB );
 8008ad8:	687b      	ldr	r3, [r7, #4]
 8008ada:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8008adc:	4b1b      	ldr	r3, [pc, #108]	@ (8008b4c <prvAddNewTaskToReadyList+0xd4>)
 8008ade:	681b      	ldr	r3, [r3, #0]
 8008ae0:	429a      	cmp	r2, r3
 8008ae2:	d903      	bls.n	8008aec <prvAddNewTaskToReadyList+0x74>
 8008ae4:	687b      	ldr	r3, [r7, #4]
 8008ae6:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8008ae8:	4a18      	ldr	r2, [pc, #96]	@ (8008b4c <prvAddNewTaskToReadyList+0xd4>)
 8008aea:	6013      	str	r3, [r2, #0]
 8008aec:	687b      	ldr	r3, [r7, #4]
 8008aee:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8008af0:	4613      	mov	r3, r2
 8008af2:	009b      	lsls	r3, r3, #2
 8008af4:	4413      	add	r3, r2
 8008af6:	009b      	lsls	r3, r3, #2
 8008af8:	4a15      	ldr	r2, [pc, #84]	@ (8008b50 <prvAddNewTaskToReadyList+0xd8>)
 8008afa:	441a      	add	r2, r3
 8008afc:	687b      	ldr	r3, [r7, #4]
 8008afe:	3304      	adds	r3, #4
 8008b00:	4619      	mov	r1, r3
 8008b02:	4610      	mov	r0, r2
 8008b04:	f7fe fdbb 	bl	800767e <vListInsertEnd>

		portSETUP_TCB( pxNewTCB );
	}
	taskEXIT_CRITICAL();
 8008b08:	f001 fd88 	bl	800a61c <vPortExitCritical>

	if( xSchedulerRunning != pdFALSE )
 8008b0c:	4b0d      	ldr	r3, [pc, #52]	@ (8008b44 <prvAddNewTaskToReadyList+0xcc>)
 8008b0e:	681b      	ldr	r3, [r3, #0]
 8008b10:	2b00      	cmp	r3, #0
 8008b12:	d00e      	beq.n	8008b32 <prvAddNewTaskToReadyList+0xba>
	{
		/* If the created task is of a higher priority than the current task
		then it should run now. */
		if( pxCurrentTCB->uxPriority < pxNewTCB->uxPriority )
 8008b14:	4b0a      	ldr	r3, [pc, #40]	@ (8008b40 <prvAddNewTaskToReadyList+0xc8>)
 8008b16:	681b      	ldr	r3, [r3, #0]
 8008b18:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8008b1a:	687b      	ldr	r3, [r7, #4]
 8008b1c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8008b1e:	429a      	cmp	r2, r3
 8008b20:	d207      	bcs.n	8008b32 <prvAddNewTaskToReadyList+0xba>
		{
			taskYIELD_IF_USING_PREEMPTION();
 8008b22:	4b0c      	ldr	r3, [pc, #48]	@ (8008b54 <prvAddNewTaskToReadyList+0xdc>)
 8008b24:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8008b28:	601a      	str	r2, [r3, #0]
 8008b2a:	f3bf 8f4f 	dsb	sy
 8008b2e:	f3bf 8f6f 	isb	sy
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 8008b32:	bf00      	nop
 8008b34:	3708      	adds	r7, #8
 8008b36:	46bd      	mov	sp, r7
 8008b38:	bd80      	pop	{r7, pc}
 8008b3a:	bf00      	nop
 8008b3c:	20001970 	.word	0x20001970
 8008b40:	2000149c 	.word	0x2000149c
 8008b44:	2000197c 	.word	0x2000197c
 8008b48:	2000198c 	.word	0x2000198c
 8008b4c:	20001978 	.word	0x20001978
 8008b50:	200014a0 	.word	0x200014a0
 8008b54:	e000ed04 	.word	0xe000ed04

08008b58 <vTaskDelay>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelay == 1 )

	void vTaskDelay( const TickType_t xTicksToDelay )
	{
 8008b58:	b580      	push	{r7, lr}
 8008b5a:	b084      	sub	sp, #16
 8008b5c:	af00      	add	r7, sp, #0
 8008b5e:	6078      	str	r0, [r7, #4]
	BaseType_t xAlreadyYielded = pdFALSE;
 8008b60:	2300      	movs	r3, #0
 8008b62:	60fb      	str	r3, [r7, #12]

		/* A delay time of zero just forces a reschedule. */
		if( xTicksToDelay > ( TickType_t ) 0U )
 8008b64:	687b      	ldr	r3, [r7, #4]
 8008b66:	2b00      	cmp	r3, #0
 8008b68:	d018      	beq.n	8008b9c <vTaskDelay+0x44>
		{
			configASSERT( uxSchedulerSuspended == 0 );
 8008b6a:	4b14      	ldr	r3, [pc, #80]	@ (8008bbc <vTaskDelay+0x64>)
 8008b6c:	681b      	ldr	r3, [r3, #0]
 8008b6e:	2b00      	cmp	r3, #0
 8008b70:	d00b      	beq.n	8008b8a <vTaskDelay+0x32>
	__asm volatile
 8008b72:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8008b76:	f383 8811 	msr	BASEPRI, r3
 8008b7a:	f3bf 8f6f 	isb	sy
 8008b7e:	f3bf 8f4f 	dsb	sy
 8008b82:	60bb      	str	r3, [r7, #8]
}
 8008b84:	bf00      	nop
 8008b86:	bf00      	nop
 8008b88:	e7fd      	b.n	8008b86 <vTaskDelay+0x2e>
			vTaskSuspendAll();
 8008b8a:	f000 f88b 	bl	8008ca4 <vTaskSuspendAll>
				list or removed from the blocked list until the scheduler
				is resumed.

				This task cannot be in an event list as it is the currently
				executing task. */
				prvAddCurrentTaskToDelayedList( xTicksToDelay, pdFALSE );
 8008b8e:	2100      	movs	r1, #0
 8008b90:	6878      	ldr	r0, [r7, #4]
 8008b92:	f001 f819 	bl	8009bc8 <prvAddCurrentTaskToDelayedList>
			}
			xAlreadyYielded = xTaskResumeAll();
 8008b96:	f000 f893 	bl	8008cc0 <xTaskResumeAll>
 8008b9a:	60f8      	str	r0, [r7, #12]
			mtCOVERAGE_TEST_MARKER();
		}

		/* Force a reschedule if xTaskResumeAll has not already done so, we may
		have put ourselves to sleep. */
		if( xAlreadyYielded == pdFALSE )
 8008b9c:	68fb      	ldr	r3, [r7, #12]
 8008b9e:	2b00      	cmp	r3, #0
 8008ba0:	d107      	bne.n	8008bb2 <vTaskDelay+0x5a>
		{
			portYIELD_WITHIN_API();
 8008ba2:	4b07      	ldr	r3, [pc, #28]	@ (8008bc0 <vTaskDelay+0x68>)
 8008ba4:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8008ba8:	601a      	str	r2, [r3, #0]
 8008baa:	f3bf 8f4f 	dsb	sy
 8008bae:	f3bf 8f6f 	isb	sy
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
 8008bb2:	bf00      	nop
 8008bb4:	3710      	adds	r7, #16
 8008bb6:	46bd      	mov	sp, r7
 8008bb8:	bd80      	pop	{r7, pc}
 8008bba:	bf00      	nop
 8008bbc:	20001998 	.word	0x20001998
 8008bc0:	e000ed04 	.word	0xe000ed04

08008bc4 <vTaskStartScheduler>:

#endif /* ( ( INCLUDE_xTaskResumeFromISR == 1 ) && ( INCLUDE_vTaskSuspend == 1 ) ) */
/*-----------------------------------------------------------*/

void vTaskStartScheduler( void )
{
 8008bc4:	b580      	push	{r7, lr}
 8008bc6:	b08a      	sub	sp, #40	@ 0x28
 8008bc8:	af04      	add	r7, sp, #16
BaseType_t xReturn;

	/* Add the idle task at the lowest priority. */
	#if( configSUPPORT_STATIC_ALLOCATION == 1 )
	{
		StaticTask_t *pxIdleTaskTCBBuffer = NULL;
 8008bca:	2300      	movs	r3, #0
 8008bcc:	60bb      	str	r3, [r7, #8]
		StackType_t *pxIdleTaskStackBuffer = NULL;
 8008bce:	2300      	movs	r3, #0
 8008bd0:	607b      	str	r3, [r7, #4]
		uint32_t ulIdleTaskStackSize;

		/* The Idle task is created using user provided RAM - obtain the
		address of the RAM then create the idle task. */
		vApplicationGetIdleTaskMemory( &pxIdleTaskTCBBuffer, &pxIdleTaskStackBuffer, &ulIdleTaskStackSize );
 8008bd2:	463a      	mov	r2, r7
 8008bd4:	1d39      	adds	r1, r7, #4
 8008bd6:	f107 0308 	add.w	r3, r7, #8
 8008bda:	4618      	mov	r0, r3
 8008bdc:	f7fe fcf2 	bl	80075c4 <vApplicationGetIdleTaskMemory>
		xIdleTaskHandle = xTaskCreateStatic(	prvIdleTask,
 8008be0:	6839      	ldr	r1, [r7, #0]
 8008be2:	687b      	ldr	r3, [r7, #4]
 8008be4:	68ba      	ldr	r2, [r7, #8]
 8008be6:	9202      	str	r2, [sp, #8]
 8008be8:	9301      	str	r3, [sp, #4]
 8008bea:	2300      	movs	r3, #0
 8008bec:	9300      	str	r3, [sp, #0]
 8008bee:	2300      	movs	r3, #0
 8008bf0:	460a      	mov	r2, r1
 8008bf2:	4924      	ldr	r1, [pc, #144]	@ (8008c84 <vTaskStartScheduler+0xc0>)
 8008bf4:	4824      	ldr	r0, [pc, #144]	@ (8008c88 <vTaskStartScheduler+0xc4>)
 8008bf6:	f7ff fdf1 	bl	80087dc <xTaskCreateStatic>
 8008bfa:	4603      	mov	r3, r0
 8008bfc:	4a23      	ldr	r2, [pc, #140]	@ (8008c8c <vTaskStartScheduler+0xc8>)
 8008bfe:	6013      	str	r3, [r2, #0]
												( void * ) NULL, /*lint !e961.  The cast is not redundant for all compilers. */
												portPRIVILEGE_BIT, /* In effect ( tskIDLE_PRIORITY | portPRIVILEGE_BIT ), but tskIDLE_PRIORITY is zero. */
												pxIdleTaskStackBuffer,
												pxIdleTaskTCBBuffer ); /*lint !e961 MISRA exception, justified as it is not a redundant explicit cast to all supported compilers. */

		if( xIdleTaskHandle != NULL )
 8008c00:	4b22      	ldr	r3, [pc, #136]	@ (8008c8c <vTaskStartScheduler+0xc8>)
 8008c02:	681b      	ldr	r3, [r3, #0]
 8008c04:	2b00      	cmp	r3, #0
 8008c06:	d002      	beq.n	8008c0e <vTaskStartScheduler+0x4a>
		{
			xReturn = pdPASS;
 8008c08:	2301      	movs	r3, #1
 8008c0a:	617b      	str	r3, [r7, #20]
 8008c0c:	e001      	b.n	8008c12 <vTaskStartScheduler+0x4e>
		}
		else
		{
			xReturn = pdFAIL;
 8008c0e:	2300      	movs	r3, #0
 8008c10:	617b      	str	r3, [r7, #20]
	}
	#endif /* configSUPPORT_STATIC_ALLOCATION */

	#if ( configUSE_TIMERS == 1 )
	{
		if( xReturn == pdPASS )
 8008c12:	697b      	ldr	r3, [r7, #20]
 8008c14:	2b01      	cmp	r3, #1
 8008c16:	d102      	bne.n	8008c1e <vTaskStartScheduler+0x5a>
		{
			xReturn = xTimerCreateTimerTask();
 8008c18:	f001 f82a 	bl	8009c70 <xTimerCreateTimerTask>
 8008c1c:	6178      	str	r0, [r7, #20]
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif /* configUSE_TIMERS */

	if( xReturn == pdPASS )
 8008c1e:	697b      	ldr	r3, [r7, #20]
 8008c20:	2b01      	cmp	r3, #1
 8008c22:	d11b      	bne.n	8008c5c <vTaskStartScheduler+0x98>
	__asm volatile
 8008c24:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8008c28:	f383 8811 	msr	BASEPRI, r3
 8008c2c:	f3bf 8f6f 	isb	sy
 8008c30:	f3bf 8f4f 	dsb	sy
 8008c34:	613b      	str	r3, [r7, #16]
}
 8008c36:	bf00      	nop
		{
			/* Switch Newlib's _impure_ptr variable to point to the _reent
			structure specific to the task that will run first.
			See the third party link http://www.nadler.com/embedded/newlibAndFreeRTOS.html
			for additional information. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
 8008c38:	4b15      	ldr	r3, [pc, #84]	@ (8008c90 <vTaskStartScheduler+0xcc>)
 8008c3a:	681b      	ldr	r3, [r3, #0]
 8008c3c:	3354      	adds	r3, #84	@ 0x54
 8008c3e:	4a15      	ldr	r2, [pc, #84]	@ (8008c94 <vTaskStartScheduler+0xd0>)
 8008c40:	6013      	str	r3, [r2, #0]
		}
		#endif /* configUSE_NEWLIB_REENTRANT */

		xNextTaskUnblockTime = portMAX_DELAY;
 8008c42:	4b15      	ldr	r3, [pc, #84]	@ (8008c98 <vTaskStartScheduler+0xd4>)
 8008c44:	f04f 32ff 	mov.w	r2, #4294967295
 8008c48:	601a      	str	r2, [r3, #0]
		xSchedulerRunning = pdTRUE;
 8008c4a:	4b14      	ldr	r3, [pc, #80]	@ (8008c9c <vTaskStartScheduler+0xd8>)
 8008c4c:	2201      	movs	r2, #1
 8008c4e:	601a      	str	r2, [r3, #0]
		xTickCount = ( TickType_t ) configINITIAL_TICK_COUNT;
 8008c50:	4b13      	ldr	r3, [pc, #76]	@ (8008ca0 <vTaskStartScheduler+0xdc>)
 8008c52:	2200      	movs	r2, #0
 8008c54:	601a      	str	r2, [r3, #0]

		traceTASK_SWITCHED_IN();

		/* Setting up the timer tick is hardware specific and thus in the
		portable interface. */
		if( xPortStartScheduler() != pdFALSE )
 8008c56:	f001 fc3f 	bl	800a4d8 <xPortStartScheduler>
	}

	/* Prevent compiler warnings if INCLUDE_xTaskGetIdleTaskHandle is set to 0,
	meaning xIdleTaskHandle is not used anywhere else. */
	( void ) xIdleTaskHandle;
}
 8008c5a:	e00f      	b.n	8008c7c <vTaskStartScheduler+0xb8>
		configASSERT( xReturn != errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY );
 8008c5c:	697b      	ldr	r3, [r7, #20]
 8008c5e:	f1b3 3fff 	cmp.w	r3, #4294967295
 8008c62:	d10b      	bne.n	8008c7c <vTaskStartScheduler+0xb8>
	__asm volatile
 8008c64:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8008c68:	f383 8811 	msr	BASEPRI, r3
 8008c6c:	f3bf 8f6f 	isb	sy
 8008c70:	f3bf 8f4f 	dsb	sy
 8008c74:	60fb      	str	r3, [r7, #12]
}
 8008c76:	bf00      	nop
 8008c78:	bf00      	nop
 8008c7a:	e7fd      	b.n	8008c78 <vTaskStartScheduler+0xb4>
}
 8008c7c:	bf00      	nop
 8008c7e:	3718      	adds	r7, #24
 8008c80:	46bd      	mov	sp, r7
 8008c82:	bd80      	pop	{r7, pc}
 8008c84:	0800aeb4 	.word	0x0800aeb4
 8008c88:	080092f1 	.word	0x080092f1
 8008c8c:	20001994 	.word	0x20001994
 8008c90:	2000149c 	.word	0x2000149c
 8008c94:	20000028 	.word	0x20000028
 8008c98:	20001990 	.word	0x20001990
 8008c9c:	2000197c 	.word	0x2000197c
 8008ca0:	20001974 	.word	0x20001974

08008ca4 <vTaskSuspendAll>:
	vPortEndScheduler();
}
/*----------------------------------------------------------*/

void vTaskSuspendAll( void )
{
 8008ca4:	b480      	push	{r7}
 8008ca6:	af00      	add	r7, sp, #0
	do not otherwise exhibit real time behaviour. */
	portSOFTWARE_BARRIER();

	/* The scheduler is suspended if uxSchedulerSuspended is non-zero.  An increment
	is used to allow calls to vTaskSuspendAll() to nest. */
	++uxSchedulerSuspended;
 8008ca8:	4b04      	ldr	r3, [pc, #16]	@ (8008cbc <vTaskSuspendAll+0x18>)
 8008caa:	681b      	ldr	r3, [r3, #0]
 8008cac:	3301      	adds	r3, #1
 8008cae:	4a03      	ldr	r2, [pc, #12]	@ (8008cbc <vTaskSuspendAll+0x18>)
 8008cb0:	6013      	str	r3, [r2, #0]

	/* Enforces ordering for ports and optimised compilers that may otherwise place
	the above increment elsewhere. */
	portMEMORY_BARRIER();
}
 8008cb2:	bf00      	nop
 8008cb4:	46bd      	mov	sp, r7
 8008cb6:	bc80      	pop	{r7}
 8008cb8:	4770      	bx	lr
 8008cba:	bf00      	nop
 8008cbc:	20001998 	.word	0x20001998

08008cc0 <xTaskResumeAll>:

#endif /* configUSE_TICKLESS_IDLE */
/*----------------------------------------------------------*/

BaseType_t xTaskResumeAll( void )
{
 8008cc0:	b580      	push	{r7, lr}
 8008cc2:	b084      	sub	sp, #16
 8008cc4:	af00      	add	r7, sp, #0
TCB_t *pxTCB = NULL;
 8008cc6:	2300      	movs	r3, #0
 8008cc8:	60fb      	str	r3, [r7, #12]
BaseType_t xAlreadyYielded = pdFALSE;
 8008cca:	2300      	movs	r3, #0
 8008ccc:	60bb      	str	r3, [r7, #8]

	/* If uxSchedulerSuspended is zero then this function does not match a
	previous call to vTaskSuspendAll(). */
	configASSERT( uxSchedulerSuspended );
 8008cce:	4b42      	ldr	r3, [pc, #264]	@ (8008dd8 <xTaskResumeAll+0x118>)
 8008cd0:	681b      	ldr	r3, [r3, #0]
 8008cd2:	2b00      	cmp	r3, #0
 8008cd4:	d10b      	bne.n	8008cee <xTaskResumeAll+0x2e>
	__asm volatile
 8008cd6:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8008cda:	f383 8811 	msr	BASEPRI, r3
 8008cde:	f3bf 8f6f 	isb	sy
 8008ce2:	f3bf 8f4f 	dsb	sy
 8008ce6:	603b      	str	r3, [r7, #0]
}
 8008ce8:	bf00      	nop
 8008cea:	bf00      	nop
 8008cec:	e7fd      	b.n	8008cea <xTaskResumeAll+0x2a>
	/* It is possible that an ISR caused a task to be removed from an event
	list while the scheduler was suspended.  If this was the case then the
	removed task will have been added to the xPendingReadyList.  Once the
	scheduler has been resumed it is safe to move all the pending ready
	tasks from this list into their appropriate ready list. */
	taskENTER_CRITICAL();
 8008cee:	f001 fc65 	bl	800a5bc <vPortEnterCritical>
	{
		--uxSchedulerSuspended;
 8008cf2:	4b39      	ldr	r3, [pc, #228]	@ (8008dd8 <xTaskResumeAll+0x118>)
 8008cf4:	681b      	ldr	r3, [r3, #0]
 8008cf6:	3b01      	subs	r3, #1
 8008cf8:	4a37      	ldr	r2, [pc, #220]	@ (8008dd8 <xTaskResumeAll+0x118>)
 8008cfa:	6013      	str	r3, [r2, #0]

		if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8008cfc:	4b36      	ldr	r3, [pc, #216]	@ (8008dd8 <xTaskResumeAll+0x118>)
 8008cfe:	681b      	ldr	r3, [r3, #0]
 8008d00:	2b00      	cmp	r3, #0
 8008d02:	d162      	bne.n	8008dca <xTaskResumeAll+0x10a>
		{
			if( uxCurrentNumberOfTasks > ( UBaseType_t ) 0U )
 8008d04:	4b35      	ldr	r3, [pc, #212]	@ (8008ddc <xTaskResumeAll+0x11c>)
 8008d06:	681b      	ldr	r3, [r3, #0]
 8008d08:	2b00      	cmp	r3, #0
 8008d0a:	d05e      	beq.n	8008dca <xTaskResumeAll+0x10a>
			{
				/* Move any readied tasks from the pending list into the
				appropriate ready list. */
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 8008d0c:	e02f      	b.n	8008d6e <xTaskResumeAll+0xae>
				{
					pxTCB = listGET_OWNER_OF_HEAD_ENTRY( ( &xPendingReadyList ) ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8008d0e:	4b34      	ldr	r3, [pc, #208]	@ (8008de0 <xTaskResumeAll+0x120>)
 8008d10:	68db      	ldr	r3, [r3, #12]
 8008d12:	68db      	ldr	r3, [r3, #12]
 8008d14:	60fb      	str	r3, [r7, #12]
					( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 8008d16:	68fb      	ldr	r3, [r7, #12]
 8008d18:	3318      	adds	r3, #24
 8008d1a:	4618      	mov	r0, r3
 8008d1c:	f7fe fd0a 	bl	8007734 <uxListRemove>
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 8008d20:	68fb      	ldr	r3, [r7, #12]
 8008d22:	3304      	adds	r3, #4
 8008d24:	4618      	mov	r0, r3
 8008d26:	f7fe fd05 	bl	8007734 <uxListRemove>
					prvAddTaskToReadyList( pxTCB );
 8008d2a:	68fb      	ldr	r3, [r7, #12]
 8008d2c:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8008d2e:	4b2d      	ldr	r3, [pc, #180]	@ (8008de4 <xTaskResumeAll+0x124>)
 8008d30:	681b      	ldr	r3, [r3, #0]
 8008d32:	429a      	cmp	r2, r3
 8008d34:	d903      	bls.n	8008d3e <xTaskResumeAll+0x7e>
 8008d36:	68fb      	ldr	r3, [r7, #12]
 8008d38:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8008d3a:	4a2a      	ldr	r2, [pc, #168]	@ (8008de4 <xTaskResumeAll+0x124>)
 8008d3c:	6013      	str	r3, [r2, #0]
 8008d3e:	68fb      	ldr	r3, [r7, #12]
 8008d40:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8008d42:	4613      	mov	r3, r2
 8008d44:	009b      	lsls	r3, r3, #2
 8008d46:	4413      	add	r3, r2
 8008d48:	009b      	lsls	r3, r3, #2
 8008d4a:	4a27      	ldr	r2, [pc, #156]	@ (8008de8 <xTaskResumeAll+0x128>)
 8008d4c:	441a      	add	r2, r3
 8008d4e:	68fb      	ldr	r3, [r7, #12]
 8008d50:	3304      	adds	r3, #4
 8008d52:	4619      	mov	r1, r3
 8008d54:	4610      	mov	r0, r2
 8008d56:	f7fe fc92 	bl	800767e <vListInsertEnd>

					/* If the moved task has a priority higher than the current
					task then a yield must be performed. */
					if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 8008d5a:	68fb      	ldr	r3, [r7, #12]
 8008d5c:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8008d5e:	4b23      	ldr	r3, [pc, #140]	@ (8008dec <xTaskResumeAll+0x12c>)
 8008d60:	681b      	ldr	r3, [r3, #0]
 8008d62:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8008d64:	429a      	cmp	r2, r3
 8008d66:	d302      	bcc.n	8008d6e <xTaskResumeAll+0xae>
					{
						xYieldPending = pdTRUE;
 8008d68:	4b21      	ldr	r3, [pc, #132]	@ (8008df0 <xTaskResumeAll+0x130>)
 8008d6a:	2201      	movs	r2, #1
 8008d6c:	601a      	str	r2, [r3, #0]
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 8008d6e:	4b1c      	ldr	r3, [pc, #112]	@ (8008de0 <xTaskResumeAll+0x120>)
 8008d70:	681b      	ldr	r3, [r3, #0]
 8008d72:	2b00      	cmp	r3, #0
 8008d74:	d1cb      	bne.n	8008d0e <xTaskResumeAll+0x4e>
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}

				if( pxTCB != NULL )
 8008d76:	68fb      	ldr	r3, [r7, #12]
 8008d78:	2b00      	cmp	r3, #0
 8008d7a:	d001      	beq.n	8008d80 <xTaskResumeAll+0xc0>
					which may have prevented the next unblock time from being
					re-calculated, in which case re-calculate it now.  Mainly
					important for low power tickless implementations, where
					this can prevent an unnecessary exit from low power
					state. */
					prvResetNextTaskUnblockTime();
 8008d7c:	f000 fb74 	bl	8009468 <prvResetNextTaskUnblockTime>
				/* If any ticks occurred while the scheduler was suspended then
				they should be processed now.  This ensures the tick count does
				not	slip, and that any delayed tasks are resumed at the correct
				time. */
				{
					TickType_t xPendedCounts = xPendedTicks; /* Non-volatile copy. */
 8008d80:	4b1c      	ldr	r3, [pc, #112]	@ (8008df4 <xTaskResumeAll+0x134>)
 8008d82:	681b      	ldr	r3, [r3, #0]
 8008d84:	607b      	str	r3, [r7, #4]

					if( xPendedCounts > ( TickType_t ) 0U )
 8008d86:	687b      	ldr	r3, [r7, #4]
 8008d88:	2b00      	cmp	r3, #0
 8008d8a:	d010      	beq.n	8008dae <xTaskResumeAll+0xee>
					{
						do
						{
							if( xTaskIncrementTick() != pdFALSE )
 8008d8c:	f000 f856 	bl	8008e3c <xTaskIncrementTick>
 8008d90:	4603      	mov	r3, r0
 8008d92:	2b00      	cmp	r3, #0
 8008d94:	d002      	beq.n	8008d9c <xTaskResumeAll+0xdc>
							{
								xYieldPending = pdTRUE;
 8008d96:	4b16      	ldr	r3, [pc, #88]	@ (8008df0 <xTaskResumeAll+0x130>)
 8008d98:	2201      	movs	r2, #1
 8008d9a:	601a      	str	r2, [r3, #0]
							}
							else
							{
								mtCOVERAGE_TEST_MARKER();
							}
							--xPendedCounts;
 8008d9c:	687b      	ldr	r3, [r7, #4]
 8008d9e:	3b01      	subs	r3, #1
 8008da0:	607b      	str	r3, [r7, #4]
						} while( xPendedCounts > ( TickType_t ) 0U );
 8008da2:	687b      	ldr	r3, [r7, #4]
 8008da4:	2b00      	cmp	r3, #0
 8008da6:	d1f1      	bne.n	8008d8c <xTaskResumeAll+0xcc>

						xPendedTicks = 0;
 8008da8:	4b12      	ldr	r3, [pc, #72]	@ (8008df4 <xTaskResumeAll+0x134>)
 8008daa:	2200      	movs	r2, #0
 8008dac:	601a      	str	r2, [r3, #0]
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}

				if( xYieldPending != pdFALSE )
 8008dae:	4b10      	ldr	r3, [pc, #64]	@ (8008df0 <xTaskResumeAll+0x130>)
 8008db0:	681b      	ldr	r3, [r3, #0]
 8008db2:	2b00      	cmp	r3, #0
 8008db4:	d009      	beq.n	8008dca <xTaskResumeAll+0x10a>
				{
					#if( configUSE_PREEMPTION != 0 )
					{
						xAlreadyYielded = pdTRUE;
 8008db6:	2301      	movs	r3, #1
 8008db8:	60bb      	str	r3, [r7, #8]
					}
					#endif
					taskYIELD_IF_USING_PREEMPTION();
 8008dba:	4b0f      	ldr	r3, [pc, #60]	@ (8008df8 <xTaskResumeAll+0x138>)
 8008dbc:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8008dc0:	601a      	str	r2, [r3, #0]
 8008dc2:	f3bf 8f4f 	dsb	sy
 8008dc6:	f3bf 8f6f 	isb	sy
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
	taskEXIT_CRITICAL();
 8008dca:	f001 fc27 	bl	800a61c <vPortExitCritical>

	return xAlreadyYielded;
 8008dce:	68bb      	ldr	r3, [r7, #8]
}
 8008dd0:	4618      	mov	r0, r3
 8008dd2:	3710      	adds	r7, #16
 8008dd4:	46bd      	mov	sp, r7
 8008dd6:	bd80      	pop	{r7, pc}
 8008dd8:	20001998 	.word	0x20001998
 8008ddc:	20001970 	.word	0x20001970
 8008de0:	20001930 	.word	0x20001930
 8008de4:	20001978 	.word	0x20001978
 8008de8:	200014a0 	.word	0x200014a0
 8008dec:	2000149c 	.word	0x2000149c
 8008df0:	20001984 	.word	0x20001984
 8008df4:	20001980 	.word	0x20001980
 8008df8:	e000ed04 	.word	0xe000ed04

08008dfc <xTaskGetTickCount>:
/*-----------------------------------------------------------*/

TickType_t xTaskGetTickCount( void )
{
 8008dfc:	b480      	push	{r7}
 8008dfe:	b083      	sub	sp, #12
 8008e00:	af00      	add	r7, sp, #0
TickType_t xTicks;

	/* Critical section required if running on a 16 bit processor. */
	portTICK_TYPE_ENTER_CRITICAL();
	{
		xTicks = xTickCount;
 8008e02:	4b04      	ldr	r3, [pc, #16]	@ (8008e14 <xTaskGetTickCount+0x18>)
 8008e04:	681b      	ldr	r3, [r3, #0]
 8008e06:	607b      	str	r3, [r7, #4]
	}
	portTICK_TYPE_EXIT_CRITICAL();

	return xTicks;
 8008e08:	687b      	ldr	r3, [r7, #4]
}
 8008e0a:	4618      	mov	r0, r3
 8008e0c:	370c      	adds	r7, #12
 8008e0e:	46bd      	mov	sp, r7
 8008e10:	bc80      	pop	{r7}
 8008e12:	4770      	bx	lr
 8008e14:	20001974 	.word	0x20001974

08008e18 <xTaskGetTickCountFromISR>:
/*-----------------------------------------------------------*/

TickType_t xTaskGetTickCountFromISR( void )
{
 8008e18:	b580      	push	{r7, lr}
 8008e1a:	b082      	sub	sp, #8
 8008e1c:	af00      	add	r7, sp, #0
	that have been assigned a priority at or (logically) below the maximum
	system call	interrupt priority.  FreeRTOS maintains a separate interrupt
	safe API to ensure interrupt entry is as fast and as simple as possible.
	More information (albeit Cortex-M specific) is provided on the following
	link: https://www.freertos.org/RTOS-Cortex-M3-M4.html */
	portASSERT_IF_INTERRUPT_PRIORITY_INVALID();
 8008e1e:	f001 fc8f 	bl	800a740 <vPortValidateInterruptPriority>

	uxSavedInterruptStatus = portTICK_TYPE_SET_INTERRUPT_MASK_FROM_ISR();
 8008e22:	2300      	movs	r3, #0
 8008e24:	607b      	str	r3, [r7, #4]
	{
		xReturn = xTickCount;
 8008e26:	4b04      	ldr	r3, [pc, #16]	@ (8008e38 <xTaskGetTickCountFromISR+0x20>)
 8008e28:	681b      	ldr	r3, [r3, #0]
 8008e2a:	603b      	str	r3, [r7, #0]
	}
	portTICK_TYPE_CLEAR_INTERRUPT_MASK_FROM_ISR( uxSavedInterruptStatus );

	return xReturn;
 8008e2c:	683b      	ldr	r3, [r7, #0]
}
 8008e2e:	4618      	mov	r0, r3
 8008e30:	3708      	adds	r7, #8
 8008e32:	46bd      	mov	sp, r7
 8008e34:	bd80      	pop	{r7, pc}
 8008e36:	bf00      	nop
 8008e38:	20001974 	.word	0x20001974

08008e3c <xTaskIncrementTick>:

#endif /* INCLUDE_xTaskAbortDelay */
/*----------------------------------------------------------*/

BaseType_t xTaskIncrementTick( void )
{
 8008e3c:	b580      	push	{r7, lr}
 8008e3e:	b086      	sub	sp, #24
 8008e40:	af00      	add	r7, sp, #0
TCB_t * pxTCB;
TickType_t xItemValue;
BaseType_t xSwitchRequired = pdFALSE;
 8008e42:	2300      	movs	r3, #0
 8008e44:	617b      	str	r3, [r7, #20]

	/* Called by the portable layer each time a tick interrupt occurs.
	Increments the tick then checks to see if the new tick value will cause any
	tasks to be unblocked. */
	traceTASK_INCREMENT_TICK( xTickCount );
	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8008e46:	4b4f      	ldr	r3, [pc, #316]	@ (8008f84 <xTaskIncrementTick+0x148>)
 8008e48:	681b      	ldr	r3, [r3, #0]
 8008e4a:	2b00      	cmp	r3, #0
 8008e4c:	f040 8090 	bne.w	8008f70 <xTaskIncrementTick+0x134>
	{
		/* Minor optimisation.  The tick count cannot change in this
		block. */
		const TickType_t xConstTickCount = xTickCount + ( TickType_t ) 1;
 8008e50:	4b4d      	ldr	r3, [pc, #308]	@ (8008f88 <xTaskIncrementTick+0x14c>)
 8008e52:	681b      	ldr	r3, [r3, #0]
 8008e54:	3301      	adds	r3, #1
 8008e56:	613b      	str	r3, [r7, #16]

		/* Increment the RTOS tick, switching the delayed and overflowed
		delayed lists if it wraps to 0. */
		xTickCount = xConstTickCount;
 8008e58:	4a4b      	ldr	r2, [pc, #300]	@ (8008f88 <xTaskIncrementTick+0x14c>)
 8008e5a:	693b      	ldr	r3, [r7, #16]
 8008e5c:	6013      	str	r3, [r2, #0]

		if( xConstTickCount == ( TickType_t ) 0U ) /*lint !e774 'if' does not always evaluate to false as it is looking for an overflow. */
 8008e5e:	693b      	ldr	r3, [r7, #16]
 8008e60:	2b00      	cmp	r3, #0
 8008e62:	d121      	bne.n	8008ea8 <xTaskIncrementTick+0x6c>
		{
			taskSWITCH_DELAYED_LISTS();
 8008e64:	4b49      	ldr	r3, [pc, #292]	@ (8008f8c <xTaskIncrementTick+0x150>)
 8008e66:	681b      	ldr	r3, [r3, #0]
 8008e68:	681b      	ldr	r3, [r3, #0]
 8008e6a:	2b00      	cmp	r3, #0
 8008e6c:	d00b      	beq.n	8008e86 <xTaskIncrementTick+0x4a>
	__asm volatile
 8008e6e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8008e72:	f383 8811 	msr	BASEPRI, r3
 8008e76:	f3bf 8f6f 	isb	sy
 8008e7a:	f3bf 8f4f 	dsb	sy
 8008e7e:	603b      	str	r3, [r7, #0]
}
 8008e80:	bf00      	nop
 8008e82:	bf00      	nop
 8008e84:	e7fd      	b.n	8008e82 <xTaskIncrementTick+0x46>
 8008e86:	4b41      	ldr	r3, [pc, #260]	@ (8008f8c <xTaskIncrementTick+0x150>)
 8008e88:	681b      	ldr	r3, [r3, #0]
 8008e8a:	60fb      	str	r3, [r7, #12]
 8008e8c:	4b40      	ldr	r3, [pc, #256]	@ (8008f90 <xTaskIncrementTick+0x154>)
 8008e8e:	681b      	ldr	r3, [r3, #0]
 8008e90:	4a3e      	ldr	r2, [pc, #248]	@ (8008f8c <xTaskIncrementTick+0x150>)
 8008e92:	6013      	str	r3, [r2, #0]
 8008e94:	4a3e      	ldr	r2, [pc, #248]	@ (8008f90 <xTaskIncrementTick+0x154>)
 8008e96:	68fb      	ldr	r3, [r7, #12]
 8008e98:	6013      	str	r3, [r2, #0]
 8008e9a:	4b3e      	ldr	r3, [pc, #248]	@ (8008f94 <xTaskIncrementTick+0x158>)
 8008e9c:	681b      	ldr	r3, [r3, #0]
 8008e9e:	3301      	adds	r3, #1
 8008ea0:	4a3c      	ldr	r2, [pc, #240]	@ (8008f94 <xTaskIncrementTick+0x158>)
 8008ea2:	6013      	str	r3, [r2, #0]
 8008ea4:	f000 fae0 	bl	8009468 <prvResetNextTaskUnblockTime>

		/* See if this tick has made a timeout expire.  Tasks are stored in
		the	queue in the order of their wake time - meaning once one task
		has been found whose block time has not expired there is no need to
		look any further down the list. */
		if( xConstTickCount >= xNextTaskUnblockTime )
 8008ea8:	4b3b      	ldr	r3, [pc, #236]	@ (8008f98 <xTaskIncrementTick+0x15c>)
 8008eaa:	681b      	ldr	r3, [r3, #0]
 8008eac:	693a      	ldr	r2, [r7, #16]
 8008eae:	429a      	cmp	r2, r3
 8008eb0:	d349      	bcc.n	8008f46 <xTaskIncrementTick+0x10a>
		{
			for( ;; )
			{
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 8008eb2:	4b36      	ldr	r3, [pc, #216]	@ (8008f8c <xTaskIncrementTick+0x150>)
 8008eb4:	681b      	ldr	r3, [r3, #0]
 8008eb6:	681b      	ldr	r3, [r3, #0]
 8008eb8:	2b00      	cmp	r3, #0
 8008eba:	d104      	bne.n	8008ec6 <xTaskIncrementTick+0x8a>
					/* The delayed list is empty.  Set xNextTaskUnblockTime
					to the maximum possible value so it is extremely
					unlikely that the
					if( xTickCount >= xNextTaskUnblockTime ) test will pass
					next time through. */
					xNextTaskUnblockTime = portMAX_DELAY; /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8008ebc:	4b36      	ldr	r3, [pc, #216]	@ (8008f98 <xTaskIncrementTick+0x15c>)
 8008ebe:	f04f 32ff 	mov.w	r2, #4294967295
 8008ec2:	601a      	str	r2, [r3, #0]
					break;
 8008ec4:	e03f      	b.n	8008f46 <xTaskIncrementTick+0x10a>
				{
					/* The delayed list is not empty, get the value of the
					item at the head of the delayed list.  This is the time
					at which the task at the head of the delayed list must
					be removed from the Blocked state. */
					pxTCB = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8008ec6:	4b31      	ldr	r3, [pc, #196]	@ (8008f8c <xTaskIncrementTick+0x150>)
 8008ec8:	681b      	ldr	r3, [r3, #0]
 8008eca:	68db      	ldr	r3, [r3, #12]
 8008ecc:	68db      	ldr	r3, [r3, #12]
 8008ece:	60bb      	str	r3, [r7, #8]
					xItemValue = listGET_LIST_ITEM_VALUE( &( pxTCB->xStateListItem ) );
 8008ed0:	68bb      	ldr	r3, [r7, #8]
 8008ed2:	685b      	ldr	r3, [r3, #4]
 8008ed4:	607b      	str	r3, [r7, #4]

					if( xConstTickCount < xItemValue )
 8008ed6:	693a      	ldr	r2, [r7, #16]
 8008ed8:	687b      	ldr	r3, [r7, #4]
 8008eda:	429a      	cmp	r2, r3
 8008edc:	d203      	bcs.n	8008ee6 <xTaskIncrementTick+0xaa>
						/* It is not time to unblock this item yet, but the
						item value is the time at which the task at the head
						of the blocked list must be removed from the Blocked
						state -	so record the item value in
						xNextTaskUnblockTime. */
						xNextTaskUnblockTime = xItemValue;
 8008ede:	4a2e      	ldr	r2, [pc, #184]	@ (8008f98 <xTaskIncrementTick+0x15c>)
 8008ee0:	687b      	ldr	r3, [r7, #4]
 8008ee2:	6013      	str	r3, [r2, #0]
						break; /*lint !e9011 Code structure here is deedmed easier to understand with multiple breaks. */
 8008ee4:	e02f      	b.n	8008f46 <xTaskIncrementTick+0x10a>
					{
						mtCOVERAGE_TEST_MARKER();
					}

					/* It is time to remove the item from the Blocked state. */
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 8008ee6:	68bb      	ldr	r3, [r7, #8]
 8008ee8:	3304      	adds	r3, #4
 8008eea:	4618      	mov	r0, r3
 8008eec:	f7fe fc22 	bl	8007734 <uxListRemove>

					/* Is the task waiting on an event also?  If so remove
					it from the event list. */
					if( listLIST_ITEM_CONTAINER( &( pxTCB->xEventListItem ) ) != NULL )
 8008ef0:	68bb      	ldr	r3, [r7, #8]
 8008ef2:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8008ef4:	2b00      	cmp	r3, #0
 8008ef6:	d004      	beq.n	8008f02 <xTaskIncrementTick+0xc6>
					{
						( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 8008ef8:	68bb      	ldr	r3, [r7, #8]
 8008efa:	3318      	adds	r3, #24
 8008efc:	4618      	mov	r0, r3
 8008efe:	f7fe fc19 	bl	8007734 <uxListRemove>
						mtCOVERAGE_TEST_MARKER();
					}

					/* Place the unblocked task into the appropriate ready
					list. */
					prvAddTaskToReadyList( pxTCB );
 8008f02:	68bb      	ldr	r3, [r7, #8]
 8008f04:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8008f06:	4b25      	ldr	r3, [pc, #148]	@ (8008f9c <xTaskIncrementTick+0x160>)
 8008f08:	681b      	ldr	r3, [r3, #0]
 8008f0a:	429a      	cmp	r2, r3
 8008f0c:	d903      	bls.n	8008f16 <xTaskIncrementTick+0xda>
 8008f0e:	68bb      	ldr	r3, [r7, #8]
 8008f10:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8008f12:	4a22      	ldr	r2, [pc, #136]	@ (8008f9c <xTaskIncrementTick+0x160>)
 8008f14:	6013      	str	r3, [r2, #0]
 8008f16:	68bb      	ldr	r3, [r7, #8]
 8008f18:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8008f1a:	4613      	mov	r3, r2
 8008f1c:	009b      	lsls	r3, r3, #2
 8008f1e:	4413      	add	r3, r2
 8008f20:	009b      	lsls	r3, r3, #2
 8008f22:	4a1f      	ldr	r2, [pc, #124]	@ (8008fa0 <xTaskIncrementTick+0x164>)
 8008f24:	441a      	add	r2, r3
 8008f26:	68bb      	ldr	r3, [r7, #8]
 8008f28:	3304      	adds	r3, #4
 8008f2a:	4619      	mov	r1, r3
 8008f2c:	4610      	mov	r0, r2
 8008f2e:	f7fe fba6 	bl	800767e <vListInsertEnd>
					{
						/* Preemption is on, but a context switch should
						only be performed if the unblocked task has a
						priority that is equal to or higher than the
						currently executing task. */
						if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 8008f32:	68bb      	ldr	r3, [r7, #8]
 8008f34:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8008f36:	4b1b      	ldr	r3, [pc, #108]	@ (8008fa4 <xTaskIncrementTick+0x168>)
 8008f38:	681b      	ldr	r3, [r3, #0]
 8008f3a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8008f3c:	429a      	cmp	r2, r3
 8008f3e:	d3b8      	bcc.n	8008eb2 <xTaskIncrementTick+0x76>
						{
							xSwitchRequired = pdTRUE;
 8008f40:	2301      	movs	r3, #1
 8008f42:	617b      	str	r3, [r7, #20]
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 8008f44:	e7b5      	b.n	8008eb2 <xTaskIncrementTick+0x76>
		/* Tasks of equal priority to the currently running task will share
		processing time (time slice) if preemption is on, and the application
		writer has not explicitly turned time slicing off. */
		#if ( ( configUSE_PREEMPTION == 1 ) && ( configUSE_TIME_SLICING == 1 ) )
		{
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ pxCurrentTCB->uxPriority ] ) ) > ( UBaseType_t ) 1 )
 8008f46:	4b17      	ldr	r3, [pc, #92]	@ (8008fa4 <xTaskIncrementTick+0x168>)
 8008f48:	681b      	ldr	r3, [r3, #0]
 8008f4a:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8008f4c:	4914      	ldr	r1, [pc, #80]	@ (8008fa0 <xTaskIncrementTick+0x164>)
 8008f4e:	4613      	mov	r3, r2
 8008f50:	009b      	lsls	r3, r3, #2
 8008f52:	4413      	add	r3, r2
 8008f54:	009b      	lsls	r3, r3, #2
 8008f56:	440b      	add	r3, r1
 8008f58:	681b      	ldr	r3, [r3, #0]
 8008f5a:	2b01      	cmp	r3, #1
 8008f5c:	d901      	bls.n	8008f62 <xTaskIncrementTick+0x126>
			{
				xSwitchRequired = pdTRUE;
 8008f5e:	2301      	movs	r3, #1
 8008f60:	617b      	str	r3, [r7, #20]
		}
		#endif /* configUSE_TICK_HOOK */

		#if ( configUSE_PREEMPTION == 1 )
		{
			if( xYieldPending != pdFALSE )
 8008f62:	4b11      	ldr	r3, [pc, #68]	@ (8008fa8 <xTaskIncrementTick+0x16c>)
 8008f64:	681b      	ldr	r3, [r3, #0]
 8008f66:	2b00      	cmp	r3, #0
 8008f68:	d007      	beq.n	8008f7a <xTaskIncrementTick+0x13e>
			{
				xSwitchRequired = pdTRUE;
 8008f6a:	2301      	movs	r3, #1
 8008f6c:	617b      	str	r3, [r7, #20]
 8008f6e:	e004      	b.n	8008f7a <xTaskIncrementTick+0x13e>
		}
		#endif /* configUSE_PREEMPTION */
	}
	else
	{
		++xPendedTicks;
 8008f70:	4b0e      	ldr	r3, [pc, #56]	@ (8008fac <xTaskIncrementTick+0x170>)
 8008f72:	681b      	ldr	r3, [r3, #0]
 8008f74:	3301      	adds	r3, #1
 8008f76:	4a0d      	ldr	r2, [pc, #52]	@ (8008fac <xTaskIncrementTick+0x170>)
 8008f78:	6013      	str	r3, [r2, #0]
			vApplicationTickHook();
		}
		#endif
	}

	return xSwitchRequired;
 8008f7a:	697b      	ldr	r3, [r7, #20]
}
 8008f7c:	4618      	mov	r0, r3
 8008f7e:	3718      	adds	r7, #24
 8008f80:	46bd      	mov	sp, r7
 8008f82:	bd80      	pop	{r7, pc}
 8008f84:	20001998 	.word	0x20001998
 8008f88:	20001974 	.word	0x20001974
 8008f8c:	20001928 	.word	0x20001928
 8008f90:	2000192c 	.word	0x2000192c
 8008f94:	20001988 	.word	0x20001988
 8008f98:	20001990 	.word	0x20001990
 8008f9c:	20001978 	.word	0x20001978
 8008fa0:	200014a0 	.word	0x200014a0
 8008fa4:	2000149c 	.word	0x2000149c
 8008fa8:	20001984 	.word	0x20001984
 8008fac:	20001980 	.word	0x20001980

08008fb0 <vTaskSwitchContext>:

#endif /* configUSE_APPLICATION_TASK_TAG */
/*-----------------------------------------------------------*/

void vTaskSwitchContext( void )
{
 8008fb0:	b480      	push	{r7}
 8008fb2:	b085      	sub	sp, #20
 8008fb4:	af00      	add	r7, sp, #0
	if( uxSchedulerSuspended != ( UBaseType_t ) pdFALSE )
 8008fb6:	4b2a      	ldr	r3, [pc, #168]	@ (8009060 <vTaskSwitchContext+0xb0>)
 8008fb8:	681b      	ldr	r3, [r3, #0]
 8008fba:	2b00      	cmp	r3, #0
 8008fbc:	d003      	beq.n	8008fc6 <vTaskSwitchContext+0x16>
	{
		/* The scheduler is currently suspended - do not allow a context
		switch. */
		xYieldPending = pdTRUE;
 8008fbe:	4b29      	ldr	r3, [pc, #164]	@ (8009064 <vTaskSwitchContext+0xb4>)
 8008fc0:	2201      	movs	r2, #1
 8008fc2:	601a      	str	r2, [r3, #0]
			for additional information. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
		}
		#endif /* configUSE_NEWLIB_REENTRANT */
	}
}
 8008fc4:	e047      	b.n	8009056 <vTaskSwitchContext+0xa6>
		xYieldPending = pdFALSE;
 8008fc6:	4b27      	ldr	r3, [pc, #156]	@ (8009064 <vTaskSwitchContext+0xb4>)
 8008fc8:	2200      	movs	r2, #0
 8008fca:	601a      	str	r2, [r3, #0]
		taskSELECT_HIGHEST_PRIORITY_TASK(); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8008fcc:	4b26      	ldr	r3, [pc, #152]	@ (8009068 <vTaskSwitchContext+0xb8>)
 8008fce:	681b      	ldr	r3, [r3, #0]
 8008fd0:	60fb      	str	r3, [r7, #12]
 8008fd2:	e011      	b.n	8008ff8 <vTaskSwitchContext+0x48>
 8008fd4:	68fb      	ldr	r3, [r7, #12]
 8008fd6:	2b00      	cmp	r3, #0
 8008fd8:	d10b      	bne.n	8008ff2 <vTaskSwitchContext+0x42>
	__asm volatile
 8008fda:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8008fde:	f383 8811 	msr	BASEPRI, r3
 8008fe2:	f3bf 8f6f 	isb	sy
 8008fe6:	f3bf 8f4f 	dsb	sy
 8008fea:	607b      	str	r3, [r7, #4]
}
 8008fec:	bf00      	nop
 8008fee:	bf00      	nop
 8008ff0:	e7fd      	b.n	8008fee <vTaskSwitchContext+0x3e>
 8008ff2:	68fb      	ldr	r3, [r7, #12]
 8008ff4:	3b01      	subs	r3, #1
 8008ff6:	60fb      	str	r3, [r7, #12]
 8008ff8:	491c      	ldr	r1, [pc, #112]	@ (800906c <vTaskSwitchContext+0xbc>)
 8008ffa:	68fa      	ldr	r2, [r7, #12]
 8008ffc:	4613      	mov	r3, r2
 8008ffe:	009b      	lsls	r3, r3, #2
 8009000:	4413      	add	r3, r2
 8009002:	009b      	lsls	r3, r3, #2
 8009004:	440b      	add	r3, r1
 8009006:	681b      	ldr	r3, [r3, #0]
 8009008:	2b00      	cmp	r3, #0
 800900a:	d0e3      	beq.n	8008fd4 <vTaskSwitchContext+0x24>
 800900c:	68fa      	ldr	r2, [r7, #12]
 800900e:	4613      	mov	r3, r2
 8009010:	009b      	lsls	r3, r3, #2
 8009012:	4413      	add	r3, r2
 8009014:	009b      	lsls	r3, r3, #2
 8009016:	4a15      	ldr	r2, [pc, #84]	@ (800906c <vTaskSwitchContext+0xbc>)
 8009018:	4413      	add	r3, r2
 800901a:	60bb      	str	r3, [r7, #8]
 800901c:	68bb      	ldr	r3, [r7, #8]
 800901e:	685b      	ldr	r3, [r3, #4]
 8009020:	685a      	ldr	r2, [r3, #4]
 8009022:	68bb      	ldr	r3, [r7, #8]
 8009024:	605a      	str	r2, [r3, #4]
 8009026:	68bb      	ldr	r3, [r7, #8]
 8009028:	685a      	ldr	r2, [r3, #4]
 800902a:	68bb      	ldr	r3, [r7, #8]
 800902c:	3308      	adds	r3, #8
 800902e:	429a      	cmp	r2, r3
 8009030:	d104      	bne.n	800903c <vTaskSwitchContext+0x8c>
 8009032:	68bb      	ldr	r3, [r7, #8]
 8009034:	685b      	ldr	r3, [r3, #4]
 8009036:	685a      	ldr	r2, [r3, #4]
 8009038:	68bb      	ldr	r3, [r7, #8]
 800903a:	605a      	str	r2, [r3, #4]
 800903c:	68bb      	ldr	r3, [r7, #8]
 800903e:	685b      	ldr	r3, [r3, #4]
 8009040:	68db      	ldr	r3, [r3, #12]
 8009042:	4a0b      	ldr	r2, [pc, #44]	@ (8009070 <vTaskSwitchContext+0xc0>)
 8009044:	6013      	str	r3, [r2, #0]
 8009046:	4a08      	ldr	r2, [pc, #32]	@ (8009068 <vTaskSwitchContext+0xb8>)
 8009048:	68fb      	ldr	r3, [r7, #12]
 800904a:	6013      	str	r3, [r2, #0]
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
 800904c:	4b08      	ldr	r3, [pc, #32]	@ (8009070 <vTaskSwitchContext+0xc0>)
 800904e:	681b      	ldr	r3, [r3, #0]
 8009050:	3354      	adds	r3, #84	@ 0x54
 8009052:	4a08      	ldr	r2, [pc, #32]	@ (8009074 <vTaskSwitchContext+0xc4>)
 8009054:	6013      	str	r3, [r2, #0]
}
 8009056:	bf00      	nop
 8009058:	3714      	adds	r7, #20
 800905a:	46bd      	mov	sp, r7
 800905c:	bc80      	pop	{r7}
 800905e:	4770      	bx	lr
 8009060:	20001998 	.word	0x20001998
 8009064:	20001984 	.word	0x20001984
 8009068:	20001978 	.word	0x20001978
 800906c:	200014a0 	.word	0x200014a0
 8009070:	2000149c 	.word	0x2000149c
 8009074:	20000028 	.word	0x20000028

08009078 <vTaskPlaceOnEventList>:
/*-----------------------------------------------------------*/

void vTaskPlaceOnEventList( List_t * const pxEventList, const TickType_t xTicksToWait )
{
 8009078:	b580      	push	{r7, lr}
 800907a:	b084      	sub	sp, #16
 800907c:	af00      	add	r7, sp, #0
 800907e:	6078      	str	r0, [r7, #4]
 8009080:	6039      	str	r1, [r7, #0]
	configASSERT( pxEventList );
 8009082:	687b      	ldr	r3, [r7, #4]
 8009084:	2b00      	cmp	r3, #0
 8009086:	d10b      	bne.n	80090a0 <vTaskPlaceOnEventList+0x28>
	__asm volatile
 8009088:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800908c:	f383 8811 	msr	BASEPRI, r3
 8009090:	f3bf 8f6f 	isb	sy
 8009094:	f3bf 8f4f 	dsb	sy
 8009098:	60fb      	str	r3, [r7, #12]
}
 800909a:	bf00      	nop
 800909c:	bf00      	nop
 800909e:	e7fd      	b.n	800909c <vTaskPlaceOnEventList+0x24>

	/* Place the event list item of the TCB in the appropriate event list.
	This is placed in the list in priority order so the highest priority task
	is the first to be woken by the event.  The queue that contains the event
	list is locked, preventing simultaneous access from interrupts. */
	vListInsert( pxEventList, &( pxCurrentTCB->xEventListItem ) );
 80090a0:	4b07      	ldr	r3, [pc, #28]	@ (80090c0 <vTaskPlaceOnEventList+0x48>)
 80090a2:	681b      	ldr	r3, [r3, #0]
 80090a4:	3318      	adds	r3, #24
 80090a6:	4619      	mov	r1, r3
 80090a8:	6878      	ldr	r0, [r7, #4]
 80090aa:	f7fe fb0b 	bl	80076c4 <vListInsert>

	prvAddCurrentTaskToDelayedList( xTicksToWait, pdTRUE );
 80090ae:	2101      	movs	r1, #1
 80090b0:	6838      	ldr	r0, [r7, #0]
 80090b2:	f000 fd89 	bl	8009bc8 <prvAddCurrentTaskToDelayedList>
}
 80090b6:	bf00      	nop
 80090b8:	3710      	adds	r7, #16
 80090ba:	46bd      	mov	sp, r7
 80090bc:	bd80      	pop	{r7, pc}
 80090be:	bf00      	nop
 80090c0:	2000149c 	.word	0x2000149c

080090c4 <vTaskPlaceOnEventListRestricted>:
/*-----------------------------------------------------------*/

#if( configUSE_TIMERS == 1 )

	void vTaskPlaceOnEventListRestricted( List_t * const pxEventList, TickType_t xTicksToWait, const BaseType_t xWaitIndefinitely )
	{
 80090c4:	b580      	push	{r7, lr}
 80090c6:	b086      	sub	sp, #24
 80090c8:	af00      	add	r7, sp, #0
 80090ca:	60f8      	str	r0, [r7, #12]
 80090cc:	60b9      	str	r1, [r7, #8]
 80090ce:	607a      	str	r2, [r7, #4]
		configASSERT( pxEventList );
 80090d0:	68fb      	ldr	r3, [r7, #12]
 80090d2:	2b00      	cmp	r3, #0
 80090d4:	d10b      	bne.n	80090ee <vTaskPlaceOnEventListRestricted+0x2a>
	__asm volatile
 80090d6:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80090da:	f383 8811 	msr	BASEPRI, r3
 80090de:	f3bf 8f6f 	isb	sy
 80090e2:	f3bf 8f4f 	dsb	sy
 80090e6:	617b      	str	r3, [r7, #20]
}
 80090e8:	bf00      	nop
 80090ea:	bf00      	nop
 80090ec:	e7fd      	b.n	80090ea <vTaskPlaceOnEventListRestricted+0x26>

		/* Place the event list item of the TCB in the appropriate event list.
		In this case it is assume that this is the only task that is going to
		be waiting on this event list, so the faster vListInsertEnd() function
		can be used in place of vListInsert. */
		vListInsertEnd( pxEventList, &( pxCurrentTCB->xEventListItem ) );
 80090ee:	4b0a      	ldr	r3, [pc, #40]	@ (8009118 <vTaskPlaceOnEventListRestricted+0x54>)
 80090f0:	681b      	ldr	r3, [r3, #0]
 80090f2:	3318      	adds	r3, #24
 80090f4:	4619      	mov	r1, r3
 80090f6:	68f8      	ldr	r0, [r7, #12]
 80090f8:	f7fe fac1 	bl	800767e <vListInsertEnd>

		/* If the task should block indefinitely then set the block time to a
		value that will be recognised as an indefinite delay inside the
		prvAddCurrentTaskToDelayedList() function. */
		if( xWaitIndefinitely != pdFALSE )
 80090fc:	687b      	ldr	r3, [r7, #4]
 80090fe:	2b00      	cmp	r3, #0
 8009100:	d002      	beq.n	8009108 <vTaskPlaceOnEventListRestricted+0x44>
		{
			xTicksToWait = portMAX_DELAY;
 8009102:	f04f 33ff 	mov.w	r3, #4294967295
 8009106:	60bb      	str	r3, [r7, #8]
		}

		traceTASK_DELAY_UNTIL( ( xTickCount + xTicksToWait ) );
		prvAddCurrentTaskToDelayedList( xTicksToWait, xWaitIndefinitely );
 8009108:	6879      	ldr	r1, [r7, #4]
 800910a:	68b8      	ldr	r0, [r7, #8]
 800910c:	f000 fd5c 	bl	8009bc8 <prvAddCurrentTaskToDelayedList>
	}
 8009110:	bf00      	nop
 8009112:	3718      	adds	r7, #24
 8009114:	46bd      	mov	sp, r7
 8009116:	bd80      	pop	{r7, pc}
 8009118:	2000149c 	.word	0x2000149c

0800911c <xTaskRemoveFromEventList>:

#endif /* configUSE_TIMERS */
/*-----------------------------------------------------------*/

BaseType_t xTaskRemoveFromEventList( const List_t * const pxEventList )
{
 800911c:	b580      	push	{r7, lr}
 800911e:	b086      	sub	sp, #24
 8009120:	af00      	add	r7, sp, #0
 8009122:	6078      	str	r0, [r7, #4]
	get called - the lock count on the queue will get modified instead.  This
	means exclusive access to the event list is guaranteed here.

	This function assumes that a check has already been made to ensure that
	pxEventList is not empty. */
	pxUnblockedTCB = listGET_OWNER_OF_HEAD_ENTRY( pxEventList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8009124:	687b      	ldr	r3, [r7, #4]
 8009126:	68db      	ldr	r3, [r3, #12]
 8009128:	68db      	ldr	r3, [r3, #12]
 800912a:	613b      	str	r3, [r7, #16]
	configASSERT( pxUnblockedTCB );
 800912c:	693b      	ldr	r3, [r7, #16]
 800912e:	2b00      	cmp	r3, #0
 8009130:	d10b      	bne.n	800914a <xTaskRemoveFromEventList+0x2e>
	__asm volatile
 8009132:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8009136:	f383 8811 	msr	BASEPRI, r3
 800913a:	f3bf 8f6f 	isb	sy
 800913e:	f3bf 8f4f 	dsb	sy
 8009142:	60fb      	str	r3, [r7, #12]
}
 8009144:	bf00      	nop
 8009146:	bf00      	nop
 8009148:	e7fd      	b.n	8009146 <xTaskRemoveFromEventList+0x2a>
	( void ) uxListRemove( &( pxUnblockedTCB->xEventListItem ) );
 800914a:	693b      	ldr	r3, [r7, #16]
 800914c:	3318      	adds	r3, #24
 800914e:	4618      	mov	r0, r3
 8009150:	f7fe faf0 	bl	8007734 <uxListRemove>

	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8009154:	4b1d      	ldr	r3, [pc, #116]	@ (80091cc <xTaskRemoveFromEventList+0xb0>)
 8009156:	681b      	ldr	r3, [r3, #0]
 8009158:	2b00      	cmp	r3, #0
 800915a:	d11d      	bne.n	8009198 <xTaskRemoveFromEventList+0x7c>
	{
		( void ) uxListRemove( &( pxUnblockedTCB->xStateListItem ) );
 800915c:	693b      	ldr	r3, [r7, #16]
 800915e:	3304      	adds	r3, #4
 8009160:	4618      	mov	r0, r3
 8009162:	f7fe fae7 	bl	8007734 <uxListRemove>
		prvAddTaskToReadyList( pxUnblockedTCB );
 8009166:	693b      	ldr	r3, [r7, #16]
 8009168:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800916a:	4b19      	ldr	r3, [pc, #100]	@ (80091d0 <xTaskRemoveFromEventList+0xb4>)
 800916c:	681b      	ldr	r3, [r3, #0]
 800916e:	429a      	cmp	r2, r3
 8009170:	d903      	bls.n	800917a <xTaskRemoveFromEventList+0x5e>
 8009172:	693b      	ldr	r3, [r7, #16]
 8009174:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8009176:	4a16      	ldr	r2, [pc, #88]	@ (80091d0 <xTaskRemoveFromEventList+0xb4>)
 8009178:	6013      	str	r3, [r2, #0]
 800917a:	693b      	ldr	r3, [r7, #16]
 800917c:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800917e:	4613      	mov	r3, r2
 8009180:	009b      	lsls	r3, r3, #2
 8009182:	4413      	add	r3, r2
 8009184:	009b      	lsls	r3, r3, #2
 8009186:	4a13      	ldr	r2, [pc, #76]	@ (80091d4 <xTaskRemoveFromEventList+0xb8>)
 8009188:	441a      	add	r2, r3
 800918a:	693b      	ldr	r3, [r7, #16]
 800918c:	3304      	adds	r3, #4
 800918e:	4619      	mov	r1, r3
 8009190:	4610      	mov	r0, r2
 8009192:	f7fe fa74 	bl	800767e <vListInsertEnd>
 8009196:	e005      	b.n	80091a4 <xTaskRemoveFromEventList+0x88>
	}
	else
	{
		/* The delayed and ready lists cannot be accessed, so hold this task
		pending until the scheduler is resumed. */
		vListInsertEnd( &( xPendingReadyList ), &( pxUnblockedTCB->xEventListItem ) );
 8009198:	693b      	ldr	r3, [r7, #16]
 800919a:	3318      	adds	r3, #24
 800919c:	4619      	mov	r1, r3
 800919e:	480e      	ldr	r0, [pc, #56]	@ (80091d8 <xTaskRemoveFromEventList+0xbc>)
 80091a0:	f7fe fa6d 	bl	800767e <vListInsertEnd>
	}

	if( pxUnblockedTCB->uxPriority > pxCurrentTCB->uxPriority )
 80091a4:	693b      	ldr	r3, [r7, #16]
 80091a6:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80091a8:	4b0c      	ldr	r3, [pc, #48]	@ (80091dc <xTaskRemoveFromEventList+0xc0>)
 80091aa:	681b      	ldr	r3, [r3, #0]
 80091ac:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80091ae:	429a      	cmp	r2, r3
 80091b0:	d905      	bls.n	80091be <xTaskRemoveFromEventList+0xa2>
	{
		/* Return true if the task removed from the event list has a higher
		priority than the calling task.  This allows the calling task to know if
		it should force a context switch now. */
		xReturn = pdTRUE;
 80091b2:	2301      	movs	r3, #1
 80091b4:	617b      	str	r3, [r7, #20]

		/* Mark that a yield is pending in case the user is not using the
		"xHigherPriorityTaskWoken" parameter to an ISR safe FreeRTOS function. */
		xYieldPending = pdTRUE;
 80091b6:	4b0a      	ldr	r3, [pc, #40]	@ (80091e0 <xTaskRemoveFromEventList+0xc4>)
 80091b8:	2201      	movs	r2, #1
 80091ba:	601a      	str	r2, [r3, #0]
 80091bc:	e001      	b.n	80091c2 <xTaskRemoveFromEventList+0xa6>
	}
	else
	{
		xReturn = pdFALSE;
 80091be:	2300      	movs	r3, #0
 80091c0:	617b      	str	r3, [r7, #20]
	}

	return xReturn;
 80091c2:	697b      	ldr	r3, [r7, #20]
}
 80091c4:	4618      	mov	r0, r3
 80091c6:	3718      	adds	r7, #24
 80091c8:	46bd      	mov	sp, r7
 80091ca:	bd80      	pop	{r7, pc}
 80091cc:	20001998 	.word	0x20001998
 80091d0:	20001978 	.word	0x20001978
 80091d4:	200014a0 	.word	0x200014a0
 80091d8:	20001930 	.word	0x20001930
 80091dc:	2000149c 	.word	0x2000149c
 80091e0:	20001984 	.word	0x20001984

080091e4 <vTaskInternalSetTimeOutState>:
	taskEXIT_CRITICAL();
}
/*-----------------------------------------------------------*/

void vTaskInternalSetTimeOutState( TimeOut_t * const pxTimeOut )
{
 80091e4:	b480      	push	{r7}
 80091e6:	b083      	sub	sp, #12
 80091e8:	af00      	add	r7, sp, #0
 80091ea:	6078      	str	r0, [r7, #4]
	/* For internal use only as it does not use a critical section. */
	pxTimeOut->xOverflowCount = xNumOfOverflows;
 80091ec:	4b06      	ldr	r3, [pc, #24]	@ (8009208 <vTaskInternalSetTimeOutState+0x24>)
 80091ee:	681a      	ldr	r2, [r3, #0]
 80091f0:	687b      	ldr	r3, [r7, #4]
 80091f2:	601a      	str	r2, [r3, #0]
	pxTimeOut->xTimeOnEntering = xTickCount;
 80091f4:	4b05      	ldr	r3, [pc, #20]	@ (800920c <vTaskInternalSetTimeOutState+0x28>)
 80091f6:	681a      	ldr	r2, [r3, #0]
 80091f8:	687b      	ldr	r3, [r7, #4]
 80091fa:	605a      	str	r2, [r3, #4]
}
 80091fc:	bf00      	nop
 80091fe:	370c      	adds	r7, #12
 8009200:	46bd      	mov	sp, r7
 8009202:	bc80      	pop	{r7}
 8009204:	4770      	bx	lr
 8009206:	bf00      	nop
 8009208:	20001988 	.word	0x20001988
 800920c:	20001974 	.word	0x20001974

08009210 <xTaskCheckForTimeOut>:
/*-----------------------------------------------------------*/

BaseType_t xTaskCheckForTimeOut( TimeOut_t * const pxTimeOut, TickType_t * const pxTicksToWait )
{
 8009210:	b580      	push	{r7, lr}
 8009212:	b088      	sub	sp, #32
 8009214:	af00      	add	r7, sp, #0
 8009216:	6078      	str	r0, [r7, #4]
 8009218:	6039      	str	r1, [r7, #0]
BaseType_t xReturn;

	configASSERT( pxTimeOut );
 800921a:	687b      	ldr	r3, [r7, #4]
 800921c:	2b00      	cmp	r3, #0
 800921e:	d10b      	bne.n	8009238 <xTaskCheckForTimeOut+0x28>
	__asm volatile
 8009220:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8009224:	f383 8811 	msr	BASEPRI, r3
 8009228:	f3bf 8f6f 	isb	sy
 800922c:	f3bf 8f4f 	dsb	sy
 8009230:	613b      	str	r3, [r7, #16]
}
 8009232:	bf00      	nop
 8009234:	bf00      	nop
 8009236:	e7fd      	b.n	8009234 <xTaskCheckForTimeOut+0x24>
	configASSERT( pxTicksToWait );
 8009238:	683b      	ldr	r3, [r7, #0]
 800923a:	2b00      	cmp	r3, #0
 800923c:	d10b      	bne.n	8009256 <xTaskCheckForTimeOut+0x46>
	__asm volatile
 800923e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8009242:	f383 8811 	msr	BASEPRI, r3
 8009246:	f3bf 8f6f 	isb	sy
 800924a:	f3bf 8f4f 	dsb	sy
 800924e:	60fb      	str	r3, [r7, #12]
}
 8009250:	bf00      	nop
 8009252:	bf00      	nop
 8009254:	e7fd      	b.n	8009252 <xTaskCheckForTimeOut+0x42>

	taskENTER_CRITICAL();
 8009256:	f001 f9b1 	bl	800a5bc <vPortEnterCritical>
	{
		/* Minor optimisation.  The tick count cannot change in this block. */
		const TickType_t xConstTickCount = xTickCount;
 800925a:	4b1d      	ldr	r3, [pc, #116]	@ (80092d0 <xTaskCheckForTimeOut+0xc0>)
 800925c:	681b      	ldr	r3, [r3, #0]
 800925e:	61bb      	str	r3, [r7, #24]
		const TickType_t xElapsedTime = xConstTickCount - pxTimeOut->xTimeOnEntering;
 8009260:	687b      	ldr	r3, [r7, #4]
 8009262:	685b      	ldr	r3, [r3, #4]
 8009264:	69ba      	ldr	r2, [r7, #24]
 8009266:	1ad3      	subs	r3, r2, r3
 8009268:	617b      	str	r3, [r7, #20]
			}
			else
		#endif

		#if ( INCLUDE_vTaskSuspend == 1 )
			if( *pxTicksToWait == portMAX_DELAY )
 800926a:	683b      	ldr	r3, [r7, #0]
 800926c:	681b      	ldr	r3, [r3, #0]
 800926e:	f1b3 3fff 	cmp.w	r3, #4294967295
 8009272:	d102      	bne.n	800927a <xTaskCheckForTimeOut+0x6a>
			{
				/* If INCLUDE_vTaskSuspend is set to 1 and the block time
				specified is the maximum block time then the task should block
				indefinitely, and therefore never time out. */
				xReturn = pdFALSE;
 8009274:	2300      	movs	r3, #0
 8009276:	61fb      	str	r3, [r7, #28]
 8009278:	e023      	b.n	80092c2 <xTaskCheckForTimeOut+0xb2>
			}
			else
		#endif

		if( ( xNumOfOverflows != pxTimeOut->xOverflowCount ) && ( xConstTickCount >= pxTimeOut->xTimeOnEntering ) ) /*lint !e525 Indentation preferred as is to make code within pre-processor directives clearer. */
 800927a:	687b      	ldr	r3, [r7, #4]
 800927c:	681a      	ldr	r2, [r3, #0]
 800927e:	4b15      	ldr	r3, [pc, #84]	@ (80092d4 <xTaskCheckForTimeOut+0xc4>)
 8009280:	681b      	ldr	r3, [r3, #0]
 8009282:	429a      	cmp	r2, r3
 8009284:	d007      	beq.n	8009296 <xTaskCheckForTimeOut+0x86>
 8009286:	687b      	ldr	r3, [r7, #4]
 8009288:	685b      	ldr	r3, [r3, #4]
 800928a:	69ba      	ldr	r2, [r7, #24]
 800928c:	429a      	cmp	r2, r3
 800928e:	d302      	bcc.n	8009296 <xTaskCheckForTimeOut+0x86>
			/* The tick count is greater than the time at which
			vTaskSetTimeout() was called, but has also overflowed since
			vTaskSetTimeOut() was called.  It must have wrapped all the way
			around and gone past again. This passed since vTaskSetTimeout()
			was called. */
			xReturn = pdTRUE;
 8009290:	2301      	movs	r3, #1
 8009292:	61fb      	str	r3, [r7, #28]
 8009294:	e015      	b.n	80092c2 <xTaskCheckForTimeOut+0xb2>
		}
		else if( xElapsedTime < *pxTicksToWait ) /*lint !e961 Explicit casting is only redundant with some compilers, whereas others require it to prevent integer conversion errors. */
 8009296:	683b      	ldr	r3, [r7, #0]
 8009298:	681b      	ldr	r3, [r3, #0]
 800929a:	697a      	ldr	r2, [r7, #20]
 800929c:	429a      	cmp	r2, r3
 800929e:	d20b      	bcs.n	80092b8 <xTaskCheckForTimeOut+0xa8>
		{
			/* Not a genuine timeout. Adjust parameters for time remaining. */
			*pxTicksToWait -= xElapsedTime;
 80092a0:	683b      	ldr	r3, [r7, #0]
 80092a2:	681a      	ldr	r2, [r3, #0]
 80092a4:	697b      	ldr	r3, [r7, #20]
 80092a6:	1ad2      	subs	r2, r2, r3
 80092a8:	683b      	ldr	r3, [r7, #0]
 80092aa:	601a      	str	r2, [r3, #0]
			vTaskInternalSetTimeOutState( pxTimeOut );
 80092ac:	6878      	ldr	r0, [r7, #4]
 80092ae:	f7ff ff99 	bl	80091e4 <vTaskInternalSetTimeOutState>
			xReturn = pdFALSE;
 80092b2:	2300      	movs	r3, #0
 80092b4:	61fb      	str	r3, [r7, #28]
 80092b6:	e004      	b.n	80092c2 <xTaskCheckForTimeOut+0xb2>
		}
		else
		{
			*pxTicksToWait = 0;
 80092b8:	683b      	ldr	r3, [r7, #0]
 80092ba:	2200      	movs	r2, #0
 80092bc:	601a      	str	r2, [r3, #0]
			xReturn = pdTRUE;
 80092be:	2301      	movs	r3, #1
 80092c0:	61fb      	str	r3, [r7, #28]
		}
	}
	taskEXIT_CRITICAL();
 80092c2:	f001 f9ab 	bl	800a61c <vPortExitCritical>

	return xReturn;
 80092c6:	69fb      	ldr	r3, [r7, #28]
}
 80092c8:	4618      	mov	r0, r3
 80092ca:	3720      	adds	r7, #32
 80092cc:	46bd      	mov	sp, r7
 80092ce:	bd80      	pop	{r7, pc}
 80092d0:	20001974 	.word	0x20001974
 80092d4:	20001988 	.word	0x20001988

080092d8 <vTaskMissedYield>:
/*-----------------------------------------------------------*/

void vTaskMissedYield( void )
{
 80092d8:	b480      	push	{r7}
 80092da:	af00      	add	r7, sp, #0
	xYieldPending = pdTRUE;
 80092dc:	4b03      	ldr	r3, [pc, #12]	@ (80092ec <vTaskMissedYield+0x14>)
 80092de:	2201      	movs	r2, #1
 80092e0:	601a      	str	r2, [r3, #0]
}
 80092e2:	bf00      	nop
 80092e4:	46bd      	mov	sp, r7
 80092e6:	bc80      	pop	{r7}
 80092e8:	4770      	bx	lr
 80092ea:	bf00      	nop
 80092ec:	20001984 	.word	0x20001984

080092f0 <prvIdleTask>:
 *
 * void prvIdleTask( void *pvParameters );
 *
 */
static portTASK_FUNCTION( prvIdleTask, pvParameters )
{
 80092f0:	b580      	push	{r7, lr}
 80092f2:	b082      	sub	sp, #8
 80092f4:	af00      	add	r7, sp, #0
 80092f6:	6078      	str	r0, [r7, #4]

	for( ;; )
	{
		/* See if any tasks have deleted themselves - if so then the idle task
		is responsible for freeing the deleted task's TCB and stack. */
		prvCheckTasksWaitingTermination();
 80092f8:	f000 f852 	bl	80093a0 <prvCheckTasksWaitingTermination>

			A critical region is not required here as we are just reading from
			the list, and an occasional incorrect value will not matter.  If
			the ready list at the idle priority contains more than one task
			then a task other than the idle task is ready to execute. */
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ tskIDLE_PRIORITY ] ) ) > ( UBaseType_t ) 1 )
 80092fc:	4b06      	ldr	r3, [pc, #24]	@ (8009318 <prvIdleTask+0x28>)
 80092fe:	681b      	ldr	r3, [r3, #0]
 8009300:	2b01      	cmp	r3, #1
 8009302:	d9f9      	bls.n	80092f8 <prvIdleTask+0x8>
			{
				taskYIELD();
 8009304:	4b05      	ldr	r3, [pc, #20]	@ (800931c <prvIdleTask+0x2c>)
 8009306:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800930a:	601a      	str	r2, [r3, #0]
 800930c:	f3bf 8f4f 	dsb	sy
 8009310:	f3bf 8f6f 	isb	sy
		prvCheckTasksWaitingTermination();
 8009314:	e7f0      	b.n	80092f8 <prvIdleTask+0x8>
 8009316:	bf00      	nop
 8009318:	200014a0 	.word	0x200014a0
 800931c:	e000ed04 	.word	0xe000ed04

08009320 <prvInitialiseTaskLists>:

#endif /* portUSING_MPU_WRAPPERS */
/*-----------------------------------------------------------*/

static void prvInitialiseTaskLists( void )
{
 8009320:	b580      	push	{r7, lr}
 8009322:	b082      	sub	sp, #8
 8009324:	af00      	add	r7, sp, #0
UBaseType_t uxPriority;

	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 8009326:	2300      	movs	r3, #0
 8009328:	607b      	str	r3, [r7, #4]
 800932a:	e00c      	b.n	8009346 <prvInitialiseTaskLists+0x26>
	{
		vListInitialise( &( pxReadyTasksLists[ uxPriority ] ) );
 800932c:	687a      	ldr	r2, [r7, #4]
 800932e:	4613      	mov	r3, r2
 8009330:	009b      	lsls	r3, r3, #2
 8009332:	4413      	add	r3, r2
 8009334:	009b      	lsls	r3, r3, #2
 8009336:	4a12      	ldr	r2, [pc, #72]	@ (8009380 <prvInitialiseTaskLists+0x60>)
 8009338:	4413      	add	r3, r2
 800933a:	4618      	mov	r0, r3
 800933c:	f7fe f974 	bl	8007628 <vListInitialise>
	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 8009340:	687b      	ldr	r3, [r7, #4]
 8009342:	3301      	adds	r3, #1
 8009344:	607b      	str	r3, [r7, #4]
 8009346:	687b      	ldr	r3, [r7, #4]
 8009348:	2b37      	cmp	r3, #55	@ 0x37
 800934a:	d9ef      	bls.n	800932c <prvInitialiseTaskLists+0xc>
	}

	vListInitialise( &xDelayedTaskList1 );
 800934c:	480d      	ldr	r0, [pc, #52]	@ (8009384 <prvInitialiseTaskLists+0x64>)
 800934e:	f7fe f96b 	bl	8007628 <vListInitialise>
	vListInitialise( &xDelayedTaskList2 );
 8009352:	480d      	ldr	r0, [pc, #52]	@ (8009388 <prvInitialiseTaskLists+0x68>)
 8009354:	f7fe f968 	bl	8007628 <vListInitialise>
	vListInitialise( &xPendingReadyList );
 8009358:	480c      	ldr	r0, [pc, #48]	@ (800938c <prvInitialiseTaskLists+0x6c>)
 800935a:	f7fe f965 	bl	8007628 <vListInitialise>

	#if ( INCLUDE_vTaskDelete == 1 )
	{
		vListInitialise( &xTasksWaitingTermination );
 800935e:	480c      	ldr	r0, [pc, #48]	@ (8009390 <prvInitialiseTaskLists+0x70>)
 8009360:	f7fe f962 	bl	8007628 <vListInitialise>
	}
	#endif /* INCLUDE_vTaskDelete */

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		vListInitialise( &xSuspendedTaskList );
 8009364:	480b      	ldr	r0, [pc, #44]	@ (8009394 <prvInitialiseTaskLists+0x74>)
 8009366:	f7fe f95f 	bl	8007628 <vListInitialise>
	}
	#endif /* INCLUDE_vTaskSuspend */

	/* Start with pxDelayedTaskList using list1 and the pxOverflowDelayedTaskList
	using list2. */
	pxDelayedTaskList = &xDelayedTaskList1;
 800936a:	4b0b      	ldr	r3, [pc, #44]	@ (8009398 <prvInitialiseTaskLists+0x78>)
 800936c:	4a05      	ldr	r2, [pc, #20]	@ (8009384 <prvInitialiseTaskLists+0x64>)
 800936e:	601a      	str	r2, [r3, #0]
	pxOverflowDelayedTaskList = &xDelayedTaskList2;
 8009370:	4b0a      	ldr	r3, [pc, #40]	@ (800939c <prvInitialiseTaskLists+0x7c>)
 8009372:	4a05      	ldr	r2, [pc, #20]	@ (8009388 <prvInitialiseTaskLists+0x68>)
 8009374:	601a      	str	r2, [r3, #0]
}
 8009376:	bf00      	nop
 8009378:	3708      	adds	r7, #8
 800937a:	46bd      	mov	sp, r7
 800937c:	bd80      	pop	{r7, pc}
 800937e:	bf00      	nop
 8009380:	200014a0 	.word	0x200014a0
 8009384:	20001900 	.word	0x20001900
 8009388:	20001914 	.word	0x20001914
 800938c:	20001930 	.word	0x20001930
 8009390:	20001944 	.word	0x20001944
 8009394:	2000195c 	.word	0x2000195c
 8009398:	20001928 	.word	0x20001928
 800939c:	2000192c 	.word	0x2000192c

080093a0 <prvCheckTasksWaitingTermination>:
/*-----------------------------------------------------------*/

static void prvCheckTasksWaitingTermination( void )
{
 80093a0:	b580      	push	{r7, lr}
 80093a2:	b082      	sub	sp, #8
 80093a4:	af00      	add	r7, sp, #0
	{
		TCB_t *pxTCB;

		/* uxDeletedTasksWaitingCleanUp is used to prevent taskENTER_CRITICAL()
		being called too often in the idle task. */
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 80093a6:	e019      	b.n	80093dc <prvCheckTasksWaitingTermination+0x3c>
		{
			taskENTER_CRITICAL();
 80093a8:	f001 f908 	bl	800a5bc <vPortEnterCritical>
			{
				pxTCB = listGET_OWNER_OF_HEAD_ENTRY( ( &xTasksWaitingTermination ) ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 80093ac:	4b10      	ldr	r3, [pc, #64]	@ (80093f0 <prvCheckTasksWaitingTermination+0x50>)
 80093ae:	68db      	ldr	r3, [r3, #12]
 80093b0:	68db      	ldr	r3, [r3, #12]
 80093b2:	607b      	str	r3, [r7, #4]
				( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 80093b4:	687b      	ldr	r3, [r7, #4]
 80093b6:	3304      	adds	r3, #4
 80093b8:	4618      	mov	r0, r3
 80093ba:	f7fe f9bb 	bl	8007734 <uxListRemove>
				--uxCurrentNumberOfTasks;
 80093be:	4b0d      	ldr	r3, [pc, #52]	@ (80093f4 <prvCheckTasksWaitingTermination+0x54>)
 80093c0:	681b      	ldr	r3, [r3, #0]
 80093c2:	3b01      	subs	r3, #1
 80093c4:	4a0b      	ldr	r2, [pc, #44]	@ (80093f4 <prvCheckTasksWaitingTermination+0x54>)
 80093c6:	6013      	str	r3, [r2, #0]
				--uxDeletedTasksWaitingCleanUp;
 80093c8:	4b0b      	ldr	r3, [pc, #44]	@ (80093f8 <prvCheckTasksWaitingTermination+0x58>)
 80093ca:	681b      	ldr	r3, [r3, #0]
 80093cc:	3b01      	subs	r3, #1
 80093ce:	4a0a      	ldr	r2, [pc, #40]	@ (80093f8 <prvCheckTasksWaitingTermination+0x58>)
 80093d0:	6013      	str	r3, [r2, #0]
			}
			taskEXIT_CRITICAL();
 80093d2:	f001 f923 	bl	800a61c <vPortExitCritical>

			prvDeleteTCB( pxTCB );
 80093d6:	6878      	ldr	r0, [r7, #4]
 80093d8:	f000 f810 	bl	80093fc <prvDeleteTCB>
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 80093dc:	4b06      	ldr	r3, [pc, #24]	@ (80093f8 <prvCheckTasksWaitingTermination+0x58>)
 80093de:	681b      	ldr	r3, [r3, #0]
 80093e0:	2b00      	cmp	r3, #0
 80093e2:	d1e1      	bne.n	80093a8 <prvCheckTasksWaitingTermination+0x8>
		}
	}
	#endif /* INCLUDE_vTaskDelete */
}
 80093e4:	bf00      	nop
 80093e6:	bf00      	nop
 80093e8:	3708      	adds	r7, #8
 80093ea:	46bd      	mov	sp, r7
 80093ec:	bd80      	pop	{r7, pc}
 80093ee:	bf00      	nop
 80093f0:	20001944 	.word	0x20001944
 80093f4:	20001970 	.word	0x20001970
 80093f8:	20001958 	.word	0x20001958

080093fc <prvDeleteTCB>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelete == 1 )

	static void prvDeleteTCB( TCB_t *pxTCB )
	{
 80093fc:	b580      	push	{r7, lr}
 80093fe:	b084      	sub	sp, #16
 8009400:	af00      	add	r7, sp, #0
 8009402:	6078      	str	r0, [r7, #4]
		to the task to free any memory allocated at the application level.
		See the third party link http://www.nadler.com/embedded/newlibAndFreeRTOS.html
		for additional information. */
		#if ( configUSE_NEWLIB_REENTRANT == 1 )
		{
			_reclaim_reent( &( pxTCB->xNewLib_reent ) );
 8009404:	687b      	ldr	r3, [r7, #4]
 8009406:	3354      	adds	r3, #84	@ 0x54
 8009408:	4618      	mov	r0, r3
 800940a:	f001 fbcd 	bl	800aba8 <_reclaim_reent>
		#elif( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e731 !e9029 Macro has been consolidated for readability reasons. */
		{
			/* The task could have been allocated statically or dynamically, so
			check what was statically allocated before trying to free the
			memory. */
			if( pxTCB->ucStaticallyAllocated == tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB )
 800940e:	687b      	ldr	r3, [r7, #4]
 8009410:	f893 30a5 	ldrb.w	r3, [r3, #165]	@ 0xa5
 8009414:	2b00      	cmp	r3, #0
 8009416:	d108      	bne.n	800942a <prvDeleteTCB+0x2e>
			{
				/* Both the stack and TCB were allocated dynamically, so both
				must be freed. */
				vPortFree( pxTCB->pxStack );
 8009418:	687b      	ldr	r3, [r7, #4]
 800941a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800941c:	4618      	mov	r0, r3
 800941e:	f001 fa9d 	bl	800a95c <vPortFree>
				vPortFree( pxTCB );
 8009422:	6878      	ldr	r0, [r7, #4]
 8009424:	f001 fa9a 	bl	800a95c <vPortFree>
				configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB	);
				mtCOVERAGE_TEST_MARKER();
			}
		}
		#endif /* configSUPPORT_DYNAMIC_ALLOCATION */
	}
 8009428:	e019      	b.n	800945e <prvDeleteTCB+0x62>
			else if( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_ONLY )
 800942a:	687b      	ldr	r3, [r7, #4]
 800942c:	f893 30a5 	ldrb.w	r3, [r3, #165]	@ 0xa5
 8009430:	2b01      	cmp	r3, #1
 8009432:	d103      	bne.n	800943c <prvDeleteTCB+0x40>
				vPortFree( pxTCB );
 8009434:	6878      	ldr	r0, [r7, #4]
 8009436:	f001 fa91 	bl	800a95c <vPortFree>
	}
 800943a:	e010      	b.n	800945e <prvDeleteTCB+0x62>
				configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB	);
 800943c:	687b      	ldr	r3, [r7, #4]
 800943e:	f893 30a5 	ldrb.w	r3, [r3, #165]	@ 0xa5
 8009442:	2b02      	cmp	r3, #2
 8009444:	d00b      	beq.n	800945e <prvDeleteTCB+0x62>
	__asm volatile
 8009446:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800944a:	f383 8811 	msr	BASEPRI, r3
 800944e:	f3bf 8f6f 	isb	sy
 8009452:	f3bf 8f4f 	dsb	sy
 8009456:	60fb      	str	r3, [r7, #12]
}
 8009458:	bf00      	nop
 800945a:	bf00      	nop
 800945c:	e7fd      	b.n	800945a <prvDeleteTCB+0x5e>
	}
 800945e:	bf00      	nop
 8009460:	3710      	adds	r7, #16
 8009462:	46bd      	mov	sp, r7
 8009464:	bd80      	pop	{r7, pc}
	...

08009468 <prvResetNextTaskUnblockTime>:

#endif /* INCLUDE_vTaskDelete */
/*-----------------------------------------------------------*/

static void prvResetNextTaskUnblockTime( void )
{
 8009468:	b480      	push	{r7}
 800946a:	b083      	sub	sp, #12
 800946c:	af00      	add	r7, sp, #0
TCB_t *pxTCB;

	if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 800946e:	4b0c      	ldr	r3, [pc, #48]	@ (80094a0 <prvResetNextTaskUnblockTime+0x38>)
 8009470:	681b      	ldr	r3, [r3, #0]
 8009472:	681b      	ldr	r3, [r3, #0]
 8009474:	2b00      	cmp	r3, #0
 8009476:	d104      	bne.n	8009482 <prvResetNextTaskUnblockTime+0x1a>
	{
		/* The new current delayed list is empty.  Set xNextTaskUnblockTime to
		the maximum possible value so it is	extremely unlikely that the
		if( xTickCount >= xNextTaskUnblockTime ) test will pass until
		there is an item in the delayed list. */
		xNextTaskUnblockTime = portMAX_DELAY;
 8009478:	4b0a      	ldr	r3, [pc, #40]	@ (80094a4 <prvResetNextTaskUnblockTime+0x3c>)
 800947a:	f04f 32ff 	mov.w	r2, #4294967295
 800947e:	601a      	str	r2, [r3, #0]
		which the task at the head of the delayed list should be removed
		from the Blocked state. */
		( pxTCB ) = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
	}
}
 8009480:	e008      	b.n	8009494 <prvResetNextTaskUnblockTime+0x2c>
		( pxTCB ) = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8009482:	4b07      	ldr	r3, [pc, #28]	@ (80094a0 <prvResetNextTaskUnblockTime+0x38>)
 8009484:	681b      	ldr	r3, [r3, #0]
 8009486:	68db      	ldr	r3, [r3, #12]
 8009488:	68db      	ldr	r3, [r3, #12]
 800948a:	607b      	str	r3, [r7, #4]
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
 800948c:	687b      	ldr	r3, [r7, #4]
 800948e:	685b      	ldr	r3, [r3, #4]
 8009490:	4a04      	ldr	r2, [pc, #16]	@ (80094a4 <prvResetNextTaskUnblockTime+0x3c>)
 8009492:	6013      	str	r3, [r2, #0]
}
 8009494:	bf00      	nop
 8009496:	370c      	adds	r7, #12
 8009498:	46bd      	mov	sp, r7
 800949a:	bc80      	pop	{r7}
 800949c:	4770      	bx	lr
 800949e:	bf00      	nop
 80094a0:	20001928 	.word	0x20001928
 80094a4:	20001990 	.word	0x20001990

080094a8 <xTaskGetCurrentTaskHandle>:
/*-----------------------------------------------------------*/

#if ( ( INCLUDE_xTaskGetCurrentTaskHandle == 1 ) || ( configUSE_MUTEXES == 1 ) )

	TaskHandle_t xTaskGetCurrentTaskHandle( void )
	{
 80094a8:	b480      	push	{r7}
 80094aa:	b083      	sub	sp, #12
 80094ac:	af00      	add	r7, sp, #0
	TaskHandle_t xReturn;

		/* A critical section is not required as this is not called from
		an interrupt and the current TCB will always be the same for any
		individual execution thread. */
		xReturn = pxCurrentTCB;
 80094ae:	4b04      	ldr	r3, [pc, #16]	@ (80094c0 <xTaskGetCurrentTaskHandle+0x18>)
 80094b0:	681b      	ldr	r3, [r3, #0]
 80094b2:	607b      	str	r3, [r7, #4]

		return xReturn;
 80094b4:	687b      	ldr	r3, [r7, #4]
	}
 80094b6:	4618      	mov	r0, r3
 80094b8:	370c      	adds	r7, #12
 80094ba:	46bd      	mov	sp, r7
 80094bc:	bc80      	pop	{r7}
 80094be:	4770      	bx	lr
 80094c0:	2000149c 	.word	0x2000149c

080094c4 <xTaskGetSchedulerState>:
/*-----------------------------------------------------------*/

#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )

	BaseType_t xTaskGetSchedulerState( void )
	{
 80094c4:	b480      	push	{r7}
 80094c6:	b083      	sub	sp, #12
 80094c8:	af00      	add	r7, sp, #0
	BaseType_t xReturn;

		if( xSchedulerRunning == pdFALSE )
 80094ca:	4b0b      	ldr	r3, [pc, #44]	@ (80094f8 <xTaskGetSchedulerState+0x34>)
 80094cc:	681b      	ldr	r3, [r3, #0]
 80094ce:	2b00      	cmp	r3, #0
 80094d0:	d102      	bne.n	80094d8 <xTaskGetSchedulerState+0x14>
		{
			xReturn = taskSCHEDULER_NOT_STARTED;
 80094d2:	2301      	movs	r3, #1
 80094d4:	607b      	str	r3, [r7, #4]
 80094d6:	e008      	b.n	80094ea <xTaskGetSchedulerState+0x26>
		}
		else
		{
			if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 80094d8:	4b08      	ldr	r3, [pc, #32]	@ (80094fc <xTaskGetSchedulerState+0x38>)
 80094da:	681b      	ldr	r3, [r3, #0]
 80094dc:	2b00      	cmp	r3, #0
 80094de:	d102      	bne.n	80094e6 <xTaskGetSchedulerState+0x22>
			{
				xReturn = taskSCHEDULER_RUNNING;
 80094e0:	2302      	movs	r3, #2
 80094e2:	607b      	str	r3, [r7, #4]
 80094e4:	e001      	b.n	80094ea <xTaskGetSchedulerState+0x26>
			}
			else
			{
				xReturn = taskSCHEDULER_SUSPENDED;
 80094e6:	2300      	movs	r3, #0
 80094e8:	607b      	str	r3, [r7, #4]
			}
		}

		return xReturn;
 80094ea:	687b      	ldr	r3, [r7, #4]
	}
 80094ec:	4618      	mov	r0, r3
 80094ee:	370c      	adds	r7, #12
 80094f0:	46bd      	mov	sp, r7
 80094f2:	bc80      	pop	{r7}
 80094f4:	4770      	bx	lr
 80094f6:	bf00      	nop
 80094f8:	2000197c 	.word	0x2000197c
 80094fc:	20001998 	.word	0x20001998

08009500 <xTaskPriorityInherit>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	BaseType_t xTaskPriorityInherit( TaskHandle_t const pxMutexHolder )
	{
 8009500:	b580      	push	{r7, lr}
 8009502:	b084      	sub	sp, #16
 8009504:	af00      	add	r7, sp, #0
 8009506:	6078      	str	r0, [r7, #4]
	TCB_t * const pxMutexHolderTCB = pxMutexHolder;
 8009508:	687b      	ldr	r3, [r7, #4]
 800950a:	60bb      	str	r3, [r7, #8]
	BaseType_t xReturn = pdFALSE;
 800950c:	2300      	movs	r3, #0
 800950e:	60fb      	str	r3, [r7, #12]

		/* If the mutex was given back by an interrupt while the queue was
		locked then the mutex holder might now be NULL.  _RB_ Is this still
		needed as interrupts can no longer use mutexes? */
		if( pxMutexHolder != NULL )
 8009510:	687b      	ldr	r3, [r7, #4]
 8009512:	2b00      	cmp	r3, #0
 8009514:	d051      	beq.n	80095ba <xTaskPriorityInherit+0xba>
		{
			/* If the holder of the mutex has a priority below the priority of
			the task attempting to obtain the mutex then it will temporarily
			inherit the priority of the task attempting to obtain the mutex. */
			if( pxMutexHolderTCB->uxPriority < pxCurrentTCB->uxPriority )
 8009516:	68bb      	ldr	r3, [r7, #8]
 8009518:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800951a:	4b2a      	ldr	r3, [pc, #168]	@ (80095c4 <xTaskPriorityInherit+0xc4>)
 800951c:	681b      	ldr	r3, [r3, #0]
 800951e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8009520:	429a      	cmp	r2, r3
 8009522:	d241      	bcs.n	80095a8 <xTaskPriorityInherit+0xa8>
			{
				/* Adjust the mutex holder state to account for its new
				priority.  Only reset the event list item value if the value is
				not being used for anything else. */
				if( ( listGET_LIST_ITEM_VALUE( &( pxMutexHolderTCB->xEventListItem ) ) & taskEVENT_LIST_ITEM_VALUE_IN_USE ) == 0UL )
 8009524:	68bb      	ldr	r3, [r7, #8]
 8009526:	699b      	ldr	r3, [r3, #24]
 8009528:	2b00      	cmp	r3, #0
 800952a:	db06      	blt.n	800953a <xTaskPriorityInherit+0x3a>
				{
					listSET_LIST_ITEM_VALUE( &( pxMutexHolderTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) pxCurrentTCB->uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 800952c:	4b25      	ldr	r3, [pc, #148]	@ (80095c4 <xTaskPriorityInherit+0xc4>)
 800952e:	681b      	ldr	r3, [r3, #0]
 8009530:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8009532:	f1c3 0238 	rsb	r2, r3, #56	@ 0x38
 8009536:	68bb      	ldr	r3, [r7, #8]
 8009538:	619a      	str	r2, [r3, #24]
					mtCOVERAGE_TEST_MARKER();
				}

				/* If the task being modified is in the ready state it will need
				to be moved into a new list. */
				if( listIS_CONTAINED_WITHIN( &( pxReadyTasksLists[ pxMutexHolderTCB->uxPriority ] ), &( pxMutexHolderTCB->xStateListItem ) ) != pdFALSE )
 800953a:	68bb      	ldr	r3, [r7, #8]
 800953c:	6959      	ldr	r1, [r3, #20]
 800953e:	68bb      	ldr	r3, [r7, #8]
 8009540:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8009542:	4613      	mov	r3, r2
 8009544:	009b      	lsls	r3, r3, #2
 8009546:	4413      	add	r3, r2
 8009548:	009b      	lsls	r3, r3, #2
 800954a:	4a1f      	ldr	r2, [pc, #124]	@ (80095c8 <xTaskPriorityInherit+0xc8>)
 800954c:	4413      	add	r3, r2
 800954e:	4299      	cmp	r1, r3
 8009550:	d122      	bne.n	8009598 <xTaskPriorityInherit+0x98>
				{
					if( uxListRemove( &( pxMutexHolderTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 8009552:	68bb      	ldr	r3, [r7, #8]
 8009554:	3304      	adds	r3, #4
 8009556:	4618      	mov	r0, r3
 8009558:	f7fe f8ec 	bl	8007734 <uxListRemove>
					{
						mtCOVERAGE_TEST_MARKER();
					}

					/* Inherit the priority before being moved into the new list. */
					pxMutexHolderTCB->uxPriority = pxCurrentTCB->uxPriority;
 800955c:	4b19      	ldr	r3, [pc, #100]	@ (80095c4 <xTaskPriorityInherit+0xc4>)
 800955e:	681b      	ldr	r3, [r3, #0]
 8009560:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8009562:	68bb      	ldr	r3, [r7, #8]
 8009564:	62da      	str	r2, [r3, #44]	@ 0x2c
					prvAddTaskToReadyList( pxMutexHolderTCB );
 8009566:	68bb      	ldr	r3, [r7, #8]
 8009568:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800956a:	4b18      	ldr	r3, [pc, #96]	@ (80095cc <xTaskPriorityInherit+0xcc>)
 800956c:	681b      	ldr	r3, [r3, #0]
 800956e:	429a      	cmp	r2, r3
 8009570:	d903      	bls.n	800957a <xTaskPriorityInherit+0x7a>
 8009572:	68bb      	ldr	r3, [r7, #8]
 8009574:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8009576:	4a15      	ldr	r2, [pc, #84]	@ (80095cc <xTaskPriorityInherit+0xcc>)
 8009578:	6013      	str	r3, [r2, #0]
 800957a:	68bb      	ldr	r3, [r7, #8]
 800957c:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800957e:	4613      	mov	r3, r2
 8009580:	009b      	lsls	r3, r3, #2
 8009582:	4413      	add	r3, r2
 8009584:	009b      	lsls	r3, r3, #2
 8009586:	4a10      	ldr	r2, [pc, #64]	@ (80095c8 <xTaskPriorityInherit+0xc8>)
 8009588:	441a      	add	r2, r3
 800958a:	68bb      	ldr	r3, [r7, #8]
 800958c:	3304      	adds	r3, #4
 800958e:	4619      	mov	r1, r3
 8009590:	4610      	mov	r0, r2
 8009592:	f7fe f874 	bl	800767e <vListInsertEnd>
 8009596:	e004      	b.n	80095a2 <xTaskPriorityInherit+0xa2>
				}
				else
				{
					/* Just inherit the priority. */
					pxMutexHolderTCB->uxPriority = pxCurrentTCB->uxPriority;
 8009598:	4b0a      	ldr	r3, [pc, #40]	@ (80095c4 <xTaskPriorityInherit+0xc4>)
 800959a:	681b      	ldr	r3, [r3, #0]
 800959c:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800959e:	68bb      	ldr	r3, [r7, #8]
 80095a0:	62da      	str	r2, [r3, #44]	@ 0x2c
				}

				traceTASK_PRIORITY_INHERIT( pxMutexHolderTCB, pxCurrentTCB->uxPriority );

				/* Inheritance occurred. */
				xReturn = pdTRUE;
 80095a2:	2301      	movs	r3, #1
 80095a4:	60fb      	str	r3, [r7, #12]
 80095a6:	e008      	b.n	80095ba <xTaskPriorityInherit+0xba>
			}
			else
			{
				if( pxMutexHolderTCB->uxBasePriority < pxCurrentTCB->uxPriority )
 80095a8:	68bb      	ldr	r3, [r7, #8]
 80095aa:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 80095ac:	4b05      	ldr	r3, [pc, #20]	@ (80095c4 <xTaskPriorityInherit+0xc4>)
 80095ae:	681b      	ldr	r3, [r3, #0]
 80095b0:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80095b2:	429a      	cmp	r2, r3
 80095b4:	d201      	bcs.n	80095ba <xTaskPriorityInherit+0xba>
					current priority of the mutex holder is not lower than the
					priority of the task attempting to take the mutex.
					Therefore the mutex holder must have already inherited a
					priority, but inheritance would have occurred if that had
					not been the case. */
					xReturn = pdTRUE;
 80095b6:	2301      	movs	r3, #1
 80095b8:	60fb      	str	r3, [r7, #12]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		return xReturn;
 80095ba:	68fb      	ldr	r3, [r7, #12]
	}
 80095bc:	4618      	mov	r0, r3
 80095be:	3710      	adds	r7, #16
 80095c0:	46bd      	mov	sp, r7
 80095c2:	bd80      	pop	{r7, pc}
 80095c4:	2000149c 	.word	0x2000149c
 80095c8:	200014a0 	.word	0x200014a0
 80095cc:	20001978 	.word	0x20001978

080095d0 <xTaskPriorityDisinherit>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	BaseType_t xTaskPriorityDisinherit( TaskHandle_t const pxMutexHolder )
	{
 80095d0:	b580      	push	{r7, lr}
 80095d2:	b086      	sub	sp, #24
 80095d4:	af00      	add	r7, sp, #0
 80095d6:	6078      	str	r0, [r7, #4]
	TCB_t * const pxTCB = pxMutexHolder;
 80095d8:	687b      	ldr	r3, [r7, #4]
 80095da:	613b      	str	r3, [r7, #16]
	BaseType_t xReturn = pdFALSE;
 80095dc:	2300      	movs	r3, #0
 80095de:	617b      	str	r3, [r7, #20]

		if( pxMutexHolder != NULL )
 80095e0:	687b      	ldr	r3, [r7, #4]
 80095e2:	2b00      	cmp	r3, #0
 80095e4:	d058      	beq.n	8009698 <xTaskPriorityDisinherit+0xc8>
		{
			/* A task can only have an inherited priority if it holds the mutex.
			If the mutex is held by a task then it cannot be given from an
			interrupt, and if a mutex is given by the holding task then it must
			be the running state task. */
			configASSERT( pxTCB == pxCurrentTCB );
 80095e6:	4b2f      	ldr	r3, [pc, #188]	@ (80096a4 <xTaskPriorityDisinherit+0xd4>)
 80095e8:	681b      	ldr	r3, [r3, #0]
 80095ea:	693a      	ldr	r2, [r7, #16]
 80095ec:	429a      	cmp	r2, r3
 80095ee:	d00b      	beq.n	8009608 <xTaskPriorityDisinherit+0x38>
	__asm volatile
 80095f0:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80095f4:	f383 8811 	msr	BASEPRI, r3
 80095f8:	f3bf 8f6f 	isb	sy
 80095fc:	f3bf 8f4f 	dsb	sy
 8009600:	60fb      	str	r3, [r7, #12]
}
 8009602:	bf00      	nop
 8009604:	bf00      	nop
 8009606:	e7fd      	b.n	8009604 <xTaskPriorityDisinherit+0x34>
			configASSERT( pxTCB->uxMutexesHeld );
 8009608:	693b      	ldr	r3, [r7, #16]
 800960a:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800960c:	2b00      	cmp	r3, #0
 800960e:	d10b      	bne.n	8009628 <xTaskPriorityDisinherit+0x58>
	__asm volatile
 8009610:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8009614:	f383 8811 	msr	BASEPRI, r3
 8009618:	f3bf 8f6f 	isb	sy
 800961c:	f3bf 8f4f 	dsb	sy
 8009620:	60bb      	str	r3, [r7, #8]
}
 8009622:	bf00      	nop
 8009624:	bf00      	nop
 8009626:	e7fd      	b.n	8009624 <xTaskPriorityDisinherit+0x54>
			( pxTCB->uxMutexesHeld )--;
 8009628:	693b      	ldr	r3, [r7, #16]
 800962a:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800962c:	1e5a      	subs	r2, r3, #1
 800962e:	693b      	ldr	r3, [r7, #16]
 8009630:	651a      	str	r2, [r3, #80]	@ 0x50

			/* Has the holder of the mutex inherited the priority of another
			task? */
			if( pxTCB->uxPriority != pxTCB->uxBasePriority )
 8009632:	693b      	ldr	r3, [r7, #16]
 8009634:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8009636:	693b      	ldr	r3, [r7, #16]
 8009638:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800963a:	429a      	cmp	r2, r3
 800963c:	d02c      	beq.n	8009698 <xTaskPriorityDisinherit+0xc8>
			{
				/* Only disinherit if no other mutexes are held. */
				if( pxTCB->uxMutexesHeld == ( UBaseType_t ) 0 )
 800963e:	693b      	ldr	r3, [r7, #16]
 8009640:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8009642:	2b00      	cmp	r3, #0
 8009644:	d128      	bne.n	8009698 <xTaskPriorityDisinherit+0xc8>
					/* A task can only have an inherited priority if it holds
					the mutex.  If the mutex is held by a task then it cannot be
					given from an interrupt, and if a mutex is given by the
					holding task then it must be the running state task.  Remove
					the holding task from the ready/delayed list. */
					if( uxListRemove( &( pxTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 8009646:	693b      	ldr	r3, [r7, #16]
 8009648:	3304      	adds	r3, #4
 800964a:	4618      	mov	r0, r3
 800964c:	f7fe f872 	bl	8007734 <uxListRemove>
					}

					/* Disinherit the priority before adding the task into the
					new	ready list. */
					traceTASK_PRIORITY_DISINHERIT( pxTCB, pxTCB->uxBasePriority );
					pxTCB->uxPriority = pxTCB->uxBasePriority;
 8009650:	693b      	ldr	r3, [r7, #16]
 8009652:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 8009654:	693b      	ldr	r3, [r7, #16]
 8009656:	62da      	str	r2, [r3, #44]	@ 0x2c

					/* Reset the event list item value.  It cannot be in use for
					any other purpose if this task is running, and it must be
					running to give back the mutex. */
					listSET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) pxTCB->uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8009658:	693b      	ldr	r3, [r7, #16]
 800965a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800965c:	f1c3 0238 	rsb	r2, r3, #56	@ 0x38
 8009660:	693b      	ldr	r3, [r7, #16]
 8009662:	619a      	str	r2, [r3, #24]
					prvAddTaskToReadyList( pxTCB );
 8009664:	693b      	ldr	r3, [r7, #16]
 8009666:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8009668:	4b0f      	ldr	r3, [pc, #60]	@ (80096a8 <xTaskPriorityDisinherit+0xd8>)
 800966a:	681b      	ldr	r3, [r3, #0]
 800966c:	429a      	cmp	r2, r3
 800966e:	d903      	bls.n	8009678 <xTaskPriorityDisinherit+0xa8>
 8009670:	693b      	ldr	r3, [r7, #16]
 8009672:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8009674:	4a0c      	ldr	r2, [pc, #48]	@ (80096a8 <xTaskPriorityDisinherit+0xd8>)
 8009676:	6013      	str	r3, [r2, #0]
 8009678:	693b      	ldr	r3, [r7, #16]
 800967a:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800967c:	4613      	mov	r3, r2
 800967e:	009b      	lsls	r3, r3, #2
 8009680:	4413      	add	r3, r2
 8009682:	009b      	lsls	r3, r3, #2
 8009684:	4a09      	ldr	r2, [pc, #36]	@ (80096ac <xTaskPriorityDisinherit+0xdc>)
 8009686:	441a      	add	r2, r3
 8009688:	693b      	ldr	r3, [r7, #16]
 800968a:	3304      	adds	r3, #4
 800968c:	4619      	mov	r1, r3
 800968e:	4610      	mov	r0, r2
 8009690:	f7fd fff5 	bl	800767e <vListInsertEnd>
					in an order different to that in which they were taken.
					If a context switch did not occur when the first mutex was
					returned, even if a task was waiting on it, then a context
					switch should occur when the last mutex is returned whether
					a task is waiting on it or not. */
					xReturn = pdTRUE;
 8009694:	2301      	movs	r3, #1
 8009696:	617b      	str	r3, [r7, #20]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		return xReturn;
 8009698:	697b      	ldr	r3, [r7, #20]
	}
 800969a:	4618      	mov	r0, r3
 800969c:	3718      	adds	r7, #24
 800969e:	46bd      	mov	sp, r7
 80096a0:	bd80      	pop	{r7, pc}
 80096a2:	bf00      	nop
 80096a4:	2000149c 	.word	0x2000149c
 80096a8:	20001978 	.word	0x20001978
 80096ac:	200014a0 	.word	0x200014a0

080096b0 <vTaskPriorityDisinheritAfterTimeout>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	void vTaskPriorityDisinheritAfterTimeout( TaskHandle_t const pxMutexHolder, UBaseType_t uxHighestPriorityWaitingTask )
	{
 80096b0:	b580      	push	{r7, lr}
 80096b2:	b088      	sub	sp, #32
 80096b4:	af00      	add	r7, sp, #0
 80096b6:	6078      	str	r0, [r7, #4]
 80096b8:	6039      	str	r1, [r7, #0]
	TCB_t * const pxTCB = pxMutexHolder;
 80096ba:	687b      	ldr	r3, [r7, #4]
 80096bc:	61bb      	str	r3, [r7, #24]
	UBaseType_t uxPriorityUsedOnEntry, uxPriorityToUse;
	const UBaseType_t uxOnlyOneMutexHeld = ( UBaseType_t ) 1;
 80096be:	2301      	movs	r3, #1
 80096c0:	617b      	str	r3, [r7, #20]

		if( pxMutexHolder != NULL )
 80096c2:	687b      	ldr	r3, [r7, #4]
 80096c4:	2b00      	cmp	r3, #0
 80096c6:	d06c      	beq.n	80097a2 <vTaskPriorityDisinheritAfterTimeout+0xf2>
		{
			/* If pxMutexHolder is not NULL then the holder must hold at least
			one mutex. */
			configASSERT( pxTCB->uxMutexesHeld );
 80096c8:	69bb      	ldr	r3, [r7, #24]
 80096ca:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 80096cc:	2b00      	cmp	r3, #0
 80096ce:	d10b      	bne.n	80096e8 <vTaskPriorityDisinheritAfterTimeout+0x38>
	__asm volatile
 80096d0:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80096d4:	f383 8811 	msr	BASEPRI, r3
 80096d8:	f3bf 8f6f 	isb	sy
 80096dc:	f3bf 8f4f 	dsb	sy
 80096e0:	60fb      	str	r3, [r7, #12]
}
 80096e2:	bf00      	nop
 80096e4:	bf00      	nop
 80096e6:	e7fd      	b.n	80096e4 <vTaskPriorityDisinheritAfterTimeout+0x34>

			/* Determine the priority to which the priority of the task that
			holds the mutex should be set.  This will be the greater of the
			holding task's base priority and the priority of the highest
			priority task that is waiting to obtain the mutex. */
			if( pxTCB->uxBasePriority < uxHighestPriorityWaitingTask )
 80096e8:	69bb      	ldr	r3, [r7, #24]
 80096ea:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80096ec:	683a      	ldr	r2, [r7, #0]
 80096ee:	429a      	cmp	r2, r3
 80096f0:	d902      	bls.n	80096f8 <vTaskPriorityDisinheritAfterTimeout+0x48>
			{
				uxPriorityToUse = uxHighestPriorityWaitingTask;
 80096f2:	683b      	ldr	r3, [r7, #0]
 80096f4:	61fb      	str	r3, [r7, #28]
 80096f6:	e002      	b.n	80096fe <vTaskPriorityDisinheritAfterTimeout+0x4e>
			}
			else
			{
				uxPriorityToUse = pxTCB->uxBasePriority;
 80096f8:	69bb      	ldr	r3, [r7, #24]
 80096fa:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80096fc:	61fb      	str	r3, [r7, #28]
			}

			/* Does the priority need to change? */
			if( pxTCB->uxPriority != uxPriorityToUse )
 80096fe:	69bb      	ldr	r3, [r7, #24]
 8009700:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8009702:	69fa      	ldr	r2, [r7, #28]
 8009704:	429a      	cmp	r2, r3
 8009706:	d04c      	beq.n	80097a2 <vTaskPriorityDisinheritAfterTimeout+0xf2>
			{
				/* Only disinherit if no other mutexes are held.  This is a
				simplification in the priority inheritance implementation.  If
				the task that holds the mutex is also holding other mutexes then
				the other mutexes may have caused the priority inheritance. */
				if( pxTCB->uxMutexesHeld == uxOnlyOneMutexHeld )
 8009708:	69bb      	ldr	r3, [r7, #24]
 800970a:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800970c:	697a      	ldr	r2, [r7, #20]
 800970e:	429a      	cmp	r2, r3
 8009710:	d147      	bne.n	80097a2 <vTaskPriorityDisinheritAfterTimeout+0xf2>
				{
					/* If a task has timed out because it already holds the
					mutex it was trying to obtain then it cannot of inherited
					its own priority. */
					configASSERT( pxTCB != pxCurrentTCB );
 8009712:	4b26      	ldr	r3, [pc, #152]	@ (80097ac <vTaskPriorityDisinheritAfterTimeout+0xfc>)
 8009714:	681b      	ldr	r3, [r3, #0]
 8009716:	69ba      	ldr	r2, [r7, #24]
 8009718:	429a      	cmp	r2, r3
 800971a:	d10b      	bne.n	8009734 <vTaskPriorityDisinheritAfterTimeout+0x84>
	__asm volatile
 800971c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8009720:	f383 8811 	msr	BASEPRI, r3
 8009724:	f3bf 8f6f 	isb	sy
 8009728:	f3bf 8f4f 	dsb	sy
 800972c:	60bb      	str	r3, [r7, #8]
}
 800972e:	bf00      	nop
 8009730:	bf00      	nop
 8009732:	e7fd      	b.n	8009730 <vTaskPriorityDisinheritAfterTimeout+0x80>

					/* Disinherit the priority, remembering the previous
					priority to facilitate determining the subject task's
					state. */
					traceTASK_PRIORITY_DISINHERIT( pxTCB, pxTCB->uxBasePriority );
					uxPriorityUsedOnEntry = pxTCB->uxPriority;
 8009734:	69bb      	ldr	r3, [r7, #24]
 8009736:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8009738:	613b      	str	r3, [r7, #16]
					pxTCB->uxPriority = uxPriorityToUse;
 800973a:	69bb      	ldr	r3, [r7, #24]
 800973c:	69fa      	ldr	r2, [r7, #28]
 800973e:	62da      	str	r2, [r3, #44]	@ 0x2c

					/* Only reset the event list item value if the value is not
					being used for anything else. */
					if( ( listGET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ) ) & taskEVENT_LIST_ITEM_VALUE_IN_USE ) == 0UL )
 8009740:	69bb      	ldr	r3, [r7, #24]
 8009742:	699b      	ldr	r3, [r3, #24]
 8009744:	2b00      	cmp	r3, #0
 8009746:	db04      	blt.n	8009752 <vTaskPriorityDisinheritAfterTimeout+0xa2>
					{
						listSET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) uxPriorityToUse ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8009748:	69fb      	ldr	r3, [r7, #28]
 800974a:	f1c3 0238 	rsb	r2, r3, #56	@ 0x38
 800974e:	69bb      	ldr	r3, [r7, #24]
 8009750:	619a      	str	r2, [r3, #24]
					then the task that holds the mutex could be in either the
					Ready, Blocked or Suspended states.  Only remove the task
					from its current state list if it is in the Ready state as
					the task's priority is going to change and there is one
					Ready list per priority. */
					if( listIS_CONTAINED_WITHIN( &( pxReadyTasksLists[ uxPriorityUsedOnEntry ] ), &( pxTCB->xStateListItem ) ) != pdFALSE )
 8009752:	69bb      	ldr	r3, [r7, #24]
 8009754:	6959      	ldr	r1, [r3, #20]
 8009756:	693a      	ldr	r2, [r7, #16]
 8009758:	4613      	mov	r3, r2
 800975a:	009b      	lsls	r3, r3, #2
 800975c:	4413      	add	r3, r2
 800975e:	009b      	lsls	r3, r3, #2
 8009760:	4a13      	ldr	r2, [pc, #76]	@ (80097b0 <vTaskPriorityDisinheritAfterTimeout+0x100>)
 8009762:	4413      	add	r3, r2
 8009764:	4299      	cmp	r1, r3
 8009766:	d11c      	bne.n	80097a2 <vTaskPriorityDisinheritAfterTimeout+0xf2>
					{
						if( uxListRemove( &( pxTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 8009768:	69bb      	ldr	r3, [r7, #24]
 800976a:	3304      	adds	r3, #4
 800976c:	4618      	mov	r0, r3
 800976e:	f7fd ffe1 	bl	8007734 <uxListRemove>
						else
						{
							mtCOVERAGE_TEST_MARKER();
						}

						prvAddTaskToReadyList( pxTCB );
 8009772:	69bb      	ldr	r3, [r7, #24]
 8009774:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8009776:	4b0f      	ldr	r3, [pc, #60]	@ (80097b4 <vTaskPriorityDisinheritAfterTimeout+0x104>)
 8009778:	681b      	ldr	r3, [r3, #0]
 800977a:	429a      	cmp	r2, r3
 800977c:	d903      	bls.n	8009786 <vTaskPriorityDisinheritAfterTimeout+0xd6>
 800977e:	69bb      	ldr	r3, [r7, #24]
 8009780:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8009782:	4a0c      	ldr	r2, [pc, #48]	@ (80097b4 <vTaskPriorityDisinheritAfterTimeout+0x104>)
 8009784:	6013      	str	r3, [r2, #0]
 8009786:	69bb      	ldr	r3, [r7, #24]
 8009788:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800978a:	4613      	mov	r3, r2
 800978c:	009b      	lsls	r3, r3, #2
 800978e:	4413      	add	r3, r2
 8009790:	009b      	lsls	r3, r3, #2
 8009792:	4a07      	ldr	r2, [pc, #28]	@ (80097b0 <vTaskPriorityDisinheritAfterTimeout+0x100>)
 8009794:	441a      	add	r2, r3
 8009796:	69bb      	ldr	r3, [r7, #24]
 8009798:	3304      	adds	r3, #4
 800979a:	4619      	mov	r1, r3
 800979c:	4610      	mov	r0, r2
 800979e:	f7fd ff6e 	bl	800767e <vListInsertEnd>
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
 80097a2:	bf00      	nop
 80097a4:	3720      	adds	r7, #32
 80097a6:	46bd      	mov	sp, r7
 80097a8:	bd80      	pop	{r7, pc}
 80097aa:	bf00      	nop
 80097ac:	2000149c 	.word	0x2000149c
 80097b0:	200014a0 	.word	0x200014a0
 80097b4:	20001978 	.word	0x20001978

080097b8 <pvTaskIncrementMutexHeldCount>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	TaskHandle_t pvTaskIncrementMutexHeldCount( void )
	{
 80097b8:	b480      	push	{r7}
 80097ba:	af00      	add	r7, sp, #0
		/* If xSemaphoreCreateMutex() is called before any tasks have been created
		then pxCurrentTCB will be NULL. */
		if( pxCurrentTCB != NULL )
 80097bc:	4b07      	ldr	r3, [pc, #28]	@ (80097dc <pvTaskIncrementMutexHeldCount+0x24>)
 80097be:	681b      	ldr	r3, [r3, #0]
 80097c0:	2b00      	cmp	r3, #0
 80097c2:	d004      	beq.n	80097ce <pvTaskIncrementMutexHeldCount+0x16>
		{
			( pxCurrentTCB->uxMutexesHeld )++;
 80097c4:	4b05      	ldr	r3, [pc, #20]	@ (80097dc <pvTaskIncrementMutexHeldCount+0x24>)
 80097c6:	681b      	ldr	r3, [r3, #0]
 80097c8:	6d1a      	ldr	r2, [r3, #80]	@ 0x50
 80097ca:	3201      	adds	r2, #1
 80097cc:	651a      	str	r2, [r3, #80]	@ 0x50
		}

		return pxCurrentTCB;
 80097ce:	4b03      	ldr	r3, [pc, #12]	@ (80097dc <pvTaskIncrementMutexHeldCount+0x24>)
 80097d0:	681b      	ldr	r3, [r3, #0]
	}
 80097d2:	4618      	mov	r0, r3
 80097d4:	46bd      	mov	sp, r7
 80097d6:	bc80      	pop	{r7}
 80097d8:	4770      	bx	lr
 80097da:	bf00      	nop
 80097dc:	2000149c 	.word	0x2000149c

080097e0 <ulTaskNotifyTake>:
/*-----------------------------------------------------------*/

#if( configUSE_TASK_NOTIFICATIONS == 1 )

	uint32_t ulTaskNotifyTake( BaseType_t xClearCountOnExit, TickType_t xTicksToWait )
	{
 80097e0:	b580      	push	{r7, lr}
 80097e2:	b084      	sub	sp, #16
 80097e4:	af00      	add	r7, sp, #0
 80097e6:	6078      	str	r0, [r7, #4]
 80097e8:	6039      	str	r1, [r7, #0]
	uint32_t ulReturn;

		taskENTER_CRITICAL();
 80097ea:	f000 fee7 	bl	800a5bc <vPortEnterCritical>
		{
			/* Only block if the notification count is not already non-zero. */
			if( pxCurrentTCB->ulNotifiedValue == 0UL )
 80097ee:	4b20      	ldr	r3, [pc, #128]	@ (8009870 <ulTaskNotifyTake+0x90>)
 80097f0:	681b      	ldr	r3, [r3, #0]
 80097f2:	f8d3 30a0 	ldr.w	r3, [r3, #160]	@ 0xa0
 80097f6:	2b00      	cmp	r3, #0
 80097f8:	d113      	bne.n	8009822 <ulTaskNotifyTake+0x42>
			{
				/* Mark this task as waiting for a notification. */
				pxCurrentTCB->ucNotifyState = taskWAITING_NOTIFICATION;
 80097fa:	4b1d      	ldr	r3, [pc, #116]	@ (8009870 <ulTaskNotifyTake+0x90>)
 80097fc:	681b      	ldr	r3, [r3, #0]
 80097fe:	2201      	movs	r2, #1
 8009800:	f883 20a4 	strb.w	r2, [r3, #164]	@ 0xa4

				if( xTicksToWait > ( TickType_t ) 0 )
 8009804:	683b      	ldr	r3, [r7, #0]
 8009806:	2b00      	cmp	r3, #0
 8009808:	d00b      	beq.n	8009822 <ulTaskNotifyTake+0x42>
				{
					prvAddCurrentTaskToDelayedList( xTicksToWait, pdTRUE );
 800980a:	2101      	movs	r1, #1
 800980c:	6838      	ldr	r0, [r7, #0]
 800980e:	f000 f9db 	bl	8009bc8 <prvAddCurrentTaskToDelayedList>

					/* All ports are written to allow a yield in a critical
					section (some will yield immediately, others wait until the
					critical section exits) - but it is not something that
					application code should ever do. */
					portYIELD_WITHIN_API();
 8009812:	4b18      	ldr	r3, [pc, #96]	@ (8009874 <ulTaskNotifyTake+0x94>)
 8009814:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8009818:	601a      	str	r2, [r3, #0]
 800981a:	f3bf 8f4f 	dsb	sy
 800981e:	f3bf 8f6f 	isb	sy
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
		taskEXIT_CRITICAL();
 8009822:	f000 fefb 	bl	800a61c <vPortExitCritical>

		taskENTER_CRITICAL();
 8009826:	f000 fec9 	bl	800a5bc <vPortEnterCritical>
		{
			traceTASK_NOTIFY_TAKE();
			ulReturn = pxCurrentTCB->ulNotifiedValue;
 800982a:	4b11      	ldr	r3, [pc, #68]	@ (8009870 <ulTaskNotifyTake+0x90>)
 800982c:	681b      	ldr	r3, [r3, #0]
 800982e:	f8d3 30a0 	ldr.w	r3, [r3, #160]	@ 0xa0
 8009832:	60fb      	str	r3, [r7, #12]

			if( ulReturn != 0UL )
 8009834:	68fb      	ldr	r3, [r7, #12]
 8009836:	2b00      	cmp	r3, #0
 8009838:	d00e      	beq.n	8009858 <ulTaskNotifyTake+0x78>
			{
				if( xClearCountOnExit != pdFALSE )
 800983a:	687b      	ldr	r3, [r7, #4]
 800983c:	2b00      	cmp	r3, #0
 800983e:	d005      	beq.n	800984c <ulTaskNotifyTake+0x6c>
				{
					pxCurrentTCB->ulNotifiedValue = 0UL;
 8009840:	4b0b      	ldr	r3, [pc, #44]	@ (8009870 <ulTaskNotifyTake+0x90>)
 8009842:	681b      	ldr	r3, [r3, #0]
 8009844:	2200      	movs	r2, #0
 8009846:	f8c3 20a0 	str.w	r2, [r3, #160]	@ 0xa0
 800984a:	e005      	b.n	8009858 <ulTaskNotifyTake+0x78>
				}
				else
				{
					pxCurrentTCB->ulNotifiedValue = ulReturn - ( uint32_t ) 1;
 800984c:	4b08      	ldr	r3, [pc, #32]	@ (8009870 <ulTaskNotifyTake+0x90>)
 800984e:	681b      	ldr	r3, [r3, #0]
 8009850:	68fa      	ldr	r2, [r7, #12]
 8009852:	3a01      	subs	r2, #1
 8009854:	f8c3 20a0 	str.w	r2, [r3, #160]	@ 0xa0
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}

			pxCurrentTCB->ucNotifyState = taskNOT_WAITING_NOTIFICATION;
 8009858:	4b05      	ldr	r3, [pc, #20]	@ (8009870 <ulTaskNotifyTake+0x90>)
 800985a:	681b      	ldr	r3, [r3, #0]
 800985c:	2200      	movs	r2, #0
 800985e:	f883 20a4 	strb.w	r2, [r3, #164]	@ 0xa4
		}
		taskEXIT_CRITICAL();
 8009862:	f000 fedb 	bl	800a61c <vPortExitCritical>

		return ulReturn;
 8009866:	68fb      	ldr	r3, [r7, #12]
	}
 8009868:	4618      	mov	r0, r3
 800986a:	3710      	adds	r7, #16
 800986c:	46bd      	mov	sp, r7
 800986e:	bd80      	pop	{r7, pc}
 8009870:	2000149c 	.word	0x2000149c
 8009874:	e000ed04 	.word	0xe000ed04

08009878 <xTaskGenericNotify>:
/*-----------------------------------------------------------*/

#if( configUSE_TASK_NOTIFICATIONS == 1 )

	BaseType_t xTaskGenericNotify( TaskHandle_t xTaskToNotify, uint32_t ulValue, eNotifyAction eAction, uint32_t *pulPreviousNotificationValue )
	{
 8009878:	b580      	push	{r7, lr}
 800987a:	b08a      	sub	sp, #40	@ 0x28
 800987c:	af00      	add	r7, sp, #0
 800987e:	60f8      	str	r0, [r7, #12]
 8009880:	60b9      	str	r1, [r7, #8]
 8009882:	603b      	str	r3, [r7, #0]
 8009884:	4613      	mov	r3, r2
 8009886:	71fb      	strb	r3, [r7, #7]
	TCB_t * pxTCB;
	BaseType_t xReturn = pdPASS;
 8009888:	2301      	movs	r3, #1
 800988a:	627b      	str	r3, [r7, #36]	@ 0x24
	uint8_t ucOriginalNotifyState;

		configASSERT( xTaskToNotify );
 800988c:	68fb      	ldr	r3, [r7, #12]
 800988e:	2b00      	cmp	r3, #0
 8009890:	d10b      	bne.n	80098aa <xTaskGenericNotify+0x32>
	__asm volatile
 8009892:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8009896:	f383 8811 	msr	BASEPRI, r3
 800989a:	f3bf 8f6f 	isb	sy
 800989e:	f3bf 8f4f 	dsb	sy
 80098a2:	61bb      	str	r3, [r7, #24]
}
 80098a4:	bf00      	nop
 80098a6:	bf00      	nop
 80098a8:	e7fd      	b.n	80098a6 <xTaskGenericNotify+0x2e>
		pxTCB = xTaskToNotify;
 80098aa:	68fb      	ldr	r3, [r7, #12]
 80098ac:	623b      	str	r3, [r7, #32]

		taskENTER_CRITICAL();
 80098ae:	f000 fe85 	bl	800a5bc <vPortEnterCritical>
		{
			if( pulPreviousNotificationValue != NULL )
 80098b2:	683b      	ldr	r3, [r7, #0]
 80098b4:	2b00      	cmp	r3, #0
 80098b6:	d004      	beq.n	80098c2 <xTaskGenericNotify+0x4a>
			{
				*pulPreviousNotificationValue = pxTCB->ulNotifiedValue;
 80098b8:	6a3b      	ldr	r3, [r7, #32]
 80098ba:	f8d3 20a0 	ldr.w	r2, [r3, #160]	@ 0xa0
 80098be:	683b      	ldr	r3, [r7, #0]
 80098c0:	601a      	str	r2, [r3, #0]
			}

			ucOriginalNotifyState = pxTCB->ucNotifyState;
 80098c2:	6a3b      	ldr	r3, [r7, #32]
 80098c4:	f893 30a4 	ldrb.w	r3, [r3, #164]	@ 0xa4
 80098c8:	77fb      	strb	r3, [r7, #31]

			pxTCB->ucNotifyState = taskNOTIFICATION_RECEIVED;
 80098ca:	6a3b      	ldr	r3, [r7, #32]
 80098cc:	2202      	movs	r2, #2
 80098ce:	f883 20a4 	strb.w	r2, [r3, #164]	@ 0xa4

			switch( eAction )
 80098d2:	79fb      	ldrb	r3, [r7, #7]
 80098d4:	2b04      	cmp	r3, #4
 80098d6:	d82e      	bhi.n	8009936 <xTaskGenericNotify+0xbe>
 80098d8:	a201      	add	r2, pc, #4	@ (adr r2, 80098e0 <xTaskGenericNotify+0x68>)
 80098da:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80098de:	bf00      	nop
 80098e0:	0800995b 	.word	0x0800995b
 80098e4:	080098f5 	.word	0x080098f5
 80098e8:	08009907 	.word	0x08009907
 80098ec:	08009917 	.word	0x08009917
 80098f0:	08009921 	.word	0x08009921
			{
				case eSetBits	:
					pxTCB->ulNotifiedValue |= ulValue;
 80098f4:	6a3b      	ldr	r3, [r7, #32]
 80098f6:	f8d3 20a0 	ldr.w	r2, [r3, #160]	@ 0xa0
 80098fa:	68bb      	ldr	r3, [r7, #8]
 80098fc:	431a      	orrs	r2, r3
 80098fe:	6a3b      	ldr	r3, [r7, #32]
 8009900:	f8c3 20a0 	str.w	r2, [r3, #160]	@ 0xa0
					break;
 8009904:	e02c      	b.n	8009960 <xTaskGenericNotify+0xe8>

				case eIncrement	:
					( pxTCB->ulNotifiedValue )++;
 8009906:	6a3b      	ldr	r3, [r7, #32]
 8009908:	f8d3 30a0 	ldr.w	r3, [r3, #160]	@ 0xa0
 800990c:	1c5a      	adds	r2, r3, #1
 800990e:	6a3b      	ldr	r3, [r7, #32]
 8009910:	f8c3 20a0 	str.w	r2, [r3, #160]	@ 0xa0
					break;
 8009914:	e024      	b.n	8009960 <xTaskGenericNotify+0xe8>

				case eSetValueWithOverwrite	:
					pxTCB->ulNotifiedValue = ulValue;
 8009916:	6a3b      	ldr	r3, [r7, #32]
 8009918:	68ba      	ldr	r2, [r7, #8]
 800991a:	f8c3 20a0 	str.w	r2, [r3, #160]	@ 0xa0
					break;
 800991e:	e01f      	b.n	8009960 <xTaskGenericNotify+0xe8>

				case eSetValueWithoutOverwrite :
					if( ucOriginalNotifyState != taskNOTIFICATION_RECEIVED )
 8009920:	7ffb      	ldrb	r3, [r7, #31]
 8009922:	2b02      	cmp	r3, #2
 8009924:	d004      	beq.n	8009930 <xTaskGenericNotify+0xb8>
					{
						pxTCB->ulNotifiedValue = ulValue;
 8009926:	6a3b      	ldr	r3, [r7, #32]
 8009928:	68ba      	ldr	r2, [r7, #8]
 800992a:	f8c3 20a0 	str.w	r2, [r3, #160]	@ 0xa0
					else
					{
						/* The value could not be written to the task. */
						xReturn = pdFAIL;
					}
					break;
 800992e:	e017      	b.n	8009960 <xTaskGenericNotify+0xe8>
						xReturn = pdFAIL;
 8009930:	2300      	movs	r3, #0
 8009932:	627b      	str	r3, [r7, #36]	@ 0x24
					break;
 8009934:	e014      	b.n	8009960 <xTaskGenericNotify+0xe8>

				default:
					/* Should not get here if all enums are handled.
					Artificially force an assert by testing a value the
					compiler can't assume is const. */
					configASSERT( pxTCB->ulNotifiedValue == ~0UL );
 8009936:	6a3b      	ldr	r3, [r7, #32]
 8009938:	f8d3 30a0 	ldr.w	r3, [r3, #160]	@ 0xa0
 800993c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8009940:	d00d      	beq.n	800995e <xTaskGenericNotify+0xe6>
	__asm volatile
 8009942:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8009946:	f383 8811 	msr	BASEPRI, r3
 800994a:	f3bf 8f6f 	isb	sy
 800994e:	f3bf 8f4f 	dsb	sy
 8009952:	617b      	str	r3, [r7, #20]
}
 8009954:	bf00      	nop
 8009956:	bf00      	nop
 8009958:	e7fd      	b.n	8009956 <xTaskGenericNotify+0xde>
					break;
 800995a:	bf00      	nop
 800995c:	e000      	b.n	8009960 <xTaskGenericNotify+0xe8>

					break;
 800995e:	bf00      	nop

			traceTASK_NOTIFY();

			/* If the task is in the blocked state specifically to wait for a
			notification then unblock it now. */
			if( ucOriginalNotifyState == taskWAITING_NOTIFICATION )
 8009960:	7ffb      	ldrb	r3, [r7, #31]
 8009962:	2b01      	cmp	r3, #1
 8009964:	d13b      	bne.n	80099de <xTaskGenericNotify+0x166>
			{
				( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 8009966:	6a3b      	ldr	r3, [r7, #32]
 8009968:	3304      	adds	r3, #4
 800996a:	4618      	mov	r0, r3
 800996c:	f7fd fee2 	bl	8007734 <uxListRemove>
				prvAddTaskToReadyList( pxTCB );
 8009970:	6a3b      	ldr	r3, [r7, #32]
 8009972:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8009974:	4b1d      	ldr	r3, [pc, #116]	@ (80099ec <xTaskGenericNotify+0x174>)
 8009976:	681b      	ldr	r3, [r3, #0]
 8009978:	429a      	cmp	r2, r3
 800997a:	d903      	bls.n	8009984 <xTaskGenericNotify+0x10c>
 800997c:	6a3b      	ldr	r3, [r7, #32]
 800997e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8009980:	4a1a      	ldr	r2, [pc, #104]	@ (80099ec <xTaskGenericNotify+0x174>)
 8009982:	6013      	str	r3, [r2, #0]
 8009984:	6a3b      	ldr	r3, [r7, #32]
 8009986:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8009988:	4613      	mov	r3, r2
 800998a:	009b      	lsls	r3, r3, #2
 800998c:	4413      	add	r3, r2
 800998e:	009b      	lsls	r3, r3, #2
 8009990:	4a17      	ldr	r2, [pc, #92]	@ (80099f0 <xTaskGenericNotify+0x178>)
 8009992:	441a      	add	r2, r3
 8009994:	6a3b      	ldr	r3, [r7, #32]
 8009996:	3304      	adds	r3, #4
 8009998:	4619      	mov	r1, r3
 800999a:	4610      	mov	r0, r2
 800999c:	f7fd fe6f 	bl	800767e <vListInsertEnd>

				/* The task should not have been on an event list. */
				configASSERT( listLIST_ITEM_CONTAINER( &( pxTCB->xEventListItem ) ) == NULL );
 80099a0:	6a3b      	ldr	r3, [r7, #32]
 80099a2:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80099a4:	2b00      	cmp	r3, #0
 80099a6:	d00b      	beq.n	80099c0 <xTaskGenericNotify+0x148>
	__asm volatile
 80099a8:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80099ac:	f383 8811 	msr	BASEPRI, r3
 80099b0:	f3bf 8f6f 	isb	sy
 80099b4:	f3bf 8f4f 	dsb	sy
 80099b8:	613b      	str	r3, [r7, #16]
}
 80099ba:	bf00      	nop
 80099bc:	bf00      	nop
 80099be:	e7fd      	b.n	80099bc <xTaskGenericNotify+0x144>
					earliest possible time. */
					prvResetNextTaskUnblockTime();
				}
				#endif

				if( pxTCB->uxPriority > pxCurrentTCB->uxPriority )
 80099c0:	6a3b      	ldr	r3, [r7, #32]
 80099c2:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80099c4:	4b0b      	ldr	r3, [pc, #44]	@ (80099f4 <xTaskGenericNotify+0x17c>)
 80099c6:	681b      	ldr	r3, [r3, #0]
 80099c8:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80099ca:	429a      	cmp	r2, r3
 80099cc:	d907      	bls.n	80099de <xTaskGenericNotify+0x166>
				{
					/* The notified task has a priority above the currently
					executing task so a yield is required. */
					taskYIELD_IF_USING_PREEMPTION();
 80099ce:	4b0a      	ldr	r3, [pc, #40]	@ (80099f8 <xTaskGenericNotify+0x180>)
 80099d0:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 80099d4:	601a      	str	r2, [r3, #0]
 80099d6:	f3bf 8f4f 	dsb	sy
 80099da:	f3bf 8f6f 	isb	sy
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
		taskEXIT_CRITICAL();
 80099de:	f000 fe1d 	bl	800a61c <vPortExitCritical>

		return xReturn;
 80099e2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
	}
 80099e4:	4618      	mov	r0, r3
 80099e6:	3728      	adds	r7, #40	@ 0x28
 80099e8:	46bd      	mov	sp, r7
 80099ea:	bd80      	pop	{r7, pc}
 80099ec:	20001978 	.word	0x20001978
 80099f0:	200014a0 	.word	0x200014a0
 80099f4:	2000149c 	.word	0x2000149c
 80099f8:	e000ed04 	.word	0xe000ed04

080099fc <xTaskGenericNotifyFromISR>:
/*-----------------------------------------------------------*/

#if( configUSE_TASK_NOTIFICATIONS == 1 )

	BaseType_t xTaskGenericNotifyFromISR( TaskHandle_t xTaskToNotify, uint32_t ulValue, eNotifyAction eAction, uint32_t *pulPreviousNotificationValue, BaseType_t *pxHigherPriorityTaskWoken )
	{
 80099fc:	b580      	push	{r7, lr}
 80099fe:	b08e      	sub	sp, #56	@ 0x38
 8009a00:	af00      	add	r7, sp, #0
 8009a02:	60f8      	str	r0, [r7, #12]
 8009a04:	60b9      	str	r1, [r7, #8]
 8009a06:	603b      	str	r3, [r7, #0]
 8009a08:	4613      	mov	r3, r2
 8009a0a:	71fb      	strb	r3, [r7, #7]
	TCB_t * pxTCB;
	uint8_t ucOriginalNotifyState;
	BaseType_t xReturn = pdPASS;
 8009a0c:	2301      	movs	r3, #1
 8009a0e:	637b      	str	r3, [r7, #52]	@ 0x34
	UBaseType_t uxSavedInterruptStatus;

		configASSERT( xTaskToNotify );
 8009a10:	68fb      	ldr	r3, [r7, #12]
 8009a12:	2b00      	cmp	r3, #0
 8009a14:	d10b      	bne.n	8009a2e <xTaskGenericNotifyFromISR+0x32>
	__asm volatile
 8009a16:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8009a1a:	f383 8811 	msr	BASEPRI, r3
 8009a1e:	f3bf 8f6f 	isb	sy
 8009a22:	f3bf 8f4f 	dsb	sy
 8009a26:	627b      	str	r3, [r7, #36]	@ 0x24
}
 8009a28:	bf00      	nop
 8009a2a:	bf00      	nop
 8009a2c:	e7fd      	b.n	8009a2a <xTaskGenericNotifyFromISR+0x2e>
		below the maximum system call interrupt priority.  FreeRTOS maintains a
		separate interrupt safe API to ensure interrupt entry is as fast and as
		simple as possible.  More information (albeit Cortex-M specific) is
		provided on the following link:
		http://www.freertos.org/RTOS-Cortex-M3-M4.html */
		portASSERT_IF_INTERRUPT_PRIORITY_INVALID();
 8009a2e:	f000 fe87 	bl	800a740 <vPortValidateInterruptPriority>

		pxTCB = xTaskToNotify;
 8009a32:	68fb      	ldr	r3, [r7, #12]
 8009a34:	633b      	str	r3, [r7, #48]	@ 0x30
	__asm volatile
 8009a36:	f3ef 8211 	mrs	r2, BASEPRI
 8009a3a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8009a3e:	f383 8811 	msr	BASEPRI, r3
 8009a42:	f3bf 8f6f 	isb	sy
 8009a46:	f3bf 8f4f 	dsb	sy
 8009a4a:	623a      	str	r2, [r7, #32]
 8009a4c:	61fb      	str	r3, [r7, #28]
	return ulOriginalBASEPRI;
 8009a4e:	6a3b      	ldr	r3, [r7, #32]

		uxSavedInterruptStatus = portSET_INTERRUPT_MASK_FROM_ISR();
 8009a50:	62fb      	str	r3, [r7, #44]	@ 0x2c
		{
			if( pulPreviousNotificationValue != NULL )
 8009a52:	683b      	ldr	r3, [r7, #0]
 8009a54:	2b00      	cmp	r3, #0
 8009a56:	d004      	beq.n	8009a62 <xTaskGenericNotifyFromISR+0x66>
			{
				*pulPreviousNotificationValue = pxTCB->ulNotifiedValue;
 8009a58:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8009a5a:	f8d3 20a0 	ldr.w	r2, [r3, #160]	@ 0xa0
 8009a5e:	683b      	ldr	r3, [r7, #0]
 8009a60:	601a      	str	r2, [r3, #0]
			}

			ucOriginalNotifyState = pxTCB->ucNotifyState;
 8009a62:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8009a64:	f893 30a4 	ldrb.w	r3, [r3, #164]	@ 0xa4
 8009a68:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
			pxTCB->ucNotifyState = taskNOTIFICATION_RECEIVED;
 8009a6c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8009a6e:	2202      	movs	r2, #2
 8009a70:	f883 20a4 	strb.w	r2, [r3, #164]	@ 0xa4

			switch( eAction )
 8009a74:	79fb      	ldrb	r3, [r7, #7]
 8009a76:	2b04      	cmp	r3, #4
 8009a78:	d82e      	bhi.n	8009ad8 <xTaskGenericNotifyFromISR+0xdc>
 8009a7a:	a201      	add	r2, pc, #4	@ (adr r2, 8009a80 <xTaskGenericNotifyFromISR+0x84>)
 8009a7c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8009a80:	08009afd 	.word	0x08009afd
 8009a84:	08009a95 	.word	0x08009a95
 8009a88:	08009aa7 	.word	0x08009aa7
 8009a8c:	08009ab7 	.word	0x08009ab7
 8009a90:	08009ac1 	.word	0x08009ac1
			{
				case eSetBits	:
					pxTCB->ulNotifiedValue |= ulValue;
 8009a94:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8009a96:	f8d3 20a0 	ldr.w	r2, [r3, #160]	@ 0xa0
 8009a9a:	68bb      	ldr	r3, [r7, #8]
 8009a9c:	431a      	orrs	r2, r3
 8009a9e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8009aa0:	f8c3 20a0 	str.w	r2, [r3, #160]	@ 0xa0
					break;
 8009aa4:	e02d      	b.n	8009b02 <xTaskGenericNotifyFromISR+0x106>

				case eIncrement	:
					( pxTCB->ulNotifiedValue )++;
 8009aa6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8009aa8:	f8d3 30a0 	ldr.w	r3, [r3, #160]	@ 0xa0
 8009aac:	1c5a      	adds	r2, r3, #1
 8009aae:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8009ab0:	f8c3 20a0 	str.w	r2, [r3, #160]	@ 0xa0
					break;
 8009ab4:	e025      	b.n	8009b02 <xTaskGenericNotifyFromISR+0x106>

				case eSetValueWithOverwrite	:
					pxTCB->ulNotifiedValue = ulValue;
 8009ab6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8009ab8:	68ba      	ldr	r2, [r7, #8]
 8009aba:	f8c3 20a0 	str.w	r2, [r3, #160]	@ 0xa0
					break;
 8009abe:	e020      	b.n	8009b02 <xTaskGenericNotifyFromISR+0x106>

				case eSetValueWithoutOverwrite :
					if( ucOriginalNotifyState != taskNOTIFICATION_RECEIVED )
 8009ac0:	f897 302b 	ldrb.w	r3, [r7, #43]	@ 0x2b
 8009ac4:	2b02      	cmp	r3, #2
 8009ac6:	d004      	beq.n	8009ad2 <xTaskGenericNotifyFromISR+0xd6>
					{
						pxTCB->ulNotifiedValue = ulValue;
 8009ac8:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8009aca:	68ba      	ldr	r2, [r7, #8]
 8009acc:	f8c3 20a0 	str.w	r2, [r3, #160]	@ 0xa0
					else
					{
						/* The value could not be written to the task. */
						xReturn = pdFAIL;
					}
					break;
 8009ad0:	e017      	b.n	8009b02 <xTaskGenericNotifyFromISR+0x106>
						xReturn = pdFAIL;
 8009ad2:	2300      	movs	r3, #0
 8009ad4:	637b      	str	r3, [r7, #52]	@ 0x34
					break;
 8009ad6:	e014      	b.n	8009b02 <xTaskGenericNotifyFromISR+0x106>

				default:
					/* Should not get here if all enums are handled.
					Artificially force an assert by testing a value the
					compiler can't assume is const. */
					configASSERT( pxTCB->ulNotifiedValue == ~0UL );
 8009ad8:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8009ada:	f8d3 30a0 	ldr.w	r3, [r3, #160]	@ 0xa0
 8009ade:	f1b3 3fff 	cmp.w	r3, #4294967295
 8009ae2:	d00d      	beq.n	8009b00 <xTaskGenericNotifyFromISR+0x104>
	__asm volatile
 8009ae4:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8009ae8:	f383 8811 	msr	BASEPRI, r3
 8009aec:	f3bf 8f6f 	isb	sy
 8009af0:	f3bf 8f4f 	dsb	sy
 8009af4:	61bb      	str	r3, [r7, #24]
}
 8009af6:	bf00      	nop
 8009af8:	bf00      	nop
 8009afa:	e7fd      	b.n	8009af8 <xTaskGenericNotifyFromISR+0xfc>
					break;
 8009afc:	bf00      	nop
 8009afe:	e000      	b.n	8009b02 <xTaskGenericNotifyFromISR+0x106>
					break;
 8009b00:	bf00      	nop

			traceTASK_NOTIFY_FROM_ISR();

			/* If the task is in the blocked state specifically to wait for a
			notification then unblock it now. */
			if( ucOriginalNotifyState == taskWAITING_NOTIFICATION )
 8009b02:	f897 302b 	ldrb.w	r3, [r7, #43]	@ 0x2b
 8009b06:	2b01      	cmp	r3, #1
 8009b08:	d147      	bne.n	8009b9a <xTaskGenericNotifyFromISR+0x19e>
			{
				/* The task should not have been on an event list. */
				configASSERT( listLIST_ITEM_CONTAINER( &( pxTCB->xEventListItem ) ) == NULL );
 8009b0a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8009b0c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8009b0e:	2b00      	cmp	r3, #0
 8009b10:	d00b      	beq.n	8009b2a <xTaskGenericNotifyFromISR+0x12e>
	__asm volatile
 8009b12:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8009b16:	f383 8811 	msr	BASEPRI, r3
 8009b1a:	f3bf 8f6f 	isb	sy
 8009b1e:	f3bf 8f4f 	dsb	sy
 8009b22:	617b      	str	r3, [r7, #20]
}
 8009b24:	bf00      	nop
 8009b26:	bf00      	nop
 8009b28:	e7fd      	b.n	8009b26 <xTaskGenericNotifyFromISR+0x12a>

				if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8009b2a:	4b21      	ldr	r3, [pc, #132]	@ (8009bb0 <xTaskGenericNotifyFromISR+0x1b4>)
 8009b2c:	681b      	ldr	r3, [r3, #0]
 8009b2e:	2b00      	cmp	r3, #0
 8009b30:	d11d      	bne.n	8009b6e <xTaskGenericNotifyFromISR+0x172>
				{
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 8009b32:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8009b34:	3304      	adds	r3, #4
 8009b36:	4618      	mov	r0, r3
 8009b38:	f7fd fdfc 	bl	8007734 <uxListRemove>
					prvAddTaskToReadyList( pxTCB );
 8009b3c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8009b3e:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8009b40:	4b1c      	ldr	r3, [pc, #112]	@ (8009bb4 <xTaskGenericNotifyFromISR+0x1b8>)
 8009b42:	681b      	ldr	r3, [r3, #0]
 8009b44:	429a      	cmp	r2, r3
 8009b46:	d903      	bls.n	8009b50 <xTaskGenericNotifyFromISR+0x154>
 8009b48:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8009b4a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8009b4c:	4a19      	ldr	r2, [pc, #100]	@ (8009bb4 <xTaskGenericNotifyFromISR+0x1b8>)
 8009b4e:	6013      	str	r3, [r2, #0]
 8009b50:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8009b52:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8009b54:	4613      	mov	r3, r2
 8009b56:	009b      	lsls	r3, r3, #2
 8009b58:	4413      	add	r3, r2
 8009b5a:	009b      	lsls	r3, r3, #2
 8009b5c:	4a16      	ldr	r2, [pc, #88]	@ (8009bb8 <xTaskGenericNotifyFromISR+0x1bc>)
 8009b5e:	441a      	add	r2, r3
 8009b60:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8009b62:	3304      	adds	r3, #4
 8009b64:	4619      	mov	r1, r3
 8009b66:	4610      	mov	r0, r2
 8009b68:	f7fd fd89 	bl	800767e <vListInsertEnd>
 8009b6c:	e005      	b.n	8009b7a <xTaskGenericNotifyFromISR+0x17e>
				}
				else
				{
					/* The delayed and ready lists cannot be accessed, so hold
					this task pending until the scheduler is resumed. */
					vListInsertEnd( &( xPendingReadyList ), &( pxTCB->xEventListItem ) );
 8009b6e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8009b70:	3318      	adds	r3, #24
 8009b72:	4619      	mov	r1, r3
 8009b74:	4811      	ldr	r0, [pc, #68]	@ (8009bbc <xTaskGenericNotifyFromISR+0x1c0>)
 8009b76:	f7fd fd82 	bl	800767e <vListInsertEnd>
				}

				if( pxTCB->uxPriority > pxCurrentTCB->uxPriority )
 8009b7a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8009b7c:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8009b7e:	4b10      	ldr	r3, [pc, #64]	@ (8009bc0 <xTaskGenericNotifyFromISR+0x1c4>)
 8009b80:	681b      	ldr	r3, [r3, #0]
 8009b82:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8009b84:	429a      	cmp	r2, r3
 8009b86:	d908      	bls.n	8009b9a <xTaskGenericNotifyFromISR+0x19e>
				{
					/* The notified task has a priority above the currently
					executing task so a yield is required. */
					if( pxHigherPriorityTaskWoken != NULL )
 8009b88:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8009b8a:	2b00      	cmp	r3, #0
 8009b8c:	d002      	beq.n	8009b94 <xTaskGenericNotifyFromISR+0x198>
					{
						*pxHigherPriorityTaskWoken = pdTRUE;
 8009b8e:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8009b90:	2201      	movs	r2, #1
 8009b92:	601a      	str	r2, [r3, #0]
					}

					/* Mark that a yield is pending in case the user is not
					using the "xHigherPriorityTaskWoken" parameter to an ISR
					safe FreeRTOS function. */
					xYieldPending = pdTRUE;
 8009b94:	4b0b      	ldr	r3, [pc, #44]	@ (8009bc4 <xTaskGenericNotifyFromISR+0x1c8>)
 8009b96:	2201      	movs	r2, #1
 8009b98:	601a      	str	r2, [r3, #0]
 8009b9a:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8009b9c:	613b      	str	r3, [r7, #16]
	__asm volatile
 8009b9e:	693b      	ldr	r3, [r7, #16]
 8009ba0:	f383 8811 	msr	BASEPRI, r3
}
 8009ba4:	bf00      	nop
				}
			}
		}
		portCLEAR_INTERRUPT_MASK_FROM_ISR( uxSavedInterruptStatus );

		return xReturn;
 8009ba6:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
	}
 8009ba8:	4618      	mov	r0, r3
 8009baa:	3738      	adds	r7, #56	@ 0x38
 8009bac:	46bd      	mov	sp, r7
 8009bae:	bd80      	pop	{r7, pc}
 8009bb0:	20001998 	.word	0x20001998
 8009bb4:	20001978 	.word	0x20001978
 8009bb8:	200014a0 	.word	0x200014a0
 8009bbc:	20001930 	.word	0x20001930
 8009bc0:	2000149c 	.word	0x2000149c
 8009bc4:	20001984 	.word	0x20001984

08009bc8 <prvAddCurrentTaskToDelayedList>:

#endif
/*-----------------------------------------------------------*/

static void prvAddCurrentTaskToDelayedList( TickType_t xTicksToWait, const BaseType_t xCanBlockIndefinitely )
{
 8009bc8:	b580      	push	{r7, lr}
 8009bca:	b084      	sub	sp, #16
 8009bcc:	af00      	add	r7, sp, #0
 8009bce:	6078      	str	r0, [r7, #4]
 8009bd0:	6039      	str	r1, [r7, #0]
TickType_t xTimeToWake;
const TickType_t xConstTickCount = xTickCount;
 8009bd2:	4b21      	ldr	r3, [pc, #132]	@ (8009c58 <prvAddCurrentTaskToDelayedList+0x90>)
 8009bd4:	681b      	ldr	r3, [r3, #0]
 8009bd6:	60fb      	str	r3, [r7, #12]
	}
	#endif

	/* Remove the task from the ready list before adding it to the blocked list
	as the same list item is used for both lists. */
	if( uxListRemove( &( pxCurrentTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 8009bd8:	4b20      	ldr	r3, [pc, #128]	@ (8009c5c <prvAddCurrentTaskToDelayedList+0x94>)
 8009bda:	681b      	ldr	r3, [r3, #0]
 8009bdc:	3304      	adds	r3, #4
 8009bde:	4618      	mov	r0, r3
 8009be0:	f7fd fda8 	bl	8007734 <uxListRemove>
		mtCOVERAGE_TEST_MARKER();
	}

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		if( ( xTicksToWait == portMAX_DELAY ) && ( xCanBlockIndefinitely != pdFALSE ) )
 8009be4:	687b      	ldr	r3, [r7, #4]
 8009be6:	f1b3 3fff 	cmp.w	r3, #4294967295
 8009bea:	d10a      	bne.n	8009c02 <prvAddCurrentTaskToDelayedList+0x3a>
 8009bec:	683b      	ldr	r3, [r7, #0]
 8009bee:	2b00      	cmp	r3, #0
 8009bf0:	d007      	beq.n	8009c02 <prvAddCurrentTaskToDelayedList+0x3a>
		{
			/* Add the task to the suspended task list instead of a delayed task
			list to ensure it is not woken by a timing event.  It will block
			indefinitely. */
			vListInsertEnd( &xSuspendedTaskList, &( pxCurrentTCB->xStateListItem ) );
 8009bf2:	4b1a      	ldr	r3, [pc, #104]	@ (8009c5c <prvAddCurrentTaskToDelayedList+0x94>)
 8009bf4:	681b      	ldr	r3, [r3, #0]
 8009bf6:	3304      	adds	r3, #4
 8009bf8:	4619      	mov	r1, r3
 8009bfa:	4819      	ldr	r0, [pc, #100]	@ (8009c60 <prvAddCurrentTaskToDelayedList+0x98>)
 8009bfc:	f7fd fd3f 	bl	800767e <vListInsertEnd>

		/* Avoid compiler warning when INCLUDE_vTaskSuspend is not 1. */
		( void ) xCanBlockIndefinitely;
	}
	#endif /* INCLUDE_vTaskSuspend */
}
 8009c00:	e026      	b.n	8009c50 <prvAddCurrentTaskToDelayedList+0x88>
			xTimeToWake = xConstTickCount + xTicksToWait;
 8009c02:	68fa      	ldr	r2, [r7, #12]
 8009c04:	687b      	ldr	r3, [r7, #4]
 8009c06:	4413      	add	r3, r2
 8009c08:	60bb      	str	r3, [r7, #8]
			listSET_LIST_ITEM_VALUE( &( pxCurrentTCB->xStateListItem ), xTimeToWake );
 8009c0a:	4b14      	ldr	r3, [pc, #80]	@ (8009c5c <prvAddCurrentTaskToDelayedList+0x94>)
 8009c0c:	681b      	ldr	r3, [r3, #0]
 8009c0e:	68ba      	ldr	r2, [r7, #8]
 8009c10:	605a      	str	r2, [r3, #4]
			if( xTimeToWake < xConstTickCount )
 8009c12:	68ba      	ldr	r2, [r7, #8]
 8009c14:	68fb      	ldr	r3, [r7, #12]
 8009c16:	429a      	cmp	r2, r3
 8009c18:	d209      	bcs.n	8009c2e <prvAddCurrentTaskToDelayedList+0x66>
				vListInsert( pxOverflowDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 8009c1a:	4b12      	ldr	r3, [pc, #72]	@ (8009c64 <prvAddCurrentTaskToDelayedList+0x9c>)
 8009c1c:	681a      	ldr	r2, [r3, #0]
 8009c1e:	4b0f      	ldr	r3, [pc, #60]	@ (8009c5c <prvAddCurrentTaskToDelayedList+0x94>)
 8009c20:	681b      	ldr	r3, [r3, #0]
 8009c22:	3304      	adds	r3, #4
 8009c24:	4619      	mov	r1, r3
 8009c26:	4610      	mov	r0, r2
 8009c28:	f7fd fd4c 	bl	80076c4 <vListInsert>
}
 8009c2c:	e010      	b.n	8009c50 <prvAddCurrentTaskToDelayedList+0x88>
				vListInsert( pxDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 8009c2e:	4b0e      	ldr	r3, [pc, #56]	@ (8009c68 <prvAddCurrentTaskToDelayedList+0xa0>)
 8009c30:	681a      	ldr	r2, [r3, #0]
 8009c32:	4b0a      	ldr	r3, [pc, #40]	@ (8009c5c <prvAddCurrentTaskToDelayedList+0x94>)
 8009c34:	681b      	ldr	r3, [r3, #0]
 8009c36:	3304      	adds	r3, #4
 8009c38:	4619      	mov	r1, r3
 8009c3a:	4610      	mov	r0, r2
 8009c3c:	f7fd fd42 	bl	80076c4 <vListInsert>
				if( xTimeToWake < xNextTaskUnblockTime )
 8009c40:	4b0a      	ldr	r3, [pc, #40]	@ (8009c6c <prvAddCurrentTaskToDelayedList+0xa4>)
 8009c42:	681b      	ldr	r3, [r3, #0]
 8009c44:	68ba      	ldr	r2, [r7, #8]
 8009c46:	429a      	cmp	r2, r3
 8009c48:	d202      	bcs.n	8009c50 <prvAddCurrentTaskToDelayedList+0x88>
					xNextTaskUnblockTime = xTimeToWake;
 8009c4a:	4a08      	ldr	r2, [pc, #32]	@ (8009c6c <prvAddCurrentTaskToDelayedList+0xa4>)
 8009c4c:	68bb      	ldr	r3, [r7, #8]
 8009c4e:	6013      	str	r3, [r2, #0]
}
 8009c50:	bf00      	nop
 8009c52:	3710      	adds	r7, #16
 8009c54:	46bd      	mov	sp, r7
 8009c56:	bd80      	pop	{r7, pc}
 8009c58:	20001974 	.word	0x20001974
 8009c5c:	2000149c 	.word	0x2000149c
 8009c60:	2000195c 	.word	0x2000195c
 8009c64:	2000192c 	.word	0x2000192c
 8009c68:	20001928 	.word	0x20001928
 8009c6c:	20001990 	.word	0x20001990

08009c70 <xTimerCreateTimerTask>:
									TimerCallbackFunction_t pxCallbackFunction,
									Timer_t *pxNewTimer ) PRIVILEGED_FUNCTION;
/*-----------------------------------------------------------*/

BaseType_t xTimerCreateTimerTask( void )
{
 8009c70:	b580      	push	{r7, lr}
 8009c72:	b08a      	sub	sp, #40	@ 0x28
 8009c74:	af04      	add	r7, sp, #16
BaseType_t xReturn = pdFAIL;
 8009c76:	2300      	movs	r3, #0
 8009c78:	617b      	str	r3, [r7, #20]

	/* This function is called when the scheduler is started if
	configUSE_TIMERS is set to 1.  Check that the infrastructure used by the
	timer service task has been created/initialised.  If timers have already
	been created then the initialisation will already have been performed. */
	prvCheckForValidListAndQueue();
 8009c7a:	f000 fb6f 	bl	800a35c <prvCheckForValidListAndQueue>

	if( xTimerQueue != NULL )
 8009c7e:	4b1d      	ldr	r3, [pc, #116]	@ (8009cf4 <xTimerCreateTimerTask+0x84>)
 8009c80:	681b      	ldr	r3, [r3, #0]
 8009c82:	2b00      	cmp	r3, #0
 8009c84:	d021      	beq.n	8009cca <xTimerCreateTimerTask+0x5a>
	{
		#if( configSUPPORT_STATIC_ALLOCATION == 1 )
		{
			StaticTask_t *pxTimerTaskTCBBuffer = NULL;
 8009c86:	2300      	movs	r3, #0
 8009c88:	60fb      	str	r3, [r7, #12]
			StackType_t *pxTimerTaskStackBuffer = NULL;
 8009c8a:	2300      	movs	r3, #0
 8009c8c:	60bb      	str	r3, [r7, #8]
			uint32_t ulTimerTaskStackSize;

			vApplicationGetTimerTaskMemory( &pxTimerTaskTCBBuffer, &pxTimerTaskStackBuffer, &ulTimerTaskStackSize );
 8009c8e:	1d3a      	adds	r2, r7, #4
 8009c90:	f107 0108 	add.w	r1, r7, #8
 8009c94:	f107 030c 	add.w	r3, r7, #12
 8009c98:	4618      	mov	r0, r3
 8009c9a:	f7fd fcab 	bl	80075f4 <vApplicationGetTimerTaskMemory>
			xTimerTaskHandle = xTaskCreateStatic(	prvTimerTask,
 8009c9e:	6879      	ldr	r1, [r7, #4]
 8009ca0:	68bb      	ldr	r3, [r7, #8]
 8009ca2:	68fa      	ldr	r2, [r7, #12]
 8009ca4:	9202      	str	r2, [sp, #8]
 8009ca6:	9301      	str	r3, [sp, #4]
 8009ca8:	2302      	movs	r3, #2
 8009caa:	9300      	str	r3, [sp, #0]
 8009cac:	2300      	movs	r3, #0
 8009cae:	460a      	mov	r2, r1
 8009cb0:	4911      	ldr	r1, [pc, #68]	@ (8009cf8 <xTimerCreateTimerTask+0x88>)
 8009cb2:	4812      	ldr	r0, [pc, #72]	@ (8009cfc <xTimerCreateTimerTask+0x8c>)
 8009cb4:	f7fe fd92 	bl	80087dc <xTaskCreateStatic>
 8009cb8:	4603      	mov	r3, r0
 8009cba:	4a11      	ldr	r2, [pc, #68]	@ (8009d00 <xTimerCreateTimerTask+0x90>)
 8009cbc:	6013      	str	r3, [r2, #0]
													NULL,
													( ( UBaseType_t ) configTIMER_TASK_PRIORITY ) | portPRIVILEGE_BIT,
													pxTimerTaskStackBuffer,
													pxTimerTaskTCBBuffer );

			if( xTimerTaskHandle != NULL )
 8009cbe:	4b10      	ldr	r3, [pc, #64]	@ (8009d00 <xTimerCreateTimerTask+0x90>)
 8009cc0:	681b      	ldr	r3, [r3, #0]
 8009cc2:	2b00      	cmp	r3, #0
 8009cc4:	d001      	beq.n	8009cca <xTimerCreateTimerTask+0x5a>
			{
				xReturn = pdPASS;
 8009cc6:	2301      	movs	r3, #1
 8009cc8:	617b      	str	r3, [r7, #20]
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	configASSERT( xReturn );
 8009cca:	697b      	ldr	r3, [r7, #20]
 8009ccc:	2b00      	cmp	r3, #0
 8009cce:	d10b      	bne.n	8009ce8 <xTimerCreateTimerTask+0x78>
	__asm volatile
 8009cd0:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8009cd4:	f383 8811 	msr	BASEPRI, r3
 8009cd8:	f3bf 8f6f 	isb	sy
 8009cdc:	f3bf 8f4f 	dsb	sy
 8009ce0:	613b      	str	r3, [r7, #16]
}
 8009ce2:	bf00      	nop
 8009ce4:	bf00      	nop
 8009ce6:	e7fd      	b.n	8009ce4 <xTimerCreateTimerTask+0x74>
	return xReturn;
 8009ce8:	697b      	ldr	r3, [r7, #20]
}
 8009cea:	4618      	mov	r0, r3
 8009cec:	3718      	adds	r7, #24
 8009cee:	46bd      	mov	sp, r7
 8009cf0:	bd80      	pop	{r7, pc}
 8009cf2:	bf00      	nop
 8009cf4:	200019cc 	.word	0x200019cc
 8009cf8:	0800aebc 	.word	0x0800aebc
 8009cfc:	08009ef9 	.word	0x08009ef9
 8009d00:	200019d0 	.word	0x200019d0

08009d04 <xTimerCreate>:
	TimerHandle_t xTimerCreate(	const char * const pcTimerName,			/*lint !e971 Unqualified char types are allowed for strings and single characters only. */
								const TickType_t xTimerPeriodInTicks,
								const UBaseType_t uxAutoReload,
								void * const pvTimerID,
								TimerCallbackFunction_t pxCallbackFunction )
	{
 8009d04:	b580      	push	{r7, lr}
 8009d06:	b088      	sub	sp, #32
 8009d08:	af02      	add	r7, sp, #8
 8009d0a:	60f8      	str	r0, [r7, #12]
 8009d0c:	60b9      	str	r1, [r7, #8]
 8009d0e:	607a      	str	r2, [r7, #4]
 8009d10:	603b      	str	r3, [r7, #0]
	Timer_t *pxNewTimer;

		pxNewTimer = ( Timer_t * ) pvPortMalloc( sizeof( Timer_t ) ); /*lint !e9087 !e9079 All values returned by pvPortMalloc() have at least the alignment required by the MCU's stack, and the first member of Timer_t is always a pointer to the timer's mame. */
 8009d12:	202c      	movs	r0, #44	@ 0x2c
 8009d14:	f000 fd54 	bl	800a7c0 <pvPortMalloc>
 8009d18:	6178      	str	r0, [r7, #20]

		if( pxNewTimer != NULL )
 8009d1a:	697b      	ldr	r3, [r7, #20]
 8009d1c:	2b00      	cmp	r3, #0
 8009d1e:	d00d      	beq.n	8009d3c <xTimerCreate+0x38>
		{
			/* Status is thus far zero as the timer is not created statically
			and has not been started.  The auto-reload bit may get set in
			prvInitialiseNewTimer. */
			pxNewTimer->ucStatus = 0x00;
 8009d20:	697b      	ldr	r3, [r7, #20]
 8009d22:	2200      	movs	r2, #0
 8009d24:	f883 2028 	strb.w	r2, [r3, #40]	@ 0x28
			prvInitialiseNewTimer( pcTimerName, xTimerPeriodInTicks, uxAutoReload, pvTimerID, pxCallbackFunction, pxNewTimer );
 8009d28:	697b      	ldr	r3, [r7, #20]
 8009d2a:	9301      	str	r3, [sp, #4]
 8009d2c:	6a3b      	ldr	r3, [r7, #32]
 8009d2e:	9300      	str	r3, [sp, #0]
 8009d30:	683b      	ldr	r3, [r7, #0]
 8009d32:	687a      	ldr	r2, [r7, #4]
 8009d34:	68b9      	ldr	r1, [r7, #8]
 8009d36:	68f8      	ldr	r0, [r7, #12]
 8009d38:	f000 f805 	bl	8009d46 <prvInitialiseNewTimer>
		}

		return pxNewTimer;
 8009d3c:	697b      	ldr	r3, [r7, #20]
	}
 8009d3e:	4618      	mov	r0, r3
 8009d40:	3718      	adds	r7, #24
 8009d42:	46bd      	mov	sp, r7
 8009d44:	bd80      	pop	{r7, pc}

08009d46 <prvInitialiseNewTimer>:
									const TickType_t xTimerPeriodInTicks,
									const UBaseType_t uxAutoReload,
									void * const pvTimerID,
									TimerCallbackFunction_t pxCallbackFunction,
									Timer_t *pxNewTimer )
{
 8009d46:	b580      	push	{r7, lr}
 8009d48:	b086      	sub	sp, #24
 8009d4a:	af00      	add	r7, sp, #0
 8009d4c:	60f8      	str	r0, [r7, #12]
 8009d4e:	60b9      	str	r1, [r7, #8]
 8009d50:	607a      	str	r2, [r7, #4]
 8009d52:	603b      	str	r3, [r7, #0]
	/* 0 is not a valid value for xTimerPeriodInTicks. */
	configASSERT( ( xTimerPeriodInTicks > 0 ) );
 8009d54:	68bb      	ldr	r3, [r7, #8]
 8009d56:	2b00      	cmp	r3, #0
 8009d58:	d10b      	bne.n	8009d72 <prvInitialiseNewTimer+0x2c>
	__asm volatile
 8009d5a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8009d5e:	f383 8811 	msr	BASEPRI, r3
 8009d62:	f3bf 8f6f 	isb	sy
 8009d66:	f3bf 8f4f 	dsb	sy
 8009d6a:	617b      	str	r3, [r7, #20]
}
 8009d6c:	bf00      	nop
 8009d6e:	bf00      	nop
 8009d70:	e7fd      	b.n	8009d6e <prvInitialiseNewTimer+0x28>

	if( pxNewTimer != NULL )
 8009d72:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8009d74:	2b00      	cmp	r3, #0
 8009d76:	d01e      	beq.n	8009db6 <prvInitialiseNewTimer+0x70>
	{
		/* Ensure the infrastructure used by the timer service task has been
		created/initialised. */
		prvCheckForValidListAndQueue();
 8009d78:	f000 faf0 	bl	800a35c <prvCheckForValidListAndQueue>

		/* Initialise the timer structure members using the function
		parameters. */
		pxNewTimer->pcTimerName = pcTimerName;
 8009d7c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8009d7e:	68fa      	ldr	r2, [r7, #12]
 8009d80:	601a      	str	r2, [r3, #0]
		pxNewTimer->xTimerPeriodInTicks = xTimerPeriodInTicks;
 8009d82:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8009d84:	68ba      	ldr	r2, [r7, #8]
 8009d86:	619a      	str	r2, [r3, #24]
		pxNewTimer->pvTimerID = pvTimerID;
 8009d88:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8009d8a:	683a      	ldr	r2, [r7, #0]
 8009d8c:	61da      	str	r2, [r3, #28]
		pxNewTimer->pxCallbackFunction = pxCallbackFunction;
 8009d8e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8009d90:	6a3a      	ldr	r2, [r7, #32]
 8009d92:	621a      	str	r2, [r3, #32]
		vListInitialiseItem( &( pxNewTimer->xTimerListItem ) );
 8009d94:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8009d96:	3304      	adds	r3, #4
 8009d98:	4618      	mov	r0, r3
 8009d9a:	f7fd fc64 	bl	8007666 <vListInitialiseItem>
		if( uxAutoReload != pdFALSE )
 8009d9e:	687b      	ldr	r3, [r7, #4]
 8009da0:	2b00      	cmp	r3, #0
 8009da2:	d008      	beq.n	8009db6 <prvInitialiseNewTimer+0x70>
		{
			pxNewTimer->ucStatus |= tmrSTATUS_IS_AUTORELOAD;
 8009da4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8009da6:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 8009daa:	f043 0304 	orr.w	r3, r3, #4
 8009dae:	b2da      	uxtb	r2, r3
 8009db0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8009db2:	f883 2028 	strb.w	r2, [r3, #40]	@ 0x28
		}
		traceTIMER_CREATE( pxNewTimer );
	}
}
 8009db6:	bf00      	nop
 8009db8:	3718      	adds	r7, #24
 8009dba:	46bd      	mov	sp, r7
 8009dbc:	bd80      	pop	{r7, pc}
	...

08009dc0 <xTimerGenericCommand>:
/*-----------------------------------------------------------*/

BaseType_t xTimerGenericCommand( TimerHandle_t xTimer, const BaseType_t xCommandID, const TickType_t xOptionalValue, BaseType_t * const pxHigherPriorityTaskWoken, const TickType_t xTicksToWait )
{
 8009dc0:	b580      	push	{r7, lr}
 8009dc2:	b08a      	sub	sp, #40	@ 0x28
 8009dc4:	af00      	add	r7, sp, #0
 8009dc6:	60f8      	str	r0, [r7, #12]
 8009dc8:	60b9      	str	r1, [r7, #8]
 8009dca:	607a      	str	r2, [r7, #4]
 8009dcc:	603b      	str	r3, [r7, #0]
BaseType_t xReturn = pdFAIL;
 8009dce:	2300      	movs	r3, #0
 8009dd0:	627b      	str	r3, [r7, #36]	@ 0x24
DaemonTaskMessage_t xMessage;

	configASSERT( xTimer );
 8009dd2:	68fb      	ldr	r3, [r7, #12]
 8009dd4:	2b00      	cmp	r3, #0
 8009dd6:	d10b      	bne.n	8009df0 <xTimerGenericCommand+0x30>
	__asm volatile
 8009dd8:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8009ddc:	f383 8811 	msr	BASEPRI, r3
 8009de0:	f3bf 8f6f 	isb	sy
 8009de4:	f3bf 8f4f 	dsb	sy
 8009de8:	623b      	str	r3, [r7, #32]
}
 8009dea:	bf00      	nop
 8009dec:	bf00      	nop
 8009dee:	e7fd      	b.n	8009dec <xTimerGenericCommand+0x2c>

	/* Send a message to the timer service task to perform a particular action
	on a particular timer definition. */
	if( xTimerQueue != NULL )
 8009df0:	4b19      	ldr	r3, [pc, #100]	@ (8009e58 <xTimerGenericCommand+0x98>)
 8009df2:	681b      	ldr	r3, [r3, #0]
 8009df4:	2b00      	cmp	r3, #0
 8009df6:	d02a      	beq.n	8009e4e <xTimerGenericCommand+0x8e>
	{
		/* Send a command to the timer service task to start the xTimer timer. */
		xMessage.xMessageID = xCommandID;
 8009df8:	68bb      	ldr	r3, [r7, #8]
 8009dfa:	613b      	str	r3, [r7, #16]
		xMessage.u.xTimerParameters.xMessageValue = xOptionalValue;
 8009dfc:	687b      	ldr	r3, [r7, #4]
 8009dfe:	617b      	str	r3, [r7, #20]
		xMessage.u.xTimerParameters.pxTimer = xTimer;
 8009e00:	68fb      	ldr	r3, [r7, #12]
 8009e02:	61bb      	str	r3, [r7, #24]

		if( xCommandID < tmrFIRST_FROM_ISR_COMMAND )
 8009e04:	68bb      	ldr	r3, [r7, #8]
 8009e06:	2b05      	cmp	r3, #5
 8009e08:	dc18      	bgt.n	8009e3c <xTimerGenericCommand+0x7c>
		{
			if( xTaskGetSchedulerState() == taskSCHEDULER_RUNNING )
 8009e0a:	f7ff fb5b 	bl	80094c4 <xTaskGetSchedulerState>
 8009e0e:	4603      	mov	r3, r0
 8009e10:	2b02      	cmp	r3, #2
 8009e12:	d109      	bne.n	8009e28 <xTimerGenericCommand+0x68>
			{
				xReturn = xQueueSendToBack( xTimerQueue, &xMessage, xTicksToWait );
 8009e14:	4b10      	ldr	r3, [pc, #64]	@ (8009e58 <xTimerGenericCommand+0x98>)
 8009e16:	6818      	ldr	r0, [r3, #0]
 8009e18:	f107 0110 	add.w	r1, r7, #16
 8009e1c:	2300      	movs	r3, #0
 8009e1e:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8009e20:	f7fd fe66 	bl	8007af0 <xQueueGenericSend>
 8009e24:	6278      	str	r0, [r7, #36]	@ 0x24
 8009e26:	e012      	b.n	8009e4e <xTimerGenericCommand+0x8e>
			}
			else
			{
				xReturn = xQueueSendToBack( xTimerQueue, &xMessage, tmrNO_DELAY );
 8009e28:	4b0b      	ldr	r3, [pc, #44]	@ (8009e58 <xTimerGenericCommand+0x98>)
 8009e2a:	6818      	ldr	r0, [r3, #0]
 8009e2c:	f107 0110 	add.w	r1, r7, #16
 8009e30:	2300      	movs	r3, #0
 8009e32:	2200      	movs	r2, #0
 8009e34:	f7fd fe5c 	bl	8007af0 <xQueueGenericSend>
 8009e38:	6278      	str	r0, [r7, #36]	@ 0x24
 8009e3a:	e008      	b.n	8009e4e <xTimerGenericCommand+0x8e>
			}
		}
		else
		{
			xReturn = xQueueSendToBackFromISR( xTimerQueue, &xMessage, pxHigherPriorityTaskWoken );
 8009e3c:	4b06      	ldr	r3, [pc, #24]	@ (8009e58 <xTimerGenericCommand+0x98>)
 8009e3e:	6818      	ldr	r0, [r3, #0]
 8009e40:	f107 0110 	add.w	r1, r7, #16
 8009e44:	2300      	movs	r3, #0
 8009e46:	683a      	ldr	r2, [r7, #0]
 8009e48:	f7fd ff54 	bl	8007cf4 <xQueueGenericSendFromISR>
 8009e4c:	6278      	str	r0, [r7, #36]	@ 0x24
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	return xReturn;
 8009e4e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
}
 8009e50:	4618      	mov	r0, r3
 8009e52:	3728      	adds	r7, #40	@ 0x28
 8009e54:	46bd      	mov	sp, r7
 8009e56:	bd80      	pop	{r7, pc}
 8009e58:	200019cc 	.word	0x200019cc

08009e5c <prvProcessExpiredTimer>:
	return pxTimer->pcTimerName;
}
/*-----------------------------------------------------------*/

static void prvProcessExpiredTimer( const TickType_t xNextExpireTime, const TickType_t xTimeNow )
{
 8009e5c:	b580      	push	{r7, lr}
 8009e5e:	b088      	sub	sp, #32
 8009e60:	af02      	add	r7, sp, #8
 8009e62:	6078      	str	r0, [r7, #4]
 8009e64:	6039      	str	r1, [r7, #0]
BaseType_t xResult;
Timer_t * const pxTimer = ( Timer_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxCurrentTimerList ); /*lint !e9087 !e9079 void * is used as this macro is used with tasks and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8009e66:	4b23      	ldr	r3, [pc, #140]	@ (8009ef4 <prvProcessExpiredTimer+0x98>)
 8009e68:	681b      	ldr	r3, [r3, #0]
 8009e6a:	68db      	ldr	r3, [r3, #12]
 8009e6c:	68db      	ldr	r3, [r3, #12]
 8009e6e:	617b      	str	r3, [r7, #20]

	/* Remove the timer from the list of active timers.  A check has already
	been performed to ensure the list is not empty. */
	( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 8009e70:	697b      	ldr	r3, [r7, #20]
 8009e72:	3304      	adds	r3, #4
 8009e74:	4618      	mov	r0, r3
 8009e76:	f7fd fc5d 	bl	8007734 <uxListRemove>
	traceTIMER_EXPIRED( pxTimer );

	/* If the timer is an auto-reload timer then calculate the next
	expiry time and re-insert the timer in the list of active timers. */
	if( ( pxTimer->ucStatus & tmrSTATUS_IS_AUTORELOAD ) != 0 )
 8009e7a:	697b      	ldr	r3, [r7, #20]
 8009e7c:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 8009e80:	f003 0304 	and.w	r3, r3, #4
 8009e84:	2b00      	cmp	r3, #0
 8009e86:	d023      	beq.n	8009ed0 <prvProcessExpiredTimer+0x74>
	{
		/* The timer is inserted into a list using a time relative to anything
		other than the current time.  It will therefore be inserted into the
		correct list relative to the time this task thinks it is now. */
		if( prvInsertTimerInActiveList( pxTimer, ( xNextExpireTime + pxTimer->xTimerPeriodInTicks ), xTimeNow, xNextExpireTime ) != pdFALSE )
 8009e88:	697b      	ldr	r3, [r7, #20]
 8009e8a:	699a      	ldr	r2, [r3, #24]
 8009e8c:	687b      	ldr	r3, [r7, #4]
 8009e8e:	18d1      	adds	r1, r2, r3
 8009e90:	687b      	ldr	r3, [r7, #4]
 8009e92:	683a      	ldr	r2, [r7, #0]
 8009e94:	6978      	ldr	r0, [r7, #20]
 8009e96:	f000 f8d3 	bl	800a040 <prvInsertTimerInActiveList>
 8009e9a:	4603      	mov	r3, r0
 8009e9c:	2b00      	cmp	r3, #0
 8009e9e:	d020      	beq.n	8009ee2 <prvProcessExpiredTimer+0x86>
		{
			/* The timer expired before it was added to the active timer
			list.  Reload it now.  */
			xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xNextExpireTime, NULL, tmrNO_DELAY );
 8009ea0:	2300      	movs	r3, #0
 8009ea2:	9300      	str	r3, [sp, #0]
 8009ea4:	2300      	movs	r3, #0
 8009ea6:	687a      	ldr	r2, [r7, #4]
 8009ea8:	2100      	movs	r1, #0
 8009eaa:	6978      	ldr	r0, [r7, #20]
 8009eac:	f7ff ff88 	bl	8009dc0 <xTimerGenericCommand>
 8009eb0:	6138      	str	r0, [r7, #16]
			configASSERT( xResult );
 8009eb2:	693b      	ldr	r3, [r7, #16]
 8009eb4:	2b00      	cmp	r3, #0
 8009eb6:	d114      	bne.n	8009ee2 <prvProcessExpiredTimer+0x86>
	__asm volatile
 8009eb8:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8009ebc:	f383 8811 	msr	BASEPRI, r3
 8009ec0:	f3bf 8f6f 	isb	sy
 8009ec4:	f3bf 8f4f 	dsb	sy
 8009ec8:	60fb      	str	r3, [r7, #12]
}
 8009eca:	bf00      	nop
 8009ecc:	bf00      	nop
 8009ece:	e7fd      	b.n	8009ecc <prvProcessExpiredTimer+0x70>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	else
	{
		pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
 8009ed0:	697b      	ldr	r3, [r7, #20]
 8009ed2:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 8009ed6:	f023 0301 	bic.w	r3, r3, #1
 8009eda:	b2da      	uxtb	r2, r3
 8009edc:	697b      	ldr	r3, [r7, #20]
 8009ede:	f883 2028 	strb.w	r2, [r3, #40]	@ 0x28
		mtCOVERAGE_TEST_MARKER();
	}

	/* Call the timer callback. */
	pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 8009ee2:	697b      	ldr	r3, [r7, #20]
 8009ee4:	6a1b      	ldr	r3, [r3, #32]
 8009ee6:	6978      	ldr	r0, [r7, #20]
 8009ee8:	4798      	blx	r3
}
 8009eea:	bf00      	nop
 8009eec:	3718      	adds	r7, #24
 8009eee:	46bd      	mov	sp, r7
 8009ef0:	bd80      	pop	{r7, pc}
 8009ef2:	bf00      	nop
 8009ef4:	200019c4 	.word	0x200019c4

08009ef8 <prvTimerTask>:
/*-----------------------------------------------------------*/

static portTASK_FUNCTION( prvTimerTask, pvParameters )
{
 8009ef8:	b580      	push	{r7, lr}
 8009efa:	b084      	sub	sp, #16
 8009efc:	af00      	add	r7, sp, #0
 8009efe:	6078      	str	r0, [r7, #4]

	for( ;; )
	{
		/* Query the timers list to see if it contains any timers, and if so,
		obtain the time at which the next timer will expire. */
		xNextExpireTime = prvGetNextExpireTime( &xListWasEmpty );
 8009f00:	f107 0308 	add.w	r3, r7, #8
 8009f04:	4618      	mov	r0, r3
 8009f06:	f000 f859 	bl	8009fbc <prvGetNextExpireTime>
 8009f0a:	60f8      	str	r0, [r7, #12]

		/* If a timer has expired, process it.  Otherwise, block this task
		until either a timer does expire, or a command is received. */
		prvProcessTimerOrBlockTask( xNextExpireTime, xListWasEmpty );
 8009f0c:	68bb      	ldr	r3, [r7, #8]
 8009f0e:	4619      	mov	r1, r3
 8009f10:	68f8      	ldr	r0, [r7, #12]
 8009f12:	f000 f805 	bl	8009f20 <prvProcessTimerOrBlockTask>

		/* Empty the command queue. */
		prvProcessReceivedCommands();
 8009f16:	f000 f8d5 	bl	800a0c4 <prvProcessReceivedCommands>
		xNextExpireTime = prvGetNextExpireTime( &xListWasEmpty );
 8009f1a:	bf00      	nop
 8009f1c:	e7f0      	b.n	8009f00 <prvTimerTask+0x8>
	...

08009f20 <prvProcessTimerOrBlockTask>:
	}
}
/*-----------------------------------------------------------*/

static void prvProcessTimerOrBlockTask( const TickType_t xNextExpireTime, BaseType_t xListWasEmpty )
{
 8009f20:	b580      	push	{r7, lr}
 8009f22:	b084      	sub	sp, #16
 8009f24:	af00      	add	r7, sp, #0
 8009f26:	6078      	str	r0, [r7, #4]
 8009f28:	6039      	str	r1, [r7, #0]
TickType_t xTimeNow;
BaseType_t xTimerListsWereSwitched;

	vTaskSuspendAll();
 8009f2a:	f7fe febb 	bl	8008ca4 <vTaskSuspendAll>
		/* Obtain the time now to make an assessment as to whether the timer
		has expired or not.  If obtaining the time causes the lists to switch
		then don't process this timer as any timers that remained in the list
		when the lists were switched will have been processed within the
		prvSampleTimeNow() function. */
		xTimeNow = prvSampleTimeNow( &xTimerListsWereSwitched );
 8009f2e:	f107 0308 	add.w	r3, r7, #8
 8009f32:	4618      	mov	r0, r3
 8009f34:	f000 f864 	bl	800a000 <prvSampleTimeNow>
 8009f38:	60f8      	str	r0, [r7, #12]
		if( xTimerListsWereSwitched == pdFALSE )
 8009f3a:	68bb      	ldr	r3, [r7, #8]
 8009f3c:	2b00      	cmp	r3, #0
 8009f3e:	d130      	bne.n	8009fa2 <prvProcessTimerOrBlockTask+0x82>
		{
			/* The tick count has not overflowed, has the timer expired? */
			if( ( xListWasEmpty == pdFALSE ) && ( xNextExpireTime <= xTimeNow ) )
 8009f40:	683b      	ldr	r3, [r7, #0]
 8009f42:	2b00      	cmp	r3, #0
 8009f44:	d10a      	bne.n	8009f5c <prvProcessTimerOrBlockTask+0x3c>
 8009f46:	687a      	ldr	r2, [r7, #4]
 8009f48:	68fb      	ldr	r3, [r7, #12]
 8009f4a:	429a      	cmp	r2, r3
 8009f4c:	d806      	bhi.n	8009f5c <prvProcessTimerOrBlockTask+0x3c>
			{
				( void ) xTaskResumeAll();
 8009f4e:	f7fe feb7 	bl	8008cc0 <xTaskResumeAll>
				prvProcessExpiredTimer( xNextExpireTime, xTimeNow );
 8009f52:	68f9      	ldr	r1, [r7, #12]
 8009f54:	6878      	ldr	r0, [r7, #4]
 8009f56:	f7ff ff81 	bl	8009e5c <prvProcessExpiredTimer>
		else
		{
			( void ) xTaskResumeAll();
		}
	}
}
 8009f5a:	e024      	b.n	8009fa6 <prvProcessTimerOrBlockTask+0x86>
				if( xListWasEmpty != pdFALSE )
 8009f5c:	683b      	ldr	r3, [r7, #0]
 8009f5e:	2b00      	cmp	r3, #0
 8009f60:	d008      	beq.n	8009f74 <prvProcessTimerOrBlockTask+0x54>
					xListWasEmpty = listLIST_IS_EMPTY( pxOverflowTimerList );
 8009f62:	4b13      	ldr	r3, [pc, #76]	@ (8009fb0 <prvProcessTimerOrBlockTask+0x90>)
 8009f64:	681b      	ldr	r3, [r3, #0]
 8009f66:	681b      	ldr	r3, [r3, #0]
 8009f68:	2b00      	cmp	r3, #0
 8009f6a:	d101      	bne.n	8009f70 <prvProcessTimerOrBlockTask+0x50>
 8009f6c:	2301      	movs	r3, #1
 8009f6e:	e000      	b.n	8009f72 <prvProcessTimerOrBlockTask+0x52>
 8009f70:	2300      	movs	r3, #0
 8009f72:	603b      	str	r3, [r7, #0]
				vQueueWaitForMessageRestricted( xTimerQueue, ( xNextExpireTime - xTimeNow ), xListWasEmpty );
 8009f74:	4b0f      	ldr	r3, [pc, #60]	@ (8009fb4 <prvProcessTimerOrBlockTask+0x94>)
 8009f76:	6818      	ldr	r0, [r3, #0]
 8009f78:	687a      	ldr	r2, [r7, #4]
 8009f7a:	68fb      	ldr	r3, [r7, #12]
 8009f7c:	1ad3      	subs	r3, r2, r3
 8009f7e:	683a      	ldr	r2, [r7, #0]
 8009f80:	4619      	mov	r1, r3
 8009f82:	f7fe fbf7 	bl	8008774 <vQueueWaitForMessageRestricted>
				if( xTaskResumeAll() == pdFALSE )
 8009f86:	f7fe fe9b 	bl	8008cc0 <xTaskResumeAll>
 8009f8a:	4603      	mov	r3, r0
 8009f8c:	2b00      	cmp	r3, #0
 8009f8e:	d10a      	bne.n	8009fa6 <prvProcessTimerOrBlockTask+0x86>
					portYIELD_WITHIN_API();
 8009f90:	4b09      	ldr	r3, [pc, #36]	@ (8009fb8 <prvProcessTimerOrBlockTask+0x98>)
 8009f92:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8009f96:	601a      	str	r2, [r3, #0]
 8009f98:	f3bf 8f4f 	dsb	sy
 8009f9c:	f3bf 8f6f 	isb	sy
}
 8009fa0:	e001      	b.n	8009fa6 <prvProcessTimerOrBlockTask+0x86>
			( void ) xTaskResumeAll();
 8009fa2:	f7fe fe8d 	bl	8008cc0 <xTaskResumeAll>
}
 8009fa6:	bf00      	nop
 8009fa8:	3710      	adds	r7, #16
 8009faa:	46bd      	mov	sp, r7
 8009fac:	bd80      	pop	{r7, pc}
 8009fae:	bf00      	nop
 8009fb0:	200019c8 	.word	0x200019c8
 8009fb4:	200019cc 	.word	0x200019cc
 8009fb8:	e000ed04 	.word	0xe000ed04

08009fbc <prvGetNextExpireTime>:
/*-----------------------------------------------------------*/

static TickType_t prvGetNextExpireTime( BaseType_t * const pxListWasEmpty )
{
 8009fbc:	b480      	push	{r7}
 8009fbe:	b085      	sub	sp, #20
 8009fc0:	af00      	add	r7, sp, #0
 8009fc2:	6078      	str	r0, [r7, #4]
	the timer with the nearest expiry time will expire.  If there are no
	active timers then just set the next expire time to 0.  That will cause
	this task to unblock when the tick count overflows, at which point the
	timer lists will be switched and the next expiry time can be
	re-assessed.  */
	*pxListWasEmpty = listLIST_IS_EMPTY( pxCurrentTimerList );
 8009fc4:	4b0d      	ldr	r3, [pc, #52]	@ (8009ffc <prvGetNextExpireTime+0x40>)
 8009fc6:	681b      	ldr	r3, [r3, #0]
 8009fc8:	681b      	ldr	r3, [r3, #0]
 8009fca:	2b00      	cmp	r3, #0
 8009fcc:	d101      	bne.n	8009fd2 <prvGetNextExpireTime+0x16>
 8009fce:	2201      	movs	r2, #1
 8009fd0:	e000      	b.n	8009fd4 <prvGetNextExpireTime+0x18>
 8009fd2:	2200      	movs	r2, #0
 8009fd4:	687b      	ldr	r3, [r7, #4]
 8009fd6:	601a      	str	r2, [r3, #0]
	if( *pxListWasEmpty == pdFALSE )
 8009fd8:	687b      	ldr	r3, [r7, #4]
 8009fda:	681b      	ldr	r3, [r3, #0]
 8009fdc:	2b00      	cmp	r3, #0
 8009fde:	d105      	bne.n	8009fec <prvGetNextExpireTime+0x30>
	{
		xNextExpireTime = listGET_ITEM_VALUE_OF_HEAD_ENTRY( pxCurrentTimerList );
 8009fe0:	4b06      	ldr	r3, [pc, #24]	@ (8009ffc <prvGetNextExpireTime+0x40>)
 8009fe2:	681b      	ldr	r3, [r3, #0]
 8009fe4:	68db      	ldr	r3, [r3, #12]
 8009fe6:	681b      	ldr	r3, [r3, #0]
 8009fe8:	60fb      	str	r3, [r7, #12]
 8009fea:	e001      	b.n	8009ff0 <prvGetNextExpireTime+0x34>
	}
	else
	{
		/* Ensure the task unblocks when the tick count rolls over. */
		xNextExpireTime = ( TickType_t ) 0U;
 8009fec:	2300      	movs	r3, #0
 8009fee:	60fb      	str	r3, [r7, #12]
	}

	return xNextExpireTime;
 8009ff0:	68fb      	ldr	r3, [r7, #12]
}
 8009ff2:	4618      	mov	r0, r3
 8009ff4:	3714      	adds	r7, #20
 8009ff6:	46bd      	mov	sp, r7
 8009ff8:	bc80      	pop	{r7}
 8009ffa:	4770      	bx	lr
 8009ffc:	200019c4 	.word	0x200019c4

0800a000 <prvSampleTimeNow>:
/*-----------------------------------------------------------*/

static TickType_t prvSampleTimeNow( BaseType_t * const pxTimerListsWereSwitched )
{
 800a000:	b580      	push	{r7, lr}
 800a002:	b084      	sub	sp, #16
 800a004:	af00      	add	r7, sp, #0
 800a006:	6078      	str	r0, [r7, #4]
TickType_t xTimeNow;
PRIVILEGED_DATA static TickType_t xLastTime = ( TickType_t ) 0U; /*lint !e956 Variable is only accessible to one task. */

	xTimeNow = xTaskGetTickCount();
 800a008:	f7fe fef8 	bl	8008dfc <xTaskGetTickCount>
 800a00c:	60f8      	str	r0, [r7, #12]

	if( xTimeNow < xLastTime )
 800a00e:	4b0b      	ldr	r3, [pc, #44]	@ (800a03c <prvSampleTimeNow+0x3c>)
 800a010:	681b      	ldr	r3, [r3, #0]
 800a012:	68fa      	ldr	r2, [r7, #12]
 800a014:	429a      	cmp	r2, r3
 800a016:	d205      	bcs.n	800a024 <prvSampleTimeNow+0x24>
	{
		prvSwitchTimerLists();
 800a018:	f000 f93a 	bl	800a290 <prvSwitchTimerLists>
		*pxTimerListsWereSwitched = pdTRUE;
 800a01c:	687b      	ldr	r3, [r7, #4]
 800a01e:	2201      	movs	r2, #1
 800a020:	601a      	str	r2, [r3, #0]
 800a022:	e002      	b.n	800a02a <prvSampleTimeNow+0x2a>
	}
	else
	{
		*pxTimerListsWereSwitched = pdFALSE;
 800a024:	687b      	ldr	r3, [r7, #4]
 800a026:	2200      	movs	r2, #0
 800a028:	601a      	str	r2, [r3, #0]
	}

	xLastTime = xTimeNow;
 800a02a:	4a04      	ldr	r2, [pc, #16]	@ (800a03c <prvSampleTimeNow+0x3c>)
 800a02c:	68fb      	ldr	r3, [r7, #12]
 800a02e:	6013      	str	r3, [r2, #0]

	return xTimeNow;
 800a030:	68fb      	ldr	r3, [r7, #12]
}
 800a032:	4618      	mov	r0, r3
 800a034:	3710      	adds	r7, #16
 800a036:	46bd      	mov	sp, r7
 800a038:	bd80      	pop	{r7, pc}
 800a03a:	bf00      	nop
 800a03c:	200019d4 	.word	0x200019d4

0800a040 <prvInsertTimerInActiveList>:
/*-----------------------------------------------------------*/

static BaseType_t prvInsertTimerInActiveList( Timer_t * const pxTimer, const TickType_t xNextExpiryTime, const TickType_t xTimeNow, const TickType_t xCommandTime )
{
 800a040:	b580      	push	{r7, lr}
 800a042:	b086      	sub	sp, #24
 800a044:	af00      	add	r7, sp, #0
 800a046:	60f8      	str	r0, [r7, #12]
 800a048:	60b9      	str	r1, [r7, #8]
 800a04a:	607a      	str	r2, [r7, #4]
 800a04c:	603b      	str	r3, [r7, #0]
BaseType_t xProcessTimerNow = pdFALSE;
 800a04e:	2300      	movs	r3, #0
 800a050:	617b      	str	r3, [r7, #20]

	listSET_LIST_ITEM_VALUE( &( pxTimer->xTimerListItem ), xNextExpiryTime );
 800a052:	68fb      	ldr	r3, [r7, #12]
 800a054:	68ba      	ldr	r2, [r7, #8]
 800a056:	605a      	str	r2, [r3, #4]
	listSET_LIST_ITEM_OWNER( &( pxTimer->xTimerListItem ), pxTimer );
 800a058:	68fb      	ldr	r3, [r7, #12]
 800a05a:	68fa      	ldr	r2, [r7, #12]
 800a05c:	611a      	str	r2, [r3, #16]

	if( xNextExpiryTime <= xTimeNow )
 800a05e:	68ba      	ldr	r2, [r7, #8]
 800a060:	687b      	ldr	r3, [r7, #4]
 800a062:	429a      	cmp	r2, r3
 800a064:	d812      	bhi.n	800a08c <prvInsertTimerInActiveList+0x4c>
	{
		/* Has the expiry time elapsed between the command to start/reset a
		timer was issued, and the time the command was processed? */
		if( ( ( TickType_t ) ( xTimeNow - xCommandTime ) ) >= pxTimer->xTimerPeriodInTicks ) /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 800a066:	687a      	ldr	r2, [r7, #4]
 800a068:	683b      	ldr	r3, [r7, #0]
 800a06a:	1ad2      	subs	r2, r2, r3
 800a06c:	68fb      	ldr	r3, [r7, #12]
 800a06e:	699b      	ldr	r3, [r3, #24]
 800a070:	429a      	cmp	r2, r3
 800a072:	d302      	bcc.n	800a07a <prvInsertTimerInActiveList+0x3a>
		{
			/* The time between a command being issued and the command being
			processed actually exceeds the timers period.  */
			xProcessTimerNow = pdTRUE;
 800a074:	2301      	movs	r3, #1
 800a076:	617b      	str	r3, [r7, #20]
 800a078:	e01b      	b.n	800a0b2 <prvInsertTimerInActiveList+0x72>
		}
		else
		{
			vListInsert( pxOverflowTimerList, &( pxTimer->xTimerListItem ) );
 800a07a:	4b10      	ldr	r3, [pc, #64]	@ (800a0bc <prvInsertTimerInActiveList+0x7c>)
 800a07c:	681a      	ldr	r2, [r3, #0]
 800a07e:	68fb      	ldr	r3, [r7, #12]
 800a080:	3304      	adds	r3, #4
 800a082:	4619      	mov	r1, r3
 800a084:	4610      	mov	r0, r2
 800a086:	f7fd fb1d 	bl	80076c4 <vListInsert>
 800a08a:	e012      	b.n	800a0b2 <prvInsertTimerInActiveList+0x72>
		}
	}
	else
	{
		if( ( xTimeNow < xCommandTime ) && ( xNextExpiryTime >= xCommandTime ) )
 800a08c:	687a      	ldr	r2, [r7, #4]
 800a08e:	683b      	ldr	r3, [r7, #0]
 800a090:	429a      	cmp	r2, r3
 800a092:	d206      	bcs.n	800a0a2 <prvInsertTimerInActiveList+0x62>
 800a094:	68ba      	ldr	r2, [r7, #8]
 800a096:	683b      	ldr	r3, [r7, #0]
 800a098:	429a      	cmp	r2, r3
 800a09a:	d302      	bcc.n	800a0a2 <prvInsertTimerInActiveList+0x62>
		{
			/* If, since the command was issued, the tick count has overflowed
			but the expiry time has not, then the timer must have already passed
			its expiry time and should be processed immediately. */
			xProcessTimerNow = pdTRUE;
 800a09c:	2301      	movs	r3, #1
 800a09e:	617b      	str	r3, [r7, #20]
 800a0a0:	e007      	b.n	800a0b2 <prvInsertTimerInActiveList+0x72>
		}
		else
		{
			vListInsert( pxCurrentTimerList, &( pxTimer->xTimerListItem ) );
 800a0a2:	4b07      	ldr	r3, [pc, #28]	@ (800a0c0 <prvInsertTimerInActiveList+0x80>)
 800a0a4:	681a      	ldr	r2, [r3, #0]
 800a0a6:	68fb      	ldr	r3, [r7, #12]
 800a0a8:	3304      	adds	r3, #4
 800a0aa:	4619      	mov	r1, r3
 800a0ac:	4610      	mov	r0, r2
 800a0ae:	f7fd fb09 	bl	80076c4 <vListInsert>
		}
	}

	return xProcessTimerNow;
 800a0b2:	697b      	ldr	r3, [r7, #20]
}
 800a0b4:	4618      	mov	r0, r3
 800a0b6:	3718      	adds	r7, #24
 800a0b8:	46bd      	mov	sp, r7
 800a0ba:	bd80      	pop	{r7, pc}
 800a0bc:	200019c8 	.word	0x200019c8
 800a0c0:	200019c4 	.word	0x200019c4

0800a0c4 <prvProcessReceivedCommands>:
/*-----------------------------------------------------------*/

static void	prvProcessReceivedCommands( void )
{
 800a0c4:	b580      	push	{r7, lr}
 800a0c6:	b08e      	sub	sp, #56	@ 0x38
 800a0c8:	af02      	add	r7, sp, #8
DaemonTaskMessage_t xMessage;
Timer_t *pxTimer;
BaseType_t xTimerListsWereSwitched, xResult;
TickType_t xTimeNow;

	while( xQueueReceive( xTimerQueue, &xMessage, tmrNO_DELAY ) != pdFAIL ) /*lint !e603 xMessage does not have to be initialised as it is passed out, not in, and it is not used unless xQueueReceive() returns pdTRUE. */
 800a0ca:	e0ce      	b.n	800a26a <prvProcessReceivedCommands+0x1a6>
	{
		#if ( INCLUDE_xTimerPendFunctionCall == 1 )
		{
			/* Negative commands are pended function calls rather than timer
			commands. */
			if( xMessage.xMessageID < ( BaseType_t ) 0 )
 800a0cc:	687b      	ldr	r3, [r7, #4]
 800a0ce:	2b00      	cmp	r3, #0
 800a0d0:	da19      	bge.n	800a106 <prvProcessReceivedCommands+0x42>
			{
				const CallbackParameters_t * const pxCallback = &( xMessage.u.xCallbackParameters );
 800a0d2:	1d3b      	adds	r3, r7, #4
 800a0d4:	3304      	adds	r3, #4
 800a0d6:	62fb      	str	r3, [r7, #44]	@ 0x2c

				/* The timer uses the xCallbackParameters member to request a
				callback be executed.  Check the callback is not NULL. */
				configASSERT( pxCallback );
 800a0d8:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800a0da:	2b00      	cmp	r3, #0
 800a0dc:	d10b      	bne.n	800a0f6 <prvProcessReceivedCommands+0x32>
	__asm volatile
 800a0de:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800a0e2:	f383 8811 	msr	BASEPRI, r3
 800a0e6:	f3bf 8f6f 	isb	sy
 800a0ea:	f3bf 8f4f 	dsb	sy
 800a0ee:	61fb      	str	r3, [r7, #28]
}
 800a0f0:	bf00      	nop
 800a0f2:	bf00      	nop
 800a0f4:	e7fd      	b.n	800a0f2 <prvProcessReceivedCommands+0x2e>

				/* Call the function. */
				pxCallback->pxCallbackFunction( pxCallback->pvParameter1, pxCallback->ulParameter2 );
 800a0f6:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800a0f8:	681b      	ldr	r3, [r3, #0]
 800a0fa:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 800a0fc:	6850      	ldr	r0, [r2, #4]
 800a0fe:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 800a100:	6892      	ldr	r2, [r2, #8]
 800a102:	4611      	mov	r1, r2
 800a104:	4798      	blx	r3
		}
		#endif /* INCLUDE_xTimerPendFunctionCall */

		/* Commands that are positive are timer commands rather than pended
		function calls. */
		if( xMessage.xMessageID >= ( BaseType_t ) 0 )
 800a106:	687b      	ldr	r3, [r7, #4]
 800a108:	2b00      	cmp	r3, #0
 800a10a:	f2c0 80ae 	blt.w	800a26a <prvProcessReceivedCommands+0x1a6>
		{
			/* The messages uses the xTimerParameters member to work on a
			software timer. */
			pxTimer = xMessage.u.xTimerParameters.pxTimer;
 800a10e:	68fb      	ldr	r3, [r7, #12]
 800a110:	62bb      	str	r3, [r7, #40]	@ 0x28

			if( listIS_CONTAINED_WITHIN( NULL, &( pxTimer->xTimerListItem ) ) == pdFALSE ) /*lint !e961. The cast is only redundant when NULL is passed into the macro. */
 800a112:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800a114:	695b      	ldr	r3, [r3, #20]
 800a116:	2b00      	cmp	r3, #0
 800a118:	d004      	beq.n	800a124 <prvProcessReceivedCommands+0x60>
			{
				/* The timer is in a list, remove it. */
				( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 800a11a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800a11c:	3304      	adds	r3, #4
 800a11e:	4618      	mov	r0, r3
 800a120:	f7fd fb08 	bl	8007734 <uxListRemove>
			it must be present in the function call.  prvSampleTimeNow() must be
			called after the message is received from xTimerQueue so there is no
			possibility of a higher priority task adding a message to the message
			queue with a time that is ahead of the timer daemon task (because it
			pre-empted the timer daemon task after the xTimeNow value was set). */
			xTimeNow = prvSampleTimeNow( &xTimerListsWereSwitched );
 800a124:	463b      	mov	r3, r7
 800a126:	4618      	mov	r0, r3
 800a128:	f7ff ff6a 	bl	800a000 <prvSampleTimeNow>
 800a12c:	6278      	str	r0, [r7, #36]	@ 0x24

			switch( xMessage.xMessageID )
 800a12e:	687b      	ldr	r3, [r7, #4]
 800a130:	2b09      	cmp	r3, #9
 800a132:	f200 8097 	bhi.w	800a264 <prvProcessReceivedCommands+0x1a0>
 800a136:	a201      	add	r2, pc, #4	@ (adr r2, 800a13c <prvProcessReceivedCommands+0x78>)
 800a138:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800a13c:	0800a165 	.word	0x0800a165
 800a140:	0800a165 	.word	0x0800a165
 800a144:	0800a165 	.word	0x0800a165
 800a148:	0800a1db 	.word	0x0800a1db
 800a14c:	0800a1ef 	.word	0x0800a1ef
 800a150:	0800a23b 	.word	0x0800a23b
 800a154:	0800a165 	.word	0x0800a165
 800a158:	0800a165 	.word	0x0800a165
 800a15c:	0800a1db 	.word	0x0800a1db
 800a160:	0800a1ef 	.word	0x0800a1ef
				case tmrCOMMAND_START_FROM_ISR :
				case tmrCOMMAND_RESET :
				case tmrCOMMAND_RESET_FROM_ISR :
				case tmrCOMMAND_START_DONT_TRACE :
					/* Start or restart a timer. */
					pxTimer->ucStatus |= tmrSTATUS_IS_ACTIVE;
 800a164:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800a166:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 800a16a:	f043 0301 	orr.w	r3, r3, #1
 800a16e:	b2da      	uxtb	r2, r3
 800a170:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800a172:	f883 2028 	strb.w	r2, [r3, #40]	@ 0x28
					if( prvInsertTimerInActiveList( pxTimer,  xMessage.u.xTimerParameters.xMessageValue + pxTimer->xTimerPeriodInTicks, xTimeNow, xMessage.u.xTimerParameters.xMessageValue ) != pdFALSE )
 800a176:	68ba      	ldr	r2, [r7, #8]
 800a178:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800a17a:	699b      	ldr	r3, [r3, #24]
 800a17c:	18d1      	adds	r1, r2, r3
 800a17e:	68bb      	ldr	r3, [r7, #8]
 800a180:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800a182:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 800a184:	f7ff ff5c 	bl	800a040 <prvInsertTimerInActiveList>
 800a188:	4603      	mov	r3, r0
 800a18a:	2b00      	cmp	r3, #0
 800a18c:	d06c      	beq.n	800a268 <prvProcessReceivedCommands+0x1a4>
					{
						/* The timer expired before it was added to the active
						timer list.  Process it now. */
						pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 800a18e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800a190:	6a1b      	ldr	r3, [r3, #32]
 800a192:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 800a194:	4798      	blx	r3
						traceTIMER_EXPIRED( pxTimer );

						if( ( pxTimer->ucStatus & tmrSTATUS_IS_AUTORELOAD ) != 0 )
 800a196:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800a198:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 800a19c:	f003 0304 	and.w	r3, r3, #4
 800a1a0:	2b00      	cmp	r3, #0
 800a1a2:	d061      	beq.n	800a268 <prvProcessReceivedCommands+0x1a4>
						{
							xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xMessage.u.xTimerParameters.xMessageValue + pxTimer->xTimerPeriodInTicks, NULL, tmrNO_DELAY );
 800a1a4:	68ba      	ldr	r2, [r7, #8]
 800a1a6:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800a1a8:	699b      	ldr	r3, [r3, #24]
 800a1aa:	441a      	add	r2, r3
 800a1ac:	2300      	movs	r3, #0
 800a1ae:	9300      	str	r3, [sp, #0]
 800a1b0:	2300      	movs	r3, #0
 800a1b2:	2100      	movs	r1, #0
 800a1b4:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 800a1b6:	f7ff fe03 	bl	8009dc0 <xTimerGenericCommand>
 800a1ba:	6238      	str	r0, [r7, #32]
							configASSERT( xResult );
 800a1bc:	6a3b      	ldr	r3, [r7, #32]
 800a1be:	2b00      	cmp	r3, #0
 800a1c0:	d152      	bne.n	800a268 <prvProcessReceivedCommands+0x1a4>
	__asm volatile
 800a1c2:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800a1c6:	f383 8811 	msr	BASEPRI, r3
 800a1ca:	f3bf 8f6f 	isb	sy
 800a1ce:	f3bf 8f4f 	dsb	sy
 800a1d2:	61bb      	str	r3, [r7, #24]
}
 800a1d4:	bf00      	nop
 800a1d6:	bf00      	nop
 800a1d8:	e7fd      	b.n	800a1d6 <prvProcessReceivedCommands+0x112>
					break;

				case tmrCOMMAND_STOP :
				case tmrCOMMAND_STOP_FROM_ISR :
					/* The timer has already been removed from the active list. */
					pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
 800a1da:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800a1dc:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 800a1e0:	f023 0301 	bic.w	r3, r3, #1
 800a1e4:	b2da      	uxtb	r2, r3
 800a1e6:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800a1e8:	f883 2028 	strb.w	r2, [r3, #40]	@ 0x28
					break;
 800a1ec:	e03d      	b.n	800a26a <prvProcessReceivedCommands+0x1a6>

				case tmrCOMMAND_CHANGE_PERIOD :
				case tmrCOMMAND_CHANGE_PERIOD_FROM_ISR :
					pxTimer->ucStatus |= tmrSTATUS_IS_ACTIVE;
 800a1ee:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800a1f0:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 800a1f4:	f043 0301 	orr.w	r3, r3, #1
 800a1f8:	b2da      	uxtb	r2, r3
 800a1fa:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800a1fc:	f883 2028 	strb.w	r2, [r3, #40]	@ 0x28
					pxTimer->xTimerPeriodInTicks = xMessage.u.xTimerParameters.xMessageValue;
 800a200:	68ba      	ldr	r2, [r7, #8]
 800a202:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800a204:	619a      	str	r2, [r3, #24]
					configASSERT( ( pxTimer->xTimerPeriodInTicks > 0 ) );
 800a206:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800a208:	699b      	ldr	r3, [r3, #24]
 800a20a:	2b00      	cmp	r3, #0
 800a20c:	d10b      	bne.n	800a226 <prvProcessReceivedCommands+0x162>
	__asm volatile
 800a20e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800a212:	f383 8811 	msr	BASEPRI, r3
 800a216:	f3bf 8f6f 	isb	sy
 800a21a:	f3bf 8f4f 	dsb	sy
 800a21e:	617b      	str	r3, [r7, #20]
}
 800a220:	bf00      	nop
 800a222:	bf00      	nop
 800a224:	e7fd      	b.n	800a222 <prvProcessReceivedCommands+0x15e>
					be longer or shorter than the old one.  The command time is
					therefore set to the current time, and as the period cannot
					be zero the next expiry time can only be in the future,
					meaning (unlike for the xTimerStart() case above) there is
					no fail case that needs to be handled here. */
					( void ) prvInsertTimerInActiveList( pxTimer, ( xTimeNow + pxTimer->xTimerPeriodInTicks ), xTimeNow, xTimeNow );
 800a226:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800a228:	699a      	ldr	r2, [r3, #24]
 800a22a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800a22c:	18d1      	adds	r1, r2, r3
 800a22e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800a230:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800a232:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 800a234:	f7ff ff04 	bl	800a040 <prvInsertTimerInActiveList>
					break;
 800a238:	e017      	b.n	800a26a <prvProcessReceivedCommands+0x1a6>
					#if ( configSUPPORT_DYNAMIC_ALLOCATION == 1 )
					{
						/* The timer has already been removed from the active list,
						just free up the memory if the memory was dynamically
						allocated. */
						if( ( pxTimer->ucStatus & tmrSTATUS_IS_STATICALLY_ALLOCATED ) == ( uint8_t ) 0 )
 800a23a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800a23c:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 800a240:	f003 0302 	and.w	r3, r3, #2
 800a244:	2b00      	cmp	r3, #0
 800a246:	d103      	bne.n	800a250 <prvProcessReceivedCommands+0x18c>
						{
							vPortFree( pxTimer );
 800a248:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 800a24a:	f000 fb87 	bl	800a95c <vPortFree>
						no need to free the memory - just mark the timer as
						"not active". */
						pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
					}
					#endif /* configSUPPORT_DYNAMIC_ALLOCATION */
					break;
 800a24e:	e00c      	b.n	800a26a <prvProcessReceivedCommands+0x1a6>
							pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
 800a250:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800a252:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 800a256:	f023 0301 	bic.w	r3, r3, #1
 800a25a:	b2da      	uxtb	r2, r3
 800a25c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800a25e:	f883 2028 	strb.w	r2, [r3, #40]	@ 0x28
					break;
 800a262:	e002      	b.n	800a26a <prvProcessReceivedCommands+0x1a6>

				default	:
					/* Don't expect to get here. */
					break;
 800a264:	bf00      	nop
 800a266:	e000      	b.n	800a26a <prvProcessReceivedCommands+0x1a6>
					break;
 800a268:	bf00      	nop
	while( xQueueReceive( xTimerQueue, &xMessage, tmrNO_DELAY ) != pdFAIL ) /*lint !e603 xMessage does not have to be initialised as it is passed out, not in, and it is not used unless xQueueReceive() returns pdTRUE. */
 800a26a:	4b08      	ldr	r3, [pc, #32]	@ (800a28c <prvProcessReceivedCommands+0x1c8>)
 800a26c:	681b      	ldr	r3, [r3, #0]
 800a26e:	1d39      	adds	r1, r7, #4
 800a270:	2200      	movs	r2, #0
 800a272:	4618      	mov	r0, r3
 800a274:	f7fd fe6c 	bl	8007f50 <xQueueReceive>
 800a278:	4603      	mov	r3, r0
 800a27a:	2b00      	cmp	r3, #0
 800a27c:	f47f af26 	bne.w	800a0cc <prvProcessReceivedCommands+0x8>
			}
		}
	}
}
 800a280:	bf00      	nop
 800a282:	bf00      	nop
 800a284:	3730      	adds	r7, #48	@ 0x30
 800a286:	46bd      	mov	sp, r7
 800a288:	bd80      	pop	{r7, pc}
 800a28a:	bf00      	nop
 800a28c:	200019cc 	.word	0x200019cc

0800a290 <prvSwitchTimerLists>:
/*-----------------------------------------------------------*/

static void prvSwitchTimerLists( void )
{
 800a290:	b580      	push	{r7, lr}
 800a292:	b088      	sub	sp, #32
 800a294:	af02      	add	r7, sp, #8

	/* The tick count has overflowed.  The timer lists must be switched.
	If there are any timers still referenced from the current timer list
	then they must have expired and should be processed before the lists
	are switched. */
	while( listLIST_IS_EMPTY( pxCurrentTimerList ) == pdFALSE )
 800a296:	e049      	b.n	800a32c <prvSwitchTimerLists+0x9c>
	{
		xNextExpireTime = listGET_ITEM_VALUE_OF_HEAD_ENTRY( pxCurrentTimerList );
 800a298:	4b2e      	ldr	r3, [pc, #184]	@ (800a354 <prvSwitchTimerLists+0xc4>)
 800a29a:	681b      	ldr	r3, [r3, #0]
 800a29c:	68db      	ldr	r3, [r3, #12]
 800a29e:	681b      	ldr	r3, [r3, #0]
 800a2a0:	613b      	str	r3, [r7, #16]

		/* Remove the timer from the list. */
		pxTimer = ( Timer_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxCurrentTimerList ); /*lint !e9087 !e9079 void * is used as this macro is used with tasks and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800a2a2:	4b2c      	ldr	r3, [pc, #176]	@ (800a354 <prvSwitchTimerLists+0xc4>)
 800a2a4:	681b      	ldr	r3, [r3, #0]
 800a2a6:	68db      	ldr	r3, [r3, #12]
 800a2a8:	68db      	ldr	r3, [r3, #12]
 800a2aa:	60fb      	str	r3, [r7, #12]
		( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 800a2ac:	68fb      	ldr	r3, [r7, #12]
 800a2ae:	3304      	adds	r3, #4
 800a2b0:	4618      	mov	r0, r3
 800a2b2:	f7fd fa3f 	bl	8007734 <uxListRemove>
		traceTIMER_EXPIRED( pxTimer );

		/* Execute its callback, then send a command to restart the timer if
		it is an auto-reload timer.  It cannot be restarted here as the lists
		have not yet been switched. */
		pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 800a2b6:	68fb      	ldr	r3, [r7, #12]
 800a2b8:	6a1b      	ldr	r3, [r3, #32]
 800a2ba:	68f8      	ldr	r0, [r7, #12]
 800a2bc:	4798      	blx	r3

		if( ( pxTimer->ucStatus & tmrSTATUS_IS_AUTORELOAD ) != 0 )
 800a2be:	68fb      	ldr	r3, [r7, #12]
 800a2c0:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 800a2c4:	f003 0304 	and.w	r3, r3, #4
 800a2c8:	2b00      	cmp	r3, #0
 800a2ca:	d02f      	beq.n	800a32c <prvSwitchTimerLists+0x9c>
			the timer going into the same timer list then it has already expired
			and the timer should be re-inserted into the current list so it is
			processed again within this loop.  Otherwise a command should be sent
			to restart the timer to ensure it is only inserted into a list after
			the lists have been swapped. */
			xReloadTime = ( xNextExpireTime + pxTimer->xTimerPeriodInTicks );
 800a2cc:	68fb      	ldr	r3, [r7, #12]
 800a2ce:	699b      	ldr	r3, [r3, #24]
 800a2d0:	693a      	ldr	r2, [r7, #16]
 800a2d2:	4413      	add	r3, r2
 800a2d4:	60bb      	str	r3, [r7, #8]
			if( xReloadTime > xNextExpireTime )
 800a2d6:	68ba      	ldr	r2, [r7, #8]
 800a2d8:	693b      	ldr	r3, [r7, #16]
 800a2da:	429a      	cmp	r2, r3
 800a2dc:	d90e      	bls.n	800a2fc <prvSwitchTimerLists+0x6c>
			{
				listSET_LIST_ITEM_VALUE( &( pxTimer->xTimerListItem ), xReloadTime );
 800a2de:	68fb      	ldr	r3, [r7, #12]
 800a2e0:	68ba      	ldr	r2, [r7, #8]
 800a2e2:	605a      	str	r2, [r3, #4]
				listSET_LIST_ITEM_OWNER( &( pxTimer->xTimerListItem ), pxTimer );
 800a2e4:	68fb      	ldr	r3, [r7, #12]
 800a2e6:	68fa      	ldr	r2, [r7, #12]
 800a2e8:	611a      	str	r2, [r3, #16]
				vListInsert( pxCurrentTimerList, &( pxTimer->xTimerListItem ) );
 800a2ea:	4b1a      	ldr	r3, [pc, #104]	@ (800a354 <prvSwitchTimerLists+0xc4>)
 800a2ec:	681a      	ldr	r2, [r3, #0]
 800a2ee:	68fb      	ldr	r3, [r7, #12]
 800a2f0:	3304      	adds	r3, #4
 800a2f2:	4619      	mov	r1, r3
 800a2f4:	4610      	mov	r0, r2
 800a2f6:	f7fd f9e5 	bl	80076c4 <vListInsert>
 800a2fa:	e017      	b.n	800a32c <prvSwitchTimerLists+0x9c>
			}
			else
			{
				xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xNextExpireTime, NULL, tmrNO_DELAY );
 800a2fc:	2300      	movs	r3, #0
 800a2fe:	9300      	str	r3, [sp, #0]
 800a300:	2300      	movs	r3, #0
 800a302:	693a      	ldr	r2, [r7, #16]
 800a304:	2100      	movs	r1, #0
 800a306:	68f8      	ldr	r0, [r7, #12]
 800a308:	f7ff fd5a 	bl	8009dc0 <xTimerGenericCommand>
 800a30c:	6078      	str	r0, [r7, #4]
				configASSERT( xResult );
 800a30e:	687b      	ldr	r3, [r7, #4]
 800a310:	2b00      	cmp	r3, #0
 800a312:	d10b      	bne.n	800a32c <prvSwitchTimerLists+0x9c>
	__asm volatile
 800a314:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800a318:	f383 8811 	msr	BASEPRI, r3
 800a31c:	f3bf 8f6f 	isb	sy
 800a320:	f3bf 8f4f 	dsb	sy
 800a324:	603b      	str	r3, [r7, #0]
}
 800a326:	bf00      	nop
 800a328:	bf00      	nop
 800a32a:	e7fd      	b.n	800a328 <prvSwitchTimerLists+0x98>
	while( listLIST_IS_EMPTY( pxCurrentTimerList ) == pdFALSE )
 800a32c:	4b09      	ldr	r3, [pc, #36]	@ (800a354 <prvSwitchTimerLists+0xc4>)
 800a32e:	681b      	ldr	r3, [r3, #0]
 800a330:	681b      	ldr	r3, [r3, #0]
 800a332:	2b00      	cmp	r3, #0
 800a334:	d1b0      	bne.n	800a298 <prvSwitchTimerLists+0x8>
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}

	pxTemp = pxCurrentTimerList;
 800a336:	4b07      	ldr	r3, [pc, #28]	@ (800a354 <prvSwitchTimerLists+0xc4>)
 800a338:	681b      	ldr	r3, [r3, #0]
 800a33a:	617b      	str	r3, [r7, #20]
	pxCurrentTimerList = pxOverflowTimerList;
 800a33c:	4b06      	ldr	r3, [pc, #24]	@ (800a358 <prvSwitchTimerLists+0xc8>)
 800a33e:	681b      	ldr	r3, [r3, #0]
 800a340:	4a04      	ldr	r2, [pc, #16]	@ (800a354 <prvSwitchTimerLists+0xc4>)
 800a342:	6013      	str	r3, [r2, #0]
	pxOverflowTimerList = pxTemp;
 800a344:	4a04      	ldr	r2, [pc, #16]	@ (800a358 <prvSwitchTimerLists+0xc8>)
 800a346:	697b      	ldr	r3, [r7, #20]
 800a348:	6013      	str	r3, [r2, #0]
}
 800a34a:	bf00      	nop
 800a34c:	3718      	adds	r7, #24
 800a34e:	46bd      	mov	sp, r7
 800a350:	bd80      	pop	{r7, pc}
 800a352:	bf00      	nop
 800a354:	200019c4 	.word	0x200019c4
 800a358:	200019c8 	.word	0x200019c8

0800a35c <prvCheckForValidListAndQueue>:
/*-----------------------------------------------------------*/

static void prvCheckForValidListAndQueue( void )
{
 800a35c:	b580      	push	{r7, lr}
 800a35e:	b082      	sub	sp, #8
 800a360:	af02      	add	r7, sp, #8
	/* Check that the list from which active timers are referenced, and the
	queue used to communicate with the timer service, have been
	initialised. */
	taskENTER_CRITICAL();
 800a362:	f000 f92b 	bl	800a5bc <vPortEnterCritical>
	{
		if( xTimerQueue == NULL )
 800a366:	4b15      	ldr	r3, [pc, #84]	@ (800a3bc <prvCheckForValidListAndQueue+0x60>)
 800a368:	681b      	ldr	r3, [r3, #0]
 800a36a:	2b00      	cmp	r3, #0
 800a36c:	d120      	bne.n	800a3b0 <prvCheckForValidListAndQueue+0x54>
		{
			vListInitialise( &xActiveTimerList1 );
 800a36e:	4814      	ldr	r0, [pc, #80]	@ (800a3c0 <prvCheckForValidListAndQueue+0x64>)
 800a370:	f7fd f95a 	bl	8007628 <vListInitialise>
			vListInitialise( &xActiveTimerList2 );
 800a374:	4813      	ldr	r0, [pc, #76]	@ (800a3c4 <prvCheckForValidListAndQueue+0x68>)
 800a376:	f7fd f957 	bl	8007628 <vListInitialise>
			pxCurrentTimerList = &xActiveTimerList1;
 800a37a:	4b13      	ldr	r3, [pc, #76]	@ (800a3c8 <prvCheckForValidListAndQueue+0x6c>)
 800a37c:	4a10      	ldr	r2, [pc, #64]	@ (800a3c0 <prvCheckForValidListAndQueue+0x64>)
 800a37e:	601a      	str	r2, [r3, #0]
			pxOverflowTimerList = &xActiveTimerList2;
 800a380:	4b12      	ldr	r3, [pc, #72]	@ (800a3cc <prvCheckForValidListAndQueue+0x70>)
 800a382:	4a10      	ldr	r2, [pc, #64]	@ (800a3c4 <prvCheckForValidListAndQueue+0x68>)
 800a384:	601a      	str	r2, [r3, #0]
				/* The timer queue is allocated statically in case
				configSUPPORT_DYNAMIC_ALLOCATION is 0. */
				static StaticQueue_t xStaticTimerQueue; /*lint !e956 Ok to declare in this manner to prevent additional conditional compilation guards in other locations. */
				static uint8_t ucStaticTimerQueueStorage[ ( size_t ) configTIMER_QUEUE_LENGTH * sizeof( DaemonTaskMessage_t ) ]; /*lint !e956 Ok to declare in this manner to prevent additional conditional compilation guards in other locations. */

				xTimerQueue = xQueueCreateStatic( ( UBaseType_t ) configTIMER_QUEUE_LENGTH, ( UBaseType_t ) sizeof( DaemonTaskMessage_t ), &( ucStaticTimerQueueStorage[ 0 ] ), &xStaticTimerQueue );
 800a386:	2300      	movs	r3, #0
 800a388:	9300      	str	r3, [sp, #0]
 800a38a:	4b11      	ldr	r3, [pc, #68]	@ (800a3d0 <prvCheckForValidListAndQueue+0x74>)
 800a38c:	4a11      	ldr	r2, [pc, #68]	@ (800a3d4 <prvCheckForValidListAndQueue+0x78>)
 800a38e:	2110      	movs	r1, #16
 800a390:	200a      	movs	r0, #10
 800a392:	f7fd fa63 	bl	800785c <xQueueGenericCreateStatic>
 800a396:	4603      	mov	r3, r0
 800a398:	4a08      	ldr	r2, [pc, #32]	@ (800a3bc <prvCheckForValidListAndQueue+0x60>)
 800a39a:	6013      	str	r3, [r2, #0]
			}
			#endif

			#if ( configQUEUE_REGISTRY_SIZE > 0 )
			{
				if( xTimerQueue != NULL )
 800a39c:	4b07      	ldr	r3, [pc, #28]	@ (800a3bc <prvCheckForValidListAndQueue+0x60>)
 800a39e:	681b      	ldr	r3, [r3, #0]
 800a3a0:	2b00      	cmp	r3, #0
 800a3a2:	d005      	beq.n	800a3b0 <prvCheckForValidListAndQueue+0x54>
				{
					vQueueAddToRegistry( xTimerQueue, "TmrQ" );
 800a3a4:	4b05      	ldr	r3, [pc, #20]	@ (800a3bc <prvCheckForValidListAndQueue+0x60>)
 800a3a6:	681b      	ldr	r3, [r3, #0]
 800a3a8:	490b      	ldr	r1, [pc, #44]	@ (800a3d8 <prvCheckForValidListAndQueue+0x7c>)
 800a3aa:	4618      	mov	r0, r3
 800a3ac:	f7fe f990 	bl	80086d0 <vQueueAddToRegistry>
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
	taskEXIT_CRITICAL();
 800a3b0:	f000 f934 	bl	800a61c <vPortExitCritical>
}
 800a3b4:	bf00      	nop
 800a3b6:	46bd      	mov	sp, r7
 800a3b8:	bd80      	pop	{r7, pc}
 800a3ba:	bf00      	nop
 800a3bc:	200019cc 	.word	0x200019cc
 800a3c0:	2000199c 	.word	0x2000199c
 800a3c4:	200019b0 	.word	0x200019b0
 800a3c8:	200019c4 	.word	0x200019c4
 800a3cc:	200019c8 	.word	0x200019c8
 800a3d0:	20001a78 	.word	0x20001a78
 800a3d4:	200019d8 	.word	0x200019d8
 800a3d8:	0800aec4 	.word	0x0800aec4

0800a3dc <pxPortInitialiseStack>:

/*
 * See header file for description.
 */
StackType_t *pxPortInitialiseStack( StackType_t *pxTopOfStack, TaskFunction_t pxCode, void *pvParameters )
{
 800a3dc:	b480      	push	{r7}
 800a3de:	b085      	sub	sp, #20
 800a3e0:	af00      	add	r7, sp, #0
 800a3e2:	60f8      	str	r0, [r7, #12]
 800a3e4:	60b9      	str	r1, [r7, #8]
 800a3e6:	607a      	str	r2, [r7, #4]
	/* Simulate the stack frame as it would be created by a context switch
	interrupt. */
	pxTopOfStack--; /* Offset added to account for the way the MCU uses the stack on entry/exit of interrupts. */
 800a3e8:	68fb      	ldr	r3, [r7, #12]
 800a3ea:	3b04      	subs	r3, #4
 800a3ec:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = portINITIAL_XPSR;	/* xPSR */
 800a3ee:	68fb      	ldr	r3, [r7, #12]
 800a3f0:	f04f 7280 	mov.w	r2, #16777216	@ 0x1000000
 800a3f4:	601a      	str	r2, [r3, #0]
	pxTopOfStack--;
 800a3f6:	68fb      	ldr	r3, [r7, #12]
 800a3f8:	3b04      	subs	r3, #4
 800a3fa:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( ( StackType_t ) pxCode ) & portSTART_ADDRESS_MASK;	/* PC */
 800a3fc:	68bb      	ldr	r3, [r7, #8]
 800a3fe:	f023 0201 	bic.w	r2, r3, #1
 800a402:	68fb      	ldr	r3, [r7, #12]
 800a404:	601a      	str	r2, [r3, #0]
	pxTopOfStack--;
 800a406:	68fb      	ldr	r3, [r7, #12]
 800a408:	3b04      	subs	r3, #4
 800a40a:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( StackType_t ) portTASK_RETURN_ADDRESS;	/* LR */
 800a40c:	4a08      	ldr	r2, [pc, #32]	@ (800a430 <pxPortInitialiseStack+0x54>)
 800a40e:	68fb      	ldr	r3, [r7, #12]
 800a410:	601a      	str	r2, [r3, #0]
	pxTopOfStack -= 5;	/* R12, R3, R2 and R1. */
 800a412:	68fb      	ldr	r3, [r7, #12]
 800a414:	3b14      	subs	r3, #20
 800a416:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( StackType_t ) pvParameters;	/* R0 */
 800a418:	687a      	ldr	r2, [r7, #4]
 800a41a:	68fb      	ldr	r3, [r7, #12]
 800a41c:	601a      	str	r2, [r3, #0]
	pxTopOfStack -= 8;	/* R11, R10, R9, R8, R7, R6, R5 and R4. */
 800a41e:	68fb      	ldr	r3, [r7, #12]
 800a420:	3b20      	subs	r3, #32
 800a422:	60fb      	str	r3, [r7, #12]

	return pxTopOfStack;
 800a424:	68fb      	ldr	r3, [r7, #12]
}
 800a426:	4618      	mov	r0, r3
 800a428:	3714      	adds	r7, #20
 800a42a:	46bd      	mov	sp, r7
 800a42c:	bc80      	pop	{r7}
 800a42e:	4770      	bx	lr
 800a430:	0800a435 	.word	0x0800a435

0800a434 <prvTaskExitError>:
/*-----------------------------------------------------------*/

static void prvTaskExitError( void )
{
 800a434:	b480      	push	{r7}
 800a436:	b085      	sub	sp, #20
 800a438:	af00      	add	r7, sp, #0
volatile uint32_t ulDummy = 0UL;
 800a43a:	2300      	movs	r3, #0
 800a43c:	607b      	str	r3, [r7, #4]
	its caller as there is nothing to return to.  If a task wants to exit it
	should instead call vTaskDelete( NULL ).

	Artificially force an assert() to be triggered if configASSERT() is
	defined, then stop here so application writers can catch the error. */
	configASSERT( uxCriticalNesting == ~0UL );
 800a43e:	4b12      	ldr	r3, [pc, #72]	@ (800a488 <prvTaskExitError+0x54>)
 800a440:	681b      	ldr	r3, [r3, #0]
 800a442:	f1b3 3fff 	cmp.w	r3, #4294967295
 800a446:	d00b      	beq.n	800a460 <prvTaskExitError+0x2c>
	__asm volatile
 800a448:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800a44c:	f383 8811 	msr	BASEPRI, r3
 800a450:	f3bf 8f6f 	isb	sy
 800a454:	f3bf 8f4f 	dsb	sy
 800a458:	60fb      	str	r3, [r7, #12]
}
 800a45a:	bf00      	nop
 800a45c:	bf00      	nop
 800a45e:	e7fd      	b.n	800a45c <prvTaskExitError+0x28>
	__asm volatile
 800a460:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800a464:	f383 8811 	msr	BASEPRI, r3
 800a468:	f3bf 8f6f 	isb	sy
 800a46c:	f3bf 8f4f 	dsb	sy
 800a470:	60bb      	str	r3, [r7, #8]
}
 800a472:	bf00      	nop
	portDISABLE_INTERRUPTS();
	while( ulDummy == 0 )
 800a474:	bf00      	nop
 800a476:	687b      	ldr	r3, [r7, #4]
 800a478:	2b00      	cmp	r3, #0
 800a47a:	d0fc      	beq.n	800a476 <prvTaskExitError+0x42>
		about code appearing after this function is called - making ulDummy
		volatile makes the compiler think the function could return and
		therefore not output an 'unreachable code' warning for code that appears
		after it. */
	}
}
 800a47c:	bf00      	nop
 800a47e:	bf00      	nop
 800a480:	3714      	adds	r7, #20
 800a482:	46bd      	mov	sp, r7
 800a484:	bc80      	pop	{r7}
 800a486:	4770      	bx	lr
 800a488:	20000024 	.word	0x20000024
 800a48c:	00000000 	.word	0x00000000

0800a490 <SVC_Handler>:
/*-----------------------------------------------------------*/

void vPortSVCHandler( void )
{
	__asm volatile (
 800a490:	4b07      	ldr	r3, [pc, #28]	@ (800a4b0 <pxCurrentTCBConst2>)
 800a492:	6819      	ldr	r1, [r3, #0]
 800a494:	6808      	ldr	r0, [r1, #0]
 800a496:	e8b0 0ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp}
 800a49a:	f380 8809 	msr	PSP, r0
 800a49e:	f3bf 8f6f 	isb	sy
 800a4a2:	f04f 0000 	mov.w	r0, #0
 800a4a6:	f380 8811 	msr	BASEPRI, r0
 800a4aa:	f04e 0e0d 	orr.w	lr, lr, #13
 800a4ae:	4770      	bx	lr

0800a4b0 <pxCurrentTCBConst2>:
 800a4b0:	2000149c 	.word	0x2000149c
					"	bx r14							\n"
					"									\n"
					"	.align 4						\n"
					"pxCurrentTCBConst2: .word pxCurrentTCB				\n"
				);
}
 800a4b4:	bf00      	nop
 800a4b6:	bf00      	nop

0800a4b8 <prvPortStartFirstTask>:
/*-----------------------------------------------------------*/

static void prvPortStartFirstTask( void )
{
	__asm volatile(
 800a4b8:	4806      	ldr	r0, [pc, #24]	@ (800a4d4 <prvPortStartFirstTask+0x1c>)
 800a4ba:	6800      	ldr	r0, [r0, #0]
 800a4bc:	6800      	ldr	r0, [r0, #0]
 800a4be:	f380 8808 	msr	MSP, r0
 800a4c2:	b662      	cpsie	i
 800a4c4:	b661      	cpsie	f
 800a4c6:	f3bf 8f4f 	dsb	sy
 800a4ca:	f3bf 8f6f 	isb	sy
 800a4ce:	df00      	svc	0
 800a4d0:	bf00      	nop
					" dsb					\n"
					" isb					\n"
					" svc 0					\n" /* System call to start first task. */
					" nop					\n"
				);
}
 800a4d2:	bf00      	nop
 800a4d4:	e000ed08 	.word	0xe000ed08

0800a4d8 <xPortStartScheduler>:

/*
 * See header file for description.
 */
BaseType_t xPortStartScheduler( void )
{
 800a4d8:	b580      	push	{r7, lr}
 800a4da:	b084      	sub	sp, #16
 800a4dc:	af00      	add	r7, sp, #0
	configASSERT( configMAX_SYSCALL_INTERRUPT_PRIORITY );

	#if( configASSERT_DEFINED == 1 )
	{
		volatile uint32_t ulOriginalPriority;
		volatile uint8_t * const pucFirstUserPriorityRegister = ( volatile uint8_t * const ) ( portNVIC_IP_REGISTERS_OFFSET_16 + portFIRST_USER_INTERRUPT_NUMBER );
 800a4de:	4b32      	ldr	r3, [pc, #200]	@ (800a5a8 <xPortStartScheduler+0xd0>)
 800a4e0:	60fb      	str	r3, [r7, #12]
		functions can be called.  ISR safe functions are those that end in
		"FromISR".  FreeRTOS maintains separate thread and ISR API functions to
		ensure interrupt entry is as fast and simple as possible.

		Save the interrupt priority value that is about to be clobbered. */
		ulOriginalPriority = *pucFirstUserPriorityRegister;
 800a4e2:	68fb      	ldr	r3, [r7, #12]
 800a4e4:	781b      	ldrb	r3, [r3, #0]
 800a4e6:	b2db      	uxtb	r3, r3
 800a4e8:	607b      	str	r3, [r7, #4]

		/* Determine the number of priority bits available.  First write to all
		possible bits. */
		*pucFirstUserPriorityRegister = portMAX_8_BIT_VALUE;
 800a4ea:	68fb      	ldr	r3, [r7, #12]
 800a4ec:	22ff      	movs	r2, #255	@ 0xff
 800a4ee:	701a      	strb	r2, [r3, #0]

		/* Read the value back to see how many bits stuck. */
		ucMaxPriorityValue = *pucFirstUserPriorityRegister;
 800a4f0:	68fb      	ldr	r3, [r7, #12]
 800a4f2:	781b      	ldrb	r3, [r3, #0]
 800a4f4:	b2db      	uxtb	r3, r3
 800a4f6:	70fb      	strb	r3, [r7, #3]

		/* Use the same mask on the maximum system call priority. */
		ucMaxSysCallPriority = configMAX_SYSCALL_INTERRUPT_PRIORITY & ucMaxPriorityValue;
 800a4f8:	78fb      	ldrb	r3, [r7, #3]
 800a4fa:	b2db      	uxtb	r3, r3
 800a4fc:	f003 0350 	and.w	r3, r3, #80	@ 0x50
 800a500:	b2da      	uxtb	r2, r3
 800a502:	4b2a      	ldr	r3, [pc, #168]	@ (800a5ac <xPortStartScheduler+0xd4>)
 800a504:	701a      	strb	r2, [r3, #0]

		/* Calculate the maximum acceptable priority group value for the number
		of bits read back. */
		ulMaxPRIGROUPValue = portMAX_PRIGROUP_BITS;
 800a506:	4b2a      	ldr	r3, [pc, #168]	@ (800a5b0 <xPortStartScheduler+0xd8>)
 800a508:	2207      	movs	r2, #7
 800a50a:	601a      	str	r2, [r3, #0]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 800a50c:	e009      	b.n	800a522 <xPortStartScheduler+0x4a>
		{
			ulMaxPRIGROUPValue--;
 800a50e:	4b28      	ldr	r3, [pc, #160]	@ (800a5b0 <xPortStartScheduler+0xd8>)
 800a510:	681b      	ldr	r3, [r3, #0]
 800a512:	3b01      	subs	r3, #1
 800a514:	4a26      	ldr	r2, [pc, #152]	@ (800a5b0 <xPortStartScheduler+0xd8>)
 800a516:	6013      	str	r3, [r2, #0]
			ucMaxPriorityValue <<= ( uint8_t ) 0x01;
 800a518:	78fb      	ldrb	r3, [r7, #3]
 800a51a:	b2db      	uxtb	r3, r3
 800a51c:	005b      	lsls	r3, r3, #1
 800a51e:	b2db      	uxtb	r3, r3
 800a520:	70fb      	strb	r3, [r7, #3]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 800a522:	78fb      	ldrb	r3, [r7, #3]
 800a524:	b2db      	uxtb	r3, r3
 800a526:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800a52a:	2b80      	cmp	r3, #128	@ 0x80
 800a52c:	d0ef      	beq.n	800a50e <xPortStartScheduler+0x36>
		#ifdef configPRIO_BITS
		{
			/* Check the FreeRTOS configuration that defines the number of
			priority bits matches the number of priority bits actually queried
			from the hardware. */
			configASSERT( ( portMAX_PRIGROUP_BITS - ulMaxPRIGROUPValue ) == configPRIO_BITS );
 800a52e:	4b20      	ldr	r3, [pc, #128]	@ (800a5b0 <xPortStartScheduler+0xd8>)
 800a530:	681b      	ldr	r3, [r3, #0]
 800a532:	f1c3 0307 	rsb	r3, r3, #7
 800a536:	2b04      	cmp	r3, #4
 800a538:	d00b      	beq.n	800a552 <xPortStartScheduler+0x7a>
	__asm volatile
 800a53a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800a53e:	f383 8811 	msr	BASEPRI, r3
 800a542:	f3bf 8f6f 	isb	sy
 800a546:	f3bf 8f4f 	dsb	sy
 800a54a:	60bb      	str	r3, [r7, #8]
}
 800a54c:	bf00      	nop
 800a54e:	bf00      	nop
 800a550:	e7fd      	b.n	800a54e <xPortStartScheduler+0x76>
		}
		#endif

		/* Shift the priority group value back to its position within the AIRCR
		register. */
		ulMaxPRIGROUPValue <<= portPRIGROUP_SHIFT;
 800a552:	4b17      	ldr	r3, [pc, #92]	@ (800a5b0 <xPortStartScheduler+0xd8>)
 800a554:	681b      	ldr	r3, [r3, #0]
 800a556:	021b      	lsls	r3, r3, #8
 800a558:	4a15      	ldr	r2, [pc, #84]	@ (800a5b0 <xPortStartScheduler+0xd8>)
 800a55a:	6013      	str	r3, [r2, #0]
		ulMaxPRIGROUPValue &= portPRIORITY_GROUP_MASK;
 800a55c:	4b14      	ldr	r3, [pc, #80]	@ (800a5b0 <xPortStartScheduler+0xd8>)
 800a55e:	681b      	ldr	r3, [r3, #0]
 800a560:	f403 63e0 	and.w	r3, r3, #1792	@ 0x700
 800a564:	4a12      	ldr	r2, [pc, #72]	@ (800a5b0 <xPortStartScheduler+0xd8>)
 800a566:	6013      	str	r3, [r2, #0]

		/* Restore the clobbered interrupt priority register to its original
		value. */
		*pucFirstUserPriorityRegister = ulOriginalPriority;
 800a568:	687b      	ldr	r3, [r7, #4]
 800a56a:	b2da      	uxtb	r2, r3
 800a56c:	68fb      	ldr	r3, [r7, #12]
 800a56e:	701a      	strb	r2, [r3, #0]
	}
	#endif /* conifgASSERT_DEFINED */

	/* Make PendSV and SysTick the lowest priority interrupts. */
	portNVIC_SYSPRI2_REG |= portNVIC_PENDSV_PRI;
 800a570:	4b10      	ldr	r3, [pc, #64]	@ (800a5b4 <xPortStartScheduler+0xdc>)
 800a572:	681b      	ldr	r3, [r3, #0]
 800a574:	4a0f      	ldr	r2, [pc, #60]	@ (800a5b4 <xPortStartScheduler+0xdc>)
 800a576:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 800a57a:	6013      	str	r3, [r2, #0]
	portNVIC_SYSPRI2_REG |= portNVIC_SYSTICK_PRI;
 800a57c:	4b0d      	ldr	r3, [pc, #52]	@ (800a5b4 <xPortStartScheduler+0xdc>)
 800a57e:	681b      	ldr	r3, [r3, #0]
 800a580:	4a0c      	ldr	r2, [pc, #48]	@ (800a5b4 <xPortStartScheduler+0xdc>)
 800a582:	f043 4370 	orr.w	r3, r3, #4026531840	@ 0xf0000000
 800a586:	6013      	str	r3, [r2, #0]

	/* Start the timer that generates the tick ISR.  Interrupts are disabled
	here already. */
	vPortSetupTimerInterrupt();
 800a588:	f000 f8b8 	bl	800a6fc <vPortSetupTimerInterrupt>

	/* Initialise the critical nesting count ready for the first task. */
	uxCriticalNesting = 0;
 800a58c:	4b0a      	ldr	r3, [pc, #40]	@ (800a5b8 <xPortStartScheduler+0xe0>)
 800a58e:	2200      	movs	r2, #0
 800a590:	601a      	str	r2, [r3, #0]

	/* Start the first task. */
	prvPortStartFirstTask();
 800a592:	f7ff ff91 	bl	800a4b8 <prvPortStartFirstTask>
	exit error function to prevent compiler warnings about a static function
	not being called in the case that the application writer overrides this
	functionality by defining configTASK_RETURN_ADDRESS.  Call
	vTaskSwitchContext() so link time optimisation does not remove the
	symbol. */
	vTaskSwitchContext();
 800a596:	f7fe fd0b 	bl	8008fb0 <vTaskSwitchContext>
	prvTaskExitError();
 800a59a:	f7ff ff4b 	bl	800a434 <prvTaskExitError>

	/* Should not get here! */
	return 0;
 800a59e:	2300      	movs	r3, #0
}
 800a5a0:	4618      	mov	r0, r3
 800a5a2:	3710      	adds	r7, #16
 800a5a4:	46bd      	mov	sp, r7
 800a5a6:	bd80      	pop	{r7, pc}
 800a5a8:	e000e400 	.word	0xe000e400
 800a5ac:	20001ac8 	.word	0x20001ac8
 800a5b0:	20001acc 	.word	0x20001acc
 800a5b4:	e000ed20 	.word	0xe000ed20
 800a5b8:	20000024 	.word	0x20000024

0800a5bc <vPortEnterCritical>:
	configASSERT( uxCriticalNesting == 1000UL );
}
/*-----------------------------------------------------------*/

void vPortEnterCritical( void )
{
 800a5bc:	b480      	push	{r7}
 800a5be:	b083      	sub	sp, #12
 800a5c0:	af00      	add	r7, sp, #0
	__asm volatile
 800a5c2:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800a5c6:	f383 8811 	msr	BASEPRI, r3
 800a5ca:	f3bf 8f6f 	isb	sy
 800a5ce:	f3bf 8f4f 	dsb	sy
 800a5d2:	607b      	str	r3, [r7, #4]
}
 800a5d4:	bf00      	nop
	portDISABLE_INTERRUPTS();
	uxCriticalNesting++;
 800a5d6:	4b0f      	ldr	r3, [pc, #60]	@ (800a614 <vPortEnterCritical+0x58>)
 800a5d8:	681b      	ldr	r3, [r3, #0]
 800a5da:	3301      	adds	r3, #1
 800a5dc:	4a0d      	ldr	r2, [pc, #52]	@ (800a614 <vPortEnterCritical+0x58>)
 800a5de:	6013      	str	r3, [r2, #0]
	/* This is not the interrupt safe version of the enter critical function so
	assert() if it is being called from an interrupt context.  Only API
	functions that end in "FromISR" can be used in an interrupt.  Only assert if
	the critical nesting count is 1 to protect against recursive calls if the
	assert function also uses a critical section. */
	if( uxCriticalNesting == 1 )
 800a5e0:	4b0c      	ldr	r3, [pc, #48]	@ (800a614 <vPortEnterCritical+0x58>)
 800a5e2:	681b      	ldr	r3, [r3, #0]
 800a5e4:	2b01      	cmp	r3, #1
 800a5e6:	d110      	bne.n	800a60a <vPortEnterCritical+0x4e>
	{
		configASSERT( ( portNVIC_INT_CTRL_REG & portVECTACTIVE_MASK ) == 0 );
 800a5e8:	4b0b      	ldr	r3, [pc, #44]	@ (800a618 <vPortEnterCritical+0x5c>)
 800a5ea:	681b      	ldr	r3, [r3, #0]
 800a5ec:	b2db      	uxtb	r3, r3
 800a5ee:	2b00      	cmp	r3, #0
 800a5f0:	d00b      	beq.n	800a60a <vPortEnterCritical+0x4e>
	__asm volatile
 800a5f2:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800a5f6:	f383 8811 	msr	BASEPRI, r3
 800a5fa:	f3bf 8f6f 	isb	sy
 800a5fe:	f3bf 8f4f 	dsb	sy
 800a602:	603b      	str	r3, [r7, #0]
}
 800a604:	bf00      	nop
 800a606:	bf00      	nop
 800a608:	e7fd      	b.n	800a606 <vPortEnterCritical+0x4a>
	}
}
 800a60a:	bf00      	nop
 800a60c:	370c      	adds	r7, #12
 800a60e:	46bd      	mov	sp, r7
 800a610:	bc80      	pop	{r7}
 800a612:	4770      	bx	lr
 800a614:	20000024 	.word	0x20000024
 800a618:	e000ed04 	.word	0xe000ed04

0800a61c <vPortExitCritical>:
/*-----------------------------------------------------------*/

void vPortExitCritical( void )
{
 800a61c:	b480      	push	{r7}
 800a61e:	b083      	sub	sp, #12
 800a620:	af00      	add	r7, sp, #0
	configASSERT( uxCriticalNesting );
 800a622:	4b12      	ldr	r3, [pc, #72]	@ (800a66c <vPortExitCritical+0x50>)
 800a624:	681b      	ldr	r3, [r3, #0]
 800a626:	2b00      	cmp	r3, #0
 800a628:	d10b      	bne.n	800a642 <vPortExitCritical+0x26>
	__asm volatile
 800a62a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800a62e:	f383 8811 	msr	BASEPRI, r3
 800a632:	f3bf 8f6f 	isb	sy
 800a636:	f3bf 8f4f 	dsb	sy
 800a63a:	607b      	str	r3, [r7, #4]
}
 800a63c:	bf00      	nop
 800a63e:	bf00      	nop
 800a640:	e7fd      	b.n	800a63e <vPortExitCritical+0x22>
	uxCriticalNesting--;
 800a642:	4b0a      	ldr	r3, [pc, #40]	@ (800a66c <vPortExitCritical+0x50>)
 800a644:	681b      	ldr	r3, [r3, #0]
 800a646:	3b01      	subs	r3, #1
 800a648:	4a08      	ldr	r2, [pc, #32]	@ (800a66c <vPortExitCritical+0x50>)
 800a64a:	6013      	str	r3, [r2, #0]
	if( uxCriticalNesting == 0 )
 800a64c:	4b07      	ldr	r3, [pc, #28]	@ (800a66c <vPortExitCritical+0x50>)
 800a64e:	681b      	ldr	r3, [r3, #0]
 800a650:	2b00      	cmp	r3, #0
 800a652:	d105      	bne.n	800a660 <vPortExitCritical+0x44>
 800a654:	2300      	movs	r3, #0
 800a656:	603b      	str	r3, [r7, #0]
	__asm volatile
 800a658:	683b      	ldr	r3, [r7, #0]
 800a65a:	f383 8811 	msr	BASEPRI, r3
}
 800a65e:	bf00      	nop
	{
		portENABLE_INTERRUPTS();
	}
}
 800a660:	bf00      	nop
 800a662:	370c      	adds	r7, #12
 800a664:	46bd      	mov	sp, r7
 800a666:	bc80      	pop	{r7}
 800a668:	4770      	bx	lr
 800a66a:	bf00      	nop
 800a66c:	20000024 	.word	0x20000024

0800a670 <PendSV_Handler>:

void xPortPendSVHandler( void )
{
	/* This is a naked function. */

	__asm volatile
 800a670:	f3ef 8009 	mrs	r0, PSP
 800a674:	f3bf 8f6f 	isb	sy
 800a678:	4b0d      	ldr	r3, [pc, #52]	@ (800a6b0 <pxCurrentTCBConst>)
 800a67a:	681a      	ldr	r2, [r3, #0]
 800a67c:	e920 0ff0 	stmdb	r0!, {r4, r5, r6, r7, r8, r9, sl, fp}
 800a680:	6010      	str	r0, [r2, #0]
 800a682:	e92d 4008 	stmdb	sp!, {r3, lr}
 800a686:	f04f 0050 	mov.w	r0, #80	@ 0x50
 800a68a:	f380 8811 	msr	BASEPRI, r0
 800a68e:	f7fe fc8f 	bl	8008fb0 <vTaskSwitchContext>
 800a692:	f04f 0000 	mov.w	r0, #0
 800a696:	f380 8811 	msr	BASEPRI, r0
 800a69a:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
 800a69e:	6819      	ldr	r1, [r3, #0]
 800a6a0:	6808      	ldr	r0, [r1, #0]
 800a6a2:	e8b0 0ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp}
 800a6a6:	f380 8809 	msr	PSP, r0
 800a6aa:	f3bf 8f6f 	isb	sy
 800a6ae:	4770      	bx	lr

0800a6b0 <pxCurrentTCBConst>:
 800a6b0:	2000149c 	.word	0x2000149c
	"										\n"
	"	.align 4							\n"
	"pxCurrentTCBConst: .word pxCurrentTCB	\n"
	::"i"(configMAX_SYSCALL_INTERRUPT_PRIORITY)
	);
}
 800a6b4:	bf00      	nop
 800a6b6:	bf00      	nop

0800a6b8 <xPortSysTickHandler>:
/*-----------------------------------------------------------*/

void xPortSysTickHandler( void )
{
 800a6b8:	b580      	push	{r7, lr}
 800a6ba:	b082      	sub	sp, #8
 800a6bc:	af00      	add	r7, sp, #0
	__asm volatile
 800a6be:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800a6c2:	f383 8811 	msr	BASEPRI, r3
 800a6c6:	f3bf 8f6f 	isb	sy
 800a6ca:	f3bf 8f4f 	dsb	sy
 800a6ce:	607b      	str	r3, [r7, #4]
}
 800a6d0:	bf00      	nop
	save and then restore the interrupt mask value as its value is already
	known. */
	portDISABLE_INTERRUPTS();
	{
		/* Increment the RTOS tick. */
		if( xTaskIncrementTick() != pdFALSE )
 800a6d2:	f7fe fbb3 	bl	8008e3c <xTaskIncrementTick>
 800a6d6:	4603      	mov	r3, r0
 800a6d8:	2b00      	cmp	r3, #0
 800a6da:	d003      	beq.n	800a6e4 <xPortSysTickHandler+0x2c>
		{
			/* A context switch is required.  Context switching is performed in
			the PendSV interrupt.  Pend the PendSV interrupt. */
			portNVIC_INT_CTRL_REG = portNVIC_PENDSVSET_BIT;
 800a6dc:	4b06      	ldr	r3, [pc, #24]	@ (800a6f8 <xPortSysTickHandler+0x40>)
 800a6de:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800a6e2:	601a      	str	r2, [r3, #0]
 800a6e4:	2300      	movs	r3, #0
 800a6e6:	603b      	str	r3, [r7, #0]
	__asm volatile
 800a6e8:	683b      	ldr	r3, [r7, #0]
 800a6ea:	f383 8811 	msr	BASEPRI, r3
}
 800a6ee:	bf00      	nop
		}
	}
	portENABLE_INTERRUPTS();
}
 800a6f0:	bf00      	nop
 800a6f2:	3708      	adds	r7, #8
 800a6f4:	46bd      	mov	sp, r7
 800a6f6:	bd80      	pop	{r7, pc}
 800a6f8:	e000ed04 	.word	0xe000ed04

0800a6fc <vPortSetupTimerInterrupt>:
/*
 * Setup the systick timer to generate the tick interrupts at the required
 * frequency.
 */
__attribute__(( weak )) void vPortSetupTimerInterrupt( void )
{
 800a6fc:	b480      	push	{r7}
 800a6fe:	af00      	add	r7, sp, #0
		ulStoppedTimerCompensation = portMISSED_COUNTS_FACTOR / ( configCPU_CLOCK_HZ / configSYSTICK_CLOCK_HZ );
	}
	#endif /* configUSE_TICKLESS_IDLE */

	/* Stop and clear the SysTick. */
	portNVIC_SYSTICK_CTRL_REG = 0UL;
 800a700:	4b0a      	ldr	r3, [pc, #40]	@ (800a72c <vPortSetupTimerInterrupt+0x30>)
 800a702:	2200      	movs	r2, #0
 800a704:	601a      	str	r2, [r3, #0]
	portNVIC_SYSTICK_CURRENT_VALUE_REG = 0UL;
 800a706:	4b0a      	ldr	r3, [pc, #40]	@ (800a730 <vPortSetupTimerInterrupt+0x34>)
 800a708:	2200      	movs	r2, #0
 800a70a:	601a      	str	r2, [r3, #0]

	/* Configure SysTick to interrupt at the requested rate. */
	portNVIC_SYSTICK_LOAD_REG = ( configSYSTICK_CLOCK_HZ / configTICK_RATE_HZ ) - 1UL;
 800a70c:	4b09      	ldr	r3, [pc, #36]	@ (800a734 <vPortSetupTimerInterrupt+0x38>)
 800a70e:	681b      	ldr	r3, [r3, #0]
 800a710:	4a09      	ldr	r2, [pc, #36]	@ (800a738 <vPortSetupTimerInterrupt+0x3c>)
 800a712:	fba2 2303 	umull	r2, r3, r2, r3
 800a716:	099b      	lsrs	r3, r3, #6
 800a718:	4a08      	ldr	r2, [pc, #32]	@ (800a73c <vPortSetupTimerInterrupt+0x40>)
 800a71a:	3b01      	subs	r3, #1
 800a71c:	6013      	str	r3, [r2, #0]
	portNVIC_SYSTICK_CTRL_REG = ( portNVIC_SYSTICK_CLK_BIT | portNVIC_SYSTICK_INT_BIT | portNVIC_SYSTICK_ENABLE_BIT );
 800a71e:	4b03      	ldr	r3, [pc, #12]	@ (800a72c <vPortSetupTimerInterrupt+0x30>)
 800a720:	2207      	movs	r2, #7
 800a722:	601a      	str	r2, [r3, #0]
}
 800a724:	bf00      	nop
 800a726:	46bd      	mov	sp, r7
 800a728:	bc80      	pop	{r7}
 800a72a:	4770      	bx	lr
 800a72c:	e000e010 	.word	0xe000e010
 800a730:	e000e018 	.word	0xe000e018
 800a734:	20000018 	.word	0x20000018
 800a738:	10624dd3 	.word	0x10624dd3
 800a73c:	e000e014 	.word	0xe000e014

0800a740 <vPortValidateInterruptPriority>:
/*-----------------------------------------------------------*/

#if( configASSERT_DEFINED == 1 )

	void vPortValidateInterruptPriority( void )
	{
 800a740:	b480      	push	{r7}
 800a742:	b085      	sub	sp, #20
 800a744:	af00      	add	r7, sp, #0
	uint32_t ulCurrentInterrupt;
	uint8_t ucCurrentPriority;

		/* Obtain the number of the currently executing interrupt. */
		__asm volatile( "mrs %0, ipsr" : "=r"( ulCurrentInterrupt ) :: "memory" );
 800a746:	f3ef 8305 	mrs	r3, IPSR
 800a74a:	60fb      	str	r3, [r7, #12]

		/* Is the interrupt number a user defined interrupt? */
		if( ulCurrentInterrupt >= portFIRST_USER_INTERRUPT_NUMBER )
 800a74c:	68fb      	ldr	r3, [r7, #12]
 800a74e:	2b0f      	cmp	r3, #15
 800a750:	d915      	bls.n	800a77e <vPortValidateInterruptPriority+0x3e>
		{
			/* Look up the interrupt's priority. */
			ucCurrentPriority = pcInterruptPriorityRegisters[ ulCurrentInterrupt ];
 800a752:	4a17      	ldr	r2, [pc, #92]	@ (800a7b0 <vPortValidateInterruptPriority+0x70>)
 800a754:	68fb      	ldr	r3, [r7, #12]
 800a756:	4413      	add	r3, r2
 800a758:	781b      	ldrb	r3, [r3, #0]
 800a75a:	72fb      	strb	r3, [r7, #11]
			interrupt entry is as fast and simple as possible.

			The following links provide detailed information:
			http://www.freertos.org/RTOS-Cortex-M3-M4.html
			http://www.freertos.org/FAQHelp.html */
			configASSERT( ucCurrentPriority >= ucMaxSysCallPriority );
 800a75c:	4b15      	ldr	r3, [pc, #84]	@ (800a7b4 <vPortValidateInterruptPriority+0x74>)
 800a75e:	781b      	ldrb	r3, [r3, #0]
 800a760:	7afa      	ldrb	r2, [r7, #11]
 800a762:	429a      	cmp	r2, r3
 800a764:	d20b      	bcs.n	800a77e <vPortValidateInterruptPriority+0x3e>
	__asm volatile
 800a766:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800a76a:	f383 8811 	msr	BASEPRI, r3
 800a76e:	f3bf 8f6f 	isb	sy
 800a772:	f3bf 8f4f 	dsb	sy
 800a776:	607b      	str	r3, [r7, #4]
}
 800a778:	bf00      	nop
 800a77a:	bf00      	nop
 800a77c:	e7fd      	b.n	800a77a <vPortValidateInterruptPriority+0x3a>
		configuration then the correct setting can be achieved on all Cortex-M
		devices by calling NVIC_SetPriorityGrouping( 0 ); before starting the
		scheduler.  Note however that some vendor specific peripheral libraries
		assume a non-zero priority group setting, in which cases using a value
		of zero will result in unpredictable behaviour. */
		configASSERT( ( portAIRCR_REG & portPRIORITY_GROUP_MASK ) <= ulMaxPRIGROUPValue );
 800a77e:	4b0e      	ldr	r3, [pc, #56]	@ (800a7b8 <vPortValidateInterruptPriority+0x78>)
 800a780:	681b      	ldr	r3, [r3, #0]
 800a782:	f403 62e0 	and.w	r2, r3, #1792	@ 0x700
 800a786:	4b0d      	ldr	r3, [pc, #52]	@ (800a7bc <vPortValidateInterruptPriority+0x7c>)
 800a788:	681b      	ldr	r3, [r3, #0]
 800a78a:	429a      	cmp	r2, r3
 800a78c:	d90b      	bls.n	800a7a6 <vPortValidateInterruptPriority+0x66>
	__asm volatile
 800a78e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800a792:	f383 8811 	msr	BASEPRI, r3
 800a796:	f3bf 8f6f 	isb	sy
 800a79a:	f3bf 8f4f 	dsb	sy
 800a79e:	603b      	str	r3, [r7, #0]
}
 800a7a0:	bf00      	nop
 800a7a2:	bf00      	nop
 800a7a4:	e7fd      	b.n	800a7a2 <vPortValidateInterruptPriority+0x62>
	}
 800a7a6:	bf00      	nop
 800a7a8:	3714      	adds	r7, #20
 800a7aa:	46bd      	mov	sp, r7
 800a7ac:	bc80      	pop	{r7}
 800a7ae:	4770      	bx	lr
 800a7b0:	e000e3f0 	.word	0xe000e3f0
 800a7b4:	20001ac8 	.word	0x20001ac8
 800a7b8:	e000ed0c 	.word	0xe000ed0c
 800a7bc:	20001acc 	.word	0x20001acc

0800a7c0 <pvPortMalloc>:
static size_t xBlockAllocatedBit = 0;

/*-----------------------------------------------------------*/

void *pvPortMalloc( size_t xWantedSize )
{
 800a7c0:	b580      	push	{r7, lr}
 800a7c2:	b08a      	sub	sp, #40	@ 0x28
 800a7c4:	af00      	add	r7, sp, #0
 800a7c6:	6078      	str	r0, [r7, #4]
BlockLink_t *pxBlock, *pxPreviousBlock, *pxNewBlockLink;
void *pvReturn = NULL;
 800a7c8:	2300      	movs	r3, #0
 800a7ca:	61fb      	str	r3, [r7, #28]

	vTaskSuspendAll();
 800a7cc:	f7fe fa6a 	bl	8008ca4 <vTaskSuspendAll>
	{
		/* If this is the first call to malloc then the heap will require
		initialisation to setup the list of free blocks. */
		if( pxEnd == NULL )
 800a7d0:	4b5c      	ldr	r3, [pc, #368]	@ (800a944 <pvPortMalloc+0x184>)
 800a7d2:	681b      	ldr	r3, [r3, #0]
 800a7d4:	2b00      	cmp	r3, #0
 800a7d6:	d101      	bne.n	800a7dc <pvPortMalloc+0x1c>
		{
			prvHeapInit();
 800a7d8:	f000 f924 	bl	800aa24 <prvHeapInit>

		/* Check the requested block size is not so large that the top bit is
		set.  The top bit of the block size member of the BlockLink_t structure
		is used to determine who owns the block - the application or the
		kernel, so it must be free. */
		if( ( xWantedSize & xBlockAllocatedBit ) == 0 )
 800a7dc:	4b5a      	ldr	r3, [pc, #360]	@ (800a948 <pvPortMalloc+0x188>)
 800a7de:	681a      	ldr	r2, [r3, #0]
 800a7e0:	687b      	ldr	r3, [r7, #4]
 800a7e2:	4013      	ands	r3, r2
 800a7e4:	2b00      	cmp	r3, #0
 800a7e6:	f040 8095 	bne.w	800a914 <pvPortMalloc+0x154>
		{
			/* The wanted size is increased so it can contain a BlockLink_t
			structure in addition to the requested amount of bytes. */
			if( xWantedSize > 0 )
 800a7ea:	687b      	ldr	r3, [r7, #4]
 800a7ec:	2b00      	cmp	r3, #0
 800a7ee:	d01e      	beq.n	800a82e <pvPortMalloc+0x6e>
			{
				xWantedSize += xHeapStructSize;
 800a7f0:	2208      	movs	r2, #8
 800a7f2:	687b      	ldr	r3, [r7, #4]
 800a7f4:	4413      	add	r3, r2
 800a7f6:	607b      	str	r3, [r7, #4]

				/* Ensure that blocks are always aligned to the required number
				of bytes. */
				if( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) != 0x00 )
 800a7f8:	687b      	ldr	r3, [r7, #4]
 800a7fa:	f003 0307 	and.w	r3, r3, #7
 800a7fe:	2b00      	cmp	r3, #0
 800a800:	d015      	beq.n	800a82e <pvPortMalloc+0x6e>
				{
					/* Byte alignment required. */
					xWantedSize += ( portBYTE_ALIGNMENT - ( xWantedSize & portBYTE_ALIGNMENT_MASK ) );
 800a802:	687b      	ldr	r3, [r7, #4]
 800a804:	f023 0307 	bic.w	r3, r3, #7
 800a808:	3308      	adds	r3, #8
 800a80a:	607b      	str	r3, [r7, #4]
					configASSERT( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) == 0 );
 800a80c:	687b      	ldr	r3, [r7, #4]
 800a80e:	f003 0307 	and.w	r3, r3, #7
 800a812:	2b00      	cmp	r3, #0
 800a814:	d00b      	beq.n	800a82e <pvPortMalloc+0x6e>
	__asm volatile
 800a816:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800a81a:	f383 8811 	msr	BASEPRI, r3
 800a81e:	f3bf 8f6f 	isb	sy
 800a822:	f3bf 8f4f 	dsb	sy
 800a826:	617b      	str	r3, [r7, #20]
}
 800a828:	bf00      	nop
 800a82a:	bf00      	nop
 800a82c:	e7fd      	b.n	800a82a <pvPortMalloc+0x6a>
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}

			if( ( xWantedSize > 0 ) && ( xWantedSize <= xFreeBytesRemaining ) )
 800a82e:	687b      	ldr	r3, [r7, #4]
 800a830:	2b00      	cmp	r3, #0
 800a832:	d06f      	beq.n	800a914 <pvPortMalloc+0x154>
 800a834:	4b45      	ldr	r3, [pc, #276]	@ (800a94c <pvPortMalloc+0x18c>)
 800a836:	681b      	ldr	r3, [r3, #0]
 800a838:	687a      	ldr	r2, [r7, #4]
 800a83a:	429a      	cmp	r2, r3
 800a83c:	d86a      	bhi.n	800a914 <pvPortMalloc+0x154>
			{
				/* Traverse the list from the start	(lowest address) block until
				one	of adequate size is found. */
				pxPreviousBlock = &xStart;
 800a83e:	4b44      	ldr	r3, [pc, #272]	@ (800a950 <pvPortMalloc+0x190>)
 800a840:	623b      	str	r3, [r7, #32]
				pxBlock = xStart.pxNextFreeBlock;
 800a842:	4b43      	ldr	r3, [pc, #268]	@ (800a950 <pvPortMalloc+0x190>)
 800a844:	681b      	ldr	r3, [r3, #0]
 800a846:	627b      	str	r3, [r7, #36]	@ 0x24
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 800a848:	e004      	b.n	800a854 <pvPortMalloc+0x94>
				{
					pxPreviousBlock = pxBlock;
 800a84a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800a84c:	623b      	str	r3, [r7, #32]
					pxBlock = pxBlock->pxNextFreeBlock;
 800a84e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800a850:	681b      	ldr	r3, [r3, #0]
 800a852:	627b      	str	r3, [r7, #36]	@ 0x24
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 800a854:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800a856:	685b      	ldr	r3, [r3, #4]
 800a858:	687a      	ldr	r2, [r7, #4]
 800a85a:	429a      	cmp	r2, r3
 800a85c:	d903      	bls.n	800a866 <pvPortMalloc+0xa6>
 800a85e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800a860:	681b      	ldr	r3, [r3, #0]
 800a862:	2b00      	cmp	r3, #0
 800a864:	d1f1      	bne.n	800a84a <pvPortMalloc+0x8a>
				}

				/* If the end marker was reached then a block of adequate size
				was	not found. */
				if( pxBlock != pxEnd )
 800a866:	4b37      	ldr	r3, [pc, #220]	@ (800a944 <pvPortMalloc+0x184>)
 800a868:	681b      	ldr	r3, [r3, #0]
 800a86a:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800a86c:	429a      	cmp	r2, r3
 800a86e:	d051      	beq.n	800a914 <pvPortMalloc+0x154>
				{
					/* Return the memory space pointed to - jumping over the
					BlockLink_t structure at its start. */
					pvReturn = ( void * ) ( ( ( uint8_t * ) pxPreviousBlock->pxNextFreeBlock ) + xHeapStructSize );
 800a870:	6a3b      	ldr	r3, [r7, #32]
 800a872:	681b      	ldr	r3, [r3, #0]
 800a874:	2208      	movs	r2, #8
 800a876:	4413      	add	r3, r2
 800a878:	61fb      	str	r3, [r7, #28]

					/* This block is being returned for use so must be taken out
					of the list of free blocks. */
					pxPreviousBlock->pxNextFreeBlock = pxBlock->pxNextFreeBlock;
 800a87a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800a87c:	681a      	ldr	r2, [r3, #0]
 800a87e:	6a3b      	ldr	r3, [r7, #32]
 800a880:	601a      	str	r2, [r3, #0]

					/* If the block is larger than required it can be split into
					two. */
					if( ( pxBlock->xBlockSize - xWantedSize ) > heapMINIMUM_BLOCK_SIZE )
 800a882:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800a884:	685a      	ldr	r2, [r3, #4]
 800a886:	687b      	ldr	r3, [r7, #4]
 800a888:	1ad2      	subs	r2, r2, r3
 800a88a:	2308      	movs	r3, #8
 800a88c:	005b      	lsls	r3, r3, #1
 800a88e:	429a      	cmp	r2, r3
 800a890:	d920      	bls.n	800a8d4 <pvPortMalloc+0x114>
					{
						/* This block is to be split into two.  Create a new
						block following the number of bytes requested. The void
						cast is used to prevent byte alignment warnings from the
						compiler. */
						pxNewBlockLink = ( void * ) ( ( ( uint8_t * ) pxBlock ) + xWantedSize );
 800a892:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800a894:	687b      	ldr	r3, [r7, #4]
 800a896:	4413      	add	r3, r2
 800a898:	61bb      	str	r3, [r7, #24]
						configASSERT( ( ( ( size_t ) pxNewBlockLink ) & portBYTE_ALIGNMENT_MASK ) == 0 );
 800a89a:	69bb      	ldr	r3, [r7, #24]
 800a89c:	f003 0307 	and.w	r3, r3, #7
 800a8a0:	2b00      	cmp	r3, #0
 800a8a2:	d00b      	beq.n	800a8bc <pvPortMalloc+0xfc>
	__asm volatile
 800a8a4:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800a8a8:	f383 8811 	msr	BASEPRI, r3
 800a8ac:	f3bf 8f6f 	isb	sy
 800a8b0:	f3bf 8f4f 	dsb	sy
 800a8b4:	613b      	str	r3, [r7, #16]
}
 800a8b6:	bf00      	nop
 800a8b8:	bf00      	nop
 800a8ba:	e7fd      	b.n	800a8b8 <pvPortMalloc+0xf8>

						/* Calculate the sizes of two blocks split from the
						single block. */
						pxNewBlockLink->xBlockSize = pxBlock->xBlockSize - xWantedSize;
 800a8bc:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800a8be:	685a      	ldr	r2, [r3, #4]
 800a8c0:	687b      	ldr	r3, [r7, #4]
 800a8c2:	1ad2      	subs	r2, r2, r3
 800a8c4:	69bb      	ldr	r3, [r7, #24]
 800a8c6:	605a      	str	r2, [r3, #4]
						pxBlock->xBlockSize = xWantedSize;
 800a8c8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800a8ca:	687a      	ldr	r2, [r7, #4]
 800a8cc:	605a      	str	r2, [r3, #4]

						/* Insert the new block into the list of free blocks. */
						prvInsertBlockIntoFreeList( pxNewBlockLink );
 800a8ce:	69b8      	ldr	r0, [r7, #24]
 800a8d0:	f000 f90a 	bl	800aae8 <prvInsertBlockIntoFreeList>
					else
					{
						mtCOVERAGE_TEST_MARKER();
					}

					xFreeBytesRemaining -= pxBlock->xBlockSize;
 800a8d4:	4b1d      	ldr	r3, [pc, #116]	@ (800a94c <pvPortMalloc+0x18c>)
 800a8d6:	681a      	ldr	r2, [r3, #0]
 800a8d8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800a8da:	685b      	ldr	r3, [r3, #4]
 800a8dc:	1ad3      	subs	r3, r2, r3
 800a8de:	4a1b      	ldr	r2, [pc, #108]	@ (800a94c <pvPortMalloc+0x18c>)
 800a8e0:	6013      	str	r3, [r2, #0]

					if( xFreeBytesRemaining < xMinimumEverFreeBytesRemaining )
 800a8e2:	4b1a      	ldr	r3, [pc, #104]	@ (800a94c <pvPortMalloc+0x18c>)
 800a8e4:	681a      	ldr	r2, [r3, #0]
 800a8e6:	4b1b      	ldr	r3, [pc, #108]	@ (800a954 <pvPortMalloc+0x194>)
 800a8e8:	681b      	ldr	r3, [r3, #0]
 800a8ea:	429a      	cmp	r2, r3
 800a8ec:	d203      	bcs.n	800a8f6 <pvPortMalloc+0x136>
					{
						xMinimumEverFreeBytesRemaining = xFreeBytesRemaining;
 800a8ee:	4b17      	ldr	r3, [pc, #92]	@ (800a94c <pvPortMalloc+0x18c>)
 800a8f0:	681b      	ldr	r3, [r3, #0]
 800a8f2:	4a18      	ldr	r2, [pc, #96]	@ (800a954 <pvPortMalloc+0x194>)
 800a8f4:	6013      	str	r3, [r2, #0]
						mtCOVERAGE_TEST_MARKER();
					}

					/* The block is being returned - it is allocated and owned
					by the application and has no "next" block. */
					pxBlock->xBlockSize |= xBlockAllocatedBit;
 800a8f6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800a8f8:	685a      	ldr	r2, [r3, #4]
 800a8fa:	4b13      	ldr	r3, [pc, #76]	@ (800a948 <pvPortMalloc+0x188>)
 800a8fc:	681b      	ldr	r3, [r3, #0]
 800a8fe:	431a      	orrs	r2, r3
 800a900:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800a902:	605a      	str	r2, [r3, #4]
					pxBlock->pxNextFreeBlock = NULL;
 800a904:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800a906:	2200      	movs	r2, #0
 800a908:	601a      	str	r2, [r3, #0]
					xNumberOfSuccessfulAllocations++;
 800a90a:	4b13      	ldr	r3, [pc, #76]	@ (800a958 <pvPortMalloc+0x198>)
 800a90c:	681b      	ldr	r3, [r3, #0]
 800a90e:	3301      	adds	r3, #1
 800a910:	4a11      	ldr	r2, [pc, #68]	@ (800a958 <pvPortMalloc+0x198>)
 800a912:	6013      	str	r3, [r2, #0]
			mtCOVERAGE_TEST_MARKER();
		}

		traceMALLOC( pvReturn, xWantedSize );
	}
	( void ) xTaskResumeAll();
 800a914:	f7fe f9d4 	bl	8008cc0 <xTaskResumeAll>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif

	configASSERT( ( ( ( size_t ) pvReturn ) & ( size_t ) portBYTE_ALIGNMENT_MASK ) == 0 );
 800a918:	69fb      	ldr	r3, [r7, #28]
 800a91a:	f003 0307 	and.w	r3, r3, #7
 800a91e:	2b00      	cmp	r3, #0
 800a920:	d00b      	beq.n	800a93a <pvPortMalloc+0x17a>
	__asm volatile
 800a922:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800a926:	f383 8811 	msr	BASEPRI, r3
 800a92a:	f3bf 8f6f 	isb	sy
 800a92e:	f3bf 8f4f 	dsb	sy
 800a932:	60fb      	str	r3, [r7, #12]
}
 800a934:	bf00      	nop
 800a936:	bf00      	nop
 800a938:	e7fd      	b.n	800a936 <pvPortMalloc+0x176>
	return pvReturn;
 800a93a:	69fb      	ldr	r3, [r7, #28]
}
 800a93c:	4618      	mov	r0, r3
 800a93e:	3728      	adds	r7, #40	@ 0x28
 800a940:	46bd      	mov	sp, r7
 800a942:	bd80      	pop	{r7, pc}
 800a944:	200032d8 	.word	0x200032d8
 800a948:	200032ec 	.word	0x200032ec
 800a94c:	200032dc 	.word	0x200032dc
 800a950:	200032d0 	.word	0x200032d0
 800a954:	200032e0 	.word	0x200032e0
 800a958:	200032e4 	.word	0x200032e4

0800a95c <vPortFree>:
/*-----------------------------------------------------------*/

void vPortFree( void *pv )
{
 800a95c:	b580      	push	{r7, lr}
 800a95e:	b086      	sub	sp, #24
 800a960:	af00      	add	r7, sp, #0
 800a962:	6078      	str	r0, [r7, #4]
uint8_t *puc = ( uint8_t * ) pv;
 800a964:	687b      	ldr	r3, [r7, #4]
 800a966:	617b      	str	r3, [r7, #20]
BlockLink_t *pxLink;

	if( pv != NULL )
 800a968:	687b      	ldr	r3, [r7, #4]
 800a96a:	2b00      	cmp	r3, #0
 800a96c:	d04f      	beq.n	800aa0e <vPortFree+0xb2>
	{
		/* The memory being freed will have an BlockLink_t structure immediately
		before it. */
		puc -= xHeapStructSize;
 800a96e:	2308      	movs	r3, #8
 800a970:	425b      	negs	r3, r3
 800a972:	697a      	ldr	r2, [r7, #20]
 800a974:	4413      	add	r3, r2
 800a976:	617b      	str	r3, [r7, #20]

		/* This casting is to keep the compiler from issuing warnings. */
		pxLink = ( void * ) puc;
 800a978:	697b      	ldr	r3, [r7, #20]
 800a97a:	613b      	str	r3, [r7, #16]

		/* Check the block is actually allocated. */
		configASSERT( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 );
 800a97c:	693b      	ldr	r3, [r7, #16]
 800a97e:	685a      	ldr	r2, [r3, #4]
 800a980:	4b25      	ldr	r3, [pc, #148]	@ (800aa18 <vPortFree+0xbc>)
 800a982:	681b      	ldr	r3, [r3, #0]
 800a984:	4013      	ands	r3, r2
 800a986:	2b00      	cmp	r3, #0
 800a988:	d10b      	bne.n	800a9a2 <vPortFree+0x46>
	__asm volatile
 800a98a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800a98e:	f383 8811 	msr	BASEPRI, r3
 800a992:	f3bf 8f6f 	isb	sy
 800a996:	f3bf 8f4f 	dsb	sy
 800a99a:	60fb      	str	r3, [r7, #12]
}
 800a99c:	bf00      	nop
 800a99e:	bf00      	nop
 800a9a0:	e7fd      	b.n	800a99e <vPortFree+0x42>
		configASSERT( pxLink->pxNextFreeBlock == NULL );
 800a9a2:	693b      	ldr	r3, [r7, #16]
 800a9a4:	681b      	ldr	r3, [r3, #0]
 800a9a6:	2b00      	cmp	r3, #0
 800a9a8:	d00b      	beq.n	800a9c2 <vPortFree+0x66>
	__asm volatile
 800a9aa:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800a9ae:	f383 8811 	msr	BASEPRI, r3
 800a9b2:	f3bf 8f6f 	isb	sy
 800a9b6:	f3bf 8f4f 	dsb	sy
 800a9ba:	60bb      	str	r3, [r7, #8]
}
 800a9bc:	bf00      	nop
 800a9be:	bf00      	nop
 800a9c0:	e7fd      	b.n	800a9be <vPortFree+0x62>

		if( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 )
 800a9c2:	693b      	ldr	r3, [r7, #16]
 800a9c4:	685a      	ldr	r2, [r3, #4]
 800a9c6:	4b14      	ldr	r3, [pc, #80]	@ (800aa18 <vPortFree+0xbc>)
 800a9c8:	681b      	ldr	r3, [r3, #0]
 800a9ca:	4013      	ands	r3, r2
 800a9cc:	2b00      	cmp	r3, #0
 800a9ce:	d01e      	beq.n	800aa0e <vPortFree+0xb2>
		{
			if( pxLink->pxNextFreeBlock == NULL )
 800a9d0:	693b      	ldr	r3, [r7, #16]
 800a9d2:	681b      	ldr	r3, [r3, #0]
 800a9d4:	2b00      	cmp	r3, #0
 800a9d6:	d11a      	bne.n	800aa0e <vPortFree+0xb2>
			{
				/* The block is being returned to the heap - it is no longer
				allocated. */
				pxLink->xBlockSize &= ~xBlockAllocatedBit;
 800a9d8:	693b      	ldr	r3, [r7, #16]
 800a9da:	685a      	ldr	r2, [r3, #4]
 800a9dc:	4b0e      	ldr	r3, [pc, #56]	@ (800aa18 <vPortFree+0xbc>)
 800a9de:	681b      	ldr	r3, [r3, #0]
 800a9e0:	43db      	mvns	r3, r3
 800a9e2:	401a      	ands	r2, r3
 800a9e4:	693b      	ldr	r3, [r7, #16]
 800a9e6:	605a      	str	r2, [r3, #4]

				vTaskSuspendAll();
 800a9e8:	f7fe f95c 	bl	8008ca4 <vTaskSuspendAll>
				{
					/* Add this block to the list of free blocks. */
					xFreeBytesRemaining += pxLink->xBlockSize;
 800a9ec:	693b      	ldr	r3, [r7, #16]
 800a9ee:	685a      	ldr	r2, [r3, #4]
 800a9f0:	4b0a      	ldr	r3, [pc, #40]	@ (800aa1c <vPortFree+0xc0>)
 800a9f2:	681b      	ldr	r3, [r3, #0]
 800a9f4:	4413      	add	r3, r2
 800a9f6:	4a09      	ldr	r2, [pc, #36]	@ (800aa1c <vPortFree+0xc0>)
 800a9f8:	6013      	str	r3, [r2, #0]
					traceFREE( pv, pxLink->xBlockSize );
					prvInsertBlockIntoFreeList( ( ( BlockLink_t * ) pxLink ) );
 800a9fa:	6938      	ldr	r0, [r7, #16]
 800a9fc:	f000 f874 	bl	800aae8 <prvInsertBlockIntoFreeList>
					xNumberOfSuccessfulFrees++;
 800aa00:	4b07      	ldr	r3, [pc, #28]	@ (800aa20 <vPortFree+0xc4>)
 800aa02:	681b      	ldr	r3, [r3, #0]
 800aa04:	3301      	adds	r3, #1
 800aa06:	4a06      	ldr	r2, [pc, #24]	@ (800aa20 <vPortFree+0xc4>)
 800aa08:	6013      	str	r3, [r2, #0]
				}
				( void ) xTaskResumeAll();
 800aa0a:	f7fe f959 	bl	8008cc0 <xTaskResumeAll>
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
}
 800aa0e:	bf00      	nop
 800aa10:	3718      	adds	r7, #24
 800aa12:	46bd      	mov	sp, r7
 800aa14:	bd80      	pop	{r7, pc}
 800aa16:	bf00      	nop
 800aa18:	200032ec 	.word	0x200032ec
 800aa1c:	200032dc 	.word	0x200032dc
 800aa20:	200032e8 	.word	0x200032e8

0800aa24 <prvHeapInit>:
	/* This just exists to keep the linker quiet. */
}
/*-----------------------------------------------------------*/

static void prvHeapInit( void )
{
 800aa24:	b480      	push	{r7}
 800aa26:	b085      	sub	sp, #20
 800aa28:	af00      	add	r7, sp, #0
BlockLink_t *pxFirstFreeBlock;
uint8_t *pucAlignedHeap;
size_t uxAddress;
size_t xTotalHeapSize = configTOTAL_HEAP_SIZE;
 800aa2a:	f44f 53c0 	mov.w	r3, #6144	@ 0x1800
 800aa2e:	60bb      	str	r3, [r7, #8]

	/* Ensure the heap starts on a correctly aligned boundary. */
	uxAddress = ( size_t ) ucHeap;
 800aa30:	4b27      	ldr	r3, [pc, #156]	@ (800aad0 <prvHeapInit+0xac>)
 800aa32:	60fb      	str	r3, [r7, #12]

	if( ( uxAddress & portBYTE_ALIGNMENT_MASK ) != 0 )
 800aa34:	68fb      	ldr	r3, [r7, #12]
 800aa36:	f003 0307 	and.w	r3, r3, #7
 800aa3a:	2b00      	cmp	r3, #0
 800aa3c:	d00c      	beq.n	800aa58 <prvHeapInit+0x34>
	{
		uxAddress += ( portBYTE_ALIGNMENT - 1 );
 800aa3e:	68fb      	ldr	r3, [r7, #12]
 800aa40:	3307      	adds	r3, #7
 800aa42:	60fb      	str	r3, [r7, #12]
		uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 800aa44:	68fb      	ldr	r3, [r7, #12]
 800aa46:	f023 0307 	bic.w	r3, r3, #7
 800aa4a:	60fb      	str	r3, [r7, #12]
		xTotalHeapSize -= uxAddress - ( size_t ) ucHeap;
 800aa4c:	68ba      	ldr	r2, [r7, #8]
 800aa4e:	68fb      	ldr	r3, [r7, #12]
 800aa50:	1ad3      	subs	r3, r2, r3
 800aa52:	4a1f      	ldr	r2, [pc, #124]	@ (800aad0 <prvHeapInit+0xac>)
 800aa54:	4413      	add	r3, r2
 800aa56:	60bb      	str	r3, [r7, #8]
	}

	pucAlignedHeap = ( uint8_t * ) uxAddress;
 800aa58:	68fb      	ldr	r3, [r7, #12]
 800aa5a:	607b      	str	r3, [r7, #4]

	/* xStart is used to hold a pointer to the first item in the list of free
	blocks.  The void cast is used to prevent compiler warnings. */
	xStart.pxNextFreeBlock = ( void * ) pucAlignedHeap;
 800aa5c:	4a1d      	ldr	r2, [pc, #116]	@ (800aad4 <prvHeapInit+0xb0>)
 800aa5e:	687b      	ldr	r3, [r7, #4]
 800aa60:	6013      	str	r3, [r2, #0]
	xStart.xBlockSize = ( size_t ) 0;
 800aa62:	4b1c      	ldr	r3, [pc, #112]	@ (800aad4 <prvHeapInit+0xb0>)
 800aa64:	2200      	movs	r2, #0
 800aa66:	605a      	str	r2, [r3, #4]

	/* pxEnd is used to mark the end of the list of free blocks and is inserted
	at the end of the heap space. */
	uxAddress = ( ( size_t ) pucAlignedHeap ) + xTotalHeapSize;
 800aa68:	687b      	ldr	r3, [r7, #4]
 800aa6a:	68ba      	ldr	r2, [r7, #8]
 800aa6c:	4413      	add	r3, r2
 800aa6e:	60fb      	str	r3, [r7, #12]
	uxAddress -= xHeapStructSize;
 800aa70:	2208      	movs	r2, #8
 800aa72:	68fb      	ldr	r3, [r7, #12]
 800aa74:	1a9b      	subs	r3, r3, r2
 800aa76:	60fb      	str	r3, [r7, #12]
	uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 800aa78:	68fb      	ldr	r3, [r7, #12]
 800aa7a:	f023 0307 	bic.w	r3, r3, #7
 800aa7e:	60fb      	str	r3, [r7, #12]
	pxEnd = ( void * ) uxAddress;
 800aa80:	68fb      	ldr	r3, [r7, #12]
 800aa82:	4a15      	ldr	r2, [pc, #84]	@ (800aad8 <prvHeapInit+0xb4>)
 800aa84:	6013      	str	r3, [r2, #0]
	pxEnd->xBlockSize = 0;
 800aa86:	4b14      	ldr	r3, [pc, #80]	@ (800aad8 <prvHeapInit+0xb4>)
 800aa88:	681b      	ldr	r3, [r3, #0]
 800aa8a:	2200      	movs	r2, #0
 800aa8c:	605a      	str	r2, [r3, #4]
	pxEnd->pxNextFreeBlock = NULL;
 800aa8e:	4b12      	ldr	r3, [pc, #72]	@ (800aad8 <prvHeapInit+0xb4>)
 800aa90:	681b      	ldr	r3, [r3, #0]
 800aa92:	2200      	movs	r2, #0
 800aa94:	601a      	str	r2, [r3, #0]

	/* To start with there is a single free block that is sized to take up the
	entire heap space, minus the space taken by pxEnd. */
	pxFirstFreeBlock = ( void * ) pucAlignedHeap;
 800aa96:	687b      	ldr	r3, [r7, #4]
 800aa98:	603b      	str	r3, [r7, #0]
	pxFirstFreeBlock->xBlockSize = uxAddress - ( size_t ) pxFirstFreeBlock;
 800aa9a:	683b      	ldr	r3, [r7, #0]
 800aa9c:	68fa      	ldr	r2, [r7, #12]
 800aa9e:	1ad2      	subs	r2, r2, r3
 800aaa0:	683b      	ldr	r3, [r7, #0]
 800aaa2:	605a      	str	r2, [r3, #4]
	pxFirstFreeBlock->pxNextFreeBlock = pxEnd;
 800aaa4:	4b0c      	ldr	r3, [pc, #48]	@ (800aad8 <prvHeapInit+0xb4>)
 800aaa6:	681a      	ldr	r2, [r3, #0]
 800aaa8:	683b      	ldr	r3, [r7, #0]
 800aaaa:	601a      	str	r2, [r3, #0]

	/* Only one block exists - and it covers the entire usable heap space. */
	xMinimumEverFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 800aaac:	683b      	ldr	r3, [r7, #0]
 800aaae:	685b      	ldr	r3, [r3, #4]
 800aab0:	4a0a      	ldr	r2, [pc, #40]	@ (800aadc <prvHeapInit+0xb8>)
 800aab2:	6013      	str	r3, [r2, #0]
	xFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 800aab4:	683b      	ldr	r3, [r7, #0]
 800aab6:	685b      	ldr	r3, [r3, #4]
 800aab8:	4a09      	ldr	r2, [pc, #36]	@ (800aae0 <prvHeapInit+0xbc>)
 800aaba:	6013      	str	r3, [r2, #0]

	/* Work out the position of the top bit in a size_t variable. */
	xBlockAllocatedBit = ( ( size_t ) 1 ) << ( ( sizeof( size_t ) * heapBITS_PER_BYTE ) - 1 );
 800aabc:	4b09      	ldr	r3, [pc, #36]	@ (800aae4 <prvHeapInit+0xc0>)
 800aabe:	f04f 4200 	mov.w	r2, #2147483648	@ 0x80000000
 800aac2:	601a      	str	r2, [r3, #0]
}
 800aac4:	bf00      	nop
 800aac6:	3714      	adds	r7, #20
 800aac8:	46bd      	mov	sp, r7
 800aaca:	bc80      	pop	{r7}
 800aacc:	4770      	bx	lr
 800aace:	bf00      	nop
 800aad0:	20001ad0 	.word	0x20001ad0
 800aad4:	200032d0 	.word	0x200032d0
 800aad8:	200032d8 	.word	0x200032d8
 800aadc:	200032e0 	.word	0x200032e0
 800aae0:	200032dc 	.word	0x200032dc
 800aae4:	200032ec 	.word	0x200032ec

0800aae8 <prvInsertBlockIntoFreeList>:
/*-----------------------------------------------------------*/

static void prvInsertBlockIntoFreeList( BlockLink_t *pxBlockToInsert )
{
 800aae8:	b480      	push	{r7}
 800aaea:	b085      	sub	sp, #20
 800aaec:	af00      	add	r7, sp, #0
 800aaee:	6078      	str	r0, [r7, #4]
BlockLink_t *pxIterator;
uint8_t *puc;

	/* Iterate through the list until a block is found that has a higher address
	than the block being inserted. */
	for( pxIterator = &xStart; pxIterator->pxNextFreeBlock < pxBlockToInsert; pxIterator = pxIterator->pxNextFreeBlock )
 800aaf0:	4b27      	ldr	r3, [pc, #156]	@ (800ab90 <prvInsertBlockIntoFreeList+0xa8>)
 800aaf2:	60fb      	str	r3, [r7, #12]
 800aaf4:	e002      	b.n	800aafc <prvInsertBlockIntoFreeList+0x14>
 800aaf6:	68fb      	ldr	r3, [r7, #12]
 800aaf8:	681b      	ldr	r3, [r3, #0]
 800aafa:	60fb      	str	r3, [r7, #12]
 800aafc:	68fb      	ldr	r3, [r7, #12]
 800aafe:	681b      	ldr	r3, [r3, #0]
 800ab00:	687a      	ldr	r2, [r7, #4]
 800ab02:	429a      	cmp	r2, r3
 800ab04:	d8f7      	bhi.n	800aaf6 <prvInsertBlockIntoFreeList+0xe>
		/* Nothing to do here, just iterate to the right position. */
	}

	/* Do the block being inserted, and the block it is being inserted after
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxIterator;
 800ab06:	68fb      	ldr	r3, [r7, #12]
 800ab08:	60bb      	str	r3, [r7, #8]
	if( ( puc + pxIterator->xBlockSize ) == ( uint8_t * ) pxBlockToInsert )
 800ab0a:	68fb      	ldr	r3, [r7, #12]
 800ab0c:	685b      	ldr	r3, [r3, #4]
 800ab0e:	68ba      	ldr	r2, [r7, #8]
 800ab10:	4413      	add	r3, r2
 800ab12:	687a      	ldr	r2, [r7, #4]
 800ab14:	429a      	cmp	r2, r3
 800ab16:	d108      	bne.n	800ab2a <prvInsertBlockIntoFreeList+0x42>
	{
		pxIterator->xBlockSize += pxBlockToInsert->xBlockSize;
 800ab18:	68fb      	ldr	r3, [r7, #12]
 800ab1a:	685a      	ldr	r2, [r3, #4]
 800ab1c:	687b      	ldr	r3, [r7, #4]
 800ab1e:	685b      	ldr	r3, [r3, #4]
 800ab20:	441a      	add	r2, r3
 800ab22:	68fb      	ldr	r3, [r7, #12]
 800ab24:	605a      	str	r2, [r3, #4]
		pxBlockToInsert = pxIterator;
 800ab26:	68fb      	ldr	r3, [r7, #12]
 800ab28:	607b      	str	r3, [r7, #4]
		mtCOVERAGE_TEST_MARKER();
	}

	/* Do the block being inserted, and the block it is being inserted before
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxBlockToInsert;
 800ab2a:	687b      	ldr	r3, [r7, #4]
 800ab2c:	60bb      	str	r3, [r7, #8]
	if( ( puc + pxBlockToInsert->xBlockSize ) == ( uint8_t * ) pxIterator->pxNextFreeBlock )
 800ab2e:	687b      	ldr	r3, [r7, #4]
 800ab30:	685b      	ldr	r3, [r3, #4]
 800ab32:	68ba      	ldr	r2, [r7, #8]
 800ab34:	441a      	add	r2, r3
 800ab36:	68fb      	ldr	r3, [r7, #12]
 800ab38:	681b      	ldr	r3, [r3, #0]
 800ab3a:	429a      	cmp	r2, r3
 800ab3c:	d118      	bne.n	800ab70 <prvInsertBlockIntoFreeList+0x88>
	{
		if( pxIterator->pxNextFreeBlock != pxEnd )
 800ab3e:	68fb      	ldr	r3, [r7, #12]
 800ab40:	681a      	ldr	r2, [r3, #0]
 800ab42:	4b14      	ldr	r3, [pc, #80]	@ (800ab94 <prvInsertBlockIntoFreeList+0xac>)
 800ab44:	681b      	ldr	r3, [r3, #0]
 800ab46:	429a      	cmp	r2, r3
 800ab48:	d00d      	beq.n	800ab66 <prvInsertBlockIntoFreeList+0x7e>
		{
			/* Form one big block from the two blocks. */
			pxBlockToInsert->xBlockSize += pxIterator->pxNextFreeBlock->xBlockSize;
 800ab4a:	687b      	ldr	r3, [r7, #4]
 800ab4c:	685a      	ldr	r2, [r3, #4]
 800ab4e:	68fb      	ldr	r3, [r7, #12]
 800ab50:	681b      	ldr	r3, [r3, #0]
 800ab52:	685b      	ldr	r3, [r3, #4]
 800ab54:	441a      	add	r2, r3
 800ab56:	687b      	ldr	r3, [r7, #4]
 800ab58:	605a      	str	r2, [r3, #4]
			pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock->pxNextFreeBlock;
 800ab5a:	68fb      	ldr	r3, [r7, #12]
 800ab5c:	681b      	ldr	r3, [r3, #0]
 800ab5e:	681a      	ldr	r2, [r3, #0]
 800ab60:	687b      	ldr	r3, [r7, #4]
 800ab62:	601a      	str	r2, [r3, #0]
 800ab64:	e008      	b.n	800ab78 <prvInsertBlockIntoFreeList+0x90>
		}
		else
		{
			pxBlockToInsert->pxNextFreeBlock = pxEnd;
 800ab66:	4b0b      	ldr	r3, [pc, #44]	@ (800ab94 <prvInsertBlockIntoFreeList+0xac>)
 800ab68:	681a      	ldr	r2, [r3, #0]
 800ab6a:	687b      	ldr	r3, [r7, #4]
 800ab6c:	601a      	str	r2, [r3, #0]
 800ab6e:	e003      	b.n	800ab78 <prvInsertBlockIntoFreeList+0x90>
		}
	}
	else
	{
		pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock;
 800ab70:	68fb      	ldr	r3, [r7, #12]
 800ab72:	681a      	ldr	r2, [r3, #0]
 800ab74:	687b      	ldr	r3, [r7, #4]
 800ab76:	601a      	str	r2, [r3, #0]

	/* If the block being inserted plugged a gab, so was merged with the block
	before and the block after, then it's pxNextFreeBlock pointer will have
	already been set, and should not be set here as that would make it point
	to itself. */
	if( pxIterator != pxBlockToInsert )
 800ab78:	68fa      	ldr	r2, [r7, #12]
 800ab7a:	687b      	ldr	r3, [r7, #4]
 800ab7c:	429a      	cmp	r2, r3
 800ab7e:	d002      	beq.n	800ab86 <prvInsertBlockIntoFreeList+0x9e>
	{
		pxIterator->pxNextFreeBlock = pxBlockToInsert;
 800ab80:	68fb      	ldr	r3, [r7, #12]
 800ab82:	687a      	ldr	r2, [r7, #4]
 800ab84:	601a      	str	r2, [r3, #0]
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 800ab86:	bf00      	nop
 800ab88:	3714      	adds	r7, #20
 800ab8a:	46bd      	mov	sp, r7
 800ab8c:	bc80      	pop	{r7}
 800ab8e:	4770      	bx	lr
 800ab90:	200032d0 	.word	0x200032d0
 800ab94:	200032d8 	.word	0x200032d8

0800ab98 <memset>:
 800ab98:	4603      	mov	r3, r0
 800ab9a:	4402      	add	r2, r0
 800ab9c:	4293      	cmp	r3, r2
 800ab9e:	d100      	bne.n	800aba2 <memset+0xa>
 800aba0:	4770      	bx	lr
 800aba2:	f803 1b01 	strb.w	r1, [r3], #1
 800aba6:	e7f9      	b.n	800ab9c <memset+0x4>

0800aba8 <_reclaim_reent>:
 800aba8:	4b2d      	ldr	r3, [pc, #180]	@ (800ac60 <_reclaim_reent+0xb8>)
 800abaa:	b570      	push	{r4, r5, r6, lr}
 800abac:	681b      	ldr	r3, [r3, #0]
 800abae:	4604      	mov	r4, r0
 800abb0:	4283      	cmp	r3, r0
 800abb2:	d053      	beq.n	800ac5c <_reclaim_reent+0xb4>
 800abb4:	69c3      	ldr	r3, [r0, #28]
 800abb6:	b31b      	cbz	r3, 800ac00 <_reclaim_reent+0x58>
 800abb8:	68db      	ldr	r3, [r3, #12]
 800abba:	b163      	cbz	r3, 800abd6 <_reclaim_reent+0x2e>
 800abbc:	2500      	movs	r5, #0
 800abbe:	69e3      	ldr	r3, [r4, #28]
 800abc0:	68db      	ldr	r3, [r3, #12]
 800abc2:	5959      	ldr	r1, [r3, r5]
 800abc4:	b9b1      	cbnz	r1, 800abf4 <_reclaim_reent+0x4c>
 800abc6:	3504      	adds	r5, #4
 800abc8:	2d80      	cmp	r5, #128	@ 0x80
 800abca:	d1f8      	bne.n	800abbe <_reclaim_reent+0x16>
 800abcc:	69e3      	ldr	r3, [r4, #28]
 800abce:	4620      	mov	r0, r4
 800abd0:	68d9      	ldr	r1, [r3, #12]
 800abd2:	f000 f87b 	bl	800accc <_free_r>
 800abd6:	69e3      	ldr	r3, [r4, #28]
 800abd8:	6819      	ldr	r1, [r3, #0]
 800abda:	b111      	cbz	r1, 800abe2 <_reclaim_reent+0x3a>
 800abdc:	4620      	mov	r0, r4
 800abde:	f000 f875 	bl	800accc <_free_r>
 800abe2:	69e3      	ldr	r3, [r4, #28]
 800abe4:	689d      	ldr	r5, [r3, #8]
 800abe6:	b15d      	cbz	r5, 800ac00 <_reclaim_reent+0x58>
 800abe8:	4629      	mov	r1, r5
 800abea:	4620      	mov	r0, r4
 800abec:	682d      	ldr	r5, [r5, #0]
 800abee:	f000 f86d 	bl	800accc <_free_r>
 800abf2:	e7f8      	b.n	800abe6 <_reclaim_reent+0x3e>
 800abf4:	680e      	ldr	r6, [r1, #0]
 800abf6:	4620      	mov	r0, r4
 800abf8:	f000 f868 	bl	800accc <_free_r>
 800abfc:	4631      	mov	r1, r6
 800abfe:	e7e1      	b.n	800abc4 <_reclaim_reent+0x1c>
 800ac00:	6961      	ldr	r1, [r4, #20]
 800ac02:	b111      	cbz	r1, 800ac0a <_reclaim_reent+0x62>
 800ac04:	4620      	mov	r0, r4
 800ac06:	f000 f861 	bl	800accc <_free_r>
 800ac0a:	69e1      	ldr	r1, [r4, #28]
 800ac0c:	b111      	cbz	r1, 800ac14 <_reclaim_reent+0x6c>
 800ac0e:	4620      	mov	r0, r4
 800ac10:	f000 f85c 	bl	800accc <_free_r>
 800ac14:	6b21      	ldr	r1, [r4, #48]	@ 0x30
 800ac16:	b111      	cbz	r1, 800ac1e <_reclaim_reent+0x76>
 800ac18:	4620      	mov	r0, r4
 800ac1a:	f000 f857 	bl	800accc <_free_r>
 800ac1e:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 800ac20:	b111      	cbz	r1, 800ac28 <_reclaim_reent+0x80>
 800ac22:	4620      	mov	r0, r4
 800ac24:	f000 f852 	bl	800accc <_free_r>
 800ac28:	6ba1      	ldr	r1, [r4, #56]	@ 0x38
 800ac2a:	b111      	cbz	r1, 800ac32 <_reclaim_reent+0x8a>
 800ac2c:	4620      	mov	r0, r4
 800ac2e:	f000 f84d 	bl	800accc <_free_r>
 800ac32:	6ca1      	ldr	r1, [r4, #72]	@ 0x48
 800ac34:	b111      	cbz	r1, 800ac3c <_reclaim_reent+0x94>
 800ac36:	4620      	mov	r0, r4
 800ac38:	f000 f848 	bl	800accc <_free_r>
 800ac3c:	6c61      	ldr	r1, [r4, #68]	@ 0x44
 800ac3e:	b111      	cbz	r1, 800ac46 <_reclaim_reent+0x9e>
 800ac40:	4620      	mov	r0, r4
 800ac42:	f000 f843 	bl	800accc <_free_r>
 800ac46:	6ae1      	ldr	r1, [r4, #44]	@ 0x2c
 800ac48:	b111      	cbz	r1, 800ac50 <_reclaim_reent+0xa8>
 800ac4a:	4620      	mov	r0, r4
 800ac4c:	f000 f83e 	bl	800accc <_free_r>
 800ac50:	6a23      	ldr	r3, [r4, #32]
 800ac52:	b11b      	cbz	r3, 800ac5c <_reclaim_reent+0xb4>
 800ac54:	4620      	mov	r0, r4
 800ac56:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
 800ac5a:	4718      	bx	r3
 800ac5c:	bd70      	pop	{r4, r5, r6, pc}
 800ac5e:	bf00      	nop
 800ac60:	20000028 	.word	0x20000028

0800ac64 <__libc_init_array>:
 800ac64:	b570      	push	{r4, r5, r6, lr}
 800ac66:	2600      	movs	r6, #0
 800ac68:	4d0c      	ldr	r5, [pc, #48]	@ (800ac9c <__libc_init_array+0x38>)
 800ac6a:	4c0d      	ldr	r4, [pc, #52]	@ (800aca0 <__libc_init_array+0x3c>)
 800ac6c:	1b64      	subs	r4, r4, r5
 800ac6e:	10a4      	asrs	r4, r4, #2
 800ac70:	42a6      	cmp	r6, r4
 800ac72:	d109      	bne.n	800ac88 <__libc_init_array+0x24>
 800ac74:	f000 f87e 	bl	800ad74 <_init>
 800ac78:	2600      	movs	r6, #0
 800ac7a:	4d0a      	ldr	r5, [pc, #40]	@ (800aca4 <__libc_init_array+0x40>)
 800ac7c:	4c0a      	ldr	r4, [pc, #40]	@ (800aca8 <__libc_init_array+0x44>)
 800ac7e:	1b64      	subs	r4, r4, r5
 800ac80:	10a4      	asrs	r4, r4, #2
 800ac82:	42a6      	cmp	r6, r4
 800ac84:	d105      	bne.n	800ac92 <__libc_init_array+0x2e>
 800ac86:	bd70      	pop	{r4, r5, r6, pc}
 800ac88:	f855 3b04 	ldr.w	r3, [r5], #4
 800ac8c:	4798      	blx	r3
 800ac8e:	3601      	adds	r6, #1
 800ac90:	e7ee      	b.n	800ac70 <__libc_init_array+0xc>
 800ac92:	f855 3b04 	ldr.w	r3, [r5], #4
 800ac96:	4798      	blx	r3
 800ac98:	3601      	adds	r6, #1
 800ac9a:	e7f2      	b.n	800ac82 <__libc_init_array+0x1e>
 800ac9c:	0800b00c 	.word	0x0800b00c
 800aca0:	0800b00c 	.word	0x0800b00c
 800aca4:	0800b00c 	.word	0x0800b00c
 800aca8:	0800b010 	.word	0x0800b010

0800acac <__retarget_lock_acquire_recursive>:
 800acac:	4770      	bx	lr

0800acae <__retarget_lock_release_recursive>:
 800acae:	4770      	bx	lr

0800acb0 <memcpy>:
 800acb0:	440a      	add	r2, r1
 800acb2:	4291      	cmp	r1, r2
 800acb4:	f100 33ff 	add.w	r3, r0, #4294967295
 800acb8:	d100      	bne.n	800acbc <memcpy+0xc>
 800acba:	4770      	bx	lr
 800acbc:	b510      	push	{r4, lr}
 800acbe:	f811 4b01 	ldrb.w	r4, [r1], #1
 800acc2:	4291      	cmp	r1, r2
 800acc4:	f803 4f01 	strb.w	r4, [r3, #1]!
 800acc8:	d1f9      	bne.n	800acbe <memcpy+0xe>
 800acca:	bd10      	pop	{r4, pc}

0800accc <_free_r>:
 800accc:	b538      	push	{r3, r4, r5, lr}
 800acce:	4605      	mov	r5, r0
 800acd0:	2900      	cmp	r1, #0
 800acd2:	d040      	beq.n	800ad56 <_free_r+0x8a>
 800acd4:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800acd8:	1f0c      	subs	r4, r1, #4
 800acda:	2b00      	cmp	r3, #0
 800acdc:	bfb8      	it	lt
 800acde:	18e4      	addlt	r4, r4, r3
 800ace0:	f000 f83c 	bl	800ad5c <__malloc_lock>
 800ace4:	4a1c      	ldr	r2, [pc, #112]	@ (800ad58 <_free_r+0x8c>)
 800ace6:	6813      	ldr	r3, [r2, #0]
 800ace8:	b933      	cbnz	r3, 800acf8 <_free_r+0x2c>
 800acea:	6063      	str	r3, [r4, #4]
 800acec:	6014      	str	r4, [r2, #0]
 800acee:	4628      	mov	r0, r5
 800acf0:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 800acf4:	f000 b838 	b.w	800ad68 <__malloc_unlock>
 800acf8:	42a3      	cmp	r3, r4
 800acfa:	d908      	bls.n	800ad0e <_free_r+0x42>
 800acfc:	6820      	ldr	r0, [r4, #0]
 800acfe:	1821      	adds	r1, r4, r0
 800ad00:	428b      	cmp	r3, r1
 800ad02:	bf01      	itttt	eq
 800ad04:	6819      	ldreq	r1, [r3, #0]
 800ad06:	685b      	ldreq	r3, [r3, #4]
 800ad08:	1809      	addeq	r1, r1, r0
 800ad0a:	6021      	streq	r1, [r4, #0]
 800ad0c:	e7ed      	b.n	800acea <_free_r+0x1e>
 800ad0e:	461a      	mov	r2, r3
 800ad10:	685b      	ldr	r3, [r3, #4]
 800ad12:	b10b      	cbz	r3, 800ad18 <_free_r+0x4c>
 800ad14:	42a3      	cmp	r3, r4
 800ad16:	d9fa      	bls.n	800ad0e <_free_r+0x42>
 800ad18:	6811      	ldr	r1, [r2, #0]
 800ad1a:	1850      	adds	r0, r2, r1
 800ad1c:	42a0      	cmp	r0, r4
 800ad1e:	d10b      	bne.n	800ad38 <_free_r+0x6c>
 800ad20:	6820      	ldr	r0, [r4, #0]
 800ad22:	4401      	add	r1, r0
 800ad24:	1850      	adds	r0, r2, r1
 800ad26:	4283      	cmp	r3, r0
 800ad28:	6011      	str	r1, [r2, #0]
 800ad2a:	d1e0      	bne.n	800acee <_free_r+0x22>
 800ad2c:	6818      	ldr	r0, [r3, #0]
 800ad2e:	685b      	ldr	r3, [r3, #4]
 800ad30:	4408      	add	r0, r1
 800ad32:	6010      	str	r0, [r2, #0]
 800ad34:	6053      	str	r3, [r2, #4]
 800ad36:	e7da      	b.n	800acee <_free_r+0x22>
 800ad38:	d902      	bls.n	800ad40 <_free_r+0x74>
 800ad3a:	230c      	movs	r3, #12
 800ad3c:	602b      	str	r3, [r5, #0]
 800ad3e:	e7d6      	b.n	800acee <_free_r+0x22>
 800ad40:	6820      	ldr	r0, [r4, #0]
 800ad42:	1821      	adds	r1, r4, r0
 800ad44:	428b      	cmp	r3, r1
 800ad46:	bf01      	itttt	eq
 800ad48:	6819      	ldreq	r1, [r3, #0]
 800ad4a:	685b      	ldreq	r3, [r3, #4]
 800ad4c:	1809      	addeq	r1, r1, r0
 800ad4e:	6021      	streq	r1, [r4, #0]
 800ad50:	6063      	str	r3, [r4, #4]
 800ad52:	6054      	str	r4, [r2, #4]
 800ad54:	e7cb      	b.n	800acee <_free_r+0x22>
 800ad56:	bd38      	pop	{r3, r4, r5, pc}
 800ad58:	2000342c 	.word	0x2000342c

0800ad5c <__malloc_lock>:
 800ad5c:	4801      	ldr	r0, [pc, #4]	@ (800ad64 <__malloc_lock+0x8>)
 800ad5e:	f7ff bfa5 	b.w	800acac <__retarget_lock_acquire_recursive>
 800ad62:	bf00      	nop
 800ad64:	20003428 	.word	0x20003428

0800ad68 <__malloc_unlock>:
 800ad68:	4801      	ldr	r0, [pc, #4]	@ (800ad70 <__malloc_unlock+0x8>)
 800ad6a:	f7ff bfa0 	b.w	800acae <__retarget_lock_release_recursive>
 800ad6e:	bf00      	nop
 800ad70:	20003428 	.word	0x20003428

0800ad74 <_init>:
 800ad74:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800ad76:	bf00      	nop
 800ad78:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800ad7a:	bc08      	pop	{r3}
 800ad7c:	469e      	mov	lr, r3
 800ad7e:	4770      	bx	lr

0800ad80 <_fini>:
 800ad80:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800ad82:	bf00      	nop
 800ad84:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800ad86:	bc08      	pop	{r3}
 800ad88:	469e      	mov	lr, r3
 800ad8a:	4770      	bx	lr
