#-----------------------------------------------------------
# Vivado v2022.1 (64-bit)
# SW Build 3526262 on Mon Apr 18 15:48:16 MDT 2022
# IP Build 3524634 on Mon Apr 18 20:55:01 MDT 2022
# Start of session at: Fri Nov 14 07:30:39 2025
# Process ID: 9128
# Current directory: C:/Users/joebe/Documents/RFSoC/RFSoC-MTS-main_ORIGINAL/RFSoC-MTS-main/boards/RFSoC4x2/build_mts/mts/mts.runs/impl_1
# Command line: vivado.exe -log mts_wrapper.vdi -applog -product Vivado -messageDb vivado.pb -mode batch -source mts_wrapper.tcl -notrace
# Log file: C:/Users/joebe/Documents/RFSoC/RFSoC-MTS-main_ORIGINAL/RFSoC-MTS-main/boards/RFSoC4x2/build_mts/mts/mts.runs/impl_1/mts_wrapper.vdi
# Journal file: C:/Users/joebe/Documents/RFSoC/RFSoC-MTS-main_ORIGINAL/RFSoC-MTS-main/boards/RFSoC4x2/build_mts/mts/mts.runs/impl_1\vivado.jou
# Running On: DESKTOP-IGU5KAN, OS: Windows, CPU Frequency: 2808 MHz, CPU Physical cores: 4, Host memory: 17133 MB
#-----------------------------------------------------------
source mts_wrapper.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
WARNING: [IP_Flow 19-2248] Failed to load user IP repository 'c:/Users/joebe/Documents/RFSoC/RFSoC-MTS-main_ORIGINAL/RFSoC-MTS-main/ip'; Can't find the specified path.
If this directory should no longer be in your list of user repositories, go to the IP Settings dialog and remove it.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2022.1/data/ip'.
WARNING: [IP_Flow 19-4995] The host OS only allows 260 characters in a normal path. The IP cache path is more than 80 characters. If you experience issues with IP caching, please consider changing the IP cache to a location with a shorter path. Alternately consider using the OS subst command to map part of the path to a drive letter. 
Current IP cache path is C:/Users/joebe/Documents/RFSoC/RFSoC-MTS-main_ORIGINAL/RFSoC-MTS-main/boards/RFSoC4x2/build_mts/mts/mts.cache/ip 
add_files: Time (s): cpu = 00:00:13 ; elapsed = 00:00:18 . Memory (MB): peak = 1285.082 ; gain = 0.000
Command: link_design -top mts_wrapper -part xczu48dr-fsvg1517-2-e
Design is defaulting to srcset: sources_1
Design is defaulting to constrset: constrs_1
INFO: [Device 21-403] Loading part xczu48dr-fsvg1517-2-e
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/joebe/Documents/RFSoC/RFSoC-MTS-main_ORIGINAL/RFSoC-MTS-main/boards/RFSoC4x2/build_mts/mts/mts.gen/sources_1/bd/mts/ip/mts_axis_broadcaster_0_0/mts_axis_broadcaster_0_0.dcp' for cell 'mts_i/axis_broadcaster_0'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/joebe/Documents/RFSoC/RFSoC-MTS-main_ORIGINAL/RFSoC-MTS-main/boards/RFSoC4x2/build_mts/mts/mts.gen/sources_1/bd/mts/ip/mts_ddr4_0_0/mts_ddr4_0_0.dcp' for cell 'mts_i/ddr4_0'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/joebe/Documents/RFSoC/RFSoC-MTS-main_ORIGINAL/RFSoC-MTS-main/boards/RFSoC4x2/build_mts/mts/mts.gen/sources_1/bd/mts/ip/mts_smartconnect_0_0/mts_smartconnect_0_0.dcp' for cell 'mts_i/smartconnect_0'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/joebe/Documents/RFSoC/RFSoC-MTS-main_ORIGINAL/RFSoC-MTS-main/boards/RFSoC4x2/build_mts/mts/mts.gen/sources_1/bd/mts/ip/mts_system_ila_0_0/mts_system_ila_0_0.dcp' for cell 'mts_i/system_ila_0'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/joebe/Documents/RFSoC/RFSoC-MTS-main_ORIGINAL/RFSoC-MTS-main/boards/RFSoC4x2/build_mts/mts/mts.gen/sources_1/bd/mts/ip/mts_system_management_wiz_0_0/mts_system_management_wiz_0_0.dcp' for cell 'mts_i/system_management_wiz_0'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/joebe/Documents/RFSoC/RFSoC-MTS-main_ORIGINAL/RFSoC-MTS-main/boards/RFSoC4x2/build_mts/mts/mts.gen/sources_1/bd/mts/ip/mts_usp_rf_data_converter_1_0/mts_usp_rf_data_converter_1_0.dcp' for cell 'mts_i/usp_rf_data_converter_1'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/joebe/Documents/RFSoC/RFSoC-MTS-main_ORIGINAL/RFSoC-MTS-main/boards/RFSoC4x2/build_mts/mts/mts.gen/sources_1/bd/mts/ip/mts_zynq_ultra_ps_e_0_0/mts_zynq_ultra_ps_e_0_0.dcp' for cell 'mts_i/zynq_ultra_ps_e_0'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/joebe/Documents/RFSoC/RFSoC-MTS-main_ORIGINAL/RFSoC-MTS-main/boards/RFSoC4x2/build_mts/mts/mts.gen/sources_1/bd/mts/ip/mts_BUFG_PL_CLK_0/mts_BUFG_PL_CLK_0.dcp' for cell 'mts_i/clocktreeMTS/BUFG_PL_CLK'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/joebe/Documents/RFSoC/RFSoC-MTS-main_ORIGINAL/RFSoC-MTS-main/boards/RFSoC4x2/build_mts/mts/mts.gen/sources_1/bd/mts/ip/mts_MTSclkwiz_0/mts_MTSclkwiz_0.dcp' for cell 'mts_i/clocktreeMTS/MTSclkwiz'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/joebe/Documents/RFSoC/RFSoC-MTS-main_ORIGINAL/RFSoC-MTS-main/boards/RFSoC4x2/build_mts/mts/mts.gen/sources_1/bd/mts/ip/mts_PSreset_control_0/mts_PSreset_control_0.dcp' for cell 'mts_i/clocktreeMTS/PSreset_control'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/joebe/Documents/RFSoC/RFSoC-MTS-main_ORIGINAL/RFSoC-MTS-main/boards/RFSoC4x2/build_mts/mts/mts.gen/sources_1/bd/mts/ip/mts_RFegressReset_0/mts_RFegressReset_0.dcp' for cell 'mts_i/clocktreeMTS/RFegressReset'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/joebe/Documents/RFSoC/RFSoC-MTS-main_ORIGINAL/RFSoC-MTS-main/boards/RFSoC4x2/build_mts/mts/mts.gen/sources_1/bd/mts/ip/mts_RFingressReset_0/mts_RFingressReset_0.dcp' for cell 'mts_i/clocktreeMTS/RFingressReset'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/joebe/Documents/RFSoC/RFSoC-MTS-main_ORIGINAL/RFSoC-MTS-main/boards/RFSoC4x2/build_mts/mts/mts.gen/sources_1/bd/mts/ip/mts_synchronizeSYSREF_0/mts_synchronizeSYSREF_0.dcp' for cell 'mts_i/clocktreeMTS/synchronizeSYSREF'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/joebe/Documents/RFSoC/RFSoC-MTS-main_ORIGINAL/RFSoC-MTS-main/boards/RFSoC4x2/build_mts/mts/mts.gen/sources_1/bd/mts/ip/mts_xbar_0/mts_xbar_0.dcp' for cell 'mts_i/control_interconnect/xbar'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/joebe/Documents/RFSoC/RFSoC-MTS-main_ORIGINAL/RFSoC-MTS-main/boards/RFSoC4x2/build_mts/mts/mts.gen/sources_1/bd/mts/ip/mts_auto_pc_0/mts_auto_pc_0.dcp' for cell 'mts_i/control_interconnect/s00_couplers/auto_pc'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/joebe/Documents/RFSoC/RFSoC-MTS-main_ORIGINAL/RFSoC-MTS-main/boards/RFSoC4x2/build_mts/mts/mts.gen/sources_1/bd/mts/ip/mts_axi_dma_adc_0/mts_axi_dma_adc_0.dcp' for cell 'mts_i/deepCapture/axi_dma_adc'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/joebe/Documents/RFSoC/RFSoC-MTS-main_ORIGINAL/RFSoC-MTS-main/boards/RFSoC4x2/build_mts/mts/mts.gen/sources_1/bd/mts/ip/mts_axis_data_fifo_adc_0/mts_axis_data_fifo_adc_0.dcp' for cell 'mts_i/deepCapture/axis_data_fifo_adc'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/joebe/Documents/RFSoC/RFSoC-MTS-main_ORIGINAL/RFSoC-MTS-main/boards/RFSoC4x2/build_mts/mts/mts.gen/sources_1/bd/mts/ip/mts_axis_dwidth_converter_0_0/mts_axis_dwidth_converter_0_0.dcp' for cell 'mts_i/deepCapture/axis_dwidth_converter_0'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/joebe/Documents/RFSoC/RFSoC-MTS-main_ORIGINAL/RFSoC-MTS-main/boards/RFSoC4x2/build_mts/mts/mts.gen/sources_1/bd/mts/ip/mts_rst_ddr4_0_333M_0/mts_rst_ddr4_0_333M_0.dcp' for cell 'mts_i/deepCapture/rst_ddr4_0_333M'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/joebe/Documents/RFSoC/RFSoC-MTS-main_ORIGINAL/RFSoC-MTS-main/boards/RFSoC4x2/build_mts/mts/mts.gen/sources_1/bd/mts/ip/mts_axi_gpio_bram_adc_0/mts_axi_gpio_bram_adc_0.dcp' for cell 'mts_i/gpio_control/axi_gpio_bram_adc'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/joebe/Documents/RFSoC/RFSoC-MTS-main_ORIGINAL/RFSoC-MTS-main/boards/RFSoC4x2/build_mts/mts/mts.gen/sources_1/bd/mts/ip/mts_axi_gpio_dac_0/mts_axi_gpio_dac_0.dcp' for cell 'mts_i/gpio_control/axi_gpio_dac'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/joebe/Documents/RFSoC/RFSoC-MTS-main_ORIGINAL/RFSoC-MTS-main/boards/RFSoC4x2/build_mts/mts/mts.gen/sources_1/bd/mts/ip/mts_axi_gpio_fifoflush_0/mts_axi_gpio_fifoflush_0.dcp' for cell 'mts_i/gpio_control/axi_gpio_fifoflush'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/joebe/Documents/RFSoC/RFSoC-MTS-main_ORIGINAL/RFSoC-MTS-main/boards/RFSoC4x2/build_mts/mts/mts.gen/sources_1/bd/mts/ip/mts_xpm_cdc_gen_0_0/mts_xpm_cdc_gen_0_0.dcp' for cell 'mts_i/gpio_control/xpm_cdc_gen_0'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/joebe/Documents/RFSoC/RFSoC-MTS-main_ORIGINAL/RFSoC-MTS-main/boards/RFSoC4x2/build_mts/mts/mts.gen/sources_1/bd/mts/ip/mts_ADCRAMcapture_0_0/mts_ADCRAMcapture_0_0.dcp' for cell 'mts_i/hier_adc0_cap/ADCRAMcapture_0'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/joebe/Documents/RFSoC/RFSoC-MTS-main_ORIGINAL/RFSoC-MTS-main/boards/RFSoC4x2/build_mts/mts/mts.gen/sources_1/bd/mts/ip/mts_axi_bram_ctrl_0_0/mts_axi_bram_ctrl_0_0.dcp' for cell 'mts_i/hier_adc0_cap/axi_bram_ctrl_0'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/joebe/Documents/RFSoC/RFSoC-MTS-main_ORIGINAL/RFSoC-MTS-main/boards/RFSoC4x2/build_mts/mts/mts.gen/sources_1/bd/mts/ip/mts_axis_clock_converter_0_0/mts_axis_clock_converter_0_0.dcp' for cell 'mts_i/hier_adc0_cap/axis_clock_converter_0'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/joebe/Documents/RFSoC/RFSoC-MTS-main_ORIGINAL/RFSoC-MTS-main/boards/RFSoC4x2/build_mts/mts/mts.gen/sources_1/bd/mts/ip/mts_axis_dwidth_converter_0_1/mts_axis_dwidth_converter_0_1.dcp' for cell 'mts_i/hier_adc0_cap/axis_dwidth_converter_0'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/joebe/Documents/RFSoC/RFSoC-MTS-main_ORIGINAL/RFSoC-MTS-main/boards/RFSoC4x2/build_mts/mts/mts.gen/sources_1/bd/mts/ip/mts_blk_mem_gen_0_0/mts_blk_mem_gen_0_0.dcp' for cell 'mts_i/hier_adc0_cap/blk_mem_gen_0'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/joebe/Documents/RFSoC/RFSoC-MTS-main_ORIGINAL/RFSoC-MTS-main/boards/RFSoC4x2/build_mts/mts/mts.gen/sources_1/bd/mts/ip/mts_ADCRAMcapture_0_1/mts_ADCRAMcapture_0_1.dcp' for cell 'mts_i/hier_adc1_cap/ADCRAMcapture_0'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/joebe/Documents/RFSoC/RFSoC-MTS-main_ORIGINAL/RFSoC-MTS-main/boards/RFSoC4x2/build_mts/mts/mts.gen/sources_1/bd/mts/ip/mts_axi_bram_ctrl_0_1/mts_axi_bram_ctrl_0_1.dcp' for cell 'mts_i/hier_adc1_cap/axi_bram_ctrl_0'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/joebe/Documents/RFSoC/RFSoC-MTS-main_ORIGINAL/RFSoC-MTS-main/boards/RFSoC4x2/build_mts/mts/mts.gen/sources_1/bd/mts/ip/mts_axis_clock_converter_0_1/mts_axis_clock_converter_0_1.dcp' for cell 'mts_i/hier_adc1_cap/axis_clock_converter_0'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/joebe/Documents/RFSoC/RFSoC-MTS-main_ORIGINAL/RFSoC-MTS-main/boards/RFSoC4x2/build_mts/mts/mts.gen/sources_1/bd/mts/ip/mts_axis_dwidth_converter_0_2/mts_axis_dwidth_converter_0_2.dcp' for cell 'mts_i/hier_adc1_cap/axis_dwidth_converter_0'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/joebe/Documents/RFSoC/RFSoC-MTS-main_ORIGINAL/RFSoC-MTS-main/boards/RFSoC4x2/build_mts/mts/mts.gen/sources_1/bd/mts/ip/mts_blk_mem_gen_0_1/mts_blk_mem_gen_0_1.dcp' for cell 'mts_i/hier_adc1_cap/blk_mem_gen_0'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/joebe/Documents/RFSoC/RFSoC-MTS-main_ORIGINAL/RFSoC-MTS-main/boards/RFSoC4x2/build_mts/mts/mts.gen/sources_1/bd/mts/ip/mts_ADCRAMcapture_0_2/mts_ADCRAMcapture_0_2.dcp' for cell 'mts_i/hier_adc2_cap/ADCRAMcapture_0'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/joebe/Documents/RFSoC/RFSoC-MTS-main_ORIGINAL/RFSoC-MTS-main/boards/RFSoC4x2/build_mts/mts/mts.gen/sources_1/bd/mts/ip/mts_axi_bram_ctrl_0_2/mts_axi_bram_ctrl_0_2.dcp' for cell 'mts_i/hier_adc2_cap/axi_bram_ctrl_0'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/joebe/Documents/RFSoC/RFSoC-MTS-main_ORIGINAL/RFSoC-MTS-main/boards/RFSoC4x2/build_mts/mts/mts.gen/sources_1/bd/mts/ip/mts_axis_clock_converter_0_2/mts_axis_clock_converter_0_2.dcp' for cell 'mts_i/hier_adc2_cap/axis_clock_converter_0'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/joebe/Documents/RFSoC/RFSoC-MTS-main_ORIGINAL/RFSoC-MTS-main/boards/RFSoC4x2/build_mts/mts/mts.gen/sources_1/bd/mts/ip/mts_axis_dwidth_converter_0_3/mts_axis_dwidth_converter_0_3.dcp' for cell 'mts_i/hier_adc2_cap/axis_dwidth_converter_0'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/joebe/Documents/RFSoC/RFSoC-MTS-main_ORIGINAL/RFSoC-MTS-main/boards/RFSoC4x2/build_mts/mts/mts.gen/sources_1/bd/mts/ip/mts_blk_mem_gen_0_2/mts_blk_mem_gen_0_2.dcp' for cell 'mts_i/hier_adc2_cap/blk_mem_gen_0'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/joebe/Documents/RFSoC/RFSoC-MTS-main_ORIGINAL/RFSoC-MTS-main/boards/RFSoC4x2/build_mts/mts/mts.gen/sources_1/bd/mts/ip/mts_ADCRAMcapture_0_3/mts_ADCRAMcapture_0_3.dcp' for cell 'mts_i/hier_dac_cap/ADCRAMcapture_0'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/joebe/Documents/RFSoC/RFSoC-MTS-main_ORIGINAL/RFSoC-MTS-main/boards/RFSoC4x2/build_mts/mts/mts.gen/sources_1/bd/mts/ip/mts_axi_bram_ctrl_0_3/mts_axi_bram_ctrl_0_3.dcp' for cell 'mts_i/hier_dac_cap/axi_bram_ctrl_0'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/joebe/Documents/RFSoC/RFSoC-MTS-main_ORIGINAL/RFSoC-MTS-main/boards/RFSoC4x2/build_mts/mts/mts.gen/sources_1/bd/mts/ip/mts_axis_clock_converter_0_3/mts_axis_clock_converter_0_3.dcp' for cell 'mts_i/hier_dac_cap/axis_clock_converter_0'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/joebe/Documents/RFSoC/RFSoC-MTS-main_ORIGINAL/RFSoC-MTS-main/boards/RFSoC4x2/build_mts/mts/mts.gen/sources_1/bd/mts/ip/mts_axis_dwidth_converter_0_4/mts_axis_dwidth_converter_0_4.dcp' for cell 'mts_i/hier_dac_cap/axis_dwidth_converter_0'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/joebe/Documents/RFSoC/RFSoC-MTS-main_ORIGINAL/RFSoC-MTS-main/boards/RFSoC4x2/build_mts/mts/mts.gen/sources_1/bd/mts/ip/mts_blk_mem_gen_0_3/mts_blk_mem_gen_0_3.dcp' for cell 'mts_i/hier_dac_cap/blk_mem_gen_0'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/joebe/Documents/RFSoC/RFSoC-MTS-main_ORIGINAL/RFSoC-MTS-main/boards/RFSoC4x2/build_mts/mts/mts.gen/sources_1/bd/mts/ip/mts_DACRAMstreamer_0_0/mts_DACRAMstreamer_0_0.dcp' for cell 'mts_i/hier_dac_play/DACRAMstreamer_0'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/joebe/Documents/RFSoC/RFSoC-MTS-main_ORIGINAL/RFSoC-MTS-main/boards/RFSoC4x2/build_mts/mts/mts.gen/sources_1/bd/mts/ip/mts_axi_bram_ctrl_0_4/mts_axi_bram_ctrl_0_4.dcp' for cell 'mts_i/hier_dac_play/axi_bram_ctrl_0'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/joebe/Documents/RFSoC/RFSoC-MTS-main_ORIGINAL/RFSoC-MTS-main/boards/RFSoC4x2/build_mts/mts/mts.gen/sources_1/bd/mts/ip/mts_axis_clock_converter_0_4/mts_axis_clock_converter_0_4.dcp' for cell 'mts_i/hier_dac_play/axis_clock_converter_0'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/joebe/Documents/RFSoC/RFSoC-MTS-main_ORIGINAL/RFSoC-MTS-main/boards/RFSoC4x2/build_mts/mts/mts.gen/sources_1/bd/mts/ip/mts_axis_dwidth_converter_0_5/mts_axis_dwidth_converter_0_5.dcp' for cell 'mts_i/hier_dac_play/axis_dwidth_converter_0'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/joebe/Documents/RFSoC/RFSoC-MTS-main_ORIGINAL/RFSoC-MTS-main/boards/RFSoC4x2/build_mts/mts/mts.gen/sources_1/bd/mts/ip/mts_axis_register_slice_0_0/mts_axis_register_slice_0_0.dcp' for cell 'mts_i/hier_dac_play/axis_register_slice_0'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/joebe/Documents/RFSoC/RFSoC-MTS-main_ORIGINAL/RFSoC-MTS-main/boards/RFSoC4x2/build_mts/mts/mts.gen/sources_1/bd/mts/ip/mts_blk_mem_gen_0_4/mts_blk_mem_gen_0_4.dcp' for cell 'mts_i/hier_dac_play/blk_mem_gen_0'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/joebe/Documents/RFSoC/RFSoC-MTS-main_ORIGINAL/RFSoC-MTS-main/boards/RFSoC4x2/build_mts/mts/mts.gen/sources_1/bd/mts/ip/mts_xbar_1/mts_xbar_1.dcp' for cell 'mts_i/internalRAM_interconnect/xbar'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/joebe/Documents/RFSoC/RFSoC-MTS-main_ORIGINAL/RFSoC-MTS-main/boards/RFSoC4x2/build_mts/mts/mts.gen/sources_1/bd/mts/ip/mts_auto_rs_0/mts_auto_rs_0.dcp' for cell 'mts_i/internalRAM_interconnect/s00_couplers/auto_rs'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/joebe/Documents/RFSoC/RFSoC-MTS-main_ORIGINAL/RFSoC-MTS-main/boards/RFSoC4x2/build_mts/mts/mts.gen/sources_1/bd/mts/ip/mts_auto_rs_w_0/mts_auto_rs_w_0.dcp' for cell 'mts_i/internalRAM_interconnect/s00_couplers/auto_rs_w'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/joebe/Documents/RFSoC/RFSoC-MTS-main_ORIGINAL/RFSoC-MTS-main/boards/RFSoC4x2/build_mts/mts/mts.gen/sources_1/bd/mts/ip/mts_auto_us_0/mts_auto_us_0.dcp' for cell 'mts_i/internalRAM_interconnect/s00_couplers/auto_us'
Netlist sorting complete. Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 2111.504 ; gain = 25.348
INFO: [Netlist 29-17] Analyzing 4518 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 4 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2022.1
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Chipscope 16-324] Core: mts_i/ddr4_0 UUID: 100aca3e-6547-5425-93d6-bfb197403347 
INFO: [Chipscope 16-324] Core: mts_i/system_ila_0/U0/ila_lib UUID: 76237191-903e-5983-a8de-79da25bbddcf 
Parsing XDC File [c:/Users/joebe/Documents/RFSoC/RFSoC-MTS-main_ORIGINAL/RFSoC-MTS-main/boards/RFSoC4x2/build_mts/mts/mts.gen/sources_1/bd/mts/ip/mts_BUFG_PL_CLK_0/mts_BUFG_PL_CLK_0_board.xdc] for cell 'mts_i/clocktreeMTS/BUFG_PL_CLK/U0'
Finished Parsing XDC File [c:/Users/joebe/Documents/RFSoC/RFSoC-MTS-main_ORIGINAL/RFSoC-MTS-main/boards/RFSoC4x2/build_mts/mts/mts.gen/sources_1/bd/mts/ip/mts_BUFG_PL_CLK_0/mts_BUFG_PL_CLK_0_board.xdc] for cell 'mts_i/clocktreeMTS/BUFG_PL_CLK/U0'
Parsing XDC File [c:/Users/joebe/Documents/RFSoC/RFSoC-MTS-main_ORIGINAL/RFSoC-MTS-main/boards/RFSoC4x2/build_mts/mts/mts.gen/sources_1/bd/mts/ip/mts_MTSclkwiz_0/mts_MTSclkwiz_0_board.xdc] for cell 'mts_i/clocktreeMTS/MTSclkwiz/inst'
Finished Parsing XDC File [c:/Users/joebe/Documents/RFSoC/RFSoC-MTS-main_ORIGINAL/RFSoC-MTS-main/boards/RFSoC4x2/build_mts/mts/mts.gen/sources_1/bd/mts/ip/mts_MTSclkwiz_0/mts_MTSclkwiz_0_board.xdc] for cell 'mts_i/clocktreeMTS/MTSclkwiz/inst'
Parsing XDC File [c:/Users/joebe/Documents/RFSoC/RFSoC-MTS-main_ORIGINAL/RFSoC-MTS-main/boards/RFSoC4x2/build_mts/mts/mts.gen/sources_1/bd/mts/ip/mts_MTSclkwiz_0/mts_MTSclkwiz_0.xdc] for cell 'mts_i/clocktreeMTS/MTSclkwiz/inst'
INFO: [Vivado 12-12054] CLOCK_DELAY_GROUP constraint has been relocated to net mts_i/clocktreeMTS/MTSclkwiz/inst/CLK_CORE_DRP_I/clk_inst/clk_out1 from the original constraint net mts_i/clocktreeMTS/MTSclkwiz/inst/clk_out1. [c:/Users/joebe/Documents/RFSoC/RFSoC-MTS-main_ORIGINAL/RFSoC-MTS-main/boards/RFSoC4x2/build_mts/mts/mts.gen/sources_1/bd/mts/ip/mts_MTSclkwiz_0/mts_MTSclkwiz_0.xdc:64]
INFO: [Vivado 12-12054] CLOCK_DELAY_GROUP constraint has been relocated to net mts_i/clocktreeMTS/MTSclkwiz/inst/CLK_CORE_DRP_I/clk_inst/clk_out1 from the original constraint net mts_i/clocktreeMTS/MTSclkwiz/inst/CLK_CORE_DRP_I/clk_out1. [c:/Users/joebe/Documents/RFSoC/RFSoC-MTS-main_ORIGINAL/RFSoC-MTS-main/boards/RFSoC4x2/build_mts/mts/mts.gen/sources_1/bd/mts/ip/mts_MTSclkwiz_0/mts_MTSclkwiz_0.xdc:64]
INFO: [Vivado 12-12054] CLOCK_DELAY_GROUP constraint has been relocated to net mts_i/clocktreeMTS/MTSclkwiz/inst/CLK_CORE_DRP_I/clk_inst/clk_out2 from the original constraint net mts_i/clocktreeMTS/MTSclkwiz/inst/clk_out2. [c:/Users/joebe/Documents/RFSoC/RFSoC-MTS-main_ORIGINAL/RFSoC-MTS-main/boards/RFSoC4x2/build_mts/mts/mts.gen/sources_1/bd/mts/ip/mts_MTSclkwiz_0/mts_MTSclkwiz_0.xdc:64]
INFO: [Vivado 12-12054] CLOCK_DELAY_GROUP constraint has been relocated to net mts_i/clocktreeMTS/MTSclkwiz/inst/CLK_CORE_DRP_I/clk_inst/clk_out2 from the original constraint net mts_i/clocktreeMTS/MTSclkwiz/inst/CLK_CORE_DRP_I/clk_out2. [c:/Users/joebe/Documents/RFSoC/RFSoC-MTS-main_ORIGINAL/RFSoC-MTS-main/boards/RFSoC4x2/build_mts/mts/mts.gen/sources_1/bd/mts/ip/mts_MTSclkwiz_0/mts_MTSclkwiz_0.xdc:64]
Finished Parsing XDC File [c:/Users/joebe/Documents/RFSoC/RFSoC-MTS-main_ORIGINAL/RFSoC-MTS-main/boards/RFSoC4x2/build_mts/mts/mts.gen/sources_1/bd/mts/ip/mts_MTSclkwiz_0/mts_MTSclkwiz_0.xdc] for cell 'mts_i/clocktreeMTS/MTSclkwiz/inst'
Parsing XDC File [c:/Users/joebe/Documents/RFSoC/RFSoC-MTS-main_ORIGINAL/RFSoC-MTS-main/boards/RFSoC4x2/build_mts/mts/mts.gen/sources_1/bd/mts/ip/mts_PSreset_control_0/mts_PSreset_control_0_board.xdc] for cell 'mts_i/clocktreeMTS/PSreset_control/U0'
Finished Parsing XDC File [c:/Users/joebe/Documents/RFSoC/RFSoC-MTS-main_ORIGINAL/RFSoC-MTS-main/boards/RFSoC4x2/build_mts/mts/mts.gen/sources_1/bd/mts/ip/mts_PSreset_control_0/mts_PSreset_control_0_board.xdc] for cell 'mts_i/clocktreeMTS/PSreset_control/U0'
Parsing XDC File [c:/Users/joebe/Documents/RFSoC/RFSoC-MTS-main_ORIGINAL/RFSoC-MTS-main/boards/RFSoC4x2/build_mts/mts/mts.gen/sources_1/bd/mts/ip/mts_PSreset_control_0/mts_PSreset_control_0.xdc] for cell 'mts_i/clocktreeMTS/PSreset_control/U0'
Finished Parsing XDC File [c:/Users/joebe/Documents/RFSoC/RFSoC-MTS-main_ORIGINAL/RFSoC-MTS-main/boards/RFSoC4x2/build_mts/mts/mts.gen/sources_1/bd/mts/ip/mts_PSreset_control_0/mts_PSreset_control_0.xdc] for cell 'mts_i/clocktreeMTS/PSreset_control/U0'
Parsing XDC File [c:/Users/joebe/Documents/RFSoC/RFSoC-MTS-main_ORIGINAL/RFSoC-MTS-main/boards/RFSoC4x2/build_mts/mts/mts.gen/sources_1/bd/mts/ip/mts_RFegressReset_0/mts_RFegressReset_0_board.xdc] for cell 'mts_i/clocktreeMTS/RFegressReset/U0'
Finished Parsing XDC File [c:/Users/joebe/Documents/RFSoC/RFSoC-MTS-main_ORIGINAL/RFSoC-MTS-main/boards/RFSoC4x2/build_mts/mts/mts.gen/sources_1/bd/mts/ip/mts_RFegressReset_0/mts_RFegressReset_0_board.xdc] for cell 'mts_i/clocktreeMTS/RFegressReset/U0'
Parsing XDC File [c:/Users/joebe/Documents/RFSoC/RFSoC-MTS-main_ORIGINAL/RFSoC-MTS-main/boards/RFSoC4x2/build_mts/mts/mts.gen/sources_1/bd/mts/ip/mts_RFegressReset_0/mts_RFegressReset_0.xdc] for cell 'mts_i/clocktreeMTS/RFegressReset/U0'
Finished Parsing XDC File [c:/Users/joebe/Documents/RFSoC/RFSoC-MTS-main_ORIGINAL/RFSoC-MTS-main/boards/RFSoC4x2/build_mts/mts/mts.gen/sources_1/bd/mts/ip/mts_RFegressReset_0/mts_RFegressReset_0.xdc] for cell 'mts_i/clocktreeMTS/RFegressReset/U0'
Parsing XDC File [c:/Users/joebe/Documents/RFSoC/RFSoC-MTS-main_ORIGINAL/RFSoC-MTS-main/boards/RFSoC4x2/build_mts/mts/mts.gen/sources_1/bd/mts/ip/mts_RFingressReset_0/mts_RFingressReset_0_board.xdc] for cell 'mts_i/clocktreeMTS/RFingressReset/U0'
Finished Parsing XDC File [c:/Users/joebe/Documents/RFSoC/RFSoC-MTS-main_ORIGINAL/RFSoC-MTS-main/boards/RFSoC4x2/build_mts/mts/mts.gen/sources_1/bd/mts/ip/mts_RFingressReset_0/mts_RFingressReset_0_board.xdc] for cell 'mts_i/clocktreeMTS/RFingressReset/U0'
Parsing XDC File [c:/Users/joebe/Documents/RFSoC/RFSoC-MTS-main_ORIGINAL/RFSoC-MTS-main/boards/RFSoC4x2/build_mts/mts/mts.gen/sources_1/bd/mts/ip/mts_RFingressReset_0/mts_RFingressReset_0.xdc] for cell 'mts_i/clocktreeMTS/RFingressReset/U0'
Finished Parsing XDC File [c:/Users/joebe/Documents/RFSoC/RFSoC-MTS-main_ORIGINAL/RFSoC-MTS-main/boards/RFSoC4x2/build_mts/mts/mts.gen/sources_1/bd/mts/ip/mts_RFingressReset_0/mts_RFingressReset_0.xdc] for cell 'mts_i/clocktreeMTS/RFingressReset/U0'
Parsing XDC File [c:/Users/joebe/Documents/RFSoC/RFSoC-MTS-main_ORIGINAL/RFSoC-MTS-main/boards/RFSoC4x2/build_mts/mts/mts.gen/sources_1/bd/mts/ip/mts_ddr4_0_0/bd_0/ip/ip_0/bd_787f_microblaze_I_0.xdc] for cell 'mts_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/U0/microblaze_I/U0'
Finished Parsing XDC File [c:/Users/joebe/Documents/RFSoC/RFSoC-MTS-main_ORIGINAL/RFSoC-MTS-main/boards/RFSoC4x2/build_mts/mts/mts.gen/sources_1/bd/mts/ip/mts_ddr4_0_0/bd_0/ip/ip_0/bd_787f_microblaze_I_0.xdc] for cell 'mts_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/U0/microblaze_I/U0'
Parsing XDC File [c:/Users/joebe/Documents/RFSoC/RFSoC-MTS-main_ORIGINAL/RFSoC-MTS-main/boards/RFSoC4x2/build_mts/mts/mts.gen/sources_1/bd/mts/ip/mts_ddr4_0_0/bd_0/ip/ip_1/bd_787f_rst_0_0_board.xdc] for cell 'mts_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/U0/rst_0/U0'
Finished Parsing XDC File [c:/Users/joebe/Documents/RFSoC/RFSoC-MTS-main_ORIGINAL/RFSoC-MTS-main/boards/RFSoC4x2/build_mts/mts/mts.gen/sources_1/bd/mts/ip/mts_ddr4_0_0/bd_0/ip/ip_1/bd_787f_rst_0_0_board.xdc] for cell 'mts_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/U0/rst_0/U0'
Parsing XDC File [c:/Users/joebe/Documents/RFSoC/RFSoC-MTS-main_ORIGINAL/RFSoC-MTS-main/boards/RFSoC4x2/build_mts/mts/mts.gen/sources_1/bd/mts/ip/mts_ddr4_0_0/bd_0/ip/ip_1/bd_787f_rst_0_0.xdc] for cell 'mts_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/U0/rst_0/U0'
Finished Parsing XDC File [c:/Users/joebe/Documents/RFSoC/RFSoC-MTS-main_ORIGINAL/RFSoC-MTS-main/boards/RFSoC4x2/build_mts/mts/mts.gen/sources_1/bd/mts/ip/mts_ddr4_0_0/bd_0/ip/ip_1/bd_787f_rst_0_0.xdc] for cell 'mts_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/U0/rst_0/U0'
Parsing XDC File [c:/Users/joebe/Documents/RFSoC/RFSoC-MTS-main_ORIGINAL/RFSoC-MTS-main/boards/RFSoC4x2/build_mts/mts/mts.gen/sources_1/bd/mts/ip/mts_ddr4_0_0/bd_0/ip/ip_2/bd_787f_ilmb_0.xdc] for cell 'mts_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/U0/ilmb/U0'
Finished Parsing XDC File [c:/Users/joebe/Documents/RFSoC/RFSoC-MTS-main_ORIGINAL/RFSoC-MTS-main/boards/RFSoC4x2/build_mts/mts/mts.gen/sources_1/bd/mts/ip/mts_ddr4_0_0/bd_0/ip/ip_2/bd_787f_ilmb_0.xdc] for cell 'mts_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/U0/ilmb/U0'
Parsing XDC File [c:/Users/joebe/Documents/RFSoC/RFSoC-MTS-main_ORIGINAL/RFSoC-MTS-main/boards/RFSoC4x2/build_mts/mts/mts.gen/sources_1/bd/mts/ip/mts_ddr4_0_0/bd_0/ip/ip_3/bd_787f_dlmb_0.xdc] for cell 'mts_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/U0/dlmb/U0'
Finished Parsing XDC File [c:/Users/joebe/Documents/RFSoC/RFSoC-MTS-main_ORIGINAL/RFSoC-MTS-main/boards/RFSoC4x2/build_mts/mts/mts.gen/sources_1/bd/mts/ip/mts_ddr4_0_0/bd_0/ip/ip_3/bd_787f_dlmb_0.xdc] for cell 'mts_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/U0/dlmb/U0'
Parsing XDC File [c:/Users/joebe/Documents/RFSoC/RFSoC-MTS-main_ORIGINAL/RFSoC-MTS-main/boards/RFSoC4x2/build_mts/mts/mts.gen/sources_1/bd/mts/ip/mts_ddr4_0_0/bd_0/ip/ip_10/bd_787f_iomodule_0_0_board.xdc] for cell 'mts_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/U0/iomodule_0/U0'
Finished Parsing XDC File [c:/Users/joebe/Documents/RFSoC/RFSoC-MTS-main_ORIGINAL/RFSoC-MTS-main/boards/RFSoC4x2/build_mts/mts/mts.gen/sources_1/bd/mts/ip/mts_ddr4_0_0/bd_0/ip/ip_10/bd_787f_iomodule_0_0_board.xdc] for cell 'mts_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/U0/iomodule_0/U0'
Parsing XDC File [c:/Users/joebe/Documents/RFSoC/RFSoC-MTS-main_ORIGINAL/RFSoC-MTS-main/boards/RFSoC4x2/build_mts/mts/mts.gen/sources_1/bd/mts/ip/mts_ddr4_0_0/ip_0/mts_ddr4_0_0_microblaze_mcs_board.xdc] for cell 'mts_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/U0'
Finished Parsing XDC File [c:/Users/joebe/Documents/RFSoC/RFSoC-MTS-main_ORIGINAL/RFSoC-MTS-main/boards/RFSoC4x2/build_mts/mts/mts.gen/sources_1/bd/mts/ip/mts_ddr4_0_0/ip_0/mts_ddr4_0_0_microblaze_mcs_board.xdc] for cell 'mts_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/U0'
Parsing XDC File [c:/Users/joebe/Documents/RFSoC/RFSoC-MTS-main_ORIGINAL/RFSoC-MTS-main/boards/RFSoC4x2/build_mts/mts/mts.gen/sources_1/bd/mts/ip/mts_ddr4_0_0/par/mts_ddr4_0_0.xdc] for cell 'mts_i/ddr4_0/inst'
create_clock: Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 2847.816 ; gain = 16.953
Finished Parsing XDC File [c:/Users/joebe/Documents/RFSoC/RFSoC-MTS-main_ORIGINAL/RFSoC-MTS-main/boards/RFSoC4x2/build_mts/mts/mts.gen/sources_1/bd/mts/ip/mts_ddr4_0_0/par/mts_ddr4_0_0.xdc] for cell 'mts_i/ddr4_0/inst'
Parsing XDC File [c:/Users/joebe/Documents/RFSoC/RFSoC-MTS-main_ORIGINAL/RFSoC-MTS-main/boards/RFSoC4x2/build_mts/mts/mts.gen/sources_1/bd/mts/ip/mts_axi_dma_adc_0/mts_axi_dma_adc_0.xdc] for cell 'mts_i/deepCapture/axi_dma_adc/U0'
WARNING: [Vivado_Tcl 4-919] Waiver ID 'CDC-1' -from list should not be empty. [c:/Users/joebe/Documents/RFSoC/RFSoC-MTS-main_ORIGINAL/RFSoC-MTS-main/boards/RFSoC4x2/build_mts/mts/mts.gen/sources_1/bd/mts/ip/mts_axi_dma_adc_0/mts_axi_dma_adc_0.xdc:61]
Finished Parsing XDC File [c:/Users/joebe/Documents/RFSoC/RFSoC-MTS-main_ORIGINAL/RFSoC-MTS-main/boards/RFSoC4x2/build_mts/mts/mts.gen/sources_1/bd/mts/ip/mts_axi_dma_adc_0/mts_axi_dma_adc_0.xdc] for cell 'mts_i/deepCapture/axi_dma_adc/U0'
Parsing XDC File [c:/Users/joebe/Documents/RFSoC/RFSoC-MTS-main_ORIGINAL/RFSoC-MTS-main/boards/RFSoC4x2/build_mts/mts/mts.gen/sources_1/bd/mts/ip/mts_rst_ddr4_0_333M_0/mts_rst_ddr4_0_333M_0_board.xdc] for cell 'mts_i/deepCapture/rst_ddr4_0_333M/U0'
Finished Parsing XDC File [c:/Users/joebe/Documents/RFSoC/RFSoC-MTS-main_ORIGINAL/RFSoC-MTS-main/boards/RFSoC4x2/build_mts/mts/mts.gen/sources_1/bd/mts/ip/mts_rst_ddr4_0_333M_0/mts_rst_ddr4_0_333M_0_board.xdc] for cell 'mts_i/deepCapture/rst_ddr4_0_333M/U0'
Parsing XDC File [c:/Users/joebe/Documents/RFSoC/RFSoC-MTS-main_ORIGINAL/RFSoC-MTS-main/boards/RFSoC4x2/build_mts/mts/mts.gen/sources_1/bd/mts/ip/mts_rst_ddr4_0_333M_0/mts_rst_ddr4_0_333M_0.xdc] for cell 'mts_i/deepCapture/rst_ddr4_0_333M/U0'
Finished Parsing XDC File [c:/Users/joebe/Documents/RFSoC/RFSoC-MTS-main_ORIGINAL/RFSoC-MTS-main/boards/RFSoC4x2/build_mts/mts/mts.gen/sources_1/bd/mts/ip/mts_rst_ddr4_0_333M_0/mts_rst_ddr4_0_333M_0.xdc] for cell 'mts_i/deepCapture/rst_ddr4_0_333M/U0'
Parsing XDC File [c:/Users/joebe/Documents/RFSoC/RFSoC-MTS-main_ORIGINAL/RFSoC-MTS-main/boards/RFSoC4x2/build_mts/mts/mts.gen/sources_1/bd/mts/ip/mts_axi_gpio_bram_adc_0/mts_axi_gpio_bram_adc_0_board.xdc] for cell 'mts_i/gpio_control/axi_gpio_bram_adc/U0'
Finished Parsing XDC File [c:/Users/joebe/Documents/RFSoC/RFSoC-MTS-main_ORIGINAL/RFSoC-MTS-main/boards/RFSoC4x2/build_mts/mts/mts.gen/sources_1/bd/mts/ip/mts_axi_gpio_bram_adc_0/mts_axi_gpio_bram_adc_0_board.xdc] for cell 'mts_i/gpio_control/axi_gpio_bram_adc/U0'
Parsing XDC File [c:/Users/joebe/Documents/RFSoC/RFSoC-MTS-main_ORIGINAL/RFSoC-MTS-main/boards/RFSoC4x2/build_mts/mts/mts.gen/sources_1/bd/mts/ip/mts_axi_gpio_bram_adc_0/mts_axi_gpio_bram_adc_0.xdc] for cell 'mts_i/gpio_control/axi_gpio_bram_adc/U0'
Finished Parsing XDC File [c:/Users/joebe/Documents/RFSoC/RFSoC-MTS-main_ORIGINAL/RFSoC-MTS-main/boards/RFSoC4x2/build_mts/mts/mts.gen/sources_1/bd/mts/ip/mts_axi_gpio_bram_adc_0/mts_axi_gpio_bram_adc_0.xdc] for cell 'mts_i/gpio_control/axi_gpio_bram_adc/U0'
Parsing XDC File [c:/Users/joebe/Documents/RFSoC/RFSoC-MTS-main_ORIGINAL/RFSoC-MTS-main/boards/RFSoC4x2/build_mts/mts/mts.gen/sources_1/bd/mts/ip/mts_axi_gpio_dac_0/mts_axi_gpio_dac_0_board.xdc] for cell 'mts_i/gpio_control/axi_gpio_dac/U0'
Finished Parsing XDC File [c:/Users/joebe/Documents/RFSoC/RFSoC-MTS-main_ORIGINAL/RFSoC-MTS-main/boards/RFSoC4x2/build_mts/mts/mts.gen/sources_1/bd/mts/ip/mts_axi_gpio_dac_0/mts_axi_gpio_dac_0_board.xdc] for cell 'mts_i/gpio_control/axi_gpio_dac/U0'
Parsing XDC File [c:/Users/joebe/Documents/RFSoC/RFSoC-MTS-main_ORIGINAL/RFSoC-MTS-main/boards/RFSoC4x2/build_mts/mts/mts.gen/sources_1/bd/mts/ip/mts_axi_gpio_dac_0/mts_axi_gpio_dac_0.xdc] for cell 'mts_i/gpio_control/axi_gpio_dac/U0'
Finished Parsing XDC File [c:/Users/joebe/Documents/RFSoC/RFSoC-MTS-main_ORIGINAL/RFSoC-MTS-main/boards/RFSoC4x2/build_mts/mts/mts.gen/sources_1/bd/mts/ip/mts_axi_gpio_dac_0/mts_axi_gpio_dac_0.xdc] for cell 'mts_i/gpio_control/axi_gpio_dac/U0'
Parsing XDC File [c:/Users/joebe/Documents/RFSoC/RFSoC-MTS-main_ORIGINAL/RFSoC-MTS-main/boards/RFSoC4x2/build_mts/mts/mts.gen/sources_1/bd/mts/ip/mts_axi_gpio_fifoflush_0/mts_axi_gpio_fifoflush_0_board.xdc] for cell 'mts_i/gpio_control/axi_gpio_fifoflush/U0'
Finished Parsing XDC File [c:/Users/joebe/Documents/RFSoC/RFSoC-MTS-main_ORIGINAL/RFSoC-MTS-main/boards/RFSoC4x2/build_mts/mts/mts.gen/sources_1/bd/mts/ip/mts_axi_gpio_fifoflush_0/mts_axi_gpio_fifoflush_0_board.xdc] for cell 'mts_i/gpio_control/axi_gpio_fifoflush/U0'
Parsing XDC File [c:/Users/joebe/Documents/RFSoC/RFSoC-MTS-main_ORIGINAL/RFSoC-MTS-main/boards/RFSoC4x2/build_mts/mts/mts.gen/sources_1/bd/mts/ip/mts_axi_gpio_fifoflush_0/mts_axi_gpio_fifoflush_0.xdc] for cell 'mts_i/gpio_control/axi_gpio_fifoflush/U0'
Finished Parsing XDC File [c:/Users/joebe/Documents/RFSoC/RFSoC-MTS-main_ORIGINAL/RFSoC-MTS-main/boards/RFSoC4x2/build_mts/mts/mts.gen/sources_1/bd/mts/ip/mts_axi_gpio_fifoflush_0/mts_axi_gpio_fifoflush_0.xdc] for cell 'mts_i/gpio_control/axi_gpio_fifoflush/U0'
Parsing XDC File [c:/Users/joebe/Documents/RFSoC/RFSoC-MTS-main_ORIGINAL/RFSoC-MTS-main/boards/RFSoC4x2/build_mts/mts/mts.gen/sources_1/bd/mts/ip/mts_smartconnect_0_0/bd_0/ip/ip_1/bd_054a_psr_aclk_0_board.xdc] for cell 'mts_i/smartconnect_0/inst/clk_map/psr_aclk/U0'
Finished Parsing XDC File [c:/Users/joebe/Documents/RFSoC/RFSoC-MTS-main_ORIGINAL/RFSoC-MTS-main/boards/RFSoC4x2/build_mts/mts/mts.gen/sources_1/bd/mts/ip/mts_smartconnect_0_0/bd_0/ip/ip_1/bd_054a_psr_aclk_0_board.xdc] for cell 'mts_i/smartconnect_0/inst/clk_map/psr_aclk/U0'
Parsing XDC File [c:/Users/joebe/Documents/RFSoC/RFSoC-MTS-main_ORIGINAL/RFSoC-MTS-main/boards/RFSoC4x2/build_mts/mts/mts.gen/sources_1/bd/mts/ip/mts_smartconnect_0_0/bd_0/ip/ip_1/bd_054a_psr_aclk_0.xdc] for cell 'mts_i/smartconnect_0/inst/clk_map/psr_aclk/U0'
Finished Parsing XDC File [c:/Users/joebe/Documents/RFSoC/RFSoC-MTS-main_ORIGINAL/RFSoC-MTS-main/boards/RFSoC4x2/build_mts/mts/mts.gen/sources_1/bd/mts/ip/mts_smartconnect_0_0/bd_0/ip/ip_1/bd_054a_psr_aclk_0.xdc] for cell 'mts_i/smartconnect_0/inst/clk_map/psr_aclk/U0'
Parsing XDC File [c:/Users/joebe/Documents/RFSoC/RFSoC-MTS-main_ORIGINAL/RFSoC-MTS-main/boards/RFSoC4x2/build_mts/mts/mts.gen/sources_1/bd/mts/ip/mts_system_ila_0_0/bd_0/ip/ip_0/ila_v6_2/constraints/ila_impl.xdc] for cell 'mts_i/system_ila_0/U0/ila_lib/U0'
Finished Parsing XDC File [c:/Users/joebe/Documents/RFSoC/RFSoC-MTS-main_ORIGINAL/RFSoC-MTS-main/boards/RFSoC4x2/build_mts/mts/mts.gen/sources_1/bd/mts/ip/mts_system_ila_0_0/bd_0/ip/ip_0/ila_v6_2/constraints/ila_impl.xdc] for cell 'mts_i/system_ila_0/U0/ila_lib/U0'
Parsing XDC File [c:/Users/joebe/Documents/RFSoC/RFSoC-MTS-main_ORIGINAL/RFSoC-MTS-main/boards/RFSoC4x2/build_mts/mts/mts.gen/sources_1/bd/mts/ip/mts_system_ila_0_0/bd_0/ip/ip_0/ila_v6_2/constraints/ila.xdc] for cell 'mts_i/system_ila_0/U0/ila_lib/U0'
Finished Parsing XDC File [c:/Users/joebe/Documents/RFSoC/RFSoC-MTS-main_ORIGINAL/RFSoC-MTS-main/boards/RFSoC4x2/build_mts/mts/mts.gen/sources_1/bd/mts/ip/mts_system_ila_0_0/bd_0/ip/ip_0/ila_v6_2/constraints/ila.xdc] for cell 'mts_i/system_ila_0/U0/ila_lib/U0'
Parsing XDC File [c:/Users/joebe/Documents/RFSoC/RFSoC-MTS-main_ORIGINAL/RFSoC-MTS-main/boards/RFSoC4x2/build_mts/mts/mts.gen/sources_1/bd/mts/ip/mts_system_management_wiz_0_0/mts_system_management_wiz_0_0_board.xdc] for cell 'mts_i/system_management_wiz_0/U0'
Finished Parsing XDC File [c:/Users/joebe/Documents/RFSoC/RFSoC-MTS-main_ORIGINAL/RFSoC-MTS-main/boards/RFSoC4x2/build_mts/mts/mts.gen/sources_1/bd/mts/ip/mts_system_management_wiz_0_0/mts_system_management_wiz_0_0_board.xdc] for cell 'mts_i/system_management_wiz_0/U0'
Parsing XDC File [c:/Users/joebe/Documents/RFSoC/RFSoC-MTS-main_ORIGINAL/RFSoC-MTS-main/boards/RFSoC4x2/build_mts/mts/mts.gen/sources_1/bd/mts/ip/mts_system_management_wiz_0_0/mts_system_management_wiz_0_0.xdc] for cell 'mts_i/system_management_wiz_0/U0'
CRITICAL WARNING: [Netlist 29-160] Cannot set property 'IOSTANDARD', because the property does not exist for objects of type 'pin'. [c:/Users/joebe/Documents/RFSoC/RFSoC-MTS-main_ORIGINAL/RFSoC-MTS-main/boards/RFSoC4x2/build_mts/mts/mts.gen/sources_1/bd/mts/ip/mts_system_management_wiz_0_0/mts_system_management_wiz_0_0.xdc:53]
Resolution: Modify the set_property command to apply the property on the correct object type. Since the property is being applied as a scoped constraint, ensure the proper connectivity of the object port objects can be translated into pin objects. This could be due to the insertion of IO Buffers between the top level terminal and cell pin. If the goal is to apply constraints that will migrate to top level ports it is required that IO Buffers manually be instanced.
CRITICAL WARNING: [Netlist 29-160] Cannot set property 'IOSTANDARD', because the property does not exist for objects of type 'pin'. [c:/Users/joebe/Documents/RFSoC/RFSoC-MTS-main_ORIGINAL/RFSoC-MTS-main/boards/RFSoC4x2/build_mts/mts/mts.gen/sources_1/bd/mts/ip/mts_system_management_wiz_0_0/mts_system_management_wiz_0_0.xdc:54]
Resolution: Modify the set_property command to apply the property on the correct object type. Since the property is being applied as a scoped constraint, ensure the proper connectivity of the object port objects can be translated into pin objects. This could be due to the insertion of IO Buffers between the top level terminal and cell pin. If the goal is to apply constraints that will migrate to top level ports it is required that IO Buffers manually be instanced.
Finished Parsing XDC File [c:/Users/joebe/Documents/RFSoC/RFSoC-MTS-main_ORIGINAL/RFSoC-MTS-main/boards/RFSoC4x2/build_mts/mts/mts.gen/sources_1/bd/mts/ip/mts_system_management_wiz_0_0/mts_system_management_wiz_0_0.xdc] for cell 'mts_i/system_management_wiz_0/U0'
Parsing XDC File [c:/Users/joebe/Documents/RFSoC/RFSoC-MTS-main_ORIGINAL/RFSoC-MTS-main/boards/RFSoC4x2/build_mts/mts/mts.gen/sources_1/bd/mts/ip/mts_usp_rf_data_converter_1_0/synth/mts_usp_rf_data_converter_1_0_clocks.xdc] for cell 'mts_i/usp_rf_data_converter_1/inst'
INFO: [Timing 38-35] Done setting XDC timing constraints. [c:/Users/joebe/Documents/RFSoC/RFSoC-MTS-main_ORIGINAL/RFSoC-MTS-main/boards/RFSoC4x2/build_mts/mts/mts.gen/sources_1/bd/mts/ip/mts_usp_rf_data_converter_1_0/synth/mts_usp_rf_data_converter_1_0_clocks.xdc:56]
INFO: [Timing 38-2] Deriving generated clocks [c:/Users/joebe/Documents/RFSoC/RFSoC-MTS-main_ORIGINAL/RFSoC-MTS-main/boards/RFSoC4x2/build_mts/mts/mts.gen/sources_1/bd/mts/ip/mts_usp_rf_data_converter_1_0/synth/mts_usp_rf_data_converter_1_0_clocks.xdc:56]
get_clocks: Time (s): cpu = 00:00:18 ; elapsed = 00:00:14 . Memory (MB): peak = 3484.094 ; gain = 635.504
Finished Parsing XDC File [c:/Users/joebe/Documents/RFSoC/RFSoC-MTS-main_ORIGINAL/RFSoC-MTS-main/boards/RFSoC4x2/build_mts/mts/mts.gen/sources_1/bd/mts/ip/mts_usp_rf_data_converter_1_0/synth/mts_usp_rf_data_converter_1_0_clocks.xdc] for cell 'mts_i/usp_rf_data_converter_1/inst'
Parsing XDC File [c:/Users/joebe/Documents/RFSoC/RFSoC-MTS-main_ORIGINAL/RFSoC-MTS-main/boards/RFSoC4x2/build_mts/mts/mts.gen/sources_1/bd/mts/ip/mts_zynq_ultra_ps_e_0_0/mts_zynq_ultra_ps_e_0_0.xdc] for cell 'mts_i/zynq_ultra_ps_e_0/U0'
Finished Parsing XDC File [c:/Users/joebe/Documents/RFSoC/RFSoC-MTS-main_ORIGINAL/RFSoC-MTS-main/boards/RFSoC4x2/build_mts/mts/mts.gen/sources_1/bd/mts/ip/mts_zynq_ultra_ps_e_0_0/mts_zynq_ultra_ps_e_0_0.xdc] for cell 'mts_i/zynq_ultra_ps_e_0/U0'
Parsing XDC File [C:/Users/joebe/Documents/RFSoC/RFSoC-MTS-main_ORIGINAL/RFSoC-MTS-main/boards/RFSoC4x2/build_mts/mts.xdc]
INFO: [Timing 38-2] Deriving generated clocks [C:/Users/joebe/Documents/RFSoC/RFSoC-MTS-main_ORIGINAL/RFSoC-MTS-main/boards/RFSoC4x2/build_mts/mts.xdc:169]
WARNING: [Vivado 12-627] No clocks matched 'PL_CLK_clk'. [C:/Users/joebe/Documents/RFSoC/RFSoC-MTS-main_ORIGINAL/RFSoC-MTS-main/boards/RFSoC4x2/build_mts/mts.xdc:169]
INFO: [Vivado 12-626] No clocks found. Please use 'create_clock' or 'create_generated_clock' command to create clocks. [C:/Users/joebe/Documents/RFSoC/RFSoC-MTS-main_ORIGINAL/RFSoC-MTS-main/boards/RFSoC4x2/build_mts/mts.xdc:169]
CRITICAL WARNING: [Vivado 12-4739] set_input_delay:No valid object(s) found for '-clock [get_clocks PL_CLK_clk]'. [C:/Users/joebe/Documents/RFSoC/RFSoC-MTS-main_ORIGINAL/RFSoC-MTS-main/boards/RFSoC4x2/build_mts/mts.xdc:169]
Resolution: Check if the specified object(s) exists in the current design. If it does, ensure that the correct design hierarchy was specified for the object. If you are working with clocks, make sure create_clock was used to create the clock object before it is referenced.
WARNING: [Vivado 12-627] No clocks matched 'PL_CLK_clk'. [C:/Users/joebe/Documents/RFSoC/RFSoC-MTS-main_ORIGINAL/RFSoC-MTS-main/boards/RFSoC4x2/build_mts/mts.xdc:170]
INFO: [Vivado 12-626] No clocks found. Please use 'create_clock' or 'create_generated_clock' command to create clocks. [C:/Users/joebe/Documents/RFSoC/RFSoC-MTS-main_ORIGINAL/RFSoC-MTS-main/boards/RFSoC4x2/build_mts/mts.xdc:170]
CRITICAL WARNING: [Vivado 12-4739] set_input_delay:No valid object(s) found for '-clock [get_clocks PL_CLK_clk]'. [C:/Users/joebe/Documents/RFSoC/RFSoC-MTS-main_ORIGINAL/RFSoC-MTS-main/boards/RFSoC4x2/build_mts/mts.xdc:170]
Resolution: Check if the specified object(s) exists in the current design. If it does, ensure that the correct design hierarchy was specified for the object. If you are working with clocks, make sure create_clock was used to create the clock object before it is referenced.
WARNING: [Vivado 12-584] No ports matched 'reset'. [C:/Users/joebe/Documents/RFSoC/RFSoC-MTS-main_ORIGINAL/RFSoC-MTS-main/boards/RFSoC4x2/build_mts/mts.xdc:173]
CRITICAL WARNING: [Vivado 12-4739] set_false_path:No valid object(s) found for '-from [get_ports reset]'. [C:/Users/joebe/Documents/RFSoC/RFSoC-MTS-main_ORIGINAL/RFSoC-MTS-main/boards/RFSoC4x2/build_mts/mts.xdc:173]
Resolution: Check if the specified object(s) exists in the current design. If it does, ensure that the correct design hierarchy was specified for the object. If you are working with clocks, make sure create_clock was used to create the clock object before it is referenced.
Finished Parsing XDC File [C:/Users/joebe/Documents/RFSoC/RFSoC-MTS-main_ORIGINAL/RFSoC-MTS-main/boards/RFSoC4x2/build_mts/mts.xdc]
Parsing XDC File [c:/Users/joebe/Documents/RFSoC/RFSoC-MTS-main_ORIGINAL/RFSoC-MTS-main/boards/RFSoC4x2/build_mts/mts/mts.gen/sources_1/bd/mts/ip/mts_ddr4_0_0/mts_ddr4_0_0_board.xdc] for cell 'mts_i/ddr4_0/inst'
Finished Parsing XDC File [c:/Users/joebe/Documents/RFSoC/RFSoC-MTS-main_ORIGINAL/RFSoC-MTS-main/boards/RFSoC4x2/build_mts/mts/mts.gen/sources_1/bd/mts/ip/mts_ddr4_0_0/mts_ddr4_0_0_board.xdc] for cell 'mts_i/ddr4_0/inst'
Parsing XDC File [c:/Users/joebe/Documents/RFSoC/RFSoC-MTS-main_ORIGINAL/RFSoC-MTS-main/boards/RFSoC4x2/build_mts/mts/mts.gen/sources_1/bd/mts/ip/mts_axi_dma_adc_0/mts_axi_dma_adc_0_clocks.xdc] for cell 'mts_i/deepCapture/axi_dma_adc/U0'
Finished Parsing XDC File [c:/Users/joebe/Documents/RFSoC/RFSoC-MTS-main_ORIGINAL/RFSoC-MTS-main/boards/RFSoC4x2/build_mts/mts/mts.gen/sources_1/bd/mts/ip/mts_axi_dma_adc_0/mts_axi_dma_adc_0_clocks.xdc] for cell 'mts_i/deepCapture/axi_dma_adc/U0'
Parsing XDC File [c:/Users/joebe/Documents/RFSoC/RFSoC-MTS-main_ORIGINAL/RFSoC-MTS-main/boards/RFSoC4x2/build_mts/mts/mts.gen/sources_1/bd/mts/ip/mts_axis_register_slice_0_0/mts_axis_register_slice_0_0_clocks.xdc] for cell 'mts_i/hier_dac_play/axis_register_slice_0/inst'
Finished Parsing XDC File [c:/Users/joebe/Documents/RFSoC/RFSoC-MTS-main_ORIGINAL/RFSoC-MTS-main/boards/RFSoC4x2/build_mts/mts/mts.gen/sources_1/bd/mts/ip/mts_axis_register_slice_0_0/mts_axis_register_slice_0_0_clocks.xdc] for cell 'mts_i/hier_dac_play/axis_register_slice_0/inst'
Parsing XDC File [c:/Users/joebe/Documents/RFSoC/RFSoC-MTS-main_ORIGINAL/RFSoC-MTS-main/boards/RFSoC4x2/build_mts/mts/mts.gen/sources_1/bd/mts/ip/mts_auto_us_0/mts_auto_us_0_clocks.xdc] for cell 'mts_i/internalRAM_interconnect/s00_couplers/auto_us/inst'
Finished Parsing XDC File [c:/Users/joebe/Documents/RFSoC/RFSoC-MTS-main_ORIGINAL/RFSoC-MTS-main/boards/RFSoC4x2/build_mts/mts/mts.gen/sources_1/bd/mts/ip/mts_auto_us_0/mts_auto_us_0_clocks.xdc] for cell 'mts_i/internalRAM_interconnect/s00_couplers/auto_us/inst'
Parsing XDC File [c:/Users/joebe/Documents/RFSoC/RFSoC-MTS-main_ORIGINAL/RFSoC-MTS-main/boards/RFSoC4x2/build_mts/mts/mts.gen/sources_1/bd/mts/ip/mts_auto_rs_0/mts_auto_rs_0_clocks.xdc] for cell 'mts_i/internalRAM_interconnect/s00_couplers/auto_rs/inst'
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-7' -to list should not be empty. [c:/Users/joebe/Documents/RFSoC/RFSoC-MTS-main_ORIGINAL/RFSoC-MTS-main/boards/RFSoC4x2/build_mts/mts/mts.gen/sources_1/bd/mts/ip/mts_auto_rs_0/mts_auto_rs_0_clocks.xdc:10]
Finished Parsing XDC File [c:/Users/joebe/Documents/RFSoC/RFSoC-MTS-main_ORIGINAL/RFSoC-MTS-main/boards/RFSoC4x2/build_mts/mts/mts.gen/sources_1/bd/mts/ip/mts_auto_rs_0/mts_auto_rs_0_clocks.xdc] for cell 'mts_i/internalRAM_interconnect/s00_couplers/auto_rs/inst'
Parsing XDC File [c:/Users/joebe/Documents/RFSoC/RFSoC-MTS-main_ORIGINAL/RFSoC-MTS-main/boards/RFSoC4x2/build_mts/mts/mts.gen/sources_1/bd/mts/ip/mts_auto_rs_w_0/mts_auto_rs_w_0_clocks.xdc] for cell 'mts_i/internalRAM_interconnect/s00_couplers/auto_rs_w/inst'
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-7' -to list should not be empty. [c:/Users/joebe/Documents/RFSoC/RFSoC-MTS-main_ORIGINAL/RFSoC-MTS-main/boards/RFSoC4x2/build_mts/mts/mts.gen/sources_1/bd/mts/ip/mts_auto_rs_w_0/mts_auto_rs_w_0_clocks.xdc:10]
Finished Parsing XDC File [c:/Users/joebe/Documents/RFSoC/RFSoC-MTS-main_ORIGINAL/RFSoC-MTS-main/boards/RFSoC4x2/build_mts/mts/mts.gen/sources_1/bd/mts/ip/mts_auto_rs_w_0/mts_auto_rs_w_0_clocks.xdc] for cell 'mts_i/internalRAM_interconnect/s00_couplers/auto_rs_w/inst'
Parsing XDC File [c:/Users/joebe/Documents/RFSoC/RFSoC-MTS-main_ORIGINAL/RFSoC-MTS-main/boards/RFSoC4x2/build_mts/mts/mts.gen/sources_1/bd/mts/ip/mts_usp_rf_data_converter_1_0/synth/mts_usp_rf_data_converter_1_0.xdc] for cell 'mts_i/usp_rf_data_converter_1/inst'
WARNING: [Vivado_Tcl 4-919] Waiver ID 'CDC-1' -from list should not be empty. [c:/Users/joebe/Documents/RFSoC/RFSoC-MTS-main_ORIGINAL/RFSoC-MTS-main/boards/RFSoC4x2/build_mts/mts/mts.gen/sources_1/bd/mts/ip/mts_usp_rf_data_converter_1_0/synth/mts_usp_rf_data_converter_1_0.xdc:277]
Finished Parsing XDC File [c:/Users/joebe/Documents/RFSoC/RFSoC-MTS-main_ORIGINAL/RFSoC-MTS-main/boards/RFSoC4x2/build_mts/mts/mts.gen/sources_1/bd/mts/ip/mts_usp_rf_data_converter_1_0/synth/mts_usp_rf_data_converter_1_0.xdc] for cell 'mts_i/usp_rf_data_converter_1/inst'
WARNING: [XPM_CDC_SINGLE: TCL-1000] The source and destination clocks are the same. 
     Instance: mts_i/clocktreeMTS/MTSclkwiz/inst/CLK_CORE_DRP_I/xpm_cdc_single_rst 
  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: Xilinx recommends that you remove these modules. 
 2) Xilinx IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [C:/Xilinx/Vivado/2022.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl:5]
INFO: [Project 1-1714] 361 XPM XDC files have been applied to the design.
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Generating merged BMM file for the design top 'mts_wrapper'...
INFO: [Memdata 28-144] Successfully populated the BRAM INIT strings from the following elf files: c:/Users/joebe/Documents/RFSoC/RFSoC-MTS-main_ORIGINAL/RFSoC-MTS-main/boards/RFSoC4x2/build_mts/mts/mts.gen/sources_1/bd/mts/ip/mts_ddr4_0_0/sw/calibration_0/Debug/calibration_ddr.elf 
INFO: [Project 1-1687] 6 scoped IP constraints or related sub-commands were skipped due to synthesis logic optimizations usually triggered by constant connectivity or unconnected output pins. To review the skipped constraints and messages, run the command 'set_param netlist.IPMsgFiltering false' before opening the design.
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.082 . Memory (MB): peak = 3524.629 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 3017 instances were transformed.
  CFGLUT5 => CFGLUT5 (SRL16E, SRLC32E): 1392 instances
  DSP48E1 => DSP48E2 (DSP_ALU, DSP_A_B_DATA, DSP_C_DATA, DSP_MULTIPLIER, DSP_M_DATA, DSP_OUTPUT, DSP_PREADD, DSP_PREADD_DATA): 3 instances
  IBUF => IBUF (IBUFCTRL, INBUF): 2 instances
  IBUFDS => IBUFDS (DIFFINBUF, IBUFCTRL): 1 instance 
  IOBUFDS => IOBUFDS (DIFFINBUF, IBUFCTRL, INV, OBUFT(x2)): 8 instances
  IOBUFE3 => IOBUFE3 (IBUFCTRL, INBUF, OBUFT_DCIEN): 72 instances
  LUT6_2 => LUT6_2 (LUT5, LUT6): 31 instances
  OBUFDS => OBUFDS_DUAL_BUF (INV, OBUF(x2)): 1 instance 
  RAM16X1D => RAM32X1D (RAMD32(x2)): 2 instances
  RAM32M => RAM32M (RAMD32(x6), RAMS32(x2)): 211 instances
  RAM32M16 => RAM32M16 (RAMD32(x14), RAMS32(x2)): 352 instances
  RAM32X1D => RAM32X1D (RAMD32(x2)): 17 instances
  RAM64M8 => RAM64M8 (RAMD64E(x8)): 925 instances

76 Infos, 10 Warnings, 5 Critical Warnings and 0 Errors encountered.
link_design completed successfully
link_design: Time (s): cpu = 00:02:41 ; elapsed = 00:02:44 . Memory (MB): peak = 3524.629 ; gain = 2239.547
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xczu48dr'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xczu48dr'
INFO: [Common 17-86] Your Implementation license expires in 29 day(s)
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:07 ; elapsed = 00:00:04 . Memory (MB): peak = 3524.629 ; gain = 0.000

Starting Cache Timing Information Task
INFO: [Timing 38-35] Done setting XDC timing constraints.
Ending Cache Timing Information Task | Checksum: 1e73e7cd6

Time (s): cpu = 00:00:17 ; elapsed = 00:00:11 . Memory (MB): peak = 3526.664 ; gain = 2.035

Starting Logic Optimization Task

Phase 1 Generate And Synthesize MIG Cores
INFO: [IP_Flow 19-5647] Added synthesis output to IP cache for IP mts_ddr4_0_0_phy, cache-ID = 6d1f7cf013bd3909
get_clocks: Time (s): cpu = 00:00:16 ; elapsed = 00:00:10 . Memory (MB): peak = 3923.441 ; gain = 7.438
read_xdc: Time (s): cpu = 00:00:34 ; elapsed = 00:00:24 . Memory (MB): peak = 3934.191 ; gain = 18.188
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.083 . Memory (MB): peak = 3934.664 ; gain = 0.000
Phase 1 Generate And Synthesize MIG Cores | Checksum: 19b162652

Time (s): cpu = 00:01:40 ; elapsed = 00:02:58 . Memory (MB): peak = 3934.664 ; gain = 71.305

Phase 2 Generate And Synthesize Debug Cores
INFO: [Chipscope 16-329] Generating Script for core instance : dbg_hub 
ERROR: [Chipscope 16-302] Could not generate core for dbg_hub. Aborting IP Generation operaion. The current Vivado temporary directory path, 'C:/Users/joebe/Documents/RFSoC/RFSoC-MTS-main_ORIGINAL/RFSoC-MTS-main/boards/RFSoC4x2/build_mts/mts/mts.runs/impl_1/.Xil/Vivado-9128-DESKTOP-IGU5KAN', is 148 characters. Errors on the host OS will occur when trying to insert logic for debug core 'dbg_hub' when temporary directory paths exceed 146 characters. Please move this Vivado project or the Vivado working directory to a shorter path; alternately consider using the OS subst command to map part of the path to a drive letter.
  
	
Phase 2 Generate And Synthesize Debug Cores | Checksum: 19b162652

Time (s): cpu = 00:01:41 ; elapsed = 00:02:59 . Memory (MB): peak = 3934.664 ; gain = 71.305
INFO: [Common 17-83] Releasing license: Implementation
92 Infos, 113 Warnings, 5 Critical Warnings and 2 Errors encountered.
opt_design failed
ERROR: [Chipscope 16-338] Implementing debug Cores failed due to earlier errors
INFO: [Common 17-206] Exiting Vivado at Fri Nov 14 07:37:07 2025...
