Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.1 (win64) Build 2902540 Wed May 27 19:54:49 MDT 2020
| Date         : Mon Feb  6 12:21:04 2023
| Host         : PC1012002888 running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file hdmi_wrapper_control_sets_placed.rpt
| Design       : hdmi_wrapper
| Device       : xc7a200t
-----------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |    28 |
|    Minimum number of control sets                        |    28 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |    82 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |    28 |
| >= 0 to < 4        |     4 |
| >= 4 to < 6        |     5 |
| >= 6 to < 8        |     1 |
| >= 8 to < 10       |     3 |
| >= 10 to < 12      |     2 |
| >= 12 to < 14      |     3 |
| >= 14 to < 16      |     0 |
| >= 16              |    10 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |             132 |           42 |
| No           | No                    | Yes                    |               9 |            4 |
| No           | Yes                   | No                     |              84 |           36 |
| Yes          | No                    | No                     |               0 |            0 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |             293 |           81 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+---------------------------------+--------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+--------------+
|           Clock Signal          |                                                             Enable Signal                                                            |                                                            Set/Reset Signal                                                           | Slice Load Count | Bel Load Count | Bels / Slice |
+---------------------------------+--------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+--------------+
|  hdmi_i/clk_wiz_0/inst/clk_out1 |                                                                                                                                      | hdmi_i/rgb2dvi_1/U0/ClockGenInternal.ClockGenX/LockLostReset/aRst_int_0                                                               |                1 |              2 |         2.00 |
|  hdmi_i/clk_wiz_0/inst/clk_out1 |                                                                                                                                      | hdmi_i/rgb2dvi_1/U0/ClockGenInternal.ClockGenX/in0                                                                                    |                1 |              2 |         2.00 |
|  hdmi_i/clk_wiz_0/inst/clk_out1 |                                                                                                                                      | hdmi_i/v_axi4s_vid_out_0/inst/SYNC_INST/locked_reg_0[0]                                                                               |                1 |              3 |         3.00 |
|  hdmi_i/clk_wiz_0/inst/clk_out1 |                                                                                                                                      | hdmi_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_sync_fifo.FIFO_INST/XPM_FIFO_SYNC_INST/xpm_fifo_base_inst/xpm_fifo_rst_inst/rst_i |                1 |              3 |         3.00 |
|  hdmi_i/clk_wiz_0/inst/clk_out1 |                                                                                                                                      | hdmi_i/proc_sys_reset_0/U0/EXT_LPF/lpf_int                                                                                            |                2 |              4 |         2.00 |
|  hdmi_i/clk_wiz_0/inst/clk_out1 |                                                                                                                                      | hdmi_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_sync_fifo.FIFO_INST/XPM_FIFO_SYNC_INST/xpm_fifo_base_inst/xpm_fifo_rst_inst/Q[0]  |                2 |              4 |         2.00 |
|  hdmi_i/clk_wiz_0/inst/clk_out1 |                                                                                                                                      | hdmi_i/v_tc_0/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/p_3_in                                                                               |                1 |              4 |         4.00 |
|  hdmi_i/clk_wiz_0/inst/clk_out1 |                                                                                                                                      | hdmi_i/rgb2dvi_1/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages[1]                                                |                2 |              5 |         2.50 |
|  hdmi_i/clk_wiz_0/inst/clk_out1 |                                                                                                                                      | hdmi_i/dataGen_0/inst/o_data_valid_i_1_n_0                                                                                            |                3 |              5 |         1.67 |
|  hdmi_i/clk_wiz_0/inst/clk_out1 | hdmi_i/proc_sys_reset_0/U0/SEQ/seq_cnt_en                                                                                            | hdmi_i/proc_sys_reset_0/U0/SEQ/SEQ_COUNTER/clear                                                                                      |                1 |              6 |         6.00 |
|  hdmi_i/clk_wiz_0/inst/clk_out1 | hdmi_i/v_axi4s_vid_out_0/inst/SYNC_INST/fifo_sof_cnt                                                                                 | hdmi_i/v_axi4s_vid_out_0/inst/SYNC_INST/vtg_sof_cnt0                                                                                  |                2 |              8 |         4.00 |
|  hdmi_i/clk_wiz_0/inst/clk_out1 | hdmi_i/v_axi4s_vid_out_0/inst/SYNC_INST/vtg_sof_dly                                                                                  | hdmi_i/v_axi4s_vid_out_0/inst/SYNC_INST/vtg_sof_cnt0                                                                                  |                3 |              8 |         2.67 |
|  hdmi_i/clk_wiz_0/inst/clk_out1 |                                                                                                                                      | hdmi_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_sync_fifo.FIFO_INST/XPM_FIFO_SYNC_INST/xpm_fifo_base_inst/xpm_fifo_rst_inst/SR[0] |                3 |              9 |         3.00 |
|  hdmi_i/clk_wiz_0/inst/clk_out1 |                                                                                                                                      | hdmi_i/rgb2dvi_1/U0/DataEncoders[0].DataEncoder/pDataOutRaw[9]_i_1__1_n_0                                                             |                3 |             10 |         3.33 |
|  hdmi_i/clk_wiz_0/inst/clk_out1 |                                                                                                                                      | hdmi_i/v_axi4s_vid_out_0/inst/SYNC_INST/SR[0]                                                                                         |                5 |             10 |         2.00 |
|  hdmi_i/clk_wiz_0/inst/clk_out1 | hdmi_i/v_axi4s_vid_out_0/inst/SYNC_INST/vtg_ce                                                                                       | hdmi_i/v_tc_0/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/h_count[0]_i_1_n_0                                                                   |                3 |             12 |         4.00 |
|  hdmi_i/clk_wiz_0/inst/clk_out1 | hdmi_i/v_tc_0/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/v_count058_out                                                                      | hdmi_i/v_tc_0/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/v_count[0]_i_1_n_0                                                                   |                3 |             12 |         4.00 |
|  hdmi_i/clk_wiz_0/inst/clk_out1 | hdmi_i/v_axi4s_vid_out_0/inst/SYNC_INST/fifo_eol_re_dly                                                                              | hdmi_i/v_axi4s_vid_out_0/inst/SYNC_INST/fifo_eol_cnt[0]_i_1_n_0                                                                       |                4 |             13 |         3.25 |
|  hdmi_i/clk_wiz_0/inst/clk_out1 | hdmi_i/v_axi4s_vid_out_0/inst/SYNC_INST/vtg_ce                                                                                       | hdmi_i/v_tc_0/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/p_3_in                                                                               |                3 |             16 |         5.33 |
|  hdmi_i/clk_wiz_0/inst/clk_out1 | hdmi_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_sync_fifo.FIFO_INST/XPM_FIFO_SYNC_INST/xpm_fifo_base_inst/xpm_fifo_rst_inst/E[0] | hdmi_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_sync_fifo.FIFO_INST/XPM_FIFO_SYNC_INST/xpm_fifo_base_inst/xpm_fifo_rst_inst/Q[0]  |                6 |             21 |         3.50 |
|  hdmi_i/clk_wiz_0/inst/clk_out1 | hdmi_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_sync_fifo.FIFO_INST/XPM_FIFO_SYNC_INST/xpm_fifo_base_inst/rdp_inst/E[0]          | hdmi_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_sync_fifo.FIFO_INST/XPM_FIFO_SYNC_INST/xpm_fifo_base_inst/xpm_fifo_rst_inst/Q[0]  |                5 |             21 |         4.20 |
|  hdmi_i/clk_wiz_0/inst/clk_out1 | hdmi_i/v_axi4s_vid_out_0/inst/SYNC_INST/E[0]                                                                                         | hdmi_i/v_axi4s_vid_out_0/inst/SYNC_INST/locked_reg_0[0]                                                                               |                7 |             24 |         3.43 |
|  hdmi_i/clk_wiz_0/inst/clk_out1 |                                                                                                                                      | hdmi_i/rgb2dvi_1/U0/DataEncoders[0].DataEncoder/SR[0]                                                                                 |               15 |             32 |         2.13 |
|  hdmi_i/clk_wiz_0/inst/clk_out1 | hdmi_i/v_axi4s_vid_out_0/inst/SYNC_INST/vtg_lag                                                                                      | hdmi_i/v_axi4s_vid_out_0/inst/SYNC_INST/sof_ignore0                                                                                   |                8 |             32 |         4.00 |
|  hdmi_i/clk_wiz_0/inst/clk_out1 | hdmi_i/dataGen_0/inst/dataCounter_0                                                                                                  | hdmi_i/dataGen_0/inst/o_data_valid_i_1_n_0                                                                                            |                9 |             32 |         3.56 |
|  hdmi_i/clk_wiz_0/inst/clk_out1 | hdmi_i/dataGen_0/inst/linePixelCounter_1                                                                                             | hdmi_i/dataGen_0/inst/o_data_valid_i_1_n_0                                                                                            |                6 |             32 |         5.33 |
|  hdmi_i/clk_wiz_0/inst/clk_out1 | hdmi_i/v_axi4s_vid_out_0/inst/SYNC_INST/vtg_ce                                                                                       | hdmi_i/v_tc_0/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/htotal[11]_i_1_n_0                                                                   |               21 |             56 |         2.67 |
|  hdmi_i/clk_wiz_0/inst/clk_out1 |                                                                                                                                      |                                                                                                                                       |               43 |            133 |         3.09 |
+---------------------------------+--------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+--------------+


