-- POST-SYNTHESIS TIMING REPORTS ARE ESTIMATES AND SHOULD NOT BE RELIED ON TO MAKE QoR DECISIONS. For accurate timing information, please run place-and-route (P&R) and review P&R generated timing reports.

================================================================================================
                   Clock Frequency Report

	Domain                  Clock Name                            Min Period (Freq)             Required Period (Freq)
	------                  ----------                            -----------------             ----------------------
	xmplr_ClockDomain_clk   clk                                   4.491 (222.668 MHz)           20.000 (50.000 MHz)

Setup Slack Path Summary

               Data                                                  Data
       Setup   Path   Source  Dest.                                  End 
Index  Slack   Delay  Clock   Clock  Data Start Pin   Data End Pin   Edge
-----  ------  -----  ------  -----  --------------  --------------  ----
  1    15.509  4.342  clk     clk    reg_acc(1)/clk  reg_o_dir(2)/d  Rise
  2    15.514  3.982  clk     clk    reg_sum(7)/clk  reg_sum(8)/ena  Rise
  3    15.548  4.303  clk     clk    reg_sum(8)/clk  reg_dir(2)/d    Rise
  4    15.596  4.255  clk     clk    reg_acc(2)/clk  reg_o_dir(2)/d  Rise
  5    15.614  4.237  clk     clk    reg_sum(9)/clk  reg_dir(2)/d    Rise

-- Device: Altera - Stratix IV : EP4SGX70HF35M : 3
-- CTE report summary..
                  CTE Report Summary

Analyzing setup constraint violations 
End CTE Report Summary ..... CPU Time Used: 0 sec.
