<!DOCTYPE html>
<html>
  <head>
    <meta charset="utf-8" />
    <title>X86MCTargetDesc.cpp</title>
    <link rel="stylesheet" href="../Style/style.css" />
  </head>
  <body>
    <div class="headerDiv">
      <h1>
        Code Coverage
      </h1>
      <p>
        Source file: /home/nikola/Desktop/llvm-project/llvm/lib/Target/X86/MCTargetDesc/X86MCTargetDesc.cpp
      </p>
    </div>
    <button class="collapsible" type="button">Open Summary Report</button>
    <div class="content" style="display: none;">
      <hr />
      <h3 class="subheader">Summary Report</h3>
      <table class="mainTable">
  <tr class="mainTr">
    <th class="mainTh">Line number</th>
    <th class="mainTh">Line</th>
    <th class="mainTh">Number of hits</th>
    <th class="mainTh">Tests that cover line</th>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">1</td>
    <td class="">//===-- X86MCTargetDesc.cpp - X86 Target Descriptions ---------------------===//</td>
    <td>----</td>
    <td class="testName">
    </td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">2</td>
    <td class="">//</td>
    <td>----</td>
    <td class="testName">
    </td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">3</td>
    <td class="">// Part of the LLVM Project, under the Apache License v2.0 with LLVM Exceptions.</td>
    <td>----</td>
    <td class="testName">
    </td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">4</td>
    <td class="">// See https://llvm.org/LICENSE.txt for license information.</td>
    <td>----</td>
    <td class="testName">
    </td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">5</td>
    <td class="">// SPDX-License-Identifier: Apache-2.0 WITH LLVM-exception</td>
    <td>----</td>
    <td class="testName">
    </td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">6</td>
    <td class="">//</td>
    <td>----</td>
    <td class="testName">
    </td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">7</td>
    <td class="">//===----------------------------------------------------------------------===//</td>
    <td>----</td>
    <td class="testName">
    </td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">8</td>
    <td class="">//</td>
    <td>----</td>
    <td class="testName">
    </td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">9</td>
    <td class="">// This file provides X86 specific target descriptions.</td>
    <td>----</td>
    <td class="testName">
    </td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">10</td>
    <td class="">//</td>
    <td>----</td>
    <td class="testName">
    </td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">11</td>
    <td class="">//===----------------------------------------------------------------------===//</td>
    <td>----</td>
    <td class="testName">
    </td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">12</td>
    <td class=""></td>
    <td>----</td>
    <td class="testName">
    </td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">13</td>
    <td class="">#include "X86MCTargetDesc.h"</td>
    <td>----</td>
    <td class="testName">
    </td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">14</td>
    <td class="">#include "TargetInfo/X86TargetInfo.h"</td>
    <td>----</td>
    <td class="testName">
    </td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">15</td>
    <td class="">#include "X86ATTInstPrinter.h"</td>
    <td>----</td>
    <td class="testName">
    </td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">16</td>
    <td class="">#include "X86BaseInfo.h"</td>
    <td>----</td>
    <td class="testName">
    </td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">17</td>
    <td class="">#include "X86IntelInstPrinter.h"</td>
    <td>----</td>
    <td class="testName">
    </td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">18</td>
    <td class="">#include "X86MCAsmInfo.h"</td>
    <td>----</td>
    <td class="testName">
    </td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">19</td>
    <td class="">#include "X86TargetStreamer.h"</td>
    <td>----</td>
    <td class="testName">
    </td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">20</td>
    <td class="">#include "llvm/ADT/APInt.h"</td>
    <td>----</td>
    <td class="testName">
    </td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">21</td>
    <td class="">#include "llvm/DebugInfo/CodeView/CodeView.h"</td>
    <td>----</td>
    <td class="testName">
    </td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">22</td>
    <td class="">#include "llvm/MC/MCDwarf.h"</td>
    <td>----</td>
    <td class="testName">
    </td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">23</td>
    <td class="">#include "llvm/MC/MCInstrAnalysis.h"</td>
    <td>----</td>
    <td class="testName">
    </td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">24</td>
    <td class="">#include "llvm/MC/MCInstrInfo.h"</td>
    <td>----</td>
    <td class="testName">
    </td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">25</td>
    <td class="">#include "llvm/MC/MCRegisterInfo.h"</td>
    <td>----</td>
    <td class="testName">
    </td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">26</td>
    <td class="">#include "llvm/MC/MCStreamer.h"</td>
    <td>----</td>
    <td class="testName">
    </td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">27</td>
    <td class="">#include "llvm/MC/MCSubtargetInfo.h"</td>
    <td>----</td>
    <td class="testName">
    </td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">28</td>
    <td class="">#include "llvm/MC/MachineLocation.h"</td>
    <td>----</td>
    <td class="testName">
    </td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">29</td>
    <td class="">#include "llvm/MC/TargetRegistry.h"</td>
    <td>----</td>
    <td class="testName">
    </td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">30</td>
    <td class="">#include "llvm/Support/ErrorHandling.h"</td>
    <td>----</td>
    <td class="testName">
    </td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">31</td>
    <td class="">#include "llvm/TargetParser/Host.h"</td>
    <td>----</td>
    <td class="testName">
    </td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">32</td>
    <td class="">#include "llvm/TargetParser/Triple.h"</td>
    <td>----</td>
    <td class="testName">
    </td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">33</td>
    <td class=""></td>
    <td>----</td>
    <td class="testName">
    </td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">34</td>
    <td class="">using namespace llvm;</td>
    <td>----</td>
    <td class="testName">
    </td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">35</td>
    <td class=""></td>
    <td>----</td>
    <td class="testName">
    </td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">36</td>
    <td class="">#define GET_REGINFO_MC_DESC</td>
    <td>----</td>
    <td class="testName">
    </td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">37</td>
    <td class="">#include "X86GenRegisterInfo.inc"</td>
    <td>----</td>
    <td class="testName">
    </td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">38</td>
    <td class=""></td>
    <td>----</td>
    <td class="testName">
    </td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">39</td>
    <td class="">#define GET_INSTRINFO_MC_DESC</td>
    <td>----</td>
    <td class="testName">
    </td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">40</td>
    <td class="">#define GET_INSTRINFO_MC_HELPERS</td>
    <td>----</td>
    <td class="testName">
    </td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">41</td>
    <td class="">#define ENABLE_INSTR_PREDICATE_VERIFIER</td>
    <td>----</td>
    <td class="testName">
    </td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">42</td>
    <td class="">#include "X86GenInstrInfo.inc"</td>
    <td>----</td>
    <td class="testName">
    </td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">43</td>
    <td class=""></td>
    <td>----</td>
    <td class="testName">
    </td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">44</td>
    <td class="">#define GET_SUBTARGETINFO_MC_DESC</td>
    <td>----</td>
    <td class="testName">
    </td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">45</td>
    <td class="">#include "X86GenSubtargetInfo.inc"</td>
    <td>----</td>
    <td class="testName">
    </td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">46</td>
    <td class=""></td>
    <td>----</td>
    <td class="testName">
    </td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">47</td>
    <td class="uncoveredLine">std::string X86_MC::ParseX86Triple(const Triple &TT) {</td>
    <td>0</td>
    <td class="testName">
    </td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">48</td>
    <td class="uncoveredLine">  std::string FS;</td>
    <td>0</td>
    <td class="testName">
    </td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">49</td>
    <td class="">  // SSE2 should default to enabled in 64-bit mode, but can be turned off</td>
    <td>----</td>
    <td class="testName">
    </td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">50</td>
    <td class="">  // explicitly.</td>
    <td>----</td>
    <td class="testName">
    </td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">51</td>
    <td class="uncoveredLine">  if (TT.isArch64Bit())</td>
    <td>0</td>
    <td class="testName">
    </td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">52</td>
    <td class="uncoveredLine">    FS = "+64bit-mode,-32bit-mode,-16bit-mode,+sse2";</td>
    <td>0</td>
    <td class="testName">
    </td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">53</td>
    <td class="uncoveredLine">  else if (TT.getEnvironment() != Triple::CODE16)</td>
    <td>0</td>
    <td class="testName">
    </td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">54</td>
    <td class="uncoveredLine">    FS = "-64bit-mode,+32bit-mode,-16bit-mode";</td>
    <td>0</td>
    <td class="testName">
    </td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">55</td>
    <td class="">  else</td>
    <td>----</td>
    <td class="testName">
    </td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">56</td>
    <td class="uncoveredLine">    FS = "-64bit-mode,-32bit-mode,+16bit-mode";</td>
    <td>0</td>
    <td class="testName">
    </td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">57</td>
    <td class=""></td>
    <td>----</td>
    <td class="testName">
    </td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">58</td>
    <td class="uncoveredLine">  return FS;</td>
    <td>0</td>
    <td class="testName">
    </td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">59</td>
    <td class="">}</td>
    <td>----</td>
    <td class="testName">
    </td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">60</td>
    <td class=""></td>
    <td>----</td>
    <td class="testName">
    </td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">61</td>
    <td class="uncoveredLine">unsigned X86_MC::getDwarfRegFlavour(const Triple &TT, bool isEH) {</td>
    <td>0</td>
    <td class="testName">
    </td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">62</td>
    <td class="uncoveredLine">  if (TT.getArch() == Triple::x86_64)</td>
    <td>0</td>
    <td class="testName">
    </td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">63</td>
    <td class="uncoveredLine">    return DWARFFlavour::X86_64;</td>
    <td>0</td>
    <td class="testName">
    </td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">64</td>
    <td class=""></td>
    <td>----</td>
    <td class="testName">
    </td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">65</td>
    <td class="uncoveredLine">  if (TT.isOSDarwin())</td>
    <td>0</td>
    <td class="testName">
    </td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">66</td>
    <td class="uncoveredLine">    return isEH ? DWARFFlavour::X86_32_DarwinEH : DWARFFlavour::X86_32_Generic;</td>
    <td>0</td>
    <td class="testName">
    </td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">67</td>
    <td class="uncoveredLine">  if (TT.isOSCygMing())</td>
    <td>0</td>
    <td class="testName">
    </td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">68</td>
    <td class="">    // Unsupported by now, just quick fallback</td>
    <td>----</td>
    <td class="testName">
    </td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">69</td>
    <td class="uncoveredLine">    return DWARFFlavour::X86_32_Generic;</td>
    <td>0</td>
    <td class="testName">
    </td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">70</td>
    <td class="uncoveredLine">  return DWARFFlavour::X86_32_Generic;</td>
    <td>0</td>
    <td class="testName">
    </td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">71</td>
    <td class="">}</td>
    <td>----</td>
    <td class="testName">
    </td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">72</td>
    <td class=""></td>
    <td>----</td>
    <td class="testName">
    </td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">73</td>
    <td class="uncoveredLine">bool X86_MC::hasLockPrefix(const MCInst &MI) {</td>
    <td>0</td>
    <td class="testName">
    </td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">74</td>
    <td class="uncoveredLine">  return MI.getFlags() & X86::IP_HAS_LOCK;</td>
    <td>0</td>
    <td class="testName">
    </td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">75</td>
    <td class="">}</td>
    <td>----</td>
    <td class="testName">
    </td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">76</td>
    <td class=""></td>
    <td>----</td>
    <td class="testName">
    </td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">77</td>
    <td class="uncoveredLine">static bool isMemOperand(const MCInst &MI, unsigned Op, unsigned RegClassID) {</td>
    <td>0</td>
    <td class="testName">
    </td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">78</td>
    <td class="uncoveredLine">  const MCOperand &Base = MI.getOperand(Op + X86::AddrBaseReg);</td>
    <td>0</td>
    <td class="testName">
    </td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">79</td>
    <td class="uncoveredLine">  const MCOperand &Index = MI.getOperand(Op + X86::AddrIndexReg);</td>
    <td>0</td>
    <td class="testName">
    </td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">80</td>
    <td class="uncoveredLine">  const MCRegisterClass &RC = X86MCRegisterClasses[RegClassID];</td>
    <td>0</td>
    <td class="testName">
    </td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">81</td>
    <td class=""></td>
    <td>----</td>
    <td class="testName">
    </td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">82</td>
    <td class="uncoveredLine">  return (Base.isReg() && Base.getReg() != 0 && RC.contains(Base.getReg())) ||</td>
    <td>0</td>
    <td class="testName">
    </td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">83</td>
    <td class="uncoveredLine">         (Index.isReg() && Index.getReg() != 0 && RC.contains(Index.getReg()));</td>
    <td>0</td>
    <td class="testName">
    </td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">84</td>
    <td class="">}</td>
    <td>----</td>
    <td class="testName">
    </td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">85</td>
    <td class=""></td>
    <td>----</td>
    <td class="testName">
    </td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">86</td>
    <td class="uncoveredLine">bool X86_MC::is16BitMemOperand(const MCInst &MI, unsigned Op,</td>
    <td>0</td>
    <td class="testName">
    </td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">87</td>
    <td class="">                               const MCSubtargetInfo &STI) {</td>
    <td>----</td>
    <td class="testName">
    </td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">88</td>
    <td class="uncoveredLine">  const MCOperand &Base = MI.getOperand(Op + X86::AddrBaseReg);</td>
    <td>0</td>
    <td class="testName">
    </td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">89</td>
    <td class="uncoveredLine">  const MCOperand &Index = MI.getOperand(Op + X86::AddrIndexReg);</td>
    <td>0</td>
    <td class="testName">
    </td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">90</td>
    <td class=""></td>
    <td>----</td>
    <td class="testName">
    </td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">91</td>
    <td class="uncoveredLine">  if (STI.hasFeature(X86::Is16Bit) && Base.isReg() && Base.getReg() == 0 &&</td>
    <td>0</td>
    <td class="testName">
    </td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">92</td>
    <td class="uncoveredLine">      Index.isReg() && Index.getReg() == 0)</td>
    <td>0</td>
    <td class="testName">
    </td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">93</td>
    <td class="uncoveredLine">    return true;</td>
    <td>0</td>
    <td class="testName">
    </td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">94</td>
    <td class="uncoveredLine">  return isMemOperand(MI, Op, X86::GR16RegClassID);</td>
    <td>0</td>
    <td class="testName">
    </td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">95</td>
    <td class="">}</td>
    <td>----</td>
    <td class="testName">
    </td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">96</td>
    <td class=""></td>
    <td>----</td>
    <td class="testName">
    </td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">97</td>
    <td class="uncoveredLine">bool X86_MC::is32BitMemOperand(const MCInst &MI, unsigned Op) {</td>
    <td>0</td>
    <td class="testName">
    </td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">98</td>
    <td class="uncoveredLine">  const MCOperand &Base = MI.getOperand(Op + X86::AddrBaseReg);</td>
    <td>0</td>
    <td class="testName">
    </td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">99</td>
    <td class="uncoveredLine">  const MCOperand &Index = MI.getOperand(Op + X86::AddrIndexReg);</td>
    <td>0</td>
    <td class="testName">
    </td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">100</td>
    <td class="uncoveredLine">  if (Base.isReg() && Base.getReg() == X86::EIP) {</td>
    <td>0</td>
    <td class="testName">
    </td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">101</td>
    <td class="uncoveredLine">    assert(Index.isReg() && Index.getReg() == 0 && "Invalid eip-based address");</td>
    <td>0</td>
    <td class="testName">
    </td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">102</td>
    <td class="uncoveredLine">    return true;</td>
    <td>0</td>
    <td class="testName">
    </td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">103</td>
    <td class="">  }</td>
    <td>----</td>
    <td class="testName">
    </td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">104</td>
    <td class="uncoveredLine">  if (Index.isReg() && Index.getReg() == X86::EIZ)</td>
    <td>0</td>
    <td class="testName">
    </td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">105</td>
    <td class="uncoveredLine">    return true;</td>
    <td>0</td>
    <td class="testName">
    </td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">106</td>
    <td class="uncoveredLine">  return isMemOperand(MI, Op, X86::GR32RegClassID);</td>
    <td>0</td>
    <td class="testName">
    </td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">107</td>
    <td class="">}</td>
    <td>----</td>
    <td class="testName">
    </td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">108</td>
    <td class=""></td>
    <td>----</td>
    <td class="testName">
    </td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">109</td>
    <td class="">#ifndef NDEBUG</td>
    <td>----</td>
    <td class="testName">
    </td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">110</td>
    <td class="uncoveredLine">bool X86_MC::is64BitMemOperand(const MCInst &MI, unsigned Op) {</td>
    <td>0</td>
    <td class="testName">
    </td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">111</td>
    <td class="uncoveredLine">  return isMemOperand(MI, Op, X86::GR64RegClassID);</td>
    <td>0</td>
    <td class="testName">
    </td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">112</td>
    <td class="">}</td>
    <td>----</td>
    <td class="testName">
    </td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">113</td>
    <td class="">#endif</td>
    <td>----</td>
    <td class="testName">
    </td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">114</td>
    <td class=""></td>
    <td>----</td>
    <td class="testName">
    </td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">115</td>
    <td class="uncoveredLine">bool X86_MC::needsAddressSizeOverride(const MCInst &MI,</td>
    <td>0</td>
    <td class="testName">
    </td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">116</td>
    <td class="">                                      const MCSubtargetInfo &STI,</td>
    <td>----</td>
    <td class="testName">
    </td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">117</td>
    <td class="">                                      int MemoryOperand, uint64_t TSFlags) {</td>
    <td>----</td>
    <td class="testName">
    </td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">118</td>
    <td class="uncoveredLine">  uint64_t AdSize = TSFlags & X86II::AdSizeMask;</td>
    <td>0</td>
    <td class="testName">
    </td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">119</td>
    <td class="uncoveredLine">  bool Is16BitMode = STI.hasFeature(X86::Is16Bit);</td>
    <td>0</td>
    <td class="testName">
    </td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">120</td>
    <td class="uncoveredLine">  bool Is32BitMode = STI.hasFeature(X86::Is32Bit);</td>
    <td>0</td>
    <td class="testName">
    </td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">121</td>
    <td class="uncoveredLine">  bool Is64BitMode = STI.hasFeature(X86::Is64Bit);</td>
    <td>0</td>
    <td class="testName">
    </td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">122</td>
    <td class="uncoveredLine">  if ((Is16BitMode && AdSize == X86II::AdSize32) ||</td>
    <td>0</td>
    <td class="testName">
    </td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">123</td>
    <td class="uncoveredLine">      (Is32BitMode && AdSize == X86II::AdSize16) ||</td>
    <td>0</td>
    <td class="testName">
    </td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">124</td>
    <td class="uncoveredLine">      (Is64BitMode && AdSize == X86II::AdSize32))</td>
    <td>0</td>
    <td class="testName">
    </td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">125</td>
    <td class="uncoveredLine">    return true;</td>
    <td>0</td>
    <td class="testName">
    </td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">126</td>
    <td class="uncoveredLine">  uint64_t Form = TSFlags & X86II::FormMask;</td>
    <td>0</td>
    <td class="testName">
    </td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">127</td>
    <td class="uncoveredLine">  switch (Form) {</td>
    <td>0</td>
    <td class="testName">
    </td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">128</td>
    <td class="uncoveredLine">  default:</td>
    <td>0</td>
    <td class="testName">
    </td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">129</td>
    <td class="uncoveredLine">    break;</td>
    <td>0</td>
    <td class="testName">
    </td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">130</td>
    <td class="uncoveredLine">  case X86II::RawFrmDstSrc: {</td>
    <td>0</td>
    <td class="testName">
    </td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">131</td>
    <td class="uncoveredLine">    unsigned siReg = MI.getOperand(1).getReg();</td>
    <td>0</td>
    <td class="testName">
    </td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">132</td>
    <td class="uncoveredLine">    assert(((siReg == X86::SI && MI.getOperand(0).getReg() == X86::DI) ||</td>
    <td>0</td>
    <td class="testName">
    </td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">133</td>
    <td class="">            (siReg == X86::ESI && MI.getOperand(0).getReg() == X86::EDI) ||</td>
    <td>----</td>
    <td class="testName">
    </td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">134</td>
    <td class="">            (siReg == X86::RSI && MI.getOperand(0).getReg() == X86::RDI)) &&</td>
    <td>----</td>
    <td class="testName">
    </td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">135</td>
    <td class="">           "SI and DI register sizes do not match");</td>
    <td>----</td>
    <td class="testName">
    </td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">136</td>
    <td class="uncoveredLine">    return (!Is32BitMode && siReg == X86::ESI) ||</td>
    <td>0</td>
    <td class="testName">
    </td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">137</td>
    <td class="uncoveredLine">           (Is32BitMode && siReg == X86::SI);</td>
    <td>0</td>
    <td class="testName">
    </td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">138</td>
    <td class="">  }</td>
    <td>----</td>
    <td class="testName">
    </td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">139</td>
    <td class="uncoveredLine">  case X86II::RawFrmSrc: {</td>
    <td>0</td>
    <td class="testName">
    </td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">140</td>
    <td class="uncoveredLine">    unsigned siReg = MI.getOperand(0).getReg();</td>
    <td>0</td>
    <td class="testName">
    </td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">141</td>
    <td class="uncoveredLine">    return (!Is32BitMode && siReg == X86::ESI) ||</td>
    <td>0</td>
    <td class="testName">
    </td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">142</td>
    <td class="uncoveredLine">           (Is32BitMode && siReg == X86::SI);</td>
    <td>0</td>
    <td class="testName">
    </td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">143</td>
    <td class="">  }</td>
    <td>----</td>
    <td class="testName">
    </td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">144</td>
    <td class="uncoveredLine">  case X86II::RawFrmDst: {</td>
    <td>0</td>
    <td class="testName">
    </td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">145</td>
    <td class="uncoveredLine">    unsigned siReg = MI.getOperand(0).getReg();</td>
    <td>0</td>
    <td class="testName">
    </td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">146</td>
    <td class="uncoveredLine">    return (!Is32BitMode && siReg == X86::EDI) ||</td>
    <td>0</td>
    <td class="testName">
    </td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">147</td>
    <td class="uncoveredLine">           (Is32BitMode && siReg == X86::DI);</td>
    <td>0</td>
    <td class="testName">
    </td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">148</td>
    <td class="">  }</td>
    <td>----</td>
    <td class="testName">
    </td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">149</td>
    <td class="">  }</td>
    <td>----</td>
    <td class="testName">
    </td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">150</td>
    <td class=""></td>
    <td>----</td>
    <td class="testName">
    </td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">151</td>
    <td class="">  // Determine where the memory operand starts, if present.</td>
    <td>----</td>
    <td class="testName">
    </td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">152</td>
    <td class="uncoveredLine">  if (MemoryOperand < 0)</td>
    <td>0</td>
    <td class="testName">
    </td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">153</td>
    <td class="uncoveredLine">    return false;</td>
    <td>0</td>
    <td class="testName">
    </td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">154</td>
    <td class=""></td>
    <td>----</td>
    <td class="testName">
    </td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">155</td>
    <td class="uncoveredLine">  if (STI.hasFeature(X86::Is64Bit)) {</td>
    <td>0</td>
    <td class="testName">
    </td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">156</td>
    <td class="uncoveredLine">    assert(!is16BitMemOperand(MI, MemoryOperand, STI));</td>
    <td>0</td>
    <td class="testName">
    </td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">157</td>
    <td class="uncoveredLine">    return is32BitMemOperand(MI, MemoryOperand);</td>
    <td>0</td>
    <td class="testName">
    </td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">158</td>
    <td class="">  }</td>
    <td>----</td>
    <td class="testName">
    </td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">159</td>
    <td class="uncoveredLine">  if (STI.hasFeature(X86::Is32Bit)) {</td>
    <td>0</td>
    <td class="testName">
    </td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">160</td>
    <td class="uncoveredLine">    assert(!is64BitMemOperand(MI, MemoryOperand));</td>
    <td>0</td>
    <td class="testName">
    </td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">161</td>
    <td class="uncoveredLine">    return is16BitMemOperand(MI, MemoryOperand, STI);</td>
    <td>0</td>
    <td class="testName">
    </td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">162</td>
    <td class="">  }</td>
    <td>----</td>
    <td class="testName">
    </td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">163</td>
    <td class="uncoveredLine">  assert(STI.hasFeature(X86::Is16Bit));</td>
    <td>0</td>
    <td class="testName">
    </td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">164</td>
    <td class="uncoveredLine">  assert(!is64BitMemOperand(MI, MemoryOperand));</td>
    <td>0</td>
    <td class="testName">
    </td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">165</td>
    <td class="uncoveredLine">  return !is16BitMemOperand(MI, MemoryOperand, STI);</td>
    <td>0</td>
    <td class="testName">
    </td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">166</td>
    <td class="">}</td>
    <td>----</td>
    <td class="testName">
    </td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">167</td>
    <td class=""></td>
    <td>----</td>
    <td class="testName">
    </td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">168</td>
    <td class="uncoveredLine">void X86_MC::initLLVMToSEHAndCVRegMapping(MCRegisterInfo *MRI) {</td>
    <td>0</td>
    <td class="testName">
    </td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">169</td>
    <td class="">  // FIXME: TableGen these.</td>
    <td>----</td>
    <td class="testName">
    </td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">170</td>
    <td class="uncoveredLine">  for (unsigned Reg = X86::NoRegister + 1; Reg < X86::NUM_TARGET_REGS; ++Reg) {</td>
    <td>0</td>
    <td class="testName">
    </td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">171</td>
    <td class="uncoveredLine">    unsigned SEH = MRI->getEncodingValue(Reg);</td>
    <td>0</td>
    <td class="testName">
    </td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">172</td>
    <td class="uncoveredLine">    MRI->mapLLVMRegToSEHReg(Reg, SEH);</td>
    <td>0</td>
    <td class="testName">
    </td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">173</td>
    <td class="">  }</td>
    <td>----</td>
    <td class="testName">
    </td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">174</td>
    <td class=""></td>
    <td>----</td>
    <td class="testName">
    </td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">175</td>
    <td class="">  // Mapping from CodeView to MC register id.</td>
    <td>----</td>
    <td class="testName">
    </td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">176</td>
    <td class="">  static const struct {</td>
    <td>----</td>
    <td class="testName">
    </td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">177</td>
    <td class="">    codeview::RegisterId CVReg;</td>
    <td>----</td>
    <td class="testName">
    </td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">178</td>
    <td class="">    MCPhysReg Reg;</td>
    <td>----</td>
    <td class="testName">
    </td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">179</td>
    <td class="">  } RegMap[] = {</td>
    <td>----</td>
    <td class="testName">
    </td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">180</td>
    <td class="">      {codeview::RegisterId::AL, X86::AL},</td>
    <td>----</td>
    <td class="testName">
    </td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">181</td>
    <td class="">      {codeview::RegisterId::CL, X86::CL},</td>
    <td>----</td>
    <td class="testName">
    </td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">182</td>
    <td class="">      {codeview::RegisterId::DL, X86::DL},</td>
    <td>----</td>
    <td class="testName">
    </td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">183</td>
    <td class="">      {codeview::RegisterId::BL, X86::BL},</td>
    <td>----</td>
    <td class="testName">
    </td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">184</td>
    <td class="">      {codeview::RegisterId::AH, X86::AH},</td>
    <td>----</td>
    <td class="testName">
    </td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">185</td>
    <td class="">      {codeview::RegisterId::CH, X86::CH},</td>
    <td>----</td>
    <td class="testName">
    </td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">186</td>
    <td class="">      {codeview::RegisterId::DH, X86::DH},</td>
    <td>----</td>
    <td class="testName">
    </td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">187</td>
    <td class="">      {codeview::RegisterId::BH, X86::BH},</td>
    <td>----</td>
    <td class="testName">
    </td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">188</td>
    <td class="">      {codeview::RegisterId::AX, X86::AX},</td>
    <td>----</td>
    <td class="testName">
    </td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">189</td>
    <td class="">      {codeview::RegisterId::CX, X86::CX},</td>
    <td>----</td>
    <td class="testName">
    </td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">190</td>
    <td class="">      {codeview::RegisterId::DX, X86::DX},</td>
    <td>----</td>
    <td class="testName">
    </td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">191</td>
    <td class="">      {codeview::RegisterId::BX, X86::BX},</td>
    <td>----</td>
    <td class="testName">
    </td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">192</td>
    <td class="">      {codeview::RegisterId::SP, X86::SP},</td>
    <td>----</td>
    <td class="testName">
    </td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">193</td>
    <td class="">      {codeview::RegisterId::BP, X86::BP},</td>
    <td>----</td>
    <td class="testName">
    </td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">194</td>
    <td class="">      {codeview::RegisterId::SI, X86::SI},</td>
    <td>----</td>
    <td class="testName">
    </td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">195</td>
    <td class="">      {codeview::RegisterId::DI, X86::DI},</td>
    <td>----</td>
    <td class="testName">
    </td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">196</td>
    <td class="">      {codeview::RegisterId::EAX, X86::EAX},</td>
    <td>----</td>
    <td class="testName">
    </td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">197</td>
    <td class="">      {codeview::RegisterId::ECX, X86::ECX},</td>
    <td>----</td>
    <td class="testName">
    </td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">198</td>
    <td class="">      {codeview::RegisterId::EDX, X86::EDX},</td>
    <td>----</td>
    <td class="testName">
    </td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">199</td>
    <td class="">      {codeview::RegisterId::EBX, X86::EBX},</td>
    <td>----</td>
    <td class="testName">
    </td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">200</td>
    <td class="">      {codeview::RegisterId::ESP, X86::ESP},</td>
    <td>----</td>
    <td class="testName">
    </td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">201</td>
    <td class="">      {codeview::RegisterId::EBP, X86::EBP},</td>
    <td>----</td>
    <td class="testName">
    </td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">202</td>
    <td class="">      {codeview::RegisterId::ESI, X86::ESI},</td>
    <td>----</td>
    <td class="testName">
    </td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">203</td>
    <td class="">      {codeview::RegisterId::EDI, X86::EDI},</td>
    <td>----</td>
    <td class="testName">
    </td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">204</td>
    <td class=""></td>
    <td>----</td>
    <td class="testName">
    </td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">205</td>
    <td class="">      {codeview::RegisterId::EFLAGS, X86::EFLAGS},</td>
    <td>----</td>
    <td class="testName">
    </td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">206</td>
    <td class=""></td>
    <td>----</td>
    <td class="testName">
    </td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">207</td>
    <td class="">      {codeview::RegisterId::ST0, X86::ST0},</td>
    <td>----</td>
    <td class="testName">
    </td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">208</td>
    <td class="">      {codeview::RegisterId::ST1, X86::ST1},</td>
    <td>----</td>
    <td class="testName">
    </td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">209</td>
    <td class="">      {codeview::RegisterId::ST2, X86::ST2},</td>
    <td>----</td>
    <td class="testName">
    </td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">210</td>
    <td class="">      {codeview::RegisterId::ST3, X86::ST3},</td>
    <td>----</td>
    <td class="testName">
    </td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">211</td>
    <td class="">      {codeview::RegisterId::ST4, X86::ST4},</td>
    <td>----</td>
    <td class="testName">
    </td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">212</td>
    <td class="">      {codeview::RegisterId::ST5, X86::ST5},</td>
    <td>----</td>
    <td class="testName">
    </td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">213</td>
    <td class="">      {codeview::RegisterId::ST6, X86::ST6},</td>
    <td>----</td>
    <td class="testName">
    </td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">214</td>
    <td class="">      {codeview::RegisterId::ST7, X86::ST7},</td>
    <td>----</td>
    <td class="testName">
    </td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">215</td>
    <td class=""></td>
    <td>----</td>
    <td class="testName">
    </td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">216</td>
    <td class="">      {codeview::RegisterId::ST0, X86::FP0},</td>
    <td>----</td>
    <td class="testName">
    </td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">217</td>
    <td class="">      {codeview::RegisterId::ST1, X86::FP1},</td>
    <td>----</td>
    <td class="testName">
    </td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">218</td>
    <td class="">      {codeview::RegisterId::ST2, X86::FP2},</td>
    <td>----</td>
    <td class="testName">
    </td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">219</td>
    <td class="">      {codeview::RegisterId::ST3, X86::FP3},</td>
    <td>----</td>
    <td class="testName">
    </td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">220</td>
    <td class="">      {codeview::RegisterId::ST4, X86::FP4},</td>
    <td>----</td>
    <td class="testName">
    </td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">221</td>
    <td class="">      {codeview::RegisterId::ST5, X86::FP5},</td>
    <td>----</td>
    <td class="testName">
    </td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">222</td>
    <td class="">      {codeview::RegisterId::ST6, X86::FP6},</td>
    <td>----</td>
    <td class="testName">
    </td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">223</td>
    <td class="">      {codeview::RegisterId::ST7, X86::FP7},</td>
    <td>----</td>
    <td class="testName">
    </td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">224</td>
    <td class=""></td>
    <td>----</td>
    <td class="testName">
    </td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">225</td>
    <td class="">      {codeview::RegisterId::MM0, X86::MM0},</td>
    <td>----</td>
    <td class="testName">
    </td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">226</td>
    <td class="">      {codeview::RegisterId::MM1, X86::MM1},</td>
    <td>----</td>
    <td class="testName">
    </td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">227</td>
    <td class="">      {codeview::RegisterId::MM2, X86::MM2},</td>
    <td>----</td>
    <td class="testName">
    </td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">228</td>
    <td class="">      {codeview::RegisterId::MM3, X86::MM3},</td>
    <td>----</td>
    <td class="testName">
    </td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">229</td>
    <td class="">      {codeview::RegisterId::MM4, X86::MM4},</td>
    <td>----</td>
    <td class="testName">
    </td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">230</td>
    <td class="">      {codeview::RegisterId::MM5, X86::MM5},</td>
    <td>----</td>
    <td class="testName">
    </td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">231</td>
    <td class="">      {codeview::RegisterId::MM6, X86::MM6},</td>
    <td>----</td>
    <td class="testName">
    </td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">232</td>
    <td class="">      {codeview::RegisterId::MM7, X86::MM7},</td>
    <td>----</td>
    <td class="testName">
    </td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">233</td>
    <td class=""></td>
    <td>----</td>
    <td class="testName">
    </td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">234</td>
    <td class="">      {codeview::RegisterId::XMM0, X86::XMM0},</td>
    <td>----</td>
    <td class="testName">
    </td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">235</td>
    <td class="">      {codeview::RegisterId::XMM1, X86::XMM1},</td>
    <td>----</td>
    <td class="testName">
    </td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">236</td>
    <td class="">      {codeview::RegisterId::XMM2, X86::XMM2},</td>
    <td>----</td>
    <td class="testName">
    </td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">237</td>
    <td class="">      {codeview::RegisterId::XMM3, X86::XMM3},</td>
    <td>----</td>
    <td class="testName">
    </td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">238</td>
    <td class="">      {codeview::RegisterId::XMM4, X86::XMM4},</td>
    <td>----</td>
    <td class="testName">
    </td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">239</td>
    <td class="">      {codeview::RegisterId::XMM5, X86::XMM5},</td>
    <td>----</td>
    <td class="testName">
    </td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">240</td>
    <td class="">      {codeview::RegisterId::XMM6, X86::XMM6},</td>
    <td>----</td>
    <td class="testName">
    </td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">241</td>
    <td class="">      {codeview::RegisterId::XMM7, X86::XMM7},</td>
    <td>----</td>
    <td class="testName">
    </td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">242</td>
    <td class=""></td>
    <td>----</td>
    <td class="testName">
    </td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">243</td>
    <td class="">      {codeview::RegisterId::XMM8, X86::XMM8},</td>
    <td>----</td>
    <td class="testName">
    </td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">244</td>
    <td class="">      {codeview::RegisterId::XMM9, X86::XMM9},</td>
    <td>----</td>
    <td class="testName">
    </td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">245</td>
    <td class="">      {codeview::RegisterId::XMM10, X86::XMM10},</td>
    <td>----</td>
    <td class="testName">
    </td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">246</td>
    <td class="">      {codeview::RegisterId::XMM11, X86::XMM11},</td>
    <td>----</td>
    <td class="testName">
    </td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">247</td>
    <td class="">      {codeview::RegisterId::XMM12, X86::XMM12},</td>
    <td>----</td>
    <td class="testName">
    </td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">248</td>
    <td class="">      {codeview::RegisterId::XMM13, X86::XMM13},</td>
    <td>----</td>
    <td class="testName">
    </td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">249</td>
    <td class="">      {codeview::RegisterId::XMM14, X86::XMM14},</td>
    <td>----</td>
    <td class="testName">
    </td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">250</td>
    <td class="">      {codeview::RegisterId::XMM15, X86::XMM15},</td>
    <td>----</td>
    <td class="testName">
    </td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">251</td>
    <td class=""></td>
    <td>----</td>
    <td class="testName">
    </td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">252</td>
    <td class="">      {codeview::RegisterId::SIL, X86::SIL},</td>
    <td>----</td>
    <td class="testName">
    </td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">253</td>
    <td class="">      {codeview::RegisterId::DIL, X86::DIL},</td>
    <td>----</td>
    <td class="testName">
    </td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">254</td>
    <td class="">      {codeview::RegisterId::BPL, X86::BPL},</td>
    <td>----</td>
    <td class="testName">
    </td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">255</td>
    <td class="">      {codeview::RegisterId::SPL, X86::SPL},</td>
    <td>----</td>
    <td class="testName">
    </td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">256</td>
    <td class="">      {codeview::RegisterId::RAX, X86::RAX},</td>
    <td>----</td>
    <td class="testName">
    </td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">257</td>
    <td class="">      {codeview::RegisterId::RBX, X86::RBX},</td>
    <td>----</td>
    <td class="testName">
    </td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">258</td>
    <td class="">      {codeview::RegisterId::RCX, X86::RCX},</td>
    <td>----</td>
    <td class="testName">
    </td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">259</td>
    <td class="">      {codeview::RegisterId::RDX, X86::RDX},</td>
    <td>----</td>
    <td class="testName">
    </td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">260</td>
    <td class="">      {codeview::RegisterId::RSI, X86::RSI},</td>
    <td>----</td>
    <td class="testName">
    </td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">261</td>
    <td class="">      {codeview::RegisterId::RDI, X86::RDI},</td>
    <td>----</td>
    <td class="testName">
    </td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">262</td>
    <td class="">      {codeview::RegisterId::RBP, X86::RBP},</td>
    <td>----</td>
    <td class="testName">
    </td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">263</td>
    <td class="">      {codeview::RegisterId::RSP, X86::RSP},</td>
    <td>----</td>
    <td class="testName">
    </td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">264</td>
    <td class="">      {codeview::RegisterId::R8, X86::R8},</td>
    <td>----</td>
    <td class="testName">
    </td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">265</td>
    <td class="">      {codeview::RegisterId::R9, X86::R9},</td>
    <td>----</td>
    <td class="testName">
    </td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">266</td>
    <td class="">      {codeview::RegisterId::R10, X86::R10},</td>
    <td>----</td>
    <td class="testName">
    </td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">267</td>
    <td class="">      {codeview::RegisterId::R11, X86::R11},</td>
    <td>----</td>
    <td class="testName">
    </td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">268</td>
    <td class="">      {codeview::RegisterId::R12, X86::R12},</td>
    <td>----</td>
    <td class="testName">
    </td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">269</td>
    <td class="">      {codeview::RegisterId::R13, X86::R13},</td>
    <td>----</td>
    <td class="testName">
    </td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">270</td>
    <td class="">      {codeview::RegisterId::R14, X86::R14},</td>
    <td>----</td>
    <td class="testName">
    </td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">271</td>
    <td class="">      {codeview::RegisterId::R15, X86::R15},</td>
    <td>----</td>
    <td class="testName">
    </td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">272</td>
    <td class="">      {codeview::RegisterId::R8B, X86::R8B},</td>
    <td>----</td>
    <td class="testName">
    </td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">273</td>
    <td class="">      {codeview::RegisterId::R9B, X86::R9B},</td>
    <td>----</td>
    <td class="testName">
    </td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">274</td>
    <td class="">      {codeview::RegisterId::R10B, X86::R10B},</td>
    <td>----</td>
    <td class="testName">
    </td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">275</td>
    <td class="">      {codeview::RegisterId::R11B, X86::R11B},</td>
    <td>----</td>
    <td class="testName">
    </td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">276</td>
    <td class="">      {codeview::RegisterId::R12B, X86::R12B},</td>
    <td>----</td>
    <td class="testName">
    </td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">277</td>
    <td class="">      {codeview::RegisterId::R13B, X86::R13B},</td>
    <td>----</td>
    <td class="testName">
    </td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">278</td>
    <td class="">      {codeview::RegisterId::R14B, X86::R14B},</td>
    <td>----</td>
    <td class="testName">
    </td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">279</td>
    <td class="">      {codeview::RegisterId::R15B, X86::R15B},</td>
    <td>----</td>
    <td class="testName">
    </td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">280</td>
    <td class="">      {codeview::RegisterId::R8W, X86::R8W},</td>
    <td>----</td>
    <td class="testName">
    </td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">281</td>
    <td class="">      {codeview::RegisterId::R9W, X86::R9W},</td>
    <td>----</td>
    <td class="testName">
    </td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">282</td>
    <td class="">      {codeview::RegisterId::R10W, X86::R10W},</td>
    <td>----</td>
    <td class="testName">
    </td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">283</td>
    <td class="">      {codeview::RegisterId::R11W, X86::R11W},</td>
    <td>----</td>
    <td class="testName">
    </td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">284</td>
    <td class="">      {codeview::RegisterId::R12W, X86::R12W},</td>
    <td>----</td>
    <td class="testName">
    </td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">285</td>
    <td class="">      {codeview::RegisterId::R13W, X86::R13W},</td>
    <td>----</td>
    <td class="testName">
    </td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">286</td>
    <td class="">      {codeview::RegisterId::R14W, X86::R14W},</td>
    <td>----</td>
    <td class="testName">
    </td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">287</td>
    <td class="">      {codeview::RegisterId::R15W, X86::R15W},</td>
    <td>----</td>
    <td class="testName">
    </td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">288</td>
    <td class="">      {codeview::RegisterId::R8D, X86::R8D},</td>
    <td>----</td>
    <td class="testName">
    </td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">289</td>
    <td class="">      {codeview::RegisterId::R9D, X86::R9D},</td>
    <td>----</td>
    <td class="testName">
    </td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">290</td>
    <td class="">      {codeview::RegisterId::R10D, X86::R10D},</td>
    <td>----</td>
    <td class="testName">
    </td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">291</td>
    <td class="">      {codeview::RegisterId::R11D, X86::R11D},</td>
    <td>----</td>
    <td class="testName">
    </td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">292</td>
    <td class="">      {codeview::RegisterId::R12D, X86::R12D},</td>
    <td>----</td>
    <td class="testName">
    </td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">293</td>
    <td class="">      {codeview::RegisterId::R13D, X86::R13D},</td>
    <td>----</td>
    <td class="testName">
    </td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">294</td>
    <td class="">      {codeview::RegisterId::R14D, X86::R14D},</td>
    <td>----</td>
    <td class="testName">
    </td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">295</td>
    <td class="">      {codeview::RegisterId::R15D, X86::R15D},</td>
    <td>----</td>
    <td class="testName">
    </td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">296</td>
    <td class="">      {codeview::RegisterId::AMD64_YMM0, X86::YMM0},</td>
    <td>----</td>
    <td class="testName">
    </td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">297</td>
    <td class="">      {codeview::RegisterId::AMD64_YMM1, X86::YMM1},</td>
    <td>----</td>
    <td class="testName">
    </td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">298</td>
    <td class="">      {codeview::RegisterId::AMD64_YMM2, X86::YMM2},</td>
    <td>----</td>
    <td class="testName">
    </td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">299</td>
    <td class="">      {codeview::RegisterId::AMD64_YMM3, X86::YMM3},</td>
    <td>----</td>
    <td class="testName">
    </td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">300</td>
    <td class="">      {codeview::RegisterId::AMD64_YMM4, X86::YMM4},</td>
    <td>----</td>
    <td class="testName">
    </td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">301</td>
    <td class="">      {codeview::RegisterId::AMD64_YMM5, X86::YMM5},</td>
    <td>----</td>
    <td class="testName">
    </td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">302</td>
    <td class="">      {codeview::RegisterId::AMD64_YMM6, X86::YMM6},</td>
    <td>----</td>
    <td class="testName">
    </td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">303</td>
    <td class="">      {codeview::RegisterId::AMD64_YMM7, X86::YMM7},</td>
    <td>----</td>
    <td class="testName">
    </td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">304</td>
    <td class="">      {codeview::RegisterId::AMD64_YMM8, X86::YMM8},</td>
    <td>----</td>
    <td class="testName">
    </td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">305</td>
    <td class="">      {codeview::RegisterId::AMD64_YMM9, X86::YMM9},</td>
    <td>----</td>
    <td class="testName">
    </td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">306</td>
    <td class="">      {codeview::RegisterId::AMD64_YMM10, X86::YMM10},</td>
    <td>----</td>
    <td class="testName">
    </td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">307</td>
    <td class="">      {codeview::RegisterId::AMD64_YMM11, X86::YMM11},</td>
    <td>----</td>
    <td class="testName">
    </td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">308</td>
    <td class="">      {codeview::RegisterId::AMD64_YMM12, X86::YMM12},</td>
    <td>----</td>
    <td class="testName">
    </td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">309</td>
    <td class="">      {codeview::RegisterId::AMD64_YMM13, X86::YMM13},</td>
    <td>----</td>
    <td class="testName">
    </td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">310</td>
    <td class="">      {codeview::RegisterId::AMD64_YMM14, X86::YMM14},</td>
    <td>----</td>
    <td class="testName">
    </td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">311</td>
    <td class="">      {codeview::RegisterId::AMD64_YMM15, X86::YMM15},</td>
    <td>----</td>
    <td class="testName">
    </td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">312</td>
    <td class="">      {codeview::RegisterId::AMD64_YMM16, X86::YMM16},</td>
    <td>----</td>
    <td class="testName">
    </td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">313</td>
    <td class="">      {codeview::RegisterId::AMD64_YMM17, X86::YMM17},</td>
    <td>----</td>
    <td class="testName">
    </td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">314</td>
    <td class="">      {codeview::RegisterId::AMD64_YMM18, X86::YMM18},</td>
    <td>----</td>
    <td class="testName">
    </td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">315</td>
    <td class="">      {codeview::RegisterId::AMD64_YMM19, X86::YMM19},</td>
    <td>----</td>
    <td class="testName">
    </td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">316</td>
    <td class="">      {codeview::RegisterId::AMD64_YMM20, X86::YMM20},</td>
    <td>----</td>
    <td class="testName">
    </td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">317</td>
    <td class="">      {codeview::RegisterId::AMD64_YMM21, X86::YMM21},</td>
    <td>----</td>
    <td class="testName">
    </td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">318</td>
    <td class="">      {codeview::RegisterId::AMD64_YMM22, X86::YMM22},</td>
    <td>----</td>
    <td class="testName">
    </td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">319</td>
    <td class="">      {codeview::RegisterId::AMD64_YMM23, X86::YMM23},</td>
    <td>----</td>
    <td class="testName">
    </td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">320</td>
    <td class="">      {codeview::RegisterId::AMD64_YMM24, X86::YMM24},</td>
    <td>----</td>
    <td class="testName">
    </td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">321</td>
    <td class="">      {codeview::RegisterId::AMD64_YMM25, X86::YMM25},</td>
    <td>----</td>
    <td class="testName">
    </td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">322</td>
    <td class="">      {codeview::RegisterId::AMD64_YMM26, X86::YMM26},</td>
    <td>----</td>
    <td class="testName">
    </td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">323</td>
    <td class="">      {codeview::RegisterId::AMD64_YMM27, X86::YMM27},</td>
    <td>----</td>
    <td class="testName">
    </td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">324</td>
    <td class="">      {codeview::RegisterId::AMD64_YMM28, X86::YMM28},</td>
    <td>----</td>
    <td class="testName">
    </td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">325</td>
    <td class="">      {codeview::RegisterId::AMD64_YMM29, X86::YMM29},</td>
    <td>----</td>
    <td class="testName">
    </td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">326</td>
    <td class="">      {codeview::RegisterId::AMD64_YMM30, X86::YMM30},</td>
    <td>----</td>
    <td class="testName">
    </td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">327</td>
    <td class="">      {codeview::RegisterId::AMD64_YMM31, X86::YMM31},</td>
    <td>----</td>
    <td class="testName">
    </td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">328</td>
    <td class="">      {codeview::RegisterId::AMD64_ZMM0, X86::ZMM0},</td>
    <td>----</td>
    <td class="testName">
    </td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">329</td>
    <td class="">      {codeview::RegisterId::AMD64_ZMM1, X86::ZMM1},</td>
    <td>----</td>
    <td class="testName">
    </td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">330</td>
    <td class="">      {codeview::RegisterId::AMD64_ZMM2, X86::ZMM2},</td>
    <td>----</td>
    <td class="testName">
    </td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">331</td>
    <td class="">      {codeview::RegisterId::AMD64_ZMM3, X86::ZMM3},</td>
    <td>----</td>
    <td class="testName">
    </td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">332</td>
    <td class="">      {codeview::RegisterId::AMD64_ZMM4, X86::ZMM4},</td>
    <td>----</td>
    <td class="testName">
    </td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">333</td>
    <td class="">      {codeview::RegisterId::AMD64_ZMM5, X86::ZMM5},</td>
    <td>----</td>
    <td class="testName">
    </td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">334</td>
    <td class="">      {codeview::RegisterId::AMD64_ZMM6, X86::ZMM6},</td>
    <td>----</td>
    <td class="testName">
    </td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">335</td>
    <td class="">      {codeview::RegisterId::AMD64_ZMM7, X86::ZMM7},</td>
    <td>----</td>
    <td class="testName">
    </td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">336</td>
    <td class="">      {codeview::RegisterId::AMD64_ZMM8, X86::ZMM8},</td>
    <td>----</td>
    <td class="testName">
    </td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">337</td>
    <td class="">      {codeview::RegisterId::AMD64_ZMM9, X86::ZMM9},</td>
    <td>----</td>
    <td class="testName">
    </td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">338</td>
    <td class="">      {codeview::RegisterId::AMD64_ZMM10, X86::ZMM10},</td>
    <td>----</td>
    <td class="testName">
    </td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">339</td>
    <td class="">      {codeview::RegisterId::AMD64_ZMM11, X86::ZMM11},</td>
    <td>----</td>
    <td class="testName">
    </td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">340</td>
    <td class="">      {codeview::RegisterId::AMD64_ZMM12, X86::ZMM12},</td>
    <td>----</td>
    <td class="testName">
    </td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">341</td>
    <td class="">      {codeview::RegisterId::AMD64_ZMM13, X86::ZMM13},</td>
    <td>----</td>
    <td class="testName">
    </td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">342</td>
    <td class="">      {codeview::RegisterId::AMD64_ZMM14, X86::ZMM14},</td>
    <td>----</td>
    <td class="testName">
    </td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">343</td>
    <td class="">      {codeview::RegisterId::AMD64_ZMM15, X86::ZMM15},</td>
    <td>----</td>
    <td class="testName">
    </td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">344</td>
    <td class="">      {codeview::RegisterId::AMD64_ZMM16, X86::ZMM16},</td>
    <td>----</td>
    <td class="testName">
    </td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">345</td>
    <td class="">      {codeview::RegisterId::AMD64_ZMM17, X86::ZMM17},</td>
    <td>----</td>
    <td class="testName">
    </td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">346</td>
    <td class="">      {codeview::RegisterId::AMD64_ZMM18, X86::ZMM18},</td>
    <td>----</td>
    <td class="testName">
    </td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">347</td>
    <td class="">      {codeview::RegisterId::AMD64_ZMM19, X86::ZMM19},</td>
    <td>----</td>
    <td class="testName">
    </td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">348</td>
    <td class="">      {codeview::RegisterId::AMD64_ZMM20, X86::ZMM20},</td>
    <td>----</td>
    <td class="testName">
    </td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">349</td>
    <td class="">      {codeview::RegisterId::AMD64_ZMM21, X86::ZMM21},</td>
    <td>----</td>
    <td class="testName">
    </td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">350</td>
    <td class="">      {codeview::RegisterId::AMD64_ZMM22, X86::ZMM22},</td>
    <td>----</td>
    <td class="testName">
    </td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">351</td>
    <td class="">      {codeview::RegisterId::AMD64_ZMM23, X86::ZMM23},</td>
    <td>----</td>
    <td class="testName">
    </td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">352</td>
    <td class="">      {codeview::RegisterId::AMD64_ZMM24, X86::ZMM24},</td>
    <td>----</td>
    <td class="testName">
    </td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">353</td>
    <td class="">      {codeview::RegisterId::AMD64_ZMM25, X86::ZMM25},</td>
    <td>----</td>
    <td class="testName">
    </td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">354</td>
    <td class="">      {codeview::RegisterId::AMD64_ZMM26, X86::ZMM26},</td>
    <td>----</td>
    <td class="testName">
    </td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">355</td>
    <td class="">      {codeview::RegisterId::AMD64_ZMM27, X86::ZMM27},</td>
    <td>----</td>
    <td class="testName">
    </td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">356</td>
    <td class="">      {codeview::RegisterId::AMD64_ZMM28, X86::ZMM28},</td>
    <td>----</td>
    <td class="testName">
    </td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">357</td>
    <td class="">      {codeview::RegisterId::AMD64_ZMM29, X86::ZMM29},</td>
    <td>----</td>
    <td class="testName">
    </td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">358</td>
    <td class="">      {codeview::RegisterId::AMD64_ZMM30, X86::ZMM30},</td>
    <td>----</td>
    <td class="testName">
    </td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">359</td>
    <td class="">      {codeview::RegisterId::AMD64_ZMM31, X86::ZMM31},</td>
    <td>----</td>
    <td class="testName">
    </td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">360</td>
    <td class="">      {codeview::RegisterId::AMD64_K0, X86::K0},</td>
    <td>----</td>
    <td class="testName">
    </td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">361</td>
    <td class="">      {codeview::RegisterId::AMD64_K1, X86::K1},</td>
    <td>----</td>
    <td class="testName">
    </td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">362</td>
    <td class="">      {codeview::RegisterId::AMD64_K2, X86::K2},</td>
    <td>----</td>
    <td class="testName">
    </td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">363</td>
    <td class="">      {codeview::RegisterId::AMD64_K3, X86::K3},</td>
    <td>----</td>
    <td class="testName">
    </td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">364</td>
    <td class="">      {codeview::RegisterId::AMD64_K4, X86::K4},</td>
    <td>----</td>
    <td class="testName">
    </td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">365</td>
    <td class="">      {codeview::RegisterId::AMD64_K5, X86::K5},</td>
    <td>----</td>
    <td class="testName">
    </td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">366</td>
    <td class="">      {codeview::RegisterId::AMD64_K6, X86::K6},</td>
    <td>----</td>
    <td class="testName">
    </td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">367</td>
    <td class="">      {codeview::RegisterId::AMD64_K7, X86::K7},</td>
    <td>----</td>
    <td class="testName">
    </td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">368</td>
    <td class="">      {codeview::RegisterId::AMD64_XMM16, X86::XMM16},</td>
    <td>----</td>
    <td class="testName">
    </td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">369</td>
    <td class="">      {codeview::RegisterId::AMD64_XMM17, X86::XMM17},</td>
    <td>----</td>
    <td class="testName">
    </td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">370</td>
    <td class="">      {codeview::RegisterId::AMD64_XMM18, X86::XMM18},</td>
    <td>----</td>
    <td class="testName">
    </td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">371</td>
    <td class="">      {codeview::RegisterId::AMD64_XMM19, X86::XMM19},</td>
    <td>----</td>
    <td class="testName">
    </td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">372</td>
    <td class="">      {codeview::RegisterId::AMD64_XMM20, X86::XMM20},</td>
    <td>----</td>
    <td class="testName">
    </td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">373</td>
    <td class="">      {codeview::RegisterId::AMD64_XMM21, X86::XMM21},</td>
    <td>----</td>
    <td class="testName">
    </td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">374</td>
    <td class="">      {codeview::RegisterId::AMD64_XMM22, X86::XMM22},</td>
    <td>----</td>
    <td class="testName">
    </td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">375</td>
    <td class="">      {codeview::RegisterId::AMD64_XMM23, X86::XMM23},</td>
    <td>----</td>
    <td class="testName">
    </td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">376</td>
    <td class="">      {codeview::RegisterId::AMD64_XMM24, X86::XMM24},</td>
    <td>----</td>
    <td class="testName">
    </td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">377</td>
    <td class="">      {codeview::RegisterId::AMD64_XMM25, X86::XMM25},</td>
    <td>----</td>
    <td class="testName">
    </td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">378</td>
    <td class="">      {codeview::RegisterId::AMD64_XMM26, X86::XMM26},</td>
    <td>----</td>
    <td class="testName">
    </td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">379</td>
    <td class="">      {codeview::RegisterId::AMD64_XMM27, X86::XMM27},</td>
    <td>----</td>
    <td class="testName">
    </td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">380</td>
    <td class="">      {codeview::RegisterId::AMD64_XMM28, X86::XMM28},</td>
    <td>----</td>
    <td class="testName">
    </td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">381</td>
    <td class="">      {codeview::RegisterId::AMD64_XMM29, X86::XMM29},</td>
    <td>----</td>
    <td class="testName">
    </td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">382</td>
    <td class="">      {codeview::RegisterId::AMD64_XMM30, X86::XMM30},</td>
    <td>----</td>
    <td class="testName">
    </td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">383</td>
    <td class="">      {codeview::RegisterId::AMD64_XMM31, X86::XMM31},</td>
    <td>----</td>
    <td class="testName">
    </td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">384</td>
    <td class=""></td>
    <td>----</td>
    <td class="testName">
    </td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">385</td>
    <td class="">  };</td>
    <td>----</td>
    <td class="testName">
    </td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">386</td>
    <td class="uncoveredLine">  for (const auto &I : RegMap)</td>
    <td>0</td>
    <td class="testName">
    </td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">387</td>
    <td class="uncoveredLine">    MRI->mapLLVMRegToCVReg(I.Reg, static_cast<int>(I.CVReg));</td>
    <td>0</td>
    <td class="testName">
    </td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">388</td>
    <td class="uncoveredLine">}</td>
    <td>0</td>
    <td class="testName">
    </td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">389</td>
    <td class=""></td>
    <td>----</td>
    <td class="testName">
    </td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">390</td>
    <td class="uncoveredLine">MCSubtargetInfo *X86_MC::createX86MCSubtargetInfo(const Triple &TT,</td>
    <td>0</td>
    <td class="testName">
    </td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">391</td>
    <td class="">                                                  StringRef CPU, StringRef FS) {</td>
    <td>----</td>
    <td class="testName">
    </td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">392</td>
    <td class="uncoveredLine">  std::string ArchFS = X86_MC::ParseX86Triple(TT);</td>
    <td>0</td>
    <td class="testName">
    </td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">393</td>
    <td class="uncoveredLine">  assert(!ArchFS.empty() && "Failed to parse X86 triple");</td>
    <td>0</td>
    <td class="testName">
    </td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">394</td>
    <td class="uncoveredLine">  if (!FS.empty())</td>
    <td>0</td>
    <td class="testName">
    </td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">395</td>
    <td class="uncoveredLine">    ArchFS = (Twine(ArchFS) + "," + FS).str();</td>
    <td>0</td>
    <td class="testName">
    </td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">396</td>
    <td class=""></td>
    <td>----</td>
    <td class="testName">
    </td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">397</td>
    <td class="uncoveredLine">  if (CPU.empty())</td>
    <td>0</td>
    <td class="testName">
    </td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">398</td>
    <td class="uncoveredLine">    CPU = "generic";</td>
    <td>0</td>
    <td class="testName">
    </td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">399</td>
    <td class=""></td>
    <td>----</td>
    <td class="testName">
    </td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">400</td>
    <td class="uncoveredLine">  return createX86MCSubtargetInfoImpl(TT, CPU, /*TuneCPU*/ CPU, ArchFS);</td>
    <td>0</td>
    <td class="testName">
    </td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">401</td>
    <td class="uncoveredLine">}</td>
    <td>0</td>
    <td class="testName">
    </td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">402</td>
    <td class=""></td>
    <td>----</td>
    <td class="testName">
    </td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">403</td>
    <td class="uncoveredLine">static MCInstrInfo *createX86MCInstrInfo() {</td>
    <td>0</td>
    <td class="testName">
    </td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">404</td>
    <td class="uncoveredLine">  MCInstrInfo *X = new MCInstrInfo();</td>
    <td>0</td>
    <td class="testName">
    </td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">405</td>
    <td class="uncoveredLine">  InitX86MCInstrInfo(X);</td>
    <td>0</td>
    <td class="testName">
    </td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">406</td>
    <td class="uncoveredLine">  return X;</td>
    <td>0</td>
    <td class="testName">
    </td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">407</td>
    <td class="">}</td>
    <td>----</td>
    <td class="testName">
    </td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">408</td>
    <td class=""></td>
    <td>----</td>
    <td class="testName">
    </td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">409</td>
    <td class="uncoveredLine">static MCRegisterInfo *createX86MCRegisterInfo(const Triple &TT) {</td>
    <td>0</td>
    <td class="testName">
    </td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">410</td>
    <td class="uncoveredLine">  unsigned RA = (TT.getArch() == Triple::x86_64)</td>
    <td>0</td>
    <td class="testName">
    </td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">411</td>
    <td class="uncoveredLine">                    ? X86::RIP  // Should have dwarf #16.</td>
    <td>0</td>
    <td class="testName">
    </td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">412</td>
    <td class="uncoveredLine">                    : X86::EIP; // Should have dwarf #8.</td>
    <td>0</td>
    <td class="testName">
    </td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">413</td>
    <td class=""></td>
    <td>----</td>
    <td class="testName">
    </td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">414</td>
    <td class="uncoveredLine">  MCRegisterInfo *X = new MCRegisterInfo();</td>
    <td>0</td>
    <td class="testName">
    </td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">415</td>
    <td class="uncoveredLine">  InitX86MCRegisterInfo(X, RA, X86_MC::getDwarfRegFlavour(TT, false),</td>
    <td>0</td>
    <td class="testName">
    </td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">416</td>
    <td class="">                        X86_MC::getDwarfRegFlavour(TT, true), RA);</td>
    <td>----</td>
    <td class="testName">
    </td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">417</td>
    <td class="uncoveredLine">  X86_MC::initLLVMToSEHAndCVRegMapping(X);</td>
    <td>0</td>
    <td class="testName">
    </td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">418</td>
    <td class="uncoveredLine">  return X;</td>
    <td>0</td>
    <td class="testName">
    </td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">419</td>
    <td class="">}</td>
    <td>----</td>
    <td class="testName">
    </td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">420</td>
    <td class=""></td>
    <td>----</td>
    <td class="testName">
    </td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">421</td>
    <td class="uncoveredLine">static MCAsmInfo *createX86MCAsmInfo(const MCRegisterInfo &MRI,</td>
    <td>0</td>
    <td class="testName">
    </td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">422</td>
    <td class="">                                     const Triple &TheTriple,</td>
    <td>----</td>
    <td class="testName">
    </td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">423</td>
    <td class="">                                     const MCTargetOptions &Options) {</td>
    <td>----</td>
    <td class="testName">
    </td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">424</td>
    <td class="uncoveredLine">  bool is64Bit = TheTriple.getArch() == Triple::x86_64;</td>
    <td>0</td>
    <td class="testName">
    </td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">425</td>
    <td class=""></td>
    <td>----</td>
    <td class="testName">
    </td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">426</td>
    <td class="">  MCAsmInfo *MAI;</td>
    <td>----</td>
    <td class="testName">
    </td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">427</td>
    <td class="uncoveredLine">  if (TheTriple.isOSBinFormatMachO()) {</td>
    <td>0</td>
    <td class="testName">
    </td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">428</td>
    <td class="uncoveredLine">    if (is64Bit)</td>
    <td>0</td>
    <td class="testName">
    </td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">429</td>
    <td class="uncoveredLine">      MAI = new X86_64MCAsmInfoDarwin(TheTriple);</td>
    <td>0</td>
    <td class="testName">
    </td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">430</td>
    <td class="">    else</td>
    <td>----</td>
    <td class="testName">
    </td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">431</td>
    <td class="uncoveredLine">      MAI = new X86MCAsmInfoDarwin(TheTriple);</td>
    <td>0</td>
    <td class="testName">
    </td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">432</td>
    <td class="uncoveredLine">  } else if (TheTriple.isOSBinFormatELF()) {</td>
    <td>0</td>
    <td class="testName">
    </td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">433</td>
    <td class="">    // Force the use of an ELF container.</td>
    <td>----</td>
    <td class="testName">
    </td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">434</td>
    <td class="uncoveredLine">    MAI = new X86ELFMCAsmInfo(TheTriple);</td>
    <td>0</td>
    <td class="testName">
    </td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">435</td>
    <td class="uncoveredLine">  } else if (TheTriple.isWindowsMSVCEnvironment() ||</td>
    <td>0</td>
    <td class="testName">
    </td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">436</td>
    <td class="uncoveredLine">             TheTriple.isWindowsCoreCLREnvironment()) {</td>
    <td>0</td>
    <td class="testName">
    </td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">437</td>
    <td class="uncoveredLine">    if (Options.getAssemblyLanguage().equals_insensitive("masm"))</td>
    <td>0</td>
    <td class="testName">
    </td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">438</td>
    <td class="uncoveredLine">      MAI = new X86MCAsmInfoMicrosoftMASM(TheTriple);</td>
    <td>0</td>
    <td class="testName">
    </td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">439</td>
    <td class="">    else</td>
    <td>----</td>
    <td class="testName">
    </td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">440</td>
    <td class="uncoveredLine">      MAI = new X86MCAsmInfoMicrosoft(TheTriple);</td>
    <td>0</td>
    <td class="testName">
    </td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">441</td>
    <td class="uncoveredLine">  } else if (TheTriple.isOSCygMing() ||</td>
    <td>0</td>
    <td class="testName">
    </td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">442</td>
    <td class="uncoveredLine">             TheTriple.isWindowsItaniumEnvironment()) {</td>
    <td>0</td>
    <td class="testName">
    </td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">443</td>
    <td class="uncoveredLine">    MAI = new X86MCAsmInfoGNUCOFF(TheTriple);</td>
    <td>0</td>
    <td class="testName">
    </td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">444</td>
    <td class="uncoveredLine">  } else if (TheTriple.isUEFI()) {</td>
    <td>0</td>
    <td class="testName">
    </td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">445</td>
    <td class="uncoveredLine">    MAI = new X86MCAsmInfoGNUCOFF(TheTriple);</td>
    <td>0</td>
    <td class="testName">
    </td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">446</td>
    <td class="">  } else {</td>
    <td>----</td>
    <td class="testName">
    </td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">447</td>
    <td class="">    // The default is ELF.</td>
    <td>----</td>
    <td class="testName">
    </td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">448</td>
    <td class="uncoveredLine">    MAI = new X86ELFMCAsmInfo(TheTriple);</td>
    <td>0</td>
    <td class="testName">
    </td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">449</td>
    <td class="">  }</td>
    <td>----</td>
    <td class="testName">
    </td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">450</td>
    <td class=""></td>
    <td>----</td>
    <td class="testName">
    </td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">451</td>
    <td class="">  // Initialize initial frame state.</td>
    <td>----</td>
    <td class="testName">
    </td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">452</td>
    <td class="">  // Calculate amount of bytes used for return address storing</td>
    <td>----</td>
    <td class="testName">
    </td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">453</td>
    <td class="uncoveredLine">  int stackGrowth = is64Bit ? -8 : -4;</td>
    <td>0</td>
    <td class="testName">
    </td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">454</td>
    <td class=""></td>
    <td>----</td>
    <td class="testName">
    </td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">455</td>
    <td class="">  // Initial state of the frame pointer is esp+stackGrowth.</td>
    <td>----</td>
    <td class="testName">
    </td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">456</td>
    <td class="uncoveredLine">  unsigned StackPtr = is64Bit ? X86::RSP : X86::ESP;</td>
    <td>0</td>
    <td class="testName">
    </td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">457</td>
    <td class="uncoveredLine">  MCCFIInstruction Inst = MCCFIInstruction::cfiDefCfa(</td>
    <td>0</td>
    <td class="testName">
    </td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">458</td>
    <td class="uncoveredLine">      nullptr, MRI.getDwarfRegNum(StackPtr, true), -stackGrowth);</td>
    <td>0</td>
    <td class="testName">
    </td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">459</td>
    <td class="uncoveredLine">  MAI->addInitialFrameState(Inst);</td>
    <td>0</td>
    <td class="testName">
    </td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">460</td>
    <td class=""></td>
    <td>----</td>
    <td class="testName">
    </td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">461</td>
    <td class="">  // Add return address to move list</td>
    <td>----</td>
    <td class="testName">
    </td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">462</td>
    <td class="uncoveredLine">  unsigned InstPtr = is64Bit ? X86::RIP : X86::EIP;</td>
    <td>0</td>
    <td class="testName">
    </td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">463</td>
    <td class="uncoveredLine">  MCCFIInstruction Inst2 = MCCFIInstruction::createOffset(</td>
    <td>0</td>
    <td class="testName">
    </td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">464</td>
    <td class="uncoveredLine">      nullptr, MRI.getDwarfRegNum(InstPtr, true), stackGrowth);</td>
    <td>0</td>
    <td class="testName">
    </td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">465</td>
    <td class="uncoveredLine">  MAI->addInitialFrameState(Inst2);</td>
    <td>0</td>
    <td class="testName">
    </td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">466</td>
    <td class=""></td>
    <td>----</td>
    <td class="testName">
    </td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">467</td>
    <td class="uncoveredLine">  return MAI;</td>
    <td>0</td>
    <td class="testName">
    </td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">468</td>
    <td class="uncoveredLine">}</td>
    <td>0</td>
    <td class="testName">
    </td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">469</td>
    <td class=""></td>
    <td>----</td>
    <td class="testName">
    </td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">470</td>
    <td class="uncoveredLine">static MCInstPrinter *createX86MCInstPrinter(const Triple &T,</td>
    <td>0</td>
    <td class="testName">
    </td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">471</td>
    <td class="">                                             unsigned SyntaxVariant,</td>
    <td>----</td>
    <td class="testName">
    </td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">472</td>
    <td class="">                                             const MCAsmInfo &MAI,</td>
    <td>----</td>
    <td class="testName">
    </td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">473</td>
    <td class="">                                             const MCInstrInfo &MII,</td>
    <td>----</td>
    <td class="testName">
    </td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">474</td>
    <td class="">                                             const MCRegisterInfo &MRI) {</td>
    <td>----</td>
    <td class="testName">
    </td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">475</td>
    <td class="uncoveredLine">  if (SyntaxVariant == 0)</td>
    <td>0</td>
    <td class="testName">
    </td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">476</td>
    <td class="uncoveredLine">    return new X86ATTInstPrinter(MAI, MII, MRI);</td>
    <td>0</td>
    <td class="testName">
    </td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">477</td>
    <td class="uncoveredLine">  if (SyntaxVariant == 1)</td>
    <td>0</td>
    <td class="testName">
    </td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">478</td>
    <td class="uncoveredLine">    return new X86IntelInstPrinter(MAI, MII, MRI);</td>
    <td>0</td>
    <td class="testName">
    </td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">479</td>
    <td class="uncoveredLine">  return nullptr;</td>
    <td>0</td>
    <td class="testName">
    </td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">480</td>
    <td class="">}</td>
    <td>----</td>
    <td class="testName">
    </td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">481</td>
    <td class=""></td>
    <td>----</td>
    <td class="testName">
    </td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">482</td>
    <td class="uncoveredLine">static MCRelocationInfo *createX86MCRelocationInfo(const Triple &TheTriple,</td>
    <td>0</td>
    <td class="testName">
    </td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">483</td>
    <td class="">                                                   MCContext &Ctx) {</td>
    <td>----</td>
    <td class="testName">
    </td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">484</td>
    <td class="">  // Default to the stock relocation info.</td>
    <td>----</td>
    <td class="testName">
    </td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">485</td>
    <td class="uncoveredLine">  return llvm::createMCRelocationInfo(TheTriple, Ctx);</td>
    <td>0</td>
    <td class="testName">
    </td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">486</td>
    <td class="">}</td>
    <td>----</td>
    <td class="testName">
    </td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">487</td>
    <td class=""></td>
    <td>----</td>
    <td class="testName">
    </td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">488</td>
    <td class="">namespace llvm {</td>
    <td>----</td>
    <td class="testName">
    </td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">489</td>
    <td class="">namespace X86_MC {</td>
    <td>----</td>
    <td class="testName">
    </td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">490</td>
    <td class=""></td>
    <td>----</td>
    <td class="testName">
    </td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">491</td>
    <td class="">class X86MCInstrAnalysis : public MCInstrAnalysis {</td>
    <td>----</td>
    <td class="testName">
    </td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">492</td>
    <td class="">  X86MCInstrAnalysis(const X86MCInstrAnalysis &) = delete;</td>
    <td>----</td>
    <td class="testName">
    </td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">493</td>
    <td class="">  X86MCInstrAnalysis &operator=(const X86MCInstrAnalysis &) = delete;</td>
    <td>----</td>
    <td class="testName">
    </td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">494</td>
    <td class="uncoveredLine">  virtual ~X86MCInstrAnalysis() = default;</td>
    <td>0</td>
    <td class="testName">
    </td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">495</td>
    <td class=""></td>
    <td>----</td>
    <td class="testName">
    </td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">496</td>
    <td class="">public:</td>
    <td>----</td>
    <td class="testName">
    </td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">497</td>
    <td class="uncoveredLine">  X86MCInstrAnalysis(const MCInstrInfo *MCII) : MCInstrAnalysis(MCII) {}</td>
    <td>0</td>
    <td class="testName">
    </td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">498</td>
    <td class=""></td>
    <td>----</td>
    <td class="testName">
    </td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">499</td>
    <td class="">#define GET_STIPREDICATE_DECLS_FOR_MC_ANALYSIS</td>
    <td>----</td>
    <td class="testName">
    </td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">500</td>
    <td class="">#include "X86GenSubtargetInfo.inc"</td>
    <td>----</td>
    <td class="testName">
    </td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">501</td>
    <td class=""></td>
    <td>----</td>
    <td class="testName">
    </td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">502</td>
    <td class="">  bool clearsSuperRegisters(const MCRegisterInfo &MRI, const MCInst &Inst,</td>
    <td>----</td>
    <td class="testName">
    </td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">503</td>
    <td class="">                            APInt &Mask) const override;</td>
    <td>----</td>
    <td class="testName">
    </td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">504</td>
    <td class="">  std::vector<std::pair<uint64_t, uint64_t>></td>
    <td>----</td>
    <td class="testName">
    </td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">505</td>
    <td class="">  findPltEntries(uint64_t PltSectionVA, ArrayRef<uint8_t> PltContents,</td>
    <td>----</td>
    <td class="testName">
    </td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">506</td>
    <td class="">                 const Triple &TargetTriple) const override;</td>
    <td>----</td>
    <td class="testName">
    </td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">507</td>
    <td class=""></td>
    <td>----</td>
    <td class="testName">
    </td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">508</td>
    <td class="">  bool evaluateBranch(const MCInst &Inst, uint64_t Addr, uint64_t Size,</td>
    <td>----</td>
    <td class="testName">
    </td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">509</td>
    <td class="">                      uint64_t &Target) const override;</td>
    <td>----</td>
    <td class="testName">
    </td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">510</td>
    <td class="">  std::optional<uint64_t></td>
    <td>----</td>
    <td class="testName">
    </td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">511</td>
    <td class="">  evaluateMemoryOperandAddress(const MCInst &Inst, const MCSubtargetInfo *STI,</td>
    <td>----</td>
    <td class="testName">
    </td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">512</td>
    <td class="">                               uint64_t Addr, uint64_t Size) const override;</td>
    <td>----</td>
    <td class="testName">
    </td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">513</td>
    <td class="">  std::optional<uint64_t></td>
    <td>----</td>
    <td class="testName">
    </td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">514</td>
    <td class="">  getMemoryOperandRelocationOffset(const MCInst &Inst,</td>
    <td>----</td>
    <td class="testName">
    </td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">515</td>
    <td class="">                                   uint64_t Size) const override;</td>
    <td>----</td>
    <td class="testName">
    </td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">516</td>
    <td class="">};</td>
    <td>----</td>
    <td class="testName">
    </td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">517</td>
    <td class=""></td>
    <td>----</td>
    <td class="testName">
    </td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">518</td>
    <td class="">#define GET_STIPREDICATE_DEFS_FOR_MC_ANALYSIS</td>
    <td>----</td>
    <td class="testName">
    </td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">519</td>
    <td class="">#include "X86GenSubtargetInfo.inc"</td>
    <td>----</td>
    <td class="testName">
    </td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">520</td>
    <td class=""></td>
    <td>----</td>
    <td class="testName">
    </td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">521</td>
    <td class="uncoveredLine">bool X86MCInstrAnalysis::clearsSuperRegisters(const MCRegisterInfo &MRI,</td>
    <td>0</td>
    <td class="testName">
    </td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">522</td>
    <td class="">                                              const MCInst &Inst,</td>
    <td>----</td>
    <td class="testName">
    </td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">523</td>
    <td class="">                                              APInt &Mask) const {</td>
    <td>----</td>
    <td class="testName">
    </td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">524</td>
    <td class="uncoveredLine">  const MCInstrDesc &Desc = Info->get(Inst.getOpcode());</td>
    <td>0</td>
    <td class="testName">
    </td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">525</td>
    <td class="uncoveredLine">  unsigned NumDefs = Desc.getNumDefs();</td>
    <td>0</td>
    <td class="testName">
    </td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">526</td>
    <td class="uncoveredLine">  unsigned NumImplicitDefs = Desc.implicit_defs().size();</td>
    <td>0</td>
    <td class="testName">
    </td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">527</td>
    <td class="uncoveredLine">  assert(Mask.getBitWidth() == NumDefs + NumImplicitDefs &&</td>
    <td>0</td>
    <td class="testName">
    </td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">528</td>
    <td class="">         "Unexpected number of bits in the mask!");</td>
    <td>----</td>
    <td class="testName">
    </td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">529</td>
    <td class=""></td>
    <td>----</td>
    <td class="testName">
    </td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">530</td>
    <td class="uncoveredLine">  bool HasVEX = (Desc.TSFlags & X86II::EncodingMask) == X86II::VEX;</td>
    <td>0</td>
    <td class="testName">
    </td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">531</td>
    <td class="uncoveredLine">  bool HasEVEX = (Desc.TSFlags & X86II::EncodingMask) == X86II::EVEX;</td>
    <td>0</td>
    <td class="testName">
    </td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">532</td>
    <td class="uncoveredLine">  bool HasXOP = (Desc.TSFlags & X86II::EncodingMask) == X86II::XOP;</td>
    <td>0</td>
    <td class="testName">
    </td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">533</td>
    <td class=""></td>
    <td>----</td>
    <td class="testName">
    </td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">534</td>
    <td class="uncoveredLine">  const MCRegisterClass &GR32RC = MRI.getRegClass(X86::GR32RegClassID);</td>
    <td>0</td>
    <td class="testName">
    </td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">535</td>
    <td class="uncoveredLine">  const MCRegisterClass &VR128XRC = MRI.getRegClass(X86::VR128XRegClassID);</td>
    <td>0</td>
    <td class="testName">
    </td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">536</td>
    <td class="uncoveredLine">  const MCRegisterClass &VR256XRC = MRI.getRegClass(X86::VR256XRegClassID);</td>
    <td>0</td>
    <td class="testName">
    </td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">537</td>
    <td class=""></td>
    <td>----</td>
    <td class="testName">
    </td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">538</td>
    <td class="uncoveredLine">  auto ClearsSuperReg = [=](unsigned RegID) {</td>
    <td>0</td>
    <td class="testName">
    </td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">539</td>
    <td class="">    // On X86-64, a general purpose integer register is viewed as a 64-bit</td>
    <td>----</td>
    <td class="testName">
    </td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">540</td>
    <td class="">    // register internal to the processor.</td>
    <td>----</td>
    <td class="testName">
    </td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">541</td>
    <td class="">    // An update to the lower 32 bits of a 64 bit integer register is</td>
    <td>----</td>
    <td class="testName">
    </td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">542</td>
    <td class="">    // architecturally defined to zero extend the upper 32 bits.</td>
    <td>----</td>
    <td class="testName">
    </td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">543</td>
    <td class="uncoveredLine">    if (GR32RC.contains(RegID))</td>
    <td>0</td>
    <td class="testName">
    </td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">544</td>
    <td class="uncoveredLine">      return true;</td>
    <td>0</td>
    <td class="testName">
    </td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">545</td>
    <td class=""></td>
    <td>----</td>
    <td class="testName">
    </td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">546</td>
    <td class="">    // Early exit if this instruction has no vex/evex/xop prefix.</td>
    <td>----</td>
    <td class="testName">
    </td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">547</td>
    <td class="uncoveredLine">    if (!HasEVEX && !HasVEX && !HasXOP)</td>
    <td>0</td>
    <td class="testName">
    </td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">548</td>
    <td class="uncoveredLine">      return false;</td>
    <td>0</td>
    <td class="testName">
    </td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">549</td>
    <td class=""></td>
    <td>----</td>
    <td class="testName">
    </td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">550</td>
    <td class="">    // All VEX and EVEX encoded instructions are defined to zero the high bits</td>
    <td>----</td>
    <td class="testName">
    </td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">551</td>
    <td class="">    // of the destination register up to VLMAX (i.e. the maximum vector register</td>
    <td>----</td>
    <td class="testName">
    </td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">552</td>
    <td class="">    // width pertaining to the instruction).</td>
    <td>----</td>
    <td class="testName">
    </td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">553</td>
    <td class="">    // We assume the same behavior for XOP instructions too.</td>
    <td>----</td>
    <td class="testName">
    </td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">554</td>
    <td class="uncoveredLine">    return VR128XRC.contains(RegID) || VR256XRC.contains(RegID);</td>
    <td>0</td>
    <td class="testName">
    </td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">555</td>
    <td class="uncoveredLine">  };</td>
    <td>0</td>
    <td class="testName">
    </td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">556</td>
    <td class=""></td>
    <td>----</td>
    <td class="testName">
    </td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">557</td>
    <td class="uncoveredLine">  Mask.clearAllBits();</td>
    <td>0</td>
    <td class="testName">
    </td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">558</td>
    <td class="uncoveredLine">  for (unsigned I = 0, E = NumDefs; I < E; ++I) {</td>
    <td>0</td>
    <td class="testName">
    </td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">559</td>
    <td class="uncoveredLine">    const MCOperand &Op = Inst.getOperand(I);</td>
    <td>0</td>
    <td class="testName">
    </td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">560</td>
    <td class="uncoveredLine">    if (ClearsSuperReg(Op.getReg()))</td>
    <td>0</td>
    <td class="testName">
    </td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">561</td>
    <td class="uncoveredLine">      Mask.setBit(I);</td>
    <td>0</td>
    <td class="testName">
    </td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">562</td>
    <td class="">  }</td>
    <td>----</td>
    <td class="testName">
    </td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">563</td>
    <td class=""></td>
    <td>----</td>
    <td class="testName">
    </td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">564</td>
    <td class="uncoveredLine">  for (unsigned I = 0, E = NumImplicitDefs; I < E; ++I) {</td>
    <td>0</td>
    <td class="testName">
    </td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">565</td>
    <td class="uncoveredLine">    const MCPhysReg Reg = Desc.implicit_defs()[I];</td>
    <td>0</td>
    <td class="testName">
    </td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">566</td>
    <td class="uncoveredLine">    if (ClearsSuperReg(Reg))</td>
    <td>0</td>
    <td class="testName">
    </td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">567</td>
    <td class="uncoveredLine">      Mask.setBit(NumDefs + I);</td>
    <td>0</td>
    <td class="testName">
    </td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">568</td>
    <td class="">  }</td>
    <td>----</td>
    <td class="testName">
    </td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">569</td>
    <td class=""></td>
    <td>----</td>
    <td class="testName">
    </td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">570</td>
    <td class="uncoveredLine">  return Mask.getBoolValue();</td>
    <td>0</td>
    <td class="testName">
    </td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">571</td>
    <td class="">}</td>
    <td>----</td>
    <td class="testName">
    </td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">572</td>
    <td class=""></td>
    <td>----</td>
    <td class="testName">
    </td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">573</td>
    <td class="">static std::vector<std::pair<uint64_t, uint64_t>></td>
    <td>----</td>
    <td class="testName">
    </td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">574</td>
    <td class="uncoveredLine">findX86PltEntries(uint64_t PltSectionVA, ArrayRef<uint8_t> PltContents) {</td>
    <td>0</td>
    <td class="testName">
    </td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">575</td>
    <td class="">  // Do a lightweight parsing of PLT entries.</td>
    <td>----</td>
    <td class="testName">
    </td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">576</td>
    <td class="uncoveredLine">  std::vector<std::pair<uint64_t, uint64_t>> Result;</td>
    <td>0</td>
    <td class="testName">
    </td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">577</td>
    <td class="uncoveredLine">  for (uint64_t Byte = 0, End = PltContents.size(); Byte + 6 < End; ) {</td>
    <td>0</td>
    <td class="testName">
    </td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">578</td>
    <td class="">    // Recognize a jmp.</td>
    <td>----</td>
    <td class="testName">
    </td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">579</td>
    <td class="uncoveredLine">    if (PltContents[Byte] == 0xff && PltContents[Byte + 1] == 0xa3) {</td>
    <td>0</td>
    <td class="testName">
    </td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">580</td>
    <td class="">      // The jmp instruction at the beginning of each PLT entry jumps to the</td>
    <td>----</td>
    <td class="testName">
    </td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">581</td>
    <td class="">      // address of the base of the .got.plt section plus the immediate.</td>
    <td>----</td>
    <td class="testName">
    </td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">582</td>
    <td class="">      // Set the 1 << 32 bit to let ELFObjectFileBase::getPltEntries convert the</td>
    <td>----</td>
    <td class="testName">
    </td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">583</td>
    <td class="">      // offset to an address. Imm may be a negative int32_t if the GOT entry is</td>
    <td>----</td>
    <td class="testName">
    </td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">584</td>
    <td class="">      // in .got.</td>
    <td>----</td>
    <td class="testName">
    </td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">585</td>
    <td class="uncoveredLine">      uint32_t Imm = support::endian::read32le(PltContents.data() + Byte + 2);</td>
    <td>0</td>
    <td class="testName">
    </td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">586</td>
    <td class="uncoveredLine">      Result.emplace_back(PltSectionVA + Byte, Imm | (uint64_t(1) << 32));</td>
    <td>0</td>
    <td class="testName">
    </td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">587</td>
    <td class="uncoveredLine">      Byte += 6;</td>
    <td>0</td>
    <td class="testName">
    </td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">588</td>
    <td class="uncoveredLine">    } else if (PltContents[Byte] == 0xff && PltContents[Byte + 1] == 0x25) {</td>
    <td>0</td>
    <td class="testName">
    </td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">589</td>
    <td class="">      // The jmp instruction at the beginning of each PLT entry jumps to the</td>
    <td>----</td>
    <td class="testName">
    </td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">590</td>
    <td class="">      // immediate.</td>
    <td>----</td>
    <td class="testName">
    </td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">591</td>
    <td class="uncoveredLine">      uint32_t Imm = support::endian::read32le(PltContents.data() + Byte + 2);</td>
    <td>0</td>
    <td class="testName">
    </td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">592</td>
    <td class="uncoveredLine">      Result.push_back(std::make_pair(PltSectionVA + Byte, Imm));</td>
    <td>0</td>
    <td class="testName">
    </td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">593</td>
    <td class="uncoveredLine">      Byte += 6;</td>
    <td>0</td>
    <td class="testName">
    </td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">594</td>
    <td class="">    } else</td>
    <td>----</td>
    <td class="testName">
    </td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">595</td>
    <td class="uncoveredLine">      Byte++;</td>
    <td>0</td>
    <td class="testName">
    </td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">596</td>
    <td class="">  }</td>
    <td>----</td>
    <td class="testName">
    </td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">597</td>
    <td class="uncoveredLine">  return Result;</td>
    <td>0</td>
    <td class="testName">
    </td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">598</td>
    <td class="">}</td>
    <td>----</td>
    <td class="testName">
    </td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">599</td>
    <td class=""></td>
    <td>----</td>
    <td class="testName">
    </td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">600</td>
    <td class="">static std::vector<std::pair<uint64_t, uint64_t>></td>
    <td>----</td>
    <td class="testName">
    </td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">601</td>
    <td class="uncoveredLine">findX86_64PltEntries(uint64_t PltSectionVA, ArrayRef<uint8_t> PltContents) {</td>
    <td>0</td>
    <td class="testName">
    </td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">602</td>
    <td class="">  // Do a lightweight parsing of PLT entries.</td>
    <td>----</td>
    <td class="testName">
    </td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">603</td>
    <td class="uncoveredLine">  std::vector<std::pair<uint64_t, uint64_t>> Result;</td>
    <td>0</td>
    <td class="testName">
    </td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">604</td>
    <td class="uncoveredLine">  for (uint64_t Byte = 0, End = PltContents.size(); Byte + 6 < End; ) {</td>
    <td>0</td>
    <td class="testName">
    </td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">605</td>
    <td class="">    // Recognize a jmp.</td>
    <td>----</td>
    <td class="testName">
    </td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">606</td>
    <td class="uncoveredLine">    if (PltContents[Byte] == 0xff && PltContents[Byte + 1] == 0x25) {</td>
    <td>0</td>
    <td class="testName">
    </td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">607</td>
    <td class="">      // The jmp instruction at the beginning of each PLT entry jumps to the</td>
    <td>----</td>
    <td class="testName">
    </td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">608</td>
    <td class="">      // address of the next instruction plus the immediate.</td>
    <td>----</td>
    <td class="testName">
    </td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">609</td>
    <td class="uncoveredLine">      uint32_t Imm = support::endian::read32le(PltContents.data() + Byte + 2);</td>
    <td>0</td>
    <td class="testName">
    </td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">610</td>
    <td class="uncoveredLine">      Result.push_back(</td>
    <td>0</td>
    <td class="testName">
    </td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">611</td>
    <td class="uncoveredLine">          std::make_pair(PltSectionVA + Byte, PltSectionVA + Byte + 6 + Imm));</td>
    <td>0</td>
    <td class="testName">
    </td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">612</td>
    <td class="uncoveredLine">      Byte += 6;</td>
    <td>0</td>
    <td class="testName">
    </td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">613</td>
    <td class="">    } else</td>
    <td>----</td>
    <td class="testName">
    </td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">614</td>
    <td class="uncoveredLine">      Byte++;</td>
    <td>0</td>
    <td class="testName">
    </td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">615</td>
    <td class="">  }</td>
    <td>----</td>
    <td class="testName">
    </td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">616</td>
    <td class="uncoveredLine">  return Result;</td>
    <td>0</td>
    <td class="testName">
    </td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">617</td>
    <td class="">}</td>
    <td>----</td>
    <td class="testName">
    </td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">618</td>
    <td class=""></td>
    <td>----</td>
    <td class="testName">
    </td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">619</td>
    <td class="">std::vector<std::pair<uint64_t, uint64_t>></td>
    <td>----</td>
    <td class="testName">
    </td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">620</td>
    <td class="uncoveredLine">X86MCInstrAnalysis::findPltEntries(uint64_t PltSectionVA,</td>
    <td>0</td>
    <td class="testName">
    </td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">621</td>
    <td class="">                                   ArrayRef<uint8_t> PltContents,</td>
    <td>----</td>
    <td class="testName">
    </td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">622</td>
    <td class="">                                   const Triple &TargetTriple) const {</td>
    <td>----</td>
    <td class="testName">
    </td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">623</td>
    <td class="uncoveredLine">  switch (TargetTriple.getArch()) {</td>
    <td>0</td>
    <td class="testName">
    </td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">624</td>
    <td class="uncoveredLine">  case Triple::x86:</td>
    <td>0</td>
    <td class="testName">
    </td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">625</td>
    <td class="uncoveredLine">    return findX86PltEntries(PltSectionVA, PltContents);</td>
    <td>0</td>
    <td class="testName">
    </td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">626</td>
    <td class="uncoveredLine">  case Triple::x86_64:</td>
    <td>0</td>
    <td class="testName">
    </td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">627</td>
    <td class="uncoveredLine">    return findX86_64PltEntries(PltSectionVA, PltContents);</td>
    <td>0</td>
    <td class="testName">
    </td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">628</td>
    <td class="uncoveredLine">  default:</td>
    <td>0</td>
    <td class="testName">
    </td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">629</td>
    <td class="uncoveredLine">    return {};</td>
    <td>0</td>
    <td class="testName">
    </td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">630</td>
    <td class="">  }</td>
    <td>----</td>
    <td class="testName">
    </td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">631</td>
    <td class="">}</td>
    <td>----</td>
    <td class="testName">
    </td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">632</td>
    <td class=""></td>
    <td>----</td>
    <td class="testName">
    </td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">633</td>
    <td class="uncoveredLine">bool X86MCInstrAnalysis::evaluateBranch(const MCInst &Inst, uint64_t Addr,</td>
    <td>0</td>
    <td class="testName">
    </td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">634</td>
    <td class="">                                        uint64_t Size, uint64_t &Target) const {</td>
    <td>----</td>
    <td class="testName">
    </td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">635</td>
    <td class="uncoveredLine">  if (Inst.getNumOperands() == 0 ||</td>
    <td>0</td>
    <td class="testName">
    </td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">636</td>
    <td class="uncoveredLine">      Info->get(Inst.getOpcode()).operands()[0].OperandType !=</td>
    <td>0</td>
    <td class="testName">
    </td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">637</td>
    <td class="">          MCOI::OPERAND_PCREL)</td>
    <td>----</td>
    <td class="testName">
    </td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">638</td>
    <td class="uncoveredLine">    return false;</td>
    <td>0</td>
    <td class="testName">
    </td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">639</td>
    <td class="uncoveredLine">  Target = Addr + Size + Inst.getOperand(0).getImm();</td>
    <td>0</td>
    <td class="testName">
    </td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">640</td>
    <td class="uncoveredLine">  return true;</td>
    <td>0</td>
    <td class="testName">
    </td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">641</td>
    <td class="">}</td>
    <td>----</td>
    <td class="testName">
    </td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">642</td>
    <td class=""></td>
    <td>----</td>
    <td class="testName">
    </td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">643</td>
    <td class="uncoveredLine">std::optional<uint64_t> X86MCInstrAnalysis::evaluateMemoryOperandAddress(</td>
    <td>0</td>
    <td class="testName">
    </td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">644</td>
    <td class="">    const MCInst &Inst, const MCSubtargetInfo *STI, uint64_t Addr,</td>
    <td>----</td>
    <td class="testName">
    </td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">645</td>
    <td class="">    uint64_t Size) const {</td>
    <td>----</td>
    <td class="testName">
    </td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">646</td>
    <td class="uncoveredLine">  const MCInstrDesc &MCID = Info->get(Inst.getOpcode());</td>
    <td>0</td>
    <td class="testName">
    </td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">647</td>
    <td class="uncoveredLine">  int MemOpStart = X86II::getMemoryOperandNo(MCID.TSFlags);</td>
    <td>0</td>
    <td class="testName">
    </td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">648</td>
    <td class="uncoveredLine">  if (MemOpStart == -1)</td>
    <td>0</td>
    <td class="testName">
    </td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">649</td>
    <td class="uncoveredLine">    return std::nullopt;</td>
    <td>0</td>
    <td class="testName">
    </td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">650</td>
    <td class="uncoveredLine">  MemOpStart += X86II::getOperandBias(MCID);</td>
    <td>0</td>
    <td class="testName">
    </td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">651</td>
    <td class=""></td>
    <td>----</td>
    <td class="testName">
    </td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">652</td>
    <td class="uncoveredLine">  const MCOperand &SegReg = Inst.getOperand(MemOpStart + X86::AddrSegmentReg);</td>
    <td>0</td>
    <td class="testName">
    </td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">653</td>
    <td class="uncoveredLine">  const MCOperand &BaseReg = Inst.getOperand(MemOpStart + X86::AddrBaseReg);</td>
    <td>0</td>
    <td class="testName">
    </td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">654</td>
    <td class="uncoveredLine">  const MCOperand &IndexReg = Inst.getOperand(MemOpStart + X86::AddrIndexReg);</td>
    <td>0</td>
    <td class="testName">
    </td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">655</td>
    <td class="uncoveredLine">  const MCOperand &ScaleAmt = Inst.getOperand(MemOpStart + X86::AddrScaleAmt);</td>
    <td>0</td>
    <td class="testName">
    </td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">656</td>
    <td class="uncoveredLine">  const MCOperand &Disp = Inst.getOperand(MemOpStart + X86::AddrDisp);</td>
    <td>0</td>
    <td class="testName">
    </td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">657</td>
    <td class="uncoveredLine">  if (SegReg.getReg() != 0 || IndexReg.getReg() != 0 || ScaleAmt.getImm() != 1 ||</td>
    <td>0</td>
    <td class="testName">
    </td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">658</td>
    <td class="uncoveredLine">      !Disp.isImm())</td>
    <td>0</td>
    <td class="testName">
    </td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">659</td>
    <td class="uncoveredLine">    return std::nullopt;</td>
    <td>0</td>
    <td class="testName">
    </td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">660</td>
    <td class=""></td>
    <td>----</td>
    <td class="testName">
    </td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">661</td>
    <td class="">  // RIP-relative addressing.</td>
    <td>----</td>
    <td class="testName">
    </td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">662</td>
    <td class="uncoveredLine">  if (BaseReg.getReg() == X86::RIP)</td>
    <td>0</td>
    <td class="testName">
    </td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">663</td>
    <td class="uncoveredLine">    return Addr + Size + Disp.getImm();</td>
    <td>0</td>
    <td class="testName">
    </td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">664</td>
    <td class=""></td>
    <td>----</td>
    <td class="testName">
    </td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">665</td>
    <td class="uncoveredLine">  return std::nullopt;</td>
    <td>0</td>
    <td class="testName">
    </td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">666</td>
    <td class="">}</td>
    <td>----</td>
    <td class="testName">
    </td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">667</td>
    <td class=""></td>
    <td>----</td>
    <td class="testName">
    </td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">668</td>
    <td class="">std::optional<uint64_t></td>
    <td>----</td>
    <td class="testName">
    </td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">669</td>
    <td class="uncoveredLine">X86MCInstrAnalysis::getMemoryOperandRelocationOffset(const MCInst &Inst,</td>
    <td>0</td>
    <td class="testName">
    </td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">670</td>
    <td class="">                                                     uint64_t Size) const {</td>
    <td>----</td>
    <td class="testName">
    </td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">671</td>
    <td class="uncoveredLine">  if (Inst.getOpcode() != X86::LEA64r)</td>
    <td>0</td>
    <td class="testName">
    </td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">672</td>
    <td class="uncoveredLine">    return std::nullopt;</td>
    <td>0</td>
    <td class="testName">
    </td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">673</td>
    <td class="uncoveredLine">  const MCInstrDesc &MCID = Info->get(Inst.getOpcode());</td>
    <td>0</td>
    <td class="testName">
    </td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">674</td>
    <td class="uncoveredLine">  int MemOpStart = X86II::getMemoryOperandNo(MCID.TSFlags);</td>
    <td>0</td>
    <td class="testName">
    </td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">675</td>
    <td class="uncoveredLine">  if (MemOpStart == -1)</td>
    <td>0</td>
    <td class="testName">
    </td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">676</td>
    <td class="uncoveredLine">    return std::nullopt;</td>
    <td>0</td>
    <td class="testName">
    </td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">677</td>
    <td class="uncoveredLine">  MemOpStart += X86II::getOperandBias(MCID);</td>
    <td>0</td>
    <td class="testName">
    </td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">678</td>
    <td class="uncoveredLine">  const MCOperand &SegReg = Inst.getOperand(MemOpStart + X86::AddrSegmentReg);</td>
    <td>0</td>
    <td class="testName">
    </td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">679</td>
    <td class="uncoveredLine">  const MCOperand &BaseReg = Inst.getOperand(MemOpStart + X86::AddrBaseReg);</td>
    <td>0</td>
    <td class="testName">
    </td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">680</td>
    <td class="uncoveredLine">  const MCOperand &IndexReg = Inst.getOperand(MemOpStart + X86::AddrIndexReg);</td>
    <td>0</td>
    <td class="testName">
    </td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">681</td>
    <td class="uncoveredLine">  const MCOperand &ScaleAmt = Inst.getOperand(MemOpStart + X86::AddrScaleAmt);</td>
    <td>0</td>
    <td class="testName">
    </td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">682</td>
    <td class="uncoveredLine">  const MCOperand &Disp = Inst.getOperand(MemOpStart + X86::AddrDisp);</td>
    <td>0</td>
    <td class="testName">
    </td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">683</td>
    <td class="">  // Must be a simple rip-relative address.</td>
    <td>----</td>
    <td class="testName">
    </td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">684</td>
    <td class="uncoveredLine">  if (BaseReg.getReg() != X86::RIP || SegReg.getReg() != 0 ||</td>
    <td>0</td>
    <td class="testName">
    </td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">685</td>
    <td class="uncoveredLine">      IndexReg.getReg() != 0 || ScaleAmt.getImm() != 1 || !Disp.isImm())</td>
    <td>0</td>
    <td class="testName">
    </td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">686</td>
    <td class="uncoveredLine">    return std::nullopt;</td>
    <td>0</td>
    <td class="testName">
    </td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">687</td>
    <td class="">  // rip-relative ModR/M immediate is 32 bits.</td>
    <td>----</td>
    <td class="testName">
    </td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">688</td>
    <td class="uncoveredLine">  assert(Size > 4 && "invalid instruction size for rip-relative lea");</td>
    <td>0</td>
    <td class="testName">
    </td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">689</td>
    <td class="uncoveredLine">  return Size - 4;</td>
    <td>0</td>
    <td class="testName">
    </td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">690</td>
    <td class="">}</td>
    <td>----</td>
    <td class="testName">
    </td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">691</td>
    <td class=""></td>
    <td>----</td>
    <td class="testName">
    </td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">692</td>
    <td class="">} // end of namespace X86_MC</td>
    <td>----</td>
    <td class="testName">
    </td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">693</td>
    <td class=""></td>
    <td>----</td>
    <td class="testName">
    </td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">694</td>
    <td class="">} // end of namespace llvm</td>
    <td>----</td>
    <td class="testName">
    </td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">695</td>
    <td class=""></td>
    <td>----</td>
    <td class="testName">
    </td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">696</td>
    <td class="uncoveredLine">static MCInstrAnalysis *createX86MCInstrAnalysis(const MCInstrInfo *Info) {</td>
    <td>0</td>
    <td class="testName">
    </td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">697</td>
    <td class="uncoveredLine">  return new X86_MC::X86MCInstrAnalysis(Info);</td>
    <td>0</td>
    <td class="testName">
    </td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">698</td>
    <td class="">}</td>
    <td>----</td>
    <td class="testName">
    </td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">699</td>
    <td class=""></td>
    <td>----</td>
    <td class="testName">
    </td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">700</td>
    <td class="">// Force static initialization.</td>
    <td>----</td>
    <td class="testName">
    </td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">701</td>
    <td class="coveredLine">extern "C" LLVM_EXTERNAL_VISIBILITY void LLVMInitializeX86TargetMC() {</td>
    <td>2</td>
    <td class="testName">
      <span class="badge">../DebugInfoTest/example_mips_dbg.ll</span>
      <span class="badge">../DebugInfoTest/example_mips.ll</span>
    </td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">702</td>
    <td class="coveredLine">  for (Target *T : {&getTheX86_32Target(), &getTheX86_64Target()}) {</td>
    <td>6</td>
    <td class="testName">
      <span class="badge">../DebugInfoTest/example_mips_dbg.ll</span>
      <span class="badge">../DebugInfoTest/example_mips.ll</span>
    </td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">703</td>
    <td class="">    // Register the MC asm info.</td>
    <td>----</td>
    <td class="testName">
    </td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">704</td>
    <td class="coveredLine">    RegisterMCAsmInfoFn X(*T, createX86MCAsmInfo);</td>
    <td>4</td>
    <td class="testName">
      <span class="badge">../DebugInfoTest/example_mips_dbg.ll</span>
      <span class="badge">../DebugInfoTest/example_mips.ll</span>
    </td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">705</td>
    <td class=""></td>
    <td>----</td>
    <td class="testName">
    </td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">706</td>
    <td class="">    // Register the MC instruction info.</td>
    <td>----</td>
    <td class="testName">
    </td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">707</td>
    <td class="coveredLine">    TargetRegistry::RegisterMCInstrInfo(*T, createX86MCInstrInfo);</td>
    <td>4</td>
    <td class="testName">
      <span class="badge">../DebugInfoTest/example_mips_dbg.ll</span>
      <span class="badge">../DebugInfoTest/example_mips.ll</span>
    </td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">708</td>
    <td class=""></td>
    <td>----</td>
    <td class="testName">
    </td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">709</td>
    <td class="">    // Register the MC register info.</td>
    <td>----</td>
    <td class="testName">
    </td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">710</td>
    <td class="coveredLine">    TargetRegistry::RegisterMCRegInfo(*T, createX86MCRegisterInfo);</td>
    <td>4</td>
    <td class="testName">
      <span class="badge">../DebugInfoTest/example_mips_dbg.ll</span>
      <span class="badge">../DebugInfoTest/example_mips.ll</span>
    </td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">711</td>
    <td class=""></td>
    <td>----</td>
    <td class="testName">
    </td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">712</td>
    <td class="">    // Register the MC subtarget info.</td>
    <td>----</td>
    <td class="testName">
    </td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">713</td>
    <td class="coveredLine">    TargetRegistry::RegisterMCSubtargetInfo(*T,</td>
    <td>4</td>
    <td class="testName">
      <span class="badge">../DebugInfoTest/example_mips_dbg.ll</span>
      <span class="badge">../DebugInfoTest/example_mips.ll</span>
    </td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">714</td>
    <td class="">                                            X86_MC::createX86MCSubtargetInfo);</td>
    <td>----</td>
    <td class="testName">
    </td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">715</td>
    <td class=""></td>
    <td>----</td>
    <td class="testName">
    </td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">716</td>
    <td class="">    // Register the MC instruction analyzer.</td>
    <td>----</td>
    <td class="testName">
    </td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">717</td>
    <td class="coveredLine">    TargetRegistry::RegisterMCInstrAnalysis(*T, createX86MCInstrAnalysis);</td>
    <td>4</td>
    <td class="testName">
      <span class="badge">../DebugInfoTest/example_mips_dbg.ll</span>
      <span class="badge">../DebugInfoTest/example_mips.ll</span>
    </td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">718</td>
    <td class=""></td>
    <td>----</td>
    <td class="testName">
    </td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">719</td>
    <td class="">    // Register the code emitter.</td>
    <td>----</td>
    <td class="testName">
    </td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">720</td>
    <td class="coveredLine">    TargetRegistry::RegisterMCCodeEmitter(*T, createX86MCCodeEmitter);</td>
    <td>4</td>
    <td class="testName">
      <span class="badge">../DebugInfoTest/example_mips_dbg.ll</span>
      <span class="badge">../DebugInfoTest/example_mips.ll</span>
    </td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">721</td>
    <td class=""></td>
    <td>----</td>
    <td class="testName">
    </td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">722</td>
    <td class="">    // Register the obj target streamer.</td>
    <td>----</td>
    <td class="testName">
    </td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">723</td>
    <td class="coveredLine">    TargetRegistry::RegisterObjectTargetStreamer(*T,</td>
    <td>4</td>
    <td class="testName">
      <span class="badge">../DebugInfoTest/example_mips_dbg.ll</span>
      <span class="badge">../DebugInfoTest/example_mips.ll</span>
    </td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">724</td>
    <td class="">                                                 createX86ObjectTargetStreamer);</td>
    <td>----</td>
    <td class="testName">
    </td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">725</td>
    <td class=""></td>
    <td>----</td>
    <td class="testName">
    </td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">726</td>
    <td class="">    // Register the asm target streamer.</td>
    <td>----</td>
    <td class="testName">
    </td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">727</td>
    <td class="coveredLine">    TargetRegistry::RegisterAsmTargetStreamer(*T, createX86AsmTargetStreamer);</td>
    <td>4</td>
    <td class="testName">
      <span class="badge">../DebugInfoTest/example_mips_dbg.ll</span>
      <span class="badge">../DebugInfoTest/example_mips.ll</span>
    </td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">728</td>
    <td class=""></td>
    <td>----</td>
    <td class="testName">
    </td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">729</td>
    <td class="">    // Register the null streamer.</td>
    <td>----</td>
    <td class="testName">
    </td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">730</td>
    <td class="coveredLine">    TargetRegistry::RegisterNullTargetStreamer(*T, createX86NullTargetStreamer);</td>
    <td>4</td>
    <td class="testName">
      <span class="badge">../DebugInfoTest/example_mips_dbg.ll</span>
      <span class="badge">../DebugInfoTest/example_mips.ll</span>
    </td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">731</td>
    <td class=""></td>
    <td>----</td>
    <td class="testName">
    </td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">732</td>
    <td class="coveredLine">    TargetRegistry::RegisterCOFFStreamer(*T, createX86WinCOFFStreamer);</td>
    <td>4</td>
    <td class="testName">
      <span class="badge">../DebugInfoTest/example_mips_dbg.ll</span>
      <span class="badge">../DebugInfoTest/example_mips.ll</span>
    </td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">733</td>
    <td class=""></td>
    <td>----</td>
    <td class="testName">
    </td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">734</td>
    <td class="">    // Register the MCInstPrinter.</td>
    <td>----</td>
    <td class="testName">
    </td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">735</td>
    <td class="coveredLine">    TargetRegistry::RegisterMCInstPrinter(*T, createX86MCInstPrinter);</td>
    <td>4</td>
    <td class="testName">
      <span class="badge">../DebugInfoTest/example_mips_dbg.ll</span>
      <span class="badge">../DebugInfoTest/example_mips.ll</span>
    </td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">736</td>
    <td class=""></td>
    <td>----</td>
    <td class="testName">
    </td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">737</td>
    <td class="">    // Register the MC relocation info.</td>
    <td>----</td>
    <td class="testName">
    </td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">738</td>
    <td class="coveredLine">    TargetRegistry::RegisterMCRelocationInfo(*T, createX86MCRelocationInfo);</td>
    <td>4</td>
    <td class="testName">
      <span class="badge">../DebugInfoTest/example_mips_dbg.ll</span>
      <span class="badge">../DebugInfoTest/example_mips.ll</span>
    </td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">739</td>
    <td class="">  }</td>
    <td>----</td>
    <td class="testName">
    </td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">740</td>
    <td class=""></td>
    <td>----</td>
    <td class="testName">
    </td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">741</td>
    <td class="">  // Register the asm backend.</td>
    <td>----</td>
    <td class="testName">
    </td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">742</td>
    <td class="coveredLine">  TargetRegistry::RegisterMCAsmBackend(getTheX86_32Target(),</td>
    <td>2</td>
    <td class="testName">
      <span class="badge">../DebugInfoTest/example_mips_dbg.ll</span>
      <span class="badge">../DebugInfoTest/example_mips.ll</span>
    </td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">743</td>
    <td class="">                                       createX86_32AsmBackend);</td>
    <td>----</td>
    <td class="testName">
    </td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">744</td>
    <td class="coveredLine">  TargetRegistry::RegisterMCAsmBackend(getTheX86_64Target(),</td>
    <td>2</td>
    <td class="testName">
      <span class="badge">../DebugInfoTest/example_mips_dbg.ll</span>
      <span class="badge">../DebugInfoTest/example_mips.ll</span>
    </td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">745</td>
    <td class="">                                       createX86_64AsmBackend);</td>
    <td>----</td>
    <td class="testName">
    </td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">746</td>
    <td class="coveredLine">}</td>
    <td>2</td>
    <td class="testName">
      <span class="badge">../DebugInfoTest/example_mips_dbg.ll</span>
      <span class="badge">../DebugInfoTest/example_mips.ll</span>
    </td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">747</td>
    <td class=""></td>
    <td>----</td>
    <td class="testName">
    </td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">748</td>
    <td class="uncoveredLine">MCRegister llvm::getX86SubSuperRegister(MCRegister Reg, unsigned Size,</td>
    <td>0</td>
    <td class="testName">
    </td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">749</td>
    <td class="">                                        bool High) {</td>
    <td>----</td>
    <td class="testName">
    </td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">750</td>
    <td class="uncoveredLine">  switch (Size) {</td>
    <td>0</td>
    <td class="testName">
    </td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">751</td>
    <td class="uncoveredLine">  default: llvm_unreachable("illegal register size");</td>
    <td>0</td>
    <td class="testName">
    </td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">752</td>
    <td class="uncoveredLine">  case 8:</td>
    <td>0</td>
    <td class="testName">
    </td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">753</td>
    <td class="uncoveredLine">    if (High) {</td>
    <td>0</td>
    <td class="testName">
    </td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">754</td>
    <td class="uncoveredLine">      switch (Reg.id()) {</td>
    <td>0</td>
    <td class="testName">
    </td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">755</td>
    <td class="uncoveredLine">      default: return X86::NoRegister;</td>
    <td>0</td>
    <td class="testName">
    </td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">756</td>
    <td class="uncoveredLine">      case X86::AH: case X86::AL: case X86::AX: case X86::EAX: case X86::RAX:</td>
    <td>0</td>
    <td class="testName">
    </td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">757</td>
    <td class="uncoveredLine">        return X86::AH;</td>
    <td>0</td>
    <td class="testName">
    </td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">758</td>
    <td class="uncoveredLine">      case X86::DH: case X86::DL: case X86::DX: case X86::EDX: case X86::RDX:</td>
    <td>0</td>
    <td class="testName">
    </td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">759</td>
    <td class="uncoveredLine">        return X86::DH;</td>
    <td>0</td>
    <td class="testName">
    </td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">760</td>
    <td class="uncoveredLine">      case X86::CH: case X86::CL: case X86::CX: case X86::ECX: case X86::RCX:</td>
    <td>0</td>
    <td class="testName">
    </td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">761</td>
    <td class="uncoveredLine">        return X86::CH;</td>
    <td>0</td>
    <td class="testName">
    </td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">762</td>
    <td class="uncoveredLine">      case X86::BH: case X86::BL: case X86::BX: case X86::EBX: case X86::RBX:</td>
    <td>0</td>
    <td class="testName">
    </td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">763</td>
    <td class="uncoveredLine">        return X86::BH;</td>
    <td>0</td>
    <td class="testName">
    </td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">764</td>
    <td class="">      }</td>
    <td>----</td>
    <td class="testName">
    </td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">765</td>
    <td class="">    } else {</td>
    <td>----</td>
    <td class="testName">
    </td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">766</td>
    <td class="uncoveredLine">      switch (Reg.id()) {</td>
    <td>0</td>
    <td class="testName">
    </td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">767</td>
    <td class="uncoveredLine">      default: return X86::NoRegister;</td>
    <td>0</td>
    <td class="testName">
    </td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">768</td>
    <td class="uncoveredLine">      case X86::AH: case X86::AL: case X86::AX: case X86::EAX: case X86::RAX:</td>
    <td>0</td>
    <td class="testName">
    </td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">769</td>
    <td class="uncoveredLine">        return X86::AL;</td>
    <td>0</td>
    <td class="testName">
    </td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">770</td>
    <td class="uncoveredLine">      case X86::DH: case X86::DL: case X86::DX: case X86::EDX: case X86::RDX:</td>
    <td>0</td>
    <td class="testName">
    </td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">771</td>
    <td class="uncoveredLine">        return X86::DL;</td>
    <td>0</td>
    <td class="testName">
    </td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">772</td>
    <td class="uncoveredLine">      case X86::CH: case X86::CL: case X86::CX: case X86::ECX: case X86::RCX:</td>
    <td>0</td>
    <td class="testName">
    </td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">773</td>
    <td class="uncoveredLine">        return X86::CL;</td>
    <td>0</td>
    <td class="testName">
    </td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">774</td>
    <td class="uncoveredLine">      case X86::BH: case X86::BL: case X86::BX: case X86::EBX: case X86::RBX:</td>
    <td>0</td>
    <td class="testName">
    </td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">775</td>
    <td class="uncoveredLine">        return X86::BL;</td>
    <td>0</td>
    <td class="testName">
    </td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">776</td>
    <td class="uncoveredLine">      case X86::SIL: case X86::SI: case X86::ESI: case X86::RSI:</td>
    <td>0</td>
    <td class="testName">
    </td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">777</td>
    <td class="uncoveredLine">        return X86::SIL;</td>
    <td>0</td>
    <td class="testName">
    </td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">778</td>
    <td class="uncoveredLine">      case X86::DIL: case X86::DI: case X86::EDI: case X86::RDI:</td>
    <td>0</td>
    <td class="testName">
    </td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">779</td>
    <td class="uncoveredLine">        return X86::DIL;</td>
    <td>0</td>
    <td class="testName">
    </td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">780</td>
    <td class="uncoveredLine">      case X86::BPL: case X86::BP: case X86::EBP: case X86::RBP:</td>
    <td>0</td>
    <td class="testName">
    </td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">781</td>
    <td class="uncoveredLine">        return X86::BPL;</td>
    <td>0</td>
    <td class="testName">
    </td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">782</td>
    <td class="uncoveredLine">      case X86::SPL: case X86::SP: case X86::ESP: case X86::RSP:</td>
    <td>0</td>
    <td class="testName">
    </td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">783</td>
    <td class="uncoveredLine">        return X86::SPL;</td>
    <td>0</td>
    <td class="testName">
    </td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">784</td>
    <td class="uncoveredLine">      case X86::R8B: case X86::R8W: case X86::R8D: case X86::R8:</td>
    <td>0</td>
    <td class="testName">
    </td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">785</td>
    <td class="uncoveredLine">        return X86::R8B;</td>
    <td>0</td>
    <td class="testName">
    </td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">786</td>
    <td class="uncoveredLine">      case X86::R9B: case X86::R9W: case X86::R9D: case X86::R9:</td>
    <td>0</td>
    <td class="testName">
    </td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">787</td>
    <td class="uncoveredLine">        return X86::R9B;</td>
    <td>0</td>
    <td class="testName">
    </td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">788</td>
    <td class="uncoveredLine">      case X86::R10B: case X86::R10W: case X86::R10D: case X86::R10:</td>
    <td>0</td>
    <td class="testName">
    </td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">789</td>
    <td class="uncoveredLine">        return X86::R10B;</td>
    <td>0</td>
    <td class="testName">
    </td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">790</td>
    <td class="uncoveredLine">      case X86::R11B: case X86::R11W: case X86::R11D: case X86::R11:</td>
    <td>0</td>
    <td class="testName">
    </td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">791</td>
    <td class="uncoveredLine">        return X86::R11B;</td>
    <td>0</td>
    <td class="testName">
    </td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">792</td>
    <td class="uncoveredLine">      case X86::R12B: case X86::R12W: case X86::R12D: case X86::R12:</td>
    <td>0</td>
    <td class="testName">
    </td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">793</td>
    <td class="uncoveredLine">        return X86::R12B;</td>
    <td>0</td>
    <td class="testName">
    </td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">794</td>
    <td class="uncoveredLine">      case X86::R13B: case X86::R13W: case X86::R13D: case X86::R13:</td>
    <td>0</td>
    <td class="testName">
    </td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">795</td>
    <td class="uncoveredLine">        return X86::R13B;</td>
    <td>0</td>
    <td class="testName">
    </td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">796</td>
    <td class="uncoveredLine">      case X86::R14B: case X86::R14W: case X86::R14D: case X86::R14:</td>
    <td>0</td>
    <td class="testName">
    </td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">797</td>
    <td class="uncoveredLine">        return X86::R14B;</td>
    <td>0</td>
    <td class="testName">
    </td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">798</td>
    <td class="uncoveredLine">      case X86::R15B: case X86::R15W: case X86::R15D: case X86::R15:</td>
    <td>0</td>
    <td class="testName">
    </td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">799</td>
    <td class="uncoveredLine">        return X86::R15B;</td>
    <td>0</td>
    <td class="testName">
    </td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">800</td>
    <td class="">      }</td>
    <td>----</td>
    <td class="testName">
    </td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">801</td>
    <td class="">    }</td>
    <td>----</td>
    <td class="testName">
    </td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">802</td>
    <td class="uncoveredLine">  case 16:</td>
    <td>0</td>
    <td class="testName">
    </td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">803</td>
    <td class="uncoveredLine">    switch (Reg.id()) {</td>
    <td>0</td>
    <td class="testName">
    </td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">804</td>
    <td class="uncoveredLine">    default: return X86::NoRegister;</td>
    <td>0</td>
    <td class="testName">
    </td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">805</td>
    <td class="uncoveredLine">    case X86::AH: case X86::AL: case X86::AX: case X86::EAX: case X86::RAX:</td>
    <td>0</td>
    <td class="testName">
    </td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">806</td>
    <td class="uncoveredLine">      return X86::AX;</td>
    <td>0</td>
    <td class="testName">
    </td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">807</td>
    <td class="uncoveredLine">    case X86::DH: case X86::DL: case X86::DX: case X86::EDX: case X86::RDX:</td>
    <td>0</td>
    <td class="testName">
    </td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">808</td>
    <td class="uncoveredLine">      return X86::DX;</td>
    <td>0</td>
    <td class="testName">
    </td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">809</td>
    <td class="uncoveredLine">    case X86::CH: case X86::CL: case X86::CX: case X86::ECX: case X86::RCX:</td>
    <td>0</td>
    <td class="testName">
    </td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">810</td>
    <td class="uncoveredLine">      return X86::CX;</td>
    <td>0</td>
    <td class="testName">
    </td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">811</td>
    <td class="uncoveredLine">    case X86::BH: case X86::BL: case X86::BX: case X86::EBX: case X86::RBX:</td>
    <td>0</td>
    <td class="testName">
    </td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">812</td>
    <td class="uncoveredLine">      return X86::BX;</td>
    <td>0</td>
    <td class="testName">
    </td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">813</td>
    <td class="uncoveredLine">    case X86::SIL: case X86::SI: case X86::ESI: case X86::RSI:</td>
    <td>0</td>
    <td class="testName">
    </td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">814</td>
    <td class="uncoveredLine">      return X86::SI;</td>
    <td>0</td>
    <td class="testName">
    </td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">815</td>
    <td class="uncoveredLine">    case X86::DIL: case X86::DI: case X86::EDI: case X86::RDI:</td>
    <td>0</td>
    <td class="testName">
    </td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">816</td>
    <td class="uncoveredLine">      return X86::DI;</td>
    <td>0</td>
    <td class="testName">
    </td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">817</td>
    <td class="uncoveredLine">    case X86::BPL: case X86::BP: case X86::EBP: case X86::RBP:</td>
    <td>0</td>
    <td class="testName">
    </td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">818</td>
    <td class="uncoveredLine">      return X86::BP;</td>
    <td>0</td>
    <td class="testName">
    </td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">819</td>
    <td class="uncoveredLine">    case X86::SPL: case X86::SP: case X86::ESP: case X86::RSP:</td>
    <td>0</td>
    <td class="testName">
    </td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">820</td>
    <td class="uncoveredLine">      return X86::SP;</td>
    <td>0</td>
    <td class="testName">
    </td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">821</td>
    <td class="uncoveredLine">    case X86::R8B: case X86::R8W: case X86::R8D: case X86::R8:</td>
    <td>0</td>
    <td class="testName">
    </td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">822</td>
    <td class="uncoveredLine">      return X86::R8W;</td>
    <td>0</td>
    <td class="testName">
    </td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">823</td>
    <td class="uncoveredLine">    case X86::R9B: case X86::R9W: case X86::R9D: case X86::R9:</td>
    <td>0</td>
    <td class="testName">
    </td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">824</td>
    <td class="uncoveredLine">      return X86::R9W;</td>
    <td>0</td>
    <td class="testName">
    </td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">825</td>
    <td class="uncoveredLine">    case X86::R10B: case X86::R10W: case X86::R10D: case X86::R10:</td>
    <td>0</td>
    <td class="testName">
    </td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">826</td>
    <td class="uncoveredLine">      return X86::R10W;</td>
    <td>0</td>
    <td class="testName">
    </td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">827</td>
    <td class="uncoveredLine">    case X86::R11B: case X86::R11W: case X86::R11D: case X86::R11:</td>
    <td>0</td>
    <td class="testName">
    </td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">828</td>
    <td class="uncoveredLine">      return X86::R11W;</td>
    <td>0</td>
    <td class="testName">
    </td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">829</td>
    <td class="uncoveredLine">    case X86::R12B: case X86::R12W: case X86::R12D: case X86::R12:</td>
    <td>0</td>
    <td class="testName">
    </td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">830</td>
    <td class="uncoveredLine">      return X86::R12W;</td>
    <td>0</td>
    <td class="testName">
    </td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">831</td>
    <td class="uncoveredLine">    case X86::R13B: case X86::R13W: case X86::R13D: case X86::R13:</td>
    <td>0</td>
    <td class="testName">
    </td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">832</td>
    <td class="uncoveredLine">      return X86::R13W;</td>
    <td>0</td>
    <td class="testName">
    </td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">833</td>
    <td class="uncoveredLine">    case X86::R14B: case X86::R14W: case X86::R14D: case X86::R14:</td>
    <td>0</td>
    <td class="testName">
    </td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">834</td>
    <td class="uncoveredLine">      return X86::R14W;</td>
    <td>0</td>
    <td class="testName">
    </td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">835</td>
    <td class="uncoveredLine">    case X86::R15B: case X86::R15W: case X86::R15D: case X86::R15:</td>
    <td>0</td>
    <td class="testName">
    </td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">836</td>
    <td class="uncoveredLine">      return X86::R15W;</td>
    <td>0</td>
    <td class="testName">
    </td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">837</td>
    <td class="">    }</td>
    <td>----</td>
    <td class="testName">
    </td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">838</td>
    <td class="uncoveredLine">  case 32:</td>
    <td>0</td>
    <td class="testName">
    </td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">839</td>
    <td class="uncoveredLine">    switch (Reg.id()) {</td>
    <td>0</td>
    <td class="testName">
    </td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">840</td>
    <td class="uncoveredLine">    default: return X86::NoRegister;</td>
    <td>0</td>
    <td class="testName">
    </td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">841</td>
    <td class="uncoveredLine">    case X86::AH: case X86::AL: case X86::AX: case X86::EAX: case X86::RAX:</td>
    <td>0</td>
    <td class="testName">
    </td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">842</td>
    <td class="uncoveredLine">      return X86::EAX;</td>
    <td>0</td>
    <td class="testName">
    </td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">843</td>
    <td class="uncoveredLine">    case X86::DH: case X86::DL: case X86::DX: case X86::EDX: case X86::RDX:</td>
    <td>0</td>
    <td class="testName">
    </td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">844</td>
    <td class="uncoveredLine">      return X86::EDX;</td>
    <td>0</td>
    <td class="testName">
    </td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">845</td>
    <td class="uncoveredLine">    case X86::CH: case X86::CL: case X86::CX: case X86::ECX: case X86::RCX:</td>
    <td>0</td>
    <td class="testName">
    </td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">846</td>
    <td class="uncoveredLine">      return X86::ECX;</td>
    <td>0</td>
    <td class="testName">
    </td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">847</td>
    <td class="uncoveredLine">    case X86::BH: case X86::BL: case X86::BX: case X86::EBX: case X86::RBX:</td>
    <td>0</td>
    <td class="testName">
    </td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">848</td>
    <td class="uncoveredLine">      return X86::EBX;</td>
    <td>0</td>
    <td class="testName">
    </td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">849</td>
    <td class="uncoveredLine">    case X86::SIL: case X86::SI: case X86::ESI: case X86::RSI:</td>
    <td>0</td>
    <td class="testName">
    </td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">850</td>
    <td class="uncoveredLine">      return X86::ESI;</td>
    <td>0</td>
    <td class="testName">
    </td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">851</td>
    <td class="uncoveredLine">    case X86::DIL: case X86::DI: case X86::EDI: case X86::RDI:</td>
    <td>0</td>
    <td class="testName">
    </td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">852</td>
    <td class="uncoveredLine">      return X86::EDI;</td>
    <td>0</td>
    <td class="testName">
    </td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">853</td>
    <td class="uncoveredLine">    case X86::BPL: case X86::BP: case X86::EBP: case X86::RBP:</td>
    <td>0</td>
    <td class="testName">
    </td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">854</td>
    <td class="uncoveredLine">      return X86::EBP;</td>
    <td>0</td>
    <td class="testName">
    </td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">855</td>
    <td class="uncoveredLine">    case X86::SPL: case X86::SP: case X86::ESP: case X86::RSP:</td>
    <td>0</td>
    <td class="testName">
    </td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">856</td>
    <td class="uncoveredLine">      return X86::ESP;</td>
    <td>0</td>
    <td class="testName">
    </td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">857</td>
    <td class="uncoveredLine">    case X86::R8B: case X86::R8W: case X86::R8D: case X86::R8:</td>
    <td>0</td>
    <td class="testName">
    </td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">858</td>
    <td class="uncoveredLine">      return X86::R8D;</td>
    <td>0</td>
    <td class="testName">
    </td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">859</td>
    <td class="uncoveredLine">    case X86::R9B: case X86::R9W: case X86::R9D: case X86::R9:</td>
    <td>0</td>
    <td class="testName">
    </td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">860</td>
    <td class="uncoveredLine">      return X86::R9D;</td>
    <td>0</td>
    <td class="testName">
    </td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">861</td>
    <td class="uncoveredLine">    case X86::R10B: case X86::R10W: case X86::R10D: case X86::R10:</td>
    <td>0</td>
    <td class="testName">
    </td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">862</td>
    <td class="uncoveredLine">      return X86::R10D;</td>
    <td>0</td>
    <td class="testName">
    </td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">863</td>
    <td class="uncoveredLine">    case X86::R11B: case X86::R11W: case X86::R11D: case X86::R11:</td>
    <td>0</td>
    <td class="testName">
    </td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">864</td>
    <td class="uncoveredLine">      return X86::R11D;</td>
    <td>0</td>
    <td class="testName">
    </td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">865</td>
    <td class="uncoveredLine">    case X86::R12B: case X86::R12W: case X86::R12D: case X86::R12:</td>
    <td>0</td>
    <td class="testName">
    </td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">866</td>
    <td class="uncoveredLine">      return X86::R12D;</td>
    <td>0</td>
    <td class="testName">
    </td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">867</td>
    <td class="uncoveredLine">    case X86::R13B: case X86::R13W: case X86::R13D: case X86::R13:</td>
    <td>0</td>
    <td class="testName">
    </td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">868</td>
    <td class="uncoveredLine">      return X86::R13D;</td>
    <td>0</td>
    <td class="testName">
    </td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">869</td>
    <td class="uncoveredLine">    case X86::R14B: case X86::R14W: case X86::R14D: case X86::R14:</td>
    <td>0</td>
    <td class="testName">
    </td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">870</td>
    <td class="uncoveredLine">      return X86::R14D;</td>
    <td>0</td>
    <td class="testName">
    </td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">871</td>
    <td class="uncoveredLine">    case X86::R15B: case X86::R15W: case X86::R15D: case X86::R15:</td>
    <td>0</td>
    <td class="testName">
    </td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">872</td>
    <td class="uncoveredLine">      return X86::R15D;</td>
    <td>0</td>
    <td class="testName">
    </td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">873</td>
    <td class="">    }</td>
    <td>----</td>
    <td class="testName">
    </td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">874</td>
    <td class="uncoveredLine">  case 64:</td>
    <td>0</td>
    <td class="testName">
    </td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">875</td>
    <td class="uncoveredLine">    switch (Reg.id()) {</td>
    <td>0</td>
    <td class="testName">
    </td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">876</td>
    <td class="uncoveredLine">    default: return X86::NoRegister;</td>
    <td>0</td>
    <td class="testName">
    </td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">877</td>
    <td class="uncoveredLine">    case X86::AH: case X86::AL: case X86::AX: case X86::EAX: case X86::RAX:</td>
    <td>0</td>
    <td class="testName">
    </td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">878</td>
    <td class="uncoveredLine">      return X86::RAX;</td>
    <td>0</td>
    <td class="testName">
    </td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">879</td>
    <td class="uncoveredLine">    case X86::DH: case X86::DL: case X86::DX: case X86::EDX: case X86::RDX:</td>
    <td>0</td>
    <td class="testName">
    </td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">880</td>
    <td class="uncoveredLine">      return X86::RDX;</td>
    <td>0</td>
    <td class="testName">
    </td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">881</td>
    <td class="uncoveredLine">    case X86::CH: case X86::CL: case X86::CX: case X86::ECX: case X86::RCX:</td>
    <td>0</td>
    <td class="testName">
    </td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">882</td>
    <td class="uncoveredLine">      return X86::RCX;</td>
    <td>0</td>
    <td class="testName">
    </td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">883</td>
    <td class="uncoveredLine">    case X86::BH: case X86::BL: case X86::BX: case X86::EBX: case X86::RBX:</td>
    <td>0</td>
    <td class="testName">
    </td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">884</td>
    <td class="uncoveredLine">      return X86::RBX;</td>
    <td>0</td>
    <td class="testName">
    </td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">885</td>
    <td class="uncoveredLine">    case X86::SIL: case X86::SI: case X86::ESI: case X86::RSI:</td>
    <td>0</td>
    <td class="testName">
    </td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">886</td>
    <td class="uncoveredLine">      return X86::RSI;</td>
    <td>0</td>
    <td class="testName">
    </td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">887</td>
    <td class="uncoveredLine">    case X86::DIL: case X86::DI: case X86::EDI: case X86::RDI:</td>
    <td>0</td>
    <td class="testName">
    </td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">888</td>
    <td class="uncoveredLine">      return X86::RDI;</td>
    <td>0</td>
    <td class="testName">
    </td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">889</td>
    <td class="uncoveredLine">    case X86::BPL: case X86::BP: case X86::EBP: case X86::RBP:</td>
    <td>0</td>
    <td class="testName">
    </td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">890</td>
    <td class="uncoveredLine">      return X86::RBP;</td>
    <td>0</td>
    <td class="testName">
    </td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">891</td>
    <td class="uncoveredLine">    case X86::SPL: case X86::SP: case X86::ESP: case X86::RSP:</td>
    <td>0</td>
    <td class="testName">
    </td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">892</td>
    <td class="uncoveredLine">      return X86::RSP;</td>
    <td>0</td>
    <td class="testName">
    </td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">893</td>
    <td class="uncoveredLine">    case X86::R8B: case X86::R8W: case X86::R8D: case X86::R8:</td>
    <td>0</td>
    <td class="testName">
    </td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">894</td>
    <td class="uncoveredLine">      return X86::R8;</td>
    <td>0</td>
    <td class="testName">
    </td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">895</td>
    <td class="uncoveredLine">    case X86::R9B: case X86::R9W: case X86::R9D: case X86::R9:</td>
    <td>0</td>
    <td class="testName">
    </td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">896</td>
    <td class="uncoveredLine">      return X86::R9;</td>
    <td>0</td>
    <td class="testName">
    </td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">897</td>
    <td class="uncoveredLine">    case X86::R10B: case X86::R10W: case X86::R10D: case X86::R10:</td>
    <td>0</td>
    <td class="testName">
    </td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">898</td>
    <td class="uncoveredLine">      return X86::R10;</td>
    <td>0</td>
    <td class="testName">
    </td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">899</td>
    <td class="uncoveredLine">    case X86::R11B: case X86::R11W: case X86::R11D: case X86::R11:</td>
    <td>0</td>
    <td class="testName">
    </td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">900</td>
    <td class="uncoveredLine">      return X86::R11;</td>
    <td>0</td>
    <td class="testName">
    </td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">901</td>
    <td class="uncoveredLine">    case X86::R12B: case X86::R12W: case X86::R12D: case X86::R12:</td>
    <td>0</td>
    <td class="testName">
    </td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">902</td>
    <td class="uncoveredLine">      return X86::R12;</td>
    <td>0</td>
    <td class="testName">
    </td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">903</td>
    <td class="uncoveredLine">    case X86::R13B: case X86::R13W: case X86::R13D: case X86::R13:</td>
    <td>0</td>
    <td class="testName">
    </td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">904</td>
    <td class="uncoveredLine">      return X86::R13;</td>
    <td>0</td>
    <td class="testName">
    </td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">905</td>
    <td class="uncoveredLine">    case X86::R14B: case X86::R14W: case X86::R14D: case X86::R14:</td>
    <td>0</td>
    <td class="testName">
    </td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">906</td>
    <td class="uncoveredLine">      return X86::R14;</td>
    <td>0</td>
    <td class="testName">
    </td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">907</td>
    <td class="uncoveredLine">    case X86::R15B: case X86::R15W: case X86::R15D: case X86::R15:</td>
    <td>0</td>
    <td class="testName">
    </td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">908</td>
    <td class="uncoveredLine">      return X86::R15;</td>
    <td>0</td>
    <td class="testName">
    </td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">909</td>
    <td class="">    }</td>
    <td>----</td>
    <td class="testName">
    </td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">910</td>
    <td class="">  }</td>
    <td>----</td>
    <td class="testName">
    </td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">911</td>
    <td class="">}</td>
    <td>----</td>
    <td class="testName">
    </td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">912</td>
    <td class=""></td>
    <td>----</td>
    <td class="testName">
    </td>
  </tr>
</table>
    </div>
    <button class="collapsible" type="button">Open Functions Report</button>
    <div class="content" style="display: none;">
      <hr />
      <h3 class="subheader">Functions Report</h3>
      <table class="mainTable">
  <tr class="mainTr">
    <th class="mainTh">Function name</th>
    <th class="mainTh">Number of hits</th>
  </tr>
  <tr class="mainTr">
    <td class="functionName">_ZN4llvm6X86_MC14ParseX86TripleB5cxx11ERKNS_6TripleE</td>
    <td class="numberOfCalls">0</td>
  </tr>
  <tr class="mainTr">
    <td class="functionName">_ZN4llvm6X86_MC18getDwarfRegFlavourERKNS_6TripleEb</td>
    <td class="numberOfCalls">0</td>
  </tr>
  <tr class="mainTr">
    <td class="functionName">_ZN4llvm6X86_MC13hasLockPrefixERKNS_6MCInstE</td>
    <td class="numberOfCalls">0</td>
  </tr>
  <tr class="mainTr">
    <td class="functionName">_ZL12isMemOperandRKN4llvm6MCInstEjj</td>
    <td class="numberOfCalls">0</td>
  </tr>
  <tr class="mainTr">
    <td class="functionName">_ZN4llvm6X86_MC17is16BitMemOperandERKNS_6MCInstEjRKNS_15MCSubtargetInfoE</td>
    <td class="numberOfCalls">0</td>
  </tr>
  <tr class="mainTr">
    <td class="functionName">_ZN4llvm6X86_MC17is32BitMemOperandERKNS_6MCInstEj</td>
    <td class="numberOfCalls">0</td>
  </tr>
  <tr class="mainTr">
    <td class="functionName">_ZN4llvm6X86_MC17is64BitMemOperandERKNS_6MCInstEj</td>
    <td class="numberOfCalls">0</td>
  </tr>
  <tr class="mainTr">
    <td class="functionName">_ZN4llvm6X86_MC24needsAddressSizeOverrideERKNS_6MCInstERKNS_15MCSubtargetInfoEim</td>
    <td class="numberOfCalls">0</td>
  </tr>
  <tr class="mainTr">
    <td class="functionName">_ZN4llvm6X86_MC28initLLVMToSEHAndCVRegMappingEPNS_14MCRegisterInfoE</td>
    <td class="numberOfCalls">0</td>
  </tr>
  <tr class="mainTr">
    <td class="functionName">_ZN4llvm6X86_MC24createX86MCSubtargetInfoERKNS_6TripleENS_9StringRefES4_</td>
    <td class="numberOfCalls">0</td>
  </tr>
  <tr class="mainTr">
    <td class="functionName">_ZL20createX86MCInstrInfov</td>
    <td class="numberOfCalls">0</td>
  </tr>
  <tr class="mainTr">
    <td class="functionName">_ZL23createX86MCRegisterInfoRKN4llvm6TripleE</td>
    <td class="numberOfCalls">0</td>
  </tr>
  <tr class="mainTr">
    <td class="functionName">_ZL18createX86MCAsmInfoRKN4llvm14MCRegisterInfoERKNS_6TripleERKNS_15MCTargetOptionsE</td>
    <td class="numberOfCalls">0</td>
  </tr>
  <tr class="mainTr">
    <td class="functionName">_ZL22createX86MCInstPrinterRKN4llvm6TripleEjRKNS_9MCAsmInfoERKNS_11MCInstrInfoERKNS_14MCRegisterInfoE</td>
    <td class="numberOfCalls">0</td>
  </tr>
  <tr class="mainTr">
    <td class="functionName">_ZL25createX86MCRelocationInfoRKN4llvm6TripleERNS_9MCContextE</td>
    <td class="numberOfCalls">0</td>
  </tr>
  <tr class="mainTr">
    <td class="functionName">_ZN4llvm6X86_MC18X86MCInstrAnalysisD0Ev</td>
    <td class="numberOfCalls">0</td>
  </tr>
  <tr class="mainTr">
    <td class="functionName">_ZN4llvm6X86_MC18X86MCInstrAnalysisD2Ev</td>
    <td class="numberOfCalls">0</td>
  </tr>
  <tr class="mainTr">
    <td class="functionName">_ZN4llvm6X86_MC18X86MCInstrAnalysisC2EPKNS_11MCInstrInfoE</td>
    <td class="numberOfCalls">0</td>
  </tr>
  <tr class="mainTr">
    <td class="functionName">_ZNK4llvm6X86_MC18X86MCInstrAnalysis20clearsSuperRegistersERKNS_14MCRegisterInfoERKNS_6MCInstERNS_5APIntE</td>
    <td class="numberOfCalls">0</td>
  </tr>
  <tr class="mainTr">
    <td class="functionName">_ZZNK4llvm6X86_MC18X86MCInstrAnalysis20clearsSuperRegistersERKNS_14MCRegisterInfoERKNS_6MCInstERNS_5APIntEENKUljE_clEj</td>
    <td class="numberOfCalls">0</td>
  </tr>
  <tr class="mainTr">
    <td class="functionName">_ZN4llvm6X86_MCL17findX86PltEntriesEmNS_8ArrayRefIhEE</td>
    <td class="numberOfCalls">0</td>
  </tr>
  <tr class="mainTr">
    <td class="functionName">_ZN4llvm6X86_MCL20findX86_64PltEntriesEmNS_8ArrayRefIhEE</td>
    <td class="numberOfCalls">0</td>
  </tr>
  <tr class="mainTr">
    <td class="functionName">_ZNK4llvm6X86_MC18X86MCInstrAnalysis14findPltEntriesEmNS_8ArrayRefIhEERKNS_6TripleE</td>
    <td class="numberOfCalls">0</td>
  </tr>
  <tr class="mainTr">
    <td class="functionName">_ZNK4llvm6X86_MC18X86MCInstrAnalysis14evaluateBranchERKNS_6MCInstEmmRm</td>
    <td class="numberOfCalls">0</td>
  </tr>
  <tr class="mainTr">
    <td class="functionName">_ZNK4llvm6X86_MC18X86MCInstrAnalysis28evaluateMemoryOperandAddressERKNS_6MCInstEPKNS_15MCSubtargetInfoEmm</td>
    <td class="numberOfCalls">0</td>
  </tr>
  <tr class="mainTr">
    <td class="functionName">_ZNK4llvm6X86_MC18X86MCInstrAnalysis32getMemoryOperandRelocationOffsetERKNS_6MCInstEm</td>
    <td class="numberOfCalls">0</td>
  </tr>
  <tr class="mainTr">
    <td class="functionName">_ZL24createX86MCInstrAnalysisPKN4llvm11MCInstrInfoE</td>
    <td class="numberOfCalls">0</td>
  </tr>
  <tr class="mainTr">
    <td class="functionName">LLVMInitializeX86TargetMC</td>
    <td class="numberOfCalls">2</td>
  </tr>
  <tr class="mainTr">
    <td class="functionName">_ZN4llvm22getX86SubSuperRegisterENS_10MCRegisterEjb</td>
    <td class="numberOfCalls">0</td>
  </tr>
</table>
    </div>
    <button class="collapsible" type="button">Open Coverage Diff</button>
    <div class="content" style="display: none;">
      <hr />
      <h3 class="subheader">Coverage Diff</h3>
      <table class="mainTable">
  <tr class="mainTr">
    <th class="mainTh">Line Number</th>
    <th class="mainTh">
      <span class="badge">../DebugInfoTest/example_mips_dbg.ll</span>
      <span> BUT NOT </span>
      <span class="badge">../DebugInfoTest/example_mips.ll</span>
    </th>
    <th class="mainTh">Line Number</th>
    <th class="mainTh">
      <span class="badge">../DebugInfoTest/example_mips.ll</span>
      <span> BUT NOT </span>
      <span class="badge">../DebugInfoTest/example_mips_dbg.ll</span>
    </th>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">1</td>
    <td class="codeline">//===-- X86MCTargetDesc.cpp - X86 Target Descriptions ---------------------===//</td>
    <td class="lineNumber">1</td>
    <td class="codeline">//===-- X86MCTargetDesc.cpp - X86 Target Descriptions ---------------------===//</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">2</td>
    <td class="codeline">//</td>
    <td class="lineNumber">2</td>
    <td class="codeline">//</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">3</td>
    <td class="codeline">// Part of the LLVM Project, under the Apache License v2.0 with LLVM Exceptions.</td>
    <td class="lineNumber">3</td>
    <td class="codeline">// Part of the LLVM Project, under the Apache License v2.0 with LLVM Exceptions.</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">4</td>
    <td class="codeline">// See https://llvm.org/LICENSE.txt for license information.</td>
    <td class="lineNumber">4</td>
    <td class="codeline">// See https://llvm.org/LICENSE.txt for license information.</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">5</td>
    <td class="codeline">// SPDX-License-Identifier: Apache-2.0 WITH LLVM-exception</td>
    <td class="lineNumber">5</td>
    <td class="codeline">// SPDX-License-Identifier: Apache-2.0 WITH LLVM-exception</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">6</td>
    <td class="codeline">//</td>
    <td class="lineNumber">6</td>
    <td class="codeline">//</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">7</td>
    <td class="codeline">//===----------------------------------------------------------------------===//</td>
    <td class="lineNumber">7</td>
    <td class="codeline">//===----------------------------------------------------------------------===//</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">8</td>
    <td class="codeline">//</td>
    <td class="lineNumber">8</td>
    <td class="codeline">//</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">9</td>
    <td class="codeline">// This file provides X86 specific target descriptions.</td>
    <td class="lineNumber">9</td>
    <td class="codeline">// This file provides X86 specific target descriptions.</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">10</td>
    <td class="codeline">//</td>
    <td class="lineNumber">10</td>
    <td class="codeline">//</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">11</td>
    <td class="codeline">//===----------------------------------------------------------------------===//</td>
    <td class="lineNumber">11</td>
    <td class="codeline">//===----------------------------------------------------------------------===//</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">12</td>
    <td class="codeline"></td>
    <td class="lineNumber">12</td>
    <td class="codeline"></td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">13</td>
    <td class="codeline">#include "X86MCTargetDesc.h"</td>
    <td class="lineNumber">13</td>
    <td class="codeline">#include "X86MCTargetDesc.h"</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">14</td>
    <td class="codeline">#include "TargetInfo/X86TargetInfo.h"</td>
    <td class="lineNumber">14</td>
    <td class="codeline">#include "TargetInfo/X86TargetInfo.h"</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">15</td>
    <td class="codeline">#include "X86ATTInstPrinter.h"</td>
    <td class="lineNumber">15</td>
    <td class="codeline">#include "X86ATTInstPrinter.h"</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">16</td>
    <td class="codeline">#include "X86BaseInfo.h"</td>
    <td class="lineNumber">16</td>
    <td class="codeline">#include "X86BaseInfo.h"</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">17</td>
    <td class="codeline">#include "X86IntelInstPrinter.h"</td>
    <td class="lineNumber">17</td>
    <td class="codeline">#include "X86IntelInstPrinter.h"</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">18</td>
    <td class="codeline">#include "X86MCAsmInfo.h"</td>
    <td class="lineNumber">18</td>
    <td class="codeline">#include "X86MCAsmInfo.h"</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">19</td>
    <td class="codeline">#include "X86TargetStreamer.h"</td>
    <td class="lineNumber">19</td>
    <td class="codeline">#include "X86TargetStreamer.h"</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">20</td>
    <td class="codeline">#include "llvm/ADT/APInt.h"</td>
    <td class="lineNumber">20</td>
    <td class="codeline">#include "llvm/ADT/APInt.h"</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">21</td>
    <td class="codeline">#include "llvm/DebugInfo/CodeView/CodeView.h"</td>
    <td class="lineNumber">21</td>
    <td class="codeline">#include "llvm/DebugInfo/CodeView/CodeView.h"</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">22</td>
    <td class="codeline">#include "llvm/MC/MCDwarf.h"</td>
    <td class="lineNumber">22</td>
    <td class="codeline">#include "llvm/MC/MCDwarf.h"</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">23</td>
    <td class="codeline">#include "llvm/MC/MCInstrAnalysis.h"</td>
    <td class="lineNumber">23</td>
    <td class="codeline">#include "llvm/MC/MCInstrAnalysis.h"</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">24</td>
    <td class="codeline">#include "llvm/MC/MCInstrInfo.h"</td>
    <td class="lineNumber">24</td>
    <td class="codeline">#include "llvm/MC/MCInstrInfo.h"</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">25</td>
    <td class="codeline">#include "llvm/MC/MCRegisterInfo.h"</td>
    <td class="lineNumber">25</td>
    <td class="codeline">#include "llvm/MC/MCRegisterInfo.h"</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">26</td>
    <td class="codeline">#include "llvm/MC/MCStreamer.h"</td>
    <td class="lineNumber">26</td>
    <td class="codeline">#include "llvm/MC/MCStreamer.h"</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">27</td>
    <td class="codeline">#include "llvm/MC/MCSubtargetInfo.h"</td>
    <td class="lineNumber">27</td>
    <td class="codeline">#include "llvm/MC/MCSubtargetInfo.h"</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">28</td>
    <td class="codeline">#include "llvm/MC/MachineLocation.h"</td>
    <td class="lineNumber">28</td>
    <td class="codeline">#include "llvm/MC/MachineLocation.h"</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">29</td>
    <td class="codeline">#include "llvm/MC/TargetRegistry.h"</td>
    <td class="lineNumber">29</td>
    <td class="codeline">#include "llvm/MC/TargetRegistry.h"</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">30</td>
    <td class="codeline">#include "llvm/Support/ErrorHandling.h"</td>
    <td class="lineNumber">30</td>
    <td class="codeline">#include "llvm/Support/ErrorHandling.h"</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">31</td>
    <td class="codeline">#include "llvm/TargetParser/Host.h"</td>
    <td class="lineNumber">31</td>
    <td class="codeline">#include "llvm/TargetParser/Host.h"</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">32</td>
    <td class="codeline">#include "llvm/TargetParser/Triple.h"</td>
    <td class="lineNumber">32</td>
    <td class="codeline">#include "llvm/TargetParser/Triple.h"</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">33</td>
    <td class="codeline"></td>
    <td class="lineNumber">33</td>
    <td class="codeline"></td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">34</td>
    <td class="codeline">using namespace llvm;</td>
    <td class="lineNumber">34</td>
    <td class="codeline">using namespace llvm;</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">35</td>
    <td class="codeline"></td>
    <td class="lineNumber">35</td>
    <td class="codeline"></td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">36</td>
    <td class="codeline">#define GET_REGINFO_MC_DESC</td>
    <td class="lineNumber">36</td>
    <td class="codeline">#define GET_REGINFO_MC_DESC</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">37</td>
    <td class="codeline">#include "X86GenRegisterInfo.inc"</td>
    <td class="lineNumber">37</td>
    <td class="codeline">#include "X86GenRegisterInfo.inc"</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">38</td>
    <td class="codeline"></td>
    <td class="lineNumber">38</td>
    <td class="codeline"></td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">39</td>
    <td class="codeline">#define GET_INSTRINFO_MC_DESC</td>
    <td class="lineNumber">39</td>
    <td class="codeline">#define GET_INSTRINFO_MC_DESC</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">40</td>
    <td class="codeline">#define GET_INSTRINFO_MC_HELPERS</td>
    <td class="lineNumber">40</td>
    <td class="codeline">#define GET_INSTRINFO_MC_HELPERS</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">41</td>
    <td class="codeline">#define ENABLE_INSTR_PREDICATE_VERIFIER</td>
    <td class="lineNumber">41</td>
    <td class="codeline">#define ENABLE_INSTR_PREDICATE_VERIFIER</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">42</td>
    <td class="codeline">#include "X86GenInstrInfo.inc"</td>
    <td class="lineNumber">42</td>
    <td class="codeline">#include "X86GenInstrInfo.inc"</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">43</td>
    <td class="codeline"></td>
    <td class="lineNumber">43</td>
    <td class="codeline"></td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">44</td>
    <td class="codeline">#define GET_SUBTARGETINFO_MC_DESC</td>
    <td class="lineNumber">44</td>
    <td class="codeline">#define GET_SUBTARGETINFO_MC_DESC</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">45</td>
    <td class="codeline">#include "X86GenSubtargetInfo.inc"</td>
    <td class="lineNumber">45</td>
    <td class="codeline">#include "X86GenSubtargetInfo.inc"</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">46</td>
    <td class="codeline"></td>
    <td class="lineNumber">46</td>
    <td class="codeline"></td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">47</td>
    <td class="codeline">std::string X86_MC::ParseX86Triple(const Triple &TT) {</td>
    <td class="lineNumber">47</td>
    <td class="codeline">std::string X86_MC::ParseX86Triple(const Triple &TT) {</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">48</td>
    <td class="codeline">  std::string FS;</td>
    <td class="lineNumber">48</td>
    <td class="codeline">  std::string FS;</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">49</td>
    <td class="codeline">  // SSE2 should default to enabled in 64-bit mode, but can be turned off</td>
    <td class="lineNumber">49</td>
    <td class="codeline">  // SSE2 should default to enabled in 64-bit mode, but can be turned off</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">50</td>
    <td class="codeline">  // explicitly.</td>
    <td class="lineNumber">50</td>
    <td class="codeline">  // explicitly.</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">51</td>
    <td class="codeline">  if (TT.isArch64Bit())</td>
    <td class="lineNumber">51</td>
    <td class="codeline">  if (TT.isArch64Bit())</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">52</td>
    <td class="codeline">    FS = "+64bit-mode,-32bit-mode,-16bit-mode,+sse2";</td>
    <td class="lineNumber">52</td>
    <td class="codeline">    FS = "+64bit-mode,-32bit-mode,-16bit-mode,+sse2";</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">53</td>
    <td class="codeline">  else if (TT.getEnvironment() != Triple::CODE16)</td>
    <td class="lineNumber">53</td>
    <td class="codeline">  else if (TT.getEnvironment() != Triple::CODE16)</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">54</td>
    <td class="codeline">    FS = "-64bit-mode,+32bit-mode,-16bit-mode";</td>
    <td class="lineNumber">54</td>
    <td class="codeline">    FS = "-64bit-mode,+32bit-mode,-16bit-mode";</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">55</td>
    <td class="codeline">  else</td>
    <td class="lineNumber">55</td>
    <td class="codeline">  else</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">56</td>
    <td class="codeline">    FS = "-64bit-mode,-32bit-mode,+16bit-mode";</td>
    <td class="lineNumber">56</td>
    <td class="codeline">    FS = "-64bit-mode,-32bit-mode,+16bit-mode";</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">57</td>
    <td class="codeline"></td>
    <td class="lineNumber">57</td>
    <td class="codeline"></td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">58</td>
    <td class="codeline">  return FS;</td>
    <td class="lineNumber">58</td>
    <td class="codeline">  return FS;</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">59</td>
    <td class="codeline">}</td>
    <td class="lineNumber">59</td>
    <td class="codeline">}</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">60</td>
    <td class="codeline"></td>
    <td class="lineNumber">60</td>
    <td class="codeline"></td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">61</td>
    <td class="codeline">unsigned X86_MC::getDwarfRegFlavour(const Triple &TT, bool isEH) {</td>
    <td class="lineNumber">61</td>
    <td class="codeline">unsigned X86_MC::getDwarfRegFlavour(const Triple &TT, bool isEH) {</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">62</td>
    <td class="codeline">  if (TT.getArch() == Triple::x86_64)</td>
    <td class="lineNumber">62</td>
    <td class="codeline">  if (TT.getArch() == Triple::x86_64)</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">63</td>
    <td class="codeline">    return DWARFFlavour::X86_64;</td>
    <td class="lineNumber">63</td>
    <td class="codeline">    return DWARFFlavour::X86_64;</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">64</td>
    <td class="codeline"></td>
    <td class="lineNumber">64</td>
    <td class="codeline"></td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">65</td>
    <td class="codeline">  if (TT.isOSDarwin())</td>
    <td class="lineNumber">65</td>
    <td class="codeline">  if (TT.isOSDarwin())</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">66</td>
    <td class="codeline">    return isEH ? DWARFFlavour::X86_32_DarwinEH : DWARFFlavour::X86_32_Generic;</td>
    <td class="lineNumber">66</td>
    <td class="codeline">    return isEH ? DWARFFlavour::X86_32_DarwinEH : DWARFFlavour::X86_32_Generic;</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">67</td>
    <td class="codeline">  if (TT.isOSCygMing())</td>
    <td class="lineNumber">67</td>
    <td class="codeline">  if (TT.isOSCygMing())</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">68</td>
    <td class="codeline">    // Unsupported by now, just quick fallback</td>
    <td class="lineNumber">68</td>
    <td class="codeline">    // Unsupported by now, just quick fallback</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">69</td>
    <td class="codeline">    return DWARFFlavour::X86_32_Generic;</td>
    <td class="lineNumber">69</td>
    <td class="codeline">    return DWARFFlavour::X86_32_Generic;</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">70</td>
    <td class="codeline">  return DWARFFlavour::X86_32_Generic;</td>
    <td class="lineNumber">70</td>
    <td class="codeline">  return DWARFFlavour::X86_32_Generic;</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">71</td>
    <td class="codeline">}</td>
    <td class="lineNumber">71</td>
    <td class="codeline">}</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">72</td>
    <td class="codeline"></td>
    <td class="lineNumber">72</td>
    <td class="codeline"></td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">73</td>
    <td class="codeline">bool X86_MC::hasLockPrefix(const MCInst &MI) {</td>
    <td class="lineNumber">73</td>
    <td class="codeline">bool X86_MC::hasLockPrefix(const MCInst &MI) {</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">74</td>
    <td class="codeline">  return MI.getFlags() & X86::IP_HAS_LOCK;</td>
    <td class="lineNumber">74</td>
    <td class="codeline">  return MI.getFlags() & X86::IP_HAS_LOCK;</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">75</td>
    <td class="codeline">}</td>
    <td class="lineNumber">75</td>
    <td class="codeline">}</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">76</td>
    <td class="codeline"></td>
    <td class="lineNumber">76</td>
    <td class="codeline"></td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">77</td>
    <td class="codeline">static bool isMemOperand(const MCInst &MI, unsigned Op, unsigned RegClassID) {</td>
    <td class="lineNumber">77</td>
    <td class="codeline">static bool isMemOperand(const MCInst &MI, unsigned Op, unsigned RegClassID) {</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">78</td>
    <td class="codeline">  const MCOperand &Base = MI.getOperand(Op + X86::AddrBaseReg);</td>
    <td class="lineNumber">78</td>
    <td class="codeline">  const MCOperand &Base = MI.getOperand(Op + X86::AddrBaseReg);</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">79</td>
    <td class="codeline">  const MCOperand &Index = MI.getOperand(Op + X86::AddrIndexReg);</td>
    <td class="lineNumber">79</td>
    <td class="codeline">  const MCOperand &Index = MI.getOperand(Op + X86::AddrIndexReg);</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">80</td>
    <td class="codeline">  const MCRegisterClass &RC = X86MCRegisterClasses[RegClassID];</td>
    <td class="lineNumber">80</td>
    <td class="codeline">  const MCRegisterClass &RC = X86MCRegisterClasses[RegClassID];</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">81</td>
    <td class="codeline"></td>
    <td class="lineNumber">81</td>
    <td class="codeline"></td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">82</td>
    <td class="codeline">  return (Base.isReg() && Base.getReg() != 0 && RC.contains(Base.getReg())) ||</td>
    <td class="lineNumber">82</td>
    <td class="codeline">  return (Base.isReg() && Base.getReg() != 0 && RC.contains(Base.getReg())) ||</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">83</td>
    <td class="codeline">         (Index.isReg() && Index.getReg() != 0 && RC.contains(Index.getReg()));</td>
    <td class="lineNumber">83</td>
    <td class="codeline">         (Index.isReg() && Index.getReg() != 0 && RC.contains(Index.getReg()));</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">84</td>
    <td class="codeline">}</td>
    <td class="lineNumber">84</td>
    <td class="codeline">}</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">85</td>
    <td class="codeline"></td>
    <td class="lineNumber">85</td>
    <td class="codeline"></td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">86</td>
    <td class="codeline">bool X86_MC::is16BitMemOperand(const MCInst &MI, unsigned Op,</td>
    <td class="lineNumber">86</td>
    <td class="codeline">bool X86_MC::is16BitMemOperand(const MCInst &MI, unsigned Op,</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">87</td>
    <td class="codeline">                               const MCSubtargetInfo &STI) {</td>
    <td class="lineNumber">87</td>
    <td class="codeline">                               const MCSubtargetInfo &STI) {</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">88</td>
    <td class="codeline">  const MCOperand &Base = MI.getOperand(Op + X86::AddrBaseReg);</td>
    <td class="lineNumber">88</td>
    <td class="codeline">  const MCOperand &Base = MI.getOperand(Op + X86::AddrBaseReg);</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">89</td>
    <td class="codeline">  const MCOperand &Index = MI.getOperand(Op + X86::AddrIndexReg);</td>
    <td class="lineNumber">89</td>
    <td class="codeline">  const MCOperand &Index = MI.getOperand(Op + X86::AddrIndexReg);</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">90</td>
    <td class="codeline"></td>
    <td class="lineNumber">90</td>
    <td class="codeline"></td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">91</td>
    <td class="codeline">  if (STI.hasFeature(X86::Is16Bit) && Base.isReg() && Base.getReg() == 0 &&</td>
    <td class="lineNumber">91</td>
    <td class="codeline">  if (STI.hasFeature(X86::Is16Bit) && Base.isReg() && Base.getReg() == 0 &&</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">92</td>
    <td class="codeline">      Index.isReg() && Index.getReg() == 0)</td>
    <td class="lineNumber">92</td>
    <td class="codeline">      Index.isReg() && Index.getReg() == 0)</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">93</td>
    <td class="codeline">    return true;</td>
    <td class="lineNumber">93</td>
    <td class="codeline">    return true;</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">94</td>
    <td class="codeline">  return isMemOperand(MI, Op, X86::GR16RegClassID);</td>
    <td class="lineNumber">94</td>
    <td class="codeline">  return isMemOperand(MI, Op, X86::GR16RegClassID);</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">95</td>
    <td class="codeline">}</td>
    <td class="lineNumber">95</td>
    <td class="codeline">}</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">96</td>
    <td class="codeline"></td>
    <td class="lineNumber">96</td>
    <td class="codeline"></td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">97</td>
    <td class="codeline">bool X86_MC::is32BitMemOperand(const MCInst &MI, unsigned Op) {</td>
    <td class="lineNumber">97</td>
    <td class="codeline">bool X86_MC::is32BitMemOperand(const MCInst &MI, unsigned Op) {</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">98</td>
    <td class="codeline">  const MCOperand &Base = MI.getOperand(Op + X86::AddrBaseReg);</td>
    <td class="lineNumber">98</td>
    <td class="codeline">  const MCOperand &Base = MI.getOperand(Op + X86::AddrBaseReg);</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">99</td>
    <td class="codeline">  const MCOperand &Index = MI.getOperand(Op + X86::AddrIndexReg);</td>
    <td class="lineNumber">99</td>
    <td class="codeline">  const MCOperand &Index = MI.getOperand(Op + X86::AddrIndexReg);</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">100</td>
    <td class="codeline">  if (Base.isReg() && Base.getReg() == X86::EIP) {</td>
    <td class="lineNumber">100</td>
    <td class="codeline">  if (Base.isReg() && Base.getReg() == X86::EIP) {</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">101</td>
    <td class="codeline">    assert(Index.isReg() && Index.getReg() == 0 && "Invalid eip-based address");</td>
    <td class="lineNumber">101</td>
    <td class="codeline">    assert(Index.isReg() && Index.getReg() == 0 && "Invalid eip-based address");</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">102</td>
    <td class="codeline">    return true;</td>
    <td class="lineNumber">102</td>
    <td class="codeline">    return true;</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">103</td>
    <td class="codeline">  }</td>
    <td class="lineNumber">103</td>
    <td class="codeline">  }</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">104</td>
    <td class="codeline">  if (Index.isReg() && Index.getReg() == X86::EIZ)</td>
    <td class="lineNumber">104</td>
    <td class="codeline">  if (Index.isReg() && Index.getReg() == X86::EIZ)</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">105</td>
    <td class="codeline">    return true;</td>
    <td class="lineNumber">105</td>
    <td class="codeline">    return true;</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">106</td>
    <td class="codeline">  return isMemOperand(MI, Op, X86::GR32RegClassID);</td>
    <td class="lineNumber">106</td>
    <td class="codeline">  return isMemOperand(MI, Op, X86::GR32RegClassID);</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">107</td>
    <td class="codeline">}</td>
    <td class="lineNumber">107</td>
    <td class="codeline">}</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">108</td>
    <td class="codeline"></td>
    <td class="lineNumber">108</td>
    <td class="codeline"></td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">109</td>
    <td class="codeline">#ifndef NDEBUG</td>
    <td class="lineNumber">109</td>
    <td class="codeline">#ifndef NDEBUG</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">110</td>
    <td class="codeline">bool X86_MC::is64BitMemOperand(const MCInst &MI, unsigned Op) {</td>
    <td class="lineNumber">110</td>
    <td class="codeline">bool X86_MC::is64BitMemOperand(const MCInst &MI, unsigned Op) {</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">111</td>
    <td class="codeline">  return isMemOperand(MI, Op, X86::GR64RegClassID);</td>
    <td class="lineNumber">111</td>
    <td class="codeline">  return isMemOperand(MI, Op, X86::GR64RegClassID);</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">112</td>
    <td class="codeline">}</td>
    <td class="lineNumber">112</td>
    <td class="codeline">}</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">113</td>
    <td class="codeline">#endif</td>
    <td class="lineNumber">113</td>
    <td class="codeline">#endif</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">114</td>
    <td class="codeline"></td>
    <td class="lineNumber">114</td>
    <td class="codeline"></td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">115</td>
    <td class="codeline">bool X86_MC::needsAddressSizeOverride(const MCInst &MI,</td>
    <td class="lineNumber">115</td>
    <td class="codeline">bool X86_MC::needsAddressSizeOverride(const MCInst &MI,</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">116</td>
    <td class="codeline">                                      const MCSubtargetInfo &STI,</td>
    <td class="lineNumber">116</td>
    <td class="codeline">                                      const MCSubtargetInfo &STI,</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">117</td>
    <td class="codeline">                                      int MemoryOperand, uint64_t TSFlags) {</td>
    <td class="lineNumber">117</td>
    <td class="codeline">                                      int MemoryOperand, uint64_t TSFlags) {</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">118</td>
    <td class="codeline">  uint64_t AdSize = TSFlags & X86II::AdSizeMask;</td>
    <td class="lineNumber">118</td>
    <td class="codeline">  uint64_t AdSize = TSFlags & X86II::AdSizeMask;</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">119</td>
    <td class="codeline">  bool Is16BitMode = STI.hasFeature(X86::Is16Bit);</td>
    <td class="lineNumber">119</td>
    <td class="codeline">  bool Is16BitMode = STI.hasFeature(X86::Is16Bit);</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">120</td>
    <td class="codeline">  bool Is32BitMode = STI.hasFeature(X86::Is32Bit);</td>
    <td class="lineNumber">120</td>
    <td class="codeline">  bool Is32BitMode = STI.hasFeature(X86::Is32Bit);</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">121</td>
    <td class="codeline">  bool Is64BitMode = STI.hasFeature(X86::Is64Bit);</td>
    <td class="lineNumber">121</td>
    <td class="codeline">  bool Is64BitMode = STI.hasFeature(X86::Is64Bit);</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">122</td>
    <td class="codeline">  if ((Is16BitMode && AdSize == X86II::AdSize32) ||</td>
    <td class="lineNumber">122</td>
    <td class="codeline">  if ((Is16BitMode && AdSize == X86II::AdSize32) ||</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">123</td>
    <td class="codeline">      (Is32BitMode && AdSize == X86II::AdSize16) ||</td>
    <td class="lineNumber">123</td>
    <td class="codeline">      (Is32BitMode && AdSize == X86II::AdSize16) ||</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">124</td>
    <td class="codeline">      (Is64BitMode && AdSize == X86II::AdSize32))</td>
    <td class="lineNumber">124</td>
    <td class="codeline">      (Is64BitMode && AdSize == X86II::AdSize32))</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">125</td>
    <td class="codeline">    return true;</td>
    <td class="lineNumber">125</td>
    <td class="codeline">    return true;</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">126</td>
    <td class="codeline">  uint64_t Form = TSFlags & X86II::FormMask;</td>
    <td class="lineNumber">126</td>
    <td class="codeline">  uint64_t Form = TSFlags & X86II::FormMask;</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">127</td>
    <td class="codeline">  switch (Form) {</td>
    <td class="lineNumber">127</td>
    <td class="codeline">  switch (Form) {</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">128</td>
    <td class="codeline">  default:</td>
    <td class="lineNumber">128</td>
    <td class="codeline">  default:</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">129</td>
    <td class="codeline">    break;</td>
    <td class="lineNumber">129</td>
    <td class="codeline">    break;</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">130</td>
    <td class="codeline">  case X86II::RawFrmDstSrc: {</td>
    <td class="lineNumber">130</td>
    <td class="codeline">  case X86II::RawFrmDstSrc: {</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">131</td>
    <td class="codeline">    unsigned siReg = MI.getOperand(1).getReg();</td>
    <td class="lineNumber">131</td>
    <td class="codeline">    unsigned siReg = MI.getOperand(1).getReg();</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">132</td>
    <td class="codeline">    assert(((siReg == X86::SI && MI.getOperand(0).getReg() == X86::DI) ||</td>
    <td class="lineNumber">132</td>
    <td class="codeline">    assert(((siReg == X86::SI && MI.getOperand(0).getReg() == X86::DI) ||</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">133</td>
    <td class="codeline">            (siReg == X86::ESI && MI.getOperand(0).getReg() == X86::EDI) ||</td>
    <td class="lineNumber">133</td>
    <td class="codeline">            (siReg == X86::ESI && MI.getOperand(0).getReg() == X86::EDI) ||</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">134</td>
    <td class="codeline">            (siReg == X86::RSI && MI.getOperand(0).getReg() == X86::RDI)) &&</td>
    <td class="lineNumber">134</td>
    <td class="codeline">            (siReg == X86::RSI && MI.getOperand(0).getReg() == X86::RDI)) &&</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">135</td>
    <td class="codeline">           "SI and DI register sizes do not match");</td>
    <td class="lineNumber">135</td>
    <td class="codeline">           "SI and DI register sizes do not match");</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">136</td>
    <td class="codeline">    return (!Is32BitMode && siReg == X86::ESI) ||</td>
    <td class="lineNumber">136</td>
    <td class="codeline">    return (!Is32BitMode && siReg == X86::ESI) ||</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">137</td>
    <td class="codeline">           (Is32BitMode && siReg == X86::SI);</td>
    <td class="lineNumber">137</td>
    <td class="codeline">           (Is32BitMode && siReg == X86::SI);</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">138</td>
    <td class="codeline">  }</td>
    <td class="lineNumber">138</td>
    <td class="codeline">  }</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">139</td>
    <td class="codeline">  case X86II::RawFrmSrc: {</td>
    <td class="lineNumber">139</td>
    <td class="codeline">  case X86II::RawFrmSrc: {</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">140</td>
    <td class="codeline">    unsigned siReg = MI.getOperand(0).getReg();</td>
    <td class="lineNumber">140</td>
    <td class="codeline">    unsigned siReg = MI.getOperand(0).getReg();</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">141</td>
    <td class="codeline">    return (!Is32BitMode && siReg == X86::ESI) ||</td>
    <td class="lineNumber">141</td>
    <td class="codeline">    return (!Is32BitMode && siReg == X86::ESI) ||</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">142</td>
    <td class="codeline">           (Is32BitMode && siReg == X86::SI);</td>
    <td class="lineNumber">142</td>
    <td class="codeline">           (Is32BitMode && siReg == X86::SI);</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">143</td>
    <td class="codeline">  }</td>
    <td class="lineNumber">143</td>
    <td class="codeline">  }</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">144</td>
    <td class="codeline">  case X86II::RawFrmDst: {</td>
    <td class="lineNumber">144</td>
    <td class="codeline">  case X86II::RawFrmDst: {</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">145</td>
    <td class="codeline">    unsigned siReg = MI.getOperand(0).getReg();</td>
    <td class="lineNumber">145</td>
    <td class="codeline">    unsigned siReg = MI.getOperand(0).getReg();</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">146</td>
    <td class="codeline">    return (!Is32BitMode && siReg == X86::EDI) ||</td>
    <td class="lineNumber">146</td>
    <td class="codeline">    return (!Is32BitMode && siReg == X86::EDI) ||</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">147</td>
    <td class="codeline">           (Is32BitMode && siReg == X86::DI);</td>
    <td class="lineNumber">147</td>
    <td class="codeline">           (Is32BitMode && siReg == X86::DI);</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">148</td>
    <td class="codeline">  }</td>
    <td class="lineNumber">148</td>
    <td class="codeline">  }</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">149</td>
    <td class="codeline">  }</td>
    <td class="lineNumber">149</td>
    <td class="codeline">  }</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">150</td>
    <td class="codeline"></td>
    <td class="lineNumber">150</td>
    <td class="codeline"></td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">151</td>
    <td class="codeline">  // Determine where the memory operand starts, if present.</td>
    <td class="lineNumber">151</td>
    <td class="codeline">  // Determine where the memory operand starts, if present.</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">152</td>
    <td class="codeline">  if (MemoryOperand < 0)</td>
    <td class="lineNumber">152</td>
    <td class="codeline">  if (MemoryOperand < 0)</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">153</td>
    <td class="codeline">    return false;</td>
    <td class="lineNumber">153</td>
    <td class="codeline">    return false;</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">154</td>
    <td class="codeline"></td>
    <td class="lineNumber">154</td>
    <td class="codeline"></td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">155</td>
    <td class="codeline">  if (STI.hasFeature(X86::Is64Bit)) {</td>
    <td class="lineNumber">155</td>
    <td class="codeline">  if (STI.hasFeature(X86::Is64Bit)) {</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">156</td>
    <td class="codeline">    assert(!is16BitMemOperand(MI, MemoryOperand, STI));</td>
    <td class="lineNumber">156</td>
    <td class="codeline">    assert(!is16BitMemOperand(MI, MemoryOperand, STI));</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">157</td>
    <td class="codeline">    return is32BitMemOperand(MI, MemoryOperand);</td>
    <td class="lineNumber">157</td>
    <td class="codeline">    return is32BitMemOperand(MI, MemoryOperand);</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">158</td>
    <td class="codeline">  }</td>
    <td class="lineNumber">158</td>
    <td class="codeline">  }</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">159</td>
    <td class="codeline">  if (STI.hasFeature(X86::Is32Bit)) {</td>
    <td class="lineNumber">159</td>
    <td class="codeline">  if (STI.hasFeature(X86::Is32Bit)) {</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">160</td>
    <td class="codeline">    assert(!is64BitMemOperand(MI, MemoryOperand));</td>
    <td class="lineNumber">160</td>
    <td class="codeline">    assert(!is64BitMemOperand(MI, MemoryOperand));</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">161</td>
    <td class="codeline">    return is16BitMemOperand(MI, MemoryOperand, STI);</td>
    <td class="lineNumber">161</td>
    <td class="codeline">    return is16BitMemOperand(MI, MemoryOperand, STI);</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">162</td>
    <td class="codeline">  }</td>
    <td class="lineNumber">162</td>
    <td class="codeline">  }</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">163</td>
    <td class="codeline">  assert(STI.hasFeature(X86::Is16Bit));</td>
    <td class="lineNumber">163</td>
    <td class="codeline">  assert(STI.hasFeature(X86::Is16Bit));</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">164</td>
    <td class="codeline">  assert(!is64BitMemOperand(MI, MemoryOperand));</td>
    <td class="lineNumber">164</td>
    <td class="codeline">  assert(!is64BitMemOperand(MI, MemoryOperand));</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">165</td>
    <td class="codeline">  return !is16BitMemOperand(MI, MemoryOperand, STI);</td>
    <td class="lineNumber">165</td>
    <td class="codeline">  return !is16BitMemOperand(MI, MemoryOperand, STI);</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">166</td>
    <td class="codeline">}</td>
    <td class="lineNumber">166</td>
    <td class="codeline">}</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">167</td>
    <td class="codeline"></td>
    <td class="lineNumber">167</td>
    <td class="codeline"></td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">168</td>
    <td class="codeline">void X86_MC::initLLVMToSEHAndCVRegMapping(MCRegisterInfo *MRI) {</td>
    <td class="lineNumber">168</td>
    <td class="codeline">void X86_MC::initLLVMToSEHAndCVRegMapping(MCRegisterInfo *MRI) {</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">169</td>
    <td class="codeline">  // FIXME: TableGen these.</td>
    <td class="lineNumber">169</td>
    <td class="codeline">  // FIXME: TableGen these.</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">170</td>
    <td class="codeline">  for (unsigned Reg = X86::NoRegister + 1; Reg < X86::NUM_TARGET_REGS; ++Reg) {</td>
    <td class="lineNumber">170</td>
    <td class="codeline">  for (unsigned Reg = X86::NoRegister + 1; Reg < X86::NUM_TARGET_REGS; ++Reg) {</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">171</td>
    <td class="codeline">    unsigned SEH = MRI->getEncodingValue(Reg);</td>
    <td class="lineNumber">171</td>
    <td class="codeline">    unsigned SEH = MRI->getEncodingValue(Reg);</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">172</td>
    <td class="codeline">    MRI->mapLLVMRegToSEHReg(Reg, SEH);</td>
    <td class="lineNumber">172</td>
    <td class="codeline">    MRI->mapLLVMRegToSEHReg(Reg, SEH);</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">173</td>
    <td class="codeline">  }</td>
    <td class="lineNumber">173</td>
    <td class="codeline">  }</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">174</td>
    <td class="codeline"></td>
    <td class="lineNumber">174</td>
    <td class="codeline"></td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">175</td>
    <td class="codeline">  // Mapping from CodeView to MC register id.</td>
    <td class="lineNumber">175</td>
    <td class="codeline">  // Mapping from CodeView to MC register id.</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">176</td>
    <td class="codeline">  static const struct {</td>
    <td class="lineNumber">176</td>
    <td class="codeline">  static const struct {</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">177</td>
    <td class="codeline">    codeview::RegisterId CVReg;</td>
    <td class="lineNumber">177</td>
    <td class="codeline">    codeview::RegisterId CVReg;</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">178</td>
    <td class="codeline">    MCPhysReg Reg;</td>
    <td class="lineNumber">178</td>
    <td class="codeline">    MCPhysReg Reg;</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">179</td>
    <td class="codeline">  } RegMap[] = {</td>
    <td class="lineNumber">179</td>
    <td class="codeline">  } RegMap[] = {</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">180</td>
    <td class="codeline">      {codeview::RegisterId::AL, X86::AL},</td>
    <td class="lineNumber">180</td>
    <td class="codeline">      {codeview::RegisterId::AL, X86::AL},</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">181</td>
    <td class="codeline">      {codeview::RegisterId::CL, X86::CL},</td>
    <td class="lineNumber">181</td>
    <td class="codeline">      {codeview::RegisterId::CL, X86::CL},</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">182</td>
    <td class="codeline">      {codeview::RegisterId::DL, X86::DL},</td>
    <td class="lineNumber">182</td>
    <td class="codeline">      {codeview::RegisterId::DL, X86::DL},</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">183</td>
    <td class="codeline">      {codeview::RegisterId::BL, X86::BL},</td>
    <td class="lineNumber">183</td>
    <td class="codeline">      {codeview::RegisterId::BL, X86::BL},</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">184</td>
    <td class="codeline">      {codeview::RegisterId::AH, X86::AH},</td>
    <td class="lineNumber">184</td>
    <td class="codeline">      {codeview::RegisterId::AH, X86::AH},</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">185</td>
    <td class="codeline">      {codeview::RegisterId::CH, X86::CH},</td>
    <td class="lineNumber">185</td>
    <td class="codeline">      {codeview::RegisterId::CH, X86::CH},</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">186</td>
    <td class="codeline">      {codeview::RegisterId::DH, X86::DH},</td>
    <td class="lineNumber">186</td>
    <td class="codeline">      {codeview::RegisterId::DH, X86::DH},</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">187</td>
    <td class="codeline">      {codeview::RegisterId::BH, X86::BH},</td>
    <td class="lineNumber">187</td>
    <td class="codeline">      {codeview::RegisterId::BH, X86::BH},</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">188</td>
    <td class="codeline">      {codeview::RegisterId::AX, X86::AX},</td>
    <td class="lineNumber">188</td>
    <td class="codeline">      {codeview::RegisterId::AX, X86::AX},</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">189</td>
    <td class="codeline">      {codeview::RegisterId::CX, X86::CX},</td>
    <td class="lineNumber">189</td>
    <td class="codeline">      {codeview::RegisterId::CX, X86::CX},</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">190</td>
    <td class="codeline">      {codeview::RegisterId::DX, X86::DX},</td>
    <td class="lineNumber">190</td>
    <td class="codeline">      {codeview::RegisterId::DX, X86::DX},</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">191</td>
    <td class="codeline">      {codeview::RegisterId::BX, X86::BX},</td>
    <td class="lineNumber">191</td>
    <td class="codeline">      {codeview::RegisterId::BX, X86::BX},</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">192</td>
    <td class="codeline">      {codeview::RegisterId::SP, X86::SP},</td>
    <td class="lineNumber">192</td>
    <td class="codeline">      {codeview::RegisterId::SP, X86::SP},</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">193</td>
    <td class="codeline">      {codeview::RegisterId::BP, X86::BP},</td>
    <td class="lineNumber">193</td>
    <td class="codeline">      {codeview::RegisterId::BP, X86::BP},</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">194</td>
    <td class="codeline">      {codeview::RegisterId::SI, X86::SI},</td>
    <td class="lineNumber">194</td>
    <td class="codeline">      {codeview::RegisterId::SI, X86::SI},</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">195</td>
    <td class="codeline">      {codeview::RegisterId::DI, X86::DI},</td>
    <td class="lineNumber">195</td>
    <td class="codeline">      {codeview::RegisterId::DI, X86::DI},</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">196</td>
    <td class="codeline">      {codeview::RegisterId::EAX, X86::EAX},</td>
    <td class="lineNumber">196</td>
    <td class="codeline">      {codeview::RegisterId::EAX, X86::EAX},</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">197</td>
    <td class="codeline">      {codeview::RegisterId::ECX, X86::ECX},</td>
    <td class="lineNumber">197</td>
    <td class="codeline">      {codeview::RegisterId::ECX, X86::ECX},</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">198</td>
    <td class="codeline">      {codeview::RegisterId::EDX, X86::EDX},</td>
    <td class="lineNumber">198</td>
    <td class="codeline">      {codeview::RegisterId::EDX, X86::EDX},</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">199</td>
    <td class="codeline">      {codeview::RegisterId::EBX, X86::EBX},</td>
    <td class="lineNumber">199</td>
    <td class="codeline">      {codeview::RegisterId::EBX, X86::EBX},</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">200</td>
    <td class="codeline">      {codeview::RegisterId::ESP, X86::ESP},</td>
    <td class="lineNumber">200</td>
    <td class="codeline">      {codeview::RegisterId::ESP, X86::ESP},</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">201</td>
    <td class="codeline">      {codeview::RegisterId::EBP, X86::EBP},</td>
    <td class="lineNumber">201</td>
    <td class="codeline">      {codeview::RegisterId::EBP, X86::EBP},</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">202</td>
    <td class="codeline">      {codeview::RegisterId::ESI, X86::ESI},</td>
    <td class="lineNumber">202</td>
    <td class="codeline">      {codeview::RegisterId::ESI, X86::ESI},</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">203</td>
    <td class="codeline">      {codeview::RegisterId::EDI, X86::EDI},</td>
    <td class="lineNumber">203</td>
    <td class="codeline">      {codeview::RegisterId::EDI, X86::EDI},</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">204</td>
    <td class="codeline"></td>
    <td class="lineNumber">204</td>
    <td class="codeline"></td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">205</td>
    <td class="codeline">      {codeview::RegisterId::EFLAGS, X86::EFLAGS},</td>
    <td class="lineNumber">205</td>
    <td class="codeline">      {codeview::RegisterId::EFLAGS, X86::EFLAGS},</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">206</td>
    <td class="codeline"></td>
    <td class="lineNumber">206</td>
    <td class="codeline"></td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">207</td>
    <td class="codeline">      {codeview::RegisterId::ST0, X86::ST0},</td>
    <td class="lineNumber">207</td>
    <td class="codeline">      {codeview::RegisterId::ST0, X86::ST0},</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">208</td>
    <td class="codeline">      {codeview::RegisterId::ST1, X86::ST1},</td>
    <td class="lineNumber">208</td>
    <td class="codeline">      {codeview::RegisterId::ST1, X86::ST1},</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">209</td>
    <td class="codeline">      {codeview::RegisterId::ST2, X86::ST2},</td>
    <td class="lineNumber">209</td>
    <td class="codeline">      {codeview::RegisterId::ST2, X86::ST2},</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">210</td>
    <td class="codeline">      {codeview::RegisterId::ST3, X86::ST3},</td>
    <td class="lineNumber">210</td>
    <td class="codeline">      {codeview::RegisterId::ST3, X86::ST3},</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">211</td>
    <td class="codeline">      {codeview::RegisterId::ST4, X86::ST4},</td>
    <td class="lineNumber">211</td>
    <td class="codeline">      {codeview::RegisterId::ST4, X86::ST4},</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">212</td>
    <td class="codeline">      {codeview::RegisterId::ST5, X86::ST5},</td>
    <td class="lineNumber">212</td>
    <td class="codeline">      {codeview::RegisterId::ST5, X86::ST5},</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">213</td>
    <td class="codeline">      {codeview::RegisterId::ST6, X86::ST6},</td>
    <td class="lineNumber">213</td>
    <td class="codeline">      {codeview::RegisterId::ST6, X86::ST6},</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">214</td>
    <td class="codeline">      {codeview::RegisterId::ST7, X86::ST7},</td>
    <td class="lineNumber">214</td>
    <td class="codeline">      {codeview::RegisterId::ST7, X86::ST7},</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">215</td>
    <td class="codeline"></td>
    <td class="lineNumber">215</td>
    <td class="codeline"></td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">216</td>
    <td class="codeline">      {codeview::RegisterId::ST0, X86::FP0},</td>
    <td class="lineNumber">216</td>
    <td class="codeline">      {codeview::RegisterId::ST0, X86::FP0},</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">217</td>
    <td class="codeline">      {codeview::RegisterId::ST1, X86::FP1},</td>
    <td class="lineNumber">217</td>
    <td class="codeline">      {codeview::RegisterId::ST1, X86::FP1},</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">218</td>
    <td class="codeline">      {codeview::RegisterId::ST2, X86::FP2},</td>
    <td class="lineNumber">218</td>
    <td class="codeline">      {codeview::RegisterId::ST2, X86::FP2},</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">219</td>
    <td class="codeline">      {codeview::RegisterId::ST3, X86::FP3},</td>
    <td class="lineNumber">219</td>
    <td class="codeline">      {codeview::RegisterId::ST3, X86::FP3},</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">220</td>
    <td class="codeline">      {codeview::RegisterId::ST4, X86::FP4},</td>
    <td class="lineNumber">220</td>
    <td class="codeline">      {codeview::RegisterId::ST4, X86::FP4},</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">221</td>
    <td class="codeline">      {codeview::RegisterId::ST5, X86::FP5},</td>
    <td class="lineNumber">221</td>
    <td class="codeline">      {codeview::RegisterId::ST5, X86::FP5},</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">222</td>
    <td class="codeline">      {codeview::RegisterId::ST6, X86::FP6},</td>
    <td class="lineNumber">222</td>
    <td class="codeline">      {codeview::RegisterId::ST6, X86::FP6},</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">223</td>
    <td class="codeline">      {codeview::RegisterId::ST7, X86::FP7},</td>
    <td class="lineNumber">223</td>
    <td class="codeline">      {codeview::RegisterId::ST7, X86::FP7},</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">224</td>
    <td class="codeline"></td>
    <td class="lineNumber">224</td>
    <td class="codeline"></td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">225</td>
    <td class="codeline">      {codeview::RegisterId::MM0, X86::MM0},</td>
    <td class="lineNumber">225</td>
    <td class="codeline">      {codeview::RegisterId::MM0, X86::MM0},</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">226</td>
    <td class="codeline">      {codeview::RegisterId::MM1, X86::MM1},</td>
    <td class="lineNumber">226</td>
    <td class="codeline">      {codeview::RegisterId::MM1, X86::MM1},</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">227</td>
    <td class="codeline">      {codeview::RegisterId::MM2, X86::MM2},</td>
    <td class="lineNumber">227</td>
    <td class="codeline">      {codeview::RegisterId::MM2, X86::MM2},</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">228</td>
    <td class="codeline">      {codeview::RegisterId::MM3, X86::MM3},</td>
    <td class="lineNumber">228</td>
    <td class="codeline">      {codeview::RegisterId::MM3, X86::MM3},</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">229</td>
    <td class="codeline">      {codeview::RegisterId::MM4, X86::MM4},</td>
    <td class="lineNumber">229</td>
    <td class="codeline">      {codeview::RegisterId::MM4, X86::MM4},</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">230</td>
    <td class="codeline">      {codeview::RegisterId::MM5, X86::MM5},</td>
    <td class="lineNumber">230</td>
    <td class="codeline">      {codeview::RegisterId::MM5, X86::MM5},</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">231</td>
    <td class="codeline">      {codeview::RegisterId::MM6, X86::MM6},</td>
    <td class="lineNumber">231</td>
    <td class="codeline">      {codeview::RegisterId::MM6, X86::MM6},</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">232</td>
    <td class="codeline">      {codeview::RegisterId::MM7, X86::MM7},</td>
    <td class="lineNumber">232</td>
    <td class="codeline">      {codeview::RegisterId::MM7, X86::MM7},</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">233</td>
    <td class="codeline"></td>
    <td class="lineNumber">233</td>
    <td class="codeline"></td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">234</td>
    <td class="codeline">      {codeview::RegisterId::XMM0, X86::XMM0},</td>
    <td class="lineNumber">234</td>
    <td class="codeline">      {codeview::RegisterId::XMM0, X86::XMM0},</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">235</td>
    <td class="codeline">      {codeview::RegisterId::XMM1, X86::XMM1},</td>
    <td class="lineNumber">235</td>
    <td class="codeline">      {codeview::RegisterId::XMM1, X86::XMM1},</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">236</td>
    <td class="codeline">      {codeview::RegisterId::XMM2, X86::XMM2},</td>
    <td class="lineNumber">236</td>
    <td class="codeline">      {codeview::RegisterId::XMM2, X86::XMM2},</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">237</td>
    <td class="codeline">      {codeview::RegisterId::XMM3, X86::XMM3},</td>
    <td class="lineNumber">237</td>
    <td class="codeline">      {codeview::RegisterId::XMM3, X86::XMM3},</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">238</td>
    <td class="codeline">      {codeview::RegisterId::XMM4, X86::XMM4},</td>
    <td class="lineNumber">238</td>
    <td class="codeline">      {codeview::RegisterId::XMM4, X86::XMM4},</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">239</td>
    <td class="codeline">      {codeview::RegisterId::XMM5, X86::XMM5},</td>
    <td class="lineNumber">239</td>
    <td class="codeline">      {codeview::RegisterId::XMM5, X86::XMM5},</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">240</td>
    <td class="codeline">      {codeview::RegisterId::XMM6, X86::XMM6},</td>
    <td class="lineNumber">240</td>
    <td class="codeline">      {codeview::RegisterId::XMM6, X86::XMM6},</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">241</td>
    <td class="codeline">      {codeview::RegisterId::XMM7, X86::XMM7},</td>
    <td class="lineNumber">241</td>
    <td class="codeline">      {codeview::RegisterId::XMM7, X86::XMM7},</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">242</td>
    <td class="codeline"></td>
    <td class="lineNumber">242</td>
    <td class="codeline"></td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">243</td>
    <td class="codeline">      {codeview::RegisterId::XMM8, X86::XMM8},</td>
    <td class="lineNumber">243</td>
    <td class="codeline">      {codeview::RegisterId::XMM8, X86::XMM8},</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">244</td>
    <td class="codeline">      {codeview::RegisterId::XMM9, X86::XMM9},</td>
    <td class="lineNumber">244</td>
    <td class="codeline">      {codeview::RegisterId::XMM9, X86::XMM9},</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">245</td>
    <td class="codeline">      {codeview::RegisterId::XMM10, X86::XMM10},</td>
    <td class="lineNumber">245</td>
    <td class="codeline">      {codeview::RegisterId::XMM10, X86::XMM10},</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">246</td>
    <td class="codeline">      {codeview::RegisterId::XMM11, X86::XMM11},</td>
    <td class="lineNumber">246</td>
    <td class="codeline">      {codeview::RegisterId::XMM11, X86::XMM11},</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">247</td>
    <td class="codeline">      {codeview::RegisterId::XMM12, X86::XMM12},</td>
    <td class="lineNumber">247</td>
    <td class="codeline">      {codeview::RegisterId::XMM12, X86::XMM12},</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">248</td>
    <td class="codeline">      {codeview::RegisterId::XMM13, X86::XMM13},</td>
    <td class="lineNumber">248</td>
    <td class="codeline">      {codeview::RegisterId::XMM13, X86::XMM13},</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">249</td>
    <td class="codeline">      {codeview::RegisterId::XMM14, X86::XMM14},</td>
    <td class="lineNumber">249</td>
    <td class="codeline">      {codeview::RegisterId::XMM14, X86::XMM14},</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">250</td>
    <td class="codeline">      {codeview::RegisterId::XMM15, X86::XMM15},</td>
    <td class="lineNumber">250</td>
    <td class="codeline">      {codeview::RegisterId::XMM15, X86::XMM15},</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">251</td>
    <td class="codeline"></td>
    <td class="lineNumber">251</td>
    <td class="codeline"></td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">252</td>
    <td class="codeline">      {codeview::RegisterId::SIL, X86::SIL},</td>
    <td class="lineNumber">252</td>
    <td class="codeline">      {codeview::RegisterId::SIL, X86::SIL},</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">253</td>
    <td class="codeline">      {codeview::RegisterId::DIL, X86::DIL},</td>
    <td class="lineNumber">253</td>
    <td class="codeline">      {codeview::RegisterId::DIL, X86::DIL},</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">254</td>
    <td class="codeline">      {codeview::RegisterId::BPL, X86::BPL},</td>
    <td class="lineNumber">254</td>
    <td class="codeline">      {codeview::RegisterId::BPL, X86::BPL},</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">255</td>
    <td class="codeline">      {codeview::RegisterId::SPL, X86::SPL},</td>
    <td class="lineNumber">255</td>
    <td class="codeline">      {codeview::RegisterId::SPL, X86::SPL},</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">256</td>
    <td class="codeline">      {codeview::RegisterId::RAX, X86::RAX},</td>
    <td class="lineNumber">256</td>
    <td class="codeline">      {codeview::RegisterId::RAX, X86::RAX},</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">257</td>
    <td class="codeline">      {codeview::RegisterId::RBX, X86::RBX},</td>
    <td class="lineNumber">257</td>
    <td class="codeline">      {codeview::RegisterId::RBX, X86::RBX},</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">258</td>
    <td class="codeline">      {codeview::RegisterId::RCX, X86::RCX},</td>
    <td class="lineNumber">258</td>
    <td class="codeline">      {codeview::RegisterId::RCX, X86::RCX},</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">259</td>
    <td class="codeline">      {codeview::RegisterId::RDX, X86::RDX},</td>
    <td class="lineNumber">259</td>
    <td class="codeline">      {codeview::RegisterId::RDX, X86::RDX},</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">260</td>
    <td class="codeline">      {codeview::RegisterId::RSI, X86::RSI},</td>
    <td class="lineNumber">260</td>
    <td class="codeline">      {codeview::RegisterId::RSI, X86::RSI},</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">261</td>
    <td class="codeline">      {codeview::RegisterId::RDI, X86::RDI},</td>
    <td class="lineNumber">261</td>
    <td class="codeline">      {codeview::RegisterId::RDI, X86::RDI},</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">262</td>
    <td class="codeline">      {codeview::RegisterId::RBP, X86::RBP},</td>
    <td class="lineNumber">262</td>
    <td class="codeline">      {codeview::RegisterId::RBP, X86::RBP},</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">263</td>
    <td class="codeline">      {codeview::RegisterId::RSP, X86::RSP},</td>
    <td class="lineNumber">263</td>
    <td class="codeline">      {codeview::RegisterId::RSP, X86::RSP},</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">264</td>
    <td class="codeline">      {codeview::RegisterId::R8, X86::R8},</td>
    <td class="lineNumber">264</td>
    <td class="codeline">      {codeview::RegisterId::R8, X86::R8},</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">265</td>
    <td class="codeline">      {codeview::RegisterId::R9, X86::R9},</td>
    <td class="lineNumber">265</td>
    <td class="codeline">      {codeview::RegisterId::R9, X86::R9},</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">266</td>
    <td class="codeline">      {codeview::RegisterId::R10, X86::R10},</td>
    <td class="lineNumber">266</td>
    <td class="codeline">      {codeview::RegisterId::R10, X86::R10},</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">267</td>
    <td class="codeline">      {codeview::RegisterId::R11, X86::R11},</td>
    <td class="lineNumber">267</td>
    <td class="codeline">      {codeview::RegisterId::R11, X86::R11},</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">268</td>
    <td class="codeline">      {codeview::RegisterId::R12, X86::R12},</td>
    <td class="lineNumber">268</td>
    <td class="codeline">      {codeview::RegisterId::R12, X86::R12},</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">269</td>
    <td class="codeline">      {codeview::RegisterId::R13, X86::R13},</td>
    <td class="lineNumber">269</td>
    <td class="codeline">      {codeview::RegisterId::R13, X86::R13},</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">270</td>
    <td class="codeline">      {codeview::RegisterId::R14, X86::R14},</td>
    <td class="lineNumber">270</td>
    <td class="codeline">      {codeview::RegisterId::R14, X86::R14},</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">271</td>
    <td class="codeline">      {codeview::RegisterId::R15, X86::R15},</td>
    <td class="lineNumber">271</td>
    <td class="codeline">      {codeview::RegisterId::R15, X86::R15},</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">272</td>
    <td class="codeline">      {codeview::RegisterId::R8B, X86::R8B},</td>
    <td class="lineNumber">272</td>
    <td class="codeline">      {codeview::RegisterId::R8B, X86::R8B},</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">273</td>
    <td class="codeline">      {codeview::RegisterId::R9B, X86::R9B},</td>
    <td class="lineNumber">273</td>
    <td class="codeline">      {codeview::RegisterId::R9B, X86::R9B},</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">274</td>
    <td class="codeline">      {codeview::RegisterId::R10B, X86::R10B},</td>
    <td class="lineNumber">274</td>
    <td class="codeline">      {codeview::RegisterId::R10B, X86::R10B},</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">275</td>
    <td class="codeline">      {codeview::RegisterId::R11B, X86::R11B},</td>
    <td class="lineNumber">275</td>
    <td class="codeline">      {codeview::RegisterId::R11B, X86::R11B},</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">276</td>
    <td class="codeline">      {codeview::RegisterId::R12B, X86::R12B},</td>
    <td class="lineNumber">276</td>
    <td class="codeline">      {codeview::RegisterId::R12B, X86::R12B},</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">277</td>
    <td class="codeline">      {codeview::RegisterId::R13B, X86::R13B},</td>
    <td class="lineNumber">277</td>
    <td class="codeline">      {codeview::RegisterId::R13B, X86::R13B},</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">278</td>
    <td class="codeline">      {codeview::RegisterId::R14B, X86::R14B},</td>
    <td class="lineNumber">278</td>
    <td class="codeline">      {codeview::RegisterId::R14B, X86::R14B},</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">279</td>
    <td class="codeline">      {codeview::RegisterId::R15B, X86::R15B},</td>
    <td class="lineNumber">279</td>
    <td class="codeline">      {codeview::RegisterId::R15B, X86::R15B},</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">280</td>
    <td class="codeline">      {codeview::RegisterId::R8W, X86::R8W},</td>
    <td class="lineNumber">280</td>
    <td class="codeline">      {codeview::RegisterId::R8W, X86::R8W},</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">281</td>
    <td class="codeline">      {codeview::RegisterId::R9W, X86::R9W},</td>
    <td class="lineNumber">281</td>
    <td class="codeline">      {codeview::RegisterId::R9W, X86::R9W},</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">282</td>
    <td class="codeline">      {codeview::RegisterId::R10W, X86::R10W},</td>
    <td class="lineNumber">282</td>
    <td class="codeline">      {codeview::RegisterId::R10W, X86::R10W},</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">283</td>
    <td class="codeline">      {codeview::RegisterId::R11W, X86::R11W},</td>
    <td class="lineNumber">283</td>
    <td class="codeline">      {codeview::RegisterId::R11W, X86::R11W},</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">284</td>
    <td class="codeline">      {codeview::RegisterId::R12W, X86::R12W},</td>
    <td class="lineNumber">284</td>
    <td class="codeline">      {codeview::RegisterId::R12W, X86::R12W},</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">285</td>
    <td class="codeline">      {codeview::RegisterId::R13W, X86::R13W},</td>
    <td class="lineNumber">285</td>
    <td class="codeline">      {codeview::RegisterId::R13W, X86::R13W},</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">286</td>
    <td class="codeline">      {codeview::RegisterId::R14W, X86::R14W},</td>
    <td class="lineNumber">286</td>
    <td class="codeline">      {codeview::RegisterId::R14W, X86::R14W},</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">287</td>
    <td class="codeline">      {codeview::RegisterId::R15W, X86::R15W},</td>
    <td class="lineNumber">287</td>
    <td class="codeline">      {codeview::RegisterId::R15W, X86::R15W},</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">288</td>
    <td class="codeline">      {codeview::RegisterId::R8D, X86::R8D},</td>
    <td class="lineNumber">288</td>
    <td class="codeline">      {codeview::RegisterId::R8D, X86::R8D},</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">289</td>
    <td class="codeline">      {codeview::RegisterId::R9D, X86::R9D},</td>
    <td class="lineNumber">289</td>
    <td class="codeline">      {codeview::RegisterId::R9D, X86::R9D},</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">290</td>
    <td class="codeline">      {codeview::RegisterId::R10D, X86::R10D},</td>
    <td class="lineNumber">290</td>
    <td class="codeline">      {codeview::RegisterId::R10D, X86::R10D},</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">291</td>
    <td class="codeline">      {codeview::RegisterId::R11D, X86::R11D},</td>
    <td class="lineNumber">291</td>
    <td class="codeline">      {codeview::RegisterId::R11D, X86::R11D},</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">292</td>
    <td class="codeline">      {codeview::RegisterId::R12D, X86::R12D},</td>
    <td class="lineNumber">292</td>
    <td class="codeline">      {codeview::RegisterId::R12D, X86::R12D},</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">293</td>
    <td class="codeline">      {codeview::RegisterId::R13D, X86::R13D},</td>
    <td class="lineNumber">293</td>
    <td class="codeline">      {codeview::RegisterId::R13D, X86::R13D},</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">294</td>
    <td class="codeline">      {codeview::RegisterId::R14D, X86::R14D},</td>
    <td class="lineNumber">294</td>
    <td class="codeline">      {codeview::RegisterId::R14D, X86::R14D},</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">295</td>
    <td class="codeline">      {codeview::RegisterId::R15D, X86::R15D},</td>
    <td class="lineNumber">295</td>
    <td class="codeline">      {codeview::RegisterId::R15D, X86::R15D},</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">296</td>
    <td class="codeline">      {codeview::RegisterId::AMD64_YMM0, X86::YMM0},</td>
    <td class="lineNumber">296</td>
    <td class="codeline">      {codeview::RegisterId::AMD64_YMM0, X86::YMM0},</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">297</td>
    <td class="codeline">      {codeview::RegisterId::AMD64_YMM1, X86::YMM1},</td>
    <td class="lineNumber">297</td>
    <td class="codeline">      {codeview::RegisterId::AMD64_YMM1, X86::YMM1},</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">298</td>
    <td class="codeline">      {codeview::RegisterId::AMD64_YMM2, X86::YMM2},</td>
    <td class="lineNumber">298</td>
    <td class="codeline">      {codeview::RegisterId::AMD64_YMM2, X86::YMM2},</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">299</td>
    <td class="codeline">      {codeview::RegisterId::AMD64_YMM3, X86::YMM3},</td>
    <td class="lineNumber">299</td>
    <td class="codeline">      {codeview::RegisterId::AMD64_YMM3, X86::YMM3},</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">300</td>
    <td class="codeline">      {codeview::RegisterId::AMD64_YMM4, X86::YMM4},</td>
    <td class="lineNumber">300</td>
    <td class="codeline">      {codeview::RegisterId::AMD64_YMM4, X86::YMM4},</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">301</td>
    <td class="codeline">      {codeview::RegisterId::AMD64_YMM5, X86::YMM5},</td>
    <td class="lineNumber">301</td>
    <td class="codeline">      {codeview::RegisterId::AMD64_YMM5, X86::YMM5},</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">302</td>
    <td class="codeline">      {codeview::RegisterId::AMD64_YMM6, X86::YMM6},</td>
    <td class="lineNumber">302</td>
    <td class="codeline">      {codeview::RegisterId::AMD64_YMM6, X86::YMM6},</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">303</td>
    <td class="codeline">      {codeview::RegisterId::AMD64_YMM7, X86::YMM7},</td>
    <td class="lineNumber">303</td>
    <td class="codeline">      {codeview::RegisterId::AMD64_YMM7, X86::YMM7},</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">304</td>
    <td class="codeline">      {codeview::RegisterId::AMD64_YMM8, X86::YMM8},</td>
    <td class="lineNumber">304</td>
    <td class="codeline">      {codeview::RegisterId::AMD64_YMM8, X86::YMM8},</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">305</td>
    <td class="codeline">      {codeview::RegisterId::AMD64_YMM9, X86::YMM9},</td>
    <td class="lineNumber">305</td>
    <td class="codeline">      {codeview::RegisterId::AMD64_YMM9, X86::YMM9},</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">306</td>
    <td class="codeline">      {codeview::RegisterId::AMD64_YMM10, X86::YMM10},</td>
    <td class="lineNumber">306</td>
    <td class="codeline">      {codeview::RegisterId::AMD64_YMM10, X86::YMM10},</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">307</td>
    <td class="codeline">      {codeview::RegisterId::AMD64_YMM11, X86::YMM11},</td>
    <td class="lineNumber">307</td>
    <td class="codeline">      {codeview::RegisterId::AMD64_YMM11, X86::YMM11},</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">308</td>
    <td class="codeline">      {codeview::RegisterId::AMD64_YMM12, X86::YMM12},</td>
    <td class="lineNumber">308</td>
    <td class="codeline">      {codeview::RegisterId::AMD64_YMM12, X86::YMM12},</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">309</td>
    <td class="codeline">      {codeview::RegisterId::AMD64_YMM13, X86::YMM13},</td>
    <td class="lineNumber">309</td>
    <td class="codeline">      {codeview::RegisterId::AMD64_YMM13, X86::YMM13},</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">310</td>
    <td class="codeline">      {codeview::RegisterId::AMD64_YMM14, X86::YMM14},</td>
    <td class="lineNumber">310</td>
    <td class="codeline">      {codeview::RegisterId::AMD64_YMM14, X86::YMM14},</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">311</td>
    <td class="codeline">      {codeview::RegisterId::AMD64_YMM15, X86::YMM15},</td>
    <td class="lineNumber">311</td>
    <td class="codeline">      {codeview::RegisterId::AMD64_YMM15, X86::YMM15},</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">312</td>
    <td class="codeline">      {codeview::RegisterId::AMD64_YMM16, X86::YMM16},</td>
    <td class="lineNumber">312</td>
    <td class="codeline">      {codeview::RegisterId::AMD64_YMM16, X86::YMM16},</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">313</td>
    <td class="codeline">      {codeview::RegisterId::AMD64_YMM17, X86::YMM17},</td>
    <td class="lineNumber">313</td>
    <td class="codeline">      {codeview::RegisterId::AMD64_YMM17, X86::YMM17},</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">314</td>
    <td class="codeline">      {codeview::RegisterId::AMD64_YMM18, X86::YMM18},</td>
    <td class="lineNumber">314</td>
    <td class="codeline">      {codeview::RegisterId::AMD64_YMM18, X86::YMM18},</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">315</td>
    <td class="codeline">      {codeview::RegisterId::AMD64_YMM19, X86::YMM19},</td>
    <td class="lineNumber">315</td>
    <td class="codeline">      {codeview::RegisterId::AMD64_YMM19, X86::YMM19},</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">316</td>
    <td class="codeline">      {codeview::RegisterId::AMD64_YMM20, X86::YMM20},</td>
    <td class="lineNumber">316</td>
    <td class="codeline">      {codeview::RegisterId::AMD64_YMM20, X86::YMM20},</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">317</td>
    <td class="codeline">      {codeview::RegisterId::AMD64_YMM21, X86::YMM21},</td>
    <td class="lineNumber">317</td>
    <td class="codeline">      {codeview::RegisterId::AMD64_YMM21, X86::YMM21},</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">318</td>
    <td class="codeline">      {codeview::RegisterId::AMD64_YMM22, X86::YMM22},</td>
    <td class="lineNumber">318</td>
    <td class="codeline">      {codeview::RegisterId::AMD64_YMM22, X86::YMM22},</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">319</td>
    <td class="codeline">      {codeview::RegisterId::AMD64_YMM23, X86::YMM23},</td>
    <td class="lineNumber">319</td>
    <td class="codeline">      {codeview::RegisterId::AMD64_YMM23, X86::YMM23},</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">320</td>
    <td class="codeline">      {codeview::RegisterId::AMD64_YMM24, X86::YMM24},</td>
    <td class="lineNumber">320</td>
    <td class="codeline">      {codeview::RegisterId::AMD64_YMM24, X86::YMM24},</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">321</td>
    <td class="codeline">      {codeview::RegisterId::AMD64_YMM25, X86::YMM25},</td>
    <td class="lineNumber">321</td>
    <td class="codeline">      {codeview::RegisterId::AMD64_YMM25, X86::YMM25},</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">322</td>
    <td class="codeline">      {codeview::RegisterId::AMD64_YMM26, X86::YMM26},</td>
    <td class="lineNumber">322</td>
    <td class="codeline">      {codeview::RegisterId::AMD64_YMM26, X86::YMM26},</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">323</td>
    <td class="codeline">      {codeview::RegisterId::AMD64_YMM27, X86::YMM27},</td>
    <td class="lineNumber">323</td>
    <td class="codeline">      {codeview::RegisterId::AMD64_YMM27, X86::YMM27},</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">324</td>
    <td class="codeline">      {codeview::RegisterId::AMD64_YMM28, X86::YMM28},</td>
    <td class="lineNumber">324</td>
    <td class="codeline">      {codeview::RegisterId::AMD64_YMM28, X86::YMM28},</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">325</td>
    <td class="codeline">      {codeview::RegisterId::AMD64_YMM29, X86::YMM29},</td>
    <td class="lineNumber">325</td>
    <td class="codeline">      {codeview::RegisterId::AMD64_YMM29, X86::YMM29},</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">326</td>
    <td class="codeline">      {codeview::RegisterId::AMD64_YMM30, X86::YMM30},</td>
    <td class="lineNumber">326</td>
    <td class="codeline">      {codeview::RegisterId::AMD64_YMM30, X86::YMM30},</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">327</td>
    <td class="codeline">      {codeview::RegisterId::AMD64_YMM31, X86::YMM31},</td>
    <td class="lineNumber">327</td>
    <td class="codeline">      {codeview::RegisterId::AMD64_YMM31, X86::YMM31},</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">328</td>
    <td class="codeline">      {codeview::RegisterId::AMD64_ZMM0, X86::ZMM0},</td>
    <td class="lineNumber">328</td>
    <td class="codeline">      {codeview::RegisterId::AMD64_ZMM0, X86::ZMM0},</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">329</td>
    <td class="codeline">      {codeview::RegisterId::AMD64_ZMM1, X86::ZMM1},</td>
    <td class="lineNumber">329</td>
    <td class="codeline">      {codeview::RegisterId::AMD64_ZMM1, X86::ZMM1},</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">330</td>
    <td class="codeline">      {codeview::RegisterId::AMD64_ZMM2, X86::ZMM2},</td>
    <td class="lineNumber">330</td>
    <td class="codeline">      {codeview::RegisterId::AMD64_ZMM2, X86::ZMM2},</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">331</td>
    <td class="codeline">      {codeview::RegisterId::AMD64_ZMM3, X86::ZMM3},</td>
    <td class="lineNumber">331</td>
    <td class="codeline">      {codeview::RegisterId::AMD64_ZMM3, X86::ZMM3},</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">332</td>
    <td class="codeline">      {codeview::RegisterId::AMD64_ZMM4, X86::ZMM4},</td>
    <td class="lineNumber">332</td>
    <td class="codeline">      {codeview::RegisterId::AMD64_ZMM4, X86::ZMM4},</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">333</td>
    <td class="codeline">      {codeview::RegisterId::AMD64_ZMM5, X86::ZMM5},</td>
    <td class="lineNumber">333</td>
    <td class="codeline">      {codeview::RegisterId::AMD64_ZMM5, X86::ZMM5},</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">334</td>
    <td class="codeline">      {codeview::RegisterId::AMD64_ZMM6, X86::ZMM6},</td>
    <td class="lineNumber">334</td>
    <td class="codeline">      {codeview::RegisterId::AMD64_ZMM6, X86::ZMM6},</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">335</td>
    <td class="codeline">      {codeview::RegisterId::AMD64_ZMM7, X86::ZMM7},</td>
    <td class="lineNumber">335</td>
    <td class="codeline">      {codeview::RegisterId::AMD64_ZMM7, X86::ZMM7},</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">336</td>
    <td class="codeline">      {codeview::RegisterId::AMD64_ZMM8, X86::ZMM8},</td>
    <td class="lineNumber">336</td>
    <td class="codeline">      {codeview::RegisterId::AMD64_ZMM8, X86::ZMM8},</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">337</td>
    <td class="codeline">      {codeview::RegisterId::AMD64_ZMM9, X86::ZMM9},</td>
    <td class="lineNumber">337</td>
    <td class="codeline">      {codeview::RegisterId::AMD64_ZMM9, X86::ZMM9},</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">338</td>
    <td class="codeline">      {codeview::RegisterId::AMD64_ZMM10, X86::ZMM10},</td>
    <td class="lineNumber">338</td>
    <td class="codeline">      {codeview::RegisterId::AMD64_ZMM10, X86::ZMM10},</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">339</td>
    <td class="codeline">      {codeview::RegisterId::AMD64_ZMM11, X86::ZMM11},</td>
    <td class="lineNumber">339</td>
    <td class="codeline">      {codeview::RegisterId::AMD64_ZMM11, X86::ZMM11},</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">340</td>
    <td class="codeline">      {codeview::RegisterId::AMD64_ZMM12, X86::ZMM12},</td>
    <td class="lineNumber">340</td>
    <td class="codeline">      {codeview::RegisterId::AMD64_ZMM12, X86::ZMM12},</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">341</td>
    <td class="codeline">      {codeview::RegisterId::AMD64_ZMM13, X86::ZMM13},</td>
    <td class="lineNumber">341</td>
    <td class="codeline">      {codeview::RegisterId::AMD64_ZMM13, X86::ZMM13},</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">342</td>
    <td class="codeline">      {codeview::RegisterId::AMD64_ZMM14, X86::ZMM14},</td>
    <td class="lineNumber">342</td>
    <td class="codeline">      {codeview::RegisterId::AMD64_ZMM14, X86::ZMM14},</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">343</td>
    <td class="codeline">      {codeview::RegisterId::AMD64_ZMM15, X86::ZMM15},</td>
    <td class="lineNumber">343</td>
    <td class="codeline">      {codeview::RegisterId::AMD64_ZMM15, X86::ZMM15},</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">344</td>
    <td class="codeline">      {codeview::RegisterId::AMD64_ZMM16, X86::ZMM16},</td>
    <td class="lineNumber">344</td>
    <td class="codeline">      {codeview::RegisterId::AMD64_ZMM16, X86::ZMM16},</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">345</td>
    <td class="codeline">      {codeview::RegisterId::AMD64_ZMM17, X86::ZMM17},</td>
    <td class="lineNumber">345</td>
    <td class="codeline">      {codeview::RegisterId::AMD64_ZMM17, X86::ZMM17},</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">346</td>
    <td class="codeline">      {codeview::RegisterId::AMD64_ZMM18, X86::ZMM18},</td>
    <td class="lineNumber">346</td>
    <td class="codeline">      {codeview::RegisterId::AMD64_ZMM18, X86::ZMM18},</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">347</td>
    <td class="codeline">      {codeview::RegisterId::AMD64_ZMM19, X86::ZMM19},</td>
    <td class="lineNumber">347</td>
    <td class="codeline">      {codeview::RegisterId::AMD64_ZMM19, X86::ZMM19},</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">348</td>
    <td class="codeline">      {codeview::RegisterId::AMD64_ZMM20, X86::ZMM20},</td>
    <td class="lineNumber">348</td>
    <td class="codeline">      {codeview::RegisterId::AMD64_ZMM20, X86::ZMM20},</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">349</td>
    <td class="codeline">      {codeview::RegisterId::AMD64_ZMM21, X86::ZMM21},</td>
    <td class="lineNumber">349</td>
    <td class="codeline">      {codeview::RegisterId::AMD64_ZMM21, X86::ZMM21},</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">350</td>
    <td class="codeline">      {codeview::RegisterId::AMD64_ZMM22, X86::ZMM22},</td>
    <td class="lineNumber">350</td>
    <td class="codeline">      {codeview::RegisterId::AMD64_ZMM22, X86::ZMM22},</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">351</td>
    <td class="codeline">      {codeview::RegisterId::AMD64_ZMM23, X86::ZMM23},</td>
    <td class="lineNumber">351</td>
    <td class="codeline">      {codeview::RegisterId::AMD64_ZMM23, X86::ZMM23},</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">352</td>
    <td class="codeline">      {codeview::RegisterId::AMD64_ZMM24, X86::ZMM24},</td>
    <td class="lineNumber">352</td>
    <td class="codeline">      {codeview::RegisterId::AMD64_ZMM24, X86::ZMM24},</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">353</td>
    <td class="codeline">      {codeview::RegisterId::AMD64_ZMM25, X86::ZMM25},</td>
    <td class="lineNumber">353</td>
    <td class="codeline">      {codeview::RegisterId::AMD64_ZMM25, X86::ZMM25},</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">354</td>
    <td class="codeline">      {codeview::RegisterId::AMD64_ZMM26, X86::ZMM26},</td>
    <td class="lineNumber">354</td>
    <td class="codeline">      {codeview::RegisterId::AMD64_ZMM26, X86::ZMM26},</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">355</td>
    <td class="codeline">      {codeview::RegisterId::AMD64_ZMM27, X86::ZMM27},</td>
    <td class="lineNumber">355</td>
    <td class="codeline">      {codeview::RegisterId::AMD64_ZMM27, X86::ZMM27},</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">356</td>
    <td class="codeline">      {codeview::RegisterId::AMD64_ZMM28, X86::ZMM28},</td>
    <td class="lineNumber">356</td>
    <td class="codeline">      {codeview::RegisterId::AMD64_ZMM28, X86::ZMM28},</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">357</td>
    <td class="codeline">      {codeview::RegisterId::AMD64_ZMM29, X86::ZMM29},</td>
    <td class="lineNumber">357</td>
    <td class="codeline">      {codeview::RegisterId::AMD64_ZMM29, X86::ZMM29},</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">358</td>
    <td class="codeline">      {codeview::RegisterId::AMD64_ZMM30, X86::ZMM30},</td>
    <td class="lineNumber">358</td>
    <td class="codeline">      {codeview::RegisterId::AMD64_ZMM30, X86::ZMM30},</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">359</td>
    <td class="codeline">      {codeview::RegisterId::AMD64_ZMM31, X86::ZMM31},</td>
    <td class="lineNumber">359</td>
    <td class="codeline">      {codeview::RegisterId::AMD64_ZMM31, X86::ZMM31},</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">360</td>
    <td class="codeline">      {codeview::RegisterId::AMD64_K0, X86::K0},</td>
    <td class="lineNumber">360</td>
    <td class="codeline">      {codeview::RegisterId::AMD64_K0, X86::K0},</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">361</td>
    <td class="codeline">      {codeview::RegisterId::AMD64_K1, X86::K1},</td>
    <td class="lineNumber">361</td>
    <td class="codeline">      {codeview::RegisterId::AMD64_K1, X86::K1},</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">362</td>
    <td class="codeline">      {codeview::RegisterId::AMD64_K2, X86::K2},</td>
    <td class="lineNumber">362</td>
    <td class="codeline">      {codeview::RegisterId::AMD64_K2, X86::K2},</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">363</td>
    <td class="codeline">      {codeview::RegisterId::AMD64_K3, X86::K3},</td>
    <td class="lineNumber">363</td>
    <td class="codeline">      {codeview::RegisterId::AMD64_K3, X86::K3},</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">364</td>
    <td class="codeline">      {codeview::RegisterId::AMD64_K4, X86::K4},</td>
    <td class="lineNumber">364</td>
    <td class="codeline">      {codeview::RegisterId::AMD64_K4, X86::K4},</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">365</td>
    <td class="codeline">      {codeview::RegisterId::AMD64_K5, X86::K5},</td>
    <td class="lineNumber">365</td>
    <td class="codeline">      {codeview::RegisterId::AMD64_K5, X86::K5},</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">366</td>
    <td class="codeline">      {codeview::RegisterId::AMD64_K6, X86::K6},</td>
    <td class="lineNumber">366</td>
    <td class="codeline">      {codeview::RegisterId::AMD64_K6, X86::K6},</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">367</td>
    <td class="codeline">      {codeview::RegisterId::AMD64_K7, X86::K7},</td>
    <td class="lineNumber">367</td>
    <td class="codeline">      {codeview::RegisterId::AMD64_K7, X86::K7},</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">368</td>
    <td class="codeline">      {codeview::RegisterId::AMD64_XMM16, X86::XMM16},</td>
    <td class="lineNumber">368</td>
    <td class="codeline">      {codeview::RegisterId::AMD64_XMM16, X86::XMM16},</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">369</td>
    <td class="codeline">      {codeview::RegisterId::AMD64_XMM17, X86::XMM17},</td>
    <td class="lineNumber">369</td>
    <td class="codeline">      {codeview::RegisterId::AMD64_XMM17, X86::XMM17},</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">370</td>
    <td class="codeline">      {codeview::RegisterId::AMD64_XMM18, X86::XMM18},</td>
    <td class="lineNumber">370</td>
    <td class="codeline">      {codeview::RegisterId::AMD64_XMM18, X86::XMM18},</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">371</td>
    <td class="codeline">      {codeview::RegisterId::AMD64_XMM19, X86::XMM19},</td>
    <td class="lineNumber">371</td>
    <td class="codeline">      {codeview::RegisterId::AMD64_XMM19, X86::XMM19},</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">372</td>
    <td class="codeline">      {codeview::RegisterId::AMD64_XMM20, X86::XMM20},</td>
    <td class="lineNumber">372</td>
    <td class="codeline">      {codeview::RegisterId::AMD64_XMM20, X86::XMM20},</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">373</td>
    <td class="codeline">      {codeview::RegisterId::AMD64_XMM21, X86::XMM21},</td>
    <td class="lineNumber">373</td>
    <td class="codeline">      {codeview::RegisterId::AMD64_XMM21, X86::XMM21},</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">374</td>
    <td class="codeline">      {codeview::RegisterId::AMD64_XMM22, X86::XMM22},</td>
    <td class="lineNumber">374</td>
    <td class="codeline">      {codeview::RegisterId::AMD64_XMM22, X86::XMM22},</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">375</td>
    <td class="codeline">      {codeview::RegisterId::AMD64_XMM23, X86::XMM23},</td>
    <td class="lineNumber">375</td>
    <td class="codeline">      {codeview::RegisterId::AMD64_XMM23, X86::XMM23},</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">376</td>
    <td class="codeline">      {codeview::RegisterId::AMD64_XMM24, X86::XMM24},</td>
    <td class="lineNumber">376</td>
    <td class="codeline">      {codeview::RegisterId::AMD64_XMM24, X86::XMM24},</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">377</td>
    <td class="codeline">      {codeview::RegisterId::AMD64_XMM25, X86::XMM25},</td>
    <td class="lineNumber">377</td>
    <td class="codeline">      {codeview::RegisterId::AMD64_XMM25, X86::XMM25},</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">378</td>
    <td class="codeline">      {codeview::RegisterId::AMD64_XMM26, X86::XMM26},</td>
    <td class="lineNumber">378</td>
    <td class="codeline">      {codeview::RegisterId::AMD64_XMM26, X86::XMM26},</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">379</td>
    <td class="codeline">      {codeview::RegisterId::AMD64_XMM27, X86::XMM27},</td>
    <td class="lineNumber">379</td>
    <td class="codeline">      {codeview::RegisterId::AMD64_XMM27, X86::XMM27},</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">380</td>
    <td class="codeline">      {codeview::RegisterId::AMD64_XMM28, X86::XMM28},</td>
    <td class="lineNumber">380</td>
    <td class="codeline">      {codeview::RegisterId::AMD64_XMM28, X86::XMM28},</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">381</td>
    <td class="codeline">      {codeview::RegisterId::AMD64_XMM29, X86::XMM29},</td>
    <td class="lineNumber">381</td>
    <td class="codeline">      {codeview::RegisterId::AMD64_XMM29, X86::XMM29},</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">382</td>
    <td class="codeline">      {codeview::RegisterId::AMD64_XMM30, X86::XMM30},</td>
    <td class="lineNumber">382</td>
    <td class="codeline">      {codeview::RegisterId::AMD64_XMM30, X86::XMM30},</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">383</td>
    <td class="codeline">      {codeview::RegisterId::AMD64_XMM31, X86::XMM31},</td>
    <td class="lineNumber">383</td>
    <td class="codeline">      {codeview::RegisterId::AMD64_XMM31, X86::XMM31},</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">384</td>
    <td class="codeline"></td>
    <td class="lineNumber">384</td>
    <td class="codeline"></td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">385</td>
    <td class="codeline">  };</td>
    <td class="lineNumber">385</td>
    <td class="codeline">  };</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">386</td>
    <td class="codeline">  for (const auto &I : RegMap)</td>
    <td class="lineNumber">386</td>
    <td class="codeline">  for (const auto &I : RegMap)</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">387</td>
    <td class="codeline">    MRI->mapLLVMRegToCVReg(I.Reg, static_cast<int>(I.CVReg));</td>
    <td class="lineNumber">387</td>
    <td class="codeline">    MRI->mapLLVMRegToCVReg(I.Reg, static_cast<int>(I.CVReg));</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">388</td>
    <td class="codeline">}</td>
    <td class="lineNumber">388</td>
    <td class="codeline">}</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">389</td>
    <td class="codeline"></td>
    <td class="lineNumber">389</td>
    <td class="codeline"></td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">390</td>
    <td class="codeline">MCSubtargetInfo *X86_MC::createX86MCSubtargetInfo(const Triple &TT,</td>
    <td class="lineNumber">390</td>
    <td class="codeline">MCSubtargetInfo *X86_MC::createX86MCSubtargetInfo(const Triple &TT,</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">391</td>
    <td class="codeline">                                                  StringRef CPU, StringRef FS) {</td>
    <td class="lineNumber">391</td>
    <td class="codeline">                                                  StringRef CPU, StringRef FS) {</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">392</td>
    <td class="codeline">  std::string ArchFS = X86_MC::ParseX86Triple(TT);</td>
    <td class="lineNumber">392</td>
    <td class="codeline">  std::string ArchFS = X86_MC::ParseX86Triple(TT);</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">393</td>
    <td class="codeline">  assert(!ArchFS.empty() && "Failed to parse X86 triple");</td>
    <td class="lineNumber">393</td>
    <td class="codeline">  assert(!ArchFS.empty() && "Failed to parse X86 triple");</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">394</td>
    <td class="codeline">  if (!FS.empty())</td>
    <td class="lineNumber">394</td>
    <td class="codeline">  if (!FS.empty())</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">395</td>
    <td class="codeline">    ArchFS = (Twine(ArchFS) + "," + FS).str();</td>
    <td class="lineNumber">395</td>
    <td class="codeline">    ArchFS = (Twine(ArchFS) + "," + FS).str();</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">396</td>
    <td class="codeline"></td>
    <td class="lineNumber">396</td>
    <td class="codeline"></td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">397</td>
    <td class="codeline">  if (CPU.empty())</td>
    <td class="lineNumber">397</td>
    <td class="codeline">  if (CPU.empty())</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">398</td>
    <td class="codeline">    CPU = "generic";</td>
    <td class="lineNumber">398</td>
    <td class="codeline">    CPU = "generic";</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">399</td>
    <td class="codeline"></td>
    <td class="lineNumber">399</td>
    <td class="codeline"></td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">400</td>
    <td class="codeline">  return createX86MCSubtargetInfoImpl(TT, CPU, /*TuneCPU*/ CPU, ArchFS);</td>
    <td class="lineNumber">400</td>
    <td class="codeline">  return createX86MCSubtargetInfoImpl(TT, CPU, /*TuneCPU*/ CPU, ArchFS);</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">401</td>
    <td class="codeline">}</td>
    <td class="lineNumber">401</td>
    <td class="codeline">}</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">402</td>
    <td class="codeline"></td>
    <td class="lineNumber">402</td>
    <td class="codeline"></td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">403</td>
    <td class="codeline">static MCInstrInfo *createX86MCInstrInfo() {</td>
    <td class="lineNumber">403</td>
    <td class="codeline">static MCInstrInfo *createX86MCInstrInfo() {</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">404</td>
    <td class="codeline">  MCInstrInfo *X = new MCInstrInfo();</td>
    <td class="lineNumber">404</td>
    <td class="codeline">  MCInstrInfo *X = new MCInstrInfo();</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">405</td>
    <td class="codeline">  InitX86MCInstrInfo(X);</td>
    <td class="lineNumber">405</td>
    <td class="codeline">  InitX86MCInstrInfo(X);</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">406</td>
    <td class="codeline">  return X;</td>
    <td class="lineNumber">406</td>
    <td class="codeline">  return X;</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">407</td>
    <td class="codeline">}</td>
    <td class="lineNumber">407</td>
    <td class="codeline">}</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">408</td>
    <td class="codeline"></td>
    <td class="lineNumber">408</td>
    <td class="codeline"></td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">409</td>
    <td class="codeline">static MCRegisterInfo *createX86MCRegisterInfo(const Triple &TT) {</td>
    <td class="lineNumber">409</td>
    <td class="codeline">static MCRegisterInfo *createX86MCRegisterInfo(const Triple &TT) {</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">410</td>
    <td class="codeline">  unsigned RA = (TT.getArch() == Triple::x86_64)</td>
    <td class="lineNumber">410</td>
    <td class="codeline">  unsigned RA = (TT.getArch() == Triple::x86_64)</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">411</td>
    <td class="codeline">                    ? X86::RIP  // Should have dwarf #16.</td>
    <td class="lineNumber">411</td>
    <td class="codeline">                    ? X86::RIP  // Should have dwarf #16.</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">412</td>
    <td class="codeline">                    : X86::EIP; // Should have dwarf #8.</td>
    <td class="lineNumber">412</td>
    <td class="codeline">                    : X86::EIP; // Should have dwarf #8.</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">413</td>
    <td class="codeline"></td>
    <td class="lineNumber">413</td>
    <td class="codeline"></td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">414</td>
    <td class="codeline">  MCRegisterInfo *X = new MCRegisterInfo();</td>
    <td class="lineNumber">414</td>
    <td class="codeline">  MCRegisterInfo *X = new MCRegisterInfo();</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">415</td>
    <td class="codeline">  InitX86MCRegisterInfo(X, RA, X86_MC::getDwarfRegFlavour(TT, false),</td>
    <td class="lineNumber">415</td>
    <td class="codeline">  InitX86MCRegisterInfo(X, RA, X86_MC::getDwarfRegFlavour(TT, false),</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">416</td>
    <td class="codeline">                        X86_MC::getDwarfRegFlavour(TT, true), RA);</td>
    <td class="lineNumber">416</td>
    <td class="codeline">                        X86_MC::getDwarfRegFlavour(TT, true), RA);</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">417</td>
    <td class="codeline">  X86_MC::initLLVMToSEHAndCVRegMapping(X);</td>
    <td class="lineNumber">417</td>
    <td class="codeline">  X86_MC::initLLVMToSEHAndCVRegMapping(X);</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">418</td>
    <td class="codeline">  return X;</td>
    <td class="lineNumber">418</td>
    <td class="codeline">  return X;</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">419</td>
    <td class="codeline">}</td>
    <td class="lineNumber">419</td>
    <td class="codeline">}</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">420</td>
    <td class="codeline"></td>
    <td class="lineNumber">420</td>
    <td class="codeline"></td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">421</td>
    <td class="codeline">static MCAsmInfo *createX86MCAsmInfo(const MCRegisterInfo &MRI,</td>
    <td class="lineNumber">421</td>
    <td class="codeline">static MCAsmInfo *createX86MCAsmInfo(const MCRegisterInfo &MRI,</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">422</td>
    <td class="codeline">                                     const Triple &TheTriple,</td>
    <td class="lineNumber">422</td>
    <td class="codeline">                                     const Triple &TheTriple,</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">423</td>
    <td class="codeline">                                     const MCTargetOptions &Options) {</td>
    <td class="lineNumber">423</td>
    <td class="codeline">                                     const MCTargetOptions &Options) {</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">424</td>
    <td class="codeline">  bool is64Bit = TheTriple.getArch() == Triple::x86_64;</td>
    <td class="lineNumber">424</td>
    <td class="codeline">  bool is64Bit = TheTriple.getArch() == Triple::x86_64;</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">425</td>
    <td class="codeline"></td>
    <td class="lineNumber">425</td>
    <td class="codeline"></td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">426</td>
    <td class="codeline">  MCAsmInfo *MAI;</td>
    <td class="lineNumber">426</td>
    <td class="codeline">  MCAsmInfo *MAI;</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">427</td>
    <td class="codeline">  if (TheTriple.isOSBinFormatMachO()) {</td>
    <td class="lineNumber">427</td>
    <td class="codeline">  if (TheTriple.isOSBinFormatMachO()) {</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">428</td>
    <td class="codeline">    if (is64Bit)</td>
    <td class="lineNumber">428</td>
    <td class="codeline">    if (is64Bit)</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">429</td>
    <td class="codeline">      MAI = new X86_64MCAsmInfoDarwin(TheTriple);</td>
    <td class="lineNumber">429</td>
    <td class="codeline">      MAI = new X86_64MCAsmInfoDarwin(TheTriple);</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">430</td>
    <td class="codeline">    else</td>
    <td class="lineNumber">430</td>
    <td class="codeline">    else</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">431</td>
    <td class="codeline">      MAI = new X86MCAsmInfoDarwin(TheTriple);</td>
    <td class="lineNumber">431</td>
    <td class="codeline">      MAI = new X86MCAsmInfoDarwin(TheTriple);</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">432</td>
    <td class="codeline">  } else if (TheTriple.isOSBinFormatELF()) {</td>
    <td class="lineNumber">432</td>
    <td class="codeline">  } else if (TheTriple.isOSBinFormatELF()) {</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">433</td>
    <td class="codeline">    // Force the use of an ELF container.</td>
    <td class="lineNumber">433</td>
    <td class="codeline">    // Force the use of an ELF container.</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">434</td>
    <td class="codeline">    MAI = new X86ELFMCAsmInfo(TheTriple);</td>
    <td class="lineNumber">434</td>
    <td class="codeline">    MAI = new X86ELFMCAsmInfo(TheTriple);</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">435</td>
    <td class="codeline">  } else if (TheTriple.isWindowsMSVCEnvironment() ||</td>
    <td class="lineNumber">435</td>
    <td class="codeline">  } else if (TheTriple.isWindowsMSVCEnvironment() ||</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">436</td>
    <td class="codeline">             TheTriple.isWindowsCoreCLREnvironment()) {</td>
    <td class="lineNumber">436</td>
    <td class="codeline">             TheTriple.isWindowsCoreCLREnvironment()) {</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">437</td>
    <td class="codeline">    if (Options.getAssemblyLanguage().equals_insensitive("masm"))</td>
    <td class="lineNumber">437</td>
    <td class="codeline">    if (Options.getAssemblyLanguage().equals_insensitive("masm"))</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">438</td>
    <td class="codeline">      MAI = new X86MCAsmInfoMicrosoftMASM(TheTriple);</td>
    <td class="lineNumber">438</td>
    <td class="codeline">      MAI = new X86MCAsmInfoMicrosoftMASM(TheTriple);</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">439</td>
    <td class="codeline">    else</td>
    <td class="lineNumber">439</td>
    <td class="codeline">    else</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">440</td>
    <td class="codeline">      MAI = new X86MCAsmInfoMicrosoft(TheTriple);</td>
    <td class="lineNumber">440</td>
    <td class="codeline">      MAI = new X86MCAsmInfoMicrosoft(TheTriple);</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">441</td>
    <td class="codeline">  } else if (TheTriple.isOSCygMing() ||</td>
    <td class="lineNumber">441</td>
    <td class="codeline">  } else if (TheTriple.isOSCygMing() ||</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">442</td>
    <td class="codeline">             TheTriple.isWindowsItaniumEnvironment()) {</td>
    <td class="lineNumber">442</td>
    <td class="codeline">             TheTriple.isWindowsItaniumEnvironment()) {</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">443</td>
    <td class="codeline">    MAI = new X86MCAsmInfoGNUCOFF(TheTriple);</td>
    <td class="lineNumber">443</td>
    <td class="codeline">    MAI = new X86MCAsmInfoGNUCOFF(TheTriple);</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">444</td>
    <td class="codeline">  } else if (TheTriple.isUEFI()) {</td>
    <td class="lineNumber">444</td>
    <td class="codeline">  } else if (TheTriple.isUEFI()) {</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">445</td>
    <td class="codeline">    MAI = new X86MCAsmInfoGNUCOFF(TheTriple);</td>
    <td class="lineNumber">445</td>
    <td class="codeline">    MAI = new X86MCAsmInfoGNUCOFF(TheTriple);</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">446</td>
    <td class="codeline">  } else {</td>
    <td class="lineNumber">446</td>
    <td class="codeline">  } else {</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">447</td>
    <td class="codeline">    // The default is ELF.</td>
    <td class="lineNumber">447</td>
    <td class="codeline">    // The default is ELF.</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">448</td>
    <td class="codeline">    MAI = new X86ELFMCAsmInfo(TheTriple);</td>
    <td class="lineNumber">448</td>
    <td class="codeline">    MAI = new X86ELFMCAsmInfo(TheTriple);</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">449</td>
    <td class="codeline">  }</td>
    <td class="lineNumber">449</td>
    <td class="codeline">  }</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">450</td>
    <td class="codeline"></td>
    <td class="lineNumber">450</td>
    <td class="codeline"></td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">451</td>
    <td class="codeline">  // Initialize initial frame state.</td>
    <td class="lineNumber">451</td>
    <td class="codeline">  // Initialize initial frame state.</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">452</td>
    <td class="codeline">  // Calculate amount of bytes used for return address storing</td>
    <td class="lineNumber">452</td>
    <td class="codeline">  // Calculate amount of bytes used for return address storing</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">453</td>
    <td class="codeline">  int stackGrowth = is64Bit ? -8 : -4;</td>
    <td class="lineNumber">453</td>
    <td class="codeline">  int stackGrowth = is64Bit ? -8 : -4;</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">454</td>
    <td class="codeline"></td>
    <td class="lineNumber">454</td>
    <td class="codeline"></td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">455</td>
    <td class="codeline">  // Initial state of the frame pointer is esp+stackGrowth.</td>
    <td class="lineNumber">455</td>
    <td class="codeline">  // Initial state of the frame pointer is esp+stackGrowth.</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">456</td>
    <td class="codeline">  unsigned StackPtr = is64Bit ? X86::RSP : X86::ESP;</td>
    <td class="lineNumber">456</td>
    <td class="codeline">  unsigned StackPtr = is64Bit ? X86::RSP : X86::ESP;</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">457</td>
    <td class="codeline">  MCCFIInstruction Inst = MCCFIInstruction::cfiDefCfa(</td>
    <td class="lineNumber">457</td>
    <td class="codeline">  MCCFIInstruction Inst = MCCFIInstruction::cfiDefCfa(</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">458</td>
    <td class="codeline">      nullptr, MRI.getDwarfRegNum(StackPtr, true), -stackGrowth);</td>
    <td class="lineNumber">458</td>
    <td class="codeline">      nullptr, MRI.getDwarfRegNum(StackPtr, true), -stackGrowth);</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">459</td>
    <td class="codeline">  MAI->addInitialFrameState(Inst);</td>
    <td class="lineNumber">459</td>
    <td class="codeline">  MAI->addInitialFrameState(Inst);</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">460</td>
    <td class="codeline"></td>
    <td class="lineNumber">460</td>
    <td class="codeline"></td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">461</td>
    <td class="codeline">  // Add return address to move list</td>
    <td class="lineNumber">461</td>
    <td class="codeline">  // Add return address to move list</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">462</td>
    <td class="codeline">  unsigned InstPtr = is64Bit ? X86::RIP : X86::EIP;</td>
    <td class="lineNumber">462</td>
    <td class="codeline">  unsigned InstPtr = is64Bit ? X86::RIP : X86::EIP;</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">463</td>
    <td class="codeline">  MCCFIInstruction Inst2 = MCCFIInstruction::createOffset(</td>
    <td class="lineNumber">463</td>
    <td class="codeline">  MCCFIInstruction Inst2 = MCCFIInstruction::createOffset(</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">464</td>
    <td class="codeline">      nullptr, MRI.getDwarfRegNum(InstPtr, true), stackGrowth);</td>
    <td class="lineNumber">464</td>
    <td class="codeline">      nullptr, MRI.getDwarfRegNum(InstPtr, true), stackGrowth);</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">465</td>
    <td class="codeline">  MAI->addInitialFrameState(Inst2);</td>
    <td class="lineNumber">465</td>
    <td class="codeline">  MAI->addInitialFrameState(Inst2);</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">466</td>
    <td class="codeline"></td>
    <td class="lineNumber">466</td>
    <td class="codeline"></td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">467</td>
    <td class="codeline">  return MAI;</td>
    <td class="lineNumber">467</td>
    <td class="codeline">  return MAI;</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">468</td>
    <td class="codeline">}</td>
    <td class="lineNumber">468</td>
    <td class="codeline">}</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">469</td>
    <td class="codeline"></td>
    <td class="lineNumber">469</td>
    <td class="codeline"></td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">470</td>
    <td class="codeline">static MCInstPrinter *createX86MCInstPrinter(const Triple &T,</td>
    <td class="lineNumber">470</td>
    <td class="codeline">static MCInstPrinter *createX86MCInstPrinter(const Triple &T,</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">471</td>
    <td class="codeline">                                             unsigned SyntaxVariant,</td>
    <td class="lineNumber">471</td>
    <td class="codeline">                                             unsigned SyntaxVariant,</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">472</td>
    <td class="codeline">                                             const MCAsmInfo &MAI,</td>
    <td class="lineNumber">472</td>
    <td class="codeline">                                             const MCAsmInfo &MAI,</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">473</td>
    <td class="codeline">                                             const MCInstrInfo &MII,</td>
    <td class="lineNumber">473</td>
    <td class="codeline">                                             const MCInstrInfo &MII,</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">474</td>
    <td class="codeline">                                             const MCRegisterInfo &MRI) {</td>
    <td class="lineNumber">474</td>
    <td class="codeline">                                             const MCRegisterInfo &MRI) {</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">475</td>
    <td class="codeline">  if (SyntaxVariant == 0)</td>
    <td class="lineNumber">475</td>
    <td class="codeline">  if (SyntaxVariant == 0)</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">476</td>
    <td class="codeline">    return new X86ATTInstPrinter(MAI, MII, MRI);</td>
    <td class="lineNumber">476</td>
    <td class="codeline">    return new X86ATTInstPrinter(MAI, MII, MRI);</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">477</td>
    <td class="codeline">  if (SyntaxVariant == 1)</td>
    <td class="lineNumber">477</td>
    <td class="codeline">  if (SyntaxVariant == 1)</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">478</td>
    <td class="codeline">    return new X86IntelInstPrinter(MAI, MII, MRI);</td>
    <td class="lineNumber">478</td>
    <td class="codeline">    return new X86IntelInstPrinter(MAI, MII, MRI);</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">479</td>
    <td class="codeline">  return nullptr;</td>
    <td class="lineNumber">479</td>
    <td class="codeline">  return nullptr;</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">480</td>
    <td class="codeline">}</td>
    <td class="lineNumber">480</td>
    <td class="codeline">}</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">481</td>
    <td class="codeline"></td>
    <td class="lineNumber">481</td>
    <td class="codeline"></td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">482</td>
    <td class="codeline">static MCRelocationInfo *createX86MCRelocationInfo(const Triple &TheTriple,</td>
    <td class="lineNumber">482</td>
    <td class="codeline">static MCRelocationInfo *createX86MCRelocationInfo(const Triple &TheTriple,</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">483</td>
    <td class="codeline">                                                   MCContext &Ctx) {</td>
    <td class="lineNumber">483</td>
    <td class="codeline">                                                   MCContext &Ctx) {</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">484</td>
    <td class="codeline">  // Default to the stock relocation info.</td>
    <td class="lineNumber">484</td>
    <td class="codeline">  // Default to the stock relocation info.</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">485</td>
    <td class="codeline">  return llvm::createMCRelocationInfo(TheTriple, Ctx);</td>
    <td class="lineNumber">485</td>
    <td class="codeline">  return llvm::createMCRelocationInfo(TheTriple, Ctx);</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">486</td>
    <td class="codeline">}</td>
    <td class="lineNumber">486</td>
    <td class="codeline">}</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">487</td>
    <td class="codeline"></td>
    <td class="lineNumber">487</td>
    <td class="codeline"></td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">488</td>
    <td class="codeline">namespace llvm {</td>
    <td class="lineNumber">488</td>
    <td class="codeline">namespace llvm {</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">489</td>
    <td class="codeline">namespace X86_MC {</td>
    <td class="lineNumber">489</td>
    <td class="codeline">namespace X86_MC {</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">490</td>
    <td class="codeline"></td>
    <td class="lineNumber">490</td>
    <td class="codeline"></td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">491</td>
    <td class="codeline">class X86MCInstrAnalysis : public MCInstrAnalysis {</td>
    <td class="lineNumber">491</td>
    <td class="codeline">class X86MCInstrAnalysis : public MCInstrAnalysis {</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">492</td>
    <td class="codeline">  X86MCInstrAnalysis(const X86MCInstrAnalysis &) = delete;</td>
    <td class="lineNumber">492</td>
    <td class="codeline">  X86MCInstrAnalysis(const X86MCInstrAnalysis &) = delete;</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">493</td>
    <td class="codeline">  X86MCInstrAnalysis &operator=(const X86MCInstrAnalysis &) = delete;</td>
    <td class="lineNumber">493</td>
    <td class="codeline">  X86MCInstrAnalysis &operator=(const X86MCInstrAnalysis &) = delete;</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">494</td>
    <td class="codeline">  virtual ~X86MCInstrAnalysis() = default;</td>
    <td class="lineNumber">494</td>
    <td class="codeline">  virtual ~X86MCInstrAnalysis() = default;</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">495</td>
    <td class="codeline"></td>
    <td class="lineNumber">495</td>
    <td class="codeline"></td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">496</td>
    <td class="codeline">public:</td>
    <td class="lineNumber">496</td>
    <td class="codeline">public:</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">497</td>
    <td class="codeline">  X86MCInstrAnalysis(const MCInstrInfo *MCII) : MCInstrAnalysis(MCII) {}</td>
    <td class="lineNumber">497</td>
    <td class="codeline">  X86MCInstrAnalysis(const MCInstrInfo *MCII) : MCInstrAnalysis(MCII) {}</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">498</td>
    <td class="codeline"></td>
    <td class="lineNumber">498</td>
    <td class="codeline"></td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">499</td>
    <td class="codeline">#define GET_STIPREDICATE_DECLS_FOR_MC_ANALYSIS</td>
    <td class="lineNumber">499</td>
    <td class="codeline">#define GET_STIPREDICATE_DECLS_FOR_MC_ANALYSIS</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">500</td>
    <td class="codeline">#include "X86GenSubtargetInfo.inc"</td>
    <td class="lineNumber">500</td>
    <td class="codeline">#include "X86GenSubtargetInfo.inc"</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">501</td>
    <td class="codeline"></td>
    <td class="lineNumber">501</td>
    <td class="codeline"></td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">502</td>
    <td class="codeline">  bool clearsSuperRegisters(const MCRegisterInfo &MRI, const MCInst &Inst,</td>
    <td class="lineNumber">502</td>
    <td class="codeline">  bool clearsSuperRegisters(const MCRegisterInfo &MRI, const MCInst &Inst,</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">503</td>
    <td class="codeline">                            APInt &Mask) const override;</td>
    <td class="lineNumber">503</td>
    <td class="codeline">                            APInt &Mask) const override;</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">504</td>
    <td class="codeline">  std::vector<std::pair<uint64_t, uint64_t>></td>
    <td class="lineNumber">504</td>
    <td class="codeline">  std::vector<std::pair<uint64_t, uint64_t>></td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">505</td>
    <td class="codeline">  findPltEntries(uint64_t PltSectionVA, ArrayRef<uint8_t> PltContents,</td>
    <td class="lineNumber">505</td>
    <td class="codeline">  findPltEntries(uint64_t PltSectionVA, ArrayRef<uint8_t> PltContents,</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">506</td>
    <td class="codeline">                 const Triple &TargetTriple) const override;</td>
    <td class="lineNumber">506</td>
    <td class="codeline">                 const Triple &TargetTriple) const override;</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">507</td>
    <td class="codeline"></td>
    <td class="lineNumber">507</td>
    <td class="codeline"></td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">508</td>
    <td class="codeline">  bool evaluateBranch(const MCInst &Inst, uint64_t Addr, uint64_t Size,</td>
    <td class="lineNumber">508</td>
    <td class="codeline">  bool evaluateBranch(const MCInst &Inst, uint64_t Addr, uint64_t Size,</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">509</td>
    <td class="codeline">                      uint64_t &Target) const override;</td>
    <td class="lineNumber">509</td>
    <td class="codeline">                      uint64_t &Target) const override;</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">510</td>
    <td class="codeline">  std::optional<uint64_t></td>
    <td class="lineNumber">510</td>
    <td class="codeline">  std::optional<uint64_t></td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">511</td>
    <td class="codeline">  evaluateMemoryOperandAddress(const MCInst &Inst, const MCSubtargetInfo *STI,</td>
    <td class="lineNumber">511</td>
    <td class="codeline">  evaluateMemoryOperandAddress(const MCInst &Inst, const MCSubtargetInfo *STI,</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">512</td>
    <td class="codeline">                               uint64_t Addr, uint64_t Size) const override;</td>
    <td class="lineNumber">512</td>
    <td class="codeline">                               uint64_t Addr, uint64_t Size) const override;</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">513</td>
    <td class="codeline">  std::optional<uint64_t></td>
    <td class="lineNumber">513</td>
    <td class="codeline">  std::optional<uint64_t></td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">514</td>
    <td class="codeline">  getMemoryOperandRelocationOffset(const MCInst &Inst,</td>
    <td class="lineNumber">514</td>
    <td class="codeline">  getMemoryOperandRelocationOffset(const MCInst &Inst,</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">515</td>
    <td class="codeline">                                   uint64_t Size) const override;</td>
    <td class="lineNumber">515</td>
    <td class="codeline">                                   uint64_t Size) const override;</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">516</td>
    <td class="codeline">};</td>
    <td class="lineNumber">516</td>
    <td class="codeline">};</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">517</td>
    <td class="codeline"></td>
    <td class="lineNumber">517</td>
    <td class="codeline"></td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">518</td>
    <td class="codeline">#define GET_STIPREDICATE_DEFS_FOR_MC_ANALYSIS</td>
    <td class="lineNumber">518</td>
    <td class="codeline">#define GET_STIPREDICATE_DEFS_FOR_MC_ANALYSIS</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">519</td>
    <td class="codeline">#include "X86GenSubtargetInfo.inc"</td>
    <td class="lineNumber">519</td>
    <td class="codeline">#include "X86GenSubtargetInfo.inc"</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">520</td>
    <td class="codeline"></td>
    <td class="lineNumber">520</td>
    <td class="codeline"></td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">521</td>
    <td class="codeline">bool X86MCInstrAnalysis::clearsSuperRegisters(const MCRegisterInfo &MRI,</td>
    <td class="lineNumber">521</td>
    <td class="codeline">bool X86MCInstrAnalysis::clearsSuperRegisters(const MCRegisterInfo &MRI,</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">522</td>
    <td class="codeline">                                              const MCInst &Inst,</td>
    <td class="lineNumber">522</td>
    <td class="codeline">                                              const MCInst &Inst,</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">523</td>
    <td class="codeline">                                              APInt &Mask) const {</td>
    <td class="lineNumber">523</td>
    <td class="codeline">                                              APInt &Mask) const {</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">524</td>
    <td class="codeline">  const MCInstrDesc &Desc = Info->get(Inst.getOpcode());</td>
    <td class="lineNumber">524</td>
    <td class="codeline">  const MCInstrDesc &Desc = Info->get(Inst.getOpcode());</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">525</td>
    <td class="codeline">  unsigned NumDefs = Desc.getNumDefs();</td>
    <td class="lineNumber">525</td>
    <td class="codeline">  unsigned NumDefs = Desc.getNumDefs();</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">526</td>
    <td class="codeline">  unsigned NumImplicitDefs = Desc.implicit_defs().size();</td>
    <td class="lineNumber">526</td>
    <td class="codeline">  unsigned NumImplicitDefs = Desc.implicit_defs().size();</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">527</td>
    <td class="codeline">  assert(Mask.getBitWidth() == NumDefs + NumImplicitDefs &&</td>
    <td class="lineNumber">527</td>
    <td class="codeline">  assert(Mask.getBitWidth() == NumDefs + NumImplicitDefs &&</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">528</td>
    <td class="codeline">         "Unexpected number of bits in the mask!");</td>
    <td class="lineNumber">528</td>
    <td class="codeline">         "Unexpected number of bits in the mask!");</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">529</td>
    <td class="codeline"></td>
    <td class="lineNumber">529</td>
    <td class="codeline"></td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">530</td>
    <td class="codeline">  bool HasVEX = (Desc.TSFlags & X86II::EncodingMask) == X86II::VEX;</td>
    <td class="lineNumber">530</td>
    <td class="codeline">  bool HasVEX = (Desc.TSFlags & X86II::EncodingMask) == X86II::VEX;</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">531</td>
    <td class="codeline">  bool HasEVEX = (Desc.TSFlags & X86II::EncodingMask) == X86II::EVEX;</td>
    <td class="lineNumber">531</td>
    <td class="codeline">  bool HasEVEX = (Desc.TSFlags & X86II::EncodingMask) == X86II::EVEX;</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">532</td>
    <td class="codeline">  bool HasXOP = (Desc.TSFlags & X86II::EncodingMask) == X86II::XOP;</td>
    <td class="lineNumber">532</td>
    <td class="codeline">  bool HasXOP = (Desc.TSFlags & X86II::EncodingMask) == X86II::XOP;</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">533</td>
    <td class="codeline"></td>
    <td class="lineNumber">533</td>
    <td class="codeline"></td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">534</td>
    <td class="codeline">  const MCRegisterClass &GR32RC = MRI.getRegClass(X86::GR32RegClassID);</td>
    <td class="lineNumber">534</td>
    <td class="codeline">  const MCRegisterClass &GR32RC = MRI.getRegClass(X86::GR32RegClassID);</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">535</td>
    <td class="codeline">  const MCRegisterClass &VR128XRC = MRI.getRegClass(X86::VR128XRegClassID);</td>
    <td class="lineNumber">535</td>
    <td class="codeline">  const MCRegisterClass &VR128XRC = MRI.getRegClass(X86::VR128XRegClassID);</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">536</td>
    <td class="codeline">  const MCRegisterClass &VR256XRC = MRI.getRegClass(X86::VR256XRegClassID);</td>
    <td class="lineNumber">536</td>
    <td class="codeline">  const MCRegisterClass &VR256XRC = MRI.getRegClass(X86::VR256XRegClassID);</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">537</td>
    <td class="codeline"></td>
    <td class="lineNumber">537</td>
    <td class="codeline"></td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">538</td>
    <td class="codeline">  auto ClearsSuperReg = [=](unsigned RegID) {</td>
    <td class="lineNumber">538</td>
    <td class="codeline">  auto ClearsSuperReg = [=](unsigned RegID) {</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">539</td>
    <td class="codeline">    // On X86-64, a general purpose integer register is viewed as a 64-bit</td>
    <td class="lineNumber">539</td>
    <td class="codeline">    // On X86-64, a general purpose integer register is viewed as a 64-bit</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">540</td>
    <td class="codeline">    // register internal to the processor.</td>
    <td class="lineNumber">540</td>
    <td class="codeline">    // register internal to the processor.</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">541</td>
    <td class="codeline">    // An update to the lower 32 bits of a 64 bit integer register is</td>
    <td class="lineNumber">541</td>
    <td class="codeline">    // An update to the lower 32 bits of a 64 bit integer register is</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">542</td>
    <td class="codeline">    // architecturally defined to zero extend the upper 32 bits.</td>
    <td class="lineNumber">542</td>
    <td class="codeline">    // architecturally defined to zero extend the upper 32 bits.</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">543</td>
    <td class="codeline">    if (GR32RC.contains(RegID))</td>
    <td class="lineNumber">543</td>
    <td class="codeline">    if (GR32RC.contains(RegID))</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">544</td>
    <td class="codeline">      return true;</td>
    <td class="lineNumber">544</td>
    <td class="codeline">      return true;</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">545</td>
    <td class="codeline"></td>
    <td class="lineNumber">545</td>
    <td class="codeline"></td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">546</td>
    <td class="codeline">    // Early exit if this instruction has no vex/evex/xop prefix.</td>
    <td class="lineNumber">546</td>
    <td class="codeline">    // Early exit if this instruction has no vex/evex/xop prefix.</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">547</td>
    <td class="codeline">    if (!HasEVEX && !HasVEX && !HasXOP)</td>
    <td class="lineNumber">547</td>
    <td class="codeline">    if (!HasEVEX && !HasVEX && !HasXOP)</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">548</td>
    <td class="codeline">      return false;</td>
    <td class="lineNumber">548</td>
    <td class="codeline">      return false;</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">549</td>
    <td class="codeline"></td>
    <td class="lineNumber">549</td>
    <td class="codeline"></td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">550</td>
    <td class="codeline">    // All VEX and EVEX encoded instructions are defined to zero the high bits</td>
    <td class="lineNumber">550</td>
    <td class="codeline">    // All VEX and EVEX encoded instructions are defined to zero the high bits</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">551</td>
    <td class="codeline">    // of the destination register up to VLMAX (i.e. the maximum vector register</td>
    <td class="lineNumber">551</td>
    <td class="codeline">    // of the destination register up to VLMAX (i.e. the maximum vector register</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">552</td>
    <td class="codeline">    // width pertaining to the instruction).</td>
    <td class="lineNumber">552</td>
    <td class="codeline">    // width pertaining to the instruction).</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">553</td>
    <td class="codeline">    // We assume the same behavior for XOP instructions too.</td>
    <td class="lineNumber">553</td>
    <td class="codeline">    // We assume the same behavior for XOP instructions too.</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">554</td>
    <td class="codeline">    return VR128XRC.contains(RegID) || VR256XRC.contains(RegID);</td>
    <td class="lineNumber">554</td>
    <td class="codeline">    return VR128XRC.contains(RegID) || VR256XRC.contains(RegID);</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">555</td>
    <td class="codeline">  };</td>
    <td class="lineNumber">555</td>
    <td class="codeline">  };</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">556</td>
    <td class="codeline"></td>
    <td class="lineNumber">556</td>
    <td class="codeline"></td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">557</td>
    <td class="codeline">  Mask.clearAllBits();</td>
    <td class="lineNumber">557</td>
    <td class="codeline">  Mask.clearAllBits();</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">558</td>
    <td class="codeline">  for (unsigned I = 0, E = NumDefs; I < E; ++I) {</td>
    <td class="lineNumber">558</td>
    <td class="codeline">  for (unsigned I = 0, E = NumDefs; I < E; ++I) {</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">559</td>
    <td class="codeline">    const MCOperand &Op = Inst.getOperand(I);</td>
    <td class="lineNumber">559</td>
    <td class="codeline">    const MCOperand &Op = Inst.getOperand(I);</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">560</td>
    <td class="codeline">    if (ClearsSuperReg(Op.getReg()))</td>
    <td class="lineNumber">560</td>
    <td class="codeline">    if (ClearsSuperReg(Op.getReg()))</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">561</td>
    <td class="codeline">      Mask.setBit(I);</td>
    <td class="lineNumber">561</td>
    <td class="codeline">      Mask.setBit(I);</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">562</td>
    <td class="codeline">  }</td>
    <td class="lineNumber">562</td>
    <td class="codeline">  }</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">563</td>
    <td class="codeline"></td>
    <td class="lineNumber">563</td>
    <td class="codeline"></td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">564</td>
    <td class="codeline">  for (unsigned I = 0, E = NumImplicitDefs; I < E; ++I) {</td>
    <td class="lineNumber">564</td>
    <td class="codeline">  for (unsigned I = 0, E = NumImplicitDefs; I < E; ++I) {</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">565</td>
    <td class="codeline">    const MCPhysReg Reg = Desc.implicit_defs()[I];</td>
    <td class="lineNumber">565</td>
    <td class="codeline">    const MCPhysReg Reg = Desc.implicit_defs()[I];</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">566</td>
    <td class="codeline">    if (ClearsSuperReg(Reg))</td>
    <td class="lineNumber">566</td>
    <td class="codeline">    if (ClearsSuperReg(Reg))</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">567</td>
    <td class="codeline">      Mask.setBit(NumDefs + I);</td>
    <td class="lineNumber">567</td>
    <td class="codeline">      Mask.setBit(NumDefs + I);</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">568</td>
    <td class="codeline">  }</td>
    <td class="lineNumber">568</td>
    <td class="codeline">  }</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">569</td>
    <td class="codeline"></td>
    <td class="lineNumber">569</td>
    <td class="codeline"></td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">570</td>
    <td class="codeline">  return Mask.getBoolValue();</td>
    <td class="lineNumber">570</td>
    <td class="codeline">  return Mask.getBoolValue();</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">571</td>
    <td class="codeline">}</td>
    <td class="lineNumber">571</td>
    <td class="codeline">}</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">572</td>
    <td class="codeline"></td>
    <td class="lineNumber">572</td>
    <td class="codeline"></td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">573</td>
    <td class="codeline">static std::vector<std::pair<uint64_t, uint64_t>></td>
    <td class="lineNumber">573</td>
    <td class="codeline">static std::vector<std::pair<uint64_t, uint64_t>></td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">574</td>
    <td class="codeline">findX86PltEntries(uint64_t PltSectionVA, ArrayRef<uint8_t> PltContents) {</td>
    <td class="lineNumber">574</td>
    <td class="codeline">findX86PltEntries(uint64_t PltSectionVA, ArrayRef<uint8_t> PltContents) {</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">575</td>
    <td class="codeline">  // Do a lightweight parsing of PLT entries.</td>
    <td class="lineNumber">575</td>
    <td class="codeline">  // Do a lightweight parsing of PLT entries.</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">576</td>
    <td class="codeline">  std::vector<std::pair<uint64_t, uint64_t>> Result;</td>
    <td class="lineNumber">576</td>
    <td class="codeline">  std::vector<std::pair<uint64_t, uint64_t>> Result;</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">577</td>
    <td class="codeline">  for (uint64_t Byte = 0, End = PltContents.size(); Byte + 6 < End; ) {</td>
    <td class="lineNumber">577</td>
    <td class="codeline">  for (uint64_t Byte = 0, End = PltContents.size(); Byte + 6 < End; ) {</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">578</td>
    <td class="codeline">    // Recognize a jmp.</td>
    <td class="lineNumber">578</td>
    <td class="codeline">    // Recognize a jmp.</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">579</td>
    <td class="codeline">    if (PltContents[Byte] == 0xff && PltContents[Byte + 1] == 0xa3) {</td>
    <td class="lineNumber">579</td>
    <td class="codeline">    if (PltContents[Byte] == 0xff && PltContents[Byte + 1] == 0xa3) {</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">580</td>
    <td class="codeline">      // The jmp instruction at the beginning of each PLT entry jumps to the</td>
    <td class="lineNumber">580</td>
    <td class="codeline">      // The jmp instruction at the beginning of each PLT entry jumps to the</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">581</td>
    <td class="codeline">      // address of the base of the .got.plt section plus the immediate.</td>
    <td class="lineNumber">581</td>
    <td class="codeline">      // address of the base of the .got.plt section plus the immediate.</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">582</td>
    <td class="codeline">      // Set the 1 << 32 bit to let ELFObjectFileBase::getPltEntries convert the</td>
    <td class="lineNumber">582</td>
    <td class="codeline">      // Set the 1 << 32 bit to let ELFObjectFileBase::getPltEntries convert the</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">583</td>
    <td class="codeline">      // offset to an address. Imm may be a negative int32_t if the GOT entry is</td>
    <td class="lineNumber">583</td>
    <td class="codeline">      // offset to an address. Imm may be a negative int32_t if the GOT entry is</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">584</td>
    <td class="codeline">      // in .got.</td>
    <td class="lineNumber">584</td>
    <td class="codeline">      // in .got.</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">585</td>
    <td class="codeline">      uint32_t Imm = support::endian::read32le(PltContents.data() + Byte + 2);</td>
    <td class="lineNumber">585</td>
    <td class="codeline">      uint32_t Imm = support::endian::read32le(PltContents.data() + Byte + 2);</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">586</td>
    <td class="codeline">      Result.emplace_back(PltSectionVA + Byte, Imm | (uint64_t(1) << 32));</td>
    <td class="lineNumber">586</td>
    <td class="codeline">      Result.emplace_back(PltSectionVA + Byte, Imm | (uint64_t(1) << 32));</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">587</td>
    <td class="codeline">      Byte += 6;</td>
    <td class="lineNumber">587</td>
    <td class="codeline">      Byte += 6;</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">588</td>
    <td class="codeline">    } else if (PltContents[Byte] == 0xff && PltContents[Byte + 1] == 0x25) {</td>
    <td class="lineNumber">588</td>
    <td class="codeline">    } else if (PltContents[Byte] == 0xff && PltContents[Byte + 1] == 0x25) {</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">589</td>
    <td class="codeline">      // The jmp instruction at the beginning of each PLT entry jumps to the</td>
    <td class="lineNumber">589</td>
    <td class="codeline">      // The jmp instruction at the beginning of each PLT entry jumps to the</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">590</td>
    <td class="codeline">      // immediate.</td>
    <td class="lineNumber">590</td>
    <td class="codeline">      // immediate.</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">591</td>
    <td class="codeline">      uint32_t Imm = support::endian::read32le(PltContents.data() + Byte + 2);</td>
    <td class="lineNumber">591</td>
    <td class="codeline">      uint32_t Imm = support::endian::read32le(PltContents.data() + Byte + 2);</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">592</td>
    <td class="codeline">      Result.push_back(std::make_pair(PltSectionVA + Byte, Imm));</td>
    <td class="lineNumber">592</td>
    <td class="codeline">      Result.push_back(std::make_pair(PltSectionVA + Byte, Imm));</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">593</td>
    <td class="codeline">      Byte += 6;</td>
    <td class="lineNumber">593</td>
    <td class="codeline">      Byte += 6;</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">594</td>
    <td class="codeline">    } else</td>
    <td class="lineNumber">594</td>
    <td class="codeline">    } else</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">595</td>
    <td class="codeline">      Byte++;</td>
    <td class="lineNumber">595</td>
    <td class="codeline">      Byte++;</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">596</td>
    <td class="codeline">  }</td>
    <td class="lineNumber">596</td>
    <td class="codeline">  }</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">597</td>
    <td class="codeline">  return Result;</td>
    <td class="lineNumber">597</td>
    <td class="codeline">  return Result;</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">598</td>
    <td class="codeline">}</td>
    <td class="lineNumber">598</td>
    <td class="codeline">}</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">599</td>
    <td class="codeline"></td>
    <td class="lineNumber">599</td>
    <td class="codeline"></td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">600</td>
    <td class="codeline">static std::vector<std::pair<uint64_t, uint64_t>></td>
    <td class="lineNumber">600</td>
    <td class="codeline">static std::vector<std::pair<uint64_t, uint64_t>></td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">601</td>
    <td class="codeline">findX86_64PltEntries(uint64_t PltSectionVA, ArrayRef<uint8_t> PltContents) {</td>
    <td class="lineNumber">601</td>
    <td class="codeline">findX86_64PltEntries(uint64_t PltSectionVA, ArrayRef<uint8_t> PltContents) {</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">602</td>
    <td class="codeline">  // Do a lightweight parsing of PLT entries.</td>
    <td class="lineNumber">602</td>
    <td class="codeline">  // Do a lightweight parsing of PLT entries.</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">603</td>
    <td class="codeline">  std::vector<std::pair<uint64_t, uint64_t>> Result;</td>
    <td class="lineNumber">603</td>
    <td class="codeline">  std::vector<std::pair<uint64_t, uint64_t>> Result;</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">604</td>
    <td class="codeline">  for (uint64_t Byte = 0, End = PltContents.size(); Byte + 6 < End; ) {</td>
    <td class="lineNumber">604</td>
    <td class="codeline">  for (uint64_t Byte = 0, End = PltContents.size(); Byte + 6 < End; ) {</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">605</td>
    <td class="codeline">    // Recognize a jmp.</td>
    <td class="lineNumber">605</td>
    <td class="codeline">    // Recognize a jmp.</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">606</td>
    <td class="codeline">    if (PltContents[Byte] == 0xff && PltContents[Byte + 1] == 0x25) {</td>
    <td class="lineNumber">606</td>
    <td class="codeline">    if (PltContents[Byte] == 0xff && PltContents[Byte + 1] == 0x25) {</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">607</td>
    <td class="codeline">      // The jmp instruction at the beginning of each PLT entry jumps to the</td>
    <td class="lineNumber">607</td>
    <td class="codeline">      // The jmp instruction at the beginning of each PLT entry jumps to the</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">608</td>
    <td class="codeline">      // address of the next instruction plus the immediate.</td>
    <td class="lineNumber">608</td>
    <td class="codeline">      // address of the next instruction plus the immediate.</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">609</td>
    <td class="codeline">      uint32_t Imm = support::endian::read32le(PltContents.data() + Byte + 2);</td>
    <td class="lineNumber">609</td>
    <td class="codeline">      uint32_t Imm = support::endian::read32le(PltContents.data() + Byte + 2);</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">610</td>
    <td class="codeline">      Result.push_back(</td>
    <td class="lineNumber">610</td>
    <td class="codeline">      Result.push_back(</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">611</td>
    <td class="codeline">          std::make_pair(PltSectionVA + Byte, PltSectionVA + Byte + 6 + Imm));</td>
    <td class="lineNumber">611</td>
    <td class="codeline">          std::make_pair(PltSectionVA + Byte, PltSectionVA + Byte + 6 + Imm));</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">612</td>
    <td class="codeline">      Byte += 6;</td>
    <td class="lineNumber">612</td>
    <td class="codeline">      Byte += 6;</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">613</td>
    <td class="codeline">    } else</td>
    <td class="lineNumber">613</td>
    <td class="codeline">    } else</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">614</td>
    <td class="codeline">      Byte++;</td>
    <td class="lineNumber">614</td>
    <td class="codeline">      Byte++;</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">615</td>
    <td class="codeline">  }</td>
    <td class="lineNumber">615</td>
    <td class="codeline">  }</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">616</td>
    <td class="codeline">  return Result;</td>
    <td class="lineNumber">616</td>
    <td class="codeline">  return Result;</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">617</td>
    <td class="codeline">}</td>
    <td class="lineNumber">617</td>
    <td class="codeline">}</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">618</td>
    <td class="codeline"></td>
    <td class="lineNumber">618</td>
    <td class="codeline"></td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">619</td>
    <td class="codeline">std::vector<std::pair<uint64_t, uint64_t>></td>
    <td class="lineNumber">619</td>
    <td class="codeline">std::vector<std::pair<uint64_t, uint64_t>></td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">620</td>
    <td class="codeline">X86MCInstrAnalysis::findPltEntries(uint64_t PltSectionVA,</td>
    <td class="lineNumber">620</td>
    <td class="codeline">X86MCInstrAnalysis::findPltEntries(uint64_t PltSectionVA,</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">621</td>
    <td class="codeline">                                   ArrayRef<uint8_t> PltContents,</td>
    <td class="lineNumber">621</td>
    <td class="codeline">                                   ArrayRef<uint8_t> PltContents,</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">622</td>
    <td class="codeline">                                   const Triple &TargetTriple) const {</td>
    <td class="lineNumber">622</td>
    <td class="codeline">                                   const Triple &TargetTriple) const {</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">623</td>
    <td class="codeline">  switch (TargetTriple.getArch()) {</td>
    <td class="lineNumber">623</td>
    <td class="codeline">  switch (TargetTriple.getArch()) {</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">624</td>
    <td class="codeline">  case Triple::x86:</td>
    <td class="lineNumber">624</td>
    <td class="codeline">  case Triple::x86:</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">625</td>
    <td class="codeline">    return findX86PltEntries(PltSectionVA, PltContents);</td>
    <td class="lineNumber">625</td>
    <td class="codeline">    return findX86PltEntries(PltSectionVA, PltContents);</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">626</td>
    <td class="codeline">  case Triple::x86_64:</td>
    <td class="lineNumber">626</td>
    <td class="codeline">  case Triple::x86_64:</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">627</td>
    <td class="codeline">    return findX86_64PltEntries(PltSectionVA, PltContents);</td>
    <td class="lineNumber">627</td>
    <td class="codeline">    return findX86_64PltEntries(PltSectionVA, PltContents);</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">628</td>
    <td class="codeline">  default:</td>
    <td class="lineNumber">628</td>
    <td class="codeline">  default:</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">629</td>
    <td class="codeline">    return {};</td>
    <td class="lineNumber">629</td>
    <td class="codeline">    return {};</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">630</td>
    <td class="codeline">  }</td>
    <td class="lineNumber">630</td>
    <td class="codeline">  }</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">631</td>
    <td class="codeline">}</td>
    <td class="lineNumber">631</td>
    <td class="codeline">}</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">632</td>
    <td class="codeline"></td>
    <td class="lineNumber">632</td>
    <td class="codeline"></td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">633</td>
    <td class="codeline">bool X86MCInstrAnalysis::evaluateBranch(const MCInst &Inst, uint64_t Addr,</td>
    <td class="lineNumber">633</td>
    <td class="codeline">bool X86MCInstrAnalysis::evaluateBranch(const MCInst &Inst, uint64_t Addr,</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">634</td>
    <td class="codeline">                                        uint64_t Size, uint64_t &Target) const {</td>
    <td class="lineNumber">634</td>
    <td class="codeline">                                        uint64_t Size, uint64_t &Target) const {</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">635</td>
    <td class="codeline">  if (Inst.getNumOperands() == 0 ||</td>
    <td class="lineNumber">635</td>
    <td class="codeline">  if (Inst.getNumOperands() == 0 ||</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">636</td>
    <td class="codeline">      Info->get(Inst.getOpcode()).operands()[0].OperandType !=</td>
    <td class="lineNumber">636</td>
    <td class="codeline">      Info->get(Inst.getOpcode()).operands()[0].OperandType !=</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">637</td>
    <td class="codeline">          MCOI::OPERAND_PCREL)</td>
    <td class="lineNumber">637</td>
    <td class="codeline">          MCOI::OPERAND_PCREL)</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">638</td>
    <td class="codeline">    return false;</td>
    <td class="lineNumber">638</td>
    <td class="codeline">    return false;</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">639</td>
    <td class="codeline">  Target = Addr + Size + Inst.getOperand(0).getImm();</td>
    <td class="lineNumber">639</td>
    <td class="codeline">  Target = Addr + Size + Inst.getOperand(0).getImm();</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">640</td>
    <td class="codeline">  return true;</td>
    <td class="lineNumber">640</td>
    <td class="codeline">  return true;</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">641</td>
    <td class="codeline">}</td>
    <td class="lineNumber">641</td>
    <td class="codeline">}</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">642</td>
    <td class="codeline"></td>
    <td class="lineNumber">642</td>
    <td class="codeline"></td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">643</td>
    <td class="codeline">std::optional<uint64_t> X86MCInstrAnalysis::evaluateMemoryOperandAddress(</td>
    <td class="lineNumber">643</td>
    <td class="codeline">std::optional<uint64_t> X86MCInstrAnalysis::evaluateMemoryOperandAddress(</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">644</td>
    <td class="codeline">    const MCInst &Inst, const MCSubtargetInfo *STI, uint64_t Addr,</td>
    <td class="lineNumber">644</td>
    <td class="codeline">    const MCInst &Inst, const MCSubtargetInfo *STI, uint64_t Addr,</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">645</td>
    <td class="codeline">    uint64_t Size) const {</td>
    <td class="lineNumber">645</td>
    <td class="codeline">    uint64_t Size) const {</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">646</td>
    <td class="codeline">  const MCInstrDesc &MCID = Info->get(Inst.getOpcode());</td>
    <td class="lineNumber">646</td>
    <td class="codeline">  const MCInstrDesc &MCID = Info->get(Inst.getOpcode());</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">647</td>
    <td class="codeline">  int MemOpStart = X86II::getMemoryOperandNo(MCID.TSFlags);</td>
    <td class="lineNumber">647</td>
    <td class="codeline">  int MemOpStart = X86II::getMemoryOperandNo(MCID.TSFlags);</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">648</td>
    <td class="codeline">  if (MemOpStart == -1)</td>
    <td class="lineNumber">648</td>
    <td class="codeline">  if (MemOpStart == -1)</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">649</td>
    <td class="codeline">    return std::nullopt;</td>
    <td class="lineNumber">649</td>
    <td class="codeline">    return std::nullopt;</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">650</td>
    <td class="codeline">  MemOpStart += X86II::getOperandBias(MCID);</td>
    <td class="lineNumber">650</td>
    <td class="codeline">  MemOpStart += X86II::getOperandBias(MCID);</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">651</td>
    <td class="codeline"></td>
    <td class="lineNumber">651</td>
    <td class="codeline"></td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">652</td>
    <td class="codeline">  const MCOperand &SegReg = Inst.getOperand(MemOpStart + X86::AddrSegmentReg);</td>
    <td class="lineNumber">652</td>
    <td class="codeline">  const MCOperand &SegReg = Inst.getOperand(MemOpStart + X86::AddrSegmentReg);</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">653</td>
    <td class="codeline">  const MCOperand &BaseReg = Inst.getOperand(MemOpStart + X86::AddrBaseReg);</td>
    <td class="lineNumber">653</td>
    <td class="codeline">  const MCOperand &BaseReg = Inst.getOperand(MemOpStart + X86::AddrBaseReg);</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">654</td>
    <td class="codeline">  const MCOperand &IndexReg = Inst.getOperand(MemOpStart + X86::AddrIndexReg);</td>
    <td class="lineNumber">654</td>
    <td class="codeline">  const MCOperand &IndexReg = Inst.getOperand(MemOpStart + X86::AddrIndexReg);</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">655</td>
    <td class="codeline">  const MCOperand &ScaleAmt = Inst.getOperand(MemOpStart + X86::AddrScaleAmt);</td>
    <td class="lineNumber">655</td>
    <td class="codeline">  const MCOperand &ScaleAmt = Inst.getOperand(MemOpStart + X86::AddrScaleAmt);</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">656</td>
    <td class="codeline">  const MCOperand &Disp = Inst.getOperand(MemOpStart + X86::AddrDisp);</td>
    <td class="lineNumber">656</td>
    <td class="codeline">  const MCOperand &Disp = Inst.getOperand(MemOpStart + X86::AddrDisp);</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">657</td>
    <td class="codeline">  if (SegReg.getReg() != 0 || IndexReg.getReg() != 0 || ScaleAmt.getImm() != 1 ||</td>
    <td class="lineNumber">657</td>
    <td class="codeline">  if (SegReg.getReg() != 0 || IndexReg.getReg() != 0 || ScaleAmt.getImm() != 1 ||</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">658</td>
    <td class="codeline">      !Disp.isImm())</td>
    <td class="lineNumber">658</td>
    <td class="codeline">      !Disp.isImm())</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">659</td>
    <td class="codeline">    return std::nullopt;</td>
    <td class="lineNumber">659</td>
    <td class="codeline">    return std::nullopt;</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">660</td>
    <td class="codeline"></td>
    <td class="lineNumber">660</td>
    <td class="codeline"></td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">661</td>
    <td class="codeline">  // RIP-relative addressing.</td>
    <td class="lineNumber">661</td>
    <td class="codeline">  // RIP-relative addressing.</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">662</td>
    <td class="codeline">  if (BaseReg.getReg() == X86::RIP)</td>
    <td class="lineNumber">662</td>
    <td class="codeline">  if (BaseReg.getReg() == X86::RIP)</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">663</td>
    <td class="codeline">    return Addr + Size + Disp.getImm();</td>
    <td class="lineNumber">663</td>
    <td class="codeline">    return Addr + Size + Disp.getImm();</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">664</td>
    <td class="codeline"></td>
    <td class="lineNumber">664</td>
    <td class="codeline"></td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">665</td>
    <td class="codeline">  return std::nullopt;</td>
    <td class="lineNumber">665</td>
    <td class="codeline">  return std::nullopt;</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">666</td>
    <td class="codeline">}</td>
    <td class="lineNumber">666</td>
    <td class="codeline">}</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">667</td>
    <td class="codeline"></td>
    <td class="lineNumber">667</td>
    <td class="codeline"></td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">668</td>
    <td class="codeline">std::optional<uint64_t></td>
    <td class="lineNumber">668</td>
    <td class="codeline">std::optional<uint64_t></td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">669</td>
    <td class="codeline">X86MCInstrAnalysis::getMemoryOperandRelocationOffset(const MCInst &Inst,</td>
    <td class="lineNumber">669</td>
    <td class="codeline">X86MCInstrAnalysis::getMemoryOperandRelocationOffset(const MCInst &Inst,</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">670</td>
    <td class="codeline">                                                     uint64_t Size) const {</td>
    <td class="lineNumber">670</td>
    <td class="codeline">                                                     uint64_t Size) const {</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">671</td>
    <td class="codeline">  if (Inst.getOpcode() != X86::LEA64r)</td>
    <td class="lineNumber">671</td>
    <td class="codeline">  if (Inst.getOpcode() != X86::LEA64r)</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">672</td>
    <td class="codeline">    return std::nullopt;</td>
    <td class="lineNumber">672</td>
    <td class="codeline">    return std::nullopt;</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">673</td>
    <td class="codeline">  const MCInstrDesc &MCID = Info->get(Inst.getOpcode());</td>
    <td class="lineNumber">673</td>
    <td class="codeline">  const MCInstrDesc &MCID = Info->get(Inst.getOpcode());</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">674</td>
    <td class="codeline">  int MemOpStart = X86II::getMemoryOperandNo(MCID.TSFlags);</td>
    <td class="lineNumber">674</td>
    <td class="codeline">  int MemOpStart = X86II::getMemoryOperandNo(MCID.TSFlags);</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">675</td>
    <td class="codeline">  if (MemOpStart == -1)</td>
    <td class="lineNumber">675</td>
    <td class="codeline">  if (MemOpStart == -1)</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">676</td>
    <td class="codeline">    return std::nullopt;</td>
    <td class="lineNumber">676</td>
    <td class="codeline">    return std::nullopt;</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">677</td>
    <td class="codeline">  MemOpStart += X86II::getOperandBias(MCID);</td>
    <td class="lineNumber">677</td>
    <td class="codeline">  MemOpStart += X86II::getOperandBias(MCID);</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">678</td>
    <td class="codeline">  const MCOperand &SegReg = Inst.getOperand(MemOpStart + X86::AddrSegmentReg);</td>
    <td class="lineNumber">678</td>
    <td class="codeline">  const MCOperand &SegReg = Inst.getOperand(MemOpStart + X86::AddrSegmentReg);</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">679</td>
    <td class="codeline">  const MCOperand &BaseReg = Inst.getOperand(MemOpStart + X86::AddrBaseReg);</td>
    <td class="lineNumber">679</td>
    <td class="codeline">  const MCOperand &BaseReg = Inst.getOperand(MemOpStart + X86::AddrBaseReg);</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">680</td>
    <td class="codeline">  const MCOperand &IndexReg = Inst.getOperand(MemOpStart + X86::AddrIndexReg);</td>
    <td class="lineNumber">680</td>
    <td class="codeline">  const MCOperand &IndexReg = Inst.getOperand(MemOpStart + X86::AddrIndexReg);</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">681</td>
    <td class="codeline">  const MCOperand &ScaleAmt = Inst.getOperand(MemOpStart + X86::AddrScaleAmt);</td>
    <td class="lineNumber">681</td>
    <td class="codeline">  const MCOperand &ScaleAmt = Inst.getOperand(MemOpStart + X86::AddrScaleAmt);</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">682</td>
    <td class="codeline">  const MCOperand &Disp = Inst.getOperand(MemOpStart + X86::AddrDisp);</td>
    <td class="lineNumber">682</td>
    <td class="codeline">  const MCOperand &Disp = Inst.getOperand(MemOpStart + X86::AddrDisp);</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">683</td>
    <td class="codeline">  // Must be a simple rip-relative address.</td>
    <td class="lineNumber">683</td>
    <td class="codeline">  // Must be a simple rip-relative address.</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">684</td>
    <td class="codeline">  if (BaseReg.getReg() != X86::RIP || SegReg.getReg() != 0 ||</td>
    <td class="lineNumber">684</td>
    <td class="codeline">  if (BaseReg.getReg() != X86::RIP || SegReg.getReg() != 0 ||</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">685</td>
    <td class="codeline">      IndexReg.getReg() != 0 || ScaleAmt.getImm() != 1 || !Disp.isImm())</td>
    <td class="lineNumber">685</td>
    <td class="codeline">      IndexReg.getReg() != 0 || ScaleAmt.getImm() != 1 || !Disp.isImm())</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">686</td>
    <td class="codeline">    return std::nullopt;</td>
    <td class="lineNumber">686</td>
    <td class="codeline">    return std::nullopt;</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">687</td>
    <td class="codeline">  // rip-relative ModR/M immediate is 32 bits.</td>
    <td class="lineNumber">687</td>
    <td class="codeline">  // rip-relative ModR/M immediate is 32 bits.</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">688</td>
    <td class="codeline">  assert(Size > 4 && "invalid instruction size for rip-relative lea");</td>
    <td class="lineNumber">688</td>
    <td class="codeline">  assert(Size > 4 && "invalid instruction size for rip-relative lea");</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">689</td>
    <td class="codeline">  return Size - 4;</td>
    <td class="lineNumber">689</td>
    <td class="codeline">  return Size - 4;</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">690</td>
    <td class="codeline">}</td>
    <td class="lineNumber">690</td>
    <td class="codeline">}</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">691</td>
    <td class="codeline"></td>
    <td class="lineNumber">691</td>
    <td class="codeline"></td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">692</td>
    <td class="codeline">} // end of namespace X86_MC</td>
    <td class="lineNumber">692</td>
    <td class="codeline">} // end of namespace X86_MC</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">693</td>
    <td class="codeline"></td>
    <td class="lineNumber">693</td>
    <td class="codeline"></td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">694</td>
    <td class="codeline">} // end of namespace llvm</td>
    <td class="lineNumber">694</td>
    <td class="codeline">} // end of namespace llvm</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">695</td>
    <td class="codeline"></td>
    <td class="lineNumber">695</td>
    <td class="codeline"></td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">696</td>
    <td class="codeline">static MCInstrAnalysis *createX86MCInstrAnalysis(const MCInstrInfo *Info) {</td>
    <td class="lineNumber">696</td>
    <td class="codeline">static MCInstrAnalysis *createX86MCInstrAnalysis(const MCInstrInfo *Info) {</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">697</td>
    <td class="codeline">  return new X86_MC::X86MCInstrAnalysis(Info);</td>
    <td class="lineNumber">697</td>
    <td class="codeline">  return new X86_MC::X86MCInstrAnalysis(Info);</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">698</td>
    <td class="codeline">}</td>
    <td class="lineNumber">698</td>
    <td class="codeline">}</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">699</td>
    <td class="codeline"></td>
    <td class="lineNumber">699</td>
    <td class="codeline"></td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">700</td>
    <td class="codeline">// Force static initialization.</td>
    <td class="lineNumber">700</td>
    <td class="codeline">// Force static initialization.</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">701</td>
    <td class="codeline">extern "C" LLVM_EXTERNAL_VISIBILITY void LLVMInitializeX86TargetMC() {</td>
    <td class="lineNumber">701</td>
    <td class="codeline">extern "C" LLVM_EXTERNAL_VISIBILITY void LLVMInitializeX86TargetMC() {</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">702</td>
    <td class="codeline">  for (Target *T : {&getTheX86_32Target(), &getTheX86_64Target()}) {</td>
    <td class="lineNumber">702</td>
    <td class="codeline">  for (Target *T : {&getTheX86_32Target(), &getTheX86_64Target()}) {</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">703</td>
    <td class="codeline">    // Register the MC asm info.</td>
    <td class="lineNumber">703</td>
    <td class="codeline">    // Register the MC asm info.</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">704</td>
    <td class="codeline">    RegisterMCAsmInfoFn X(*T, createX86MCAsmInfo);</td>
    <td class="lineNumber">704</td>
    <td class="codeline">    RegisterMCAsmInfoFn X(*T, createX86MCAsmInfo);</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">705</td>
    <td class="codeline"></td>
    <td class="lineNumber">705</td>
    <td class="codeline"></td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">706</td>
    <td class="codeline">    // Register the MC instruction info.</td>
    <td class="lineNumber">706</td>
    <td class="codeline">    // Register the MC instruction info.</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">707</td>
    <td class="codeline">    TargetRegistry::RegisterMCInstrInfo(*T, createX86MCInstrInfo);</td>
    <td class="lineNumber">707</td>
    <td class="codeline">    TargetRegistry::RegisterMCInstrInfo(*T, createX86MCInstrInfo);</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">708</td>
    <td class="codeline"></td>
    <td class="lineNumber">708</td>
    <td class="codeline"></td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">709</td>
    <td class="codeline">    // Register the MC register info.</td>
    <td class="lineNumber">709</td>
    <td class="codeline">    // Register the MC register info.</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">710</td>
    <td class="codeline">    TargetRegistry::RegisterMCRegInfo(*T, createX86MCRegisterInfo);</td>
    <td class="lineNumber">710</td>
    <td class="codeline">    TargetRegistry::RegisterMCRegInfo(*T, createX86MCRegisterInfo);</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">711</td>
    <td class="codeline"></td>
    <td class="lineNumber">711</td>
    <td class="codeline"></td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">712</td>
    <td class="codeline">    // Register the MC subtarget info.</td>
    <td class="lineNumber">712</td>
    <td class="codeline">    // Register the MC subtarget info.</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">713</td>
    <td class="codeline">    TargetRegistry::RegisterMCSubtargetInfo(*T,</td>
    <td class="lineNumber">713</td>
    <td class="codeline">    TargetRegistry::RegisterMCSubtargetInfo(*T,</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">714</td>
    <td class="codeline">                                            X86_MC::createX86MCSubtargetInfo);</td>
    <td class="lineNumber">714</td>
    <td class="codeline">                                            X86_MC::createX86MCSubtargetInfo);</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">715</td>
    <td class="codeline"></td>
    <td class="lineNumber">715</td>
    <td class="codeline"></td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">716</td>
    <td class="codeline">    // Register the MC instruction analyzer.</td>
    <td class="lineNumber">716</td>
    <td class="codeline">    // Register the MC instruction analyzer.</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">717</td>
    <td class="codeline">    TargetRegistry::RegisterMCInstrAnalysis(*T, createX86MCInstrAnalysis);</td>
    <td class="lineNumber">717</td>
    <td class="codeline">    TargetRegistry::RegisterMCInstrAnalysis(*T, createX86MCInstrAnalysis);</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">718</td>
    <td class="codeline"></td>
    <td class="lineNumber">718</td>
    <td class="codeline"></td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">719</td>
    <td class="codeline">    // Register the code emitter.</td>
    <td class="lineNumber">719</td>
    <td class="codeline">    // Register the code emitter.</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">720</td>
    <td class="codeline">    TargetRegistry::RegisterMCCodeEmitter(*T, createX86MCCodeEmitter);</td>
    <td class="lineNumber">720</td>
    <td class="codeline">    TargetRegistry::RegisterMCCodeEmitter(*T, createX86MCCodeEmitter);</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">721</td>
    <td class="codeline"></td>
    <td class="lineNumber">721</td>
    <td class="codeline"></td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">722</td>
    <td class="codeline">    // Register the obj target streamer.</td>
    <td class="lineNumber">722</td>
    <td class="codeline">    // Register the obj target streamer.</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">723</td>
    <td class="codeline">    TargetRegistry::RegisterObjectTargetStreamer(*T,</td>
    <td class="lineNumber">723</td>
    <td class="codeline">    TargetRegistry::RegisterObjectTargetStreamer(*T,</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">724</td>
    <td class="codeline">                                                 createX86ObjectTargetStreamer);</td>
    <td class="lineNumber">724</td>
    <td class="codeline">                                                 createX86ObjectTargetStreamer);</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">725</td>
    <td class="codeline"></td>
    <td class="lineNumber">725</td>
    <td class="codeline"></td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">726</td>
    <td class="codeline">    // Register the asm target streamer.</td>
    <td class="lineNumber">726</td>
    <td class="codeline">    // Register the asm target streamer.</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">727</td>
    <td class="codeline">    TargetRegistry::RegisterAsmTargetStreamer(*T, createX86AsmTargetStreamer);</td>
    <td class="lineNumber">727</td>
    <td class="codeline">    TargetRegistry::RegisterAsmTargetStreamer(*T, createX86AsmTargetStreamer);</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">728</td>
    <td class="codeline"></td>
    <td class="lineNumber">728</td>
    <td class="codeline"></td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">729</td>
    <td class="codeline">    // Register the null streamer.</td>
    <td class="lineNumber">729</td>
    <td class="codeline">    // Register the null streamer.</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">730</td>
    <td class="codeline">    TargetRegistry::RegisterNullTargetStreamer(*T, createX86NullTargetStreamer);</td>
    <td class="lineNumber">730</td>
    <td class="codeline">    TargetRegistry::RegisterNullTargetStreamer(*T, createX86NullTargetStreamer);</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">731</td>
    <td class="codeline"></td>
    <td class="lineNumber">731</td>
    <td class="codeline"></td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">732</td>
    <td class="codeline">    TargetRegistry::RegisterCOFFStreamer(*T, createX86WinCOFFStreamer);</td>
    <td class="lineNumber">732</td>
    <td class="codeline">    TargetRegistry::RegisterCOFFStreamer(*T, createX86WinCOFFStreamer);</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">733</td>
    <td class="codeline"></td>
    <td class="lineNumber">733</td>
    <td class="codeline"></td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">734</td>
    <td class="codeline">    // Register the MCInstPrinter.</td>
    <td class="lineNumber">734</td>
    <td class="codeline">    // Register the MCInstPrinter.</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">735</td>
    <td class="codeline">    TargetRegistry::RegisterMCInstPrinter(*T, createX86MCInstPrinter);</td>
    <td class="lineNumber">735</td>
    <td class="codeline">    TargetRegistry::RegisterMCInstPrinter(*T, createX86MCInstPrinter);</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">736</td>
    <td class="codeline"></td>
    <td class="lineNumber">736</td>
    <td class="codeline"></td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">737</td>
    <td class="codeline">    // Register the MC relocation info.</td>
    <td class="lineNumber">737</td>
    <td class="codeline">    // Register the MC relocation info.</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">738</td>
    <td class="codeline">    TargetRegistry::RegisterMCRelocationInfo(*T, createX86MCRelocationInfo);</td>
    <td class="lineNumber">738</td>
    <td class="codeline">    TargetRegistry::RegisterMCRelocationInfo(*T, createX86MCRelocationInfo);</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">739</td>
    <td class="codeline">  }</td>
    <td class="lineNumber">739</td>
    <td class="codeline">  }</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">740</td>
    <td class="codeline"></td>
    <td class="lineNumber">740</td>
    <td class="codeline"></td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">741</td>
    <td class="codeline">  // Register the asm backend.</td>
    <td class="lineNumber">741</td>
    <td class="codeline">  // Register the asm backend.</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">742</td>
    <td class="codeline">  TargetRegistry::RegisterMCAsmBackend(getTheX86_32Target(),</td>
    <td class="lineNumber">742</td>
    <td class="codeline">  TargetRegistry::RegisterMCAsmBackend(getTheX86_32Target(),</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">743</td>
    <td class="codeline">                                       createX86_32AsmBackend);</td>
    <td class="lineNumber">743</td>
    <td class="codeline">                                       createX86_32AsmBackend);</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">744</td>
    <td class="codeline">  TargetRegistry::RegisterMCAsmBackend(getTheX86_64Target(),</td>
    <td class="lineNumber">744</td>
    <td class="codeline">  TargetRegistry::RegisterMCAsmBackend(getTheX86_64Target(),</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">745</td>
    <td class="codeline">                                       createX86_64AsmBackend);</td>
    <td class="lineNumber">745</td>
    <td class="codeline">                                       createX86_64AsmBackend);</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">746</td>
    <td class="codeline">}</td>
    <td class="lineNumber">746</td>
    <td class="codeline">}</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">747</td>
    <td class="codeline"></td>
    <td class="lineNumber">747</td>
    <td class="codeline"></td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">748</td>
    <td class="codeline">MCRegister llvm::getX86SubSuperRegister(MCRegister Reg, unsigned Size,</td>
    <td class="lineNumber">748</td>
    <td class="codeline">MCRegister llvm::getX86SubSuperRegister(MCRegister Reg, unsigned Size,</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">749</td>
    <td class="codeline">                                        bool High) {</td>
    <td class="lineNumber">749</td>
    <td class="codeline">                                        bool High) {</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">750</td>
    <td class="codeline">  switch (Size) {</td>
    <td class="lineNumber">750</td>
    <td class="codeline">  switch (Size) {</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">751</td>
    <td class="codeline">  default: llvm_unreachable("illegal register size");</td>
    <td class="lineNumber">751</td>
    <td class="codeline">  default: llvm_unreachable("illegal register size");</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">752</td>
    <td class="codeline">  case 8:</td>
    <td class="lineNumber">752</td>
    <td class="codeline">  case 8:</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">753</td>
    <td class="codeline">    if (High) {</td>
    <td class="lineNumber">753</td>
    <td class="codeline">    if (High) {</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">754</td>
    <td class="codeline">      switch (Reg.id()) {</td>
    <td class="lineNumber">754</td>
    <td class="codeline">      switch (Reg.id()) {</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">755</td>
    <td class="codeline">      default: return X86::NoRegister;</td>
    <td class="lineNumber">755</td>
    <td class="codeline">      default: return X86::NoRegister;</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">756</td>
    <td class="codeline">      case X86::AH: case X86::AL: case X86::AX: case X86::EAX: case X86::RAX:</td>
    <td class="lineNumber">756</td>
    <td class="codeline">      case X86::AH: case X86::AL: case X86::AX: case X86::EAX: case X86::RAX:</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">757</td>
    <td class="codeline">        return X86::AH;</td>
    <td class="lineNumber">757</td>
    <td class="codeline">        return X86::AH;</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">758</td>
    <td class="codeline">      case X86::DH: case X86::DL: case X86::DX: case X86::EDX: case X86::RDX:</td>
    <td class="lineNumber">758</td>
    <td class="codeline">      case X86::DH: case X86::DL: case X86::DX: case X86::EDX: case X86::RDX:</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">759</td>
    <td class="codeline">        return X86::DH;</td>
    <td class="lineNumber">759</td>
    <td class="codeline">        return X86::DH;</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">760</td>
    <td class="codeline">      case X86::CH: case X86::CL: case X86::CX: case X86::ECX: case X86::RCX:</td>
    <td class="lineNumber">760</td>
    <td class="codeline">      case X86::CH: case X86::CL: case X86::CX: case X86::ECX: case X86::RCX:</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">761</td>
    <td class="codeline">        return X86::CH;</td>
    <td class="lineNumber">761</td>
    <td class="codeline">        return X86::CH;</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">762</td>
    <td class="codeline">      case X86::BH: case X86::BL: case X86::BX: case X86::EBX: case X86::RBX:</td>
    <td class="lineNumber">762</td>
    <td class="codeline">      case X86::BH: case X86::BL: case X86::BX: case X86::EBX: case X86::RBX:</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">763</td>
    <td class="codeline">        return X86::BH;</td>
    <td class="lineNumber">763</td>
    <td class="codeline">        return X86::BH;</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">764</td>
    <td class="codeline">      }</td>
    <td class="lineNumber">764</td>
    <td class="codeline">      }</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">765</td>
    <td class="codeline">    } else {</td>
    <td class="lineNumber">765</td>
    <td class="codeline">    } else {</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">766</td>
    <td class="codeline">      switch (Reg.id()) {</td>
    <td class="lineNumber">766</td>
    <td class="codeline">      switch (Reg.id()) {</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">767</td>
    <td class="codeline">      default: return X86::NoRegister;</td>
    <td class="lineNumber">767</td>
    <td class="codeline">      default: return X86::NoRegister;</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">768</td>
    <td class="codeline">      case X86::AH: case X86::AL: case X86::AX: case X86::EAX: case X86::RAX:</td>
    <td class="lineNumber">768</td>
    <td class="codeline">      case X86::AH: case X86::AL: case X86::AX: case X86::EAX: case X86::RAX:</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">769</td>
    <td class="codeline">        return X86::AL;</td>
    <td class="lineNumber">769</td>
    <td class="codeline">        return X86::AL;</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">770</td>
    <td class="codeline">      case X86::DH: case X86::DL: case X86::DX: case X86::EDX: case X86::RDX:</td>
    <td class="lineNumber">770</td>
    <td class="codeline">      case X86::DH: case X86::DL: case X86::DX: case X86::EDX: case X86::RDX:</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">771</td>
    <td class="codeline">        return X86::DL;</td>
    <td class="lineNumber">771</td>
    <td class="codeline">        return X86::DL;</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">772</td>
    <td class="codeline">      case X86::CH: case X86::CL: case X86::CX: case X86::ECX: case X86::RCX:</td>
    <td class="lineNumber">772</td>
    <td class="codeline">      case X86::CH: case X86::CL: case X86::CX: case X86::ECX: case X86::RCX:</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">773</td>
    <td class="codeline">        return X86::CL;</td>
    <td class="lineNumber">773</td>
    <td class="codeline">        return X86::CL;</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">774</td>
    <td class="codeline">      case X86::BH: case X86::BL: case X86::BX: case X86::EBX: case X86::RBX:</td>
    <td class="lineNumber">774</td>
    <td class="codeline">      case X86::BH: case X86::BL: case X86::BX: case X86::EBX: case X86::RBX:</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">775</td>
    <td class="codeline">        return X86::BL;</td>
    <td class="lineNumber">775</td>
    <td class="codeline">        return X86::BL;</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">776</td>
    <td class="codeline">      case X86::SIL: case X86::SI: case X86::ESI: case X86::RSI:</td>
    <td class="lineNumber">776</td>
    <td class="codeline">      case X86::SIL: case X86::SI: case X86::ESI: case X86::RSI:</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">777</td>
    <td class="codeline">        return X86::SIL;</td>
    <td class="lineNumber">777</td>
    <td class="codeline">        return X86::SIL;</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">778</td>
    <td class="codeline">      case X86::DIL: case X86::DI: case X86::EDI: case X86::RDI:</td>
    <td class="lineNumber">778</td>
    <td class="codeline">      case X86::DIL: case X86::DI: case X86::EDI: case X86::RDI:</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">779</td>
    <td class="codeline">        return X86::DIL;</td>
    <td class="lineNumber">779</td>
    <td class="codeline">        return X86::DIL;</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">780</td>
    <td class="codeline">      case X86::BPL: case X86::BP: case X86::EBP: case X86::RBP:</td>
    <td class="lineNumber">780</td>
    <td class="codeline">      case X86::BPL: case X86::BP: case X86::EBP: case X86::RBP:</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">781</td>
    <td class="codeline">        return X86::BPL;</td>
    <td class="lineNumber">781</td>
    <td class="codeline">        return X86::BPL;</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">782</td>
    <td class="codeline">      case X86::SPL: case X86::SP: case X86::ESP: case X86::RSP:</td>
    <td class="lineNumber">782</td>
    <td class="codeline">      case X86::SPL: case X86::SP: case X86::ESP: case X86::RSP:</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">783</td>
    <td class="codeline">        return X86::SPL;</td>
    <td class="lineNumber">783</td>
    <td class="codeline">        return X86::SPL;</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">784</td>
    <td class="codeline">      case X86::R8B: case X86::R8W: case X86::R8D: case X86::R8:</td>
    <td class="lineNumber">784</td>
    <td class="codeline">      case X86::R8B: case X86::R8W: case X86::R8D: case X86::R8:</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">785</td>
    <td class="codeline">        return X86::R8B;</td>
    <td class="lineNumber">785</td>
    <td class="codeline">        return X86::R8B;</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">786</td>
    <td class="codeline">      case X86::R9B: case X86::R9W: case X86::R9D: case X86::R9:</td>
    <td class="lineNumber">786</td>
    <td class="codeline">      case X86::R9B: case X86::R9W: case X86::R9D: case X86::R9:</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">787</td>
    <td class="codeline">        return X86::R9B;</td>
    <td class="lineNumber">787</td>
    <td class="codeline">        return X86::R9B;</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">788</td>
    <td class="codeline">      case X86::R10B: case X86::R10W: case X86::R10D: case X86::R10:</td>
    <td class="lineNumber">788</td>
    <td class="codeline">      case X86::R10B: case X86::R10W: case X86::R10D: case X86::R10:</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">789</td>
    <td class="codeline">        return X86::R10B;</td>
    <td class="lineNumber">789</td>
    <td class="codeline">        return X86::R10B;</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">790</td>
    <td class="codeline">      case X86::R11B: case X86::R11W: case X86::R11D: case X86::R11:</td>
    <td class="lineNumber">790</td>
    <td class="codeline">      case X86::R11B: case X86::R11W: case X86::R11D: case X86::R11:</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">791</td>
    <td class="codeline">        return X86::R11B;</td>
    <td class="lineNumber">791</td>
    <td class="codeline">        return X86::R11B;</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">792</td>
    <td class="codeline">      case X86::R12B: case X86::R12W: case X86::R12D: case X86::R12:</td>
    <td class="lineNumber">792</td>
    <td class="codeline">      case X86::R12B: case X86::R12W: case X86::R12D: case X86::R12:</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">793</td>
    <td class="codeline">        return X86::R12B;</td>
    <td class="lineNumber">793</td>
    <td class="codeline">        return X86::R12B;</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">794</td>
    <td class="codeline">      case X86::R13B: case X86::R13W: case X86::R13D: case X86::R13:</td>
    <td class="lineNumber">794</td>
    <td class="codeline">      case X86::R13B: case X86::R13W: case X86::R13D: case X86::R13:</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">795</td>
    <td class="codeline">        return X86::R13B;</td>
    <td class="lineNumber">795</td>
    <td class="codeline">        return X86::R13B;</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">796</td>
    <td class="codeline">      case X86::R14B: case X86::R14W: case X86::R14D: case X86::R14:</td>
    <td class="lineNumber">796</td>
    <td class="codeline">      case X86::R14B: case X86::R14W: case X86::R14D: case X86::R14:</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">797</td>
    <td class="codeline">        return X86::R14B;</td>
    <td class="lineNumber">797</td>
    <td class="codeline">        return X86::R14B;</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">798</td>
    <td class="codeline">      case X86::R15B: case X86::R15W: case X86::R15D: case X86::R15:</td>
    <td class="lineNumber">798</td>
    <td class="codeline">      case X86::R15B: case X86::R15W: case X86::R15D: case X86::R15:</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">799</td>
    <td class="codeline">        return X86::R15B;</td>
    <td class="lineNumber">799</td>
    <td class="codeline">        return X86::R15B;</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">800</td>
    <td class="codeline">      }</td>
    <td class="lineNumber">800</td>
    <td class="codeline">      }</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">801</td>
    <td class="codeline">    }</td>
    <td class="lineNumber">801</td>
    <td class="codeline">    }</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">802</td>
    <td class="codeline">  case 16:</td>
    <td class="lineNumber">802</td>
    <td class="codeline">  case 16:</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">803</td>
    <td class="codeline">    switch (Reg.id()) {</td>
    <td class="lineNumber">803</td>
    <td class="codeline">    switch (Reg.id()) {</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">804</td>
    <td class="codeline">    default: return X86::NoRegister;</td>
    <td class="lineNumber">804</td>
    <td class="codeline">    default: return X86::NoRegister;</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">805</td>
    <td class="codeline">    case X86::AH: case X86::AL: case X86::AX: case X86::EAX: case X86::RAX:</td>
    <td class="lineNumber">805</td>
    <td class="codeline">    case X86::AH: case X86::AL: case X86::AX: case X86::EAX: case X86::RAX:</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">806</td>
    <td class="codeline">      return X86::AX;</td>
    <td class="lineNumber">806</td>
    <td class="codeline">      return X86::AX;</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">807</td>
    <td class="codeline">    case X86::DH: case X86::DL: case X86::DX: case X86::EDX: case X86::RDX:</td>
    <td class="lineNumber">807</td>
    <td class="codeline">    case X86::DH: case X86::DL: case X86::DX: case X86::EDX: case X86::RDX:</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">808</td>
    <td class="codeline">      return X86::DX;</td>
    <td class="lineNumber">808</td>
    <td class="codeline">      return X86::DX;</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">809</td>
    <td class="codeline">    case X86::CH: case X86::CL: case X86::CX: case X86::ECX: case X86::RCX:</td>
    <td class="lineNumber">809</td>
    <td class="codeline">    case X86::CH: case X86::CL: case X86::CX: case X86::ECX: case X86::RCX:</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">810</td>
    <td class="codeline">      return X86::CX;</td>
    <td class="lineNumber">810</td>
    <td class="codeline">      return X86::CX;</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">811</td>
    <td class="codeline">    case X86::BH: case X86::BL: case X86::BX: case X86::EBX: case X86::RBX:</td>
    <td class="lineNumber">811</td>
    <td class="codeline">    case X86::BH: case X86::BL: case X86::BX: case X86::EBX: case X86::RBX:</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">812</td>
    <td class="codeline">      return X86::BX;</td>
    <td class="lineNumber">812</td>
    <td class="codeline">      return X86::BX;</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">813</td>
    <td class="codeline">    case X86::SIL: case X86::SI: case X86::ESI: case X86::RSI:</td>
    <td class="lineNumber">813</td>
    <td class="codeline">    case X86::SIL: case X86::SI: case X86::ESI: case X86::RSI:</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">814</td>
    <td class="codeline">      return X86::SI;</td>
    <td class="lineNumber">814</td>
    <td class="codeline">      return X86::SI;</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">815</td>
    <td class="codeline">    case X86::DIL: case X86::DI: case X86::EDI: case X86::RDI:</td>
    <td class="lineNumber">815</td>
    <td class="codeline">    case X86::DIL: case X86::DI: case X86::EDI: case X86::RDI:</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">816</td>
    <td class="codeline">      return X86::DI;</td>
    <td class="lineNumber">816</td>
    <td class="codeline">      return X86::DI;</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">817</td>
    <td class="codeline">    case X86::BPL: case X86::BP: case X86::EBP: case X86::RBP:</td>
    <td class="lineNumber">817</td>
    <td class="codeline">    case X86::BPL: case X86::BP: case X86::EBP: case X86::RBP:</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">818</td>
    <td class="codeline">      return X86::BP;</td>
    <td class="lineNumber">818</td>
    <td class="codeline">      return X86::BP;</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">819</td>
    <td class="codeline">    case X86::SPL: case X86::SP: case X86::ESP: case X86::RSP:</td>
    <td class="lineNumber">819</td>
    <td class="codeline">    case X86::SPL: case X86::SP: case X86::ESP: case X86::RSP:</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">820</td>
    <td class="codeline">      return X86::SP;</td>
    <td class="lineNumber">820</td>
    <td class="codeline">      return X86::SP;</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">821</td>
    <td class="codeline">    case X86::R8B: case X86::R8W: case X86::R8D: case X86::R8:</td>
    <td class="lineNumber">821</td>
    <td class="codeline">    case X86::R8B: case X86::R8W: case X86::R8D: case X86::R8:</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">822</td>
    <td class="codeline">      return X86::R8W;</td>
    <td class="lineNumber">822</td>
    <td class="codeline">      return X86::R8W;</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">823</td>
    <td class="codeline">    case X86::R9B: case X86::R9W: case X86::R9D: case X86::R9:</td>
    <td class="lineNumber">823</td>
    <td class="codeline">    case X86::R9B: case X86::R9W: case X86::R9D: case X86::R9:</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">824</td>
    <td class="codeline">      return X86::R9W;</td>
    <td class="lineNumber">824</td>
    <td class="codeline">      return X86::R9W;</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">825</td>
    <td class="codeline">    case X86::R10B: case X86::R10W: case X86::R10D: case X86::R10:</td>
    <td class="lineNumber">825</td>
    <td class="codeline">    case X86::R10B: case X86::R10W: case X86::R10D: case X86::R10:</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">826</td>
    <td class="codeline">      return X86::R10W;</td>
    <td class="lineNumber">826</td>
    <td class="codeline">      return X86::R10W;</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">827</td>
    <td class="codeline">    case X86::R11B: case X86::R11W: case X86::R11D: case X86::R11:</td>
    <td class="lineNumber">827</td>
    <td class="codeline">    case X86::R11B: case X86::R11W: case X86::R11D: case X86::R11:</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">828</td>
    <td class="codeline">      return X86::R11W;</td>
    <td class="lineNumber">828</td>
    <td class="codeline">      return X86::R11W;</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">829</td>
    <td class="codeline">    case X86::R12B: case X86::R12W: case X86::R12D: case X86::R12:</td>
    <td class="lineNumber">829</td>
    <td class="codeline">    case X86::R12B: case X86::R12W: case X86::R12D: case X86::R12:</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">830</td>
    <td class="codeline">      return X86::R12W;</td>
    <td class="lineNumber">830</td>
    <td class="codeline">      return X86::R12W;</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">831</td>
    <td class="codeline">    case X86::R13B: case X86::R13W: case X86::R13D: case X86::R13:</td>
    <td class="lineNumber">831</td>
    <td class="codeline">    case X86::R13B: case X86::R13W: case X86::R13D: case X86::R13:</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">832</td>
    <td class="codeline">      return X86::R13W;</td>
    <td class="lineNumber">832</td>
    <td class="codeline">      return X86::R13W;</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">833</td>
    <td class="codeline">    case X86::R14B: case X86::R14W: case X86::R14D: case X86::R14:</td>
    <td class="lineNumber">833</td>
    <td class="codeline">    case X86::R14B: case X86::R14W: case X86::R14D: case X86::R14:</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">834</td>
    <td class="codeline">      return X86::R14W;</td>
    <td class="lineNumber">834</td>
    <td class="codeline">      return X86::R14W;</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">835</td>
    <td class="codeline">    case X86::R15B: case X86::R15W: case X86::R15D: case X86::R15:</td>
    <td class="lineNumber">835</td>
    <td class="codeline">    case X86::R15B: case X86::R15W: case X86::R15D: case X86::R15:</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">836</td>
    <td class="codeline">      return X86::R15W;</td>
    <td class="lineNumber">836</td>
    <td class="codeline">      return X86::R15W;</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">837</td>
    <td class="codeline">    }</td>
    <td class="lineNumber">837</td>
    <td class="codeline">    }</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">838</td>
    <td class="codeline">  case 32:</td>
    <td class="lineNumber">838</td>
    <td class="codeline">  case 32:</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">839</td>
    <td class="codeline">    switch (Reg.id()) {</td>
    <td class="lineNumber">839</td>
    <td class="codeline">    switch (Reg.id()) {</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">840</td>
    <td class="codeline">    default: return X86::NoRegister;</td>
    <td class="lineNumber">840</td>
    <td class="codeline">    default: return X86::NoRegister;</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">841</td>
    <td class="codeline">    case X86::AH: case X86::AL: case X86::AX: case X86::EAX: case X86::RAX:</td>
    <td class="lineNumber">841</td>
    <td class="codeline">    case X86::AH: case X86::AL: case X86::AX: case X86::EAX: case X86::RAX:</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">842</td>
    <td class="codeline">      return X86::EAX;</td>
    <td class="lineNumber">842</td>
    <td class="codeline">      return X86::EAX;</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">843</td>
    <td class="codeline">    case X86::DH: case X86::DL: case X86::DX: case X86::EDX: case X86::RDX:</td>
    <td class="lineNumber">843</td>
    <td class="codeline">    case X86::DH: case X86::DL: case X86::DX: case X86::EDX: case X86::RDX:</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">844</td>
    <td class="codeline">      return X86::EDX;</td>
    <td class="lineNumber">844</td>
    <td class="codeline">      return X86::EDX;</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">845</td>
    <td class="codeline">    case X86::CH: case X86::CL: case X86::CX: case X86::ECX: case X86::RCX:</td>
    <td class="lineNumber">845</td>
    <td class="codeline">    case X86::CH: case X86::CL: case X86::CX: case X86::ECX: case X86::RCX:</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">846</td>
    <td class="codeline">      return X86::ECX;</td>
    <td class="lineNumber">846</td>
    <td class="codeline">      return X86::ECX;</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">847</td>
    <td class="codeline">    case X86::BH: case X86::BL: case X86::BX: case X86::EBX: case X86::RBX:</td>
    <td class="lineNumber">847</td>
    <td class="codeline">    case X86::BH: case X86::BL: case X86::BX: case X86::EBX: case X86::RBX:</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">848</td>
    <td class="codeline">      return X86::EBX;</td>
    <td class="lineNumber">848</td>
    <td class="codeline">      return X86::EBX;</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">849</td>
    <td class="codeline">    case X86::SIL: case X86::SI: case X86::ESI: case X86::RSI:</td>
    <td class="lineNumber">849</td>
    <td class="codeline">    case X86::SIL: case X86::SI: case X86::ESI: case X86::RSI:</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">850</td>
    <td class="codeline">      return X86::ESI;</td>
    <td class="lineNumber">850</td>
    <td class="codeline">      return X86::ESI;</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">851</td>
    <td class="codeline">    case X86::DIL: case X86::DI: case X86::EDI: case X86::RDI:</td>
    <td class="lineNumber">851</td>
    <td class="codeline">    case X86::DIL: case X86::DI: case X86::EDI: case X86::RDI:</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">852</td>
    <td class="codeline">      return X86::EDI;</td>
    <td class="lineNumber">852</td>
    <td class="codeline">      return X86::EDI;</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">853</td>
    <td class="codeline">    case X86::BPL: case X86::BP: case X86::EBP: case X86::RBP:</td>
    <td class="lineNumber">853</td>
    <td class="codeline">    case X86::BPL: case X86::BP: case X86::EBP: case X86::RBP:</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">854</td>
    <td class="codeline">      return X86::EBP;</td>
    <td class="lineNumber">854</td>
    <td class="codeline">      return X86::EBP;</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">855</td>
    <td class="codeline">    case X86::SPL: case X86::SP: case X86::ESP: case X86::RSP:</td>
    <td class="lineNumber">855</td>
    <td class="codeline">    case X86::SPL: case X86::SP: case X86::ESP: case X86::RSP:</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">856</td>
    <td class="codeline">      return X86::ESP;</td>
    <td class="lineNumber">856</td>
    <td class="codeline">      return X86::ESP;</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">857</td>
    <td class="codeline">    case X86::R8B: case X86::R8W: case X86::R8D: case X86::R8:</td>
    <td class="lineNumber">857</td>
    <td class="codeline">    case X86::R8B: case X86::R8W: case X86::R8D: case X86::R8:</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">858</td>
    <td class="codeline">      return X86::R8D;</td>
    <td class="lineNumber">858</td>
    <td class="codeline">      return X86::R8D;</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">859</td>
    <td class="codeline">    case X86::R9B: case X86::R9W: case X86::R9D: case X86::R9:</td>
    <td class="lineNumber">859</td>
    <td class="codeline">    case X86::R9B: case X86::R9W: case X86::R9D: case X86::R9:</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">860</td>
    <td class="codeline">      return X86::R9D;</td>
    <td class="lineNumber">860</td>
    <td class="codeline">      return X86::R9D;</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">861</td>
    <td class="codeline">    case X86::R10B: case X86::R10W: case X86::R10D: case X86::R10:</td>
    <td class="lineNumber">861</td>
    <td class="codeline">    case X86::R10B: case X86::R10W: case X86::R10D: case X86::R10:</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">862</td>
    <td class="codeline">      return X86::R10D;</td>
    <td class="lineNumber">862</td>
    <td class="codeline">      return X86::R10D;</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">863</td>
    <td class="codeline">    case X86::R11B: case X86::R11W: case X86::R11D: case X86::R11:</td>
    <td class="lineNumber">863</td>
    <td class="codeline">    case X86::R11B: case X86::R11W: case X86::R11D: case X86::R11:</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">864</td>
    <td class="codeline">      return X86::R11D;</td>
    <td class="lineNumber">864</td>
    <td class="codeline">      return X86::R11D;</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">865</td>
    <td class="codeline">    case X86::R12B: case X86::R12W: case X86::R12D: case X86::R12:</td>
    <td class="lineNumber">865</td>
    <td class="codeline">    case X86::R12B: case X86::R12W: case X86::R12D: case X86::R12:</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">866</td>
    <td class="codeline">      return X86::R12D;</td>
    <td class="lineNumber">866</td>
    <td class="codeline">      return X86::R12D;</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">867</td>
    <td class="codeline">    case X86::R13B: case X86::R13W: case X86::R13D: case X86::R13:</td>
    <td class="lineNumber">867</td>
    <td class="codeline">    case X86::R13B: case X86::R13W: case X86::R13D: case X86::R13:</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">868</td>
    <td class="codeline">      return X86::R13D;</td>
    <td class="lineNumber">868</td>
    <td class="codeline">      return X86::R13D;</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">869</td>
    <td class="codeline">    case X86::R14B: case X86::R14W: case X86::R14D: case X86::R14:</td>
    <td class="lineNumber">869</td>
    <td class="codeline">    case X86::R14B: case X86::R14W: case X86::R14D: case X86::R14:</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">870</td>
    <td class="codeline">      return X86::R14D;</td>
    <td class="lineNumber">870</td>
    <td class="codeline">      return X86::R14D;</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">871</td>
    <td class="codeline">    case X86::R15B: case X86::R15W: case X86::R15D: case X86::R15:</td>
    <td class="lineNumber">871</td>
    <td class="codeline">    case X86::R15B: case X86::R15W: case X86::R15D: case X86::R15:</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">872</td>
    <td class="codeline">      return X86::R15D;</td>
    <td class="lineNumber">872</td>
    <td class="codeline">      return X86::R15D;</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">873</td>
    <td class="codeline">    }</td>
    <td class="lineNumber">873</td>
    <td class="codeline">    }</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">874</td>
    <td class="codeline">  case 64:</td>
    <td class="lineNumber">874</td>
    <td class="codeline">  case 64:</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">875</td>
    <td class="codeline">    switch (Reg.id()) {</td>
    <td class="lineNumber">875</td>
    <td class="codeline">    switch (Reg.id()) {</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">876</td>
    <td class="codeline">    default: return X86::NoRegister;</td>
    <td class="lineNumber">876</td>
    <td class="codeline">    default: return X86::NoRegister;</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">877</td>
    <td class="codeline">    case X86::AH: case X86::AL: case X86::AX: case X86::EAX: case X86::RAX:</td>
    <td class="lineNumber">877</td>
    <td class="codeline">    case X86::AH: case X86::AL: case X86::AX: case X86::EAX: case X86::RAX:</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">878</td>
    <td class="codeline">      return X86::RAX;</td>
    <td class="lineNumber">878</td>
    <td class="codeline">      return X86::RAX;</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">879</td>
    <td class="codeline">    case X86::DH: case X86::DL: case X86::DX: case X86::EDX: case X86::RDX:</td>
    <td class="lineNumber">879</td>
    <td class="codeline">    case X86::DH: case X86::DL: case X86::DX: case X86::EDX: case X86::RDX:</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">880</td>
    <td class="codeline">      return X86::RDX;</td>
    <td class="lineNumber">880</td>
    <td class="codeline">      return X86::RDX;</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">881</td>
    <td class="codeline">    case X86::CH: case X86::CL: case X86::CX: case X86::ECX: case X86::RCX:</td>
    <td class="lineNumber">881</td>
    <td class="codeline">    case X86::CH: case X86::CL: case X86::CX: case X86::ECX: case X86::RCX:</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">882</td>
    <td class="codeline">      return X86::RCX;</td>
    <td class="lineNumber">882</td>
    <td class="codeline">      return X86::RCX;</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">883</td>
    <td class="codeline">    case X86::BH: case X86::BL: case X86::BX: case X86::EBX: case X86::RBX:</td>
    <td class="lineNumber">883</td>
    <td class="codeline">    case X86::BH: case X86::BL: case X86::BX: case X86::EBX: case X86::RBX:</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">884</td>
    <td class="codeline">      return X86::RBX;</td>
    <td class="lineNumber">884</td>
    <td class="codeline">      return X86::RBX;</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">885</td>
    <td class="codeline">    case X86::SIL: case X86::SI: case X86::ESI: case X86::RSI:</td>
    <td class="lineNumber">885</td>
    <td class="codeline">    case X86::SIL: case X86::SI: case X86::ESI: case X86::RSI:</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">886</td>
    <td class="codeline">      return X86::RSI;</td>
    <td class="lineNumber">886</td>
    <td class="codeline">      return X86::RSI;</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">887</td>
    <td class="codeline">    case X86::DIL: case X86::DI: case X86::EDI: case X86::RDI:</td>
    <td class="lineNumber">887</td>
    <td class="codeline">    case X86::DIL: case X86::DI: case X86::EDI: case X86::RDI:</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">888</td>
    <td class="codeline">      return X86::RDI;</td>
    <td class="lineNumber">888</td>
    <td class="codeline">      return X86::RDI;</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">889</td>
    <td class="codeline">    case X86::BPL: case X86::BP: case X86::EBP: case X86::RBP:</td>
    <td class="lineNumber">889</td>
    <td class="codeline">    case X86::BPL: case X86::BP: case X86::EBP: case X86::RBP:</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">890</td>
    <td class="codeline">      return X86::RBP;</td>
    <td class="lineNumber">890</td>
    <td class="codeline">      return X86::RBP;</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">891</td>
    <td class="codeline">    case X86::SPL: case X86::SP: case X86::ESP: case X86::RSP:</td>
    <td class="lineNumber">891</td>
    <td class="codeline">    case X86::SPL: case X86::SP: case X86::ESP: case X86::RSP:</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">892</td>
    <td class="codeline">      return X86::RSP;</td>
    <td class="lineNumber">892</td>
    <td class="codeline">      return X86::RSP;</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">893</td>
    <td class="codeline">    case X86::R8B: case X86::R8W: case X86::R8D: case X86::R8:</td>
    <td class="lineNumber">893</td>
    <td class="codeline">    case X86::R8B: case X86::R8W: case X86::R8D: case X86::R8:</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">894</td>
    <td class="codeline">      return X86::R8;</td>
    <td class="lineNumber">894</td>
    <td class="codeline">      return X86::R8;</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">895</td>
    <td class="codeline">    case X86::R9B: case X86::R9W: case X86::R9D: case X86::R9:</td>
    <td class="lineNumber">895</td>
    <td class="codeline">    case X86::R9B: case X86::R9W: case X86::R9D: case X86::R9:</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">896</td>
    <td class="codeline">      return X86::R9;</td>
    <td class="lineNumber">896</td>
    <td class="codeline">      return X86::R9;</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">897</td>
    <td class="codeline">    case X86::R10B: case X86::R10W: case X86::R10D: case X86::R10:</td>
    <td class="lineNumber">897</td>
    <td class="codeline">    case X86::R10B: case X86::R10W: case X86::R10D: case X86::R10:</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">898</td>
    <td class="codeline">      return X86::R10;</td>
    <td class="lineNumber">898</td>
    <td class="codeline">      return X86::R10;</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">899</td>
    <td class="codeline">    case X86::R11B: case X86::R11W: case X86::R11D: case X86::R11:</td>
    <td class="lineNumber">899</td>
    <td class="codeline">    case X86::R11B: case X86::R11W: case X86::R11D: case X86::R11:</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">900</td>
    <td class="codeline">      return X86::R11;</td>
    <td class="lineNumber">900</td>
    <td class="codeline">      return X86::R11;</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">901</td>
    <td class="codeline">    case X86::R12B: case X86::R12W: case X86::R12D: case X86::R12:</td>
    <td class="lineNumber">901</td>
    <td class="codeline">    case X86::R12B: case X86::R12W: case X86::R12D: case X86::R12:</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">902</td>
    <td class="codeline">      return X86::R12;</td>
    <td class="lineNumber">902</td>
    <td class="codeline">      return X86::R12;</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">903</td>
    <td class="codeline">    case X86::R13B: case X86::R13W: case X86::R13D: case X86::R13:</td>
    <td class="lineNumber">903</td>
    <td class="codeline">    case X86::R13B: case X86::R13W: case X86::R13D: case X86::R13:</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">904</td>
    <td class="codeline">      return X86::R13;</td>
    <td class="lineNumber">904</td>
    <td class="codeline">      return X86::R13;</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">905</td>
    <td class="codeline">    case X86::R14B: case X86::R14W: case X86::R14D: case X86::R14:</td>
    <td class="lineNumber">905</td>
    <td class="codeline">    case X86::R14B: case X86::R14W: case X86::R14D: case X86::R14:</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">906</td>
    <td class="codeline">      return X86::R14;</td>
    <td class="lineNumber">906</td>
    <td class="codeline">      return X86::R14;</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">907</td>
    <td class="codeline">    case X86::R15B: case X86::R15W: case X86::R15D: case X86::R15:</td>
    <td class="lineNumber">907</td>
    <td class="codeline">    case X86::R15B: case X86::R15W: case X86::R15D: case X86::R15:</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">908</td>
    <td class="codeline">      return X86::R15;</td>
    <td class="lineNumber">908</td>
    <td class="codeline">      return X86::R15;</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">909</td>
    <td class="codeline">    }</td>
    <td class="lineNumber">909</td>
    <td class="codeline">    }</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">910</td>
    <td class="codeline">  }</td>
    <td class="lineNumber">910</td>
    <td class="codeline">  }</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">911</td>
    <td class="codeline">}</td>
    <td class="lineNumber">911</td>
    <td class="codeline">}</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">912</td>
    <td class="codeline"></td>
    <td class="lineNumber">912</td>
    <td class="codeline"></td>
  </tr>
</table>
    </div>
    <button class="collapsible" type="button">Open Side By Side Comparison</button>
    <div class="content" style="display: none;">
      <hr />
      <h3 class="subheader">Side By Side Comparison</h3>
      <table class="mainTable">
  <tr class="mainTr">
    <th class="mainTh">Line Number</th>
    <th class="mainTh">
      <span class="badge">../DebugInfoTest/example_mips_dbg.ll</span>
    </th>
    <th class="mainTh">Hit count</th>
    <th class="mainTh">Line Number</th>
    <th class="mainTh">
      <span class="badge">../DebugInfoTest/example_mips.ll</span>
    </th>
    <th class="mainTh">Hit count</th>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">1</td>
    <td class="codeLine">//===-- X86MCTargetDesc.cpp - X86 Target Descriptions ---------------------===//</td>
    <td class="lineNumber">---</td>
    <td class="lineNumber">1</td>
    <td class="codeLine">//===-- X86MCTargetDesc.cpp - X86 Target Descriptions ---------------------===//</td>
    <td class="lineNumber">---</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">2</td>
    <td class="codeLine">//</td>
    <td class="lineNumber">---</td>
    <td class="lineNumber">2</td>
    <td class="codeLine">//</td>
    <td class="lineNumber">---</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">3</td>
    <td class="codeLine">// Part of the LLVM Project, under the Apache License v2.0 with LLVM Exceptions.</td>
    <td class="lineNumber">---</td>
    <td class="lineNumber">3</td>
    <td class="codeLine">// Part of the LLVM Project, under the Apache License v2.0 with LLVM Exceptions.</td>
    <td class="lineNumber">---</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">4</td>
    <td class="codeLine">// See https://llvm.org/LICENSE.txt for license information.</td>
    <td class="lineNumber">---</td>
    <td class="lineNumber">4</td>
    <td class="codeLine">// See https://llvm.org/LICENSE.txt for license information.</td>
    <td class="lineNumber">---</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">5</td>
    <td class="codeLine">// SPDX-License-Identifier: Apache-2.0 WITH LLVM-exception</td>
    <td class="lineNumber">---</td>
    <td class="lineNumber">5</td>
    <td class="codeLine">// SPDX-License-Identifier: Apache-2.0 WITH LLVM-exception</td>
    <td class="lineNumber">---</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">6</td>
    <td class="codeLine">//</td>
    <td class="lineNumber">---</td>
    <td class="lineNumber">6</td>
    <td class="codeLine">//</td>
    <td class="lineNumber">---</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">7</td>
    <td class="codeLine">//===----------------------------------------------------------------------===//</td>
    <td class="lineNumber">---</td>
    <td class="lineNumber">7</td>
    <td class="codeLine">//===----------------------------------------------------------------------===//</td>
    <td class="lineNumber">---</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">8</td>
    <td class="codeLine">//</td>
    <td class="lineNumber">---</td>
    <td class="lineNumber">8</td>
    <td class="codeLine">//</td>
    <td class="lineNumber">---</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">9</td>
    <td class="codeLine">// This file provides X86 specific target descriptions.</td>
    <td class="lineNumber">---</td>
    <td class="lineNumber">9</td>
    <td class="codeLine">// This file provides X86 specific target descriptions.</td>
    <td class="lineNumber">---</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">10</td>
    <td class="codeLine">//</td>
    <td class="lineNumber">---</td>
    <td class="lineNumber">10</td>
    <td class="codeLine">//</td>
    <td class="lineNumber">---</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">11</td>
    <td class="codeLine">//===----------------------------------------------------------------------===//</td>
    <td class="lineNumber">---</td>
    <td class="lineNumber">11</td>
    <td class="codeLine">//===----------------------------------------------------------------------===//</td>
    <td class="lineNumber">---</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">12</td>
    <td class="codeLine"></td>
    <td class="lineNumber">---</td>
    <td class="lineNumber">12</td>
    <td class="codeLine"></td>
    <td class="lineNumber">---</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">13</td>
    <td class="codeLine">#include "X86MCTargetDesc.h"</td>
    <td class="lineNumber">---</td>
    <td class="lineNumber">13</td>
    <td class="codeLine">#include "X86MCTargetDesc.h"</td>
    <td class="lineNumber">---</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">14</td>
    <td class="codeLine">#include "TargetInfo/X86TargetInfo.h"</td>
    <td class="lineNumber">---</td>
    <td class="lineNumber">14</td>
    <td class="codeLine">#include "TargetInfo/X86TargetInfo.h"</td>
    <td class="lineNumber">---</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">15</td>
    <td class="codeLine">#include "X86ATTInstPrinter.h"</td>
    <td class="lineNumber">---</td>
    <td class="lineNumber">15</td>
    <td class="codeLine">#include "X86ATTInstPrinter.h"</td>
    <td class="lineNumber">---</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">16</td>
    <td class="codeLine">#include "X86BaseInfo.h"</td>
    <td class="lineNumber">---</td>
    <td class="lineNumber">16</td>
    <td class="codeLine">#include "X86BaseInfo.h"</td>
    <td class="lineNumber">---</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">17</td>
    <td class="codeLine">#include "X86IntelInstPrinter.h"</td>
    <td class="lineNumber">---</td>
    <td class="lineNumber">17</td>
    <td class="codeLine">#include "X86IntelInstPrinter.h"</td>
    <td class="lineNumber">---</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">18</td>
    <td class="codeLine">#include "X86MCAsmInfo.h"</td>
    <td class="lineNumber">---</td>
    <td class="lineNumber">18</td>
    <td class="codeLine">#include "X86MCAsmInfo.h"</td>
    <td class="lineNumber">---</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">19</td>
    <td class="codeLine">#include "X86TargetStreamer.h"</td>
    <td class="lineNumber">---</td>
    <td class="lineNumber">19</td>
    <td class="codeLine">#include "X86TargetStreamer.h"</td>
    <td class="lineNumber">---</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">20</td>
    <td class="codeLine">#include "llvm/ADT/APInt.h"</td>
    <td class="lineNumber">---</td>
    <td class="lineNumber">20</td>
    <td class="codeLine">#include "llvm/ADT/APInt.h"</td>
    <td class="lineNumber">---</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">21</td>
    <td class="codeLine">#include "llvm/DebugInfo/CodeView/CodeView.h"</td>
    <td class="lineNumber">---</td>
    <td class="lineNumber">21</td>
    <td class="codeLine">#include "llvm/DebugInfo/CodeView/CodeView.h"</td>
    <td class="lineNumber">---</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">22</td>
    <td class="codeLine">#include "llvm/MC/MCDwarf.h"</td>
    <td class="lineNumber">---</td>
    <td class="lineNumber">22</td>
    <td class="codeLine">#include "llvm/MC/MCDwarf.h"</td>
    <td class="lineNumber">---</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">23</td>
    <td class="codeLine">#include "llvm/MC/MCInstrAnalysis.h"</td>
    <td class="lineNumber">---</td>
    <td class="lineNumber">23</td>
    <td class="codeLine">#include "llvm/MC/MCInstrAnalysis.h"</td>
    <td class="lineNumber">---</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">24</td>
    <td class="codeLine">#include "llvm/MC/MCInstrInfo.h"</td>
    <td class="lineNumber">---</td>
    <td class="lineNumber">24</td>
    <td class="codeLine">#include "llvm/MC/MCInstrInfo.h"</td>
    <td class="lineNumber">---</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">25</td>
    <td class="codeLine">#include "llvm/MC/MCRegisterInfo.h"</td>
    <td class="lineNumber">---</td>
    <td class="lineNumber">25</td>
    <td class="codeLine">#include "llvm/MC/MCRegisterInfo.h"</td>
    <td class="lineNumber">---</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">26</td>
    <td class="codeLine">#include "llvm/MC/MCStreamer.h"</td>
    <td class="lineNumber">---</td>
    <td class="lineNumber">26</td>
    <td class="codeLine">#include "llvm/MC/MCStreamer.h"</td>
    <td class="lineNumber">---</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">27</td>
    <td class="codeLine">#include "llvm/MC/MCSubtargetInfo.h"</td>
    <td class="lineNumber">---</td>
    <td class="lineNumber">27</td>
    <td class="codeLine">#include "llvm/MC/MCSubtargetInfo.h"</td>
    <td class="lineNumber">---</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">28</td>
    <td class="codeLine">#include "llvm/MC/MachineLocation.h"</td>
    <td class="lineNumber">---</td>
    <td class="lineNumber">28</td>
    <td class="codeLine">#include "llvm/MC/MachineLocation.h"</td>
    <td class="lineNumber">---</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">29</td>
    <td class="codeLine">#include "llvm/MC/TargetRegistry.h"</td>
    <td class="lineNumber">---</td>
    <td class="lineNumber">29</td>
    <td class="codeLine">#include "llvm/MC/TargetRegistry.h"</td>
    <td class="lineNumber">---</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">30</td>
    <td class="codeLine">#include "llvm/Support/ErrorHandling.h"</td>
    <td class="lineNumber">---</td>
    <td class="lineNumber">30</td>
    <td class="codeLine">#include "llvm/Support/ErrorHandling.h"</td>
    <td class="lineNumber">---</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">31</td>
    <td class="codeLine">#include "llvm/TargetParser/Host.h"</td>
    <td class="lineNumber">---</td>
    <td class="lineNumber">31</td>
    <td class="codeLine">#include "llvm/TargetParser/Host.h"</td>
    <td class="lineNumber">---</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">32</td>
    <td class="codeLine">#include "llvm/TargetParser/Triple.h"</td>
    <td class="lineNumber">---</td>
    <td class="lineNumber">32</td>
    <td class="codeLine">#include "llvm/TargetParser/Triple.h"</td>
    <td class="lineNumber">---</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">33</td>
    <td class="codeLine"></td>
    <td class="lineNumber">---</td>
    <td class="lineNumber">33</td>
    <td class="codeLine"></td>
    <td class="lineNumber">---</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">34</td>
    <td class="codeLine">using namespace llvm;</td>
    <td class="lineNumber">---</td>
    <td class="lineNumber">34</td>
    <td class="codeLine">using namespace llvm;</td>
    <td class="lineNumber">---</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">35</td>
    <td class="codeLine"></td>
    <td class="lineNumber">---</td>
    <td class="lineNumber">35</td>
    <td class="codeLine"></td>
    <td class="lineNumber">---</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">36</td>
    <td class="codeLine">#define GET_REGINFO_MC_DESC</td>
    <td class="lineNumber">---</td>
    <td class="lineNumber">36</td>
    <td class="codeLine">#define GET_REGINFO_MC_DESC</td>
    <td class="lineNumber">---</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">37</td>
    <td class="codeLine">#include "X86GenRegisterInfo.inc"</td>
    <td class="lineNumber">---</td>
    <td class="lineNumber">37</td>
    <td class="codeLine">#include "X86GenRegisterInfo.inc"</td>
    <td class="lineNumber">---</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">38</td>
    <td class="codeLine"></td>
    <td class="lineNumber">---</td>
    <td class="lineNumber">38</td>
    <td class="codeLine"></td>
    <td class="lineNumber">---</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">39</td>
    <td class="codeLine">#define GET_INSTRINFO_MC_DESC</td>
    <td class="lineNumber">---</td>
    <td class="lineNumber">39</td>
    <td class="codeLine">#define GET_INSTRINFO_MC_DESC</td>
    <td class="lineNumber">---</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">40</td>
    <td class="codeLine">#define GET_INSTRINFO_MC_HELPERS</td>
    <td class="lineNumber">---</td>
    <td class="lineNumber">40</td>
    <td class="codeLine">#define GET_INSTRINFO_MC_HELPERS</td>
    <td class="lineNumber">---</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">41</td>
    <td class="codeLine">#define ENABLE_INSTR_PREDICATE_VERIFIER</td>
    <td class="lineNumber">---</td>
    <td class="lineNumber">41</td>
    <td class="codeLine">#define ENABLE_INSTR_PREDICATE_VERIFIER</td>
    <td class="lineNumber">---</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">42</td>
    <td class="codeLine">#include "X86GenInstrInfo.inc"</td>
    <td class="lineNumber">---</td>
    <td class="lineNumber">42</td>
    <td class="codeLine">#include "X86GenInstrInfo.inc"</td>
    <td class="lineNumber">---</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">43</td>
    <td class="codeLine"></td>
    <td class="lineNumber">---</td>
    <td class="lineNumber">43</td>
    <td class="codeLine"></td>
    <td class="lineNumber">---</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">44</td>
    <td class="codeLine">#define GET_SUBTARGETINFO_MC_DESC</td>
    <td class="lineNumber">---</td>
    <td class="lineNumber">44</td>
    <td class="codeLine">#define GET_SUBTARGETINFO_MC_DESC</td>
    <td class="lineNumber">---</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">45</td>
    <td class="codeLine">#include "X86GenSubtargetInfo.inc"</td>
    <td class="lineNumber">---</td>
    <td class="lineNumber">45</td>
    <td class="codeLine">#include "X86GenSubtargetInfo.inc"</td>
    <td class="lineNumber">---</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">46</td>
    <td class="codeLine"></td>
    <td class="lineNumber">---</td>
    <td class="lineNumber">46</td>
    <td class="codeLine"></td>
    <td class="lineNumber">---</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">47</td>
    <td class="codeLine">std::string X86_MC::ParseX86Triple(const Triple &TT) {</td>
    <td class="lineNumber">0</td>
    <td class="lineNumber">47</td>
    <td class="codeLine">std::string X86_MC::ParseX86Triple(const Triple &TT) {</td>
    <td class="lineNumber">0</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">48</td>
    <td class="codeLine">  std::string FS;</td>
    <td class="lineNumber">0</td>
    <td class="lineNumber">48</td>
    <td class="codeLine">  std::string FS;</td>
    <td class="lineNumber">0</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">49</td>
    <td class="codeLine">  // SSE2 should default to enabled in 64-bit mode, but can be turned off</td>
    <td class="lineNumber">---</td>
    <td class="lineNumber">49</td>
    <td class="codeLine">  // SSE2 should default to enabled in 64-bit mode, but can be turned off</td>
    <td class="lineNumber">---</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">50</td>
    <td class="codeLine">  // explicitly.</td>
    <td class="lineNumber">---</td>
    <td class="lineNumber">50</td>
    <td class="codeLine">  // explicitly.</td>
    <td class="lineNumber">---</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">51</td>
    <td class="codeLine">  if (TT.isArch64Bit())</td>
    <td class="lineNumber">0</td>
    <td class="lineNumber">51</td>
    <td class="codeLine">  if (TT.isArch64Bit())</td>
    <td class="lineNumber">0</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">52</td>
    <td class="codeLine">    FS = "+64bit-mode,-32bit-mode,-16bit-mode,+sse2";</td>
    <td class="lineNumber">0</td>
    <td class="lineNumber">52</td>
    <td class="codeLine">    FS = "+64bit-mode,-32bit-mode,-16bit-mode,+sse2";</td>
    <td class="lineNumber">0</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">53</td>
    <td class="codeLine">  else if (TT.getEnvironment() != Triple::CODE16)</td>
    <td class="lineNumber">0</td>
    <td class="lineNumber">53</td>
    <td class="codeLine">  else if (TT.getEnvironment() != Triple::CODE16)</td>
    <td class="lineNumber">0</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">54</td>
    <td class="codeLine">    FS = "-64bit-mode,+32bit-mode,-16bit-mode";</td>
    <td class="lineNumber">0</td>
    <td class="lineNumber">54</td>
    <td class="codeLine">    FS = "-64bit-mode,+32bit-mode,-16bit-mode";</td>
    <td class="lineNumber">0</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">55</td>
    <td class="codeLine">  else</td>
    <td class="lineNumber">---</td>
    <td class="lineNumber">55</td>
    <td class="codeLine">  else</td>
    <td class="lineNumber">---</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">56</td>
    <td class="codeLine">    FS = "-64bit-mode,-32bit-mode,+16bit-mode";</td>
    <td class="lineNumber">0</td>
    <td class="lineNumber">56</td>
    <td class="codeLine">    FS = "-64bit-mode,-32bit-mode,+16bit-mode";</td>
    <td class="lineNumber">0</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">57</td>
    <td class="codeLine"></td>
    <td class="lineNumber">---</td>
    <td class="lineNumber">57</td>
    <td class="codeLine"></td>
    <td class="lineNumber">---</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">58</td>
    <td class="codeLine">  return FS;</td>
    <td class="lineNumber">0</td>
    <td class="lineNumber">58</td>
    <td class="codeLine">  return FS;</td>
    <td class="lineNumber">0</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">59</td>
    <td class="codeLine">}</td>
    <td class="lineNumber">---</td>
    <td class="lineNumber">59</td>
    <td class="codeLine">}</td>
    <td class="lineNumber">---</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">60</td>
    <td class="codeLine"></td>
    <td class="lineNumber">---</td>
    <td class="lineNumber">60</td>
    <td class="codeLine"></td>
    <td class="lineNumber">---</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">61</td>
    <td class="codeLine">unsigned X86_MC::getDwarfRegFlavour(const Triple &TT, bool isEH) {</td>
    <td class="lineNumber">0</td>
    <td class="lineNumber">61</td>
    <td class="codeLine">unsigned X86_MC::getDwarfRegFlavour(const Triple &TT, bool isEH) {</td>
    <td class="lineNumber">0</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">62</td>
    <td class="codeLine">  if (TT.getArch() == Triple::x86_64)</td>
    <td class="lineNumber">0</td>
    <td class="lineNumber">62</td>
    <td class="codeLine">  if (TT.getArch() == Triple::x86_64)</td>
    <td class="lineNumber">0</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">63</td>
    <td class="codeLine">    return DWARFFlavour::X86_64;</td>
    <td class="lineNumber">0</td>
    <td class="lineNumber">63</td>
    <td class="codeLine">    return DWARFFlavour::X86_64;</td>
    <td class="lineNumber">0</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">64</td>
    <td class="codeLine"></td>
    <td class="lineNumber">---</td>
    <td class="lineNumber">64</td>
    <td class="codeLine"></td>
    <td class="lineNumber">---</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">65</td>
    <td class="codeLine">  if (TT.isOSDarwin())</td>
    <td class="lineNumber">0</td>
    <td class="lineNumber">65</td>
    <td class="codeLine">  if (TT.isOSDarwin())</td>
    <td class="lineNumber">0</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">66</td>
    <td class="codeLine">    return isEH ? DWARFFlavour::X86_32_DarwinEH : DWARFFlavour::X86_32_Generic;</td>
    <td class="lineNumber">0</td>
    <td class="lineNumber">66</td>
    <td class="codeLine">    return isEH ? DWARFFlavour::X86_32_DarwinEH : DWARFFlavour::X86_32_Generic;</td>
    <td class="lineNumber">0</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">67</td>
    <td class="codeLine">  if (TT.isOSCygMing())</td>
    <td class="lineNumber">0</td>
    <td class="lineNumber">67</td>
    <td class="codeLine">  if (TT.isOSCygMing())</td>
    <td class="lineNumber">0</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">68</td>
    <td class="codeLine">    // Unsupported by now, just quick fallback</td>
    <td class="lineNumber">---</td>
    <td class="lineNumber">68</td>
    <td class="codeLine">    // Unsupported by now, just quick fallback</td>
    <td class="lineNumber">---</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">69</td>
    <td class="codeLine">    return DWARFFlavour::X86_32_Generic;</td>
    <td class="lineNumber">0</td>
    <td class="lineNumber">69</td>
    <td class="codeLine">    return DWARFFlavour::X86_32_Generic;</td>
    <td class="lineNumber">0</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">70</td>
    <td class="codeLine">  return DWARFFlavour::X86_32_Generic;</td>
    <td class="lineNumber">0</td>
    <td class="lineNumber">70</td>
    <td class="codeLine">  return DWARFFlavour::X86_32_Generic;</td>
    <td class="lineNumber">0</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">71</td>
    <td class="codeLine">}</td>
    <td class="lineNumber">---</td>
    <td class="lineNumber">71</td>
    <td class="codeLine">}</td>
    <td class="lineNumber">---</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">72</td>
    <td class="codeLine"></td>
    <td class="lineNumber">---</td>
    <td class="lineNumber">72</td>
    <td class="codeLine"></td>
    <td class="lineNumber">---</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">73</td>
    <td class="codeLine">bool X86_MC::hasLockPrefix(const MCInst &MI) {</td>
    <td class="lineNumber">0</td>
    <td class="lineNumber">73</td>
    <td class="codeLine">bool X86_MC::hasLockPrefix(const MCInst &MI) {</td>
    <td class="lineNumber">0</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">74</td>
    <td class="codeLine">  return MI.getFlags() & X86::IP_HAS_LOCK;</td>
    <td class="lineNumber">0</td>
    <td class="lineNumber">74</td>
    <td class="codeLine">  return MI.getFlags() & X86::IP_HAS_LOCK;</td>
    <td class="lineNumber">0</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">75</td>
    <td class="codeLine">}</td>
    <td class="lineNumber">---</td>
    <td class="lineNumber">75</td>
    <td class="codeLine">}</td>
    <td class="lineNumber">---</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">76</td>
    <td class="codeLine"></td>
    <td class="lineNumber">---</td>
    <td class="lineNumber">76</td>
    <td class="codeLine"></td>
    <td class="lineNumber">---</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">77</td>
    <td class="codeLine">static bool isMemOperand(const MCInst &MI, unsigned Op, unsigned RegClassID) {</td>
    <td class="lineNumber">0</td>
    <td class="lineNumber">77</td>
    <td class="codeLine">static bool isMemOperand(const MCInst &MI, unsigned Op, unsigned RegClassID) {</td>
    <td class="lineNumber">0</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">78</td>
    <td class="codeLine">  const MCOperand &Base = MI.getOperand(Op + X86::AddrBaseReg);</td>
    <td class="lineNumber">0</td>
    <td class="lineNumber">78</td>
    <td class="codeLine">  const MCOperand &Base = MI.getOperand(Op + X86::AddrBaseReg);</td>
    <td class="lineNumber">0</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">79</td>
    <td class="codeLine">  const MCOperand &Index = MI.getOperand(Op + X86::AddrIndexReg);</td>
    <td class="lineNumber">0</td>
    <td class="lineNumber">79</td>
    <td class="codeLine">  const MCOperand &Index = MI.getOperand(Op + X86::AddrIndexReg);</td>
    <td class="lineNumber">0</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">80</td>
    <td class="codeLine">  const MCRegisterClass &RC = X86MCRegisterClasses[RegClassID];</td>
    <td class="lineNumber">0</td>
    <td class="lineNumber">80</td>
    <td class="codeLine">  const MCRegisterClass &RC = X86MCRegisterClasses[RegClassID];</td>
    <td class="lineNumber">0</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">81</td>
    <td class="codeLine"></td>
    <td class="lineNumber">---</td>
    <td class="lineNumber">81</td>
    <td class="codeLine"></td>
    <td class="lineNumber">---</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">82</td>
    <td class="codeLine">  return (Base.isReg() && Base.getReg() != 0 && RC.contains(Base.getReg())) ||</td>
    <td class="lineNumber">0</td>
    <td class="lineNumber">82</td>
    <td class="codeLine">  return (Base.isReg() && Base.getReg() != 0 && RC.contains(Base.getReg())) ||</td>
    <td class="lineNumber">0</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">83</td>
    <td class="codeLine">         (Index.isReg() && Index.getReg() != 0 && RC.contains(Index.getReg()));</td>
    <td class="lineNumber">0</td>
    <td class="lineNumber">83</td>
    <td class="codeLine">         (Index.isReg() && Index.getReg() != 0 && RC.contains(Index.getReg()));</td>
    <td class="lineNumber">0</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">84</td>
    <td class="codeLine">}</td>
    <td class="lineNumber">---</td>
    <td class="lineNumber">84</td>
    <td class="codeLine">}</td>
    <td class="lineNumber">---</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">85</td>
    <td class="codeLine"></td>
    <td class="lineNumber">---</td>
    <td class="lineNumber">85</td>
    <td class="codeLine"></td>
    <td class="lineNumber">---</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">86</td>
    <td class="codeLine">bool X86_MC::is16BitMemOperand(const MCInst &MI, unsigned Op,</td>
    <td class="lineNumber">0</td>
    <td class="lineNumber">86</td>
    <td class="codeLine">bool X86_MC::is16BitMemOperand(const MCInst &MI, unsigned Op,</td>
    <td class="lineNumber">0</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">87</td>
    <td class="codeLine">                               const MCSubtargetInfo &STI) {</td>
    <td class="lineNumber">---</td>
    <td class="lineNumber">87</td>
    <td class="codeLine">                               const MCSubtargetInfo &STI) {</td>
    <td class="lineNumber">---</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">88</td>
    <td class="codeLine">  const MCOperand &Base = MI.getOperand(Op + X86::AddrBaseReg);</td>
    <td class="lineNumber">0</td>
    <td class="lineNumber">88</td>
    <td class="codeLine">  const MCOperand &Base = MI.getOperand(Op + X86::AddrBaseReg);</td>
    <td class="lineNumber">0</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">89</td>
    <td class="codeLine">  const MCOperand &Index = MI.getOperand(Op + X86::AddrIndexReg);</td>
    <td class="lineNumber">0</td>
    <td class="lineNumber">89</td>
    <td class="codeLine">  const MCOperand &Index = MI.getOperand(Op + X86::AddrIndexReg);</td>
    <td class="lineNumber">0</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">90</td>
    <td class="codeLine"></td>
    <td class="lineNumber">---</td>
    <td class="lineNumber">90</td>
    <td class="codeLine"></td>
    <td class="lineNumber">---</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">91</td>
    <td class="codeLine">  if (STI.hasFeature(X86::Is16Bit) && Base.isReg() && Base.getReg() == 0 &&</td>
    <td class="lineNumber">0</td>
    <td class="lineNumber">91</td>
    <td class="codeLine">  if (STI.hasFeature(X86::Is16Bit) && Base.isReg() && Base.getReg() == 0 &&</td>
    <td class="lineNumber">0</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">92</td>
    <td class="codeLine">      Index.isReg() && Index.getReg() == 0)</td>
    <td class="lineNumber">0</td>
    <td class="lineNumber">92</td>
    <td class="codeLine">      Index.isReg() && Index.getReg() == 0)</td>
    <td class="lineNumber">0</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">93</td>
    <td class="codeLine">    return true;</td>
    <td class="lineNumber">0</td>
    <td class="lineNumber">93</td>
    <td class="codeLine">    return true;</td>
    <td class="lineNumber">0</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">94</td>
    <td class="codeLine">  return isMemOperand(MI, Op, X86::GR16RegClassID);</td>
    <td class="lineNumber">0</td>
    <td class="lineNumber">94</td>
    <td class="codeLine">  return isMemOperand(MI, Op, X86::GR16RegClassID);</td>
    <td class="lineNumber">0</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">95</td>
    <td class="codeLine">}</td>
    <td class="lineNumber">---</td>
    <td class="lineNumber">95</td>
    <td class="codeLine">}</td>
    <td class="lineNumber">---</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">96</td>
    <td class="codeLine"></td>
    <td class="lineNumber">---</td>
    <td class="lineNumber">96</td>
    <td class="codeLine"></td>
    <td class="lineNumber">---</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">97</td>
    <td class="codeLine">bool X86_MC::is32BitMemOperand(const MCInst &MI, unsigned Op) {</td>
    <td class="lineNumber">0</td>
    <td class="lineNumber">97</td>
    <td class="codeLine">bool X86_MC::is32BitMemOperand(const MCInst &MI, unsigned Op) {</td>
    <td class="lineNumber">0</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">98</td>
    <td class="codeLine">  const MCOperand &Base = MI.getOperand(Op + X86::AddrBaseReg);</td>
    <td class="lineNumber">0</td>
    <td class="lineNumber">98</td>
    <td class="codeLine">  const MCOperand &Base = MI.getOperand(Op + X86::AddrBaseReg);</td>
    <td class="lineNumber">0</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">99</td>
    <td class="codeLine">  const MCOperand &Index = MI.getOperand(Op + X86::AddrIndexReg);</td>
    <td class="lineNumber">0</td>
    <td class="lineNumber">99</td>
    <td class="codeLine">  const MCOperand &Index = MI.getOperand(Op + X86::AddrIndexReg);</td>
    <td class="lineNumber">0</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">100</td>
    <td class="codeLine">  if (Base.isReg() && Base.getReg() == X86::EIP) {</td>
    <td class="lineNumber">0</td>
    <td class="lineNumber">100</td>
    <td class="codeLine">  if (Base.isReg() && Base.getReg() == X86::EIP) {</td>
    <td class="lineNumber">0</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">101</td>
    <td class="codeLine">    assert(Index.isReg() && Index.getReg() == 0 && "Invalid eip-based address");</td>
    <td class="lineNumber">0</td>
    <td class="lineNumber">101</td>
    <td class="codeLine">    assert(Index.isReg() && Index.getReg() == 0 && "Invalid eip-based address");</td>
    <td class="lineNumber">0</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">102</td>
    <td class="codeLine">    return true;</td>
    <td class="lineNumber">0</td>
    <td class="lineNumber">102</td>
    <td class="codeLine">    return true;</td>
    <td class="lineNumber">0</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">103</td>
    <td class="codeLine">  }</td>
    <td class="lineNumber">---</td>
    <td class="lineNumber">103</td>
    <td class="codeLine">  }</td>
    <td class="lineNumber">---</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">104</td>
    <td class="codeLine">  if (Index.isReg() && Index.getReg() == X86::EIZ)</td>
    <td class="lineNumber">0</td>
    <td class="lineNumber">104</td>
    <td class="codeLine">  if (Index.isReg() && Index.getReg() == X86::EIZ)</td>
    <td class="lineNumber">0</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">105</td>
    <td class="codeLine">    return true;</td>
    <td class="lineNumber">0</td>
    <td class="lineNumber">105</td>
    <td class="codeLine">    return true;</td>
    <td class="lineNumber">0</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">106</td>
    <td class="codeLine">  return isMemOperand(MI, Op, X86::GR32RegClassID);</td>
    <td class="lineNumber">0</td>
    <td class="lineNumber">106</td>
    <td class="codeLine">  return isMemOperand(MI, Op, X86::GR32RegClassID);</td>
    <td class="lineNumber">0</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">107</td>
    <td class="codeLine">}</td>
    <td class="lineNumber">---</td>
    <td class="lineNumber">107</td>
    <td class="codeLine">}</td>
    <td class="lineNumber">---</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">108</td>
    <td class="codeLine"></td>
    <td class="lineNumber">---</td>
    <td class="lineNumber">108</td>
    <td class="codeLine"></td>
    <td class="lineNumber">---</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">109</td>
    <td class="codeLine">#ifndef NDEBUG</td>
    <td class="lineNumber">---</td>
    <td class="lineNumber">109</td>
    <td class="codeLine">#ifndef NDEBUG</td>
    <td class="lineNumber">---</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">110</td>
    <td class="codeLine">bool X86_MC::is64BitMemOperand(const MCInst &MI, unsigned Op) {</td>
    <td class="lineNumber">0</td>
    <td class="lineNumber">110</td>
    <td class="codeLine">bool X86_MC::is64BitMemOperand(const MCInst &MI, unsigned Op) {</td>
    <td class="lineNumber">0</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">111</td>
    <td class="codeLine">  return isMemOperand(MI, Op, X86::GR64RegClassID);</td>
    <td class="lineNumber">0</td>
    <td class="lineNumber">111</td>
    <td class="codeLine">  return isMemOperand(MI, Op, X86::GR64RegClassID);</td>
    <td class="lineNumber">0</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">112</td>
    <td class="codeLine">}</td>
    <td class="lineNumber">---</td>
    <td class="lineNumber">112</td>
    <td class="codeLine">}</td>
    <td class="lineNumber">---</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">113</td>
    <td class="codeLine">#endif</td>
    <td class="lineNumber">---</td>
    <td class="lineNumber">113</td>
    <td class="codeLine">#endif</td>
    <td class="lineNumber">---</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">114</td>
    <td class="codeLine"></td>
    <td class="lineNumber">---</td>
    <td class="lineNumber">114</td>
    <td class="codeLine"></td>
    <td class="lineNumber">---</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">115</td>
    <td class="codeLine">bool X86_MC::needsAddressSizeOverride(const MCInst &MI,</td>
    <td class="lineNumber">0</td>
    <td class="lineNumber">115</td>
    <td class="codeLine">bool X86_MC::needsAddressSizeOverride(const MCInst &MI,</td>
    <td class="lineNumber">0</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">116</td>
    <td class="codeLine">                                      const MCSubtargetInfo &STI,</td>
    <td class="lineNumber">---</td>
    <td class="lineNumber">116</td>
    <td class="codeLine">                                      const MCSubtargetInfo &STI,</td>
    <td class="lineNumber">---</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">117</td>
    <td class="codeLine">                                      int MemoryOperand, uint64_t TSFlags) {</td>
    <td class="lineNumber">---</td>
    <td class="lineNumber">117</td>
    <td class="codeLine">                                      int MemoryOperand, uint64_t TSFlags) {</td>
    <td class="lineNumber">---</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">118</td>
    <td class="codeLine">  uint64_t AdSize = TSFlags & X86II::AdSizeMask;</td>
    <td class="lineNumber">0</td>
    <td class="lineNumber">118</td>
    <td class="codeLine">  uint64_t AdSize = TSFlags & X86II::AdSizeMask;</td>
    <td class="lineNumber">0</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">119</td>
    <td class="codeLine">  bool Is16BitMode = STI.hasFeature(X86::Is16Bit);</td>
    <td class="lineNumber">0</td>
    <td class="lineNumber">119</td>
    <td class="codeLine">  bool Is16BitMode = STI.hasFeature(X86::Is16Bit);</td>
    <td class="lineNumber">0</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">120</td>
    <td class="codeLine">  bool Is32BitMode = STI.hasFeature(X86::Is32Bit);</td>
    <td class="lineNumber">0</td>
    <td class="lineNumber">120</td>
    <td class="codeLine">  bool Is32BitMode = STI.hasFeature(X86::Is32Bit);</td>
    <td class="lineNumber">0</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">121</td>
    <td class="codeLine">  bool Is64BitMode = STI.hasFeature(X86::Is64Bit);</td>
    <td class="lineNumber">0</td>
    <td class="lineNumber">121</td>
    <td class="codeLine">  bool Is64BitMode = STI.hasFeature(X86::Is64Bit);</td>
    <td class="lineNumber">0</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">122</td>
    <td class="codeLine">  if ((Is16BitMode && AdSize == X86II::AdSize32) ||</td>
    <td class="lineNumber">0</td>
    <td class="lineNumber">122</td>
    <td class="codeLine">  if ((Is16BitMode && AdSize == X86II::AdSize32) ||</td>
    <td class="lineNumber">0</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">123</td>
    <td class="codeLine">      (Is32BitMode && AdSize == X86II::AdSize16) ||</td>
    <td class="lineNumber">0</td>
    <td class="lineNumber">123</td>
    <td class="codeLine">      (Is32BitMode && AdSize == X86II::AdSize16) ||</td>
    <td class="lineNumber">0</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">124</td>
    <td class="codeLine">      (Is64BitMode && AdSize == X86II::AdSize32))</td>
    <td class="lineNumber">0</td>
    <td class="lineNumber">124</td>
    <td class="codeLine">      (Is64BitMode && AdSize == X86II::AdSize32))</td>
    <td class="lineNumber">0</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">125</td>
    <td class="codeLine">    return true;</td>
    <td class="lineNumber">0</td>
    <td class="lineNumber">125</td>
    <td class="codeLine">    return true;</td>
    <td class="lineNumber">0</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">126</td>
    <td class="codeLine">  uint64_t Form = TSFlags & X86II::FormMask;</td>
    <td class="lineNumber">0</td>
    <td class="lineNumber">126</td>
    <td class="codeLine">  uint64_t Form = TSFlags & X86II::FormMask;</td>
    <td class="lineNumber">0</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">127</td>
    <td class="codeLine">  switch (Form) {</td>
    <td class="lineNumber">0</td>
    <td class="lineNumber">127</td>
    <td class="codeLine">  switch (Form) {</td>
    <td class="lineNumber">0</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">128</td>
    <td class="codeLine">  default:</td>
    <td class="lineNumber">0</td>
    <td class="lineNumber">128</td>
    <td class="codeLine">  default:</td>
    <td class="lineNumber">0</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">129</td>
    <td class="codeLine">    break;</td>
    <td class="lineNumber">0</td>
    <td class="lineNumber">129</td>
    <td class="codeLine">    break;</td>
    <td class="lineNumber">0</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">130</td>
    <td class="codeLine">  case X86II::RawFrmDstSrc: {</td>
    <td class="lineNumber">0</td>
    <td class="lineNumber">130</td>
    <td class="codeLine">  case X86II::RawFrmDstSrc: {</td>
    <td class="lineNumber">0</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">131</td>
    <td class="codeLine">    unsigned siReg = MI.getOperand(1).getReg();</td>
    <td class="lineNumber">0</td>
    <td class="lineNumber">131</td>
    <td class="codeLine">    unsigned siReg = MI.getOperand(1).getReg();</td>
    <td class="lineNumber">0</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">132</td>
    <td class="codeLine">    assert(((siReg == X86::SI && MI.getOperand(0).getReg() == X86::DI) ||</td>
    <td class="lineNumber">0</td>
    <td class="lineNumber">132</td>
    <td class="codeLine">    assert(((siReg == X86::SI && MI.getOperand(0).getReg() == X86::DI) ||</td>
    <td class="lineNumber">0</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">133</td>
    <td class="codeLine">            (siReg == X86::ESI && MI.getOperand(0).getReg() == X86::EDI) ||</td>
    <td class="lineNumber">---</td>
    <td class="lineNumber">133</td>
    <td class="codeLine">            (siReg == X86::ESI && MI.getOperand(0).getReg() == X86::EDI) ||</td>
    <td class="lineNumber">---</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">134</td>
    <td class="codeLine">            (siReg == X86::RSI && MI.getOperand(0).getReg() == X86::RDI)) &&</td>
    <td class="lineNumber">---</td>
    <td class="lineNumber">134</td>
    <td class="codeLine">            (siReg == X86::RSI && MI.getOperand(0).getReg() == X86::RDI)) &&</td>
    <td class="lineNumber">---</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">135</td>
    <td class="codeLine">           "SI and DI register sizes do not match");</td>
    <td class="lineNumber">---</td>
    <td class="lineNumber">135</td>
    <td class="codeLine">           "SI and DI register sizes do not match");</td>
    <td class="lineNumber">---</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">136</td>
    <td class="codeLine">    return (!Is32BitMode && siReg == X86::ESI) ||</td>
    <td class="lineNumber">0</td>
    <td class="lineNumber">136</td>
    <td class="codeLine">    return (!Is32BitMode && siReg == X86::ESI) ||</td>
    <td class="lineNumber">0</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">137</td>
    <td class="codeLine">           (Is32BitMode && siReg == X86::SI);</td>
    <td class="lineNumber">0</td>
    <td class="lineNumber">137</td>
    <td class="codeLine">           (Is32BitMode && siReg == X86::SI);</td>
    <td class="lineNumber">0</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">138</td>
    <td class="codeLine">  }</td>
    <td class="lineNumber">---</td>
    <td class="lineNumber">138</td>
    <td class="codeLine">  }</td>
    <td class="lineNumber">---</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">139</td>
    <td class="codeLine">  case X86II::RawFrmSrc: {</td>
    <td class="lineNumber">0</td>
    <td class="lineNumber">139</td>
    <td class="codeLine">  case X86II::RawFrmSrc: {</td>
    <td class="lineNumber">0</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">140</td>
    <td class="codeLine">    unsigned siReg = MI.getOperand(0).getReg();</td>
    <td class="lineNumber">0</td>
    <td class="lineNumber">140</td>
    <td class="codeLine">    unsigned siReg = MI.getOperand(0).getReg();</td>
    <td class="lineNumber">0</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">141</td>
    <td class="codeLine">    return (!Is32BitMode && siReg == X86::ESI) ||</td>
    <td class="lineNumber">0</td>
    <td class="lineNumber">141</td>
    <td class="codeLine">    return (!Is32BitMode && siReg == X86::ESI) ||</td>
    <td class="lineNumber">0</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">142</td>
    <td class="codeLine">           (Is32BitMode && siReg == X86::SI);</td>
    <td class="lineNumber">0</td>
    <td class="lineNumber">142</td>
    <td class="codeLine">           (Is32BitMode && siReg == X86::SI);</td>
    <td class="lineNumber">0</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">143</td>
    <td class="codeLine">  }</td>
    <td class="lineNumber">---</td>
    <td class="lineNumber">143</td>
    <td class="codeLine">  }</td>
    <td class="lineNumber">---</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">144</td>
    <td class="codeLine">  case X86II::RawFrmDst: {</td>
    <td class="lineNumber">0</td>
    <td class="lineNumber">144</td>
    <td class="codeLine">  case X86II::RawFrmDst: {</td>
    <td class="lineNumber">0</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">145</td>
    <td class="codeLine">    unsigned siReg = MI.getOperand(0).getReg();</td>
    <td class="lineNumber">0</td>
    <td class="lineNumber">145</td>
    <td class="codeLine">    unsigned siReg = MI.getOperand(0).getReg();</td>
    <td class="lineNumber">0</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">146</td>
    <td class="codeLine">    return (!Is32BitMode && siReg == X86::EDI) ||</td>
    <td class="lineNumber">0</td>
    <td class="lineNumber">146</td>
    <td class="codeLine">    return (!Is32BitMode && siReg == X86::EDI) ||</td>
    <td class="lineNumber">0</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">147</td>
    <td class="codeLine">           (Is32BitMode && siReg == X86::DI);</td>
    <td class="lineNumber">0</td>
    <td class="lineNumber">147</td>
    <td class="codeLine">           (Is32BitMode && siReg == X86::DI);</td>
    <td class="lineNumber">0</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">148</td>
    <td class="codeLine">  }</td>
    <td class="lineNumber">---</td>
    <td class="lineNumber">148</td>
    <td class="codeLine">  }</td>
    <td class="lineNumber">---</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">149</td>
    <td class="codeLine">  }</td>
    <td class="lineNumber">---</td>
    <td class="lineNumber">149</td>
    <td class="codeLine">  }</td>
    <td class="lineNumber">---</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">150</td>
    <td class="codeLine"></td>
    <td class="lineNumber">---</td>
    <td class="lineNumber">150</td>
    <td class="codeLine"></td>
    <td class="lineNumber">---</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">151</td>
    <td class="codeLine">  // Determine where the memory operand starts, if present.</td>
    <td class="lineNumber">---</td>
    <td class="lineNumber">151</td>
    <td class="codeLine">  // Determine where the memory operand starts, if present.</td>
    <td class="lineNumber">---</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">152</td>
    <td class="codeLine">  if (MemoryOperand < 0)</td>
    <td class="lineNumber">0</td>
    <td class="lineNumber">152</td>
    <td class="codeLine">  if (MemoryOperand < 0)</td>
    <td class="lineNumber">0</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">153</td>
    <td class="codeLine">    return false;</td>
    <td class="lineNumber">0</td>
    <td class="lineNumber">153</td>
    <td class="codeLine">    return false;</td>
    <td class="lineNumber">0</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">154</td>
    <td class="codeLine"></td>
    <td class="lineNumber">---</td>
    <td class="lineNumber">154</td>
    <td class="codeLine"></td>
    <td class="lineNumber">---</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">155</td>
    <td class="codeLine">  if (STI.hasFeature(X86::Is64Bit)) {</td>
    <td class="lineNumber">0</td>
    <td class="lineNumber">155</td>
    <td class="codeLine">  if (STI.hasFeature(X86::Is64Bit)) {</td>
    <td class="lineNumber">0</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">156</td>
    <td class="codeLine">    assert(!is16BitMemOperand(MI, MemoryOperand, STI));</td>
    <td class="lineNumber">0</td>
    <td class="lineNumber">156</td>
    <td class="codeLine">    assert(!is16BitMemOperand(MI, MemoryOperand, STI));</td>
    <td class="lineNumber">0</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">157</td>
    <td class="codeLine">    return is32BitMemOperand(MI, MemoryOperand);</td>
    <td class="lineNumber">0</td>
    <td class="lineNumber">157</td>
    <td class="codeLine">    return is32BitMemOperand(MI, MemoryOperand);</td>
    <td class="lineNumber">0</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">158</td>
    <td class="codeLine">  }</td>
    <td class="lineNumber">---</td>
    <td class="lineNumber">158</td>
    <td class="codeLine">  }</td>
    <td class="lineNumber">---</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">159</td>
    <td class="codeLine">  if (STI.hasFeature(X86::Is32Bit)) {</td>
    <td class="lineNumber">0</td>
    <td class="lineNumber">159</td>
    <td class="codeLine">  if (STI.hasFeature(X86::Is32Bit)) {</td>
    <td class="lineNumber">0</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">160</td>
    <td class="codeLine">    assert(!is64BitMemOperand(MI, MemoryOperand));</td>
    <td class="lineNumber">0</td>
    <td class="lineNumber">160</td>
    <td class="codeLine">    assert(!is64BitMemOperand(MI, MemoryOperand));</td>
    <td class="lineNumber">0</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">161</td>
    <td class="codeLine">    return is16BitMemOperand(MI, MemoryOperand, STI);</td>
    <td class="lineNumber">0</td>
    <td class="lineNumber">161</td>
    <td class="codeLine">    return is16BitMemOperand(MI, MemoryOperand, STI);</td>
    <td class="lineNumber">0</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">162</td>
    <td class="codeLine">  }</td>
    <td class="lineNumber">---</td>
    <td class="lineNumber">162</td>
    <td class="codeLine">  }</td>
    <td class="lineNumber">---</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">163</td>
    <td class="codeLine">  assert(STI.hasFeature(X86::Is16Bit));</td>
    <td class="lineNumber">0</td>
    <td class="lineNumber">163</td>
    <td class="codeLine">  assert(STI.hasFeature(X86::Is16Bit));</td>
    <td class="lineNumber">0</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">164</td>
    <td class="codeLine">  assert(!is64BitMemOperand(MI, MemoryOperand));</td>
    <td class="lineNumber">0</td>
    <td class="lineNumber">164</td>
    <td class="codeLine">  assert(!is64BitMemOperand(MI, MemoryOperand));</td>
    <td class="lineNumber">0</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">165</td>
    <td class="codeLine">  return !is16BitMemOperand(MI, MemoryOperand, STI);</td>
    <td class="lineNumber">0</td>
    <td class="lineNumber">165</td>
    <td class="codeLine">  return !is16BitMemOperand(MI, MemoryOperand, STI);</td>
    <td class="lineNumber">0</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">166</td>
    <td class="codeLine">}</td>
    <td class="lineNumber">---</td>
    <td class="lineNumber">166</td>
    <td class="codeLine">}</td>
    <td class="lineNumber">---</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">167</td>
    <td class="codeLine"></td>
    <td class="lineNumber">---</td>
    <td class="lineNumber">167</td>
    <td class="codeLine"></td>
    <td class="lineNumber">---</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">168</td>
    <td class="codeLine">void X86_MC::initLLVMToSEHAndCVRegMapping(MCRegisterInfo *MRI) {</td>
    <td class="lineNumber">0</td>
    <td class="lineNumber">168</td>
    <td class="codeLine">void X86_MC::initLLVMToSEHAndCVRegMapping(MCRegisterInfo *MRI) {</td>
    <td class="lineNumber">0</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">169</td>
    <td class="codeLine">  // FIXME: TableGen these.</td>
    <td class="lineNumber">---</td>
    <td class="lineNumber">169</td>
    <td class="codeLine">  // FIXME: TableGen these.</td>
    <td class="lineNumber">---</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">170</td>
    <td class="codeLine">  for (unsigned Reg = X86::NoRegister + 1; Reg < X86::NUM_TARGET_REGS; ++Reg) {</td>
    <td class="lineNumber">0</td>
    <td class="lineNumber">170</td>
    <td class="codeLine">  for (unsigned Reg = X86::NoRegister + 1; Reg < X86::NUM_TARGET_REGS; ++Reg) {</td>
    <td class="lineNumber">0</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">171</td>
    <td class="codeLine">    unsigned SEH = MRI->getEncodingValue(Reg);</td>
    <td class="lineNumber">0</td>
    <td class="lineNumber">171</td>
    <td class="codeLine">    unsigned SEH = MRI->getEncodingValue(Reg);</td>
    <td class="lineNumber">0</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">172</td>
    <td class="codeLine">    MRI->mapLLVMRegToSEHReg(Reg, SEH);</td>
    <td class="lineNumber">0</td>
    <td class="lineNumber">172</td>
    <td class="codeLine">    MRI->mapLLVMRegToSEHReg(Reg, SEH);</td>
    <td class="lineNumber">0</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">173</td>
    <td class="codeLine">  }</td>
    <td class="lineNumber">---</td>
    <td class="lineNumber">173</td>
    <td class="codeLine">  }</td>
    <td class="lineNumber">---</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">174</td>
    <td class="codeLine"></td>
    <td class="lineNumber">---</td>
    <td class="lineNumber">174</td>
    <td class="codeLine"></td>
    <td class="lineNumber">---</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">175</td>
    <td class="codeLine">  // Mapping from CodeView to MC register id.</td>
    <td class="lineNumber">---</td>
    <td class="lineNumber">175</td>
    <td class="codeLine">  // Mapping from CodeView to MC register id.</td>
    <td class="lineNumber">---</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">176</td>
    <td class="codeLine">  static const struct {</td>
    <td class="lineNumber">---</td>
    <td class="lineNumber">176</td>
    <td class="codeLine">  static const struct {</td>
    <td class="lineNumber">---</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">177</td>
    <td class="codeLine">    codeview::RegisterId CVReg;</td>
    <td class="lineNumber">---</td>
    <td class="lineNumber">177</td>
    <td class="codeLine">    codeview::RegisterId CVReg;</td>
    <td class="lineNumber">---</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">178</td>
    <td class="codeLine">    MCPhysReg Reg;</td>
    <td class="lineNumber">---</td>
    <td class="lineNumber">178</td>
    <td class="codeLine">    MCPhysReg Reg;</td>
    <td class="lineNumber">---</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">179</td>
    <td class="codeLine">  } RegMap[] = {</td>
    <td class="lineNumber">---</td>
    <td class="lineNumber">179</td>
    <td class="codeLine">  } RegMap[] = {</td>
    <td class="lineNumber">---</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">180</td>
    <td class="codeLine">      {codeview::RegisterId::AL, X86::AL},</td>
    <td class="lineNumber">---</td>
    <td class="lineNumber">180</td>
    <td class="codeLine">      {codeview::RegisterId::AL, X86::AL},</td>
    <td class="lineNumber">---</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">181</td>
    <td class="codeLine">      {codeview::RegisterId::CL, X86::CL},</td>
    <td class="lineNumber">---</td>
    <td class="lineNumber">181</td>
    <td class="codeLine">      {codeview::RegisterId::CL, X86::CL},</td>
    <td class="lineNumber">---</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">182</td>
    <td class="codeLine">      {codeview::RegisterId::DL, X86::DL},</td>
    <td class="lineNumber">---</td>
    <td class="lineNumber">182</td>
    <td class="codeLine">      {codeview::RegisterId::DL, X86::DL},</td>
    <td class="lineNumber">---</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">183</td>
    <td class="codeLine">      {codeview::RegisterId::BL, X86::BL},</td>
    <td class="lineNumber">---</td>
    <td class="lineNumber">183</td>
    <td class="codeLine">      {codeview::RegisterId::BL, X86::BL},</td>
    <td class="lineNumber">---</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">184</td>
    <td class="codeLine">      {codeview::RegisterId::AH, X86::AH},</td>
    <td class="lineNumber">---</td>
    <td class="lineNumber">184</td>
    <td class="codeLine">      {codeview::RegisterId::AH, X86::AH},</td>
    <td class="lineNumber">---</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">185</td>
    <td class="codeLine">      {codeview::RegisterId::CH, X86::CH},</td>
    <td class="lineNumber">---</td>
    <td class="lineNumber">185</td>
    <td class="codeLine">      {codeview::RegisterId::CH, X86::CH},</td>
    <td class="lineNumber">---</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">186</td>
    <td class="codeLine">      {codeview::RegisterId::DH, X86::DH},</td>
    <td class="lineNumber">---</td>
    <td class="lineNumber">186</td>
    <td class="codeLine">      {codeview::RegisterId::DH, X86::DH},</td>
    <td class="lineNumber">---</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">187</td>
    <td class="codeLine">      {codeview::RegisterId::BH, X86::BH},</td>
    <td class="lineNumber">---</td>
    <td class="lineNumber">187</td>
    <td class="codeLine">      {codeview::RegisterId::BH, X86::BH},</td>
    <td class="lineNumber">---</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">188</td>
    <td class="codeLine">      {codeview::RegisterId::AX, X86::AX},</td>
    <td class="lineNumber">---</td>
    <td class="lineNumber">188</td>
    <td class="codeLine">      {codeview::RegisterId::AX, X86::AX},</td>
    <td class="lineNumber">---</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">189</td>
    <td class="codeLine">      {codeview::RegisterId::CX, X86::CX},</td>
    <td class="lineNumber">---</td>
    <td class="lineNumber">189</td>
    <td class="codeLine">      {codeview::RegisterId::CX, X86::CX},</td>
    <td class="lineNumber">---</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">190</td>
    <td class="codeLine">      {codeview::RegisterId::DX, X86::DX},</td>
    <td class="lineNumber">---</td>
    <td class="lineNumber">190</td>
    <td class="codeLine">      {codeview::RegisterId::DX, X86::DX},</td>
    <td class="lineNumber">---</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">191</td>
    <td class="codeLine">      {codeview::RegisterId::BX, X86::BX},</td>
    <td class="lineNumber">---</td>
    <td class="lineNumber">191</td>
    <td class="codeLine">      {codeview::RegisterId::BX, X86::BX},</td>
    <td class="lineNumber">---</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">192</td>
    <td class="codeLine">      {codeview::RegisterId::SP, X86::SP},</td>
    <td class="lineNumber">---</td>
    <td class="lineNumber">192</td>
    <td class="codeLine">      {codeview::RegisterId::SP, X86::SP},</td>
    <td class="lineNumber">---</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">193</td>
    <td class="codeLine">      {codeview::RegisterId::BP, X86::BP},</td>
    <td class="lineNumber">---</td>
    <td class="lineNumber">193</td>
    <td class="codeLine">      {codeview::RegisterId::BP, X86::BP},</td>
    <td class="lineNumber">---</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">194</td>
    <td class="codeLine">      {codeview::RegisterId::SI, X86::SI},</td>
    <td class="lineNumber">---</td>
    <td class="lineNumber">194</td>
    <td class="codeLine">      {codeview::RegisterId::SI, X86::SI},</td>
    <td class="lineNumber">---</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">195</td>
    <td class="codeLine">      {codeview::RegisterId::DI, X86::DI},</td>
    <td class="lineNumber">---</td>
    <td class="lineNumber">195</td>
    <td class="codeLine">      {codeview::RegisterId::DI, X86::DI},</td>
    <td class="lineNumber">---</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">196</td>
    <td class="codeLine">      {codeview::RegisterId::EAX, X86::EAX},</td>
    <td class="lineNumber">---</td>
    <td class="lineNumber">196</td>
    <td class="codeLine">      {codeview::RegisterId::EAX, X86::EAX},</td>
    <td class="lineNumber">---</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">197</td>
    <td class="codeLine">      {codeview::RegisterId::ECX, X86::ECX},</td>
    <td class="lineNumber">---</td>
    <td class="lineNumber">197</td>
    <td class="codeLine">      {codeview::RegisterId::ECX, X86::ECX},</td>
    <td class="lineNumber">---</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">198</td>
    <td class="codeLine">      {codeview::RegisterId::EDX, X86::EDX},</td>
    <td class="lineNumber">---</td>
    <td class="lineNumber">198</td>
    <td class="codeLine">      {codeview::RegisterId::EDX, X86::EDX},</td>
    <td class="lineNumber">---</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">199</td>
    <td class="codeLine">      {codeview::RegisterId::EBX, X86::EBX},</td>
    <td class="lineNumber">---</td>
    <td class="lineNumber">199</td>
    <td class="codeLine">      {codeview::RegisterId::EBX, X86::EBX},</td>
    <td class="lineNumber">---</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">200</td>
    <td class="codeLine">      {codeview::RegisterId::ESP, X86::ESP},</td>
    <td class="lineNumber">---</td>
    <td class="lineNumber">200</td>
    <td class="codeLine">      {codeview::RegisterId::ESP, X86::ESP},</td>
    <td class="lineNumber">---</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">201</td>
    <td class="codeLine">      {codeview::RegisterId::EBP, X86::EBP},</td>
    <td class="lineNumber">---</td>
    <td class="lineNumber">201</td>
    <td class="codeLine">      {codeview::RegisterId::EBP, X86::EBP},</td>
    <td class="lineNumber">---</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">202</td>
    <td class="codeLine">      {codeview::RegisterId::ESI, X86::ESI},</td>
    <td class="lineNumber">---</td>
    <td class="lineNumber">202</td>
    <td class="codeLine">      {codeview::RegisterId::ESI, X86::ESI},</td>
    <td class="lineNumber">---</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">203</td>
    <td class="codeLine">      {codeview::RegisterId::EDI, X86::EDI},</td>
    <td class="lineNumber">---</td>
    <td class="lineNumber">203</td>
    <td class="codeLine">      {codeview::RegisterId::EDI, X86::EDI},</td>
    <td class="lineNumber">---</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">204</td>
    <td class="codeLine"></td>
    <td class="lineNumber">---</td>
    <td class="lineNumber">204</td>
    <td class="codeLine"></td>
    <td class="lineNumber">---</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">205</td>
    <td class="codeLine">      {codeview::RegisterId::EFLAGS, X86::EFLAGS},</td>
    <td class="lineNumber">---</td>
    <td class="lineNumber">205</td>
    <td class="codeLine">      {codeview::RegisterId::EFLAGS, X86::EFLAGS},</td>
    <td class="lineNumber">---</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">206</td>
    <td class="codeLine"></td>
    <td class="lineNumber">---</td>
    <td class="lineNumber">206</td>
    <td class="codeLine"></td>
    <td class="lineNumber">---</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">207</td>
    <td class="codeLine">      {codeview::RegisterId::ST0, X86::ST0},</td>
    <td class="lineNumber">---</td>
    <td class="lineNumber">207</td>
    <td class="codeLine">      {codeview::RegisterId::ST0, X86::ST0},</td>
    <td class="lineNumber">---</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">208</td>
    <td class="codeLine">      {codeview::RegisterId::ST1, X86::ST1},</td>
    <td class="lineNumber">---</td>
    <td class="lineNumber">208</td>
    <td class="codeLine">      {codeview::RegisterId::ST1, X86::ST1},</td>
    <td class="lineNumber">---</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">209</td>
    <td class="codeLine">      {codeview::RegisterId::ST2, X86::ST2},</td>
    <td class="lineNumber">---</td>
    <td class="lineNumber">209</td>
    <td class="codeLine">      {codeview::RegisterId::ST2, X86::ST2},</td>
    <td class="lineNumber">---</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">210</td>
    <td class="codeLine">      {codeview::RegisterId::ST3, X86::ST3},</td>
    <td class="lineNumber">---</td>
    <td class="lineNumber">210</td>
    <td class="codeLine">      {codeview::RegisterId::ST3, X86::ST3},</td>
    <td class="lineNumber">---</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">211</td>
    <td class="codeLine">      {codeview::RegisterId::ST4, X86::ST4},</td>
    <td class="lineNumber">---</td>
    <td class="lineNumber">211</td>
    <td class="codeLine">      {codeview::RegisterId::ST4, X86::ST4},</td>
    <td class="lineNumber">---</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">212</td>
    <td class="codeLine">      {codeview::RegisterId::ST5, X86::ST5},</td>
    <td class="lineNumber">---</td>
    <td class="lineNumber">212</td>
    <td class="codeLine">      {codeview::RegisterId::ST5, X86::ST5},</td>
    <td class="lineNumber">---</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">213</td>
    <td class="codeLine">      {codeview::RegisterId::ST6, X86::ST6},</td>
    <td class="lineNumber">---</td>
    <td class="lineNumber">213</td>
    <td class="codeLine">      {codeview::RegisterId::ST6, X86::ST6},</td>
    <td class="lineNumber">---</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">214</td>
    <td class="codeLine">      {codeview::RegisterId::ST7, X86::ST7},</td>
    <td class="lineNumber">---</td>
    <td class="lineNumber">214</td>
    <td class="codeLine">      {codeview::RegisterId::ST7, X86::ST7},</td>
    <td class="lineNumber">---</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">215</td>
    <td class="codeLine"></td>
    <td class="lineNumber">---</td>
    <td class="lineNumber">215</td>
    <td class="codeLine"></td>
    <td class="lineNumber">---</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">216</td>
    <td class="codeLine">      {codeview::RegisterId::ST0, X86::FP0},</td>
    <td class="lineNumber">---</td>
    <td class="lineNumber">216</td>
    <td class="codeLine">      {codeview::RegisterId::ST0, X86::FP0},</td>
    <td class="lineNumber">---</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">217</td>
    <td class="codeLine">      {codeview::RegisterId::ST1, X86::FP1},</td>
    <td class="lineNumber">---</td>
    <td class="lineNumber">217</td>
    <td class="codeLine">      {codeview::RegisterId::ST1, X86::FP1},</td>
    <td class="lineNumber">---</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">218</td>
    <td class="codeLine">      {codeview::RegisterId::ST2, X86::FP2},</td>
    <td class="lineNumber">---</td>
    <td class="lineNumber">218</td>
    <td class="codeLine">      {codeview::RegisterId::ST2, X86::FP2},</td>
    <td class="lineNumber">---</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">219</td>
    <td class="codeLine">      {codeview::RegisterId::ST3, X86::FP3},</td>
    <td class="lineNumber">---</td>
    <td class="lineNumber">219</td>
    <td class="codeLine">      {codeview::RegisterId::ST3, X86::FP3},</td>
    <td class="lineNumber">---</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">220</td>
    <td class="codeLine">      {codeview::RegisterId::ST4, X86::FP4},</td>
    <td class="lineNumber">---</td>
    <td class="lineNumber">220</td>
    <td class="codeLine">      {codeview::RegisterId::ST4, X86::FP4},</td>
    <td class="lineNumber">---</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">221</td>
    <td class="codeLine">      {codeview::RegisterId::ST5, X86::FP5},</td>
    <td class="lineNumber">---</td>
    <td class="lineNumber">221</td>
    <td class="codeLine">      {codeview::RegisterId::ST5, X86::FP5},</td>
    <td class="lineNumber">---</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">222</td>
    <td class="codeLine">      {codeview::RegisterId::ST6, X86::FP6},</td>
    <td class="lineNumber">---</td>
    <td class="lineNumber">222</td>
    <td class="codeLine">      {codeview::RegisterId::ST6, X86::FP6},</td>
    <td class="lineNumber">---</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">223</td>
    <td class="codeLine">      {codeview::RegisterId::ST7, X86::FP7},</td>
    <td class="lineNumber">---</td>
    <td class="lineNumber">223</td>
    <td class="codeLine">      {codeview::RegisterId::ST7, X86::FP7},</td>
    <td class="lineNumber">---</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">224</td>
    <td class="codeLine"></td>
    <td class="lineNumber">---</td>
    <td class="lineNumber">224</td>
    <td class="codeLine"></td>
    <td class="lineNumber">---</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">225</td>
    <td class="codeLine">      {codeview::RegisterId::MM0, X86::MM0},</td>
    <td class="lineNumber">---</td>
    <td class="lineNumber">225</td>
    <td class="codeLine">      {codeview::RegisterId::MM0, X86::MM0},</td>
    <td class="lineNumber">---</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">226</td>
    <td class="codeLine">      {codeview::RegisterId::MM1, X86::MM1},</td>
    <td class="lineNumber">---</td>
    <td class="lineNumber">226</td>
    <td class="codeLine">      {codeview::RegisterId::MM1, X86::MM1},</td>
    <td class="lineNumber">---</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">227</td>
    <td class="codeLine">      {codeview::RegisterId::MM2, X86::MM2},</td>
    <td class="lineNumber">---</td>
    <td class="lineNumber">227</td>
    <td class="codeLine">      {codeview::RegisterId::MM2, X86::MM2},</td>
    <td class="lineNumber">---</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">228</td>
    <td class="codeLine">      {codeview::RegisterId::MM3, X86::MM3},</td>
    <td class="lineNumber">---</td>
    <td class="lineNumber">228</td>
    <td class="codeLine">      {codeview::RegisterId::MM3, X86::MM3},</td>
    <td class="lineNumber">---</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">229</td>
    <td class="codeLine">      {codeview::RegisterId::MM4, X86::MM4},</td>
    <td class="lineNumber">---</td>
    <td class="lineNumber">229</td>
    <td class="codeLine">      {codeview::RegisterId::MM4, X86::MM4},</td>
    <td class="lineNumber">---</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">230</td>
    <td class="codeLine">      {codeview::RegisterId::MM5, X86::MM5},</td>
    <td class="lineNumber">---</td>
    <td class="lineNumber">230</td>
    <td class="codeLine">      {codeview::RegisterId::MM5, X86::MM5},</td>
    <td class="lineNumber">---</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">231</td>
    <td class="codeLine">      {codeview::RegisterId::MM6, X86::MM6},</td>
    <td class="lineNumber">---</td>
    <td class="lineNumber">231</td>
    <td class="codeLine">      {codeview::RegisterId::MM6, X86::MM6},</td>
    <td class="lineNumber">---</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">232</td>
    <td class="codeLine">      {codeview::RegisterId::MM7, X86::MM7},</td>
    <td class="lineNumber">---</td>
    <td class="lineNumber">232</td>
    <td class="codeLine">      {codeview::RegisterId::MM7, X86::MM7},</td>
    <td class="lineNumber">---</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">233</td>
    <td class="codeLine"></td>
    <td class="lineNumber">---</td>
    <td class="lineNumber">233</td>
    <td class="codeLine"></td>
    <td class="lineNumber">---</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">234</td>
    <td class="codeLine">      {codeview::RegisterId::XMM0, X86::XMM0},</td>
    <td class="lineNumber">---</td>
    <td class="lineNumber">234</td>
    <td class="codeLine">      {codeview::RegisterId::XMM0, X86::XMM0},</td>
    <td class="lineNumber">---</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">235</td>
    <td class="codeLine">      {codeview::RegisterId::XMM1, X86::XMM1},</td>
    <td class="lineNumber">---</td>
    <td class="lineNumber">235</td>
    <td class="codeLine">      {codeview::RegisterId::XMM1, X86::XMM1},</td>
    <td class="lineNumber">---</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">236</td>
    <td class="codeLine">      {codeview::RegisterId::XMM2, X86::XMM2},</td>
    <td class="lineNumber">---</td>
    <td class="lineNumber">236</td>
    <td class="codeLine">      {codeview::RegisterId::XMM2, X86::XMM2},</td>
    <td class="lineNumber">---</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">237</td>
    <td class="codeLine">      {codeview::RegisterId::XMM3, X86::XMM3},</td>
    <td class="lineNumber">---</td>
    <td class="lineNumber">237</td>
    <td class="codeLine">      {codeview::RegisterId::XMM3, X86::XMM3},</td>
    <td class="lineNumber">---</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">238</td>
    <td class="codeLine">      {codeview::RegisterId::XMM4, X86::XMM4},</td>
    <td class="lineNumber">---</td>
    <td class="lineNumber">238</td>
    <td class="codeLine">      {codeview::RegisterId::XMM4, X86::XMM4},</td>
    <td class="lineNumber">---</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">239</td>
    <td class="codeLine">      {codeview::RegisterId::XMM5, X86::XMM5},</td>
    <td class="lineNumber">---</td>
    <td class="lineNumber">239</td>
    <td class="codeLine">      {codeview::RegisterId::XMM5, X86::XMM5},</td>
    <td class="lineNumber">---</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">240</td>
    <td class="codeLine">      {codeview::RegisterId::XMM6, X86::XMM6},</td>
    <td class="lineNumber">---</td>
    <td class="lineNumber">240</td>
    <td class="codeLine">      {codeview::RegisterId::XMM6, X86::XMM6},</td>
    <td class="lineNumber">---</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">241</td>
    <td class="codeLine">      {codeview::RegisterId::XMM7, X86::XMM7},</td>
    <td class="lineNumber">---</td>
    <td class="lineNumber">241</td>
    <td class="codeLine">      {codeview::RegisterId::XMM7, X86::XMM7},</td>
    <td class="lineNumber">---</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">242</td>
    <td class="codeLine"></td>
    <td class="lineNumber">---</td>
    <td class="lineNumber">242</td>
    <td class="codeLine"></td>
    <td class="lineNumber">---</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">243</td>
    <td class="codeLine">      {codeview::RegisterId::XMM8, X86::XMM8},</td>
    <td class="lineNumber">---</td>
    <td class="lineNumber">243</td>
    <td class="codeLine">      {codeview::RegisterId::XMM8, X86::XMM8},</td>
    <td class="lineNumber">---</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">244</td>
    <td class="codeLine">      {codeview::RegisterId::XMM9, X86::XMM9},</td>
    <td class="lineNumber">---</td>
    <td class="lineNumber">244</td>
    <td class="codeLine">      {codeview::RegisterId::XMM9, X86::XMM9},</td>
    <td class="lineNumber">---</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">245</td>
    <td class="codeLine">      {codeview::RegisterId::XMM10, X86::XMM10},</td>
    <td class="lineNumber">---</td>
    <td class="lineNumber">245</td>
    <td class="codeLine">      {codeview::RegisterId::XMM10, X86::XMM10},</td>
    <td class="lineNumber">---</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">246</td>
    <td class="codeLine">      {codeview::RegisterId::XMM11, X86::XMM11},</td>
    <td class="lineNumber">---</td>
    <td class="lineNumber">246</td>
    <td class="codeLine">      {codeview::RegisterId::XMM11, X86::XMM11},</td>
    <td class="lineNumber">---</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">247</td>
    <td class="codeLine">      {codeview::RegisterId::XMM12, X86::XMM12},</td>
    <td class="lineNumber">---</td>
    <td class="lineNumber">247</td>
    <td class="codeLine">      {codeview::RegisterId::XMM12, X86::XMM12},</td>
    <td class="lineNumber">---</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">248</td>
    <td class="codeLine">      {codeview::RegisterId::XMM13, X86::XMM13},</td>
    <td class="lineNumber">---</td>
    <td class="lineNumber">248</td>
    <td class="codeLine">      {codeview::RegisterId::XMM13, X86::XMM13},</td>
    <td class="lineNumber">---</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">249</td>
    <td class="codeLine">      {codeview::RegisterId::XMM14, X86::XMM14},</td>
    <td class="lineNumber">---</td>
    <td class="lineNumber">249</td>
    <td class="codeLine">      {codeview::RegisterId::XMM14, X86::XMM14},</td>
    <td class="lineNumber">---</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">250</td>
    <td class="codeLine">      {codeview::RegisterId::XMM15, X86::XMM15},</td>
    <td class="lineNumber">---</td>
    <td class="lineNumber">250</td>
    <td class="codeLine">      {codeview::RegisterId::XMM15, X86::XMM15},</td>
    <td class="lineNumber">---</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">251</td>
    <td class="codeLine"></td>
    <td class="lineNumber">---</td>
    <td class="lineNumber">251</td>
    <td class="codeLine"></td>
    <td class="lineNumber">---</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">252</td>
    <td class="codeLine">      {codeview::RegisterId::SIL, X86::SIL},</td>
    <td class="lineNumber">---</td>
    <td class="lineNumber">252</td>
    <td class="codeLine">      {codeview::RegisterId::SIL, X86::SIL},</td>
    <td class="lineNumber">---</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">253</td>
    <td class="codeLine">      {codeview::RegisterId::DIL, X86::DIL},</td>
    <td class="lineNumber">---</td>
    <td class="lineNumber">253</td>
    <td class="codeLine">      {codeview::RegisterId::DIL, X86::DIL},</td>
    <td class="lineNumber">---</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">254</td>
    <td class="codeLine">      {codeview::RegisterId::BPL, X86::BPL},</td>
    <td class="lineNumber">---</td>
    <td class="lineNumber">254</td>
    <td class="codeLine">      {codeview::RegisterId::BPL, X86::BPL},</td>
    <td class="lineNumber">---</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">255</td>
    <td class="codeLine">      {codeview::RegisterId::SPL, X86::SPL},</td>
    <td class="lineNumber">---</td>
    <td class="lineNumber">255</td>
    <td class="codeLine">      {codeview::RegisterId::SPL, X86::SPL},</td>
    <td class="lineNumber">---</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">256</td>
    <td class="codeLine">      {codeview::RegisterId::RAX, X86::RAX},</td>
    <td class="lineNumber">---</td>
    <td class="lineNumber">256</td>
    <td class="codeLine">      {codeview::RegisterId::RAX, X86::RAX},</td>
    <td class="lineNumber">---</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">257</td>
    <td class="codeLine">      {codeview::RegisterId::RBX, X86::RBX},</td>
    <td class="lineNumber">---</td>
    <td class="lineNumber">257</td>
    <td class="codeLine">      {codeview::RegisterId::RBX, X86::RBX},</td>
    <td class="lineNumber">---</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">258</td>
    <td class="codeLine">      {codeview::RegisterId::RCX, X86::RCX},</td>
    <td class="lineNumber">---</td>
    <td class="lineNumber">258</td>
    <td class="codeLine">      {codeview::RegisterId::RCX, X86::RCX},</td>
    <td class="lineNumber">---</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">259</td>
    <td class="codeLine">      {codeview::RegisterId::RDX, X86::RDX},</td>
    <td class="lineNumber">---</td>
    <td class="lineNumber">259</td>
    <td class="codeLine">      {codeview::RegisterId::RDX, X86::RDX},</td>
    <td class="lineNumber">---</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">260</td>
    <td class="codeLine">      {codeview::RegisterId::RSI, X86::RSI},</td>
    <td class="lineNumber">---</td>
    <td class="lineNumber">260</td>
    <td class="codeLine">      {codeview::RegisterId::RSI, X86::RSI},</td>
    <td class="lineNumber">---</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">261</td>
    <td class="codeLine">      {codeview::RegisterId::RDI, X86::RDI},</td>
    <td class="lineNumber">---</td>
    <td class="lineNumber">261</td>
    <td class="codeLine">      {codeview::RegisterId::RDI, X86::RDI},</td>
    <td class="lineNumber">---</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">262</td>
    <td class="codeLine">      {codeview::RegisterId::RBP, X86::RBP},</td>
    <td class="lineNumber">---</td>
    <td class="lineNumber">262</td>
    <td class="codeLine">      {codeview::RegisterId::RBP, X86::RBP},</td>
    <td class="lineNumber">---</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">263</td>
    <td class="codeLine">      {codeview::RegisterId::RSP, X86::RSP},</td>
    <td class="lineNumber">---</td>
    <td class="lineNumber">263</td>
    <td class="codeLine">      {codeview::RegisterId::RSP, X86::RSP},</td>
    <td class="lineNumber">---</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">264</td>
    <td class="codeLine">      {codeview::RegisterId::R8, X86::R8},</td>
    <td class="lineNumber">---</td>
    <td class="lineNumber">264</td>
    <td class="codeLine">      {codeview::RegisterId::R8, X86::R8},</td>
    <td class="lineNumber">---</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">265</td>
    <td class="codeLine">      {codeview::RegisterId::R9, X86::R9},</td>
    <td class="lineNumber">---</td>
    <td class="lineNumber">265</td>
    <td class="codeLine">      {codeview::RegisterId::R9, X86::R9},</td>
    <td class="lineNumber">---</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">266</td>
    <td class="codeLine">      {codeview::RegisterId::R10, X86::R10},</td>
    <td class="lineNumber">---</td>
    <td class="lineNumber">266</td>
    <td class="codeLine">      {codeview::RegisterId::R10, X86::R10},</td>
    <td class="lineNumber">---</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">267</td>
    <td class="codeLine">      {codeview::RegisterId::R11, X86::R11},</td>
    <td class="lineNumber">---</td>
    <td class="lineNumber">267</td>
    <td class="codeLine">      {codeview::RegisterId::R11, X86::R11},</td>
    <td class="lineNumber">---</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">268</td>
    <td class="codeLine">      {codeview::RegisterId::R12, X86::R12},</td>
    <td class="lineNumber">---</td>
    <td class="lineNumber">268</td>
    <td class="codeLine">      {codeview::RegisterId::R12, X86::R12},</td>
    <td class="lineNumber">---</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">269</td>
    <td class="codeLine">      {codeview::RegisterId::R13, X86::R13},</td>
    <td class="lineNumber">---</td>
    <td class="lineNumber">269</td>
    <td class="codeLine">      {codeview::RegisterId::R13, X86::R13},</td>
    <td class="lineNumber">---</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">270</td>
    <td class="codeLine">      {codeview::RegisterId::R14, X86::R14},</td>
    <td class="lineNumber">---</td>
    <td class="lineNumber">270</td>
    <td class="codeLine">      {codeview::RegisterId::R14, X86::R14},</td>
    <td class="lineNumber">---</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">271</td>
    <td class="codeLine">      {codeview::RegisterId::R15, X86::R15},</td>
    <td class="lineNumber">---</td>
    <td class="lineNumber">271</td>
    <td class="codeLine">      {codeview::RegisterId::R15, X86::R15},</td>
    <td class="lineNumber">---</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">272</td>
    <td class="codeLine">      {codeview::RegisterId::R8B, X86::R8B},</td>
    <td class="lineNumber">---</td>
    <td class="lineNumber">272</td>
    <td class="codeLine">      {codeview::RegisterId::R8B, X86::R8B},</td>
    <td class="lineNumber">---</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">273</td>
    <td class="codeLine">      {codeview::RegisterId::R9B, X86::R9B},</td>
    <td class="lineNumber">---</td>
    <td class="lineNumber">273</td>
    <td class="codeLine">      {codeview::RegisterId::R9B, X86::R9B},</td>
    <td class="lineNumber">---</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">274</td>
    <td class="codeLine">      {codeview::RegisterId::R10B, X86::R10B},</td>
    <td class="lineNumber">---</td>
    <td class="lineNumber">274</td>
    <td class="codeLine">      {codeview::RegisterId::R10B, X86::R10B},</td>
    <td class="lineNumber">---</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">275</td>
    <td class="codeLine">      {codeview::RegisterId::R11B, X86::R11B},</td>
    <td class="lineNumber">---</td>
    <td class="lineNumber">275</td>
    <td class="codeLine">      {codeview::RegisterId::R11B, X86::R11B},</td>
    <td class="lineNumber">---</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">276</td>
    <td class="codeLine">      {codeview::RegisterId::R12B, X86::R12B},</td>
    <td class="lineNumber">---</td>
    <td class="lineNumber">276</td>
    <td class="codeLine">      {codeview::RegisterId::R12B, X86::R12B},</td>
    <td class="lineNumber">---</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">277</td>
    <td class="codeLine">      {codeview::RegisterId::R13B, X86::R13B},</td>
    <td class="lineNumber">---</td>
    <td class="lineNumber">277</td>
    <td class="codeLine">      {codeview::RegisterId::R13B, X86::R13B},</td>
    <td class="lineNumber">---</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">278</td>
    <td class="codeLine">      {codeview::RegisterId::R14B, X86::R14B},</td>
    <td class="lineNumber">---</td>
    <td class="lineNumber">278</td>
    <td class="codeLine">      {codeview::RegisterId::R14B, X86::R14B},</td>
    <td class="lineNumber">---</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">279</td>
    <td class="codeLine">      {codeview::RegisterId::R15B, X86::R15B},</td>
    <td class="lineNumber">---</td>
    <td class="lineNumber">279</td>
    <td class="codeLine">      {codeview::RegisterId::R15B, X86::R15B},</td>
    <td class="lineNumber">---</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">280</td>
    <td class="codeLine">      {codeview::RegisterId::R8W, X86::R8W},</td>
    <td class="lineNumber">---</td>
    <td class="lineNumber">280</td>
    <td class="codeLine">      {codeview::RegisterId::R8W, X86::R8W},</td>
    <td class="lineNumber">---</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">281</td>
    <td class="codeLine">      {codeview::RegisterId::R9W, X86::R9W},</td>
    <td class="lineNumber">---</td>
    <td class="lineNumber">281</td>
    <td class="codeLine">      {codeview::RegisterId::R9W, X86::R9W},</td>
    <td class="lineNumber">---</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">282</td>
    <td class="codeLine">      {codeview::RegisterId::R10W, X86::R10W},</td>
    <td class="lineNumber">---</td>
    <td class="lineNumber">282</td>
    <td class="codeLine">      {codeview::RegisterId::R10W, X86::R10W},</td>
    <td class="lineNumber">---</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">283</td>
    <td class="codeLine">      {codeview::RegisterId::R11W, X86::R11W},</td>
    <td class="lineNumber">---</td>
    <td class="lineNumber">283</td>
    <td class="codeLine">      {codeview::RegisterId::R11W, X86::R11W},</td>
    <td class="lineNumber">---</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">284</td>
    <td class="codeLine">      {codeview::RegisterId::R12W, X86::R12W},</td>
    <td class="lineNumber">---</td>
    <td class="lineNumber">284</td>
    <td class="codeLine">      {codeview::RegisterId::R12W, X86::R12W},</td>
    <td class="lineNumber">---</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">285</td>
    <td class="codeLine">      {codeview::RegisterId::R13W, X86::R13W},</td>
    <td class="lineNumber">---</td>
    <td class="lineNumber">285</td>
    <td class="codeLine">      {codeview::RegisterId::R13W, X86::R13W},</td>
    <td class="lineNumber">---</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">286</td>
    <td class="codeLine">      {codeview::RegisterId::R14W, X86::R14W},</td>
    <td class="lineNumber">---</td>
    <td class="lineNumber">286</td>
    <td class="codeLine">      {codeview::RegisterId::R14W, X86::R14W},</td>
    <td class="lineNumber">---</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">287</td>
    <td class="codeLine">      {codeview::RegisterId::R15W, X86::R15W},</td>
    <td class="lineNumber">---</td>
    <td class="lineNumber">287</td>
    <td class="codeLine">      {codeview::RegisterId::R15W, X86::R15W},</td>
    <td class="lineNumber">---</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">288</td>
    <td class="codeLine">      {codeview::RegisterId::R8D, X86::R8D},</td>
    <td class="lineNumber">---</td>
    <td class="lineNumber">288</td>
    <td class="codeLine">      {codeview::RegisterId::R8D, X86::R8D},</td>
    <td class="lineNumber">---</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">289</td>
    <td class="codeLine">      {codeview::RegisterId::R9D, X86::R9D},</td>
    <td class="lineNumber">---</td>
    <td class="lineNumber">289</td>
    <td class="codeLine">      {codeview::RegisterId::R9D, X86::R9D},</td>
    <td class="lineNumber">---</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">290</td>
    <td class="codeLine">      {codeview::RegisterId::R10D, X86::R10D},</td>
    <td class="lineNumber">---</td>
    <td class="lineNumber">290</td>
    <td class="codeLine">      {codeview::RegisterId::R10D, X86::R10D},</td>
    <td class="lineNumber">---</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">291</td>
    <td class="codeLine">      {codeview::RegisterId::R11D, X86::R11D},</td>
    <td class="lineNumber">---</td>
    <td class="lineNumber">291</td>
    <td class="codeLine">      {codeview::RegisterId::R11D, X86::R11D},</td>
    <td class="lineNumber">---</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">292</td>
    <td class="codeLine">      {codeview::RegisterId::R12D, X86::R12D},</td>
    <td class="lineNumber">---</td>
    <td class="lineNumber">292</td>
    <td class="codeLine">      {codeview::RegisterId::R12D, X86::R12D},</td>
    <td class="lineNumber">---</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">293</td>
    <td class="codeLine">      {codeview::RegisterId::R13D, X86::R13D},</td>
    <td class="lineNumber">---</td>
    <td class="lineNumber">293</td>
    <td class="codeLine">      {codeview::RegisterId::R13D, X86::R13D},</td>
    <td class="lineNumber">---</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">294</td>
    <td class="codeLine">      {codeview::RegisterId::R14D, X86::R14D},</td>
    <td class="lineNumber">---</td>
    <td class="lineNumber">294</td>
    <td class="codeLine">      {codeview::RegisterId::R14D, X86::R14D},</td>
    <td class="lineNumber">---</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">295</td>
    <td class="codeLine">      {codeview::RegisterId::R15D, X86::R15D},</td>
    <td class="lineNumber">---</td>
    <td class="lineNumber">295</td>
    <td class="codeLine">      {codeview::RegisterId::R15D, X86::R15D},</td>
    <td class="lineNumber">---</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">296</td>
    <td class="codeLine">      {codeview::RegisterId::AMD64_YMM0, X86::YMM0},</td>
    <td class="lineNumber">---</td>
    <td class="lineNumber">296</td>
    <td class="codeLine">      {codeview::RegisterId::AMD64_YMM0, X86::YMM0},</td>
    <td class="lineNumber">---</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">297</td>
    <td class="codeLine">      {codeview::RegisterId::AMD64_YMM1, X86::YMM1},</td>
    <td class="lineNumber">---</td>
    <td class="lineNumber">297</td>
    <td class="codeLine">      {codeview::RegisterId::AMD64_YMM1, X86::YMM1},</td>
    <td class="lineNumber">---</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">298</td>
    <td class="codeLine">      {codeview::RegisterId::AMD64_YMM2, X86::YMM2},</td>
    <td class="lineNumber">---</td>
    <td class="lineNumber">298</td>
    <td class="codeLine">      {codeview::RegisterId::AMD64_YMM2, X86::YMM2},</td>
    <td class="lineNumber">---</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">299</td>
    <td class="codeLine">      {codeview::RegisterId::AMD64_YMM3, X86::YMM3},</td>
    <td class="lineNumber">---</td>
    <td class="lineNumber">299</td>
    <td class="codeLine">      {codeview::RegisterId::AMD64_YMM3, X86::YMM3},</td>
    <td class="lineNumber">---</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">300</td>
    <td class="codeLine">      {codeview::RegisterId::AMD64_YMM4, X86::YMM4},</td>
    <td class="lineNumber">---</td>
    <td class="lineNumber">300</td>
    <td class="codeLine">      {codeview::RegisterId::AMD64_YMM4, X86::YMM4},</td>
    <td class="lineNumber">---</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">301</td>
    <td class="codeLine">      {codeview::RegisterId::AMD64_YMM5, X86::YMM5},</td>
    <td class="lineNumber">---</td>
    <td class="lineNumber">301</td>
    <td class="codeLine">      {codeview::RegisterId::AMD64_YMM5, X86::YMM5},</td>
    <td class="lineNumber">---</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">302</td>
    <td class="codeLine">      {codeview::RegisterId::AMD64_YMM6, X86::YMM6},</td>
    <td class="lineNumber">---</td>
    <td class="lineNumber">302</td>
    <td class="codeLine">      {codeview::RegisterId::AMD64_YMM6, X86::YMM6},</td>
    <td class="lineNumber">---</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">303</td>
    <td class="codeLine">      {codeview::RegisterId::AMD64_YMM7, X86::YMM7},</td>
    <td class="lineNumber">---</td>
    <td class="lineNumber">303</td>
    <td class="codeLine">      {codeview::RegisterId::AMD64_YMM7, X86::YMM7},</td>
    <td class="lineNumber">---</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">304</td>
    <td class="codeLine">      {codeview::RegisterId::AMD64_YMM8, X86::YMM8},</td>
    <td class="lineNumber">---</td>
    <td class="lineNumber">304</td>
    <td class="codeLine">      {codeview::RegisterId::AMD64_YMM8, X86::YMM8},</td>
    <td class="lineNumber">---</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">305</td>
    <td class="codeLine">      {codeview::RegisterId::AMD64_YMM9, X86::YMM9},</td>
    <td class="lineNumber">---</td>
    <td class="lineNumber">305</td>
    <td class="codeLine">      {codeview::RegisterId::AMD64_YMM9, X86::YMM9},</td>
    <td class="lineNumber">---</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">306</td>
    <td class="codeLine">      {codeview::RegisterId::AMD64_YMM10, X86::YMM10},</td>
    <td class="lineNumber">---</td>
    <td class="lineNumber">306</td>
    <td class="codeLine">      {codeview::RegisterId::AMD64_YMM10, X86::YMM10},</td>
    <td class="lineNumber">---</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">307</td>
    <td class="codeLine">      {codeview::RegisterId::AMD64_YMM11, X86::YMM11},</td>
    <td class="lineNumber">---</td>
    <td class="lineNumber">307</td>
    <td class="codeLine">      {codeview::RegisterId::AMD64_YMM11, X86::YMM11},</td>
    <td class="lineNumber">---</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">308</td>
    <td class="codeLine">      {codeview::RegisterId::AMD64_YMM12, X86::YMM12},</td>
    <td class="lineNumber">---</td>
    <td class="lineNumber">308</td>
    <td class="codeLine">      {codeview::RegisterId::AMD64_YMM12, X86::YMM12},</td>
    <td class="lineNumber">---</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">309</td>
    <td class="codeLine">      {codeview::RegisterId::AMD64_YMM13, X86::YMM13},</td>
    <td class="lineNumber">---</td>
    <td class="lineNumber">309</td>
    <td class="codeLine">      {codeview::RegisterId::AMD64_YMM13, X86::YMM13},</td>
    <td class="lineNumber">---</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">310</td>
    <td class="codeLine">      {codeview::RegisterId::AMD64_YMM14, X86::YMM14},</td>
    <td class="lineNumber">---</td>
    <td class="lineNumber">310</td>
    <td class="codeLine">      {codeview::RegisterId::AMD64_YMM14, X86::YMM14},</td>
    <td class="lineNumber">---</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">311</td>
    <td class="codeLine">      {codeview::RegisterId::AMD64_YMM15, X86::YMM15},</td>
    <td class="lineNumber">---</td>
    <td class="lineNumber">311</td>
    <td class="codeLine">      {codeview::RegisterId::AMD64_YMM15, X86::YMM15},</td>
    <td class="lineNumber">---</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">312</td>
    <td class="codeLine">      {codeview::RegisterId::AMD64_YMM16, X86::YMM16},</td>
    <td class="lineNumber">---</td>
    <td class="lineNumber">312</td>
    <td class="codeLine">      {codeview::RegisterId::AMD64_YMM16, X86::YMM16},</td>
    <td class="lineNumber">---</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">313</td>
    <td class="codeLine">      {codeview::RegisterId::AMD64_YMM17, X86::YMM17},</td>
    <td class="lineNumber">---</td>
    <td class="lineNumber">313</td>
    <td class="codeLine">      {codeview::RegisterId::AMD64_YMM17, X86::YMM17},</td>
    <td class="lineNumber">---</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">314</td>
    <td class="codeLine">      {codeview::RegisterId::AMD64_YMM18, X86::YMM18},</td>
    <td class="lineNumber">---</td>
    <td class="lineNumber">314</td>
    <td class="codeLine">      {codeview::RegisterId::AMD64_YMM18, X86::YMM18},</td>
    <td class="lineNumber">---</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">315</td>
    <td class="codeLine">      {codeview::RegisterId::AMD64_YMM19, X86::YMM19},</td>
    <td class="lineNumber">---</td>
    <td class="lineNumber">315</td>
    <td class="codeLine">      {codeview::RegisterId::AMD64_YMM19, X86::YMM19},</td>
    <td class="lineNumber">---</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">316</td>
    <td class="codeLine">      {codeview::RegisterId::AMD64_YMM20, X86::YMM20},</td>
    <td class="lineNumber">---</td>
    <td class="lineNumber">316</td>
    <td class="codeLine">      {codeview::RegisterId::AMD64_YMM20, X86::YMM20},</td>
    <td class="lineNumber">---</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">317</td>
    <td class="codeLine">      {codeview::RegisterId::AMD64_YMM21, X86::YMM21},</td>
    <td class="lineNumber">---</td>
    <td class="lineNumber">317</td>
    <td class="codeLine">      {codeview::RegisterId::AMD64_YMM21, X86::YMM21},</td>
    <td class="lineNumber">---</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">318</td>
    <td class="codeLine">      {codeview::RegisterId::AMD64_YMM22, X86::YMM22},</td>
    <td class="lineNumber">---</td>
    <td class="lineNumber">318</td>
    <td class="codeLine">      {codeview::RegisterId::AMD64_YMM22, X86::YMM22},</td>
    <td class="lineNumber">---</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">319</td>
    <td class="codeLine">      {codeview::RegisterId::AMD64_YMM23, X86::YMM23},</td>
    <td class="lineNumber">---</td>
    <td class="lineNumber">319</td>
    <td class="codeLine">      {codeview::RegisterId::AMD64_YMM23, X86::YMM23},</td>
    <td class="lineNumber">---</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">320</td>
    <td class="codeLine">      {codeview::RegisterId::AMD64_YMM24, X86::YMM24},</td>
    <td class="lineNumber">---</td>
    <td class="lineNumber">320</td>
    <td class="codeLine">      {codeview::RegisterId::AMD64_YMM24, X86::YMM24},</td>
    <td class="lineNumber">---</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">321</td>
    <td class="codeLine">      {codeview::RegisterId::AMD64_YMM25, X86::YMM25},</td>
    <td class="lineNumber">---</td>
    <td class="lineNumber">321</td>
    <td class="codeLine">      {codeview::RegisterId::AMD64_YMM25, X86::YMM25},</td>
    <td class="lineNumber">---</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">322</td>
    <td class="codeLine">      {codeview::RegisterId::AMD64_YMM26, X86::YMM26},</td>
    <td class="lineNumber">---</td>
    <td class="lineNumber">322</td>
    <td class="codeLine">      {codeview::RegisterId::AMD64_YMM26, X86::YMM26},</td>
    <td class="lineNumber">---</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">323</td>
    <td class="codeLine">      {codeview::RegisterId::AMD64_YMM27, X86::YMM27},</td>
    <td class="lineNumber">---</td>
    <td class="lineNumber">323</td>
    <td class="codeLine">      {codeview::RegisterId::AMD64_YMM27, X86::YMM27},</td>
    <td class="lineNumber">---</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">324</td>
    <td class="codeLine">      {codeview::RegisterId::AMD64_YMM28, X86::YMM28},</td>
    <td class="lineNumber">---</td>
    <td class="lineNumber">324</td>
    <td class="codeLine">      {codeview::RegisterId::AMD64_YMM28, X86::YMM28},</td>
    <td class="lineNumber">---</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">325</td>
    <td class="codeLine">      {codeview::RegisterId::AMD64_YMM29, X86::YMM29},</td>
    <td class="lineNumber">---</td>
    <td class="lineNumber">325</td>
    <td class="codeLine">      {codeview::RegisterId::AMD64_YMM29, X86::YMM29},</td>
    <td class="lineNumber">---</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">326</td>
    <td class="codeLine">      {codeview::RegisterId::AMD64_YMM30, X86::YMM30},</td>
    <td class="lineNumber">---</td>
    <td class="lineNumber">326</td>
    <td class="codeLine">      {codeview::RegisterId::AMD64_YMM30, X86::YMM30},</td>
    <td class="lineNumber">---</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">327</td>
    <td class="codeLine">      {codeview::RegisterId::AMD64_YMM31, X86::YMM31},</td>
    <td class="lineNumber">---</td>
    <td class="lineNumber">327</td>
    <td class="codeLine">      {codeview::RegisterId::AMD64_YMM31, X86::YMM31},</td>
    <td class="lineNumber">---</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">328</td>
    <td class="codeLine">      {codeview::RegisterId::AMD64_ZMM0, X86::ZMM0},</td>
    <td class="lineNumber">---</td>
    <td class="lineNumber">328</td>
    <td class="codeLine">      {codeview::RegisterId::AMD64_ZMM0, X86::ZMM0},</td>
    <td class="lineNumber">---</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">329</td>
    <td class="codeLine">      {codeview::RegisterId::AMD64_ZMM1, X86::ZMM1},</td>
    <td class="lineNumber">---</td>
    <td class="lineNumber">329</td>
    <td class="codeLine">      {codeview::RegisterId::AMD64_ZMM1, X86::ZMM1},</td>
    <td class="lineNumber">---</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">330</td>
    <td class="codeLine">      {codeview::RegisterId::AMD64_ZMM2, X86::ZMM2},</td>
    <td class="lineNumber">---</td>
    <td class="lineNumber">330</td>
    <td class="codeLine">      {codeview::RegisterId::AMD64_ZMM2, X86::ZMM2},</td>
    <td class="lineNumber">---</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">331</td>
    <td class="codeLine">      {codeview::RegisterId::AMD64_ZMM3, X86::ZMM3},</td>
    <td class="lineNumber">---</td>
    <td class="lineNumber">331</td>
    <td class="codeLine">      {codeview::RegisterId::AMD64_ZMM3, X86::ZMM3},</td>
    <td class="lineNumber">---</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">332</td>
    <td class="codeLine">      {codeview::RegisterId::AMD64_ZMM4, X86::ZMM4},</td>
    <td class="lineNumber">---</td>
    <td class="lineNumber">332</td>
    <td class="codeLine">      {codeview::RegisterId::AMD64_ZMM4, X86::ZMM4},</td>
    <td class="lineNumber">---</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">333</td>
    <td class="codeLine">      {codeview::RegisterId::AMD64_ZMM5, X86::ZMM5},</td>
    <td class="lineNumber">---</td>
    <td class="lineNumber">333</td>
    <td class="codeLine">      {codeview::RegisterId::AMD64_ZMM5, X86::ZMM5},</td>
    <td class="lineNumber">---</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">334</td>
    <td class="codeLine">      {codeview::RegisterId::AMD64_ZMM6, X86::ZMM6},</td>
    <td class="lineNumber">---</td>
    <td class="lineNumber">334</td>
    <td class="codeLine">      {codeview::RegisterId::AMD64_ZMM6, X86::ZMM6},</td>
    <td class="lineNumber">---</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">335</td>
    <td class="codeLine">      {codeview::RegisterId::AMD64_ZMM7, X86::ZMM7},</td>
    <td class="lineNumber">---</td>
    <td class="lineNumber">335</td>
    <td class="codeLine">      {codeview::RegisterId::AMD64_ZMM7, X86::ZMM7},</td>
    <td class="lineNumber">---</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">336</td>
    <td class="codeLine">      {codeview::RegisterId::AMD64_ZMM8, X86::ZMM8},</td>
    <td class="lineNumber">---</td>
    <td class="lineNumber">336</td>
    <td class="codeLine">      {codeview::RegisterId::AMD64_ZMM8, X86::ZMM8},</td>
    <td class="lineNumber">---</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">337</td>
    <td class="codeLine">      {codeview::RegisterId::AMD64_ZMM9, X86::ZMM9},</td>
    <td class="lineNumber">---</td>
    <td class="lineNumber">337</td>
    <td class="codeLine">      {codeview::RegisterId::AMD64_ZMM9, X86::ZMM9},</td>
    <td class="lineNumber">---</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">338</td>
    <td class="codeLine">      {codeview::RegisterId::AMD64_ZMM10, X86::ZMM10},</td>
    <td class="lineNumber">---</td>
    <td class="lineNumber">338</td>
    <td class="codeLine">      {codeview::RegisterId::AMD64_ZMM10, X86::ZMM10},</td>
    <td class="lineNumber">---</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">339</td>
    <td class="codeLine">      {codeview::RegisterId::AMD64_ZMM11, X86::ZMM11},</td>
    <td class="lineNumber">---</td>
    <td class="lineNumber">339</td>
    <td class="codeLine">      {codeview::RegisterId::AMD64_ZMM11, X86::ZMM11},</td>
    <td class="lineNumber">---</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">340</td>
    <td class="codeLine">      {codeview::RegisterId::AMD64_ZMM12, X86::ZMM12},</td>
    <td class="lineNumber">---</td>
    <td class="lineNumber">340</td>
    <td class="codeLine">      {codeview::RegisterId::AMD64_ZMM12, X86::ZMM12},</td>
    <td class="lineNumber">---</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">341</td>
    <td class="codeLine">      {codeview::RegisterId::AMD64_ZMM13, X86::ZMM13},</td>
    <td class="lineNumber">---</td>
    <td class="lineNumber">341</td>
    <td class="codeLine">      {codeview::RegisterId::AMD64_ZMM13, X86::ZMM13},</td>
    <td class="lineNumber">---</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">342</td>
    <td class="codeLine">      {codeview::RegisterId::AMD64_ZMM14, X86::ZMM14},</td>
    <td class="lineNumber">---</td>
    <td class="lineNumber">342</td>
    <td class="codeLine">      {codeview::RegisterId::AMD64_ZMM14, X86::ZMM14},</td>
    <td class="lineNumber">---</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">343</td>
    <td class="codeLine">      {codeview::RegisterId::AMD64_ZMM15, X86::ZMM15},</td>
    <td class="lineNumber">---</td>
    <td class="lineNumber">343</td>
    <td class="codeLine">      {codeview::RegisterId::AMD64_ZMM15, X86::ZMM15},</td>
    <td class="lineNumber">---</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">344</td>
    <td class="codeLine">      {codeview::RegisterId::AMD64_ZMM16, X86::ZMM16},</td>
    <td class="lineNumber">---</td>
    <td class="lineNumber">344</td>
    <td class="codeLine">      {codeview::RegisterId::AMD64_ZMM16, X86::ZMM16},</td>
    <td class="lineNumber">---</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">345</td>
    <td class="codeLine">      {codeview::RegisterId::AMD64_ZMM17, X86::ZMM17},</td>
    <td class="lineNumber">---</td>
    <td class="lineNumber">345</td>
    <td class="codeLine">      {codeview::RegisterId::AMD64_ZMM17, X86::ZMM17},</td>
    <td class="lineNumber">---</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">346</td>
    <td class="codeLine">      {codeview::RegisterId::AMD64_ZMM18, X86::ZMM18},</td>
    <td class="lineNumber">---</td>
    <td class="lineNumber">346</td>
    <td class="codeLine">      {codeview::RegisterId::AMD64_ZMM18, X86::ZMM18},</td>
    <td class="lineNumber">---</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">347</td>
    <td class="codeLine">      {codeview::RegisterId::AMD64_ZMM19, X86::ZMM19},</td>
    <td class="lineNumber">---</td>
    <td class="lineNumber">347</td>
    <td class="codeLine">      {codeview::RegisterId::AMD64_ZMM19, X86::ZMM19},</td>
    <td class="lineNumber">---</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">348</td>
    <td class="codeLine">      {codeview::RegisterId::AMD64_ZMM20, X86::ZMM20},</td>
    <td class="lineNumber">---</td>
    <td class="lineNumber">348</td>
    <td class="codeLine">      {codeview::RegisterId::AMD64_ZMM20, X86::ZMM20},</td>
    <td class="lineNumber">---</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">349</td>
    <td class="codeLine">      {codeview::RegisterId::AMD64_ZMM21, X86::ZMM21},</td>
    <td class="lineNumber">---</td>
    <td class="lineNumber">349</td>
    <td class="codeLine">      {codeview::RegisterId::AMD64_ZMM21, X86::ZMM21},</td>
    <td class="lineNumber">---</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">350</td>
    <td class="codeLine">      {codeview::RegisterId::AMD64_ZMM22, X86::ZMM22},</td>
    <td class="lineNumber">---</td>
    <td class="lineNumber">350</td>
    <td class="codeLine">      {codeview::RegisterId::AMD64_ZMM22, X86::ZMM22},</td>
    <td class="lineNumber">---</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">351</td>
    <td class="codeLine">      {codeview::RegisterId::AMD64_ZMM23, X86::ZMM23},</td>
    <td class="lineNumber">---</td>
    <td class="lineNumber">351</td>
    <td class="codeLine">      {codeview::RegisterId::AMD64_ZMM23, X86::ZMM23},</td>
    <td class="lineNumber">---</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">352</td>
    <td class="codeLine">      {codeview::RegisterId::AMD64_ZMM24, X86::ZMM24},</td>
    <td class="lineNumber">---</td>
    <td class="lineNumber">352</td>
    <td class="codeLine">      {codeview::RegisterId::AMD64_ZMM24, X86::ZMM24},</td>
    <td class="lineNumber">---</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">353</td>
    <td class="codeLine">      {codeview::RegisterId::AMD64_ZMM25, X86::ZMM25},</td>
    <td class="lineNumber">---</td>
    <td class="lineNumber">353</td>
    <td class="codeLine">      {codeview::RegisterId::AMD64_ZMM25, X86::ZMM25},</td>
    <td class="lineNumber">---</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">354</td>
    <td class="codeLine">      {codeview::RegisterId::AMD64_ZMM26, X86::ZMM26},</td>
    <td class="lineNumber">---</td>
    <td class="lineNumber">354</td>
    <td class="codeLine">      {codeview::RegisterId::AMD64_ZMM26, X86::ZMM26},</td>
    <td class="lineNumber">---</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">355</td>
    <td class="codeLine">      {codeview::RegisterId::AMD64_ZMM27, X86::ZMM27},</td>
    <td class="lineNumber">---</td>
    <td class="lineNumber">355</td>
    <td class="codeLine">      {codeview::RegisterId::AMD64_ZMM27, X86::ZMM27},</td>
    <td class="lineNumber">---</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">356</td>
    <td class="codeLine">      {codeview::RegisterId::AMD64_ZMM28, X86::ZMM28},</td>
    <td class="lineNumber">---</td>
    <td class="lineNumber">356</td>
    <td class="codeLine">      {codeview::RegisterId::AMD64_ZMM28, X86::ZMM28},</td>
    <td class="lineNumber">---</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">357</td>
    <td class="codeLine">      {codeview::RegisterId::AMD64_ZMM29, X86::ZMM29},</td>
    <td class="lineNumber">---</td>
    <td class="lineNumber">357</td>
    <td class="codeLine">      {codeview::RegisterId::AMD64_ZMM29, X86::ZMM29},</td>
    <td class="lineNumber">---</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">358</td>
    <td class="codeLine">      {codeview::RegisterId::AMD64_ZMM30, X86::ZMM30},</td>
    <td class="lineNumber">---</td>
    <td class="lineNumber">358</td>
    <td class="codeLine">      {codeview::RegisterId::AMD64_ZMM30, X86::ZMM30},</td>
    <td class="lineNumber">---</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">359</td>
    <td class="codeLine">      {codeview::RegisterId::AMD64_ZMM31, X86::ZMM31},</td>
    <td class="lineNumber">---</td>
    <td class="lineNumber">359</td>
    <td class="codeLine">      {codeview::RegisterId::AMD64_ZMM31, X86::ZMM31},</td>
    <td class="lineNumber">---</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">360</td>
    <td class="codeLine">      {codeview::RegisterId::AMD64_K0, X86::K0},</td>
    <td class="lineNumber">---</td>
    <td class="lineNumber">360</td>
    <td class="codeLine">      {codeview::RegisterId::AMD64_K0, X86::K0},</td>
    <td class="lineNumber">---</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">361</td>
    <td class="codeLine">      {codeview::RegisterId::AMD64_K1, X86::K1},</td>
    <td class="lineNumber">---</td>
    <td class="lineNumber">361</td>
    <td class="codeLine">      {codeview::RegisterId::AMD64_K1, X86::K1},</td>
    <td class="lineNumber">---</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">362</td>
    <td class="codeLine">      {codeview::RegisterId::AMD64_K2, X86::K2},</td>
    <td class="lineNumber">---</td>
    <td class="lineNumber">362</td>
    <td class="codeLine">      {codeview::RegisterId::AMD64_K2, X86::K2},</td>
    <td class="lineNumber">---</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">363</td>
    <td class="codeLine">      {codeview::RegisterId::AMD64_K3, X86::K3},</td>
    <td class="lineNumber">---</td>
    <td class="lineNumber">363</td>
    <td class="codeLine">      {codeview::RegisterId::AMD64_K3, X86::K3},</td>
    <td class="lineNumber">---</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">364</td>
    <td class="codeLine">      {codeview::RegisterId::AMD64_K4, X86::K4},</td>
    <td class="lineNumber">---</td>
    <td class="lineNumber">364</td>
    <td class="codeLine">      {codeview::RegisterId::AMD64_K4, X86::K4},</td>
    <td class="lineNumber">---</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">365</td>
    <td class="codeLine">      {codeview::RegisterId::AMD64_K5, X86::K5},</td>
    <td class="lineNumber">---</td>
    <td class="lineNumber">365</td>
    <td class="codeLine">      {codeview::RegisterId::AMD64_K5, X86::K5},</td>
    <td class="lineNumber">---</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">366</td>
    <td class="codeLine">      {codeview::RegisterId::AMD64_K6, X86::K6},</td>
    <td class="lineNumber">---</td>
    <td class="lineNumber">366</td>
    <td class="codeLine">      {codeview::RegisterId::AMD64_K6, X86::K6},</td>
    <td class="lineNumber">---</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">367</td>
    <td class="codeLine">      {codeview::RegisterId::AMD64_K7, X86::K7},</td>
    <td class="lineNumber">---</td>
    <td class="lineNumber">367</td>
    <td class="codeLine">      {codeview::RegisterId::AMD64_K7, X86::K7},</td>
    <td class="lineNumber">---</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">368</td>
    <td class="codeLine">      {codeview::RegisterId::AMD64_XMM16, X86::XMM16},</td>
    <td class="lineNumber">---</td>
    <td class="lineNumber">368</td>
    <td class="codeLine">      {codeview::RegisterId::AMD64_XMM16, X86::XMM16},</td>
    <td class="lineNumber">---</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">369</td>
    <td class="codeLine">      {codeview::RegisterId::AMD64_XMM17, X86::XMM17},</td>
    <td class="lineNumber">---</td>
    <td class="lineNumber">369</td>
    <td class="codeLine">      {codeview::RegisterId::AMD64_XMM17, X86::XMM17},</td>
    <td class="lineNumber">---</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">370</td>
    <td class="codeLine">      {codeview::RegisterId::AMD64_XMM18, X86::XMM18},</td>
    <td class="lineNumber">---</td>
    <td class="lineNumber">370</td>
    <td class="codeLine">      {codeview::RegisterId::AMD64_XMM18, X86::XMM18},</td>
    <td class="lineNumber">---</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">371</td>
    <td class="codeLine">      {codeview::RegisterId::AMD64_XMM19, X86::XMM19},</td>
    <td class="lineNumber">---</td>
    <td class="lineNumber">371</td>
    <td class="codeLine">      {codeview::RegisterId::AMD64_XMM19, X86::XMM19},</td>
    <td class="lineNumber">---</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">372</td>
    <td class="codeLine">      {codeview::RegisterId::AMD64_XMM20, X86::XMM20},</td>
    <td class="lineNumber">---</td>
    <td class="lineNumber">372</td>
    <td class="codeLine">      {codeview::RegisterId::AMD64_XMM20, X86::XMM20},</td>
    <td class="lineNumber">---</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">373</td>
    <td class="codeLine">      {codeview::RegisterId::AMD64_XMM21, X86::XMM21},</td>
    <td class="lineNumber">---</td>
    <td class="lineNumber">373</td>
    <td class="codeLine">      {codeview::RegisterId::AMD64_XMM21, X86::XMM21},</td>
    <td class="lineNumber">---</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">374</td>
    <td class="codeLine">      {codeview::RegisterId::AMD64_XMM22, X86::XMM22},</td>
    <td class="lineNumber">---</td>
    <td class="lineNumber">374</td>
    <td class="codeLine">      {codeview::RegisterId::AMD64_XMM22, X86::XMM22},</td>
    <td class="lineNumber">---</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">375</td>
    <td class="codeLine">      {codeview::RegisterId::AMD64_XMM23, X86::XMM23},</td>
    <td class="lineNumber">---</td>
    <td class="lineNumber">375</td>
    <td class="codeLine">      {codeview::RegisterId::AMD64_XMM23, X86::XMM23},</td>
    <td class="lineNumber">---</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">376</td>
    <td class="codeLine">      {codeview::RegisterId::AMD64_XMM24, X86::XMM24},</td>
    <td class="lineNumber">---</td>
    <td class="lineNumber">376</td>
    <td class="codeLine">      {codeview::RegisterId::AMD64_XMM24, X86::XMM24},</td>
    <td class="lineNumber">---</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">377</td>
    <td class="codeLine">      {codeview::RegisterId::AMD64_XMM25, X86::XMM25},</td>
    <td class="lineNumber">---</td>
    <td class="lineNumber">377</td>
    <td class="codeLine">      {codeview::RegisterId::AMD64_XMM25, X86::XMM25},</td>
    <td class="lineNumber">---</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">378</td>
    <td class="codeLine">      {codeview::RegisterId::AMD64_XMM26, X86::XMM26},</td>
    <td class="lineNumber">---</td>
    <td class="lineNumber">378</td>
    <td class="codeLine">      {codeview::RegisterId::AMD64_XMM26, X86::XMM26},</td>
    <td class="lineNumber">---</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">379</td>
    <td class="codeLine">      {codeview::RegisterId::AMD64_XMM27, X86::XMM27},</td>
    <td class="lineNumber">---</td>
    <td class="lineNumber">379</td>
    <td class="codeLine">      {codeview::RegisterId::AMD64_XMM27, X86::XMM27},</td>
    <td class="lineNumber">---</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">380</td>
    <td class="codeLine">      {codeview::RegisterId::AMD64_XMM28, X86::XMM28},</td>
    <td class="lineNumber">---</td>
    <td class="lineNumber">380</td>
    <td class="codeLine">      {codeview::RegisterId::AMD64_XMM28, X86::XMM28},</td>
    <td class="lineNumber">---</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">381</td>
    <td class="codeLine">      {codeview::RegisterId::AMD64_XMM29, X86::XMM29},</td>
    <td class="lineNumber">---</td>
    <td class="lineNumber">381</td>
    <td class="codeLine">      {codeview::RegisterId::AMD64_XMM29, X86::XMM29},</td>
    <td class="lineNumber">---</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">382</td>
    <td class="codeLine">      {codeview::RegisterId::AMD64_XMM30, X86::XMM30},</td>
    <td class="lineNumber">---</td>
    <td class="lineNumber">382</td>
    <td class="codeLine">      {codeview::RegisterId::AMD64_XMM30, X86::XMM30},</td>
    <td class="lineNumber">---</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">383</td>
    <td class="codeLine">      {codeview::RegisterId::AMD64_XMM31, X86::XMM31},</td>
    <td class="lineNumber">---</td>
    <td class="lineNumber">383</td>
    <td class="codeLine">      {codeview::RegisterId::AMD64_XMM31, X86::XMM31},</td>
    <td class="lineNumber">---</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">384</td>
    <td class="codeLine"></td>
    <td class="lineNumber">---</td>
    <td class="lineNumber">384</td>
    <td class="codeLine"></td>
    <td class="lineNumber">---</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">385</td>
    <td class="codeLine">  };</td>
    <td class="lineNumber">---</td>
    <td class="lineNumber">385</td>
    <td class="codeLine">  };</td>
    <td class="lineNumber">---</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">386</td>
    <td class="codeLine">  for (const auto &I : RegMap)</td>
    <td class="lineNumber">0</td>
    <td class="lineNumber">386</td>
    <td class="codeLine">  for (const auto &I : RegMap)</td>
    <td class="lineNumber">0</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">387</td>
    <td class="codeLine">    MRI->mapLLVMRegToCVReg(I.Reg, static_cast<int>(I.CVReg));</td>
    <td class="lineNumber">0</td>
    <td class="lineNumber">387</td>
    <td class="codeLine">    MRI->mapLLVMRegToCVReg(I.Reg, static_cast<int>(I.CVReg));</td>
    <td class="lineNumber">0</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">388</td>
    <td class="codeLine">}</td>
    <td class="lineNumber">0</td>
    <td class="lineNumber">388</td>
    <td class="codeLine">}</td>
    <td class="lineNumber">0</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">389</td>
    <td class="codeLine"></td>
    <td class="lineNumber">---</td>
    <td class="lineNumber">389</td>
    <td class="codeLine"></td>
    <td class="lineNumber">---</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">390</td>
    <td class="codeLine">MCSubtargetInfo *X86_MC::createX86MCSubtargetInfo(const Triple &TT,</td>
    <td class="lineNumber">0</td>
    <td class="lineNumber">390</td>
    <td class="codeLine">MCSubtargetInfo *X86_MC::createX86MCSubtargetInfo(const Triple &TT,</td>
    <td class="lineNumber">0</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">391</td>
    <td class="codeLine">                                                  StringRef CPU, StringRef FS) {</td>
    <td class="lineNumber">---</td>
    <td class="lineNumber">391</td>
    <td class="codeLine">                                                  StringRef CPU, StringRef FS) {</td>
    <td class="lineNumber">---</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">392</td>
    <td class="codeLine">  std::string ArchFS = X86_MC::ParseX86Triple(TT);</td>
    <td class="lineNumber">0</td>
    <td class="lineNumber">392</td>
    <td class="codeLine">  std::string ArchFS = X86_MC::ParseX86Triple(TT);</td>
    <td class="lineNumber">0</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">393</td>
    <td class="codeLine">  assert(!ArchFS.empty() && "Failed to parse X86 triple");</td>
    <td class="lineNumber">0</td>
    <td class="lineNumber">393</td>
    <td class="codeLine">  assert(!ArchFS.empty() && "Failed to parse X86 triple");</td>
    <td class="lineNumber">0</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">394</td>
    <td class="codeLine">  if (!FS.empty())</td>
    <td class="lineNumber">0</td>
    <td class="lineNumber">394</td>
    <td class="codeLine">  if (!FS.empty())</td>
    <td class="lineNumber">0</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">395</td>
    <td class="codeLine">    ArchFS = (Twine(ArchFS) + "," + FS).str();</td>
    <td class="lineNumber">0</td>
    <td class="lineNumber">395</td>
    <td class="codeLine">    ArchFS = (Twine(ArchFS) + "," + FS).str();</td>
    <td class="lineNumber">0</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">396</td>
    <td class="codeLine"></td>
    <td class="lineNumber">---</td>
    <td class="lineNumber">396</td>
    <td class="codeLine"></td>
    <td class="lineNumber">---</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">397</td>
    <td class="codeLine">  if (CPU.empty())</td>
    <td class="lineNumber">0</td>
    <td class="lineNumber">397</td>
    <td class="codeLine">  if (CPU.empty())</td>
    <td class="lineNumber">0</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">398</td>
    <td class="codeLine">    CPU = "generic";</td>
    <td class="lineNumber">0</td>
    <td class="lineNumber">398</td>
    <td class="codeLine">    CPU = "generic";</td>
    <td class="lineNumber">0</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">399</td>
    <td class="codeLine"></td>
    <td class="lineNumber">---</td>
    <td class="lineNumber">399</td>
    <td class="codeLine"></td>
    <td class="lineNumber">---</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">400</td>
    <td class="codeLine">  return createX86MCSubtargetInfoImpl(TT, CPU, /*TuneCPU*/ CPU, ArchFS);</td>
    <td class="lineNumber">0</td>
    <td class="lineNumber">400</td>
    <td class="codeLine">  return createX86MCSubtargetInfoImpl(TT, CPU, /*TuneCPU*/ CPU, ArchFS);</td>
    <td class="lineNumber">0</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">401</td>
    <td class="codeLine">}</td>
    <td class="lineNumber">0</td>
    <td class="lineNumber">401</td>
    <td class="codeLine">}</td>
    <td class="lineNumber">0</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">402</td>
    <td class="codeLine"></td>
    <td class="lineNumber">---</td>
    <td class="lineNumber">402</td>
    <td class="codeLine"></td>
    <td class="lineNumber">---</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">403</td>
    <td class="codeLine">static MCInstrInfo *createX86MCInstrInfo() {</td>
    <td class="lineNumber">0</td>
    <td class="lineNumber">403</td>
    <td class="codeLine">static MCInstrInfo *createX86MCInstrInfo() {</td>
    <td class="lineNumber">0</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">404</td>
    <td class="codeLine">  MCInstrInfo *X = new MCInstrInfo();</td>
    <td class="lineNumber">0</td>
    <td class="lineNumber">404</td>
    <td class="codeLine">  MCInstrInfo *X = new MCInstrInfo();</td>
    <td class="lineNumber">0</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">405</td>
    <td class="codeLine">  InitX86MCInstrInfo(X);</td>
    <td class="lineNumber">0</td>
    <td class="lineNumber">405</td>
    <td class="codeLine">  InitX86MCInstrInfo(X);</td>
    <td class="lineNumber">0</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">406</td>
    <td class="codeLine">  return X;</td>
    <td class="lineNumber">0</td>
    <td class="lineNumber">406</td>
    <td class="codeLine">  return X;</td>
    <td class="lineNumber">0</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">407</td>
    <td class="codeLine">}</td>
    <td class="lineNumber">---</td>
    <td class="lineNumber">407</td>
    <td class="codeLine">}</td>
    <td class="lineNumber">---</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">408</td>
    <td class="codeLine"></td>
    <td class="lineNumber">---</td>
    <td class="lineNumber">408</td>
    <td class="codeLine"></td>
    <td class="lineNumber">---</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">409</td>
    <td class="codeLine">static MCRegisterInfo *createX86MCRegisterInfo(const Triple &TT) {</td>
    <td class="lineNumber">0</td>
    <td class="lineNumber">409</td>
    <td class="codeLine">static MCRegisterInfo *createX86MCRegisterInfo(const Triple &TT) {</td>
    <td class="lineNumber">0</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">410</td>
    <td class="codeLine">  unsigned RA = (TT.getArch() == Triple::x86_64)</td>
    <td class="lineNumber">0</td>
    <td class="lineNumber">410</td>
    <td class="codeLine">  unsigned RA = (TT.getArch() == Triple::x86_64)</td>
    <td class="lineNumber">0</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">411</td>
    <td class="codeLine">                    ? X86::RIP  // Should have dwarf #16.</td>
    <td class="lineNumber">0</td>
    <td class="lineNumber">411</td>
    <td class="codeLine">                    ? X86::RIP  // Should have dwarf #16.</td>
    <td class="lineNumber">0</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">412</td>
    <td class="codeLine">                    : X86::EIP; // Should have dwarf #8.</td>
    <td class="lineNumber">0</td>
    <td class="lineNumber">412</td>
    <td class="codeLine">                    : X86::EIP; // Should have dwarf #8.</td>
    <td class="lineNumber">0</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">413</td>
    <td class="codeLine"></td>
    <td class="lineNumber">---</td>
    <td class="lineNumber">413</td>
    <td class="codeLine"></td>
    <td class="lineNumber">---</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">414</td>
    <td class="codeLine">  MCRegisterInfo *X = new MCRegisterInfo();</td>
    <td class="lineNumber">0</td>
    <td class="lineNumber">414</td>
    <td class="codeLine">  MCRegisterInfo *X = new MCRegisterInfo();</td>
    <td class="lineNumber">0</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">415</td>
    <td class="codeLine">  InitX86MCRegisterInfo(X, RA, X86_MC::getDwarfRegFlavour(TT, false),</td>
    <td class="lineNumber">0</td>
    <td class="lineNumber">415</td>
    <td class="codeLine">  InitX86MCRegisterInfo(X, RA, X86_MC::getDwarfRegFlavour(TT, false),</td>
    <td class="lineNumber">0</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">416</td>
    <td class="codeLine">                        X86_MC::getDwarfRegFlavour(TT, true), RA);</td>
    <td class="lineNumber">---</td>
    <td class="lineNumber">416</td>
    <td class="codeLine">                        X86_MC::getDwarfRegFlavour(TT, true), RA);</td>
    <td class="lineNumber">---</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">417</td>
    <td class="codeLine">  X86_MC::initLLVMToSEHAndCVRegMapping(X);</td>
    <td class="lineNumber">0</td>
    <td class="lineNumber">417</td>
    <td class="codeLine">  X86_MC::initLLVMToSEHAndCVRegMapping(X);</td>
    <td class="lineNumber">0</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">418</td>
    <td class="codeLine">  return X;</td>
    <td class="lineNumber">0</td>
    <td class="lineNumber">418</td>
    <td class="codeLine">  return X;</td>
    <td class="lineNumber">0</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">419</td>
    <td class="codeLine">}</td>
    <td class="lineNumber">---</td>
    <td class="lineNumber">419</td>
    <td class="codeLine">}</td>
    <td class="lineNumber">---</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">420</td>
    <td class="codeLine"></td>
    <td class="lineNumber">---</td>
    <td class="lineNumber">420</td>
    <td class="codeLine"></td>
    <td class="lineNumber">---</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">421</td>
    <td class="codeLine">static MCAsmInfo *createX86MCAsmInfo(const MCRegisterInfo &MRI,</td>
    <td class="lineNumber">0</td>
    <td class="lineNumber">421</td>
    <td class="codeLine">static MCAsmInfo *createX86MCAsmInfo(const MCRegisterInfo &MRI,</td>
    <td class="lineNumber">0</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">422</td>
    <td class="codeLine">                                     const Triple &TheTriple,</td>
    <td class="lineNumber">---</td>
    <td class="lineNumber">422</td>
    <td class="codeLine">                                     const Triple &TheTriple,</td>
    <td class="lineNumber">---</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">423</td>
    <td class="codeLine">                                     const MCTargetOptions &Options) {</td>
    <td class="lineNumber">---</td>
    <td class="lineNumber">423</td>
    <td class="codeLine">                                     const MCTargetOptions &Options) {</td>
    <td class="lineNumber">---</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">424</td>
    <td class="codeLine">  bool is64Bit = TheTriple.getArch() == Triple::x86_64;</td>
    <td class="lineNumber">0</td>
    <td class="lineNumber">424</td>
    <td class="codeLine">  bool is64Bit = TheTriple.getArch() == Triple::x86_64;</td>
    <td class="lineNumber">0</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">425</td>
    <td class="codeLine"></td>
    <td class="lineNumber">---</td>
    <td class="lineNumber">425</td>
    <td class="codeLine"></td>
    <td class="lineNumber">---</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">426</td>
    <td class="codeLine">  MCAsmInfo *MAI;</td>
    <td class="lineNumber">---</td>
    <td class="lineNumber">426</td>
    <td class="codeLine">  MCAsmInfo *MAI;</td>
    <td class="lineNumber">---</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">427</td>
    <td class="codeLine">  if (TheTriple.isOSBinFormatMachO()) {</td>
    <td class="lineNumber">0</td>
    <td class="lineNumber">427</td>
    <td class="codeLine">  if (TheTriple.isOSBinFormatMachO()) {</td>
    <td class="lineNumber">0</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">428</td>
    <td class="codeLine">    if (is64Bit)</td>
    <td class="lineNumber">0</td>
    <td class="lineNumber">428</td>
    <td class="codeLine">    if (is64Bit)</td>
    <td class="lineNumber">0</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">429</td>
    <td class="codeLine">      MAI = new X86_64MCAsmInfoDarwin(TheTriple);</td>
    <td class="lineNumber">0</td>
    <td class="lineNumber">429</td>
    <td class="codeLine">      MAI = new X86_64MCAsmInfoDarwin(TheTriple);</td>
    <td class="lineNumber">0</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">430</td>
    <td class="codeLine">    else</td>
    <td class="lineNumber">---</td>
    <td class="lineNumber">430</td>
    <td class="codeLine">    else</td>
    <td class="lineNumber">---</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">431</td>
    <td class="codeLine">      MAI = new X86MCAsmInfoDarwin(TheTriple);</td>
    <td class="lineNumber">0</td>
    <td class="lineNumber">431</td>
    <td class="codeLine">      MAI = new X86MCAsmInfoDarwin(TheTriple);</td>
    <td class="lineNumber">0</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">432</td>
    <td class="codeLine">  } else if (TheTriple.isOSBinFormatELF()) {</td>
    <td class="lineNumber">0</td>
    <td class="lineNumber">432</td>
    <td class="codeLine">  } else if (TheTriple.isOSBinFormatELF()) {</td>
    <td class="lineNumber">0</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">433</td>
    <td class="codeLine">    // Force the use of an ELF container.</td>
    <td class="lineNumber">---</td>
    <td class="lineNumber">433</td>
    <td class="codeLine">    // Force the use of an ELF container.</td>
    <td class="lineNumber">---</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">434</td>
    <td class="codeLine">    MAI = new X86ELFMCAsmInfo(TheTriple);</td>
    <td class="lineNumber">0</td>
    <td class="lineNumber">434</td>
    <td class="codeLine">    MAI = new X86ELFMCAsmInfo(TheTriple);</td>
    <td class="lineNumber">0</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">435</td>
    <td class="codeLine">  } else if (TheTriple.isWindowsMSVCEnvironment() ||</td>
    <td class="lineNumber">0</td>
    <td class="lineNumber">435</td>
    <td class="codeLine">  } else if (TheTriple.isWindowsMSVCEnvironment() ||</td>
    <td class="lineNumber">0</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">436</td>
    <td class="codeLine">             TheTriple.isWindowsCoreCLREnvironment()) {</td>
    <td class="lineNumber">0</td>
    <td class="lineNumber">436</td>
    <td class="codeLine">             TheTriple.isWindowsCoreCLREnvironment()) {</td>
    <td class="lineNumber">0</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">437</td>
    <td class="codeLine">    if (Options.getAssemblyLanguage().equals_insensitive("masm"))</td>
    <td class="lineNumber">0</td>
    <td class="lineNumber">437</td>
    <td class="codeLine">    if (Options.getAssemblyLanguage().equals_insensitive("masm"))</td>
    <td class="lineNumber">0</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">438</td>
    <td class="codeLine">      MAI = new X86MCAsmInfoMicrosoftMASM(TheTriple);</td>
    <td class="lineNumber">0</td>
    <td class="lineNumber">438</td>
    <td class="codeLine">      MAI = new X86MCAsmInfoMicrosoftMASM(TheTriple);</td>
    <td class="lineNumber">0</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">439</td>
    <td class="codeLine">    else</td>
    <td class="lineNumber">---</td>
    <td class="lineNumber">439</td>
    <td class="codeLine">    else</td>
    <td class="lineNumber">---</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">440</td>
    <td class="codeLine">      MAI = new X86MCAsmInfoMicrosoft(TheTriple);</td>
    <td class="lineNumber">0</td>
    <td class="lineNumber">440</td>
    <td class="codeLine">      MAI = new X86MCAsmInfoMicrosoft(TheTriple);</td>
    <td class="lineNumber">0</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">441</td>
    <td class="codeLine">  } else if (TheTriple.isOSCygMing() ||</td>
    <td class="lineNumber">0</td>
    <td class="lineNumber">441</td>
    <td class="codeLine">  } else if (TheTriple.isOSCygMing() ||</td>
    <td class="lineNumber">0</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">442</td>
    <td class="codeLine">             TheTriple.isWindowsItaniumEnvironment()) {</td>
    <td class="lineNumber">0</td>
    <td class="lineNumber">442</td>
    <td class="codeLine">             TheTriple.isWindowsItaniumEnvironment()) {</td>
    <td class="lineNumber">0</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">443</td>
    <td class="codeLine">    MAI = new X86MCAsmInfoGNUCOFF(TheTriple);</td>
    <td class="lineNumber">0</td>
    <td class="lineNumber">443</td>
    <td class="codeLine">    MAI = new X86MCAsmInfoGNUCOFF(TheTriple);</td>
    <td class="lineNumber">0</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">444</td>
    <td class="codeLine">  } else if (TheTriple.isUEFI()) {</td>
    <td class="lineNumber">0</td>
    <td class="lineNumber">444</td>
    <td class="codeLine">  } else if (TheTriple.isUEFI()) {</td>
    <td class="lineNumber">0</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">445</td>
    <td class="codeLine">    MAI = new X86MCAsmInfoGNUCOFF(TheTriple);</td>
    <td class="lineNumber">0</td>
    <td class="lineNumber">445</td>
    <td class="codeLine">    MAI = new X86MCAsmInfoGNUCOFF(TheTriple);</td>
    <td class="lineNumber">0</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">446</td>
    <td class="codeLine">  } else {</td>
    <td class="lineNumber">---</td>
    <td class="lineNumber">446</td>
    <td class="codeLine">  } else {</td>
    <td class="lineNumber">---</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">447</td>
    <td class="codeLine">    // The default is ELF.</td>
    <td class="lineNumber">---</td>
    <td class="lineNumber">447</td>
    <td class="codeLine">    // The default is ELF.</td>
    <td class="lineNumber">---</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">448</td>
    <td class="codeLine">    MAI = new X86ELFMCAsmInfo(TheTriple);</td>
    <td class="lineNumber">0</td>
    <td class="lineNumber">448</td>
    <td class="codeLine">    MAI = new X86ELFMCAsmInfo(TheTriple);</td>
    <td class="lineNumber">0</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">449</td>
    <td class="codeLine">  }</td>
    <td class="lineNumber">---</td>
    <td class="lineNumber">449</td>
    <td class="codeLine">  }</td>
    <td class="lineNumber">---</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">450</td>
    <td class="codeLine"></td>
    <td class="lineNumber">---</td>
    <td class="lineNumber">450</td>
    <td class="codeLine"></td>
    <td class="lineNumber">---</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">451</td>
    <td class="codeLine">  // Initialize initial frame state.</td>
    <td class="lineNumber">---</td>
    <td class="lineNumber">451</td>
    <td class="codeLine">  // Initialize initial frame state.</td>
    <td class="lineNumber">---</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">452</td>
    <td class="codeLine">  // Calculate amount of bytes used for return address storing</td>
    <td class="lineNumber">---</td>
    <td class="lineNumber">452</td>
    <td class="codeLine">  // Calculate amount of bytes used for return address storing</td>
    <td class="lineNumber">---</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">453</td>
    <td class="codeLine">  int stackGrowth = is64Bit ? -8 : -4;</td>
    <td class="lineNumber">0</td>
    <td class="lineNumber">453</td>
    <td class="codeLine">  int stackGrowth = is64Bit ? -8 : -4;</td>
    <td class="lineNumber">0</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">454</td>
    <td class="codeLine"></td>
    <td class="lineNumber">---</td>
    <td class="lineNumber">454</td>
    <td class="codeLine"></td>
    <td class="lineNumber">---</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">455</td>
    <td class="codeLine">  // Initial state of the frame pointer is esp+stackGrowth.</td>
    <td class="lineNumber">---</td>
    <td class="lineNumber">455</td>
    <td class="codeLine">  // Initial state of the frame pointer is esp+stackGrowth.</td>
    <td class="lineNumber">---</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">456</td>
    <td class="codeLine">  unsigned StackPtr = is64Bit ? X86::RSP : X86::ESP;</td>
    <td class="lineNumber">0</td>
    <td class="lineNumber">456</td>
    <td class="codeLine">  unsigned StackPtr = is64Bit ? X86::RSP : X86::ESP;</td>
    <td class="lineNumber">0</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">457</td>
    <td class="codeLine">  MCCFIInstruction Inst = MCCFIInstruction::cfiDefCfa(</td>
    <td class="lineNumber">0</td>
    <td class="lineNumber">457</td>
    <td class="codeLine">  MCCFIInstruction Inst = MCCFIInstruction::cfiDefCfa(</td>
    <td class="lineNumber">0</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">458</td>
    <td class="codeLine">      nullptr, MRI.getDwarfRegNum(StackPtr, true), -stackGrowth);</td>
    <td class="lineNumber">0</td>
    <td class="lineNumber">458</td>
    <td class="codeLine">      nullptr, MRI.getDwarfRegNum(StackPtr, true), -stackGrowth);</td>
    <td class="lineNumber">0</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">459</td>
    <td class="codeLine">  MAI->addInitialFrameState(Inst);</td>
    <td class="lineNumber">0</td>
    <td class="lineNumber">459</td>
    <td class="codeLine">  MAI->addInitialFrameState(Inst);</td>
    <td class="lineNumber">0</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">460</td>
    <td class="codeLine"></td>
    <td class="lineNumber">---</td>
    <td class="lineNumber">460</td>
    <td class="codeLine"></td>
    <td class="lineNumber">---</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">461</td>
    <td class="codeLine">  // Add return address to move list</td>
    <td class="lineNumber">---</td>
    <td class="lineNumber">461</td>
    <td class="codeLine">  // Add return address to move list</td>
    <td class="lineNumber">---</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">462</td>
    <td class="codeLine">  unsigned InstPtr = is64Bit ? X86::RIP : X86::EIP;</td>
    <td class="lineNumber">0</td>
    <td class="lineNumber">462</td>
    <td class="codeLine">  unsigned InstPtr = is64Bit ? X86::RIP : X86::EIP;</td>
    <td class="lineNumber">0</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">463</td>
    <td class="codeLine">  MCCFIInstruction Inst2 = MCCFIInstruction::createOffset(</td>
    <td class="lineNumber">0</td>
    <td class="lineNumber">463</td>
    <td class="codeLine">  MCCFIInstruction Inst2 = MCCFIInstruction::createOffset(</td>
    <td class="lineNumber">0</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">464</td>
    <td class="codeLine">      nullptr, MRI.getDwarfRegNum(InstPtr, true), stackGrowth);</td>
    <td class="lineNumber">0</td>
    <td class="lineNumber">464</td>
    <td class="codeLine">      nullptr, MRI.getDwarfRegNum(InstPtr, true), stackGrowth);</td>
    <td class="lineNumber">0</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">465</td>
    <td class="codeLine">  MAI->addInitialFrameState(Inst2);</td>
    <td class="lineNumber">0</td>
    <td class="lineNumber">465</td>
    <td class="codeLine">  MAI->addInitialFrameState(Inst2);</td>
    <td class="lineNumber">0</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">466</td>
    <td class="codeLine"></td>
    <td class="lineNumber">---</td>
    <td class="lineNumber">466</td>
    <td class="codeLine"></td>
    <td class="lineNumber">---</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">467</td>
    <td class="codeLine">  return MAI;</td>
    <td class="lineNumber">0</td>
    <td class="lineNumber">467</td>
    <td class="codeLine">  return MAI;</td>
    <td class="lineNumber">0</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">468</td>
    <td class="codeLine">}</td>
    <td class="lineNumber">0</td>
    <td class="lineNumber">468</td>
    <td class="codeLine">}</td>
    <td class="lineNumber">0</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">469</td>
    <td class="codeLine"></td>
    <td class="lineNumber">---</td>
    <td class="lineNumber">469</td>
    <td class="codeLine"></td>
    <td class="lineNumber">---</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">470</td>
    <td class="codeLine">static MCInstPrinter *createX86MCInstPrinter(const Triple &T,</td>
    <td class="lineNumber">0</td>
    <td class="lineNumber">470</td>
    <td class="codeLine">static MCInstPrinter *createX86MCInstPrinter(const Triple &T,</td>
    <td class="lineNumber">0</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">471</td>
    <td class="codeLine">                                             unsigned SyntaxVariant,</td>
    <td class="lineNumber">---</td>
    <td class="lineNumber">471</td>
    <td class="codeLine">                                             unsigned SyntaxVariant,</td>
    <td class="lineNumber">---</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">472</td>
    <td class="codeLine">                                             const MCAsmInfo &MAI,</td>
    <td class="lineNumber">---</td>
    <td class="lineNumber">472</td>
    <td class="codeLine">                                             const MCAsmInfo &MAI,</td>
    <td class="lineNumber">---</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">473</td>
    <td class="codeLine">                                             const MCInstrInfo &MII,</td>
    <td class="lineNumber">---</td>
    <td class="lineNumber">473</td>
    <td class="codeLine">                                             const MCInstrInfo &MII,</td>
    <td class="lineNumber">---</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">474</td>
    <td class="codeLine">                                             const MCRegisterInfo &MRI) {</td>
    <td class="lineNumber">---</td>
    <td class="lineNumber">474</td>
    <td class="codeLine">                                             const MCRegisterInfo &MRI) {</td>
    <td class="lineNumber">---</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">475</td>
    <td class="codeLine">  if (SyntaxVariant == 0)</td>
    <td class="lineNumber">0</td>
    <td class="lineNumber">475</td>
    <td class="codeLine">  if (SyntaxVariant == 0)</td>
    <td class="lineNumber">0</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">476</td>
    <td class="codeLine">    return new X86ATTInstPrinter(MAI, MII, MRI);</td>
    <td class="lineNumber">0</td>
    <td class="lineNumber">476</td>
    <td class="codeLine">    return new X86ATTInstPrinter(MAI, MII, MRI);</td>
    <td class="lineNumber">0</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">477</td>
    <td class="codeLine">  if (SyntaxVariant == 1)</td>
    <td class="lineNumber">0</td>
    <td class="lineNumber">477</td>
    <td class="codeLine">  if (SyntaxVariant == 1)</td>
    <td class="lineNumber">0</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">478</td>
    <td class="codeLine">    return new X86IntelInstPrinter(MAI, MII, MRI);</td>
    <td class="lineNumber">0</td>
    <td class="lineNumber">478</td>
    <td class="codeLine">    return new X86IntelInstPrinter(MAI, MII, MRI);</td>
    <td class="lineNumber">0</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">479</td>
    <td class="codeLine">  return nullptr;</td>
    <td class="lineNumber">0</td>
    <td class="lineNumber">479</td>
    <td class="codeLine">  return nullptr;</td>
    <td class="lineNumber">0</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">480</td>
    <td class="codeLine">}</td>
    <td class="lineNumber">---</td>
    <td class="lineNumber">480</td>
    <td class="codeLine">}</td>
    <td class="lineNumber">---</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">481</td>
    <td class="codeLine"></td>
    <td class="lineNumber">---</td>
    <td class="lineNumber">481</td>
    <td class="codeLine"></td>
    <td class="lineNumber">---</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">482</td>
    <td class="codeLine">static MCRelocationInfo *createX86MCRelocationInfo(const Triple &TheTriple,</td>
    <td class="lineNumber">0</td>
    <td class="lineNumber">482</td>
    <td class="codeLine">static MCRelocationInfo *createX86MCRelocationInfo(const Triple &TheTriple,</td>
    <td class="lineNumber">0</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">483</td>
    <td class="codeLine">                                                   MCContext &Ctx) {</td>
    <td class="lineNumber">---</td>
    <td class="lineNumber">483</td>
    <td class="codeLine">                                                   MCContext &Ctx) {</td>
    <td class="lineNumber">---</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">484</td>
    <td class="codeLine">  // Default to the stock relocation info.</td>
    <td class="lineNumber">---</td>
    <td class="lineNumber">484</td>
    <td class="codeLine">  // Default to the stock relocation info.</td>
    <td class="lineNumber">---</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">485</td>
    <td class="codeLine">  return llvm::createMCRelocationInfo(TheTriple, Ctx);</td>
    <td class="lineNumber">0</td>
    <td class="lineNumber">485</td>
    <td class="codeLine">  return llvm::createMCRelocationInfo(TheTriple, Ctx);</td>
    <td class="lineNumber">0</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">486</td>
    <td class="codeLine">}</td>
    <td class="lineNumber">---</td>
    <td class="lineNumber">486</td>
    <td class="codeLine">}</td>
    <td class="lineNumber">---</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">487</td>
    <td class="codeLine"></td>
    <td class="lineNumber">---</td>
    <td class="lineNumber">487</td>
    <td class="codeLine"></td>
    <td class="lineNumber">---</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">488</td>
    <td class="codeLine">namespace llvm {</td>
    <td class="lineNumber">---</td>
    <td class="lineNumber">488</td>
    <td class="codeLine">namespace llvm {</td>
    <td class="lineNumber">---</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">489</td>
    <td class="codeLine">namespace X86_MC {</td>
    <td class="lineNumber">---</td>
    <td class="lineNumber">489</td>
    <td class="codeLine">namespace X86_MC {</td>
    <td class="lineNumber">---</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">490</td>
    <td class="codeLine"></td>
    <td class="lineNumber">---</td>
    <td class="lineNumber">490</td>
    <td class="codeLine"></td>
    <td class="lineNumber">---</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">491</td>
    <td class="codeLine">class X86MCInstrAnalysis : public MCInstrAnalysis {</td>
    <td class="lineNumber">---</td>
    <td class="lineNumber">491</td>
    <td class="codeLine">class X86MCInstrAnalysis : public MCInstrAnalysis {</td>
    <td class="lineNumber">---</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">492</td>
    <td class="codeLine">  X86MCInstrAnalysis(const X86MCInstrAnalysis &) = delete;</td>
    <td class="lineNumber">---</td>
    <td class="lineNumber">492</td>
    <td class="codeLine">  X86MCInstrAnalysis(const X86MCInstrAnalysis &) = delete;</td>
    <td class="lineNumber">---</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">493</td>
    <td class="codeLine">  X86MCInstrAnalysis &operator=(const X86MCInstrAnalysis &) = delete;</td>
    <td class="lineNumber">---</td>
    <td class="lineNumber">493</td>
    <td class="codeLine">  X86MCInstrAnalysis &operator=(const X86MCInstrAnalysis &) = delete;</td>
    <td class="lineNumber">---</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">494</td>
    <td class="codeLine">  virtual ~X86MCInstrAnalysis() = default;</td>
    <td class="lineNumber">0</td>
    <td class="lineNumber">494</td>
    <td class="codeLine">  virtual ~X86MCInstrAnalysis() = default;</td>
    <td class="lineNumber">0</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">495</td>
    <td class="codeLine"></td>
    <td class="lineNumber">---</td>
    <td class="lineNumber">495</td>
    <td class="codeLine"></td>
    <td class="lineNumber">---</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">496</td>
    <td class="codeLine">public:</td>
    <td class="lineNumber">---</td>
    <td class="lineNumber">496</td>
    <td class="codeLine">public:</td>
    <td class="lineNumber">---</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">497</td>
    <td class="codeLine">  X86MCInstrAnalysis(const MCInstrInfo *MCII) : MCInstrAnalysis(MCII) {}</td>
    <td class="lineNumber">0</td>
    <td class="lineNumber">497</td>
    <td class="codeLine">  X86MCInstrAnalysis(const MCInstrInfo *MCII) : MCInstrAnalysis(MCII) {}</td>
    <td class="lineNumber">0</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">498</td>
    <td class="codeLine"></td>
    <td class="lineNumber">---</td>
    <td class="lineNumber">498</td>
    <td class="codeLine"></td>
    <td class="lineNumber">---</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">499</td>
    <td class="codeLine">#define GET_STIPREDICATE_DECLS_FOR_MC_ANALYSIS</td>
    <td class="lineNumber">---</td>
    <td class="lineNumber">499</td>
    <td class="codeLine">#define GET_STIPREDICATE_DECLS_FOR_MC_ANALYSIS</td>
    <td class="lineNumber">---</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">500</td>
    <td class="codeLine">#include "X86GenSubtargetInfo.inc"</td>
    <td class="lineNumber">---</td>
    <td class="lineNumber">500</td>
    <td class="codeLine">#include "X86GenSubtargetInfo.inc"</td>
    <td class="lineNumber">---</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">501</td>
    <td class="codeLine"></td>
    <td class="lineNumber">---</td>
    <td class="lineNumber">501</td>
    <td class="codeLine"></td>
    <td class="lineNumber">---</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">502</td>
    <td class="codeLine">  bool clearsSuperRegisters(const MCRegisterInfo &MRI, const MCInst &Inst,</td>
    <td class="lineNumber">---</td>
    <td class="lineNumber">502</td>
    <td class="codeLine">  bool clearsSuperRegisters(const MCRegisterInfo &MRI, const MCInst &Inst,</td>
    <td class="lineNumber">---</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">503</td>
    <td class="codeLine">                            APInt &Mask) const override;</td>
    <td class="lineNumber">---</td>
    <td class="lineNumber">503</td>
    <td class="codeLine">                            APInt &Mask) const override;</td>
    <td class="lineNumber">---</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">504</td>
    <td class="codeLine">  std::vector<std::pair<uint64_t, uint64_t>></td>
    <td class="lineNumber">---</td>
    <td class="lineNumber">504</td>
    <td class="codeLine">  std::vector<std::pair<uint64_t, uint64_t>></td>
    <td class="lineNumber">---</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">505</td>
    <td class="codeLine">  findPltEntries(uint64_t PltSectionVA, ArrayRef<uint8_t> PltContents,</td>
    <td class="lineNumber">---</td>
    <td class="lineNumber">505</td>
    <td class="codeLine">  findPltEntries(uint64_t PltSectionVA, ArrayRef<uint8_t> PltContents,</td>
    <td class="lineNumber">---</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">506</td>
    <td class="codeLine">                 const Triple &TargetTriple) const override;</td>
    <td class="lineNumber">---</td>
    <td class="lineNumber">506</td>
    <td class="codeLine">                 const Triple &TargetTriple) const override;</td>
    <td class="lineNumber">---</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">507</td>
    <td class="codeLine"></td>
    <td class="lineNumber">---</td>
    <td class="lineNumber">507</td>
    <td class="codeLine"></td>
    <td class="lineNumber">---</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">508</td>
    <td class="codeLine">  bool evaluateBranch(const MCInst &Inst, uint64_t Addr, uint64_t Size,</td>
    <td class="lineNumber">---</td>
    <td class="lineNumber">508</td>
    <td class="codeLine">  bool evaluateBranch(const MCInst &Inst, uint64_t Addr, uint64_t Size,</td>
    <td class="lineNumber">---</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">509</td>
    <td class="codeLine">                      uint64_t &Target) const override;</td>
    <td class="lineNumber">---</td>
    <td class="lineNumber">509</td>
    <td class="codeLine">                      uint64_t &Target) const override;</td>
    <td class="lineNumber">---</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">510</td>
    <td class="codeLine">  std::optional<uint64_t></td>
    <td class="lineNumber">---</td>
    <td class="lineNumber">510</td>
    <td class="codeLine">  std::optional<uint64_t></td>
    <td class="lineNumber">---</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">511</td>
    <td class="codeLine">  evaluateMemoryOperandAddress(const MCInst &Inst, const MCSubtargetInfo *STI,</td>
    <td class="lineNumber">---</td>
    <td class="lineNumber">511</td>
    <td class="codeLine">  evaluateMemoryOperandAddress(const MCInst &Inst, const MCSubtargetInfo *STI,</td>
    <td class="lineNumber">---</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">512</td>
    <td class="codeLine">                               uint64_t Addr, uint64_t Size) const override;</td>
    <td class="lineNumber">---</td>
    <td class="lineNumber">512</td>
    <td class="codeLine">                               uint64_t Addr, uint64_t Size) const override;</td>
    <td class="lineNumber">---</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">513</td>
    <td class="codeLine">  std::optional<uint64_t></td>
    <td class="lineNumber">---</td>
    <td class="lineNumber">513</td>
    <td class="codeLine">  std::optional<uint64_t></td>
    <td class="lineNumber">---</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">514</td>
    <td class="codeLine">  getMemoryOperandRelocationOffset(const MCInst &Inst,</td>
    <td class="lineNumber">---</td>
    <td class="lineNumber">514</td>
    <td class="codeLine">  getMemoryOperandRelocationOffset(const MCInst &Inst,</td>
    <td class="lineNumber">---</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">515</td>
    <td class="codeLine">                                   uint64_t Size) const override;</td>
    <td class="lineNumber">---</td>
    <td class="lineNumber">515</td>
    <td class="codeLine">                                   uint64_t Size) const override;</td>
    <td class="lineNumber">---</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">516</td>
    <td class="codeLine">};</td>
    <td class="lineNumber">---</td>
    <td class="lineNumber">516</td>
    <td class="codeLine">};</td>
    <td class="lineNumber">---</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">517</td>
    <td class="codeLine"></td>
    <td class="lineNumber">---</td>
    <td class="lineNumber">517</td>
    <td class="codeLine"></td>
    <td class="lineNumber">---</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">518</td>
    <td class="codeLine">#define GET_STIPREDICATE_DEFS_FOR_MC_ANALYSIS</td>
    <td class="lineNumber">---</td>
    <td class="lineNumber">518</td>
    <td class="codeLine">#define GET_STIPREDICATE_DEFS_FOR_MC_ANALYSIS</td>
    <td class="lineNumber">---</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">519</td>
    <td class="codeLine">#include "X86GenSubtargetInfo.inc"</td>
    <td class="lineNumber">---</td>
    <td class="lineNumber">519</td>
    <td class="codeLine">#include "X86GenSubtargetInfo.inc"</td>
    <td class="lineNumber">---</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">520</td>
    <td class="codeLine"></td>
    <td class="lineNumber">---</td>
    <td class="lineNumber">520</td>
    <td class="codeLine"></td>
    <td class="lineNumber">---</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">521</td>
    <td class="codeLine">bool X86MCInstrAnalysis::clearsSuperRegisters(const MCRegisterInfo &MRI,</td>
    <td class="lineNumber">0</td>
    <td class="lineNumber">521</td>
    <td class="codeLine">bool X86MCInstrAnalysis::clearsSuperRegisters(const MCRegisterInfo &MRI,</td>
    <td class="lineNumber">0</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">522</td>
    <td class="codeLine">                                              const MCInst &Inst,</td>
    <td class="lineNumber">---</td>
    <td class="lineNumber">522</td>
    <td class="codeLine">                                              const MCInst &Inst,</td>
    <td class="lineNumber">---</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">523</td>
    <td class="codeLine">                                              APInt &Mask) const {</td>
    <td class="lineNumber">---</td>
    <td class="lineNumber">523</td>
    <td class="codeLine">                                              APInt &Mask) const {</td>
    <td class="lineNumber">---</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">524</td>
    <td class="codeLine">  const MCInstrDesc &Desc = Info->get(Inst.getOpcode());</td>
    <td class="lineNumber">0</td>
    <td class="lineNumber">524</td>
    <td class="codeLine">  const MCInstrDesc &Desc = Info->get(Inst.getOpcode());</td>
    <td class="lineNumber">0</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">525</td>
    <td class="codeLine">  unsigned NumDefs = Desc.getNumDefs();</td>
    <td class="lineNumber">0</td>
    <td class="lineNumber">525</td>
    <td class="codeLine">  unsigned NumDefs = Desc.getNumDefs();</td>
    <td class="lineNumber">0</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">526</td>
    <td class="codeLine">  unsigned NumImplicitDefs = Desc.implicit_defs().size();</td>
    <td class="lineNumber">0</td>
    <td class="lineNumber">526</td>
    <td class="codeLine">  unsigned NumImplicitDefs = Desc.implicit_defs().size();</td>
    <td class="lineNumber">0</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">527</td>
    <td class="codeLine">  assert(Mask.getBitWidth() == NumDefs + NumImplicitDefs &&</td>
    <td class="lineNumber">0</td>
    <td class="lineNumber">527</td>
    <td class="codeLine">  assert(Mask.getBitWidth() == NumDefs + NumImplicitDefs &&</td>
    <td class="lineNumber">0</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">528</td>
    <td class="codeLine">         "Unexpected number of bits in the mask!");</td>
    <td class="lineNumber">---</td>
    <td class="lineNumber">528</td>
    <td class="codeLine">         "Unexpected number of bits in the mask!");</td>
    <td class="lineNumber">---</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">529</td>
    <td class="codeLine"></td>
    <td class="lineNumber">---</td>
    <td class="lineNumber">529</td>
    <td class="codeLine"></td>
    <td class="lineNumber">---</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">530</td>
    <td class="codeLine">  bool HasVEX = (Desc.TSFlags & X86II::EncodingMask) == X86II::VEX;</td>
    <td class="lineNumber">0</td>
    <td class="lineNumber">530</td>
    <td class="codeLine">  bool HasVEX = (Desc.TSFlags & X86II::EncodingMask) == X86II::VEX;</td>
    <td class="lineNumber">0</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">531</td>
    <td class="codeLine">  bool HasEVEX = (Desc.TSFlags & X86II::EncodingMask) == X86II::EVEX;</td>
    <td class="lineNumber">0</td>
    <td class="lineNumber">531</td>
    <td class="codeLine">  bool HasEVEX = (Desc.TSFlags & X86II::EncodingMask) == X86II::EVEX;</td>
    <td class="lineNumber">0</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">532</td>
    <td class="codeLine">  bool HasXOP = (Desc.TSFlags & X86II::EncodingMask) == X86II::XOP;</td>
    <td class="lineNumber">0</td>
    <td class="lineNumber">532</td>
    <td class="codeLine">  bool HasXOP = (Desc.TSFlags & X86II::EncodingMask) == X86II::XOP;</td>
    <td class="lineNumber">0</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">533</td>
    <td class="codeLine"></td>
    <td class="lineNumber">---</td>
    <td class="lineNumber">533</td>
    <td class="codeLine"></td>
    <td class="lineNumber">---</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">534</td>
    <td class="codeLine">  const MCRegisterClass &GR32RC = MRI.getRegClass(X86::GR32RegClassID);</td>
    <td class="lineNumber">0</td>
    <td class="lineNumber">534</td>
    <td class="codeLine">  const MCRegisterClass &GR32RC = MRI.getRegClass(X86::GR32RegClassID);</td>
    <td class="lineNumber">0</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">535</td>
    <td class="codeLine">  const MCRegisterClass &VR128XRC = MRI.getRegClass(X86::VR128XRegClassID);</td>
    <td class="lineNumber">0</td>
    <td class="lineNumber">535</td>
    <td class="codeLine">  const MCRegisterClass &VR128XRC = MRI.getRegClass(X86::VR128XRegClassID);</td>
    <td class="lineNumber">0</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">536</td>
    <td class="codeLine">  const MCRegisterClass &VR256XRC = MRI.getRegClass(X86::VR256XRegClassID);</td>
    <td class="lineNumber">0</td>
    <td class="lineNumber">536</td>
    <td class="codeLine">  const MCRegisterClass &VR256XRC = MRI.getRegClass(X86::VR256XRegClassID);</td>
    <td class="lineNumber">0</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">537</td>
    <td class="codeLine"></td>
    <td class="lineNumber">---</td>
    <td class="lineNumber">537</td>
    <td class="codeLine"></td>
    <td class="lineNumber">---</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">538</td>
    <td class="codeLine">  auto ClearsSuperReg = [=](unsigned RegID) {</td>
    <td class="lineNumber">0</td>
    <td class="lineNumber">538</td>
    <td class="codeLine">  auto ClearsSuperReg = [=](unsigned RegID) {</td>
    <td class="lineNumber">0</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">539</td>
    <td class="codeLine">    // On X86-64, a general purpose integer register is viewed as a 64-bit</td>
    <td class="lineNumber">---</td>
    <td class="lineNumber">539</td>
    <td class="codeLine">    // On X86-64, a general purpose integer register is viewed as a 64-bit</td>
    <td class="lineNumber">---</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">540</td>
    <td class="codeLine">    // register internal to the processor.</td>
    <td class="lineNumber">---</td>
    <td class="lineNumber">540</td>
    <td class="codeLine">    // register internal to the processor.</td>
    <td class="lineNumber">---</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">541</td>
    <td class="codeLine">    // An update to the lower 32 bits of a 64 bit integer register is</td>
    <td class="lineNumber">---</td>
    <td class="lineNumber">541</td>
    <td class="codeLine">    // An update to the lower 32 bits of a 64 bit integer register is</td>
    <td class="lineNumber">---</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">542</td>
    <td class="codeLine">    // architecturally defined to zero extend the upper 32 bits.</td>
    <td class="lineNumber">---</td>
    <td class="lineNumber">542</td>
    <td class="codeLine">    // architecturally defined to zero extend the upper 32 bits.</td>
    <td class="lineNumber">---</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">543</td>
    <td class="codeLine">    if (GR32RC.contains(RegID))</td>
    <td class="lineNumber">0</td>
    <td class="lineNumber">543</td>
    <td class="codeLine">    if (GR32RC.contains(RegID))</td>
    <td class="lineNumber">0</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">544</td>
    <td class="codeLine">      return true;</td>
    <td class="lineNumber">0</td>
    <td class="lineNumber">544</td>
    <td class="codeLine">      return true;</td>
    <td class="lineNumber">0</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">545</td>
    <td class="codeLine"></td>
    <td class="lineNumber">---</td>
    <td class="lineNumber">545</td>
    <td class="codeLine"></td>
    <td class="lineNumber">---</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">546</td>
    <td class="codeLine">    // Early exit if this instruction has no vex/evex/xop prefix.</td>
    <td class="lineNumber">---</td>
    <td class="lineNumber">546</td>
    <td class="codeLine">    // Early exit if this instruction has no vex/evex/xop prefix.</td>
    <td class="lineNumber">---</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">547</td>
    <td class="codeLine">    if (!HasEVEX && !HasVEX && !HasXOP)</td>
    <td class="lineNumber">0</td>
    <td class="lineNumber">547</td>
    <td class="codeLine">    if (!HasEVEX && !HasVEX && !HasXOP)</td>
    <td class="lineNumber">0</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">548</td>
    <td class="codeLine">      return false;</td>
    <td class="lineNumber">0</td>
    <td class="lineNumber">548</td>
    <td class="codeLine">      return false;</td>
    <td class="lineNumber">0</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">549</td>
    <td class="codeLine"></td>
    <td class="lineNumber">---</td>
    <td class="lineNumber">549</td>
    <td class="codeLine"></td>
    <td class="lineNumber">---</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">550</td>
    <td class="codeLine">    // All VEX and EVEX encoded instructions are defined to zero the high bits</td>
    <td class="lineNumber">---</td>
    <td class="lineNumber">550</td>
    <td class="codeLine">    // All VEX and EVEX encoded instructions are defined to zero the high bits</td>
    <td class="lineNumber">---</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">551</td>
    <td class="codeLine">    // of the destination register up to VLMAX (i.e. the maximum vector register</td>
    <td class="lineNumber">---</td>
    <td class="lineNumber">551</td>
    <td class="codeLine">    // of the destination register up to VLMAX (i.e. the maximum vector register</td>
    <td class="lineNumber">---</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">552</td>
    <td class="codeLine">    // width pertaining to the instruction).</td>
    <td class="lineNumber">---</td>
    <td class="lineNumber">552</td>
    <td class="codeLine">    // width pertaining to the instruction).</td>
    <td class="lineNumber">---</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">553</td>
    <td class="codeLine">    // We assume the same behavior for XOP instructions too.</td>
    <td class="lineNumber">---</td>
    <td class="lineNumber">553</td>
    <td class="codeLine">    // We assume the same behavior for XOP instructions too.</td>
    <td class="lineNumber">---</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">554</td>
    <td class="codeLine">    return VR128XRC.contains(RegID) || VR256XRC.contains(RegID);</td>
    <td class="lineNumber">0</td>
    <td class="lineNumber">554</td>
    <td class="codeLine">    return VR128XRC.contains(RegID) || VR256XRC.contains(RegID);</td>
    <td class="lineNumber">0</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">555</td>
    <td class="codeLine">  };</td>
    <td class="lineNumber">0</td>
    <td class="lineNumber">555</td>
    <td class="codeLine">  };</td>
    <td class="lineNumber">0</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">556</td>
    <td class="codeLine"></td>
    <td class="lineNumber">---</td>
    <td class="lineNumber">556</td>
    <td class="codeLine"></td>
    <td class="lineNumber">---</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">557</td>
    <td class="codeLine">  Mask.clearAllBits();</td>
    <td class="lineNumber">0</td>
    <td class="lineNumber">557</td>
    <td class="codeLine">  Mask.clearAllBits();</td>
    <td class="lineNumber">0</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">558</td>
    <td class="codeLine">  for (unsigned I = 0, E = NumDefs; I < E; ++I) {</td>
    <td class="lineNumber">0</td>
    <td class="lineNumber">558</td>
    <td class="codeLine">  for (unsigned I = 0, E = NumDefs; I < E; ++I) {</td>
    <td class="lineNumber">0</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">559</td>
    <td class="codeLine">    const MCOperand &Op = Inst.getOperand(I);</td>
    <td class="lineNumber">0</td>
    <td class="lineNumber">559</td>
    <td class="codeLine">    const MCOperand &Op = Inst.getOperand(I);</td>
    <td class="lineNumber">0</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">560</td>
    <td class="codeLine">    if (ClearsSuperReg(Op.getReg()))</td>
    <td class="lineNumber">0</td>
    <td class="lineNumber">560</td>
    <td class="codeLine">    if (ClearsSuperReg(Op.getReg()))</td>
    <td class="lineNumber">0</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">561</td>
    <td class="codeLine">      Mask.setBit(I);</td>
    <td class="lineNumber">0</td>
    <td class="lineNumber">561</td>
    <td class="codeLine">      Mask.setBit(I);</td>
    <td class="lineNumber">0</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">562</td>
    <td class="codeLine">  }</td>
    <td class="lineNumber">---</td>
    <td class="lineNumber">562</td>
    <td class="codeLine">  }</td>
    <td class="lineNumber">---</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">563</td>
    <td class="codeLine"></td>
    <td class="lineNumber">---</td>
    <td class="lineNumber">563</td>
    <td class="codeLine"></td>
    <td class="lineNumber">---</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">564</td>
    <td class="codeLine">  for (unsigned I = 0, E = NumImplicitDefs; I < E; ++I) {</td>
    <td class="lineNumber">0</td>
    <td class="lineNumber">564</td>
    <td class="codeLine">  for (unsigned I = 0, E = NumImplicitDefs; I < E; ++I) {</td>
    <td class="lineNumber">0</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">565</td>
    <td class="codeLine">    const MCPhysReg Reg = Desc.implicit_defs()[I];</td>
    <td class="lineNumber">0</td>
    <td class="lineNumber">565</td>
    <td class="codeLine">    const MCPhysReg Reg = Desc.implicit_defs()[I];</td>
    <td class="lineNumber">0</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">566</td>
    <td class="codeLine">    if (ClearsSuperReg(Reg))</td>
    <td class="lineNumber">0</td>
    <td class="lineNumber">566</td>
    <td class="codeLine">    if (ClearsSuperReg(Reg))</td>
    <td class="lineNumber">0</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">567</td>
    <td class="codeLine">      Mask.setBit(NumDefs + I);</td>
    <td class="lineNumber">0</td>
    <td class="lineNumber">567</td>
    <td class="codeLine">      Mask.setBit(NumDefs + I);</td>
    <td class="lineNumber">0</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">568</td>
    <td class="codeLine">  }</td>
    <td class="lineNumber">---</td>
    <td class="lineNumber">568</td>
    <td class="codeLine">  }</td>
    <td class="lineNumber">---</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">569</td>
    <td class="codeLine"></td>
    <td class="lineNumber">---</td>
    <td class="lineNumber">569</td>
    <td class="codeLine"></td>
    <td class="lineNumber">---</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">570</td>
    <td class="codeLine">  return Mask.getBoolValue();</td>
    <td class="lineNumber">0</td>
    <td class="lineNumber">570</td>
    <td class="codeLine">  return Mask.getBoolValue();</td>
    <td class="lineNumber">0</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">571</td>
    <td class="codeLine">}</td>
    <td class="lineNumber">---</td>
    <td class="lineNumber">571</td>
    <td class="codeLine">}</td>
    <td class="lineNumber">---</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">572</td>
    <td class="codeLine"></td>
    <td class="lineNumber">---</td>
    <td class="lineNumber">572</td>
    <td class="codeLine"></td>
    <td class="lineNumber">---</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">573</td>
    <td class="codeLine">static std::vector<std::pair<uint64_t, uint64_t>></td>
    <td class="lineNumber">---</td>
    <td class="lineNumber">573</td>
    <td class="codeLine">static std::vector<std::pair<uint64_t, uint64_t>></td>
    <td class="lineNumber">---</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">574</td>
    <td class="codeLine">findX86PltEntries(uint64_t PltSectionVA, ArrayRef<uint8_t> PltContents) {</td>
    <td class="lineNumber">0</td>
    <td class="lineNumber">574</td>
    <td class="codeLine">findX86PltEntries(uint64_t PltSectionVA, ArrayRef<uint8_t> PltContents) {</td>
    <td class="lineNumber">0</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">575</td>
    <td class="codeLine">  // Do a lightweight parsing of PLT entries.</td>
    <td class="lineNumber">---</td>
    <td class="lineNumber">575</td>
    <td class="codeLine">  // Do a lightweight parsing of PLT entries.</td>
    <td class="lineNumber">---</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">576</td>
    <td class="codeLine">  std::vector<std::pair<uint64_t, uint64_t>> Result;</td>
    <td class="lineNumber">0</td>
    <td class="lineNumber">576</td>
    <td class="codeLine">  std::vector<std::pair<uint64_t, uint64_t>> Result;</td>
    <td class="lineNumber">0</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">577</td>
    <td class="codeLine">  for (uint64_t Byte = 0, End = PltContents.size(); Byte + 6 < End; ) {</td>
    <td class="lineNumber">0</td>
    <td class="lineNumber">577</td>
    <td class="codeLine">  for (uint64_t Byte = 0, End = PltContents.size(); Byte + 6 < End; ) {</td>
    <td class="lineNumber">0</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">578</td>
    <td class="codeLine">    // Recognize a jmp.</td>
    <td class="lineNumber">---</td>
    <td class="lineNumber">578</td>
    <td class="codeLine">    // Recognize a jmp.</td>
    <td class="lineNumber">---</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">579</td>
    <td class="codeLine">    if (PltContents[Byte] == 0xff && PltContents[Byte + 1] == 0xa3) {</td>
    <td class="lineNumber">0</td>
    <td class="lineNumber">579</td>
    <td class="codeLine">    if (PltContents[Byte] == 0xff && PltContents[Byte + 1] == 0xa3) {</td>
    <td class="lineNumber">0</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">580</td>
    <td class="codeLine">      // The jmp instruction at the beginning of each PLT entry jumps to the</td>
    <td class="lineNumber">---</td>
    <td class="lineNumber">580</td>
    <td class="codeLine">      // The jmp instruction at the beginning of each PLT entry jumps to the</td>
    <td class="lineNumber">---</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">581</td>
    <td class="codeLine">      // address of the base of the .got.plt section plus the immediate.</td>
    <td class="lineNumber">---</td>
    <td class="lineNumber">581</td>
    <td class="codeLine">      // address of the base of the .got.plt section plus the immediate.</td>
    <td class="lineNumber">---</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">582</td>
    <td class="codeLine">      // Set the 1 << 32 bit to let ELFObjectFileBase::getPltEntries convert the</td>
    <td class="lineNumber">---</td>
    <td class="lineNumber">582</td>
    <td class="codeLine">      // Set the 1 << 32 bit to let ELFObjectFileBase::getPltEntries convert the</td>
    <td class="lineNumber">---</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">583</td>
    <td class="codeLine">      // offset to an address. Imm may be a negative int32_t if the GOT entry is</td>
    <td class="lineNumber">---</td>
    <td class="lineNumber">583</td>
    <td class="codeLine">      // offset to an address. Imm may be a negative int32_t if the GOT entry is</td>
    <td class="lineNumber">---</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">584</td>
    <td class="codeLine">      // in .got.</td>
    <td class="lineNumber">---</td>
    <td class="lineNumber">584</td>
    <td class="codeLine">      // in .got.</td>
    <td class="lineNumber">---</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">585</td>
    <td class="codeLine">      uint32_t Imm = support::endian::read32le(PltContents.data() + Byte + 2);</td>
    <td class="lineNumber">0</td>
    <td class="lineNumber">585</td>
    <td class="codeLine">      uint32_t Imm = support::endian::read32le(PltContents.data() + Byte + 2);</td>
    <td class="lineNumber">0</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">586</td>
    <td class="codeLine">      Result.emplace_back(PltSectionVA + Byte, Imm | (uint64_t(1) << 32));</td>
    <td class="lineNumber">0</td>
    <td class="lineNumber">586</td>
    <td class="codeLine">      Result.emplace_back(PltSectionVA + Byte, Imm | (uint64_t(1) << 32));</td>
    <td class="lineNumber">0</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">587</td>
    <td class="codeLine">      Byte += 6;</td>
    <td class="lineNumber">0</td>
    <td class="lineNumber">587</td>
    <td class="codeLine">      Byte += 6;</td>
    <td class="lineNumber">0</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">588</td>
    <td class="codeLine">    } else if (PltContents[Byte] == 0xff && PltContents[Byte + 1] == 0x25) {</td>
    <td class="lineNumber">0</td>
    <td class="lineNumber">588</td>
    <td class="codeLine">    } else if (PltContents[Byte] == 0xff && PltContents[Byte + 1] == 0x25) {</td>
    <td class="lineNumber">0</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">589</td>
    <td class="codeLine">      // The jmp instruction at the beginning of each PLT entry jumps to the</td>
    <td class="lineNumber">---</td>
    <td class="lineNumber">589</td>
    <td class="codeLine">      // The jmp instruction at the beginning of each PLT entry jumps to the</td>
    <td class="lineNumber">---</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">590</td>
    <td class="codeLine">      // immediate.</td>
    <td class="lineNumber">---</td>
    <td class="lineNumber">590</td>
    <td class="codeLine">      // immediate.</td>
    <td class="lineNumber">---</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">591</td>
    <td class="codeLine">      uint32_t Imm = support::endian::read32le(PltContents.data() + Byte + 2);</td>
    <td class="lineNumber">0</td>
    <td class="lineNumber">591</td>
    <td class="codeLine">      uint32_t Imm = support::endian::read32le(PltContents.data() + Byte + 2);</td>
    <td class="lineNumber">0</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">592</td>
    <td class="codeLine">      Result.push_back(std::make_pair(PltSectionVA + Byte, Imm));</td>
    <td class="lineNumber">0</td>
    <td class="lineNumber">592</td>
    <td class="codeLine">      Result.push_back(std::make_pair(PltSectionVA + Byte, Imm));</td>
    <td class="lineNumber">0</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">593</td>
    <td class="codeLine">      Byte += 6;</td>
    <td class="lineNumber">0</td>
    <td class="lineNumber">593</td>
    <td class="codeLine">      Byte += 6;</td>
    <td class="lineNumber">0</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">594</td>
    <td class="codeLine">    } else</td>
    <td class="lineNumber">---</td>
    <td class="lineNumber">594</td>
    <td class="codeLine">    } else</td>
    <td class="lineNumber">---</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">595</td>
    <td class="codeLine">      Byte++;</td>
    <td class="lineNumber">0</td>
    <td class="lineNumber">595</td>
    <td class="codeLine">      Byte++;</td>
    <td class="lineNumber">0</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">596</td>
    <td class="codeLine">  }</td>
    <td class="lineNumber">---</td>
    <td class="lineNumber">596</td>
    <td class="codeLine">  }</td>
    <td class="lineNumber">---</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">597</td>
    <td class="codeLine">  return Result;</td>
    <td class="lineNumber">0</td>
    <td class="lineNumber">597</td>
    <td class="codeLine">  return Result;</td>
    <td class="lineNumber">0</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">598</td>
    <td class="codeLine">}</td>
    <td class="lineNumber">---</td>
    <td class="lineNumber">598</td>
    <td class="codeLine">}</td>
    <td class="lineNumber">---</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">599</td>
    <td class="codeLine"></td>
    <td class="lineNumber">---</td>
    <td class="lineNumber">599</td>
    <td class="codeLine"></td>
    <td class="lineNumber">---</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">600</td>
    <td class="codeLine">static std::vector<std::pair<uint64_t, uint64_t>></td>
    <td class="lineNumber">---</td>
    <td class="lineNumber">600</td>
    <td class="codeLine">static std::vector<std::pair<uint64_t, uint64_t>></td>
    <td class="lineNumber">---</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">601</td>
    <td class="codeLine">findX86_64PltEntries(uint64_t PltSectionVA, ArrayRef<uint8_t> PltContents) {</td>
    <td class="lineNumber">0</td>
    <td class="lineNumber">601</td>
    <td class="codeLine">findX86_64PltEntries(uint64_t PltSectionVA, ArrayRef<uint8_t> PltContents) {</td>
    <td class="lineNumber">0</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">602</td>
    <td class="codeLine">  // Do a lightweight parsing of PLT entries.</td>
    <td class="lineNumber">---</td>
    <td class="lineNumber">602</td>
    <td class="codeLine">  // Do a lightweight parsing of PLT entries.</td>
    <td class="lineNumber">---</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">603</td>
    <td class="codeLine">  std::vector<std::pair<uint64_t, uint64_t>> Result;</td>
    <td class="lineNumber">0</td>
    <td class="lineNumber">603</td>
    <td class="codeLine">  std::vector<std::pair<uint64_t, uint64_t>> Result;</td>
    <td class="lineNumber">0</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">604</td>
    <td class="codeLine">  for (uint64_t Byte = 0, End = PltContents.size(); Byte + 6 < End; ) {</td>
    <td class="lineNumber">0</td>
    <td class="lineNumber">604</td>
    <td class="codeLine">  for (uint64_t Byte = 0, End = PltContents.size(); Byte + 6 < End; ) {</td>
    <td class="lineNumber">0</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">605</td>
    <td class="codeLine">    // Recognize a jmp.</td>
    <td class="lineNumber">---</td>
    <td class="lineNumber">605</td>
    <td class="codeLine">    // Recognize a jmp.</td>
    <td class="lineNumber">---</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">606</td>
    <td class="codeLine">    if (PltContents[Byte] == 0xff && PltContents[Byte + 1] == 0x25) {</td>
    <td class="lineNumber">0</td>
    <td class="lineNumber">606</td>
    <td class="codeLine">    if (PltContents[Byte] == 0xff && PltContents[Byte + 1] == 0x25) {</td>
    <td class="lineNumber">0</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">607</td>
    <td class="codeLine">      // The jmp instruction at the beginning of each PLT entry jumps to the</td>
    <td class="lineNumber">---</td>
    <td class="lineNumber">607</td>
    <td class="codeLine">      // The jmp instruction at the beginning of each PLT entry jumps to the</td>
    <td class="lineNumber">---</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">608</td>
    <td class="codeLine">      // address of the next instruction plus the immediate.</td>
    <td class="lineNumber">---</td>
    <td class="lineNumber">608</td>
    <td class="codeLine">      // address of the next instruction plus the immediate.</td>
    <td class="lineNumber">---</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">609</td>
    <td class="codeLine">      uint32_t Imm = support::endian::read32le(PltContents.data() + Byte + 2);</td>
    <td class="lineNumber">0</td>
    <td class="lineNumber">609</td>
    <td class="codeLine">      uint32_t Imm = support::endian::read32le(PltContents.data() + Byte + 2);</td>
    <td class="lineNumber">0</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">610</td>
    <td class="codeLine">      Result.push_back(</td>
    <td class="lineNumber">0</td>
    <td class="lineNumber">610</td>
    <td class="codeLine">      Result.push_back(</td>
    <td class="lineNumber">0</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">611</td>
    <td class="codeLine">          std::make_pair(PltSectionVA + Byte, PltSectionVA + Byte + 6 + Imm));</td>
    <td class="lineNumber">0</td>
    <td class="lineNumber">611</td>
    <td class="codeLine">          std::make_pair(PltSectionVA + Byte, PltSectionVA + Byte + 6 + Imm));</td>
    <td class="lineNumber">0</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">612</td>
    <td class="codeLine">      Byte += 6;</td>
    <td class="lineNumber">0</td>
    <td class="lineNumber">612</td>
    <td class="codeLine">      Byte += 6;</td>
    <td class="lineNumber">0</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">613</td>
    <td class="codeLine">    } else</td>
    <td class="lineNumber">---</td>
    <td class="lineNumber">613</td>
    <td class="codeLine">    } else</td>
    <td class="lineNumber">---</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">614</td>
    <td class="codeLine">      Byte++;</td>
    <td class="lineNumber">0</td>
    <td class="lineNumber">614</td>
    <td class="codeLine">      Byte++;</td>
    <td class="lineNumber">0</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">615</td>
    <td class="codeLine">  }</td>
    <td class="lineNumber">---</td>
    <td class="lineNumber">615</td>
    <td class="codeLine">  }</td>
    <td class="lineNumber">---</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">616</td>
    <td class="codeLine">  return Result;</td>
    <td class="lineNumber">0</td>
    <td class="lineNumber">616</td>
    <td class="codeLine">  return Result;</td>
    <td class="lineNumber">0</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">617</td>
    <td class="codeLine">}</td>
    <td class="lineNumber">---</td>
    <td class="lineNumber">617</td>
    <td class="codeLine">}</td>
    <td class="lineNumber">---</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">618</td>
    <td class="codeLine"></td>
    <td class="lineNumber">---</td>
    <td class="lineNumber">618</td>
    <td class="codeLine"></td>
    <td class="lineNumber">---</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">619</td>
    <td class="codeLine">std::vector<std::pair<uint64_t, uint64_t>></td>
    <td class="lineNumber">---</td>
    <td class="lineNumber">619</td>
    <td class="codeLine">std::vector<std::pair<uint64_t, uint64_t>></td>
    <td class="lineNumber">---</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">620</td>
    <td class="codeLine">X86MCInstrAnalysis::findPltEntries(uint64_t PltSectionVA,</td>
    <td class="lineNumber">0</td>
    <td class="lineNumber">620</td>
    <td class="codeLine">X86MCInstrAnalysis::findPltEntries(uint64_t PltSectionVA,</td>
    <td class="lineNumber">0</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">621</td>
    <td class="codeLine">                                   ArrayRef<uint8_t> PltContents,</td>
    <td class="lineNumber">---</td>
    <td class="lineNumber">621</td>
    <td class="codeLine">                                   ArrayRef<uint8_t> PltContents,</td>
    <td class="lineNumber">---</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">622</td>
    <td class="codeLine">                                   const Triple &TargetTriple) const {</td>
    <td class="lineNumber">---</td>
    <td class="lineNumber">622</td>
    <td class="codeLine">                                   const Triple &TargetTriple) const {</td>
    <td class="lineNumber">---</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">623</td>
    <td class="codeLine">  switch (TargetTriple.getArch()) {</td>
    <td class="lineNumber">0</td>
    <td class="lineNumber">623</td>
    <td class="codeLine">  switch (TargetTriple.getArch()) {</td>
    <td class="lineNumber">0</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">624</td>
    <td class="codeLine">  case Triple::x86:</td>
    <td class="lineNumber">0</td>
    <td class="lineNumber">624</td>
    <td class="codeLine">  case Triple::x86:</td>
    <td class="lineNumber">0</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">625</td>
    <td class="codeLine">    return findX86PltEntries(PltSectionVA, PltContents);</td>
    <td class="lineNumber">0</td>
    <td class="lineNumber">625</td>
    <td class="codeLine">    return findX86PltEntries(PltSectionVA, PltContents);</td>
    <td class="lineNumber">0</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">626</td>
    <td class="codeLine">  case Triple::x86_64:</td>
    <td class="lineNumber">0</td>
    <td class="lineNumber">626</td>
    <td class="codeLine">  case Triple::x86_64:</td>
    <td class="lineNumber">0</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">627</td>
    <td class="codeLine">    return findX86_64PltEntries(PltSectionVA, PltContents);</td>
    <td class="lineNumber">0</td>
    <td class="lineNumber">627</td>
    <td class="codeLine">    return findX86_64PltEntries(PltSectionVA, PltContents);</td>
    <td class="lineNumber">0</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">628</td>
    <td class="codeLine">  default:</td>
    <td class="lineNumber">0</td>
    <td class="lineNumber">628</td>
    <td class="codeLine">  default:</td>
    <td class="lineNumber">0</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">629</td>
    <td class="codeLine">    return {};</td>
    <td class="lineNumber">0</td>
    <td class="lineNumber">629</td>
    <td class="codeLine">    return {};</td>
    <td class="lineNumber">0</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">630</td>
    <td class="codeLine">  }</td>
    <td class="lineNumber">---</td>
    <td class="lineNumber">630</td>
    <td class="codeLine">  }</td>
    <td class="lineNumber">---</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">631</td>
    <td class="codeLine">}</td>
    <td class="lineNumber">---</td>
    <td class="lineNumber">631</td>
    <td class="codeLine">}</td>
    <td class="lineNumber">---</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">632</td>
    <td class="codeLine"></td>
    <td class="lineNumber">---</td>
    <td class="lineNumber">632</td>
    <td class="codeLine"></td>
    <td class="lineNumber">---</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">633</td>
    <td class="codeLine">bool X86MCInstrAnalysis::evaluateBranch(const MCInst &Inst, uint64_t Addr,</td>
    <td class="lineNumber">0</td>
    <td class="lineNumber">633</td>
    <td class="codeLine">bool X86MCInstrAnalysis::evaluateBranch(const MCInst &Inst, uint64_t Addr,</td>
    <td class="lineNumber">0</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">634</td>
    <td class="codeLine">                                        uint64_t Size, uint64_t &Target) const {</td>
    <td class="lineNumber">---</td>
    <td class="lineNumber">634</td>
    <td class="codeLine">                                        uint64_t Size, uint64_t &Target) const {</td>
    <td class="lineNumber">---</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">635</td>
    <td class="codeLine">  if (Inst.getNumOperands() == 0 ||</td>
    <td class="lineNumber">0</td>
    <td class="lineNumber">635</td>
    <td class="codeLine">  if (Inst.getNumOperands() == 0 ||</td>
    <td class="lineNumber">0</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">636</td>
    <td class="codeLine">      Info->get(Inst.getOpcode()).operands()[0].OperandType !=</td>
    <td class="lineNumber">0</td>
    <td class="lineNumber">636</td>
    <td class="codeLine">      Info->get(Inst.getOpcode()).operands()[0].OperandType !=</td>
    <td class="lineNumber">0</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">637</td>
    <td class="codeLine">          MCOI::OPERAND_PCREL)</td>
    <td class="lineNumber">---</td>
    <td class="lineNumber">637</td>
    <td class="codeLine">          MCOI::OPERAND_PCREL)</td>
    <td class="lineNumber">---</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">638</td>
    <td class="codeLine">    return false;</td>
    <td class="lineNumber">0</td>
    <td class="lineNumber">638</td>
    <td class="codeLine">    return false;</td>
    <td class="lineNumber">0</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">639</td>
    <td class="codeLine">  Target = Addr + Size + Inst.getOperand(0).getImm();</td>
    <td class="lineNumber">0</td>
    <td class="lineNumber">639</td>
    <td class="codeLine">  Target = Addr + Size + Inst.getOperand(0).getImm();</td>
    <td class="lineNumber">0</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">640</td>
    <td class="codeLine">  return true;</td>
    <td class="lineNumber">0</td>
    <td class="lineNumber">640</td>
    <td class="codeLine">  return true;</td>
    <td class="lineNumber">0</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">641</td>
    <td class="codeLine">}</td>
    <td class="lineNumber">---</td>
    <td class="lineNumber">641</td>
    <td class="codeLine">}</td>
    <td class="lineNumber">---</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">642</td>
    <td class="codeLine"></td>
    <td class="lineNumber">---</td>
    <td class="lineNumber">642</td>
    <td class="codeLine"></td>
    <td class="lineNumber">---</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">643</td>
    <td class="codeLine">std::optional<uint64_t> X86MCInstrAnalysis::evaluateMemoryOperandAddress(</td>
    <td class="lineNumber">0</td>
    <td class="lineNumber">643</td>
    <td class="codeLine">std::optional<uint64_t> X86MCInstrAnalysis::evaluateMemoryOperandAddress(</td>
    <td class="lineNumber">0</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">644</td>
    <td class="codeLine">    const MCInst &Inst, const MCSubtargetInfo *STI, uint64_t Addr,</td>
    <td class="lineNumber">---</td>
    <td class="lineNumber">644</td>
    <td class="codeLine">    const MCInst &Inst, const MCSubtargetInfo *STI, uint64_t Addr,</td>
    <td class="lineNumber">---</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">645</td>
    <td class="codeLine">    uint64_t Size) const {</td>
    <td class="lineNumber">---</td>
    <td class="lineNumber">645</td>
    <td class="codeLine">    uint64_t Size) const {</td>
    <td class="lineNumber">---</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">646</td>
    <td class="codeLine">  const MCInstrDesc &MCID = Info->get(Inst.getOpcode());</td>
    <td class="lineNumber">0</td>
    <td class="lineNumber">646</td>
    <td class="codeLine">  const MCInstrDesc &MCID = Info->get(Inst.getOpcode());</td>
    <td class="lineNumber">0</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">647</td>
    <td class="codeLine">  int MemOpStart = X86II::getMemoryOperandNo(MCID.TSFlags);</td>
    <td class="lineNumber">0</td>
    <td class="lineNumber">647</td>
    <td class="codeLine">  int MemOpStart = X86II::getMemoryOperandNo(MCID.TSFlags);</td>
    <td class="lineNumber">0</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">648</td>
    <td class="codeLine">  if (MemOpStart == -1)</td>
    <td class="lineNumber">0</td>
    <td class="lineNumber">648</td>
    <td class="codeLine">  if (MemOpStart == -1)</td>
    <td class="lineNumber">0</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">649</td>
    <td class="codeLine">    return std::nullopt;</td>
    <td class="lineNumber">0</td>
    <td class="lineNumber">649</td>
    <td class="codeLine">    return std::nullopt;</td>
    <td class="lineNumber">0</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">650</td>
    <td class="codeLine">  MemOpStart += X86II::getOperandBias(MCID);</td>
    <td class="lineNumber">0</td>
    <td class="lineNumber">650</td>
    <td class="codeLine">  MemOpStart += X86II::getOperandBias(MCID);</td>
    <td class="lineNumber">0</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">651</td>
    <td class="codeLine"></td>
    <td class="lineNumber">---</td>
    <td class="lineNumber">651</td>
    <td class="codeLine"></td>
    <td class="lineNumber">---</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">652</td>
    <td class="codeLine">  const MCOperand &SegReg = Inst.getOperand(MemOpStart + X86::AddrSegmentReg);</td>
    <td class="lineNumber">0</td>
    <td class="lineNumber">652</td>
    <td class="codeLine">  const MCOperand &SegReg = Inst.getOperand(MemOpStart + X86::AddrSegmentReg);</td>
    <td class="lineNumber">0</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">653</td>
    <td class="codeLine">  const MCOperand &BaseReg = Inst.getOperand(MemOpStart + X86::AddrBaseReg);</td>
    <td class="lineNumber">0</td>
    <td class="lineNumber">653</td>
    <td class="codeLine">  const MCOperand &BaseReg = Inst.getOperand(MemOpStart + X86::AddrBaseReg);</td>
    <td class="lineNumber">0</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">654</td>
    <td class="codeLine">  const MCOperand &IndexReg = Inst.getOperand(MemOpStart + X86::AddrIndexReg);</td>
    <td class="lineNumber">0</td>
    <td class="lineNumber">654</td>
    <td class="codeLine">  const MCOperand &IndexReg = Inst.getOperand(MemOpStart + X86::AddrIndexReg);</td>
    <td class="lineNumber">0</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">655</td>
    <td class="codeLine">  const MCOperand &ScaleAmt = Inst.getOperand(MemOpStart + X86::AddrScaleAmt);</td>
    <td class="lineNumber">0</td>
    <td class="lineNumber">655</td>
    <td class="codeLine">  const MCOperand &ScaleAmt = Inst.getOperand(MemOpStart + X86::AddrScaleAmt);</td>
    <td class="lineNumber">0</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">656</td>
    <td class="codeLine">  const MCOperand &Disp = Inst.getOperand(MemOpStart + X86::AddrDisp);</td>
    <td class="lineNumber">0</td>
    <td class="lineNumber">656</td>
    <td class="codeLine">  const MCOperand &Disp = Inst.getOperand(MemOpStart + X86::AddrDisp);</td>
    <td class="lineNumber">0</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">657</td>
    <td class="codeLine">  if (SegReg.getReg() != 0 || IndexReg.getReg() != 0 || ScaleAmt.getImm() != 1 ||</td>
    <td class="lineNumber">0</td>
    <td class="lineNumber">657</td>
    <td class="codeLine">  if (SegReg.getReg() != 0 || IndexReg.getReg() != 0 || ScaleAmt.getImm() != 1 ||</td>
    <td class="lineNumber">0</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">658</td>
    <td class="codeLine">      !Disp.isImm())</td>
    <td class="lineNumber">0</td>
    <td class="lineNumber">658</td>
    <td class="codeLine">      !Disp.isImm())</td>
    <td class="lineNumber">0</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">659</td>
    <td class="codeLine">    return std::nullopt;</td>
    <td class="lineNumber">0</td>
    <td class="lineNumber">659</td>
    <td class="codeLine">    return std::nullopt;</td>
    <td class="lineNumber">0</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">660</td>
    <td class="codeLine"></td>
    <td class="lineNumber">---</td>
    <td class="lineNumber">660</td>
    <td class="codeLine"></td>
    <td class="lineNumber">---</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">661</td>
    <td class="codeLine">  // RIP-relative addressing.</td>
    <td class="lineNumber">---</td>
    <td class="lineNumber">661</td>
    <td class="codeLine">  // RIP-relative addressing.</td>
    <td class="lineNumber">---</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">662</td>
    <td class="codeLine">  if (BaseReg.getReg() == X86::RIP)</td>
    <td class="lineNumber">0</td>
    <td class="lineNumber">662</td>
    <td class="codeLine">  if (BaseReg.getReg() == X86::RIP)</td>
    <td class="lineNumber">0</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">663</td>
    <td class="codeLine">    return Addr + Size + Disp.getImm();</td>
    <td class="lineNumber">0</td>
    <td class="lineNumber">663</td>
    <td class="codeLine">    return Addr + Size + Disp.getImm();</td>
    <td class="lineNumber">0</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">664</td>
    <td class="codeLine"></td>
    <td class="lineNumber">---</td>
    <td class="lineNumber">664</td>
    <td class="codeLine"></td>
    <td class="lineNumber">---</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">665</td>
    <td class="codeLine">  return std::nullopt;</td>
    <td class="lineNumber">0</td>
    <td class="lineNumber">665</td>
    <td class="codeLine">  return std::nullopt;</td>
    <td class="lineNumber">0</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">666</td>
    <td class="codeLine">}</td>
    <td class="lineNumber">---</td>
    <td class="lineNumber">666</td>
    <td class="codeLine">}</td>
    <td class="lineNumber">---</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">667</td>
    <td class="codeLine"></td>
    <td class="lineNumber">---</td>
    <td class="lineNumber">667</td>
    <td class="codeLine"></td>
    <td class="lineNumber">---</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">668</td>
    <td class="codeLine">std::optional<uint64_t></td>
    <td class="lineNumber">---</td>
    <td class="lineNumber">668</td>
    <td class="codeLine">std::optional<uint64_t></td>
    <td class="lineNumber">---</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">669</td>
    <td class="codeLine">X86MCInstrAnalysis::getMemoryOperandRelocationOffset(const MCInst &Inst,</td>
    <td class="lineNumber">0</td>
    <td class="lineNumber">669</td>
    <td class="codeLine">X86MCInstrAnalysis::getMemoryOperandRelocationOffset(const MCInst &Inst,</td>
    <td class="lineNumber">0</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">670</td>
    <td class="codeLine">                                                     uint64_t Size) const {</td>
    <td class="lineNumber">---</td>
    <td class="lineNumber">670</td>
    <td class="codeLine">                                                     uint64_t Size) const {</td>
    <td class="lineNumber">---</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">671</td>
    <td class="codeLine">  if (Inst.getOpcode() != X86::LEA64r)</td>
    <td class="lineNumber">0</td>
    <td class="lineNumber">671</td>
    <td class="codeLine">  if (Inst.getOpcode() != X86::LEA64r)</td>
    <td class="lineNumber">0</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">672</td>
    <td class="codeLine">    return std::nullopt;</td>
    <td class="lineNumber">0</td>
    <td class="lineNumber">672</td>
    <td class="codeLine">    return std::nullopt;</td>
    <td class="lineNumber">0</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">673</td>
    <td class="codeLine">  const MCInstrDesc &MCID = Info->get(Inst.getOpcode());</td>
    <td class="lineNumber">0</td>
    <td class="lineNumber">673</td>
    <td class="codeLine">  const MCInstrDesc &MCID = Info->get(Inst.getOpcode());</td>
    <td class="lineNumber">0</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">674</td>
    <td class="codeLine">  int MemOpStart = X86II::getMemoryOperandNo(MCID.TSFlags);</td>
    <td class="lineNumber">0</td>
    <td class="lineNumber">674</td>
    <td class="codeLine">  int MemOpStart = X86II::getMemoryOperandNo(MCID.TSFlags);</td>
    <td class="lineNumber">0</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">675</td>
    <td class="codeLine">  if (MemOpStart == -1)</td>
    <td class="lineNumber">0</td>
    <td class="lineNumber">675</td>
    <td class="codeLine">  if (MemOpStart == -1)</td>
    <td class="lineNumber">0</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">676</td>
    <td class="codeLine">    return std::nullopt;</td>
    <td class="lineNumber">0</td>
    <td class="lineNumber">676</td>
    <td class="codeLine">    return std::nullopt;</td>
    <td class="lineNumber">0</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">677</td>
    <td class="codeLine">  MemOpStart += X86II::getOperandBias(MCID);</td>
    <td class="lineNumber">0</td>
    <td class="lineNumber">677</td>
    <td class="codeLine">  MemOpStart += X86II::getOperandBias(MCID);</td>
    <td class="lineNumber">0</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">678</td>
    <td class="codeLine">  const MCOperand &SegReg = Inst.getOperand(MemOpStart + X86::AddrSegmentReg);</td>
    <td class="lineNumber">0</td>
    <td class="lineNumber">678</td>
    <td class="codeLine">  const MCOperand &SegReg = Inst.getOperand(MemOpStart + X86::AddrSegmentReg);</td>
    <td class="lineNumber">0</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">679</td>
    <td class="codeLine">  const MCOperand &BaseReg = Inst.getOperand(MemOpStart + X86::AddrBaseReg);</td>
    <td class="lineNumber">0</td>
    <td class="lineNumber">679</td>
    <td class="codeLine">  const MCOperand &BaseReg = Inst.getOperand(MemOpStart + X86::AddrBaseReg);</td>
    <td class="lineNumber">0</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">680</td>
    <td class="codeLine">  const MCOperand &IndexReg = Inst.getOperand(MemOpStart + X86::AddrIndexReg);</td>
    <td class="lineNumber">0</td>
    <td class="lineNumber">680</td>
    <td class="codeLine">  const MCOperand &IndexReg = Inst.getOperand(MemOpStart + X86::AddrIndexReg);</td>
    <td class="lineNumber">0</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">681</td>
    <td class="codeLine">  const MCOperand &ScaleAmt = Inst.getOperand(MemOpStart + X86::AddrScaleAmt);</td>
    <td class="lineNumber">0</td>
    <td class="lineNumber">681</td>
    <td class="codeLine">  const MCOperand &ScaleAmt = Inst.getOperand(MemOpStart + X86::AddrScaleAmt);</td>
    <td class="lineNumber">0</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">682</td>
    <td class="codeLine">  const MCOperand &Disp = Inst.getOperand(MemOpStart + X86::AddrDisp);</td>
    <td class="lineNumber">0</td>
    <td class="lineNumber">682</td>
    <td class="codeLine">  const MCOperand &Disp = Inst.getOperand(MemOpStart + X86::AddrDisp);</td>
    <td class="lineNumber">0</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">683</td>
    <td class="codeLine">  // Must be a simple rip-relative address.</td>
    <td class="lineNumber">---</td>
    <td class="lineNumber">683</td>
    <td class="codeLine">  // Must be a simple rip-relative address.</td>
    <td class="lineNumber">---</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">684</td>
    <td class="codeLine">  if (BaseReg.getReg() != X86::RIP || SegReg.getReg() != 0 ||</td>
    <td class="lineNumber">0</td>
    <td class="lineNumber">684</td>
    <td class="codeLine">  if (BaseReg.getReg() != X86::RIP || SegReg.getReg() != 0 ||</td>
    <td class="lineNumber">0</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">685</td>
    <td class="codeLine">      IndexReg.getReg() != 0 || ScaleAmt.getImm() != 1 || !Disp.isImm())</td>
    <td class="lineNumber">0</td>
    <td class="lineNumber">685</td>
    <td class="codeLine">      IndexReg.getReg() != 0 || ScaleAmt.getImm() != 1 || !Disp.isImm())</td>
    <td class="lineNumber">0</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">686</td>
    <td class="codeLine">    return std::nullopt;</td>
    <td class="lineNumber">0</td>
    <td class="lineNumber">686</td>
    <td class="codeLine">    return std::nullopt;</td>
    <td class="lineNumber">0</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">687</td>
    <td class="codeLine">  // rip-relative ModR/M immediate is 32 bits.</td>
    <td class="lineNumber">---</td>
    <td class="lineNumber">687</td>
    <td class="codeLine">  // rip-relative ModR/M immediate is 32 bits.</td>
    <td class="lineNumber">---</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">688</td>
    <td class="codeLine">  assert(Size > 4 && "invalid instruction size for rip-relative lea");</td>
    <td class="lineNumber">0</td>
    <td class="lineNumber">688</td>
    <td class="codeLine">  assert(Size > 4 && "invalid instruction size for rip-relative lea");</td>
    <td class="lineNumber">0</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">689</td>
    <td class="codeLine">  return Size - 4;</td>
    <td class="lineNumber">0</td>
    <td class="lineNumber">689</td>
    <td class="codeLine">  return Size - 4;</td>
    <td class="lineNumber">0</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">690</td>
    <td class="codeLine">}</td>
    <td class="lineNumber">---</td>
    <td class="lineNumber">690</td>
    <td class="codeLine">}</td>
    <td class="lineNumber">---</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">691</td>
    <td class="codeLine"></td>
    <td class="lineNumber">---</td>
    <td class="lineNumber">691</td>
    <td class="codeLine"></td>
    <td class="lineNumber">---</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">692</td>
    <td class="codeLine">} // end of namespace X86_MC</td>
    <td class="lineNumber">---</td>
    <td class="lineNumber">692</td>
    <td class="codeLine">} // end of namespace X86_MC</td>
    <td class="lineNumber">---</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">693</td>
    <td class="codeLine"></td>
    <td class="lineNumber">---</td>
    <td class="lineNumber">693</td>
    <td class="codeLine"></td>
    <td class="lineNumber">---</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">694</td>
    <td class="codeLine">} // end of namespace llvm</td>
    <td class="lineNumber">---</td>
    <td class="lineNumber">694</td>
    <td class="codeLine">} // end of namespace llvm</td>
    <td class="lineNumber">---</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">695</td>
    <td class="codeLine"></td>
    <td class="lineNumber">---</td>
    <td class="lineNumber">695</td>
    <td class="codeLine"></td>
    <td class="lineNumber">---</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">696</td>
    <td class="codeLine">static MCInstrAnalysis *createX86MCInstrAnalysis(const MCInstrInfo *Info) {</td>
    <td class="lineNumber">0</td>
    <td class="lineNumber">696</td>
    <td class="codeLine">static MCInstrAnalysis *createX86MCInstrAnalysis(const MCInstrInfo *Info) {</td>
    <td class="lineNumber">0</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">697</td>
    <td class="codeLine">  return new X86_MC::X86MCInstrAnalysis(Info);</td>
    <td class="lineNumber">0</td>
    <td class="lineNumber">697</td>
    <td class="codeLine">  return new X86_MC::X86MCInstrAnalysis(Info);</td>
    <td class="lineNumber">0</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">698</td>
    <td class="codeLine">}</td>
    <td class="lineNumber">---</td>
    <td class="lineNumber">698</td>
    <td class="codeLine">}</td>
    <td class="lineNumber">---</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">699</td>
    <td class="codeLine"></td>
    <td class="lineNumber">---</td>
    <td class="lineNumber">699</td>
    <td class="codeLine"></td>
    <td class="lineNumber">---</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">700</td>
    <td class="codeLine">// Force static initialization.</td>
    <td class="lineNumber">---</td>
    <td class="lineNumber">700</td>
    <td class="codeLine">// Force static initialization.</td>
    <td class="lineNumber">---</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">701</td>
    <td class="codeLine coveredLine">extern "C" LLVM_EXTERNAL_VISIBILITY void LLVMInitializeX86TargetMC() {</td>
    <td class="lineNumber">1</td>
    <td class="lineNumber">701</td>
    <td class="codeLine coveredLine">extern "C" LLVM_EXTERNAL_VISIBILITY void LLVMInitializeX86TargetMC() {</td>
    <td class="lineNumber">1</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">702</td>
    <td class="codeLine coveredLine">  for (Target *T : {&getTheX86_32Target(), &getTheX86_64Target()}) {</td>
    <td class="lineNumber">3</td>
    <td class="lineNumber">702</td>
    <td class="codeLine coveredLine">  for (Target *T : {&getTheX86_32Target(), &getTheX86_64Target()}) {</td>
    <td class="lineNumber">3</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">703</td>
    <td class="codeLine">    // Register the MC asm info.</td>
    <td class="lineNumber">---</td>
    <td class="lineNumber">703</td>
    <td class="codeLine">    // Register the MC asm info.</td>
    <td class="lineNumber">---</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">704</td>
    <td class="codeLine coveredLine">    RegisterMCAsmInfoFn X(*T, createX86MCAsmInfo);</td>
    <td class="lineNumber">2</td>
    <td class="lineNumber">704</td>
    <td class="codeLine coveredLine">    RegisterMCAsmInfoFn X(*T, createX86MCAsmInfo);</td>
    <td class="lineNumber">2</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">705</td>
    <td class="codeLine"></td>
    <td class="lineNumber">---</td>
    <td class="lineNumber">705</td>
    <td class="codeLine"></td>
    <td class="lineNumber">---</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">706</td>
    <td class="codeLine">    // Register the MC instruction info.</td>
    <td class="lineNumber">---</td>
    <td class="lineNumber">706</td>
    <td class="codeLine">    // Register the MC instruction info.</td>
    <td class="lineNumber">---</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">707</td>
    <td class="codeLine coveredLine">    TargetRegistry::RegisterMCInstrInfo(*T, createX86MCInstrInfo);</td>
    <td class="lineNumber">2</td>
    <td class="lineNumber">707</td>
    <td class="codeLine coveredLine">    TargetRegistry::RegisterMCInstrInfo(*T, createX86MCInstrInfo);</td>
    <td class="lineNumber">2</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">708</td>
    <td class="codeLine"></td>
    <td class="lineNumber">---</td>
    <td class="lineNumber">708</td>
    <td class="codeLine"></td>
    <td class="lineNumber">---</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">709</td>
    <td class="codeLine">    // Register the MC register info.</td>
    <td class="lineNumber">---</td>
    <td class="lineNumber">709</td>
    <td class="codeLine">    // Register the MC register info.</td>
    <td class="lineNumber">---</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">710</td>
    <td class="codeLine coveredLine">    TargetRegistry::RegisterMCRegInfo(*T, createX86MCRegisterInfo);</td>
    <td class="lineNumber">2</td>
    <td class="lineNumber">710</td>
    <td class="codeLine coveredLine">    TargetRegistry::RegisterMCRegInfo(*T, createX86MCRegisterInfo);</td>
    <td class="lineNumber">2</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">711</td>
    <td class="codeLine"></td>
    <td class="lineNumber">---</td>
    <td class="lineNumber">711</td>
    <td class="codeLine"></td>
    <td class="lineNumber">---</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">712</td>
    <td class="codeLine">    // Register the MC subtarget info.</td>
    <td class="lineNumber">---</td>
    <td class="lineNumber">712</td>
    <td class="codeLine">    // Register the MC subtarget info.</td>
    <td class="lineNumber">---</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">713</td>
    <td class="codeLine coveredLine">    TargetRegistry::RegisterMCSubtargetInfo(*T,</td>
    <td class="lineNumber">2</td>
    <td class="lineNumber">713</td>
    <td class="codeLine coveredLine">    TargetRegistry::RegisterMCSubtargetInfo(*T,</td>
    <td class="lineNumber">2</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">714</td>
    <td class="codeLine">                                            X86_MC::createX86MCSubtargetInfo);</td>
    <td class="lineNumber">---</td>
    <td class="lineNumber">714</td>
    <td class="codeLine">                                            X86_MC::createX86MCSubtargetInfo);</td>
    <td class="lineNumber">---</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">715</td>
    <td class="codeLine"></td>
    <td class="lineNumber">---</td>
    <td class="lineNumber">715</td>
    <td class="codeLine"></td>
    <td class="lineNumber">---</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">716</td>
    <td class="codeLine">    // Register the MC instruction analyzer.</td>
    <td class="lineNumber">---</td>
    <td class="lineNumber">716</td>
    <td class="codeLine">    // Register the MC instruction analyzer.</td>
    <td class="lineNumber">---</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">717</td>
    <td class="codeLine coveredLine">    TargetRegistry::RegisterMCInstrAnalysis(*T, createX86MCInstrAnalysis);</td>
    <td class="lineNumber">2</td>
    <td class="lineNumber">717</td>
    <td class="codeLine coveredLine">    TargetRegistry::RegisterMCInstrAnalysis(*T, createX86MCInstrAnalysis);</td>
    <td class="lineNumber">2</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">718</td>
    <td class="codeLine"></td>
    <td class="lineNumber">---</td>
    <td class="lineNumber">718</td>
    <td class="codeLine"></td>
    <td class="lineNumber">---</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">719</td>
    <td class="codeLine">    // Register the code emitter.</td>
    <td class="lineNumber">---</td>
    <td class="lineNumber">719</td>
    <td class="codeLine">    // Register the code emitter.</td>
    <td class="lineNumber">---</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">720</td>
    <td class="codeLine coveredLine">    TargetRegistry::RegisterMCCodeEmitter(*T, createX86MCCodeEmitter);</td>
    <td class="lineNumber">2</td>
    <td class="lineNumber">720</td>
    <td class="codeLine coveredLine">    TargetRegistry::RegisterMCCodeEmitter(*T, createX86MCCodeEmitter);</td>
    <td class="lineNumber">2</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">721</td>
    <td class="codeLine"></td>
    <td class="lineNumber">---</td>
    <td class="lineNumber">721</td>
    <td class="codeLine"></td>
    <td class="lineNumber">---</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">722</td>
    <td class="codeLine">    // Register the obj target streamer.</td>
    <td class="lineNumber">---</td>
    <td class="lineNumber">722</td>
    <td class="codeLine">    // Register the obj target streamer.</td>
    <td class="lineNumber">---</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">723</td>
    <td class="codeLine coveredLine">    TargetRegistry::RegisterObjectTargetStreamer(*T,</td>
    <td class="lineNumber">2</td>
    <td class="lineNumber">723</td>
    <td class="codeLine coveredLine">    TargetRegistry::RegisterObjectTargetStreamer(*T,</td>
    <td class="lineNumber">2</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">724</td>
    <td class="codeLine">                                                 createX86ObjectTargetStreamer);</td>
    <td class="lineNumber">---</td>
    <td class="lineNumber">724</td>
    <td class="codeLine">                                                 createX86ObjectTargetStreamer);</td>
    <td class="lineNumber">---</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">725</td>
    <td class="codeLine"></td>
    <td class="lineNumber">---</td>
    <td class="lineNumber">725</td>
    <td class="codeLine"></td>
    <td class="lineNumber">---</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">726</td>
    <td class="codeLine">    // Register the asm target streamer.</td>
    <td class="lineNumber">---</td>
    <td class="lineNumber">726</td>
    <td class="codeLine">    // Register the asm target streamer.</td>
    <td class="lineNumber">---</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">727</td>
    <td class="codeLine coveredLine">    TargetRegistry::RegisterAsmTargetStreamer(*T, createX86AsmTargetStreamer);</td>
    <td class="lineNumber">2</td>
    <td class="lineNumber">727</td>
    <td class="codeLine coveredLine">    TargetRegistry::RegisterAsmTargetStreamer(*T, createX86AsmTargetStreamer);</td>
    <td class="lineNumber">2</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">728</td>
    <td class="codeLine"></td>
    <td class="lineNumber">---</td>
    <td class="lineNumber">728</td>
    <td class="codeLine"></td>
    <td class="lineNumber">---</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">729</td>
    <td class="codeLine">    // Register the null streamer.</td>
    <td class="lineNumber">---</td>
    <td class="lineNumber">729</td>
    <td class="codeLine">    // Register the null streamer.</td>
    <td class="lineNumber">---</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">730</td>
    <td class="codeLine coveredLine">    TargetRegistry::RegisterNullTargetStreamer(*T, createX86NullTargetStreamer);</td>
    <td class="lineNumber">2</td>
    <td class="lineNumber">730</td>
    <td class="codeLine coveredLine">    TargetRegistry::RegisterNullTargetStreamer(*T, createX86NullTargetStreamer);</td>
    <td class="lineNumber">2</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">731</td>
    <td class="codeLine"></td>
    <td class="lineNumber">---</td>
    <td class="lineNumber">731</td>
    <td class="codeLine"></td>
    <td class="lineNumber">---</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">732</td>
    <td class="codeLine coveredLine">    TargetRegistry::RegisterCOFFStreamer(*T, createX86WinCOFFStreamer);</td>
    <td class="lineNumber">2</td>
    <td class="lineNumber">732</td>
    <td class="codeLine coveredLine">    TargetRegistry::RegisterCOFFStreamer(*T, createX86WinCOFFStreamer);</td>
    <td class="lineNumber">2</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">733</td>
    <td class="codeLine"></td>
    <td class="lineNumber">---</td>
    <td class="lineNumber">733</td>
    <td class="codeLine"></td>
    <td class="lineNumber">---</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">734</td>
    <td class="codeLine">    // Register the MCInstPrinter.</td>
    <td class="lineNumber">---</td>
    <td class="lineNumber">734</td>
    <td class="codeLine">    // Register the MCInstPrinter.</td>
    <td class="lineNumber">---</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">735</td>
    <td class="codeLine coveredLine">    TargetRegistry::RegisterMCInstPrinter(*T, createX86MCInstPrinter);</td>
    <td class="lineNumber">2</td>
    <td class="lineNumber">735</td>
    <td class="codeLine coveredLine">    TargetRegistry::RegisterMCInstPrinter(*T, createX86MCInstPrinter);</td>
    <td class="lineNumber">2</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">736</td>
    <td class="codeLine"></td>
    <td class="lineNumber">---</td>
    <td class="lineNumber">736</td>
    <td class="codeLine"></td>
    <td class="lineNumber">---</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">737</td>
    <td class="codeLine">    // Register the MC relocation info.</td>
    <td class="lineNumber">---</td>
    <td class="lineNumber">737</td>
    <td class="codeLine">    // Register the MC relocation info.</td>
    <td class="lineNumber">---</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">738</td>
    <td class="codeLine coveredLine">    TargetRegistry::RegisterMCRelocationInfo(*T, createX86MCRelocationInfo);</td>
    <td class="lineNumber">2</td>
    <td class="lineNumber">738</td>
    <td class="codeLine coveredLine">    TargetRegistry::RegisterMCRelocationInfo(*T, createX86MCRelocationInfo);</td>
    <td class="lineNumber">2</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">739</td>
    <td class="codeLine">  }</td>
    <td class="lineNumber">---</td>
    <td class="lineNumber">739</td>
    <td class="codeLine">  }</td>
    <td class="lineNumber">---</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">740</td>
    <td class="codeLine"></td>
    <td class="lineNumber">---</td>
    <td class="lineNumber">740</td>
    <td class="codeLine"></td>
    <td class="lineNumber">---</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">741</td>
    <td class="codeLine">  // Register the asm backend.</td>
    <td class="lineNumber">---</td>
    <td class="lineNumber">741</td>
    <td class="codeLine">  // Register the asm backend.</td>
    <td class="lineNumber">---</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">742</td>
    <td class="codeLine coveredLine">  TargetRegistry::RegisterMCAsmBackend(getTheX86_32Target(),</td>
    <td class="lineNumber">1</td>
    <td class="lineNumber">742</td>
    <td class="codeLine coveredLine">  TargetRegistry::RegisterMCAsmBackend(getTheX86_32Target(),</td>
    <td class="lineNumber">1</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">743</td>
    <td class="codeLine">                                       createX86_32AsmBackend);</td>
    <td class="lineNumber">---</td>
    <td class="lineNumber">743</td>
    <td class="codeLine">                                       createX86_32AsmBackend);</td>
    <td class="lineNumber">---</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">744</td>
    <td class="codeLine coveredLine">  TargetRegistry::RegisterMCAsmBackend(getTheX86_64Target(),</td>
    <td class="lineNumber">1</td>
    <td class="lineNumber">744</td>
    <td class="codeLine coveredLine">  TargetRegistry::RegisterMCAsmBackend(getTheX86_64Target(),</td>
    <td class="lineNumber">1</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">745</td>
    <td class="codeLine">                                       createX86_64AsmBackend);</td>
    <td class="lineNumber">---</td>
    <td class="lineNumber">745</td>
    <td class="codeLine">                                       createX86_64AsmBackend);</td>
    <td class="lineNumber">---</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">746</td>
    <td class="codeLine coveredLine">}</td>
    <td class="lineNumber">1</td>
    <td class="lineNumber">746</td>
    <td class="codeLine coveredLine">}</td>
    <td class="lineNumber">1</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">747</td>
    <td class="codeLine"></td>
    <td class="lineNumber">---</td>
    <td class="lineNumber">747</td>
    <td class="codeLine"></td>
    <td class="lineNumber">---</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">748</td>
    <td class="codeLine">MCRegister llvm::getX86SubSuperRegister(MCRegister Reg, unsigned Size,</td>
    <td class="lineNumber">0</td>
    <td class="lineNumber">748</td>
    <td class="codeLine">MCRegister llvm::getX86SubSuperRegister(MCRegister Reg, unsigned Size,</td>
    <td class="lineNumber">0</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">749</td>
    <td class="codeLine">                                        bool High) {</td>
    <td class="lineNumber">---</td>
    <td class="lineNumber">749</td>
    <td class="codeLine">                                        bool High) {</td>
    <td class="lineNumber">---</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">750</td>
    <td class="codeLine">  switch (Size) {</td>
    <td class="lineNumber">0</td>
    <td class="lineNumber">750</td>
    <td class="codeLine">  switch (Size) {</td>
    <td class="lineNumber">0</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">751</td>
    <td class="codeLine">  default: llvm_unreachable("illegal register size");</td>
    <td class="lineNumber">0</td>
    <td class="lineNumber">751</td>
    <td class="codeLine">  default: llvm_unreachable("illegal register size");</td>
    <td class="lineNumber">0</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">752</td>
    <td class="codeLine">  case 8:</td>
    <td class="lineNumber">0</td>
    <td class="lineNumber">752</td>
    <td class="codeLine">  case 8:</td>
    <td class="lineNumber">0</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">753</td>
    <td class="codeLine">    if (High) {</td>
    <td class="lineNumber">0</td>
    <td class="lineNumber">753</td>
    <td class="codeLine">    if (High) {</td>
    <td class="lineNumber">0</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">754</td>
    <td class="codeLine">      switch (Reg.id()) {</td>
    <td class="lineNumber">0</td>
    <td class="lineNumber">754</td>
    <td class="codeLine">      switch (Reg.id()) {</td>
    <td class="lineNumber">0</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">755</td>
    <td class="codeLine">      default: return X86::NoRegister;</td>
    <td class="lineNumber">0</td>
    <td class="lineNumber">755</td>
    <td class="codeLine">      default: return X86::NoRegister;</td>
    <td class="lineNumber">0</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">756</td>
    <td class="codeLine">      case X86::AH: case X86::AL: case X86::AX: case X86::EAX: case X86::RAX:</td>
    <td class="lineNumber">0</td>
    <td class="lineNumber">756</td>
    <td class="codeLine">      case X86::AH: case X86::AL: case X86::AX: case X86::EAX: case X86::RAX:</td>
    <td class="lineNumber">0</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">757</td>
    <td class="codeLine">        return X86::AH;</td>
    <td class="lineNumber">0</td>
    <td class="lineNumber">757</td>
    <td class="codeLine">        return X86::AH;</td>
    <td class="lineNumber">0</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">758</td>
    <td class="codeLine">      case X86::DH: case X86::DL: case X86::DX: case X86::EDX: case X86::RDX:</td>
    <td class="lineNumber">0</td>
    <td class="lineNumber">758</td>
    <td class="codeLine">      case X86::DH: case X86::DL: case X86::DX: case X86::EDX: case X86::RDX:</td>
    <td class="lineNumber">0</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">759</td>
    <td class="codeLine">        return X86::DH;</td>
    <td class="lineNumber">0</td>
    <td class="lineNumber">759</td>
    <td class="codeLine">        return X86::DH;</td>
    <td class="lineNumber">0</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">760</td>
    <td class="codeLine">      case X86::CH: case X86::CL: case X86::CX: case X86::ECX: case X86::RCX:</td>
    <td class="lineNumber">0</td>
    <td class="lineNumber">760</td>
    <td class="codeLine">      case X86::CH: case X86::CL: case X86::CX: case X86::ECX: case X86::RCX:</td>
    <td class="lineNumber">0</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">761</td>
    <td class="codeLine">        return X86::CH;</td>
    <td class="lineNumber">0</td>
    <td class="lineNumber">761</td>
    <td class="codeLine">        return X86::CH;</td>
    <td class="lineNumber">0</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">762</td>
    <td class="codeLine">      case X86::BH: case X86::BL: case X86::BX: case X86::EBX: case X86::RBX:</td>
    <td class="lineNumber">0</td>
    <td class="lineNumber">762</td>
    <td class="codeLine">      case X86::BH: case X86::BL: case X86::BX: case X86::EBX: case X86::RBX:</td>
    <td class="lineNumber">0</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">763</td>
    <td class="codeLine">        return X86::BH;</td>
    <td class="lineNumber">0</td>
    <td class="lineNumber">763</td>
    <td class="codeLine">        return X86::BH;</td>
    <td class="lineNumber">0</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">764</td>
    <td class="codeLine">      }</td>
    <td class="lineNumber">---</td>
    <td class="lineNumber">764</td>
    <td class="codeLine">      }</td>
    <td class="lineNumber">---</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">765</td>
    <td class="codeLine">    } else {</td>
    <td class="lineNumber">---</td>
    <td class="lineNumber">765</td>
    <td class="codeLine">    } else {</td>
    <td class="lineNumber">---</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">766</td>
    <td class="codeLine">      switch (Reg.id()) {</td>
    <td class="lineNumber">0</td>
    <td class="lineNumber">766</td>
    <td class="codeLine">      switch (Reg.id()) {</td>
    <td class="lineNumber">0</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">767</td>
    <td class="codeLine">      default: return X86::NoRegister;</td>
    <td class="lineNumber">0</td>
    <td class="lineNumber">767</td>
    <td class="codeLine">      default: return X86::NoRegister;</td>
    <td class="lineNumber">0</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">768</td>
    <td class="codeLine">      case X86::AH: case X86::AL: case X86::AX: case X86::EAX: case X86::RAX:</td>
    <td class="lineNumber">0</td>
    <td class="lineNumber">768</td>
    <td class="codeLine">      case X86::AH: case X86::AL: case X86::AX: case X86::EAX: case X86::RAX:</td>
    <td class="lineNumber">0</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">769</td>
    <td class="codeLine">        return X86::AL;</td>
    <td class="lineNumber">0</td>
    <td class="lineNumber">769</td>
    <td class="codeLine">        return X86::AL;</td>
    <td class="lineNumber">0</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">770</td>
    <td class="codeLine">      case X86::DH: case X86::DL: case X86::DX: case X86::EDX: case X86::RDX:</td>
    <td class="lineNumber">0</td>
    <td class="lineNumber">770</td>
    <td class="codeLine">      case X86::DH: case X86::DL: case X86::DX: case X86::EDX: case X86::RDX:</td>
    <td class="lineNumber">0</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">771</td>
    <td class="codeLine">        return X86::DL;</td>
    <td class="lineNumber">0</td>
    <td class="lineNumber">771</td>
    <td class="codeLine">        return X86::DL;</td>
    <td class="lineNumber">0</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">772</td>
    <td class="codeLine">      case X86::CH: case X86::CL: case X86::CX: case X86::ECX: case X86::RCX:</td>
    <td class="lineNumber">0</td>
    <td class="lineNumber">772</td>
    <td class="codeLine">      case X86::CH: case X86::CL: case X86::CX: case X86::ECX: case X86::RCX:</td>
    <td class="lineNumber">0</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">773</td>
    <td class="codeLine">        return X86::CL;</td>
    <td class="lineNumber">0</td>
    <td class="lineNumber">773</td>
    <td class="codeLine">        return X86::CL;</td>
    <td class="lineNumber">0</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">774</td>
    <td class="codeLine">      case X86::BH: case X86::BL: case X86::BX: case X86::EBX: case X86::RBX:</td>
    <td class="lineNumber">0</td>
    <td class="lineNumber">774</td>
    <td class="codeLine">      case X86::BH: case X86::BL: case X86::BX: case X86::EBX: case X86::RBX:</td>
    <td class="lineNumber">0</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">775</td>
    <td class="codeLine">        return X86::BL;</td>
    <td class="lineNumber">0</td>
    <td class="lineNumber">775</td>
    <td class="codeLine">        return X86::BL;</td>
    <td class="lineNumber">0</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">776</td>
    <td class="codeLine">      case X86::SIL: case X86::SI: case X86::ESI: case X86::RSI:</td>
    <td class="lineNumber">0</td>
    <td class="lineNumber">776</td>
    <td class="codeLine">      case X86::SIL: case X86::SI: case X86::ESI: case X86::RSI:</td>
    <td class="lineNumber">0</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">777</td>
    <td class="codeLine">        return X86::SIL;</td>
    <td class="lineNumber">0</td>
    <td class="lineNumber">777</td>
    <td class="codeLine">        return X86::SIL;</td>
    <td class="lineNumber">0</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">778</td>
    <td class="codeLine">      case X86::DIL: case X86::DI: case X86::EDI: case X86::RDI:</td>
    <td class="lineNumber">0</td>
    <td class="lineNumber">778</td>
    <td class="codeLine">      case X86::DIL: case X86::DI: case X86::EDI: case X86::RDI:</td>
    <td class="lineNumber">0</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">779</td>
    <td class="codeLine">        return X86::DIL;</td>
    <td class="lineNumber">0</td>
    <td class="lineNumber">779</td>
    <td class="codeLine">        return X86::DIL;</td>
    <td class="lineNumber">0</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">780</td>
    <td class="codeLine">      case X86::BPL: case X86::BP: case X86::EBP: case X86::RBP:</td>
    <td class="lineNumber">0</td>
    <td class="lineNumber">780</td>
    <td class="codeLine">      case X86::BPL: case X86::BP: case X86::EBP: case X86::RBP:</td>
    <td class="lineNumber">0</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">781</td>
    <td class="codeLine">        return X86::BPL;</td>
    <td class="lineNumber">0</td>
    <td class="lineNumber">781</td>
    <td class="codeLine">        return X86::BPL;</td>
    <td class="lineNumber">0</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">782</td>
    <td class="codeLine">      case X86::SPL: case X86::SP: case X86::ESP: case X86::RSP:</td>
    <td class="lineNumber">0</td>
    <td class="lineNumber">782</td>
    <td class="codeLine">      case X86::SPL: case X86::SP: case X86::ESP: case X86::RSP:</td>
    <td class="lineNumber">0</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">783</td>
    <td class="codeLine">        return X86::SPL;</td>
    <td class="lineNumber">0</td>
    <td class="lineNumber">783</td>
    <td class="codeLine">        return X86::SPL;</td>
    <td class="lineNumber">0</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">784</td>
    <td class="codeLine">      case X86::R8B: case X86::R8W: case X86::R8D: case X86::R8:</td>
    <td class="lineNumber">0</td>
    <td class="lineNumber">784</td>
    <td class="codeLine">      case X86::R8B: case X86::R8W: case X86::R8D: case X86::R8:</td>
    <td class="lineNumber">0</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">785</td>
    <td class="codeLine">        return X86::R8B;</td>
    <td class="lineNumber">0</td>
    <td class="lineNumber">785</td>
    <td class="codeLine">        return X86::R8B;</td>
    <td class="lineNumber">0</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">786</td>
    <td class="codeLine">      case X86::R9B: case X86::R9W: case X86::R9D: case X86::R9:</td>
    <td class="lineNumber">0</td>
    <td class="lineNumber">786</td>
    <td class="codeLine">      case X86::R9B: case X86::R9W: case X86::R9D: case X86::R9:</td>
    <td class="lineNumber">0</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">787</td>
    <td class="codeLine">        return X86::R9B;</td>
    <td class="lineNumber">0</td>
    <td class="lineNumber">787</td>
    <td class="codeLine">        return X86::R9B;</td>
    <td class="lineNumber">0</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">788</td>
    <td class="codeLine">      case X86::R10B: case X86::R10W: case X86::R10D: case X86::R10:</td>
    <td class="lineNumber">0</td>
    <td class="lineNumber">788</td>
    <td class="codeLine">      case X86::R10B: case X86::R10W: case X86::R10D: case X86::R10:</td>
    <td class="lineNumber">0</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">789</td>
    <td class="codeLine">        return X86::R10B;</td>
    <td class="lineNumber">0</td>
    <td class="lineNumber">789</td>
    <td class="codeLine">        return X86::R10B;</td>
    <td class="lineNumber">0</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">790</td>
    <td class="codeLine">      case X86::R11B: case X86::R11W: case X86::R11D: case X86::R11:</td>
    <td class="lineNumber">0</td>
    <td class="lineNumber">790</td>
    <td class="codeLine">      case X86::R11B: case X86::R11W: case X86::R11D: case X86::R11:</td>
    <td class="lineNumber">0</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">791</td>
    <td class="codeLine">        return X86::R11B;</td>
    <td class="lineNumber">0</td>
    <td class="lineNumber">791</td>
    <td class="codeLine">        return X86::R11B;</td>
    <td class="lineNumber">0</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">792</td>
    <td class="codeLine">      case X86::R12B: case X86::R12W: case X86::R12D: case X86::R12:</td>
    <td class="lineNumber">0</td>
    <td class="lineNumber">792</td>
    <td class="codeLine">      case X86::R12B: case X86::R12W: case X86::R12D: case X86::R12:</td>
    <td class="lineNumber">0</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">793</td>
    <td class="codeLine">        return X86::R12B;</td>
    <td class="lineNumber">0</td>
    <td class="lineNumber">793</td>
    <td class="codeLine">        return X86::R12B;</td>
    <td class="lineNumber">0</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">794</td>
    <td class="codeLine">      case X86::R13B: case X86::R13W: case X86::R13D: case X86::R13:</td>
    <td class="lineNumber">0</td>
    <td class="lineNumber">794</td>
    <td class="codeLine">      case X86::R13B: case X86::R13W: case X86::R13D: case X86::R13:</td>
    <td class="lineNumber">0</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">795</td>
    <td class="codeLine">        return X86::R13B;</td>
    <td class="lineNumber">0</td>
    <td class="lineNumber">795</td>
    <td class="codeLine">        return X86::R13B;</td>
    <td class="lineNumber">0</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">796</td>
    <td class="codeLine">      case X86::R14B: case X86::R14W: case X86::R14D: case X86::R14:</td>
    <td class="lineNumber">0</td>
    <td class="lineNumber">796</td>
    <td class="codeLine">      case X86::R14B: case X86::R14W: case X86::R14D: case X86::R14:</td>
    <td class="lineNumber">0</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">797</td>
    <td class="codeLine">        return X86::R14B;</td>
    <td class="lineNumber">0</td>
    <td class="lineNumber">797</td>
    <td class="codeLine">        return X86::R14B;</td>
    <td class="lineNumber">0</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">798</td>
    <td class="codeLine">      case X86::R15B: case X86::R15W: case X86::R15D: case X86::R15:</td>
    <td class="lineNumber">0</td>
    <td class="lineNumber">798</td>
    <td class="codeLine">      case X86::R15B: case X86::R15W: case X86::R15D: case X86::R15:</td>
    <td class="lineNumber">0</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">799</td>
    <td class="codeLine">        return X86::R15B;</td>
    <td class="lineNumber">0</td>
    <td class="lineNumber">799</td>
    <td class="codeLine">        return X86::R15B;</td>
    <td class="lineNumber">0</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">800</td>
    <td class="codeLine">      }</td>
    <td class="lineNumber">---</td>
    <td class="lineNumber">800</td>
    <td class="codeLine">      }</td>
    <td class="lineNumber">---</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">801</td>
    <td class="codeLine">    }</td>
    <td class="lineNumber">---</td>
    <td class="lineNumber">801</td>
    <td class="codeLine">    }</td>
    <td class="lineNumber">---</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">802</td>
    <td class="codeLine">  case 16:</td>
    <td class="lineNumber">0</td>
    <td class="lineNumber">802</td>
    <td class="codeLine">  case 16:</td>
    <td class="lineNumber">0</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">803</td>
    <td class="codeLine">    switch (Reg.id()) {</td>
    <td class="lineNumber">0</td>
    <td class="lineNumber">803</td>
    <td class="codeLine">    switch (Reg.id()) {</td>
    <td class="lineNumber">0</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">804</td>
    <td class="codeLine">    default: return X86::NoRegister;</td>
    <td class="lineNumber">0</td>
    <td class="lineNumber">804</td>
    <td class="codeLine">    default: return X86::NoRegister;</td>
    <td class="lineNumber">0</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">805</td>
    <td class="codeLine">    case X86::AH: case X86::AL: case X86::AX: case X86::EAX: case X86::RAX:</td>
    <td class="lineNumber">0</td>
    <td class="lineNumber">805</td>
    <td class="codeLine">    case X86::AH: case X86::AL: case X86::AX: case X86::EAX: case X86::RAX:</td>
    <td class="lineNumber">0</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">806</td>
    <td class="codeLine">      return X86::AX;</td>
    <td class="lineNumber">0</td>
    <td class="lineNumber">806</td>
    <td class="codeLine">      return X86::AX;</td>
    <td class="lineNumber">0</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">807</td>
    <td class="codeLine">    case X86::DH: case X86::DL: case X86::DX: case X86::EDX: case X86::RDX:</td>
    <td class="lineNumber">0</td>
    <td class="lineNumber">807</td>
    <td class="codeLine">    case X86::DH: case X86::DL: case X86::DX: case X86::EDX: case X86::RDX:</td>
    <td class="lineNumber">0</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">808</td>
    <td class="codeLine">      return X86::DX;</td>
    <td class="lineNumber">0</td>
    <td class="lineNumber">808</td>
    <td class="codeLine">      return X86::DX;</td>
    <td class="lineNumber">0</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">809</td>
    <td class="codeLine">    case X86::CH: case X86::CL: case X86::CX: case X86::ECX: case X86::RCX:</td>
    <td class="lineNumber">0</td>
    <td class="lineNumber">809</td>
    <td class="codeLine">    case X86::CH: case X86::CL: case X86::CX: case X86::ECX: case X86::RCX:</td>
    <td class="lineNumber">0</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">810</td>
    <td class="codeLine">      return X86::CX;</td>
    <td class="lineNumber">0</td>
    <td class="lineNumber">810</td>
    <td class="codeLine">      return X86::CX;</td>
    <td class="lineNumber">0</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">811</td>
    <td class="codeLine">    case X86::BH: case X86::BL: case X86::BX: case X86::EBX: case X86::RBX:</td>
    <td class="lineNumber">0</td>
    <td class="lineNumber">811</td>
    <td class="codeLine">    case X86::BH: case X86::BL: case X86::BX: case X86::EBX: case X86::RBX:</td>
    <td class="lineNumber">0</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">812</td>
    <td class="codeLine">      return X86::BX;</td>
    <td class="lineNumber">0</td>
    <td class="lineNumber">812</td>
    <td class="codeLine">      return X86::BX;</td>
    <td class="lineNumber">0</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">813</td>
    <td class="codeLine">    case X86::SIL: case X86::SI: case X86::ESI: case X86::RSI:</td>
    <td class="lineNumber">0</td>
    <td class="lineNumber">813</td>
    <td class="codeLine">    case X86::SIL: case X86::SI: case X86::ESI: case X86::RSI:</td>
    <td class="lineNumber">0</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">814</td>
    <td class="codeLine">      return X86::SI;</td>
    <td class="lineNumber">0</td>
    <td class="lineNumber">814</td>
    <td class="codeLine">      return X86::SI;</td>
    <td class="lineNumber">0</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">815</td>
    <td class="codeLine">    case X86::DIL: case X86::DI: case X86::EDI: case X86::RDI:</td>
    <td class="lineNumber">0</td>
    <td class="lineNumber">815</td>
    <td class="codeLine">    case X86::DIL: case X86::DI: case X86::EDI: case X86::RDI:</td>
    <td class="lineNumber">0</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">816</td>
    <td class="codeLine">      return X86::DI;</td>
    <td class="lineNumber">0</td>
    <td class="lineNumber">816</td>
    <td class="codeLine">      return X86::DI;</td>
    <td class="lineNumber">0</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">817</td>
    <td class="codeLine">    case X86::BPL: case X86::BP: case X86::EBP: case X86::RBP:</td>
    <td class="lineNumber">0</td>
    <td class="lineNumber">817</td>
    <td class="codeLine">    case X86::BPL: case X86::BP: case X86::EBP: case X86::RBP:</td>
    <td class="lineNumber">0</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">818</td>
    <td class="codeLine">      return X86::BP;</td>
    <td class="lineNumber">0</td>
    <td class="lineNumber">818</td>
    <td class="codeLine">      return X86::BP;</td>
    <td class="lineNumber">0</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">819</td>
    <td class="codeLine">    case X86::SPL: case X86::SP: case X86::ESP: case X86::RSP:</td>
    <td class="lineNumber">0</td>
    <td class="lineNumber">819</td>
    <td class="codeLine">    case X86::SPL: case X86::SP: case X86::ESP: case X86::RSP:</td>
    <td class="lineNumber">0</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">820</td>
    <td class="codeLine">      return X86::SP;</td>
    <td class="lineNumber">0</td>
    <td class="lineNumber">820</td>
    <td class="codeLine">      return X86::SP;</td>
    <td class="lineNumber">0</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">821</td>
    <td class="codeLine">    case X86::R8B: case X86::R8W: case X86::R8D: case X86::R8:</td>
    <td class="lineNumber">0</td>
    <td class="lineNumber">821</td>
    <td class="codeLine">    case X86::R8B: case X86::R8W: case X86::R8D: case X86::R8:</td>
    <td class="lineNumber">0</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">822</td>
    <td class="codeLine">      return X86::R8W;</td>
    <td class="lineNumber">0</td>
    <td class="lineNumber">822</td>
    <td class="codeLine">      return X86::R8W;</td>
    <td class="lineNumber">0</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">823</td>
    <td class="codeLine">    case X86::R9B: case X86::R9W: case X86::R9D: case X86::R9:</td>
    <td class="lineNumber">0</td>
    <td class="lineNumber">823</td>
    <td class="codeLine">    case X86::R9B: case X86::R9W: case X86::R9D: case X86::R9:</td>
    <td class="lineNumber">0</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">824</td>
    <td class="codeLine">      return X86::R9W;</td>
    <td class="lineNumber">0</td>
    <td class="lineNumber">824</td>
    <td class="codeLine">      return X86::R9W;</td>
    <td class="lineNumber">0</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">825</td>
    <td class="codeLine">    case X86::R10B: case X86::R10W: case X86::R10D: case X86::R10:</td>
    <td class="lineNumber">0</td>
    <td class="lineNumber">825</td>
    <td class="codeLine">    case X86::R10B: case X86::R10W: case X86::R10D: case X86::R10:</td>
    <td class="lineNumber">0</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">826</td>
    <td class="codeLine">      return X86::R10W;</td>
    <td class="lineNumber">0</td>
    <td class="lineNumber">826</td>
    <td class="codeLine">      return X86::R10W;</td>
    <td class="lineNumber">0</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">827</td>
    <td class="codeLine">    case X86::R11B: case X86::R11W: case X86::R11D: case X86::R11:</td>
    <td class="lineNumber">0</td>
    <td class="lineNumber">827</td>
    <td class="codeLine">    case X86::R11B: case X86::R11W: case X86::R11D: case X86::R11:</td>
    <td class="lineNumber">0</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">828</td>
    <td class="codeLine">      return X86::R11W;</td>
    <td class="lineNumber">0</td>
    <td class="lineNumber">828</td>
    <td class="codeLine">      return X86::R11W;</td>
    <td class="lineNumber">0</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">829</td>
    <td class="codeLine">    case X86::R12B: case X86::R12W: case X86::R12D: case X86::R12:</td>
    <td class="lineNumber">0</td>
    <td class="lineNumber">829</td>
    <td class="codeLine">    case X86::R12B: case X86::R12W: case X86::R12D: case X86::R12:</td>
    <td class="lineNumber">0</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">830</td>
    <td class="codeLine">      return X86::R12W;</td>
    <td class="lineNumber">0</td>
    <td class="lineNumber">830</td>
    <td class="codeLine">      return X86::R12W;</td>
    <td class="lineNumber">0</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">831</td>
    <td class="codeLine">    case X86::R13B: case X86::R13W: case X86::R13D: case X86::R13:</td>
    <td class="lineNumber">0</td>
    <td class="lineNumber">831</td>
    <td class="codeLine">    case X86::R13B: case X86::R13W: case X86::R13D: case X86::R13:</td>
    <td class="lineNumber">0</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">832</td>
    <td class="codeLine">      return X86::R13W;</td>
    <td class="lineNumber">0</td>
    <td class="lineNumber">832</td>
    <td class="codeLine">      return X86::R13W;</td>
    <td class="lineNumber">0</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">833</td>
    <td class="codeLine">    case X86::R14B: case X86::R14W: case X86::R14D: case X86::R14:</td>
    <td class="lineNumber">0</td>
    <td class="lineNumber">833</td>
    <td class="codeLine">    case X86::R14B: case X86::R14W: case X86::R14D: case X86::R14:</td>
    <td class="lineNumber">0</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">834</td>
    <td class="codeLine">      return X86::R14W;</td>
    <td class="lineNumber">0</td>
    <td class="lineNumber">834</td>
    <td class="codeLine">      return X86::R14W;</td>
    <td class="lineNumber">0</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">835</td>
    <td class="codeLine">    case X86::R15B: case X86::R15W: case X86::R15D: case X86::R15:</td>
    <td class="lineNumber">0</td>
    <td class="lineNumber">835</td>
    <td class="codeLine">    case X86::R15B: case X86::R15W: case X86::R15D: case X86::R15:</td>
    <td class="lineNumber">0</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">836</td>
    <td class="codeLine">      return X86::R15W;</td>
    <td class="lineNumber">0</td>
    <td class="lineNumber">836</td>
    <td class="codeLine">      return X86::R15W;</td>
    <td class="lineNumber">0</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">837</td>
    <td class="codeLine">    }</td>
    <td class="lineNumber">---</td>
    <td class="lineNumber">837</td>
    <td class="codeLine">    }</td>
    <td class="lineNumber">---</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">838</td>
    <td class="codeLine">  case 32:</td>
    <td class="lineNumber">0</td>
    <td class="lineNumber">838</td>
    <td class="codeLine">  case 32:</td>
    <td class="lineNumber">0</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">839</td>
    <td class="codeLine">    switch (Reg.id()) {</td>
    <td class="lineNumber">0</td>
    <td class="lineNumber">839</td>
    <td class="codeLine">    switch (Reg.id()) {</td>
    <td class="lineNumber">0</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">840</td>
    <td class="codeLine">    default: return X86::NoRegister;</td>
    <td class="lineNumber">0</td>
    <td class="lineNumber">840</td>
    <td class="codeLine">    default: return X86::NoRegister;</td>
    <td class="lineNumber">0</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">841</td>
    <td class="codeLine">    case X86::AH: case X86::AL: case X86::AX: case X86::EAX: case X86::RAX:</td>
    <td class="lineNumber">0</td>
    <td class="lineNumber">841</td>
    <td class="codeLine">    case X86::AH: case X86::AL: case X86::AX: case X86::EAX: case X86::RAX:</td>
    <td class="lineNumber">0</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">842</td>
    <td class="codeLine">      return X86::EAX;</td>
    <td class="lineNumber">0</td>
    <td class="lineNumber">842</td>
    <td class="codeLine">      return X86::EAX;</td>
    <td class="lineNumber">0</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">843</td>
    <td class="codeLine">    case X86::DH: case X86::DL: case X86::DX: case X86::EDX: case X86::RDX:</td>
    <td class="lineNumber">0</td>
    <td class="lineNumber">843</td>
    <td class="codeLine">    case X86::DH: case X86::DL: case X86::DX: case X86::EDX: case X86::RDX:</td>
    <td class="lineNumber">0</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">844</td>
    <td class="codeLine">      return X86::EDX;</td>
    <td class="lineNumber">0</td>
    <td class="lineNumber">844</td>
    <td class="codeLine">      return X86::EDX;</td>
    <td class="lineNumber">0</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">845</td>
    <td class="codeLine">    case X86::CH: case X86::CL: case X86::CX: case X86::ECX: case X86::RCX:</td>
    <td class="lineNumber">0</td>
    <td class="lineNumber">845</td>
    <td class="codeLine">    case X86::CH: case X86::CL: case X86::CX: case X86::ECX: case X86::RCX:</td>
    <td class="lineNumber">0</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">846</td>
    <td class="codeLine">      return X86::ECX;</td>
    <td class="lineNumber">0</td>
    <td class="lineNumber">846</td>
    <td class="codeLine">      return X86::ECX;</td>
    <td class="lineNumber">0</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">847</td>
    <td class="codeLine">    case X86::BH: case X86::BL: case X86::BX: case X86::EBX: case X86::RBX:</td>
    <td class="lineNumber">0</td>
    <td class="lineNumber">847</td>
    <td class="codeLine">    case X86::BH: case X86::BL: case X86::BX: case X86::EBX: case X86::RBX:</td>
    <td class="lineNumber">0</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">848</td>
    <td class="codeLine">      return X86::EBX;</td>
    <td class="lineNumber">0</td>
    <td class="lineNumber">848</td>
    <td class="codeLine">      return X86::EBX;</td>
    <td class="lineNumber">0</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">849</td>
    <td class="codeLine">    case X86::SIL: case X86::SI: case X86::ESI: case X86::RSI:</td>
    <td class="lineNumber">0</td>
    <td class="lineNumber">849</td>
    <td class="codeLine">    case X86::SIL: case X86::SI: case X86::ESI: case X86::RSI:</td>
    <td class="lineNumber">0</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">850</td>
    <td class="codeLine">      return X86::ESI;</td>
    <td class="lineNumber">0</td>
    <td class="lineNumber">850</td>
    <td class="codeLine">      return X86::ESI;</td>
    <td class="lineNumber">0</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">851</td>
    <td class="codeLine">    case X86::DIL: case X86::DI: case X86::EDI: case X86::RDI:</td>
    <td class="lineNumber">0</td>
    <td class="lineNumber">851</td>
    <td class="codeLine">    case X86::DIL: case X86::DI: case X86::EDI: case X86::RDI:</td>
    <td class="lineNumber">0</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">852</td>
    <td class="codeLine">      return X86::EDI;</td>
    <td class="lineNumber">0</td>
    <td class="lineNumber">852</td>
    <td class="codeLine">      return X86::EDI;</td>
    <td class="lineNumber">0</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">853</td>
    <td class="codeLine">    case X86::BPL: case X86::BP: case X86::EBP: case X86::RBP:</td>
    <td class="lineNumber">0</td>
    <td class="lineNumber">853</td>
    <td class="codeLine">    case X86::BPL: case X86::BP: case X86::EBP: case X86::RBP:</td>
    <td class="lineNumber">0</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">854</td>
    <td class="codeLine">      return X86::EBP;</td>
    <td class="lineNumber">0</td>
    <td class="lineNumber">854</td>
    <td class="codeLine">      return X86::EBP;</td>
    <td class="lineNumber">0</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">855</td>
    <td class="codeLine">    case X86::SPL: case X86::SP: case X86::ESP: case X86::RSP:</td>
    <td class="lineNumber">0</td>
    <td class="lineNumber">855</td>
    <td class="codeLine">    case X86::SPL: case X86::SP: case X86::ESP: case X86::RSP:</td>
    <td class="lineNumber">0</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">856</td>
    <td class="codeLine">      return X86::ESP;</td>
    <td class="lineNumber">0</td>
    <td class="lineNumber">856</td>
    <td class="codeLine">      return X86::ESP;</td>
    <td class="lineNumber">0</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">857</td>
    <td class="codeLine">    case X86::R8B: case X86::R8W: case X86::R8D: case X86::R8:</td>
    <td class="lineNumber">0</td>
    <td class="lineNumber">857</td>
    <td class="codeLine">    case X86::R8B: case X86::R8W: case X86::R8D: case X86::R8:</td>
    <td class="lineNumber">0</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">858</td>
    <td class="codeLine">      return X86::R8D;</td>
    <td class="lineNumber">0</td>
    <td class="lineNumber">858</td>
    <td class="codeLine">      return X86::R8D;</td>
    <td class="lineNumber">0</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">859</td>
    <td class="codeLine">    case X86::R9B: case X86::R9W: case X86::R9D: case X86::R9:</td>
    <td class="lineNumber">0</td>
    <td class="lineNumber">859</td>
    <td class="codeLine">    case X86::R9B: case X86::R9W: case X86::R9D: case X86::R9:</td>
    <td class="lineNumber">0</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">860</td>
    <td class="codeLine">      return X86::R9D;</td>
    <td class="lineNumber">0</td>
    <td class="lineNumber">860</td>
    <td class="codeLine">      return X86::R9D;</td>
    <td class="lineNumber">0</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">861</td>
    <td class="codeLine">    case X86::R10B: case X86::R10W: case X86::R10D: case X86::R10:</td>
    <td class="lineNumber">0</td>
    <td class="lineNumber">861</td>
    <td class="codeLine">    case X86::R10B: case X86::R10W: case X86::R10D: case X86::R10:</td>
    <td class="lineNumber">0</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">862</td>
    <td class="codeLine">      return X86::R10D;</td>
    <td class="lineNumber">0</td>
    <td class="lineNumber">862</td>
    <td class="codeLine">      return X86::R10D;</td>
    <td class="lineNumber">0</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">863</td>
    <td class="codeLine">    case X86::R11B: case X86::R11W: case X86::R11D: case X86::R11:</td>
    <td class="lineNumber">0</td>
    <td class="lineNumber">863</td>
    <td class="codeLine">    case X86::R11B: case X86::R11W: case X86::R11D: case X86::R11:</td>
    <td class="lineNumber">0</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">864</td>
    <td class="codeLine">      return X86::R11D;</td>
    <td class="lineNumber">0</td>
    <td class="lineNumber">864</td>
    <td class="codeLine">      return X86::R11D;</td>
    <td class="lineNumber">0</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">865</td>
    <td class="codeLine">    case X86::R12B: case X86::R12W: case X86::R12D: case X86::R12:</td>
    <td class="lineNumber">0</td>
    <td class="lineNumber">865</td>
    <td class="codeLine">    case X86::R12B: case X86::R12W: case X86::R12D: case X86::R12:</td>
    <td class="lineNumber">0</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">866</td>
    <td class="codeLine">      return X86::R12D;</td>
    <td class="lineNumber">0</td>
    <td class="lineNumber">866</td>
    <td class="codeLine">      return X86::R12D;</td>
    <td class="lineNumber">0</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">867</td>
    <td class="codeLine">    case X86::R13B: case X86::R13W: case X86::R13D: case X86::R13:</td>
    <td class="lineNumber">0</td>
    <td class="lineNumber">867</td>
    <td class="codeLine">    case X86::R13B: case X86::R13W: case X86::R13D: case X86::R13:</td>
    <td class="lineNumber">0</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">868</td>
    <td class="codeLine">      return X86::R13D;</td>
    <td class="lineNumber">0</td>
    <td class="lineNumber">868</td>
    <td class="codeLine">      return X86::R13D;</td>
    <td class="lineNumber">0</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">869</td>
    <td class="codeLine">    case X86::R14B: case X86::R14W: case X86::R14D: case X86::R14:</td>
    <td class="lineNumber">0</td>
    <td class="lineNumber">869</td>
    <td class="codeLine">    case X86::R14B: case X86::R14W: case X86::R14D: case X86::R14:</td>
    <td class="lineNumber">0</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">870</td>
    <td class="codeLine">      return X86::R14D;</td>
    <td class="lineNumber">0</td>
    <td class="lineNumber">870</td>
    <td class="codeLine">      return X86::R14D;</td>
    <td class="lineNumber">0</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">871</td>
    <td class="codeLine">    case X86::R15B: case X86::R15W: case X86::R15D: case X86::R15:</td>
    <td class="lineNumber">0</td>
    <td class="lineNumber">871</td>
    <td class="codeLine">    case X86::R15B: case X86::R15W: case X86::R15D: case X86::R15:</td>
    <td class="lineNumber">0</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">872</td>
    <td class="codeLine">      return X86::R15D;</td>
    <td class="lineNumber">0</td>
    <td class="lineNumber">872</td>
    <td class="codeLine">      return X86::R15D;</td>
    <td class="lineNumber">0</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">873</td>
    <td class="codeLine">    }</td>
    <td class="lineNumber">---</td>
    <td class="lineNumber">873</td>
    <td class="codeLine">    }</td>
    <td class="lineNumber">---</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">874</td>
    <td class="codeLine">  case 64:</td>
    <td class="lineNumber">0</td>
    <td class="lineNumber">874</td>
    <td class="codeLine">  case 64:</td>
    <td class="lineNumber">0</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">875</td>
    <td class="codeLine">    switch (Reg.id()) {</td>
    <td class="lineNumber">0</td>
    <td class="lineNumber">875</td>
    <td class="codeLine">    switch (Reg.id()) {</td>
    <td class="lineNumber">0</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">876</td>
    <td class="codeLine">    default: return X86::NoRegister;</td>
    <td class="lineNumber">0</td>
    <td class="lineNumber">876</td>
    <td class="codeLine">    default: return X86::NoRegister;</td>
    <td class="lineNumber">0</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">877</td>
    <td class="codeLine">    case X86::AH: case X86::AL: case X86::AX: case X86::EAX: case X86::RAX:</td>
    <td class="lineNumber">0</td>
    <td class="lineNumber">877</td>
    <td class="codeLine">    case X86::AH: case X86::AL: case X86::AX: case X86::EAX: case X86::RAX:</td>
    <td class="lineNumber">0</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">878</td>
    <td class="codeLine">      return X86::RAX;</td>
    <td class="lineNumber">0</td>
    <td class="lineNumber">878</td>
    <td class="codeLine">      return X86::RAX;</td>
    <td class="lineNumber">0</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">879</td>
    <td class="codeLine">    case X86::DH: case X86::DL: case X86::DX: case X86::EDX: case X86::RDX:</td>
    <td class="lineNumber">0</td>
    <td class="lineNumber">879</td>
    <td class="codeLine">    case X86::DH: case X86::DL: case X86::DX: case X86::EDX: case X86::RDX:</td>
    <td class="lineNumber">0</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">880</td>
    <td class="codeLine">      return X86::RDX;</td>
    <td class="lineNumber">0</td>
    <td class="lineNumber">880</td>
    <td class="codeLine">      return X86::RDX;</td>
    <td class="lineNumber">0</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">881</td>
    <td class="codeLine">    case X86::CH: case X86::CL: case X86::CX: case X86::ECX: case X86::RCX:</td>
    <td class="lineNumber">0</td>
    <td class="lineNumber">881</td>
    <td class="codeLine">    case X86::CH: case X86::CL: case X86::CX: case X86::ECX: case X86::RCX:</td>
    <td class="lineNumber">0</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">882</td>
    <td class="codeLine">      return X86::RCX;</td>
    <td class="lineNumber">0</td>
    <td class="lineNumber">882</td>
    <td class="codeLine">      return X86::RCX;</td>
    <td class="lineNumber">0</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">883</td>
    <td class="codeLine">    case X86::BH: case X86::BL: case X86::BX: case X86::EBX: case X86::RBX:</td>
    <td class="lineNumber">0</td>
    <td class="lineNumber">883</td>
    <td class="codeLine">    case X86::BH: case X86::BL: case X86::BX: case X86::EBX: case X86::RBX:</td>
    <td class="lineNumber">0</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">884</td>
    <td class="codeLine">      return X86::RBX;</td>
    <td class="lineNumber">0</td>
    <td class="lineNumber">884</td>
    <td class="codeLine">      return X86::RBX;</td>
    <td class="lineNumber">0</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">885</td>
    <td class="codeLine">    case X86::SIL: case X86::SI: case X86::ESI: case X86::RSI:</td>
    <td class="lineNumber">0</td>
    <td class="lineNumber">885</td>
    <td class="codeLine">    case X86::SIL: case X86::SI: case X86::ESI: case X86::RSI:</td>
    <td class="lineNumber">0</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">886</td>
    <td class="codeLine">      return X86::RSI;</td>
    <td class="lineNumber">0</td>
    <td class="lineNumber">886</td>
    <td class="codeLine">      return X86::RSI;</td>
    <td class="lineNumber">0</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">887</td>
    <td class="codeLine">    case X86::DIL: case X86::DI: case X86::EDI: case X86::RDI:</td>
    <td class="lineNumber">0</td>
    <td class="lineNumber">887</td>
    <td class="codeLine">    case X86::DIL: case X86::DI: case X86::EDI: case X86::RDI:</td>
    <td class="lineNumber">0</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">888</td>
    <td class="codeLine">      return X86::RDI;</td>
    <td class="lineNumber">0</td>
    <td class="lineNumber">888</td>
    <td class="codeLine">      return X86::RDI;</td>
    <td class="lineNumber">0</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">889</td>
    <td class="codeLine">    case X86::BPL: case X86::BP: case X86::EBP: case X86::RBP:</td>
    <td class="lineNumber">0</td>
    <td class="lineNumber">889</td>
    <td class="codeLine">    case X86::BPL: case X86::BP: case X86::EBP: case X86::RBP:</td>
    <td class="lineNumber">0</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">890</td>
    <td class="codeLine">      return X86::RBP;</td>
    <td class="lineNumber">0</td>
    <td class="lineNumber">890</td>
    <td class="codeLine">      return X86::RBP;</td>
    <td class="lineNumber">0</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">891</td>
    <td class="codeLine">    case X86::SPL: case X86::SP: case X86::ESP: case X86::RSP:</td>
    <td class="lineNumber">0</td>
    <td class="lineNumber">891</td>
    <td class="codeLine">    case X86::SPL: case X86::SP: case X86::ESP: case X86::RSP:</td>
    <td class="lineNumber">0</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">892</td>
    <td class="codeLine">      return X86::RSP;</td>
    <td class="lineNumber">0</td>
    <td class="lineNumber">892</td>
    <td class="codeLine">      return X86::RSP;</td>
    <td class="lineNumber">0</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">893</td>
    <td class="codeLine">    case X86::R8B: case X86::R8W: case X86::R8D: case X86::R8:</td>
    <td class="lineNumber">0</td>
    <td class="lineNumber">893</td>
    <td class="codeLine">    case X86::R8B: case X86::R8W: case X86::R8D: case X86::R8:</td>
    <td class="lineNumber">0</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">894</td>
    <td class="codeLine">      return X86::R8;</td>
    <td class="lineNumber">0</td>
    <td class="lineNumber">894</td>
    <td class="codeLine">      return X86::R8;</td>
    <td class="lineNumber">0</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">895</td>
    <td class="codeLine">    case X86::R9B: case X86::R9W: case X86::R9D: case X86::R9:</td>
    <td class="lineNumber">0</td>
    <td class="lineNumber">895</td>
    <td class="codeLine">    case X86::R9B: case X86::R9W: case X86::R9D: case X86::R9:</td>
    <td class="lineNumber">0</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">896</td>
    <td class="codeLine">      return X86::R9;</td>
    <td class="lineNumber">0</td>
    <td class="lineNumber">896</td>
    <td class="codeLine">      return X86::R9;</td>
    <td class="lineNumber">0</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">897</td>
    <td class="codeLine">    case X86::R10B: case X86::R10W: case X86::R10D: case X86::R10:</td>
    <td class="lineNumber">0</td>
    <td class="lineNumber">897</td>
    <td class="codeLine">    case X86::R10B: case X86::R10W: case X86::R10D: case X86::R10:</td>
    <td class="lineNumber">0</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">898</td>
    <td class="codeLine">      return X86::R10;</td>
    <td class="lineNumber">0</td>
    <td class="lineNumber">898</td>
    <td class="codeLine">      return X86::R10;</td>
    <td class="lineNumber">0</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">899</td>
    <td class="codeLine">    case X86::R11B: case X86::R11W: case X86::R11D: case X86::R11:</td>
    <td class="lineNumber">0</td>
    <td class="lineNumber">899</td>
    <td class="codeLine">    case X86::R11B: case X86::R11W: case X86::R11D: case X86::R11:</td>
    <td class="lineNumber">0</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">900</td>
    <td class="codeLine">      return X86::R11;</td>
    <td class="lineNumber">0</td>
    <td class="lineNumber">900</td>
    <td class="codeLine">      return X86::R11;</td>
    <td class="lineNumber">0</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">901</td>
    <td class="codeLine">    case X86::R12B: case X86::R12W: case X86::R12D: case X86::R12:</td>
    <td class="lineNumber">0</td>
    <td class="lineNumber">901</td>
    <td class="codeLine">    case X86::R12B: case X86::R12W: case X86::R12D: case X86::R12:</td>
    <td class="lineNumber">0</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">902</td>
    <td class="codeLine">      return X86::R12;</td>
    <td class="lineNumber">0</td>
    <td class="lineNumber">902</td>
    <td class="codeLine">      return X86::R12;</td>
    <td class="lineNumber">0</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">903</td>
    <td class="codeLine">    case X86::R13B: case X86::R13W: case X86::R13D: case X86::R13:</td>
    <td class="lineNumber">0</td>
    <td class="lineNumber">903</td>
    <td class="codeLine">    case X86::R13B: case X86::R13W: case X86::R13D: case X86::R13:</td>
    <td class="lineNumber">0</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">904</td>
    <td class="codeLine">      return X86::R13;</td>
    <td class="lineNumber">0</td>
    <td class="lineNumber">904</td>
    <td class="codeLine">      return X86::R13;</td>
    <td class="lineNumber">0</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">905</td>
    <td class="codeLine">    case X86::R14B: case X86::R14W: case X86::R14D: case X86::R14:</td>
    <td class="lineNumber">0</td>
    <td class="lineNumber">905</td>
    <td class="codeLine">    case X86::R14B: case X86::R14W: case X86::R14D: case X86::R14:</td>
    <td class="lineNumber">0</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">906</td>
    <td class="codeLine">      return X86::R14;</td>
    <td class="lineNumber">0</td>
    <td class="lineNumber">906</td>
    <td class="codeLine">      return X86::R14;</td>
    <td class="lineNumber">0</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">907</td>
    <td class="codeLine">    case X86::R15B: case X86::R15W: case X86::R15D: case X86::R15:</td>
    <td class="lineNumber">0</td>
    <td class="lineNumber">907</td>
    <td class="codeLine">    case X86::R15B: case X86::R15W: case X86::R15D: case X86::R15:</td>
    <td class="lineNumber">0</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">908</td>
    <td class="codeLine">      return X86::R15;</td>
    <td class="lineNumber">0</td>
    <td class="lineNumber">908</td>
    <td class="codeLine">      return X86::R15;</td>
    <td class="lineNumber">0</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">909</td>
    <td class="codeLine">    }</td>
    <td class="lineNumber">---</td>
    <td class="lineNumber">909</td>
    <td class="codeLine">    }</td>
    <td class="lineNumber">---</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">910</td>
    <td class="codeLine">  }</td>
    <td class="lineNumber">---</td>
    <td class="lineNumber">910</td>
    <td class="codeLine">  }</td>
    <td class="lineNumber">---</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">911</td>
    <td class="codeLine">}</td>
    <td class="lineNumber">---</td>
    <td class="lineNumber">911</td>
    <td class="codeLine">}</td>
    <td class="lineNumber">---</td>
  </tr>
  <tr class="mainTr">
    <td class="lineNumber">912</td>
    <td class="codeLine"></td>
    <td class="lineNumber">---</td>
    <td class="lineNumber">912</td>
    <td class="codeLine"></td>
    <td class="lineNumber">---</td>
  </tr>
</table>
    </div>
    <button id="myBtn" onclick="topFunction()" title="Go to top" type="button">Top</button>
    <script src="../Javascript/drop_down.js"></script>
    <script src="../Javascript/top_button.js"></script>
  </body>
</html>