circuit ALU :
  module ALU :
    input clock : Clock
    input reset : UInt<1>
    input io_src1_in : UInt<32>
    input io_src2_in : UInt<32>
    input io_op_in : UInt<4>
    input io_valid_in : UInt<1>
    input io_flush_in : UInt<1>
    input io_pc_in : UInt<32>
    input io_imm_in : UInt<32>
    input io_is_branch : UInt<1>
    input io_is_jump : UInt<1>
    output io_result_out : UInt<32>
    output io_valid_out : UInt<1>
    output io_branch_out : UInt<1>
    output io_jump_addr : UInt<32>

    node _T = eq(UInt<4>("h0"), io_op_in) @[ALU.scala 59:20]
    node _result_T = add(io_src1_in, io_src2_in) @[ALU.scala 60:44]
    node _result_T_1 = tail(_result_T, 1) @[ALU.scala 60:44]
    node _T_1 = eq(UInt<4>("h1"), io_op_in) @[ALU.scala 59:20]
    node _result_T_2 = sub(io_src1_in, io_src2_in) @[ALU.scala 61:44]
    node _result_T_3 = tail(_result_T_2, 1) @[ALU.scala 61:44]
    node _T_2 = eq(UInt<4>("h2"), io_op_in) @[ALU.scala 59:20]
    node _result_T_4 = bits(io_src2_in, 4, 0) @[ALU.scala 62:57]
    node _result_T_5 = dshl(io_src1_in, _result_T_4) @[ALU.scala 62:44]
    node _T_3 = eq(UInt<4>("h3"), io_op_in) @[ALU.scala 59:20]
    node _result_T_6 = bits(io_src2_in, 4, 0) @[ALU.scala 63:57]
    node _result_T_7 = dshr(io_src1_in, _result_T_6) @[ALU.scala 63:44]
    node _T_4 = eq(UInt<4>("h4"), io_op_in) @[ALU.scala 59:20]
    node _result_T_8 = asSInt(io_src1_in) @[ALU.scala 64:45]
    node _result_T_9 = bits(io_src2_in, 4, 0) @[ALU.scala 64:65]
    node _result_T_10 = dshr(_result_T_8, _result_T_9) @[ALU.scala 64:52]
    node _result_T_11 = asUInt(_result_T_10) @[ALU.scala 64:73]
    node _T_5 = eq(UInt<4>("h5"), io_op_in) @[ALU.scala 59:20]
    node _result_T_12 = or(io_src1_in, io_src2_in) @[ALU.scala 65:44]
    node _T_6 = eq(UInt<4>("h6"), io_op_in) @[ALU.scala 59:20]
    node _result_T_13 = and(io_src1_in, io_src2_in) @[ALU.scala 66:44]
    node _T_7 = eq(UInt<4>("h7"), io_op_in) @[ALU.scala 59:20]
    node _result_T_14 = xor(io_src1_in, io_src2_in) @[ALU.scala 67:44]
    node _T_8 = eq(UInt<4>("h8"), io_op_in) @[ALU.scala 59:20]
    node _result_T_15 = asSInt(io_src1_in) @[ALU.scala 68:45]
    node _result_T_16 = asSInt(io_src2_in) @[ALU.scala 68:65]
    node _result_T_17 = lt(_result_T_15, _result_T_16) @[ALU.scala 68:52]
    node _T_9 = eq(UInt<4>("h9"), io_op_in) @[ALU.scala 59:20]
    node _result_T_18 = lt(io_src1_in, io_src2_in) @[ALU.scala 69:45]
    node _GEN_0 = mux(_T_9, _result_T_18, UInt<1>("h0")) @[ALU.scala 54:10 59:20 69:30]
    node _GEN_1 = mux(_T_8, _result_T_17, _GEN_0) @[ALU.scala 59:20 68:30]
    node _GEN_2 = mux(_T_7, _result_T_14, _GEN_1) @[ALU.scala 59:20 67:30]
    node _GEN_3 = mux(_T_6, _result_T_13, _GEN_2) @[ALU.scala 59:20 66:30]
    node _GEN_4 = mux(_T_5, _result_T_12, _GEN_3) @[ALU.scala 59:20 65:30]
    node _GEN_5 = mux(_T_4, _result_T_11, _GEN_4) @[ALU.scala 59:20 64:30]
    node _GEN_6 = mux(_T_3, _result_T_7, _GEN_5) @[ALU.scala 59:20 63:30]
    node _GEN_7 = mux(_T_2, _result_T_5, _GEN_6) @[ALU.scala 59:20 62:30]
    node _GEN_8 = mux(_T_1, _result_T_3, _GEN_7) @[ALU.scala 59:20 61:30]
    node _GEN_9 = mux(_T, _result_T_1, _GEN_8) @[ALU.scala 59:20 60:30]
    node _T_10 = eq(UInt<4>("hc"), io_op_in) @[ALU.scala 74:22]
    node _branch_taken_T = eq(io_src1_in, io_src2_in) @[ALU.scala 75:52]
    node _T_11 = eq(UInt<4>("hd"), io_op_in) @[ALU.scala 74:22]
    node _branch_taken_T_1 = neq(io_src1_in, io_src2_in) @[ALU.scala 76:52]
    node _T_12 = eq(UInt<4>("he"), io_op_in) @[ALU.scala 74:22]
    node _T_13 = bits(io_op_in, 0, 0) @[ALU.scala 78:22]
    node _branch_taken_T_2 = lt(io_src1_in, io_src2_in) @[ALU.scala 79:38]
    node _branch_taken_T_3 = asSInt(io_src1_in) @[ALU.scala 81:38]
    node _branch_taken_T_4 = asSInt(io_src2_in) @[ALU.scala 81:58]
    node _branch_taken_T_5 = lt(_branch_taken_T_3, _branch_taken_T_4) @[ALU.scala 81:45]
    node _GEN_10 = mux(_T_13, _branch_taken_T_2, _branch_taken_T_5) @[ALU.scala 78:27 79:24 81:24]
    node _T_14 = eq(UInt<4>("hf"), io_op_in) @[ALU.scala 74:22]
    node _T_15 = bits(io_op_in, 0, 0) @[ALU.scala 85:22]
    node _branch_taken_T_6 = geq(io_src1_in, io_src2_in) @[ALU.scala 86:38]
    node _branch_taken_T_7 = asSInt(io_src1_in) @[ALU.scala 88:38]
    node _branch_taken_T_8 = asSInt(io_src2_in) @[ALU.scala 88:59]
    node _branch_taken_T_9 = geq(_branch_taken_T_7, _branch_taken_T_8) @[ALU.scala 88:45]
    node _GEN_11 = mux(_T_15, _branch_taken_T_6, _branch_taken_T_9) @[ALU.scala 85:27 86:24 88:24]
    node _GEN_12 = mux(_T_14, _GEN_11, UInt<1>("h0")) @[ALU.scala 55:16 74:22]
    node _GEN_13 = mux(_T_12, _GEN_10, _GEN_12) @[ALU.scala 74:22]
    node _GEN_14 = mux(_T_11, _branch_taken_T_1, _GEN_13) @[ALU.scala 74:22 76:38]
    node _GEN_15 = mux(_T_10, _branch_taken_T, _GEN_14) @[ALU.scala 74:22 75:38]
    node _next_pc_T = add(io_pc_in, io_imm_in) @[ALU.scala 92:43]
    node _next_pc_T_1 = tail(_next_pc_T, 1) @[ALU.scala 92:43]
    node _GEN_16 = mux(io_is_branch, _GEN_15, UInt<1>("h0")) @[ALU.scala 55:16 73:22]
    node _GEN_20 = mux(io_is_jump, UInt<1>("h1"), _GEN_16) @[ALU.scala 96:20 98:18]
    node branch_taken = _GEN_20 @[ALU.scala 50:26]
    node _next_pc_T_2 = mux(branch_taken, _next_pc_T_1, UInt<1>("h0")) @[ALU.scala 92:19]
    node _GEN_17 = mux(io_is_branch, _next_pc_T_2, UInt<1>("h0")) @[ALU.scala 56:11 73:22 92:13]
    node _result_T_19 = add(io_pc_in, UInt<3>("h4")) @[ALU.scala 97:24]
    node _result_T_20 = tail(_result_T_19, 1) @[ALU.scala 97:24]
    node _T_16 = bits(io_op_in, 0, 0) @[ALU.scala 100:18]
    node _next_pc_T_3 = add(io_src1_in, io_imm_in) @[ALU.scala 101:30]
    node _next_pc_T_4 = tail(_next_pc_T_3, 1) @[ALU.scala 101:30]
    node _next_pc_T_5 = and(_next_pc_T_4, UInt<32>("hfffffffe")) @[ALU.scala 101:43]
    node _next_pc_T_6 = add(io_pc_in, io_imm_in) @[ALU.scala 103:27]
    node _next_pc_T_7 = tail(_next_pc_T_6, 1) @[ALU.scala 103:27]
    node _GEN_18 = mux(_T_16, _next_pc_T_5, _next_pc_T_7) @[ALU.scala 100:23 101:15 103:15]
    node _GEN_19 = mux(io_is_jump, _result_T_20, _GEN_9) @[ALU.scala 96:20 97:12]
    node _GEN_21 = mux(io_is_jump, _GEN_18, _GEN_17) @[ALU.scala 96:20]
    node _io_result_out_T = eq(io_flush_in, UInt<1>("h0")) @[ALU.scala 108:39]
    node _io_result_out_T_1 = and(io_valid_in, _io_result_out_T) @[ALU.scala 108:36]
    node result = bits(_GEN_19, 31, 0) @[ALU.scala 49:20]
    node _io_result_out_T_2 = mux(_io_result_out_T_1, result, UInt<1>("h0")) @[ALU.scala 108:23]
    node _io_valid_out_T = eq(io_flush_in, UInt<1>("h0")) @[ALU.scala 109:35]
    node _io_valid_out_T_1 = and(io_valid_in, _io_valid_out_T) @[ALU.scala 109:32]
    node _io_branch_out_T = eq(io_flush_in, UInt<1>("h0")) @[ALU.scala 110:35]
    node _io_branch_out_T_1 = and(io_valid_in, _io_branch_out_T) @[ALU.scala 110:32]
    node _io_branch_out_T_2 = and(_io_branch_out_T_1, branch_taken) @[ALU.scala 110:48]
    node _io_jump_addr_T = eq(io_flush_in, UInt<1>("h0")) @[ALU.scala 111:39]
    node _io_jump_addr_T_1 = and(io_valid_in, _io_jump_addr_T) @[ALU.scala 111:36]
    node _io_jump_addr_T_2 = and(_io_jump_addr_T_1, branch_taken) @[ALU.scala 111:52]
    node next_pc = _GEN_21 @[ALU.scala 51:21]
    node _io_jump_addr_T_3 = mux(_io_jump_addr_T_2, next_pc, UInt<1>("h0")) @[ALU.scala 111:23]
    io_result_out <= _io_result_out_T_2 @[ALU.scala 108:17]
    io_valid_out <= _io_valid_out_T_1 @[ALU.scala 109:17]
    io_branch_out <= _io_branch_out_T_2 @[ALU.scala 110:17]
    io_jump_addr <= _io_jump_addr_T_3 @[ALU.scala 111:17]
