[{'role': 'system', 'content': 'You are a technical specialist with expertise in electronics. Your task is to analyze datasheets for electronic components and provide a concise summary of the product’s key characteristics and specifications. In addition, you need to gather textual information about the component, including its description and typical applications.Instructions:    Identify the correct component in the datasheet using the provided product code.    Summarize key parameters, including:        Voltage ratings        Current ratings        Power consumption        Operating temperature range        Package type        Special features or notes (if applicable)        Moisture Sensetive Level JEDEC J-STD-020E    Provide a short description of the component, including what it is (e.g., transistor, microcontroller, sensor) and its primary function.    Explain typical applications for the component (e.g., power management, signal processing, data storage, etc.).    Be thorough and accurate: Ensure the information corresponds specifically to the product code, as some datasheets cover multiple variants.Your goal is to create a clear and accurate technical summary that includes both key specifications and a description of what the component is used for.'}, {'role': 'user', 'content': 'Give me information about the component of SN74HC165DR production of TEXAS INSTRUMENTS from the text:S\n1D\nRC1S\n1D\nRC1S\n1D\nRC1S\n1D\nRC1S\n1D\nRC1S\n1D\nRC1S\n1D\nRC1S\n1D\nRC11\n15\n2\n10SH/LD\nCLK INH\nCLK\nSER9\n7Q\nQH\nH11 12 13 14 3 4 5 6A B C D E F G H\nPin numbers shown are for theD, DB, J, N, NS, PW , and W packages.\nProduct\nFolder\nSample &\nBuy\nTechnical\nDocuments\nTools &\nSoftware\nSupport &\nCommunity\nSN54HC165 ,SN74HC165\nSCLS116H –DECEMBER 1982 –REVISED DECEMBER 2015\nSNx4HC165 8-BitParallel-Load ShiftRegisters\n1Features 3Description\nThe SNx4HC165 devices are8-bit parallel-load shift\n1•Wide Operating Voltage Range of2Vto6V\nregisters that, when clocked, shift thedata toward a•Outputs Can Drive Upto10LSTTL Loadsserial (QH)output. Parallel-in access toeach stage is\n•Low Power Consumption, 80-µAMaximum ICC provided byeight individual direct data (A−H)inputs\nthat are enabled byalow level atthe shift/load •Typical tpd=13ns\n(SH/LD)input. The SNx4HC165 devices also feature•±4-mA Output Drive at5Vaclock-inhibit (CLK INH) function and a•Low Input Current of1µAMaximumcomplementary serial (QH)output.\n•Complementary OutputsClocking isaccomplished byalow-to-high transition\n•Direct Overriding Load (Data) Inputs oftheclock (CLK) input while SH/LD isheld high and\nCLK INH isheld low. The functions ofCLK and CLK •Gated Clock Inputs\nINH areinterchangeable. Because alowCLK and a•Parallel-to-Serial Data Conversionlow-to-high transition ofCLK INH also accomplish•OnProducts Compliant toMIL-PRF-38535,clocking, CLK INH must bechanged tothehigh level\nAllParameters AreTested Unless Otherwise only while CLK ishigh. Parallel loading isinhibited\nNoted. OnAllOther Products, Production when SH/LDisheld high. While SH/LDislow, the\nProcessing Does NotNecessarily Include Testing parallel inputs to the register are enabled\nindependently ofthelevels oftheCLK, CLK INH, or ofAllParameters.\nserial (SER) inputs.\n2Applications\nDevice Information(1)\n•Programable Logic ControllersPART NUMBER PACKAGE BODY SIZE (NOM)\n•AppliancesSN74HC165D SOIC (16) 10.00 mm×6.20 mm\n•Video Display SystemsSN74HC165DB SSOP (16) 8.20 mm×6.50 mm\n•Output ExpanderSN74HC165N PDIP (16) 6.60 mm×18.92 mm\n•Keyboards SN74HC165NS SO(16) 8.20 mm×9.90 mm\nSN74HC165PW TSSOP (16) 6.60 mm×5.10 mm\nSN54HC165FK LCCC (20) 9.09 mm×9.09 mm\nSN54HC165J CDIP (16) 21.34 mm×7.52 mm\nSN54HC165W CFP (16) 9.40 mm×7.75 mm\n(1)Forallavailable packages, see theorderable addendum at\ntheendofthedata sheet.\nLogic Diagram Positive Logic\n1\nAnIMPORTANT NOTICE attheend ofthisdata sheet addresses availability, warranty, changes, useinsafety-critical applications,\nintellectual property matters andother important disclaimers. PRODUCTION DATA.\nSN54HC165 ,SN74HC165\nSCLS116H –DECEMBER 1982 –REVISED DECEMBER 2015 www.ti.com\nTable ofContents\n1Features .................................................................. 1 7Parameter Measurement Information ................ 11\n2Applications ........................................................... 1 8Detailed Description ............................................ 12\n8.1 Overview ................................................................. 12 3Description ............................................................. 1\n8.2 Functional Block Diagram ....................................... 12 4Revision History ..................................................... 2\n8.3 Feature Description ................................................. 135PinConfiguration andFunctions ......................... 3\n8.4 Device Functional Table ......................................... 136Specifications ......................................................... 4\n9Application andImplementation ........................ 146.1 Absolute Maximum Ratings ...................................... 4\n9.1 Application Information ............................................ 146.2 ESD Ratings ............................................................ 4\n9.2 Typical Application ................................................. 146.3 Recommended Operating Conditions ....................... 4\n10Power Supply Recommendations ..................... 15 6.4 Thermal Information .................................................. 4\n11Layout ................................................................... 15 6.5 Electrical Characteristics, TA=25°C........................ 5\n11.1 Layout Guidelines ................................................. 15 6.6 Electrical Characteristics, SN54HC165 .................... 5\n11.2 Layout Example .................................................... 15 6.7 Electrical Characteristics, SN74HC165 .................... 5\n6.8 Switching Characteristics, TA=25°C........................ 6 12Device andDocumentation Support ................. 16\n6.9 Switching Characteristics, SN54HC165 .................... 6 12.1 Documentation Support ........................................ 16\n6.10 Switching Characteristics, SN74HC165 .................. 7 12.2 Related Links ........................................................ 16\n6.11 Timing Requirements, TA=25°C............................ 7 12.3 Community Resources .......................................... 16\n6.12 Timing Requirements, SN54HC165 ........................ 8 12.4 Trademarks ........................................................... 16\n6.13 Timing Requirements, SN74HC165 ....................... 9 12.5 Electrostatic Discharge Caution ............................ 16\n6.14 Operating Characteristics ...................................... 10 12.6 Glossary ................................................................ 16\n6.15 Typical Characteristics .......................................... 11 13Mechanical, Packaging, andOrderable\nInformation ........................................................... 16\n4Revision History\nNOTE: Page numbers forprevious revisions may differ from page numbers inthecurrent version.\nChanges from Revision G(August 2013) toRevision H Page\n•Added Applications section, Device Information table, PinConfiguration andFunctions section, ESD Ratings table,\nFeature Description section, Device Functional Modes ,Application andImplementation section, Power Supply\nRecommendations section, Layout section, Device andDocumentation Support section, andMechanical,\nPackaging, andOrderable Information section ..................................................................................................................... 1\n•Added Military Disclaimer toFeatures list.............................................................................................................................. 1\n•Added ESD warning. ............................................................................................................................................................ 16\nChanges from Revision F(December 2010) toRevision G Page\n•Updated document tonew TIdata sheet format -nospecification changes. ........................................................................ 1\n•Removed Ordering Information table. .................................................................................................................................... 1\n•Added Handling Ratings table. ............................................................................................................................................... 4\n•Extended maximum temperature operating range from 85°Cto125°C................................................................................. 4\n2 Submit Documentation Feedback Copyright ©1982 –2015, Texas Instruments Incorporated\nProduct Folder Links: SN54HC165 SN74HC165\n3 2 1 20 19\n9 10 11 12 134\n5\n6\n7\n818\n17\n16\n15\n14D\nC\nNC\nB\nAE\nF\nNC\nG\nHCLK\nSH/LD\nNC\nSERCLK INH\nH\nGNDNCVCC\nQHQ\n1\n2\n3\n4\n5\n6\n7\n816\n15\n14\n13\n12\n1 1\n10\n9SH/LD\nCLK\nE\nF\nG\nH\nQH\nGNDVCC\nCLK INH\nD\nC\nB\nA\nSER\nQH\nSN54HC165 ,SN74HC165\nwww.ti.com SCLS116H –DECEMBER 1982 –REVISED DECEMBER 2015\n5PinConfiguration andFunctions\nD,DB,N,NS,J,W,orPWPackageFKPackage16-Pin SOIC, SSOP, PDIP, SO,CDIP, CFP, orTSSOP20-Pin LCCCTopViewTopView\nPinFunctions(1)\nPIN\nI/O DESCRIPTION D,DB,N,NS,NAME FKPW,JorW\nA 11 14 I Parallel Input\nB 12 15 I Parallel Input\nC 13 17 I Parallel Input\nCLK 2 3 I Clock input\nCLK INH 15 19 I Clock Inhibit, when High Nochange inoutput\nD 14 18 I Parallel Input\nE 3 4 I Parallel Input\nF 4 5 I Parallel Input\nG 5 7 I Parallel Input\nGND 8 10 — Ground Pin\nH 6 8 I Parallel Input\n1\n6\nNC — — NotConnected\n11\n16\nQH 9 12 O Serial Output\nQH 7 9 O Complementary Serial Output\nSER 10 13 I Serial Input\nShift orLoad input, When High Data, shifted. When Low data isSH/LD 1 2 Iloaded from parallel inputs\nVCC 16 20 — Power Pin\n(1) NC–Nointernal connection\nCopyright ©1982 –2015, Texas Instruments Incorporated Submit Documentation Feedback 3\nProduct Folder Links: SN54HC165 SN74HC165\nSN54HC165 ,SN74HC165\nSCLS116H –DECEMBER 1982 –REVISED DECEMBER 2015 www.ti.com\n6Specifications\n6.1 Absolute Maximum Ratings\nover operating free-air temperature range (unless otherwise noted)(1)\nMIN MAX UNIT\nVCC Supply voltage –0.5 7 V\nIIK Input clamp current(2)VI<0orVI>VCC ±20 mA\nIOK Output clamp current(2)VO<0orVO>VCC ±20 mA\nIO Continuous output current VO=0toVCC ±25 mA\nContinuous current through VCCorGND ±50 mA\nTstg Storage temperature –65 150 °C\n(1) Stresses beyond those listed under Absolute Maximum Ratings may cause permanent damage tothedevice. These arestress ratings\nonly, andfunctional operation ofthedevice atthese oranyother conditions beyond those indicated under Recommended Operating\nConditions isnotimplied. Exposure toabsolute-maximum-rated conditions forextended periods may affect device reliability.\n(2) Theinput andoutput voltage ratings may beexceeded iftheinput andoutput current ratings areobserved.\n6.2 ESD Ratings\nVALUE UNIT\nV(ESD) Electrostatic discharge Human body model (HBM), perANSI/ESDA/JEDEC JS-001(1)±1500 V\n(1) JEDEC document JEP155 states that500-V HBM allows safe manufacturing with astandard ESD control process.\n6.3 Recommended Operating Conditions\nover operating free-air temperature range (unless otherwise noted)(1)\nMIN NOM MAX UNIT\nVCC Supply voltage 2 5 6 V\nVCC=2V 1.5\nVIH High-level input voltage VCC=4.5V 3.15 V\nVCC=6V 4.2\nVCC=2V 0.5\nVIL Low level input voltage VCC=4.5V 1.35 V\nVCC=6V 1.8\nVI Input voltage 0 VCC V\nVO Output voltage 0 VCC V\nVCC=2V 1000\nΔt/Δv(2)Input transition riseandfalltime VCC=4.5V 500 ns/V\nVCC=6V 400\nSN54HC165 –55 125\nTA Operating free-air temperature °C\nSN74HC165 –40 125\n(1) Allunused inputs ofthedevice must beheld atVCCorGND toensure proper device operation. Refer totheTIapplication report,\nImplications ofSlow orFloating CMOS Inputs ,literature number SCBA004 .\n(2) Ifthisdevice isused inthethreshold region (from VILmax =0.5VtoVIHmin=1.5V),there isapotential togointothewrong state from\ninduced grounding, causing double clocking. Operating with theinputs attt=1000 nsandVCC=2Vdoes notdamage thedevice;\nhowever, functionally, theCLK inputs arenotensured while intheshift, count, ortoggle operating modes.\n6.4 Thermal Information\nSN74HC165\nTHERMAL METRIC(1)UNIT\nD(SOIC) DB(SSOP) N(DIP) NS(SO) PW(TSSOP)\nRθJA Junction-to-ambient thermal resistance 73 82 67 64 108 °C/W\n(1) Formore information about traditional andnew thermal metrics, seetheSemiconductor andICPackage Thermal Metrics application\nreport, SPRA953 .\n4 Submit Documentation Feedback Copyright ©1982 –2015, Texas Instruments Incorporated\nProduct Folder Links: SN54HC165 SN74HC165\nSN54HC165 ,SN74HC165\nwww.ti.com SCLS116H –DECEMBER 1982 –REVISED DECEMBER 2015\n6.5 Electrical Characteristics, TA=25°C\nover recommended operating free-air temperature range forboth theSN74HC165 andSN54HC165 (unless otherwise noted)\nPARAMETER TEST CONDITIONS VCC MIN TYP MAX UNIT\n2V 1.9 1.998\nIOH=–20µA 4.5V 4.4 4.499\nVOH VI=VIHorVIL 6V 5.9 5.999 V\nIOH=–4mA 4.5V 3.98 4.3\nIOH=–5.2mA 6V 5.48 5.8\n2V 0.002 0.1\nIOL=20µA 4.5V 0.001 0.1\nVOL VI=VIHorVIL 6V 0.001 0.1 V\nIOL=4mA 4.5V 0.17 0.26\nIOL=5.2mA 6V 0.15 0.26\nII VI=VCCor0 6V ±0.1 ±100 nA\nICC VI=VCCor0, IO=0 6V 8 µA\nCi 2Vto6V 3 10 pF\n6.6 Electrical Characteristics, SN54HC165\nover recommended operating free-air temperature range, TA=–55°Cto125°C(unless otherwise noted)\nPARAMETER TEST CONDITIONS VCC MIN TYP MAX UNIT\n2V 1.9\nIOH=–20µA 4.5V 4.4\nVOH VI=VIHorVIL 6V 5.9 V\nIOH=–4mA 4.5V 3.7\nIOH=–5.2mA 6V 5.2\n2V 0.1\nIOL=20µA 4.5V 0.1\nVOL VI=VIHorVIL 6V 0.1 V\nIOL=4mA 4.5V 0.4\nIOL=5.2mA 6V 0.4\nII VI=VCCor0 6V ±1000 nA\nICC VI=VCCor0, IO=0 6V 160 µA\nCi 2Vto6V 10 pF\n6.7 Electrical Characteristics, SN74HC165\nover recommended operating free-air temperature range (unless otherwise noted)\nPARAMETER TEST CONDITIONS VCC MIN TYP MAX UNIT\n2V 1.9\nIOH=–20µA TA=–40°Cto125°C 4.5V 4.4\n6V 5.9\nVOH VI=VIHorVIL TA=–40°Cto85°C 4.5V 3.84 V\nIOH=–4mA\nTA=–40°Cto125°C 3.7\nTA=–40°Cto85°C 6V 5.34\nIOH=–5.2mA\nTA=–40°Cto125°C 5.2\n2V 0.1\nIOL=20µA TA=–40°Cto125°C 4.5V 0.1\nVOL VI=VIHorVIL 6V 0.1 V\nIOL=4mA TA=–40°Cto125°C 4.5V 0.33\nIOL=5.2mA TA=–40°Cto125°C 6V 0.33\nCopyright ©1982 –2015, Texas Instruments Incorporated Submit Documentation Feedback 5\nProduct Folder Links: SN54HC165 SN74HC165\nSN54HC165 ,SN74HC165\nSCLS116H –DECEMBER 1982 –REVISED DECEMBER 2015 www.ti.com\nElectrical Characteristics, SN74HC165 (continued)\nover recommended operating free-air temperature range (unless otherwise noted)\nPARAMETER TEST CONDITIONS VCC MIN TYP MAX UNIT\nII VI=VCCor0 TA=–40°Cto125°C 6V ±1000 nA\nTA=–40°Cto85°C 6V 80\nICC VI=VCCor0, IO=0 µA\nTA=–40°Cto125°C 160\nCi Recommended TA=–40°Cto125°C 2Vto6V 10 pF\n6.8 Switching Characteristics, TA=25°C\nover recommended operating free-air temperature range forboth theSN74HC165 andSN54HC165, CL=50pF(unless\notherwise noted) (see Figure 2)\nPARAMETER FROM (INPUT) TO(OUTPUT) VCC MIN TYP MAX UNIT\n2V 6 13\nfmax 4.5V 31 50 MHz\n6V 36 62\n2V 80 150\nSH/LD QHorQH 4.5V 20 30\n6V 16 26\n2V 75 150\ntpd CLK QHorQH 4.5V 15 30 ns\n6V 13 26\n2V 75 150\nH QHorQH 4.5V 15 30\n6V 13 26\n2V 38 75\ntt Any 4.5V 8 15 ns\n6V 6 13\n6.9 Switching Characteristics, SN54HC165\nover recommended operating free-air temperature range, TA=–55°Cto125°C,CL=50pF(unless otherwise noted) (see\nFigure 2)\nPARAMETER FROM (INPUT) TO(OUTPUT) VCC MIN MAX UNIT\n2V 4.2\nfmax 4.5V 21 MHz\n6V 25\n2V 225\nSH/LD QHorQH 4.5V 45\n6V 38\n2V 225\ntpd CLK QHorQH 4.5V 45 ns\n6V 38\n2V 225\nH QHorQH 4.5V 45\n6V 38\n2V 110\ntt Any 4.5V 22 ns\n6V 19\n6 Submit Documentation Feedback Copyright ©1982 –2015, Texas Instruments Incorporated\nProduct Folder Links: SN54HC165 SN74HC165\nSN54HC165 ,SN74HC165\nwww.ti.com SCLS116H –DECEMBER 1982 –REVISED DECEMBER 2015\n6.10 Switching Characteristics, SN74HC165\nover recommended operating free-air temperature range, CL=50pF(unless otherwise noted) (see Figure 2)\nFROMPARAMETER TO(OUTPUT) VCC TEMPERATURE MIN MAX UNIT(INPUT)\n2V TA=–40°Cto85°C 5\nTA=–40°Cto125°C 4.2\n4.5V TA=–40°Cto85°C 25\nfmax MHz\nTA=–40°Cto125°C 21\n6V TA=–40°Cto85°C 29\nTA=–40°Cto125°C 25\n2V TA=–40°Cto85°C 190\nTA=–40°Cto125°C 225\n4.5V TA=–40°Cto85°C 38\nSH/LD QHorQHTA=–40°Cto125°C 45\n6V TA=–40°Cto85°C 32\nTA=–40°Cto125°C 38\n2V TA=–40°Cto85°C 190\nTA=–40°Cto125°C 225\n4.5V TA=–40°Cto85°C 38\ntpd CLK QHorQH ns\nTA=–40°Cto125°C 45\n6V TA=–40°Cto85°C 32\nTA=–40°Cto125°C 38\n2V TA=–40°Cto85°C 190\nTA=–40°Cto125°C 225\n4.5V TA=–40°Cto85°C 38\nH QHorQHTA=–40°Cto125°C 45\n6V TA=–40°Cto85°C 32\nTA=–40°Cto125°C 38\n2V TA=–40°Cto85°C 95\nTA=–40°Cto125°C 110\n4.5V TA=–40°Cto85°C 19\ntt Any ns\nTA=–40°Cto125°C 22\n6V TA=–40°Cto85°C 16\nTA=–40°Cto125°C 19\n6.11 Timing Requirements, TA=25°C\nover recommended operating free-air temperature range forboth theSN74HC165 andSN54HC165 (unless otherwise noted)\nVCC MIN MAX UNIT\n2V 6\nfclock Clock frequency 4.5V 31 MHz\n6V 36\n2V 80\nSH/LDlow 4.5V 16\n6V 14\ntw Pulse duration ns\n2V 80\nCLK high orlow 4.5V 16\n6V 14\nCopyright ©1982 –2015, Texas Instruments Incorporated Submit Documentation Feedback 7\nProduct Folder Links: SN54HC165 SN74HC165\nSN54HC165 ,SN74HC165\nSCLS116H –DECEMBER 1982 –REVISED DECEMBER 2015 www.ti.com\nTiming Requirements, TA=25°C(continued)\nover recommended operating free-air temperature range forboth theSN74HC165 andSN54HC165 (unless otherwise noted)\nVCC MIN MAX UNIT\n2V 80\nSH/LDhigh before CLK↑ 4.5V 16\n6V 14\n2V 40\nSER before CLK↑ 4.5V 8\n6V 7\n2V 100\ntsu Set-up time CLK INHlowbefore CLK↑ 4.5V 20 ns\n6V 17\n2V 40\nCLK INHhigh before CLK↑ 4.5V 8\n6V 7\n2V 100\nData before SH/LD↓ 4.5V 20\n6V 17\n2V 5\nSER data after CLK↑ 4.5V 5\n6V 5\nth Hold time ns\n2V 5\nPAR data after SH/LD↓ 4.5V 5\n6V 5\n6.12 Timing Requirements, SN54HC165\nover recommended operating free-air temperature range, TA=–55°Cto125°C(unless otherwise noted)\nVCC MIN MAX UNIT\n2V 4.2\nfclock Clock frequency 4.5V 21 MHz\n6V 25\n2V 120\nSH/LDlow 4.5V 24\n6V 20\ntw Pulse duration ns\n2V 120\nCLK high orlow 4.5V 24\n6V 20\n8 Submit Documentation Feedback Copyright ©1982 –2015, Texas Instruments Incorporated\nProduct Folder Links: SN54HC165 SN74HC165\nSN54HC165 ,SN74HC165\nwww.ti.com SCLS116H –DECEMBER 1982 –REVISED DECEMBER 2015\nTiming Requirements, SN54HC165 (continued)\nover recommended operating free-air temperature range, TA=–55°Cto125°C(unless otherwise noted)\nVCC MIN MAX UNIT\n2V 120\nSH/LDhigh before CLK↑ 4.5V 24\n6V 20\n2V 60\nSER before CLK↑ 4.5V 12\n6V 10\n2V 150\ntsu Set-up time CLK INHlowbefore CLK↑ 4.5V 30 ns\n6V 25\n2V 60\nCLK INHhigh before CLK↑ 4.5V 12\n6V 10\n2V 150\nData before SH/LD↓ 4.5V 30\n6V 26\n2V 5\nSER data after CLK↑ 4.5V 5\n6V 5\nth Hold time ns\n2V 5\nPAR data after SH/LD↓ 4.5V 5\n6V 5\n6.13 Timing Requirements, SN74HC165\nover recommended operating free-air temperature range (unless otherwise noted)\nPARAMETER VCC TEMPERATURE MIN MAX UNIT\n2V TA=–40°Cto85°C 5\nTA=–40°Cto125°C 4.2\n4.5V TA=–40°Cto85°C 25\nfclock Clock frequency MHz\nTA=–40°Cto125°C 21\n6V TA=–40°Cto85°C 29\nTA=–40°Cto125°C 25\n2V TA=–40°Cto85°C 100\nTA=–40°Cto125°C 120\n4.5V TA=–40°Cto85°C 20\nSH/LDlow\nTA=–40°Cto125°C 24\n6V TA=–40°Cto85°C 17\nTA=–40°Cto125°C 20\ntw Pulse duration ns\n2V TA=–40°Cto85°C 100\nTA=–40°Cto125°C 120\n4.5V TA=–40°Cto85°C 20\nCLK high orlow\nTA=–40°Cto125°C 24\n6V TA=–40°Cto85°C 17\nTA=–40°Cto125°C 20\nCopyright ©1982 –2015, Texas Instruments Incorporated Submit Documentation Feedback 9\nProduct Folder Links: SN54HC165 SN74HC165\nSN54HC165 ,SN74HC165\nSCLS116H –DECEMBER 1982 –REVISED DECEMBER 2015 www.ti.com\nTiming Requirements, SN74HC165 (continued)\nover recommended operating free-air temperature range (unless otherwise noted)\nPARAMETER VCC TEMPERATURE MIN MAX UNIT\n2V TA=–40°Cto85°C 100\nTA=–40°Cto125°C 120\n4.5V TA=–40°Cto85°C 20 SH/LDhigh\nbefore CLK↑ TA=–40°Cto125°C 24\n6V TA=–40°Cto85°C 17\nTA=–40°Cto125°C 20\n2V TA=–40°Cto85°C 50\nTA=–40°Cto125°C 60\n4.5V TA=–40°Cto85°C 10 SER before\nCLK↑ TA=–40°Cto125°C 12\n6V TA=–40°Cto85°C 9\nTA=–40°Cto125°C 10\n2V TA=–40°Cto85°C 125\nTA=–40°Cto125°C 150\n4.5V TA=–40°Cto85°C 25 CLK INHlowtsu Set-up time nsbefore CLK↑ TA=–40°Cto125°C 30\n6V TA=–40°Cto85°C 21\nTA=–40°Cto125°C 25\n2V TA=–40°Cto85°C 50\nTA=–40°Cto125°C 60\n4.5V TA=–40°Cto85°C 10 CLK INHhigh\nbefore CLK↑ TA=–40°Cto125°C 12\n6V TA=–40°Cto85°C 9\nTA=–40°Cto125°C 10\n2V TA=–40°Cto85°C 125\nTA=–40°Cto125°C 150\n4.5V TA=–40°Cto85°C 25 Data before\nSH/LD↓ TA=–40°Cto125°C 30\n6V TA=–40°Cto85°C 21\nTA=–40°Cto125°C 26\n2V TA=–40°Cto125°C 5\nSER data after4.5V TA=–40°Cto125°C 5CLK↑\n6V TA=–40°Cto125°C 5\nth Hold time ns\n2V TA=–40°Cto125°C 5\nPAR data after4.5V TA=–40°Cto125°C 5SH/LD↓\n6V TA=–40°Cto125°C 5\n6.14 Operating Characteristics\nTA=25°C\nPARAMETER TEST CONDITIONS TYP UNIT\nCpd Power dissipation capacitance Noload 75 pF\n10 Submit Documentation Feedback Copyright ©1982 –2015, Texas Instruments Incorporated\nProduct Folder Links: SN54HC165 SN74HC165\nVOLTAGE WAVEFORMS\nSETUP AND HOLD AND INPUT RISE AND FALL TIMESVOLTAGE WAVEFORMS\nPULSE DURATIONS\nth tsu50%\n50% 50%\n10% 10%90% 90%VCC\nVCC\n0 V0 V\ntr tReference\nfInput\nData\nInput50%High-Level\nPulse50%VCC\n0 V\n50% 50%VCC\n0 Vt\nLow-Levelw\nPulse\nVOLTAGE WAVEFORMS\nPROPAGATION DELAY AND OUTPUT TRANSITION TIMES50%\n50% 50%\n10% 10%90% 90%VCC\nVOH\nVOL0 V\ntr tInput\nfIn-Phase\nOutput50%\ntPLH tPHL\n50% 50%\n10% 10%90% 90%VOH\nVOL\nt t r ftPHL tPLH\nOut-of-Phase\nOutput\nNOTES: A. C Lincludes probe and test-fixture capacitance.\nB. Phase relationships between waveforms were chosen arbitraril y. All input pulses are supplied by generators having the following\ncharacteristics: PRR ≤1 MHz, Z O= 50 Ω, t r= 6 ns, t f= 6 ns.\nC. For clock inputs, f maxis measured when the input duty cycle is 50%.\nD. The outputs are measured one at a time with one input transition per measurement.\nE. t PLHand t PHLare the same as t pd.Test\nPointFrom Output\nUnder Test\nCL= 50 pF\n(see Note A)\nLOAD CIRCUIT\nSupply Voltage (V)Propagation Delay Tpd (ns)\n1.522.533.544.555.56 6.501020304050607080\nD001\nSN54HC165 ,SN74HC165\nwww.ti.com SCLS116H –DECEMBER 1982 –REVISED DECEMBER 2015\n6.15 Typical Characteristics\nFigure 1.Propagation Delay vsSupply Voltage atTA=25°C\n7Parameter Measurement Information\nFigure 2.Load Circuit andVoltage Waveforms\nCopyright ©1982 –2015, Texas Instruments Incorporated Submit Documentation Feedback 11\nProduct Folder Links: SN54HC165 SN74HC165\nLoadE\nQHHGC\nFData\nInputsDSH/LDSERCLK INHCLK\nBA\nQL\nHLH\nLH\nLH\nH\nH\nH\nLH\nLH\nLH\nLH\nLL\nHL\nHL\nH\nInhibit Serial Shift\nS\n1D\nRC1S\n1D\nRC1S\n1D\nRC1S\n1D\nRC1S\n1D\nRC1S\n1D\nRC1S\n1D\nRC1S\n1D\nRC11\n15\n2\n10SH/LD\nCLK INH\nCLK\nSER9\n7Q\nQH\nH11 12 13 14 3 4 5 6A B C D E F G H\nPin numbers shown are for theD, DB, J, N, NS, PW , and W packages.\nSN54HC165 ,SN74HC165\nSCLS116H –DECEMBER 1982 –REVISED DECEMBER 2015 www.ti.com\n8Detailed Description\n8.1 Overview\nThe SNx4HC165 isan8-bit Parallel load shift register with 1serial input and 8parallel load input. The device\nloads allthe8bitssimultaneously through parallel load input when SH/LDislow. This willalso ignore anyinput\natCLK orCLK INH.\nThe device shifts thedata when CLK toggles. The data isshifted onrising edge oftheclock. Clock Inhibit (CLK\nINH) inhibits theclock function resulting innochange oftheoutput. IfSH/LDislowclock inputs areignored. To\nrealize theshift function, SH/LDshould behigh.\nCLK and CLK INH functions areinterchangeable. IfCLK islowthen change aclock signal atCLK INH pin\ncauses ashift ofdata toQH.IfCLK INHisLow clock signal onCLK pinshifts thedata outtoQH.\n8.2 Functional Block Diagram\nFigure 3.Logic Diagram Positive Logic\nFigure 4.Typical Shift, Load, andInhibit Sequence\n12 Submit Documentation Feedback Copyright ©1982 –2015, Texas Instruments Incorporated\nProduct Folder Links: SN54HC165 SN74HC165\nSN54HC165 ,SN74HC165\nwww.ti.com SCLS116H –DECEMBER 1982 –REVISED DECEMBER 2015\n8.3 Feature Description\nThe SNx4HC165 hasawide operating voltage range of2Vto6V,outputs thatcandrive upto10LSTTL loads\nandLow Power Consumption, 80-μAmaximum I.Itistypically tpd=13nsandhas±4-mA output drive at5Vwith\nlowinput current of1-μAmaximum. The device features thedirect overloading load ofdata input, meaning\nparallel data isloaded irrespective ofclock signals.\n8.4 Device Functional Table\nTable 1liststhefunctional modes oftheSNx4HC165.\nTable 1.Function Table\nINPUTS\nFUNCTION\nSH/LD CLK CLK INH\nL X X Parallel load\nH H X Nochange\nH X H Nochange\nH L ↑ Shift(1)\nH ↑ L Shift(1)\n(1) Shift :Content ofeach internal register shifts towards serial output QH.Data atSER isshifted intothefirstregister\nCopyright ©1982 –2015, Texas Instruments Incorporated Submit Documentation Feedback 13\nProduct Folder Links: SN54HC165 SN74HC165\n12\n97\n13\n311\nController,\nProcessor\n14\n4\n5VCC\n616\n0.1µFDigital\nInputs /\nKeyboard\nData\n82\n15\n12\n97\n13\n311\n14\n4\n5VCC\n616\n0.1µFData\n82\n15\n10\nDigital\nInputs /\nKeyboard1 1 10From other shift register\nSN54HC165 ,SN74HC165\nSCLS116H –DECEMBER 1982 –REVISED DECEMBER 2015 www.ti.com\n9Application andImplementation\nNOTE\nInformation inthe following applications sections isnot part ofthe TIcomponent\nspecification, and TIdoes notwarrant itsaccuracy orcompleteness. TI’scustomers are\nresponsible fordetermining suitability ofcomponents fortheir purposes. Customers should\nvalidate andtesttheir design implementation toconfirm system functionality.\n9.1 Application Information\nThe SNx4HC165 isan8-bit shift register that can beused asaserializer inorder toreduce thenumber of\nconnection needed when transmitting signals between boards ortothedevice. SNx4HC165 can beused to\nexpand inputs forprocessors with limited GPIOs forexamples basic keyboard interface tothecontroller.\nSNx4HC165 allows inputs tobeload into theshift registers and clock isused toshift data totheprocessor.\nMultiple SNx4HC165 canbecascaded together toallow more digital inputs tobeinterfaced with single processor\nbyconnecting output ofthecascaded shift register QHtoserial input SER oftheSNx4HC165 and soon.Note\nthisapplication does notallow thecommunication tobebi-direction innature asdata canonly beread bythe\nprocessor notwritten back.\n9.2 Typical Application\nFigure 5.Typical Application Diagram forSN74HC165\n9.2.1 Design Requirements\nEnsure thattheincoming clock rising edge meets thecriteria inRecommended Operating Conditions .\n9.2.2 Detailed Design Procedure\nEnsure thatinput andoutput voltages donotexceed ratings inAbsolute Maximum Ratings .\nInput voltage threshold information foreach device can befound intheElectrical Characteristics tables inthe\nSpecifications section.\nDetailed timing requirements foreach device canbefound inTiming Requirements tables intheSpecifications\nsection .\n14 Submit Documentation Feedback Copyright ©1982 –2015, Texas Instruments Incorporated\nProduct Folder Links: SN54HC165 SN74HC165\nWORST BETTER BEST\n1W min.\nW2W\nSupply Voltage (V)Propagation Delay Tpd (ns)\n1.522.533.544.555.56 6.501020304050607080\nD001\nSN54HC165 ,SN74HC165\nwww.ti.com SCLS116H –DECEMBER 1982 –REVISED DECEMBER 2015\nTypical Application (continued)\n9.2.3 Application Curve\nFigure 6.Propagation Delay vsSupply Voltage atTA=25°C\n10Power Supply Recommendations\nThe power supply canbeanyvoltage between theminimum and maximum supply voltage rating located inthe\nRecommended Operating Conditions table.\nEach VCCpinmust have agood bypass capacitor inorder toprevent power disturbance. Fordevices with a\nsingle supply, a0.1-μFcapacitor isrecommended andifthere aremultiple VCCpins then a0.01-μFor0.022-μF\ncapacitor isrecommended foreach power pin. Itisoktoparallel multiple bypass caps toreject different\nfrequencies ofnoise. 0.1-μFand1-μFcapacitors arecommonly used inparallel. The bypass capacitor should be\ninstalled asclose tothepower pinaspossible forbest results.\n11Layout\n11.1 Layout Guidelines\nReflections and matching areclosely related toloop antenna theory, butdifferent enough towarrant their own\ndiscussion. When aPCB trace turns acorner ata90°angle, areflection canoccur. This isprimarily duetothe\nchange ofwidth ofthetrace. Attheapex oftheturn, thetrace width isincreased to1.414 times itswidth. This\nupsets thetransmission line characteristics, especially thedistributed capacitance and self–inductance ofthe\ntrace —resulting inthereflection. Itisagiven that notallPCB traces canbestraight, and sothey willhave to\nturn corners. Figure 7shows progressively better techniques ofrounding corners. Only thelast example\nmaintains constant trace width andminimizes reflections.\n11.2 Layout Example\nFigure 7.Trace Example\nCopyright ©1982 –2015, Texas Instruments Incorporated Submit Documentation Feedback 15\nProduct Folder Links: SN54HC165 SN74HC165\nSN54HC165 ,SN74HC165\nSCLS116H –DECEMBER 1982 –REVISED DECEMBER 2015 www.ti.com\n12Device andDocumentation Support\n12.1 Documentation Support\n12.1.1 Related Documentation\nImplications ofSlow orFloating CMOS Inputs ,SCBA004 .\n12.2 Related Links\nThe table below lists quick access links. Categories include technical documents, support and community\nresources, tools andsoftware, andquick access tosample orbuy.\nTable 2.Related Links\nTECHNICAL TOOLS & SUPPORT &PARTS PRODUCT FOLDER SAMPLE &BUYDOCUMENTS SOFTWARE COMMUNITY\nSN54HC165 Click here Click here Click here Click here Click here\nSN74HC165 Click here Click here Click here Click here Click here\n12.3 Community Resources\nThe following links connect toTIcommunity resources. Linked contents areprovided "AS IS"bytherespective\ncontributors. They donotconstitute TIspecifications anddonotnecessarily reflect TI\'sviews; seeTI\'sTerms of\nUse.\nTIE2E™Online Community TI\'s Engineer-to-Engineer (E2E) Community. Created tofoster collaboration\namong engineers. Ate2e.ti.com, youcanaskquestions, share knowledge, explore ideas andhelp\nsolve problems with fellow engineers.\nDesign Support TI\'s Design Support Quickly findhelpful E2E forums along with design support tools and\ncontact information fortechnical support.\n12.4 Trademarks\nE2E isatrademark ofTexas Instruments.\nAllother trademarks aretheproperty oftheir respective owners.\n12.5 Electrostatic Discharge Caution\nThese devices have limited built-in ESD protection. The leads should beshorted together orthedevice placed inconductive foam\nduring storage orhandling toprevent electrostatic damage totheMOS gates.\n12.6 Glossary\nSLYZ022 —TIGlossary.\nThis glossary listsandexplains terms, acronyms anddefinitions.\n13Mechanical, Packaging, andOrderable Information\nThe following pages include mechanical packaging and orderable information. This information isthemost\ncurrent data available forthedesignated devices. This data issubject tochange without notice and revision of\nthisdocument. Forbrowser based versions ofthisdata sheet, refer tothelefthand navigation.\n16 Submit Documentation Feedback Copyright ©1982 –2015, Texas Instruments Incorporated\nProduct Folder Links: SN54HC165 SN74HC165\nPACKAGE OPTION ADDENDUM\nwww.ti.com 2-Dec-2023\nPACKAGING INFORMATION\nOrderable Device Status\n(1)Package Type Package\nDrawingPinsPackage\nQtyEco Plan\n(2)Lead finish/\nBall material\n(6)MSL Peak Temp\n(3)Op Temp (°C) Device Marking\n(4/5)Samples\n84095012A ACTIVE LCCC FK2055Non-RoHS\n& GreenSNPB N / A for Pkg Type -55 to 125 84095012A\nSNJ54HC\n165FKSamples\n8409501EA ACTIVE CDIP J1625Non-RoHS\n& GreenSNPB N / A for Pkg Type -55 to 125 8409501EA\nSNJ54HC165JSamples\n8409501FA ACTIVE CFP W1625Non-RoHS\n& GreenSNPB N / A for Pkg Type -55 to 125 8409501FA\nSNJ54HC165WSamples\nSN54HC165J ACTIVE CDIP J1625Non-RoHS\n& GreenSNPB N / A for Pkg Type -55 to 125 SN54HC165JSamples\nSN74HC165DBR ACTIVE SSOP DB162000RoHS & Green NIPDAU Level-1-260C-UNLIM -40 to 125 HC165Samples\nSN74HC165DR ACTIVE SOIC D162500RoHS & Green NIPDAU | SN Level-1-260C-UNLIM -40 to 125 HC165Samples\nSN74HC165DRE4 ACTIVE SOIC D162500RoHS & Green NIPDAU Level-1-260C-UNLIM -40 to 125 HC165Samples\nSN74HC165DRG3 ACTIVE SOIC D162500RoHS & Green SN Level-1-260C-UNLIM -40 to 125 HC165Samples\nSN74HC165DRG4 ACTIVE SOIC D162500RoHS & Green NIPDAU Level-1-260C-UNLIM -40 to 125 HC165Samples\nSN74HC165N ACTIVE PDIP N1625RoHS & Green NIPDAU N / A for Pkg Type -40 to 125 SN74HC165NSamples\nSN74HC165NE4 ACTIVE PDIP N1625RoHS & Green NIPDAU N / A for Pkg Type -40 to 125 SN74HC165NSamples\nSN74HC165NSR ACTIVE SO NS162000RoHS & Green NIPDAU Level-1-260C-UNLIM -40 to 125 HC165Samples\nSN74HC165PWR ACTIVE TSSOP PW162000RoHS & Green NIPDAU | SN Level-1-260C-UNLIM -40 to 125 HC165Samples\nSN74HC165PWRG3 ACTIVE TSSOP PW162000RoHS & Green SN Level-1-260C-UNLIM -40 to 125 HC165Samples\nSN74HC165PWRG4 ACTIVE TSSOP PW162000RoHS & Green NIPDAU Level-1-260C-UNLIM -40 to 125 HC165Samples\nSNJ54HC165FK ACTIVE LCCC FK2055Non-RoHS\n& GreenSNPB N / A for Pkg Type -55 to 125 84095012A\nSNJ54HC\n165FKSamples\nSNJ54HC165J ACTIVE CDIP J1625Non-RoHS\n& GreenSNPB N / A for Pkg Type -55 to 125 8409501EA\nSNJ54HC165JSamples\nAddendum-Page 1\nPACKAGE OPTION ADDENDUM\nwww.ti.com 2-Dec-2023\nOrderable Device Status\n(1)Package Type Package\nDrawingPinsPackage\nQtyEco Plan\n(2)Lead finish/\nBall material\n(6)MSL Peak Temp\n(3)Op Temp (°C) Device Marking\n(4/5)Samples\nSNJ54HC165W ACTIVE CFP W1625Non-RoHS\n& GreenSNPB N / A for Pkg Type -55 to 125 8409501FA\nSNJ54HC165WSamples\n \n(1) The marketing status values are defined as follows:\nACTIVE: Product device recommended for new designs.\nLIFEBUY:  TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.\nNRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.\nPREVIEW:  Device has been announced but is not in production. Samples may or may not be available.\nOBSOLETE:  TI has discontinued the production of the device.\n \n(2) RoHS:  TI defines "RoHS" to mean semiconductor products that are compliant with the current EU RoHS requirements for all 10 RoHS substances,  including the requirement that RoHS substance\ndo not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, "RoHS" products are suitable for use in specified lead-free processes. TI may\nreference these types of products as "Pb-Free".\nRoHS Exempt:  TI defines "RoHS Exempt" to mean products that contain lead but are compliant with EU RoHS pursuant to a specific EU RoHS exemption.\nGreen: TI defines "Green" to mean the content of Chlorine (Cl) and Bromine (Br) based flame retardants meet JS709B low halogen requirements of <=1000ppm threshold.  Antimony trioxide based\nflame retardants must also meet the <=1000ppm threshold requirement.\n \n(3) MSL, Peak Temp. - The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.\n \n(4) There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.\n \n(5) Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation\nof the previous line and the two combined represent the entire Device Marking for that device.\n \n(6) Lead finish/Ball material - Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two\nlines if the finish value exceeds the maximum column width.\n \nImportant Information and Disclaimer: The information provided on this page represents TI\'s knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information\nprovided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and\ncontinues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals.\nTI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.\n \nIn no event shall TI\'s liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.\n \n OTHER QUALIFIED VERSIONS OF SN54HC165, SN74HC165 :\nAddendum-Page 2\nPACKAGE OPTION ADDENDUM\nwww.ti.com 2-Dec-2023\n•Catalog : SN74HC165\n•Automotive : SN74HC165-Q1 , SN74HC165-Q1\n•Enhanced Product : SN74HC165-EP , SN74HC165-EP\n•Military : SN54HC165\n NOTE: Qualified Version Definitions:\n•Catalog - TI\'s standard catalog product\n•Automotive - Q100 devices qualified for high-reliability automotive applications targeting zero defects\n•Enhanced Product - Supports Defense, Aerospace and Medical Applications\n•Military - QML certified for Military and Defense Applications\nAddendum-Page 3\nPACKAGE MATERIALS INFORMATION\n  \nwww.ti.com 5-Dec-2023\nTAPE AND REEL INFORMATION\nReel Width (W1)REEL DIMENSIONS\nA0\nB0\nK0\nWDimension designed to accommodate the component length\nDimension designed to accommodate the component thickness\nOverall width of the carrier tape\nPitch between successive cavity centersDimension designed to accommodate the component widthTAPE DIMENSIONS\nK0 P1\nB0W\nA0 Cavity\nQUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE\nPocket QuadrantsSprocket Holes\nQ1 Q1 Q2 Q2\nQ3 Q3 Q4 Q4 User Direction of FeedP1Reel\nDiameter\n \n*All dimensions are nominal\nDevice Package\nTypePackage\nDrawingPinsSPQ Reel\nDiameter\n(mm)Reel\nWidth\nW1 (mm)A0\n(mm)B0\n(mm)K0\n(mm)P1\n(mm)W\n(mm)Pin1\nQuadrant\nSN74HC165DBR SSOP DB162000 330.0 16.48.356.62.412.016.0 Q1\nSN74HC165DR SOIC D162500 330.0 16.4 6.510.32.18.016.0 Q1\nSN74HC165DR SOIC D162500 330.0 16.4 6.510.32.18.016.0 Q1\nSN74HC165DRG3 SOIC D162500 330.0 16.8 6.510.32.18.016.0 Q1\nSN74HC165DRG4 SOIC D162500 330.0 16.4 6.510.32.18.016.0 Q1\nSN74HC165DRG4 SOIC D162500 330.0 16.4 6.510.32.18.016.0 Q1\nSN74HC165NSR SO NS162000 330.0 16.4 8.210.52.512.016.0 Q1\nSN74HC165NSR SO NS162000 330.0 16.48.4510.552.512.016.2 Q1\nSN74HC165PWR TSSOP PW162000 330.0 12.4 6.95.61.68.012.0 Q1\nSN74HC165PWR TSSOP PW162000 330.0 12.4 6.95.61.68.012.0 Q1\nSN74HC165PWRG3 TSSOP PW162000 330.0 12.4 6.95.61.68.012.0 Q1\nSN74HC165PWRG4 TSSOP PW162000 330.0 12.4 6.95.61.68.012.0 Q1\nSN74HC165PWRG4 TSSOP PW162000 330.0 12.4 6.95.61.68.012.0 Q1\nPack Materials-Page 1\nPACKAGE MATERIALS INFORMATION\n  \nwww.ti.com 5-Dec-2023\nTAPE AND REEL BOX DIMENSIONS\nWidth (mm)\nWLH\n \n*All dimensions are nominal\nDevice Package Type Package Drawing Pins SPQ Length (mm) Width (mm) Height (mm)\nSN74HC165DBR SSOP DB 162000 356.0 356.0 35.0\nSN74HC165DR SOIC D 162500 356.0 356.0 35.0\nSN74HC165DR SOIC D 162500 356.0 356.0 35.0\nSN74HC165DRG3 SOIC D 162500 364.0 364.0 27.0\nSN74HC165DRG4 SOIC D 162500 356.0 356.0 35.0\nSN74HC165DRG4 SOIC D 162500 340.5 336.1 32.0\nSN74HC165NSR SO NS 162000 356.0 356.0 35.0\nSN74HC165NSR SO NS 162000 356.0 356.0 35.0\nSN74HC165PWR TSSOP PW 162000 356.0 356.0 35.0\nSN74HC165PWR TSSOP PW 162000 356.0 356.0 35.0\nSN74HC165PWRG3 TSSOP PW 162000 364.0 364.0 27.0\nSN74HC165PWRG4 TSSOP PW 162000 356.0 356.0 35.0\nSN74HC165PWRG4 TSSOP PW 162000 356.0 356.0 35.0\nPack Materials-Page 2\nPACKAGE MATERIALS INFORMATION\n  \nwww.ti.com 5-Dec-2023\nTUBE\n \n \nL - Tube lengthT - Tube  \nheight\nW - Tube  \nwidth\nB - Alignment groove width\n \n \n*All dimensions are nominal\nDevice Package Name Package Type Pins SPQ L (mm) W (mm) T (µm) B (mm)\n84095012A FK LCCC 20 55 506.98 12.06 2030 NA\n8409501FA W CFP 16 25 506.98 26.16 6220 NA\nSN74HC165N N PDIP 16 25 506 13.97 11230 4.32\nSN74HC165N N PDIP 16 25 506 13.97 11230 4.32\nSN74HC165NE4 N PDIP 16 25 506 13.97 11230 4.32\nSN74HC165NE4 N PDIP 16 25 506 13.97 11230 4.32\nSNJ54HC165FK FK LCCC 20 55 506.98 12.06 2030 NA\nSNJ54HC165W W CFP 16 25 506.98 26.16 6220 NA\nPack Materials-Page 3\n\n\nwww.ti.comPACKAGE OUTLINE\nC\n14X 0.65\n2X\n4.55\n16X 0.30\n0.19 TYP6.66.2\n1.2 MAX\n0.150.050.25\nGAGE PLANE\n-80B\nNOTE 44.54.3A\nNOTE 35.14.9\n0.750.50(0.15) TYPTSSOP - 1.2 mm max height PW0016A\nSMALL OUTLINE PACKAGE\n4220204/A   02/20171\n8\n916\n0.1 C A BPIN 1 INDEX AREA\nSEE DETAIL  A0.1 C\nNOTES:  1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing    per ASME Y14.5M. 2. This drawing is subject to change without notice. 3. This dimension does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not    exceed 0.15 mm per side. 4. This dimension does not include interlead flash. Interlead flash shall not exceed 0.25 mm per side.5. Reference JEDEC registration MO-153. SEATINGPLANE\nA  20DETAIL A\nTYPICALSCALE  2.500\nwww.ti.comEXAMPLE BOARD LAYOUT\n0.05 MAX\nALL AROUND0.05 MINALL AROUND16X (1.5)\n16X (0.45)\n14X (0.65)\n(5.8)(R0.05) TYPTSSOP - 1.2 mm max height PW0016A\nSMALL OUTLINE PACKAGE\n4220204/A   02/2017\nNOTES: (continued) 6. Publication IPC-7351 may have alternate designs. 7. Solder mask tolerances between and around signal pads can vary based on board fabrication site. LAND PATTERN EXAMPLE\nEXPOSED METAL SHOWN\nSCALE: 10XSYMMSYMM\n1\n8 916\n15.000METALSOLDER MASK\nOPENINGMETAL UNDER\nSOLDER MASKSOLDER MASKOPENING\nEXPOSED METAL EXPOSED METAL\nSOLDER MASK DETAILSNON-SOLDER MASK\nDEFINED\n(PREFERRED)SOLDER MASK\nDEFINED\nwww.ti.comEXAMPLE STENCIL DESIGN\n16X (1.5)\n16X (0.45)\n14X (0.65)\n(5.8)(R0.05) TYPTSSOP - 1.2 mm max height PW0016A\nSMALL OUTLINE PACKAGE\n4220204/A   02/2017\nNOTES: (continued)\n 8. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate    design recommendations.   9. Board assembly site may have different recommendations for stencil design. SOLDER PASTE EXAMPLE\nBASED ON 0.125 mm THICK STENCIL\nSCALE: 10XSYMM\nSYMM1\n8 916\nwww.ti.comPACKAGE OUTLINE\nC\n14X 0.65\n2X\n4.55\n16X 0.38\n0.228.27.4 TYP\nSEATINGPLANE\n0.05 MIN0.25\nGAGE PLANE\n0-82 MAX0.250.09B5.65.0\nNOTE 4A\n6.55.9\nNOTE 3\n0.950.55SSOP - 2 mm max height DB0016A\nSMALL OUTLINE PACKAGE\n4220763/A   05/20221\n8\n916\n0.1 C A BPIN 1 INDEX AREA\nSEE DETAIL  A0.1 C\nNOTES:  1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing    per ASME Y14.5M. 2. This drawing is subject to change without notice. 3. This dimension does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not    exceed 0.15 mm per side. 4. Reference JEDEC registration MO-150. A  15DETAIL A\nTYPICALSCALE  1.500\nwww.ti.comEXAMPLE BOARD LAYOUT\n0.05 MAX\nALL AROUND0.05 MINALL AROUND16X (1.85)\n16X (0.45)\n14X (0.65)\n(7)(R0.05) TYPSSOP - 2 mm max height DB0016A\nSMALL OUTLINE PACKAGE\n4220763/A   05/2022\nNOTES: (continued) 5. Publication IPC-7351 may have alternate designs. 6. Solder mask tolerances between and around signal pads can vary based on board fabrication site. LAND PATTERN EXAMPLE\nEXPOSED METAL SHOWN\nSCALE: 10XSYMMSYMM\n1\n8 916\n15.000METALSOLDER MASK\nOPENINGMETAL UNDER\nSOLDER MASKSOLDER MASKOPENING\nEXPOSED METAL EXPOSED METAL\nSOLDER MASK DETAILSNON-SOLDER MASK\nDEFINED\n(PREFERRED)SOLDER MASK\nDEFINED\nwww.ti.comEXAMPLE STENCIL DESIGN\n16X (1.85)\n16X (0.45)\n14X (0.65)\n(7)(R0.05) TYPSSOP - 2 mm max height DB0016A\nSMALL OUTLINE PACKAGE\n4220763/A   05/2022\nNOTES: (continued)\n 7. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate    design recommendations.   8. Board assembly site may have different recommendations for stencil design. SOLDER PASTE EXAMPLE\nBASED ON 0.125 mm THICK STENCIL\nSCALE: 10XSYMM\nSYMM1\n8 916\n\n\nwww.ti.comGENERIC PACKAGE VIEW\nThis image is a representation of the package family, actual package may vary.\nRefer to the product data sheet for package details.LCCC - 2.03 mm max height FK 20\nLEADLESS CERAMIC CHIP CARRIER 8.89 x 8.89, 1.27 mm pitch\n4229370\\/A\\\n\n\nwww.ti.comPACKAGE OUTLINE\nC\n8.2\n7.4 TYP\n14X 1.27\n16X 0.510.352X\n8.89\n0.15 TYP\n0- 100.30.12.00 MAX\n(1.25)0.25\nGAGE PLANE\n1.050.55A\n10.410.0\nNOTE 3\nB5.45.2\nNOTE 4\n4220735/A   12/2021SOP - 2.00 mm max height NS0016A\nSOP\nNOTES:  1. All linear dimensions are in millimeters. Dimensions in parenthesis are for reference only. Dimensioning and tolerancing    per ASME Y14.5M. 2. This drawing is subject to change without notice. 3. This dimension does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not    exceed 0.15 mm, per side. 4. This dimension does not include interlead flash. Interlead flash shall not exceed 0.25 mm, per side.  116\n0.25 C A B98PIN 1 IDAREASEATING PLANE\n0.1 C\n SEE DETAIL A\nDETAIL A\nTYPICALSCALE  1.500\nwww.ti.comEXAMPLE BOARD LAYOUT\n0.07 MAX\nALL AROUND0.07 MINALL AROUND 14X (1.27)\n(R0.05) TYP\n(7)16X (1.85)\n16X (0.6)\n4220735/A   12/2021SOP - 2.00 mm max height NS0016A\nSOP\nNOTES: (continued) 5. Publication IPC-7351 may have alternate designs. 6. Solder mask tolerances between and around signal pads can vary based on board fabrication site. METALSOLDER MASKOPENING\nNON SOLDER MASK\nDEFINED\nSOLDER MASK DETAILSOPENINGSOLDER MASKMETAL\nSOLDER MASK\nDEFINEDLAND PATTERN EXAMPLE\nSCALE:7XSYMM\n1\n8 916SEEDETAILS\nSYMM\nwww.ti.comEXAMPLE STENCIL DESIGN\n(7)(R0.05) TYP16X (1.85)\n16X (0.6)\n14X (1.27)\n4220735/A   12/2021SOP - 2.00 mm max height NS0016A\nSOP\nNOTES: (continued)\n 7. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate    design recommendations.   8. Board assembly site may have different recommendations for stencil design. SOLDER PASTE EXAMPLE\nBASED ON 0.125 mm THICK STENCIL\nSCALE:7XSYMM\nSYMM1\n8 916\nIMPORTANT NOTICE AND DISCLAIMER\nTI PROVIDES TECHNICAL AND RELIABILITY DATA (INCLUDING DATA SHEETS), DESIGN RESOURCES (INCLUDING REFERENCE \nDESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES “AS IS” \nAND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS AND IMPLIED, INCLUDING WITHOUT LIMITATION ANY \nIMPLIED WARRANTIES OF MERCHANTABILIT Y, FITNESS FOR A PARTICULAR PURPOSE OR NON-INFRINGEMENT OF THIRD \nPARTY INTELLECTUAL PROPERTY RIGHTS.\nThese resources are intended for skilled developers designing with TI products. Y ou are solely responsible for (1) selecting the appropriate \nTI products for your application, (2) designing, validating and testing your application, and (3) ensuring your application meets applicable \nstandards, and any other safety, security, regulatory or other requirements.\nThese resources are subject to change without notice. TI grants you permission to use these resources only for development of an \napplication that uses the TI products described in the resource. Other reproduction and display of these resources is prohibited. No license \nis granted to any other TI intellectual property right or to any third party intellectual property right. TI disclaims responsibility for , and you \nwill fully indemnify TI and its representatives against, any claims, damages, costs, losses, and liabilities arising out of your use of these \nresources.\nTI’s products are provided subject to TI’s Terms of Sale or other applicable terms available either on ti.com  or provided in conjunction with \nsuch TI products. TI’s provision of these resources does not expand or otherwise alter TI’s applicable warranties or warranty disclaimers for \nTI products.\nTI objects to and rejects any additional or different terms you may have proposed. IMPORTANT NOTICE\nMailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265\nCopyright © 202 3, Texas Instruments Incorporated\n'}]
!==============================================================================!
### Component Summary: SN74HC165DR

#### Key Characteristics and Specifications:
- **Voltage Ratings**: 
  - Supply Voltage (VCC): 2V to 6V
  - Absolute Maximum Supply Voltage: -0.5V to 7V
- **Current Ratings**: 
  - Continuous Output Current: ±25 mA
  - Input Clamp Current: ±20 mA
  - Continuous Current through VCC or GND: ±50 mA
- **Power Consumption**: 
  - Maximum ICC: 80 µA
- **Operating Temperature Range**: 
  - SN74HC165: -40°C to 125°C
  - SN54HC165: -55°C to 125°C
- **Package Type**: 
  - Available in multiple packages: SOIC (D), SSOP (DB), PDIP (N), TSSOP (PW), LCCC (FK), and CFP (W).
- **Special Features**: 
  - 8-bit parallel-load shift register
  - Low input current (1 µA max)
  - Outputs can drive up to 10 LSTTL loads
  - Clock inhibit function
  - Direct overriding load (data) inputs
- **Moisture Sensitive Level (MSL)**: 
  - MSL Level 1 (for most packages)

#### Description:
The SN74HC165 is an 8-bit parallel-load shift register designed for high-speed data processing. It allows for parallel loading of data into the register and serial output of the data. The device features a clock input for shifting data and a clock inhibit function to prevent changes in output during operation. The shift register can be used to expand the number of inputs for microcontrollers or processors with limited GPIO pins.

#### Typical Applications:
- **Programmable Logic Controllers**: Used for managing input/output operations in industrial automation.
- **Appliances**: Can be utilized in various household electronic devices for control and data processing.
- **Video Display Systems**: Employed in the transmission of data for video processing.
- **Output Expanders**: Useful for increasing the number of outputs available from a microcontroller.
- **Keyboards**: Can be used in keyboard interfaces to manage multiple key inputs efficiently.

The SN74HC165 is particularly advantageous in applications where space and pin count are critical, allowing for efficient data handling and control in various electronic systems.