// Seed: 481484912
module module_0 (
    input supply0 id_0,
    input wand id_1,
    input uwire id_2,
    input tri1 id_3
);
  wire id_5;
  integer id_6;
  wire id_7;
endmodule
module module_1 (
    output tri0 id_0,
    input supply1 id_1,
    output supply0 id_2,
    output tri0 id_3,
    input tri1 id_4,
    inout tri0 id_5,
    input tri id_6,
    output tri id_7,
    output supply1 id_8
);
  id_10 :
  assert property (@(id_6) 1'h0)
  else;
  module_0(
      id_10, id_5, id_4, id_1
  );
endmodule
