/*******************************************************************************
* File Name: cyfittergnu.inc
* 
* PSoC Creator  4.2
*
* Description:
* 
* This file is automatically generated by PSoC Creator.
*
********************************************************************************
* Copyright (c) 2007-2018 Cypress Semiconductor.  All rights reserved.
* You may use this file only in accordance with the license, terms, conditions, 
* disclaimers, and limitations in the end user license agreement accompanying 
* the software package with which this file was provided.
********************************************************************************/

.ifndef INCLUDED_CYFITTERGNU_INC
.set INCLUDED_CYFITTERGNU_INC, 1
.include "cydevicegnu.inc"
.include "cydevicegnu_trm.inc"

/* SW */
.set SW__0__INTTYPE, CYREG_PICU2_INTTYPE2
.set SW__0__MASK, 0x04
.set SW__0__PC, CYREG_PRT2_PC2
.set SW__0__PORT, 2
.set SW__0__SHIFT, 2
.set SW__AG, CYREG_PRT2_AG
.set SW__AMUX, CYREG_PRT2_AMUX
.set SW__BIE, CYREG_PRT2_BIE
.set SW__BIT_MASK, CYREG_PRT2_BIT_MASK
.set SW__BYP, CYREG_PRT2_BYP
.set SW__CTL, CYREG_PRT2_CTL
.set SW__DM0, CYREG_PRT2_DM0
.set SW__DM1, CYREG_PRT2_DM1
.set SW__DM2, CYREG_PRT2_DM2
.set SW__DR, CYREG_PRT2_DR
.set SW__INP_DIS, CYREG_PRT2_INP_DIS
.set SW__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU2_BASE
.set SW__LCD_COM_SEG, CYREG_PRT2_LCD_COM_SEG
.set SW__LCD_EN, CYREG_PRT2_LCD_EN
.set SW__MASK, 0x04
.set SW__PORT, 2
.set SW__PRT, CYREG_PRT2_PRT
.set SW__PRTDSI__CAPS_SEL, CYREG_PRT2_CAPS_SEL
.set SW__PRTDSI__DBL_SYNC_IN, CYREG_PRT2_DBL_SYNC_IN
.set SW__PRTDSI__OE_SEL0, CYREG_PRT2_OE_SEL0
.set SW__PRTDSI__OE_SEL1, CYREG_PRT2_OE_SEL1
.set SW__PRTDSI__OUT_SEL0, CYREG_PRT2_OUT_SEL0
.set SW__PRTDSI__OUT_SEL1, CYREG_PRT2_OUT_SEL1
.set SW__PRTDSI__SYNC_OUT, CYREG_PRT2_SYNC_OUT
.set SW__PS, CYREG_PRT2_PS
.set SW__SHIFT, 2
.set SW__SLW, CYREG_PRT2_SLW

/* UART */
.set UART_BUART_sRX_RxBitCounter__16BIT_CONTROL_AUX_CTL_REG, CYREG_B0_UDB06_07_ACTL
.set UART_BUART_sRX_RxBitCounter__16BIT_CONTROL_CONTROL_REG, CYREG_B0_UDB06_07_CTL
.set UART_BUART_sRX_RxBitCounter__16BIT_CONTROL_COUNT_REG, CYREG_B0_UDB06_07_CTL
.set UART_BUART_sRX_RxBitCounter__16BIT_COUNT_CONTROL_REG, CYREG_B0_UDB06_07_CTL
.set UART_BUART_sRX_RxBitCounter__16BIT_COUNT_COUNT_REG, CYREG_B0_UDB06_07_CTL
.set UART_BUART_sRX_RxBitCounter__16BIT_MASK_MASK_REG, CYREG_B0_UDB06_07_MSK
.set UART_BUART_sRX_RxBitCounter__16BIT_MASK_PERIOD_REG, CYREG_B0_UDB06_07_MSK
.set UART_BUART_sRX_RxBitCounter__16BIT_PERIOD_MASK_REG, CYREG_B0_UDB06_07_MSK
.set UART_BUART_sRX_RxBitCounter__16BIT_PERIOD_PERIOD_REG, CYREG_B0_UDB06_07_MSK
.set UART_BUART_sRX_RxBitCounter__CONTROL_AUX_CTL_REG, CYREG_B0_UDB06_ACTL
.set UART_BUART_sRX_RxBitCounter__CONTROL_REG, CYREG_B0_UDB06_CTL
.set UART_BUART_sRX_RxBitCounter__CONTROL_ST_REG, CYREG_B0_UDB06_ST_CTL
.set UART_BUART_sRX_RxBitCounter__COUNT_REG, CYREG_B0_UDB06_CTL
.set UART_BUART_sRX_RxBitCounter__COUNT_ST_REG, CYREG_B0_UDB06_ST_CTL
.set UART_BUART_sRX_RxBitCounter__MASK_CTL_AUX_CTL_REG, CYREG_B0_UDB06_MSK_ACTL
.set UART_BUART_sRX_RxBitCounter__PER_CTL_AUX_CTL_REG, CYREG_B0_UDB06_MSK_ACTL
.set UART_BUART_sRX_RxBitCounter__PERIOD_REG, CYREG_B0_UDB06_MSK
.set UART_BUART_sRX_RxBitCounter_ST__16BIT_STATUS_AUX_CTL_REG, CYREG_B0_UDB06_07_ACTL
.set UART_BUART_sRX_RxBitCounter_ST__16BIT_STATUS_REG, CYREG_B0_UDB06_07_ST
.set UART_BUART_sRX_RxBitCounter_ST__MASK_REG, CYREG_B0_UDB06_MSK
.set UART_BUART_sRX_RxBitCounter_ST__MASK_ST_AUX_CTL_REG, CYREG_B0_UDB06_MSK_ACTL
.set UART_BUART_sRX_RxBitCounter_ST__PER_ST_AUX_CTL_REG, CYREG_B0_UDB06_MSK_ACTL
.set UART_BUART_sRX_RxBitCounter_ST__STATUS_AUX_CTL_REG, CYREG_B0_UDB06_ACTL
.set UART_BUART_sRX_RxBitCounter_ST__STATUS_CNT_REG, CYREG_B0_UDB06_ST_CTL
.set UART_BUART_sRX_RxBitCounter_ST__STATUS_CONTROL_REG, CYREG_B0_UDB06_ST_CTL
.set UART_BUART_sRX_RxBitCounter_ST__STATUS_REG, CYREG_B0_UDB06_ST
.set UART_BUART_sRX_RxShifter_u0__16BIT_A0_REG, CYREG_B0_UDB06_07_A0
.set UART_BUART_sRX_RxShifter_u0__16BIT_A1_REG, CYREG_B0_UDB06_07_A1
.set UART_BUART_sRX_RxShifter_u0__16BIT_D0_REG, CYREG_B0_UDB06_07_D0
.set UART_BUART_sRX_RxShifter_u0__16BIT_D1_REG, CYREG_B0_UDB06_07_D1
.set UART_BUART_sRX_RxShifter_u0__16BIT_DP_AUX_CTL_REG, CYREG_B0_UDB06_07_ACTL
.set UART_BUART_sRX_RxShifter_u0__16BIT_F0_REG, CYREG_B0_UDB06_07_F0
.set UART_BUART_sRX_RxShifter_u0__16BIT_F1_REG, CYREG_B0_UDB06_07_F1
.set UART_BUART_sRX_RxShifter_u0__A0_A1_REG, CYREG_B0_UDB06_A0_A1
.set UART_BUART_sRX_RxShifter_u0__A0_REG, CYREG_B0_UDB06_A0
.set UART_BUART_sRX_RxShifter_u0__A1_REG, CYREG_B0_UDB06_A1
.set UART_BUART_sRX_RxShifter_u0__D0_D1_REG, CYREG_B0_UDB06_D0_D1
.set UART_BUART_sRX_RxShifter_u0__D0_REG, CYREG_B0_UDB06_D0
.set UART_BUART_sRX_RxShifter_u0__D1_REG, CYREG_B0_UDB06_D1
.set UART_BUART_sRX_RxShifter_u0__DP_AUX_CTL_REG, CYREG_B0_UDB06_ACTL
.set UART_BUART_sRX_RxShifter_u0__F0_F1_REG, CYREG_B0_UDB06_F0_F1
.set UART_BUART_sRX_RxShifter_u0__F0_REG, CYREG_B0_UDB06_F0
.set UART_BUART_sRX_RxShifter_u0__F1_REG, CYREG_B0_UDB06_F1
.set UART_BUART_sRX_RxShifter_u0__MSK_DP_AUX_CTL_REG, CYREG_B0_UDB06_MSK_ACTL
.set UART_BUART_sRX_RxShifter_u0__PER_DP_AUX_CTL_REG, CYREG_B0_UDB06_MSK_ACTL
.set UART_BUART_sRX_RxSts__16BIT_STATUS_AUX_CTL_REG, CYREG_B1_UDB05_06_ACTL
.set UART_BUART_sRX_RxSts__16BIT_STATUS_REG, CYREG_B1_UDB05_06_ST
.set UART_BUART_sRX_RxSts__3__MASK, 0x08
.set UART_BUART_sRX_RxSts__3__POS, 3
.set UART_BUART_sRX_RxSts__4__MASK, 0x10
.set UART_BUART_sRX_RxSts__4__POS, 4
.set UART_BUART_sRX_RxSts__5__MASK, 0x20
.set UART_BUART_sRX_RxSts__5__POS, 5
.set UART_BUART_sRX_RxSts__MASK, 0x38
.set UART_BUART_sRX_RxSts__MASK_REG, CYREG_B1_UDB05_MSK
.set UART_BUART_sRX_RxSts__STATUS_AUX_CTL_REG, CYREG_B1_UDB05_ACTL
.set UART_BUART_sRX_RxSts__STATUS_REG, CYREG_B1_UDB05_ST
.set UART_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_A0_REG, CYREG_B0_UDB07_08_A0
.set UART_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_A1_REG, CYREG_B0_UDB07_08_A1
.set UART_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_D0_REG, CYREG_B0_UDB07_08_D0
.set UART_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_D1_REG, CYREG_B0_UDB07_08_D1
.set UART_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_DP_AUX_CTL_REG, CYREG_B0_UDB07_08_ACTL
.set UART_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_F0_REG, CYREG_B0_UDB07_08_F0
.set UART_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_F1_REG, CYREG_B0_UDB07_08_F1
.set UART_BUART_sTX_sCLOCK_TxBitClkGen__A0_A1_REG, CYREG_B0_UDB07_A0_A1
.set UART_BUART_sTX_sCLOCK_TxBitClkGen__A0_REG, CYREG_B0_UDB07_A0
.set UART_BUART_sTX_sCLOCK_TxBitClkGen__A1_REG, CYREG_B0_UDB07_A1
.set UART_BUART_sTX_sCLOCK_TxBitClkGen__D0_D1_REG, CYREG_B0_UDB07_D0_D1
.set UART_BUART_sTX_sCLOCK_TxBitClkGen__D0_REG, CYREG_B0_UDB07_D0
.set UART_BUART_sTX_sCLOCK_TxBitClkGen__D1_REG, CYREG_B0_UDB07_D1
.set UART_BUART_sTX_sCLOCK_TxBitClkGen__DP_AUX_CTL_REG, CYREG_B0_UDB07_ACTL
.set UART_BUART_sTX_sCLOCK_TxBitClkGen__F0_F1_REG, CYREG_B0_UDB07_F0_F1
.set UART_BUART_sTX_sCLOCK_TxBitClkGen__F0_REG, CYREG_B0_UDB07_F0
.set UART_BUART_sTX_sCLOCK_TxBitClkGen__F1_REG, CYREG_B0_UDB07_F1
.set UART_BUART_sTX_TxShifter_u0__16BIT_A0_REG, CYREG_B0_UDB11_12_A0
.set UART_BUART_sTX_TxShifter_u0__16BIT_A1_REG, CYREG_B0_UDB11_12_A1
.set UART_BUART_sTX_TxShifter_u0__16BIT_D0_REG, CYREG_B0_UDB11_12_D0
.set UART_BUART_sTX_TxShifter_u0__16BIT_D1_REG, CYREG_B0_UDB11_12_D1
.set UART_BUART_sTX_TxShifter_u0__16BIT_DP_AUX_CTL_REG, CYREG_B0_UDB11_12_ACTL
.set UART_BUART_sTX_TxShifter_u0__16BIT_F0_REG, CYREG_B0_UDB11_12_F0
.set UART_BUART_sTX_TxShifter_u0__16BIT_F1_REG, CYREG_B0_UDB11_12_F1
.set UART_BUART_sTX_TxShifter_u0__A0_A1_REG, CYREG_B0_UDB11_A0_A1
.set UART_BUART_sTX_TxShifter_u0__A0_REG, CYREG_B0_UDB11_A0
.set UART_BUART_sTX_TxShifter_u0__A1_REG, CYREG_B0_UDB11_A1
.set UART_BUART_sTX_TxShifter_u0__D0_D1_REG, CYREG_B0_UDB11_D0_D1
.set UART_BUART_sTX_TxShifter_u0__D0_REG, CYREG_B0_UDB11_D0
.set UART_BUART_sTX_TxShifter_u0__D1_REG, CYREG_B0_UDB11_D1
.set UART_BUART_sTX_TxShifter_u0__DP_AUX_CTL_REG, CYREG_B0_UDB11_ACTL
.set UART_BUART_sTX_TxShifter_u0__F0_F1_REG, CYREG_B0_UDB11_F0_F1
.set UART_BUART_sTX_TxShifter_u0__F0_REG, CYREG_B0_UDB11_F0
.set UART_BUART_sTX_TxShifter_u0__F1_REG, CYREG_B0_UDB11_F1
.set UART_BUART_sTX_TxSts__0__MASK, 0x01
.set UART_BUART_sTX_TxSts__0__POS, 0
.set UART_BUART_sTX_TxSts__1__MASK, 0x02
.set UART_BUART_sTX_TxSts__1__POS, 1
.set UART_BUART_sTX_TxSts__16BIT_STATUS_AUX_CTL_REG, CYREG_B0_UDB11_12_ACTL
.set UART_BUART_sTX_TxSts__16BIT_STATUS_REG, CYREG_B0_UDB11_12_ST
.set UART_BUART_sTX_TxSts__2__MASK, 0x04
.set UART_BUART_sTX_TxSts__2__POS, 2
.set UART_BUART_sTX_TxSts__3__MASK, 0x08
.set UART_BUART_sTX_TxSts__3__POS, 3
.set UART_BUART_sTX_TxSts__MASK, 0x0F
.set UART_BUART_sTX_TxSts__MASK_REG, CYREG_B0_UDB11_MSK
.set UART_BUART_sTX_TxSts__STATUS_AUX_CTL_REG, CYREG_B0_UDB11_ACTL
.set UART_BUART_sTX_TxSts__STATUS_REG, CYREG_B0_UDB11_ST
.set UART_IntClock__CFG0, CYREG_CLKDIST_DCFG4_CFG0
.set UART_IntClock__CFG1, CYREG_CLKDIST_DCFG4_CFG1
.set UART_IntClock__CFG2, CYREG_CLKDIST_DCFG4_CFG2
.set UART_IntClock__CFG2_SRC_SEL_MASK, 0x07
.set UART_IntClock__INDEX, 0x04
.set UART_IntClock__PM_ACT_CFG, CYREG_PM_ACT_CFG2
.set UART_IntClock__PM_ACT_MSK, 0x10
.set UART_IntClock__PM_STBY_CFG, CYREG_PM_STBY_CFG2
.set UART_IntClock__PM_STBY_MSK, 0x10
.set UART_TXInternalInterrupt__INTC_CLR_EN_REG, CYREG_NVIC_CLRENA0
.set UART_TXInternalInterrupt__INTC_CLR_PD_REG, CYREG_NVIC_CLRPEND0
.set UART_TXInternalInterrupt__INTC_MASK, 0x80
.set UART_TXInternalInterrupt__INTC_NUMBER, 7
.set UART_TXInternalInterrupt__INTC_PRIOR_NUM, 7
.set UART_TXInternalInterrupt__INTC_PRIOR_REG, CYREG_NVIC_PRI_7
.set UART_TXInternalInterrupt__INTC_SET_EN_REG, CYREG_NVIC_SETENA0
.set UART_TXInternalInterrupt__INTC_SET_PD_REG, CYREG_NVIC_SETPEND0

/* CMG_Rx */
.set CMG_Rx__0__INTTYPE, CYREG_PICU15_INTTYPE3
.set CMG_Rx__0__MASK, 0x08
.set CMG_Rx__0__PC, CYREG_IO_PC_PRT15_PC3
.set CMG_Rx__0__PORT, 15
.set CMG_Rx__0__SHIFT, 3
.set CMG_Rx__AG, CYREG_PRT15_AG
.set CMG_Rx__AMUX, CYREG_PRT15_AMUX
.set CMG_Rx__BIE, CYREG_PRT15_BIE
.set CMG_Rx__BIT_MASK, CYREG_PRT15_BIT_MASK
.set CMG_Rx__BYP, CYREG_PRT15_BYP
.set CMG_Rx__CTL, CYREG_PRT15_CTL
.set CMG_Rx__DM0, CYREG_PRT15_DM0
.set CMG_Rx__DM1, CYREG_PRT15_DM1
.set CMG_Rx__DM2, CYREG_PRT15_DM2
.set CMG_Rx__DR, CYREG_PRT15_DR
.set CMG_Rx__INP_DIS, CYREG_PRT15_INP_DIS
.set CMG_Rx__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU15_BASE
.set CMG_Rx__LCD_COM_SEG, CYREG_PRT15_LCD_COM_SEG
.set CMG_Rx__LCD_EN, CYREG_PRT15_LCD_EN
.set CMG_Rx__MASK, 0x08
.set CMG_Rx__PORT, 15
.set CMG_Rx__PRT, CYREG_PRT15_PRT
.set CMG_Rx__PRTDSI__CAPS_SEL, CYREG_PRT15_CAPS_SEL
.set CMG_Rx__PRTDSI__DBL_SYNC_IN, CYREG_PRT15_DBL_SYNC_IN
.set CMG_Rx__PRTDSI__OE_SEL0, CYREG_PRT15_OE_SEL0
.set CMG_Rx__PRTDSI__OE_SEL1, CYREG_PRT15_OE_SEL1
.set CMG_Rx__PRTDSI__OUT_SEL0, CYREG_PRT15_OUT_SEL0
.set CMG_Rx__PRTDSI__OUT_SEL1, CYREG_PRT15_OUT_SEL1
.set CMG_Rx__PRTDSI__SYNC_OUT, CYREG_PRT15_SYNC_OUT
.set CMG_Rx__PS, CYREG_PRT15_PS
.set CMG_Rx__SHIFT, 3
.set CMG_Rx__SLW, CYREG_PRT15_SLW

/* CMG_Tx */
.set CMG_Tx__0__INTTYPE, CYREG_PICU0_INTTYPE1
.set CMG_Tx__0__MASK, 0x02
.set CMG_Tx__0__PC, CYREG_PRT0_PC1
.set CMG_Tx__0__PORT, 0
.set CMG_Tx__0__SHIFT, 1
.set CMG_Tx__AG, CYREG_PRT0_AG
.set CMG_Tx__AMUX, CYREG_PRT0_AMUX
.set CMG_Tx__BIE, CYREG_PRT0_BIE
.set CMG_Tx__BIT_MASK, CYREG_PRT0_BIT_MASK
.set CMG_Tx__BYP, CYREG_PRT0_BYP
.set CMG_Tx__CTL, CYREG_PRT0_CTL
.set CMG_Tx__DM0, CYREG_PRT0_DM0
.set CMG_Tx__DM1, CYREG_PRT0_DM1
.set CMG_Tx__DM2, CYREG_PRT0_DM2
.set CMG_Tx__DR, CYREG_PRT0_DR
.set CMG_Tx__INP_DIS, CYREG_PRT0_INP_DIS
.set CMG_Tx__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU0_BASE
.set CMG_Tx__LCD_COM_SEG, CYREG_PRT0_LCD_COM_SEG
.set CMG_Tx__LCD_EN, CYREG_PRT0_LCD_EN
.set CMG_Tx__MASK, 0x02
.set CMG_Tx__PORT, 0
.set CMG_Tx__PRT, CYREG_PRT0_PRT
.set CMG_Tx__PRTDSI__CAPS_SEL, CYREG_PRT0_CAPS_SEL
.set CMG_Tx__PRTDSI__DBL_SYNC_IN, CYREG_PRT0_DBL_SYNC_IN
.set CMG_Tx__PRTDSI__OE_SEL0, CYREG_PRT0_OE_SEL0
.set CMG_Tx__PRTDSI__OE_SEL1, CYREG_PRT0_OE_SEL1
.set CMG_Tx__PRTDSI__OUT_SEL0, CYREG_PRT0_OUT_SEL0
.set CMG_Tx__PRTDSI__OUT_SEL1, CYREG_PRT0_OUT_SEL1
.set CMG_Tx__PRTDSI__SYNC_OUT, CYREG_PRT0_SYNC_OUT
.set CMG_Tx__PS, CYREG_PRT0_PS
.set CMG_Tx__SHIFT, 1
.set CMG_Tx__SLW, CYREG_PRT0_SLW

/* Rx_RPi */
.set Rx_RPi__0__INTTYPE, CYREG_PICU3_INTTYPE3
.set Rx_RPi__0__MASK, 0x08
.set Rx_RPi__0__PC, CYREG_PRT3_PC3
.set Rx_RPi__0__PORT, 3
.set Rx_RPi__0__SHIFT, 3
.set Rx_RPi__AG, CYREG_PRT3_AG
.set Rx_RPi__AMUX, CYREG_PRT3_AMUX
.set Rx_RPi__BIE, CYREG_PRT3_BIE
.set Rx_RPi__BIT_MASK, CYREG_PRT3_BIT_MASK
.set Rx_RPi__BYP, CYREG_PRT3_BYP
.set Rx_RPi__CTL, CYREG_PRT3_CTL
.set Rx_RPi__DM0, CYREG_PRT3_DM0
.set Rx_RPi__DM1, CYREG_PRT3_DM1
.set Rx_RPi__DM2, CYREG_PRT3_DM2
.set Rx_RPi__DR, CYREG_PRT3_DR
.set Rx_RPi__INP_DIS, CYREG_PRT3_INP_DIS
.set Rx_RPi__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU3_BASE
.set Rx_RPi__LCD_COM_SEG, CYREG_PRT3_LCD_COM_SEG
.set Rx_RPi__LCD_EN, CYREG_PRT3_LCD_EN
.set Rx_RPi__MASK, 0x08
.set Rx_RPi__PORT, 3
.set Rx_RPi__PRT, CYREG_PRT3_PRT
.set Rx_RPi__PRTDSI__CAPS_SEL, CYREG_PRT3_CAPS_SEL
.set Rx_RPi__PRTDSI__DBL_SYNC_IN, CYREG_PRT3_DBL_SYNC_IN
.set Rx_RPi__PRTDSI__OE_SEL0, CYREG_PRT3_OE_SEL0
.set Rx_RPi__PRTDSI__OE_SEL1, CYREG_PRT3_OE_SEL1
.set Rx_RPi__PRTDSI__OUT_SEL0, CYREG_PRT3_OUT_SEL0
.set Rx_RPi__PRTDSI__OUT_SEL1, CYREG_PRT3_OUT_SEL1
.set Rx_RPi__PRTDSI__SYNC_OUT, CYREG_PRT3_SYNC_OUT
.set Rx_RPi__PS, CYREG_PRT3_PS
.set Rx_RPi__SHIFT, 3
.set Rx_RPi__SLW, CYREG_PRT3_SLW

/* Tx_RPi */
.set Tx_RPi__0__INTTYPE, CYREG_PICU12_INTTYPE2
.set Tx_RPi__0__MASK, 0x04
.set Tx_RPi__0__PC, CYREG_PRT12_PC2
.set Tx_RPi__0__PORT, 12
.set Tx_RPi__0__SHIFT, 2
.set Tx_RPi__AG, CYREG_PRT12_AG
.set Tx_RPi__BIE, CYREG_PRT12_BIE
.set Tx_RPi__BIT_MASK, CYREG_PRT12_BIT_MASK
.set Tx_RPi__BYP, CYREG_PRT12_BYP
.set Tx_RPi__DM0, CYREG_PRT12_DM0
.set Tx_RPi__DM1, CYREG_PRT12_DM1
.set Tx_RPi__DM2, CYREG_PRT12_DM2
.set Tx_RPi__DR, CYREG_PRT12_DR
.set Tx_RPi__INP_DIS, CYREG_PRT12_INP_DIS
.set Tx_RPi__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU12_BASE
.set Tx_RPi__MASK, 0x04
.set Tx_RPi__PORT, 12
.set Tx_RPi__PRT, CYREG_PRT12_PRT
.set Tx_RPi__PRTDSI__DBL_SYNC_IN, CYREG_PRT12_DBL_SYNC_IN
.set Tx_RPi__PRTDSI__OE_SEL0, CYREG_PRT12_OE_SEL0
.set Tx_RPi__PRTDSI__OE_SEL1, CYREG_PRT12_OE_SEL1
.set Tx_RPi__PRTDSI__OUT_SEL0, CYREG_PRT12_OUT_SEL0
.set Tx_RPi__PRTDSI__OUT_SEL1, CYREG_PRT12_OUT_SEL1
.set Tx_RPi__PRTDSI__SYNC_OUT, CYREG_PRT12_SYNC_OUT
.set Tx_RPi__PS, CYREG_PRT12_PS
.set Tx_RPi__SHIFT, 2
.set Tx_RPi__SIO_CFG, CYREG_PRT12_SIO_CFG
.set Tx_RPi__SIO_DIFF, CYREG_PRT12_SIO_DIFF
.set Tx_RPi__SIO_HYST_EN, CYREG_PRT12_SIO_HYST_EN
.set Tx_RPi__SIO_REG_HIFREQ, CYREG_PRT12_SIO_REG_HIFREQ
.set Tx_RPi__SLW, CYREG_PRT12_SLW

/* Clock_1 */
.set Clock_1__CFG0, CYREG_CLKDIST_DCFG3_CFG0
.set Clock_1__CFG1, CYREG_CLKDIST_DCFG3_CFG1
.set Clock_1__CFG2, CYREG_CLKDIST_DCFG3_CFG2
.set Clock_1__CFG2_SRC_SEL_MASK, 0x07
.set Clock_1__INDEX, 0x03
.set Clock_1__PM_ACT_CFG, CYREG_PM_ACT_CFG2
.set Clock_1__PM_ACT_MSK, 0x08
.set Clock_1__PM_STBY_CFG, CYREG_PM_STBY_CFG2
.set Clock_1__PM_STBY_MSK, 0x08

/* Clock_2 */
.set Clock_2__CFG0, CYREG_CLKDIST_DCFG2_CFG0
.set Clock_2__CFG1, CYREG_CLKDIST_DCFG2_CFG1
.set Clock_2__CFG2, CYREG_CLKDIST_DCFG2_CFG2
.set Clock_2__CFG2_SRC_SEL_MASK, 0x07
.set Clock_2__INDEX, 0x02
.set Clock_2__PM_ACT_CFG, CYREG_PM_ACT_CFG2
.set Clock_2__PM_ACT_MSK, 0x04
.set Clock_2__PM_STBY_CFG, CYREG_PM_STBY_CFG2
.set Clock_2__PM_STBY_MSK, 0x04

/* Clock_3 */
.set Clock_3__CFG0, CYREG_CLKDIST_DCFG7_CFG0
.set Clock_3__CFG1, CYREG_CLKDIST_DCFG7_CFG1
.set Clock_3__CFG2, CYREG_CLKDIST_DCFG7_CFG2
.set Clock_3__CFG2_SRC_SEL_MASK, 0x07
.set Clock_3__INDEX, 0x07
.set Clock_3__PM_ACT_CFG, CYREG_PM_ACT_CFG2
.set Clock_3__PM_ACT_MSK, 0x80
.set Clock_3__PM_STBY_CFG, CYREG_PM_STBY_CFG2
.set Clock_3__PM_STBY_MSK, 0x80

/* Clock_4 */
.set Clock_4__CFG0, CYREG_CLKDIST_DCFG1_CFG0
.set Clock_4__CFG1, CYREG_CLKDIST_DCFG1_CFG1
.set Clock_4__CFG2, CYREG_CLKDIST_DCFG1_CFG2
.set Clock_4__CFG2_SRC_SEL_MASK, 0x07
.set Clock_4__INDEX, 0x01
.set Clock_4__PM_ACT_CFG, CYREG_PM_ACT_CFG2
.set Clock_4__PM_ACT_MSK, 0x02
.set Clock_4__PM_STBY_CFG, CYREG_PM_STBY_CFG2
.set Clock_4__PM_STBY_MSK, 0x02

/* Clock_5 */
.set Clock_5__CFG0, CYREG_CLKDIST_DCFG6_CFG0
.set Clock_5__CFG1, CYREG_CLKDIST_DCFG6_CFG1
.set Clock_5__CFG2, CYREG_CLKDIST_DCFG6_CFG2
.set Clock_5__CFG2_SRC_SEL_MASK, 0x07
.set Clock_5__INDEX, 0x06
.set Clock_5__PM_ACT_CFG, CYREG_PM_ACT_CFG2
.set Clock_5__PM_ACT_MSK, 0x40
.set Clock_5__PM_STBY_CFG, CYREG_PM_STBY_CFG2
.set Clock_5__PM_STBY_MSK, 0x40

/* Clock_6 */
.set Clock_6__CFG0, CYREG_CLKDIST_DCFG0_CFG0
.set Clock_6__CFG1, CYREG_CLKDIST_DCFG0_CFG1
.set Clock_6__CFG2, CYREG_CLKDIST_DCFG0_CFG2
.set Clock_6__CFG2_SRC_SEL_MASK, 0x07
.set Clock_6__INDEX, 0x00
.set Clock_6__PM_ACT_CFG, CYREG_PM_ACT_CFG2
.set Clock_6__PM_ACT_MSK, 0x01
.set Clock_6__PM_STBY_CFG, CYREG_PM_STBY_CFG2
.set Clock_6__PM_STBY_MSK, 0x01

/* Rx_SBUS */
.set Rx_SBUS__0__INTTYPE, CYREG_PICU1_INTTYPE6
.set Rx_SBUS__0__MASK, 0x40
.set Rx_SBUS__0__PC, CYREG_PRT1_PC6
.set Rx_SBUS__0__PORT, 1
.set Rx_SBUS__0__SHIFT, 6
.set Rx_SBUS__AG, CYREG_PRT1_AG
.set Rx_SBUS__AMUX, CYREG_PRT1_AMUX
.set Rx_SBUS__BIE, CYREG_PRT1_BIE
.set Rx_SBUS__BIT_MASK, CYREG_PRT1_BIT_MASK
.set Rx_SBUS__BYP, CYREG_PRT1_BYP
.set Rx_SBUS__CTL, CYREG_PRT1_CTL
.set Rx_SBUS__DM0, CYREG_PRT1_DM0
.set Rx_SBUS__DM1, CYREG_PRT1_DM1
.set Rx_SBUS__DM2, CYREG_PRT1_DM2
.set Rx_SBUS__DR, CYREG_PRT1_DR
.set Rx_SBUS__INP_DIS, CYREG_PRT1_INP_DIS
.set Rx_SBUS__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU1_BASE
.set Rx_SBUS__LCD_COM_SEG, CYREG_PRT1_LCD_COM_SEG
.set Rx_SBUS__LCD_EN, CYREG_PRT1_LCD_EN
.set Rx_SBUS__MASK, 0x40
.set Rx_SBUS__PORT, 1
.set Rx_SBUS__PRT, CYREG_PRT1_PRT
.set Rx_SBUS__PRTDSI__CAPS_SEL, CYREG_PRT1_CAPS_SEL
.set Rx_SBUS__PRTDSI__DBL_SYNC_IN, CYREG_PRT1_DBL_SYNC_IN
.set Rx_SBUS__PRTDSI__OE_SEL0, CYREG_PRT1_OE_SEL0
.set Rx_SBUS__PRTDSI__OE_SEL1, CYREG_PRT1_OE_SEL1
.set Rx_SBUS__PRTDSI__OUT_SEL0, CYREG_PRT1_OUT_SEL0
.set Rx_SBUS__PRTDSI__OUT_SEL1, CYREG_PRT1_OUT_SEL1
.set Rx_SBUS__PRTDSI__SYNC_OUT, CYREG_PRT1_SYNC_OUT
.set Rx_SBUS__PS, CYREG_PRT1_PS
.set Rx_SBUS__SHIFT, 6
.set Rx_SBUS__SLW, CYREG_PRT1_SLW

/* TestPin */
.set TestPin__0__INTTYPE, CYREG_PICU2_INTTYPE1
.set TestPin__0__MASK, 0x02
.set TestPin__0__PC, CYREG_PRT2_PC1
.set TestPin__0__PORT, 2
.set TestPin__0__SHIFT, 1
.set TestPin__AG, CYREG_PRT2_AG
.set TestPin__AMUX, CYREG_PRT2_AMUX
.set TestPin__BIE, CYREG_PRT2_BIE
.set TestPin__BIT_MASK, CYREG_PRT2_BIT_MASK
.set TestPin__BYP, CYREG_PRT2_BYP
.set TestPin__CTL, CYREG_PRT2_CTL
.set TestPin__DM0, CYREG_PRT2_DM0
.set TestPin__DM1, CYREG_PRT2_DM1
.set TestPin__DM2, CYREG_PRT2_DM2
.set TestPin__DR, CYREG_PRT2_DR
.set TestPin__INP_DIS, CYREG_PRT2_INP_DIS
.set TestPin__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU2_BASE
.set TestPin__LCD_COM_SEG, CYREG_PRT2_LCD_COM_SEG
.set TestPin__LCD_EN, CYREG_PRT2_LCD_EN
.set TestPin__MASK, 0x02
.set TestPin__PORT, 2
.set TestPin__PRT, CYREG_PRT2_PRT
.set TestPin__PRTDSI__CAPS_SEL, CYREG_PRT2_CAPS_SEL
.set TestPin__PRTDSI__DBL_SYNC_IN, CYREG_PRT2_DBL_SYNC_IN
.set TestPin__PRTDSI__OE_SEL0, CYREG_PRT2_OE_SEL0
.set TestPin__PRTDSI__OE_SEL1, CYREG_PRT2_OE_SEL1
.set TestPin__PRTDSI__OUT_SEL0, CYREG_PRT2_OUT_SEL0
.set TestPin__PRTDSI__OUT_SEL1, CYREG_PRT2_OUT_SEL1
.set TestPin__PRTDSI__SYNC_OUT, CYREG_PRT2_SYNC_OUT
.set TestPin__PS, CYREG_PRT2_PS
.set TestPin__SHIFT, 1
.set TestPin__SLW, CYREG_PRT2_SLW

/* VDAC8_1 */
.set VDAC8_1_viDAC8__CR0, CYREG_DAC2_CR0
.set VDAC8_1_viDAC8__CR1, CYREG_DAC2_CR1
.set VDAC8_1_viDAC8__D, CYREG_DAC2_D
.set VDAC8_1_viDAC8__PM_ACT_CFG, CYREG_PM_ACT_CFG8
.set VDAC8_1_viDAC8__PM_ACT_MSK, 0x04
.set VDAC8_1_viDAC8__PM_STBY_CFG, CYREG_PM_STBY_CFG8
.set VDAC8_1_viDAC8__PM_STBY_MSK, 0x04
.set VDAC8_1_viDAC8__STROBE, CYREG_DAC2_STROBE
.set VDAC8_1_viDAC8__SW0, CYREG_DAC2_SW0
.set VDAC8_1_viDAC8__SW2, CYREG_DAC2_SW2
.set VDAC8_1_viDAC8__SW3, CYREG_DAC2_SW3
.set VDAC8_1_viDAC8__SW4, CYREG_DAC2_SW4
.set VDAC8_1_viDAC8__TR, CYREG_DAC2_TR
.set VDAC8_1_viDAC8__TRIM__M1, CYREG_FLSHID_CUST_TABLES_DAC2_M1
.set VDAC8_1_viDAC8__TRIM__M2, CYREG_FLSHID_CUST_TABLES_DAC2_M2
.set VDAC8_1_viDAC8__TRIM__M3, CYREG_FLSHID_CUST_TABLES_DAC2_M3
.set VDAC8_1_viDAC8__TRIM__M4, CYREG_FLSHID_CUST_TABLES_DAC2_M4
.set VDAC8_1_viDAC8__TRIM__M5, CYREG_FLSHID_CUST_TABLES_DAC2_M5
.set VDAC8_1_viDAC8__TRIM__M6, CYREG_FLSHID_CUST_TABLES_DAC2_M6
.set VDAC8_1_viDAC8__TRIM__M7, CYREG_FLSHID_CUST_TABLES_DAC2_M7
.set VDAC8_1_viDAC8__TRIM__M8, CYREG_FLSHID_CUST_TABLES_DAC2_M8
.set VDAC8_1_viDAC8__TST, CYREG_DAC2_TST

/* CMG_UART */
.set CMG_UART_BUART_sRX_RxBitCounter__16BIT_CONTROL_AUX_CTL_REG, CYREG_B0_UDB09_10_ACTL
.set CMG_UART_BUART_sRX_RxBitCounter__16BIT_CONTROL_CONTROL_REG, CYREG_B0_UDB09_10_CTL
.set CMG_UART_BUART_sRX_RxBitCounter__16BIT_CONTROL_COUNT_REG, CYREG_B0_UDB09_10_CTL
.set CMG_UART_BUART_sRX_RxBitCounter__16BIT_COUNT_CONTROL_REG, CYREG_B0_UDB09_10_CTL
.set CMG_UART_BUART_sRX_RxBitCounter__16BIT_COUNT_COUNT_REG, CYREG_B0_UDB09_10_CTL
.set CMG_UART_BUART_sRX_RxBitCounter__16BIT_MASK_MASK_REG, CYREG_B0_UDB09_10_MSK
.set CMG_UART_BUART_sRX_RxBitCounter__16BIT_MASK_PERIOD_REG, CYREG_B0_UDB09_10_MSK
.set CMG_UART_BUART_sRX_RxBitCounter__16BIT_PERIOD_MASK_REG, CYREG_B0_UDB09_10_MSK
.set CMG_UART_BUART_sRX_RxBitCounter__16BIT_PERIOD_PERIOD_REG, CYREG_B0_UDB09_10_MSK
.set CMG_UART_BUART_sRX_RxBitCounter__CONTROL_AUX_CTL_REG, CYREG_B0_UDB09_ACTL
.set CMG_UART_BUART_sRX_RxBitCounter__CONTROL_REG, CYREG_B0_UDB09_CTL
.set CMG_UART_BUART_sRX_RxBitCounter__CONTROL_ST_REG, CYREG_B0_UDB09_ST_CTL
.set CMG_UART_BUART_sRX_RxBitCounter__COUNT_REG, CYREG_B0_UDB09_CTL
.set CMG_UART_BUART_sRX_RxBitCounter__COUNT_ST_REG, CYREG_B0_UDB09_ST_CTL
.set CMG_UART_BUART_sRX_RxBitCounter__MASK_CTL_AUX_CTL_REG, CYREG_B0_UDB09_MSK_ACTL
.set CMG_UART_BUART_sRX_RxBitCounter__PER_CTL_AUX_CTL_REG, CYREG_B0_UDB09_MSK_ACTL
.set CMG_UART_BUART_sRX_RxBitCounter__PERIOD_REG, CYREG_B0_UDB09_MSK
.set CMG_UART_BUART_sRX_RxBitCounter_ST__16BIT_STATUS_AUX_CTL_REG, CYREG_B0_UDB09_10_ACTL
.set CMG_UART_BUART_sRX_RxBitCounter_ST__16BIT_STATUS_REG, CYREG_B0_UDB09_10_ST
.set CMG_UART_BUART_sRX_RxBitCounter_ST__MASK_REG, CYREG_B0_UDB09_MSK
.set CMG_UART_BUART_sRX_RxBitCounter_ST__MASK_ST_AUX_CTL_REG, CYREG_B0_UDB09_MSK_ACTL
.set CMG_UART_BUART_sRX_RxBitCounter_ST__PER_ST_AUX_CTL_REG, CYREG_B0_UDB09_MSK_ACTL
.set CMG_UART_BUART_sRX_RxBitCounter_ST__STATUS_AUX_CTL_REG, CYREG_B0_UDB09_ACTL
.set CMG_UART_BUART_sRX_RxBitCounter_ST__STATUS_CNT_REG, CYREG_B0_UDB09_ST_CTL
.set CMG_UART_BUART_sRX_RxBitCounter_ST__STATUS_CONTROL_REG, CYREG_B0_UDB09_ST_CTL
.set CMG_UART_BUART_sRX_RxBitCounter_ST__STATUS_REG, CYREG_B0_UDB09_ST
.set CMG_UART_BUART_sRX_RxShifter_u0__16BIT_A0_REG, CYREG_B1_UDB09_10_A0
.set CMG_UART_BUART_sRX_RxShifter_u0__16BIT_A1_REG, CYREG_B1_UDB09_10_A1
.set CMG_UART_BUART_sRX_RxShifter_u0__16BIT_D0_REG, CYREG_B1_UDB09_10_D0
.set CMG_UART_BUART_sRX_RxShifter_u0__16BIT_D1_REG, CYREG_B1_UDB09_10_D1
.set CMG_UART_BUART_sRX_RxShifter_u0__16BIT_DP_AUX_CTL_REG, CYREG_B1_UDB09_10_ACTL
.set CMG_UART_BUART_sRX_RxShifter_u0__16BIT_F0_REG, CYREG_B1_UDB09_10_F0
.set CMG_UART_BUART_sRX_RxShifter_u0__16BIT_F1_REG, CYREG_B1_UDB09_10_F1
.set CMG_UART_BUART_sRX_RxShifter_u0__A0_A1_REG, CYREG_B1_UDB09_A0_A1
.set CMG_UART_BUART_sRX_RxShifter_u0__A0_REG, CYREG_B1_UDB09_A0
.set CMG_UART_BUART_sRX_RxShifter_u0__A1_REG, CYREG_B1_UDB09_A1
.set CMG_UART_BUART_sRX_RxShifter_u0__D0_D1_REG, CYREG_B1_UDB09_D0_D1
.set CMG_UART_BUART_sRX_RxShifter_u0__D0_REG, CYREG_B1_UDB09_D0
.set CMG_UART_BUART_sRX_RxShifter_u0__D1_REG, CYREG_B1_UDB09_D1
.set CMG_UART_BUART_sRX_RxShifter_u0__DP_AUX_CTL_REG, CYREG_B1_UDB09_ACTL
.set CMG_UART_BUART_sRX_RxShifter_u0__F0_F1_REG, CYREG_B1_UDB09_F0_F1
.set CMG_UART_BUART_sRX_RxShifter_u0__F0_REG, CYREG_B1_UDB09_F0
.set CMG_UART_BUART_sRX_RxShifter_u0__F1_REG, CYREG_B1_UDB09_F1
.set CMG_UART_BUART_sRX_RxSts__16BIT_STATUS_AUX_CTL_REG, CYREG_B1_UDB09_10_ACTL
.set CMG_UART_BUART_sRX_RxSts__16BIT_STATUS_REG, CYREG_B1_UDB09_10_ST
.set CMG_UART_BUART_sRX_RxSts__3__MASK, 0x08
.set CMG_UART_BUART_sRX_RxSts__3__POS, 3
.set CMG_UART_BUART_sRX_RxSts__4__MASK, 0x10
.set CMG_UART_BUART_sRX_RxSts__4__POS, 4
.set CMG_UART_BUART_sRX_RxSts__5__MASK, 0x20
.set CMG_UART_BUART_sRX_RxSts__5__POS, 5
.set CMG_UART_BUART_sRX_RxSts__MASK, 0x38
.set CMG_UART_BUART_sRX_RxSts__MASK_REG, CYREG_B1_UDB09_MSK
.set CMG_UART_BUART_sRX_RxSts__STATUS_AUX_CTL_REG, CYREG_B1_UDB09_ACTL
.set CMG_UART_BUART_sRX_RxSts__STATUS_REG, CYREG_B1_UDB09_ST
.set CMG_UART_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_A0_REG, CYREG_B1_UDB08_09_A0
.set CMG_UART_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_A1_REG, CYREG_B1_UDB08_09_A1
.set CMG_UART_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_D0_REG, CYREG_B1_UDB08_09_D0
.set CMG_UART_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_D1_REG, CYREG_B1_UDB08_09_D1
.set CMG_UART_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_DP_AUX_CTL_REG, CYREG_B1_UDB08_09_ACTL
.set CMG_UART_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_F0_REG, CYREG_B1_UDB08_09_F0
.set CMG_UART_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_F1_REG, CYREG_B1_UDB08_09_F1
.set CMG_UART_BUART_sTX_sCLOCK_TxBitClkGen__A0_A1_REG, CYREG_B1_UDB08_A0_A1
.set CMG_UART_BUART_sTX_sCLOCK_TxBitClkGen__A0_REG, CYREG_B1_UDB08_A0
.set CMG_UART_BUART_sTX_sCLOCK_TxBitClkGen__A1_REG, CYREG_B1_UDB08_A1
.set CMG_UART_BUART_sTX_sCLOCK_TxBitClkGen__D0_D1_REG, CYREG_B1_UDB08_D0_D1
.set CMG_UART_BUART_sTX_sCLOCK_TxBitClkGen__D0_REG, CYREG_B1_UDB08_D0
.set CMG_UART_BUART_sTX_sCLOCK_TxBitClkGen__D1_REG, CYREG_B1_UDB08_D1
.set CMG_UART_BUART_sTX_sCLOCK_TxBitClkGen__DP_AUX_CTL_REG, CYREG_B1_UDB08_ACTL
.set CMG_UART_BUART_sTX_sCLOCK_TxBitClkGen__F0_F1_REG, CYREG_B1_UDB08_F0_F1
.set CMG_UART_BUART_sTX_sCLOCK_TxBitClkGen__F0_REG, CYREG_B1_UDB08_F0
.set CMG_UART_BUART_sTX_sCLOCK_TxBitClkGen__F1_REG, CYREG_B1_UDB08_F1
.set CMG_UART_BUART_sTX_TxShifter_u0__A0_A1_REG, CYREG_B0_UDB15_A0_A1
.set CMG_UART_BUART_sTX_TxShifter_u0__A0_REG, CYREG_B0_UDB15_A0
.set CMG_UART_BUART_sTX_TxShifter_u0__A1_REG, CYREG_B0_UDB15_A1
.set CMG_UART_BUART_sTX_TxShifter_u0__D0_D1_REG, CYREG_B0_UDB15_D0_D1
.set CMG_UART_BUART_sTX_TxShifter_u0__D0_REG, CYREG_B0_UDB15_D0
.set CMG_UART_BUART_sTX_TxShifter_u0__D1_REG, CYREG_B0_UDB15_D1
.set CMG_UART_BUART_sTX_TxShifter_u0__DP_AUX_CTL_REG, CYREG_B0_UDB15_ACTL
.set CMG_UART_BUART_sTX_TxShifter_u0__F0_F1_REG, CYREG_B0_UDB15_F0_F1
.set CMG_UART_BUART_sTX_TxShifter_u0__F0_REG, CYREG_B0_UDB15_F0
.set CMG_UART_BUART_sTX_TxShifter_u0__F1_REG, CYREG_B0_UDB15_F1
.set CMG_UART_BUART_sTX_TxShifter_u0__MSK_DP_AUX_CTL_REG, CYREG_B0_UDB15_MSK_ACTL
.set CMG_UART_BUART_sTX_TxShifter_u0__PER_DP_AUX_CTL_REG, CYREG_B0_UDB15_MSK_ACTL
.set CMG_UART_BUART_sTX_TxSts__0__MASK, 0x01
.set CMG_UART_BUART_sTX_TxSts__0__POS, 0
.set CMG_UART_BUART_sTX_TxSts__1__MASK, 0x02
.set CMG_UART_BUART_sTX_TxSts__1__POS, 1
.set CMG_UART_BUART_sTX_TxSts__16BIT_STATUS_AUX_CTL_REG, CYREG_B0_UDB12_13_ACTL
.set CMG_UART_BUART_sTX_TxSts__16BIT_STATUS_REG, CYREG_B0_UDB12_13_ST
.set CMG_UART_BUART_sTX_TxSts__2__MASK, 0x04
.set CMG_UART_BUART_sTX_TxSts__2__POS, 2
.set CMG_UART_BUART_sTX_TxSts__3__MASK, 0x08
.set CMG_UART_BUART_sTX_TxSts__3__POS, 3
.set CMG_UART_BUART_sTX_TxSts__MASK, 0x0F
.set CMG_UART_BUART_sTX_TxSts__MASK_REG, CYREG_B0_UDB12_MSK
.set CMG_UART_BUART_sTX_TxSts__STATUS_AUX_CTL_REG, CYREG_B0_UDB12_ACTL
.set CMG_UART_BUART_sTX_TxSts__STATUS_REG, CYREG_B0_UDB12_ST
.set CMG_UART_IntClock__CFG0, CYREG_CLKDIST_DCFG5_CFG0
.set CMG_UART_IntClock__CFG1, CYREG_CLKDIST_DCFG5_CFG1
.set CMG_UART_IntClock__CFG2, CYREG_CLKDIST_DCFG5_CFG2
.set CMG_UART_IntClock__CFG2_SRC_SEL_MASK, 0x07
.set CMG_UART_IntClock__INDEX, 0x05
.set CMG_UART_IntClock__PM_ACT_CFG, CYREG_PM_ACT_CFG2
.set CMG_UART_IntClock__PM_ACT_MSK, 0x20
.set CMG_UART_IntClock__PM_STBY_CFG, CYREG_PM_STBY_CFG2
.set CMG_UART_IntClock__PM_STBY_MSK, 0x20
.set CMG_UART_Rx_ISR__INTC_CLR_EN_REG, CYREG_NVIC_CLRENA0
.set CMG_UART_Rx_ISR__INTC_CLR_PD_REG, CYREG_NVIC_CLRPEND0
.set CMG_UART_Rx_ISR__INTC_MASK, 0x01
.set CMG_UART_Rx_ISR__INTC_NUMBER, 0
.set CMG_UART_Rx_ISR__INTC_PRIOR_NUM, 7
.set CMG_UART_Rx_ISR__INTC_PRIOR_REG, CYREG_NVIC_PRI_0
.set CMG_UART_Rx_ISR__INTC_SET_EN_REG, CYREG_NVIC_SETENA0
.set CMG_UART_Rx_ISR__INTC_SET_PD_REG, CYREG_NVIC_SETPEND0

/* Throttle */
.set Throttle_Pin__0__INTTYPE, CYREG_PICU3_INTTYPE7
.set Throttle_Pin__0__MASK, 0x80
.set Throttle_Pin__0__PC, CYREG_PRT3_PC7
.set Throttle_Pin__0__PORT, 3
.set Throttle_Pin__0__SHIFT, 7
.set Throttle_Pin__AG, CYREG_PRT3_AG
.set Throttle_Pin__AMUX, CYREG_PRT3_AMUX
.set Throttle_Pin__BIE, CYREG_PRT3_BIE
.set Throttle_Pin__BIT_MASK, CYREG_PRT3_BIT_MASK
.set Throttle_Pin__BYP, CYREG_PRT3_BYP
.set Throttle_Pin__CTL, CYREG_PRT3_CTL
.set Throttle_Pin__DM0, CYREG_PRT3_DM0
.set Throttle_Pin__DM1, CYREG_PRT3_DM1
.set Throttle_Pin__DM2, CYREG_PRT3_DM2
.set Throttle_Pin__DR, CYREG_PRT3_DR
.set Throttle_Pin__INP_DIS, CYREG_PRT3_INP_DIS
.set Throttle_Pin__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU3_BASE
.set Throttle_Pin__LCD_COM_SEG, CYREG_PRT3_LCD_COM_SEG
.set Throttle_Pin__LCD_EN, CYREG_PRT3_LCD_EN
.set Throttle_Pin__MASK, 0x80
.set Throttle_Pin__PORT, 3
.set Throttle_Pin__PRT, CYREG_PRT3_PRT
.set Throttle_Pin__PRTDSI__CAPS_SEL, CYREG_PRT3_CAPS_SEL
.set Throttle_Pin__PRTDSI__DBL_SYNC_IN, CYREG_PRT3_DBL_SYNC_IN
.set Throttle_Pin__PRTDSI__OE_SEL0, CYREG_PRT3_OE_SEL0
.set Throttle_Pin__PRTDSI__OE_SEL1, CYREG_PRT3_OE_SEL1
.set Throttle_Pin__PRTDSI__OUT_SEL0, CYREG_PRT3_OUT_SEL0
.set Throttle_Pin__PRTDSI__OUT_SEL1, CYREG_PRT3_OUT_SEL1
.set Throttle_Pin__PRTDSI__SYNC_OUT, CYREG_PRT3_SYNC_OUT
.set Throttle_Pin__PS, CYREG_PRT3_PS
.set Throttle_Pin__SHIFT, 7
.set Throttle_Pin__SLW, CYREG_PRT3_SLW
.set Throttle_viDAC8__CR0, CYREG_DAC3_CR0
.set Throttle_viDAC8__CR1, CYREG_DAC3_CR1
.set Throttle_viDAC8__D, CYREG_DAC3_D
.set Throttle_viDAC8__PM_ACT_CFG, CYREG_PM_ACT_CFG8
.set Throttle_viDAC8__PM_ACT_MSK, 0x08
.set Throttle_viDAC8__PM_STBY_CFG, CYREG_PM_STBY_CFG8
.set Throttle_viDAC8__PM_STBY_MSK, 0x08
.set Throttle_viDAC8__STROBE, CYREG_DAC3_STROBE
.set Throttle_viDAC8__SW0, CYREG_DAC3_SW0
.set Throttle_viDAC8__SW2, CYREG_DAC3_SW2
.set Throttle_viDAC8__SW3, CYREG_DAC3_SW3
.set Throttle_viDAC8__SW4, CYREG_DAC3_SW4
.set Throttle_viDAC8__TR, CYREG_DAC3_TR
.set Throttle_viDAC8__TRIM__M1, CYREG_FLSHID_CUST_TABLES_DAC3_M1
.set Throttle_viDAC8__TRIM__M2, CYREG_FLSHID_CUST_TABLES_DAC3_M2
.set Throttle_viDAC8__TRIM__M3, CYREG_FLSHID_CUST_TABLES_DAC3_M3
.set Throttle_viDAC8__TRIM__M4, CYREG_FLSHID_CUST_TABLES_DAC3_M4
.set Throttle_viDAC8__TRIM__M5, CYREG_FLSHID_CUST_TABLES_DAC3_M5
.set Throttle_viDAC8__TRIM__M6, CYREG_FLSHID_CUST_TABLES_DAC3_M6
.set Throttle_viDAC8__TRIM__M7, CYREG_FLSHID_CUST_TABLES_DAC3_M7
.set Throttle_viDAC8__TRIM__M8, CYREG_FLSHID_CUST_TABLES_DAC3_M8
.set Throttle_viDAC8__TST, CYREG_DAC3_TST

/* Brake_PWM */
.set Brake_PWM__0__INTTYPE, CYREG_PICU2_INTTYPE0
.set Brake_PWM__0__MASK, 0x01
.set Brake_PWM__0__PC, CYREG_PRT2_PC0
.set Brake_PWM__0__PORT, 2
.set Brake_PWM__0__SHIFT, 0
.set Brake_PWM__AG, CYREG_PRT2_AG
.set Brake_PWM__AMUX, CYREG_PRT2_AMUX
.set Brake_PWM__BIE, CYREG_PRT2_BIE
.set Brake_PWM__BIT_MASK, CYREG_PRT2_BIT_MASK
.set Brake_PWM__BYP, CYREG_PRT2_BYP
.set Brake_PWM__CTL, CYREG_PRT2_CTL
.set Brake_PWM__DM0, CYREG_PRT2_DM0
.set Brake_PWM__DM1, CYREG_PRT2_DM1
.set Brake_PWM__DM2, CYREG_PRT2_DM2
.set Brake_PWM__DR, CYREG_PRT2_DR
.set Brake_PWM__INP_DIS, CYREG_PRT2_INP_DIS
.set Brake_PWM__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU2_BASE
.set Brake_PWM__LCD_COM_SEG, CYREG_PRT2_LCD_COM_SEG
.set Brake_PWM__LCD_EN, CYREG_PRT2_LCD_EN
.set Brake_PWM__MASK, 0x01
.set Brake_PWM__PORT, 2
.set Brake_PWM__PRT, CYREG_PRT2_PRT
.set Brake_PWM__PRTDSI__CAPS_SEL, CYREG_PRT2_CAPS_SEL
.set Brake_PWM__PRTDSI__DBL_SYNC_IN, CYREG_PRT2_DBL_SYNC_IN
.set Brake_PWM__PRTDSI__OE_SEL0, CYREG_PRT2_OE_SEL0
.set Brake_PWM__PRTDSI__OE_SEL1, CYREG_PRT2_OE_SEL1
.set Brake_PWM__PRTDSI__OUT_SEL0, CYREG_PRT2_OUT_SEL0
.set Brake_PWM__PRTDSI__OUT_SEL1, CYREG_PRT2_OUT_SEL1
.set Brake_PWM__PRTDSI__SYNC_OUT, CYREG_PRT2_SYNC_OUT
.set Brake_PWM__PS, CYREG_PRT2_PS
.set Brake_PWM__SHIFT, 0
.set Brake_PWM__SLW, CYREG_PRT2_SLW

/* PWM_Brake */
.set PWM_Brake_PWMUDB_genblk1_ctrlreg__16BIT_CONTROL_AUX_CTL_REG, CYREG_B0_UDB00_01_ACTL
.set PWM_Brake_PWMUDB_genblk1_ctrlreg__16BIT_CONTROL_CONTROL_REG, CYREG_B0_UDB00_01_CTL
.set PWM_Brake_PWMUDB_genblk1_ctrlreg__16BIT_CONTROL_COUNT_REG, CYREG_B0_UDB00_01_CTL
.set PWM_Brake_PWMUDB_genblk1_ctrlreg__16BIT_COUNT_CONTROL_REG, CYREG_B0_UDB00_01_CTL
.set PWM_Brake_PWMUDB_genblk1_ctrlreg__16BIT_COUNT_COUNT_REG, CYREG_B0_UDB00_01_CTL
.set PWM_Brake_PWMUDB_genblk1_ctrlreg__16BIT_MASK_MASK_REG, CYREG_B0_UDB00_01_MSK
.set PWM_Brake_PWMUDB_genblk1_ctrlreg__16BIT_MASK_PERIOD_REG, CYREG_B0_UDB00_01_MSK
.set PWM_Brake_PWMUDB_genblk1_ctrlreg__16BIT_PERIOD_MASK_REG, CYREG_B0_UDB00_01_MSK
.set PWM_Brake_PWMUDB_genblk1_ctrlreg__16BIT_PERIOD_PERIOD_REG, CYREG_B0_UDB00_01_MSK
.set PWM_Brake_PWMUDB_genblk1_ctrlreg__7__MASK, 0x80
.set PWM_Brake_PWMUDB_genblk1_ctrlreg__7__POS, 7
.set PWM_Brake_PWMUDB_genblk1_ctrlreg__CONTROL_AUX_CTL_REG, CYREG_B0_UDB00_ACTL
.set PWM_Brake_PWMUDB_genblk1_ctrlreg__CONTROL_REG, CYREG_B0_UDB00_CTL
.set PWM_Brake_PWMUDB_genblk1_ctrlreg__CONTROL_ST_REG, CYREG_B0_UDB00_ST_CTL
.set PWM_Brake_PWMUDB_genblk1_ctrlreg__COUNT_REG, CYREG_B0_UDB00_CTL
.set PWM_Brake_PWMUDB_genblk1_ctrlreg__COUNT_ST_REG, CYREG_B0_UDB00_ST_CTL
.set PWM_Brake_PWMUDB_genblk1_ctrlreg__MASK, 0x80
.set PWM_Brake_PWMUDB_genblk1_ctrlreg__MASK_CTL_AUX_CTL_REG, CYREG_B0_UDB00_MSK_ACTL
.set PWM_Brake_PWMUDB_genblk1_ctrlreg__PER_CTL_AUX_CTL_REG, CYREG_B0_UDB00_MSK_ACTL
.set PWM_Brake_PWMUDB_genblk1_ctrlreg__PERIOD_REG, CYREG_B0_UDB00_MSK
.set PWM_Brake_PWMUDB_genblk8_stsreg__0__MASK, 0x01
.set PWM_Brake_PWMUDB_genblk8_stsreg__0__POS, 0
.set PWM_Brake_PWMUDB_genblk8_stsreg__16BIT_STATUS_AUX_CTL_REG, CYREG_B0_UDB05_06_ACTL
.set PWM_Brake_PWMUDB_genblk8_stsreg__16BIT_STATUS_REG, CYREG_B0_UDB05_06_ST
.set PWM_Brake_PWMUDB_genblk8_stsreg__2__MASK, 0x04
.set PWM_Brake_PWMUDB_genblk8_stsreg__2__POS, 2
.set PWM_Brake_PWMUDB_genblk8_stsreg__3__MASK, 0x08
.set PWM_Brake_PWMUDB_genblk8_stsreg__3__POS, 3
.set PWM_Brake_PWMUDB_genblk8_stsreg__MASK, 0x0D
.set PWM_Brake_PWMUDB_genblk8_stsreg__MASK_REG, CYREG_B0_UDB05_MSK
.set PWM_Brake_PWMUDB_genblk8_stsreg__STATUS_AUX_CTL_REG, CYREG_B0_UDB05_ACTL
.set PWM_Brake_PWMUDB_genblk8_stsreg__STATUS_REG, CYREG_B0_UDB05_ST
.set PWM_Brake_PWMUDB_sP16_pwmdp_u0__16BIT_A0_REG, CYREG_B0_UDB04_05_A0
.set PWM_Brake_PWMUDB_sP16_pwmdp_u0__16BIT_A1_REG, CYREG_B0_UDB04_05_A1
.set PWM_Brake_PWMUDB_sP16_pwmdp_u0__16BIT_D0_REG, CYREG_B0_UDB04_05_D0
.set PWM_Brake_PWMUDB_sP16_pwmdp_u0__16BIT_D1_REG, CYREG_B0_UDB04_05_D1
.set PWM_Brake_PWMUDB_sP16_pwmdp_u0__16BIT_DP_AUX_CTL_REG, CYREG_B0_UDB04_05_ACTL
.set PWM_Brake_PWMUDB_sP16_pwmdp_u0__16BIT_F0_REG, CYREG_B0_UDB04_05_F0
.set PWM_Brake_PWMUDB_sP16_pwmdp_u0__16BIT_F1_REG, CYREG_B0_UDB04_05_F1
.set PWM_Brake_PWMUDB_sP16_pwmdp_u0__A0_A1_REG, CYREG_B0_UDB04_A0_A1
.set PWM_Brake_PWMUDB_sP16_pwmdp_u0__A0_REG, CYREG_B0_UDB04_A0
.set PWM_Brake_PWMUDB_sP16_pwmdp_u0__A1_REG, CYREG_B0_UDB04_A1
.set PWM_Brake_PWMUDB_sP16_pwmdp_u0__D0_D1_REG, CYREG_B0_UDB04_D0_D1
.set PWM_Brake_PWMUDB_sP16_pwmdp_u0__D0_REG, CYREG_B0_UDB04_D0
.set PWM_Brake_PWMUDB_sP16_pwmdp_u0__D1_REG, CYREG_B0_UDB04_D1
.set PWM_Brake_PWMUDB_sP16_pwmdp_u0__DP_AUX_CTL_REG, CYREG_B0_UDB04_ACTL
.set PWM_Brake_PWMUDB_sP16_pwmdp_u0__F0_F1_REG, CYREG_B0_UDB04_F0_F1
.set PWM_Brake_PWMUDB_sP16_pwmdp_u0__F0_REG, CYREG_B0_UDB04_F0
.set PWM_Brake_PWMUDB_sP16_pwmdp_u0__F1_REG, CYREG_B0_UDB04_F1
.set PWM_Brake_PWMUDB_sP16_pwmdp_u1__16BIT_A0_REG, CYREG_B0_UDB05_06_A0
.set PWM_Brake_PWMUDB_sP16_pwmdp_u1__16BIT_A1_REG, CYREG_B0_UDB05_06_A1
.set PWM_Brake_PWMUDB_sP16_pwmdp_u1__16BIT_D0_REG, CYREG_B0_UDB05_06_D0
.set PWM_Brake_PWMUDB_sP16_pwmdp_u1__16BIT_D1_REG, CYREG_B0_UDB05_06_D1
.set PWM_Brake_PWMUDB_sP16_pwmdp_u1__16BIT_DP_AUX_CTL_REG, CYREG_B0_UDB05_06_ACTL
.set PWM_Brake_PWMUDB_sP16_pwmdp_u1__16BIT_F0_REG, CYREG_B0_UDB05_06_F0
.set PWM_Brake_PWMUDB_sP16_pwmdp_u1__16BIT_F1_REG, CYREG_B0_UDB05_06_F1
.set PWM_Brake_PWMUDB_sP16_pwmdp_u1__A0_A1_REG, CYREG_B0_UDB05_A0_A1
.set PWM_Brake_PWMUDB_sP16_pwmdp_u1__A0_REG, CYREG_B0_UDB05_A0
.set PWM_Brake_PWMUDB_sP16_pwmdp_u1__A1_REG, CYREG_B0_UDB05_A1
.set PWM_Brake_PWMUDB_sP16_pwmdp_u1__D0_D1_REG, CYREG_B0_UDB05_D0_D1
.set PWM_Brake_PWMUDB_sP16_pwmdp_u1__D0_REG, CYREG_B0_UDB05_D0
.set PWM_Brake_PWMUDB_sP16_pwmdp_u1__D1_REG, CYREG_B0_UDB05_D1
.set PWM_Brake_PWMUDB_sP16_pwmdp_u1__DP_AUX_CTL_REG, CYREG_B0_UDB05_ACTL
.set PWM_Brake_PWMUDB_sP16_pwmdp_u1__F0_F1_REG, CYREG_B0_UDB05_F0_F1
.set PWM_Brake_PWMUDB_sP16_pwmdp_u1__F0_REG, CYREG_B0_UDB05_F0
.set PWM_Brake_PWMUDB_sP16_pwmdp_u1__F1_REG, CYREG_B0_UDB05_F1

/* PWM_Steer */
.set PWM_Steer_PWMUDB_genblk1_ctrlreg__16BIT_CONTROL_AUX_CTL_REG, CYREG_B0_UDB08_09_ACTL
.set PWM_Steer_PWMUDB_genblk1_ctrlreg__16BIT_CONTROL_CONTROL_REG, CYREG_B0_UDB08_09_CTL
.set PWM_Steer_PWMUDB_genblk1_ctrlreg__16BIT_CONTROL_COUNT_REG, CYREG_B0_UDB08_09_CTL
.set PWM_Steer_PWMUDB_genblk1_ctrlreg__16BIT_COUNT_CONTROL_REG, CYREG_B0_UDB08_09_CTL
.set PWM_Steer_PWMUDB_genblk1_ctrlreg__16BIT_COUNT_COUNT_REG, CYREG_B0_UDB08_09_CTL
.set PWM_Steer_PWMUDB_genblk1_ctrlreg__16BIT_MASK_MASK_REG, CYREG_B0_UDB08_09_MSK
.set PWM_Steer_PWMUDB_genblk1_ctrlreg__16BIT_MASK_PERIOD_REG, CYREG_B0_UDB08_09_MSK
.set PWM_Steer_PWMUDB_genblk1_ctrlreg__16BIT_PERIOD_MASK_REG, CYREG_B0_UDB08_09_MSK
.set PWM_Steer_PWMUDB_genblk1_ctrlreg__16BIT_PERIOD_PERIOD_REG, CYREG_B0_UDB08_09_MSK
.set PWM_Steer_PWMUDB_genblk1_ctrlreg__7__MASK, 0x80
.set PWM_Steer_PWMUDB_genblk1_ctrlreg__7__POS, 7
.set PWM_Steer_PWMUDB_genblk1_ctrlreg__CONTROL_AUX_CTL_REG, CYREG_B0_UDB08_ACTL
.set PWM_Steer_PWMUDB_genblk1_ctrlreg__CONTROL_REG, CYREG_B0_UDB08_CTL
.set PWM_Steer_PWMUDB_genblk1_ctrlreg__CONTROL_ST_REG, CYREG_B0_UDB08_ST_CTL
.set PWM_Steer_PWMUDB_genblk1_ctrlreg__COUNT_REG, CYREG_B0_UDB08_CTL
.set PWM_Steer_PWMUDB_genblk1_ctrlreg__COUNT_ST_REG, CYREG_B0_UDB08_ST_CTL
.set PWM_Steer_PWMUDB_genblk1_ctrlreg__MASK, 0x80
.set PWM_Steer_PWMUDB_genblk1_ctrlreg__MASK_CTL_AUX_CTL_REG, CYREG_B0_UDB08_MSK_ACTL
.set PWM_Steer_PWMUDB_genblk1_ctrlreg__PER_CTL_AUX_CTL_REG, CYREG_B0_UDB08_MSK_ACTL
.set PWM_Steer_PWMUDB_genblk1_ctrlreg__PERIOD_REG, CYREG_B0_UDB08_MSK
.set PWM_Steer_PWMUDB_genblk8_stsreg__0__MASK, 0x01
.set PWM_Steer_PWMUDB_genblk8_stsreg__0__POS, 0
.set PWM_Steer_PWMUDB_genblk8_stsreg__16BIT_STATUS_AUX_CTL_REG, CYREG_B0_UDB08_09_ACTL
.set PWM_Steer_PWMUDB_genblk8_stsreg__16BIT_STATUS_REG, CYREG_B0_UDB08_09_ST
.set PWM_Steer_PWMUDB_genblk8_stsreg__2__MASK, 0x04
.set PWM_Steer_PWMUDB_genblk8_stsreg__2__POS, 2
.set PWM_Steer_PWMUDB_genblk8_stsreg__3__MASK, 0x08
.set PWM_Steer_PWMUDB_genblk8_stsreg__3__POS, 3
.set PWM_Steer_PWMUDB_genblk8_stsreg__MASK, 0x0D
.set PWM_Steer_PWMUDB_genblk8_stsreg__MASK_REG, CYREG_B0_UDB08_MSK
.set PWM_Steer_PWMUDB_genblk8_stsreg__MASK_ST_AUX_CTL_REG, CYREG_B0_UDB08_MSK_ACTL
.set PWM_Steer_PWMUDB_genblk8_stsreg__PER_ST_AUX_CTL_REG, CYREG_B0_UDB08_MSK_ACTL
.set PWM_Steer_PWMUDB_genblk8_stsreg__STATUS_AUX_CTL_REG, CYREG_B0_UDB08_ACTL
.set PWM_Steer_PWMUDB_genblk8_stsreg__STATUS_CNT_REG, CYREG_B0_UDB08_ST_CTL
.set PWM_Steer_PWMUDB_genblk8_stsreg__STATUS_CONTROL_REG, CYREG_B0_UDB08_ST_CTL
.set PWM_Steer_PWMUDB_genblk8_stsreg__STATUS_REG, CYREG_B0_UDB08_ST
.set PWM_Steer_PWMUDB_sP16_pwmdp_u0__16BIT_A0_REG, CYREG_B0_UDB09_10_A0
.set PWM_Steer_PWMUDB_sP16_pwmdp_u0__16BIT_A1_REG, CYREG_B0_UDB09_10_A1
.set PWM_Steer_PWMUDB_sP16_pwmdp_u0__16BIT_D0_REG, CYREG_B0_UDB09_10_D0
.set PWM_Steer_PWMUDB_sP16_pwmdp_u0__16BIT_D1_REG, CYREG_B0_UDB09_10_D1
.set PWM_Steer_PWMUDB_sP16_pwmdp_u0__16BIT_DP_AUX_CTL_REG, CYREG_B0_UDB09_10_ACTL
.set PWM_Steer_PWMUDB_sP16_pwmdp_u0__16BIT_F0_REG, CYREG_B0_UDB09_10_F0
.set PWM_Steer_PWMUDB_sP16_pwmdp_u0__16BIT_F1_REG, CYREG_B0_UDB09_10_F1
.set PWM_Steer_PWMUDB_sP16_pwmdp_u0__A0_A1_REG, CYREG_B0_UDB09_A0_A1
.set PWM_Steer_PWMUDB_sP16_pwmdp_u0__A0_REG, CYREG_B0_UDB09_A0
.set PWM_Steer_PWMUDB_sP16_pwmdp_u0__A1_REG, CYREG_B0_UDB09_A1
.set PWM_Steer_PWMUDB_sP16_pwmdp_u0__D0_D1_REG, CYREG_B0_UDB09_D0_D1
.set PWM_Steer_PWMUDB_sP16_pwmdp_u0__D0_REG, CYREG_B0_UDB09_D0
.set PWM_Steer_PWMUDB_sP16_pwmdp_u0__D1_REG, CYREG_B0_UDB09_D1
.set PWM_Steer_PWMUDB_sP16_pwmdp_u0__DP_AUX_CTL_REG, CYREG_B0_UDB09_ACTL
.set PWM_Steer_PWMUDB_sP16_pwmdp_u0__F0_F1_REG, CYREG_B0_UDB09_F0_F1
.set PWM_Steer_PWMUDB_sP16_pwmdp_u0__F0_REG, CYREG_B0_UDB09_F0
.set PWM_Steer_PWMUDB_sP16_pwmdp_u0__F1_REG, CYREG_B0_UDB09_F1
.set PWM_Steer_PWMUDB_sP16_pwmdp_u0__MSK_DP_AUX_CTL_REG, CYREG_B0_UDB09_MSK_ACTL
.set PWM_Steer_PWMUDB_sP16_pwmdp_u0__PER_DP_AUX_CTL_REG, CYREG_B0_UDB09_MSK_ACTL
.set PWM_Steer_PWMUDB_sP16_pwmdp_u1__16BIT_A0_REG, CYREG_B0_UDB10_11_A0
.set PWM_Steer_PWMUDB_sP16_pwmdp_u1__16BIT_A1_REG, CYREG_B0_UDB10_11_A1
.set PWM_Steer_PWMUDB_sP16_pwmdp_u1__16BIT_D0_REG, CYREG_B0_UDB10_11_D0
.set PWM_Steer_PWMUDB_sP16_pwmdp_u1__16BIT_D1_REG, CYREG_B0_UDB10_11_D1
.set PWM_Steer_PWMUDB_sP16_pwmdp_u1__16BIT_DP_AUX_CTL_REG, CYREG_B0_UDB10_11_ACTL
.set PWM_Steer_PWMUDB_sP16_pwmdp_u1__16BIT_F0_REG, CYREG_B0_UDB10_11_F0
.set PWM_Steer_PWMUDB_sP16_pwmdp_u1__16BIT_F1_REG, CYREG_B0_UDB10_11_F1
.set PWM_Steer_PWMUDB_sP16_pwmdp_u1__A0_A1_REG, CYREG_B0_UDB10_A0_A1
.set PWM_Steer_PWMUDB_sP16_pwmdp_u1__A0_REG, CYREG_B0_UDB10_A0
.set PWM_Steer_PWMUDB_sP16_pwmdp_u1__A1_REG, CYREG_B0_UDB10_A1
.set PWM_Steer_PWMUDB_sP16_pwmdp_u1__D0_D1_REG, CYREG_B0_UDB10_D0_D1
.set PWM_Steer_PWMUDB_sP16_pwmdp_u1__D0_REG, CYREG_B0_UDB10_D0
.set PWM_Steer_PWMUDB_sP16_pwmdp_u1__D1_REG, CYREG_B0_UDB10_D1
.set PWM_Steer_PWMUDB_sP16_pwmdp_u1__DP_AUX_CTL_REG, CYREG_B0_UDB10_ACTL
.set PWM_Steer_PWMUDB_sP16_pwmdp_u1__F0_F1_REG, CYREG_B0_UDB10_F0_F1
.set PWM_Steer_PWMUDB_sP16_pwmdp_u1__F0_REG, CYREG_B0_UDB10_F0
.set PWM_Steer_PWMUDB_sP16_pwmdp_u1__F1_REG, CYREG_B0_UDB10_F1

/* QuadDec_1 */
.set QuadDec_1_bQuadDec_Stsreg__0__MASK, 0x01
.set QuadDec_1_bQuadDec_Stsreg__0__POS, 0
.set QuadDec_1_bQuadDec_Stsreg__1__MASK, 0x02
.set QuadDec_1_bQuadDec_Stsreg__1__POS, 1
.set QuadDec_1_bQuadDec_Stsreg__16BIT_STATUS_AUX_CTL_REG, CYREG_B0_UDB03_04_ACTL
.set QuadDec_1_bQuadDec_Stsreg__16BIT_STATUS_REG, CYREG_B0_UDB03_04_ST
.set QuadDec_1_bQuadDec_Stsreg__2__MASK, 0x04
.set QuadDec_1_bQuadDec_Stsreg__2__POS, 2
.set QuadDec_1_bQuadDec_Stsreg__3__MASK, 0x08
.set QuadDec_1_bQuadDec_Stsreg__3__POS, 3
.set QuadDec_1_bQuadDec_Stsreg__MASK, 0x0F
.set QuadDec_1_bQuadDec_Stsreg__MASK_REG, CYREG_B0_UDB03_MSK
.set QuadDec_1_bQuadDec_Stsreg__STATUS_AUX_CTL_REG, CYREG_B0_UDB03_ACTL
.set QuadDec_1_bQuadDec_Stsreg__STATUS_REG, CYREG_B0_UDB03_ST
.set QuadDec_1_Cnt16_CounterUDB_sC16_counterdp_u0__16BIT_A0_REG, CYREG_B0_UDB12_13_A0
.set QuadDec_1_Cnt16_CounterUDB_sC16_counterdp_u0__16BIT_A1_REG, CYREG_B0_UDB12_13_A1
.set QuadDec_1_Cnt16_CounterUDB_sC16_counterdp_u0__16BIT_D0_REG, CYREG_B0_UDB12_13_D0
.set QuadDec_1_Cnt16_CounterUDB_sC16_counterdp_u0__16BIT_D1_REG, CYREG_B0_UDB12_13_D1
.set QuadDec_1_Cnt16_CounterUDB_sC16_counterdp_u0__16BIT_DP_AUX_CTL_REG, CYREG_B0_UDB12_13_ACTL
.set QuadDec_1_Cnt16_CounterUDB_sC16_counterdp_u0__16BIT_F0_REG, CYREG_B0_UDB12_13_F0
.set QuadDec_1_Cnt16_CounterUDB_sC16_counterdp_u0__16BIT_F1_REG, CYREG_B0_UDB12_13_F1
.set QuadDec_1_Cnt16_CounterUDB_sC16_counterdp_u0__A0_A1_REG, CYREG_B0_UDB12_A0_A1
.set QuadDec_1_Cnt16_CounterUDB_sC16_counterdp_u0__A0_REG, CYREG_B0_UDB12_A0
.set QuadDec_1_Cnt16_CounterUDB_sC16_counterdp_u0__A1_REG, CYREG_B0_UDB12_A1
.set QuadDec_1_Cnt16_CounterUDB_sC16_counterdp_u0__D0_D1_REG, CYREG_B0_UDB12_D0_D1
.set QuadDec_1_Cnt16_CounterUDB_sC16_counterdp_u0__D0_REG, CYREG_B0_UDB12_D0
.set QuadDec_1_Cnt16_CounterUDB_sC16_counterdp_u0__D1_REG, CYREG_B0_UDB12_D1
.set QuadDec_1_Cnt16_CounterUDB_sC16_counterdp_u0__DP_AUX_CTL_REG, CYREG_B0_UDB12_ACTL
.set QuadDec_1_Cnt16_CounterUDB_sC16_counterdp_u0__F0_F1_REG, CYREG_B0_UDB12_F0_F1
.set QuadDec_1_Cnt16_CounterUDB_sC16_counterdp_u0__F0_REG, CYREG_B0_UDB12_F0
.set QuadDec_1_Cnt16_CounterUDB_sC16_counterdp_u0__F1_REG, CYREG_B0_UDB12_F1
.set QuadDec_1_Cnt16_CounterUDB_sC16_counterdp_u1__16BIT_A0_REG, CYREG_B0_UDB13_14_A0
.set QuadDec_1_Cnt16_CounterUDB_sC16_counterdp_u1__16BIT_A1_REG, CYREG_B0_UDB13_14_A1
.set QuadDec_1_Cnt16_CounterUDB_sC16_counterdp_u1__16BIT_D0_REG, CYREG_B0_UDB13_14_D0
.set QuadDec_1_Cnt16_CounterUDB_sC16_counterdp_u1__16BIT_D1_REG, CYREG_B0_UDB13_14_D1
.set QuadDec_1_Cnt16_CounterUDB_sC16_counterdp_u1__16BIT_DP_AUX_CTL_REG, CYREG_B0_UDB13_14_ACTL
.set QuadDec_1_Cnt16_CounterUDB_sC16_counterdp_u1__16BIT_F0_REG, CYREG_B0_UDB13_14_F0
.set QuadDec_1_Cnt16_CounterUDB_sC16_counterdp_u1__16BIT_F1_REG, CYREG_B0_UDB13_14_F1
.set QuadDec_1_Cnt16_CounterUDB_sC16_counterdp_u1__A0_A1_REG, CYREG_B0_UDB13_A0_A1
.set QuadDec_1_Cnt16_CounterUDB_sC16_counterdp_u1__A0_REG, CYREG_B0_UDB13_A0
.set QuadDec_1_Cnt16_CounterUDB_sC16_counterdp_u1__A1_REG, CYREG_B0_UDB13_A1
.set QuadDec_1_Cnt16_CounterUDB_sC16_counterdp_u1__D0_D1_REG, CYREG_B0_UDB13_D0_D1
.set QuadDec_1_Cnt16_CounterUDB_sC16_counterdp_u1__D0_REG, CYREG_B0_UDB13_D0
.set QuadDec_1_Cnt16_CounterUDB_sC16_counterdp_u1__D1_REG, CYREG_B0_UDB13_D1
.set QuadDec_1_Cnt16_CounterUDB_sC16_counterdp_u1__DP_AUX_CTL_REG, CYREG_B0_UDB13_ACTL
.set QuadDec_1_Cnt16_CounterUDB_sC16_counterdp_u1__F0_F1_REG, CYREG_B0_UDB13_F0_F1
.set QuadDec_1_Cnt16_CounterUDB_sC16_counterdp_u1__F0_REG, CYREG_B0_UDB13_F0
.set QuadDec_1_Cnt16_CounterUDB_sC16_counterdp_u1__F1_REG, CYREG_B0_UDB13_F1
.set QuadDec_1_Cnt16_CounterUDB_sCTRLReg_ctrlreg__7__MASK, 0x80
.set QuadDec_1_Cnt16_CounterUDB_sCTRLReg_ctrlreg__7__POS, 7
.set QuadDec_1_Cnt16_CounterUDB_sCTRLReg_ctrlreg__CONTROL_AUX_CTL_REG, CYREG_B0_UDB15_ACTL
.set QuadDec_1_Cnt16_CounterUDB_sCTRLReg_ctrlreg__CONTROL_REG, CYREG_B0_UDB15_CTL
.set QuadDec_1_Cnt16_CounterUDB_sCTRLReg_ctrlreg__CONTROL_ST_REG, CYREG_B0_UDB15_ST_CTL
.set QuadDec_1_Cnt16_CounterUDB_sCTRLReg_ctrlreg__COUNT_REG, CYREG_B0_UDB15_CTL
.set QuadDec_1_Cnt16_CounterUDB_sCTRLReg_ctrlreg__COUNT_ST_REG, CYREG_B0_UDB15_ST_CTL
.set QuadDec_1_Cnt16_CounterUDB_sCTRLReg_ctrlreg__MASK, 0x80
.set QuadDec_1_Cnt16_CounterUDB_sCTRLReg_ctrlreg__MASK_CTL_AUX_CTL_REG, CYREG_B0_UDB15_MSK_ACTL
.set QuadDec_1_Cnt16_CounterUDB_sCTRLReg_ctrlreg__PER_CTL_AUX_CTL_REG, CYREG_B0_UDB15_MSK_ACTL
.set QuadDec_1_Cnt16_CounterUDB_sCTRLReg_ctrlreg__PERIOD_REG, CYREG_B0_UDB15_MSK
.set QuadDec_1_Cnt16_CounterUDB_sSTSReg_stsreg__0__MASK, 0x01
.set QuadDec_1_Cnt16_CounterUDB_sSTSReg_stsreg__0__POS, 0
.set QuadDec_1_Cnt16_CounterUDB_sSTSReg_stsreg__1__MASK, 0x02
.set QuadDec_1_Cnt16_CounterUDB_sSTSReg_stsreg__1__POS, 1
.set QuadDec_1_Cnt16_CounterUDB_sSTSReg_stsreg__16BIT_STATUS_AUX_CTL_REG, CYREG_B0_UDB14_15_ACTL
.set QuadDec_1_Cnt16_CounterUDB_sSTSReg_stsreg__16BIT_STATUS_REG, CYREG_B0_UDB14_15_ST
.set QuadDec_1_Cnt16_CounterUDB_sSTSReg_stsreg__2__MASK, 0x04
.set QuadDec_1_Cnt16_CounterUDB_sSTSReg_stsreg__2__POS, 2
.set QuadDec_1_Cnt16_CounterUDB_sSTSReg_stsreg__3__MASK, 0x08
.set QuadDec_1_Cnt16_CounterUDB_sSTSReg_stsreg__3__POS, 3
.set QuadDec_1_Cnt16_CounterUDB_sSTSReg_stsreg__5__MASK, 0x20
.set QuadDec_1_Cnt16_CounterUDB_sSTSReg_stsreg__5__POS, 5
.set QuadDec_1_Cnt16_CounterUDB_sSTSReg_stsreg__6__MASK, 0x40
.set QuadDec_1_Cnt16_CounterUDB_sSTSReg_stsreg__6__POS, 6
.set QuadDec_1_Cnt16_CounterUDB_sSTSReg_stsreg__MASK, 0x6F
.set QuadDec_1_Cnt16_CounterUDB_sSTSReg_stsreg__MASK_REG, CYREG_B0_UDB14_MSK
.set QuadDec_1_Cnt16_CounterUDB_sSTSReg_stsreg__STATUS_AUX_CTL_REG, CYREG_B0_UDB14_ACTL
.set QuadDec_1_Cnt16_CounterUDB_sSTSReg_stsreg__STATUS_REG, CYREG_B0_UDB14_ST
.set QuadDec_1_isr__INTC_CLR_EN_REG, CYREG_NVIC_CLRENA0
.set QuadDec_1_isr__INTC_CLR_PD_REG, CYREG_NVIC_CLRPEND0
.set QuadDec_1_isr__INTC_MASK, 0x40
.set QuadDec_1_isr__INTC_NUMBER, 6
.set QuadDec_1_isr__INTC_PRIOR_NUM, 7
.set QuadDec_1_isr__INTC_PRIOR_REG, CYREG_NVIC_PRI_6
.set QuadDec_1_isr__INTC_SET_EN_REG, CYREG_NVIC_SETENA0
.set QuadDec_1_isr__INTC_SET_PD_REG, CYREG_NVIC_SETPEND0

/* SBUS_UART */
.set SBUS_UART_BUART_sRX_RxBitCounter__16BIT_CONTROL_AUX_CTL_REG, CYREG_B1_UDB10_11_ACTL
.set SBUS_UART_BUART_sRX_RxBitCounter__16BIT_CONTROL_CONTROL_REG, CYREG_B1_UDB10_11_CTL
.set SBUS_UART_BUART_sRX_RxBitCounter__16BIT_CONTROL_COUNT_REG, CYREG_B1_UDB10_11_CTL
.set SBUS_UART_BUART_sRX_RxBitCounter__16BIT_COUNT_CONTROL_REG, CYREG_B1_UDB10_11_CTL
.set SBUS_UART_BUART_sRX_RxBitCounter__16BIT_COUNT_COUNT_REG, CYREG_B1_UDB10_11_CTL
.set SBUS_UART_BUART_sRX_RxBitCounter__16BIT_MASK_MASK_REG, CYREG_B1_UDB10_11_MSK
.set SBUS_UART_BUART_sRX_RxBitCounter__16BIT_MASK_PERIOD_REG, CYREG_B1_UDB10_11_MSK
.set SBUS_UART_BUART_sRX_RxBitCounter__16BIT_PERIOD_MASK_REG, CYREG_B1_UDB10_11_MSK
.set SBUS_UART_BUART_sRX_RxBitCounter__16BIT_PERIOD_PERIOD_REG, CYREG_B1_UDB10_11_MSK
.set SBUS_UART_BUART_sRX_RxBitCounter__CONTROL_AUX_CTL_REG, CYREG_B1_UDB10_ACTL
.set SBUS_UART_BUART_sRX_RxBitCounter__CONTROL_REG, CYREG_B1_UDB10_CTL
.set SBUS_UART_BUART_sRX_RxBitCounter__CONTROL_ST_REG, CYREG_B1_UDB10_ST_CTL
.set SBUS_UART_BUART_sRX_RxBitCounter__COUNT_REG, CYREG_B1_UDB10_CTL
.set SBUS_UART_BUART_sRX_RxBitCounter__COUNT_ST_REG, CYREG_B1_UDB10_ST_CTL
.set SBUS_UART_BUART_sRX_RxBitCounter__MASK_CTL_AUX_CTL_REG, CYREG_B1_UDB10_MSK_ACTL
.set SBUS_UART_BUART_sRX_RxBitCounter__PER_CTL_AUX_CTL_REG, CYREG_B1_UDB10_MSK_ACTL
.set SBUS_UART_BUART_sRX_RxBitCounter__PERIOD_REG, CYREG_B1_UDB10_MSK
.set SBUS_UART_BUART_sRX_RxBitCounter_ST__16BIT_STATUS_AUX_CTL_REG, CYREG_B1_UDB10_11_ACTL
.set SBUS_UART_BUART_sRX_RxBitCounter_ST__16BIT_STATUS_REG, CYREG_B1_UDB10_11_ST
.set SBUS_UART_BUART_sRX_RxBitCounter_ST__MASK_REG, CYREG_B1_UDB10_MSK
.set SBUS_UART_BUART_sRX_RxBitCounter_ST__MASK_ST_AUX_CTL_REG, CYREG_B1_UDB10_MSK_ACTL
.set SBUS_UART_BUART_sRX_RxBitCounter_ST__PER_ST_AUX_CTL_REG, CYREG_B1_UDB10_MSK_ACTL
.set SBUS_UART_BUART_sRX_RxBitCounter_ST__STATUS_AUX_CTL_REG, CYREG_B1_UDB10_ACTL
.set SBUS_UART_BUART_sRX_RxBitCounter_ST__STATUS_CNT_REG, CYREG_B1_UDB10_ST_CTL
.set SBUS_UART_BUART_sRX_RxBitCounter_ST__STATUS_CONTROL_REG, CYREG_B1_UDB10_ST_CTL
.set SBUS_UART_BUART_sRX_RxBitCounter_ST__STATUS_REG, CYREG_B1_UDB10_ST
.set SBUS_UART_BUART_sRX_RxShifter_u0__16BIT_A0_REG, CYREG_B1_UDB04_05_A0
.set SBUS_UART_BUART_sRX_RxShifter_u0__16BIT_A1_REG, CYREG_B1_UDB04_05_A1
.set SBUS_UART_BUART_sRX_RxShifter_u0__16BIT_D0_REG, CYREG_B1_UDB04_05_D0
.set SBUS_UART_BUART_sRX_RxShifter_u0__16BIT_D1_REG, CYREG_B1_UDB04_05_D1
.set SBUS_UART_BUART_sRX_RxShifter_u0__16BIT_DP_AUX_CTL_REG, CYREG_B1_UDB04_05_ACTL
.set SBUS_UART_BUART_sRX_RxShifter_u0__16BIT_F0_REG, CYREG_B1_UDB04_05_F0
.set SBUS_UART_BUART_sRX_RxShifter_u0__16BIT_F1_REG, CYREG_B1_UDB04_05_F1
.set SBUS_UART_BUART_sRX_RxShifter_u0__A0_A1_REG, CYREG_B1_UDB04_A0_A1
.set SBUS_UART_BUART_sRX_RxShifter_u0__A0_REG, CYREG_B1_UDB04_A0
.set SBUS_UART_BUART_sRX_RxShifter_u0__A1_REG, CYREG_B1_UDB04_A1
.set SBUS_UART_BUART_sRX_RxShifter_u0__D0_D1_REG, CYREG_B1_UDB04_D0_D1
.set SBUS_UART_BUART_sRX_RxShifter_u0__D0_REG, CYREG_B1_UDB04_D0
.set SBUS_UART_BUART_sRX_RxShifter_u0__D1_REG, CYREG_B1_UDB04_D1
.set SBUS_UART_BUART_sRX_RxShifter_u0__DP_AUX_CTL_REG, CYREG_B1_UDB04_ACTL
.set SBUS_UART_BUART_sRX_RxShifter_u0__F0_F1_REG, CYREG_B1_UDB04_F0_F1
.set SBUS_UART_BUART_sRX_RxShifter_u0__F0_REG, CYREG_B1_UDB04_F0
.set SBUS_UART_BUART_sRX_RxShifter_u0__F1_REG, CYREG_B1_UDB04_F1
.set SBUS_UART_BUART_sRX_RxSts__16BIT_STATUS_AUX_CTL_REG, CYREG_B1_UDB04_05_ACTL
.set SBUS_UART_BUART_sRX_RxSts__16BIT_STATUS_REG, CYREG_B1_UDB04_05_ST
.set SBUS_UART_BUART_sRX_RxSts__2__MASK, 0x04
.set SBUS_UART_BUART_sRX_RxSts__2__POS, 2
.set SBUS_UART_BUART_sRX_RxSts__3__MASK, 0x08
.set SBUS_UART_BUART_sRX_RxSts__3__POS, 3
.set SBUS_UART_BUART_sRX_RxSts__4__MASK, 0x10
.set SBUS_UART_BUART_sRX_RxSts__4__POS, 4
.set SBUS_UART_BUART_sRX_RxSts__5__MASK, 0x20
.set SBUS_UART_BUART_sRX_RxSts__5__POS, 5
.set SBUS_UART_BUART_sRX_RxSts__MASK, 0x3C
.set SBUS_UART_BUART_sRX_RxSts__MASK_REG, CYREG_B1_UDB04_MSK
.set SBUS_UART_BUART_sRX_RxSts__STATUS_AUX_CTL_REG, CYREG_B1_UDB04_ACTL
.set SBUS_UART_BUART_sRX_RxSts__STATUS_REG, CYREG_B1_UDB04_ST

/* Speed_Timer */
.set Speed_Timer_TimerHW__CAP0, CYREG_TMR0_CAP0
.set Speed_Timer_TimerHW__CAP1, CYREG_TMR0_CAP1
.set Speed_Timer_TimerHW__CFG0, CYREG_TMR0_CFG0
.set Speed_Timer_TimerHW__CFG1, CYREG_TMR0_CFG1
.set Speed_Timer_TimerHW__CFG2, CYREG_TMR0_CFG2
.set Speed_Timer_TimerHW__CNT_CMP0, CYREG_TMR0_CNT_CMP0
.set Speed_Timer_TimerHW__CNT_CMP1, CYREG_TMR0_CNT_CMP1
.set Speed_Timer_TimerHW__PER0, CYREG_TMR0_PER0
.set Speed_Timer_TimerHW__PER1, CYREG_TMR0_PER1
.set Speed_Timer_TimerHW__PM_ACT_CFG, CYREG_PM_ACT_CFG3
.set Speed_Timer_TimerHW__PM_ACT_MSK, 0x01
.set Speed_Timer_TimerHW__PM_STBY_CFG, CYREG_PM_STBY_CFG3
.set Speed_Timer_TimerHW__PM_STBY_MSK, 0x01
.set Speed_Timer_TimerHW__RT0, CYREG_TMR0_RT0
.set Speed_Timer_TimerHW__RT1, CYREG_TMR0_RT1
.set Speed_Timer_TimerHW__SR0, CYREG_TMR0_SR0

/* RearHall_Pin */
.set RearHall_Pin__0__INTTYPE, CYREG_PICU2_INTTYPE6
.set RearHall_Pin__0__MASK, 0x40
.set RearHall_Pin__0__PC, CYREG_PRT2_PC6
.set RearHall_Pin__0__PORT, 2
.set RearHall_Pin__0__SHIFT, 6
.set RearHall_Pin__AG, CYREG_PRT2_AG
.set RearHall_Pin__AMUX, CYREG_PRT2_AMUX
.set RearHall_Pin__BIE, CYREG_PRT2_BIE
.set RearHall_Pin__BIT_MASK, CYREG_PRT2_BIT_MASK
.set RearHall_Pin__BYP, CYREG_PRT2_BYP
.set RearHall_Pin__CTL, CYREG_PRT2_CTL
.set RearHall_Pin__DM0, CYREG_PRT2_DM0
.set RearHall_Pin__DM1, CYREG_PRT2_DM1
.set RearHall_Pin__DM2, CYREG_PRT2_DM2
.set RearHall_Pin__DR, CYREG_PRT2_DR
.set RearHall_Pin__INP_DIS, CYREG_PRT2_INP_DIS
.set RearHall_Pin__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU2_BASE
.set RearHall_Pin__LCD_COM_SEG, CYREG_PRT2_LCD_COM_SEG
.set RearHall_Pin__LCD_EN, CYREG_PRT2_LCD_EN
.set RearHall_Pin__MASK, 0x40
.set RearHall_Pin__PORT, 2
.set RearHall_Pin__PRT, CYREG_PRT2_PRT
.set RearHall_Pin__PRTDSI__CAPS_SEL, CYREG_PRT2_CAPS_SEL
.set RearHall_Pin__PRTDSI__DBL_SYNC_IN, CYREG_PRT2_DBL_SYNC_IN
.set RearHall_Pin__PRTDSI__OE_SEL0, CYREG_PRT2_OE_SEL0
.set RearHall_Pin__PRTDSI__OE_SEL1, CYREG_PRT2_OE_SEL1
.set RearHall_Pin__PRTDSI__OUT_SEL0, CYREG_PRT2_OUT_SEL0
.set RearHall_Pin__PRTDSI__OUT_SEL1, CYREG_PRT2_OUT_SEL1
.set RearHall_Pin__PRTDSI__SYNC_OUT, CYREG_PRT2_SYNC_OUT
.set RearHall_Pin__PS, CYREG_PRT2_PS
.set RearHall_Pin__SHIFT, 6
.set RearHall_Pin__SLW, CYREG_PRT2_SLW

/* Steering_Dir */
.set Steering_Dir__0__INTTYPE, CYREG_PICU2_INTTYPE3
.set Steering_Dir__0__MASK, 0x08
.set Steering_Dir__0__PC, CYREG_PRT2_PC3
.set Steering_Dir__0__PORT, 2
.set Steering_Dir__0__SHIFT, 3
.set Steering_Dir__AG, CYREG_PRT2_AG
.set Steering_Dir__AMUX, CYREG_PRT2_AMUX
.set Steering_Dir__BIE, CYREG_PRT2_BIE
.set Steering_Dir__BIT_MASK, CYREG_PRT2_BIT_MASK
.set Steering_Dir__BYP, CYREG_PRT2_BYP
.set Steering_Dir__CTL, CYREG_PRT2_CTL
.set Steering_Dir__DM0, CYREG_PRT2_DM0
.set Steering_Dir__DM1, CYREG_PRT2_DM1
.set Steering_Dir__DM2, CYREG_PRT2_DM2
.set Steering_Dir__DR, CYREG_PRT2_DR
.set Steering_Dir__INP_DIS, CYREG_PRT2_INP_DIS
.set Steering_Dir__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU2_BASE
.set Steering_Dir__LCD_COM_SEG, CYREG_PRT2_LCD_COM_SEG
.set Steering_Dir__LCD_EN, CYREG_PRT2_LCD_EN
.set Steering_Dir__MASK, 0x08
.set Steering_Dir__PORT, 2
.set Steering_Dir__PRT, CYREG_PRT2_PRT
.set Steering_Dir__PRTDSI__CAPS_SEL, CYREG_PRT2_CAPS_SEL
.set Steering_Dir__PRTDSI__DBL_SYNC_IN, CYREG_PRT2_DBL_SYNC_IN
.set Steering_Dir__PRTDSI__OE_SEL0, CYREG_PRT2_OE_SEL0
.set Steering_Dir__PRTDSI__OE_SEL1, CYREG_PRT2_OE_SEL1
.set Steering_Dir__PRTDSI__OUT_SEL0, CYREG_PRT2_OUT_SEL0
.set Steering_Dir__PRTDSI__OUT_SEL1, CYREG_PRT2_OUT_SEL1
.set Steering_Dir__PRTDSI__SYNC_OUT, CYREG_PRT2_SYNC_OUT
.set Steering_Dir__PS, CYREG_PRT2_PS
.set Steering_Dir__SHIFT, 3
.set Steering_Dir__SLW, CYREG_PRT2_SLW

/* Steering_PWM */
.set Steering_PWM__0__INTTYPE, CYREG_PICU2_INTTYPE4
.set Steering_PWM__0__MASK, 0x10
.set Steering_PWM__0__PC, CYREG_PRT2_PC4
.set Steering_PWM__0__PORT, 2
.set Steering_PWM__0__SHIFT, 4
.set Steering_PWM__AG, CYREG_PRT2_AG
.set Steering_PWM__AMUX, CYREG_PRT2_AMUX
.set Steering_PWM__BIE, CYREG_PRT2_BIE
.set Steering_PWM__BIT_MASK, CYREG_PRT2_BIT_MASK
.set Steering_PWM__BYP, CYREG_PRT2_BYP
.set Steering_PWM__CTL, CYREG_PRT2_CTL
.set Steering_PWM__DM0, CYREG_PRT2_DM0
.set Steering_PWM__DM1, CYREG_PRT2_DM1
.set Steering_PWM__DM2, CYREG_PRT2_DM2
.set Steering_PWM__DR, CYREG_PRT2_DR
.set Steering_PWM__INP_DIS, CYREG_PRT2_INP_DIS
.set Steering_PWM__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU2_BASE
.set Steering_PWM__LCD_COM_SEG, CYREG_PRT2_LCD_COM_SEG
.set Steering_PWM__LCD_EN, CYREG_PRT2_LCD_EN
.set Steering_PWM__MASK, 0x10
.set Steering_PWM__PORT, 2
.set Steering_PWM__PRT, CYREG_PRT2_PRT
.set Steering_PWM__PRTDSI__CAPS_SEL, CYREG_PRT2_CAPS_SEL
.set Steering_PWM__PRTDSI__DBL_SYNC_IN, CYREG_PRT2_DBL_SYNC_IN
.set Steering_PWM__PRTDSI__OE_SEL0, CYREG_PRT2_OE_SEL0
.set Steering_PWM__PRTDSI__OE_SEL1, CYREG_PRT2_OE_SEL1
.set Steering_PWM__PRTDSI__OUT_SEL0, CYREG_PRT2_OUT_SEL0
.set Steering_PWM__PRTDSI__OUT_SEL1, CYREG_PRT2_OUT_SEL1
.set Steering_PWM__PRTDSI__SYNC_OUT, CYREG_PRT2_SYNC_OUT
.set Steering_PWM__PS, CYREG_PRT2_PS
.set Steering_PWM__SHIFT, 4
.set Steering_PWM__SLW, CYREG_PRT2_SLW

/* FrontHall_Pin */
.set FrontHall_Pin__0__INTTYPE, CYREG_PICU2_INTTYPE7
.set FrontHall_Pin__0__MASK, 0x80
.set FrontHall_Pin__0__PC, CYREG_PRT2_PC7
.set FrontHall_Pin__0__PORT, 2
.set FrontHall_Pin__0__SHIFT, 7
.set FrontHall_Pin__AG, CYREG_PRT2_AG
.set FrontHall_Pin__AMUX, CYREG_PRT2_AMUX
.set FrontHall_Pin__BIE, CYREG_PRT2_BIE
.set FrontHall_Pin__BIT_MASK, CYREG_PRT2_BIT_MASK
.set FrontHall_Pin__BYP, CYREG_PRT2_BYP
.set FrontHall_Pin__CTL, CYREG_PRT2_CTL
.set FrontHall_Pin__DM0, CYREG_PRT2_DM0
.set FrontHall_Pin__DM1, CYREG_PRT2_DM1
.set FrontHall_Pin__DM2, CYREG_PRT2_DM2
.set FrontHall_Pin__DR, CYREG_PRT2_DR
.set FrontHall_Pin__INP_DIS, CYREG_PRT2_INP_DIS
.set FrontHall_Pin__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU2_BASE
.set FrontHall_Pin__LCD_COM_SEG, CYREG_PRT2_LCD_COM_SEG
.set FrontHall_Pin__LCD_EN, CYREG_PRT2_LCD_EN
.set FrontHall_Pin__MASK, 0x80
.set FrontHall_Pin__PORT, 2
.set FrontHall_Pin__PRT, CYREG_PRT2_PRT
.set FrontHall_Pin__PRTDSI__CAPS_SEL, CYREG_PRT2_CAPS_SEL
.set FrontHall_Pin__PRTDSI__DBL_SYNC_IN, CYREG_PRT2_DBL_SYNC_IN
.set FrontHall_Pin__PRTDSI__OE_SEL0, CYREG_PRT2_OE_SEL0
.set FrontHall_Pin__PRTDSI__OE_SEL1, CYREG_PRT2_OE_SEL1
.set FrontHall_Pin__PRTDSI__OUT_SEL0, CYREG_PRT2_OUT_SEL0
.set FrontHall_Pin__PRTDSI__OUT_SEL1, CYREG_PRT2_OUT_SEL1
.set FrontHall_Pin__PRTDSI__SYNC_OUT, CYREG_PRT2_SYNC_OUT
.set FrontHall_Pin__PS, CYREG_PRT2_PS
.set FrontHall_Pin__SHIFT, 7
.set FrontHall_Pin__SLW, CYREG_PRT2_SLW

/* Handle_Encoder */
.set Handle_Encoder_A__0__INTTYPE, CYREG_PICU0_INTTYPE7
.set Handle_Encoder_A__0__MASK, 0x80
.set Handle_Encoder_A__0__PC, CYREG_PRT0_PC7
.set Handle_Encoder_A__0__PORT, 0
.set Handle_Encoder_A__0__SHIFT, 7
.set Handle_Encoder_A__AG, CYREG_PRT0_AG
.set Handle_Encoder_A__AMUX, CYREG_PRT0_AMUX
.set Handle_Encoder_A__BIE, CYREG_PRT0_BIE
.set Handle_Encoder_A__BIT_MASK, CYREG_PRT0_BIT_MASK
.set Handle_Encoder_A__BYP, CYREG_PRT0_BYP
.set Handle_Encoder_A__CTL, CYREG_PRT0_CTL
.set Handle_Encoder_A__DM0, CYREG_PRT0_DM0
.set Handle_Encoder_A__DM1, CYREG_PRT0_DM1
.set Handle_Encoder_A__DM2, CYREG_PRT0_DM2
.set Handle_Encoder_A__DR, CYREG_PRT0_DR
.set Handle_Encoder_A__INP_DIS, CYREG_PRT0_INP_DIS
.set Handle_Encoder_A__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU0_BASE
.set Handle_Encoder_A__LCD_COM_SEG, CYREG_PRT0_LCD_COM_SEG
.set Handle_Encoder_A__LCD_EN, CYREG_PRT0_LCD_EN
.set Handle_Encoder_A__MASK, 0x80
.set Handle_Encoder_A__PORT, 0
.set Handle_Encoder_A__PRT, CYREG_PRT0_PRT
.set Handle_Encoder_A__PRTDSI__CAPS_SEL, CYREG_PRT0_CAPS_SEL
.set Handle_Encoder_A__PRTDSI__DBL_SYNC_IN, CYREG_PRT0_DBL_SYNC_IN
.set Handle_Encoder_A__PRTDSI__OE_SEL0, CYREG_PRT0_OE_SEL0
.set Handle_Encoder_A__PRTDSI__OE_SEL1, CYREG_PRT0_OE_SEL1
.set Handle_Encoder_A__PRTDSI__OUT_SEL0, CYREG_PRT0_OUT_SEL0
.set Handle_Encoder_A__PRTDSI__OUT_SEL1, CYREG_PRT0_OUT_SEL1
.set Handle_Encoder_A__PRTDSI__SYNC_OUT, CYREG_PRT0_SYNC_OUT
.set Handle_Encoder_A__PS, CYREG_PRT0_PS
.set Handle_Encoder_A__SHIFT, 7
.set Handle_Encoder_A__SLW, CYREG_PRT0_SLW
.set Handle_Encoder_B__0__INTTYPE, CYREG_PICU0_INTTYPE6
.set Handle_Encoder_B__0__MASK, 0x40
.set Handle_Encoder_B__0__PC, CYREG_PRT0_PC6
.set Handle_Encoder_B__0__PORT, 0
.set Handle_Encoder_B__0__SHIFT, 6
.set Handle_Encoder_B__AG, CYREG_PRT0_AG
.set Handle_Encoder_B__AMUX, CYREG_PRT0_AMUX
.set Handle_Encoder_B__BIE, CYREG_PRT0_BIE
.set Handle_Encoder_B__BIT_MASK, CYREG_PRT0_BIT_MASK
.set Handle_Encoder_B__BYP, CYREG_PRT0_BYP
.set Handle_Encoder_B__CTL, CYREG_PRT0_CTL
.set Handle_Encoder_B__DM0, CYREG_PRT0_DM0
.set Handle_Encoder_B__DM1, CYREG_PRT0_DM1
.set Handle_Encoder_B__DM2, CYREG_PRT0_DM2
.set Handle_Encoder_B__DR, CYREG_PRT0_DR
.set Handle_Encoder_B__INP_DIS, CYREG_PRT0_INP_DIS
.set Handle_Encoder_B__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU0_BASE
.set Handle_Encoder_B__LCD_COM_SEG, CYREG_PRT0_LCD_COM_SEG
.set Handle_Encoder_B__LCD_EN, CYREG_PRT0_LCD_EN
.set Handle_Encoder_B__MASK, 0x40
.set Handle_Encoder_B__PORT, 0
.set Handle_Encoder_B__PRT, CYREG_PRT0_PRT
.set Handle_Encoder_B__PRTDSI__CAPS_SEL, CYREG_PRT0_CAPS_SEL
.set Handle_Encoder_B__PRTDSI__DBL_SYNC_IN, CYREG_PRT0_DBL_SYNC_IN
.set Handle_Encoder_B__PRTDSI__OE_SEL0, CYREG_PRT0_OE_SEL0
.set Handle_Encoder_B__PRTDSI__OE_SEL1, CYREG_PRT0_OE_SEL1
.set Handle_Encoder_B__PRTDSI__OUT_SEL0, CYREG_PRT0_OUT_SEL0
.set Handle_Encoder_B__PRTDSI__OUT_SEL1, CYREG_PRT0_OUT_SEL1
.set Handle_Encoder_B__PRTDSI__SYNC_OUT, CYREG_PRT0_SYNC_OUT
.set Handle_Encoder_B__PS, CYREG_PRT0_PS
.set Handle_Encoder_B__SHIFT, 6
.set Handle_Encoder_B__SLW, CYREG_PRT0_SLW
.set Handle_Encoder_bQuadDec_Stsreg__0__MASK, 0x01
.set Handle_Encoder_bQuadDec_Stsreg__0__POS, 0
.set Handle_Encoder_bQuadDec_Stsreg__1__MASK, 0x02
.set Handle_Encoder_bQuadDec_Stsreg__1__POS, 1
.set Handle_Encoder_bQuadDec_Stsreg__16BIT_STATUS_AUX_CTL_REG, CYREG_B0_UDB07_08_ACTL
.set Handle_Encoder_bQuadDec_Stsreg__16BIT_STATUS_REG, CYREG_B0_UDB07_08_ST
.set Handle_Encoder_bQuadDec_Stsreg__2__MASK, 0x04
.set Handle_Encoder_bQuadDec_Stsreg__2__POS, 2
.set Handle_Encoder_bQuadDec_Stsreg__3__MASK, 0x08
.set Handle_Encoder_bQuadDec_Stsreg__3__POS, 3
.set Handle_Encoder_bQuadDec_Stsreg__MASK, 0x0F
.set Handle_Encoder_bQuadDec_Stsreg__MASK_REG, CYREG_B0_UDB07_MSK
.set Handle_Encoder_bQuadDec_Stsreg__STATUS_AUX_CTL_REG, CYREG_B0_UDB07_ACTL
.set Handle_Encoder_bQuadDec_Stsreg__STATUS_REG, CYREG_B0_UDB07_ST
.set Handle_Encoder_Cnt16_CounterUDB_sC16_counterdp_u0__16BIT_A0_REG, CYREG_B1_UDB06_07_A0
.set Handle_Encoder_Cnt16_CounterUDB_sC16_counterdp_u0__16BIT_A1_REG, CYREG_B1_UDB06_07_A1
.set Handle_Encoder_Cnt16_CounterUDB_sC16_counterdp_u0__16BIT_D0_REG, CYREG_B1_UDB06_07_D0
.set Handle_Encoder_Cnt16_CounterUDB_sC16_counterdp_u0__16BIT_D1_REG, CYREG_B1_UDB06_07_D1
.set Handle_Encoder_Cnt16_CounterUDB_sC16_counterdp_u0__16BIT_DP_AUX_CTL_REG, CYREG_B1_UDB06_07_ACTL
.set Handle_Encoder_Cnt16_CounterUDB_sC16_counterdp_u0__16BIT_F0_REG, CYREG_B1_UDB06_07_F0
.set Handle_Encoder_Cnt16_CounterUDB_sC16_counterdp_u0__16BIT_F1_REG, CYREG_B1_UDB06_07_F1
.set Handle_Encoder_Cnt16_CounterUDB_sC16_counterdp_u0__A0_A1_REG, CYREG_B1_UDB06_A0_A1
.set Handle_Encoder_Cnt16_CounterUDB_sC16_counterdp_u0__A0_REG, CYREG_B1_UDB06_A0
.set Handle_Encoder_Cnt16_CounterUDB_sC16_counterdp_u0__A1_REG, CYREG_B1_UDB06_A1
.set Handle_Encoder_Cnt16_CounterUDB_sC16_counterdp_u0__D0_D1_REG, CYREG_B1_UDB06_D0_D1
.set Handle_Encoder_Cnt16_CounterUDB_sC16_counterdp_u0__D0_REG, CYREG_B1_UDB06_D0
.set Handle_Encoder_Cnt16_CounterUDB_sC16_counterdp_u0__D1_REG, CYREG_B1_UDB06_D1
.set Handle_Encoder_Cnt16_CounterUDB_sC16_counterdp_u0__DP_AUX_CTL_REG, CYREG_B1_UDB06_ACTL
.set Handle_Encoder_Cnt16_CounterUDB_sC16_counterdp_u0__F0_F1_REG, CYREG_B1_UDB06_F0_F1
.set Handle_Encoder_Cnt16_CounterUDB_sC16_counterdp_u0__F0_REG, CYREG_B1_UDB06_F0
.set Handle_Encoder_Cnt16_CounterUDB_sC16_counterdp_u0__F1_REG, CYREG_B1_UDB06_F1
.set Handle_Encoder_Cnt16_CounterUDB_sC16_counterdp_u1__16BIT_A0_REG, CYREG_B1_UDB07_08_A0
.set Handle_Encoder_Cnt16_CounterUDB_sC16_counterdp_u1__16BIT_A1_REG, CYREG_B1_UDB07_08_A1
.set Handle_Encoder_Cnt16_CounterUDB_sC16_counterdp_u1__16BIT_D0_REG, CYREG_B1_UDB07_08_D0
.set Handle_Encoder_Cnt16_CounterUDB_sC16_counterdp_u1__16BIT_D1_REG, CYREG_B1_UDB07_08_D1
.set Handle_Encoder_Cnt16_CounterUDB_sC16_counterdp_u1__16BIT_DP_AUX_CTL_REG, CYREG_B1_UDB07_08_ACTL
.set Handle_Encoder_Cnt16_CounterUDB_sC16_counterdp_u1__16BIT_F0_REG, CYREG_B1_UDB07_08_F0
.set Handle_Encoder_Cnt16_CounterUDB_sC16_counterdp_u1__16BIT_F1_REG, CYREG_B1_UDB07_08_F1
.set Handle_Encoder_Cnt16_CounterUDB_sC16_counterdp_u1__A0_A1_REG, CYREG_B1_UDB07_A0_A1
.set Handle_Encoder_Cnt16_CounterUDB_sC16_counterdp_u1__A0_REG, CYREG_B1_UDB07_A0
.set Handle_Encoder_Cnt16_CounterUDB_sC16_counterdp_u1__A1_REG, CYREG_B1_UDB07_A1
.set Handle_Encoder_Cnt16_CounterUDB_sC16_counterdp_u1__D0_D1_REG, CYREG_B1_UDB07_D0_D1
.set Handle_Encoder_Cnt16_CounterUDB_sC16_counterdp_u1__D0_REG, CYREG_B1_UDB07_D0
.set Handle_Encoder_Cnt16_CounterUDB_sC16_counterdp_u1__D1_REG, CYREG_B1_UDB07_D1
.set Handle_Encoder_Cnt16_CounterUDB_sC16_counterdp_u1__DP_AUX_CTL_REG, CYREG_B1_UDB07_ACTL
.set Handle_Encoder_Cnt16_CounterUDB_sC16_counterdp_u1__F0_F1_REG, CYREG_B1_UDB07_F0_F1
.set Handle_Encoder_Cnt16_CounterUDB_sC16_counterdp_u1__F0_REG, CYREG_B1_UDB07_F0
.set Handle_Encoder_Cnt16_CounterUDB_sC16_counterdp_u1__F1_REG, CYREG_B1_UDB07_F1
.set Handle_Encoder_Cnt16_CounterUDB_sCTRLReg_ctrlreg__16BIT_CONTROL_AUX_CTL_REG, CYREG_B0_UDB02_03_ACTL
.set Handle_Encoder_Cnt16_CounterUDB_sCTRLReg_ctrlreg__16BIT_CONTROL_CONTROL_REG, CYREG_B0_UDB02_03_CTL
.set Handle_Encoder_Cnt16_CounterUDB_sCTRLReg_ctrlreg__16BIT_CONTROL_COUNT_REG, CYREG_B0_UDB02_03_CTL
.set Handle_Encoder_Cnt16_CounterUDB_sCTRLReg_ctrlreg__16BIT_COUNT_CONTROL_REG, CYREG_B0_UDB02_03_CTL
.set Handle_Encoder_Cnt16_CounterUDB_sCTRLReg_ctrlreg__16BIT_COUNT_COUNT_REG, CYREG_B0_UDB02_03_CTL
.set Handle_Encoder_Cnt16_CounterUDB_sCTRLReg_ctrlreg__16BIT_MASK_MASK_REG, CYREG_B0_UDB02_03_MSK
.set Handle_Encoder_Cnt16_CounterUDB_sCTRLReg_ctrlreg__16BIT_MASK_PERIOD_REG, CYREG_B0_UDB02_03_MSK
.set Handle_Encoder_Cnt16_CounterUDB_sCTRLReg_ctrlreg__16BIT_PERIOD_MASK_REG, CYREG_B0_UDB02_03_MSK
.set Handle_Encoder_Cnt16_CounterUDB_sCTRLReg_ctrlreg__16BIT_PERIOD_PERIOD_REG, CYREG_B0_UDB02_03_MSK
.set Handle_Encoder_Cnt16_CounterUDB_sCTRLReg_ctrlreg__7__MASK, 0x80
.set Handle_Encoder_Cnt16_CounterUDB_sCTRLReg_ctrlreg__7__POS, 7
.set Handle_Encoder_Cnt16_CounterUDB_sCTRLReg_ctrlreg__CONTROL_AUX_CTL_REG, CYREG_B0_UDB02_ACTL
.set Handle_Encoder_Cnt16_CounterUDB_sCTRLReg_ctrlreg__CONTROL_REG, CYREG_B0_UDB02_CTL
.set Handle_Encoder_Cnt16_CounterUDB_sCTRLReg_ctrlreg__CONTROL_ST_REG, CYREG_B0_UDB02_ST_CTL
.set Handle_Encoder_Cnt16_CounterUDB_sCTRLReg_ctrlreg__COUNT_REG, CYREG_B0_UDB02_CTL
.set Handle_Encoder_Cnt16_CounterUDB_sCTRLReg_ctrlreg__COUNT_ST_REG, CYREG_B0_UDB02_ST_CTL
.set Handle_Encoder_Cnt16_CounterUDB_sCTRLReg_ctrlreg__MASK, 0x80
.set Handle_Encoder_Cnt16_CounterUDB_sCTRLReg_ctrlreg__MASK_CTL_AUX_CTL_REG, CYREG_B0_UDB02_MSK_ACTL
.set Handle_Encoder_Cnt16_CounterUDB_sCTRLReg_ctrlreg__PER_CTL_AUX_CTL_REG, CYREG_B0_UDB02_MSK_ACTL
.set Handle_Encoder_Cnt16_CounterUDB_sCTRLReg_ctrlreg__PERIOD_REG, CYREG_B0_UDB02_MSK
.set Handle_Encoder_Cnt16_CounterUDB_sSTSReg_stsreg__0__MASK, 0x01
.set Handle_Encoder_Cnt16_CounterUDB_sSTSReg_stsreg__0__POS, 0
.set Handle_Encoder_Cnt16_CounterUDB_sSTSReg_stsreg__1__MASK, 0x02
.set Handle_Encoder_Cnt16_CounterUDB_sSTSReg_stsreg__1__POS, 1
.set Handle_Encoder_Cnt16_CounterUDB_sSTSReg_stsreg__16BIT_STATUS_AUX_CTL_REG, CYREG_B0_UDB04_05_ACTL
.set Handle_Encoder_Cnt16_CounterUDB_sSTSReg_stsreg__16BIT_STATUS_REG, CYREG_B0_UDB04_05_ST
.set Handle_Encoder_Cnt16_CounterUDB_sSTSReg_stsreg__2__MASK, 0x04
.set Handle_Encoder_Cnt16_CounterUDB_sSTSReg_stsreg__2__POS, 2
.set Handle_Encoder_Cnt16_CounterUDB_sSTSReg_stsreg__3__MASK, 0x08
.set Handle_Encoder_Cnt16_CounterUDB_sSTSReg_stsreg__3__POS, 3
.set Handle_Encoder_Cnt16_CounterUDB_sSTSReg_stsreg__5__MASK, 0x20
.set Handle_Encoder_Cnt16_CounterUDB_sSTSReg_stsreg__5__POS, 5
.set Handle_Encoder_Cnt16_CounterUDB_sSTSReg_stsreg__6__MASK, 0x40
.set Handle_Encoder_Cnt16_CounterUDB_sSTSReg_stsreg__6__POS, 6
.set Handle_Encoder_Cnt16_CounterUDB_sSTSReg_stsreg__MASK, 0x6F
.set Handle_Encoder_Cnt16_CounterUDB_sSTSReg_stsreg__MASK_REG, CYREG_B0_UDB04_MSK
.set Handle_Encoder_Cnt16_CounterUDB_sSTSReg_stsreg__STATUS_AUX_CTL_REG, CYREG_B0_UDB04_ACTL
.set Handle_Encoder_Cnt16_CounterUDB_sSTSReg_stsreg__STATUS_REG, CYREG_B0_UDB04_ST

/* Opamp_Throttle */
.set Opamp_Throttle_ABuf__CR, CYREG_OPAMP3_CR
.set Opamp_Throttle_ABuf__MX, CYREG_OPAMP3_MX
.set Opamp_Throttle_ABuf__NPUMP_OPAMP_TR0, CYREG_NPUMP_OPAMP_TR0
.set Opamp_Throttle_ABuf__PM_ACT_CFG, CYREG_PM_ACT_CFG4
.set Opamp_Throttle_ABuf__PM_ACT_MSK, 0x08
.set Opamp_Throttle_ABuf__PM_STBY_CFG, CYREG_PM_STBY_CFG4
.set Opamp_Throttle_ABuf__PM_STBY_MSK, 0x08
.set Opamp_Throttle_ABuf__RSVD, CYREG_OPAMP3_RSVD
.set Opamp_Throttle_ABuf__SW, CYREG_OPAMP3_SW
.set Opamp_Throttle_ABuf__TR0, CYREG_OPAMP3_TR0
.set Opamp_Throttle_ABuf__TR1, CYREG_OPAMP3_TR1

/* SBUS_Interrupt */
.set SBUS_Interrupt__INTC_CLR_EN_REG, CYREG_NVIC_CLRENA0
.set SBUS_Interrupt__INTC_CLR_PD_REG, CYREG_NVIC_CLRPEND0
.set SBUS_Interrupt__INTC_MASK, 0x10
.set SBUS_Interrupt__INTC_NUMBER, 4
.set SBUS_Interrupt__INTC_PRIOR_NUM, 7
.set SBUS_Interrupt__INTC_PRIOR_REG, CYREG_NVIC_PRI_4
.set SBUS_Interrupt__INTC_SET_EN_REG, CYREG_NVIC_SETENA0
.set SBUS_Interrupt__INTC_SET_PD_REG, CYREG_NVIC_SETPEND0

/* Steering_Timer */
.set Steering_Timer_TimerHW__CAP0, CYREG_TMR1_CAP0
.set Steering_Timer_TimerHW__CAP1, CYREG_TMR1_CAP1
.set Steering_Timer_TimerHW__CFG0, CYREG_TMR1_CFG0
.set Steering_Timer_TimerHW__CFG1, CYREG_TMR1_CFG1
.set Steering_Timer_TimerHW__CFG2, CYREG_TMR1_CFG2
.set Steering_Timer_TimerHW__CNT_CMP0, CYREG_TMR1_CNT_CMP0
.set Steering_Timer_TimerHW__CNT_CMP1, CYREG_TMR1_CNT_CMP1
.set Steering_Timer_TimerHW__PER0, CYREG_TMR1_PER0
.set Steering_Timer_TimerHW__PER1, CYREG_TMR1_PER1
.set Steering_Timer_TimerHW__PM_ACT_CFG, CYREG_PM_ACT_CFG3
.set Steering_Timer_TimerHW__PM_ACT_MSK, 0x02
.set Steering_Timer_TimerHW__PM_STBY_CFG, CYREG_PM_STBY_CFG3
.set Steering_Timer_TimerHW__PM_STBY_MSK, 0x02
.set Steering_Timer_TimerHW__RT0, CYREG_TMR1_RT0
.set Steering_Timer_TimerHW__RT1, CYREG_TMR1_RT1
.set Steering_Timer_TimerHW__SR0, CYREG_TMR1_SR0

/* Motor_Encoder_A */
.set Motor_Encoder_A__0__INTTYPE, CYREG_PICU0_INTTYPE5
.set Motor_Encoder_A__0__MASK, 0x20
.set Motor_Encoder_A__0__PC, CYREG_PRT0_PC5
.set Motor_Encoder_A__0__PORT, 0
.set Motor_Encoder_A__0__SHIFT, 5
.set Motor_Encoder_A__AG, CYREG_PRT0_AG
.set Motor_Encoder_A__AMUX, CYREG_PRT0_AMUX
.set Motor_Encoder_A__BIE, CYREG_PRT0_BIE
.set Motor_Encoder_A__BIT_MASK, CYREG_PRT0_BIT_MASK
.set Motor_Encoder_A__BYP, CYREG_PRT0_BYP
.set Motor_Encoder_A__CTL, CYREG_PRT0_CTL
.set Motor_Encoder_A__DM0, CYREG_PRT0_DM0
.set Motor_Encoder_A__DM1, CYREG_PRT0_DM1
.set Motor_Encoder_A__DM2, CYREG_PRT0_DM2
.set Motor_Encoder_A__DR, CYREG_PRT0_DR
.set Motor_Encoder_A__INP_DIS, CYREG_PRT0_INP_DIS
.set Motor_Encoder_A__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU0_BASE
.set Motor_Encoder_A__LCD_COM_SEG, CYREG_PRT0_LCD_COM_SEG
.set Motor_Encoder_A__LCD_EN, CYREG_PRT0_LCD_EN
.set Motor_Encoder_A__MASK, 0x20
.set Motor_Encoder_A__PORT, 0
.set Motor_Encoder_A__PRT, CYREG_PRT0_PRT
.set Motor_Encoder_A__PRTDSI__CAPS_SEL, CYREG_PRT0_CAPS_SEL
.set Motor_Encoder_A__PRTDSI__DBL_SYNC_IN, CYREG_PRT0_DBL_SYNC_IN
.set Motor_Encoder_A__PRTDSI__OE_SEL0, CYREG_PRT0_OE_SEL0
.set Motor_Encoder_A__PRTDSI__OE_SEL1, CYREG_PRT0_OE_SEL1
.set Motor_Encoder_A__PRTDSI__OUT_SEL0, CYREG_PRT0_OUT_SEL0
.set Motor_Encoder_A__PRTDSI__OUT_SEL1, CYREG_PRT0_OUT_SEL1
.set Motor_Encoder_A__PRTDSI__SYNC_OUT, CYREG_PRT0_SYNC_OUT
.set Motor_Encoder_A__PS, CYREG_PRT0_PS
.set Motor_Encoder_A__SHIFT, 5
.set Motor_Encoder_A__SLW, CYREG_PRT0_SLW

/* Motor_Encoder_B */
.set Motor_Encoder_B__0__INTTYPE, CYREG_PICU0_INTTYPE4
.set Motor_Encoder_B__0__MASK, 0x10
.set Motor_Encoder_B__0__PC, CYREG_PRT0_PC4
.set Motor_Encoder_B__0__PORT, 0
.set Motor_Encoder_B__0__SHIFT, 4
.set Motor_Encoder_B__AG, CYREG_PRT0_AG
.set Motor_Encoder_B__AMUX, CYREG_PRT0_AMUX
.set Motor_Encoder_B__BIE, CYREG_PRT0_BIE
.set Motor_Encoder_B__BIT_MASK, CYREG_PRT0_BIT_MASK
.set Motor_Encoder_B__BYP, CYREG_PRT0_BYP
.set Motor_Encoder_B__CTL, CYREG_PRT0_CTL
.set Motor_Encoder_B__DM0, CYREG_PRT0_DM0
.set Motor_Encoder_B__DM1, CYREG_PRT0_DM1
.set Motor_Encoder_B__DM2, CYREG_PRT0_DM2
.set Motor_Encoder_B__DR, CYREG_PRT0_DR
.set Motor_Encoder_B__INP_DIS, CYREG_PRT0_INP_DIS
.set Motor_Encoder_B__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU0_BASE
.set Motor_Encoder_B__LCD_COM_SEG, CYREG_PRT0_LCD_COM_SEG
.set Motor_Encoder_B__LCD_EN, CYREG_PRT0_LCD_EN
.set Motor_Encoder_B__MASK, 0x10
.set Motor_Encoder_B__PORT, 0
.set Motor_Encoder_B__PRT, CYREG_PRT0_PRT
.set Motor_Encoder_B__PRTDSI__CAPS_SEL, CYREG_PRT0_CAPS_SEL
.set Motor_Encoder_B__PRTDSI__DBL_SYNC_IN, CYREG_PRT0_DBL_SYNC_IN
.set Motor_Encoder_B__PRTDSI__OE_SEL0, CYREG_PRT0_OE_SEL0
.set Motor_Encoder_B__PRTDSI__OE_SEL1, CYREG_PRT0_OE_SEL1
.set Motor_Encoder_B__PRTDSI__OUT_SEL0, CYREG_PRT0_OUT_SEL0
.set Motor_Encoder_B__PRTDSI__OUT_SEL1, CYREG_PRT0_OUT_SEL1
.set Motor_Encoder_B__PRTDSI__SYNC_OUT, CYREG_PRT0_SYNC_OUT
.set Motor_Encoder_B__PS, CYREG_PRT0_PS
.set Motor_Encoder_B__SHIFT, 4
.set Motor_Encoder_B__SLW, CYREG_PRT0_SLW

/* Timer_Interrupt */
.set Timer_Interrupt__INTC_CLR_EN_REG, CYREG_NVIC_CLRENA0
.set Timer_Interrupt__INTC_CLR_PD_REG, CYREG_NVIC_CLRPEND0
.set Timer_Interrupt__INTC_MASK, 0x20
.set Timer_Interrupt__INTC_NUMBER, 5
.set Timer_Interrupt__INTC_PRIOR_NUM, 7
.set Timer_Interrupt__INTC_PRIOR_REG, CYREG_NVIC_PRI_5
.set Timer_Interrupt__INTC_SET_EN_REG, CYREG_NVIC_SETENA0
.set Timer_Interrupt__INTC_SET_PD_REG, CYREG_NVIC_SETPEND0

/* Rpi_Tx_Interrupt */
.set Rpi_Tx_Interrupt__INTC_CLR_EN_REG, CYREG_NVIC_CLRENA0
.set Rpi_Tx_Interrupt__INTC_CLR_PD_REG, CYREG_NVIC_CLRPEND0
.set Rpi_Tx_Interrupt__INTC_MASK, 0x08
.set Rpi_Tx_Interrupt__INTC_NUMBER, 3
.set Rpi_Tx_Interrupt__INTC_PRIOR_NUM, 7
.set Rpi_Tx_Interrupt__INTC_PRIOR_REG, CYREG_NVIC_PRI_3
.set Rpi_Tx_Interrupt__INTC_SET_EN_REG, CYREG_NVIC_SETENA0
.set Rpi_Tx_Interrupt__INTC_SET_PD_REG, CYREG_NVIC_SETPEND0

/* Hall_Interrupt_Rear */
.set Hall_Interrupt_Rear__INTC_CLR_EN_REG, CYREG_NVIC_CLRENA0
.set Hall_Interrupt_Rear__INTC_CLR_PD_REG, CYREG_NVIC_CLRPEND0
.set Hall_Interrupt_Rear__INTC_MASK, 0x04
.set Hall_Interrupt_Rear__INTC_NUMBER, 2
.set Hall_Interrupt_Rear__INTC_PRIOR_NUM, 7
.set Hall_Interrupt_Rear__INTC_PRIOR_REG, CYREG_NVIC_PRI_2
.set Hall_Interrupt_Rear__INTC_SET_EN_REG, CYREG_NVIC_SETENA0
.set Hall_Interrupt_Rear__INTC_SET_PD_REG, CYREG_NVIC_SETPEND0

/* Hall_Interrupt_Front */
.set Hall_Interrupt_Front__INTC_CLR_EN_REG, CYREG_NVIC_CLRENA0
.set Hall_Interrupt_Front__INTC_CLR_PD_REG, CYREG_NVIC_CLRPEND0
.set Hall_Interrupt_Front__INTC_MASK, 0x02
.set Hall_Interrupt_Front__INTC_NUMBER, 1
.set Hall_Interrupt_Front__INTC_PRIOR_NUM, 7
.set Hall_Interrupt_Front__INTC_PRIOR_REG, CYREG_NVIC_PRI_1
.set Hall_Interrupt_Front__INTC_SET_EN_REG, CYREG_NVIC_SETENA0
.set Hall_Interrupt_Front__INTC_SET_PD_REG, CYREG_NVIC_SETPEND0

/* Control_Loop_Interrupt */
.set Control_Loop_Interrupt__INTC_CLR_EN_REG, CYREG_NVIC_CLRENA0
.set Control_Loop_Interrupt__INTC_CLR_PD_REG, CYREG_NVIC_CLRPEND0
.set Control_Loop_Interrupt__INTC_MASK, 0x40000
.set Control_Loop_Interrupt__INTC_NUMBER, 18
.set Control_Loop_Interrupt__INTC_PRIOR_NUM, 7
.set Control_Loop_Interrupt__INTC_PRIOR_REG, CYREG_NVIC_PRI_18
.set Control_Loop_Interrupt__INTC_SET_EN_REG, CYREG_NVIC_SETENA0
.set Control_Loop_Interrupt__INTC_SET_PD_REG, CYREG_NVIC_SETPEND0

/* Speed_Control_Interrupt */
.set Speed_Control_Interrupt__INTC_CLR_EN_REG, CYREG_NVIC_CLRENA0
.set Speed_Control_Interrupt__INTC_CLR_PD_REG, CYREG_NVIC_CLRPEND0
.set Speed_Control_Interrupt__INTC_MASK, 0x20000
.set Speed_Control_Interrupt__INTC_NUMBER, 17
.set Speed_Control_Interrupt__INTC_PRIOR_NUM, 7
.set Speed_Control_Interrupt__INTC_PRIOR_REG, CYREG_NVIC_PRI_17
.set Speed_Control_Interrupt__INTC_SET_EN_REG, CYREG_NVIC_SETENA0
.set Speed_Control_Interrupt__INTC_SET_PD_REG, CYREG_NVIC_SETPEND0

/* Miscellaneous */
.set BCLK__BUS_CLK__HZ, 48000000
.set BCLK__BUS_CLK__KHZ, 48000
.set BCLK__BUS_CLK__MHZ, 48
.set CYDEV_CHIP_DIE_LEOPARD, 1
.set CYDEV_CHIP_DIE_PSOC4A, 18
.set CYDEV_CHIP_DIE_PSOC5LP, 2
.set CYDEV_CHIP_DIE_PSOC5TM, 3
.set CYDEV_CHIP_DIE_TMA4, 4
.set CYDEV_CHIP_DIE_UNKNOWN, 0
.set CYDEV_CHIP_FAMILY_FM0P, 5
.set CYDEV_CHIP_FAMILY_FM3, 6
.set CYDEV_CHIP_FAMILY_FM4, 7
.set CYDEV_CHIP_FAMILY_PSOC3, 1
.set CYDEV_CHIP_FAMILY_PSOC4, 2
.set CYDEV_CHIP_FAMILY_PSOC5, 3
.set CYDEV_CHIP_FAMILY_PSOC6, 4
.set CYDEV_CHIP_FAMILY_UNKNOWN, 0
.set CYDEV_CHIP_FAMILY_USED, CYDEV_CHIP_FAMILY_PSOC5
.set CYDEV_CHIP_JTAG_ID, 0x2E161069
.set CYDEV_CHIP_MEMBER_3A, 1
.set CYDEV_CHIP_MEMBER_4A, 18
.set CYDEV_CHIP_MEMBER_4D, 13
.set CYDEV_CHIP_MEMBER_4E, 6
.set CYDEV_CHIP_MEMBER_4F, 19
.set CYDEV_CHIP_MEMBER_4G, 4
.set CYDEV_CHIP_MEMBER_4H, 17
.set CYDEV_CHIP_MEMBER_4I, 23
.set CYDEV_CHIP_MEMBER_4J, 14
.set CYDEV_CHIP_MEMBER_4K, 15
.set CYDEV_CHIP_MEMBER_4L, 22
.set CYDEV_CHIP_MEMBER_4M, 21
.set CYDEV_CHIP_MEMBER_4N, 10
.set CYDEV_CHIP_MEMBER_4O, 7
.set CYDEV_CHIP_MEMBER_4P, 20
.set CYDEV_CHIP_MEMBER_4Q, 12
.set CYDEV_CHIP_MEMBER_4R, 8
.set CYDEV_CHIP_MEMBER_4S, 11
.set CYDEV_CHIP_MEMBER_4T, 9
.set CYDEV_CHIP_MEMBER_4U, 5
.set CYDEV_CHIP_MEMBER_4V, 16
.set CYDEV_CHIP_MEMBER_5A, 3
.set CYDEV_CHIP_MEMBER_5B, 2
.set CYDEV_CHIP_MEMBER_6A, 24
.set CYDEV_CHIP_MEMBER_FM3, 28
.set CYDEV_CHIP_MEMBER_FM4, 29
.set CYDEV_CHIP_MEMBER_PDL_FM0P_TYPE1, 25
.set CYDEV_CHIP_MEMBER_PDL_FM0P_TYPE2, 26
.set CYDEV_CHIP_MEMBER_PDL_FM0P_TYPE3, 27
.set CYDEV_CHIP_MEMBER_UNKNOWN, 0
.set CYDEV_CHIP_MEMBER_USED, CYDEV_CHIP_MEMBER_5B
.set CYDEV_CHIP_DIE_EXPECT, CYDEV_CHIP_MEMBER_USED
.set CYDEV_CHIP_DIE_ACTUAL, CYDEV_CHIP_DIE_EXPECT
.set CYDEV_CHIP_REV_LEOPARD_ES1, 0
.set CYDEV_CHIP_REV_LEOPARD_ES2, 1
.set CYDEV_CHIP_REV_LEOPARD_ES3, 3
.set CYDEV_CHIP_REV_LEOPARD_PRODUCTION, 3
.set CYDEV_CHIP_REV_PSOC4A_ES0, 17
.set CYDEV_CHIP_REV_PSOC4A_PRODUCTION, 17
.set CYDEV_CHIP_REV_PSOC5LP_ES0, 0
.set CYDEV_CHIP_REV_PSOC5LP_PRODUCTION, 0
.set CYDEV_CHIP_REV_PSOC5TM_ES0, 0
.set CYDEV_CHIP_REV_PSOC5TM_ES1, 1
.set CYDEV_CHIP_REV_PSOC5TM_PRODUCTION, 1
.set CYDEV_CHIP_REV_TMA4_ES, 17
.set CYDEV_CHIP_REV_TMA4_ES2, 33
.set CYDEV_CHIP_REV_TMA4_PRODUCTION, 17
.set CYDEV_CHIP_REVISION_3A_ES1, 0
.set CYDEV_CHIP_REVISION_3A_ES2, 1
.set CYDEV_CHIP_REVISION_3A_ES3, 3
.set CYDEV_CHIP_REVISION_3A_PRODUCTION, 3
.set CYDEV_CHIP_REVISION_4A_ES0, 17
.set CYDEV_CHIP_REVISION_4A_PRODUCTION, 17
.set CYDEV_CHIP_REVISION_4D_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4E_CCG2_NO_USBPD, 0
.set CYDEV_CHIP_REVISION_4E_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4F_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4F_PRODUCTION_256DMA, 0
.set CYDEV_CHIP_REVISION_4F_PRODUCTION_256K, 0
.set CYDEV_CHIP_REVISION_4G_ES, 17
.set CYDEV_CHIP_REVISION_4G_ES2, 33
.set CYDEV_CHIP_REVISION_4G_PRODUCTION, 17
.set CYDEV_CHIP_REVISION_4H_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4I_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4J_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4K_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4L_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4M_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4N_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4O_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4P_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4Q_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4R_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4S_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4T_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4U_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4V_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_5A_ES0, 0
.set CYDEV_CHIP_REVISION_5A_ES1, 1
.set CYDEV_CHIP_REVISION_5A_PRODUCTION, 1
.set CYDEV_CHIP_REVISION_5B_ES0, 0
.set CYDEV_CHIP_REVISION_5B_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_6A_ES, 17
.set CYDEV_CHIP_REVISION_6A_NO_UDB, 33
.set CYDEV_CHIP_REVISION_6A_PRODUCTION, 33
.set CYDEV_CHIP_REVISION_FM3_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_FM4_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_PDL_FM0P_TYPE1_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_PDL_FM0P_TYPE2_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_PDL_FM0P_TYPE3_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_USED, CYDEV_CHIP_REVISION_5B_PRODUCTION
.set CYDEV_CHIP_REV_EXPECT, CYDEV_CHIP_REVISION_USED
.set CYDEV_CONFIG_FASTBOOT_ENABLED, 1
.set CYDEV_CONFIG_UNUSED_IO_AllowButWarn, 0
.set CYDEV_CONFIG_UNUSED_IO, CYDEV_CONFIG_UNUSED_IO_AllowButWarn
.set CYDEV_CONFIG_UNUSED_IO_AllowWithInfo, 1
.set CYDEV_CONFIG_UNUSED_IO_Disallowed, 2
.set CYDEV_CONFIGURATION_COMPRESSED, 1
.set CYDEV_CONFIGURATION_DMA, 0
.set CYDEV_CONFIGURATION_ECC, 1
.set CYDEV_CONFIGURATION_IMOENABLED, CYDEV_CONFIG_FASTBOOT_ENABLED
.set CYDEV_CONFIGURATION_MODE_COMPRESSED, 0
.set CYDEV_CONFIGURATION_MODE, CYDEV_CONFIGURATION_MODE_COMPRESSED
.set CYDEV_CONFIGURATION_MODE_DMA, 2
.set CYDEV_CONFIGURATION_MODE_UNCOMPRESSED, 1
.set CYDEV_DEBUG_ENABLE_MASK, 0x20
.set CYDEV_DEBUG_ENABLE_REGISTER, CYREG_MLOGIC_DEBUG
.set CYDEV_DEBUGGING_DPS_Disable, 3
.set CYDEV_DEBUGGING_DPS_JTAG_4, 1
.set CYDEV_DEBUGGING_DPS_JTAG_5, 0
.set CYDEV_DEBUGGING_DPS_SWD, 2
.set CYDEV_DEBUGGING_DPS_SWD_SWV, 6
.set CYDEV_DEBUGGING_DPS, CYDEV_DEBUGGING_DPS_SWD_SWV
.set CYDEV_DEBUGGING_ENABLE, 1
.set CYDEV_DEBUGGING_XRES, 0
.set CYDEV_DMA_CHANNELS_AVAILABLE, 24
.set CYDEV_ECC_ENABLE, 0
.set CYDEV_HEAP_SIZE, 0x80
.set CYDEV_INSTRUCT_CACHE_ENABLED, 1
.set CYDEV_INTR_RISING, 0x000000FF
.set CYDEV_IS_EXPORTING_CODE, 0
.set CYDEV_IS_IMPORTING_CODE, 0
.set CYDEV_PROJ_TYPE, 0
.set CYDEV_PROJ_TYPE_BOOTLOADER, 1
.set CYDEV_PROJ_TYPE_LAUNCHER, 5
.set CYDEV_PROJ_TYPE_LOADABLE, 2
.set CYDEV_PROJ_TYPE_LOADABLEANDBOOTLOADER, 4
.set CYDEV_PROJ_TYPE_MULTIAPPBOOTLOADER, 3
.set CYDEV_PROJ_TYPE_STANDARD, 0
.set CYDEV_PROTECTION_ENABLE, 0
.set CYDEV_STACK_SIZE, 0x0800
.set CYDEV_USB_CLK_OSC_LOCKING_ENABLED_AT_PWR_UP, 1
.set CYDEV_USE_BUNDLED_CMSIS, 1
.set CYDEV_VARIABLE_VDDA, 0
.set CYDEV_VDDA_MV, 5000
.set CYDEV_VDDD_MV, 5000
.set CYDEV_VDDIO0_MV, 5000
.set CYDEV_VDDIO1_MV, 5000
.set CYDEV_VDDIO2_MV, 5000
.set CYDEV_VDDIO3_MV, 5000
.set CYDEV_VIO0_MV, 5000
.set CYDEV_VIO1_MV, 5000
.set CYDEV_VIO2_MV, 5000
.set CYDEV_VIO3_MV, 5000
.set CYIPBLOCK_ARM_CM3_VERSION, 0
.set CYIPBLOCK_P3_ANAIF_VERSION, 0
.set CYIPBLOCK_P3_CAN_VERSION, 0
.set CYIPBLOCK_P3_CAPSENSE_VERSION, 0
.set CYIPBLOCK_P3_COMP_VERSION, 0
.set CYIPBLOCK_P3_DECIMATOR_VERSION, 0
.set CYIPBLOCK_P3_DFB_VERSION, 0
.set CYIPBLOCK_P3_DMA_VERSION, 0
.set CYIPBLOCK_P3_DRQ_VERSION, 0
.set CYIPBLOCK_P3_DSM_VERSION, 0
.set CYIPBLOCK_P3_EMIF_VERSION, 0
.set CYIPBLOCK_P3_I2C_VERSION, 0
.set CYIPBLOCK_P3_LCD_VERSION, 0
.set CYIPBLOCK_P3_LPF_VERSION, 0
.set CYIPBLOCK_P3_OPAMP_VERSION, 0
.set CYIPBLOCK_P3_PM_VERSION, 0
.set CYIPBLOCK_P3_SCCT_VERSION, 0
.set CYIPBLOCK_P3_TIMER_VERSION, 0
.set CYIPBLOCK_P3_USB_VERSION, 0
.set CYIPBLOCK_P3_VIDAC_VERSION, 0
.set CYIPBLOCK_P3_VREF_VERSION, 0
.set CYIPBLOCK_S8_GPIO_VERSION, 0
.set CYIPBLOCK_S8_IRQ_VERSION, 0
.set CYIPBLOCK_S8_SAR_VERSION, 0
.set CYIPBLOCK_S8_SIO_VERSION, 0
.set CYIPBLOCK_S8_UDB_VERSION, 0
.set DMA_CHANNELS_USED__MASK0, 0x00000000
.set CYDEV_BOOTLOADER_ENABLE, 0
.endif
