<oai_dc:dc xmlns:oai_dc="http://www.openarchives.org/OAI/2.0/oai_dc/" xmlns:dc="http://purl.org/dc/elements/1.1/" xmlns:xsi="http://www.w3.org/2001/XMLSchema-instance" xsi:schemaLocation="http://www.openarchives.org/OAI/2.0/oai_dc/ http://www.openarchives.org/OAI/2.0/oai_dc.xsd"><identifier>ir-10054-391</identifier><datestamp>2011-12-15T09:56:34Z</datestamp><dc:title>A new approach to the problem of PLA partitioning using the theory of the principal lattice of partitions of a submodular function</dc:title><dc:creator>ROY, SUBIR</dc:creator><dc:creator>NARAYANAN, H</dc:creator><dc:subject>vlsi</dc:subject><dc:subject>combinatorial circuit</dc:subject><dc:subject>graph theory</dc:subject><dc:subject>logic arrays</dc:subject><dc:subject>logic design</dc:subject><dc:description>An area efficient 2 level implementation of combinational logic can be achieved by partitioning the original PLA into several PLAs each of which interacts with the others weakly. A PLA implementing a sum of products logic functions can be modelled through a bipartite graph B G, which specifies the intersection of rows (minterms) with columns of the AND plane (primary inputs) and the OR plane (primary outputs) respectively. The authors show how to achieve a good PLA partition by using the principal lattice of partitions of the incidence function of BG</dc:description><dc:publisher>IEEE</dc:publisher><dc:date>2008-12-18T04:49:52Z</dc:date><dc:date>2011-11-27T18:18:08Z</dc:date><dc:date>2011-12-15T09:56:34Z</dc:date><dc:date>2008-12-18T04:49:52Z</dc:date><dc:date>2011-11-27T18:18:08Z</dc:date><dc:date>2011-12-15T09:56:34Z</dc:date><dc:date>1991</dc:date><dc:type>Article</dc:type><dc:identifier>Proceedings of the Fourth Annual IEEE International ASIC Conference and Exhibit, Rochester, New York, 23-27 September 1991, York, P2 - 4.1-P2 - 4.4.</dc:identifier><dc:identifier>0-7803-0101-3</dc:identifier><dc:identifier>10.1109/ASIC.1991.242957</dc:identifier><dc:identifier>http://hdl.handle.net/10054/391</dc:identifier><dc:identifier>http://dspace.library.iitb.ac.in/xmlui/handle/10054/391</dc:identifier><dc:language>en</dc:language></oai_dc:dc>