Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2022.2 (win64) Build 3671981 Fri Oct 14 05:00:03 MDT 2022
| Date         : Mon Oct  7 16:19:51 2024
| Host         : ECEB-3022-16 running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file processor_top_timing_summary_routed.rpt -pb processor_top_timing_summary_routed.pb -rpx processor_top_timing_summary_routed.rpx -warn_on_violation
| Design       : processor_top
| Device       : 7s50-csga324
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity  Description                    Violations  
---------  --------  -----------------------------  ----------  
TIMING-18  Warning   Missing input or output delay  59          

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (19)
6. checking no_output_delay (38)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (19)
-------------------------------
 There are 19 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (38)
--------------------------------
 There are 38 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      0.416        0.000                      0                  788        0.136        0.000                      0                  788        3.750        0.000                       0                   268  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock  Waveform(ns)       Period(ns)      Frequency(MHz)
-----  ------------       ----------      --------------
clk    {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk                 0.416        0.000                      0                  788        0.136        0.000                      0                  788        3.750        0.000                       0                   268  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)        clk                         
(none)                      clk           


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk
  To Clock:  clk

Setup :            0  Failing Endpoints,  Worst Slack        0.416ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.136ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.750ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.416ns  (required time - arrival time)
  Source:                 slc3/cpu/cpu_control/FSM_sequential_state_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            slc3/cpu/nzp_logic/reg_z/data_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        9.537ns  (logic 2.873ns (30.126%)  route 6.664ns (69.874%))
  Logic Levels:           10  (CARRY4=2 LUT3=2 LUT5=2 LUT6=3 RAMD32=1)
  Clock Path Skew:        -0.044ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.819ns = ( 14.819 - 10.000 ) 
    Source Clock Delay      (SCD):    5.120ns
    Clock Pessimism Removal (CPR):    0.257ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         1.440     1.440 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.412    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.508 r  clk_IBUF_BUFG_inst/O
                         net (fo=267, routed)         1.612     5.120    slc3/cpu/cpu_control/clk_IBUF_BUFG
    SLICE_X4Y81          FDRE                                         r  slc3/cpu/cpu_control/FSM_sequential_state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y81          FDRE (Prop_fdre_C_Q)         0.456     5.576 r  slc3/cpu/cpu_control/FSM_sequential_state_reg[2]/Q
                         net (fo=50, routed)          0.891     6.467    slc3/cpu/cpu_control/FSM_sequential_state_reg[4]_1[2]
    SLICE_X3Y80          LUT5 (Prop_lut5_I2_O)        0.124     6.591 r  slc3/cpu/cpu_control/regfile_reg_r1_0_7_0_5_i_26/O
                         net (fo=3, routed)           0.747     7.338    slc3/cpu/ir_reg/regfile_reg_r1_0_7_0_5
    SLICE_X5Y80          LUT3 (Prop_lut3_I1_O)        0.124     7.462 r  slc3/cpu/ir_reg/regfile_reg_r1_0_7_0_5_i_8/O
                         net (fo=18, routed)          0.864     8.325    slc3/cpu/registerFile/regfile_reg_r1_0_7_6_11/ADDRB2
    SLICE_X6Y77          RAMD32 (Prop_ramd32_RADR2_O)
                                                      0.150     8.475 r  slc3/cpu/registerFile/regfile_reg_r1_0_7_6_11/RAMB/O
                         net (fo=5, routed)           0.862     9.337    slc3/cpu/pc_reg/sr1_out[2]
    SLICE_X4Y75          LUT3 (Prop_lut3_I2_O)        0.377     9.714 r  slc3/cpu/pc_reg/alu1_out_carry__1_i_3/O
                         net (fo=1, routed)           0.480    10.194    slc3/cpu/addr1out[8]
    SLICE_X7Y78          CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.729    10.923 r  slc3/cpu/alu1_out_carry__1/CO[3]
                         net (fo=1, routed)           0.000    10.923    slc3/cpu/alu1_out_carry__1_n_0
    SLICE_X7Y79          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    11.162 f  slc3/cpu/alu1_out_carry__2/O[2]
                         net (fo=2, routed)           0.650    11.812    slc3/cpu/busMUX/alu1_out[14]
    SLICE_X9Y79          LUT6 (Prop_lut6_I0_O)        0.302    12.114 f  slc3/cpu/busMUX/regfile_reg_r1_0_7_12_15_i_9/O
                         net (fo=1, routed)           0.433    12.548    slc3/cpu/busMUX/regfile_reg_r1_0_7_12_15_i_9_n_0
    SLICE_X9Y79          LUT5 (Prop_lut5_I4_O)        0.124    12.672 f  slc3/cpu/busMUX/regfile_reg_r1_0_7_12_15_i_4/O
                         net (fo=7, routed)           1.125    13.797    slc3/cpu/cpu_control/databus[14]
    SLICE_X4Y75          LUT6 (Prop_lut6_I4_O)        0.124    13.921 f  slc3/cpu/cpu_control/data_q[0]_i_5/O
                         net (fo=2, routed)           0.612    14.533    slc3/cpu/cpu_control/data_q[0]_i_5_n_0
    SLICE_X4Y74          LUT6 (Prop_lut6_I3_O)        0.124    14.657 r  slc3/cpu/cpu_control/data_q[0]_i_1__1/O
                         net (fo=1, routed)           0.000    14.657    slc3/cpu/nzp_logic/reg_z/data_q_reg[0]_1
    SLICE_X4Y74          FDRE                                         r  slc3/cpu/nzp_logic/reg_z/data_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    N15                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         1.370    11.370 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.238    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.329 r  clk_IBUF_BUFG_inst/O
                         net (fo=267, routed)         1.490    14.819    slc3/cpu/nzp_logic/reg_z/clk_IBUF_BUFG
    SLICE_X4Y74          FDRE                                         r  slc3/cpu/nzp_logic/reg_z/data_q_reg[0]/C
                         clock pessimism              0.257    15.076    
                         clock uncertainty           -0.035    15.040    
    SLICE_X4Y74          FDRE (Setup_fdre_C_D)        0.032    15.072    slc3/cpu/nzp_logic/reg_z/data_q_reg[0]
  -------------------------------------------------------------------
                         required time                         15.072    
                         arrival time                         -14.657    
  -------------------------------------------------------------------
                         slack                                  0.416    

Slack (MET) :             0.750ns  (required time - arrival time)
  Source:                 slc3/cpu/cpu_control/FSM_sequential_state_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            slc3/cpu/nzp_logic/reg_p/data_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        9.215ns  (logic 2.873ns (31.177%)  route 6.342ns (68.823%))
  Logic Levels:           10  (CARRY4=2 LUT3=2 LUT5=2 LUT6=3 RAMD32=1)
  Clock Path Skew:        -0.031ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.819ns = ( 14.819 - 10.000 ) 
    Source Clock Delay      (SCD):    5.120ns
    Clock Pessimism Removal (CPR):    0.270ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         1.440     1.440 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.412    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.508 r  clk_IBUF_BUFG_inst/O
                         net (fo=267, routed)         1.612     5.120    slc3/cpu/cpu_control/clk_IBUF_BUFG
    SLICE_X4Y81          FDRE                                         r  slc3/cpu/cpu_control/FSM_sequential_state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y81          FDRE (Prop_fdre_C_Q)         0.456     5.576 r  slc3/cpu/cpu_control/FSM_sequential_state_reg[2]/Q
                         net (fo=50, routed)          0.891     6.467    slc3/cpu/cpu_control/FSM_sequential_state_reg[4]_1[2]
    SLICE_X3Y80          LUT5 (Prop_lut5_I2_O)        0.124     6.591 r  slc3/cpu/cpu_control/regfile_reg_r1_0_7_0_5_i_26/O
                         net (fo=3, routed)           0.747     7.338    slc3/cpu/ir_reg/regfile_reg_r1_0_7_0_5
    SLICE_X5Y80          LUT3 (Prop_lut3_I1_O)        0.124     7.462 r  slc3/cpu/ir_reg/regfile_reg_r1_0_7_0_5_i_8/O
                         net (fo=18, routed)          0.864     8.325    slc3/cpu/registerFile/regfile_reg_r1_0_7_6_11/ADDRB2
    SLICE_X6Y77          RAMD32 (Prop_ramd32_RADR2_O)
                                                      0.150     8.475 r  slc3/cpu/registerFile/regfile_reg_r1_0_7_6_11/RAMB/O
                         net (fo=5, routed)           0.862     9.337    slc3/cpu/pc_reg/sr1_out[2]
    SLICE_X4Y75          LUT3 (Prop_lut3_I2_O)        0.377     9.714 r  slc3/cpu/pc_reg/alu1_out_carry__1_i_3/O
                         net (fo=1, routed)           0.480    10.194    slc3/cpu/addr1out[8]
    SLICE_X7Y78          CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.729    10.923 r  slc3/cpu/alu1_out_carry__1/CO[3]
                         net (fo=1, routed)           0.000    10.923    slc3/cpu/alu1_out_carry__1_n_0
    SLICE_X7Y79          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    11.162 r  slc3/cpu/alu1_out_carry__2/O[2]
                         net (fo=2, routed)           0.650    11.812    slc3/cpu/busMUX/alu1_out[14]
    SLICE_X9Y79          LUT6 (Prop_lut6_I0_O)        0.302    12.114 r  slc3/cpu/busMUX/regfile_reg_r1_0_7_12_15_i_9/O
                         net (fo=1, routed)           0.433    12.548    slc3/cpu/busMUX/regfile_reg_r1_0_7_12_15_i_9_n_0
    SLICE_X9Y79          LUT5 (Prop_lut5_I4_O)        0.124    12.672 r  slc3/cpu/busMUX/regfile_reg_r1_0_7_12_15_i_4/O
                         net (fo=7, routed)           1.125    13.797    slc3/cpu/cpu_control/databus[14]
    SLICE_X4Y75          LUT6 (Prop_lut6_I4_O)        0.124    13.921 r  slc3/cpu/cpu_control/data_q[0]_i_5/O
                         net (fo=2, routed)           0.290    14.211    slc3/cpu/cpu_control/data_q[0]_i_5_n_0
    SLICE_X4Y75          LUT6 (Prop_lut6_I0_O)        0.124    14.335 r  slc3/cpu/cpu_control/data_q[0]_i_1__2/O
                         net (fo=1, routed)           0.000    14.335    slc3/cpu/nzp_logic/reg_p/data_q_reg[0]_0
    SLICE_X4Y75          FDRE                                         r  slc3/cpu/nzp_logic/reg_p/data_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    N15                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         1.370    11.370 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.238    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.329 r  clk_IBUF_BUFG_inst/O
                         net (fo=267, routed)         1.490    14.819    slc3/cpu/nzp_logic/reg_p/clk_IBUF_BUFG
    SLICE_X4Y75          FDRE                                         r  slc3/cpu/nzp_logic/reg_p/data_q_reg[0]/C
                         clock pessimism              0.270    15.089    
                         clock uncertainty           -0.035    15.053    
    SLICE_X4Y75          FDRE (Setup_fdre_C_D)        0.031    15.084    slc3/cpu/nzp_logic/reg_p/data_q_reg[0]
  -------------------------------------------------------------------
                         required time                         15.084    
                         arrival time                         -14.335    
  -------------------------------------------------------------------
                         slack                                  0.750    

Slack (MET) :             1.138ns  (required time - arrival time)
  Source:                 slc3/cpu/cpu_control/FSM_sequential_state_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            slc3/cpu/MAR/data_q_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        8.659ns  (logic 2.703ns (31.217%)  route 5.956ns (68.783%))
  Logic Levels:           8  (CARRY4=2 LUT3=2 LUT5=2 LUT6=1 RAMD32=1)
  Clock Path Skew:        -0.109ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.754ns = ( 14.754 - 10.000 ) 
    Source Clock Delay      (SCD):    5.120ns
    Clock Pessimism Removal (CPR):    0.257ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         1.440     1.440 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.412    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.508 r  clk_IBUF_BUFG_inst/O
                         net (fo=267, routed)         1.612     5.120    slc3/cpu/cpu_control/clk_IBUF_BUFG
    SLICE_X4Y81          FDRE                                         r  slc3/cpu/cpu_control/FSM_sequential_state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y81          FDRE (Prop_fdre_C_Q)         0.456     5.576 r  slc3/cpu/cpu_control/FSM_sequential_state_reg[2]/Q
                         net (fo=50, routed)          0.891     6.467    slc3/cpu/cpu_control/FSM_sequential_state_reg[4]_1[2]
    SLICE_X3Y80          LUT5 (Prop_lut5_I2_O)        0.124     6.591 r  slc3/cpu/cpu_control/regfile_reg_r1_0_7_0_5_i_26/O
                         net (fo=3, routed)           0.747     7.338    slc3/cpu/ir_reg/regfile_reg_r1_0_7_0_5
    SLICE_X5Y80          LUT3 (Prop_lut3_I1_O)        0.124     7.462 r  slc3/cpu/ir_reg/regfile_reg_r1_0_7_0_5_i_8/O
                         net (fo=18, routed)          0.864     8.325    slc3/cpu/registerFile/regfile_reg_r1_0_7_6_11/ADDRB2
    SLICE_X6Y77          RAMD32 (Prop_ramd32_RADR2_O)
                                                      0.150     8.475 r  slc3/cpu/registerFile/regfile_reg_r1_0_7_6_11/RAMB/O
                         net (fo=5, routed)           0.862     9.337    slc3/cpu/pc_reg/sr1_out[2]
    SLICE_X4Y75          LUT3 (Prop_lut3_I2_O)        0.377     9.714 r  slc3/cpu/pc_reg/alu1_out_carry__1_i_3/O
                         net (fo=1, routed)           0.480    10.194    slc3/cpu/addr1out[8]
    SLICE_X7Y78          CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.729    10.923 r  slc3/cpu/alu1_out_carry__1/CO[3]
                         net (fo=1, routed)           0.000    10.923    slc3/cpu/alu1_out_carry__1_n_0
    SLICE_X7Y79          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    11.236 r  slc3/cpu/alu1_out_carry__2/O[3]
                         net (fo=2, routed)           0.608    11.844    slc3/cpu/busMUX/alu1_out[15]
    SLICE_X7Y81          LUT6 (Prop_lut6_I0_O)        0.306    12.150 r  slc3/cpu/busMUX/regfile_reg_r1_0_7_12_15_i_8/O
                         net (fo=1, routed)           0.433    12.584    slc3/cpu/busMUX/regfile_reg_r1_0_7_12_15_i_8_n_0
    SLICE_X7Y81          LUT5 (Prop_lut5_I4_O)        0.124    12.708 r  slc3/cpu/busMUX/regfile_reg_r1_0_7_12_15_i_3/O
                         net (fo=7, routed)           1.071    13.778    slc3/cpu/MAR/databus[15]
    SLICE_X8Y76          FDRE                                         r  slc3/cpu/MAR/data_q_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    N15                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         1.370    11.370 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.238    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.329 r  clk_IBUF_BUFG_inst/O
                         net (fo=267, routed)         1.425    14.754    slc3/cpu/MAR/clk_IBUF_BUFG
    SLICE_X8Y76          FDRE                                         r  slc3/cpu/MAR/data_q_reg[15]/C
                         clock pessimism              0.257    15.011    
                         clock uncertainty           -0.035    14.975    
    SLICE_X8Y76          FDRE (Setup_fdre_C_D)       -0.059    14.916    slc3/cpu/MAR/data_q_reg[15]
  -------------------------------------------------------------------
                         required time                         14.916    
                         arrival time                         -13.778    
  -------------------------------------------------------------------
                         slack                                  1.138    

Slack (MET) :             1.202ns  (required time - arrival time)
  Source:                 slc3/cpu/cpu_control/FSM_sequential_state_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            slc3/cpu/registerFile/regfile_reg_r2_0_7_6_11/RAMB_D1/I
                            (rising edge-triggered cell RAMD32 clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        8.496ns  (logic 2.587ns (30.450%)  route 5.909ns (69.550%))
  Logic Levels:           9  (CARRY4=3 LUT3=1 LUT4=1 LUT5=2 LUT6=1 RAMD32=1)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.824ns = ( 14.824 - 10.000 ) 
    Source Clock Delay      (SCD):    5.120ns
    Clock Pessimism Removal (CPR):    0.257ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         1.440     1.440 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.412    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.508 r  clk_IBUF_BUFG_inst/O
                         net (fo=267, routed)         1.612     5.120    slc3/cpu/cpu_control/clk_IBUF_BUFG
    SLICE_X4Y81          FDRE                                         r  slc3/cpu/cpu_control/FSM_sequential_state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y81          FDRE (Prop_fdre_C_Q)         0.456     5.576 r  slc3/cpu/cpu_control/FSM_sequential_state_reg[2]/Q
                         net (fo=50, routed)          0.891     6.467    slc3/cpu/cpu_control/FSM_sequential_state_reg[4]_1[2]
    SLICE_X3Y80          LUT5 (Prop_lut5_I2_O)        0.124     6.591 r  slc3/cpu/cpu_control/regfile_reg_r1_0_7_0_5_i_26/O
                         net (fo=3, routed)           0.747     7.338    slc3/cpu/ir_reg/regfile_reg_r1_0_7_0_5
    SLICE_X5Y80          LUT3 (Prop_lut3_I1_O)        0.124     7.462 r  slc3/cpu/ir_reg/regfile_reg_r1_0_7_0_5_i_8/O
                         net (fo=18, routed)          1.017     8.478    slc3/cpu/registerFile/regfile_reg_r1_0_7_0_5/ADDRA2
    SLICE_X6Y76          RAMD32 (Prop_ramd32_RADR2_O)
                                                      0.148     8.626 r  slc3/cpu/registerFile/regfile_reg_r1_0_7_0_5/RAMA/O
                         net (fo=5, routed)           0.863     9.489    slc3/cpu/registerFile/sr1_out[0]
    SLICE_X5Y75          LUT4 (Prop_lut4_I3_O)        0.328     9.817 r  slc3/cpu/registerFile/alu2_out0_carry_i_8/O
                         net (fo=1, routed)           0.000     9.817    slc3/cpu/alu2/S[0]
    SLICE_X5Y75          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    10.349 r  slc3/cpu/alu2/alu2_out0_carry/CO[3]
                         net (fo=1, routed)           0.000    10.349    slc3/cpu/alu2/alu2_out0_carry_n_0
    SLICE_X5Y76          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.463 r  slc3/cpu/alu2/alu2_out0_carry__0/CO[3]
                         net (fo=1, routed)           0.000    10.463    slc3/cpu/alu2/alu2_out0_carry__0_n_0
    SLICE_X5Y77          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    10.797 r  slc3/cpu/alu2/alu2_out0_carry__1/O[1]
                         net (fo=1, routed)           0.963    11.760    slc3/cpu/busMUX/alu2_out01_in[9]
    SLICE_X8Y80          LUT6 (Prop_lut6_I2_O)        0.303    12.063 r  slc3/cpu/busMUX/regfile_reg_r1_0_7_6_11_i_9/O
                         net (fo=1, routed)           0.466    12.529    slc3/cpu/busMUX/regfile_reg_r1_0_7_6_11_i_9_n_0
    SLICE_X8Y80          LUT5 (Prop_lut5_I4_O)        0.124    12.653 r  slc3/cpu/busMUX/regfile_reg_r1_0_7_6_11_i_3/O
                         net (fo=8, routed)           0.963    13.616    slc3/cpu/registerFile/regfile_reg_r2_0_7_6_11/DIB1
    SLICE_X2Y77          RAMD32                                       r  slc3/cpu/registerFile/regfile_reg_r2_0_7_6_11/RAMB_D1/I
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    N15                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         1.370    11.370 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.238    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.329 r  clk_IBUF_BUFG_inst/O
                         net (fo=267, routed)         1.495    14.824    slc3/cpu/registerFile/regfile_reg_r2_0_7_6_11/WCLK
    SLICE_X2Y77          RAMD32                                       r  slc3/cpu/registerFile/regfile_reg_r2_0_7_6_11/RAMB_D1/CLK
                         clock pessimism              0.257    15.081    
                         clock uncertainty           -0.035    15.045    
    SLICE_X2Y77          RAMD32 (Setup_ramd32_CLK_I)
                                                     -0.228    14.817    slc3/cpu/registerFile/regfile_reg_r2_0_7_6_11/RAMB_D1
  -------------------------------------------------------------------
                         required time                         14.817    
                         arrival time                         -13.616    
  -------------------------------------------------------------------
                         slack                                  1.202    

Slack (MET) :             1.206ns  (required time - arrival time)
  Source:                 slc3/cpu/cpu_control/FSM_sequential_state_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            slc3/cpu/registerFile/regfile_reg_r1_0_7_6_11/RAMB_D1/I
                            (rising edge-triggered cell RAMD32 clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        8.502ns  (logic 2.587ns (30.428%)  route 5.915ns (69.572%))
  Logic Levels:           9  (CARRY4=3 LUT3=1 LUT4=1 LUT5=2 LUT6=1 RAMD32=1)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.822ns = ( 14.822 - 10.000 ) 
    Source Clock Delay      (SCD):    5.120ns
    Clock Pessimism Removal (CPR):    0.270ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         1.440     1.440 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.412    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.508 r  clk_IBUF_BUFG_inst/O
                         net (fo=267, routed)         1.612     5.120    slc3/cpu/cpu_control/clk_IBUF_BUFG
    SLICE_X4Y81          FDRE                                         r  slc3/cpu/cpu_control/FSM_sequential_state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y81          FDRE (Prop_fdre_C_Q)         0.456     5.576 r  slc3/cpu/cpu_control/FSM_sequential_state_reg[2]/Q
                         net (fo=50, routed)          0.891     6.467    slc3/cpu/cpu_control/FSM_sequential_state_reg[4]_1[2]
    SLICE_X3Y80          LUT5 (Prop_lut5_I2_O)        0.124     6.591 r  slc3/cpu/cpu_control/regfile_reg_r1_0_7_0_5_i_26/O
                         net (fo=3, routed)           0.747     7.338    slc3/cpu/ir_reg/regfile_reg_r1_0_7_0_5
    SLICE_X5Y80          LUT3 (Prop_lut3_I1_O)        0.124     7.462 r  slc3/cpu/ir_reg/regfile_reg_r1_0_7_0_5_i_8/O
                         net (fo=18, routed)          1.017     8.478    slc3/cpu/registerFile/regfile_reg_r1_0_7_0_5/ADDRA2
    SLICE_X6Y76          RAMD32 (Prop_ramd32_RADR2_O)
                                                      0.148     8.626 r  slc3/cpu/registerFile/regfile_reg_r1_0_7_0_5/RAMA/O
                         net (fo=5, routed)           0.863     9.489    slc3/cpu/registerFile/sr1_out[0]
    SLICE_X5Y75          LUT4 (Prop_lut4_I3_O)        0.328     9.817 r  slc3/cpu/registerFile/alu2_out0_carry_i_8/O
                         net (fo=1, routed)           0.000     9.817    slc3/cpu/alu2/S[0]
    SLICE_X5Y75          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    10.349 r  slc3/cpu/alu2/alu2_out0_carry/CO[3]
                         net (fo=1, routed)           0.000    10.349    slc3/cpu/alu2/alu2_out0_carry_n_0
    SLICE_X5Y76          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.463 r  slc3/cpu/alu2/alu2_out0_carry__0/CO[3]
                         net (fo=1, routed)           0.000    10.463    slc3/cpu/alu2/alu2_out0_carry__0_n_0
    SLICE_X5Y77          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    10.797 r  slc3/cpu/alu2/alu2_out0_carry__1/O[1]
                         net (fo=1, routed)           0.963    11.760    slc3/cpu/busMUX/alu2_out01_in[9]
    SLICE_X8Y80          LUT6 (Prop_lut6_I2_O)        0.303    12.063 r  slc3/cpu/busMUX/regfile_reg_r1_0_7_6_11_i_9/O
                         net (fo=1, routed)           0.466    12.529    slc3/cpu/busMUX/regfile_reg_r1_0_7_6_11_i_9_n_0
    SLICE_X8Y80          LUT5 (Prop_lut5_I4_O)        0.124    12.653 r  slc3/cpu/busMUX/regfile_reg_r1_0_7_6_11_i_3/O
                         net (fo=8, routed)           0.969    13.622    slc3/cpu/registerFile/regfile_reg_r1_0_7_6_11/DIB1
    SLICE_X6Y77          RAMD32                                       r  slc3/cpu/registerFile/regfile_reg_r1_0_7_6_11/RAMB_D1/I
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    N15                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         1.370    11.370 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.238    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.329 r  clk_IBUF_BUFG_inst/O
                         net (fo=267, routed)         1.493    14.822    slc3/cpu/registerFile/regfile_reg_r1_0_7_6_11/WCLK
    SLICE_X6Y77          RAMD32                                       r  slc3/cpu/registerFile/regfile_reg_r1_0_7_6_11/RAMB_D1/CLK
                         clock pessimism              0.270    15.092    
                         clock uncertainty           -0.035    15.056    
    SLICE_X6Y77          RAMD32 (Setup_ramd32_CLK_I)
                                                     -0.228    14.828    slc3/cpu/registerFile/regfile_reg_r1_0_7_6_11/RAMB_D1
  -------------------------------------------------------------------
                         required time                         14.828    
                         arrival time                         -13.622    
  -------------------------------------------------------------------
                         slack                                  1.206    

Slack (MET) :             1.392ns  (required time - arrival time)
  Source:                 slc3/cpu/cpu_control/FSM_sequential_state_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            slc3/cpu/MDR/data_q_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        8.543ns  (logic 2.827ns (33.093%)  route 5.716ns (66.907%))
  Logic Levels:           9  (CARRY4=2 LUT3=2 LUT5=3 LUT6=1 RAMD32=1)
  Clock Path Skew:        -0.111ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.752ns = ( 14.752 - 10.000 ) 
    Source Clock Delay      (SCD):    5.120ns
    Clock Pessimism Removal (CPR):    0.257ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         1.440     1.440 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.412    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.508 r  clk_IBUF_BUFG_inst/O
                         net (fo=267, routed)         1.612     5.120    slc3/cpu/cpu_control/clk_IBUF_BUFG
    SLICE_X4Y81          FDRE                                         r  slc3/cpu/cpu_control/FSM_sequential_state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y81          FDRE (Prop_fdre_C_Q)         0.456     5.576 r  slc3/cpu/cpu_control/FSM_sequential_state_reg[2]/Q
                         net (fo=50, routed)          0.891     6.467    slc3/cpu/cpu_control/FSM_sequential_state_reg[4]_1[2]
    SLICE_X3Y80          LUT5 (Prop_lut5_I2_O)        0.124     6.591 r  slc3/cpu/cpu_control/regfile_reg_r1_0_7_0_5_i_26/O
                         net (fo=3, routed)           0.747     7.338    slc3/cpu/ir_reg/regfile_reg_r1_0_7_0_5
    SLICE_X5Y80          LUT3 (Prop_lut3_I1_O)        0.124     7.462 r  slc3/cpu/ir_reg/regfile_reg_r1_0_7_0_5_i_8/O
                         net (fo=18, routed)          0.864     8.325    slc3/cpu/registerFile/regfile_reg_r1_0_7_6_11/ADDRB2
    SLICE_X6Y77          RAMD32 (Prop_ramd32_RADR2_O)
                                                      0.150     8.475 r  slc3/cpu/registerFile/regfile_reg_r1_0_7_6_11/RAMB/O
                         net (fo=5, routed)           0.862     9.337    slc3/cpu/pc_reg/sr1_out[2]
    SLICE_X4Y75          LUT3 (Prop_lut3_I2_O)        0.377     9.714 r  slc3/cpu/pc_reg/alu1_out_carry__1_i_3/O
                         net (fo=1, routed)           0.480    10.194    slc3/cpu/addr1out[8]
    SLICE_X7Y78          CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.729    10.923 r  slc3/cpu/alu1_out_carry__1/CO[3]
                         net (fo=1, routed)           0.000    10.923    slc3/cpu/alu1_out_carry__1_n_0
    SLICE_X7Y79          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    11.236 r  slc3/cpu/alu1_out_carry__2/O[3]
                         net (fo=2, routed)           0.608    11.844    slc3/cpu/busMUX/alu1_out[15]
    SLICE_X7Y81          LUT6 (Prop_lut6_I0_O)        0.306    12.150 r  slc3/cpu/busMUX/regfile_reg_r1_0_7_12_15_i_8/O
                         net (fo=1, routed)           0.433    12.584    slc3/cpu/busMUX/regfile_reg_r1_0_7_12_15_i_8_n_0
    SLICE_X7Y81          LUT5 (Prop_lut5_I4_O)        0.124    12.708 r  slc3/cpu/busMUX/regfile_reg_r1_0_7_12_15_i_3/O
                         net (fo=7, routed)           0.831    13.538    slc3/cpu/cpu_control/databus[15]
    SLICE_X8Y74          LUT5 (Prop_lut5_I0_O)        0.124    13.662 r  slc3/cpu/cpu_control/data_q[15]_i_2__0/O
                         net (fo=1, routed)           0.000    13.662    slc3/cpu/MDR/D[15]
    SLICE_X8Y74          FDRE                                         r  slc3/cpu/MDR/data_q_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    N15                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         1.370    11.370 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.238    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.329 r  clk_IBUF_BUFG_inst/O
                         net (fo=267, routed)         1.423    14.752    slc3/cpu/MDR/clk_IBUF_BUFG
    SLICE_X8Y74          FDRE                                         r  slc3/cpu/MDR/data_q_reg[15]/C
                         clock pessimism              0.257    15.009    
                         clock uncertainty           -0.035    14.973    
    SLICE_X8Y74          FDRE (Setup_fdre_C_D)        0.081    15.054    slc3/cpu/MDR/data_q_reg[15]
  -------------------------------------------------------------------
                         required time                         15.054    
                         arrival time                         -13.662    
  -------------------------------------------------------------------
                         slack                                  1.392    

Slack (MET) :             1.432ns  (required time - arrival time)
  Source:                 slc3/cpu/cpu_control/FSM_sequential_state_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            slc3/cpu/registerFile/regfile_reg_r2_0_7_12_15/RAMB/I
                            (rising edge-triggered cell RAMD32 clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        8.321ns  (logic 2.625ns (31.546%)  route 5.696ns (68.454%))
  Logic Levels:           8  (CARRY4=2 LUT3=2 LUT5=2 LUT6=1 RAMD32=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.824ns = ( 14.824 - 10.000 ) 
    Source Clock Delay      (SCD):    5.120ns
    Clock Pessimism Removal (CPR):    0.270ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         1.440     1.440 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.412    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.508 r  clk_IBUF_BUFG_inst/O
                         net (fo=267, routed)         1.612     5.120    slc3/cpu/cpu_control/clk_IBUF_BUFG
    SLICE_X4Y81          FDRE                                         r  slc3/cpu/cpu_control/FSM_sequential_state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y81          FDRE (Prop_fdre_C_Q)         0.456     5.576 r  slc3/cpu/cpu_control/FSM_sequential_state_reg[2]/Q
                         net (fo=50, routed)          0.891     6.467    slc3/cpu/cpu_control/FSM_sequential_state_reg[4]_1[2]
    SLICE_X3Y80          LUT5 (Prop_lut5_I2_O)        0.124     6.591 r  slc3/cpu/cpu_control/regfile_reg_r1_0_7_0_5_i_26/O
                         net (fo=3, routed)           0.747     7.338    slc3/cpu/ir_reg/regfile_reg_r1_0_7_0_5
    SLICE_X5Y80          LUT3 (Prop_lut3_I1_O)        0.124     7.462 r  slc3/cpu/ir_reg/regfile_reg_r1_0_7_0_5_i_8/O
                         net (fo=18, routed)          0.864     8.325    slc3/cpu/registerFile/regfile_reg_r1_0_7_6_11/ADDRB2
    SLICE_X6Y77          RAMD32 (Prop_ramd32_RADR2_O)
                                                      0.150     8.475 r  slc3/cpu/registerFile/regfile_reg_r1_0_7_6_11/RAMB/O
                         net (fo=5, routed)           0.862     9.337    slc3/cpu/pc_reg/sr1_out[2]
    SLICE_X4Y75          LUT3 (Prop_lut3_I2_O)        0.377     9.714 r  slc3/cpu/pc_reg/alu1_out_carry__1_i_3/O
                         net (fo=1, routed)           0.480    10.194    slc3/cpu/addr1out[8]
    SLICE_X7Y78          CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.729    10.923 r  slc3/cpu/alu1_out_carry__1/CO[3]
                         net (fo=1, routed)           0.000    10.923    slc3/cpu/alu1_out_carry__1_n_0
    SLICE_X7Y79          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    11.162 r  slc3/cpu/alu1_out_carry__2/O[2]
                         net (fo=2, routed)           0.650    11.812    slc3/cpu/busMUX/alu1_out[14]
    SLICE_X9Y79          LUT6 (Prop_lut6_I0_O)        0.302    12.114 r  slc3/cpu/busMUX/regfile_reg_r1_0_7_12_15_i_9/O
                         net (fo=1, routed)           0.433    12.548    slc3/cpu/busMUX/regfile_reg_r1_0_7_12_15_i_9_n_0
    SLICE_X9Y79          LUT5 (Prop_lut5_I4_O)        0.124    12.672 r  slc3/cpu/busMUX/regfile_reg_r1_0_7_12_15_i_4/O
                         net (fo=7, routed)           0.770    13.441    slc3/cpu/registerFile/regfile_reg_r2_0_7_12_15/DIB0
    SLICE_X6Y78          RAMD32                                       r  slc3/cpu/registerFile/regfile_reg_r2_0_7_12_15/RAMB/I
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    N15                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         1.370    11.370 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.238    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.329 r  clk_IBUF_BUFG_inst/O
                         net (fo=267, routed)         1.495    14.824    slc3/cpu/registerFile/regfile_reg_r2_0_7_12_15/WCLK
    SLICE_X6Y78          RAMD32                                       r  slc3/cpu/registerFile/regfile_reg_r2_0_7_12_15/RAMB/CLK
                         clock pessimism              0.270    15.094    
                         clock uncertainty           -0.035    15.058    
    SLICE_X6Y78          RAMD32 (Setup_ramd32_CLK_I)
                                                     -0.185    14.873    slc3/cpu/registerFile/regfile_reg_r2_0_7_12_15/RAMB
  -------------------------------------------------------------------
                         required time                         14.873    
                         arrival time                         -13.441    
  -------------------------------------------------------------------
                         slack                                  1.432    

Slack (MET) :             1.469ns  (required time - arrival time)
  Source:                 slc3/cpu/cpu_control/FSM_sequential_state_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            slc3/cpu/registerFile/regfile_reg_r2_0_7_12_15/RAMB_D1/I
                            (rising edge-triggered cell RAMD32 clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        8.242ns  (logic 2.703ns (32.797%)  route 5.539ns (67.203%))
  Logic Levels:           8  (CARRY4=2 LUT3=2 LUT5=2 LUT6=1 RAMD32=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.824ns = ( 14.824 - 10.000 ) 
    Source Clock Delay      (SCD):    5.120ns
    Clock Pessimism Removal (CPR):    0.270ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         1.440     1.440 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.412    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.508 r  clk_IBUF_BUFG_inst/O
                         net (fo=267, routed)         1.612     5.120    slc3/cpu/cpu_control/clk_IBUF_BUFG
    SLICE_X4Y81          FDRE                                         r  slc3/cpu/cpu_control/FSM_sequential_state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y81          FDRE (Prop_fdre_C_Q)         0.456     5.576 r  slc3/cpu/cpu_control/FSM_sequential_state_reg[2]/Q
                         net (fo=50, routed)          0.891     6.467    slc3/cpu/cpu_control/FSM_sequential_state_reg[4]_1[2]
    SLICE_X3Y80          LUT5 (Prop_lut5_I2_O)        0.124     6.591 r  slc3/cpu/cpu_control/regfile_reg_r1_0_7_0_5_i_26/O
                         net (fo=3, routed)           0.747     7.338    slc3/cpu/ir_reg/regfile_reg_r1_0_7_0_5
    SLICE_X5Y80          LUT3 (Prop_lut3_I1_O)        0.124     7.462 r  slc3/cpu/ir_reg/regfile_reg_r1_0_7_0_5_i_8/O
                         net (fo=18, routed)          0.864     8.325    slc3/cpu/registerFile/regfile_reg_r1_0_7_6_11/ADDRB2
    SLICE_X6Y77          RAMD32 (Prop_ramd32_RADR2_O)
                                                      0.150     8.475 r  slc3/cpu/registerFile/regfile_reg_r1_0_7_6_11/RAMB/O
                         net (fo=5, routed)           0.862     9.337    slc3/cpu/pc_reg/sr1_out[2]
    SLICE_X4Y75          LUT3 (Prop_lut3_I2_O)        0.377     9.714 r  slc3/cpu/pc_reg/alu1_out_carry__1_i_3/O
                         net (fo=1, routed)           0.480    10.194    slc3/cpu/addr1out[8]
    SLICE_X7Y78          CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.729    10.923 r  slc3/cpu/alu1_out_carry__1/CO[3]
                         net (fo=1, routed)           0.000    10.923    slc3/cpu/alu1_out_carry__1_n_0
    SLICE_X7Y79          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    11.236 r  slc3/cpu/alu1_out_carry__2/O[3]
                         net (fo=2, routed)           0.608    11.844    slc3/cpu/busMUX/alu1_out[15]
    SLICE_X7Y81          LUT6 (Prop_lut6_I0_O)        0.306    12.150 r  slc3/cpu/busMUX/regfile_reg_r1_0_7_12_15_i_8/O
                         net (fo=1, routed)           0.433    12.584    slc3/cpu/busMUX/regfile_reg_r1_0_7_12_15_i_8_n_0
    SLICE_X7Y81          LUT5 (Prop_lut5_I4_O)        0.124    12.708 r  slc3/cpu/busMUX/regfile_reg_r1_0_7_12_15_i_3/O
                         net (fo=7, routed)           0.654    13.362    slc3/cpu/registerFile/regfile_reg_r2_0_7_12_15/DIB1
    SLICE_X6Y78          RAMD32                                       r  slc3/cpu/registerFile/regfile_reg_r2_0_7_12_15/RAMB_D1/I
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    N15                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         1.370    11.370 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.238    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.329 r  clk_IBUF_BUFG_inst/O
                         net (fo=267, routed)         1.495    14.824    slc3/cpu/registerFile/regfile_reg_r2_0_7_12_15/WCLK
    SLICE_X6Y78          RAMD32                                       r  slc3/cpu/registerFile/regfile_reg_r2_0_7_12_15/RAMB_D1/CLK
                         clock pessimism              0.270    15.094    
                         clock uncertainty           -0.035    15.058    
    SLICE_X6Y78          RAMD32 (Setup_ramd32_CLK_I)
                                                     -0.228    14.830    slc3/cpu/registerFile/regfile_reg_r2_0_7_12_15/RAMB_D1
  -------------------------------------------------------------------
                         required time                         14.830    
                         arrival time                         -13.362    
  -------------------------------------------------------------------
                         slack                                  1.469    

Slack (MET) :             1.494ns  (required time - arrival time)
  Source:                 slc3/cpu/cpu_control/FSM_sequential_state_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            slc3/cpu/MAR/data_q_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        8.328ns  (logic 2.587ns (31.065%)  route 5.741ns (68.935%))
  Logic Levels:           9  (CARRY4=3 LUT3=1 LUT4=1 LUT5=2 LUT6=1 RAMD32=1)
  Clock Path Skew:        -0.109ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.754ns = ( 14.754 - 10.000 ) 
    Source Clock Delay      (SCD):    5.120ns
    Clock Pessimism Removal (CPR):    0.257ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         1.440     1.440 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.412    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.508 r  clk_IBUF_BUFG_inst/O
                         net (fo=267, routed)         1.612     5.120    slc3/cpu/cpu_control/clk_IBUF_BUFG
    SLICE_X4Y81          FDRE                                         r  slc3/cpu/cpu_control/FSM_sequential_state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y81          FDRE (Prop_fdre_C_Q)         0.456     5.576 r  slc3/cpu/cpu_control/FSM_sequential_state_reg[2]/Q
                         net (fo=50, routed)          0.891     6.467    slc3/cpu/cpu_control/FSM_sequential_state_reg[4]_1[2]
    SLICE_X3Y80          LUT5 (Prop_lut5_I2_O)        0.124     6.591 r  slc3/cpu/cpu_control/regfile_reg_r1_0_7_0_5_i_26/O
                         net (fo=3, routed)           0.747     7.338    slc3/cpu/ir_reg/regfile_reg_r1_0_7_0_5
    SLICE_X5Y80          LUT3 (Prop_lut3_I1_O)        0.124     7.462 r  slc3/cpu/ir_reg/regfile_reg_r1_0_7_0_5_i_8/O
                         net (fo=18, routed)          1.017     8.478    slc3/cpu/registerFile/regfile_reg_r1_0_7_0_5/ADDRA2
    SLICE_X6Y76          RAMD32 (Prop_ramd32_RADR2_O)
                                                      0.148     8.626 r  slc3/cpu/registerFile/regfile_reg_r1_0_7_0_5/RAMA/O
                         net (fo=5, routed)           0.863     9.489    slc3/cpu/registerFile/sr1_out[0]
    SLICE_X5Y75          LUT4 (Prop_lut4_I3_O)        0.328     9.817 r  slc3/cpu/registerFile/alu2_out0_carry_i_8/O
                         net (fo=1, routed)           0.000     9.817    slc3/cpu/alu2/S[0]
    SLICE_X5Y75          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    10.349 r  slc3/cpu/alu2/alu2_out0_carry/CO[3]
                         net (fo=1, routed)           0.000    10.349    slc3/cpu/alu2/alu2_out0_carry_n_0
    SLICE_X5Y76          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.463 r  slc3/cpu/alu2/alu2_out0_carry__0/CO[3]
                         net (fo=1, routed)           0.000    10.463    slc3/cpu/alu2/alu2_out0_carry__0_n_0
    SLICE_X5Y77          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    10.797 r  slc3/cpu/alu2/alu2_out0_carry__1/O[1]
                         net (fo=1, routed)           0.963    11.760    slc3/cpu/busMUX/alu2_out01_in[9]
    SLICE_X8Y80          LUT6 (Prop_lut6_I2_O)        0.303    12.063 r  slc3/cpu/busMUX/regfile_reg_r1_0_7_6_11_i_9/O
                         net (fo=1, routed)           0.466    12.529    slc3/cpu/busMUX/regfile_reg_r1_0_7_6_11_i_9_n_0
    SLICE_X8Y80          LUT5 (Prop_lut5_I4_O)        0.124    12.653 r  slc3/cpu/busMUX/regfile_reg_r1_0_7_6_11_i_3/O
                         net (fo=8, routed)           0.795    13.447    slc3/cpu/MAR/databus[9]
    SLICE_X8Y76          FDRE                                         r  slc3/cpu/MAR/data_q_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    N15                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         1.370    11.370 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.238    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.329 r  clk_IBUF_BUFG_inst/O
                         net (fo=267, routed)         1.425    14.754    slc3/cpu/MAR/clk_IBUF_BUFG
    SLICE_X8Y76          FDRE                                         r  slc3/cpu/MAR/data_q_reg[9]/C
                         clock pessimism              0.257    15.011    
                         clock uncertainty           -0.035    14.975    
    SLICE_X8Y76          FDRE (Setup_fdre_C_D)       -0.034    14.941    slc3/cpu/MAR/data_q_reg[9]
  -------------------------------------------------------------------
                         required time                         14.941    
                         arrival time                         -13.447    
  -------------------------------------------------------------------
                         slack                                  1.494    

Slack (MET) :             1.511ns  (required time - arrival time)
  Source:                 slc3/cpu/cpu_control/FSM_sequential_state_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            slc3/cpu/registerFile/regfile_reg_r2_0_7_12_15/RAMA/I
                            (rising edge-triggered cell RAMD32 clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        8.267ns  (logic 2.605ns (31.512%)  route 5.662ns (68.488%))
  Logic Levels:           8  (CARRY4=2 LUT3=2 LUT5=1 LUT6=2 RAMD32=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.824ns = ( 14.824 - 10.000 ) 
    Source Clock Delay      (SCD):    5.120ns
    Clock Pessimism Removal (CPR):    0.270ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         1.440     1.440 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.412    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.508 r  clk_IBUF_BUFG_inst/O
                         net (fo=267, routed)         1.612     5.120    slc3/cpu/cpu_control/clk_IBUF_BUFG
    SLICE_X4Y81          FDRE                                         r  slc3/cpu/cpu_control/FSM_sequential_state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y81          FDRE (Prop_fdre_C_Q)         0.456     5.576 r  slc3/cpu/cpu_control/FSM_sequential_state_reg[2]/Q
                         net (fo=50, routed)          0.891     6.467    slc3/cpu/cpu_control/FSM_sequential_state_reg[4]_1[2]
    SLICE_X3Y80          LUT5 (Prop_lut5_I2_O)        0.124     6.591 r  slc3/cpu/cpu_control/regfile_reg_r1_0_7_0_5_i_26/O
                         net (fo=3, routed)           0.747     7.338    slc3/cpu/ir_reg/regfile_reg_r1_0_7_0_5
    SLICE_X5Y80          LUT3 (Prop_lut3_I1_O)        0.124     7.462 r  slc3/cpu/ir_reg/regfile_reg_r1_0_7_0_5_i_8/O
                         net (fo=18, routed)          0.864     8.325    slc3/cpu/registerFile/regfile_reg_r1_0_7_6_11/ADDRB2
    SLICE_X6Y77          RAMD32 (Prop_ramd32_RADR2_O)
                                                      0.150     8.475 r  slc3/cpu/registerFile/regfile_reg_r1_0_7_6_11/RAMB/O
                         net (fo=5, routed)           0.862     9.337    slc3/cpu/pc_reg/sr1_out[2]
    SLICE_X4Y75          LUT3 (Prop_lut3_I2_O)        0.377     9.714 r  slc3/cpu/pc_reg/alu1_out_carry__1_i_3/O
                         net (fo=1, routed)           0.480    10.194    slc3/cpu/addr1out[8]
    SLICE_X7Y78          CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.729    10.923 r  slc3/cpu/alu1_out_carry__1/CO[3]
                         net (fo=1, routed)           0.000    10.923    slc3/cpu/alu1_out_carry__1_n_0
    SLICE_X7Y79          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    11.145 r  slc3/cpu/alu1_out_carry__2/O[0]
                         net (fo=2, routed)           0.678    11.823    slc3/cpu/busMUX/alu1_out[12]
    SLICE_X11Y78         LUT6 (Prop_lut6_I5_O)        0.299    12.122 r  slc3/cpu/busMUX/regfile_reg_r1_0_7_12_15_i_7/O
                         net (fo=1, routed)           0.471    12.592    slc3/cpu/busMUX/regfile_reg_r1_0_7_12_15_i_7_n_0
    SLICE_X9Y78          LUT6 (Prop_lut6_I5_O)        0.124    12.716 r  slc3/cpu/busMUX/regfile_reg_r1_0_7_12_15_i_2/O
                         net (fo=7, routed)           0.670    13.387    slc3/cpu/registerFile/regfile_reg_r2_0_7_12_15/DIA0
    SLICE_X6Y78          RAMD32                                       r  slc3/cpu/registerFile/regfile_reg_r2_0_7_12_15/RAMA/I
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    N15                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         1.370    11.370 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.238    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.329 r  clk_IBUF_BUFG_inst/O
                         net (fo=267, routed)         1.495    14.824    slc3/cpu/registerFile/regfile_reg_r2_0_7_12_15/WCLK
    SLICE_X6Y78          RAMD32                                       r  slc3/cpu/registerFile/regfile_reg_r2_0_7_12_15/RAMA/CLK
                         clock pessimism              0.270    15.094    
                         clock uncertainty           -0.035    15.058    
    SLICE_X6Y78          RAMD32 (Setup_ramd32_CLK_I)
                                                     -0.161    14.897    slc3/cpu/registerFile/regfile_reg_r2_0_7_12_15/RAMA
  -------------------------------------------------------------------
                         required time                         14.897    
                         arrival time                         -13.387    
  -------------------------------------------------------------------
                         slack                                  1.511    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.136ns  (arrival time - required time)
  Source:                 slc3/cpu/MDR/data_q_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mem_subsystem/sram0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/DIADI[7]
                            (rising edge-triggered cell RAMB18E1 clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.508ns  (logic 0.186ns (36.643%)  route 0.322ns (63.357%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.075ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.975ns
    Source Clock Delay      (SCD):    1.420ns
    Clock Pessimism Removal (CPR):    0.479ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.209     0.209 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.843    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.869 r  clk_IBUF_BUFG_inst/O
                         net (fo=267, routed)         0.552     1.420    slc3/cpu/MDR/clk_IBUF_BUFG
    SLICE_X11Y76         FDRE                                         r  slc3/cpu/MDR/data_q_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y76         FDRE (Prop_fdre_C_Q)         0.141     1.561 r  slc3/cpu/MDR/data_q_reg[7]/Q
                         net (fo=3, routed)           0.197     1.758    mem_subsystem/init_ram/Q[7]
    SLICE_X10Y74         LUT4 (Prop_lut4_I3_O)        0.045     1.803 r  mem_subsystem/init_ram/sram0_i_21/O
                         net (fo=1, routed)           0.125     1.928    mem_subsystem/sram0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/dina[7]
    RAMB18_X0Y29         RAMB18E1                                     r  mem_subsystem/sram0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/DIADI[7]
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.396     0.396 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.085    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.114 r  clk_IBUF_BUFG_inst/O
                         net (fo=267, routed)         0.861     1.975    mem_subsystem/sram0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clka
    RAMB18_X0Y29         RAMB18E1                                     r  mem_subsystem/sram0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/CLKARDCLK
                         clock pessimism             -0.479     1.496    
    RAMB18_X0Y29         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_DIADI[7])
                                                      0.296     1.792    mem_subsystem/sram0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         -1.792    
                         arrival time                           1.928    
  -------------------------------------------------------------------
                         slack                                  0.136    

Slack (MET) :             0.140ns  (arrival time - required time)
  Source:                 slc3/cpu/MDR/data_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mem_subsystem/sram0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/DIADI[0]
                            (rising edge-triggered cell RAMB18E1 clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.490ns  (logic 0.186ns (37.974%)  route 0.304ns (62.026%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.053ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.975ns
    Source Clock Delay      (SCD):    1.422ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.209     0.209 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.843    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.869 r  clk_IBUF_BUFG_inst/O
                         net (fo=267, routed)         0.554     1.422    slc3/cpu/MDR/clk_IBUF_BUFG
    SLICE_X9Y72          FDRE                                         r  slc3/cpu/MDR/data_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y72          FDRE (Prop_fdre_C_Q)         0.141     1.563 r  slc3/cpu/MDR/data_q_reg[0]/Q
                         net (fo=3, routed)           0.099     1.663    mem_subsystem/init_ram/Q[0]
    SLICE_X8Y72          LUT4 (Prop_lut4_I3_O)        0.045     1.708 r  mem_subsystem/init_ram/sram0_i_28/O
                         net (fo=1, routed)           0.205     1.912    mem_subsystem/sram0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/dina[0]
    RAMB18_X0Y29         RAMB18E1                                     r  mem_subsystem/sram0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/DIADI[0]
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.396     0.396 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.085    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.114 r  clk_IBUF_BUFG_inst/O
                         net (fo=267, routed)         0.861     1.975    mem_subsystem/sram0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clka
    RAMB18_X0Y29         RAMB18E1                                     r  mem_subsystem/sram0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/CLKARDCLK
                         clock pessimism             -0.499     1.476    
    RAMB18_X0Y29         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_DIADI[0])
                                                      0.296     1.772    mem_subsystem/sram0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         -1.772    
                         arrival time                           1.912    
  -------------------------------------------------------------------
                         slack                                  0.140    

Slack (MET) :             0.146ns  (arrival time - required time)
  Source:                 slc3/cpu/ir_reg/data_q_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            slc3/cpu/cpu_control/FSM_sequential_state_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.279ns  (logic 0.186ns (66.769%)  route 0.093ns (33.231%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.966ns
    Source Clock Delay      (SCD):    1.452ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.209     0.209 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.843    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.869 r  clk_IBUF_BUFG_inst/O
                         net (fo=267, routed)         0.584     1.452    slc3/cpu/ir_reg/clk_IBUF_BUFG
    SLICE_X3Y79          FDRE                                         r  slc3/cpu/ir_reg/data_q_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y79          FDRE (Prop_fdre_C_Q)         0.141     1.593 f  slc3/cpu/ir_reg/data_q_reg[13]/Q
                         net (fo=13, routed)          0.093     1.686    slc3/cpu/ir_reg/Q[13]
    SLICE_X2Y79          LUT6 (Prop_lut6_I4_O)        0.045     1.731 r  slc3/cpu/ir_reg/FSM_sequential_state[3]_i_1/O
                         net (fo=1, routed)           0.000     1.731    slc3/cpu/cpu_control/FSM_sequential_state_reg[3]_2[0]
    SLICE_X2Y79          FDRE                                         r  slc3/cpu/cpu_control/FSM_sequential_state_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.396     0.396 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.085    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.114 r  clk_IBUF_BUFG_inst/O
                         net (fo=267, routed)         0.852     1.966    slc3/cpu/cpu_control/clk_IBUF_BUFG
    SLICE_X2Y79          FDRE                                         r  slc3/cpu/cpu_control/FSM_sequential_state_reg[3]/C
                         clock pessimism             -0.501     1.465    
    SLICE_X2Y79          FDRE (Hold_fdre_C_D)         0.120     1.585    slc3/cpu/cpu_control/FSM_sequential_state_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.585    
                         arrival time                           1.731    
  -------------------------------------------------------------------
                         slack                                  0.146    

Slack (MET) :             0.159ns  (arrival time - required time)
  Source:                 slc3/cpu/MDR/data_q_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mem_subsystem/sram0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/DIADI[9]
                            (rising edge-triggered cell RAMB18E1 clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.512ns  (logic 0.186ns (36.343%)  route 0.326ns (63.657%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.056ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.975ns
    Source Clock Delay      (SCD):    1.419ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.209     0.209 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.843    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.869 r  clk_IBUF_BUFG_inst/O
                         net (fo=267, routed)         0.551     1.419    slc3/cpu/MDR/clk_IBUF_BUFG
    SLICE_X9Y74          FDRE                                         r  slc3/cpu/MDR/data_q_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y74          FDRE (Prop_fdre_C_Q)         0.141     1.560 r  slc3/cpu/MDR/data_q_reg[9]/Q
                         net (fo=3, routed)           0.218     1.778    mem_subsystem/init_ram/Q[9]
    SLICE_X8Y73          LUT4 (Prop_lut4_I3_O)        0.045     1.823 r  mem_subsystem/init_ram/sram0_i_19/O
                         net (fo=1, routed)           0.108     1.931    mem_subsystem/sram0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/dina[9]
    RAMB18_X0Y29         RAMB18E1                                     r  mem_subsystem/sram0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/DIADI[9]
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.396     0.396 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.085    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.114 r  clk_IBUF_BUFG_inst/O
                         net (fo=267, routed)         0.861     1.975    mem_subsystem/sram0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clka
    RAMB18_X0Y29         RAMB18E1                                     r  mem_subsystem/sram0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/CLKARDCLK
                         clock pessimism             -0.499     1.476    
    RAMB18_X0Y29         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_DIADI[9])
                                                      0.296     1.772    mem_subsystem/sram0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         -1.772    
                         arrival time                           1.931    
  -------------------------------------------------------------------
                         slack                                  0.159    

Slack (MET) :             0.181ns  (arrival time - required time)
  Source:                 sw_sync[6]/ff_reg/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sw_sync[6]/q_reg/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.257ns  (logic 0.141ns (54.828%)  route 0.116ns (45.172%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.936ns
    Source Clock Delay      (SCD):    1.423ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.209     0.209 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.843    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.869 r  clk_IBUF_BUFG_inst/O
                         net (fo=267, routed)         0.555     1.423    sw_sync[6]/clk_IBUF_BUFG
    SLICE_X13Y70         FDRE                                         r  sw_sync[6]/ff_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y70         FDRE (Prop_fdre_C_Q)         0.141     1.564 r  sw_sync[6]/ff_reg/Q
                         net (fo=1, routed)           0.116     1.681    sw_sync[6]/ff_reg_n_0
    SLICE_X12Y70         FDRE                                         r  sw_sync[6]/q_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.396     0.396 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.085    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.114 r  clk_IBUF_BUFG_inst/O
                         net (fo=267, routed)         0.822     1.936    sw_sync[6]/clk_IBUF_BUFG
    SLICE_X12Y70         FDRE                                         r  sw_sync[6]/q_reg/C
                         clock pessimism             -0.500     1.436    
    SLICE_X12Y70         FDRE (Hold_fdre_C_D)         0.063     1.499    sw_sync[6]/q_reg
  -------------------------------------------------------------------
                         required time                         -1.499    
                         arrival time                           1.681    
  -------------------------------------------------------------------
                         slack                                  0.181    

Slack (MET) :             0.182ns  (arrival time - required time)
  Source:                 button_sync[2]/ff1_reg/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            button_sync[2]/ff2_reg/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.271ns  (logic 0.141ns (52.014%)  route 0.130ns (47.986%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.932ns
    Source Clock Delay      (SCD):    1.419ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.209     0.209 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.843    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.869 r  clk_IBUF_BUFG_inst/O
                         net (fo=267, routed)         0.551     1.419    button_sync[2]/clk_IBUF_BUFG
    SLICE_X15Y75         FDRE                                         r  button_sync[2]/ff1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y75         FDRE (Prop_fdre_C_Q)         0.141     1.560 r  button_sync[2]/ff1_reg/Q
                         net (fo=3, routed)           0.130     1.690    button_sync[2]/ff1
    SLICE_X15Y76         FDRE                                         r  button_sync[2]/ff2_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.396     0.396 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.085    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.114 r  clk_IBUF_BUFG_inst/O
                         net (fo=267, routed)         0.818     1.932    button_sync[2]/clk_IBUF_BUFG
    SLICE_X15Y76         FDRE                                         r  button_sync[2]/ff2_reg/C
                         clock pessimism             -0.499     1.433    
    SLICE_X15Y76         FDRE (Hold_fdre_C_D)         0.075     1.508    button_sync[2]/ff2_reg
  -------------------------------------------------------------------
                         required time                         -1.508    
                         arrival time                           1.690    
  -------------------------------------------------------------------
                         slack                                  0.182    

Slack (MET) :             0.186ns  (arrival time - required time)
  Source:                 slc3/cpu/MDR/data_q_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mem_subsystem/sram0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/DIADI[5]
                            (rising edge-triggered cell RAMB18E1 clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.557ns  (logic 0.186ns (33.378%)  route 0.371ns (66.622%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.075ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.975ns
    Source Clock Delay      (SCD):    1.420ns
    Clock Pessimism Removal (CPR):    0.479ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.209     0.209 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.843    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.869 r  clk_IBUF_BUFG_inst/O
                         net (fo=267, routed)         0.552     1.420    slc3/cpu/MDR/clk_IBUF_BUFG
    SLICE_X11Y73         FDRE                                         r  slc3/cpu/MDR/data_q_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y73         FDRE (Prop_fdre_C_Q)         0.141     1.561 r  slc3/cpu/MDR/data_q_reg[5]/Q
                         net (fo=3, routed)           0.150     1.712    mem_subsystem/init_ram/Q[5]
    SLICE_X10Y73         LUT4 (Prop_lut4_I3_O)        0.045     1.757 r  mem_subsystem/init_ram/sram0_i_23/O
                         net (fo=1, routed)           0.221     1.978    mem_subsystem/sram0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/dina[5]
    RAMB18_X0Y29         RAMB18E1                                     r  mem_subsystem/sram0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/DIADI[5]
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.396     0.396 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.085    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.114 r  clk_IBUF_BUFG_inst/O
                         net (fo=267, routed)         0.861     1.975    mem_subsystem/sram0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clka
    RAMB18_X0Y29         RAMB18E1                                     r  mem_subsystem/sram0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/CLKARDCLK
                         clock pessimism             -0.479     1.496    
    RAMB18_X0Y29         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_DIADI[5])
                                                      0.296     1.792    mem_subsystem/sram0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         -1.792    
                         arrival time                           1.978    
  -------------------------------------------------------------------
                         slack                                  0.186    

Slack (MET) :             0.201ns  (arrival time - required time)
  Source:                 slc3/cpu/MDR/data_q_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mem_subsystem/sram0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/DIADI[15]
                            (rising edge-triggered cell RAMB18E1 clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.553ns  (logic 0.209ns (37.771%)  route 0.344ns (62.229%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.056ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.975ns
    Source Clock Delay      (SCD):    1.419ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.209     0.209 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.843    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.869 r  clk_IBUF_BUFG_inst/O
                         net (fo=267, routed)         0.551     1.419    slc3/cpu/MDR/clk_IBUF_BUFG
    SLICE_X8Y74          FDRE                                         r  slc3/cpu/MDR/data_q_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y74          FDRE (Prop_fdre_C_Q)         0.164     1.583 r  slc3/cpu/MDR/data_q_reg[15]/Q
                         net (fo=3, routed)           0.237     1.820    mem_subsystem/init_ram/Q[15]
    SLICE_X8Y74          LUT4 (Prop_lut4_I3_O)        0.045     1.865 r  mem_subsystem/init_ram/sram0_i_13/O
                         net (fo=1, routed)           0.108     1.973    mem_subsystem/sram0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/dina[15]
    RAMB18_X0Y29         RAMB18E1                                     r  mem_subsystem/sram0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/DIADI[15]
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.396     0.396 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.085    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.114 r  clk_IBUF_BUFG_inst/O
                         net (fo=267, routed)         0.861     1.975    mem_subsystem/sram0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clka
    RAMB18_X0Y29         RAMB18E1                                     r  mem_subsystem/sram0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/CLKARDCLK
                         clock pessimism             -0.499     1.476    
    RAMB18_X0Y29         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_DIADI[15])
                                                      0.296     1.772    mem_subsystem/sram0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         -1.772    
                         arrival time                           1.973    
  -------------------------------------------------------------------
                         slack                                  0.201    

Slack (MET) :             0.201ns  (arrival time - required time)
  Source:                 sw_sync[15]/ff_reg/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sw_sync[15]/q_reg/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.277ns  (logic 0.164ns (59.205%)  route 0.113ns (40.795%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.937ns
    Source Clock Delay      (SCD):    1.425ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.209     0.209 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.843    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.869 r  clk_IBUF_BUFG_inst/O
                         net (fo=267, routed)         0.557     1.425    sw_sync[15]/clk_IBUF_BUFG
    SLICE_X14Y81         FDRE                                         r  sw_sync[15]/ff_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y81         FDRE (Prop_fdre_C_Q)         0.164     1.589 r  sw_sync[15]/ff_reg/Q
                         net (fo=1, routed)           0.113     1.702    sw_sync[15]/ff
    SLICE_X14Y80         FDRE                                         r  sw_sync[15]/q_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.396     0.396 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.085    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.114 r  clk_IBUF_BUFG_inst/O
                         net (fo=267, routed)         0.823     1.937    sw_sync[15]/clk_IBUF_BUFG
    SLICE_X14Y80         FDRE                                         r  sw_sync[15]/q_reg/C
                         clock pessimism             -0.499     1.438    
    SLICE_X14Y80         FDRE (Hold_fdre_C_D)         0.063     1.501    sw_sync[15]/q_reg
  -------------------------------------------------------------------
                         required time                         -1.501    
                         arrival time                           1.702    
  -------------------------------------------------------------------
                         slack                                  0.201    

Slack (MET) :             0.204ns  (arrival time - required time)
  Source:                 sw_sync[1]/ff_reg/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sw_sync[1]/q_reg/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.276ns  (logic 0.164ns (59.419%)  route 0.112ns (40.581%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.936ns
    Source Clock Delay      (SCD):    1.424ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.209     0.209 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.843    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.869 r  clk_IBUF_BUFG_inst/O
                         net (fo=267, routed)         0.556     1.424    sw_sync[1]/clk_IBUF_BUFG
    SLICE_X12Y69         FDRE                                         r  sw_sync[1]/ff_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y69         FDRE (Prop_fdre_C_Q)         0.164     1.588 r  sw_sync[1]/ff_reg/Q
                         net (fo=1, routed)           0.112     1.700    sw_sync[1]/ff_reg_n_0
    SLICE_X12Y70         FDRE                                         r  sw_sync[1]/q_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.396     0.396 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.085    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.114 r  clk_IBUF_BUFG_inst/O
                         net (fo=267, routed)         0.822     1.936    sw_sync[1]/clk_IBUF_BUFG
    SLICE_X12Y70         FDRE                                         r  sw_sync[1]/q_reg/C
                         clock pessimism             -0.499     1.437    
    SLICE_X12Y70         FDRE (Hold_fdre_C_D)         0.059     1.496    sw_sync[1]/q_reg
  -------------------------------------------------------------------
                         required time                         -1.496    
                         arrival time                           1.700    
  -------------------------------------------------------------------
                         slack                                  0.204    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB18_X0Y28   mem_subsystem/init_ram/address_reg_rep/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB18_X0Y29   mem_subsystem/sram0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.576         10.000      7.424      RAMB18_X0Y29   mem_subsystem/sram0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/CLKBWRCLK
Min Period        n/a     BUFG/I              n/a            2.155         10.000      7.845      BUFGCTRL_X0Y0  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X6Y66    button_sync[0]/counter_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X6Y68    button_sync[0]/counter_reg[10]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X6Y68    button_sync[0]/counter_reg[11]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X6Y69    button_sync[0]/counter_reg[12]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X6Y69    button_sync[0]/counter_reg[13]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X6Y69    button_sync[0]/counter_reg[14]/C
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X6Y76    slc3/cpu/registerFile/regfile_reg_r1_0_7_0_5/RAMA/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X6Y76    slc3/cpu/registerFile/regfile_reg_r1_0_7_0_5/RAMA/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X6Y76    slc3/cpu/registerFile/regfile_reg_r1_0_7_0_5/RAMA_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X6Y76    slc3/cpu/registerFile/regfile_reg_r1_0_7_0_5/RAMA_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X6Y76    slc3/cpu/registerFile/regfile_reg_r1_0_7_0_5/RAMB/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X6Y76    slc3/cpu/registerFile/regfile_reg_r1_0_7_0_5/RAMB/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X6Y76    slc3/cpu/registerFile/regfile_reg_r1_0_7_0_5/RAMB_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X6Y76    slc3/cpu/registerFile/regfile_reg_r1_0_7_0_5/RAMB_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X6Y76    slc3/cpu/registerFile/regfile_reg_r1_0_7_0_5/RAMC/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X6Y76    slc3/cpu/registerFile/regfile_reg_r1_0_7_0_5/RAMC/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X6Y76    slc3/cpu/registerFile/regfile_reg_r1_0_7_0_5/RAMA/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X6Y76    slc3/cpu/registerFile/regfile_reg_r1_0_7_0_5/RAMA/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X6Y76    slc3/cpu/registerFile/regfile_reg_r1_0_7_0_5/RAMA_D1/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X6Y76    slc3/cpu/registerFile/regfile_reg_r1_0_7_0_5/RAMA_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X6Y76    slc3/cpu/registerFile/regfile_reg_r1_0_7_0_5/RAMB/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X6Y76    slc3/cpu/registerFile/regfile_reg_r1_0_7_0_5/RAMB/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X6Y76    slc3/cpu/registerFile/regfile_reg_r1_0_7_0_5/RAMB_D1/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X6Y76    slc3/cpu/registerFile/regfile_reg_r1_0_7_0_5/RAMB_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X6Y76    slc3/cpu/registerFile/regfile_reg_r1_0_7_0_5/RAMC/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X6Y76    slc3/cpu/registerFile/regfile_reg_r1_0_7_0_5/RAMC/CLK



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk
  To Clock:  

Max Delay            38 Endpoints
Min Delay            38 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 button_sync[0]/q_reg/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            hex_seg_left[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        12.999ns  (logic 3.866ns (29.744%)  route 9.132ns (70.256%))
  Logic Levels:           5  (LUT2=1 LUT6=3 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         1.440     1.440 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.412    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.508 r  clk_IBUF_BUFG_inst/O
                         net (fo=267, routed)         1.614     5.122    button_sync[0]/clk_IBUF_BUFG
    SLICE_X7Y67          FDRE                                         r  button_sync[0]/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y67          FDRE (Prop_fdre_C_Q)         0.456     5.578 r  button_sync[0]/q_reg/Q
                         net (fo=154, routed)         3.410     8.988    slc3/io_bridge/hex_o/counter_reg[16]_1
    SLICE_X11Y81         LUT2 (Prop_lut2_I1_O)        0.124     9.112 r  slc3/io_bridge/hex_o/hex_seg_left_OBUF[6]_inst_i_6/O
                         net (fo=6, routed)           0.829     9.940    slc3/io_bridge/hex_o/counter_reg[15]_1
    SLICE_X11Y80         LUT6 (Prop_lut6_I0_O)        0.124    10.064 f  slc3/io_bridge/hex_o/hex_seg_left_OBUF[6]_inst_i_5/O
                         net (fo=1, routed)           0.808    10.872    slc3/io_bridge/hex_o/hex_seg_left_OBUF[6]_inst_i_5_n_0
    SLICE_X11Y81         LUT6 (Prop_lut6_I5_O)        0.124    10.996 f  slc3/io_bridge/hex_o/hex_seg_left_OBUF[6]_inst_i_4/O
                         net (fo=1, routed)           0.969    11.966    slc3/io_bridge/hex_o/hex_seg_left_OBUF[6]_inst_i_4_n_0
    SLICE_X13Y80         LUT6 (Prop_lut6_I5_O)        0.124    12.090 r  slc3/io_bridge/hex_o/hex_seg_left_OBUF[6]_inst_i_1/O
                         net (fo=1, routed)           3.117    15.206    hex_seg_left_OBUF[6]
    C4                   OBUF (Prop_obuf_I_O)         2.914    18.120 r  hex_seg_left_OBUF[6]_inst/O
                         net (fo=0)                   0.000    18.120    hex_seg_left[6]
    C4                                                                r  hex_seg_left[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 button_sync[0]/q_reg/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            hex_seg_right[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        12.982ns  (logic 3.867ns (29.784%)  route 9.116ns (70.216%))
  Logic Levels:           5  (LUT2=1 LUT6=3 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         1.440     1.440 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.412    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.508 r  clk_IBUF_BUFG_inst/O
                         net (fo=267, routed)         1.614     5.122    button_sync[0]/clk_IBUF_BUFG
    SLICE_X7Y67          FDRE                                         r  button_sync[0]/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y67          FDRE (Prop_fdre_C_Q)         0.456     5.578 r  button_sync[0]/q_reg/Q
                         net (fo=154, routed)         3.410     8.988    slc3/io_bridge/hex_o/counter_reg[16]_1
    SLICE_X11Y81         LUT2 (Prop_lut2_I1_O)        0.124     9.112 r  slc3/io_bridge/hex_o/hex_seg_left_OBUF[6]_inst_i_6/O
                         net (fo=6, routed)           1.221    10.333    slc3/cpu/ir_reg/hex_seg_right_OBUF[1]_inst_i_4_0
    SLICE_X5Y80          LUT6 (Prop_lut6_I4_O)        0.124    10.457 r  slc3/cpu/ir_reg/hex_seg_right_OBUF[4]_inst_i_5/O
                         net (fo=1, routed)           0.263    10.720    slc3/cpu/ir_reg/hex_seg_right_OBUF[4]_inst_i_5_n_0
    SLICE_X5Y80          LUT6 (Prop_lut6_I0_O)        0.124    10.844 r  slc3/cpu/ir_reg/hex_seg_right_OBUF[4]_inst_i_2/O
                         net (fo=1, routed)           0.789    11.633    slc3/cpu/ir_reg/hex_seg_right_OBUF[4]_inst_i_2_n_0
    SLICE_X7Y80          LUT6 (Prop_lut6_I0_O)        0.124    11.757 r  slc3/cpu/ir_reg/hex_seg_right_OBUF[4]_inst_i_1/O
                         net (fo=1, routed)           3.432    15.189    hex_seg_right_OBUF[4]
    F4                   OBUF (Prop_obuf_I_O)         2.915    18.104 r  hex_seg_right_OBUF[4]_inst/O
                         net (fo=0)                   0.000    18.104    hex_seg_right[4]
    F4                                                                r  hex_seg_right[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 button_sync[0]/q_reg/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            hex_seg_right[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        12.840ns  (logic 3.852ns (29.998%)  route 8.988ns (70.002%))
  Logic Levels:           5  (LUT2=1 LUT6=3 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         1.440     1.440 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.412    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.508 r  clk_IBUF_BUFG_inst/O
                         net (fo=267, routed)         1.614     5.122    button_sync[0]/clk_IBUF_BUFG
    SLICE_X7Y67          FDRE                                         r  button_sync[0]/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y67          FDRE (Prop_fdre_C_Q)         0.456     5.578 r  button_sync[0]/q_reg/Q
                         net (fo=154, routed)         3.410     8.988    slc3/io_bridge/hex_o/counter_reg[16]_1
    SLICE_X11Y81         LUT2 (Prop_lut2_I1_O)        0.124     9.112 r  slc3/io_bridge/hex_o/hex_seg_left_OBUF[6]_inst_i_6/O
                         net (fo=6, routed)           0.855     9.967    slc3/cpu/ir_reg/hex_seg_right_OBUF[1]_inst_i_4_0
    SLICE_X5Y81          LUT6 (Prop_lut6_I4_O)        0.124    10.091 f  slc3/cpu/ir_reg/hex_seg_right_OBUF[1]_inst_i_5/O
                         net (fo=1, routed)           0.634    10.725    slc3/cpu/ir_reg/hex_seg_right_OBUF[1]_inst_i_5_n_0
    SLICE_X5Y82          LUT6 (Prop_lut6_I5_O)        0.124    10.849 f  slc3/cpu/ir_reg/hex_seg_right_OBUF[1]_inst_i_4/O
                         net (fo=1, routed)           0.294    11.144    slc3/cpu/ir_reg/hex_seg_right_OBUF[1]_inst_i_4_n_0
    SLICE_X6Y82          LUT6 (Prop_lut6_I5_O)        0.124    11.268 r  slc3/cpu/ir_reg/hex_seg_right_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           3.794    15.062    hex_seg_right_OBUF[1]
    G5                   OBUF (Prop_obuf_I_O)         2.900    17.961 r  hex_seg_right_OBUF[1]_inst/O
                         net (fo=0)                   0.000    17.961    hex_seg_right[1]
    G5                                                                r  hex_seg_right[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 button_sync[0]/q_reg/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            hex_seg_left[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        12.248ns  (logic 4.097ns (33.452%)  route 8.151ns (66.548%))
  Logic Levels:           5  (LUT3=1 LUT5=1 LUT6=2 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         1.440     1.440 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.412    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.508 r  clk_IBUF_BUFG_inst/O
                         net (fo=267, routed)         1.614     5.122    button_sync[0]/clk_IBUF_BUFG
    SLICE_X7Y67          FDRE                                         r  button_sync[0]/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y67          FDRE (Prop_fdre_C_Q)         0.456     5.578 r  button_sync[0]/q_reg/Q
                         net (fo=154, routed)         2.882     8.460    slc3/io_bridge/hex_o/counter_reg[16]_1
    SLICE_X14Y80         LUT3 (Prop_lut3_I1_O)        0.148     8.608 r  slc3/io_bridge/hex_o/hex_grid_left_OBUF[3]_inst_i_1/O
                         net (fo=8, routed)           0.926     9.534    slc3/io_bridge/hex_o/counter_reg[15]_0
    SLICE_X11Y79         LUT5 (Prop_lut5_I0_O)        0.328     9.862 f  slc3/io_bridge/hex_o/hex_seg_left_OBUF[1]_inst_i_5/O
                         net (fo=1, routed)           0.830    10.692    slc3/io_bridge/hex_o/hex_seg_left_OBUF[1]_inst_i_5_n_0
    SLICE_X12Y79         LUT6 (Prop_lut6_I5_O)        0.124    10.816 f  slc3/io_bridge/hex_o/hex_seg_left_OBUF[1]_inst_i_4/O
                         net (fo=1, routed)           0.426    11.242    slc3/io_bridge/hex_o/hex_seg_left_OBUF[1]_inst_i_4_n_0
    SLICE_X12Y80         LUT6 (Prop_lut6_I5_O)        0.124    11.366 r  slc3/io_bridge/hex_o/hex_seg_left_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           3.087    14.453    hex_seg_left_OBUF[1]
    B4                   OBUF (Prop_obuf_I_O)         2.917    17.370 r  hex_seg_left_OBUF[1]_inst/O
                         net (fo=0)                   0.000    17.370    hex_seg_left[1]
    B4                                                                r  hex_seg_left[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 button_sync[0]/q_reg/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            hex_seg_right[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        12.213ns  (logic 3.853ns (31.550%)  route 8.360ns (68.450%))
  Logic Levels:           5  (LUT2=1 LUT6=3 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         1.440     1.440 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.412    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.508 r  clk_IBUF_BUFG_inst/O
                         net (fo=267, routed)         1.614     5.122    button_sync[0]/clk_IBUF_BUFG
    SLICE_X7Y67          FDRE                                         r  button_sync[0]/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y67          FDRE (Prop_fdre_C_Q)         0.456     5.578 r  button_sync[0]/q_reg/Q
                         net (fo=154, routed)         3.410     8.988    slc3/io_bridge/hex_o/counter_reg[16]_1
    SLICE_X11Y81         LUT2 (Prop_lut2_I1_O)        0.124     9.112 r  slc3/io_bridge/hex_o/hex_seg_left_OBUF[6]_inst_i_6/O
                         net (fo=6, routed)           0.576     9.688    slc3/cpu/ir_reg/hex_seg_right_OBUF[1]_inst_i_4_0
    SLICE_X5Y81          LUT6 (Prop_lut6_I0_O)        0.124     9.812 r  slc3/cpu/ir_reg/hex_seg_right_OBUF[5]_inst_i_5/O
                         net (fo=1, routed)           0.263    10.075    slc3/cpu/ir_reg/hex_seg_right_OBUF[5]_inst_i_5_n_0
    SLICE_X5Y81          LUT6 (Prop_lut6_I5_O)        0.124    10.199 r  slc3/cpu/ir_reg/hex_seg_right_OBUF[5]_inst_i_2/O
                         net (fo=1, routed)           0.658    10.857    slc3/cpu/ir_reg/hex_seg_right_OBUF[5]_inst_i_2_n_0
    SLICE_X6Y81          LUT6 (Prop_lut6_I0_O)        0.124    10.981 r  slc3/cpu/ir_reg/hex_seg_right_OBUF[5]_inst_i_1/O
                         net (fo=1, routed)           3.452    14.433    hex_seg_right_OBUF[5]
    H3                   OBUF (Prop_obuf_I_O)         2.901    17.335 r  hex_seg_right_OBUF[5]_inst/O
                         net (fo=0)                   0.000    17.335    hex_seg_right[5]
    H3                                                                r  hex_seg_right[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 button_sync[0]/q_reg/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            hex_seg_left[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.916ns  (logic 3.868ns (32.457%)  route 8.048ns (67.543%))
  Logic Levels:           5  (LUT2=1 LUT6=3 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         1.440     1.440 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.412    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.508 r  clk_IBUF_BUFG_inst/O
                         net (fo=267, routed)         1.614     5.122    button_sync[0]/clk_IBUF_BUFG
    SLICE_X7Y67          FDRE                                         r  button_sync[0]/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y67          FDRE (Prop_fdre_C_Q)         0.456     5.578 r  button_sync[0]/q_reg/Q
                         net (fo=154, routed)         3.410     8.988    slc3/io_bridge/hex_o/counter_reg[16]_1
    SLICE_X11Y81         LUT2 (Prop_lut2_I1_O)        0.124     9.112 r  slc3/io_bridge/hex_o/hex_seg_left_OBUF[6]_inst_i_6/O
                         net (fo=6, routed)           0.827     9.938    slc3/io_bridge/hex_o/counter_reg[15]_1
    SLICE_X11Y80         LUT6 (Prop_lut6_I4_O)        0.124    10.062 r  slc3/io_bridge/hex_o/hex_seg_left_OBUF[4]_inst_i_5/O
                         net (fo=1, routed)           0.151    10.214    slc3/io_bridge/hex_o/hex_seg_left_OBUF[4]_inst_i_5_n_0
    SLICE_X11Y80         LUT6 (Prop_lut6_I0_O)        0.124    10.338 r  slc3/io_bridge/hex_o/hex_seg_left_OBUF[4]_inst_i_2/O
                         net (fo=1, routed)           0.326    10.664    slc3/io_bridge/hex_o/hex_seg_left_OBUF[4]_inst_i_2_n_0
    SLICE_X12Y80         LUT6 (Prop_lut6_I0_O)        0.124    10.788 r  slc3/io_bridge/hex_o/hex_seg_left_OBUF[4]_inst_i_1/O
                         net (fo=1, routed)           3.335    14.122    hex_seg_left_OBUF[4]
    D7                   OBUF (Prop_obuf_I_O)         2.916    17.038 r  hex_seg_left_OBUF[4]_inst/O
                         net (fo=0)                   0.000    17.038    hex_seg_left[4]
    D7                                                                r  hex_seg_left[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 button_sync[0]/q_reg/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            hex_seg_left[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.530ns  (logic 3.861ns (33.487%)  route 7.669ns (66.513%))
  Logic Levels:           5  (LUT2=1 LUT6=3 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         1.440     1.440 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.412    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.508 r  clk_IBUF_BUFG_inst/O
                         net (fo=267, routed)         1.614     5.122    button_sync[0]/clk_IBUF_BUFG
    SLICE_X7Y67          FDRE                                         r  button_sync[0]/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y67          FDRE (Prop_fdre_C_Q)         0.456     5.578 r  button_sync[0]/q_reg/Q
                         net (fo=154, routed)         3.410     8.988    slc3/io_bridge/hex_o/counter_reg[16]_1
    SLICE_X11Y81         LUT2 (Prop_lut2_I1_O)        0.124     9.112 r  slc3/io_bridge/hex_o/hex_seg_left_OBUF[6]_inst_i_6/O
                         net (fo=6, routed)           0.342     9.453    slc3/io_bridge/hex_o/counter_reg[15]_1
    SLICE_X10Y80         LUT6 (Prop_lut6_I4_O)        0.124     9.577 r  slc3/io_bridge/hex_o/hex_seg_left_OBUF[2]_inst_i_5/O
                         net (fo=1, routed)           0.303     9.881    slc3/io_bridge/hex_o/hex_seg_left_OBUF[2]_inst_i_5_n_0
    SLICE_X10Y81         LUT6 (Prop_lut6_I0_O)        0.124    10.005 r  slc3/io_bridge/hex_o/hex_seg_left_OBUF[2]_inst_i_2/O
                         net (fo=1, routed)           0.452    10.456    slc3/io_bridge/hex_o/hex_seg_left_OBUF[2]_inst_i_2_n_0
    SLICE_X10Y81         LUT6 (Prop_lut6_I0_O)        0.124    10.580 r  slc3/io_bridge/hex_o/hex_seg_left_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           3.162    13.743    hex_seg_left_OBUF[2]
    D5                   OBUF (Prop_obuf_I_O)         2.909    16.652 r  hex_seg_left_OBUF[2]_inst/O
                         net (fo=0)                   0.000    16.652    hex_seg_left[2]
    D5                                                                r  hex_seg_left[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 button_sync[0]/q_reg/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            hex_seg_right[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.502ns  (logic 3.486ns (30.303%)  route 8.017ns (69.697%))
  Logic Levels:           2  (LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         1.440     1.440 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.412    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.508 r  clk_IBUF_BUFG_inst/O
                         net (fo=267, routed)         1.614     5.122    button_sync[0]/clk_IBUF_BUFG
    SLICE_X7Y67          FDRE                                         r  button_sync[0]/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y67          FDRE (Prop_fdre_C_Q)         0.456     5.578 r  button_sync[0]/q_reg/Q
                         net (fo=154, routed)         4.597    10.175    slc3/cpu/ir_reg/data_q_reg[15]_1
    SLICE_X5Y82          LUT6 (Prop_lut6_I3_O)        0.124    10.299 r  slc3/cpu/ir_reg/hex_seg_right_OBUF[6]_inst_i_1/O
                         net (fo=1, routed)           3.419    13.718    hex_seg_right_OBUF[6]
    E5                   OBUF (Prop_obuf_I_O)         2.906    16.624 r  hex_seg_right_OBUF[6]_inst/O
                         net (fo=0)                   0.000    16.624    hex_seg_right[6]
    E5                                                                r  hex_seg_right[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 button_sync[0]/q_reg/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            hex_seg_right[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.104ns  (logic 3.458ns (31.146%)  route 7.645ns (68.854%))
  Logic Levels:           2  (LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         1.440     1.440 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.412    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.508 r  clk_IBUF_BUFG_inst/O
                         net (fo=267, routed)         1.614     5.122    button_sync[0]/clk_IBUF_BUFG
    SLICE_X7Y67          FDRE                                         r  button_sync[0]/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y67          FDRE (Prop_fdre_C_Q)         0.456     5.578 r  button_sync[0]/q_reg/Q
                         net (fo=154, routed)         3.681     9.259    slc3/cpu/ir_reg/data_q_reg[15]_1
    SLICE_X5Y81          LUT6 (Prop_lut6_I2_O)        0.124     9.383 r  slc3/cpu/ir_reg/hex_seg_right_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           3.964    13.347    hex_seg_right_OBUF[2]
    J3                   OBUF (Prop_obuf_I_O)         2.878    16.226 r  hex_seg_right_OBUF[2]_inst/O
                         net (fo=0)                   0.000    16.226    hex_seg_right[2]
    J3                                                                r  hex_seg_right[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 button_sync[0]/q_reg/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            hex_seg_right[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.949ns  (logic 3.478ns (31.761%)  route 7.471ns (68.239%))
  Logic Levels:           2  (LUT4=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         1.440     1.440 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.412    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.508 r  clk_IBUF_BUFG_inst/O
                         net (fo=267, routed)         1.614     5.122    button_sync[0]/clk_IBUF_BUFG
    SLICE_X7Y67          FDRE                                         r  button_sync[0]/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y67          FDRE (Prop_fdre_C_Q)         0.456     5.578 r  button_sync[0]/q_reg/Q
                         net (fo=154, routed)         3.567     9.145    slc3/cpu/ir_reg/data_q_reg[15]_1
    SLICE_X6Y80          LUT4 (Prop_lut4_I0_O)        0.124     9.269 r  slc3/cpu/ir_reg/hex_seg_right_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           3.904    13.173    hex_seg_right_OBUF[3]
    H4                   OBUF (Prop_obuf_I_O)         2.898    16.071 r  hex_seg_right_OBUF[3]_inst/O
                         net (fo=0)                   0.000    16.071    hex_seg_right[3]
    H4                                                                r  hex_seg_right[3] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 slc3/cpu/ir_reg/data_q_reg[6]_lopt_replica/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led_o[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.750ns  (logic 1.373ns (78.500%)  route 0.376ns (21.500%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.209     0.209 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.843    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.869 r  clk_IBUF_BUFG_inst/O
                         net (fo=267, routed)         0.584     1.452    slc3/cpu/ir_reg/clk_IBUF_BUFG
    SLICE_X3Y79          FDRE                                         r  slc3/cpu/ir_reg/data_q_reg[6]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y79          FDRE (Prop_fdre_C_Q)         0.141     1.593 r  slc3/cpu/ir_reg/data_q_reg[6]_lopt_replica/Q
                         net (fo=1, routed)           0.376     1.970    lopt_2
    E17                  OBUF (Prop_obuf_I_O)         1.232     3.202 r  led_o_OBUF[6]_inst/O
                         net (fo=0)                   0.000     3.202    led_o[6]
    E17                                                               r  led_o[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 slc3/cpu/ir_reg/data_q_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led_o[13]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.776ns  (logic 1.366ns (76.876%)  route 0.411ns (23.124%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.209     0.209 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.843    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.869 r  clk_IBUF_BUFG_inst/O
                         net (fo=267, routed)         0.584     1.452    slc3/cpu/ir_reg/clk_IBUF_BUFG
    SLICE_X3Y79          FDRE                                         r  slc3/cpu/ir_reg/data_q_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y79          FDRE (Prop_fdre_C_Q)         0.141     1.593 r  slc3/cpu/ir_reg/data_q_reg[13]/Q
                         net (fo=13, routed)          0.411     2.004    led_o_OBUF[13]
    D18                  OBUF (Prop_obuf_I_O)         1.225     3.229 r  led_o_OBUF[13]_inst/O
                         net (fo=0)                   0.000     3.229    led_o[13]
    D18                                                               r  led_o[13] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 slc3/cpu/ir_reg/data_q_reg[9]_lopt_replica/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led_o[9]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.781ns  (logic 1.386ns (77.817%)  route 0.395ns (22.183%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.209     0.209 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.843    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.869 r  clk_IBUF_BUFG_inst/O
                         net (fo=267, routed)         0.585     1.453    slc3/cpu/ir_reg/clk_IBUF_BUFG
    SLICE_X3Y80          FDRE                                         r  slc3/cpu/ir_reg/data_q_reg[9]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y80          FDRE (Prop_fdre_C_Q)         0.141     1.594 r  slc3/cpu/ir_reg/data_q_reg[9]_lopt_replica/Q
                         net (fo=1, routed)           0.395     1.989    lopt_5
    B18                  OBUF (Prop_obuf_I_O)         1.245     3.234 r  led_o_OBUF[9]_inst/O
                         net (fo=0)                   0.000     3.234    led_o[9]
    B18                                                               r  led_o[9] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 slc3/cpu/ir_reg/data_q_reg[11]_lopt_replica/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led_o[11]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.797ns  (logic 1.388ns (77.258%)  route 0.409ns (22.742%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.209     0.209 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.843    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.869 r  clk_IBUF_BUFG_inst/O
                         net (fo=267, routed)         0.584     1.452    slc3/cpu/ir_reg/clk_IBUF_BUFG
    SLICE_X3Y79          FDRE                                         r  slc3/cpu/ir_reg/data_q_reg[11]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y79          FDRE (Prop_fdre_C_Q)         0.141     1.593 r  slc3/cpu/ir_reg/data_q_reg[11]_lopt_replica/Q
                         net (fo=1, routed)           0.409     2.002    lopt_1
    B17                  OBUF (Prop_obuf_I_O)         1.247     3.249 r  led_o_OBUF[11]_inst/O
                         net (fo=0)                   0.000     3.249    led_o[11]
    B17                                                               r  led_o[11] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 slc3/cpu/ir_reg/data_q_reg[10]_lopt_replica/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led_o[10]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.799ns  (logic 1.389ns (77.201%)  route 0.410ns (22.799%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.209     0.209 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.843    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.869 r  clk_IBUF_BUFG_inst/O
                         net (fo=267, routed)         0.584     1.452    slc3/cpu/ir_reg/clk_IBUF_BUFG
    SLICE_X3Y79          FDRE                                         r  slc3/cpu/ir_reg/data_q_reg[10]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y79          FDRE (Prop_fdre_C_Q)         0.141     1.593 r  slc3/cpu/ir_reg/data_q_reg[10]_lopt_replica/Q
                         net (fo=1, routed)           0.410     2.003    lopt
    A17                  OBUF (Prop_obuf_I_O)         1.248     3.251 r  led_o_OBUF[10]_inst/O
                         net (fo=0)                   0.000     3.251    led_o[10]
    A17                                                               r  led_o[10] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 slc3/cpu/ir_reg/data_q_reg[7]_lopt_replica/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led_o[7]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.832ns  (logic 1.429ns (77.968%)  route 0.404ns (22.032%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.209     0.209 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.843    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.869 r  clk_IBUF_BUFG_inst/O
                         net (fo=267, routed)         0.584     1.452    slc3/cpu/ir_reg/clk_IBUF_BUFG
    SLICE_X3Y79          FDRE                                         r  slc3/cpu/ir_reg/data_q_reg[7]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y79          FDRE (Prop_fdre_C_Q)         0.128     1.580 r  slc3/cpu/ir_reg/data_q_reg[7]_lopt_replica/Q
                         net (fo=1, routed)           0.404     1.984    lopt_3
    D17                  OBUF (Prop_obuf_I_O)         1.301     3.285 r  led_o_OBUF[7]_inst/O
                         net (fo=0)                   0.000     3.285    led_o[7]
    D17                                                               r  led_o[7] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 slc3/cpu/ir_reg/data_q_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led_o[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.850ns  (logic 1.364ns (73.751%)  route 0.486ns (26.249%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.209     0.209 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.843    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.869 r  clk_IBUF_BUFG_inst/O
                         net (fo=267, routed)         0.578     1.446    slc3/cpu/ir_reg/clk_IBUF_BUFG
    SLICE_X5Y75          FDRE                                         r  slc3/cpu/ir_reg/data_q_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y75          FDRE (Prop_fdre_C_Q)         0.141     1.587 r  slc3/cpu/ir_reg/data_q_reg[5]/Q
                         net (fo=16, routed)          0.486     2.073    led_o_OBUF[5]
    F18                  OBUF (Prop_obuf_I_O)         1.223     3.296 r  led_o_OBUF[5]_inst/O
                         net (fo=0)                   0.000     3.296    led_o[5]
    F18                                                               r  led_o[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 slc3/cpu/ir_reg/data_q_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led_o[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.870ns  (logic 1.359ns (72.681%)  route 0.511ns (27.319%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.209     0.209 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.843    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.869 r  clk_IBUF_BUFG_inst/O
                         net (fo=267, routed)         0.579     1.447    slc3/cpu/ir_reg/clk_IBUF_BUFG
    SLICE_X7Y76          FDRE                                         r  slc3/cpu/ir_reg/data_q_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y76          FDRE (Prop_fdre_C_Q)         0.141     1.588 r  slc3/cpu/ir_reg/data_q_reg[2]/Q
                         net (fo=31, routed)          0.511     2.099    led_o_OBUF[2]
    D14                  OBUF (Prop_obuf_I_O)         1.218     3.318 r  led_o_OBUF[2]_inst/O
                         net (fo=0)                   0.000     3.318    led_o[2]
    D14                                                               r  led_o[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 slc3/cpu/ir_reg/data_q_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led_o[12]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.934ns  (logic 1.394ns (72.123%)  route 0.539ns (27.877%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.209     0.209 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.843    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.869 r  clk_IBUF_BUFG_inst/O
                         net (fo=267, routed)         0.554     1.422    slc3/cpu/ir_reg/clk_IBUF_BUFG
    SLICE_X8Y78          FDRE                                         r  slc3/cpu/ir_reg/data_q_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y78          FDRE (Prop_fdre_C_Q)         0.164     1.586 r  slc3/cpu/ir_reg/data_q_reg[12]/Q
                         net (fo=13, routed)          0.539     2.125    led_o_OBUF[12]
    C18                  OBUF (Prop_obuf_I_O)         1.230     3.356 r  led_o_OBUF[12]_inst/O
                         net (fo=0)                   0.000     3.356    led_o[12]
    C18                                                               r  led_o[12] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 slc3/cpu/ir_reg/data_q_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led_o[15]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.925ns  (logic 1.362ns (70.780%)  route 0.562ns (29.220%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.209     0.209 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.843    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.869 r  clk_IBUF_BUFG_inst/O
                         net (fo=267, routed)         0.583     1.451    slc3/cpu/ir_reg/clk_IBUF_BUFG
    SLICE_X5Y80          FDRE                                         r  slc3/cpu/ir_reg/data_q_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y80          FDRE (Prop_fdre_C_Q)         0.141     1.592 r  slc3/cpu/ir_reg/data_q_reg[15]/Q
                         net (fo=13, routed)          0.562     2.155    led_o_OBUF[15]
    G17                  OBUF (Prop_obuf_I_O)         1.221     3.376 r  led_o_OBUF[15]_inst/O
                         net (fo=0)                   0.000     3.376    led_o[15]
    G17                                                               r  led_o[15] (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  clk

Max Delay            19 Endpoints
Min Delay            19 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 run_i
                            (input port)
  Destination:            button_sync[2]/ff1_reg/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.625ns  (logic 1.322ns (28.576%)  route 3.303ns (71.424%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.752ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.752ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J1                                                0.000     0.000 r  run_i (IN)
                         net (fo=0)                   0.000     0.000    run_i
    J1                   IBUF (Prop_ibuf_I_O)         1.322     1.322 r  run_i_IBUF_inst/O
                         net (fo=1, routed)           3.303     4.625    button_sync[2]/run_i_IBUF
    SLICE_X15Y75         FDRE                                         r  button_sync[2]/ff1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         1.370     1.370 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.238    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.329 r  clk_IBUF_BUFG_inst/O
                         net (fo=267, routed)         1.423     4.752    button_sync[2]/clk_IBUF_BUFG
    SLICE_X15Y75         FDRE                                         r  button_sync[2]/ff1_reg/C

Slack:                    inf
  Source:                 sw_i[13]
                            (input port)
  Destination:            sw_sync[13]/ff_reg/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.191ns  (logic 1.340ns (31.978%)  route 2.850ns (68.022%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.762ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.762ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A7                                                0.000     0.000 r  sw_i[13] (IN)
                         net (fo=0)                   0.000     0.000    sw_i[13]
    A7                   IBUF (Prop_ibuf_I_O)         1.340     1.340 r  sw_i_IBUF[13]_inst/O
                         net (fo=1, routed)           2.850     4.191    sw_sync[13]/sw_i_IBUF[0]
    SLICE_X15Y83         FDRE                                         r  sw_sync[13]/ff_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         1.370     1.370 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.238    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.329 r  clk_IBUF_BUFG_inst/O
                         net (fo=267, routed)         1.433     4.762    sw_sync[13]/clk_IBUF_BUFG
    SLICE_X15Y83         FDRE                                         r  sw_sync[13]/ff_reg/C

Slack:                    inf
  Source:                 sw_i[15]
                            (input port)
  Destination:            sw_sync[15]/ff_reg/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.152ns  (logic 1.340ns (32.258%)  route 2.813ns (67.742%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.759ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.759ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A8                                                0.000     0.000 r  sw_i[15] (IN)
                         net (fo=0)                   0.000     0.000    sw_i[15]
    A8                   IBUF (Prop_ibuf_I_O)         1.340     1.340 r  sw_i_IBUF[15]_inst/O
                         net (fo=1, routed)           2.813     4.152    sw_sync[15]/sw_i_IBUF[0]
    SLICE_X14Y81         FDRE                                         r  sw_sync[15]/ff_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         1.370     1.370 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.238    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.329 r  clk_IBUF_BUFG_inst/O
                         net (fo=267, routed)         1.430     4.759    sw_sync[15]/clk_IBUF_BUFG
    SLICE_X14Y81         FDRE                                         r  sw_sync[15]/ff_reg/C

Slack:                    inf
  Source:                 sw_i[14]
                            (input port)
  Destination:            sw_sync[14]/ff_reg/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.097ns  (logic 1.345ns (32.831%)  route 2.752ns (67.169%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.759ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.759ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    B7                                                0.000     0.000 r  sw_i[14] (IN)
                         net (fo=0)                   0.000     0.000    sw_i[14]
    B7                   IBUF (Prop_ibuf_I_O)         1.345     1.345 r  sw_i_IBUF[14]_inst/O
                         net (fo=1, routed)           2.752     4.097    sw_sync[14]/sw_i_IBUF[0]
    SLICE_X14Y81         FDRE                                         r  sw_sync[14]/ff_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         1.370     1.370 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.238    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.329 r  clk_IBUF_BUFG_inst/O
                         net (fo=267, routed)         1.430     4.759    sw_sync[14]/clk_IBUF_BUFG
    SLICE_X14Y81         FDRE                                         r  sw_sync[14]/ff_reg/C

Slack:                    inf
  Source:                 sw_i[0]
                            (input port)
  Destination:            sw_sync[0]/ff_reg/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.067ns  (logic 1.325ns (32.591%)  route 2.741ns (67.409%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.759ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.759ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    G1                                                0.000     0.000 r  sw_i[0] (IN)
                         net (fo=0)                   0.000     0.000    sw_i[0]
    G1                   IBUF (Prop_ibuf_I_O)         1.325     1.325 r  sw_i_IBUF[0]_inst/O
                         net (fo=1, routed)           2.741     4.067    sw_sync[0]/sw_i_IBUF[0]
    SLICE_X12Y68         FDRE                                         r  sw_sync[0]/ff_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         1.370     1.370 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.238    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.329 r  clk_IBUF_BUFG_inst/O
                         net (fo=267, routed)         1.430     4.759    sw_sync[0]/clk_IBUF_BUFG
    SLICE_X12Y68         FDRE                                         r  sw_sync[0]/ff_reg/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            button_sync[0]/ff1_reg/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.040ns  (logic 1.316ns (32.586%)  route 2.724ns (67.414%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.763ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.763ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J2                                                0.000     0.000 r  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    J2                   IBUF (Prop_ibuf_I_O)         1.316     1.316 r  reset_IBUF_inst/O
                         net (fo=1, routed)           2.724     4.040    button_sync[0]/reset_IBUF
    SLICE_X8Y65          FDRE                                         r  button_sync[0]/ff1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         1.370     1.370 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.238    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.329 r  clk_IBUF_BUFG_inst/O
                         net (fo=267, routed)         1.434     4.763    button_sync[0]/clk_IBUF_BUFG
    SLICE_X8Y65          FDRE                                         r  button_sync[0]/ff1_reg/C

Slack:                    inf
  Source:                 sw_i[5]
                            (input port)
  Destination:            sw_sync[5]/ff_reg/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.023ns  (logic 1.349ns (33.539%)  route 2.674ns (66.461%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.758ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.758ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D2                                                0.000     0.000 r  sw_i[5] (IN)
                         net (fo=0)                   0.000     0.000    sw_i[5]
    D2                   IBUF (Prop_ibuf_I_O)         1.349     1.349 r  sw_i_IBUF[5]_inst/O
                         net (fo=1, routed)           2.674     4.023    sw_sync[5]/sw_i_IBUF[0]
    SLICE_X13Y70         FDRE                                         r  sw_sync[5]/ff_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         1.370     1.370 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.238    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.329 r  clk_IBUF_BUFG_inst/O
                         net (fo=267, routed)         1.429     4.758    sw_sync[5]/clk_IBUF_BUFG
    SLICE_X13Y70         FDRE                                         r  sw_sync[5]/ff_reg/C

Slack:                    inf
  Source:                 sw_i[1]
                            (input port)
  Destination:            sw_sync[1]/ff_reg/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.999ns  (logic 1.327ns (33.185%)  route 2.672ns (66.815%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.758ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.758ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    F2                                                0.000     0.000 r  sw_i[1] (IN)
                         net (fo=0)                   0.000     0.000    sw_i[1]
    F2                   IBUF (Prop_ibuf_I_O)         1.327     1.327 r  sw_i_IBUF[1]_inst/O
                         net (fo=1, routed)           2.672     3.999    sw_sync[1]/sw_i_IBUF[0]
    SLICE_X12Y69         FDRE                                         r  sw_sync[1]/ff_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         1.370     1.370 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.238    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.329 r  clk_IBUF_BUFG_inst/O
                         net (fo=267, routed)         1.429     4.758    sw_sync[1]/clk_IBUF_BUFG
    SLICE_X12Y69         FDRE                                         r  sw_sync[1]/ff_reg/C

Slack:                    inf
  Source:                 continue_i
                            (input port)
  Destination:            button_sync[1]/ff1_reg/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.926ns  (logic 1.325ns (33.758%)  route 2.601ns (66.242%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.758ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.758ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    G2                                                0.000     0.000 r  continue_i (IN)
                         net (fo=0)                   0.000     0.000    continue_i
    G2                   IBUF (Prop_ibuf_I_O)         1.325     1.325 r  continue_i_IBUF_inst/O
                         net (fo=1, routed)           2.601     3.926    button_sync[1]/continue_i_IBUF
    SLICE_X13Y70         FDRE                                         r  button_sync[1]/ff1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         1.370     1.370 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.238    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.329 r  clk_IBUF_BUFG_inst/O
                         net (fo=267, routed)         1.429     4.758    button_sync[1]/clk_IBUF_BUFG
    SLICE_X13Y70         FDRE                                         r  button_sync[1]/ff1_reg/C

Slack:                    inf
  Source:                 sw_i[6]
                            (input port)
  Destination:            sw_sync[6]/ff_reg/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.908ns  (logic 1.326ns (33.920%)  route 2.582ns (66.080%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.758ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.758ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D1                                                0.000     0.000 r  sw_i[6] (IN)
                         net (fo=0)                   0.000     0.000    sw_i[6]
    D1                   IBUF (Prop_ibuf_I_O)         1.326     1.326 r  sw_i_IBUF[6]_inst/O
                         net (fo=1, routed)           2.582     3.908    sw_sync[6]/sw_i_IBUF[0]
    SLICE_X13Y70         FDRE                                         r  sw_sync[6]/ff_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         1.370     1.370 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.238    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.329 r  clk_IBUF_BUFG_inst/O
                         net (fo=267, routed)         1.429     4.758    sw_sync[6]/clk_IBUF_BUFG
    SLICE_X13Y70         FDRE                                         r  sw_sync[6]/ff_reg/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 sw_i[11]
                            (input port)
  Destination:            sw_sync[11]/ff_reg/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.311ns  (logic 0.420ns (32.061%)  route 0.891ns (67.939%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.942ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.942ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A6                                                0.000     0.000 r  sw_i[11] (IN)
                         net (fo=0)                   0.000     0.000    sw_i[11]
    A6                   IBUF (Prop_ibuf_I_O)         0.420     0.420 r  sw_i_IBUF[11]_inst/O
                         net (fo=1, routed)           0.891     1.311    sw_sync[11]/sw_i_IBUF[0]
    SLICE_X14Y85         FDRE                                         r  sw_sync[11]/ff_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.396     0.396 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.085    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.114 r  clk_IBUF_BUFG_inst/O
                         net (fo=267, routed)         0.828     1.942    sw_sync[11]/clk_IBUF_BUFG
    SLICE_X14Y85         FDRE                                         r  sw_sync[11]/ff_reg/C

Slack:                    inf
  Source:                 sw_i[8]
                            (input port)
  Destination:            sw_sync[8]/ff_reg/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.376ns  (logic 0.415ns (30.167%)  route 0.961ns (69.833%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.932ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.932ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    B2                                                0.000     0.000 r  sw_i[8] (IN)
                         net (fo=0)                   0.000     0.000    sw_i[8]
    B2                   IBUF (Prop_ibuf_I_O)         0.415     0.415 r  sw_i_IBUF[8]_inst/O
                         net (fo=1, routed)           0.961     1.376    sw_sync[8]/sw_i_IBUF[0]
    SLICE_X15Y76         FDRE                                         r  sw_sync[8]/ff_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.396     0.396 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.085    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.114 r  clk_IBUF_BUFG_inst/O
                         net (fo=267, routed)         0.818     1.932    sw_sync[8]/clk_IBUF_BUFG
    SLICE_X15Y76         FDRE                                         r  sw_sync[8]/ff_reg/C

Slack:                    inf
  Source:                 sw_i[7]
                            (input port)
  Destination:            sw_sync[7]/ff_reg/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.396ns  (logic 0.413ns (29.588%)  route 0.983ns (70.412%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.935ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.935ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C2                                                0.000     0.000 r  sw_i[7] (IN)
                         net (fo=0)                   0.000     0.000    sw_i[7]
    C2                   IBUF (Prop_ibuf_I_O)         0.413     0.413 r  sw_i_IBUF[7]_inst/O
                         net (fo=1, routed)           0.983     1.396    sw_sync[7]/sw_i_IBUF[0]
    SLICE_X14Y78         FDRE                                         r  sw_sync[7]/ff_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.396     0.396 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.085    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.114 r  clk_IBUF_BUFG_inst/O
                         net (fo=267, routed)         0.822     1.935    sw_sync[7]/clk_IBUF_BUFG
    SLICE_X14Y78         FDRE                                         r  sw_sync[7]/ff_reg/C

Slack:                    inf
  Source:                 sw_i[9]
                            (input port)
  Destination:            sw_sync[9]/ff_reg/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.473ns  (logic 0.424ns (28.812%)  route 1.049ns (71.188%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.935ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.935ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A4                                                0.000     0.000 r  sw_i[9] (IN)
                         net (fo=0)                   0.000     0.000    sw_i[9]
    A4                   IBUF (Prop_ibuf_I_O)         0.424     0.424 r  sw_i_IBUF[9]_inst/O
                         net (fo=1, routed)           1.049     1.473    sw_sync[9]/sw_i_IBUF[0]
    SLICE_X15Y78         FDRE                                         r  sw_sync[9]/ff_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.396     0.396 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.085    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.114 r  clk_IBUF_BUFG_inst/O
                         net (fo=267, routed)         0.822     1.935    sw_sync[9]/clk_IBUF_BUFG
    SLICE_X15Y78         FDRE                                         r  sw_sync[9]/ff_reg/C

Slack:                    inf
  Source:                 sw_i[2]
                            (input port)
  Destination:            sw_sync[2]/ff_reg/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.484ns  (logic 0.405ns (27.263%)  route 1.080ns (72.737%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.937ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.937ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    F1                                                0.000     0.000 r  sw_i[2] (IN)
                         net (fo=0)                   0.000     0.000    sw_i[2]
    F1                   IBUF (Prop_ibuf_I_O)         0.405     0.405 r  sw_i_IBUF[2]_inst/O
                         net (fo=1, routed)           1.080     1.484    sw_sync[2]/sw_i_IBUF[0]
    SLICE_X13Y69         FDRE                                         r  sw_sync[2]/ff_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.396     0.396 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.085    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.114 r  clk_IBUF_BUFG_inst/O
                         net (fo=267, routed)         0.823     1.937    sw_sync[2]/clk_IBUF_BUFG
    SLICE_X13Y69         FDRE                                         r  sw_sync[2]/ff_reg/C

Slack:                    inf
  Source:                 sw_i[12]
                            (input port)
  Destination:            sw_sync[12]/ff_reg/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.500ns  (logic 0.410ns (27.313%)  route 1.090ns (72.687%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.940ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.940ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C7                                                0.000     0.000 r  sw_i[12] (IN)
                         net (fo=0)                   0.000     0.000    sw_i[12]
    C7                   IBUF (Prop_ibuf_I_O)         0.410     0.410 r  sw_i_IBUF[12]_inst/O
                         net (fo=1, routed)           1.090     1.500    sw_sync[12]/sw_i_IBUF[0]
    SLICE_X15Y83         FDRE                                         r  sw_sync[12]/ff_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.396     0.396 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.085    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.114 r  clk_IBUF_BUFG_inst/O
                         net (fo=267, routed)         0.826     1.940    sw_sync[12]/clk_IBUF_BUFG
    SLICE_X15Y83         FDRE                                         r  sw_sync[12]/ff_reg/C

Slack:                    inf
  Source:                 sw_i[4]
                            (input port)
  Destination:            sw_sync[4]/ff_reg/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.504ns  (logic 0.402ns (26.707%)  route 1.102ns (73.293%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.932ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.932ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    E1                                                0.000     0.000 r  sw_i[4] (IN)
                         net (fo=0)                   0.000     0.000    sw_i[4]
    E1                   IBUF (Prop_ibuf_I_O)         0.402     0.402 r  sw_i_IBUF[4]_inst/O
                         net (fo=1, routed)           1.102     1.504    sw_sync[4]/sw_i_IBUF[0]
    SLICE_X12Y73         FDRE                                         r  sw_sync[4]/ff_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.396     0.396 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.085    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.114 r  clk_IBUF_BUFG_inst/O
                         net (fo=267, routed)         0.818     1.932    sw_sync[4]/clk_IBUF_BUFG
    SLICE_X12Y73         FDRE                                         r  sw_sync[4]/ff_reg/C

Slack:                    inf
  Source:                 sw_i[10]
                            (input port)
  Destination:            sw_sync[10]/ff_reg/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.519ns  (logic 0.425ns (27.979%)  route 1.094ns (72.021%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.937ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.937ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A5                                                0.000     0.000 r  sw_i[10] (IN)
                         net (fo=0)                   0.000     0.000    sw_i[10]
    A5                   IBUF (Prop_ibuf_I_O)         0.425     0.425 r  sw_i_IBUF[10]_inst/O
                         net (fo=1, routed)           1.094     1.519    sw_sync[10]/sw_i_IBUF[0]
    SLICE_X14Y80         FDRE                                         r  sw_sync[10]/ff_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.396     0.396 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.085    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.114 r  clk_IBUF_BUFG_inst/O
                         net (fo=267, routed)         0.823     1.937    sw_sync[10]/clk_IBUF_BUFG
    SLICE_X14Y80         FDRE                                         r  sw_sync[10]/ff_reg/C

Slack:                    inf
  Source:                 sw_i[6]
                            (input port)
  Destination:            sw_sync[6]/ff_reg/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.522ns  (logic 0.403ns (26.451%)  route 1.119ns (73.549%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.936ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.936ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D1                                                0.000     0.000 r  sw_i[6] (IN)
                         net (fo=0)                   0.000     0.000    sw_i[6]
    D1                   IBUF (Prop_ibuf_I_O)         0.403     0.403 r  sw_i_IBUF[6]_inst/O
                         net (fo=1, routed)           1.119     1.522    sw_sync[6]/sw_i_IBUF[0]
    SLICE_X13Y70         FDRE                                         r  sw_sync[6]/ff_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.396     0.396 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.085    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.114 r  clk_IBUF_BUFG_inst/O
                         net (fo=267, routed)         0.822     1.936    sw_sync[6]/clk_IBUF_BUFG
    SLICE_X13Y70         FDRE                                         r  sw_sync[6]/ff_reg/C

Slack:                    inf
  Source:                 sw_i[3]
                            (input port)
  Destination:            sw_sync[3]/ff_reg/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.528ns  (logic 0.427ns (27.953%)  route 1.101ns (72.047%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.938ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.938ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    E2                                                0.000     0.000 r  sw_i[3] (IN)
                         net (fo=0)                   0.000     0.000    sw_i[3]
    E2                   IBUF (Prop_ibuf_I_O)         0.427     0.427 r  sw_i_IBUF[3]_inst/O
                         net (fo=1, routed)           1.101     1.528    sw_sync[3]/sw_i_IBUF[0]
    SLICE_X12Y68         FDRE                                         r  sw_sync[3]/ff_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.396     0.396 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.085    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.114 r  clk_IBUF_BUFG_inst/O
                         net (fo=267, routed)         0.824     1.938    sw_sync[3]/clk_IBUF_BUFG
    SLICE_X12Y68         FDRE                                         r  sw_sync[3]/ff_reg/C





