<profile>

<section name = "Vivado HLS Report for 'sobel_filter'" level="0">
<item name = "Date">Mon Dec  3 17:45:26 2018
</item>
<item name = "Version">2018.1 (Build 2188600 on Wed Apr 04 19:04:02 MDT 2018)</item>
<item name = "Project">sobellab4</item>
<item name = "Solution">solution1</item>
<item name = "Product family">zynq</item>
<item name = "Target device">xc7z020clg484-1</item>
</section>

<section name = "Performance Estimates" level="0">
<item name = "Timing (ns)">
<section name = "" level="1">
<item name = "Target clock period (ns)">6.70</item>
<item name = "Clock uncertainty (ns)">0.84</item>
<item name = "Estimated clock period (ns)">5.86</item>
</section>
</item>
<item name = "Latency (clock cycles)">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="6">, min, max, min, max, Type</keys>
<column name="">4171584, 4171584, 4171584, 4171584, none</column>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="0">
<keys size="7">Instance, Module, min, max, min, max, Type</keys>
</table>
</item>
<item name = "Loop"><table name="" hasTotal="0">
<keys size="8">Loop Name, min, max, Latency, achieved, target, Count, Pipelined</keys>
<column name="- FillCacheRows">3862, 3862, 1931, -, -, 2, no</column>
<column name=" + FillCacheCols">1921, 1921, 3, 1, 1, 1920, yes</column>
<column name="- FilterRows">4167720, 4167720, 3859, -, -, 1080, no</column>
<column name=" + FilterCols">3844, 3844, 7, 2, 2, 1920, yes</column>
</table>
</item>
</section>
</item>
</section>
</item>
</section>

<section name = "Utilization Estimates" level="0">
<item name = "Summary"><table name="" hasTotal="1">
<keys size="5">Name, BRAM_18K, DSP48E, FF, LUT</keys>
<column name="DSP">-, -, -, -</column>
<column name="Expression">-, -, 0, 743</column>
<column name="FIFO">-, -, -, -</column>
<column name="Instance">4, -, 1136, 1496</column>
<column name="Memory">4, -, 0, 0</column>
<column name="Multiplexer">-, -, -, 429</column>
<column name="Register">0, -, 644, 32</column>
<specialColumn name="Available">280, 220, 106400, 53200</specialColumn>
<specialColumn name="Utilization (%)">2, 0, 1, 5</specialColumn>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="1">
<keys size="6">Instance, Module, BRAM_18K, DSP48E, FF, LUT</keys>
<column name="sobel_filter_AXILiteS_s_axi_U">sobel_filter_AXILiteS_s_axi, 0, 0, 112, 168</column>
<column name="sobel_filter_gmem0_m_axi_U">sobel_filter_gmem0_m_axi, 2, 0, 512, 580</column>
<column name="sobel_filter_gmem1_m_axi_U">sobel_filter_gmem1_m_axi, 2, 0, 512, 580</column>
<column name="sobel_filter_mux_fYi_U1">sobel_filter_mux_fYi, 0, 0, 0, 21</column>
<column name="sobel_filter_mux_fYi_U2">sobel_filter_mux_fYi, 0, 0, 0, 21</column>
<column name="sobel_filter_mux_fYi_U3">sobel_filter_mux_fYi, 0, 0, 0, 21</column>
<column name="sobel_filter_mux_fYi_U4">sobel_filter_mux_fYi, 0, 0, 0, 21</column>
<column name="sobel_filter_mux_fYi_U5">sobel_filter_mux_fYi, 0, 0, 0, 21</column>
<column name="sobel_filter_mux_fYi_U6">sobel_filter_mux_fYi, 0, 0, 0, 21</column>
<column name="sobel_filter_mux_fYi_U7">sobel_filter_mux_fYi, 0, 0, 0, 21</column>
<column name="sobel_filter_mux_fYi_U8">sobel_filter_mux_fYi, 0, 0, 0, 21</column>
</table>
</item>
<item name = "DSP48"><table name="" hasTotal="0">
<keys size="3">Instance, Module, Expression</keys>
</table>
</item>
<item name = "Memory"><table name="" hasTotal="1">
<keys size="9">Memory, Module, BRAM_18K, FF, LUT, Words, Bits, Banks, W*Bits*Banks</keys>
<column name="cache_0_U">sobel_filter_cachbkb, 1, 0, 0, 1920, 8, 1, 15360</column>
<column name="cache_1_U">sobel_filter_cachbkb, 1, 0, 0, 1920, 8, 1, 15360</column>
<column name="cache_2_U">sobel_filter_cachdEe, 1, 0, 0, 1920, 8, 1, 15360</column>
<column name="cache_3_U">sobel_filter_cachdEe, 1, 0, 0, 1920, 8, 1, 15360</column>
</table>
</item>
<item name = "FIFO"><table name="" hasTotal="1">
<keys size="7">Name, BRAM_18K, FF, LUT, Depth, Bits, Size:D*B</keys>
</table>
</item>
<item name = "Expression"><table name="" hasTotal="1">
<keys size="7">Variable Name, Operation, DSP48E, FF, LUT, Bitwidth P0, Bitwidth P1</keys>
<column name="i_1_fu_412_p2">+, 0, 0, 10, 2, 1</column>
<column name="i_2_fu_505_p2">+, 0, 0, 13, 11, 1</column>
<column name="inter_pix2_sum6_fu_642_p2">+, 0, 0, 41, 34, 34</column>
<column name="inter_pix2_sum_fu_466_p2">+, 0, 0, 41, 34, 34</column>
<column name="j_1_fu_487_p2">+, 0, 0, 13, 11, 1</column>
<column name="j_2_fu_682_p2">+, 0, 0, 13, 11, 1</column>
<column name="out_pix4_sum_fu_591_p2">+, 0, 0, 40, 33, 33</column>
<column name="tmp18_fu_981_p2">+, 0, 0, 8, 11, 11</column>
<column name="tmp19_fu_947_p2">+, 0, 0, 15, 9, 9</column>
<column name="tmp20_fu_953_p2">+, 0, 0, 15, 8, 8</column>
<column name="tmp21_fu_1007_p2">+, 0, 0, 8, 8, 8</column>
<column name="tmp_23_fu_724_p2">+, 0, 0, 12, 2, 12</column>
<column name="tmp_25_fu_1048_p2">+, 0, 0, 15, 8, 8</column>
<column name="tmp_28_fu_569_p2">+, 0, 0, 13, 10, 11</column>
<column name="tmp_34_0_0_t_fu_662_p2">+, 0, 0, 10, 2, 2</column>
<column name="tmp_34_0_2_t_fu_667_p2">+, 0, 0, 10, 1, 2</column>
<column name="tmp_40_fu_1011_p2">+, 0, 0, 8, 8, 8</column>
<column name="tmp_9_fu_557_p2">+, 0, 0, 13, 2, 11</column>
<column name="x_weight_2_2_fu_989_p2">+, 0, 0, 8, 11, 11</column>
<column name="y_weight_1_1_fu_879_p2">+, 0, 0, 8, 11, 11</column>
<column name="y_weight_2_1_fu_973_p2">+, 0, 0, 8, 11, 11</column>
<column name="tmp_10_fu_628_p2">-, 0, 0, 30, 23, 23</column>
<column name="tmp_2_fu_446_p2">-, 0, 0, 17, 13, 13</column>
<column name="tmp_39_0_1_fu_830_p2">-, 0, 0, 14, 1, 10</column>
<column name="tmp_41_fu_1016_p2">-, 0, 0, 15, 1, 8</column>
<column name="tmp_46_fu_1032_p2">-, 0, 0, 15, 1, 8</column>
<column name="tmp_8_fu_547_p2">-, 0, 0, 30, 23, 23</column>
<column name="x_weight_0_1_fu_840_p2">-, 0, 0, 8, 11, 11</column>
<column name="x_weight_0_2_fu_852_p2">-, 0, 0, 8, 11, 11</column>
<column name="y_weight_0_2_fu_858_p2">-, 0, 0, 15, 9, 9</column>
<column name="y_weight_1_2_fu_896_p2">-, 0, 0, 8, 11, 11</column>
<column name="y_weight_2_2_fu_995_p2">-, 0, 0, 8, 11, 11</column>
<column name="ap_block_pp0_stage0_11001">and, 0, 0, 2, 1, 1</column>
<column name="ap_block_pp1_stage0_11001">and, 0, 0, 2, 1, 1</column>
<column name="ap_block_pp1_stage1_11001">and, 0, 0, 2, 1, 1</column>
<column name="ap_block_state24_pp1_stage1_iter0">and, 0, 0, 2, 1, 1</column>
<column name="sel_tmp2_fu_1085_p2">and, 0, 0, 2, 1, 1</column>
<column name="cond_fu_452_p2">icmp, 0, 0, 8, 2, 1</column>
<column name="tmp_16_fu_676_p2">icmp, 0, 0, 13, 11, 9</column>
<column name="tmp_17_fu_688_p2">icmp, 0, 0, 13, 11, 1</column>
<column name="tmp_18_fu_694_p2">icmp, 0, 0, 13, 11, 9</column>
<column name="tmp_19_fu_1001_p2">icmp, 0, 0, 13, 11, 1</column>
<column name="tmp_22_fu_1022_p2">icmp, 0, 0, 13, 11, 1</column>
<column name="tmp_26_fu_1060_p2">icmp, 0, 0, 11, 8, 6</column>
<column name="tmp_27_fu_563_p2">icmp, 0, 0, 13, 11, 11</column>
<column name="tmp_31_fu_1066_p2">icmp, 0, 0, 11, 8, 8</column>
<column name="tmp_4_fu_499_p2">icmp, 0, 0, 13, 11, 11</column>
<column name="tmp_5_fu_481_p2">icmp, 0, 0, 13, 11, 9</column>
<column name="tmp_6_fu_511_p2">icmp, 0, 0, 13, 11, 1</column>
<column name="tmp_7_fu_517_p2">icmp, 0, 0, 13, 11, 11</column>
<column name="tmp_fu_406_p2">icmp, 0, 0, 9, 2, 3</column>
<column name="or_cond2_fu_710_p2">or, 0, 0, 2, 1, 1</column>
<column name="tmp15_fu_700_p2">or, 0, 0, 2, 1, 1</column>
<column name="tmp16_fu_705_p2">or, 0, 0, 2, 1, 1</column>
<column name="tmp_48_fu_1099_p2">or, 0, 0, 2, 1, 1</column>
<column name="p_i_fu_1072_p3">select, 0, 0, 8, 1, 1</column>
<column name="sel_tmp_fu_1091_p3">select, 0, 0, 2, 1, 2</column>
<column name="tmp_44_fu_1038_p3">select, 0, 0, 8, 1, 8</column>
<column name="tmp_47_fu_1043_p3">select, 0, 0, 8, 1, 8</column>
<column name="tmp_s_fu_575_p3">select, 0, 0, 11, 1, 11</column>
<column name="val_fu_1104_p3">select, 0, 0, 8, 1, 8</column>
<column name="ap_enable_pp0">xor, 0, 0, 2, 1, 2</column>
<column name="ap_enable_pp1">xor, 0, 0, 2, 1, 2</column>
<column name="ap_enable_reg_pp0_iter1">xor, 0, 0, 2, 2, 1</column>
<column name="ap_enable_reg_pp1_iter1">xor, 0, 0, 2, 2, 1</column>
<column name="edge_val_fu_1054_p2">xor, 0, 0, 8, 8, 2</column>
<column name="sel_tmp1_fu_1080_p2">xor, 0, 0, 2, 1, 2</column>
<column name="tmp_11_t_fu_657_p2">xor, 0, 0, 3, 2, 3</column>
</table>
</item>
<item name = "Multiplexer"><table name="" hasTotal="1">
<keys size="5">Name, LUT, Input Size, Bits, Total Bits</keys>
<column name="ap_NS_fsm">129, 28, 1, 28</column>
<column name="ap_enable_reg_pp0_iter1">9, 2, 1, 2</column>
<column name="ap_enable_reg_pp0_iter2">9, 2, 1, 2</column>
<column name="ap_enable_reg_pp1_iter1">9, 2, 1, 2</column>
<column name="ap_enable_reg_pp1_iter3">9, 2, 1, 2</column>
<column name="ap_phi_mux_cols_assign_phi_fu_381_p4">9, 2, 11, 22</column>
<column name="ap_sig_ioackin_gmem0_ARREADY">9, 2, 1, 2</column>
<column name="ap_sig_ioackin_gmem1_AWREADY">9, 2, 1, 2</column>
<column name="ap_sig_ioackin_gmem1_WREADY">9, 2, 1, 2</column>
<column name="cache_0_address0">21, 4, 11, 44</column>
<column name="cache_0_address1">15, 3, 11, 33</column>
<column name="cache_1_address0">21, 4, 11, 44</column>
<column name="cache_1_address1">15, 3, 11, 33</column>
<column name="cache_2_address0">15, 3, 11, 33</column>
<column name="cache_2_address1">15, 3, 11, 33</column>
<column name="cache_3_address0">15, 3, 11, 33</column>
<column name="cache_3_address1">15, 3, 11, 33</column>
<column name="cols_assign_reg_377">9, 2, 11, 22</column>
<column name="gmem0_ARADDR">15, 3, 32, 96</column>
<column name="gmem0_blk_n_AR">9, 2, 1, 2</column>
<column name="gmem0_blk_n_R">9, 2, 1, 2</column>
<column name="gmem1_blk_n_AW">9, 2, 1, 2</column>
<column name="gmem1_blk_n_B">9, 2, 1, 2</column>
<column name="gmem1_blk_n_W">9, 2, 1, 2</column>
<column name="i_reg_344">9, 2, 2, 4</column>
<column name="j_reg_355">9, 2, 11, 22</column>
<column name="rows_assign_reg_366">9, 2, 11, 22</column>
</table>
</item>
<item name = "Register"><table name="" hasTotal="1">
<keys size="5">Name, FF, LUT, Bits, Const Bits</keys>
<column name="ap_CS_fsm">27, 0, 27, 0</column>
<column name="ap_enable_reg_pp0_iter0">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter1">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter2">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp1_iter0">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp1_iter1">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp1_iter2">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp1_iter3">1, 0, 1, 0</column>
<column name="ap_reg_ioackin_gmem0_ARREADY">1, 0, 1, 0</column>
<column name="ap_reg_ioackin_gmem1_AWREADY">1, 0, 1, 0</column>
<column name="ap_reg_ioackin_gmem1_WREADY">1, 0, 1, 0</column>
<column name="cache_0_addr_2_reg_1259">11, 0, 11, 0</column>
<column name="cache_0_addr_reg_1159">11, 0, 11, 0</column>
<column name="cache_0_addr_reg_1159_pp0_iter1_reg">11, 0, 11, 0</column>
<column name="cache_0_load_2_reg_1358">8, 0, 8, 0</column>
<column name="cache_1_addr_2_reg_1265">11, 0, 11, 0</column>
<column name="cache_1_addr_reg_1164">11, 0, 11, 0</column>
<column name="cache_1_addr_reg_1164_pp0_iter1_reg">11, 0, 11, 0</column>
<column name="cache_1_load_2_reg_1365">8, 0, 8, 0</column>
<column name="cache_2_addr_1_reg_1271">11, 0, 11, 0</column>
<column name="cache_2_load_2_reg_1372">8, 0, 8, 0</column>
<column name="cache_3_addr_1_reg_1277">11, 0, 11, 0</column>
<column name="cache_3_load_2_reg_1379">8, 0, 8, 0</column>
<column name="cols_assign_cast_reg_1238">11, 0, 12, 1</column>
<column name="cols_assign_reg_377">11, 0, 11, 0</column>
<column name="cond_reg_1140">1, 0, 1, 0</column>
<column name="gmem0_addr_1_read_reg_1333">8, 0, 8, 0</column>
<column name="gmem0_addr_1_reg_1214">32, 0, 32, 0</column>
<column name="gmem0_addr_read_reg_1169">8, 0, 8, 0</column>
<column name="gmem0_addr_reg_1144">32, 0, 32, 0</column>
<column name="gmem1_addr_reg_1208">32, 0, 32, 0</column>
<column name="i_1_reg_1135">2, 0, 2, 0</column>
<column name="i_2_reg_1178">11, 0, 11, 0</column>
<column name="i_reg_344">2, 0, 2, 0</column>
<column name="j_2_reg_1247">11, 0, 11, 0</column>
<column name="j_reg_355">11, 0, 11, 0</column>
<column name="or_cond2_reg_1253">1, 0, 1, 0</column>
<column name="rows_assign_reg_366">11, 0, 11, 0</column>
<column name="tmp19_reg_1417">9, 0, 9, 0</column>
<column name="tmp20_reg_1422">8, 0, 8, 0</column>
<column name="tmp_11_t_reg_1220">2, 0, 2, 0</column>
<column name="tmp_14_reg_1193">2, 0, 2, 0</column>
<column name="tmp_16_reg_1243">1, 0, 1, 0</column>
<column name="tmp_19_reg_1427">1, 0, 1, 0</column>
<column name="tmp_1_cast_reg_1121">30, 0, 33, 3</column>
<column name="tmp_22_reg_1442">1, 0, 1, 0</column>
<column name="tmp_27_cast_reg_1126">34, 0, 34, 0</column>
<column name="tmp_32_reg_1341">8, 0, 8, 0</column>
<column name="tmp_33_reg_1347">8, 0, 8, 0</column>
<column name="tmp_34_0_0_t_reg_1224">2, 0, 2, 0</column>
<column name="tmp_34_0_2_t_reg_1231">2, 0, 2, 0</column>
<column name="tmp_34_reg_1352">8, 0, 8, 0</column>
<column name="tmp_35_reg_1303">8, 0, 8, 0</column>
<column name="tmp_36_reg_1308">8, 0, 8, 0</column>
<column name="tmp_37_reg_1396">8, 0, 8, 0</column>
<column name="tmp_38_reg_1401">8, 0, 8, 0</column>
<column name="tmp_39_reg_1406">8, 0, 8, 0</column>
<column name="tmp_40_reg_1432">8, 0, 8, 0</column>
<column name="tmp_41_reg_1437">8, 0, 8, 0</column>
<column name="tmp_43_reg_1411">8, 0, 8, 0</column>
<column name="tmp_45_reg_1447">8, 0, 8, 0</column>
<column name="tmp_46_reg_1452">8, 0, 8, 0</column>
<column name="tmp_6_reg_1183">1, 0, 1, 0</column>
<column name="tmp_7_reg_1188">1, 0, 1, 0</column>
<column name="tmp_s_reg_1202">11, 0, 11, 0</column>
<column name="val_reg_1457">8, 0, 8, 0</column>
<column name="x_weight_0_2_reg_1386">11, 0, 11, 0</column>
<column name="y_weight_1_2_reg_1391">11, 0, 11, 0</column>
<column name="or_cond2_reg_1253">64, 32, 1, 0</column>
</table>
</item>
</section>
</item>
</section>

<section name = "Interface" level="0">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="6">RTL Ports, Dir, Bits, Protocol, Source Object, C Type</keys>
<column name="s_axi_AXILiteS_AWVALID">in, 1, s_axi, AXILiteS, scalar</column>
<column name="s_axi_AXILiteS_AWREADY">out, 1, s_axi, AXILiteS, scalar</column>
<column name="s_axi_AXILiteS_AWADDR">in, 5, s_axi, AXILiteS, scalar</column>
<column name="s_axi_AXILiteS_WVALID">in, 1, s_axi, AXILiteS, scalar</column>
<column name="s_axi_AXILiteS_WREADY">out, 1, s_axi, AXILiteS, scalar</column>
<column name="s_axi_AXILiteS_WDATA">in, 32, s_axi, AXILiteS, scalar</column>
<column name="s_axi_AXILiteS_WSTRB">in, 4, s_axi, AXILiteS, scalar</column>
<column name="s_axi_AXILiteS_ARVALID">in, 1, s_axi, AXILiteS, scalar</column>
<column name="s_axi_AXILiteS_ARREADY">out, 1, s_axi, AXILiteS, scalar</column>
<column name="s_axi_AXILiteS_ARADDR">in, 5, s_axi, AXILiteS, scalar</column>
<column name="s_axi_AXILiteS_RVALID">out, 1, s_axi, AXILiteS, scalar</column>
<column name="s_axi_AXILiteS_RREADY">in, 1, s_axi, AXILiteS, scalar</column>
<column name="s_axi_AXILiteS_RDATA">out, 32, s_axi, AXILiteS, scalar</column>
<column name="s_axi_AXILiteS_RRESP">out, 2, s_axi, AXILiteS, scalar</column>
<column name="s_axi_AXILiteS_BVALID">out, 1, s_axi, AXILiteS, scalar</column>
<column name="s_axi_AXILiteS_BREADY">in, 1, s_axi, AXILiteS, scalar</column>
<column name="s_axi_AXILiteS_BRESP">out, 2, s_axi, AXILiteS, scalar</column>
<column name="ap_clk">in, 1, ap_ctrl_hs, sobel_filter, return value</column>
<column name="ap_rst_n">in, 1, ap_ctrl_hs, sobel_filter, return value</column>
<column name="interrupt">out, 1, ap_ctrl_hs, sobel_filter, return value</column>
<column name="m_axi_gmem0_AWVALID">out, 1, m_axi, gmem0, pointer</column>
<column name="m_axi_gmem0_AWREADY">in, 1, m_axi, gmem0, pointer</column>
<column name="m_axi_gmem0_AWADDR">out, 32, m_axi, gmem0, pointer</column>
<column name="m_axi_gmem0_AWID">out, 1, m_axi, gmem0, pointer</column>
<column name="m_axi_gmem0_AWLEN">out, 8, m_axi, gmem0, pointer</column>
<column name="m_axi_gmem0_AWSIZE">out, 3, m_axi, gmem0, pointer</column>
<column name="m_axi_gmem0_AWBURST">out, 2, m_axi, gmem0, pointer</column>
<column name="m_axi_gmem0_AWLOCK">out, 2, m_axi, gmem0, pointer</column>
<column name="m_axi_gmem0_AWCACHE">out, 4, m_axi, gmem0, pointer</column>
<column name="m_axi_gmem0_AWPROT">out, 3, m_axi, gmem0, pointer</column>
<column name="m_axi_gmem0_AWQOS">out, 4, m_axi, gmem0, pointer</column>
<column name="m_axi_gmem0_AWREGION">out, 4, m_axi, gmem0, pointer</column>
<column name="m_axi_gmem0_AWUSER">out, 1, m_axi, gmem0, pointer</column>
<column name="m_axi_gmem0_WVALID">out, 1, m_axi, gmem0, pointer</column>
<column name="m_axi_gmem0_WREADY">in, 1, m_axi, gmem0, pointer</column>
<column name="m_axi_gmem0_WDATA">out, 32, m_axi, gmem0, pointer</column>
<column name="m_axi_gmem0_WSTRB">out, 4, m_axi, gmem0, pointer</column>
<column name="m_axi_gmem0_WLAST">out, 1, m_axi, gmem0, pointer</column>
<column name="m_axi_gmem0_WID">out, 1, m_axi, gmem0, pointer</column>
<column name="m_axi_gmem0_WUSER">out, 1, m_axi, gmem0, pointer</column>
<column name="m_axi_gmem0_ARVALID">out, 1, m_axi, gmem0, pointer</column>
<column name="m_axi_gmem0_ARREADY">in, 1, m_axi, gmem0, pointer</column>
<column name="m_axi_gmem0_ARADDR">out, 32, m_axi, gmem0, pointer</column>
<column name="m_axi_gmem0_ARID">out, 1, m_axi, gmem0, pointer</column>
<column name="m_axi_gmem0_ARLEN">out, 8, m_axi, gmem0, pointer</column>
<column name="m_axi_gmem0_ARSIZE">out, 3, m_axi, gmem0, pointer</column>
<column name="m_axi_gmem0_ARBURST">out, 2, m_axi, gmem0, pointer</column>
<column name="m_axi_gmem0_ARLOCK">out, 2, m_axi, gmem0, pointer</column>
<column name="m_axi_gmem0_ARCACHE">out, 4, m_axi, gmem0, pointer</column>
<column name="m_axi_gmem0_ARPROT">out, 3, m_axi, gmem0, pointer</column>
<column name="m_axi_gmem0_ARQOS">out, 4, m_axi, gmem0, pointer</column>
<column name="m_axi_gmem0_ARREGION">out, 4, m_axi, gmem0, pointer</column>
<column name="m_axi_gmem0_ARUSER">out, 1, m_axi, gmem0, pointer</column>
<column name="m_axi_gmem0_RVALID">in, 1, m_axi, gmem0, pointer</column>
<column name="m_axi_gmem0_RREADY">out, 1, m_axi, gmem0, pointer</column>
<column name="m_axi_gmem0_RDATA">in, 32, m_axi, gmem0, pointer</column>
<column name="m_axi_gmem0_RLAST">in, 1, m_axi, gmem0, pointer</column>
<column name="m_axi_gmem0_RID">in, 1, m_axi, gmem0, pointer</column>
<column name="m_axi_gmem0_RUSER">in, 1, m_axi, gmem0, pointer</column>
<column name="m_axi_gmem0_RRESP">in, 2, m_axi, gmem0, pointer</column>
<column name="m_axi_gmem0_BVALID">in, 1, m_axi, gmem0, pointer</column>
<column name="m_axi_gmem0_BREADY">out, 1, m_axi, gmem0, pointer</column>
<column name="m_axi_gmem0_BRESP">in, 2, m_axi, gmem0, pointer</column>
<column name="m_axi_gmem0_BID">in, 1, m_axi, gmem0, pointer</column>
<column name="m_axi_gmem0_BUSER">in, 1, m_axi, gmem0, pointer</column>
<column name="m_axi_gmem1_AWVALID">out, 1, m_axi, gmem1, pointer</column>
<column name="m_axi_gmem1_AWREADY">in, 1, m_axi, gmem1, pointer</column>
<column name="m_axi_gmem1_AWADDR">out, 32, m_axi, gmem1, pointer</column>
<column name="m_axi_gmem1_AWID">out, 1, m_axi, gmem1, pointer</column>
<column name="m_axi_gmem1_AWLEN">out, 8, m_axi, gmem1, pointer</column>
<column name="m_axi_gmem1_AWSIZE">out, 3, m_axi, gmem1, pointer</column>
<column name="m_axi_gmem1_AWBURST">out, 2, m_axi, gmem1, pointer</column>
<column name="m_axi_gmem1_AWLOCK">out, 2, m_axi, gmem1, pointer</column>
<column name="m_axi_gmem1_AWCACHE">out, 4, m_axi, gmem1, pointer</column>
<column name="m_axi_gmem1_AWPROT">out, 3, m_axi, gmem1, pointer</column>
<column name="m_axi_gmem1_AWQOS">out, 4, m_axi, gmem1, pointer</column>
<column name="m_axi_gmem1_AWREGION">out, 4, m_axi, gmem1, pointer</column>
<column name="m_axi_gmem1_AWUSER">out, 1, m_axi, gmem1, pointer</column>
<column name="m_axi_gmem1_WVALID">out, 1, m_axi, gmem1, pointer</column>
<column name="m_axi_gmem1_WREADY">in, 1, m_axi, gmem1, pointer</column>
<column name="m_axi_gmem1_WDATA">out, 32, m_axi, gmem1, pointer</column>
<column name="m_axi_gmem1_WSTRB">out, 4, m_axi, gmem1, pointer</column>
<column name="m_axi_gmem1_WLAST">out, 1, m_axi, gmem1, pointer</column>
<column name="m_axi_gmem1_WID">out, 1, m_axi, gmem1, pointer</column>
<column name="m_axi_gmem1_WUSER">out, 1, m_axi, gmem1, pointer</column>
<column name="m_axi_gmem1_ARVALID">out, 1, m_axi, gmem1, pointer</column>
<column name="m_axi_gmem1_ARREADY">in, 1, m_axi, gmem1, pointer</column>
<column name="m_axi_gmem1_ARADDR">out, 32, m_axi, gmem1, pointer</column>
<column name="m_axi_gmem1_ARID">out, 1, m_axi, gmem1, pointer</column>
<column name="m_axi_gmem1_ARLEN">out, 8, m_axi, gmem1, pointer</column>
<column name="m_axi_gmem1_ARSIZE">out, 3, m_axi, gmem1, pointer</column>
<column name="m_axi_gmem1_ARBURST">out, 2, m_axi, gmem1, pointer</column>
<column name="m_axi_gmem1_ARLOCK">out, 2, m_axi, gmem1, pointer</column>
<column name="m_axi_gmem1_ARCACHE">out, 4, m_axi, gmem1, pointer</column>
<column name="m_axi_gmem1_ARPROT">out, 3, m_axi, gmem1, pointer</column>
<column name="m_axi_gmem1_ARQOS">out, 4, m_axi, gmem1, pointer</column>
<column name="m_axi_gmem1_ARREGION">out, 4, m_axi, gmem1, pointer</column>
<column name="m_axi_gmem1_ARUSER">out, 1, m_axi, gmem1, pointer</column>
<column name="m_axi_gmem1_RVALID">in, 1, m_axi, gmem1, pointer</column>
<column name="m_axi_gmem1_RREADY">out, 1, m_axi, gmem1, pointer</column>
<column name="m_axi_gmem1_RDATA">in, 32, m_axi, gmem1, pointer</column>
<column name="m_axi_gmem1_RLAST">in, 1, m_axi, gmem1, pointer</column>
<column name="m_axi_gmem1_RID">in, 1, m_axi, gmem1, pointer</column>
<column name="m_axi_gmem1_RUSER">in, 1, m_axi, gmem1, pointer</column>
<column name="m_axi_gmem1_RRESP">in, 2, m_axi, gmem1, pointer</column>
<column name="m_axi_gmem1_BVALID">in, 1, m_axi, gmem1, pointer</column>
<column name="m_axi_gmem1_BREADY">out, 1, m_axi, gmem1, pointer</column>
<column name="m_axi_gmem1_BRESP">in, 2, m_axi, gmem1, pointer</column>
<column name="m_axi_gmem1_BID">in, 1, m_axi, gmem1, pointer</column>
<column name="m_axi_gmem1_BUSER">in, 1, m_axi, gmem1, pointer</column>
</table>
</item>
</section>

<section name = "Critical Path" level="0">
<item name = "Max Delay">5.86</item>
<item name = "Critical Path Table"><table name="Critical Path Table" hasTotal="0">
<keys size="15">Name, Operator, Delay, Accumulated Delay, Store Source, Resource, Core, Interface, Type, Port, Array, Scope, Pointer, Callee, Phi Node</keys>
<column name="'gmem0_addr_rd_req', sobellab4/Sobel.cpp:71">readreq, 5.86, 5.86, -, -, -, m_axi, request, &apos;gmem0&apos;, -, -, -, -, -</column>
</table>
</item>
</section>
</profile>
