{"vcs1":{"timestamp_begin":1739348812.789935903, "rt":0.26, "ut":0.11, "st":0.10}}
{"vcselab":{"timestamp_begin":1739348813.132816624, "rt":0.26, "ut":0.16, "st":0.09}}
{"link":{"timestamp_begin":1739348813.447493748, "rt":0.15, "ut":0.07, "st":0.08}}
{"SNPS_VCS_INTERNAL_ROOT_START_TIME": 1739348812.562759100}
{"VCS_COMP_START_TIME": 1739348812.562759100}
{"VCS_COMP_END_TIME": 1739348813.667132026}
{"VCS_USER_OPTIONS": "-sverilog top.sv -o sim"}
{"vcs1": {"peak_mem": 265448}}
{"vcselab": {"peak_mem": 150356}}
