TimeQuest Timing Analyzer report for ce281final
Thu Dec  3 18:18:06 2015
Quartus II 64-Bit Version 12.1 Build 243 01/31/2013 Service Pack 1 SJ Full Version


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. TimeQuest Timing Analyzer Summary
  3. Parallel Compilation
  4. Clocks
  5. Slow Model Fmax Summary
  6. Slow Model Setup Summary
  7. Slow Model Hold Summary
  8. Slow Model Recovery Summary
  9. Slow Model Removal Summary
 10. Slow Model Minimum Pulse Width Summary
 11. Slow Model Setup: 'clock_generator:clock_in|inst7'
 12. Slow Model Setup: 'Load'
 13. Slow Model Setup: 'clock_generator:clock_in|clock_divider_1024:inst101|inst10'
 14. Slow Model Setup: 'Clock'
 15. Slow Model Setup: 'clock_generator:clock_in|clock_divider_1024:inst102|inst10'
 16. Slow Model Hold: 'Clock'
 17. Slow Model Hold: 'clock_generator:clock_in|clock_divider_1024:inst102|inst10'
 18. Slow Model Hold: 'clock_generator:clock_in|clock_divider_1024:inst101|inst10'
 19. Slow Model Hold: 'Load'
 20. Slow Model Hold: 'clock_generator:clock_in|inst7'
 21. Slow Model Minimum Pulse Width: 'Clock'
 22. Slow Model Minimum Pulse Width: 'Load'
 23. Slow Model Minimum Pulse Width: 'clock_generator:clock_in|inst7'
 24. Slow Model Minimum Pulse Width: 'clock_generator:clock_in|clock_divider_1024:inst101|inst10'
 25. Slow Model Minimum Pulse Width: 'clock_generator:clock_in|clock_divider_1024:inst102|inst10'
 26. Setup Times
 27. Hold Times
 28. Clock to Output Times
 29. Minimum Clock to Output Times
 30. Propagation Delay
 31. Minimum Propagation Delay
 32. Fast Model Setup Summary
 33. Fast Model Hold Summary
 34. Fast Model Recovery Summary
 35. Fast Model Removal Summary
 36. Fast Model Minimum Pulse Width Summary
 37. Fast Model Setup: 'clock_generator:clock_in|inst7'
 38. Fast Model Setup: 'Load'
 39. Fast Model Setup: 'clock_generator:clock_in|clock_divider_1024:inst101|inst10'
 40. Fast Model Setup: 'Clock'
 41. Fast Model Setup: 'clock_generator:clock_in|clock_divider_1024:inst102|inst10'
 42. Fast Model Hold: 'Clock'
 43. Fast Model Hold: 'clock_generator:clock_in|clock_divider_1024:inst102|inst10'
 44. Fast Model Hold: 'clock_generator:clock_in|clock_divider_1024:inst101|inst10'
 45. Fast Model Hold: 'Load'
 46. Fast Model Hold: 'clock_generator:clock_in|inst7'
 47. Fast Model Minimum Pulse Width: 'Clock'
 48. Fast Model Minimum Pulse Width: 'Load'
 49. Fast Model Minimum Pulse Width: 'clock_generator:clock_in|inst7'
 50. Fast Model Minimum Pulse Width: 'clock_generator:clock_in|clock_divider_1024:inst101|inst10'
 51. Fast Model Minimum Pulse Width: 'clock_generator:clock_in|clock_divider_1024:inst102|inst10'
 52. Setup Times
 53. Hold Times
 54. Clock to Output Times
 55. Minimum Clock to Output Times
 56. Propagation Delay
 57. Minimum Propagation Delay
 58. Multicorner Timing Analysis Summary
 59. Setup Times
 60. Hold Times
 61. Clock to Output Times
 62. Minimum Clock to Output Times
 63. Progagation Delay
 64. Minimum Progagation Delay
 65. Setup Transfers
 66. Hold Transfers
 67. Report TCCS
 68. Report RSKM
 69. Unconstrained Paths
 70. TimeQuest Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2012 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+---------------------------------------------------------------------------------------+
; TimeQuest Timing Analyzer Summary                                                     ;
+--------------------+------------------------------------------------------------------+
; Quartus II Version ; Version 12.1 Build 243 01/31/2013 Service Pack 1 SJ Full Version ;
; Revision Name      ; ce281final                                                       ;
; Device Family      ; Cyclone II                                                       ;
; Device Name        ; EP2C35F672C6                                                     ;
; Timing Models      ; Final                                                            ;
; Delay Model        ; Combined                                                         ;
; Rise/Fall Delays   ; Unavailable                                                      ;
+--------------------+------------------------------------------------------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 8           ;
; Maximum allowed            ; 4           ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 4           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     1 processor            ; 100.0%      ;
;     2-4 processors         ; < 0.1%      ;
;     5-8 processors         ;   0.0%      ;
+----------------------------+-------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clocks                                                                                                                                                                                                                                                                                 ;
+------------------------------------------------------------+------+--------+------------+-------+-------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+----------------------------------------------------------------+
; Clock Name                                                 ; Type ; Period ; Frequency  ; Rise  ; Fall  ; Duty Cycle ; Divide by ; Multiply by ; Phase ; Offset ; Edge List ; Edge Shift ; Inverted ; Master ; Source ; Targets                                                        ;
+------------------------------------------------------------+------+--------+------------+-------+-------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+----------------------------------------------------------------+
; Clock                                                      ; Base ; 1.000  ; 1000.0 MHz ; 0.000 ; 0.500 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { Clock }                                                      ;
; clock_generator:clock_in|clock_divider_1024:inst101|inst10 ; Base ; 1.000  ; 1000.0 MHz ; 0.000 ; 0.500 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { clock_generator:clock_in|clock_divider_1024:inst101|inst10 } ;
; clock_generator:clock_in|clock_divider_1024:inst102|inst10 ; Base ; 1.000  ; 1000.0 MHz ; 0.000 ; 0.500 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { clock_generator:clock_in|clock_divider_1024:inst102|inst10 } ;
; clock_generator:clock_in|inst7                             ; Base ; 1.000  ; 1000.0 MHz ; 0.000 ; 0.500 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { clock_generator:clock_in|inst7 }                             ;
; Load                                                       ; Base ; 1.000  ; 1000.0 MHz ; 0.000 ; 0.500 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { Load }                                                       ;
+------------------------------------------------------------+------+--------+------------+-------+-------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+----------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Fmax Summary                                                                                                                                   ;
+------------+-----------------+------------------------------------------------------------+---------------------------------------------------------------+
; Fmax       ; Restricted Fmax ; Clock Name                                                 ; Note                                                          ;
+------------+-----------------+------------------------------------------------------------+---------------------------------------------------------------+
; 487.8 MHz  ; 450.05 MHz      ; Load                                                       ; limit due to minimum period restriction (max I/O toggle rate) ;
; 487.8 MHz  ; 487.8 MHz       ; clock_generator:clock_in|inst7                             ;                                                               ;
; 565.61 MHz ; 500.0 MHz       ; clock_generator:clock_in|clock_divider_1024:inst101|inst10 ; limit due to high minimum pulse width violation (tch)         ;
; 571.1 MHz  ; 420.17 MHz      ; Clock                                                      ; limit due to minimum period restriction (max I/O toggle rate) ;
; 692.04 MHz ; 500.0 MHz       ; clock_generator:clock_in|clock_divider_1024:inst102|inst10 ; limit due to high minimum pulse width violation (tch)         ;
+------------+-----------------+------------------------------------------------------------+---------------------------------------------------------------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


+-------------------------------------------------------------------------------------+
; Slow Model Setup Summary                                                            ;
+------------------------------------------------------------+--------+---------------+
; Clock                                                      ; Slack  ; End Point TNS ;
+------------------------------------------------------------+--------+---------------+
; clock_generator:clock_in|inst7                             ; -4.343 ; -91.484       ;
; Load                                                       ; -1.050 ; -18.058       ;
; clock_generator:clock_in|clock_divider_1024:inst101|inst10 ; -0.768 ; -3.709        ;
; Clock                                                      ; -0.751 ; -4.224        ;
; clock_generator:clock_in|clock_divider_1024:inst102|inst10 ; -0.445 ; -1.597        ;
+------------------------------------------------------------+--------+---------------+


+-------------------------------------------------------------------------------------+
; Slow Model Hold Summary                                                             ;
+------------------------------------------------------------+--------+---------------+
; Clock                                                      ; Slack  ; End Point TNS ;
+------------------------------------------------------------+--------+---------------+
; Clock                                                      ; -2.536 ; -2.536        ;
; clock_generator:clock_in|clock_divider_1024:inst102|inst10 ; -2.066 ; -2.066        ;
; clock_generator:clock_in|clock_divider_1024:inst101|inst10 ; -2.057 ; -2.057        ;
; Load                                                       ; -1.902 ; -31.287       ;
; clock_generator:clock_in|inst7                             ; 0.335  ; 0.000         ;
+------------------------------------------------------------+--------+---------------+


-------------------------------
; Slow Model Recovery Summary ;
-------------------------------
No paths to report.


------------------------------
; Slow Model Removal Summary ;
------------------------------
No paths to report.


+-------------------------------------------------------------------------------------+
; Slow Model Minimum Pulse Width Summary                                              ;
+------------------------------------------------------------+--------+---------------+
; Clock                                                      ; Slack  ; End Point TNS ;
+------------------------------------------------------------+--------+---------------+
; Clock                                                      ; -1.380 ; -11.380       ;
; Load                                                       ; -1.222 ; -23.222       ;
; clock_generator:clock_in|inst7                             ; -0.500 ; -30.000       ;
; clock_generator:clock_in|clock_divider_1024:inst101|inst10 ; -0.500 ; -10.000       ;
; clock_generator:clock_in|clock_divider_1024:inst102|inst10 ; -0.500 ; -7.000        ;
+------------------------------------------------------------+--------+---------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Setup: 'clock_generator:clock_in|inst7'                                                                                                                                                            ;
+--------+-----------------------------------+-------------------------------------------------------+--------------------------------+--------------------------------+--------------+------------+------------+
; Slack  ; From Node                         ; To Node                                               ; Launch Clock                   ; Latch Clock                    ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------------+-------------------------------------------------------+--------------------------------+--------------------------------+--------------+------------+------------+
; -4.343 ; 3bit_counter:inst22|inst          ; 4bit_4reg_file:inst9|4bit_parallel_register:R1|inst10 ; Load                           ; clock_generator:clock_in|inst7 ; 0.500        ; -2.794     ; 2.085      ;
; -4.343 ; 3bit_counter:inst22|inst          ; 4bit_4reg_file:inst9|4bit_parallel_register:R1|inst8  ; Load                           ; clock_generator:clock_in|inst7 ; 0.500        ; -2.794     ; 2.085      ;
; -4.343 ; 3bit_counter:inst22|inst          ; 4bit_4reg_file:inst9|4bit_parallel_register:R1|inst6  ; Load                           ; clock_generator:clock_in|inst7 ; 0.500        ; -2.794     ; 2.085      ;
; -4.343 ; 3bit_counter:inst22|inst          ; 4bit_4reg_file:inst9|4bit_parallel_register:R1|inst   ; Load                           ; clock_generator:clock_in|inst7 ; 0.500        ; -2.794     ; 2.085      ;
; -4.336 ; 3bit_counter:inst22|inst1         ; 4bit_4reg_file:inst9|4bit_parallel_register:R0|inst10 ; Load                           ; clock_generator:clock_in|inst7 ; 0.500        ; -2.793     ; 2.079      ;
; -4.336 ; 3bit_counter:inst22|inst1         ; 4bit_4reg_file:inst9|4bit_parallel_register:R0|inst8  ; Load                           ; clock_generator:clock_in|inst7 ; 0.500        ; -2.793     ; 2.079      ;
; -4.336 ; 3bit_counter:inst22|inst1         ; 4bit_4reg_file:inst9|4bit_parallel_register:R0|inst6  ; Load                           ; clock_generator:clock_in|inst7 ; 0.500        ; -2.793     ; 2.079      ;
; -4.336 ; 3bit_counter:inst22|inst1         ; 4bit_4reg_file:inst9|4bit_parallel_register:R0|inst   ; Load                           ; clock_generator:clock_in|inst7 ; 0.500        ; -2.793     ; 2.079      ;
; -4.310 ; 3bit_counter:inst22|inst          ; 4bit_4reg_file:inst9|4bit_parallel_register:R3|inst10 ; Load                           ; clock_generator:clock_in|inst7 ; 0.500        ; -2.794     ; 2.052      ;
; -4.310 ; 3bit_counter:inst22|inst          ; 4bit_4reg_file:inst9|4bit_parallel_register:R3|inst8  ; Load                           ; clock_generator:clock_in|inst7 ; 0.500        ; -2.794     ; 2.052      ;
; -4.310 ; 3bit_counter:inst22|inst          ; 4bit_4reg_file:inst9|4bit_parallel_register:R3|inst6  ; Load                           ; clock_generator:clock_in|inst7 ; 0.500        ; -2.794     ; 2.052      ;
; -4.310 ; 3bit_counter:inst22|inst          ; 4bit_4reg_file:inst9|4bit_parallel_register:R3|inst   ; Load                           ; clock_generator:clock_in|inst7 ; 0.500        ; -2.794     ; 2.052      ;
; -4.182 ; 3bit_counter:inst22|inst1         ; 4bit_4reg_file:inst9|4bit_parallel_register:R2|inst10 ; Load                           ; clock_generator:clock_in|inst7 ; 0.500        ; -2.793     ; 1.925      ;
; -4.182 ; 3bit_counter:inst22|inst1         ; 4bit_4reg_file:inst9|4bit_parallel_register:R2|inst8  ; Load                           ; clock_generator:clock_in|inst7 ; 0.500        ; -2.793     ; 1.925      ;
; -4.182 ; 3bit_counter:inst22|inst1         ; 4bit_4reg_file:inst9|4bit_parallel_register:R2|inst6  ; Load                           ; clock_generator:clock_in|inst7 ; 0.500        ; -2.793     ; 1.925      ;
; -4.182 ; 3bit_counter:inst22|inst1         ; 4bit_4reg_file:inst9|4bit_parallel_register:R2|inst   ; Load                           ; clock_generator:clock_in|inst7 ; 0.500        ; -2.793     ; 1.925      ;
; -4.068 ; 3bit_counter:inst22|inst          ; 4bit_4reg_file:inst9|4bit_parallel_register:R0|inst10 ; Load                           ; clock_generator:clock_in|inst7 ; 0.500        ; -2.793     ; 1.811      ;
; -4.068 ; 3bit_counter:inst22|inst          ; 4bit_4reg_file:inst9|4bit_parallel_register:R0|inst8  ; Load                           ; clock_generator:clock_in|inst7 ; 0.500        ; -2.793     ; 1.811      ;
; -4.068 ; 3bit_counter:inst22|inst          ; 4bit_4reg_file:inst9|4bit_parallel_register:R0|inst6  ; Load                           ; clock_generator:clock_in|inst7 ; 0.500        ; -2.793     ; 1.811      ;
; -4.068 ; 3bit_counter:inst22|inst          ; 4bit_4reg_file:inst9|4bit_parallel_register:R0|inst   ; Load                           ; clock_generator:clock_in|inst7 ; 0.500        ; -2.793     ; 1.811      ;
; -4.056 ; 3bit_counter:inst22|inst1         ; 4bit_4reg_file:inst9|4bit_parallel_register:R1|inst10 ; Load                           ; clock_generator:clock_in|inst7 ; 0.500        ; -2.794     ; 1.798      ;
; -4.056 ; 3bit_counter:inst22|inst1         ; 4bit_4reg_file:inst9|4bit_parallel_register:R1|inst8  ; Load                           ; clock_generator:clock_in|inst7 ; 0.500        ; -2.794     ; 1.798      ;
; -4.056 ; 3bit_counter:inst22|inst1         ; 4bit_4reg_file:inst9|4bit_parallel_register:R1|inst6  ; Load                           ; clock_generator:clock_in|inst7 ; 0.500        ; -2.794     ; 1.798      ;
; -4.056 ; 3bit_counter:inst22|inst1         ; 4bit_4reg_file:inst9|4bit_parallel_register:R1|inst   ; Load                           ; clock_generator:clock_in|inst7 ; 0.500        ; -2.794     ; 1.798      ;
; -4.055 ; state_machine:state_machine|inst1 ; state_machine:state_machine|inst4                     ; Load                           ; clock_generator:clock_in|inst7 ; 0.500        ; -2.793     ; 1.798      ;
; -4.048 ; 3bit_counter:inst22|inst1         ; 4bit_4reg_file:inst9|4bit_parallel_register:R3|inst10 ; Load                           ; clock_generator:clock_in|inst7 ; 0.500        ; -2.794     ; 1.790      ;
; -4.048 ; 3bit_counter:inst22|inst1         ; 4bit_4reg_file:inst9|4bit_parallel_register:R3|inst8  ; Load                           ; clock_generator:clock_in|inst7 ; 0.500        ; -2.794     ; 1.790      ;
; -4.048 ; 3bit_counter:inst22|inst1         ; 4bit_4reg_file:inst9|4bit_parallel_register:R3|inst6  ; Load                           ; clock_generator:clock_in|inst7 ; 0.500        ; -2.794     ; 1.790      ;
; -4.048 ; 3bit_counter:inst22|inst1         ; 4bit_4reg_file:inst9|4bit_parallel_register:R3|inst   ; Load                           ; clock_generator:clock_in|inst7 ; 0.500        ; -2.794     ; 1.790      ;
; -3.986 ; state_machine:state_machine|inst3 ; state_machine:state_machine|inst4                     ; Load                           ; clock_generator:clock_in|inst7 ; 0.500        ; -2.793     ; 1.729      ;
; -3.964 ; state_machine:state_machine|inst1 ; state_machine:state_machine|inst2                     ; Load                           ; clock_generator:clock_in|inst7 ; 0.500        ; -2.793     ; 1.707      ;
; -3.907 ; state_machine:state_machine|inst2 ; state_machine:state_machine|inst4                     ; Load                           ; clock_generator:clock_in|inst7 ; 0.500        ; -2.793     ; 1.650      ;
; -3.890 ; 3bit_counter:inst22|inst          ; 4bit_4reg_file:inst9|4bit_parallel_register:R2|inst10 ; Load                           ; clock_generator:clock_in|inst7 ; 0.500        ; -2.793     ; 1.633      ;
; -3.890 ; 3bit_counter:inst22|inst          ; 4bit_4reg_file:inst9|4bit_parallel_register:R2|inst8  ; Load                           ; clock_generator:clock_in|inst7 ; 0.500        ; -2.793     ; 1.633      ;
; -3.890 ; 3bit_counter:inst22|inst          ; 4bit_4reg_file:inst9|4bit_parallel_register:R2|inst6  ; Load                           ; clock_generator:clock_in|inst7 ; 0.500        ; -2.793     ; 1.633      ;
; -3.890 ; 3bit_counter:inst22|inst          ; 4bit_4reg_file:inst9|4bit_parallel_register:R2|inst   ; Load                           ; clock_generator:clock_in|inst7 ; 0.500        ; -2.793     ; 1.633      ;
; -3.770 ; state_machine:state_machine|inst2 ; state_machine:state_machine|inst2                     ; Load                           ; clock_generator:clock_in|inst7 ; 0.500        ; -2.793     ; 1.513      ;
; -3.706 ; state_machine:state_machine|inst3 ; state_machine:state_machine|inst3                     ; Load                           ; clock_generator:clock_in|inst7 ; 0.500        ; -2.793     ; 1.449      ;
; -3.682 ; state_machine:state_machine|inst3 ; state_machine:state_machine|inst2                     ; Load                           ; clock_generator:clock_in|inst7 ; 0.500        ; -2.793     ; 1.425      ;
; -3.646 ; state_machine:state_machine|inst1 ; 4bit_4reg_file:inst9|4bit_parallel_register:R3|inst   ; Load                           ; clock_generator:clock_in|inst7 ; 0.500        ; -2.794     ; 1.388      ;
; -3.642 ; state_machine:state_machine|inst1 ; 4bit_4reg_file:inst9|4bit_parallel_register:R1|inst   ; Load                           ; clock_generator:clock_in|inst7 ; 0.500        ; -2.794     ; 1.384      ;
; -3.635 ; state_machine:state_machine|inst2 ; 4bit_4reg_file:inst9|4bit_parallel_register:R2|inst6  ; Load                           ; clock_generator:clock_in|inst7 ; 0.500        ; -2.793     ; 1.378      ;
; -3.614 ; state_machine:state_machine|inst2 ; 4bit_4reg_file:inst9|4bit_parallel_register:R1|inst6  ; Load                           ; clock_generator:clock_in|inst7 ; 0.500        ; -2.794     ; 1.356      ;
; -3.614 ; state_machine:state_machine|inst2 ; 4bit_4reg_file:inst9|4bit_parallel_register:R3|inst6  ; Load                           ; clock_generator:clock_in|inst7 ; 0.500        ; -2.794     ; 1.356      ;
; -3.612 ; state_machine:state_machine|inst3 ; 4bit_4reg_file:inst9|4bit_parallel_register:R1|inst8  ; Load                           ; clock_generator:clock_in|inst7 ; 0.500        ; -2.794     ; 1.354      ;
; -3.612 ; state_machine:state_machine|inst3 ; 4bit_4reg_file:inst9|4bit_parallel_register:R3|inst8  ; Load                           ; clock_generator:clock_in|inst7 ; 0.500        ; -2.794     ; 1.354      ;
; -3.603 ; state_machine:state_machine|inst4 ; 4bit_4reg_file:inst9|4bit_parallel_register:R1|inst10 ; Load                           ; clock_generator:clock_in|inst7 ; 0.500        ; -2.794     ; 1.345      ;
; -3.602 ; state_machine:state_machine|inst4 ; 4bit_4reg_file:inst9|4bit_parallel_register:R3|inst10 ; Load                           ; clock_generator:clock_in|inst7 ; 0.500        ; -2.794     ; 1.344      ;
; -3.601 ; state_machine:state_machine|inst1 ; 4bit_4reg_file:inst9|4bit_parallel_register:R2|inst   ; Load                           ; clock_generator:clock_in|inst7 ; 0.500        ; -2.793     ; 1.344      ;
; -3.592 ; state_machine:state_machine|inst4 ; 4bit_4reg_file:inst9|4bit_parallel_register:R2|inst10 ; Load                           ; clock_generator:clock_in|inst7 ; 0.500        ; -2.793     ; 1.335      ;
; -3.509 ; 3bit_counter:inst22|inst          ; 3bit_counter:inst22|inst1                             ; Load                           ; clock_generator:clock_in|inst7 ; 0.500        ; -2.793     ; 1.252      ;
; -3.397 ; state_machine:state_machine|inst1 ; 4bit_4reg_file:inst9|4bit_parallel_register:R0|inst   ; Load                           ; clock_generator:clock_in|inst7 ; 0.500        ; -2.793     ; 1.140      ;
; -3.381 ; state_machine:state_machine|inst3 ; 4bit_4reg_file:inst9|4bit_parallel_register:R2|inst8  ; Load                           ; clock_generator:clock_in|inst7 ; 0.500        ; -2.793     ; 1.124      ;
; -3.379 ; state_machine:state_machine|inst4 ; state_machine:state_machine|inst3                     ; Load                           ; clock_generator:clock_in|inst7 ; 0.500        ; -2.793     ; 1.122      ;
; -3.359 ; state_machine:state_machine|inst1 ; state_machine:state_machine|inst3                     ; Load                           ; clock_generator:clock_in|inst7 ; 0.500        ; -2.793     ; 1.102      ;
; -3.286 ; state_machine:state_machine|inst3 ; 4bit_4reg_file:inst9|4bit_parallel_register:R0|inst8  ; Load                           ; clock_generator:clock_in|inst7 ; 0.500        ; -2.793     ; 1.029      ;
; -3.239 ; state_machine:state_machine|inst2 ; 4bit_4reg_file:inst9|4bit_parallel_register:R0|inst6  ; Load                           ; clock_generator:clock_in|inst7 ; 0.500        ; -2.793     ; 0.982      ;
; -3.233 ; state_machine:state_machine|inst2 ; state_machine:state_machine|inst3                     ; Load                           ; clock_generator:clock_in|inst7 ; 0.500        ; -2.793     ; 0.976      ;
; -3.210 ; state_machine:state_machine|inst4 ; 4bit_4reg_file:inst9|4bit_parallel_register:R0|inst10 ; Load                           ; clock_generator:clock_in|inst7 ; 0.500        ; -2.793     ; 0.953      ;
; -3.204 ; state_machine:state_machine|inst4 ; state_machine:state_machine|inst2                     ; Load                           ; clock_generator:clock_in|inst7 ; 0.500        ; -2.793     ; 0.947      ;
; -3.200 ; state_machine:state_machine|inst4 ; state_machine:state_machine|inst1                     ; Load                           ; clock_generator:clock_in|inst7 ; 0.500        ; -2.793     ; 0.943      ;
; -2.914 ; 3bit_counter:inst22|inst          ; 3bit_counter:inst22|inst                              ; Load                           ; clock_generator:clock_in|inst7 ; 0.500        ; -2.793     ; 0.657      ;
; -2.914 ; state_machine:state_machine|inst4 ; state_machine:state_machine|inst4                     ; Load                           ; clock_generator:clock_in|inst7 ; 0.500        ; -2.793     ; 0.657      ;
; -2.914 ; 3bit_counter:inst22|inst1         ; 3bit_counter:inst22|inst1                             ; Load                           ; clock_generator:clock_in|inst7 ; 0.500        ; -2.793     ; 0.657      ;
; -1.050 ; 3bit_counter:inst22|inst          ; 4bit_4reg_file:inst9|4bit_parallel_register:R1|inst10 ; clock_generator:clock_in|inst7 ; clock_generator:clock_in|inst7 ; 1.000        ; -0.001     ; 2.085      ;
; -1.050 ; 3bit_counter:inst22|inst          ; 4bit_4reg_file:inst9|4bit_parallel_register:R1|inst8  ; clock_generator:clock_in|inst7 ; clock_generator:clock_in|inst7 ; 1.000        ; -0.001     ; 2.085      ;
; -1.050 ; 3bit_counter:inst22|inst          ; 4bit_4reg_file:inst9|4bit_parallel_register:R1|inst6  ; clock_generator:clock_in|inst7 ; clock_generator:clock_in|inst7 ; 1.000        ; -0.001     ; 2.085      ;
; -1.050 ; 3bit_counter:inst22|inst          ; 4bit_4reg_file:inst9|4bit_parallel_register:R1|inst   ; clock_generator:clock_in|inst7 ; clock_generator:clock_in|inst7 ; 1.000        ; -0.001     ; 2.085      ;
; -1.048 ; 8bit_shift_register:inst|data7    ; state_machine:state_machine|inst3                     ; clock_generator:clock_in|inst7 ; clock_generator:clock_in|inst7 ; 1.000        ; 0.433      ; 2.517      ;
; -1.043 ; 3bit_counter:inst22|inst1         ; 4bit_4reg_file:inst9|4bit_parallel_register:R0|inst10 ; clock_generator:clock_in|inst7 ; clock_generator:clock_in|inst7 ; 1.000        ; 0.000      ; 2.079      ;
; -1.043 ; 3bit_counter:inst22|inst1         ; 4bit_4reg_file:inst9|4bit_parallel_register:R0|inst8  ; clock_generator:clock_in|inst7 ; clock_generator:clock_in|inst7 ; 1.000        ; 0.000      ; 2.079      ;
; -1.043 ; 3bit_counter:inst22|inst1         ; 4bit_4reg_file:inst9|4bit_parallel_register:R0|inst6  ; clock_generator:clock_in|inst7 ; clock_generator:clock_in|inst7 ; 1.000        ; 0.000      ; 2.079      ;
; -1.043 ; 3bit_counter:inst22|inst1         ; 4bit_4reg_file:inst9|4bit_parallel_register:R0|inst   ; clock_generator:clock_in|inst7 ; clock_generator:clock_in|inst7 ; 1.000        ; 0.000      ; 2.079      ;
; -1.025 ; 8bit_shift_register:inst|data7    ; state_machine:state_machine|inst2                     ; clock_generator:clock_in|inst7 ; clock_generator:clock_in|inst7 ; 1.000        ; 0.433      ; 2.494      ;
; -1.017 ; 3bit_counter:inst22|inst          ; 4bit_4reg_file:inst9|4bit_parallel_register:R3|inst10 ; clock_generator:clock_in|inst7 ; clock_generator:clock_in|inst7 ; 1.000        ; -0.001     ; 2.052      ;
; -1.017 ; 3bit_counter:inst22|inst          ; 4bit_4reg_file:inst9|4bit_parallel_register:R3|inst8  ; clock_generator:clock_in|inst7 ; clock_generator:clock_in|inst7 ; 1.000        ; -0.001     ; 2.052      ;
; -1.017 ; 3bit_counter:inst22|inst          ; 4bit_4reg_file:inst9|4bit_parallel_register:R3|inst6  ; clock_generator:clock_in|inst7 ; clock_generator:clock_in|inst7 ; 1.000        ; -0.001     ; 2.052      ;
; -1.017 ; 3bit_counter:inst22|inst          ; 4bit_4reg_file:inst9|4bit_parallel_register:R3|inst   ; clock_generator:clock_in|inst7 ; clock_generator:clock_in|inst7 ; 1.000        ; -0.001     ; 2.052      ;
; -0.889 ; 3bit_counter:inst22|inst1         ; 4bit_4reg_file:inst9|4bit_parallel_register:R2|inst10 ; clock_generator:clock_in|inst7 ; clock_generator:clock_in|inst7 ; 1.000        ; 0.000      ; 1.925      ;
; -0.889 ; 3bit_counter:inst22|inst1         ; 4bit_4reg_file:inst9|4bit_parallel_register:R2|inst8  ; clock_generator:clock_in|inst7 ; clock_generator:clock_in|inst7 ; 1.000        ; 0.000      ; 1.925      ;
; -0.889 ; 3bit_counter:inst22|inst1         ; 4bit_4reg_file:inst9|4bit_parallel_register:R2|inst6  ; clock_generator:clock_in|inst7 ; clock_generator:clock_in|inst7 ; 1.000        ; 0.000      ; 1.925      ;
; -0.889 ; 3bit_counter:inst22|inst1         ; 4bit_4reg_file:inst9|4bit_parallel_register:R2|inst   ; clock_generator:clock_in|inst7 ; clock_generator:clock_in|inst7 ; 1.000        ; 0.000      ; 1.925      ;
; -0.775 ; 3bit_counter:inst22|inst          ; 4bit_4reg_file:inst9|4bit_parallel_register:R0|inst10 ; clock_generator:clock_in|inst7 ; clock_generator:clock_in|inst7 ; 1.000        ; 0.000      ; 1.811      ;
; -0.775 ; 3bit_counter:inst22|inst          ; 4bit_4reg_file:inst9|4bit_parallel_register:R0|inst8  ; clock_generator:clock_in|inst7 ; clock_generator:clock_in|inst7 ; 1.000        ; 0.000      ; 1.811      ;
; -0.775 ; 3bit_counter:inst22|inst          ; 4bit_4reg_file:inst9|4bit_parallel_register:R0|inst6  ; clock_generator:clock_in|inst7 ; clock_generator:clock_in|inst7 ; 1.000        ; 0.000      ; 1.811      ;
; -0.775 ; 3bit_counter:inst22|inst          ; 4bit_4reg_file:inst9|4bit_parallel_register:R0|inst   ; clock_generator:clock_in|inst7 ; clock_generator:clock_in|inst7 ; 1.000        ; 0.000      ; 1.811      ;
; -0.763 ; 3bit_counter:inst22|inst1         ; 4bit_4reg_file:inst9|4bit_parallel_register:R1|inst10 ; clock_generator:clock_in|inst7 ; clock_generator:clock_in|inst7 ; 1.000        ; -0.001     ; 1.798      ;
; -0.763 ; 3bit_counter:inst22|inst1         ; 4bit_4reg_file:inst9|4bit_parallel_register:R1|inst8  ; clock_generator:clock_in|inst7 ; clock_generator:clock_in|inst7 ; 1.000        ; -0.001     ; 1.798      ;
; -0.763 ; 3bit_counter:inst22|inst1         ; 4bit_4reg_file:inst9|4bit_parallel_register:R1|inst6  ; clock_generator:clock_in|inst7 ; clock_generator:clock_in|inst7 ; 1.000        ; -0.001     ; 1.798      ;
; -0.763 ; 3bit_counter:inst22|inst1         ; 4bit_4reg_file:inst9|4bit_parallel_register:R1|inst   ; clock_generator:clock_in|inst7 ; clock_generator:clock_in|inst7 ; 1.000        ; -0.001     ; 1.798      ;
; -0.762 ; state_machine:state_machine|inst1 ; state_machine:state_machine|inst4                     ; clock_generator:clock_in|inst7 ; clock_generator:clock_in|inst7 ; 1.000        ; 0.000      ; 1.798      ;
; -0.755 ; 3bit_counter:inst22|inst1         ; 4bit_4reg_file:inst9|4bit_parallel_register:R3|inst10 ; clock_generator:clock_in|inst7 ; clock_generator:clock_in|inst7 ; 1.000        ; -0.001     ; 1.790      ;
; -0.755 ; 3bit_counter:inst22|inst1         ; 4bit_4reg_file:inst9|4bit_parallel_register:R3|inst8  ; clock_generator:clock_in|inst7 ; clock_generator:clock_in|inst7 ; 1.000        ; -0.001     ; 1.790      ;
; -0.755 ; 3bit_counter:inst22|inst1         ; 4bit_4reg_file:inst9|4bit_parallel_register:R3|inst6  ; clock_generator:clock_in|inst7 ; clock_generator:clock_in|inst7 ; 1.000        ; -0.001     ; 1.790      ;
; -0.755 ; 3bit_counter:inst22|inst1         ; 4bit_4reg_file:inst9|4bit_parallel_register:R3|inst   ; clock_generator:clock_in|inst7 ; clock_generator:clock_in|inst7 ; 1.000        ; -0.001     ; 1.790      ;
; -0.748 ; 8bit_shift_register:inst|data6    ; 8bit_shift_register:inst|data7                        ; clock_generator:clock_in|inst7 ; clock_generator:clock_in|inst7 ; 1.000        ; -0.044     ; 1.740      ;
; -0.732 ; 8bit_shift_register:inst|data7    ; state_machine:state_machine|inst4                     ; clock_generator:clock_in|inst7 ; clock_generator:clock_in|inst7 ; 1.000        ; 0.433      ; 2.201      ;
; -0.731 ; 8bit_shift_register:inst|data7    ; state_machine:state_machine|inst1                     ; clock_generator:clock_in|inst7 ; clock_generator:clock_in|inst7 ; 1.000        ; 0.433      ; 2.200      ;
; -0.693 ; state_machine:state_machine|inst3 ; state_machine:state_machine|inst4                     ; clock_generator:clock_in|inst7 ; clock_generator:clock_in|inst7 ; 1.000        ; 0.000      ; 1.729      ;
; -0.671 ; state_machine:state_machine|inst1 ; state_machine:state_machine|inst2                     ; clock_generator:clock_in|inst7 ; clock_generator:clock_in|inst7 ; 1.000        ; 0.000      ; 1.707      ;
+--------+-----------------------------------+-------------------------------------------------------+--------------------------------+--------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Setup: 'Load'                                                                                                                                                                   ;
+--------+-----------------------------------+-------------------------------------------------------+--------------------------------+-------------+--------------+------------+------------+
; Slack  ; From Node                         ; To Node                                               ; Launch Clock                   ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------------+-------------------------------------------------------+--------------------------------+-------------+--------------+------------+------------+
; -1.050 ; 3bit_counter:inst22|inst          ; 4bit_4reg_file:inst9|4bit_parallel_register:R1|inst10 ; Load                           ; Load        ; 1.000        ; -0.001     ; 2.085      ;
; -1.050 ; 3bit_counter:inst22|inst          ; 4bit_4reg_file:inst9|4bit_parallel_register:R1|inst8  ; Load                           ; Load        ; 1.000        ; -0.001     ; 2.085      ;
; -1.050 ; 3bit_counter:inst22|inst          ; 4bit_4reg_file:inst9|4bit_parallel_register:R1|inst6  ; Load                           ; Load        ; 1.000        ; -0.001     ; 2.085      ;
; -1.050 ; 3bit_counter:inst22|inst          ; 4bit_4reg_file:inst9|4bit_parallel_register:R1|inst   ; Load                           ; Load        ; 1.000        ; -0.001     ; 2.085      ;
; -1.043 ; 3bit_counter:inst22|inst1         ; 4bit_4reg_file:inst9|4bit_parallel_register:R0|inst10 ; Load                           ; Load        ; 1.000        ; 0.000      ; 2.079      ;
; -1.043 ; 3bit_counter:inst22|inst1         ; 4bit_4reg_file:inst9|4bit_parallel_register:R0|inst8  ; Load                           ; Load        ; 1.000        ; 0.000      ; 2.079      ;
; -1.043 ; 3bit_counter:inst22|inst1         ; 4bit_4reg_file:inst9|4bit_parallel_register:R0|inst6  ; Load                           ; Load        ; 1.000        ; 0.000      ; 2.079      ;
; -1.043 ; 3bit_counter:inst22|inst1         ; 4bit_4reg_file:inst9|4bit_parallel_register:R0|inst   ; Load                           ; Load        ; 1.000        ; 0.000      ; 2.079      ;
; -1.017 ; 3bit_counter:inst22|inst          ; 4bit_4reg_file:inst9|4bit_parallel_register:R3|inst10 ; Load                           ; Load        ; 1.000        ; -0.001     ; 2.052      ;
; -1.017 ; 3bit_counter:inst22|inst          ; 4bit_4reg_file:inst9|4bit_parallel_register:R3|inst8  ; Load                           ; Load        ; 1.000        ; -0.001     ; 2.052      ;
; -1.017 ; 3bit_counter:inst22|inst          ; 4bit_4reg_file:inst9|4bit_parallel_register:R3|inst6  ; Load                           ; Load        ; 1.000        ; -0.001     ; 2.052      ;
; -1.017 ; 3bit_counter:inst22|inst          ; 4bit_4reg_file:inst9|4bit_parallel_register:R3|inst   ; Load                           ; Load        ; 1.000        ; -0.001     ; 2.052      ;
; -0.889 ; 3bit_counter:inst22|inst1         ; 4bit_4reg_file:inst9|4bit_parallel_register:R2|inst10 ; Load                           ; Load        ; 1.000        ; 0.000      ; 1.925      ;
; -0.889 ; 3bit_counter:inst22|inst1         ; 4bit_4reg_file:inst9|4bit_parallel_register:R2|inst8  ; Load                           ; Load        ; 1.000        ; 0.000      ; 1.925      ;
; -0.889 ; 3bit_counter:inst22|inst1         ; 4bit_4reg_file:inst9|4bit_parallel_register:R2|inst6  ; Load                           ; Load        ; 1.000        ; 0.000      ; 1.925      ;
; -0.889 ; 3bit_counter:inst22|inst1         ; 4bit_4reg_file:inst9|4bit_parallel_register:R2|inst   ; Load                           ; Load        ; 1.000        ; 0.000      ; 1.925      ;
; -0.775 ; 3bit_counter:inst22|inst          ; 4bit_4reg_file:inst9|4bit_parallel_register:R0|inst10 ; Load                           ; Load        ; 1.000        ; 0.000      ; 1.811      ;
; -0.775 ; 3bit_counter:inst22|inst          ; 4bit_4reg_file:inst9|4bit_parallel_register:R0|inst8  ; Load                           ; Load        ; 1.000        ; 0.000      ; 1.811      ;
; -0.775 ; 3bit_counter:inst22|inst          ; 4bit_4reg_file:inst9|4bit_parallel_register:R0|inst6  ; Load                           ; Load        ; 1.000        ; 0.000      ; 1.811      ;
; -0.775 ; 3bit_counter:inst22|inst          ; 4bit_4reg_file:inst9|4bit_parallel_register:R0|inst   ; Load                           ; Load        ; 1.000        ; 0.000      ; 1.811      ;
; -0.763 ; 3bit_counter:inst22|inst1         ; 4bit_4reg_file:inst9|4bit_parallel_register:R1|inst10 ; Load                           ; Load        ; 1.000        ; -0.001     ; 1.798      ;
; -0.763 ; 3bit_counter:inst22|inst1         ; 4bit_4reg_file:inst9|4bit_parallel_register:R1|inst8  ; Load                           ; Load        ; 1.000        ; -0.001     ; 1.798      ;
; -0.763 ; 3bit_counter:inst22|inst1         ; 4bit_4reg_file:inst9|4bit_parallel_register:R1|inst6  ; Load                           ; Load        ; 1.000        ; -0.001     ; 1.798      ;
; -0.763 ; 3bit_counter:inst22|inst1         ; 4bit_4reg_file:inst9|4bit_parallel_register:R1|inst   ; Load                           ; Load        ; 1.000        ; -0.001     ; 1.798      ;
; -0.762 ; state_machine:state_machine|inst1 ; state_machine:state_machine|inst4                     ; Load                           ; Load        ; 1.000        ; 0.000      ; 1.798      ;
; -0.755 ; 3bit_counter:inst22|inst1         ; 4bit_4reg_file:inst9|4bit_parallel_register:R3|inst10 ; Load                           ; Load        ; 1.000        ; -0.001     ; 1.790      ;
; -0.755 ; 3bit_counter:inst22|inst1         ; 4bit_4reg_file:inst9|4bit_parallel_register:R3|inst8  ; Load                           ; Load        ; 1.000        ; -0.001     ; 1.790      ;
; -0.755 ; 3bit_counter:inst22|inst1         ; 4bit_4reg_file:inst9|4bit_parallel_register:R3|inst6  ; Load                           ; Load        ; 1.000        ; -0.001     ; 1.790      ;
; -0.755 ; 3bit_counter:inst22|inst1         ; 4bit_4reg_file:inst9|4bit_parallel_register:R3|inst   ; Load                           ; Load        ; 1.000        ; -0.001     ; 1.790      ;
; -0.693 ; state_machine:state_machine|inst3 ; state_machine:state_machine|inst4                     ; Load                           ; Load        ; 1.000        ; 0.000      ; 1.729      ;
; -0.671 ; state_machine:state_machine|inst1 ; state_machine:state_machine|inst2                     ; Load                           ; Load        ; 1.000        ; 0.000      ; 1.707      ;
; -0.614 ; state_machine:state_machine|inst2 ; state_machine:state_machine|inst4                     ; Load                           ; Load        ; 1.000        ; 0.000      ; 1.650      ;
; -0.597 ; 3bit_counter:inst22|inst          ; 4bit_4reg_file:inst9|4bit_parallel_register:R2|inst10 ; Load                           ; Load        ; 1.000        ; 0.000      ; 1.633      ;
; -0.597 ; 3bit_counter:inst22|inst          ; 4bit_4reg_file:inst9|4bit_parallel_register:R2|inst8  ; Load                           ; Load        ; 1.000        ; 0.000      ; 1.633      ;
; -0.597 ; 3bit_counter:inst22|inst          ; 4bit_4reg_file:inst9|4bit_parallel_register:R2|inst6  ; Load                           ; Load        ; 1.000        ; 0.000      ; 1.633      ;
; -0.597 ; 3bit_counter:inst22|inst          ; 4bit_4reg_file:inst9|4bit_parallel_register:R2|inst   ; Load                           ; Load        ; 1.000        ; 0.000      ; 1.633      ;
; -0.477 ; state_machine:state_machine|inst2 ; state_machine:state_machine|inst2                     ; Load                           ; Load        ; 1.000        ; 0.000      ; 1.513      ;
; -0.413 ; state_machine:state_machine|inst3 ; state_machine:state_machine|inst3                     ; Load                           ; Load        ; 1.000        ; 0.000      ; 1.449      ;
; -0.389 ; state_machine:state_machine|inst3 ; state_machine:state_machine|inst2                     ; Load                           ; Load        ; 1.000        ; 0.000      ; 1.425      ;
; -0.353 ; state_machine:state_machine|inst1 ; 4bit_4reg_file:inst9|4bit_parallel_register:R3|inst   ; Load                           ; Load        ; 1.000        ; -0.001     ; 1.388      ;
; -0.349 ; state_machine:state_machine|inst1 ; 4bit_4reg_file:inst9|4bit_parallel_register:R1|inst   ; Load                           ; Load        ; 1.000        ; -0.001     ; 1.384      ;
; -0.342 ; state_machine:state_machine|inst2 ; 4bit_4reg_file:inst9|4bit_parallel_register:R2|inst6  ; Load                           ; Load        ; 1.000        ; 0.000      ; 1.378      ;
; -0.321 ; state_machine:state_machine|inst2 ; 4bit_4reg_file:inst9|4bit_parallel_register:R1|inst6  ; Load                           ; Load        ; 1.000        ; -0.001     ; 1.356      ;
; -0.321 ; state_machine:state_machine|inst2 ; 4bit_4reg_file:inst9|4bit_parallel_register:R3|inst6  ; Load                           ; Load        ; 1.000        ; -0.001     ; 1.356      ;
; -0.319 ; state_machine:state_machine|inst3 ; 4bit_4reg_file:inst9|4bit_parallel_register:R1|inst8  ; Load                           ; Load        ; 1.000        ; -0.001     ; 1.354      ;
; -0.319 ; state_machine:state_machine|inst3 ; 4bit_4reg_file:inst9|4bit_parallel_register:R3|inst8  ; Load                           ; Load        ; 1.000        ; -0.001     ; 1.354      ;
; -0.310 ; state_machine:state_machine|inst4 ; 4bit_4reg_file:inst9|4bit_parallel_register:R1|inst10 ; Load                           ; Load        ; 1.000        ; -0.001     ; 1.345      ;
; -0.309 ; state_machine:state_machine|inst4 ; 4bit_4reg_file:inst9|4bit_parallel_register:R3|inst10 ; Load                           ; Load        ; 1.000        ; -0.001     ; 1.344      ;
; -0.308 ; state_machine:state_machine|inst1 ; 4bit_4reg_file:inst9|4bit_parallel_register:R2|inst   ; Load                           ; Load        ; 1.000        ; 0.000      ; 1.344      ;
; -0.299 ; state_machine:state_machine|inst4 ; 4bit_4reg_file:inst9|4bit_parallel_register:R2|inst10 ; Load                           ; Load        ; 1.000        ; 0.000      ; 1.335      ;
; -0.216 ; 3bit_counter:inst22|inst          ; 3bit_counter:inst22|inst1                             ; Load                           ; Load        ; 1.000        ; 0.000      ; 1.252      ;
; -0.104 ; state_machine:state_machine|inst1 ; 4bit_4reg_file:inst9|4bit_parallel_register:R0|inst   ; Load                           ; Load        ; 1.000        ; 0.000      ; 1.140      ;
; -0.088 ; state_machine:state_machine|inst3 ; 4bit_4reg_file:inst9|4bit_parallel_register:R2|inst8  ; Load                           ; Load        ; 1.000        ; 0.000      ; 1.124      ;
; -0.086 ; state_machine:state_machine|inst4 ; state_machine:state_machine|inst3                     ; Load                           ; Load        ; 1.000        ; 0.000      ; 1.122      ;
; -0.066 ; state_machine:state_machine|inst1 ; state_machine:state_machine|inst3                     ; Load                           ; Load        ; 1.000        ; 0.000      ; 1.102      ;
; 0.007  ; state_machine:state_machine|inst3 ; 4bit_4reg_file:inst9|4bit_parallel_register:R0|inst8  ; Load                           ; Load        ; 1.000        ; 0.000      ; 1.029      ;
; 0.054  ; state_machine:state_machine|inst2 ; 4bit_4reg_file:inst9|4bit_parallel_register:R0|inst6  ; Load                           ; Load        ; 1.000        ; 0.000      ; 0.982      ;
; 0.060  ; state_machine:state_machine|inst2 ; state_machine:state_machine|inst3                     ; Load                           ; Load        ; 1.000        ; 0.000      ; 0.976      ;
; 0.083  ; state_machine:state_machine|inst4 ; 4bit_4reg_file:inst9|4bit_parallel_register:R0|inst10 ; Load                           ; Load        ; 1.000        ; 0.000      ; 0.953      ;
; 0.089  ; state_machine:state_machine|inst4 ; state_machine:state_machine|inst2                     ; Load                           ; Load        ; 1.000        ; 0.000      ; 0.947      ;
; 0.093  ; state_machine:state_machine|inst4 ; state_machine:state_machine|inst1                     ; Load                           ; Load        ; 1.000        ; 0.000      ; 0.943      ;
; 0.379  ; 3bit_counter:inst22|inst          ; 3bit_counter:inst22|inst                              ; Load                           ; Load        ; 1.000        ; 0.000      ; 0.657      ;
; 0.379  ; state_machine:state_machine|inst4 ; state_machine:state_machine|inst4                     ; Load                           ; Load        ; 1.000        ; 0.000      ; 0.657      ;
; 0.379  ; 3bit_counter:inst22|inst1         ; 3bit_counter:inst22|inst1                             ; Load                           ; Load        ; 1.000        ; 0.000      ; 0.657      ;
; 1.243  ; 3bit_counter:inst22|inst          ; 4bit_4reg_file:inst9|4bit_parallel_register:R1|inst10 ; clock_generator:clock_in|inst7 ; Load        ; 0.500        ; 2.792      ; 2.085      ;
; 1.243  ; 3bit_counter:inst22|inst          ; 4bit_4reg_file:inst9|4bit_parallel_register:R1|inst8  ; clock_generator:clock_in|inst7 ; Load        ; 0.500        ; 2.792      ; 2.085      ;
; 1.243  ; 3bit_counter:inst22|inst          ; 4bit_4reg_file:inst9|4bit_parallel_register:R1|inst6  ; clock_generator:clock_in|inst7 ; Load        ; 0.500        ; 2.792      ; 2.085      ;
; 1.243  ; 3bit_counter:inst22|inst          ; 4bit_4reg_file:inst9|4bit_parallel_register:R1|inst   ; clock_generator:clock_in|inst7 ; Load        ; 0.500        ; 2.792      ; 2.085      ;
; 1.245  ; 8bit_shift_register:inst|data7    ; state_machine:state_machine|inst3                     ; clock_generator:clock_in|inst7 ; Load        ; 0.500        ; 3.226      ; 2.517      ;
; 1.250  ; 3bit_counter:inst22|inst1         ; 4bit_4reg_file:inst9|4bit_parallel_register:R0|inst10 ; clock_generator:clock_in|inst7 ; Load        ; 0.500        ; 2.793      ; 2.079      ;
; 1.250  ; 3bit_counter:inst22|inst1         ; 4bit_4reg_file:inst9|4bit_parallel_register:R0|inst8  ; clock_generator:clock_in|inst7 ; Load        ; 0.500        ; 2.793      ; 2.079      ;
; 1.250  ; 3bit_counter:inst22|inst1         ; 4bit_4reg_file:inst9|4bit_parallel_register:R0|inst6  ; clock_generator:clock_in|inst7 ; Load        ; 0.500        ; 2.793      ; 2.079      ;
; 1.250  ; 3bit_counter:inst22|inst1         ; 4bit_4reg_file:inst9|4bit_parallel_register:R0|inst   ; clock_generator:clock_in|inst7 ; Load        ; 0.500        ; 2.793      ; 2.079      ;
; 1.268  ; 8bit_shift_register:inst|data7    ; state_machine:state_machine|inst2                     ; clock_generator:clock_in|inst7 ; Load        ; 0.500        ; 3.226      ; 2.494      ;
; 1.276  ; 3bit_counter:inst22|inst          ; 4bit_4reg_file:inst9|4bit_parallel_register:R3|inst10 ; clock_generator:clock_in|inst7 ; Load        ; 0.500        ; 2.792      ; 2.052      ;
; 1.276  ; 3bit_counter:inst22|inst          ; 4bit_4reg_file:inst9|4bit_parallel_register:R3|inst8  ; clock_generator:clock_in|inst7 ; Load        ; 0.500        ; 2.792      ; 2.052      ;
; 1.276  ; 3bit_counter:inst22|inst          ; 4bit_4reg_file:inst9|4bit_parallel_register:R3|inst6  ; clock_generator:clock_in|inst7 ; Load        ; 0.500        ; 2.792      ; 2.052      ;
; 1.276  ; 3bit_counter:inst22|inst          ; 4bit_4reg_file:inst9|4bit_parallel_register:R3|inst   ; clock_generator:clock_in|inst7 ; Load        ; 0.500        ; 2.792      ; 2.052      ;
; 1.404  ; 3bit_counter:inst22|inst1         ; 4bit_4reg_file:inst9|4bit_parallel_register:R2|inst10 ; clock_generator:clock_in|inst7 ; Load        ; 0.500        ; 2.793      ; 1.925      ;
; 1.404  ; 3bit_counter:inst22|inst1         ; 4bit_4reg_file:inst9|4bit_parallel_register:R2|inst8  ; clock_generator:clock_in|inst7 ; Load        ; 0.500        ; 2.793      ; 1.925      ;
; 1.404  ; 3bit_counter:inst22|inst1         ; 4bit_4reg_file:inst9|4bit_parallel_register:R2|inst6  ; clock_generator:clock_in|inst7 ; Load        ; 0.500        ; 2.793      ; 1.925      ;
; 1.404  ; 3bit_counter:inst22|inst1         ; 4bit_4reg_file:inst9|4bit_parallel_register:R2|inst   ; clock_generator:clock_in|inst7 ; Load        ; 0.500        ; 2.793      ; 1.925      ;
; 1.518  ; 3bit_counter:inst22|inst          ; 4bit_4reg_file:inst9|4bit_parallel_register:R0|inst10 ; clock_generator:clock_in|inst7 ; Load        ; 0.500        ; 2.793      ; 1.811      ;
; 1.518  ; 3bit_counter:inst22|inst          ; 4bit_4reg_file:inst9|4bit_parallel_register:R0|inst8  ; clock_generator:clock_in|inst7 ; Load        ; 0.500        ; 2.793      ; 1.811      ;
; 1.518  ; 3bit_counter:inst22|inst          ; 4bit_4reg_file:inst9|4bit_parallel_register:R0|inst6  ; clock_generator:clock_in|inst7 ; Load        ; 0.500        ; 2.793      ; 1.811      ;
; 1.518  ; 3bit_counter:inst22|inst          ; 4bit_4reg_file:inst9|4bit_parallel_register:R0|inst   ; clock_generator:clock_in|inst7 ; Load        ; 0.500        ; 2.793      ; 1.811      ;
; 1.530  ; 3bit_counter:inst22|inst1         ; 4bit_4reg_file:inst9|4bit_parallel_register:R1|inst10 ; clock_generator:clock_in|inst7 ; Load        ; 0.500        ; 2.792      ; 1.798      ;
; 1.530  ; 3bit_counter:inst22|inst1         ; 4bit_4reg_file:inst9|4bit_parallel_register:R1|inst8  ; clock_generator:clock_in|inst7 ; Load        ; 0.500        ; 2.792      ; 1.798      ;
; 1.530  ; 3bit_counter:inst22|inst1         ; 4bit_4reg_file:inst9|4bit_parallel_register:R1|inst6  ; clock_generator:clock_in|inst7 ; Load        ; 0.500        ; 2.792      ; 1.798      ;
; 1.530  ; 3bit_counter:inst22|inst1         ; 4bit_4reg_file:inst9|4bit_parallel_register:R1|inst   ; clock_generator:clock_in|inst7 ; Load        ; 0.500        ; 2.792      ; 1.798      ;
; 1.531  ; state_machine:state_machine|inst1 ; state_machine:state_machine|inst4                     ; clock_generator:clock_in|inst7 ; Load        ; 0.500        ; 2.793      ; 1.798      ;
; 1.538  ; 3bit_counter:inst22|inst1         ; 4bit_4reg_file:inst9|4bit_parallel_register:R3|inst10 ; clock_generator:clock_in|inst7 ; Load        ; 0.500        ; 2.792      ; 1.790      ;
; 1.538  ; 3bit_counter:inst22|inst1         ; 4bit_4reg_file:inst9|4bit_parallel_register:R3|inst8  ; clock_generator:clock_in|inst7 ; Load        ; 0.500        ; 2.792      ; 1.790      ;
; 1.538  ; 3bit_counter:inst22|inst1         ; 4bit_4reg_file:inst9|4bit_parallel_register:R3|inst6  ; clock_generator:clock_in|inst7 ; Load        ; 0.500        ; 2.792      ; 1.790      ;
; 1.538  ; 3bit_counter:inst22|inst1         ; 4bit_4reg_file:inst9|4bit_parallel_register:R3|inst   ; clock_generator:clock_in|inst7 ; Load        ; 0.500        ; 2.792      ; 1.790      ;
; 1.561  ; 8bit_shift_register:inst|data7    ; state_machine:state_machine|inst4                     ; clock_generator:clock_in|inst7 ; Load        ; 0.500        ; 3.226      ; 2.201      ;
; 1.562  ; 8bit_shift_register:inst|data7    ; state_machine:state_machine|inst1                     ; clock_generator:clock_in|inst7 ; Load        ; 0.500        ; 3.226      ; 2.200      ;
; 1.600  ; state_machine:state_machine|inst3 ; state_machine:state_machine|inst4                     ; clock_generator:clock_in|inst7 ; Load        ; 0.500        ; 2.793      ; 1.729      ;
; 1.622  ; state_machine:state_machine|inst1 ; state_machine:state_machine|inst2                     ; clock_generator:clock_in|inst7 ; Load        ; 0.500        ; 2.793      ; 1.707      ;
; 1.679  ; state_machine:state_machine|inst2 ; state_machine:state_machine|inst4                     ; clock_generator:clock_in|inst7 ; Load        ; 0.500        ; 2.793      ; 1.650      ;
+--------+-----------------------------------+-------------------------------------------------------+--------------------------------+-------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Setup: 'clock_generator:clock_in|clock_divider_1024:inst101|inst10'                                                                                                                                                                                                                      ;
+--------+------------------------------------------------------------+------------------------------------------------------------+------------------------------------------------------------+------------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                  ; To Node                                                    ; Launch Clock                                               ; Latch Clock                                                ; Relationship ; Clock Skew ; Data Delay ;
+--------+------------------------------------------------------------+------------------------------------------------------------+------------------------------------------------------------+------------------------------------------------------------+--------------+------------+------------+
; -0.768 ; clock_generator:clock_in|clock_divider_1024:inst102|inst1  ; clock_generator:clock_in|clock_divider_1024:inst102|inst10 ; clock_generator:clock_in|clock_divider_1024:inst101|inst10 ; clock_generator:clock_in|clock_divider_1024:inst101|inst10 ; 1.000        ; 0.000      ; 1.804      ;
; -0.748 ; clock_generator:clock_in|clock_divider_1024:inst102|inst5  ; clock_generator:clock_in|clock_divider_1024:inst102|inst9  ; clock_generator:clock_in|clock_divider_1024:inst101|inst10 ; clock_generator:clock_in|clock_divider_1024:inst101|inst10 ; 1.000        ; 0.000      ; 1.784      ;
; -0.729 ; clock_generator:clock_in|clock_divider_1024:inst102|inst2  ; clock_generator:clock_in|clock_divider_1024:inst102|inst10 ; clock_generator:clock_in|clock_divider_1024:inst101|inst10 ; clock_generator:clock_in|clock_divider_1024:inst101|inst10 ; 1.000        ; 0.000      ; 1.765      ;
; -0.612 ; clock_generator:clock_in|clock_divider_1024:inst102|inst4  ; clock_generator:clock_in|clock_divider_1024:inst102|inst10 ; clock_generator:clock_in|clock_divider_1024:inst101|inst10 ; clock_generator:clock_in|clock_divider_1024:inst101|inst10 ; 1.000        ; 0.000      ; 1.648      ;
; -0.583 ; clock_generator:clock_in|clock_divider_1024:inst102|inst7  ; clock_generator:clock_in|clock_divider_1024:inst102|inst9  ; clock_generator:clock_in|clock_divider_1024:inst101|inst10 ; clock_generator:clock_in|clock_divider_1024:inst101|inst10 ; 1.000        ; 0.000      ; 1.619      ;
; -0.582 ; clock_generator:clock_in|clock_divider_1024:inst102|inst7  ; clock_generator:clock_in|clock_divider_1024:inst102|inst8  ; clock_generator:clock_in|clock_divider_1024:inst101|inst10 ; clock_generator:clock_in|clock_divider_1024:inst101|inst10 ; 1.000        ; 0.000      ; 1.618      ;
; -0.512 ; clock_generator:clock_in|clock_divider_1024:inst102|inst6  ; clock_generator:clock_in|clock_divider_1024:inst102|inst10 ; clock_generator:clock_in|clock_divider_1024:inst101|inst10 ; clock_generator:clock_in|clock_divider_1024:inst101|inst10 ; 1.000        ; 0.000      ; 1.548      ;
; -0.498 ; clock_generator:clock_in|clock_divider_1024:inst102|inst1  ; clock_generator:clock_in|clock_divider_1024:inst102|inst6  ; clock_generator:clock_in|clock_divider_1024:inst101|inst10 ; clock_generator:clock_in|clock_divider_1024:inst101|inst10 ; 1.000        ; 0.000      ; 1.534      ;
; -0.498 ; clock_generator:clock_in|clock_divider_1024:inst102|inst1  ; clock_generator:clock_in|clock_divider_1024:inst102|inst7  ; clock_generator:clock_in|clock_divider_1024:inst101|inst10 ; clock_generator:clock_in|clock_divider_1024:inst101|inst10 ; 1.000        ; 0.000      ; 1.534      ;
; -0.495 ; clock_generator:clock_in|clock_divider_1024:inst102|inst1  ; clock_generator:clock_in|clock_divider_1024:inst102|inst9  ; clock_generator:clock_in|clock_divider_1024:inst101|inst10 ; clock_generator:clock_in|clock_divider_1024:inst101|inst10 ; 1.000        ; 0.000      ; 1.531      ;
; -0.493 ; clock_generator:clock_in|clock_divider_1024:inst102|inst1  ; clock_generator:clock_in|clock_divider_1024:inst102|inst5  ; clock_generator:clock_in|clock_divider_1024:inst101|inst10 ; clock_generator:clock_in|clock_divider_1024:inst101|inst10 ; 1.000        ; 0.000      ; 1.529      ;
; -0.492 ; clock_generator:clock_in|clock_divider_1024:inst102|inst1  ; clock_generator:clock_in|clock_divider_1024:inst102|inst8  ; clock_generator:clock_in|clock_divider_1024:inst101|inst10 ; clock_generator:clock_in|clock_divider_1024:inst101|inst10 ; 1.000        ; 0.000      ; 1.528      ;
; -0.486 ; clock_generator:clock_in|clock_divider_1024:inst102|inst3  ; clock_generator:clock_in|clock_divider_1024:inst102|inst10 ; clock_generator:clock_in|clock_divider_1024:inst101|inst10 ; clock_generator:clock_in|clock_divider_1024:inst101|inst10 ; 1.000        ; 0.000      ; 1.522      ;
; -0.472 ; clock_generator:clock_in|clock_divider_1024:inst102|inst7  ; clock_generator:clock_in|clock_divider_1024:inst102|inst10 ; clock_generator:clock_in|clock_divider_1024:inst101|inst10 ; clock_generator:clock_in|clock_divider_1024:inst101|inst10 ; 1.000        ; 0.000      ; 1.508      ;
; -0.459 ; clock_generator:clock_in|clock_divider_1024:inst102|inst2  ; clock_generator:clock_in|clock_divider_1024:inst102|inst6  ; clock_generator:clock_in|clock_divider_1024:inst101|inst10 ; clock_generator:clock_in|clock_divider_1024:inst101|inst10 ; 1.000        ; 0.000      ; 1.495      ;
; -0.459 ; clock_generator:clock_in|clock_divider_1024:inst102|inst2  ; clock_generator:clock_in|clock_divider_1024:inst102|inst7  ; clock_generator:clock_in|clock_divider_1024:inst101|inst10 ; clock_generator:clock_in|clock_divider_1024:inst101|inst10 ; 1.000        ; 0.000      ; 1.495      ;
; -0.457 ; clock_generator:clock_in|clock_divider_1024:inst102|inst6  ; clock_generator:clock_in|clock_divider_1024:inst102|inst9  ; clock_generator:clock_in|clock_divider_1024:inst101|inst10 ; clock_generator:clock_in|clock_divider_1024:inst101|inst10 ; 1.000        ; 0.000      ; 1.493      ;
; -0.456 ; clock_generator:clock_in|clock_divider_1024:inst102|inst6  ; clock_generator:clock_in|clock_divider_1024:inst102|inst8  ; clock_generator:clock_in|clock_divider_1024:inst101|inst10 ; clock_generator:clock_in|clock_divider_1024:inst101|inst10 ; 1.000        ; 0.000      ; 1.492      ;
; -0.456 ; clock_generator:clock_in|clock_divider_1024:inst102|inst2  ; clock_generator:clock_in|clock_divider_1024:inst102|inst9  ; clock_generator:clock_in|clock_divider_1024:inst101|inst10 ; clock_generator:clock_in|clock_divider_1024:inst101|inst10 ; 1.000        ; 0.000      ; 1.492      ;
; -0.454 ; clock_generator:clock_in|clock_divider_1024:inst102|inst2  ; clock_generator:clock_in|clock_divider_1024:inst102|inst5  ; clock_generator:clock_in|clock_divider_1024:inst101|inst10 ; clock_generator:clock_in|clock_divider_1024:inst101|inst10 ; 1.000        ; 0.000      ; 1.490      ;
; -0.453 ; clock_generator:clock_in|clock_divider_1024:inst102|inst2  ; clock_generator:clock_in|clock_divider_1024:inst102|inst8  ; clock_generator:clock_in|clock_divider_1024:inst101|inst10 ; clock_generator:clock_in|clock_divider_1024:inst101|inst10 ; 1.000        ; 0.000      ; 1.489      ;
; -0.342 ; clock_generator:clock_in|clock_divider_1024:inst102|inst4  ; clock_generator:clock_in|clock_divider_1024:inst102|inst6  ; clock_generator:clock_in|clock_divider_1024:inst101|inst10 ; clock_generator:clock_in|clock_divider_1024:inst101|inst10 ; 1.000        ; 0.000      ; 1.378      ;
; -0.342 ; clock_generator:clock_in|clock_divider_1024:inst102|inst4  ; clock_generator:clock_in|clock_divider_1024:inst102|inst7  ; clock_generator:clock_in|clock_divider_1024:inst101|inst10 ; clock_generator:clock_in|clock_divider_1024:inst101|inst10 ; 1.000        ; 0.000      ; 1.378      ;
; -0.339 ; clock_generator:clock_in|clock_divider_1024:inst102|inst4  ; clock_generator:clock_in|clock_divider_1024:inst102|inst9  ; clock_generator:clock_in|clock_divider_1024:inst101|inst10 ; clock_generator:clock_in|clock_divider_1024:inst101|inst10 ; 1.000        ; 0.000      ; 1.375      ;
; -0.337 ; clock_generator:clock_in|clock_divider_1024:inst102|inst4  ; clock_generator:clock_in|clock_divider_1024:inst102|inst5  ; clock_generator:clock_in|clock_divider_1024:inst101|inst10 ; clock_generator:clock_in|clock_divider_1024:inst101|inst10 ; 1.000        ; 0.000      ; 1.373      ;
; -0.336 ; clock_generator:clock_in|clock_divider_1024:inst102|inst4  ; clock_generator:clock_in|clock_divider_1024:inst102|inst8  ; clock_generator:clock_in|clock_divider_1024:inst101|inst10 ; clock_generator:clock_in|clock_divider_1024:inst101|inst10 ; 1.000        ; 0.000      ; 1.372      ;
; -0.322 ; clock_generator:clock_in|clock_divider_1024:inst102|inst9  ; clock_generator:clock_in|clock_divider_1024:inst102|inst10 ; clock_generator:clock_in|clock_divider_1024:inst101|inst10 ; clock_generator:clock_in|clock_divider_1024:inst101|inst10 ; 1.000        ; 0.000      ; 1.358      ;
; -0.221 ; clock_generator:clock_in|clock_divider_1024:inst102|inst5  ; clock_generator:clock_in|clock_divider_1024:inst102|inst10 ; clock_generator:clock_in|clock_divider_1024:inst101|inst10 ; clock_generator:clock_in|clock_divider_1024:inst101|inst10 ; 1.000        ; 0.000      ; 1.257      ;
; -0.220 ; clock_generator:clock_in|clock_divider_1024:inst102|inst5  ; clock_generator:clock_in|clock_divider_1024:inst102|inst8  ; clock_generator:clock_in|clock_divider_1024:inst101|inst10 ; clock_generator:clock_in|clock_divider_1024:inst101|inst10 ; 1.000        ; 0.000      ; 1.256      ;
; -0.220 ; clock_generator:clock_in|clock_divider_1024:inst102|inst5  ; clock_generator:clock_in|clock_divider_1024:inst102|inst6  ; clock_generator:clock_in|clock_divider_1024:inst101|inst10 ; clock_generator:clock_in|clock_divider_1024:inst101|inst10 ; 1.000        ; 0.000      ; 1.256      ;
; -0.216 ; clock_generator:clock_in|clock_divider_1024:inst102|inst3  ; clock_generator:clock_in|clock_divider_1024:inst102|inst6  ; clock_generator:clock_in|clock_divider_1024:inst101|inst10 ; clock_generator:clock_in|clock_divider_1024:inst101|inst10 ; 1.000        ; 0.000      ; 1.252      ;
; -0.216 ; clock_generator:clock_in|clock_divider_1024:inst102|inst3  ; clock_generator:clock_in|clock_divider_1024:inst102|inst7  ; clock_generator:clock_in|clock_divider_1024:inst101|inst10 ; clock_generator:clock_in|clock_divider_1024:inst101|inst10 ; 1.000        ; 0.000      ; 1.252      ;
; -0.213 ; clock_generator:clock_in|clock_divider_1024:inst102|inst3  ; clock_generator:clock_in|clock_divider_1024:inst102|inst9  ; clock_generator:clock_in|clock_divider_1024:inst101|inst10 ; clock_generator:clock_in|clock_divider_1024:inst101|inst10 ; 1.000        ; 0.000      ; 1.249      ;
; -0.211 ; clock_generator:clock_in|clock_divider_1024:inst102|inst3  ; clock_generator:clock_in|clock_divider_1024:inst102|inst5  ; clock_generator:clock_in|clock_divider_1024:inst101|inst10 ; clock_generator:clock_in|clock_divider_1024:inst101|inst10 ; 1.000        ; 0.000      ; 1.247      ;
; -0.210 ; clock_generator:clock_in|clock_divider_1024:inst102|inst3  ; clock_generator:clock_in|clock_divider_1024:inst102|inst8  ; clock_generator:clock_in|clock_divider_1024:inst101|inst10 ; clock_generator:clock_in|clock_divider_1024:inst101|inst10 ; 1.000        ; 0.000      ; 1.246      ;
; -0.080 ; clock_generator:clock_in|clock_divider_1024:inst102|inst1  ; clock_generator:clock_in|clock_divider_1024:inst102|inst4  ; clock_generator:clock_in|clock_divider_1024:inst101|inst10 ; clock_generator:clock_in|clock_divider_1024:inst101|inst10 ; 1.000        ; 0.000      ; 1.116      ;
; -0.080 ; clock_generator:clock_in|clock_divider_1024:inst102|inst6  ; clock_generator:clock_in|clock_divider_1024:inst102|inst7  ; clock_generator:clock_in|clock_divider_1024:inst101|inst10 ; clock_generator:clock_in|clock_divider_1024:inst101|inst10 ; 1.000        ; 0.000      ; 1.116      ;
; -0.076 ; clock_generator:clock_in|clock_divider_1024:inst102|inst8  ; clock_generator:clock_in|clock_divider_1024:inst102|inst10 ; clock_generator:clock_in|clock_divider_1024:inst101|inst10 ; clock_generator:clock_in|clock_divider_1024:inst101|inst10 ; 1.000        ; 0.000      ; 1.112      ;
; -0.076 ; clock_generator:clock_in|clock_divider_1024:inst102|inst8  ; clock_generator:clock_in|clock_divider_1024:inst102|inst9  ; clock_generator:clock_in|clock_divider_1024:inst101|inst10 ; clock_generator:clock_in|clock_divider_1024:inst101|inst10 ; 1.000        ; 0.000      ; 1.112      ;
; -0.069 ; clock_generator:clock_in|clock_divider_1024:inst102|inst5  ; clock_generator:clock_in|clock_divider_1024:inst102|inst7  ; clock_generator:clock_in|clock_divider_1024:inst101|inst10 ; clock_generator:clock_in|clock_divider_1024:inst101|inst10 ; 1.000        ; 0.000      ; 1.105      ;
; -0.042 ; clock_generator:clock_in|clock_divider_1024:inst102|inst2  ; clock_generator:clock_in|clock_divider_1024:inst102|inst3  ; clock_generator:clock_in|clock_divider_1024:inst101|inst10 ; clock_generator:clock_in|clock_divider_1024:inst101|inst10 ; 1.000        ; 0.000      ; 1.078      ;
; -0.039 ; clock_generator:clock_in|clock_divider_1024:inst102|inst2  ; clock_generator:clock_in|clock_divider_1024:inst102|inst4  ; clock_generator:clock_in|clock_divider_1024:inst101|inst10 ; clock_generator:clock_in|clock_divider_1024:inst101|inst10 ; 1.000        ; 0.000      ; 1.075      ;
; 0.054  ; clock_generator:clock_in|clock_divider_1024:inst102|inst1  ; clock_generator:clock_in|clock_divider_1024:inst102|inst3  ; clock_generator:clock_in|clock_divider_1024:inst101|inst10 ; clock_generator:clock_in|clock_divider_1024:inst101|inst10 ; 1.000        ; 0.000      ; 0.982      ;
; 0.055  ; clock_generator:clock_in|clock_divider_1024:inst102|inst1  ; clock_generator:clock_in|clock_divider_1024:inst102|inst2  ; clock_generator:clock_in|clock_divider_1024:inst101|inst10 ; clock_generator:clock_in|clock_divider_1024:inst101|inst10 ; 1.000        ; 0.000      ; 0.981      ;
; 0.228  ; clock_generator:clock_in|clock_divider_1024:inst102|inst3  ; clock_generator:clock_in|clock_divider_1024:inst102|inst4  ; clock_generator:clock_in|clock_divider_1024:inst101|inst10 ; clock_generator:clock_in|clock_divider_1024:inst101|inst10 ; 1.000        ; 0.000      ; 0.808      ;
; 0.379  ; clock_generator:clock_in|clock_divider_1024:inst102|inst1  ; clock_generator:clock_in|clock_divider_1024:inst102|inst1  ; clock_generator:clock_in|clock_divider_1024:inst101|inst10 ; clock_generator:clock_in|clock_divider_1024:inst101|inst10 ; 1.000        ; 0.000      ; 0.657      ;
; 0.379  ; clock_generator:clock_in|clock_divider_1024:inst102|inst9  ; clock_generator:clock_in|clock_divider_1024:inst102|inst9  ; clock_generator:clock_in|clock_divider_1024:inst101|inst10 ; clock_generator:clock_in|clock_divider_1024:inst101|inst10 ; 1.000        ; 0.000      ; 0.657      ;
; 0.379  ; clock_generator:clock_in|clock_divider_1024:inst102|inst8  ; clock_generator:clock_in|clock_divider_1024:inst102|inst8  ; clock_generator:clock_in|clock_divider_1024:inst101|inst10 ; clock_generator:clock_in|clock_divider_1024:inst101|inst10 ; 1.000        ; 0.000      ; 0.657      ;
; 0.379  ; clock_generator:clock_in|clock_divider_1024:inst102|inst6  ; clock_generator:clock_in|clock_divider_1024:inst102|inst6  ; clock_generator:clock_in|clock_divider_1024:inst101|inst10 ; clock_generator:clock_in|clock_divider_1024:inst101|inst10 ; 1.000        ; 0.000      ; 0.657      ;
; 0.379  ; clock_generator:clock_in|clock_divider_1024:inst102|inst7  ; clock_generator:clock_in|clock_divider_1024:inst102|inst7  ; clock_generator:clock_in|clock_divider_1024:inst101|inst10 ; clock_generator:clock_in|clock_divider_1024:inst101|inst10 ; 1.000        ; 0.000      ; 0.657      ;
; 0.379  ; clock_generator:clock_in|clock_divider_1024:inst102|inst5  ; clock_generator:clock_in|clock_divider_1024:inst102|inst5  ; clock_generator:clock_in|clock_divider_1024:inst101|inst10 ; clock_generator:clock_in|clock_divider_1024:inst101|inst10 ; 1.000        ; 0.000      ; 0.657      ;
; 0.379  ; clock_generator:clock_in|clock_divider_1024:inst102|inst4  ; clock_generator:clock_in|clock_divider_1024:inst102|inst4  ; clock_generator:clock_in|clock_divider_1024:inst101|inst10 ; clock_generator:clock_in|clock_divider_1024:inst101|inst10 ; 1.000        ; 0.000      ; 0.657      ;
; 0.379  ; clock_generator:clock_in|clock_divider_1024:inst102|inst3  ; clock_generator:clock_in|clock_divider_1024:inst102|inst3  ; clock_generator:clock_in|clock_divider_1024:inst101|inst10 ; clock_generator:clock_in|clock_divider_1024:inst101|inst10 ; 1.000        ; 0.000      ; 0.657      ;
; 0.379  ; clock_generator:clock_in|clock_divider_1024:inst102|inst2  ; clock_generator:clock_in|clock_divider_1024:inst102|inst2  ; clock_generator:clock_in|clock_divider_1024:inst101|inst10 ; clock_generator:clock_in|clock_divider_1024:inst101|inst10 ; 1.000        ; 0.000      ; 0.657      ;
; 2.327  ; clock_generator:clock_in|clock_divider_1024:inst102|inst10 ; clock_generator:clock_in|clock_divider_1024:inst102|inst10 ; clock_generator:clock_in|clock_divider_1024:inst102|inst10 ; clock_generator:clock_in|clock_divider_1024:inst101|inst10 ; 0.500        ; 2.198      ; 0.657      ;
; 2.827  ; clock_generator:clock_in|clock_divider_1024:inst102|inst10 ; clock_generator:clock_in|clock_divider_1024:inst102|inst10 ; clock_generator:clock_in|clock_divider_1024:inst102|inst10 ; clock_generator:clock_in|clock_divider_1024:inst101|inst10 ; 1.000        ; 2.198      ; 0.657      ;
+--------+------------------------------------------------------------+------------------------------------------------------------+------------------------------------------------------------+------------------------------------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Setup: 'Clock'                                                                                                                                                                                                                            ;
+--------+------------------------------------------------------------+------------------------------------------------------------+------------------------------------------------------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                  ; To Node                                                    ; Launch Clock                                               ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+------------------------------------------------------------+------------------------------------------------------------+------------------------------------------------------------+-------------+--------------+------------+------------+
; -0.751 ; clock_generator:clock_in|clock_divider_1024:inst101|inst9  ; clock_generator:clock_in|clock_divider_1024:inst101|inst10 ; Clock                                                      ; Clock       ; 1.000        ; 0.000      ; 1.787      ;
; -0.745 ; clock_generator:clock_in|clock_divider_1024:inst101|inst7  ; clock_generator:clock_in|clock_divider_1024:inst101|inst9  ; Clock                                                      ; Clock       ; 1.000        ; 0.000      ; 1.781      ;
; -0.710 ; clock_generator:clock_in|clock_divider_1024:inst101|inst7  ; clock_generator:clock_in|clock_divider_1024:inst101|inst10 ; Clock                                                      ; Clock       ; 1.000        ; 0.000      ; 1.746      ;
; -0.636 ; clock_generator:clock_in|clock_divider_1024:inst101|inst5  ; clock_generator:clock_in|clock_divider_1024:inst101|inst9  ; Clock                                                      ; Clock       ; 1.000        ; 0.000      ; 1.672      ;
; -0.611 ; clock_generator:clock_in|clock_divider_1024:inst101|inst4  ; clock_generator:clock_in|clock_divider_1024:inst101|inst7  ; Clock                                                      ; Clock       ; 1.000        ; 0.000      ; 1.647      ;
; -0.610 ; clock_generator:clock_in|clock_divider_1024:inst101|inst4  ; clock_generator:clock_in|clock_divider_1024:inst101|inst8  ; Clock                                                      ; Clock       ; 1.000        ; 0.000      ; 1.646      ;
; -0.605 ; clock_generator:clock_in|clock_divider_1024:inst101|inst4  ; clock_generator:clock_in|clock_divider_1024:inst101|inst10 ; Clock                                                      ; Clock       ; 1.000        ; 0.000      ; 1.641      ;
; -0.603 ; clock_generator:clock_in|clock_divider_1024:inst101|inst4  ; clock_generator:clock_in|clock_divider_1024:inst101|inst5  ; Clock                                                      ; Clock       ; 1.000        ; 0.000      ; 1.639      ;
; -0.603 ; clock_generator:clock_in|clock_divider_1024:inst101|inst4  ; clock_generator:clock_in|clock_divider_1024:inst101|inst6  ; Clock                                                      ; Clock       ; 1.000        ; 0.000      ; 1.639      ;
; -0.603 ; clock_generator:clock_in|clock_divider_1024:inst101|inst4  ; clock_generator:clock_in|clock_divider_1024:inst101|inst9  ; Clock                                                      ; Clock       ; 1.000        ; 0.000      ; 1.639      ;
; -0.593 ; clock_generator:clock_in|clock_divider_1024:inst101|inst5  ; clock_generator:clock_in|clock_divider_1024:inst101|inst10 ; Clock                                                      ; Clock       ; 1.000        ; 0.000      ; 1.629      ;
; -0.569 ; clock_generator:clock_in|clock_divider_1024:inst101|inst7  ; clock_generator:clock_in|clock_divider_1024:inst101|inst8  ; Clock                                                      ; Clock       ; 1.000        ; 0.000      ; 1.605      ;
; -0.503 ; clock_generator:clock_in|clock_divider_1024:inst101|inst6  ; clock_generator:clock_in|clock_divider_1024:inst101|inst9  ; Clock                                                      ; Clock       ; 1.000        ; 0.000      ; 1.539      ;
; -0.462 ; clock_generator:clock_in|clock_divider_1024:inst101|inst1  ; clock_generator:clock_in|clock_divider_1024:inst101|inst7  ; Clock                                                      ; Clock       ; 1.000        ; 0.000      ; 1.498      ;
; -0.461 ; clock_generator:clock_in|clock_divider_1024:inst101|inst6  ; clock_generator:clock_in|clock_divider_1024:inst101|inst10 ; Clock                                                      ; Clock       ; 1.000        ; 0.000      ; 1.497      ;
; -0.461 ; clock_generator:clock_in|clock_divider_1024:inst101|inst1  ; clock_generator:clock_in|clock_divider_1024:inst101|inst8  ; Clock                                                      ; Clock       ; 1.000        ; 0.000      ; 1.497      ;
; -0.460 ; clock_generator:clock_in|clock_divider_1024:inst101|inst6  ; clock_generator:clock_in|clock_divider_1024:inst101|inst8  ; Clock                                                      ; Clock       ; 1.000        ; 0.000      ; 1.496      ;
; -0.456 ; clock_generator:clock_in|clock_divider_1024:inst101|inst1  ; clock_generator:clock_in|clock_divider_1024:inst101|inst10 ; Clock                                                      ; Clock       ; 1.000        ; 0.000      ; 1.492      ;
; -0.454 ; clock_generator:clock_in|clock_divider_1024:inst101|inst1  ; clock_generator:clock_in|clock_divider_1024:inst101|inst5  ; Clock                                                      ; Clock       ; 1.000        ; 0.000      ; 1.490      ;
; -0.454 ; clock_generator:clock_in|clock_divider_1024:inst101|inst1  ; clock_generator:clock_in|clock_divider_1024:inst101|inst6  ; Clock                                                      ; Clock       ; 1.000        ; 0.000      ; 1.490      ;
; -0.454 ; clock_generator:clock_in|clock_divider_1024:inst101|inst1  ; clock_generator:clock_in|clock_divider_1024:inst101|inst9  ; Clock                                                      ; Clock       ; 1.000        ; 0.000      ; 1.490      ;
; -0.357 ; clock_generator:clock_in|clock_divider_1024:inst101|inst2  ; clock_generator:clock_in|clock_divider_1024:inst101|inst7  ; Clock                                                      ; Clock       ; 1.000        ; 0.000      ; 1.393      ;
; -0.356 ; clock_generator:clock_in|clock_divider_1024:inst101|inst2  ; clock_generator:clock_in|clock_divider_1024:inst101|inst8  ; Clock                                                      ; Clock       ; 1.000        ; 0.000      ; 1.392      ;
; -0.351 ; clock_generator:clock_in|clock_divider_1024:inst101|inst2  ; clock_generator:clock_in|clock_divider_1024:inst101|inst10 ; Clock                                                      ; Clock       ; 1.000        ; 0.000      ; 1.387      ;
; -0.349 ; clock_generator:clock_in|clock_divider_1024:inst101|inst2  ; clock_generator:clock_in|clock_divider_1024:inst101|inst5  ; Clock                                                      ; Clock       ; 1.000        ; 0.000      ; 1.385      ;
; -0.349 ; clock_generator:clock_in|clock_divider_1024:inst101|inst2  ; clock_generator:clock_in|clock_divider_1024:inst101|inst6  ; Clock                                                      ; Clock       ; 1.000        ; 0.000      ; 1.385      ;
; -0.349 ; clock_generator:clock_in|clock_divider_1024:inst101|inst2  ; clock_generator:clock_in|clock_divider_1024:inst101|inst9  ; Clock                                                      ; Clock       ; 1.000        ; 0.000      ; 1.385      ;
; -0.208 ; clock_generator:clock_in|clock_divider_1024:inst101|inst3  ; clock_generator:clock_in|clock_divider_1024:inst101|inst4  ; Clock                                                      ; Clock       ; 1.000        ; 0.000      ; 1.244      ;
; -0.208 ; clock_generator:clock_in|clock_divider_1024:inst101|inst3  ; clock_generator:clock_in|clock_divider_1024:inst101|inst7  ; Clock                                                      ; Clock       ; 1.000        ; 0.000      ; 1.244      ;
; -0.207 ; clock_generator:clock_in|clock_divider_1024:inst101|inst3  ; clock_generator:clock_in|clock_divider_1024:inst101|inst8  ; Clock                                                      ; Clock       ; 1.000        ; 0.000      ; 1.243      ;
; -0.207 ; clock_generator:clock_in|clock_divider_1024:inst101|inst5  ; clock_generator:clock_in|clock_divider_1024:inst101|inst6  ; Clock                                                      ; Clock       ; 1.000        ; 0.000      ; 1.243      ;
; -0.206 ; clock_generator:clock_in|clock_divider_1024:inst101|inst8  ; clock_generator:clock_in|clock_divider_1024:inst101|inst9  ; Clock                                                      ; Clock       ; 1.000        ; 0.000      ; 1.242      ;
; -0.202 ; clock_generator:clock_in|clock_divider_1024:inst101|inst3  ; clock_generator:clock_in|clock_divider_1024:inst101|inst10 ; Clock                                                      ; Clock       ; 1.000        ; 0.000      ; 1.238      ;
; -0.200 ; clock_generator:clock_in|clock_divider_1024:inst101|inst3  ; clock_generator:clock_in|clock_divider_1024:inst101|inst5  ; Clock                                                      ; Clock       ; 1.000        ; 0.000      ; 1.236      ;
; -0.200 ; clock_generator:clock_in|clock_divider_1024:inst101|inst3  ; clock_generator:clock_in|clock_divider_1024:inst101|inst6  ; Clock                                                      ; Clock       ; 1.000        ; 0.000      ; 1.236      ;
; -0.200 ; clock_generator:clock_in|clock_divider_1024:inst101|inst3  ; clock_generator:clock_in|clock_divider_1024:inst101|inst9  ; Clock                                                      ; Clock       ; 1.000        ; 0.000      ; 1.236      ;
; -0.105 ; clock_generator:clock_in|clock_divider_1024:inst101|inst5  ; clock_generator:clock_in|clock_divider_1024:inst101|inst7  ; Clock                                                      ; Clock       ; 1.000        ; 0.000      ; 1.141      ;
; -0.104 ; clock_generator:clock_in|clock_divider_1024:inst101|inst5  ; clock_generator:clock_in|clock_divider_1024:inst101|inst8  ; Clock                                                      ; Clock       ; 1.000        ; 0.000      ; 1.140      ;
; -0.093 ; clock_generator:clock_in|clock_divider_1024:inst101|inst2  ; clock_generator:clock_in|clock_divider_1024:inst101|inst3  ; Clock                                                      ; Clock       ; 1.000        ; 0.000      ; 1.129      ;
; -0.093 ; clock_generator:clock_in|clock_divider_1024:inst101|inst2  ; clock_generator:clock_in|clock_divider_1024:inst101|inst4  ; Clock                                                      ; Clock       ; 1.000        ; 0.000      ; 1.129      ;
; -0.070 ; clock_generator:clock_in|clock_divider_1024:inst101|inst8  ; clock_generator:clock_in|clock_divider_1024:inst101|inst10 ; Clock                                                      ; Clock       ; 1.000        ; 0.000      ; 1.106      ;
; -0.070 ; clock_generator:clock_in|clock_divider_1024:inst101|inst6  ; clock_generator:clock_in|clock_divider_1024:inst101|inst7  ; Clock                                                      ; Clock       ; 1.000        ; 0.000      ; 1.106      ;
; 0.042  ; clock_generator:clock_in|clock_divider_1024:inst101|inst1  ; clock_generator:clock_in|clock_divider_1024:inst101|inst2  ; Clock                                                      ; Clock       ; 1.000        ; 0.000      ; 0.994      ;
; 0.045  ; clock_generator:clock_in|clock_divider_1024:inst101|inst1  ; clock_generator:clock_in|clock_divider_1024:inst101|inst4  ; Clock                                                      ; Clock       ; 1.000        ; 0.000      ; 0.991      ;
; 0.046  ; clock_generator:clock_in|clock_divider_1024:inst101|inst1  ; clock_generator:clock_in|clock_divider_1024:inst101|inst3  ; Clock                                                      ; Clock       ; 1.000        ; 0.000      ; 0.990      ;
; 0.379  ; clock_generator:clock_in|clock_divider_1024:inst101|inst1  ; clock_generator:clock_in|clock_divider_1024:inst101|inst1  ; Clock                                                      ; Clock       ; 1.000        ; 0.000      ; 0.657      ;
; 0.379  ; clock_generator:clock_in|clock_divider_1024:inst101|inst9  ; clock_generator:clock_in|clock_divider_1024:inst101|inst9  ; Clock                                                      ; Clock       ; 1.000        ; 0.000      ; 0.657      ;
; 0.379  ; clock_generator:clock_in|clock_divider_1024:inst101|inst7  ; clock_generator:clock_in|clock_divider_1024:inst101|inst7  ; Clock                                                      ; Clock       ; 1.000        ; 0.000      ; 0.657      ;
; 0.379  ; clock_generator:clock_in|clock_divider_1024:inst101|inst8  ; clock_generator:clock_in|clock_divider_1024:inst101|inst8  ; Clock                                                      ; Clock       ; 1.000        ; 0.000      ; 0.657      ;
; 0.379  ; clock_generator:clock_in|clock_divider_1024:inst101|inst5  ; clock_generator:clock_in|clock_divider_1024:inst101|inst5  ; Clock                                                      ; Clock       ; 1.000        ; 0.000      ; 0.657      ;
; 0.379  ; clock_generator:clock_in|clock_divider_1024:inst101|inst6  ; clock_generator:clock_in|clock_divider_1024:inst101|inst6  ; Clock                                                      ; Clock       ; 1.000        ; 0.000      ; 0.657      ;
; 0.379  ; clock_generator:clock_in|clock_divider_1024:inst101|inst4  ; clock_generator:clock_in|clock_divider_1024:inst101|inst4  ; Clock                                                      ; Clock       ; 1.000        ; 0.000      ; 0.657      ;
; 0.379  ; clock_generator:clock_in|clock_divider_1024:inst101|inst3  ; clock_generator:clock_in|clock_divider_1024:inst101|inst3  ; Clock                                                      ; Clock       ; 1.000        ; 0.000      ; 0.657      ;
; 0.379  ; clock_generator:clock_in|clock_divider_1024:inst101|inst2  ; clock_generator:clock_in|clock_divider_1024:inst101|inst2  ; Clock                                                      ; Clock       ; 1.000        ; 0.000      ; 0.657      ;
; 2.806  ; clock_generator:clock_in|clock_divider_1024:inst101|inst10 ; clock_generator:clock_in|clock_divider_1024:inst101|inst10 ; clock_generator:clock_in|clock_divider_1024:inst101|inst10 ; Clock       ; 0.500        ; 2.677      ; 0.657      ;
; 3.306  ; clock_generator:clock_in|clock_divider_1024:inst101|inst10 ; clock_generator:clock_in|clock_divider_1024:inst101|inst10 ; clock_generator:clock_in|clock_divider_1024:inst101|inst10 ; Clock       ; 1.000        ; 2.677      ; 0.657      ;
+--------+------------------------------------------------------------+------------------------------------------------------------+------------------------------------------------------------+-------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Setup: 'clock_generator:clock_in|clock_divider_1024:inst102|inst10'                                                                                                                                                              ;
+--------+--------------------------------+--------------------------------+------------------------------------------------------------+------------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                      ; To Node                        ; Launch Clock                                               ; Latch Clock                                                ; Relationship ; Clock Skew ; Data Delay ;
+--------+--------------------------------+--------------------------------+------------------------------------------------------------+------------------------------------------------------------+--------------+------------+------------+
; -0.445 ; clock_generator:clock_in|inst1 ; clock_generator:clock_in|inst6 ; clock_generator:clock_in|clock_divider_1024:inst102|inst10 ; clock_generator:clock_in|clock_divider_1024:inst102|inst10 ; 1.000        ; 0.000      ; 1.481      ;
; -0.445 ; clock_generator:clock_in|inst1 ; clock_generator:clock_in|inst7 ; clock_generator:clock_in|clock_divider_1024:inst102|inst10 ; clock_generator:clock_in|clock_divider_1024:inst102|inst10 ; 1.000        ; 0.000      ; 1.481      ;
; -0.440 ; clock_generator:clock_in|inst1 ; clock_generator:clock_in|inst5 ; clock_generator:clock_in|clock_divider_1024:inst102|inst10 ; clock_generator:clock_in|clock_divider_1024:inst102|inst10 ; 1.000        ; 0.000      ; 1.476      ;
; -0.415 ; clock_generator:clock_in|inst2 ; clock_generator:clock_in|inst6 ; clock_generator:clock_in|clock_divider_1024:inst102|inst10 ; clock_generator:clock_in|clock_divider_1024:inst102|inst10 ; 1.000        ; 0.000      ; 1.451      ;
; -0.415 ; clock_generator:clock_in|inst2 ; clock_generator:clock_in|inst7 ; clock_generator:clock_in|clock_divider_1024:inst102|inst10 ; clock_generator:clock_in|clock_divider_1024:inst102|inst10 ; 1.000        ; 0.000      ; 1.451      ;
; -0.410 ; clock_generator:clock_in|inst2 ; clock_generator:clock_in|inst5 ; clock_generator:clock_in|clock_divider_1024:inst102|inst10 ; clock_generator:clock_in|clock_divider_1024:inst102|inst10 ; 1.000        ; 0.000      ; 1.446      ;
; -0.293 ; clock_generator:clock_in|inst3 ; clock_generator:clock_in|inst6 ; clock_generator:clock_in|clock_divider_1024:inst102|inst10 ; clock_generator:clock_in|clock_divider_1024:inst102|inst10 ; 1.000        ; 0.000      ; 1.329      ;
; -0.293 ; clock_generator:clock_in|inst3 ; clock_generator:clock_in|inst7 ; clock_generator:clock_in|clock_divider_1024:inst102|inst10 ; clock_generator:clock_in|clock_divider_1024:inst102|inst10 ; 1.000        ; 0.000      ; 1.329      ;
; -0.288 ; clock_generator:clock_in|inst3 ; clock_generator:clock_in|inst5 ; clock_generator:clock_in|clock_divider_1024:inst102|inst10 ; clock_generator:clock_in|clock_divider_1024:inst102|inst10 ; 1.000        ; 0.000      ; 1.324      ;
; -0.230 ; clock_generator:clock_in|inst3 ; clock_generator:clock_in|inst4 ; clock_generator:clock_in|clock_divider_1024:inst102|inst10 ; clock_generator:clock_in|clock_divider_1024:inst102|inst10 ; 1.000        ; 0.000      ; 1.266      ;
; -0.153 ; clock_generator:clock_in|inst4 ; clock_generator:clock_in|inst6 ; clock_generator:clock_in|clock_divider_1024:inst102|inst10 ; clock_generator:clock_in|clock_divider_1024:inst102|inst10 ; 1.000        ; 0.000      ; 1.189      ;
; -0.153 ; clock_generator:clock_in|inst4 ; clock_generator:clock_in|inst7 ; clock_generator:clock_in|clock_divider_1024:inst102|inst10 ; clock_generator:clock_in|clock_divider_1024:inst102|inst10 ; 1.000        ; 0.000      ; 1.189      ;
; -0.148 ; clock_generator:clock_in|inst4 ; clock_generator:clock_in|inst5 ; clock_generator:clock_in|clock_divider_1024:inst102|inst10 ; clock_generator:clock_in|clock_divider_1024:inst102|inst10 ; 1.000        ; 0.000      ; 1.184      ;
; -0.058 ; clock_generator:clock_in|inst6 ; clock_generator:clock_in|inst7 ; clock_generator:clock_in|clock_divider_1024:inst102|inst10 ; clock_generator:clock_in|clock_divider_1024:inst102|inst10 ; 1.000        ; 0.000      ; 1.094      ;
; -0.038 ; clock_generator:clock_in|inst2 ; clock_generator:clock_in|inst4 ; clock_generator:clock_in|clock_divider_1024:inst102|inst10 ; clock_generator:clock_in|clock_divider_1024:inst102|inst10 ; 1.000        ; 0.000      ; 1.074      ;
; -0.037 ; clock_generator:clock_in|inst2 ; clock_generator:clock_in|inst3 ; clock_generator:clock_in|clock_divider_1024:inst102|inst10 ; clock_generator:clock_in|clock_divider_1024:inst102|inst10 ; 1.000        ; 0.000      ; 1.073      ;
; -0.036 ; clock_generator:clock_in|inst5 ; clock_generator:clock_in|inst6 ; clock_generator:clock_in|clock_divider_1024:inst102|inst10 ; clock_generator:clock_in|clock_divider_1024:inst102|inst10 ; 1.000        ; 0.000      ; 1.072      ;
; -0.035 ; clock_generator:clock_in|inst5 ; clock_generator:clock_in|inst7 ; clock_generator:clock_in|clock_divider_1024:inst102|inst10 ; clock_generator:clock_in|clock_divider_1024:inst102|inst10 ; 1.000        ; 0.000      ; 1.071      ;
; 0.020  ; clock_generator:clock_in|inst1 ; clock_generator:clock_in|inst2 ; clock_generator:clock_in|clock_divider_1024:inst102|inst10 ; clock_generator:clock_in|clock_divider_1024:inst102|inst10 ; 1.000        ; 0.000      ; 1.016      ;
; 0.023  ; clock_generator:clock_in|inst1 ; clock_generator:clock_in|inst4 ; clock_generator:clock_in|clock_divider_1024:inst102|inst10 ; clock_generator:clock_in|clock_divider_1024:inst102|inst10 ; 1.000        ; 0.000      ; 1.013      ;
; 0.024  ; clock_generator:clock_in|inst1 ; clock_generator:clock_in|inst3 ; clock_generator:clock_in|clock_divider_1024:inst102|inst10 ; clock_generator:clock_in|clock_divider_1024:inst102|inst10 ; 1.000        ; 0.000      ; 1.012      ;
; 0.379  ; clock_generator:clock_in|inst1 ; clock_generator:clock_in|inst1 ; clock_generator:clock_in|clock_divider_1024:inst102|inst10 ; clock_generator:clock_in|clock_divider_1024:inst102|inst10 ; 1.000        ; 0.000      ; 0.657      ;
; 0.379  ; clock_generator:clock_in|inst6 ; clock_generator:clock_in|inst6 ; clock_generator:clock_in|clock_divider_1024:inst102|inst10 ; clock_generator:clock_in|clock_divider_1024:inst102|inst10 ; 1.000        ; 0.000      ; 0.657      ;
; 0.379  ; clock_generator:clock_in|inst5 ; clock_generator:clock_in|inst5 ; clock_generator:clock_in|clock_divider_1024:inst102|inst10 ; clock_generator:clock_in|clock_divider_1024:inst102|inst10 ; 1.000        ; 0.000      ; 0.657      ;
; 0.379  ; clock_generator:clock_in|inst4 ; clock_generator:clock_in|inst4 ; clock_generator:clock_in|clock_divider_1024:inst102|inst10 ; clock_generator:clock_in|clock_divider_1024:inst102|inst10 ; 1.000        ; 0.000      ; 0.657      ;
; 0.379  ; clock_generator:clock_in|inst3 ; clock_generator:clock_in|inst3 ; clock_generator:clock_in|clock_divider_1024:inst102|inst10 ; clock_generator:clock_in|clock_divider_1024:inst102|inst10 ; 1.000        ; 0.000      ; 0.657      ;
; 0.379  ; clock_generator:clock_in|inst2 ; clock_generator:clock_in|inst2 ; clock_generator:clock_in|clock_divider_1024:inst102|inst10 ; clock_generator:clock_in|clock_divider_1024:inst102|inst10 ; 1.000        ; 0.000      ; 0.657      ;
; 2.336  ; clock_generator:clock_in|inst7 ; clock_generator:clock_in|inst7 ; clock_generator:clock_in|inst7                             ; clock_generator:clock_in|clock_divider_1024:inst102|inst10 ; 0.500        ; 2.207      ; 0.657      ;
; 2.836  ; clock_generator:clock_in|inst7 ; clock_generator:clock_in|inst7 ; clock_generator:clock_in|inst7                             ; clock_generator:clock_in|clock_divider_1024:inst102|inst10 ; 1.000        ; 2.207      ; 0.657      ;
+--------+--------------------------------+--------------------------------+------------------------------------------------------------+------------------------------------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Hold: 'Clock'                                                                                                                                                                                                                             ;
+--------+------------------------------------------------------------+------------------------------------------------------------+------------------------------------------------------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                  ; To Node                                                    ; Launch Clock                                               ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+------------------------------------------------------------+------------------------------------------------------------+------------------------------------------------------------+-------------+--------------+------------+------------+
; -2.536 ; clock_generator:clock_in|clock_divider_1024:inst101|inst10 ; clock_generator:clock_in|clock_divider_1024:inst101|inst10 ; clock_generator:clock_in|clock_divider_1024:inst101|inst10 ; Clock       ; 0.000        ; 2.677      ; 0.657      ;
; -2.036 ; clock_generator:clock_in|clock_divider_1024:inst101|inst10 ; clock_generator:clock_in|clock_divider_1024:inst101|inst10 ; clock_generator:clock_in|clock_divider_1024:inst101|inst10 ; Clock       ; -0.500       ; 2.677      ; 0.657      ;
; 0.391  ; clock_generator:clock_in|clock_divider_1024:inst101|inst1  ; clock_generator:clock_in|clock_divider_1024:inst101|inst1  ; Clock                                                      ; Clock       ; 0.000        ; 0.000      ; 0.657      ;
; 0.391  ; clock_generator:clock_in|clock_divider_1024:inst101|inst2  ; clock_generator:clock_in|clock_divider_1024:inst101|inst2  ; Clock                                                      ; Clock       ; 0.000        ; 0.000      ; 0.657      ;
; 0.391  ; clock_generator:clock_in|clock_divider_1024:inst101|inst3  ; clock_generator:clock_in|clock_divider_1024:inst101|inst3  ; Clock                                                      ; Clock       ; 0.000        ; 0.000      ; 0.657      ;
; 0.391  ; clock_generator:clock_in|clock_divider_1024:inst101|inst4  ; clock_generator:clock_in|clock_divider_1024:inst101|inst4  ; Clock                                                      ; Clock       ; 0.000        ; 0.000      ; 0.657      ;
; 0.391  ; clock_generator:clock_in|clock_divider_1024:inst101|inst5  ; clock_generator:clock_in|clock_divider_1024:inst101|inst5  ; Clock                                                      ; Clock       ; 0.000        ; 0.000      ; 0.657      ;
; 0.391  ; clock_generator:clock_in|clock_divider_1024:inst101|inst6  ; clock_generator:clock_in|clock_divider_1024:inst101|inst6  ; Clock                                                      ; Clock       ; 0.000        ; 0.000      ; 0.657      ;
; 0.391  ; clock_generator:clock_in|clock_divider_1024:inst101|inst7  ; clock_generator:clock_in|clock_divider_1024:inst101|inst7  ; Clock                                                      ; Clock       ; 0.000        ; 0.000      ; 0.657      ;
; 0.391  ; clock_generator:clock_in|clock_divider_1024:inst101|inst8  ; clock_generator:clock_in|clock_divider_1024:inst101|inst8  ; Clock                                                      ; Clock       ; 0.000        ; 0.000      ; 0.657      ;
; 0.391  ; clock_generator:clock_in|clock_divider_1024:inst101|inst9  ; clock_generator:clock_in|clock_divider_1024:inst101|inst9  ; Clock                                                      ; Clock       ; 0.000        ; 0.000      ; 0.657      ;
; 0.724  ; clock_generator:clock_in|clock_divider_1024:inst101|inst1  ; clock_generator:clock_in|clock_divider_1024:inst101|inst3  ; Clock                                                      ; Clock       ; 0.000        ; 0.000      ; 0.990      ;
; 0.725  ; clock_generator:clock_in|clock_divider_1024:inst101|inst1  ; clock_generator:clock_in|clock_divider_1024:inst101|inst4  ; Clock                                                      ; Clock       ; 0.000        ; 0.000      ; 0.991      ;
; 0.728  ; clock_generator:clock_in|clock_divider_1024:inst101|inst1  ; clock_generator:clock_in|clock_divider_1024:inst101|inst2  ; Clock                                                      ; Clock       ; 0.000        ; 0.000      ; 0.994      ;
; 0.840  ; clock_generator:clock_in|clock_divider_1024:inst101|inst8  ; clock_generator:clock_in|clock_divider_1024:inst101|inst10 ; Clock                                                      ; Clock       ; 0.000        ; 0.000      ; 1.106      ;
; 0.840  ; clock_generator:clock_in|clock_divider_1024:inst101|inst6  ; clock_generator:clock_in|clock_divider_1024:inst101|inst7  ; Clock                                                      ; Clock       ; 0.000        ; 0.000      ; 1.106      ;
; 0.863  ; clock_generator:clock_in|clock_divider_1024:inst101|inst2  ; clock_generator:clock_in|clock_divider_1024:inst101|inst3  ; Clock                                                      ; Clock       ; 0.000        ; 0.000      ; 1.129      ;
; 0.863  ; clock_generator:clock_in|clock_divider_1024:inst101|inst2  ; clock_generator:clock_in|clock_divider_1024:inst101|inst4  ; Clock                                                      ; Clock       ; 0.000        ; 0.000      ; 1.129      ;
; 0.874  ; clock_generator:clock_in|clock_divider_1024:inst101|inst5  ; clock_generator:clock_in|clock_divider_1024:inst101|inst8  ; Clock                                                      ; Clock       ; 0.000        ; 0.000      ; 1.140      ;
; 0.875  ; clock_generator:clock_in|clock_divider_1024:inst101|inst5  ; clock_generator:clock_in|clock_divider_1024:inst101|inst7  ; Clock                                                      ; Clock       ; 0.000        ; 0.000      ; 1.141      ;
; 0.970  ; clock_generator:clock_in|clock_divider_1024:inst101|inst3  ; clock_generator:clock_in|clock_divider_1024:inst101|inst5  ; Clock                                                      ; Clock       ; 0.000        ; 0.000      ; 1.236      ;
; 0.970  ; clock_generator:clock_in|clock_divider_1024:inst101|inst3  ; clock_generator:clock_in|clock_divider_1024:inst101|inst6  ; Clock                                                      ; Clock       ; 0.000        ; 0.000      ; 1.236      ;
; 0.970  ; clock_generator:clock_in|clock_divider_1024:inst101|inst3  ; clock_generator:clock_in|clock_divider_1024:inst101|inst9  ; Clock                                                      ; Clock       ; 0.000        ; 0.000      ; 1.236      ;
; 0.972  ; clock_generator:clock_in|clock_divider_1024:inst101|inst3  ; clock_generator:clock_in|clock_divider_1024:inst101|inst10 ; Clock                                                      ; Clock       ; 0.000        ; 0.000      ; 1.238      ;
; 0.976  ; clock_generator:clock_in|clock_divider_1024:inst101|inst8  ; clock_generator:clock_in|clock_divider_1024:inst101|inst9  ; Clock                                                      ; Clock       ; 0.000        ; 0.000      ; 1.242      ;
; 0.977  ; clock_generator:clock_in|clock_divider_1024:inst101|inst5  ; clock_generator:clock_in|clock_divider_1024:inst101|inst6  ; Clock                                                      ; Clock       ; 0.000        ; 0.000      ; 1.243      ;
; 0.977  ; clock_generator:clock_in|clock_divider_1024:inst101|inst3  ; clock_generator:clock_in|clock_divider_1024:inst101|inst8  ; Clock                                                      ; Clock       ; 0.000        ; 0.000      ; 1.243      ;
; 0.978  ; clock_generator:clock_in|clock_divider_1024:inst101|inst3  ; clock_generator:clock_in|clock_divider_1024:inst101|inst4  ; Clock                                                      ; Clock       ; 0.000        ; 0.000      ; 1.244      ;
; 0.978  ; clock_generator:clock_in|clock_divider_1024:inst101|inst3  ; clock_generator:clock_in|clock_divider_1024:inst101|inst7  ; Clock                                                      ; Clock       ; 0.000        ; 0.000      ; 1.244      ;
; 1.119  ; clock_generator:clock_in|clock_divider_1024:inst101|inst2  ; clock_generator:clock_in|clock_divider_1024:inst101|inst5  ; Clock                                                      ; Clock       ; 0.000        ; 0.000      ; 1.385      ;
; 1.119  ; clock_generator:clock_in|clock_divider_1024:inst101|inst2  ; clock_generator:clock_in|clock_divider_1024:inst101|inst6  ; Clock                                                      ; Clock       ; 0.000        ; 0.000      ; 1.385      ;
; 1.119  ; clock_generator:clock_in|clock_divider_1024:inst101|inst2  ; clock_generator:clock_in|clock_divider_1024:inst101|inst9  ; Clock                                                      ; Clock       ; 0.000        ; 0.000      ; 1.385      ;
; 1.121  ; clock_generator:clock_in|clock_divider_1024:inst101|inst2  ; clock_generator:clock_in|clock_divider_1024:inst101|inst10 ; Clock                                                      ; Clock       ; 0.000        ; 0.000      ; 1.387      ;
; 1.126  ; clock_generator:clock_in|clock_divider_1024:inst101|inst2  ; clock_generator:clock_in|clock_divider_1024:inst101|inst8  ; Clock                                                      ; Clock       ; 0.000        ; 0.000      ; 1.392      ;
; 1.127  ; clock_generator:clock_in|clock_divider_1024:inst101|inst2  ; clock_generator:clock_in|clock_divider_1024:inst101|inst7  ; Clock                                                      ; Clock       ; 0.000        ; 0.000      ; 1.393      ;
; 1.224  ; clock_generator:clock_in|clock_divider_1024:inst101|inst1  ; clock_generator:clock_in|clock_divider_1024:inst101|inst5  ; Clock                                                      ; Clock       ; 0.000        ; 0.000      ; 1.490      ;
; 1.224  ; clock_generator:clock_in|clock_divider_1024:inst101|inst1  ; clock_generator:clock_in|clock_divider_1024:inst101|inst6  ; Clock                                                      ; Clock       ; 0.000        ; 0.000      ; 1.490      ;
; 1.224  ; clock_generator:clock_in|clock_divider_1024:inst101|inst1  ; clock_generator:clock_in|clock_divider_1024:inst101|inst9  ; Clock                                                      ; Clock       ; 0.000        ; 0.000      ; 1.490      ;
; 1.226  ; clock_generator:clock_in|clock_divider_1024:inst101|inst1  ; clock_generator:clock_in|clock_divider_1024:inst101|inst10 ; Clock                                                      ; Clock       ; 0.000        ; 0.000      ; 1.492      ;
; 1.230  ; clock_generator:clock_in|clock_divider_1024:inst101|inst6  ; clock_generator:clock_in|clock_divider_1024:inst101|inst8  ; Clock                                                      ; Clock       ; 0.000        ; 0.000      ; 1.496      ;
; 1.231  ; clock_generator:clock_in|clock_divider_1024:inst101|inst6  ; clock_generator:clock_in|clock_divider_1024:inst101|inst10 ; Clock                                                      ; Clock       ; 0.000        ; 0.000      ; 1.497      ;
; 1.231  ; clock_generator:clock_in|clock_divider_1024:inst101|inst1  ; clock_generator:clock_in|clock_divider_1024:inst101|inst8  ; Clock                                                      ; Clock       ; 0.000        ; 0.000      ; 1.497      ;
; 1.232  ; clock_generator:clock_in|clock_divider_1024:inst101|inst1  ; clock_generator:clock_in|clock_divider_1024:inst101|inst7  ; Clock                                                      ; Clock       ; 0.000        ; 0.000      ; 1.498      ;
; 1.273  ; clock_generator:clock_in|clock_divider_1024:inst101|inst6  ; clock_generator:clock_in|clock_divider_1024:inst101|inst9  ; Clock                                                      ; Clock       ; 0.000        ; 0.000      ; 1.539      ;
; 1.339  ; clock_generator:clock_in|clock_divider_1024:inst101|inst7  ; clock_generator:clock_in|clock_divider_1024:inst101|inst8  ; Clock                                                      ; Clock       ; 0.000        ; 0.000      ; 1.605      ;
; 1.363  ; clock_generator:clock_in|clock_divider_1024:inst101|inst5  ; clock_generator:clock_in|clock_divider_1024:inst101|inst10 ; Clock                                                      ; Clock       ; 0.000        ; 0.000      ; 1.629      ;
; 1.373  ; clock_generator:clock_in|clock_divider_1024:inst101|inst4  ; clock_generator:clock_in|clock_divider_1024:inst101|inst5  ; Clock                                                      ; Clock       ; 0.000        ; 0.000      ; 1.639      ;
; 1.373  ; clock_generator:clock_in|clock_divider_1024:inst101|inst4  ; clock_generator:clock_in|clock_divider_1024:inst101|inst6  ; Clock                                                      ; Clock       ; 0.000        ; 0.000      ; 1.639      ;
; 1.373  ; clock_generator:clock_in|clock_divider_1024:inst101|inst4  ; clock_generator:clock_in|clock_divider_1024:inst101|inst9  ; Clock                                                      ; Clock       ; 0.000        ; 0.000      ; 1.639      ;
; 1.375  ; clock_generator:clock_in|clock_divider_1024:inst101|inst4  ; clock_generator:clock_in|clock_divider_1024:inst101|inst10 ; Clock                                                      ; Clock       ; 0.000        ; 0.000      ; 1.641      ;
; 1.380  ; clock_generator:clock_in|clock_divider_1024:inst101|inst4  ; clock_generator:clock_in|clock_divider_1024:inst101|inst8  ; Clock                                                      ; Clock       ; 0.000        ; 0.000      ; 1.646      ;
; 1.381  ; clock_generator:clock_in|clock_divider_1024:inst101|inst4  ; clock_generator:clock_in|clock_divider_1024:inst101|inst7  ; Clock                                                      ; Clock       ; 0.000        ; 0.000      ; 1.647      ;
; 1.406  ; clock_generator:clock_in|clock_divider_1024:inst101|inst5  ; clock_generator:clock_in|clock_divider_1024:inst101|inst9  ; Clock                                                      ; Clock       ; 0.000        ; 0.000      ; 1.672      ;
; 1.480  ; clock_generator:clock_in|clock_divider_1024:inst101|inst7  ; clock_generator:clock_in|clock_divider_1024:inst101|inst10 ; Clock                                                      ; Clock       ; 0.000        ; 0.000      ; 1.746      ;
; 1.515  ; clock_generator:clock_in|clock_divider_1024:inst101|inst7  ; clock_generator:clock_in|clock_divider_1024:inst101|inst9  ; Clock                                                      ; Clock       ; 0.000        ; 0.000      ; 1.781      ;
; 1.521  ; clock_generator:clock_in|clock_divider_1024:inst101|inst9  ; clock_generator:clock_in|clock_divider_1024:inst101|inst10 ; Clock                                                      ; Clock       ; 0.000        ; 0.000      ; 1.787      ;
+--------+------------------------------------------------------------+------------------------------------------------------------+------------------------------------------------------------+-------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Hold: 'clock_generator:clock_in|clock_divider_1024:inst102|inst10'                                                                                                                                                               ;
+--------+--------------------------------+--------------------------------+------------------------------------------------------------+------------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                      ; To Node                        ; Launch Clock                                               ; Latch Clock                                                ; Relationship ; Clock Skew ; Data Delay ;
+--------+--------------------------------+--------------------------------+------------------------------------------------------------+------------------------------------------------------------+--------------+------------+------------+
; -2.066 ; clock_generator:clock_in|inst7 ; clock_generator:clock_in|inst7 ; clock_generator:clock_in|inst7                             ; clock_generator:clock_in|clock_divider_1024:inst102|inst10 ; 0.000        ; 2.207      ; 0.657      ;
; -1.566 ; clock_generator:clock_in|inst7 ; clock_generator:clock_in|inst7 ; clock_generator:clock_in|inst7                             ; clock_generator:clock_in|clock_divider_1024:inst102|inst10 ; -0.500       ; 2.207      ; 0.657      ;
; 0.391  ; clock_generator:clock_in|inst1 ; clock_generator:clock_in|inst1 ; clock_generator:clock_in|clock_divider_1024:inst102|inst10 ; clock_generator:clock_in|clock_divider_1024:inst102|inst10 ; 0.000        ; 0.000      ; 0.657      ;
; 0.391  ; clock_generator:clock_in|inst2 ; clock_generator:clock_in|inst2 ; clock_generator:clock_in|clock_divider_1024:inst102|inst10 ; clock_generator:clock_in|clock_divider_1024:inst102|inst10 ; 0.000        ; 0.000      ; 0.657      ;
; 0.391  ; clock_generator:clock_in|inst3 ; clock_generator:clock_in|inst3 ; clock_generator:clock_in|clock_divider_1024:inst102|inst10 ; clock_generator:clock_in|clock_divider_1024:inst102|inst10 ; 0.000        ; 0.000      ; 0.657      ;
; 0.391  ; clock_generator:clock_in|inst4 ; clock_generator:clock_in|inst4 ; clock_generator:clock_in|clock_divider_1024:inst102|inst10 ; clock_generator:clock_in|clock_divider_1024:inst102|inst10 ; 0.000        ; 0.000      ; 0.657      ;
; 0.391  ; clock_generator:clock_in|inst5 ; clock_generator:clock_in|inst5 ; clock_generator:clock_in|clock_divider_1024:inst102|inst10 ; clock_generator:clock_in|clock_divider_1024:inst102|inst10 ; 0.000        ; 0.000      ; 0.657      ;
; 0.391  ; clock_generator:clock_in|inst6 ; clock_generator:clock_in|inst6 ; clock_generator:clock_in|clock_divider_1024:inst102|inst10 ; clock_generator:clock_in|clock_divider_1024:inst102|inst10 ; 0.000        ; 0.000      ; 0.657      ;
; 0.746  ; clock_generator:clock_in|inst1 ; clock_generator:clock_in|inst3 ; clock_generator:clock_in|clock_divider_1024:inst102|inst10 ; clock_generator:clock_in|clock_divider_1024:inst102|inst10 ; 0.000        ; 0.000      ; 1.012      ;
; 0.747  ; clock_generator:clock_in|inst1 ; clock_generator:clock_in|inst4 ; clock_generator:clock_in|clock_divider_1024:inst102|inst10 ; clock_generator:clock_in|clock_divider_1024:inst102|inst10 ; 0.000        ; 0.000      ; 1.013      ;
; 0.750  ; clock_generator:clock_in|inst1 ; clock_generator:clock_in|inst2 ; clock_generator:clock_in|clock_divider_1024:inst102|inst10 ; clock_generator:clock_in|clock_divider_1024:inst102|inst10 ; 0.000        ; 0.000      ; 1.016      ;
; 0.805  ; clock_generator:clock_in|inst5 ; clock_generator:clock_in|inst7 ; clock_generator:clock_in|clock_divider_1024:inst102|inst10 ; clock_generator:clock_in|clock_divider_1024:inst102|inst10 ; 0.000        ; 0.000      ; 1.071      ;
; 0.806  ; clock_generator:clock_in|inst5 ; clock_generator:clock_in|inst6 ; clock_generator:clock_in|clock_divider_1024:inst102|inst10 ; clock_generator:clock_in|clock_divider_1024:inst102|inst10 ; 0.000        ; 0.000      ; 1.072      ;
; 0.807  ; clock_generator:clock_in|inst2 ; clock_generator:clock_in|inst3 ; clock_generator:clock_in|clock_divider_1024:inst102|inst10 ; clock_generator:clock_in|clock_divider_1024:inst102|inst10 ; 0.000        ; 0.000      ; 1.073      ;
; 0.808  ; clock_generator:clock_in|inst2 ; clock_generator:clock_in|inst4 ; clock_generator:clock_in|clock_divider_1024:inst102|inst10 ; clock_generator:clock_in|clock_divider_1024:inst102|inst10 ; 0.000        ; 0.000      ; 1.074      ;
; 0.828  ; clock_generator:clock_in|inst6 ; clock_generator:clock_in|inst7 ; clock_generator:clock_in|clock_divider_1024:inst102|inst10 ; clock_generator:clock_in|clock_divider_1024:inst102|inst10 ; 0.000        ; 0.000      ; 1.094      ;
; 0.918  ; clock_generator:clock_in|inst4 ; clock_generator:clock_in|inst5 ; clock_generator:clock_in|clock_divider_1024:inst102|inst10 ; clock_generator:clock_in|clock_divider_1024:inst102|inst10 ; 0.000        ; 0.000      ; 1.184      ;
; 0.923  ; clock_generator:clock_in|inst4 ; clock_generator:clock_in|inst6 ; clock_generator:clock_in|clock_divider_1024:inst102|inst10 ; clock_generator:clock_in|clock_divider_1024:inst102|inst10 ; 0.000        ; 0.000      ; 1.189      ;
; 0.923  ; clock_generator:clock_in|inst4 ; clock_generator:clock_in|inst7 ; clock_generator:clock_in|clock_divider_1024:inst102|inst10 ; clock_generator:clock_in|clock_divider_1024:inst102|inst10 ; 0.000        ; 0.000      ; 1.189      ;
; 1.000  ; clock_generator:clock_in|inst3 ; clock_generator:clock_in|inst4 ; clock_generator:clock_in|clock_divider_1024:inst102|inst10 ; clock_generator:clock_in|clock_divider_1024:inst102|inst10 ; 0.000        ; 0.000      ; 1.266      ;
; 1.058  ; clock_generator:clock_in|inst3 ; clock_generator:clock_in|inst5 ; clock_generator:clock_in|clock_divider_1024:inst102|inst10 ; clock_generator:clock_in|clock_divider_1024:inst102|inst10 ; 0.000        ; 0.000      ; 1.324      ;
; 1.063  ; clock_generator:clock_in|inst3 ; clock_generator:clock_in|inst6 ; clock_generator:clock_in|clock_divider_1024:inst102|inst10 ; clock_generator:clock_in|clock_divider_1024:inst102|inst10 ; 0.000        ; 0.000      ; 1.329      ;
; 1.063  ; clock_generator:clock_in|inst3 ; clock_generator:clock_in|inst7 ; clock_generator:clock_in|clock_divider_1024:inst102|inst10 ; clock_generator:clock_in|clock_divider_1024:inst102|inst10 ; 0.000        ; 0.000      ; 1.329      ;
; 1.180  ; clock_generator:clock_in|inst2 ; clock_generator:clock_in|inst5 ; clock_generator:clock_in|clock_divider_1024:inst102|inst10 ; clock_generator:clock_in|clock_divider_1024:inst102|inst10 ; 0.000        ; 0.000      ; 1.446      ;
; 1.185  ; clock_generator:clock_in|inst2 ; clock_generator:clock_in|inst6 ; clock_generator:clock_in|clock_divider_1024:inst102|inst10 ; clock_generator:clock_in|clock_divider_1024:inst102|inst10 ; 0.000        ; 0.000      ; 1.451      ;
; 1.185  ; clock_generator:clock_in|inst2 ; clock_generator:clock_in|inst7 ; clock_generator:clock_in|clock_divider_1024:inst102|inst10 ; clock_generator:clock_in|clock_divider_1024:inst102|inst10 ; 0.000        ; 0.000      ; 1.451      ;
; 1.210  ; clock_generator:clock_in|inst1 ; clock_generator:clock_in|inst5 ; clock_generator:clock_in|clock_divider_1024:inst102|inst10 ; clock_generator:clock_in|clock_divider_1024:inst102|inst10 ; 0.000        ; 0.000      ; 1.476      ;
; 1.215  ; clock_generator:clock_in|inst1 ; clock_generator:clock_in|inst6 ; clock_generator:clock_in|clock_divider_1024:inst102|inst10 ; clock_generator:clock_in|clock_divider_1024:inst102|inst10 ; 0.000        ; 0.000      ; 1.481      ;
; 1.215  ; clock_generator:clock_in|inst1 ; clock_generator:clock_in|inst7 ; clock_generator:clock_in|clock_divider_1024:inst102|inst10 ; clock_generator:clock_in|clock_divider_1024:inst102|inst10 ; 0.000        ; 0.000      ; 1.481      ;
+--------+--------------------------------+--------------------------------+------------------------------------------------------------+------------------------------------------------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Hold: 'clock_generator:clock_in|clock_divider_1024:inst101|inst10'                                                                                                                                                                                                                       ;
+--------+------------------------------------------------------------+------------------------------------------------------------+------------------------------------------------------------+------------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                  ; To Node                                                    ; Launch Clock                                               ; Latch Clock                                                ; Relationship ; Clock Skew ; Data Delay ;
+--------+------------------------------------------------------------+------------------------------------------------------------+------------------------------------------------------------+------------------------------------------------------------+--------------+------------+------------+
; -2.057 ; clock_generator:clock_in|clock_divider_1024:inst102|inst10 ; clock_generator:clock_in|clock_divider_1024:inst102|inst10 ; clock_generator:clock_in|clock_divider_1024:inst102|inst10 ; clock_generator:clock_in|clock_divider_1024:inst101|inst10 ; 0.000        ; 2.198      ; 0.657      ;
; -1.557 ; clock_generator:clock_in|clock_divider_1024:inst102|inst10 ; clock_generator:clock_in|clock_divider_1024:inst102|inst10 ; clock_generator:clock_in|clock_divider_1024:inst102|inst10 ; clock_generator:clock_in|clock_divider_1024:inst101|inst10 ; -0.500       ; 2.198      ; 0.657      ;
; 0.391  ; clock_generator:clock_in|clock_divider_1024:inst102|inst1  ; clock_generator:clock_in|clock_divider_1024:inst102|inst1  ; clock_generator:clock_in|clock_divider_1024:inst101|inst10 ; clock_generator:clock_in|clock_divider_1024:inst101|inst10 ; 0.000        ; 0.000      ; 0.657      ;
; 0.391  ; clock_generator:clock_in|clock_divider_1024:inst102|inst2  ; clock_generator:clock_in|clock_divider_1024:inst102|inst2  ; clock_generator:clock_in|clock_divider_1024:inst101|inst10 ; clock_generator:clock_in|clock_divider_1024:inst101|inst10 ; 0.000        ; 0.000      ; 0.657      ;
; 0.391  ; clock_generator:clock_in|clock_divider_1024:inst102|inst3  ; clock_generator:clock_in|clock_divider_1024:inst102|inst3  ; clock_generator:clock_in|clock_divider_1024:inst101|inst10 ; clock_generator:clock_in|clock_divider_1024:inst101|inst10 ; 0.000        ; 0.000      ; 0.657      ;
; 0.391  ; clock_generator:clock_in|clock_divider_1024:inst102|inst4  ; clock_generator:clock_in|clock_divider_1024:inst102|inst4  ; clock_generator:clock_in|clock_divider_1024:inst101|inst10 ; clock_generator:clock_in|clock_divider_1024:inst101|inst10 ; 0.000        ; 0.000      ; 0.657      ;
; 0.391  ; clock_generator:clock_in|clock_divider_1024:inst102|inst5  ; clock_generator:clock_in|clock_divider_1024:inst102|inst5  ; clock_generator:clock_in|clock_divider_1024:inst101|inst10 ; clock_generator:clock_in|clock_divider_1024:inst101|inst10 ; 0.000        ; 0.000      ; 0.657      ;
; 0.391  ; clock_generator:clock_in|clock_divider_1024:inst102|inst6  ; clock_generator:clock_in|clock_divider_1024:inst102|inst6  ; clock_generator:clock_in|clock_divider_1024:inst101|inst10 ; clock_generator:clock_in|clock_divider_1024:inst101|inst10 ; 0.000        ; 0.000      ; 0.657      ;
; 0.391  ; clock_generator:clock_in|clock_divider_1024:inst102|inst7  ; clock_generator:clock_in|clock_divider_1024:inst102|inst7  ; clock_generator:clock_in|clock_divider_1024:inst101|inst10 ; clock_generator:clock_in|clock_divider_1024:inst101|inst10 ; 0.000        ; 0.000      ; 0.657      ;
; 0.391  ; clock_generator:clock_in|clock_divider_1024:inst102|inst8  ; clock_generator:clock_in|clock_divider_1024:inst102|inst8  ; clock_generator:clock_in|clock_divider_1024:inst101|inst10 ; clock_generator:clock_in|clock_divider_1024:inst101|inst10 ; 0.000        ; 0.000      ; 0.657      ;
; 0.391  ; clock_generator:clock_in|clock_divider_1024:inst102|inst9  ; clock_generator:clock_in|clock_divider_1024:inst102|inst9  ; clock_generator:clock_in|clock_divider_1024:inst101|inst10 ; clock_generator:clock_in|clock_divider_1024:inst101|inst10 ; 0.000        ; 0.000      ; 0.657      ;
; 0.542  ; clock_generator:clock_in|clock_divider_1024:inst102|inst3  ; clock_generator:clock_in|clock_divider_1024:inst102|inst4  ; clock_generator:clock_in|clock_divider_1024:inst101|inst10 ; clock_generator:clock_in|clock_divider_1024:inst101|inst10 ; 0.000        ; 0.000      ; 0.808      ;
; 0.715  ; clock_generator:clock_in|clock_divider_1024:inst102|inst1  ; clock_generator:clock_in|clock_divider_1024:inst102|inst2  ; clock_generator:clock_in|clock_divider_1024:inst101|inst10 ; clock_generator:clock_in|clock_divider_1024:inst101|inst10 ; 0.000        ; 0.000      ; 0.981      ;
; 0.716  ; clock_generator:clock_in|clock_divider_1024:inst102|inst1  ; clock_generator:clock_in|clock_divider_1024:inst102|inst3  ; clock_generator:clock_in|clock_divider_1024:inst101|inst10 ; clock_generator:clock_in|clock_divider_1024:inst101|inst10 ; 0.000        ; 0.000      ; 0.982      ;
; 0.809  ; clock_generator:clock_in|clock_divider_1024:inst102|inst2  ; clock_generator:clock_in|clock_divider_1024:inst102|inst4  ; clock_generator:clock_in|clock_divider_1024:inst101|inst10 ; clock_generator:clock_in|clock_divider_1024:inst101|inst10 ; 0.000        ; 0.000      ; 1.075      ;
; 0.812  ; clock_generator:clock_in|clock_divider_1024:inst102|inst2  ; clock_generator:clock_in|clock_divider_1024:inst102|inst3  ; clock_generator:clock_in|clock_divider_1024:inst101|inst10 ; clock_generator:clock_in|clock_divider_1024:inst101|inst10 ; 0.000        ; 0.000      ; 1.078      ;
; 0.839  ; clock_generator:clock_in|clock_divider_1024:inst102|inst5  ; clock_generator:clock_in|clock_divider_1024:inst102|inst7  ; clock_generator:clock_in|clock_divider_1024:inst101|inst10 ; clock_generator:clock_in|clock_divider_1024:inst101|inst10 ; 0.000        ; 0.000      ; 1.105      ;
; 0.846  ; clock_generator:clock_in|clock_divider_1024:inst102|inst8  ; clock_generator:clock_in|clock_divider_1024:inst102|inst10 ; clock_generator:clock_in|clock_divider_1024:inst101|inst10 ; clock_generator:clock_in|clock_divider_1024:inst101|inst10 ; 0.000        ; 0.000      ; 1.112      ;
; 0.846  ; clock_generator:clock_in|clock_divider_1024:inst102|inst8  ; clock_generator:clock_in|clock_divider_1024:inst102|inst9  ; clock_generator:clock_in|clock_divider_1024:inst101|inst10 ; clock_generator:clock_in|clock_divider_1024:inst101|inst10 ; 0.000        ; 0.000      ; 1.112      ;
; 0.850  ; clock_generator:clock_in|clock_divider_1024:inst102|inst1  ; clock_generator:clock_in|clock_divider_1024:inst102|inst4  ; clock_generator:clock_in|clock_divider_1024:inst101|inst10 ; clock_generator:clock_in|clock_divider_1024:inst101|inst10 ; 0.000        ; 0.000      ; 1.116      ;
; 0.850  ; clock_generator:clock_in|clock_divider_1024:inst102|inst6  ; clock_generator:clock_in|clock_divider_1024:inst102|inst7  ; clock_generator:clock_in|clock_divider_1024:inst101|inst10 ; clock_generator:clock_in|clock_divider_1024:inst101|inst10 ; 0.000        ; 0.000      ; 1.116      ;
; 0.980  ; clock_generator:clock_in|clock_divider_1024:inst102|inst3  ; clock_generator:clock_in|clock_divider_1024:inst102|inst8  ; clock_generator:clock_in|clock_divider_1024:inst101|inst10 ; clock_generator:clock_in|clock_divider_1024:inst101|inst10 ; 0.000        ; 0.000      ; 1.246      ;
; 0.981  ; clock_generator:clock_in|clock_divider_1024:inst102|inst3  ; clock_generator:clock_in|clock_divider_1024:inst102|inst5  ; clock_generator:clock_in|clock_divider_1024:inst101|inst10 ; clock_generator:clock_in|clock_divider_1024:inst101|inst10 ; 0.000        ; 0.000      ; 1.247      ;
; 0.983  ; clock_generator:clock_in|clock_divider_1024:inst102|inst3  ; clock_generator:clock_in|clock_divider_1024:inst102|inst9  ; clock_generator:clock_in|clock_divider_1024:inst101|inst10 ; clock_generator:clock_in|clock_divider_1024:inst101|inst10 ; 0.000        ; 0.000      ; 1.249      ;
; 0.986  ; clock_generator:clock_in|clock_divider_1024:inst102|inst3  ; clock_generator:clock_in|clock_divider_1024:inst102|inst6  ; clock_generator:clock_in|clock_divider_1024:inst101|inst10 ; clock_generator:clock_in|clock_divider_1024:inst101|inst10 ; 0.000        ; 0.000      ; 1.252      ;
; 0.986  ; clock_generator:clock_in|clock_divider_1024:inst102|inst3  ; clock_generator:clock_in|clock_divider_1024:inst102|inst7  ; clock_generator:clock_in|clock_divider_1024:inst101|inst10 ; clock_generator:clock_in|clock_divider_1024:inst101|inst10 ; 0.000        ; 0.000      ; 1.252      ;
; 0.990  ; clock_generator:clock_in|clock_divider_1024:inst102|inst5  ; clock_generator:clock_in|clock_divider_1024:inst102|inst6  ; clock_generator:clock_in|clock_divider_1024:inst101|inst10 ; clock_generator:clock_in|clock_divider_1024:inst101|inst10 ; 0.000        ; 0.000      ; 1.256      ;
; 0.990  ; clock_generator:clock_in|clock_divider_1024:inst102|inst5  ; clock_generator:clock_in|clock_divider_1024:inst102|inst8  ; clock_generator:clock_in|clock_divider_1024:inst101|inst10 ; clock_generator:clock_in|clock_divider_1024:inst101|inst10 ; 0.000        ; 0.000      ; 1.256      ;
; 0.991  ; clock_generator:clock_in|clock_divider_1024:inst102|inst5  ; clock_generator:clock_in|clock_divider_1024:inst102|inst10 ; clock_generator:clock_in|clock_divider_1024:inst101|inst10 ; clock_generator:clock_in|clock_divider_1024:inst101|inst10 ; 0.000        ; 0.000      ; 1.257      ;
; 1.092  ; clock_generator:clock_in|clock_divider_1024:inst102|inst9  ; clock_generator:clock_in|clock_divider_1024:inst102|inst10 ; clock_generator:clock_in|clock_divider_1024:inst101|inst10 ; clock_generator:clock_in|clock_divider_1024:inst101|inst10 ; 0.000        ; 0.000      ; 1.358      ;
; 1.106  ; clock_generator:clock_in|clock_divider_1024:inst102|inst4  ; clock_generator:clock_in|clock_divider_1024:inst102|inst8  ; clock_generator:clock_in|clock_divider_1024:inst101|inst10 ; clock_generator:clock_in|clock_divider_1024:inst101|inst10 ; 0.000        ; 0.000      ; 1.372      ;
; 1.107  ; clock_generator:clock_in|clock_divider_1024:inst102|inst4  ; clock_generator:clock_in|clock_divider_1024:inst102|inst5  ; clock_generator:clock_in|clock_divider_1024:inst101|inst10 ; clock_generator:clock_in|clock_divider_1024:inst101|inst10 ; 0.000        ; 0.000      ; 1.373      ;
; 1.109  ; clock_generator:clock_in|clock_divider_1024:inst102|inst4  ; clock_generator:clock_in|clock_divider_1024:inst102|inst9  ; clock_generator:clock_in|clock_divider_1024:inst101|inst10 ; clock_generator:clock_in|clock_divider_1024:inst101|inst10 ; 0.000        ; 0.000      ; 1.375      ;
; 1.112  ; clock_generator:clock_in|clock_divider_1024:inst102|inst4  ; clock_generator:clock_in|clock_divider_1024:inst102|inst6  ; clock_generator:clock_in|clock_divider_1024:inst101|inst10 ; clock_generator:clock_in|clock_divider_1024:inst101|inst10 ; 0.000        ; 0.000      ; 1.378      ;
; 1.112  ; clock_generator:clock_in|clock_divider_1024:inst102|inst4  ; clock_generator:clock_in|clock_divider_1024:inst102|inst7  ; clock_generator:clock_in|clock_divider_1024:inst101|inst10 ; clock_generator:clock_in|clock_divider_1024:inst101|inst10 ; 0.000        ; 0.000      ; 1.378      ;
; 1.223  ; clock_generator:clock_in|clock_divider_1024:inst102|inst2  ; clock_generator:clock_in|clock_divider_1024:inst102|inst8  ; clock_generator:clock_in|clock_divider_1024:inst101|inst10 ; clock_generator:clock_in|clock_divider_1024:inst101|inst10 ; 0.000        ; 0.000      ; 1.489      ;
; 1.224  ; clock_generator:clock_in|clock_divider_1024:inst102|inst2  ; clock_generator:clock_in|clock_divider_1024:inst102|inst5  ; clock_generator:clock_in|clock_divider_1024:inst101|inst10 ; clock_generator:clock_in|clock_divider_1024:inst101|inst10 ; 0.000        ; 0.000      ; 1.490      ;
; 1.226  ; clock_generator:clock_in|clock_divider_1024:inst102|inst6  ; clock_generator:clock_in|clock_divider_1024:inst102|inst8  ; clock_generator:clock_in|clock_divider_1024:inst101|inst10 ; clock_generator:clock_in|clock_divider_1024:inst101|inst10 ; 0.000        ; 0.000      ; 1.492      ;
; 1.226  ; clock_generator:clock_in|clock_divider_1024:inst102|inst2  ; clock_generator:clock_in|clock_divider_1024:inst102|inst9  ; clock_generator:clock_in|clock_divider_1024:inst101|inst10 ; clock_generator:clock_in|clock_divider_1024:inst101|inst10 ; 0.000        ; 0.000      ; 1.492      ;
; 1.227  ; clock_generator:clock_in|clock_divider_1024:inst102|inst6  ; clock_generator:clock_in|clock_divider_1024:inst102|inst9  ; clock_generator:clock_in|clock_divider_1024:inst101|inst10 ; clock_generator:clock_in|clock_divider_1024:inst101|inst10 ; 0.000        ; 0.000      ; 1.493      ;
; 1.229  ; clock_generator:clock_in|clock_divider_1024:inst102|inst2  ; clock_generator:clock_in|clock_divider_1024:inst102|inst6  ; clock_generator:clock_in|clock_divider_1024:inst101|inst10 ; clock_generator:clock_in|clock_divider_1024:inst101|inst10 ; 0.000        ; 0.000      ; 1.495      ;
; 1.229  ; clock_generator:clock_in|clock_divider_1024:inst102|inst2  ; clock_generator:clock_in|clock_divider_1024:inst102|inst7  ; clock_generator:clock_in|clock_divider_1024:inst101|inst10 ; clock_generator:clock_in|clock_divider_1024:inst101|inst10 ; 0.000        ; 0.000      ; 1.495      ;
; 1.242  ; clock_generator:clock_in|clock_divider_1024:inst102|inst7  ; clock_generator:clock_in|clock_divider_1024:inst102|inst10 ; clock_generator:clock_in|clock_divider_1024:inst101|inst10 ; clock_generator:clock_in|clock_divider_1024:inst101|inst10 ; 0.000        ; 0.000      ; 1.508      ;
; 1.256  ; clock_generator:clock_in|clock_divider_1024:inst102|inst3  ; clock_generator:clock_in|clock_divider_1024:inst102|inst10 ; clock_generator:clock_in|clock_divider_1024:inst101|inst10 ; clock_generator:clock_in|clock_divider_1024:inst101|inst10 ; 0.000        ; 0.000      ; 1.522      ;
; 1.262  ; clock_generator:clock_in|clock_divider_1024:inst102|inst1  ; clock_generator:clock_in|clock_divider_1024:inst102|inst8  ; clock_generator:clock_in|clock_divider_1024:inst101|inst10 ; clock_generator:clock_in|clock_divider_1024:inst101|inst10 ; 0.000        ; 0.000      ; 1.528      ;
; 1.263  ; clock_generator:clock_in|clock_divider_1024:inst102|inst1  ; clock_generator:clock_in|clock_divider_1024:inst102|inst5  ; clock_generator:clock_in|clock_divider_1024:inst101|inst10 ; clock_generator:clock_in|clock_divider_1024:inst101|inst10 ; 0.000        ; 0.000      ; 1.529      ;
; 1.265  ; clock_generator:clock_in|clock_divider_1024:inst102|inst1  ; clock_generator:clock_in|clock_divider_1024:inst102|inst9  ; clock_generator:clock_in|clock_divider_1024:inst101|inst10 ; clock_generator:clock_in|clock_divider_1024:inst101|inst10 ; 0.000        ; 0.000      ; 1.531      ;
; 1.268  ; clock_generator:clock_in|clock_divider_1024:inst102|inst1  ; clock_generator:clock_in|clock_divider_1024:inst102|inst6  ; clock_generator:clock_in|clock_divider_1024:inst101|inst10 ; clock_generator:clock_in|clock_divider_1024:inst101|inst10 ; 0.000        ; 0.000      ; 1.534      ;
; 1.268  ; clock_generator:clock_in|clock_divider_1024:inst102|inst1  ; clock_generator:clock_in|clock_divider_1024:inst102|inst7  ; clock_generator:clock_in|clock_divider_1024:inst101|inst10 ; clock_generator:clock_in|clock_divider_1024:inst101|inst10 ; 0.000        ; 0.000      ; 1.534      ;
; 1.282  ; clock_generator:clock_in|clock_divider_1024:inst102|inst6  ; clock_generator:clock_in|clock_divider_1024:inst102|inst10 ; clock_generator:clock_in|clock_divider_1024:inst101|inst10 ; clock_generator:clock_in|clock_divider_1024:inst101|inst10 ; 0.000        ; 0.000      ; 1.548      ;
; 1.352  ; clock_generator:clock_in|clock_divider_1024:inst102|inst7  ; clock_generator:clock_in|clock_divider_1024:inst102|inst8  ; clock_generator:clock_in|clock_divider_1024:inst101|inst10 ; clock_generator:clock_in|clock_divider_1024:inst101|inst10 ; 0.000        ; 0.000      ; 1.618      ;
; 1.353  ; clock_generator:clock_in|clock_divider_1024:inst102|inst7  ; clock_generator:clock_in|clock_divider_1024:inst102|inst9  ; clock_generator:clock_in|clock_divider_1024:inst101|inst10 ; clock_generator:clock_in|clock_divider_1024:inst101|inst10 ; 0.000        ; 0.000      ; 1.619      ;
; 1.382  ; clock_generator:clock_in|clock_divider_1024:inst102|inst4  ; clock_generator:clock_in|clock_divider_1024:inst102|inst10 ; clock_generator:clock_in|clock_divider_1024:inst101|inst10 ; clock_generator:clock_in|clock_divider_1024:inst101|inst10 ; 0.000        ; 0.000      ; 1.648      ;
; 1.499  ; clock_generator:clock_in|clock_divider_1024:inst102|inst2  ; clock_generator:clock_in|clock_divider_1024:inst102|inst10 ; clock_generator:clock_in|clock_divider_1024:inst101|inst10 ; clock_generator:clock_in|clock_divider_1024:inst101|inst10 ; 0.000        ; 0.000      ; 1.765      ;
; 1.518  ; clock_generator:clock_in|clock_divider_1024:inst102|inst5  ; clock_generator:clock_in|clock_divider_1024:inst102|inst9  ; clock_generator:clock_in|clock_divider_1024:inst101|inst10 ; clock_generator:clock_in|clock_divider_1024:inst101|inst10 ; 0.000        ; 0.000      ; 1.784      ;
; 1.538  ; clock_generator:clock_in|clock_divider_1024:inst102|inst1  ; clock_generator:clock_in|clock_divider_1024:inst102|inst10 ; clock_generator:clock_in|clock_divider_1024:inst101|inst10 ; clock_generator:clock_in|clock_divider_1024:inst101|inst10 ; 0.000        ; 0.000      ; 1.804      ;
+--------+------------------------------------------------------------+------------------------------------------------------------+------------------------------------------------------------+------------------------------------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Hold: 'Load'                                                                                                                                                                    ;
+--------+-----------------------------------+-------------------------------------------------------+--------------------------------+-------------+--------------+------------+------------+
; Slack  ; From Node                         ; To Node                                               ; Launch Clock                   ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------------+-------------------------------------------------------+--------------------------------+-------------+--------------+------------+------------+
; -1.902 ; 3bit_counter:inst22|inst          ; 3bit_counter:inst22|inst                              ; clock_generator:clock_in|inst7 ; Load        ; -0.500       ; 2.793      ; 0.657      ;
; -1.902 ; 3bit_counter:inst22|inst1         ; 3bit_counter:inst22|inst1                             ; clock_generator:clock_in|inst7 ; Load        ; -0.500       ; 2.793      ; 0.657      ;
; -1.902 ; state_machine:state_machine|inst4 ; state_machine:state_machine|inst4                     ; clock_generator:clock_in|inst7 ; Load        ; -0.500       ; 2.793      ; 0.657      ;
; -1.616 ; state_machine:state_machine|inst4 ; state_machine:state_machine|inst1                     ; clock_generator:clock_in|inst7 ; Load        ; -0.500       ; 2.793      ; 0.943      ;
; -1.612 ; state_machine:state_machine|inst4 ; state_machine:state_machine|inst2                     ; clock_generator:clock_in|inst7 ; Load        ; -0.500       ; 2.793      ; 0.947      ;
; -1.606 ; state_machine:state_machine|inst4 ; 4bit_4reg_file:inst9|4bit_parallel_register:R0|inst10 ; clock_generator:clock_in|inst7 ; Load        ; -0.500       ; 2.793      ; 0.953      ;
; -1.583 ; state_machine:state_machine|inst2 ; state_machine:state_machine|inst3                     ; clock_generator:clock_in|inst7 ; Load        ; -0.500       ; 2.793      ; 0.976      ;
; -1.577 ; state_machine:state_machine|inst2 ; 4bit_4reg_file:inst9|4bit_parallel_register:R0|inst6  ; clock_generator:clock_in|inst7 ; Load        ; -0.500       ; 2.793      ; 0.982      ;
; -1.530 ; state_machine:state_machine|inst3 ; 4bit_4reg_file:inst9|4bit_parallel_register:R0|inst8  ; clock_generator:clock_in|inst7 ; Load        ; -0.500       ; 2.793      ; 1.029      ;
; -1.457 ; state_machine:state_machine|inst1 ; state_machine:state_machine|inst3                     ; clock_generator:clock_in|inst7 ; Load        ; -0.500       ; 2.793      ; 1.102      ;
; -1.452 ; state_machine:state_machine|inst3 ; state_machine:state_machine|inst2                     ; clock_generator:clock_in|inst7 ; Load        ; -0.500       ; 2.793      ; 1.107      ;
; -1.437 ; state_machine:state_machine|inst4 ; state_machine:state_machine|inst3                     ; clock_generator:clock_in|inst7 ; Load        ; -0.500       ; 2.793      ; 1.122      ;
; -1.435 ; state_machine:state_machine|inst3 ; 4bit_4reg_file:inst9|4bit_parallel_register:R2|inst8  ; clock_generator:clock_in|inst7 ; Load        ; -0.500       ; 2.793      ; 1.124      ;
; -1.419 ; state_machine:state_machine|inst1 ; 4bit_4reg_file:inst9|4bit_parallel_register:R0|inst   ; clock_generator:clock_in|inst7 ; Load        ; -0.500       ; 2.793      ; 1.140      ;
; -1.307 ; 3bit_counter:inst22|inst          ; 3bit_counter:inst22|inst1                             ; clock_generator:clock_in|inst7 ; Load        ; -0.500       ; 2.793      ; 1.252      ;
; -1.247 ; state_machine:state_machine|inst1 ; state_machine:state_machine|inst2                     ; clock_generator:clock_in|inst7 ; Load        ; -0.500       ; 2.793      ; 1.312      ;
; -1.224 ; state_machine:state_machine|inst4 ; 4bit_4reg_file:inst9|4bit_parallel_register:R2|inst10 ; clock_generator:clock_in|inst7 ; Load        ; -0.500       ; 2.793      ; 1.335      ;
; -1.219 ; state_machine:state_machine|inst3 ; state_machine:state_machine|inst4                     ; clock_generator:clock_in|inst7 ; Load        ; -0.500       ; 2.793      ; 1.340      ;
; -1.215 ; state_machine:state_machine|inst1 ; 4bit_4reg_file:inst9|4bit_parallel_register:R2|inst   ; clock_generator:clock_in|inst7 ; Load        ; -0.500       ; 2.793      ; 1.344      ;
; -1.214 ; state_machine:state_machine|inst4 ; 4bit_4reg_file:inst9|4bit_parallel_register:R3|inst10 ; clock_generator:clock_in|inst7 ; Load        ; -0.500       ; 2.792      ; 1.344      ;
; -1.213 ; state_machine:state_machine|inst4 ; 4bit_4reg_file:inst9|4bit_parallel_register:R1|inst10 ; clock_generator:clock_in|inst7 ; Load        ; -0.500       ; 2.792      ; 1.345      ;
; -1.204 ; state_machine:state_machine|inst3 ; 4bit_4reg_file:inst9|4bit_parallel_register:R1|inst8  ; clock_generator:clock_in|inst7 ; Load        ; -0.500       ; 2.792      ; 1.354      ;
; -1.204 ; state_machine:state_machine|inst3 ; 4bit_4reg_file:inst9|4bit_parallel_register:R3|inst8  ; clock_generator:clock_in|inst7 ; Load        ; -0.500       ; 2.792      ; 1.354      ;
; -1.202 ; state_machine:state_machine|inst2 ; 4bit_4reg_file:inst9|4bit_parallel_register:R1|inst6  ; clock_generator:clock_in|inst7 ; Load        ; -0.500       ; 2.792      ; 1.356      ;
; -1.202 ; state_machine:state_machine|inst2 ; 4bit_4reg_file:inst9|4bit_parallel_register:R3|inst6  ; clock_generator:clock_in|inst7 ; Load        ; -0.500       ; 2.792      ; 1.356      ;
; -1.181 ; state_machine:state_machine|inst2 ; 4bit_4reg_file:inst9|4bit_parallel_register:R2|inst6  ; clock_generator:clock_in|inst7 ; Load        ; -0.500       ; 2.793      ; 1.378      ;
; -1.174 ; state_machine:state_machine|inst1 ; 4bit_4reg_file:inst9|4bit_parallel_register:R1|inst   ; clock_generator:clock_in|inst7 ; Load        ; -0.500       ; 2.792      ; 1.384      ;
; -1.170 ; state_machine:state_machine|inst1 ; 4bit_4reg_file:inst9|4bit_parallel_register:R3|inst   ; clock_generator:clock_in|inst7 ; Load        ; -0.500       ; 2.792      ; 1.388      ;
; -1.110 ; state_machine:state_machine|inst3 ; state_machine:state_machine|inst3                     ; clock_generator:clock_in|inst7 ; Load        ; -0.500       ; 2.793      ; 1.449      ;
; -1.046 ; state_machine:state_machine|inst2 ; state_machine:state_machine|inst2                     ; clock_generator:clock_in|inst7 ; Load        ; -0.500       ; 2.793      ; 1.513      ;
; -0.926 ; 3bit_counter:inst22|inst          ; 4bit_4reg_file:inst9|4bit_parallel_register:R2|inst10 ; clock_generator:clock_in|inst7 ; Load        ; -0.500       ; 2.793      ; 1.633      ;
; -0.926 ; 3bit_counter:inst22|inst          ; 4bit_4reg_file:inst9|4bit_parallel_register:R2|inst8  ; clock_generator:clock_in|inst7 ; Load        ; -0.500       ; 2.793      ; 1.633      ;
; -0.926 ; 3bit_counter:inst22|inst          ; 4bit_4reg_file:inst9|4bit_parallel_register:R2|inst6  ; clock_generator:clock_in|inst7 ; Load        ; -0.500       ; 2.793      ; 1.633      ;
; -0.926 ; 3bit_counter:inst22|inst          ; 4bit_4reg_file:inst9|4bit_parallel_register:R2|inst   ; clock_generator:clock_in|inst7 ; Load        ; -0.500       ; 2.793      ; 1.633      ;
; -0.909 ; state_machine:state_machine|inst2 ; state_machine:state_machine|inst4                     ; clock_generator:clock_in|inst7 ; Load        ; -0.500       ; 2.793      ; 1.650      ;
; -0.792 ; 8bit_shift_register:inst|data7    ; state_machine:state_machine|inst1                     ; clock_generator:clock_in|inst7 ; Load        ; -0.500       ; 3.226      ; 2.200      ;
; -0.791 ; 8bit_shift_register:inst|data7    ; state_machine:state_machine|inst4                     ; clock_generator:clock_in|inst7 ; Load        ; -0.500       ; 3.226      ; 2.201      ;
; -0.768 ; 3bit_counter:inst22|inst1         ; 4bit_4reg_file:inst9|4bit_parallel_register:R3|inst10 ; clock_generator:clock_in|inst7 ; Load        ; -0.500       ; 2.792      ; 1.790      ;
; -0.768 ; 3bit_counter:inst22|inst1         ; 4bit_4reg_file:inst9|4bit_parallel_register:R3|inst8  ; clock_generator:clock_in|inst7 ; Load        ; -0.500       ; 2.792      ; 1.790      ;
; -0.768 ; 3bit_counter:inst22|inst1         ; 4bit_4reg_file:inst9|4bit_parallel_register:R3|inst6  ; clock_generator:clock_in|inst7 ; Load        ; -0.500       ; 2.792      ; 1.790      ;
; -0.768 ; 3bit_counter:inst22|inst1         ; 4bit_4reg_file:inst9|4bit_parallel_register:R3|inst   ; clock_generator:clock_in|inst7 ; Load        ; -0.500       ; 2.792      ; 1.790      ;
; -0.761 ; state_machine:state_machine|inst1 ; state_machine:state_machine|inst4                     ; clock_generator:clock_in|inst7 ; Load        ; -0.500       ; 2.793      ; 1.798      ;
; -0.760 ; 3bit_counter:inst22|inst1         ; 4bit_4reg_file:inst9|4bit_parallel_register:R1|inst10 ; clock_generator:clock_in|inst7 ; Load        ; -0.500       ; 2.792      ; 1.798      ;
; -0.760 ; 3bit_counter:inst22|inst1         ; 4bit_4reg_file:inst9|4bit_parallel_register:R1|inst8  ; clock_generator:clock_in|inst7 ; Load        ; -0.500       ; 2.792      ; 1.798      ;
; -0.760 ; 3bit_counter:inst22|inst1         ; 4bit_4reg_file:inst9|4bit_parallel_register:R1|inst6  ; clock_generator:clock_in|inst7 ; Load        ; -0.500       ; 2.792      ; 1.798      ;
; -0.760 ; 3bit_counter:inst22|inst1         ; 4bit_4reg_file:inst9|4bit_parallel_register:R1|inst   ; clock_generator:clock_in|inst7 ; Load        ; -0.500       ; 2.792      ; 1.798      ;
; -0.748 ; 3bit_counter:inst22|inst          ; 4bit_4reg_file:inst9|4bit_parallel_register:R0|inst10 ; clock_generator:clock_in|inst7 ; Load        ; -0.500       ; 2.793      ; 1.811      ;
; -0.748 ; 3bit_counter:inst22|inst          ; 4bit_4reg_file:inst9|4bit_parallel_register:R0|inst8  ; clock_generator:clock_in|inst7 ; Load        ; -0.500       ; 2.793      ; 1.811      ;
; -0.748 ; 3bit_counter:inst22|inst          ; 4bit_4reg_file:inst9|4bit_parallel_register:R0|inst6  ; clock_generator:clock_in|inst7 ; Load        ; -0.500       ; 2.793      ; 1.811      ;
; -0.748 ; 3bit_counter:inst22|inst          ; 4bit_4reg_file:inst9|4bit_parallel_register:R0|inst   ; clock_generator:clock_in|inst7 ; Load        ; -0.500       ; 2.793      ; 1.811      ;
; -0.634 ; 3bit_counter:inst22|inst1         ; 4bit_4reg_file:inst9|4bit_parallel_register:R2|inst10 ; clock_generator:clock_in|inst7 ; Load        ; -0.500       ; 2.793      ; 1.925      ;
; -0.634 ; 3bit_counter:inst22|inst1         ; 4bit_4reg_file:inst9|4bit_parallel_register:R2|inst8  ; clock_generator:clock_in|inst7 ; Load        ; -0.500       ; 2.793      ; 1.925      ;
; -0.634 ; 3bit_counter:inst22|inst1         ; 4bit_4reg_file:inst9|4bit_parallel_register:R2|inst6  ; clock_generator:clock_in|inst7 ; Load        ; -0.500       ; 2.793      ; 1.925      ;
; -0.634 ; 3bit_counter:inst22|inst1         ; 4bit_4reg_file:inst9|4bit_parallel_register:R2|inst   ; clock_generator:clock_in|inst7 ; Load        ; -0.500       ; 2.793      ; 1.925      ;
; -0.506 ; 3bit_counter:inst22|inst          ; 4bit_4reg_file:inst9|4bit_parallel_register:R3|inst10 ; clock_generator:clock_in|inst7 ; Load        ; -0.500       ; 2.792      ; 2.052      ;
; -0.506 ; 3bit_counter:inst22|inst          ; 4bit_4reg_file:inst9|4bit_parallel_register:R3|inst8  ; clock_generator:clock_in|inst7 ; Load        ; -0.500       ; 2.792      ; 2.052      ;
; -0.506 ; 3bit_counter:inst22|inst          ; 4bit_4reg_file:inst9|4bit_parallel_register:R3|inst6  ; clock_generator:clock_in|inst7 ; Load        ; -0.500       ; 2.792      ; 2.052      ;
; -0.506 ; 3bit_counter:inst22|inst          ; 4bit_4reg_file:inst9|4bit_parallel_register:R3|inst   ; clock_generator:clock_in|inst7 ; Load        ; -0.500       ; 2.792      ; 2.052      ;
; -0.498 ; 8bit_shift_register:inst|data7    ; state_machine:state_machine|inst2                     ; clock_generator:clock_in|inst7 ; Load        ; -0.500       ; 3.226      ; 2.494      ;
; -0.480 ; 3bit_counter:inst22|inst1         ; 4bit_4reg_file:inst9|4bit_parallel_register:R0|inst10 ; clock_generator:clock_in|inst7 ; Load        ; -0.500       ; 2.793      ; 2.079      ;
; -0.480 ; 3bit_counter:inst22|inst1         ; 4bit_4reg_file:inst9|4bit_parallel_register:R0|inst8  ; clock_generator:clock_in|inst7 ; Load        ; -0.500       ; 2.793      ; 2.079      ;
; -0.480 ; 3bit_counter:inst22|inst1         ; 4bit_4reg_file:inst9|4bit_parallel_register:R0|inst6  ; clock_generator:clock_in|inst7 ; Load        ; -0.500       ; 2.793      ; 2.079      ;
; -0.480 ; 3bit_counter:inst22|inst1         ; 4bit_4reg_file:inst9|4bit_parallel_register:R0|inst   ; clock_generator:clock_in|inst7 ; Load        ; -0.500       ; 2.793      ; 2.079      ;
; -0.475 ; 8bit_shift_register:inst|data7    ; state_machine:state_machine|inst3                     ; clock_generator:clock_in|inst7 ; Load        ; -0.500       ; 3.226      ; 2.517      ;
; -0.473 ; 3bit_counter:inst22|inst          ; 4bit_4reg_file:inst9|4bit_parallel_register:R1|inst10 ; clock_generator:clock_in|inst7 ; Load        ; -0.500       ; 2.792      ; 2.085      ;
; -0.473 ; 3bit_counter:inst22|inst          ; 4bit_4reg_file:inst9|4bit_parallel_register:R1|inst8  ; clock_generator:clock_in|inst7 ; Load        ; -0.500       ; 2.792      ; 2.085      ;
; -0.473 ; 3bit_counter:inst22|inst          ; 4bit_4reg_file:inst9|4bit_parallel_register:R1|inst6  ; clock_generator:clock_in|inst7 ; Load        ; -0.500       ; 2.792      ; 2.085      ;
; -0.473 ; 3bit_counter:inst22|inst          ; 4bit_4reg_file:inst9|4bit_parallel_register:R1|inst   ; clock_generator:clock_in|inst7 ; Load        ; -0.500       ; 2.792      ; 2.085      ;
; 0.391  ; 3bit_counter:inst22|inst          ; 3bit_counter:inst22|inst                              ; Load                           ; Load        ; 0.000        ; 0.000      ; 0.657      ;
; 0.391  ; 3bit_counter:inst22|inst1         ; 3bit_counter:inst22|inst1                             ; Load                           ; Load        ; 0.000        ; 0.000      ; 0.657      ;
; 0.391  ; state_machine:state_machine|inst4 ; state_machine:state_machine|inst4                     ; Load                           ; Load        ; 0.000        ; 0.000      ; 0.657      ;
; 0.677  ; state_machine:state_machine|inst4 ; state_machine:state_machine|inst1                     ; Load                           ; Load        ; 0.000        ; 0.000      ; 0.943      ;
; 0.681  ; state_machine:state_machine|inst4 ; state_machine:state_machine|inst2                     ; Load                           ; Load        ; 0.000        ; 0.000      ; 0.947      ;
; 0.687  ; state_machine:state_machine|inst4 ; 4bit_4reg_file:inst9|4bit_parallel_register:R0|inst10 ; Load                           ; Load        ; 0.000        ; 0.000      ; 0.953      ;
; 0.710  ; state_machine:state_machine|inst2 ; state_machine:state_machine|inst3                     ; Load                           ; Load        ; 0.000        ; 0.000      ; 0.976      ;
; 0.716  ; state_machine:state_machine|inst2 ; 4bit_4reg_file:inst9|4bit_parallel_register:R0|inst6  ; Load                           ; Load        ; 0.000        ; 0.000      ; 0.982      ;
; 0.763  ; state_machine:state_machine|inst3 ; 4bit_4reg_file:inst9|4bit_parallel_register:R0|inst8  ; Load                           ; Load        ; 0.000        ; 0.000      ; 1.029      ;
; 0.836  ; state_machine:state_machine|inst1 ; state_machine:state_machine|inst3                     ; Load                           ; Load        ; 0.000        ; 0.000      ; 1.102      ;
; 0.841  ; state_machine:state_machine|inst3 ; state_machine:state_machine|inst2                     ; Load                           ; Load        ; 0.000        ; 0.000      ; 1.107      ;
; 0.856  ; state_machine:state_machine|inst4 ; state_machine:state_machine|inst3                     ; Load                           ; Load        ; 0.000        ; 0.000      ; 1.122      ;
; 0.858  ; state_machine:state_machine|inst3 ; 4bit_4reg_file:inst9|4bit_parallel_register:R2|inst8  ; Load                           ; Load        ; 0.000        ; 0.000      ; 1.124      ;
; 0.874  ; state_machine:state_machine|inst1 ; 4bit_4reg_file:inst9|4bit_parallel_register:R0|inst   ; Load                           ; Load        ; 0.000        ; 0.000      ; 1.140      ;
; 0.986  ; 3bit_counter:inst22|inst          ; 3bit_counter:inst22|inst1                             ; Load                           ; Load        ; 0.000        ; 0.000      ; 1.252      ;
; 1.046  ; state_machine:state_machine|inst1 ; state_machine:state_machine|inst2                     ; Load                           ; Load        ; 0.000        ; 0.000      ; 1.312      ;
; 1.069  ; state_machine:state_machine|inst4 ; 4bit_4reg_file:inst9|4bit_parallel_register:R2|inst10 ; Load                           ; Load        ; 0.000        ; 0.000      ; 1.335      ;
; 1.074  ; state_machine:state_machine|inst3 ; state_machine:state_machine|inst4                     ; Load                           ; Load        ; 0.000        ; 0.000      ; 1.340      ;
; 1.078  ; state_machine:state_machine|inst1 ; 4bit_4reg_file:inst9|4bit_parallel_register:R2|inst   ; Load                           ; Load        ; 0.000        ; 0.000      ; 1.344      ;
; 1.079  ; state_machine:state_machine|inst4 ; 4bit_4reg_file:inst9|4bit_parallel_register:R3|inst10 ; Load                           ; Load        ; 0.000        ; -0.001     ; 1.344      ;
; 1.080  ; state_machine:state_machine|inst4 ; 4bit_4reg_file:inst9|4bit_parallel_register:R1|inst10 ; Load                           ; Load        ; 0.000        ; -0.001     ; 1.345      ;
; 1.089  ; state_machine:state_machine|inst3 ; 4bit_4reg_file:inst9|4bit_parallel_register:R1|inst8  ; Load                           ; Load        ; 0.000        ; -0.001     ; 1.354      ;
; 1.089  ; state_machine:state_machine|inst3 ; 4bit_4reg_file:inst9|4bit_parallel_register:R3|inst8  ; Load                           ; Load        ; 0.000        ; -0.001     ; 1.354      ;
; 1.091  ; state_machine:state_machine|inst2 ; 4bit_4reg_file:inst9|4bit_parallel_register:R1|inst6  ; Load                           ; Load        ; 0.000        ; -0.001     ; 1.356      ;
; 1.091  ; state_machine:state_machine|inst2 ; 4bit_4reg_file:inst9|4bit_parallel_register:R3|inst6  ; Load                           ; Load        ; 0.000        ; -0.001     ; 1.356      ;
; 1.112  ; state_machine:state_machine|inst2 ; 4bit_4reg_file:inst9|4bit_parallel_register:R2|inst6  ; Load                           ; Load        ; 0.000        ; 0.000      ; 1.378      ;
; 1.119  ; state_machine:state_machine|inst1 ; 4bit_4reg_file:inst9|4bit_parallel_register:R1|inst   ; Load                           ; Load        ; 0.000        ; -0.001     ; 1.384      ;
; 1.123  ; state_machine:state_machine|inst1 ; 4bit_4reg_file:inst9|4bit_parallel_register:R3|inst   ; Load                           ; Load        ; 0.000        ; -0.001     ; 1.388      ;
; 1.183  ; state_machine:state_machine|inst3 ; state_machine:state_machine|inst3                     ; Load                           ; Load        ; 0.000        ; 0.000      ; 1.449      ;
; 1.247  ; state_machine:state_machine|inst2 ; state_machine:state_machine|inst2                     ; Load                           ; Load        ; 0.000        ; 0.000      ; 1.513      ;
; 1.367  ; 3bit_counter:inst22|inst          ; 4bit_4reg_file:inst9|4bit_parallel_register:R2|inst10 ; Load                           ; Load        ; 0.000        ; 0.000      ; 1.633      ;
; 1.367  ; 3bit_counter:inst22|inst          ; 4bit_4reg_file:inst9|4bit_parallel_register:R2|inst8  ; Load                           ; Load        ; 0.000        ; 0.000      ; 1.633      ;
+--------+-----------------------------------+-------------------------------------------------------+--------------------------------+-------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Hold: 'clock_generator:clock_in|inst7'                                                                                                                                                            ;
+-------+-----------------------------------+-------------------------------------------------------+--------------------------------+--------------------------------+--------------+------------+------------+
; Slack ; From Node                         ; To Node                                               ; Launch Clock                   ; Latch Clock                    ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------------+-------------------------------------------------------+--------------------------------+--------------------------------+--------------+------------+------------+
; 0.335 ; Load                              ; 8bit_shift_register:inst|data4                        ; Load                           ; clock_generator:clock_in|inst7 ; 0.000        ; 2.454      ; 3.055      ;
; 0.361 ; Load                              ; 8bit_shift_register:inst|data5                        ; Load                           ; clock_generator:clock_in|inst7 ; 0.000        ; 2.454      ; 3.081      ;
; 0.362 ; Load                              ; 8bit_shift_register:inst|data2                        ; Load                           ; clock_generator:clock_in|inst7 ; 0.000        ; 2.454      ; 3.082      ;
; 0.370 ; Load                              ; 8bit_shift_register:inst|data0                        ; Load                           ; clock_generator:clock_in|inst7 ; 0.000        ; 2.454      ; 3.090      ;
; 0.371 ; Load                              ; 8bit_shift_register:inst|data3                        ; Load                           ; clock_generator:clock_in|inst7 ; 0.000        ; 2.454      ; 3.091      ;
; 0.383 ; Load                              ; 8bit_shift_register:inst|data1                        ; Load                           ; clock_generator:clock_in|inst7 ; 0.000        ; 2.454      ; 3.103      ;
; 0.391 ; 3bit_counter:inst22|inst          ; 3bit_counter:inst22|inst                              ; clock_generator:clock_in|inst7 ; clock_generator:clock_in|inst7 ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; 3bit_counter:inst22|inst1         ; 3bit_counter:inst22|inst1                             ; clock_generator:clock_in|inst7 ; clock_generator:clock_in|inst7 ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; state_machine:state_machine|inst4 ; state_machine:state_machine|inst4                     ; clock_generator:clock_in|inst7 ; clock_generator:clock_in|inst7 ; 0.000        ; 0.000      ; 0.657      ;
; 0.398 ; Load                              ; 8bit_shift_register:inst|data7                        ; Load                           ; clock_generator:clock_in|inst7 ; 0.000        ; 2.410      ; 3.074      ;
; 0.410 ; Load                              ; 8bit_shift_register:inst|data6                        ; Load                           ; clock_generator:clock_in|inst7 ; 0.000        ; 2.454      ; 3.130      ;
; 0.524 ; 8bit_shift_register:inst|data4    ; 8bit_shift_register:inst|data5                        ; clock_generator:clock_in|inst7 ; clock_generator:clock_in|inst7 ; 0.000        ; 0.000      ; 0.790      ;
; 0.529 ; 8bit_shift_register:inst|data1    ; 8bit_shift_register:inst|data2                        ; clock_generator:clock_in|inst7 ; clock_generator:clock_in|inst7 ; 0.000        ; 0.000      ; 0.795      ;
; 0.529 ; 8bit_shift_register:inst|data5    ; 8bit_shift_register:inst|data6                        ; clock_generator:clock_in|inst7 ; clock_generator:clock_in|inst7 ; 0.000        ; 0.000      ; 0.795      ;
; 0.677 ; state_machine:state_machine|inst4 ; state_machine:state_machine|inst1                     ; clock_generator:clock_in|inst7 ; clock_generator:clock_in|inst7 ; 0.000        ; 0.000      ; 0.943      ;
; 0.681 ; state_machine:state_machine|inst4 ; state_machine:state_machine|inst2                     ; clock_generator:clock_in|inst7 ; clock_generator:clock_in|inst7 ; 0.000        ; 0.000      ; 0.947      ;
; 0.687 ; state_machine:state_machine|inst4 ; 4bit_4reg_file:inst9|4bit_parallel_register:R0|inst10 ; clock_generator:clock_in|inst7 ; clock_generator:clock_in|inst7 ; 0.000        ; 0.000      ; 0.953      ;
; 0.710 ; state_machine:state_machine|inst2 ; state_machine:state_machine|inst3                     ; clock_generator:clock_in|inst7 ; clock_generator:clock_in|inst7 ; 0.000        ; 0.000      ; 0.976      ;
; 0.716 ; state_machine:state_machine|inst2 ; 4bit_4reg_file:inst9|4bit_parallel_register:R0|inst6  ; clock_generator:clock_in|inst7 ; clock_generator:clock_in|inst7 ; 0.000        ; 0.000      ; 0.982      ;
; 0.763 ; state_machine:state_machine|inst3 ; 4bit_4reg_file:inst9|4bit_parallel_register:R0|inst8  ; clock_generator:clock_in|inst7 ; clock_generator:clock_in|inst7 ; 0.000        ; 0.000      ; 1.029      ;
; 0.832 ; 8bit_shift_register:inst|data2    ; 8bit_shift_register:inst|data3                        ; clock_generator:clock_in|inst7 ; clock_generator:clock_in|inst7 ; 0.000        ; 0.000      ; 1.098      ;
; 0.835 ; Load                              ; 8bit_shift_register:inst|data4                        ; Load                           ; clock_generator:clock_in|inst7 ; -0.500       ; 2.454      ; 3.055      ;
; 0.836 ; 8bit_shift_register:inst|data0    ; 8bit_shift_register:inst|data1                        ; clock_generator:clock_in|inst7 ; clock_generator:clock_in|inst7 ; 0.000        ; 0.000      ; 1.102      ;
; 0.836 ; state_machine:state_machine|inst1 ; state_machine:state_machine|inst3                     ; clock_generator:clock_in|inst7 ; clock_generator:clock_in|inst7 ; 0.000        ; 0.000      ; 1.102      ;
; 0.837 ; 8bit_shift_register:inst|data3    ; 8bit_shift_register:inst|data4                        ; clock_generator:clock_in|inst7 ; clock_generator:clock_in|inst7 ; 0.000        ; 0.000      ; 1.103      ;
; 0.841 ; state_machine:state_machine|inst3 ; state_machine:state_machine|inst2                     ; clock_generator:clock_in|inst7 ; clock_generator:clock_in|inst7 ; 0.000        ; 0.000      ; 1.107      ;
; 0.856 ; state_machine:state_machine|inst4 ; state_machine:state_machine|inst3                     ; clock_generator:clock_in|inst7 ; clock_generator:clock_in|inst7 ; 0.000        ; 0.000      ; 1.122      ;
; 0.858 ; state_machine:state_machine|inst3 ; 4bit_4reg_file:inst9|4bit_parallel_register:R2|inst8  ; clock_generator:clock_in|inst7 ; clock_generator:clock_in|inst7 ; 0.000        ; 0.000      ; 1.124      ;
; 0.861 ; Load                              ; 8bit_shift_register:inst|data5                        ; Load                           ; clock_generator:clock_in|inst7 ; -0.500       ; 2.454      ; 3.081      ;
; 0.862 ; Load                              ; 8bit_shift_register:inst|data2                        ; Load                           ; clock_generator:clock_in|inst7 ; -0.500       ; 2.454      ; 3.082      ;
; 0.870 ; Load                              ; 8bit_shift_register:inst|data0                        ; Load                           ; clock_generator:clock_in|inst7 ; -0.500       ; 2.454      ; 3.090      ;
; 0.871 ; Load                              ; 8bit_shift_register:inst|data3                        ; Load                           ; clock_generator:clock_in|inst7 ; -0.500       ; 2.454      ; 3.091      ;
; 0.874 ; state_machine:state_machine|inst1 ; 4bit_4reg_file:inst9|4bit_parallel_register:R0|inst   ; clock_generator:clock_in|inst7 ; clock_generator:clock_in|inst7 ; 0.000        ; 0.000      ; 1.140      ;
; 0.883 ; Load                              ; 8bit_shift_register:inst|data1                        ; Load                           ; clock_generator:clock_in|inst7 ; -0.500       ; 2.454      ; 3.103      ;
; 0.898 ; Load                              ; 8bit_shift_register:inst|data7                        ; Load                           ; clock_generator:clock_in|inst7 ; -0.500       ; 2.410      ; 3.074      ;
; 0.910 ; Load                              ; 8bit_shift_register:inst|data6                        ; Load                           ; clock_generator:clock_in|inst7 ; -0.500       ; 2.454      ; 3.130      ;
; 0.986 ; 3bit_counter:inst22|inst          ; 3bit_counter:inst22|inst1                             ; clock_generator:clock_in|inst7 ; clock_generator:clock_in|inst7 ; 0.000        ; 0.000      ; 1.252      ;
; 1.046 ; state_machine:state_machine|inst1 ; state_machine:state_machine|inst2                     ; clock_generator:clock_in|inst7 ; clock_generator:clock_in|inst7 ; 0.000        ; 0.000      ; 1.312      ;
; 1.069 ; state_machine:state_machine|inst4 ; 4bit_4reg_file:inst9|4bit_parallel_register:R2|inst10 ; clock_generator:clock_in|inst7 ; clock_generator:clock_in|inst7 ; 0.000        ; 0.000      ; 1.335      ;
; 1.074 ; state_machine:state_machine|inst3 ; state_machine:state_machine|inst4                     ; clock_generator:clock_in|inst7 ; clock_generator:clock_in|inst7 ; 0.000        ; 0.000      ; 1.340      ;
; 1.078 ; state_machine:state_machine|inst1 ; 4bit_4reg_file:inst9|4bit_parallel_register:R2|inst   ; clock_generator:clock_in|inst7 ; clock_generator:clock_in|inst7 ; 0.000        ; 0.000      ; 1.344      ;
; 1.079 ; state_machine:state_machine|inst4 ; 4bit_4reg_file:inst9|4bit_parallel_register:R3|inst10 ; clock_generator:clock_in|inst7 ; clock_generator:clock_in|inst7 ; 0.000        ; -0.001     ; 1.344      ;
; 1.080 ; state_machine:state_machine|inst4 ; 4bit_4reg_file:inst9|4bit_parallel_register:R1|inst10 ; clock_generator:clock_in|inst7 ; clock_generator:clock_in|inst7 ; 0.000        ; -0.001     ; 1.345      ;
; 1.089 ; state_machine:state_machine|inst3 ; 4bit_4reg_file:inst9|4bit_parallel_register:R1|inst8  ; clock_generator:clock_in|inst7 ; clock_generator:clock_in|inst7 ; 0.000        ; -0.001     ; 1.354      ;
; 1.089 ; state_machine:state_machine|inst3 ; 4bit_4reg_file:inst9|4bit_parallel_register:R3|inst8  ; clock_generator:clock_in|inst7 ; clock_generator:clock_in|inst7 ; 0.000        ; -0.001     ; 1.354      ;
; 1.091 ; state_machine:state_machine|inst2 ; 4bit_4reg_file:inst9|4bit_parallel_register:R1|inst6  ; clock_generator:clock_in|inst7 ; clock_generator:clock_in|inst7 ; 0.000        ; -0.001     ; 1.356      ;
; 1.091 ; state_machine:state_machine|inst2 ; 4bit_4reg_file:inst9|4bit_parallel_register:R3|inst6  ; clock_generator:clock_in|inst7 ; clock_generator:clock_in|inst7 ; 0.000        ; -0.001     ; 1.356      ;
; 1.112 ; state_machine:state_machine|inst2 ; 4bit_4reg_file:inst9|4bit_parallel_register:R2|inst6  ; clock_generator:clock_in|inst7 ; clock_generator:clock_in|inst7 ; 0.000        ; 0.000      ; 1.378      ;
; 1.119 ; state_machine:state_machine|inst1 ; 4bit_4reg_file:inst9|4bit_parallel_register:R1|inst   ; clock_generator:clock_in|inst7 ; clock_generator:clock_in|inst7 ; 0.000        ; -0.001     ; 1.384      ;
; 1.123 ; state_machine:state_machine|inst1 ; 4bit_4reg_file:inst9|4bit_parallel_register:R3|inst   ; clock_generator:clock_in|inst7 ; clock_generator:clock_in|inst7 ; 0.000        ; -0.001     ; 1.388      ;
; 1.183 ; state_machine:state_machine|inst3 ; state_machine:state_machine|inst3                     ; clock_generator:clock_in|inst7 ; clock_generator:clock_in|inst7 ; 0.000        ; 0.000      ; 1.449      ;
; 1.247 ; state_machine:state_machine|inst2 ; state_machine:state_machine|inst2                     ; clock_generator:clock_in|inst7 ; clock_generator:clock_in|inst7 ; 0.000        ; 0.000      ; 1.513      ;
; 1.367 ; 3bit_counter:inst22|inst          ; 4bit_4reg_file:inst9|4bit_parallel_register:R2|inst10 ; clock_generator:clock_in|inst7 ; clock_generator:clock_in|inst7 ; 0.000        ; 0.000      ; 1.633      ;
; 1.367 ; 3bit_counter:inst22|inst          ; 4bit_4reg_file:inst9|4bit_parallel_register:R2|inst8  ; clock_generator:clock_in|inst7 ; clock_generator:clock_in|inst7 ; 0.000        ; 0.000      ; 1.633      ;
; 1.367 ; 3bit_counter:inst22|inst          ; 4bit_4reg_file:inst9|4bit_parallel_register:R2|inst6  ; clock_generator:clock_in|inst7 ; clock_generator:clock_in|inst7 ; 0.000        ; 0.000      ; 1.633      ;
; 1.367 ; 3bit_counter:inst22|inst          ; 4bit_4reg_file:inst9|4bit_parallel_register:R2|inst   ; clock_generator:clock_in|inst7 ; clock_generator:clock_in|inst7 ; 0.000        ; 0.000      ; 1.633      ;
; 1.384 ; state_machine:state_machine|inst2 ; state_machine:state_machine|inst4                     ; clock_generator:clock_in|inst7 ; clock_generator:clock_in|inst7 ; 0.000        ; 0.000      ; 1.650      ;
; 1.501 ; 8bit_shift_register:inst|data7    ; state_machine:state_machine|inst1                     ; clock_generator:clock_in|inst7 ; clock_generator:clock_in|inst7 ; 0.000        ; 0.433      ; 2.200      ;
; 1.502 ; 8bit_shift_register:inst|data7    ; state_machine:state_machine|inst4                     ; clock_generator:clock_in|inst7 ; clock_generator:clock_in|inst7 ; 0.000        ; 0.433      ; 2.201      ;
; 1.518 ; 8bit_shift_register:inst|data6    ; 8bit_shift_register:inst|data7                        ; clock_generator:clock_in|inst7 ; clock_generator:clock_in|inst7 ; 0.000        ; -0.044     ; 1.740      ;
; 1.525 ; 3bit_counter:inst22|inst1         ; 4bit_4reg_file:inst9|4bit_parallel_register:R3|inst10 ; clock_generator:clock_in|inst7 ; clock_generator:clock_in|inst7 ; 0.000        ; -0.001     ; 1.790      ;
; 1.525 ; 3bit_counter:inst22|inst1         ; 4bit_4reg_file:inst9|4bit_parallel_register:R3|inst8  ; clock_generator:clock_in|inst7 ; clock_generator:clock_in|inst7 ; 0.000        ; -0.001     ; 1.790      ;
; 1.525 ; 3bit_counter:inst22|inst1         ; 4bit_4reg_file:inst9|4bit_parallel_register:R3|inst6  ; clock_generator:clock_in|inst7 ; clock_generator:clock_in|inst7 ; 0.000        ; -0.001     ; 1.790      ;
; 1.525 ; 3bit_counter:inst22|inst1         ; 4bit_4reg_file:inst9|4bit_parallel_register:R3|inst   ; clock_generator:clock_in|inst7 ; clock_generator:clock_in|inst7 ; 0.000        ; -0.001     ; 1.790      ;
; 1.532 ; state_machine:state_machine|inst1 ; state_machine:state_machine|inst4                     ; clock_generator:clock_in|inst7 ; clock_generator:clock_in|inst7 ; 0.000        ; 0.000      ; 1.798      ;
; 1.533 ; 3bit_counter:inst22|inst1         ; 4bit_4reg_file:inst9|4bit_parallel_register:R1|inst10 ; clock_generator:clock_in|inst7 ; clock_generator:clock_in|inst7 ; 0.000        ; -0.001     ; 1.798      ;
; 1.533 ; 3bit_counter:inst22|inst1         ; 4bit_4reg_file:inst9|4bit_parallel_register:R1|inst8  ; clock_generator:clock_in|inst7 ; clock_generator:clock_in|inst7 ; 0.000        ; -0.001     ; 1.798      ;
; 1.533 ; 3bit_counter:inst22|inst1         ; 4bit_4reg_file:inst9|4bit_parallel_register:R1|inst6  ; clock_generator:clock_in|inst7 ; clock_generator:clock_in|inst7 ; 0.000        ; -0.001     ; 1.798      ;
; 1.533 ; 3bit_counter:inst22|inst1         ; 4bit_4reg_file:inst9|4bit_parallel_register:R1|inst   ; clock_generator:clock_in|inst7 ; clock_generator:clock_in|inst7 ; 0.000        ; -0.001     ; 1.798      ;
; 1.545 ; 3bit_counter:inst22|inst          ; 4bit_4reg_file:inst9|4bit_parallel_register:R0|inst10 ; clock_generator:clock_in|inst7 ; clock_generator:clock_in|inst7 ; 0.000        ; 0.000      ; 1.811      ;
; 1.545 ; 3bit_counter:inst22|inst          ; 4bit_4reg_file:inst9|4bit_parallel_register:R0|inst8  ; clock_generator:clock_in|inst7 ; clock_generator:clock_in|inst7 ; 0.000        ; 0.000      ; 1.811      ;
; 1.545 ; 3bit_counter:inst22|inst          ; 4bit_4reg_file:inst9|4bit_parallel_register:R0|inst6  ; clock_generator:clock_in|inst7 ; clock_generator:clock_in|inst7 ; 0.000        ; 0.000      ; 1.811      ;
; 1.545 ; 3bit_counter:inst22|inst          ; 4bit_4reg_file:inst9|4bit_parallel_register:R0|inst   ; clock_generator:clock_in|inst7 ; clock_generator:clock_in|inst7 ; 0.000        ; 0.000      ; 1.811      ;
; 1.659 ; 3bit_counter:inst22|inst1         ; 4bit_4reg_file:inst9|4bit_parallel_register:R2|inst10 ; clock_generator:clock_in|inst7 ; clock_generator:clock_in|inst7 ; 0.000        ; 0.000      ; 1.925      ;
; 1.659 ; 3bit_counter:inst22|inst1         ; 4bit_4reg_file:inst9|4bit_parallel_register:R2|inst8  ; clock_generator:clock_in|inst7 ; clock_generator:clock_in|inst7 ; 0.000        ; 0.000      ; 1.925      ;
; 1.659 ; 3bit_counter:inst22|inst1         ; 4bit_4reg_file:inst9|4bit_parallel_register:R2|inst6  ; clock_generator:clock_in|inst7 ; clock_generator:clock_in|inst7 ; 0.000        ; 0.000      ; 1.925      ;
; 1.659 ; 3bit_counter:inst22|inst1         ; 4bit_4reg_file:inst9|4bit_parallel_register:R2|inst   ; clock_generator:clock_in|inst7 ; clock_generator:clock_in|inst7 ; 0.000        ; 0.000      ; 1.925      ;
; 1.787 ; 3bit_counter:inst22|inst          ; 4bit_4reg_file:inst9|4bit_parallel_register:R3|inst10 ; clock_generator:clock_in|inst7 ; clock_generator:clock_in|inst7 ; 0.000        ; -0.001     ; 2.052      ;
; 1.787 ; 3bit_counter:inst22|inst          ; 4bit_4reg_file:inst9|4bit_parallel_register:R3|inst8  ; clock_generator:clock_in|inst7 ; clock_generator:clock_in|inst7 ; 0.000        ; -0.001     ; 2.052      ;
; 1.787 ; 3bit_counter:inst22|inst          ; 4bit_4reg_file:inst9|4bit_parallel_register:R3|inst6  ; clock_generator:clock_in|inst7 ; clock_generator:clock_in|inst7 ; 0.000        ; -0.001     ; 2.052      ;
; 1.787 ; 3bit_counter:inst22|inst          ; 4bit_4reg_file:inst9|4bit_parallel_register:R3|inst   ; clock_generator:clock_in|inst7 ; clock_generator:clock_in|inst7 ; 0.000        ; -0.001     ; 2.052      ;
; 1.795 ; 8bit_shift_register:inst|data7    ; state_machine:state_machine|inst2                     ; clock_generator:clock_in|inst7 ; clock_generator:clock_in|inst7 ; 0.000        ; 0.433      ; 2.494      ;
; 1.813 ; 3bit_counter:inst22|inst1         ; 4bit_4reg_file:inst9|4bit_parallel_register:R0|inst10 ; clock_generator:clock_in|inst7 ; clock_generator:clock_in|inst7 ; 0.000        ; 0.000      ; 2.079      ;
; 1.813 ; 3bit_counter:inst22|inst1         ; 4bit_4reg_file:inst9|4bit_parallel_register:R0|inst8  ; clock_generator:clock_in|inst7 ; clock_generator:clock_in|inst7 ; 0.000        ; 0.000      ; 2.079      ;
; 1.813 ; 3bit_counter:inst22|inst1         ; 4bit_4reg_file:inst9|4bit_parallel_register:R0|inst6  ; clock_generator:clock_in|inst7 ; clock_generator:clock_in|inst7 ; 0.000        ; 0.000      ; 2.079      ;
; 1.813 ; 3bit_counter:inst22|inst1         ; 4bit_4reg_file:inst9|4bit_parallel_register:R0|inst   ; clock_generator:clock_in|inst7 ; clock_generator:clock_in|inst7 ; 0.000        ; 0.000      ; 2.079      ;
; 1.818 ; 8bit_shift_register:inst|data7    ; state_machine:state_machine|inst3                     ; clock_generator:clock_in|inst7 ; clock_generator:clock_in|inst7 ; 0.000        ; 0.433      ; 2.517      ;
; 1.820 ; 3bit_counter:inst22|inst          ; 4bit_4reg_file:inst9|4bit_parallel_register:R1|inst10 ; clock_generator:clock_in|inst7 ; clock_generator:clock_in|inst7 ; 0.000        ; -0.001     ; 2.085      ;
; 1.820 ; 3bit_counter:inst22|inst          ; 4bit_4reg_file:inst9|4bit_parallel_register:R1|inst8  ; clock_generator:clock_in|inst7 ; clock_generator:clock_in|inst7 ; 0.000        ; -0.001     ; 2.085      ;
; 1.820 ; 3bit_counter:inst22|inst          ; 4bit_4reg_file:inst9|4bit_parallel_register:R1|inst6  ; clock_generator:clock_in|inst7 ; clock_generator:clock_in|inst7 ; 0.000        ; -0.001     ; 2.085      ;
; 1.820 ; 3bit_counter:inst22|inst          ; 4bit_4reg_file:inst9|4bit_parallel_register:R1|inst   ; clock_generator:clock_in|inst7 ; clock_generator:clock_in|inst7 ; 0.000        ; -0.001     ; 2.085      ;
; 3.684 ; 3bit_counter:inst22|inst          ; 3bit_counter:inst22|inst                              ; Load                           ; clock_generator:clock_in|inst7 ; -0.500       ; -2.793     ; 0.657      ;
; 3.684 ; 3bit_counter:inst22|inst1         ; 3bit_counter:inst22|inst1                             ; Load                           ; clock_generator:clock_in|inst7 ; -0.500       ; -2.793     ; 0.657      ;
; 3.684 ; state_machine:state_machine|inst4 ; state_machine:state_machine|inst4                     ; Load                           ; clock_generator:clock_in|inst7 ; -0.500       ; -2.793     ; 0.657      ;
; 3.970 ; state_machine:state_machine|inst4 ; state_machine:state_machine|inst1                     ; Load                           ; clock_generator:clock_in|inst7 ; -0.500       ; -2.793     ; 0.943      ;
; 3.974 ; state_machine:state_machine|inst4 ; state_machine:state_machine|inst2                     ; Load                           ; clock_generator:clock_in|inst7 ; -0.500       ; -2.793     ; 0.947      ;
; 3.980 ; state_machine:state_machine|inst4 ; 4bit_4reg_file:inst9|4bit_parallel_register:R0|inst10 ; Load                           ; clock_generator:clock_in|inst7 ; -0.500       ; -2.793     ; 0.953      ;
; 4.003 ; state_machine:state_machine|inst2 ; state_machine:state_machine|inst3                     ; Load                           ; clock_generator:clock_in|inst7 ; -0.500       ; -2.793     ; 0.976      ;
; 4.009 ; state_machine:state_machine|inst2 ; 4bit_4reg_file:inst9|4bit_parallel_register:R0|inst6  ; Load                           ; clock_generator:clock_in|inst7 ; -0.500       ; -2.793     ; 0.982      ;
; 4.056 ; state_machine:state_machine|inst3 ; 4bit_4reg_file:inst9|4bit_parallel_register:R0|inst8  ; Load                           ; clock_generator:clock_in|inst7 ; -0.500       ; -2.793     ; 1.029      ;
+-------+-----------------------------------+-------------------------------------------------------+--------------------------------+--------------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Minimum Pulse Width: 'Clock'                                                                                                     ;
+--------+--------------+----------------+------------------+-------+------------+------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock ; Clock Edge ; Target                                                     ;
+--------+--------------+----------------+------------------+-------+------------+------------------------------------------------------------+
; -1.380 ; 1.000        ; 2.380          ; Port Rate        ; Clock ; Rise       ; Clock                                                      ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; Clock ; Rise       ; clock_generator:clock_in|clock_divider_1024:inst101|inst1  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; Clock ; Rise       ; clock_generator:clock_in|clock_divider_1024:inst101|inst1  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; Clock ; Rise       ; clock_generator:clock_in|clock_divider_1024:inst101|inst10 ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; Clock ; Rise       ; clock_generator:clock_in|clock_divider_1024:inst101|inst10 ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; Clock ; Rise       ; clock_generator:clock_in|clock_divider_1024:inst101|inst2  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; Clock ; Rise       ; clock_generator:clock_in|clock_divider_1024:inst101|inst2  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; Clock ; Rise       ; clock_generator:clock_in|clock_divider_1024:inst101|inst3  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; Clock ; Rise       ; clock_generator:clock_in|clock_divider_1024:inst101|inst3  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; Clock ; Rise       ; clock_generator:clock_in|clock_divider_1024:inst101|inst4  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; Clock ; Rise       ; clock_generator:clock_in|clock_divider_1024:inst101|inst4  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; Clock ; Rise       ; clock_generator:clock_in|clock_divider_1024:inst101|inst5  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; Clock ; Rise       ; clock_generator:clock_in|clock_divider_1024:inst101|inst5  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; Clock ; Rise       ; clock_generator:clock_in|clock_divider_1024:inst101|inst6  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; Clock ; Rise       ; clock_generator:clock_in|clock_divider_1024:inst101|inst6  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; Clock ; Rise       ; clock_generator:clock_in|clock_divider_1024:inst101|inst7  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; Clock ; Rise       ; clock_generator:clock_in|clock_divider_1024:inst101|inst7  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; Clock ; Rise       ; clock_generator:clock_in|clock_divider_1024:inst101|inst8  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; Clock ; Rise       ; clock_generator:clock_in|clock_divider_1024:inst101|inst8  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; Clock ; Rise       ; clock_generator:clock_in|clock_divider_1024:inst101|inst9  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; Clock ; Rise       ; clock_generator:clock_in|clock_divider_1024:inst101|inst9  ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; Clock ; Rise       ; Clock|combout                                              ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; Clock ; Rise       ; Clock|combout                                              ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; Clock ; Rise       ; Clock~clkctrl|inclk[0]                                     ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; Clock ; Rise       ; Clock~clkctrl|inclk[0]                                     ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; Clock ; Rise       ; Clock~clkctrl|outclk                                       ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; Clock ; Rise       ; Clock~clkctrl|outclk                                       ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; Clock ; Rise       ; clock_in|inst101|inst10|clk                                ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; Clock ; Rise       ; clock_in|inst101|inst10|clk                                ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; Clock ; Rise       ; clock_in|inst101|inst1|clk                                 ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; Clock ; Rise       ; clock_in|inst101|inst1|clk                                 ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; Clock ; Rise       ; clock_in|inst101|inst2|clk                                 ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; Clock ; Rise       ; clock_in|inst101|inst2|clk                                 ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; Clock ; Rise       ; clock_in|inst101|inst3|clk                                 ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; Clock ; Rise       ; clock_in|inst101|inst3|clk                                 ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; Clock ; Rise       ; clock_in|inst101|inst4|clk                                 ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; Clock ; Rise       ; clock_in|inst101|inst4|clk                                 ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; Clock ; Rise       ; clock_in|inst101|inst5|clk                                 ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; Clock ; Rise       ; clock_in|inst101|inst5|clk                                 ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; Clock ; Rise       ; clock_in|inst101|inst6|clk                                 ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; Clock ; Rise       ; clock_in|inst101|inst6|clk                                 ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; Clock ; Rise       ; clock_in|inst101|inst7|clk                                 ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; Clock ; Rise       ; clock_in|inst101|inst7|clk                                 ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; Clock ; Rise       ; clock_in|inst101|inst8|clk                                 ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; Clock ; Rise       ; clock_in|inst101|inst8|clk                                 ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; Clock ; Rise       ; clock_in|inst101|inst9|clk                                 ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; Clock ; Rise       ; clock_in|inst101|inst9|clk                                 ;
+--------+--------------+----------------+------------------+-------+------------+------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Minimum Pulse Width: 'Load'                                                                                                 ;
+--------+--------------+----------------+------------------+-------+------------+-------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock ; Clock Edge ; Target                                                ;
+--------+--------------+----------------+------------------+-------+------------+-------------------------------------------------------+
; -1.222 ; 1.000        ; 2.222          ; Port Rate        ; Load  ; Rise       ; Load                                                  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; Load  ; Fall       ; 3bit_counter:inst22|inst                              ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; Load  ; Fall       ; 3bit_counter:inst22|inst                              ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; Load  ; Fall       ; 3bit_counter:inst22|inst1                             ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; Load  ; Fall       ; 3bit_counter:inst22|inst1                             ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; Load  ; Fall       ; 4bit_4reg_file:inst9|4bit_parallel_register:R0|inst   ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; Load  ; Fall       ; 4bit_4reg_file:inst9|4bit_parallel_register:R0|inst   ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; Load  ; Fall       ; 4bit_4reg_file:inst9|4bit_parallel_register:R0|inst10 ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; Load  ; Fall       ; 4bit_4reg_file:inst9|4bit_parallel_register:R0|inst10 ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; Load  ; Fall       ; 4bit_4reg_file:inst9|4bit_parallel_register:R0|inst6  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; Load  ; Fall       ; 4bit_4reg_file:inst9|4bit_parallel_register:R0|inst6  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; Load  ; Fall       ; 4bit_4reg_file:inst9|4bit_parallel_register:R0|inst8  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; Load  ; Fall       ; 4bit_4reg_file:inst9|4bit_parallel_register:R0|inst8  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; Load  ; Fall       ; 4bit_4reg_file:inst9|4bit_parallel_register:R1|inst   ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; Load  ; Fall       ; 4bit_4reg_file:inst9|4bit_parallel_register:R1|inst   ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; Load  ; Fall       ; 4bit_4reg_file:inst9|4bit_parallel_register:R1|inst10 ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; Load  ; Fall       ; 4bit_4reg_file:inst9|4bit_parallel_register:R1|inst10 ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; Load  ; Fall       ; 4bit_4reg_file:inst9|4bit_parallel_register:R1|inst6  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; Load  ; Fall       ; 4bit_4reg_file:inst9|4bit_parallel_register:R1|inst6  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; Load  ; Fall       ; 4bit_4reg_file:inst9|4bit_parallel_register:R1|inst8  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; Load  ; Fall       ; 4bit_4reg_file:inst9|4bit_parallel_register:R1|inst8  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; Load  ; Fall       ; 4bit_4reg_file:inst9|4bit_parallel_register:R2|inst   ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; Load  ; Fall       ; 4bit_4reg_file:inst9|4bit_parallel_register:R2|inst   ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; Load  ; Fall       ; 4bit_4reg_file:inst9|4bit_parallel_register:R2|inst10 ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; Load  ; Fall       ; 4bit_4reg_file:inst9|4bit_parallel_register:R2|inst10 ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; Load  ; Fall       ; 4bit_4reg_file:inst9|4bit_parallel_register:R2|inst6  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; Load  ; Fall       ; 4bit_4reg_file:inst9|4bit_parallel_register:R2|inst6  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; Load  ; Fall       ; 4bit_4reg_file:inst9|4bit_parallel_register:R2|inst8  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; Load  ; Fall       ; 4bit_4reg_file:inst9|4bit_parallel_register:R2|inst8  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; Load  ; Fall       ; 4bit_4reg_file:inst9|4bit_parallel_register:R3|inst   ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; Load  ; Fall       ; 4bit_4reg_file:inst9|4bit_parallel_register:R3|inst   ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; Load  ; Fall       ; 4bit_4reg_file:inst9|4bit_parallel_register:R3|inst10 ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; Load  ; Fall       ; 4bit_4reg_file:inst9|4bit_parallel_register:R3|inst10 ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; Load  ; Fall       ; 4bit_4reg_file:inst9|4bit_parallel_register:R3|inst6  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; Load  ; Fall       ; 4bit_4reg_file:inst9|4bit_parallel_register:R3|inst6  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; Load  ; Fall       ; 4bit_4reg_file:inst9|4bit_parallel_register:R3|inst8  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; Load  ; Fall       ; 4bit_4reg_file:inst9|4bit_parallel_register:R3|inst8  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; Load  ; Fall       ; state_machine:state_machine|inst1                     ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; Load  ; Fall       ; state_machine:state_machine|inst1                     ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; Load  ; Fall       ; state_machine:state_machine|inst2                     ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; Load  ; Fall       ; state_machine:state_machine|inst2                     ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; Load  ; Fall       ; state_machine:state_machine|inst3                     ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; Load  ; Fall       ; state_machine:state_machine|inst3                     ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; Load  ; Fall       ; state_machine:state_machine|inst4                     ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; Load  ; Fall       ; state_machine:state_machine|inst4                     ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; Load  ; Rise       ; Load|combout                                          ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; Load  ; Rise       ; Load|combout                                          ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; Load  ; Fall       ; clock_stop|combout                                    ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; Load  ; Fall       ; clock_stop|combout                                    ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; Load  ; Rise       ; clock_stop|datac                                      ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; Load  ; Rise       ; clock_stop|datac                                      ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; Load  ; Fall       ; clock_stop~clkctrl|inclk[0]                           ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; Load  ; Fall       ; clock_stop~clkctrl|inclk[0]                           ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; Load  ; Fall       ; clock_stop~clkctrl|outclk                             ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; Load  ; Fall       ; clock_stop~clkctrl|outclk                             ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; Load  ; Fall       ; inst22|inst1|clk                                      ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; Load  ; Fall       ; inst22|inst1|clk                                      ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; Load  ; Fall       ; inst22|inst|clk                                       ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; Load  ; Fall       ; inst22|inst|clk                                       ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; Load  ; Fall       ; inst9|R0|inst10|clk                                   ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; Load  ; Fall       ; inst9|R0|inst10|clk                                   ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; Load  ; Fall       ; inst9|R0|inst6|clk                                    ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; Load  ; Fall       ; inst9|R0|inst6|clk                                    ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; Load  ; Fall       ; inst9|R0|inst8|clk                                    ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; Load  ; Fall       ; inst9|R0|inst8|clk                                    ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; Load  ; Fall       ; inst9|R0|inst|clk                                     ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; Load  ; Fall       ; inst9|R0|inst|clk                                     ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; Load  ; Fall       ; inst9|R1|inst10|clk                                   ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; Load  ; Fall       ; inst9|R1|inst10|clk                                   ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; Load  ; Fall       ; inst9|R1|inst6|clk                                    ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; Load  ; Fall       ; inst9|R1|inst6|clk                                    ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; Load  ; Fall       ; inst9|R1|inst8|clk                                    ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; Load  ; Fall       ; inst9|R1|inst8|clk                                    ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; Load  ; Fall       ; inst9|R1|inst|clk                                     ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; Load  ; Fall       ; inst9|R1|inst|clk                                     ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; Load  ; Fall       ; inst9|R2|inst10|clk                                   ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; Load  ; Fall       ; inst9|R2|inst10|clk                                   ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; Load  ; Fall       ; inst9|R2|inst6|clk                                    ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; Load  ; Fall       ; inst9|R2|inst6|clk                                    ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; Load  ; Fall       ; inst9|R2|inst8|clk                                    ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; Load  ; Fall       ; inst9|R2|inst8|clk                                    ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; Load  ; Fall       ; inst9|R2|inst|clk                                     ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; Load  ; Fall       ; inst9|R2|inst|clk                                     ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; Load  ; Fall       ; inst9|R3|inst10|clk                                   ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; Load  ; Fall       ; inst9|R3|inst10|clk                                   ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; Load  ; Fall       ; inst9|R3|inst6|clk                                    ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; Load  ; Fall       ; inst9|R3|inst6|clk                                    ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; Load  ; Fall       ; inst9|R3|inst8|clk                                    ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; Load  ; Fall       ; inst9|R3|inst8|clk                                    ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; Load  ; Fall       ; inst9|R3|inst|clk                                     ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; Load  ; Fall       ; inst9|R3|inst|clk                                     ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; Load  ; Fall       ; state_machine|inst1|clk                               ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; Load  ; Fall       ; state_machine|inst1|clk                               ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; Load  ; Fall       ; state_machine|inst2|clk                               ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; Load  ; Fall       ; state_machine|inst2|clk                               ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; Load  ; Fall       ; state_machine|inst3|clk                               ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; Load  ; Fall       ; state_machine|inst3|clk                               ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; Load  ; Fall       ; state_machine|inst4|clk                               ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; Load  ; Fall       ; state_machine|inst4|clk                               ;
+--------+--------------+----------------+------------------+-------+------------+-------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Minimum Pulse Width: 'clock_generator:clock_in|inst7'                                                                                                ;
+--------+--------------+----------------+------------------+--------------------------------+------------+-------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock                          ; Clock Edge ; Target                                                ;
+--------+--------------+----------------+------------------+--------------------------------+------------+-------------------------------------------------------+
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clock_generator:clock_in|inst7 ; Rise       ; 3bit_counter:inst22|inst                              ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clock_generator:clock_in|inst7 ; Rise       ; 3bit_counter:inst22|inst                              ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clock_generator:clock_in|inst7 ; Rise       ; 3bit_counter:inst22|inst1                             ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clock_generator:clock_in|inst7 ; Rise       ; 3bit_counter:inst22|inst1                             ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clock_generator:clock_in|inst7 ; Rise       ; 4bit_4reg_file:inst9|4bit_parallel_register:R0|inst   ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clock_generator:clock_in|inst7 ; Rise       ; 4bit_4reg_file:inst9|4bit_parallel_register:R0|inst   ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clock_generator:clock_in|inst7 ; Rise       ; 4bit_4reg_file:inst9|4bit_parallel_register:R0|inst10 ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clock_generator:clock_in|inst7 ; Rise       ; 4bit_4reg_file:inst9|4bit_parallel_register:R0|inst10 ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clock_generator:clock_in|inst7 ; Rise       ; 4bit_4reg_file:inst9|4bit_parallel_register:R0|inst6  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clock_generator:clock_in|inst7 ; Rise       ; 4bit_4reg_file:inst9|4bit_parallel_register:R0|inst6  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clock_generator:clock_in|inst7 ; Rise       ; 4bit_4reg_file:inst9|4bit_parallel_register:R0|inst8  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clock_generator:clock_in|inst7 ; Rise       ; 4bit_4reg_file:inst9|4bit_parallel_register:R0|inst8  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clock_generator:clock_in|inst7 ; Rise       ; 4bit_4reg_file:inst9|4bit_parallel_register:R1|inst   ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clock_generator:clock_in|inst7 ; Rise       ; 4bit_4reg_file:inst9|4bit_parallel_register:R1|inst   ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clock_generator:clock_in|inst7 ; Rise       ; 4bit_4reg_file:inst9|4bit_parallel_register:R1|inst10 ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clock_generator:clock_in|inst7 ; Rise       ; 4bit_4reg_file:inst9|4bit_parallel_register:R1|inst10 ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clock_generator:clock_in|inst7 ; Rise       ; 4bit_4reg_file:inst9|4bit_parallel_register:R1|inst6  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clock_generator:clock_in|inst7 ; Rise       ; 4bit_4reg_file:inst9|4bit_parallel_register:R1|inst6  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clock_generator:clock_in|inst7 ; Rise       ; 4bit_4reg_file:inst9|4bit_parallel_register:R1|inst8  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clock_generator:clock_in|inst7 ; Rise       ; 4bit_4reg_file:inst9|4bit_parallel_register:R1|inst8  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clock_generator:clock_in|inst7 ; Rise       ; 4bit_4reg_file:inst9|4bit_parallel_register:R2|inst   ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clock_generator:clock_in|inst7 ; Rise       ; 4bit_4reg_file:inst9|4bit_parallel_register:R2|inst   ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clock_generator:clock_in|inst7 ; Rise       ; 4bit_4reg_file:inst9|4bit_parallel_register:R2|inst10 ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clock_generator:clock_in|inst7 ; Rise       ; 4bit_4reg_file:inst9|4bit_parallel_register:R2|inst10 ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clock_generator:clock_in|inst7 ; Rise       ; 4bit_4reg_file:inst9|4bit_parallel_register:R2|inst6  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clock_generator:clock_in|inst7 ; Rise       ; 4bit_4reg_file:inst9|4bit_parallel_register:R2|inst6  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clock_generator:clock_in|inst7 ; Rise       ; 4bit_4reg_file:inst9|4bit_parallel_register:R2|inst8  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clock_generator:clock_in|inst7 ; Rise       ; 4bit_4reg_file:inst9|4bit_parallel_register:R2|inst8  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clock_generator:clock_in|inst7 ; Rise       ; 4bit_4reg_file:inst9|4bit_parallel_register:R3|inst   ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clock_generator:clock_in|inst7 ; Rise       ; 4bit_4reg_file:inst9|4bit_parallel_register:R3|inst   ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clock_generator:clock_in|inst7 ; Rise       ; 4bit_4reg_file:inst9|4bit_parallel_register:R3|inst10 ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clock_generator:clock_in|inst7 ; Rise       ; 4bit_4reg_file:inst9|4bit_parallel_register:R3|inst10 ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clock_generator:clock_in|inst7 ; Rise       ; 4bit_4reg_file:inst9|4bit_parallel_register:R3|inst6  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clock_generator:clock_in|inst7 ; Rise       ; 4bit_4reg_file:inst9|4bit_parallel_register:R3|inst6  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clock_generator:clock_in|inst7 ; Rise       ; 4bit_4reg_file:inst9|4bit_parallel_register:R3|inst8  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clock_generator:clock_in|inst7 ; Rise       ; 4bit_4reg_file:inst9|4bit_parallel_register:R3|inst8  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clock_generator:clock_in|inst7 ; Rise       ; 8bit_shift_register:inst|data0                        ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clock_generator:clock_in|inst7 ; Rise       ; 8bit_shift_register:inst|data0                        ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clock_generator:clock_in|inst7 ; Rise       ; 8bit_shift_register:inst|data1                        ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clock_generator:clock_in|inst7 ; Rise       ; 8bit_shift_register:inst|data1                        ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clock_generator:clock_in|inst7 ; Rise       ; 8bit_shift_register:inst|data2                        ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clock_generator:clock_in|inst7 ; Rise       ; 8bit_shift_register:inst|data2                        ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clock_generator:clock_in|inst7 ; Rise       ; 8bit_shift_register:inst|data3                        ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clock_generator:clock_in|inst7 ; Rise       ; 8bit_shift_register:inst|data3                        ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clock_generator:clock_in|inst7 ; Rise       ; 8bit_shift_register:inst|data4                        ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clock_generator:clock_in|inst7 ; Rise       ; 8bit_shift_register:inst|data4                        ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clock_generator:clock_in|inst7 ; Rise       ; 8bit_shift_register:inst|data5                        ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clock_generator:clock_in|inst7 ; Rise       ; 8bit_shift_register:inst|data5                        ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clock_generator:clock_in|inst7 ; Rise       ; 8bit_shift_register:inst|data6                        ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clock_generator:clock_in|inst7 ; Rise       ; 8bit_shift_register:inst|data6                        ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clock_generator:clock_in|inst7 ; Rise       ; 8bit_shift_register:inst|data7                        ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clock_generator:clock_in|inst7 ; Rise       ; 8bit_shift_register:inst|data7                        ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clock_generator:clock_in|inst7 ; Rise       ; state_machine:state_machine|inst1                     ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clock_generator:clock_in|inst7 ; Rise       ; state_machine:state_machine|inst1                     ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clock_generator:clock_in|inst7 ; Rise       ; state_machine:state_machine|inst2                     ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clock_generator:clock_in|inst7 ; Rise       ; state_machine:state_machine|inst2                     ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clock_generator:clock_in|inst7 ; Rise       ; state_machine:state_machine|inst3                     ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clock_generator:clock_in|inst7 ; Rise       ; state_machine:state_machine|inst3                     ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clock_generator:clock_in|inst7 ; Rise       ; state_machine:state_machine|inst4                     ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clock_generator:clock_in|inst7 ; Rise       ; state_machine:state_machine|inst4                     ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clock_generator:clock_in|inst7 ; Rise       ; clock_in|inst7|regout                                 ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clock_generator:clock_in|inst7 ; Rise       ; clock_in|inst7|regout                                 ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clock_generator:clock_in|inst7 ; Rise       ; clock_in|inst7~clkctrl|inclk[0]                       ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clock_generator:clock_in|inst7 ; Rise       ; clock_in|inst7~clkctrl|inclk[0]                       ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clock_generator:clock_in|inst7 ; Rise       ; clock_in|inst7~clkctrl|outclk                         ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clock_generator:clock_in|inst7 ; Rise       ; clock_in|inst7~clkctrl|outclk                         ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clock_generator:clock_in|inst7 ; Rise       ; clock_stop|combout                                    ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clock_generator:clock_in|inst7 ; Rise       ; clock_stop|combout                                    ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clock_generator:clock_in|inst7 ; Rise       ; clock_stop|datad                                      ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clock_generator:clock_in|inst7 ; Rise       ; clock_stop|datad                                      ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clock_generator:clock_in|inst7 ; Rise       ; clock_stop~clkctrl|inclk[0]                           ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clock_generator:clock_in|inst7 ; Rise       ; clock_stop~clkctrl|inclk[0]                           ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clock_generator:clock_in|inst7 ; Rise       ; clock_stop~clkctrl|outclk                             ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clock_generator:clock_in|inst7 ; Rise       ; clock_stop~clkctrl|outclk                             ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clock_generator:clock_in|inst7 ; Rise       ; inst22|inst1|clk                                      ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clock_generator:clock_in|inst7 ; Rise       ; inst22|inst1|clk                                      ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clock_generator:clock_in|inst7 ; Rise       ; inst22|inst|clk                                       ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clock_generator:clock_in|inst7 ; Rise       ; inst22|inst|clk                                       ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clock_generator:clock_in|inst7 ; Rise       ; inst9|R0|inst10|clk                                   ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clock_generator:clock_in|inst7 ; Rise       ; inst9|R0|inst10|clk                                   ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clock_generator:clock_in|inst7 ; Rise       ; inst9|R0|inst6|clk                                    ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clock_generator:clock_in|inst7 ; Rise       ; inst9|R0|inst6|clk                                    ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clock_generator:clock_in|inst7 ; Rise       ; inst9|R0|inst8|clk                                    ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clock_generator:clock_in|inst7 ; Rise       ; inst9|R0|inst8|clk                                    ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clock_generator:clock_in|inst7 ; Rise       ; inst9|R0|inst|clk                                     ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clock_generator:clock_in|inst7 ; Rise       ; inst9|R0|inst|clk                                     ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clock_generator:clock_in|inst7 ; Rise       ; inst9|R1|inst10|clk                                   ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clock_generator:clock_in|inst7 ; Rise       ; inst9|R1|inst10|clk                                   ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clock_generator:clock_in|inst7 ; Rise       ; inst9|R1|inst6|clk                                    ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clock_generator:clock_in|inst7 ; Rise       ; inst9|R1|inst6|clk                                    ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clock_generator:clock_in|inst7 ; Rise       ; inst9|R1|inst8|clk                                    ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clock_generator:clock_in|inst7 ; Rise       ; inst9|R1|inst8|clk                                    ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clock_generator:clock_in|inst7 ; Rise       ; inst9|R1|inst|clk                                     ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clock_generator:clock_in|inst7 ; Rise       ; inst9|R1|inst|clk                                     ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clock_generator:clock_in|inst7 ; Rise       ; inst9|R2|inst10|clk                                   ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clock_generator:clock_in|inst7 ; Rise       ; inst9|R2|inst10|clk                                   ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clock_generator:clock_in|inst7 ; Rise       ; inst9|R2|inst6|clk                                    ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clock_generator:clock_in|inst7 ; Rise       ; inst9|R2|inst6|clk                                    ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clock_generator:clock_in|inst7 ; Rise       ; inst9|R2|inst8|clk                                    ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clock_generator:clock_in|inst7 ; Rise       ; inst9|R2|inst8|clk                                    ;
+--------+--------------+----------------+------------------+--------------------------------+------------+-------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Minimum Pulse Width: 'clock_generator:clock_in|clock_divider_1024:inst101|inst10'                                                                                                     ;
+--------+--------------+----------------+------------------+------------------------------------------------------------+------------+------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock                                                      ; Clock Edge ; Target                                                     ;
+--------+--------------+----------------+------------------+------------------------------------------------------------+------------+------------------------------------------------------------+
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clock_generator:clock_in|clock_divider_1024:inst101|inst10 ; Rise       ; clock_generator:clock_in|clock_divider_1024:inst102|inst1  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clock_generator:clock_in|clock_divider_1024:inst101|inst10 ; Rise       ; clock_generator:clock_in|clock_divider_1024:inst102|inst1  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clock_generator:clock_in|clock_divider_1024:inst101|inst10 ; Rise       ; clock_generator:clock_in|clock_divider_1024:inst102|inst10 ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clock_generator:clock_in|clock_divider_1024:inst101|inst10 ; Rise       ; clock_generator:clock_in|clock_divider_1024:inst102|inst10 ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clock_generator:clock_in|clock_divider_1024:inst101|inst10 ; Rise       ; clock_generator:clock_in|clock_divider_1024:inst102|inst2  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clock_generator:clock_in|clock_divider_1024:inst101|inst10 ; Rise       ; clock_generator:clock_in|clock_divider_1024:inst102|inst2  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clock_generator:clock_in|clock_divider_1024:inst101|inst10 ; Rise       ; clock_generator:clock_in|clock_divider_1024:inst102|inst3  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clock_generator:clock_in|clock_divider_1024:inst101|inst10 ; Rise       ; clock_generator:clock_in|clock_divider_1024:inst102|inst3  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clock_generator:clock_in|clock_divider_1024:inst101|inst10 ; Rise       ; clock_generator:clock_in|clock_divider_1024:inst102|inst4  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clock_generator:clock_in|clock_divider_1024:inst101|inst10 ; Rise       ; clock_generator:clock_in|clock_divider_1024:inst102|inst4  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clock_generator:clock_in|clock_divider_1024:inst101|inst10 ; Rise       ; clock_generator:clock_in|clock_divider_1024:inst102|inst5  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clock_generator:clock_in|clock_divider_1024:inst101|inst10 ; Rise       ; clock_generator:clock_in|clock_divider_1024:inst102|inst5  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clock_generator:clock_in|clock_divider_1024:inst101|inst10 ; Rise       ; clock_generator:clock_in|clock_divider_1024:inst102|inst6  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clock_generator:clock_in|clock_divider_1024:inst101|inst10 ; Rise       ; clock_generator:clock_in|clock_divider_1024:inst102|inst6  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clock_generator:clock_in|clock_divider_1024:inst101|inst10 ; Rise       ; clock_generator:clock_in|clock_divider_1024:inst102|inst7  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clock_generator:clock_in|clock_divider_1024:inst101|inst10 ; Rise       ; clock_generator:clock_in|clock_divider_1024:inst102|inst7  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clock_generator:clock_in|clock_divider_1024:inst101|inst10 ; Rise       ; clock_generator:clock_in|clock_divider_1024:inst102|inst8  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clock_generator:clock_in|clock_divider_1024:inst101|inst10 ; Rise       ; clock_generator:clock_in|clock_divider_1024:inst102|inst8  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clock_generator:clock_in|clock_divider_1024:inst101|inst10 ; Rise       ; clock_generator:clock_in|clock_divider_1024:inst102|inst9  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clock_generator:clock_in|clock_divider_1024:inst101|inst10 ; Rise       ; clock_generator:clock_in|clock_divider_1024:inst102|inst9  ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clock_generator:clock_in|clock_divider_1024:inst101|inst10 ; Rise       ; clock_in|inst101|inst10|regout                             ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clock_generator:clock_in|clock_divider_1024:inst101|inst10 ; Rise       ; clock_in|inst101|inst10|regout                             ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clock_generator:clock_in|clock_divider_1024:inst101|inst10 ; Rise       ; clock_in|inst101|inst10~clkctrl|inclk[0]                   ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clock_generator:clock_in|clock_divider_1024:inst101|inst10 ; Rise       ; clock_in|inst101|inst10~clkctrl|inclk[0]                   ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clock_generator:clock_in|clock_divider_1024:inst101|inst10 ; Rise       ; clock_in|inst101|inst10~clkctrl|outclk                     ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clock_generator:clock_in|clock_divider_1024:inst101|inst10 ; Rise       ; clock_in|inst101|inst10~clkctrl|outclk                     ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clock_generator:clock_in|clock_divider_1024:inst101|inst10 ; Rise       ; clock_in|inst102|inst10|clk                                ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clock_generator:clock_in|clock_divider_1024:inst101|inst10 ; Rise       ; clock_in|inst102|inst10|clk                                ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clock_generator:clock_in|clock_divider_1024:inst101|inst10 ; Rise       ; clock_in|inst102|inst1|clk                                 ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clock_generator:clock_in|clock_divider_1024:inst101|inst10 ; Rise       ; clock_in|inst102|inst1|clk                                 ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clock_generator:clock_in|clock_divider_1024:inst101|inst10 ; Rise       ; clock_in|inst102|inst2|clk                                 ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clock_generator:clock_in|clock_divider_1024:inst101|inst10 ; Rise       ; clock_in|inst102|inst2|clk                                 ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clock_generator:clock_in|clock_divider_1024:inst101|inst10 ; Rise       ; clock_in|inst102|inst3|clk                                 ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clock_generator:clock_in|clock_divider_1024:inst101|inst10 ; Rise       ; clock_in|inst102|inst3|clk                                 ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clock_generator:clock_in|clock_divider_1024:inst101|inst10 ; Rise       ; clock_in|inst102|inst4|clk                                 ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clock_generator:clock_in|clock_divider_1024:inst101|inst10 ; Rise       ; clock_in|inst102|inst4|clk                                 ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clock_generator:clock_in|clock_divider_1024:inst101|inst10 ; Rise       ; clock_in|inst102|inst5|clk                                 ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clock_generator:clock_in|clock_divider_1024:inst101|inst10 ; Rise       ; clock_in|inst102|inst5|clk                                 ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clock_generator:clock_in|clock_divider_1024:inst101|inst10 ; Rise       ; clock_in|inst102|inst6|clk                                 ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clock_generator:clock_in|clock_divider_1024:inst101|inst10 ; Rise       ; clock_in|inst102|inst6|clk                                 ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clock_generator:clock_in|clock_divider_1024:inst101|inst10 ; Rise       ; clock_in|inst102|inst7|clk                                 ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clock_generator:clock_in|clock_divider_1024:inst101|inst10 ; Rise       ; clock_in|inst102|inst7|clk                                 ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clock_generator:clock_in|clock_divider_1024:inst101|inst10 ; Rise       ; clock_in|inst102|inst8|clk                                 ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clock_generator:clock_in|clock_divider_1024:inst101|inst10 ; Rise       ; clock_in|inst102|inst8|clk                                 ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clock_generator:clock_in|clock_divider_1024:inst101|inst10 ; Rise       ; clock_in|inst102|inst9|clk                                 ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clock_generator:clock_in|clock_divider_1024:inst101|inst10 ; Rise       ; clock_in|inst102|inst9|clk                                 ;
+--------+--------------+----------------+------------------+------------------------------------------------------------+------------+------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Minimum Pulse Width: 'clock_generator:clock_in|clock_divider_1024:inst102|inst10'                                                                                   ;
+--------+--------------+----------------+------------------+------------------------------------------------------------+------------+------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock                                                      ; Clock Edge ; Target                                   ;
+--------+--------------+----------------+------------------+------------------------------------------------------------+------------+------------------------------------------+
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clock_generator:clock_in|clock_divider_1024:inst102|inst10 ; Rise       ; clock_generator:clock_in|inst1           ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clock_generator:clock_in|clock_divider_1024:inst102|inst10 ; Rise       ; clock_generator:clock_in|inst1           ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clock_generator:clock_in|clock_divider_1024:inst102|inst10 ; Rise       ; clock_generator:clock_in|inst2           ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clock_generator:clock_in|clock_divider_1024:inst102|inst10 ; Rise       ; clock_generator:clock_in|inst2           ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clock_generator:clock_in|clock_divider_1024:inst102|inst10 ; Rise       ; clock_generator:clock_in|inst3           ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clock_generator:clock_in|clock_divider_1024:inst102|inst10 ; Rise       ; clock_generator:clock_in|inst3           ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clock_generator:clock_in|clock_divider_1024:inst102|inst10 ; Rise       ; clock_generator:clock_in|inst4           ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clock_generator:clock_in|clock_divider_1024:inst102|inst10 ; Rise       ; clock_generator:clock_in|inst4           ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clock_generator:clock_in|clock_divider_1024:inst102|inst10 ; Rise       ; clock_generator:clock_in|inst5           ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clock_generator:clock_in|clock_divider_1024:inst102|inst10 ; Rise       ; clock_generator:clock_in|inst5           ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clock_generator:clock_in|clock_divider_1024:inst102|inst10 ; Rise       ; clock_generator:clock_in|inst6           ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clock_generator:clock_in|clock_divider_1024:inst102|inst10 ; Rise       ; clock_generator:clock_in|inst6           ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clock_generator:clock_in|clock_divider_1024:inst102|inst10 ; Rise       ; clock_generator:clock_in|inst7           ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clock_generator:clock_in|clock_divider_1024:inst102|inst10 ; Rise       ; clock_generator:clock_in|inst7           ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clock_generator:clock_in|clock_divider_1024:inst102|inst10 ; Rise       ; clock_in|inst102|inst10|regout           ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clock_generator:clock_in|clock_divider_1024:inst102|inst10 ; Rise       ; clock_in|inst102|inst10|regout           ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clock_generator:clock_in|clock_divider_1024:inst102|inst10 ; Rise       ; clock_in|inst102|inst10~clkctrl|inclk[0] ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clock_generator:clock_in|clock_divider_1024:inst102|inst10 ; Rise       ; clock_in|inst102|inst10~clkctrl|inclk[0] ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clock_generator:clock_in|clock_divider_1024:inst102|inst10 ; Rise       ; clock_in|inst102|inst10~clkctrl|outclk   ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clock_generator:clock_in|clock_divider_1024:inst102|inst10 ; Rise       ; clock_in|inst102|inst10~clkctrl|outclk   ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clock_generator:clock_in|clock_divider_1024:inst102|inst10 ; Rise       ; clock_in|inst1|clk                       ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clock_generator:clock_in|clock_divider_1024:inst102|inst10 ; Rise       ; clock_in|inst1|clk                       ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clock_generator:clock_in|clock_divider_1024:inst102|inst10 ; Rise       ; clock_in|inst2|clk                       ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clock_generator:clock_in|clock_divider_1024:inst102|inst10 ; Rise       ; clock_in|inst2|clk                       ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clock_generator:clock_in|clock_divider_1024:inst102|inst10 ; Rise       ; clock_in|inst3|clk                       ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clock_generator:clock_in|clock_divider_1024:inst102|inst10 ; Rise       ; clock_in|inst3|clk                       ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clock_generator:clock_in|clock_divider_1024:inst102|inst10 ; Rise       ; clock_in|inst4|clk                       ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clock_generator:clock_in|clock_divider_1024:inst102|inst10 ; Rise       ; clock_in|inst4|clk                       ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clock_generator:clock_in|clock_divider_1024:inst102|inst10 ; Rise       ; clock_in|inst5|clk                       ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clock_generator:clock_in|clock_divider_1024:inst102|inst10 ; Rise       ; clock_in|inst5|clk                       ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clock_generator:clock_in|clock_divider_1024:inst102|inst10 ; Rise       ; clock_in|inst6|clk                       ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clock_generator:clock_in|clock_divider_1024:inst102|inst10 ; Rise       ; clock_in|inst6|clk                       ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clock_generator:clock_in|clock_divider_1024:inst102|inst10 ; Rise       ; clock_in|inst7|clk                       ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clock_generator:clock_in|clock_divider_1024:inst102|inst10 ; Rise       ; clock_in|inst7|clk                       ;
+--------+--------------+----------------+------------------+------------------------------------------------------------+------------+------------------------------------------+


+----------------------------------------------------------------------------------------------------------+
; Setup Times                                                                                              ;
+-----------+--------------------------------+-------+-------+------------+--------------------------------+
; Data Port ; Clock Port                     ; Rise  ; Fall  ; Clock Edge ; Clock Reference                ;
+-----------+--------------------------------+-------+-------+------------+--------------------------------+
; Load      ; clock_generator:clock_in|inst7 ; 0.640 ; 0.640 ; Rise       ; clock_generator:clock_in|inst7 ;
; Seed0     ; clock_generator:clock_in|inst7 ; 0.897 ; 0.897 ; Rise       ; clock_generator:clock_in|inst7 ;
; Seed1     ; clock_generator:clock_in|inst7 ; 0.608 ; 0.608 ; Rise       ; clock_generator:clock_in|inst7 ;
; Seed2     ; clock_generator:clock_in|inst7 ; 0.912 ; 0.912 ; Rise       ; clock_generator:clock_in|inst7 ;
; Seed3     ; clock_generator:clock_in|inst7 ; 0.300 ; 0.300 ; Rise       ; clock_generator:clock_in|inst7 ;
; Seed4     ; clock_generator:clock_in|inst7 ; 0.307 ; 0.307 ; Rise       ; clock_generator:clock_in|inst7 ;
; Seed5     ; clock_generator:clock_in|inst7 ; 0.336 ; 0.336 ; Rise       ; clock_generator:clock_in|inst7 ;
; Seed6     ; clock_generator:clock_in|inst7 ; 0.237 ; 0.237 ; Rise       ; clock_generator:clock_in|inst7 ;
; Seed7     ; clock_generator:clock_in|inst7 ; 0.819 ; 0.819 ; Rise       ; clock_generator:clock_in|inst7 ;
+-----------+--------------------------------+-------+-------+------------+--------------------------------+


+------------------------------------------------------------------------------------------------------------+
; Hold Times                                                                                                 ;
+-----------+--------------------------------+--------+--------+------------+--------------------------------+
; Data Port ; Clock Port                     ; Rise   ; Fall   ; Clock Edge ; Clock Reference                ;
+-----------+--------------------------------+--------+--------+------------+--------------------------------+
; Load      ; clock_generator:clock_in|inst7 ; -0.335 ; -0.335 ; Rise       ; clock_generator:clock_in|inst7 ;
; Seed0     ; clock_generator:clock_in|inst7 ; -0.667 ; -0.667 ; Rise       ; clock_generator:clock_in|inst7 ;
; Seed1     ; clock_generator:clock_in|inst7 ; -0.378 ; -0.378 ; Rise       ; clock_generator:clock_in|inst7 ;
; Seed2     ; clock_generator:clock_in|inst7 ; -0.682 ; -0.682 ; Rise       ; clock_generator:clock_in|inst7 ;
; Seed3     ; clock_generator:clock_in|inst7 ; -0.070 ; -0.070 ; Rise       ; clock_generator:clock_in|inst7 ;
; Seed4     ; clock_generator:clock_in|inst7 ; -0.077 ; -0.077 ; Rise       ; clock_generator:clock_in|inst7 ;
; Seed5     ; clock_generator:clock_in|inst7 ; -0.106 ; -0.106 ; Rise       ; clock_generator:clock_in|inst7 ;
; Seed6     ; clock_generator:clock_in|inst7 ; -0.007 ; -0.007 ; Rise       ; clock_generator:clock_in|inst7 ;
; Seed7     ; clock_generator:clock_in|inst7 ; -0.589 ; -0.589 ; Rise       ; clock_generator:clock_in|inst7 ;
+-----------+--------------------------------+--------+--------+------------+--------------------------------+


+------------------------------------------------------------------------------------------------------------+
; Clock to Output Times                                                                                      ;
+-----------+--------------------------------+--------+--------+------------+--------------------------------+
; Data Port ; Clock Port                     ; Rise   ; Fall   ; Clock Edge ; Clock Reference                ;
+-----------+--------------------------------+--------+--------+------------+--------------------------------+
; LedClk    ; Load                           ; 7.624  ; 7.624  ; Rise       ; Load                           ;
; Hex0A     ; Load                           ; 10.447 ; 10.447 ; Fall       ; Load                           ;
; Hex0B     ; Load                           ; 10.795 ; 10.795 ; Fall       ; Load                           ;
; Hex0C     ; Load                           ; 10.757 ; 10.757 ; Fall       ; Load                           ;
; Hex0D     ; Load                           ; 10.753 ; 10.753 ; Fall       ; Load                           ;
; Hex0E     ; Load                           ; 10.783 ; 10.783 ; Fall       ; Load                           ;
; Hex0F     ; Load                           ; 10.725 ; 10.725 ; Fall       ; Load                           ;
; Hex0G     ; Load                           ; 10.786 ; 10.786 ; Fall       ; Load                           ;
; Hex1A     ; Load                           ; 10.637 ; 10.637 ; Fall       ; Load                           ;
; Hex1B     ; Load                           ; 10.619 ; 10.619 ; Fall       ; Load                           ;
; Hex1C     ; Load                           ; 10.340 ; 10.340 ; Fall       ; Load                           ;
; Hex1D     ; Load                           ; 10.690 ; 10.690 ; Fall       ; Load                           ;
; Hex1E     ; Load                           ; 10.300 ; 10.300 ; Fall       ; Load                           ;
; Hex1F     ; Load                           ; 10.310 ; 10.310 ; Fall       ; Load                           ;
; Hex1G     ; Load                           ; 10.179 ; 10.179 ; Fall       ; Load                           ;
; Hex2A     ; Load                           ; 11.422 ; 11.422 ; Fall       ; Load                           ;
; Hex2B     ; Load                           ; 11.429 ; 11.429 ; Fall       ; Load                           ;
; Hex2C     ; Load                           ; 11.207 ; 11.207 ; Fall       ; Load                           ;
; Hex2D     ; Load                           ; 11.235 ; 11.235 ; Fall       ; Load                           ;
; Hex2E     ; Load                           ; 11.242 ; 11.242 ; Fall       ; Load                           ;
; Hex2F     ; Load                           ; 11.321 ; 11.321 ; Fall       ; Load                           ;
; Hex2G     ; Load                           ; 11.289 ; 11.289 ; Fall       ; Load                           ;
; Hex3A     ; Load                           ; 11.813 ; 11.813 ; Fall       ; Load                           ;
; Hex3B     ; Load                           ; 11.606 ; 11.606 ; Fall       ; Load                           ;
; Hex3C     ; Load                           ; 12.543 ; 12.543 ; Fall       ; Load                           ;
; Hex3D     ; Load                           ; 11.607 ; 11.607 ; Fall       ; Load                           ;
; Hex3E     ; Load                           ; 11.752 ; 11.752 ; Fall       ; Load                           ;
; Hex3F     ; Load                           ; 12.292 ; 12.292 ; Fall       ; Load                           ;
; Hex3G     ; Load                           ; 11.635 ; 11.635 ; Fall       ; Load                           ;
; LedClk    ; Load                           ; 7.624  ; 7.624  ; Fall       ; Load                           ;
; Hex0A     ; clock_generator:clock_in|inst7 ; 7.654  ; 7.654  ; Rise       ; clock_generator:clock_in|inst7 ;
; Hex0B     ; clock_generator:clock_in|inst7 ; 8.002  ; 8.002  ; Rise       ; clock_generator:clock_in|inst7 ;
; Hex0C     ; clock_generator:clock_in|inst7 ; 7.964  ; 7.964  ; Rise       ; clock_generator:clock_in|inst7 ;
; Hex0D     ; clock_generator:clock_in|inst7 ; 7.960  ; 7.960  ; Rise       ; clock_generator:clock_in|inst7 ;
; Hex0E     ; clock_generator:clock_in|inst7 ; 7.990  ; 7.990  ; Rise       ; clock_generator:clock_in|inst7 ;
; Hex0F     ; clock_generator:clock_in|inst7 ; 7.932  ; 7.932  ; Rise       ; clock_generator:clock_in|inst7 ;
; Hex0G     ; clock_generator:clock_in|inst7 ; 7.993  ; 7.993  ; Rise       ; clock_generator:clock_in|inst7 ;
; Hex1A     ; clock_generator:clock_in|inst7 ; 7.844  ; 7.844  ; Rise       ; clock_generator:clock_in|inst7 ;
; Hex1B     ; clock_generator:clock_in|inst7 ; 7.826  ; 7.826  ; Rise       ; clock_generator:clock_in|inst7 ;
; Hex1C     ; clock_generator:clock_in|inst7 ; 7.547  ; 7.547  ; Rise       ; clock_generator:clock_in|inst7 ;
; Hex1D     ; clock_generator:clock_in|inst7 ; 7.897  ; 7.897  ; Rise       ; clock_generator:clock_in|inst7 ;
; Hex1E     ; clock_generator:clock_in|inst7 ; 7.507  ; 7.507  ; Rise       ; clock_generator:clock_in|inst7 ;
; Hex1F     ; clock_generator:clock_in|inst7 ; 7.517  ; 7.517  ; Rise       ; clock_generator:clock_in|inst7 ;
; Hex1G     ; clock_generator:clock_in|inst7 ; 7.386  ; 7.386  ; Rise       ; clock_generator:clock_in|inst7 ;
; Hex2A     ; clock_generator:clock_in|inst7 ; 8.629  ; 8.629  ; Rise       ; clock_generator:clock_in|inst7 ;
; Hex2B     ; clock_generator:clock_in|inst7 ; 8.636  ; 8.636  ; Rise       ; clock_generator:clock_in|inst7 ;
; Hex2C     ; clock_generator:clock_in|inst7 ; 8.414  ; 8.414  ; Rise       ; clock_generator:clock_in|inst7 ;
; Hex2D     ; clock_generator:clock_in|inst7 ; 8.442  ; 8.442  ; Rise       ; clock_generator:clock_in|inst7 ;
; Hex2E     ; clock_generator:clock_in|inst7 ; 8.449  ; 8.449  ; Rise       ; clock_generator:clock_in|inst7 ;
; Hex2F     ; clock_generator:clock_in|inst7 ; 8.528  ; 8.528  ; Rise       ; clock_generator:clock_in|inst7 ;
; Hex2G     ; clock_generator:clock_in|inst7 ; 8.496  ; 8.496  ; Rise       ; clock_generator:clock_in|inst7 ;
; Hex3A     ; clock_generator:clock_in|inst7 ; 9.020  ; 9.020  ; Rise       ; clock_generator:clock_in|inst7 ;
; Hex3B     ; clock_generator:clock_in|inst7 ; 8.813  ; 8.813  ; Rise       ; clock_generator:clock_in|inst7 ;
; Hex3C     ; clock_generator:clock_in|inst7 ; 9.750  ; 9.750  ; Rise       ; clock_generator:clock_in|inst7 ;
; Hex3D     ; clock_generator:clock_in|inst7 ; 8.814  ; 8.814  ; Rise       ; clock_generator:clock_in|inst7 ;
; Hex3E     ; clock_generator:clock_in|inst7 ; 8.959  ; 8.959  ; Rise       ; clock_generator:clock_in|inst7 ;
; Hex3F     ; clock_generator:clock_in|inst7 ; 9.499  ; 9.499  ; Rise       ; clock_generator:clock_in|inst7 ;
; Hex3G     ; clock_generator:clock_in|inst7 ; 8.842  ; 8.842  ; Rise       ; clock_generator:clock_in|inst7 ;
; Led0      ; clock_generator:clock_in|inst7 ; 8.740  ; 8.740  ; Rise       ; clock_generator:clock_in|inst7 ;
; Led1      ; clock_generator:clock_in|inst7 ; 8.718  ; 8.718  ; Rise       ; clock_generator:clock_in|inst7 ;
; Led2      ; clock_generator:clock_in|inst7 ; 8.263  ; 8.263  ; Rise       ; clock_generator:clock_in|inst7 ;
; Led3      ; clock_generator:clock_in|inst7 ; 8.711  ; 8.711  ; Rise       ; clock_generator:clock_in|inst7 ;
; Led4      ; clock_generator:clock_in|inst7 ; 8.075  ; 8.075  ; Rise       ; clock_generator:clock_in|inst7 ;
; Led5      ; clock_generator:clock_in|inst7 ; 7.766  ; 7.766  ; Rise       ; clock_generator:clock_in|inst7 ;
; Led6      ; clock_generator:clock_in|inst7 ; 8.686  ; 8.686  ; Rise       ; clock_generator:clock_in|inst7 ;
; Led7      ; clock_generator:clock_in|inst7 ; 7.605  ; 7.605  ; Rise       ; clock_generator:clock_in|inst7 ;
; LedClk    ; clock_generator:clock_in|inst7 ; 4.831  ;        ; Rise       ; clock_generator:clock_in|inst7 ;
; LedClk    ; clock_generator:clock_in|inst7 ;        ; 4.831  ; Fall       ; clock_generator:clock_in|inst7 ;
+-----------+--------------------------------+--------+--------+------------+--------------------------------+


+------------------------------------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                                              ;
+-----------+--------------------------------+--------+--------+------------+--------------------------------+
; Data Port ; Clock Port                     ; Rise   ; Fall   ; Clock Edge ; Clock Reference                ;
+-----------+--------------------------------+--------+--------+------------+--------------------------------+
; LedClk    ; Load                           ; 7.624  ; 7.624  ; Rise       ; Load                           ;
; Hex0A     ; Load                           ; 9.638  ; 9.638  ; Fall       ; Load                           ;
; Hex0B     ; Load                           ; 9.988  ; 9.988  ; Fall       ; Load                           ;
; Hex0C     ; Load                           ; 9.978  ; 9.978  ; Fall       ; Load                           ;
; Hex0D     ; Load                           ; 9.940  ; 9.940  ; Fall       ; Load                           ;
; Hex0E     ; Load                           ; 9.972  ; 9.972  ; Fall       ; Load                           ;
; Hex0F     ; Load                           ; 9.750  ; 9.750  ; Fall       ; Load                           ;
; Hex0G     ; Load                           ; 9.812  ; 9.812  ; Fall       ; Load                           ;
; Hex1A     ; Load                           ; 10.212 ; 10.212 ; Fall       ; Load                           ;
; Hex1B     ; Load                           ; 10.169 ; 10.169 ; Fall       ; Load                           ;
; Hex1C     ; Load                           ; 9.886  ; 9.886  ; Fall       ; Load                           ;
; Hex1D     ; Load                           ; 10.242 ; 10.242 ; Fall       ; Load                           ;
; Hex1E     ; Load                           ; 9.880  ; 9.880  ; Fall       ; Load                           ;
; Hex1F     ; Load                           ; 9.689  ; 9.689  ; Fall       ; Load                           ;
; Hex1G     ; Load                           ; 9.683  ; 9.683  ; Fall       ; Load                           ;
; Hex2A     ; Load                           ; 10.304 ; 10.304 ; Fall       ; Load                           ;
; Hex2B     ; Load                           ; 10.318 ; 10.318 ; Fall       ; Load                           ;
; Hex2C     ; Load                           ; 10.111 ; 10.111 ; Fall       ; Load                           ;
; Hex2D     ; Load                           ; 10.115 ; 10.115 ; Fall       ; Load                           ;
; Hex2E     ; Load                           ; 10.130 ; 10.130 ; Fall       ; Load                           ;
; Hex2F     ; Load                           ; 10.198 ; 10.198 ; Fall       ; Load                           ;
; Hex2G     ; Load                           ; 10.168 ; 10.168 ; Fall       ; Load                           ;
; Hex3A     ; Load                           ; 11.535 ; 11.535 ; Fall       ; Load                           ;
; Hex3B     ; Load                           ; 11.305 ; 11.305 ; Fall       ; Load                           ;
; Hex3C     ; Load                           ; 12.241 ; 12.241 ; Fall       ; Load                           ;
; Hex3D     ; Load                           ; 11.123 ; 11.123 ; Fall       ; Load                           ;
; Hex3E     ; Load                           ; 11.159 ; 11.159 ; Fall       ; Load                           ;
; Hex3F     ; Load                           ; 11.792 ; 11.792 ; Fall       ; Load                           ;
; Hex3G     ; Load                           ; 11.143 ; 11.143 ; Fall       ; Load                           ;
; LedClk    ; Load                           ; 7.624  ; 7.624  ; Fall       ; Load                           ;
; Hex0A     ; clock_generator:clock_in|inst7 ; 6.845  ; 6.845  ; Rise       ; clock_generator:clock_in|inst7 ;
; Hex0B     ; clock_generator:clock_in|inst7 ; 7.195  ; 7.195  ; Rise       ; clock_generator:clock_in|inst7 ;
; Hex0C     ; clock_generator:clock_in|inst7 ; 7.185  ; 7.185  ; Rise       ; clock_generator:clock_in|inst7 ;
; Hex0D     ; clock_generator:clock_in|inst7 ; 7.147  ; 7.147  ; Rise       ; clock_generator:clock_in|inst7 ;
; Hex0E     ; clock_generator:clock_in|inst7 ; 7.179  ; 7.179  ; Rise       ; clock_generator:clock_in|inst7 ;
; Hex0F     ; clock_generator:clock_in|inst7 ; 6.957  ; 6.957  ; Rise       ; clock_generator:clock_in|inst7 ;
; Hex0G     ; clock_generator:clock_in|inst7 ; 7.019  ; 7.019  ; Rise       ; clock_generator:clock_in|inst7 ;
; Hex1A     ; clock_generator:clock_in|inst7 ; 7.419  ; 7.419  ; Rise       ; clock_generator:clock_in|inst7 ;
; Hex1B     ; clock_generator:clock_in|inst7 ; 7.376  ; 7.376  ; Rise       ; clock_generator:clock_in|inst7 ;
; Hex1C     ; clock_generator:clock_in|inst7 ; 7.093  ; 7.093  ; Rise       ; clock_generator:clock_in|inst7 ;
; Hex1D     ; clock_generator:clock_in|inst7 ; 7.449  ; 7.449  ; Rise       ; clock_generator:clock_in|inst7 ;
; Hex1E     ; clock_generator:clock_in|inst7 ; 7.087  ; 7.087  ; Rise       ; clock_generator:clock_in|inst7 ;
; Hex1F     ; clock_generator:clock_in|inst7 ; 6.896  ; 6.896  ; Rise       ; clock_generator:clock_in|inst7 ;
; Hex1G     ; clock_generator:clock_in|inst7 ; 6.890  ; 6.890  ; Rise       ; clock_generator:clock_in|inst7 ;
; Hex2A     ; clock_generator:clock_in|inst7 ; 7.511  ; 7.511  ; Rise       ; clock_generator:clock_in|inst7 ;
; Hex2B     ; clock_generator:clock_in|inst7 ; 7.525  ; 7.525  ; Rise       ; clock_generator:clock_in|inst7 ;
; Hex2C     ; clock_generator:clock_in|inst7 ; 7.318  ; 7.318  ; Rise       ; clock_generator:clock_in|inst7 ;
; Hex2D     ; clock_generator:clock_in|inst7 ; 7.322  ; 7.322  ; Rise       ; clock_generator:clock_in|inst7 ;
; Hex2E     ; clock_generator:clock_in|inst7 ; 7.337  ; 7.337  ; Rise       ; clock_generator:clock_in|inst7 ;
; Hex2F     ; clock_generator:clock_in|inst7 ; 7.405  ; 7.405  ; Rise       ; clock_generator:clock_in|inst7 ;
; Hex2G     ; clock_generator:clock_in|inst7 ; 7.375  ; 7.375  ; Rise       ; clock_generator:clock_in|inst7 ;
; Hex3A     ; clock_generator:clock_in|inst7 ; 8.742  ; 8.742  ; Rise       ; clock_generator:clock_in|inst7 ;
; Hex3B     ; clock_generator:clock_in|inst7 ; 8.512  ; 8.512  ; Rise       ; clock_generator:clock_in|inst7 ;
; Hex3C     ; clock_generator:clock_in|inst7 ; 9.448  ; 9.448  ; Rise       ; clock_generator:clock_in|inst7 ;
; Hex3D     ; clock_generator:clock_in|inst7 ; 8.330  ; 8.330  ; Rise       ; clock_generator:clock_in|inst7 ;
; Hex3E     ; clock_generator:clock_in|inst7 ; 8.366  ; 8.366  ; Rise       ; clock_generator:clock_in|inst7 ;
; Hex3F     ; clock_generator:clock_in|inst7 ; 8.999  ; 8.999  ; Rise       ; clock_generator:clock_in|inst7 ;
; Hex3G     ; clock_generator:clock_in|inst7 ; 8.350  ; 8.350  ; Rise       ; clock_generator:clock_in|inst7 ;
; Led0      ; clock_generator:clock_in|inst7 ; 8.740  ; 8.740  ; Rise       ; clock_generator:clock_in|inst7 ;
; Led1      ; clock_generator:clock_in|inst7 ; 8.718  ; 8.718  ; Rise       ; clock_generator:clock_in|inst7 ;
; Led2      ; clock_generator:clock_in|inst7 ; 8.263  ; 8.263  ; Rise       ; clock_generator:clock_in|inst7 ;
; Led3      ; clock_generator:clock_in|inst7 ; 8.711  ; 8.711  ; Rise       ; clock_generator:clock_in|inst7 ;
; Led4      ; clock_generator:clock_in|inst7 ; 8.075  ; 8.075  ; Rise       ; clock_generator:clock_in|inst7 ;
; Led5      ; clock_generator:clock_in|inst7 ; 7.766  ; 7.766  ; Rise       ; clock_generator:clock_in|inst7 ;
; Led6      ; clock_generator:clock_in|inst7 ; 8.686  ; 8.686  ; Rise       ; clock_generator:clock_in|inst7 ;
; Led7      ; clock_generator:clock_in|inst7 ; 7.605  ; 7.605  ; Rise       ; clock_generator:clock_in|inst7 ;
; LedClk    ; clock_generator:clock_in|inst7 ; 4.831  ;        ; Rise       ; clock_generator:clock_in|inst7 ;
; LedClk    ; clock_generator:clock_in|inst7 ;        ; 4.831  ; Fall       ; clock_generator:clock_in|inst7 ;
+-----------+--------------------------------+--------+--------+------------+--------------------------------+


+----------------------------------------------------+
; Propagation Delay                                  ;
+------------+-------------+-------+----+----+-------+
; Input Port ; Output Port ; RR    ; RF ; FR ; FF    ;
+------------+-------------+-------+----+----+-------+
; Seed0      ; LedClk      ; 9.676 ;    ;    ; 9.676 ;
; Seed1      ; LedClk      ; 9.629 ;    ;    ; 9.629 ;
; Seed2      ; LedClk      ; 9.358 ;    ;    ; 9.358 ;
; Seed3      ; LedClk      ; 9.025 ;    ;    ; 9.025 ;
; Seed4      ; LedClk      ; 8.482 ;    ;    ; 8.482 ;
; Seed5      ; LedClk      ; 8.373 ;    ;    ; 8.373 ;
; Seed6      ; LedClk      ; 8.133 ;    ;    ; 8.133 ;
; Seed7      ; LedClk      ; 9.037 ;    ;    ; 9.037 ;
+------------+-------------+-------+----+----+-------+


+----------------------------------------------------+
; Minimum Propagation Delay                          ;
+------------+-------------+-------+----+----+-------+
; Input Port ; Output Port ; RR    ; RF ; FR ; FF    ;
+------------+-------------+-------+----+----+-------+
; Seed0      ; LedClk      ; 9.676 ;    ;    ; 9.676 ;
; Seed1      ; LedClk      ; 9.629 ;    ;    ; 9.629 ;
; Seed2      ; LedClk      ; 9.358 ;    ;    ; 9.358 ;
; Seed3      ; LedClk      ; 9.025 ;    ;    ; 9.025 ;
; Seed4      ; LedClk      ; 8.482 ;    ;    ; 8.482 ;
; Seed5      ; LedClk      ; 8.373 ;    ;    ; 8.373 ;
; Seed6      ; LedClk      ; 8.133 ;    ;    ; 8.133 ;
; Seed7      ; LedClk      ; 9.037 ;    ;    ; 9.037 ;
+------------+-------------+-------+----+----+-------+


+-------------------------------------------------------------------------------------+
; Fast Model Setup Summary                                                            ;
+------------------------------------------------------------+--------+---------------+
; Clock                                                      ; Slack  ; End Point TNS ;
+------------------------------------------------------------+--------+---------------+
; clock_generator:clock_in|inst7                             ; -2.005 ; -40.965       ;
; Load                                                       ; -0.030 ; -0.224        ;
; clock_generator:clock_in|clock_divider_1024:inst101|inst10 ; 0.183  ; 0.000         ;
; Clock                                                      ; 0.216  ; 0.000         ;
; clock_generator:clock_in|clock_divider_1024:inst102|inst10 ; 0.328  ; 0.000         ;
+------------------------------------------------------------+--------+---------------+


+-------------------------------------------------------------------------------------+
; Fast Model Hold Summary                                                             ;
+------------------------------------------------------------+--------+---------------+
; Clock                                                      ; Slack  ; End Point TNS ;
+------------------------------------------------------------+--------+---------------+
; Clock                                                      ; -1.580 ; -1.580        ;
; clock_generator:clock_in|clock_divider_1024:inst102|inst10 ; -1.304 ; -1.304        ;
; clock_generator:clock_in|clock_divider_1024:inst101|inst10 ; -1.302 ; -1.302        ;
; Load                                                       ; -0.760 ; -12.265       ;
; clock_generator:clock_in|inst7                             ; -0.073 ; -0.490        ;
+------------------------------------------------------------+--------+---------------+


-------------------------------
; Fast Model Recovery Summary ;
-------------------------------
No paths to report.


------------------------------
; Fast Model Removal Summary ;
------------------------------
No paths to report.


+-------------------------------------------------------------------------------------+
; Fast Model Minimum Pulse Width Summary                                              ;
+------------------------------------------------------------+--------+---------------+
; Clock                                                      ; Slack  ; End Point TNS ;
+------------------------------------------------------------+--------+---------------+
; Clock                                                      ; -1.380 ; -11.380       ;
; Load                                                       ; -1.222 ; -23.222       ;
; clock_generator:clock_in|inst7                             ; -0.500 ; -30.000       ;
; clock_generator:clock_in|clock_divider_1024:inst101|inst10 ; -0.500 ; -10.000       ;
; clock_generator:clock_in|clock_divider_1024:inst102|inst10 ; -0.500 ; -7.000        ;
+------------------------------------------------------------+--------+---------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Setup: 'clock_generator:clock_in|inst7'                                                                                                                                                            ;
+--------+-----------------------------------+-------------------------------------------------------+--------------------------------+--------------------------------+--------------+------------+------------+
; Slack  ; From Node                         ; To Node                                               ; Launch Clock                   ; Latch Clock                    ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------------+-------------------------------------------------------+--------------------------------+--------------------------------+--------------+------------+------------+
; -2.005 ; 3bit_counter:inst22|inst1         ; 4bit_4reg_file:inst9|4bit_parallel_register:R0|inst10 ; Load                           ; clock_generator:clock_in|inst7 ; 0.500        ; -1.475     ; 1.062      ;
; -2.005 ; 3bit_counter:inst22|inst1         ; 4bit_4reg_file:inst9|4bit_parallel_register:R0|inst8  ; Load                           ; clock_generator:clock_in|inst7 ; 0.500        ; -1.475     ; 1.062      ;
; -2.005 ; 3bit_counter:inst22|inst1         ; 4bit_4reg_file:inst9|4bit_parallel_register:R0|inst6  ; Load                           ; clock_generator:clock_in|inst7 ; 0.500        ; -1.475     ; 1.062      ;
; -2.005 ; 3bit_counter:inst22|inst1         ; 4bit_4reg_file:inst9|4bit_parallel_register:R0|inst   ; Load                           ; clock_generator:clock_in|inst7 ; 0.500        ; -1.475     ; 1.062      ;
; -1.989 ; 3bit_counter:inst22|inst          ; 4bit_4reg_file:inst9|4bit_parallel_register:R1|inst10 ; Load                           ; clock_generator:clock_in|inst7 ; 0.500        ; -1.476     ; 1.045      ;
; -1.989 ; 3bit_counter:inst22|inst          ; 4bit_4reg_file:inst9|4bit_parallel_register:R1|inst8  ; Load                           ; clock_generator:clock_in|inst7 ; 0.500        ; -1.476     ; 1.045      ;
; -1.989 ; 3bit_counter:inst22|inst          ; 4bit_4reg_file:inst9|4bit_parallel_register:R1|inst6  ; Load                           ; clock_generator:clock_in|inst7 ; 0.500        ; -1.476     ; 1.045      ;
; -1.989 ; 3bit_counter:inst22|inst          ; 4bit_4reg_file:inst9|4bit_parallel_register:R1|inst   ; Load                           ; clock_generator:clock_in|inst7 ; 0.500        ; -1.476     ; 1.045      ;
; -1.987 ; 3bit_counter:inst22|inst          ; 4bit_4reg_file:inst9|4bit_parallel_register:R3|inst10 ; Load                           ; clock_generator:clock_in|inst7 ; 0.500        ; -1.476     ; 1.043      ;
; -1.987 ; 3bit_counter:inst22|inst          ; 4bit_4reg_file:inst9|4bit_parallel_register:R3|inst8  ; Load                           ; clock_generator:clock_in|inst7 ; 0.500        ; -1.476     ; 1.043      ;
; -1.987 ; 3bit_counter:inst22|inst          ; 4bit_4reg_file:inst9|4bit_parallel_register:R3|inst6  ; Load                           ; clock_generator:clock_in|inst7 ; 0.500        ; -1.476     ; 1.043      ;
; -1.987 ; 3bit_counter:inst22|inst          ; 4bit_4reg_file:inst9|4bit_parallel_register:R3|inst   ; Load                           ; clock_generator:clock_in|inst7 ; 0.500        ; -1.476     ; 1.043      ;
; -1.917 ; 3bit_counter:inst22|inst1         ; 4bit_4reg_file:inst9|4bit_parallel_register:R2|inst10 ; Load                           ; clock_generator:clock_in|inst7 ; 0.500        ; -1.475     ; 0.974      ;
; -1.917 ; 3bit_counter:inst22|inst1         ; 4bit_4reg_file:inst9|4bit_parallel_register:R2|inst8  ; Load                           ; clock_generator:clock_in|inst7 ; 0.500        ; -1.475     ; 0.974      ;
; -1.917 ; 3bit_counter:inst22|inst1         ; 4bit_4reg_file:inst9|4bit_parallel_register:R2|inst6  ; Load                           ; clock_generator:clock_in|inst7 ; 0.500        ; -1.475     ; 0.974      ;
; -1.917 ; 3bit_counter:inst22|inst1         ; 4bit_4reg_file:inst9|4bit_parallel_register:R2|inst   ; Load                           ; clock_generator:clock_in|inst7 ; 0.500        ; -1.475     ; 0.974      ;
; -1.864 ; 3bit_counter:inst22|inst          ; 4bit_4reg_file:inst9|4bit_parallel_register:R0|inst10 ; Load                           ; clock_generator:clock_in|inst7 ; 0.500        ; -1.475     ; 0.921      ;
; -1.864 ; 3bit_counter:inst22|inst          ; 4bit_4reg_file:inst9|4bit_parallel_register:R0|inst8  ; Load                           ; clock_generator:clock_in|inst7 ; 0.500        ; -1.475     ; 0.921      ;
; -1.864 ; 3bit_counter:inst22|inst          ; 4bit_4reg_file:inst9|4bit_parallel_register:R0|inst6  ; Load                           ; clock_generator:clock_in|inst7 ; 0.500        ; -1.475     ; 0.921      ;
; -1.864 ; 3bit_counter:inst22|inst          ; 4bit_4reg_file:inst9|4bit_parallel_register:R0|inst   ; Load                           ; clock_generator:clock_in|inst7 ; 0.500        ; -1.475     ; 0.921      ;
; -1.861 ; 3bit_counter:inst22|inst1         ; 4bit_4reg_file:inst9|4bit_parallel_register:R1|inst10 ; Load                           ; clock_generator:clock_in|inst7 ; 0.500        ; -1.476     ; 0.917      ;
; -1.861 ; 3bit_counter:inst22|inst1         ; 4bit_4reg_file:inst9|4bit_parallel_register:R1|inst8  ; Load                           ; clock_generator:clock_in|inst7 ; 0.500        ; -1.476     ; 0.917      ;
; -1.861 ; 3bit_counter:inst22|inst1         ; 4bit_4reg_file:inst9|4bit_parallel_register:R1|inst6  ; Load                           ; clock_generator:clock_in|inst7 ; 0.500        ; -1.476     ; 0.917      ;
; -1.861 ; 3bit_counter:inst22|inst1         ; 4bit_4reg_file:inst9|4bit_parallel_register:R1|inst   ; Load                           ; clock_generator:clock_in|inst7 ; 0.500        ; -1.476     ; 0.917      ;
; -1.857 ; 3bit_counter:inst22|inst1         ; 4bit_4reg_file:inst9|4bit_parallel_register:R3|inst10 ; Load                           ; clock_generator:clock_in|inst7 ; 0.500        ; -1.476     ; 0.913      ;
; -1.857 ; 3bit_counter:inst22|inst1         ; 4bit_4reg_file:inst9|4bit_parallel_register:R3|inst8  ; Load                           ; clock_generator:clock_in|inst7 ; 0.500        ; -1.476     ; 0.913      ;
; -1.857 ; 3bit_counter:inst22|inst1         ; 4bit_4reg_file:inst9|4bit_parallel_register:R3|inst6  ; Load                           ; clock_generator:clock_in|inst7 ; 0.500        ; -1.476     ; 0.913      ;
; -1.857 ; 3bit_counter:inst22|inst1         ; 4bit_4reg_file:inst9|4bit_parallel_register:R3|inst   ; Load                           ; clock_generator:clock_in|inst7 ; 0.500        ; -1.476     ; 0.913      ;
; -1.790 ; 3bit_counter:inst22|inst          ; 4bit_4reg_file:inst9|4bit_parallel_register:R2|inst10 ; Load                           ; clock_generator:clock_in|inst7 ; 0.500        ; -1.475     ; 0.847      ;
; -1.790 ; 3bit_counter:inst22|inst          ; 4bit_4reg_file:inst9|4bit_parallel_register:R2|inst8  ; Load                           ; clock_generator:clock_in|inst7 ; 0.500        ; -1.475     ; 0.847      ;
; -1.790 ; 3bit_counter:inst22|inst          ; 4bit_4reg_file:inst9|4bit_parallel_register:R2|inst6  ; Load                           ; clock_generator:clock_in|inst7 ; 0.500        ; -1.475     ; 0.847      ;
; -1.790 ; 3bit_counter:inst22|inst          ; 4bit_4reg_file:inst9|4bit_parallel_register:R2|inst   ; Load                           ; clock_generator:clock_in|inst7 ; 0.500        ; -1.475     ; 0.847      ;
; -1.769 ; state_machine:state_machine|inst1 ; state_machine:state_machine|inst4                     ; Load                           ; clock_generator:clock_in|inst7 ; 0.500        ; -1.475     ; 0.826      ;
; -1.750 ; state_machine:state_machine|inst3 ; state_machine:state_machine|inst4                     ; Load                           ; clock_generator:clock_in|inst7 ; 0.500        ; -1.475     ; 0.807      ;
; -1.729 ; state_machine:state_machine|inst1 ; state_machine:state_machine|inst2                     ; Load                           ; clock_generator:clock_in|inst7 ; 0.500        ; -1.475     ; 0.786      ;
; -1.721 ; state_machine:state_machine|inst2 ; state_machine:state_machine|inst4                     ; Load                           ; clock_generator:clock_in|inst7 ; 0.500        ; -1.475     ; 0.778      ;
; -1.648 ; state_machine:state_machine|inst2 ; state_machine:state_machine|inst2                     ; Load                           ; clock_generator:clock_in|inst7 ; 0.500        ; -1.475     ; 0.705      ;
; -1.635 ; state_machine:state_machine|inst1 ; 4bit_4reg_file:inst9|4bit_parallel_register:R3|inst   ; Load                           ; clock_generator:clock_in|inst7 ; 0.500        ; -1.476     ; 0.691      ;
; -1.631 ; state_machine:state_machine|inst3 ; state_machine:state_machine|inst3                     ; Load                           ; clock_generator:clock_in|inst7 ; 0.500        ; -1.475     ; 0.688      ;
; -1.631 ; state_machine:state_machine|inst1 ; 4bit_4reg_file:inst9|4bit_parallel_register:R1|inst   ; Load                           ; clock_generator:clock_in|inst7 ; 0.500        ; -1.476     ; 0.687      ;
; -1.625 ; state_machine:state_machine|inst2 ; 4bit_4reg_file:inst9|4bit_parallel_register:R2|inst6  ; Load                           ; clock_generator:clock_in|inst7 ; 0.500        ; -1.475     ; 0.682      ;
; -1.615 ; state_machine:state_machine|inst2 ; 4bit_4reg_file:inst9|4bit_parallel_register:R1|inst6  ; Load                           ; clock_generator:clock_in|inst7 ; 0.500        ; -1.476     ; 0.671      ;
; -1.615 ; state_machine:state_machine|inst2 ; 4bit_4reg_file:inst9|4bit_parallel_register:R3|inst6  ; Load                           ; clock_generator:clock_in|inst7 ; 0.500        ; -1.476     ; 0.671      ;
; -1.613 ; state_machine:state_machine|inst3 ; 4bit_4reg_file:inst9|4bit_parallel_register:R1|inst8  ; Load                           ; clock_generator:clock_in|inst7 ; 0.500        ; -1.476     ; 0.669      ;
; -1.613 ; state_machine:state_machine|inst3 ; 4bit_4reg_file:inst9|4bit_parallel_register:R3|inst8  ; Load                           ; clock_generator:clock_in|inst7 ; 0.500        ; -1.476     ; 0.669      ;
; -1.611 ; state_machine:state_machine|inst3 ; state_machine:state_machine|inst2                     ; Load                           ; clock_generator:clock_in|inst7 ; 0.500        ; -1.475     ; 0.668      ;
; -1.608 ; state_machine:state_machine|inst4 ; 4bit_4reg_file:inst9|4bit_parallel_register:R1|inst10 ; Load                           ; clock_generator:clock_in|inst7 ; 0.500        ; -1.476     ; 0.664      ;
; -1.606 ; state_machine:state_machine|inst4 ; 4bit_4reg_file:inst9|4bit_parallel_register:R3|inst10 ; Load                           ; clock_generator:clock_in|inst7 ; 0.500        ; -1.476     ; 0.662      ;
; -1.605 ; state_machine:state_machine|inst1 ; 4bit_4reg_file:inst9|4bit_parallel_register:R2|inst   ; Load                           ; clock_generator:clock_in|inst7 ; 0.500        ; -1.475     ; 0.662      ;
; -1.600 ; state_machine:state_machine|inst4 ; 4bit_4reg_file:inst9|4bit_parallel_register:R2|inst10 ; Load                           ; clock_generator:clock_in|inst7 ; 0.500        ; -1.475     ; 0.657      ;
; -1.536 ; 3bit_counter:inst22|inst          ; 3bit_counter:inst22|inst1                             ; Load                           ; clock_generator:clock_in|inst7 ; 0.500        ; -1.475     ; 0.593      ;
; -1.518 ; state_machine:state_machine|inst1 ; 4bit_4reg_file:inst9|4bit_parallel_register:R0|inst   ; Load                           ; clock_generator:clock_in|inst7 ; 0.500        ; -1.475     ; 0.575      ;
; -1.508 ; state_machine:state_machine|inst3 ; 4bit_4reg_file:inst9|4bit_parallel_register:R2|inst8  ; Load                           ; clock_generator:clock_in|inst7 ; 0.500        ; -1.475     ; 0.565      ;
; -1.481 ; state_machine:state_machine|inst4 ; state_machine:state_machine|inst3                     ; Load                           ; clock_generator:clock_in|inst7 ; 0.500        ; -1.475     ; 0.538      ;
; -1.474 ; state_machine:state_machine|inst1 ; state_machine:state_machine|inst3                     ; Load                           ; clock_generator:clock_in|inst7 ; 0.500        ; -1.475     ; 0.531      ;
; -1.451 ; state_machine:state_machine|inst2 ; 4bit_4reg_file:inst9|4bit_parallel_register:R0|inst6  ; Load                           ; clock_generator:clock_in|inst7 ; 0.500        ; -1.475     ; 0.508      ;
; -1.449 ; state_machine:state_machine|inst3 ; 4bit_4reg_file:inst9|4bit_parallel_register:R0|inst8  ; Load                           ; clock_generator:clock_in|inst7 ; 0.500        ; -1.475     ; 0.506      ;
; -1.437 ; state_machine:state_machine|inst4 ; 4bit_4reg_file:inst9|4bit_parallel_register:R0|inst10 ; Load                           ; clock_generator:clock_in|inst7 ; 0.500        ; -1.475     ; 0.494      ;
; -1.416 ; state_machine:state_machine|inst2 ; state_machine:state_machine|inst3                     ; Load                           ; clock_generator:clock_in|inst7 ; 0.500        ; -1.475     ; 0.473      ;
; -1.402 ; state_machine:state_machine|inst4 ; state_machine:state_machine|inst2                     ; Load                           ; clock_generator:clock_in|inst7 ; 0.500        ; -1.475     ; 0.459      ;
; -1.398 ; state_machine:state_machine|inst4 ; state_machine:state_machine|inst1                     ; Load                           ; clock_generator:clock_in|inst7 ; 0.500        ; -1.475     ; 0.455      ;
; -1.310 ; 3bit_counter:inst22|inst          ; 3bit_counter:inst22|inst                              ; Load                           ; clock_generator:clock_in|inst7 ; 0.500        ; -1.475     ; 0.367      ;
; -1.310 ; state_machine:state_machine|inst4 ; state_machine:state_machine|inst4                     ; Load                           ; clock_generator:clock_in|inst7 ; 0.500        ; -1.475     ; 0.367      ;
; -1.310 ; 3bit_counter:inst22|inst1         ; 3bit_counter:inst22|inst1                             ; Load                           ; clock_generator:clock_in|inst7 ; 0.500        ; -1.475     ; 0.367      ;
; -0.030 ; 3bit_counter:inst22|inst1         ; 4bit_4reg_file:inst9|4bit_parallel_register:R0|inst10 ; clock_generator:clock_in|inst7 ; clock_generator:clock_in|inst7 ; 1.000        ; 0.000      ; 1.062      ;
; -0.030 ; 3bit_counter:inst22|inst1         ; 4bit_4reg_file:inst9|4bit_parallel_register:R0|inst8  ; clock_generator:clock_in|inst7 ; clock_generator:clock_in|inst7 ; 1.000        ; 0.000      ; 1.062      ;
; -0.030 ; 3bit_counter:inst22|inst1         ; 4bit_4reg_file:inst9|4bit_parallel_register:R0|inst6  ; clock_generator:clock_in|inst7 ; clock_generator:clock_in|inst7 ; 1.000        ; 0.000      ; 1.062      ;
; -0.030 ; 3bit_counter:inst22|inst1         ; 4bit_4reg_file:inst9|4bit_parallel_register:R0|inst   ; clock_generator:clock_in|inst7 ; clock_generator:clock_in|inst7 ; 1.000        ; 0.000      ; 1.062      ;
; -0.014 ; 3bit_counter:inst22|inst          ; 4bit_4reg_file:inst9|4bit_parallel_register:R1|inst10 ; clock_generator:clock_in|inst7 ; clock_generator:clock_in|inst7 ; 1.000        ; -0.001     ; 1.045      ;
; -0.014 ; 3bit_counter:inst22|inst          ; 4bit_4reg_file:inst9|4bit_parallel_register:R1|inst8  ; clock_generator:clock_in|inst7 ; clock_generator:clock_in|inst7 ; 1.000        ; -0.001     ; 1.045      ;
; -0.014 ; 3bit_counter:inst22|inst          ; 4bit_4reg_file:inst9|4bit_parallel_register:R1|inst6  ; clock_generator:clock_in|inst7 ; clock_generator:clock_in|inst7 ; 1.000        ; -0.001     ; 1.045      ;
; -0.014 ; 3bit_counter:inst22|inst          ; 4bit_4reg_file:inst9|4bit_parallel_register:R1|inst   ; clock_generator:clock_in|inst7 ; clock_generator:clock_in|inst7 ; 1.000        ; -0.001     ; 1.045      ;
; -0.012 ; 3bit_counter:inst22|inst          ; 4bit_4reg_file:inst9|4bit_parallel_register:R3|inst10 ; clock_generator:clock_in|inst7 ; clock_generator:clock_in|inst7 ; 1.000        ; -0.001     ; 1.043      ;
; -0.012 ; 3bit_counter:inst22|inst          ; 4bit_4reg_file:inst9|4bit_parallel_register:R3|inst8  ; clock_generator:clock_in|inst7 ; clock_generator:clock_in|inst7 ; 1.000        ; -0.001     ; 1.043      ;
; -0.012 ; 3bit_counter:inst22|inst          ; 4bit_4reg_file:inst9|4bit_parallel_register:R3|inst6  ; clock_generator:clock_in|inst7 ; clock_generator:clock_in|inst7 ; 1.000        ; -0.001     ; 1.043      ;
; -0.012 ; 3bit_counter:inst22|inst          ; 4bit_4reg_file:inst9|4bit_parallel_register:R3|inst   ; clock_generator:clock_in|inst7 ; clock_generator:clock_in|inst7 ; 1.000        ; -0.001     ; 1.043      ;
; 0.028  ; 8bit_shift_register:inst|data7    ; state_machine:state_machine|inst3                     ; clock_generator:clock_in|inst7 ; clock_generator:clock_in|inst7 ; 1.000        ; 0.191      ; 1.195      ;
; 0.046  ; 8bit_shift_register:inst|data7    ; state_machine:state_machine|inst2                     ; clock_generator:clock_in|inst7 ; clock_generator:clock_in|inst7 ; 1.000        ; 0.191      ; 1.177      ;
; 0.058  ; 3bit_counter:inst22|inst1         ; 4bit_4reg_file:inst9|4bit_parallel_register:R2|inst10 ; clock_generator:clock_in|inst7 ; clock_generator:clock_in|inst7 ; 1.000        ; 0.000      ; 0.974      ;
; 0.058  ; 3bit_counter:inst22|inst1         ; 4bit_4reg_file:inst9|4bit_parallel_register:R2|inst8  ; clock_generator:clock_in|inst7 ; clock_generator:clock_in|inst7 ; 1.000        ; 0.000      ; 0.974      ;
; 0.058  ; 3bit_counter:inst22|inst1         ; 4bit_4reg_file:inst9|4bit_parallel_register:R2|inst6  ; clock_generator:clock_in|inst7 ; clock_generator:clock_in|inst7 ; 1.000        ; 0.000      ; 0.974      ;
; 0.058  ; 3bit_counter:inst22|inst1         ; 4bit_4reg_file:inst9|4bit_parallel_register:R2|inst   ; clock_generator:clock_in|inst7 ; clock_generator:clock_in|inst7 ; 1.000        ; 0.000      ; 0.974      ;
; 0.111  ; 3bit_counter:inst22|inst          ; 4bit_4reg_file:inst9|4bit_parallel_register:R0|inst10 ; clock_generator:clock_in|inst7 ; clock_generator:clock_in|inst7 ; 1.000        ; 0.000      ; 0.921      ;
; 0.111  ; 3bit_counter:inst22|inst          ; 4bit_4reg_file:inst9|4bit_parallel_register:R0|inst8  ; clock_generator:clock_in|inst7 ; clock_generator:clock_in|inst7 ; 1.000        ; 0.000      ; 0.921      ;
; 0.111  ; 3bit_counter:inst22|inst          ; 4bit_4reg_file:inst9|4bit_parallel_register:R0|inst6  ; clock_generator:clock_in|inst7 ; clock_generator:clock_in|inst7 ; 1.000        ; 0.000      ; 0.921      ;
; 0.111  ; 3bit_counter:inst22|inst          ; 4bit_4reg_file:inst9|4bit_parallel_register:R0|inst   ; clock_generator:clock_in|inst7 ; clock_generator:clock_in|inst7 ; 1.000        ; 0.000      ; 0.921      ;
; 0.114  ; 3bit_counter:inst22|inst1         ; 4bit_4reg_file:inst9|4bit_parallel_register:R1|inst10 ; clock_generator:clock_in|inst7 ; clock_generator:clock_in|inst7 ; 1.000        ; -0.001     ; 0.917      ;
; 0.114  ; 3bit_counter:inst22|inst1         ; 4bit_4reg_file:inst9|4bit_parallel_register:R1|inst8  ; clock_generator:clock_in|inst7 ; clock_generator:clock_in|inst7 ; 1.000        ; -0.001     ; 0.917      ;
; 0.114  ; 3bit_counter:inst22|inst1         ; 4bit_4reg_file:inst9|4bit_parallel_register:R1|inst6  ; clock_generator:clock_in|inst7 ; clock_generator:clock_in|inst7 ; 1.000        ; -0.001     ; 0.917      ;
; 0.114  ; 3bit_counter:inst22|inst1         ; 4bit_4reg_file:inst9|4bit_parallel_register:R1|inst   ; clock_generator:clock_in|inst7 ; clock_generator:clock_in|inst7 ; 1.000        ; -0.001     ; 0.917      ;
; 0.118  ; 3bit_counter:inst22|inst1         ; 4bit_4reg_file:inst9|4bit_parallel_register:R3|inst10 ; clock_generator:clock_in|inst7 ; clock_generator:clock_in|inst7 ; 1.000        ; -0.001     ; 0.913      ;
; 0.118  ; 3bit_counter:inst22|inst1         ; 4bit_4reg_file:inst9|4bit_parallel_register:R3|inst8  ; clock_generator:clock_in|inst7 ; clock_generator:clock_in|inst7 ; 1.000        ; -0.001     ; 0.913      ;
; 0.118  ; 3bit_counter:inst22|inst1         ; 4bit_4reg_file:inst9|4bit_parallel_register:R3|inst6  ; clock_generator:clock_in|inst7 ; clock_generator:clock_in|inst7 ; 1.000        ; -0.001     ; 0.913      ;
; 0.118  ; 3bit_counter:inst22|inst1         ; 4bit_4reg_file:inst9|4bit_parallel_register:R3|inst   ; clock_generator:clock_in|inst7 ; clock_generator:clock_in|inst7 ; 1.000        ; -0.001     ; 0.913      ;
; 0.153  ; 8bit_shift_register:inst|data7    ; state_machine:state_machine|inst1                     ; clock_generator:clock_in|inst7 ; clock_generator:clock_in|inst7 ; 1.000        ; 0.191      ; 1.070      ;
; 0.153  ; 8bit_shift_register:inst|data7    ; state_machine:state_machine|inst4                     ; clock_generator:clock_in|inst7 ; clock_generator:clock_in|inst7 ; 1.000        ; 0.191      ; 1.070      ;
; 0.167  ; 8bit_shift_register:inst|data6    ; 8bit_shift_register:inst|data7                        ; clock_generator:clock_in|inst7 ; clock_generator:clock_in|inst7 ; 1.000        ; -0.038     ; 0.827      ;
; 0.185  ; 3bit_counter:inst22|inst          ; 4bit_4reg_file:inst9|4bit_parallel_register:R2|inst10 ; clock_generator:clock_in|inst7 ; clock_generator:clock_in|inst7 ; 1.000        ; 0.000      ; 0.847      ;
; 0.185  ; 3bit_counter:inst22|inst          ; 4bit_4reg_file:inst9|4bit_parallel_register:R2|inst8  ; clock_generator:clock_in|inst7 ; clock_generator:clock_in|inst7 ; 1.000        ; 0.000      ; 0.847      ;
; 0.185  ; 3bit_counter:inst22|inst          ; 4bit_4reg_file:inst9|4bit_parallel_register:R2|inst6  ; clock_generator:clock_in|inst7 ; clock_generator:clock_in|inst7 ; 1.000        ; 0.000      ; 0.847      ;
+--------+-----------------------------------+-------------------------------------------------------+--------------------------------+--------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Setup: 'Load'                                                                                                                                                                   ;
+--------+-----------------------------------+-------------------------------------------------------+--------------------------------+-------------+--------------+------------+------------+
; Slack  ; From Node                         ; To Node                                               ; Launch Clock                   ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------------+-------------------------------------------------------+--------------------------------+-------------+--------------+------------+------------+
; -0.030 ; 3bit_counter:inst22|inst1         ; 4bit_4reg_file:inst9|4bit_parallel_register:R0|inst10 ; Load                           ; Load        ; 1.000        ; 0.000      ; 1.062      ;
; -0.030 ; 3bit_counter:inst22|inst1         ; 4bit_4reg_file:inst9|4bit_parallel_register:R0|inst8  ; Load                           ; Load        ; 1.000        ; 0.000      ; 1.062      ;
; -0.030 ; 3bit_counter:inst22|inst1         ; 4bit_4reg_file:inst9|4bit_parallel_register:R0|inst6  ; Load                           ; Load        ; 1.000        ; 0.000      ; 1.062      ;
; -0.030 ; 3bit_counter:inst22|inst1         ; 4bit_4reg_file:inst9|4bit_parallel_register:R0|inst   ; Load                           ; Load        ; 1.000        ; 0.000      ; 1.062      ;
; -0.014 ; 3bit_counter:inst22|inst          ; 4bit_4reg_file:inst9|4bit_parallel_register:R1|inst10 ; Load                           ; Load        ; 1.000        ; -0.001     ; 1.045      ;
; -0.014 ; 3bit_counter:inst22|inst          ; 4bit_4reg_file:inst9|4bit_parallel_register:R1|inst8  ; Load                           ; Load        ; 1.000        ; -0.001     ; 1.045      ;
; -0.014 ; 3bit_counter:inst22|inst          ; 4bit_4reg_file:inst9|4bit_parallel_register:R1|inst6  ; Load                           ; Load        ; 1.000        ; -0.001     ; 1.045      ;
; -0.014 ; 3bit_counter:inst22|inst          ; 4bit_4reg_file:inst9|4bit_parallel_register:R1|inst   ; Load                           ; Load        ; 1.000        ; -0.001     ; 1.045      ;
; -0.012 ; 3bit_counter:inst22|inst          ; 4bit_4reg_file:inst9|4bit_parallel_register:R3|inst10 ; Load                           ; Load        ; 1.000        ; -0.001     ; 1.043      ;
; -0.012 ; 3bit_counter:inst22|inst          ; 4bit_4reg_file:inst9|4bit_parallel_register:R3|inst8  ; Load                           ; Load        ; 1.000        ; -0.001     ; 1.043      ;
; -0.012 ; 3bit_counter:inst22|inst          ; 4bit_4reg_file:inst9|4bit_parallel_register:R3|inst6  ; Load                           ; Load        ; 1.000        ; -0.001     ; 1.043      ;
; -0.012 ; 3bit_counter:inst22|inst          ; 4bit_4reg_file:inst9|4bit_parallel_register:R3|inst   ; Load                           ; Load        ; 1.000        ; -0.001     ; 1.043      ;
; 0.058  ; 3bit_counter:inst22|inst1         ; 4bit_4reg_file:inst9|4bit_parallel_register:R2|inst10 ; Load                           ; Load        ; 1.000        ; 0.000      ; 0.974      ;
; 0.058  ; 3bit_counter:inst22|inst1         ; 4bit_4reg_file:inst9|4bit_parallel_register:R2|inst8  ; Load                           ; Load        ; 1.000        ; 0.000      ; 0.974      ;
; 0.058  ; 3bit_counter:inst22|inst1         ; 4bit_4reg_file:inst9|4bit_parallel_register:R2|inst6  ; Load                           ; Load        ; 1.000        ; 0.000      ; 0.974      ;
; 0.058  ; 3bit_counter:inst22|inst1         ; 4bit_4reg_file:inst9|4bit_parallel_register:R2|inst   ; Load                           ; Load        ; 1.000        ; 0.000      ; 0.974      ;
; 0.111  ; 3bit_counter:inst22|inst          ; 4bit_4reg_file:inst9|4bit_parallel_register:R0|inst10 ; Load                           ; Load        ; 1.000        ; 0.000      ; 0.921      ;
; 0.111  ; 3bit_counter:inst22|inst          ; 4bit_4reg_file:inst9|4bit_parallel_register:R0|inst8  ; Load                           ; Load        ; 1.000        ; 0.000      ; 0.921      ;
; 0.111  ; 3bit_counter:inst22|inst          ; 4bit_4reg_file:inst9|4bit_parallel_register:R0|inst6  ; Load                           ; Load        ; 1.000        ; 0.000      ; 0.921      ;
; 0.111  ; 3bit_counter:inst22|inst          ; 4bit_4reg_file:inst9|4bit_parallel_register:R0|inst   ; Load                           ; Load        ; 1.000        ; 0.000      ; 0.921      ;
; 0.114  ; 3bit_counter:inst22|inst1         ; 4bit_4reg_file:inst9|4bit_parallel_register:R1|inst10 ; Load                           ; Load        ; 1.000        ; -0.001     ; 0.917      ;
; 0.114  ; 3bit_counter:inst22|inst1         ; 4bit_4reg_file:inst9|4bit_parallel_register:R1|inst8  ; Load                           ; Load        ; 1.000        ; -0.001     ; 0.917      ;
; 0.114  ; 3bit_counter:inst22|inst1         ; 4bit_4reg_file:inst9|4bit_parallel_register:R1|inst6  ; Load                           ; Load        ; 1.000        ; -0.001     ; 0.917      ;
; 0.114  ; 3bit_counter:inst22|inst1         ; 4bit_4reg_file:inst9|4bit_parallel_register:R1|inst   ; Load                           ; Load        ; 1.000        ; -0.001     ; 0.917      ;
; 0.118  ; 3bit_counter:inst22|inst1         ; 4bit_4reg_file:inst9|4bit_parallel_register:R3|inst10 ; Load                           ; Load        ; 1.000        ; -0.001     ; 0.913      ;
; 0.118  ; 3bit_counter:inst22|inst1         ; 4bit_4reg_file:inst9|4bit_parallel_register:R3|inst8  ; Load                           ; Load        ; 1.000        ; -0.001     ; 0.913      ;
; 0.118  ; 3bit_counter:inst22|inst1         ; 4bit_4reg_file:inst9|4bit_parallel_register:R3|inst6  ; Load                           ; Load        ; 1.000        ; -0.001     ; 0.913      ;
; 0.118  ; 3bit_counter:inst22|inst1         ; 4bit_4reg_file:inst9|4bit_parallel_register:R3|inst   ; Load                           ; Load        ; 1.000        ; -0.001     ; 0.913      ;
; 0.185  ; 3bit_counter:inst22|inst          ; 4bit_4reg_file:inst9|4bit_parallel_register:R2|inst10 ; Load                           ; Load        ; 1.000        ; 0.000      ; 0.847      ;
; 0.185  ; 3bit_counter:inst22|inst          ; 4bit_4reg_file:inst9|4bit_parallel_register:R2|inst8  ; Load                           ; Load        ; 1.000        ; 0.000      ; 0.847      ;
; 0.185  ; 3bit_counter:inst22|inst          ; 4bit_4reg_file:inst9|4bit_parallel_register:R2|inst6  ; Load                           ; Load        ; 1.000        ; 0.000      ; 0.847      ;
; 0.185  ; 3bit_counter:inst22|inst          ; 4bit_4reg_file:inst9|4bit_parallel_register:R2|inst   ; Load                           ; Load        ; 1.000        ; 0.000      ; 0.847      ;
; 0.206  ; state_machine:state_machine|inst1 ; state_machine:state_machine|inst4                     ; Load                           ; Load        ; 1.000        ; 0.000      ; 0.826      ;
; 0.225  ; state_machine:state_machine|inst3 ; state_machine:state_machine|inst4                     ; Load                           ; Load        ; 1.000        ; 0.000      ; 0.807      ;
; 0.246  ; state_machine:state_machine|inst1 ; state_machine:state_machine|inst2                     ; Load                           ; Load        ; 1.000        ; 0.000      ; 0.786      ;
; 0.254  ; state_machine:state_machine|inst2 ; state_machine:state_machine|inst4                     ; Load                           ; Load        ; 1.000        ; 0.000      ; 0.778      ;
; 0.327  ; state_machine:state_machine|inst2 ; state_machine:state_machine|inst2                     ; Load                           ; Load        ; 1.000        ; 0.000      ; 0.705      ;
; 0.340  ; state_machine:state_machine|inst1 ; 4bit_4reg_file:inst9|4bit_parallel_register:R3|inst   ; Load                           ; Load        ; 1.000        ; -0.001     ; 0.691      ;
; 0.344  ; state_machine:state_machine|inst3 ; state_machine:state_machine|inst3                     ; Load                           ; Load        ; 1.000        ; 0.000      ; 0.688      ;
; 0.344  ; state_machine:state_machine|inst1 ; 4bit_4reg_file:inst9|4bit_parallel_register:R1|inst   ; Load                           ; Load        ; 1.000        ; -0.001     ; 0.687      ;
; 0.350  ; state_machine:state_machine|inst2 ; 4bit_4reg_file:inst9|4bit_parallel_register:R2|inst6  ; Load                           ; Load        ; 1.000        ; 0.000      ; 0.682      ;
; 0.360  ; state_machine:state_machine|inst2 ; 4bit_4reg_file:inst9|4bit_parallel_register:R1|inst6  ; Load                           ; Load        ; 1.000        ; -0.001     ; 0.671      ;
; 0.360  ; state_machine:state_machine|inst2 ; 4bit_4reg_file:inst9|4bit_parallel_register:R3|inst6  ; Load                           ; Load        ; 1.000        ; -0.001     ; 0.671      ;
; 0.362  ; state_machine:state_machine|inst3 ; 4bit_4reg_file:inst9|4bit_parallel_register:R1|inst8  ; Load                           ; Load        ; 1.000        ; -0.001     ; 0.669      ;
; 0.362  ; state_machine:state_machine|inst3 ; 4bit_4reg_file:inst9|4bit_parallel_register:R3|inst8  ; Load                           ; Load        ; 1.000        ; -0.001     ; 0.669      ;
; 0.364  ; state_machine:state_machine|inst3 ; state_machine:state_machine|inst2                     ; Load                           ; Load        ; 1.000        ; 0.000      ; 0.668      ;
; 0.367  ; state_machine:state_machine|inst4 ; 4bit_4reg_file:inst9|4bit_parallel_register:R1|inst10 ; Load                           ; Load        ; 1.000        ; -0.001     ; 0.664      ;
; 0.369  ; state_machine:state_machine|inst4 ; 4bit_4reg_file:inst9|4bit_parallel_register:R3|inst10 ; Load                           ; Load        ; 1.000        ; -0.001     ; 0.662      ;
; 0.370  ; state_machine:state_machine|inst1 ; 4bit_4reg_file:inst9|4bit_parallel_register:R2|inst   ; Load                           ; Load        ; 1.000        ; 0.000      ; 0.662      ;
; 0.375  ; state_machine:state_machine|inst4 ; 4bit_4reg_file:inst9|4bit_parallel_register:R2|inst10 ; Load                           ; Load        ; 1.000        ; 0.000      ; 0.657      ;
; 0.439  ; 3bit_counter:inst22|inst          ; 3bit_counter:inst22|inst1                             ; Load                           ; Load        ; 1.000        ; 0.000      ; 0.593      ;
; 0.457  ; state_machine:state_machine|inst1 ; 4bit_4reg_file:inst9|4bit_parallel_register:R0|inst   ; Load                           ; Load        ; 1.000        ; 0.000      ; 0.575      ;
; 0.467  ; state_machine:state_machine|inst3 ; 4bit_4reg_file:inst9|4bit_parallel_register:R2|inst8  ; Load                           ; Load        ; 1.000        ; 0.000      ; 0.565      ;
; 0.494  ; state_machine:state_machine|inst4 ; state_machine:state_machine|inst3                     ; Load                           ; Load        ; 1.000        ; 0.000      ; 0.538      ;
; 0.501  ; state_machine:state_machine|inst1 ; state_machine:state_machine|inst3                     ; Load                           ; Load        ; 1.000        ; 0.000      ; 0.531      ;
; 0.524  ; state_machine:state_machine|inst2 ; 4bit_4reg_file:inst9|4bit_parallel_register:R0|inst6  ; Load                           ; Load        ; 1.000        ; 0.000      ; 0.508      ;
; 0.526  ; state_machine:state_machine|inst3 ; 4bit_4reg_file:inst9|4bit_parallel_register:R0|inst8  ; Load                           ; Load        ; 1.000        ; 0.000      ; 0.506      ;
; 0.538  ; state_machine:state_machine|inst4 ; 4bit_4reg_file:inst9|4bit_parallel_register:R0|inst10 ; Load                           ; Load        ; 1.000        ; 0.000      ; 0.494      ;
; 0.559  ; state_machine:state_machine|inst2 ; state_machine:state_machine|inst3                     ; Load                           ; Load        ; 1.000        ; 0.000      ; 0.473      ;
; 0.573  ; state_machine:state_machine|inst4 ; state_machine:state_machine|inst2                     ; Load                           ; Load        ; 1.000        ; 0.000      ; 0.459      ;
; 0.577  ; state_machine:state_machine|inst4 ; state_machine:state_machine|inst1                     ; Load                           ; Load        ; 1.000        ; 0.000      ; 0.455      ;
; 0.665  ; 3bit_counter:inst22|inst          ; 3bit_counter:inst22|inst                              ; Load                           ; Load        ; 1.000        ; 0.000      ; 0.367      ;
; 0.665  ; state_machine:state_machine|inst4 ; state_machine:state_machine|inst4                     ; Load                           ; Load        ; 1.000        ; 0.000      ; 0.367      ;
; 0.665  ; 3bit_counter:inst22|inst1         ; 3bit_counter:inst22|inst1                             ; Load                           ; Load        ; 1.000        ; 0.000      ; 0.367      ;
; 0.945  ; 3bit_counter:inst22|inst1         ; 4bit_4reg_file:inst9|4bit_parallel_register:R0|inst10 ; clock_generator:clock_in|inst7 ; Load        ; 0.500        ; 1.475      ; 1.062      ;
; 0.945  ; 3bit_counter:inst22|inst1         ; 4bit_4reg_file:inst9|4bit_parallel_register:R0|inst8  ; clock_generator:clock_in|inst7 ; Load        ; 0.500        ; 1.475      ; 1.062      ;
; 0.945  ; 3bit_counter:inst22|inst1         ; 4bit_4reg_file:inst9|4bit_parallel_register:R0|inst6  ; clock_generator:clock_in|inst7 ; Load        ; 0.500        ; 1.475      ; 1.062      ;
; 0.945  ; 3bit_counter:inst22|inst1         ; 4bit_4reg_file:inst9|4bit_parallel_register:R0|inst   ; clock_generator:clock_in|inst7 ; Load        ; 0.500        ; 1.475      ; 1.062      ;
; 0.961  ; 3bit_counter:inst22|inst          ; 4bit_4reg_file:inst9|4bit_parallel_register:R1|inst10 ; clock_generator:clock_in|inst7 ; Load        ; 0.500        ; 1.474      ; 1.045      ;
; 0.961  ; 3bit_counter:inst22|inst          ; 4bit_4reg_file:inst9|4bit_parallel_register:R1|inst8  ; clock_generator:clock_in|inst7 ; Load        ; 0.500        ; 1.474      ; 1.045      ;
; 0.961  ; 3bit_counter:inst22|inst          ; 4bit_4reg_file:inst9|4bit_parallel_register:R1|inst6  ; clock_generator:clock_in|inst7 ; Load        ; 0.500        ; 1.474      ; 1.045      ;
; 0.961  ; 3bit_counter:inst22|inst          ; 4bit_4reg_file:inst9|4bit_parallel_register:R1|inst   ; clock_generator:clock_in|inst7 ; Load        ; 0.500        ; 1.474      ; 1.045      ;
; 0.963  ; 3bit_counter:inst22|inst          ; 4bit_4reg_file:inst9|4bit_parallel_register:R3|inst10 ; clock_generator:clock_in|inst7 ; Load        ; 0.500        ; 1.474      ; 1.043      ;
; 0.963  ; 3bit_counter:inst22|inst          ; 4bit_4reg_file:inst9|4bit_parallel_register:R3|inst8  ; clock_generator:clock_in|inst7 ; Load        ; 0.500        ; 1.474      ; 1.043      ;
; 0.963  ; 3bit_counter:inst22|inst          ; 4bit_4reg_file:inst9|4bit_parallel_register:R3|inst6  ; clock_generator:clock_in|inst7 ; Load        ; 0.500        ; 1.474      ; 1.043      ;
; 0.963  ; 3bit_counter:inst22|inst          ; 4bit_4reg_file:inst9|4bit_parallel_register:R3|inst   ; clock_generator:clock_in|inst7 ; Load        ; 0.500        ; 1.474      ; 1.043      ;
; 1.003  ; 8bit_shift_register:inst|data7    ; state_machine:state_machine|inst3                     ; clock_generator:clock_in|inst7 ; Load        ; 0.500        ; 1.666      ; 1.195      ;
; 1.021  ; 8bit_shift_register:inst|data7    ; state_machine:state_machine|inst2                     ; clock_generator:clock_in|inst7 ; Load        ; 0.500        ; 1.666      ; 1.177      ;
; 1.033  ; 3bit_counter:inst22|inst1         ; 4bit_4reg_file:inst9|4bit_parallel_register:R2|inst10 ; clock_generator:clock_in|inst7 ; Load        ; 0.500        ; 1.475      ; 0.974      ;
; 1.033  ; 3bit_counter:inst22|inst1         ; 4bit_4reg_file:inst9|4bit_parallel_register:R2|inst8  ; clock_generator:clock_in|inst7 ; Load        ; 0.500        ; 1.475      ; 0.974      ;
; 1.033  ; 3bit_counter:inst22|inst1         ; 4bit_4reg_file:inst9|4bit_parallel_register:R2|inst6  ; clock_generator:clock_in|inst7 ; Load        ; 0.500        ; 1.475      ; 0.974      ;
; 1.033  ; 3bit_counter:inst22|inst1         ; 4bit_4reg_file:inst9|4bit_parallel_register:R2|inst   ; clock_generator:clock_in|inst7 ; Load        ; 0.500        ; 1.475      ; 0.974      ;
; 1.086  ; 3bit_counter:inst22|inst          ; 4bit_4reg_file:inst9|4bit_parallel_register:R0|inst10 ; clock_generator:clock_in|inst7 ; Load        ; 0.500        ; 1.475      ; 0.921      ;
; 1.086  ; 3bit_counter:inst22|inst          ; 4bit_4reg_file:inst9|4bit_parallel_register:R0|inst8  ; clock_generator:clock_in|inst7 ; Load        ; 0.500        ; 1.475      ; 0.921      ;
; 1.086  ; 3bit_counter:inst22|inst          ; 4bit_4reg_file:inst9|4bit_parallel_register:R0|inst6  ; clock_generator:clock_in|inst7 ; Load        ; 0.500        ; 1.475      ; 0.921      ;
; 1.086  ; 3bit_counter:inst22|inst          ; 4bit_4reg_file:inst9|4bit_parallel_register:R0|inst   ; clock_generator:clock_in|inst7 ; Load        ; 0.500        ; 1.475      ; 0.921      ;
; 1.089  ; 3bit_counter:inst22|inst1         ; 4bit_4reg_file:inst9|4bit_parallel_register:R1|inst10 ; clock_generator:clock_in|inst7 ; Load        ; 0.500        ; 1.474      ; 0.917      ;
; 1.089  ; 3bit_counter:inst22|inst1         ; 4bit_4reg_file:inst9|4bit_parallel_register:R1|inst8  ; clock_generator:clock_in|inst7 ; Load        ; 0.500        ; 1.474      ; 0.917      ;
; 1.089  ; 3bit_counter:inst22|inst1         ; 4bit_4reg_file:inst9|4bit_parallel_register:R1|inst6  ; clock_generator:clock_in|inst7 ; Load        ; 0.500        ; 1.474      ; 0.917      ;
; 1.089  ; 3bit_counter:inst22|inst1         ; 4bit_4reg_file:inst9|4bit_parallel_register:R1|inst   ; clock_generator:clock_in|inst7 ; Load        ; 0.500        ; 1.474      ; 0.917      ;
; 1.093  ; 3bit_counter:inst22|inst1         ; 4bit_4reg_file:inst9|4bit_parallel_register:R3|inst10 ; clock_generator:clock_in|inst7 ; Load        ; 0.500        ; 1.474      ; 0.913      ;
; 1.093  ; 3bit_counter:inst22|inst1         ; 4bit_4reg_file:inst9|4bit_parallel_register:R3|inst8  ; clock_generator:clock_in|inst7 ; Load        ; 0.500        ; 1.474      ; 0.913      ;
; 1.093  ; 3bit_counter:inst22|inst1         ; 4bit_4reg_file:inst9|4bit_parallel_register:R3|inst6  ; clock_generator:clock_in|inst7 ; Load        ; 0.500        ; 1.474      ; 0.913      ;
; 1.093  ; 3bit_counter:inst22|inst1         ; 4bit_4reg_file:inst9|4bit_parallel_register:R3|inst   ; clock_generator:clock_in|inst7 ; Load        ; 0.500        ; 1.474      ; 0.913      ;
; 1.128  ; 8bit_shift_register:inst|data7    ; state_machine:state_machine|inst1                     ; clock_generator:clock_in|inst7 ; Load        ; 0.500        ; 1.666      ; 1.070      ;
; 1.128  ; 8bit_shift_register:inst|data7    ; state_machine:state_machine|inst4                     ; clock_generator:clock_in|inst7 ; Load        ; 0.500        ; 1.666      ; 1.070      ;
; 1.160  ; 3bit_counter:inst22|inst          ; 4bit_4reg_file:inst9|4bit_parallel_register:R2|inst10 ; clock_generator:clock_in|inst7 ; Load        ; 0.500        ; 1.475      ; 0.847      ;
; 1.160  ; 3bit_counter:inst22|inst          ; 4bit_4reg_file:inst9|4bit_parallel_register:R2|inst8  ; clock_generator:clock_in|inst7 ; Load        ; 0.500        ; 1.475      ; 0.847      ;
; 1.160  ; 3bit_counter:inst22|inst          ; 4bit_4reg_file:inst9|4bit_parallel_register:R2|inst6  ; clock_generator:clock_in|inst7 ; Load        ; 0.500        ; 1.475      ; 0.847      ;
; 1.160  ; 3bit_counter:inst22|inst          ; 4bit_4reg_file:inst9|4bit_parallel_register:R2|inst   ; clock_generator:clock_in|inst7 ; Load        ; 0.500        ; 1.475      ; 0.847      ;
+--------+-----------------------------------+-------------------------------------------------------+--------------------------------+-------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Setup: 'clock_generator:clock_in|clock_divider_1024:inst101|inst10'                                                                                                                                                                                                                     ;
+-------+------------------------------------------------------------+------------------------------------------------------------+------------------------------------------------------------+------------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                  ; To Node                                                    ; Launch Clock                                               ; Latch Clock                                                ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------------------------------------------+------------------------------------------------------------+------------------------------------------------------------+------------------------------------------------------------+--------------+------------+------------+
; 0.183 ; clock_generator:clock_in|clock_divider_1024:inst102|inst1  ; clock_generator:clock_in|clock_divider_1024:inst102|inst10 ; clock_generator:clock_in|clock_divider_1024:inst101|inst10 ; clock_generator:clock_in|clock_divider_1024:inst101|inst10 ; 1.000        ; 0.000      ; 0.849      ;
; 0.199 ; clock_generator:clock_in|clock_divider_1024:inst102|inst2  ; clock_generator:clock_in|clock_divider_1024:inst102|inst10 ; clock_generator:clock_in|clock_divider_1024:inst101|inst10 ; clock_generator:clock_in|clock_divider_1024:inst101|inst10 ; 1.000        ; 0.000      ; 0.833      ;
; 0.210 ; clock_generator:clock_in|clock_divider_1024:inst102|inst5  ; clock_generator:clock_in|clock_divider_1024:inst102|inst9  ; clock_generator:clock_in|clock_divider_1024:inst101|inst10 ; clock_generator:clock_in|clock_divider_1024:inst101|inst10 ; 1.000        ; 0.000      ; 0.822      ;
; 0.246 ; clock_generator:clock_in|clock_divider_1024:inst102|inst4  ; clock_generator:clock_in|clock_divider_1024:inst102|inst10 ; clock_generator:clock_in|clock_divider_1024:inst101|inst10 ; clock_generator:clock_in|clock_divider_1024:inst101|inst10 ; 1.000        ; 0.000      ; 0.786      ;
; 0.287 ; clock_generator:clock_in|clock_divider_1024:inst102|inst7  ; clock_generator:clock_in|clock_divider_1024:inst102|inst9  ; clock_generator:clock_in|clock_divider_1024:inst101|inst10 ; clock_generator:clock_in|clock_divider_1024:inst101|inst10 ; 1.000        ; 0.000      ; 0.745      ;
; 0.290 ; clock_generator:clock_in|clock_divider_1024:inst102|inst7  ; clock_generator:clock_in|clock_divider_1024:inst102|inst8  ; clock_generator:clock_in|clock_divider_1024:inst101|inst10 ; clock_generator:clock_in|clock_divider_1024:inst101|inst10 ; 1.000        ; 0.000      ; 0.742      ;
; 0.299 ; clock_generator:clock_in|clock_divider_1024:inst102|inst1  ; clock_generator:clock_in|clock_divider_1024:inst102|inst6  ; clock_generator:clock_in|clock_divider_1024:inst101|inst10 ; clock_generator:clock_in|clock_divider_1024:inst101|inst10 ; 1.000        ; 0.000      ; 0.733      ;
; 0.299 ; clock_generator:clock_in|clock_divider_1024:inst102|inst1  ; clock_generator:clock_in|clock_divider_1024:inst102|inst7  ; clock_generator:clock_in|clock_divider_1024:inst101|inst10 ; clock_generator:clock_in|clock_divider_1024:inst101|inst10 ; 1.000        ; 0.000      ; 0.733      ;
; 0.301 ; clock_generator:clock_in|clock_divider_1024:inst102|inst1  ; clock_generator:clock_in|clock_divider_1024:inst102|inst9  ; clock_generator:clock_in|clock_divider_1024:inst101|inst10 ; clock_generator:clock_in|clock_divider_1024:inst101|inst10 ; 1.000        ; 0.000      ; 0.731      ;
; 0.303 ; clock_generator:clock_in|clock_divider_1024:inst102|inst1  ; clock_generator:clock_in|clock_divider_1024:inst102|inst5  ; clock_generator:clock_in|clock_divider_1024:inst101|inst10 ; clock_generator:clock_in|clock_divider_1024:inst101|inst10 ; 1.000        ; 0.000      ; 0.729      ;
; 0.304 ; clock_generator:clock_in|clock_divider_1024:inst102|inst1  ; clock_generator:clock_in|clock_divider_1024:inst102|inst8  ; clock_generator:clock_in|clock_divider_1024:inst101|inst10 ; clock_generator:clock_in|clock_divider_1024:inst101|inst10 ; 1.000        ; 0.000      ; 0.728      ;
; 0.311 ; clock_generator:clock_in|clock_divider_1024:inst102|inst6  ; clock_generator:clock_in|clock_divider_1024:inst102|inst10 ; clock_generator:clock_in|clock_divider_1024:inst101|inst10 ; clock_generator:clock_in|clock_divider_1024:inst101|inst10 ; 1.000        ; 0.000      ; 0.721      ;
; 0.314 ; clock_generator:clock_in|clock_divider_1024:inst102|inst6  ; clock_generator:clock_in|clock_divider_1024:inst102|inst9  ; clock_generator:clock_in|clock_divider_1024:inst101|inst10 ; clock_generator:clock_in|clock_divider_1024:inst101|inst10 ; 1.000        ; 0.000      ; 0.718      ;
; 0.315 ; clock_generator:clock_in|clock_divider_1024:inst102|inst2  ; clock_generator:clock_in|clock_divider_1024:inst102|inst6  ; clock_generator:clock_in|clock_divider_1024:inst101|inst10 ; clock_generator:clock_in|clock_divider_1024:inst101|inst10 ; 1.000        ; 0.000      ; 0.717      ;
; 0.315 ; clock_generator:clock_in|clock_divider_1024:inst102|inst2  ; clock_generator:clock_in|clock_divider_1024:inst102|inst7  ; clock_generator:clock_in|clock_divider_1024:inst101|inst10 ; clock_generator:clock_in|clock_divider_1024:inst101|inst10 ; 1.000        ; 0.000      ; 0.717      ;
; 0.316 ; clock_generator:clock_in|clock_divider_1024:inst102|inst6  ; clock_generator:clock_in|clock_divider_1024:inst102|inst8  ; clock_generator:clock_in|clock_divider_1024:inst101|inst10 ; clock_generator:clock_in|clock_divider_1024:inst101|inst10 ; 1.000        ; 0.000      ; 0.716      ;
; 0.317 ; clock_generator:clock_in|clock_divider_1024:inst102|inst3  ; clock_generator:clock_in|clock_divider_1024:inst102|inst10 ; clock_generator:clock_in|clock_divider_1024:inst101|inst10 ; clock_generator:clock_in|clock_divider_1024:inst101|inst10 ; 1.000        ; 0.000      ; 0.715      ;
; 0.317 ; clock_generator:clock_in|clock_divider_1024:inst102|inst2  ; clock_generator:clock_in|clock_divider_1024:inst102|inst9  ; clock_generator:clock_in|clock_divider_1024:inst101|inst10 ; clock_generator:clock_in|clock_divider_1024:inst101|inst10 ; 1.000        ; 0.000      ; 0.715      ;
; 0.319 ; clock_generator:clock_in|clock_divider_1024:inst102|inst2  ; clock_generator:clock_in|clock_divider_1024:inst102|inst5  ; clock_generator:clock_in|clock_divider_1024:inst101|inst10 ; clock_generator:clock_in|clock_divider_1024:inst101|inst10 ; 1.000        ; 0.000      ; 0.713      ;
; 0.320 ; clock_generator:clock_in|clock_divider_1024:inst102|inst2  ; clock_generator:clock_in|clock_divider_1024:inst102|inst8  ; clock_generator:clock_in|clock_divider_1024:inst101|inst10 ; clock_generator:clock_in|clock_divider_1024:inst101|inst10 ; 1.000        ; 0.000      ; 0.712      ;
; 0.325 ; clock_generator:clock_in|clock_divider_1024:inst102|inst7  ; clock_generator:clock_in|clock_divider_1024:inst102|inst10 ; clock_generator:clock_in|clock_divider_1024:inst101|inst10 ; clock_generator:clock_in|clock_divider_1024:inst101|inst10 ; 1.000        ; 0.000      ; 0.707      ;
; 0.362 ; clock_generator:clock_in|clock_divider_1024:inst102|inst4  ; clock_generator:clock_in|clock_divider_1024:inst102|inst6  ; clock_generator:clock_in|clock_divider_1024:inst101|inst10 ; clock_generator:clock_in|clock_divider_1024:inst101|inst10 ; 1.000        ; 0.000      ; 0.670      ;
; 0.362 ; clock_generator:clock_in|clock_divider_1024:inst102|inst4  ; clock_generator:clock_in|clock_divider_1024:inst102|inst7  ; clock_generator:clock_in|clock_divider_1024:inst101|inst10 ; clock_generator:clock_in|clock_divider_1024:inst101|inst10 ; 1.000        ; 0.000      ; 0.670      ;
; 0.364 ; clock_generator:clock_in|clock_divider_1024:inst102|inst4  ; clock_generator:clock_in|clock_divider_1024:inst102|inst9  ; clock_generator:clock_in|clock_divider_1024:inst101|inst10 ; clock_generator:clock_in|clock_divider_1024:inst101|inst10 ; 1.000        ; 0.000      ; 0.668      ;
; 0.366 ; clock_generator:clock_in|clock_divider_1024:inst102|inst4  ; clock_generator:clock_in|clock_divider_1024:inst102|inst5  ; clock_generator:clock_in|clock_divider_1024:inst101|inst10 ; clock_generator:clock_in|clock_divider_1024:inst101|inst10 ; 1.000        ; 0.000      ; 0.666      ;
; 0.367 ; clock_generator:clock_in|clock_divider_1024:inst102|inst4  ; clock_generator:clock_in|clock_divider_1024:inst102|inst8  ; clock_generator:clock_in|clock_divider_1024:inst101|inst10 ; clock_generator:clock_in|clock_divider_1024:inst101|inst10 ; 1.000        ; 0.000      ; 0.665      ;
; 0.400 ; clock_generator:clock_in|clock_divider_1024:inst102|inst9  ; clock_generator:clock_in|clock_divider_1024:inst102|inst10 ; clock_generator:clock_in|clock_divider_1024:inst101|inst10 ; clock_generator:clock_in|clock_divider_1024:inst101|inst10 ; 1.000        ; 0.000      ; 0.632      ;
; 0.414 ; clock_generator:clock_in|clock_divider_1024:inst102|inst5  ; clock_generator:clock_in|clock_divider_1024:inst102|inst10 ; clock_generator:clock_in|clock_divider_1024:inst101|inst10 ; clock_generator:clock_in|clock_divider_1024:inst101|inst10 ; 1.000        ; 0.000      ; 0.618      ;
; 0.433 ; clock_generator:clock_in|clock_divider_1024:inst102|inst5  ; clock_generator:clock_in|clock_divider_1024:inst102|inst8  ; clock_generator:clock_in|clock_divider_1024:inst101|inst10 ; clock_generator:clock_in|clock_divider_1024:inst101|inst10 ; 1.000        ; 0.000      ; 0.599      ;
; 0.433 ; clock_generator:clock_in|clock_divider_1024:inst102|inst5  ; clock_generator:clock_in|clock_divider_1024:inst102|inst6  ; clock_generator:clock_in|clock_divider_1024:inst101|inst10 ; clock_generator:clock_in|clock_divider_1024:inst101|inst10 ; 1.000        ; 0.000      ; 0.599      ;
; 0.433 ; clock_generator:clock_in|clock_divider_1024:inst102|inst3  ; clock_generator:clock_in|clock_divider_1024:inst102|inst6  ; clock_generator:clock_in|clock_divider_1024:inst101|inst10 ; clock_generator:clock_in|clock_divider_1024:inst101|inst10 ; 1.000        ; 0.000      ; 0.599      ;
; 0.433 ; clock_generator:clock_in|clock_divider_1024:inst102|inst3  ; clock_generator:clock_in|clock_divider_1024:inst102|inst7  ; clock_generator:clock_in|clock_divider_1024:inst101|inst10 ; clock_generator:clock_in|clock_divider_1024:inst101|inst10 ; 1.000        ; 0.000      ; 0.599      ;
; 0.435 ; clock_generator:clock_in|clock_divider_1024:inst102|inst3  ; clock_generator:clock_in|clock_divider_1024:inst102|inst9  ; clock_generator:clock_in|clock_divider_1024:inst101|inst10 ; clock_generator:clock_in|clock_divider_1024:inst101|inst10 ; 1.000        ; 0.000      ; 0.597      ;
; 0.437 ; clock_generator:clock_in|clock_divider_1024:inst102|inst3  ; clock_generator:clock_in|clock_divider_1024:inst102|inst5  ; clock_generator:clock_in|clock_divider_1024:inst101|inst10 ; clock_generator:clock_in|clock_divider_1024:inst101|inst10 ; 1.000        ; 0.000      ; 0.595      ;
; 0.438 ; clock_generator:clock_in|clock_divider_1024:inst102|inst3  ; clock_generator:clock_in|clock_divider_1024:inst102|inst8  ; clock_generator:clock_in|clock_divider_1024:inst101|inst10 ; clock_generator:clock_in|clock_divider_1024:inst101|inst10 ; 1.000        ; 0.000      ; 0.594      ;
; 0.497 ; clock_generator:clock_in|clock_divider_1024:inst102|inst5  ; clock_generator:clock_in|clock_divider_1024:inst102|inst7  ; clock_generator:clock_in|clock_divider_1024:inst101|inst10 ; clock_generator:clock_in|clock_divider_1024:inst101|inst10 ; 1.000        ; 0.000      ; 0.535      ;
; 0.500 ; clock_generator:clock_in|clock_divider_1024:inst102|inst8  ; clock_generator:clock_in|clock_divider_1024:inst102|inst10 ; clock_generator:clock_in|clock_divider_1024:inst101|inst10 ; clock_generator:clock_in|clock_divider_1024:inst101|inst10 ; 1.000        ; 0.000      ; 0.532      ;
; 0.500 ; clock_generator:clock_in|clock_divider_1024:inst102|inst8  ; clock_generator:clock_in|clock_divider_1024:inst102|inst9  ; clock_generator:clock_in|clock_divider_1024:inst101|inst10 ; clock_generator:clock_in|clock_divider_1024:inst101|inst10 ; 1.000        ; 0.000      ; 0.532      ;
; 0.500 ; clock_generator:clock_in|clock_divider_1024:inst102|inst6  ; clock_generator:clock_in|clock_divider_1024:inst102|inst7  ; clock_generator:clock_in|clock_divider_1024:inst101|inst10 ; clock_generator:clock_in|clock_divider_1024:inst101|inst10 ; 1.000        ; 0.000      ; 0.532      ;
; 0.502 ; clock_generator:clock_in|clock_divider_1024:inst102|inst1  ; clock_generator:clock_in|clock_divider_1024:inst102|inst4  ; clock_generator:clock_in|clock_divider_1024:inst101|inst10 ; clock_generator:clock_in|clock_divider_1024:inst101|inst10 ; 1.000        ; 0.000      ; 0.530      ;
; 0.512 ; clock_generator:clock_in|clock_divider_1024:inst102|inst2  ; clock_generator:clock_in|clock_divider_1024:inst102|inst3  ; clock_generator:clock_in|clock_divider_1024:inst101|inst10 ; clock_generator:clock_in|clock_divider_1024:inst101|inst10 ; 1.000        ; 0.000      ; 0.520      ;
; 0.515 ; clock_generator:clock_in|clock_divider_1024:inst102|inst2  ; clock_generator:clock_in|clock_divider_1024:inst102|inst4  ; clock_generator:clock_in|clock_divider_1024:inst101|inst10 ; clock_generator:clock_in|clock_divider_1024:inst101|inst10 ; 1.000        ; 0.000      ; 0.517      ;
; 0.553 ; clock_generator:clock_in|clock_divider_1024:inst102|inst1  ; clock_generator:clock_in|clock_divider_1024:inst102|inst3  ; clock_generator:clock_in|clock_divider_1024:inst101|inst10 ; clock_generator:clock_in|clock_divider_1024:inst101|inst10 ; 1.000        ; 0.000      ; 0.479      ;
; 0.555 ; clock_generator:clock_in|clock_divider_1024:inst102|inst1  ; clock_generator:clock_in|clock_divider_1024:inst102|inst2  ; clock_generator:clock_in|clock_divider_1024:inst101|inst10 ; clock_generator:clock_in|clock_divider_1024:inst101|inst10 ; 1.000        ; 0.000      ; 0.477      ;
; 0.626 ; clock_generator:clock_in|clock_divider_1024:inst102|inst3  ; clock_generator:clock_in|clock_divider_1024:inst102|inst4  ; clock_generator:clock_in|clock_divider_1024:inst101|inst10 ; clock_generator:clock_in|clock_divider_1024:inst101|inst10 ; 1.000        ; 0.000      ; 0.406      ;
; 0.665 ; clock_generator:clock_in|clock_divider_1024:inst102|inst1  ; clock_generator:clock_in|clock_divider_1024:inst102|inst1  ; clock_generator:clock_in|clock_divider_1024:inst101|inst10 ; clock_generator:clock_in|clock_divider_1024:inst101|inst10 ; 1.000        ; 0.000      ; 0.367      ;
; 0.665 ; clock_generator:clock_in|clock_divider_1024:inst102|inst9  ; clock_generator:clock_in|clock_divider_1024:inst102|inst9  ; clock_generator:clock_in|clock_divider_1024:inst101|inst10 ; clock_generator:clock_in|clock_divider_1024:inst101|inst10 ; 1.000        ; 0.000      ; 0.367      ;
; 0.665 ; clock_generator:clock_in|clock_divider_1024:inst102|inst8  ; clock_generator:clock_in|clock_divider_1024:inst102|inst8  ; clock_generator:clock_in|clock_divider_1024:inst101|inst10 ; clock_generator:clock_in|clock_divider_1024:inst101|inst10 ; 1.000        ; 0.000      ; 0.367      ;
; 0.665 ; clock_generator:clock_in|clock_divider_1024:inst102|inst6  ; clock_generator:clock_in|clock_divider_1024:inst102|inst6  ; clock_generator:clock_in|clock_divider_1024:inst101|inst10 ; clock_generator:clock_in|clock_divider_1024:inst101|inst10 ; 1.000        ; 0.000      ; 0.367      ;
; 0.665 ; clock_generator:clock_in|clock_divider_1024:inst102|inst7  ; clock_generator:clock_in|clock_divider_1024:inst102|inst7  ; clock_generator:clock_in|clock_divider_1024:inst101|inst10 ; clock_generator:clock_in|clock_divider_1024:inst101|inst10 ; 1.000        ; 0.000      ; 0.367      ;
; 0.665 ; clock_generator:clock_in|clock_divider_1024:inst102|inst5  ; clock_generator:clock_in|clock_divider_1024:inst102|inst5  ; clock_generator:clock_in|clock_divider_1024:inst101|inst10 ; clock_generator:clock_in|clock_divider_1024:inst101|inst10 ; 1.000        ; 0.000      ; 0.367      ;
; 0.665 ; clock_generator:clock_in|clock_divider_1024:inst102|inst4  ; clock_generator:clock_in|clock_divider_1024:inst102|inst4  ; clock_generator:clock_in|clock_divider_1024:inst101|inst10 ; clock_generator:clock_in|clock_divider_1024:inst101|inst10 ; 1.000        ; 0.000      ; 0.367      ;
; 0.665 ; clock_generator:clock_in|clock_divider_1024:inst102|inst3  ; clock_generator:clock_in|clock_divider_1024:inst102|inst3  ; clock_generator:clock_in|clock_divider_1024:inst101|inst10 ; clock_generator:clock_in|clock_divider_1024:inst101|inst10 ; 1.000        ; 0.000      ; 0.367      ;
; 0.665 ; clock_generator:clock_in|clock_divider_1024:inst102|inst2  ; clock_generator:clock_in|clock_divider_1024:inst102|inst2  ; clock_generator:clock_in|clock_divider_1024:inst101|inst10 ; clock_generator:clock_in|clock_divider_1024:inst101|inst10 ; 1.000        ; 0.000      ; 0.367      ;
; 1.682 ; clock_generator:clock_in|clock_divider_1024:inst102|inst10 ; clock_generator:clock_in|clock_divider_1024:inst102|inst10 ; clock_generator:clock_in|clock_divider_1024:inst102|inst10 ; clock_generator:clock_in|clock_divider_1024:inst101|inst10 ; 0.500        ; 1.376      ; 0.367      ;
; 2.182 ; clock_generator:clock_in|clock_divider_1024:inst102|inst10 ; clock_generator:clock_in|clock_divider_1024:inst102|inst10 ; clock_generator:clock_in|clock_divider_1024:inst102|inst10 ; clock_generator:clock_in|clock_divider_1024:inst101|inst10 ; 1.000        ; 1.376      ; 0.367      ;
+-------+------------------------------------------------------------+------------------------------------------------------------+------------------------------------------------------------+------------------------------------------------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Setup: 'Clock'                                                                                                                                                                                                                           ;
+-------+------------------------------------------------------------+------------------------------------------------------------+------------------------------------------------------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                  ; To Node                                                    ; Launch Clock                                               ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------------------------------------------+------------------------------------------------------------+------------------------------------------------------------+-------------+--------------+------------+------------+
; 0.216 ; clock_generator:clock_in|clock_divider_1024:inst101|inst9  ; clock_generator:clock_in|clock_divider_1024:inst101|inst10 ; Clock                                                      ; Clock       ; 1.000        ; 0.000      ; 0.816      ;
; 0.219 ; clock_generator:clock_in|clock_divider_1024:inst101|inst7  ; clock_generator:clock_in|clock_divider_1024:inst101|inst9  ; Clock                                                      ; Clock       ; 1.000        ; 0.000      ; 0.813      ;
; 0.231 ; clock_generator:clock_in|clock_divider_1024:inst101|inst7  ; clock_generator:clock_in|clock_divider_1024:inst101|inst10 ; Clock                                                      ; Clock       ; 1.000        ; 0.000      ; 0.801      ;
; 0.243 ; clock_generator:clock_in|clock_divider_1024:inst101|inst4  ; clock_generator:clock_in|clock_divider_1024:inst101|inst7  ; Clock                                                      ; Clock       ; 1.000        ; 0.000      ; 0.789      ;
; 0.243 ; clock_generator:clock_in|clock_divider_1024:inst101|inst4  ; clock_generator:clock_in|clock_divider_1024:inst101|inst8  ; Clock                                                      ; Clock       ; 1.000        ; 0.000      ; 0.789      ;
; 0.247 ; clock_generator:clock_in|clock_divider_1024:inst101|inst4  ; clock_generator:clock_in|clock_divider_1024:inst101|inst10 ; Clock                                                      ; Clock       ; 1.000        ; 0.000      ; 0.785      ;
; 0.249 ; clock_generator:clock_in|clock_divider_1024:inst101|inst4  ; clock_generator:clock_in|clock_divider_1024:inst101|inst5  ; Clock                                                      ; Clock       ; 1.000        ; 0.000      ; 0.783      ;
; 0.249 ; clock_generator:clock_in|clock_divider_1024:inst101|inst4  ; clock_generator:clock_in|clock_divider_1024:inst101|inst6  ; Clock                                                      ; Clock       ; 1.000        ; 0.000      ; 0.783      ;
; 0.249 ; clock_generator:clock_in|clock_divider_1024:inst101|inst4  ; clock_generator:clock_in|clock_divider_1024:inst101|inst9  ; Clock                                                      ; Clock       ; 1.000        ; 0.000      ; 0.783      ;
; 0.266 ; clock_generator:clock_in|clock_divider_1024:inst101|inst5  ; clock_generator:clock_in|clock_divider_1024:inst101|inst9  ; Clock                                                      ; Clock       ; 1.000        ; 0.000      ; 0.766      ;
; 0.286 ; clock_generator:clock_in|clock_divider_1024:inst101|inst5  ; clock_generator:clock_in|clock_divider_1024:inst101|inst10 ; Clock                                                      ; Clock       ; 1.000        ; 0.000      ; 0.746      ;
; 0.295 ; clock_generator:clock_in|clock_divider_1024:inst101|inst6  ; clock_generator:clock_in|clock_divider_1024:inst101|inst9  ; Clock                                                      ; Clock       ; 1.000        ; 0.000      ; 0.737      ;
; 0.298 ; clock_generator:clock_in|clock_divider_1024:inst101|inst7  ; clock_generator:clock_in|clock_divider_1024:inst101|inst8  ; Clock                                                      ; Clock       ; 1.000        ; 0.000      ; 0.734      ;
; 0.314 ; clock_generator:clock_in|clock_divider_1024:inst101|inst6  ; clock_generator:clock_in|clock_divider_1024:inst101|inst10 ; Clock                                                      ; Clock       ; 1.000        ; 0.000      ; 0.718      ;
; 0.314 ; clock_generator:clock_in|clock_divider_1024:inst101|inst1  ; clock_generator:clock_in|clock_divider_1024:inst101|inst7  ; Clock                                                      ; Clock       ; 1.000        ; 0.000      ; 0.718      ;
; 0.314 ; clock_generator:clock_in|clock_divider_1024:inst101|inst1  ; clock_generator:clock_in|clock_divider_1024:inst101|inst8  ; Clock                                                      ; Clock       ; 1.000        ; 0.000      ; 0.718      ;
; 0.315 ; clock_generator:clock_in|clock_divider_1024:inst101|inst6  ; clock_generator:clock_in|clock_divider_1024:inst101|inst8  ; Clock                                                      ; Clock       ; 1.000        ; 0.000      ; 0.717      ;
; 0.318 ; clock_generator:clock_in|clock_divider_1024:inst101|inst1  ; clock_generator:clock_in|clock_divider_1024:inst101|inst10 ; Clock                                                      ; Clock       ; 1.000        ; 0.000      ; 0.714      ;
; 0.320 ; clock_generator:clock_in|clock_divider_1024:inst101|inst1  ; clock_generator:clock_in|clock_divider_1024:inst101|inst5  ; Clock                                                      ; Clock       ; 1.000        ; 0.000      ; 0.712      ;
; 0.320 ; clock_generator:clock_in|clock_divider_1024:inst101|inst1  ; clock_generator:clock_in|clock_divider_1024:inst101|inst6  ; Clock                                                      ; Clock       ; 1.000        ; 0.000      ; 0.712      ;
; 0.320 ; clock_generator:clock_in|clock_divider_1024:inst101|inst1  ; clock_generator:clock_in|clock_divider_1024:inst101|inst9  ; Clock                                                      ; Clock       ; 1.000        ; 0.000      ; 0.712      ;
; 0.354 ; clock_generator:clock_in|clock_divider_1024:inst101|inst2  ; clock_generator:clock_in|clock_divider_1024:inst101|inst7  ; Clock                                                      ; Clock       ; 1.000        ; 0.000      ; 0.678      ;
; 0.354 ; clock_generator:clock_in|clock_divider_1024:inst101|inst2  ; clock_generator:clock_in|clock_divider_1024:inst101|inst8  ; Clock                                                      ; Clock       ; 1.000        ; 0.000      ; 0.678      ;
; 0.358 ; clock_generator:clock_in|clock_divider_1024:inst101|inst2  ; clock_generator:clock_in|clock_divider_1024:inst101|inst10 ; Clock                                                      ; Clock       ; 1.000        ; 0.000      ; 0.674      ;
; 0.360 ; clock_generator:clock_in|clock_divider_1024:inst101|inst2  ; clock_generator:clock_in|clock_divider_1024:inst101|inst5  ; Clock                                                      ; Clock       ; 1.000        ; 0.000      ; 0.672      ;
; 0.360 ; clock_generator:clock_in|clock_divider_1024:inst101|inst2  ; clock_generator:clock_in|clock_divider_1024:inst101|inst6  ; Clock                                                      ; Clock       ; 1.000        ; 0.000      ; 0.672      ;
; 0.360 ; clock_generator:clock_in|clock_divider_1024:inst101|inst2  ; clock_generator:clock_in|clock_divider_1024:inst101|inst9  ; Clock                                                      ; Clock       ; 1.000        ; 0.000      ; 0.672      ;
; 0.440 ; clock_generator:clock_in|clock_divider_1024:inst101|inst3  ; clock_generator:clock_in|clock_divider_1024:inst101|inst7  ; Clock                                                      ; Clock       ; 1.000        ; 0.000      ; 0.592      ;
; 0.440 ; clock_generator:clock_in|clock_divider_1024:inst101|inst3  ; clock_generator:clock_in|clock_divider_1024:inst101|inst8  ; Clock                                                      ; Clock       ; 1.000        ; 0.000      ; 0.592      ;
; 0.442 ; clock_generator:clock_in|clock_divider_1024:inst101|inst8  ; clock_generator:clock_in|clock_divider_1024:inst101|inst9  ; Clock                                                      ; Clock       ; 1.000        ; 0.000      ; 0.590      ;
; 0.443 ; clock_generator:clock_in|clock_divider_1024:inst101|inst3  ; clock_generator:clock_in|clock_divider_1024:inst101|inst4  ; Clock                                                      ; Clock       ; 1.000        ; 0.000      ; 0.589      ;
; 0.444 ; clock_generator:clock_in|clock_divider_1024:inst101|inst3  ; clock_generator:clock_in|clock_divider_1024:inst101|inst10 ; Clock                                                      ; Clock       ; 1.000        ; 0.000      ; 0.588      ;
; 0.444 ; clock_generator:clock_in|clock_divider_1024:inst101|inst5  ; clock_generator:clock_in|clock_divider_1024:inst101|inst6  ; Clock                                                      ; Clock       ; 1.000        ; 0.000      ; 0.588      ;
; 0.446 ; clock_generator:clock_in|clock_divider_1024:inst101|inst3  ; clock_generator:clock_in|clock_divider_1024:inst101|inst5  ; Clock                                                      ; Clock       ; 1.000        ; 0.000      ; 0.586      ;
; 0.446 ; clock_generator:clock_in|clock_divider_1024:inst101|inst3  ; clock_generator:clock_in|clock_divider_1024:inst101|inst6  ; Clock                                                      ; Clock       ; 1.000        ; 0.000      ; 0.586      ;
; 0.446 ; clock_generator:clock_in|clock_divider_1024:inst101|inst3  ; clock_generator:clock_in|clock_divider_1024:inst101|inst9  ; Clock                                                      ; Clock       ; 1.000        ; 0.000      ; 0.586      ;
; 0.484 ; clock_generator:clock_in|clock_divider_1024:inst101|inst5  ; clock_generator:clock_in|clock_divider_1024:inst101|inst7  ; Clock                                                      ; Clock       ; 1.000        ; 0.000      ; 0.548      ;
; 0.484 ; clock_generator:clock_in|clock_divider_1024:inst101|inst5  ; clock_generator:clock_in|clock_divider_1024:inst101|inst8  ; Clock                                                      ; Clock       ; 1.000        ; 0.000      ; 0.548      ;
; 0.489 ; clock_generator:clock_in|clock_divider_1024:inst101|inst2  ; clock_generator:clock_in|clock_divider_1024:inst101|inst3  ; Clock                                                      ; Clock       ; 1.000        ; 0.000      ; 0.543      ;
; 0.489 ; clock_generator:clock_in|clock_divider_1024:inst101|inst2  ; clock_generator:clock_in|clock_divider_1024:inst101|inst4  ; Clock                                                      ; Clock       ; 1.000        ; 0.000      ; 0.543      ;
; 0.494 ; clock_generator:clock_in|clock_divider_1024:inst101|inst6  ; clock_generator:clock_in|clock_divider_1024:inst101|inst7  ; Clock                                                      ; Clock       ; 1.000        ; 0.000      ; 0.538      ;
; 0.506 ; clock_generator:clock_in|clock_divider_1024:inst101|inst8  ; clock_generator:clock_in|clock_divider_1024:inst101|inst10 ; Clock                                                      ; Clock       ; 1.000        ; 0.000      ; 0.526      ;
; 0.545 ; clock_generator:clock_in|clock_divider_1024:inst101|inst1  ; clock_generator:clock_in|clock_divider_1024:inst101|inst2  ; Clock                                                      ; Clock       ; 1.000        ; 0.000      ; 0.487      ;
; 0.548 ; clock_generator:clock_in|clock_divider_1024:inst101|inst1  ; clock_generator:clock_in|clock_divider_1024:inst101|inst4  ; Clock                                                      ; Clock       ; 1.000        ; 0.000      ; 0.484      ;
; 0.548 ; clock_generator:clock_in|clock_divider_1024:inst101|inst1  ; clock_generator:clock_in|clock_divider_1024:inst101|inst3  ; Clock                                                      ; Clock       ; 1.000        ; 0.000      ; 0.484      ;
; 0.665 ; clock_generator:clock_in|clock_divider_1024:inst101|inst1  ; clock_generator:clock_in|clock_divider_1024:inst101|inst1  ; Clock                                                      ; Clock       ; 1.000        ; 0.000      ; 0.367      ;
; 0.665 ; clock_generator:clock_in|clock_divider_1024:inst101|inst9  ; clock_generator:clock_in|clock_divider_1024:inst101|inst9  ; Clock                                                      ; Clock       ; 1.000        ; 0.000      ; 0.367      ;
; 0.665 ; clock_generator:clock_in|clock_divider_1024:inst101|inst7  ; clock_generator:clock_in|clock_divider_1024:inst101|inst7  ; Clock                                                      ; Clock       ; 1.000        ; 0.000      ; 0.367      ;
; 0.665 ; clock_generator:clock_in|clock_divider_1024:inst101|inst8  ; clock_generator:clock_in|clock_divider_1024:inst101|inst8  ; Clock                                                      ; Clock       ; 1.000        ; 0.000      ; 0.367      ;
; 0.665 ; clock_generator:clock_in|clock_divider_1024:inst101|inst5  ; clock_generator:clock_in|clock_divider_1024:inst101|inst5  ; Clock                                                      ; Clock       ; 1.000        ; 0.000      ; 0.367      ;
; 0.665 ; clock_generator:clock_in|clock_divider_1024:inst101|inst6  ; clock_generator:clock_in|clock_divider_1024:inst101|inst6  ; Clock                                                      ; Clock       ; 1.000        ; 0.000      ; 0.367      ;
; 0.665 ; clock_generator:clock_in|clock_divider_1024:inst101|inst4  ; clock_generator:clock_in|clock_divider_1024:inst101|inst4  ; Clock                                                      ; Clock       ; 1.000        ; 0.000      ; 0.367      ;
; 0.665 ; clock_generator:clock_in|clock_divider_1024:inst101|inst3  ; clock_generator:clock_in|clock_divider_1024:inst101|inst3  ; Clock                                                      ; Clock       ; 1.000        ; 0.000      ; 0.367      ;
; 0.665 ; clock_generator:clock_in|clock_divider_1024:inst101|inst2  ; clock_generator:clock_in|clock_divider_1024:inst101|inst2  ; Clock                                                      ; Clock       ; 1.000        ; 0.000      ; 0.367      ;
; 1.960 ; clock_generator:clock_in|clock_divider_1024:inst101|inst10 ; clock_generator:clock_in|clock_divider_1024:inst101|inst10 ; clock_generator:clock_in|clock_divider_1024:inst101|inst10 ; Clock       ; 0.500        ; 1.654      ; 0.367      ;
; 2.460 ; clock_generator:clock_in|clock_divider_1024:inst101|inst10 ; clock_generator:clock_in|clock_divider_1024:inst101|inst10 ; clock_generator:clock_in|clock_divider_1024:inst101|inst10 ; Clock       ; 1.000        ; 1.654      ; 0.367      ;
+-------+------------------------------------------------------------+------------------------------------------------------------+------------------------------------------------------------+-------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Setup: 'clock_generator:clock_in|clock_divider_1024:inst102|inst10'                                                                                                                                                             ;
+-------+--------------------------------+--------------------------------+------------------------------------------------------------+------------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                      ; To Node                        ; Launch Clock                                               ; Latch Clock                                                ; Relationship ; Clock Skew ; Data Delay ;
+-------+--------------------------------+--------------------------------+------------------------------------------------------------+------------------------------------------------------------+--------------+------------+------------+
; 0.328 ; clock_generator:clock_in|inst1 ; clock_generator:clock_in|inst6 ; clock_generator:clock_in|clock_divider_1024:inst102|inst10 ; clock_generator:clock_in|clock_divider_1024:inst102|inst10 ; 1.000        ; 0.000      ; 0.704      ;
; 0.329 ; clock_generator:clock_in|inst1 ; clock_generator:clock_in|inst7 ; clock_generator:clock_in|clock_divider_1024:inst102|inst10 ; clock_generator:clock_in|clock_divider_1024:inst102|inst10 ; 1.000        ; 0.000      ; 0.703      ;
; 0.334 ; clock_generator:clock_in|inst1 ; clock_generator:clock_in|inst5 ; clock_generator:clock_in|clock_divider_1024:inst102|inst10 ; clock_generator:clock_in|clock_divider_1024:inst102|inst10 ; 1.000        ; 0.000      ; 0.698      ;
; 0.340 ; clock_generator:clock_in|inst2 ; clock_generator:clock_in|inst6 ; clock_generator:clock_in|clock_divider_1024:inst102|inst10 ; clock_generator:clock_in|clock_divider_1024:inst102|inst10 ; 1.000        ; 0.000      ; 0.692      ;
; 0.341 ; clock_generator:clock_in|inst2 ; clock_generator:clock_in|inst7 ; clock_generator:clock_in|clock_divider_1024:inst102|inst10 ; clock_generator:clock_in|clock_divider_1024:inst102|inst10 ; 1.000        ; 0.000      ; 0.691      ;
; 0.346 ; clock_generator:clock_in|inst2 ; clock_generator:clock_in|inst5 ; clock_generator:clock_in|clock_divider_1024:inst102|inst10 ; clock_generator:clock_in|clock_divider_1024:inst102|inst10 ; 1.000        ; 0.000      ; 0.686      ;
; 0.392 ; clock_generator:clock_in|inst3 ; clock_generator:clock_in|inst6 ; clock_generator:clock_in|clock_divider_1024:inst102|inst10 ; clock_generator:clock_in|clock_divider_1024:inst102|inst10 ; 1.000        ; 0.000      ; 0.640      ;
; 0.393 ; clock_generator:clock_in|inst3 ; clock_generator:clock_in|inst7 ; clock_generator:clock_in|clock_divider_1024:inst102|inst10 ; clock_generator:clock_in|clock_divider_1024:inst102|inst10 ; 1.000        ; 0.000      ; 0.639      ;
; 0.398 ; clock_generator:clock_in|inst3 ; clock_generator:clock_in|inst5 ; clock_generator:clock_in|clock_divider_1024:inst102|inst10 ; clock_generator:clock_in|clock_divider_1024:inst102|inst10 ; 1.000        ; 0.000      ; 0.634      ;
; 0.425 ; clock_generator:clock_in|inst3 ; clock_generator:clock_in|inst4 ; clock_generator:clock_in|clock_divider_1024:inst102|inst10 ; clock_generator:clock_in|clock_divider_1024:inst102|inst10 ; 1.000        ; 0.000      ; 0.607      ;
; 0.470 ; clock_generator:clock_in|inst4 ; clock_generator:clock_in|inst6 ; clock_generator:clock_in|clock_divider_1024:inst102|inst10 ; clock_generator:clock_in|clock_divider_1024:inst102|inst10 ; 1.000        ; 0.000      ; 0.562      ;
; 0.471 ; clock_generator:clock_in|inst4 ; clock_generator:clock_in|inst7 ; clock_generator:clock_in|clock_divider_1024:inst102|inst10 ; clock_generator:clock_in|clock_divider_1024:inst102|inst10 ; 1.000        ; 0.000      ; 0.561      ;
; 0.476 ; clock_generator:clock_in|inst4 ; clock_generator:clock_in|inst5 ; clock_generator:clock_in|clock_divider_1024:inst102|inst10 ; clock_generator:clock_in|clock_divider_1024:inst102|inst10 ; 1.000        ; 0.000      ; 0.556      ;
; 0.512 ; clock_generator:clock_in|inst6 ; clock_generator:clock_in|inst7 ; clock_generator:clock_in|clock_divider_1024:inst102|inst10 ; clock_generator:clock_in|clock_divider_1024:inst102|inst10 ; 1.000        ; 0.000      ; 0.520      ;
; 0.515 ; clock_generator:clock_in|inst5 ; clock_generator:clock_in|inst6 ; clock_generator:clock_in|clock_divider_1024:inst102|inst10 ; clock_generator:clock_in|clock_divider_1024:inst102|inst10 ; 1.000        ; 0.000      ; 0.517      ;
; 0.515 ; clock_generator:clock_in|inst5 ; clock_generator:clock_in|inst7 ; clock_generator:clock_in|clock_divider_1024:inst102|inst10 ; clock_generator:clock_in|clock_divider_1024:inst102|inst10 ; 1.000        ; 0.000      ; 0.517      ;
; 0.515 ; clock_generator:clock_in|inst2 ; clock_generator:clock_in|inst4 ; clock_generator:clock_in|clock_divider_1024:inst102|inst10 ; clock_generator:clock_in|clock_divider_1024:inst102|inst10 ; 1.000        ; 0.000      ; 0.517      ;
; 0.516 ; clock_generator:clock_in|inst2 ; clock_generator:clock_in|inst3 ; clock_generator:clock_in|clock_divider_1024:inst102|inst10 ; clock_generator:clock_in|clock_divider_1024:inst102|inst10 ; 1.000        ; 0.000      ; 0.516      ;
; 0.533 ; clock_generator:clock_in|inst1 ; clock_generator:clock_in|inst2 ; clock_generator:clock_in|clock_divider_1024:inst102|inst10 ; clock_generator:clock_in|clock_divider_1024:inst102|inst10 ; 1.000        ; 0.000      ; 0.499      ;
; 0.535 ; clock_generator:clock_in|inst1 ; clock_generator:clock_in|inst3 ; clock_generator:clock_in|clock_divider_1024:inst102|inst10 ; clock_generator:clock_in|clock_divider_1024:inst102|inst10 ; 1.000        ; 0.000      ; 0.497      ;
; 0.536 ; clock_generator:clock_in|inst1 ; clock_generator:clock_in|inst4 ; clock_generator:clock_in|clock_divider_1024:inst102|inst10 ; clock_generator:clock_in|clock_divider_1024:inst102|inst10 ; 1.000        ; 0.000      ; 0.496      ;
; 0.665 ; clock_generator:clock_in|inst1 ; clock_generator:clock_in|inst1 ; clock_generator:clock_in|clock_divider_1024:inst102|inst10 ; clock_generator:clock_in|clock_divider_1024:inst102|inst10 ; 1.000        ; 0.000      ; 0.367      ;
; 0.665 ; clock_generator:clock_in|inst6 ; clock_generator:clock_in|inst6 ; clock_generator:clock_in|clock_divider_1024:inst102|inst10 ; clock_generator:clock_in|clock_divider_1024:inst102|inst10 ; 1.000        ; 0.000      ; 0.367      ;
; 0.665 ; clock_generator:clock_in|inst5 ; clock_generator:clock_in|inst5 ; clock_generator:clock_in|clock_divider_1024:inst102|inst10 ; clock_generator:clock_in|clock_divider_1024:inst102|inst10 ; 1.000        ; 0.000      ; 0.367      ;
; 0.665 ; clock_generator:clock_in|inst4 ; clock_generator:clock_in|inst4 ; clock_generator:clock_in|clock_divider_1024:inst102|inst10 ; clock_generator:clock_in|clock_divider_1024:inst102|inst10 ; 1.000        ; 0.000      ; 0.367      ;
; 0.665 ; clock_generator:clock_in|inst3 ; clock_generator:clock_in|inst3 ; clock_generator:clock_in|clock_divider_1024:inst102|inst10 ; clock_generator:clock_in|clock_divider_1024:inst102|inst10 ; 1.000        ; 0.000      ; 0.367      ;
; 0.665 ; clock_generator:clock_in|inst2 ; clock_generator:clock_in|inst2 ; clock_generator:clock_in|clock_divider_1024:inst102|inst10 ; clock_generator:clock_in|clock_divider_1024:inst102|inst10 ; 1.000        ; 0.000      ; 0.367      ;
; 1.684 ; clock_generator:clock_in|inst7 ; clock_generator:clock_in|inst7 ; clock_generator:clock_in|inst7                             ; clock_generator:clock_in|clock_divider_1024:inst102|inst10 ; 0.500        ; 1.378      ; 0.367      ;
; 2.184 ; clock_generator:clock_in|inst7 ; clock_generator:clock_in|inst7 ; clock_generator:clock_in|inst7                             ; clock_generator:clock_in|clock_divider_1024:inst102|inst10 ; 1.000        ; 1.378      ; 0.367      ;
+-------+--------------------------------+--------------------------------+------------------------------------------------------------+------------------------------------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Hold: 'Clock'                                                                                                                                                                                                                             ;
+--------+------------------------------------------------------------+------------------------------------------------------------+------------------------------------------------------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                  ; To Node                                                    ; Launch Clock                                               ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+------------------------------------------------------------+------------------------------------------------------------+------------------------------------------------------------+-------------+--------------+------------+------------+
; -1.580 ; clock_generator:clock_in|clock_divider_1024:inst101|inst10 ; clock_generator:clock_in|clock_divider_1024:inst101|inst10 ; clock_generator:clock_in|clock_divider_1024:inst101|inst10 ; Clock       ; 0.000        ; 1.654      ; 0.367      ;
; -1.080 ; clock_generator:clock_in|clock_divider_1024:inst101|inst10 ; clock_generator:clock_in|clock_divider_1024:inst101|inst10 ; clock_generator:clock_in|clock_divider_1024:inst101|inst10 ; Clock       ; -0.500       ; 1.654      ; 0.367      ;
; 0.215  ; clock_generator:clock_in|clock_divider_1024:inst101|inst1  ; clock_generator:clock_in|clock_divider_1024:inst101|inst1  ; Clock                                                      ; Clock       ; 0.000        ; 0.000      ; 0.367      ;
; 0.215  ; clock_generator:clock_in|clock_divider_1024:inst101|inst2  ; clock_generator:clock_in|clock_divider_1024:inst101|inst2  ; Clock                                                      ; Clock       ; 0.000        ; 0.000      ; 0.367      ;
; 0.215  ; clock_generator:clock_in|clock_divider_1024:inst101|inst3  ; clock_generator:clock_in|clock_divider_1024:inst101|inst3  ; Clock                                                      ; Clock       ; 0.000        ; 0.000      ; 0.367      ;
; 0.215  ; clock_generator:clock_in|clock_divider_1024:inst101|inst4  ; clock_generator:clock_in|clock_divider_1024:inst101|inst4  ; Clock                                                      ; Clock       ; 0.000        ; 0.000      ; 0.367      ;
; 0.215  ; clock_generator:clock_in|clock_divider_1024:inst101|inst5  ; clock_generator:clock_in|clock_divider_1024:inst101|inst5  ; Clock                                                      ; Clock       ; 0.000        ; 0.000      ; 0.367      ;
; 0.215  ; clock_generator:clock_in|clock_divider_1024:inst101|inst6  ; clock_generator:clock_in|clock_divider_1024:inst101|inst6  ; Clock                                                      ; Clock       ; 0.000        ; 0.000      ; 0.367      ;
; 0.215  ; clock_generator:clock_in|clock_divider_1024:inst101|inst7  ; clock_generator:clock_in|clock_divider_1024:inst101|inst7  ; Clock                                                      ; Clock       ; 0.000        ; 0.000      ; 0.367      ;
; 0.215  ; clock_generator:clock_in|clock_divider_1024:inst101|inst8  ; clock_generator:clock_in|clock_divider_1024:inst101|inst8  ; Clock                                                      ; Clock       ; 0.000        ; 0.000      ; 0.367      ;
; 0.215  ; clock_generator:clock_in|clock_divider_1024:inst101|inst9  ; clock_generator:clock_in|clock_divider_1024:inst101|inst9  ; Clock                                                      ; Clock       ; 0.000        ; 0.000      ; 0.367      ;
; 0.332  ; clock_generator:clock_in|clock_divider_1024:inst101|inst1  ; clock_generator:clock_in|clock_divider_1024:inst101|inst3  ; Clock                                                      ; Clock       ; 0.000        ; 0.000      ; 0.484      ;
; 0.332  ; clock_generator:clock_in|clock_divider_1024:inst101|inst1  ; clock_generator:clock_in|clock_divider_1024:inst101|inst4  ; Clock                                                      ; Clock       ; 0.000        ; 0.000      ; 0.484      ;
; 0.335  ; clock_generator:clock_in|clock_divider_1024:inst101|inst1  ; clock_generator:clock_in|clock_divider_1024:inst101|inst2  ; Clock                                                      ; Clock       ; 0.000        ; 0.000      ; 0.487      ;
; 0.374  ; clock_generator:clock_in|clock_divider_1024:inst101|inst8  ; clock_generator:clock_in|clock_divider_1024:inst101|inst10 ; Clock                                                      ; Clock       ; 0.000        ; 0.000      ; 0.526      ;
; 0.386  ; clock_generator:clock_in|clock_divider_1024:inst101|inst6  ; clock_generator:clock_in|clock_divider_1024:inst101|inst7  ; Clock                                                      ; Clock       ; 0.000        ; 0.000      ; 0.538      ;
; 0.391  ; clock_generator:clock_in|clock_divider_1024:inst101|inst2  ; clock_generator:clock_in|clock_divider_1024:inst101|inst3  ; Clock                                                      ; Clock       ; 0.000        ; 0.000      ; 0.543      ;
; 0.391  ; clock_generator:clock_in|clock_divider_1024:inst101|inst2  ; clock_generator:clock_in|clock_divider_1024:inst101|inst4  ; Clock                                                      ; Clock       ; 0.000        ; 0.000      ; 0.543      ;
; 0.396  ; clock_generator:clock_in|clock_divider_1024:inst101|inst5  ; clock_generator:clock_in|clock_divider_1024:inst101|inst7  ; Clock                                                      ; Clock       ; 0.000        ; 0.000      ; 0.548      ;
; 0.396  ; clock_generator:clock_in|clock_divider_1024:inst101|inst5  ; clock_generator:clock_in|clock_divider_1024:inst101|inst8  ; Clock                                                      ; Clock       ; 0.000        ; 0.000      ; 0.548      ;
; 0.434  ; clock_generator:clock_in|clock_divider_1024:inst101|inst3  ; clock_generator:clock_in|clock_divider_1024:inst101|inst5  ; Clock                                                      ; Clock       ; 0.000        ; 0.000      ; 0.586      ;
; 0.434  ; clock_generator:clock_in|clock_divider_1024:inst101|inst3  ; clock_generator:clock_in|clock_divider_1024:inst101|inst6  ; Clock                                                      ; Clock       ; 0.000        ; 0.000      ; 0.586      ;
; 0.434  ; clock_generator:clock_in|clock_divider_1024:inst101|inst3  ; clock_generator:clock_in|clock_divider_1024:inst101|inst9  ; Clock                                                      ; Clock       ; 0.000        ; 0.000      ; 0.586      ;
; 0.436  ; clock_generator:clock_in|clock_divider_1024:inst101|inst5  ; clock_generator:clock_in|clock_divider_1024:inst101|inst6  ; Clock                                                      ; Clock       ; 0.000        ; 0.000      ; 0.588      ;
; 0.436  ; clock_generator:clock_in|clock_divider_1024:inst101|inst3  ; clock_generator:clock_in|clock_divider_1024:inst101|inst10 ; Clock                                                      ; Clock       ; 0.000        ; 0.000      ; 0.588      ;
; 0.437  ; clock_generator:clock_in|clock_divider_1024:inst101|inst3  ; clock_generator:clock_in|clock_divider_1024:inst101|inst4  ; Clock                                                      ; Clock       ; 0.000        ; 0.000      ; 0.589      ;
; 0.438  ; clock_generator:clock_in|clock_divider_1024:inst101|inst8  ; clock_generator:clock_in|clock_divider_1024:inst101|inst9  ; Clock                                                      ; Clock       ; 0.000        ; 0.000      ; 0.590      ;
; 0.440  ; clock_generator:clock_in|clock_divider_1024:inst101|inst3  ; clock_generator:clock_in|clock_divider_1024:inst101|inst7  ; Clock                                                      ; Clock       ; 0.000        ; 0.000      ; 0.592      ;
; 0.440  ; clock_generator:clock_in|clock_divider_1024:inst101|inst3  ; clock_generator:clock_in|clock_divider_1024:inst101|inst8  ; Clock                                                      ; Clock       ; 0.000        ; 0.000      ; 0.592      ;
; 0.520  ; clock_generator:clock_in|clock_divider_1024:inst101|inst2  ; clock_generator:clock_in|clock_divider_1024:inst101|inst5  ; Clock                                                      ; Clock       ; 0.000        ; 0.000      ; 0.672      ;
; 0.520  ; clock_generator:clock_in|clock_divider_1024:inst101|inst2  ; clock_generator:clock_in|clock_divider_1024:inst101|inst6  ; Clock                                                      ; Clock       ; 0.000        ; 0.000      ; 0.672      ;
; 0.520  ; clock_generator:clock_in|clock_divider_1024:inst101|inst2  ; clock_generator:clock_in|clock_divider_1024:inst101|inst9  ; Clock                                                      ; Clock       ; 0.000        ; 0.000      ; 0.672      ;
; 0.522  ; clock_generator:clock_in|clock_divider_1024:inst101|inst2  ; clock_generator:clock_in|clock_divider_1024:inst101|inst10 ; Clock                                                      ; Clock       ; 0.000        ; 0.000      ; 0.674      ;
; 0.526  ; clock_generator:clock_in|clock_divider_1024:inst101|inst2  ; clock_generator:clock_in|clock_divider_1024:inst101|inst7  ; Clock                                                      ; Clock       ; 0.000        ; 0.000      ; 0.678      ;
; 0.526  ; clock_generator:clock_in|clock_divider_1024:inst101|inst2  ; clock_generator:clock_in|clock_divider_1024:inst101|inst8  ; Clock                                                      ; Clock       ; 0.000        ; 0.000      ; 0.678      ;
; 0.560  ; clock_generator:clock_in|clock_divider_1024:inst101|inst1  ; clock_generator:clock_in|clock_divider_1024:inst101|inst5  ; Clock                                                      ; Clock       ; 0.000        ; 0.000      ; 0.712      ;
; 0.560  ; clock_generator:clock_in|clock_divider_1024:inst101|inst1  ; clock_generator:clock_in|clock_divider_1024:inst101|inst6  ; Clock                                                      ; Clock       ; 0.000        ; 0.000      ; 0.712      ;
; 0.560  ; clock_generator:clock_in|clock_divider_1024:inst101|inst1  ; clock_generator:clock_in|clock_divider_1024:inst101|inst9  ; Clock                                                      ; Clock       ; 0.000        ; 0.000      ; 0.712      ;
; 0.562  ; clock_generator:clock_in|clock_divider_1024:inst101|inst1  ; clock_generator:clock_in|clock_divider_1024:inst101|inst10 ; Clock                                                      ; Clock       ; 0.000        ; 0.000      ; 0.714      ;
; 0.565  ; clock_generator:clock_in|clock_divider_1024:inst101|inst6  ; clock_generator:clock_in|clock_divider_1024:inst101|inst8  ; Clock                                                      ; Clock       ; 0.000        ; 0.000      ; 0.717      ;
; 0.566  ; clock_generator:clock_in|clock_divider_1024:inst101|inst6  ; clock_generator:clock_in|clock_divider_1024:inst101|inst10 ; Clock                                                      ; Clock       ; 0.000        ; 0.000      ; 0.718      ;
; 0.566  ; clock_generator:clock_in|clock_divider_1024:inst101|inst1  ; clock_generator:clock_in|clock_divider_1024:inst101|inst7  ; Clock                                                      ; Clock       ; 0.000        ; 0.000      ; 0.718      ;
; 0.566  ; clock_generator:clock_in|clock_divider_1024:inst101|inst1  ; clock_generator:clock_in|clock_divider_1024:inst101|inst8  ; Clock                                                      ; Clock       ; 0.000        ; 0.000      ; 0.718      ;
; 0.582  ; clock_generator:clock_in|clock_divider_1024:inst101|inst7  ; clock_generator:clock_in|clock_divider_1024:inst101|inst8  ; Clock                                                      ; Clock       ; 0.000        ; 0.000      ; 0.734      ;
; 0.585  ; clock_generator:clock_in|clock_divider_1024:inst101|inst6  ; clock_generator:clock_in|clock_divider_1024:inst101|inst9  ; Clock                                                      ; Clock       ; 0.000        ; 0.000      ; 0.737      ;
; 0.594  ; clock_generator:clock_in|clock_divider_1024:inst101|inst5  ; clock_generator:clock_in|clock_divider_1024:inst101|inst10 ; Clock                                                      ; Clock       ; 0.000        ; 0.000      ; 0.746      ;
; 0.614  ; clock_generator:clock_in|clock_divider_1024:inst101|inst5  ; clock_generator:clock_in|clock_divider_1024:inst101|inst9  ; Clock                                                      ; Clock       ; 0.000        ; 0.000      ; 0.766      ;
; 0.631  ; clock_generator:clock_in|clock_divider_1024:inst101|inst4  ; clock_generator:clock_in|clock_divider_1024:inst101|inst5  ; Clock                                                      ; Clock       ; 0.000        ; 0.000      ; 0.783      ;
; 0.631  ; clock_generator:clock_in|clock_divider_1024:inst101|inst4  ; clock_generator:clock_in|clock_divider_1024:inst101|inst6  ; Clock                                                      ; Clock       ; 0.000        ; 0.000      ; 0.783      ;
; 0.631  ; clock_generator:clock_in|clock_divider_1024:inst101|inst4  ; clock_generator:clock_in|clock_divider_1024:inst101|inst9  ; Clock                                                      ; Clock       ; 0.000        ; 0.000      ; 0.783      ;
; 0.633  ; clock_generator:clock_in|clock_divider_1024:inst101|inst4  ; clock_generator:clock_in|clock_divider_1024:inst101|inst10 ; Clock                                                      ; Clock       ; 0.000        ; 0.000      ; 0.785      ;
; 0.637  ; clock_generator:clock_in|clock_divider_1024:inst101|inst4  ; clock_generator:clock_in|clock_divider_1024:inst101|inst7  ; Clock                                                      ; Clock       ; 0.000        ; 0.000      ; 0.789      ;
; 0.637  ; clock_generator:clock_in|clock_divider_1024:inst101|inst4  ; clock_generator:clock_in|clock_divider_1024:inst101|inst8  ; Clock                                                      ; Clock       ; 0.000        ; 0.000      ; 0.789      ;
; 0.649  ; clock_generator:clock_in|clock_divider_1024:inst101|inst7  ; clock_generator:clock_in|clock_divider_1024:inst101|inst10 ; Clock                                                      ; Clock       ; 0.000        ; 0.000      ; 0.801      ;
; 0.661  ; clock_generator:clock_in|clock_divider_1024:inst101|inst7  ; clock_generator:clock_in|clock_divider_1024:inst101|inst9  ; Clock                                                      ; Clock       ; 0.000        ; 0.000      ; 0.813      ;
; 0.664  ; clock_generator:clock_in|clock_divider_1024:inst101|inst9  ; clock_generator:clock_in|clock_divider_1024:inst101|inst10 ; Clock                                                      ; Clock       ; 0.000        ; 0.000      ; 0.816      ;
+--------+------------------------------------------------------------+------------------------------------------------------------+------------------------------------------------------------+-------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Hold: 'clock_generator:clock_in|clock_divider_1024:inst102|inst10'                                                                                                                                                               ;
+--------+--------------------------------+--------------------------------+------------------------------------------------------------+------------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                      ; To Node                        ; Launch Clock                                               ; Latch Clock                                                ; Relationship ; Clock Skew ; Data Delay ;
+--------+--------------------------------+--------------------------------+------------------------------------------------------------+------------------------------------------------------------+--------------+------------+------------+
; -1.304 ; clock_generator:clock_in|inst7 ; clock_generator:clock_in|inst7 ; clock_generator:clock_in|inst7                             ; clock_generator:clock_in|clock_divider_1024:inst102|inst10 ; 0.000        ; 1.378      ; 0.367      ;
; -0.804 ; clock_generator:clock_in|inst7 ; clock_generator:clock_in|inst7 ; clock_generator:clock_in|inst7                             ; clock_generator:clock_in|clock_divider_1024:inst102|inst10 ; -0.500       ; 1.378      ; 0.367      ;
; 0.215  ; clock_generator:clock_in|inst1 ; clock_generator:clock_in|inst1 ; clock_generator:clock_in|clock_divider_1024:inst102|inst10 ; clock_generator:clock_in|clock_divider_1024:inst102|inst10 ; 0.000        ; 0.000      ; 0.367      ;
; 0.215  ; clock_generator:clock_in|inst2 ; clock_generator:clock_in|inst2 ; clock_generator:clock_in|clock_divider_1024:inst102|inst10 ; clock_generator:clock_in|clock_divider_1024:inst102|inst10 ; 0.000        ; 0.000      ; 0.367      ;
; 0.215  ; clock_generator:clock_in|inst3 ; clock_generator:clock_in|inst3 ; clock_generator:clock_in|clock_divider_1024:inst102|inst10 ; clock_generator:clock_in|clock_divider_1024:inst102|inst10 ; 0.000        ; 0.000      ; 0.367      ;
; 0.215  ; clock_generator:clock_in|inst4 ; clock_generator:clock_in|inst4 ; clock_generator:clock_in|clock_divider_1024:inst102|inst10 ; clock_generator:clock_in|clock_divider_1024:inst102|inst10 ; 0.000        ; 0.000      ; 0.367      ;
; 0.215  ; clock_generator:clock_in|inst5 ; clock_generator:clock_in|inst5 ; clock_generator:clock_in|clock_divider_1024:inst102|inst10 ; clock_generator:clock_in|clock_divider_1024:inst102|inst10 ; 0.000        ; 0.000      ; 0.367      ;
; 0.215  ; clock_generator:clock_in|inst6 ; clock_generator:clock_in|inst6 ; clock_generator:clock_in|clock_divider_1024:inst102|inst10 ; clock_generator:clock_in|clock_divider_1024:inst102|inst10 ; 0.000        ; 0.000      ; 0.367      ;
; 0.344  ; clock_generator:clock_in|inst1 ; clock_generator:clock_in|inst4 ; clock_generator:clock_in|clock_divider_1024:inst102|inst10 ; clock_generator:clock_in|clock_divider_1024:inst102|inst10 ; 0.000        ; 0.000      ; 0.496      ;
; 0.345  ; clock_generator:clock_in|inst1 ; clock_generator:clock_in|inst3 ; clock_generator:clock_in|clock_divider_1024:inst102|inst10 ; clock_generator:clock_in|clock_divider_1024:inst102|inst10 ; 0.000        ; 0.000      ; 0.497      ;
; 0.347  ; clock_generator:clock_in|inst1 ; clock_generator:clock_in|inst2 ; clock_generator:clock_in|clock_divider_1024:inst102|inst10 ; clock_generator:clock_in|clock_divider_1024:inst102|inst10 ; 0.000        ; 0.000      ; 0.499      ;
; 0.364  ; clock_generator:clock_in|inst2 ; clock_generator:clock_in|inst3 ; clock_generator:clock_in|clock_divider_1024:inst102|inst10 ; clock_generator:clock_in|clock_divider_1024:inst102|inst10 ; 0.000        ; 0.000      ; 0.516      ;
; 0.365  ; clock_generator:clock_in|inst5 ; clock_generator:clock_in|inst7 ; clock_generator:clock_in|clock_divider_1024:inst102|inst10 ; clock_generator:clock_in|clock_divider_1024:inst102|inst10 ; 0.000        ; 0.000      ; 0.517      ;
; 0.365  ; clock_generator:clock_in|inst2 ; clock_generator:clock_in|inst4 ; clock_generator:clock_in|clock_divider_1024:inst102|inst10 ; clock_generator:clock_in|clock_divider_1024:inst102|inst10 ; 0.000        ; 0.000      ; 0.517      ;
; 0.365  ; clock_generator:clock_in|inst5 ; clock_generator:clock_in|inst6 ; clock_generator:clock_in|clock_divider_1024:inst102|inst10 ; clock_generator:clock_in|clock_divider_1024:inst102|inst10 ; 0.000        ; 0.000      ; 0.517      ;
; 0.368  ; clock_generator:clock_in|inst6 ; clock_generator:clock_in|inst7 ; clock_generator:clock_in|clock_divider_1024:inst102|inst10 ; clock_generator:clock_in|clock_divider_1024:inst102|inst10 ; 0.000        ; 0.000      ; 0.520      ;
; 0.404  ; clock_generator:clock_in|inst4 ; clock_generator:clock_in|inst5 ; clock_generator:clock_in|clock_divider_1024:inst102|inst10 ; clock_generator:clock_in|clock_divider_1024:inst102|inst10 ; 0.000        ; 0.000      ; 0.556      ;
; 0.409  ; clock_generator:clock_in|inst4 ; clock_generator:clock_in|inst7 ; clock_generator:clock_in|clock_divider_1024:inst102|inst10 ; clock_generator:clock_in|clock_divider_1024:inst102|inst10 ; 0.000        ; 0.000      ; 0.561      ;
; 0.410  ; clock_generator:clock_in|inst4 ; clock_generator:clock_in|inst6 ; clock_generator:clock_in|clock_divider_1024:inst102|inst10 ; clock_generator:clock_in|clock_divider_1024:inst102|inst10 ; 0.000        ; 0.000      ; 0.562      ;
; 0.455  ; clock_generator:clock_in|inst3 ; clock_generator:clock_in|inst4 ; clock_generator:clock_in|clock_divider_1024:inst102|inst10 ; clock_generator:clock_in|clock_divider_1024:inst102|inst10 ; 0.000        ; 0.000      ; 0.607      ;
; 0.482  ; clock_generator:clock_in|inst3 ; clock_generator:clock_in|inst5 ; clock_generator:clock_in|clock_divider_1024:inst102|inst10 ; clock_generator:clock_in|clock_divider_1024:inst102|inst10 ; 0.000        ; 0.000      ; 0.634      ;
; 0.487  ; clock_generator:clock_in|inst3 ; clock_generator:clock_in|inst7 ; clock_generator:clock_in|clock_divider_1024:inst102|inst10 ; clock_generator:clock_in|clock_divider_1024:inst102|inst10 ; 0.000        ; 0.000      ; 0.639      ;
; 0.488  ; clock_generator:clock_in|inst3 ; clock_generator:clock_in|inst6 ; clock_generator:clock_in|clock_divider_1024:inst102|inst10 ; clock_generator:clock_in|clock_divider_1024:inst102|inst10 ; 0.000        ; 0.000      ; 0.640      ;
; 0.534  ; clock_generator:clock_in|inst2 ; clock_generator:clock_in|inst5 ; clock_generator:clock_in|clock_divider_1024:inst102|inst10 ; clock_generator:clock_in|clock_divider_1024:inst102|inst10 ; 0.000        ; 0.000      ; 0.686      ;
; 0.539  ; clock_generator:clock_in|inst2 ; clock_generator:clock_in|inst7 ; clock_generator:clock_in|clock_divider_1024:inst102|inst10 ; clock_generator:clock_in|clock_divider_1024:inst102|inst10 ; 0.000        ; 0.000      ; 0.691      ;
; 0.540  ; clock_generator:clock_in|inst2 ; clock_generator:clock_in|inst6 ; clock_generator:clock_in|clock_divider_1024:inst102|inst10 ; clock_generator:clock_in|clock_divider_1024:inst102|inst10 ; 0.000        ; 0.000      ; 0.692      ;
; 0.546  ; clock_generator:clock_in|inst1 ; clock_generator:clock_in|inst5 ; clock_generator:clock_in|clock_divider_1024:inst102|inst10 ; clock_generator:clock_in|clock_divider_1024:inst102|inst10 ; 0.000        ; 0.000      ; 0.698      ;
; 0.551  ; clock_generator:clock_in|inst1 ; clock_generator:clock_in|inst7 ; clock_generator:clock_in|clock_divider_1024:inst102|inst10 ; clock_generator:clock_in|clock_divider_1024:inst102|inst10 ; 0.000        ; 0.000      ; 0.703      ;
; 0.552  ; clock_generator:clock_in|inst1 ; clock_generator:clock_in|inst6 ; clock_generator:clock_in|clock_divider_1024:inst102|inst10 ; clock_generator:clock_in|clock_divider_1024:inst102|inst10 ; 0.000        ; 0.000      ; 0.704      ;
+--------+--------------------------------+--------------------------------+------------------------------------------------------------+------------------------------------------------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Hold: 'clock_generator:clock_in|clock_divider_1024:inst101|inst10'                                                                                                                                                                                                                       ;
+--------+------------------------------------------------------------+------------------------------------------------------------+------------------------------------------------------------+------------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                  ; To Node                                                    ; Launch Clock                                               ; Latch Clock                                                ; Relationship ; Clock Skew ; Data Delay ;
+--------+------------------------------------------------------------+------------------------------------------------------------+------------------------------------------------------------+------------------------------------------------------------+--------------+------------+------------+
; -1.302 ; clock_generator:clock_in|clock_divider_1024:inst102|inst10 ; clock_generator:clock_in|clock_divider_1024:inst102|inst10 ; clock_generator:clock_in|clock_divider_1024:inst102|inst10 ; clock_generator:clock_in|clock_divider_1024:inst101|inst10 ; 0.000        ; 1.376      ; 0.367      ;
; -0.802 ; clock_generator:clock_in|clock_divider_1024:inst102|inst10 ; clock_generator:clock_in|clock_divider_1024:inst102|inst10 ; clock_generator:clock_in|clock_divider_1024:inst102|inst10 ; clock_generator:clock_in|clock_divider_1024:inst101|inst10 ; -0.500       ; 1.376      ; 0.367      ;
; 0.215  ; clock_generator:clock_in|clock_divider_1024:inst102|inst1  ; clock_generator:clock_in|clock_divider_1024:inst102|inst1  ; clock_generator:clock_in|clock_divider_1024:inst101|inst10 ; clock_generator:clock_in|clock_divider_1024:inst101|inst10 ; 0.000        ; 0.000      ; 0.367      ;
; 0.215  ; clock_generator:clock_in|clock_divider_1024:inst102|inst2  ; clock_generator:clock_in|clock_divider_1024:inst102|inst2  ; clock_generator:clock_in|clock_divider_1024:inst101|inst10 ; clock_generator:clock_in|clock_divider_1024:inst101|inst10 ; 0.000        ; 0.000      ; 0.367      ;
; 0.215  ; clock_generator:clock_in|clock_divider_1024:inst102|inst3  ; clock_generator:clock_in|clock_divider_1024:inst102|inst3  ; clock_generator:clock_in|clock_divider_1024:inst101|inst10 ; clock_generator:clock_in|clock_divider_1024:inst101|inst10 ; 0.000        ; 0.000      ; 0.367      ;
; 0.215  ; clock_generator:clock_in|clock_divider_1024:inst102|inst4  ; clock_generator:clock_in|clock_divider_1024:inst102|inst4  ; clock_generator:clock_in|clock_divider_1024:inst101|inst10 ; clock_generator:clock_in|clock_divider_1024:inst101|inst10 ; 0.000        ; 0.000      ; 0.367      ;
; 0.215  ; clock_generator:clock_in|clock_divider_1024:inst102|inst5  ; clock_generator:clock_in|clock_divider_1024:inst102|inst5  ; clock_generator:clock_in|clock_divider_1024:inst101|inst10 ; clock_generator:clock_in|clock_divider_1024:inst101|inst10 ; 0.000        ; 0.000      ; 0.367      ;
; 0.215  ; clock_generator:clock_in|clock_divider_1024:inst102|inst6  ; clock_generator:clock_in|clock_divider_1024:inst102|inst6  ; clock_generator:clock_in|clock_divider_1024:inst101|inst10 ; clock_generator:clock_in|clock_divider_1024:inst101|inst10 ; 0.000        ; 0.000      ; 0.367      ;
; 0.215  ; clock_generator:clock_in|clock_divider_1024:inst102|inst7  ; clock_generator:clock_in|clock_divider_1024:inst102|inst7  ; clock_generator:clock_in|clock_divider_1024:inst101|inst10 ; clock_generator:clock_in|clock_divider_1024:inst101|inst10 ; 0.000        ; 0.000      ; 0.367      ;
; 0.215  ; clock_generator:clock_in|clock_divider_1024:inst102|inst8  ; clock_generator:clock_in|clock_divider_1024:inst102|inst8  ; clock_generator:clock_in|clock_divider_1024:inst101|inst10 ; clock_generator:clock_in|clock_divider_1024:inst101|inst10 ; 0.000        ; 0.000      ; 0.367      ;
; 0.215  ; clock_generator:clock_in|clock_divider_1024:inst102|inst9  ; clock_generator:clock_in|clock_divider_1024:inst102|inst9  ; clock_generator:clock_in|clock_divider_1024:inst101|inst10 ; clock_generator:clock_in|clock_divider_1024:inst101|inst10 ; 0.000        ; 0.000      ; 0.367      ;
; 0.254  ; clock_generator:clock_in|clock_divider_1024:inst102|inst3  ; clock_generator:clock_in|clock_divider_1024:inst102|inst4  ; clock_generator:clock_in|clock_divider_1024:inst101|inst10 ; clock_generator:clock_in|clock_divider_1024:inst101|inst10 ; 0.000        ; 0.000      ; 0.406      ;
; 0.325  ; clock_generator:clock_in|clock_divider_1024:inst102|inst1  ; clock_generator:clock_in|clock_divider_1024:inst102|inst2  ; clock_generator:clock_in|clock_divider_1024:inst101|inst10 ; clock_generator:clock_in|clock_divider_1024:inst101|inst10 ; 0.000        ; 0.000      ; 0.477      ;
; 0.327  ; clock_generator:clock_in|clock_divider_1024:inst102|inst1  ; clock_generator:clock_in|clock_divider_1024:inst102|inst3  ; clock_generator:clock_in|clock_divider_1024:inst101|inst10 ; clock_generator:clock_in|clock_divider_1024:inst101|inst10 ; 0.000        ; 0.000      ; 0.479      ;
; 0.365  ; clock_generator:clock_in|clock_divider_1024:inst102|inst2  ; clock_generator:clock_in|clock_divider_1024:inst102|inst4  ; clock_generator:clock_in|clock_divider_1024:inst101|inst10 ; clock_generator:clock_in|clock_divider_1024:inst101|inst10 ; 0.000        ; 0.000      ; 0.517      ;
; 0.368  ; clock_generator:clock_in|clock_divider_1024:inst102|inst2  ; clock_generator:clock_in|clock_divider_1024:inst102|inst3  ; clock_generator:clock_in|clock_divider_1024:inst101|inst10 ; clock_generator:clock_in|clock_divider_1024:inst101|inst10 ; 0.000        ; 0.000      ; 0.520      ;
; 0.378  ; clock_generator:clock_in|clock_divider_1024:inst102|inst1  ; clock_generator:clock_in|clock_divider_1024:inst102|inst4  ; clock_generator:clock_in|clock_divider_1024:inst101|inst10 ; clock_generator:clock_in|clock_divider_1024:inst101|inst10 ; 0.000        ; 0.000      ; 0.530      ;
; 0.380  ; clock_generator:clock_in|clock_divider_1024:inst102|inst8  ; clock_generator:clock_in|clock_divider_1024:inst102|inst10 ; clock_generator:clock_in|clock_divider_1024:inst101|inst10 ; clock_generator:clock_in|clock_divider_1024:inst101|inst10 ; 0.000        ; 0.000      ; 0.532      ;
; 0.380  ; clock_generator:clock_in|clock_divider_1024:inst102|inst6  ; clock_generator:clock_in|clock_divider_1024:inst102|inst7  ; clock_generator:clock_in|clock_divider_1024:inst101|inst10 ; clock_generator:clock_in|clock_divider_1024:inst101|inst10 ; 0.000        ; 0.000      ; 0.532      ;
; 0.380  ; clock_generator:clock_in|clock_divider_1024:inst102|inst8  ; clock_generator:clock_in|clock_divider_1024:inst102|inst9  ; clock_generator:clock_in|clock_divider_1024:inst101|inst10 ; clock_generator:clock_in|clock_divider_1024:inst101|inst10 ; 0.000        ; 0.000      ; 0.532      ;
; 0.383  ; clock_generator:clock_in|clock_divider_1024:inst102|inst5  ; clock_generator:clock_in|clock_divider_1024:inst102|inst7  ; clock_generator:clock_in|clock_divider_1024:inst101|inst10 ; clock_generator:clock_in|clock_divider_1024:inst101|inst10 ; 0.000        ; 0.000      ; 0.535      ;
; 0.442  ; clock_generator:clock_in|clock_divider_1024:inst102|inst3  ; clock_generator:clock_in|clock_divider_1024:inst102|inst8  ; clock_generator:clock_in|clock_divider_1024:inst101|inst10 ; clock_generator:clock_in|clock_divider_1024:inst101|inst10 ; 0.000        ; 0.000      ; 0.594      ;
; 0.443  ; clock_generator:clock_in|clock_divider_1024:inst102|inst3  ; clock_generator:clock_in|clock_divider_1024:inst102|inst5  ; clock_generator:clock_in|clock_divider_1024:inst101|inst10 ; clock_generator:clock_in|clock_divider_1024:inst101|inst10 ; 0.000        ; 0.000      ; 0.595      ;
; 0.445  ; clock_generator:clock_in|clock_divider_1024:inst102|inst3  ; clock_generator:clock_in|clock_divider_1024:inst102|inst9  ; clock_generator:clock_in|clock_divider_1024:inst101|inst10 ; clock_generator:clock_in|clock_divider_1024:inst101|inst10 ; 0.000        ; 0.000      ; 0.597      ;
; 0.447  ; clock_generator:clock_in|clock_divider_1024:inst102|inst5  ; clock_generator:clock_in|clock_divider_1024:inst102|inst6  ; clock_generator:clock_in|clock_divider_1024:inst101|inst10 ; clock_generator:clock_in|clock_divider_1024:inst101|inst10 ; 0.000        ; 0.000      ; 0.599      ;
; 0.447  ; clock_generator:clock_in|clock_divider_1024:inst102|inst3  ; clock_generator:clock_in|clock_divider_1024:inst102|inst6  ; clock_generator:clock_in|clock_divider_1024:inst101|inst10 ; clock_generator:clock_in|clock_divider_1024:inst101|inst10 ; 0.000        ; 0.000      ; 0.599      ;
; 0.447  ; clock_generator:clock_in|clock_divider_1024:inst102|inst3  ; clock_generator:clock_in|clock_divider_1024:inst102|inst7  ; clock_generator:clock_in|clock_divider_1024:inst101|inst10 ; clock_generator:clock_in|clock_divider_1024:inst101|inst10 ; 0.000        ; 0.000      ; 0.599      ;
; 0.447  ; clock_generator:clock_in|clock_divider_1024:inst102|inst5  ; clock_generator:clock_in|clock_divider_1024:inst102|inst8  ; clock_generator:clock_in|clock_divider_1024:inst101|inst10 ; clock_generator:clock_in|clock_divider_1024:inst101|inst10 ; 0.000        ; 0.000      ; 0.599      ;
; 0.466  ; clock_generator:clock_in|clock_divider_1024:inst102|inst5  ; clock_generator:clock_in|clock_divider_1024:inst102|inst10 ; clock_generator:clock_in|clock_divider_1024:inst101|inst10 ; clock_generator:clock_in|clock_divider_1024:inst101|inst10 ; 0.000        ; 0.000      ; 0.618      ;
; 0.480  ; clock_generator:clock_in|clock_divider_1024:inst102|inst9  ; clock_generator:clock_in|clock_divider_1024:inst102|inst10 ; clock_generator:clock_in|clock_divider_1024:inst101|inst10 ; clock_generator:clock_in|clock_divider_1024:inst101|inst10 ; 0.000        ; 0.000      ; 0.632      ;
; 0.513  ; clock_generator:clock_in|clock_divider_1024:inst102|inst4  ; clock_generator:clock_in|clock_divider_1024:inst102|inst8  ; clock_generator:clock_in|clock_divider_1024:inst101|inst10 ; clock_generator:clock_in|clock_divider_1024:inst101|inst10 ; 0.000        ; 0.000      ; 0.665      ;
; 0.514  ; clock_generator:clock_in|clock_divider_1024:inst102|inst4  ; clock_generator:clock_in|clock_divider_1024:inst102|inst5  ; clock_generator:clock_in|clock_divider_1024:inst101|inst10 ; clock_generator:clock_in|clock_divider_1024:inst101|inst10 ; 0.000        ; 0.000      ; 0.666      ;
; 0.516  ; clock_generator:clock_in|clock_divider_1024:inst102|inst4  ; clock_generator:clock_in|clock_divider_1024:inst102|inst9  ; clock_generator:clock_in|clock_divider_1024:inst101|inst10 ; clock_generator:clock_in|clock_divider_1024:inst101|inst10 ; 0.000        ; 0.000      ; 0.668      ;
; 0.518  ; clock_generator:clock_in|clock_divider_1024:inst102|inst4  ; clock_generator:clock_in|clock_divider_1024:inst102|inst6  ; clock_generator:clock_in|clock_divider_1024:inst101|inst10 ; clock_generator:clock_in|clock_divider_1024:inst101|inst10 ; 0.000        ; 0.000      ; 0.670      ;
; 0.518  ; clock_generator:clock_in|clock_divider_1024:inst102|inst4  ; clock_generator:clock_in|clock_divider_1024:inst102|inst7  ; clock_generator:clock_in|clock_divider_1024:inst101|inst10 ; clock_generator:clock_in|clock_divider_1024:inst101|inst10 ; 0.000        ; 0.000      ; 0.670      ;
; 0.555  ; clock_generator:clock_in|clock_divider_1024:inst102|inst7  ; clock_generator:clock_in|clock_divider_1024:inst102|inst10 ; clock_generator:clock_in|clock_divider_1024:inst101|inst10 ; clock_generator:clock_in|clock_divider_1024:inst101|inst10 ; 0.000        ; 0.000      ; 0.707      ;
; 0.560  ; clock_generator:clock_in|clock_divider_1024:inst102|inst2  ; clock_generator:clock_in|clock_divider_1024:inst102|inst8  ; clock_generator:clock_in|clock_divider_1024:inst101|inst10 ; clock_generator:clock_in|clock_divider_1024:inst101|inst10 ; 0.000        ; 0.000      ; 0.712      ;
; 0.561  ; clock_generator:clock_in|clock_divider_1024:inst102|inst2  ; clock_generator:clock_in|clock_divider_1024:inst102|inst5  ; clock_generator:clock_in|clock_divider_1024:inst101|inst10 ; clock_generator:clock_in|clock_divider_1024:inst101|inst10 ; 0.000        ; 0.000      ; 0.713      ;
; 0.563  ; clock_generator:clock_in|clock_divider_1024:inst102|inst3  ; clock_generator:clock_in|clock_divider_1024:inst102|inst10 ; clock_generator:clock_in|clock_divider_1024:inst101|inst10 ; clock_generator:clock_in|clock_divider_1024:inst101|inst10 ; 0.000        ; 0.000      ; 0.715      ;
; 0.563  ; clock_generator:clock_in|clock_divider_1024:inst102|inst2  ; clock_generator:clock_in|clock_divider_1024:inst102|inst9  ; clock_generator:clock_in|clock_divider_1024:inst101|inst10 ; clock_generator:clock_in|clock_divider_1024:inst101|inst10 ; 0.000        ; 0.000      ; 0.715      ;
; 0.564  ; clock_generator:clock_in|clock_divider_1024:inst102|inst6  ; clock_generator:clock_in|clock_divider_1024:inst102|inst8  ; clock_generator:clock_in|clock_divider_1024:inst101|inst10 ; clock_generator:clock_in|clock_divider_1024:inst101|inst10 ; 0.000        ; 0.000      ; 0.716      ;
; 0.565  ; clock_generator:clock_in|clock_divider_1024:inst102|inst2  ; clock_generator:clock_in|clock_divider_1024:inst102|inst6  ; clock_generator:clock_in|clock_divider_1024:inst101|inst10 ; clock_generator:clock_in|clock_divider_1024:inst101|inst10 ; 0.000        ; 0.000      ; 0.717      ;
; 0.565  ; clock_generator:clock_in|clock_divider_1024:inst102|inst2  ; clock_generator:clock_in|clock_divider_1024:inst102|inst7  ; clock_generator:clock_in|clock_divider_1024:inst101|inst10 ; clock_generator:clock_in|clock_divider_1024:inst101|inst10 ; 0.000        ; 0.000      ; 0.717      ;
; 0.566  ; clock_generator:clock_in|clock_divider_1024:inst102|inst6  ; clock_generator:clock_in|clock_divider_1024:inst102|inst9  ; clock_generator:clock_in|clock_divider_1024:inst101|inst10 ; clock_generator:clock_in|clock_divider_1024:inst101|inst10 ; 0.000        ; 0.000      ; 0.718      ;
; 0.569  ; clock_generator:clock_in|clock_divider_1024:inst102|inst6  ; clock_generator:clock_in|clock_divider_1024:inst102|inst10 ; clock_generator:clock_in|clock_divider_1024:inst101|inst10 ; clock_generator:clock_in|clock_divider_1024:inst101|inst10 ; 0.000        ; 0.000      ; 0.721      ;
; 0.576  ; clock_generator:clock_in|clock_divider_1024:inst102|inst1  ; clock_generator:clock_in|clock_divider_1024:inst102|inst8  ; clock_generator:clock_in|clock_divider_1024:inst101|inst10 ; clock_generator:clock_in|clock_divider_1024:inst101|inst10 ; 0.000        ; 0.000      ; 0.728      ;
; 0.577  ; clock_generator:clock_in|clock_divider_1024:inst102|inst1  ; clock_generator:clock_in|clock_divider_1024:inst102|inst5  ; clock_generator:clock_in|clock_divider_1024:inst101|inst10 ; clock_generator:clock_in|clock_divider_1024:inst101|inst10 ; 0.000        ; 0.000      ; 0.729      ;
; 0.579  ; clock_generator:clock_in|clock_divider_1024:inst102|inst1  ; clock_generator:clock_in|clock_divider_1024:inst102|inst9  ; clock_generator:clock_in|clock_divider_1024:inst101|inst10 ; clock_generator:clock_in|clock_divider_1024:inst101|inst10 ; 0.000        ; 0.000      ; 0.731      ;
; 0.581  ; clock_generator:clock_in|clock_divider_1024:inst102|inst1  ; clock_generator:clock_in|clock_divider_1024:inst102|inst6  ; clock_generator:clock_in|clock_divider_1024:inst101|inst10 ; clock_generator:clock_in|clock_divider_1024:inst101|inst10 ; 0.000        ; 0.000      ; 0.733      ;
; 0.581  ; clock_generator:clock_in|clock_divider_1024:inst102|inst1  ; clock_generator:clock_in|clock_divider_1024:inst102|inst7  ; clock_generator:clock_in|clock_divider_1024:inst101|inst10 ; clock_generator:clock_in|clock_divider_1024:inst101|inst10 ; 0.000        ; 0.000      ; 0.733      ;
; 0.590  ; clock_generator:clock_in|clock_divider_1024:inst102|inst7  ; clock_generator:clock_in|clock_divider_1024:inst102|inst8  ; clock_generator:clock_in|clock_divider_1024:inst101|inst10 ; clock_generator:clock_in|clock_divider_1024:inst101|inst10 ; 0.000        ; 0.000      ; 0.742      ;
; 0.593  ; clock_generator:clock_in|clock_divider_1024:inst102|inst7  ; clock_generator:clock_in|clock_divider_1024:inst102|inst9  ; clock_generator:clock_in|clock_divider_1024:inst101|inst10 ; clock_generator:clock_in|clock_divider_1024:inst101|inst10 ; 0.000        ; 0.000      ; 0.745      ;
; 0.634  ; clock_generator:clock_in|clock_divider_1024:inst102|inst4  ; clock_generator:clock_in|clock_divider_1024:inst102|inst10 ; clock_generator:clock_in|clock_divider_1024:inst101|inst10 ; clock_generator:clock_in|clock_divider_1024:inst101|inst10 ; 0.000        ; 0.000      ; 0.786      ;
; 0.670  ; clock_generator:clock_in|clock_divider_1024:inst102|inst5  ; clock_generator:clock_in|clock_divider_1024:inst102|inst9  ; clock_generator:clock_in|clock_divider_1024:inst101|inst10 ; clock_generator:clock_in|clock_divider_1024:inst101|inst10 ; 0.000        ; 0.000      ; 0.822      ;
; 0.681  ; clock_generator:clock_in|clock_divider_1024:inst102|inst2  ; clock_generator:clock_in|clock_divider_1024:inst102|inst10 ; clock_generator:clock_in|clock_divider_1024:inst101|inst10 ; clock_generator:clock_in|clock_divider_1024:inst101|inst10 ; 0.000        ; 0.000      ; 0.833      ;
; 0.697  ; clock_generator:clock_in|clock_divider_1024:inst102|inst1  ; clock_generator:clock_in|clock_divider_1024:inst102|inst10 ; clock_generator:clock_in|clock_divider_1024:inst101|inst10 ; clock_generator:clock_in|clock_divider_1024:inst101|inst10 ; 0.000        ; 0.000      ; 0.849      ;
+--------+------------------------------------------------------------+------------------------------------------------------------+------------------------------------------------------------+------------------------------------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Hold: 'Load'                                                                                                                                                                    ;
+--------+-----------------------------------+-------------------------------------------------------+--------------------------------+-------------+--------------+------------+------------+
; Slack  ; From Node                         ; To Node                                               ; Launch Clock                   ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------------+-------------------------------------------------------+--------------------------------+-------------+--------------+------------+------------+
; -0.760 ; 3bit_counter:inst22|inst          ; 3bit_counter:inst22|inst                              ; clock_generator:clock_in|inst7 ; Load        ; -0.500       ; 1.475      ; 0.367      ;
; -0.760 ; 3bit_counter:inst22|inst1         ; 3bit_counter:inst22|inst1                             ; clock_generator:clock_in|inst7 ; Load        ; -0.500       ; 1.475      ; 0.367      ;
; -0.760 ; state_machine:state_machine|inst4 ; state_machine:state_machine|inst4                     ; clock_generator:clock_in|inst7 ; Load        ; -0.500       ; 1.475      ; 0.367      ;
; -0.672 ; state_machine:state_machine|inst4 ; state_machine:state_machine|inst1                     ; clock_generator:clock_in|inst7 ; Load        ; -0.500       ; 1.475      ; 0.455      ;
; -0.668 ; state_machine:state_machine|inst4 ; state_machine:state_machine|inst2                     ; clock_generator:clock_in|inst7 ; Load        ; -0.500       ; 1.475      ; 0.459      ;
; -0.654 ; state_machine:state_machine|inst2 ; state_machine:state_machine|inst3                     ; clock_generator:clock_in|inst7 ; Load        ; -0.500       ; 1.475      ; 0.473      ;
; -0.633 ; state_machine:state_machine|inst4 ; 4bit_4reg_file:inst9|4bit_parallel_register:R0|inst10 ; clock_generator:clock_in|inst7 ; Load        ; -0.500       ; 1.475      ; 0.494      ;
; -0.621 ; state_machine:state_machine|inst3 ; 4bit_4reg_file:inst9|4bit_parallel_register:R0|inst8  ; clock_generator:clock_in|inst7 ; Load        ; -0.500       ; 1.475      ; 0.506      ;
; -0.619 ; state_machine:state_machine|inst2 ; 4bit_4reg_file:inst9|4bit_parallel_register:R0|inst6  ; clock_generator:clock_in|inst7 ; Load        ; -0.500       ; 1.475      ; 0.508      ;
; -0.596 ; state_machine:state_machine|inst1 ; state_machine:state_machine|inst3                     ; clock_generator:clock_in|inst7 ; Load        ; -0.500       ; 1.475      ; 0.531      ;
; -0.593 ; state_machine:state_machine|inst3 ; state_machine:state_machine|inst2                     ; clock_generator:clock_in|inst7 ; Load        ; -0.500       ; 1.475      ; 0.534      ;
; -0.589 ; state_machine:state_machine|inst4 ; state_machine:state_machine|inst3                     ; clock_generator:clock_in|inst7 ; Load        ; -0.500       ; 1.475      ; 0.538      ;
; -0.562 ; state_machine:state_machine|inst3 ; 4bit_4reg_file:inst9|4bit_parallel_register:R2|inst8  ; clock_generator:clock_in|inst7 ; Load        ; -0.500       ; 1.475      ; 0.565      ;
; -0.552 ; state_machine:state_machine|inst1 ; 4bit_4reg_file:inst9|4bit_parallel_register:R0|inst   ; clock_generator:clock_in|inst7 ; Load        ; -0.500       ; 1.475      ; 0.575      ;
; -0.534 ; 3bit_counter:inst22|inst          ; 3bit_counter:inst22|inst1                             ; clock_generator:clock_in|inst7 ; Load        ; -0.500       ; 1.475      ; 0.593      ;
; -0.506 ; state_machine:state_machine|inst1 ; state_machine:state_machine|inst2                     ; clock_generator:clock_in|inst7 ; Load        ; -0.500       ; 1.475      ; 0.621      ;
; -0.489 ; state_machine:state_machine|inst3 ; state_machine:state_machine|inst4                     ; clock_generator:clock_in|inst7 ; Load        ; -0.500       ; 1.475      ; 0.638      ;
; -0.470 ; state_machine:state_machine|inst4 ; 4bit_4reg_file:inst9|4bit_parallel_register:R2|inst10 ; clock_generator:clock_in|inst7 ; Load        ; -0.500       ; 1.475      ; 0.657      ;
; -0.465 ; state_machine:state_machine|inst1 ; 4bit_4reg_file:inst9|4bit_parallel_register:R2|inst   ; clock_generator:clock_in|inst7 ; Load        ; -0.500       ; 1.475      ; 0.662      ;
; -0.464 ; state_machine:state_machine|inst4 ; 4bit_4reg_file:inst9|4bit_parallel_register:R3|inst10 ; clock_generator:clock_in|inst7 ; Load        ; -0.500       ; 1.474      ; 0.662      ;
; -0.462 ; state_machine:state_machine|inst4 ; 4bit_4reg_file:inst9|4bit_parallel_register:R1|inst10 ; clock_generator:clock_in|inst7 ; Load        ; -0.500       ; 1.474      ; 0.664      ;
; -0.457 ; state_machine:state_machine|inst3 ; 4bit_4reg_file:inst9|4bit_parallel_register:R1|inst8  ; clock_generator:clock_in|inst7 ; Load        ; -0.500       ; 1.474      ; 0.669      ;
; -0.457 ; state_machine:state_machine|inst3 ; 4bit_4reg_file:inst9|4bit_parallel_register:R3|inst8  ; clock_generator:clock_in|inst7 ; Load        ; -0.500       ; 1.474      ; 0.669      ;
; -0.455 ; state_machine:state_machine|inst2 ; 4bit_4reg_file:inst9|4bit_parallel_register:R1|inst6  ; clock_generator:clock_in|inst7 ; Load        ; -0.500       ; 1.474      ; 0.671      ;
; -0.455 ; state_machine:state_machine|inst2 ; 4bit_4reg_file:inst9|4bit_parallel_register:R3|inst6  ; clock_generator:clock_in|inst7 ; Load        ; -0.500       ; 1.474      ; 0.671      ;
; -0.445 ; state_machine:state_machine|inst2 ; 4bit_4reg_file:inst9|4bit_parallel_register:R2|inst6  ; clock_generator:clock_in|inst7 ; Load        ; -0.500       ; 1.475      ; 0.682      ;
; -0.439 ; state_machine:state_machine|inst1 ; 4bit_4reg_file:inst9|4bit_parallel_register:R1|inst   ; clock_generator:clock_in|inst7 ; Load        ; -0.500       ; 1.474      ; 0.687      ;
; -0.439 ; state_machine:state_machine|inst3 ; state_machine:state_machine|inst3                     ; clock_generator:clock_in|inst7 ; Load        ; -0.500       ; 1.475      ; 0.688      ;
; -0.435 ; state_machine:state_machine|inst1 ; 4bit_4reg_file:inst9|4bit_parallel_register:R3|inst   ; clock_generator:clock_in|inst7 ; Load        ; -0.500       ; 1.474      ; 0.691      ;
; -0.422 ; state_machine:state_machine|inst2 ; state_machine:state_machine|inst2                     ; clock_generator:clock_in|inst7 ; Load        ; -0.500       ; 1.475      ; 0.705      ;
; -0.349 ; state_machine:state_machine|inst2 ; state_machine:state_machine|inst4                     ; clock_generator:clock_in|inst7 ; Load        ; -0.500       ; 1.475      ; 0.778      ;
; -0.301 ; state_machine:state_machine|inst1 ; state_machine:state_machine|inst4                     ; clock_generator:clock_in|inst7 ; Load        ; -0.500       ; 1.475      ; 0.826      ;
; -0.280 ; 3bit_counter:inst22|inst          ; 4bit_4reg_file:inst9|4bit_parallel_register:R2|inst10 ; clock_generator:clock_in|inst7 ; Load        ; -0.500       ; 1.475      ; 0.847      ;
; -0.280 ; 3bit_counter:inst22|inst          ; 4bit_4reg_file:inst9|4bit_parallel_register:R2|inst8  ; clock_generator:clock_in|inst7 ; Load        ; -0.500       ; 1.475      ; 0.847      ;
; -0.280 ; 3bit_counter:inst22|inst          ; 4bit_4reg_file:inst9|4bit_parallel_register:R2|inst6  ; clock_generator:clock_in|inst7 ; Load        ; -0.500       ; 1.475      ; 0.847      ;
; -0.280 ; 3bit_counter:inst22|inst          ; 4bit_4reg_file:inst9|4bit_parallel_register:R2|inst   ; clock_generator:clock_in|inst7 ; Load        ; -0.500       ; 1.475      ; 0.847      ;
; -0.248 ; 8bit_shift_register:inst|data7    ; state_machine:state_machine|inst4                     ; clock_generator:clock_in|inst7 ; Load        ; -0.500       ; 1.666      ; 1.070      ;
; -0.248 ; 8bit_shift_register:inst|data7    ; state_machine:state_machine|inst1                     ; clock_generator:clock_in|inst7 ; Load        ; -0.500       ; 1.666      ; 1.070      ;
; -0.213 ; 3bit_counter:inst22|inst1         ; 4bit_4reg_file:inst9|4bit_parallel_register:R3|inst10 ; clock_generator:clock_in|inst7 ; Load        ; -0.500       ; 1.474      ; 0.913      ;
; -0.213 ; 3bit_counter:inst22|inst1         ; 4bit_4reg_file:inst9|4bit_parallel_register:R3|inst8  ; clock_generator:clock_in|inst7 ; Load        ; -0.500       ; 1.474      ; 0.913      ;
; -0.213 ; 3bit_counter:inst22|inst1         ; 4bit_4reg_file:inst9|4bit_parallel_register:R3|inst6  ; clock_generator:clock_in|inst7 ; Load        ; -0.500       ; 1.474      ; 0.913      ;
; -0.213 ; 3bit_counter:inst22|inst1         ; 4bit_4reg_file:inst9|4bit_parallel_register:R3|inst   ; clock_generator:clock_in|inst7 ; Load        ; -0.500       ; 1.474      ; 0.913      ;
; -0.209 ; 3bit_counter:inst22|inst1         ; 4bit_4reg_file:inst9|4bit_parallel_register:R1|inst10 ; clock_generator:clock_in|inst7 ; Load        ; -0.500       ; 1.474      ; 0.917      ;
; -0.209 ; 3bit_counter:inst22|inst1         ; 4bit_4reg_file:inst9|4bit_parallel_register:R1|inst8  ; clock_generator:clock_in|inst7 ; Load        ; -0.500       ; 1.474      ; 0.917      ;
; -0.209 ; 3bit_counter:inst22|inst1         ; 4bit_4reg_file:inst9|4bit_parallel_register:R1|inst6  ; clock_generator:clock_in|inst7 ; Load        ; -0.500       ; 1.474      ; 0.917      ;
; -0.209 ; 3bit_counter:inst22|inst1         ; 4bit_4reg_file:inst9|4bit_parallel_register:R1|inst   ; clock_generator:clock_in|inst7 ; Load        ; -0.500       ; 1.474      ; 0.917      ;
; -0.206 ; 3bit_counter:inst22|inst          ; 4bit_4reg_file:inst9|4bit_parallel_register:R0|inst10 ; clock_generator:clock_in|inst7 ; Load        ; -0.500       ; 1.475      ; 0.921      ;
; -0.206 ; 3bit_counter:inst22|inst          ; 4bit_4reg_file:inst9|4bit_parallel_register:R0|inst8  ; clock_generator:clock_in|inst7 ; Load        ; -0.500       ; 1.475      ; 0.921      ;
; -0.206 ; 3bit_counter:inst22|inst          ; 4bit_4reg_file:inst9|4bit_parallel_register:R0|inst6  ; clock_generator:clock_in|inst7 ; Load        ; -0.500       ; 1.475      ; 0.921      ;
; -0.206 ; 3bit_counter:inst22|inst          ; 4bit_4reg_file:inst9|4bit_parallel_register:R0|inst   ; clock_generator:clock_in|inst7 ; Load        ; -0.500       ; 1.475      ; 0.921      ;
; -0.153 ; 3bit_counter:inst22|inst1         ; 4bit_4reg_file:inst9|4bit_parallel_register:R2|inst10 ; clock_generator:clock_in|inst7 ; Load        ; -0.500       ; 1.475      ; 0.974      ;
; -0.153 ; 3bit_counter:inst22|inst1         ; 4bit_4reg_file:inst9|4bit_parallel_register:R2|inst8  ; clock_generator:clock_in|inst7 ; Load        ; -0.500       ; 1.475      ; 0.974      ;
; -0.153 ; 3bit_counter:inst22|inst1         ; 4bit_4reg_file:inst9|4bit_parallel_register:R2|inst6  ; clock_generator:clock_in|inst7 ; Load        ; -0.500       ; 1.475      ; 0.974      ;
; -0.153 ; 3bit_counter:inst22|inst1         ; 4bit_4reg_file:inst9|4bit_parallel_register:R2|inst   ; clock_generator:clock_in|inst7 ; Load        ; -0.500       ; 1.475      ; 0.974      ;
; -0.141 ; 8bit_shift_register:inst|data7    ; state_machine:state_machine|inst2                     ; clock_generator:clock_in|inst7 ; Load        ; -0.500       ; 1.666      ; 1.177      ;
; -0.123 ; 8bit_shift_register:inst|data7    ; state_machine:state_machine|inst3                     ; clock_generator:clock_in|inst7 ; Load        ; -0.500       ; 1.666      ; 1.195      ;
; -0.083 ; 3bit_counter:inst22|inst          ; 4bit_4reg_file:inst9|4bit_parallel_register:R3|inst10 ; clock_generator:clock_in|inst7 ; Load        ; -0.500       ; 1.474      ; 1.043      ;
; -0.083 ; 3bit_counter:inst22|inst          ; 4bit_4reg_file:inst9|4bit_parallel_register:R3|inst8  ; clock_generator:clock_in|inst7 ; Load        ; -0.500       ; 1.474      ; 1.043      ;
; -0.083 ; 3bit_counter:inst22|inst          ; 4bit_4reg_file:inst9|4bit_parallel_register:R3|inst6  ; clock_generator:clock_in|inst7 ; Load        ; -0.500       ; 1.474      ; 1.043      ;
; -0.083 ; 3bit_counter:inst22|inst          ; 4bit_4reg_file:inst9|4bit_parallel_register:R3|inst   ; clock_generator:clock_in|inst7 ; Load        ; -0.500       ; 1.474      ; 1.043      ;
; -0.081 ; 3bit_counter:inst22|inst          ; 4bit_4reg_file:inst9|4bit_parallel_register:R1|inst10 ; clock_generator:clock_in|inst7 ; Load        ; -0.500       ; 1.474      ; 1.045      ;
; -0.081 ; 3bit_counter:inst22|inst          ; 4bit_4reg_file:inst9|4bit_parallel_register:R1|inst8  ; clock_generator:clock_in|inst7 ; Load        ; -0.500       ; 1.474      ; 1.045      ;
; -0.081 ; 3bit_counter:inst22|inst          ; 4bit_4reg_file:inst9|4bit_parallel_register:R1|inst6  ; clock_generator:clock_in|inst7 ; Load        ; -0.500       ; 1.474      ; 1.045      ;
; -0.081 ; 3bit_counter:inst22|inst          ; 4bit_4reg_file:inst9|4bit_parallel_register:R1|inst   ; clock_generator:clock_in|inst7 ; Load        ; -0.500       ; 1.474      ; 1.045      ;
; -0.065 ; 3bit_counter:inst22|inst1         ; 4bit_4reg_file:inst9|4bit_parallel_register:R0|inst10 ; clock_generator:clock_in|inst7 ; Load        ; -0.500       ; 1.475      ; 1.062      ;
; -0.065 ; 3bit_counter:inst22|inst1         ; 4bit_4reg_file:inst9|4bit_parallel_register:R0|inst8  ; clock_generator:clock_in|inst7 ; Load        ; -0.500       ; 1.475      ; 1.062      ;
; -0.065 ; 3bit_counter:inst22|inst1         ; 4bit_4reg_file:inst9|4bit_parallel_register:R0|inst6  ; clock_generator:clock_in|inst7 ; Load        ; -0.500       ; 1.475      ; 1.062      ;
; -0.065 ; 3bit_counter:inst22|inst1         ; 4bit_4reg_file:inst9|4bit_parallel_register:R0|inst   ; clock_generator:clock_in|inst7 ; Load        ; -0.500       ; 1.475      ; 1.062      ;
; 0.215  ; 3bit_counter:inst22|inst          ; 3bit_counter:inst22|inst                              ; Load                           ; Load        ; 0.000        ; 0.000      ; 0.367      ;
; 0.215  ; 3bit_counter:inst22|inst1         ; 3bit_counter:inst22|inst1                             ; Load                           ; Load        ; 0.000        ; 0.000      ; 0.367      ;
; 0.215  ; state_machine:state_machine|inst4 ; state_machine:state_machine|inst4                     ; Load                           ; Load        ; 0.000        ; 0.000      ; 0.367      ;
; 0.303  ; state_machine:state_machine|inst4 ; state_machine:state_machine|inst1                     ; Load                           ; Load        ; 0.000        ; 0.000      ; 0.455      ;
; 0.307  ; state_machine:state_machine|inst4 ; state_machine:state_machine|inst2                     ; Load                           ; Load        ; 0.000        ; 0.000      ; 0.459      ;
; 0.321  ; state_machine:state_machine|inst2 ; state_machine:state_machine|inst3                     ; Load                           ; Load        ; 0.000        ; 0.000      ; 0.473      ;
; 0.342  ; state_machine:state_machine|inst4 ; 4bit_4reg_file:inst9|4bit_parallel_register:R0|inst10 ; Load                           ; Load        ; 0.000        ; 0.000      ; 0.494      ;
; 0.354  ; state_machine:state_machine|inst3 ; 4bit_4reg_file:inst9|4bit_parallel_register:R0|inst8  ; Load                           ; Load        ; 0.000        ; 0.000      ; 0.506      ;
; 0.356  ; state_machine:state_machine|inst2 ; 4bit_4reg_file:inst9|4bit_parallel_register:R0|inst6  ; Load                           ; Load        ; 0.000        ; 0.000      ; 0.508      ;
; 0.379  ; state_machine:state_machine|inst1 ; state_machine:state_machine|inst3                     ; Load                           ; Load        ; 0.000        ; 0.000      ; 0.531      ;
; 0.382  ; state_machine:state_machine|inst3 ; state_machine:state_machine|inst2                     ; Load                           ; Load        ; 0.000        ; 0.000      ; 0.534      ;
; 0.386  ; state_machine:state_machine|inst4 ; state_machine:state_machine|inst3                     ; Load                           ; Load        ; 0.000        ; 0.000      ; 0.538      ;
; 0.413  ; state_machine:state_machine|inst3 ; 4bit_4reg_file:inst9|4bit_parallel_register:R2|inst8  ; Load                           ; Load        ; 0.000        ; 0.000      ; 0.565      ;
; 0.423  ; state_machine:state_machine|inst1 ; 4bit_4reg_file:inst9|4bit_parallel_register:R0|inst   ; Load                           ; Load        ; 0.000        ; 0.000      ; 0.575      ;
; 0.441  ; 3bit_counter:inst22|inst          ; 3bit_counter:inst22|inst1                             ; Load                           ; Load        ; 0.000        ; 0.000      ; 0.593      ;
; 0.469  ; state_machine:state_machine|inst1 ; state_machine:state_machine|inst2                     ; Load                           ; Load        ; 0.000        ; 0.000      ; 0.621      ;
; 0.486  ; state_machine:state_machine|inst3 ; state_machine:state_machine|inst4                     ; Load                           ; Load        ; 0.000        ; 0.000      ; 0.638      ;
; 0.505  ; state_machine:state_machine|inst4 ; 4bit_4reg_file:inst9|4bit_parallel_register:R2|inst10 ; Load                           ; Load        ; 0.000        ; 0.000      ; 0.657      ;
; 0.510  ; state_machine:state_machine|inst1 ; 4bit_4reg_file:inst9|4bit_parallel_register:R2|inst   ; Load                           ; Load        ; 0.000        ; 0.000      ; 0.662      ;
; 0.511  ; state_machine:state_machine|inst4 ; 4bit_4reg_file:inst9|4bit_parallel_register:R3|inst10 ; Load                           ; Load        ; 0.000        ; -0.001     ; 0.662      ;
; 0.513  ; state_machine:state_machine|inst4 ; 4bit_4reg_file:inst9|4bit_parallel_register:R1|inst10 ; Load                           ; Load        ; 0.000        ; -0.001     ; 0.664      ;
; 0.518  ; state_machine:state_machine|inst3 ; 4bit_4reg_file:inst9|4bit_parallel_register:R1|inst8  ; Load                           ; Load        ; 0.000        ; -0.001     ; 0.669      ;
; 0.518  ; state_machine:state_machine|inst3 ; 4bit_4reg_file:inst9|4bit_parallel_register:R3|inst8  ; Load                           ; Load        ; 0.000        ; -0.001     ; 0.669      ;
; 0.520  ; state_machine:state_machine|inst2 ; 4bit_4reg_file:inst9|4bit_parallel_register:R1|inst6  ; Load                           ; Load        ; 0.000        ; -0.001     ; 0.671      ;
; 0.520  ; state_machine:state_machine|inst2 ; 4bit_4reg_file:inst9|4bit_parallel_register:R3|inst6  ; Load                           ; Load        ; 0.000        ; -0.001     ; 0.671      ;
; 0.530  ; state_machine:state_machine|inst2 ; 4bit_4reg_file:inst9|4bit_parallel_register:R2|inst6  ; Load                           ; Load        ; 0.000        ; 0.000      ; 0.682      ;
; 0.536  ; state_machine:state_machine|inst1 ; 4bit_4reg_file:inst9|4bit_parallel_register:R1|inst   ; Load                           ; Load        ; 0.000        ; -0.001     ; 0.687      ;
; 0.536  ; state_machine:state_machine|inst3 ; state_machine:state_machine|inst3                     ; Load                           ; Load        ; 0.000        ; 0.000      ; 0.688      ;
; 0.540  ; state_machine:state_machine|inst1 ; 4bit_4reg_file:inst9|4bit_parallel_register:R3|inst   ; Load                           ; Load        ; 0.000        ; -0.001     ; 0.691      ;
; 0.553  ; state_machine:state_machine|inst2 ; state_machine:state_machine|inst2                     ; Load                           ; Load        ; 0.000        ; 0.000      ; 0.705      ;
; 0.626  ; state_machine:state_machine|inst2 ; state_machine:state_machine|inst4                     ; Load                           ; Load        ; 0.000        ; 0.000      ; 0.778      ;
; 0.674  ; state_machine:state_machine|inst1 ; state_machine:state_machine|inst4                     ; Load                           ; Load        ; 0.000        ; 0.000      ; 0.826      ;
+--------+-----------------------------------+-------------------------------------------------------+--------------------------------+-------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Hold: 'clock_generator:clock_in|inst7'                                                                                                                                                             ;
+--------+-----------------------------------+-------------------------------------------------------+--------------------------------+--------------------------------+--------------+------------+------------+
; Slack  ; From Node                         ; To Node                                               ; Launch Clock                   ; Latch Clock                    ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------------+-------------------------------------------------------+--------------------------------+--------------------------------+--------------+------------+------------+
; -0.073 ; Load                              ; 8bit_shift_register:inst|data2                        ; Load                           ; clock_generator:clock_in|inst7 ; 0.000        ; 1.493      ; 1.572      ;
; -0.073 ; Load                              ; 8bit_shift_register:inst|data5                        ; Load                           ; clock_generator:clock_in|inst7 ; 0.000        ; 1.493      ; 1.572      ;
; -0.072 ; Load                              ; 8bit_shift_register:inst|data0                        ; Load                           ; clock_generator:clock_in|inst7 ; 0.000        ; 1.493      ; 1.573      ;
; -0.071 ; Load                              ; 8bit_shift_register:inst|data3                        ; Load                           ; clock_generator:clock_in|inst7 ; 0.000        ; 1.493      ; 1.574      ;
; -0.069 ; Load                              ; 8bit_shift_register:inst|data4                        ; Load                           ; clock_generator:clock_in|inst7 ; 0.000        ; 1.493      ; 1.576      ;
; -0.053 ; Load                              ; 8bit_shift_register:inst|data6                        ; Load                           ; clock_generator:clock_in|inst7 ; 0.000        ; 1.493      ; 1.592      ;
; -0.051 ; Load                              ; 8bit_shift_register:inst|data1                        ; Load                           ; clock_generator:clock_in|inst7 ; 0.000        ; 1.493      ; 1.594      ;
; -0.028 ; Load                              ; 8bit_shift_register:inst|data7                        ; Load                           ; clock_generator:clock_in|inst7 ; 0.000        ; 1.455      ; 1.579      ;
; 0.215  ; 3bit_counter:inst22|inst          ; 3bit_counter:inst22|inst                              ; clock_generator:clock_in|inst7 ; clock_generator:clock_in|inst7 ; 0.000        ; 0.000      ; 0.367      ;
; 0.215  ; 3bit_counter:inst22|inst1         ; 3bit_counter:inst22|inst1                             ; clock_generator:clock_in|inst7 ; clock_generator:clock_in|inst7 ; 0.000        ; 0.000      ; 0.367      ;
; 0.215  ; state_machine:state_machine|inst4 ; state_machine:state_machine|inst4                     ; clock_generator:clock_in|inst7 ; clock_generator:clock_in|inst7 ; 0.000        ; 0.000      ; 0.367      ;
; 0.239  ; 8bit_shift_register:inst|data4    ; 8bit_shift_register:inst|data5                        ; clock_generator:clock_in|inst7 ; clock_generator:clock_in|inst7 ; 0.000        ; 0.000      ; 0.391      ;
; 0.244  ; 8bit_shift_register:inst|data1    ; 8bit_shift_register:inst|data2                        ; clock_generator:clock_in|inst7 ; clock_generator:clock_in|inst7 ; 0.000        ; 0.000      ; 0.396      ;
; 0.244  ; 8bit_shift_register:inst|data5    ; 8bit_shift_register:inst|data6                        ; clock_generator:clock_in|inst7 ; clock_generator:clock_in|inst7 ; 0.000        ; 0.000      ; 0.396      ;
; 0.303  ; state_machine:state_machine|inst4 ; state_machine:state_machine|inst1                     ; clock_generator:clock_in|inst7 ; clock_generator:clock_in|inst7 ; 0.000        ; 0.000      ; 0.455      ;
; 0.307  ; state_machine:state_machine|inst4 ; state_machine:state_machine|inst2                     ; clock_generator:clock_in|inst7 ; clock_generator:clock_in|inst7 ; 0.000        ; 0.000      ; 0.459      ;
; 0.321  ; state_machine:state_machine|inst2 ; state_machine:state_machine|inst3                     ; clock_generator:clock_in|inst7 ; clock_generator:clock_in|inst7 ; 0.000        ; 0.000      ; 0.473      ;
; 0.342  ; state_machine:state_machine|inst4 ; 4bit_4reg_file:inst9|4bit_parallel_register:R0|inst10 ; clock_generator:clock_in|inst7 ; clock_generator:clock_in|inst7 ; 0.000        ; 0.000      ; 0.494      ;
; 0.354  ; state_machine:state_machine|inst3 ; 4bit_4reg_file:inst9|4bit_parallel_register:R0|inst8  ; clock_generator:clock_in|inst7 ; clock_generator:clock_in|inst7 ; 0.000        ; 0.000      ; 0.506      ;
; 0.356  ; state_machine:state_machine|inst2 ; 4bit_4reg_file:inst9|4bit_parallel_register:R0|inst6  ; clock_generator:clock_in|inst7 ; clock_generator:clock_in|inst7 ; 0.000        ; 0.000      ; 0.508      ;
; 0.369  ; 8bit_shift_register:inst|data2    ; 8bit_shift_register:inst|data3                        ; clock_generator:clock_in|inst7 ; clock_generator:clock_in|inst7 ; 0.000        ; 0.000      ; 0.521      ;
; 0.370  ; 8bit_shift_register:inst|data0    ; 8bit_shift_register:inst|data1                        ; clock_generator:clock_in|inst7 ; clock_generator:clock_in|inst7 ; 0.000        ; 0.000      ; 0.522      ;
; 0.371  ; 8bit_shift_register:inst|data3    ; 8bit_shift_register:inst|data4                        ; clock_generator:clock_in|inst7 ; clock_generator:clock_in|inst7 ; 0.000        ; 0.000      ; 0.523      ;
; 0.379  ; state_machine:state_machine|inst1 ; state_machine:state_machine|inst3                     ; clock_generator:clock_in|inst7 ; clock_generator:clock_in|inst7 ; 0.000        ; 0.000      ; 0.531      ;
; 0.382  ; state_machine:state_machine|inst3 ; state_machine:state_machine|inst2                     ; clock_generator:clock_in|inst7 ; clock_generator:clock_in|inst7 ; 0.000        ; 0.000      ; 0.534      ;
; 0.386  ; state_machine:state_machine|inst4 ; state_machine:state_machine|inst3                     ; clock_generator:clock_in|inst7 ; clock_generator:clock_in|inst7 ; 0.000        ; 0.000      ; 0.538      ;
; 0.413  ; state_machine:state_machine|inst3 ; 4bit_4reg_file:inst9|4bit_parallel_register:R2|inst8  ; clock_generator:clock_in|inst7 ; clock_generator:clock_in|inst7 ; 0.000        ; 0.000      ; 0.565      ;
; 0.423  ; state_machine:state_machine|inst1 ; 4bit_4reg_file:inst9|4bit_parallel_register:R0|inst   ; clock_generator:clock_in|inst7 ; clock_generator:clock_in|inst7 ; 0.000        ; 0.000      ; 0.575      ;
; 0.427  ; Load                              ; 8bit_shift_register:inst|data2                        ; Load                           ; clock_generator:clock_in|inst7 ; -0.500       ; 1.493      ; 1.572      ;
; 0.427  ; Load                              ; 8bit_shift_register:inst|data5                        ; Load                           ; clock_generator:clock_in|inst7 ; -0.500       ; 1.493      ; 1.572      ;
; 0.428  ; Load                              ; 8bit_shift_register:inst|data0                        ; Load                           ; clock_generator:clock_in|inst7 ; -0.500       ; 1.493      ; 1.573      ;
; 0.429  ; Load                              ; 8bit_shift_register:inst|data3                        ; Load                           ; clock_generator:clock_in|inst7 ; -0.500       ; 1.493      ; 1.574      ;
; 0.431  ; Load                              ; 8bit_shift_register:inst|data4                        ; Load                           ; clock_generator:clock_in|inst7 ; -0.500       ; 1.493      ; 1.576      ;
; 0.441  ; 3bit_counter:inst22|inst          ; 3bit_counter:inst22|inst1                             ; clock_generator:clock_in|inst7 ; clock_generator:clock_in|inst7 ; 0.000        ; 0.000      ; 0.593      ;
; 0.447  ; Load                              ; 8bit_shift_register:inst|data6                        ; Load                           ; clock_generator:clock_in|inst7 ; -0.500       ; 1.493      ; 1.592      ;
; 0.449  ; Load                              ; 8bit_shift_register:inst|data1                        ; Load                           ; clock_generator:clock_in|inst7 ; -0.500       ; 1.493      ; 1.594      ;
; 0.469  ; state_machine:state_machine|inst1 ; state_machine:state_machine|inst2                     ; clock_generator:clock_in|inst7 ; clock_generator:clock_in|inst7 ; 0.000        ; 0.000      ; 0.621      ;
; 0.472  ; Load                              ; 8bit_shift_register:inst|data7                        ; Load                           ; clock_generator:clock_in|inst7 ; -0.500       ; 1.455      ; 1.579      ;
; 0.486  ; state_machine:state_machine|inst3 ; state_machine:state_machine|inst4                     ; clock_generator:clock_in|inst7 ; clock_generator:clock_in|inst7 ; 0.000        ; 0.000      ; 0.638      ;
; 0.505  ; state_machine:state_machine|inst4 ; 4bit_4reg_file:inst9|4bit_parallel_register:R2|inst10 ; clock_generator:clock_in|inst7 ; clock_generator:clock_in|inst7 ; 0.000        ; 0.000      ; 0.657      ;
; 0.510  ; state_machine:state_machine|inst1 ; 4bit_4reg_file:inst9|4bit_parallel_register:R2|inst   ; clock_generator:clock_in|inst7 ; clock_generator:clock_in|inst7 ; 0.000        ; 0.000      ; 0.662      ;
; 0.511  ; state_machine:state_machine|inst4 ; 4bit_4reg_file:inst9|4bit_parallel_register:R3|inst10 ; clock_generator:clock_in|inst7 ; clock_generator:clock_in|inst7 ; 0.000        ; -0.001     ; 0.662      ;
; 0.513  ; state_machine:state_machine|inst4 ; 4bit_4reg_file:inst9|4bit_parallel_register:R1|inst10 ; clock_generator:clock_in|inst7 ; clock_generator:clock_in|inst7 ; 0.000        ; -0.001     ; 0.664      ;
; 0.518  ; state_machine:state_machine|inst3 ; 4bit_4reg_file:inst9|4bit_parallel_register:R1|inst8  ; clock_generator:clock_in|inst7 ; clock_generator:clock_in|inst7 ; 0.000        ; -0.001     ; 0.669      ;
; 0.518  ; state_machine:state_machine|inst3 ; 4bit_4reg_file:inst9|4bit_parallel_register:R3|inst8  ; clock_generator:clock_in|inst7 ; clock_generator:clock_in|inst7 ; 0.000        ; -0.001     ; 0.669      ;
; 0.520  ; state_machine:state_machine|inst2 ; 4bit_4reg_file:inst9|4bit_parallel_register:R1|inst6  ; clock_generator:clock_in|inst7 ; clock_generator:clock_in|inst7 ; 0.000        ; -0.001     ; 0.671      ;
; 0.520  ; state_machine:state_machine|inst2 ; 4bit_4reg_file:inst9|4bit_parallel_register:R3|inst6  ; clock_generator:clock_in|inst7 ; clock_generator:clock_in|inst7 ; 0.000        ; -0.001     ; 0.671      ;
; 0.530  ; state_machine:state_machine|inst2 ; 4bit_4reg_file:inst9|4bit_parallel_register:R2|inst6  ; clock_generator:clock_in|inst7 ; clock_generator:clock_in|inst7 ; 0.000        ; 0.000      ; 0.682      ;
; 0.536  ; state_machine:state_machine|inst1 ; 4bit_4reg_file:inst9|4bit_parallel_register:R1|inst   ; clock_generator:clock_in|inst7 ; clock_generator:clock_in|inst7 ; 0.000        ; -0.001     ; 0.687      ;
; 0.536  ; state_machine:state_machine|inst3 ; state_machine:state_machine|inst3                     ; clock_generator:clock_in|inst7 ; clock_generator:clock_in|inst7 ; 0.000        ; 0.000      ; 0.688      ;
; 0.540  ; state_machine:state_machine|inst1 ; 4bit_4reg_file:inst9|4bit_parallel_register:R3|inst   ; clock_generator:clock_in|inst7 ; clock_generator:clock_in|inst7 ; 0.000        ; -0.001     ; 0.691      ;
; 0.553  ; state_machine:state_machine|inst2 ; state_machine:state_machine|inst2                     ; clock_generator:clock_in|inst7 ; clock_generator:clock_in|inst7 ; 0.000        ; 0.000      ; 0.705      ;
; 0.626  ; state_machine:state_machine|inst2 ; state_machine:state_machine|inst4                     ; clock_generator:clock_in|inst7 ; clock_generator:clock_in|inst7 ; 0.000        ; 0.000      ; 0.778      ;
; 0.674  ; state_machine:state_machine|inst1 ; state_machine:state_machine|inst4                     ; clock_generator:clock_in|inst7 ; clock_generator:clock_in|inst7 ; 0.000        ; 0.000      ; 0.826      ;
; 0.695  ; 3bit_counter:inst22|inst          ; 4bit_4reg_file:inst9|4bit_parallel_register:R2|inst10 ; clock_generator:clock_in|inst7 ; clock_generator:clock_in|inst7 ; 0.000        ; 0.000      ; 0.847      ;
; 0.695  ; 3bit_counter:inst22|inst          ; 4bit_4reg_file:inst9|4bit_parallel_register:R2|inst8  ; clock_generator:clock_in|inst7 ; clock_generator:clock_in|inst7 ; 0.000        ; 0.000      ; 0.847      ;
; 0.695  ; 3bit_counter:inst22|inst          ; 4bit_4reg_file:inst9|4bit_parallel_register:R2|inst6  ; clock_generator:clock_in|inst7 ; clock_generator:clock_in|inst7 ; 0.000        ; 0.000      ; 0.847      ;
; 0.695  ; 3bit_counter:inst22|inst          ; 4bit_4reg_file:inst9|4bit_parallel_register:R2|inst   ; clock_generator:clock_in|inst7 ; clock_generator:clock_in|inst7 ; 0.000        ; 0.000      ; 0.847      ;
; 0.713  ; 8bit_shift_register:inst|data6    ; 8bit_shift_register:inst|data7                        ; clock_generator:clock_in|inst7 ; clock_generator:clock_in|inst7 ; 0.000        ; -0.038     ; 0.827      ;
; 0.727  ; 8bit_shift_register:inst|data7    ; state_machine:state_machine|inst4                     ; clock_generator:clock_in|inst7 ; clock_generator:clock_in|inst7 ; 0.000        ; 0.191      ; 1.070      ;
; 0.727  ; 8bit_shift_register:inst|data7    ; state_machine:state_machine|inst1                     ; clock_generator:clock_in|inst7 ; clock_generator:clock_in|inst7 ; 0.000        ; 0.191      ; 1.070      ;
; 0.762  ; 3bit_counter:inst22|inst1         ; 4bit_4reg_file:inst9|4bit_parallel_register:R3|inst10 ; clock_generator:clock_in|inst7 ; clock_generator:clock_in|inst7 ; 0.000        ; -0.001     ; 0.913      ;
; 0.762  ; 3bit_counter:inst22|inst1         ; 4bit_4reg_file:inst9|4bit_parallel_register:R3|inst8  ; clock_generator:clock_in|inst7 ; clock_generator:clock_in|inst7 ; 0.000        ; -0.001     ; 0.913      ;
; 0.762  ; 3bit_counter:inst22|inst1         ; 4bit_4reg_file:inst9|4bit_parallel_register:R3|inst6  ; clock_generator:clock_in|inst7 ; clock_generator:clock_in|inst7 ; 0.000        ; -0.001     ; 0.913      ;
; 0.762  ; 3bit_counter:inst22|inst1         ; 4bit_4reg_file:inst9|4bit_parallel_register:R3|inst   ; clock_generator:clock_in|inst7 ; clock_generator:clock_in|inst7 ; 0.000        ; -0.001     ; 0.913      ;
; 0.766  ; 3bit_counter:inst22|inst1         ; 4bit_4reg_file:inst9|4bit_parallel_register:R1|inst10 ; clock_generator:clock_in|inst7 ; clock_generator:clock_in|inst7 ; 0.000        ; -0.001     ; 0.917      ;
; 0.766  ; 3bit_counter:inst22|inst1         ; 4bit_4reg_file:inst9|4bit_parallel_register:R1|inst8  ; clock_generator:clock_in|inst7 ; clock_generator:clock_in|inst7 ; 0.000        ; -0.001     ; 0.917      ;
; 0.766  ; 3bit_counter:inst22|inst1         ; 4bit_4reg_file:inst9|4bit_parallel_register:R1|inst6  ; clock_generator:clock_in|inst7 ; clock_generator:clock_in|inst7 ; 0.000        ; -0.001     ; 0.917      ;
; 0.766  ; 3bit_counter:inst22|inst1         ; 4bit_4reg_file:inst9|4bit_parallel_register:R1|inst   ; clock_generator:clock_in|inst7 ; clock_generator:clock_in|inst7 ; 0.000        ; -0.001     ; 0.917      ;
; 0.769  ; 3bit_counter:inst22|inst          ; 4bit_4reg_file:inst9|4bit_parallel_register:R0|inst10 ; clock_generator:clock_in|inst7 ; clock_generator:clock_in|inst7 ; 0.000        ; 0.000      ; 0.921      ;
; 0.769  ; 3bit_counter:inst22|inst          ; 4bit_4reg_file:inst9|4bit_parallel_register:R0|inst8  ; clock_generator:clock_in|inst7 ; clock_generator:clock_in|inst7 ; 0.000        ; 0.000      ; 0.921      ;
; 0.769  ; 3bit_counter:inst22|inst          ; 4bit_4reg_file:inst9|4bit_parallel_register:R0|inst6  ; clock_generator:clock_in|inst7 ; clock_generator:clock_in|inst7 ; 0.000        ; 0.000      ; 0.921      ;
; 0.769  ; 3bit_counter:inst22|inst          ; 4bit_4reg_file:inst9|4bit_parallel_register:R0|inst   ; clock_generator:clock_in|inst7 ; clock_generator:clock_in|inst7 ; 0.000        ; 0.000      ; 0.921      ;
; 0.822  ; 3bit_counter:inst22|inst1         ; 4bit_4reg_file:inst9|4bit_parallel_register:R2|inst10 ; clock_generator:clock_in|inst7 ; clock_generator:clock_in|inst7 ; 0.000        ; 0.000      ; 0.974      ;
; 0.822  ; 3bit_counter:inst22|inst1         ; 4bit_4reg_file:inst9|4bit_parallel_register:R2|inst8  ; clock_generator:clock_in|inst7 ; clock_generator:clock_in|inst7 ; 0.000        ; 0.000      ; 0.974      ;
; 0.822  ; 3bit_counter:inst22|inst1         ; 4bit_4reg_file:inst9|4bit_parallel_register:R2|inst6  ; clock_generator:clock_in|inst7 ; clock_generator:clock_in|inst7 ; 0.000        ; 0.000      ; 0.974      ;
; 0.822  ; 3bit_counter:inst22|inst1         ; 4bit_4reg_file:inst9|4bit_parallel_register:R2|inst   ; clock_generator:clock_in|inst7 ; clock_generator:clock_in|inst7 ; 0.000        ; 0.000      ; 0.974      ;
; 0.834  ; 8bit_shift_register:inst|data7    ; state_machine:state_machine|inst2                     ; clock_generator:clock_in|inst7 ; clock_generator:clock_in|inst7 ; 0.000        ; 0.191      ; 1.177      ;
; 0.852  ; 8bit_shift_register:inst|data7    ; state_machine:state_machine|inst3                     ; clock_generator:clock_in|inst7 ; clock_generator:clock_in|inst7 ; 0.000        ; 0.191      ; 1.195      ;
; 0.892  ; 3bit_counter:inst22|inst          ; 4bit_4reg_file:inst9|4bit_parallel_register:R3|inst10 ; clock_generator:clock_in|inst7 ; clock_generator:clock_in|inst7 ; 0.000        ; -0.001     ; 1.043      ;
; 0.892  ; 3bit_counter:inst22|inst          ; 4bit_4reg_file:inst9|4bit_parallel_register:R3|inst8  ; clock_generator:clock_in|inst7 ; clock_generator:clock_in|inst7 ; 0.000        ; -0.001     ; 1.043      ;
; 0.892  ; 3bit_counter:inst22|inst          ; 4bit_4reg_file:inst9|4bit_parallel_register:R3|inst6  ; clock_generator:clock_in|inst7 ; clock_generator:clock_in|inst7 ; 0.000        ; -0.001     ; 1.043      ;
; 0.892  ; 3bit_counter:inst22|inst          ; 4bit_4reg_file:inst9|4bit_parallel_register:R3|inst   ; clock_generator:clock_in|inst7 ; clock_generator:clock_in|inst7 ; 0.000        ; -0.001     ; 1.043      ;
; 0.894  ; 3bit_counter:inst22|inst          ; 4bit_4reg_file:inst9|4bit_parallel_register:R1|inst10 ; clock_generator:clock_in|inst7 ; clock_generator:clock_in|inst7 ; 0.000        ; -0.001     ; 1.045      ;
; 0.894  ; 3bit_counter:inst22|inst          ; 4bit_4reg_file:inst9|4bit_parallel_register:R1|inst8  ; clock_generator:clock_in|inst7 ; clock_generator:clock_in|inst7 ; 0.000        ; -0.001     ; 1.045      ;
; 0.894  ; 3bit_counter:inst22|inst          ; 4bit_4reg_file:inst9|4bit_parallel_register:R1|inst6  ; clock_generator:clock_in|inst7 ; clock_generator:clock_in|inst7 ; 0.000        ; -0.001     ; 1.045      ;
; 0.894  ; 3bit_counter:inst22|inst          ; 4bit_4reg_file:inst9|4bit_parallel_register:R1|inst   ; clock_generator:clock_in|inst7 ; clock_generator:clock_in|inst7 ; 0.000        ; -0.001     ; 1.045      ;
; 0.910  ; 3bit_counter:inst22|inst1         ; 4bit_4reg_file:inst9|4bit_parallel_register:R0|inst10 ; clock_generator:clock_in|inst7 ; clock_generator:clock_in|inst7 ; 0.000        ; 0.000      ; 1.062      ;
; 0.910  ; 3bit_counter:inst22|inst1         ; 4bit_4reg_file:inst9|4bit_parallel_register:R0|inst8  ; clock_generator:clock_in|inst7 ; clock_generator:clock_in|inst7 ; 0.000        ; 0.000      ; 1.062      ;
; 0.910  ; 3bit_counter:inst22|inst1         ; 4bit_4reg_file:inst9|4bit_parallel_register:R0|inst6  ; clock_generator:clock_in|inst7 ; clock_generator:clock_in|inst7 ; 0.000        ; 0.000      ; 1.062      ;
; 0.910  ; 3bit_counter:inst22|inst1         ; 4bit_4reg_file:inst9|4bit_parallel_register:R0|inst   ; clock_generator:clock_in|inst7 ; clock_generator:clock_in|inst7 ; 0.000        ; 0.000      ; 1.062      ;
; 2.190  ; 3bit_counter:inst22|inst          ; 3bit_counter:inst22|inst                              ; Load                           ; clock_generator:clock_in|inst7 ; -0.500       ; -1.475     ; 0.367      ;
; 2.190  ; 3bit_counter:inst22|inst1         ; 3bit_counter:inst22|inst1                             ; Load                           ; clock_generator:clock_in|inst7 ; -0.500       ; -1.475     ; 0.367      ;
; 2.190  ; state_machine:state_machine|inst4 ; state_machine:state_machine|inst4                     ; Load                           ; clock_generator:clock_in|inst7 ; -0.500       ; -1.475     ; 0.367      ;
; 2.278  ; state_machine:state_machine|inst4 ; state_machine:state_machine|inst1                     ; Load                           ; clock_generator:clock_in|inst7 ; -0.500       ; -1.475     ; 0.455      ;
; 2.282  ; state_machine:state_machine|inst4 ; state_machine:state_machine|inst2                     ; Load                           ; clock_generator:clock_in|inst7 ; -0.500       ; -1.475     ; 0.459      ;
; 2.296  ; state_machine:state_machine|inst2 ; state_machine:state_machine|inst3                     ; Load                           ; clock_generator:clock_in|inst7 ; -0.500       ; -1.475     ; 0.473      ;
; 2.317  ; state_machine:state_machine|inst4 ; 4bit_4reg_file:inst9|4bit_parallel_register:R0|inst10 ; Load                           ; clock_generator:clock_in|inst7 ; -0.500       ; -1.475     ; 0.494      ;
; 2.329  ; state_machine:state_machine|inst3 ; 4bit_4reg_file:inst9|4bit_parallel_register:R0|inst8  ; Load                           ; clock_generator:clock_in|inst7 ; -0.500       ; -1.475     ; 0.506      ;
; 2.331  ; state_machine:state_machine|inst2 ; 4bit_4reg_file:inst9|4bit_parallel_register:R0|inst6  ; Load                           ; clock_generator:clock_in|inst7 ; -0.500       ; -1.475     ; 0.508      ;
+--------+-----------------------------------+-------------------------------------------------------+--------------------------------+--------------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Minimum Pulse Width: 'Clock'                                                                                                     ;
+--------+--------------+----------------+------------------+-------+------------+------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock ; Clock Edge ; Target                                                     ;
+--------+--------------+----------------+------------------+-------+------------+------------------------------------------------------------+
; -1.380 ; 1.000        ; 2.380          ; Port Rate        ; Clock ; Rise       ; Clock                                                      ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; Clock ; Rise       ; clock_generator:clock_in|clock_divider_1024:inst101|inst1  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; Clock ; Rise       ; clock_generator:clock_in|clock_divider_1024:inst101|inst1  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; Clock ; Rise       ; clock_generator:clock_in|clock_divider_1024:inst101|inst10 ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; Clock ; Rise       ; clock_generator:clock_in|clock_divider_1024:inst101|inst10 ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; Clock ; Rise       ; clock_generator:clock_in|clock_divider_1024:inst101|inst2  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; Clock ; Rise       ; clock_generator:clock_in|clock_divider_1024:inst101|inst2  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; Clock ; Rise       ; clock_generator:clock_in|clock_divider_1024:inst101|inst3  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; Clock ; Rise       ; clock_generator:clock_in|clock_divider_1024:inst101|inst3  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; Clock ; Rise       ; clock_generator:clock_in|clock_divider_1024:inst101|inst4  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; Clock ; Rise       ; clock_generator:clock_in|clock_divider_1024:inst101|inst4  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; Clock ; Rise       ; clock_generator:clock_in|clock_divider_1024:inst101|inst5  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; Clock ; Rise       ; clock_generator:clock_in|clock_divider_1024:inst101|inst5  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; Clock ; Rise       ; clock_generator:clock_in|clock_divider_1024:inst101|inst6  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; Clock ; Rise       ; clock_generator:clock_in|clock_divider_1024:inst101|inst6  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; Clock ; Rise       ; clock_generator:clock_in|clock_divider_1024:inst101|inst7  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; Clock ; Rise       ; clock_generator:clock_in|clock_divider_1024:inst101|inst7  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; Clock ; Rise       ; clock_generator:clock_in|clock_divider_1024:inst101|inst8  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; Clock ; Rise       ; clock_generator:clock_in|clock_divider_1024:inst101|inst8  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; Clock ; Rise       ; clock_generator:clock_in|clock_divider_1024:inst101|inst9  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; Clock ; Rise       ; clock_generator:clock_in|clock_divider_1024:inst101|inst9  ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; Clock ; Rise       ; Clock|combout                                              ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; Clock ; Rise       ; Clock|combout                                              ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; Clock ; Rise       ; Clock~clkctrl|inclk[0]                                     ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; Clock ; Rise       ; Clock~clkctrl|inclk[0]                                     ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; Clock ; Rise       ; Clock~clkctrl|outclk                                       ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; Clock ; Rise       ; Clock~clkctrl|outclk                                       ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; Clock ; Rise       ; clock_in|inst101|inst10|clk                                ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; Clock ; Rise       ; clock_in|inst101|inst10|clk                                ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; Clock ; Rise       ; clock_in|inst101|inst1|clk                                 ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; Clock ; Rise       ; clock_in|inst101|inst1|clk                                 ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; Clock ; Rise       ; clock_in|inst101|inst2|clk                                 ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; Clock ; Rise       ; clock_in|inst101|inst2|clk                                 ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; Clock ; Rise       ; clock_in|inst101|inst3|clk                                 ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; Clock ; Rise       ; clock_in|inst101|inst3|clk                                 ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; Clock ; Rise       ; clock_in|inst101|inst4|clk                                 ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; Clock ; Rise       ; clock_in|inst101|inst4|clk                                 ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; Clock ; Rise       ; clock_in|inst101|inst5|clk                                 ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; Clock ; Rise       ; clock_in|inst101|inst5|clk                                 ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; Clock ; Rise       ; clock_in|inst101|inst6|clk                                 ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; Clock ; Rise       ; clock_in|inst101|inst6|clk                                 ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; Clock ; Rise       ; clock_in|inst101|inst7|clk                                 ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; Clock ; Rise       ; clock_in|inst101|inst7|clk                                 ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; Clock ; Rise       ; clock_in|inst101|inst8|clk                                 ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; Clock ; Rise       ; clock_in|inst101|inst8|clk                                 ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; Clock ; Rise       ; clock_in|inst101|inst9|clk                                 ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; Clock ; Rise       ; clock_in|inst101|inst9|clk                                 ;
+--------+--------------+----------------+------------------+-------+------------+------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Minimum Pulse Width: 'Load'                                                                                                 ;
+--------+--------------+----------------+------------------+-------+------------+-------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock ; Clock Edge ; Target                                                ;
+--------+--------------+----------------+------------------+-------+------------+-------------------------------------------------------+
; -1.222 ; 1.000        ; 2.222          ; Port Rate        ; Load  ; Rise       ; Load                                                  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; Load  ; Fall       ; 3bit_counter:inst22|inst                              ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; Load  ; Fall       ; 3bit_counter:inst22|inst                              ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; Load  ; Fall       ; 3bit_counter:inst22|inst1                             ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; Load  ; Fall       ; 3bit_counter:inst22|inst1                             ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; Load  ; Fall       ; 4bit_4reg_file:inst9|4bit_parallel_register:R0|inst   ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; Load  ; Fall       ; 4bit_4reg_file:inst9|4bit_parallel_register:R0|inst   ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; Load  ; Fall       ; 4bit_4reg_file:inst9|4bit_parallel_register:R0|inst10 ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; Load  ; Fall       ; 4bit_4reg_file:inst9|4bit_parallel_register:R0|inst10 ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; Load  ; Fall       ; 4bit_4reg_file:inst9|4bit_parallel_register:R0|inst6  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; Load  ; Fall       ; 4bit_4reg_file:inst9|4bit_parallel_register:R0|inst6  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; Load  ; Fall       ; 4bit_4reg_file:inst9|4bit_parallel_register:R0|inst8  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; Load  ; Fall       ; 4bit_4reg_file:inst9|4bit_parallel_register:R0|inst8  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; Load  ; Fall       ; 4bit_4reg_file:inst9|4bit_parallel_register:R1|inst   ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; Load  ; Fall       ; 4bit_4reg_file:inst9|4bit_parallel_register:R1|inst   ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; Load  ; Fall       ; 4bit_4reg_file:inst9|4bit_parallel_register:R1|inst10 ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; Load  ; Fall       ; 4bit_4reg_file:inst9|4bit_parallel_register:R1|inst10 ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; Load  ; Fall       ; 4bit_4reg_file:inst9|4bit_parallel_register:R1|inst6  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; Load  ; Fall       ; 4bit_4reg_file:inst9|4bit_parallel_register:R1|inst6  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; Load  ; Fall       ; 4bit_4reg_file:inst9|4bit_parallel_register:R1|inst8  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; Load  ; Fall       ; 4bit_4reg_file:inst9|4bit_parallel_register:R1|inst8  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; Load  ; Fall       ; 4bit_4reg_file:inst9|4bit_parallel_register:R2|inst   ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; Load  ; Fall       ; 4bit_4reg_file:inst9|4bit_parallel_register:R2|inst   ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; Load  ; Fall       ; 4bit_4reg_file:inst9|4bit_parallel_register:R2|inst10 ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; Load  ; Fall       ; 4bit_4reg_file:inst9|4bit_parallel_register:R2|inst10 ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; Load  ; Fall       ; 4bit_4reg_file:inst9|4bit_parallel_register:R2|inst6  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; Load  ; Fall       ; 4bit_4reg_file:inst9|4bit_parallel_register:R2|inst6  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; Load  ; Fall       ; 4bit_4reg_file:inst9|4bit_parallel_register:R2|inst8  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; Load  ; Fall       ; 4bit_4reg_file:inst9|4bit_parallel_register:R2|inst8  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; Load  ; Fall       ; 4bit_4reg_file:inst9|4bit_parallel_register:R3|inst   ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; Load  ; Fall       ; 4bit_4reg_file:inst9|4bit_parallel_register:R3|inst   ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; Load  ; Fall       ; 4bit_4reg_file:inst9|4bit_parallel_register:R3|inst10 ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; Load  ; Fall       ; 4bit_4reg_file:inst9|4bit_parallel_register:R3|inst10 ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; Load  ; Fall       ; 4bit_4reg_file:inst9|4bit_parallel_register:R3|inst6  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; Load  ; Fall       ; 4bit_4reg_file:inst9|4bit_parallel_register:R3|inst6  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; Load  ; Fall       ; 4bit_4reg_file:inst9|4bit_parallel_register:R3|inst8  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; Load  ; Fall       ; 4bit_4reg_file:inst9|4bit_parallel_register:R3|inst8  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; Load  ; Fall       ; state_machine:state_machine|inst1                     ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; Load  ; Fall       ; state_machine:state_machine|inst1                     ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; Load  ; Fall       ; state_machine:state_machine|inst2                     ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; Load  ; Fall       ; state_machine:state_machine|inst2                     ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; Load  ; Fall       ; state_machine:state_machine|inst3                     ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; Load  ; Fall       ; state_machine:state_machine|inst3                     ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; Load  ; Fall       ; state_machine:state_machine|inst4                     ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; Load  ; Fall       ; state_machine:state_machine|inst4                     ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; Load  ; Rise       ; Load|combout                                          ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; Load  ; Rise       ; Load|combout                                          ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; Load  ; Fall       ; clock_stop|combout                                    ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; Load  ; Fall       ; clock_stop|combout                                    ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; Load  ; Rise       ; clock_stop|datac                                      ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; Load  ; Rise       ; clock_stop|datac                                      ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; Load  ; Fall       ; clock_stop~clkctrl|inclk[0]                           ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; Load  ; Fall       ; clock_stop~clkctrl|inclk[0]                           ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; Load  ; Fall       ; clock_stop~clkctrl|outclk                             ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; Load  ; Fall       ; clock_stop~clkctrl|outclk                             ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; Load  ; Fall       ; inst22|inst1|clk                                      ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; Load  ; Fall       ; inst22|inst1|clk                                      ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; Load  ; Fall       ; inst22|inst|clk                                       ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; Load  ; Fall       ; inst22|inst|clk                                       ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; Load  ; Fall       ; inst9|R0|inst10|clk                                   ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; Load  ; Fall       ; inst9|R0|inst10|clk                                   ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; Load  ; Fall       ; inst9|R0|inst6|clk                                    ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; Load  ; Fall       ; inst9|R0|inst6|clk                                    ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; Load  ; Fall       ; inst9|R0|inst8|clk                                    ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; Load  ; Fall       ; inst9|R0|inst8|clk                                    ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; Load  ; Fall       ; inst9|R0|inst|clk                                     ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; Load  ; Fall       ; inst9|R0|inst|clk                                     ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; Load  ; Fall       ; inst9|R1|inst10|clk                                   ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; Load  ; Fall       ; inst9|R1|inst10|clk                                   ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; Load  ; Fall       ; inst9|R1|inst6|clk                                    ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; Load  ; Fall       ; inst9|R1|inst6|clk                                    ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; Load  ; Fall       ; inst9|R1|inst8|clk                                    ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; Load  ; Fall       ; inst9|R1|inst8|clk                                    ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; Load  ; Fall       ; inst9|R1|inst|clk                                     ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; Load  ; Fall       ; inst9|R1|inst|clk                                     ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; Load  ; Fall       ; inst9|R2|inst10|clk                                   ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; Load  ; Fall       ; inst9|R2|inst10|clk                                   ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; Load  ; Fall       ; inst9|R2|inst6|clk                                    ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; Load  ; Fall       ; inst9|R2|inst6|clk                                    ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; Load  ; Fall       ; inst9|R2|inst8|clk                                    ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; Load  ; Fall       ; inst9|R2|inst8|clk                                    ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; Load  ; Fall       ; inst9|R2|inst|clk                                     ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; Load  ; Fall       ; inst9|R2|inst|clk                                     ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; Load  ; Fall       ; inst9|R3|inst10|clk                                   ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; Load  ; Fall       ; inst9|R3|inst10|clk                                   ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; Load  ; Fall       ; inst9|R3|inst6|clk                                    ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; Load  ; Fall       ; inst9|R3|inst6|clk                                    ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; Load  ; Fall       ; inst9|R3|inst8|clk                                    ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; Load  ; Fall       ; inst9|R3|inst8|clk                                    ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; Load  ; Fall       ; inst9|R3|inst|clk                                     ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; Load  ; Fall       ; inst9|R3|inst|clk                                     ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; Load  ; Fall       ; state_machine|inst1|clk                               ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; Load  ; Fall       ; state_machine|inst1|clk                               ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; Load  ; Fall       ; state_machine|inst2|clk                               ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; Load  ; Fall       ; state_machine|inst2|clk                               ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; Load  ; Fall       ; state_machine|inst3|clk                               ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; Load  ; Fall       ; state_machine|inst3|clk                               ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; Load  ; Fall       ; state_machine|inst4|clk                               ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; Load  ; Fall       ; state_machine|inst4|clk                               ;
+--------+--------------+----------------+------------------+-------+------------+-------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Minimum Pulse Width: 'clock_generator:clock_in|inst7'                                                                                                ;
+--------+--------------+----------------+------------------+--------------------------------+------------+-------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock                          ; Clock Edge ; Target                                                ;
+--------+--------------+----------------+------------------+--------------------------------+------------+-------------------------------------------------------+
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clock_generator:clock_in|inst7 ; Rise       ; 3bit_counter:inst22|inst                              ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clock_generator:clock_in|inst7 ; Rise       ; 3bit_counter:inst22|inst                              ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clock_generator:clock_in|inst7 ; Rise       ; 3bit_counter:inst22|inst1                             ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clock_generator:clock_in|inst7 ; Rise       ; 3bit_counter:inst22|inst1                             ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clock_generator:clock_in|inst7 ; Rise       ; 4bit_4reg_file:inst9|4bit_parallel_register:R0|inst   ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clock_generator:clock_in|inst7 ; Rise       ; 4bit_4reg_file:inst9|4bit_parallel_register:R0|inst   ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clock_generator:clock_in|inst7 ; Rise       ; 4bit_4reg_file:inst9|4bit_parallel_register:R0|inst10 ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clock_generator:clock_in|inst7 ; Rise       ; 4bit_4reg_file:inst9|4bit_parallel_register:R0|inst10 ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clock_generator:clock_in|inst7 ; Rise       ; 4bit_4reg_file:inst9|4bit_parallel_register:R0|inst6  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clock_generator:clock_in|inst7 ; Rise       ; 4bit_4reg_file:inst9|4bit_parallel_register:R0|inst6  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clock_generator:clock_in|inst7 ; Rise       ; 4bit_4reg_file:inst9|4bit_parallel_register:R0|inst8  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clock_generator:clock_in|inst7 ; Rise       ; 4bit_4reg_file:inst9|4bit_parallel_register:R0|inst8  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clock_generator:clock_in|inst7 ; Rise       ; 4bit_4reg_file:inst9|4bit_parallel_register:R1|inst   ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clock_generator:clock_in|inst7 ; Rise       ; 4bit_4reg_file:inst9|4bit_parallel_register:R1|inst   ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clock_generator:clock_in|inst7 ; Rise       ; 4bit_4reg_file:inst9|4bit_parallel_register:R1|inst10 ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clock_generator:clock_in|inst7 ; Rise       ; 4bit_4reg_file:inst9|4bit_parallel_register:R1|inst10 ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clock_generator:clock_in|inst7 ; Rise       ; 4bit_4reg_file:inst9|4bit_parallel_register:R1|inst6  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clock_generator:clock_in|inst7 ; Rise       ; 4bit_4reg_file:inst9|4bit_parallel_register:R1|inst6  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clock_generator:clock_in|inst7 ; Rise       ; 4bit_4reg_file:inst9|4bit_parallel_register:R1|inst8  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clock_generator:clock_in|inst7 ; Rise       ; 4bit_4reg_file:inst9|4bit_parallel_register:R1|inst8  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clock_generator:clock_in|inst7 ; Rise       ; 4bit_4reg_file:inst9|4bit_parallel_register:R2|inst   ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clock_generator:clock_in|inst7 ; Rise       ; 4bit_4reg_file:inst9|4bit_parallel_register:R2|inst   ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clock_generator:clock_in|inst7 ; Rise       ; 4bit_4reg_file:inst9|4bit_parallel_register:R2|inst10 ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clock_generator:clock_in|inst7 ; Rise       ; 4bit_4reg_file:inst9|4bit_parallel_register:R2|inst10 ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clock_generator:clock_in|inst7 ; Rise       ; 4bit_4reg_file:inst9|4bit_parallel_register:R2|inst6  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clock_generator:clock_in|inst7 ; Rise       ; 4bit_4reg_file:inst9|4bit_parallel_register:R2|inst6  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clock_generator:clock_in|inst7 ; Rise       ; 4bit_4reg_file:inst9|4bit_parallel_register:R2|inst8  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clock_generator:clock_in|inst7 ; Rise       ; 4bit_4reg_file:inst9|4bit_parallel_register:R2|inst8  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clock_generator:clock_in|inst7 ; Rise       ; 4bit_4reg_file:inst9|4bit_parallel_register:R3|inst   ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clock_generator:clock_in|inst7 ; Rise       ; 4bit_4reg_file:inst9|4bit_parallel_register:R3|inst   ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clock_generator:clock_in|inst7 ; Rise       ; 4bit_4reg_file:inst9|4bit_parallel_register:R3|inst10 ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clock_generator:clock_in|inst7 ; Rise       ; 4bit_4reg_file:inst9|4bit_parallel_register:R3|inst10 ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clock_generator:clock_in|inst7 ; Rise       ; 4bit_4reg_file:inst9|4bit_parallel_register:R3|inst6  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clock_generator:clock_in|inst7 ; Rise       ; 4bit_4reg_file:inst9|4bit_parallel_register:R3|inst6  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clock_generator:clock_in|inst7 ; Rise       ; 4bit_4reg_file:inst9|4bit_parallel_register:R3|inst8  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clock_generator:clock_in|inst7 ; Rise       ; 4bit_4reg_file:inst9|4bit_parallel_register:R3|inst8  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clock_generator:clock_in|inst7 ; Rise       ; 8bit_shift_register:inst|data0                        ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clock_generator:clock_in|inst7 ; Rise       ; 8bit_shift_register:inst|data0                        ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clock_generator:clock_in|inst7 ; Rise       ; 8bit_shift_register:inst|data1                        ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clock_generator:clock_in|inst7 ; Rise       ; 8bit_shift_register:inst|data1                        ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clock_generator:clock_in|inst7 ; Rise       ; 8bit_shift_register:inst|data2                        ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clock_generator:clock_in|inst7 ; Rise       ; 8bit_shift_register:inst|data2                        ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clock_generator:clock_in|inst7 ; Rise       ; 8bit_shift_register:inst|data3                        ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clock_generator:clock_in|inst7 ; Rise       ; 8bit_shift_register:inst|data3                        ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clock_generator:clock_in|inst7 ; Rise       ; 8bit_shift_register:inst|data4                        ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clock_generator:clock_in|inst7 ; Rise       ; 8bit_shift_register:inst|data4                        ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clock_generator:clock_in|inst7 ; Rise       ; 8bit_shift_register:inst|data5                        ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clock_generator:clock_in|inst7 ; Rise       ; 8bit_shift_register:inst|data5                        ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clock_generator:clock_in|inst7 ; Rise       ; 8bit_shift_register:inst|data6                        ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clock_generator:clock_in|inst7 ; Rise       ; 8bit_shift_register:inst|data6                        ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clock_generator:clock_in|inst7 ; Rise       ; 8bit_shift_register:inst|data7                        ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clock_generator:clock_in|inst7 ; Rise       ; 8bit_shift_register:inst|data7                        ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clock_generator:clock_in|inst7 ; Rise       ; state_machine:state_machine|inst1                     ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clock_generator:clock_in|inst7 ; Rise       ; state_machine:state_machine|inst1                     ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clock_generator:clock_in|inst7 ; Rise       ; state_machine:state_machine|inst2                     ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clock_generator:clock_in|inst7 ; Rise       ; state_machine:state_machine|inst2                     ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clock_generator:clock_in|inst7 ; Rise       ; state_machine:state_machine|inst3                     ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clock_generator:clock_in|inst7 ; Rise       ; state_machine:state_machine|inst3                     ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clock_generator:clock_in|inst7 ; Rise       ; state_machine:state_machine|inst4                     ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clock_generator:clock_in|inst7 ; Rise       ; state_machine:state_machine|inst4                     ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clock_generator:clock_in|inst7 ; Rise       ; clock_in|inst7|regout                                 ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clock_generator:clock_in|inst7 ; Rise       ; clock_in|inst7|regout                                 ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clock_generator:clock_in|inst7 ; Rise       ; clock_in|inst7~clkctrl|inclk[0]                       ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clock_generator:clock_in|inst7 ; Rise       ; clock_in|inst7~clkctrl|inclk[0]                       ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clock_generator:clock_in|inst7 ; Rise       ; clock_in|inst7~clkctrl|outclk                         ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clock_generator:clock_in|inst7 ; Rise       ; clock_in|inst7~clkctrl|outclk                         ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clock_generator:clock_in|inst7 ; Rise       ; clock_stop|combout                                    ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clock_generator:clock_in|inst7 ; Rise       ; clock_stop|combout                                    ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clock_generator:clock_in|inst7 ; Rise       ; clock_stop|datad                                      ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clock_generator:clock_in|inst7 ; Rise       ; clock_stop|datad                                      ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clock_generator:clock_in|inst7 ; Rise       ; clock_stop~clkctrl|inclk[0]                           ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clock_generator:clock_in|inst7 ; Rise       ; clock_stop~clkctrl|inclk[0]                           ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clock_generator:clock_in|inst7 ; Rise       ; clock_stop~clkctrl|outclk                             ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clock_generator:clock_in|inst7 ; Rise       ; clock_stop~clkctrl|outclk                             ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clock_generator:clock_in|inst7 ; Rise       ; inst22|inst1|clk                                      ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clock_generator:clock_in|inst7 ; Rise       ; inst22|inst1|clk                                      ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clock_generator:clock_in|inst7 ; Rise       ; inst22|inst|clk                                       ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clock_generator:clock_in|inst7 ; Rise       ; inst22|inst|clk                                       ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clock_generator:clock_in|inst7 ; Rise       ; inst9|R0|inst10|clk                                   ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clock_generator:clock_in|inst7 ; Rise       ; inst9|R0|inst10|clk                                   ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clock_generator:clock_in|inst7 ; Rise       ; inst9|R0|inst6|clk                                    ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clock_generator:clock_in|inst7 ; Rise       ; inst9|R0|inst6|clk                                    ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clock_generator:clock_in|inst7 ; Rise       ; inst9|R0|inst8|clk                                    ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clock_generator:clock_in|inst7 ; Rise       ; inst9|R0|inst8|clk                                    ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clock_generator:clock_in|inst7 ; Rise       ; inst9|R0|inst|clk                                     ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clock_generator:clock_in|inst7 ; Rise       ; inst9|R0|inst|clk                                     ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clock_generator:clock_in|inst7 ; Rise       ; inst9|R1|inst10|clk                                   ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clock_generator:clock_in|inst7 ; Rise       ; inst9|R1|inst10|clk                                   ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clock_generator:clock_in|inst7 ; Rise       ; inst9|R1|inst6|clk                                    ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clock_generator:clock_in|inst7 ; Rise       ; inst9|R1|inst6|clk                                    ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clock_generator:clock_in|inst7 ; Rise       ; inst9|R1|inst8|clk                                    ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clock_generator:clock_in|inst7 ; Rise       ; inst9|R1|inst8|clk                                    ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clock_generator:clock_in|inst7 ; Rise       ; inst9|R1|inst|clk                                     ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clock_generator:clock_in|inst7 ; Rise       ; inst9|R1|inst|clk                                     ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clock_generator:clock_in|inst7 ; Rise       ; inst9|R2|inst10|clk                                   ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clock_generator:clock_in|inst7 ; Rise       ; inst9|R2|inst10|clk                                   ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clock_generator:clock_in|inst7 ; Rise       ; inst9|R2|inst6|clk                                    ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clock_generator:clock_in|inst7 ; Rise       ; inst9|R2|inst6|clk                                    ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clock_generator:clock_in|inst7 ; Rise       ; inst9|R2|inst8|clk                                    ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clock_generator:clock_in|inst7 ; Rise       ; inst9|R2|inst8|clk                                    ;
+--------+--------------+----------------+------------------+--------------------------------+------------+-------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Minimum Pulse Width: 'clock_generator:clock_in|clock_divider_1024:inst101|inst10'                                                                                                     ;
+--------+--------------+----------------+------------------+------------------------------------------------------------+------------+------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock                                                      ; Clock Edge ; Target                                                     ;
+--------+--------------+----------------+------------------+------------------------------------------------------------+------------+------------------------------------------------------------+
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clock_generator:clock_in|clock_divider_1024:inst101|inst10 ; Rise       ; clock_generator:clock_in|clock_divider_1024:inst102|inst1  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clock_generator:clock_in|clock_divider_1024:inst101|inst10 ; Rise       ; clock_generator:clock_in|clock_divider_1024:inst102|inst1  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clock_generator:clock_in|clock_divider_1024:inst101|inst10 ; Rise       ; clock_generator:clock_in|clock_divider_1024:inst102|inst10 ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clock_generator:clock_in|clock_divider_1024:inst101|inst10 ; Rise       ; clock_generator:clock_in|clock_divider_1024:inst102|inst10 ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clock_generator:clock_in|clock_divider_1024:inst101|inst10 ; Rise       ; clock_generator:clock_in|clock_divider_1024:inst102|inst2  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clock_generator:clock_in|clock_divider_1024:inst101|inst10 ; Rise       ; clock_generator:clock_in|clock_divider_1024:inst102|inst2  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clock_generator:clock_in|clock_divider_1024:inst101|inst10 ; Rise       ; clock_generator:clock_in|clock_divider_1024:inst102|inst3  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clock_generator:clock_in|clock_divider_1024:inst101|inst10 ; Rise       ; clock_generator:clock_in|clock_divider_1024:inst102|inst3  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clock_generator:clock_in|clock_divider_1024:inst101|inst10 ; Rise       ; clock_generator:clock_in|clock_divider_1024:inst102|inst4  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clock_generator:clock_in|clock_divider_1024:inst101|inst10 ; Rise       ; clock_generator:clock_in|clock_divider_1024:inst102|inst4  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clock_generator:clock_in|clock_divider_1024:inst101|inst10 ; Rise       ; clock_generator:clock_in|clock_divider_1024:inst102|inst5  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clock_generator:clock_in|clock_divider_1024:inst101|inst10 ; Rise       ; clock_generator:clock_in|clock_divider_1024:inst102|inst5  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clock_generator:clock_in|clock_divider_1024:inst101|inst10 ; Rise       ; clock_generator:clock_in|clock_divider_1024:inst102|inst6  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clock_generator:clock_in|clock_divider_1024:inst101|inst10 ; Rise       ; clock_generator:clock_in|clock_divider_1024:inst102|inst6  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clock_generator:clock_in|clock_divider_1024:inst101|inst10 ; Rise       ; clock_generator:clock_in|clock_divider_1024:inst102|inst7  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clock_generator:clock_in|clock_divider_1024:inst101|inst10 ; Rise       ; clock_generator:clock_in|clock_divider_1024:inst102|inst7  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clock_generator:clock_in|clock_divider_1024:inst101|inst10 ; Rise       ; clock_generator:clock_in|clock_divider_1024:inst102|inst8  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clock_generator:clock_in|clock_divider_1024:inst101|inst10 ; Rise       ; clock_generator:clock_in|clock_divider_1024:inst102|inst8  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clock_generator:clock_in|clock_divider_1024:inst101|inst10 ; Rise       ; clock_generator:clock_in|clock_divider_1024:inst102|inst9  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clock_generator:clock_in|clock_divider_1024:inst101|inst10 ; Rise       ; clock_generator:clock_in|clock_divider_1024:inst102|inst9  ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clock_generator:clock_in|clock_divider_1024:inst101|inst10 ; Rise       ; clock_in|inst101|inst10|regout                             ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clock_generator:clock_in|clock_divider_1024:inst101|inst10 ; Rise       ; clock_in|inst101|inst10|regout                             ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clock_generator:clock_in|clock_divider_1024:inst101|inst10 ; Rise       ; clock_in|inst101|inst10~clkctrl|inclk[0]                   ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clock_generator:clock_in|clock_divider_1024:inst101|inst10 ; Rise       ; clock_in|inst101|inst10~clkctrl|inclk[0]                   ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clock_generator:clock_in|clock_divider_1024:inst101|inst10 ; Rise       ; clock_in|inst101|inst10~clkctrl|outclk                     ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clock_generator:clock_in|clock_divider_1024:inst101|inst10 ; Rise       ; clock_in|inst101|inst10~clkctrl|outclk                     ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clock_generator:clock_in|clock_divider_1024:inst101|inst10 ; Rise       ; clock_in|inst102|inst10|clk                                ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clock_generator:clock_in|clock_divider_1024:inst101|inst10 ; Rise       ; clock_in|inst102|inst10|clk                                ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clock_generator:clock_in|clock_divider_1024:inst101|inst10 ; Rise       ; clock_in|inst102|inst1|clk                                 ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clock_generator:clock_in|clock_divider_1024:inst101|inst10 ; Rise       ; clock_in|inst102|inst1|clk                                 ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clock_generator:clock_in|clock_divider_1024:inst101|inst10 ; Rise       ; clock_in|inst102|inst2|clk                                 ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clock_generator:clock_in|clock_divider_1024:inst101|inst10 ; Rise       ; clock_in|inst102|inst2|clk                                 ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clock_generator:clock_in|clock_divider_1024:inst101|inst10 ; Rise       ; clock_in|inst102|inst3|clk                                 ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clock_generator:clock_in|clock_divider_1024:inst101|inst10 ; Rise       ; clock_in|inst102|inst3|clk                                 ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clock_generator:clock_in|clock_divider_1024:inst101|inst10 ; Rise       ; clock_in|inst102|inst4|clk                                 ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clock_generator:clock_in|clock_divider_1024:inst101|inst10 ; Rise       ; clock_in|inst102|inst4|clk                                 ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clock_generator:clock_in|clock_divider_1024:inst101|inst10 ; Rise       ; clock_in|inst102|inst5|clk                                 ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clock_generator:clock_in|clock_divider_1024:inst101|inst10 ; Rise       ; clock_in|inst102|inst5|clk                                 ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clock_generator:clock_in|clock_divider_1024:inst101|inst10 ; Rise       ; clock_in|inst102|inst6|clk                                 ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clock_generator:clock_in|clock_divider_1024:inst101|inst10 ; Rise       ; clock_in|inst102|inst6|clk                                 ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clock_generator:clock_in|clock_divider_1024:inst101|inst10 ; Rise       ; clock_in|inst102|inst7|clk                                 ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clock_generator:clock_in|clock_divider_1024:inst101|inst10 ; Rise       ; clock_in|inst102|inst7|clk                                 ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clock_generator:clock_in|clock_divider_1024:inst101|inst10 ; Rise       ; clock_in|inst102|inst8|clk                                 ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clock_generator:clock_in|clock_divider_1024:inst101|inst10 ; Rise       ; clock_in|inst102|inst8|clk                                 ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clock_generator:clock_in|clock_divider_1024:inst101|inst10 ; Rise       ; clock_in|inst102|inst9|clk                                 ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clock_generator:clock_in|clock_divider_1024:inst101|inst10 ; Rise       ; clock_in|inst102|inst9|clk                                 ;
+--------+--------------+----------------+------------------+------------------------------------------------------------+------------+------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Minimum Pulse Width: 'clock_generator:clock_in|clock_divider_1024:inst102|inst10'                                                                                   ;
+--------+--------------+----------------+------------------+------------------------------------------------------------+------------+------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock                                                      ; Clock Edge ; Target                                   ;
+--------+--------------+----------------+------------------+------------------------------------------------------------+------------+------------------------------------------+
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clock_generator:clock_in|clock_divider_1024:inst102|inst10 ; Rise       ; clock_generator:clock_in|inst1           ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clock_generator:clock_in|clock_divider_1024:inst102|inst10 ; Rise       ; clock_generator:clock_in|inst1           ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clock_generator:clock_in|clock_divider_1024:inst102|inst10 ; Rise       ; clock_generator:clock_in|inst2           ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clock_generator:clock_in|clock_divider_1024:inst102|inst10 ; Rise       ; clock_generator:clock_in|inst2           ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clock_generator:clock_in|clock_divider_1024:inst102|inst10 ; Rise       ; clock_generator:clock_in|inst3           ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clock_generator:clock_in|clock_divider_1024:inst102|inst10 ; Rise       ; clock_generator:clock_in|inst3           ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clock_generator:clock_in|clock_divider_1024:inst102|inst10 ; Rise       ; clock_generator:clock_in|inst4           ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clock_generator:clock_in|clock_divider_1024:inst102|inst10 ; Rise       ; clock_generator:clock_in|inst4           ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clock_generator:clock_in|clock_divider_1024:inst102|inst10 ; Rise       ; clock_generator:clock_in|inst5           ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clock_generator:clock_in|clock_divider_1024:inst102|inst10 ; Rise       ; clock_generator:clock_in|inst5           ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clock_generator:clock_in|clock_divider_1024:inst102|inst10 ; Rise       ; clock_generator:clock_in|inst6           ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clock_generator:clock_in|clock_divider_1024:inst102|inst10 ; Rise       ; clock_generator:clock_in|inst6           ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clock_generator:clock_in|clock_divider_1024:inst102|inst10 ; Rise       ; clock_generator:clock_in|inst7           ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clock_generator:clock_in|clock_divider_1024:inst102|inst10 ; Rise       ; clock_generator:clock_in|inst7           ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clock_generator:clock_in|clock_divider_1024:inst102|inst10 ; Rise       ; clock_in|inst102|inst10|regout           ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clock_generator:clock_in|clock_divider_1024:inst102|inst10 ; Rise       ; clock_in|inst102|inst10|regout           ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clock_generator:clock_in|clock_divider_1024:inst102|inst10 ; Rise       ; clock_in|inst102|inst10~clkctrl|inclk[0] ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clock_generator:clock_in|clock_divider_1024:inst102|inst10 ; Rise       ; clock_in|inst102|inst10~clkctrl|inclk[0] ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clock_generator:clock_in|clock_divider_1024:inst102|inst10 ; Rise       ; clock_in|inst102|inst10~clkctrl|outclk   ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clock_generator:clock_in|clock_divider_1024:inst102|inst10 ; Rise       ; clock_in|inst102|inst10~clkctrl|outclk   ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clock_generator:clock_in|clock_divider_1024:inst102|inst10 ; Rise       ; clock_in|inst1|clk                       ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clock_generator:clock_in|clock_divider_1024:inst102|inst10 ; Rise       ; clock_in|inst1|clk                       ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clock_generator:clock_in|clock_divider_1024:inst102|inst10 ; Rise       ; clock_in|inst2|clk                       ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clock_generator:clock_in|clock_divider_1024:inst102|inst10 ; Rise       ; clock_in|inst2|clk                       ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clock_generator:clock_in|clock_divider_1024:inst102|inst10 ; Rise       ; clock_in|inst3|clk                       ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clock_generator:clock_in|clock_divider_1024:inst102|inst10 ; Rise       ; clock_in|inst3|clk                       ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clock_generator:clock_in|clock_divider_1024:inst102|inst10 ; Rise       ; clock_in|inst4|clk                       ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clock_generator:clock_in|clock_divider_1024:inst102|inst10 ; Rise       ; clock_in|inst4|clk                       ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clock_generator:clock_in|clock_divider_1024:inst102|inst10 ; Rise       ; clock_in|inst5|clk                       ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clock_generator:clock_in|clock_divider_1024:inst102|inst10 ; Rise       ; clock_in|inst5|clk                       ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clock_generator:clock_in|clock_divider_1024:inst102|inst10 ; Rise       ; clock_in|inst6|clk                       ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clock_generator:clock_in|clock_divider_1024:inst102|inst10 ; Rise       ; clock_in|inst6|clk                       ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clock_generator:clock_in|clock_divider_1024:inst102|inst10 ; Rise       ; clock_in|inst7|clk                       ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clock_generator:clock_in|clock_divider_1024:inst102|inst10 ; Rise       ; clock_in|inst7|clk                       ;
+--------+--------------+----------------+------------------+------------------------------------------------------------+------------+------------------------------------------+


+------------------------------------------------------------------------------------------------------------+
; Setup Times                                                                                                ;
+-----------+--------------------------------+--------+--------+------------+--------------------------------+
; Data Port ; Clock Port                     ; Rise   ; Fall   ; Clock Edge ; Clock Reference                ;
+-----------+--------------------------------+--------+--------+------------+--------------------------------+
; Load      ; clock_generator:clock_in|inst7 ; 0.092  ; 0.092  ; Rise       ; clock_generator:clock_in|inst7 ;
; Seed0     ; clock_generator:clock_in|inst7 ; 0.220  ; 0.220  ; Rise       ; clock_generator:clock_in|inst7 ;
; Seed1     ; clock_generator:clock_in|inst7 ; 0.079  ; 0.079  ; Rise       ; clock_generator:clock_in|inst7 ;
; Seed2     ; clock_generator:clock_in|inst7 ; 0.209  ; 0.209  ; Rise       ; clock_generator:clock_in|inst7 ;
; Seed3     ; clock_generator:clock_in|inst7 ; -0.074 ; -0.074 ; Rise       ; clock_generator:clock_in|inst7 ;
; Seed4     ; clock_generator:clock_in|inst7 ; -0.096 ; -0.096 ; Rise       ; clock_generator:clock_in|inst7 ;
; Seed5     ; clock_generator:clock_in|inst7 ; -0.118 ; -0.118 ; Rise       ; clock_generator:clock_in|inst7 ;
; Seed6     ; clock_generator:clock_in|inst7 ; -0.124 ; -0.124 ; Rise       ; clock_generator:clock_in|inst7 ;
; Seed7     ; clock_generator:clock_in|inst7 ; 0.263  ; 0.263  ; Rise       ; clock_generator:clock_in|inst7 ;
+-----------+--------------------------------+--------+--------+------------+--------------------------------+


+------------------------------------------------------------------------------------------------------------+
; Hold Times                                                                                                 ;
+-----------+--------------------------------+--------+--------+------------+--------------------------------+
; Data Port ; Clock Port                     ; Rise   ; Fall   ; Clock Edge ; Clock Reference                ;
+-----------+--------------------------------+--------+--------+------------+--------------------------------+
; Load      ; clock_generator:clock_in|inst7 ; 0.073  ; 0.073  ; Rise       ; clock_generator:clock_in|inst7 ;
; Seed0     ; clock_generator:clock_in|inst7 ; -0.100 ; -0.100 ; Rise       ; clock_generator:clock_in|inst7 ;
; Seed1     ; clock_generator:clock_in|inst7 ; 0.041  ; 0.041  ; Rise       ; clock_generator:clock_in|inst7 ;
; Seed2     ; clock_generator:clock_in|inst7 ; -0.089 ; -0.089 ; Rise       ; clock_generator:clock_in|inst7 ;
; Seed3     ; clock_generator:clock_in|inst7 ; 0.194  ; 0.194  ; Rise       ; clock_generator:clock_in|inst7 ;
; Seed4     ; clock_generator:clock_in|inst7 ; 0.216  ; 0.216  ; Rise       ; clock_generator:clock_in|inst7 ;
; Seed5     ; clock_generator:clock_in|inst7 ; 0.238  ; 0.238  ; Rise       ; clock_generator:clock_in|inst7 ;
; Seed6     ; clock_generator:clock_in|inst7 ; 0.244  ; 0.244  ; Rise       ; clock_generator:clock_in|inst7 ;
; Seed7     ; clock_generator:clock_in|inst7 ; -0.143 ; -0.143 ; Rise       ; clock_generator:clock_in|inst7 ;
+-----------+--------------------------------+--------+--------+------------+--------------------------------+


+----------------------------------------------------------------------------------------------------------+
; Clock to Output Times                                                                                    ;
+-----------+--------------------------------+-------+-------+------------+--------------------------------+
; Data Port ; Clock Port                     ; Rise  ; Fall  ; Clock Edge ; Clock Reference                ;
+-----------+--------------------------------+-------+-------+------------+--------------------------------+
; LedClk    ; Load                           ; 4.002 ; 4.002 ; Rise       ; Load                           ;
; Hex0A     ; Load                           ; 5.550 ; 5.550 ; Fall       ; Load                           ;
; Hex0B     ; Load                           ; 5.728 ; 5.728 ; Fall       ; Load                           ;
; Hex0C     ; Load                           ; 5.722 ; 5.722 ; Fall       ; Load                           ;
; Hex0D     ; Load                           ; 5.698 ; 5.698 ; Fall       ; Load                           ;
; Hex0E     ; Load                           ; 5.721 ; 5.721 ; Fall       ; Load                           ;
; Hex0F     ; Load                           ; 5.680 ; 5.680 ; Fall       ; Load                           ;
; Hex0G     ; Load                           ; 5.718 ; 5.718 ; Fall       ; Load                           ;
; Hex1A     ; Load                           ; 5.667 ; 5.667 ; Fall       ; Load                           ;
; Hex1B     ; Load                           ; 5.627 ; 5.627 ; Fall       ; Load                           ;
; Hex1C     ; Load                           ; 5.522 ; 5.522 ; Fall       ; Load                           ;
; Hex1D     ; Load                           ; 5.690 ; 5.690 ; Fall       ; Load                           ;
; Hex1E     ; Load                           ; 5.505 ; 5.505 ; Fall       ; Load                           ;
; Hex1F     ; Load                           ; 5.508 ; 5.508 ; Fall       ; Load                           ;
; Hex1G     ; Load                           ; 5.427 ; 5.427 ; Fall       ; Load                           ;
; Hex2A     ; Load                           ; 6.042 ; 6.042 ; Fall       ; Load                           ;
; Hex2B     ; Load                           ; 6.045 ; 6.045 ; Fall       ; Load                           ;
; Hex2C     ; Load                           ; 5.891 ; 5.891 ; Fall       ; Load                           ;
; Hex2D     ; Load                           ; 5.894 ; 5.894 ; Fall       ; Load                           ;
; Hex2E     ; Load                           ; 5.907 ; 5.907 ; Fall       ; Load                           ;
; Hex2F     ; Load                           ; 5.950 ; 5.950 ; Fall       ; Load                           ;
; Hex2G     ; Load                           ; 5.931 ; 5.931 ; Fall       ; Load                           ;
; Hex3A     ; Load                           ; 6.322 ; 6.322 ; Fall       ; Load                           ;
; Hex3B     ; Load                           ; 6.214 ; 6.214 ; Fall       ; Load                           ;
; Hex3C     ; Load                           ; 6.576 ; 6.576 ; Fall       ; Load                           ;
; Hex3D     ; Load                           ; 6.183 ; 6.183 ; Fall       ; Load                           ;
; Hex3E     ; Load                           ; 6.265 ; 6.265 ; Fall       ; Load                           ;
; Hex3F     ; Load                           ; 6.451 ; 6.451 ; Fall       ; Load                           ;
; Hex3G     ; Load                           ; 6.194 ; 6.194 ; Fall       ; Load                           ;
; LedClk    ; Load                           ; 4.002 ; 4.002 ; Fall       ; Load                           ;
; Hex0A     ; clock_generator:clock_in|inst7 ; 4.075 ; 4.075 ; Rise       ; clock_generator:clock_in|inst7 ;
; Hex0B     ; clock_generator:clock_in|inst7 ; 4.253 ; 4.253 ; Rise       ; clock_generator:clock_in|inst7 ;
; Hex0C     ; clock_generator:clock_in|inst7 ; 4.247 ; 4.247 ; Rise       ; clock_generator:clock_in|inst7 ;
; Hex0D     ; clock_generator:clock_in|inst7 ; 4.223 ; 4.223 ; Rise       ; clock_generator:clock_in|inst7 ;
; Hex0E     ; clock_generator:clock_in|inst7 ; 4.246 ; 4.246 ; Rise       ; clock_generator:clock_in|inst7 ;
; Hex0F     ; clock_generator:clock_in|inst7 ; 4.205 ; 4.205 ; Rise       ; clock_generator:clock_in|inst7 ;
; Hex0G     ; clock_generator:clock_in|inst7 ; 4.243 ; 4.243 ; Rise       ; clock_generator:clock_in|inst7 ;
; Hex1A     ; clock_generator:clock_in|inst7 ; 4.192 ; 4.192 ; Rise       ; clock_generator:clock_in|inst7 ;
; Hex1B     ; clock_generator:clock_in|inst7 ; 4.152 ; 4.152 ; Rise       ; clock_generator:clock_in|inst7 ;
; Hex1C     ; clock_generator:clock_in|inst7 ; 4.047 ; 4.047 ; Rise       ; clock_generator:clock_in|inst7 ;
; Hex1D     ; clock_generator:clock_in|inst7 ; 4.215 ; 4.215 ; Rise       ; clock_generator:clock_in|inst7 ;
; Hex1E     ; clock_generator:clock_in|inst7 ; 4.030 ; 4.030 ; Rise       ; clock_generator:clock_in|inst7 ;
; Hex1F     ; clock_generator:clock_in|inst7 ; 4.033 ; 4.033 ; Rise       ; clock_generator:clock_in|inst7 ;
; Hex1G     ; clock_generator:clock_in|inst7 ; 3.952 ; 3.952 ; Rise       ; clock_generator:clock_in|inst7 ;
; Hex2A     ; clock_generator:clock_in|inst7 ; 4.567 ; 4.567 ; Rise       ; clock_generator:clock_in|inst7 ;
; Hex2B     ; clock_generator:clock_in|inst7 ; 4.570 ; 4.570 ; Rise       ; clock_generator:clock_in|inst7 ;
; Hex2C     ; clock_generator:clock_in|inst7 ; 4.416 ; 4.416 ; Rise       ; clock_generator:clock_in|inst7 ;
; Hex2D     ; clock_generator:clock_in|inst7 ; 4.419 ; 4.419 ; Rise       ; clock_generator:clock_in|inst7 ;
; Hex2E     ; clock_generator:clock_in|inst7 ; 4.432 ; 4.432 ; Rise       ; clock_generator:clock_in|inst7 ;
; Hex2F     ; clock_generator:clock_in|inst7 ; 4.475 ; 4.475 ; Rise       ; clock_generator:clock_in|inst7 ;
; Hex2G     ; clock_generator:clock_in|inst7 ; 4.456 ; 4.456 ; Rise       ; clock_generator:clock_in|inst7 ;
; Hex3A     ; clock_generator:clock_in|inst7 ; 4.847 ; 4.847 ; Rise       ; clock_generator:clock_in|inst7 ;
; Hex3B     ; clock_generator:clock_in|inst7 ; 4.739 ; 4.739 ; Rise       ; clock_generator:clock_in|inst7 ;
; Hex3C     ; clock_generator:clock_in|inst7 ; 5.101 ; 5.101 ; Rise       ; clock_generator:clock_in|inst7 ;
; Hex3D     ; clock_generator:clock_in|inst7 ; 4.708 ; 4.708 ; Rise       ; clock_generator:clock_in|inst7 ;
; Hex3E     ; clock_generator:clock_in|inst7 ; 4.790 ; 4.790 ; Rise       ; clock_generator:clock_in|inst7 ;
; Hex3F     ; clock_generator:clock_in|inst7 ; 4.976 ; 4.976 ; Rise       ; clock_generator:clock_in|inst7 ;
; Hex3G     ; clock_generator:clock_in|inst7 ; 4.719 ; 4.719 ; Rise       ; clock_generator:clock_in|inst7 ;
; Led0      ; clock_generator:clock_in|inst7 ; 4.705 ; 4.705 ; Rise       ; clock_generator:clock_in|inst7 ;
; Led1      ; clock_generator:clock_in|inst7 ; 4.693 ; 4.693 ; Rise       ; clock_generator:clock_in|inst7 ;
; Led2      ; clock_generator:clock_in|inst7 ; 4.510 ; 4.510 ; Rise       ; clock_generator:clock_in|inst7 ;
; Led3      ; clock_generator:clock_in|inst7 ; 4.750 ; 4.750 ; Rise       ; clock_generator:clock_in|inst7 ;
; Led4      ; clock_generator:clock_in|inst7 ; 4.464 ; 4.464 ; Rise       ; clock_generator:clock_in|inst7 ;
; Led5      ; clock_generator:clock_in|inst7 ; 4.308 ; 4.308 ; Rise       ; clock_generator:clock_in|inst7 ;
; Led6      ; clock_generator:clock_in|inst7 ; 4.670 ; 4.670 ; Rise       ; clock_generator:clock_in|inst7 ;
; Led7      ; clock_generator:clock_in|inst7 ; 4.165 ; 4.165 ; Rise       ; clock_generator:clock_in|inst7 ;
; LedClk    ; clock_generator:clock_in|inst7 ; 2.527 ;       ; Rise       ; clock_generator:clock_in|inst7 ;
; LedClk    ; clock_generator:clock_in|inst7 ;       ; 2.527 ; Fall       ; clock_generator:clock_in|inst7 ;
+-----------+--------------------------------+-------+-------+------------+--------------------------------+


+----------------------------------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                                            ;
+-----------+--------------------------------+-------+-------+------------+--------------------------------+
; Data Port ; Clock Port                     ; Rise  ; Fall  ; Clock Edge ; Clock Reference                ;
+-----------+--------------------------------+-------+-------+------------+--------------------------------+
; LedClk    ; Load                           ; 4.002 ; 4.002 ; Rise       ; Load                           ;
; Hex0A     ; Load                           ; 5.190 ; 5.190 ; Fall       ; Load                           ;
; Hex0B     ; Load                           ; 5.368 ; 5.368 ; Fall       ; Load                           ;
; Hex0C     ; Load                           ; 5.363 ; 5.363 ; Fall       ; Load                           ;
; Hex0D     ; Load                           ; 5.333 ; 5.333 ; Fall       ; Load                           ;
; Hex0E     ; Load                           ; 5.357 ; 5.357 ; Fall       ; Load                           ;
; Hex0F     ; Load                           ; 5.264 ; 5.264 ; Fall       ; Load                           ;
; Hex0G     ; Load                           ; 5.308 ; 5.308 ; Fall       ; Load                           ;
; Hex1A     ; Load                           ; 5.469 ; 5.469 ; Fall       ; Load                           ;
; Hex1B     ; Load                           ; 5.428 ; 5.428 ; Fall       ; Load                           ;
; Hex1C     ; Load                           ; 5.313 ; 5.313 ; Fall       ; Load                           ;
; Hex1D     ; Load                           ; 5.492 ; 5.492 ; Fall       ; Load                           ;
; Hex1E     ; Load                           ; 5.306 ; 5.306 ; Fall       ; Load                           ;
; Hex1F     ; Load                           ; 5.246 ; 5.246 ; Fall       ; Load                           ;
; Hex1G     ; Load                           ; 5.238 ; 5.238 ; Fall       ; Load                           ;
; Hex2A     ; Load                           ; 5.546 ; 5.546 ; Fall       ; Load                           ;
; Hex2B     ; Load                           ; 5.557 ; 5.557 ; Fall       ; Load                           ;
; Hex2C     ; Load                           ; 5.400 ; 5.400 ; Fall       ; Load                           ;
; Hex2D     ; Load                           ; 5.399 ; 5.399 ; Fall       ; Load                           ;
; Hex2E     ; Load                           ; 5.419 ; 5.419 ; Fall       ; Load                           ;
; Hex2F     ; Load                           ; 5.453 ; 5.453 ; Fall       ; Load                           ;
; Hex2G     ; Load                           ; 5.439 ; 5.439 ; Fall       ; Load                           ;
; Hex3A     ; Load                           ; 6.196 ; 6.196 ; Fall       ; Load                           ;
; Hex3B     ; Load                           ; 6.088 ; 6.088 ; Fall       ; Load                           ;
; Hex3C     ; Load                           ; 6.443 ; 6.443 ; Fall       ; Load                           ;
; Hex3D     ; Load                           ; 6.003 ; 6.003 ; Fall       ; Load                           ;
; Hex3E     ; Load                           ; 6.030 ; 6.030 ; Fall       ; Load                           ;
; Hex3F     ; Load                           ; 6.259 ; 6.259 ; Fall       ; Load                           ;
; Hex3G     ; Load                           ; 6.009 ; 6.009 ; Fall       ; Load                           ;
; LedClk    ; Load                           ; 4.002 ; 4.002 ; Fall       ; Load                           ;
; Hex0A     ; clock_generator:clock_in|inst7 ; 3.715 ; 3.715 ; Rise       ; clock_generator:clock_in|inst7 ;
; Hex0B     ; clock_generator:clock_in|inst7 ; 3.893 ; 3.893 ; Rise       ; clock_generator:clock_in|inst7 ;
; Hex0C     ; clock_generator:clock_in|inst7 ; 3.888 ; 3.888 ; Rise       ; clock_generator:clock_in|inst7 ;
; Hex0D     ; clock_generator:clock_in|inst7 ; 3.858 ; 3.858 ; Rise       ; clock_generator:clock_in|inst7 ;
; Hex0E     ; clock_generator:clock_in|inst7 ; 3.882 ; 3.882 ; Rise       ; clock_generator:clock_in|inst7 ;
; Hex0F     ; clock_generator:clock_in|inst7 ; 3.789 ; 3.789 ; Rise       ; clock_generator:clock_in|inst7 ;
; Hex0G     ; clock_generator:clock_in|inst7 ; 3.833 ; 3.833 ; Rise       ; clock_generator:clock_in|inst7 ;
; Hex1A     ; clock_generator:clock_in|inst7 ; 3.994 ; 3.994 ; Rise       ; clock_generator:clock_in|inst7 ;
; Hex1B     ; clock_generator:clock_in|inst7 ; 3.953 ; 3.953 ; Rise       ; clock_generator:clock_in|inst7 ;
; Hex1C     ; clock_generator:clock_in|inst7 ; 3.838 ; 3.838 ; Rise       ; clock_generator:clock_in|inst7 ;
; Hex1D     ; clock_generator:clock_in|inst7 ; 4.017 ; 4.017 ; Rise       ; clock_generator:clock_in|inst7 ;
; Hex1E     ; clock_generator:clock_in|inst7 ; 3.831 ; 3.831 ; Rise       ; clock_generator:clock_in|inst7 ;
; Hex1F     ; clock_generator:clock_in|inst7 ; 3.771 ; 3.771 ; Rise       ; clock_generator:clock_in|inst7 ;
; Hex1G     ; clock_generator:clock_in|inst7 ; 3.763 ; 3.763 ; Rise       ; clock_generator:clock_in|inst7 ;
; Hex2A     ; clock_generator:clock_in|inst7 ; 4.071 ; 4.071 ; Rise       ; clock_generator:clock_in|inst7 ;
; Hex2B     ; clock_generator:clock_in|inst7 ; 4.082 ; 4.082 ; Rise       ; clock_generator:clock_in|inst7 ;
; Hex2C     ; clock_generator:clock_in|inst7 ; 3.925 ; 3.925 ; Rise       ; clock_generator:clock_in|inst7 ;
; Hex2D     ; clock_generator:clock_in|inst7 ; 3.924 ; 3.924 ; Rise       ; clock_generator:clock_in|inst7 ;
; Hex2E     ; clock_generator:clock_in|inst7 ; 3.944 ; 3.944 ; Rise       ; clock_generator:clock_in|inst7 ;
; Hex2F     ; clock_generator:clock_in|inst7 ; 3.978 ; 3.978 ; Rise       ; clock_generator:clock_in|inst7 ;
; Hex2G     ; clock_generator:clock_in|inst7 ; 3.964 ; 3.964 ; Rise       ; clock_generator:clock_in|inst7 ;
; Hex3A     ; clock_generator:clock_in|inst7 ; 4.721 ; 4.721 ; Rise       ; clock_generator:clock_in|inst7 ;
; Hex3B     ; clock_generator:clock_in|inst7 ; 4.613 ; 4.613 ; Rise       ; clock_generator:clock_in|inst7 ;
; Hex3C     ; clock_generator:clock_in|inst7 ; 4.968 ; 4.968 ; Rise       ; clock_generator:clock_in|inst7 ;
; Hex3D     ; clock_generator:clock_in|inst7 ; 4.528 ; 4.528 ; Rise       ; clock_generator:clock_in|inst7 ;
; Hex3E     ; clock_generator:clock_in|inst7 ; 4.555 ; 4.555 ; Rise       ; clock_generator:clock_in|inst7 ;
; Hex3F     ; clock_generator:clock_in|inst7 ; 4.784 ; 4.784 ; Rise       ; clock_generator:clock_in|inst7 ;
; Hex3G     ; clock_generator:clock_in|inst7 ; 4.534 ; 4.534 ; Rise       ; clock_generator:clock_in|inst7 ;
; Led0      ; clock_generator:clock_in|inst7 ; 4.705 ; 4.705 ; Rise       ; clock_generator:clock_in|inst7 ;
; Led1      ; clock_generator:clock_in|inst7 ; 4.693 ; 4.693 ; Rise       ; clock_generator:clock_in|inst7 ;
; Led2      ; clock_generator:clock_in|inst7 ; 4.510 ; 4.510 ; Rise       ; clock_generator:clock_in|inst7 ;
; Led3      ; clock_generator:clock_in|inst7 ; 4.750 ; 4.750 ; Rise       ; clock_generator:clock_in|inst7 ;
; Led4      ; clock_generator:clock_in|inst7 ; 4.464 ; 4.464 ; Rise       ; clock_generator:clock_in|inst7 ;
; Led5      ; clock_generator:clock_in|inst7 ; 4.308 ; 4.308 ; Rise       ; clock_generator:clock_in|inst7 ;
; Led6      ; clock_generator:clock_in|inst7 ; 4.670 ; 4.670 ; Rise       ; clock_generator:clock_in|inst7 ;
; Led7      ; clock_generator:clock_in|inst7 ; 4.165 ; 4.165 ; Rise       ; clock_generator:clock_in|inst7 ;
; LedClk    ; clock_generator:clock_in|inst7 ; 2.527 ;       ; Rise       ; clock_generator:clock_in|inst7 ;
; LedClk    ; clock_generator:clock_in|inst7 ;       ; 2.527 ; Fall       ; clock_generator:clock_in|inst7 ;
+-----------+--------------------------------+-------+-------+------------+--------------------------------+


+----------------------------------------------------+
; Propagation Delay                                  ;
+------------+-------------+-------+----+----+-------+
; Input Port ; Output Port ; RR    ; RF ; FR ; FF    ;
+------------+-------------+-------+----+----+-------+
; Seed0      ; LedClk      ; 4.918 ;    ;    ; 4.918 ;
; Seed1      ; LedClk      ; 4.893 ;    ;    ; 4.893 ;
; Seed2      ; LedClk      ; 4.781 ;    ;    ; 4.781 ;
; Seed3      ; LedClk      ; 4.628 ;    ;    ; 4.628 ;
; Seed4      ; LedClk      ; 4.317 ;    ;    ; 4.317 ;
; Seed5      ; LedClk      ; 4.249 ;    ;    ; 4.249 ;
; Seed6      ; LedClk      ; 4.157 ;    ;    ; 4.157 ;
; Seed7      ; LedClk      ; 4.716 ;    ;    ; 4.716 ;
+------------+-------------+-------+----+----+-------+


+----------------------------------------------------+
; Minimum Propagation Delay                          ;
+------------+-------------+-------+----+----+-------+
; Input Port ; Output Port ; RR    ; RF ; FR ; FF    ;
+------------+-------------+-------+----+----+-------+
; Seed0      ; LedClk      ; 4.918 ;    ;    ; 4.918 ;
; Seed1      ; LedClk      ; 4.893 ;    ;    ; 4.893 ;
; Seed2      ; LedClk      ; 4.781 ;    ;    ; 4.781 ;
; Seed3      ; LedClk      ; 4.628 ;    ;    ; 4.628 ;
; Seed4      ; LedClk      ; 4.317 ;    ;    ; 4.317 ;
; Seed5      ; LedClk      ; 4.249 ;    ;    ; 4.249 ;
; Seed6      ; LedClk      ; 4.157 ;    ;    ; 4.157 ;
; Seed7      ; LedClk      ; 4.716 ;    ;    ; 4.716 ;
+------------+-------------+-------+----+----+-------+


+-----------------------------------------------------------------------------------------------------------------------------+
; Multicorner Timing Analysis Summary                                                                                         ;
+-------------------------------------------------------------+----------+---------+----------+---------+---------------------+
; Clock                                                       ; Setup    ; Hold    ; Recovery ; Removal ; Minimum Pulse Width ;
+-------------------------------------------------------------+----------+---------+----------+---------+---------------------+
; Worst-case Slack                                            ; -4.343   ; -2.536  ; N/A      ; N/A     ; -1.380              ;
;  Clock                                                      ; -0.751   ; -2.536  ; N/A      ; N/A     ; -1.380              ;
;  Load                                                       ; -1.050   ; -1.902  ; N/A      ; N/A     ; -1.222              ;
;  clock_generator:clock_in|clock_divider_1024:inst101|inst10 ; -0.768   ; -2.057  ; N/A      ; N/A     ; -0.500              ;
;  clock_generator:clock_in|clock_divider_1024:inst102|inst10 ; -0.445   ; -2.066  ; N/A      ; N/A     ; -0.500              ;
;  clock_generator:clock_in|inst7                             ; -4.343   ; -0.073  ; N/A      ; N/A     ; -0.500              ;
; Design-wide TNS                                             ; -119.072 ; -37.946 ; 0.0      ; 0.0     ; -81.602             ;
;  Clock                                                      ; -4.224   ; -2.536  ; N/A      ; N/A     ; -11.380             ;
;  Load                                                       ; -18.058  ; -31.287 ; N/A      ; N/A     ; -23.222             ;
;  clock_generator:clock_in|clock_divider_1024:inst101|inst10 ; -3.709   ; -2.057  ; N/A      ; N/A     ; -10.000             ;
;  clock_generator:clock_in|clock_divider_1024:inst102|inst10 ; -1.597   ; -2.066  ; N/A      ; N/A     ; -7.000              ;
;  clock_generator:clock_in|inst7                             ; -91.484  ; -0.490  ; N/A      ; N/A     ; -30.000             ;
+-------------------------------------------------------------+----------+---------+----------+---------+---------------------+


+----------------------------------------------------------------------------------------------------------+
; Setup Times                                                                                              ;
+-----------+--------------------------------+-------+-------+------------+--------------------------------+
; Data Port ; Clock Port                     ; Rise  ; Fall  ; Clock Edge ; Clock Reference                ;
+-----------+--------------------------------+-------+-------+------------+--------------------------------+
; Load      ; clock_generator:clock_in|inst7 ; 0.640 ; 0.640 ; Rise       ; clock_generator:clock_in|inst7 ;
; Seed0     ; clock_generator:clock_in|inst7 ; 0.897 ; 0.897 ; Rise       ; clock_generator:clock_in|inst7 ;
; Seed1     ; clock_generator:clock_in|inst7 ; 0.608 ; 0.608 ; Rise       ; clock_generator:clock_in|inst7 ;
; Seed2     ; clock_generator:clock_in|inst7 ; 0.912 ; 0.912 ; Rise       ; clock_generator:clock_in|inst7 ;
; Seed3     ; clock_generator:clock_in|inst7 ; 0.300 ; 0.300 ; Rise       ; clock_generator:clock_in|inst7 ;
; Seed4     ; clock_generator:clock_in|inst7 ; 0.307 ; 0.307 ; Rise       ; clock_generator:clock_in|inst7 ;
; Seed5     ; clock_generator:clock_in|inst7 ; 0.336 ; 0.336 ; Rise       ; clock_generator:clock_in|inst7 ;
; Seed6     ; clock_generator:clock_in|inst7 ; 0.237 ; 0.237 ; Rise       ; clock_generator:clock_in|inst7 ;
; Seed7     ; clock_generator:clock_in|inst7 ; 0.819 ; 0.819 ; Rise       ; clock_generator:clock_in|inst7 ;
+-----------+--------------------------------+-------+-------+------------+--------------------------------+


+------------------------------------------------------------------------------------------------------------+
; Hold Times                                                                                                 ;
+-----------+--------------------------------+--------+--------+------------+--------------------------------+
; Data Port ; Clock Port                     ; Rise   ; Fall   ; Clock Edge ; Clock Reference                ;
+-----------+--------------------------------+--------+--------+------------+--------------------------------+
; Load      ; clock_generator:clock_in|inst7 ; 0.073  ; 0.073  ; Rise       ; clock_generator:clock_in|inst7 ;
; Seed0     ; clock_generator:clock_in|inst7 ; -0.100 ; -0.100 ; Rise       ; clock_generator:clock_in|inst7 ;
; Seed1     ; clock_generator:clock_in|inst7 ; 0.041  ; 0.041  ; Rise       ; clock_generator:clock_in|inst7 ;
; Seed2     ; clock_generator:clock_in|inst7 ; -0.089 ; -0.089 ; Rise       ; clock_generator:clock_in|inst7 ;
; Seed3     ; clock_generator:clock_in|inst7 ; 0.194  ; 0.194  ; Rise       ; clock_generator:clock_in|inst7 ;
; Seed4     ; clock_generator:clock_in|inst7 ; 0.216  ; 0.216  ; Rise       ; clock_generator:clock_in|inst7 ;
; Seed5     ; clock_generator:clock_in|inst7 ; 0.238  ; 0.238  ; Rise       ; clock_generator:clock_in|inst7 ;
; Seed6     ; clock_generator:clock_in|inst7 ; 0.244  ; 0.244  ; Rise       ; clock_generator:clock_in|inst7 ;
; Seed7     ; clock_generator:clock_in|inst7 ; -0.143 ; -0.143 ; Rise       ; clock_generator:clock_in|inst7 ;
+-----------+--------------------------------+--------+--------+------------+--------------------------------+


+------------------------------------------------------------------------------------------------------------+
; Clock to Output Times                                                                                      ;
+-----------+--------------------------------+--------+--------+------------+--------------------------------+
; Data Port ; Clock Port                     ; Rise   ; Fall   ; Clock Edge ; Clock Reference                ;
+-----------+--------------------------------+--------+--------+------------+--------------------------------+
; LedClk    ; Load                           ; 7.624  ; 7.624  ; Rise       ; Load                           ;
; Hex0A     ; Load                           ; 10.447 ; 10.447 ; Fall       ; Load                           ;
; Hex0B     ; Load                           ; 10.795 ; 10.795 ; Fall       ; Load                           ;
; Hex0C     ; Load                           ; 10.757 ; 10.757 ; Fall       ; Load                           ;
; Hex0D     ; Load                           ; 10.753 ; 10.753 ; Fall       ; Load                           ;
; Hex0E     ; Load                           ; 10.783 ; 10.783 ; Fall       ; Load                           ;
; Hex0F     ; Load                           ; 10.725 ; 10.725 ; Fall       ; Load                           ;
; Hex0G     ; Load                           ; 10.786 ; 10.786 ; Fall       ; Load                           ;
; Hex1A     ; Load                           ; 10.637 ; 10.637 ; Fall       ; Load                           ;
; Hex1B     ; Load                           ; 10.619 ; 10.619 ; Fall       ; Load                           ;
; Hex1C     ; Load                           ; 10.340 ; 10.340 ; Fall       ; Load                           ;
; Hex1D     ; Load                           ; 10.690 ; 10.690 ; Fall       ; Load                           ;
; Hex1E     ; Load                           ; 10.300 ; 10.300 ; Fall       ; Load                           ;
; Hex1F     ; Load                           ; 10.310 ; 10.310 ; Fall       ; Load                           ;
; Hex1G     ; Load                           ; 10.179 ; 10.179 ; Fall       ; Load                           ;
; Hex2A     ; Load                           ; 11.422 ; 11.422 ; Fall       ; Load                           ;
; Hex2B     ; Load                           ; 11.429 ; 11.429 ; Fall       ; Load                           ;
; Hex2C     ; Load                           ; 11.207 ; 11.207 ; Fall       ; Load                           ;
; Hex2D     ; Load                           ; 11.235 ; 11.235 ; Fall       ; Load                           ;
; Hex2E     ; Load                           ; 11.242 ; 11.242 ; Fall       ; Load                           ;
; Hex2F     ; Load                           ; 11.321 ; 11.321 ; Fall       ; Load                           ;
; Hex2G     ; Load                           ; 11.289 ; 11.289 ; Fall       ; Load                           ;
; Hex3A     ; Load                           ; 11.813 ; 11.813 ; Fall       ; Load                           ;
; Hex3B     ; Load                           ; 11.606 ; 11.606 ; Fall       ; Load                           ;
; Hex3C     ; Load                           ; 12.543 ; 12.543 ; Fall       ; Load                           ;
; Hex3D     ; Load                           ; 11.607 ; 11.607 ; Fall       ; Load                           ;
; Hex3E     ; Load                           ; 11.752 ; 11.752 ; Fall       ; Load                           ;
; Hex3F     ; Load                           ; 12.292 ; 12.292 ; Fall       ; Load                           ;
; Hex3G     ; Load                           ; 11.635 ; 11.635 ; Fall       ; Load                           ;
; LedClk    ; Load                           ; 7.624  ; 7.624  ; Fall       ; Load                           ;
; Hex0A     ; clock_generator:clock_in|inst7 ; 7.654  ; 7.654  ; Rise       ; clock_generator:clock_in|inst7 ;
; Hex0B     ; clock_generator:clock_in|inst7 ; 8.002  ; 8.002  ; Rise       ; clock_generator:clock_in|inst7 ;
; Hex0C     ; clock_generator:clock_in|inst7 ; 7.964  ; 7.964  ; Rise       ; clock_generator:clock_in|inst7 ;
; Hex0D     ; clock_generator:clock_in|inst7 ; 7.960  ; 7.960  ; Rise       ; clock_generator:clock_in|inst7 ;
; Hex0E     ; clock_generator:clock_in|inst7 ; 7.990  ; 7.990  ; Rise       ; clock_generator:clock_in|inst7 ;
; Hex0F     ; clock_generator:clock_in|inst7 ; 7.932  ; 7.932  ; Rise       ; clock_generator:clock_in|inst7 ;
; Hex0G     ; clock_generator:clock_in|inst7 ; 7.993  ; 7.993  ; Rise       ; clock_generator:clock_in|inst7 ;
; Hex1A     ; clock_generator:clock_in|inst7 ; 7.844  ; 7.844  ; Rise       ; clock_generator:clock_in|inst7 ;
; Hex1B     ; clock_generator:clock_in|inst7 ; 7.826  ; 7.826  ; Rise       ; clock_generator:clock_in|inst7 ;
; Hex1C     ; clock_generator:clock_in|inst7 ; 7.547  ; 7.547  ; Rise       ; clock_generator:clock_in|inst7 ;
; Hex1D     ; clock_generator:clock_in|inst7 ; 7.897  ; 7.897  ; Rise       ; clock_generator:clock_in|inst7 ;
; Hex1E     ; clock_generator:clock_in|inst7 ; 7.507  ; 7.507  ; Rise       ; clock_generator:clock_in|inst7 ;
; Hex1F     ; clock_generator:clock_in|inst7 ; 7.517  ; 7.517  ; Rise       ; clock_generator:clock_in|inst7 ;
; Hex1G     ; clock_generator:clock_in|inst7 ; 7.386  ; 7.386  ; Rise       ; clock_generator:clock_in|inst7 ;
; Hex2A     ; clock_generator:clock_in|inst7 ; 8.629  ; 8.629  ; Rise       ; clock_generator:clock_in|inst7 ;
; Hex2B     ; clock_generator:clock_in|inst7 ; 8.636  ; 8.636  ; Rise       ; clock_generator:clock_in|inst7 ;
; Hex2C     ; clock_generator:clock_in|inst7 ; 8.414  ; 8.414  ; Rise       ; clock_generator:clock_in|inst7 ;
; Hex2D     ; clock_generator:clock_in|inst7 ; 8.442  ; 8.442  ; Rise       ; clock_generator:clock_in|inst7 ;
; Hex2E     ; clock_generator:clock_in|inst7 ; 8.449  ; 8.449  ; Rise       ; clock_generator:clock_in|inst7 ;
; Hex2F     ; clock_generator:clock_in|inst7 ; 8.528  ; 8.528  ; Rise       ; clock_generator:clock_in|inst7 ;
; Hex2G     ; clock_generator:clock_in|inst7 ; 8.496  ; 8.496  ; Rise       ; clock_generator:clock_in|inst7 ;
; Hex3A     ; clock_generator:clock_in|inst7 ; 9.020  ; 9.020  ; Rise       ; clock_generator:clock_in|inst7 ;
; Hex3B     ; clock_generator:clock_in|inst7 ; 8.813  ; 8.813  ; Rise       ; clock_generator:clock_in|inst7 ;
; Hex3C     ; clock_generator:clock_in|inst7 ; 9.750  ; 9.750  ; Rise       ; clock_generator:clock_in|inst7 ;
; Hex3D     ; clock_generator:clock_in|inst7 ; 8.814  ; 8.814  ; Rise       ; clock_generator:clock_in|inst7 ;
; Hex3E     ; clock_generator:clock_in|inst7 ; 8.959  ; 8.959  ; Rise       ; clock_generator:clock_in|inst7 ;
; Hex3F     ; clock_generator:clock_in|inst7 ; 9.499  ; 9.499  ; Rise       ; clock_generator:clock_in|inst7 ;
; Hex3G     ; clock_generator:clock_in|inst7 ; 8.842  ; 8.842  ; Rise       ; clock_generator:clock_in|inst7 ;
; Led0      ; clock_generator:clock_in|inst7 ; 8.740  ; 8.740  ; Rise       ; clock_generator:clock_in|inst7 ;
; Led1      ; clock_generator:clock_in|inst7 ; 8.718  ; 8.718  ; Rise       ; clock_generator:clock_in|inst7 ;
; Led2      ; clock_generator:clock_in|inst7 ; 8.263  ; 8.263  ; Rise       ; clock_generator:clock_in|inst7 ;
; Led3      ; clock_generator:clock_in|inst7 ; 8.711  ; 8.711  ; Rise       ; clock_generator:clock_in|inst7 ;
; Led4      ; clock_generator:clock_in|inst7 ; 8.075  ; 8.075  ; Rise       ; clock_generator:clock_in|inst7 ;
; Led5      ; clock_generator:clock_in|inst7 ; 7.766  ; 7.766  ; Rise       ; clock_generator:clock_in|inst7 ;
; Led6      ; clock_generator:clock_in|inst7 ; 8.686  ; 8.686  ; Rise       ; clock_generator:clock_in|inst7 ;
; Led7      ; clock_generator:clock_in|inst7 ; 7.605  ; 7.605  ; Rise       ; clock_generator:clock_in|inst7 ;
; LedClk    ; clock_generator:clock_in|inst7 ; 4.831  ;        ; Rise       ; clock_generator:clock_in|inst7 ;
; LedClk    ; clock_generator:clock_in|inst7 ;        ; 4.831  ; Fall       ; clock_generator:clock_in|inst7 ;
+-----------+--------------------------------+--------+--------+------------+--------------------------------+


+----------------------------------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                                            ;
+-----------+--------------------------------+-------+-------+------------+--------------------------------+
; Data Port ; Clock Port                     ; Rise  ; Fall  ; Clock Edge ; Clock Reference                ;
+-----------+--------------------------------+-------+-------+------------+--------------------------------+
; LedClk    ; Load                           ; 4.002 ; 4.002 ; Rise       ; Load                           ;
; Hex0A     ; Load                           ; 5.190 ; 5.190 ; Fall       ; Load                           ;
; Hex0B     ; Load                           ; 5.368 ; 5.368 ; Fall       ; Load                           ;
; Hex0C     ; Load                           ; 5.363 ; 5.363 ; Fall       ; Load                           ;
; Hex0D     ; Load                           ; 5.333 ; 5.333 ; Fall       ; Load                           ;
; Hex0E     ; Load                           ; 5.357 ; 5.357 ; Fall       ; Load                           ;
; Hex0F     ; Load                           ; 5.264 ; 5.264 ; Fall       ; Load                           ;
; Hex0G     ; Load                           ; 5.308 ; 5.308 ; Fall       ; Load                           ;
; Hex1A     ; Load                           ; 5.469 ; 5.469 ; Fall       ; Load                           ;
; Hex1B     ; Load                           ; 5.428 ; 5.428 ; Fall       ; Load                           ;
; Hex1C     ; Load                           ; 5.313 ; 5.313 ; Fall       ; Load                           ;
; Hex1D     ; Load                           ; 5.492 ; 5.492 ; Fall       ; Load                           ;
; Hex1E     ; Load                           ; 5.306 ; 5.306 ; Fall       ; Load                           ;
; Hex1F     ; Load                           ; 5.246 ; 5.246 ; Fall       ; Load                           ;
; Hex1G     ; Load                           ; 5.238 ; 5.238 ; Fall       ; Load                           ;
; Hex2A     ; Load                           ; 5.546 ; 5.546 ; Fall       ; Load                           ;
; Hex2B     ; Load                           ; 5.557 ; 5.557 ; Fall       ; Load                           ;
; Hex2C     ; Load                           ; 5.400 ; 5.400 ; Fall       ; Load                           ;
; Hex2D     ; Load                           ; 5.399 ; 5.399 ; Fall       ; Load                           ;
; Hex2E     ; Load                           ; 5.419 ; 5.419 ; Fall       ; Load                           ;
; Hex2F     ; Load                           ; 5.453 ; 5.453 ; Fall       ; Load                           ;
; Hex2G     ; Load                           ; 5.439 ; 5.439 ; Fall       ; Load                           ;
; Hex3A     ; Load                           ; 6.196 ; 6.196 ; Fall       ; Load                           ;
; Hex3B     ; Load                           ; 6.088 ; 6.088 ; Fall       ; Load                           ;
; Hex3C     ; Load                           ; 6.443 ; 6.443 ; Fall       ; Load                           ;
; Hex3D     ; Load                           ; 6.003 ; 6.003 ; Fall       ; Load                           ;
; Hex3E     ; Load                           ; 6.030 ; 6.030 ; Fall       ; Load                           ;
; Hex3F     ; Load                           ; 6.259 ; 6.259 ; Fall       ; Load                           ;
; Hex3G     ; Load                           ; 6.009 ; 6.009 ; Fall       ; Load                           ;
; LedClk    ; Load                           ; 4.002 ; 4.002 ; Fall       ; Load                           ;
; Hex0A     ; clock_generator:clock_in|inst7 ; 3.715 ; 3.715 ; Rise       ; clock_generator:clock_in|inst7 ;
; Hex0B     ; clock_generator:clock_in|inst7 ; 3.893 ; 3.893 ; Rise       ; clock_generator:clock_in|inst7 ;
; Hex0C     ; clock_generator:clock_in|inst7 ; 3.888 ; 3.888 ; Rise       ; clock_generator:clock_in|inst7 ;
; Hex0D     ; clock_generator:clock_in|inst7 ; 3.858 ; 3.858 ; Rise       ; clock_generator:clock_in|inst7 ;
; Hex0E     ; clock_generator:clock_in|inst7 ; 3.882 ; 3.882 ; Rise       ; clock_generator:clock_in|inst7 ;
; Hex0F     ; clock_generator:clock_in|inst7 ; 3.789 ; 3.789 ; Rise       ; clock_generator:clock_in|inst7 ;
; Hex0G     ; clock_generator:clock_in|inst7 ; 3.833 ; 3.833 ; Rise       ; clock_generator:clock_in|inst7 ;
; Hex1A     ; clock_generator:clock_in|inst7 ; 3.994 ; 3.994 ; Rise       ; clock_generator:clock_in|inst7 ;
; Hex1B     ; clock_generator:clock_in|inst7 ; 3.953 ; 3.953 ; Rise       ; clock_generator:clock_in|inst7 ;
; Hex1C     ; clock_generator:clock_in|inst7 ; 3.838 ; 3.838 ; Rise       ; clock_generator:clock_in|inst7 ;
; Hex1D     ; clock_generator:clock_in|inst7 ; 4.017 ; 4.017 ; Rise       ; clock_generator:clock_in|inst7 ;
; Hex1E     ; clock_generator:clock_in|inst7 ; 3.831 ; 3.831 ; Rise       ; clock_generator:clock_in|inst7 ;
; Hex1F     ; clock_generator:clock_in|inst7 ; 3.771 ; 3.771 ; Rise       ; clock_generator:clock_in|inst7 ;
; Hex1G     ; clock_generator:clock_in|inst7 ; 3.763 ; 3.763 ; Rise       ; clock_generator:clock_in|inst7 ;
; Hex2A     ; clock_generator:clock_in|inst7 ; 4.071 ; 4.071 ; Rise       ; clock_generator:clock_in|inst7 ;
; Hex2B     ; clock_generator:clock_in|inst7 ; 4.082 ; 4.082 ; Rise       ; clock_generator:clock_in|inst7 ;
; Hex2C     ; clock_generator:clock_in|inst7 ; 3.925 ; 3.925 ; Rise       ; clock_generator:clock_in|inst7 ;
; Hex2D     ; clock_generator:clock_in|inst7 ; 3.924 ; 3.924 ; Rise       ; clock_generator:clock_in|inst7 ;
; Hex2E     ; clock_generator:clock_in|inst7 ; 3.944 ; 3.944 ; Rise       ; clock_generator:clock_in|inst7 ;
; Hex2F     ; clock_generator:clock_in|inst7 ; 3.978 ; 3.978 ; Rise       ; clock_generator:clock_in|inst7 ;
; Hex2G     ; clock_generator:clock_in|inst7 ; 3.964 ; 3.964 ; Rise       ; clock_generator:clock_in|inst7 ;
; Hex3A     ; clock_generator:clock_in|inst7 ; 4.721 ; 4.721 ; Rise       ; clock_generator:clock_in|inst7 ;
; Hex3B     ; clock_generator:clock_in|inst7 ; 4.613 ; 4.613 ; Rise       ; clock_generator:clock_in|inst7 ;
; Hex3C     ; clock_generator:clock_in|inst7 ; 4.968 ; 4.968 ; Rise       ; clock_generator:clock_in|inst7 ;
; Hex3D     ; clock_generator:clock_in|inst7 ; 4.528 ; 4.528 ; Rise       ; clock_generator:clock_in|inst7 ;
; Hex3E     ; clock_generator:clock_in|inst7 ; 4.555 ; 4.555 ; Rise       ; clock_generator:clock_in|inst7 ;
; Hex3F     ; clock_generator:clock_in|inst7 ; 4.784 ; 4.784 ; Rise       ; clock_generator:clock_in|inst7 ;
; Hex3G     ; clock_generator:clock_in|inst7 ; 4.534 ; 4.534 ; Rise       ; clock_generator:clock_in|inst7 ;
; Led0      ; clock_generator:clock_in|inst7 ; 4.705 ; 4.705 ; Rise       ; clock_generator:clock_in|inst7 ;
; Led1      ; clock_generator:clock_in|inst7 ; 4.693 ; 4.693 ; Rise       ; clock_generator:clock_in|inst7 ;
; Led2      ; clock_generator:clock_in|inst7 ; 4.510 ; 4.510 ; Rise       ; clock_generator:clock_in|inst7 ;
; Led3      ; clock_generator:clock_in|inst7 ; 4.750 ; 4.750 ; Rise       ; clock_generator:clock_in|inst7 ;
; Led4      ; clock_generator:clock_in|inst7 ; 4.464 ; 4.464 ; Rise       ; clock_generator:clock_in|inst7 ;
; Led5      ; clock_generator:clock_in|inst7 ; 4.308 ; 4.308 ; Rise       ; clock_generator:clock_in|inst7 ;
; Led6      ; clock_generator:clock_in|inst7 ; 4.670 ; 4.670 ; Rise       ; clock_generator:clock_in|inst7 ;
; Led7      ; clock_generator:clock_in|inst7 ; 4.165 ; 4.165 ; Rise       ; clock_generator:clock_in|inst7 ;
; LedClk    ; clock_generator:clock_in|inst7 ; 2.527 ;       ; Rise       ; clock_generator:clock_in|inst7 ;
; LedClk    ; clock_generator:clock_in|inst7 ;       ; 2.527 ; Fall       ; clock_generator:clock_in|inst7 ;
+-----------+--------------------------------+-------+-------+------------+--------------------------------+


+----------------------------------------------------+
; Progagation Delay                                  ;
+------------+-------------+-------+----+----+-------+
; Input Port ; Output Port ; RR    ; RF ; FR ; FF    ;
+------------+-------------+-------+----+----+-------+
; Seed0      ; LedClk      ; 9.676 ;    ;    ; 9.676 ;
; Seed1      ; LedClk      ; 9.629 ;    ;    ; 9.629 ;
; Seed2      ; LedClk      ; 9.358 ;    ;    ; 9.358 ;
; Seed3      ; LedClk      ; 9.025 ;    ;    ; 9.025 ;
; Seed4      ; LedClk      ; 8.482 ;    ;    ; 8.482 ;
; Seed5      ; LedClk      ; 8.373 ;    ;    ; 8.373 ;
; Seed6      ; LedClk      ; 8.133 ;    ;    ; 8.133 ;
; Seed7      ; LedClk      ; 9.037 ;    ;    ; 9.037 ;
+------------+-------------+-------+----+----+-------+


+----------------------------------------------------+
; Minimum Progagation Delay                          ;
+------------+-------------+-------+----+----+-------+
; Input Port ; Output Port ; RR    ; RF ; FR ; FF    ;
+------------+-------------+-------+----+----+-------+
; Seed0      ; LedClk      ; 4.918 ;    ;    ; 4.918 ;
; Seed1      ; LedClk      ; 4.893 ;    ;    ; 4.893 ;
; Seed2      ; LedClk      ; 4.781 ;    ;    ; 4.781 ;
; Seed3      ; LedClk      ; 4.628 ;    ;    ; 4.628 ;
; Seed4      ; LedClk      ; 4.317 ;    ;    ; 4.317 ;
; Seed5      ; LedClk      ; 4.249 ;    ;    ; 4.249 ;
; Seed6      ; LedClk      ; 4.157 ;    ;    ; 4.157 ;
; Seed7      ; LedClk      ; 4.716 ;    ;    ; 4.716 ;
+------------+-------------+-------+----+----+-------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Setup Transfers                                                                                                                                                     ;
+------------------------------------------------------------+------------------------------------------------------------+----------+----------+----------+----------+
; From Clock                                                 ; To Clock                                                   ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+------------------------------------------------------------+------------------------------------------------------------+----------+----------+----------+----------+
; Clock                                                      ; Clock                                                      ; 54       ; 0        ; 0        ; 0        ;
; clock_generator:clock_in|clock_divider_1024:inst101|inst10 ; Clock                                                      ; 1        ; 1        ; 0        ; 0        ;
; clock_generator:clock_in|clock_divider_1024:inst101|inst10 ; clock_generator:clock_in|clock_divider_1024:inst101|inst10 ; 54       ; 0        ; 0        ; 0        ;
; clock_generator:clock_in|clock_divider_1024:inst102|inst10 ; clock_generator:clock_in|clock_divider_1024:inst101|inst10 ; 1        ; 1        ; 0        ; 0        ;
; clock_generator:clock_in|clock_divider_1024:inst102|inst10 ; clock_generator:clock_in|clock_divider_1024:inst102|inst10 ; 27       ; 0        ; 0        ; 0        ;
; clock_generator:clock_in|inst7                             ; clock_generator:clock_in|clock_divider_1024:inst102|inst10 ; 1        ; 1        ; 0        ; 0        ;
; clock_generator:clock_in|inst7                             ; clock_generator:clock_in|inst7                             ; 78       ; 0        ; 0        ; 0        ;
; Load                                                       ; clock_generator:clock_in|inst7                             ; 8        ; 75       ; 0        ; 0        ;
; clock_generator:clock_in|inst7                             ; Load                                                       ; 0        ; 0        ; 71       ; 0        ;
; Load                                                       ; Load                                                       ; 0        ; 0        ; 0        ; 67       ;
+------------------------------------------------------------+------------------------------------------------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Hold Transfers                                                                                                                                                      ;
+------------------------------------------------------------+------------------------------------------------------------+----------+----------+----------+----------+
; From Clock                                                 ; To Clock                                                   ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+------------------------------------------------------------+------------------------------------------------------------+----------+----------+----------+----------+
; Clock                                                      ; Clock                                                      ; 54       ; 0        ; 0        ; 0        ;
; clock_generator:clock_in|clock_divider_1024:inst101|inst10 ; Clock                                                      ; 1        ; 1        ; 0        ; 0        ;
; clock_generator:clock_in|clock_divider_1024:inst101|inst10 ; clock_generator:clock_in|clock_divider_1024:inst101|inst10 ; 54       ; 0        ; 0        ; 0        ;
; clock_generator:clock_in|clock_divider_1024:inst102|inst10 ; clock_generator:clock_in|clock_divider_1024:inst101|inst10 ; 1        ; 1        ; 0        ; 0        ;
; clock_generator:clock_in|clock_divider_1024:inst102|inst10 ; clock_generator:clock_in|clock_divider_1024:inst102|inst10 ; 27       ; 0        ; 0        ; 0        ;
; clock_generator:clock_in|inst7                             ; clock_generator:clock_in|clock_divider_1024:inst102|inst10 ; 1        ; 1        ; 0        ; 0        ;
; clock_generator:clock_in|inst7                             ; clock_generator:clock_in|inst7                             ; 78       ; 0        ; 0        ; 0        ;
; Load                                                       ; clock_generator:clock_in|inst7                             ; 8        ; 75       ; 0        ; 0        ;
; clock_generator:clock_in|inst7                             ; Load                                                       ; 0        ; 0        ; 71       ; 0        ;
; Load                                                       ; Load                                                       ; 0        ; 0        ; 0        ; 67       ;
+------------------------------------------------------------+------------------------------------------------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


---------------
; Report TCCS ;
---------------
No dedicated SERDES Transmitter circuitry present in device or used in design


---------------
; Report RSKM ;
---------------
No dedicated SERDES Receiver circuitry present in device or used in design


+------------------------------------------------+
; Unconstrained Paths                            ;
+---------------------------------+-------+------+
; Property                        ; Setup ; Hold ;
+---------------------------------+-------+------+
; Illegal Clocks                  ; 0     ; 0    ;
; Unconstrained Clocks            ; 0     ; 0    ;
; Unconstrained Input Ports       ; 9     ; 9    ;
; Unconstrained Input Port Paths  ; 17    ; 17   ;
; Unconstrained Output Ports      ; 37    ; 37   ;
; Unconstrained Output Port Paths ; 130   ; 130  ;
+---------------------------------+-------+------+


+------------------------------------+
; TimeQuest Timing Analyzer Messages ;
+------------------------------------+
Info: *******************************************************************
Info: Running Quartus II 64-Bit TimeQuest Timing Analyzer
    Info: Version 12.1 Build 243 01/31/2013 Service Pack 1 SJ Full Version
    Info: Processing started: Thu Dec  3 18:18:05 2015
Info: Command: quartus_sta ce281final -c ce281final
Info: qsta_default_script.tcl version: #1
Info (11104): Parallel Compilation has detected 8 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 4 of the 4 physical processors detected instead.
Info (21077): Low junction temperature is 0 degrees C
Info (21077): High junction temperature is 85 degrees C
Critical Warning (332012): Synopsys Design Constraints File file not found: 'ce281final.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design.
Info (332142): No user constrained base clocks found in the design. Calling "derive_clocks -period 1.0"
Info (332105): Deriving Clocks
    Info (332105): create_clock -period 1.000 -name Load Load
    Info (332105): create_clock -period 1.000 -name clock_generator:clock_in|clock_divider_1024:inst102|inst10 clock_generator:clock_in|clock_divider_1024:inst102|inst10
    Info (332105): create_clock -period 1.000 -name clock_generator:clock_in|clock_divider_1024:inst101|inst10 clock_generator:clock_in|clock_divider_1024:inst101|inst10
    Info (332105): create_clock -period 1.000 -name Clock Clock
    Info (332105): create_clock -period 1.000 -name clock_generator:clock_in|inst7 clock_generator:clock_in|inst7
Info: Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON
Info: Analyzing Slow Model
Critical Warning (332148): Timing requirements not met
Info (332146): Worst-case setup slack is -4.343
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -4.343       -91.484 clock_generator:clock_in|inst7 
    Info (332119):    -1.050       -18.058 Load 
    Info (332119):    -0.768        -3.709 clock_generator:clock_in|clock_divider_1024:inst101|inst10 
    Info (332119):    -0.751        -4.224 Clock 
    Info (332119):    -0.445        -1.597 clock_generator:clock_in|clock_divider_1024:inst102|inst10 
Info (332146): Worst-case hold slack is -2.536
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -2.536        -2.536 Clock 
    Info (332119):    -2.066        -2.066 clock_generator:clock_in|clock_divider_1024:inst102|inst10 
    Info (332119):    -2.057        -2.057 clock_generator:clock_in|clock_divider_1024:inst101|inst10 
    Info (332119):    -1.902       -31.287 Load 
    Info (332119):     0.335         0.000 clock_generator:clock_in|inst7 
Info (332140): No Recovery paths to report
Info (332140): No Removal paths to report
Info (332146): Worst-case minimum pulse width slack is -1.380
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -1.380       -11.380 Clock 
    Info (332119):    -1.222       -23.222 Load 
    Info (332119):    -0.500       -30.000 clock_generator:clock_in|inst7 
    Info (332119):    -0.500       -10.000 clock_generator:clock_in|clock_divider_1024:inst101|inst10 
    Info (332119):    -0.500        -7.000 clock_generator:clock_in|clock_divider_1024:inst102|inst10 
Info (332001): The selected device family is not supported by the report_metastability command.
Info: Analyzing Fast Model
Critical Warning (332148): Timing requirements not met
Info (332146): Worst-case setup slack is -2.005
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -2.005       -40.965 clock_generator:clock_in|inst7 
    Info (332119):    -0.030        -0.224 Load 
    Info (332119):     0.183         0.000 clock_generator:clock_in|clock_divider_1024:inst101|inst10 
    Info (332119):     0.216         0.000 Clock 
    Info (332119):     0.328         0.000 clock_generator:clock_in|clock_divider_1024:inst102|inst10 
Info (332146): Worst-case hold slack is -1.580
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -1.580        -1.580 Clock 
    Info (332119):    -1.304        -1.304 clock_generator:clock_in|clock_divider_1024:inst102|inst10 
    Info (332119):    -1.302        -1.302 clock_generator:clock_in|clock_divider_1024:inst101|inst10 
    Info (332119):    -0.760       -12.265 Load 
    Info (332119):    -0.073        -0.490 clock_generator:clock_in|inst7 
Info (332140): No Recovery paths to report
Info (332140): No Removal paths to report
Info (332146): Worst-case minimum pulse width slack is -1.380
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -1.380       -11.380 Clock 
    Info (332119):    -1.222       -23.222 Load 
    Info (332119):    -0.500       -30.000 clock_generator:clock_in|inst7 
    Info (332119):    -0.500       -10.000 clock_generator:clock_in|clock_divider_1024:inst101|inst10 
    Info (332119):    -0.500        -7.000 clock_generator:clock_in|clock_divider_1024:inst102|inst10 
Info (332001): The selected device family is not supported by the report_metastability command.
Info (332102): Design is not fully constrained for setup requirements
Info (332102): Design is not fully constrained for hold requirements
Info: Quartus II 64-Bit TimeQuest Timing Analyzer was successful. 0 errors, 3 warnings
    Info: Peak virtual memory: 594 megabytes
    Info: Processing ended: Thu Dec  3 18:18:06 2015
    Info: Elapsed time: 00:00:01
    Info: Total CPU time (on all processors): 00:00:01


