Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2016.2 (win64) Build 1577090 Thu Jun  2 16:32:40 MDT 2016
| Date         : Tue Nov 29 15:49:53 2016
| Host         : ECE400-F6M7KB2 running 64-bit Service Pack 1  (build 7601)
| Command      : report_timing_summary -warn_on_violation -max_paths 10 -file topmodulefinal_timing_summary_routed.rpt -rpx topmodulefinal_timing_summary_routed.rpx
| Design       : topmodulefinal
| Device       : 7a100t-csg324
| Speed File   : -1  PRODUCTION 1.14 2014-09-11
---------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 10 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 17 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      0.764        0.000                      0                 1587        0.128        0.000                      0                 1587        4.500        0.000                       0                   803  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         0.764        0.000                      0                 1587        0.128        0.000                      0                 1587        4.500        0.000                       0                   803  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        0.764ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.128ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.764ns  (required time - arrival time)
  Source:                 RCVR_CONTROLLER/URCVR/COR_BIT16/shreg_reg[39]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            RCVR_CONTROLLER/URCVR/time_count_empty_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        8.740ns  (logic 2.158ns (24.690%)  route 6.582ns (75.310%))
  Logic Levels:           8  (LUT3=1 LUT5=2 LUT6=5)
  Clock Path Skew:        -0.031ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.008ns = ( 15.008 - 10.000 ) 
    Source Clock Delay      (SCD):    5.298ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=802, routed)         1.696     5.298    RCVR_CONTROLLER/URCVR/COR_BIT16/CLK100MHZ_IBUF_BUFG
    SLICE_X4Y119         FDRE                                         r  RCVR_CONTROLLER/URCVR/COR_BIT16/shreg_reg[39]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y119         FDRE (Prop_fdre_C_Q)         0.456     5.754 r  RCVR_CONTROLLER/URCVR/COR_BIT16/shreg_reg[39]/Q
                         net (fo=6, routed)           1.154     6.908    RCVR_CONTROLLER/URCVR/COR_BIT16/shreg_reg_n_0_[39]
    SLICE_X4Y119         LUT3 (Prop_lut3_I0_O)        0.152     7.060 r  RCVR_CONTROLLER/URCVR/COR_BIT16/last_value_i_109/O
                         net (fo=3, routed)           0.971     8.031    RCVR_CONTROLLER/URCVR/COR_BIT16/last_value_i_109_n_0
    SLICE_X5Y118         LUT6 (Prop_lut6_I4_O)        0.326     8.357 r  RCVR_CONTROLLER/URCVR/COR_BIT16/last_value_i_92/O
                         net (fo=2, routed)           0.810     9.167    RCVR_CONTROLLER/URCVR/COR_BIT16/last_value_i_92_n_0
    SLICE_X2Y118         LUT5 (Prop_lut5_I4_O)        0.150     9.317 r  RCVR_CONTROLLER/URCVR/COR_BIT16/last_value_i_50/O
                         net (fo=3, routed)           0.698    10.015    RCVR_CONTROLLER/URCVR/COR_BIT16/last_value_i_50_n_0
    SLICE_X2Y118         LUT5 (Prop_lut5_I0_O)        0.374    10.389 f  RCVR_CONTROLLER/URCVR/COR_BIT16/last_value_i_26/O
                         net (fo=2, routed)           0.777    11.166    RCVR_CONTROLLER/URCVR/COR_BIT16/last_value_i_26_n_0
    SLICE_X2Y117         LUT6 (Prop_lut6_I3_O)        0.328    11.494 r  RCVR_CONTROLLER/URCVR/COR_BIT16/last_value_i_11/O
                         net (fo=2, routed)           0.666    12.160    RCVR_CONTROLLER/URCVR/COR_BIT16/last_value_i_11_n_0
    SLICE_X3Y117         LUT6 (Prop_lut6_I3_O)        0.124    12.284 f  RCVR_CONTROLLER/URCVR/COR_BIT16/last_value_i_7/O
                         net (fo=3, routed)           0.611    12.895    RCVR_CONTROLLER/URCVR/COR_BIT16/time_count_empty_reg[3]_0
    SLICE_X3Y111         LUT6 (Prop_lut6_I3_O)        0.124    13.019 f  RCVR_CONTROLLER/URCVR/COR_BIT16/time_count_empty[3]_i_4/O
                         net (fo=2, routed)           0.274    13.293    RCVR_CONTROLLER/URCVR/COR_BIT16/time_empty_up
    SLICE_X3Y111         LUT6 (Prop_lut6_I5_O)        0.124    13.417 r  RCVR_CONTROLLER/URCVR/COR_BIT16/time_count_empty[3]_i_1/O
                         net (fo=4, routed)           0.622    14.039    RCVR_CONTROLLER/URCVR/COR_BIT16_n_5
    SLICE_X3Y111         FDRE                                         r  RCVR_CONTROLLER/URCVR/time_count_empty_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=802, routed)         1.586    15.008    RCVR_CONTROLLER/URCVR/CLK100MHZ_IBUF_BUFG
    SLICE_X3Y111         FDRE                                         r  RCVR_CONTROLLER/URCVR/time_count_empty_reg[0]/C
                         clock pessimism              0.259    15.267    
                         clock uncertainty           -0.035    15.232    
    SLICE_X3Y111         FDRE (Setup_fdre_C_R)       -0.429    14.803    RCVR_CONTROLLER/URCVR/time_count_empty_reg[0]
  -------------------------------------------------------------------
                         required time                         14.803    
                         arrival time                         -14.039    
  -------------------------------------------------------------------
                         slack                                  0.764    

Slack (MET) :             0.764ns  (required time - arrival time)
  Source:                 RCVR_CONTROLLER/URCVR/COR_BIT16/shreg_reg[39]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            RCVR_CONTROLLER/URCVR/time_count_empty_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        8.740ns  (logic 2.158ns (24.690%)  route 6.582ns (75.310%))
  Logic Levels:           8  (LUT3=1 LUT5=2 LUT6=5)
  Clock Path Skew:        -0.031ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.008ns = ( 15.008 - 10.000 ) 
    Source Clock Delay      (SCD):    5.298ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=802, routed)         1.696     5.298    RCVR_CONTROLLER/URCVR/COR_BIT16/CLK100MHZ_IBUF_BUFG
    SLICE_X4Y119         FDRE                                         r  RCVR_CONTROLLER/URCVR/COR_BIT16/shreg_reg[39]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y119         FDRE (Prop_fdre_C_Q)         0.456     5.754 r  RCVR_CONTROLLER/URCVR/COR_BIT16/shreg_reg[39]/Q
                         net (fo=6, routed)           1.154     6.908    RCVR_CONTROLLER/URCVR/COR_BIT16/shreg_reg_n_0_[39]
    SLICE_X4Y119         LUT3 (Prop_lut3_I0_O)        0.152     7.060 r  RCVR_CONTROLLER/URCVR/COR_BIT16/last_value_i_109/O
                         net (fo=3, routed)           0.971     8.031    RCVR_CONTROLLER/URCVR/COR_BIT16/last_value_i_109_n_0
    SLICE_X5Y118         LUT6 (Prop_lut6_I4_O)        0.326     8.357 r  RCVR_CONTROLLER/URCVR/COR_BIT16/last_value_i_92/O
                         net (fo=2, routed)           0.810     9.167    RCVR_CONTROLLER/URCVR/COR_BIT16/last_value_i_92_n_0
    SLICE_X2Y118         LUT5 (Prop_lut5_I4_O)        0.150     9.317 r  RCVR_CONTROLLER/URCVR/COR_BIT16/last_value_i_50/O
                         net (fo=3, routed)           0.698    10.015    RCVR_CONTROLLER/URCVR/COR_BIT16/last_value_i_50_n_0
    SLICE_X2Y118         LUT5 (Prop_lut5_I0_O)        0.374    10.389 f  RCVR_CONTROLLER/URCVR/COR_BIT16/last_value_i_26/O
                         net (fo=2, routed)           0.777    11.166    RCVR_CONTROLLER/URCVR/COR_BIT16/last_value_i_26_n_0
    SLICE_X2Y117         LUT6 (Prop_lut6_I3_O)        0.328    11.494 r  RCVR_CONTROLLER/URCVR/COR_BIT16/last_value_i_11/O
                         net (fo=2, routed)           0.666    12.160    RCVR_CONTROLLER/URCVR/COR_BIT16/last_value_i_11_n_0
    SLICE_X3Y117         LUT6 (Prop_lut6_I3_O)        0.124    12.284 f  RCVR_CONTROLLER/URCVR/COR_BIT16/last_value_i_7/O
                         net (fo=3, routed)           0.611    12.895    RCVR_CONTROLLER/URCVR/COR_BIT16/time_count_empty_reg[3]_0
    SLICE_X3Y111         LUT6 (Prop_lut6_I3_O)        0.124    13.019 f  RCVR_CONTROLLER/URCVR/COR_BIT16/time_count_empty[3]_i_4/O
                         net (fo=2, routed)           0.274    13.293    RCVR_CONTROLLER/URCVR/COR_BIT16/time_empty_up
    SLICE_X3Y111         LUT6 (Prop_lut6_I5_O)        0.124    13.417 r  RCVR_CONTROLLER/URCVR/COR_BIT16/time_count_empty[3]_i_1/O
                         net (fo=4, routed)           0.622    14.039    RCVR_CONTROLLER/URCVR/COR_BIT16_n_5
    SLICE_X3Y111         FDRE                                         r  RCVR_CONTROLLER/URCVR/time_count_empty_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=802, routed)         1.586    15.008    RCVR_CONTROLLER/URCVR/CLK100MHZ_IBUF_BUFG
    SLICE_X3Y111         FDRE                                         r  RCVR_CONTROLLER/URCVR/time_count_empty_reg[1]/C
                         clock pessimism              0.259    15.267    
                         clock uncertainty           -0.035    15.232    
    SLICE_X3Y111         FDRE (Setup_fdre_C_R)       -0.429    14.803    RCVR_CONTROLLER/URCVR/time_count_empty_reg[1]
  -------------------------------------------------------------------
                         required time                         14.803    
                         arrival time                         -14.039    
  -------------------------------------------------------------------
                         slack                                  0.764    

Slack (MET) :             0.764ns  (required time - arrival time)
  Source:                 RCVR_CONTROLLER/URCVR/COR_BIT16/shreg_reg[39]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            RCVR_CONTROLLER/URCVR/time_count_empty_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        8.740ns  (logic 2.158ns (24.690%)  route 6.582ns (75.310%))
  Logic Levels:           8  (LUT3=1 LUT5=2 LUT6=5)
  Clock Path Skew:        -0.031ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.008ns = ( 15.008 - 10.000 ) 
    Source Clock Delay      (SCD):    5.298ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=802, routed)         1.696     5.298    RCVR_CONTROLLER/URCVR/COR_BIT16/CLK100MHZ_IBUF_BUFG
    SLICE_X4Y119         FDRE                                         r  RCVR_CONTROLLER/URCVR/COR_BIT16/shreg_reg[39]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y119         FDRE (Prop_fdre_C_Q)         0.456     5.754 r  RCVR_CONTROLLER/URCVR/COR_BIT16/shreg_reg[39]/Q
                         net (fo=6, routed)           1.154     6.908    RCVR_CONTROLLER/URCVR/COR_BIT16/shreg_reg_n_0_[39]
    SLICE_X4Y119         LUT3 (Prop_lut3_I0_O)        0.152     7.060 r  RCVR_CONTROLLER/URCVR/COR_BIT16/last_value_i_109/O
                         net (fo=3, routed)           0.971     8.031    RCVR_CONTROLLER/URCVR/COR_BIT16/last_value_i_109_n_0
    SLICE_X5Y118         LUT6 (Prop_lut6_I4_O)        0.326     8.357 r  RCVR_CONTROLLER/URCVR/COR_BIT16/last_value_i_92/O
                         net (fo=2, routed)           0.810     9.167    RCVR_CONTROLLER/URCVR/COR_BIT16/last_value_i_92_n_0
    SLICE_X2Y118         LUT5 (Prop_lut5_I4_O)        0.150     9.317 r  RCVR_CONTROLLER/URCVR/COR_BIT16/last_value_i_50/O
                         net (fo=3, routed)           0.698    10.015    RCVR_CONTROLLER/URCVR/COR_BIT16/last_value_i_50_n_0
    SLICE_X2Y118         LUT5 (Prop_lut5_I0_O)        0.374    10.389 f  RCVR_CONTROLLER/URCVR/COR_BIT16/last_value_i_26/O
                         net (fo=2, routed)           0.777    11.166    RCVR_CONTROLLER/URCVR/COR_BIT16/last_value_i_26_n_0
    SLICE_X2Y117         LUT6 (Prop_lut6_I3_O)        0.328    11.494 r  RCVR_CONTROLLER/URCVR/COR_BIT16/last_value_i_11/O
                         net (fo=2, routed)           0.666    12.160    RCVR_CONTROLLER/URCVR/COR_BIT16/last_value_i_11_n_0
    SLICE_X3Y117         LUT6 (Prop_lut6_I3_O)        0.124    12.284 f  RCVR_CONTROLLER/URCVR/COR_BIT16/last_value_i_7/O
                         net (fo=3, routed)           0.611    12.895    RCVR_CONTROLLER/URCVR/COR_BIT16/time_count_empty_reg[3]_0
    SLICE_X3Y111         LUT6 (Prop_lut6_I3_O)        0.124    13.019 f  RCVR_CONTROLLER/URCVR/COR_BIT16/time_count_empty[3]_i_4/O
                         net (fo=2, routed)           0.274    13.293    RCVR_CONTROLLER/URCVR/COR_BIT16/time_empty_up
    SLICE_X3Y111         LUT6 (Prop_lut6_I5_O)        0.124    13.417 r  RCVR_CONTROLLER/URCVR/COR_BIT16/time_count_empty[3]_i_1/O
                         net (fo=4, routed)           0.622    14.039    RCVR_CONTROLLER/URCVR/COR_BIT16_n_5
    SLICE_X3Y111         FDRE                                         r  RCVR_CONTROLLER/URCVR/time_count_empty_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=802, routed)         1.586    15.008    RCVR_CONTROLLER/URCVR/CLK100MHZ_IBUF_BUFG
    SLICE_X3Y111         FDRE                                         r  RCVR_CONTROLLER/URCVR/time_count_empty_reg[2]/C
                         clock pessimism              0.259    15.267    
                         clock uncertainty           -0.035    15.232    
    SLICE_X3Y111         FDRE (Setup_fdre_C_R)       -0.429    14.803    RCVR_CONTROLLER/URCVR/time_count_empty_reg[2]
  -------------------------------------------------------------------
                         required time                         14.803    
                         arrival time                         -14.039    
  -------------------------------------------------------------------
                         slack                                  0.764    

Slack (MET) :             0.764ns  (required time - arrival time)
  Source:                 RCVR_CONTROLLER/URCVR/COR_BIT16/shreg_reg[39]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            RCVR_CONTROLLER/URCVR/time_count_empty_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        8.740ns  (logic 2.158ns (24.690%)  route 6.582ns (75.310%))
  Logic Levels:           8  (LUT3=1 LUT5=2 LUT6=5)
  Clock Path Skew:        -0.031ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.008ns = ( 15.008 - 10.000 ) 
    Source Clock Delay      (SCD):    5.298ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=802, routed)         1.696     5.298    RCVR_CONTROLLER/URCVR/COR_BIT16/CLK100MHZ_IBUF_BUFG
    SLICE_X4Y119         FDRE                                         r  RCVR_CONTROLLER/URCVR/COR_BIT16/shreg_reg[39]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y119         FDRE (Prop_fdre_C_Q)         0.456     5.754 r  RCVR_CONTROLLER/URCVR/COR_BIT16/shreg_reg[39]/Q
                         net (fo=6, routed)           1.154     6.908    RCVR_CONTROLLER/URCVR/COR_BIT16/shreg_reg_n_0_[39]
    SLICE_X4Y119         LUT3 (Prop_lut3_I0_O)        0.152     7.060 r  RCVR_CONTROLLER/URCVR/COR_BIT16/last_value_i_109/O
                         net (fo=3, routed)           0.971     8.031    RCVR_CONTROLLER/URCVR/COR_BIT16/last_value_i_109_n_0
    SLICE_X5Y118         LUT6 (Prop_lut6_I4_O)        0.326     8.357 r  RCVR_CONTROLLER/URCVR/COR_BIT16/last_value_i_92/O
                         net (fo=2, routed)           0.810     9.167    RCVR_CONTROLLER/URCVR/COR_BIT16/last_value_i_92_n_0
    SLICE_X2Y118         LUT5 (Prop_lut5_I4_O)        0.150     9.317 r  RCVR_CONTROLLER/URCVR/COR_BIT16/last_value_i_50/O
                         net (fo=3, routed)           0.698    10.015    RCVR_CONTROLLER/URCVR/COR_BIT16/last_value_i_50_n_0
    SLICE_X2Y118         LUT5 (Prop_lut5_I0_O)        0.374    10.389 f  RCVR_CONTROLLER/URCVR/COR_BIT16/last_value_i_26/O
                         net (fo=2, routed)           0.777    11.166    RCVR_CONTROLLER/URCVR/COR_BIT16/last_value_i_26_n_0
    SLICE_X2Y117         LUT6 (Prop_lut6_I3_O)        0.328    11.494 r  RCVR_CONTROLLER/URCVR/COR_BIT16/last_value_i_11/O
                         net (fo=2, routed)           0.666    12.160    RCVR_CONTROLLER/URCVR/COR_BIT16/last_value_i_11_n_0
    SLICE_X3Y117         LUT6 (Prop_lut6_I3_O)        0.124    12.284 f  RCVR_CONTROLLER/URCVR/COR_BIT16/last_value_i_7/O
                         net (fo=3, routed)           0.611    12.895    RCVR_CONTROLLER/URCVR/COR_BIT16/time_count_empty_reg[3]_0
    SLICE_X3Y111         LUT6 (Prop_lut6_I3_O)        0.124    13.019 f  RCVR_CONTROLLER/URCVR/COR_BIT16/time_count_empty[3]_i_4/O
                         net (fo=2, routed)           0.274    13.293    RCVR_CONTROLLER/URCVR/COR_BIT16/time_empty_up
    SLICE_X3Y111         LUT6 (Prop_lut6_I5_O)        0.124    13.417 r  RCVR_CONTROLLER/URCVR/COR_BIT16/time_count_empty[3]_i_1/O
                         net (fo=4, routed)           0.622    14.039    RCVR_CONTROLLER/URCVR/COR_BIT16_n_5
    SLICE_X3Y111         FDRE                                         r  RCVR_CONTROLLER/URCVR/time_count_empty_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=802, routed)         1.586    15.008    RCVR_CONTROLLER/URCVR/CLK100MHZ_IBUF_BUFG
    SLICE_X3Y111         FDRE                                         r  RCVR_CONTROLLER/URCVR/time_count_empty_reg[3]/C
                         clock pessimism              0.259    15.267    
                         clock uncertainty           -0.035    15.232    
    SLICE_X3Y111         FDRE (Setup_fdre_C_R)       -0.429    14.803    RCVR_CONTROLLER/URCVR/time_count_empty_reg[3]
  -------------------------------------------------------------------
                         required time                         14.803    
                         arrival time                         -14.039    
  -------------------------------------------------------------------
                         slack                                  0.764    

Slack (MET) :             0.826ns  (required time - arrival time)
  Source:                 RCVR_CONTROLLER/URCVR/COR_BIT16/shreg_reg[39]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            RCVR_CONTROLLER/URCVR/time_count_empty_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        8.903ns  (logic 2.158ns (24.240%)  route 6.745ns (75.760%))
  Logic Levels:           8  (LUT2=1 LUT3=1 LUT5=2 LUT6=4)
  Clock Path Skew:        -0.031ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.008ns = ( 15.008 - 10.000 ) 
    Source Clock Delay      (SCD):    5.298ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=802, routed)         1.696     5.298    RCVR_CONTROLLER/URCVR/COR_BIT16/CLK100MHZ_IBUF_BUFG
    SLICE_X4Y119         FDRE                                         r  RCVR_CONTROLLER/URCVR/COR_BIT16/shreg_reg[39]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y119         FDRE (Prop_fdre_C_Q)         0.456     5.754 r  RCVR_CONTROLLER/URCVR/COR_BIT16/shreg_reg[39]/Q
                         net (fo=6, routed)           1.154     6.908    RCVR_CONTROLLER/URCVR/COR_BIT16/shreg_reg_n_0_[39]
    SLICE_X4Y119         LUT3 (Prop_lut3_I0_O)        0.152     7.060 r  RCVR_CONTROLLER/URCVR/COR_BIT16/last_value_i_109/O
                         net (fo=3, routed)           0.971     8.031    RCVR_CONTROLLER/URCVR/COR_BIT16/last_value_i_109_n_0
    SLICE_X5Y118         LUT6 (Prop_lut6_I4_O)        0.326     8.357 r  RCVR_CONTROLLER/URCVR/COR_BIT16/last_value_i_92/O
                         net (fo=2, routed)           0.810     9.167    RCVR_CONTROLLER/URCVR/COR_BIT16/last_value_i_92_n_0
    SLICE_X2Y118         LUT5 (Prop_lut5_I4_O)        0.150     9.317 r  RCVR_CONTROLLER/URCVR/COR_BIT16/last_value_i_50/O
                         net (fo=3, routed)           0.698    10.015    RCVR_CONTROLLER/URCVR/COR_BIT16/last_value_i_50_n_0
    SLICE_X2Y118         LUT5 (Prop_lut5_I0_O)        0.374    10.389 r  RCVR_CONTROLLER/URCVR/COR_BIT16/last_value_i_26/O
                         net (fo=2, routed)           0.777    11.166    RCVR_CONTROLLER/URCVR/COR_BIT16/last_value_i_26_n_0
    SLICE_X2Y117         LUT6 (Prop_lut6_I3_O)        0.328    11.494 f  RCVR_CONTROLLER/URCVR/COR_BIT16/last_value_i_11/O
                         net (fo=2, routed)           0.666    12.160    RCVR_CONTROLLER/URCVR/COR_BIT16/last_value_i_11_n_0
    SLICE_X3Y117         LUT6 (Prop_lut6_I3_O)        0.124    12.284 r  RCVR_CONTROLLER/URCVR/COR_BIT16/last_value_i_7/O
                         net (fo=3, routed)           0.611    12.895    RCVR_CONTROLLER/URCVR/COR_BIT16/time_count_empty_reg[3]_0
    SLICE_X3Y111         LUT6 (Prop_lut6_I3_O)        0.124    13.019 r  RCVR_CONTROLLER/URCVR/COR_BIT16/time_count_empty[3]_i_4/O
                         net (fo=2, routed)           0.537    13.556    RCVR_CONTROLLER/URCVR/CLKENB2/time_empty_up
    SLICE_X2Y111         LUT2 (Prop_lut2_I1_O)        0.124    13.680 r  RCVR_CONTROLLER/URCVR/CLKENB2/time_count_empty[3]_i_2/O
                         net (fo=4, routed)           0.521    14.201    RCVR_CONTROLLER/URCVR/CLKENB2_n_0
    SLICE_X3Y111         FDRE                                         r  RCVR_CONTROLLER/URCVR/time_count_empty_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=802, routed)         1.586    15.008    RCVR_CONTROLLER/URCVR/CLK100MHZ_IBUF_BUFG
    SLICE_X3Y111         FDRE                                         r  RCVR_CONTROLLER/URCVR/time_count_empty_reg[0]/C
                         clock pessimism              0.259    15.267    
                         clock uncertainty           -0.035    15.232    
    SLICE_X3Y111         FDRE (Setup_fdre_C_CE)      -0.205    15.027    RCVR_CONTROLLER/URCVR/time_count_empty_reg[0]
  -------------------------------------------------------------------
                         required time                         15.027    
                         arrival time                         -14.201    
  -------------------------------------------------------------------
                         slack                                  0.826    

Slack (MET) :             0.826ns  (required time - arrival time)
  Source:                 RCVR_CONTROLLER/URCVR/COR_BIT16/shreg_reg[39]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            RCVR_CONTROLLER/URCVR/time_count_empty_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        8.903ns  (logic 2.158ns (24.240%)  route 6.745ns (75.760%))
  Logic Levels:           8  (LUT2=1 LUT3=1 LUT5=2 LUT6=4)
  Clock Path Skew:        -0.031ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.008ns = ( 15.008 - 10.000 ) 
    Source Clock Delay      (SCD):    5.298ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=802, routed)         1.696     5.298    RCVR_CONTROLLER/URCVR/COR_BIT16/CLK100MHZ_IBUF_BUFG
    SLICE_X4Y119         FDRE                                         r  RCVR_CONTROLLER/URCVR/COR_BIT16/shreg_reg[39]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y119         FDRE (Prop_fdre_C_Q)         0.456     5.754 r  RCVR_CONTROLLER/URCVR/COR_BIT16/shreg_reg[39]/Q
                         net (fo=6, routed)           1.154     6.908    RCVR_CONTROLLER/URCVR/COR_BIT16/shreg_reg_n_0_[39]
    SLICE_X4Y119         LUT3 (Prop_lut3_I0_O)        0.152     7.060 r  RCVR_CONTROLLER/URCVR/COR_BIT16/last_value_i_109/O
                         net (fo=3, routed)           0.971     8.031    RCVR_CONTROLLER/URCVR/COR_BIT16/last_value_i_109_n_0
    SLICE_X5Y118         LUT6 (Prop_lut6_I4_O)        0.326     8.357 r  RCVR_CONTROLLER/URCVR/COR_BIT16/last_value_i_92/O
                         net (fo=2, routed)           0.810     9.167    RCVR_CONTROLLER/URCVR/COR_BIT16/last_value_i_92_n_0
    SLICE_X2Y118         LUT5 (Prop_lut5_I4_O)        0.150     9.317 r  RCVR_CONTROLLER/URCVR/COR_BIT16/last_value_i_50/O
                         net (fo=3, routed)           0.698    10.015    RCVR_CONTROLLER/URCVR/COR_BIT16/last_value_i_50_n_0
    SLICE_X2Y118         LUT5 (Prop_lut5_I0_O)        0.374    10.389 r  RCVR_CONTROLLER/URCVR/COR_BIT16/last_value_i_26/O
                         net (fo=2, routed)           0.777    11.166    RCVR_CONTROLLER/URCVR/COR_BIT16/last_value_i_26_n_0
    SLICE_X2Y117         LUT6 (Prop_lut6_I3_O)        0.328    11.494 f  RCVR_CONTROLLER/URCVR/COR_BIT16/last_value_i_11/O
                         net (fo=2, routed)           0.666    12.160    RCVR_CONTROLLER/URCVR/COR_BIT16/last_value_i_11_n_0
    SLICE_X3Y117         LUT6 (Prop_lut6_I3_O)        0.124    12.284 r  RCVR_CONTROLLER/URCVR/COR_BIT16/last_value_i_7/O
                         net (fo=3, routed)           0.611    12.895    RCVR_CONTROLLER/URCVR/COR_BIT16/time_count_empty_reg[3]_0
    SLICE_X3Y111         LUT6 (Prop_lut6_I3_O)        0.124    13.019 r  RCVR_CONTROLLER/URCVR/COR_BIT16/time_count_empty[3]_i_4/O
                         net (fo=2, routed)           0.537    13.556    RCVR_CONTROLLER/URCVR/CLKENB2/time_empty_up
    SLICE_X2Y111         LUT2 (Prop_lut2_I1_O)        0.124    13.680 r  RCVR_CONTROLLER/URCVR/CLKENB2/time_count_empty[3]_i_2/O
                         net (fo=4, routed)           0.521    14.201    RCVR_CONTROLLER/URCVR/CLKENB2_n_0
    SLICE_X3Y111         FDRE                                         r  RCVR_CONTROLLER/URCVR/time_count_empty_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=802, routed)         1.586    15.008    RCVR_CONTROLLER/URCVR/CLK100MHZ_IBUF_BUFG
    SLICE_X3Y111         FDRE                                         r  RCVR_CONTROLLER/URCVR/time_count_empty_reg[1]/C
                         clock pessimism              0.259    15.267    
                         clock uncertainty           -0.035    15.232    
    SLICE_X3Y111         FDRE (Setup_fdre_C_CE)      -0.205    15.027    RCVR_CONTROLLER/URCVR/time_count_empty_reg[1]
  -------------------------------------------------------------------
                         required time                         15.027    
                         arrival time                         -14.201    
  -------------------------------------------------------------------
                         slack                                  0.826    

Slack (MET) :             0.826ns  (required time - arrival time)
  Source:                 RCVR_CONTROLLER/URCVR/COR_BIT16/shreg_reg[39]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            RCVR_CONTROLLER/URCVR/time_count_empty_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        8.903ns  (logic 2.158ns (24.240%)  route 6.745ns (75.760%))
  Logic Levels:           8  (LUT2=1 LUT3=1 LUT5=2 LUT6=4)
  Clock Path Skew:        -0.031ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.008ns = ( 15.008 - 10.000 ) 
    Source Clock Delay      (SCD):    5.298ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=802, routed)         1.696     5.298    RCVR_CONTROLLER/URCVR/COR_BIT16/CLK100MHZ_IBUF_BUFG
    SLICE_X4Y119         FDRE                                         r  RCVR_CONTROLLER/URCVR/COR_BIT16/shreg_reg[39]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y119         FDRE (Prop_fdre_C_Q)         0.456     5.754 r  RCVR_CONTROLLER/URCVR/COR_BIT16/shreg_reg[39]/Q
                         net (fo=6, routed)           1.154     6.908    RCVR_CONTROLLER/URCVR/COR_BIT16/shreg_reg_n_0_[39]
    SLICE_X4Y119         LUT3 (Prop_lut3_I0_O)        0.152     7.060 r  RCVR_CONTROLLER/URCVR/COR_BIT16/last_value_i_109/O
                         net (fo=3, routed)           0.971     8.031    RCVR_CONTROLLER/URCVR/COR_BIT16/last_value_i_109_n_0
    SLICE_X5Y118         LUT6 (Prop_lut6_I4_O)        0.326     8.357 r  RCVR_CONTROLLER/URCVR/COR_BIT16/last_value_i_92/O
                         net (fo=2, routed)           0.810     9.167    RCVR_CONTROLLER/URCVR/COR_BIT16/last_value_i_92_n_0
    SLICE_X2Y118         LUT5 (Prop_lut5_I4_O)        0.150     9.317 r  RCVR_CONTROLLER/URCVR/COR_BIT16/last_value_i_50/O
                         net (fo=3, routed)           0.698    10.015    RCVR_CONTROLLER/URCVR/COR_BIT16/last_value_i_50_n_0
    SLICE_X2Y118         LUT5 (Prop_lut5_I0_O)        0.374    10.389 r  RCVR_CONTROLLER/URCVR/COR_BIT16/last_value_i_26/O
                         net (fo=2, routed)           0.777    11.166    RCVR_CONTROLLER/URCVR/COR_BIT16/last_value_i_26_n_0
    SLICE_X2Y117         LUT6 (Prop_lut6_I3_O)        0.328    11.494 f  RCVR_CONTROLLER/URCVR/COR_BIT16/last_value_i_11/O
                         net (fo=2, routed)           0.666    12.160    RCVR_CONTROLLER/URCVR/COR_BIT16/last_value_i_11_n_0
    SLICE_X3Y117         LUT6 (Prop_lut6_I3_O)        0.124    12.284 r  RCVR_CONTROLLER/URCVR/COR_BIT16/last_value_i_7/O
                         net (fo=3, routed)           0.611    12.895    RCVR_CONTROLLER/URCVR/COR_BIT16/time_count_empty_reg[3]_0
    SLICE_X3Y111         LUT6 (Prop_lut6_I3_O)        0.124    13.019 r  RCVR_CONTROLLER/URCVR/COR_BIT16/time_count_empty[3]_i_4/O
                         net (fo=2, routed)           0.537    13.556    RCVR_CONTROLLER/URCVR/CLKENB2/time_empty_up
    SLICE_X2Y111         LUT2 (Prop_lut2_I1_O)        0.124    13.680 r  RCVR_CONTROLLER/URCVR/CLKENB2/time_count_empty[3]_i_2/O
                         net (fo=4, routed)           0.521    14.201    RCVR_CONTROLLER/URCVR/CLKENB2_n_0
    SLICE_X3Y111         FDRE                                         r  RCVR_CONTROLLER/URCVR/time_count_empty_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=802, routed)         1.586    15.008    RCVR_CONTROLLER/URCVR/CLK100MHZ_IBUF_BUFG
    SLICE_X3Y111         FDRE                                         r  RCVR_CONTROLLER/URCVR/time_count_empty_reg[2]/C
                         clock pessimism              0.259    15.267    
                         clock uncertainty           -0.035    15.232    
    SLICE_X3Y111         FDRE (Setup_fdre_C_CE)      -0.205    15.027    RCVR_CONTROLLER/URCVR/time_count_empty_reg[2]
  -------------------------------------------------------------------
                         required time                         15.027    
                         arrival time                         -14.201    
  -------------------------------------------------------------------
                         slack                                  0.826    

Slack (MET) :             0.826ns  (required time - arrival time)
  Source:                 RCVR_CONTROLLER/URCVR/COR_BIT16/shreg_reg[39]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            RCVR_CONTROLLER/URCVR/time_count_empty_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        8.903ns  (logic 2.158ns (24.240%)  route 6.745ns (75.760%))
  Logic Levels:           8  (LUT2=1 LUT3=1 LUT5=2 LUT6=4)
  Clock Path Skew:        -0.031ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.008ns = ( 15.008 - 10.000 ) 
    Source Clock Delay      (SCD):    5.298ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=802, routed)         1.696     5.298    RCVR_CONTROLLER/URCVR/COR_BIT16/CLK100MHZ_IBUF_BUFG
    SLICE_X4Y119         FDRE                                         r  RCVR_CONTROLLER/URCVR/COR_BIT16/shreg_reg[39]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y119         FDRE (Prop_fdre_C_Q)         0.456     5.754 r  RCVR_CONTROLLER/URCVR/COR_BIT16/shreg_reg[39]/Q
                         net (fo=6, routed)           1.154     6.908    RCVR_CONTROLLER/URCVR/COR_BIT16/shreg_reg_n_0_[39]
    SLICE_X4Y119         LUT3 (Prop_lut3_I0_O)        0.152     7.060 r  RCVR_CONTROLLER/URCVR/COR_BIT16/last_value_i_109/O
                         net (fo=3, routed)           0.971     8.031    RCVR_CONTROLLER/URCVR/COR_BIT16/last_value_i_109_n_0
    SLICE_X5Y118         LUT6 (Prop_lut6_I4_O)        0.326     8.357 r  RCVR_CONTROLLER/URCVR/COR_BIT16/last_value_i_92/O
                         net (fo=2, routed)           0.810     9.167    RCVR_CONTROLLER/URCVR/COR_BIT16/last_value_i_92_n_0
    SLICE_X2Y118         LUT5 (Prop_lut5_I4_O)        0.150     9.317 r  RCVR_CONTROLLER/URCVR/COR_BIT16/last_value_i_50/O
                         net (fo=3, routed)           0.698    10.015    RCVR_CONTROLLER/URCVR/COR_BIT16/last_value_i_50_n_0
    SLICE_X2Y118         LUT5 (Prop_lut5_I0_O)        0.374    10.389 r  RCVR_CONTROLLER/URCVR/COR_BIT16/last_value_i_26/O
                         net (fo=2, routed)           0.777    11.166    RCVR_CONTROLLER/URCVR/COR_BIT16/last_value_i_26_n_0
    SLICE_X2Y117         LUT6 (Prop_lut6_I3_O)        0.328    11.494 f  RCVR_CONTROLLER/URCVR/COR_BIT16/last_value_i_11/O
                         net (fo=2, routed)           0.666    12.160    RCVR_CONTROLLER/URCVR/COR_BIT16/last_value_i_11_n_0
    SLICE_X3Y117         LUT6 (Prop_lut6_I3_O)        0.124    12.284 r  RCVR_CONTROLLER/URCVR/COR_BIT16/last_value_i_7/O
                         net (fo=3, routed)           0.611    12.895    RCVR_CONTROLLER/URCVR/COR_BIT16/time_count_empty_reg[3]_0
    SLICE_X3Y111         LUT6 (Prop_lut6_I3_O)        0.124    13.019 r  RCVR_CONTROLLER/URCVR/COR_BIT16/time_count_empty[3]_i_4/O
                         net (fo=2, routed)           0.537    13.556    RCVR_CONTROLLER/URCVR/CLKENB2/time_empty_up
    SLICE_X2Y111         LUT2 (Prop_lut2_I1_O)        0.124    13.680 r  RCVR_CONTROLLER/URCVR/CLKENB2/time_count_empty[3]_i_2/O
                         net (fo=4, routed)           0.521    14.201    RCVR_CONTROLLER/URCVR/CLKENB2_n_0
    SLICE_X3Y111         FDRE                                         r  RCVR_CONTROLLER/URCVR/time_count_empty_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=802, routed)         1.586    15.008    RCVR_CONTROLLER/URCVR/CLK100MHZ_IBUF_BUFG
    SLICE_X3Y111         FDRE                                         r  RCVR_CONTROLLER/URCVR/time_count_empty_reg[3]/C
                         clock pessimism              0.259    15.267    
                         clock uncertainty           -0.035    15.232    
    SLICE_X3Y111         FDRE (Setup_fdre_C_CE)      -0.205    15.027    RCVR_CONTROLLER/URCVR/time_count_empty_reg[3]
  -------------------------------------------------------------------
                         required time                         15.027    
                         arrival time                         -14.201    
  -------------------------------------------------------------------
                         slack                                  0.826    

Slack (MET) :             1.281ns  (required time - arrival time)
  Source:                 RCVR_CONTROLLER/URCVR/COR_BIT16/shreg_reg[27]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            RCVR_CONTROLLER/URCVR/fourth_count_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        8.679ns  (logic 2.786ns (32.099%)  route 5.893ns (67.901%))
  Logic Levels:           9  (LUT3=1 LUT5=4 LUT6=3 MUXF7=1)
  Clock Path Skew:        -0.035ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.005ns = ( 15.005 - 10.000 ) 
    Source Clock Delay      (SCD):    5.299ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=802, routed)         1.697     5.299    RCVR_CONTROLLER/URCVR/COR_BIT16/CLK100MHZ_IBUF_BUFG
    SLICE_X3Y119         FDRE                                         r  RCVR_CONTROLLER/URCVR/COR_BIT16/shreg_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y119         FDRE (Prop_fdre_C_Q)         0.456     5.755 r  RCVR_CONTROLLER/URCVR/COR_BIT16/shreg_reg[27]/Q
                         net (fo=4, routed)           0.959     6.714    RCVR_CONTROLLER/URCVR/COR_BIT16/shreg_reg_n_0_[27]
    SLICE_X3Y119         LUT3 (Prop_lut3_I0_O)        0.152     6.866 r  RCVR_CONTROLLER/URCVR/COR_BIT16/last_value_i_97/O
                         net (fo=3, routed)           0.865     7.731    RCVR_CONTROLLER/URCVR/COR_BIT16/last_value_i_97_n_0
    SLICE_X3Y119         LUT5 (Prop_lut5_I3_O)        0.362     8.093 f  RCVR_CONTROLLER/URCVR/COR_BIT16/last_value_i_58/O
                         net (fo=5, routed)           0.878     8.971    RCVR_CONTROLLER/URCVR/COR_BIT16/last_value_i_58_n_0
    SLICE_X2Y118         LUT5 (Prop_lut5_I1_O)        0.355     9.326 r  RCVR_CONTROLLER/URCVR/COR_BIT16/last_value_i_50/O
                         net (fo=3, routed)           0.698    10.024    RCVR_CONTROLLER/URCVR/COR_BIT16/last_value_i_50_n_0
    SLICE_X2Y118         LUT5 (Prop_lut5_I0_O)        0.374    10.398 f  RCVR_CONTROLLER/URCVR/COR_BIT16/last_value_i_26/O
                         net (fo=2, routed)           0.777    11.175    RCVR_CONTROLLER/URCVR/COR_BIT16/last_value_i_26_n_0
    SLICE_X2Y117         LUT6 (Prop_lut6_I3_O)        0.328    11.503 r  RCVR_CONTROLLER/URCVR/COR_BIT16/last_value_i_11/O
                         net (fo=2, routed)           0.666    12.169    RCVR_CONTROLLER/URCVR/COR_BIT16/last_value_i_11_n_0
    SLICE_X3Y117         LUT6 (Prop_lut6_I3_O)        0.124    12.293 f  RCVR_CONTROLLER/URCVR/COR_BIT16/last_value_i_7/O
                         net (fo=3, routed)           0.617    12.910    RCVR_CONTROLLER/URCVR/COR_BIT16/time_count_empty_reg[3]_0
    SLICE_X4Y113         LUT6 (Prop_lut6_I1_O)        0.124    13.034 r  RCVR_CONTROLLER/URCVR/COR_BIT16/fourth_count[1]_i_3/O
                         net (fo=1, routed)           0.000    13.034    RCVR_CONTROLLER/URCVR/COR_BIT16/fourth_count[1]_i_3_n_0
    SLICE_X4Y113         MUXF7 (Prop_muxf7_I0_O)      0.212    13.246 r  RCVR_CONTROLLER/URCVR/COR_BIT16/fourth_count_reg[1]_i_2/O
                         net (fo=2, routed)           0.433    13.680    RCVR_CONTROLLER/URCVR/COR_BIT16/fourth_count_up
    SLICE_X4Y112         LUT5 (Prop_lut5_I0_O)        0.299    13.979 r  RCVR_CONTROLLER/URCVR/COR_BIT16/fourth_count[0]_i_1/O
                         net (fo=1, routed)           0.000    13.979    RCVR_CONTROLLER/URCVR/COR_BIT16_n_0
    SLICE_X4Y112         FDRE                                         r  RCVR_CONTROLLER/URCVR/fourth_count_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=802, routed)         1.583    15.005    RCVR_CONTROLLER/URCVR/CLK100MHZ_IBUF_BUFG
    SLICE_X4Y112         FDRE                                         r  RCVR_CONTROLLER/URCVR/fourth_count_reg[0]/C
                         clock pessimism              0.259    15.264    
                         clock uncertainty           -0.035    15.229    
    SLICE_X4Y112         FDRE (Setup_fdre_C_D)        0.031    15.260    RCVR_CONTROLLER/URCVR/fourth_count_reg[0]
  -------------------------------------------------------------------
                         required time                         15.260    
                         arrival time                         -13.979    
  -------------------------------------------------------------------
                         slack                                  1.281    

Slack (MET) :             1.329ns  (required time - arrival time)
  Source:                 RCVR_CONTROLLER/URCVR/COR_BIT16/shreg_reg[27]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            RCVR_CONTROLLER/URCVR/fourth_count_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        8.675ns  (logic 2.782ns (32.068%)  route 5.893ns (67.932%))
  Logic Levels:           9  (LUT3=1 LUT5=4 LUT6=3 MUXF7=1)
  Clock Path Skew:        -0.035ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.005ns = ( 15.005 - 10.000 ) 
    Source Clock Delay      (SCD):    5.299ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=802, routed)         1.697     5.299    RCVR_CONTROLLER/URCVR/COR_BIT16/CLK100MHZ_IBUF_BUFG
    SLICE_X3Y119         FDRE                                         r  RCVR_CONTROLLER/URCVR/COR_BIT16/shreg_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y119         FDRE (Prop_fdre_C_Q)         0.456     5.755 r  RCVR_CONTROLLER/URCVR/COR_BIT16/shreg_reg[27]/Q
                         net (fo=4, routed)           0.959     6.714    RCVR_CONTROLLER/URCVR/COR_BIT16/shreg_reg_n_0_[27]
    SLICE_X3Y119         LUT3 (Prop_lut3_I0_O)        0.152     6.866 r  RCVR_CONTROLLER/URCVR/COR_BIT16/last_value_i_97/O
                         net (fo=3, routed)           0.865     7.731    RCVR_CONTROLLER/URCVR/COR_BIT16/last_value_i_97_n_0
    SLICE_X3Y119         LUT5 (Prop_lut5_I3_O)        0.362     8.093 f  RCVR_CONTROLLER/URCVR/COR_BIT16/last_value_i_58/O
                         net (fo=5, routed)           0.878     8.971    RCVR_CONTROLLER/URCVR/COR_BIT16/last_value_i_58_n_0
    SLICE_X2Y118         LUT5 (Prop_lut5_I1_O)        0.355     9.326 r  RCVR_CONTROLLER/URCVR/COR_BIT16/last_value_i_50/O
                         net (fo=3, routed)           0.698    10.024    RCVR_CONTROLLER/URCVR/COR_BIT16/last_value_i_50_n_0
    SLICE_X2Y118         LUT5 (Prop_lut5_I0_O)        0.374    10.398 f  RCVR_CONTROLLER/URCVR/COR_BIT16/last_value_i_26/O
                         net (fo=2, routed)           0.777    11.175    RCVR_CONTROLLER/URCVR/COR_BIT16/last_value_i_26_n_0
    SLICE_X2Y117         LUT6 (Prop_lut6_I3_O)        0.328    11.503 r  RCVR_CONTROLLER/URCVR/COR_BIT16/last_value_i_11/O
                         net (fo=2, routed)           0.666    12.169    RCVR_CONTROLLER/URCVR/COR_BIT16/last_value_i_11_n_0
    SLICE_X3Y117         LUT6 (Prop_lut6_I3_O)        0.124    12.293 f  RCVR_CONTROLLER/URCVR/COR_BIT16/last_value_i_7/O
                         net (fo=3, routed)           0.617    12.910    RCVR_CONTROLLER/URCVR/COR_BIT16/time_count_empty_reg[3]_0
    SLICE_X4Y113         LUT6 (Prop_lut6_I1_O)        0.124    13.034 r  RCVR_CONTROLLER/URCVR/COR_BIT16/fourth_count[1]_i_3/O
                         net (fo=1, routed)           0.000    13.034    RCVR_CONTROLLER/URCVR/COR_BIT16/fourth_count[1]_i_3_n_0
    SLICE_X4Y113         MUXF7 (Prop_muxf7_I0_O)      0.212    13.246 r  RCVR_CONTROLLER/URCVR/COR_BIT16/fourth_count_reg[1]_i_2/O
                         net (fo=2, routed)           0.433    13.680    RCVR_CONTROLLER/URCVR/COR_BIT16/fourth_count_up
    SLICE_X4Y112         LUT5 (Prop_lut5_I0_O)        0.295    13.975 r  RCVR_CONTROLLER/URCVR/COR_BIT16/fourth_count[1]_i_1/O
                         net (fo=1, routed)           0.000    13.975    RCVR_CONTROLLER/URCVR/COR_BIT16_n_1
    SLICE_X4Y112         FDRE                                         r  RCVR_CONTROLLER/URCVR/fourth_count_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=802, routed)         1.583    15.005    RCVR_CONTROLLER/URCVR/CLK100MHZ_IBUF_BUFG
    SLICE_X4Y112         FDRE                                         r  RCVR_CONTROLLER/URCVR/fourth_count_reg[1]/C
                         clock pessimism              0.259    15.264    
                         clock uncertainty           -0.035    15.229    
    SLICE_X4Y112         FDRE (Setup_fdre_C_D)        0.075    15.304    RCVR_CONTROLLER/URCVR/fourth_count_reg[1]
  -------------------------------------------------------------------
                         required time                         15.304    
                         arrival time                         -13.975    
  -------------------------------------------------------------------
                         slack                                  1.329    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.128ns  (arrival time - required time)
  Source:                 RCVR_CONTROLLER/state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            RCVR_CONTROLLER/TRANS/state_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.262ns  (logic 0.186ns (70.964%)  route 0.076ns (29.036%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.004ns
    Source Clock Delay      (SCD):    1.487ns
    Clock Pessimism Removal (CPR):    0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=802, routed)         0.568     1.487    RCVR_CONTROLLER/CLK100MHZ_IBUF_BUFG
    SLICE_X11Y107        FDRE                                         r  RCVR_CONTROLLER/state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y107        FDRE (Prop_fdre_C_Q)         0.141     1.628 f  RCVR_CONTROLLER/state_reg[1]/Q
                         net (fo=7, routed)           0.076     1.705    RCVR_CONTROLLER/TRANS/state[1]
    SLICE_X10Y107        LUT6 (Prop_lut6_I3_O)        0.045     1.750 r  RCVR_CONTROLLER/TRANS/state[3]_i_1/O
                         net (fo=1, routed)           0.000     1.750    RCVR_CONTROLLER/TRANS/next[3]
    SLICE_X10Y107        FDRE                                         r  RCVR_CONTROLLER/TRANS/state_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=802, routed)         0.839     2.004    RCVR_CONTROLLER/TRANS/CLK100MHZ_IBUF_BUFG
    SLICE_X10Y107        FDRE                                         r  RCVR_CONTROLLER/TRANS/state_reg[3]/C
                         clock pessimism             -0.503     1.500    
    SLICE_X10Y107        FDRE (Hold_fdre_C_D)         0.121     1.621    RCVR_CONTROLLER/TRANS/state_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.621    
                         arrival time                           1.750    
  -------------------------------------------------------------------
                         slack                                  0.128    

Slack (MET) :             0.130ns  (arrival time - required time)
  Source:                 RCVR_CONTROLLER/URCVR/COR_EOF/shreg_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            RCVR_CONTROLLER/URCVR/COR_EOF/shreg_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.208ns  (logic 0.141ns (67.855%)  route 0.067ns (32.145%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.034ns
    Source Clock Delay      (SCD):    1.515ns
    Clock Pessimism Removal (CPR):    0.518ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=802, routed)         0.596     1.515    RCVR_CONTROLLER/URCVR/COR_EOF/CLK100MHZ_IBUF_BUFG
    SLICE_X3Y110         FDRE                                         r  RCVR_CONTROLLER/URCVR/COR_EOF/shreg_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y110         FDRE (Prop_fdre_C_Q)         0.141     1.656 r  RCVR_CONTROLLER/URCVR/COR_EOF/shreg_reg[8]/Q
                         net (fo=3, routed)           0.067     1.723    RCVR_CONTROLLER/URCVR/COR_EOF/shreg_reg_n_0_[8]
    SLICE_X3Y110         FDRE                                         r  RCVR_CONTROLLER/URCVR/COR_EOF/shreg_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=802, routed)         0.869     2.034    RCVR_CONTROLLER/URCVR/COR_EOF/CLK100MHZ_IBUF_BUFG
    SLICE_X3Y110         FDRE                                         r  RCVR_CONTROLLER/URCVR/COR_EOF/shreg_reg[9]/C
                         clock pessimism             -0.518     1.515    
    SLICE_X3Y110         FDRE (Hold_fdre_C_D)         0.078     1.593    RCVR_CONTROLLER/URCVR/COR_EOF/shreg_reg[9]
  -------------------------------------------------------------------
                         required time                         -1.593    
                         arrival time                           1.723    
  -------------------------------------------------------------------
                         slack                                  0.130    

Slack (MET) :             0.163ns  (arrival time - required time)
  Source:                 RCVR_CONTROLLER/state_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            RCVR_CONTROLLER/TRANS/state_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.297ns  (logic 0.186ns (62.729%)  route 0.111ns (37.271%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.004ns
    Source Clock Delay      (SCD):    1.487ns
    Clock Pessimism Removal (CPR):    0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=802, routed)         0.568     1.487    RCVR_CONTROLLER/CLK100MHZ_IBUF_BUFG
    SLICE_X11Y107        FDRE                                         r  RCVR_CONTROLLER/state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y107        FDRE (Prop_fdre_C_Q)         0.141     1.628 r  RCVR_CONTROLLER/state_reg[0]/Q
                         net (fo=7, routed)           0.111     1.739    RCVR_CONTROLLER/TRANS/state[0]
    SLICE_X10Y107        LUT6 (Prop_lut6_I5_O)        0.045     1.784 r  RCVR_CONTROLLER/TRANS/state[1]_i_1__0/O
                         net (fo=1, routed)           0.000     1.784    RCVR_CONTROLLER/TRANS/next[1]
    SLICE_X10Y107        FDRE                                         r  RCVR_CONTROLLER/TRANS/state_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=802, routed)         0.839     2.004    RCVR_CONTROLLER/TRANS/CLK100MHZ_IBUF_BUFG
    SLICE_X10Y107        FDRE                                         r  RCVR_CONTROLLER/TRANS/state_reg[1]/C
                         clock pessimism             -0.503     1.500    
    SLICE_X10Y107        FDRE (Hold_fdre_C_D)         0.121     1.621    RCVR_CONTROLLER/TRANS/state_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.621    
                         arrival time                           1.784    
  -------------------------------------------------------------------
                         slack                                  0.163    

Slack (MET) :             0.174ns  (arrival time - required time)
  Source:                 RCVR_CONTROLLER/URCVR/CLKENB/q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            RCVR_CONTROLLER/URCVR/CLKENB/q_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.307ns  (logic 0.186ns (60.498%)  route 0.121ns (39.502%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.031ns
    Source Clock Delay      (SCD):    1.513ns
    Clock Pessimism Removal (CPR):    0.504ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=802, routed)         0.594     1.513    RCVR_CONTROLLER/URCVR/CLKENB/CLK100MHZ_IBUF_BUFG
    SLICE_X3Y114         FDRE                                         r  RCVR_CONTROLLER/URCVR/CLKENB/q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y114         FDRE (Prop_fdre_C_Q)         0.141     1.654 r  RCVR_CONTROLLER/URCVR/CLKENB/q_reg[0]/Q
                         net (fo=8, routed)           0.121     1.776    RCVR_CONTROLLER/URCVR/CLKENB/q_0[0]
    SLICE_X2Y114         LUT6 (Prop_lut6_I1_O)        0.045     1.821 r  RCVR_CONTROLLER/URCVR/CLKENB/q[1]_i_1__2/O
                         net (fo=1, routed)           0.000     1.821    RCVR_CONTROLLER/URCVR/CLKENB/q[1]
    SLICE_X2Y114         FDRE                                         r  RCVR_CONTROLLER/URCVR/CLKENB/q_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=802, routed)         0.866     2.031    RCVR_CONTROLLER/URCVR/CLKENB/CLK100MHZ_IBUF_BUFG
    SLICE_X2Y114         FDRE                                         r  RCVR_CONTROLLER/URCVR/CLKENB/q_reg[1]/C
                         clock pessimism             -0.504     1.526    
    SLICE_X2Y114         FDRE (Hold_fdre_C_D)         0.120     1.646    RCVR_CONTROLLER/URCVR/CLKENB/q_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.646    
                         arrival time                           1.821    
  -------------------------------------------------------------------
                         slack                                  0.174    

Slack (MET) :             0.176ns  (arrival time - required time)
  Source:                 RCVR_CONTROLLER/URCVR/CLKENB2/q_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            RCVR_CONTROLLER/URCVR/CLKENB2/q_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.281ns  (logic 0.186ns (66.226%)  route 0.095ns (33.774%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.031ns
    Source Clock Delay      (SCD):    1.513ns
    Clock Pessimism Removal (CPR):    0.504ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=802, routed)         0.594     1.513    RCVR_CONTROLLER/URCVR/CLKENB2/CLK100MHZ_IBUF_BUFG
    SLICE_X1Y114         FDRE                                         r  RCVR_CONTROLLER/URCVR/CLKENB2/q_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y114         FDRE (Prop_fdre_C_Q)         0.141     1.654 f  RCVR_CONTROLLER/URCVR/CLKENB2/q_reg[7]/Q
                         net (fo=5, routed)           0.095     1.749    RCVR_CONTROLLER/URCVR/CLKENB2/q_reg_n_0_[7]
    SLICE_X0Y114         LUT6 (Prop_lut6_I0_O)        0.045     1.794 r  RCVR_CONTROLLER/URCVR/CLKENB2/q[6]_i_1/O
                         net (fo=1, routed)           0.000     1.794    RCVR_CONTROLLER/URCVR/CLKENB2/q[6]
    SLICE_X0Y114         FDRE                                         r  RCVR_CONTROLLER/URCVR/CLKENB2/q_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=802, routed)         0.866     2.031    RCVR_CONTROLLER/URCVR/CLKENB2/CLK100MHZ_IBUF_BUFG
    SLICE_X0Y114         FDRE                                         r  RCVR_CONTROLLER/URCVR/CLKENB2/q_reg[6]/C
                         clock pessimism             -0.504     1.526    
    SLICE_X0Y114         FDRE (Hold_fdre_C_D)         0.092     1.618    RCVR_CONTROLLER/URCVR/CLKENB2/q_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.618    
                         arrival time                           1.794    
  -------------------------------------------------------------------
                         slack                                  0.176    

Slack (MET) :             0.179ns  (arrival time - required time)
  Source:                 RCVR_CONTROLLER/CLKENBEIGHT/enb_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            RCVR_CONTROLLER/wait_delay_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.299ns  (logic 0.190ns (63.569%)  route 0.109ns (36.431%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.032ns
    Source Clock Delay      (SCD):    1.514ns
    Clock Pessimism Removal (CPR):    0.504ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=802, routed)         0.595     1.514    RCVR_CONTROLLER/CLKENBEIGHT/CLK100MHZ_IBUF_BUFG
    SLICE_X0Y112         FDRE                                         r  RCVR_CONTROLLER/CLKENBEIGHT/enb_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y112         FDRE (Prop_fdre_C_Q)         0.141     1.655 r  RCVR_CONTROLLER/CLKENBEIGHT/enb_reg/Q
                         net (fo=4, routed)           0.109     1.764    RCVR_CONTROLLER/CLKENBEIGHT/BaudRate
    SLICE_X1Y112         LUT5 (Prop_lut5_I3_O)        0.049     1.813 r  RCVR_CONTROLLER/CLKENBEIGHT/wait_delay[2]_i_1/O
                         net (fo=1, routed)           0.000     1.813    RCVR_CONTROLLER/CLKENBEIGHT_n_0
    SLICE_X1Y112         FDRE                                         r  RCVR_CONTROLLER/wait_delay_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=802, routed)         0.867     2.032    RCVR_CONTROLLER/CLK100MHZ_IBUF_BUFG
    SLICE_X1Y112         FDRE                                         r  RCVR_CONTROLLER/wait_delay_reg[2]/C
                         clock pessimism             -0.504     1.527    
    SLICE_X1Y112         FDRE (Hold_fdre_C_D)         0.107     1.634    RCVR_CONTROLLER/wait_delay_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.634    
                         arrival time                           1.813    
  -------------------------------------------------------------------
                         slack                                  0.179    

Slack (MET) :             0.184ns  (arrival time - required time)
  Source:                 RCVR_CONTROLLER/URCVR/COR_BIT16/shreg_reg[27]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            RCVR_CONTROLLER/URCVR/COR_BIT16/shreg_reg[28]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.287ns  (logic 0.141ns (49.146%)  route 0.146ns (50.854%))
  Logic Levels:           0  
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.022ns
    Source Clock Delay      (SCD):    1.509ns
    Clock Pessimism Removal (CPR):    0.479ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=802, routed)         0.590     1.509    RCVR_CONTROLLER/URCVR/COR_BIT16/CLK100MHZ_IBUF_BUFG
    SLICE_X3Y119         FDRE                                         r  RCVR_CONTROLLER/URCVR/COR_BIT16/shreg_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y119         FDRE (Prop_fdre_C_Q)         0.141     1.650 r  RCVR_CONTROLLER/URCVR/COR_BIT16/shreg_reg[27]/Q
                         net (fo=4, routed)           0.146     1.796    RCVR_CONTROLLER/URCVR/COR_BIT16/shreg_reg_n_0_[27]
    SLICE_X4Y120         FDRE                                         r  RCVR_CONTROLLER/URCVR/COR_BIT16/shreg_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=802, routed)         0.856     2.022    RCVR_CONTROLLER/URCVR/COR_BIT16/CLK100MHZ_IBUF_BUFG
    SLICE_X4Y120         FDRE                                         r  RCVR_CONTROLLER/URCVR/COR_BIT16/shreg_reg[28]/C
                         clock pessimism             -0.479     1.542    
    SLICE_X4Y120         FDRE (Hold_fdre_C_D)         0.070     1.612    RCVR_CONTROLLER/URCVR/COR_BIT16/shreg_reg[28]
  -------------------------------------------------------------------
                         required time                         -1.612    
                         arrival time                           1.796    
  -------------------------------------------------------------------
                         slack                                  0.184    

Slack (MET) :             0.190ns  (arrival time - required time)
  Source:                 RCVR_CONTROLLER/CLKENBEIGHT/enb_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            RCVR_CONTROLLER/wait_delay_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.295ns  (logic 0.186ns (63.075%)  route 0.109ns (36.925%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.032ns
    Source Clock Delay      (SCD):    1.514ns
    Clock Pessimism Removal (CPR):    0.504ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=802, routed)         0.595     1.514    RCVR_CONTROLLER/CLKENBEIGHT/CLK100MHZ_IBUF_BUFG
    SLICE_X0Y112         FDRE                                         r  RCVR_CONTROLLER/CLKENBEIGHT/enb_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y112         FDRE (Prop_fdre_C_Q)         0.141     1.655 r  RCVR_CONTROLLER/CLKENBEIGHT/enb_reg/Q
                         net (fo=4, routed)           0.109     1.764    RCVR_CONTROLLER/CLKENBEIGHT/BaudRate
    SLICE_X1Y112         LUT5 (Prop_lut5_I1_O)        0.045     1.809 r  RCVR_CONTROLLER/CLKENBEIGHT/wait_delay[0]_i_1/O
                         net (fo=1, routed)           0.000     1.809    RCVR_CONTROLLER/CLKENBEIGHT_n_1
    SLICE_X1Y112         FDRE                                         r  RCVR_CONTROLLER/wait_delay_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=802, routed)         0.867     2.032    RCVR_CONTROLLER/CLK100MHZ_IBUF_BUFG
    SLICE_X1Y112         FDRE                                         r  RCVR_CONTROLLER/wait_delay_reg[0]/C
                         clock pessimism             -0.504     1.527    
    SLICE_X1Y112         FDRE (Hold_fdre_C_D)         0.092     1.619    RCVR_CONTROLLER/wait_delay_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.619    
                         arrival time                           1.809    
  -------------------------------------------------------------------
                         slack                                  0.190    

Slack (MET) :             0.191ns  (arrival time - required time)
  Source:                 RCVR_CONTROLLER/URCVR/COR_BIT16/shreg_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            RCVR_CONTROLLER/URCVR/COR_BIT16/shreg_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.274ns  (logic 0.141ns (51.414%)  route 0.133ns (48.586%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.024ns
    Source Clock Delay      (SCD):    1.508ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=802, routed)         0.589     1.508    RCVR_CONTROLLER/URCVR/COR_BIT16/CLK100MHZ_IBUF_BUFG
    SLICE_X1Y120         FDRE                                         r  RCVR_CONTROLLER/URCVR/COR_BIT16/shreg_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y120         FDRE (Prop_fdre_C_Q)         0.141     1.649 r  RCVR_CONTROLLER/URCVR/COR_BIT16/shreg_reg[5]/Q
                         net (fo=6, routed)           0.133     1.783    RCVR_CONTROLLER/URCVR/COR_BIT16/shreg_reg_n_0_[5]
    SLICE_X1Y121         FDRE                                         r  RCVR_CONTROLLER/URCVR/COR_BIT16/shreg_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=802, routed)         0.859     2.024    RCVR_CONTROLLER/URCVR/COR_BIT16/CLK100MHZ_IBUF_BUFG
    SLICE_X1Y121         FDRE                                         r  RCVR_CONTROLLER/URCVR/COR_BIT16/shreg_reg[6]/C
                         clock pessimism             -0.502     1.521    
    SLICE_X1Y121         FDRE (Hold_fdre_C_D)         0.070     1.591    RCVR_CONTROLLER/URCVR/COR_BIT16/shreg_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.591    
                         arrival time                           1.783    
  -------------------------------------------------------------------
                         slack                                  0.191    

Slack (MET) :             0.193ns  (arrival time - required time)
  Source:                 RCVR_CONTROLLER/data_hold_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            RCVR_CONTROLLER/FIFO/mem_reg[19][7]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.304ns  (logic 0.141ns (46.361%)  route 0.163ns (53.639%))
  Logic Levels:           0  
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.032ns
    Source Clock Delay      (SCD):    1.516ns
    Clock Pessimism Removal (CPR):    0.479ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=802, routed)         0.597     1.516    RCVR_CONTROLLER/CLK100MHZ_IBUF_BUFG
    SLICE_X3Y109         FDRE                                         r  RCVR_CONTROLLER/data_hold_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y109         FDRE (Prop_fdre_C_Q)         0.141     1.657 r  RCVR_CONTROLLER/data_hold_reg[0]/Q
                         net (fo=65, routed)          0.163     1.821    RCVR_CONTROLLER/FIFO/data_hold_reg[7][0]
    SLICE_X4Y108         FDRE                                         r  RCVR_CONTROLLER/FIFO/mem_reg[19][7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=802, routed)         0.866     2.032    RCVR_CONTROLLER/FIFO/CLK100MHZ_IBUF_BUFG
    SLICE_X4Y108         FDRE                                         r  RCVR_CONTROLLER/FIFO/mem_reg[19][7]/C
                         clock pessimism             -0.479     1.552    
    SLICE_X4Y108         FDRE (Hold_fdre_C_D)         0.075     1.627    RCVR_CONTROLLER/FIFO/mem_reg[19][7]
  -------------------------------------------------------------------
                         required time                         -1.627    
                         arrival time                           1.821    
  -------------------------------------------------------------------
                         slack                                  0.193    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { CLK100MHZ }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y16  CLK100MHZ_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X0Y106    DISPCTL/CLKENB/enb_reg/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X1Y111    RCVR_CONTROLLER/CLKENBEIGHT/q_reg[3]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X0Y110    RCVR_CONTROLLER/CLKENBEIGHT/q_reg[4]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X1Y111    RCVR_CONTROLLER/CLKENBEIGHT/q_reg[5]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X0Y111    RCVR_CONTROLLER/CLKENBEIGHT/q_reg[6]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X0Y111    RCVR_CONTROLLER/CLKENBEIGHT/q_reg[7]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X0Y111    RCVR_CONTROLLER/CLKENBEIGHT/q_reg[8]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X0Y110    RCVR_CONTROLLER/CLKENBEIGHT/q_reg[9]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X12Y107   RCVR_CONTROLLER/CLKENDOUTPUT/enb_reg/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X12Y115   RCVR_CONTROLLER/FIFO/mem_reg[37][1]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X12Y115   RCVR_CONTROLLER/FIFO/mem_reg[37][2]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X12Y115   RCVR_CONTROLLER/FIFO/mem_reg[37][3]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X12Y115   RCVR_CONTROLLER/FIFO/mem_reg[37][4]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X12Y115   RCVR_CONTROLLER/FIFO/mem_reg[37][5]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X12Y115   RCVR_CONTROLLER/FIFO/mem_reg[37][6]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X8Y115    RCVR_CONTROLLER/FIFO/mem_reg[38][0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X8Y115    RCVR_CONTROLLER/FIFO/mem_reg[38][7]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X9Y115    RCVR_CONTROLLER/FIFO/mem_reg[39][0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X15Y115   RCVR_CONTROLLER/FIFO/mem_reg[39][1]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X1Y121    RCVR_CONTROLLER/URCVR/COR_BIT16/shreg_reg[6]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X1Y121    RCVR_CONTROLLER/URCVR/COR_BIT16/shreg_reg[7]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X1Y121    RCVR_CONTROLLER/URCVR/COR_BIT16/shreg_reg[8]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X1Y121    RCVR_CONTROLLER/URCVR/COR_BIT16/shreg_reg[9]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X3Y112    RCVR_CONTROLLER/URCVR/d2_reg/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X2Y112    RCVR_CONTROLLER/URCVR/error_reg/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X4Y112    RCVR_CONTROLLER/URCVR/fourth_count_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X4Y112    RCVR_CONTROLLER/URCVR/fourth_count_reg[1]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X4Y112    RCVR_CONTROLLER/URCVR/last_value_reg/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y112    RCVR_CONTROLLER/CLKENBEIGHT/enb_reg/C



