#-----------------------------------------------------------
# Vivado v2023.2 (64-bit)
# SW Build 4029153 on Fri Oct 13 20:13:54 MDT 2023
# IP Build 4028589 on Sat Oct 14 00:45:43 MDT 2023
# SharedData Build 4025554 on Tue Oct 10 17:18:54 MDT 2023
# Start of session at: Sat Dec 23 18:55:09 2023
# Process ID: 77301
# Current directory: /home/daem/Desktop/group9/KeccakHardware/VivadoProject/KetchupPlatform/KetchupPlatform.runs/impl_1
# Command line: vivado -log processing_wrapper.vdi -applog -product Vivado -messageDb vivado.pb -mode batch -source processing_wrapper.tcl -notrace
# Log file: /home/daem/Desktop/group9/KeccakHardware/VivadoProject/KetchupPlatform/KetchupPlatform.runs/impl_1/processing_wrapper.vdi
# Journal file: /home/daem/Desktop/group9/KeccakHardware/VivadoProject/KetchupPlatform/KetchupPlatform.runs/impl_1/vivado.jou
# Running On: daem-laptop-ubuntu, OS: Linux, CPU Frequency: 1707.662 MHz, CPU Physical cores: 12, Host memory: 20823 MB
#-----------------------------------------------------------
source processing_wrapper.tcl -notrace
create_project: Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 1338.262 ; gain = 48.836 ; free physical = 6927 ; free virtual = 10003
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/daem/Desktop/group9/KeccakHardware/VivadoProject/ip_repo/KetchupPeripheralParametrized_1_0'.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/daem/Desktop/group9/KeccakHardware/VivadoProject/ip_repo/KetchupPeripheral_1_0'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/tools/Xilinx/Vivado/2023.2/data/ip'.
Command: link_design -top processing_wrapper -part xc7z020clg400-1
Design is defaulting to srcset: sources_1
Design is defaulting to constrset: constrs_1
INFO: [Device 21-403] Loading part xc7z020clg400-1
INFO: [Project 1-454] Reading design checkpoint '/home/daem/Desktop/group9/KeccakHardware/VivadoProject/KetchupPlatform/KetchupPlatform.gen/sources_1/bd/processing/ip/processing_KetchupPeripheralPar_0_0/processing_KetchupPeripheralPar_0_0.dcp' for cell 'processing_i/KetchupPeripheralPar_0'
INFO: [Project 1-454] Reading design checkpoint '/home/daem/Desktop/group9/KeccakHardware/VivadoProject/KetchupPlatform/KetchupPlatform.gen/sources_1/bd/processing/ip/processing_KetchupPeripheralPar_1_0/processing_KetchupPeripheralPar_1_0.dcp' for cell 'processing_i/KetchupPeripheralPar_1'
INFO: [Project 1-454] Reading design checkpoint '/home/daem/Desktop/group9/KeccakHardware/VivadoProject/KetchupPlatform/KetchupPlatform.gen/sources_1/bd/processing/ip/processing_KetchupPeripheralPar_1_1/processing_KetchupPeripheralPar_1_1.dcp' for cell 'processing_i/KetchupPeripheralPar_2'
INFO: [Project 1-454] Reading design checkpoint '/home/daem/Desktop/group9/KeccakHardware/VivadoProject/KetchupPlatform/KetchupPlatform.gen/sources_1/bd/processing/ip/processing_KetchupPeripheralPar_1_2/processing_KetchupPeripheralPar_1_2.dcp' for cell 'processing_i/KetchupPeripheralPar_3'
INFO: [Project 1-454] Reading design checkpoint '/home/daem/Desktop/group9/KeccakHardware/VivadoProject/KetchupPlatform/KetchupPlatform.gen/sources_1/bd/processing/ip/processing_KetchupPeripheralPar_1_3/processing_KetchupPeripheralPar_1_3.dcp' for cell 'processing_i/KetchupPeripheralPar_4'
INFO: [Project 1-454] Reading design checkpoint '/home/daem/Desktop/group9/KeccakHardware/VivadoProject/KetchupPlatform/KetchupPlatform.gen/sources_1/bd/processing/ip/processing_processing_system7_0_1/processing_processing_system7_0_1.dcp' for cell 'processing_i/processing_system7_0'
INFO: [Project 1-454] Reading design checkpoint '/home/daem/Desktop/group9/KeccakHardware/VivadoProject/KetchupPlatform/KetchupPlatform.gen/sources_1/bd/processing/ip/processing_rst_ps7_0_100M_1/processing_rst_ps7_0_100M_1.dcp' for cell 'processing_i/rst_ps7_0_100M'
INFO: [Project 1-454] Reading design checkpoint '/home/daem/Desktop/group9/KeccakHardware/VivadoProject/KetchupPlatform/KetchupPlatform.gen/sources_1/bd/processing/ip/processing_xbar_0/processing_xbar_0.dcp' for cell 'processing_i/ps7_0_axi_periph/xbar'
INFO: [Project 1-454] Reading design checkpoint '/home/daem/Desktop/group9/KeccakHardware/VivadoProject/KetchupPlatform/KetchupPlatform.gen/sources_1/bd/processing/ip/processing_auto_pc_0/processing_auto_pc_0.dcp' for cell 'processing_i/ps7_0_axi_periph/s00_couplers/auto_pc'
Netlist sorting complete. Time (s): cpu = 00:00:00.11 ; elapsed = 00:00:00.11 . Memory (MB): peak = 1751.262 ; gain = 2.000 ; free physical = 6508 ; free virtual = 9584
INFO: [Netlist 29-17] Analyzing 88 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2023.2
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [/home/daem/Desktop/group9/KeccakHardware/VivadoProject/KetchupPlatform/KetchupPlatform.gen/sources_1/bd/processing/ip/processing_processing_system7_0_1/processing_processing_system7_0_1.xdc] for cell 'processing_i/processing_system7_0/inst'
Finished Parsing XDC File [/home/daem/Desktop/group9/KeccakHardware/VivadoProject/KetchupPlatform/KetchupPlatform.gen/sources_1/bd/processing/ip/processing_processing_system7_0_1/processing_processing_system7_0_1.xdc] for cell 'processing_i/processing_system7_0/inst'
Parsing XDC File [/home/daem/Desktop/group9/KeccakHardware/VivadoProject/KetchupPlatform/KetchupPlatform.gen/sources_1/bd/processing/ip/processing_rst_ps7_0_100M_1/processing_rst_ps7_0_100M_1_board.xdc] for cell 'processing_i/rst_ps7_0_100M/U0'
Finished Parsing XDC File [/home/daem/Desktop/group9/KeccakHardware/VivadoProject/KetchupPlatform/KetchupPlatform.gen/sources_1/bd/processing/ip/processing_rst_ps7_0_100M_1/processing_rst_ps7_0_100M_1_board.xdc] for cell 'processing_i/rst_ps7_0_100M/U0'
Parsing XDC File [/home/daem/Desktop/group9/KeccakHardware/VivadoProject/KetchupPlatform/KetchupPlatform.gen/sources_1/bd/processing/ip/processing_rst_ps7_0_100M_1/processing_rst_ps7_0_100M_1.xdc] for cell 'processing_i/rst_ps7_0_100M/U0'
Finished Parsing XDC File [/home/daem/Desktop/group9/KeccakHardware/VivadoProject/KetchupPlatform/KetchupPlatform.gen/sources_1/bd/processing/ip/processing_rst_ps7_0_100M_1/processing_rst_ps7_0_100M_1.xdc] for cell 'processing_i/rst_ps7_0_100M/U0'
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2151.641 ; gain = 0.000 ; free physical = 6400 ; free virtual = 9479
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

20 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
link_design completed successfully
link_design: Time (s): cpu = 00:00:11 ; elapsed = 00:00:12 . Memory (MB): peak = 2151.641 ; gain = 780.660 ; free physical = 6400 ; free virtual = 9478
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.53 . Memory (MB): peak = 2151.641 ; gain = 0.000 ; free physical = 6369 ; free virtual = 9448

Starting Cache Timing Information Task
INFO: [Timing 38-35] Done setting XDC timing constraints.
Ending Cache Timing Information Task | Checksum: 1a7a8a151

Time (s): cpu = 00:00:07 ; elapsed = 00:00:06 . Memory (MB): peak = 2600.055 ; gain = 448.414 ; free physical = 5926 ; free virtual = 9022

Starting Logic Optimization Task

Phase 1 Initialization

Phase 1.1 Core Generation And Design Setup
Phase 1.1 Core Generation And Design Setup | Checksum: 1a7a8a151

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2903.891 ; gain = 0.000 ; free physical = 5624 ; free virtual = 8720

Phase 1.2 Setup Constraints And Sort Netlist
Phase 1.2 Setup Constraints And Sort Netlist | Checksum: 1a7a8a151

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.02 . Memory (MB): peak = 2903.891 ; gain = 0.000 ; free physical = 5624 ; free virtual = 8720
Phase 1 Initialization | Checksum: 1a7a8a151

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.02 . Memory (MB): peak = 2903.891 ; gain = 0.000 ; free physical = 5624 ; free virtual = 8720

Phase 2 Timer Update And Timing Data Collection

Phase 2.1 Timer Update
Phase 2.1 Timer Update | Checksum: 1a7a8a151

Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.36 . Memory (MB): peak = 2903.891 ; gain = 0.000 ; free physical = 5624 ; free virtual = 8720

Phase 2.2 Timing Data Collection
Phase 2.2 Timing Data Collection | Checksum: 1a7a8a151

Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.38 . Memory (MB): peak = 2903.891 ; gain = 0.000 ; free physical = 5620 ; free virtual = 8717
Phase 2 Timer Update And Timing Data Collection | Checksum: 1a7a8a151

Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.39 . Memory (MB): peak = 2903.891 ; gain = 0.000 ; free physical = 5620 ; free virtual = 8717

Phase 3 Retarget
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 3 Retarget | Checksum: ab83cc52

Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.76 . Memory (MB): peak = 2903.891 ; gain = 0.000 ; free physical = 5619 ; free virtual = 8716
Retarget | Checksum: ab83cc52
INFO: [Opt 31-389] Phase Retarget created 8 cells and removed 35 cells

Phase 4 Constant propagation
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Phase 4 Constant propagation | Checksum: 9efb6341

Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.97 . Memory (MB): peak = 2903.891 ; gain = 0.000 ; free physical = 5619 ; free virtual = 8716
Constant propagation | Checksum: 9efb6341
INFO: [Opt 31-389] Phase Constant propagation created 0 cells and removed 4 cells

Phase 5 Sweep
Phase 5 Sweep | Checksum: f105d342

Time (s): cpu = 00:00:03 ; elapsed = 00:00:01 . Memory (MB): peak = 2903.891 ; gain = 0.000 ; free physical = 5619 ; free virtual = 8716
Sweep | Checksum: f105d342
INFO: [Opt 31-389] Phase Sweep created 0 cells and removed 165 cells

Phase 6 BUFG optimization
Phase 6 BUFG optimization | Checksum: f105d342

Time (s): cpu = 00:00:03 ; elapsed = 00:00:01 . Memory (MB): peak = 2935.906 ; gain = 32.016 ; free physical = 5619 ; free virtual = 8716
BUFG optimization | Checksum: f105d342
INFO: [Opt 31-662] Phase BUFG optimization created 0 cells of which 0 are BUFGs and removed 0 cells.

Phase 7 Shift Register Optimization
WARNING: [Opt 31-1131] Can not pull register out from processing_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][0]_srl32 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from processing_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][10]_srl32 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from processing_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][11]_srl32 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from processing_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][12]_srl32 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from processing_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][13]_srl32 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from processing_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][14]_srl32 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from processing_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][15]_srl32 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from processing_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][16]_srl32 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from processing_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][17]_srl32 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from processing_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][18]_srl32 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from processing_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][19]_srl32 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from processing_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][1]_srl32 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from processing_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][20]_srl32 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from processing_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][21]_srl32 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from processing_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][22]_srl32 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from processing_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][23]_srl32 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from processing_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][24]_srl32 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from processing_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][25]_srl32 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from processing_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][26]_srl32 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from processing_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][27]_srl32 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from processing_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][28]_srl32 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from processing_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][29]_srl32 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from processing_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][2]_srl32 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from processing_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][30]_srl32 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from processing_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][31]_srl32 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from processing_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][32]_srl32 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from processing_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][33]_srl32 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from processing_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][3]_srl32 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from processing_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][4]_srl32 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from processing_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][5]_srl32 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from processing_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][6]_srl32 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from processing_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][7]_srl32 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from processing_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][8]_srl32 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from processing_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][9]_srl32 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from processing_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][0]_srl32 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from processing_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][10]_srl32 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from processing_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][11]_srl32 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from processing_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][12]_srl32 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from processing_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][1]_srl32 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from processing_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][2]_srl32 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from processing_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][3]_srl32 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from processing_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][4]_srl32 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from processing_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][5]_srl32 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from processing_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][6]_srl32 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from processing_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][7]_srl32 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from processing_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][8]_srl32 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from processing_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][9]_srl32 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from processing_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][0]_srl4 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from processing_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][10]_srl4 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from processing_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][11]_srl4 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from processing_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][12]_srl4 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from processing_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][13]_srl4 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from processing_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][14]_srl4 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from processing_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][15]_srl4 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from processing_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][16]_srl4 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from processing_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][17]_srl4 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from processing_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][18]_srl4 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from processing_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][19]_srl4 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from processing_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][1]_srl4 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from processing_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][2]_srl4 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from processing_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][3]_srl4 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from processing_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][8]_srl4 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from processing_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][9]_srl4 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from processing_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bresp_fifo_0/memory_reg[3][0]_srl4 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from processing_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bresp_fifo_0/memory_reg[3][1]_srl4 due to none static srl address bits
INFO: [Opt 31-1064] SRL Remap converted 0 SRLs to 0 registers and converted 0 registers of register chains to 0 SRLs
Phase 7 Shift Register Optimization | Checksum: f105d342

Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 2935.906 ; gain = 32.016 ; free physical = 5619 ; free virtual = 8716
Shift Register Optimization | Checksum: f105d342
INFO: [Opt 31-389] Phase Shift Register Optimization created 0 cells and removed 0 cells

Phase 8 Post Processing Netlist
Phase 8 Post Processing Netlist | Checksum: 134b7093a

Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 2935.906 ; gain = 32.016 ; free physical = 5619 ; free virtual = 8716
Post Processing Netlist | Checksum: 134b7093a
INFO: [Opt 31-389] Phase Post Processing Netlist created 0 cells and removed 0 cells

Phase 9 Finalization

Phase 9.1 Finalizing Design Cores and Updating Shapes
Phase 9.1 Finalizing Design Cores and Updating Shapes | Checksum: 7b3fe5a5

Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 2935.906 ; gain = 32.016 ; free physical = 5619 ; free virtual = 8716

Phase 9.2 Verifying Netlist Connectivity

Starting Connectivity Check Task

Time (s): cpu = 00:00:00.08 ; elapsed = 00:00:00.05 . Memory (MB): peak = 2935.906 ; gain = 0.000 ; free physical = 5619 ; free virtual = 8717
Phase 9.2 Verifying Netlist Connectivity | Checksum: 7b3fe5a5

Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 2935.906 ; gain = 32.016 ; free physical = 5619 ; free virtual = 8717
Phase 9 Finalization | Checksum: 7b3fe5a5

Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 2935.906 ; gain = 32.016 ; free physical = 5619 ; free virtual = 8717
Opt_design Change Summary
=========================


-------------------------------------------------------------------------------------------------------------------------
|  Phase                        |  #Cells created  |  #Cells Removed  |  #Constrained objects preventing optimizations  |
-------------------------------------------------------------------------------------------------------------------------
|  Retarget                     |               8  |              35  |                                              0  |
|  Constant propagation         |               0  |               4  |                                              0  |
|  Sweep                        |               0  |             165  |                                              0  |
|  BUFG optimization            |               0  |               0  |                                              0  |
|  Shift Register Optimization  |               0  |               0  |                                              0  |
|  Post Processing Netlist      |               0  |               0  |                                              0  |
-------------------------------------------------------------------------------------------------------------------------


Ending Logic Optimization Task | Checksum: 7b3fe5a5

Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 2935.906 ; gain = 32.016 ; free physical = 5619 ; free virtual = 8717
INFO: [Constraints 18-11670] Building netlist checker database with flags, 0x8
Done building netlist checker database: Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 2935.906 ; gain = 0.000 ; free physical = 5619 ; free virtual = 8717

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
Ending Power Optimization Task | Checksum: 7b3fe5a5

Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2935.906 ; gain = 0.000 ; free physical = 5619 ; free virtual = 8717

Starting Final Cleanup Task
Ending Final Cleanup Task | Checksum: 7b3fe5a5

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2935.906 ; gain = 0.000 ; free physical = 5619 ; free virtual = 8717

Starting Netlist Obfuscation Task
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2935.906 ; gain = 0.000 ; free physical = 5619 ; free virtual = 8717
Ending Netlist Obfuscation Task | Checksum: 7b3fe5a5

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2935.906 ; gain = 0.000 ; free physical = 5619 ; free virtual = 8717
INFO: [Common 17-83] Releasing license: Implementation
38 Infos, 65 Warnings, 0 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
opt_design: Time (s): cpu = 00:00:13 ; elapsed = 00:00:10 . Memory (MB): peak = 2935.906 ; gain = 784.266 ; free physical = 5619 ; free virtual = 8717
INFO: [runtcl-4] Executing : report_drc -file processing_wrapper_drc_opted.rpt -pb processing_wrapper_drc_opted.pb -rpx processing_wrapper_drc_opted.rpx
Command: report_drc -file processing_wrapper_drc_opted.rpt -pb processing_wrapper_drc_opted.pb -rpx processing_wrapper_drc_opted.rpx
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 2-168] The results of DRC are in file /home/daem/Desktop/group9/KeccakHardware/VivadoProject/KetchupPlatform/KetchupPlatform.runs/impl_1/processing_wrapper_drc_opted.rpt.
report_drc completed successfully
INFO: [Timing 38-480] Writing timing data to binary archive.
Write ShapeDB Complete: Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00 . Memory (MB): peak = 2999.938 ; gain = 0.000 ; free physical = 5589 ; free virtual = 8688
Wrote PlaceDB: Time (s): cpu = 00:00:00.04 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2999.938 ; gain = 0.000 ; free physical = 5589 ; free virtual = 8688
Wrote PulsedLatchDB: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2999.938 ; gain = 0.000 ; free physical = 5589 ; free virtual = 8688
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Wrote RouteStorage: Time (s): cpu = 00:00:00.18 ; elapsed = 00:00:00.05 . Memory (MB): peak = 2999.938 ; gain = 0.000 ; free physical = 5589 ; free virtual = 8689
Wrote Netlist Cache: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2999.938 ; gain = 0.000 ; free physical = 5589 ; free virtual = 8689
Wrote Device Cache: Time (s): cpu = 00:00:00.04 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2999.938 ; gain = 0.000 ; free physical = 5588 ; free virtual = 8689
Write Physdb Complete: Time (s): cpu = 00:00:00.27 ; elapsed = 00:00:00.07 . Memory (MB): peak = 2999.938 ; gain = 0.000 ; free physical = 5588 ; free virtual = 8689
INFO: [Common 17-1381] The checkpoint '/home/daem/Desktop/group9/KeccakHardware/VivadoProject/KetchupPlatform/KetchupPlatform.runs/impl_1/processing_wrapper_opt.dcp' has been generated.
Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-83] Releasing license: Implementation
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 8 CPUs

Starting Placer Task

Phase 1 Placer Initialization

Phase 1.1 Placer Initialization Netlist Sorting
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2999.938 ; gain = 0.000 ; free physical = 5573 ; free virtual = 8677
Phase 1.1 Placer Initialization Netlist Sorting | Checksum: 5fe73898

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2999.938 ; gain = 0.000 ; free physical = 5573 ; free virtual = 8677
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2999.938 ; gain = 0.000 ; free physical = 5573 ; free virtual = 8677

Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device
INFO: [Timing 38-35] Done setting XDC timing constraints.
Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device | Checksum: cf4f6dd7

Time (s): cpu = 00:00:03 ; elapsed = 00:00:01 . Memory (MB): peak = 2999.938 ; gain = 0.000 ; free physical = 5560 ; free virtual = 8673

Phase 1.3 Build Placer Netlist Model
Phase 1.3 Build Placer Netlist Model | Checksum: 11109c577

Time (s): cpu = 00:00:13 ; elapsed = 00:00:05 . Memory (MB): peak = 2999.938 ; gain = 0.000 ; free physical = 5441 ; free virtual = 8557

Phase 1.4 Constrain Clocks/Macros
Phase 1.4 Constrain Clocks/Macros | Checksum: 11109c577

Time (s): cpu = 00:00:13 ; elapsed = 00:00:05 . Memory (MB): peak = 2999.938 ; gain = 0.000 ; free physical = 5439 ; free virtual = 8555
Phase 1 Placer Initialization | Checksum: 11109c577

Time (s): cpu = 00:00:13 ; elapsed = 00:00:05 . Memory (MB): peak = 2999.938 ; gain = 0.000 ; free physical = 5438 ; free virtual = 8553

Phase 2 Global Placement

Phase 2.1 Floorplanning
Phase 2.1 Floorplanning | Checksum: 116faa324

Time (s): cpu = 00:00:18 ; elapsed = 00:00:07 . Memory (MB): peak = 3016.441 ; gain = 16.504 ; free physical = 6060 ; free virtual = 9166

Phase 2.2 Update Timing before SLR Path Opt
Phase 2.2 Update Timing before SLR Path Opt | Checksum: b1c46781

Time (s): cpu = 00:00:22 ; elapsed = 00:00:08 . Memory (MB): peak = 3016.441 ; gain = 16.504 ; free physical = 6063 ; free virtual = 9168

Phase 2.3 Post-Processing in Floorplanning
Phase 2.3 Post-Processing in Floorplanning | Checksum: b1c46781

Time (s): cpu = 00:00:22 ; elapsed = 00:00:08 . Memory (MB): peak = 3016.441 ; gain = 16.504 ; free physical = 6063 ; free virtual = 9168

Phase 2.4 Global Placement Core

Phase 2.4.1 UpdateTiming Before Physical Synthesis
Phase 2.4.1 UpdateTiming Before Physical Synthesis | Checksum: 1165fd0f2

Time (s): cpu = 00:00:50 ; elapsed = 00:00:17 . Memory (MB): peak = 3032.957 ; gain = 33.020 ; free physical = 6038 ; free virtual = 9145

Phase 2.4.2 Physical Synthesis In Placer
INFO: [Physopt 32-1035] Found 0 LUTNM shape to break, 257 LUT instances to create LUTNM shape
INFO: [Physopt 32-1044] Break lutnm for timing: one critical 0, two critical 0, total 0, new lutff created 0
INFO: [Physopt 32-1138] End 1 Pass. Optimized 65 nets or LUTs. Breaked 0 LUT, combined 65 existing LUTs and moved 0 existing LUT
INFO: [Physopt 32-65] No nets found for high-fanout optimization.
INFO: [Physopt 32-232] Optimized 0 net. Created 0 new instance.
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-670] No setup violation found.  DSP Register Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  Shift Register to Pipeline Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  Shift Register Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  BRAM Register Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  URAM Register Optimization was not performed.
INFO: [Physopt 32-949] No candidate nets found for dynamic/static region interface net replication
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3032.957 ; gain = 0.000 ; free physical = 6035 ; free virtual = 9144

Summary of Physical Synthesis Optimizations
============================================


-----------------------------------------------------------------------------------------------------------------------------------------------------------
|  Optimization                                     |  Added Cells  |  Removed Cells  |  Optimized Cells/Nets  |  Dont Touch  |  Iterations  |  Elapsed   |
-----------------------------------------------------------------------------------------------------------------------------------------------------------
|  LUT Combining                                    |            0  |             65  |                    65  |           0  |           1  |  00:00:00  |
|  Retime                                           |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Very High Fanout                                 |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  DSP Register                                     |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  Shift Register to Pipeline                       |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  Shift Register                                   |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  BRAM Register                                    |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  URAM Register                                    |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  Dynamic/Static Region Interface Net Replication  |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Total                                            |            0  |             65  |                    65  |           0  |           4  |  00:00:01  |
-----------------------------------------------------------------------------------------------------------------------------------------------------------


Phase 2.4.2 Physical Synthesis In Placer | Checksum: 15632daa6

Time (s): cpu = 00:00:55 ; elapsed = 00:00:19 . Memory (MB): peak = 3035.926 ; gain = 35.988 ; free physical = 6032 ; free virtual = 9141
Phase 2.4 Global Placement Core | Checksum: e77200cb

Time (s): cpu = 00:00:57 ; elapsed = 00:00:19 . Memory (MB): peak = 3035.926 ; gain = 35.988 ; free physical = 6030 ; free virtual = 9140
Phase 2 Global Placement | Checksum: e77200cb

Time (s): cpu = 00:00:57 ; elapsed = 00:00:19 . Memory (MB): peak = 3035.926 ; gain = 35.988 ; free physical = 6030 ; free virtual = 9140

Phase 3 Detail Placement

Phase 3.1 Commit Multi Column Macros
Phase 3.1 Commit Multi Column Macros | Checksum: 1acbaff9d

Time (s): cpu = 00:01:01 ; elapsed = 00:00:20 . Memory (MB): peak = 3035.926 ; gain = 35.988 ; free physical = 6030 ; free virtual = 9140

Phase 3.2 Commit Most Macros & LUTRAMs
Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: 10f4679e9

Time (s): cpu = 00:01:09 ; elapsed = 00:00:22 . Memory (MB): peak = 3035.926 ; gain = 35.988 ; free physical = 6029 ; free virtual = 9139

Phase 3.3 Area Swap Optimization
Phase 3.3 Area Swap Optimization | Checksum: 1ee0c6a65

Time (s): cpu = 00:01:09 ; elapsed = 00:00:23 . Memory (MB): peak = 3035.926 ; gain = 35.988 ; free physical = 6030 ; free virtual = 9140

Phase 3.4 Pipeline Register Optimization
Phase 3.4 Pipeline Register Optimization | Checksum: 1e2ff8ac6

Time (s): cpu = 00:01:09 ; elapsed = 00:00:23 . Memory (MB): peak = 3035.926 ; gain = 35.988 ; free physical = 6030 ; free virtual = 9140

Phase 3.5 Small Shape Detail Placement
Phase 3.5 Small Shape Detail Placement | Checksum: 1bcbb04fa

Time (s): cpu = 00:01:20 ; elapsed = 00:00:32 . Memory (MB): peak = 3035.926 ; gain = 35.988 ; free physical = 5999 ; free virtual = 9119

Phase 3.6 Re-assign LUT pins
Phase 3.6 Re-assign LUT pins | Checksum: 21f7cba7c

Time (s): cpu = 00:01:21 ; elapsed = 00:00:34 . Memory (MB): peak = 3035.926 ; gain = 35.988 ; free physical = 5999 ; free virtual = 9119

Phase 3.7 Pipeline Register Optimization
Phase 3.7 Pipeline Register Optimization | Checksum: 21707d314

Time (s): cpu = 00:01:21 ; elapsed = 00:00:34 . Memory (MB): peak = 3035.926 ; gain = 35.988 ; free physical = 5999 ; free virtual = 9118
Phase 3 Detail Placement | Checksum: 21707d314

Time (s): cpu = 00:01:22 ; elapsed = 00:00:34 . Memory (MB): peak = 3035.926 ; gain = 35.988 ; free physical = 5999 ; free virtual = 9118

Phase 4 Post Placement Optimization and Clean-Up

Phase 4.1 Post Commit Optimization
INFO: [Timing 38-35] Done setting XDC timing constraints.

Phase 4.1.1 Post Placement Optimization
Post Placement Optimization Initialization | Checksum: 1fbf0b1a0

Phase 4.1.1.1 BUFG Insertion

Starting Physical Synthesis Task

Phase 1 Physical Synthesis Initialization
INFO: [Physopt 32-721] Multithreading enabled for phys_opt_design using a maximum of 8 CPUs
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=2.304 | TNS=0.000 |
Phase 1 Physical Synthesis Initialization | Checksum: 118d95316

Time (s): cpu = 00:00:03 ; elapsed = 00:00:00.67 . Memory (MB): peak = 3066.723 ; gain = 0.000 ; free physical = 6003 ; free virtual = 9123
INFO: [Place 46-33] Processed net processing_i/KetchupPeripheralPar_3/inst/KetchupPeripheralParametrized_v1_0_S00_AXI_inst/p_0_in0, BUFG insertion was skipped due to placement/routing conflicts.
INFO: [Place 46-33] Processed net processing_i/KetchupPeripheralPar_2/inst/KetchupPeripheralParametrized_v1_0_S00_AXI_inst/p_0_in0, BUFG insertion was skipped due to placement/routing conflicts.
INFO: [Place 46-33] Processed net processing_i/KetchupPeripheralPar_1/inst/KetchupPeripheralParametrized_v1_0_S00_AXI_inst/p_0_in0, BUFG insertion was skipped due to placement/routing conflicts.
INFO: [Place 46-33] Processed net processing_i/KetchupPeripheralPar_0/inst/KetchupPeripheralParametrized_v1_0_S00_AXI_inst/p_0_in0, BUFG insertion was skipped due to placement/routing conflicts.
INFO: [Place 46-33] Processed net processing_i/KetchupPeripheralPar_4/inst/KetchupPeripheralParametrized_v1_0_S00_AXI_inst/p_0_in0, BUFG insertion was skipped due to placement/routing conflicts.
INFO: [Place 46-33] Processed net processing_i/KetchupPeripheralPar_0/inst/KetchupPeripheralParametrized_v1_0_S00_AXI_inst/sha512_core/padder_/E[0], BUFG insertion was skipped due to placement/routing conflicts.
INFO: [Place 46-33] Processed net processing_i/KetchupPeripheralPar_1/inst/KetchupPeripheralParametrized_v1_0_S00_AXI_inst/sha512_core/padder_/E[0], BUFG insertion was skipped due to placement/routing conflicts.
INFO: [Place 46-33] Processed net processing_i/KetchupPeripheralPar_2/inst/KetchupPeripheralParametrized_v1_0_S00_AXI_inst/sha512_core/padder_/E[0], BUFG insertion was skipped due to placement/routing conflicts.
INFO: [Place 46-33] Processed net processing_i/KetchupPeripheralPar_3/inst/KetchupPeripheralParametrized_v1_0_S00_AXI_inst/sha512_core/padder_/E[0], BUFG insertion was skipped due to placement/routing conflicts.
INFO: [Place 46-33] Processed net processing_i/KetchupPeripheralPar_4/inst/KetchupPeripheralParametrized_v1_0_S00_AXI_inst/sha512_core/padder_/E[0], BUFG insertion was skipped due to placement/routing conflicts.
INFO: [Place 46-33] Processed net processing_i/KetchupPeripheralPar_3/inst/KetchupPeripheralParametrized_v1_0_S00_AXI_inst/sha512_core/padder_/update, BUFG insertion was skipped due to placement/routing conflicts.
INFO: [Place 46-33] Processed net processing_i/KetchupPeripheralPar_2/inst/KetchupPeripheralParametrized_v1_0_S00_AXI_inst/sha512_core/padder_/update, BUFG insertion was skipped due to placement/routing conflicts.
INFO: [Place 46-56] BUFG insertion identified 12 candidate nets. Inserted BUFG: 0, Replicated BUFG Driver: 0, Skipped due to Placement/Routing Conflicts: 12, Skipped due to Timing Degradation: 0, Skipped due to netlist editing failed: 0.
Ending Physical Synthesis Task | Checksum: 118d95316

Time (s): cpu = 00:00:05 ; elapsed = 00:00:02 . Memory (MB): peak = 3066.723 ; gain = 0.000 ; free physical = 5999 ; free virtual = 9119
Phase 4.1.1.1 BUFG Insertion | Checksum: 1fbf0b1a0

Time (s): cpu = 00:01:39 ; elapsed = 00:00:39 . Memory (MB): peak = 3066.723 ; gain = 66.785 ; free physical = 5999 ; free virtual = 9119

Phase 4.1.1.2 Post Placement Timing Optimization
INFO: [Place 30-746] Post Placement Timing Summary WNS=2.304. For the most accurate timing information please run report_timing.
Phase 4.1.1.2 Post Placement Timing Optimization | Checksum: 1126d04ec

Time (s): cpu = 00:01:39 ; elapsed = 00:00:39 . Memory (MB): peak = 3066.723 ; gain = 66.785 ; free physical = 5999 ; free virtual = 9118

Time (s): cpu = 00:01:39 ; elapsed = 00:00:39 . Memory (MB): peak = 3066.723 ; gain = 66.785 ; free physical = 5999 ; free virtual = 9118
Phase 4.1 Post Commit Optimization | Checksum: 1126d04ec

Time (s): cpu = 00:01:39 ; elapsed = 00:00:40 . Memory (MB): peak = 3066.723 ; gain = 66.785 ; free physical = 5999 ; free virtual = 9118

Phase 4.2 Post Placement Cleanup
Phase 4.2 Post Placement Cleanup | Checksum: 1126d04ec

Time (s): cpu = 00:01:39 ; elapsed = 00:00:40 . Memory (MB): peak = 3066.723 ; gain = 66.785 ; free physical = 5998 ; free virtual = 9118

Phase 4.3 Placer Reporting

Phase 4.3.1 Print Estimated Congestion
INFO: [Place 30-612] Post-Placement Estimated Congestion 
 ____________________________________________________
|           | Global Congestion | Short Congestion  |
| Direction | Region Size       | Region Size       |
|___________|___________________|___________________|
|      North|                1x1|                8x8|
|___________|___________________|___________________|
|      South|                1x1|                4x4|
|___________|___________________|___________________|
|       East|                8x8|                8x8|
|___________|___________________|___________________|
|       West|                1x1|                2x2|
|___________|___________________|___________________|

Phase 4.3.1 Print Estimated Congestion | Checksum: 1126d04ec

Time (s): cpu = 00:01:39 ; elapsed = 00:00:40 . Memory (MB): peak = 3066.723 ; gain = 66.785 ; free physical = 5997 ; free virtual = 9117
Phase 4.3 Placer Reporting | Checksum: 1126d04ec

Time (s): cpu = 00:01:40 ; elapsed = 00:00:40 . Memory (MB): peak = 3066.723 ; gain = 66.785 ; free physical = 5997 ; free virtual = 9117

Phase 4.4 Final Placement Cleanup
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3066.723 ; gain = 0.000 ; free physical = 5997 ; free virtual = 9117

Time (s): cpu = 00:01:40 ; elapsed = 00:00:40 . Memory (MB): peak = 3066.723 ; gain = 66.785 ; free physical = 5997 ; free virtual = 9117
Phase 4 Post Placement Optimization and Clean-Up | Checksum: 105b7164e

Time (s): cpu = 00:01:40 ; elapsed = 00:00:40 . Memory (MB): peak = 3066.723 ; gain = 66.785 ; free physical = 5997 ; free virtual = 9117
Ending Placer Task | Checksum: f0cab76b

Time (s): cpu = 00:01:40 ; elapsed = 00:00:40 . Memory (MB): peak = 3066.723 ; gain = 66.785 ; free physical = 5997 ; free virtual = 9117
85 Infos, 65 Warnings, 0 Critical Warnings and 0 Errors encountered.
place_design completed successfully
place_design: Time (s): cpu = 00:01:42 ; elapsed = 00:00:41 . Memory (MB): peak = 3066.723 ; gain = 66.785 ; free physical = 5997 ; free virtual = 9117
INFO: [runtcl-4] Executing : report_io -file processing_wrapper_io_placed.rpt
report_io: Time (s): cpu = 00:00:00.13 ; elapsed = 00:00:00.32 . Memory (MB): peak = 3066.723 ; gain = 0.000 ; free physical = 5998 ; free virtual = 9118
INFO: [runtcl-4] Executing : report_utilization -file processing_wrapper_utilization_placed.rpt -pb processing_wrapper_utilization_placed.pb
INFO: [runtcl-4] Executing : report_control_sets -verbose -file processing_wrapper_control_sets_placed.rpt
report_control_sets: Time (s): cpu = 00:00:00.11 ; elapsed = 00:00:00.28 . Memory (MB): peak = 3066.723 ; gain = 0.000 ; free physical = 6003 ; free virtual = 9125
INFO: [Timing 38-480] Writing timing data to binary archive.
Write ShapeDB Complete: Time (s): cpu = 00:00:00.22 ; elapsed = 00:00:00.05 . Memory (MB): peak = 3066.723 ; gain = 0.000 ; free physical = 6000 ; free virtual = 9126
Wrote PlaceDB: Time (s): cpu = 00:00:03 ; elapsed = 00:00:01 . Memory (MB): peak = 3066.723 ; gain = 0.000 ; free physical = 5971 ; free virtual = 9120
Wrote PulsedLatchDB: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3066.723 ; gain = 0.000 ; free physical = 5971 ; free virtual = 9120
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Wrote RouteStorage: Time (s): cpu = 00:00:00.04 ; elapsed = 00:00:00.04 . Memory (MB): peak = 3066.723 ; gain = 0.000 ; free physical = 5971 ; free virtual = 9120
Wrote Netlist Cache: Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.02 . Memory (MB): peak = 3066.723 ; gain = 0.000 ; free physical = 5970 ; free virtual = 9120
Wrote Device Cache: Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3066.723 ; gain = 0.000 ; free physical = 5969 ; free virtual = 9120
Write Physdb Complete: Time (s): cpu = 00:00:03 ; elapsed = 00:00:01 . Memory (MB): peak = 3066.723 ; gain = 0.000 ; free physical = 5969 ; free virtual = 9120
INFO: [Common 17-1381] The checkpoint '/home/daem/Desktop/group9/KeccakHardware/VivadoProject/KetchupPlatform/KetchupPlatform.runs/impl_1/processing_wrapper_placed.dcp' has been generated.
Command: phys_opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'

Starting Initial Update Timing Task

Time (s): cpu = 00:00:10 ; elapsed = 00:00:03 . Memory (MB): peak = 3090.734 ; gain = 0.000 ; free physical = 5962 ; free virtual = 9092
INFO: [Vivado_Tcl 4-383] Design worst setup slack (WNS) is greater than or equal to 0.000 ns. Skipping all physical synthesis optimizations.
INFO: [Vivado_Tcl 4-232] No setup violation found. The netlist was not modified.
INFO: [Common 17-83] Releasing license: Implementation
94 Infos, 65 Warnings, 0 Critical Warnings and 0 Errors encountered.
phys_opt_design completed successfully
INFO: [Timing 38-480] Writing timing data to binary archive.
Write ShapeDB Complete: Time (s): cpu = 00:00:00.27 ; elapsed = 00:00:00.06 . Memory (MB): peak = 3090.734 ; gain = 0.000 ; free physical = 5962 ; free virtual = 9097
Wrote PlaceDB: Time (s): cpu = 00:00:03 ; elapsed = 00:00:01 . Memory (MB): peak = 3090.734 ; gain = 0.000 ; free physical = 5949 ; free virtual = 9106
Wrote PulsedLatchDB: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3090.734 ; gain = 0.000 ; free physical = 5949 ; free virtual = 9106
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Wrote RouteStorage: Time (s): cpu = 00:00:00.04 ; elapsed = 00:00:00.04 . Memory (MB): peak = 3090.734 ; gain = 0.000 ; free physical = 5949 ; free virtual = 9106
Wrote Netlist Cache: Time (s): cpu = 00:00:00.03 ; elapsed = 00:00:00.02 . Memory (MB): peak = 3090.734 ; gain = 0.000 ; free physical = 5947 ; free virtual = 9106
Wrote Device Cache: Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3090.734 ; gain = 0.000 ; free physical = 5947 ; free virtual = 9106
Write Physdb Complete: Time (s): cpu = 00:00:03 ; elapsed = 00:00:01 . Memory (MB): peak = 3090.734 ; gain = 0.000 ; free physical = 5947 ; free virtual = 9106
INFO: [Common 17-1381] The checkpoint '/home/daem/Desktop/group9/KeccakHardware/VivadoProject/KetchupPlatform/KetchupPlatform.runs/impl_1/processing_wrapper_physopt.dcp' has been generated.
Command: route_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
Running DRC as a precondition to command route_design
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.


Starting Routing Task
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 8 CPUs

Phase 1 Build RT Design
Checksum: PlaceDB: c40cb61c ConstDB: 0 ShapeSum: 2cbe014f RouteDB: 0
Post Restoration Checksum: NetGraph: 71c2e02a | NumContArr: 4b69eb51 | Constraints: c2a8fa9d | Timing: c2a8fa9d
Phase 1 Build RT Design | Checksum: 2427ec0b5

Time (s): cpu = 00:00:30 ; elapsed = 00:00:20 . Memory (MB): peak = 3184.988 ; gain = 41.656 ; free physical = 5865 ; free virtual = 9006

Phase 2 Router Initialization

Phase 2.1 Fix Topology Constraints
Phase 2.1 Fix Topology Constraints | Checksum: 2427ec0b5

Time (s): cpu = 00:00:30 ; elapsed = 00:00:20 . Memory (MB): peak = 3184.988 ; gain = 41.656 ; free physical = 5865 ; free virtual = 9006

Phase 2.2 Pre Route Cleanup
Phase 2.2 Pre Route Cleanup | Checksum: 2427ec0b5

Time (s): cpu = 00:00:30 ; elapsed = 00:00:20 . Memory (MB): peak = 3184.988 ; gain = 41.656 ; free physical = 5864 ; free virtual = 9006
 Number of Nodes with overlaps = 0

Phase 2.3 Update Timing
Phase 2.3 Update Timing | Checksum: 28312d970

Time (s): cpu = 00:00:46 ; elapsed = 00:00:25 . Memory (MB): peak = 3218.504 ; gain = 75.172 ; free physical = 5827 ; free virtual = 8970
INFO: [Route 35-416] Intermediate Timing Summary | WNS=2.457  | TNS=0.000  | WHS=-0.158 | THS=-194.031|


Router Utilization Summary
  Global Vertical Routing Utilization    = 0 %
  Global Horizontal Routing Utilization  = 0 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 22496
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 22496
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Phase 2 Router Initialization | Checksum: 230854697

Time (s): cpu = 00:00:55 ; elapsed = 00:00:27 . Memory (MB): peak = 3232.637 ; gain = 89.305 ; free physical = 5810 ; free virtual = 8953

Phase 3 Initial Routing

Phase 3.1 Global Routing
Phase 3.1 Global Routing | Checksum: 230854697

Time (s): cpu = 00:00:55 ; elapsed = 00:00:27 . Memory (MB): peak = 3232.637 ; gain = 89.305 ; free physical = 5810 ; free virtual = 8953

Phase 3.2 Initial Net Routing
Phase 3.2 Initial Net Routing | Checksum: 27601fe09

Time (s): cpu = 00:01:06 ; elapsed = 00:00:30 . Memory (MB): peak = 3232.637 ; gain = 89.305 ; free physical = 5810 ; free virtual = 8953
Phase 3 Initial Routing | Checksum: 27601fe09

Time (s): cpu = 00:01:06 ; elapsed = 00:00:30 . Memory (MB): peak = 3232.637 ; gain = 89.305 ; free physical = 5810 ; free virtual = 8953

Phase 4 Rip-up And Reroute

Phase 4.1 Global Iteration 0
 Number of Nodes with overlaps = 10973
 Number of Nodes with overlaps = 1897
 Number of Nodes with overlaps = 312
 Number of Nodes with overlaps = 79
 Number of Nodes with overlaps = 17
 Number of Nodes with overlaps = 7
 Number of Nodes with overlaps = 3
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=0.713  | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 4.1 Global Iteration 0 | Checksum: 2685b1307

Time (s): cpu = 00:03:55 ; elapsed = 00:01:41 . Memory (MB): peak = 3243.637 ; gain = 100.305 ; free physical = 5766 ; free virtual = 8911
Phase 4 Rip-up And Reroute | Checksum: 2685b1307

Time (s): cpu = 00:03:56 ; elapsed = 00:01:41 . Memory (MB): peak = 3243.637 ; gain = 100.305 ; free physical = 5766 ; free virtual = 8910

Phase 5 Delay and Skew Optimization

Phase 5.1 Delay CleanUp

Phase 5.1.1 Update Timing
Phase 5.1.1 Update Timing | Checksum: 1d44fdae4

Time (s): cpu = 00:03:59 ; elapsed = 00:01:41 . Memory (MB): peak = 3243.637 ; gain = 100.305 ; free physical = 5765 ; free virtual = 8910
INFO: [Route 35-416] Intermediate Timing Summary | WNS=0.744  | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 5.1 Delay CleanUp | Checksum: 1d44fdae4

Time (s): cpu = 00:03:59 ; elapsed = 00:01:41 . Memory (MB): peak = 3243.637 ; gain = 100.305 ; free physical = 5765 ; free virtual = 8910

Phase 5.2 Clock Skew Optimization
Phase 5.2 Clock Skew Optimization | Checksum: 1d44fdae4

Time (s): cpu = 00:03:59 ; elapsed = 00:01:41 . Memory (MB): peak = 3243.637 ; gain = 100.305 ; free physical = 5765 ; free virtual = 8910
Phase 5 Delay and Skew Optimization | Checksum: 1d44fdae4

Time (s): cpu = 00:04:00 ; elapsed = 00:01:41 . Memory (MB): peak = 3243.637 ; gain = 100.305 ; free physical = 5765 ; free virtual = 8910

Phase 6 Post Hold Fix

Phase 6.1 Hold Fix Iter

Phase 6.1.1 Update Timing
Phase 6.1.1 Update Timing | Checksum: 1fd0ab403

Time (s): cpu = 00:04:04 ; elapsed = 00:01:43 . Memory (MB): peak = 3243.637 ; gain = 100.305 ; free physical = 5765 ; free virtual = 8910
INFO: [Route 35-416] Intermediate Timing Summary | WNS=0.744  | TNS=0.000  | WHS=0.037  | THS=0.000  |

Phase 6.1 Hold Fix Iter | Checksum: 1e30b58fc

Time (s): cpu = 00:04:04 ; elapsed = 00:01:43 . Memory (MB): peak = 3243.637 ; gain = 100.305 ; free physical = 5765 ; free virtual = 8910
Phase 6 Post Hold Fix | Checksum: 1e30b58fc

Time (s): cpu = 00:04:04 ; elapsed = 00:01:43 . Memory (MB): peak = 3243.637 ; gain = 100.305 ; free physical = 5765 ; free virtual = 8910

Phase 7 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 13.2467 %
  Global Horizontal Routing Utilization  = 16.3796 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Phase 7 Route finalize | Checksum: 1e30b58fc

Time (s): cpu = 00:04:05 ; elapsed = 00:01:43 . Memory (MB): peak = 3243.637 ; gain = 100.305 ; free physical = 5765 ; free virtual = 8910

Phase 8 Verifying routed nets

 Verification completed successfully
Phase 8 Verifying routed nets | Checksum: 1e30b58fc

Time (s): cpu = 00:04:05 ; elapsed = 00:01:43 . Memory (MB): peak = 3243.637 ; gain = 100.305 ; free physical = 5765 ; free virtual = 8910

Phase 9 Depositing Routes
Phase 9 Depositing Routes | Checksum: 1928217e0

Time (s): cpu = 00:04:08 ; elapsed = 00:01:44 . Memory (MB): peak = 3243.637 ; gain = 100.305 ; free physical = 5764 ; free virtual = 8909

Phase 10 Post Router Timing
INFO: [Route 35-57] Estimated Timing Summary | WNS=0.744  | TNS=0.000  | WHS=0.037  | THS=0.000  |

INFO: [Route 35-327] The final timing numbers are based on the router estimated timing analysis. For a complete and accurate timing signoff, please run report_timing_summary.
Phase 10 Post Router Timing | Checksum: 1928217e0

Time (s): cpu = 00:04:12 ; elapsed = 00:01:45 . Memory (MB): peak = 3243.637 ; gain = 100.305 ; free physical = 5764 ; free virtual = 8909
INFO: [Route 35-16] Router Completed Successfully

Phase 11 Post-Route Event Processing
Phase 11 Post-Route Event Processing | Checksum: 174960d92

Time (s): cpu = 00:04:13 ; elapsed = 00:01:46 . Memory (MB): peak = 3243.637 ; gain = 100.305 ; free physical = 5763 ; free virtual = 8908
Ending Routing Task | Checksum: 174960d92

Time (s): cpu = 00:04:13 ; elapsed = 00:01:46 . Memory (MB): peak = 3243.637 ; gain = 100.305 ; free physical = 5763 ; free virtual = 8908

Routing Is Done.
INFO: [Common 17-83] Releasing license: Implementation
109 Infos, 65 Warnings, 0 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:04:16 ; elapsed = 00:01:48 . Memory (MB): peak = 3243.637 ; gain = 152.902 ; free physical = 5763 ; free virtual = 8908
INFO: [runtcl-4] Executing : report_drc -file processing_wrapper_drc_routed.rpt -pb processing_wrapper_drc_routed.pb -rpx processing_wrapper_drc_routed.rpx
Command: report_drc -file processing_wrapper_drc_routed.rpt -pb processing_wrapper_drc_routed.pb -rpx processing_wrapper_drc_routed.rpx
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 2-168] The results of DRC are in file /home/daem/Desktop/group9/KeccakHardware/VivadoProject/KetchupPlatform/KetchupPlatform.runs/impl_1/processing_wrapper_drc_routed.rpt.
report_drc completed successfully
INFO: [runtcl-4] Executing : report_methodology -file processing_wrapper_methodology_drc_routed.rpt -pb processing_wrapper_methodology_drc_routed.pb -rpx processing_wrapper_methodology_drc_routed.rpx
Command: report_methodology -file processing_wrapper_methodology_drc_routed.rpt -pb processing_wrapper_methodology_drc_routed.pb -rpx processing_wrapper_methodology_drc_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [DRC 23-133] Running Methodology with 8 threads
INFO: [Vivado_Tcl 2-1520] The results of Report Methodology are in file /home/daem/Desktop/group9/KeccakHardware/VivadoProject/KetchupPlatform/KetchupPlatform.runs/impl_1/processing_wrapper_methodology_drc_routed.rpt.
report_methodology completed successfully
report_methodology: Time (s): cpu = 00:00:22 ; elapsed = 00:00:05 . Memory (MB): peak = 3334.648 ; gain = 0.000 ; free physical = 5763 ; free virtual = 8908
INFO: [runtcl-4] Executing : report_power -file processing_wrapper_power_routed.rpt -pb processing_wrapper_power_summary_routed.pb -rpx processing_wrapper_power_routed.rpx
Command: report_power -file processing_wrapper_power_routed.rpt -pb processing_wrapper_power_summary_routed.pb -rpx processing_wrapper_power_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
119 Infos, 65 Warnings, 0 Critical Warnings and 0 Errors encountered.
report_power completed successfully
report_power: Time (s): cpu = 00:00:17 ; elapsed = 00:00:07 . Memory (MB): peak = 3355.477 ; gain = 20.828 ; free physical = 5716 ; free virtual = 8874
INFO: [runtcl-4] Executing : report_route_status -file processing_wrapper_route_status.rpt -pb processing_wrapper_route_status.pb
INFO: [runtcl-4] Executing : report_timing_summary -max_paths 10 -report_unconstrained -file processing_wrapper_timing_summary_routed.rpt -pb processing_wrapper_timing_summary_routed.pb -rpx processing_wrapper_timing_summary_routed.rpx -warn_on_violation 
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
INFO: [runtcl-4] Executing : report_incremental_reuse -file processing_wrapper_incremental_reuse_routed.rpt
INFO: [Vivado_Tcl 4-1062] Incremental flow is disabled. No incremental reuse Info to report.
INFO: [runtcl-4] Executing : report_clock_utilization -file processing_wrapper_clock_utilization_routed.rpt
INFO: [runtcl-4] Executing : report_bus_skew -warn_on_violation -file processing_wrapper_bus_skew_routed.rpt -pb processing_wrapper_bus_skew_routed.pb -rpx processing_wrapper_bus_skew_routed.rpx
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
INFO: [Timing 38-480] Writing timing data to binary archive.
Write ShapeDB Complete: Time (s): cpu = 00:00:00.25 ; elapsed = 00:00:00.05 . Memory (MB): peak = 3355.477 ; gain = 0.000 ; free physical = 5705 ; free virtual = 8869
Wrote PlaceDB: Time (s): cpu = 00:00:03 ; elapsed = 00:00:01 . Memory (MB): peak = 3355.477 ; gain = 0.000 ; free physical = 5687 ; free virtual = 8872
Wrote PulsedLatchDB: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3355.477 ; gain = 0.000 ; free physical = 5687 ; free virtual = 8872
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Wrote RouteStorage: Time (s): cpu = 00:00:00.31 ; elapsed = 00:00:00.32 . Memory (MB): peak = 3355.477 ; gain = 0.000 ; free physical = 5681 ; free virtual = 8872
Wrote Netlist Cache: Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.02 . Memory (MB): peak = 3355.477 ; gain = 0.000 ; free physical = 5680 ; free virtual = 8872
Wrote Device Cache: Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3355.477 ; gain = 0.000 ; free physical = 5679 ; free virtual = 8872
Write Physdb Complete: Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 3355.477 ; gain = 0.000 ; free physical = 5679 ; free virtual = 8872
INFO: [Common 17-1381] The checkpoint '/home/daem/Desktop/group9/KeccakHardware/VivadoProject/KetchupPlatform/KetchupPlatform.runs/impl_1/processing_wrapper_routed.dcp' has been generated.
Command: write_bitstream -force processing_wrapper.bit
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
Running DRC as a precondition to command write_bitstream
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado 12-3199] DRC finished with 0 Errors
INFO: [Vivado 12-3200] Please refer to the DRC report (report_drc) for more information.
INFO: [Designutils 20-2272] Running write_bitstream with 8 threads.
Loading data files...
Loading site data...
Loading route data...
Processing options...
Creating bitmap...
Creating bitstream...
Writing bitstream ./processing_wrapper.bit...
INFO: [Vivado 12-1842] Bitgen Completed Successfully.
INFO: [Project 1-1876] WebTalk data collection is mandatory when using a ULT device. To see the specific WebTalk data collected for your design, open the usage_statistics_webtalk.html or usage_statistics_webtalk.xml file in the implementation directory.
INFO: [Common 17-83] Releasing license: Implementation
14 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
write_bitstream completed successfully
write_bitstream: Time (s): cpu = 00:00:30 ; elapsed = 00:00:16 . Memory (MB): peak = 3676.660 ; gain = 321.184 ; free physical = 5454 ; free virtual = 8640
INFO: [Common 17-206] Exiting Vivado at Sat Dec 23 18:58:59 2023...
