begin
end

case
endcase

module
endmodule

input
output
inout
wire
reg
logic
assign

always
always_ff
always_comb
always_latch

generate
endgenerate
