#-----------------------------------------------------------
# xsim v2016.2 (64-bit)
# SW Build 1577090 on Thu Jun  2 16:32:35 MDT 2016
# IP Build 1577682 on Fri Jun  3 12:00:54 MDT 2016
# Start of session at: Tue Feb 28 07:21:07 2017
# Process ID: 20761
# Current directory: /home/greg/everything/xilnx_design/cycle3/DecisionChannel/solution1/sim/verilog
# Command line: xsim -mode tcl -source {xsim.dir/Decision/xsim_script.tcl}
# Log file: /home/greg/everything/xilnx_design/cycle3/DecisionChannel/solution1/sim/verilog/xsim.log
# Journal file: /home/greg/everything/xilnx_design/cycle3/DecisionChannel/solution1/sim/verilog/xsim.jou
#-----------------------------------------------------------
source xsim.dir/Decision/xsim_script.tcl
# xsim {Decision} -autoloadwcfg -tclbatch {Decision.tcl}
Vivado Simulator 2016.2
Time resolution is 1 ps
source Decision.tcl
## run all
////////////////////////////////////////////////////////////////////////////////////
// Inter-Transaction Progress: Completed Transaction / Total Transaction
// Intra-Transaction Progress: Measured Latency / Latency Estimation * 100%
////////////////////////////////////////////////////////////////////////////////////
// RTL Simulation : 0 / 10001 [0.00%] @ "125000"
// RTL Simulation : 10001 / 10001 [0.00%] @ "12801415000"
////////////////////////////////////////////////////////////////////////////////////
$finish called at time : 12801455 ns : File "/home/greg/everything/xilnx_design/cycle3/DecisionChannel/solution1/sim/verilog/Decision.autotb.v" Line 346
run: Time (s): cpu = 00:00:00 ; elapsed = 00:00:19 . Memory (MB): peak = 252.148 ; gain = 0.000 ; free physical = 1647 ; free virtual = 33819
## quit
INFO: [Common 17-206] Exiting xsim at Tue Feb 28 07:21:27 2017...
