Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.1 (win64) Build 5076996 Wed May 22 18:37:14 MDT 2024
| Date         : Sat Dec  7 14:06:23 2024
| Host         : Jeans running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file top_timing_summary_routed.rpt -pb top_timing_summary_routed.pb -rpx top_timing_summary_routed.rpx -warn_on_violation
| Design       : top
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Routed
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                    Violations  
---------  ----------------  -----------------------------  ----------  
TIMING-17  Critical Warning  Non-clocked sequential cell    1000        
TIMING-18  Warning           Missing input or output delay  16          

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (1937)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (5624)
5. checking no_input_delay (13)
6. checking no_output_delay (16)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (1937)
---------------------------
 There are 54 register/latch pins with no clock driven by root clock pin: uart1/baudrate_gen/baud_reg/Q (HIGH)

 There are 1803 register/latch pins with no clock driven by root clock pin: uart1/receiver/received_reg/Q (HIGH)

 There are 40 register/latch pins with no clock driven by root clock pin: uart2/baudrate_gen/baud_reg/Q (HIGH)

 There are 20 register/latch pins with no clock driven by root clock pin: vga/r_25MHz_reg[0]/Q (HIGH)

 There are 20 register/latch pins with no clock driven by root clock pin: vga/r_25MHz_reg[1]/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (5624)
---------------------------------------------------
 There are 5624 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (13)
-------------------------------
 There are 13 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (16)
--------------------------------
 There are 16 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      2.224        0.000                      0                  181        0.103        0.000                      0                  181        4.500        0.000                       0                   119  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         2.224        0.000                      0                  181        0.103        0.000                      0                  181        4.500        0.000                       0                   119  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    
(none)        sys_clk_pin                 
(none)                      sys_clk_pin   


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        2.224ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.103ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.224ns  (required time - arrival time)
  Source:                 vga/h_count_reg_reg[4]_rep__3/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            at/rom_en/addr_reg_reg/ADDRARDADDR[8]
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.914ns  (logic 1.718ns (24.847%)  route 5.196ns (75.153%))
  Logic Levels:           6  (LUT6=2 MUXF7=2 MUXF8=2)
  Clock Path Skew:        -0.066ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.829ns = ( 14.829 - 10.000 ) 
    Source Clock Delay      (SCD):    5.154ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=118, routed)         1.633     5.154    vga/clk_IBUF_BUFG
    SLICE_X5Y10          FDCE                                         r  vga/h_count_reg_reg[4]_rep__3/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y10          FDCE (Prop_fdce_C_Q)         0.419     5.573 r  vga/h_count_reg_reg[4]_rep__3/Q
                         net (fo=64, routed)          2.765     8.339    at/rom_en/addr_reg_reg_rep_i_328_0
    SLICE_X11Y42         LUT6 (Prop_lut6_I2_O)        0.296     8.635 r  at/rom_en/addr_reg_reg_rep_i_722/O
                         net (fo=1, routed)           0.000     8.635    at/rom_en/addr_reg_reg_rep_i_722_n_0
    SLICE_X11Y42         MUXF7 (Prop_muxf7_I0_O)      0.238     8.873 r  at/rom_en/addr_reg_reg_rep_i_330/O
                         net (fo=1, routed)           0.000     8.873    at/rom_en/addr_reg_reg_rep_i_330_n_0
    SLICE_X11Y42         MUXF8 (Prop_muxf8_I0_O)      0.104     8.977 r  at/rom_en/addr_reg_reg_rep_i_134/O
                         net (fo=1, routed)           1.353    10.330    at/rom_en/addr_reg_reg_rep_i_134_n_0
    SLICE_X10Y25         LUT6 (Prop_lut6_I0_O)        0.316    10.646 r  at/rom_en/addr_reg_reg_rep_i_43/O
                         net (fo=1, routed)           0.000    10.646    at/rom_en/addr_reg_reg_rep_i_43_n_0
    SLICE_X10Y25         MUXF7 (Prop_muxf7_I1_O)      0.247    10.893 r  at/rom_en/addr_reg_reg_rep_i_18/O
                         net (fo=1, routed)           0.000    10.893    at/rom_en/addr_reg_reg_rep_i_18_n_0
    SLICE_X10Y25         MUXF8 (Prop_muxf8_I0_O)      0.098    10.991 r  at/rom_en/addr_reg_reg_rep_i_6/O
                         net (fo=2, routed)           1.077    12.069    at/rom_en/sel[5]
    RAMB18_X0Y4          RAMB18E1                                     r  at/rom_en/addr_reg_reg/ADDRARDADDR[8]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=118, routed)         1.488    14.829    at/rom_en/clk_IBUF_BUFG
    RAMB18_X0Y4          RAMB18E1                                     r  at/rom_en/addr_reg_reg/CLKARDCLK
                         clock pessimism              0.260    15.089    
                         clock uncertainty           -0.035    15.053    
    RAMB18_X0Y4          RAMB18E1 (Setup_ramb18e1_CLKARDCLK_ADDRARDADDR[8])
                                                     -0.761    14.292    at/rom_en/addr_reg_reg
  -------------------------------------------------------------------
                         required time                         14.292    
                         arrival time                         -12.069    
  -------------------------------------------------------------------
                         slack                                  2.224    

Slack (MET) :             2.224ns  (required time - arrival time)
  Source:                 vga/h_count_reg_reg[4]_rep__3/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            at/rom_en/addr_reg_reg_rep/ADDRARDADDR[8]
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.914ns  (logic 1.718ns (24.847%)  route 5.196ns (75.153%))
  Logic Levels:           6  (LUT6=2 MUXF7=2 MUXF8=2)
  Clock Path Skew:        -0.066ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.829ns = ( 14.829 - 10.000 ) 
    Source Clock Delay      (SCD):    5.154ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=118, routed)         1.633     5.154    vga/clk_IBUF_BUFG
    SLICE_X5Y10          FDCE                                         r  vga/h_count_reg_reg[4]_rep__3/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y10          FDCE (Prop_fdce_C_Q)         0.419     5.573 r  vga/h_count_reg_reg[4]_rep__3/Q
                         net (fo=64, routed)          2.765     8.339    at/rom_en/addr_reg_reg_rep_i_328_0
    SLICE_X11Y42         LUT6 (Prop_lut6_I2_O)        0.296     8.635 r  at/rom_en/addr_reg_reg_rep_i_722/O
                         net (fo=1, routed)           0.000     8.635    at/rom_en/addr_reg_reg_rep_i_722_n_0
    SLICE_X11Y42         MUXF7 (Prop_muxf7_I0_O)      0.238     8.873 r  at/rom_en/addr_reg_reg_rep_i_330/O
                         net (fo=1, routed)           0.000     8.873    at/rom_en/addr_reg_reg_rep_i_330_n_0
    SLICE_X11Y42         MUXF8 (Prop_muxf8_I0_O)      0.104     8.977 r  at/rom_en/addr_reg_reg_rep_i_134/O
                         net (fo=1, routed)           1.353    10.330    at/rom_en/addr_reg_reg_rep_i_134_n_0
    SLICE_X10Y25         LUT6 (Prop_lut6_I0_O)        0.316    10.646 r  at/rom_en/addr_reg_reg_rep_i_43/O
                         net (fo=1, routed)           0.000    10.646    at/rom_en/addr_reg_reg_rep_i_43_n_0
    SLICE_X10Y25         MUXF7 (Prop_muxf7_I1_O)      0.247    10.893 r  at/rom_en/addr_reg_reg_rep_i_18/O
                         net (fo=1, routed)           0.000    10.893    at/rom_en/addr_reg_reg_rep_i_18_n_0
    SLICE_X10Y25         MUXF8 (Prop_muxf8_I0_O)      0.098    10.991 r  at/rom_en/addr_reg_reg_rep_i_6/O
                         net (fo=2, routed)           1.077    12.069    at/rom_en/sel[5]
    RAMB18_X0Y5          RAMB18E1                                     r  at/rom_en/addr_reg_reg_rep/ADDRARDADDR[8]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=118, routed)         1.488    14.829    at/rom_en/clk_IBUF_BUFG
    RAMB18_X0Y5          RAMB18E1                                     r  at/rom_en/addr_reg_reg_rep/CLKARDCLK
                         clock pessimism              0.260    15.089    
                         clock uncertainty           -0.035    15.053    
    RAMB18_X0Y5          RAMB18E1 (Setup_ramb18e1_CLKARDCLK_ADDRARDADDR[8])
                                                     -0.761    14.292    at/rom_en/addr_reg_reg_rep
  -------------------------------------------------------------------
                         required time                         14.292    
                         arrival time                         -12.069    
  -------------------------------------------------------------------
                         slack                                  2.224    

Slack (MET) :             2.232ns  (required time - arrival time)
  Source:                 vga/h_count_reg_reg[4]_rep__0/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            at/rom_en/addr_reg_reg/ADDRARDADDR[11]
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.906ns  (logic 1.552ns (22.472%)  route 5.354ns (77.528%))
  Logic Levels:           6  (LUT6=2 MUXF7=2 MUXF8=2)
  Clock Path Skew:        -0.066ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.829ns = ( 14.829 - 10.000 ) 
    Source Clock Delay      (SCD):    5.154ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=118, routed)         1.633     5.154    vga/clk_IBUF_BUFG
    SLICE_X5Y10          FDCE                                         r  vga/h_count_reg_reg[4]_rep__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y10          FDCE (Prop_fdce_C_Q)         0.456     5.610 r  vga/h_count_reg_reg[4]_rep__0/Q
                         net (fo=64, routed)          3.026     8.637    at/rom_en/addr_reg_reg_rep_i_232_0
    SLICE_X15Y42         LUT6 (Prop_lut6_I2_O)        0.124     8.761 r  at/rom_en/addr_reg_reg_rep_i_533/O
                         net (fo=1, routed)           0.000     8.761    at/rom_en/addr_reg_reg_rep_i_533_n_0
    SLICE_X15Y42         MUXF7 (Prop_muxf7_I1_O)      0.217     8.978 r  at/rom_en/addr_reg_reg_rep_i_235/O
                         net (fo=1, routed)           0.000     8.978    at/rom_en/addr_reg_reg_rep_i_235_n_0
    SLICE_X15Y42         MUXF8 (Prop_muxf8_I1_O)      0.094     9.072 r  at/rom_en/addr_reg_reg_rep_i_86/O
                         net (fo=1, routed)           1.441    10.512    at/rom_en/addr_reg_reg_rep_i_86_n_0
    SLICE_X8Y25          LUT6 (Prop_lut6_I0_O)        0.316    10.828 r  at/rom_en/addr_reg_reg_rep_i_31/O
                         net (fo=1, routed)           0.000    10.828    at/rom_en/addr_reg_reg_rep_i_31_n_0
    SLICE_X8Y25          MUXF7 (Prop_muxf7_I1_O)      0.247    11.075 r  at/rom_en/addr_reg_reg_rep_i_12/O
                         net (fo=1, routed)           0.000    11.075    at/rom_en/addr_reg_reg_rep_i_12_n_0
    SLICE_X8Y25          MUXF8 (Prop_muxf8_I0_O)      0.098    11.173 r  at/rom_en/addr_reg_reg_rep_i_3/O
                         net (fo=2, routed)           0.887    12.061    at/rom_en/sel[8]
    RAMB18_X0Y4          RAMB18E1                                     r  at/rom_en/addr_reg_reg/ADDRARDADDR[11]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=118, routed)         1.488    14.829    at/rom_en/clk_IBUF_BUFG
    RAMB18_X0Y4          RAMB18E1                                     r  at/rom_en/addr_reg_reg/CLKARDCLK
                         clock pessimism              0.260    15.089    
                         clock uncertainty           -0.035    15.053    
    RAMB18_X0Y4          RAMB18E1 (Setup_ramb18e1_CLKARDCLK_ADDRARDADDR[11])
                                                     -0.761    14.292    at/rom_en/addr_reg_reg
  -------------------------------------------------------------------
                         required time                         14.292    
                         arrival time                         -12.061    
  -------------------------------------------------------------------
                         slack                                  2.232    

Slack (MET) :             2.232ns  (required time - arrival time)
  Source:                 vga/h_count_reg_reg[4]_rep__0/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            at/rom_en/addr_reg_reg_rep/ADDRARDADDR[11]
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.906ns  (logic 1.552ns (22.472%)  route 5.354ns (77.528%))
  Logic Levels:           6  (LUT6=2 MUXF7=2 MUXF8=2)
  Clock Path Skew:        -0.066ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.829ns = ( 14.829 - 10.000 ) 
    Source Clock Delay      (SCD):    5.154ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=118, routed)         1.633     5.154    vga/clk_IBUF_BUFG
    SLICE_X5Y10          FDCE                                         r  vga/h_count_reg_reg[4]_rep__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y10          FDCE (Prop_fdce_C_Q)         0.456     5.610 r  vga/h_count_reg_reg[4]_rep__0/Q
                         net (fo=64, routed)          3.026     8.637    at/rom_en/addr_reg_reg_rep_i_232_0
    SLICE_X15Y42         LUT6 (Prop_lut6_I2_O)        0.124     8.761 r  at/rom_en/addr_reg_reg_rep_i_533/O
                         net (fo=1, routed)           0.000     8.761    at/rom_en/addr_reg_reg_rep_i_533_n_0
    SLICE_X15Y42         MUXF7 (Prop_muxf7_I1_O)      0.217     8.978 r  at/rom_en/addr_reg_reg_rep_i_235/O
                         net (fo=1, routed)           0.000     8.978    at/rom_en/addr_reg_reg_rep_i_235_n_0
    SLICE_X15Y42         MUXF8 (Prop_muxf8_I1_O)      0.094     9.072 r  at/rom_en/addr_reg_reg_rep_i_86/O
                         net (fo=1, routed)           1.441    10.512    at/rom_en/addr_reg_reg_rep_i_86_n_0
    SLICE_X8Y25          LUT6 (Prop_lut6_I0_O)        0.316    10.828 r  at/rom_en/addr_reg_reg_rep_i_31/O
                         net (fo=1, routed)           0.000    10.828    at/rom_en/addr_reg_reg_rep_i_31_n_0
    SLICE_X8Y25          MUXF7 (Prop_muxf7_I1_O)      0.247    11.075 r  at/rom_en/addr_reg_reg_rep_i_12/O
                         net (fo=1, routed)           0.000    11.075    at/rom_en/addr_reg_reg_rep_i_12_n_0
    SLICE_X8Y25          MUXF8 (Prop_muxf8_I0_O)      0.098    11.173 r  at/rom_en/addr_reg_reg_rep_i_3/O
                         net (fo=2, routed)           0.887    12.061    at/rom_en/sel[8]
    RAMB18_X0Y5          RAMB18E1                                     r  at/rom_en/addr_reg_reg_rep/ADDRARDADDR[11]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=118, routed)         1.488    14.829    at/rom_en/clk_IBUF_BUFG
    RAMB18_X0Y5          RAMB18E1                                     r  at/rom_en/addr_reg_reg_rep/CLKARDCLK
                         clock pessimism              0.260    15.089    
                         clock uncertainty           -0.035    15.053    
    RAMB18_X0Y5          RAMB18E1 (Setup_ramb18e1_CLKARDCLK_ADDRARDADDR[11])
                                                     -0.761    14.292    at/rom_en/addr_reg_reg_rep
  -------------------------------------------------------------------
                         required time                         14.292    
                         arrival time                         -12.061    
  -------------------------------------------------------------------
                         slack                                  2.232    

Slack (MET) :             2.286ns  (required time - arrival time)
  Source:                 vga/h_count_reg_reg[4]_rep__2/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            at/rom_en/addr_reg_reg/ADDRARDADDR[9]
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.856ns  (logic 1.732ns (25.264%)  route 5.124ns (74.736%))
  Logic Levels:           6  (LUT6=2 MUXF7=2 MUXF8=2)
  Clock Path Skew:        -0.066ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.829ns = ( 14.829 - 10.000 ) 
    Source Clock Delay      (SCD):    5.154ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=118, routed)         1.633     5.154    vga/clk_IBUF_BUFG
    SLICE_X5Y10          FDCE                                         r  vga/h_count_reg_reg[4]_rep__2/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y10          FDCE (Prop_fdce_C_Q)         0.419     5.573 r  vga/h_count_reg_reg[4]_rep__2/Q
                         net (fo=64, routed)          2.707     8.281    at/rom_en/addr_reg_reg_rep_i_296_0
    SLICE_X11Y43         LUT6 (Prop_lut6_I2_O)        0.299     8.580 r  at/rom_en/addr_reg_reg_rep_i_659/O
                         net (fo=1, routed)           0.000     8.580    at/rom_en/addr_reg_reg_rep_i_659_n_0
    SLICE_X11Y43         MUXF7 (Prop_muxf7_I1_O)      0.245     8.825 r  at/rom_en/addr_reg_reg_rep_i_298/O
                         net (fo=1, routed)           0.000     8.825    at/rom_en/addr_reg_reg_rep_i_298_n_0
    SLICE_X11Y43         MUXF8 (Prop_muxf8_I0_O)      0.104     8.929 r  at/rom_en/addr_reg_reg_rep_i_118/O
                         net (fo=1, routed)           1.240    10.168    at/rom_en/addr_reg_reg_rep_i_118_n_0
    SLICE_X11Y25         LUT6 (Prop_lut6_I0_O)        0.316    10.484 r  at/rom_en/addr_reg_reg_rep_i_39/O
                         net (fo=1, routed)           0.000    10.484    at/rom_en/addr_reg_reg_rep_i_39_n_0
    SLICE_X11Y25         MUXF7 (Prop_muxf7_I1_O)      0.245    10.729 r  at/rom_en/addr_reg_reg_rep_i_16/O
                         net (fo=1, routed)           0.000    10.729    at/rom_en/addr_reg_reg_rep_i_16_n_0
    SLICE_X11Y25         MUXF8 (Prop_muxf8_I0_O)      0.104    10.833 r  at/rom_en/addr_reg_reg_rep_i_5/O
                         net (fo=2, routed)           1.176    12.010    at/rom_en/sel[6]
    RAMB18_X0Y4          RAMB18E1                                     r  at/rom_en/addr_reg_reg/ADDRARDADDR[9]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=118, routed)         1.488    14.829    at/rom_en/clk_IBUF_BUFG
    RAMB18_X0Y4          RAMB18E1                                     r  at/rom_en/addr_reg_reg/CLKARDCLK
                         clock pessimism              0.260    15.089    
                         clock uncertainty           -0.035    15.053    
    RAMB18_X0Y4          RAMB18E1 (Setup_ramb18e1_CLKARDCLK_ADDRARDADDR[9])
                                                     -0.758    14.295    at/rom_en/addr_reg_reg
  -------------------------------------------------------------------
                         required time                         14.295    
                         arrival time                         -12.010    
  -------------------------------------------------------------------
                         slack                                  2.286    

Slack (MET) :             2.286ns  (required time - arrival time)
  Source:                 vga/h_count_reg_reg[4]_rep__2/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            at/rom_en/addr_reg_reg_rep/ADDRARDADDR[9]
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.856ns  (logic 1.732ns (25.264%)  route 5.124ns (74.736%))
  Logic Levels:           6  (LUT6=2 MUXF7=2 MUXF8=2)
  Clock Path Skew:        -0.066ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.829ns = ( 14.829 - 10.000 ) 
    Source Clock Delay      (SCD):    5.154ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=118, routed)         1.633     5.154    vga/clk_IBUF_BUFG
    SLICE_X5Y10          FDCE                                         r  vga/h_count_reg_reg[4]_rep__2/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y10          FDCE (Prop_fdce_C_Q)         0.419     5.573 r  vga/h_count_reg_reg[4]_rep__2/Q
                         net (fo=64, routed)          2.707     8.281    at/rom_en/addr_reg_reg_rep_i_296_0
    SLICE_X11Y43         LUT6 (Prop_lut6_I2_O)        0.299     8.580 r  at/rom_en/addr_reg_reg_rep_i_659/O
                         net (fo=1, routed)           0.000     8.580    at/rom_en/addr_reg_reg_rep_i_659_n_0
    SLICE_X11Y43         MUXF7 (Prop_muxf7_I1_O)      0.245     8.825 r  at/rom_en/addr_reg_reg_rep_i_298/O
                         net (fo=1, routed)           0.000     8.825    at/rom_en/addr_reg_reg_rep_i_298_n_0
    SLICE_X11Y43         MUXF8 (Prop_muxf8_I0_O)      0.104     8.929 r  at/rom_en/addr_reg_reg_rep_i_118/O
                         net (fo=1, routed)           1.240    10.168    at/rom_en/addr_reg_reg_rep_i_118_n_0
    SLICE_X11Y25         LUT6 (Prop_lut6_I0_O)        0.316    10.484 r  at/rom_en/addr_reg_reg_rep_i_39/O
                         net (fo=1, routed)           0.000    10.484    at/rom_en/addr_reg_reg_rep_i_39_n_0
    SLICE_X11Y25         MUXF7 (Prop_muxf7_I1_O)      0.245    10.729 r  at/rom_en/addr_reg_reg_rep_i_16/O
                         net (fo=1, routed)           0.000    10.729    at/rom_en/addr_reg_reg_rep_i_16_n_0
    SLICE_X11Y25         MUXF8 (Prop_muxf8_I0_O)      0.104    10.833 r  at/rom_en/addr_reg_reg_rep_i_5/O
                         net (fo=2, routed)           1.176    12.010    at/rom_en/sel[6]
    RAMB18_X0Y5          RAMB18E1                                     r  at/rom_en/addr_reg_reg_rep/ADDRARDADDR[9]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=118, routed)         1.488    14.829    at/rom_en/clk_IBUF_BUFG
    RAMB18_X0Y5          RAMB18E1                                     r  at/rom_en/addr_reg_reg_rep/CLKARDCLK
                         clock pessimism              0.260    15.089    
                         clock uncertainty           -0.035    15.053    
    RAMB18_X0Y5          RAMB18E1 (Setup_ramb18e1_CLKARDCLK_ADDRARDADDR[9])
                                                     -0.758    14.295    at/rom_en/addr_reg_reg_rep
  -------------------------------------------------------------------
                         required time                         14.295    
                         arrival time                         -12.010    
  -------------------------------------------------------------------
                         slack                                  2.286    

Slack (MET) :             2.304ns  (required time - arrival time)
  Source:                 vga/h_count_reg_reg[4]_rep/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            at/rom_en/addr_reg_reg/ADDRARDADDR[12]
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.834ns  (logic 1.590ns (23.265%)  route 5.244ns (76.735%))
  Logic Levels:           6  (LUT6=2 MUXF7=2 MUXF8=2)
  Clock Path Skew:        -0.066ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.829ns = ( 14.829 - 10.000 ) 
    Source Clock Delay      (SCD):    5.154ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=118, routed)         1.633     5.154    vga/clk_IBUF_BUFG
    SLICE_X5Y10          FDCE                                         r  vga/h_count_reg_reg[4]_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y10          FDCE (Prop_fdce_C_Q)         0.456     5.610 r  vga/h_count_reg_reg[4]_rep/Q
                         net (fo=64, routed)          2.700     8.310    at/rom_en/addr_reg_reg_rep_i_200_0
    SLICE_X13Y45         LUT6 (Prop_lut6_I2_O)        0.124     8.434 r  at/rom_en/addr_reg_reg_rep_i_467/O
                         net (fo=1, routed)           0.000     8.434    at/rom_en/addr_reg_reg_rep_i_467_n_0
    SLICE_X13Y45         MUXF7 (Prop_muxf7_I1_O)      0.245     8.679 r  at/rom_en/addr_reg_reg_rep_i_202/O
                         net (fo=1, routed)           0.000     8.679    at/rom_en/addr_reg_reg_rep_i_202_n_0
    SLICE_X13Y45         MUXF8 (Prop_muxf8_I0_O)      0.104     8.783 r  at/rom_en/addr_reg_reg_rep_i_70/O
                         net (fo=1, routed)           1.547    10.330    at/rom_en/addr_reg_reg_rep_i_70_n_0
    SLICE_X10Y24         LUT6 (Prop_lut6_I0_O)        0.316    10.646 r  at/rom_en/addr_reg_reg_rep_i_27/O
                         net (fo=1, routed)           0.000    10.646    at/rom_en/addr_reg_reg_rep_i_27_n_0
    SLICE_X10Y24         MUXF7 (Prop_muxf7_I1_O)      0.247    10.893 r  at/rom_en/addr_reg_reg_rep_i_10/O
                         net (fo=1, routed)           0.000    10.893    at/rom_en/addr_reg_reg_rep_i_10_n_0
    SLICE_X10Y24         MUXF8 (Prop_muxf8_I0_O)      0.098    10.991 r  at/rom_en/addr_reg_reg_rep_i_2/O
                         net (fo=2, routed)           0.998    11.989    at/rom_en/sel[9]
    RAMB18_X0Y4          RAMB18E1                                     r  at/rom_en/addr_reg_reg/ADDRARDADDR[12]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=118, routed)         1.488    14.829    at/rom_en/clk_IBUF_BUFG
    RAMB18_X0Y4          RAMB18E1                                     r  at/rom_en/addr_reg_reg/CLKARDCLK
                         clock pessimism              0.260    15.089    
                         clock uncertainty           -0.035    15.053    
    RAMB18_X0Y4          RAMB18E1 (Setup_ramb18e1_CLKARDCLK_ADDRARDADDR[12])
                                                     -0.761    14.292    at/rom_en/addr_reg_reg
  -------------------------------------------------------------------
                         required time                         14.292    
                         arrival time                         -11.989    
  -------------------------------------------------------------------
                         slack                                  2.304    

Slack (MET) :             2.304ns  (required time - arrival time)
  Source:                 vga/h_count_reg_reg[4]_rep/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            at/rom_en/addr_reg_reg_rep/ADDRARDADDR[12]
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.834ns  (logic 1.590ns (23.265%)  route 5.244ns (76.735%))
  Logic Levels:           6  (LUT6=2 MUXF7=2 MUXF8=2)
  Clock Path Skew:        -0.066ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.829ns = ( 14.829 - 10.000 ) 
    Source Clock Delay      (SCD):    5.154ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=118, routed)         1.633     5.154    vga/clk_IBUF_BUFG
    SLICE_X5Y10          FDCE                                         r  vga/h_count_reg_reg[4]_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y10          FDCE (Prop_fdce_C_Q)         0.456     5.610 r  vga/h_count_reg_reg[4]_rep/Q
                         net (fo=64, routed)          2.700     8.310    at/rom_en/addr_reg_reg_rep_i_200_0
    SLICE_X13Y45         LUT6 (Prop_lut6_I2_O)        0.124     8.434 r  at/rom_en/addr_reg_reg_rep_i_467/O
                         net (fo=1, routed)           0.000     8.434    at/rom_en/addr_reg_reg_rep_i_467_n_0
    SLICE_X13Y45         MUXF7 (Prop_muxf7_I1_O)      0.245     8.679 r  at/rom_en/addr_reg_reg_rep_i_202/O
                         net (fo=1, routed)           0.000     8.679    at/rom_en/addr_reg_reg_rep_i_202_n_0
    SLICE_X13Y45         MUXF8 (Prop_muxf8_I0_O)      0.104     8.783 r  at/rom_en/addr_reg_reg_rep_i_70/O
                         net (fo=1, routed)           1.547    10.330    at/rom_en/addr_reg_reg_rep_i_70_n_0
    SLICE_X10Y24         LUT6 (Prop_lut6_I0_O)        0.316    10.646 r  at/rom_en/addr_reg_reg_rep_i_27/O
                         net (fo=1, routed)           0.000    10.646    at/rom_en/addr_reg_reg_rep_i_27_n_0
    SLICE_X10Y24         MUXF7 (Prop_muxf7_I1_O)      0.247    10.893 r  at/rom_en/addr_reg_reg_rep_i_10/O
                         net (fo=1, routed)           0.000    10.893    at/rom_en/addr_reg_reg_rep_i_10_n_0
    SLICE_X10Y24         MUXF8 (Prop_muxf8_I0_O)      0.098    10.991 r  at/rom_en/addr_reg_reg_rep_i_2/O
                         net (fo=2, routed)           0.998    11.989    at/rom_en/sel[9]
    RAMB18_X0Y5          RAMB18E1                                     r  at/rom_en/addr_reg_reg_rep/ADDRARDADDR[12]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=118, routed)         1.488    14.829    at/rom_en/clk_IBUF_BUFG
    RAMB18_X0Y5          RAMB18E1                                     r  at/rom_en/addr_reg_reg_rep/CLKARDCLK
                         clock pessimism              0.260    15.089    
                         clock uncertainty           -0.035    15.053    
    RAMB18_X0Y5          RAMB18E1 (Setup_ramb18e1_CLKARDCLK_ADDRARDADDR[12])
                                                     -0.761    14.292    at/rom_en/addr_reg_reg_rep
  -------------------------------------------------------------------
                         required time                         14.292    
                         arrival time                         -11.989    
  -------------------------------------------------------------------
                         slack                                  2.304    

Slack (MET) :             2.315ns  (required time - arrival time)
  Source:                 vga/h_count_reg_reg[5]_rep/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            at/rom_en/addr_reg_reg/ADDRARDADDR[10]
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.822ns  (logic 1.532ns (22.458%)  route 5.290ns (77.542%))
  Logic Levels:           5  (LUT6=1 MUXF7=2 MUXF8=2)
  Clock Path Skew:        -0.067ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.829ns = ( 14.829 - 10.000 ) 
    Source Clock Delay      (SCD):    5.155ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=118, routed)         1.634     5.155    vga/clk_IBUF_BUFG
    SLICE_X5Y8           FDCE                                         r  vga/h_count_reg_reg[5]_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y8           FDCE (Prop_fdce_C_Q)         0.456     5.611 r  vga/h_count_reg_reg[5]_rep/Q
                         net (fo=114, routed)         2.756     8.367    at/rom_en/addr_reg_reg_rep_i_103_0
    SLICE_X12Y40         MUXF7 (Prop_muxf7_S_O)       0.314     8.681 r  at/rom_en/addr_reg_reg_rep_i_266/O
                         net (fo=1, routed)           0.000     8.681    at/rom_en/addr_reg_reg_rep_i_266_n_0
    SLICE_X12Y40         MUXF8 (Prop_muxf8_I0_O)      0.098     8.779 r  at/rom_en/addr_reg_reg_rep_i_102/O
                         net (fo=1, routed)           1.476    10.255    at/rom_en/addr_reg_reg_rep_i_102_n_0
    SLICE_X8Y22          LUT6 (Prop_lut6_I0_O)        0.319    10.574 r  at/rom_en/addr_reg_reg_rep_i_35/O
                         net (fo=1, routed)           0.000    10.574    at/rom_en/addr_reg_reg_rep_i_35_n_0
    SLICE_X8Y22          MUXF7 (Prop_muxf7_I1_O)      0.247    10.821 r  at/rom_en/addr_reg_reg_rep_i_14/O
                         net (fo=1, routed)           0.000    10.821    at/rom_en/addr_reg_reg_rep_i_14_n_0
    SLICE_X8Y22          MUXF8 (Prop_muxf8_I0_O)      0.098    10.919 r  at/rom_en/addr_reg_reg_rep_i_4/O
                         net (fo=2, routed)           1.058    11.977    at/rom_en/sel[7]
    RAMB18_X0Y4          RAMB18E1                                     r  at/rom_en/addr_reg_reg/ADDRARDADDR[10]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=118, routed)         1.488    14.829    at/rom_en/clk_IBUF_BUFG
    RAMB18_X0Y4          RAMB18E1                                     r  at/rom_en/addr_reg_reg/CLKARDCLK
                         clock pessimism              0.260    15.089    
                         clock uncertainty           -0.035    15.053    
    RAMB18_X0Y4          RAMB18E1 (Setup_ramb18e1_CLKARDCLK_ADDRARDADDR[10])
                                                     -0.761    14.292    at/rom_en/addr_reg_reg
  -------------------------------------------------------------------
                         required time                         14.292    
                         arrival time                         -11.977    
  -------------------------------------------------------------------
                         slack                                  2.315    

Slack (MET) :             2.315ns  (required time - arrival time)
  Source:                 vga/h_count_reg_reg[5]_rep/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            at/rom_en/addr_reg_reg_rep/ADDRARDADDR[10]
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.822ns  (logic 1.532ns (22.458%)  route 5.290ns (77.542%))
  Logic Levels:           5  (LUT6=1 MUXF7=2 MUXF8=2)
  Clock Path Skew:        -0.067ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.829ns = ( 14.829 - 10.000 ) 
    Source Clock Delay      (SCD):    5.155ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=118, routed)         1.634     5.155    vga/clk_IBUF_BUFG
    SLICE_X5Y8           FDCE                                         r  vga/h_count_reg_reg[5]_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y8           FDCE (Prop_fdce_C_Q)         0.456     5.611 r  vga/h_count_reg_reg[5]_rep/Q
                         net (fo=114, routed)         2.756     8.367    at/rom_en/addr_reg_reg_rep_i_103_0
    SLICE_X12Y40         MUXF7 (Prop_muxf7_S_O)       0.314     8.681 r  at/rom_en/addr_reg_reg_rep_i_266/O
                         net (fo=1, routed)           0.000     8.681    at/rom_en/addr_reg_reg_rep_i_266_n_0
    SLICE_X12Y40         MUXF8 (Prop_muxf8_I0_O)      0.098     8.779 r  at/rom_en/addr_reg_reg_rep_i_102/O
                         net (fo=1, routed)           1.476    10.255    at/rom_en/addr_reg_reg_rep_i_102_n_0
    SLICE_X8Y22          LUT6 (Prop_lut6_I0_O)        0.319    10.574 r  at/rom_en/addr_reg_reg_rep_i_35/O
                         net (fo=1, routed)           0.000    10.574    at/rom_en/addr_reg_reg_rep_i_35_n_0
    SLICE_X8Y22          MUXF7 (Prop_muxf7_I1_O)      0.247    10.821 r  at/rom_en/addr_reg_reg_rep_i_14/O
                         net (fo=1, routed)           0.000    10.821    at/rom_en/addr_reg_reg_rep_i_14_n_0
    SLICE_X8Y22          MUXF8 (Prop_muxf8_I0_O)      0.098    10.919 r  at/rom_en/addr_reg_reg_rep_i_4/O
                         net (fo=2, routed)           1.058    11.977    at/rom_en/sel[7]
    RAMB18_X0Y5          RAMB18E1                                     r  at/rom_en/addr_reg_reg_rep/ADDRARDADDR[10]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=118, routed)         1.488    14.829    at/rom_en/clk_IBUF_BUFG
    RAMB18_X0Y5          RAMB18E1                                     r  at/rom_en/addr_reg_reg_rep/CLKARDCLK
                         clock pessimism              0.260    15.089    
                         clock uncertainty           -0.035    15.053    
    RAMB18_X0Y5          RAMB18E1 (Setup_ramb18e1_CLKARDCLK_ADDRARDADDR[10])
                                                     -0.761    14.292    at/rom_en/addr_reg_reg_rep
  -------------------------------------------------------------------
                         required time                         14.292    
                         arrival time                         -11.977    
  -------------------------------------------------------------------
                         slack                                  2.315    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.103ns  (arrival time - required time)
  Source:                 uart2/baudrate_gen/counter_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart2/baudrate_gen/counter_reg[24]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.475ns  (logic 0.355ns (74.774%)  route 0.120ns (25.226%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.958ns
    Source Clock Delay      (SCD):    1.447ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=118, routed)         0.564     1.447    uart2/baudrate_gen/clk_IBUF_BUFG
    SLICE_X39Y49         FDRE                                         r  uart2/baudrate_gen/counter_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y49         FDRE (Prop_fdre_C_Q)         0.141     1.588 r  uart2/baudrate_gen/counter_reg[23]/Q
                         net (fo=2, routed)           0.119     1.707    uart2/baudrate_gen/counter_reg[23]
    SLICE_X39Y49         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.160     1.867 r  uart2/baudrate_gen/counter_reg[20]_i_1__0/CO[3]
                         net (fo=1, routed)           0.001     1.868    uart2/baudrate_gen/counter_reg[20]_i_1__0_n_0
    SLICE_X39Y50         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.054     1.922 r  uart2/baudrate_gen/counter_reg[24]_i_1__0/O[0]
                         net (fo=1, routed)           0.000     1.922    uart2/baudrate_gen/counter_reg[24]_i_1__0_n_7
    SLICE_X39Y50         FDRE                                         r  uart2/baudrate_gen/counter_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=118, routed)         0.830     1.958    uart2/baudrate_gen/clk_IBUF_BUFG
    SLICE_X39Y50         FDRE                                         r  uart2/baudrate_gen/counter_reg[24]/C
                         clock pessimism             -0.244     1.714    
    SLICE_X39Y50         FDRE (Hold_fdre_C_D)         0.105     1.819    uart2/baudrate_gen/counter_reg[24]
  -------------------------------------------------------------------
                         required time                         -1.819    
                         arrival time                           1.922    
  -------------------------------------------------------------------
                         slack                                  0.103    

Slack (MET) :             0.114ns  (arrival time - required time)
  Source:                 uart2/baudrate_gen/counter_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart2/baudrate_gen/counter_reg[26]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.486ns  (logic 0.366ns (75.345%)  route 0.120ns (24.655%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.958ns
    Source Clock Delay      (SCD):    1.447ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=118, routed)         0.564     1.447    uart2/baudrate_gen/clk_IBUF_BUFG
    SLICE_X39Y49         FDRE                                         r  uart2/baudrate_gen/counter_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y49         FDRE (Prop_fdre_C_Q)         0.141     1.588 r  uart2/baudrate_gen/counter_reg[23]/Q
                         net (fo=2, routed)           0.119     1.707    uart2/baudrate_gen/counter_reg[23]
    SLICE_X39Y49         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.160     1.867 r  uart2/baudrate_gen/counter_reg[20]_i_1__0/CO[3]
                         net (fo=1, routed)           0.001     1.868    uart2/baudrate_gen/counter_reg[20]_i_1__0_n_0
    SLICE_X39Y50         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.065     1.933 r  uart2/baudrate_gen/counter_reg[24]_i_1__0/O[2]
                         net (fo=1, routed)           0.000     1.933    uart2/baudrate_gen/counter_reg[24]_i_1__0_n_5
    SLICE_X39Y50         FDRE                                         r  uart2/baudrate_gen/counter_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=118, routed)         0.830     1.958    uart2/baudrate_gen/clk_IBUF_BUFG
    SLICE_X39Y50         FDRE                                         r  uart2/baudrate_gen/counter_reg[26]/C
                         clock pessimism             -0.244     1.714    
    SLICE_X39Y50         FDRE (Hold_fdre_C_D)         0.105     1.819    uart2/baudrate_gen/counter_reg[26]
  -------------------------------------------------------------------
                         required time                         -1.819    
                         arrival time                           1.933    
  -------------------------------------------------------------------
                         slack                                  0.114    

Slack (MET) :             0.116ns  (arrival time - required time)
  Source:                 uart1/baudrate_gen/counter_reg[22]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart1/baudrate_gen/counter_reg[24]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.488ns  (logic 0.355ns (72.708%)  route 0.133ns (27.292%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.958ns
    Source Clock Delay      (SCD):    1.447ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=118, routed)         0.564     1.447    uart1/baudrate_gen/clk_IBUF_BUFG
    SLICE_X32Y49         FDRE                                         r  uart1/baudrate_gen/counter_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y49         FDRE (Prop_fdre_C_Q)         0.141     1.588 r  uart1/baudrate_gen/counter_reg[22]/Q
                         net (fo=2, routed)           0.133     1.721    uart1/baudrate_gen/counter_reg[22]
    SLICE_X32Y49         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.160     1.881 r  uart1/baudrate_gen/counter_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.881    uart1/baudrate_gen/counter_reg[20]_i_1_n_0
    SLICE_X32Y50         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.054     1.935 r  uart1/baudrate_gen/counter_reg[24]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.935    uart1/baudrate_gen/counter_reg[24]_i_1_n_7
    SLICE_X32Y50         FDRE                                         r  uart1/baudrate_gen/counter_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=118, routed)         0.830     1.958    uart1/baudrate_gen/clk_IBUF_BUFG
    SLICE_X32Y50         FDRE                                         r  uart1/baudrate_gen/counter_reg[24]/C
                         clock pessimism             -0.244     1.714    
    SLICE_X32Y50         FDRE (Hold_fdre_C_D)         0.105     1.819    uart1/baudrate_gen/counter_reg[24]
  -------------------------------------------------------------------
                         required time                         -1.819    
                         arrival time                           1.935    
  -------------------------------------------------------------------
                         slack                                  0.116    

Slack (MET) :             0.127ns  (arrival time - required time)
  Source:                 uart1/baudrate_gen/counter_reg[22]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart1/baudrate_gen/counter_reg[26]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.499ns  (logic 0.366ns (73.309%)  route 0.133ns (26.691%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.958ns
    Source Clock Delay      (SCD):    1.447ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=118, routed)         0.564     1.447    uart1/baudrate_gen/clk_IBUF_BUFG
    SLICE_X32Y49         FDRE                                         r  uart1/baudrate_gen/counter_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y49         FDRE (Prop_fdre_C_Q)         0.141     1.588 r  uart1/baudrate_gen/counter_reg[22]/Q
                         net (fo=2, routed)           0.133     1.721    uart1/baudrate_gen/counter_reg[22]
    SLICE_X32Y49         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.160     1.881 r  uart1/baudrate_gen/counter_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.881    uart1/baudrate_gen/counter_reg[20]_i_1_n_0
    SLICE_X32Y50         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.065     1.946 r  uart1/baudrate_gen/counter_reg[24]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.946    uart1/baudrate_gen/counter_reg[24]_i_1_n_5
    SLICE_X32Y50         FDRE                                         r  uart1/baudrate_gen/counter_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=118, routed)         0.830     1.958    uart1/baudrate_gen/clk_IBUF_BUFG
    SLICE_X32Y50         FDRE                                         r  uart1/baudrate_gen/counter_reg[26]/C
                         clock pessimism             -0.244     1.714    
    SLICE_X32Y50         FDRE (Hold_fdre_C_D)         0.105     1.819    uart1/baudrate_gen/counter_reg[26]
  -------------------------------------------------------------------
                         required time                         -1.819    
                         arrival time                           1.946    
  -------------------------------------------------------------------
                         slack                                  0.127    

Slack (MET) :             0.139ns  (arrival time - required time)
  Source:                 uart2/baudrate_gen/counter_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart2/baudrate_gen/counter_reg[25]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.511ns  (logic 0.391ns (76.552%)  route 0.120ns (23.448%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.958ns
    Source Clock Delay      (SCD):    1.447ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=118, routed)         0.564     1.447    uart2/baudrate_gen/clk_IBUF_BUFG
    SLICE_X39Y49         FDRE                                         r  uart2/baudrate_gen/counter_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y49         FDRE (Prop_fdre_C_Q)         0.141     1.588 r  uart2/baudrate_gen/counter_reg[23]/Q
                         net (fo=2, routed)           0.119     1.707    uart2/baudrate_gen/counter_reg[23]
    SLICE_X39Y49         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.160     1.867 r  uart2/baudrate_gen/counter_reg[20]_i_1__0/CO[3]
                         net (fo=1, routed)           0.001     1.868    uart2/baudrate_gen/counter_reg[20]_i_1__0_n_0
    SLICE_X39Y50         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.090     1.958 r  uart2/baudrate_gen/counter_reg[24]_i_1__0/O[1]
                         net (fo=1, routed)           0.000     1.958    uart2/baudrate_gen/counter_reg[24]_i_1__0_n_6
    SLICE_X39Y50         FDRE                                         r  uart2/baudrate_gen/counter_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=118, routed)         0.830     1.958    uart2/baudrate_gen/clk_IBUF_BUFG
    SLICE_X39Y50         FDRE                                         r  uart2/baudrate_gen/counter_reg[25]/C
                         clock pessimism             -0.244     1.714    
    SLICE_X39Y50         FDRE (Hold_fdre_C_D)         0.105     1.819    uart2/baudrate_gen/counter_reg[25]
  -------------------------------------------------------------------
                         required time                         -1.819    
                         arrival time                           1.958    
  -------------------------------------------------------------------
                         slack                                  0.139    

Slack (MET) :             0.139ns  (arrival time - required time)
  Source:                 uart2/baudrate_gen/counter_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart2/baudrate_gen/counter_reg[27]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.511ns  (logic 0.391ns (76.552%)  route 0.120ns (23.448%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.958ns
    Source Clock Delay      (SCD):    1.447ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=118, routed)         0.564     1.447    uart2/baudrate_gen/clk_IBUF_BUFG
    SLICE_X39Y49         FDRE                                         r  uart2/baudrate_gen/counter_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y49         FDRE (Prop_fdre_C_Q)         0.141     1.588 r  uart2/baudrate_gen/counter_reg[23]/Q
                         net (fo=2, routed)           0.119     1.707    uart2/baudrate_gen/counter_reg[23]
    SLICE_X39Y49         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.160     1.867 r  uart2/baudrate_gen/counter_reg[20]_i_1__0/CO[3]
                         net (fo=1, routed)           0.001     1.868    uart2/baudrate_gen/counter_reg[20]_i_1__0_n_0
    SLICE_X39Y50         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.090     1.958 r  uart2/baudrate_gen/counter_reg[24]_i_1__0/O[3]
                         net (fo=1, routed)           0.000     1.958    uart2/baudrate_gen/counter_reg[24]_i_1__0_n_4
    SLICE_X39Y50         FDRE                                         r  uart2/baudrate_gen/counter_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=118, routed)         0.830     1.958    uart2/baudrate_gen/clk_IBUF_BUFG
    SLICE_X39Y50         FDRE                                         r  uart2/baudrate_gen/counter_reg[27]/C
                         clock pessimism             -0.244     1.714    
    SLICE_X39Y50         FDRE (Hold_fdre_C_D)         0.105     1.819    uart2/baudrate_gen/counter_reg[27]
  -------------------------------------------------------------------
                         required time                         -1.819    
                         arrival time                           1.958    
  -------------------------------------------------------------------
                         slack                                  0.139    

Slack (MET) :             0.142ns  (arrival time - required time)
  Source:                 uart2/baudrate_gen/counter_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart2/baudrate_gen/counter_reg[28]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.514ns  (logic 0.394ns (76.689%)  route 0.120ns (23.311%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.958ns
    Source Clock Delay      (SCD):    1.447ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=118, routed)         0.564     1.447    uart2/baudrate_gen/clk_IBUF_BUFG
    SLICE_X39Y49         FDRE                                         r  uart2/baudrate_gen/counter_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y49         FDRE (Prop_fdre_C_Q)         0.141     1.588 r  uart2/baudrate_gen/counter_reg[23]/Q
                         net (fo=2, routed)           0.119     1.707    uart2/baudrate_gen/counter_reg[23]
    SLICE_X39Y49         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.160     1.867 r  uart2/baudrate_gen/counter_reg[20]_i_1__0/CO[3]
                         net (fo=1, routed)           0.001     1.868    uart2/baudrate_gen/counter_reg[20]_i_1__0_n_0
    SLICE_X39Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     1.907 r  uart2/baudrate_gen/counter_reg[24]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     1.907    uart2/baudrate_gen/counter_reg[24]_i_1__0_n_0
    SLICE_X39Y51         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.054     1.961 r  uart2/baudrate_gen/counter_reg[28]_i_1__0/O[0]
                         net (fo=1, routed)           0.000     1.961    uart2/baudrate_gen/counter_reg[28]_i_1__0_n_7
    SLICE_X39Y51         FDRE                                         r  uart2/baudrate_gen/counter_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=118, routed)         0.830     1.958    uart2/baudrate_gen/clk_IBUF_BUFG
    SLICE_X39Y51         FDRE                                         r  uart2/baudrate_gen/counter_reg[28]/C
                         clock pessimism             -0.244     1.714    
    SLICE_X39Y51         FDRE (Hold_fdre_C_D)         0.105     1.819    uart2/baudrate_gen/counter_reg[28]
  -------------------------------------------------------------------
                         required time                         -1.819    
                         arrival time                           1.961    
  -------------------------------------------------------------------
                         slack                                  0.142    

Slack (MET) :             0.152ns  (arrival time - required time)
  Source:                 uart1/baudrate_gen/counter_reg[22]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart1/baudrate_gen/counter_reg[25]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.524ns  (logic 0.391ns (74.582%)  route 0.133ns (25.418%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.958ns
    Source Clock Delay      (SCD):    1.447ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=118, routed)         0.564     1.447    uart1/baudrate_gen/clk_IBUF_BUFG
    SLICE_X32Y49         FDRE                                         r  uart1/baudrate_gen/counter_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y49         FDRE (Prop_fdre_C_Q)         0.141     1.588 r  uart1/baudrate_gen/counter_reg[22]/Q
                         net (fo=2, routed)           0.133     1.721    uart1/baudrate_gen/counter_reg[22]
    SLICE_X32Y49         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.160     1.881 r  uart1/baudrate_gen/counter_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.881    uart1/baudrate_gen/counter_reg[20]_i_1_n_0
    SLICE_X32Y50         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.090     1.971 r  uart1/baudrate_gen/counter_reg[24]_i_1/O[1]
                         net (fo=1, routed)           0.000     1.971    uart1/baudrate_gen/counter_reg[24]_i_1_n_6
    SLICE_X32Y50         FDRE                                         r  uart1/baudrate_gen/counter_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=118, routed)         0.830     1.958    uart1/baudrate_gen/clk_IBUF_BUFG
    SLICE_X32Y50         FDRE                                         r  uart1/baudrate_gen/counter_reg[25]/C
                         clock pessimism             -0.244     1.714    
    SLICE_X32Y50         FDRE (Hold_fdre_C_D)         0.105     1.819    uart1/baudrate_gen/counter_reg[25]
  -------------------------------------------------------------------
                         required time                         -1.819    
                         arrival time                           1.971    
  -------------------------------------------------------------------
                         slack                                  0.152    

Slack (MET) :             0.152ns  (arrival time - required time)
  Source:                 uart1/baudrate_gen/counter_reg[22]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart1/baudrate_gen/counter_reg[27]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.524ns  (logic 0.391ns (74.582%)  route 0.133ns (25.418%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.958ns
    Source Clock Delay      (SCD):    1.447ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=118, routed)         0.564     1.447    uart1/baudrate_gen/clk_IBUF_BUFG
    SLICE_X32Y49         FDRE                                         r  uart1/baudrate_gen/counter_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y49         FDRE (Prop_fdre_C_Q)         0.141     1.588 r  uart1/baudrate_gen/counter_reg[22]/Q
                         net (fo=2, routed)           0.133     1.721    uart1/baudrate_gen/counter_reg[22]
    SLICE_X32Y49         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.160     1.881 r  uart1/baudrate_gen/counter_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.881    uart1/baudrate_gen/counter_reg[20]_i_1_n_0
    SLICE_X32Y50         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.090     1.971 r  uart1/baudrate_gen/counter_reg[24]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.971    uart1/baudrate_gen/counter_reg[24]_i_1_n_4
    SLICE_X32Y50         FDRE                                         r  uart1/baudrate_gen/counter_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=118, routed)         0.830     1.958    uart1/baudrate_gen/clk_IBUF_BUFG
    SLICE_X32Y50         FDRE                                         r  uart1/baudrate_gen/counter_reg[27]/C
                         clock pessimism             -0.244     1.714    
    SLICE_X32Y50         FDRE (Hold_fdre_C_D)         0.105     1.819    uart1/baudrate_gen/counter_reg[27]
  -------------------------------------------------------------------
                         required time                         -1.819    
                         arrival time                           1.971    
  -------------------------------------------------------------------
                         slack                                  0.152    

Slack (MET) :             0.153ns  (arrival time - required time)
  Source:                 uart2/baudrate_gen/counter_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart2/baudrate_gen/counter_reg[30]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.525ns  (logic 0.405ns (77.178%)  route 0.120ns (22.822%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.958ns
    Source Clock Delay      (SCD):    1.447ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=118, routed)         0.564     1.447    uart2/baudrate_gen/clk_IBUF_BUFG
    SLICE_X39Y49         FDRE                                         r  uart2/baudrate_gen/counter_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y49         FDRE (Prop_fdre_C_Q)         0.141     1.588 r  uart2/baudrate_gen/counter_reg[23]/Q
                         net (fo=2, routed)           0.119     1.707    uart2/baudrate_gen/counter_reg[23]
    SLICE_X39Y49         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.160     1.867 r  uart2/baudrate_gen/counter_reg[20]_i_1__0/CO[3]
                         net (fo=1, routed)           0.001     1.868    uart2/baudrate_gen/counter_reg[20]_i_1__0_n_0
    SLICE_X39Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     1.907 r  uart2/baudrate_gen/counter_reg[24]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     1.907    uart2/baudrate_gen/counter_reg[24]_i_1__0_n_0
    SLICE_X39Y51         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.065     1.972 r  uart2/baudrate_gen/counter_reg[28]_i_1__0/O[2]
                         net (fo=1, routed)           0.000     1.972    uart2/baudrate_gen/counter_reg[28]_i_1__0_n_5
    SLICE_X39Y51         FDRE                                         r  uart2/baudrate_gen/counter_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=118, routed)         0.830     1.958    uart2/baudrate_gen/clk_IBUF_BUFG
    SLICE_X39Y51         FDRE                                         r  uart2/baudrate_gen/counter_reg[30]/C
                         clock pessimism             -0.244     1.714    
    SLICE_X39Y51         FDRE (Hold_fdre_C_D)         0.105     1.819    uart2/baudrate_gen/counter_reg[30]
  -------------------------------------------------------------------
                         required time                         -1.819    
                         arrival time                           1.972    
  -------------------------------------------------------------------
                         slack                                  0.153    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB18_X0Y4    at/rom_en/addr_reg_reg/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB18_X0Y5    at/rom_en/addr_reg_reg_rep/CLKARDCLK
Min Period        n/a     BUFG/I              n/a            2.155         10.000      7.845      BUFGCTRL_X0Y1  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDCE/C              n/a            1.000         10.000      9.000      SLICE_X9Y10    lang_reg/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X0Y21    rgb_reg_reg[11]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X0Y21    rgb_reg_reg[11]_lopt_replica/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X0Y21    rgb_reg_reg[11]_lopt_replica_10/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X0Y21    rgb_reg_reg[11]_lopt_replica_11/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X1Y21    rgb_reg_reg[11]_lopt_replica_2/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X1Y21    rgb_reg_reg[11]_lopt_replica_3/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X9Y10    lang_reg/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X9Y10    lang_reg/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X0Y21    rgb_reg_reg[11]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X0Y21    rgb_reg_reg[11]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X0Y21    rgb_reg_reg[11]_lopt_replica/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X0Y21    rgb_reg_reg[11]_lopt_replica/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X0Y21    rgb_reg_reg[11]_lopt_replica_10/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X0Y21    rgb_reg_reg[11]_lopt_replica_10/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X0Y21    rgb_reg_reg[11]_lopt_replica_11/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X0Y21    rgb_reg_reg[11]_lopt_replica_11/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X9Y10    lang_reg/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X9Y10    lang_reg/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X0Y21    rgb_reg_reg[11]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X0Y21    rgb_reg_reg[11]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X0Y21    rgb_reg_reg[11]_lopt_replica/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X0Y21    rgb_reg_reg[11]_lopt_replica/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X0Y21    rgb_reg_reg[11]_lopt_replica_10/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X0Y21    rgb_reg_reg[11]_lopt_replica_10/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X0Y21    rgb_reg_reg[11]_lopt_replica_11/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X0Y21    rgb_reg_reg[11]_lopt_replica_11/C



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay          5596 Endpoints
Min Delay          5596 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            at/mem_reg[224][0]/CLR
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.511ns  (logic 1.441ns (13.713%)  route 9.069ns (86.287%))
  Logic Levels:           1  (IBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 f  reset_IBUF_inst/O
                         net (fo=1861, routed)        9.069    10.511    at/reset_IBUF
    SLICE_X32Y13         FDCE                                         f  at/mem_reg[224][0]/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            at/mem_reg[224][1]/CLR
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.511ns  (logic 1.441ns (13.713%)  route 9.069ns (86.287%))
  Logic Levels:           1  (IBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 f  reset_IBUF_inst/O
                         net (fo=1861, routed)        9.069    10.511    at/reset_IBUF
    SLICE_X32Y13         FDCE                                         f  at/mem_reg[224][1]/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            at/mem_reg[224][2]/CLR
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.511ns  (logic 1.441ns (13.713%)  route 9.069ns (86.287%))
  Logic Levels:           1  (IBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 f  reset_IBUF_inst/O
                         net (fo=1861, routed)        9.069    10.511    at/reset_IBUF
    SLICE_X32Y13         FDCE                                         f  at/mem_reg[224][2]/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            at/mem_reg[224][3]/CLR
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.511ns  (logic 1.441ns (13.713%)  route 9.069ns (86.287%))
  Logic Levels:           1  (IBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 f  reset_IBUF_inst/O
                         net (fo=1861, routed)        9.069    10.511    at/reset_IBUF
    SLICE_X32Y13         FDCE                                         f  at/mem_reg[224][3]/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            at/mem_reg[224][4]/CLR
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.511ns  (logic 1.441ns (13.713%)  route 9.069ns (86.287%))
  Logic Levels:           1  (IBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 f  reset_IBUF_inst/O
                         net (fo=1861, routed)        9.069    10.511    at/reset_IBUF
    SLICE_X32Y13         FDCE                                         f  at/mem_reg[224][4]/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            at/mem_reg[224][5]/PRE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.511ns  (logic 1.441ns (13.713%)  route 9.069ns (86.287%))
  Logic Levels:           1  (IBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 f  reset_IBUF_inst/O
                         net (fo=1861, routed)        9.069    10.511    at/reset_IBUF
    SLICE_X32Y13         FDPE                                         f  at/mem_reg[224][5]/PRE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            at/mem_reg[224][6]/CLR
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.511ns  (logic 1.441ns (13.713%)  route 9.069ns (86.287%))
  Logic Levels:           1  (IBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 f  reset_IBUF_inst/O
                         net (fo=1861, routed)        9.069    10.511    at/reset_IBUF
    SLICE_X32Y13         FDCE                                         f  at/mem_reg[224][6]/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            at/mem_reg[238][1]/CLR
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.506ns  (logic 1.441ns (13.718%)  route 9.065ns (86.282%))
  Logic Levels:           1  (IBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 f  reset_IBUF_inst/O
                         net (fo=1861, routed)        9.065    10.506    at/reset_IBUF
    SLICE_X33Y13         FDCE                                         f  at/mem_reg[238][1]/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            at/mem_reg[238][4]/CLR
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.506ns  (logic 1.441ns (13.718%)  route 9.065ns (86.282%))
  Logic Levels:           1  (IBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 f  reset_IBUF_inst/O
                         net (fo=1861, routed)        9.065    10.506    at/reset_IBUF
    SLICE_X33Y13         FDCE                                         f  at/mem_reg[238][4]/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            at/mem_reg[238][5]/PRE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.506ns  (logic 1.441ns (13.718%)  route 9.065ns (86.282%))
  Logic Levels:           1  (IBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 f  reset_IBUF_inst/O
                         net (fo=1861, routed)        9.065    10.506    at/reset_IBUF
    SLICE_X33Y13         FDPE                                         f  at/mem_reg[238][5]/PRE
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 uart2/receiver/received_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            uart2/last_rec_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.221ns  (logic 0.141ns (63.821%)  route 0.080ns (36.179%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y2           FDRE                         0.000     0.000 r  uart2/receiver/received_reg/C
    SLICE_X4Y2           FDRE (Prop_fdre_C_Q)         0.141     0.141 r  uart2/receiver/received_reg/Q
                         net (fo=3, routed)           0.080     0.221    uart2/receiver_n_0
    SLICE_X4Y2           FDRE                                         r  uart2/last_rec_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 uart1/receiver/data_out_reg[0]_rep/C
                            (rising edge-triggered cell FDRE)
  Destination:            at/mem_reg[48][0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.269ns  (logic 0.141ns (52.431%)  route 0.128ns (47.569%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y37          FDRE                         0.000     0.000 r  uart1/receiver/data_out_reg[0]_rep/C
    SLICE_X7Y37          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  uart1/receiver/data_out_reg[0]_rep/Q
                         net (fo=86, routed)          0.128     0.269    at/D[0]
    SLICE_X4Y37          FDCE                                         r  at/mem_reg[48][0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 uart1/transmitter/count_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            uart1/transmitter/count_reg[5]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.273ns  (logic 0.186ns (68.072%)  route 0.087ns (31.928%))
  Logic Levels:           2  (FDRE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y48          FDRE                         0.000     0.000 r  uart1/transmitter/count_reg[1]/C
    SLICE_X0Y48          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  uart1/transmitter/count_reg[1]/Q
                         net (fo=7, routed)           0.087     0.228    uart1/transmitter/count_reg[1]
    SLICE_X1Y48          LUT6 (Prop_lut6_I4_O)        0.045     0.273 r  uart1/transmitter/count[5]_i_1__1/O
                         net (fo=1, routed)           0.000     0.273    uart1/transmitter/count[5]_i_1__1_n_0
    SLICE_X1Y48          FDRE                                         r  uart1/transmitter/count_reg[5]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 uart2/transmitter/count_reg[3]/C
                            (rising edge-triggered cell FDRE)
  Destination:            uart2/transmitter/count_reg[7]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.284ns  (logic 0.186ns (65.421%)  route 0.098ns (34.579%))
  Logic Levels:           2  (FDRE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y1           FDRE                         0.000     0.000 r  uart2/transmitter/count_reg[3]/C
    SLICE_X3Y1           FDRE (Prop_fdre_C_Q)         0.141     0.141 r  uart2/transmitter/count_reg[3]/Q
                         net (fo=6, routed)           0.098     0.239    uart2/transmitter/count_reg[3]
    SLICE_X2Y1           LUT6 (Prop_lut6_I3_O)        0.045     0.284 r  uart2/transmitter/count[7]_i_2__2/O
                         net (fo=1, routed)           0.000     0.284    uart2/transmitter/p_0_in__3[7]
    SLICE_X2Y1           FDRE                                         r  uart2/transmitter/count_reg[7]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 uart1/receiver/data_out_reg[4]_rep__0/C
                            (rising edge-triggered cell FDRE)
  Destination:            at/mem_reg[67][4]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.290ns  (logic 0.141ns (48.657%)  route 0.149ns (51.343%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y38          FDRE                         0.000     0.000 r  uart1/receiver/data_out_reg[4]_rep__0/C
    SLICE_X4Y38          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  uart1/receiver/data_out_reg[4]_rep__0/Q
                         net (fo=86, routed)          0.149     0.290    at/mem_reg[212][5]_0[3]
    SLICE_X7Y39          FDCE                                         r  at/mem_reg[67][4]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 uart1/receiver/data_out_reg[0]_rep__0/C
                            (rising edge-triggered cell FDRE)
  Destination:            at/mem_reg[76][0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.292ns  (logic 0.141ns (48.317%)  route 0.151ns (51.683%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y37          FDRE                         0.000     0.000 r  uart1/receiver/data_out_reg[0]_rep__0/C
    SLICE_X7Y37          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  uart1/receiver/data_out_reg[0]_rep__0/Q
                         net (fo=86, routed)          0.151     0.292    at/mem_reg[18][6]_0[0]
    SLICE_X6Y38          FDCE                                         r  at/mem_reg[76][0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 uart2/receiver/data_out_reg[3]/C
                            (rising edge-triggered cell FDRE)
  Destination:            uart2/transmitter/temp_reg[3]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.292ns  (logic 0.209ns (71.550%)  route 0.083ns (28.450%))
  Logic Levels:           2  (FDRE=1 LUT3=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y3           FDRE                         0.000     0.000 r  uart2/receiver/data_out_reg[3]/C
    SLICE_X2Y3           FDRE (Prop_fdre_C_Q)         0.164     0.164 r  uart2/receiver/data_out_reg[3]/Q
                         net (fo=1, routed)           0.083     0.247    uart2/data_out[3]
    SLICE_X3Y3           LUT3 (Prop_lut3_I1_O)        0.045     0.292 r  uart2/temp[3]_i_1/O
                         net (fo=1, routed)           0.000     0.292    uart2/transmitter/D[3]
    SLICE_X3Y3           FDRE                                         r  uart2/transmitter/temp_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 uart1/receiver/data_out_reg[3]_rep__0/C
                            (rising edge-triggered cell FDRE)
  Destination:            at/mem_reg[48][3]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.295ns  (logic 0.141ns (47.784%)  route 0.154ns (52.216%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y38          FDRE                         0.000     0.000 r  uart1/receiver/data_out_reg[3]_rep__0/C
    SLICE_X5Y38          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  uart1/receiver/data_out_reg[3]_rep__0/Q
                         net (fo=86, routed)          0.154     0.295    at/mem_reg[212][5]_0[2]
    SLICE_X4Y37          FDCE                                         r  at/mem_reg[48][3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 uart1/last_rec_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            uart1/en_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.305ns  (logic 0.246ns (80.588%)  route 0.059ns (19.412%))
  Logic Levels:           2  (FDRE=1 LUT2=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y47          FDRE                         0.000     0.000 r  uart1/last_rec_reg/C
    SLICE_X2Y47          FDRE (Prop_fdre_C_Q)         0.148     0.148 f  uart1/last_rec_reg/Q
                         net (fo=1, routed)           0.059     0.207    uart1/receiver/last_rec
    SLICE_X2Y47          LUT2 (Prop_lut2_I1_O)        0.098     0.305 r  uart1/receiver/en_i_1/O
                         net (fo=1, routed)           0.000     0.305    uart1/receiver_n_11
    SLICE_X2Y47          FDRE                                         r  uart1/en_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 uart1/receiver/data_out_reg[1]_rep__0/C
                            (rising edge-triggered cell FDRE)
  Destination:            at/mem_reg[64][1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.306ns  (logic 0.141ns (46.121%)  route 0.165ns (53.879%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y39          FDRE                         0.000     0.000 r  uart1/receiver/data_out_reg[1]_rep__0/C
    SLICE_X4Y39          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  uart1/receiver/data_out_reg[1]_rep__0/Q
                         net (fo=86, routed)          0.165     0.306    at/D[1]
    SLICE_X6Y39          FDCE                                         r  at/mem_reg[64][1]/D
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  sys_clk_pin
  To Clock:  

Max Delay            44 Endpoints
Min Delay            44 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 rgb_reg_reg[11]_lopt_replica_7/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rgb[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.807ns  (logic 4.124ns (60.591%)  route 2.683ns (39.409%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=118, routed)         1.624     5.145    clk_IBUF_BUFG
    SLICE_X0Y21          FDRE                                         r  rgb_reg_reg[11]_lopt_replica_7/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y21          FDRE (Prop_fdre_C_Q)         0.419     5.564 r  rgb_reg_reg[11]_lopt_replica_7/Q
                         net (fo=1, routed)           2.683     8.247    rgb_reg_reg[11]_lopt_replica_7_1
    D17                  OBUF (Prop_obuf_I_O)         3.705    11.952 r  rgb_OBUF[4]_inst/O
                         net (fo=0)                   0.000    11.952    rgb[4]
    D17                                                               r  rgb[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga/h_sync_reg_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            hsync
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.428ns  (logic 3.953ns (61.489%)  route 2.475ns (38.511%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=118, routed)         1.634     5.155    vga/clk_IBUF_BUFG
    SLICE_X4Y8           FDCE                                         r  vga/h_sync_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y8           FDCE (Prop_fdce_C_Q)         0.456     5.611 r  vga/h_sync_reg_reg/Q
                         net (fo=1, routed)           2.475     8.087    hsync_OBUF
    P19                  OBUF (Prop_obuf_I_O)         3.497    11.583 r  hsync_OBUF_inst/O
                         net (fo=0)                   0.000    11.583    hsync
    P19                                                               r  hsync (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rgb_reg_reg[11]_lopt_replica_9/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rgb[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.396ns  (logic 3.961ns (61.933%)  route 2.435ns (38.067%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=118, routed)         1.624     5.145    clk_IBUF_BUFG
    SLICE_X1Y21          FDRE                                         r  rgb_reg_reg[11]_lopt_replica_9/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y21          FDRE (Prop_fdre_C_Q)         0.456     5.601 r  rgb_reg_reg[11]_lopt_replica_9/Q
                         net (fo=1, routed)           2.435     8.036    rgb_reg_reg[11]_lopt_replica_9_1
    H17                  OBUF (Prop_obuf_I_O)         3.505    11.542 r  rgb_OBUF[6]_inst/O
                         net (fo=0)                   0.000    11.542    rgb[6]
    H17                                                               r  rgb[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga/v_sync_reg_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vsync
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.362ns  (logic 4.021ns (63.210%)  route 2.340ns (36.790%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=118, routed)         1.633     5.154    vga/clk_IBUF_BUFG
    SLICE_X6Y10          FDCE                                         r  vga/v_sync_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y10          FDCE (Prop_fdce_C_Q)         0.518     5.672 r  vga/v_sync_reg_reg/Q
                         net (fo=1, routed)           2.340     8.013    vsync_OBUF
    R19                  OBUF (Prop_obuf_I_O)         3.503    11.516 r  vsync_OBUF_inst/O
                         net (fo=0)                   0.000    11.516    vsync
    R19                                                               r  vsync (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rgb_reg_reg[11]_lopt_replica_2/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rgb[10]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.305ns  (logic 3.975ns (63.055%)  route 2.329ns (36.945%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=118, routed)         1.624     5.145    clk_IBUF_BUFG
    SLICE_X1Y21          FDRE                                         r  rgb_reg_reg[11]_lopt_replica_2/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y21          FDRE (Prop_fdre_C_Q)         0.456     5.601 r  rgb_reg_reg[11]_lopt_replica_2/Q
                         net (fo=1, routed)           2.329     7.930    rgb_reg_reg[11]_lopt_replica_2_1
    H19                  OBUF (Prop_obuf_I_O)         3.519    11.450 r  rgb_OBUF[10]_inst/O
                         net (fo=0)                   0.000    11.450    rgb[10]
    H19                                                               r  rgb[10] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rgb_reg_reg[11]_lopt_replica_10/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rgb[7]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.281ns  (logic 3.977ns (63.313%)  route 2.304ns (36.687%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=118, routed)         1.624     5.145    clk_IBUF_BUFG
    SLICE_X0Y21          FDRE                                         r  rgb_reg_reg[11]_lopt_replica_10/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y21          FDRE (Prop_fdre_C_Q)         0.456     5.601 r  rgb_reg_reg[11]_lopt_replica_10/Q
                         net (fo=1, routed)           2.304     7.906    rgb_reg_reg[11]_lopt_replica_10_1
    J17                  OBUF (Prop_obuf_I_O)         3.521    11.427 r  rgb_OBUF[7]_inst/O
                         net (fo=0)                   0.000    11.427    rgb[7]
    J17                                                               r  rgb[7] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rgb_reg_reg[11]_lopt_replica_8/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rgb[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.277ns  (logic 3.985ns (63.485%)  route 2.292ns (36.515%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=118, routed)         1.624     5.145    clk_IBUF_BUFG
    SLICE_X1Y21          FDRE                                         r  rgb_reg_reg[11]_lopt_replica_8/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y21          FDRE (Prop_fdre_C_Q)         0.456     5.601 r  rgb_reg_reg[11]_lopt_replica_8/Q
                         net (fo=1, routed)           2.292     7.893    rgb_reg_reg[11]_lopt_replica_8_1
    G17                  OBUF (Prop_obuf_I_O)         3.529    11.422 r  rgb_OBUF[5]_inst/O
                         net (fo=0)                   0.000    11.422    rgb[5]
    G17                                                               r  rgb[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rgb_reg_reg[11]_lopt_replica_3/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rgb[11]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.264ns  (logic 3.980ns (63.535%)  route 2.284ns (36.465%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=118, routed)         1.624     5.145    clk_IBUF_BUFG
    SLICE_X1Y21          FDRE                                         r  rgb_reg_reg[11]_lopt_replica_3/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y21          FDRE (Prop_fdre_C_Q)         0.456     5.601 r  rgb_reg_reg[11]_lopt_replica_3/Q
                         net (fo=1, routed)           2.284     7.885    rgb_reg_reg[11]_lopt_replica_3_1
    G19                  OBUF (Prop_obuf_I_O)         3.524    11.409 r  rgb_OBUF[11]_inst/O
                         net (fo=0)                   0.000    11.409    rgb[11]
    G19                                                               r  rgb[11] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rgb_reg_reg[11]_lopt_replica_4/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rgb[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.225ns  (logic 4.113ns (66.069%)  route 2.112ns (33.931%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=118, routed)         1.624     5.145    clk_IBUF_BUFG
    SLICE_X0Y21          FDRE                                         r  rgb_reg_reg[11]_lopt_replica_4/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y21          FDRE (Prop_fdre_C_Q)         0.419     5.564 r  rgb_reg_reg[11]_lopt_replica_4/Q
                         net (fo=1, routed)           2.112     7.677    rgb_reg_reg[11]_lopt_replica_4_1
    K18                  OBUF (Prop_obuf_I_O)         3.694    11.370 r  rgb_OBUF[1]_inst/O
                         net (fo=0)                   0.000    11.370    rgb[1]
    K18                                                               r  rgb[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rgb_reg_reg[11]_lopt_replica_5/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rgb[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.192ns  (logic 4.094ns (66.126%)  route 2.097ns (33.874%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=118, routed)         1.624     5.145    clk_IBUF_BUFG
    SLICE_X0Y21          FDRE                                         r  rgb_reg_reg[11]_lopt_replica_5/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y21          FDRE (Prop_fdre_C_Q)         0.419     5.564 r  rgb_reg_reg[11]_lopt_replica_5/Q
                         net (fo=1, routed)           2.097     7.662    rgb_reg_reg[11]_lopt_replica_5_1
    L18                  OBUF (Prop_obuf_I_O)         3.675    11.337 r  rgb_OBUF[2]_inst/O
                         net (fo=0)                   0.000    11.337    rgb[2]
    L18                                                               r  rgb[2] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 vga/v_count_reg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga/v_count_next_reg[9]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.288ns  (logic 0.186ns (64.670%)  route 0.102ns (35.330%))
  Logic Levels:           1  (LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=118, routed)         0.592     1.475    vga/clk_IBUF_BUFG
    SLICE_X7Y9           FDCE                                         r  vga/v_count_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y9           FDCE (Prop_fdce_C_Q)         0.141     1.616 r  vga/v_count_reg_reg[0]/Q
                         net (fo=12, routed)          0.102     1.718    vga/Q[0]
    SLICE_X6Y9           LUT6 (Prop_lut6_I4_O)        0.045     1.763 r  vga/v_count_next[9]_i_2/O
                         net (fo=1, routed)           0.000     1.763    vga/v_count_next[9]_i_2_n_0
    SLICE_X6Y9           FDCE                                         r  vga/v_count_next_reg[9]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga/v_count_reg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga/v_count_next_reg[5]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.372ns  (logic 0.186ns (50.052%)  route 0.186ns (49.948%))
  Logic Levels:           1  (LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=118, routed)         0.592     1.475    vga/clk_IBUF_BUFG
    SLICE_X7Y9           FDCE                                         r  vga/v_count_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y9           FDCE (Prop_fdce_C_Q)         0.141     1.616 r  vga/v_count_reg_reg[0]/Q
                         net (fo=12, routed)          0.186     1.802    vga/Q[0]
    SLICE_X6Y9           LUT6 (Prop_lut6_I2_O)        0.045     1.847 r  vga/v_count_next[5]_i_1/O
                         net (fo=1, routed)           0.000     1.847    vga/v_count_next[5]_i_1_n_0
    SLICE_X6Y9           FDCE                                         r  vga/v_count_next_reg[5]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga/v_count_reg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga/v_count_next_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.377ns  (logic 0.186ns (49.383%)  route 0.191ns (50.617%))
  Logic Levels:           1  (LUT5=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=118, routed)         0.592     1.475    vga/clk_IBUF_BUFG
    SLICE_X7Y9           FDCE                                         r  vga/v_count_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y9           FDCE (Prop_fdce_C_Q)         0.141     1.616 f  vga/v_count_reg_reg[0]/Q
                         net (fo=12, routed)          0.191     1.807    vga/Q[0]
    SLICE_X6Y9           LUT5 (Prop_lut5_I3_O)        0.045     1.852 r  vga/v_count_next[0]_i_1/O
                         net (fo=1, routed)           0.000     1.852    vga/v_count_next[0]_i_1_n_0
    SLICE_X6Y9           FDCE                                         r  vga/v_count_next_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga/v_count_reg_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga/v_count_next_reg[7]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.380ns  (logic 0.209ns (55.067%)  route 0.171ns (44.933%))
  Logic Levels:           1  (LUT4=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=118, routed)         0.591     1.474    vga/clk_IBUF_BUFG
    SLICE_X6Y10          FDCE                                         r  vga/v_count_reg_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y10          FDCE (Prop_fdce_C_Q)         0.164     1.638 r  vga/v_count_reg_reg[7]/Q
                         net (fo=7, routed)           0.171     1.809    vga/w_y[7]
    SLICE_X7Y10          LUT4 (Prop_lut4_I3_O)        0.045     1.854 r  vga/v_count_next[7]_i_1/O
                         net (fo=1, routed)           0.000     1.854    vga/v_count_next[7]_i_1_n_0
    SLICE_X7Y10          FDCE                                         r  vga/v_count_next_reg[7]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga/v_count_reg_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga/v_count_next_reg[8]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.380ns  (logic 0.209ns (55.067%)  route 0.171ns (44.933%))
  Logic Levels:           1  (LUT5=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=118, routed)         0.591     1.474    vga/clk_IBUF_BUFG
    SLICE_X6Y10          FDCE                                         r  vga/v_count_reg_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y10          FDCE (Prop_fdce_C_Q)         0.164     1.638 r  vga/v_count_reg_reg[7]/Q
                         net (fo=7, routed)           0.171     1.809    vga/w_y[7]
    SLICE_X7Y10          LUT5 (Prop_lut5_I2_O)        0.045     1.854 r  vga/v_count_next[8]_i_1/O
                         net (fo=1, routed)           0.000     1.854    vga/v_count_next[8]_i_1_n_0
    SLICE_X7Y10          FDCE                                         r  vga/v_count_next_reg[8]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga/v_count_reg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga/v_count_next_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.380ns  (logic 0.189ns (49.783%)  route 0.191ns (50.217%))
  Logic Levels:           1  (LUT2=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=118, routed)         0.592     1.475    vga/clk_IBUF_BUFG
    SLICE_X7Y9           FDCE                                         r  vga/v_count_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y9           FDCE (Prop_fdce_C_Q)         0.141     1.616 r  vga/v_count_reg_reg[0]/Q
                         net (fo=12, routed)          0.191     1.807    vga/Q[0]
    SLICE_X6Y9           LUT2 (Prop_lut2_I0_O)        0.048     1.855 r  vga/v_count_next[1]_i_1/O
                         net (fo=1, routed)           0.000     1.855    vga/v_count_next[1]_i_1_n_0
    SLICE_X6Y9           FDCE                                         r  vga/v_count_next_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga/h_count_reg_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga/h_count_next_reg[4]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.420ns  (logic 0.209ns (49.808%)  route 0.211ns (50.192%))
  Logic Levels:           1  (LUT5=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=118, routed)         0.564     1.447    vga/clk_IBUF_BUFG
    SLICE_X10Y10         FDCE                                         r  vga/h_count_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y10         FDCE (Prop_fdce_C_Q)         0.164     1.611 r  vga/h_count_reg_reg[3]/Q
                         net (fo=67, routed)          0.211     1.822    vga/h_count_reg_reg[7]_0[3]
    SLICE_X8Y9           LUT5 (Prop_lut5_I0_O)        0.045     1.867 r  vga/h_count_next[4]_i_1/O
                         net (fo=1, routed)           0.000     1.867    vga/h_count_next_0[4]
    SLICE_X8Y9           FDCE                                         r  vga/h_count_next_reg[4]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga/h_count_reg_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga/h_count_next_reg[2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.429ns  (logic 0.209ns (48.741%)  route 0.220ns (51.259%))
  Logic Levels:           1  (LUT3=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=118, routed)         0.564     1.447    vga/clk_IBUF_BUFG
    SLICE_X8Y10          FDCE                                         r  vga/h_count_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y10          FDCE (Prop_fdce_C_Q)         0.164     1.611 r  vga/h_count_reg_reg[2]/Q
                         net (fo=6, routed)           0.220     1.831    vga/h_count_reg_reg[7]_0[2]
    SLICE_X8Y9           LUT3 (Prop_lut3_I2_O)        0.045     1.876 r  vga/h_count_next[2]_i_1/O
                         net (fo=1, routed)           0.000     1.876    vga/h_count_next_0[2]
    SLICE_X8Y9           FDCE                                         r  vga/h_count_next_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga/h_count_reg_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga/h_count_next_reg[3]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.432ns  (logic 0.212ns (49.097%)  route 0.220ns (50.903%))
  Logic Levels:           1  (LUT4=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=118, routed)         0.564     1.447    vga/clk_IBUF_BUFG
    SLICE_X8Y10          FDCE                                         r  vga/h_count_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y10          FDCE (Prop_fdce_C_Q)         0.164     1.611 r  vga/h_count_reg_reg[2]/Q
                         net (fo=6, routed)           0.220     1.831    vga/h_count_reg_reg[7]_0[2]
    SLICE_X8Y9           LUT4 (Prop_lut4_I0_O)        0.048     1.879 r  vga/h_count_next[3]_i_1/O
                         net (fo=1, routed)           0.000     1.879    vga/h_count_next_0[3]
    SLICE_X8Y9           FDCE                                         r  vga/h_count_next_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga/h_count_reg_reg[9]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga/h_count_next_reg[5]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.406ns  (logic 0.186ns (45.799%)  route 0.220ns (54.201%))
  Logic Levels:           1  (LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=118, routed)         0.592     1.475    vga/clk_IBUF_BUFG
    SLICE_X4Y8           FDCE                                         r  vga/h_count_reg_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y8           FDCE (Prop_fdce_C_Q)         0.141     1.616 f  vga/h_count_reg_reg[9]/Q
                         net (fo=8, routed)           0.220     1.836    vga/w_x[9]
    SLICE_X3Y8           LUT6 (Prop_lut6_I4_O)        0.045     1.881 r  vga/h_count_next[5]_i_1/O
                         net (fo=1, routed)           0.000     1.881    vga/h_count_next_0[5]
    SLICE_X3Y8           FDCE                                         r  vga/h_count_next_reg[5]/D
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  sys_clk_pin

Max Delay            86 Endpoints
Min Delay            86 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 at/mem_reg[227][6]/C
                            (rising edge-triggered cell FDCE)
  Destination:            at/rom_en/addr_reg_reg/ADDRARDADDR[13]
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.691ns  (logic 1.685ns (29.607%)  route 4.006ns (70.393%))
  Logic Levels:           7  (FDCE=1 LUT6=2 MUXF7=2 MUXF8=2)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y11         FDCE                         0.000     0.000 r  at/mem_reg[227][6]/C
    SLICE_X32Y11         FDCE (Prop_fdce_C_Q)         0.419     0.419 r  at/mem_reg[227][6]/Q
                         net (fo=1, routed)           1.104     1.523    at/rom_en/addr_reg_reg_rep_i_188_0[6]
    SLICE_X31Y10         LUT6 (Prop_lut6_I0_O)        0.297     1.820 r  at/rom_en/addr_reg_reg_rep_i_438/O
                         net (fo=1, routed)           0.000     1.820    at/rom_en/addr_reg_reg_rep_i_438_n_0
    SLICE_X31Y10         MUXF7 (Prop_muxf7_I0_O)      0.238     2.058 r  at/rom_en/addr_reg_reg_rep_i_188/O
                         net (fo=1, routed)           0.000     2.058    at/rom_en/addr_reg_reg_rep_i_188_n_0
    SLICE_X31Y10         MUXF8 (Prop_muxf8_I0_O)      0.104     2.162 r  at/rom_en/addr_reg_reg_rep_i_63/O
                         net (fo=1, routed)           1.844     4.006    at/rom_en/addr_reg_reg_rep_i_63_n_0
    SLICE_X9Y24          LUT6 (Prop_lut6_I1_O)        0.316     4.322 r  at/rom_en/addr_reg_reg_rep_i_25/O
                         net (fo=1, routed)           0.000     4.322    at/rom_en/addr_reg_reg_rep_i_25_n_0
    SLICE_X9Y24          MUXF7 (Prop_muxf7_I1_O)      0.217     4.539 r  at/rom_en/addr_reg_reg_rep_i_9/O
                         net (fo=1, routed)           0.000     4.539    at/rom_en/addr_reg_reg_rep_i_9_n_0
    SLICE_X9Y24          MUXF8 (Prop_muxf8_I1_O)      0.094     4.633 r  at/rom_en/addr_reg_reg_rep_i_1/O
                         net (fo=2, routed)           1.058     5.691    at/rom_en/sel[10]
    RAMB18_X0Y4          RAMB18E1                                     r  at/rom_en/addr_reg_reg/ADDRARDADDR[13]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=118, routed)         1.488     4.829    at/rom_en/clk_IBUF_BUFG
    RAMB18_X0Y4          RAMB18E1                                     r  at/rom_en/addr_reg_reg/CLKARDCLK

Slack:                    inf
  Source:                 at/mem_reg[227][6]/C
                            (rising edge-triggered cell FDCE)
  Destination:            at/rom_en/addr_reg_reg_rep/ADDRARDADDR[13]
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.691ns  (logic 1.685ns (29.607%)  route 4.006ns (70.393%))
  Logic Levels:           7  (FDCE=1 LUT6=2 MUXF7=2 MUXF8=2)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y11         FDCE                         0.000     0.000 r  at/mem_reg[227][6]/C
    SLICE_X32Y11         FDCE (Prop_fdce_C_Q)         0.419     0.419 r  at/mem_reg[227][6]/Q
                         net (fo=1, routed)           1.104     1.523    at/rom_en/addr_reg_reg_rep_i_188_0[6]
    SLICE_X31Y10         LUT6 (Prop_lut6_I0_O)        0.297     1.820 r  at/rom_en/addr_reg_reg_rep_i_438/O
                         net (fo=1, routed)           0.000     1.820    at/rom_en/addr_reg_reg_rep_i_438_n_0
    SLICE_X31Y10         MUXF7 (Prop_muxf7_I0_O)      0.238     2.058 r  at/rom_en/addr_reg_reg_rep_i_188/O
                         net (fo=1, routed)           0.000     2.058    at/rom_en/addr_reg_reg_rep_i_188_n_0
    SLICE_X31Y10         MUXF8 (Prop_muxf8_I0_O)      0.104     2.162 r  at/rom_en/addr_reg_reg_rep_i_63/O
                         net (fo=1, routed)           1.844     4.006    at/rom_en/addr_reg_reg_rep_i_63_n_0
    SLICE_X9Y24          LUT6 (Prop_lut6_I1_O)        0.316     4.322 r  at/rom_en/addr_reg_reg_rep_i_25/O
                         net (fo=1, routed)           0.000     4.322    at/rom_en/addr_reg_reg_rep_i_25_n_0
    SLICE_X9Y24          MUXF7 (Prop_muxf7_I1_O)      0.217     4.539 r  at/rom_en/addr_reg_reg_rep_i_9/O
                         net (fo=1, routed)           0.000     4.539    at/rom_en/addr_reg_reg_rep_i_9_n_0
    SLICE_X9Y24          MUXF8 (Prop_muxf8_I1_O)      0.094     4.633 r  at/rom_en/addr_reg_reg_rep_i_1/O
                         net (fo=2, routed)           1.058     5.691    at/rom_en/sel[10]
    RAMB18_X0Y5          RAMB18E1                                     r  at/rom_en/addr_reg_reg_rep/ADDRARDADDR[13]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=118, routed)         1.488     4.829    at/rom_en/clk_IBUF_BUFG
    RAMB18_X0Y5          RAMB18E1                                     r  at/rom_en/addr_reg_reg_rep/CLKARDCLK

Slack:                    inf
  Source:                 at/mem_reg[56][0]/C
                            (rising edge-triggered cell FDCE)
  Destination:            at/rom_en/addr_reg_reg/ADDRARDADDR[7]
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.618ns  (logic 1.606ns (28.587%)  route 4.012ns (71.413%))
  Logic Levels:           7  (FDCE=1 LUT6=2 MUXF7=2 MUXF8=2)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y36          FDCE                         0.000     0.000 r  at/mem_reg[56][0]/C
    SLICE_X6Y36          FDCE (Prop_fdce_C_Q)         0.518     0.518 r  at/mem_reg[56][0]/Q
                         net (fo=1, routed)           1.280     1.798    at/rom_en/addr_reg_reg_rep_i_163_3[0]
    SLICE_X1Y35          LUT6 (Prop_lut6_I5_O)        0.124     1.922 r  at/rom_en/addr_reg_reg_rep_i_772/O
                         net (fo=1, routed)           0.000     1.922    at/rom_en/addr_reg_reg_rep_i_772_n_0
    SLICE_X1Y35          MUXF7 (Prop_muxf7_I0_O)      0.212     2.134 r  at/rom_en/addr_reg_reg_rep_i_355/O
                         net (fo=1, routed)           0.000     2.134    at/rom_en/addr_reg_reg_rep_i_355_n_0
    SLICE_X1Y35          MUXF8 (Prop_muxf8_I1_O)      0.094     2.228 r  at/rom_en/addr_reg_reg_rep_i_146/O
                         net (fo=1, routed)           1.733     3.961    at/rom_en/addr_reg_reg_rep_i_146_n_0
    SLICE_X11Y22         LUT6 (Prop_lut6_I0_O)        0.316     4.277 r  at/rom_en/addr_reg_reg_rep_i_46/O
                         net (fo=1, routed)           0.000     4.277    at/rom_en/addr_reg_reg_rep_i_46_n_0
    SLICE_X11Y22         MUXF7 (Prop_muxf7_I0_O)      0.238     4.515 r  at/rom_en/addr_reg_reg_rep_i_20/O
                         net (fo=1, routed)           0.000     4.515    at/rom_en/addr_reg_reg_rep_i_20_n_0
    SLICE_X11Y22         MUXF8 (Prop_muxf8_I0_O)      0.104     4.619 r  at/rom_en/addr_reg_reg_rep_i_7/O
                         net (fo=2, routed)           0.999     5.618    at/rom_en/sel[4]
    RAMB18_X0Y4          RAMB18E1                                     r  at/rom_en/addr_reg_reg/ADDRARDADDR[7]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=118, routed)         1.488     4.829    at/rom_en/clk_IBUF_BUFG
    RAMB18_X0Y4          RAMB18E1                                     r  at/rom_en/addr_reg_reg/CLKARDCLK

Slack:                    inf
  Source:                 at/mem_reg[56][0]/C
                            (rising edge-triggered cell FDCE)
  Destination:            at/rom_en/addr_reg_reg_rep/ADDRARDADDR[7]
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.618ns  (logic 1.606ns (28.587%)  route 4.012ns (71.413%))
  Logic Levels:           7  (FDCE=1 LUT6=2 MUXF7=2 MUXF8=2)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y36          FDCE                         0.000     0.000 r  at/mem_reg[56][0]/C
    SLICE_X6Y36          FDCE (Prop_fdce_C_Q)         0.518     0.518 r  at/mem_reg[56][0]/Q
                         net (fo=1, routed)           1.280     1.798    at/rom_en/addr_reg_reg_rep_i_163_3[0]
    SLICE_X1Y35          LUT6 (Prop_lut6_I5_O)        0.124     1.922 r  at/rom_en/addr_reg_reg_rep_i_772/O
                         net (fo=1, routed)           0.000     1.922    at/rom_en/addr_reg_reg_rep_i_772_n_0
    SLICE_X1Y35          MUXF7 (Prop_muxf7_I0_O)      0.212     2.134 r  at/rom_en/addr_reg_reg_rep_i_355/O
                         net (fo=1, routed)           0.000     2.134    at/rom_en/addr_reg_reg_rep_i_355_n_0
    SLICE_X1Y35          MUXF8 (Prop_muxf8_I1_O)      0.094     2.228 r  at/rom_en/addr_reg_reg_rep_i_146/O
                         net (fo=1, routed)           1.733     3.961    at/rom_en/addr_reg_reg_rep_i_146_n_0
    SLICE_X11Y22         LUT6 (Prop_lut6_I0_O)        0.316     4.277 r  at/rom_en/addr_reg_reg_rep_i_46/O
                         net (fo=1, routed)           0.000     4.277    at/rom_en/addr_reg_reg_rep_i_46_n_0
    SLICE_X11Y22         MUXF7 (Prop_muxf7_I0_O)      0.238     4.515 r  at/rom_en/addr_reg_reg_rep_i_20/O
                         net (fo=1, routed)           0.000     4.515    at/rom_en/addr_reg_reg_rep_i_20_n_0
    SLICE_X11Y22         MUXF8 (Prop_muxf8_I0_O)      0.104     4.619 r  at/rom_en/addr_reg_reg_rep_i_7/O
                         net (fo=2, routed)           0.999     5.618    at/rom_en/sel[4]
    RAMB18_X0Y5          RAMB18E1                                     r  at/rom_en/addr_reg_reg_rep/ADDRARDADDR[7]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=118, routed)         1.488     4.829    at/rom_en/clk_IBUF_BUFG
    RAMB18_X0Y5          RAMB18E1                                     r  at/rom_en/addr_reg_reg_rep/CLKARDCLK

Slack:                    inf
  Source:                 at/mem_reg[233][1]/C
                            (rising edge-triggered cell FDCE)
  Destination:            at/rom_en/addr_reg_reg/ADDRARDADDR[8]
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.614ns  (logic 1.498ns (26.685%)  route 4.116ns (73.315%))
  Logic Levels:           7  (FDCE=1 LUT6=2 MUXF7=2 MUXF8=2)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y12         FDCE                         0.000     0.000 r  at/mem_reg[233][1]/C
    SLICE_X29Y12         FDCE (Prop_fdce_C_Q)         0.456     0.456 r  at/mem_reg[233][1]/Q
                         net (fo=1, routed)           1.421     1.877    at/rom_en/addr_reg_reg_rep_i_189_2[1]
    SLICE_X34Y12         LUT6 (Prop_lut6_I3_O)        0.124     2.001 r  at/rom_en/addr_reg_reg_rep_i_760/O
                         net (fo=1, routed)           0.000     2.001    at/rom_en/addr_reg_reg_rep_i_760_n_0
    SLICE_X34Y12         MUXF7 (Prop_muxf7_I0_O)      0.209     2.210 r  at/rom_en/addr_reg_reg_rep_i_349/O
                         net (fo=1, routed)           0.000     2.210    at/rom_en/addr_reg_reg_rep_i_349_n_0
    SLICE_X34Y12         MUXF8 (Prop_muxf8_I1_O)      0.088     2.298 r  at/rom_en/addr_reg_reg_rep_i_143/O
                         net (fo=1, routed)           1.617     3.915    at/rom_en/addr_reg_reg_rep_i_143_n_0
    SLICE_X10Y25         LUT6 (Prop_lut6_I1_O)        0.319     4.234 r  at/rom_en/addr_reg_reg_rep_i_45/O
                         net (fo=1, routed)           0.000     4.234    at/rom_en/addr_reg_reg_rep_i_45_n_0
    SLICE_X10Y25         MUXF7 (Prop_muxf7_I1_O)      0.214     4.448 r  at/rom_en/addr_reg_reg_rep_i_19/O
                         net (fo=1, routed)           0.000     4.448    at/rom_en/addr_reg_reg_rep_i_19_n_0
    SLICE_X10Y25         MUXF8 (Prop_muxf8_I1_O)      0.088     4.536 r  at/rom_en/addr_reg_reg_rep_i_6/O
                         net (fo=2, routed)           1.077     5.614    at/rom_en/sel[5]
    RAMB18_X0Y4          RAMB18E1                                     r  at/rom_en/addr_reg_reg/ADDRARDADDR[8]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=118, routed)         1.488     4.829    at/rom_en/clk_IBUF_BUFG
    RAMB18_X0Y4          RAMB18E1                                     r  at/rom_en/addr_reg_reg/CLKARDCLK

Slack:                    inf
  Source:                 at/mem_reg[233][1]/C
                            (rising edge-triggered cell FDCE)
  Destination:            at/rom_en/addr_reg_reg_rep/ADDRARDADDR[8]
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.614ns  (logic 1.498ns (26.685%)  route 4.116ns (73.315%))
  Logic Levels:           7  (FDCE=1 LUT6=2 MUXF7=2 MUXF8=2)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y12         FDCE                         0.000     0.000 r  at/mem_reg[233][1]/C
    SLICE_X29Y12         FDCE (Prop_fdce_C_Q)         0.456     0.456 r  at/mem_reg[233][1]/Q
                         net (fo=1, routed)           1.421     1.877    at/rom_en/addr_reg_reg_rep_i_189_2[1]
    SLICE_X34Y12         LUT6 (Prop_lut6_I3_O)        0.124     2.001 r  at/rom_en/addr_reg_reg_rep_i_760/O
                         net (fo=1, routed)           0.000     2.001    at/rom_en/addr_reg_reg_rep_i_760_n_0
    SLICE_X34Y12         MUXF7 (Prop_muxf7_I0_O)      0.209     2.210 r  at/rom_en/addr_reg_reg_rep_i_349/O
                         net (fo=1, routed)           0.000     2.210    at/rom_en/addr_reg_reg_rep_i_349_n_0
    SLICE_X34Y12         MUXF8 (Prop_muxf8_I1_O)      0.088     2.298 r  at/rom_en/addr_reg_reg_rep_i_143/O
                         net (fo=1, routed)           1.617     3.915    at/rom_en/addr_reg_reg_rep_i_143_n_0
    SLICE_X10Y25         LUT6 (Prop_lut6_I1_O)        0.319     4.234 r  at/rom_en/addr_reg_reg_rep_i_45/O
                         net (fo=1, routed)           0.000     4.234    at/rom_en/addr_reg_reg_rep_i_45_n_0
    SLICE_X10Y25         MUXF7 (Prop_muxf7_I1_O)      0.214     4.448 r  at/rom_en/addr_reg_reg_rep_i_19/O
                         net (fo=1, routed)           0.000     4.448    at/rom_en/addr_reg_reg_rep_i_19_n_0
    SLICE_X10Y25         MUXF8 (Prop_muxf8_I1_O)      0.088     4.536 r  at/rom_en/addr_reg_reg_rep_i_6/O
                         net (fo=2, routed)           1.077     5.614    at/rom_en/sel[5]
    RAMB18_X0Y5          RAMB18E1                                     r  at/rom_en/addr_reg_reg_rep/ADDRARDADDR[8]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=118, routed)         1.488     4.829    at/rom_en/clk_IBUF_BUFG
    RAMB18_X0Y5          RAMB18E1                                     r  at/rom_en/addr_reg_reg_rep/CLKARDCLK

Slack:                    inf
  Source:                 at/mem_reg[49][5]/C
                            (rising edge-triggered cell FDPE)
  Destination:            at/rom_en/addr_reg_reg/ADDRARDADDR[12]
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.608ns  (logic 1.776ns (31.670%)  route 3.832ns (68.330%))
  Logic Levels:           7  (FDPE=1 LUT6=2 MUXF7=2 MUXF8=2)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y35          FDPE                         0.000     0.000 r  at/mem_reg[49][5]/C
    SLICE_X2Y35          FDPE (Prop_fdpe_C_Q)         0.478     0.478 r  at/mem_reg[49][5]/Q
                         net (fo=1, routed)           1.449     1.927    at/rom_en/addr_reg_reg_rep_i_162_2[5]
    SLICE_X6Y34          LUT6 (Prop_lut6_I3_O)        0.301     2.228 r  at/rom_en/addr_reg_reg_rep_i_450/O
                         net (fo=1, routed)           0.000     2.228    at/rom_en/addr_reg_reg_rep_i_450_n_0
    SLICE_X6Y34          MUXF7 (Prop_muxf7_I0_O)      0.241     2.469 r  at/rom_en/addr_reg_reg_rep_i_194/O
                         net (fo=1, routed)           0.000     2.469    at/rom_en/addr_reg_reg_rep_i_194_n_0
    SLICE_X6Y34          MUXF8 (Prop_muxf8_I0_O)      0.098     2.567 r  at/rom_en/addr_reg_reg_rep_i_66/O
                         net (fo=1, routed)           1.385     3.952    at/rom_en/addr_reg_reg_rep_i_66_n_0
    SLICE_X10Y24         LUT6 (Prop_lut6_I0_O)        0.319     4.271 r  at/rom_en/addr_reg_reg_rep_i_26/O
                         net (fo=1, routed)           0.000     4.271    at/rom_en/addr_reg_reg_rep_i_26_n_0
    SLICE_X10Y24         MUXF7 (Prop_muxf7_I0_O)      0.241     4.512 r  at/rom_en/addr_reg_reg_rep_i_10/O
                         net (fo=1, routed)           0.000     4.512    at/rom_en/addr_reg_reg_rep_i_10_n_0
    SLICE_X10Y24         MUXF8 (Prop_muxf8_I0_O)      0.098     4.610 r  at/rom_en/addr_reg_reg_rep_i_2/O
                         net (fo=2, routed)           0.998     5.608    at/rom_en/sel[9]
    RAMB18_X0Y4          RAMB18E1                                     r  at/rom_en/addr_reg_reg/ADDRARDADDR[12]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=118, routed)         1.488     4.829    at/rom_en/clk_IBUF_BUFG
    RAMB18_X0Y4          RAMB18E1                                     r  at/rom_en/addr_reg_reg/CLKARDCLK

Slack:                    inf
  Source:                 at/mem_reg[49][5]/C
                            (rising edge-triggered cell FDPE)
  Destination:            at/rom_en/addr_reg_reg_rep/ADDRARDADDR[12]
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.608ns  (logic 1.776ns (31.670%)  route 3.832ns (68.330%))
  Logic Levels:           7  (FDPE=1 LUT6=2 MUXF7=2 MUXF8=2)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y35          FDPE                         0.000     0.000 r  at/mem_reg[49][5]/C
    SLICE_X2Y35          FDPE (Prop_fdpe_C_Q)         0.478     0.478 r  at/mem_reg[49][5]/Q
                         net (fo=1, routed)           1.449     1.927    at/rom_en/addr_reg_reg_rep_i_162_2[5]
    SLICE_X6Y34          LUT6 (Prop_lut6_I3_O)        0.301     2.228 r  at/rom_en/addr_reg_reg_rep_i_450/O
                         net (fo=1, routed)           0.000     2.228    at/rom_en/addr_reg_reg_rep_i_450_n_0
    SLICE_X6Y34          MUXF7 (Prop_muxf7_I0_O)      0.241     2.469 r  at/rom_en/addr_reg_reg_rep_i_194/O
                         net (fo=1, routed)           0.000     2.469    at/rom_en/addr_reg_reg_rep_i_194_n_0
    SLICE_X6Y34          MUXF8 (Prop_muxf8_I0_O)      0.098     2.567 r  at/rom_en/addr_reg_reg_rep_i_66/O
                         net (fo=1, routed)           1.385     3.952    at/rom_en/addr_reg_reg_rep_i_66_n_0
    SLICE_X10Y24         LUT6 (Prop_lut6_I0_O)        0.319     4.271 r  at/rom_en/addr_reg_reg_rep_i_26/O
                         net (fo=1, routed)           0.000     4.271    at/rom_en/addr_reg_reg_rep_i_26_n_0
    SLICE_X10Y24         MUXF7 (Prop_muxf7_I0_O)      0.241     4.512 r  at/rom_en/addr_reg_reg_rep_i_10/O
                         net (fo=1, routed)           0.000     4.512    at/rom_en/addr_reg_reg_rep_i_10_n_0
    SLICE_X10Y24         MUXF8 (Prop_muxf8_I0_O)      0.098     4.610 r  at/rom_en/addr_reg_reg_rep_i_2/O
                         net (fo=2, routed)           0.998     5.608    at/rom_en/sel[9]
    RAMB18_X0Y5          RAMB18E1                                     r  at/rom_en/addr_reg_reg_rep/ADDRARDADDR[12]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=118, routed)         1.488     4.829    at/rom_en/clk_IBUF_BUFG
    RAMB18_X0Y5          RAMB18E1                                     r  at/rom_en/addr_reg_reg_rep/CLKARDCLK

Slack:                    inf
  Source:                 at/mem_reg[147][2]/C
                            (rising edge-triggered cell FDCE)
  Destination:            at/rom_en/addr_reg_reg/ADDRARDADDR[9]
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.550ns  (logic 1.544ns (27.819%)  route 4.006ns (72.181%))
  Logic Levels:           7  (FDCE=1 LUT6=2 MUXF7=2 MUXF8=2)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y9           FDCE                         0.000     0.000 r  at/mem_reg[147][2]/C
    SLICE_X3Y9           FDCE (Prop_fdce_C_Q)         0.456     0.456 r  at/mem_reg[147][2]/Q
                         net (fo=1, routed)           1.241     1.697    at/rom_en/addr_reg_reg_rep_i_182_0[2]
    SLICE_X1Y10          LUT6 (Prop_lut6_I0_O)        0.124     1.821 r  at/rom_en/addr_reg_reg_rep_i_682/O
                         net (fo=1, routed)           0.000     1.821    at/rom_en/addr_reg_reg_rep_i_682_n_0
    SLICE_X1Y10          MUXF7 (Prop_muxf7_I0_O)      0.238     2.059 r  at/rom_en/addr_reg_reg_rep_i_310/O
                         net (fo=1, routed)           0.000     2.059    at/rom_en/addr_reg_reg_rep_i_310_n_0
    SLICE_X1Y10          MUXF8 (Prop_muxf8_I0_O)      0.104     2.163 r  at/rom_en/addr_reg_reg_rep_i_124/O
                         net (fo=1, routed)           1.589     3.752    at/rom_en/addr_reg_reg_rep_i_124_n_0
    SLICE_X11Y25         LUT6 (Prop_lut6_I3_O)        0.316     4.068 r  at/rom_en/addr_reg_reg_rep_i_40/O
                         net (fo=1, routed)           0.000     4.068    at/rom_en/addr_reg_reg_rep_i_40_n_0
    SLICE_X11Y25         MUXF7 (Prop_muxf7_I0_O)      0.212     4.280 r  at/rom_en/addr_reg_reg_rep_i_17/O
                         net (fo=1, routed)           0.000     4.280    at/rom_en/addr_reg_reg_rep_i_17_n_0
    SLICE_X11Y25         MUXF8 (Prop_muxf8_I1_O)      0.094     4.374 r  at/rom_en/addr_reg_reg_rep_i_5/O
                         net (fo=2, routed)           1.176     5.550    at/rom_en/sel[6]
    RAMB18_X0Y4          RAMB18E1                                     r  at/rom_en/addr_reg_reg/ADDRARDADDR[9]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=118, routed)         1.488     4.829    at/rom_en/clk_IBUF_BUFG
    RAMB18_X0Y4          RAMB18E1                                     r  at/rom_en/addr_reg_reg/CLKARDCLK

Slack:                    inf
  Source:                 at/mem_reg[147][2]/C
                            (rising edge-triggered cell FDCE)
  Destination:            at/rom_en/addr_reg_reg_rep/ADDRARDADDR[9]
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.550ns  (logic 1.544ns (27.819%)  route 4.006ns (72.181%))
  Logic Levels:           7  (FDCE=1 LUT6=2 MUXF7=2 MUXF8=2)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y9           FDCE                         0.000     0.000 r  at/mem_reg[147][2]/C
    SLICE_X3Y9           FDCE (Prop_fdce_C_Q)         0.456     0.456 r  at/mem_reg[147][2]/Q
                         net (fo=1, routed)           1.241     1.697    at/rom_en/addr_reg_reg_rep_i_182_0[2]
    SLICE_X1Y10          LUT6 (Prop_lut6_I0_O)        0.124     1.821 r  at/rom_en/addr_reg_reg_rep_i_682/O
                         net (fo=1, routed)           0.000     1.821    at/rom_en/addr_reg_reg_rep_i_682_n_0
    SLICE_X1Y10          MUXF7 (Prop_muxf7_I0_O)      0.238     2.059 r  at/rom_en/addr_reg_reg_rep_i_310/O
                         net (fo=1, routed)           0.000     2.059    at/rom_en/addr_reg_reg_rep_i_310_n_0
    SLICE_X1Y10          MUXF8 (Prop_muxf8_I0_O)      0.104     2.163 r  at/rom_en/addr_reg_reg_rep_i_124/O
                         net (fo=1, routed)           1.589     3.752    at/rom_en/addr_reg_reg_rep_i_124_n_0
    SLICE_X11Y25         LUT6 (Prop_lut6_I3_O)        0.316     4.068 r  at/rom_en/addr_reg_reg_rep_i_40/O
                         net (fo=1, routed)           0.000     4.068    at/rom_en/addr_reg_reg_rep_i_40_n_0
    SLICE_X11Y25         MUXF7 (Prop_muxf7_I0_O)      0.212     4.280 r  at/rom_en/addr_reg_reg_rep_i_17/O
                         net (fo=1, routed)           0.000     4.280    at/rom_en/addr_reg_reg_rep_i_17_n_0
    SLICE_X11Y25         MUXF8 (Prop_muxf8_I1_O)      0.094     4.374 r  at/rom_en/addr_reg_reg_rep_i_5/O
                         net (fo=2, routed)           1.176     5.550    at/rom_en/sel[6]
    RAMB18_X0Y5          RAMB18E1                                     r  at/rom_en/addr_reg_reg_rep/ADDRARDADDR[9]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=118, routed)         1.488     4.829    at/rom_en/clk_IBUF_BUFG
    RAMB18_X0Y5          RAMB18E1                                     r  at/rom_en/addr_reg_reg_rep/CLKARDCLK





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 vga/h_count_next_reg[7]/C
                            (rising edge-triggered cell FDCE)
  Destination:            vga/h_count_reg_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.245ns  (logic 0.128ns (52.349%)  route 0.117ns (47.651%))
  Logic Levels:           1  (FDCE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y8           FDCE                         0.000     0.000 r  vga/h_count_next_reg[7]/C
    SLICE_X3Y8           FDCE (Prop_fdce_C_Q)         0.128     0.128 r  vga/h_count_next_reg[7]/Q
                         net (fo=1, routed)           0.117     0.245    vga/h_count_next[7]
    SLICE_X4Y8           FDCE                                         r  vga/h_count_reg_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=118, routed)         0.863     1.990    vga/clk_IBUF_BUFG
    SLICE_X4Y8           FDCE                                         r  vga/h_count_reg_reg[7]/C

Slack:                    inf
  Source:                 vga/v_count_next_reg[6]/C
                            (rising edge-triggered cell FDCE)
  Destination:            vga/v_count_reg_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.254ns  (logic 0.141ns (55.511%)  route 0.113ns (44.489%))
  Logic Levels:           1  (FDCE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y10          FDCE                         0.000     0.000 r  vga/v_count_next_reg[6]/C
    SLICE_X7Y10          FDCE (Prop_fdce_C_Q)         0.141     0.141 r  vga/v_count_next_reg[6]/Q
                         net (fo=1, routed)           0.113     0.254    vga/v_count_next[6]
    SLICE_X7Y9           FDCE                                         r  vga/v_count_reg_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=118, routed)         0.863     1.990    vga/clk_IBUF_BUFG
    SLICE_X7Y9           FDCE                                         r  vga/v_count_reg_reg[6]/C

Slack:                    inf
  Source:                 vga/h_count_next_reg[8]/C
                            (rising edge-triggered cell FDCE)
  Destination:            vga/h_count_reg_reg[8]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.258ns  (logic 0.141ns (54.706%)  route 0.117ns (45.294%))
  Logic Levels:           1  (FDCE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y8           FDCE                         0.000     0.000 r  vga/h_count_next_reg[8]/C
    SLICE_X3Y8           FDCE (Prop_fdce_C_Q)         0.141     0.141 r  vga/h_count_next_reg[8]/Q
                         net (fo=1, routed)           0.117     0.258    vga/h_count_next[8]
    SLICE_X4Y8           FDCE                                         r  vga/h_count_reg_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=118, routed)         0.863     1.990    vga/clk_IBUF_BUFG
    SLICE_X4Y8           FDCE                                         r  vga/h_count_reg_reg[8]/C

Slack:                    inf
  Source:                 vga/h_count_next_reg[9]/C
                            (rising edge-triggered cell FDCE)
  Destination:            vga/h_count_reg_reg[9]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.261ns  (logic 0.141ns (54.089%)  route 0.120ns (45.912%))
  Logic Levels:           1  (FDCE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y8           FDCE                         0.000     0.000 r  vga/h_count_next_reg[9]/C
    SLICE_X3Y8           FDCE (Prop_fdce_C_Q)         0.141     0.141 r  vga/h_count_next_reg[9]/Q
                         net (fo=1, routed)           0.120     0.261    vga/h_count_next[9]
    SLICE_X4Y8           FDCE                                         r  vga/h_count_reg_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=118, routed)         0.863     1.990    vga/clk_IBUF_BUFG
    SLICE_X4Y8           FDCE                                         r  vga/h_count_reg_reg[9]/C

Slack:                    inf
  Source:                 vga/h_count_next_reg[5]/C
                            (rising edge-triggered cell FDCE)
  Destination:            vga/h_count_reg_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.263ns  (logic 0.141ns (53.554%)  route 0.122ns (46.446%))
  Logic Levels:           1  (FDCE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y8           FDCE                         0.000     0.000 r  vga/h_count_next_reg[5]/C
    SLICE_X3Y8           FDCE (Prop_fdce_C_Q)         0.141     0.141 r  vga/h_count_next_reg[5]/Q
                         net (fo=2, routed)           0.122     0.263    vga/h_count_next[5]
    SLICE_X5Y8           FDCE                                         r  vga/h_count_reg_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=118, routed)         0.863     1.990    vga/clk_IBUF_BUFG
    SLICE_X5Y8           FDCE                                         r  vga/h_count_reg_reg[5]/C

Slack:                    inf
  Source:                 vga/h_count_next_reg[5]/C
                            (rising edge-triggered cell FDCE)
  Destination:            vga/h_count_reg_reg[5]_rep/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.263ns  (logic 0.141ns (53.554%)  route 0.122ns (46.446%))
  Logic Levels:           1  (FDCE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y8           FDCE                         0.000     0.000 r  vga/h_count_next_reg[5]/C
    SLICE_X3Y8           FDCE (Prop_fdce_C_Q)         0.141     0.141 r  vga/h_count_next_reg[5]/Q
                         net (fo=2, routed)           0.122     0.263    vga/h_count_next[5]
    SLICE_X5Y8           FDCE                                         r  vga/h_count_reg_reg[5]_rep/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=118, routed)         0.863     1.990    vga/clk_IBUF_BUFG
    SLICE_X5Y8           FDCE                                         r  vga/h_count_reg_reg[5]_rep/C

Slack:                    inf
  Source:                 vga/h_count_next_reg[3]/C
                            (rising edge-triggered cell FDCE)
  Destination:            vga/h_count_reg_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.285ns  (logic 0.148ns (51.919%)  route 0.137ns (48.081%))
  Logic Levels:           1  (FDCE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y9           FDCE                         0.000     0.000 r  vga/h_count_next_reg[3]/C
    SLICE_X8Y9           FDCE (Prop_fdce_C_Q)         0.148     0.148 r  vga/h_count_next_reg[3]/Q
                         net (fo=7, routed)           0.137     0.285    vga/h_count_next[3]
    SLICE_X10Y10         FDCE                                         r  vga/h_count_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=118, routed)         0.834     1.961    vga/clk_IBUF_BUFG
    SLICE_X10Y10         FDCE                                         r  vga/h_count_reg_reg[3]/C

Slack:                    inf
  Source:                 vga/h_count_next_reg[3]/C
                            (rising edge-triggered cell FDCE)
  Destination:            vga/h_count_reg_reg[3]_rep__2/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.285ns  (logic 0.148ns (51.919%)  route 0.137ns (48.081%))
  Logic Levels:           1  (FDCE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y9           FDCE                         0.000     0.000 r  vga/h_count_next_reg[3]/C
    SLICE_X8Y9           FDCE (Prop_fdce_C_Q)         0.148     0.148 r  vga/h_count_next_reg[3]/Q
                         net (fo=7, routed)           0.137     0.285    vga/h_count_next[3]
    SLICE_X10Y10         FDCE                                         r  vga/h_count_reg_reg[3]_rep__2/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=118, routed)         0.834     1.961    vga/clk_IBUF_BUFG
    SLICE_X10Y10         FDCE                                         r  vga/h_count_reg_reg[3]_rep__2/C

Slack:                    inf
  Source:                 vga/h_count_next_reg[3]/C
                            (rising edge-triggered cell FDCE)
  Destination:            vga/h_count_reg_reg[3]_rep__0/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.294ns  (logic 0.148ns (50.420%)  route 0.146ns (49.580%))
  Logic Levels:           1  (FDCE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y9           FDCE                         0.000     0.000 r  vga/h_count_next_reg[3]/C
    SLICE_X8Y9           FDCE (Prop_fdce_C_Q)         0.148     0.148 r  vga/h_count_next_reg[3]/Q
                         net (fo=7, routed)           0.146     0.294    vga/h_count_next[3]
    SLICE_X10Y10         FDCE                                         r  vga/h_count_reg_reg[3]_rep__0/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=118, routed)         0.834     1.961    vga/clk_IBUF_BUFG
    SLICE_X10Y10         FDCE                                         r  vga/h_count_reg_reg[3]_rep__0/C

Slack:                    inf
  Source:                 vga/h_count_next_reg[3]/C
                            (rising edge-triggered cell FDCE)
  Destination:            vga/h_count_reg_reg[3]_rep__1/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.294ns  (logic 0.148ns (50.420%)  route 0.146ns (49.580%))
  Logic Levels:           1  (FDCE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y9           FDCE                         0.000     0.000 r  vga/h_count_next_reg[3]/C
    SLICE_X8Y9           FDCE (Prop_fdce_C_Q)         0.148     0.148 r  vga/h_count_next_reg[3]/Q
                         net (fo=7, routed)           0.146     0.294    vga/h_count_next[3]
    SLICE_X10Y10         FDCE                                         r  vga/h_count_reg_reg[3]_rep__1/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=118, routed)         0.834     1.961    vga/clk_IBUF_BUFG
    SLICE_X10Y10         FDCE                                         r  vga/h_count_reg_reg[3]_rep__1/C





