// Copyright (C) 1991-2014 Altera Corporation. All rights reserved.
// Your use of Altera Corporation's design tools, logic functions 
// and other software and tools, and its AMPP partner logic 
// functions, and any output files from any of the foregoing 
// (including device programming or simulation files), and any 
// associated documentation or information are expressly subject 
// to the terms and conditions of the Altera Program License 
// Subscription Agreement, the Altera Quartus II License Agreement,
// the Altera MegaCore Function License Agreement, or other 
// applicable license agreement, including, without limitation, 
// that your use is for the sole purpose of programming logic 
// devices manufactured by Altera and sold by Altera or its 
// authorized distributors.  Please refer to the applicable 
// agreement for further details.

// VENDOR "Altera"
// PROGRAM "Quartus II 64-Bit"
// VERSION "Version 14.0.2 Build 209 09/17/2014 SJ Full Version"

// DATE "04/04/2018 09:22:45"

// 
// Device: Altera EP4CE115F29C7 Package FBGA780
// 

// 
// This Verilog file should be used for ModelSim-Altera (Verilog) only
// 

`timescale 1 ps/ 1 ps

module CPU_TEST_Sim (
	cpuClk,
	memClk,
	rst,
	outA,
	outB,
	outC,
	outZ,
	outIR,
	outPC,
	addrOut,
	wEn,
	memDataOut,
	memDataIn,
	T_Info,
	wen_mem,
	en_mem);
input 	cpuClk;
input 	memClk;
input 	rst;
output 	[31:0] outA;
output 	[31:0] outB;
output 	outC;
output 	outZ;
output 	[31:0] outIR;
output 	[31:0] outPC;
output 	[5:0] addrOut;
output 	wEn;
output 	[31:0] memDataOut;
output 	[31:0] memDataIn;
output 	[2:0] T_Info;
output 	wen_mem;
output 	en_mem;

// Design Ports Information
// outA[0]	=>  Location: PIN_AF16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// outA[1]	=>  Location: PIN_U26,	 I/O Standard: 2.5 V,	 Current Strength: Default
// outA[2]	=>  Location: PIN_AF11,	 I/O Standard: 2.5 V,	 Current Strength: Default
// outA[3]	=>  Location: PIN_AE7,	 I/O Standard: 2.5 V,	 Current Strength: Default
// outA[4]	=>  Location: PIN_AG10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// outA[5]	=>  Location: PIN_U6,	 I/O Standard: 2.5 V,	 Current Strength: Default
// outA[6]	=>  Location: PIN_Y13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// outA[7]	=>  Location: PIN_U8,	 I/O Standard: 2.5 V,	 Current Strength: Default
// outA[8]	=>  Location: PIN_AB14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// outA[9]	=>  Location: PIN_AC11,	 I/O Standard: 2.5 V,	 Current Strength: Default
// outA[10]	=>  Location: PIN_E15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// outA[11]	=>  Location: PIN_A17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// outA[12]	=>  Location: PIN_AB16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// outA[13]	=>  Location: PIN_AA16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// outA[14]	=>  Location: PIN_AB15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// outA[15]	=>  Location: PIN_AC14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// outA[16]	=>  Location: PIN_F15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// outA[17]	=>  Location: PIN_AG17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// outA[18]	=>  Location: PIN_AH17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// outA[19]	=>  Location: PIN_AD14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// outA[20]	=>  Location: PIN_V22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// outA[21]	=>  Location: PIN_AH8,	 I/O Standard: 2.5 V,	 Current Strength: Default
// outA[22]	=>  Location: PIN_AD10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// outA[23]	=>  Location: PIN_AD11,	 I/O Standard: 2.5 V,	 Current Strength: Default
// outA[24]	=>  Location: PIN_V3,	 I/O Standard: 2.5 V,	 Current Strength: Default
// outA[25]	=>  Location: PIN_AE18,	 I/O Standard: 2.5 V,	 Current Strength: Default
// outA[26]	=>  Location: PIN_L1,	 I/O Standard: 2.5 V,	 Current Strength: Default
// outA[27]	=>  Location: PIN_AG23,	 I/O Standard: 2.5 V,	 Current Strength: Default
// outA[28]	=>  Location: PIN_AD12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// outA[29]	=>  Location: PIN_AH19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// outA[30]	=>  Location: PIN_D13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// outA[31]	=>  Location: PIN_P1,	 I/O Standard: 2.5 V,	 Current Strength: Default
// outB[0]	=>  Location: PIN_U22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// outB[1]	=>  Location: PIN_U3,	 I/O Standard: 2.5 V,	 Current Strength: Default
// outB[2]	=>  Location: PIN_U1,	 I/O Standard: 2.5 V,	 Current Strength: Default
// outB[3]	=>  Location: PIN_Y12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// outB[4]	=>  Location: PIN_AE16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// outB[5]	=>  Location: PIN_C14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// outB[6]	=>  Location: PIN_AA12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// outB[7]	=>  Location: PIN_AE1,	 I/O Standard: 2.5 V,	 Current Strength: Default
// outB[8]	=>  Location: PIN_U24,	 I/O Standard: 2.5 V,	 Current Strength: Default
// outB[9]	=>  Location: PIN_AF8,	 I/O Standard: 2.5 V,	 Current Strength: Default
// outB[10]	=>  Location: PIN_W21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// outB[11]	=>  Location: PIN_AD17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// outB[12]	=>  Location: PIN_AF15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// outB[13]	=>  Location: PIN_AF18,	 I/O Standard: 2.5 V,	 Current Strength: Default
// outB[14]	=>  Location: PIN_AA15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// outB[15]	=>  Location: PIN_J13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// outB[16]	=>  Location: PIN_AH22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// outB[17]	=>  Location: PIN_AF20,	 I/O Standard: 2.5 V,	 Current Strength: Default
// outB[18]	=>  Location: PIN_AH23,	 I/O Standard: 2.5 V,	 Current Strength: Default
// outB[19]	=>  Location: PIN_H14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// outB[20]	=>  Location: PIN_R1,	 I/O Standard: 2.5 V,	 Current Strength: Default
// outB[21]	=>  Location: PIN_J12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// outB[22]	=>  Location: PIN_AF10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// outB[23]	=>  Location: PIN_E14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// outB[24]	=>  Location: PIN_V2,	 I/O Standard: 2.5 V,	 Current Strength: Default
// outB[25]	=>  Location: PIN_AD15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// outB[26]	=>  Location: PIN_V6,	 I/O Standard: 2.5 V,	 Current Strength: Default
// outB[27]	=>  Location: PIN_AF17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// outB[28]	=>  Location: PIN_AF14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// outB[29]	=>  Location: PIN_AG19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// outB[30]	=>  Location: PIN_AH21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// outB[31]	=>  Location: PIN_AG21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// outC	=>  Location: PIN_U21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// outZ	=>  Location: PIN_Y14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// outIR[0]	=>  Location: PIN_AC15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// outIR[1]	=>  Location: PIN_R2,	 I/O Standard: 2.5 V,	 Current Strength: Default
// outIR[2]	=>  Location: PIN_AG12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// outIR[3]	=>  Location: PIN_AC12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// outIR[4]	=>  Location: PIN_AE15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// outIR[5]	=>  Location: PIN_Y3,	 I/O Standard: 2.5 V,	 Current Strength: Default
// outIR[6]	=>  Location: PIN_AA13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// outIR[7]	=>  Location: PIN_AD1,	 I/O Standard: 2.5 V,	 Current Strength: Default
// outIR[8]	=>  Location: PIN_AE2,	 I/O Standard: 2.5 V,	 Current Strength: Default
// outIR[9]	=>  Location: PIN_W1,	 I/O Standard: 2.5 V,	 Current Strength: Default
// outIR[10]	=>  Location: PIN_AB13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// outIR[11]	=>  Location: PIN_G13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// outIR[12]	=>  Location: PIN_C10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// outIR[13]	=>  Location: PIN_AH12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// outIR[14]	=>  Location: PIN_Y15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// outIR[15]	=>  Location: PIN_B10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// outIR[16]	=>  Location: PIN_F14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// outIR[17]	=>  Location: PIN_C13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// outIR[18]	=>  Location: PIN_AE19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// outIR[19]	=>  Location: PIN_AE14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// outIR[20]	=>  Location: PIN_AD2,	 I/O Standard: 2.5 V,	 Current Strength: Default
// outIR[21]	=>  Location: PIN_U7,	 I/O Standard: 2.5 V,	 Current Strength: Default
// outIR[22]	=>  Location: PIN_AB12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// outIR[23]	=>  Location: PIN_W2,	 I/O Standard: 2.5 V,	 Current Strength: Default
// outIR[24]	=>  Location: PIN_AH10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// outIR[25]	=>  Location: PIN_R4,	 I/O Standard: 2.5 V,	 Current Strength: Default
// outIR[26]	=>  Location: PIN_AA14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// outIR[27]	=>  Location: PIN_AC17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// outIR[28]	=>  Location: PIN_T4,	 I/O Standard: 2.5 V,	 Current Strength: Default
// outIR[29]	=>  Location: PIN_AF12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// outIR[30]	=>  Location: PIN_AE17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// outIR[31]	=>  Location: PIN_C12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// outPC[0]	=>  Location: PIN_V8,	 I/O Standard: 2.5 V,	 Current Strength: Default
// outPC[1]	=>  Location: PIN_AC18,	 I/O Standard: 2.5 V,	 Current Strength: Default
// outPC[2]	=>  Location: PIN_AC8,	 I/O Standard: 2.5 V,	 Current Strength: Default
// outPC[3]	=>  Location: PIN_R6,	 I/O Standard: 2.5 V,	 Current Strength: Default
// outPC[4]	=>  Location: PIN_AE9,	 I/O Standard: 2.5 V,	 Current Strength: Default
// outPC[5]	=>  Location: PIN_R5,	 I/O Standard: 2.5 V,	 Current Strength: Default
// outPC[6]	=>  Location: PIN_AA10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// outPC[7]	=>  Location: PIN_AC10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// outPC[8]	=>  Location: PIN_V1,	 I/O Standard: 2.5 V,	 Current Strength: Default
// outPC[9]	=>  Location: PIN_AG8,	 I/O Standard: 2.5 V,	 Current Strength: Default
// outPC[10]	=>  Location: PIN_AB1,	 I/O Standard: 2.5 V,	 Current Strength: Default
// outPC[11]	=>  Location: PIN_T7,	 I/O Standard: 2.5 V,	 Current Strength: Default
// outPC[12]	=>  Location: PIN_R3,	 I/O Standard: 2.5 V,	 Current Strength: Default
// outPC[13]	=>  Location: PIN_AB2,	 I/O Standard: 2.5 V,	 Current Strength: Default
// outPC[14]	=>  Location: PIN_AG11,	 I/O Standard: 2.5 V,	 Current Strength: Default
// outPC[15]	=>  Location: PIN_AB3,	 I/O Standard: 2.5 V,	 Current Strength: Default
// outPC[16]	=>  Location: PIN_V4,	 I/O Standard: 2.5 V,	 Current Strength: Default
// outPC[17]	=>  Location: PIN_H13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// outPC[18]	=>  Location: PIN_AF13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// outPC[19]	=>  Location: PIN_Y4,	 I/O Standard: 2.5 V,	 Current Strength: Default
// outPC[20]	=>  Location: PIN_AA3,	 I/O Standard: 2.5 V,	 Current Strength: Default
// outPC[21]	=>  Location: PIN_AE13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// outPC[22]	=>  Location: PIN_AC1,	 I/O Standard: 2.5 V,	 Current Strength: Default
// outPC[23]	=>  Location: PIN_AH11,	 I/O Standard: 2.5 V,	 Current Strength: Default
// outPC[24]	=>  Location: PIN_AE12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// outPC[25]	=>  Location: PIN_AC3,	 I/O Standard: 2.5 V,	 Current Strength: Default
// outPC[26]	=>  Location: PIN_U5,	 I/O Standard: 2.5 V,	 Current Strength: Default
// outPC[27]	=>  Location: PIN_AD3,	 I/O Standard: 2.5 V,	 Current Strength: Default
// outPC[28]	=>  Location: PIN_AB10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// outPC[29]	=>  Location: PIN_AE11,	 I/O Standard: 2.5 V,	 Current Strength: Default
// outPC[30]	=>  Location: PIN_U25,	 I/O Standard: 2.5 V,	 Current Strength: Default
// outPC[31]	=>  Location: PIN_AC2,	 I/O Standard: 2.5 V,	 Current Strength: Default
// addrOut[0]	=>  Location: PIN_V5,	 I/O Standard: 2.5 V,	 Current Strength: Default
// addrOut[1]	=>  Location: PIN_AE25,	 I/O Standard: 2.5 V,	 Current Strength: Default
// addrOut[2]	=>  Location: PIN_AA8,	 I/O Standard: 2.5 V,	 Current Strength: Default
// addrOut[3]	=>  Location: PIN_U4,	 I/O Standard: 2.5 V,	 Current Strength: Default
// addrOut[4]	=>  Location: PIN_AB11,	 I/O Standard: 2.5 V,	 Current Strength: Default
// addrOut[5]	=>  Location: PIN_T3,	 I/O Standard: 2.5 V,	 Current Strength: Default
// wEn	=>  Location: PIN_A26,	 I/O Standard: 2.5 V,	 Current Strength: Default
// memDataOut[0]	=>  Location: PIN_C15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// memDataOut[1]	=>  Location: PIN_L2,	 I/O Standard: 2.5 V,	 Current Strength: Default
// memDataOut[2]	=>  Location: PIN_AB8,	 I/O Standard: 2.5 V,	 Current Strength: Default
// memDataOut[3]	=>  Location: PIN_A11,	 I/O Standard: 2.5 V,	 Current Strength: Default
// memDataOut[4]	=>  Location: PIN_AG4,	 I/O Standard: 2.5 V,	 Current Strength: Default
// memDataOut[5]	=>  Location: PIN_U2,	 I/O Standard: 2.5 V,	 Current Strength: Default
// memDataOut[6]	=>  Location: PIN_G14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// memDataOut[7]	=>  Location: PIN_AG22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// memDataOut[8]	=>  Location: PIN_AB9,	 I/O Standard: 2.5 V,	 Current Strength: Default
// memDataOut[9]	=>  Location: PIN_AF7,	 I/O Standard: 2.5 V,	 Current Strength: Default
// memDataOut[10]	=>  Location: PIN_AH18,	 I/O Standard: 2.5 V,	 Current Strength: Default
// memDataOut[11]	=>  Location: PIN_AG6,	 I/O Standard: 2.5 V,	 Current Strength: Default
// memDataOut[12]	=>  Location: PIN_AG18,	 I/O Standard: 2.5 V,	 Current Strength: Default
// memDataOut[13]	=>  Location: PIN_J15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// memDataOut[14]	=>  Location: PIN_AG7,	 I/O Standard: 2.5 V,	 Current Strength: Default
// memDataOut[15]	=>  Location: PIN_P2,	 I/O Standard: 2.5 V,	 Current Strength: Default
// memDataOut[16]	=>  Location: PIN_D15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// memDataOut[17]	=>  Location: PIN_M2,	 I/O Standard: 2.5 V,	 Current Strength: Default
// memDataOut[18]	=>  Location: PIN_AF24,	 I/O Standard: 2.5 V,	 Current Strength: Default
// memDataOut[19]	=>  Location: PIN_AA4,	 I/O Standard: 2.5 V,	 Current Strength: Default
// memDataOut[20]	=>  Location: PIN_AF9,	 I/O Standard: 2.5 V,	 Current Strength: Default
// memDataOut[21]	=>  Location: PIN_T8,	 I/O Standard: 2.5 V,	 Current Strength: Default
// memDataOut[22]	=>  Location: PIN_AH7,	 I/O Standard: 2.5 V,	 Current Strength: Default
// memDataOut[23]	=>  Location: PIN_AE8,	 I/O Standard: 2.5 V,	 Current Strength: Default
// memDataOut[24]	=>  Location: PIN_AE21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// memDataOut[25]	=>  Location: PIN_U28,	 I/O Standard: 2.5 V,	 Current Strength: Default
// memDataOut[26]	=>  Location: PIN_AF19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// memDataOut[27]	=>  Location: PIN_AF25,	 I/O Standard: 2.5 V,	 Current Strength: Default
// memDataOut[28]	=>  Location: PIN_N8,	 I/O Standard: 2.5 V,	 Current Strength: Default
// memDataOut[29]	=>  Location: PIN_D14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// memDataOut[30]	=>  Location: PIN_J14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// memDataOut[31]	=>  Location: PIN_B11,	 I/O Standard: 2.5 V,	 Current Strength: Default
// memDataIn[0]	=>  Location: PIN_Y7,	 I/O Standard: 2.5 V,	 Current Strength: Default
// memDataIn[1]	=>  Location: PIN_H17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// memDataIn[2]	=>  Location: PIN_B4,	 I/O Standard: 2.5 V,	 Current Strength: Default
// memDataIn[3]	=>  Location: PIN_F17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// memDataIn[4]	=>  Location: PIN_J17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// memDataIn[5]	=>  Location: PIN_C21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// memDataIn[6]	=>  Location: PIN_C9,	 I/O Standard: 2.5 V,	 Current Strength: Default
// memDataIn[7]	=>  Location: PIN_G17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// memDataIn[8]	=>  Location: PIN_AF23,	 I/O Standard: 2.5 V,	 Current Strength: Default
// memDataIn[9]	=>  Location: PIN_V23,	 I/O Standard: 2.5 V,	 Current Strength: Default
// memDataIn[10]	=>  Location: PIN_F11,	 I/O Standard: 2.5 V,	 Current Strength: Default
// memDataIn[11]	=>  Location: PIN_R24,	 I/O Standard: 2.5 V,	 Current Strength: Default
// memDataIn[12]	=>  Location: PIN_E7,	 I/O Standard: 2.5 V,	 Current Strength: Default
// memDataIn[13]	=>  Location: PIN_AE3,	 I/O Standard: 2.5 V,	 Current Strength: Default
// memDataIn[14]	=>  Location: PIN_AB19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// memDataIn[15]	=>  Location: PIN_H6,	 I/O Standard: 2.5 V,	 Current Strength: Default
// memDataIn[16]	=>  Location: PIN_AH3,	 I/O Standard: 2.5 V,	 Current Strength: Default
// memDataIn[17]	=>  Location: PIN_AB26,	 I/O Standard: 2.5 V,	 Current Strength: Default
// memDataIn[18]	=>  Location: PIN_AC21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// memDataIn[19]	=>  Location: PIN_A8,	 I/O Standard: 2.5 V,	 Current Strength: Default
// memDataIn[20]	=>  Location: PIN_AA26,	 I/O Standard: 2.5 V,	 Current Strength: Default
// memDataIn[21]	=>  Location: PIN_A25,	 I/O Standard: 2.5 V,	 Current Strength: Default
// memDataIn[22]	=>  Location: PIN_G20,	 I/O Standard: 2.5 V,	 Current Strength: Default
// memDataIn[23]	=>  Location: PIN_AA22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// memDataIn[24]	=>  Location: PIN_AD7,	 I/O Standard: 2.5 V,	 Current Strength: Default
// memDataIn[25]	=>  Location: PIN_AD26,	 I/O Standard: 2.5 V,	 Current Strength: Default
// memDataIn[26]	=>  Location: PIN_E25,	 I/O Standard: 2.5 V,	 Current Strength: Default
// memDataIn[27]	=>  Location: PIN_AH6,	 I/O Standard: 2.5 V,	 Current Strength: Default
// memDataIn[28]	=>  Location: PIN_AE5,	 I/O Standard: 2.5 V,	 Current Strength: Default
// memDataIn[29]	=>  Location: PIN_K28,	 I/O Standard: 2.5 V,	 Current Strength: Default
// memDataIn[30]	=>  Location: PIN_F8,	 I/O Standard: 2.5 V,	 Current Strength: Default
// memDataIn[31]	=>  Location: PIN_R23,	 I/O Standard: 2.5 V,	 Current Strength: Default
// T_Info[0]	=>  Location: PIN_R7,	 I/O Standard: 2.5 V,	 Current Strength: Default
// T_Info[1]	=>  Location: PIN_AE10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// T_Info[2]	=>  Location: PIN_D12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// wen_mem	=>  Location: PIN_D6,	 I/O Standard: 2.5 V,	 Current Strength: Default
// en_mem	=>  Location: PIN_C26,	 I/O Standard: 2.5 V,	 Current Strength: Default
// cpuClk	=>  Location: PIN_J1,	 I/O Standard: 2.5 V,	 Current Strength: Default
// memClk	=>  Location: PIN_Y2,	 I/O Standard: 2.5 V,	 Current Strength: Default
// rst	=>  Location: PIN_A12,	 I/O Standard: 2.5 V,	 Current Strength: Default


wire gnd;
wire vcc;
wire unknown;

assign gnd = 1'b0;
assign vcc = 1'b1;
assign unknown = 1'bx;

tri1 devclrn;
tri1 devpor;
tri1 devoe;
// synopsys translate_off
initial $sdf_annotate("lab6_min_1200mv_0c_v_fast.sdo");
// synopsys translate_on

wire \outA[0]~output_o ;
wire \outA[1]~output_o ;
wire \outA[2]~output_o ;
wire \outA[3]~output_o ;
wire \outA[4]~output_o ;
wire \outA[5]~output_o ;
wire \outA[6]~output_o ;
wire \outA[7]~output_o ;
wire \outA[8]~output_o ;
wire \outA[9]~output_o ;
wire \outA[10]~output_o ;
wire \outA[11]~output_o ;
wire \outA[12]~output_o ;
wire \outA[13]~output_o ;
wire \outA[14]~output_o ;
wire \outA[15]~output_o ;
wire \outA[16]~output_o ;
wire \outA[17]~output_o ;
wire \outA[18]~output_o ;
wire \outA[19]~output_o ;
wire \outA[20]~output_o ;
wire \outA[21]~output_o ;
wire \outA[22]~output_o ;
wire \outA[23]~output_o ;
wire \outA[24]~output_o ;
wire \outA[25]~output_o ;
wire \outA[26]~output_o ;
wire \outA[27]~output_o ;
wire \outA[28]~output_o ;
wire \outA[29]~output_o ;
wire \outA[30]~output_o ;
wire \outA[31]~output_o ;
wire \outB[0]~output_o ;
wire \outB[1]~output_o ;
wire \outB[2]~output_o ;
wire \outB[3]~output_o ;
wire \outB[4]~output_o ;
wire \outB[5]~output_o ;
wire \outB[6]~output_o ;
wire \outB[7]~output_o ;
wire \outB[8]~output_o ;
wire \outB[9]~output_o ;
wire \outB[10]~output_o ;
wire \outB[11]~output_o ;
wire \outB[12]~output_o ;
wire \outB[13]~output_o ;
wire \outB[14]~output_o ;
wire \outB[15]~output_o ;
wire \outB[16]~output_o ;
wire \outB[17]~output_o ;
wire \outB[18]~output_o ;
wire \outB[19]~output_o ;
wire \outB[20]~output_o ;
wire \outB[21]~output_o ;
wire \outB[22]~output_o ;
wire \outB[23]~output_o ;
wire \outB[24]~output_o ;
wire \outB[25]~output_o ;
wire \outB[26]~output_o ;
wire \outB[27]~output_o ;
wire \outB[28]~output_o ;
wire \outB[29]~output_o ;
wire \outB[30]~output_o ;
wire \outB[31]~output_o ;
wire \outC~output_o ;
wire \outZ~output_o ;
wire \outIR[0]~output_o ;
wire \outIR[1]~output_o ;
wire \outIR[2]~output_o ;
wire \outIR[3]~output_o ;
wire \outIR[4]~output_o ;
wire \outIR[5]~output_o ;
wire \outIR[6]~output_o ;
wire \outIR[7]~output_o ;
wire \outIR[8]~output_o ;
wire \outIR[9]~output_o ;
wire \outIR[10]~output_o ;
wire \outIR[11]~output_o ;
wire \outIR[12]~output_o ;
wire \outIR[13]~output_o ;
wire \outIR[14]~output_o ;
wire \outIR[15]~output_o ;
wire \outIR[16]~output_o ;
wire \outIR[17]~output_o ;
wire \outIR[18]~output_o ;
wire \outIR[19]~output_o ;
wire \outIR[20]~output_o ;
wire \outIR[21]~output_o ;
wire \outIR[22]~output_o ;
wire \outIR[23]~output_o ;
wire \outIR[24]~output_o ;
wire \outIR[25]~output_o ;
wire \outIR[26]~output_o ;
wire \outIR[27]~output_o ;
wire \outIR[28]~output_o ;
wire \outIR[29]~output_o ;
wire \outIR[30]~output_o ;
wire \outIR[31]~output_o ;
wire \outPC[0]~output_o ;
wire \outPC[1]~output_o ;
wire \outPC[2]~output_o ;
wire \outPC[3]~output_o ;
wire \outPC[4]~output_o ;
wire \outPC[5]~output_o ;
wire \outPC[6]~output_o ;
wire \outPC[7]~output_o ;
wire \outPC[8]~output_o ;
wire \outPC[9]~output_o ;
wire \outPC[10]~output_o ;
wire \outPC[11]~output_o ;
wire \outPC[12]~output_o ;
wire \outPC[13]~output_o ;
wire \outPC[14]~output_o ;
wire \outPC[15]~output_o ;
wire \outPC[16]~output_o ;
wire \outPC[17]~output_o ;
wire \outPC[18]~output_o ;
wire \outPC[19]~output_o ;
wire \outPC[20]~output_o ;
wire \outPC[21]~output_o ;
wire \outPC[22]~output_o ;
wire \outPC[23]~output_o ;
wire \outPC[24]~output_o ;
wire \outPC[25]~output_o ;
wire \outPC[26]~output_o ;
wire \outPC[27]~output_o ;
wire \outPC[28]~output_o ;
wire \outPC[29]~output_o ;
wire \outPC[30]~output_o ;
wire \outPC[31]~output_o ;
wire \addrOut[0]~output_o ;
wire \addrOut[1]~output_o ;
wire \addrOut[2]~output_o ;
wire \addrOut[3]~output_o ;
wire \addrOut[4]~output_o ;
wire \addrOut[5]~output_o ;
wire \wEn~output_o ;
wire \memDataOut[0]~output_o ;
wire \memDataOut[1]~output_o ;
wire \memDataOut[2]~output_o ;
wire \memDataOut[3]~output_o ;
wire \memDataOut[4]~output_o ;
wire \memDataOut[5]~output_o ;
wire \memDataOut[6]~output_o ;
wire \memDataOut[7]~output_o ;
wire \memDataOut[8]~output_o ;
wire \memDataOut[9]~output_o ;
wire \memDataOut[10]~output_o ;
wire \memDataOut[11]~output_o ;
wire \memDataOut[12]~output_o ;
wire \memDataOut[13]~output_o ;
wire \memDataOut[14]~output_o ;
wire \memDataOut[15]~output_o ;
wire \memDataOut[16]~output_o ;
wire \memDataOut[17]~output_o ;
wire \memDataOut[18]~output_o ;
wire \memDataOut[19]~output_o ;
wire \memDataOut[20]~output_o ;
wire \memDataOut[21]~output_o ;
wire \memDataOut[22]~output_o ;
wire \memDataOut[23]~output_o ;
wire \memDataOut[24]~output_o ;
wire \memDataOut[25]~output_o ;
wire \memDataOut[26]~output_o ;
wire \memDataOut[27]~output_o ;
wire \memDataOut[28]~output_o ;
wire \memDataOut[29]~output_o ;
wire \memDataOut[30]~output_o ;
wire \memDataOut[31]~output_o ;
wire \memDataIn[0]~output_o ;
wire \memDataIn[1]~output_o ;
wire \memDataIn[2]~output_o ;
wire \memDataIn[3]~output_o ;
wire \memDataIn[4]~output_o ;
wire \memDataIn[5]~output_o ;
wire \memDataIn[6]~output_o ;
wire \memDataIn[7]~output_o ;
wire \memDataIn[8]~output_o ;
wire \memDataIn[9]~output_o ;
wire \memDataIn[10]~output_o ;
wire \memDataIn[11]~output_o ;
wire \memDataIn[12]~output_o ;
wire \memDataIn[13]~output_o ;
wire \memDataIn[14]~output_o ;
wire \memDataIn[15]~output_o ;
wire \memDataIn[16]~output_o ;
wire \memDataIn[17]~output_o ;
wire \memDataIn[18]~output_o ;
wire \memDataIn[19]~output_o ;
wire \memDataIn[20]~output_o ;
wire \memDataIn[21]~output_o ;
wire \memDataIn[22]~output_o ;
wire \memDataIn[23]~output_o ;
wire \memDataIn[24]~output_o ;
wire \memDataIn[25]~output_o ;
wire \memDataIn[26]~output_o ;
wire \memDataIn[27]~output_o ;
wire \memDataIn[28]~output_o ;
wire \memDataIn[29]~output_o ;
wire \memDataIn[30]~output_o ;
wire \memDataIn[31]~output_o ;
wire \T_Info[0]~output_o ;
wire \T_Info[1]~output_o ;
wire \T_Info[2]~output_o ;
wire \wen_mem~output_o ;
wire \en_mem~output_o ;
wire \cpuClk~input_o ;
wire \cpuClk~inputclkctrl_outclk ;
wire \main_processor|CONTROL_UNIT|present_state.state_0~0_combout ;
wire \rst~input_o ;
wire \main_processor|RC|Enable_PD~1_combout ;
wire \main_processor|RC|Add0~0_combout ;
wire \main_processor|RC|Add0~2_combout ;
wire \main_processor|RC|state[31]~0_combout ;
wire \main_processor|RC|Add0~1 ;
wire \main_processor|RC|Add0~3_combout ;
wire \main_processor|RC|Add0~5_combout ;
wire \main_processor|RC|Add0~4 ;
wire \main_processor|RC|Add0~6_combout ;
wire \main_processor|RC|Add0~8_combout ;
wire \main_processor|RC|Add0~7 ;
wire \main_processor|RC|Add0~9_combout ;
wire \main_processor|RC|Add0~11_combout ;
wire \main_processor|RC|Add0~10 ;
wire \main_processor|RC|Add0~12_combout ;
wire \main_processor|RC|Add0~14_combout ;
wire \main_processor|RC|Add0~13 ;
wire \main_processor|RC|Add0~15_combout ;
wire \main_processor|RC|Add0~17_combout ;
wire \main_processor|RC|Add0~16 ;
wire \main_processor|RC|Add0~18_combout ;
wire \main_processor|RC|Add0~20_combout ;
wire \main_processor|RC|Add0~19 ;
wire \main_processor|RC|Add0~21_combout ;
wire \main_processor|RC|Add0~23_combout ;
wire \main_processor|RC|Add0~22 ;
wire \main_processor|RC|Add0~24_combout ;
wire \main_processor|RC|Add0~26_combout ;
wire \main_processor|RC|Add0~25 ;
wire \main_processor|RC|Add0~27_combout ;
wire \main_processor|RC|Add0~29_combout ;
wire \main_processor|RC|Add0~28 ;
wire \main_processor|RC|Add0~30_combout ;
wire \main_processor|RC|Add0~32_combout ;
wire \main_processor|RC|Add0~31 ;
wire \main_processor|RC|Add0~33_combout ;
wire \main_processor|RC|Add0~35_combout ;
wire \main_processor|RC|Add0~34 ;
wire \main_processor|RC|Add0~36_combout ;
wire \main_processor|RC|Add0~38_combout ;
wire \main_processor|RC|Add0~37 ;
wire \main_processor|RC|Add0~39_combout ;
wire \main_processor|RC|Add0~41_combout ;
wire \main_processor|RC|Add0~40 ;
wire \main_processor|RC|Add0~42_combout ;
wire \main_processor|RC|Add0~44_combout ;
wire \main_processor|RC|Add0~43 ;
wire \main_processor|RC|Add0~45_combout ;
wire \main_processor|RC|Add0~47_combout ;
wire \main_processor|RC|Add0~46 ;
wire \main_processor|RC|Add0~48_combout ;
wire \main_processor|RC|Add0~50_combout ;
wire \main_processor|RC|Add0~49 ;
wire \main_processor|RC|Add0~51_combout ;
wire \main_processor|RC|Add0~53_combout ;
wire \main_processor|RC|Add0~52 ;
wire \main_processor|RC|Add0~54_combout ;
wire \main_processor|RC|Add0~56_combout ;
wire \main_processor|RC|Add0~55 ;
wire \main_processor|RC|Add0~57_combout ;
wire \main_processor|RC|Add0~59_combout ;
wire \main_processor|RC|Add0~58 ;
wire \main_processor|RC|Add0~60_combout ;
wire \main_processor|RC|Add0~70_combout ;
wire \main_processor|RC|Add0~61 ;
wire \main_processor|RC|Add0~62_combout ;
wire \main_processor|RC|Add0~71_combout ;
wire \main_processor|RC|Add0~63 ;
wire \main_processor|RC|Add0~64_combout ;
wire \main_processor|RC|Add0~66_combout ;
wire \main_processor|RC|Add0~65 ;
wire \main_processor|RC|Add0~67_combout ;
wire \main_processor|RC|Add0~69_combout ;
wire \main_processor|RC|Add0~68 ;
wire \main_processor|RC|Add0~72_combout ;
wire \main_processor|RC|Add0~74_combout ;
wire \main_processor|RC|Add0~73 ;
wire \main_processor|RC|Add0~75_combout ;
wire \main_processor|RC|Add0~77_combout ;
wire \main_processor|RC|Add0~76 ;
wire \main_processor|RC|Add0~78_combout ;
wire \main_processor|RC|Add0~80_combout ;
wire \main_processor|RC|Add0~79 ;
wire \main_processor|RC|Add0~81_combout ;
wire \main_processor|RC|Add0~83_combout ;
wire \main_processor|RC|Add0~82 ;
wire \main_processor|RC|Add0~84_combout ;
wire \main_processor|RC|Add0~86_combout ;
wire \main_processor|RC|Add0~85 ;
wire \main_processor|RC|Add0~87_combout ;
wire \main_processor|RC|Add0~89_combout ;
wire \main_processor|RC|Add0~88 ;
wire \main_processor|RC|Add0~90_combout ;
wire \main_processor|RC|Add0~92_combout ;
wire \main_processor|RC|Add0~91 ;
wire \main_processor|RC|Add0~93_combout ;
wire \main_processor|RC|Add0~95_combout ;
wire \main_processor|RC|LessThan0~8_combout ;
wire \main_processor|RC|LessThan0~9_combout ;
wire \main_processor|RC|LessThan0~6_combout ;
wire \main_processor|RC|LessThan0~5_combout ;
wire \main_processor|RC|LessThan0~7_combout ;
wire \main_processor|RC|LessThan0~0_combout ;
wire \main_processor|RC|LessThan0~2_combout ;
wire \main_processor|RC|LessThan0~1_combout ;
wire \main_processor|RC|LessThan0~3_combout ;
wire \main_processor|RC|LessThan0~4_combout ;
wire \main_processor|RC|LessThan0~10_combout ;
wire \main_processor|RC|Enable_PD~0_combout ;
wire \main_processor|RC|Enable_PD~q ;
wire \main_processor|CONTROL_UNIT|present_state.state_0~q ;
wire \main_processor|CONTROL_UNIT|present_state.state_1~0_combout ;
wire \main_processor|CONTROL_UNIT|present_state.state_1~q ;
wire \main_processor|CONTROL_UNIT|present_state.state_2~feeder_combout ;
wire \main_processor|CONTROL_UNIT|present_state.state_2~q ;
wire \memClk~input_o ;
wire \memClk~inputclkctrl_outclk ;
wire \main_processor|CONTROL_UNIT|Equal10~0_combout ;
wire \main_processor|CONTROL_UNIT|Equal7~9_combout ;
wire \main_processor|CONTROL_UNIT|Equal7~8_combout ;
wire \main_processor|CONTROL_UNIT|Equal7~7_combout ;
wire \main_processor|CONTROL_UNIT|A_Mux~1_combout ;
wire \main_processor|CONTROL_UNIT|Equal7~6_combout ;
wire \main_processor|CONTROL_UNIT|Equal7~4_combout ;
wire \main_processor|CONTROL_UNIT|Equal7~5_combout ;
wire \main_processor|CONTROL_UNIT|A_Mux~2_combout ;
wire \main_processor|CONTROL_UNIT|Equal7~1_combout ;
wire \main_processor|CONTROL_UNIT|IM_MUX1~1_combout ;
wire \main_processor|CONTROL_UNIT|Equal7~2_combout ;
wire \main_processor|CONTROL_UNIT|B_Mux~0_combout ;
wire \main_processor|CONTROL_UNIT|B_Mux~1_combout ;
wire \main_processor|CONTROL_UNIT|B_Mux~combout ;
wire \main_processor|DP|B_multiplexer|f[0]~0_combout ;
wire \main_processor|CONTROL_UNIT|clr_B~0_combout ;
wire \main_processor|CONTROL_UNIT|clr_B~1_combout ;
wire \main_processor|CONTROL_UNIT|clr_B~2_combout ;
wire \main_processor|CONTROL_UNIT|clr_B~combout ;
wire \main_processor|CONTROL_UNIT|ld_B~0_combout ;
wire \main_processor|CONTROL_UNIT|ld_B~1_combout ;
wire \main_processor|CONTROL_UNIT|ld_B~combout ;
wire \main_processor|CONTROL_UNIT|REG_Mux~1_combout ;
wire \main_processor|CONTROL_UNIT|REG_Mux~combout ;
wire \main_processor|DP|Data_memory_multiplexer|f[0]~0_combout ;
wire \main_processor|CONTROL_UNIT|IM_MUX1~combout ;
wire \main_processor|DP|A_multiplexer|f[1]~1_combout ;
wire \main_processor|CONTROL_UNIT|Equal14~0_combout ;
wire \main_processor|CONTROL_UNIT|clr_A~0_combout ;
wire \main_processor|CONTROL_UNIT|clr_A~combout ;
wire \main_processor|CONTROL_UNIT|ld_A~0_combout ;
wire \main_processor|CONTROL_UNIT|ld_A~1_combout ;
wire \main_processor|CONTROL_UNIT|ld_A~2_combout ;
wire \main_processor|CONTROL_UNIT|ld_A~combout ;
wire \main_processor|CONTROL_UNIT|Equal19~0_combout ;
wire \main_processor|CONTROL_UNIT|Equal11~0_combout ;
wire \main_processor|CONTROL_UNIT|IM_MUX2[1]~5_combout ;
wire \main_processor|CONTROL_UNIT|IM_MUX2[1]~3_combout ;
wire \main_processor|CONTROL_UNIT|Equal12~0_combout ;
wire \main_processor|CONTROL_UNIT|ALU_op[2]~3_combout ;
wire \main_processor|CONTROL_UNIT|inc_PC~2_combout ;
wire \main_processor|CONTROL_UNIT|IM_MUX2[1]~4_combout ;
wire \main_processor|CONTROL_UNIT|IM_MUX2[1]~4clkctrl_outclk ;
wire \main_processor|CONTROL_UNIT|Equal10~1_combout ;
wire \main_processor|CONTROL_UNIT|IM_MUX2[0]~0_combout ;
wire \main_processor|CONTROL_UNIT|IM_MUX2[0]~1_combout ;
wire \main_processor|CONTROL_UNIT|IM_MUX2[0]~2_combout ;
wire \main_processor|DP|alu_component|adder1|s1|p1|cout~0_combout ;
wire \main_processor|DP|alu_component|adder1|s1|p1|cout~1_combout ;
wire \main_processor|DP|alu_component|mux1|Mux1~12_combout ;
wire \main_processor|DP|B_multiplexer|f[1]~1_combout ;
wire \main_processor|DP|im_mux2_component|Mux30~0_combout ;
wire \main_processor|DP|alu_component|mux1|Mux1~10_combout ;
wire \main_processor|DP|B_multiplexer|f[3]~3_combout ;
wire \main_processor|DP|im_mux2_component|Mux28~0_combout ;
wire \main_processor|DP|B_multiplexer|f[2]~2_combout ;
wire \main_processor|DP|im_mux2_component|Mux29~0_combout ;
wire \main_processor|DP|im_mux1_component|f[2]~1_combout ;
wire \main_processor|DP|im_mux1_component|f[1]~0_combout ;
wire \main_processor|DP|alu_component|adder1|s1|p2|cout~0_combout ;
wire \main_processor|DP|alu_component|adder1|s1|p3|cout~0_combout ;
wire \main_processor|DP|alu_component|mux1|Mux3~12_combout ;
wire \main_processor|DP|alu_component|mux1|Mux3~10_combout ;
wire \main_processor|DP|B_multiplexer|f[4]~4_combout ;
wire \main_processor|DP|im_mux2_component|Mux27~0_combout ;
wire \main_processor|DP|im_mux1_component|f[3]~2_combout ;
wire \main_processor|DP|alu_component|adder1|s1|p4|cout~0_combout ;
wire \main_processor|DP|alu_component|mux1|Mux4~12_combout ;
wire \main_processor|DP|alu_component|mux1|Mux4~10_combout ;
wire \main_processor|DP|B_multiplexer|f[7]~7_combout ;
wire \main_processor|DP|im_mux2_component|Mux24~0_combout ;
wire \main_processor|DP|B_multiplexer|f[6]~6_combout ;
wire \main_processor|DP|im_mux2_component|Mux25~0_combout ;
wire \main_processor|DP|im_mux1_component|f[6]~5_combout ;
wire \main_processor|DP|B_multiplexer|f[5]~5_combout ;
wire \main_processor|DP|im_mux2_component|Mux26~0_combout ;
wire \main_processor|DP|im_mux1_component|f[5]~4_combout ;
wire \main_processor|DP|im_mux1_component|f[4]~3_combout ;
wire \main_processor|DP|alu_component|adder1|s2|p1|cout~0_combout ;
wire \main_processor|DP|alu_component|adder1|s2|p2|cout~0_combout ;
wire \main_processor|DP|alu_component|adder1|s2|p3|cout~0_combout ;
wire \main_processor|DP|alu_component|mux1|Mux7~12_combout ;
wire \main_processor|DP|alu_component|mux1|Mux7~10_combout ;
wire \main_processor|DP|B_multiplexer|f[8]~8_combout ;
wire \main_processor|DP|im_mux2_component|Mux23~0_combout ;
wire \main_processor|DP|im_mux1_component|f[7]~6_combout ;
wire \main_processor|DP|alu_component|adder1|s2|p4|cout~0_combout ;
wire \main_processor|DP|alu_component|mux1|Mux8~12_combout ;
wire \main_processor|DP|alu_component|mux1|Mux8~10_combout ;
wire \main_processor|DP|B_multiplexer|f[9]~9_combout ;
wire \main_processor|DP|im_mux2_component|Mux22~0_combout ;
wire \main_processor|DP|im_mux1_component|f[8]~7_combout ;
wire \main_processor|DP|alu_component|adder1|s3|p1|cout~0_combout ;
wire \main_processor|DP|alu_component|mux1|Mux9~12_combout ;
wire \main_processor|DP|alu_component|mux1|Mux9~10_combout ;
wire \main_processor|DP|A_multiplexer|f[10]~10_combout ;
wire \main_processor|DP|alu_component|mux1|Mux9~13_combout ;
wire \main_processor|DP|alu_component|mux1|Mux9~11_combout ;
wire \main_processor|DP|Data_memory_multiplexer|f[1]~1_combout ;
wire \main_processor|DP|Data_memory_multiplexer|f[2]~2_combout ;
wire \main_processor|DP|Data_memory_multiplexer|f[3]~3_combout ;
wire \main_processor|DP|Data_memory_multiplexer|f[4]~4_combout ;
wire \main_processor|DP|Data_memory_multiplexer|f[5]~5_combout ;
wire \main_processor|DP|Data_memory_multiplexer|f[6]~6_combout ;
wire \main_processor|DP|Data_memory_multiplexer|f[7]~7_combout ;
wire \main_processor|DP|Data_memory_multiplexer|f[8]~8_combout ;
wire \main_processor|DP|Data_memory_multiplexer|f[9]~9_combout ;
wire \main_processor|DP|B_multiplexer|f[10]~10_combout ;
wire \main_processor|DP|Data_memory_multiplexer|f[10]~10_combout ;
wire \main_processor|DP|A_multiplexer|f[11]~11_combout ;
wire \main_processor|DP|B_multiplexer|f[14]~14_combout ;
wire \main_processor|DP|im_mux2_component|Mux17~1_combout ;
wire \main_processor|DP|B_multiplexer|f[13]~13_combout ;
wire \main_processor|DP|im_mux2_component|Mux18~0_combout ;
wire \main_processor|DP|im_mux1_component|f[13]~12_combout ;
wire \main_processor|DP|im_mux1_component|f[12]~11_combout ;
wire \main_processor|DP|B_multiplexer|f[12]~12_combout ;
wire \main_processor|DP|im_mux2_component|Mux19~0_combout ;
wire \main_processor|DP|im_mux1_component|f[11]~10_combout ;
wire \main_processor|DP|im_mux2_component|Mux20~0_combout ;
wire \main_processor|DP|im_mux2_component|Mux21~0_combout ;
wire \main_processor|DP|im_mux1_component|f[10]~9_combout ;
wire \main_processor|DP|im_mux1_component|f[9]~8_combout ;
wire \main_processor|DP|alu_component|adder1|s3|p2|cout~0_combout ;
wire \main_processor|DP|alu_component|adder1|s3|p3|cout~0_combout ;
wire \main_processor|DP|alu_component|adder1|s3|p4|cout~0_combout ;
wire \main_processor|DP|alu_component|adder1|s4|p1|cout~0_combout ;
wire \main_processor|DP|alu_component|adder1|s4|p2|cout~0_combout ;
wire \main_processor|DP|alu_component|adder1|s4|p3|s~0_combout ;
wire \main_processor|DP|alu_component|mux1|Mux14~2_combout ;
wire \main_processor|DP|im_mux2_component|Mux17~0_combout ;
wire \main_processor|DP|alu_component|mux1|Mux14~5_combout ;
wire \main_processor|DP|B_multiplexer|f[15]~15_combout ;
wire \main_processor|DP|im_mux2_component|Mux16~0_combout ;
wire \main_processor|DP|im_mux1_component|f[14]~13_combout ;
wire \main_processor|DP|alu_component|adder1|s4|p3|cout~0_combout ;
wire \main_processor|DP|alu_component|adder1|s4|p4|s~0_combout ;
wire \main_processor|DP|alu_component|mux1|Mux15~2_combout ;
wire \main_processor|DP|alu_component|mux1|Mux15~5_combout ;
wire \main_processor|DP|mux_data|Mux31~2_combout ;
wire \main_processor|DP|Data_memory_multiplexer|f[12]~12_combout ;
wire \main_processor|DP|Data_memory_multiplexer|f[13]~13_combout ;
wire \main_processor|DP|Data_memory_multiplexer|f[14]~14_combout ;
wire \main_processor|DP|Data_memory_multiplexer|f[15]~15_combout ;
wire \main_processor|CONTROL_UNIT|en~0_combout ;
wire \main_processor|CONTROL_UNIT|en~1_combout ;
wire \main_processor|CONTROL_UNIT|en~q ;
wire \main_processor|DP|B_multiplexer|f[24]~24_combout ;
wire \main_processor|DP|Data_memory_multiplexer|f[24]~24_combout ;
wire \main_processor|DP|B_multiplexer|f[27]~27_combout ;
wire \main_processor|DP|Data_memory_multiplexer|f[27]~27_combout ;
wire \main_processor|DP|A_multiplexer|f[30]~30_combout ;
wire \main_processor|DP|im_mux1_component|f[30]~29_combout ;
wire \main_processor|DP|im_mux2_component|Mux2~0_combout ;
wire \main_processor|DP|A_multiplexer|f[29]~29_combout ;
wire \main_processor|DP|alu_component|mux1|Mux29~0_combout ;
wire \main_processor|DP|im_mux1_component|f[29]~28_combout ;
wire \main_processor|DP|alu_component|mux1|Mux29~1_combout ;
wire \main_processor|DP|im_mux2_component|Mux3~0_combout ;
wire \main_processor|DP|im_mux2_component|Mux4~0_combout ;
wire \main_processor|DP|im_mux2_component|Mux5~0_combout ;
wire \main_processor|DP|im_mux2_component|Mux6~0_combout ;
wire \main_processor|DP|im_mux2_component|Mux7~0_combout ;
wire \main_processor|DP|im_mux2_component|Mux8~0_combout ;
wire \main_processor|DP|im_mux2_component|Mux9~0_combout ;
wire \main_processor|DP|im_mux2_component|Mux10~0_combout ;
wire \main_processor|DP|im_mux2_component|Mux12~0_combout ;
wire \main_processor|DP|im_mux2_component|Mux13~0_combout ;
wire \main_processor|DP|im_mux2_component|Mux14~0_combout ;
wire \main_processor|DP|im_mux2_component|Mux15~0_combout ;
wire \main_processor|DP|alu_component|adder1|s4|p4|cout~0_combout ;
wire \main_processor|DP|alu_component|adder1|s5|p1|cout~0_combout ;
wire \main_processor|DP|alu_component|adder1|s5|p2|cout~0_combout ;
wire \main_processor|DP|alu_component|adder1|s5|p3|cout~0_combout ;
wire \main_processor|DP|alu_component|adder1|s5|p4|cout~0_combout ;
wire \main_processor|DP|im_mux2_component|Mux11~0_combout ;
wire \main_processor|DP|alu_component|adder1|s6|p1|cout~0_combout ;
wire \main_processor|DP|alu_component|adder1|s6|p2|cout~0_combout ;
wire \main_processor|DP|alu_component|adder1|s6|p3|cout~0_combout ;
wire \main_processor|DP|alu_component|adder1|s6|p4|cout~0_combout ;
wire \main_processor|DP|alu_component|adder1|s7|p1|cout~0_combout ;
wire \main_processor|DP|alu_component|adder1|s7|p2|cout~0_combout ;
wire \main_processor|DP|alu_component|adder1|s7|p3|cout~0_combout ;
wire \main_processor|DP|alu_component|adder1|s7|p4|cout~0_combout ;
wire \main_processor|DP|alu_component|adder1|s8|p1|cout~0_combout ;
wire \main_processor|DP|alu_component|adder1|s8|p2|s~combout ;
wire \main_processor|DP|alu_component|mux1|Mux29~2_combout ;
wire \main_processor|DP|B_multiplexer|f[29]~29_combout ;
wire \main_processor|DP|Data_memory_multiplexer|f[29]~29_combout ;
wire \main_processor|DP|B_multiplexer|f[30]~30_combout ;
wire \main_processor|DP|Data_memory_multiplexer|f[30]~30_combout ;
wire \main_processor|DP|B_multiplexer|f[31]~31_combout ;
wire \main_processor|DP|A_multiplexer|f[31]~31_combout ;
wire \main_processor|DP|Data_memory_multiplexer|f[31]~31_combout ;
wire \main_processor|DP|Data_Memory_Module|Memory_rtl_0|auto_generated|ram_block1a28 ;
wire \main_processor|DP|Data_Memory_Module|data_out~28_combout ;
wire \~GND~combout ;
wire \main_processor|CONTROL_UNIT|inc_PC~8_combout ;
wire \main_processor|CONTROL_UNIT|inc_PC~9_combout ;
wire \main_processor|CONTROL_UNIT|ld_PC~0_combout ;
wire \main_processor|CONTROL_UNIT|ld_PC~combout ;
wire \main_processor|DP|pc_component|q[0]~0_combout ;
wire \main_processor|DP|pc_component|Add0~0_combout ;
wire \main_processor|RC|Clr_PC~feeder_combout ;
wire \main_processor|RC|Clr_PC~q ;
wire \main_processor|CONTROL_UNIT|inc_PC~10_combout ;
wire \main_processor|CONTROL_UNIT|inc_PC~combout ;
wire \main_processor|DP|pc_component|q[0]~reg0_q ;
wire \main_processor|DP|pc_component|q[1]~1_combout ;
wire \main_processor|DP|pc_component|Add0~1 ;
wire \main_processor|DP|pc_component|Add0~2_combout ;
wire \main_processor|DP|pc_component|q[1]~reg0_q ;
wire \main_processor|DP|pc_component|q[2]~2_combout ;
wire \main_processor|DP|pc_component|Add0~3 ;
wire \main_processor|DP|pc_component|Add0~4_combout ;
wire \main_processor|DP|pc_component|q[2]~reg0_q ;
wire \main_processor|DP|pc_component|q[3]~3_combout ;
wire \main_processor|DP|pc_component|Add0~5 ;
wire \main_processor|DP|pc_component|Add0~6_combout ;
wire \main_processor|DP|pc_component|q[3]~reg0_q ;
wire \main_processor|DP|pc_component|q[4]~4_combout ;
wire \main_processor|DP|pc_component|Add0~7 ;
wire \main_processor|DP|pc_component|Add0~8_combout ;
wire \main_processor|DP|pc_component|q[4]~reg0_q ;
wire \main_processor|DP|pc_component|q[5]~5_combout ;
wire \main_processor|DP|pc_component|Add0~9 ;
wire \main_processor|DP|pc_component|Add0~10_combout ;
wire \main_processor|DP|pc_component|q[5]~reg0_q ;
wire \main_processor|DP|mux_data|Mux3~2_combout ;
wire \main_processor|DP|A_multiplexer|f[28]~28_combout ;
wire \main_processor|DP|im_mux1_component|f[28]~27_combout ;
wire \main_processor|DP|alu_component|mux1|Mux28~0_combout ;
wire \main_processor|DP|alu_component|mux1|Mux28~1_combout ;
wire \main_processor|DP|alu_component|adder1|s8|p1|s~combout ;
wire \main_processor|DP|alu_component|mux1|Mux28~2_combout ;
wire \main_processor|DP|B_multiplexer|f[28]~28_combout ;
wire \main_processor|DP|Data_memory_multiplexer|f[28]~28_combout ;
wire \main_processor|DP|Data_Memory_Module|Memory_rtl_0|auto_generated|ram_block1a27 ;
wire \main_processor|DP|Data_Memory_Module|data_out~27_combout ;
wire \main_processor|DP|mux_data|Mux4~2_combout ;
wire \main_processor|DP|A_multiplexer|f[27]~27_combout ;
wire \main_processor|DP|im_mux1_component|f[27]~26_combout ;
wire \main_processor|DP|alu_component|mux1|Mux26~0_combout ;
wire \main_processor|DP|alu_component|mux1|Mux26~1_combout ;
wire \main_processor|DP|alu_component|mux1|Mux26~2_combout ;
wire \main_processor|DP|alu_component|mux1|Mux26~3_combout ;
wire \main_processor|DP|B_multiplexer|f[26]~26_combout ;
wire \main_processor|DP|A_multiplexer|f[26]~26_combout ;
wire \main_processor|DP|Data_memory_multiplexer|f[26]~26_combout ;
wire \main_processor|DP|Data_Memory_Module|Memory_rtl_0|auto_generated|ram_block1a25 ;
wire \main_processor|DP|Data_Memory_Module|data_out~25_combout ;
wire \main_processor|DP|mux_data|Mux6~2_combout ;
wire \main_processor|DP|B_multiplexer|f[25]~25_combout ;
wire \main_processor|DP|Data_memory_multiplexer|f[25]~25_combout ;
wire \main_processor|DP|Data_Memory_Module|Memory_rtl_0|auto_generated|ram_block1a23 ;
wire \main_processor|DP|Data_Memory_Module|data_out~23_combout ;
wire \main_processor|DP|mux_data|Mux8~2_combout ;
wire \main_processor|DP|B_multiplexer|f[23]~23_combout ;
wire \main_processor|DP|Data_memory_multiplexer|f[23]~23_combout ;
wire \main_processor|DP|Data_Memory_Module|Memory_rtl_0|auto_generated|ram_block1a22 ;
wire \main_processor|DP|Data_Memory_Module|data_out~22_combout ;
wire \main_processor|DP|mux_data|Mux9~2_combout ;
wire \main_processor|DP|B_multiplexer|f[22]~22_combout ;
wire \main_processor|DP|Data_memory_multiplexer|f[22]~22_combout ;
wire \main_processor|DP|Data_Memory_Module|Memory_rtl_0|auto_generated|ram_block1a21 ;
wire \main_processor|DP|Data_Memory_Module|data_out~21_combout ;
wire \main_processor|DP|mux_data|Mux10~2_combout ;
wire \main_processor|DP|B_multiplexer|f[21]~21_combout ;
wire \main_processor|DP|Data_memory_multiplexer|f[21]~21_combout ;
wire \main_processor|DP|Data_Memory_Module|Memory_rtl_0|auto_generated|ram_block1a20 ;
wire \main_processor|DP|Data_Memory_Module|data_out~20_combout ;
wire \main_processor|DP|mux_data|Mux11~2_combout ;
wire \main_processor|DP|B_multiplexer|f[20]~20_combout ;
wire \main_processor|DP|Data_memory_multiplexer|f[20]~20_combout ;
wire \main_processor|DP|Data_Memory_Module|Memory_rtl_0|auto_generated|ram_block1a19 ;
wire \main_processor|DP|Data_Memory_Module|data_out~19_combout ;
wire \main_processor|DP|mux_data|Mux12~2_combout ;
wire \main_processor|DP|B_multiplexer|f[19]~19_combout ;
wire \main_processor|DP|Data_memory_multiplexer|f[19]~19_combout ;
wire \main_processor|DP|Data_Memory_Module|Memory_rtl_0|auto_generated|ram_block1a18 ;
wire \main_processor|DP|Data_Memory_Module|data_out~18_combout ;
wire \main_processor|DP|mux_data|Mux13~2_combout ;
wire \main_processor|DP|B_multiplexer|f[18]~18_combout ;
wire \main_processor|DP|Data_memory_multiplexer|f[18]~18_combout ;
wire \main_processor|DP|Data_Memory_Module|Memory_rtl_0|auto_generated|ram_block1a17 ;
wire \main_processor|DP|Data_Memory_Module|data_out~17_combout ;
wire \main_processor|DP|mux_data|Mux14~2_combout ;
wire \main_processor|DP|B_multiplexer|f[17]~17_combout ;
wire \main_processor|DP|Data_memory_multiplexer|f[17]~17_combout ;
wire \main_processor|DP|Data_Memory_Module|Memory_rtl_0|auto_generated|ram_block1a24 ;
wire \main_processor|DP|Data_Memory_Module|data_out~24_combout ;
wire \main_processor|DP|mux_data|Mux7~2_combout ;
wire \main_processor|DP|A_multiplexer|f[24]~24_combout ;
wire \main_processor|DP|im_mux1_component|f[24]~23_combout ;
wire \main_processor|DP|alu_component|mux1|Mux23~0_combout ;
wire \main_processor|DP|alu_component|mux1|Mux23~1_combout ;
wire \main_processor|DP|alu_component|mux1|Mux23~2_combout ;
wire \main_processor|DP|alu_component|mux1|Mux23~3_combout ;
wire \main_processor|DP|A_multiplexer|f[23]~23_combout ;
wire \main_processor|DP|im_mux1_component|f[23]~22_combout ;
wire \main_processor|DP|alu_component|mux1|Mux22~0_combout ;
wire \main_processor|DP|alu_component|mux1|Mux22~1_combout ;
wire \main_processor|DP|alu_component|mux1|Mux22~2_combout ;
wire \main_processor|DP|alu_component|mux1|Mux22~3_combout ;
wire \main_processor|DP|A_multiplexer|f[22]~22_combout ;
wire \main_processor|DP|im_mux1_component|f[22]~21_combout ;
wire \main_processor|DP|alu_component|mux1|Mux21~0_combout ;
wire \main_processor|DP|alu_component|mux1|Mux21~1_combout ;
wire \main_processor|DP|alu_component|mux1|Mux21~2_combout ;
wire \main_processor|DP|alu_component|mux1|Mux21~3_combout ;
wire \main_processor|DP|A_multiplexer|f[21]~21_combout ;
wire \main_processor|DP|im_mux1_component|f[21]~20_combout ;
wire \main_processor|DP|alu_component|mux1|Mux20~0_combout ;
wire \main_processor|DP|alu_component|mux1|Mux20~1_combout ;
wire \main_processor|DP|alu_component|mux1|Mux20~2_combout ;
wire \main_processor|DP|alu_component|mux1|Mux20~3_combout ;
wire \main_processor|DP|A_multiplexer|f[20]~20_combout ;
wire \main_processor|DP|im_mux1_component|f[20]~19_combout ;
wire \main_processor|DP|alu_component|mux1|Mux19~0_combout ;
wire \main_processor|DP|alu_component|mux1|Mux19~1_combout ;
wire \main_processor|DP|alu_component|mux1|Mux19~2_combout ;
wire \main_processor|DP|alu_component|mux1|Mux19~3_combout ;
wire \main_processor|DP|A_multiplexer|f[19]~19_combout ;
wire \main_processor|DP|im_mux1_component|f[19]~18_combout ;
wire \main_processor|DP|alu_component|mux1|Mux18~0_combout ;
wire \main_processor|DP|alu_component|mux1|Mux18~1_combout ;
wire \main_processor|DP|alu_component|mux1|Mux18~2_combout ;
wire \main_processor|DP|alu_component|mux1|Mux18~3_combout ;
wire \main_processor|DP|A_multiplexer|f[18]~18_combout ;
wire \main_processor|DP|im_mux1_component|f[18]~17_combout ;
wire \main_processor|DP|alu_component|mux1|Mux17~0_combout ;
wire \main_processor|DP|alu_component|mux1|Mux17~1_combout ;
wire \main_processor|DP|alu_component|mux1|Mux17~2_combout ;
wire \main_processor|DP|alu_component|mux1|Mux17~3_combout ;
wire \main_processor|DP|A_multiplexer|f[17]~17_combout ;
wire \main_processor|DP|im_mux1_component|f[17]~16_combout ;
wire \main_processor|DP|alu_component|mux1|Mux16~5_combout ;
wire \main_processor|DP|alu_component|mux1|Mux16~2_combout ;
wire \main_processor|DP|alu_component|mux1|Mux16~3_combout ;
wire \main_processor|DP|alu_component|mux1|Mux16~4_combout ;
wire \main_processor|DP|B_multiplexer|f[16]~16_combout ;
wire \main_processor|DP|Data_memory_multiplexer|f[16]~16_combout ;
wire \main_processor|DP|Data_Memory_Module|Memory_rtl_0|auto_generated|ram_block1a16 ;
wire \main_processor|DP|Data_Memory_Module|data_out~16_combout ;
wire \main_processor|DP|mux_data|Mux15~2_combout ;
wire \main_processor|DP|A_multiplexer|f[16]~16_combout ;
wire \main_processor|DP|im_mux1_component|f[16]~15_combout ;
wire \main_processor|DP|alu_component|mux1|Mux15~3_combout ;
wire \main_processor|DP|alu_component|mux1|Mux15~4_combout ;
wire \main_processor|DP|Data_Memory_Module|Memory_rtl_0|auto_generated|ram_block1a15 ;
wire \main_processor|DP|Data_Memory_Module|data_out~15_combout ;
wire \main_processor|DP|mux_data|Mux16~0_combout ;
wire \main_processor|DP|mux_data|Mux16~1_combout ;
wire \main_processor|DP|A_multiplexer|f[15]~15_combout ;
wire \main_processor|DP|im_mux1_component|f[15]~14_combout ;
wire \main_processor|DP|alu_component|mux1|Mux14~3_combout ;
wire \main_processor|DP|alu_component|mux1|Mux14~4_combout ;
wire \main_processor|DP|Data_Memory_Module|Memory_rtl_0|auto_generated|ram_block1a14 ;
wire \main_processor|DP|Data_Memory_Module|data_out~14_combout ;
wire \main_processor|DP|mux_data|Mux17~0_combout ;
wire \main_processor|DP|mux_data|Mux17~1_combout ;
wire \main_processor|DP|A_multiplexer|f[14]~14_combout ;
wire \main_processor|DP|alu_component|mux1|Mux13~13_combout ;
wire \main_processor|DP|alu_component|mux1|Mux13~12_combout ;
wire \main_processor|DP|alu_component|mux1|Mux13~10_combout ;
wire \main_processor|DP|alu_component|mux1|Mux13~11_combout ;
wire \main_processor|DP|Data_Memory_Module|Memory_rtl_0|auto_generated|ram_block1a13 ;
wire \main_processor|DP|Data_Memory_Module|data_out~13_combout ;
wire \main_processor|DP|mux_data|Mux18~2_combout ;
wire \main_processor|DP|mux_data|Mux18~3_combout ;
wire \main_processor|DP|A_multiplexer|f[13]~13_combout ;
wire \main_processor|DP|alu_component|mux1|Mux12~13_combout ;
wire \main_processor|DP|alu_component|mux1|Mux12~12_combout ;
wire \main_processor|DP|alu_component|mux1|Mux12~10_combout ;
wire \main_processor|DP|alu_component|mux1|Mux12~11_combout ;
wire \main_processor|DP|Data_Memory_Module|Memory_rtl_0|auto_generated|ram_block1a12 ;
wire \main_processor|DP|Data_Memory_Module|data_out~12_combout ;
wire \main_processor|DP|mux_data|Mux19~2_combout ;
wire \main_processor|DP|mux_data|Mux19~3_combout ;
wire \main_processor|DP|A_multiplexer|f[12]~12_combout ;
wire \main_processor|DP|alu_component|mux1|Mux11~13_combout ;
wire \main_processor|DP|alu_component|mux1|Mux11~12_combout ;
wire \main_processor|DP|alu_component|mux1|Mux11~10_combout ;
wire \main_processor|DP|alu_component|mux1|Mux11~11_combout ;
wire \main_processor|DP|Data_Memory_Module|Memory_rtl_0|auto_generated|ram_block1a11 ;
wire \main_processor|DP|Data_Memory_Module|data_out~11_combout ;
wire \main_processor|DP|mux_data|Mux20~2_combout ;
wire \main_processor|DP|mux_data|Mux20~3_combout ;
wire \main_processor|DP|B_multiplexer|f[11]~11_combout ;
wire \main_processor|DP|Data_memory_multiplexer|f[11]~11_combout ;
wire \main_processor|DP|Data_Memory_Module|Memory_rtl_0|auto_generated|ram_block1a9 ;
wire \main_processor|DP|Data_Memory_Module|data_out~9_combout ;
wire \main_processor|DP|mux_data|Mux22~2_combout ;
wire \main_processor|DP|mux_data|Mux22~3_combout ;
wire \main_processor|DP|A_multiplexer|f[9]~9_combout ;
wire \main_processor|DP|alu_component|mux1|Mux8~13_combout ;
wire \main_processor|DP|alu_component|mux1|Mux8~11_combout ;
wire \main_processor|DP|Data_Memory_Module|Memory_rtl_0|auto_generated|ram_block1a8 ;
wire \main_processor|DP|Data_Memory_Module|data_out~8_combout ;
wire \main_processor|DP|mux_data|Mux23~2_combout ;
wire \main_processor|DP|mux_data|Mux23~3_combout ;
wire \main_processor|DP|A_multiplexer|f[8]~8_combout ;
wire \main_processor|DP|alu_component|mux1|Mux7~13_combout ;
wire \main_processor|DP|alu_component|mux1|Mux7~11_combout ;
wire \main_processor|DP|Data_Memory_Module|Memory_rtl_0|auto_generated|ram_block1a7 ;
wire \main_processor|DP|Data_Memory_Module|data_out~7_combout ;
wire \main_processor|DP|mux_data|Mux24~2_combout ;
wire \main_processor|DP|mux_data|Mux24~3_combout ;
wire \main_processor|DP|A_multiplexer|f[7]~7_combout ;
wire \main_processor|DP|alu_component|mux1|Mux6~13_combout ;
wire \main_processor|DP|alu_component|mux1|Mux6~12_combout ;
wire \main_processor|DP|alu_component|mux1|Mux6~10_combout ;
wire \main_processor|DP|alu_component|mux1|Mux6~11_combout ;
wire \main_processor|DP|Data_Memory_Module|Memory_rtl_0|auto_generated|ram_block1a6 ;
wire \main_processor|DP|Data_Memory_Module|data_out~6_combout ;
wire \main_processor|DP|mux_data|Mux25~2_combout ;
wire \main_processor|DP|mux_data|Mux25~3_combout ;
wire \main_processor|DP|A_multiplexer|f[6]~6_combout ;
wire \main_processor|DP|alu_component|mux1|Mux5~13_combout ;
wire \main_processor|DP|alu_component|mux1|Mux5~12_combout ;
wire \main_processor|DP|alu_component|mux1|Mux5~10_combout ;
wire \main_processor|DP|alu_component|mux1|Mux5~11_combout ;
wire \main_processor|DP|Data_Memory_Module|Memory_rtl_0|auto_generated|ram_block1a5 ;
wire \main_processor|DP|Data_Memory_Module|data_out~5_combout ;
wire \main_processor|DP|mux_data|Mux26~2_combout ;
wire \main_processor|DP|mux_data|Mux26~3_combout ;
wire \main_processor|DP|A_multiplexer|f[5]~5_combout ;
wire \main_processor|DP|alu_component|mux1|Mux4~13_combout ;
wire \main_processor|DP|alu_component|mux1|Mux4~11_combout ;
wire \main_processor|DP|Data_Memory_Module|Memory_rtl_0|auto_generated|ram_block1a4 ;
wire \main_processor|DP|Data_Memory_Module|data_out~4_combout ;
wire \main_processor|DP|mux_data|Mux27~2_combout ;
wire \main_processor|DP|mux_data|Mux27~3_combout ;
wire \main_processor|DP|A_multiplexer|f[4]~4_combout ;
wire \main_processor|DP|alu_component|mux1|Mux3~13_combout ;
wire \main_processor|DP|alu_component|mux1|Mux3~11_combout ;
wire \main_processor|DP|Data_Memory_Module|Memory_rtl_0|auto_generated|ram_block1a3 ;
wire \main_processor|DP|Data_Memory_Module|data_out~3_combout ;
wire \main_processor|DP|mux_data|Mux28~2_combout ;
wire \main_processor|DP|mux_data|Mux28~3_combout ;
wire \main_processor|DP|ir_register|Q[3]~feeder_combout ;
wire \main_processor|DP|A_multiplexer|f[3]~3_combout ;
wire \main_processor|DP|alu_component|mux1|Mux2~13_combout ;
wire \main_processor|DP|alu_component|mux1|Mux2~12_combout ;
wire \main_processor|DP|alu_component|mux1|Mux2~10_combout ;
wire \main_processor|DP|alu_component|mux1|Mux2~11_combout ;
wire \main_processor|DP|Data_Memory_Module|Memory_rtl_0|auto_generated|ram_block1a2 ;
wire \main_processor|DP|Data_Memory_Module|data_out~2_combout ;
wire \main_processor|DP|mux_data|Mux29~2_combout ;
wire \main_processor|DP|mux_data|Mux29~3_combout ;
wire \main_processor|DP|A_multiplexer|f[2]~2_combout ;
wire \main_processor|DP|alu_component|mux1|Mux1~13_combout ;
wire \main_processor|DP|alu_component|mux1|Mux1~11_combout ;
wire \main_processor|DP|Data_Memory_Module|Memory_rtl_0|auto_generated|ram_block1a1 ;
wire \main_processor|DP|Data_Memory_Module|data_out~1_combout ;
wire \main_processor|DP|mux_data|Mux30~2_combout ;
wire \main_processor|DP|mux_data|Mux30~3_combout ;
wire \main_processor|DP|Data_Memory_Module|Memory_rtl_0|auto_generated|ram_block1a10 ;
wire \main_processor|DP|Data_Memory_Module|data_out~10_combout ;
wire \main_processor|DP|alu_component|mux1|Mux10~12_combout ;
wire \main_processor|DP|alu_component|mux1|Mux10~10_combout ;
wire \main_processor|DP|alu_component|mux1|Mux10~13_combout ;
wire \main_processor|DP|alu_component|mux1|Mux10~11_combout ;
wire \main_processor|DP|mux_data|Mux21~0_combout ;
wire \main_processor|DP|mux_data|Mux21~1_combout ;
wire \main_processor|DP|im_mux1_component|f[26]~25_combout ;
wire \main_processor|DP|alu_component|mux1|Mux27~0_combout ;
wire \main_processor|DP|alu_component|mux1|Mux27~1_combout ;
wire \main_processor|DP|alu_component|mux1|Mux27~2_combout ;
wire \main_processor|DP|alu_component|mux1|Mux27~3_combout ;
wire \main_processor|DP|mux_data|Mux4~3_combout ;
wire \main_processor|CONTROL_UNIT|ALU_op[0]~5_combout ;
wire \main_processor|CONTROL_UNIT|ALU_op[0]~6_combout ;
wire \main_processor|DP|alu_component|mux1|Mux25~0_combout ;
wire \main_processor|DP|alu_component|mux1|Mux25~1_combout ;
wire \main_processor|DP|alu_component|mux1|Mux25~2_combout ;
wire \main_processor|DP|alu_component|mux1|Mux25~3_combout ;
wire \main_processor|DP|mux_data|Mux6~3_combout ;
wire \main_processor|CONTROL_UNIT|Equal10~2_combout ;
wire \main_processor|CONTROL_UNIT|Equal23~0_combout ;
wire \main_processor|CONTROL_UNIT|inc_PC~4_combout ;
wire \main_processor|CONTROL_UNIT|inc_PC~11_combout ;
wire \main_processor|CONTROL_UNIT|inc_PC~3_combout ;
wire \main_processor|CONTROL_UNIT|inc_PC~5_combout ;
wire \main_processor|CONTROL_UNIT|inc_PC~6_combout ;
wire \main_processor|CONTROL_UNIT|inc_PC~7_combout ;
wire \main_processor|CONTROL_UNIT|inc_PC~7clkctrl_outclk ;
wire \main_processor|CONTROL_UNIT|ld_IR~combout ;
wire \main_processor|DP|Data_Memory_Module|Memory_rtl_0|auto_generated|ram_block1a26 ;
wire \main_processor|DP|Data_Memory_Module|data_out~26_combout ;
wire \main_processor|DP|mux_data|Mux5~2_combout ;
wire \main_processor|DP|mux_data|Mux5~3_combout ;
wire \main_processor|CONTROL_UNIT|ALU_op[2]~0_combout ;
wire \main_processor|CONTROL_UNIT|A_Mux~3_combout ;
wire \main_processor|CONTROL_UNIT|A_Mux~4_combout ;
wire \main_processor|CONTROL_UNIT|A_Mux~5_combout ;
wire \main_processor|CONTROL_UNIT|A_Mux~combout ;
wire \main_processor|DP|A_multiplexer|f[25]~25_combout ;
wire \main_processor|DP|im_mux1_component|f[25]~24_combout ;
wire \main_processor|DP|alu_component|mux1|Mux24~0_combout ;
wire \main_processor|DP|alu_component|mux1|Mux24~1_combout ;
wire \main_processor|DP|alu_component|mux1|Mux24~2_combout ;
wire \main_processor|DP|alu_component|mux1|Mux24~3_combout ;
wire \main_processor|DP|mux_data|Mux7~3_combout ;
wire \main_processor|CONTROL_UNIT|ALU_op[2]~1_combout ;
wire \main_processor|CONTROL_UNIT|ALU_op[2]~2_combout ;
wire \main_processor|CONTROL_UNIT|ALU_op[2]~4_combout ;
wire \main_processor|DP|im_mux2_component|Mux0~0_combout ;
wire \main_processor|DP|im_mux1_component|f[31]~30_combout ;
wire \main_processor|DP|alu_component|mux1|Mux31~1_combout ;
wire \main_processor|DP|alu_component|mux1|Mux31~2_combout ;
wire \main_processor|DP|Data_Memory_Module|Memory_rtl_0|auto_generated|ram_block1a31 ;
wire \main_processor|DP|Data_Memory_Module|data_out~31_combout ;
wire \main_processor|DP|mux_data|Mux0~0_combout ;
wire \main_processor|DP|alu_component|adder1|s8|p4|s~0_combout ;
wire \main_processor|DP|im_mux2_component|Mux1~0_combout ;
wire \main_processor|DP|alu_component|adder1|s8|p2|cout~0_combout ;
wire \main_processor|DP|alu_component|adder1|s8|p3|cout~0_combout ;
wire \main_processor|DP|alu_component|mux1|Mux31~0_combout ;
wire \main_processor|DP|mux_data|Mux0~1_combout ;
wire \main_processor|CONTROL_UNIT|REG_Mux~0_combout ;
wire \main_processor|CONTROL_UNIT|wen~0_combout ;
wire \main_processor|CONTROL_UNIT|wen~1_combout ;
wire \main_processor|CONTROL_UNIT|wen~q ;
wire \main_processor|DP|Data_Memory_Module|Memory~41_combout ;
wire \main_processor|DP|Data_Memory_Module|Memory_rtl_0|auto_generated|ram_block1a29 ;
wire \main_processor|DP|Data_Memory_Module|data_out~29_combout ;
wire \main_processor|DP|mux_data|Mux2~2_combout ;
wire \main_processor|DP|mux_data|Mux2~3_combout ;
wire \main_processor|CONTROL_UNIT|Equal7~0_combout ;
wire \main_processor|CONTROL_UNIT|Equal18~0_combout ;
wire \main_processor|CONTROL_UNIT|A_Mux~0_combout ;
wire \main_processor|CONTROL_UNIT|IM_MUX1~0_combout ;
wire \main_processor|CONTROL_UNIT|IM_MUX1~2_combout ;
wire \main_processor|CONTROL_UNIT|IM_MUX1~2clkctrl_outclk ;
wire \main_processor|CONTROL_UNIT|ALU_op[1]~7_combout ;
wire \main_processor|DP|alu_component|mux1|Mux30~0_combout ;
wire \main_processor|DP|alu_component|mux1|Mux30~1_combout ;
wire \main_processor|DP|alu_component|mux1|Mux30~2_combout ;
wire \main_processor|DP|alu_component|mux1|Mux30~4_combout ;
wire \main_processor|DP|alu_component|adder1|s8|p3|s~0_combout ;
wire \main_processor|DP|alu_component|mux1|Mux30~3_combout ;
wire \main_processor|DP|Data_Memory_Module|Memory_rtl_0|auto_generated|ram_block1a30 ;
wire \main_processor|DP|Data_Memory_Module|data_out~30_combout ;
wire \main_processor|DP|mux_data|Mux1~0_combout ;
wire \main_processor|DP|mux_data|Mux1~1_combout ;
wire \main_processor|CONTROL_UNIT|Equal7~3_combout ;
wire \main_processor|CONTROL_UNIT|DATA_Mux[1]~5_combout ;
wire \main_processor|CONTROL_UNIT|DATA_Mux[1]~3_combout ;
wire \main_processor|CONTROL_UNIT|DATA_Mux[1]~2_combout ;
wire \main_processor|CONTROL_UNIT|DATA_Mux[1]~4_combout ;
wire \main_processor|CONTROL_UNIT|DATA_Mux[1]~4clkctrl_outclk ;
wire \main_processor|DP|mux_data|Mux3~3_combout ;
wire \main_processor|CONTROL_UNIT|DATA_Mux[0]~0_combout ;
wire \main_processor|CONTROL_UNIT|DATA_Mux[0]~1_combout ;
wire \main_processor|DP|Data_Memory_Module|Memory_rtl_0|auto_generated|ram_block1a0~portbdataout ;
wire \main_processor|DP|Data_Memory_Module|data_out~0_combout ;
wire \main_processor|DP|im_mux1_component|f[0]~31_combout ;
wire \main_processor|DP|im_mux2_component|Mux31~0_combout ;
wire \main_processor|DP|alu_component|mux1|Mux0~0_combout ;
wire \main_processor|DP|alu_component|mux1|Mux0~1_combout ;
wire \main_processor|DP|alu_component|mux1|Mux0~2_combout ;
wire \main_processor|DP|mux_data|Mux31~0_combout ;
wire \main_processor|DP|mux_data|Mux31~1_combout ;
wire \main_processor|DP|A_multiplexer|f[0]~0_combout ;
wire \main_processor|DP|alu_component|adder1|s8|p4|cout~0_combout ;
wire \main_processor|DP|alu_component|Equal0~2_combout ;
wire \main_processor|DP|alu_component|Equal0~1_combout ;
wire \main_processor|DP|alu_component|Equal0~3_combout ;
wire \main_processor|DP|alu_component|Equal0~8_combout ;
wire \main_processor|DP|alu_component|Equal0~9_combout ;
wire \main_processor|DP|alu_component|Equal0~7_combout ;
wire \main_processor|DP|alu_component|Equal0~10_combout ;
wire \main_processor|DP|alu_component|Equal0~5_combout ;
wire \main_processor|DP|alu_component|Equal0~4_combout ;
wire \main_processor|DP|alu_component|Equal0~6_combout ;
wire \main_processor|DP|alu_component|Equal0~0_combout ;
wire \main_processor|DP|alu_component|Equal0~11_combout ;
wire \main_processor|DP|mux_data|Mux15~3_combout ;
wire \main_processor|DP|mux_data|Mux14~3_combout ;
wire \main_processor|DP|mux_data|Mux13~3_combout ;
wire \main_processor|DP|mux_data|Mux12~3_combout ;
wire \main_processor|DP|mux_data|Mux11~3_combout ;
wire \main_processor|DP|mux_data|Mux10~3_combout ;
wire \main_processor|DP|mux_data|Mux9~3_combout ;
wire \main_processor|DP|mux_data|Mux8~3_combout ;
wire \main_processor|DP|pc_component|q[6]~6_combout ;
wire \main_processor|DP|pc_component|Add0~11 ;
wire \main_processor|DP|pc_component|Add0~12_combout ;
wire \main_processor|DP|pc_component|q[6]~reg0_q ;
wire \main_processor|DP|pc_component|q[7]~7_combout ;
wire \main_processor|DP|pc_component|Add0~13 ;
wire \main_processor|DP|pc_component|Add0~14_combout ;
wire \main_processor|DP|pc_component|q[7]~reg0_q ;
wire \main_processor|DP|pc_component|q[8]~8_combout ;
wire \main_processor|DP|pc_component|Add0~15 ;
wire \main_processor|DP|pc_component|Add0~16_combout ;
wire \main_processor|DP|pc_component|q[8]~reg0_q ;
wire \main_processor|DP|pc_component|q[9]~9_combout ;
wire \main_processor|DP|pc_component|Add0~17 ;
wire \main_processor|DP|pc_component|Add0~18_combout ;
wire \main_processor|DP|pc_component|q[9]~reg0_q ;
wire \main_processor|DP|pc_component|q[10]~10_combout ;
wire \main_processor|DP|pc_component|Add0~19 ;
wire \main_processor|DP|pc_component|Add0~20_combout ;
wire \main_processor|DP|pc_component|q[10]~reg0_q ;
wire \main_processor|DP|pc_component|q[11]~11_combout ;
wire \main_processor|DP|pc_component|Add0~21 ;
wire \main_processor|DP|pc_component|Add0~22_combout ;
wire \main_processor|DP|pc_component|q[11]~reg0_q ;
wire \main_processor|DP|pc_component|q[12]~12_combout ;
wire \main_processor|DP|pc_component|Add0~23 ;
wire \main_processor|DP|pc_component|Add0~24_combout ;
wire \main_processor|DP|pc_component|q[12]~reg0_q ;
wire \main_processor|DP|pc_component|q[13]~13_combout ;
wire \main_processor|DP|pc_component|Add0~25 ;
wire \main_processor|DP|pc_component|Add0~26_combout ;
wire \main_processor|DP|pc_component|q[13]~reg0_q ;
wire \main_processor|DP|pc_component|q[14]~14_combout ;
wire \main_processor|DP|pc_component|Add0~27 ;
wire \main_processor|DP|pc_component|Add0~28_combout ;
wire \main_processor|DP|pc_component|q[14]~reg0_q ;
wire \main_processor|DP|pc_component|q[15]~15_combout ;
wire \main_processor|DP|pc_component|Add0~29 ;
wire \main_processor|DP|pc_component|Add0~30_combout ;
wire \main_processor|DP|pc_component|q[15]~reg0_q ;
wire \main_processor|DP|pc_component|Add0~31 ;
wire \main_processor|DP|pc_component|Add0~32_combout ;
wire \main_processor|DP|pc_component|q~16_combout ;
wire \main_processor|DP|pc_component|q[16]~reg0_q ;
wire \main_processor|DP|pc_component|Add0~33 ;
wire \main_processor|DP|pc_component|Add0~34_combout ;
wire \main_processor|DP|pc_component|q~17_combout ;
wire \main_processor|DP|pc_component|q[17]~reg0_q ;
wire \main_processor|DP|pc_component|Add0~35 ;
wire \main_processor|DP|pc_component|Add0~36_combout ;
wire \main_processor|DP|pc_component|q~18_combout ;
wire \main_processor|DP|pc_component|q[18]~reg0_q ;
wire \main_processor|DP|pc_component|Add0~37 ;
wire \main_processor|DP|pc_component|Add0~38_combout ;
wire \main_processor|DP|pc_component|q~19_combout ;
wire \main_processor|DP|pc_component|q[19]~reg0_q ;
wire \main_processor|DP|pc_component|Add0~39 ;
wire \main_processor|DP|pc_component|Add0~40_combout ;
wire \main_processor|DP|pc_component|q~20_combout ;
wire \main_processor|DP|pc_component|q[20]~reg0_q ;
wire \main_processor|DP|pc_component|Add0~41 ;
wire \main_processor|DP|pc_component|Add0~42_combout ;
wire \main_processor|DP|pc_component|q~21_combout ;
wire \main_processor|DP|pc_component|q[21]~reg0_q ;
wire \main_processor|DP|pc_component|Add0~43 ;
wire \main_processor|DP|pc_component|Add0~44_combout ;
wire \main_processor|DP|pc_component|q~22_combout ;
wire \main_processor|DP|pc_component|q[22]~reg0_q ;
wire \main_processor|DP|pc_component|Add0~45 ;
wire \main_processor|DP|pc_component|Add0~46_combout ;
wire \main_processor|DP|pc_component|q~23_combout ;
wire \main_processor|DP|pc_component|q[23]~reg0_q ;
wire \main_processor|DP|pc_component|Add0~47 ;
wire \main_processor|DP|pc_component|Add0~48_combout ;
wire \main_processor|DP|pc_component|q~24_combout ;
wire \main_processor|DP|pc_component|q[24]~reg0_q ;
wire \main_processor|DP|pc_component|Add0~49 ;
wire \main_processor|DP|pc_component|Add0~50_combout ;
wire \main_processor|DP|pc_component|q~25_combout ;
wire \main_processor|DP|pc_component|q[25]~reg0_q ;
wire \main_processor|DP|pc_component|Add0~51 ;
wire \main_processor|DP|pc_component|Add0~52_combout ;
wire \main_processor|DP|pc_component|q~26_combout ;
wire \main_processor|DP|pc_component|q[26]~reg0_q ;
wire \main_processor|DP|pc_component|Add0~53 ;
wire \main_processor|DP|pc_component|Add0~54_combout ;
wire \main_processor|DP|pc_component|q~27_combout ;
wire \main_processor|DP|pc_component|q[27]~reg0_q ;
wire \main_processor|DP|pc_component|Add0~55 ;
wire \main_processor|DP|pc_component|Add0~56_combout ;
wire \main_processor|DP|pc_component|q~28_combout ;
wire \main_processor|DP|pc_component|q[28]~reg0_q ;
wire \main_processor|DP|pc_component|Add0~57 ;
wire \main_processor|DP|pc_component|Add0~58_combout ;
wire \main_processor|DP|pc_component|q~29_combout ;
wire \main_processor|DP|pc_component|q[29]~reg0_q ;
wire \main_processor|DP|pc_component|Add0~59 ;
wire \main_processor|DP|pc_component|Add0~60_combout ;
wire \main_processor|DP|pc_component|q~30_combout ;
wire \main_processor|DP|pc_component|q[30]~reg0_q ;
wire \main_processor|DP|pc_component|Add0~61 ;
wire \main_processor|DP|pc_component|Add0~62_combout ;
wire \main_processor|DP|pc_component|q~31_combout ;
wire \main_processor|DP|pc_component|q[31]~reg0_q ;
wire [31:0] \main_processor|DP|A_register|Q ;
wire [31:0] \main_processor|RC|state ;
wire [31:0] \main_processor|DP|B_register|Q ;
wire [1:0] \main_processor|CONTROL_UNIT|IM_MUX2 ;
wire [31:0] \main_processor|DP|Data_Memory_Module|data_out ;
wire [31:0] \main_memory|altsyncram_component|auto_generated|q_a ;
wire [1:0] \main_processor|CONTROL_UNIT|DATA_Mux ;
wire [2:0] \main_processor|CONTROL_UNIT|ALU_op ;
wire [31:0] \main_processor|DP|ir_register|Q ;
wire [31:0] \main_processor|DP|alu_component|and1|result ;
wire [31:0] \main_processor|DP|alu_component|or1|result ;

wire [17:0] \main_memory|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus ;
wire [17:0] \main_memory|altsyncram_component|auto_generated|ram_block1a14_PORTADATAOUT_bus ;
wire [35:0] \main_processor|DP|Data_Memory_Module|Memory_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus ;

assign \main_memory|altsyncram_component|auto_generated|q_a [0] = \main_memory|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [0];
assign \main_memory|altsyncram_component|auto_generated|q_a [1] = \main_memory|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [1];
assign \main_memory|altsyncram_component|auto_generated|q_a [2] = \main_memory|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [2];
assign \main_memory|altsyncram_component|auto_generated|q_a [3] = \main_memory|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [3];
assign \main_memory|altsyncram_component|auto_generated|q_a [4] = \main_memory|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [4];
assign \main_memory|altsyncram_component|auto_generated|q_a [5] = \main_memory|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [5];
assign \main_memory|altsyncram_component|auto_generated|q_a [6] = \main_memory|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [6];
assign \main_memory|altsyncram_component|auto_generated|q_a [7] = \main_memory|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [7];
assign \main_memory|altsyncram_component|auto_generated|q_a [8] = \main_memory|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [8];
assign \main_memory|altsyncram_component|auto_generated|q_a [9] = \main_memory|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [9];
assign \main_memory|altsyncram_component|auto_generated|q_a [10] = \main_memory|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [10];
assign \main_memory|altsyncram_component|auto_generated|q_a [11] = \main_memory|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [11];
assign \main_memory|altsyncram_component|auto_generated|q_a [12] = \main_memory|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [12];
assign \main_memory|altsyncram_component|auto_generated|q_a [13] = \main_memory|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [13];

assign \main_memory|altsyncram_component|auto_generated|q_a [14] = \main_memory|altsyncram_component|auto_generated|ram_block1a14_PORTADATAOUT_bus [0];
assign \main_memory|altsyncram_component|auto_generated|q_a [15] = \main_memory|altsyncram_component|auto_generated|ram_block1a14_PORTADATAOUT_bus [1];
assign \main_memory|altsyncram_component|auto_generated|q_a [16] = \main_memory|altsyncram_component|auto_generated|ram_block1a14_PORTADATAOUT_bus [2];
assign \main_memory|altsyncram_component|auto_generated|q_a [17] = \main_memory|altsyncram_component|auto_generated|ram_block1a14_PORTADATAOUT_bus [3];
assign \main_memory|altsyncram_component|auto_generated|q_a [18] = \main_memory|altsyncram_component|auto_generated|ram_block1a14_PORTADATAOUT_bus [4];
assign \main_memory|altsyncram_component|auto_generated|q_a [19] = \main_memory|altsyncram_component|auto_generated|ram_block1a14_PORTADATAOUT_bus [5];
assign \main_memory|altsyncram_component|auto_generated|q_a [20] = \main_memory|altsyncram_component|auto_generated|ram_block1a14_PORTADATAOUT_bus [6];
assign \main_memory|altsyncram_component|auto_generated|q_a [21] = \main_memory|altsyncram_component|auto_generated|ram_block1a14_PORTADATAOUT_bus [7];
assign \main_memory|altsyncram_component|auto_generated|q_a [22] = \main_memory|altsyncram_component|auto_generated|ram_block1a14_PORTADATAOUT_bus [8];
assign \main_memory|altsyncram_component|auto_generated|q_a [23] = \main_memory|altsyncram_component|auto_generated|ram_block1a14_PORTADATAOUT_bus [9];
assign \main_memory|altsyncram_component|auto_generated|q_a [24] = \main_memory|altsyncram_component|auto_generated|ram_block1a14_PORTADATAOUT_bus [10];
assign \main_memory|altsyncram_component|auto_generated|q_a [25] = \main_memory|altsyncram_component|auto_generated|ram_block1a14_PORTADATAOUT_bus [11];
assign \main_memory|altsyncram_component|auto_generated|q_a [26] = \main_memory|altsyncram_component|auto_generated|ram_block1a14_PORTADATAOUT_bus [12];
assign \main_memory|altsyncram_component|auto_generated|q_a [27] = \main_memory|altsyncram_component|auto_generated|ram_block1a14_PORTADATAOUT_bus [13];
assign \main_memory|altsyncram_component|auto_generated|q_a [28] = \main_memory|altsyncram_component|auto_generated|ram_block1a14_PORTADATAOUT_bus [14];
assign \main_memory|altsyncram_component|auto_generated|q_a [29] = \main_memory|altsyncram_component|auto_generated|ram_block1a14_PORTADATAOUT_bus [15];
assign \main_memory|altsyncram_component|auto_generated|q_a [30] = \main_memory|altsyncram_component|auto_generated|ram_block1a14_PORTADATAOUT_bus [16];
assign \main_memory|altsyncram_component|auto_generated|q_a [31] = \main_memory|altsyncram_component|auto_generated|ram_block1a14_PORTADATAOUT_bus [17];

assign \main_processor|DP|Data_Memory_Module|Memory_rtl_0|auto_generated|ram_block1a0~portbdataout  = \main_processor|DP|Data_Memory_Module|Memory_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [0];
assign \main_processor|DP|Data_Memory_Module|Memory_rtl_0|auto_generated|ram_block1a1  = \main_processor|DP|Data_Memory_Module|Memory_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [1];
assign \main_processor|DP|Data_Memory_Module|Memory_rtl_0|auto_generated|ram_block1a2  = \main_processor|DP|Data_Memory_Module|Memory_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [2];
assign \main_processor|DP|Data_Memory_Module|Memory_rtl_0|auto_generated|ram_block1a3  = \main_processor|DP|Data_Memory_Module|Memory_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [3];
assign \main_processor|DP|Data_Memory_Module|Memory_rtl_0|auto_generated|ram_block1a4  = \main_processor|DP|Data_Memory_Module|Memory_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [4];
assign \main_processor|DP|Data_Memory_Module|Memory_rtl_0|auto_generated|ram_block1a5  = \main_processor|DP|Data_Memory_Module|Memory_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [5];
assign \main_processor|DP|Data_Memory_Module|Memory_rtl_0|auto_generated|ram_block1a6  = \main_processor|DP|Data_Memory_Module|Memory_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [6];
assign \main_processor|DP|Data_Memory_Module|Memory_rtl_0|auto_generated|ram_block1a7  = \main_processor|DP|Data_Memory_Module|Memory_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [7];
assign \main_processor|DP|Data_Memory_Module|Memory_rtl_0|auto_generated|ram_block1a8  = \main_processor|DP|Data_Memory_Module|Memory_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [8];
assign \main_processor|DP|Data_Memory_Module|Memory_rtl_0|auto_generated|ram_block1a9  = \main_processor|DP|Data_Memory_Module|Memory_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [9];
assign \main_processor|DP|Data_Memory_Module|Memory_rtl_0|auto_generated|ram_block1a10  = \main_processor|DP|Data_Memory_Module|Memory_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [10];
assign \main_processor|DP|Data_Memory_Module|Memory_rtl_0|auto_generated|ram_block1a11  = \main_processor|DP|Data_Memory_Module|Memory_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [11];
assign \main_processor|DP|Data_Memory_Module|Memory_rtl_0|auto_generated|ram_block1a12  = \main_processor|DP|Data_Memory_Module|Memory_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [12];
assign \main_processor|DP|Data_Memory_Module|Memory_rtl_0|auto_generated|ram_block1a13  = \main_processor|DP|Data_Memory_Module|Memory_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [13];
assign \main_processor|DP|Data_Memory_Module|Memory_rtl_0|auto_generated|ram_block1a14  = \main_processor|DP|Data_Memory_Module|Memory_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [14];
assign \main_processor|DP|Data_Memory_Module|Memory_rtl_0|auto_generated|ram_block1a15  = \main_processor|DP|Data_Memory_Module|Memory_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [15];
assign \main_processor|DP|Data_Memory_Module|Memory_rtl_0|auto_generated|ram_block1a16  = \main_processor|DP|Data_Memory_Module|Memory_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [16];
assign \main_processor|DP|Data_Memory_Module|Memory_rtl_0|auto_generated|ram_block1a17  = \main_processor|DP|Data_Memory_Module|Memory_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [17];
assign \main_processor|DP|Data_Memory_Module|Memory_rtl_0|auto_generated|ram_block1a18  = \main_processor|DP|Data_Memory_Module|Memory_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [18];
assign \main_processor|DP|Data_Memory_Module|Memory_rtl_0|auto_generated|ram_block1a19  = \main_processor|DP|Data_Memory_Module|Memory_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [19];
assign \main_processor|DP|Data_Memory_Module|Memory_rtl_0|auto_generated|ram_block1a20  = \main_processor|DP|Data_Memory_Module|Memory_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [20];
assign \main_processor|DP|Data_Memory_Module|Memory_rtl_0|auto_generated|ram_block1a21  = \main_processor|DP|Data_Memory_Module|Memory_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [21];
assign \main_processor|DP|Data_Memory_Module|Memory_rtl_0|auto_generated|ram_block1a22  = \main_processor|DP|Data_Memory_Module|Memory_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [22];
assign \main_processor|DP|Data_Memory_Module|Memory_rtl_0|auto_generated|ram_block1a23  = \main_processor|DP|Data_Memory_Module|Memory_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [23];
assign \main_processor|DP|Data_Memory_Module|Memory_rtl_0|auto_generated|ram_block1a24  = \main_processor|DP|Data_Memory_Module|Memory_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [24];
assign \main_processor|DP|Data_Memory_Module|Memory_rtl_0|auto_generated|ram_block1a25  = \main_processor|DP|Data_Memory_Module|Memory_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [25];
assign \main_processor|DP|Data_Memory_Module|Memory_rtl_0|auto_generated|ram_block1a26  = \main_processor|DP|Data_Memory_Module|Memory_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [26];
assign \main_processor|DP|Data_Memory_Module|Memory_rtl_0|auto_generated|ram_block1a27  = \main_processor|DP|Data_Memory_Module|Memory_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [27];
assign \main_processor|DP|Data_Memory_Module|Memory_rtl_0|auto_generated|ram_block1a28  = \main_processor|DP|Data_Memory_Module|Memory_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [28];
assign \main_processor|DP|Data_Memory_Module|Memory_rtl_0|auto_generated|ram_block1a29  = \main_processor|DP|Data_Memory_Module|Memory_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [29];
assign \main_processor|DP|Data_Memory_Module|Memory_rtl_0|auto_generated|ram_block1a30  = \main_processor|DP|Data_Memory_Module|Memory_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [30];
assign \main_processor|DP|Data_Memory_Module|Memory_rtl_0|auto_generated|ram_block1a31  = \main_processor|DP|Data_Memory_Module|Memory_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [31];

// Location: IOOBUF_X65_Y0_N16
cycloneive_io_obuf \outA[0]~output (
	.i(\main_processor|DP|A_register|Q [0]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\outA[0]~output_o ),
	.obar());
// synopsys translate_off
defparam \outA[0]~output .bus_hold = "false";
defparam \outA[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y27_N9
cycloneive_io_obuf \outA[1]~output (
	.i(\main_processor|DP|A_register|Q [1]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\outA[1]~output_o ),
	.obar());
// synopsys translate_off
defparam \outA[1]~output .bus_hold = "false";
defparam \outA[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X35_Y0_N16
cycloneive_io_obuf \outA[2]~output (
	.i(\main_processor|DP|A_register|Q [2]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\outA[2]~output_o ),
	.obar());
// synopsys translate_off
defparam \outA[2]~output .bus_hold = "false";
defparam \outA[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X20_Y0_N16
cycloneive_io_obuf \outA[3]~output (
	.i(\main_processor|DP|A_register|Q [3]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\outA[3]~output_o ),
	.obar());
// synopsys translate_off
defparam \outA[3]~output .bus_hold = "false";
defparam \outA[3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X31_Y0_N9
cycloneive_io_obuf \outA[4]~output (
	.i(\main_processor|DP|A_register|Q [4]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\outA[4]~output_o ),
	.obar());
// synopsys translate_off
defparam \outA[4]~output .bus_hold = "false";
defparam \outA[4]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y25_N23
cycloneive_io_obuf \outA[5]~output (
	.i(\main_processor|DP|A_register|Q [5]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\outA[5]~output_o ),
	.obar());
// synopsys translate_off
defparam \outA[5]~output .bus_hold = "false";
defparam \outA[5]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X52_Y0_N9
cycloneive_io_obuf \outA[6]~output (
	.i(\main_processor|DP|A_register|Q [6]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\outA[6]~output_o ),
	.obar());
// synopsys translate_off
defparam \outA[6]~output .bus_hold = "false";
defparam \outA[6]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y18_N23
cycloneive_io_obuf \outA[7]~output (
	.i(\main_processor|DP|A_register|Q [7]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\outA[7]~output_o ),
	.obar());
// synopsys translate_off
defparam \outA[7]~output .bus_hold = "false";
defparam \outA[7]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X54_Y0_N16
cycloneive_io_obuf \outA[8]~output (
	.i(\main_processor|DP|A_register|Q [8]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\outA[8]~output_o ),
	.obar());
// synopsys translate_off
defparam \outA[8]~output .bus_hold = "false";
defparam \outA[8]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X49_Y0_N9
cycloneive_io_obuf \outA[9]~output (
	.i(\main_processor|DP|A_register|Q [9]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\outA[9]~output_o ),
	.obar());
// synopsys translate_off
defparam \outA[9]~output .bus_hold = "false";
defparam \outA[9]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X58_Y73_N9
cycloneive_io_obuf \outA[10]~output (
	.i(\main_processor|DP|A_register|Q [10]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\outA[10]~output_o ),
	.obar());
// synopsys translate_off
defparam \outA[10]~output .bus_hold = "false";
defparam \outA[10]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X60_Y73_N2
cycloneive_io_obuf \outA[11]~output (
	.i(\main_processor|DP|A_register|Q [11]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\outA[11]~output_o ),
	.obar());
// synopsys translate_off
defparam \outA[11]~output .bus_hold = "false";
defparam \outA[11]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X65_Y0_N2
cycloneive_io_obuf \outA[12]~output (
	.i(\main_processor|DP|A_register|Q [12]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\outA[12]~output_o ),
	.obar());
// synopsys translate_off
defparam \outA[12]~output .bus_hold = "false";
defparam \outA[12]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X65_Y0_N9
cycloneive_io_obuf \outA[13]~output (
	.i(\main_processor|DP|A_register|Q [13]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\outA[13]~output_o ),
	.obar());
// synopsys translate_off
defparam \outA[13]~output .bus_hold = "false";
defparam \outA[13]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X67_Y0_N16
cycloneive_io_obuf \outA[14]~output (
	.i(\main_processor|DP|A_register|Q [14]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\outA[14]~output_o ),
	.obar());
// synopsys translate_off
defparam \outA[14]~output .bus_hold = "false";
defparam \outA[14]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X56_Y0_N23
cycloneive_io_obuf \outA[15]~output (
	.i(\main_processor|DP|A_register|Q [15]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\outA[15]~output_o ),
	.obar());
// synopsys translate_off
defparam \outA[15]~output .bus_hold = "false";
defparam \outA[15]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X58_Y73_N2
cycloneive_io_obuf \outA[16]~output (
	.i(\main_processor|DP|A_register|Q [16]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\outA[16]~output_o ),
	.obar());
// synopsys translate_off
defparam \outA[16]~output .bus_hold = "false";
defparam \outA[16]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X62_Y0_N23
cycloneive_io_obuf \outA[17]~output (
	.i(\main_processor|DP|A_register|Q [17]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\outA[17]~output_o ),
	.obar());
// synopsys translate_off
defparam \outA[17]~output .bus_hold = "false";
defparam \outA[17]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X62_Y0_N16
cycloneive_io_obuf \outA[18]~output (
	.i(\main_processor|DP|A_register|Q [18]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\outA[18]~output_o ),
	.obar());
// synopsys translate_off
defparam \outA[18]~output .bus_hold = "false";
defparam \outA[18]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X56_Y0_N16
cycloneive_io_obuf \outA[19]~output (
	.i(\main_processor|DP|A_register|Q [19]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\outA[19]~output_o ),
	.obar());
// synopsys translate_off
defparam \outA[19]~output .bus_hold = "false";
defparam \outA[19]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y26_N23
cycloneive_io_obuf \outA[20]~output (
	.i(\main_processor|DP|A_register|Q [20]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\outA[20]~output_o ),
	.obar());
// synopsys translate_off
defparam \outA[20]~output .bus_hold = "false";
defparam \outA[20]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X20_Y0_N23
cycloneive_io_obuf \outA[21]~output (
	.i(\main_processor|DP|A_register|Q [21]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\outA[21]~output_o ),
	.obar());
// synopsys translate_off
defparam \outA[21]~output .bus_hold = "false";
defparam \outA[21]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X13_Y0_N23
cycloneive_io_obuf \outA[22]~output (
	.i(\main_processor|DP|A_register|Q [22]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\outA[22]~output_o ),
	.obar());
// synopsys translate_off
defparam \outA[22]~output .bus_hold = "false";
defparam \outA[22]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X49_Y0_N2
cycloneive_io_obuf \outA[23]~output (
	.i(\main_processor|DP|A_register|Q [23]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\outA[23]~output_o ),
	.obar());
// synopsys translate_off
defparam \outA[23]~output .bus_hold = "false";
defparam \outA[23]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y29_N23
cycloneive_io_obuf \outA[24]~output (
	.i(\main_processor|DP|A_register|Q [24]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\outA[24]~output_o ),
	.obar());
// synopsys translate_off
defparam \outA[24]~output .bus_hold = "false";
defparam \outA[24]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X79_Y0_N23
cycloneive_io_obuf \outA[25]~output (
	.i(\main_processor|DP|A_register|Q [25]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\outA[25]~output_o ),
	.obar());
// synopsys translate_off
defparam \outA[25]~output .bus_hold = "false";
defparam \outA[25]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y44_N9
cycloneive_io_obuf \outA[26]~output (
	.i(\main_processor|DP|A_register|Q [26]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\outA[26]~output_o ),
	.obar());
// synopsys translate_off
defparam \outA[26]~output .bus_hold = "false";
defparam \outA[26]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X81_Y0_N23
cycloneive_io_obuf \outA[27]~output (
	.i(\main_processor|DP|A_register|Q [27]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\outA[27]~output_o ),
	.obar());
// synopsys translate_off
defparam \outA[27]~output .bus_hold = "false";
defparam \outA[27]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X47_Y0_N2
cycloneive_io_obuf \outA[28]~output (
	.i(\main_processor|DP|A_register|Q [28]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\outA[28]~output_o ),
	.obar());
// synopsys translate_off
defparam \outA[28]~output .bus_hold = "false";
defparam \outA[28]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X72_Y0_N2
cycloneive_io_obuf \outA[29]~output (
	.i(\main_processor|DP|A_register|Q [29]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\outA[29]~output_o ),
	.obar());
// synopsys translate_off
defparam \outA[29]~output .bus_hold = "false";
defparam \outA[29]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X54_Y73_N9
cycloneive_io_obuf \outA[30]~output (
	.i(\main_processor|DP|A_register|Q [30]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\outA[30]~output_o ),
	.obar());
// synopsys translate_off
defparam \outA[30]~output .bus_hold = "false";
defparam \outA[30]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y42_N2
cycloneive_io_obuf \outA[31]~output (
	.i(\main_processor|DP|A_register|Q [31]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\outA[31]~output_o ),
	.obar());
// synopsys translate_off
defparam \outA[31]~output .bus_hold = "false";
defparam \outA[31]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y26_N16
cycloneive_io_obuf \outB[0]~output (
	.i(\main_processor|DP|B_register|Q [0]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\outB[0]~output_o ),
	.obar());
// synopsys translate_off
defparam \outB[0]~output .bus_hold = "false";
defparam \outB[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y34_N9
cycloneive_io_obuf \outB[1]~output (
	.i(\main_processor|DP|B_register|Q [1]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\outB[1]~output_o ),
	.obar());
// synopsys translate_off
defparam \outB[1]~output .bus_hold = "false";
defparam \outB[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y30_N9
cycloneive_io_obuf \outB[2]~output (
	.i(\main_processor|DP|B_register|Q [2]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\outB[2]~output_o ),
	.obar());
// synopsys translate_off
defparam \outB[2]~output .bus_hold = "false";
defparam \outB[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X52_Y0_N23
cycloneive_io_obuf \outB[3]~output (
	.i(\main_processor|DP|B_register|Q [3]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\outB[3]~output_o ),
	.obar());
// synopsys translate_off
defparam \outB[3]~output .bus_hold = "false";
defparam \outB[3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X65_Y0_N23
cycloneive_io_obuf \outB[4]~output (
	.i(\main_processor|DP|B_register|Q [4]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\outB[4]~output_o ),
	.obar());
// synopsys translate_off
defparam \outB[4]~output .bus_hold = "false";
defparam \outB[4]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X52_Y73_N2
cycloneive_io_obuf \outB[5]~output (
	.i(\main_processor|DP|B_register|Q [5]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\outB[5]~output_o ),
	.obar());
// synopsys translate_off
defparam \outB[5]~output .bus_hold = "false";
defparam \outB[5]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X52_Y0_N16
cycloneive_io_obuf \outB[6]~output (
	.i(\main_processor|DP|B_register|Q [6]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\outB[6]~output_o ),
	.obar());
// synopsys translate_off
defparam \outB[6]~output .bus_hold = "false";
defparam \outB[6]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y16_N16
cycloneive_io_obuf \outB[7]~output (
	.i(\main_processor|DP|B_register|Q [7]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\outB[7]~output_o ),
	.obar());
// synopsys translate_off
defparam \outB[7]~output .bus_hold = "false";
defparam \outB[7]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y28_N9
cycloneive_io_obuf \outB[8]~output (
	.i(\main_processor|DP|B_register|Q [8]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\outB[8]~output_o ),
	.obar());
// synopsys translate_off
defparam \outB[8]~output .bus_hold = "false";
defparam \outB[8]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X23_Y0_N16
cycloneive_io_obuf \outB[9]~output (
	.i(\main_processor|DP|B_register|Q [9]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\outB[9]~output_o ),
	.obar());
// synopsys translate_off
defparam \outB[9]~output .bus_hold = "false";
defparam \outB[9]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y25_N23
cycloneive_io_obuf \outB[10]~output (
	.i(\main_processor|DP|B_register|Q [10]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\outB[10]~output_o ),
	.obar());
// synopsys translate_off
defparam \outB[10]~output .bus_hold = "false";
defparam \outB[10]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X74_Y0_N16
cycloneive_io_obuf \outB[11]~output (
	.i(\main_processor|DP|B_register|Q [11]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\outB[11]~output_o ),
	.obar());
// synopsys translate_off
defparam \outB[11]~output .bus_hold = "false";
defparam \outB[11]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X60_Y0_N2
cycloneive_io_obuf \outB[12]~output (
	.i(\main_processor|DP|B_register|Q [12]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\outB[12]~output_o ),
	.obar());
// synopsys translate_off
defparam \outB[12]~output .bus_hold = "false";
defparam \outB[12]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X79_Y0_N16
cycloneive_io_obuf \outB[13]~output (
	.i(\main_processor|DP|B_register|Q [13]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\outB[13]~output_o ),
	.obar());
// synopsys translate_off
defparam \outB[13]~output .bus_hold = "false";
defparam \outB[13]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X67_Y0_N23
cycloneive_io_obuf \outB[14]~output (
	.i(\main_processor|DP|B_register|Q [14]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\outB[14]~output_o ),
	.obar());
// synopsys translate_off
defparam \outB[14]~output .bus_hold = "false";
defparam \outB[14]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X40_Y73_N2
cycloneive_io_obuf \outB[15]~output (
	.i(\main_processor|DP|B_register|Q [15]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\outB[15]~output_o ),
	.obar());
// synopsys translate_off
defparam \outB[15]~output .bus_hold = "false";
defparam \outB[15]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X79_Y0_N2
cycloneive_io_obuf \outB[16]~output (
	.i(\main_processor|DP|B_register|Q [16]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\outB[16]~output_o ),
	.obar());
// synopsys translate_off
defparam \outB[16]~output .bus_hold = "false";
defparam \outB[16]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X85_Y0_N16
cycloneive_io_obuf \outB[17]~output (
	.i(\main_processor|DP|B_register|Q [17]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\outB[17]~output_o ),
	.obar());
// synopsys translate_off
defparam \outB[17]~output .bus_hold = "false";
defparam \outB[17]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X81_Y0_N16
cycloneive_io_obuf \outB[18]~output (
	.i(\main_processor|DP|B_register|Q [18]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\outB[18]~output_o ),
	.obar());
// synopsys translate_off
defparam \outB[18]~output .bus_hold = "false";
defparam \outB[18]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X49_Y73_N16
cycloneive_io_obuf \outB[19]~output (
	.i(\main_processor|DP|B_register|Q [19]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\outB[19]~output_o ),
	.obar());
// synopsys translate_off
defparam \outB[19]~output .bus_hold = "false";
defparam \outB[19]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y35_N9
cycloneive_io_obuf \outB[20]~output (
	.i(\main_processor|DP|B_register|Q [20]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\outB[20]~output_o ),
	.obar());
// synopsys translate_off
defparam \outB[20]~output .bus_hold = "false";
defparam \outB[20]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X40_Y73_N9
cycloneive_io_obuf \outB[21]~output (
	.i(\main_processor|DP|B_register|Q [21]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\outB[21]~output_o ),
	.obar());
// synopsys translate_off
defparam \outB[21]~output .bus_hold = "false";
defparam \outB[21]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X29_Y0_N16
cycloneive_io_obuf \outB[22]~output (
	.i(\main_processor|DP|B_register|Q [22]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\outB[22]~output_o ),
	.obar());
// synopsys translate_off
defparam \outB[22]~output .bus_hold = "false";
defparam \outB[22]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X45_Y73_N9
cycloneive_io_obuf \outB[23]~output (
	.i(\main_processor|DP|B_register|Q [23]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\outB[23]~output_o ),
	.obar());
// synopsys translate_off
defparam \outB[23]~output .bus_hold = "false";
defparam \outB[23]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y28_N16
cycloneive_io_obuf \outB[24]~output (
	.i(\main_processor|DP|B_register|Q [24]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\outB[24]~output_o ),
	.obar());
// synopsys translate_off
defparam \outB[24]~output .bus_hold = "false";
defparam \outB[24]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X60_Y0_N16
cycloneive_io_obuf \outB[25]~output (
	.i(\main_processor|DP|B_register|Q [25]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\outB[25]~output_o ),
	.obar());
// synopsys translate_off
defparam \outB[25]~output .bus_hold = "false";
defparam \outB[25]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y16_N23
cycloneive_io_obuf \outB[26]~output (
	.i(\main_processor|DP|B_register|Q [26]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\outB[26]~output_o ),
	.obar());
// synopsys translate_off
defparam \outB[26]~output .bus_hold = "false";
defparam \outB[26]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X67_Y0_N2
cycloneive_io_obuf \outB[27]~output (
	.i(\main_processor|DP|B_register|Q [27]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\outB[27]~output_o ),
	.obar());
// synopsys translate_off
defparam \outB[27]~output .bus_hold = "false";
defparam \outB[27]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X49_Y0_N16
cycloneive_io_obuf \outB[28]~output (
	.i(\main_processor|DP|B_register|Q [28]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\outB[28]~output_o ),
	.obar());
// synopsys translate_off
defparam \outB[28]~output .bus_hold = "false";
defparam \outB[28]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X72_Y0_N9
cycloneive_io_obuf \outB[29]~output (
	.i(\main_processor|DP|B_register|Q [29]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\outB[29]~output_o ),
	.obar());
// synopsys translate_off
defparam \outB[29]~output .bus_hold = "false";
defparam \outB[29]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X74_Y0_N2
cycloneive_io_obuf \outB[30]~output (
	.i(\main_processor|DP|B_register|Q [30]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\outB[30]~output_o ),
	.obar());
// synopsys translate_off
defparam \outB[30]~output .bus_hold = "false";
defparam \outB[30]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X74_Y0_N9
cycloneive_io_obuf \outB[31]~output (
	.i(\main_processor|DP|B_register|Q [31]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\outB[31]~output_o ),
	.obar());
// synopsys translate_off
defparam \outB[31]~output .bus_hold = "false";
defparam \outB[31]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y29_N2
cycloneive_io_obuf \outC~output (
	.i(\main_processor|DP|alu_component|adder1|s8|p4|cout~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\outC~output_o ),
	.obar());
// synopsys translate_off
defparam \outC~output .bus_hold = "false";
defparam \outC~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X56_Y0_N9
cycloneive_io_obuf \outZ~output (
	.i(\main_processor|DP|alu_component|Equal0~11_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\outZ~output_o ),
	.obar());
// synopsys translate_off
defparam \outZ~output .bus_hold = "false";
defparam \outZ~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X60_Y0_N23
cycloneive_io_obuf \outIR[0]~output (
	.i(\main_processor|DP|ir_register|Q [0]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\outIR[0]~output_o ),
	.obar());
// synopsys translate_off
defparam \outIR[0]~output .bus_hold = "false";
defparam \outIR[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y35_N2
cycloneive_io_obuf \outIR[1]~output (
	.i(\main_processor|DP|ir_register|Q [1]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\outIR[1]~output_o ),
	.obar());
// synopsys translate_off
defparam \outIR[1]~output .bus_hold = "false";
defparam \outIR[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X54_Y0_N9
cycloneive_io_obuf \outIR[2]~output (
	.i(\main_processor|DP|ir_register|Q [2]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\outIR[2]~output_o ),
	.obar());
// synopsys translate_off
defparam \outIR[2]~output .bus_hold = "false";
defparam \outIR[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X45_Y0_N23
cycloneive_io_obuf \outIR[3]~output (
	.i(\main_processor|DP|ir_register|Q [3]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\outIR[3]~output_o ),
	.obar());
// synopsys translate_off
defparam \outIR[3]~output .bus_hold = "false";
defparam \outIR[3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X60_Y0_N9
cycloneive_io_obuf \outIR[4]~output (
	.i(\main_processor|DP|ir_register|Q [4]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\outIR[4]~output_o ),
	.obar());
// synopsys translate_off
defparam \outIR[4]~output .bus_hold = "false";
defparam \outIR[4]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y24_N16
cycloneive_io_obuf \outIR[5]~output (
	.i(\main_processor|DP|ir_register|Q [5]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\outIR[5]~output_o ),
	.obar());
// synopsys translate_off
defparam \outIR[5]~output .bus_hold = "false";
defparam \outIR[5]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X52_Y0_N2
cycloneive_io_obuf \outIR[6]~output (
	.i(\main_processor|DP|ir_register|Q [6]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\outIR[6]~output_o ),
	.obar());
// synopsys translate_off
defparam \outIR[6]~output .bus_hold = "false";
defparam \outIR[6]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y21_N16
cycloneive_io_obuf \outIR[7]~output (
	.i(\main_processor|DP|ir_register|Q [7]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\outIR[7]~output_o ),
	.obar());
// synopsys translate_off
defparam \outIR[7]~output .bus_hold = "false";
defparam \outIR[7]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y17_N16
cycloneive_io_obuf \outIR[8]~output (
	.i(\main_processor|DP|ir_register|Q [8]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\outIR[8]~output_o ),
	.obar());
// synopsys translate_off
defparam \outIR[8]~output .bus_hold = "false";
defparam \outIR[8]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y25_N16
cycloneive_io_obuf \outIR[9]~output (
	.i(\main_processor|DP|ir_register|Q [9]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\outIR[9]~output_o ),
	.obar());
// synopsys translate_off
defparam \outIR[9]~output .bus_hold = "false";
defparam \outIR[9]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X47_Y0_N9
cycloneive_io_obuf \outIR[10]~output (
	.i(\main_processor|DP|ir_register|Q [10]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\outIR[10]~output_o ),
	.obar());
// synopsys translate_off
defparam \outIR[10]~output .bus_hold = "false";
defparam \outIR[10]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X38_Y73_N16
cycloneive_io_obuf \outIR[11]~output (
	.i(\main_processor|DP|ir_register|Q [11]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\outIR[11]~output_o ),
	.obar());
// synopsys translate_off
defparam \outIR[11]~output .bus_hold = "false";
defparam \outIR[11]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X35_Y73_N16
cycloneive_io_obuf \outIR[12]~output (
	.i(\main_processor|DP|ir_register|Q [12]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\outIR[12]~output_o ),
	.obar());
// synopsys translate_off
defparam \outIR[12]~output .bus_hold = "false";
defparam \outIR[12]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X54_Y0_N2
cycloneive_io_obuf \outIR[13]~output (
	.i(\main_processor|DP|ir_register|Q [13]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\outIR[13]~output_o ),
	.obar());
// synopsys translate_off
defparam \outIR[13]~output .bus_hold = "false";
defparam \outIR[13]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X56_Y0_N2
cycloneive_io_obuf \outIR[14]~output (
	.i(\main_processor|DP|ir_register|Q [14]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\outIR[14]~output_o ),
	.obar());
// synopsys translate_off
defparam \outIR[14]~output .bus_hold = "false";
defparam \outIR[14]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X38_Y73_N9
cycloneive_io_obuf \outIR[15]~output (
	.i(\main_processor|DP|ir_register|Q [15]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\outIR[15]~output_o ),
	.obar());
// synopsys translate_off
defparam \outIR[15]~output .bus_hold = "false";
defparam \outIR[15]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X45_Y73_N2
cycloneive_io_obuf \outIR[16]~output (
	.i(\main_processor|DP|ir_register|Q [16]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\outIR[16]~output_o ),
	.obar());
// synopsys translate_off
defparam \outIR[16]~output .bus_hold = "false";
defparam \outIR[16]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X54_Y73_N2
cycloneive_io_obuf \outIR[17]~output (
	.i(\main_processor|DP|ir_register|Q [17]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\outIR[17]~output_o ),
	.obar());
// synopsys translate_off
defparam \outIR[17]~output .bus_hold = "false";
defparam \outIR[17]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X83_Y0_N23
cycloneive_io_obuf \outIR[18]~output (
	.i(\main_processor|DP|ir_register|Q [18]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\outIR[18]~output_o ),
	.obar());
// synopsys translate_off
defparam \outIR[18]~output .bus_hold = "false";
defparam \outIR[18]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X49_Y0_N23
cycloneive_io_obuf \outIR[19]~output (
	.i(\main_processor|DP|ir_register|Q [19]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\outIR[19]~output_o ),
	.obar());
// synopsys translate_off
defparam \outIR[19]~output .bus_hold = "false";
defparam \outIR[19]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y22_N23
cycloneive_io_obuf \outIR[20]~output (
	.i(\main_processor|DP|ir_register|Q [20]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\outIR[20]~output_o ),
	.obar());
// synopsys translate_off
defparam \outIR[20]~output .bus_hold = "false";
defparam \outIR[20]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y18_N16
cycloneive_io_obuf \outIR[21]~output (
	.i(\main_processor|DP|ir_register|Q [21]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\outIR[21]~output_o ),
	.obar());
// synopsys translate_off
defparam \outIR[21]~output .bus_hold = "false";
defparam \outIR[21]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X45_Y0_N16
cycloneive_io_obuf \outIR[22]~output (
	.i(\main_processor|DP|ir_register|Q [22]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\outIR[22]~output_o ),
	.obar());
// synopsys translate_off
defparam \outIR[22]~output .bus_hold = "false";
defparam \outIR[22]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y26_N16
cycloneive_io_obuf \outIR[23]~output (
	.i(\main_processor|DP|ir_register|Q [23]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\outIR[23]~output_o ),
	.obar());
// synopsys translate_off
defparam \outIR[23]~output .bus_hold = "false";
defparam \outIR[23]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X31_Y0_N2
cycloneive_io_obuf \outIR[24]~output (
	.i(\main_processor|DP|ir_register|Q [24]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\outIR[24]~output_o ),
	.obar());
// synopsys translate_off
defparam \outIR[24]~output .bus_hold = "false";
defparam \outIR[24]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y33_N16
cycloneive_io_obuf \outIR[25]~output (
	.i(\main_processor|DP|ir_register|Q [25]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\outIR[25]~output_o ),
	.obar());
// synopsys translate_off
defparam \outIR[25]~output .bus_hold = "false";
defparam \outIR[25]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X54_Y0_N23
cycloneive_io_obuf \outIR[26]~output (
	.i(\main_processor|DP|ir_register|Q [26]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\outIR[26]~output_o ),
	.obar());
// synopsys translate_off
defparam \outIR[26]~output .bus_hold = "false";
defparam \outIR[26]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X74_Y0_N23
cycloneive_io_obuf \outIR[27]~output (
	.i(\main_processor|DP|ir_register|Q [27]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\outIR[27]~output_o ),
	.obar());
// synopsys translate_off
defparam \outIR[27]~output .bus_hold = "false";
defparam \outIR[27]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y33_N23
cycloneive_io_obuf \outIR[28]~output (
	.i(\main_processor|DP|ir_register|Q [28]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\outIR[28]~output_o ),
	.obar());
// synopsys translate_off
defparam \outIR[28]~output .bus_hold = "false";
defparam \outIR[28]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X33_Y0_N2
cycloneive_io_obuf \outIR[29]~output (
	.i(\main_processor|DP|ir_register|Q [29]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\outIR[29]~output_o ),
	.obar());
// synopsys translate_off
defparam \outIR[29]~output .bus_hold = "false";
defparam \outIR[29]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X67_Y0_N9
cycloneive_io_obuf \outIR[30]~output (
	.i(\main_processor|DP|ir_register|Q [30]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\outIR[30]~output_o ),
	.obar());
// synopsys translate_off
defparam \outIR[30]~output .bus_hold = "false";
defparam \outIR[30]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X52_Y73_N16
cycloneive_io_obuf \outIR[31]~output (
	.i(\main_processor|DP|ir_register|Q [31]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\outIR[31]~output_o ),
	.obar());
// synopsys translate_off
defparam \outIR[31]~output .bus_hold = "false";
defparam \outIR[31]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y15_N23
cycloneive_io_obuf \outPC[0]~output (
	.i(\main_processor|DP|pc_component|q[0]~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\outPC[0]~output_o ),
	.obar());
// synopsys translate_off
defparam \outPC[0]~output .bus_hold = "false";
defparam \outPC[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X87_Y0_N16
cycloneive_io_obuf \outPC[1]~output (
	.i(\main_processor|DP|pc_component|q[1]~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\outPC[1]~output_o ),
	.obar());
// synopsys translate_off
defparam \outPC[1]~output .bus_hold = "false";
defparam \outPC[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X18_Y0_N23
cycloneive_io_obuf \outPC[2]~output (
	.i(\main_processor|DP|pc_component|q[2]~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\outPC[2]~output_o ),
	.obar());
// synopsys translate_off
defparam \outPC[2]~output .bus_hold = "false";
defparam \outPC[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y34_N2
cycloneive_io_obuf \outPC[3]~output (
	.i(\main_processor|DP|pc_component|q[3]~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\outPC[3]~output_o ),
	.obar());
// synopsys translate_off
defparam \outPC[3]~output .bus_hold = "false";
defparam \outPC[3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X27_Y0_N23
cycloneive_io_obuf \outPC[4]~output (
	.i(\main_processor|DP|pc_component|q[4]~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\outPC[4]~output_o ),
	.obar());
// synopsys translate_off
defparam \outPC[4]~output .bus_hold = "false";
defparam \outPC[4]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y32_N23
cycloneive_io_obuf \outPC[5]~output (
	.i(\main_processor|DP|pc_component|q[5]~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\outPC[5]~output_o ),
	.obar());
// synopsys translate_off
defparam \outPC[5]~output .bus_hold = "false";
defparam \outPC[5]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X18_Y0_N9
cycloneive_io_obuf \outPC[6]~output (
	.i(\main_processor|DP|pc_component|q[6]~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\outPC[6]~output_o ),
	.obar());
// synopsys translate_off
defparam \outPC[6]~output .bus_hold = "false";
defparam \outPC[6]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X38_Y0_N2
cycloneive_io_obuf \outPC[7]~output (
	.i(\main_processor|DP|pc_component|q[7]~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\outPC[7]~output_o ),
	.obar());
// synopsys translate_off
defparam \outPC[7]~output .bus_hold = "false";
defparam \outPC[7]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y28_N23
cycloneive_io_obuf \outPC[8]~output (
	.i(\main_processor|DP|pc_component|q[8]~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\outPC[8]~output_o ),
	.obar());
// synopsys translate_off
defparam \outPC[8]~output .bus_hold = "false";
defparam \outPC[8]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X18_Y0_N2
cycloneive_io_obuf \outPC[9]~output (
	.i(\main_processor|DP|pc_component|q[9]~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\outPC[9]~output_o ),
	.obar());
// synopsys translate_off
defparam \outPC[9]~output .bus_hold = "false";
defparam \outPC[9]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y27_N23
cycloneive_io_obuf \outPC[10]~output (
	.i(\main_processor|DP|pc_component|q[10]~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\outPC[10]~output_o ),
	.obar());
// synopsys translate_off
defparam \outPC[10]~output .bus_hold = "false";
defparam \outPC[10]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y31_N16
cycloneive_io_obuf \outPC[11]~output (
	.i(\main_processor|DP|pc_component|q[11]~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\outPC[11]~output_o ),
	.obar());
// synopsys translate_off
defparam \outPC[11]~output .bus_hold = "false";
defparam \outPC[11]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y34_N23
cycloneive_io_obuf \outPC[12]~output (
	.i(\main_processor|DP|pc_component|q[12]~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\outPC[12]~output_o ),
	.obar());
// synopsys translate_off
defparam \outPC[12]~output .bus_hold = "false";
defparam \outPC[12]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y27_N16
cycloneive_io_obuf \outPC[13]~output (
	.i(\main_processor|DP|pc_component|q[13]~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\outPC[13]~output_o ),
	.obar());
// synopsys translate_off
defparam \outPC[13]~output .bus_hold = "false";
defparam \outPC[13]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X40_Y0_N23
cycloneive_io_obuf \outPC[14]~output (
	.i(\main_processor|DP|pc_component|q[14]~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\outPC[14]~output_o ),
	.obar());
// synopsys translate_off
defparam \outPC[14]~output .bus_hold = "false";
defparam \outPC[14]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y21_N23
cycloneive_io_obuf \outPC[15]~output (
	.i(\main_processor|DP|pc_component|q[15]~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\outPC[15]~output_o ),
	.obar());
// synopsys translate_off
defparam \outPC[15]~output .bus_hold = "false";
defparam \outPC[15]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y29_N16
cycloneive_io_obuf \outPC[16]~output (
	.i(\main_processor|DP|pc_component|q[16]~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\outPC[16]~output_o ),
	.obar());
// synopsys translate_off
defparam \outPC[16]~output .bus_hold = "false";
defparam \outPC[16]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X38_Y73_N23
cycloneive_io_obuf \outPC[17]~output (
	.i(\main_processor|DP|pc_component|q[17]~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\outPC[17]~output_o ),
	.obar());
// synopsys translate_off
defparam \outPC[17]~output .bus_hold = "false";
defparam \outPC[17]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X42_Y0_N16
cycloneive_io_obuf \outPC[18]~output (
	.i(\main_processor|DP|pc_component|q[18]~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\outPC[18]~output_o ),
	.obar());
// synopsys translate_off
defparam \outPC[18]~output .bus_hold = "false";
defparam \outPC[18]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y24_N9
cycloneive_io_obuf \outPC[19]~output (
	.i(\main_processor|DP|pc_component|q[19]~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\outPC[19]~output_o ),
	.obar());
// synopsys translate_off
defparam \outPC[19]~output .bus_hold = "false";
defparam \outPC[19]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y19_N9
cycloneive_io_obuf \outPC[20]~output (
	.i(\main_processor|DP|pc_component|q[20]~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\outPC[20]~output_o ),
	.obar());
// synopsys translate_off
defparam \outPC[20]~output .bus_hold = "false";
defparam \outPC[20]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X42_Y0_N23
cycloneive_io_obuf \outPC[21]~output (
	.i(\main_processor|DP|pc_component|q[21]~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\outPC[21]~output_o ),
	.obar());
// synopsys translate_off
defparam \outPC[21]~output .bus_hold = "false";
defparam \outPC[21]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y23_N16
cycloneive_io_obuf \outPC[22]~output (
	.i(\main_processor|DP|pc_component|q[22]~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\outPC[22]~output_o ),
	.obar());
// synopsys translate_off
defparam \outPC[22]~output .bus_hold = "false";
defparam \outPC[22]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X40_Y0_N16
cycloneive_io_obuf \outPC[23]~output (
	.i(\main_processor|DP|pc_component|q[23]~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\outPC[23]~output_o ),
	.obar());
// synopsys translate_off
defparam \outPC[23]~output .bus_hold = "false";
defparam \outPC[23]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X33_Y0_N9
cycloneive_io_obuf \outPC[24]~output (
	.i(\main_processor|DP|pc_component|q[24]~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\outPC[24]~output_o ),
	.obar());
// synopsys translate_off
defparam \outPC[24]~output .bus_hold = "false";
defparam \outPC[24]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y23_N23
cycloneive_io_obuf \outPC[25]~output (
	.i(\main_processor|DP|pc_component|q[25]~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\outPC[25]~output_o ),
	.obar());
// synopsys translate_off
defparam \outPC[25]~output .bus_hold = "false";
defparam \outPC[25]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y24_N2
cycloneive_io_obuf \outPC[26]~output (
	.i(\main_processor|DP|pc_component|q[26]~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\outPC[26]~output_o ),
	.obar());
// synopsys translate_off
defparam \outPC[26]~output .bus_hold = "false";
defparam \outPC[26]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y22_N16
cycloneive_io_obuf \outPC[27]~output (
	.i(\main_processor|DP|pc_component|q[27]~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\outPC[27]~output_o ),
	.obar());
// synopsys translate_off
defparam \outPC[27]~output .bus_hold = "false";
defparam \outPC[27]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X38_Y0_N9
cycloneive_io_obuf \outPC[28]~output (
	.i(\main_processor|DP|pc_component|q[28]~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\outPC[28]~output_o ),
	.obar());
// synopsys translate_off
defparam \outPC[28]~output .bus_hold = "false";
defparam \outPC[28]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X35_Y0_N23
cycloneive_io_obuf \outPC[29]~output (
	.i(\main_processor|DP|pc_component|q[29]~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\outPC[29]~output_o ),
	.obar());
// synopsys translate_off
defparam \outPC[29]~output .bus_hold = "false";
defparam \outPC[29]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y27_N2
cycloneive_io_obuf \outPC[30]~output (
	.i(\main_processor|DP|pc_component|q[30]~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\outPC[30]~output_o ),
	.obar());
// synopsys translate_off
defparam \outPC[30]~output .bus_hold = "false";
defparam \outPC[30]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y24_N23
cycloneive_io_obuf \outPC[31]~output (
	.i(\main_processor|DP|pc_component|q[31]~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\outPC[31]~output_o ),
	.obar());
// synopsys translate_off
defparam \outPC[31]~output .bus_hold = "false";
defparam \outPC[31]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y15_N16
cycloneive_io_obuf \addrOut[0]~output (
	.i(\main_processor|DP|pc_component|q[0]~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\addrOut[0]~output_o ),
	.obar());
// synopsys translate_off
defparam \addrOut[0]~output .bus_hold = "false";
defparam \addrOut[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y0_N9
cycloneive_io_obuf \addrOut[1]~output (
	.i(\main_processor|DP|pc_component|q[1]~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\addrOut[1]~output_o ),
	.obar());
// synopsys translate_off
defparam \addrOut[1]~output .bus_hold = "false";
defparam \addrOut[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X18_Y0_N16
cycloneive_io_obuf \addrOut[2]~output (
	.i(\main_processor|DP|pc_component|q[2]~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\addrOut[2]~output_o ),
	.obar());
// synopsys translate_off
defparam \addrOut[2]~output .bus_hold = "false";
defparam \addrOut[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y34_N16
cycloneive_io_obuf \addrOut[3]~output (
	.i(\main_processor|DP|pc_component|q[3]~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\addrOut[3]~output_o ),
	.obar());
// synopsys translate_off
defparam \addrOut[3]~output .bus_hold = "false";
defparam \addrOut[3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X27_Y0_N9
cycloneive_io_obuf \addrOut[4]~output (
	.i(\main_processor|DP|pc_component|q[4]~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\addrOut[4]~output_o ),
	.obar());
// synopsys translate_off
defparam \addrOut[4]~output .bus_hold = "false";
defparam \addrOut[4]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y32_N16
cycloneive_io_obuf \addrOut[5]~output (
	.i(\main_processor|DP|pc_component|q[5]~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\addrOut[5]~output_o ),
	.obar());
// synopsys translate_off
defparam \addrOut[5]~output .bus_hold = "false";
defparam \addrOut[5]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X109_Y73_N2
cycloneive_io_obuf \wEn~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\wEn~output_o ),
	.obar());
// synopsys translate_off
defparam \wEn~output .bus_hold = "false";
defparam \wEn~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X58_Y73_N16
cycloneive_io_obuf \memDataOut[0]~output (
	.i(\main_memory|altsyncram_component|auto_generated|q_a [0]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\memDataOut[0]~output_o ),
	.obar());
// synopsys translate_off
defparam \memDataOut[0]~output .bus_hold = "false";
defparam \memDataOut[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y44_N2
cycloneive_io_obuf \memDataOut[1]~output (
	.i(\main_memory|altsyncram_component|auto_generated|q_a [1]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\memDataOut[1]~output_o ),
	.obar());
// synopsys translate_off
defparam \memDataOut[1]~output .bus_hold = "false";
defparam \memDataOut[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X11_Y0_N2
cycloneive_io_obuf \memDataOut[2]~output (
	.i(\main_memory|altsyncram_component|auto_generated|q_a [2]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\memDataOut[2]~output_o ),
	.obar());
// synopsys translate_off
defparam \memDataOut[2]~output .bus_hold = "false";
defparam \memDataOut[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X42_Y73_N2
cycloneive_io_obuf \memDataOut[3]~output (
	.i(\main_memory|altsyncram_component|auto_generated|q_a [3]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\memDataOut[3]~output_o ),
	.obar());
// synopsys translate_off
defparam \memDataOut[3]~output .bus_hold = "false";
defparam \memDataOut[3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X9_Y0_N23
cycloneive_io_obuf \memDataOut[4]~output (
	.i(\main_memory|altsyncram_component|auto_generated|q_a [4]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\memDataOut[4]~output_o ),
	.obar());
// synopsys translate_off
defparam \memDataOut[4]~output .bus_hold = "false";
defparam \memDataOut[4]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y30_N2
cycloneive_io_obuf \memDataOut[5]~output (
	.i(\main_memory|altsyncram_component|auto_generated|q_a [5]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\memDataOut[5]~output_o ),
	.obar());
// synopsys translate_off
defparam \memDataOut[5]~output .bus_hold = "false";
defparam \memDataOut[5]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X47_Y73_N16
cycloneive_io_obuf \memDataOut[6]~output (
	.i(\main_memory|altsyncram_component|auto_generated|q_a [6]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\memDataOut[6]~output_o ),
	.obar());
// synopsys translate_off
defparam \memDataOut[6]~output .bus_hold = "false";
defparam \memDataOut[6]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X79_Y0_N9
cycloneive_io_obuf \memDataOut[7]~output (
	.i(\main_memory|altsyncram_component|auto_generated|q_a [7]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\memDataOut[7]~output_o ),
	.obar());
// synopsys translate_off
defparam \memDataOut[7]~output .bus_hold = "false";
defparam \memDataOut[7]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X11_Y0_N9
cycloneive_io_obuf \memDataOut[8]~output (
	.i(\main_memory|altsyncram_component|auto_generated|q_a [8]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\memDataOut[8]~output_o ),
	.obar());
// synopsys translate_off
defparam \memDataOut[8]~output .bus_hold = "false";
defparam \memDataOut[8]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X20_Y0_N9
cycloneive_io_obuf \memDataOut[9]~output (
	.i(\main_memory|altsyncram_component|auto_generated|q_a [9]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\memDataOut[9]~output_o ),
	.obar());
// synopsys translate_off
defparam \memDataOut[9]~output .bus_hold = "false";
defparam \memDataOut[9]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X69_Y0_N2
cycloneive_io_obuf \memDataOut[10]~output (
	.i(\main_memory|altsyncram_component|auto_generated|q_a [10]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\memDataOut[10]~output_o ),
	.obar());
// synopsys translate_off
defparam \memDataOut[10]~output .bus_hold = "false";
defparam \memDataOut[10]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X11_Y0_N23
cycloneive_io_obuf \memDataOut[11]~output (
	.i(\main_memory|altsyncram_component|auto_generated|q_a [11]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\memDataOut[11]~output_o ),
	.obar());
// synopsys translate_off
defparam \memDataOut[11]~output .bus_hold = "false";
defparam \memDataOut[11]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X69_Y0_N9
cycloneive_io_obuf \memDataOut[12]~output (
	.i(\main_memory|altsyncram_component|auto_generated|q_a [12]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\memDataOut[12]~output_o ),
	.obar());
// synopsys translate_off
defparam \memDataOut[12]~output .bus_hold = "false";
defparam \memDataOut[12]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X60_Y73_N23
cycloneive_io_obuf \memDataOut[13]~output (
	.i(\main_memory|altsyncram_component|auto_generated|q_a [13]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\memDataOut[13]~output_o ),
	.obar());
// synopsys translate_off
defparam \memDataOut[13]~output .bus_hold = "false";
defparam \memDataOut[13]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X16_Y0_N23
cycloneive_io_obuf \memDataOut[14]~output (
	.i(\main_memory|altsyncram_component|auto_generated|q_a [14]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\memDataOut[14]~output_o ),
	.obar());
// synopsys translate_off
defparam \memDataOut[14]~output .bus_hold = "false";
defparam \memDataOut[14]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y43_N16
cycloneive_io_obuf \memDataOut[15]~output (
	.i(\main_memory|altsyncram_component|auto_generated|q_a [15]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\memDataOut[15]~output_o ),
	.obar());
// synopsys translate_off
defparam \memDataOut[15]~output .bus_hold = "false";
defparam \memDataOut[15]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X58_Y73_N23
cycloneive_io_obuf \memDataOut[16]~output (
	.i(\main_memory|altsyncram_component|auto_generated|q_a [16]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\memDataOut[16]~output_o ),
	.obar());
// synopsys translate_off
defparam \memDataOut[16]~output .bus_hold = "false";
defparam \memDataOut[16]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y44_N16
cycloneive_io_obuf \memDataOut[17]~output (
	.i(\main_memory|altsyncram_component|auto_generated|q_a [17]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\memDataOut[17]~output_o ),
	.obar());
// synopsys translate_off
defparam \memDataOut[17]~output .bus_hold = "false";
defparam \memDataOut[17]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X83_Y0_N9
cycloneive_io_obuf \memDataOut[18]~output (
	.i(\main_memory|altsyncram_component|auto_generated|q_a [18]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\memDataOut[18]~output_o ),
	.obar());
// synopsys translate_off
defparam \memDataOut[18]~output .bus_hold = "false";
defparam \memDataOut[18]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y19_N2
cycloneive_io_obuf \memDataOut[19]~output (
	.i(\main_memory|altsyncram_component|auto_generated|q_a [19]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\memDataOut[19]~output_o ),
	.obar());
// synopsys translate_off
defparam \memDataOut[19]~output .bus_hold = "false";
defparam \memDataOut[19]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X20_Y0_N2
cycloneive_io_obuf \memDataOut[20]~output (
	.i(\main_memory|altsyncram_component|auto_generated|q_a [20]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\memDataOut[20]~output_o ),
	.obar());
// synopsys translate_off
defparam \memDataOut[20]~output .bus_hold = "false";
defparam \memDataOut[20]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y20_N16
cycloneive_io_obuf \memDataOut[21]~output (
	.i(\main_memory|altsyncram_component|auto_generated|q_a [21]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\memDataOut[21]~output_o ),
	.obar());
// synopsys translate_off
defparam \memDataOut[21]~output .bus_hold = "false";
defparam \memDataOut[21]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X16_Y0_N9
cycloneive_io_obuf \memDataOut[22]~output (
	.i(\main_memory|altsyncram_component|auto_generated|q_a [22]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\memDataOut[22]~output_o ),
	.obar());
// synopsys translate_off
defparam \memDataOut[22]~output .bus_hold = "false";
defparam \memDataOut[22]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X23_Y0_N23
cycloneive_io_obuf \memDataOut[23]~output (
	.i(\main_memory|altsyncram_component|auto_generated|q_a [23]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\memDataOut[23]~output_o ),
	.obar());
// synopsys translate_off
defparam \memDataOut[23]~output .bus_hold = "false";
defparam \memDataOut[23]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X85_Y0_N2
cycloneive_io_obuf \memDataOut[24]~output (
	.i(\main_memory|altsyncram_component|auto_generated|q_a [24]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\memDataOut[24]~output_o ),
	.obar());
// synopsys translate_off
defparam \memDataOut[24]~output .bus_hold = "false";
defparam \memDataOut[24]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y28_N2
cycloneive_io_obuf \memDataOut[25]~output (
	.i(\main_memory|altsyncram_component|auto_generated|q_a [25]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\memDataOut[25]~output_o ),
	.obar());
// synopsys translate_off
defparam \memDataOut[25]~output .bus_hold = "false";
defparam \memDataOut[25]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X83_Y0_N16
cycloneive_io_obuf \memDataOut[26]~output (
	.i(\main_memory|altsyncram_component|auto_generated|q_a [26]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\memDataOut[26]~output_o ),
	.obar());
// synopsys translate_off
defparam \memDataOut[26]~output .bus_hold = "false";
defparam \memDataOut[26]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X83_Y0_N2
cycloneive_io_obuf \memDataOut[27]~output (
	.i(\main_memory|altsyncram_component|auto_generated|q_a [27]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\memDataOut[27]~output_o ),
	.obar());
// synopsys translate_off
defparam \memDataOut[27]~output .bus_hold = "false";
defparam \memDataOut[27]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y42_N9
cycloneive_io_obuf \memDataOut[28]~output (
	.i(\main_memory|altsyncram_component|auto_generated|q_a [28]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\memDataOut[28]~output_o ),
	.obar());
// synopsys translate_off
defparam \memDataOut[28]~output .bus_hold = "false";
defparam \memDataOut[28]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X52_Y73_N9
cycloneive_io_obuf \memDataOut[29]~output (
	.i(\main_memory|altsyncram_component|auto_generated|q_a [29]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\memDataOut[29]~output_o ),
	.obar());
// synopsys translate_off
defparam \memDataOut[29]~output .bus_hold = "false";
defparam \memDataOut[29]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X49_Y73_N23
cycloneive_io_obuf \memDataOut[30]~output (
	.i(\main_memory|altsyncram_component|auto_generated|q_a [30]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\memDataOut[30]~output_o ),
	.obar());
// synopsys translate_off
defparam \memDataOut[30]~output .bus_hold = "false";
defparam \memDataOut[30]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X42_Y73_N9
cycloneive_io_obuf \memDataOut[31]~output (
	.i(\main_memory|altsyncram_component|auto_generated|q_a [31]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\memDataOut[31]~output_o ),
	.obar());
// synopsys translate_off
defparam \memDataOut[31]~output .bus_hold = "false";
defparam \memDataOut[31]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y11_N23
cycloneive_io_obuf \memDataIn[0]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\memDataIn[0]~output_o ),
	.obar());
// synopsys translate_off
defparam \memDataIn[0]~output .bus_hold = "false";
defparam \memDataIn[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X67_Y73_N9
cycloneive_io_obuf \memDataIn[1]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\memDataIn[1]~output_o ),
	.obar());
// synopsys translate_off
defparam \memDataIn[1]~output .bus_hold = "false";
defparam \memDataIn[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X7_Y73_N23
cycloneive_io_obuf \memDataIn[2]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\memDataIn[2]~output_o ),
	.obar());
// synopsys translate_off
defparam \memDataIn[2]~output .bus_hold = "false";
defparam \memDataIn[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X67_Y73_N16
cycloneive_io_obuf \memDataIn[3]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\memDataIn[3]~output_o ),
	.obar());
// synopsys translate_off
defparam \memDataIn[3]~output .bus_hold = "false";
defparam \memDataIn[3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X69_Y73_N2
cycloneive_io_obuf \memDataIn[4]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\memDataIn[4]~output_o ),
	.obar());
// synopsys translate_off
defparam \memDataIn[4]~output .bus_hold = "false";
defparam \memDataIn[4]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X91_Y73_N16
cycloneive_io_obuf \memDataIn[5]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\memDataIn[5]~output_o ),
	.obar());
// synopsys translate_off
defparam \memDataIn[5]~output .bus_hold = "false";
defparam \memDataIn[5]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X23_Y73_N16
cycloneive_io_obuf \memDataIn[6]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\memDataIn[6]~output_o ),
	.obar());
// synopsys translate_off
defparam \memDataIn[6]~output .bus_hold = "false";
defparam \memDataIn[6]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X83_Y73_N23
cycloneive_io_obuf \memDataIn[7]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\memDataIn[7]~output_o ),
	.obar());
// synopsys translate_off
defparam \memDataIn[7]~output .bus_hold = "false";
defparam \memDataIn[7]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X105_Y0_N9
cycloneive_io_obuf \memDataIn[8]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\memDataIn[8]~output_o ),
	.obar());
// synopsys translate_off
defparam \memDataIn[8]~output .bus_hold = "false";
defparam \memDataIn[8]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y24_N2
cycloneive_io_obuf \memDataIn[9]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\memDataIn[9]~output_o ),
	.obar());
// synopsys translate_off
defparam \memDataIn[9]~output .bus_hold = "false";
defparam \memDataIn[9]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X31_Y73_N9
cycloneive_io_obuf \memDataIn[10]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\memDataIn[10]~output_o ),
	.obar());
// synopsys translate_off
defparam \memDataIn[10]~output .bus_hold = "false";
defparam \memDataIn[10]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y35_N23
cycloneive_io_obuf \memDataIn[11]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\memDataIn[11]~output_o ),
	.obar());
// synopsys translate_off
defparam \memDataIn[11]~output .bus_hold = "false";
defparam \memDataIn[11]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X13_Y73_N9
cycloneive_io_obuf \memDataIn[12]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\memDataIn[12]~output_o ),
	.obar());
// synopsys translate_off
defparam \memDataIn[12]~output .bus_hold = "false";
defparam \memDataIn[12]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y7_N9
cycloneive_io_obuf \memDataIn[13]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\memDataIn[13]~output_o ),
	.obar());
// synopsys translate_off
defparam \memDataIn[13]~output .bus_hold = "false";
defparam \memDataIn[13]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X98_Y0_N23
cycloneive_io_obuf \memDataIn[14]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\memDataIn[14]~output_o ),
	.obar());
// synopsys translate_off
defparam \memDataIn[14]~output .bus_hold = "false";
defparam \memDataIn[14]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y64_N2
cycloneive_io_obuf \memDataIn[15]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\memDataIn[15]~output_o ),
	.obar());
// synopsys translate_off
defparam \memDataIn[15]~output .bus_hold = "false";
defparam \memDataIn[15]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X5_Y0_N9
cycloneive_io_obuf \memDataIn[16]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\memDataIn[16]~output_o ),
	.obar());
// synopsys translate_off
defparam \memDataIn[16]~output .bus_hold = "false";
defparam \memDataIn[16]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y15_N2
cycloneive_io_obuf \memDataIn[17]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\memDataIn[17]~output_o ),
	.obar());
// synopsys translate_off
defparam \memDataIn[17]~output .bus_hold = "false";
defparam \memDataIn[17]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X102_Y0_N23
cycloneive_io_obuf \memDataIn[18]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\memDataIn[18]~output_o ),
	.obar());
// synopsys translate_off
defparam \memDataIn[18]~output .bus_hold = "false";
defparam \memDataIn[18]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X18_Y73_N23
cycloneive_io_obuf \memDataIn[19]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\memDataIn[19]~output_o ),
	.obar());
// synopsys translate_off
defparam \memDataIn[19]~output .bus_hold = "false";
defparam \memDataIn[19]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y16_N2
cycloneive_io_obuf \memDataIn[20]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\memDataIn[20]~output_o ),
	.obar());
// synopsys translate_off
defparam \memDataIn[20]~output .bus_hold = "false";
defparam \memDataIn[20]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X109_Y73_N9
cycloneive_io_obuf \memDataIn[21]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\memDataIn[21]~output_o ),
	.obar());
// synopsys translate_off
defparam \memDataIn[21]~output .bus_hold = "false";
defparam \memDataIn[21]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X74_Y73_N16
cycloneive_io_obuf \memDataIn[22]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\memDataIn[22]~output_o ),
	.obar());
// synopsys translate_off
defparam \memDataIn[22]~output .bus_hold = "false";
defparam \memDataIn[22]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y6_N16
cycloneive_io_obuf \memDataIn[23]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\memDataIn[23]~output_o ),
	.obar());
// synopsys translate_off
defparam \memDataIn[23]~output .bus_hold = "false";
defparam \memDataIn[23]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X3_Y0_N2
cycloneive_io_obuf \memDataIn[24]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\memDataIn[24]~output_o ),
	.obar());
// synopsys translate_off
defparam \memDataIn[24]~output .bus_hold = "false";
defparam \memDataIn[24]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y10_N2
cycloneive_io_obuf \memDataIn[25]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\memDataIn[25]~output_o ),
	.obar());
// synopsys translate_off
defparam \memDataIn[25]~output .bus_hold = "false";
defparam \memDataIn[25]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X83_Y73_N2
cycloneive_io_obuf \memDataIn[26]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\memDataIn[26]~output_o ),
	.obar());
// synopsys translate_off
defparam \memDataIn[26]~output .bus_hold = "false";
defparam \memDataIn[26]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X11_Y0_N16
cycloneive_io_obuf \memDataIn[27]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\memDataIn[27]~output_o ),
	.obar());
// synopsys translate_off
defparam \memDataIn[27]~output .bus_hold = "false";
defparam \memDataIn[27]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X5_Y0_N23
cycloneive_io_obuf \memDataIn[28]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\memDataIn[28]~output_o ),
	.obar());
// synopsys translate_off
defparam \memDataIn[28]~output .bus_hold = "false";
defparam \memDataIn[28]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y49_N2
cycloneive_io_obuf \memDataIn[29]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\memDataIn[29]~output_o ),
	.obar());
// synopsys translate_off
defparam \memDataIn[29]~output .bus_hold = "false";
defparam \memDataIn[29]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X11_Y73_N9
cycloneive_io_obuf \memDataIn[30]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\memDataIn[30]~output_o ),
	.obar());
// synopsys translate_off
defparam \memDataIn[30]~output .bus_hold = "false";
defparam \memDataIn[30]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y35_N16
cycloneive_io_obuf \memDataIn[31]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\memDataIn[31]~output_o ),
	.obar());
// synopsys translate_off
defparam \memDataIn[31]~output .bus_hold = "false";
defparam \memDataIn[31]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y35_N16
cycloneive_io_obuf \T_Info[0]~output (
	.i(!\main_processor|CONTROL_UNIT|present_state.state_0~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\T_Info[0]~output_o ),
	.obar());
// synopsys translate_off
defparam \T_Info[0]~output .bus_hold = "false";
defparam \T_Info[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X29_Y0_N23
cycloneive_io_obuf \T_Info[1]~output (
	.i(\main_processor|CONTROL_UNIT|present_state.state_1~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\T_Info[1]~output_o ),
	.obar());
// synopsys translate_off
defparam \T_Info[1]~output .bus_hold = "false";
defparam \T_Info[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X52_Y73_N23
cycloneive_io_obuf \T_Info[2]~output (
	.i(\main_processor|CONTROL_UNIT|present_state.state_2~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\T_Info[2]~output_o ),
	.obar());
// synopsys translate_off
defparam \T_Info[2]~output .bus_hold = "false";
defparam \T_Info[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X13_Y73_N16
cycloneive_io_obuf \wen_mem~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\wen_mem~output_o ),
	.obar());
// synopsys translate_off
defparam \wen_mem~output .bus_hold = "false";
defparam \wen_mem~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X113_Y73_N2
cycloneive_io_obuf \en_mem~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\en_mem~output_o ),
	.obar());
// synopsys translate_off
defparam \en_mem~output .bus_hold = "false";
defparam \en_mem~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOIBUF_X0_Y36_N8
cycloneive_io_ibuf \cpuClk~input (
	.i(cpuClk),
	.ibar(gnd),
	.o(\cpuClk~input_o ));
// synopsys translate_off
defparam \cpuClk~input .bus_hold = "false";
defparam \cpuClk~input .simulate_z_as = "z";
// synopsys translate_on

// Location: CLKCTRL_G2
cycloneive_clkctrl \cpuClk~inputclkctrl (
	.ena(vcc),
	.inclk({vcc,vcc,vcc,\cpuClk~input_o }),
	.clkselect(2'b00),
	.devclrn(devclrn),
	.devpor(devpor),
	.outclk(\cpuClk~inputclkctrl_outclk ));
// synopsys translate_off
defparam \cpuClk~inputclkctrl .clock_type = "global clock";
defparam \cpuClk~inputclkctrl .ena_register_mode = "none";
// synopsys translate_on

// Location: LCCOMB_X50_Y30_N2
cycloneive_lcell_comb \main_processor|CONTROL_UNIT|present_state.state_0~0 (
// Equation(s):
// \main_processor|CONTROL_UNIT|present_state.state_0~0_combout  = !\main_processor|CONTROL_UNIT|present_state.state_2~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\main_processor|CONTROL_UNIT|present_state.state_2~q ),
	.cin(gnd),
	.combout(\main_processor|CONTROL_UNIT|present_state.state_0~0_combout ),
	.cout());
// synopsys translate_off
defparam \main_processor|CONTROL_UNIT|present_state.state_0~0 .lut_mask = 16'h00FF;
defparam \main_processor|CONTROL_UNIT|present_state.state_0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X47_Y73_N1
cycloneive_io_ibuf \rst~input (
	.i(rst),
	.ibar(gnd),
	.o(\rst~input_o ));
// synopsys translate_off
defparam \rst~input .bus_hold = "false";
defparam \rst~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X49_Y32_N6
cycloneive_lcell_comb \main_processor|RC|Enable_PD~1 (
// Equation(s):
// \main_processor|RC|Enable_PD~1_combout  = !\rst~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\rst~input_o ),
	.cin(gnd),
	.combout(\main_processor|RC|Enable_PD~1_combout ),
	.cout());
// synopsys translate_off
defparam \main_processor|RC|Enable_PD~1 .lut_mask = 16'h00FF;
defparam \main_processor|RC|Enable_PD~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X48_Y32_N0
cycloneive_lcell_comb \main_processor|RC|Add0~0 (
// Equation(s):
// \main_processor|RC|Add0~0_combout  = \main_processor|RC|state [0] $ (GND)
// \main_processor|RC|Add0~1  = CARRY(!\main_processor|RC|state [0])

	.dataa(\main_processor|RC|state [0]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\main_processor|RC|Add0~0_combout ),
	.cout(\main_processor|RC|Add0~1 ));
// synopsys translate_off
defparam \main_processor|RC|Add0~0 .lut_mask = 16'hAA55;
defparam \main_processor|RC|Add0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X47_Y32_N16
cycloneive_lcell_comb \main_processor|RC|Add0~2 (
// Equation(s):
// \main_processor|RC|Add0~2_combout  = (\rst~input_o ) # (!\main_processor|RC|Add0~0_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\main_processor|RC|Add0~0_combout ),
	.datad(\rst~input_o ),
	.cin(gnd),
	.combout(\main_processor|RC|Add0~2_combout ),
	.cout());
// synopsys translate_off
defparam \main_processor|RC|Add0~2 .lut_mask = 16'hFF0F;
defparam \main_processor|RC|Add0~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y32_N22
cycloneive_lcell_comb \main_processor|RC|state[31]~0 (
// Equation(s):
// \main_processor|RC|state[31]~0_combout  = (\rst~input_o ) # (\main_processor|RC|LessThan0~10_combout )

	.dataa(\rst~input_o ),
	.datab(gnd),
	.datac(gnd),
	.datad(\main_processor|RC|LessThan0~10_combout ),
	.cin(gnd),
	.combout(\main_processor|RC|state[31]~0_combout ),
	.cout());
// synopsys translate_off
defparam \main_processor|RC|state[31]~0 .lut_mask = 16'hFFAA;
defparam \main_processor|RC|state[31]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X47_Y32_N17
dffeas \main_processor|RC|state[0] (
	.clk(\cpuClk~inputclkctrl_outclk ),
	.d(\main_processor|RC|Add0~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\main_processor|RC|state[31]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\main_processor|RC|state [0]),
	.prn(vcc));
// synopsys translate_off
defparam \main_processor|RC|state[0] .is_wysiwyg = "true";
defparam \main_processor|RC|state[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X48_Y32_N2
cycloneive_lcell_comb \main_processor|RC|Add0~3 (
// Equation(s):
// \main_processor|RC|Add0~3_combout  = (\main_processor|RC|state [1] & (!\main_processor|RC|Add0~1 )) # (!\main_processor|RC|state [1] & ((\main_processor|RC|Add0~1 ) # (GND)))
// \main_processor|RC|Add0~4  = CARRY((!\main_processor|RC|Add0~1 ) # (!\main_processor|RC|state [1]))

	.dataa(gnd),
	.datab(\main_processor|RC|state [1]),
	.datac(gnd),
	.datad(vcc),
	.cin(\main_processor|RC|Add0~1 ),
	.combout(\main_processor|RC|Add0~3_combout ),
	.cout(\main_processor|RC|Add0~4 ));
// synopsys translate_off
defparam \main_processor|RC|Add0~3 .lut_mask = 16'h3C3F;
defparam \main_processor|RC|Add0~3 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X47_Y32_N6
cycloneive_lcell_comb \main_processor|RC|Add0~5 (
// Equation(s):
// \main_processor|RC|Add0~5_combout  = (!\rst~input_o  & \main_processor|RC|Add0~3_combout )

	.dataa(gnd),
	.datab(\rst~input_o ),
	.datac(\main_processor|RC|Add0~3_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\main_processor|RC|Add0~5_combout ),
	.cout());
// synopsys translate_off
defparam \main_processor|RC|Add0~5 .lut_mask = 16'h3030;
defparam \main_processor|RC|Add0~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X47_Y32_N7
dffeas \main_processor|RC|state[1] (
	.clk(\cpuClk~inputclkctrl_outclk ),
	.d(\main_processor|RC|Add0~5_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\main_processor|RC|state[31]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\main_processor|RC|state [1]),
	.prn(vcc));
// synopsys translate_off
defparam \main_processor|RC|state[1] .is_wysiwyg = "true";
defparam \main_processor|RC|state[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X48_Y32_N4
cycloneive_lcell_comb \main_processor|RC|Add0~6 (
// Equation(s):
// \main_processor|RC|Add0~6_combout  = (\main_processor|RC|state [2] & (\main_processor|RC|Add0~4  $ (GND))) # (!\main_processor|RC|state [2] & (!\main_processor|RC|Add0~4  & VCC))
// \main_processor|RC|Add0~7  = CARRY((\main_processor|RC|state [2] & !\main_processor|RC|Add0~4 ))

	.dataa(gnd),
	.datab(\main_processor|RC|state [2]),
	.datac(gnd),
	.datad(vcc),
	.cin(\main_processor|RC|Add0~4 ),
	.combout(\main_processor|RC|Add0~6_combout ),
	.cout(\main_processor|RC|Add0~7 ));
// synopsys translate_off
defparam \main_processor|RC|Add0~6 .lut_mask = 16'hC30C;
defparam \main_processor|RC|Add0~6 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X47_Y32_N4
cycloneive_lcell_comb \main_processor|RC|Add0~8 (
// Equation(s):
// \main_processor|RC|Add0~8_combout  = (!\rst~input_o  & \main_processor|RC|Add0~6_combout )

	.dataa(gnd),
	.datab(\rst~input_o ),
	.datac(gnd),
	.datad(\main_processor|RC|Add0~6_combout ),
	.cin(gnd),
	.combout(\main_processor|RC|Add0~8_combout ),
	.cout());
// synopsys translate_off
defparam \main_processor|RC|Add0~8 .lut_mask = 16'h3300;
defparam \main_processor|RC|Add0~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X47_Y32_N5
dffeas \main_processor|RC|state[2] (
	.clk(\cpuClk~inputclkctrl_outclk ),
	.d(\main_processor|RC|Add0~8_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\main_processor|RC|state[31]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\main_processor|RC|state [2]),
	.prn(vcc));
// synopsys translate_off
defparam \main_processor|RC|state[2] .is_wysiwyg = "true";
defparam \main_processor|RC|state[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X48_Y32_N6
cycloneive_lcell_comb \main_processor|RC|Add0~9 (
// Equation(s):
// \main_processor|RC|Add0~9_combout  = (\main_processor|RC|state [3] & (!\main_processor|RC|Add0~7 )) # (!\main_processor|RC|state [3] & ((\main_processor|RC|Add0~7 ) # (GND)))
// \main_processor|RC|Add0~10  = CARRY((!\main_processor|RC|Add0~7 ) # (!\main_processor|RC|state [3]))

	.dataa(\main_processor|RC|state [3]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\main_processor|RC|Add0~7 ),
	.combout(\main_processor|RC|Add0~9_combout ),
	.cout(\main_processor|RC|Add0~10 ));
// synopsys translate_off
defparam \main_processor|RC|Add0~9 .lut_mask = 16'h5A5F;
defparam \main_processor|RC|Add0~9 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X47_Y32_N2
cycloneive_lcell_comb \main_processor|RC|Add0~11 (
// Equation(s):
// \main_processor|RC|Add0~11_combout  = (!\rst~input_o  & \main_processor|RC|Add0~9_combout )

	.dataa(gnd),
	.datab(\rst~input_o ),
	.datac(gnd),
	.datad(\main_processor|RC|Add0~9_combout ),
	.cin(gnd),
	.combout(\main_processor|RC|Add0~11_combout ),
	.cout());
// synopsys translate_off
defparam \main_processor|RC|Add0~11 .lut_mask = 16'h3300;
defparam \main_processor|RC|Add0~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X47_Y32_N3
dffeas \main_processor|RC|state[3] (
	.clk(\cpuClk~inputclkctrl_outclk ),
	.d(\main_processor|RC|Add0~11_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\main_processor|RC|state[31]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\main_processor|RC|state [3]),
	.prn(vcc));
// synopsys translate_off
defparam \main_processor|RC|state[3] .is_wysiwyg = "true";
defparam \main_processor|RC|state[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X48_Y32_N8
cycloneive_lcell_comb \main_processor|RC|Add0~12 (
// Equation(s):
// \main_processor|RC|Add0~12_combout  = (\main_processor|RC|state [4] & (\main_processor|RC|Add0~10  $ (GND))) # (!\main_processor|RC|state [4] & (!\main_processor|RC|Add0~10  & VCC))
// \main_processor|RC|Add0~13  = CARRY((\main_processor|RC|state [4] & !\main_processor|RC|Add0~10 ))

	.dataa(\main_processor|RC|state [4]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\main_processor|RC|Add0~10 ),
	.combout(\main_processor|RC|Add0~12_combout ),
	.cout(\main_processor|RC|Add0~13 ));
// synopsys translate_off
defparam \main_processor|RC|Add0~12 .lut_mask = 16'hA50A;
defparam \main_processor|RC|Add0~12 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X49_Y32_N4
cycloneive_lcell_comb \main_processor|RC|Add0~14 (
// Equation(s):
// \main_processor|RC|Add0~14_combout  = (!\rst~input_o  & \main_processor|RC|Add0~12_combout )

	.dataa(\rst~input_o ),
	.datab(gnd),
	.datac(gnd),
	.datad(\main_processor|RC|Add0~12_combout ),
	.cin(gnd),
	.combout(\main_processor|RC|Add0~14_combout ),
	.cout());
// synopsys translate_off
defparam \main_processor|RC|Add0~14 .lut_mask = 16'h5500;
defparam \main_processor|RC|Add0~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X49_Y32_N5
dffeas \main_processor|RC|state[4] (
	.clk(\cpuClk~inputclkctrl_outclk ),
	.d(\main_processor|RC|Add0~14_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\main_processor|RC|state[31]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\main_processor|RC|state [4]),
	.prn(vcc));
// synopsys translate_off
defparam \main_processor|RC|state[4] .is_wysiwyg = "true";
defparam \main_processor|RC|state[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X48_Y32_N10
cycloneive_lcell_comb \main_processor|RC|Add0~15 (
// Equation(s):
// \main_processor|RC|Add0~15_combout  = (\main_processor|RC|state [5] & (!\main_processor|RC|Add0~13 )) # (!\main_processor|RC|state [5] & ((\main_processor|RC|Add0~13 ) # (GND)))
// \main_processor|RC|Add0~16  = CARRY((!\main_processor|RC|Add0~13 ) # (!\main_processor|RC|state [5]))

	.dataa(\main_processor|RC|state [5]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\main_processor|RC|Add0~13 ),
	.combout(\main_processor|RC|Add0~15_combout ),
	.cout(\main_processor|RC|Add0~16 ));
// synopsys translate_off
defparam \main_processor|RC|Add0~15 .lut_mask = 16'h5A5F;
defparam \main_processor|RC|Add0~15 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X49_Y32_N12
cycloneive_lcell_comb \main_processor|RC|Add0~17 (
// Equation(s):
// \main_processor|RC|Add0~17_combout  = (!\rst~input_o  & \main_processor|RC|Add0~15_combout )

	.dataa(\rst~input_o ),
	.datab(gnd),
	.datac(gnd),
	.datad(\main_processor|RC|Add0~15_combout ),
	.cin(gnd),
	.combout(\main_processor|RC|Add0~17_combout ),
	.cout());
// synopsys translate_off
defparam \main_processor|RC|Add0~17 .lut_mask = 16'h5500;
defparam \main_processor|RC|Add0~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X49_Y32_N13
dffeas \main_processor|RC|state[5] (
	.clk(\cpuClk~inputclkctrl_outclk ),
	.d(\main_processor|RC|Add0~17_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\main_processor|RC|state[31]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\main_processor|RC|state [5]),
	.prn(vcc));
// synopsys translate_off
defparam \main_processor|RC|state[5] .is_wysiwyg = "true";
defparam \main_processor|RC|state[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X48_Y32_N12
cycloneive_lcell_comb \main_processor|RC|Add0~18 (
// Equation(s):
// \main_processor|RC|Add0~18_combout  = (\main_processor|RC|state [6] & (\main_processor|RC|Add0~16  $ (GND))) # (!\main_processor|RC|state [6] & (!\main_processor|RC|Add0~16  & VCC))
// \main_processor|RC|Add0~19  = CARRY((\main_processor|RC|state [6] & !\main_processor|RC|Add0~16 ))

	.dataa(\main_processor|RC|state [6]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\main_processor|RC|Add0~16 ),
	.combout(\main_processor|RC|Add0~18_combout ),
	.cout(\main_processor|RC|Add0~19 ));
// synopsys translate_off
defparam \main_processor|RC|Add0~18 .lut_mask = 16'hA50A;
defparam \main_processor|RC|Add0~18 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X49_Y32_N2
cycloneive_lcell_comb \main_processor|RC|Add0~20 (
// Equation(s):
// \main_processor|RC|Add0~20_combout  = (!\rst~input_o  & \main_processor|RC|Add0~18_combout )

	.dataa(\rst~input_o ),
	.datab(gnd),
	.datac(gnd),
	.datad(\main_processor|RC|Add0~18_combout ),
	.cin(gnd),
	.combout(\main_processor|RC|Add0~20_combout ),
	.cout());
// synopsys translate_off
defparam \main_processor|RC|Add0~20 .lut_mask = 16'h5500;
defparam \main_processor|RC|Add0~20 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X49_Y32_N3
dffeas \main_processor|RC|state[6] (
	.clk(\cpuClk~inputclkctrl_outclk ),
	.d(\main_processor|RC|Add0~20_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\main_processor|RC|state[31]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\main_processor|RC|state [6]),
	.prn(vcc));
// synopsys translate_off
defparam \main_processor|RC|state[6] .is_wysiwyg = "true";
defparam \main_processor|RC|state[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X48_Y32_N14
cycloneive_lcell_comb \main_processor|RC|Add0~21 (
// Equation(s):
// \main_processor|RC|Add0~21_combout  = (\main_processor|RC|state [7] & (!\main_processor|RC|Add0~19 )) # (!\main_processor|RC|state [7] & ((\main_processor|RC|Add0~19 ) # (GND)))
// \main_processor|RC|Add0~22  = CARRY((!\main_processor|RC|Add0~19 ) # (!\main_processor|RC|state [7]))

	.dataa(gnd),
	.datab(\main_processor|RC|state [7]),
	.datac(gnd),
	.datad(vcc),
	.cin(\main_processor|RC|Add0~19 ),
	.combout(\main_processor|RC|Add0~21_combout ),
	.cout(\main_processor|RC|Add0~22 ));
// synopsys translate_off
defparam \main_processor|RC|Add0~21 .lut_mask = 16'h3C3F;
defparam \main_processor|RC|Add0~21 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X49_Y32_N18
cycloneive_lcell_comb \main_processor|RC|Add0~23 (
// Equation(s):
// \main_processor|RC|Add0~23_combout  = (!\rst~input_o  & \main_processor|RC|Add0~21_combout )

	.dataa(\rst~input_o ),
	.datab(gnd),
	.datac(gnd),
	.datad(\main_processor|RC|Add0~21_combout ),
	.cin(gnd),
	.combout(\main_processor|RC|Add0~23_combout ),
	.cout());
// synopsys translate_off
defparam \main_processor|RC|Add0~23 .lut_mask = 16'h5500;
defparam \main_processor|RC|Add0~23 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X49_Y32_N19
dffeas \main_processor|RC|state[7] (
	.clk(\cpuClk~inputclkctrl_outclk ),
	.d(\main_processor|RC|Add0~23_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\main_processor|RC|state[31]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\main_processor|RC|state [7]),
	.prn(vcc));
// synopsys translate_off
defparam \main_processor|RC|state[7] .is_wysiwyg = "true";
defparam \main_processor|RC|state[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X48_Y32_N16
cycloneive_lcell_comb \main_processor|RC|Add0~24 (
// Equation(s):
// \main_processor|RC|Add0~24_combout  = (\main_processor|RC|state [8] & (\main_processor|RC|Add0~22  $ (GND))) # (!\main_processor|RC|state [8] & (!\main_processor|RC|Add0~22  & VCC))
// \main_processor|RC|Add0~25  = CARRY((\main_processor|RC|state [8] & !\main_processor|RC|Add0~22 ))

	.dataa(gnd),
	.datab(\main_processor|RC|state [8]),
	.datac(gnd),
	.datad(vcc),
	.cin(\main_processor|RC|Add0~22 ),
	.combout(\main_processor|RC|Add0~24_combout ),
	.cout(\main_processor|RC|Add0~25 ));
// synopsys translate_off
defparam \main_processor|RC|Add0~24 .lut_mask = 16'hC30C;
defparam \main_processor|RC|Add0~24 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X49_Y31_N24
cycloneive_lcell_comb \main_processor|RC|Add0~26 (
// Equation(s):
// \main_processor|RC|Add0~26_combout  = (\main_processor|RC|Add0~24_combout  & !\rst~input_o )

	.dataa(gnd),
	.datab(gnd),
	.datac(\main_processor|RC|Add0~24_combout ),
	.datad(\rst~input_o ),
	.cin(gnd),
	.combout(\main_processor|RC|Add0~26_combout ),
	.cout());
// synopsys translate_off
defparam \main_processor|RC|Add0~26 .lut_mask = 16'h00F0;
defparam \main_processor|RC|Add0~26 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X49_Y31_N25
dffeas \main_processor|RC|state[8] (
	.clk(\cpuClk~inputclkctrl_outclk ),
	.d(\main_processor|RC|Add0~26_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\main_processor|RC|state[31]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\main_processor|RC|state [8]),
	.prn(vcc));
// synopsys translate_off
defparam \main_processor|RC|state[8] .is_wysiwyg = "true";
defparam \main_processor|RC|state[8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X48_Y32_N18
cycloneive_lcell_comb \main_processor|RC|Add0~27 (
// Equation(s):
// \main_processor|RC|Add0~27_combout  = (\main_processor|RC|state [9] & (!\main_processor|RC|Add0~25 )) # (!\main_processor|RC|state [9] & ((\main_processor|RC|Add0~25 ) # (GND)))
// \main_processor|RC|Add0~28  = CARRY((!\main_processor|RC|Add0~25 ) # (!\main_processor|RC|state [9]))

	.dataa(gnd),
	.datab(\main_processor|RC|state [9]),
	.datac(gnd),
	.datad(vcc),
	.cin(\main_processor|RC|Add0~25 ),
	.combout(\main_processor|RC|Add0~27_combout ),
	.cout(\main_processor|RC|Add0~28 ));
// synopsys translate_off
defparam \main_processor|RC|Add0~27 .lut_mask = 16'h3C3F;
defparam \main_processor|RC|Add0~27 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X49_Y31_N10
cycloneive_lcell_comb \main_processor|RC|Add0~29 (
// Equation(s):
// \main_processor|RC|Add0~29_combout  = (!\rst~input_o  & \main_processor|RC|Add0~27_combout )

	.dataa(gnd),
	.datab(\rst~input_o ),
	.datac(gnd),
	.datad(\main_processor|RC|Add0~27_combout ),
	.cin(gnd),
	.combout(\main_processor|RC|Add0~29_combout ),
	.cout());
// synopsys translate_off
defparam \main_processor|RC|Add0~29 .lut_mask = 16'h3300;
defparam \main_processor|RC|Add0~29 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X49_Y31_N11
dffeas \main_processor|RC|state[9] (
	.clk(\cpuClk~inputclkctrl_outclk ),
	.d(\main_processor|RC|Add0~29_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\main_processor|RC|state[31]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\main_processor|RC|state [9]),
	.prn(vcc));
// synopsys translate_off
defparam \main_processor|RC|state[9] .is_wysiwyg = "true";
defparam \main_processor|RC|state[9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X48_Y32_N20
cycloneive_lcell_comb \main_processor|RC|Add0~30 (
// Equation(s):
// \main_processor|RC|Add0~30_combout  = (\main_processor|RC|state [10] & (\main_processor|RC|Add0~28  $ (GND))) # (!\main_processor|RC|state [10] & (!\main_processor|RC|Add0~28  & VCC))
// \main_processor|RC|Add0~31  = CARRY((\main_processor|RC|state [10] & !\main_processor|RC|Add0~28 ))

	.dataa(\main_processor|RC|state [10]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\main_processor|RC|Add0~28 ),
	.combout(\main_processor|RC|Add0~30_combout ),
	.cout(\main_processor|RC|Add0~31 ));
// synopsys translate_off
defparam \main_processor|RC|Add0~30 .lut_mask = 16'hA50A;
defparam \main_processor|RC|Add0~30 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X49_Y31_N20
cycloneive_lcell_comb \main_processor|RC|Add0~32 (
// Equation(s):
// \main_processor|RC|Add0~32_combout  = (\main_processor|RC|Add0~30_combout  & !\rst~input_o )

	.dataa(gnd),
	.datab(gnd),
	.datac(\main_processor|RC|Add0~30_combout ),
	.datad(\rst~input_o ),
	.cin(gnd),
	.combout(\main_processor|RC|Add0~32_combout ),
	.cout());
// synopsys translate_off
defparam \main_processor|RC|Add0~32 .lut_mask = 16'h00F0;
defparam \main_processor|RC|Add0~32 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X49_Y31_N21
dffeas \main_processor|RC|state[10] (
	.clk(\cpuClk~inputclkctrl_outclk ),
	.d(\main_processor|RC|Add0~32_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\main_processor|RC|state[31]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\main_processor|RC|state [10]),
	.prn(vcc));
// synopsys translate_off
defparam \main_processor|RC|state[10] .is_wysiwyg = "true";
defparam \main_processor|RC|state[10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X48_Y32_N22
cycloneive_lcell_comb \main_processor|RC|Add0~33 (
// Equation(s):
// \main_processor|RC|Add0~33_combout  = (\main_processor|RC|state [11] & (!\main_processor|RC|Add0~31 )) # (!\main_processor|RC|state [11] & ((\main_processor|RC|Add0~31 ) # (GND)))
// \main_processor|RC|Add0~34  = CARRY((!\main_processor|RC|Add0~31 ) # (!\main_processor|RC|state [11]))

	.dataa(\main_processor|RC|state [11]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\main_processor|RC|Add0~31 ),
	.combout(\main_processor|RC|Add0~33_combout ),
	.cout(\main_processor|RC|Add0~34 ));
// synopsys translate_off
defparam \main_processor|RC|Add0~33 .lut_mask = 16'h5A5F;
defparam \main_processor|RC|Add0~33 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X49_Y31_N14
cycloneive_lcell_comb \main_processor|RC|Add0~35 (
// Equation(s):
// \main_processor|RC|Add0~35_combout  = (!\rst~input_o  & \main_processor|RC|Add0~33_combout )

	.dataa(gnd),
	.datab(\rst~input_o ),
	.datac(gnd),
	.datad(\main_processor|RC|Add0~33_combout ),
	.cin(gnd),
	.combout(\main_processor|RC|Add0~35_combout ),
	.cout());
// synopsys translate_off
defparam \main_processor|RC|Add0~35 .lut_mask = 16'h3300;
defparam \main_processor|RC|Add0~35 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X49_Y31_N15
dffeas \main_processor|RC|state[11] (
	.clk(\cpuClk~inputclkctrl_outclk ),
	.d(\main_processor|RC|Add0~35_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\main_processor|RC|state[31]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\main_processor|RC|state [11]),
	.prn(vcc));
// synopsys translate_off
defparam \main_processor|RC|state[11] .is_wysiwyg = "true";
defparam \main_processor|RC|state[11] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X48_Y32_N24
cycloneive_lcell_comb \main_processor|RC|Add0~36 (
// Equation(s):
// \main_processor|RC|Add0~36_combout  = (\main_processor|RC|state [12] & (\main_processor|RC|Add0~34  $ (GND))) # (!\main_processor|RC|state [12] & (!\main_processor|RC|Add0~34  & VCC))
// \main_processor|RC|Add0~37  = CARRY((\main_processor|RC|state [12] & !\main_processor|RC|Add0~34 ))

	.dataa(\main_processor|RC|state [12]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\main_processor|RC|Add0~34 ),
	.combout(\main_processor|RC|Add0~36_combout ),
	.cout(\main_processor|RC|Add0~37 ));
// synopsys translate_off
defparam \main_processor|RC|Add0~36 .lut_mask = 16'hA50A;
defparam \main_processor|RC|Add0~36 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X49_Y32_N14
cycloneive_lcell_comb \main_processor|RC|Add0~38 (
// Equation(s):
// \main_processor|RC|Add0~38_combout  = (!\rst~input_o  & \main_processor|RC|Add0~36_combout )

	.dataa(\rst~input_o ),
	.datab(gnd),
	.datac(gnd),
	.datad(\main_processor|RC|Add0~36_combout ),
	.cin(gnd),
	.combout(\main_processor|RC|Add0~38_combout ),
	.cout());
// synopsys translate_off
defparam \main_processor|RC|Add0~38 .lut_mask = 16'h5500;
defparam \main_processor|RC|Add0~38 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X49_Y32_N15
dffeas \main_processor|RC|state[12] (
	.clk(\cpuClk~inputclkctrl_outclk ),
	.d(\main_processor|RC|Add0~38_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\main_processor|RC|state[31]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\main_processor|RC|state [12]),
	.prn(vcc));
// synopsys translate_off
defparam \main_processor|RC|state[12] .is_wysiwyg = "true";
defparam \main_processor|RC|state[12] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X48_Y32_N26
cycloneive_lcell_comb \main_processor|RC|Add0~39 (
// Equation(s):
// \main_processor|RC|Add0~39_combout  = (\main_processor|RC|state [13] & (!\main_processor|RC|Add0~37 )) # (!\main_processor|RC|state [13] & ((\main_processor|RC|Add0~37 ) # (GND)))
// \main_processor|RC|Add0~40  = CARRY((!\main_processor|RC|Add0~37 ) # (!\main_processor|RC|state [13]))

	.dataa(gnd),
	.datab(\main_processor|RC|state [13]),
	.datac(gnd),
	.datad(vcc),
	.cin(\main_processor|RC|Add0~37 ),
	.combout(\main_processor|RC|Add0~39_combout ),
	.cout(\main_processor|RC|Add0~40 ));
// synopsys translate_off
defparam \main_processor|RC|Add0~39 .lut_mask = 16'h3C3F;
defparam \main_processor|RC|Add0~39 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X49_Y32_N16
cycloneive_lcell_comb \main_processor|RC|Add0~41 (
// Equation(s):
// \main_processor|RC|Add0~41_combout  = (\main_processor|RC|Add0~39_combout  & !\rst~input_o )

	.dataa(gnd),
	.datab(gnd),
	.datac(\main_processor|RC|Add0~39_combout ),
	.datad(\rst~input_o ),
	.cin(gnd),
	.combout(\main_processor|RC|Add0~41_combout ),
	.cout());
// synopsys translate_off
defparam \main_processor|RC|Add0~41 .lut_mask = 16'h00F0;
defparam \main_processor|RC|Add0~41 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X49_Y32_N17
dffeas \main_processor|RC|state[13] (
	.clk(\cpuClk~inputclkctrl_outclk ),
	.d(\main_processor|RC|Add0~41_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\main_processor|RC|state[31]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\main_processor|RC|state [13]),
	.prn(vcc));
// synopsys translate_off
defparam \main_processor|RC|state[13] .is_wysiwyg = "true";
defparam \main_processor|RC|state[13] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X48_Y32_N28
cycloneive_lcell_comb \main_processor|RC|Add0~42 (
// Equation(s):
// \main_processor|RC|Add0~42_combout  = (\main_processor|RC|state [14] & (\main_processor|RC|Add0~40  $ (GND))) # (!\main_processor|RC|state [14] & (!\main_processor|RC|Add0~40  & VCC))
// \main_processor|RC|Add0~43  = CARRY((\main_processor|RC|state [14] & !\main_processor|RC|Add0~40 ))

	.dataa(\main_processor|RC|state [14]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\main_processor|RC|Add0~40 ),
	.combout(\main_processor|RC|Add0~42_combout ),
	.cout(\main_processor|RC|Add0~43 ));
// synopsys translate_off
defparam \main_processor|RC|Add0~42 .lut_mask = 16'hA50A;
defparam \main_processor|RC|Add0~42 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X49_Y32_N20
cycloneive_lcell_comb \main_processor|RC|Add0~44 (
// Equation(s):
// \main_processor|RC|Add0~44_combout  = (!\rst~input_o  & \main_processor|RC|Add0~42_combout )

	.dataa(\rst~input_o ),
	.datab(gnd),
	.datac(gnd),
	.datad(\main_processor|RC|Add0~42_combout ),
	.cin(gnd),
	.combout(\main_processor|RC|Add0~44_combout ),
	.cout());
// synopsys translate_off
defparam \main_processor|RC|Add0~44 .lut_mask = 16'h5500;
defparam \main_processor|RC|Add0~44 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X49_Y32_N21
dffeas \main_processor|RC|state[14] (
	.clk(\cpuClk~inputclkctrl_outclk ),
	.d(\main_processor|RC|Add0~44_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\main_processor|RC|state[31]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\main_processor|RC|state [14]),
	.prn(vcc));
// synopsys translate_off
defparam \main_processor|RC|state[14] .is_wysiwyg = "true";
defparam \main_processor|RC|state[14] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X48_Y32_N30
cycloneive_lcell_comb \main_processor|RC|Add0~45 (
// Equation(s):
// \main_processor|RC|Add0~45_combout  = (\main_processor|RC|state [15] & (!\main_processor|RC|Add0~43 )) # (!\main_processor|RC|state [15] & ((\main_processor|RC|Add0~43 ) # (GND)))
// \main_processor|RC|Add0~46  = CARRY((!\main_processor|RC|Add0~43 ) # (!\main_processor|RC|state [15]))

	.dataa(gnd),
	.datab(\main_processor|RC|state [15]),
	.datac(gnd),
	.datad(vcc),
	.cin(\main_processor|RC|Add0~43 ),
	.combout(\main_processor|RC|Add0~45_combout ),
	.cout(\main_processor|RC|Add0~46 ));
// synopsys translate_off
defparam \main_processor|RC|Add0~45 .lut_mask = 16'h3C3F;
defparam \main_processor|RC|Add0~45 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X49_Y32_N0
cycloneive_lcell_comb \main_processor|RC|Add0~47 (
// Equation(s):
// \main_processor|RC|Add0~47_combout  = (!\rst~input_o  & \main_processor|RC|Add0~45_combout )

	.dataa(\rst~input_o ),
	.datab(gnd),
	.datac(\main_processor|RC|Add0~45_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\main_processor|RC|Add0~47_combout ),
	.cout());
// synopsys translate_off
defparam \main_processor|RC|Add0~47 .lut_mask = 16'h5050;
defparam \main_processor|RC|Add0~47 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X49_Y32_N1
dffeas \main_processor|RC|state[15] (
	.clk(\cpuClk~inputclkctrl_outclk ),
	.d(\main_processor|RC|Add0~47_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\main_processor|RC|state[31]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\main_processor|RC|state [15]),
	.prn(vcc));
// synopsys translate_off
defparam \main_processor|RC|state[15] .is_wysiwyg = "true";
defparam \main_processor|RC|state[15] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X48_Y31_N0
cycloneive_lcell_comb \main_processor|RC|Add0~48 (
// Equation(s):
// \main_processor|RC|Add0~48_combout  = (\main_processor|RC|state [16] & (\main_processor|RC|Add0~46  $ (GND))) # (!\main_processor|RC|state [16] & (!\main_processor|RC|Add0~46  & VCC))
// \main_processor|RC|Add0~49  = CARRY((\main_processor|RC|state [16] & !\main_processor|RC|Add0~46 ))

	.dataa(gnd),
	.datab(\main_processor|RC|state [16]),
	.datac(gnd),
	.datad(vcc),
	.cin(\main_processor|RC|Add0~46 ),
	.combout(\main_processor|RC|Add0~48_combout ),
	.cout(\main_processor|RC|Add0~49 ));
// synopsys translate_off
defparam \main_processor|RC|Add0~48 .lut_mask = 16'hC30C;
defparam \main_processor|RC|Add0~48 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X47_Y32_N30
cycloneive_lcell_comb \main_processor|RC|Add0~50 (
// Equation(s):
// \main_processor|RC|Add0~50_combout  = (!\rst~input_o  & \main_processor|RC|Add0~48_combout )

	.dataa(gnd),
	.datab(\rst~input_o ),
	.datac(gnd),
	.datad(\main_processor|RC|Add0~48_combout ),
	.cin(gnd),
	.combout(\main_processor|RC|Add0~50_combout ),
	.cout());
// synopsys translate_off
defparam \main_processor|RC|Add0~50 .lut_mask = 16'h3300;
defparam \main_processor|RC|Add0~50 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X47_Y32_N31
dffeas \main_processor|RC|state[16] (
	.clk(\cpuClk~inputclkctrl_outclk ),
	.d(\main_processor|RC|Add0~50_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\main_processor|RC|state[31]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\main_processor|RC|state [16]),
	.prn(vcc));
// synopsys translate_off
defparam \main_processor|RC|state[16] .is_wysiwyg = "true";
defparam \main_processor|RC|state[16] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X48_Y31_N2
cycloneive_lcell_comb \main_processor|RC|Add0~51 (
// Equation(s):
// \main_processor|RC|Add0~51_combout  = (\main_processor|RC|state [17] & (!\main_processor|RC|Add0~49 )) # (!\main_processor|RC|state [17] & ((\main_processor|RC|Add0~49 ) # (GND)))
// \main_processor|RC|Add0~52  = CARRY((!\main_processor|RC|Add0~49 ) # (!\main_processor|RC|state [17]))

	.dataa(gnd),
	.datab(\main_processor|RC|state [17]),
	.datac(gnd),
	.datad(vcc),
	.cin(\main_processor|RC|Add0~49 ),
	.combout(\main_processor|RC|Add0~51_combout ),
	.cout(\main_processor|RC|Add0~52 ));
// synopsys translate_off
defparam \main_processor|RC|Add0~51 .lut_mask = 16'h3C3F;
defparam \main_processor|RC|Add0~51 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X47_Y32_N8
cycloneive_lcell_comb \main_processor|RC|Add0~53 (
// Equation(s):
// \main_processor|RC|Add0~53_combout  = (!\rst~input_o  & \main_processor|RC|Add0~51_combout )

	.dataa(gnd),
	.datab(\rst~input_o ),
	.datac(gnd),
	.datad(\main_processor|RC|Add0~51_combout ),
	.cin(gnd),
	.combout(\main_processor|RC|Add0~53_combout ),
	.cout());
// synopsys translate_off
defparam \main_processor|RC|Add0~53 .lut_mask = 16'h3300;
defparam \main_processor|RC|Add0~53 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X47_Y32_N9
dffeas \main_processor|RC|state[17] (
	.clk(\cpuClk~inputclkctrl_outclk ),
	.d(\main_processor|RC|Add0~53_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\main_processor|RC|state[31]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\main_processor|RC|state [17]),
	.prn(vcc));
// synopsys translate_off
defparam \main_processor|RC|state[17] .is_wysiwyg = "true";
defparam \main_processor|RC|state[17] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X48_Y31_N4
cycloneive_lcell_comb \main_processor|RC|Add0~54 (
// Equation(s):
// \main_processor|RC|Add0~54_combout  = (\main_processor|RC|state [18] & (\main_processor|RC|Add0~52  $ (GND))) # (!\main_processor|RC|state [18] & (!\main_processor|RC|Add0~52  & VCC))
// \main_processor|RC|Add0~55  = CARRY((\main_processor|RC|state [18] & !\main_processor|RC|Add0~52 ))

	.dataa(\main_processor|RC|state [18]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\main_processor|RC|Add0~52 ),
	.combout(\main_processor|RC|Add0~54_combout ),
	.cout(\main_processor|RC|Add0~55 ));
// synopsys translate_off
defparam \main_processor|RC|Add0~54 .lut_mask = 16'hA50A;
defparam \main_processor|RC|Add0~54 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X47_Y32_N18
cycloneive_lcell_comb \main_processor|RC|Add0~56 (
// Equation(s):
// \main_processor|RC|Add0~56_combout  = (!\rst~input_o  & \main_processor|RC|Add0~54_combout )

	.dataa(gnd),
	.datab(\rst~input_o ),
	.datac(gnd),
	.datad(\main_processor|RC|Add0~54_combout ),
	.cin(gnd),
	.combout(\main_processor|RC|Add0~56_combout ),
	.cout());
// synopsys translate_off
defparam \main_processor|RC|Add0~56 .lut_mask = 16'h3300;
defparam \main_processor|RC|Add0~56 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X47_Y32_N19
dffeas \main_processor|RC|state[18] (
	.clk(\cpuClk~inputclkctrl_outclk ),
	.d(\main_processor|RC|Add0~56_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\main_processor|RC|state[31]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\main_processor|RC|state [18]),
	.prn(vcc));
// synopsys translate_off
defparam \main_processor|RC|state[18] .is_wysiwyg = "true";
defparam \main_processor|RC|state[18] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X48_Y31_N6
cycloneive_lcell_comb \main_processor|RC|Add0~57 (
// Equation(s):
// \main_processor|RC|Add0~57_combout  = (\main_processor|RC|state [19] & (!\main_processor|RC|Add0~55 )) # (!\main_processor|RC|state [19] & ((\main_processor|RC|Add0~55 ) # (GND)))
// \main_processor|RC|Add0~58  = CARRY((!\main_processor|RC|Add0~55 ) # (!\main_processor|RC|state [19]))

	.dataa(\main_processor|RC|state [19]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\main_processor|RC|Add0~55 ),
	.combout(\main_processor|RC|Add0~57_combout ),
	.cout(\main_processor|RC|Add0~58 ));
// synopsys translate_off
defparam \main_processor|RC|Add0~57 .lut_mask = 16'h5A5F;
defparam \main_processor|RC|Add0~57 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X47_Y32_N0
cycloneive_lcell_comb \main_processor|RC|Add0~59 (
// Equation(s):
// \main_processor|RC|Add0~59_combout  = (!\rst~input_o  & \main_processor|RC|Add0~57_combout )

	.dataa(gnd),
	.datab(\rst~input_o ),
	.datac(\main_processor|RC|Add0~57_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\main_processor|RC|Add0~59_combout ),
	.cout());
// synopsys translate_off
defparam \main_processor|RC|Add0~59 .lut_mask = 16'h3030;
defparam \main_processor|RC|Add0~59 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X47_Y32_N1
dffeas \main_processor|RC|state[19] (
	.clk(\cpuClk~inputclkctrl_outclk ),
	.d(\main_processor|RC|Add0~59_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\main_processor|RC|state[31]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\main_processor|RC|state [19]),
	.prn(vcc));
// synopsys translate_off
defparam \main_processor|RC|state[19] .is_wysiwyg = "true";
defparam \main_processor|RC|state[19] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X48_Y31_N8
cycloneive_lcell_comb \main_processor|RC|Add0~60 (
// Equation(s):
// \main_processor|RC|Add0~60_combout  = (\main_processor|RC|state [20] & (\main_processor|RC|Add0~58  $ (GND))) # (!\main_processor|RC|state [20] & (!\main_processor|RC|Add0~58  & VCC))
// \main_processor|RC|Add0~61  = CARRY((\main_processor|RC|state [20] & !\main_processor|RC|Add0~58 ))

	.dataa(\main_processor|RC|state [20]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\main_processor|RC|Add0~58 ),
	.combout(\main_processor|RC|Add0~60_combout ),
	.cout(\main_processor|RC|Add0~61 ));
// synopsys translate_off
defparam \main_processor|RC|Add0~60 .lut_mask = 16'hA50A;
defparam \main_processor|RC|Add0~60 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X47_Y32_N26
cycloneive_lcell_comb \main_processor|RC|Add0~70 (
// Equation(s):
// \main_processor|RC|Add0~70_combout  = (\main_processor|RC|Add0~60_combout  & !\rst~input_o )

	.dataa(gnd),
	.datab(gnd),
	.datac(\main_processor|RC|Add0~60_combout ),
	.datad(\rst~input_o ),
	.cin(gnd),
	.combout(\main_processor|RC|Add0~70_combout ),
	.cout());
// synopsys translate_off
defparam \main_processor|RC|Add0~70 .lut_mask = 16'h00F0;
defparam \main_processor|RC|Add0~70 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X47_Y32_N27
dffeas \main_processor|RC|state[20] (
	.clk(\cpuClk~inputclkctrl_outclk ),
	.d(\main_processor|RC|Add0~70_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\main_processor|RC|state[31]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\main_processor|RC|state [20]),
	.prn(vcc));
// synopsys translate_off
defparam \main_processor|RC|state[20] .is_wysiwyg = "true";
defparam \main_processor|RC|state[20] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X48_Y31_N10
cycloneive_lcell_comb \main_processor|RC|Add0~62 (
// Equation(s):
// \main_processor|RC|Add0~62_combout  = (\main_processor|RC|state [21] & (!\main_processor|RC|Add0~61 )) # (!\main_processor|RC|state [21] & ((\main_processor|RC|Add0~61 ) # (GND)))
// \main_processor|RC|Add0~63  = CARRY((!\main_processor|RC|Add0~61 ) # (!\main_processor|RC|state [21]))

	.dataa(gnd),
	.datab(\main_processor|RC|state [21]),
	.datac(gnd),
	.datad(vcc),
	.cin(\main_processor|RC|Add0~61 ),
	.combout(\main_processor|RC|Add0~62_combout ),
	.cout(\main_processor|RC|Add0~63 ));
// synopsys translate_off
defparam \main_processor|RC|Add0~62 .lut_mask = 16'h3C3F;
defparam \main_processor|RC|Add0~62 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X47_Y32_N12
cycloneive_lcell_comb \main_processor|RC|Add0~71 (
// Equation(s):
// \main_processor|RC|Add0~71_combout  = (!\rst~input_o  & \main_processor|RC|Add0~62_combout )

	.dataa(gnd),
	.datab(\rst~input_o ),
	.datac(gnd),
	.datad(\main_processor|RC|Add0~62_combout ),
	.cin(gnd),
	.combout(\main_processor|RC|Add0~71_combout ),
	.cout());
// synopsys translate_off
defparam \main_processor|RC|Add0~71 .lut_mask = 16'h3300;
defparam \main_processor|RC|Add0~71 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X47_Y32_N13
dffeas \main_processor|RC|state[21] (
	.clk(\cpuClk~inputclkctrl_outclk ),
	.d(\main_processor|RC|Add0~71_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\main_processor|RC|state[31]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\main_processor|RC|state [21]),
	.prn(vcc));
// synopsys translate_off
defparam \main_processor|RC|state[21] .is_wysiwyg = "true";
defparam \main_processor|RC|state[21] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X48_Y31_N12
cycloneive_lcell_comb \main_processor|RC|Add0~64 (
// Equation(s):
// \main_processor|RC|Add0~64_combout  = (\main_processor|RC|state [22] & (\main_processor|RC|Add0~63  $ (GND))) # (!\main_processor|RC|state [22] & (!\main_processor|RC|Add0~63  & VCC))
// \main_processor|RC|Add0~65  = CARRY((\main_processor|RC|state [22] & !\main_processor|RC|Add0~63 ))

	.dataa(gnd),
	.datab(\main_processor|RC|state [22]),
	.datac(gnd),
	.datad(vcc),
	.cin(\main_processor|RC|Add0~63 ),
	.combout(\main_processor|RC|Add0~64_combout ),
	.cout(\main_processor|RC|Add0~65 ));
// synopsys translate_off
defparam \main_processor|RC|Add0~64 .lut_mask = 16'hC30C;
defparam \main_processor|RC|Add0~64 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X47_Y32_N20
cycloneive_lcell_comb \main_processor|RC|Add0~66 (
// Equation(s):
// \main_processor|RC|Add0~66_combout  = (!\rst~input_o  & \main_processor|RC|Add0~64_combout )

	.dataa(gnd),
	.datab(\rst~input_o ),
	.datac(gnd),
	.datad(\main_processor|RC|Add0~64_combout ),
	.cin(gnd),
	.combout(\main_processor|RC|Add0~66_combout ),
	.cout());
// synopsys translate_off
defparam \main_processor|RC|Add0~66 .lut_mask = 16'h3300;
defparam \main_processor|RC|Add0~66 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X47_Y32_N21
dffeas \main_processor|RC|state[22] (
	.clk(\cpuClk~inputclkctrl_outclk ),
	.d(\main_processor|RC|Add0~66_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\main_processor|RC|state[31]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\main_processor|RC|state [22]),
	.prn(vcc));
// synopsys translate_off
defparam \main_processor|RC|state[22] .is_wysiwyg = "true";
defparam \main_processor|RC|state[22] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X48_Y31_N14
cycloneive_lcell_comb \main_processor|RC|Add0~67 (
// Equation(s):
// \main_processor|RC|Add0~67_combout  = (\main_processor|RC|state [23] & (!\main_processor|RC|Add0~65 )) # (!\main_processor|RC|state [23] & ((\main_processor|RC|Add0~65 ) # (GND)))
// \main_processor|RC|Add0~68  = CARRY((!\main_processor|RC|Add0~65 ) # (!\main_processor|RC|state [23]))

	.dataa(gnd),
	.datab(\main_processor|RC|state [23]),
	.datac(gnd),
	.datad(vcc),
	.cin(\main_processor|RC|Add0~65 ),
	.combout(\main_processor|RC|Add0~67_combout ),
	.cout(\main_processor|RC|Add0~68 ));
// synopsys translate_off
defparam \main_processor|RC|Add0~67 .lut_mask = 16'h3C3F;
defparam \main_processor|RC|Add0~67 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X47_Y32_N14
cycloneive_lcell_comb \main_processor|RC|Add0~69 (
// Equation(s):
// \main_processor|RC|Add0~69_combout  = (!\rst~input_o  & \main_processor|RC|Add0~67_combout )

	.dataa(gnd),
	.datab(\rst~input_o ),
	.datac(gnd),
	.datad(\main_processor|RC|Add0~67_combout ),
	.cin(gnd),
	.combout(\main_processor|RC|Add0~69_combout ),
	.cout());
// synopsys translate_off
defparam \main_processor|RC|Add0~69 .lut_mask = 16'h3300;
defparam \main_processor|RC|Add0~69 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X47_Y32_N15
dffeas \main_processor|RC|state[23] (
	.clk(\cpuClk~inputclkctrl_outclk ),
	.d(\main_processor|RC|Add0~69_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\main_processor|RC|state[31]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\main_processor|RC|state [23]),
	.prn(vcc));
// synopsys translate_off
defparam \main_processor|RC|state[23] .is_wysiwyg = "true";
defparam \main_processor|RC|state[23] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X48_Y31_N16
cycloneive_lcell_comb \main_processor|RC|Add0~72 (
// Equation(s):
// \main_processor|RC|Add0~72_combout  = (\main_processor|RC|state [24] & (\main_processor|RC|Add0~68  $ (GND))) # (!\main_processor|RC|state [24] & (!\main_processor|RC|Add0~68  & VCC))
// \main_processor|RC|Add0~73  = CARRY((\main_processor|RC|state [24] & !\main_processor|RC|Add0~68 ))

	.dataa(gnd),
	.datab(\main_processor|RC|state [24]),
	.datac(gnd),
	.datad(vcc),
	.cin(\main_processor|RC|Add0~68 ),
	.combout(\main_processor|RC|Add0~72_combout ),
	.cout(\main_processor|RC|Add0~73 ));
// synopsys translate_off
defparam \main_processor|RC|Add0~72 .lut_mask = 16'hC30C;
defparam \main_processor|RC|Add0~72 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X49_Y31_N22
cycloneive_lcell_comb \main_processor|RC|Add0~74 (
// Equation(s):
// \main_processor|RC|Add0~74_combout  = (\main_processor|RC|Add0~72_combout  & !\rst~input_o )

	.dataa(gnd),
	.datab(gnd),
	.datac(\main_processor|RC|Add0~72_combout ),
	.datad(\rst~input_o ),
	.cin(gnd),
	.combout(\main_processor|RC|Add0~74_combout ),
	.cout());
// synopsys translate_off
defparam \main_processor|RC|Add0~74 .lut_mask = 16'h00F0;
defparam \main_processor|RC|Add0~74 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X49_Y31_N23
dffeas \main_processor|RC|state[24] (
	.clk(\cpuClk~inputclkctrl_outclk ),
	.d(\main_processor|RC|Add0~74_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\main_processor|RC|state[31]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\main_processor|RC|state [24]),
	.prn(vcc));
// synopsys translate_off
defparam \main_processor|RC|state[24] .is_wysiwyg = "true";
defparam \main_processor|RC|state[24] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X48_Y31_N18
cycloneive_lcell_comb \main_processor|RC|Add0~75 (
// Equation(s):
// \main_processor|RC|Add0~75_combout  = (\main_processor|RC|state [25] & (!\main_processor|RC|Add0~73 )) # (!\main_processor|RC|state [25] & ((\main_processor|RC|Add0~73 ) # (GND)))
// \main_processor|RC|Add0~76  = CARRY((!\main_processor|RC|Add0~73 ) # (!\main_processor|RC|state [25]))

	.dataa(gnd),
	.datab(\main_processor|RC|state [25]),
	.datac(gnd),
	.datad(vcc),
	.cin(\main_processor|RC|Add0~73 ),
	.combout(\main_processor|RC|Add0~75_combout ),
	.cout(\main_processor|RC|Add0~76 ));
// synopsys translate_off
defparam \main_processor|RC|Add0~75 .lut_mask = 16'h3C3F;
defparam \main_processor|RC|Add0~75 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X49_Y31_N12
cycloneive_lcell_comb \main_processor|RC|Add0~77 (
// Equation(s):
// \main_processor|RC|Add0~77_combout  = (!\rst~input_o  & \main_processor|RC|Add0~75_combout )

	.dataa(gnd),
	.datab(\rst~input_o ),
	.datac(gnd),
	.datad(\main_processor|RC|Add0~75_combout ),
	.cin(gnd),
	.combout(\main_processor|RC|Add0~77_combout ),
	.cout());
// synopsys translate_off
defparam \main_processor|RC|Add0~77 .lut_mask = 16'h3300;
defparam \main_processor|RC|Add0~77 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X49_Y31_N13
dffeas \main_processor|RC|state[25] (
	.clk(\cpuClk~inputclkctrl_outclk ),
	.d(\main_processor|RC|Add0~77_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\main_processor|RC|state[31]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\main_processor|RC|state [25]),
	.prn(vcc));
// synopsys translate_off
defparam \main_processor|RC|state[25] .is_wysiwyg = "true";
defparam \main_processor|RC|state[25] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X48_Y31_N20
cycloneive_lcell_comb \main_processor|RC|Add0~78 (
// Equation(s):
// \main_processor|RC|Add0~78_combout  = (\main_processor|RC|state [26] & (\main_processor|RC|Add0~76  $ (GND))) # (!\main_processor|RC|state [26] & (!\main_processor|RC|Add0~76  & VCC))
// \main_processor|RC|Add0~79  = CARRY((\main_processor|RC|state [26] & !\main_processor|RC|Add0~76 ))

	.dataa(\main_processor|RC|state [26]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\main_processor|RC|Add0~76 ),
	.combout(\main_processor|RC|Add0~78_combout ),
	.cout(\main_processor|RC|Add0~79 ));
// synopsys translate_off
defparam \main_processor|RC|Add0~78 .lut_mask = 16'hA50A;
defparam \main_processor|RC|Add0~78 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X49_Y31_N6
cycloneive_lcell_comb \main_processor|RC|Add0~80 (
// Equation(s):
// \main_processor|RC|Add0~80_combout  = (!\rst~input_o  & \main_processor|RC|Add0~78_combout )

	.dataa(gnd),
	.datab(\rst~input_o ),
	.datac(gnd),
	.datad(\main_processor|RC|Add0~78_combout ),
	.cin(gnd),
	.combout(\main_processor|RC|Add0~80_combout ),
	.cout());
// synopsys translate_off
defparam \main_processor|RC|Add0~80 .lut_mask = 16'h3300;
defparam \main_processor|RC|Add0~80 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X49_Y31_N7
dffeas \main_processor|RC|state[26] (
	.clk(\cpuClk~inputclkctrl_outclk ),
	.d(\main_processor|RC|Add0~80_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\main_processor|RC|state[31]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\main_processor|RC|state [26]),
	.prn(vcc));
// synopsys translate_off
defparam \main_processor|RC|state[26] .is_wysiwyg = "true";
defparam \main_processor|RC|state[26] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X48_Y31_N22
cycloneive_lcell_comb \main_processor|RC|Add0~81 (
// Equation(s):
// \main_processor|RC|Add0~81_combout  = (\main_processor|RC|state [27] & (!\main_processor|RC|Add0~79 )) # (!\main_processor|RC|state [27] & ((\main_processor|RC|Add0~79 ) # (GND)))
// \main_processor|RC|Add0~82  = CARRY((!\main_processor|RC|Add0~79 ) # (!\main_processor|RC|state [27]))

	.dataa(gnd),
	.datab(\main_processor|RC|state [27]),
	.datac(gnd),
	.datad(vcc),
	.cin(\main_processor|RC|Add0~79 ),
	.combout(\main_processor|RC|Add0~81_combout ),
	.cout(\main_processor|RC|Add0~82 ));
// synopsys translate_off
defparam \main_processor|RC|Add0~81 .lut_mask = 16'h3C3F;
defparam \main_processor|RC|Add0~81 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X49_Y31_N28
cycloneive_lcell_comb \main_processor|RC|Add0~83 (
// Equation(s):
// \main_processor|RC|Add0~83_combout  = (!\rst~input_o  & \main_processor|RC|Add0~81_combout )

	.dataa(gnd),
	.datab(\rst~input_o ),
	.datac(gnd),
	.datad(\main_processor|RC|Add0~81_combout ),
	.cin(gnd),
	.combout(\main_processor|RC|Add0~83_combout ),
	.cout());
// synopsys translate_off
defparam \main_processor|RC|Add0~83 .lut_mask = 16'h3300;
defparam \main_processor|RC|Add0~83 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X49_Y31_N29
dffeas \main_processor|RC|state[27] (
	.clk(\cpuClk~inputclkctrl_outclk ),
	.d(\main_processor|RC|Add0~83_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\main_processor|RC|state[31]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\main_processor|RC|state [27]),
	.prn(vcc));
// synopsys translate_off
defparam \main_processor|RC|state[27] .is_wysiwyg = "true";
defparam \main_processor|RC|state[27] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X48_Y31_N24
cycloneive_lcell_comb \main_processor|RC|Add0~84 (
// Equation(s):
// \main_processor|RC|Add0~84_combout  = (\main_processor|RC|state [28] & (\main_processor|RC|Add0~82  $ (GND))) # (!\main_processor|RC|state [28] & (!\main_processor|RC|Add0~82  & VCC))
// \main_processor|RC|Add0~85  = CARRY((\main_processor|RC|state [28] & !\main_processor|RC|Add0~82 ))

	.dataa(gnd),
	.datab(\main_processor|RC|state [28]),
	.datac(gnd),
	.datad(vcc),
	.cin(\main_processor|RC|Add0~82 ),
	.combout(\main_processor|RC|Add0~84_combout ),
	.cout(\main_processor|RC|Add0~85 ));
// synopsys translate_off
defparam \main_processor|RC|Add0~84 .lut_mask = 16'hC30C;
defparam \main_processor|RC|Add0~84 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X49_Y31_N16
cycloneive_lcell_comb \main_processor|RC|Add0~86 (
// Equation(s):
// \main_processor|RC|Add0~86_combout  = (!\rst~input_o  & \main_processor|RC|Add0~84_combout )

	.dataa(gnd),
	.datab(\rst~input_o ),
	.datac(gnd),
	.datad(\main_processor|RC|Add0~84_combout ),
	.cin(gnd),
	.combout(\main_processor|RC|Add0~86_combout ),
	.cout());
// synopsys translate_off
defparam \main_processor|RC|Add0~86 .lut_mask = 16'h3300;
defparam \main_processor|RC|Add0~86 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X49_Y31_N17
dffeas \main_processor|RC|state[28] (
	.clk(\cpuClk~inputclkctrl_outclk ),
	.d(\main_processor|RC|Add0~86_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\main_processor|RC|state[31]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\main_processor|RC|state [28]),
	.prn(vcc));
// synopsys translate_off
defparam \main_processor|RC|state[28] .is_wysiwyg = "true";
defparam \main_processor|RC|state[28] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X48_Y31_N26
cycloneive_lcell_comb \main_processor|RC|Add0~87 (
// Equation(s):
// \main_processor|RC|Add0~87_combout  = (\main_processor|RC|state [29] & (!\main_processor|RC|Add0~85 )) # (!\main_processor|RC|state [29] & ((\main_processor|RC|Add0~85 ) # (GND)))
// \main_processor|RC|Add0~88  = CARRY((!\main_processor|RC|Add0~85 ) # (!\main_processor|RC|state [29]))

	.dataa(\main_processor|RC|state [29]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\main_processor|RC|Add0~85 ),
	.combout(\main_processor|RC|Add0~87_combout ),
	.cout(\main_processor|RC|Add0~88 ));
// synopsys translate_off
defparam \main_processor|RC|Add0~87 .lut_mask = 16'h5A5F;
defparam \main_processor|RC|Add0~87 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X49_Y31_N2
cycloneive_lcell_comb \main_processor|RC|Add0~89 (
// Equation(s):
// \main_processor|RC|Add0~89_combout  = (\main_processor|RC|Add0~87_combout  & !\rst~input_o )

	.dataa(gnd),
	.datab(gnd),
	.datac(\main_processor|RC|Add0~87_combout ),
	.datad(\rst~input_o ),
	.cin(gnd),
	.combout(\main_processor|RC|Add0~89_combout ),
	.cout());
// synopsys translate_off
defparam \main_processor|RC|Add0~89 .lut_mask = 16'h00F0;
defparam \main_processor|RC|Add0~89 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X49_Y31_N3
dffeas \main_processor|RC|state[29] (
	.clk(\cpuClk~inputclkctrl_outclk ),
	.d(\main_processor|RC|Add0~89_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\main_processor|RC|state[31]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\main_processor|RC|state [29]),
	.prn(vcc));
// synopsys translate_off
defparam \main_processor|RC|state[29] .is_wysiwyg = "true";
defparam \main_processor|RC|state[29] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X48_Y31_N28
cycloneive_lcell_comb \main_processor|RC|Add0~90 (
// Equation(s):
// \main_processor|RC|Add0~90_combout  = (\main_processor|RC|state [30] & (\main_processor|RC|Add0~88  $ (GND))) # (!\main_processor|RC|state [30] & (!\main_processor|RC|Add0~88  & VCC))
// \main_processor|RC|Add0~91  = CARRY((\main_processor|RC|state [30] & !\main_processor|RC|Add0~88 ))

	.dataa(\main_processor|RC|state [30]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\main_processor|RC|Add0~88 ),
	.combout(\main_processor|RC|Add0~90_combout ),
	.cout(\main_processor|RC|Add0~91 ));
// synopsys translate_off
defparam \main_processor|RC|Add0~90 .lut_mask = 16'hA50A;
defparam \main_processor|RC|Add0~90 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X49_Y31_N4
cycloneive_lcell_comb \main_processor|RC|Add0~92 (
// Equation(s):
// \main_processor|RC|Add0~92_combout  = (!\rst~input_o  & \main_processor|RC|Add0~90_combout )

	.dataa(gnd),
	.datab(\rst~input_o ),
	.datac(gnd),
	.datad(\main_processor|RC|Add0~90_combout ),
	.cin(gnd),
	.combout(\main_processor|RC|Add0~92_combout ),
	.cout());
// synopsys translate_off
defparam \main_processor|RC|Add0~92 .lut_mask = 16'h3300;
defparam \main_processor|RC|Add0~92 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X49_Y31_N5
dffeas \main_processor|RC|state[30] (
	.clk(\cpuClk~inputclkctrl_outclk ),
	.d(\main_processor|RC|Add0~92_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\main_processor|RC|state[31]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\main_processor|RC|state [30]),
	.prn(vcc));
// synopsys translate_off
defparam \main_processor|RC|state[30] .is_wysiwyg = "true";
defparam \main_processor|RC|state[30] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X48_Y31_N30
cycloneive_lcell_comb \main_processor|RC|Add0~93 (
// Equation(s):
// \main_processor|RC|Add0~93_combout  = \main_processor|RC|Add0~91  $ (!\main_processor|RC|state [31])

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\main_processor|RC|state [31]),
	.cin(\main_processor|RC|Add0~91 ),
	.combout(\main_processor|RC|Add0~93_combout ),
	.cout());
// synopsys translate_off
defparam \main_processor|RC|Add0~93 .lut_mask = 16'hF00F;
defparam \main_processor|RC|Add0~93 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X49_Y32_N10
cycloneive_lcell_comb \main_processor|RC|Add0~95 (
// Equation(s):
// \main_processor|RC|Add0~95_combout  = (\rst~input_o ) # (!\main_processor|RC|Add0~93_combout )

	.dataa(\rst~input_o ),
	.datab(gnd),
	.datac(gnd),
	.datad(\main_processor|RC|Add0~93_combout ),
	.cin(gnd),
	.combout(\main_processor|RC|Add0~95_combout ),
	.cout());
// synopsys translate_off
defparam \main_processor|RC|Add0~95 .lut_mask = 16'hAAFF;
defparam \main_processor|RC|Add0~95 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X49_Y32_N11
dffeas \main_processor|RC|state[31] (
	.clk(\cpuClk~inputclkctrl_outclk ),
	.d(\main_processor|RC|Add0~95_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\main_processor|RC|state[31]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\main_processor|RC|state [31]),
	.prn(vcc));
// synopsys translate_off
defparam \main_processor|RC|state[31] .is_wysiwyg = "true";
defparam \main_processor|RC|state[31] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X49_Y31_N26
cycloneive_lcell_comb \main_processor|RC|LessThan0~8 (
// Equation(s):
// \main_processor|RC|LessThan0~8_combout  = (!\main_processor|RC|state [25] & (!\main_processor|RC|state [26] & (!\main_processor|RC|state [24] & !\main_processor|RC|state [27])))

	.dataa(\main_processor|RC|state [25]),
	.datab(\main_processor|RC|state [26]),
	.datac(\main_processor|RC|state [24]),
	.datad(\main_processor|RC|state [27]),
	.cin(gnd),
	.combout(\main_processor|RC|LessThan0~8_combout ),
	.cout());
// synopsys translate_off
defparam \main_processor|RC|LessThan0~8 .lut_mask = 16'h0001;
defparam \main_processor|RC|LessThan0~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y31_N18
cycloneive_lcell_comb \main_processor|RC|LessThan0~9 (
// Equation(s):
// \main_processor|RC|LessThan0~9_combout  = (!\main_processor|RC|state [30] & (!\main_processor|RC|state [29] & (\main_processor|RC|LessThan0~8_combout  & !\main_processor|RC|state [28])))

	.dataa(\main_processor|RC|state [30]),
	.datab(\main_processor|RC|state [29]),
	.datac(\main_processor|RC|LessThan0~8_combout ),
	.datad(\main_processor|RC|state [28]),
	.cin(gnd),
	.combout(\main_processor|RC|LessThan0~9_combout ),
	.cout());
// synopsys translate_off
defparam \main_processor|RC|LessThan0~9 .lut_mask = 16'h0010;
defparam \main_processor|RC|LessThan0~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X47_Y32_N28
cycloneive_lcell_comb \main_processor|RC|LessThan0~6 (
// Equation(s):
// \main_processor|RC|LessThan0~6_combout  = (!\main_processor|RC|state [23] & !\main_processor|RC|state [22])

	.dataa(gnd),
	.datab(gnd),
	.datac(\main_processor|RC|state [23]),
	.datad(\main_processor|RC|state [22]),
	.cin(gnd),
	.combout(\main_processor|RC|LessThan0~6_combout ),
	.cout());
// synopsys translate_off
defparam \main_processor|RC|LessThan0~6 .lut_mask = 16'h000F;
defparam \main_processor|RC|LessThan0~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X47_Y32_N10
cycloneive_lcell_comb \main_processor|RC|LessThan0~5 (
// Equation(s):
// \main_processor|RC|LessThan0~5_combout  = (!\main_processor|RC|state [16] & (!\main_processor|RC|state [18] & (!\main_processor|RC|state [17] & !\main_processor|RC|state [19])))

	.dataa(\main_processor|RC|state [16]),
	.datab(\main_processor|RC|state [18]),
	.datac(\main_processor|RC|state [17]),
	.datad(\main_processor|RC|state [19]),
	.cin(gnd),
	.combout(\main_processor|RC|LessThan0~5_combout ),
	.cout());
// synopsys translate_off
defparam \main_processor|RC|LessThan0~5 .lut_mask = 16'h0001;
defparam \main_processor|RC|LessThan0~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X47_Y32_N22
cycloneive_lcell_comb \main_processor|RC|LessThan0~7 (
// Equation(s):
// \main_processor|RC|LessThan0~7_combout  = (!\main_processor|RC|state [21] & (\main_processor|RC|LessThan0~6_combout  & (!\main_processor|RC|state [20] & \main_processor|RC|LessThan0~5_combout )))

	.dataa(\main_processor|RC|state [21]),
	.datab(\main_processor|RC|LessThan0~6_combout ),
	.datac(\main_processor|RC|state [20]),
	.datad(\main_processor|RC|LessThan0~5_combout ),
	.cin(gnd),
	.combout(\main_processor|RC|LessThan0~7_combout ),
	.cout());
// synopsys translate_off
defparam \main_processor|RC|LessThan0~7 .lut_mask = 16'h0400;
defparam \main_processor|RC|LessThan0~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X47_Y32_N24
cycloneive_lcell_comb \main_processor|RC|LessThan0~0 (
// Equation(s):
// \main_processor|RC|LessThan0~0_combout  = (!\main_processor|RC|state [3] & (!\main_processor|RC|state [2] & ((\main_processor|RC|state [0]) # (!\main_processor|RC|state [1]))))

	.dataa(\main_processor|RC|state [1]),
	.datab(\main_processor|RC|state [3]),
	.datac(\main_processor|RC|state [2]),
	.datad(\main_processor|RC|state [0]),
	.cin(gnd),
	.combout(\main_processor|RC|LessThan0~0_combout ),
	.cout());
// synopsys translate_off
defparam \main_processor|RC|LessThan0~0 .lut_mask = 16'h0301;
defparam \main_processor|RC|LessThan0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y31_N0
cycloneive_lcell_comb \main_processor|RC|LessThan0~2 (
// Equation(s):
// \main_processor|RC|LessThan0~2_combout  = (!\main_processor|RC|state [9] & (!\main_processor|RC|state [8] & (!\main_processor|RC|state [11] & !\main_processor|RC|state [10])))

	.dataa(\main_processor|RC|state [9]),
	.datab(\main_processor|RC|state [8]),
	.datac(\main_processor|RC|state [11]),
	.datad(\main_processor|RC|state [10]),
	.cin(gnd),
	.combout(\main_processor|RC|LessThan0~2_combout ),
	.cout());
// synopsys translate_off
defparam \main_processor|RC|LessThan0~2 .lut_mask = 16'h0001;
defparam \main_processor|RC|LessThan0~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y32_N26
cycloneive_lcell_comb \main_processor|RC|LessThan0~1 (
// Equation(s):
// \main_processor|RC|LessThan0~1_combout  = (!\main_processor|RC|state [7] & (!\main_processor|RC|state [5] & (!\main_processor|RC|state [4] & !\main_processor|RC|state [6])))

	.dataa(\main_processor|RC|state [7]),
	.datab(\main_processor|RC|state [5]),
	.datac(\main_processor|RC|state [4]),
	.datad(\main_processor|RC|state [6]),
	.cin(gnd),
	.combout(\main_processor|RC|LessThan0~1_combout ),
	.cout());
// synopsys translate_off
defparam \main_processor|RC|LessThan0~1 .lut_mask = 16'h0001;
defparam \main_processor|RC|LessThan0~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y32_N8
cycloneive_lcell_comb \main_processor|RC|LessThan0~3 (
// Equation(s):
// \main_processor|RC|LessThan0~3_combout  = (!\main_processor|RC|state [13] & (!\main_processor|RC|state [15] & (!\main_processor|RC|state [12] & !\main_processor|RC|state [14])))

	.dataa(\main_processor|RC|state [13]),
	.datab(\main_processor|RC|state [15]),
	.datac(\main_processor|RC|state [12]),
	.datad(\main_processor|RC|state [14]),
	.cin(gnd),
	.combout(\main_processor|RC|LessThan0~3_combout ),
	.cout());
// synopsys translate_off
defparam \main_processor|RC|LessThan0~3 .lut_mask = 16'h0001;
defparam \main_processor|RC|LessThan0~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y32_N28
cycloneive_lcell_comb \main_processor|RC|LessThan0~4 (
// Equation(s):
// \main_processor|RC|LessThan0~4_combout  = (\main_processor|RC|LessThan0~0_combout  & (\main_processor|RC|LessThan0~2_combout  & (\main_processor|RC|LessThan0~1_combout  & \main_processor|RC|LessThan0~3_combout )))

	.dataa(\main_processor|RC|LessThan0~0_combout ),
	.datab(\main_processor|RC|LessThan0~2_combout ),
	.datac(\main_processor|RC|LessThan0~1_combout ),
	.datad(\main_processor|RC|LessThan0~3_combout ),
	.cin(gnd),
	.combout(\main_processor|RC|LessThan0~4_combout ),
	.cout());
// synopsys translate_off
defparam \main_processor|RC|LessThan0~4 .lut_mask = 16'h8000;
defparam \main_processor|RC|LessThan0~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y32_N24
cycloneive_lcell_comb \main_processor|RC|LessThan0~10 (
// Equation(s):
// \main_processor|RC|LessThan0~10_combout  = ((\main_processor|RC|LessThan0~9_combout  & (\main_processor|RC|LessThan0~7_combout  & \main_processor|RC|LessThan0~4_combout ))) # (!\main_processor|RC|state [31])

	.dataa(\main_processor|RC|state [31]),
	.datab(\main_processor|RC|LessThan0~9_combout ),
	.datac(\main_processor|RC|LessThan0~7_combout ),
	.datad(\main_processor|RC|LessThan0~4_combout ),
	.cin(gnd),
	.combout(\main_processor|RC|LessThan0~10_combout ),
	.cout());
// synopsys translate_off
defparam \main_processor|RC|LessThan0~10 .lut_mask = 16'hD555;
defparam \main_processor|RC|LessThan0~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y32_N30
cycloneive_lcell_comb \main_processor|RC|Enable_PD~0 (
// Equation(s):
// \main_processor|RC|Enable_PD~0_combout  = (\rst~input_o ) # (!\main_processor|RC|LessThan0~10_combout )

	.dataa(\rst~input_o ),
	.datab(gnd),
	.datac(gnd),
	.datad(\main_processor|RC|LessThan0~10_combout ),
	.cin(gnd),
	.combout(\main_processor|RC|Enable_PD~0_combout ),
	.cout());
// synopsys translate_off
defparam \main_processor|RC|Enable_PD~0 .lut_mask = 16'hAAFF;
defparam \main_processor|RC|Enable_PD~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X49_Y32_N7
dffeas \main_processor|RC|Enable_PD (
	.clk(\cpuClk~input_o ),
	.d(\main_processor|RC|Enable_PD~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\main_processor|RC|Enable_PD~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\main_processor|RC|Enable_PD~q ),
	.prn(vcc));
// synopsys translate_off
defparam \main_processor|RC|Enable_PD .is_wysiwyg = "true";
defparam \main_processor|RC|Enable_PD .power_up = "low";
// synopsys translate_on

// Location: FF_X49_Y30_N11
dffeas \main_processor|CONTROL_UNIT|present_state.state_0 (
	.clk(\cpuClk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\main_processor|CONTROL_UNIT|present_state.state_0~0_combout ),
	.clrn(\main_processor|RC|Enable_PD~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\main_processor|CONTROL_UNIT|present_state.state_0~q ),
	.prn(vcc));
// synopsys translate_off
defparam \main_processor|CONTROL_UNIT|present_state.state_0 .is_wysiwyg = "true";
defparam \main_processor|CONTROL_UNIT|present_state.state_0 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X49_Y30_N16
cycloneive_lcell_comb \main_processor|CONTROL_UNIT|present_state.state_1~0 (
// Equation(s):
// \main_processor|CONTROL_UNIT|present_state.state_1~0_combout  = !\main_processor|CONTROL_UNIT|present_state.state_0~q 

	.dataa(\main_processor|CONTROL_UNIT|present_state.state_0~q ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\main_processor|CONTROL_UNIT|present_state.state_1~0_combout ),
	.cout());
// synopsys translate_off
defparam \main_processor|CONTROL_UNIT|present_state.state_1~0 .lut_mask = 16'h5555;
defparam \main_processor|CONTROL_UNIT|present_state.state_1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X49_Y30_N23
dffeas \main_processor|CONTROL_UNIT|present_state.state_1 (
	.clk(\cpuClk~input_o ),
	.d(gnd),
	.asdata(\main_processor|CONTROL_UNIT|present_state.state_1~0_combout ),
	.clrn(\main_processor|RC|Enable_PD~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\main_processor|CONTROL_UNIT|present_state.state_1~q ),
	.prn(vcc));
// synopsys translate_off
defparam \main_processor|CONTROL_UNIT|present_state.state_1 .is_wysiwyg = "true";
defparam \main_processor|CONTROL_UNIT|present_state.state_1 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X49_Y30_N14
cycloneive_lcell_comb \main_processor|CONTROL_UNIT|present_state.state_2~feeder (
// Equation(s):
// \main_processor|CONTROL_UNIT|present_state.state_2~feeder_combout  = \main_processor|CONTROL_UNIT|present_state.state_1~q 

	.dataa(gnd),
	.datab(\main_processor|CONTROL_UNIT|present_state.state_1~q ),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\main_processor|CONTROL_UNIT|present_state.state_2~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \main_processor|CONTROL_UNIT|present_state.state_2~feeder .lut_mask = 16'hCCCC;
defparam \main_processor|CONTROL_UNIT|present_state.state_2~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X49_Y30_N15
dffeas \main_processor|CONTROL_UNIT|present_state.state_2 (
	.clk(\cpuClk~inputclkctrl_outclk ),
	.d(\main_processor|CONTROL_UNIT|present_state.state_2~feeder_combout ),
	.asdata(vcc),
	.clrn(\main_processor|RC|Enable_PD~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\main_processor|CONTROL_UNIT|present_state.state_2~q ),
	.prn(vcc));
// synopsys translate_off
defparam \main_processor|CONTROL_UNIT|present_state.state_2 .is_wysiwyg = "true";
defparam \main_processor|CONTROL_UNIT|present_state.state_2 .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X0_Y36_N15
cycloneive_io_ibuf \memClk~input (
	.i(memClk),
	.ibar(gnd),
	.o(\memClk~input_o ));
// synopsys translate_off
defparam \memClk~input .bus_hold = "false";
defparam \memClk~input .simulate_z_as = "z";
// synopsys translate_on

// Location: CLKCTRL_G4
cycloneive_clkctrl \memClk~inputclkctrl (
	.ena(vcc),
	.inclk({vcc,vcc,vcc,\memClk~input_o }),
	.clkselect(2'b00),
	.devclrn(devclrn),
	.devpor(devpor),
	.outclk(\memClk~inputclkctrl_outclk ));
// synopsys translate_off
defparam \memClk~inputclkctrl .clock_type = "global clock";
defparam \memClk~inputclkctrl .ena_register_mode = "none";
// synopsys translate_on

// Location: LCCOMB_X49_Y29_N22
cycloneive_lcell_comb \main_processor|CONTROL_UNIT|Equal10~0 (
// Equation(s):
// \main_processor|CONTROL_UNIT|Equal10~0_combout  = (\main_processor|DP|ir_register|Q [30] & (\main_processor|DP|ir_register|Q [29] & (!\main_processor|DP|ir_register|Q [31] & \main_processor|DP|ir_register|Q [28])))

	.dataa(\main_processor|DP|ir_register|Q [30]),
	.datab(\main_processor|DP|ir_register|Q [29]),
	.datac(\main_processor|DP|ir_register|Q [31]),
	.datad(\main_processor|DP|ir_register|Q [28]),
	.cin(gnd),
	.combout(\main_processor|CONTROL_UNIT|Equal10~0_combout ),
	.cout());
// synopsys translate_off
defparam \main_processor|CONTROL_UNIT|Equal10~0 .lut_mask = 16'h0800;
defparam \main_processor|CONTROL_UNIT|Equal10~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y30_N8
cycloneive_lcell_comb \main_processor|CONTROL_UNIT|Equal7~9 (
// Equation(s):
// \main_processor|CONTROL_UNIT|Equal7~9_combout  = (!\main_processor|DP|ir_register|Q [29] & (!\main_processor|DP|ir_register|Q [30] & (!\main_processor|DP|ir_register|Q [28] & \main_processor|DP|ir_register|Q [31])))

	.dataa(\main_processor|DP|ir_register|Q [29]),
	.datab(\main_processor|DP|ir_register|Q [30]),
	.datac(\main_processor|DP|ir_register|Q [28]),
	.datad(\main_processor|DP|ir_register|Q [31]),
	.cin(gnd),
	.combout(\main_processor|CONTROL_UNIT|Equal7~9_combout ),
	.cout());
// synopsys translate_off
defparam \main_processor|CONTROL_UNIT|Equal7~9 .lut_mask = 16'h0100;
defparam \main_processor|CONTROL_UNIT|Equal7~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y30_N20
cycloneive_lcell_comb \main_processor|CONTROL_UNIT|Equal7~8 (
// Equation(s):
// \main_processor|CONTROL_UNIT|Equal7~8_combout  = (\main_processor|DP|ir_register|Q [29] & (\main_processor|DP|ir_register|Q [30] & (!\main_processor|DP|ir_register|Q [28] & !\main_processor|DP|ir_register|Q [31])))

	.dataa(\main_processor|DP|ir_register|Q [29]),
	.datab(\main_processor|DP|ir_register|Q [30]),
	.datac(\main_processor|DP|ir_register|Q [28]),
	.datad(\main_processor|DP|ir_register|Q [31]),
	.cin(gnd),
	.combout(\main_processor|CONTROL_UNIT|Equal7~8_combout ),
	.cout());
// synopsys translate_off
defparam \main_processor|CONTROL_UNIT|Equal7~8 .lut_mask = 16'h0008;
defparam \main_processor|CONTROL_UNIT|Equal7~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y30_N4
cycloneive_lcell_comb \main_processor|CONTROL_UNIT|Equal7~7 (
// Equation(s):
// \main_processor|CONTROL_UNIT|Equal7~7_combout  = (!\main_processor|DP|ir_register|Q [29] & (\main_processor|DP|ir_register|Q [30] & (\main_processor|DP|ir_register|Q [28] & !\main_processor|DP|ir_register|Q [31])))

	.dataa(\main_processor|DP|ir_register|Q [29]),
	.datab(\main_processor|DP|ir_register|Q [30]),
	.datac(\main_processor|DP|ir_register|Q [28]),
	.datad(\main_processor|DP|ir_register|Q [31]),
	.cin(gnd),
	.combout(\main_processor|CONTROL_UNIT|Equal7~7_combout ),
	.cout());
// synopsys translate_off
defparam \main_processor|CONTROL_UNIT|Equal7~7 .lut_mask = 16'h0040;
defparam \main_processor|CONTROL_UNIT|Equal7~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y30_N22
cycloneive_lcell_comb \main_processor|CONTROL_UNIT|A_Mux~1 (
// Equation(s):
// \main_processor|CONTROL_UNIT|A_Mux~1_combout  = (!\main_processor|CONTROL_UNIT|Equal7~9_combout  & (!\main_processor|CONTROL_UNIT|Equal7~8_combout  & (!\main_processor|CONTROL_UNIT|Equal7~7_combout  & \main_processor|CONTROL_UNIT|present_state.state_2~q 
// )))

	.dataa(\main_processor|CONTROL_UNIT|Equal7~9_combout ),
	.datab(\main_processor|CONTROL_UNIT|Equal7~8_combout ),
	.datac(\main_processor|CONTROL_UNIT|Equal7~7_combout ),
	.datad(\main_processor|CONTROL_UNIT|present_state.state_2~q ),
	.cin(gnd),
	.combout(\main_processor|CONTROL_UNIT|A_Mux~1_combout ),
	.cout());
// synopsys translate_off
defparam \main_processor|CONTROL_UNIT|A_Mux~1 .lut_mask = 16'h0100;
defparam \main_processor|CONTROL_UNIT|A_Mux~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y29_N16
cycloneive_lcell_comb \main_processor|CONTROL_UNIT|Equal7~6 (
// Equation(s):
// \main_processor|CONTROL_UNIT|Equal7~6_combout  = (!\main_processor|DP|ir_register|Q [30] & (\main_processor|DP|ir_register|Q [31] & (\main_processor|DP|ir_register|Q [29] & !\main_processor|DP|ir_register|Q [28])))

	.dataa(\main_processor|DP|ir_register|Q [30]),
	.datab(\main_processor|DP|ir_register|Q [31]),
	.datac(\main_processor|DP|ir_register|Q [29]),
	.datad(\main_processor|DP|ir_register|Q [28]),
	.cin(gnd),
	.combout(\main_processor|CONTROL_UNIT|Equal7~6_combout ),
	.cout());
// synopsys translate_off
defparam \main_processor|CONTROL_UNIT|Equal7~6 .lut_mask = 16'h0040;
defparam \main_processor|CONTROL_UNIT|Equal7~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y29_N24
cycloneive_lcell_comb \main_processor|CONTROL_UNIT|Equal7~4 (
// Equation(s):
// \main_processor|CONTROL_UNIT|Equal7~4_combout  = (!\main_processor|DP|ir_register|Q [31] & (!\main_processor|DP|ir_register|Q [28] & (\main_processor|DP|ir_register|Q [29] & !\main_processor|DP|ir_register|Q [30])))

	.dataa(\main_processor|DP|ir_register|Q [31]),
	.datab(\main_processor|DP|ir_register|Q [28]),
	.datac(\main_processor|DP|ir_register|Q [29]),
	.datad(\main_processor|DP|ir_register|Q [30]),
	.cin(gnd),
	.combout(\main_processor|CONTROL_UNIT|Equal7~4_combout ),
	.cout());
// synopsys translate_off
defparam \main_processor|CONTROL_UNIT|Equal7~4 .lut_mask = 16'h0010;
defparam \main_processor|CONTROL_UNIT|Equal7~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y29_N16
cycloneive_lcell_comb \main_processor|CONTROL_UNIT|Equal7~5 (
// Equation(s):
// \main_processor|CONTROL_UNIT|Equal7~5_combout  = (\main_processor|DP|ir_register|Q [28] & (\main_processor|DP|ir_register|Q [29] & (!\main_processor|DP|ir_register|Q [31] & !\main_processor|DP|ir_register|Q [30])))

	.dataa(\main_processor|DP|ir_register|Q [28]),
	.datab(\main_processor|DP|ir_register|Q [29]),
	.datac(\main_processor|DP|ir_register|Q [31]),
	.datad(\main_processor|DP|ir_register|Q [30]),
	.cin(gnd),
	.combout(\main_processor|CONTROL_UNIT|Equal7~5_combout ),
	.cout());
// synopsys translate_off
defparam \main_processor|CONTROL_UNIT|Equal7~5 .lut_mask = 16'h0008;
defparam \main_processor|CONTROL_UNIT|Equal7~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y29_N6
cycloneive_lcell_comb \main_processor|CONTROL_UNIT|A_Mux~2 (
// Equation(s):
// \main_processor|CONTROL_UNIT|A_Mux~2_combout  = (!\main_processor|CONTROL_UNIT|Equal7~6_combout  & (!\main_processor|CONTROL_UNIT|Equal7~4_combout  & !\main_processor|CONTROL_UNIT|Equal7~5_combout ))

	.dataa(\main_processor|CONTROL_UNIT|Equal7~6_combout ),
	.datab(gnd),
	.datac(\main_processor|CONTROL_UNIT|Equal7~4_combout ),
	.datad(\main_processor|CONTROL_UNIT|Equal7~5_combout ),
	.cin(gnd),
	.combout(\main_processor|CONTROL_UNIT|A_Mux~2_combout ),
	.cout());
// synopsys translate_off
defparam \main_processor|CONTROL_UNIT|A_Mux~2 .lut_mask = 16'h0005;
defparam \main_processor|CONTROL_UNIT|A_Mux~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y29_N12
cycloneive_lcell_comb \main_processor|CONTROL_UNIT|Equal7~1 (
// Equation(s):
// \main_processor|CONTROL_UNIT|Equal7~1_combout  = (!\main_processor|DP|ir_register|Q [28] & (!\main_processor|DP|ir_register|Q [29] & (!\main_processor|DP|ir_register|Q [31] & !\main_processor|DP|ir_register|Q [30])))

	.dataa(\main_processor|DP|ir_register|Q [28]),
	.datab(\main_processor|DP|ir_register|Q [29]),
	.datac(\main_processor|DP|ir_register|Q [31]),
	.datad(\main_processor|DP|ir_register|Q [30]),
	.cin(gnd),
	.combout(\main_processor|CONTROL_UNIT|Equal7~1_combout ),
	.cout());
// synopsys translate_off
defparam \main_processor|CONTROL_UNIT|Equal7~1 .lut_mask = 16'h0001;
defparam \main_processor|CONTROL_UNIT|Equal7~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y29_N18
cycloneive_lcell_comb \main_processor|CONTROL_UNIT|IM_MUX1~1 (
// Equation(s):
// \main_processor|CONTROL_UNIT|IM_MUX1~1_combout  = (!\main_processor|CONTROL_UNIT|Equal7~3_combout  & (!\main_processor|CONTROL_UNIT|Equal7~6_combout  & (!\main_processor|CONTROL_UNIT|Equal7~4_combout  & !\main_processor|CONTROL_UNIT|Equal7~5_combout )))

	.dataa(\main_processor|CONTROL_UNIT|Equal7~3_combout ),
	.datab(\main_processor|CONTROL_UNIT|Equal7~6_combout ),
	.datac(\main_processor|CONTROL_UNIT|Equal7~4_combout ),
	.datad(\main_processor|CONTROL_UNIT|Equal7~5_combout ),
	.cin(gnd),
	.combout(\main_processor|CONTROL_UNIT|IM_MUX1~1_combout ),
	.cout());
// synopsys translate_off
defparam \main_processor|CONTROL_UNIT|IM_MUX1~1 .lut_mask = 16'h0001;
defparam \main_processor|CONTROL_UNIT|IM_MUX1~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y29_N14
cycloneive_lcell_comb \main_processor|CONTROL_UNIT|Equal7~2 (
// Equation(s):
// \main_processor|CONTROL_UNIT|Equal7~2_combout  = (\main_processor|DP|ir_register|Q [28] & (!\main_processor|DP|ir_register|Q [29] & (!\main_processor|DP|ir_register|Q [31] & !\main_processor|DP|ir_register|Q [30])))

	.dataa(\main_processor|DP|ir_register|Q [28]),
	.datab(\main_processor|DP|ir_register|Q [29]),
	.datac(\main_processor|DP|ir_register|Q [31]),
	.datad(\main_processor|DP|ir_register|Q [30]),
	.cin(gnd),
	.combout(\main_processor|CONTROL_UNIT|Equal7~2_combout ),
	.cout());
// synopsys translate_off
defparam \main_processor|CONTROL_UNIT|Equal7~2 .lut_mask = 16'h0002;
defparam \main_processor|CONTROL_UNIT|Equal7~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X48_Y29_N12
cycloneive_lcell_comb \main_processor|CONTROL_UNIT|B_Mux~0 (
// Equation(s):
// \main_processor|CONTROL_UNIT|B_Mux~0_combout  = (!\main_processor|DP|ir_register|Q [30] & ((\main_processor|DP|ir_register|Q [29] & (\main_processor|DP|ir_register|Q [31] & !\main_processor|DP|ir_register|Q [28])) # (!\main_processor|DP|ir_register|Q [29] 
// & (!\main_processor|DP|ir_register|Q [31] & \main_processor|DP|ir_register|Q [28]))))

	.dataa(\main_processor|DP|ir_register|Q [30]),
	.datab(\main_processor|DP|ir_register|Q [29]),
	.datac(\main_processor|DP|ir_register|Q [31]),
	.datad(\main_processor|DP|ir_register|Q [28]),
	.cin(gnd),
	.combout(\main_processor|CONTROL_UNIT|B_Mux~0_combout ),
	.cout());
// synopsys translate_off
defparam \main_processor|CONTROL_UNIT|B_Mux~0 .lut_mask = 16'h0140;
defparam \main_processor|CONTROL_UNIT|B_Mux~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X48_Y29_N0
cycloneive_lcell_comb \main_processor|CONTROL_UNIT|B_Mux~1 (
// Equation(s):
// \main_processor|CONTROL_UNIT|B_Mux~1_combout  = (\main_processor|CONTROL_UNIT|present_state.state_2~q  & (\main_processor|RC|Enable_PD~q  & \main_processor|CONTROL_UNIT|B_Mux~0_combout ))

	.dataa(gnd),
	.datab(\main_processor|CONTROL_UNIT|present_state.state_2~q ),
	.datac(\main_processor|RC|Enable_PD~q ),
	.datad(\main_processor|CONTROL_UNIT|B_Mux~0_combout ),
	.cin(gnd),
	.combout(\main_processor|CONTROL_UNIT|B_Mux~1_combout ),
	.cout());
// synopsys translate_off
defparam \main_processor|CONTROL_UNIT|B_Mux~1 .lut_mask = 16'hC000;
defparam \main_processor|CONTROL_UNIT|B_Mux~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y29_N0
cycloneive_lcell_comb \main_processor|CONTROL_UNIT|B_Mux (
// Equation(s):
// \main_processor|CONTROL_UNIT|B_Mux~combout  = (\main_processor|CONTROL_UNIT|B_Mux~1_combout  & (!\main_processor|CONTROL_UNIT|Equal7~6_combout )) # (!\main_processor|CONTROL_UNIT|B_Mux~1_combout  & ((\main_processor|CONTROL_UNIT|B_Mux~combout )))

	.dataa(\main_processor|CONTROL_UNIT|Equal7~6_combout ),
	.datab(\main_processor|CONTROL_UNIT|B_Mux~combout ),
	.datac(gnd),
	.datad(\main_processor|CONTROL_UNIT|B_Mux~1_combout ),
	.cin(gnd),
	.combout(\main_processor|CONTROL_UNIT|B_Mux~combout ),
	.cout());
// synopsys translate_off
defparam \main_processor|CONTROL_UNIT|B_Mux .lut_mask = 16'h55CC;
defparam \main_processor|CONTROL_UNIT|B_Mux .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X48_Y27_N20
cycloneive_lcell_comb \main_processor|DP|B_multiplexer|f[0]~0 (
// Equation(s):
// \main_processor|DP|B_multiplexer|f[0]~0_combout  = (\main_processor|CONTROL_UNIT|B_Mux~combout  & (\main_processor|DP|ir_register|Q [0])) # (!\main_processor|CONTROL_UNIT|B_Mux~combout  & ((\main_processor|DP|mux_data|Mux31~1_combout )))

	.dataa(\main_processor|DP|ir_register|Q [0]),
	.datab(\main_processor|CONTROL_UNIT|B_Mux~combout ),
	.datac(gnd),
	.datad(\main_processor|DP|mux_data|Mux31~1_combout ),
	.cin(gnd),
	.combout(\main_processor|DP|B_multiplexer|f[0]~0_combout ),
	.cout());
// synopsys translate_off
defparam \main_processor|DP|B_multiplexer|f[0]~0 .lut_mask = 16'hBB88;
defparam \main_processor|DP|B_multiplexer|f[0]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y30_N6
cycloneive_lcell_comb \main_processor|CONTROL_UNIT|clr_B~0 (
// Equation(s):
// \main_processor|CONTROL_UNIT|clr_B~0_combout  = (\main_processor|DP|ir_register|Q [30] & (!\main_processor|DP|ir_register|Q [31] & (\main_processor|DP|ir_register|Q [28] $ (!\main_processor|DP|ir_register|Q [29]))))

	.dataa(\main_processor|DP|ir_register|Q [30]),
	.datab(\main_processor|DP|ir_register|Q [31]),
	.datac(\main_processor|DP|ir_register|Q [28]),
	.datad(\main_processor|DP|ir_register|Q [29]),
	.cin(gnd),
	.combout(\main_processor|CONTROL_UNIT|clr_B~0_combout ),
	.cout());
// synopsys translate_off
defparam \main_processor|CONTROL_UNIT|clr_B~0 .lut_mask = 16'h2002;
defparam \main_processor|CONTROL_UNIT|clr_B~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y29_N10
cycloneive_lcell_comb \main_processor|CONTROL_UNIT|clr_B~1 (
// Equation(s):
// \main_processor|CONTROL_UNIT|clr_B~1_combout  = (!\main_processor|DP|ir_register|Q [27] & (\main_processor|DP|ir_register|Q [25] & (\main_processor|DP|ir_register|Q [26] & !\main_processor|DP|ir_register|Q [24])))

	.dataa(\main_processor|DP|ir_register|Q [27]),
	.datab(\main_processor|DP|ir_register|Q [25]),
	.datac(\main_processor|DP|ir_register|Q [26]),
	.datad(\main_processor|DP|ir_register|Q [24]),
	.cin(gnd),
	.combout(\main_processor|CONTROL_UNIT|clr_B~1_combout ),
	.cout());
// synopsys translate_off
defparam \main_processor|CONTROL_UNIT|clr_B~1 .lut_mask = 16'h0040;
defparam \main_processor|CONTROL_UNIT|clr_B~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y30_N26
cycloneive_lcell_comb \main_processor|CONTROL_UNIT|clr_B~2 (
// Equation(s):
// \main_processor|CONTROL_UNIT|clr_B~2_combout  = (\main_processor|CONTROL_UNIT|clr_B~0_combout  & (\main_processor|CONTROL_UNIT|present_state.state_2~q  & ((\main_processor|CONTROL_UNIT|clr_B~1_combout ) # (!\main_processor|DP|ir_register|Q [28]))))

	.dataa(\main_processor|CONTROL_UNIT|clr_B~0_combout ),
	.datab(\main_processor|DP|ir_register|Q [28]),
	.datac(\main_processor|CONTROL_UNIT|present_state.state_2~q ),
	.datad(\main_processor|CONTROL_UNIT|clr_B~1_combout ),
	.cin(gnd),
	.combout(\main_processor|CONTROL_UNIT|clr_B~2_combout ),
	.cout());
// synopsys translate_off
defparam \main_processor|CONTROL_UNIT|clr_B~2 .lut_mask = 16'hA020;
defparam \main_processor|CONTROL_UNIT|clr_B~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y27_N18
cycloneive_lcell_comb \main_processor|CONTROL_UNIT|clr_B (
// Equation(s):
// \main_processor|CONTROL_UNIT|clr_B~combout  = (GLOBAL(\main_processor|CONTROL_UNIT|inc_PC~7clkctrl_outclk ) & (\main_processor|CONTROL_UNIT|clr_B~2_combout )) # (!GLOBAL(\main_processor|CONTROL_UNIT|inc_PC~7clkctrl_outclk ) & 
// ((\main_processor|CONTROL_UNIT|clr_B~combout )))

	.dataa(\main_processor|CONTROL_UNIT|clr_B~2_combout ),
	.datab(\main_processor|CONTROL_UNIT|clr_B~combout ),
	.datac(gnd),
	.datad(\main_processor|CONTROL_UNIT|inc_PC~7clkctrl_outclk ),
	.cin(gnd),
	.combout(\main_processor|CONTROL_UNIT|clr_B~combout ),
	.cout());
// synopsys translate_off
defparam \main_processor|CONTROL_UNIT|clr_B .lut_mask = 16'hAACC;
defparam \main_processor|CONTROL_UNIT|clr_B .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y30_N24
cycloneive_lcell_comb \main_processor|CONTROL_UNIT|ld_B~0 (
// Equation(s):
// \main_processor|CONTROL_UNIT|ld_B~0_combout  = (!\main_processor|DP|ir_register|Q [30] & ((\main_processor|DP|ir_register|Q [29] & (!\main_processor|DP|ir_register|Q [28] & \main_processor|DP|ir_register|Q [31])) # (!\main_processor|DP|ir_register|Q [29] 
// & (\main_processor|DP|ir_register|Q [28] & !\main_processor|DP|ir_register|Q [31]))))

	.dataa(\main_processor|DP|ir_register|Q [30]),
	.datab(\main_processor|DP|ir_register|Q [29]),
	.datac(\main_processor|DP|ir_register|Q [28]),
	.datad(\main_processor|DP|ir_register|Q [31]),
	.cin(gnd),
	.combout(\main_processor|CONTROL_UNIT|ld_B~0_combout ),
	.cout());
// synopsys translate_off
defparam \main_processor|CONTROL_UNIT|ld_B~0 .lut_mask = 16'h0410;
defparam \main_processor|CONTROL_UNIT|ld_B~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y30_N10
cycloneive_lcell_comb \main_processor|CONTROL_UNIT|ld_B~1 (
// Equation(s):
// \main_processor|CONTROL_UNIT|ld_B~1_combout  = (\main_processor|CONTROL_UNIT|present_state.state_2~q  & \main_processor|CONTROL_UNIT|ld_B~0_combout )

	.dataa(gnd),
	.datab(\main_processor|CONTROL_UNIT|present_state.state_2~q ),
	.datac(gnd),
	.datad(\main_processor|CONTROL_UNIT|ld_B~0_combout ),
	.cin(gnd),
	.combout(\main_processor|CONTROL_UNIT|ld_B~1_combout ),
	.cout());
// synopsys translate_off
defparam \main_processor|CONTROL_UNIT|ld_B~1 .lut_mask = 16'hCC00;
defparam \main_processor|CONTROL_UNIT|ld_B~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X48_Y27_N30
cycloneive_lcell_comb \main_processor|CONTROL_UNIT|ld_B (
// Equation(s):
// \main_processor|CONTROL_UNIT|ld_B~combout  = (GLOBAL(\main_processor|CONTROL_UNIT|inc_PC~7clkctrl_outclk ) & ((\main_processor|CONTROL_UNIT|ld_B~1_combout ))) # (!GLOBAL(\main_processor|CONTROL_UNIT|inc_PC~7clkctrl_outclk ) & 
// (\main_processor|CONTROL_UNIT|ld_B~combout ))

	.dataa(\main_processor|CONTROL_UNIT|ld_B~combout ),
	.datab(gnd),
	.datac(\main_processor|CONTROL_UNIT|ld_B~1_combout ),
	.datad(\main_processor|CONTROL_UNIT|inc_PC~7clkctrl_outclk ),
	.cin(gnd),
	.combout(\main_processor|CONTROL_UNIT|ld_B~combout ),
	.cout());
// synopsys translate_off
defparam \main_processor|CONTROL_UNIT|ld_B .lut_mask = 16'hF0AA;
defparam \main_processor|CONTROL_UNIT|ld_B .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X48_Y27_N21
dffeas \main_processor|DP|B_register|Q[0] (
	.clk(\cpuClk~inputclkctrl_outclk ),
	.d(\main_processor|DP|B_multiplexer|f[0]~0_combout ),
	.asdata(vcc),
	.clrn(!\main_processor|CONTROL_UNIT|clr_B~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\main_processor|CONTROL_UNIT|ld_B~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\main_processor|DP|B_register|Q [0]),
	.prn(vcc));
// synopsys translate_off
defparam \main_processor|DP|B_register|Q[0] .is_wysiwyg = "true";
defparam \main_processor|DP|B_register|Q[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X49_Y30_N28
cycloneive_lcell_comb \main_processor|CONTROL_UNIT|REG_Mux~1 (
// Equation(s):
// \main_processor|CONTROL_UNIT|REG_Mux~1_combout  = (\main_processor|CONTROL_UNIT|present_state.state_0~q  & (\main_processor|RC|Enable_PD~q  & \main_processor|CONTROL_UNIT|REG_Mux~0_combout ))

	.dataa(\main_processor|CONTROL_UNIT|present_state.state_0~q ),
	.datab(gnd),
	.datac(\main_processor|RC|Enable_PD~q ),
	.datad(\main_processor|CONTROL_UNIT|REG_Mux~0_combout ),
	.cin(gnd),
	.combout(\main_processor|CONTROL_UNIT|REG_Mux~1_combout ),
	.cout());
// synopsys translate_off
defparam \main_processor|CONTROL_UNIT|REG_Mux~1 .lut_mask = 16'hA000;
defparam \main_processor|CONTROL_UNIT|REG_Mux~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y29_N4
cycloneive_lcell_comb \main_processor|CONTROL_UNIT|REG_Mux (
// Equation(s):
// \main_processor|CONTROL_UNIT|REG_Mux~combout  = (\main_processor|CONTROL_UNIT|REG_Mux~1_combout  & ((!\main_processor|CONTROL_UNIT|Equal7~4_combout ))) # (!\main_processor|CONTROL_UNIT|REG_Mux~1_combout  & (\main_processor|CONTROL_UNIT|REG_Mux~combout ))

	.dataa(gnd),
	.datab(\main_processor|CONTROL_UNIT|REG_Mux~combout ),
	.datac(\main_processor|CONTROL_UNIT|REG_Mux~1_combout ),
	.datad(\main_processor|CONTROL_UNIT|Equal7~4_combout ),
	.cin(gnd),
	.combout(\main_processor|CONTROL_UNIT|REG_Mux~combout ),
	.cout());
// synopsys translate_off
defparam \main_processor|CONTROL_UNIT|REG_Mux .lut_mask = 16'h0CFC;
defparam \main_processor|CONTROL_UNIT|REG_Mux .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y28_N10
cycloneive_lcell_comb \main_processor|DP|Data_memory_multiplexer|f[0]~0 (
// Equation(s):
// \main_processor|DP|Data_memory_multiplexer|f[0]~0_combout  = (\main_processor|CONTROL_UNIT|REG_Mux~combout  & (\main_processor|DP|B_register|Q [0])) # (!\main_processor|CONTROL_UNIT|REG_Mux~combout  & ((\main_processor|DP|A_register|Q [0])))

	.dataa(\main_processor|DP|B_register|Q [0]),
	.datab(\main_processor|CONTROL_UNIT|REG_Mux~combout ),
	.datac(gnd),
	.datad(\main_processor|DP|A_register|Q [0]),
	.cin(gnd),
	.combout(\main_processor|DP|Data_memory_multiplexer|f[0]~0_combout ),
	.cout());
// synopsys translate_off
defparam \main_processor|DP|Data_memory_multiplexer|f[0]~0 .lut_mask = 16'hBB88;
defparam \main_processor|DP|Data_memory_multiplexer|f[0]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y28_N18
cycloneive_lcell_comb \main_processor|CONTROL_UNIT|IM_MUX1 (
// Equation(s):
// \main_processor|CONTROL_UNIT|IM_MUX1~combout  = (GLOBAL(\main_processor|CONTROL_UNIT|IM_MUX1~2clkctrl_outclk ) & ((\main_processor|CONTROL_UNIT|Equal7~0_combout ))) # (!GLOBAL(\main_processor|CONTROL_UNIT|IM_MUX1~2clkctrl_outclk ) & 
// (\main_processor|CONTROL_UNIT|IM_MUX1~combout ))

	.dataa(gnd),
	.datab(\main_processor|CONTROL_UNIT|IM_MUX1~combout ),
	.datac(\main_processor|CONTROL_UNIT|IM_MUX1~2clkctrl_outclk ),
	.datad(\main_processor|CONTROL_UNIT|Equal7~0_combout ),
	.cin(gnd),
	.combout(\main_processor|CONTROL_UNIT|IM_MUX1~combout ),
	.cout());
// synopsys translate_off
defparam \main_processor|CONTROL_UNIT|IM_MUX1 .lut_mask = 16'hFC0C;
defparam \main_processor|CONTROL_UNIT|IM_MUX1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y28_N8
cycloneive_lcell_comb \main_processor|DP|A_multiplexer|f[1]~1 (
// Equation(s):
// \main_processor|DP|A_multiplexer|f[1]~1_combout  = (\main_processor|CONTROL_UNIT|A_Mux~combout  & (\main_processor|DP|ir_register|Q [1])) # (!\main_processor|CONTROL_UNIT|A_Mux~combout  & ((\main_processor|DP|mux_data|Mux30~3_combout )))

	.dataa(\main_processor|DP|ir_register|Q [1]),
	.datab(\main_processor|CONTROL_UNIT|A_Mux~combout ),
	.datac(\main_processor|DP|mux_data|Mux30~3_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\main_processor|DP|A_multiplexer|f[1]~1_combout ),
	.cout());
// synopsys translate_off
defparam \main_processor|DP|A_multiplexer|f[1]~1 .lut_mask = 16'hB8B8;
defparam \main_processor|DP|A_multiplexer|f[1]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X47_Y29_N8
cycloneive_lcell_comb \main_processor|CONTROL_UNIT|Equal14~0 (
// Equation(s):
// \main_processor|CONTROL_UNIT|Equal14~0_combout  = (\main_processor|DP|ir_register|Q [24] & (!\main_processor|DP|ir_register|Q [27] & \main_processor|CONTROL_UNIT|Equal10~0_combout ))

	.dataa(gnd),
	.datab(\main_processor|DP|ir_register|Q [24]),
	.datac(\main_processor|DP|ir_register|Q [27]),
	.datad(\main_processor|CONTROL_UNIT|Equal10~0_combout ),
	.cin(gnd),
	.combout(\main_processor|CONTROL_UNIT|Equal14~0_combout ),
	.cout());
// synopsys translate_off
defparam \main_processor|CONTROL_UNIT|Equal14~0 .lut_mask = 16'h0C00;
defparam \main_processor|CONTROL_UNIT|Equal14~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X48_Y29_N6
cycloneive_lcell_comb \main_processor|CONTROL_UNIT|clr_A~0 (
// Equation(s):
// \main_processor|CONTROL_UNIT|clr_A~0_combout  = (\main_processor|CONTROL_UNIT|present_state.state_2~q  & (!\main_processor|DP|ir_register|Q [25] & (\main_processor|DP|ir_register|Q [26] & \main_processor|CONTROL_UNIT|Equal14~0_combout )))

	.dataa(\main_processor|CONTROL_UNIT|present_state.state_2~q ),
	.datab(\main_processor|DP|ir_register|Q [25]),
	.datac(\main_processor|DP|ir_register|Q [26]),
	.datad(\main_processor|CONTROL_UNIT|Equal14~0_combout ),
	.cin(gnd),
	.combout(\main_processor|CONTROL_UNIT|clr_A~0_combout ),
	.cout());
// synopsys translate_off
defparam \main_processor|CONTROL_UNIT|clr_A~0 .lut_mask = 16'h2000;
defparam \main_processor|CONTROL_UNIT|clr_A~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y28_N2
cycloneive_lcell_comb \main_processor|CONTROL_UNIT|clr_A (
// Equation(s):
// \main_processor|CONTROL_UNIT|clr_A~combout  = (GLOBAL(\main_processor|CONTROL_UNIT|inc_PC~7clkctrl_outclk ) & ((\main_processor|CONTROL_UNIT|clr_A~0_combout ))) # (!GLOBAL(\main_processor|CONTROL_UNIT|inc_PC~7clkctrl_outclk ) & 
// (\main_processor|CONTROL_UNIT|clr_A~combout ))

	.dataa(gnd),
	.datab(\main_processor|CONTROL_UNIT|clr_A~combout ),
	.datac(\main_processor|CONTROL_UNIT|clr_A~0_combout ),
	.datad(\main_processor|CONTROL_UNIT|inc_PC~7clkctrl_outclk ),
	.cin(gnd),
	.combout(\main_processor|CONTROL_UNIT|clr_A~combout ),
	.cout());
// synopsys translate_off
defparam \main_processor|CONTROL_UNIT|clr_A .lut_mask = 16'hF0CC;
defparam \main_processor|CONTROL_UNIT|clr_A .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y30_N12
cycloneive_lcell_comb \main_processor|CONTROL_UNIT|ld_A~0 (
// Equation(s):
// \main_processor|CONTROL_UNIT|ld_A~0_combout  = (!\main_processor|DP|ir_register|Q [29] & ((\main_processor|DP|ir_register|Q [31] & (!\main_processor|DP|ir_register|Q [30] & \main_processor|DP|ir_register|Q [28])) # (!\main_processor|DP|ir_register|Q [31] 
// & ((!\main_processor|DP|ir_register|Q [28])))))

	.dataa(\main_processor|DP|ir_register|Q [30]),
	.datab(\main_processor|DP|ir_register|Q [31]),
	.datac(\main_processor|DP|ir_register|Q [28]),
	.datad(\main_processor|DP|ir_register|Q [29]),
	.cin(gnd),
	.combout(\main_processor|CONTROL_UNIT|ld_A~0_combout ),
	.cout());
// synopsys translate_off
defparam \main_processor|CONTROL_UNIT|ld_A~0 .lut_mask = 16'h0043;
defparam \main_processor|CONTROL_UNIT|ld_A~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y29_N26
cycloneive_lcell_comb \main_processor|CONTROL_UNIT|ld_A~1 (
// Equation(s):
// \main_processor|CONTROL_UNIT|ld_A~1_combout  = (\main_processor|DP|ir_register|Q [26] & (\main_processor|DP|ir_register|Q [27] $ (((\main_processor|DP|ir_register|Q [25]) # (\main_processor|DP|ir_register|Q [24]))))) # (!\main_processor|DP|ir_register|Q 
// [26] & (\main_processor|DP|ir_register|Q [27] & ((!\main_processor|DP|ir_register|Q [24]))))

	.dataa(\main_processor|DP|ir_register|Q [27]),
	.datab(\main_processor|DP|ir_register|Q [25]),
	.datac(\main_processor|DP|ir_register|Q [26]),
	.datad(\main_processor|DP|ir_register|Q [24]),
	.cin(gnd),
	.combout(\main_processor|CONTROL_UNIT|ld_A~1_combout ),
	.cout());
// synopsys translate_off
defparam \main_processor|CONTROL_UNIT|ld_A~1 .lut_mask = 16'h506A;
defparam \main_processor|CONTROL_UNIT|ld_A~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y30_N20
cycloneive_lcell_comb \main_processor|CONTROL_UNIT|ld_A~2 (
// Equation(s):
// \main_processor|CONTROL_UNIT|ld_A~2_combout  = (\main_processor|CONTROL_UNIT|present_state.state_2~q  & ((\main_processor|CONTROL_UNIT|ld_A~0_combout ) # ((\main_processor|CONTROL_UNIT|Equal10~0_combout  & !\main_processor|CONTROL_UNIT|ld_A~1_combout ))))

	.dataa(\main_processor|CONTROL_UNIT|ld_A~0_combout ),
	.datab(\main_processor|CONTROL_UNIT|Equal10~0_combout ),
	.datac(\main_processor|CONTROL_UNIT|present_state.state_2~q ),
	.datad(\main_processor|CONTROL_UNIT|ld_A~1_combout ),
	.cin(gnd),
	.combout(\main_processor|CONTROL_UNIT|ld_A~2_combout ),
	.cout());
// synopsys translate_off
defparam \main_processor|CONTROL_UNIT|ld_A~2 .lut_mask = 16'hA0E0;
defparam \main_processor|CONTROL_UNIT|ld_A~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y28_N0
cycloneive_lcell_comb \main_processor|CONTROL_UNIT|ld_A (
// Equation(s):
// \main_processor|CONTROL_UNIT|ld_A~combout  = (GLOBAL(\main_processor|CONTROL_UNIT|inc_PC~7clkctrl_outclk ) & ((\main_processor|CONTROL_UNIT|ld_A~2_combout ))) # (!GLOBAL(\main_processor|CONTROL_UNIT|inc_PC~7clkctrl_outclk ) & 
// (\main_processor|CONTROL_UNIT|ld_A~combout ))

	.dataa(gnd),
	.datab(\main_processor|CONTROL_UNIT|ld_A~combout ),
	.datac(\main_processor|CONTROL_UNIT|ld_A~2_combout ),
	.datad(\main_processor|CONTROL_UNIT|inc_PC~7clkctrl_outclk ),
	.cin(gnd),
	.combout(\main_processor|CONTROL_UNIT|ld_A~combout ),
	.cout());
// synopsys translate_off
defparam \main_processor|CONTROL_UNIT|ld_A .lut_mask = 16'hF0CC;
defparam \main_processor|CONTROL_UNIT|ld_A .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X52_Y28_N9
dffeas \main_processor|DP|A_register|Q[1] (
	.clk(\cpuClk~inputclkctrl_outclk ),
	.d(\main_processor|DP|A_multiplexer|f[1]~1_combout ),
	.asdata(vcc),
	.clrn(!\main_processor|CONTROL_UNIT|clr_A~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\main_processor|CONTROL_UNIT|ld_A~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\main_processor|DP|A_register|Q [1]),
	.prn(vcc));
// synopsys translate_off
defparam \main_processor|DP|A_register|Q[1] .is_wysiwyg = "true";
defparam \main_processor|DP|A_register|Q[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X47_Y29_N28
cycloneive_lcell_comb \main_processor|CONTROL_UNIT|Equal19~0 (
// Equation(s):
// \main_processor|CONTROL_UNIT|Equal19~0_combout  = (\main_processor|DP|ir_register|Q [26] & \main_processor|DP|ir_register|Q [25])

	.dataa(gnd),
	.datab(gnd),
	.datac(\main_processor|DP|ir_register|Q [26]),
	.datad(\main_processor|DP|ir_register|Q [25]),
	.cin(gnd),
	.combout(\main_processor|CONTROL_UNIT|Equal19~0_combout ),
	.cout());
// synopsys translate_off
defparam \main_processor|CONTROL_UNIT|Equal19~0 .lut_mask = 16'hF000;
defparam \main_processor|CONTROL_UNIT|Equal19~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X47_Y29_N20
cycloneive_lcell_comb \main_processor|CONTROL_UNIT|Equal11~0 (
// Equation(s):
// \main_processor|CONTROL_UNIT|Equal11~0_combout  = (!\main_processor|DP|ir_register|Q [24] & (\main_processor|CONTROL_UNIT|Equal10~0_combout  & (\main_processor|DP|ir_register|Q [27] & \main_processor|CONTROL_UNIT|Equal19~0_combout )))

	.dataa(\main_processor|DP|ir_register|Q [24]),
	.datab(\main_processor|CONTROL_UNIT|Equal10~0_combout ),
	.datac(\main_processor|DP|ir_register|Q [27]),
	.datad(\main_processor|CONTROL_UNIT|Equal19~0_combout ),
	.cin(gnd),
	.combout(\main_processor|CONTROL_UNIT|Equal11~0_combout ),
	.cout());
// synopsys translate_off
defparam \main_processor|CONTROL_UNIT|Equal11~0 .lut_mask = 16'h4000;
defparam \main_processor|CONTROL_UNIT|Equal11~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y29_N8
cycloneive_lcell_comb \main_processor|CONTROL_UNIT|IM_MUX2[1]~5 (
// Equation(s):
// \main_processor|CONTROL_UNIT|IM_MUX2[1]~5_combout  = (!\main_processor|CONTROL_UNIT|Equal11~0_combout  & (((\main_processor|DP|ir_register|Q [26]) # (!\main_processor|CONTROL_UNIT|Equal14~0_combout )) # (!\main_processor|DP|ir_register|Q [25])))

	.dataa(\main_processor|DP|ir_register|Q [25]),
	.datab(\main_processor|DP|ir_register|Q [26]),
	.datac(\main_processor|CONTROL_UNIT|Equal14~0_combout ),
	.datad(\main_processor|CONTROL_UNIT|Equal11~0_combout ),
	.cin(gnd),
	.combout(\main_processor|CONTROL_UNIT|IM_MUX2[1]~5_combout ),
	.cout());
// synopsys translate_off
defparam \main_processor|CONTROL_UNIT|IM_MUX2[1]~5 .lut_mask = 16'h00DF;
defparam \main_processor|CONTROL_UNIT|IM_MUX2[1]~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y29_N20
cycloneive_lcell_comb \main_processor|CONTROL_UNIT|IM_MUX2[1]~3 (
// Equation(s):
// \main_processor|CONTROL_UNIT|IM_MUX2[1]~3_combout  = (\main_processor|DP|ir_register|Q [30] & ((\main_processor|DP|ir_register|Q [31]) # ((\main_processor|DP|ir_register|Q [29] & \main_processor|DP|ir_register|Q [28])))) # 
// (!\main_processor|DP|ir_register|Q [30] & (\main_processor|DP|ir_register|Q [29] & (\main_processor|DP|ir_register|Q [28] & \main_processor|DP|ir_register|Q [31])))

	.dataa(\main_processor|DP|ir_register|Q [30]),
	.datab(\main_processor|DP|ir_register|Q [29]),
	.datac(\main_processor|DP|ir_register|Q [28]),
	.datad(\main_processor|DP|ir_register|Q [31]),
	.cin(gnd),
	.combout(\main_processor|CONTROL_UNIT|IM_MUX2[1]~3_combout ),
	.cout());
// synopsys translate_off
defparam \main_processor|CONTROL_UNIT|IM_MUX2[1]~3 .lut_mask = 16'hEA80;
defparam \main_processor|CONTROL_UNIT|IM_MUX2[1]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X47_Y29_N30
cycloneive_lcell_comb \main_processor|CONTROL_UNIT|Equal12~0 (
// Equation(s):
// \main_processor|CONTROL_UNIT|Equal12~0_combout  = (!\main_processor|DP|ir_register|Q [27] & (!\main_processor|DP|ir_register|Q [24] & \main_processor|CONTROL_UNIT|Equal10~0_combout ))

	.dataa(\main_processor|DP|ir_register|Q [27]),
	.datab(gnd),
	.datac(\main_processor|DP|ir_register|Q [24]),
	.datad(\main_processor|CONTROL_UNIT|Equal10~0_combout ),
	.cin(gnd),
	.combout(\main_processor|CONTROL_UNIT|Equal12~0_combout ),
	.cout());
// synopsys translate_off
defparam \main_processor|CONTROL_UNIT|Equal12~0 .lut_mask = 16'h0500;
defparam \main_processor|CONTROL_UNIT|Equal12~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X47_Y29_N12
cycloneive_lcell_comb \main_processor|CONTROL_UNIT|ALU_op[2]~3 (
// Equation(s):
// \main_processor|CONTROL_UNIT|ALU_op[2]~3_combout  = (!\main_processor|CONTROL_UNIT|Equal11~0_combout  & (((\main_processor|DP|ir_register|Q [26]) # (!\main_processor|CONTROL_UNIT|Equal12~0_combout )) # (!\main_processor|DP|ir_register|Q [25])))

	.dataa(\main_processor|DP|ir_register|Q [25]),
	.datab(\main_processor|CONTROL_UNIT|Equal11~0_combout ),
	.datac(\main_processor|CONTROL_UNIT|Equal12~0_combout ),
	.datad(\main_processor|DP|ir_register|Q [26]),
	.cin(gnd),
	.combout(\main_processor|CONTROL_UNIT|ALU_op[2]~3_combout ),
	.cout());
// synopsys translate_off
defparam \main_processor|CONTROL_UNIT|ALU_op[2]~3 .lut_mask = 16'h3313;
defparam \main_processor|CONTROL_UNIT|ALU_op[2]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X47_Y29_N24
cycloneive_lcell_comb \main_processor|CONTROL_UNIT|inc_PC~2 (
// Equation(s):
// \main_processor|CONTROL_UNIT|inc_PC~2_combout  = (\main_processor|CONTROL_UNIT|ALU_op[2]~2_combout  & (\main_processor|CONTROL_UNIT|ALU_op[2]~0_combout  & \main_processor|CONTROL_UNIT|ALU_op[2]~3_combout ))

	.dataa(\main_processor|CONTROL_UNIT|ALU_op[2]~2_combout ),
	.datab(gnd),
	.datac(\main_processor|CONTROL_UNIT|ALU_op[2]~0_combout ),
	.datad(\main_processor|CONTROL_UNIT|ALU_op[2]~3_combout ),
	.cin(gnd),
	.combout(\main_processor|CONTROL_UNIT|inc_PC~2_combout ),
	.cout());
// synopsys translate_off
defparam \main_processor|CONTROL_UNIT|inc_PC~2 .lut_mask = 16'hA000;
defparam \main_processor|CONTROL_UNIT|inc_PC~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y29_N6
cycloneive_lcell_comb \main_processor|CONTROL_UNIT|IM_MUX2[1]~4 (
// Equation(s):
// \main_processor|CONTROL_UNIT|IM_MUX2[1]~4_combout  = (\main_processor|RC|Enable_PD~q  & (\main_processor|CONTROL_UNIT|IM_MUX2[1]~3_combout  & (\main_processor|CONTROL_UNIT|present_state.state_2~q  & !\main_processor|CONTROL_UNIT|inc_PC~2_combout )))

	.dataa(\main_processor|RC|Enable_PD~q ),
	.datab(\main_processor|CONTROL_UNIT|IM_MUX2[1]~3_combout ),
	.datac(\main_processor|CONTROL_UNIT|present_state.state_2~q ),
	.datad(\main_processor|CONTROL_UNIT|inc_PC~2_combout ),
	.cin(gnd),
	.combout(\main_processor|CONTROL_UNIT|IM_MUX2[1]~4_combout ),
	.cout());
// synopsys translate_off
defparam \main_processor|CONTROL_UNIT|IM_MUX2[1]~4 .lut_mask = 16'h0080;
defparam \main_processor|CONTROL_UNIT|IM_MUX2[1]~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: CLKCTRL_G17
cycloneive_clkctrl \main_processor|CONTROL_UNIT|IM_MUX2[1]~4clkctrl (
	.ena(vcc),
	.inclk({vcc,vcc,vcc,\main_processor|CONTROL_UNIT|IM_MUX2[1]~4_combout }),
	.clkselect(2'b00),
	.devclrn(devclrn),
	.devpor(devpor),
	.outclk(\main_processor|CONTROL_UNIT|IM_MUX2[1]~4clkctrl_outclk ));
// synopsys translate_off
defparam \main_processor|CONTROL_UNIT|IM_MUX2[1]~4clkctrl .clock_type = "global clock";
defparam \main_processor|CONTROL_UNIT|IM_MUX2[1]~4clkctrl .ena_register_mode = "none";
// synopsys translate_on

// Location: LCCOMB_X53_Y28_N18
cycloneive_lcell_comb \main_processor|CONTROL_UNIT|IM_MUX2[1] (
// Equation(s):
// \main_processor|CONTROL_UNIT|IM_MUX2 [1] = (GLOBAL(\main_processor|CONTROL_UNIT|IM_MUX2[1]~4clkctrl_outclk ) & ((!\main_processor|CONTROL_UNIT|IM_MUX2[1]~5_combout ))) # (!GLOBAL(\main_processor|CONTROL_UNIT|IM_MUX2[1]~4clkctrl_outclk ) & 
// (\main_processor|CONTROL_UNIT|IM_MUX2 [1]))

	.dataa(gnd),
	.datab(\main_processor|CONTROL_UNIT|IM_MUX2 [1]),
	.datac(\main_processor|CONTROL_UNIT|IM_MUX2[1]~5_combout ),
	.datad(\main_processor|CONTROL_UNIT|IM_MUX2[1]~4clkctrl_outclk ),
	.cin(gnd),
	.combout(\main_processor|CONTROL_UNIT|IM_MUX2 [1]),
	.cout());
// synopsys translate_off
defparam \main_processor|CONTROL_UNIT|IM_MUX2[1] .lut_mask = 16'h0FCC;
defparam \main_processor|CONTROL_UNIT|IM_MUX2[1] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X47_Y29_N22
cycloneive_lcell_comb \main_processor|CONTROL_UNIT|Equal10~1 (
// Equation(s):
// \main_processor|CONTROL_UNIT|Equal10~1_combout  = (\main_processor|DP|ir_register|Q [27] & (\main_processor|DP|ir_register|Q [24] & \main_processor|CONTROL_UNIT|Equal10~0_combout ))

	.dataa(\main_processor|DP|ir_register|Q [27]),
	.datab(gnd),
	.datac(\main_processor|DP|ir_register|Q [24]),
	.datad(\main_processor|CONTROL_UNIT|Equal10~0_combout ),
	.cin(gnd),
	.combout(\main_processor|CONTROL_UNIT|Equal10~1_combout ),
	.cout());
// synopsys translate_off
defparam \main_processor|CONTROL_UNIT|Equal10~1 .lut_mask = 16'hA000;
defparam \main_processor|CONTROL_UNIT|Equal10~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X47_Y29_N16
cycloneive_lcell_comb \main_processor|CONTROL_UNIT|IM_MUX2[0]~0 (
// Equation(s):
// \main_processor|CONTROL_UNIT|IM_MUX2[0]~0_combout  = (\main_processor|DP|ir_register|Q [26]) # ((!\main_processor|CONTROL_UNIT|Equal12~0_combout  & !\main_processor|DP|ir_register|Q [25]))

	.dataa(\main_processor|DP|ir_register|Q [26]),
	.datab(gnd),
	.datac(\main_processor|CONTROL_UNIT|Equal12~0_combout ),
	.datad(\main_processor|DP|ir_register|Q [25]),
	.cin(gnd),
	.combout(\main_processor|CONTROL_UNIT|IM_MUX2[0]~0_combout ),
	.cout());
// synopsys translate_off
defparam \main_processor|CONTROL_UNIT|IM_MUX2[0]~0 .lut_mask = 16'hAAAF;
defparam \main_processor|CONTROL_UNIT|IM_MUX2[0]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X47_Y29_N6
cycloneive_lcell_comb \main_processor|CONTROL_UNIT|IM_MUX2[0]~1 (
// Equation(s):
// \main_processor|CONTROL_UNIT|IM_MUX2[0]~1_combout  = (!\main_processor|CONTROL_UNIT|Equal11~0_combout  & ((\main_processor|CONTROL_UNIT|IM_MUX2[0]~0_combout ) # ((!\main_processor|CONTROL_UNIT|Equal12~0_combout  & 
// !\main_processor|CONTROL_UNIT|Equal14~0_combout ))))

	.dataa(\main_processor|CONTROL_UNIT|Equal12~0_combout ),
	.datab(\main_processor|CONTROL_UNIT|Equal11~0_combout ),
	.datac(\main_processor|CONTROL_UNIT|Equal14~0_combout ),
	.datad(\main_processor|CONTROL_UNIT|IM_MUX2[0]~0_combout ),
	.cin(gnd),
	.combout(\main_processor|CONTROL_UNIT|IM_MUX2[0]~1_combout ),
	.cout());
// synopsys translate_off
defparam \main_processor|CONTROL_UNIT|IM_MUX2[0]~1 .lut_mask = 16'h3301;
defparam \main_processor|CONTROL_UNIT|IM_MUX2[0]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y28_N26
cycloneive_lcell_comb \main_processor|CONTROL_UNIT|IM_MUX2[0]~2 (
// Equation(s):
// \main_processor|CONTROL_UNIT|IM_MUX2[0]~2_combout  = ((!\main_processor|DP|ir_register|Q [26] & (\main_processor|DP|ir_register|Q [25] & \main_processor|CONTROL_UNIT|Equal10~1_combout ))) # (!\main_processor|CONTROL_UNIT|IM_MUX2[0]~1_combout )

	.dataa(\main_processor|DP|ir_register|Q [26]),
	.datab(\main_processor|DP|ir_register|Q [25]),
	.datac(\main_processor|CONTROL_UNIT|Equal10~1_combout ),
	.datad(\main_processor|CONTROL_UNIT|IM_MUX2[0]~1_combout ),
	.cin(gnd),
	.combout(\main_processor|CONTROL_UNIT|IM_MUX2[0]~2_combout ),
	.cout());
// synopsys translate_off
defparam \main_processor|CONTROL_UNIT|IM_MUX2[0]~2 .lut_mask = 16'h40FF;
defparam \main_processor|CONTROL_UNIT|IM_MUX2[0]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y28_N8
cycloneive_lcell_comb \main_processor|CONTROL_UNIT|IM_MUX2[0] (
// Equation(s):
// \main_processor|CONTROL_UNIT|IM_MUX2 [0] = (GLOBAL(\main_processor|CONTROL_UNIT|IM_MUX2[1]~4clkctrl_outclk ) & ((!\main_processor|CONTROL_UNIT|IM_MUX2[0]~2_combout ))) # (!GLOBAL(\main_processor|CONTROL_UNIT|IM_MUX2[1]~4clkctrl_outclk ) & 
// (\main_processor|CONTROL_UNIT|IM_MUX2 [0]))

	.dataa(gnd),
	.datab(\main_processor|CONTROL_UNIT|IM_MUX2 [0]),
	.datac(\main_processor|CONTROL_UNIT|IM_MUX2[0]~2_combout ),
	.datad(\main_processor|CONTROL_UNIT|IM_MUX2[1]~4clkctrl_outclk ),
	.cin(gnd),
	.combout(\main_processor|CONTROL_UNIT|IM_MUX2 [0]),
	.cout());
// synopsys translate_off
defparam \main_processor|CONTROL_UNIT|IM_MUX2[0] .lut_mask = 16'h0FCC;
defparam \main_processor|CONTROL_UNIT|IM_MUX2[0] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y26_N20
cycloneive_lcell_comb \main_processor|DP|alu_component|adder1|s1|p1|cout~0 (
// Equation(s):
// \main_processor|DP|alu_component|adder1|s1|p1|cout~0_combout  = (\main_processor|CONTROL_UNIT|IM_MUX2 [1] & (((\main_processor|CONTROL_UNIT|IM_MUX2 [0])))) # (!\main_processor|CONTROL_UNIT|IM_MUX2 [1] & ((\main_processor|CONTROL_UNIT|IM_MUX2 [0] & 
// (!\main_processor|DP|ir_register|Q [0])) # (!\main_processor|CONTROL_UNIT|IM_MUX2 [0] & ((!\main_processor|DP|B_register|Q [0])))))

	.dataa(\main_processor|DP|ir_register|Q [0]),
	.datab(\main_processor|CONTROL_UNIT|IM_MUX2 [1]),
	.datac(\main_processor|DP|B_register|Q [0]),
	.datad(\main_processor|CONTROL_UNIT|IM_MUX2 [0]),
	.cin(gnd),
	.combout(\main_processor|DP|alu_component|adder1|s1|p1|cout~0_combout ),
	.cout());
// synopsys translate_off
defparam \main_processor|DP|alu_component|adder1|s1|p1|cout~0 .lut_mask = 16'hDD03;
defparam \main_processor|DP|alu_component|adder1|s1|p1|cout~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y26_N6
cycloneive_lcell_comb \main_processor|DP|alu_component|adder1|s1|p1|cout~1 (
// Equation(s):
// \main_processor|DP|alu_component|adder1|s1|p1|cout~1_combout  = (\main_processor|DP|alu_component|adder1|s1|p1|cout~0_combout  & (((\main_processor|CONTROL_UNIT|ALU_op [2])))) # (!\main_processor|DP|alu_component|adder1|s1|p1|cout~0_combout  & 
// (\main_processor|DP|A_register|Q [0] & ((!\main_processor|CONTROL_UNIT|IM_MUX1~combout ))))

	.dataa(\main_processor|DP|A_register|Q [0]),
	.datab(\main_processor|CONTROL_UNIT|ALU_op [2]),
	.datac(\main_processor|CONTROL_UNIT|IM_MUX1~combout ),
	.datad(\main_processor|DP|alu_component|adder1|s1|p1|cout~0_combout ),
	.cin(gnd),
	.combout(\main_processor|DP|alu_component|adder1|s1|p1|cout~1_combout ),
	.cout());
// synopsys translate_off
defparam \main_processor|DP|alu_component|adder1|s1|p1|cout~1 .lut_mask = 16'hCC0A;
defparam \main_processor|DP|alu_component|adder1|s1|p1|cout~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y27_N26
cycloneive_lcell_comb \main_processor|DP|alu_component|mux1|Mux1~12 (
// Equation(s):
// \main_processor|DP|alu_component|mux1|Mux1~12_combout  = (\main_processor|CONTROL_UNIT|IM_MUX1~combout  & (((\main_processor|CONTROL_UNIT|ALU_op [1] & \main_processor|DP|alu_component|adder1|s1|p1|cout~1_combout )))) # 
// (!\main_processor|CONTROL_UNIT|IM_MUX1~combout  & (\main_processor|DP|A_register|Q [1] $ (((\main_processor|CONTROL_UNIT|ALU_op [1] & \main_processor|DP|alu_component|adder1|s1|p1|cout~1_combout )))))

	.dataa(\main_processor|CONTROL_UNIT|IM_MUX1~combout ),
	.datab(\main_processor|DP|A_register|Q [1]),
	.datac(\main_processor|CONTROL_UNIT|ALU_op [1]),
	.datad(\main_processor|DP|alu_component|adder1|s1|p1|cout~1_combout ),
	.cin(gnd),
	.combout(\main_processor|DP|alu_component|mux1|Mux1~12_combout ),
	.cout());
// synopsys translate_off
defparam \main_processor|DP|alu_component|mux1|Mux1~12 .lut_mask = 16'hB444;
defparam \main_processor|DP|alu_component|mux1|Mux1~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y27_N0
cycloneive_lcell_comb \main_processor|DP|B_multiplexer|f[1]~1 (
// Equation(s):
// \main_processor|DP|B_multiplexer|f[1]~1_combout  = (\main_processor|CONTROL_UNIT|B_Mux~combout  & (\main_processor|DP|ir_register|Q [1])) # (!\main_processor|CONTROL_UNIT|B_Mux~combout  & ((\main_processor|DP|mux_data|Mux30~3_combout )))

	.dataa(\main_processor|DP|ir_register|Q [1]),
	.datab(\main_processor|CONTROL_UNIT|B_Mux~combout ),
	.datac(gnd),
	.datad(\main_processor|DP|mux_data|Mux30~3_combout ),
	.cin(gnd),
	.combout(\main_processor|DP|B_multiplexer|f[1]~1_combout ),
	.cout());
// synopsys translate_off
defparam \main_processor|DP|B_multiplexer|f[1]~1 .lut_mask = 16'hBB88;
defparam \main_processor|DP|B_multiplexer|f[1]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X52_Y27_N1
dffeas \main_processor|DP|B_register|Q[1] (
	.clk(\cpuClk~inputclkctrl_outclk ),
	.d(\main_processor|DP|B_multiplexer|f[1]~1_combout ),
	.asdata(vcc),
	.clrn(!\main_processor|CONTROL_UNIT|clr_B~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\main_processor|CONTROL_UNIT|ld_B~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\main_processor|DP|B_register|Q [1]),
	.prn(vcc));
// synopsys translate_off
defparam \main_processor|DP|B_register|Q[1] .is_wysiwyg = "true";
defparam \main_processor|DP|B_register|Q[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X52_Y28_N0
cycloneive_lcell_comb \main_processor|DP|im_mux2_component|Mux30~0 (
// Equation(s):
// \main_processor|DP|im_mux2_component|Mux30~0_combout  = (!\main_processor|CONTROL_UNIT|IM_MUX2 [1] & ((\main_processor|CONTROL_UNIT|IM_MUX2 [0] & (\main_processor|DP|ir_register|Q [1])) # (!\main_processor|CONTROL_UNIT|IM_MUX2 [0] & 
// ((\main_processor|DP|B_register|Q [1])))))

	.dataa(\main_processor|DP|ir_register|Q [1]),
	.datab(\main_processor|DP|B_register|Q [1]),
	.datac(\main_processor|CONTROL_UNIT|IM_MUX2 [0]),
	.datad(\main_processor|CONTROL_UNIT|IM_MUX2 [1]),
	.cin(gnd),
	.combout(\main_processor|DP|im_mux2_component|Mux30~0_combout ),
	.cout());
// synopsys translate_off
defparam \main_processor|DP|im_mux2_component|Mux30~0 .lut_mask = 16'h00AC;
defparam \main_processor|DP|im_mux2_component|Mux30~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y29_N10
cycloneive_lcell_comb \main_processor|DP|alu_component|mux1|Mux1~10 (
// Equation(s):
// \main_processor|DP|alu_component|mux1|Mux1~10_combout  = (\main_processor|CONTROL_UNIT|ALU_op [1] & (\main_processor|DP|alu_component|mux1|Mux1~12_combout  $ ((\main_processor|DP|im_mux2_component|Mux30~0_combout )))) # 
// (!\main_processor|CONTROL_UNIT|ALU_op [1] & ((\main_processor|DP|alu_component|mux1|Mux1~12_combout  & ((\main_processor|DP|im_mux2_component|Mux30~0_combout ) # (\main_processor|CONTROL_UNIT|ALU_op [0]))) # 
// (!\main_processor|DP|alu_component|mux1|Mux1~12_combout  & (\main_processor|DP|im_mux2_component|Mux30~0_combout  & \main_processor|CONTROL_UNIT|ALU_op [0]))))

	.dataa(\main_processor|CONTROL_UNIT|ALU_op [1]),
	.datab(\main_processor|DP|alu_component|mux1|Mux1~12_combout ),
	.datac(\main_processor|DP|im_mux2_component|Mux30~0_combout ),
	.datad(\main_processor|CONTROL_UNIT|ALU_op [0]),
	.cin(gnd),
	.combout(\main_processor|DP|alu_component|mux1|Mux1~10_combout ),
	.cout());
// synopsys translate_off
defparam \main_processor|DP|alu_component|mux1|Mux1~10 .lut_mask = 16'h7C68;
defparam \main_processor|DP|alu_component|mux1|Mux1~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X48_Y26_N16
cycloneive_lcell_comb \main_processor|DP|B_multiplexer|f[3]~3 (
// Equation(s):
// \main_processor|DP|B_multiplexer|f[3]~3_combout  = (\main_processor|CONTROL_UNIT|B_Mux~combout  & (\main_processor|DP|ir_register|Q [3])) # (!\main_processor|CONTROL_UNIT|B_Mux~combout  & ((\main_processor|DP|mux_data|Mux28~3_combout )))

	.dataa(\main_processor|CONTROL_UNIT|B_Mux~combout ),
	.datab(gnd),
	.datac(\main_processor|DP|ir_register|Q [3]),
	.datad(\main_processor|DP|mux_data|Mux28~3_combout ),
	.cin(gnd),
	.combout(\main_processor|DP|B_multiplexer|f[3]~3_combout ),
	.cout());
// synopsys translate_off
defparam \main_processor|DP|B_multiplexer|f[3]~3 .lut_mask = 16'hF5A0;
defparam \main_processor|DP|B_multiplexer|f[3]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X48_Y26_N17
dffeas \main_processor|DP|B_register|Q[3] (
	.clk(\cpuClk~inputclkctrl_outclk ),
	.d(\main_processor|DP|B_multiplexer|f[3]~3_combout ),
	.asdata(vcc),
	.clrn(!\main_processor|CONTROL_UNIT|clr_B~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\main_processor|CONTROL_UNIT|ld_B~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\main_processor|DP|B_register|Q [3]),
	.prn(vcc));
// synopsys translate_off
defparam \main_processor|DP|B_register|Q[3] .is_wysiwyg = "true";
defparam \main_processor|DP|B_register|Q[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X52_Y26_N4
cycloneive_lcell_comb \main_processor|DP|im_mux2_component|Mux28~0 (
// Equation(s):
// \main_processor|DP|im_mux2_component|Mux28~0_combout  = (!\main_processor|CONTROL_UNIT|IM_MUX2 [1] & ((\main_processor|CONTROL_UNIT|IM_MUX2 [0] & (\main_processor|DP|ir_register|Q [3])) # (!\main_processor|CONTROL_UNIT|IM_MUX2 [0] & 
// ((\main_processor|DP|B_register|Q [3])))))

	.dataa(\main_processor|DP|ir_register|Q [3]),
	.datab(\main_processor|DP|B_register|Q [3]),
	.datac(\main_processor|CONTROL_UNIT|IM_MUX2 [1]),
	.datad(\main_processor|CONTROL_UNIT|IM_MUX2 [0]),
	.cin(gnd),
	.combout(\main_processor|DP|im_mux2_component|Mux28~0_combout ),
	.cout());
// synopsys translate_off
defparam \main_processor|DP|im_mux2_component|Mux28~0 .lut_mask = 16'h0A0C;
defparam \main_processor|DP|im_mux2_component|Mux28~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X48_Y27_N26
cycloneive_lcell_comb \main_processor|DP|B_multiplexer|f[2]~2 (
// Equation(s):
// \main_processor|DP|B_multiplexer|f[2]~2_combout  = (\main_processor|CONTROL_UNIT|B_Mux~combout  & (\main_processor|DP|ir_register|Q [2])) # (!\main_processor|CONTROL_UNIT|B_Mux~combout  & ((\main_processor|DP|mux_data|Mux29~3_combout )))

	.dataa(gnd),
	.datab(\main_processor|CONTROL_UNIT|B_Mux~combout ),
	.datac(\main_processor|DP|ir_register|Q [2]),
	.datad(\main_processor|DP|mux_data|Mux29~3_combout ),
	.cin(gnd),
	.combout(\main_processor|DP|B_multiplexer|f[2]~2_combout ),
	.cout());
// synopsys translate_off
defparam \main_processor|DP|B_multiplexer|f[2]~2 .lut_mask = 16'hF3C0;
defparam \main_processor|DP|B_multiplexer|f[2]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X48_Y27_N27
dffeas \main_processor|DP|B_register|Q[2] (
	.clk(\cpuClk~inputclkctrl_outclk ),
	.d(\main_processor|DP|B_multiplexer|f[2]~2_combout ),
	.asdata(vcc),
	.clrn(!\main_processor|CONTROL_UNIT|clr_B~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\main_processor|CONTROL_UNIT|ld_B~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\main_processor|DP|B_register|Q [2]),
	.prn(vcc));
// synopsys translate_off
defparam \main_processor|DP|B_register|Q[2] .is_wysiwyg = "true";
defparam \main_processor|DP|B_register|Q[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X52_Y26_N26
cycloneive_lcell_comb \main_processor|DP|im_mux2_component|Mux29~0 (
// Equation(s):
// \main_processor|DP|im_mux2_component|Mux29~0_combout  = (!\main_processor|CONTROL_UNIT|IM_MUX2 [1] & ((\main_processor|CONTROL_UNIT|IM_MUX2 [0] & (\main_processor|DP|ir_register|Q [2])) # (!\main_processor|CONTROL_UNIT|IM_MUX2 [0] & 
// ((\main_processor|DP|B_register|Q [2])))))

	.dataa(\main_processor|DP|ir_register|Q [2]),
	.datab(\main_processor|CONTROL_UNIT|IM_MUX2 [0]),
	.datac(\main_processor|CONTROL_UNIT|IM_MUX2 [1]),
	.datad(\main_processor|DP|B_register|Q [2]),
	.cin(gnd),
	.combout(\main_processor|DP|im_mux2_component|Mux29~0_combout ),
	.cout());
// synopsys translate_off
defparam \main_processor|DP|im_mux2_component|Mux29~0 .lut_mask = 16'h0B08;
defparam \main_processor|DP|im_mux2_component|Mux29~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y26_N22
cycloneive_lcell_comb \main_processor|DP|im_mux1_component|f[2]~1 (
// Equation(s):
// \main_processor|DP|im_mux1_component|f[2]~1_combout  = (\main_processor|DP|A_register|Q [2] & !\main_processor|CONTROL_UNIT|IM_MUX1~combout )

	.dataa(gnd),
	.datab(\main_processor|DP|A_register|Q [2]),
	.datac(\main_processor|CONTROL_UNIT|IM_MUX1~combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\main_processor|DP|im_mux1_component|f[2]~1_combout ),
	.cout());
// synopsys translate_off
defparam \main_processor|DP|im_mux1_component|f[2]~1 .lut_mask = 16'h0C0C;
defparam \main_processor|DP|im_mux1_component|f[2]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y28_N24
cycloneive_lcell_comb \main_processor|DP|im_mux1_component|f[1]~0 (
// Equation(s):
// \main_processor|DP|im_mux1_component|f[1]~0_combout  = (\main_processor|DP|A_register|Q [1] & !\main_processor|CONTROL_UNIT|IM_MUX1~combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\main_processor|DP|A_register|Q [1]),
	.datad(\main_processor|CONTROL_UNIT|IM_MUX1~combout ),
	.cin(gnd),
	.combout(\main_processor|DP|im_mux1_component|f[1]~0_combout ),
	.cout());
// synopsys translate_off
defparam \main_processor|DP|im_mux1_component|f[1]~0 .lut_mask = 16'h00F0;
defparam \main_processor|DP|im_mux1_component|f[1]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y26_N16
cycloneive_lcell_comb \main_processor|DP|alu_component|adder1|s1|p2|cout~0 (
// Equation(s):
// \main_processor|DP|alu_component|adder1|s1|p2|cout~0_combout  = (\main_processor|DP|im_mux1_component|f[1]~0_combout  & ((\main_processor|DP|alu_component|adder1|s1|p1|cout~1_combout ) # (\main_processor|CONTROL_UNIT|ALU_op [2] $ 
// (\main_processor|DP|im_mux2_component|Mux30~0_combout )))) # (!\main_processor|DP|im_mux1_component|f[1]~0_combout  & (\main_processor|DP|alu_component|adder1|s1|p1|cout~1_combout  & (\main_processor|CONTROL_UNIT|ALU_op [2] $ 
// (\main_processor|DP|im_mux2_component|Mux30~0_combout ))))

	.dataa(\main_processor|DP|im_mux1_component|f[1]~0_combout ),
	.datab(\main_processor|CONTROL_UNIT|ALU_op [2]),
	.datac(\main_processor|DP|im_mux2_component|Mux30~0_combout ),
	.datad(\main_processor|DP|alu_component|adder1|s1|p1|cout~1_combout ),
	.cin(gnd),
	.combout(\main_processor|DP|alu_component|adder1|s1|p2|cout~0_combout ),
	.cout());
// synopsys translate_off
defparam \main_processor|DP|alu_component|adder1|s1|p2|cout~0 .lut_mask = 16'hBE28;
defparam \main_processor|DP|alu_component|adder1|s1|p2|cout~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y26_N0
cycloneive_lcell_comb \main_processor|DP|alu_component|adder1|s1|p3|cout~0 (
// Equation(s):
// \main_processor|DP|alu_component|adder1|s1|p3|cout~0_combout  = (\main_processor|DP|im_mux1_component|f[2]~1_combout  & ((\main_processor|DP|alu_component|adder1|s1|p2|cout~0_combout ) # (\main_processor|DP|im_mux2_component|Mux29~0_combout  $ 
// (\main_processor|CONTROL_UNIT|ALU_op [2])))) # (!\main_processor|DP|im_mux1_component|f[2]~1_combout  & (\main_processor|DP|alu_component|adder1|s1|p2|cout~0_combout  & (\main_processor|DP|im_mux2_component|Mux29~0_combout  $ 
// (\main_processor|CONTROL_UNIT|ALU_op [2]))))

	.dataa(\main_processor|DP|im_mux2_component|Mux29~0_combout ),
	.datab(\main_processor|CONTROL_UNIT|ALU_op [2]),
	.datac(\main_processor|DP|im_mux1_component|f[2]~1_combout ),
	.datad(\main_processor|DP|alu_component|adder1|s1|p2|cout~0_combout ),
	.cin(gnd),
	.combout(\main_processor|DP|alu_component|adder1|s1|p3|cout~0_combout ),
	.cout());
// synopsys translate_off
defparam \main_processor|DP|alu_component|adder1|s1|p3|cout~0 .lut_mask = 16'hF660;
defparam \main_processor|DP|alu_component|adder1|s1|p3|cout~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X46_Y28_N18
cycloneive_lcell_comb \main_processor|DP|alu_component|mux1|Mux3~12 (
// Equation(s):
// \main_processor|DP|alu_component|mux1|Mux3~12_combout  = (\main_processor|CONTROL_UNIT|ALU_op [1] & (\main_processor|DP|alu_component|adder1|s1|p3|cout~0_combout  $ (((\main_processor|DP|A_register|Q [3] & !\main_processor|CONTROL_UNIT|IM_MUX1~combout 
// ))))) # (!\main_processor|CONTROL_UNIT|ALU_op [1] & (((\main_processor|DP|A_register|Q [3] & !\main_processor|CONTROL_UNIT|IM_MUX1~combout ))))

	.dataa(\main_processor|CONTROL_UNIT|ALU_op [1]),
	.datab(\main_processor|DP|alu_component|adder1|s1|p3|cout~0_combout ),
	.datac(\main_processor|DP|A_register|Q [3]),
	.datad(\main_processor|CONTROL_UNIT|IM_MUX1~combout ),
	.cin(gnd),
	.combout(\main_processor|DP|alu_component|mux1|Mux3~12_combout ),
	.cout());
// synopsys translate_off
defparam \main_processor|DP|alu_component|mux1|Mux3~12 .lut_mask = 16'h8878;
defparam \main_processor|DP|alu_component|mux1|Mux3~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X46_Y28_N0
cycloneive_lcell_comb \main_processor|DP|alu_component|mux1|Mux3~10 (
// Equation(s):
// \main_processor|DP|alu_component|mux1|Mux3~10_combout  = (\main_processor|CONTROL_UNIT|ALU_op [1] & (\main_processor|DP|im_mux2_component|Mux28~0_combout  $ (((\main_processor|DP|alu_component|mux1|Mux3~12_combout ))))) # 
// (!\main_processor|CONTROL_UNIT|ALU_op [1] & ((\main_processor|DP|im_mux2_component|Mux28~0_combout  & ((\main_processor|CONTROL_UNIT|ALU_op [0]) # (\main_processor|DP|alu_component|mux1|Mux3~12_combout ))) # 
// (!\main_processor|DP|im_mux2_component|Mux28~0_combout  & (\main_processor|CONTROL_UNIT|ALU_op [0] & \main_processor|DP|alu_component|mux1|Mux3~12_combout ))))

	.dataa(\main_processor|CONTROL_UNIT|ALU_op [1]),
	.datab(\main_processor|DP|im_mux2_component|Mux28~0_combout ),
	.datac(\main_processor|CONTROL_UNIT|ALU_op [0]),
	.datad(\main_processor|DP|alu_component|mux1|Mux3~12_combout ),
	.cin(gnd),
	.combout(\main_processor|DP|alu_component|mux1|Mux3~10_combout ),
	.cout());
// synopsys translate_off
defparam \main_processor|DP|alu_component|mux1|Mux3~10 .lut_mask = 16'h76C8;
defparam \main_processor|DP|alu_component|mux1|Mux3~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y27_N0
cycloneive_lcell_comb \main_processor|DP|B_multiplexer|f[4]~4 (
// Equation(s):
// \main_processor|DP|B_multiplexer|f[4]~4_combout  = (\main_processor|CONTROL_UNIT|B_Mux~combout  & (\main_processor|DP|ir_register|Q [4])) # (!\main_processor|CONTROL_UNIT|B_Mux~combout  & ((\main_processor|DP|mux_data|Mux27~3_combout )))

	.dataa(\main_processor|CONTROL_UNIT|B_Mux~combout ),
	.datab(gnd),
	.datac(\main_processor|DP|ir_register|Q [4]),
	.datad(\main_processor|DP|mux_data|Mux27~3_combout ),
	.cin(gnd),
	.combout(\main_processor|DP|B_multiplexer|f[4]~4_combout ),
	.cout());
// synopsys translate_off
defparam \main_processor|DP|B_multiplexer|f[4]~4 .lut_mask = 16'hF5A0;
defparam \main_processor|DP|B_multiplexer|f[4]~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X53_Y27_N1
dffeas \main_processor|DP|B_register|Q[4] (
	.clk(\cpuClk~inputclkctrl_outclk ),
	.d(\main_processor|DP|B_multiplexer|f[4]~4_combout ),
	.asdata(vcc),
	.clrn(!\main_processor|CONTROL_UNIT|clr_B~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\main_processor|CONTROL_UNIT|ld_B~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\main_processor|DP|B_register|Q [4]),
	.prn(vcc));
// synopsys translate_off
defparam \main_processor|DP|B_register|Q[4] .is_wysiwyg = "true";
defparam \main_processor|DP|B_register|Q[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X53_Y28_N24
cycloneive_lcell_comb \main_processor|DP|im_mux2_component|Mux27~0 (
// Equation(s):
// \main_processor|DP|im_mux2_component|Mux27~0_combout  = (!\main_processor|CONTROL_UNIT|IM_MUX2 [1] & ((\main_processor|CONTROL_UNIT|IM_MUX2 [0] & (\main_processor|DP|ir_register|Q [4])) # (!\main_processor|CONTROL_UNIT|IM_MUX2 [0] & 
// ((\main_processor|DP|B_register|Q [4])))))

	.dataa(\main_processor|DP|ir_register|Q [4]),
	.datab(\main_processor|CONTROL_UNIT|IM_MUX2 [1]),
	.datac(\main_processor|CONTROL_UNIT|IM_MUX2 [0]),
	.datad(\main_processor|DP|B_register|Q [4]),
	.cin(gnd),
	.combout(\main_processor|DP|im_mux2_component|Mux27~0_combout ),
	.cout());
// synopsys translate_off
defparam \main_processor|DP|im_mux2_component|Mux27~0 .lut_mask = 16'h2320;
defparam \main_processor|DP|im_mux2_component|Mux27~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X46_Y28_N20
cycloneive_lcell_comb \main_processor|DP|im_mux1_component|f[3]~2 (
// Equation(s):
// \main_processor|DP|im_mux1_component|f[3]~2_combout  = (\main_processor|DP|A_register|Q [3] & !\main_processor|CONTROL_UNIT|IM_MUX1~combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\main_processor|DP|A_register|Q [3]),
	.datad(\main_processor|CONTROL_UNIT|IM_MUX1~combout ),
	.cin(gnd),
	.combout(\main_processor|DP|im_mux1_component|f[3]~2_combout ),
	.cout());
// synopsys translate_off
defparam \main_processor|DP|im_mux1_component|f[3]~2 .lut_mask = 16'h00F0;
defparam \main_processor|DP|im_mux1_component|f[3]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y26_N2
cycloneive_lcell_comb \main_processor|DP|alu_component|adder1|s1|p4|cout~0 (
// Equation(s):
// \main_processor|DP|alu_component|adder1|s1|p4|cout~0_combout  = (\main_processor|DP|im_mux1_component|f[3]~2_combout  & ((\main_processor|DP|alu_component|adder1|s1|p3|cout~0_combout ) # (\main_processor|CONTROL_UNIT|ALU_op [2] $ 
// (\main_processor|DP|im_mux2_component|Mux28~0_combout )))) # (!\main_processor|DP|im_mux1_component|f[3]~2_combout  & (\main_processor|DP|alu_component|adder1|s1|p3|cout~0_combout  & (\main_processor|CONTROL_UNIT|ALU_op [2] $ 
// (\main_processor|DP|im_mux2_component|Mux28~0_combout ))))

	.dataa(\main_processor|CONTROL_UNIT|ALU_op [2]),
	.datab(\main_processor|DP|im_mux2_component|Mux28~0_combout ),
	.datac(\main_processor|DP|im_mux1_component|f[3]~2_combout ),
	.datad(\main_processor|DP|alu_component|adder1|s1|p3|cout~0_combout ),
	.cin(gnd),
	.combout(\main_processor|DP|alu_component|adder1|s1|p4|cout~0_combout ),
	.cout());
// synopsys translate_off
defparam \main_processor|DP|alu_component|adder1|s1|p4|cout~0 .lut_mask = 16'hF660;
defparam \main_processor|DP|alu_component|adder1|s1|p4|cout~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X46_Y28_N24
cycloneive_lcell_comb \main_processor|DP|alu_component|mux1|Mux4~12 (
// Equation(s):
// \main_processor|DP|alu_component|mux1|Mux4~12_combout  = (\main_processor|DP|alu_component|adder1|s1|p4|cout~0_combout  & (\main_processor|CONTROL_UNIT|ALU_op [1] $ (((!\main_processor|CONTROL_UNIT|IM_MUX1~combout  & \main_processor|DP|A_register|Q 
// [4]))))) # (!\main_processor|DP|alu_component|adder1|s1|p4|cout~0_combout  & (!\main_processor|CONTROL_UNIT|IM_MUX1~combout  & ((\main_processor|DP|A_register|Q [4]))))

	.dataa(\main_processor|DP|alu_component|adder1|s1|p4|cout~0_combout ),
	.datab(\main_processor|CONTROL_UNIT|IM_MUX1~combout ),
	.datac(\main_processor|CONTROL_UNIT|ALU_op [1]),
	.datad(\main_processor|DP|A_register|Q [4]),
	.cin(gnd),
	.combout(\main_processor|DP|alu_component|mux1|Mux4~12_combout ),
	.cout());
// synopsys translate_off
defparam \main_processor|DP|alu_component|mux1|Mux4~12 .lut_mask = 16'h93A0;
defparam \main_processor|DP|alu_component|mux1|Mux4~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X46_Y28_N22
cycloneive_lcell_comb \main_processor|DP|alu_component|mux1|Mux4~10 (
// Equation(s):
// \main_processor|DP|alu_component|mux1|Mux4~10_combout  = (\main_processor|DP|im_mux2_component|Mux27~0_combout  & ((\main_processor|CONTROL_UNIT|ALU_op [1] & ((!\main_processor|DP|alu_component|mux1|Mux4~12_combout ))) # 
// (!\main_processor|CONTROL_UNIT|ALU_op [1] & ((\main_processor|CONTROL_UNIT|ALU_op [0]) # (\main_processor|DP|alu_component|mux1|Mux4~12_combout ))))) # (!\main_processor|DP|im_mux2_component|Mux27~0_combout  & 
// (\main_processor|DP|alu_component|mux1|Mux4~12_combout  & ((\main_processor|CONTROL_UNIT|ALU_op [0]) # (\main_processor|CONTROL_UNIT|ALU_op [1]))))

	.dataa(\main_processor|CONTROL_UNIT|ALU_op [0]),
	.datab(\main_processor|DP|im_mux2_component|Mux27~0_combout ),
	.datac(\main_processor|CONTROL_UNIT|ALU_op [1]),
	.datad(\main_processor|DP|alu_component|mux1|Mux4~12_combout ),
	.cin(gnd),
	.combout(\main_processor|DP|alu_component|mux1|Mux4~10_combout ),
	.cout());
// synopsys translate_off
defparam \main_processor|DP|alu_component|mux1|Mux4~10 .lut_mask = 16'h3EC8;
defparam \main_processor|DP|alu_component|mux1|Mux4~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y27_N18
cycloneive_lcell_comb \main_processor|DP|B_multiplexer|f[7]~7 (
// Equation(s):
// \main_processor|DP|B_multiplexer|f[7]~7_combout  = (\main_processor|CONTROL_UNIT|B_Mux~combout  & (\main_processor|DP|ir_register|Q [7])) # (!\main_processor|CONTROL_UNIT|B_Mux~combout  & ((\main_processor|DP|mux_data|Mux24~3_combout )))

	.dataa(gnd),
	.datab(\main_processor|CONTROL_UNIT|B_Mux~combout ),
	.datac(\main_processor|DP|ir_register|Q [7]),
	.datad(\main_processor|DP|mux_data|Mux24~3_combout ),
	.cin(gnd),
	.combout(\main_processor|DP|B_multiplexer|f[7]~7_combout ),
	.cout());
// synopsys translate_off
defparam \main_processor|DP|B_multiplexer|f[7]~7 .lut_mask = 16'hF3C0;
defparam \main_processor|DP|B_multiplexer|f[7]~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X52_Y27_N19
dffeas \main_processor|DP|B_register|Q[7] (
	.clk(\cpuClk~inputclkctrl_outclk ),
	.d(\main_processor|DP|B_multiplexer|f[7]~7_combout ),
	.asdata(vcc),
	.clrn(!\main_processor|CONTROL_UNIT|clr_B~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\main_processor|CONTROL_UNIT|ld_B~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\main_processor|DP|B_register|Q [7]),
	.prn(vcc));
// synopsys translate_off
defparam \main_processor|DP|B_register|Q[7] .is_wysiwyg = "true";
defparam \main_processor|DP|B_register|Q[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X53_Y28_N14
cycloneive_lcell_comb \main_processor|DP|im_mux2_component|Mux24~0 (
// Equation(s):
// \main_processor|DP|im_mux2_component|Mux24~0_combout  = (!\main_processor|CONTROL_UNIT|IM_MUX2 [1] & ((\main_processor|CONTROL_UNIT|IM_MUX2 [0] & (\main_processor|DP|ir_register|Q [7])) # (!\main_processor|CONTROL_UNIT|IM_MUX2 [0] & 
// ((\main_processor|DP|B_register|Q [7])))))

	.dataa(\main_processor|DP|ir_register|Q [7]),
	.datab(\main_processor|CONTROL_UNIT|IM_MUX2 [1]),
	.datac(\main_processor|CONTROL_UNIT|IM_MUX2 [0]),
	.datad(\main_processor|DP|B_register|Q [7]),
	.cin(gnd),
	.combout(\main_processor|DP|im_mux2_component|Mux24~0_combout ),
	.cout());
// synopsys translate_off
defparam \main_processor|DP|im_mux2_component|Mux24~0 .lut_mask = 16'h2320;
defparam \main_processor|DP|im_mux2_component|Mux24~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X48_Y27_N22
cycloneive_lcell_comb \main_processor|DP|B_multiplexer|f[6]~6 (
// Equation(s):
// \main_processor|DP|B_multiplexer|f[6]~6_combout  = (\main_processor|CONTROL_UNIT|B_Mux~combout  & (\main_processor|DP|ir_register|Q [6])) # (!\main_processor|CONTROL_UNIT|B_Mux~combout  & ((\main_processor|DP|mux_data|Mux25~3_combout )))

	.dataa(gnd),
	.datab(\main_processor|CONTROL_UNIT|B_Mux~combout ),
	.datac(\main_processor|DP|ir_register|Q [6]),
	.datad(\main_processor|DP|mux_data|Mux25~3_combout ),
	.cin(gnd),
	.combout(\main_processor|DP|B_multiplexer|f[6]~6_combout ),
	.cout());
// synopsys translate_off
defparam \main_processor|DP|B_multiplexer|f[6]~6 .lut_mask = 16'hF3C0;
defparam \main_processor|DP|B_multiplexer|f[6]~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X48_Y27_N23
dffeas \main_processor|DP|B_register|Q[6] (
	.clk(\cpuClk~inputclkctrl_outclk ),
	.d(\main_processor|DP|B_multiplexer|f[6]~6_combout ),
	.asdata(vcc),
	.clrn(!\main_processor|CONTROL_UNIT|clr_B~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\main_processor|CONTROL_UNIT|ld_B~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\main_processor|DP|B_register|Q [6]),
	.prn(vcc));
// synopsys translate_off
defparam \main_processor|DP|B_register|Q[6] .is_wysiwyg = "true";
defparam \main_processor|DP|B_register|Q[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X53_Y28_N28
cycloneive_lcell_comb \main_processor|DP|im_mux2_component|Mux25~0 (
// Equation(s):
// \main_processor|DP|im_mux2_component|Mux25~0_combout  = (!\main_processor|CONTROL_UNIT|IM_MUX2 [1] & ((\main_processor|CONTROL_UNIT|IM_MUX2 [0] & (\main_processor|DP|ir_register|Q [6])) # (!\main_processor|CONTROL_UNIT|IM_MUX2 [0] & 
// ((\main_processor|DP|B_register|Q [6])))))

	.dataa(\main_processor|DP|ir_register|Q [6]),
	.datab(\main_processor|CONTROL_UNIT|IM_MUX2 [1]),
	.datac(\main_processor|CONTROL_UNIT|IM_MUX2 [0]),
	.datad(\main_processor|DP|B_register|Q [6]),
	.cin(gnd),
	.combout(\main_processor|DP|im_mux2_component|Mux25~0_combout ),
	.cout());
// synopsys translate_off
defparam \main_processor|DP|im_mux2_component|Mux25~0 .lut_mask = 16'h2320;
defparam \main_processor|DP|im_mux2_component|Mux25~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y25_N0
cycloneive_lcell_comb \main_processor|DP|im_mux1_component|f[6]~5 (
// Equation(s):
// \main_processor|DP|im_mux1_component|f[6]~5_combout  = (!\main_processor|CONTROL_UNIT|IM_MUX1~combout  & \main_processor|DP|A_register|Q [6])

	.dataa(gnd),
	.datab(gnd),
	.datac(\main_processor|CONTROL_UNIT|IM_MUX1~combout ),
	.datad(\main_processor|DP|A_register|Q [6]),
	.cin(gnd),
	.combout(\main_processor|DP|im_mux1_component|f[6]~5_combout ),
	.cout());
// synopsys translate_off
defparam \main_processor|DP|im_mux1_component|f[6]~5 .lut_mask = 16'h0F00;
defparam \main_processor|DP|im_mux1_component|f[6]~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X48_Y27_N28
cycloneive_lcell_comb \main_processor|DP|B_multiplexer|f[5]~5 (
// Equation(s):
// \main_processor|DP|B_multiplexer|f[5]~5_combout  = (\main_processor|CONTROL_UNIT|B_Mux~combout  & (\main_processor|DP|ir_register|Q [5])) # (!\main_processor|CONTROL_UNIT|B_Mux~combout  & ((\main_processor|DP|mux_data|Mux26~3_combout )))

	.dataa(gnd),
	.datab(\main_processor|DP|ir_register|Q [5]),
	.datac(\main_processor|DP|mux_data|Mux26~3_combout ),
	.datad(\main_processor|CONTROL_UNIT|B_Mux~combout ),
	.cin(gnd),
	.combout(\main_processor|DP|B_multiplexer|f[5]~5_combout ),
	.cout());
// synopsys translate_off
defparam \main_processor|DP|B_multiplexer|f[5]~5 .lut_mask = 16'hCCF0;
defparam \main_processor|DP|B_multiplexer|f[5]~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X48_Y27_N29
dffeas \main_processor|DP|B_register|Q[5] (
	.clk(\cpuClk~inputclkctrl_outclk ),
	.d(\main_processor|DP|B_multiplexer|f[5]~5_combout ),
	.asdata(vcc),
	.clrn(!\main_processor|CONTROL_UNIT|clr_B~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\main_processor|CONTROL_UNIT|ld_B~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\main_processor|DP|B_register|Q [5]),
	.prn(vcc));
// synopsys translate_off
defparam \main_processor|DP|B_register|Q[5] .is_wysiwyg = "true";
defparam \main_processor|DP|B_register|Q[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X53_Y28_N22
cycloneive_lcell_comb \main_processor|DP|im_mux2_component|Mux26~0 (
// Equation(s):
// \main_processor|DP|im_mux2_component|Mux26~0_combout  = (!\main_processor|CONTROL_UNIT|IM_MUX2 [1] & ((\main_processor|CONTROL_UNIT|IM_MUX2 [0] & (\main_processor|DP|ir_register|Q [5])) # (!\main_processor|CONTROL_UNIT|IM_MUX2 [0] & 
// ((\main_processor|DP|B_register|Q [5])))))

	.dataa(\main_processor|DP|ir_register|Q [5]),
	.datab(\main_processor|DP|B_register|Q [5]),
	.datac(\main_processor|CONTROL_UNIT|IM_MUX2 [0]),
	.datad(\main_processor|CONTROL_UNIT|IM_MUX2 [1]),
	.cin(gnd),
	.combout(\main_processor|DP|im_mux2_component|Mux26~0_combout ),
	.cout());
// synopsys translate_off
defparam \main_processor|DP|im_mux2_component|Mux26~0 .lut_mask = 16'h00AC;
defparam \main_processor|DP|im_mux2_component|Mux26~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X46_Y28_N30
cycloneive_lcell_comb \main_processor|DP|im_mux1_component|f[5]~4 (
// Equation(s):
// \main_processor|DP|im_mux1_component|f[5]~4_combout  = (\main_processor|DP|A_register|Q [5] & !\main_processor|CONTROL_UNIT|IM_MUX1~combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\main_processor|DP|A_register|Q [5]),
	.datad(\main_processor|CONTROL_UNIT|IM_MUX1~combout ),
	.cin(gnd),
	.combout(\main_processor|DP|im_mux1_component|f[5]~4_combout ),
	.cout());
// synopsys translate_off
defparam \main_processor|DP|im_mux1_component|f[5]~4 .lut_mask = 16'h00F0;
defparam \main_processor|DP|im_mux1_component|f[5]~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y26_N8
cycloneive_lcell_comb \main_processor|DP|im_mux1_component|f[4]~3 (
// Equation(s):
// \main_processor|DP|im_mux1_component|f[4]~3_combout  = (!\main_processor|CONTROL_UNIT|IM_MUX1~combout  & \main_processor|DP|A_register|Q [4])

	.dataa(gnd),
	.datab(gnd),
	.datac(\main_processor|CONTROL_UNIT|IM_MUX1~combout ),
	.datad(\main_processor|DP|A_register|Q [4]),
	.cin(gnd),
	.combout(\main_processor|DP|im_mux1_component|f[4]~3_combout ),
	.cout());
// synopsys translate_off
defparam \main_processor|DP|im_mux1_component|f[4]~3 .lut_mask = 16'h0F00;
defparam \main_processor|DP|im_mux1_component|f[4]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y26_N10
cycloneive_lcell_comb \main_processor|DP|alu_component|adder1|s2|p1|cout~0 (
// Equation(s):
// \main_processor|DP|alu_component|adder1|s2|p1|cout~0_combout  = (\main_processor|DP|im_mux1_component|f[4]~3_combout  & ((\main_processor|DP|alu_component|adder1|s1|p4|cout~0_combout ) # (\main_processor|CONTROL_UNIT|ALU_op [2] $ 
// (\main_processor|DP|im_mux2_component|Mux27~0_combout )))) # (!\main_processor|DP|im_mux1_component|f[4]~3_combout  & (\main_processor|DP|alu_component|adder1|s1|p4|cout~0_combout  & (\main_processor|CONTROL_UNIT|ALU_op [2] $ 
// (\main_processor|DP|im_mux2_component|Mux27~0_combout ))))

	.dataa(\main_processor|CONTROL_UNIT|ALU_op [2]),
	.datab(\main_processor|DP|im_mux2_component|Mux27~0_combout ),
	.datac(\main_processor|DP|im_mux1_component|f[4]~3_combout ),
	.datad(\main_processor|DP|alu_component|adder1|s1|p4|cout~0_combout ),
	.cin(gnd),
	.combout(\main_processor|DP|alu_component|adder1|s2|p1|cout~0_combout ),
	.cout());
// synopsys translate_off
defparam \main_processor|DP|alu_component|adder1|s2|p1|cout~0 .lut_mask = 16'hF660;
defparam \main_processor|DP|alu_component|adder1|s2|p1|cout~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y26_N28
cycloneive_lcell_comb \main_processor|DP|alu_component|adder1|s2|p2|cout~0 (
// Equation(s):
// \main_processor|DP|alu_component|adder1|s2|p2|cout~0_combout  = (\main_processor|DP|im_mux1_component|f[5]~4_combout  & ((\main_processor|DP|alu_component|adder1|s2|p1|cout~0_combout ) # (\main_processor|DP|im_mux2_component|Mux26~0_combout  $ 
// (\main_processor|CONTROL_UNIT|ALU_op [2])))) # (!\main_processor|DP|im_mux1_component|f[5]~4_combout  & (\main_processor|DP|alu_component|adder1|s2|p1|cout~0_combout  & (\main_processor|DP|im_mux2_component|Mux26~0_combout  $ 
// (\main_processor|CONTROL_UNIT|ALU_op [2]))))

	.dataa(\main_processor|DP|im_mux2_component|Mux26~0_combout ),
	.datab(\main_processor|CONTROL_UNIT|ALU_op [2]),
	.datac(\main_processor|DP|im_mux1_component|f[5]~4_combout ),
	.datad(\main_processor|DP|alu_component|adder1|s2|p1|cout~0_combout ),
	.cin(gnd),
	.combout(\main_processor|DP|alu_component|adder1|s2|p2|cout~0_combout ),
	.cout());
// synopsys translate_off
defparam \main_processor|DP|alu_component|adder1|s2|p2|cout~0 .lut_mask = 16'hF660;
defparam \main_processor|DP|alu_component|adder1|s2|p2|cout~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y26_N14
cycloneive_lcell_comb \main_processor|DP|alu_component|adder1|s2|p3|cout~0 (
// Equation(s):
// \main_processor|DP|alu_component|adder1|s2|p3|cout~0_combout  = (\main_processor|DP|im_mux1_component|f[6]~5_combout  & ((\main_processor|DP|alu_component|adder1|s2|p2|cout~0_combout ) # (\main_processor|DP|im_mux2_component|Mux25~0_combout  $ 
// (\main_processor|CONTROL_UNIT|ALU_op [2])))) # (!\main_processor|DP|im_mux1_component|f[6]~5_combout  & (\main_processor|DP|alu_component|adder1|s2|p2|cout~0_combout  & (\main_processor|DP|im_mux2_component|Mux25~0_combout  $ 
// (\main_processor|CONTROL_UNIT|ALU_op [2]))))

	.dataa(\main_processor|DP|im_mux2_component|Mux25~0_combout ),
	.datab(\main_processor|DP|im_mux1_component|f[6]~5_combout ),
	.datac(\main_processor|CONTROL_UNIT|ALU_op [2]),
	.datad(\main_processor|DP|alu_component|adder1|s2|p2|cout~0_combout ),
	.cin(gnd),
	.combout(\main_processor|DP|alu_component|adder1|s2|p3|cout~0_combout ),
	.cout());
// synopsys translate_off
defparam \main_processor|DP|alu_component|adder1|s2|p3|cout~0 .lut_mask = 16'hDE48;
defparam \main_processor|DP|alu_component|adder1|s2|p3|cout~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X48_Y25_N20
cycloneive_lcell_comb \main_processor|DP|alu_component|mux1|Mux7~12 (
// Equation(s):
// \main_processor|DP|alu_component|mux1|Mux7~12_combout  = (\main_processor|CONTROL_UNIT|IM_MUX1~combout  & (((\main_processor|CONTROL_UNIT|ALU_op [1] & \main_processor|DP|alu_component|adder1|s2|p3|cout~0_combout )))) # 
// (!\main_processor|CONTROL_UNIT|IM_MUX1~combout  & (\main_processor|DP|A_register|Q [7] $ (((\main_processor|CONTROL_UNIT|ALU_op [1] & \main_processor|DP|alu_component|adder1|s2|p3|cout~0_combout )))))

	.dataa(\main_processor|CONTROL_UNIT|IM_MUX1~combout ),
	.datab(\main_processor|DP|A_register|Q [7]),
	.datac(\main_processor|CONTROL_UNIT|ALU_op [1]),
	.datad(\main_processor|DP|alu_component|adder1|s2|p3|cout~0_combout ),
	.cin(gnd),
	.combout(\main_processor|DP|alu_component|mux1|Mux7~12_combout ),
	.cout());
// synopsys translate_off
defparam \main_processor|DP|alu_component|mux1|Mux7~12 .lut_mask = 16'hB444;
defparam \main_processor|DP|alu_component|mux1|Mux7~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X48_Y25_N22
cycloneive_lcell_comb \main_processor|DP|alu_component|mux1|Mux7~10 (
// Equation(s):
// \main_processor|DP|alu_component|mux1|Mux7~10_combout  = (\main_processor|CONTROL_UNIT|ALU_op [1] & ((\main_processor|DP|im_mux2_component|Mux24~0_combout  $ (\main_processor|DP|alu_component|mux1|Mux7~12_combout )))) # 
// (!\main_processor|CONTROL_UNIT|ALU_op [1] & ((\main_processor|CONTROL_UNIT|ALU_op [0] & ((\main_processor|DP|im_mux2_component|Mux24~0_combout ) # (\main_processor|DP|alu_component|mux1|Mux7~12_combout ))) # (!\main_processor|CONTROL_UNIT|ALU_op [0] & 
// (\main_processor|DP|im_mux2_component|Mux24~0_combout  & \main_processor|DP|alu_component|mux1|Mux7~12_combout ))))

	.dataa(\main_processor|CONTROL_UNIT|ALU_op [1]),
	.datab(\main_processor|CONTROL_UNIT|ALU_op [0]),
	.datac(\main_processor|DP|im_mux2_component|Mux24~0_combout ),
	.datad(\main_processor|DP|alu_component|mux1|Mux7~12_combout ),
	.cin(gnd),
	.combout(\main_processor|DP|alu_component|mux1|Mux7~10_combout ),
	.cout());
// synopsys translate_off
defparam \main_processor|DP|alu_component|mux1|Mux7~10 .lut_mask = 16'h5EE0;
defparam \main_processor|DP|alu_component|mux1|Mux7~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X48_Y28_N20
cycloneive_lcell_comb \main_processor|DP|B_multiplexer|f[8]~8 (
// Equation(s):
// \main_processor|DP|B_multiplexer|f[8]~8_combout  = (\main_processor|CONTROL_UNIT|B_Mux~combout  & (\main_processor|DP|ir_register|Q [8])) # (!\main_processor|CONTROL_UNIT|B_Mux~combout  & ((\main_processor|DP|mux_data|Mux23~3_combout )))

	.dataa(gnd),
	.datab(\main_processor|CONTROL_UNIT|B_Mux~combout ),
	.datac(\main_processor|DP|ir_register|Q [8]),
	.datad(\main_processor|DP|mux_data|Mux23~3_combout ),
	.cin(gnd),
	.combout(\main_processor|DP|B_multiplexer|f[8]~8_combout ),
	.cout());
// synopsys translate_off
defparam \main_processor|DP|B_multiplexer|f[8]~8 .lut_mask = 16'hF3C0;
defparam \main_processor|DP|B_multiplexer|f[8]~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X48_Y28_N21
dffeas \main_processor|DP|B_register|Q[8] (
	.clk(\cpuClk~inputclkctrl_outclk ),
	.d(\main_processor|DP|B_multiplexer|f[8]~8_combout ),
	.asdata(vcc),
	.clrn(!\main_processor|CONTROL_UNIT|clr_B~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\main_processor|CONTROL_UNIT|ld_B~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\main_processor|DP|B_register|Q [8]),
	.prn(vcc));
// synopsys translate_off
defparam \main_processor|DP|B_register|Q[8] .is_wysiwyg = "true";
defparam \main_processor|DP|B_register|Q[8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X53_Y28_N6
cycloneive_lcell_comb \main_processor|DP|im_mux2_component|Mux23~0 (
// Equation(s):
// \main_processor|DP|im_mux2_component|Mux23~0_combout  = (!\main_processor|CONTROL_UNIT|IM_MUX2 [1] & ((\main_processor|CONTROL_UNIT|IM_MUX2 [0] & ((\main_processor|DP|ir_register|Q [8]))) # (!\main_processor|CONTROL_UNIT|IM_MUX2 [0] & 
// (\main_processor|DP|B_register|Q [8]))))

	.dataa(\main_processor|DP|B_register|Q [8]),
	.datab(\main_processor|CONTROL_UNIT|IM_MUX2 [0]),
	.datac(\main_processor|DP|ir_register|Q [8]),
	.datad(\main_processor|CONTROL_UNIT|IM_MUX2 [1]),
	.cin(gnd),
	.combout(\main_processor|DP|im_mux2_component|Mux23~0_combout ),
	.cout());
// synopsys translate_off
defparam \main_processor|DP|im_mux2_component|Mux23~0 .lut_mask = 16'h00E2;
defparam \main_processor|DP|im_mux2_component|Mux23~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y26_N24
cycloneive_lcell_comb \main_processor|DP|im_mux1_component|f[7]~6 (
// Equation(s):
// \main_processor|DP|im_mux1_component|f[7]~6_combout  = (!\main_processor|CONTROL_UNIT|IM_MUX1~combout  & \main_processor|DP|A_register|Q [7])

	.dataa(gnd),
	.datab(gnd),
	.datac(\main_processor|CONTROL_UNIT|IM_MUX1~combout ),
	.datad(\main_processor|DP|A_register|Q [7]),
	.cin(gnd),
	.combout(\main_processor|DP|im_mux1_component|f[7]~6_combout ),
	.cout());
// synopsys translate_off
defparam \main_processor|DP|im_mux1_component|f[7]~6 .lut_mask = 16'h0F00;
defparam \main_processor|DP|im_mux1_component|f[7]~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y26_N18
cycloneive_lcell_comb \main_processor|DP|alu_component|adder1|s2|p4|cout~0 (
// Equation(s):
// \main_processor|DP|alu_component|adder1|s2|p4|cout~0_combout  = (\main_processor|DP|im_mux1_component|f[7]~6_combout  & ((\main_processor|DP|alu_component|adder1|s2|p3|cout~0_combout ) # (\main_processor|DP|im_mux2_component|Mux24~0_combout  $ 
// (\main_processor|CONTROL_UNIT|ALU_op [2])))) # (!\main_processor|DP|im_mux1_component|f[7]~6_combout  & (\main_processor|DP|alu_component|adder1|s2|p3|cout~0_combout  & (\main_processor|DP|im_mux2_component|Mux24~0_combout  $ 
// (\main_processor|CONTROL_UNIT|ALU_op [2]))))

	.dataa(\main_processor|DP|im_mux2_component|Mux24~0_combout ),
	.datab(\main_processor|DP|im_mux1_component|f[7]~6_combout ),
	.datac(\main_processor|DP|alu_component|adder1|s2|p3|cout~0_combout ),
	.datad(\main_processor|CONTROL_UNIT|ALU_op [2]),
	.cin(gnd),
	.combout(\main_processor|DP|alu_component|adder1|s2|p4|cout~0_combout ),
	.cout());
// synopsys translate_off
defparam \main_processor|DP|alu_component|adder1|s2|p4|cout~0 .lut_mask = 16'hD4E8;
defparam \main_processor|DP|alu_component|adder1|s2|p4|cout~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X48_Y25_N30
cycloneive_lcell_comb \main_processor|DP|alu_component|mux1|Mux8~12 (
// Equation(s):
// \main_processor|DP|alu_component|mux1|Mux8~12_combout  = (\main_processor|CONTROL_UNIT|IM_MUX1~combout  & (((\main_processor|CONTROL_UNIT|ALU_op [1] & \main_processor|DP|alu_component|adder1|s2|p4|cout~0_combout )))) # 
// (!\main_processor|CONTROL_UNIT|IM_MUX1~combout  & (\main_processor|DP|A_register|Q [8] $ (((\main_processor|CONTROL_UNIT|ALU_op [1] & \main_processor|DP|alu_component|adder1|s2|p4|cout~0_combout )))))

	.dataa(\main_processor|CONTROL_UNIT|IM_MUX1~combout ),
	.datab(\main_processor|DP|A_register|Q [8]),
	.datac(\main_processor|CONTROL_UNIT|ALU_op [1]),
	.datad(\main_processor|DP|alu_component|adder1|s2|p4|cout~0_combout ),
	.cin(gnd),
	.combout(\main_processor|DP|alu_component|mux1|Mux8~12_combout ),
	.cout());
// synopsys translate_off
defparam \main_processor|DP|alu_component|mux1|Mux8~12 .lut_mask = 16'hB444;
defparam \main_processor|DP|alu_component|mux1|Mux8~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X48_Y25_N10
cycloneive_lcell_comb \main_processor|DP|alu_component|mux1|Mux8~10 (
// Equation(s):
// \main_processor|DP|alu_component|mux1|Mux8~10_combout  = (\main_processor|CONTROL_UNIT|ALU_op [1] & (\main_processor|DP|im_mux2_component|Mux23~0_combout  $ ((\main_processor|DP|alu_component|mux1|Mux8~12_combout )))) # 
// (!\main_processor|CONTROL_UNIT|ALU_op [1] & ((\main_processor|DP|im_mux2_component|Mux23~0_combout  & ((\main_processor|DP|alu_component|mux1|Mux8~12_combout ) # (\main_processor|CONTROL_UNIT|ALU_op [0]))) # 
// (!\main_processor|DP|im_mux2_component|Mux23~0_combout  & (\main_processor|DP|alu_component|mux1|Mux8~12_combout  & \main_processor|CONTROL_UNIT|ALU_op [0]))))

	.dataa(\main_processor|CONTROL_UNIT|ALU_op [1]),
	.datab(\main_processor|DP|im_mux2_component|Mux23~0_combout ),
	.datac(\main_processor|DP|alu_component|mux1|Mux8~12_combout ),
	.datad(\main_processor|CONTROL_UNIT|ALU_op [0]),
	.cin(gnd),
	.combout(\main_processor|DP|alu_component|mux1|Mux8~10_combout ),
	.cout());
// synopsys translate_off
defparam \main_processor|DP|alu_component|mux1|Mux8~10 .lut_mask = 16'h7C68;
defparam \main_processor|DP|alu_component|mux1|Mux8~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y27_N16
cycloneive_lcell_comb \main_processor|DP|B_multiplexer|f[9]~9 (
// Equation(s):
// \main_processor|DP|B_multiplexer|f[9]~9_combout  = (\main_processor|CONTROL_UNIT|B_Mux~combout  & (\main_processor|DP|ir_register|Q [9])) # (!\main_processor|CONTROL_UNIT|B_Mux~combout  & ((\main_processor|DP|mux_data|Mux22~3_combout )))

	.dataa(\main_processor|DP|ir_register|Q [9]),
	.datab(gnd),
	.datac(\main_processor|CONTROL_UNIT|B_Mux~combout ),
	.datad(\main_processor|DP|mux_data|Mux22~3_combout ),
	.cin(gnd),
	.combout(\main_processor|DP|B_multiplexer|f[9]~9_combout ),
	.cout());
// synopsys translate_off
defparam \main_processor|DP|B_multiplexer|f[9]~9 .lut_mask = 16'hAFA0;
defparam \main_processor|DP|B_multiplexer|f[9]~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X50_Y27_N17
dffeas \main_processor|DP|B_register|Q[9] (
	.clk(\cpuClk~inputclkctrl_outclk ),
	.d(\main_processor|DP|B_multiplexer|f[9]~9_combout ),
	.asdata(vcc),
	.clrn(!\main_processor|CONTROL_UNIT|clr_B~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\main_processor|CONTROL_UNIT|ld_B~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\main_processor|DP|B_register|Q [9]),
	.prn(vcc));
// synopsys translate_off
defparam \main_processor|DP|B_register|Q[9] .is_wysiwyg = "true";
defparam \main_processor|DP|B_register|Q[9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X50_Y27_N30
cycloneive_lcell_comb \main_processor|DP|im_mux2_component|Mux22~0 (
// Equation(s):
// \main_processor|DP|im_mux2_component|Mux22~0_combout  = (!\main_processor|CONTROL_UNIT|IM_MUX2 [1] & ((\main_processor|CONTROL_UNIT|IM_MUX2 [0] & (\main_processor|DP|ir_register|Q [9])) # (!\main_processor|CONTROL_UNIT|IM_MUX2 [0] & 
// ((\main_processor|DP|B_register|Q [9])))))

	.dataa(\main_processor|DP|ir_register|Q [9]),
	.datab(\main_processor|DP|B_register|Q [9]),
	.datac(\main_processor|CONTROL_UNIT|IM_MUX2 [1]),
	.datad(\main_processor|CONTROL_UNIT|IM_MUX2 [0]),
	.cin(gnd),
	.combout(\main_processor|DP|im_mux2_component|Mux22~0_combout ),
	.cout());
// synopsys translate_off
defparam \main_processor|DP|im_mux2_component|Mux22~0 .lut_mask = 16'h0A0C;
defparam \main_processor|DP|im_mux2_component|Mux22~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y26_N12
cycloneive_lcell_comb \main_processor|DP|im_mux1_component|f[8]~7 (
// Equation(s):
// \main_processor|DP|im_mux1_component|f[8]~7_combout  = (\main_processor|DP|A_register|Q [8] & !\main_processor|CONTROL_UNIT|IM_MUX1~combout )

	.dataa(gnd),
	.datab(\main_processor|DP|A_register|Q [8]),
	.datac(\main_processor|CONTROL_UNIT|IM_MUX1~combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\main_processor|DP|im_mux1_component|f[8]~7_combout ),
	.cout());
// synopsys translate_off
defparam \main_processor|DP|im_mux1_component|f[8]~7 .lut_mask = 16'h0C0C;
defparam \main_processor|DP|im_mux1_component|f[8]~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y26_N30
cycloneive_lcell_comb \main_processor|DP|alu_component|adder1|s3|p1|cout~0 (
// Equation(s):
// \main_processor|DP|alu_component|adder1|s3|p1|cout~0_combout  = (\main_processor|DP|im_mux1_component|f[8]~7_combout  & ((\main_processor|DP|alu_component|adder1|s2|p4|cout~0_combout ) # (\main_processor|CONTROL_UNIT|ALU_op [2] $ 
// (\main_processor|DP|im_mux2_component|Mux23~0_combout )))) # (!\main_processor|DP|im_mux1_component|f[8]~7_combout  & (\main_processor|DP|alu_component|adder1|s2|p4|cout~0_combout  & (\main_processor|CONTROL_UNIT|ALU_op [2] $ 
// (\main_processor|DP|im_mux2_component|Mux23~0_combout ))))

	.dataa(\main_processor|DP|im_mux1_component|f[8]~7_combout ),
	.datab(\main_processor|CONTROL_UNIT|ALU_op [2]),
	.datac(\main_processor|DP|im_mux2_component|Mux23~0_combout ),
	.datad(\main_processor|DP|alu_component|adder1|s2|p4|cout~0_combout ),
	.cin(gnd),
	.combout(\main_processor|DP|alu_component|adder1|s3|p1|cout~0_combout ),
	.cout());
// synopsys translate_off
defparam \main_processor|DP|alu_component|adder1|s3|p1|cout~0 .lut_mask = 16'hBE28;
defparam \main_processor|DP|alu_component|adder1|s3|p1|cout~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y25_N6
cycloneive_lcell_comb \main_processor|DP|alu_component|mux1|Mux9~12 (
// Equation(s):
// \main_processor|DP|alu_component|mux1|Mux9~12_combout  = (\main_processor|DP|alu_component|adder1|s3|p1|cout~0_combout  & (\main_processor|CONTROL_UNIT|ALU_op [1] $ (((!\main_processor|CONTROL_UNIT|IM_MUX1~combout  & \main_processor|DP|A_register|Q 
// [9]))))) # (!\main_processor|DP|alu_component|adder1|s3|p1|cout~0_combout  & (((!\main_processor|CONTROL_UNIT|IM_MUX1~combout  & \main_processor|DP|A_register|Q [9]))))

	.dataa(\main_processor|DP|alu_component|adder1|s3|p1|cout~0_combout ),
	.datab(\main_processor|CONTROL_UNIT|ALU_op [1]),
	.datac(\main_processor|CONTROL_UNIT|IM_MUX1~combout ),
	.datad(\main_processor|DP|A_register|Q [9]),
	.cin(gnd),
	.combout(\main_processor|DP|alu_component|mux1|Mux9~12_combout ),
	.cout());
// synopsys translate_off
defparam \main_processor|DP|alu_component|mux1|Mux9~12 .lut_mask = 16'h8788;
defparam \main_processor|DP|alu_component|mux1|Mux9~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y25_N30
cycloneive_lcell_comb \main_processor|DP|alu_component|mux1|Mux9~10 (
// Equation(s):
// \main_processor|DP|alu_component|mux1|Mux9~10_combout  = (\main_processor|CONTROL_UNIT|ALU_op [1] & ((\main_processor|DP|im_mux2_component|Mux22~0_combout  $ (\main_processor|DP|alu_component|mux1|Mux9~12_combout )))) # 
// (!\main_processor|CONTROL_UNIT|ALU_op [1] & ((\main_processor|CONTROL_UNIT|ALU_op [0] & ((\main_processor|DP|im_mux2_component|Mux22~0_combout ) # (\main_processor|DP|alu_component|mux1|Mux9~12_combout ))) # (!\main_processor|CONTROL_UNIT|ALU_op [0] & 
// (\main_processor|DP|im_mux2_component|Mux22~0_combout  & \main_processor|DP|alu_component|mux1|Mux9~12_combout ))))

	.dataa(\main_processor|CONTROL_UNIT|ALU_op [0]),
	.datab(\main_processor|CONTROL_UNIT|ALU_op [1]),
	.datac(\main_processor|DP|im_mux2_component|Mux22~0_combout ),
	.datad(\main_processor|DP|alu_component|mux1|Mux9~12_combout ),
	.cin(gnd),
	.combout(\main_processor|DP|alu_component|mux1|Mux9~10_combout ),
	.cout());
// synopsys translate_off
defparam \main_processor|DP|alu_component|mux1|Mux9~10 .lut_mask = 16'h3EE0;
defparam \main_processor|DP|alu_component|mux1|Mux9~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y27_N26
cycloneive_lcell_comb \main_processor|DP|A_multiplexer|f[10]~10 (
// Equation(s):
// \main_processor|DP|A_multiplexer|f[10]~10_combout  = (\main_processor|CONTROL_UNIT|A_Mux~combout  & (\main_processor|DP|ir_register|Q [10])) # (!\main_processor|CONTROL_UNIT|A_Mux~combout  & ((\main_processor|DP|mux_data|Mux21~1_combout )))

	.dataa(\main_processor|DP|ir_register|Q [10]),
	.datab(gnd),
	.datac(\main_processor|DP|mux_data|Mux21~1_combout ),
	.datad(\main_processor|CONTROL_UNIT|A_Mux~combout ),
	.cin(gnd),
	.combout(\main_processor|DP|A_multiplexer|f[10]~10_combout ),
	.cout());
// synopsys translate_off
defparam \main_processor|DP|A_multiplexer|f[10]~10 .lut_mask = 16'hAAF0;
defparam \main_processor|DP|A_multiplexer|f[10]~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X49_Y27_N27
dffeas \main_processor|DP|A_register|Q[10] (
	.clk(\cpuClk~inputclkctrl_outclk ),
	.d(\main_processor|DP|A_multiplexer|f[10]~10_combout ),
	.asdata(vcc),
	.clrn(!\main_processor|CONTROL_UNIT|clr_A~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\main_processor|CONTROL_UNIT|ld_A~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\main_processor|DP|A_register|Q [10]),
	.prn(vcc));
// synopsys translate_off
defparam \main_processor|DP|A_register|Q[10] .is_wysiwyg = "true";
defparam \main_processor|DP|A_register|Q[10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X49_Y27_N0
cycloneive_lcell_comb \main_processor|DP|alu_component|mux1|Mux9~13 (
// Equation(s):
// \main_processor|DP|alu_component|mux1|Mux9~13_combout  = (!\main_processor|CONTROL_UNIT|IM_MUX1~combout  & ((\main_processor|CONTROL_UNIT|ALU_op [0] & ((\main_processor|DP|A_register|Q [10]))) # (!\main_processor|CONTROL_UNIT|ALU_op [0] & 
// (\main_processor|DP|A_register|Q [8]))))

	.dataa(\main_processor|CONTROL_UNIT|ALU_op [0]),
	.datab(\main_processor|DP|A_register|Q [8]),
	.datac(\main_processor|DP|A_register|Q [10]),
	.datad(\main_processor|CONTROL_UNIT|IM_MUX1~combout ),
	.cin(gnd),
	.combout(\main_processor|DP|alu_component|mux1|Mux9~13_combout ),
	.cout());
// synopsys translate_off
defparam \main_processor|DP|alu_component|mux1|Mux9~13 .lut_mask = 16'h00E4;
defparam \main_processor|DP|alu_component|mux1|Mux9~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y25_N8
cycloneive_lcell_comb \main_processor|DP|alu_component|mux1|Mux9~11 (
// Equation(s):
// \main_processor|DP|alu_component|mux1|Mux9~11_combout  = (\main_processor|CONTROL_UNIT|ALU_op [2] & ((\main_processor|CONTROL_UNIT|ALU_op [1] & (!\main_processor|DP|alu_component|mux1|Mux9~10_combout )) # (!\main_processor|CONTROL_UNIT|ALU_op [1] & 
// ((\main_processor|DP|alu_component|mux1|Mux9~13_combout ))))) # (!\main_processor|CONTROL_UNIT|ALU_op [2] & (\main_processor|DP|alu_component|mux1|Mux9~10_combout ))

	.dataa(\main_processor|DP|alu_component|mux1|Mux9~10_combout ),
	.datab(\main_processor|CONTROL_UNIT|ALU_op [1]),
	.datac(\main_processor|DP|alu_component|mux1|Mux9~13_combout ),
	.datad(\main_processor|CONTROL_UNIT|ALU_op [2]),
	.cin(gnd),
	.combout(\main_processor|DP|alu_component|mux1|Mux9~11_combout ),
	.cout());
// synopsys translate_off
defparam \main_processor|DP|alu_component|mux1|Mux9~11 .lut_mask = 16'h74AA;
defparam \main_processor|DP|alu_component|mux1|Mux9~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y27_N4
cycloneive_lcell_comb \main_processor|DP|Data_memory_multiplexer|f[1]~1 (
// Equation(s):
// \main_processor|DP|Data_memory_multiplexer|f[1]~1_combout  = (\main_processor|CONTROL_UNIT|REG_Mux~combout  & ((\main_processor|DP|B_register|Q [1]))) # (!\main_processor|CONTROL_UNIT|REG_Mux~combout  & (\main_processor|DP|A_register|Q [1]))

	.dataa(gnd),
	.datab(\main_processor|CONTROL_UNIT|REG_Mux~combout ),
	.datac(\main_processor|DP|A_register|Q [1]),
	.datad(\main_processor|DP|B_register|Q [1]),
	.cin(gnd),
	.combout(\main_processor|DP|Data_memory_multiplexer|f[1]~1_combout ),
	.cout());
// synopsys translate_off
defparam \main_processor|DP|Data_memory_multiplexer|f[1]~1 .lut_mask = 16'hFC30;
defparam \main_processor|DP|Data_memory_multiplexer|f[1]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y29_N18
cycloneive_lcell_comb \main_processor|DP|Data_memory_multiplexer|f[2]~2 (
// Equation(s):
// \main_processor|DP|Data_memory_multiplexer|f[2]~2_combout  = (\main_processor|CONTROL_UNIT|REG_Mux~combout  & ((\main_processor|DP|B_register|Q [2]))) # (!\main_processor|CONTROL_UNIT|REG_Mux~combout  & (\main_processor|DP|A_register|Q [2]))

	.dataa(\main_processor|DP|A_register|Q [2]),
	.datab(gnd),
	.datac(\main_processor|CONTROL_UNIT|REG_Mux~combout ),
	.datad(\main_processor|DP|B_register|Q [2]),
	.cin(gnd),
	.combout(\main_processor|DP|Data_memory_multiplexer|f[2]~2_combout ),
	.cout());
// synopsys translate_off
defparam \main_processor|DP|Data_memory_multiplexer|f[2]~2 .lut_mask = 16'hFA0A;
defparam \main_processor|DP|Data_memory_multiplexer|f[2]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y25_N26
cycloneive_lcell_comb \main_processor|DP|Data_memory_multiplexer|f[3]~3 (
// Equation(s):
// \main_processor|DP|Data_memory_multiplexer|f[3]~3_combout  = (\main_processor|CONTROL_UNIT|REG_Mux~combout  & ((\main_processor|DP|B_register|Q [3]))) # (!\main_processor|CONTROL_UNIT|REG_Mux~combout  & (\main_processor|DP|A_register|Q [3]))

	.dataa(\main_processor|DP|A_register|Q [3]),
	.datab(\main_processor|DP|B_register|Q [3]),
	.datac(gnd),
	.datad(\main_processor|CONTROL_UNIT|REG_Mux~combout ),
	.cin(gnd),
	.combout(\main_processor|DP|Data_memory_multiplexer|f[3]~3_combout ),
	.cout());
// synopsys translate_off
defparam \main_processor|DP|Data_memory_multiplexer|f[3]~3 .lut_mask = 16'hCCAA;
defparam \main_processor|DP|Data_memory_multiplexer|f[3]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y27_N26
cycloneive_lcell_comb \main_processor|DP|Data_memory_multiplexer|f[4]~4 (
// Equation(s):
// \main_processor|DP|Data_memory_multiplexer|f[4]~4_combout  = (\main_processor|CONTROL_UNIT|REG_Mux~combout  & (\main_processor|DP|B_register|Q [4])) # (!\main_processor|CONTROL_UNIT|REG_Mux~combout  & ((\main_processor|DP|A_register|Q [4])))

	.dataa(\main_processor|CONTROL_UNIT|REG_Mux~combout ),
	.datab(gnd),
	.datac(\main_processor|DP|B_register|Q [4]),
	.datad(\main_processor|DP|A_register|Q [4]),
	.cin(gnd),
	.combout(\main_processor|DP|Data_memory_multiplexer|f[4]~4_combout ),
	.cout());
// synopsys translate_off
defparam \main_processor|DP|Data_memory_multiplexer|f[4]~4 .lut_mask = 16'hF5A0;
defparam \main_processor|DP|Data_memory_multiplexer|f[4]~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X48_Y29_N20
cycloneive_lcell_comb \main_processor|DP|Data_memory_multiplexer|f[5]~5 (
// Equation(s):
// \main_processor|DP|Data_memory_multiplexer|f[5]~5_combout  = (\main_processor|CONTROL_UNIT|REG_Mux~combout  & (\main_processor|DP|B_register|Q [5])) # (!\main_processor|CONTROL_UNIT|REG_Mux~combout  & ((\main_processor|DP|A_register|Q [5])))

	.dataa(\main_processor|DP|B_register|Q [5]),
	.datab(gnd),
	.datac(\main_processor|CONTROL_UNIT|REG_Mux~combout ),
	.datad(\main_processor|DP|A_register|Q [5]),
	.cin(gnd),
	.combout(\main_processor|DP|Data_memory_multiplexer|f[5]~5_combout ),
	.cout());
// synopsys translate_off
defparam \main_processor|DP|Data_memory_multiplexer|f[5]~5 .lut_mask = 16'hAFA0;
defparam \main_processor|DP|Data_memory_multiplexer|f[5]~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y28_N12
cycloneive_lcell_comb \main_processor|DP|Data_memory_multiplexer|f[6]~6 (
// Equation(s):
// \main_processor|DP|Data_memory_multiplexer|f[6]~6_combout  = (\main_processor|CONTROL_UNIT|REG_Mux~combout  & ((\main_processor|DP|B_register|Q [6]))) # (!\main_processor|CONTROL_UNIT|REG_Mux~combout  & (\main_processor|DP|A_register|Q [6]))

	.dataa(\main_processor|CONTROL_UNIT|REG_Mux~combout ),
	.datab(\main_processor|DP|A_register|Q [6]),
	.datac(gnd),
	.datad(\main_processor|DP|B_register|Q [6]),
	.cin(gnd),
	.combout(\main_processor|DP|Data_memory_multiplexer|f[6]~6_combout ),
	.cout());
// synopsys translate_off
defparam \main_processor|DP|Data_memory_multiplexer|f[6]~6 .lut_mask = 16'hEE44;
defparam \main_processor|DP|Data_memory_multiplexer|f[6]~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y27_N22
cycloneive_lcell_comb \main_processor|DP|Data_memory_multiplexer|f[7]~7 (
// Equation(s):
// \main_processor|DP|Data_memory_multiplexer|f[7]~7_combout  = (\main_processor|CONTROL_UNIT|REG_Mux~combout  & ((\main_processor|DP|B_register|Q [7]))) # (!\main_processor|CONTROL_UNIT|REG_Mux~combout  & (\main_processor|DP|A_register|Q [7]))

	.dataa(\main_processor|DP|A_register|Q [7]),
	.datab(\main_processor|DP|B_register|Q [7]),
	.datac(\main_processor|CONTROL_UNIT|REG_Mux~combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\main_processor|DP|Data_memory_multiplexer|f[7]~7_combout ),
	.cout());
// synopsys translate_off
defparam \main_processor|DP|Data_memory_multiplexer|f[7]~7 .lut_mask = 16'hCACA;
defparam \main_processor|DP|Data_memory_multiplexer|f[7]~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y28_N20
cycloneive_lcell_comb \main_processor|DP|Data_memory_multiplexer|f[8]~8 (
// Equation(s):
// \main_processor|DP|Data_memory_multiplexer|f[8]~8_combout  = (\main_processor|CONTROL_UNIT|REG_Mux~combout  & ((\main_processor|DP|B_register|Q [8]))) # (!\main_processor|CONTROL_UNIT|REG_Mux~combout  & (\main_processor|DP|A_register|Q [8]))

	.dataa(\main_processor|CONTROL_UNIT|REG_Mux~combout ),
	.datab(\main_processor|DP|A_register|Q [8]),
	.datac(gnd),
	.datad(\main_processor|DP|B_register|Q [8]),
	.cin(gnd),
	.combout(\main_processor|DP|Data_memory_multiplexer|f[8]~8_combout ),
	.cout());
// synopsys translate_off
defparam \main_processor|DP|Data_memory_multiplexer|f[8]~8 .lut_mask = 16'hEE44;
defparam \main_processor|DP|Data_memory_multiplexer|f[8]~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y27_N24
cycloneive_lcell_comb \main_processor|DP|Data_memory_multiplexer|f[9]~9 (
// Equation(s):
// \main_processor|DP|Data_memory_multiplexer|f[9]~9_combout  = (\main_processor|CONTROL_UNIT|REG_Mux~combout  & (\main_processor|DP|B_register|Q [9])) # (!\main_processor|CONTROL_UNIT|REG_Mux~combout  & ((\main_processor|DP|A_register|Q [9])))

	.dataa(gnd),
	.datab(\main_processor|DP|B_register|Q [9]),
	.datac(\main_processor|CONTROL_UNIT|REG_Mux~combout ),
	.datad(\main_processor|DP|A_register|Q [9]),
	.cin(gnd),
	.combout(\main_processor|DP|Data_memory_multiplexer|f[9]~9_combout ),
	.cout());
// synopsys translate_off
defparam \main_processor|DP|Data_memory_multiplexer|f[9]~9 .lut_mask = 16'hCFC0;
defparam \main_processor|DP|Data_memory_multiplexer|f[9]~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y27_N6
cycloneive_lcell_comb \main_processor|DP|B_multiplexer|f[10]~10 (
// Equation(s):
// \main_processor|DP|B_multiplexer|f[10]~10_combout  = (\main_processor|CONTROL_UNIT|B_Mux~combout  & (\main_processor|DP|ir_register|Q [10])) # (!\main_processor|CONTROL_UNIT|B_Mux~combout  & ((\main_processor|DP|mux_data|Mux21~1_combout )))

	.dataa(\main_processor|CONTROL_UNIT|B_Mux~combout ),
	.datab(gnd),
	.datac(\main_processor|DP|ir_register|Q [10]),
	.datad(\main_processor|DP|mux_data|Mux21~1_combout ),
	.cin(gnd),
	.combout(\main_processor|DP|B_multiplexer|f[10]~10_combout ),
	.cout());
// synopsys translate_off
defparam \main_processor|DP|B_multiplexer|f[10]~10 .lut_mask = 16'hF5A0;
defparam \main_processor|DP|B_multiplexer|f[10]~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X50_Y27_N7
dffeas \main_processor|DP|B_register|Q[10] (
	.clk(\cpuClk~inputclkctrl_outclk ),
	.d(\main_processor|DP|B_multiplexer|f[10]~10_combout ),
	.asdata(vcc),
	.clrn(!\main_processor|CONTROL_UNIT|clr_B~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\main_processor|CONTROL_UNIT|ld_B~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\main_processor|DP|B_register|Q [10]),
	.prn(vcc));
// synopsys translate_off
defparam \main_processor|DP|B_register|Q[10] .is_wysiwyg = "true";
defparam \main_processor|DP|B_register|Q[10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X52_Y25_N28
cycloneive_lcell_comb \main_processor|DP|Data_memory_multiplexer|f[10]~10 (
// Equation(s):
// \main_processor|DP|Data_memory_multiplexer|f[10]~10_combout  = (\main_processor|CONTROL_UNIT|REG_Mux~combout  & (\main_processor|DP|B_register|Q [10])) # (!\main_processor|CONTROL_UNIT|REG_Mux~combout  & ((\main_processor|DP|A_register|Q [10])))

	.dataa(gnd),
	.datab(\main_processor|DP|B_register|Q [10]),
	.datac(\main_processor|DP|A_register|Q [10]),
	.datad(\main_processor|CONTROL_UNIT|REG_Mux~combout ),
	.cin(gnd),
	.combout(\main_processor|DP|Data_memory_multiplexer|f[10]~10_combout ),
	.cout());
// synopsys translate_off
defparam \main_processor|DP|Data_memory_multiplexer|f[10]~10 .lut_mask = 16'hCCF0;
defparam \main_processor|DP|Data_memory_multiplexer|f[10]~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y27_N4
cycloneive_lcell_comb \main_processor|DP|A_multiplexer|f[11]~11 (
// Equation(s):
// \main_processor|DP|A_multiplexer|f[11]~11_combout  = (\main_processor|CONTROL_UNIT|A_Mux~combout  & (\main_processor|DP|ir_register|Q [11])) # (!\main_processor|CONTROL_UNIT|A_Mux~combout  & ((\main_processor|DP|mux_data|Mux20~3_combout )))

	.dataa(\main_processor|CONTROL_UNIT|A_Mux~combout ),
	.datab(gnd),
	.datac(\main_processor|DP|ir_register|Q [11]),
	.datad(\main_processor|DP|mux_data|Mux20~3_combout ),
	.cin(gnd),
	.combout(\main_processor|DP|A_multiplexer|f[11]~11_combout ),
	.cout());
// synopsys translate_off
defparam \main_processor|DP|A_multiplexer|f[11]~11 .lut_mask = 16'hF5A0;
defparam \main_processor|DP|A_multiplexer|f[11]~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X49_Y27_N5
dffeas \main_processor|DP|A_register|Q[11] (
	.clk(\cpuClk~inputclkctrl_outclk ),
	.d(\main_processor|DP|A_multiplexer|f[11]~11_combout ),
	.asdata(vcc),
	.clrn(!\main_processor|CONTROL_UNIT|clr_A~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\main_processor|CONTROL_UNIT|ld_A~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\main_processor|DP|A_register|Q [11]),
	.prn(vcc));
// synopsys translate_off
defparam \main_processor|DP|A_register|Q[11] .is_wysiwyg = "true";
defparam \main_processor|DP|A_register|Q[11] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X48_Y27_N2
cycloneive_lcell_comb \main_processor|DP|B_multiplexer|f[14]~14 (
// Equation(s):
// \main_processor|DP|B_multiplexer|f[14]~14_combout  = (\main_processor|CONTROL_UNIT|B_Mux~combout  & (\main_processor|DP|ir_register|Q [14])) # (!\main_processor|CONTROL_UNIT|B_Mux~combout  & ((\main_processor|DP|mux_data|Mux17~1_combout )))

	.dataa(\main_processor|DP|ir_register|Q [14]),
	.datab(gnd),
	.datac(\main_processor|DP|mux_data|Mux17~1_combout ),
	.datad(\main_processor|CONTROL_UNIT|B_Mux~combout ),
	.cin(gnd),
	.combout(\main_processor|DP|B_multiplexer|f[14]~14_combout ),
	.cout());
// synopsys translate_off
defparam \main_processor|DP|B_multiplexer|f[14]~14 .lut_mask = 16'hAAF0;
defparam \main_processor|DP|B_multiplexer|f[14]~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X48_Y27_N3
dffeas \main_processor|DP|B_register|Q[14] (
	.clk(\cpuClk~inputclkctrl_outclk ),
	.d(\main_processor|DP|B_multiplexer|f[14]~14_combout ),
	.asdata(vcc),
	.clrn(!\main_processor|CONTROL_UNIT|clr_B~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\main_processor|CONTROL_UNIT|ld_B~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\main_processor|DP|B_register|Q [14]),
	.prn(vcc));
// synopsys translate_off
defparam \main_processor|DP|B_register|Q[14] .is_wysiwyg = "true";
defparam \main_processor|DP|B_register|Q[14] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X55_Y28_N2
cycloneive_lcell_comb \main_processor|DP|im_mux2_component|Mux17~1 (
// Equation(s):
// \main_processor|DP|im_mux2_component|Mux17~1_combout  = (\main_processor|CONTROL_UNIT|IM_MUX2 [0] & (\main_processor|DP|ir_register|Q [14])) # (!\main_processor|CONTROL_UNIT|IM_MUX2 [0] & ((\main_processor|DP|B_register|Q [14])))

	.dataa(gnd),
	.datab(\main_processor|DP|ir_register|Q [14]),
	.datac(\main_processor|DP|B_register|Q [14]),
	.datad(\main_processor|CONTROL_UNIT|IM_MUX2 [0]),
	.cin(gnd),
	.combout(\main_processor|DP|im_mux2_component|Mux17~1_combout ),
	.cout());
// synopsys translate_off
defparam \main_processor|DP|im_mux2_component|Mux17~1 .lut_mask = 16'hCCF0;
defparam \main_processor|DP|im_mux2_component|Mux17~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X53_Y28_N21
dffeas \main_processor|DP|ir_register|Q[13] (
	.clk(\cpuClk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\main_processor|DP|mux_data|Mux18~3_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\main_processor|CONTROL_UNIT|ld_IR~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\main_processor|DP|ir_register|Q [13]),
	.prn(vcc));
// synopsys translate_off
defparam \main_processor|DP|ir_register|Q[13] .is_wysiwyg = "true";
defparam \main_processor|DP|ir_register|Q[13] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X53_Y27_N28
cycloneive_lcell_comb \main_processor|DP|B_multiplexer|f[13]~13 (
// Equation(s):
// \main_processor|DP|B_multiplexer|f[13]~13_combout  = (\main_processor|CONTROL_UNIT|B_Mux~combout  & ((\main_processor|DP|ir_register|Q [13]))) # (!\main_processor|CONTROL_UNIT|B_Mux~combout  & (\main_processor|DP|mux_data|Mux18~3_combout ))

	.dataa(gnd),
	.datab(\main_processor|CONTROL_UNIT|B_Mux~combout ),
	.datac(\main_processor|DP|mux_data|Mux18~3_combout ),
	.datad(\main_processor|DP|ir_register|Q [13]),
	.cin(gnd),
	.combout(\main_processor|DP|B_multiplexer|f[13]~13_combout ),
	.cout());
// synopsys translate_off
defparam \main_processor|DP|B_multiplexer|f[13]~13 .lut_mask = 16'hFC30;
defparam \main_processor|DP|B_multiplexer|f[13]~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X53_Y27_N29
dffeas \main_processor|DP|B_register|Q[13] (
	.clk(\cpuClk~inputclkctrl_outclk ),
	.d(\main_processor|DP|B_multiplexer|f[13]~13_combout ),
	.asdata(vcc),
	.clrn(!\main_processor|CONTROL_UNIT|clr_B~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\main_processor|CONTROL_UNIT|ld_B~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\main_processor|DP|B_register|Q [13]),
	.prn(vcc));
// synopsys translate_off
defparam \main_processor|DP|B_register|Q[13] .is_wysiwyg = "true";
defparam \main_processor|DP|B_register|Q[13] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X53_Y27_N24
cycloneive_lcell_comb \main_processor|DP|im_mux2_component|Mux18~0 (
// Equation(s):
// \main_processor|DP|im_mux2_component|Mux18~0_combout  = (!\main_processor|CONTROL_UNIT|IM_MUX2 [1] & ((\main_processor|CONTROL_UNIT|IM_MUX2 [0] & (\main_processor|DP|ir_register|Q [13])) # (!\main_processor|CONTROL_UNIT|IM_MUX2 [0] & 
// ((\main_processor|DP|B_register|Q [13])))))

	.dataa(\main_processor|DP|ir_register|Q [13]),
	.datab(\main_processor|CONTROL_UNIT|IM_MUX2 [1]),
	.datac(\main_processor|CONTROL_UNIT|IM_MUX2 [0]),
	.datad(\main_processor|DP|B_register|Q [13]),
	.cin(gnd),
	.combout(\main_processor|DP|im_mux2_component|Mux18~0_combout ),
	.cout());
// synopsys translate_off
defparam \main_processor|DP|im_mux2_component|Mux18~0 .lut_mask = 16'h2320;
defparam \main_processor|DP|im_mux2_component|Mux18~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y26_N26
cycloneive_lcell_comb \main_processor|DP|im_mux1_component|f[13]~12 (
// Equation(s):
// \main_processor|DP|im_mux1_component|f[13]~12_combout  = (!\main_processor|CONTROL_UNIT|IM_MUX1~combout  & \main_processor|DP|A_register|Q [13])

	.dataa(gnd),
	.datab(gnd),
	.datac(\main_processor|CONTROL_UNIT|IM_MUX1~combout ),
	.datad(\main_processor|DP|A_register|Q [13]),
	.cin(gnd),
	.combout(\main_processor|DP|im_mux1_component|f[13]~12_combout ),
	.cout());
// synopsys translate_off
defparam \main_processor|DP|im_mux1_component|f[13]~12 .lut_mask = 16'h0F00;
defparam \main_processor|DP|im_mux1_component|f[13]~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y26_N30
cycloneive_lcell_comb \main_processor|DP|im_mux1_component|f[12]~11 (
// Equation(s):
// \main_processor|DP|im_mux1_component|f[12]~11_combout  = (!\main_processor|CONTROL_UNIT|IM_MUX1~combout  & \main_processor|DP|A_register|Q [12])

	.dataa(gnd),
	.datab(gnd),
	.datac(\main_processor|CONTROL_UNIT|IM_MUX1~combout ),
	.datad(\main_processor|DP|A_register|Q [12]),
	.cin(gnd),
	.combout(\main_processor|DP|im_mux1_component|f[12]~11_combout ),
	.cout());
// synopsys translate_off
defparam \main_processor|DP|im_mux1_component|f[12]~11 .lut_mask = 16'h0F00;
defparam \main_processor|DP|im_mux1_component|f[12]~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y27_N14
cycloneive_lcell_comb \main_processor|DP|B_multiplexer|f[12]~12 (
// Equation(s):
// \main_processor|DP|B_multiplexer|f[12]~12_combout  = (\main_processor|CONTROL_UNIT|B_Mux~combout  & (\main_processor|DP|ir_register|Q [12])) # (!\main_processor|CONTROL_UNIT|B_Mux~combout  & ((\main_processor|DP|mux_data|Mux19~3_combout )))

	.dataa(gnd),
	.datab(\main_processor|DP|ir_register|Q [12]),
	.datac(\main_processor|CONTROL_UNIT|B_Mux~combout ),
	.datad(\main_processor|DP|mux_data|Mux19~3_combout ),
	.cin(gnd),
	.combout(\main_processor|DP|B_multiplexer|f[12]~12_combout ),
	.cout());
// synopsys translate_off
defparam \main_processor|DP|B_multiplexer|f[12]~12 .lut_mask = 16'hCFC0;
defparam \main_processor|DP|B_multiplexer|f[12]~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X53_Y27_N15
dffeas \main_processor|DP|B_register|Q[12] (
	.clk(\cpuClk~inputclkctrl_outclk ),
	.d(\main_processor|DP|B_multiplexer|f[12]~12_combout ),
	.asdata(vcc),
	.clrn(!\main_processor|CONTROL_UNIT|clr_B~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\main_processor|CONTROL_UNIT|ld_B~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\main_processor|DP|B_register|Q [12]),
	.prn(vcc));
// synopsys translate_off
defparam \main_processor|DP|B_register|Q[12] .is_wysiwyg = "true";
defparam \main_processor|DP|B_register|Q[12] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X53_Y27_N30
cycloneive_lcell_comb \main_processor|DP|im_mux2_component|Mux19~0 (
// Equation(s):
// \main_processor|DP|im_mux2_component|Mux19~0_combout  = (!\main_processor|CONTROL_UNIT|IM_MUX2 [1] & ((\main_processor|CONTROL_UNIT|IM_MUX2 [0] & ((\main_processor|DP|ir_register|Q [12]))) # (!\main_processor|CONTROL_UNIT|IM_MUX2 [0] & 
// (\main_processor|DP|B_register|Q [12]))))

	.dataa(\main_processor|CONTROL_UNIT|IM_MUX2 [0]),
	.datab(\main_processor|CONTROL_UNIT|IM_MUX2 [1]),
	.datac(\main_processor|DP|B_register|Q [12]),
	.datad(\main_processor|DP|ir_register|Q [12]),
	.cin(gnd),
	.combout(\main_processor|DP|im_mux2_component|Mux19~0_combout ),
	.cout());
// synopsys translate_off
defparam \main_processor|DP|im_mux2_component|Mux19~0 .lut_mask = 16'h3210;
defparam \main_processor|DP|im_mux2_component|Mux19~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y27_N30
cycloneive_lcell_comb \main_processor|DP|im_mux1_component|f[11]~10 (
// Equation(s):
// \main_processor|DP|im_mux1_component|f[11]~10_combout  = (\main_processor|DP|A_register|Q [11] & !\main_processor|CONTROL_UNIT|IM_MUX1~combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\main_processor|DP|A_register|Q [11]),
	.datad(\main_processor|CONTROL_UNIT|IM_MUX1~combout ),
	.cin(gnd),
	.combout(\main_processor|DP|im_mux1_component|f[11]~10_combout ),
	.cout());
// synopsys translate_off
defparam \main_processor|DP|im_mux1_component|f[11]~10 .lut_mask = 16'h00F0;
defparam \main_processor|DP|im_mux1_component|f[11]~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y25_N30
cycloneive_lcell_comb \main_processor|DP|im_mux2_component|Mux20~0 (
// Equation(s):
// \main_processor|DP|im_mux2_component|Mux20~0_combout  = (!\main_processor|CONTROL_UNIT|IM_MUX2 [1] & ((\main_processor|CONTROL_UNIT|IM_MUX2 [0] & ((\main_processor|DP|ir_register|Q [11]))) # (!\main_processor|CONTROL_UNIT|IM_MUX2 [0] & 
// (\main_processor|DP|B_register|Q [11]))))

	.dataa(\main_processor|DP|B_register|Q [11]),
	.datab(\main_processor|CONTROL_UNIT|IM_MUX2 [1]),
	.datac(\main_processor|CONTROL_UNIT|IM_MUX2 [0]),
	.datad(\main_processor|DP|ir_register|Q [11]),
	.cin(gnd),
	.combout(\main_processor|DP|im_mux2_component|Mux20~0_combout ),
	.cout());
// synopsys translate_off
defparam \main_processor|DP|im_mux2_component|Mux20~0 .lut_mask = 16'h3202;
defparam \main_processor|DP|im_mux2_component|Mux20~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y25_N20
cycloneive_lcell_comb \main_processor|DP|im_mux2_component|Mux21~0 (
// Equation(s):
// \main_processor|DP|im_mux2_component|Mux21~0_combout  = (!\main_processor|CONTROL_UNIT|IM_MUX2 [1] & ((\main_processor|CONTROL_UNIT|IM_MUX2 [0] & (\main_processor|DP|ir_register|Q [10])) # (!\main_processor|CONTROL_UNIT|IM_MUX2 [0] & 
// ((\main_processor|DP|B_register|Q [10])))))

	.dataa(\main_processor|DP|ir_register|Q [10]),
	.datab(\main_processor|DP|B_register|Q [10]),
	.datac(\main_processor|CONTROL_UNIT|IM_MUX2 [0]),
	.datad(\main_processor|CONTROL_UNIT|IM_MUX2 [1]),
	.cin(gnd),
	.combout(\main_processor|DP|im_mux2_component|Mux21~0_combout ),
	.cout());
// synopsys translate_off
defparam \main_processor|DP|im_mux2_component|Mux21~0 .lut_mask = 16'h00AC;
defparam \main_processor|DP|im_mux2_component|Mux21~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y27_N12
cycloneive_lcell_comb \main_processor|DP|im_mux1_component|f[10]~9 (
// Equation(s):
// \main_processor|DP|im_mux1_component|f[10]~9_combout  = (\main_processor|DP|A_register|Q [10] & !\main_processor|CONTROL_UNIT|IM_MUX1~combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\main_processor|DP|A_register|Q [10]),
	.datad(\main_processor|CONTROL_UNIT|IM_MUX1~combout ),
	.cin(gnd),
	.combout(\main_processor|DP|im_mux1_component|f[10]~9_combout ),
	.cout());
// synopsys translate_off
defparam \main_processor|DP|im_mux1_component|f[10]~9 .lut_mask = 16'h00F0;
defparam \main_processor|DP|im_mux1_component|f[10]~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y27_N10
cycloneive_lcell_comb \main_processor|DP|im_mux1_component|f[9]~8 (
// Equation(s):
// \main_processor|DP|im_mux1_component|f[9]~8_combout  = (\main_processor|DP|A_register|Q [9] & !\main_processor|CONTROL_UNIT|IM_MUX1~combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\main_processor|DP|A_register|Q [9]),
	.datad(\main_processor|CONTROL_UNIT|IM_MUX1~combout ),
	.cin(gnd),
	.combout(\main_processor|DP|im_mux1_component|f[9]~8_combout ),
	.cout());
// synopsys translate_off
defparam \main_processor|DP|im_mux1_component|f[9]~8 .lut_mask = 16'h00F0;
defparam \main_processor|DP|im_mux1_component|f[9]~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y26_N16
cycloneive_lcell_comb \main_processor|DP|alu_component|adder1|s3|p2|cout~0 (
// Equation(s):
// \main_processor|DP|alu_component|adder1|s3|p2|cout~0_combout  = (\main_processor|DP|im_mux1_component|f[9]~8_combout  & ((\main_processor|DP|alu_component|adder1|s3|p1|cout~0_combout ) # (\main_processor|CONTROL_UNIT|ALU_op [2] $ 
// (\main_processor|DP|im_mux2_component|Mux22~0_combout )))) # (!\main_processor|DP|im_mux1_component|f[9]~8_combout  & (\main_processor|DP|alu_component|adder1|s3|p1|cout~0_combout  & (\main_processor|CONTROL_UNIT|ALU_op [2] $ 
// (\main_processor|DP|im_mux2_component|Mux22~0_combout ))))

	.dataa(\main_processor|DP|im_mux1_component|f[9]~8_combout ),
	.datab(\main_processor|CONTROL_UNIT|ALU_op [2]),
	.datac(\main_processor|DP|im_mux2_component|Mux22~0_combout ),
	.datad(\main_processor|DP|alu_component|adder1|s3|p1|cout~0_combout ),
	.cin(gnd),
	.combout(\main_processor|DP|alu_component|adder1|s3|p2|cout~0_combout ),
	.cout());
// synopsys translate_off
defparam \main_processor|DP|alu_component|adder1|s3|p2|cout~0 .lut_mask = 16'hBE28;
defparam \main_processor|DP|alu_component|adder1|s3|p2|cout~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y26_N18
cycloneive_lcell_comb \main_processor|DP|alu_component|adder1|s3|p3|cout~0 (
// Equation(s):
// \main_processor|DP|alu_component|adder1|s3|p3|cout~0_combout  = (\main_processor|DP|im_mux1_component|f[10]~9_combout  & ((\main_processor|DP|alu_component|adder1|s3|p2|cout~0_combout ) # (\main_processor|DP|im_mux2_component|Mux21~0_combout  $ 
// (\main_processor|CONTROL_UNIT|ALU_op [2])))) # (!\main_processor|DP|im_mux1_component|f[10]~9_combout  & (\main_processor|DP|alu_component|adder1|s3|p2|cout~0_combout  & (\main_processor|DP|im_mux2_component|Mux21~0_combout  $ 
// (\main_processor|CONTROL_UNIT|ALU_op [2]))))

	.dataa(\main_processor|DP|im_mux2_component|Mux21~0_combout ),
	.datab(\main_processor|CONTROL_UNIT|ALU_op [2]),
	.datac(\main_processor|DP|im_mux1_component|f[10]~9_combout ),
	.datad(\main_processor|DP|alu_component|adder1|s3|p2|cout~0_combout ),
	.cin(gnd),
	.combout(\main_processor|DP|alu_component|adder1|s3|p3|cout~0_combout ),
	.cout());
// synopsys translate_off
defparam \main_processor|DP|alu_component|adder1|s3|p3|cout~0 .lut_mask = 16'hF660;
defparam \main_processor|DP|alu_component|adder1|s3|p3|cout~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y26_N20
cycloneive_lcell_comb \main_processor|DP|alu_component|adder1|s3|p4|cout~0 (
// Equation(s):
// \main_processor|DP|alu_component|adder1|s3|p4|cout~0_combout  = (\main_processor|DP|im_mux1_component|f[11]~10_combout  & ((\main_processor|DP|alu_component|adder1|s3|p3|cout~0_combout ) # (\main_processor|CONTROL_UNIT|ALU_op [2] $ 
// (\main_processor|DP|im_mux2_component|Mux20~0_combout )))) # (!\main_processor|DP|im_mux1_component|f[11]~10_combout  & (\main_processor|DP|alu_component|adder1|s3|p3|cout~0_combout  & (\main_processor|CONTROL_UNIT|ALU_op [2] $ 
// (\main_processor|DP|im_mux2_component|Mux20~0_combout ))))

	.dataa(\main_processor|DP|im_mux1_component|f[11]~10_combout ),
	.datab(\main_processor|CONTROL_UNIT|ALU_op [2]),
	.datac(\main_processor|DP|im_mux2_component|Mux20~0_combout ),
	.datad(\main_processor|DP|alu_component|adder1|s3|p3|cout~0_combout ),
	.cin(gnd),
	.combout(\main_processor|DP|alu_component|adder1|s3|p4|cout~0_combout ),
	.cout());
// synopsys translate_off
defparam \main_processor|DP|alu_component|adder1|s3|p4|cout~0 .lut_mask = 16'hBE28;
defparam \main_processor|DP|alu_component|adder1|s3|p4|cout~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y26_N0
cycloneive_lcell_comb \main_processor|DP|alu_component|adder1|s4|p1|cout~0 (
// Equation(s):
// \main_processor|DP|alu_component|adder1|s4|p1|cout~0_combout  = (\main_processor|DP|im_mux1_component|f[12]~11_combout  & ((\main_processor|DP|alu_component|adder1|s3|p4|cout~0_combout ) # (\main_processor|CONTROL_UNIT|ALU_op [2] $ 
// (\main_processor|DP|im_mux2_component|Mux19~0_combout )))) # (!\main_processor|DP|im_mux1_component|f[12]~11_combout  & (\main_processor|DP|alu_component|adder1|s3|p4|cout~0_combout  & (\main_processor|CONTROL_UNIT|ALU_op [2] $ 
// (\main_processor|DP|im_mux2_component|Mux19~0_combout ))))

	.dataa(\main_processor|DP|im_mux1_component|f[12]~11_combout ),
	.datab(\main_processor|CONTROL_UNIT|ALU_op [2]),
	.datac(\main_processor|DP|im_mux2_component|Mux19~0_combout ),
	.datad(\main_processor|DP|alu_component|adder1|s3|p4|cout~0_combout ),
	.cin(gnd),
	.combout(\main_processor|DP|alu_component|adder1|s4|p1|cout~0_combout ),
	.cout());
// synopsys translate_off
defparam \main_processor|DP|alu_component|adder1|s4|p1|cout~0 .lut_mask = 16'hBE28;
defparam \main_processor|DP|alu_component|adder1|s4|p1|cout~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y26_N28
cycloneive_lcell_comb \main_processor|DP|alu_component|adder1|s4|p2|cout~0 (
// Equation(s):
// \main_processor|DP|alu_component|adder1|s4|p2|cout~0_combout  = (\main_processor|DP|im_mux1_component|f[13]~12_combout  & ((\main_processor|DP|alu_component|adder1|s4|p1|cout~0_combout ) # (\main_processor|DP|im_mux2_component|Mux18~0_combout  $ 
// (\main_processor|CONTROL_UNIT|ALU_op [2])))) # (!\main_processor|DP|im_mux1_component|f[13]~12_combout  & (\main_processor|DP|alu_component|adder1|s4|p1|cout~0_combout  & (\main_processor|DP|im_mux2_component|Mux18~0_combout  $ 
// (\main_processor|CONTROL_UNIT|ALU_op [2]))))

	.dataa(\main_processor|DP|im_mux2_component|Mux18~0_combout ),
	.datab(\main_processor|CONTROL_UNIT|ALU_op [2]),
	.datac(\main_processor|DP|im_mux1_component|f[13]~12_combout ),
	.datad(\main_processor|DP|alu_component|adder1|s4|p1|cout~0_combout ),
	.cin(gnd),
	.combout(\main_processor|DP|alu_component|adder1|s4|p2|cout~0_combout ),
	.cout());
// synopsys translate_off
defparam \main_processor|DP|alu_component|adder1|s4|p2|cout~0 .lut_mask = 16'hF660;
defparam \main_processor|DP|alu_component|adder1|s4|p2|cout~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y28_N6
cycloneive_lcell_comb \main_processor|DP|alu_component|adder1|s4|p3|s~0 (
// Equation(s):
// \main_processor|DP|alu_component|adder1|s4|p3|s~0_combout  = \main_processor|DP|alu_component|adder1|s4|p2|cout~0_combout  $ (\main_processor|CONTROL_UNIT|ALU_op [2] $ (((\main_processor|DP|A_register|Q [14] & !\main_processor|CONTROL_UNIT|IM_MUX1~combout 
// ))))

	.dataa(\main_processor|DP|A_register|Q [14]),
	.datab(\main_processor|CONTROL_UNIT|IM_MUX1~combout ),
	.datac(\main_processor|DP|alu_component|adder1|s4|p2|cout~0_combout ),
	.datad(\main_processor|CONTROL_UNIT|ALU_op [2]),
	.cin(gnd),
	.combout(\main_processor|DP|alu_component|adder1|s4|p3|s~0_combout ),
	.cout());
// synopsys translate_off
defparam \main_processor|DP|alu_component|adder1|s4|p3|s~0 .lut_mask = 16'h2DD2;
defparam \main_processor|DP|alu_component|adder1|s4|p3|s~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X48_Y28_N24
cycloneive_lcell_comb \main_processor|DP|alu_component|mux1|Mux14~2 (
// Equation(s):
// \main_processor|DP|alu_component|mux1|Mux14~2_combout  = (\main_processor|CONTROL_UNIT|ALU_op [1] & (\main_processor|DP|alu_component|adder1|s4|p3|s~0_combout  $ (((!\main_processor|CONTROL_UNIT|IM_MUX2 [1] & 
// \main_processor|DP|im_mux2_component|Mux17~1_combout )))))

	.dataa(\main_processor|CONTROL_UNIT|IM_MUX2 [1]),
	.datab(\main_processor|CONTROL_UNIT|ALU_op [1]),
	.datac(\main_processor|DP|im_mux2_component|Mux17~1_combout ),
	.datad(\main_processor|DP|alu_component|adder1|s4|p3|s~0_combout ),
	.cin(gnd),
	.combout(\main_processor|DP|alu_component|mux1|Mux14~2_combout ),
	.cout());
// synopsys translate_off
defparam \main_processor|DP|alu_component|mux1|Mux14~2 .lut_mask = 16'h8C40;
defparam \main_processor|DP|alu_component|mux1|Mux14~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y28_N20
cycloneive_lcell_comb \main_processor|DP|im_mux2_component|Mux17~0 (
// Equation(s):
// \main_processor|DP|im_mux2_component|Mux17~0_combout  = (!\main_processor|CONTROL_UNIT|IM_MUX2 [1] & ((\main_processor|CONTROL_UNIT|IM_MUX2 [0] & ((\main_processor|DP|ir_register|Q [14]))) # (!\main_processor|CONTROL_UNIT|IM_MUX2 [0] & 
// (\main_processor|DP|B_register|Q [14]))))

	.dataa(\main_processor|DP|B_register|Q [14]),
	.datab(\main_processor|DP|ir_register|Q [14]),
	.datac(\main_processor|CONTROL_UNIT|IM_MUX2 [0]),
	.datad(\main_processor|CONTROL_UNIT|IM_MUX2 [1]),
	.cin(gnd),
	.combout(\main_processor|DP|im_mux2_component|Mux17~0_combout ),
	.cout());
// synopsys translate_off
defparam \main_processor|DP|im_mux2_component|Mux17~0 .lut_mask = 16'h00CA;
defparam \main_processor|DP|im_mux2_component|Mux17~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y25_N14
cycloneive_lcell_comb \main_processor|DP|alu_component|mux1|Mux14~5 (
// Equation(s):
// \main_processor|DP|alu_component|mux1|Mux14~5_combout  = (\main_processor|CONTROL_UNIT|ALU_op [2] & (!\main_processor|DP|im_mux2_component|Mux17~0_combout )) # (!\main_processor|CONTROL_UNIT|ALU_op [2] & (((\main_processor|DP|A_register|Q [14] & 
// !\main_processor|CONTROL_UNIT|IM_MUX1~combout ))))

	.dataa(\main_processor|DP|im_mux2_component|Mux17~0_combout ),
	.datab(\main_processor|DP|A_register|Q [14]),
	.datac(\main_processor|CONTROL_UNIT|IM_MUX1~combout ),
	.datad(\main_processor|CONTROL_UNIT|ALU_op [2]),
	.cin(gnd),
	.combout(\main_processor|DP|alu_component|mux1|Mux14~5_combout ),
	.cout());
// synopsys translate_off
defparam \main_processor|DP|alu_component|mux1|Mux14~5 .lut_mask = 16'h550C;
defparam \main_processor|DP|alu_component|mux1|Mux14~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X48_Y28_N10
cycloneive_lcell_comb \main_processor|DP|B_multiplexer|f[15]~15 (
// Equation(s):
// \main_processor|DP|B_multiplexer|f[15]~15_combout  = (\main_processor|CONTROL_UNIT|B_Mux~combout  & (\main_processor|DP|ir_register|Q [15])) # (!\main_processor|CONTROL_UNIT|B_Mux~combout  & ((\main_processor|DP|mux_data|Mux16~1_combout )))

	.dataa(gnd),
	.datab(\main_processor|CONTROL_UNIT|B_Mux~combout ),
	.datac(\main_processor|DP|ir_register|Q [15]),
	.datad(\main_processor|DP|mux_data|Mux16~1_combout ),
	.cin(gnd),
	.combout(\main_processor|DP|B_multiplexer|f[15]~15_combout ),
	.cout());
// synopsys translate_off
defparam \main_processor|DP|B_multiplexer|f[15]~15 .lut_mask = 16'hF3C0;
defparam \main_processor|DP|B_multiplexer|f[15]~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X48_Y28_N11
dffeas \main_processor|DP|B_register|Q[15] (
	.clk(\cpuClk~inputclkctrl_outclk ),
	.d(\main_processor|DP|B_multiplexer|f[15]~15_combout ),
	.asdata(vcc),
	.clrn(!\main_processor|CONTROL_UNIT|clr_B~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\main_processor|CONTROL_UNIT|ld_B~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\main_processor|DP|B_register|Q [15]),
	.prn(vcc));
// synopsys translate_off
defparam \main_processor|DP|B_register|Q[15] .is_wysiwyg = "true";
defparam \main_processor|DP|B_register|Q[15] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X48_Y28_N30
cycloneive_lcell_comb \main_processor|DP|im_mux2_component|Mux16~0 (
// Equation(s):
// \main_processor|DP|im_mux2_component|Mux16~0_combout  = (!\main_processor|CONTROL_UNIT|IM_MUX2 [1] & ((\main_processor|CONTROL_UNIT|IM_MUX2 [0] & (\main_processor|DP|ir_register|Q [15])) # (!\main_processor|CONTROL_UNIT|IM_MUX2 [0] & 
// ((\main_processor|DP|B_register|Q [15])))))

	.dataa(\main_processor|CONTROL_UNIT|IM_MUX2 [1]),
	.datab(\main_processor|CONTROL_UNIT|IM_MUX2 [0]),
	.datac(\main_processor|DP|ir_register|Q [15]),
	.datad(\main_processor|DP|B_register|Q [15]),
	.cin(gnd),
	.combout(\main_processor|DP|im_mux2_component|Mux16~0_combout ),
	.cout());
// synopsys translate_off
defparam \main_processor|DP|im_mux2_component|Mux16~0 .lut_mask = 16'h5140;
defparam \main_processor|DP|im_mux2_component|Mux16~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y27_N4
cycloneive_lcell_comb \main_processor|DP|im_mux1_component|f[14]~13 (
// Equation(s):
// \main_processor|DP|im_mux1_component|f[14]~13_combout  = (!\main_processor|CONTROL_UNIT|IM_MUX1~combout  & \main_processor|DP|A_register|Q [14])

	.dataa(gnd),
	.datab(gnd),
	.datac(\main_processor|CONTROL_UNIT|IM_MUX1~combout ),
	.datad(\main_processor|DP|A_register|Q [14]),
	.cin(gnd),
	.combout(\main_processor|DP|im_mux1_component|f[14]~13_combout ),
	.cout());
// synopsys translate_off
defparam \main_processor|DP|im_mux1_component|f[14]~13 .lut_mask = 16'h0F00;
defparam \main_processor|DP|im_mux1_component|f[14]~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y26_N2
cycloneive_lcell_comb \main_processor|DP|alu_component|adder1|s4|p3|cout~0 (
// Equation(s):
// \main_processor|DP|alu_component|adder1|s4|p3|cout~0_combout  = (\main_processor|DP|im_mux1_component|f[14]~13_combout  & ((\main_processor|DP|alu_component|adder1|s4|p2|cout~0_combout ) # (\main_processor|DP|im_mux2_component|Mux17~0_combout  $ 
// (\main_processor|CONTROL_UNIT|ALU_op [2])))) # (!\main_processor|DP|im_mux1_component|f[14]~13_combout  & (\main_processor|DP|alu_component|adder1|s4|p2|cout~0_combout  & (\main_processor|DP|im_mux2_component|Mux17~0_combout  $ 
// (\main_processor|CONTROL_UNIT|ALU_op [2]))))

	.dataa(\main_processor|DP|im_mux2_component|Mux17~0_combout ),
	.datab(\main_processor|CONTROL_UNIT|ALU_op [2]),
	.datac(\main_processor|DP|im_mux1_component|f[14]~13_combout ),
	.datad(\main_processor|DP|alu_component|adder1|s4|p2|cout~0_combout ),
	.cin(gnd),
	.combout(\main_processor|DP|alu_component|adder1|s4|p3|cout~0_combout ),
	.cout());
// synopsys translate_off
defparam \main_processor|DP|alu_component|adder1|s4|p3|cout~0 .lut_mask = 16'hF660;
defparam \main_processor|DP|alu_component|adder1|s4|p3|cout~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X48_Y26_N8
cycloneive_lcell_comb \main_processor|DP|alu_component|adder1|s4|p4|s~0 (
// Equation(s):
// \main_processor|DP|alu_component|adder1|s4|p4|s~0_combout  = \main_processor|DP|alu_component|adder1|s4|p3|cout~0_combout  $ (\main_processor|CONTROL_UNIT|ALU_op [2] $ (((\main_processor|DP|A_register|Q [15] & !\main_processor|CONTROL_UNIT|IM_MUX1~combout 
// ))))

	.dataa(\main_processor|DP|A_register|Q [15]),
	.datab(\main_processor|CONTROL_UNIT|IM_MUX1~combout ),
	.datac(\main_processor|DP|alu_component|adder1|s4|p3|cout~0_combout ),
	.datad(\main_processor|CONTROL_UNIT|ALU_op [2]),
	.cin(gnd),
	.combout(\main_processor|DP|alu_component|adder1|s4|p4|s~0_combout ),
	.cout());
// synopsys translate_off
defparam \main_processor|DP|alu_component|adder1|s4|p4|s~0 .lut_mask = 16'h2DD2;
defparam \main_processor|DP|alu_component|adder1|s4|p4|s~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X48_Y28_N26
cycloneive_lcell_comb \main_processor|DP|alu_component|mux1|Mux15~2 (
// Equation(s):
// \main_processor|DP|alu_component|mux1|Mux15~2_combout  = (\main_processor|CONTROL_UNIT|ALU_op [1] & (\main_processor|DP|im_mux2_component|Mux16~0_combout  $ (\main_processor|DP|alu_component|adder1|s4|p4|s~0_combout )))

	.dataa(\main_processor|DP|im_mux2_component|Mux16~0_combout ),
	.datab(gnd),
	.datac(\main_processor|CONTROL_UNIT|ALU_op [1]),
	.datad(\main_processor|DP|alu_component|adder1|s4|p4|s~0_combout ),
	.cin(gnd),
	.combout(\main_processor|DP|alu_component|mux1|Mux15~2_combout ),
	.cout());
// synopsys translate_off
defparam \main_processor|DP|alu_component|mux1|Mux15~2 .lut_mask = 16'h50A0;
defparam \main_processor|DP|alu_component|mux1|Mux15~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X48_Y28_N4
cycloneive_lcell_comb \main_processor|DP|alu_component|mux1|Mux15~5 (
// Equation(s):
// \main_processor|DP|alu_component|mux1|Mux15~5_combout  = (\main_processor|CONTROL_UNIT|ALU_op [2] & (((!\main_processor|DP|im_mux2_component|Mux16~0_combout )))) # (!\main_processor|CONTROL_UNIT|ALU_op [2] & (!\main_processor|CONTROL_UNIT|IM_MUX1~combout  
// & ((\main_processor|DP|A_register|Q [15]))))

	.dataa(\main_processor|CONTROL_UNIT|IM_MUX1~combout ),
	.datab(\main_processor|CONTROL_UNIT|ALU_op [2]),
	.datac(\main_processor|DP|im_mux2_component|Mux16~0_combout ),
	.datad(\main_processor|DP|A_register|Q [15]),
	.cin(gnd),
	.combout(\main_processor|DP|alu_component|mux1|Mux15~5_combout ),
	.cout());
// synopsys translate_off
defparam \main_processor|DP|alu_component|mux1|Mux15~5 .lut_mask = 16'h1D0C;
defparam \main_processor|DP|alu_component|mux1|Mux15~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y28_N2
cycloneive_lcell_comb \main_processor|DP|mux_data|Mux31~2 (
// Equation(s):
// \main_processor|DP|mux_data|Mux31~2_combout  = (\main_processor|CONTROL_UNIT|DATA_Mux [1] & !\main_processor|CONTROL_UNIT|DATA_Mux [0])

	.dataa(\main_processor|CONTROL_UNIT|DATA_Mux [1]),
	.datab(gnd),
	.datac(gnd),
	.datad(\main_processor|CONTROL_UNIT|DATA_Mux [0]),
	.cin(gnd),
	.combout(\main_processor|DP|mux_data|Mux31~2_combout ),
	.cout());
// synopsys translate_off
defparam \main_processor|DP|mux_data|Mux31~2 .lut_mask = 16'h00AA;
defparam \main_processor|DP|mux_data|Mux31~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y28_N24
cycloneive_lcell_comb \main_processor|DP|Data_memory_multiplexer|f[12]~12 (
// Equation(s):
// \main_processor|DP|Data_memory_multiplexer|f[12]~12_combout  = (\main_processor|CONTROL_UNIT|REG_Mux~combout  & ((\main_processor|DP|B_register|Q [12]))) # (!\main_processor|CONTROL_UNIT|REG_Mux~combout  & (\main_processor|DP|A_register|Q [12]))

	.dataa(\main_processor|CONTROL_UNIT|REG_Mux~combout ),
	.datab(\main_processor|DP|A_register|Q [12]),
	.datac(\main_processor|DP|B_register|Q [12]),
	.datad(gnd),
	.cin(gnd),
	.combout(\main_processor|DP|Data_memory_multiplexer|f[12]~12_combout ),
	.cout());
// synopsys translate_off
defparam \main_processor|DP|Data_memory_multiplexer|f[12]~12 .lut_mask = 16'hE4E4;
defparam \main_processor|DP|Data_memory_multiplexer|f[12]~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y28_N16
cycloneive_lcell_comb \main_processor|DP|Data_memory_multiplexer|f[13]~13 (
// Equation(s):
// \main_processor|DP|Data_memory_multiplexer|f[13]~13_combout  = (\main_processor|CONTROL_UNIT|REG_Mux~combout  & ((\main_processor|DP|B_register|Q [13]))) # (!\main_processor|CONTROL_UNIT|REG_Mux~combout  & (\main_processor|DP|A_register|Q [13]))

	.dataa(gnd),
	.datab(\main_processor|CONTROL_UNIT|REG_Mux~combout ),
	.datac(\main_processor|DP|A_register|Q [13]),
	.datad(\main_processor|DP|B_register|Q [13]),
	.cin(gnd),
	.combout(\main_processor|DP|Data_memory_multiplexer|f[13]~13_combout ),
	.cout());
// synopsys translate_off
defparam \main_processor|DP|Data_memory_multiplexer|f[13]~13 .lut_mask = 16'hFC30;
defparam \main_processor|DP|Data_memory_multiplexer|f[13]~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y28_N14
cycloneive_lcell_comb \main_processor|DP|Data_memory_multiplexer|f[14]~14 (
// Equation(s):
// \main_processor|DP|Data_memory_multiplexer|f[14]~14_combout  = (\main_processor|CONTROL_UNIT|REG_Mux~combout  & (\main_processor|DP|B_register|Q [14])) # (!\main_processor|CONTROL_UNIT|REG_Mux~combout  & ((\main_processor|DP|A_register|Q [14])))

	.dataa(\main_processor|CONTROL_UNIT|REG_Mux~combout ),
	.datab(gnd),
	.datac(\main_processor|DP|B_register|Q [14]),
	.datad(\main_processor|DP|A_register|Q [14]),
	.cin(gnd),
	.combout(\main_processor|DP|Data_memory_multiplexer|f[14]~14_combout ),
	.cout());
// synopsys translate_off
defparam \main_processor|DP|Data_memory_multiplexer|f[14]~14 .lut_mask = 16'hF5A0;
defparam \main_processor|DP|Data_memory_multiplexer|f[14]~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X48_Y28_N8
cycloneive_lcell_comb \main_processor|DP|Data_memory_multiplexer|f[15]~15 (
// Equation(s):
// \main_processor|DP|Data_memory_multiplexer|f[15]~15_combout  = (\main_processor|CONTROL_UNIT|REG_Mux~combout  & (\main_processor|DP|B_register|Q [15])) # (!\main_processor|CONTROL_UNIT|REG_Mux~combout  & ((\main_processor|DP|A_register|Q [15])))

	.dataa(\main_processor|DP|B_register|Q [15]),
	.datab(\main_processor|CONTROL_UNIT|REG_Mux~combout ),
	.datac(gnd),
	.datad(\main_processor|DP|A_register|Q [15]),
	.cin(gnd),
	.combout(\main_processor|DP|Data_memory_multiplexer|f[15]~15_combout ),
	.cout());
// synopsys translate_off
defparam \main_processor|DP|Data_memory_multiplexer|f[15]~15 .lut_mask = 16'hBB88;
defparam \main_processor|DP|Data_memory_multiplexer|f[15]~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y28_N26
cycloneive_lcell_comb \main_processor|CONTROL_UNIT|en~0 (
// Equation(s):
// \main_processor|CONTROL_UNIT|en~0_combout  = (\main_processor|CONTROL_UNIT|present_state.state_1~q  & (!\cpuClk~input_o  & (\main_processor|CONTROL_UNIT|DATA_Mux[0]~0_combout ))) # (!\main_processor|CONTROL_UNIT|present_state.state_1~q  & 
// (((\main_processor|CONTROL_UNIT|en~q ))))

	.dataa(\cpuClk~input_o ),
	.datab(\main_processor|CONTROL_UNIT|present_state.state_1~q ),
	.datac(\main_processor|CONTROL_UNIT|DATA_Mux[0]~0_combout ),
	.datad(\main_processor|CONTROL_UNIT|en~q ),
	.cin(gnd),
	.combout(\main_processor|CONTROL_UNIT|en~0_combout ),
	.cout());
// synopsys translate_off
defparam \main_processor|CONTROL_UNIT|en~0 .lut_mask = 16'h7340;
defparam \main_processor|CONTROL_UNIT|en~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y28_N12
cycloneive_lcell_comb \main_processor|CONTROL_UNIT|en~1 (
// Equation(s):
// \main_processor|CONTROL_UNIT|en~1_combout  = (\cpuClk~input_o  & ((\main_processor|CONTROL_UNIT|present_state.state_2~q  & ((\main_processor|CONTROL_UNIT|REG_Mux~0_combout ))) # (!\main_processor|CONTROL_UNIT|present_state.state_2~q  & 
// (\main_processor|CONTROL_UNIT|en~0_combout )))) # (!\cpuClk~input_o  & (\main_processor|CONTROL_UNIT|en~0_combout ))

	.dataa(\main_processor|CONTROL_UNIT|en~0_combout ),
	.datab(\main_processor|CONTROL_UNIT|REG_Mux~0_combout ),
	.datac(\cpuClk~input_o ),
	.datad(\main_processor|CONTROL_UNIT|present_state.state_2~q ),
	.cin(gnd),
	.combout(\main_processor|CONTROL_UNIT|en~1_combout ),
	.cout());
// synopsys translate_off
defparam \main_processor|CONTROL_UNIT|en~1 .lut_mask = 16'hCAAA;
defparam \main_processor|CONTROL_UNIT|en~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X50_Y28_N13
dffeas \main_processor|CONTROL_UNIT|en (
	.clk(!\memClk~inputclkctrl_outclk ),
	.d(\main_processor|CONTROL_UNIT|en~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\main_processor|CONTROL_UNIT|en~q ),
	.prn(vcc));
// synopsys translate_off
defparam \main_processor|CONTROL_UNIT|en .is_wysiwyg = "true";
defparam \main_processor|CONTROL_UNIT|en .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X48_Y27_N16
cycloneive_lcell_comb \main_processor|DP|B_multiplexer|f[24]~24 (
// Equation(s):
// \main_processor|DP|B_multiplexer|f[24]~24_combout  = (!\main_processor|CONTROL_UNIT|B_Mux~combout  & ((\main_processor|DP|mux_data|Mux7~2_combout ) # ((\main_processor|DP|mux_data|Mux31~2_combout  & \main_processor|DP|alu_component|mux1|Mux24~3_combout 
// ))))

	.dataa(\main_processor|DP|mux_data|Mux31~2_combout ),
	.datab(\main_processor|CONTROL_UNIT|B_Mux~combout ),
	.datac(\main_processor|DP|alu_component|mux1|Mux24~3_combout ),
	.datad(\main_processor|DP|mux_data|Mux7~2_combout ),
	.cin(gnd),
	.combout(\main_processor|DP|B_multiplexer|f[24]~24_combout ),
	.cout());
// synopsys translate_off
defparam \main_processor|DP|B_multiplexer|f[24]~24 .lut_mask = 16'h3320;
defparam \main_processor|DP|B_multiplexer|f[24]~24 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X48_Y27_N17
dffeas \main_processor|DP|B_register|Q[24] (
	.clk(\cpuClk~inputclkctrl_outclk ),
	.d(\main_processor|DP|B_multiplexer|f[24]~24_combout ),
	.asdata(vcc),
	.clrn(!\main_processor|CONTROL_UNIT|clr_B~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\main_processor|CONTROL_UNIT|ld_B~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\main_processor|DP|B_register|Q [24]),
	.prn(vcc));
// synopsys translate_off
defparam \main_processor|DP|B_register|Q[24] .is_wysiwyg = "true";
defparam \main_processor|DP|B_register|Q[24] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X48_Y29_N22
cycloneive_lcell_comb \main_processor|DP|Data_memory_multiplexer|f[24]~24 (
// Equation(s):
// \main_processor|DP|Data_memory_multiplexer|f[24]~24_combout  = (\main_processor|CONTROL_UNIT|REG_Mux~combout  & (\main_processor|DP|B_register|Q [24])) # (!\main_processor|CONTROL_UNIT|REG_Mux~combout  & ((\main_processor|DP|A_register|Q [24])))

	.dataa(gnd),
	.datab(\main_processor|DP|B_register|Q [24]),
	.datac(\main_processor|CONTROL_UNIT|REG_Mux~combout ),
	.datad(\main_processor|DP|A_register|Q [24]),
	.cin(gnd),
	.combout(\main_processor|DP|Data_memory_multiplexer|f[24]~24_combout ),
	.cout());
// synopsys translate_off
defparam \main_processor|DP|Data_memory_multiplexer|f[24]~24 .lut_mask = 16'hCFC0;
defparam \main_processor|DP|Data_memory_multiplexer|f[24]~24 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y27_N18
cycloneive_lcell_comb \main_processor|DP|B_multiplexer|f[27]~27 (
// Equation(s):
// \main_processor|DP|B_multiplexer|f[27]~27_combout  = (!\main_processor|CONTROL_UNIT|B_Mux~combout  & ((\main_processor|DP|mux_data|Mux4~2_combout ) # ((\main_processor|DP|mux_data|Mux31~2_combout  & \main_processor|DP|alu_component|mux1|Mux27~3_combout 
// ))))

	.dataa(\main_processor|DP|mux_data|Mux31~2_combout ),
	.datab(\main_processor|CONTROL_UNIT|B_Mux~combout ),
	.datac(\main_processor|DP|alu_component|mux1|Mux27~3_combout ),
	.datad(\main_processor|DP|mux_data|Mux4~2_combout ),
	.cin(gnd),
	.combout(\main_processor|DP|B_multiplexer|f[27]~27_combout ),
	.cout());
// synopsys translate_off
defparam \main_processor|DP|B_multiplexer|f[27]~27 .lut_mask = 16'h3320;
defparam \main_processor|DP|B_multiplexer|f[27]~27 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X53_Y27_N19
dffeas \main_processor|DP|B_register|Q[27] (
	.clk(\cpuClk~inputclkctrl_outclk ),
	.d(\main_processor|DP|B_multiplexer|f[27]~27_combout ),
	.asdata(vcc),
	.clrn(!\main_processor|CONTROL_UNIT|clr_B~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\main_processor|CONTROL_UNIT|ld_B~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\main_processor|DP|B_register|Q [27]),
	.prn(vcc));
// synopsys translate_off
defparam \main_processor|DP|B_register|Q[27] .is_wysiwyg = "true";
defparam \main_processor|DP|B_register|Q[27] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X55_Y28_N10
cycloneive_lcell_comb \main_processor|DP|Data_memory_multiplexer|f[27]~27 (
// Equation(s):
// \main_processor|DP|Data_memory_multiplexer|f[27]~27_combout  = (\main_processor|CONTROL_UNIT|REG_Mux~combout  & (\main_processor|DP|B_register|Q [27])) # (!\main_processor|CONTROL_UNIT|REG_Mux~combout  & ((\main_processor|DP|A_register|Q [27])))

	.dataa(\main_processor|CONTROL_UNIT|REG_Mux~combout ),
	.datab(gnd),
	.datac(\main_processor|DP|B_register|Q [27]),
	.datad(\main_processor|DP|A_register|Q [27]),
	.cin(gnd),
	.combout(\main_processor|DP|Data_memory_multiplexer|f[27]~27_combout ),
	.cout());
// synopsys translate_off
defparam \main_processor|DP|Data_memory_multiplexer|f[27]~27 .lut_mask = 16'hF5A0;
defparam \main_processor|DP|Data_memory_multiplexer|f[27]~27 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X48_Y29_N30
cycloneive_lcell_comb \main_processor|DP|A_multiplexer|f[30]~30 (
// Equation(s):
// \main_processor|DP|A_multiplexer|f[30]~30_combout  = (!\main_processor|CONTROL_UNIT|A_Mux~combout  & \main_processor|DP|mux_data|Mux1~1_combout )

	.dataa(\main_processor|CONTROL_UNIT|A_Mux~combout ),
	.datab(gnd),
	.datac(\main_processor|DP|mux_data|Mux1~1_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\main_processor|DP|A_multiplexer|f[30]~30_combout ),
	.cout());
// synopsys translate_off
defparam \main_processor|DP|A_multiplexer|f[30]~30 .lut_mask = 16'h5050;
defparam \main_processor|DP|A_multiplexer|f[30]~30 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X48_Y29_N31
dffeas \main_processor|DP|A_register|Q[30] (
	.clk(\cpuClk~inputclkctrl_outclk ),
	.d(\main_processor|DP|A_multiplexer|f[30]~30_combout ),
	.asdata(vcc),
	.clrn(!\main_processor|CONTROL_UNIT|clr_A~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\main_processor|CONTROL_UNIT|ld_A~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\main_processor|DP|A_register|Q [30]),
	.prn(vcc));
// synopsys translate_off
defparam \main_processor|DP|A_register|Q[30] .is_wysiwyg = "true";
defparam \main_processor|DP|A_register|Q[30] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X54_Y29_N8
cycloneive_lcell_comb \main_processor|DP|im_mux1_component|f[30]~29 (
// Equation(s):
// \main_processor|DP|im_mux1_component|f[30]~29_combout  = (\main_processor|CONTROL_UNIT|IM_MUX1~combout  & ((\main_processor|DP|ir_register|Q [14]))) # (!\main_processor|CONTROL_UNIT|IM_MUX1~combout  & (\main_processor|DP|A_register|Q [30]))

	.dataa(\main_processor|DP|A_register|Q [30]),
	.datab(\main_processor|DP|ir_register|Q [14]),
	.datac(\main_processor|CONTROL_UNIT|IM_MUX1~combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\main_processor|DP|im_mux1_component|f[30]~29_combout ),
	.cout());
// synopsys translate_off
defparam \main_processor|DP|im_mux1_component|f[30]~29 .lut_mask = 16'hCACA;
defparam \main_processor|DP|im_mux1_component|f[30]~29 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y28_N6
cycloneive_lcell_comb \main_processor|DP|im_mux2_component|Mux2~0 (
// Equation(s):
// \main_processor|DP|im_mux2_component|Mux2~0_combout  = (\main_processor|DP|B_register|Q [29] & (!\main_processor|CONTROL_UNIT|IM_MUX2 [1] & !\main_processor|CONTROL_UNIT|IM_MUX2 [0]))

	.dataa(\main_processor|DP|B_register|Q [29]),
	.datab(gnd),
	.datac(\main_processor|CONTROL_UNIT|IM_MUX2 [1]),
	.datad(\main_processor|CONTROL_UNIT|IM_MUX2 [0]),
	.cin(gnd),
	.combout(\main_processor|DP|im_mux2_component|Mux2~0_combout ),
	.cout());
// synopsys translate_off
defparam \main_processor|DP|im_mux2_component|Mux2~0 .lut_mask = 16'h000A;
defparam \main_processor|DP|im_mux2_component|Mux2~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X48_Y26_N2
cycloneive_lcell_comb \main_processor|DP|A_multiplexer|f[29]~29 (
// Equation(s):
// \main_processor|DP|A_multiplexer|f[29]~29_combout  = (!\main_processor|CONTROL_UNIT|A_Mux~combout  & ((\main_processor|DP|mux_data|Mux2~2_combout ) # ((\main_processor|DP|mux_data|Mux31~2_combout  & \main_processor|DP|alu_component|mux1|Mux29~2_combout 
// ))))

	.dataa(\main_processor|CONTROL_UNIT|A_Mux~combout ),
	.datab(\main_processor|DP|mux_data|Mux31~2_combout ),
	.datac(\main_processor|DP|alu_component|mux1|Mux29~2_combout ),
	.datad(\main_processor|DP|mux_data|Mux2~2_combout ),
	.cin(gnd),
	.combout(\main_processor|DP|A_multiplexer|f[29]~29_combout ),
	.cout());
// synopsys translate_off
defparam \main_processor|DP|A_multiplexer|f[29]~29 .lut_mask = 16'h5540;
defparam \main_processor|DP|A_multiplexer|f[29]~29 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X48_Y26_N3
dffeas \main_processor|DP|A_register|Q[29] (
	.clk(\cpuClk~inputclkctrl_outclk ),
	.d(\main_processor|DP|A_multiplexer|f[29]~29_combout ),
	.asdata(vcc),
	.clrn(!\main_processor|CONTROL_UNIT|clr_A~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\main_processor|CONTROL_UNIT|ld_A~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\main_processor|DP|A_register|Q [29]),
	.prn(vcc));
// synopsys translate_off
defparam \main_processor|DP|A_register|Q[29] .is_wysiwyg = "true";
defparam \main_processor|DP|A_register|Q[29] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X48_Y26_N14
cycloneive_lcell_comb \main_processor|DP|alu_component|and1|result[29] (
// Equation(s):
// \main_processor|DP|alu_component|and1|result [29] = (\main_processor|DP|im_mux2_component|Mux2~0_combout  & ((\main_processor|CONTROL_UNIT|IM_MUX1~combout  & ((\main_processor|DP|ir_register|Q [13]))) # (!\main_processor|CONTROL_UNIT|IM_MUX1~combout  & 
// (\main_processor|DP|A_register|Q [29]))))

	.dataa(\main_processor|DP|im_mux2_component|Mux2~0_combout ),
	.datab(\main_processor|DP|A_register|Q [29]),
	.datac(\main_processor|CONTROL_UNIT|IM_MUX1~combout ),
	.datad(\main_processor|DP|ir_register|Q [13]),
	.cin(gnd),
	.combout(\main_processor|DP|alu_component|and1|result [29]),
	.cout());
// synopsys translate_off
defparam \main_processor|DP|alu_component|and1|result[29] .lut_mask = 16'hA808;
defparam \main_processor|DP|alu_component|and1|result[29] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X48_Y26_N24
cycloneive_lcell_comb \main_processor|DP|alu_component|mux1|Mux29~0 (
// Equation(s):
// \main_processor|DP|alu_component|mux1|Mux29~0_combout  = (\main_processor|CONTROL_UNIT|ALU_op [2] & ((\main_processor|CONTROL_UNIT|ALU_op [0]) # ((\main_processor|DP|im_mux1_component|f[28]~27_combout )))) # (!\main_processor|CONTROL_UNIT|ALU_op [2] & 
// (!\main_processor|CONTROL_UNIT|ALU_op [0] & (\main_processor|DP|alu_component|and1|result [29])))

	.dataa(\main_processor|CONTROL_UNIT|ALU_op [2]),
	.datab(\main_processor|CONTROL_UNIT|ALU_op [0]),
	.datac(\main_processor|DP|alu_component|and1|result [29]),
	.datad(\main_processor|DP|im_mux1_component|f[28]~27_combout ),
	.cin(gnd),
	.combout(\main_processor|DP|alu_component|mux1|Mux29~0_combout ),
	.cout());
// synopsys translate_off
defparam \main_processor|DP|alu_component|mux1|Mux29~0 .lut_mask = 16'hBA98;
defparam \main_processor|DP|alu_component|mux1|Mux29~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y28_N18
cycloneive_lcell_comb \main_processor|DP|im_mux1_component|f[29]~28 (
// Equation(s):
// \main_processor|DP|im_mux1_component|f[29]~28_combout  = (\main_processor|CONTROL_UNIT|IM_MUX1~combout  & ((\main_processor|DP|ir_register|Q [13]))) # (!\main_processor|CONTROL_UNIT|IM_MUX1~combout  & (\main_processor|DP|A_register|Q [29]))

	.dataa(\main_processor|CONTROL_UNIT|IM_MUX1~combout ),
	.datab(gnd),
	.datac(\main_processor|DP|A_register|Q [29]),
	.datad(\main_processor|DP|ir_register|Q [13]),
	.cin(gnd),
	.combout(\main_processor|DP|im_mux1_component|f[29]~28_combout ),
	.cout());
// synopsys translate_off
defparam \main_processor|DP|im_mux1_component|f[29]~28 .lut_mask = 16'hFA50;
defparam \main_processor|DP|im_mux1_component|f[29]~28 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y26_N26
cycloneive_lcell_comb \main_processor|DP|alu_component|or1|result[29] (
// Equation(s):
// \main_processor|DP|alu_component|or1|result [29] = (\main_processor|DP|im_mux1_component|f[29]~28_combout ) # ((!\main_processor|CONTROL_UNIT|IM_MUX2 [1] & (\main_processor|DP|B_register|Q [29] & !\main_processor|CONTROL_UNIT|IM_MUX2 [0])))

	.dataa(\main_processor|CONTROL_UNIT|IM_MUX2 [1]),
	.datab(\main_processor|DP|im_mux1_component|f[29]~28_combout ),
	.datac(\main_processor|DP|B_register|Q [29]),
	.datad(\main_processor|CONTROL_UNIT|IM_MUX2 [0]),
	.cin(gnd),
	.combout(\main_processor|DP|alu_component|or1|result [29]),
	.cout());
// synopsys translate_off
defparam \main_processor|DP|alu_component|or1|result[29] .lut_mask = 16'hCCDC;
defparam \main_processor|DP|alu_component|or1|result[29] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X48_Y26_N26
cycloneive_lcell_comb \main_processor|DP|alu_component|mux1|Mux29~1 (
// Equation(s):
// \main_processor|DP|alu_component|mux1|Mux29~1_combout  = (\main_processor|DP|alu_component|mux1|Mux29~0_combout  & ((\main_processor|DP|im_mux1_component|f[30]~29_combout ) # ((!\main_processor|CONTROL_UNIT|ALU_op [0])))) # 
// (!\main_processor|DP|alu_component|mux1|Mux29~0_combout  & (((\main_processor|CONTROL_UNIT|ALU_op [0] & \main_processor|DP|alu_component|or1|result [29]))))

	.dataa(\main_processor|DP|im_mux1_component|f[30]~29_combout ),
	.datab(\main_processor|DP|alu_component|mux1|Mux29~0_combout ),
	.datac(\main_processor|CONTROL_UNIT|ALU_op [0]),
	.datad(\main_processor|DP|alu_component|or1|result [29]),
	.cin(gnd),
	.combout(\main_processor|DP|alu_component|mux1|Mux29~1_combout ),
	.cout());
// synopsys translate_off
defparam \main_processor|DP|alu_component|mux1|Mux29~1 .lut_mask = 16'hBC8C;
defparam \main_processor|DP|alu_component|mux1|Mux29~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X48_Y26_N30
cycloneive_lcell_comb \main_processor|DP|im_mux2_component|Mux3~0 (
// Equation(s):
// \main_processor|DP|im_mux2_component|Mux3~0_combout  = (\main_processor|DP|B_register|Q [28] & (!\main_processor|CONTROL_UNIT|IM_MUX2 [0] & !\main_processor|CONTROL_UNIT|IM_MUX2 [1]))

	.dataa(gnd),
	.datab(\main_processor|DP|B_register|Q [28]),
	.datac(\main_processor|CONTROL_UNIT|IM_MUX2 [0]),
	.datad(\main_processor|CONTROL_UNIT|IM_MUX2 [1]),
	.cin(gnd),
	.combout(\main_processor|DP|im_mux2_component|Mux3~0_combout ),
	.cout());
// synopsys translate_off
defparam \main_processor|DP|im_mux2_component|Mux3~0 .lut_mask = 16'h000C;
defparam \main_processor|DP|im_mux2_component|Mux3~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y27_N16
cycloneive_lcell_comb \main_processor|DP|im_mux2_component|Mux4~0 (
// Equation(s):
// \main_processor|DP|im_mux2_component|Mux4~0_combout  = (\main_processor|DP|B_register|Q [27] & (!\main_processor|CONTROL_UNIT|IM_MUX2 [1] & !\main_processor|CONTROL_UNIT|IM_MUX2 [0]))

	.dataa(gnd),
	.datab(\main_processor|DP|B_register|Q [27]),
	.datac(\main_processor|CONTROL_UNIT|IM_MUX2 [1]),
	.datad(\main_processor|CONTROL_UNIT|IM_MUX2 [0]),
	.cin(gnd),
	.combout(\main_processor|DP|im_mux2_component|Mux4~0_combout ),
	.cout());
// synopsys translate_off
defparam \main_processor|DP|im_mux2_component|Mux4~0 .lut_mask = 16'h000C;
defparam \main_processor|DP|im_mux2_component|Mux4~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y25_N24
cycloneive_lcell_comb \main_processor|DP|im_mux2_component|Mux5~0 (
// Equation(s):
// \main_processor|DP|im_mux2_component|Mux5~0_combout  = (!\main_processor|CONTROL_UNIT|IM_MUX2 [1] & (!\main_processor|CONTROL_UNIT|IM_MUX2 [0] & \main_processor|DP|B_register|Q [26]))

	.dataa(gnd),
	.datab(\main_processor|CONTROL_UNIT|IM_MUX2 [1]),
	.datac(\main_processor|CONTROL_UNIT|IM_MUX2 [0]),
	.datad(\main_processor|DP|B_register|Q [26]),
	.cin(gnd),
	.combout(\main_processor|DP|im_mux2_component|Mux5~0_combout ),
	.cout());
// synopsys translate_off
defparam \main_processor|DP|im_mux2_component|Mux5~0 .lut_mask = 16'h0300;
defparam \main_processor|DP|im_mux2_component|Mux5~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y27_N22
cycloneive_lcell_comb \main_processor|DP|im_mux2_component|Mux6~0 (
// Equation(s):
// \main_processor|DP|im_mux2_component|Mux6~0_combout  = (\main_processor|DP|B_register|Q [25] & (!\main_processor|CONTROL_UNIT|IM_MUX2 [1] & !\main_processor|CONTROL_UNIT|IM_MUX2 [0]))

	.dataa(\main_processor|DP|B_register|Q [25]),
	.datab(\main_processor|CONTROL_UNIT|IM_MUX2 [1]),
	.datac(gnd),
	.datad(\main_processor|CONTROL_UNIT|IM_MUX2 [0]),
	.cin(gnd),
	.combout(\main_processor|DP|im_mux2_component|Mux6~0_combout ),
	.cout());
// synopsys translate_off
defparam \main_processor|DP|im_mux2_component|Mux6~0 .lut_mask = 16'h0022;
defparam \main_processor|DP|im_mux2_component|Mux6~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y25_N4
cycloneive_lcell_comb \main_processor|DP|im_mux2_component|Mux7~0 (
// Equation(s):
// \main_processor|DP|im_mux2_component|Mux7~0_combout  = (!\main_processor|CONTROL_UNIT|IM_MUX2 [1] & (!\main_processor|CONTROL_UNIT|IM_MUX2 [0] & \main_processor|DP|B_register|Q [24]))

	.dataa(gnd),
	.datab(\main_processor|CONTROL_UNIT|IM_MUX2 [1]),
	.datac(\main_processor|CONTROL_UNIT|IM_MUX2 [0]),
	.datad(\main_processor|DP|B_register|Q [24]),
	.cin(gnd),
	.combout(\main_processor|DP|im_mux2_component|Mux7~0_combout ),
	.cout());
// synopsys translate_off
defparam \main_processor|DP|im_mux2_component|Mux7~0 .lut_mask = 16'h0300;
defparam \main_processor|DP|im_mux2_component|Mux7~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y26_N14
cycloneive_lcell_comb \main_processor|DP|im_mux2_component|Mux8~0 (
// Equation(s):
// \main_processor|DP|im_mux2_component|Mux8~0_combout  = (\main_processor|DP|B_register|Q [23] & (!\main_processor|CONTROL_UNIT|IM_MUX2 [0] & !\main_processor|CONTROL_UNIT|IM_MUX2 [1]))

	.dataa(gnd),
	.datab(\main_processor|DP|B_register|Q [23]),
	.datac(\main_processor|CONTROL_UNIT|IM_MUX2 [0]),
	.datad(\main_processor|CONTROL_UNIT|IM_MUX2 [1]),
	.cin(gnd),
	.combout(\main_processor|DP|im_mux2_component|Mux8~0_combout ),
	.cout());
// synopsys translate_off
defparam \main_processor|DP|im_mux2_component|Mux8~0 .lut_mask = 16'h000C;
defparam \main_processor|DP|im_mux2_component|Mux8~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y26_N8
cycloneive_lcell_comb \main_processor|DP|im_mux2_component|Mux9~0 (
// Equation(s):
// \main_processor|DP|im_mux2_component|Mux9~0_combout  = (\main_processor|DP|B_register|Q [22] & (!\main_processor|CONTROL_UNIT|IM_MUX2 [0] & !\main_processor|CONTROL_UNIT|IM_MUX2 [1]))

	.dataa(gnd),
	.datab(\main_processor|DP|B_register|Q [22]),
	.datac(\main_processor|CONTROL_UNIT|IM_MUX2 [0]),
	.datad(\main_processor|CONTROL_UNIT|IM_MUX2 [1]),
	.cin(gnd),
	.combout(\main_processor|DP|im_mux2_component|Mux9~0_combout ),
	.cout());
// synopsys translate_off
defparam \main_processor|DP|im_mux2_component|Mux9~0 .lut_mask = 16'h000C;
defparam \main_processor|DP|im_mux2_component|Mux9~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X47_Y26_N16
cycloneive_lcell_comb \main_processor|DP|im_mux2_component|Mux10~0 (
// Equation(s):
// \main_processor|DP|im_mux2_component|Mux10~0_combout  = (\main_processor|DP|B_register|Q [21] & (!\main_processor|CONTROL_UNIT|IM_MUX2 [0] & !\main_processor|CONTROL_UNIT|IM_MUX2 [1]))

	.dataa(\main_processor|DP|B_register|Q [21]),
	.datab(\main_processor|CONTROL_UNIT|IM_MUX2 [0]),
	.datac(gnd),
	.datad(\main_processor|CONTROL_UNIT|IM_MUX2 [1]),
	.cin(gnd),
	.combout(\main_processor|DP|im_mux2_component|Mux10~0_combout ),
	.cout());
// synopsys translate_off
defparam \main_processor|DP|im_mux2_component|Mux10~0 .lut_mask = 16'h0022;
defparam \main_processor|DP|im_mux2_component|Mux10~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y27_N28
cycloneive_lcell_comb \main_processor|DP|im_mux2_component|Mux12~0 (
// Equation(s):
// \main_processor|DP|im_mux2_component|Mux12~0_combout  = (!\main_processor|CONTROL_UNIT|IM_MUX2 [0] & (\main_processor|DP|B_register|Q [19] & !\main_processor|CONTROL_UNIT|IM_MUX2 [1]))

	.dataa(\main_processor|CONTROL_UNIT|IM_MUX2 [0]),
	.datab(gnd),
	.datac(\main_processor|DP|B_register|Q [19]),
	.datad(\main_processor|CONTROL_UNIT|IM_MUX2 [1]),
	.cin(gnd),
	.combout(\main_processor|DP|im_mux2_component|Mux12~0_combout ),
	.cout());
// synopsys translate_off
defparam \main_processor|DP|im_mux2_component|Mux12~0 .lut_mask = 16'h0050;
defparam \main_processor|DP|im_mux2_component|Mux12~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y27_N10
cycloneive_lcell_comb \main_processor|DP|im_mux2_component|Mux13~0 (
// Equation(s):
// \main_processor|DP|im_mux2_component|Mux13~0_combout  = (\main_processor|DP|B_register|Q [18] & (!\main_processor|CONTROL_UNIT|IM_MUX2 [1] & !\main_processor|CONTROL_UNIT|IM_MUX2 [0]))

	.dataa(\main_processor|DP|B_register|Q [18]),
	.datab(\main_processor|CONTROL_UNIT|IM_MUX2 [1]),
	.datac(gnd),
	.datad(\main_processor|CONTROL_UNIT|IM_MUX2 [0]),
	.cin(gnd),
	.combout(\main_processor|DP|im_mux2_component|Mux13~0_combout ),
	.cout());
// synopsys translate_off
defparam \main_processor|DP|im_mux2_component|Mux13~0 .lut_mask = 16'h0022;
defparam \main_processor|DP|im_mux2_component|Mux13~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y28_N28
cycloneive_lcell_comb \main_processor|DP|im_mux2_component|Mux14~0 (
// Equation(s):
// \main_processor|DP|im_mux2_component|Mux14~0_combout  = (!\main_processor|CONTROL_UNIT|IM_MUX2 [0] & (!\main_processor|CONTROL_UNIT|IM_MUX2 [1] & \main_processor|DP|B_register|Q [17]))

	.dataa(\main_processor|CONTROL_UNIT|IM_MUX2 [0]),
	.datab(gnd),
	.datac(\main_processor|CONTROL_UNIT|IM_MUX2 [1]),
	.datad(\main_processor|DP|B_register|Q [17]),
	.cin(gnd),
	.combout(\main_processor|DP|im_mux2_component|Mux14~0_combout ),
	.cout());
// synopsys translate_off
defparam \main_processor|DP|im_mux2_component|Mux14~0 .lut_mask = 16'h0500;
defparam \main_processor|DP|im_mux2_component|Mux14~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y26_N8
cycloneive_lcell_comb \main_processor|DP|im_mux2_component|Mux15~0 (
// Equation(s):
// \main_processor|DP|im_mux2_component|Mux15~0_combout  = (!\main_processor|CONTROL_UNIT|IM_MUX2 [1] & (\main_processor|DP|B_register|Q [16] & !\main_processor|CONTROL_UNIT|IM_MUX2 [0]))

	.dataa(\main_processor|CONTROL_UNIT|IM_MUX2 [1]),
	.datab(gnd),
	.datac(\main_processor|DP|B_register|Q [16]),
	.datad(\main_processor|CONTROL_UNIT|IM_MUX2 [0]),
	.cin(gnd),
	.combout(\main_processor|DP|im_mux2_component|Mux15~0_combout ),
	.cout());
// synopsys translate_off
defparam \main_processor|DP|im_mux2_component|Mux15~0 .lut_mask = 16'h0050;
defparam \main_processor|DP|im_mux2_component|Mux15~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y26_N24
cycloneive_lcell_comb \main_processor|DP|alu_component|adder1|s4|p4|cout~0 (
// Equation(s):
// \main_processor|DP|alu_component|adder1|s4|p4|cout~0_combout  = (\main_processor|DP|im_mux1_component|f[15]~14_combout  & ((\main_processor|DP|alu_component|adder1|s4|p3|cout~0_combout ) # (\main_processor|CONTROL_UNIT|ALU_op [2] $ 
// (\main_processor|DP|im_mux2_component|Mux16~0_combout )))) # (!\main_processor|DP|im_mux1_component|f[15]~14_combout  & (\main_processor|DP|alu_component|adder1|s4|p3|cout~0_combout  & (\main_processor|CONTROL_UNIT|ALU_op [2] $ 
// (\main_processor|DP|im_mux2_component|Mux16~0_combout ))))

	.dataa(\main_processor|DP|im_mux1_component|f[15]~14_combout ),
	.datab(\main_processor|CONTROL_UNIT|ALU_op [2]),
	.datac(\main_processor|DP|im_mux2_component|Mux16~0_combout ),
	.datad(\main_processor|DP|alu_component|adder1|s4|p3|cout~0_combout ),
	.cin(gnd),
	.combout(\main_processor|DP|alu_component|adder1|s4|p4|cout~0_combout ),
	.cout());
// synopsys translate_off
defparam \main_processor|DP|alu_component|adder1|s4|p4|cout~0 .lut_mask = 16'hBE28;
defparam \main_processor|DP|alu_component|adder1|s4|p4|cout~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y26_N10
cycloneive_lcell_comb \main_processor|DP|alu_component|adder1|s5|p1|cout~0 (
// Equation(s):
// \main_processor|DP|alu_component|adder1|s5|p1|cout~0_combout  = (\main_processor|DP|im_mux1_component|f[16]~15_combout  & ((\main_processor|DP|alu_component|adder1|s4|p4|cout~0_combout ) # (\main_processor|CONTROL_UNIT|ALU_op [2] $ 
// (\main_processor|DP|im_mux2_component|Mux15~0_combout )))) # (!\main_processor|DP|im_mux1_component|f[16]~15_combout  & (\main_processor|DP|alu_component|adder1|s4|p4|cout~0_combout  & (\main_processor|CONTROL_UNIT|ALU_op [2] $ 
// (\main_processor|DP|im_mux2_component|Mux15~0_combout ))))

	.dataa(\main_processor|DP|im_mux1_component|f[16]~15_combout ),
	.datab(\main_processor|CONTROL_UNIT|ALU_op [2]),
	.datac(\main_processor|DP|im_mux2_component|Mux15~0_combout ),
	.datad(\main_processor|DP|alu_component|adder1|s4|p4|cout~0_combout ),
	.cin(gnd),
	.combout(\main_processor|DP|alu_component|adder1|s5|p1|cout~0_combout ),
	.cout());
// synopsys translate_off
defparam \main_processor|DP|alu_component|adder1|s5|p1|cout~0 .lut_mask = 16'hBE28;
defparam \main_processor|DP|alu_component|adder1|s5|p1|cout~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y26_N12
cycloneive_lcell_comb \main_processor|DP|alu_component|adder1|s5|p2|cout~0 (
// Equation(s):
// \main_processor|DP|alu_component|adder1|s5|p2|cout~0_combout  = (\main_processor|DP|im_mux1_component|f[17]~16_combout  & ((\main_processor|DP|alu_component|adder1|s5|p1|cout~0_combout ) # (\main_processor|CONTROL_UNIT|ALU_op [2] $ 
// (\main_processor|DP|im_mux2_component|Mux14~0_combout )))) # (!\main_processor|DP|im_mux1_component|f[17]~16_combout  & (\main_processor|DP|alu_component|adder1|s5|p1|cout~0_combout  & (\main_processor|CONTROL_UNIT|ALU_op [2] $ 
// (\main_processor|DP|im_mux2_component|Mux14~0_combout ))))

	.dataa(\main_processor|DP|im_mux1_component|f[17]~16_combout ),
	.datab(\main_processor|CONTROL_UNIT|ALU_op [2]),
	.datac(\main_processor|DP|im_mux2_component|Mux14~0_combout ),
	.datad(\main_processor|DP|alu_component|adder1|s5|p1|cout~0_combout ),
	.cin(gnd),
	.combout(\main_processor|DP|alu_component|adder1|s5|p2|cout~0_combout ),
	.cout());
// synopsys translate_off
defparam \main_processor|DP|alu_component|adder1|s5|p2|cout~0 .lut_mask = 16'hBE28;
defparam \main_processor|DP|alu_component|adder1|s5|p2|cout~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y26_N14
cycloneive_lcell_comb \main_processor|DP|alu_component|adder1|s5|p3|cout~0 (
// Equation(s):
// \main_processor|DP|alu_component|adder1|s5|p3|cout~0_combout  = (\main_processor|DP|im_mux1_component|f[18]~17_combout  & ((\main_processor|DP|alu_component|adder1|s5|p2|cout~0_combout ) # (\main_processor|DP|im_mux2_component|Mux13~0_combout  $ 
// (\main_processor|CONTROL_UNIT|ALU_op [2])))) # (!\main_processor|DP|im_mux1_component|f[18]~17_combout  & (\main_processor|DP|alu_component|adder1|s5|p2|cout~0_combout  & (\main_processor|DP|im_mux2_component|Mux13~0_combout  $ 
// (\main_processor|CONTROL_UNIT|ALU_op [2]))))

	.dataa(\main_processor|DP|im_mux2_component|Mux13~0_combout ),
	.datab(\main_processor|CONTROL_UNIT|ALU_op [2]),
	.datac(\main_processor|DP|im_mux1_component|f[18]~17_combout ),
	.datad(\main_processor|DP|alu_component|adder1|s5|p2|cout~0_combout ),
	.cin(gnd),
	.combout(\main_processor|DP|alu_component|adder1|s5|p3|cout~0_combout ),
	.cout());
// synopsys translate_off
defparam \main_processor|DP|alu_component|adder1|s5|p3|cout~0 .lut_mask = 16'hF660;
defparam \main_processor|DP|alu_component|adder1|s5|p3|cout~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y26_N22
cycloneive_lcell_comb \main_processor|DP|alu_component|adder1|s5|p4|cout~0 (
// Equation(s):
// \main_processor|DP|alu_component|adder1|s5|p4|cout~0_combout  = (\main_processor|DP|im_mux1_component|f[19]~18_combout  & ((\main_processor|DP|alu_component|adder1|s5|p3|cout~0_combout ) # (\main_processor|DP|im_mux2_component|Mux12~0_combout  $ 
// (\main_processor|CONTROL_UNIT|ALU_op [2])))) # (!\main_processor|DP|im_mux1_component|f[19]~18_combout  & (\main_processor|DP|alu_component|adder1|s5|p3|cout~0_combout  & (\main_processor|DP|im_mux2_component|Mux12~0_combout  $ 
// (\main_processor|CONTROL_UNIT|ALU_op [2]))))

	.dataa(\main_processor|DP|im_mux2_component|Mux12~0_combout ),
	.datab(\main_processor|CONTROL_UNIT|ALU_op [2]),
	.datac(\main_processor|DP|im_mux1_component|f[19]~18_combout ),
	.datad(\main_processor|DP|alu_component|adder1|s5|p3|cout~0_combout ),
	.cin(gnd),
	.combout(\main_processor|DP|alu_component|adder1|s5|p4|cout~0_combout ),
	.cout());
// synopsys translate_off
defparam \main_processor|DP|alu_component|adder1|s5|p4|cout~0 .lut_mask = 16'hF660;
defparam \main_processor|DP|alu_component|adder1|s5|p4|cout~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y27_N8
cycloneive_lcell_comb \main_processor|DP|im_mux2_component|Mux11~0 (
// Equation(s):
// \main_processor|DP|im_mux2_component|Mux11~0_combout  = (!\main_processor|CONTROL_UNIT|IM_MUX2 [0] & (!\main_processor|CONTROL_UNIT|IM_MUX2 [1] & \main_processor|DP|B_register|Q [20]))

	.dataa(\main_processor|CONTROL_UNIT|IM_MUX2 [0]),
	.datab(\main_processor|CONTROL_UNIT|IM_MUX2 [1]),
	.datac(gnd),
	.datad(\main_processor|DP|B_register|Q [20]),
	.cin(gnd),
	.combout(\main_processor|DP|im_mux2_component|Mux11~0_combout ),
	.cout());
// synopsys translate_off
defparam \main_processor|DP|im_mux2_component|Mux11~0 .lut_mask = 16'h1100;
defparam \main_processor|DP|im_mux2_component|Mux11~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y26_N24
cycloneive_lcell_comb \main_processor|DP|alu_component|adder1|s6|p1|cout~0 (
// Equation(s):
// \main_processor|DP|alu_component|adder1|s6|p1|cout~0_combout  = (\main_processor|DP|im_mux1_component|f[20]~19_combout  & ((\main_processor|DP|alu_component|adder1|s5|p4|cout~0_combout ) # (\main_processor|CONTROL_UNIT|ALU_op [2] $ 
// (\main_processor|DP|im_mux2_component|Mux11~0_combout )))) # (!\main_processor|DP|im_mux1_component|f[20]~19_combout  & (\main_processor|DP|alu_component|adder1|s5|p4|cout~0_combout  & (\main_processor|CONTROL_UNIT|ALU_op [2] $ 
// (\main_processor|DP|im_mux2_component|Mux11~0_combout ))))

	.dataa(\main_processor|CONTROL_UNIT|ALU_op [2]),
	.datab(\main_processor|DP|im_mux1_component|f[20]~19_combout ),
	.datac(\main_processor|DP|alu_component|adder1|s5|p4|cout~0_combout ),
	.datad(\main_processor|DP|im_mux2_component|Mux11~0_combout ),
	.cin(gnd),
	.combout(\main_processor|DP|alu_component|adder1|s6|p1|cout~0_combout ),
	.cout());
// synopsys translate_off
defparam \main_processor|DP|alu_component|adder1|s6|p1|cout~0 .lut_mask = 16'hD4E8;
defparam \main_processor|DP|alu_component|adder1|s6|p1|cout~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y26_N10
cycloneive_lcell_comb \main_processor|DP|alu_component|adder1|s6|p2|cout~0 (
// Equation(s):
// \main_processor|DP|alu_component|adder1|s6|p2|cout~0_combout  = (\main_processor|DP|im_mux1_component|f[21]~20_combout  & ((\main_processor|DP|alu_component|adder1|s6|p1|cout~0_combout ) # (\main_processor|CONTROL_UNIT|ALU_op [2] $ 
// (\main_processor|DP|im_mux2_component|Mux10~0_combout )))) # (!\main_processor|DP|im_mux1_component|f[21]~20_combout  & (\main_processor|DP|alu_component|adder1|s6|p1|cout~0_combout  & (\main_processor|CONTROL_UNIT|ALU_op [2] $ 
// (\main_processor|DP|im_mux2_component|Mux10~0_combout ))))

	.dataa(\main_processor|CONTROL_UNIT|ALU_op [2]),
	.datab(\main_processor|DP|im_mux2_component|Mux10~0_combout ),
	.datac(\main_processor|DP|im_mux1_component|f[21]~20_combout ),
	.datad(\main_processor|DP|alu_component|adder1|s6|p1|cout~0_combout ),
	.cin(gnd),
	.combout(\main_processor|DP|alu_component|adder1|s6|p2|cout~0_combout ),
	.cout());
// synopsys translate_off
defparam \main_processor|DP|alu_component|adder1|s6|p2|cout~0 .lut_mask = 16'hF660;
defparam \main_processor|DP|alu_component|adder1|s6|p2|cout~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y26_N16
cycloneive_lcell_comb \main_processor|DP|alu_component|adder1|s6|p3|cout~0 (
// Equation(s):
// \main_processor|DP|alu_component|adder1|s6|p3|cout~0_combout  = (\main_processor|DP|im_mux1_component|f[22]~21_combout  & ((\main_processor|DP|alu_component|adder1|s6|p2|cout~0_combout ) # (\main_processor|DP|im_mux2_component|Mux9~0_combout  $ 
// (\main_processor|CONTROL_UNIT|ALU_op [2])))) # (!\main_processor|DP|im_mux1_component|f[22]~21_combout  & (\main_processor|DP|alu_component|adder1|s6|p2|cout~0_combout  & (\main_processor|DP|im_mux2_component|Mux9~0_combout  $ 
// (\main_processor|CONTROL_UNIT|ALU_op [2]))))

	.dataa(\main_processor|DP|im_mux2_component|Mux9~0_combout ),
	.datab(\main_processor|CONTROL_UNIT|ALU_op [2]),
	.datac(\main_processor|DP|im_mux1_component|f[22]~21_combout ),
	.datad(\main_processor|DP|alu_component|adder1|s6|p2|cout~0_combout ),
	.cin(gnd),
	.combout(\main_processor|DP|alu_component|adder1|s6|p3|cout~0_combout ),
	.cout());
// synopsys translate_off
defparam \main_processor|DP|alu_component|adder1|s6|p3|cout~0 .lut_mask = 16'hF660;
defparam \main_processor|DP|alu_component|adder1|s6|p3|cout~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y26_N2
cycloneive_lcell_comb \main_processor|DP|alu_component|adder1|s6|p4|cout~0 (
// Equation(s):
// \main_processor|DP|alu_component|adder1|s6|p4|cout~0_combout  = (\main_processor|DP|im_mux1_component|f[23]~22_combout  & ((\main_processor|DP|alu_component|adder1|s6|p3|cout~0_combout ) # (\main_processor|CONTROL_UNIT|ALU_op [2] $ 
// (\main_processor|DP|im_mux2_component|Mux8~0_combout )))) # (!\main_processor|DP|im_mux1_component|f[23]~22_combout  & (\main_processor|DP|alu_component|adder1|s6|p3|cout~0_combout  & (\main_processor|CONTROL_UNIT|ALU_op [2] $ 
// (\main_processor|DP|im_mux2_component|Mux8~0_combout ))))

	.dataa(\main_processor|DP|im_mux1_component|f[23]~22_combout ),
	.datab(\main_processor|CONTROL_UNIT|ALU_op [2]),
	.datac(\main_processor|DP|im_mux2_component|Mux8~0_combout ),
	.datad(\main_processor|DP|alu_component|adder1|s6|p3|cout~0_combout ),
	.cin(gnd),
	.combout(\main_processor|DP|alu_component|adder1|s6|p4|cout~0_combout ),
	.cout());
// synopsys translate_off
defparam \main_processor|DP|alu_component|adder1|s6|p4|cout~0 .lut_mask = 16'hBE28;
defparam \main_processor|DP|alu_component|adder1|s6|p4|cout~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y26_N20
cycloneive_lcell_comb \main_processor|DP|alu_component|adder1|s7|p1|cout~0 (
// Equation(s):
// \main_processor|DP|alu_component|adder1|s7|p1|cout~0_combout  = (\main_processor|DP|im_mux1_component|f[24]~23_combout  & ((\main_processor|DP|alu_component|adder1|s6|p4|cout~0_combout ) # (\main_processor|CONTROL_UNIT|ALU_op [2] $ 
// (\main_processor|DP|im_mux2_component|Mux7~0_combout )))) # (!\main_processor|DP|im_mux1_component|f[24]~23_combout  & (\main_processor|DP|alu_component|adder1|s6|p4|cout~0_combout  & (\main_processor|CONTROL_UNIT|ALU_op [2] $ 
// (\main_processor|DP|im_mux2_component|Mux7~0_combout ))))

	.dataa(\main_processor|CONTROL_UNIT|ALU_op [2]),
	.datab(\main_processor|DP|im_mux1_component|f[24]~23_combout ),
	.datac(\main_processor|DP|im_mux2_component|Mux7~0_combout ),
	.datad(\main_processor|DP|alu_component|adder1|s6|p4|cout~0_combout ),
	.cin(gnd),
	.combout(\main_processor|DP|alu_component|adder1|s7|p1|cout~0_combout ),
	.cout());
// synopsys translate_off
defparam \main_processor|DP|alu_component|adder1|s7|p1|cout~0 .lut_mask = 16'hDE48;
defparam \main_processor|DP|alu_component|adder1|s7|p1|cout~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y26_N18
cycloneive_lcell_comb \main_processor|DP|alu_component|adder1|s7|p2|cout~0 (
// Equation(s):
// \main_processor|DP|alu_component|adder1|s7|p2|cout~0_combout  = (\main_processor|DP|im_mux1_component|f[25]~24_combout  & ((\main_processor|DP|alu_component|adder1|s7|p1|cout~0_combout ) # (\main_processor|DP|im_mux2_component|Mux6~0_combout  $ 
// (\main_processor|CONTROL_UNIT|ALU_op [2])))) # (!\main_processor|DP|im_mux1_component|f[25]~24_combout  & (\main_processor|DP|alu_component|adder1|s7|p1|cout~0_combout  & (\main_processor|DP|im_mux2_component|Mux6~0_combout  $ 
// (\main_processor|CONTROL_UNIT|ALU_op [2]))))

	.dataa(\main_processor|DP|im_mux2_component|Mux6~0_combout ),
	.datab(\main_processor|CONTROL_UNIT|ALU_op [2]),
	.datac(\main_processor|DP|im_mux1_component|f[25]~24_combout ),
	.datad(\main_processor|DP|alu_component|adder1|s7|p1|cout~0_combout ),
	.cin(gnd),
	.combout(\main_processor|DP|alu_component|adder1|s7|p2|cout~0_combout ),
	.cout());
// synopsys translate_off
defparam \main_processor|DP|alu_component|adder1|s7|p2|cout~0 .lut_mask = 16'hF660;
defparam \main_processor|DP|alu_component|adder1|s7|p2|cout~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y26_N28
cycloneive_lcell_comb \main_processor|DP|alu_component|adder1|s7|p3|cout~0 (
// Equation(s):
// \main_processor|DP|alu_component|adder1|s7|p3|cout~0_combout  = (\main_processor|DP|im_mux1_component|f[26]~25_combout  & ((\main_processor|DP|alu_component|adder1|s7|p2|cout~0_combout ) # (\main_processor|CONTROL_UNIT|ALU_op [2] $ 
// (\main_processor|DP|im_mux2_component|Mux5~0_combout )))) # (!\main_processor|DP|im_mux1_component|f[26]~25_combout  & (\main_processor|DP|alu_component|adder1|s7|p2|cout~0_combout  & (\main_processor|CONTROL_UNIT|ALU_op [2] $ 
// (\main_processor|DP|im_mux2_component|Mux5~0_combout ))))

	.dataa(\main_processor|CONTROL_UNIT|ALU_op [2]),
	.datab(\main_processor|DP|im_mux1_component|f[26]~25_combout ),
	.datac(\main_processor|DP|im_mux2_component|Mux5~0_combout ),
	.datad(\main_processor|DP|alu_component|adder1|s7|p2|cout~0_combout ),
	.cin(gnd),
	.combout(\main_processor|DP|alu_component|adder1|s7|p3|cout~0_combout ),
	.cout());
// synopsys translate_off
defparam \main_processor|DP|alu_component|adder1|s7|p3|cout~0 .lut_mask = 16'hDE48;
defparam \main_processor|DP|alu_component|adder1|s7|p3|cout~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y26_N6
cycloneive_lcell_comb \main_processor|DP|alu_component|adder1|s7|p4|cout~0 (
// Equation(s):
// \main_processor|DP|alu_component|adder1|s7|p4|cout~0_combout  = (\main_processor|DP|im_mux1_component|f[27]~26_combout  & ((\main_processor|DP|alu_component|adder1|s7|p3|cout~0_combout ) # (\main_processor|CONTROL_UNIT|ALU_op [2] $ 
// (\main_processor|DP|im_mux2_component|Mux4~0_combout )))) # (!\main_processor|DP|im_mux1_component|f[27]~26_combout  & (\main_processor|DP|alu_component|adder1|s7|p3|cout~0_combout  & (\main_processor|CONTROL_UNIT|ALU_op [2] $ 
// (\main_processor|DP|im_mux2_component|Mux4~0_combout ))))

	.dataa(\main_processor|DP|im_mux1_component|f[27]~26_combout ),
	.datab(\main_processor|CONTROL_UNIT|ALU_op [2]),
	.datac(\main_processor|DP|im_mux2_component|Mux4~0_combout ),
	.datad(\main_processor|DP|alu_component|adder1|s7|p3|cout~0_combout ),
	.cin(gnd),
	.combout(\main_processor|DP|alu_component|adder1|s7|p4|cout~0_combout ),
	.cout());
// synopsys translate_off
defparam \main_processor|DP|alu_component|adder1|s7|p4|cout~0 .lut_mask = 16'hBE28;
defparam \main_processor|DP|alu_component|adder1|s7|p4|cout~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y26_N4
cycloneive_lcell_comb \main_processor|DP|alu_component|adder1|s8|p1|cout~0 (
// Equation(s):
// \main_processor|DP|alu_component|adder1|s8|p1|cout~0_combout  = (\main_processor|DP|im_mux1_component|f[28]~27_combout  & ((\main_processor|DP|alu_component|adder1|s7|p4|cout~0_combout ) # (\main_processor|CONTROL_UNIT|ALU_op [2] $ 
// (\main_processor|DP|im_mux2_component|Mux3~0_combout )))) # (!\main_processor|DP|im_mux1_component|f[28]~27_combout  & (\main_processor|DP|alu_component|adder1|s7|p4|cout~0_combout  & (\main_processor|CONTROL_UNIT|ALU_op [2] $ 
// (\main_processor|DP|im_mux2_component|Mux3~0_combout ))))

	.dataa(\main_processor|CONTROL_UNIT|ALU_op [2]),
	.datab(\main_processor|DP|im_mux1_component|f[28]~27_combout ),
	.datac(\main_processor|DP|im_mux2_component|Mux3~0_combout ),
	.datad(\main_processor|DP|alu_component|adder1|s7|p4|cout~0_combout ),
	.cin(gnd),
	.combout(\main_processor|DP|alu_component|adder1|s8|p1|cout~0_combout ),
	.cout());
// synopsys translate_off
defparam \main_processor|DP|alu_component|adder1|s8|p1|cout~0 .lut_mask = 16'hDE48;
defparam \main_processor|DP|alu_component|adder1|s8|p1|cout~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X48_Y26_N20
cycloneive_lcell_comb \main_processor|DP|alu_component|adder1|s8|p2|s (
// Equation(s):
// \main_processor|DP|alu_component|adder1|s8|p2|s~combout  = \main_processor|DP|im_mux1_component|f[29]~28_combout  $ (\main_processor|CONTROL_UNIT|ALU_op [2] $ (\main_processor|DP|im_mux2_component|Mux2~0_combout  $ 
// (\main_processor|DP|alu_component|adder1|s8|p1|cout~0_combout )))

	.dataa(\main_processor|DP|im_mux1_component|f[29]~28_combout ),
	.datab(\main_processor|CONTROL_UNIT|ALU_op [2]),
	.datac(\main_processor|DP|im_mux2_component|Mux2~0_combout ),
	.datad(\main_processor|DP|alu_component|adder1|s8|p1|cout~0_combout ),
	.cin(gnd),
	.combout(\main_processor|DP|alu_component|adder1|s8|p2|s~combout ),
	.cout());
// synopsys translate_off
defparam \main_processor|DP|alu_component|adder1|s8|p2|s .lut_mask = 16'h6996;
defparam \main_processor|DP|alu_component|adder1|s8|p2|s .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X48_Y26_N4
cycloneive_lcell_comb \main_processor|DP|alu_component|mux1|Mux29~2 (
// Equation(s):
// \main_processor|DP|alu_component|mux1|Mux29~2_combout  = (\main_processor|CONTROL_UNIT|ALU_op [1] & ((\main_processor|DP|alu_component|adder1|s8|p2|s~combout ))) # (!\main_processor|CONTROL_UNIT|ALU_op [1] & 
// (\main_processor|DP|alu_component|mux1|Mux29~1_combout ))

	.dataa(\main_processor|DP|alu_component|mux1|Mux29~1_combout ),
	.datab(gnd),
	.datac(\main_processor|CONTROL_UNIT|ALU_op [1]),
	.datad(\main_processor|DP|alu_component|adder1|s8|p2|s~combout ),
	.cin(gnd),
	.combout(\main_processor|DP|alu_component|mux1|Mux29~2_combout ),
	.cout());
// synopsys translate_off
defparam \main_processor|DP|alu_component|mux1|Mux29~2 .lut_mask = 16'hFA0A;
defparam \main_processor|DP|alu_component|mux1|Mux29~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X48_Y26_N0
cycloneive_lcell_comb \main_processor|DP|B_multiplexer|f[29]~29 (
// Equation(s):
// \main_processor|DP|B_multiplexer|f[29]~29_combout  = (!\main_processor|CONTROL_UNIT|B_Mux~combout  & ((\main_processor|DP|mux_data|Mux2~2_combout ) # ((\main_processor|DP|mux_data|Mux31~2_combout  & \main_processor|DP|alu_component|mux1|Mux29~2_combout 
// ))))

	.dataa(\main_processor|CONTROL_UNIT|B_Mux~combout ),
	.datab(\main_processor|DP|mux_data|Mux31~2_combout ),
	.datac(\main_processor|DP|alu_component|mux1|Mux29~2_combout ),
	.datad(\main_processor|DP|mux_data|Mux2~2_combout ),
	.cin(gnd),
	.combout(\main_processor|DP|B_multiplexer|f[29]~29_combout ),
	.cout());
// synopsys translate_off
defparam \main_processor|DP|B_multiplexer|f[29]~29 .lut_mask = 16'h5540;
defparam \main_processor|DP|B_multiplexer|f[29]~29 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X48_Y26_N1
dffeas \main_processor|DP|B_register|Q[29] (
	.clk(\cpuClk~inputclkctrl_outclk ),
	.d(\main_processor|DP|B_multiplexer|f[29]~29_combout ),
	.asdata(vcc),
	.clrn(!\main_processor|CONTROL_UNIT|clr_B~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\main_processor|CONTROL_UNIT|ld_B~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\main_processor|DP|B_register|Q [29]),
	.prn(vcc));
// synopsys translate_off
defparam \main_processor|DP|B_register|Q[29] .is_wysiwyg = "true";
defparam \main_processor|DP|B_register|Q[29] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X55_Y28_N20
cycloneive_lcell_comb \main_processor|DP|Data_memory_multiplexer|f[29]~29 (
// Equation(s):
// \main_processor|DP|Data_memory_multiplexer|f[29]~29_combout  = (\main_processor|CONTROL_UNIT|REG_Mux~combout  & (\main_processor|DP|B_register|Q [29])) # (!\main_processor|CONTROL_UNIT|REG_Mux~combout  & ((\main_processor|DP|A_register|Q [29])))

	.dataa(\main_processor|DP|B_register|Q [29]),
	.datab(\main_processor|CONTROL_UNIT|REG_Mux~combout ),
	.datac(\main_processor|DP|A_register|Q [29]),
	.datad(gnd),
	.cin(gnd),
	.combout(\main_processor|DP|Data_memory_multiplexer|f[29]~29_combout ),
	.cout());
// synopsys translate_off
defparam \main_processor|DP|Data_memory_multiplexer|f[29]~29 .lut_mask = 16'hB8B8;
defparam \main_processor|DP|Data_memory_multiplexer|f[29]~29 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X48_Y27_N14
cycloneive_lcell_comb \main_processor|DP|B_multiplexer|f[30]~30 (
// Equation(s):
// \main_processor|DP|B_multiplexer|f[30]~30_combout  = (!\main_processor|CONTROL_UNIT|B_Mux~combout  & \main_processor|DP|mux_data|Mux1~1_combout )

	.dataa(gnd),
	.datab(\main_processor|CONTROL_UNIT|B_Mux~combout ),
	.datac(gnd),
	.datad(\main_processor|DP|mux_data|Mux1~1_combout ),
	.cin(gnd),
	.combout(\main_processor|DP|B_multiplexer|f[30]~30_combout ),
	.cout());
// synopsys translate_off
defparam \main_processor|DP|B_multiplexer|f[30]~30 .lut_mask = 16'h3300;
defparam \main_processor|DP|B_multiplexer|f[30]~30 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X48_Y27_N15
dffeas \main_processor|DP|B_register|Q[30] (
	.clk(\cpuClk~inputclkctrl_outclk ),
	.d(\main_processor|DP|B_multiplexer|f[30]~30_combout ),
	.asdata(vcc),
	.clrn(!\main_processor|CONTROL_UNIT|clr_B~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\main_processor|CONTROL_UNIT|ld_B~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\main_processor|DP|B_register|Q [30]),
	.prn(vcc));
// synopsys translate_off
defparam \main_processor|DP|B_register|Q[30] .is_wysiwyg = "true";
defparam \main_processor|DP|B_register|Q[30] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X55_Y28_N22
cycloneive_lcell_comb \main_processor|DP|Data_memory_multiplexer|f[30]~30 (
// Equation(s):
// \main_processor|DP|Data_memory_multiplexer|f[30]~30_combout  = (\main_processor|CONTROL_UNIT|REG_Mux~combout  & (\main_processor|DP|B_register|Q [30])) # (!\main_processor|CONTROL_UNIT|REG_Mux~combout  & ((\main_processor|DP|A_register|Q [30])))

	.dataa(\main_processor|CONTROL_UNIT|REG_Mux~combout ),
	.datab(\main_processor|DP|B_register|Q [30]),
	.datac(\main_processor|DP|A_register|Q [30]),
	.datad(gnd),
	.cin(gnd),
	.combout(\main_processor|DP|Data_memory_multiplexer|f[30]~30_combout ),
	.cout());
// synopsys translate_off
defparam \main_processor|DP|Data_memory_multiplexer|f[30]~30 .lut_mask = 16'hD8D8;
defparam \main_processor|DP|Data_memory_multiplexer|f[30]~30 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X48_Y29_N8
cycloneive_lcell_comb \main_processor|DP|B_multiplexer|f[31]~31 (
// Equation(s):
// \main_processor|DP|B_multiplexer|f[31]~31_combout  = (!\main_processor|CONTROL_UNIT|B_Mux~combout  & \main_processor|DP|mux_data|Mux0~1_combout )

	.dataa(\main_processor|CONTROL_UNIT|B_Mux~combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(\main_processor|DP|mux_data|Mux0~1_combout ),
	.cin(gnd),
	.combout(\main_processor|DP|B_multiplexer|f[31]~31_combout ),
	.cout());
// synopsys translate_off
defparam \main_processor|DP|B_multiplexer|f[31]~31 .lut_mask = 16'h5500;
defparam \main_processor|DP|B_multiplexer|f[31]~31 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X48_Y29_N9
dffeas \main_processor|DP|B_register|Q[31] (
	.clk(\cpuClk~inputclkctrl_outclk ),
	.d(\main_processor|DP|B_multiplexer|f[31]~31_combout ),
	.asdata(vcc),
	.clrn(!\main_processor|CONTROL_UNIT|clr_B~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\main_processor|CONTROL_UNIT|ld_B~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\main_processor|DP|B_register|Q [31]),
	.prn(vcc));
// synopsys translate_off
defparam \main_processor|DP|B_register|Q[31] .is_wysiwyg = "true";
defparam \main_processor|DP|B_register|Q[31] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X48_Y29_N24
cycloneive_lcell_comb \main_processor|DP|A_multiplexer|f[31]~31 (
// Equation(s):
// \main_processor|DP|A_multiplexer|f[31]~31_combout  = (!\main_processor|CONTROL_UNIT|A_Mux~combout  & \main_processor|DP|mux_data|Mux0~1_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\main_processor|CONTROL_UNIT|A_Mux~combout ),
	.datad(\main_processor|DP|mux_data|Mux0~1_combout ),
	.cin(gnd),
	.combout(\main_processor|DP|A_multiplexer|f[31]~31_combout ),
	.cout());
// synopsys translate_off
defparam \main_processor|DP|A_multiplexer|f[31]~31 .lut_mask = 16'h0F00;
defparam \main_processor|DP|A_multiplexer|f[31]~31 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X48_Y29_N25
dffeas \main_processor|DP|A_register|Q[31] (
	.clk(\cpuClk~inputclkctrl_outclk ),
	.d(\main_processor|DP|A_multiplexer|f[31]~31_combout ),
	.asdata(vcc),
	.clrn(!\main_processor|CONTROL_UNIT|clr_A~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\main_processor|CONTROL_UNIT|ld_A~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\main_processor|DP|A_register|Q [31]),
	.prn(vcc));
// synopsys translate_off
defparam \main_processor|DP|A_register|Q[31] .is_wysiwyg = "true";
defparam \main_processor|DP|A_register|Q[31] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X48_Y29_N28
cycloneive_lcell_comb \main_processor|DP|Data_memory_multiplexer|f[31]~31 (
// Equation(s):
// \main_processor|DP|Data_memory_multiplexer|f[31]~31_combout  = (\main_processor|CONTROL_UNIT|REG_Mux~combout  & (\main_processor|DP|B_register|Q [31])) # (!\main_processor|CONTROL_UNIT|REG_Mux~combout  & ((\main_processor|DP|A_register|Q [31])))

	.dataa(gnd),
	.datab(\main_processor|DP|B_register|Q [31]),
	.datac(\main_processor|CONTROL_UNIT|REG_Mux~combout ),
	.datad(\main_processor|DP|A_register|Q [31]),
	.cin(gnd),
	.combout(\main_processor|DP|Data_memory_multiplexer|f[31]~31_combout ),
	.cout());
// synopsys translate_off
defparam \main_processor|DP|Data_memory_multiplexer|f[31]~31 .lut_mask = 16'hCFC0;
defparam \main_processor|DP|Data_memory_multiplexer|f[31]~31 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X51_Y28_N0
cycloneive_ram_block \main_processor|DP|Data_Memory_Module|Memory_rtl_0|auto_generated|ram_block1a0 (
	.portawe(\main_processor|DP|Data_Memory_Module|Memory~41_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(!\main_processor|CONTROL_UNIT|ld_IR~combout ),
	.clk0(!\cpuClk~inputclkctrl_outclk ),
	.clk1(\cpuClk~inputclkctrl_outclk ),
	.ena0(\main_processor|DP|Data_Memory_Module|Memory~41_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({gnd,gnd,gnd,gnd,\main_processor|DP|Data_memory_multiplexer|f[31]~31_combout ,\main_processor|DP|Data_memory_multiplexer|f[30]~30_combout ,\main_processor|DP|Data_memory_multiplexer|f[29]~29_combout ,\main_processor|DP|Data_memory_multiplexer|f[28]~28_combout ,
\main_processor|DP|Data_memory_multiplexer|f[27]~27_combout ,\main_processor|DP|Data_memory_multiplexer|f[26]~26_combout ,\main_processor|DP|Data_memory_multiplexer|f[25]~25_combout ,\main_processor|DP|Data_memory_multiplexer|f[24]~24_combout ,
\main_processor|DP|Data_memory_multiplexer|f[23]~23_combout ,\main_processor|DP|Data_memory_multiplexer|f[22]~22_combout ,\main_processor|DP|Data_memory_multiplexer|f[21]~21_combout ,\main_processor|DP|Data_memory_multiplexer|f[20]~20_combout ,
\main_processor|DP|Data_memory_multiplexer|f[19]~19_combout ,\main_processor|DP|Data_memory_multiplexer|f[18]~18_combout ,\main_processor|DP|Data_memory_multiplexer|f[17]~17_combout ,\main_processor|DP|Data_memory_multiplexer|f[16]~16_combout ,
\main_processor|DP|Data_memory_multiplexer|f[15]~15_combout ,\main_processor|DP|Data_memory_multiplexer|f[14]~14_combout ,\main_processor|DP|Data_memory_multiplexer|f[13]~13_combout ,\main_processor|DP|Data_memory_multiplexer|f[12]~12_combout ,
\main_processor|DP|Data_memory_multiplexer|f[11]~11_combout ,\main_processor|DP|Data_memory_multiplexer|f[10]~10_combout ,\main_processor|DP|Data_memory_multiplexer|f[9]~9_combout ,\main_processor|DP|Data_memory_multiplexer|f[8]~8_combout ,
\main_processor|DP|Data_memory_multiplexer|f[7]~7_combout ,\main_processor|DP|Data_memory_multiplexer|f[6]~6_combout ,\main_processor|DP|Data_memory_multiplexer|f[5]~5_combout ,\main_processor|DP|Data_memory_multiplexer|f[4]~4_combout ,
\main_processor|DP|Data_memory_multiplexer|f[3]~3_combout ,\main_processor|DP|Data_memory_multiplexer|f[2]~2_combout ,\main_processor|DP|Data_memory_multiplexer|f[1]~1_combout ,\main_processor|DP|Data_memory_multiplexer|f[0]~0_combout }),
	.portaaddr({\main_processor|DP|ir_register|Q [7],\main_processor|DP|ir_register|Q [6],\main_processor|DP|ir_register|Q [5],\main_processor|DP|ir_register|Q [4],\main_processor|DP|ir_register|Q [3],\main_processor|DP|ir_register|Q [2],\main_processor|DP|ir_register|Q [1],
\main_processor|DP|ir_register|Q [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(36'b000000000000000000000000000000000000),
	.portbaddr({\main_processor|DP|mux_data|Mux24~3_combout ,\main_processor|DP|mux_data|Mux25~3_combout ,\main_processor|DP|mux_data|Mux26~3_combout ,\main_processor|DP|mux_data|Mux27~3_combout ,\main_processor|DP|mux_data|Mux28~3_combout ,
\main_processor|DP|mux_data|Mux29~3_combout ,\main_processor|DP|mux_data|Mux30~3_combout ,\main_processor|DP|mux_data|Mux31~1_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\main_processor|DP|Data_Memory_Module|Memory_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \main_processor|DP|Data_Memory_Module|Memory_rtl_0|auto_generated|ram_block1a0 .clk0_core_clock_enable = "ena0";
defparam \main_processor|DP|Data_Memory_Module|Memory_rtl_0|auto_generated|ram_block1a0 .data_interleave_offset_in_bits = 1;
defparam \main_processor|DP|Data_Memory_Module|Memory_rtl_0|auto_generated|ram_block1a0 .data_interleave_width_in_bits = 1;
defparam \main_processor|DP|Data_Memory_Module|Memory_rtl_0|auto_generated|ram_block1a0 .logical_ram_name = "cpu1:main_processor|datapath:DP|data_mem:Data_Memory_Module|altsyncram:Memory_rtl_0|altsyncram_hie1:auto_generated|ALTSYNCRAM";
defparam \main_processor|DP|Data_Memory_Module|Memory_rtl_0|auto_generated|ram_block1a0 .mixed_port_feed_through_mode = "dont_care";
defparam \main_processor|DP|Data_Memory_Module|Memory_rtl_0|auto_generated|ram_block1a0 .operation_mode = "dual_port";
defparam \main_processor|DP|Data_Memory_Module|Memory_rtl_0|auto_generated|ram_block1a0 .port_a_address_clear = "none";
defparam \main_processor|DP|Data_Memory_Module|Memory_rtl_0|auto_generated|ram_block1a0 .port_a_address_width = 8;
defparam \main_processor|DP|Data_Memory_Module|Memory_rtl_0|auto_generated|ram_block1a0 .port_a_byte_enable_clock = "none";
defparam \main_processor|DP|Data_Memory_Module|Memory_rtl_0|auto_generated|ram_block1a0 .port_a_data_out_clear = "none";
defparam \main_processor|DP|Data_Memory_Module|Memory_rtl_0|auto_generated|ram_block1a0 .port_a_data_out_clock = "none";
defparam \main_processor|DP|Data_Memory_Module|Memory_rtl_0|auto_generated|ram_block1a0 .port_a_data_width = 36;
defparam \main_processor|DP|Data_Memory_Module|Memory_rtl_0|auto_generated|ram_block1a0 .port_a_first_address = 0;
defparam \main_processor|DP|Data_Memory_Module|Memory_rtl_0|auto_generated|ram_block1a0 .port_a_first_bit_number = 0;
defparam \main_processor|DP|Data_Memory_Module|Memory_rtl_0|auto_generated|ram_block1a0 .port_a_last_address = 255;
defparam \main_processor|DP|Data_Memory_Module|Memory_rtl_0|auto_generated|ram_block1a0 .port_a_logical_ram_depth = 256;
defparam \main_processor|DP|Data_Memory_Module|Memory_rtl_0|auto_generated|ram_block1a0 .port_a_logical_ram_width = 32;
defparam \main_processor|DP|Data_Memory_Module|Memory_rtl_0|auto_generated|ram_block1a0 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \main_processor|DP|Data_Memory_Module|Memory_rtl_0|auto_generated|ram_block1a0 .port_b_address_clear = "none";
defparam \main_processor|DP|Data_Memory_Module|Memory_rtl_0|auto_generated|ram_block1a0 .port_b_address_clock = "clock1";
defparam \main_processor|DP|Data_Memory_Module|Memory_rtl_0|auto_generated|ram_block1a0 .port_b_address_width = 8;
defparam \main_processor|DP|Data_Memory_Module|Memory_rtl_0|auto_generated|ram_block1a0 .port_b_data_out_clear = "none";
defparam \main_processor|DP|Data_Memory_Module|Memory_rtl_0|auto_generated|ram_block1a0 .port_b_data_out_clock = "none";
defparam \main_processor|DP|Data_Memory_Module|Memory_rtl_0|auto_generated|ram_block1a0 .port_b_data_width = 36;
defparam \main_processor|DP|Data_Memory_Module|Memory_rtl_0|auto_generated|ram_block1a0 .port_b_first_address = 0;
defparam \main_processor|DP|Data_Memory_Module|Memory_rtl_0|auto_generated|ram_block1a0 .port_b_first_bit_number = 0;
defparam \main_processor|DP|Data_Memory_Module|Memory_rtl_0|auto_generated|ram_block1a0 .port_b_last_address = 255;
defparam \main_processor|DP|Data_Memory_Module|Memory_rtl_0|auto_generated|ram_block1a0 .port_b_logical_ram_depth = 256;
defparam \main_processor|DP|Data_Memory_Module|Memory_rtl_0|auto_generated|ram_block1a0 .port_b_logical_ram_width = 32;
defparam \main_processor|DP|Data_Memory_Module|Memory_rtl_0|auto_generated|ram_block1a0 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \main_processor|DP|Data_Memory_Module|Memory_rtl_0|auto_generated|ram_block1a0 .port_b_read_enable_clock = "clock1";
defparam \main_processor|DP|Data_Memory_Module|Memory_rtl_0|auto_generated|ram_block1a0 .ram_block_type = "M9K";
// synopsys translate_on

// Location: LCCOMB_X50_Y30_N28
cycloneive_lcell_comb \main_processor|DP|Data_Memory_Module|data_out~28 (
// Equation(s):
// \main_processor|DP|Data_Memory_Module|data_out~28_combout  = (\main_processor|DP|Data_Memory_Module|Memory_rtl_0|auto_generated|ram_block1a28  & (\main_processor|CONTROL_UNIT|en~q  & !\main_processor|CONTROL_UNIT|wen~q ))

	.dataa(\main_processor|DP|Data_Memory_Module|Memory_rtl_0|auto_generated|ram_block1a28 ),
	.datab(gnd),
	.datac(\main_processor|CONTROL_UNIT|en~q ),
	.datad(\main_processor|CONTROL_UNIT|wen~q ),
	.cin(gnd),
	.combout(\main_processor|DP|Data_Memory_Module|data_out~28_combout ),
	.cout());
// synopsys translate_off
defparam \main_processor|DP|Data_Memory_Module|data_out~28 .lut_mask = 16'h00A0;
defparam \main_processor|DP|Data_Memory_Module|data_out~28 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X50_Y30_N29
dffeas \main_processor|DP|Data_Memory_Module|data_out[28] (
	.clk(!\cpuClk~inputclkctrl_outclk ),
	.d(\main_processor|DP|Data_Memory_Module|data_out~28_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\main_processor|DP|Data_Memory_Module|data_out [28]),
	.prn(vcc));
// synopsys translate_off
defparam \main_processor|DP|Data_Memory_Module|data_out[28] .is_wysiwyg = "true";
defparam \main_processor|DP|Data_Memory_Module|data_out[28] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X52_Y27_N8
cycloneive_lcell_comb \~GND (
// Equation(s):
// \~GND~combout  = GND

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\~GND~combout ),
	.cout());
// synopsys translate_off
defparam \~GND .lut_mask = 16'h0000;
defparam \~GND .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y30_N30
cycloneive_lcell_comb \main_processor|CONTROL_UNIT|inc_PC~8 (
// Equation(s):
// \main_processor|CONTROL_UNIT|inc_PC~8_combout  = (!\main_processor|DP|ir_register|Q [28] & ((\main_processor|DP|ir_register|Q [31] & (!\main_processor|DP|ir_register|Q [29] & !\main_processor|DP|ir_register|Q [30])) # (!\main_processor|DP|ir_register|Q 
// [31] & (\main_processor|DP|ir_register|Q [29] & \main_processor|DP|ir_register|Q [30]))))

	.dataa(\main_processor|DP|ir_register|Q [31]),
	.datab(\main_processor|DP|ir_register|Q [28]),
	.datac(\main_processor|DP|ir_register|Q [29]),
	.datad(\main_processor|DP|ir_register|Q [30]),
	.cin(gnd),
	.combout(\main_processor|CONTROL_UNIT|inc_PC~8_combout ),
	.cout());
// synopsys translate_off
defparam \main_processor|CONTROL_UNIT|inc_PC~8 .lut_mask = 16'h1002;
defparam \main_processor|CONTROL_UNIT|inc_PC~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y30_N4
cycloneive_lcell_comb \main_processor|CONTROL_UNIT|inc_PC~9 (
// Equation(s):
// \main_processor|CONTROL_UNIT|inc_PC~9_combout  = ((\main_processor|CONTROL_UNIT|inc_PC~8_combout ) # (\main_processor|CONTROL_UNIT|Equal7~7_combout )) # (!\main_processor|CONTROL_UNIT|present_state.state_2~q )

	.dataa(gnd),
	.datab(\main_processor|CONTROL_UNIT|present_state.state_2~q ),
	.datac(\main_processor|CONTROL_UNIT|inc_PC~8_combout ),
	.datad(\main_processor|CONTROL_UNIT|Equal7~7_combout ),
	.cin(gnd),
	.combout(\main_processor|CONTROL_UNIT|inc_PC~9_combout ),
	.cout());
// synopsys translate_off
defparam \main_processor|CONTROL_UNIT|inc_PC~9 .lut_mask = 16'hFFF3;
defparam \main_processor|CONTROL_UNIT|inc_PC~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X47_Y27_N12
cycloneive_lcell_comb \main_processor|CONTROL_UNIT|ld_PC~0 (
// Equation(s):
// \main_processor|CONTROL_UNIT|ld_PC~0_combout  = (\main_processor|CONTROL_UNIT|inc_PC~9_combout  & (\main_processor|CONTROL_UNIT|present_state.state_0~q )) # (!\main_processor|CONTROL_UNIT|inc_PC~9_combout  & ((\main_processor|CONTROL_UNIT|inc_PC~5_combout 
// )))

	.dataa(\main_processor|CONTROL_UNIT|present_state.state_0~q ),
	.datab(gnd),
	.datac(\main_processor|CONTROL_UNIT|inc_PC~9_combout ),
	.datad(\main_processor|CONTROL_UNIT|inc_PC~5_combout ),
	.cin(gnd),
	.combout(\main_processor|CONTROL_UNIT|ld_PC~0_combout ),
	.cout());
// synopsys translate_off
defparam \main_processor|CONTROL_UNIT|ld_PC~0 .lut_mask = 16'hAFA0;
defparam \main_processor|CONTROL_UNIT|ld_PC~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X47_Y27_N26
cycloneive_lcell_comb \main_processor|CONTROL_UNIT|ld_PC (
// Equation(s):
// \main_processor|CONTROL_UNIT|ld_PC~combout  = (GLOBAL(\main_processor|CONTROL_UNIT|inc_PC~7clkctrl_outclk ) & ((\main_processor|CONTROL_UNIT|ld_PC~0_combout ))) # (!GLOBAL(\main_processor|CONTROL_UNIT|inc_PC~7clkctrl_outclk ) & 
// (\main_processor|CONTROL_UNIT|ld_PC~combout ))

	.dataa(\main_processor|CONTROL_UNIT|ld_PC~combout ),
	.datab(gnd),
	.datac(\main_processor|CONTROL_UNIT|ld_PC~0_combout ),
	.datad(\main_processor|CONTROL_UNIT|inc_PC~7clkctrl_outclk ),
	.cin(gnd),
	.combout(\main_processor|CONTROL_UNIT|ld_PC~combout ),
	.cout());
// synopsys translate_off
defparam \main_processor|CONTROL_UNIT|ld_PC .lut_mask = 16'hF0AA;
defparam \main_processor|CONTROL_UNIT|ld_PC .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y27_N28
cycloneive_lcell_comb \main_processor|DP|pc_component|q[0]~0 (
// Equation(s):
// \main_processor|DP|pc_component|q[0]~0_combout  = (\main_processor|CONTROL_UNIT|ld_PC~combout  & (\main_processor|DP|ir_register|Q [0])) # (!\main_processor|CONTROL_UNIT|ld_PC~combout  & ((\main_processor|DP|pc_component|q[0]~reg0_q )))

	.dataa(\main_processor|DP|ir_register|Q [0]),
	.datab(gnd),
	.datac(\main_processor|DP|pc_component|q[0]~reg0_q ),
	.datad(\main_processor|CONTROL_UNIT|ld_PC~combout ),
	.cin(gnd),
	.combout(\main_processor|DP|pc_component|q[0]~0_combout ),
	.cout());
// synopsys translate_off
defparam \main_processor|DP|pc_component|q[0]~0 .lut_mask = 16'hAAF0;
defparam \main_processor|DP|pc_component|q[0]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X45_Y27_N0
cycloneive_lcell_comb \main_processor|DP|pc_component|Add0~0 (
// Equation(s):
// \main_processor|DP|pc_component|Add0~0_combout  = \main_processor|DP|pc_component|q[0]~reg0_q  $ (VCC)
// \main_processor|DP|pc_component|Add0~1  = CARRY(\main_processor|DP|pc_component|q[0]~reg0_q )

	.dataa(gnd),
	.datab(\main_processor|DP|pc_component|q[0]~reg0_q ),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\main_processor|DP|pc_component|Add0~0_combout ),
	.cout(\main_processor|DP|pc_component|Add0~1 ));
// synopsys translate_off
defparam \main_processor|DP|pc_component|Add0~0 .lut_mask = 16'h33CC;
defparam \main_processor|DP|pc_component|Add0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X46_Y27_N26
cycloneive_lcell_comb \main_processor|RC|Clr_PC~feeder (
// Equation(s):
// \main_processor|RC|Clr_PC~feeder_combout  = \rst~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\rst~input_o ),
	.cin(gnd),
	.combout(\main_processor|RC|Clr_PC~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \main_processor|RC|Clr_PC~feeder .lut_mask = 16'hFF00;
defparam \main_processor|RC|Clr_PC~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X46_Y27_N27
dffeas \main_processor|RC|Clr_PC (
	.clk(\cpuClk~inputclkctrl_outclk ),
	.d(\main_processor|RC|Clr_PC~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\main_processor|RC|Enable_PD~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\main_processor|RC|Clr_PC~q ),
	.prn(vcc));
// synopsys translate_off
defparam \main_processor|RC|Clr_PC .is_wysiwyg = "true";
defparam \main_processor|RC|Clr_PC .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X47_Y27_N6
cycloneive_lcell_comb \main_processor|CONTROL_UNIT|inc_PC~10 (
// Equation(s):
// \main_processor|CONTROL_UNIT|inc_PC~10_combout  = (\main_processor|CONTROL_UNIT|inc_PC~9_combout  & (\main_processor|CONTROL_UNIT|present_state.state_0~q  & (\main_processor|CONTROL_UNIT|present_state.state_1~q ))) # 
// (!\main_processor|CONTROL_UNIT|inc_PC~9_combout  & (((\main_processor|CONTROL_UNIT|inc_PC~5_combout ))))

	.dataa(\main_processor|CONTROL_UNIT|present_state.state_0~q ),
	.datab(\main_processor|CONTROL_UNIT|present_state.state_1~q ),
	.datac(\main_processor|CONTROL_UNIT|inc_PC~9_combout ),
	.datad(\main_processor|CONTROL_UNIT|inc_PC~5_combout ),
	.cin(gnd),
	.combout(\main_processor|CONTROL_UNIT|inc_PC~10_combout ),
	.cout());
// synopsys translate_off
defparam \main_processor|CONTROL_UNIT|inc_PC~10 .lut_mask = 16'h8F80;
defparam \main_processor|CONTROL_UNIT|inc_PC~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X47_Y27_N18
cycloneive_lcell_comb \main_processor|CONTROL_UNIT|inc_PC (
// Equation(s):
// \main_processor|CONTROL_UNIT|inc_PC~combout  = (GLOBAL(\main_processor|CONTROL_UNIT|inc_PC~7clkctrl_outclk ) & ((\main_processor|CONTROL_UNIT|inc_PC~10_combout ))) # (!GLOBAL(\main_processor|CONTROL_UNIT|inc_PC~7clkctrl_outclk ) & 
// (\main_processor|CONTROL_UNIT|inc_PC~combout ))

	.dataa(gnd),
	.datab(\main_processor|CONTROL_UNIT|inc_PC~combout ),
	.datac(\main_processor|CONTROL_UNIT|inc_PC~10_combout ),
	.datad(\main_processor|CONTROL_UNIT|inc_PC~7clkctrl_outclk ),
	.cin(gnd),
	.combout(\main_processor|CONTROL_UNIT|inc_PC~combout ),
	.cout());
// synopsys translate_off
defparam \main_processor|CONTROL_UNIT|inc_PC .lut_mask = 16'hF0CC;
defparam \main_processor|CONTROL_UNIT|inc_PC .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X50_Y27_N29
dffeas \main_processor|DP|pc_component|q[0]~reg0 (
	.clk(\cpuClk~inputclkctrl_outclk ),
	.d(\main_processor|DP|pc_component|q[0]~0_combout ),
	.asdata(\main_processor|DP|pc_component|Add0~0_combout ),
	.clrn(!\main_processor|RC|Clr_PC~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\main_processor|CONTROL_UNIT|inc_PC~combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\main_processor|DP|pc_component|q[0]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \main_processor|DP|pc_component|q[0]~reg0 .is_wysiwyg = "true";
defparam \main_processor|DP|pc_component|q[0]~reg0 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X50_Y27_N14
cycloneive_lcell_comb \main_processor|DP|pc_component|q[1]~1 (
// Equation(s):
// \main_processor|DP|pc_component|q[1]~1_combout  = (\main_processor|CONTROL_UNIT|ld_PC~combout  & (\main_processor|DP|ir_register|Q [1])) # (!\main_processor|CONTROL_UNIT|ld_PC~combout  & ((\main_processor|DP|pc_component|q[1]~reg0_q )))

	.dataa(\main_processor|DP|ir_register|Q [1]),
	.datab(gnd),
	.datac(\main_processor|DP|pc_component|q[1]~reg0_q ),
	.datad(\main_processor|CONTROL_UNIT|ld_PC~combout ),
	.cin(gnd),
	.combout(\main_processor|DP|pc_component|q[1]~1_combout ),
	.cout());
// synopsys translate_off
defparam \main_processor|DP|pc_component|q[1]~1 .lut_mask = 16'hAAF0;
defparam \main_processor|DP|pc_component|q[1]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X45_Y27_N2
cycloneive_lcell_comb \main_processor|DP|pc_component|Add0~2 (
// Equation(s):
// \main_processor|DP|pc_component|Add0~2_combout  = (\main_processor|DP|pc_component|q[1]~reg0_q  & (!\main_processor|DP|pc_component|Add0~1 )) # (!\main_processor|DP|pc_component|q[1]~reg0_q  & ((\main_processor|DP|pc_component|Add0~1 ) # (GND)))
// \main_processor|DP|pc_component|Add0~3  = CARRY((!\main_processor|DP|pc_component|Add0~1 ) # (!\main_processor|DP|pc_component|q[1]~reg0_q ))

	.dataa(\main_processor|DP|pc_component|q[1]~reg0_q ),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\main_processor|DP|pc_component|Add0~1 ),
	.combout(\main_processor|DP|pc_component|Add0~2_combout ),
	.cout(\main_processor|DP|pc_component|Add0~3 ));
// synopsys translate_off
defparam \main_processor|DP|pc_component|Add0~2 .lut_mask = 16'h5A5F;
defparam \main_processor|DP|pc_component|Add0~2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X50_Y27_N15
dffeas \main_processor|DP|pc_component|q[1]~reg0 (
	.clk(\cpuClk~inputclkctrl_outclk ),
	.d(\main_processor|DP|pc_component|q[1]~1_combout ),
	.asdata(\main_processor|DP|pc_component|Add0~2_combout ),
	.clrn(!\main_processor|RC|Clr_PC~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\main_processor|CONTROL_UNIT|inc_PC~combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\main_processor|DP|pc_component|q[1]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \main_processor|DP|pc_component|q[1]~reg0 .is_wysiwyg = "true";
defparam \main_processor|DP|pc_component|q[1]~reg0 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X50_Y27_N8
cycloneive_lcell_comb \main_processor|DP|pc_component|q[2]~2 (
// Equation(s):
// \main_processor|DP|pc_component|q[2]~2_combout  = (\main_processor|CONTROL_UNIT|ld_PC~combout  & (\main_processor|DP|ir_register|Q [2])) # (!\main_processor|CONTROL_UNIT|ld_PC~combout  & ((\main_processor|DP|pc_component|q[2]~reg0_q )))

	.dataa(gnd),
	.datab(\main_processor|DP|ir_register|Q [2]),
	.datac(\main_processor|DP|pc_component|q[2]~reg0_q ),
	.datad(\main_processor|CONTROL_UNIT|ld_PC~combout ),
	.cin(gnd),
	.combout(\main_processor|DP|pc_component|q[2]~2_combout ),
	.cout());
// synopsys translate_off
defparam \main_processor|DP|pc_component|q[2]~2 .lut_mask = 16'hCCF0;
defparam \main_processor|DP|pc_component|q[2]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X45_Y27_N4
cycloneive_lcell_comb \main_processor|DP|pc_component|Add0~4 (
// Equation(s):
// \main_processor|DP|pc_component|Add0~4_combout  = (\main_processor|DP|pc_component|q[2]~reg0_q  & (\main_processor|DP|pc_component|Add0~3  $ (GND))) # (!\main_processor|DP|pc_component|q[2]~reg0_q  & (!\main_processor|DP|pc_component|Add0~3  & VCC))
// \main_processor|DP|pc_component|Add0~5  = CARRY((\main_processor|DP|pc_component|q[2]~reg0_q  & !\main_processor|DP|pc_component|Add0~3 ))

	.dataa(gnd),
	.datab(\main_processor|DP|pc_component|q[2]~reg0_q ),
	.datac(gnd),
	.datad(vcc),
	.cin(\main_processor|DP|pc_component|Add0~3 ),
	.combout(\main_processor|DP|pc_component|Add0~4_combout ),
	.cout(\main_processor|DP|pc_component|Add0~5 ));
// synopsys translate_off
defparam \main_processor|DP|pc_component|Add0~4 .lut_mask = 16'hC30C;
defparam \main_processor|DP|pc_component|Add0~4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X50_Y27_N9
dffeas \main_processor|DP|pc_component|q[2]~reg0 (
	.clk(\cpuClk~inputclkctrl_outclk ),
	.d(\main_processor|DP|pc_component|q[2]~2_combout ),
	.asdata(\main_processor|DP|pc_component|Add0~4_combout ),
	.clrn(!\main_processor|RC|Clr_PC~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\main_processor|CONTROL_UNIT|inc_PC~combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\main_processor|DP|pc_component|q[2]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \main_processor|DP|pc_component|q[2]~reg0 .is_wysiwyg = "true";
defparam \main_processor|DP|pc_component|q[2]~reg0 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X50_Y27_N26
cycloneive_lcell_comb \main_processor|DP|pc_component|q[3]~3 (
// Equation(s):
// \main_processor|DP|pc_component|q[3]~3_combout  = (\main_processor|CONTROL_UNIT|ld_PC~combout  & (\main_processor|DP|ir_register|Q [3])) # (!\main_processor|CONTROL_UNIT|ld_PC~combout  & ((\main_processor|DP|pc_component|q[3]~reg0_q )))

	.dataa(gnd),
	.datab(\main_processor|DP|ir_register|Q [3]),
	.datac(\main_processor|DP|pc_component|q[3]~reg0_q ),
	.datad(\main_processor|CONTROL_UNIT|ld_PC~combout ),
	.cin(gnd),
	.combout(\main_processor|DP|pc_component|q[3]~3_combout ),
	.cout());
// synopsys translate_off
defparam \main_processor|DP|pc_component|q[3]~3 .lut_mask = 16'hCCF0;
defparam \main_processor|DP|pc_component|q[3]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X45_Y27_N6
cycloneive_lcell_comb \main_processor|DP|pc_component|Add0~6 (
// Equation(s):
// \main_processor|DP|pc_component|Add0~6_combout  = (\main_processor|DP|pc_component|q[3]~reg0_q  & (!\main_processor|DP|pc_component|Add0~5 )) # (!\main_processor|DP|pc_component|q[3]~reg0_q  & ((\main_processor|DP|pc_component|Add0~5 ) # (GND)))
// \main_processor|DP|pc_component|Add0~7  = CARRY((!\main_processor|DP|pc_component|Add0~5 ) # (!\main_processor|DP|pc_component|q[3]~reg0_q ))

	.dataa(gnd),
	.datab(\main_processor|DP|pc_component|q[3]~reg0_q ),
	.datac(gnd),
	.datad(vcc),
	.cin(\main_processor|DP|pc_component|Add0~5 ),
	.combout(\main_processor|DP|pc_component|Add0~6_combout ),
	.cout(\main_processor|DP|pc_component|Add0~7 ));
// synopsys translate_off
defparam \main_processor|DP|pc_component|Add0~6 .lut_mask = 16'h3C3F;
defparam \main_processor|DP|pc_component|Add0~6 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X50_Y27_N27
dffeas \main_processor|DP|pc_component|q[3]~reg0 (
	.clk(\cpuClk~inputclkctrl_outclk ),
	.d(\main_processor|DP|pc_component|q[3]~3_combout ),
	.asdata(\main_processor|DP|pc_component|Add0~6_combout ),
	.clrn(!\main_processor|RC|Clr_PC~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\main_processor|CONTROL_UNIT|inc_PC~combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\main_processor|DP|pc_component|q[3]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \main_processor|DP|pc_component|q[3]~reg0 .is_wysiwyg = "true";
defparam \main_processor|DP|pc_component|q[3]~reg0 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X50_Y27_N12
cycloneive_lcell_comb \main_processor|DP|pc_component|q[4]~4 (
// Equation(s):
// \main_processor|DP|pc_component|q[4]~4_combout  = (\main_processor|CONTROL_UNIT|ld_PC~combout  & (\main_processor|DP|ir_register|Q [4])) # (!\main_processor|CONTROL_UNIT|ld_PC~combout  & ((\main_processor|DP|pc_component|q[4]~reg0_q )))

	.dataa(gnd),
	.datab(\main_processor|DP|ir_register|Q [4]),
	.datac(\main_processor|DP|pc_component|q[4]~reg0_q ),
	.datad(\main_processor|CONTROL_UNIT|ld_PC~combout ),
	.cin(gnd),
	.combout(\main_processor|DP|pc_component|q[4]~4_combout ),
	.cout());
// synopsys translate_off
defparam \main_processor|DP|pc_component|q[4]~4 .lut_mask = 16'hCCF0;
defparam \main_processor|DP|pc_component|q[4]~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X45_Y27_N8
cycloneive_lcell_comb \main_processor|DP|pc_component|Add0~8 (
// Equation(s):
// \main_processor|DP|pc_component|Add0~8_combout  = (\main_processor|DP|pc_component|q[4]~reg0_q  & (\main_processor|DP|pc_component|Add0~7  $ (GND))) # (!\main_processor|DP|pc_component|q[4]~reg0_q  & (!\main_processor|DP|pc_component|Add0~7  & VCC))
// \main_processor|DP|pc_component|Add0~9  = CARRY((\main_processor|DP|pc_component|q[4]~reg0_q  & !\main_processor|DP|pc_component|Add0~7 ))

	.dataa(\main_processor|DP|pc_component|q[4]~reg0_q ),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\main_processor|DP|pc_component|Add0~7 ),
	.combout(\main_processor|DP|pc_component|Add0~8_combout ),
	.cout(\main_processor|DP|pc_component|Add0~9 ));
// synopsys translate_off
defparam \main_processor|DP|pc_component|Add0~8 .lut_mask = 16'hA50A;
defparam \main_processor|DP|pc_component|Add0~8 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X50_Y27_N13
dffeas \main_processor|DP|pc_component|q[4]~reg0 (
	.clk(\cpuClk~inputclkctrl_outclk ),
	.d(\main_processor|DP|pc_component|q[4]~4_combout ),
	.asdata(\main_processor|DP|pc_component|Add0~8_combout ),
	.clrn(!\main_processor|RC|Clr_PC~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\main_processor|CONTROL_UNIT|inc_PC~combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\main_processor|DP|pc_component|q[4]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \main_processor|DP|pc_component|q[4]~reg0 .is_wysiwyg = "true";
defparam \main_processor|DP|pc_component|q[4]~reg0 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X50_Y27_N2
cycloneive_lcell_comb \main_processor|DP|pc_component|q[5]~5 (
// Equation(s):
// \main_processor|DP|pc_component|q[5]~5_combout  = (\main_processor|CONTROL_UNIT|ld_PC~combout  & (\main_processor|DP|ir_register|Q [5])) # (!\main_processor|CONTROL_UNIT|ld_PC~combout  & ((\main_processor|DP|pc_component|q[5]~reg0_q )))

	.dataa(\main_processor|DP|ir_register|Q [5]),
	.datab(gnd),
	.datac(\main_processor|DP|pc_component|q[5]~reg0_q ),
	.datad(\main_processor|CONTROL_UNIT|ld_PC~combout ),
	.cin(gnd),
	.combout(\main_processor|DP|pc_component|q[5]~5_combout ),
	.cout());
// synopsys translate_off
defparam \main_processor|DP|pc_component|q[5]~5 .lut_mask = 16'hAAF0;
defparam \main_processor|DP|pc_component|q[5]~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X45_Y27_N10
cycloneive_lcell_comb \main_processor|DP|pc_component|Add0~10 (
// Equation(s):
// \main_processor|DP|pc_component|Add0~10_combout  = (\main_processor|DP|pc_component|q[5]~reg0_q  & (!\main_processor|DP|pc_component|Add0~9 )) # (!\main_processor|DP|pc_component|q[5]~reg0_q  & ((\main_processor|DP|pc_component|Add0~9 ) # (GND)))
// \main_processor|DP|pc_component|Add0~11  = CARRY((!\main_processor|DP|pc_component|Add0~9 ) # (!\main_processor|DP|pc_component|q[5]~reg0_q ))

	.dataa(\main_processor|DP|pc_component|q[5]~reg0_q ),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\main_processor|DP|pc_component|Add0~9 ),
	.combout(\main_processor|DP|pc_component|Add0~10_combout ),
	.cout(\main_processor|DP|pc_component|Add0~11 ));
// synopsys translate_off
defparam \main_processor|DP|pc_component|Add0~10 .lut_mask = 16'h5A5F;
defparam \main_processor|DP|pc_component|Add0~10 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X50_Y27_N3
dffeas \main_processor|DP|pc_component|q[5]~reg0 (
	.clk(\cpuClk~inputclkctrl_outclk ),
	.d(\main_processor|DP|pc_component|q[5]~5_combout ),
	.asdata(\main_processor|DP|pc_component|Add0~10_combout ),
	.clrn(!\main_processor|RC|Clr_PC~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\main_processor|CONTROL_UNIT|inc_PC~combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\main_processor|DP|pc_component|q[5]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \main_processor|DP|pc_component|q[5]~reg0 .is_wysiwyg = "true";
defparam \main_processor|DP|pc_component|q[5]~reg0 .power_up = "low";
// synopsys translate_on

// Location: M9K_X51_Y27_N0
cycloneive_ram_block \main_memory|altsyncram_component|auto_generated|ram_block1a14 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\memClk~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout }),
	.portaaddr({\main_processor|DP|pc_component|q[5]~reg0_q ,\main_processor|DP|pc_component|q[4]~reg0_q ,\main_processor|DP|pc_component|q[3]~reg0_q ,\main_processor|DP|pc_component|q[2]~reg0_q ,\main_processor|DP|pc_component|q[1]~reg0_q ,
\main_processor|DP|pc_component|q[0]~reg0_q }),
	.portabyteenamasks(1'b1),
	.portbdatain(18'b000000000000000000),
	.portbaddr(6'b000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\main_memory|altsyncram_component|auto_generated|ram_block1a14_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \main_memory|altsyncram_component|auto_generated|ram_block1a14 .data_interleave_offset_in_bits = 1;
defparam \main_memory|altsyncram_component|auto_generated|ram_block1a14 .data_interleave_width_in_bits = 1;
defparam \main_memory|altsyncram_component|auto_generated|ram_block1a14 .init_file = "CPU_Test_Sim.mif";
defparam \main_memory|altsyncram_component|auto_generated|ram_block1a14 .init_file_layout = "port_a";
defparam \main_memory|altsyncram_component|auto_generated|ram_block1a14 .logical_ram_name = "system_memory:main_memory|altsyncram:altsyncram_component|altsyncram_5ls3:auto_generated|ALTSYNCRAM";
defparam \main_memory|altsyncram_component|auto_generated|ram_block1a14 .operation_mode = "single_port";
defparam \main_memory|altsyncram_component|auto_generated|ram_block1a14 .port_a_address_clear = "none";
defparam \main_memory|altsyncram_component|auto_generated|ram_block1a14 .port_a_address_width = 6;
defparam \main_memory|altsyncram_component|auto_generated|ram_block1a14 .port_a_byte_enable_clock = "none";
defparam \main_memory|altsyncram_component|auto_generated|ram_block1a14 .port_a_data_out_clear = "none";
defparam \main_memory|altsyncram_component|auto_generated|ram_block1a14 .port_a_data_out_clock = "none";
defparam \main_memory|altsyncram_component|auto_generated|ram_block1a14 .port_a_data_width = 18;
defparam \main_memory|altsyncram_component|auto_generated|ram_block1a14 .port_a_first_address = 0;
defparam \main_memory|altsyncram_component|auto_generated|ram_block1a14 .port_a_first_bit_number = 14;
defparam \main_memory|altsyncram_component|auto_generated|ram_block1a14 .port_a_last_address = 63;
defparam \main_memory|altsyncram_component|auto_generated|ram_block1a14 .port_a_logical_ram_depth = 64;
defparam \main_memory|altsyncram_component|auto_generated|ram_block1a14 .port_a_logical_ram_width = 32;
defparam \main_memory|altsyncram_component|auto_generated|ram_block1a14 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \main_memory|altsyncram_component|auto_generated|ram_block1a14 .port_b_address_width = 6;
defparam \main_memory|altsyncram_component|auto_generated|ram_block1a14 .port_b_data_width = 18;
defparam \main_memory|altsyncram_component|auto_generated|ram_block1a14 .ram_block_type = "M9K";
defparam \main_memory|altsyncram_component|auto_generated|ram_block1a14 .mem_init0 = 1152'h000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010000000000000000020000A00024000000000000300008000100000000;
// synopsys translate_on

// Location: LCCOMB_X49_Y29_N20
cycloneive_lcell_comb \main_processor|DP|mux_data|Mux3~2 (
// Equation(s):
// \main_processor|DP|mux_data|Mux3~2_combout  = (!\main_processor|CONTROL_UNIT|DATA_Mux [1] & ((\main_processor|CONTROL_UNIT|DATA_Mux [0] & (\main_processor|DP|Data_Memory_Module|data_out [28])) # (!\main_processor|CONTROL_UNIT|DATA_Mux [0] & 
// ((\main_memory|altsyncram_component|auto_generated|q_a [28])))))

	.dataa(\main_processor|DP|Data_Memory_Module|data_out [28]),
	.datab(\main_processor|CONTROL_UNIT|DATA_Mux [0]),
	.datac(\main_processor|CONTROL_UNIT|DATA_Mux [1]),
	.datad(\main_memory|altsyncram_component|auto_generated|q_a [28]),
	.cin(gnd),
	.combout(\main_processor|DP|mux_data|Mux3~2_combout ),
	.cout());
// synopsys translate_off
defparam \main_processor|DP|mux_data|Mux3~2 .lut_mask = 16'h0B08;
defparam \main_processor|DP|mux_data|Mux3~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X48_Y26_N12
cycloneive_lcell_comb \main_processor|DP|A_multiplexer|f[28]~28 (
// Equation(s):
// \main_processor|DP|A_multiplexer|f[28]~28_combout  = (!\main_processor|CONTROL_UNIT|A_Mux~combout  & ((\main_processor|DP|mux_data|Mux3~2_combout ) # ((\main_processor|DP|mux_data|Mux31~2_combout  & \main_processor|DP|alu_component|mux1|Mux28~2_combout 
// ))))

	.dataa(\main_processor|CONTROL_UNIT|A_Mux~combout ),
	.datab(\main_processor|DP|mux_data|Mux31~2_combout ),
	.datac(\main_processor|DP|alu_component|mux1|Mux28~2_combout ),
	.datad(\main_processor|DP|mux_data|Mux3~2_combout ),
	.cin(gnd),
	.combout(\main_processor|DP|A_multiplexer|f[28]~28_combout ),
	.cout());
// synopsys translate_off
defparam \main_processor|DP|A_multiplexer|f[28]~28 .lut_mask = 16'h5540;
defparam \main_processor|DP|A_multiplexer|f[28]~28 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X48_Y26_N13
dffeas \main_processor|DP|A_register|Q[28] (
	.clk(\cpuClk~inputclkctrl_outclk ),
	.d(\main_processor|DP|A_multiplexer|f[28]~28_combout ),
	.asdata(vcc),
	.clrn(!\main_processor|CONTROL_UNIT|clr_A~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\main_processor|CONTROL_UNIT|ld_A~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\main_processor|DP|A_register|Q [28]),
	.prn(vcc));
// synopsys translate_off
defparam \main_processor|DP|A_register|Q[28] .is_wysiwyg = "true";
defparam \main_processor|DP|A_register|Q[28] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X49_Y25_N10
cycloneive_lcell_comb \main_processor|DP|im_mux1_component|f[28]~27 (
// Equation(s):
// \main_processor|DP|im_mux1_component|f[28]~27_combout  = (\main_processor|CONTROL_UNIT|IM_MUX1~combout  & ((\main_processor|DP|ir_register|Q [12]))) # (!\main_processor|CONTROL_UNIT|IM_MUX1~combout  & (\main_processor|DP|A_register|Q [28]))

	.dataa(\main_processor|CONTROL_UNIT|IM_MUX1~combout ),
	.datab(\main_processor|DP|A_register|Q [28]),
	.datac(gnd),
	.datad(\main_processor|DP|ir_register|Q [12]),
	.cin(gnd),
	.combout(\main_processor|DP|im_mux1_component|f[28]~27_combout ),
	.cout());
// synopsys translate_off
defparam \main_processor|DP|im_mux1_component|f[28]~27 .lut_mask = 16'hEE44;
defparam \main_processor|DP|im_mux1_component|f[28]~27 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X48_Y26_N10
cycloneive_lcell_comb \main_processor|DP|alu_component|or1|result[28] (
// Equation(s):
// \main_processor|DP|alu_component|or1|result [28] = (\main_processor|DP|im_mux1_component|f[28]~27_combout ) # ((!\main_processor|CONTROL_UNIT|IM_MUX2 [1] & (\main_processor|DP|B_register|Q [28] & !\main_processor|CONTROL_UNIT|IM_MUX2 [0])))

	.dataa(\main_processor|CONTROL_UNIT|IM_MUX2 [1]),
	.datab(\main_processor|DP|B_register|Q [28]),
	.datac(\main_processor|CONTROL_UNIT|IM_MUX2 [0]),
	.datad(\main_processor|DP|im_mux1_component|f[28]~27_combout ),
	.cin(gnd),
	.combout(\main_processor|DP|alu_component|or1|result [28]),
	.cout());
// synopsys translate_off
defparam \main_processor|DP|alu_component|or1|result[28] .lut_mask = 16'hFF04;
defparam \main_processor|DP|alu_component|or1|result[28] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y25_N28
cycloneive_lcell_comb \main_processor|DP|alu_component|and1|result[28] (
// Equation(s):
// \main_processor|DP|alu_component|and1|result [28] = (\main_processor|DP|im_mux2_component|Mux3~0_combout  & ((\main_processor|CONTROL_UNIT|IM_MUX1~combout  & ((\main_processor|DP|ir_register|Q [12]))) # (!\main_processor|CONTROL_UNIT|IM_MUX1~combout  & 
// (\main_processor|DP|A_register|Q [28]))))

	.dataa(\main_processor|CONTROL_UNIT|IM_MUX1~combout ),
	.datab(\main_processor|DP|A_register|Q [28]),
	.datac(\main_processor|DP|ir_register|Q [12]),
	.datad(\main_processor|DP|im_mux2_component|Mux3~0_combout ),
	.cin(gnd),
	.combout(\main_processor|DP|alu_component|and1|result [28]),
	.cout());
// synopsys translate_off
defparam \main_processor|DP|alu_component|and1|result[28] .lut_mask = 16'hE400;
defparam \main_processor|DP|alu_component|and1|result[28] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y25_N14
cycloneive_lcell_comb \main_processor|DP|alu_component|mux1|Mux28~0 (
// Equation(s):
// \main_processor|DP|alu_component|mux1|Mux28~0_combout  = (\main_processor|CONTROL_UNIT|ALU_op [0] & (((\main_processor|CONTROL_UNIT|ALU_op [2])))) # (!\main_processor|CONTROL_UNIT|ALU_op [0] & ((\main_processor|CONTROL_UNIT|ALU_op [2] & 
// ((\main_processor|DP|im_mux1_component|f[27]~26_combout ))) # (!\main_processor|CONTROL_UNIT|ALU_op [2] & (\main_processor|DP|alu_component|and1|result [28]))))

	.dataa(\main_processor|DP|alu_component|and1|result [28]),
	.datab(\main_processor|CONTROL_UNIT|ALU_op [0]),
	.datac(\main_processor|DP|im_mux1_component|f[27]~26_combout ),
	.datad(\main_processor|CONTROL_UNIT|ALU_op [2]),
	.cin(gnd),
	.combout(\main_processor|DP|alu_component|mux1|Mux28~0_combout ),
	.cout());
// synopsys translate_off
defparam \main_processor|DP|alu_component|mux1|Mux28~0 .lut_mask = 16'hFC22;
defparam \main_processor|DP|alu_component|mux1|Mux28~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X48_Y26_N28
cycloneive_lcell_comb \main_processor|DP|alu_component|mux1|Mux28~1 (
// Equation(s):
// \main_processor|DP|alu_component|mux1|Mux28~1_combout  = (\main_processor|DP|alu_component|mux1|Mux28~0_combout  & (((\main_processor|DP|im_mux1_component|f[29]~28_combout ) # (!\main_processor|CONTROL_UNIT|ALU_op [0])))) # 
// (!\main_processor|DP|alu_component|mux1|Mux28~0_combout  & (\main_processor|DP|alu_component|or1|result [28] & (\main_processor|CONTROL_UNIT|ALU_op [0])))

	.dataa(\main_processor|DP|alu_component|or1|result [28]),
	.datab(\main_processor|DP|alu_component|mux1|Mux28~0_combout ),
	.datac(\main_processor|CONTROL_UNIT|ALU_op [0]),
	.datad(\main_processor|DP|im_mux1_component|f[29]~28_combout ),
	.cin(gnd),
	.combout(\main_processor|DP|alu_component|mux1|Mux28~1_combout ),
	.cout());
// synopsys translate_off
defparam \main_processor|DP|alu_component|mux1|Mux28~1 .lut_mask = 16'hEC2C;
defparam \main_processor|DP|alu_component|mux1|Mux28~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X48_Y26_N6
cycloneive_lcell_comb \main_processor|DP|alu_component|adder1|s8|p1|s (
// Equation(s):
// \main_processor|DP|alu_component|adder1|s8|p1|s~combout  = \main_processor|DP|im_mux1_component|f[28]~27_combout  $ (\main_processor|CONTROL_UNIT|ALU_op [2] $ (\main_processor|DP|alu_component|adder1|s7|p4|cout~0_combout  $ 
// (\main_processor|DP|im_mux2_component|Mux3~0_combout )))

	.dataa(\main_processor|DP|im_mux1_component|f[28]~27_combout ),
	.datab(\main_processor|CONTROL_UNIT|ALU_op [2]),
	.datac(\main_processor|DP|alu_component|adder1|s7|p4|cout~0_combout ),
	.datad(\main_processor|DP|im_mux2_component|Mux3~0_combout ),
	.cin(gnd),
	.combout(\main_processor|DP|alu_component|adder1|s8|p1|s~combout ),
	.cout());
// synopsys translate_off
defparam \main_processor|DP|alu_component|adder1|s8|p1|s .lut_mask = 16'h6996;
defparam \main_processor|DP|alu_component|adder1|s8|p1|s .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X48_Y26_N22
cycloneive_lcell_comb \main_processor|DP|alu_component|mux1|Mux28~2 (
// Equation(s):
// \main_processor|DP|alu_component|mux1|Mux28~2_combout  = (\main_processor|CONTROL_UNIT|ALU_op [1] & ((\main_processor|DP|alu_component|adder1|s8|p1|s~combout ))) # (!\main_processor|CONTROL_UNIT|ALU_op [1] & 
// (\main_processor|DP|alu_component|mux1|Mux28~1_combout ))

	.dataa(gnd),
	.datab(\main_processor|DP|alu_component|mux1|Mux28~1_combout ),
	.datac(\main_processor|CONTROL_UNIT|ALU_op [1]),
	.datad(\main_processor|DP|alu_component|adder1|s8|p1|s~combout ),
	.cin(gnd),
	.combout(\main_processor|DP|alu_component|mux1|Mux28~2_combout ),
	.cout());
// synopsys translate_off
defparam \main_processor|DP|alu_component|mux1|Mux28~2 .lut_mask = 16'hFC0C;
defparam \main_processor|DP|alu_component|mux1|Mux28~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X48_Y26_N18
cycloneive_lcell_comb \main_processor|DP|B_multiplexer|f[28]~28 (
// Equation(s):
// \main_processor|DP|B_multiplexer|f[28]~28_combout  = (!\main_processor|CONTROL_UNIT|B_Mux~combout  & ((\main_processor|DP|mux_data|Mux3~2_combout ) # ((\main_processor|DP|mux_data|Mux31~2_combout  & \main_processor|DP|alu_component|mux1|Mux28~2_combout 
// ))))

	.dataa(\main_processor|CONTROL_UNIT|B_Mux~combout ),
	.datab(\main_processor|DP|mux_data|Mux31~2_combout ),
	.datac(\main_processor|DP|alu_component|mux1|Mux28~2_combout ),
	.datad(\main_processor|DP|mux_data|Mux3~2_combout ),
	.cin(gnd),
	.combout(\main_processor|DP|B_multiplexer|f[28]~28_combout ),
	.cout());
// synopsys translate_off
defparam \main_processor|DP|B_multiplexer|f[28]~28 .lut_mask = 16'h5540;
defparam \main_processor|DP|B_multiplexer|f[28]~28 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X48_Y26_N19
dffeas \main_processor|DP|B_register|Q[28] (
	.clk(\cpuClk~inputclkctrl_outclk ),
	.d(\main_processor|DP|B_multiplexer|f[28]~28_combout ),
	.asdata(vcc),
	.clrn(!\main_processor|CONTROL_UNIT|clr_B~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\main_processor|CONTROL_UNIT|ld_B~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\main_processor|DP|B_register|Q [28]),
	.prn(vcc));
// synopsys translate_off
defparam \main_processor|DP|B_register|Q[28] .is_wysiwyg = "true";
defparam \main_processor|DP|B_register|Q[28] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X49_Y25_N30
cycloneive_lcell_comb \main_processor|DP|Data_memory_multiplexer|f[28]~28 (
// Equation(s):
// \main_processor|DP|Data_memory_multiplexer|f[28]~28_combout  = (\main_processor|CONTROL_UNIT|REG_Mux~combout  & (\main_processor|DP|B_register|Q [28])) # (!\main_processor|CONTROL_UNIT|REG_Mux~combout  & ((\main_processor|DP|A_register|Q [28])))

	.dataa(gnd),
	.datab(\main_processor|DP|B_register|Q [28]),
	.datac(\main_processor|CONTROL_UNIT|REG_Mux~combout ),
	.datad(\main_processor|DP|A_register|Q [28]),
	.cin(gnd),
	.combout(\main_processor|DP|Data_memory_multiplexer|f[28]~28_combout ),
	.cout());
// synopsys translate_off
defparam \main_processor|DP|Data_memory_multiplexer|f[28]~28 .lut_mask = 16'hCFC0;
defparam \main_processor|DP|Data_memory_multiplexer|f[28]~28 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X45_Y28_N6
cycloneive_lcell_comb \main_processor|DP|Data_Memory_Module|data_out~27 (
// Equation(s):
// \main_processor|DP|Data_Memory_Module|data_out~27_combout  = (\main_processor|DP|Data_Memory_Module|Memory_rtl_0|auto_generated|ram_block1a27  & (!\main_processor|CONTROL_UNIT|wen~q  & \main_processor|CONTROL_UNIT|en~q ))

	.dataa(\main_processor|DP|Data_Memory_Module|Memory_rtl_0|auto_generated|ram_block1a27 ),
	.datab(gnd),
	.datac(\main_processor|CONTROL_UNIT|wen~q ),
	.datad(\main_processor|CONTROL_UNIT|en~q ),
	.cin(gnd),
	.combout(\main_processor|DP|Data_Memory_Module|data_out~27_combout ),
	.cout());
// synopsys translate_off
defparam \main_processor|DP|Data_Memory_Module|data_out~27 .lut_mask = 16'h0A00;
defparam \main_processor|DP|Data_Memory_Module|data_out~27 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X45_Y28_N7
dffeas \main_processor|DP|Data_Memory_Module|data_out[27] (
	.clk(!\cpuClk~inputclkctrl_outclk ),
	.d(\main_processor|DP|Data_Memory_Module|data_out~27_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\main_processor|DP|Data_Memory_Module|data_out [27]),
	.prn(vcc));
// synopsys translate_off
defparam \main_processor|DP|Data_Memory_Module|data_out[27] .is_wysiwyg = "true";
defparam \main_processor|DP|Data_Memory_Module|data_out[27] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X50_Y28_N18
cycloneive_lcell_comb \main_processor|DP|mux_data|Mux4~2 (
// Equation(s):
// \main_processor|DP|mux_data|Mux4~2_combout  = (!\main_processor|CONTROL_UNIT|DATA_Mux [1] & ((\main_processor|CONTROL_UNIT|DATA_Mux [0] & (\main_processor|DP|Data_Memory_Module|data_out [27])) # (!\main_processor|CONTROL_UNIT|DATA_Mux [0] & 
// ((\main_memory|altsyncram_component|auto_generated|q_a [27])))))

	.dataa(\main_processor|DP|Data_Memory_Module|data_out [27]),
	.datab(\main_processor|CONTROL_UNIT|DATA_Mux [0]),
	.datac(\main_processor|CONTROL_UNIT|DATA_Mux [1]),
	.datad(\main_memory|altsyncram_component|auto_generated|q_a [27]),
	.cin(gnd),
	.combout(\main_processor|DP|mux_data|Mux4~2_combout ),
	.cout());
// synopsys translate_off
defparam \main_processor|DP|mux_data|Mux4~2 .lut_mask = 16'h0B08;
defparam \main_processor|DP|mux_data|Mux4~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y29_N24
cycloneive_lcell_comb \main_processor|DP|A_multiplexer|f[27]~27 (
// Equation(s):
// \main_processor|DP|A_multiplexer|f[27]~27_combout  = (!\main_processor|CONTROL_UNIT|A_Mux~combout  & ((\main_processor|DP|mux_data|Mux4~2_combout ) # ((\main_processor|DP|alu_component|mux1|Mux27~3_combout  & \main_processor|DP|mux_data|Mux31~2_combout 
// ))))

	.dataa(\main_processor|DP|alu_component|mux1|Mux27~3_combout ),
	.datab(\main_processor|CONTROL_UNIT|A_Mux~combout ),
	.datac(\main_processor|DP|mux_data|Mux31~2_combout ),
	.datad(\main_processor|DP|mux_data|Mux4~2_combout ),
	.cin(gnd),
	.combout(\main_processor|DP|A_multiplexer|f[27]~27_combout ),
	.cout());
// synopsys translate_off
defparam \main_processor|DP|A_multiplexer|f[27]~27 .lut_mask = 16'h3320;
defparam \main_processor|DP|A_multiplexer|f[27]~27 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X53_Y29_N25
dffeas \main_processor|DP|A_register|Q[27] (
	.clk(\cpuClk~inputclkctrl_outclk ),
	.d(\main_processor|DP|A_multiplexer|f[27]~27_combout ),
	.asdata(vcc),
	.clrn(!\main_processor|CONTROL_UNIT|clr_A~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\main_processor|CONTROL_UNIT|ld_A~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\main_processor|DP|A_register|Q [27]),
	.prn(vcc));
// synopsys translate_off
defparam \main_processor|DP|A_register|Q[27] .is_wysiwyg = "true";
defparam \main_processor|DP|A_register|Q[27] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X53_Y29_N12
cycloneive_lcell_comb \main_processor|DP|im_mux1_component|f[27]~26 (
// Equation(s):
// \main_processor|DP|im_mux1_component|f[27]~26_combout  = (\main_processor|CONTROL_UNIT|IM_MUX1~combout  & ((\main_processor|DP|ir_register|Q [11]))) # (!\main_processor|CONTROL_UNIT|IM_MUX1~combout  & (\main_processor|DP|A_register|Q [27]))

	.dataa(gnd),
	.datab(\main_processor|DP|A_register|Q [27]),
	.datac(\main_processor|CONTROL_UNIT|IM_MUX1~combout ),
	.datad(\main_processor|DP|ir_register|Q [11]),
	.cin(gnd),
	.combout(\main_processor|DP|im_mux1_component|f[27]~26_combout ),
	.cout());
// synopsys translate_off
defparam \main_processor|DP|im_mux1_component|f[27]~26 .lut_mask = 16'hFC0C;
defparam \main_processor|DP|im_mux1_component|f[27]~26 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y25_N4
cycloneive_lcell_comb \main_processor|DP|alu_component|mux1|Mux26~0 (
// Equation(s):
// \main_processor|DP|alu_component|mux1|Mux26~0_combout  = (\main_processor|CONTROL_UNIT|ALU_op [0] & (\main_processor|DP|im_mux1_component|f[27]~26_combout )) # (!\main_processor|CONTROL_UNIT|ALU_op [0] & 
// ((\main_processor|DP|im_mux1_component|f[25]~24_combout )))

	.dataa(\main_processor|DP|im_mux1_component|f[27]~26_combout ),
	.datab(\main_processor|CONTROL_UNIT|ALU_op [0]),
	.datac(gnd),
	.datad(\main_processor|DP|im_mux1_component|f[25]~24_combout ),
	.cin(gnd),
	.combout(\main_processor|DP|alu_component|mux1|Mux26~0_combout ),
	.cout());
// synopsys translate_off
defparam \main_processor|DP|alu_component|mux1|Mux26~0 .lut_mask = 16'hBB88;
defparam \main_processor|DP|alu_component|mux1|Mux26~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y29_N10
cycloneive_lcell_comb \main_processor|DP|alu_component|mux1|Mux26~1 (
// Equation(s):
// \main_processor|DP|alu_component|mux1|Mux26~1_combout  = \main_processor|DP|im_mux1_component|f[26]~25_combout  $ (((\main_processor|CONTROL_UNIT|ALU_op [1] & \main_processor|DP|alu_component|adder1|s7|p2|cout~0_combout )))

	.dataa(\main_processor|CONTROL_UNIT|ALU_op [1]),
	.datab(\main_processor|DP|im_mux1_component|f[26]~25_combout ),
	.datac(gnd),
	.datad(\main_processor|DP|alu_component|adder1|s7|p2|cout~0_combout ),
	.cin(gnd),
	.combout(\main_processor|DP|alu_component|mux1|Mux26~1_combout ),
	.cout());
// synopsys translate_off
defparam \main_processor|DP|alu_component|mux1|Mux26~1 .lut_mask = 16'h66CC;
defparam \main_processor|DP|alu_component|mux1|Mux26~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y29_N2
cycloneive_lcell_comb \main_processor|DP|alu_component|mux1|Mux26~2 (
// Equation(s):
// \main_processor|DP|alu_component|mux1|Mux26~2_combout  = (\main_processor|DP|im_mux2_component|Mux5~0_combout  & ((\main_processor|CONTROL_UNIT|ALU_op [1] & ((!\main_processor|DP|alu_component|mux1|Mux26~1_combout ))) # 
// (!\main_processor|CONTROL_UNIT|ALU_op [1] & ((\main_processor|CONTROL_UNIT|ALU_op [0]) # (\main_processor|DP|alu_component|mux1|Mux26~1_combout ))))) # (!\main_processor|DP|im_mux2_component|Mux5~0_combout  & 
// (\main_processor|DP|alu_component|mux1|Mux26~1_combout  & ((\main_processor|CONTROL_UNIT|ALU_op [0]) # (\main_processor|CONTROL_UNIT|ALU_op [1]))))

	.dataa(\main_processor|DP|im_mux2_component|Mux5~0_combout ),
	.datab(\main_processor|CONTROL_UNIT|ALU_op [0]),
	.datac(\main_processor|CONTROL_UNIT|ALU_op [1]),
	.datad(\main_processor|DP|alu_component|mux1|Mux26~1_combout ),
	.cin(gnd),
	.combout(\main_processor|DP|alu_component|mux1|Mux26~2_combout ),
	.cout());
// synopsys translate_off
defparam \main_processor|DP|alu_component|mux1|Mux26~2 .lut_mask = 16'h5EA8;
defparam \main_processor|DP|alu_component|mux1|Mux26~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y29_N20
cycloneive_lcell_comb \main_processor|DP|alu_component|mux1|Mux26~3 (
// Equation(s):
// \main_processor|DP|alu_component|mux1|Mux26~3_combout  = (\main_processor|CONTROL_UNIT|ALU_op [2] & ((\main_processor|CONTROL_UNIT|ALU_op [1] & ((!\main_processor|DP|alu_component|mux1|Mux26~2_combout ))) # (!\main_processor|CONTROL_UNIT|ALU_op [1] & 
// (\main_processor|DP|alu_component|mux1|Mux26~0_combout )))) # (!\main_processor|CONTROL_UNIT|ALU_op [2] & (((\main_processor|DP|alu_component|mux1|Mux26~2_combout ))))

	.dataa(\main_processor|DP|alu_component|mux1|Mux26~0_combout ),
	.datab(\main_processor|CONTROL_UNIT|ALU_op [2]),
	.datac(\main_processor|CONTROL_UNIT|ALU_op [1]),
	.datad(\main_processor|DP|alu_component|mux1|Mux26~2_combout ),
	.cin(gnd),
	.combout(\main_processor|DP|alu_component|mux1|Mux26~3_combout ),
	.cout());
// synopsys translate_off
defparam \main_processor|DP|alu_component|mux1|Mux26~3 .lut_mask = 16'h3BC8;
defparam \main_processor|DP|alu_component|mux1|Mux26~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y27_N20
cycloneive_lcell_comb \main_processor|DP|B_multiplexer|f[26]~26 (
// Equation(s):
// \main_processor|DP|B_multiplexer|f[26]~26_combout  = (!\main_processor|CONTROL_UNIT|B_Mux~combout  & ((\main_processor|DP|mux_data|Mux5~2_combout ) # ((\main_processor|DP|mux_data|Mux31~2_combout  & \main_processor|DP|alu_component|mux1|Mux26~3_combout 
// ))))

	.dataa(\main_processor|CONTROL_UNIT|B_Mux~combout ),
	.datab(\main_processor|DP|mux_data|Mux31~2_combout ),
	.datac(\main_processor|DP|alu_component|mux1|Mux26~3_combout ),
	.datad(\main_processor|DP|mux_data|Mux5~2_combout ),
	.cin(gnd),
	.combout(\main_processor|DP|B_multiplexer|f[26]~26_combout ),
	.cout());
// synopsys translate_off
defparam \main_processor|DP|B_multiplexer|f[26]~26 .lut_mask = 16'h5540;
defparam \main_processor|DP|B_multiplexer|f[26]~26 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X50_Y27_N21
dffeas \main_processor|DP|B_register|Q[26] (
	.clk(\cpuClk~inputclkctrl_outclk ),
	.d(\main_processor|DP|B_multiplexer|f[26]~26_combout ),
	.asdata(vcc),
	.clrn(!\main_processor|CONTROL_UNIT|clr_B~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\main_processor|CONTROL_UNIT|ld_B~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\main_processor|DP|B_register|Q [26]),
	.prn(vcc));
// synopsys translate_off
defparam \main_processor|DP|B_register|Q[26] .is_wysiwyg = "true";
defparam \main_processor|DP|B_register|Q[26] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X49_Y28_N20
cycloneive_lcell_comb \main_processor|DP|A_multiplexer|f[26]~26 (
// Equation(s):
// \main_processor|DP|A_multiplexer|f[26]~26_combout  = (!\main_processor|CONTROL_UNIT|A_Mux~combout  & ((\main_processor|DP|mux_data|Mux5~2_combout ) # ((\main_processor|DP|mux_data|Mux31~2_combout  & \main_processor|DP|alu_component|mux1|Mux26~3_combout 
// ))))

	.dataa(\main_processor|DP|mux_data|Mux31~2_combout ),
	.datab(\main_processor|CONTROL_UNIT|A_Mux~combout ),
	.datac(\main_processor|DP|alu_component|mux1|Mux26~3_combout ),
	.datad(\main_processor|DP|mux_data|Mux5~2_combout ),
	.cin(gnd),
	.combout(\main_processor|DP|A_multiplexer|f[26]~26_combout ),
	.cout());
// synopsys translate_off
defparam \main_processor|DP|A_multiplexer|f[26]~26 .lut_mask = 16'h3320;
defparam \main_processor|DP|A_multiplexer|f[26]~26 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X49_Y28_N21
dffeas \main_processor|DP|A_register|Q[26] (
	.clk(\cpuClk~inputclkctrl_outclk ),
	.d(\main_processor|DP|A_multiplexer|f[26]~26_combout ),
	.asdata(vcc),
	.clrn(!\main_processor|CONTROL_UNIT|clr_A~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\main_processor|CONTROL_UNIT|ld_A~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\main_processor|DP|A_register|Q [26]),
	.prn(vcc));
// synopsys translate_off
defparam \main_processor|DP|A_register|Q[26] .is_wysiwyg = "true";
defparam \main_processor|DP|A_register|Q[26] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X52_Y25_N8
cycloneive_lcell_comb \main_processor|DP|Data_memory_multiplexer|f[26]~26 (
// Equation(s):
// \main_processor|DP|Data_memory_multiplexer|f[26]~26_combout  = (\main_processor|CONTROL_UNIT|REG_Mux~combout  & (\main_processor|DP|B_register|Q [26])) # (!\main_processor|CONTROL_UNIT|REG_Mux~combout  & ((\main_processor|DP|A_register|Q [26])))

	.dataa(\main_processor|DP|B_register|Q [26]),
	.datab(\main_processor|DP|A_register|Q [26]),
	.datac(gnd),
	.datad(\main_processor|CONTROL_UNIT|REG_Mux~combout ),
	.cin(gnd),
	.combout(\main_processor|DP|Data_memory_multiplexer|f[26]~26_combout ),
	.cout());
// synopsys translate_off
defparam \main_processor|DP|Data_memory_multiplexer|f[26]~26 .lut_mask = 16'hAACC;
defparam \main_processor|DP|Data_memory_multiplexer|f[26]~26 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X47_Y28_N2
cycloneive_lcell_comb \main_processor|DP|Data_Memory_Module|data_out~25 (
// Equation(s):
// \main_processor|DP|Data_Memory_Module|data_out~25_combout  = (!\main_processor|CONTROL_UNIT|wen~q  & (\main_processor|CONTROL_UNIT|en~q  & \main_processor|DP|Data_Memory_Module|Memory_rtl_0|auto_generated|ram_block1a25 ))

	.dataa(\main_processor|CONTROL_UNIT|wen~q ),
	.datab(gnd),
	.datac(\main_processor|CONTROL_UNIT|en~q ),
	.datad(\main_processor|DP|Data_Memory_Module|Memory_rtl_0|auto_generated|ram_block1a25 ),
	.cin(gnd),
	.combout(\main_processor|DP|Data_Memory_Module|data_out~25_combout ),
	.cout());
// synopsys translate_off
defparam \main_processor|DP|Data_Memory_Module|data_out~25 .lut_mask = 16'h5000;
defparam \main_processor|DP|Data_Memory_Module|data_out~25 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X47_Y28_N3
dffeas \main_processor|DP|Data_Memory_Module|data_out[25] (
	.clk(!\cpuClk~inputclkctrl_outclk ),
	.d(\main_processor|DP|Data_Memory_Module|data_out~25_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\main_processor|DP|Data_Memory_Module|data_out [25]),
	.prn(vcc));
// synopsys translate_off
defparam \main_processor|DP|Data_Memory_Module|data_out[25] .is_wysiwyg = "true";
defparam \main_processor|DP|Data_Memory_Module|data_out[25] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X50_Y28_N6
cycloneive_lcell_comb \main_processor|DP|mux_data|Mux6~2 (
// Equation(s):
// \main_processor|DP|mux_data|Mux6~2_combout  = (!\main_processor|CONTROL_UNIT|DATA_Mux [1] & ((\main_processor|CONTROL_UNIT|DATA_Mux [0] & (\main_processor|DP|Data_Memory_Module|data_out [25])) # (!\main_processor|CONTROL_UNIT|DATA_Mux [0] & 
// ((\main_memory|altsyncram_component|auto_generated|q_a [25])))))

	.dataa(\main_processor|CONTROL_UNIT|DATA_Mux [1]),
	.datab(\main_processor|CONTROL_UNIT|DATA_Mux [0]),
	.datac(\main_processor|DP|Data_Memory_Module|data_out [25]),
	.datad(\main_memory|altsyncram_component|auto_generated|q_a [25]),
	.cin(gnd),
	.combout(\main_processor|DP|mux_data|Mux6~2_combout ),
	.cout());
// synopsys translate_off
defparam \main_processor|DP|mux_data|Mux6~2 .lut_mask = 16'h5140;
defparam \main_processor|DP|mux_data|Mux6~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y27_N12
cycloneive_lcell_comb \main_processor|DP|B_multiplexer|f[25]~25 (
// Equation(s):
// \main_processor|DP|B_multiplexer|f[25]~25_combout  = (!\main_processor|CONTROL_UNIT|B_Mux~combout  & ((\main_processor|DP|mux_data|Mux6~2_combout ) # ((\main_processor|DP|mux_data|Mux31~2_combout  & \main_processor|DP|alu_component|mux1|Mux25~3_combout 
// ))))

	.dataa(\main_processor|DP|mux_data|Mux31~2_combout ),
	.datab(\main_processor|CONTROL_UNIT|B_Mux~combout ),
	.datac(\main_processor|DP|alu_component|mux1|Mux25~3_combout ),
	.datad(\main_processor|DP|mux_data|Mux6~2_combout ),
	.cin(gnd),
	.combout(\main_processor|DP|B_multiplexer|f[25]~25_combout ),
	.cout());
// synopsys translate_off
defparam \main_processor|DP|B_multiplexer|f[25]~25 .lut_mask = 16'h3320;
defparam \main_processor|DP|B_multiplexer|f[25]~25 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X53_Y27_N13
dffeas \main_processor|DP|B_register|Q[25] (
	.clk(\cpuClk~inputclkctrl_outclk ),
	.d(\main_processor|DP|B_multiplexer|f[25]~25_combout ),
	.asdata(vcc),
	.clrn(!\main_processor|CONTROL_UNIT|clr_B~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\main_processor|CONTROL_UNIT|ld_B~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\main_processor|DP|B_register|Q [25]),
	.prn(vcc));
// synopsys translate_off
defparam \main_processor|DP|B_register|Q[25] .is_wysiwyg = "true";
defparam \main_processor|DP|B_register|Q[25] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X53_Y27_N2
cycloneive_lcell_comb \main_processor|DP|Data_memory_multiplexer|f[25]~25 (
// Equation(s):
// \main_processor|DP|Data_memory_multiplexer|f[25]~25_combout  = (\main_processor|CONTROL_UNIT|REG_Mux~combout  & ((\main_processor|DP|B_register|Q [25]))) # (!\main_processor|CONTROL_UNIT|REG_Mux~combout  & (\main_processor|DP|A_register|Q [25]))

	.dataa(\main_processor|DP|A_register|Q [25]),
	.datab(gnd),
	.datac(\main_processor|CONTROL_UNIT|REG_Mux~combout ),
	.datad(\main_processor|DP|B_register|Q [25]),
	.cin(gnd),
	.combout(\main_processor|DP|Data_memory_multiplexer|f[25]~25_combout ),
	.cout());
// synopsys translate_off
defparam \main_processor|DP|Data_memory_multiplexer|f[25]~25 .lut_mask = 16'hFA0A;
defparam \main_processor|DP|Data_memory_multiplexer|f[25]~25 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y30_N10
cycloneive_lcell_comb \main_processor|DP|Data_Memory_Module|data_out~23 (
// Equation(s):
// \main_processor|DP|Data_Memory_Module|data_out~23_combout  = (\main_processor|DP|Data_Memory_Module|Memory_rtl_0|auto_generated|ram_block1a23  & (\main_processor|CONTROL_UNIT|en~q  & !\main_processor|CONTROL_UNIT|wen~q ))

	.dataa(\main_processor|DP|Data_Memory_Module|Memory_rtl_0|auto_generated|ram_block1a23 ),
	.datab(gnd),
	.datac(\main_processor|CONTROL_UNIT|en~q ),
	.datad(\main_processor|CONTROL_UNIT|wen~q ),
	.cin(gnd),
	.combout(\main_processor|DP|Data_Memory_Module|data_out~23_combout ),
	.cout());
// synopsys translate_off
defparam \main_processor|DP|Data_Memory_Module|data_out~23 .lut_mask = 16'h00A0;
defparam \main_processor|DP|Data_Memory_Module|data_out~23 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X50_Y30_N11
dffeas \main_processor|DP|Data_Memory_Module|data_out[23] (
	.clk(!\cpuClk~inputclkctrl_outclk ),
	.d(\main_processor|DP|Data_Memory_Module|data_out~23_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\main_processor|DP|Data_Memory_Module|data_out [23]),
	.prn(vcc));
// synopsys translate_off
defparam \main_processor|DP|Data_Memory_Module|data_out[23] .is_wysiwyg = "true";
defparam \main_processor|DP|Data_Memory_Module|data_out[23] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X50_Y26_N24
cycloneive_lcell_comb \main_processor|DP|mux_data|Mux8~2 (
// Equation(s):
// \main_processor|DP|mux_data|Mux8~2_combout  = (!\main_processor|CONTROL_UNIT|DATA_Mux [1] & ((\main_processor|CONTROL_UNIT|DATA_Mux [0] & (\main_processor|DP|Data_Memory_Module|data_out [23])) # (!\main_processor|CONTROL_UNIT|DATA_Mux [0] & 
// ((\main_memory|altsyncram_component|auto_generated|q_a [23])))))

	.dataa(\main_processor|CONTROL_UNIT|DATA_Mux [0]),
	.datab(\main_processor|CONTROL_UNIT|DATA_Mux [1]),
	.datac(\main_processor|DP|Data_Memory_Module|data_out [23]),
	.datad(\main_memory|altsyncram_component|auto_generated|q_a [23]),
	.cin(gnd),
	.combout(\main_processor|DP|mux_data|Mux8~2_combout ),
	.cout());
// synopsys translate_off
defparam \main_processor|DP|mux_data|Mux8~2 .lut_mask = 16'h3120;
defparam \main_processor|DP|mux_data|Mux8~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y26_N28
cycloneive_lcell_comb \main_processor|DP|B_multiplexer|f[23]~23 (
// Equation(s):
// \main_processor|DP|B_multiplexer|f[23]~23_combout  = (!\main_processor|CONTROL_UNIT|B_Mux~combout  & ((\main_processor|DP|mux_data|Mux8~2_combout ) # ((\main_processor|DP|alu_component|mux1|Mux23~3_combout  & \main_processor|DP|mux_data|Mux31~2_combout 
// ))))

	.dataa(\main_processor|DP|alu_component|mux1|Mux23~3_combout ),
	.datab(\main_processor|CONTROL_UNIT|B_Mux~combout ),
	.datac(\main_processor|DP|mux_data|Mux31~2_combout ),
	.datad(\main_processor|DP|mux_data|Mux8~2_combout ),
	.cin(gnd),
	.combout(\main_processor|DP|B_multiplexer|f[23]~23_combout ),
	.cout());
// synopsys translate_off
defparam \main_processor|DP|B_multiplexer|f[23]~23 .lut_mask = 16'h3320;
defparam \main_processor|DP|B_multiplexer|f[23]~23 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X50_Y26_N29
dffeas \main_processor|DP|B_register|Q[23] (
	.clk(\cpuClk~inputclkctrl_outclk ),
	.d(\main_processor|DP|B_multiplexer|f[23]~23_combout ),
	.asdata(vcc),
	.clrn(!\main_processor|CONTROL_UNIT|clr_B~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\main_processor|CONTROL_UNIT|ld_B~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\main_processor|DP|B_register|Q [23]),
	.prn(vcc));
// synopsys translate_off
defparam \main_processor|DP|B_register|Q[23] .is_wysiwyg = "true";
defparam \main_processor|DP|B_register|Q[23] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X50_Y26_N10
cycloneive_lcell_comb \main_processor|DP|Data_memory_multiplexer|f[23]~23 (
// Equation(s):
// \main_processor|DP|Data_memory_multiplexer|f[23]~23_combout  = (\main_processor|CONTROL_UNIT|REG_Mux~combout  & ((\main_processor|DP|B_register|Q [23]))) # (!\main_processor|CONTROL_UNIT|REG_Mux~combout  & (\main_processor|DP|A_register|Q [23]))

	.dataa(\main_processor|DP|A_register|Q [23]),
	.datab(\main_processor|DP|B_register|Q [23]),
	.datac(gnd),
	.datad(\main_processor|CONTROL_UNIT|REG_Mux~combout ),
	.cin(gnd),
	.combout(\main_processor|DP|Data_memory_multiplexer|f[23]~23_combout ),
	.cout());
// synopsys translate_off
defparam \main_processor|DP|Data_memory_multiplexer|f[23]~23 .lut_mask = 16'hCCAA;
defparam \main_processor|DP|Data_memory_multiplexer|f[23]~23 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X45_Y28_N0
cycloneive_lcell_comb \main_processor|DP|Data_Memory_Module|data_out~22 (
// Equation(s):
// \main_processor|DP|Data_Memory_Module|data_out~22_combout  = (\main_processor|DP|Data_Memory_Module|Memory_rtl_0|auto_generated|ram_block1a22  & (!\main_processor|CONTROL_UNIT|wen~q  & \main_processor|CONTROL_UNIT|en~q ))

	.dataa(gnd),
	.datab(\main_processor|DP|Data_Memory_Module|Memory_rtl_0|auto_generated|ram_block1a22 ),
	.datac(\main_processor|CONTROL_UNIT|wen~q ),
	.datad(\main_processor|CONTROL_UNIT|en~q ),
	.cin(gnd),
	.combout(\main_processor|DP|Data_Memory_Module|data_out~22_combout ),
	.cout());
// synopsys translate_off
defparam \main_processor|DP|Data_Memory_Module|data_out~22 .lut_mask = 16'h0C00;
defparam \main_processor|DP|Data_Memory_Module|data_out~22 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X45_Y28_N1
dffeas \main_processor|DP|Data_Memory_Module|data_out[22] (
	.clk(!\cpuClk~inputclkctrl_outclk ),
	.d(\main_processor|DP|Data_Memory_Module|data_out~22_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\main_processor|DP|Data_Memory_Module|data_out [22]),
	.prn(vcc));
// synopsys translate_off
defparam \main_processor|DP|Data_Memory_Module|data_out[22] .is_wysiwyg = "true";
defparam \main_processor|DP|Data_Memory_Module|data_out[22] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X49_Y26_N16
cycloneive_lcell_comb \main_processor|DP|mux_data|Mux9~2 (
// Equation(s):
// \main_processor|DP|mux_data|Mux9~2_combout  = (!\main_processor|CONTROL_UNIT|DATA_Mux [1] & ((\main_processor|CONTROL_UNIT|DATA_Mux [0] & (\main_processor|DP|Data_Memory_Module|data_out [22])) # (!\main_processor|CONTROL_UNIT|DATA_Mux [0] & 
// ((\main_memory|altsyncram_component|auto_generated|q_a [22])))))

	.dataa(\main_processor|DP|Data_Memory_Module|data_out [22]),
	.datab(\main_processor|CONTROL_UNIT|DATA_Mux [1]),
	.datac(\main_processor|CONTROL_UNIT|DATA_Mux [0]),
	.datad(\main_memory|altsyncram_component|auto_generated|q_a [22]),
	.cin(gnd),
	.combout(\main_processor|DP|mux_data|Mux9~2_combout ),
	.cout());
// synopsys translate_off
defparam \main_processor|DP|mux_data|Mux9~2 .lut_mask = 16'h2320;
defparam \main_processor|DP|mux_data|Mux9~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X48_Y27_N10
cycloneive_lcell_comb \main_processor|DP|B_multiplexer|f[22]~22 (
// Equation(s):
// \main_processor|DP|B_multiplexer|f[22]~22_combout  = (!\main_processor|CONTROL_UNIT|B_Mux~combout  & ((\main_processor|DP|mux_data|Mux9~2_combout ) # ((\main_processor|DP|mux_data|Mux31~2_combout  & \main_processor|DP|alu_component|mux1|Mux22~3_combout 
// ))))

	.dataa(\main_processor|DP|mux_data|Mux31~2_combout ),
	.datab(\main_processor|CONTROL_UNIT|B_Mux~combout ),
	.datac(\main_processor|DP|alu_component|mux1|Mux22~3_combout ),
	.datad(\main_processor|DP|mux_data|Mux9~2_combout ),
	.cin(gnd),
	.combout(\main_processor|DP|B_multiplexer|f[22]~22_combout ),
	.cout());
// synopsys translate_off
defparam \main_processor|DP|B_multiplexer|f[22]~22 .lut_mask = 16'h3320;
defparam \main_processor|DP|B_multiplexer|f[22]~22 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X48_Y27_N11
dffeas \main_processor|DP|B_register|Q[22] (
	.clk(\cpuClk~inputclkctrl_outclk ),
	.d(\main_processor|DP|B_multiplexer|f[22]~22_combout ),
	.asdata(vcc),
	.clrn(!\main_processor|CONTROL_UNIT|clr_B~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\main_processor|CONTROL_UNIT|ld_B~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\main_processor|DP|B_register|Q [22]),
	.prn(vcc));
// synopsys translate_off
defparam \main_processor|DP|B_register|Q[22] .is_wysiwyg = "true";
defparam \main_processor|DP|B_register|Q[22] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X49_Y25_N24
cycloneive_lcell_comb \main_processor|DP|Data_memory_multiplexer|f[22]~22 (
// Equation(s):
// \main_processor|DP|Data_memory_multiplexer|f[22]~22_combout  = (\main_processor|CONTROL_UNIT|REG_Mux~combout  & (\main_processor|DP|B_register|Q [22])) # (!\main_processor|CONTROL_UNIT|REG_Mux~combout  & ((\main_processor|DP|A_register|Q [22])))

	.dataa(gnd),
	.datab(\main_processor|DP|B_register|Q [22]),
	.datac(\main_processor|CONTROL_UNIT|REG_Mux~combout ),
	.datad(\main_processor|DP|A_register|Q [22]),
	.cin(gnd),
	.combout(\main_processor|DP|Data_memory_multiplexer|f[22]~22_combout ),
	.cout());
// synopsys translate_off
defparam \main_processor|DP|Data_memory_multiplexer|f[22]~22 .lut_mask = 16'hCFC0;
defparam \main_processor|DP|Data_memory_multiplexer|f[22]~22 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y30_N14
cycloneive_lcell_comb \main_processor|DP|Data_Memory_Module|data_out~21 (
// Equation(s):
// \main_processor|DP|Data_Memory_Module|data_out~21_combout  = (\main_processor|DP|Data_Memory_Module|Memory_rtl_0|auto_generated|ram_block1a21  & (\main_processor|CONTROL_UNIT|en~q  & !\main_processor|CONTROL_UNIT|wen~q ))

	.dataa(\main_processor|DP|Data_Memory_Module|Memory_rtl_0|auto_generated|ram_block1a21 ),
	.datab(gnd),
	.datac(\main_processor|CONTROL_UNIT|en~q ),
	.datad(\main_processor|CONTROL_UNIT|wen~q ),
	.cin(gnd),
	.combout(\main_processor|DP|Data_Memory_Module|data_out~21_combout ),
	.cout());
// synopsys translate_off
defparam \main_processor|DP|Data_Memory_Module|data_out~21 .lut_mask = 16'h00A0;
defparam \main_processor|DP|Data_Memory_Module|data_out~21 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X50_Y30_N15
dffeas \main_processor|DP|Data_Memory_Module|data_out[21] (
	.clk(!\cpuClk~inputclkctrl_outclk ),
	.d(\main_processor|DP|Data_Memory_Module|data_out~21_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\main_processor|DP|Data_Memory_Module|data_out [21]),
	.prn(vcc));
// synopsys translate_off
defparam \main_processor|DP|Data_Memory_Module|data_out[21] .is_wysiwyg = "true";
defparam \main_processor|DP|Data_Memory_Module|data_out[21] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X49_Y26_N10
cycloneive_lcell_comb \main_processor|DP|mux_data|Mux10~2 (
// Equation(s):
// \main_processor|DP|mux_data|Mux10~2_combout  = (!\main_processor|CONTROL_UNIT|DATA_Mux [1] & ((\main_processor|CONTROL_UNIT|DATA_Mux [0] & (\main_processor|DP|Data_Memory_Module|data_out [21])) # (!\main_processor|CONTROL_UNIT|DATA_Mux [0] & 
// ((\main_memory|altsyncram_component|auto_generated|q_a [21])))))

	.dataa(\main_processor|CONTROL_UNIT|DATA_Mux [0]),
	.datab(\main_processor|CONTROL_UNIT|DATA_Mux [1]),
	.datac(\main_processor|DP|Data_Memory_Module|data_out [21]),
	.datad(\main_memory|altsyncram_component|auto_generated|q_a [21]),
	.cin(gnd),
	.combout(\main_processor|DP|mux_data|Mux10~2_combout ),
	.cout());
// synopsys translate_off
defparam \main_processor|DP|mux_data|Mux10~2 .lut_mask = 16'h3120;
defparam \main_processor|DP|mux_data|Mux10~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X48_Y27_N24
cycloneive_lcell_comb \main_processor|DP|B_multiplexer|f[21]~21 (
// Equation(s):
// \main_processor|DP|B_multiplexer|f[21]~21_combout  = (!\main_processor|CONTROL_UNIT|B_Mux~combout  & ((\main_processor|DP|mux_data|Mux10~2_combout ) # ((\main_processor|DP|mux_data|Mux31~2_combout  & \main_processor|DP|alu_component|mux1|Mux21~3_combout 
// ))))

	.dataa(\main_processor|DP|mux_data|Mux31~2_combout ),
	.datab(\main_processor|CONTROL_UNIT|B_Mux~combout ),
	.datac(\main_processor|DP|alu_component|mux1|Mux21~3_combout ),
	.datad(\main_processor|DP|mux_data|Mux10~2_combout ),
	.cin(gnd),
	.combout(\main_processor|DP|B_multiplexer|f[21]~21_combout ),
	.cout());
// synopsys translate_off
defparam \main_processor|DP|B_multiplexer|f[21]~21 .lut_mask = 16'h3320;
defparam \main_processor|DP|B_multiplexer|f[21]~21 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X48_Y27_N25
dffeas \main_processor|DP|B_register|Q[21] (
	.clk(\cpuClk~inputclkctrl_outclk ),
	.d(\main_processor|DP|B_multiplexer|f[21]~21_combout ),
	.asdata(vcc),
	.clrn(!\main_processor|CONTROL_UNIT|clr_B~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\main_processor|CONTROL_UNIT|ld_B~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\main_processor|DP|B_register|Q [21]),
	.prn(vcc));
// synopsys translate_off
defparam \main_processor|DP|B_register|Q[21] .is_wysiwyg = "true";
defparam \main_processor|DP|B_register|Q[21] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X47_Y26_N26
cycloneive_lcell_comb \main_processor|DP|Data_memory_multiplexer|f[21]~21 (
// Equation(s):
// \main_processor|DP|Data_memory_multiplexer|f[21]~21_combout  = (\main_processor|CONTROL_UNIT|REG_Mux~combout  & ((\main_processor|DP|B_register|Q [21]))) # (!\main_processor|CONTROL_UNIT|REG_Mux~combout  & (\main_processor|DP|A_register|Q [21]))

	.dataa(gnd),
	.datab(\main_processor|DP|A_register|Q [21]),
	.datac(\main_processor|CONTROL_UNIT|REG_Mux~combout ),
	.datad(\main_processor|DP|B_register|Q [21]),
	.cin(gnd),
	.combout(\main_processor|DP|Data_memory_multiplexer|f[21]~21_combout ),
	.cout());
// synopsys translate_off
defparam \main_processor|DP|Data_memory_multiplexer|f[21]~21 .lut_mask = 16'hFC0C;
defparam \main_processor|DP|Data_memory_multiplexer|f[21]~21 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y30_N30
cycloneive_lcell_comb \main_processor|DP|Data_Memory_Module|data_out~20 (
// Equation(s):
// \main_processor|DP|Data_Memory_Module|data_out~20_combout  = (\main_processor|CONTROL_UNIT|en~q  & (\main_processor|DP|Data_Memory_Module|Memory_rtl_0|auto_generated|ram_block1a20  & !\main_processor|CONTROL_UNIT|wen~q ))

	.dataa(gnd),
	.datab(\main_processor|CONTROL_UNIT|en~q ),
	.datac(\main_processor|DP|Data_Memory_Module|Memory_rtl_0|auto_generated|ram_block1a20 ),
	.datad(\main_processor|CONTROL_UNIT|wen~q ),
	.cin(gnd),
	.combout(\main_processor|DP|Data_Memory_Module|data_out~20_combout ),
	.cout());
// synopsys translate_off
defparam \main_processor|DP|Data_Memory_Module|data_out~20 .lut_mask = 16'h00C0;
defparam \main_processor|DP|Data_Memory_Module|data_out~20 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X50_Y30_N31
dffeas \main_processor|DP|Data_Memory_Module|data_out[20] (
	.clk(!\cpuClk~inputclkctrl_outclk ),
	.d(\main_processor|DP|Data_Memory_Module|data_out~20_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\main_processor|DP|Data_Memory_Module|data_out [20]),
	.prn(vcc));
// synopsys translate_off
defparam \main_processor|DP|Data_Memory_Module|data_out[20] .is_wysiwyg = "true";
defparam \main_processor|DP|Data_Memory_Module|data_out[20] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X49_Y26_N0
cycloneive_lcell_comb \main_processor|DP|mux_data|Mux11~2 (
// Equation(s):
// \main_processor|DP|mux_data|Mux11~2_combout  = (!\main_processor|CONTROL_UNIT|DATA_Mux [1] & ((\main_processor|CONTROL_UNIT|DATA_Mux [0] & (\main_processor|DP|Data_Memory_Module|data_out [20])) # (!\main_processor|CONTROL_UNIT|DATA_Mux [0] & 
// ((\main_memory|altsyncram_component|auto_generated|q_a [20])))))

	.dataa(\main_processor|DP|Data_Memory_Module|data_out [20]),
	.datab(\main_processor|CONTROL_UNIT|DATA_Mux [1]),
	.datac(\main_processor|CONTROL_UNIT|DATA_Mux [0]),
	.datad(\main_memory|altsyncram_component|auto_generated|q_a [20]),
	.cin(gnd),
	.combout(\main_processor|DP|mux_data|Mux11~2_combout ),
	.cout());
// synopsys translate_off
defparam \main_processor|DP|mux_data|Mux11~2 .lut_mask = 16'h2320;
defparam \main_processor|DP|mux_data|Mux11~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X48_Y27_N18
cycloneive_lcell_comb \main_processor|DP|B_multiplexer|f[20]~20 (
// Equation(s):
// \main_processor|DP|B_multiplexer|f[20]~20_combout  = (!\main_processor|CONTROL_UNIT|B_Mux~combout  & ((\main_processor|DP|mux_data|Mux11~2_combout ) # ((\main_processor|DP|alu_component|mux1|Mux20~3_combout  & \main_processor|DP|mux_data|Mux31~2_combout 
// ))))

	.dataa(\main_processor|CONTROL_UNIT|B_Mux~combout ),
	.datab(\main_processor|DP|alu_component|mux1|Mux20~3_combout ),
	.datac(\main_processor|DP|mux_data|Mux31~2_combout ),
	.datad(\main_processor|DP|mux_data|Mux11~2_combout ),
	.cin(gnd),
	.combout(\main_processor|DP|B_multiplexer|f[20]~20_combout ),
	.cout());
// synopsys translate_off
defparam \main_processor|DP|B_multiplexer|f[20]~20 .lut_mask = 16'h5540;
defparam \main_processor|DP|B_multiplexer|f[20]~20 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X48_Y27_N19
dffeas \main_processor|DP|B_register|Q[20] (
	.clk(\cpuClk~inputclkctrl_outclk ),
	.d(\main_processor|DP|B_multiplexer|f[20]~20_combout ),
	.asdata(vcc),
	.clrn(!\main_processor|CONTROL_UNIT|clr_B~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\main_processor|CONTROL_UNIT|ld_B~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\main_processor|DP|B_register|Q [20]),
	.prn(vcc));
// synopsys translate_off
defparam \main_processor|DP|B_register|Q[20] .is_wysiwyg = "true";
defparam \main_processor|DP|B_register|Q[20] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X53_Y27_N20
cycloneive_lcell_comb \main_processor|DP|Data_memory_multiplexer|f[20]~20 (
// Equation(s):
// \main_processor|DP|Data_memory_multiplexer|f[20]~20_combout  = (\main_processor|CONTROL_UNIT|REG_Mux~combout  & (\main_processor|DP|B_register|Q [20])) # (!\main_processor|CONTROL_UNIT|REG_Mux~combout  & ((\main_processor|DP|A_register|Q [20])))

	.dataa(\main_processor|DP|B_register|Q [20]),
	.datab(gnd),
	.datac(\main_processor|CONTROL_UNIT|REG_Mux~combout ),
	.datad(\main_processor|DP|A_register|Q [20]),
	.cin(gnd),
	.combout(\main_processor|DP|Data_memory_multiplexer|f[20]~20_combout ),
	.cout());
// synopsys translate_off
defparam \main_processor|DP|Data_memory_multiplexer|f[20]~20 .lut_mask = 16'hAFA0;
defparam \main_processor|DP|Data_memory_multiplexer|f[20]~20 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X45_Y28_N18
cycloneive_lcell_comb \main_processor|DP|Data_Memory_Module|data_out~19 (
// Equation(s):
// \main_processor|DP|Data_Memory_Module|data_out~19_combout  = (!\main_processor|CONTROL_UNIT|wen~q  & (\main_processor|DP|Data_Memory_Module|Memory_rtl_0|auto_generated|ram_block1a19  & \main_processor|CONTROL_UNIT|en~q ))

	.dataa(\main_processor|CONTROL_UNIT|wen~q ),
	.datab(gnd),
	.datac(\main_processor|DP|Data_Memory_Module|Memory_rtl_0|auto_generated|ram_block1a19 ),
	.datad(\main_processor|CONTROL_UNIT|en~q ),
	.cin(gnd),
	.combout(\main_processor|DP|Data_Memory_Module|data_out~19_combout ),
	.cout());
// synopsys translate_off
defparam \main_processor|DP|Data_Memory_Module|data_out~19 .lut_mask = 16'h5000;
defparam \main_processor|DP|Data_Memory_Module|data_out~19 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X45_Y28_N19
dffeas \main_processor|DP|Data_Memory_Module|data_out[19] (
	.clk(!\cpuClk~inputclkctrl_outclk ),
	.d(\main_processor|DP|Data_Memory_Module|data_out~19_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\main_processor|DP|Data_Memory_Module|data_out [19]),
	.prn(vcc));
// synopsys translate_off
defparam \main_processor|DP|Data_Memory_Module|data_out[19] .is_wysiwyg = "true";
defparam \main_processor|DP|Data_Memory_Module|data_out[19] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X49_Y25_N16
cycloneive_lcell_comb \main_processor|DP|mux_data|Mux12~2 (
// Equation(s):
// \main_processor|DP|mux_data|Mux12~2_combout  = (!\main_processor|CONTROL_UNIT|DATA_Mux [1] & ((\main_processor|CONTROL_UNIT|DATA_Mux [0] & (\main_processor|DP|Data_Memory_Module|data_out [19])) # (!\main_processor|CONTROL_UNIT|DATA_Mux [0] & 
// ((\main_memory|altsyncram_component|auto_generated|q_a [19])))))

	.dataa(\main_processor|CONTROL_UNIT|DATA_Mux [0]),
	.datab(\main_processor|DP|Data_Memory_Module|data_out [19]),
	.datac(\main_processor|CONTROL_UNIT|DATA_Mux [1]),
	.datad(\main_memory|altsyncram_component|auto_generated|q_a [19]),
	.cin(gnd),
	.combout(\main_processor|DP|mux_data|Mux12~2_combout ),
	.cout());
// synopsys translate_off
defparam \main_processor|DP|mux_data|Mux12~2 .lut_mask = 16'h0D08;
defparam \main_processor|DP|mux_data|Mux12~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X48_Y27_N4
cycloneive_lcell_comb \main_processor|DP|B_multiplexer|f[19]~19 (
// Equation(s):
// \main_processor|DP|B_multiplexer|f[19]~19_combout  = (!\main_processor|CONTROL_UNIT|B_Mux~combout  & ((\main_processor|DP|mux_data|Mux12~2_combout ) # ((\main_processor|DP|alu_component|mux1|Mux19~3_combout  & \main_processor|DP|mux_data|Mux31~2_combout 
// ))))

	.dataa(\main_processor|DP|alu_component|mux1|Mux19~3_combout ),
	.datab(\main_processor|CONTROL_UNIT|B_Mux~combout ),
	.datac(\main_processor|DP|mux_data|Mux31~2_combout ),
	.datad(\main_processor|DP|mux_data|Mux12~2_combout ),
	.cin(gnd),
	.combout(\main_processor|DP|B_multiplexer|f[19]~19_combout ),
	.cout());
// synopsys translate_off
defparam \main_processor|DP|B_multiplexer|f[19]~19 .lut_mask = 16'h3320;
defparam \main_processor|DP|B_multiplexer|f[19]~19 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X48_Y27_N5
dffeas \main_processor|DP|B_register|Q[19] (
	.clk(\cpuClk~inputclkctrl_outclk ),
	.d(\main_processor|DP|B_multiplexer|f[19]~19_combout ),
	.asdata(vcc),
	.clrn(!\main_processor|CONTROL_UNIT|clr_B~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\main_processor|CONTROL_UNIT|ld_B~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\main_processor|DP|B_register|Q [19]),
	.prn(vcc));
// synopsys translate_off
defparam \main_processor|DP|B_register|Q[19] .is_wysiwyg = "true";
defparam \main_processor|DP|B_register|Q[19] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X52_Y27_N20
cycloneive_lcell_comb \main_processor|DP|Data_memory_multiplexer|f[19]~19 (
// Equation(s):
// \main_processor|DP|Data_memory_multiplexer|f[19]~19_combout  = (\main_processor|CONTROL_UNIT|REG_Mux~combout  & (\main_processor|DP|B_register|Q [19])) # (!\main_processor|CONTROL_UNIT|REG_Mux~combout  & ((\main_processor|DP|A_register|Q [19])))

	.dataa(\main_processor|DP|B_register|Q [19]),
	.datab(\main_processor|CONTROL_UNIT|REG_Mux~combout ),
	.datac(gnd),
	.datad(\main_processor|DP|A_register|Q [19]),
	.cin(gnd),
	.combout(\main_processor|DP|Data_memory_multiplexer|f[19]~19_combout ),
	.cout());
// synopsys translate_off
defparam \main_processor|DP|Data_memory_multiplexer|f[19]~19 .lut_mask = 16'hBB88;
defparam \main_processor|DP|Data_memory_multiplexer|f[19]~19 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X47_Y28_N16
cycloneive_lcell_comb \main_processor|DP|Data_Memory_Module|data_out~18 (
// Equation(s):
// \main_processor|DP|Data_Memory_Module|data_out~18_combout  = (\main_processor|DP|Data_Memory_Module|Memory_rtl_0|auto_generated|ram_block1a18  & (\main_processor|CONTROL_UNIT|en~q  & !\main_processor|CONTROL_UNIT|wen~q ))

	.dataa(\main_processor|DP|Data_Memory_Module|Memory_rtl_0|auto_generated|ram_block1a18 ),
	.datab(gnd),
	.datac(\main_processor|CONTROL_UNIT|en~q ),
	.datad(\main_processor|CONTROL_UNIT|wen~q ),
	.cin(gnd),
	.combout(\main_processor|DP|Data_Memory_Module|data_out~18_combout ),
	.cout());
// synopsys translate_off
defparam \main_processor|DP|Data_Memory_Module|data_out~18 .lut_mask = 16'h00A0;
defparam \main_processor|DP|Data_Memory_Module|data_out~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X47_Y28_N17
dffeas \main_processor|DP|Data_Memory_Module|data_out[18] (
	.clk(!\cpuClk~inputclkctrl_outclk ),
	.d(\main_processor|DP|Data_Memory_Module|data_out~18_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\main_processor|DP|Data_Memory_Module|data_out [18]),
	.prn(vcc));
// synopsys translate_off
defparam \main_processor|DP|Data_Memory_Module|data_out[18] .is_wysiwyg = "true";
defparam \main_processor|DP|Data_Memory_Module|data_out[18] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X54_Y28_N2
cycloneive_lcell_comb \main_processor|DP|mux_data|Mux13~2 (
// Equation(s):
// \main_processor|DP|mux_data|Mux13~2_combout  = (!\main_processor|CONTROL_UNIT|DATA_Mux [1] & ((\main_processor|CONTROL_UNIT|DATA_Mux [0] & (\main_processor|DP|Data_Memory_Module|data_out [18])) # (!\main_processor|CONTROL_UNIT|DATA_Mux [0] & 
// ((\main_memory|altsyncram_component|auto_generated|q_a [18])))))

	.dataa(\main_processor|CONTROL_UNIT|DATA_Mux [0]),
	.datab(\main_processor|DP|Data_Memory_Module|data_out [18]),
	.datac(\main_processor|CONTROL_UNIT|DATA_Mux [1]),
	.datad(\main_memory|altsyncram_component|auto_generated|q_a [18]),
	.cin(gnd),
	.combout(\main_processor|DP|mux_data|Mux13~2_combout ),
	.cout());
// synopsys translate_off
defparam \main_processor|DP|mux_data|Mux13~2 .lut_mask = 16'h0D08;
defparam \main_processor|DP|mux_data|Mux13~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y27_N6
cycloneive_lcell_comb \main_processor|DP|B_multiplexer|f[18]~18 (
// Equation(s):
// \main_processor|DP|B_multiplexer|f[18]~18_combout  = (!\main_processor|CONTROL_UNIT|B_Mux~combout  & ((\main_processor|DP|mux_data|Mux13~2_combout ) # ((\main_processor|DP|mux_data|Mux31~2_combout  & \main_processor|DP|alu_component|mux1|Mux18~3_combout 
// ))))

	.dataa(\main_processor|DP|mux_data|Mux31~2_combout ),
	.datab(\main_processor|DP|alu_component|mux1|Mux18~3_combout ),
	.datac(\main_processor|CONTROL_UNIT|B_Mux~combout ),
	.datad(\main_processor|DP|mux_data|Mux13~2_combout ),
	.cin(gnd),
	.combout(\main_processor|DP|B_multiplexer|f[18]~18_combout ),
	.cout());
// synopsys translate_off
defparam \main_processor|DP|B_multiplexer|f[18]~18 .lut_mask = 16'h0F08;
defparam \main_processor|DP|B_multiplexer|f[18]~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X53_Y27_N7
dffeas \main_processor|DP|B_register|Q[18] (
	.clk(\cpuClk~inputclkctrl_outclk ),
	.d(\main_processor|DP|B_multiplexer|f[18]~18_combout ),
	.asdata(vcc),
	.clrn(!\main_processor|CONTROL_UNIT|clr_B~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\main_processor|CONTROL_UNIT|ld_B~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\main_processor|DP|B_register|Q [18]),
	.prn(vcc));
// synopsys translate_off
defparam \main_processor|DP|B_register|Q[18] .is_wysiwyg = "true";
defparam \main_processor|DP|B_register|Q[18] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X55_Y28_N8
cycloneive_lcell_comb \main_processor|DP|Data_memory_multiplexer|f[18]~18 (
// Equation(s):
// \main_processor|DP|Data_memory_multiplexer|f[18]~18_combout  = (\main_processor|CONTROL_UNIT|REG_Mux~combout  & ((\main_processor|DP|B_register|Q [18]))) # (!\main_processor|CONTROL_UNIT|REG_Mux~combout  & (\main_processor|DP|A_register|Q [18]))

	.dataa(\main_processor|DP|A_register|Q [18]),
	.datab(\main_processor|CONTROL_UNIT|REG_Mux~combout ),
	.datac(\main_processor|DP|B_register|Q [18]),
	.datad(gnd),
	.cin(gnd),
	.combout(\main_processor|DP|Data_memory_multiplexer|f[18]~18_combout ),
	.cout());
// synopsys translate_off
defparam \main_processor|DP|Data_memory_multiplexer|f[18]~18 .lut_mask = 16'hE2E2;
defparam \main_processor|DP|Data_memory_multiplexer|f[18]~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X47_Y28_N14
cycloneive_lcell_comb \main_processor|DP|Data_Memory_Module|data_out~17 (
// Equation(s):
// \main_processor|DP|Data_Memory_Module|data_out~17_combout  = (!\main_processor|CONTROL_UNIT|wen~q  & (\main_processor|CONTROL_UNIT|en~q  & \main_processor|DP|Data_Memory_Module|Memory_rtl_0|auto_generated|ram_block1a17 ))

	.dataa(\main_processor|CONTROL_UNIT|wen~q ),
	.datab(gnd),
	.datac(\main_processor|CONTROL_UNIT|en~q ),
	.datad(\main_processor|DP|Data_Memory_Module|Memory_rtl_0|auto_generated|ram_block1a17 ),
	.cin(gnd),
	.combout(\main_processor|DP|Data_Memory_Module|data_out~17_combout ),
	.cout());
// synopsys translate_off
defparam \main_processor|DP|Data_Memory_Module|data_out~17 .lut_mask = 16'h5000;
defparam \main_processor|DP|Data_Memory_Module|data_out~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X47_Y28_N15
dffeas \main_processor|DP|Data_Memory_Module|data_out[17] (
	.clk(!\cpuClk~inputclkctrl_outclk ),
	.d(\main_processor|DP|Data_Memory_Module|data_out~17_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\main_processor|DP|Data_Memory_Module|data_out [17]),
	.prn(vcc));
// synopsys translate_off
defparam \main_processor|DP|Data_Memory_Module|data_out[17] .is_wysiwyg = "true";
defparam \main_processor|DP|Data_Memory_Module|data_out[17] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X54_Y28_N8
cycloneive_lcell_comb \main_processor|DP|mux_data|Mux14~2 (
// Equation(s):
// \main_processor|DP|mux_data|Mux14~2_combout  = (!\main_processor|CONTROL_UNIT|DATA_Mux [1] & ((\main_processor|CONTROL_UNIT|DATA_Mux [0] & (\main_processor|DP|Data_Memory_Module|data_out [17])) # (!\main_processor|CONTROL_UNIT|DATA_Mux [0] & 
// ((\main_memory|altsyncram_component|auto_generated|q_a [17])))))

	.dataa(\main_processor|DP|Data_Memory_Module|data_out [17]),
	.datab(\main_processor|CONTROL_UNIT|DATA_Mux [1]),
	.datac(\main_processor|CONTROL_UNIT|DATA_Mux [0]),
	.datad(\main_memory|altsyncram_component|auto_generated|q_a [17]),
	.cin(gnd),
	.combout(\main_processor|DP|mux_data|Mux14~2_combout ),
	.cout());
// synopsys translate_off
defparam \main_processor|DP|mux_data|Mux14~2 .lut_mask = 16'h2320;
defparam \main_processor|DP|mux_data|Mux14~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X48_Y27_N6
cycloneive_lcell_comb \main_processor|DP|B_multiplexer|f[17]~17 (
// Equation(s):
// \main_processor|DP|B_multiplexer|f[17]~17_combout  = (!\main_processor|CONTROL_UNIT|B_Mux~combout  & ((\main_processor|DP|mux_data|Mux14~2_combout ) # ((\main_processor|DP|mux_data|Mux31~2_combout  & \main_processor|DP|alu_component|mux1|Mux17~3_combout 
// ))))

	.dataa(\main_processor|DP|mux_data|Mux31~2_combout ),
	.datab(\main_processor|CONTROL_UNIT|B_Mux~combout ),
	.datac(\main_processor|DP|alu_component|mux1|Mux17~3_combout ),
	.datad(\main_processor|DP|mux_data|Mux14~2_combout ),
	.cin(gnd),
	.combout(\main_processor|DP|B_multiplexer|f[17]~17_combout ),
	.cout());
// synopsys translate_off
defparam \main_processor|DP|B_multiplexer|f[17]~17 .lut_mask = 16'h3320;
defparam \main_processor|DP|B_multiplexer|f[17]~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X48_Y27_N7
dffeas \main_processor|DP|B_register|Q[17] (
	.clk(\cpuClk~inputclkctrl_outclk ),
	.d(\main_processor|DP|B_multiplexer|f[17]~17_combout ),
	.asdata(vcc),
	.clrn(!\main_processor|CONTROL_UNIT|clr_B~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\main_processor|CONTROL_UNIT|ld_B~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\main_processor|DP|B_register|Q [17]),
	.prn(vcc));
// synopsys translate_off
defparam \main_processor|DP|B_register|Q[17] .is_wysiwyg = "true";
defparam \main_processor|DP|B_register|Q[17] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X55_Y28_N26
cycloneive_lcell_comb \main_processor|DP|Data_memory_multiplexer|f[17]~17 (
// Equation(s):
// \main_processor|DP|Data_memory_multiplexer|f[17]~17_combout  = (\main_processor|CONTROL_UNIT|REG_Mux~combout  & (\main_processor|DP|B_register|Q [17])) # (!\main_processor|CONTROL_UNIT|REG_Mux~combout  & ((\main_processor|DP|A_register|Q [17])))

	.dataa(\main_processor|DP|B_register|Q [17]),
	.datab(\main_processor|CONTROL_UNIT|REG_Mux~combout ),
	.datac(\main_processor|DP|A_register|Q [17]),
	.datad(gnd),
	.cin(gnd),
	.combout(\main_processor|DP|Data_memory_multiplexer|f[17]~17_combout ),
	.cout());
// synopsys translate_off
defparam \main_processor|DP|Data_memory_multiplexer|f[17]~17 .lut_mask = 16'hB8B8;
defparam \main_processor|DP|Data_memory_multiplexer|f[17]~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X45_Y28_N14
cycloneive_lcell_comb \main_processor|DP|Data_Memory_Module|data_out~24 (
// Equation(s):
// \main_processor|DP|Data_Memory_Module|data_out~24_combout  = (!\main_processor|CONTROL_UNIT|wen~q  & (\main_processor|DP|Data_Memory_Module|Memory_rtl_0|auto_generated|ram_block1a24  & \main_processor|CONTROL_UNIT|en~q ))

	.dataa(\main_processor|CONTROL_UNIT|wen~q ),
	.datab(gnd),
	.datac(\main_processor|DP|Data_Memory_Module|Memory_rtl_0|auto_generated|ram_block1a24 ),
	.datad(\main_processor|CONTROL_UNIT|en~q ),
	.cin(gnd),
	.combout(\main_processor|DP|Data_Memory_Module|data_out~24_combout ),
	.cout());
// synopsys translate_off
defparam \main_processor|DP|Data_Memory_Module|data_out~24 .lut_mask = 16'h5000;
defparam \main_processor|DP|Data_Memory_Module|data_out~24 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X45_Y28_N15
dffeas \main_processor|DP|Data_Memory_Module|data_out[24] (
	.clk(!\cpuClk~inputclkctrl_outclk ),
	.d(\main_processor|DP|Data_Memory_Module|data_out~24_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\main_processor|DP|Data_Memory_Module|data_out [24]),
	.prn(vcc));
// synopsys translate_off
defparam \main_processor|DP|Data_Memory_Module|data_out[24] .is_wysiwyg = "true";
defparam \main_processor|DP|Data_Memory_Module|data_out[24] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X50_Y28_N0
cycloneive_lcell_comb \main_processor|DP|mux_data|Mux7~2 (
// Equation(s):
// \main_processor|DP|mux_data|Mux7~2_combout  = (!\main_processor|CONTROL_UNIT|DATA_Mux [1] & ((\main_processor|CONTROL_UNIT|DATA_Mux [0] & (\main_processor|DP|Data_Memory_Module|data_out [24])) # (!\main_processor|CONTROL_UNIT|DATA_Mux [0] & 
// ((\main_memory|altsyncram_component|auto_generated|q_a [24])))))

	.dataa(\main_processor|CONTROL_UNIT|DATA_Mux [1]),
	.datab(\main_processor|CONTROL_UNIT|DATA_Mux [0]),
	.datac(\main_processor|DP|Data_Memory_Module|data_out [24]),
	.datad(\main_memory|altsyncram_component|auto_generated|q_a [24]),
	.cin(gnd),
	.combout(\main_processor|DP|mux_data|Mux7~2_combout ),
	.cout());
// synopsys translate_off
defparam \main_processor|DP|mux_data|Mux7~2 .lut_mask = 16'h5140;
defparam \main_processor|DP|mux_data|Mux7~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y25_N20
cycloneive_lcell_comb \main_processor|DP|A_multiplexer|f[24]~24 (
// Equation(s):
// \main_processor|DP|A_multiplexer|f[24]~24_combout  = (!\main_processor|CONTROL_UNIT|A_Mux~combout  & ((\main_processor|DP|mux_data|Mux7~2_combout ) # ((\main_processor|DP|alu_component|mux1|Mux24~3_combout  & \main_processor|DP|mux_data|Mux31~2_combout 
// ))))

	.dataa(\main_processor|DP|alu_component|mux1|Mux24~3_combout ),
	.datab(\main_processor|DP|mux_data|Mux31~2_combout ),
	.datac(\main_processor|DP|mux_data|Mux7~2_combout ),
	.datad(\main_processor|CONTROL_UNIT|A_Mux~combout ),
	.cin(gnd),
	.combout(\main_processor|DP|A_multiplexer|f[24]~24_combout ),
	.cout());
// synopsys translate_off
defparam \main_processor|DP|A_multiplexer|f[24]~24 .lut_mask = 16'h00F8;
defparam \main_processor|DP|A_multiplexer|f[24]~24 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X50_Y25_N21
dffeas \main_processor|DP|A_register|Q[24] (
	.clk(\cpuClk~inputclkctrl_outclk ),
	.d(\main_processor|DP|A_multiplexer|f[24]~24_combout ),
	.asdata(vcc),
	.clrn(!\main_processor|CONTROL_UNIT|clr_A~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\main_processor|CONTROL_UNIT|ld_A~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\main_processor|DP|A_register|Q [24]),
	.prn(vcc));
// synopsys translate_off
defparam \main_processor|DP|A_register|Q[24] .is_wysiwyg = "true";
defparam \main_processor|DP|A_register|Q[24] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X50_Y25_N24
cycloneive_lcell_comb \main_processor|DP|im_mux1_component|f[24]~23 (
// Equation(s):
// \main_processor|DP|im_mux1_component|f[24]~23_combout  = (\main_processor|CONTROL_UNIT|IM_MUX1~combout  & ((\main_processor|DP|ir_register|Q [8]))) # (!\main_processor|CONTROL_UNIT|IM_MUX1~combout  & (\main_processor|DP|A_register|Q [24]))

	.dataa(\main_processor|CONTROL_UNIT|IM_MUX1~combout ),
	.datab(\main_processor|DP|A_register|Q [24]),
	.datac(\main_processor|DP|ir_register|Q [8]),
	.datad(gnd),
	.cin(gnd),
	.combout(\main_processor|DP|im_mux1_component|f[24]~23_combout ),
	.cout());
// synopsys translate_off
defparam \main_processor|DP|im_mux1_component|f[24]~23 .lut_mask = 16'hE4E4;
defparam \main_processor|DP|im_mux1_component|f[24]~23 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y26_N4
cycloneive_lcell_comb \main_processor|DP|alu_component|mux1|Mux23~0 (
// Equation(s):
// \main_processor|DP|alu_component|mux1|Mux23~0_combout  = (\main_processor|CONTROL_UNIT|ALU_op [0] & (\main_processor|DP|im_mux1_component|f[24]~23_combout )) # (!\main_processor|CONTROL_UNIT|ALU_op [0] & 
// ((\main_processor|DP|im_mux1_component|f[22]~21_combout )))

	.dataa(\main_processor|CONTROL_UNIT|ALU_op [0]),
	.datab(gnd),
	.datac(\main_processor|DP|im_mux1_component|f[24]~23_combout ),
	.datad(\main_processor|DP|im_mux1_component|f[22]~21_combout ),
	.cin(gnd),
	.combout(\main_processor|DP|alu_component|mux1|Mux23~0_combout ),
	.cout());
// synopsys translate_off
defparam \main_processor|DP|alu_component|mux1|Mux23~0 .lut_mask = 16'hF5A0;
defparam \main_processor|DP|alu_component|mux1|Mux23~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y26_N2
cycloneive_lcell_comb \main_processor|DP|alu_component|mux1|Mux23~1 (
// Equation(s):
// \main_processor|DP|alu_component|mux1|Mux23~1_combout  = \main_processor|DP|im_mux1_component|f[23]~22_combout  $ (((\main_processor|CONTROL_UNIT|ALU_op [1] & \main_processor|DP|alu_component|adder1|s6|p3|cout~0_combout )))

	.dataa(gnd),
	.datab(\main_processor|DP|im_mux1_component|f[23]~22_combout ),
	.datac(\main_processor|CONTROL_UNIT|ALU_op [1]),
	.datad(\main_processor|DP|alu_component|adder1|s6|p3|cout~0_combout ),
	.cin(gnd),
	.combout(\main_processor|DP|alu_component|mux1|Mux23~1_combout ),
	.cout());
// synopsys translate_off
defparam \main_processor|DP|alu_component|mux1|Mux23~1 .lut_mask = 16'h3CCC;
defparam \main_processor|DP|alu_component|mux1|Mux23~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y26_N0
cycloneive_lcell_comb \main_processor|DP|alu_component|mux1|Mux23~2 (
// Equation(s):
// \main_processor|DP|alu_component|mux1|Mux23~2_combout  = (\main_processor|CONTROL_UNIT|ALU_op [1] & ((\main_processor|DP|im_mux2_component|Mux8~0_combout  $ (\main_processor|DP|alu_component|mux1|Mux23~1_combout )))) # 
// (!\main_processor|CONTROL_UNIT|ALU_op [1] & ((\main_processor|CONTROL_UNIT|ALU_op [0] & ((\main_processor|DP|im_mux2_component|Mux8~0_combout ) # (\main_processor|DP|alu_component|mux1|Mux23~1_combout ))) # (!\main_processor|CONTROL_UNIT|ALU_op [0] & 
// (\main_processor|DP|im_mux2_component|Mux8~0_combout  & \main_processor|DP|alu_component|mux1|Mux23~1_combout ))))

	.dataa(\main_processor|CONTROL_UNIT|ALU_op [0]),
	.datab(\main_processor|CONTROL_UNIT|ALU_op [1]),
	.datac(\main_processor|DP|im_mux2_component|Mux8~0_combout ),
	.datad(\main_processor|DP|alu_component|mux1|Mux23~1_combout ),
	.cin(gnd),
	.combout(\main_processor|DP|alu_component|mux1|Mux23~2_combout ),
	.cout());
// synopsys translate_off
defparam \main_processor|DP|alu_component|mux1|Mux23~2 .lut_mask = 16'h3EE0;
defparam \main_processor|DP|alu_component|mux1|Mux23~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y26_N30
cycloneive_lcell_comb \main_processor|DP|alu_component|mux1|Mux23~3 (
// Equation(s):
// \main_processor|DP|alu_component|mux1|Mux23~3_combout  = (\main_processor|CONTROL_UNIT|ALU_op [2] & ((\main_processor|CONTROL_UNIT|ALU_op [1] & ((!\main_processor|DP|alu_component|mux1|Mux23~2_combout ))) # (!\main_processor|CONTROL_UNIT|ALU_op [1] & 
// (\main_processor|DP|alu_component|mux1|Mux23~0_combout )))) # (!\main_processor|CONTROL_UNIT|ALU_op [2] & (((\main_processor|DP|alu_component|mux1|Mux23~2_combout ))))

	.dataa(\main_processor|CONTROL_UNIT|ALU_op [1]),
	.datab(\main_processor|CONTROL_UNIT|ALU_op [2]),
	.datac(\main_processor|DP|alu_component|mux1|Mux23~0_combout ),
	.datad(\main_processor|DP|alu_component|mux1|Mux23~2_combout ),
	.cin(gnd),
	.combout(\main_processor|DP|alu_component|mux1|Mux23~3_combout ),
	.cout());
// synopsys translate_off
defparam \main_processor|DP|alu_component|mux1|Mux23~3 .lut_mask = 16'h73C8;
defparam \main_processor|DP|alu_component|mux1|Mux23~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y26_N22
cycloneive_lcell_comb \main_processor|DP|A_multiplexer|f[23]~23 (
// Equation(s):
// \main_processor|DP|A_multiplexer|f[23]~23_combout  = (!\main_processor|CONTROL_UNIT|A_Mux~combout  & ((\main_processor|DP|mux_data|Mux8~2_combout ) # ((\main_processor|DP|alu_component|mux1|Mux23~3_combout  & \main_processor|DP|mux_data|Mux31~2_combout 
// ))))

	.dataa(\main_processor|DP|alu_component|mux1|Mux23~3_combout ),
	.datab(\main_processor|CONTROL_UNIT|A_Mux~combout ),
	.datac(\main_processor|DP|mux_data|Mux31~2_combout ),
	.datad(\main_processor|DP|mux_data|Mux8~2_combout ),
	.cin(gnd),
	.combout(\main_processor|DP|A_multiplexer|f[23]~23_combout ),
	.cout());
// synopsys translate_off
defparam \main_processor|DP|A_multiplexer|f[23]~23 .lut_mask = 16'h3320;
defparam \main_processor|DP|A_multiplexer|f[23]~23 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X50_Y26_N23
dffeas \main_processor|DP|A_register|Q[23] (
	.clk(\cpuClk~inputclkctrl_outclk ),
	.d(\main_processor|DP|A_multiplexer|f[23]~23_combout ),
	.asdata(vcc),
	.clrn(!\main_processor|CONTROL_UNIT|clr_A~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\main_processor|CONTROL_UNIT|ld_A~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\main_processor|DP|A_register|Q [23]),
	.prn(vcc));
// synopsys translate_off
defparam \main_processor|DP|A_register|Q[23] .is_wysiwyg = "true";
defparam \main_processor|DP|A_register|Q[23] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X49_Y25_N12
cycloneive_lcell_comb \main_processor|DP|im_mux1_component|f[23]~22 (
// Equation(s):
// \main_processor|DP|im_mux1_component|f[23]~22_combout  = (\main_processor|CONTROL_UNIT|IM_MUX1~combout  & ((\main_processor|DP|ir_register|Q [7]))) # (!\main_processor|CONTROL_UNIT|IM_MUX1~combout  & (\main_processor|DP|A_register|Q [23]))

	.dataa(\main_processor|DP|A_register|Q [23]),
	.datab(gnd),
	.datac(\main_processor|CONTROL_UNIT|IM_MUX1~combout ),
	.datad(\main_processor|DP|ir_register|Q [7]),
	.cin(gnd),
	.combout(\main_processor|DP|im_mux1_component|f[23]~22_combout ),
	.cout());
// synopsys translate_off
defparam \main_processor|DP|im_mux1_component|f[23]~22 .lut_mask = 16'hFA0A;
defparam \main_processor|DP|im_mux1_component|f[23]~22 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y26_N8
cycloneive_lcell_comb \main_processor|DP|alu_component|mux1|Mux22~0 (
// Equation(s):
// \main_processor|DP|alu_component|mux1|Mux22~0_combout  = (\main_processor|CONTROL_UNIT|ALU_op [0] & ((\main_processor|DP|im_mux1_component|f[23]~22_combout ))) # (!\main_processor|CONTROL_UNIT|ALU_op [0] & 
// (\main_processor|DP|im_mux1_component|f[21]~20_combout ))

	.dataa(\main_processor|DP|im_mux1_component|f[21]~20_combout ),
	.datab(\main_processor|DP|im_mux1_component|f[23]~22_combout ),
	.datac(gnd),
	.datad(\main_processor|CONTROL_UNIT|ALU_op [0]),
	.cin(gnd),
	.combout(\main_processor|DP|alu_component|mux1|Mux22~0_combout ),
	.cout());
// synopsys translate_off
defparam \main_processor|DP|alu_component|mux1|Mux22~0 .lut_mask = 16'hCCAA;
defparam \main_processor|DP|alu_component|mux1|Mux22~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y26_N14
cycloneive_lcell_comb \main_processor|DP|alu_component|mux1|Mux22~1 (
// Equation(s):
// \main_processor|DP|alu_component|mux1|Mux22~1_combout  = \main_processor|DP|im_mux1_component|f[22]~21_combout  $ (((\main_processor|CONTROL_UNIT|ALU_op [1] & \main_processor|DP|alu_component|adder1|s6|p2|cout~0_combout )))

	.dataa(\main_processor|DP|im_mux1_component|f[22]~21_combout ),
	.datab(\main_processor|CONTROL_UNIT|ALU_op [1]),
	.datac(gnd),
	.datad(\main_processor|DP|alu_component|adder1|s6|p2|cout~0_combout ),
	.cin(gnd),
	.combout(\main_processor|DP|alu_component|mux1|Mux22~1_combout ),
	.cout());
// synopsys translate_off
defparam \main_processor|DP|alu_component|mux1|Mux22~1 .lut_mask = 16'h66AA;
defparam \main_processor|DP|alu_component|mux1|Mux22~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y26_N28
cycloneive_lcell_comb \main_processor|DP|alu_component|mux1|Mux22~2 (
// Equation(s):
// \main_processor|DP|alu_component|mux1|Mux22~2_combout  = (\main_processor|DP|im_mux2_component|Mux9~0_combout  & ((\main_processor|DP|alu_component|mux1|Mux22~1_combout  & ((!\main_processor|CONTROL_UNIT|ALU_op [1]))) # 
// (!\main_processor|DP|alu_component|mux1|Mux22~1_combout  & ((\main_processor|CONTROL_UNIT|ALU_op [0]) # (\main_processor|CONTROL_UNIT|ALU_op [1]))))) # (!\main_processor|DP|im_mux2_component|Mux9~0_combout  & 
// (\main_processor|DP|alu_component|mux1|Mux22~1_combout  & ((\main_processor|CONTROL_UNIT|ALU_op [0]) # (\main_processor|CONTROL_UNIT|ALU_op [1]))))

	.dataa(\main_processor|CONTROL_UNIT|ALU_op [0]),
	.datab(\main_processor|DP|im_mux2_component|Mux9~0_combout ),
	.datac(\main_processor|DP|alu_component|mux1|Mux22~1_combout ),
	.datad(\main_processor|CONTROL_UNIT|ALU_op [1]),
	.cin(gnd),
	.combout(\main_processor|DP|alu_component|mux1|Mux22~2_combout ),
	.cout());
// synopsys translate_off
defparam \main_processor|DP|alu_component|mux1|Mux22~2 .lut_mask = 16'h3CE8;
defparam \main_processor|DP|alu_component|mux1|Mux22~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y26_N30
cycloneive_lcell_comb \main_processor|DP|alu_component|mux1|Mux22~3 (
// Equation(s):
// \main_processor|DP|alu_component|mux1|Mux22~3_combout  = (\main_processor|CONTROL_UNIT|ALU_op [2] & ((\main_processor|CONTROL_UNIT|ALU_op [1] & ((!\main_processor|DP|alu_component|mux1|Mux22~2_combout ))) # (!\main_processor|CONTROL_UNIT|ALU_op [1] & 
// (\main_processor|DP|alu_component|mux1|Mux22~0_combout )))) # (!\main_processor|CONTROL_UNIT|ALU_op [2] & (((\main_processor|DP|alu_component|mux1|Mux22~2_combout ))))

	.dataa(\main_processor|CONTROL_UNIT|ALU_op [2]),
	.datab(\main_processor|CONTROL_UNIT|ALU_op [1]),
	.datac(\main_processor|DP|alu_component|mux1|Mux22~0_combout ),
	.datad(\main_processor|DP|alu_component|mux1|Mux22~2_combout ),
	.cin(gnd),
	.combout(\main_processor|DP|alu_component|mux1|Mux22~3_combout ),
	.cout());
// synopsys translate_off
defparam \main_processor|DP|alu_component|mux1|Mux22~3 .lut_mask = 16'h75A8;
defparam \main_processor|DP|alu_component|mux1|Mux22~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y28_N26
cycloneive_lcell_comb \main_processor|DP|A_multiplexer|f[22]~22 (
// Equation(s):
// \main_processor|DP|A_multiplexer|f[22]~22_combout  = (!\main_processor|CONTROL_UNIT|A_Mux~combout  & ((\main_processor|DP|mux_data|Mux9~2_combout ) # ((\main_processor|DP|mux_data|Mux31~2_combout  & \main_processor|DP|alu_component|mux1|Mux22~3_combout 
// ))))

	.dataa(\main_processor|DP|mux_data|Mux31~2_combout ),
	.datab(\main_processor|CONTROL_UNIT|A_Mux~combout ),
	.datac(\main_processor|DP|alu_component|mux1|Mux22~3_combout ),
	.datad(\main_processor|DP|mux_data|Mux9~2_combout ),
	.cin(gnd),
	.combout(\main_processor|DP|A_multiplexer|f[22]~22_combout ),
	.cout());
// synopsys translate_off
defparam \main_processor|DP|A_multiplexer|f[22]~22 .lut_mask = 16'h3320;
defparam \main_processor|DP|A_multiplexer|f[22]~22 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X49_Y28_N27
dffeas \main_processor|DP|A_register|Q[22] (
	.clk(\cpuClk~inputclkctrl_outclk ),
	.d(\main_processor|DP|A_multiplexer|f[22]~22_combout ),
	.asdata(vcc),
	.clrn(!\main_processor|CONTROL_UNIT|clr_A~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\main_processor|CONTROL_UNIT|ld_A~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\main_processor|DP|A_register|Q [22]),
	.prn(vcc));
// synopsys translate_off
defparam \main_processor|DP|A_register|Q[22] .is_wysiwyg = "true";
defparam \main_processor|DP|A_register|Q[22] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X49_Y25_N18
cycloneive_lcell_comb \main_processor|DP|im_mux1_component|f[22]~21 (
// Equation(s):
// \main_processor|DP|im_mux1_component|f[22]~21_combout  = (\main_processor|CONTROL_UNIT|IM_MUX1~combout  & (\main_processor|DP|ir_register|Q [6])) # (!\main_processor|CONTROL_UNIT|IM_MUX1~combout  & ((\main_processor|DP|A_register|Q [22])))

	.dataa(\main_processor|CONTROL_UNIT|IM_MUX1~combout ),
	.datab(gnd),
	.datac(\main_processor|DP|ir_register|Q [6]),
	.datad(\main_processor|DP|A_register|Q [22]),
	.cin(gnd),
	.combout(\main_processor|DP|im_mux1_component|f[22]~21_combout ),
	.cout());
// synopsys translate_off
defparam \main_processor|DP|im_mux1_component|f[22]~21 .lut_mask = 16'hF5A0;
defparam \main_processor|DP|im_mux1_component|f[22]~21 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y26_N12
cycloneive_lcell_comb \main_processor|DP|alu_component|mux1|Mux21~0 (
// Equation(s):
// \main_processor|DP|alu_component|mux1|Mux21~0_combout  = (\main_processor|CONTROL_UNIT|ALU_op [0] & (\main_processor|DP|im_mux1_component|f[22]~21_combout )) # (!\main_processor|CONTROL_UNIT|ALU_op [0] & 
// ((\main_processor|DP|im_mux1_component|f[20]~19_combout )))

	.dataa(gnd),
	.datab(\main_processor|DP|im_mux1_component|f[22]~21_combout ),
	.datac(\main_processor|CONTROL_UNIT|ALU_op [0]),
	.datad(\main_processor|DP|im_mux1_component|f[20]~19_combout ),
	.cin(gnd),
	.combout(\main_processor|DP|alu_component|mux1|Mux21~0_combout ),
	.cout());
// synopsys translate_off
defparam \main_processor|DP|alu_component|mux1|Mux21~0 .lut_mask = 16'hCFC0;
defparam \main_processor|DP|alu_component|mux1|Mux21~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y26_N18
cycloneive_lcell_comb \main_processor|DP|alu_component|mux1|Mux21~1 (
// Equation(s):
// \main_processor|DP|alu_component|mux1|Mux21~1_combout  = \main_processor|DP|im_mux1_component|f[21]~20_combout  $ (((\main_processor|CONTROL_UNIT|ALU_op [1] & \main_processor|DP|alu_component|adder1|s6|p1|cout~0_combout )))

	.dataa(\main_processor|CONTROL_UNIT|ALU_op [1]),
	.datab(\main_processor|DP|im_mux1_component|f[21]~20_combout ),
	.datac(\main_processor|DP|alu_component|adder1|s6|p1|cout~0_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\main_processor|DP|alu_component|mux1|Mux21~1_combout ),
	.cout());
// synopsys translate_off
defparam \main_processor|DP|alu_component|mux1|Mux21~1 .lut_mask = 16'h6C6C;
defparam \main_processor|DP|alu_component|mux1|Mux21~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y26_N16
cycloneive_lcell_comb \main_processor|DP|alu_component|mux1|Mux21~2 (
// Equation(s):
// \main_processor|DP|alu_component|mux1|Mux21~2_combout  = (\main_processor|CONTROL_UNIT|ALU_op [1] & (\main_processor|DP|im_mux2_component|Mux10~0_combout  $ (((\main_processor|DP|alu_component|mux1|Mux21~1_combout ))))) # 
// (!\main_processor|CONTROL_UNIT|ALU_op [1] & ((\main_processor|DP|im_mux2_component|Mux10~0_combout  & ((\main_processor|CONTROL_UNIT|ALU_op [0]) # (\main_processor|DP|alu_component|mux1|Mux21~1_combout ))) # 
// (!\main_processor|DP|im_mux2_component|Mux10~0_combout  & (\main_processor|CONTROL_UNIT|ALU_op [0] & \main_processor|DP|alu_component|mux1|Mux21~1_combout ))))

	.dataa(\main_processor|CONTROL_UNIT|ALU_op [1]),
	.datab(\main_processor|DP|im_mux2_component|Mux10~0_combout ),
	.datac(\main_processor|CONTROL_UNIT|ALU_op [0]),
	.datad(\main_processor|DP|alu_component|mux1|Mux21~1_combout ),
	.cin(gnd),
	.combout(\main_processor|DP|alu_component|mux1|Mux21~2_combout ),
	.cout());
// synopsys translate_off
defparam \main_processor|DP|alu_component|mux1|Mux21~2 .lut_mask = 16'h76C8;
defparam \main_processor|DP|alu_component|mux1|Mux21~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y26_N6
cycloneive_lcell_comb \main_processor|DP|alu_component|mux1|Mux21~3 (
// Equation(s):
// \main_processor|DP|alu_component|mux1|Mux21~3_combout  = (\main_processor|CONTROL_UNIT|ALU_op [2] & ((\main_processor|CONTROL_UNIT|ALU_op [1] & ((!\main_processor|DP|alu_component|mux1|Mux21~2_combout ))) # (!\main_processor|CONTROL_UNIT|ALU_op [1] & 
// (\main_processor|DP|alu_component|mux1|Mux21~0_combout )))) # (!\main_processor|CONTROL_UNIT|ALU_op [2] & (((\main_processor|DP|alu_component|mux1|Mux21~2_combout ))))

	.dataa(\main_processor|DP|alu_component|mux1|Mux21~0_combout ),
	.datab(\main_processor|CONTROL_UNIT|ALU_op [2]),
	.datac(\main_processor|CONTROL_UNIT|ALU_op [1]),
	.datad(\main_processor|DP|alu_component|mux1|Mux21~2_combout ),
	.cin(gnd),
	.combout(\main_processor|DP|alu_component|mux1|Mux21~3_combout ),
	.cout());
// synopsys translate_off
defparam \main_processor|DP|alu_component|mux1|Mux21~3 .lut_mask = 16'h3BC8;
defparam \main_processor|DP|alu_component|mux1|Mux21~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y28_N16
cycloneive_lcell_comb \main_processor|DP|A_multiplexer|f[21]~21 (
// Equation(s):
// \main_processor|DP|A_multiplexer|f[21]~21_combout  = (!\main_processor|CONTROL_UNIT|A_Mux~combout  & ((\main_processor|DP|mux_data|Mux10~2_combout ) # ((\main_processor|DP|mux_data|Mux31~2_combout  & \main_processor|DP|alu_component|mux1|Mux21~3_combout 
// ))))

	.dataa(\main_processor|DP|mux_data|Mux31~2_combout ),
	.datab(\main_processor|DP|alu_component|mux1|Mux21~3_combout ),
	.datac(\main_processor|CONTROL_UNIT|A_Mux~combout ),
	.datad(\main_processor|DP|mux_data|Mux10~2_combout ),
	.cin(gnd),
	.combout(\main_processor|DP|A_multiplexer|f[21]~21_combout ),
	.cout());
// synopsys translate_off
defparam \main_processor|DP|A_multiplexer|f[21]~21 .lut_mask = 16'h0F08;
defparam \main_processor|DP|A_multiplexer|f[21]~21 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X49_Y28_N17
dffeas \main_processor|DP|A_register|Q[21] (
	.clk(\cpuClk~inputclkctrl_outclk ),
	.d(\main_processor|DP|A_multiplexer|f[21]~21_combout ),
	.asdata(vcc),
	.clrn(!\main_processor|CONTROL_UNIT|clr_A~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\main_processor|CONTROL_UNIT|ld_A~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\main_processor|DP|A_register|Q [21]),
	.prn(vcc));
// synopsys translate_off
defparam \main_processor|DP|A_register|Q[21] .is_wysiwyg = "true";
defparam \main_processor|DP|A_register|Q[21] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X47_Y26_N2
cycloneive_lcell_comb \main_processor|DP|im_mux1_component|f[21]~20 (
// Equation(s):
// \main_processor|DP|im_mux1_component|f[21]~20_combout  = (\main_processor|CONTROL_UNIT|IM_MUX1~combout  & ((\main_processor|DP|ir_register|Q [5]))) # (!\main_processor|CONTROL_UNIT|IM_MUX1~combout  & (\main_processor|DP|A_register|Q [21]))

	.dataa(gnd),
	.datab(\main_processor|DP|A_register|Q [21]),
	.datac(\main_processor|DP|ir_register|Q [5]),
	.datad(\main_processor|CONTROL_UNIT|IM_MUX1~combout ),
	.cin(gnd),
	.combout(\main_processor|DP|im_mux1_component|f[21]~20_combout ),
	.cout());
// synopsys translate_off
defparam \main_processor|DP|im_mux1_component|f[21]~20 .lut_mask = 16'hF0CC;
defparam \main_processor|DP|im_mux1_component|f[21]~20 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y26_N26
cycloneive_lcell_comb \main_processor|DP|alu_component|mux1|Mux20~0 (
// Equation(s):
// \main_processor|DP|alu_component|mux1|Mux20~0_combout  = (\main_processor|CONTROL_UNIT|ALU_op [0] & (\main_processor|DP|im_mux1_component|f[21]~20_combout )) # (!\main_processor|CONTROL_UNIT|ALU_op [0] & 
// ((\main_processor|DP|im_mux1_component|f[19]~18_combout )))

	.dataa(gnd),
	.datab(\main_processor|DP|im_mux1_component|f[21]~20_combout ),
	.datac(\main_processor|CONTROL_UNIT|ALU_op [0]),
	.datad(\main_processor|DP|im_mux1_component|f[19]~18_combout ),
	.cin(gnd),
	.combout(\main_processor|DP|alu_component|mux1|Mux20~0_combout ),
	.cout());
// synopsys translate_off
defparam \main_processor|DP|alu_component|mux1|Mux20~0 .lut_mask = 16'hCFC0;
defparam \main_processor|DP|alu_component|mux1|Mux20~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y26_N18
cycloneive_lcell_comb \main_processor|DP|alu_component|mux1|Mux20~1 (
// Equation(s):
// \main_processor|DP|alu_component|mux1|Mux20~1_combout  = \main_processor|DP|im_mux1_component|f[20]~19_combout  $ (((\main_processor|CONTROL_UNIT|ALU_op [1] & \main_processor|DP|alu_component|adder1|s5|p4|cout~0_combout )))

	.dataa(\main_processor|DP|im_mux1_component|f[20]~19_combout ),
	.datab(\main_processor|CONTROL_UNIT|ALU_op [1]),
	.datac(gnd),
	.datad(\main_processor|DP|alu_component|adder1|s5|p4|cout~0_combout ),
	.cin(gnd),
	.combout(\main_processor|DP|alu_component|mux1|Mux20~1_combout ),
	.cout());
// synopsys translate_off
defparam \main_processor|DP|alu_component|mux1|Mux20~1 .lut_mask = 16'h66AA;
defparam \main_processor|DP|alu_component|mux1|Mux20~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y26_N20
cycloneive_lcell_comb \main_processor|DP|alu_component|mux1|Mux20~2 (
// Equation(s):
// \main_processor|DP|alu_component|mux1|Mux20~2_combout  = (\main_processor|DP|im_mux2_component|Mux11~0_combout  & ((\main_processor|CONTROL_UNIT|ALU_op [1] & ((!\main_processor|DP|alu_component|mux1|Mux20~1_combout ))) # 
// (!\main_processor|CONTROL_UNIT|ALU_op [1] & ((\main_processor|CONTROL_UNIT|ALU_op [0]) # (\main_processor|DP|alu_component|mux1|Mux20~1_combout ))))) # (!\main_processor|DP|im_mux2_component|Mux11~0_combout  & 
// (\main_processor|DP|alu_component|mux1|Mux20~1_combout  & ((\main_processor|CONTROL_UNIT|ALU_op [0]) # (\main_processor|CONTROL_UNIT|ALU_op [1]))))

	.dataa(\main_processor|CONTROL_UNIT|ALU_op [0]),
	.datab(\main_processor|DP|im_mux2_component|Mux11~0_combout ),
	.datac(\main_processor|CONTROL_UNIT|ALU_op [1]),
	.datad(\main_processor|DP|alu_component|mux1|Mux20~1_combout ),
	.cin(gnd),
	.combout(\main_processor|DP|alu_component|mux1|Mux20~2_combout ),
	.cout());
// synopsys translate_off
defparam \main_processor|DP|alu_component|mux1|Mux20~2 .lut_mask = 16'h3EC8;
defparam \main_processor|DP|alu_component|mux1|Mux20~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y26_N6
cycloneive_lcell_comb \main_processor|DP|alu_component|mux1|Mux20~3 (
// Equation(s):
// \main_processor|DP|alu_component|mux1|Mux20~3_combout  = (\main_processor|CONTROL_UNIT|ALU_op [2] & ((\main_processor|CONTROL_UNIT|ALU_op [1] & ((!\main_processor|DP|alu_component|mux1|Mux20~2_combout ))) # (!\main_processor|CONTROL_UNIT|ALU_op [1] & 
// (\main_processor|DP|alu_component|mux1|Mux20~0_combout )))) # (!\main_processor|CONTROL_UNIT|ALU_op [2] & (((\main_processor|DP|alu_component|mux1|Mux20~2_combout ))))

	.dataa(\main_processor|CONTROL_UNIT|ALU_op [2]),
	.datab(\main_processor|DP|alu_component|mux1|Mux20~0_combout ),
	.datac(\main_processor|CONTROL_UNIT|ALU_op [1]),
	.datad(\main_processor|DP|alu_component|mux1|Mux20~2_combout ),
	.cin(gnd),
	.combout(\main_processor|DP|alu_component|mux1|Mux20~3_combout ),
	.cout());
// synopsys translate_off
defparam \main_processor|DP|alu_component|mux1|Mux20~3 .lut_mask = 16'h5DA8;
defparam \main_processor|DP|alu_component|mux1|Mux20~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y26_N24
cycloneive_lcell_comb \main_processor|DP|A_multiplexer|f[20]~20 (
// Equation(s):
// \main_processor|DP|A_multiplexer|f[20]~20_combout  = (!\main_processor|CONTROL_UNIT|A_Mux~combout  & ((\main_processor|DP|mux_data|Mux11~2_combout ) # ((\main_processor|DP|alu_component|mux1|Mux20~3_combout  & \main_processor|DP|mux_data|Mux31~2_combout 
// ))))

	.dataa(\main_processor|DP|alu_component|mux1|Mux20~3_combout ),
	.datab(\main_processor|CONTROL_UNIT|A_Mux~combout ),
	.datac(\main_processor|DP|mux_data|Mux31~2_combout ),
	.datad(\main_processor|DP|mux_data|Mux11~2_combout ),
	.cin(gnd),
	.combout(\main_processor|DP|A_multiplexer|f[20]~20_combout ),
	.cout());
// synopsys translate_off
defparam \main_processor|DP|A_multiplexer|f[20]~20 .lut_mask = 16'h3320;
defparam \main_processor|DP|A_multiplexer|f[20]~20 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X49_Y26_N25
dffeas \main_processor|DP|A_register|Q[20] (
	.clk(\cpuClk~inputclkctrl_outclk ),
	.d(\main_processor|DP|A_multiplexer|f[20]~20_combout ),
	.asdata(vcc),
	.clrn(!\main_processor|CONTROL_UNIT|clr_A~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\main_processor|CONTROL_UNIT|ld_A~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\main_processor|DP|A_register|Q [20]),
	.prn(vcc));
// synopsys translate_off
defparam \main_processor|DP|A_register|Q[20] .is_wysiwyg = "true";
defparam \main_processor|DP|A_register|Q[20] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X53_Y27_N4
cycloneive_lcell_comb \main_processor|DP|im_mux1_component|f[20]~19 (
// Equation(s):
// \main_processor|DP|im_mux1_component|f[20]~19_combout  = (\main_processor|CONTROL_UNIT|IM_MUX1~combout  & (\main_processor|DP|ir_register|Q [4])) # (!\main_processor|CONTROL_UNIT|IM_MUX1~combout  & ((\main_processor|DP|A_register|Q [20])))

	.dataa(\main_processor|DP|ir_register|Q [4]),
	.datab(gnd),
	.datac(\main_processor|CONTROL_UNIT|IM_MUX1~combout ),
	.datad(\main_processor|DP|A_register|Q [20]),
	.cin(gnd),
	.combout(\main_processor|DP|im_mux1_component|f[20]~19_combout ),
	.cout());
// synopsys translate_off
defparam \main_processor|DP|im_mux1_component|f[20]~19 .lut_mask = 16'hAFA0;
defparam \main_processor|DP|im_mux1_component|f[20]~19 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y26_N14
cycloneive_lcell_comb \main_processor|DP|alu_component|mux1|Mux19~0 (
// Equation(s):
// \main_processor|DP|alu_component|mux1|Mux19~0_combout  = (\main_processor|CONTROL_UNIT|ALU_op [0] & (\main_processor|DP|im_mux1_component|f[20]~19_combout )) # (!\main_processor|CONTROL_UNIT|ALU_op [0] & 
// ((\main_processor|DP|im_mux1_component|f[18]~17_combout )))

	.dataa(\main_processor|CONTROL_UNIT|ALU_op [0]),
	.datab(\main_processor|DP|im_mux1_component|f[20]~19_combout ),
	.datac(\main_processor|DP|im_mux1_component|f[18]~17_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\main_processor|DP|alu_component|mux1|Mux19~0_combout ),
	.cout());
// synopsys translate_off
defparam \main_processor|DP|alu_component|mux1|Mux19~0 .lut_mask = 16'hD8D8;
defparam \main_processor|DP|alu_component|mux1|Mux19~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y26_N4
cycloneive_lcell_comb \main_processor|DP|alu_component|mux1|Mux19~1 (
// Equation(s):
// \main_processor|DP|alu_component|mux1|Mux19~1_combout  = \main_processor|DP|im_mux1_component|f[19]~18_combout  $ (((\main_processor|CONTROL_UNIT|ALU_op [1] & \main_processor|DP|alu_component|adder1|s5|p3|cout~0_combout )))

	.dataa(\main_processor|CONTROL_UNIT|ALU_op [1]),
	.datab(gnd),
	.datac(\main_processor|DP|alu_component|adder1|s5|p3|cout~0_combout ),
	.datad(\main_processor|DP|im_mux1_component|f[19]~18_combout ),
	.cin(gnd),
	.combout(\main_processor|DP|alu_component|mux1|Mux19~1_combout ),
	.cout());
// synopsys translate_off
defparam \main_processor|DP|alu_component|mux1|Mux19~1 .lut_mask = 16'h5FA0;
defparam \main_processor|DP|alu_component|mux1|Mux19~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y26_N6
cycloneive_lcell_comb \main_processor|DP|alu_component|mux1|Mux19~2 (
// Equation(s):
// \main_processor|DP|alu_component|mux1|Mux19~2_combout  = (\main_processor|DP|im_mux2_component|Mux12~0_combout  & ((\main_processor|DP|alu_component|mux1|Mux19~1_combout  & ((!\main_processor|CONTROL_UNIT|ALU_op [1]))) # 
// (!\main_processor|DP|alu_component|mux1|Mux19~1_combout  & ((\main_processor|CONTROL_UNIT|ALU_op [0]) # (\main_processor|CONTROL_UNIT|ALU_op [1]))))) # (!\main_processor|DP|im_mux2_component|Mux12~0_combout  & 
// (\main_processor|DP|alu_component|mux1|Mux19~1_combout  & ((\main_processor|CONTROL_UNIT|ALU_op [0]) # (\main_processor|CONTROL_UNIT|ALU_op [1]))))

	.dataa(\main_processor|DP|im_mux2_component|Mux12~0_combout ),
	.datab(\main_processor|CONTROL_UNIT|ALU_op [0]),
	.datac(\main_processor|DP|alu_component|mux1|Mux19~1_combout ),
	.datad(\main_processor|CONTROL_UNIT|ALU_op [1]),
	.cin(gnd),
	.combout(\main_processor|DP|alu_component|mux1|Mux19~2_combout ),
	.cout());
// synopsys translate_off
defparam \main_processor|DP|alu_component|mux1|Mux19~2 .lut_mask = 16'h5AE8;
defparam \main_processor|DP|alu_component|mux1|Mux19~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y26_N8
cycloneive_lcell_comb \main_processor|DP|alu_component|mux1|Mux19~3 (
// Equation(s):
// \main_processor|DP|alu_component|mux1|Mux19~3_combout  = (\main_processor|CONTROL_UNIT|ALU_op [2] & ((\main_processor|CONTROL_UNIT|ALU_op [1] & ((!\main_processor|DP|alu_component|mux1|Mux19~2_combout ))) # (!\main_processor|CONTROL_UNIT|ALU_op [1] & 
// (\main_processor|DP|alu_component|mux1|Mux19~0_combout )))) # (!\main_processor|CONTROL_UNIT|ALU_op [2] & (((\main_processor|DP|alu_component|mux1|Mux19~2_combout ))))

	.dataa(\main_processor|CONTROL_UNIT|ALU_op [1]),
	.datab(\main_processor|CONTROL_UNIT|ALU_op [2]),
	.datac(\main_processor|DP|alu_component|mux1|Mux19~0_combout ),
	.datad(\main_processor|DP|alu_component|mux1|Mux19~2_combout ),
	.cin(gnd),
	.combout(\main_processor|DP|alu_component|mux1|Mux19~3_combout ),
	.cout());
// synopsys translate_off
defparam \main_processor|DP|alu_component|mux1|Mux19~3 .lut_mask = 16'h73C8;
defparam \main_processor|DP|alu_component|mux1|Mux19~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y25_N2
cycloneive_lcell_comb \main_processor|DP|A_multiplexer|f[19]~19 (
// Equation(s):
// \main_processor|DP|A_multiplexer|f[19]~19_combout  = (!\main_processor|CONTROL_UNIT|A_Mux~combout  & ((\main_processor|DP|mux_data|Mux12~2_combout ) # ((\main_processor|DP|mux_data|Mux31~2_combout  & \main_processor|DP|alu_component|mux1|Mux19~3_combout 
// ))))

	.dataa(\main_processor|DP|mux_data|Mux31~2_combout ),
	.datab(\main_processor|CONTROL_UNIT|A_Mux~combout ),
	.datac(\main_processor|DP|alu_component|mux1|Mux19~3_combout ),
	.datad(\main_processor|DP|mux_data|Mux12~2_combout ),
	.cin(gnd),
	.combout(\main_processor|DP|A_multiplexer|f[19]~19_combout ),
	.cout());
// synopsys translate_off
defparam \main_processor|DP|A_multiplexer|f[19]~19 .lut_mask = 16'h3320;
defparam \main_processor|DP|A_multiplexer|f[19]~19 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X49_Y25_N3
dffeas \main_processor|DP|A_register|Q[19] (
	.clk(\cpuClk~inputclkctrl_outclk ),
	.d(\main_processor|DP|A_multiplexer|f[19]~19_combout ),
	.asdata(vcc),
	.clrn(!\main_processor|CONTROL_UNIT|clr_A~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\main_processor|CONTROL_UNIT|ld_A~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\main_processor|DP|A_register|Q [19]),
	.prn(vcc));
// synopsys translate_off
defparam \main_processor|DP|A_register|Q[19] .is_wysiwyg = "true";
defparam \main_processor|DP|A_register|Q[19] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X52_Y27_N30
cycloneive_lcell_comb \main_processor|DP|im_mux1_component|f[19]~18 (
// Equation(s):
// \main_processor|DP|im_mux1_component|f[19]~18_combout  = (\main_processor|CONTROL_UNIT|IM_MUX1~combout  & ((\main_processor|DP|ir_register|Q [3]))) # (!\main_processor|CONTROL_UNIT|IM_MUX1~combout  & (\main_processor|DP|A_register|Q [19]))

	.dataa(gnd),
	.datab(\main_processor|DP|A_register|Q [19]),
	.datac(\main_processor|DP|ir_register|Q [3]),
	.datad(\main_processor|CONTROL_UNIT|IM_MUX1~combout ),
	.cin(gnd),
	.combout(\main_processor|DP|im_mux1_component|f[19]~18_combout ),
	.cout());
// synopsys translate_off
defparam \main_processor|DP|im_mux1_component|f[19]~18 .lut_mask = 16'hF0CC;
defparam \main_processor|DP|im_mux1_component|f[19]~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y28_N0
cycloneive_lcell_comb \main_processor|DP|alu_component|mux1|Mux18~0 (
// Equation(s):
// \main_processor|DP|alu_component|mux1|Mux18~0_combout  = (\main_processor|CONTROL_UNIT|ALU_op [0] & ((\main_processor|DP|im_mux1_component|f[19]~18_combout ))) # (!\main_processor|CONTROL_UNIT|ALU_op [0] & 
// (\main_processor|DP|im_mux1_component|f[17]~16_combout ))

	.dataa(gnd),
	.datab(\main_processor|DP|im_mux1_component|f[17]~16_combout ),
	.datac(\main_processor|CONTROL_UNIT|ALU_op [0]),
	.datad(\main_processor|DP|im_mux1_component|f[19]~18_combout ),
	.cin(gnd),
	.combout(\main_processor|DP|alu_component|mux1|Mux18~0_combout ),
	.cout());
// synopsys translate_off
defparam \main_processor|DP|alu_component|mux1|Mux18~0 .lut_mask = 16'hFC0C;
defparam \main_processor|DP|alu_component|mux1|Mux18~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y28_N6
cycloneive_lcell_comb \main_processor|DP|alu_component|mux1|Mux18~1 (
// Equation(s):
// \main_processor|DP|alu_component|mux1|Mux18~1_combout  = \main_processor|DP|im_mux1_component|f[18]~17_combout  $ (((\main_processor|CONTROL_UNIT|ALU_op [1] & \main_processor|DP|alu_component|adder1|s5|p2|cout~0_combout )))

	.dataa(\main_processor|CONTROL_UNIT|ALU_op [1]),
	.datab(gnd),
	.datac(\main_processor|DP|im_mux1_component|f[18]~17_combout ),
	.datad(\main_processor|DP|alu_component|adder1|s5|p2|cout~0_combout ),
	.cin(gnd),
	.combout(\main_processor|DP|alu_component|mux1|Mux18~1_combout ),
	.cout());
// synopsys translate_off
defparam \main_processor|DP|alu_component|mux1|Mux18~1 .lut_mask = 16'h5AF0;
defparam \main_processor|DP|alu_component|mux1|Mux18~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y28_N12
cycloneive_lcell_comb \main_processor|DP|alu_component|mux1|Mux18~2 (
// Equation(s):
// \main_processor|DP|alu_component|mux1|Mux18~2_combout  = (\main_processor|CONTROL_UNIT|ALU_op [1] & (\main_processor|DP|im_mux2_component|Mux13~0_combout  $ (((\main_processor|DP|alu_component|mux1|Mux18~1_combout ))))) # 
// (!\main_processor|CONTROL_UNIT|ALU_op [1] & ((\main_processor|DP|im_mux2_component|Mux13~0_combout  & ((\main_processor|CONTROL_UNIT|ALU_op [0]) # (\main_processor|DP|alu_component|mux1|Mux18~1_combout ))) # 
// (!\main_processor|DP|im_mux2_component|Mux13~0_combout  & (\main_processor|CONTROL_UNIT|ALU_op [0] & \main_processor|DP|alu_component|mux1|Mux18~1_combout ))))

	.dataa(\main_processor|CONTROL_UNIT|ALU_op [1]),
	.datab(\main_processor|DP|im_mux2_component|Mux13~0_combout ),
	.datac(\main_processor|CONTROL_UNIT|ALU_op [0]),
	.datad(\main_processor|DP|alu_component|mux1|Mux18~1_combout ),
	.cin(gnd),
	.combout(\main_processor|DP|alu_component|mux1|Mux18~2_combout ),
	.cout());
// synopsys translate_off
defparam \main_processor|DP|alu_component|mux1|Mux18~2 .lut_mask = 16'h76C8;
defparam \main_processor|DP|alu_component|mux1|Mux18~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y28_N18
cycloneive_lcell_comb \main_processor|DP|alu_component|mux1|Mux18~3 (
// Equation(s):
// \main_processor|DP|alu_component|mux1|Mux18~3_combout  = (\main_processor|CONTROL_UNIT|ALU_op [2] & ((\main_processor|CONTROL_UNIT|ALU_op [1] & ((!\main_processor|DP|alu_component|mux1|Mux18~2_combout ))) # (!\main_processor|CONTROL_UNIT|ALU_op [1] & 
// (\main_processor|DP|alu_component|mux1|Mux18~0_combout )))) # (!\main_processor|CONTROL_UNIT|ALU_op [2] & (((\main_processor|DP|alu_component|mux1|Mux18~2_combout ))))

	.dataa(\main_processor|CONTROL_UNIT|ALU_op [2]),
	.datab(\main_processor|DP|alu_component|mux1|Mux18~0_combout ),
	.datac(\main_processor|CONTROL_UNIT|ALU_op [1]),
	.datad(\main_processor|DP|alu_component|mux1|Mux18~2_combout ),
	.cin(gnd),
	.combout(\main_processor|DP|alu_component|mux1|Mux18~3_combout ),
	.cout());
// synopsys translate_off
defparam \main_processor|DP|alu_component|mux1|Mux18~3 .lut_mask = 16'h5DA8;
defparam \main_processor|DP|alu_component|mux1|Mux18~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y28_N14
cycloneive_lcell_comb \main_processor|DP|A_multiplexer|f[18]~18 (
// Equation(s):
// \main_processor|DP|A_multiplexer|f[18]~18_combout  = (!\main_processor|CONTROL_UNIT|A_Mux~combout  & ((\main_processor|DP|mux_data|Mux13~2_combout ) # ((\main_processor|DP|alu_component|mux1|Mux18~3_combout  & \main_processor|DP|mux_data|Mux31~2_combout 
// ))))

	.dataa(\main_processor|CONTROL_UNIT|A_Mux~combout ),
	.datab(\main_processor|DP|alu_component|mux1|Mux18~3_combout ),
	.datac(\main_processor|DP|mux_data|Mux31~2_combout ),
	.datad(\main_processor|DP|mux_data|Mux13~2_combout ),
	.cin(gnd),
	.combout(\main_processor|DP|A_multiplexer|f[18]~18_combout ),
	.cout());
// synopsys translate_off
defparam \main_processor|DP|A_multiplexer|f[18]~18 .lut_mask = 16'h5540;
defparam \main_processor|DP|A_multiplexer|f[18]~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X54_Y28_N15
dffeas \main_processor|DP|A_register|Q[18] (
	.clk(\cpuClk~inputclkctrl_outclk ),
	.d(\main_processor|DP|A_multiplexer|f[18]~18_combout ),
	.asdata(vcc),
	.clrn(!\main_processor|CONTROL_UNIT|clr_A~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\main_processor|CONTROL_UNIT|ld_A~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\main_processor|DP|A_register|Q [18]),
	.prn(vcc));
// synopsys translate_off
defparam \main_processor|DP|A_register|Q[18] .is_wysiwyg = "true";
defparam \main_processor|DP|A_register|Q[18] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X55_Y28_N12
cycloneive_lcell_comb \main_processor|DP|im_mux1_component|f[18]~17 (
// Equation(s):
// \main_processor|DP|im_mux1_component|f[18]~17_combout  = (\main_processor|CONTROL_UNIT|IM_MUX1~combout  & ((\main_processor|DP|ir_register|Q [2]))) # (!\main_processor|CONTROL_UNIT|IM_MUX1~combout  & (\main_processor|DP|A_register|Q [18]))

	.dataa(\main_processor|DP|A_register|Q [18]),
	.datab(gnd),
	.datac(\main_processor|CONTROL_UNIT|IM_MUX1~combout ),
	.datad(\main_processor|DP|ir_register|Q [2]),
	.cin(gnd),
	.combout(\main_processor|DP|im_mux1_component|f[18]~17_combout ),
	.cout());
// synopsys translate_off
defparam \main_processor|DP|im_mux1_component|f[18]~17 .lut_mask = 16'hFA0A;
defparam \main_processor|DP|im_mux1_component|f[18]~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y27_N26
cycloneive_lcell_comb \main_processor|DP|alu_component|mux1|Mux17~0 (
// Equation(s):
// \main_processor|DP|alu_component|mux1|Mux17~0_combout  = (\main_processor|CONTROL_UNIT|ALU_op [0] & ((\main_processor|DP|im_mux1_component|f[18]~17_combout ))) # (!\main_processor|CONTROL_UNIT|ALU_op [0] & 
// (\main_processor|DP|im_mux1_component|f[16]~15_combout ))

	.dataa(\main_processor|CONTROL_UNIT|ALU_op [0]),
	.datab(\main_processor|DP|im_mux1_component|f[16]~15_combout ),
	.datac(\main_processor|DP|im_mux1_component|f[18]~17_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\main_processor|DP|alu_component|mux1|Mux17~0_combout ),
	.cout());
// synopsys translate_off
defparam \main_processor|DP|alu_component|mux1|Mux17~0 .lut_mask = 16'hE4E4;
defparam \main_processor|DP|alu_component|mux1|Mux17~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y28_N10
cycloneive_lcell_comb \main_processor|DP|alu_component|mux1|Mux17~1 (
// Equation(s):
// \main_processor|DP|alu_component|mux1|Mux17~1_combout  = \main_processor|DP|im_mux1_component|f[17]~16_combout  $ (((\main_processor|CONTROL_UNIT|ALU_op [1] & \main_processor|DP|alu_component|adder1|s5|p1|cout~0_combout )))

	.dataa(gnd),
	.datab(\main_processor|DP|im_mux1_component|f[17]~16_combout ),
	.datac(\main_processor|CONTROL_UNIT|ALU_op [1]),
	.datad(\main_processor|DP|alu_component|adder1|s5|p1|cout~0_combout ),
	.cin(gnd),
	.combout(\main_processor|DP|alu_component|mux1|Mux17~1_combout ),
	.cout());
// synopsys translate_off
defparam \main_processor|DP|alu_component|mux1|Mux17~1 .lut_mask = 16'h3CCC;
defparam \main_processor|DP|alu_component|mux1|Mux17~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y28_N28
cycloneive_lcell_comb \main_processor|DP|alu_component|mux1|Mux17~2 (
// Equation(s):
// \main_processor|DP|alu_component|mux1|Mux17~2_combout  = (\main_processor|CONTROL_UNIT|ALU_op [1] & (\main_processor|DP|im_mux2_component|Mux14~0_combout  $ (((\main_processor|DP|alu_component|mux1|Mux17~1_combout ))))) # 
// (!\main_processor|CONTROL_UNIT|ALU_op [1] & ((\main_processor|DP|im_mux2_component|Mux14~0_combout  & ((\main_processor|CONTROL_UNIT|ALU_op [0]) # (\main_processor|DP|alu_component|mux1|Mux17~1_combout ))) # 
// (!\main_processor|DP|im_mux2_component|Mux14~0_combout  & (\main_processor|CONTROL_UNIT|ALU_op [0] & \main_processor|DP|alu_component|mux1|Mux17~1_combout ))))

	.dataa(\main_processor|CONTROL_UNIT|ALU_op [1]),
	.datab(\main_processor|DP|im_mux2_component|Mux14~0_combout ),
	.datac(\main_processor|CONTROL_UNIT|ALU_op [0]),
	.datad(\main_processor|DP|alu_component|mux1|Mux17~1_combout ),
	.cin(gnd),
	.combout(\main_processor|DP|alu_component|mux1|Mux17~2_combout ),
	.cout());
// synopsys translate_off
defparam \main_processor|DP|alu_component|mux1|Mux17~2 .lut_mask = 16'h76C8;
defparam \main_processor|DP|alu_component|mux1|Mux17~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y28_N30
cycloneive_lcell_comb \main_processor|DP|alu_component|mux1|Mux17~3 (
// Equation(s):
// \main_processor|DP|alu_component|mux1|Mux17~3_combout  = (\main_processor|CONTROL_UNIT|ALU_op [2] & ((\main_processor|CONTROL_UNIT|ALU_op [1] & ((!\main_processor|DP|alu_component|mux1|Mux17~2_combout ))) # (!\main_processor|CONTROL_UNIT|ALU_op [1] & 
// (\main_processor|DP|alu_component|mux1|Mux17~0_combout )))) # (!\main_processor|CONTROL_UNIT|ALU_op [2] & (((\main_processor|DP|alu_component|mux1|Mux17~2_combout ))))

	.dataa(\main_processor|CONTROL_UNIT|ALU_op [2]),
	.datab(\main_processor|DP|alu_component|mux1|Mux17~0_combout ),
	.datac(\main_processor|CONTROL_UNIT|ALU_op [1]),
	.datad(\main_processor|DP|alu_component|mux1|Mux17~2_combout ),
	.cin(gnd),
	.combout(\main_processor|DP|alu_component|mux1|Mux17~3_combout ),
	.cout());
// synopsys translate_off
defparam \main_processor|DP|alu_component|mux1|Mux17~3 .lut_mask = 16'h5DA8;
defparam \main_processor|DP|alu_component|mux1|Mux17~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y28_N4
cycloneive_lcell_comb \main_processor|DP|A_multiplexer|f[17]~17 (
// Equation(s):
// \main_processor|DP|A_multiplexer|f[17]~17_combout  = (!\main_processor|CONTROL_UNIT|A_Mux~combout  & ((\main_processor|DP|mux_data|Mux14~2_combout ) # ((\main_processor|DP|alu_component|mux1|Mux17~3_combout  & \main_processor|DP|mux_data|Mux31~2_combout 
// ))))

	.dataa(\main_processor|DP|alu_component|mux1|Mux17~3_combout ),
	.datab(\main_processor|DP|mux_data|Mux14~2_combout ),
	.datac(\main_processor|DP|mux_data|Mux31~2_combout ),
	.datad(\main_processor|CONTROL_UNIT|A_Mux~combout ),
	.cin(gnd),
	.combout(\main_processor|DP|A_multiplexer|f[17]~17_combout ),
	.cout());
// synopsys translate_off
defparam \main_processor|DP|A_multiplexer|f[17]~17 .lut_mask = 16'h00EC;
defparam \main_processor|DP|A_multiplexer|f[17]~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X54_Y28_N5
dffeas \main_processor|DP|A_register|Q[17] (
	.clk(\cpuClk~inputclkctrl_outclk ),
	.d(\main_processor|DP|A_multiplexer|f[17]~17_combout ),
	.asdata(vcc),
	.clrn(!\main_processor|CONTROL_UNIT|clr_A~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\main_processor|CONTROL_UNIT|ld_A~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\main_processor|DP|A_register|Q [17]),
	.prn(vcc));
// synopsys translate_off
defparam \main_processor|DP|A_register|Q[17] .is_wysiwyg = "true";
defparam \main_processor|DP|A_register|Q[17] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X54_Y28_N20
cycloneive_lcell_comb \main_processor|DP|im_mux1_component|f[17]~16 (
// Equation(s):
// \main_processor|DP|im_mux1_component|f[17]~16_combout  = (\main_processor|CONTROL_UNIT|IM_MUX1~combout  & ((\main_processor|DP|ir_register|Q [1]))) # (!\main_processor|CONTROL_UNIT|IM_MUX1~combout  & (\main_processor|DP|A_register|Q [17]))

	.dataa(\main_processor|CONTROL_UNIT|IM_MUX1~combout ),
	.datab(gnd),
	.datac(\main_processor|DP|A_register|Q [17]),
	.datad(\main_processor|DP|ir_register|Q [1]),
	.cin(gnd),
	.combout(\main_processor|DP|im_mux1_component|f[17]~16_combout ),
	.cout());
// synopsys translate_off
defparam \main_processor|DP|im_mux1_component|f[17]~16 .lut_mask = 16'hFA50;
defparam \main_processor|DP|im_mux1_component|f[17]~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y28_N26
cycloneive_lcell_comb \main_processor|DP|alu_component|mux1|Mux16~5 (
// Equation(s):
// \main_processor|DP|alu_component|mux1|Mux16~5_combout  = (\main_processor|CONTROL_UNIT|ALU_op [0] & (\main_processor|DP|im_mux1_component|f[17]~16_combout )) # (!\main_processor|CONTROL_UNIT|ALU_op [0] & (((!\main_processor|CONTROL_UNIT|IM_MUX1~combout  & 
// \main_processor|DP|A_register|Q [15]))))

	.dataa(\main_processor|CONTROL_UNIT|ALU_op [0]),
	.datab(\main_processor|DP|im_mux1_component|f[17]~16_combout ),
	.datac(\main_processor|CONTROL_UNIT|IM_MUX1~combout ),
	.datad(\main_processor|DP|A_register|Q [15]),
	.cin(gnd),
	.combout(\main_processor|DP|alu_component|mux1|Mux16~5_combout ),
	.cout());
// synopsys translate_off
defparam \main_processor|DP|alu_component|mux1|Mux16~5 .lut_mask = 16'h8D88;
defparam \main_processor|DP|alu_component|mux1|Mux16~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y26_N22
cycloneive_lcell_comb \main_processor|DP|alu_component|mux1|Mux16~2 (
// Equation(s):
// \main_processor|DP|alu_component|mux1|Mux16~2_combout  = \main_processor|DP|im_mux1_component|f[16]~15_combout  $ (((\main_processor|DP|alu_component|adder1|s4|p4|cout~0_combout  & \main_processor|CONTROL_UNIT|ALU_op [1])))

	.dataa(\main_processor|DP|im_mux1_component|f[16]~15_combout ),
	.datab(\main_processor|DP|alu_component|adder1|s4|p4|cout~0_combout ),
	.datac(gnd),
	.datad(\main_processor|CONTROL_UNIT|ALU_op [1]),
	.cin(gnd),
	.combout(\main_processor|DP|alu_component|mux1|Mux16~2_combout ),
	.cout());
// synopsys translate_off
defparam \main_processor|DP|alu_component|mux1|Mux16~2 .lut_mask = 16'h66AA;
defparam \main_processor|DP|alu_component|mux1|Mux16~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y26_N12
cycloneive_lcell_comb \main_processor|DP|alu_component|mux1|Mux16~3 (
// Equation(s):
// \main_processor|DP|alu_component|mux1|Mux16~3_combout  = (\main_processor|CONTROL_UNIT|ALU_op [1] & ((\main_processor|DP|im_mux2_component|Mux15~0_combout  $ (\main_processor|DP|alu_component|mux1|Mux16~2_combout )))) # 
// (!\main_processor|CONTROL_UNIT|ALU_op [1] & ((\main_processor|CONTROL_UNIT|ALU_op [0] & ((\main_processor|DP|im_mux2_component|Mux15~0_combout ) # (\main_processor|DP|alu_component|mux1|Mux16~2_combout ))) # (!\main_processor|CONTROL_UNIT|ALU_op [0] & 
// (\main_processor|DP|im_mux2_component|Mux15~0_combout  & \main_processor|DP|alu_component|mux1|Mux16~2_combout ))))

	.dataa(\main_processor|CONTROL_UNIT|ALU_op [0]),
	.datab(\main_processor|CONTROL_UNIT|ALU_op [1]),
	.datac(\main_processor|DP|im_mux2_component|Mux15~0_combout ),
	.datad(\main_processor|DP|alu_component|mux1|Mux16~2_combout ),
	.cin(gnd),
	.combout(\main_processor|DP|alu_component|mux1|Mux16~3_combout ),
	.cout());
// synopsys translate_off
defparam \main_processor|DP|alu_component|mux1|Mux16~3 .lut_mask = 16'h3EE0;
defparam \main_processor|DP|alu_component|mux1|Mux16~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y26_N26
cycloneive_lcell_comb \main_processor|DP|alu_component|mux1|Mux16~4 (
// Equation(s):
// \main_processor|DP|alu_component|mux1|Mux16~4_combout  = (\main_processor|CONTROL_UNIT|ALU_op [2] & ((\main_processor|CONTROL_UNIT|ALU_op [1] & ((!\main_processor|DP|alu_component|mux1|Mux16~3_combout ))) # (!\main_processor|CONTROL_UNIT|ALU_op [1] & 
// (\main_processor|DP|alu_component|mux1|Mux16~5_combout )))) # (!\main_processor|CONTROL_UNIT|ALU_op [2] & (((\main_processor|DP|alu_component|mux1|Mux16~3_combout ))))

	.dataa(\main_processor|CONTROL_UNIT|ALU_op [1]),
	.datab(\main_processor|DP|alu_component|mux1|Mux16~5_combout ),
	.datac(\main_processor|CONTROL_UNIT|ALU_op [2]),
	.datad(\main_processor|DP|alu_component|mux1|Mux16~3_combout ),
	.cin(gnd),
	.combout(\main_processor|DP|alu_component|mux1|Mux16~4_combout ),
	.cout());
// synopsys translate_off
defparam \main_processor|DP|alu_component|mux1|Mux16~4 .lut_mask = 16'h4FE0;
defparam \main_processor|DP|alu_component|mux1|Mux16~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X48_Y27_N12
cycloneive_lcell_comb \main_processor|DP|B_multiplexer|f[16]~16 (
// Equation(s):
// \main_processor|DP|B_multiplexer|f[16]~16_combout  = (!\main_processor|CONTROL_UNIT|B_Mux~combout  & ((\main_processor|DP|mux_data|Mux15~2_combout ) # ((\main_processor|DP|mux_data|Mux31~2_combout  & \main_processor|DP|alu_component|mux1|Mux16~4_combout 
// ))))

	.dataa(\main_processor|DP|mux_data|Mux31~2_combout ),
	.datab(\main_processor|CONTROL_UNIT|B_Mux~combout ),
	.datac(\main_processor|DP|mux_data|Mux15~2_combout ),
	.datad(\main_processor|DP|alu_component|mux1|Mux16~4_combout ),
	.cin(gnd),
	.combout(\main_processor|DP|B_multiplexer|f[16]~16_combout ),
	.cout());
// synopsys translate_off
defparam \main_processor|DP|B_multiplexer|f[16]~16 .lut_mask = 16'h3230;
defparam \main_processor|DP|B_multiplexer|f[16]~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X48_Y27_N13
dffeas \main_processor|DP|B_register|Q[16] (
	.clk(\cpuClk~inputclkctrl_outclk ),
	.d(\main_processor|DP|B_multiplexer|f[16]~16_combout ),
	.asdata(vcc),
	.clrn(!\main_processor|CONTROL_UNIT|clr_B~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\main_processor|CONTROL_UNIT|ld_B~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\main_processor|DP|B_register|Q [16]),
	.prn(vcc));
// synopsys translate_off
defparam \main_processor|DP|B_register|Q[16] .is_wysiwyg = "true";
defparam \main_processor|DP|B_register|Q[16] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X55_Y28_N4
cycloneive_lcell_comb \main_processor|DP|Data_memory_multiplexer|f[16]~16 (
// Equation(s):
// \main_processor|DP|Data_memory_multiplexer|f[16]~16_combout  = (\main_processor|CONTROL_UNIT|REG_Mux~combout  & (\main_processor|DP|B_register|Q [16])) # (!\main_processor|CONTROL_UNIT|REG_Mux~combout  & ((\main_processor|DP|A_register|Q [16])))

	.dataa(\main_processor|DP|B_register|Q [16]),
	.datab(\main_processor|CONTROL_UNIT|REG_Mux~combout ),
	.datac(gnd),
	.datad(\main_processor|DP|A_register|Q [16]),
	.cin(gnd),
	.combout(\main_processor|DP|Data_memory_multiplexer|f[16]~16_combout ),
	.cout());
// synopsys translate_off
defparam \main_processor|DP|Data_memory_multiplexer|f[16]~16 .lut_mask = 16'hBB88;
defparam \main_processor|DP|Data_memory_multiplexer|f[16]~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X45_Y28_N8
cycloneive_lcell_comb \main_processor|DP|Data_Memory_Module|data_out~16 (
// Equation(s):
// \main_processor|DP|Data_Memory_Module|data_out~16_combout  = (!\main_processor|CONTROL_UNIT|wen~q  & (\main_processor|DP|Data_Memory_Module|Memory_rtl_0|auto_generated|ram_block1a16  & \main_processor|CONTROL_UNIT|en~q ))

	.dataa(\main_processor|CONTROL_UNIT|wen~q ),
	.datab(gnd),
	.datac(\main_processor|DP|Data_Memory_Module|Memory_rtl_0|auto_generated|ram_block1a16 ),
	.datad(\main_processor|CONTROL_UNIT|en~q ),
	.cin(gnd),
	.combout(\main_processor|DP|Data_Memory_Module|data_out~16_combout ),
	.cout());
// synopsys translate_off
defparam \main_processor|DP|Data_Memory_Module|data_out~16 .lut_mask = 16'h5000;
defparam \main_processor|DP|Data_Memory_Module|data_out~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X45_Y28_N9
dffeas \main_processor|DP|Data_Memory_Module|data_out[16] (
	.clk(!\cpuClk~inputclkctrl_outclk ),
	.d(\main_processor|DP|Data_Memory_Module|data_out~16_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\main_processor|DP|Data_Memory_Module|data_out [16]),
	.prn(vcc));
// synopsys translate_off
defparam \main_processor|DP|Data_Memory_Module|data_out[16] .is_wysiwyg = "true";
defparam \main_processor|DP|Data_Memory_Module|data_out[16] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X50_Y28_N30
cycloneive_lcell_comb \main_processor|DP|mux_data|Mux15~2 (
// Equation(s):
// \main_processor|DP|mux_data|Mux15~2_combout  = (!\main_processor|CONTROL_UNIT|DATA_Mux [1] & ((\main_processor|CONTROL_UNIT|DATA_Mux [0] & (\main_processor|DP|Data_Memory_Module|data_out [16])) # (!\main_processor|CONTROL_UNIT|DATA_Mux [0] & 
// ((\main_memory|altsyncram_component|auto_generated|q_a [16])))))

	.dataa(\main_processor|DP|Data_Memory_Module|data_out [16]),
	.datab(\main_processor|CONTROL_UNIT|DATA_Mux [0]),
	.datac(\main_processor|CONTROL_UNIT|DATA_Mux [1]),
	.datad(\main_memory|altsyncram_component|auto_generated|q_a [16]),
	.cin(gnd),
	.combout(\main_processor|DP|mux_data|Mux15~2_combout ),
	.cout());
// synopsys translate_off
defparam \main_processor|DP|mux_data|Mux15~2 .lut_mask = 16'h0B08;
defparam \main_processor|DP|mux_data|Mux15~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y28_N14
cycloneive_lcell_comb \main_processor|DP|A_multiplexer|f[16]~16 (
// Equation(s):
// \main_processor|DP|A_multiplexer|f[16]~16_combout  = (!\main_processor|CONTROL_UNIT|A_Mux~combout  & ((\main_processor|DP|mux_data|Mux15~2_combout ) # ((\main_processor|DP|mux_data|Mux31~2_combout  & \main_processor|DP|alu_component|mux1|Mux16~4_combout 
// ))))

	.dataa(\main_processor|DP|mux_data|Mux31~2_combout ),
	.datab(\main_processor|CONTROL_UNIT|A_Mux~combout ),
	.datac(\main_processor|DP|mux_data|Mux15~2_combout ),
	.datad(\main_processor|DP|alu_component|mux1|Mux16~4_combout ),
	.cin(gnd),
	.combout(\main_processor|DP|A_multiplexer|f[16]~16_combout ),
	.cout());
// synopsys translate_off
defparam \main_processor|DP|A_multiplexer|f[16]~16 .lut_mask = 16'h3230;
defparam \main_processor|DP|A_multiplexer|f[16]~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X49_Y28_N15
dffeas \main_processor|DP|A_register|Q[16] (
	.clk(\cpuClk~inputclkctrl_outclk ),
	.d(\main_processor|DP|A_multiplexer|f[16]~16_combout ),
	.asdata(vcc),
	.clrn(!\main_processor|CONTROL_UNIT|clr_A~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\main_processor|CONTROL_UNIT|ld_A~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\main_processor|DP|A_register|Q [16]),
	.prn(vcc));
// synopsys translate_off
defparam \main_processor|DP|A_register|Q[16] .is_wysiwyg = "true";
defparam \main_processor|DP|A_register|Q[16] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X55_Y28_N30
cycloneive_lcell_comb \main_processor|DP|im_mux1_component|f[16]~15 (
// Equation(s):
// \main_processor|DP|im_mux1_component|f[16]~15_combout  = (\main_processor|CONTROL_UNIT|IM_MUX1~combout  & (\main_processor|DP|ir_register|Q [0])) # (!\main_processor|CONTROL_UNIT|IM_MUX1~combout  & ((\main_processor|DP|A_register|Q [16])))

	.dataa(\main_processor|CONTROL_UNIT|IM_MUX1~combout ),
	.datab(gnd),
	.datac(\main_processor|DP|ir_register|Q [0]),
	.datad(\main_processor|DP|A_register|Q [16]),
	.cin(gnd),
	.combout(\main_processor|DP|im_mux1_component|f[16]~15_combout ),
	.cout());
// synopsys translate_off
defparam \main_processor|DP|im_mux1_component|f[16]~15 .lut_mask = 16'hF5A0;
defparam \main_processor|DP|im_mux1_component|f[16]~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y27_N20
cycloneive_lcell_comb \main_processor|DP|alu_component|mux1|Mux15~3 (
// Equation(s):
// \main_processor|DP|alu_component|mux1|Mux15~3_combout  = (\main_processor|CONTROL_UNIT|ALU_op [0] & (((\main_processor|DP|im_mux1_component|f[16]~15_combout ) # (!\main_processor|CONTROL_UNIT|ALU_op [2])))) # (!\main_processor|CONTROL_UNIT|ALU_op [0] & 
// (\main_processor|DP|im_mux1_component|f[14]~13_combout  & ((\main_processor|CONTROL_UNIT|ALU_op [2]))))

	.dataa(\main_processor|CONTROL_UNIT|ALU_op [0]),
	.datab(\main_processor|DP|im_mux1_component|f[14]~13_combout ),
	.datac(\main_processor|DP|im_mux1_component|f[16]~15_combout ),
	.datad(\main_processor|CONTROL_UNIT|ALU_op [2]),
	.cin(gnd),
	.combout(\main_processor|DP|alu_component|mux1|Mux15~3_combout ),
	.cout());
// synopsys translate_off
defparam \main_processor|DP|alu_component|mux1|Mux15~3 .lut_mask = 16'hE4AA;
defparam \main_processor|DP|alu_component|mux1|Mux15~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X48_Y28_N0
cycloneive_lcell_comb \main_processor|DP|alu_component|mux1|Mux15~4 (
// Equation(s):
// \main_processor|DP|alu_component|mux1|Mux15~4_combout  = (!\main_processor|CONTROL_UNIT|ALU_op [1] & ((\main_processor|DP|im_mux2_component|Mux16~0_combout  & ((\main_processor|DP|alu_component|mux1|Mux15~5_combout ) # 
// (\main_processor|DP|alu_component|mux1|Mux15~3_combout ))) # (!\main_processor|DP|im_mux2_component|Mux16~0_combout  & (\main_processor|DP|alu_component|mux1|Mux15~5_combout  & \main_processor|DP|alu_component|mux1|Mux15~3_combout ))))

	.dataa(\main_processor|DP|im_mux2_component|Mux16~0_combout ),
	.datab(\main_processor|DP|alu_component|mux1|Mux15~5_combout ),
	.datac(\main_processor|CONTROL_UNIT|ALU_op [1]),
	.datad(\main_processor|DP|alu_component|mux1|Mux15~3_combout ),
	.cin(gnd),
	.combout(\main_processor|DP|alu_component|mux1|Mux15~4_combout ),
	.cout());
// synopsys translate_off
defparam \main_processor|DP|alu_component|mux1|Mux15~4 .lut_mask = 16'h0E08;
defparam \main_processor|DP|alu_component|mux1|Mux15~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X45_Y28_N26
cycloneive_lcell_comb \main_processor|DP|Data_Memory_Module|data_out~15 (
// Equation(s):
// \main_processor|DP|Data_Memory_Module|data_out~15_combout  = (\main_processor|DP|Data_Memory_Module|Memory_rtl_0|auto_generated|ram_block1a15  & (!\main_processor|CONTROL_UNIT|wen~q  & \main_processor|CONTROL_UNIT|en~q ))

	.dataa(gnd),
	.datab(\main_processor|DP|Data_Memory_Module|Memory_rtl_0|auto_generated|ram_block1a15 ),
	.datac(\main_processor|CONTROL_UNIT|wen~q ),
	.datad(\main_processor|CONTROL_UNIT|en~q ),
	.cin(gnd),
	.combout(\main_processor|DP|Data_Memory_Module|data_out~15_combout ),
	.cout());
// synopsys translate_off
defparam \main_processor|DP|Data_Memory_Module|data_out~15 .lut_mask = 16'h0C00;
defparam \main_processor|DP|Data_Memory_Module|data_out~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X45_Y28_N27
dffeas \main_processor|DP|Data_Memory_Module|data_out[15] (
	.clk(!\cpuClk~inputclkctrl_outclk ),
	.d(\main_processor|DP|Data_Memory_Module|data_out~15_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\main_processor|DP|Data_Memory_Module|data_out [15]),
	.prn(vcc));
// synopsys translate_off
defparam \main_processor|DP|Data_Memory_Module|data_out[15] .is_wysiwyg = "true";
defparam \main_processor|DP|Data_Memory_Module|data_out[15] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X48_Y28_N6
cycloneive_lcell_comb \main_processor|DP|mux_data|Mux16~0 (
// Equation(s):
// \main_processor|DP|mux_data|Mux16~0_combout  = (!\main_processor|CONTROL_UNIT|DATA_Mux [1] & ((\main_processor|CONTROL_UNIT|DATA_Mux [0] & (\main_processor|DP|Data_Memory_Module|data_out [15])) # (!\main_processor|CONTROL_UNIT|DATA_Mux [0] & 
// ((\main_memory|altsyncram_component|auto_generated|q_a [15])))))

	.dataa(\main_processor|CONTROL_UNIT|DATA_Mux [0]),
	.datab(\main_processor|DP|Data_Memory_Module|data_out [15]),
	.datac(\main_memory|altsyncram_component|auto_generated|q_a [15]),
	.datad(\main_processor|CONTROL_UNIT|DATA_Mux [1]),
	.cin(gnd),
	.combout(\main_processor|DP|mux_data|Mux16~0_combout ),
	.cout());
// synopsys translate_off
defparam \main_processor|DP|mux_data|Mux16~0 .lut_mask = 16'h00D8;
defparam \main_processor|DP|mux_data|Mux16~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X48_Y28_N12
cycloneive_lcell_comb \main_processor|DP|mux_data|Mux16~1 (
// Equation(s):
// \main_processor|DP|mux_data|Mux16~1_combout  = (\main_processor|DP|mux_data|Mux16~0_combout ) # ((\main_processor|DP|mux_data|Mux31~2_combout  & ((\main_processor|DP|alu_component|mux1|Mux15~2_combout ) # 
// (\main_processor|DP|alu_component|mux1|Mux15~4_combout ))))

	.dataa(\main_processor|DP|alu_component|mux1|Mux15~2_combout ),
	.datab(\main_processor|DP|alu_component|mux1|Mux15~4_combout ),
	.datac(\main_processor|DP|mux_data|Mux31~2_combout ),
	.datad(\main_processor|DP|mux_data|Mux16~0_combout ),
	.cin(gnd),
	.combout(\main_processor|DP|mux_data|Mux16~1_combout ),
	.cout());
// synopsys translate_off
defparam \main_processor|DP|mux_data|Mux16~1 .lut_mask = 16'hFFE0;
defparam \main_processor|DP|mux_data|Mux16~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X48_Y28_N13
dffeas \main_processor|DP|ir_register|Q[15] (
	.clk(\cpuClk~inputclkctrl_outclk ),
	.d(\main_processor|DP|mux_data|Mux16~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\main_processor|CONTROL_UNIT|ld_IR~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\main_processor|DP|ir_register|Q [15]),
	.prn(vcc));
// synopsys translate_off
defparam \main_processor|DP|ir_register|Q[15] .is_wysiwyg = "true";
defparam \main_processor|DP|ir_register|Q[15] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X49_Y28_N4
cycloneive_lcell_comb \main_processor|DP|A_multiplexer|f[15]~15 (
// Equation(s):
// \main_processor|DP|A_multiplexer|f[15]~15_combout  = (\main_processor|CONTROL_UNIT|A_Mux~combout  & (\main_processor|DP|ir_register|Q [15])) # (!\main_processor|CONTROL_UNIT|A_Mux~combout  & ((\main_processor|DP|mux_data|Mux16~1_combout )))

	.dataa(gnd),
	.datab(\main_processor|CONTROL_UNIT|A_Mux~combout ),
	.datac(\main_processor|DP|ir_register|Q [15]),
	.datad(\main_processor|DP|mux_data|Mux16~1_combout ),
	.cin(gnd),
	.combout(\main_processor|DP|A_multiplexer|f[15]~15_combout ),
	.cout());
// synopsys translate_off
defparam \main_processor|DP|A_multiplexer|f[15]~15 .lut_mask = 16'hF3C0;
defparam \main_processor|DP|A_multiplexer|f[15]~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X49_Y28_N5
dffeas \main_processor|DP|A_register|Q[15] (
	.clk(\cpuClk~inputclkctrl_outclk ),
	.d(\main_processor|DP|A_multiplexer|f[15]~15_combout ),
	.asdata(vcc),
	.clrn(!\main_processor|CONTROL_UNIT|clr_A~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\main_processor|CONTROL_UNIT|ld_A~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\main_processor|DP|A_register|Q [15]),
	.prn(vcc));
// synopsys translate_off
defparam \main_processor|DP|A_register|Q[15] .is_wysiwyg = "true";
defparam \main_processor|DP|A_register|Q[15] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X53_Y25_N0
cycloneive_lcell_comb \main_processor|DP|im_mux1_component|f[15]~14 (
// Equation(s):
// \main_processor|DP|im_mux1_component|f[15]~14_combout  = (!\main_processor|CONTROL_UNIT|IM_MUX1~combout  & \main_processor|DP|A_register|Q [15])

	.dataa(gnd),
	.datab(gnd),
	.datac(\main_processor|CONTROL_UNIT|IM_MUX1~combout ),
	.datad(\main_processor|DP|A_register|Q [15]),
	.cin(gnd),
	.combout(\main_processor|DP|im_mux1_component|f[15]~14_combout ),
	.cout());
// synopsys translate_off
defparam \main_processor|DP|im_mux1_component|f[15]~14 .lut_mask = 16'h0F00;
defparam \main_processor|DP|im_mux1_component|f[15]~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y25_N8
cycloneive_lcell_comb \main_processor|DP|alu_component|mux1|Mux14~3 (
// Equation(s):
// \main_processor|DP|alu_component|mux1|Mux14~3_combout  = (\main_processor|CONTROL_UNIT|ALU_op [2] & ((\main_processor|CONTROL_UNIT|ALU_op [0] & ((\main_processor|DP|im_mux1_component|f[15]~14_combout ))) # (!\main_processor|CONTROL_UNIT|ALU_op [0] & 
// (\main_processor|DP|im_mux1_component|f[13]~12_combout )))) # (!\main_processor|CONTROL_UNIT|ALU_op [2] & (\main_processor|CONTROL_UNIT|ALU_op [0]))

	.dataa(\main_processor|CONTROL_UNIT|ALU_op [2]),
	.datab(\main_processor|CONTROL_UNIT|ALU_op [0]),
	.datac(\main_processor|DP|im_mux1_component|f[13]~12_combout ),
	.datad(\main_processor|DP|im_mux1_component|f[15]~14_combout ),
	.cin(gnd),
	.combout(\main_processor|DP|alu_component|mux1|Mux14~3_combout ),
	.cout());
// synopsys translate_off
defparam \main_processor|DP|alu_component|mux1|Mux14~3 .lut_mask = 16'hEC64;
defparam \main_processor|DP|alu_component|mux1|Mux14~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y25_N26
cycloneive_lcell_comb \main_processor|DP|alu_component|mux1|Mux14~4 (
// Equation(s):
// \main_processor|DP|alu_component|mux1|Mux14~4_combout  = (!\main_processor|CONTROL_UNIT|ALU_op [1] & ((\main_processor|DP|im_mux2_component|Mux17~0_combout  & ((\main_processor|DP|alu_component|mux1|Mux14~5_combout ) # 
// (\main_processor|DP|alu_component|mux1|Mux14~3_combout ))) # (!\main_processor|DP|im_mux2_component|Mux17~0_combout  & (\main_processor|DP|alu_component|mux1|Mux14~5_combout  & \main_processor|DP|alu_component|mux1|Mux14~3_combout ))))

	.dataa(\main_processor|DP|im_mux2_component|Mux17~0_combout ),
	.datab(\main_processor|CONTROL_UNIT|ALU_op [1]),
	.datac(\main_processor|DP|alu_component|mux1|Mux14~5_combout ),
	.datad(\main_processor|DP|alu_component|mux1|Mux14~3_combout ),
	.cin(gnd),
	.combout(\main_processor|DP|alu_component|mux1|Mux14~4_combout ),
	.cout());
// synopsys translate_off
defparam \main_processor|DP|alu_component|mux1|Mux14~4 .lut_mask = 16'h3220;
defparam \main_processor|DP|alu_component|mux1|Mux14~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X47_Y28_N24
cycloneive_lcell_comb \main_processor|DP|Data_Memory_Module|data_out~14 (
// Equation(s):
// \main_processor|DP|Data_Memory_Module|data_out~14_combout  = (!\main_processor|CONTROL_UNIT|wen~q  & (\main_processor|CONTROL_UNIT|en~q  & \main_processor|DP|Data_Memory_Module|Memory_rtl_0|auto_generated|ram_block1a14 ))

	.dataa(\main_processor|CONTROL_UNIT|wen~q ),
	.datab(gnd),
	.datac(\main_processor|CONTROL_UNIT|en~q ),
	.datad(\main_processor|DP|Data_Memory_Module|Memory_rtl_0|auto_generated|ram_block1a14 ),
	.cin(gnd),
	.combout(\main_processor|DP|Data_Memory_Module|data_out~14_combout ),
	.cout());
// synopsys translate_off
defparam \main_processor|DP|Data_Memory_Module|data_out~14 .lut_mask = 16'h5000;
defparam \main_processor|DP|Data_Memory_Module|data_out~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X47_Y28_N25
dffeas \main_processor|DP|Data_Memory_Module|data_out[14] (
	.clk(!\cpuClk~inputclkctrl_outclk ),
	.d(\main_processor|DP|Data_Memory_Module|data_out~14_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\main_processor|DP|Data_Memory_Module|data_out [14]),
	.prn(vcc));
// synopsys translate_off
defparam \main_processor|DP|Data_Memory_Module|data_out[14] .is_wysiwyg = "true";
defparam \main_processor|DP|Data_Memory_Module|data_out[14] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X48_Y28_N18
cycloneive_lcell_comb \main_processor|DP|mux_data|Mux17~0 (
// Equation(s):
// \main_processor|DP|mux_data|Mux17~0_combout  = (!\main_processor|CONTROL_UNIT|DATA_Mux [1] & ((\main_processor|CONTROL_UNIT|DATA_Mux [0] & (\main_processor|DP|Data_Memory_Module|data_out [14])) # (!\main_processor|CONTROL_UNIT|DATA_Mux [0] & 
// ((\main_memory|altsyncram_component|auto_generated|q_a [14])))))

	.dataa(\main_processor|CONTROL_UNIT|DATA_Mux [1]),
	.datab(\main_processor|DP|Data_Memory_Module|data_out [14]),
	.datac(\main_processor|CONTROL_UNIT|DATA_Mux [0]),
	.datad(\main_memory|altsyncram_component|auto_generated|q_a [14]),
	.cin(gnd),
	.combout(\main_processor|DP|mux_data|Mux17~0_combout ),
	.cout());
// synopsys translate_off
defparam \main_processor|DP|mux_data|Mux17~0 .lut_mask = 16'h4540;
defparam \main_processor|DP|mux_data|Mux17~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X48_Y28_N28
cycloneive_lcell_comb \main_processor|DP|mux_data|Mux17~1 (
// Equation(s):
// \main_processor|DP|mux_data|Mux17~1_combout  = (\main_processor|DP|mux_data|Mux17~0_combout ) # ((\main_processor|DP|mux_data|Mux31~2_combout  & ((\main_processor|DP|alu_component|mux1|Mux14~2_combout ) # 
// (\main_processor|DP|alu_component|mux1|Mux14~4_combout ))))

	.dataa(\main_processor|DP|alu_component|mux1|Mux14~2_combout ),
	.datab(\main_processor|DP|alu_component|mux1|Mux14~4_combout ),
	.datac(\main_processor|DP|mux_data|Mux31~2_combout ),
	.datad(\main_processor|DP|mux_data|Mux17~0_combout ),
	.cin(gnd),
	.combout(\main_processor|DP|mux_data|Mux17~1_combout ),
	.cout());
// synopsys translate_off
defparam \main_processor|DP|mux_data|Mux17~1 .lut_mask = 16'hFFE0;
defparam \main_processor|DP|mux_data|Mux17~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X48_Y28_N9
dffeas \main_processor|DP|ir_register|Q[14] (
	.clk(\cpuClk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\main_processor|DP|mux_data|Mux17~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\main_processor|CONTROL_UNIT|ld_IR~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\main_processor|DP|ir_register|Q [14]),
	.prn(vcc));
// synopsys translate_off
defparam \main_processor|DP|ir_register|Q[14] .is_wysiwyg = "true";
defparam \main_processor|DP|ir_register|Q[14] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X49_Y28_N22
cycloneive_lcell_comb \main_processor|DP|A_multiplexer|f[14]~14 (
// Equation(s):
// \main_processor|DP|A_multiplexer|f[14]~14_combout  = (\main_processor|CONTROL_UNIT|A_Mux~combout  & (\main_processor|DP|ir_register|Q [14])) # (!\main_processor|CONTROL_UNIT|A_Mux~combout  & ((\main_processor|DP|mux_data|Mux17~1_combout )))

	.dataa(gnd),
	.datab(\main_processor|CONTROL_UNIT|A_Mux~combout ),
	.datac(\main_processor|DP|ir_register|Q [14]),
	.datad(\main_processor|DP|mux_data|Mux17~1_combout ),
	.cin(gnd),
	.combout(\main_processor|DP|A_multiplexer|f[14]~14_combout ),
	.cout());
// synopsys translate_off
defparam \main_processor|DP|A_multiplexer|f[14]~14 .lut_mask = 16'hF3C0;
defparam \main_processor|DP|A_multiplexer|f[14]~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X49_Y28_N23
dffeas \main_processor|DP|A_register|Q[14] (
	.clk(\cpuClk~inputclkctrl_outclk ),
	.d(\main_processor|DP|A_multiplexer|f[14]~14_combout ),
	.asdata(vcc),
	.clrn(!\main_processor|CONTROL_UNIT|clr_A~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\main_processor|CONTROL_UNIT|ld_A~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\main_processor|DP|A_register|Q [14]),
	.prn(vcc));
// synopsys translate_off
defparam \main_processor|DP|A_register|Q[14] .is_wysiwyg = "true";
defparam \main_processor|DP|A_register|Q[14] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X54_Y27_N24
cycloneive_lcell_comb \main_processor|DP|alu_component|mux1|Mux13~13 (
// Equation(s):
// \main_processor|DP|alu_component|mux1|Mux13~13_combout  = (!\main_processor|CONTROL_UNIT|IM_MUX1~combout  & ((\main_processor|CONTROL_UNIT|ALU_op [0] & (\main_processor|DP|A_register|Q [14])) # (!\main_processor|CONTROL_UNIT|ALU_op [0] & 
// ((\main_processor|DP|A_register|Q [12])))))

	.dataa(\main_processor|DP|A_register|Q [14]),
	.datab(\main_processor|CONTROL_UNIT|IM_MUX1~combout ),
	.datac(\main_processor|CONTROL_UNIT|ALU_op [0]),
	.datad(\main_processor|DP|A_register|Q [12]),
	.cin(gnd),
	.combout(\main_processor|DP|alu_component|mux1|Mux13~13_combout ),
	.cout());
// synopsys translate_off
defparam \main_processor|DP|alu_component|mux1|Mux13~13 .lut_mask = 16'h2320;
defparam \main_processor|DP|alu_component|mux1|Mux13~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y27_N16
cycloneive_lcell_comb \main_processor|DP|alu_component|mux1|Mux13~12 (
// Equation(s):
// \main_processor|DP|alu_component|mux1|Mux13~12_combout  = (\main_processor|DP|alu_component|adder1|s4|p1|cout~0_combout  & (\main_processor|CONTROL_UNIT|ALU_op [1] $ (((\main_processor|DP|A_register|Q [13] & !\main_processor|CONTROL_UNIT|IM_MUX1~combout 
// ))))) # (!\main_processor|DP|alu_component|adder1|s4|p1|cout~0_combout  & (\main_processor|DP|A_register|Q [13] & (!\main_processor|CONTROL_UNIT|IM_MUX1~combout )))

	.dataa(\main_processor|DP|alu_component|adder1|s4|p1|cout~0_combout ),
	.datab(\main_processor|DP|A_register|Q [13]),
	.datac(\main_processor|CONTROL_UNIT|IM_MUX1~combout ),
	.datad(\main_processor|CONTROL_UNIT|ALU_op [1]),
	.cin(gnd),
	.combout(\main_processor|DP|alu_component|mux1|Mux13~12_combout ),
	.cout());
// synopsys translate_off
defparam \main_processor|DP|alu_component|mux1|Mux13~12 .lut_mask = 16'hA60C;
defparam \main_processor|DP|alu_component|mux1|Mux13~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y27_N6
cycloneive_lcell_comb \main_processor|DP|alu_component|mux1|Mux13~10 (
// Equation(s):
// \main_processor|DP|alu_component|mux1|Mux13~10_combout  = (\main_processor|DP|im_mux2_component|Mux18~0_combout  & ((\main_processor|CONTROL_UNIT|ALU_op [1] & ((!\main_processor|DP|alu_component|mux1|Mux13~12_combout ))) # 
// (!\main_processor|CONTROL_UNIT|ALU_op [1] & ((\main_processor|CONTROL_UNIT|ALU_op [0]) # (\main_processor|DP|alu_component|mux1|Mux13~12_combout ))))) # (!\main_processor|DP|im_mux2_component|Mux18~0_combout  & 
// (\main_processor|DP|alu_component|mux1|Mux13~12_combout  & ((\main_processor|CONTROL_UNIT|ALU_op [0]) # (\main_processor|CONTROL_UNIT|ALU_op [1]))))

	.dataa(\main_processor|CONTROL_UNIT|ALU_op [0]),
	.datab(\main_processor|DP|im_mux2_component|Mux18~0_combout ),
	.datac(\main_processor|CONTROL_UNIT|ALU_op [1]),
	.datad(\main_processor|DP|alu_component|mux1|Mux13~12_combout ),
	.cin(gnd),
	.combout(\main_processor|DP|alu_component|mux1|Mux13~10_combout ),
	.cout());
// synopsys translate_off
defparam \main_processor|DP|alu_component|mux1|Mux13~10 .lut_mask = 16'h3EC8;
defparam \main_processor|DP|alu_component|mux1|Mux13~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y27_N0
cycloneive_lcell_comb \main_processor|DP|alu_component|mux1|Mux13~11 (
// Equation(s):
// \main_processor|DP|alu_component|mux1|Mux13~11_combout  = (\main_processor|CONTROL_UNIT|ALU_op [2] & ((\main_processor|CONTROL_UNIT|ALU_op [1] & ((!\main_processor|DP|alu_component|mux1|Mux13~10_combout ))) # (!\main_processor|CONTROL_UNIT|ALU_op [1] & 
// (\main_processor|DP|alu_component|mux1|Mux13~13_combout )))) # (!\main_processor|CONTROL_UNIT|ALU_op [2] & (((\main_processor|DP|alu_component|mux1|Mux13~10_combout ))))

	.dataa(\main_processor|CONTROL_UNIT|ALU_op [2]),
	.datab(\main_processor|DP|alu_component|mux1|Mux13~13_combout ),
	.datac(\main_processor|CONTROL_UNIT|ALU_op [1]),
	.datad(\main_processor|DP|alu_component|mux1|Mux13~10_combout ),
	.cin(gnd),
	.combout(\main_processor|DP|alu_component|mux1|Mux13~11_combout ),
	.cout());
// synopsys translate_off
defparam \main_processor|DP|alu_component|mux1|Mux13~11 .lut_mask = 16'h5DA8;
defparam \main_processor|DP|alu_component|mux1|Mux13~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X45_Y28_N4
cycloneive_lcell_comb \main_processor|DP|Data_Memory_Module|data_out~13 (
// Equation(s):
// \main_processor|DP|Data_Memory_Module|data_out~13_combout  = (\main_processor|DP|Data_Memory_Module|Memory_rtl_0|auto_generated|ram_block1a13  & (!\main_processor|CONTROL_UNIT|wen~q  & \main_processor|CONTROL_UNIT|en~q ))

	.dataa(\main_processor|DP|Data_Memory_Module|Memory_rtl_0|auto_generated|ram_block1a13 ),
	.datab(gnd),
	.datac(\main_processor|CONTROL_UNIT|wen~q ),
	.datad(\main_processor|CONTROL_UNIT|en~q ),
	.cin(gnd),
	.combout(\main_processor|DP|Data_Memory_Module|data_out~13_combout ),
	.cout());
// synopsys translate_off
defparam \main_processor|DP|Data_Memory_Module|data_out~13 .lut_mask = 16'h0A00;
defparam \main_processor|DP|Data_Memory_Module|data_out~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X45_Y28_N5
dffeas \main_processor|DP|Data_Memory_Module|data_out[13] (
	.clk(!\cpuClk~inputclkctrl_outclk ),
	.d(\main_processor|DP|Data_Memory_Module|data_out~13_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\main_processor|DP|Data_Memory_Module|data_out [13]),
	.prn(vcc));
// synopsys translate_off
defparam \main_processor|DP|Data_Memory_Module|data_out[13] .is_wysiwyg = "true";
defparam \main_processor|DP|Data_Memory_Module|data_out[13] .power_up = "low";
// synopsys translate_on

// Location: M9K_X51_Y27_N0
cycloneive_ram_block \main_memory|altsyncram_component|auto_generated|ram_block1a0 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\memClk~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({gnd,gnd,gnd,gnd,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout }),
	.portaaddr({\main_processor|DP|pc_component|q[5]~reg0_q ,\main_processor|DP|pc_component|q[4]~reg0_q ,\main_processor|DP|pc_component|q[3]~reg0_q ,\main_processor|DP|pc_component|q[2]~reg0_q ,\main_processor|DP|pc_component|q[1]~reg0_q ,
\main_processor|DP|pc_component|q[0]~reg0_q }),
	.portabyteenamasks(1'b1),
	.portbdatain(18'b000000000000000000),
	.portbaddr(6'b000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\main_memory|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \main_memory|altsyncram_component|auto_generated|ram_block1a0 .data_interleave_offset_in_bits = 1;
defparam \main_memory|altsyncram_component|auto_generated|ram_block1a0 .data_interleave_width_in_bits = 1;
defparam \main_memory|altsyncram_component|auto_generated|ram_block1a0 .init_file = "CPU_Test_Sim.mif";
defparam \main_memory|altsyncram_component|auto_generated|ram_block1a0 .init_file_layout = "port_a";
defparam \main_memory|altsyncram_component|auto_generated|ram_block1a0 .logical_ram_name = "system_memory:main_memory|altsyncram:altsyncram_component|altsyncram_5ls3:auto_generated|ALTSYNCRAM";
defparam \main_memory|altsyncram_component|auto_generated|ram_block1a0 .operation_mode = "single_port";
defparam \main_memory|altsyncram_component|auto_generated|ram_block1a0 .port_a_address_clear = "none";
defparam \main_memory|altsyncram_component|auto_generated|ram_block1a0 .port_a_address_width = 6;
defparam \main_memory|altsyncram_component|auto_generated|ram_block1a0 .port_a_byte_enable_clock = "none";
defparam \main_memory|altsyncram_component|auto_generated|ram_block1a0 .port_a_data_out_clear = "none";
defparam \main_memory|altsyncram_component|auto_generated|ram_block1a0 .port_a_data_out_clock = "none";
defparam \main_memory|altsyncram_component|auto_generated|ram_block1a0 .port_a_data_width = 18;
defparam \main_memory|altsyncram_component|auto_generated|ram_block1a0 .port_a_first_address = 0;
defparam \main_memory|altsyncram_component|auto_generated|ram_block1a0 .port_a_first_bit_number = 0;
defparam \main_memory|altsyncram_component|auto_generated|ram_block1a0 .port_a_last_address = 63;
defparam \main_memory|altsyncram_component|auto_generated|ram_block1a0 .port_a_logical_ram_depth = 64;
defparam \main_memory|altsyncram_component|auto_generated|ram_block1a0 .port_a_logical_ram_width = 32;
defparam \main_memory|altsyncram_component|auto_generated|ram_block1a0 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \main_memory|altsyncram_component|auto_generated|ram_block1a0 .port_b_address_width = 6;
defparam \main_memory|altsyncram_component|auto_generated|ram_block1a0 .port_b_data_width = 18;
defparam \main_memory|altsyncram_component|auto_generated|ram_block1a0 .ram_block_type = "M9K";
defparam \main_memory|altsyncram_component|auto_generated|ram_block1a0 .mem_init0 = 1152'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001100000000000000000C000440010000840020000440010000440011;
// synopsys translate_on

// Location: LCCOMB_X53_Y28_N16
cycloneive_lcell_comb \main_processor|DP|mux_data|Mux18~2 (
// Equation(s):
// \main_processor|DP|mux_data|Mux18~2_combout  = (!\main_processor|CONTROL_UNIT|DATA_Mux [1] & ((\main_processor|CONTROL_UNIT|DATA_Mux [0] & (\main_processor|DP|Data_Memory_Module|data_out [13])) # (!\main_processor|CONTROL_UNIT|DATA_Mux [0] & 
// ((\main_memory|altsyncram_component|auto_generated|q_a [13])))))

	.dataa(\main_processor|DP|Data_Memory_Module|data_out [13]),
	.datab(\main_processor|CONTROL_UNIT|DATA_Mux [1]),
	.datac(\main_processor|CONTROL_UNIT|DATA_Mux [0]),
	.datad(\main_memory|altsyncram_component|auto_generated|q_a [13]),
	.cin(gnd),
	.combout(\main_processor|DP|mux_data|Mux18~2_combout ),
	.cout());
// synopsys translate_off
defparam \main_processor|DP|mux_data|Mux18~2 .lut_mask = 16'h2320;
defparam \main_processor|DP|mux_data|Mux18~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y28_N30
cycloneive_lcell_comb \main_processor|DP|mux_data|Mux18~3 (
// Equation(s):
// \main_processor|DP|mux_data|Mux18~3_combout  = (\main_processor|DP|mux_data|Mux18~2_combout ) # ((!\main_processor|CONTROL_UNIT|DATA_Mux [0] & (\main_processor|DP|alu_component|mux1|Mux13~11_combout  & \main_processor|CONTROL_UNIT|DATA_Mux [1])))

	.dataa(\main_processor|CONTROL_UNIT|DATA_Mux [0]),
	.datab(\main_processor|DP|alu_component|mux1|Mux13~11_combout ),
	.datac(\main_processor|CONTROL_UNIT|DATA_Mux [1]),
	.datad(\main_processor|DP|mux_data|Mux18~2_combout ),
	.cin(gnd),
	.combout(\main_processor|DP|mux_data|Mux18~3_combout ),
	.cout());
// synopsys translate_off
defparam \main_processor|DP|mux_data|Mux18~3 .lut_mask = 16'hFF40;
defparam \main_processor|DP|mux_data|Mux18~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y28_N10
cycloneive_lcell_comb \main_processor|DP|A_multiplexer|f[13]~13 (
// Equation(s):
// \main_processor|DP|A_multiplexer|f[13]~13_combout  = (\main_processor|CONTROL_UNIT|A_Mux~combout  & ((\main_processor|DP|ir_register|Q [13]))) # (!\main_processor|CONTROL_UNIT|A_Mux~combout  & (\main_processor|DP|mux_data|Mux18~3_combout ))

	.dataa(gnd),
	.datab(\main_processor|CONTROL_UNIT|A_Mux~combout ),
	.datac(\main_processor|DP|mux_data|Mux18~3_combout ),
	.datad(\main_processor|DP|ir_register|Q [13]),
	.cin(gnd),
	.combout(\main_processor|DP|A_multiplexer|f[13]~13_combout ),
	.cout());
// synopsys translate_off
defparam \main_processor|DP|A_multiplexer|f[13]~13 .lut_mask = 16'hFC30;
defparam \main_processor|DP|A_multiplexer|f[13]~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X53_Y28_N11
dffeas \main_processor|DP|A_register|Q[13] (
	.clk(\cpuClk~inputclkctrl_outclk ),
	.d(\main_processor|DP|A_multiplexer|f[13]~13_combout ),
	.asdata(vcc),
	.clrn(!\main_processor|CONTROL_UNIT|clr_A~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\main_processor|CONTROL_UNIT|ld_A~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\main_processor|DP|A_register|Q [13]),
	.prn(vcc));
// synopsys translate_off
defparam \main_processor|DP|A_register|Q[13] .is_wysiwyg = "true";
defparam \main_processor|DP|A_register|Q[13] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X54_Y27_N22
cycloneive_lcell_comb \main_processor|DP|alu_component|mux1|Mux12~13 (
// Equation(s):
// \main_processor|DP|alu_component|mux1|Mux12~13_combout  = (!\main_processor|CONTROL_UNIT|IM_MUX1~combout  & ((\main_processor|CONTROL_UNIT|ALU_op [0] & ((\main_processor|DP|A_register|Q [13]))) # (!\main_processor|CONTROL_UNIT|ALU_op [0] & 
// (\main_processor|DP|A_register|Q [11]))))

	.dataa(\main_processor|DP|A_register|Q [11]),
	.datab(\main_processor|CONTROL_UNIT|IM_MUX1~combout ),
	.datac(\main_processor|CONTROL_UNIT|ALU_op [0]),
	.datad(\main_processor|DP|A_register|Q [13]),
	.cin(gnd),
	.combout(\main_processor|DP|alu_component|mux1|Mux12~13_combout ),
	.cout());
// synopsys translate_off
defparam \main_processor|DP|alu_component|mux1|Mux12~13 .lut_mask = 16'h3202;
defparam \main_processor|DP|alu_component|mux1|Mux12~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y27_N10
cycloneive_lcell_comb \main_processor|DP|alu_component|mux1|Mux12~12 (
// Equation(s):
// \main_processor|DP|alu_component|mux1|Mux12~12_combout  = (\main_processor|DP|A_register|Q [12] & (\main_processor|CONTROL_UNIT|IM_MUX1~combout  $ (((!\main_processor|DP|alu_component|adder1|s3|p4|cout~0_combout ) # (!\main_processor|CONTROL_UNIT|ALU_op 
// [1]))))) # (!\main_processor|DP|A_register|Q [12] & (((\main_processor|CONTROL_UNIT|ALU_op [1] & \main_processor|DP|alu_component|adder1|s3|p4|cout~0_combout ))))

	.dataa(\main_processor|DP|A_register|Q [12]),
	.datab(\main_processor|CONTROL_UNIT|IM_MUX1~combout ),
	.datac(\main_processor|CONTROL_UNIT|ALU_op [1]),
	.datad(\main_processor|DP|alu_component|adder1|s3|p4|cout~0_combout ),
	.cin(gnd),
	.combout(\main_processor|DP|alu_component|mux1|Mux12~12_combout ),
	.cout());
// synopsys translate_off
defparam \main_processor|DP|alu_component|mux1|Mux12~12 .lut_mask = 16'hD222;
defparam \main_processor|DP|alu_component|mux1|Mux12~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y27_N2
cycloneive_lcell_comb \main_processor|DP|alu_component|mux1|Mux12~10 (
// Equation(s):
// \main_processor|DP|alu_component|mux1|Mux12~10_combout  = (\main_processor|DP|im_mux2_component|Mux19~0_combout  & ((\main_processor|CONTROL_UNIT|ALU_op [1] & ((!\main_processor|DP|alu_component|mux1|Mux12~12_combout ))) # 
// (!\main_processor|CONTROL_UNIT|ALU_op [1] & ((\main_processor|CONTROL_UNIT|ALU_op [0]) # (\main_processor|DP|alu_component|mux1|Mux12~12_combout ))))) # (!\main_processor|DP|im_mux2_component|Mux19~0_combout  & 
// (\main_processor|DP|alu_component|mux1|Mux12~12_combout  & ((\main_processor|CONTROL_UNIT|ALU_op [1]) # (\main_processor|CONTROL_UNIT|ALU_op [0]))))

	.dataa(\main_processor|DP|im_mux2_component|Mux19~0_combout ),
	.datab(\main_processor|CONTROL_UNIT|ALU_op [1]),
	.datac(\main_processor|CONTROL_UNIT|ALU_op [0]),
	.datad(\main_processor|DP|alu_component|mux1|Mux12~12_combout ),
	.cin(gnd),
	.combout(\main_processor|DP|alu_component|mux1|Mux12~10_combout ),
	.cout());
// synopsys translate_off
defparam \main_processor|DP|alu_component|mux1|Mux12~10 .lut_mask = 16'h76A8;
defparam \main_processor|DP|alu_component|mux1|Mux12~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y27_N28
cycloneive_lcell_comb \main_processor|DP|alu_component|mux1|Mux12~11 (
// Equation(s):
// \main_processor|DP|alu_component|mux1|Mux12~11_combout  = (\main_processor|CONTROL_UNIT|ALU_op [2] & ((\main_processor|CONTROL_UNIT|ALU_op [1] & ((!\main_processor|DP|alu_component|mux1|Mux12~10_combout ))) # (!\main_processor|CONTROL_UNIT|ALU_op [1] & 
// (\main_processor|DP|alu_component|mux1|Mux12~13_combout )))) # (!\main_processor|CONTROL_UNIT|ALU_op [2] & (((\main_processor|DP|alu_component|mux1|Mux12~10_combout ))))

	.dataa(\main_processor|CONTROL_UNIT|ALU_op [2]),
	.datab(\main_processor|CONTROL_UNIT|ALU_op [1]),
	.datac(\main_processor|DP|alu_component|mux1|Mux12~13_combout ),
	.datad(\main_processor|DP|alu_component|mux1|Mux12~10_combout ),
	.cin(gnd),
	.combout(\main_processor|DP|alu_component|mux1|Mux12~11_combout ),
	.cout());
// synopsys translate_off
defparam \main_processor|DP|alu_component|mux1|Mux12~11 .lut_mask = 16'h75A8;
defparam \main_processor|DP|alu_component|mux1|Mux12~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y30_N0
cycloneive_lcell_comb \main_processor|DP|Data_Memory_Module|data_out~12 (
// Equation(s):
// \main_processor|DP|Data_Memory_Module|data_out~12_combout  = (!\main_processor|CONTROL_UNIT|wen~q  & (\main_processor|CONTROL_UNIT|en~q  & \main_processor|DP|Data_Memory_Module|Memory_rtl_0|auto_generated|ram_block1a12 ))

	.dataa(\main_processor|CONTROL_UNIT|wen~q ),
	.datab(gnd),
	.datac(\main_processor|CONTROL_UNIT|en~q ),
	.datad(\main_processor|DP|Data_Memory_Module|Memory_rtl_0|auto_generated|ram_block1a12 ),
	.cin(gnd),
	.combout(\main_processor|DP|Data_Memory_Module|data_out~12_combout ),
	.cout());
// synopsys translate_off
defparam \main_processor|DP|Data_Memory_Module|data_out~12 .lut_mask = 16'h5000;
defparam \main_processor|DP|Data_Memory_Module|data_out~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X50_Y30_N1
dffeas \main_processor|DP|Data_Memory_Module|data_out[12] (
	.clk(!\cpuClk~inputclkctrl_outclk ),
	.d(\main_processor|DP|Data_Memory_Module|data_out~12_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\main_processor|DP|Data_Memory_Module|data_out [12]),
	.prn(vcc));
// synopsys translate_off
defparam \main_processor|DP|Data_Memory_Module|data_out[12] .is_wysiwyg = "true";
defparam \main_processor|DP|Data_Memory_Module|data_out[12] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X49_Y27_N6
cycloneive_lcell_comb \main_processor|DP|mux_data|Mux19~2 (
// Equation(s):
// \main_processor|DP|mux_data|Mux19~2_combout  = (!\main_processor|CONTROL_UNIT|DATA_Mux [1] & ((\main_processor|CONTROL_UNIT|DATA_Mux [0] & ((\main_processor|DP|Data_Memory_Module|data_out [12]))) # (!\main_processor|CONTROL_UNIT|DATA_Mux [0] & 
// (\main_memory|altsyncram_component|auto_generated|q_a [12]))))

	.dataa(\main_memory|altsyncram_component|auto_generated|q_a [12]),
	.datab(\main_processor|DP|Data_Memory_Module|data_out [12]),
	.datac(\main_processor|CONTROL_UNIT|DATA_Mux [1]),
	.datad(\main_processor|CONTROL_UNIT|DATA_Mux [0]),
	.cin(gnd),
	.combout(\main_processor|DP|mux_data|Mux19~2_combout ),
	.cout());
// synopsys translate_off
defparam \main_processor|DP|mux_data|Mux19~2 .lut_mask = 16'h0C0A;
defparam \main_processor|DP|mux_data|Mux19~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y27_N22
cycloneive_lcell_comb \main_processor|DP|mux_data|Mux19~3 (
// Equation(s):
// \main_processor|DP|mux_data|Mux19~3_combout  = (\main_processor|DP|mux_data|Mux19~2_combout ) # ((\main_processor|DP|alu_component|mux1|Mux12~11_combout  & (!\main_processor|CONTROL_UNIT|DATA_Mux [0] & \main_processor|CONTROL_UNIT|DATA_Mux [1])))

	.dataa(\main_processor|DP|alu_component|mux1|Mux12~11_combout ),
	.datab(\main_processor|CONTROL_UNIT|DATA_Mux [0]),
	.datac(\main_processor|CONTROL_UNIT|DATA_Mux [1]),
	.datad(\main_processor|DP|mux_data|Mux19~2_combout ),
	.cin(gnd),
	.combout(\main_processor|DP|mux_data|Mux19~3_combout ),
	.cout());
// synopsys translate_off
defparam \main_processor|DP|mux_data|Mux19~3 .lut_mask = 16'hFF20;
defparam \main_processor|DP|mux_data|Mux19~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X49_Y27_N23
dffeas \main_processor|DP|ir_register|Q[12] (
	.clk(\cpuClk~inputclkctrl_outclk ),
	.d(\main_processor|DP|mux_data|Mux19~3_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\main_processor|CONTROL_UNIT|ld_IR~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\main_processor|DP|ir_register|Q [12]),
	.prn(vcc));
// synopsys translate_off
defparam \main_processor|DP|ir_register|Q[12] .is_wysiwyg = "true";
defparam \main_processor|DP|ir_register|Q[12] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X49_Y28_N8
cycloneive_lcell_comb \main_processor|DP|A_multiplexer|f[12]~12 (
// Equation(s):
// \main_processor|DP|A_multiplexer|f[12]~12_combout  = (\main_processor|CONTROL_UNIT|A_Mux~combout  & (\main_processor|DP|ir_register|Q [12])) # (!\main_processor|CONTROL_UNIT|A_Mux~combout  & ((\main_processor|DP|mux_data|Mux19~3_combout )))

	.dataa(gnd),
	.datab(\main_processor|CONTROL_UNIT|A_Mux~combout ),
	.datac(\main_processor|DP|ir_register|Q [12]),
	.datad(\main_processor|DP|mux_data|Mux19~3_combout ),
	.cin(gnd),
	.combout(\main_processor|DP|A_multiplexer|f[12]~12_combout ),
	.cout());
// synopsys translate_off
defparam \main_processor|DP|A_multiplexer|f[12]~12 .lut_mask = 16'hF3C0;
defparam \main_processor|DP|A_multiplexer|f[12]~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X49_Y28_N9
dffeas \main_processor|DP|A_register|Q[12] (
	.clk(\cpuClk~inputclkctrl_outclk ),
	.d(\main_processor|DP|A_multiplexer|f[12]~12_combout ),
	.asdata(vcc),
	.clrn(!\main_processor|CONTROL_UNIT|clr_A~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\main_processor|CONTROL_UNIT|ld_A~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\main_processor|DP|A_register|Q [12]),
	.prn(vcc));
// synopsys translate_off
defparam \main_processor|DP|A_register|Q[12] .is_wysiwyg = "true";
defparam \main_processor|DP|A_register|Q[12] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X52_Y25_N22
cycloneive_lcell_comb \main_processor|DP|alu_component|mux1|Mux11~13 (
// Equation(s):
// \main_processor|DP|alu_component|mux1|Mux11~13_combout  = (!\main_processor|CONTROL_UNIT|IM_MUX1~combout  & ((\main_processor|CONTROL_UNIT|ALU_op [0] & ((\main_processor|DP|A_register|Q [12]))) # (!\main_processor|CONTROL_UNIT|ALU_op [0] & 
// (\main_processor|DP|A_register|Q [10]))))

	.dataa(\main_processor|DP|A_register|Q [10]),
	.datab(\main_processor|CONTROL_UNIT|IM_MUX1~combout ),
	.datac(\main_processor|DP|A_register|Q [12]),
	.datad(\main_processor|CONTROL_UNIT|ALU_op [0]),
	.cin(gnd),
	.combout(\main_processor|DP|alu_component|mux1|Mux11~13_combout ),
	.cout());
// synopsys translate_off
defparam \main_processor|DP|alu_component|mux1|Mux11~13 .lut_mask = 16'h3022;
defparam \main_processor|DP|alu_component|mux1|Mux11~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y25_N16
cycloneive_lcell_comb \main_processor|DP|alu_component|mux1|Mux11~12 (
// Equation(s):
// \main_processor|DP|alu_component|mux1|Mux11~12_combout  = (\main_processor|CONTROL_UNIT|IM_MUX1~combout  & (((\main_processor|CONTROL_UNIT|ALU_op [1] & \main_processor|DP|alu_component|adder1|s3|p3|cout~0_combout )))) # 
// (!\main_processor|CONTROL_UNIT|IM_MUX1~combout  & (\main_processor|DP|A_register|Q [11] $ (((\main_processor|CONTROL_UNIT|ALU_op [1] & \main_processor|DP|alu_component|adder1|s3|p3|cout~0_combout )))))

	.dataa(\main_processor|CONTROL_UNIT|IM_MUX1~combout ),
	.datab(\main_processor|DP|A_register|Q [11]),
	.datac(\main_processor|CONTROL_UNIT|ALU_op [1]),
	.datad(\main_processor|DP|alu_component|adder1|s3|p3|cout~0_combout ),
	.cin(gnd),
	.combout(\main_processor|DP|alu_component|mux1|Mux11~12_combout ),
	.cout());
// synopsys translate_off
defparam \main_processor|DP|alu_component|mux1|Mux11~12 .lut_mask = 16'hB444;
defparam \main_processor|DP|alu_component|mux1|Mux11~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y25_N0
cycloneive_lcell_comb \main_processor|DP|alu_component|mux1|Mux11~10 (
// Equation(s):
// \main_processor|DP|alu_component|mux1|Mux11~10_combout  = (\main_processor|DP|im_mux2_component|Mux20~0_combout  & ((\main_processor|CONTROL_UNIT|ALU_op [1] & ((!\main_processor|DP|alu_component|mux1|Mux11~12_combout ))) # 
// (!\main_processor|CONTROL_UNIT|ALU_op [1] & ((\main_processor|CONTROL_UNIT|ALU_op [0]) # (\main_processor|DP|alu_component|mux1|Mux11~12_combout ))))) # (!\main_processor|DP|im_mux2_component|Mux20~0_combout  & 
// (\main_processor|DP|alu_component|mux1|Mux11~12_combout  & ((\main_processor|CONTROL_UNIT|ALU_op [0]) # (\main_processor|CONTROL_UNIT|ALU_op [1]))))

	.dataa(\main_processor|CONTROL_UNIT|ALU_op [0]),
	.datab(\main_processor|DP|im_mux2_component|Mux20~0_combout ),
	.datac(\main_processor|CONTROL_UNIT|ALU_op [1]),
	.datad(\main_processor|DP|alu_component|mux1|Mux11~12_combout ),
	.cin(gnd),
	.combout(\main_processor|DP|alu_component|mux1|Mux11~10_combout ),
	.cout());
// synopsys translate_off
defparam \main_processor|DP|alu_component|mux1|Mux11~10 .lut_mask = 16'h3EC8;
defparam \main_processor|DP|alu_component|mux1|Mux11~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y25_N26
cycloneive_lcell_comb \main_processor|DP|alu_component|mux1|Mux11~11 (
// Equation(s):
// \main_processor|DP|alu_component|mux1|Mux11~11_combout  = (\main_processor|CONTROL_UNIT|ALU_op [2] & ((\main_processor|CONTROL_UNIT|ALU_op [1] & ((!\main_processor|DP|alu_component|mux1|Mux11~10_combout ))) # (!\main_processor|CONTROL_UNIT|ALU_op [1] & 
// (\main_processor|DP|alu_component|mux1|Mux11~13_combout )))) # (!\main_processor|CONTROL_UNIT|ALU_op [2] & (((\main_processor|DP|alu_component|mux1|Mux11~10_combout ))))

	.dataa(\main_processor|CONTROL_UNIT|ALU_op [2]),
	.datab(\main_processor|CONTROL_UNIT|ALU_op [1]),
	.datac(\main_processor|DP|alu_component|mux1|Mux11~13_combout ),
	.datad(\main_processor|DP|alu_component|mux1|Mux11~10_combout ),
	.cin(gnd),
	.combout(\main_processor|DP|alu_component|mux1|Mux11~11_combout ),
	.cout());
// synopsys translate_off
defparam \main_processor|DP|alu_component|mux1|Mux11~11 .lut_mask = 16'h75A8;
defparam \main_processor|DP|alu_component|mux1|Mux11~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X45_Y28_N22
cycloneive_lcell_comb \main_processor|DP|Data_Memory_Module|data_out~11 (
// Equation(s):
// \main_processor|DP|Data_Memory_Module|data_out~11_combout  = (\main_processor|DP|Data_Memory_Module|Memory_rtl_0|auto_generated|ram_block1a11  & (!\main_processor|CONTROL_UNIT|wen~q  & \main_processor|CONTROL_UNIT|en~q ))

	.dataa(gnd),
	.datab(\main_processor|DP|Data_Memory_Module|Memory_rtl_0|auto_generated|ram_block1a11 ),
	.datac(\main_processor|CONTROL_UNIT|wen~q ),
	.datad(\main_processor|CONTROL_UNIT|en~q ),
	.cin(gnd),
	.combout(\main_processor|DP|Data_Memory_Module|data_out~11_combout ),
	.cout());
// synopsys translate_off
defparam \main_processor|DP|Data_Memory_Module|data_out~11 .lut_mask = 16'h0C00;
defparam \main_processor|DP|Data_Memory_Module|data_out~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X45_Y28_N23
dffeas \main_processor|DP|Data_Memory_Module|data_out[11] (
	.clk(!\cpuClk~inputclkctrl_outclk ),
	.d(\main_processor|DP|Data_Memory_Module|data_out~11_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\main_processor|DP|Data_Memory_Module|data_out [11]),
	.prn(vcc));
// synopsys translate_off
defparam \main_processor|DP|Data_Memory_Module|data_out[11] .is_wysiwyg = "true";
defparam \main_processor|DP|Data_Memory_Module|data_out[11] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X49_Y27_N20
cycloneive_lcell_comb \main_processor|DP|mux_data|Mux20~2 (
// Equation(s):
// \main_processor|DP|mux_data|Mux20~2_combout  = (!\main_processor|CONTROL_UNIT|DATA_Mux [1] & ((\main_processor|CONTROL_UNIT|DATA_Mux [0] & (\main_processor|DP|Data_Memory_Module|data_out [11])) # (!\main_processor|CONTROL_UNIT|DATA_Mux [0] & 
// ((\main_memory|altsyncram_component|auto_generated|q_a [11])))))

	.dataa(\main_processor|CONTROL_UNIT|DATA_Mux [1]),
	.datab(\main_processor|DP|Data_Memory_Module|data_out [11]),
	.datac(\main_memory|altsyncram_component|auto_generated|q_a [11]),
	.datad(\main_processor|CONTROL_UNIT|DATA_Mux [0]),
	.cin(gnd),
	.combout(\main_processor|DP|mux_data|Mux20~2_combout ),
	.cout());
// synopsys translate_off
defparam \main_processor|DP|mux_data|Mux20~2 .lut_mask = 16'h4450;
defparam \main_processor|DP|mux_data|Mux20~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y27_N16
cycloneive_lcell_comb \main_processor|DP|mux_data|Mux20~3 (
// Equation(s):
// \main_processor|DP|mux_data|Mux20~3_combout  = (\main_processor|DP|mux_data|Mux20~2_combout ) # ((!\main_processor|CONTROL_UNIT|DATA_Mux [0] & (\main_processor|DP|alu_component|mux1|Mux11~11_combout  & \main_processor|CONTROL_UNIT|DATA_Mux [1])))

	.dataa(\main_processor|CONTROL_UNIT|DATA_Mux [0]),
	.datab(\main_processor|DP|alu_component|mux1|Mux11~11_combout ),
	.datac(\main_processor|CONTROL_UNIT|DATA_Mux [1]),
	.datad(\main_processor|DP|mux_data|Mux20~2_combout ),
	.cin(gnd),
	.combout(\main_processor|DP|mux_data|Mux20~3_combout ),
	.cout());
// synopsys translate_off
defparam \main_processor|DP|mux_data|Mux20~3 .lut_mask = 16'hFF40;
defparam \main_processor|DP|mux_data|Mux20~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X49_Y27_N17
dffeas \main_processor|DP|ir_register|Q[11] (
	.clk(\cpuClk~inputclkctrl_outclk ),
	.d(\main_processor|DP|mux_data|Mux20~3_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\main_processor|CONTROL_UNIT|ld_IR~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\main_processor|DP|ir_register|Q [11]),
	.prn(vcc));
// synopsys translate_off
defparam \main_processor|DP|ir_register|Q[11] .is_wysiwyg = "true";
defparam \main_processor|DP|ir_register|Q[11] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X48_Y27_N0
cycloneive_lcell_comb \main_processor|DP|B_multiplexer|f[11]~11 (
// Equation(s):
// \main_processor|DP|B_multiplexer|f[11]~11_combout  = (\main_processor|CONTROL_UNIT|B_Mux~combout  & (\main_processor|DP|ir_register|Q [11])) # (!\main_processor|CONTROL_UNIT|B_Mux~combout  & ((\main_processor|DP|mux_data|Mux20~3_combout )))

	.dataa(\main_processor|DP|ir_register|Q [11]),
	.datab(\main_processor|CONTROL_UNIT|B_Mux~combout ),
	.datac(gnd),
	.datad(\main_processor|DP|mux_data|Mux20~3_combout ),
	.cin(gnd),
	.combout(\main_processor|DP|B_multiplexer|f[11]~11_combout ),
	.cout());
// synopsys translate_off
defparam \main_processor|DP|B_multiplexer|f[11]~11 .lut_mask = 16'hBB88;
defparam \main_processor|DP|B_multiplexer|f[11]~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X48_Y27_N1
dffeas \main_processor|DP|B_register|Q[11] (
	.clk(\cpuClk~inputclkctrl_outclk ),
	.d(\main_processor|DP|B_multiplexer|f[11]~11_combout ),
	.asdata(vcc),
	.clrn(!\main_processor|CONTROL_UNIT|clr_B~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\main_processor|CONTROL_UNIT|ld_B~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\main_processor|DP|B_register|Q [11]),
	.prn(vcc));
// synopsys translate_off
defparam \main_processor|DP|B_register|Q[11] .is_wysiwyg = "true";
defparam \main_processor|DP|B_register|Q[11] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X52_Y25_N10
cycloneive_lcell_comb \main_processor|DP|Data_memory_multiplexer|f[11]~11 (
// Equation(s):
// \main_processor|DP|Data_memory_multiplexer|f[11]~11_combout  = (\main_processor|CONTROL_UNIT|REG_Mux~combout  & (\main_processor|DP|B_register|Q [11])) # (!\main_processor|CONTROL_UNIT|REG_Mux~combout  & ((\main_processor|DP|A_register|Q [11])))

	.dataa(\main_processor|DP|B_register|Q [11]),
	.datab(gnd),
	.datac(\main_processor|DP|A_register|Q [11]),
	.datad(\main_processor|CONTROL_UNIT|REG_Mux~combout ),
	.cin(gnd),
	.combout(\main_processor|DP|Data_memory_multiplexer|f[11]~11_combout ),
	.cout());
// synopsys translate_off
defparam \main_processor|DP|Data_memory_multiplexer|f[11]~11 .lut_mask = 16'hAAF0;
defparam \main_processor|DP|Data_memory_multiplexer|f[11]~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X45_Y28_N2
cycloneive_lcell_comb \main_processor|DP|Data_Memory_Module|data_out~9 (
// Equation(s):
// \main_processor|DP|Data_Memory_Module|data_out~9_combout  = (!\main_processor|CONTROL_UNIT|wen~q  & (\main_processor|DP|Data_Memory_Module|Memory_rtl_0|auto_generated|ram_block1a9  & \main_processor|CONTROL_UNIT|en~q ))

	.dataa(\main_processor|CONTROL_UNIT|wen~q ),
	.datab(gnd),
	.datac(\main_processor|DP|Data_Memory_Module|Memory_rtl_0|auto_generated|ram_block1a9 ),
	.datad(\main_processor|CONTROL_UNIT|en~q ),
	.cin(gnd),
	.combout(\main_processor|DP|Data_Memory_Module|data_out~9_combout ),
	.cout());
// synopsys translate_off
defparam \main_processor|DP|Data_Memory_Module|data_out~9 .lut_mask = 16'h5000;
defparam \main_processor|DP|Data_Memory_Module|data_out~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X45_Y28_N3
dffeas \main_processor|DP|Data_Memory_Module|data_out[9] (
	.clk(!\cpuClk~inputclkctrl_outclk ),
	.d(\main_processor|DP|Data_Memory_Module|data_out~9_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\main_processor|DP|Data_Memory_Module|data_out [9]),
	.prn(vcc));
// synopsys translate_off
defparam \main_processor|DP|Data_Memory_Module|data_out[9] .is_wysiwyg = "true";
defparam \main_processor|DP|Data_Memory_Module|data_out[9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X49_Y27_N28
cycloneive_lcell_comb \main_processor|DP|mux_data|Mux22~2 (
// Equation(s):
// \main_processor|DP|mux_data|Mux22~2_combout  = (!\main_processor|CONTROL_UNIT|DATA_Mux [1] & ((\main_processor|CONTROL_UNIT|DATA_Mux [0] & (\main_processor|DP|Data_Memory_Module|data_out [9])) # (!\main_processor|CONTROL_UNIT|DATA_Mux [0] & 
// ((\main_memory|altsyncram_component|auto_generated|q_a [9])))))

	.dataa(\main_processor|CONTROL_UNIT|DATA_Mux [1]),
	.datab(\main_processor|DP|Data_Memory_Module|data_out [9]),
	.datac(\main_memory|altsyncram_component|auto_generated|q_a [9]),
	.datad(\main_processor|CONTROL_UNIT|DATA_Mux [0]),
	.cin(gnd),
	.combout(\main_processor|DP|mux_data|Mux22~2_combout ),
	.cout());
// synopsys translate_off
defparam \main_processor|DP|mux_data|Mux22~2 .lut_mask = 16'h4450;
defparam \main_processor|DP|mux_data|Mux22~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y27_N24
cycloneive_lcell_comb \main_processor|DP|mux_data|Mux22~3 (
// Equation(s):
// \main_processor|DP|mux_data|Mux22~3_combout  = (\main_processor|DP|mux_data|Mux22~2_combout ) # ((!\main_processor|CONTROL_UNIT|DATA_Mux [0] & (\main_processor|DP|alu_component|mux1|Mux9~11_combout  & \main_processor|CONTROL_UNIT|DATA_Mux [1])))

	.dataa(\main_processor|CONTROL_UNIT|DATA_Mux [0]),
	.datab(\main_processor|DP|alu_component|mux1|Mux9~11_combout ),
	.datac(\main_processor|CONTROL_UNIT|DATA_Mux [1]),
	.datad(\main_processor|DP|mux_data|Mux22~2_combout ),
	.cin(gnd),
	.combout(\main_processor|DP|mux_data|Mux22~3_combout ),
	.cout());
// synopsys translate_off
defparam \main_processor|DP|mux_data|Mux22~3 .lut_mask = 16'hFF40;
defparam \main_processor|DP|mux_data|Mux22~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X49_Y27_N25
dffeas \main_processor|DP|ir_register|Q[9] (
	.clk(\cpuClk~inputclkctrl_outclk ),
	.d(\main_processor|DP|mux_data|Mux22~3_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\main_processor|CONTROL_UNIT|ld_IR~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\main_processor|DP|ir_register|Q [9]),
	.prn(vcc));
// synopsys translate_off
defparam \main_processor|DP|ir_register|Q[9] .is_wysiwyg = "true";
defparam \main_processor|DP|ir_register|Q[9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X49_Y27_N8
cycloneive_lcell_comb \main_processor|DP|A_multiplexer|f[9]~9 (
// Equation(s):
// \main_processor|DP|A_multiplexer|f[9]~9_combout  = (\main_processor|CONTROL_UNIT|A_Mux~combout  & (\main_processor|DP|ir_register|Q [9])) # (!\main_processor|CONTROL_UNIT|A_Mux~combout  & ((\main_processor|DP|mux_data|Mux22~3_combout )))

	.dataa(\main_processor|CONTROL_UNIT|A_Mux~combout ),
	.datab(gnd),
	.datac(\main_processor|DP|ir_register|Q [9]),
	.datad(\main_processor|DP|mux_data|Mux22~3_combout ),
	.cin(gnd),
	.combout(\main_processor|DP|A_multiplexer|f[9]~9_combout ),
	.cout());
// synopsys translate_off
defparam \main_processor|DP|A_multiplexer|f[9]~9 .lut_mask = 16'hF5A0;
defparam \main_processor|DP|A_multiplexer|f[9]~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X49_Y27_N9
dffeas \main_processor|DP|A_register|Q[9] (
	.clk(\cpuClk~inputclkctrl_outclk ),
	.d(\main_processor|DP|A_multiplexer|f[9]~9_combout ),
	.asdata(vcc),
	.clrn(!\main_processor|CONTROL_UNIT|clr_A~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\main_processor|CONTROL_UNIT|ld_A~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\main_processor|DP|A_register|Q [9]),
	.prn(vcc));
// synopsys translate_off
defparam \main_processor|DP|A_register|Q[9] .is_wysiwyg = "true";
defparam \main_processor|DP|A_register|Q[9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X48_Y25_N8
cycloneive_lcell_comb \main_processor|DP|alu_component|mux1|Mux8~13 (
// Equation(s):
// \main_processor|DP|alu_component|mux1|Mux8~13_combout  = (!\main_processor|CONTROL_UNIT|IM_MUX1~combout  & ((\main_processor|CONTROL_UNIT|ALU_op [0] & (\main_processor|DP|A_register|Q [9])) # (!\main_processor|CONTROL_UNIT|ALU_op [0] & 
// ((\main_processor|DP|A_register|Q [7])))))

	.dataa(\main_processor|DP|A_register|Q [9]),
	.datab(\main_processor|CONTROL_UNIT|IM_MUX1~combout ),
	.datac(\main_processor|DP|A_register|Q [7]),
	.datad(\main_processor|CONTROL_UNIT|ALU_op [0]),
	.cin(gnd),
	.combout(\main_processor|DP|alu_component|mux1|Mux8~13_combout ),
	.cout());
// synopsys translate_off
defparam \main_processor|DP|alu_component|mux1|Mux8~13 .lut_mask = 16'h2230;
defparam \main_processor|DP|alu_component|mux1|Mux8~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X48_Y25_N24
cycloneive_lcell_comb \main_processor|DP|alu_component|mux1|Mux8~11 (
// Equation(s):
// \main_processor|DP|alu_component|mux1|Mux8~11_combout  = (\main_processor|CONTROL_UNIT|ALU_op [2] & ((\main_processor|CONTROL_UNIT|ALU_op [1] & (!\main_processor|DP|alu_component|mux1|Mux8~10_combout )) # (!\main_processor|CONTROL_UNIT|ALU_op [1] & 
// ((\main_processor|DP|alu_component|mux1|Mux8~13_combout ))))) # (!\main_processor|CONTROL_UNIT|ALU_op [2] & (\main_processor|DP|alu_component|mux1|Mux8~10_combout ))

	.dataa(\main_processor|DP|alu_component|mux1|Mux8~10_combout ),
	.datab(\main_processor|DP|alu_component|mux1|Mux8~13_combout ),
	.datac(\main_processor|CONTROL_UNIT|ALU_op [1]),
	.datad(\main_processor|CONTROL_UNIT|ALU_op [2]),
	.cin(gnd),
	.combout(\main_processor|DP|alu_component|mux1|Mux8~11_combout ),
	.cout());
// synopsys translate_off
defparam \main_processor|DP|alu_component|mux1|Mux8~11 .lut_mask = 16'h5CAA;
defparam \main_processor|DP|alu_component|mux1|Mux8~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X45_Y28_N12
cycloneive_lcell_comb \main_processor|DP|Data_Memory_Module|data_out~8 (
// Equation(s):
// \main_processor|DP|Data_Memory_Module|data_out~8_combout  = (\main_processor|DP|Data_Memory_Module|Memory_rtl_0|auto_generated|ram_block1a8  & (!\main_processor|CONTROL_UNIT|wen~q  & \main_processor|CONTROL_UNIT|en~q ))

	.dataa(gnd),
	.datab(\main_processor|DP|Data_Memory_Module|Memory_rtl_0|auto_generated|ram_block1a8 ),
	.datac(\main_processor|CONTROL_UNIT|wen~q ),
	.datad(\main_processor|CONTROL_UNIT|en~q ),
	.cin(gnd),
	.combout(\main_processor|DP|Data_Memory_Module|data_out~8_combout ),
	.cout());
// synopsys translate_off
defparam \main_processor|DP|Data_Memory_Module|data_out~8 .lut_mask = 16'h0C00;
defparam \main_processor|DP|Data_Memory_Module|data_out~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X45_Y28_N13
dffeas \main_processor|DP|Data_Memory_Module|data_out[8] (
	.clk(!\cpuClk~inputclkctrl_outclk ),
	.d(\main_processor|DP|Data_Memory_Module|data_out~8_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\main_processor|DP|Data_Memory_Module|data_out [8]),
	.prn(vcc));
// synopsys translate_off
defparam \main_processor|DP|Data_Memory_Module|data_out[8] .is_wysiwyg = "true";
defparam \main_processor|DP|Data_Memory_Module|data_out[8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X50_Y28_N16
cycloneive_lcell_comb \main_processor|DP|mux_data|Mux23~2 (
// Equation(s):
// \main_processor|DP|mux_data|Mux23~2_combout  = (!\main_processor|CONTROL_UNIT|DATA_Mux [1] & ((\main_processor|CONTROL_UNIT|DATA_Mux [0] & (\main_processor|DP|Data_Memory_Module|data_out [8])) # (!\main_processor|CONTROL_UNIT|DATA_Mux [0] & 
// ((\main_memory|altsyncram_component|auto_generated|q_a [8])))))

	.dataa(\main_processor|DP|Data_Memory_Module|data_out [8]),
	.datab(\main_processor|CONTROL_UNIT|DATA_Mux [0]),
	.datac(\main_processor|CONTROL_UNIT|DATA_Mux [1]),
	.datad(\main_memory|altsyncram_component|auto_generated|q_a [8]),
	.cin(gnd),
	.combout(\main_processor|DP|mux_data|Mux23~2_combout ),
	.cout());
// synopsys translate_off
defparam \main_processor|DP|mux_data|Mux23~2 .lut_mask = 16'h0B08;
defparam \main_processor|DP|mux_data|Mux23~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y28_N18
cycloneive_lcell_comb \main_processor|DP|mux_data|Mux23~3 (
// Equation(s):
// \main_processor|DP|mux_data|Mux23~3_combout  = (\main_processor|DP|mux_data|Mux23~2_combout ) # ((\main_processor|DP|alu_component|mux1|Mux8~11_combout  & (\main_processor|CONTROL_UNIT|DATA_Mux [1] & !\main_processor|CONTROL_UNIT|DATA_Mux [0])))

	.dataa(\main_processor|DP|alu_component|mux1|Mux8~11_combout ),
	.datab(\main_processor|CONTROL_UNIT|DATA_Mux [1]),
	.datac(\main_processor|CONTROL_UNIT|DATA_Mux [0]),
	.datad(\main_processor|DP|mux_data|Mux23~2_combout ),
	.cin(gnd),
	.combout(\main_processor|DP|mux_data|Mux23~3_combout ),
	.cout());
// synopsys translate_off
defparam \main_processor|DP|mux_data|Mux23~3 .lut_mask = 16'hFF08;
defparam \main_processor|DP|mux_data|Mux23~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X49_Y28_N19
dffeas \main_processor|DP|ir_register|Q[8] (
	.clk(\cpuClk~inputclkctrl_outclk ),
	.d(\main_processor|DP|mux_data|Mux23~3_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\main_processor|CONTROL_UNIT|ld_IR~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\main_processor|DP|ir_register|Q [8]),
	.prn(vcc));
// synopsys translate_off
defparam \main_processor|DP|ir_register|Q[8] .is_wysiwyg = "true";
defparam \main_processor|DP|ir_register|Q[8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X49_Y28_N10
cycloneive_lcell_comb \main_processor|DP|A_multiplexer|f[8]~8 (
// Equation(s):
// \main_processor|DP|A_multiplexer|f[8]~8_combout  = (\main_processor|CONTROL_UNIT|A_Mux~combout  & (\main_processor|DP|ir_register|Q [8])) # (!\main_processor|CONTROL_UNIT|A_Mux~combout  & ((\main_processor|DP|mux_data|Mux23~3_combout )))

	.dataa(gnd),
	.datab(\main_processor|CONTROL_UNIT|A_Mux~combout ),
	.datac(\main_processor|DP|ir_register|Q [8]),
	.datad(\main_processor|DP|mux_data|Mux23~3_combout ),
	.cin(gnd),
	.combout(\main_processor|DP|A_multiplexer|f[8]~8_combout ),
	.cout());
// synopsys translate_off
defparam \main_processor|DP|A_multiplexer|f[8]~8 .lut_mask = 16'hF3C0;
defparam \main_processor|DP|A_multiplexer|f[8]~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X49_Y28_N11
dffeas \main_processor|DP|A_register|Q[8] (
	.clk(\cpuClk~inputclkctrl_outclk ),
	.d(\main_processor|DP|A_multiplexer|f[8]~8_combout ),
	.asdata(vcc),
	.clrn(!\main_processor|CONTROL_UNIT|clr_A~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\main_processor|CONTROL_UNIT|ld_A~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\main_processor|DP|A_register|Q [8]),
	.prn(vcc));
// synopsys translate_off
defparam \main_processor|DP|A_register|Q[8] .is_wysiwyg = "true";
defparam \main_processor|DP|A_register|Q[8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X48_Y25_N6
cycloneive_lcell_comb \main_processor|DP|alu_component|mux1|Mux7~13 (
// Equation(s):
// \main_processor|DP|alu_component|mux1|Mux7~13_combout  = (!\main_processor|CONTROL_UNIT|IM_MUX1~combout  & ((\main_processor|CONTROL_UNIT|ALU_op [0] & ((\main_processor|DP|A_register|Q [8]))) # (!\main_processor|CONTROL_UNIT|ALU_op [0] & 
// (\main_processor|DP|A_register|Q [6]))))

	.dataa(\main_processor|DP|A_register|Q [6]),
	.datab(\main_processor|CONTROL_UNIT|IM_MUX1~combout ),
	.datac(\main_processor|DP|A_register|Q [8]),
	.datad(\main_processor|CONTROL_UNIT|ALU_op [0]),
	.cin(gnd),
	.combout(\main_processor|DP|alu_component|mux1|Mux7~13_combout ),
	.cout());
// synopsys translate_off
defparam \main_processor|DP|alu_component|mux1|Mux7~13 .lut_mask = 16'h3022;
defparam \main_processor|DP|alu_component|mux1|Mux7~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X48_Y25_N16
cycloneive_lcell_comb \main_processor|DP|alu_component|mux1|Mux7~11 (
// Equation(s):
// \main_processor|DP|alu_component|mux1|Mux7~11_combout  = (\main_processor|CONTROL_UNIT|ALU_op [2] & ((\main_processor|CONTROL_UNIT|ALU_op [1] & (!\main_processor|DP|alu_component|mux1|Mux7~10_combout )) # (!\main_processor|CONTROL_UNIT|ALU_op [1] & 
// ((\main_processor|DP|alu_component|mux1|Mux7~13_combout ))))) # (!\main_processor|CONTROL_UNIT|ALU_op [2] & (((\main_processor|DP|alu_component|mux1|Mux7~10_combout ))))

	.dataa(\main_processor|CONTROL_UNIT|ALU_op [1]),
	.datab(\main_processor|CONTROL_UNIT|ALU_op [2]),
	.datac(\main_processor|DP|alu_component|mux1|Mux7~10_combout ),
	.datad(\main_processor|DP|alu_component|mux1|Mux7~13_combout ),
	.cin(gnd),
	.combout(\main_processor|DP|alu_component|mux1|Mux7~11_combout ),
	.cout());
// synopsys translate_off
defparam \main_processor|DP|alu_component|mux1|Mux7~11 .lut_mask = 16'h7C38;
defparam \main_processor|DP|alu_component|mux1|Mux7~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X45_Y28_N30
cycloneive_lcell_comb \main_processor|DP|Data_Memory_Module|data_out~7 (
// Equation(s):
// \main_processor|DP|Data_Memory_Module|data_out~7_combout  = (!\main_processor|CONTROL_UNIT|wen~q  & (\main_processor|DP|Data_Memory_Module|Memory_rtl_0|auto_generated|ram_block1a7  & \main_processor|CONTROL_UNIT|en~q ))

	.dataa(\main_processor|CONTROL_UNIT|wen~q ),
	.datab(gnd),
	.datac(\main_processor|DP|Data_Memory_Module|Memory_rtl_0|auto_generated|ram_block1a7 ),
	.datad(\main_processor|CONTROL_UNIT|en~q ),
	.cin(gnd),
	.combout(\main_processor|DP|Data_Memory_Module|data_out~7_combout ),
	.cout());
// synopsys translate_off
defparam \main_processor|DP|Data_Memory_Module|data_out~7 .lut_mask = 16'h5000;
defparam \main_processor|DP|Data_Memory_Module|data_out~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X45_Y28_N31
dffeas \main_processor|DP|Data_Memory_Module|data_out[7] (
	.clk(!\cpuClk~inputclkctrl_outclk ),
	.d(\main_processor|DP|Data_Memory_Module|data_out~7_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\main_processor|DP|Data_Memory_Module|data_out [7]),
	.prn(vcc));
// synopsys translate_off
defparam \main_processor|DP|Data_Memory_Module|data_out[7] .is_wysiwyg = "true";
defparam \main_processor|DP|Data_Memory_Module|data_out[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X53_Y28_N2
cycloneive_lcell_comb \main_processor|DP|mux_data|Mux24~2 (
// Equation(s):
// \main_processor|DP|mux_data|Mux24~2_combout  = (!\main_processor|CONTROL_UNIT|DATA_Mux [1] & ((\main_processor|CONTROL_UNIT|DATA_Mux [0] & ((\main_processor|DP|Data_Memory_Module|data_out [7]))) # (!\main_processor|CONTROL_UNIT|DATA_Mux [0] & 
// (\main_memory|altsyncram_component|auto_generated|q_a [7]))))

	.dataa(\main_memory|altsyncram_component|auto_generated|q_a [7]),
	.datab(\main_processor|DP|Data_Memory_Module|data_out [7]),
	.datac(\main_processor|CONTROL_UNIT|DATA_Mux [1]),
	.datad(\main_processor|CONTROL_UNIT|DATA_Mux [0]),
	.cin(gnd),
	.combout(\main_processor|DP|mux_data|Mux24~2_combout ),
	.cout());
// synopsys translate_off
defparam \main_processor|DP|mux_data|Mux24~2 .lut_mask = 16'h0C0A;
defparam \main_processor|DP|mux_data|Mux24~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y28_N0
cycloneive_lcell_comb \main_processor|DP|mux_data|Mux24~3 (
// Equation(s):
// \main_processor|DP|mux_data|Mux24~3_combout  = (\main_processor|DP|mux_data|Mux24~2_combout ) # ((\main_processor|DP|alu_component|mux1|Mux7~11_combout  & (!\main_processor|CONTROL_UNIT|DATA_Mux [0] & \main_processor|CONTROL_UNIT|DATA_Mux [1])))

	.dataa(\main_processor|DP|alu_component|mux1|Mux7~11_combout ),
	.datab(\main_processor|CONTROL_UNIT|DATA_Mux [0]),
	.datac(\main_processor|CONTROL_UNIT|DATA_Mux [1]),
	.datad(\main_processor|DP|mux_data|Mux24~2_combout ),
	.cin(gnd),
	.combout(\main_processor|DP|mux_data|Mux24~3_combout ),
	.cout());
// synopsys translate_off
defparam \main_processor|DP|mux_data|Mux24~3 .lut_mask = 16'hFF20;
defparam \main_processor|DP|mux_data|Mux24~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X53_Y28_N13
dffeas \main_processor|DP|ir_register|Q[7] (
	.clk(\cpuClk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\main_processor|DP|mux_data|Mux24~3_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\main_processor|CONTROL_UNIT|ld_IR~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\main_processor|DP|ir_register|Q [7]),
	.prn(vcc));
// synopsys translate_off
defparam \main_processor|DP|ir_register|Q[7] .is_wysiwyg = "true";
defparam \main_processor|DP|ir_register|Q[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X53_Y28_N4
cycloneive_lcell_comb \main_processor|DP|A_multiplexer|f[7]~7 (
// Equation(s):
// \main_processor|DP|A_multiplexer|f[7]~7_combout  = (\main_processor|CONTROL_UNIT|A_Mux~combout  & (\main_processor|DP|ir_register|Q [7])) # (!\main_processor|CONTROL_UNIT|A_Mux~combout  & ((\main_processor|DP|mux_data|Mux24~3_combout )))

	.dataa(\main_processor|DP|ir_register|Q [7]),
	.datab(gnd),
	.datac(\main_processor|CONTROL_UNIT|A_Mux~combout ),
	.datad(\main_processor|DP|mux_data|Mux24~3_combout ),
	.cin(gnd),
	.combout(\main_processor|DP|A_multiplexer|f[7]~7_combout ),
	.cout());
// synopsys translate_off
defparam \main_processor|DP|A_multiplexer|f[7]~7 .lut_mask = 16'hAFA0;
defparam \main_processor|DP|A_multiplexer|f[7]~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X53_Y28_N5
dffeas \main_processor|DP|A_register|Q[7] (
	.clk(\cpuClk~inputclkctrl_outclk ),
	.d(\main_processor|DP|A_multiplexer|f[7]~7_combout ),
	.asdata(vcc),
	.clrn(!\main_processor|CONTROL_UNIT|clr_A~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\main_processor|CONTROL_UNIT|ld_A~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\main_processor|DP|A_register|Q [7]),
	.prn(vcc));
// synopsys translate_off
defparam \main_processor|DP|A_register|Q[7] .is_wysiwyg = "true";
defparam \main_processor|DP|A_register|Q[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X48_Y25_N12
cycloneive_lcell_comb \main_processor|DP|alu_component|mux1|Mux6~13 (
// Equation(s):
// \main_processor|DP|alu_component|mux1|Mux6~13_combout  = (!\main_processor|CONTROL_UNIT|IM_MUX1~combout  & ((\main_processor|CONTROL_UNIT|ALU_op [0] & ((\main_processor|DP|A_register|Q [7]))) # (!\main_processor|CONTROL_UNIT|ALU_op [0] & 
// (\main_processor|DP|A_register|Q [5]))))

	.dataa(\main_processor|DP|A_register|Q [5]),
	.datab(\main_processor|CONTROL_UNIT|ALU_op [0]),
	.datac(\main_processor|DP|A_register|Q [7]),
	.datad(\main_processor|CONTROL_UNIT|IM_MUX1~combout ),
	.cin(gnd),
	.combout(\main_processor|DP|alu_component|mux1|Mux6~13_combout ),
	.cout());
// synopsys translate_off
defparam \main_processor|DP|alu_component|mux1|Mux6~13 .lut_mask = 16'h00E2;
defparam \main_processor|DP|alu_component|mux1|Mux6~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y25_N18
cycloneive_lcell_comb \main_processor|DP|alu_component|mux1|Mux6~12 (
// Equation(s):
// \main_processor|DP|alu_component|mux1|Mux6~12_combout  = (\main_processor|DP|alu_component|adder1|s2|p2|cout~0_combout  & (\main_processor|CONTROL_UNIT|ALU_op [1] $ (((!\main_processor|CONTROL_UNIT|IM_MUX1~combout  & \main_processor|DP|A_register|Q 
// [6]))))) # (!\main_processor|DP|alu_component|adder1|s2|p2|cout~0_combout  & (!\main_processor|CONTROL_UNIT|IM_MUX1~combout  & ((\main_processor|DP|A_register|Q [6]))))

	.dataa(\main_processor|DP|alu_component|adder1|s2|p2|cout~0_combout ),
	.datab(\main_processor|CONTROL_UNIT|IM_MUX1~combout ),
	.datac(\main_processor|CONTROL_UNIT|ALU_op [1]),
	.datad(\main_processor|DP|A_register|Q [6]),
	.cin(gnd),
	.combout(\main_processor|DP|alu_component|mux1|Mux6~12_combout ),
	.cout());
// synopsys translate_off
defparam \main_processor|DP|alu_component|mux1|Mux6~12 .lut_mask = 16'h93A0;
defparam \main_processor|DP|alu_component|mux1|Mux6~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y25_N2
cycloneive_lcell_comb \main_processor|DP|alu_component|mux1|Mux6~10 (
// Equation(s):
// \main_processor|DP|alu_component|mux1|Mux6~10_combout  = (\main_processor|DP|im_mux2_component|Mux25~0_combout  & ((\main_processor|CONTROL_UNIT|ALU_op [1] & ((!\main_processor|DP|alu_component|mux1|Mux6~12_combout ))) # 
// (!\main_processor|CONTROL_UNIT|ALU_op [1] & ((\main_processor|CONTROL_UNIT|ALU_op [0]) # (\main_processor|DP|alu_component|mux1|Mux6~12_combout ))))) # (!\main_processor|DP|im_mux2_component|Mux25~0_combout  & 
// (\main_processor|DP|alu_component|mux1|Mux6~12_combout  & ((\main_processor|CONTROL_UNIT|ALU_op [0]) # (\main_processor|CONTROL_UNIT|ALU_op [1]))))

	.dataa(\main_processor|CONTROL_UNIT|ALU_op [0]),
	.datab(\main_processor|DP|im_mux2_component|Mux25~0_combout ),
	.datac(\main_processor|CONTROL_UNIT|ALU_op [1]),
	.datad(\main_processor|DP|alu_component|mux1|Mux6~12_combout ),
	.cin(gnd),
	.combout(\main_processor|DP|alu_component|mux1|Mux6~10_combout ),
	.cout());
// synopsys translate_off
defparam \main_processor|DP|alu_component|mux1|Mux6~10 .lut_mask = 16'h3EC8;
defparam \main_processor|DP|alu_component|mux1|Mux6~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X48_Y25_N0
cycloneive_lcell_comb \main_processor|DP|alu_component|mux1|Mux6~11 (
// Equation(s):
// \main_processor|DP|alu_component|mux1|Mux6~11_combout  = (\main_processor|CONTROL_UNIT|ALU_op [2] & ((\main_processor|CONTROL_UNIT|ALU_op [1] & ((!\main_processor|DP|alu_component|mux1|Mux6~10_combout ))) # (!\main_processor|CONTROL_UNIT|ALU_op [1] & 
// (\main_processor|DP|alu_component|mux1|Mux6~13_combout )))) # (!\main_processor|CONTROL_UNIT|ALU_op [2] & (((\main_processor|DP|alu_component|mux1|Mux6~10_combout ))))

	.dataa(\main_processor|DP|alu_component|mux1|Mux6~13_combout ),
	.datab(\main_processor|CONTROL_UNIT|ALU_op [2]),
	.datac(\main_processor|CONTROL_UNIT|ALU_op [1]),
	.datad(\main_processor|DP|alu_component|mux1|Mux6~10_combout ),
	.cin(gnd),
	.combout(\main_processor|DP|alu_component|mux1|Mux6~11_combout ),
	.cout());
// synopsys translate_off
defparam \main_processor|DP|alu_component|mux1|Mux6~11 .lut_mask = 16'h3BC8;
defparam \main_processor|DP|alu_component|mux1|Mux6~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X47_Y28_N28
cycloneive_lcell_comb \main_processor|DP|Data_Memory_Module|data_out~6 (
// Equation(s):
// \main_processor|DP|Data_Memory_Module|data_out~6_combout  = (!\main_processor|CONTROL_UNIT|wen~q  & (\main_processor|CONTROL_UNIT|en~q  & \main_processor|DP|Data_Memory_Module|Memory_rtl_0|auto_generated|ram_block1a6 ))

	.dataa(\main_processor|CONTROL_UNIT|wen~q ),
	.datab(gnd),
	.datac(\main_processor|CONTROL_UNIT|en~q ),
	.datad(\main_processor|DP|Data_Memory_Module|Memory_rtl_0|auto_generated|ram_block1a6 ),
	.cin(gnd),
	.combout(\main_processor|DP|Data_Memory_Module|data_out~6_combout ),
	.cout());
// synopsys translate_off
defparam \main_processor|DP|Data_Memory_Module|data_out~6 .lut_mask = 16'h5000;
defparam \main_processor|DP|Data_Memory_Module|data_out~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X47_Y28_N29
dffeas \main_processor|DP|Data_Memory_Module|data_out[6] (
	.clk(!\cpuClk~inputclkctrl_outclk ),
	.d(\main_processor|DP|Data_Memory_Module|data_out~6_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\main_processor|DP|Data_Memory_Module|data_out [6]),
	.prn(vcc));
// synopsys translate_off
defparam \main_processor|DP|Data_Memory_Module|data_out[6] .is_wysiwyg = "true";
defparam \main_processor|DP|Data_Memory_Module|data_out[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X47_Y28_N10
cycloneive_lcell_comb \main_processor|DP|mux_data|Mux25~2 (
// Equation(s):
// \main_processor|DP|mux_data|Mux25~2_combout  = (!\main_processor|CONTROL_UNIT|DATA_Mux [1] & ((\main_processor|CONTROL_UNIT|DATA_Mux [0] & (\main_processor|DP|Data_Memory_Module|data_out [6])) # (!\main_processor|CONTROL_UNIT|DATA_Mux [0] & 
// ((\main_memory|altsyncram_component|auto_generated|q_a [6])))))

	.dataa(\main_processor|CONTROL_UNIT|DATA_Mux [0]),
	.datab(\main_processor|DP|Data_Memory_Module|data_out [6]),
	.datac(\main_processor|CONTROL_UNIT|DATA_Mux [1]),
	.datad(\main_memory|altsyncram_component|auto_generated|q_a [6]),
	.cin(gnd),
	.combout(\main_processor|DP|mux_data|Mux25~2_combout ),
	.cout());
// synopsys translate_off
defparam \main_processor|DP|mux_data|Mux25~2 .lut_mask = 16'h0D08;
defparam \main_processor|DP|mux_data|Mux25~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X47_Y28_N20
cycloneive_lcell_comb \main_processor|DP|mux_data|Mux25~3 (
// Equation(s):
// \main_processor|DP|mux_data|Mux25~3_combout  = (\main_processor|DP|mux_data|Mux25~2_combout ) # ((\main_processor|DP|alu_component|mux1|Mux6~11_combout  & (\main_processor|CONTROL_UNIT|DATA_Mux [1] & !\main_processor|CONTROL_UNIT|DATA_Mux [0])))

	.dataa(\main_processor|DP|alu_component|mux1|Mux6~11_combout ),
	.datab(\main_processor|CONTROL_UNIT|DATA_Mux [1]),
	.datac(\main_processor|CONTROL_UNIT|DATA_Mux [0]),
	.datad(\main_processor|DP|mux_data|Mux25~2_combout ),
	.cin(gnd),
	.combout(\main_processor|DP|mux_data|Mux25~3_combout ),
	.cout());
// synopsys translate_off
defparam \main_processor|DP|mux_data|Mux25~3 .lut_mask = 16'hFF08;
defparam \main_processor|DP|mux_data|Mux25~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X47_Y28_N21
dffeas \main_processor|DP|ir_register|Q[6] (
	.clk(\cpuClk~inputclkctrl_outclk ),
	.d(\main_processor|DP|mux_data|Mux25~3_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\main_processor|CONTROL_UNIT|ld_IR~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\main_processor|DP|ir_register|Q [6]),
	.prn(vcc));
// synopsys translate_off
defparam \main_processor|DP|ir_register|Q[6] .is_wysiwyg = "true";
defparam \main_processor|DP|ir_register|Q[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X49_Y25_N20
cycloneive_lcell_comb \main_processor|DP|A_multiplexer|f[6]~6 (
// Equation(s):
// \main_processor|DP|A_multiplexer|f[6]~6_combout  = (\main_processor|CONTROL_UNIT|A_Mux~combout  & (\main_processor|DP|ir_register|Q [6])) # (!\main_processor|CONTROL_UNIT|A_Mux~combout  & ((\main_processor|DP|mux_data|Mux25~3_combout )))

	.dataa(gnd),
	.datab(\main_processor|CONTROL_UNIT|A_Mux~combout ),
	.datac(\main_processor|DP|ir_register|Q [6]),
	.datad(\main_processor|DP|mux_data|Mux25~3_combout ),
	.cin(gnd),
	.combout(\main_processor|DP|A_multiplexer|f[6]~6_combout ),
	.cout());
// synopsys translate_off
defparam \main_processor|DP|A_multiplexer|f[6]~6 .lut_mask = 16'hF3C0;
defparam \main_processor|DP|A_multiplexer|f[6]~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X49_Y25_N21
dffeas \main_processor|DP|A_register|Q[6] (
	.clk(\cpuClk~inputclkctrl_outclk ),
	.d(\main_processor|DP|A_multiplexer|f[6]~6_combout ),
	.asdata(vcc),
	.clrn(!\main_processor|CONTROL_UNIT|clr_A~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\main_processor|CONTROL_UNIT|ld_A~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\main_processor|DP|A_register|Q [6]),
	.prn(vcc));
// synopsys translate_off
defparam \main_processor|DP|A_register|Q[6] .is_wysiwyg = "true";
defparam \main_processor|DP|A_register|Q[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X46_Y28_N8
cycloneive_lcell_comb \main_processor|DP|alu_component|mux1|Mux5~13 (
// Equation(s):
// \main_processor|DP|alu_component|mux1|Mux5~13_combout  = (!\main_processor|CONTROL_UNIT|IM_MUX1~combout  & ((\main_processor|CONTROL_UNIT|ALU_op [0] & (\main_processor|DP|A_register|Q [6])) # (!\main_processor|CONTROL_UNIT|ALU_op [0] & 
// ((\main_processor|DP|A_register|Q [4])))))

	.dataa(\main_processor|DP|A_register|Q [6]),
	.datab(\main_processor|CONTROL_UNIT|IM_MUX1~combout ),
	.datac(\main_processor|CONTROL_UNIT|ALU_op [0]),
	.datad(\main_processor|DP|A_register|Q [4]),
	.cin(gnd),
	.combout(\main_processor|DP|alu_component|mux1|Mux5~13_combout ),
	.cout());
// synopsys translate_off
defparam \main_processor|DP|alu_component|mux1|Mux5~13 .lut_mask = 16'h2320;
defparam \main_processor|DP|alu_component|mux1|Mux5~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X46_Y28_N26
cycloneive_lcell_comb \main_processor|DP|alu_component|mux1|Mux5~12 (
// Equation(s):
// \main_processor|DP|alu_component|mux1|Mux5~12_combout  = (\main_processor|DP|alu_component|adder1|s2|p1|cout~0_combout  & (\main_processor|CONTROL_UNIT|ALU_op [1] $ (((\main_processor|DP|A_register|Q [5] & !\main_processor|CONTROL_UNIT|IM_MUX1~combout 
// ))))) # (!\main_processor|DP|alu_component|adder1|s2|p1|cout~0_combout  & (\main_processor|DP|A_register|Q [5] & ((!\main_processor|CONTROL_UNIT|IM_MUX1~combout ))))

	.dataa(\main_processor|DP|alu_component|adder1|s2|p1|cout~0_combout ),
	.datab(\main_processor|DP|A_register|Q [5]),
	.datac(\main_processor|CONTROL_UNIT|ALU_op [1]),
	.datad(\main_processor|CONTROL_UNIT|IM_MUX1~combout ),
	.cin(gnd),
	.combout(\main_processor|DP|alu_component|mux1|Mux5~12_combout ),
	.cout());
// synopsys translate_off
defparam \main_processor|DP|alu_component|mux1|Mux5~12 .lut_mask = 16'hA06C;
defparam \main_processor|DP|alu_component|mux1|Mux5~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X46_Y28_N10
cycloneive_lcell_comb \main_processor|DP|alu_component|mux1|Mux5~10 (
// Equation(s):
// \main_processor|DP|alu_component|mux1|Mux5~10_combout  = (\main_processor|DP|alu_component|mux1|Mux5~12_combout  & ((\main_processor|CONTROL_UNIT|ALU_op [1] & ((!\main_processor|DP|im_mux2_component|Mux26~0_combout ))) # 
// (!\main_processor|CONTROL_UNIT|ALU_op [1] & ((\main_processor|CONTROL_UNIT|ALU_op [0]) # (\main_processor|DP|im_mux2_component|Mux26~0_combout ))))) # (!\main_processor|DP|alu_component|mux1|Mux5~12_combout  & 
// (\main_processor|DP|im_mux2_component|Mux26~0_combout  & ((\main_processor|CONTROL_UNIT|ALU_op [0]) # (\main_processor|CONTROL_UNIT|ALU_op [1]))))

	.dataa(\main_processor|DP|alu_component|mux1|Mux5~12_combout ),
	.datab(\main_processor|CONTROL_UNIT|ALU_op [0]),
	.datac(\main_processor|CONTROL_UNIT|ALU_op [1]),
	.datad(\main_processor|DP|im_mux2_component|Mux26~0_combout ),
	.cin(gnd),
	.combout(\main_processor|DP|alu_component|mux1|Mux5~10_combout ),
	.cout());
// synopsys translate_off
defparam \main_processor|DP|alu_component|mux1|Mux5~10 .lut_mask = 16'h5EA8;
defparam \main_processor|DP|alu_component|mux1|Mux5~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X46_Y28_N28
cycloneive_lcell_comb \main_processor|DP|alu_component|mux1|Mux5~11 (
// Equation(s):
// \main_processor|DP|alu_component|mux1|Mux5~11_combout  = (\main_processor|CONTROL_UNIT|ALU_op [2] & ((\main_processor|CONTROL_UNIT|ALU_op [1] & ((!\main_processor|DP|alu_component|mux1|Mux5~10_combout ))) # (!\main_processor|CONTROL_UNIT|ALU_op [1] & 
// (\main_processor|DP|alu_component|mux1|Mux5~13_combout )))) # (!\main_processor|CONTROL_UNIT|ALU_op [2] & (((\main_processor|DP|alu_component|mux1|Mux5~10_combout ))))

	.dataa(\main_processor|DP|alu_component|mux1|Mux5~13_combout ),
	.datab(\main_processor|CONTROL_UNIT|ALU_op [2]),
	.datac(\main_processor|CONTROL_UNIT|ALU_op [1]),
	.datad(\main_processor|DP|alu_component|mux1|Mux5~10_combout ),
	.cin(gnd),
	.combout(\main_processor|DP|alu_component|mux1|Mux5~11_combout ),
	.cout());
// synopsys translate_off
defparam \main_processor|DP|alu_component|mux1|Mux5~11 .lut_mask = 16'h3BC8;
defparam \main_processor|DP|alu_component|mux1|Mux5~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X47_Y28_N8
cycloneive_lcell_comb \main_processor|DP|Data_Memory_Module|data_out~5 (
// Equation(s):
// \main_processor|DP|Data_Memory_Module|data_out~5_combout  = (\main_processor|CONTROL_UNIT|en~q  & (\main_processor|DP|Data_Memory_Module|Memory_rtl_0|auto_generated|ram_block1a5  & !\main_processor|CONTROL_UNIT|wen~q ))

	.dataa(\main_processor|CONTROL_UNIT|en~q ),
	.datab(gnd),
	.datac(\main_processor|DP|Data_Memory_Module|Memory_rtl_0|auto_generated|ram_block1a5 ),
	.datad(\main_processor|CONTROL_UNIT|wen~q ),
	.cin(gnd),
	.combout(\main_processor|DP|Data_Memory_Module|data_out~5_combout ),
	.cout());
// synopsys translate_off
defparam \main_processor|DP|Data_Memory_Module|data_out~5 .lut_mask = 16'h00A0;
defparam \main_processor|DP|Data_Memory_Module|data_out~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X47_Y28_N9
dffeas \main_processor|DP|Data_Memory_Module|data_out[5] (
	.clk(!\cpuClk~inputclkctrl_outclk ),
	.d(\main_processor|DP|Data_Memory_Module|data_out~5_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\main_processor|DP|Data_Memory_Module|data_out [5]),
	.prn(vcc));
// synopsys translate_off
defparam \main_processor|DP|Data_Memory_Module|data_out[5] .is_wysiwyg = "true";
defparam \main_processor|DP|Data_Memory_Module|data_out[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X47_Y28_N6
cycloneive_lcell_comb \main_processor|DP|mux_data|Mux26~2 (
// Equation(s):
// \main_processor|DP|mux_data|Mux26~2_combout  = (!\main_processor|CONTROL_UNIT|DATA_Mux [1] & ((\main_processor|CONTROL_UNIT|DATA_Mux [0] & (\main_processor|DP|Data_Memory_Module|data_out [5])) # (!\main_processor|CONTROL_UNIT|DATA_Mux [0] & 
// ((\main_memory|altsyncram_component|auto_generated|q_a [5])))))

	.dataa(\main_processor|DP|Data_Memory_Module|data_out [5]),
	.datab(\main_memory|altsyncram_component|auto_generated|q_a [5]),
	.datac(\main_processor|CONTROL_UNIT|DATA_Mux [0]),
	.datad(\main_processor|CONTROL_UNIT|DATA_Mux [1]),
	.cin(gnd),
	.combout(\main_processor|DP|mux_data|Mux26~2_combout ),
	.cout());
// synopsys translate_off
defparam \main_processor|DP|mux_data|Mux26~2 .lut_mask = 16'h00AC;
defparam \main_processor|DP|mux_data|Mux26~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X47_Y28_N30
cycloneive_lcell_comb \main_processor|DP|mux_data|Mux26~3 (
// Equation(s):
// \main_processor|DP|mux_data|Mux26~3_combout  = (\main_processor|DP|mux_data|Mux26~2_combout ) # ((!\main_processor|CONTROL_UNIT|DATA_Mux [0] & (\main_processor|DP|alu_component|mux1|Mux5~11_combout  & \main_processor|CONTROL_UNIT|DATA_Mux [1])))

	.dataa(\main_processor|CONTROL_UNIT|DATA_Mux [0]),
	.datab(\main_processor|DP|alu_component|mux1|Mux5~11_combout ),
	.datac(\main_processor|CONTROL_UNIT|DATA_Mux [1]),
	.datad(\main_processor|DP|mux_data|Mux26~2_combout ),
	.cin(gnd),
	.combout(\main_processor|DP|mux_data|Mux26~3_combout ),
	.cout());
// synopsys translate_off
defparam \main_processor|DP|mux_data|Mux26~3 .lut_mask = 16'hFF40;
defparam \main_processor|DP|mux_data|Mux26~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X47_Y28_N31
dffeas \main_processor|DP|ir_register|Q[5] (
	.clk(\cpuClk~inputclkctrl_outclk ),
	.d(\main_processor|DP|mux_data|Mux26~3_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\main_processor|CONTROL_UNIT|ld_IR~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\main_processor|DP|ir_register|Q [5]),
	.prn(vcc));
// synopsys translate_off
defparam \main_processor|DP|ir_register|Q[5] .is_wysiwyg = "true";
defparam \main_processor|DP|ir_register|Q[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X46_Y28_N14
cycloneive_lcell_comb \main_processor|DP|A_multiplexer|f[5]~5 (
// Equation(s):
// \main_processor|DP|A_multiplexer|f[5]~5_combout  = (\main_processor|CONTROL_UNIT|A_Mux~combout  & (\main_processor|DP|ir_register|Q [5])) # (!\main_processor|CONTROL_UNIT|A_Mux~combout  & ((\main_processor|DP|mux_data|Mux26~3_combout )))

	.dataa(\main_processor|CONTROL_UNIT|A_Mux~combout ),
	.datab(\main_processor|DP|ir_register|Q [5]),
	.datac(gnd),
	.datad(\main_processor|DP|mux_data|Mux26~3_combout ),
	.cin(gnd),
	.combout(\main_processor|DP|A_multiplexer|f[5]~5_combout ),
	.cout());
// synopsys translate_off
defparam \main_processor|DP|A_multiplexer|f[5]~5 .lut_mask = 16'hDD88;
defparam \main_processor|DP|A_multiplexer|f[5]~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X46_Y28_N15
dffeas \main_processor|DP|A_register|Q[5] (
	.clk(\cpuClk~inputclkctrl_outclk ),
	.d(\main_processor|DP|A_multiplexer|f[5]~5_combout ),
	.asdata(vcc),
	.clrn(!\main_processor|CONTROL_UNIT|clr_A~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\main_processor|CONTROL_UNIT|ld_A~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\main_processor|DP|A_register|Q [5]),
	.prn(vcc));
// synopsys translate_off
defparam \main_processor|DP|A_register|Q[5] .is_wysiwyg = "true";
defparam \main_processor|DP|A_register|Q[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X46_Y28_N2
cycloneive_lcell_comb \main_processor|DP|alu_component|mux1|Mux4~13 (
// Equation(s):
// \main_processor|DP|alu_component|mux1|Mux4~13_combout  = (!\main_processor|CONTROL_UNIT|IM_MUX1~combout  & ((\main_processor|CONTROL_UNIT|ALU_op [0] & ((\main_processor|DP|A_register|Q [5]))) # (!\main_processor|CONTROL_UNIT|ALU_op [0] & 
// (\main_processor|DP|A_register|Q [3]))))

	.dataa(\main_processor|CONTROL_UNIT|ALU_op [0]),
	.datab(\main_processor|DP|A_register|Q [3]),
	.datac(\main_processor|DP|A_register|Q [5]),
	.datad(\main_processor|CONTROL_UNIT|IM_MUX1~combout ),
	.cin(gnd),
	.combout(\main_processor|DP|alu_component|mux1|Mux4~13_combout ),
	.cout());
// synopsys translate_off
defparam \main_processor|DP|alu_component|mux1|Mux4~13 .lut_mask = 16'h00E4;
defparam \main_processor|DP|alu_component|mux1|Mux4~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X46_Y28_N16
cycloneive_lcell_comb \main_processor|DP|alu_component|mux1|Mux4~11 (
// Equation(s):
// \main_processor|DP|alu_component|mux1|Mux4~11_combout  = (\main_processor|CONTROL_UNIT|ALU_op [2] & ((\main_processor|CONTROL_UNIT|ALU_op [1] & (!\main_processor|DP|alu_component|mux1|Mux4~10_combout )) # (!\main_processor|CONTROL_UNIT|ALU_op [1] & 
// ((\main_processor|DP|alu_component|mux1|Mux4~13_combout ))))) # (!\main_processor|CONTROL_UNIT|ALU_op [2] & (\main_processor|DP|alu_component|mux1|Mux4~10_combout ))

	.dataa(\main_processor|DP|alu_component|mux1|Mux4~10_combout ),
	.datab(\main_processor|CONTROL_UNIT|ALU_op [2]),
	.datac(\main_processor|CONTROL_UNIT|ALU_op [1]),
	.datad(\main_processor|DP|alu_component|mux1|Mux4~13_combout ),
	.cin(gnd),
	.combout(\main_processor|DP|alu_component|mux1|Mux4~11_combout ),
	.cout());
// synopsys translate_off
defparam \main_processor|DP|alu_component|mux1|Mux4~11 .lut_mask = 16'h6E62;
defparam \main_processor|DP|alu_component|mux1|Mux4~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X45_Y28_N20
cycloneive_lcell_comb \main_processor|DP|Data_Memory_Module|data_out~4 (
// Equation(s):
// \main_processor|DP|Data_Memory_Module|data_out~4_combout  = (\main_processor|DP|Data_Memory_Module|Memory_rtl_0|auto_generated|ram_block1a4  & (!\main_processor|CONTROL_UNIT|wen~q  & \main_processor|CONTROL_UNIT|en~q ))

	.dataa(gnd),
	.datab(\main_processor|DP|Data_Memory_Module|Memory_rtl_0|auto_generated|ram_block1a4 ),
	.datac(\main_processor|CONTROL_UNIT|wen~q ),
	.datad(\main_processor|CONTROL_UNIT|en~q ),
	.cin(gnd),
	.combout(\main_processor|DP|Data_Memory_Module|data_out~4_combout ),
	.cout());
// synopsys translate_off
defparam \main_processor|DP|Data_Memory_Module|data_out~4 .lut_mask = 16'h0C00;
defparam \main_processor|DP|Data_Memory_Module|data_out~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X45_Y28_N21
dffeas \main_processor|DP|Data_Memory_Module|data_out[4] (
	.clk(!\cpuClk~inputclkctrl_outclk ),
	.d(\main_processor|DP|Data_Memory_Module|data_out~4_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\main_processor|DP|Data_Memory_Module|data_out [4]),
	.prn(vcc));
// synopsys translate_off
defparam \main_processor|DP|Data_Memory_Module|data_out[4] .is_wysiwyg = "true";
defparam \main_processor|DP|Data_Memory_Module|data_out[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X49_Y28_N12
cycloneive_lcell_comb \main_processor|DP|mux_data|Mux27~2 (
// Equation(s):
// \main_processor|DP|mux_data|Mux27~2_combout  = (!\main_processor|CONTROL_UNIT|DATA_Mux [1] & ((\main_processor|CONTROL_UNIT|DATA_Mux [0] & (\main_processor|DP|Data_Memory_Module|data_out [4])) # (!\main_processor|CONTROL_UNIT|DATA_Mux [0] & 
// ((\main_memory|altsyncram_component|auto_generated|q_a [4])))))

	.dataa(\main_processor|DP|Data_Memory_Module|data_out [4]),
	.datab(\main_processor|CONTROL_UNIT|DATA_Mux [1]),
	.datac(\main_processor|CONTROL_UNIT|DATA_Mux [0]),
	.datad(\main_memory|altsyncram_component|auto_generated|q_a [4]),
	.cin(gnd),
	.combout(\main_processor|DP|mux_data|Mux27~2_combout ),
	.cout());
// synopsys translate_off
defparam \main_processor|DP|mux_data|Mux27~2 .lut_mask = 16'h2320;
defparam \main_processor|DP|mux_data|Mux27~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y28_N28
cycloneive_lcell_comb \main_processor|DP|mux_data|Mux27~3 (
// Equation(s):
// \main_processor|DP|mux_data|Mux27~3_combout  = (\main_processor|DP|mux_data|Mux27~2_combout ) # ((\main_processor|DP|alu_component|mux1|Mux4~11_combout  & (\main_processor|CONTROL_UNIT|DATA_Mux [1] & !\main_processor|CONTROL_UNIT|DATA_Mux [0])))

	.dataa(\main_processor|DP|alu_component|mux1|Mux4~11_combout ),
	.datab(\main_processor|CONTROL_UNIT|DATA_Mux [1]),
	.datac(\main_processor|CONTROL_UNIT|DATA_Mux [0]),
	.datad(\main_processor|DP|mux_data|Mux27~2_combout ),
	.cin(gnd),
	.combout(\main_processor|DP|mux_data|Mux27~3_combout ),
	.cout());
// synopsys translate_off
defparam \main_processor|DP|mux_data|Mux27~3 .lut_mask = 16'hFF08;
defparam \main_processor|DP|mux_data|Mux27~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X49_Y28_N29
dffeas \main_processor|DP|ir_register|Q[4] (
	.clk(\cpuClk~inputclkctrl_outclk ),
	.d(\main_processor|DP|mux_data|Mux27~3_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\main_processor|CONTROL_UNIT|ld_IR~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\main_processor|DP|ir_register|Q [4]),
	.prn(vcc));
// synopsys translate_off
defparam \main_processor|DP|ir_register|Q[4] .is_wysiwyg = "true";
defparam \main_processor|DP|ir_register|Q[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X50_Y26_N20
cycloneive_lcell_comb \main_processor|DP|A_multiplexer|f[4]~4 (
// Equation(s):
// \main_processor|DP|A_multiplexer|f[4]~4_combout  = (\main_processor|CONTROL_UNIT|A_Mux~combout  & (\main_processor|DP|ir_register|Q [4])) # (!\main_processor|CONTROL_UNIT|A_Mux~combout  & ((\main_processor|DP|mux_data|Mux27~3_combout )))

	.dataa(gnd),
	.datab(\main_processor|DP|ir_register|Q [4]),
	.datac(\main_processor|DP|mux_data|Mux27~3_combout ),
	.datad(\main_processor|CONTROL_UNIT|A_Mux~combout ),
	.cin(gnd),
	.combout(\main_processor|DP|A_multiplexer|f[4]~4_combout ),
	.cout());
// synopsys translate_off
defparam \main_processor|DP|A_multiplexer|f[4]~4 .lut_mask = 16'hCCF0;
defparam \main_processor|DP|A_multiplexer|f[4]~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X50_Y26_N21
dffeas \main_processor|DP|A_register|Q[4] (
	.clk(\cpuClk~inputclkctrl_outclk ),
	.d(\main_processor|DP|A_multiplexer|f[4]~4_combout ),
	.asdata(vcc),
	.clrn(!\main_processor|CONTROL_UNIT|clr_A~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\main_processor|CONTROL_UNIT|ld_A~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\main_processor|DP|A_register|Q [4]),
	.prn(vcc));
// synopsys translate_off
defparam \main_processor|DP|A_register|Q[4] .is_wysiwyg = "true";
defparam \main_processor|DP|A_register|Q[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X46_Y28_N12
cycloneive_lcell_comb \main_processor|DP|alu_component|mux1|Mux3~13 (
// Equation(s):
// \main_processor|DP|alu_component|mux1|Mux3~13_combout  = (!\main_processor|CONTROL_UNIT|IM_MUX1~combout  & ((\main_processor|CONTROL_UNIT|ALU_op [0] & ((\main_processor|DP|A_register|Q [4]))) # (!\main_processor|CONTROL_UNIT|ALU_op [0] & 
// (\main_processor|DP|A_register|Q [2]))))

	.dataa(\main_processor|DP|A_register|Q [2]),
	.datab(\main_processor|DP|A_register|Q [4]),
	.datac(\main_processor|CONTROL_UNIT|ALU_op [0]),
	.datad(\main_processor|CONTROL_UNIT|IM_MUX1~combout ),
	.cin(gnd),
	.combout(\main_processor|DP|alu_component|mux1|Mux3~13_combout ),
	.cout());
// synopsys translate_off
defparam \main_processor|DP|alu_component|mux1|Mux3~13 .lut_mask = 16'h00CA;
defparam \main_processor|DP|alu_component|mux1|Mux3~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X47_Y28_N22
cycloneive_lcell_comb \main_processor|DP|alu_component|mux1|Mux3~11 (
// Equation(s):
// \main_processor|DP|alu_component|mux1|Mux3~11_combout  = (\main_processor|CONTROL_UNIT|ALU_op [2] & ((\main_processor|CONTROL_UNIT|ALU_op [1] & (!\main_processor|DP|alu_component|mux1|Mux3~10_combout )) # (!\main_processor|CONTROL_UNIT|ALU_op [1] & 
// ((\main_processor|DP|alu_component|mux1|Mux3~13_combout ))))) # (!\main_processor|CONTROL_UNIT|ALU_op [2] & (((\main_processor|DP|alu_component|mux1|Mux3~10_combout ))))

	.dataa(\main_processor|CONTROL_UNIT|ALU_op [2]),
	.datab(\main_processor|CONTROL_UNIT|ALU_op [1]),
	.datac(\main_processor|DP|alu_component|mux1|Mux3~10_combout ),
	.datad(\main_processor|DP|alu_component|mux1|Mux3~13_combout ),
	.cin(gnd),
	.combout(\main_processor|DP|alu_component|mux1|Mux3~11_combout ),
	.cout());
// synopsys translate_off
defparam \main_processor|DP|alu_component|mux1|Mux3~11 .lut_mask = 16'h7A58;
defparam \main_processor|DP|alu_component|mux1|Mux3~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X47_Y28_N18
cycloneive_lcell_comb \main_processor|DP|Data_Memory_Module|data_out~3 (
// Equation(s):
// \main_processor|DP|Data_Memory_Module|data_out~3_combout  = (!\main_processor|CONTROL_UNIT|wen~q  & (\main_processor|CONTROL_UNIT|en~q  & \main_processor|DP|Data_Memory_Module|Memory_rtl_0|auto_generated|ram_block1a3 ))

	.dataa(\main_processor|CONTROL_UNIT|wen~q ),
	.datab(gnd),
	.datac(\main_processor|CONTROL_UNIT|en~q ),
	.datad(\main_processor|DP|Data_Memory_Module|Memory_rtl_0|auto_generated|ram_block1a3 ),
	.cin(gnd),
	.combout(\main_processor|DP|Data_Memory_Module|data_out~3_combout ),
	.cout());
// synopsys translate_off
defparam \main_processor|DP|Data_Memory_Module|data_out~3 .lut_mask = 16'h5000;
defparam \main_processor|DP|Data_Memory_Module|data_out~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X47_Y28_N19
dffeas \main_processor|DP|Data_Memory_Module|data_out[3] (
	.clk(!\cpuClk~inputclkctrl_outclk ),
	.d(\main_processor|DP|Data_Memory_Module|data_out~3_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\main_processor|DP|Data_Memory_Module|data_out [3]),
	.prn(vcc));
// synopsys translate_off
defparam \main_processor|DP|Data_Memory_Module|data_out[3] .is_wysiwyg = "true";
defparam \main_processor|DP|Data_Memory_Module|data_out[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X48_Y28_N16
cycloneive_lcell_comb \main_processor|DP|mux_data|Mux28~2 (
// Equation(s):
// \main_processor|DP|mux_data|Mux28~2_combout  = (!\main_processor|CONTROL_UNIT|DATA_Mux [1] & ((\main_processor|CONTROL_UNIT|DATA_Mux [0] & ((\main_processor|DP|Data_Memory_Module|data_out [3]))) # (!\main_processor|CONTROL_UNIT|DATA_Mux [0] & 
// (\main_memory|altsyncram_component|auto_generated|q_a [3]))))

	.dataa(\main_memory|altsyncram_component|auto_generated|q_a [3]),
	.datab(\main_processor|DP|Data_Memory_Module|data_out [3]),
	.datac(\main_processor|CONTROL_UNIT|DATA_Mux [0]),
	.datad(\main_processor|CONTROL_UNIT|DATA_Mux [1]),
	.cin(gnd),
	.combout(\main_processor|DP|mux_data|Mux28~2_combout ),
	.cout());
// synopsys translate_off
defparam \main_processor|DP|mux_data|Mux28~2 .lut_mask = 16'h00CA;
defparam \main_processor|DP|mux_data|Mux28~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X48_Y28_N14
cycloneive_lcell_comb \main_processor|DP|mux_data|Mux28~3 (
// Equation(s):
// \main_processor|DP|mux_data|Mux28~3_combout  = (\main_processor|DP|mux_data|Mux28~2_combout ) # ((\main_processor|DP|alu_component|mux1|Mux3~11_combout  & (\main_processor|CONTROL_UNIT|DATA_Mux [1] & !\main_processor|CONTROL_UNIT|DATA_Mux [0])))

	.dataa(\main_processor|DP|alu_component|mux1|Mux3~11_combout ),
	.datab(\main_processor|CONTROL_UNIT|DATA_Mux [1]),
	.datac(\main_processor|CONTROL_UNIT|DATA_Mux [0]),
	.datad(\main_processor|DP|mux_data|Mux28~2_combout ),
	.cin(gnd),
	.combout(\main_processor|DP|mux_data|Mux28~3_combout ),
	.cout());
// synopsys translate_off
defparam \main_processor|DP|mux_data|Mux28~3 .lut_mask = 16'hFF08;
defparam \main_processor|DP|mux_data|Mux28~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X48_Y28_N22
cycloneive_lcell_comb \main_processor|DP|ir_register|Q[3]~feeder (
// Equation(s):
// \main_processor|DP|ir_register|Q[3]~feeder_combout  = \main_processor|DP|mux_data|Mux28~3_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\main_processor|DP|mux_data|Mux28~3_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\main_processor|DP|ir_register|Q[3]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \main_processor|DP|ir_register|Q[3]~feeder .lut_mask = 16'hF0F0;
defparam \main_processor|DP|ir_register|Q[3]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X48_Y28_N23
dffeas \main_processor|DP|ir_register|Q[3] (
	.clk(\cpuClk~inputclkctrl_outclk ),
	.d(\main_processor|DP|ir_register|Q[3]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\main_processor|CONTROL_UNIT|ld_IR~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\main_processor|DP|ir_register|Q [3]),
	.prn(vcc));
// synopsys translate_off
defparam \main_processor|DP|ir_register|Q[3] .is_wysiwyg = "true";
defparam \main_processor|DP|ir_register|Q[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X46_Y28_N4
cycloneive_lcell_comb \main_processor|DP|A_multiplexer|f[3]~3 (
// Equation(s):
// \main_processor|DP|A_multiplexer|f[3]~3_combout  = (\main_processor|CONTROL_UNIT|A_Mux~combout  & (\main_processor|DP|ir_register|Q [3])) # (!\main_processor|CONTROL_UNIT|A_Mux~combout  & ((\main_processor|DP|mux_data|Mux28~3_combout )))

	.dataa(\main_processor|CONTROL_UNIT|A_Mux~combout ),
	.datab(gnd),
	.datac(\main_processor|DP|ir_register|Q [3]),
	.datad(\main_processor|DP|mux_data|Mux28~3_combout ),
	.cin(gnd),
	.combout(\main_processor|DP|A_multiplexer|f[3]~3_combout ),
	.cout());
// synopsys translate_off
defparam \main_processor|DP|A_multiplexer|f[3]~3 .lut_mask = 16'hF5A0;
defparam \main_processor|DP|A_multiplexer|f[3]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X46_Y28_N5
dffeas \main_processor|DP|A_register|Q[3] (
	.clk(\cpuClk~inputclkctrl_outclk ),
	.d(\main_processor|DP|A_multiplexer|f[3]~3_combout ),
	.asdata(vcc),
	.clrn(!\main_processor|CONTROL_UNIT|clr_A~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\main_processor|CONTROL_UNIT|ld_A~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\main_processor|DP|A_register|Q [3]),
	.prn(vcc));
// synopsys translate_off
defparam \main_processor|DP|A_register|Q[3] .is_wysiwyg = "true";
defparam \main_processor|DP|A_register|Q[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X46_Y28_N6
cycloneive_lcell_comb \main_processor|DP|alu_component|mux1|Mux2~13 (
// Equation(s):
// \main_processor|DP|alu_component|mux1|Mux2~13_combout  = (!\main_processor|CONTROL_UNIT|IM_MUX1~combout  & ((\main_processor|CONTROL_UNIT|ALU_op [0] & ((\main_processor|DP|A_register|Q [3]))) # (!\main_processor|CONTROL_UNIT|ALU_op [0] & 
// (\main_processor|DP|A_register|Q [1]))))

	.dataa(\main_processor|CONTROL_UNIT|ALU_op [0]),
	.datab(\main_processor|DP|A_register|Q [1]),
	.datac(\main_processor|CONTROL_UNIT|IM_MUX1~combout ),
	.datad(\main_processor|DP|A_register|Q [3]),
	.cin(gnd),
	.combout(\main_processor|DP|alu_component|mux1|Mux2~13_combout ),
	.cout());
// synopsys translate_off
defparam \main_processor|DP|alu_component|mux1|Mux2~13 .lut_mask = 16'h0E04;
defparam \main_processor|DP|alu_component|mux1|Mux2~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X47_Y26_N28
cycloneive_lcell_comb \main_processor|DP|alu_component|mux1|Mux2~12 (
// Equation(s):
// \main_processor|DP|alu_component|mux1|Mux2~12_combout  = (\main_processor|CONTROL_UNIT|IM_MUX1~combout  & (((\main_processor|DP|alu_component|adder1|s1|p2|cout~0_combout  & \main_processor|CONTROL_UNIT|ALU_op [1])))) # 
// (!\main_processor|CONTROL_UNIT|IM_MUX1~combout  & (\main_processor|DP|A_register|Q [2] $ (((\main_processor|DP|alu_component|adder1|s1|p2|cout~0_combout  & \main_processor|CONTROL_UNIT|ALU_op [1])))))

	.dataa(\main_processor|CONTROL_UNIT|IM_MUX1~combout ),
	.datab(\main_processor|DP|A_register|Q [2]),
	.datac(\main_processor|DP|alu_component|adder1|s1|p2|cout~0_combout ),
	.datad(\main_processor|CONTROL_UNIT|ALU_op [1]),
	.cin(gnd),
	.combout(\main_processor|DP|alu_component|mux1|Mux2~12_combout ),
	.cout());
// synopsys translate_off
defparam \main_processor|DP|alu_component|mux1|Mux2~12 .lut_mask = 16'hB444;
defparam \main_processor|DP|alu_component|mux1|Mux2~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X47_Y26_N4
cycloneive_lcell_comb \main_processor|DP|alu_component|mux1|Mux2~10 (
// Equation(s):
// \main_processor|DP|alu_component|mux1|Mux2~10_combout  = (\main_processor|CONTROL_UNIT|ALU_op [1] & ((\main_processor|DP|im_mux2_component|Mux29~0_combout  $ (\main_processor|DP|alu_component|mux1|Mux2~12_combout )))) # 
// (!\main_processor|CONTROL_UNIT|ALU_op [1] & ((\main_processor|CONTROL_UNIT|ALU_op [0] & ((\main_processor|DP|im_mux2_component|Mux29~0_combout ) # (\main_processor|DP|alu_component|mux1|Mux2~12_combout ))) # (!\main_processor|CONTROL_UNIT|ALU_op [0] & 
// (\main_processor|DP|im_mux2_component|Mux29~0_combout  & \main_processor|DP|alu_component|mux1|Mux2~12_combout ))))

	.dataa(\main_processor|CONTROL_UNIT|ALU_op [0]),
	.datab(\main_processor|CONTROL_UNIT|ALU_op [1]),
	.datac(\main_processor|DP|im_mux2_component|Mux29~0_combout ),
	.datad(\main_processor|DP|alu_component|mux1|Mux2~12_combout ),
	.cin(gnd),
	.combout(\main_processor|DP|alu_component|mux1|Mux2~10_combout ),
	.cout());
// synopsys translate_off
defparam \main_processor|DP|alu_component|mux1|Mux2~10 .lut_mask = 16'h3EE0;
defparam \main_processor|DP|alu_component|mux1|Mux2~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X47_Y28_N4
cycloneive_lcell_comb \main_processor|DP|alu_component|mux1|Mux2~11 (
// Equation(s):
// \main_processor|DP|alu_component|mux1|Mux2~11_combout  = (\main_processor|CONTROL_UNIT|ALU_op [2] & ((\main_processor|CONTROL_UNIT|ALU_op [1] & ((!\main_processor|DP|alu_component|mux1|Mux2~10_combout ))) # (!\main_processor|CONTROL_UNIT|ALU_op [1] & 
// (\main_processor|DP|alu_component|mux1|Mux2~13_combout )))) # (!\main_processor|CONTROL_UNIT|ALU_op [2] & (((\main_processor|DP|alu_component|mux1|Mux2~10_combout ))))

	.dataa(\main_processor|CONTROL_UNIT|ALU_op [2]),
	.datab(\main_processor|DP|alu_component|mux1|Mux2~13_combout ),
	.datac(\main_processor|CONTROL_UNIT|ALU_op [1]),
	.datad(\main_processor|DP|alu_component|mux1|Mux2~10_combout ),
	.cin(gnd),
	.combout(\main_processor|DP|alu_component|mux1|Mux2~11_combout ),
	.cout());
// synopsys translate_off
defparam \main_processor|DP|alu_component|mux1|Mux2~11 .lut_mask = 16'h5DA8;
defparam \main_processor|DP|alu_component|mux1|Mux2~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X47_Y28_N26
cycloneive_lcell_comb \main_processor|DP|Data_Memory_Module|data_out~2 (
// Equation(s):
// \main_processor|DP|Data_Memory_Module|data_out~2_combout  = (!\main_processor|CONTROL_UNIT|wen~q  & (\main_processor|CONTROL_UNIT|en~q  & \main_processor|DP|Data_Memory_Module|Memory_rtl_0|auto_generated|ram_block1a2 ))

	.dataa(\main_processor|CONTROL_UNIT|wen~q ),
	.datab(gnd),
	.datac(\main_processor|CONTROL_UNIT|en~q ),
	.datad(\main_processor|DP|Data_Memory_Module|Memory_rtl_0|auto_generated|ram_block1a2 ),
	.cin(gnd),
	.combout(\main_processor|DP|Data_Memory_Module|data_out~2_combout ),
	.cout());
// synopsys translate_off
defparam \main_processor|DP|Data_Memory_Module|data_out~2 .lut_mask = 16'h5000;
defparam \main_processor|DP|Data_Memory_Module|data_out~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X47_Y28_N27
dffeas \main_processor|DP|Data_Memory_Module|data_out[2] (
	.clk(!\cpuClk~inputclkctrl_outclk ),
	.d(\main_processor|DP|Data_Memory_Module|data_out~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\main_processor|DP|Data_Memory_Module|data_out [2]),
	.prn(vcc));
// synopsys translate_off
defparam \main_processor|DP|Data_Memory_Module|data_out[2] .is_wysiwyg = "true";
defparam \main_processor|DP|Data_Memory_Module|data_out[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X47_Y28_N0
cycloneive_lcell_comb \main_processor|DP|mux_data|Mux29~2 (
// Equation(s):
// \main_processor|DP|mux_data|Mux29~2_combout  = (!\main_processor|CONTROL_UNIT|DATA_Mux [1] & ((\main_processor|CONTROL_UNIT|DATA_Mux [0] & (\main_processor|DP|Data_Memory_Module|data_out [2])) # (!\main_processor|CONTROL_UNIT|DATA_Mux [0] & 
// ((\main_memory|altsyncram_component|auto_generated|q_a [2])))))

	.dataa(\main_processor|CONTROL_UNIT|DATA_Mux [0]),
	.datab(\main_processor|DP|Data_Memory_Module|data_out [2]),
	.datac(\main_processor|CONTROL_UNIT|DATA_Mux [1]),
	.datad(\main_memory|altsyncram_component|auto_generated|q_a [2]),
	.cin(gnd),
	.combout(\main_processor|DP|mux_data|Mux29~2_combout ),
	.cout());
// synopsys translate_off
defparam \main_processor|DP|mux_data|Mux29~2 .lut_mask = 16'h0D08;
defparam \main_processor|DP|mux_data|Mux29~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X47_Y28_N12
cycloneive_lcell_comb \main_processor|DP|mux_data|Mux29~3 (
// Equation(s):
// \main_processor|DP|mux_data|Mux29~3_combout  = (\main_processor|DP|mux_data|Mux29~2_combout ) # ((!\main_processor|CONTROL_UNIT|DATA_Mux [0] & (\main_processor|DP|alu_component|mux1|Mux2~11_combout  & \main_processor|CONTROL_UNIT|DATA_Mux [1])))

	.dataa(\main_processor|CONTROL_UNIT|DATA_Mux [0]),
	.datab(\main_processor|DP|alu_component|mux1|Mux2~11_combout ),
	.datac(\main_processor|CONTROL_UNIT|DATA_Mux [1]),
	.datad(\main_processor|DP|mux_data|Mux29~2_combout ),
	.cin(gnd),
	.combout(\main_processor|DP|mux_data|Mux29~3_combout ),
	.cout());
// synopsys translate_off
defparam \main_processor|DP|mux_data|Mux29~3 .lut_mask = 16'hFF40;
defparam \main_processor|DP|mux_data|Mux29~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X47_Y28_N13
dffeas \main_processor|DP|ir_register|Q[2] (
	.clk(\cpuClk~inputclkctrl_outclk ),
	.d(\main_processor|DP|mux_data|Mux29~3_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\main_processor|CONTROL_UNIT|ld_IR~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\main_processor|DP|ir_register|Q [2]),
	.prn(vcc));
// synopsys translate_off
defparam \main_processor|DP|ir_register|Q[2] .is_wysiwyg = "true";
defparam \main_processor|DP|ir_register|Q[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X52_Y28_N30
cycloneive_lcell_comb \main_processor|DP|A_multiplexer|f[2]~2 (
// Equation(s):
// \main_processor|DP|A_multiplexer|f[2]~2_combout  = (\main_processor|CONTROL_UNIT|A_Mux~combout  & (\main_processor|DP|ir_register|Q [2])) # (!\main_processor|CONTROL_UNIT|A_Mux~combout  & ((\main_processor|DP|mux_data|Mux29~3_combout )))

	.dataa(\main_processor|DP|ir_register|Q [2]),
	.datab(\main_processor|CONTROL_UNIT|A_Mux~combout ),
	.datac(gnd),
	.datad(\main_processor|DP|mux_data|Mux29~3_combout ),
	.cin(gnd),
	.combout(\main_processor|DP|A_multiplexer|f[2]~2_combout ),
	.cout());
// synopsys translate_off
defparam \main_processor|DP|A_multiplexer|f[2]~2 .lut_mask = 16'hBB88;
defparam \main_processor|DP|A_multiplexer|f[2]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X52_Y28_N31
dffeas \main_processor|DP|A_register|Q[2] (
	.clk(\cpuClk~inputclkctrl_outclk ),
	.d(\main_processor|DP|A_multiplexer|f[2]~2_combout ),
	.asdata(vcc),
	.clrn(!\main_processor|CONTROL_UNIT|clr_A~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\main_processor|CONTROL_UNIT|ld_A~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\main_processor|DP|A_register|Q [2]),
	.prn(vcc));
// synopsys translate_off
defparam \main_processor|DP|A_register|Q[2] .is_wysiwyg = "true";
defparam \main_processor|DP|A_register|Q[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X52_Y29_N22
cycloneive_lcell_comb \main_processor|DP|alu_component|mux1|Mux1~13 (
// Equation(s):
// \main_processor|DP|alu_component|mux1|Mux1~13_combout  = (!\main_processor|CONTROL_UNIT|IM_MUX1~combout  & ((\main_processor|CONTROL_UNIT|ALU_op [0] & (\main_processor|DP|A_register|Q [2])) # (!\main_processor|CONTROL_UNIT|ALU_op [0] & 
// ((\main_processor|DP|A_register|Q [0])))))

	.dataa(\main_processor|DP|A_register|Q [2]),
	.datab(\main_processor|CONTROL_UNIT|ALU_op [0]),
	.datac(\main_processor|DP|A_register|Q [0]),
	.datad(\main_processor|CONTROL_UNIT|IM_MUX1~combout ),
	.cin(gnd),
	.combout(\main_processor|DP|alu_component|mux1|Mux1~13_combout ),
	.cout());
// synopsys translate_off
defparam \main_processor|DP|alu_component|mux1|Mux1~13 .lut_mask = 16'h00B8;
defparam \main_processor|DP|alu_component|mux1|Mux1~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y29_N30
cycloneive_lcell_comb \main_processor|DP|alu_component|mux1|Mux1~11 (
// Equation(s):
// \main_processor|DP|alu_component|mux1|Mux1~11_combout  = (\main_processor|CONTROL_UNIT|ALU_op [2] & ((\main_processor|CONTROL_UNIT|ALU_op [1] & (!\main_processor|DP|alu_component|mux1|Mux1~10_combout )) # (!\main_processor|CONTROL_UNIT|ALU_op [1] & 
// ((\main_processor|DP|alu_component|mux1|Mux1~13_combout ))))) # (!\main_processor|CONTROL_UNIT|ALU_op [2] & (((\main_processor|DP|alu_component|mux1|Mux1~10_combout ))))

	.dataa(\main_processor|CONTROL_UNIT|ALU_op [1]),
	.datab(\main_processor|CONTROL_UNIT|ALU_op [2]),
	.datac(\main_processor|DP|alu_component|mux1|Mux1~10_combout ),
	.datad(\main_processor|DP|alu_component|mux1|Mux1~13_combout ),
	.cin(gnd),
	.combout(\main_processor|DP|alu_component|mux1|Mux1~11_combout ),
	.cout());
// synopsys translate_off
defparam \main_processor|DP|alu_component|mux1|Mux1~11 .lut_mask = 16'h7C38;
defparam \main_processor|DP|alu_component|mux1|Mux1~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X45_Y28_N10
cycloneive_lcell_comb \main_processor|DP|Data_Memory_Module|data_out~1 (
// Equation(s):
// \main_processor|DP|Data_Memory_Module|data_out~1_combout  = (\main_processor|DP|Data_Memory_Module|Memory_rtl_0|auto_generated|ram_block1a1  & (!\main_processor|CONTROL_UNIT|wen~q  & \main_processor|CONTROL_UNIT|en~q ))

	.dataa(gnd),
	.datab(\main_processor|DP|Data_Memory_Module|Memory_rtl_0|auto_generated|ram_block1a1 ),
	.datac(\main_processor|CONTROL_UNIT|wen~q ),
	.datad(\main_processor|CONTROL_UNIT|en~q ),
	.cin(gnd),
	.combout(\main_processor|DP|Data_Memory_Module|data_out~1_combout ),
	.cout());
// synopsys translate_off
defparam \main_processor|DP|Data_Memory_Module|data_out~1 .lut_mask = 16'h0C00;
defparam \main_processor|DP|Data_Memory_Module|data_out~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X45_Y28_N11
dffeas \main_processor|DP|Data_Memory_Module|data_out[1] (
	.clk(!\cpuClk~inputclkctrl_outclk ),
	.d(\main_processor|DP|Data_Memory_Module|data_out~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\main_processor|DP|Data_Memory_Module|data_out [1]),
	.prn(vcc));
// synopsys translate_off
defparam \main_processor|DP|Data_Memory_Module|data_out[1] .is_wysiwyg = "true";
defparam \main_processor|DP|Data_Memory_Module|data_out[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X52_Y28_N6
cycloneive_lcell_comb \main_processor|DP|mux_data|Mux30~2 (
// Equation(s):
// \main_processor|DP|mux_data|Mux30~2_combout  = (!\main_processor|CONTROL_UNIT|DATA_Mux [1] & ((\main_processor|CONTROL_UNIT|DATA_Mux [0] & (\main_processor|DP|Data_Memory_Module|data_out [1])) # (!\main_processor|CONTROL_UNIT|DATA_Mux [0] & 
// ((\main_memory|altsyncram_component|auto_generated|q_a [1])))))

	.dataa(\main_processor|DP|Data_Memory_Module|data_out [1]),
	.datab(\main_memory|altsyncram_component|auto_generated|q_a [1]),
	.datac(\main_processor|CONTROL_UNIT|DATA_Mux [1]),
	.datad(\main_processor|CONTROL_UNIT|DATA_Mux [0]),
	.cin(gnd),
	.combout(\main_processor|DP|mux_data|Mux30~2_combout ),
	.cout());
// synopsys translate_off
defparam \main_processor|DP|mux_data|Mux30~2 .lut_mask = 16'h0A0C;
defparam \main_processor|DP|mux_data|Mux30~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y28_N4
cycloneive_lcell_comb \main_processor|DP|mux_data|Mux30~3 (
// Equation(s):
// \main_processor|DP|mux_data|Mux30~3_combout  = (\main_processor|DP|mux_data|Mux30~2_combout ) # ((\main_processor|DP|alu_component|mux1|Mux1~11_combout  & (\main_processor|CONTROL_UNIT|DATA_Mux [1] & !\main_processor|CONTROL_UNIT|DATA_Mux [0])))

	.dataa(\main_processor|DP|alu_component|mux1|Mux1~11_combout ),
	.datab(\main_processor|CONTROL_UNIT|DATA_Mux [1]),
	.datac(\main_processor|CONTROL_UNIT|DATA_Mux [0]),
	.datad(\main_processor|DP|mux_data|Mux30~2_combout ),
	.cin(gnd),
	.combout(\main_processor|DP|mux_data|Mux30~3_combout ),
	.cout());
// synopsys translate_off
defparam \main_processor|DP|mux_data|Mux30~3 .lut_mask = 16'hFF08;
defparam \main_processor|DP|mux_data|Mux30~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X52_Y28_N11
dffeas \main_processor|DP|ir_register|Q[1] (
	.clk(\cpuClk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\main_processor|DP|mux_data|Mux30~3_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\main_processor|CONTROL_UNIT|ld_IR~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\main_processor|DP|ir_register|Q [1]),
	.prn(vcc));
// synopsys translate_off
defparam \main_processor|DP|ir_register|Q[1] .is_wysiwyg = "true";
defparam \main_processor|DP|ir_register|Q[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X45_Y28_N28
cycloneive_lcell_comb \main_processor|DP|Data_Memory_Module|data_out~10 (
// Equation(s):
// \main_processor|DP|Data_Memory_Module|data_out~10_combout  = (!\main_processor|CONTROL_UNIT|wen~q  & (\main_processor|DP|Data_Memory_Module|Memory_rtl_0|auto_generated|ram_block1a10  & \main_processor|CONTROL_UNIT|en~q ))

	.dataa(\main_processor|CONTROL_UNIT|wen~q ),
	.datab(gnd),
	.datac(\main_processor|DP|Data_Memory_Module|Memory_rtl_0|auto_generated|ram_block1a10 ),
	.datad(\main_processor|CONTROL_UNIT|en~q ),
	.cin(gnd),
	.combout(\main_processor|DP|Data_Memory_Module|data_out~10_combout ),
	.cout());
// synopsys translate_off
defparam \main_processor|DP|Data_Memory_Module|data_out~10 .lut_mask = 16'h5000;
defparam \main_processor|DP|Data_Memory_Module|data_out~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X45_Y28_N29
dffeas \main_processor|DP|Data_Memory_Module|data_out[10] (
	.clk(!\cpuClk~inputclkctrl_outclk ),
	.d(\main_processor|DP|Data_Memory_Module|data_out~10_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\main_processor|DP|Data_Memory_Module|data_out [10]),
	.prn(vcc));
// synopsys translate_off
defparam \main_processor|DP|Data_Memory_Module|data_out[10] .is_wysiwyg = "true";
defparam \main_processor|DP|Data_Memory_Module|data_out[10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X52_Y25_N18
cycloneive_lcell_comb \main_processor|DP|alu_component|mux1|Mux10~12 (
// Equation(s):
// \main_processor|DP|alu_component|mux1|Mux10~12_combout  = (\main_processor|CONTROL_UNIT|IM_MUX1~combout  & (\main_processor|CONTROL_UNIT|ALU_op [1] & ((\main_processor|DP|alu_component|adder1|s3|p2|cout~0_combout )))) # 
// (!\main_processor|CONTROL_UNIT|IM_MUX1~combout  & (\main_processor|DP|A_register|Q [10] $ (((\main_processor|CONTROL_UNIT|ALU_op [1] & \main_processor|DP|alu_component|adder1|s3|p2|cout~0_combout )))))

	.dataa(\main_processor|CONTROL_UNIT|IM_MUX1~combout ),
	.datab(\main_processor|CONTROL_UNIT|ALU_op [1]),
	.datac(\main_processor|DP|A_register|Q [10]),
	.datad(\main_processor|DP|alu_component|adder1|s3|p2|cout~0_combout ),
	.cin(gnd),
	.combout(\main_processor|DP|alu_component|mux1|Mux10~12_combout ),
	.cout());
// synopsys translate_off
defparam \main_processor|DP|alu_component|mux1|Mux10~12 .lut_mask = 16'h9C50;
defparam \main_processor|DP|alu_component|mux1|Mux10~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y25_N4
cycloneive_lcell_comb \main_processor|DP|alu_component|mux1|Mux10~10 (
// Equation(s):
// \main_processor|DP|alu_component|mux1|Mux10~10_combout  = (\main_processor|DP|im_mux2_component|Mux21~0_combout  & ((\main_processor|CONTROL_UNIT|ALU_op [1] & ((!\main_processor|DP|alu_component|mux1|Mux10~12_combout ))) # 
// (!\main_processor|CONTROL_UNIT|ALU_op [1] & ((\main_processor|CONTROL_UNIT|ALU_op [0]) # (\main_processor|DP|alu_component|mux1|Mux10~12_combout ))))) # (!\main_processor|DP|im_mux2_component|Mux21~0_combout  & 
// (\main_processor|DP|alu_component|mux1|Mux10~12_combout  & ((\main_processor|CONTROL_UNIT|ALU_op [0]) # (\main_processor|CONTROL_UNIT|ALU_op [1]))))

	.dataa(\main_processor|CONTROL_UNIT|ALU_op [0]),
	.datab(\main_processor|DP|im_mux2_component|Mux21~0_combout ),
	.datac(\main_processor|CONTROL_UNIT|ALU_op [1]),
	.datad(\main_processor|DP|alu_component|mux1|Mux10~12_combout ),
	.cin(gnd),
	.combout(\main_processor|DP|alu_component|mux1|Mux10~10_combout ),
	.cout());
// synopsys translate_off
defparam \main_processor|DP|alu_component|mux1|Mux10~10 .lut_mask = 16'h3EC8;
defparam \main_processor|DP|alu_component|mux1|Mux10~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y25_N12
cycloneive_lcell_comb \main_processor|DP|alu_component|mux1|Mux10~13 (
// Equation(s):
// \main_processor|DP|alu_component|mux1|Mux10~13_combout  = (!\main_processor|CONTROL_UNIT|IM_MUX1~combout  & ((\main_processor|CONTROL_UNIT|ALU_op [0] & ((\main_processor|DP|A_register|Q [11]))) # (!\main_processor|CONTROL_UNIT|ALU_op [0] & 
// (\main_processor|DP|A_register|Q [9]))))

	.dataa(\main_processor|CONTROL_UNIT|ALU_op [0]),
	.datab(\main_processor|DP|A_register|Q [9]),
	.datac(\main_processor|DP|A_register|Q [11]),
	.datad(\main_processor|CONTROL_UNIT|IM_MUX1~combout ),
	.cin(gnd),
	.combout(\main_processor|DP|alu_component|mux1|Mux10~13_combout ),
	.cout());
// synopsys translate_off
defparam \main_processor|DP|alu_component|mux1|Mux10~13 .lut_mask = 16'h00E4;
defparam \main_processor|DP|alu_component|mux1|Mux10~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y25_N2
cycloneive_lcell_comb \main_processor|DP|alu_component|mux1|Mux10~11 (
// Equation(s):
// \main_processor|DP|alu_component|mux1|Mux10~11_combout  = (\main_processor|CONTROL_UNIT|ALU_op [2] & ((\main_processor|CONTROL_UNIT|ALU_op [1] & (!\main_processor|DP|alu_component|mux1|Mux10~10_combout )) # (!\main_processor|CONTROL_UNIT|ALU_op [1] & 
// ((\main_processor|DP|alu_component|mux1|Mux10~13_combout ))))) # (!\main_processor|CONTROL_UNIT|ALU_op [2] & (((\main_processor|DP|alu_component|mux1|Mux10~10_combout ))))

	.dataa(\main_processor|CONTROL_UNIT|ALU_op [2]),
	.datab(\main_processor|CONTROL_UNIT|ALU_op [1]),
	.datac(\main_processor|DP|alu_component|mux1|Mux10~10_combout ),
	.datad(\main_processor|DP|alu_component|mux1|Mux10~13_combout ),
	.cin(gnd),
	.combout(\main_processor|DP|alu_component|mux1|Mux10~11_combout ),
	.cout());
// synopsys translate_off
defparam \main_processor|DP|alu_component|mux1|Mux10~11 .lut_mask = 16'h7A58;
defparam \main_processor|DP|alu_component|mux1|Mux10~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y27_N2
cycloneive_lcell_comb \main_processor|DP|mux_data|Mux21~0 (
// Equation(s):
// \main_processor|DP|mux_data|Mux21~0_combout  = (\main_processor|CONTROL_UNIT|DATA_Mux [1] & (\main_processor|DP|alu_component|mux1|Mux10~11_combout )) # (!\main_processor|CONTROL_UNIT|DATA_Mux [1] & ((\main_memory|altsyncram_component|auto_generated|q_a 
// [10])))

	.dataa(gnd),
	.datab(\main_processor|DP|alu_component|mux1|Mux10~11_combout ),
	.datac(\main_processor|CONTROL_UNIT|DATA_Mux [1]),
	.datad(\main_memory|altsyncram_component|auto_generated|q_a [10]),
	.cin(gnd),
	.combout(\main_processor|DP|mux_data|Mux21~0_combout ),
	.cout());
// synopsys translate_off
defparam \main_processor|DP|mux_data|Mux21~0 .lut_mask = 16'hCFC0;
defparam \main_processor|DP|mux_data|Mux21~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y27_N14
cycloneive_lcell_comb \main_processor|DP|mux_data|Mux21~1 (
// Equation(s):
// \main_processor|DP|mux_data|Mux21~1_combout  = (\main_processor|CONTROL_UNIT|DATA_Mux [0] & (\main_processor|DP|Data_Memory_Module|data_out [10] & (!\main_processor|CONTROL_UNIT|DATA_Mux [1]))) # (!\main_processor|CONTROL_UNIT|DATA_Mux [0] & 
// (((\main_processor|DP|mux_data|Mux21~0_combout ))))

	.dataa(\main_processor|CONTROL_UNIT|DATA_Mux [0]),
	.datab(\main_processor|DP|Data_Memory_Module|data_out [10]),
	.datac(\main_processor|CONTROL_UNIT|DATA_Mux [1]),
	.datad(\main_processor|DP|mux_data|Mux21~0_combout ),
	.cin(gnd),
	.combout(\main_processor|DP|mux_data|Mux21~1_combout ),
	.cout());
// synopsys translate_off
defparam \main_processor|DP|mux_data|Mux21~1 .lut_mask = 16'h5D08;
defparam \main_processor|DP|mux_data|Mux21~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X49_Y27_N15
dffeas \main_processor|DP|ir_register|Q[10] (
	.clk(\cpuClk~inputclkctrl_outclk ),
	.d(\main_processor|DP|mux_data|Mux21~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\main_processor|CONTROL_UNIT|ld_IR~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\main_processor|DP|ir_register|Q [10]),
	.prn(vcc));
// synopsys translate_off
defparam \main_processor|DP|ir_register|Q[10] .is_wysiwyg = "true";
defparam \main_processor|DP|ir_register|Q[10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X52_Y25_N14
cycloneive_lcell_comb \main_processor|DP|im_mux1_component|f[26]~25 (
// Equation(s):
// \main_processor|DP|im_mux1_component|f[26]~25_combout  = (\main_processor|CONTROL_UNIT|IM_MUX1~combout  & (\main_processor|DP|ir_register|Q [10])) # (!\main_processor|CONTROL_UNIT|IM_MUX1~combout  & ((\main_processor|DP|A_register|Q [26])))

	.dataa(\main_processor|DP|ir_register|Q [10]),
	.datab(gnd),
	.datac(\main_processor|CONTROL_UNIT|IM_MUX1~combout ),
	.datad(\main_processor|DP|A_register|Q [26]),
	.cin(gnd),
	.combout(\main_processor|DP|im_mux1_component|f[26]~25_combout ),
	.cout());
// synopsys translate_off
defparam \main_processor|DP|im_mux1_component|f[26]~25 .lut_mask = 16'hAFA0;
defparam \main_processor|DP|im_mux1_component|f[26]~25 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y29_N26
cycloneive_lcell_comb \main_processor|DP|alu_component|mux1|Mux27~0 (
// Equation(s):
// \main_processor|DP|alu_component|mux1|Mux27~0_combout  = (\main_processor|CONTROL_UNIT|ALU_op [0] & ((\main_processor|DP|im_mux1_component|f[28]~27_combout ))) # (!\main_processor|CONTROL_UNIT|ALU_op [0] & 
// (\main_processor|DP|im_mux1_component|f[26]~25_combout ))

	.dataa(gnd),
	.datab(\main_processor|CONTROL_UNIT|ALU_op [0]),
	.datac(\main_processor|DP|im_mux1_component|f[26]~25_combout ),
	.datad(\main_processor|DP|im_mux1_component|f[28]~27_combout ),
	.cin(gnd),
	.combout(\main_processor|DP|alu_component|mux1|Mux27~0_combout ),
	.cout());
// synopsys translate_off
defparam \main_processor|DP|alu_component|mux1|Mux27~0 .lut_mask = 16'hFC30;
defparam \main_processor|DP|alu_component|mux1|Mux27~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y29_N20
cycloneive_lcell_comb \main_processor|DP|alu_component|mux1|Mux27~1 (
// Equation(s):
// \main_processor|DP|alu_component|mux1|Mux27~1_combout  = \main_processor|DP|im_mux1_component|f[27]~26_combout  $ (((\main_processor|CONTROL_UNIT|ALU_op [1] & \main_processor|DP|alu_component|adder1|s7|p3|cout~0_combout )))

	.dataa(\main_processor|CONTROL_UNIT|ALU_op [1]),
	.datab(gnd),
	.datac(\main_processor|DP|im_mux1_component|f[27]~26_combout ),
	.datad(\main_processor|DP|alu_component|adder1|s7|p3|cout~0_combout ),
	.cin(gnd),
	.combout(\main_processor|DP|alu_component|mux1|Mux27~1_combout ),
	.cout());
// synopsys translate_off
defparam \main_processor|DP|alu_component|mux1|Mux27~1 .lut_mask = 16'h5AF0;
defparam \main_processor|DP|alu_component|mux1|Mux27~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y29_N18
cycloneive_lcell_comb \main_processor|DP|alu_component|mux1|Mux27~2 (
// Equation(s):
// \main_processor|DP|alu_component|mux1|Mux27~2_combout  = (\main_processor|CONTROL_UNIT|ALU_op [1] & (\main_processor|DP|im_mux2_component|Mux4~0_combout  $ (((\main_processor|DP|alu_component|mux1|Mux27~1_combout ))))) # 
// (!\main_processor|CONTROL_UNIT|ALU_op [1] & ((\main_processor|DP|im_mux2_component|Mux4~0_combout  & ((\main_processor|CONTROL_UNIT|ALU_op [0]) # (\main_processor|DP|alu_component|mux1|Mux27~1_combout ))) # 
// (!\main_processor|DP|im_mux2_component|Mux4~0_combout  & (\main_processor|CONTROL_UNIT|ALU_op [0] & \main_processor|DP|alu_component|mux1|Mux27~1_combout ))))

	.dataa(\main_processor|CONTROL_UNIT|ALU_op [1]),
	.datab(\main_processor|DP|im_mux2_component|Mux4~0_combout ),
	.datac(\main_processor|CONTROL_UNIT|ALU_op [0]),
	.datad(\main_processor|DP|alu_component|mux1|Mux27~1_combout ),
	.cin(gnd),
	.combout(\main_processor|DP|alu_component|mux1|Mux27~2_combout ),
	.cout());
// synopsys translate_off
defparam \main_processor|DP|alu_component|mux1|Mux27~2 .lut_mask = 16'h76C8;
defparam \main_processor|DP|alu_component|mux1|Mux27~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y29_N4
cycloneive_lcell_comb \main_processor|DP|alu_component|mux1|Mux27~3 (
// Equation(s):
// \main_processor|DP|alu_component|mux1|Mux27~3_combout  = (\main_processor|CONTROL_UNIT|ALU_op [2] & ((\main_processor|CONTROL_UNIT|ALU_op [1] & ((!\main_processor|DP|alu_component|mux1|Mux27~2_combout ))) # (!\main_processor|CONTROL_UNIT|ALU_op [1] & 
// (\main_processor|DP|alu_component|mux1|Mux27~0_combout )))) # (!\main_processor|CONTROL_UNIT|ALU_op [2] & (((\main_processor|DP|alu_component|mux1|Mux27~2_combout ))))

	.dataa(\main_processor|CONTROL_UNIT|ALU_op [1]),
	.datab(\main_processor|CONTROL_UNIT|ALU_op [2]),
	.datac(\main_processor|DP|alu_component|mux1|Mux27~0_combout ),
	.datad(\main_processor|DP|alu_component|mux1|Mux27~2_combout ),
	.cin(gnd),
	.combout(\main_processor|DP|alu_component|mux1|Mux27~3_combout ),
	.cout());
// synopsys translate_off
defparam \main_processor|DP|alu_component|mux1|Mux27~3 .lut_mask = 16'h73C8;
defparam \main_processor|DP|alu_component|mux1|Mux27~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y29_N16
cycloneive_lcell_comb \main_processor|DP|mux_data|Mux4~3 (
// Equation(s):
// \main_processor|DP|mux_data|Mux4~3_combout  = (\main_processor|DP|mux_data|Mux4~2_combout ) # ((!\main_processor|CONTROL_UNIT|DATA_Mux [0] & (\main_processor|DP|alu_component|mux1|Mux27~3_combout  & \main_processor|CONTROL_UNIT|DATA_Mux [1])))

	.dataa(\main_processor|CONTROL_UNIT|DATA_Mux [0]),
	.datab(\main_processor|DP|alu_component|mux1|Mux27~3_combout ),
	.datac(\main_processor|CONTROL_UNIT|DATA_Mux [1]),
	.datad(\main_processor|DP|mux_data|Mux4~2_combout ),
	.cin(gnd),
	.combout(\main_processor|DP|mux_data|Mux4~3_combout ),
	.cout());
// synopsys translate_off
defparam \main_processor|DP|mux_data|Mux4~3 .lut_mask = 16'hFF40;
defparam \main_processor|DP|mux_data|Mux4~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X53_Y29_N17
dffeas \main_processor|DP|ir_register|Q[27] (
	.clk(\cpuClk~input_o ),
	.d(\main_processor|DP|mux_data|Mux4~3_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\main_processor|CONTROL_UNIT|ld_IR~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\main_processor|DP|ir_register|Q [27]),
	.prn(vcc));
// synopsys translate_off
defparam \main_processor|DP|ir_register|Q[27] .is_wysiwyg = "true";
defparam \main_processor|DP|ir_register|Q[27] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X53_Y29_N14
cycloneive_lcell_comb \main_processor|CONTROL_UNIT|ALU_op[0]~5 (
// Equation(s):
// \main_processor|CONTROL_UNIT|ALU_op[0]~5_combout  = (\main_processor|DP|ir_register|Q [24] & (((\main_processor|DP|ir_register|Q [26])))) # (!\main_processor|DP|ir_register|Q [24] & (\main_processor|DP|ir_register|Q [27] $ 
// (((\main_processor|DP|ir_register|Q [25] & \main_processor|DP|ir_register|Q [26])))))

	.dataa(\main_processor|DP|ir_register|Q [25]),
	.datab(\main_processor|DP|ir_register|Q [27]),
	.datac(\main_processor|DP|ir_register|Q [26]),
	.datad(\main_processor|DP|ir_register|Q [24]),
	.cin(gnd),
	.combout(\main_processor|CONTROL_UNIT|ALU_op[0]~5_combout ),
	.cout());
// synopsys translate_off
defparam \main_processor|CONTROL_UNIT|ALU_op[0]~5 .lut_mask = 16'hF06C;
defparam \main_processor|CONTROL_UNIT|ALU_op[0]~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y29_N8
cycloneive_lcell_comb \main_processor|CONTROL_UNIT|ALU_op[0]~6 (
// Equation(s):
// \main_processor|CONTROL_UNIT|ALU_op[0]~6_combout  = (\main_processor|CONTROL_UNIT|ALU_op[0]~5_combout ) # (!\main_processor|CONTROL_UNIT|Equal10~0_combout )

	.dataa(gnd),
	.datab(\main_processor|CONTROL_UNIT|ALU_op[0]~5_combout ),
	.datac(gnd),
	.datad(\main_processor|CONTROL_UNIT|Equal10~0_combout ),
	.cin(gnd),
	.combout(\main_processor|CONTROL_UNIT|ALU_op[0]~6_combout ),
	.cout());
// synopsys translate_off
defparam \main_processor|CONTROL_UNIT|ALU_op[0]~6 .lut_mask = 16'hCCFF;
defparam \main_processor|CONTROL_UNIT|ALU_op[0]~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y29_N28
cycloneive_lcell_comb \main_processor|CONTROL_UNIT|ALU_op[0] (
// Equation(s):
// \main_processor|CONTROL_UNIT|ALU_op [0] = (GLOBAL(\main_processor|CONTROL_UNIT|IM_MUX1~2clkctrl_outclk ) & (\main_processor|CONTROL_UNIT|ALU_op[0]~6_combout )) # (!GLOBAL(\main_processor|CONTROL_UNIT|IM_MUX1~2clkctrl_outclk ) & 
// ((\main_processor|CONTROL_UNIT|ALU_op [0])))

	.dataa(\main_processor|CONTROL_UNIT|ALU_op[0]~6_combout ),
	.datab(\main_processor|CONTROL_UNIT|ALU_op [0]),
	.datac(gnd),
	.datad(\main_processor|CONTROL_UNIT|IM_MUX1~2clkctrl_outclk ),
	.cin(gnd),
	.combout(\main_processor|CONTROL_UNIT|ALU_op [0]),
	.cout());
// synopsys translate_off
defparam \main_processor|CONTROL_UNIT|ALU_op[0] .lut_mask = 16'hAACC;
defparam \main_processor|CONTROL_UNIT|ALU_op[0] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y26_N0
cycloneive_lcell_comb \main_processor|DP|alu_component|mux1|Mux25~0 (
// Equation(s):
// \main_processor|DP|alu_component|mux1|Mux25~0_combout  = (\main_processor|CONTROL_UNIT|ALU_op [0] & (\main_processor|DP|im_mux1_component|f[26]~25_combout )) # (!\main_processor|CONTROL_UNIT|ALU_op [0] & 
// ((\main_processor|DP|im_mux1_component|f[24]~23_combout )))

	.dataa(\main_processor|CONTROL_UNIT|ALU_op [0]),
	.datab(gnd),
	.datac(\main_processor|DP|im_mux1_component|f[26]~25_combout ),
	.datad(\main_processor|DP|im_mux1_component|f[24]~23_combout ),
	.cin(gnd),
	.combout(\main_processor|DP|alu_component|mux1|Mux25~0_combout ),
	.cout());
// synopsys translate_off
defparam \main_processor|DP|alu_component|mux1|Mux25~0 .lut_mask = 16'hF5A0;
defparam \main_processor|DP|alu_component|mux1|Mux25~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y26_N30
cycloneive_lcell_comb \main_processor|DP|alu_component|mux1|Mux25~1 (
// Equation(s):
// \main_processor|DP|alu_component|mux1|Mux25~1_combout  = \main_processor|DP|im_mux1_component|f[25]~24_combout  $ (((\main_processor|CONTROL_UNIT|ALU_op [1] & \main_processor|DP|alu_component|adder1|s7|p1|cout~0_combout )))

	.dataa(gnd),
	.datab(\main_processor|CONTROL_UNIT|ALU_op [1]),
	.datac(\main_processor|DP|im_mux1_component|f[25]~24_combout ),
	.datad(\main_processor|DP|alu_component|adder1|s7|p1|cout~0_combout ),
	.cin(gnd),
	.combout(\main_processor|DP|alu_component|mux1|Mux25~1_combout ),
	.cout());
// synopsys translate_off
defparam \main_processor|DP|alu_component|mux1|Mux25~1 .lut_mask = 16'h3CF0;
defparam \main_processor|DP|alu_component|mux1|Mux25~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y29_N6
cycloneive_lcell_comb \main_processor|DP|alu_component|mux1|Mux25~2 (
// Equation(s):
// \main_processor|DP|alu_component|mux1|Mux25~2_combout  = (\main_processor|DP|im_mux2_component|Mux6~0_combout  & ((\main_processor|DP|alu_component|mux1|Mux25~1_combout  & ((!\main_processor|CONTROL_UNIT|ALU_op [1]))) # 
// (!\main_processor|DP|alu_component|mux1|Mux25~1_combout  & ((\main_processor|CONTROL_UNIT|ALU_op [0]) # (\main_processor|CONTROL_UNIT|ALU_op [1]))))) # (!\main_processor|DP|im_mux2_component|Mux6~0_combout  & 
// (\main_processor|DP|alu_component|mux1|Mux25~1_combout  & ((\main_processor|CONTROL_UNIT|ALU_op [0]) # (\main_processor|CONTROL_UNIT|ALU_op [1]))))

	.dataa(\main_processor|CONTROL_UNIT|ALU_op [0]),
	.datab(\main_processor|DP|im_mux2_component|Mux6~0_combout ),
	.datac(\main_processor|DP|alu_component|mux1|Mux25~1_combout ),
	.datad(\main_processor|CONTROL_UNIT|ALU_op [1]),
	.cin(gnd),
	.combout(\main_processor|DP|alu_component|mux1|Mux25~2_combout ),
	.cout());
// synopsys translate_off
defparam \main_processor|DP|alu_component|mux1|Mux25~2 .lut_mask = 16'h3CE8;
defparam \main_processor|DP|alu_component|mux1|Mux25~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y29_N22
cycloneive_lcell_comb \main_processor|DP|alu_component|mux1|Mux25~3 (
// Equation(s):
// \main_processor|DP|alu_component|mux1|Mux25~3_combout  = (\main_processor|CONTROL_UNIT|ALU_op [2] & ((\main_processor|CONTROL_UNIT|ALU_op [1] & ((!\main_processor|DP|alu_component|mux1|Mux25~2_combout ))) # (!\main_processor|CONTROL_UNIT|ALU_op [1] & 
// (\main_processor|DP|alu_component|mux1|Mux25~0_combout )))) # (!\main_processor|CONTROL_UNIT|ALU_op [2] & (((\main_processor|DP|alu_component|mux1|Mux25~2_combout ))))

	.dataa(\main_processor|CONTROL_UNIT|ALU_op [1]),
	.datab(\main_processor|CONTROL_UNIT|ALU_op [2]),
	.datac(\main_processor|DP|alu_component|mux1|Mux25~0_combout ),
	.datad(\main_processor|DP|alu_component|mux1|Mux25~2_combout ),
	.cin(gnd),
	.combout(\main_processor|DP|alu_component|mux1|Mux25~3_combout ),
	.cout());
// synopsys translate_off
defparam \main_processor|DP|alu_component|mux1|Mux25~3 .lut_mask = 16'h73C8;
defparam \main_processor|DP|alu_component|mux1|Mux25~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y29_N2
cycloneive_lcell_comb \main_processor|DP|mux_data|Mux6~3 (
// Equation(s):
// \main_processor|DP|mux_data|Mux6~3_combout  = (\main_processor|DP|mux_data|Mux6~2_combout ) # ((\main_processor|CONTROL_UNIT|DATA_Mux [1] & (!\main_processor|CONTROL_UNIT|DATA_Mux [0] & \main_processor|DP|alu_component|mux1|Mux25~3_combout )))

	.dataa(\main_processor|CONTROL_UNIT|DATA_Mux [1]),
	.datab(\main_processor|CONTROL_UNIT|DATA_Mux [0]),
	.datac(\main_processor|DP|alu_component|mux1|Mux25~3_combout ),
	.datad(\main_processor|DP|mux_data|Mux6~2_combout ),
	.cin(gnd),
	.combout(\main_processor|DP|mux_data|Mux6~3_combout ),
	.cout());
// synopsys translate_off
defparam \main_processor|DP|mux_data|Mux6~3 .lut_mask = 16'hFF20;
defparam \main_processor|DP|mux_data|Mux6~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X53_Y29_N3
dffeas \main_processor|DP|ir_register|Q[25] (
	.clk(\cpuClk~input_o ),
	.d(\main_processor|DP|mux_data|Mux6~3_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\main_processor|CONTROL_UNIT|ld_IR~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\main_processor|DP|ir_register|Q [25]),
	.prn(vcc));
// synopsys translate_off
defparam \main_processor|DP|ir_register|Q[25] .is_wysiwyg = "true";
defparam \main_processor|DP|ir_register|Q[25] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X50_Y29_N4
cycloneive_lcell_comb \main_processor|CONTROL_UNIT|Equal10~2 (
// Equation(s):
// \main_processor|CONTROL_UNIT|Equal10~2_combout  = (!\main_processor|DP|ir_register|Q [26] & !\main_processor|DP|ir_register|Q [25])

	.dataa(\main_processor|DP|ir_register|Q [26]),
	.datab(gnd),
	.datac(\main_processor|DP|ir_register|Q [25]),
	.datad(gnd),
	.cin(gnd),
	.combout(\main_processor|CONTROL_UNIT|Equal10~2_combout ),
	.cout());
// synopsys translate_off
defparam \main_processor|CONTROL_UNIT|Equal10~2 .lut_mask = 16'h0505;
defparam \main_processor|CONTROL_UNIT|Equal10~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y29_N24
cycloneive_lcell_comb \main_processor|CONTROL_UNIT|Equal23~0 (
// Equation(s):
// \main_processor|CONTROL_UNIT|Equal23~0_combout  = (!\main_processor|DP|ir_register|Q [24] & (\main_processor|CONTROL_UNIT|Equal10~0_combout  & (\main_processor|CONTROL_UNIT|Equal10~2_combout  & \main_processor|DP|ir_register|Q [27])))

	.dataa(\main_processor|DP|ir_register|Q [24]),
	.datab(\main_processor|CONTROL_UNIT|Equal10~0_combout ),
	.datac(\main_processor|CONTROL_UNIT|Equal10~2_combout ),
	.datad(\main_processor|DP|ir_register|Q [27]),
	.cin(gnd),
	.combout(\main_processor|CONTROL_UNIT|Equal23~0_combout ),
	.cout());
// synopsys translate_off
defparam \main_processor|CONTROL_UNIT|Equal23~0 .lut_mask = 16'h4000;
defparam \main_processor|CONTROL_UNIT|Equal23~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y29_N28
cycloneive_lcell_comb \main_processor|CONTROL_UNIT|inc_PC~4 (
// Equation(s):
// \main_processor|CONTROL_UNIT|inc_PC~4_combout  = (!\main_processor|CONTROL_UNIT|Equal7~1_combout  & (\main_processor|CONTROL_UNIT|IM_MUX1~1_combout  & (!\main_processor|CONTROL_UNIT|Equal7~2_combout  & !\main_processor|CONTROL_UNIT|Equal23~0_combout )))

	.dataa(\main_processor|CONTROL_UNIT|Equal7~1_combout ),
	.datab(\main_processor|CONTROL_UNIT|IM_MUX1~1_combout ),
	.datac(\main_processor|CONTROL_UNIT|Equal7~2_combout ),
	.datad(\main_processor|CONTROL_UNIT|Equal23~0_combout ),
	.cin(gnd),
	.combout(\main_processor|CONTROL_UNIT|inc_PC~4_combout ),
	.cout());
// synopsys translate_off
defparam \main_processor|CONTROL_UNIT|inc_PC~4 .lut_mask = 16'h0004;
defparam \main_processor|CONTROL_UNIT|inc_PC~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y29_N30
cycloneive_lcell_comb \main_processor|CONTROL_UNIT|inc_PC~11 (
// Equation(s):
// \main_processor|CONTROL_UNIT|inc_PC~11_combout  = (\main_processor|DP|ir_register|Q [27]) # (((!\main_processor|CONTROL_UNIT|Equal10~0_combout ) # (!\main_processor|DP|ir_register|Q [26])) # (!\main_processor|DP|ir_register|Q [25]))

	.dataa(\main_processor|DP|ir_register|Q [27]),
	.datab(\main_processor|DP|ir_register|Q [25]),
	.datac(\main_processor|DP|ir_register|Q [26]),
	.datad(\main_processor|CONTROL_UNIT|Equal10~0_combout ),
	.cin(gnd),
	.combout(\main_processor|CONTROL_UNIT|inc_PC~11_combout ),
	.cout());
// synopsys translate_off
defparam \main_processor|CONTROL_UNIT|inc_PC~11 .lut_mask = 16'hBFFF;
defparam \main_processor|CONTROL_UNIT|inc_PC~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X48_Y29_N4
cycloneive_lcell_comb \main_processor|CONTROL_UNIT|inc_PC~3 (
// Equation(s):
// \main_processor|CONTROL_UNIT|inc_PC~3_combout  = (\main_processor|CONTROL_UNIT|inc_PC~11_combout  & (((\main_processor|DP|ir_register|Q [25]) # (!\main_processor|DP|ir_register|Q [26])) # (!\main_processor|CONTROL_UNIT|Equal14~0_combout )))

	.dataa(\main_processor|CONTROL_UNIT|Equal14~0_combout ),
	.datab(\main_processor|DP|ir_register|Q [26]),
	.datac(\main_processor|DP|ir_register|Q [25]),
	.datad(\main_processor|CONTROL_UNIT|inc_PC~11_combout ),
	.cin(gnd),
	.combout(\main_processor|CONTROL_UNIT|inc_PC~3_combout ),
	.cout());
// synopsys translate_off
defparam \main_processor|CONTROL_UNIT|inc_PC~3 .lut_mask = 16'hF700;
defparam \main_processor|CONTROL_UNIT|inc_PC~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X47_Y27_N10
cycloneive_lcell_comb \main_processor|CONTROL_UNIT|inc_PC~5 (
// Equation(s):
// \main_processor|CONTROL_UNIT|inc_PC~5_combout  = (\main_processor|CONTROL_UNIT|A_Mux~0_combout  & (\main_processor|CONTROL_UNIT|inc_PC~4_combout  & (\main_processor|CONTROL_UNIT|inc_PC~2_combout  & \main_processor|CONTROL_UNIT|inc_PC~3_combout )))

	.dataa(\main_processor|CONTROL_UNIT|A_Mux~0_combout ),
	.datab(\main_processor|CONTROL_UNIT|inc_PC~4_combout ),
	.datac(\main_processor|CONTROL_UNIT|inc_PC~2_combout ),
	.datad(\main_processor|CONTROL_UNIT|inc_PC~3_combout ),
	.cin(gnd),
	.combout(\main_processor|CONTROL_UNIT|inc_PC~5_combout ),
	.cout());
// synopsys translate_off
defparam \main_processor|CONTROL_UNIT|inc_PC~5 .lut_mask = 16'h8000;
defparam \main_processor|CONTROL_UNIT|inc_PC~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y30_N12
cycloneive_lcell_comb \main_processor|CONTROL_UNIT|inc_PC~6 (
// Equation(s):
// \main_processor|CONTROL_UNIT|inc_PC~6_combout  = (!\main_processor|CONTROL_UNIT|Equal7~8_combout  & ((\main_processor|CONTROL_UNIT|Equal7~9_combout ) # (!\main_processor|CONTROL_UNIT|inc_PC~5_combout )))

	.dataa(\main_processor|CONTROL_UNIT|inc_PC~5_combout ),
	.datab(gnd),
	.datac(\main_processor|CONTROL_UNIT|Equal7~9_combout ),
	.datad(\main_processor|CONTROL_UNIT|Equal7~8_combout ),
	.cin(gnd),
	.combout(\main_processor|CONTROL_UNIT|inc_PC~6_combout ),
	.cout());
// synopsys translate_off
defparam \main_processor|CONTROL_UNIT|inc_PC~6 .lut_mask = 16'h00F5;
defparam \main_processor|CONTROL_UNIT|inc_PC~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y30_N24
cycloneive_lcell_comb \main_processor|CONTROL_UNIT|inc_PC~7 (
// Equation(s):
// \main_processor|CONTROL_UNIT|inc_PC~7_combout  = (\main_processor|RC|Enable_PD~q  & ((\main_processor|CONTROL_UNIT|inc_PC~6_combout ) # ((\main_processor|CONTROL_UNIT|Equal7~7_combout ) # (!\main_processor|CONTROL_UNIT|present_state.state_2~q ))))

	.dataa(\main_processor|RC|Enable_PD~q ),
	.datab(\main_processor|CONTROL_UNIT|inc_PC~6_combout ),
	.datac(\main_processor|CONTROL_UNIT|Equal7~7_combout ),
	.datad(\main_processor|CONTROL_UNIT|present_state.state_2~q ),
	.cin(gnd),
	.combout(\main_processor|CONTROL_UNIT|inc_PC~7_combout ),
	.cout());
// synopsys translate_off
defparam \main_processor|CONTROL_UNIT|inc_PC~7 .lut_mask = 16'hA8AA;
defparam \main_processor|CONTROL_UNIT|inc_PC~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: CLKCTRL_G19
cycloneive_clkctrl \main_processor|CONTROL_UNIT|inc_PC~7clkctrl (
	.ena(vcc),
	.inclk({vcc,vcc,vcc,\main_processor|CONTROL_UNIT|inc_PC~7_combout }),
	.clkselect(2'b00),
	.devclrn(devclrn),
	.devpor(devpor),
	.outclk(\main_processor|CONTROL_UNIT|inc_PC~7clkctrl_outclk ));
// synopsys translate_off
defparam \main_processor|CONTROL_UNIT|inc_PC~7clkctrl .clock_type = "global clock";
defparam \main_processor|CONTROL_UNIT|inc_PC~7clkctrl .ena_register_mode = "none";
// synopsys translate_on

// Location: LCCOMB_X49_Y28_N30
cycloneive_lcell_comb \main_processor|CONTROL_UNIT|ld_IR (
// Equation(s):
// \main_processor|CONTROL_UNIT|ld_IR~combout  = (GLOBAL(\main_processor|CONTROL_UNIT|inc_PC~7clkctrl_outclk ) & (!\main_processor|CONTROL_UNIT|present_state.state_0~q )) # (!GLOBAL(\main_processor|CONTROL_UNIT|inc_PC~7clkctrl_outclk ) & 
// ((\main_processor|CONTROL_UNIT|ld_IR~combout )))

	.dataa(gnd),
	.datab(\main_processor|CONTROL_UNIT|present_state.state_0~q ),
	.datac(\main_processor|CONTROL_UNIT|ld_IR~combout ),
	.datad(\main_processor|CONTROL_UNIT|inc_PC~7clkctrl_outclk ),
	.cin(gnd),
	.combout(\main_processor|CONTROL_UNIT|ld_IR~combout ),
	.cout());
// synopsys translate_off
defparam \main_processor|CONTROL_UNIT|ld_IR .lut_mask = 16'h33F0;
defparam \main_processor|CONTROL_UNIT|ld_IR .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X45_Y28_N24
cycloneive_lcell_comb \main_processor|DP|Data_Memory_Module|data_out~26 (
// Equation(s):
// \main_processor|DP|Data_Memory_Module|data_out~26_combout  = (!\main_processor|CONTROL_UNIT|wen~q  & (\main_processor|DP|Data_Memory_Module|Memory_rtl_0|auto_generated|ram_block1a26  & \main_processor|CONTROL_UNIT|en~q ))

	.dataa(\main_processor|CONTROL_UNIT|wen~q ),
	.datab(gnd),
	.datac(\main_processor|DP|Data_Memory_Module|Memory_rtl_0|auto_generated|ram_block1a26 ),
	.datad(\main_processor|CONTROL_UNIT|en~q ),
	.cin(gnd),
	.combout(\main_processor|DP|Data_Memory_Module|data_out~26_combout ),
	.cout());
// synopsys translate_off
defparam \main_processor|DP|Data_Memory_Module|data_out~26 .lut_mask = 16'h5000;
defparam \main_processor|DP|Data_Memory_Module|data_out~26 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X45_Y28_N25
dffeas \main_processor|DP|Data_Memory_Module|data_out[26] (
	.clk(!\cpuClk~inputclkctrl_outclk ),
	.d(\main_processor|DP|Data_Memory_Module|data_out~26_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\main_processor|DP|Data_Memory_Module|data_out [26]),
	.prn(vcc));
// synopsys translate_off
defparam \main_processor|DP|Data_Memory_Module|data_out[26] .is_wysiwyg = "true";
defparam \main_processor|DP|Data_Memory_Module|data_out[26] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X50_Y28_N28
cycloneive_lcell_comb \main_processor|DP|mux_data|Mux5~2 (
// Equation(s):
// \main_processor|DP|mux_data|Mux5~2_combout  = (!\main_processor|CONTROL_UNIT|DATA_Mux [1] & ((\main_processor|CONTROL_UNIT|DATA_Mux [0] & (\main_processor|DP|Data_Memory_Module|data_out [26])) # (!\main_processor|CONTROL_UNIT|DATA_Mux [0] & 
// ((\main_memory|altsyncram_component|auto_generated|q_a [26])))))

	.dataa(\main_processor|CONTROL_UNIT|DATA_Mux [1]),
	.datab(\main_processor|CONTROL_UNIT|DATA_Mux [0]),
	.datac(\main_processor|DP|Data_Memory_Module|data_out [26]),
	.datad(\main_memory|altsyncram_component|auto_generated|q_a [26]),
	.cin(gnd),
	.combout(\main_processor|DP|mux_data|Mux5~2_combout ),
	.cout());
// synopsys translate_off
defparam \main_processor|DP|mux_data|Mux5~2 .lut_mask = 16'h5140;
defparam \main_processor|DP|mux_data|Mux5~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y29_N22
cycloneive_lcell_comb \main_processor|DP|mux_data|Mux5~3 (
// Equation(s):
// \main_processor|DP|mux_data|Mux5~3_combout  = (\main_processor|DP|mux_data|Mux5~2_combout ) # ((\main_processor|CONTROL_UNIT|DATA_Mux [1] & (!\main_processor|CONTROL_UNIT|DATA_Mux [0] & \main_processor|DP|alu_component|mux1|Mux26~3_combout )))

	.dataa(\main_processor|CONTROL_UNIT|DATA_Mux [1]),
	.datab(\main_processor|CONTROL_UNIT|DATA_Mux [0]),
	.datac(\main_processor|DP|mux_data|Mux5~2_combout ),
	.datad(\main_processor|DP|alu_component|mux1|Mux26~3_combout ),
	.cin(gnd),
	.combout(\main_processor|DP|mux_data|Mux5~3_combout ),
	.cout());
// synopsys translate_off
defparam \main_processor|DP|mux_data|Mux5~3 .lut_mask = 16'hF2F0;
defparam \main_processor|DP|mux_data|Mux5~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X50_Y29_N23
dffeas \main_processor|DP|ir_register|Q[26] (
	.clk(\cpuClk~input_o ),
	.d(\main_processor|DP|mux_data|Mux5~3_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\main_processor|CONTROL_UNIT|ld_IR~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\main_processor|DP|ir_register|Q [26]),
	.prn(vcc));
// synopsys translate_off
defparam \main_processor|DP|ir_register|Q[26] .is_wysiwyg = "true";
defparam \main_processor|DP|ir_register|Q[26] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X47_Y29_N26
cycloneive_lcell_comb \main_processor|CONTROL_UNIT|ALU_op[2]~0 (
// Equation(s):
// \main_processor|CONTROL_UNIT|ALU_op[2]~0_combout  = (\main_processor|DP|ir_register|Q [26]) # ((\main_processor|DP|ir_register|Q [25] & (!\main_processor|CONTROL_UNIT|Equal14~0_combout )) # (!\main_processor|DP|ir_register|Q [25] & 
// ((!\main_processor|CONTROL_UNIT|Equal12~0_combout ))))

	.dataa(\main_processor|DP|ir_register|Q [26]),
	.datab(\main_processor|DP|ir_register|Q [25]),
	.datac(\main_processor|CONTROL_UNIT|Equal14~0_combout ),
	.datad(\main_processor|CONTROL_UNIT|Equal12~0_combout ),
	.cin(gnd),
	.combout(\main_processor|CONTROL_UNIT|ALU_op[2]~0_combout ),
	.cout());
// synopsys translate_off
defparam \main_processor|CONTROL_UNIT|ALU_op[2]~0 .lut_mask = 16'hAEBF;
defparam \main_processor|CONTROL_UNIT|ALU_op[2]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X47_Y29_N0
cycloneive_lcell_comb \main_processor|CONTROL_UNIT|A_Mux~3 (
// Equation(s):
// \main_processor|CONTROL_UNIT|A_Mux~3_combout  = (\main_processor|CONTROL_UNIT|ALU_op[2]~2_combout  & (\main_processor|CONTROL_UNIT|A_Mux~0_combout  & (\main_processor|CONTROL_UNIT|ALU_op[2]~0_combout  & \main_processor|CONTROL_UNIT|ALU_op[2]~3_combout )))

	.dataa(\main_processor|CONTROL_UNIT|ALU_op[2]~2_combout ),
	.datab(\main_processor|CONTROL_UNIT|A_Mux~0_combout ),
	.datac(\main_processor|CONTROL_UNIT|ALU_op[2]~0_combout ),
	.datad(\main_processor|CONTROL_UNIT|ALU_op[2]~3_combout ),
	.cin(gnd),
	.combout(\main_processor|CONTROL_UNIT|A_Mux~3_combout ),
	.cout());
// synopsys translate_off
defparam \main_processor|CONTROL_UNIT|A_Mux~3 .lut_mask = 16'h8000;
defparam \main_processor|CONTROL_UNIT|A_Mux~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y29_N26
cycloneive_lcell_comb \main_processor|CONTROL_UNIT|A_Mux~4 (
// Equation(s):
// \main_processor|CONTROL_UNIT|A_Mux~4_combout  = (\main_processor|CONTROL_UNIT|A_Mux~2_combout  & ((\main_processor|CONTROL_UNIT|Equal7~1_combout ) # ((!\main_processor|CONTROL_UNIT|A_Mux~3_combout  & !\main_processor|CONTROL_UNIT|Equal7~2_combout ))))

	.dataa(\main_processor|CONTROL_UNIT|A_Mux~2_combout ),
	.datab(\main_processor|CONTROL_UNIT|A_Mux~3_combout ),
	.datac(\main_processor|CONTROL_UNIT|Equal7~2_combout ),
	.datad(\main_processor|CONTROL_UNIT|Equal7~1_combout ),
	.cin(gnd),
	.combout(\main_processor|CONTROL_UNIT|A_Mux~4_combout ),
	.cout());
// synopsys translate_off
defparam \main_processor|CONTROL_UNIT|A_Mux~4 .lut_mask = 16'hAA02;
defparam \main_processor|CONTROL_UNIT|A_Mux~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y29_N8
cycloneive_lcell_comb \main_processor|CONTROL_UNIT|A_Mux~5 (
// Equation(s):
// \main_processor|CONTROL_UNIT|A_Mux~5_combout  = (\main_processor|RC|Enable_PD~q  & (\main_processor|CONTROL_UNIT|A_Mux~1_combout  & ((\main_processor|CONTROL_UNIT|A_Mux~4_combout ) # (\main_processor|CONTROL_UNIT|Equal7~3_combout ))))

	.dataa(\main_processor|RC|Enable_PD~q ),
	.datab(\main_processor|CONTROL_UNIT|A_Mux~1_combout ),
	.datac(\main_processor|CONTROL_UNIT|A_Mux~4_combout ),
	.datad(\main_processor|CONTROL_UNIT|Equal7~3_combout ),
	.cin(gnd),
	.combout(\main_processor|CONTROL_UNIT|A_Mux~5_combout ),
	.cout());
// synopsys translate_off
defparam \main_processor|CONTROL_UNIT|A_Mux~5 .lut_mask = 16'h8880;
defparam \main_processor|CONTROL_UNIT|A_Mux~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y29_N30
cycloneive_lcell_comb \main_processor|CONTROL_UNIT|A_Mux (
// Equation(s):
// \main_processor|CONTROL_UNIT|A_Mux~combout  = (\main_processor|CONTROL_UNIT|A_Mux~5_combout  & ((\main_processor|CONTROL_UNIT|Equal7~1_combout ))) # (!\main_processor|CONTROL_UNIT|A_Mux~5_combout  & (\main_processor|CONTROL_UNIT|A_Mux~combout ))

	.dataa(\main_processor|CONTROL_UNIT|A_Mux~5_combout ),
	.datab(gnd),
	.datac(\main_processor|CONTROL_UNIT|A_Mux~combout ),
	.datad(\main_processor|CONTROL_UNIT|Equal7~1_combout ),
	.cin(gnd),
	.combout(\main_processor|CONTROL_UNIT|A_Mux~combout ),
	.cout());
// synopsys translate_off
defparam \main_processor|CONTROL_UNIT|A_Mux .lut_mask = 16'hFA50;
defparam \main_processor|CONTROL_UNIT|A_Mux .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y25_N6
cycloneive_lcell_comb \main_processor|DP|A_multiplexer|f[25]~25 (
// Equation(s):
// \main_processor|DP|A_multiplexer|f[25]~25_combout  = (!\main_processor|CONTROL_UNIT|A_Mux~combout  & ((\main_processor|DP|mux_data|Mux6~2_combout ) # ((\main_processor|DP|mux_data|Mux31~2_combout  & \main_processor|DP|alu_component|mux1|Mux25~3_combout 
// ))))

	.dataa(\main_processor|CONTROL_UNIT|A_Mux~combout ),
	.datab(\main_processor|DP|mux_data|Mux31~2_combout ),
	.datac(\main_processor|DP|alu_component|mux1|Mux25~3_combout ),
	.datad(\main_processor|DP|mux_data|Mux6~2_combout ),
	.cin(gnd),
	.combout(\main_processor|DP|A_multiplexer|f[25]~25_combout ),
	.cout());
// synopsys translate_off
defparam \main_processor|DP|A_multiplexer|f[25]~25 .lut_mask = 16'h5540;
defparam \main_processor|DP|A_multiplexer|f[25]~25 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X50_Y25_N7
dffeas \main_processor|DP|A_register|Q[25] (
	.clk(\cpuClk~inputclkctrl_outclk ),
	.d(\main_processor|DP|A_multiplexer|f[25]~25_combout ),
	.asdata(vcc),
	.clrn(!\main_processor|CONTROL_UNIT|clr_A~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\main_processor|CONTROL_UNIT|ld_A~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\main_processor|DP|A_register|Q [25]),
	.prn(vcc));
// synopsys translate_off
defparam \main_processor|DP|A_register|Q[25] .is_wysiwyg = "true";
defparam \main_processor|DP|A_register|Q[25] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X50_Y25_N2
cycloneive_lcell_comb \main_processor|DP|im_mux1_component|f[25]~24 (
// Equation(s):
// \main_processor|DP|im_mux1_component|f[25]~24_combout  = (\main_processor|CONTROL_UNIT|IM_MUX1~combout  & ((\main_processor|DP|ir_register|Q [9]))) # (!\main_processor|CONTROL_UNIT|IM_MUX1~combout  & (\main_processor|DP|A_register|Q [25]))

	.dataa(\main_processor|DP|A_register|Q [25]),
	.datab(\main_processor|DP|ir_register|Q [9]),
	.datac(\main_processor|CONTROL_UNIT|IM_MUX1~combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\main_processor|DP|im_mux1_component|f[25]~24_combout ),
	.cout());
// synopsys translate_off
defparam \main_processor|DP|im_mux1_component|f[25]~24 .lut_mask = 16'hCACA;
defparam \main_processor|DP|im_mux1_component|f[25]~24 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y25_N12
cycloneive_lcell_comb \main_processor|DP|alu_component|mux1|Mux24~0 (
// Equation(s):
// \main_processor|DP|alu_component|mux1|Mux24~0_combout  = (\main_processor|CONTROL_UNIT|ALU_op [0] & (\main_processor|DP|im_mux1_component|f[25]~24_combout )) # (!\main_processor|CONTROL_UNIT|ALU_op [0] & 
// ((\main_processor|DP|im_mux1_component|f[23]~22_combout )))

	.dataa(gnd),
	.datab(\main_processor|DP|im_mux1_component|f[25]~24_combout ),
	.datac(\main_processor|DP|im_mux1_component|f[23]~22_combout ),
	.datad(\main_processor|CONTROL_UNIT|ALU_op [0]),
	.cin(gnd),
	.combout(\main_processor|DP|alu_component|mux1|Mux24~0_combout ),
	.cout());
// synopsys translate_off
defparam \main_processor|DP|alu_component|mux1|Mux24~0 .lut_mask = 16'hCCF0;
defparam \main_processor|DP|alu_component|mux1|Mux24~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y25_N28
cycloneive_lcell_comb \main_processor|DP|alu_component|mux1|Mux24~1 (
// Equation(s):
// \main_processor|DP|alu_component|mux1|Mux24~1_combout  = \main_processor|DP|im_mux1_component|f[24]~23_combout  $ (((\main_processor|CONTROL_UNIT|ALU_op [1] & \main_processor|DP|alu_component|adder1|s6|p4|cout~0_combout )))

	.dataa(gnd),
	.datab(\main_processor|DP|im_mux1_component|f[24]~23_combout ),
	.datac(\main_processor|CONTROL_UNIT|ALU_op [1]),
	.datad(\main_processor|DP|alu_component|adder1|s6|p4|cout~0_combout ),
	.cin(gnd),
	.combout(\main_processor|DP|alu_component|mux1|Mux24~1_combout ),
	.cout());
// synopsys translate_off
defparam \main_processor|DP|alu_component|mux1|Mux24~1 .lut_mask = 16'h3CCC;
defparam \main_processor|DP|alu_component|mux1|Mux24~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y25_N18
cycloneive_lcell_comb \main_processor|DP|alu_component|mux1|Mux24~2 (
// Equation(s):
// \main_processor|DP|alu_component|mux1|Mux24~2_combout  = (\main_processor|CONTROL_UNIT|ALU_op [1] & ((\main_processor|DP|im_mux2_component|Mux7~0_combout  $ (\main_processor|DP|alu_component|mux1|Mux24~1_combout )))) # 
// (!\main_processor|CONTROL_UNIT|ALU_op [1] & ((\main_processor|CONTROL_UNIT|ALU_op [0] & ((\main_processor|DP|im_mux2_component|Mux7~0_combout ) # (\main_processor|DP|alu_component|mux1|Mux24~1_combout ))) # (!\main_processor|CONTROL_UNIT|ALU_op [0] & 
// (\main_processor|DP|im_mux2_component|Mux7~0_combout  & \main_processor|DP|alu_component|mux1|Mux24~1_combout ))))

	.dataa(\main_processor|CONTROL_UNIT|ALU_op [0]),
	.datab(\main_processor|CONTROL_UNIT|ALU_op [1]),
	.datac(\main_processor|DP|im_mux2_component|Mux7~0_combout ),
	.datad(\main_processor|DP|alu_component|mux1|Mux24~1_combout ),
	.cin(gnd),
	.combout(\main_processor|DP|alu_component|mux1|Mux24~2_combout ),
	.cout());
// synopsys translate_off
defparam \main_processor|DP|alu_component|mux1|Mux24~2 .lut_mask = 16'h3EE0;
defparam \main_processor|DP|alu_component|mux1|Mux24~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y25_N22
cycloneive_lcell_comb \main_processor|DP|alu_component|mux1|Mux24~3 (
// Equation(s):
// \main_processor|DP|alu_component|mux1|Mux24~3_combout  = (\main_processor|CONTROL_UNIT|ALU_op [2] & ((\main_processor|CONTROL_UNIT|ALU_op [1] & ((!\main_processor|DP|alu_component|mux1|Mux24~2_combout ))) # (!\main_processor|CONTROL_UNIT|ALU_op [1] & 
// (\main_processor|DP|alu_component|mux1|Mux24~0_combout )))) # (!\main_processor|CONTROL_UNIT|ALU_op [2] & (((\main_processor|DP|alu_component|mux1|Mux24~2_combout ))))

	.dataa(\main_processor|DP|alu_component|mux1|Mux24~0_combout ),
	.datab(\main_processor|CONTROL_UNIT|ALU_op [2]),
	.datac(\main_processor|CONTROL_UNIT|ALU_op [1]),
	.datad(\main_processor|DP|alu_component|mux1|Mux24~2_combout ),
	.cin(gnd),
	.combout(\main_processor|DP|alu_component|mux1|Mux24~3_combout ),
	.cout());
// synopsys translate_off
defparam \main_processor|DP|alu_component|mux1|Mux24~3 .lut_mask = 16'h3BC8;
defparam \main_processor|DP|alu_component|mux1|Mux24~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y25_N16
cycloneive_lcell_comb \main_processor|DP|mux_data|Mux7~3 (
// Equation(s):
// \main_processor|DP|mux_data|Mux7~3_combout  = (\main_processor|DP|mux_data|Mux7~2_combout ) # ((\main_processor|DP|alu_component|mux1|Mux24~3_combout  & (\main_processor|CONTROL_UNIT|DATA_Mux [1] & !\main_processor|CONTROL_UNIT|DATA_Mux [0])))

	.dataa(\main_processor|DP|alu_component|mux1|Mux24~3_combout ),
	.datab(\main_processor|CONTROL_UNIT|DATA_Mux [1]),
	.datac(\main_processor|DP|mux_data|Mux7~2_combout ),
	.datad(\main_processor|CONTROL_UNIT|DATA_Mux [0]),
	.cin(gnd),
	.combout(\main_processor|DP|mux_data|Mux7~3_combout ),
	.cout());
// synopsys translate_off
defparam \main_processor|DP|mux_data|Mux7~3 .lut_mask = 16'hF0F8;
defparam \main_processor|DP|mux_data|Mux7~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X50_Y25_N17
dffeas \main_processor|DP|ir_register|Q[24] (
	.clk(\cpuClk~input_o ),
	.d(\main_processor|DP|mux_data|Mux7~3_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\main_processor|CONTROL_UNIT|ld_IR~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\main_processor|DP|ir_register|Q [24]),
	.prn(vcc));
// synopsys translate_off
defparam \main_processor|DP|ir_register|Q[24] .is_wysiwyg = "true";
defparam \main_processor|DP|ir_register|Q[24] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X47_Y29_N4
cycloneive_lcell_comb \main_processor|CONTROL_UNIT|ALU_op[2]~1 (
// Equation(s):
// \main_processor|CONTROL_UNIT|ALU_op[2]~1_combout  = (\main_processor|DP|ir_register|Q [26] & ((\main_processor|DP|ir_register|Q [25]) # (!\main_processor|DP|ir_register|Q [27]))) # (!\main_processor|DP|ir_register|Q [26] & 
// (!\main_processor|DP|ir_register|Q [27] & \main_processor|DP|ir_register|Q [25]))

	.dataa(\main_processor|DP|ir_register|Q [26]),
	.datab(gnd),
	.datac(\main_processor|DP|ir_register|Q [27]),
	.datad(\main_processor|DP|ir_register|Q [25]),
	.cin(gnd),
	.combout(\main_processor|CONTROL_UNIT|ALU_op[2]~1_combout ),
	.cout());
// synopsys translate_off
defparam \main_processor|CONTROL_UNIT|ALU_op[2]~1 .lut_mask = 16'hAF0A;
defparam \main_processor|CONTROL_UNIT|ALU_op[2]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X47_Y29_N10
cycloneive_lcell_comb \main_processor|CONTROL_UNIT|ALU_op[2]~2 (
// Equation(s):
// \main_processor|CONTROL_UNIT|ALU_op[2]~2_combout  = ((\main_processor|CONTROL_UNIT|ALU_op[2]~1_combout ) # (!\main_processor|DP|ir_register|Q [24])) # (!\main_processor|CONTROL_UNIT|Equal10~0_combout )

	.dataa(gnd),
	.datab(\main_processor|CONTROL_UNIT|Equal10~0_combout ),
	.datac(\main_processor|DP|ir_register|Q [24]),
	.datad(\main_processor|CONTROL_UNIT|ALU_op[2]~1_combout ),
	.cin(gnd),
	.combout(\main_processor|CONTROL_UNIT|ALU_op[2]~2_combout ),
	.cout());
// synopsys translate_off
defparam \main_processor|CONTROL_UNIT|ALU_op[2]~2 .lut_mask = 16'hFF3F;
defparam \main_processor|CONTROL_UNIT|ALU_op[2]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y29_N14
cycloneive_lcell_comb \main_processor|CONTROL_UNIT|ALU_op[2]~4 (
// Equation(s):
// \main_processor|CONTROL_UNIT|ALU_op[2]~4_combout  = ((\main_processor|CONTROL_UNIT|ALU_op[2]~2_combout  & (!\main_processor|CONTROL_UNIT|Equal7~0_combout  & \main_processor|CONTROL_UNIT|ALU_op[2]~0_combout ))) # 
// (!\main_processor|CONTROL_UNIT|ALU_op[2]~3_combout )

	.dataa(\main_processor|CONTROL_UNIT|ALU_op[2]~2_combout ),
	.datab(\main_processor|CONTROL_UNIT|Equal7~0_combout ),
	.datac(\main_processor|CONTROL_UNIT|ALU_op[2]~0_combout ),
	.datad(\main_processor|CONTROL_UNIT|ALU_op[2]~3_combout ),
	.cin(gnd),
	.combout(\main_processor|CONTROL_UNIT|ALU_op[2]~4_combout ),
	.cout());
// synopsys translate_off
defparam \main_processor|CONTROL_UNIT|ALU_op[2]~4 .lut_mask = 16'h20FF;
defparam \main_processor|CONTROL_UNIT|ALU_op[2]~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y29_N24
cycloneive_lcell_comb \main_processor|CONTROL_UNIT|ALU_op[2] (
// Equation(s):
// \main_processor|CONTROL_UNIT|ALU_op [2] = (GLOBAL(\main_processor|CONTROL_UNIT|IM_MUX1~2clkctrl_outclk ) & ((\main_processor|CONTROL_UNIT|ALU_op[2]~4_combout ))) # (!GLOBAL(\main_processor|CONTROL_UNIT|IM_MUX1~2clkctrl_outclk ) & 
// (\main_processor|CONTROL_UNIT|ALU_op [2]))

	.dataa(gnd),
	.datab(\main_processor|CONTROL_UNIT|ALU_op [2]),
	.datac(\main_processor|CONTROL_UNIT|ALU_op[2]~4_combout ),
	.datad(\main_processor|CONTROL_UNIT|IM_MUX1~2clkctrl_outclk ),
	.cin(gnd),
	.combout(\main_processor|CONTROL_UNIT|ALU_op [2]),
	.cout());
// synopsys translate_off
defparam \main_processor|CONTROL_UNIT|ALU_op[2] .lut_mask = 16'hF0CC;
defparam \main_processor|CONTROL_UNIT|ALU_op[2] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y29_N12
cycloneive_lcell_comb \main_processor|DP|im_mux2_component|Mux0~0 (
// Equation(s):
// \main_processor|DP|im_mux2_component|Mux0~0_combout  = (!\main_processor|CONTROL_UNIT|IM_MUX2 [0] & (!\main_processor|CONTROL_UNIT|IM_MUX2 [1] & \main_processor|DP|B_register|Q [31]))

	.dataa(\main_processor|CONTROL_UNIT|IM_MUX2 [0]),
	.datab(gnd),
	.datac(\main_processor|CONTROL_UNIT|IM_MUX2 [1]),
	.datad(\main_processor|DP|B_register|Q [31]),
	.cin(gnd),
	.combout(\main_processor|DP|im_mux2_component|Mux0~0_combout ),
	.cout());
// synopsys translate_off
defparam \main_processor|DP|im_mux2_component|Mux0~0 .lut_mask = 16'h0500;
defparam \main_processor|DP|im_mux2_component|Mux0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X48_Y29_N10
cycloneive_lcell_comb \main_processor|DP|im_mux1_component|f[31]~30 (
// Equation(s):
// \main_processor|DP|im_mux1_component|f[31]~30_combout  = (\main_processor|CONTROL_UNIT|IM_MUX1~combout  & (\main_processor|DP|ir_register|Q [15])) # (!\main_processor|CONTROL_UNIT|IM_MUX1~combout  & ((\main_processor|DP|A_register|Q [31])))

	.dataa(\main_processor|CONTROL_UNIT|IM_MUX1~combout ),
	.datab(\main_processor|DP|ir_register|Q [15]),
	.datac(gnd),
	.datad(\main_processor|DP|A_register|Q [31]),
	.cin(gnd),
	.combout(\main_processor|DP|im_mux1_component|f[31]~30_combout ),
	.cout());
// synopsys translate_off
defparam \main_processor|DP|im_mux1_component|f[31]~30 .lut_mask = 16'hDD88;
defparam \main_processor|DP|im_mux1_component|f[31]~30 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y29_N22
cycloneive_lcell_comb \main_processor|DP|alu_component|mux1|Mux31~1 (
// Equation(s):
// \main_processor|DP|alu_component|mux1|Mux31~1_combout  = (\main_processor|CONTROL_UNIT|ALU_op [2] & (((\main_processor|CONTROL_UNIT|ALU_op [0])))) # (!\main_processor|CONTROL_UNIT|ALU_op [2] & ((\main_processor|DP|im_mux2_component|Mux0~0_combout  & 
// ((\main_processor|DP|im_mux1_component|f[31]~30_combout ) # (\main_processor|CONTROL_UNIT|ALU_op [0]))) # (!\main_processor|DP|im_mux2_component|Mux0~0_combout  & (\main_processor|DP|im_mux1_component|f[31]~30_combout  & 
// \main_processor|CONTROL_UNIT|ALU_op [0]))))

	.dataa(\main_processor|CONTROL_UNIT|ALU_op [2]),
	.datab(\main_processor|DP|im_mux2_component|Mux0~0_combout ),
	.datac(\main_processor|DP|im_mux1_component|f[31]~30_combout ),
	.datad(\main_processor|CONTROL_UNIT|ALU_op [0]),
	.cin(gnd),
	.combout(\main_processor|DP|alu_component|mux1|Mux31~1_combout ),
	.cout());
// synopsys translate_off
defparam \main_processor|DP|alu_component|mux1|Mux31~1 .lut_mask = 16'hFE40;
defparam \main_processor|DP|alu_component|mux1|Mux31~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y29_N16
cycloneive_lcell_comb \main_processor|DP|alu_component|mux1|Mux31~2 (
// Equation(s):
// \main_processor|DP|alu_component|mux1|Mux31~2_combout  = (!\main_processor|CONTROL_UNIT|ALU_op [1] & ((\main_processor|CONTROL_UNIT|ALU_op [2] & (!\main_processor|DP|alu_component|mux1|Mux31~1_combout  & 
// \main_processor|DP|im_mux1_component|f[30]~29_combout )) # (!\main_processor|CONTROL_UNIT|ALU_op [2] & (\main_processor|DP|alu_component|mux1|Mux31~1_combout ))))

	.dataa(\main_processor|CONTROL_UNIT|ALU_op [2]),
	.datab(\main_processor|CONTROL_UNIT|ALU_op [1]),
	.datac(\main_processor|DP|alu_component|mux1|Mux31~1_combout ),
	.datad(\main_processor|DP|im_mux1_component|f[30]~29_combout ),
	.cin(gnd),
	.combout(\main_processor|DP|alu_component|mux1|Mux31~2_combout ),
	.cout());
// synopsys translate_off
defparam \main_processor|DP|alu_component|mux1|Mux31~2 .lut_mask = 16'h1210;
defparam \main_processor|DP|alu_component|mux1|Mux31~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y30_N18
cycloneive_lcell_comb \main_processor|DP|Data_Memory_Module|data_out~31 (
// Equation(s):
// \main_processor|DP|Data_Memory_Module|data_out~31_combout  = (\main_processor|CONTROL_UNIT|en~q  & (\main_processor|DP|Data_Memory_Module|Memory_rtl_0|auto_generated|ram_block1a31  & !\main_processor|CONTROL_UNIT|wen~q ))

	.dataa(gnd),
	.datab(\main_processor|CONTROL_UNIT|en~q ),
	.datac(\main_processor|DP|Data_Memory_Module|Memory_rtl_0|auto_generated|ram_block1a31 ),
	.datad(\main_processor|CONTROL_UNIT|wen~q ),
	.cin(gnd),
	.combout(\main_processor|DP|Data_Memory_Module|data_out~31_combout ),
	.cout());
// synopsys translate_off
defparam \main_processor|DP|Data_Memory_Module|data_out~31 .lut_mask = 16'h00C0;
defparam \main_processor|DP|Data_Memory_Module|data_out~31 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X50_Y30_N19
dffeas \main_processor|DP|Data_Memory_Module|data_out[31] (
	.clk(!\cpuClk~inputclkctrl_outclk ),
	.d(\main_processor|DP|Data_Memory_Module|data_out~31_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\main_processor|DP|Data_Memory_Module|data_out [31]),
	.prn(vcc));
// synopsys translate_off
defparam \main_processor|DP|Data_Memory_Module|data_out[31] .is_wysiwyg = "true";
defparam \main_processor|DP|Data_Memory_Module|data_out[31] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X49_Y29_N26
cycloneive_lcell_comb \main_processor|DP|mux_data|Mux0~0 (
// Equation(s):
// \main_processor|DP|mux_data|Mux0~0_combout  = (!\main_processor|CONTROL_UNIT|DATA_Mux [1] & ((\main_processor|CONTROL_UNIT|DATA_Mux [0] & (\main_processor|DP|Data_Memory_Module|data_out [31])) # (!\main_processor|CONTROL_UNIT|DATA_Mux [0] & 
// ((\main_memory|altsyncram_component|auto_generated|q_a [31])))))

	.dataa(\main_processor|DP|Data_Memory_Module|data_out [31]),
	.datab(\main_processor|CONTROL_UNIT|DATA_Mux [1]),
	.datac(\main_memory|altsyncram_component|auto_generated|q_a [31]),
	.datad(\main_processor|CONTROL_UNIT|DATA_Mux [0]),
	.cin(gnd),
	.combout(\main_processor|DP|mux_data|Mux0~0_combout ),
	.cout());
// synopsys translate_off
defparam \main_processor|DP|mux_data|Mux0~0 .lut_mask = 16'h2230;
defparam \main_processor|DP|mux_data|Mux0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y29_N14
cycloneive_lcell_comb \main_processor|DP|alu_component|adder1|s8|p4|s~0 (
// Equation(s):
// \main_processor|DP|alu_component|adder1|s8|p4|s~0_combout  = \main_processor|CONTROL_UNIT|ALU_op [2] $ (((\main_processor|DP|B_register|Q [31] & (!\main_processor|CONTROL_UNIT|IM_MUX2 [1] & !\main_processor|CONTROL_UNIT|IM_MUX2 [0]))))

	.dataa(\main_processor|CONTROL_UNIT|ALU_op [2]),
	.datab(\main_processor|DP|B_register|Q [31]),
	.datac(\main_processor|CONTROL_UNIT|IM_MUX2 [1]),
	.datad(\main_processor|CONTROL_UNIT|IM_MUX2 [0]),
	.cin(gnd),
	.combout(\main_processor|DP|alu_component|adder1|s8|p4|s~0_combout ),
	.cout());
// synopsys translate_off
defparam \main_processor|DP|alu_component|adder1|s8|p4|s~0 .lut_mask = 16'hAAA6;
defparam \main_processor|DP|alu_component|adder1|s8|p4|s~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y28_N0
cycloneive_lcell_comb \main_processor|DP|im_mux2_component|Mux1~0 (
// Equation(s):
// \main_processor|DP|im_mux2_component|Mux1~0_combout  = (\main_processor|DP|B_register|Q [30] & (!\main_processor|CONTROL_UNIT|IM_MUX2 [1] & !\main_processor|CONTROL_UNIT|IM_MUX2 [0]))

	.dataa(gnd),
	.datab(\main_processor|DP|B_register|Q [30]),
	.datac(\main_processor|CONTROL_UNIT|IM_MUX2 [1]),
	.datad(\main_processor|CONTROL_UNIT|IM_MUX2 [0]),
	.cin(gnd),
	.combout(\main_processor|DP|im_mux2_component|Mux1~0_combout ),
	.cout());
// synopsys translate_off
defparam \main_processor|DP|im_mux2_component|Mux1~0 .lut_mask = 16'h000C;
defparam \main_processor|DP|im_mux2_component|Mux1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y29_N18
cycloneive_lcell_comb \main_processor|DP|alu_component|adder1|s8|p2|cout~0 (
// Equation(s):
// \main_processor|DP|alu_component|adder1|s8|p2|cout~0_combout  = (\main_processor|DP|im_mux1_component|f[29]~28_combout  & ((\main_processor|DP|alu_component|adder1|s8|p1|cout~0_combout ) # (\main_processor|DP|im_mux2_component|Mux2~0_combout  $ 
// (\main_processor|CONTROL_UNIT|ALU_op [2])))) # (!\main_processor|DP|im_mux1_component|f[29]~28_combout  & (\main_processor|DP|alu_component|adder1|s8|p1|cout~0_combout  & (\main_processor|DP|im_mux2_component|Mux2~0_combout  $ 
// (\main_processor|CONTROL_UNIT|ALU_op [2]))))

	.dataa(\main_processor|DP|im_mux2_component|Mux2~0_combout ),
	.datab(\main_processor|DP|im_mux1_component|f[29]~28_combout ),
	.datac(\main_processor|CONTROL_UNIT|ALU_op [2]),
	.datad(\main_processor|DP|alu_component|adder1|s8|p1|cout~0_combout ),
	.cin(gnd),
	.combout(\main_processor|DP|alu_component|adder1|s8|p2|cout~0_combout ),
	.cout());
// synopsys translate_off
defparam \main_processor|DP|alu_component|adder1|s8|p2|cout~0 .lut_mask = 16'hDE48;
defparam \main_processor|DP|alu_component|adder1|s8|p2|cout~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y29_N10
cycloneive_lcell_comb \main_processor|DP|alu_component|adder1|s8|p3|cout~0 (
// Equation(s):
// \main_processor|DP|alu_component|adder1|s8|p3|cout~0_combout  = (\main_processor|DP|im_mux1_component|f[30]~29_combout  & ((\main_processor|DP|alu_component|adder1|s8|p2|cout~0_combout ) # (\main_processor|DP|im_mux2_component|Mux1~0_combout  $ 
// (\main_processor|CONTROL_UNIT|ALU_op [2])))) # (!\main_processor|DP|im_mux1_component|f[30]~29_combout  & (\main_processor|DP|alu_component|adder1|s8|p2|cout~0_combout  & (\main_processor|DP|im_mux2_component|Mux1~0_combout  $ 
// (\main_processor|CONTROL_UNIT|ALU_op [2]))))

	.dataa(\main_processor|DP|im_mux2_component|Mux1~0_combout ),
	.datab(\main_processor|DP|im_mux1_component|f[30]~29_combout ),
	.datac(\main_processor|CONTROL_UNIT|ALU_op [2]),
	.datad(\main_processor|DP|alu_component|adder1|s8|p2|cout~0_combout ),
	.cin(gnd),
	.combout(\main_processor|DP|alu_component|adder1|s8|p3|cout~0_combout ),
	.cout());
// synopsys translate_off
defparam \main_processor|DP|alu_component|adder1|s8|p3|cout~0 .lut_mask = 16'hDE48;
defparam \main_processor|DP|alu_component|adder1|s8|p3|cout~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y29_N24
cycloneive_lcell_comb \main_processor|DP|alu_component|mux1|Mux31~0 (
// Equation(s):
// \main_processor|DP|alu_component|mux1|Mux31~0_combout  = (\main_processor|CONTROL_UNIT|ALU_op [1] & (\main_processor|DP|alu_component|adder1|s8|p4|s~0_combout  $ (\main_processor|DP|im_mux1_component|f[31]~30_combout  $ 
// (\main_processor|DP|alu_component|adder1|s8|p3|cout~0_combout ))))

	.dataa(\main_processor|CONTROL_UNIT|ALU_op [1]),
	.datab(\main_processor|DP|alu_component|adder1|s8|p4|s~0_combout ),
	.datac(\main_processor|DP|im_mux1_component|f[31]~30_combout ),
	.datad(\main_processor|DP|alu_component|adder1|s8|p3|cout~0_combout ),
	.cin(gnd),
	.combout(\main_processor|DP|alu_component|mux1|Mux31~0_combout ),
	.cout());
// synopsys translate_off
defparam \main_processor|DP|alu_component|mux1|Mux31~0 .lut_mask = 16'h8228;
defparam \main_processor|DP|alu_component|mux1|Mux31~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y29_N18
cycloneive_lcell_comb \main_processor|DP|mux_data|Mux0~1 (
// Equation(s):
// \main_processor|DP|mux_data|Mux0~1_combout  = (\main_processor|DP|mux_data|Mux0~0_combout ) # ((\main_processor|DP|mux_data|Mux31~2_combout  & ((\main_processor|DP|alu_component|mux1|Mux31~2_combout ) # 
// (\main_processor|DP|alu_component|mux1|Mux31~0_combout ))))

	.dataa(\main_processor|DP|alu_component|mux1|Mux31~2_combout ),
	.datab(\main_processor|DP|mux_data|Mux31~2_combout ),
	.datac(\main_processor|DP|mux_data|Mux0~0_combout ),
	.datad(\main_processor|DP|alu_component|mux1|Mux31~0_combout ),
	.cin(gnd),
	.combout(\main_processor|DP|mux_data|Mux0~1_combout ),
	.cout());
// synopsys translate_off
defparam \main_processor|DP|mux_data|Mux0~1 .lut_mask = 16'hFCF8;
defparam \main_processor|DP|mux_data|Mux0~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X49_Y29_N1
dffeas \main_processor|DP|ir_register|Q[31] (
	.clk(\cpuClk~input_o ),
	.d(gnd),
	.asdata(\main_processor|DP|mux_data|Mux0~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\main_processor|CONTROL_UNIT|ld_IR~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\main_processor|DP|ir_register|Q [31]),
	.prn(vcc));
// synopsys translate_off
defparam \main_processor|DP|ir_register|Q[31] .is_wysiwyg = "true";
defparam \main_processor|DP|ir_register|Q[31] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X49_Y29_N12
cycloneive_lcell_comb \main_processor|CONTROL_UNIT|REG_Mux~0 (
// Equation(s):
// \main_processor|CONTROL_UNIT|REG_Mux~0_combout  = (!\main_processor|DP|ir_register|Q [31] & (\main_processor|DP|ir_register|Q [29] & !\main_processor|DP|ir_register|Q [30]))

	.dataa(\main_processor|DP|ir_register|Q [31]),
	.datab(gnd),
	.datac(\main_processor|DP|ir_register|Q [29]),
	.datad(\main_processor|DP|ir_register|Q [30]),
	.cin(gnd),
	.combout(\main_processor|CONTROL_UNIT|REG_Mux~0_combout ),
	.cout());
// synopsys translate_off
defparam \main_processor|CONTROL_UNIT|REG_Mux~0 .lut_mask = 16'h0050;
defparam \main_processor|CONTROL_UNIT|REG_Mux~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y28_N22
cycloneive_lcell_comb \main_processor|CONTROL_UNIT|wen~0 (
// Equation(s):
// \main_processor|CONTROL_UNIT|wen~0_combout  = (!\main_processor|CONTROL_UNIT|present_state.state_1~q  & (\main_processor|CONTROL_UNIT|wen~q  & ((!\cpuClk~input_o ) # (!\main_processor|CONTROL_UNIT|present_state.state_2~q ))))

	.dataa(\main_processor|CONTROL_UNIT|present_state.state_2~q ),
	.datab(\main_processor|CONTROL_UNIT|present_state.state_1~q ),
	.datac(\main_processor|CONTROL_UNIT|wen~q ),
	.datad(\cpuClk~input_o ),
	.cin(gnd),
	.combout(\main_processor|CONTROL_UNIT|wen~0_combout ),
	.cout());
// synopsys translate_off
defparam \main_processor|CONTROL_UNIT|wen~0 .lut_mask = 16'h1030;
defparam \main_processor|CONTROL_UNIT|wen~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y28_N14
cycloneive_lcell_comb \main_processor|CONTROL_UNIT|wen~1 (
// Equation(s):
// \main_processor|CONTROL_UNIT|wen~1_combout  = (\main_processor|CONTROL_UNIT|wen~0_combout ) # ((\main_processor|CONTROL_UNIT|present_state.state_2~q  & (\main_processor|CONTROL_UNIT|REG_Mux~0_combout  & \cpuClk~input_o )))

	.dataa(\main_processor|CONTROL_UNIT|present_state.state_2~q ),
	.datab(\main_processor|CONTROL_UNIT|REG_Mux~0_combout ),
	.datac(\cpuClk~input_o ),
	.datad(\main_processor|CONTROL_UNIT|wen~0_combout ),
	.cin(gnd),
	.combout(\main_processor|CONTROL_UNIT|wen~1_combout ),
	.cout());
// synopsys translate_off
defparam \main_processor|CONTROL_UNIT|wen~1 .lut_mask = 16'hFF80;
defparam \main_processor|CONTROL_UNIT|wen~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X50_Y28_N15
dffeas \main_processor|CONTROL_UNIT|wen (
	.clk(!\memClk~inputclkctrl_outclk ),
	.d(\main_processor|CONTROL_UNIT|wen~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\main_processor|CONTROL_UNIT|wen~q ),
	.prn(vcc));
// synopsys translate_off
defparam \main_processor|CONTROL_UNIT|wen .is_wysiwyg = "true";
defparam \main_processor|CONTROL_UNIT|wen .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X50_Y28_N8
cycloneive_lcell_comb \main_processor|DP|Data_Memory_Module|Memory~41 (
// Equation(s):
// \main_processor|DP|Data_Memory_Module|Memory~41_combout  = (\main_processor|CONTROL_UNIT|wen~q  & \main_processor|CONTROL_UNIT|en~q )

	.dataa(gnd),
	.datab(gnd),
	.datac(\main_processor|CONTROL_UNIT|wen~q ),
	.datad(\main_processor|CONTROL_UNIT|en~q ),
	.cin(gnd),
	.combout(\main_processor|DP|Data_Memory_Module|Memory~41_combout ),
	.cout());
// synopsys translate_off
defparam \main_processor|DP|Data_Memory_Module|Memory~41 .lut_mask = 16'hF000;
defparam \main_processor|DP|Data_Memory_Module|Memory~41 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y30_N16
cycloneive_lcell_comb \main_processor|DP|Data_Memory_Module|data_out~29 (
// Equation(s):
// \main_processor|DP|Data_Memory_Module|data_out~29_combout  = (\main_processor|DP|Data_Memory_Module|Memory_rtl_0|auto_generated|ram_block1a29  & (\main_processor|CONTROL_UNIT|en~q  & !\main_processor|CONTROL_UNIT|wen~q ))

	.dataa(gnd),
	.datab(\main_processor|DP|Data_Memory_Module|Memory_rtl_0|auto_generated|ram_block1a29 ),
	.datac(\main_processor|CONTROL_UNIT|en~q ),
	.datad(\main_processor|CONTROL_UNIT|wen~q ),
	.cin(gnd),
	.combout(\main_processor|DP|Data_Memory_Module|data_out~29_combout ),
	.cout());
// synopsys translate_off
defparam \main_processor|DP|Data_Memory_Module|data_out~29 .lut_mask = 16'h00C0;
defparam \main_processor|DP|Data_Memory_Module|data_out~29 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X50_Y30_N17
dffeas \main_processor|DP|Data_Memory_Module|data_out[29] (
	.clk(!\cpuClk~inputclkctrl_outclk ),
	.d(\main_processor|DP|Data_Memory_Module|data_out~29_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\main_processor|DP|Data_Memory_Module|data_out [29]),
	.prn(vcc));
// synopsys translate_off
defparam \main_processor|DP|Data_Memory_Module|data_out[29] .is_wysiwyg = "true";
defparam \main_processor|DP|Data_Memory_Module|data_out[29] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X49_Y29_N28
cycloneive_lcell_comb \main_processor|DP|mux_data|Mux2~2 (
// Equation(s):
// \main_processor|DP|mux_data|Mux2~2_combout  = (!\main_processor|CONTROL_UNIT|DATA_Mux [1] & ((\main_processor|CONTROL_UNIT|DATA_Mux [0] & (\main_processor|DP|Data_Memory_Module|data_out [29])) # (!\main_processor|CONTROL_UNIT|DATA_Mux [0] & 
// ((\main_memory|altsyncram_component|auto_generated|q_a [29])))))

	.dataa(\main_processor|DP|Data_Memory_Module|data_out [29]),
	.datab(\main_processor|CONTROL_UNIT|DATA_Mux [0]),
	.datac(\main_processor|CONTROL_UNIT|DATA_Mux [1]),
	.datad(\main_memory|altsyncram_component|auto_generated|q_a [29]),
	.cin(gnd),
	.combout(\main_processor|DP|mux_data|Mux2~2_combout ),
	.cout());
// synopsys translate_off
defparam \main_processor|DP|mux_data|Mux2~2 .lut_mask = 16'h0B08;
defparam \main_processor|DP|mux_data|Mux2~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y29_N30
cycloneive_lcell_comb \main_processor|DP|mux_data|Mux2~3 (
// Equation(s):
// \main_processor|DP|mux_data|Mux2~3_combout  = (\main_processor|DP|mux_data|Mux2~2_combout ) # ((!\main_processor|CONTROL_UNIT|DATA_Mux [0] & (\main_processor|CONTROL_UNIT|DATA_Mux [1] & \main_processor|DP|alu_component|mux1|Mux29~2_combout )))

	.dataa(\main_processor|CONTROL_UNIT|DATA_Mux [0]),
	.datab(\main_processor|CONTROL_UNIT|DATA_Mux [1]),
	.datac(\main_processor|DP|mux_data|Mux2~2_combout ),
	.datad(\main_processor|DP|alu_component|mux1|Mux29~2_combout ),
	.cin(gnd),
	.combout(\main_processor|DP|mux_data|Mux2~3_combout ),
	.cout());
// synopsys translate_off
defparam \main_processor|DP|mux_data|Mux2~3 .lut_mask = 16'hF4F0;
defparam \main_processor|DP|mux_data|Mux2~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X49_Y29_N31
dffeas \main_processor|DP|ir_register|Q[29] (
	.clk(\cpuClk~input_o ),
	.d(\main_processor|DP|mux_data|Mux2~3_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\main_processor|CONTROL_UNIT|ld_IR~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\main_processor|DP|ir_register|Q [29]),
	.prn(vcc));
// synopsys translate_off
defparam \main_processor|DP|ir_register|Q[29] .is_wysiwyg = "true";
defparam \main_processor|DP|ir_register|Q[29] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X49_Y29_N10
cycloneive_lcell_comb \main_processor|CONTROL_UNIT|Equal7~0 (
// Equation(s):
// \main_processor|CONTROL_UNIT|Equal7~0_combout  = (!\main_processor|DP|ir_register|Q [29] & (!\main_processor|DP|ir_register|Q [31] & (\main_processor|DP|ir_register|Q [30] & !\main_processor|DP|ir_register|Q [28])))

	.dataa(\main_processor|DP|ir_register|Q [29]),
	.datab(\main_processor|DP|ir_register|Q [31]),
	.datac(\main_processor|DP|ir_register|Q [30]),
	.datad(\main_processor|DP|ir_register|Q [28]),
	.cin(gnd),
	.combout(\main_processor|CONTROL_UNIT|Equal7~0_combout ),
	.cout());
// synopsys translate_off
defparam \main_processor|CONTROL_UNIT|Equal7~0 .lut_mask = 16'h0010;
defparam \main_processor|CONTROL_UNIT|Equal7~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X47_Y29_N18
cycloneive_lcell_comb \main_processor|CONTROL_UNIT|Equal18~0 (
// Equation(s):
// \main_processor|CONTROL_UNIT|Equal18~0_combout  = (\main_processor|CONTROL_UNIT|Equal12~0_combout  & (!\main_processor|DP|ir_register|Q [25] & \main_processor|DP|ir_register|Q [26]))

	.dataa(\main_processor|CONTROL_UNIT|Equal12~0_combout ),
	.datab(\main_processor|DP|ir_register|Q [25]),
	.datac(\main_processor|DP|ir_register|Q [26]),
	.datad(gnd),
	.cin(gnd),
	.combout(\main_processor|CONTROL_UNIT|Equal18~0_combout ),
	.cout());
// synopsys translate_off
defparam \main_processor|CONTROL_UNIT|Equal18~0 .lut_mask = 16'h2020;
defparam \main_processor|CONTROL_UNIT|Equal18~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X47_Y29_N2
cycloneive_lcell_comb \main_processor|CONTROL_UNIT|A_Mux~0 (
// Equation(s):
// \main_processor|CONTROL_UNIT|A_Mux~0_combout  = (!\main_processor|CONTROL_UNIT|Equal7~0_combout  & (!\main_processor|CONTROL_UNIT|Equal18~0_combout  & ((!\main_processor|CONTROL_UNIT|Equal10~1_combout ) # (!\main_processor|CONTROL_UNIT|Equal19~0_combout 
// ))))

	.dataa(\main_processor|CONTROL_UNIT|Equal7~0_combout ),
	.datab(\main_processor|CONTROL_UNIT|Equal19~0_combout ),
	.datac(\main_processor|CONTROL_UNIT|Equal10~1_combout ),
	.datad(\main_processor|CONTROL_UNIT|Equal18~0_combout ),
	.cin(gnd),
	.combout(\main_processor|CONTROL_UNIT|A_Mux~0_combout ),
	.cout());
// synopsys translate_off
defparam \main_processor|CONTROL_UNIT|A_Mux~0 .lut_mask = 16'h0015;
defparam \main_processor|CONTROL_UNIT|A_Mux~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y29_N0
cycloneive_lcell_comb \main_processor|CONTROL_UNIT|IM_MUX1~0 (
// Equation(s):
// \main_processor|CONTROL_UNIT|IM_MUX1~0_combout  = (!\main_processor|CONTROL_UNIT|Equal7~2_combout  & (!\main_processor|CONTROL_UNIT|Equal7~1_combout  & ((!\main_processor|CONTROL_UNIT|inc_PC~2_combout ) # (!\main_processor|CONTROL_UNIT|A_Mux~0_combout 
// ))))

	.dataa(\main_processor|CONTROL_UNIT|A_Mux~0_combout ),
	.datab(\main_processor|CONTROL_UNIT|inc_PC~2_combout ),
	.datac(\main_processor|CONTROL_UNIT|Equal7~2_combout ),
	.datad(\main_processor|CONTROL_UNIT|Equal7~1_combout ),
	.cin(gnd),
	.combout(\main_processor|CONTROL_UNIT|IM_MUX1~0_combout ),
	.cout());
// synopsys translate_off
defparam \main_processor|CONTROL_UNIT|IM_MUX1~0 .lut_mask = 16'h0007;
defparam \main_processor|CONTROL_UNIT|IM_MUX1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y30_N26
cycloneive_lcell_comb \main_processor|CONTROL_UNIT|IM_MUX1~2 (
// Equation(s):
// \main_processor|CONTROL_UNIT|IM_MUX1~2_combout  = (\main_processor|RC|Enable_PD~q  & (\main_processor|CONTROL_UNIT|IM_MUX1~0_combout  & (\main_processor|CONTROL_UNIT|A_Mux~1_combout  & \main_processor|CONTROL_UNIT|IM_MUX1~1_combout )))

	.dataa(\main_processor|RC|Enable_PD~q ),
	.datab(\main_processor|CONTROL_UNIT|IM_MUX1~0_combout ),
	.datac(\main_processor|CONTROL_UNIT|A_Mux~1_combout ),
	.datad(\main_processor|CONTROL_UNIT|IM_MUX1~1_combout ),
	.cin(gnd),
	.combout(\main_processor|CONTROL_UNIT|IM_MUX1~2_combout ),
	.cout());
// synopsys translate_off
defparam \main_processor|CONTROL_UNIT|IM_MUX1~2 .lut_mask = 16'h8000;
defparam \main_processor|CONTROL_UNIT|IM_MUX1~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: CLKCTRL_G16
cycloneive_clkctrl \main_processor|CONTROL_UNIT|IM_MUX1~2clkctrl (
	.ena(vcc),
	.inclk({vcc,vcc,vcc,\main_processor|CONTROL_UNIT|IM_MUX1~2_combout }),
	.clkselect(2'b00),
	.devclrn(devclrn),
	.devpor(devpor),
	.outclk(\main_processor|CONTROL_UNIT|IM_MUX1~2clkctrl_outclk ));
// synopsys translate_off
defparam \main_processor|CONTROL_UNIT|IM_MUX1~2clkctrl .clock_type = "global clock";
defparam \main_processor|CONTROL_UNIT|IM_MUX1~2clkctrl .ena_register_mode = "none";
// synopsys translate_on

// Location: LCCOMB_X47_Y29_N14
cycloneive_lcell_comb \main_processor|CONTROL_UNIT|ALU_op[1]~7 (
// Equation(s):
// \main_processor|CONTROL_UNIT|ALU_op[1]~7_combout  = (!\main_processor|CONTROL_UNIT|Equal7~0_combout  & (((\main_processor|CONTROL_UNIT|Equal10~2_combout  & \main_processor|CONTROL_UNIT|Equal14~0_combout )) # 
// (!\main_processor|CONTROL_UNIT|IM_MUX2[0]~1_combout )))

	.dataa(\main_processor|CONTROL_UNIT|Equal10~2_combout ),
	.datab(\main_processor|CONTROL_UNIT|Equal7~0_combout ),
	.datac(\main_processor|CONTROL_UNIT|Equal14~0_combout ),
	.datad(\main_processor|CONTROL_UNIT|IM_MUX2[0]~1_combout ),
	.cin(gnd),
	.combout(\main_processor|CONTROL_UNIT|ALU_op[1]~7_combout ),
	.cout());
// synopsys translate_off
defparam \main_processor|CONTROL_UNIT|ALU_op[1]~7 .lut_mask = 16'h2033;
defparam \main_processor|CONTROL_UNIT|ALU_op[1]~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X48_Y29_N16
cycloneive_lcell_comb \main_processor|CONTROL_UNIT|ALU_op[1] (
// Equation(s):
// \main_processor|CONTROL_UNIT|ALU_op [1] = (GLOBAL(\main_processor|CONTROL_UNIT|IM_MUX1~2clkctrl_outclk ) & ((\main_processor|CONTROL_UNIT|ALU_op[1]~7_combout ))) # (!GLOBAL(\main_processor|CONTROL_UNIT|IM_MUX1~2clkctrl_outclk ) & 
// (\main_processor|CONTROL_UNIT|ALU_op [1]))

	.dataa(gnd),
	.datab(\main_processor|CONTROL_UNIT|ALU_op [1]),
	.datac(\main_processor|CONTROL_UNIT|IM_MUX1~2clkctrl_outclk ),
	.datad(\main_processor|CONTROL_UNIT|ALU_op[1]~7_combout ),
	.cin(gnd),
	.combout(\main_processor|CONTROL_UNIT|ALU_op [1]),
	.cout());
// synopsys translate_off
defparam \main_processor|CONTROL_UNIT|ALU_op[1] .lut_mask = 16'hFC0C;
defparam \main_processor|CONTROL_UNIT|ALU_op[1] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y29_N26
cycloneive_lcell_comb \main_processor|DP|alu_component|mux1|Mux30~0 (
// Equation(s):
// \main_processor|DP|alu_component|mux1|Mux30~0_combout  = (\main_processor|CONTROL_UNIT|IM_MUX1~combout  & ((\main_processor|DP|ir_register|Q [14]))) # (!\main_processor|CONTROL_UNIT|IM_MUX1~combout  & (\main_processor|DP|A_register|Q [30]))

	.dataa(\main_processor|DP|A_register|Q [30]),
	.datab(\main_processor|DP|ir_register|Q [14]),
	.datac(\main_processor|CONTROL_UNIT|IM_MUX1~combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\main_processor|DP|alu_component|mux1|Mux30~0_combout ),
	.cout());
// synopsys translate_off
defparam \main_processor|DP|alu_component|mux1|Mux30~0 .lut_mask = 16'hCACA;
defparam \main_processor|DP|alu_component|mux1|Mux30~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y29_N0
cycloneive_lcell_comb \main_processor|DP|alu_component|mux1|Mux30~1 (
// Equation(s):
// \main_processor|DP|alu_component|mux1|Mux30~1_combout  = (\main_processor|CONTROL_UNIT|ALU_op [2] & ((\main_processor|CONTROL_UNIT|ALU_op [0] & (\main_processor|DP|im_mux1_component|f[31]~30_combout )) # (!\main_processor|CONTROL_UNIT|ALU_op [0] & 
// ((\main_processor|DP|im_mux1_component|f[29]~28_combout ))))) # (!\main_processor|CONTROL_UNIT|ALU_op [2] & (\main_processor|CONTROL_UNIT|ALU_op [0]))

	.dataa(\main_processor|CONTROL_UNIT|ALU_op [2]),
	.datab(\main_processor|CONTROL_UNIT|ALU_op [0]),
	.datac(\main_processor|DP|im_mux1_component|f[31]~30_combout ),
	.datad(\main_processor|DP|im_mux1_component|f[29]~28_combout ),
	.cin(gnd),
	.combout(\main_processor|DP|alu_component|mux1|Mux30~1_combout ),
	.cout());
// synopsys translate_off
defparam \main_processor|DP|alu_component|mux1|Mux30~1 .lut_mask = 16'hE6C4;
defparam \main_processor|DP|alu_component|mux1|Mux30~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y29_N30
cycloneive_lcell_comb \main_processor|DP|alu_component|mux1|Mux30~2 (
// Equation(s):
// \main_processor|DP|alu_component|mux1|Mux30~2_combout  = (\main_processor|DP|alu_component|mux1|Mux30~0_combout  & ((\main_processor|DP|alu_component|mux1|Mux30~1_combout ) # ((\main_processor|DP|im_mux2_component|Mux1~0_combout  & 
// !\main_processor|CONTROL_UNIT|ALU_op [2])))) # (!\main_processor|DP|alu_component|mux1|Mux30~0_combout  & (\main_processor|DP|alu_component|mux1|Mux30~1_combout  & ((\main_processor|DP|im_mux2_component|Mux1~0_combout ) # 
// (\main_processor|CONTROL_UNIT|ALU_op [2]))))

	.dataa(\main_processor|DP|alu_component|mux1|Mux30~0_combout ),
	.datab(\main_processor|DP|im_mux2_component|Mux1~0_combout ),
	.datac(\main_processor|CONTROL_UNIT|ALU_op [2]),
	.datad(\main_processor|DP|alu_component|mux1|Mux30~1_combout ),
	.cin(gnd),
	.combout(\main_processor|DP|alu_component|mux1|Mux30~2_combout ),
	.cout());
// synopsys translate_off
defparam \main_processor|DP|alu_component|mux1|Mux30~2 .lut_mask = 16'hFE08;
defparam \main_processor|DP|alu_component|mux1|Mux30~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X48_Y29_N14
cycloneive_lcell_comb \main_processor|DP|alu_component|mux1|Mux30~4 (
// Equation(s):
// \main_processor|DP|alu_component|mux1|Mux30~4_combout  = (!\main_processor|CONTROL_UNIT|ALU_op [1] & \main_processor|DP|alu_component|mux1|Mux30~2_combout )

	.dataa(gnd),
	.datab(\main_processor|CONTROL_UNIT|ALU_op [1]),
	.datac(gnd),
	.datad(\main_processor|DP|alu_component|mux1|Mux30~2_combout ),
	.cin(gnd),
	.combout(\main_processor|DP|alu_component|mux1|Mux30~4_combout ),
	.cout());
// synopsys translate_off
defparam \main_processor|DP|alu_component|mux1|Mux30~4 .lut_mask = 16'h3300;
defparam \main_processor|DP|alu_component|mux1|Mux30~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y28_N16
cycloneive_lcell_comb \main_processor|DP|alu_component|adder1|s8|p3|s~0 (
// Equation(s):
// \main_processor|DP|alu_component|adder1|s8|p3|s~0_combout  = \main_processor|CONTROL_UNIT|ALU_op [2] $ (((!\main_processor|CONTROL_UNIT|IM_MUX2 [0] & (!\main_processor|CONTROL_UNIT|IM_MUX2 [1] & \main_processor|DP|B_register|Q [30]))))

	.dataa(\main_processor|CONTROL_UNIT|IM_MUX2 [0]),
	.datab(\main_processor|CONTROL_UNIT|IM_MUX2 [1]),
	.datac(\main_processor|CONTROL_UNIT|ALU_op [2]),
	.datad(\main_processor|DP|B_register|Q [30]),
	.cin(gnd),
	.combout(\main_processor|DP|alu_component|adder1|s8|p3|s~0_combout ),
	.cout());
// synopsys translate_off
defparam \main_processor|DP|alu_component|adder1|s8|p3|s~0 .lut_mask = 16'hE1F0;
defparam \main_processor|DP|alu_component|adder1|s8|p3|s~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y29_N28
cycloneive_lcell_comb \main_processor|DP|alu_component|mux1|Mux30~3 (
// Equation(s):
// \main_processor|DP|alu_component|mux1|Mux30~3_combout  = (\main_processor|CONTROL_UNIT|ALU_op [1] & (\main_processor|DP|im_mux1_component|f[30]~29_combout  $ (\main_processor|DP|alu_component|adder1|s8|p3|s~0_combout  $ 
// (\main_processor|DP|alu_component|adder1|s8|p2|cout~0_combout ))))

	.dataa(\main_processor|CONTROL_UNIT|ALU_op [1]),
	.datab(\main_processor|DP|im_mux1_component|f[30]~29_combout ),
	.datac(\main_processor|DP|alu_component|adder1|s8|p3|s~0_combout ),
	.datad(\main_processor|DP|alu_component|adder1|s8|p2|cout~0_combout ),
	.cin(gnd),
	.combout(\main_processor|DP|alu_component|mux1|Mux30~3_combout ),
	.cout());
// synopsys translate_off
defparam \main_processor|DP|alu_component|mux1|Mux30~3 .lut_mask = 16'h8228;
defparam \main_processor|DP|alu_component|mux1|Mux30~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y30_N6
cycloneive_lcell_comb \main_processor|DP|Data_Memory_Module|data_out~30 (
// Equation(s):
// \main_processor|DP|Data_Memory_Module|data_out~30_combout  = (\main_processor|DP|Data_Memory_Module|Memory_rtl_0|auto_generated|ram_block1a30  & (\main_processor|CONTROL_UNIT|en~q  & !\main_processor|CONTROL_UNIT|wen~q ))

	.dataa(\main_processor|DP|Data_Memory_Module|Memory_rtl_0|auto_generated|ram_block1a30 ),
	.datab(gnd),
	.datac(\main_processor|CONTROL_UNIT|en~q ),
	.datad(\main_processor|CONTROL_UNIT|wen~q ),
	.cin(gnd),
	.combout(\main_processor|DP|Data_Memory_Module|data_out~30_combout ),
	.cout());
// synopsys translate_off
defparam \main_processor|DP|Data_Memory_Module|data_out~30 .lut_mask = 16'h00A0;
defparam \main_processor|DP|Data_Memory_Module|data_out~30 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X50_Y30_N7
dffeas \main_processor|DP|Data_Memory_Module|data_out[30] (
	.clk(!\cpuClk~inputclkctrl_outclk ),
	.d(\main_processor|DP|Data_Memory_Module|data_out~30_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\main_processor|DP|Data_Memory_Module|data_out [30]),
	.prn(vcc));
// synopsys translate_off
defparam \main_processor|DP|Data_Memory_Module|data_out[30] .is_wysiwyg = "true";
defparam \main_processor|DP|Data_Memory_Module|data_out[30] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X49_Y29_N6
cycloneive_lcell_comb \main_processor|DP|mux_data|Mux1~0 (
// Equation(s):
// \main_processor|DP|mux_data|Mux1~0_combout  = (!\main_processor|CONTROL_UNIT|DATA_Mux [1] & ((\main_processor|CONTROL_UNIT|DATA_Mux [0] & ((\main_processor|DP|Data_Memory_Module|data_out [30]))) # (!\main_processor|CONTROL_UNIT|DATA_Mux [0] & 
// (\main_memory|altsyncram_component|auto_generated|q_a [30]))))

	.dataa(\main_memory|altsyncram_component|auto_generated|q_a [30]),
	.datab(\main_processor|DP|Data_Memory_Module|data_out [30]),
	.datac(\main_processor|CONTROL_UNIT|DATA_Mux [1]),
	.datad(\main_processor|CONTROL_UNIT|DATA_Mux [0]),
	.cin(gnd),
	.combout(\main_processor|DP|mux_data|Mux1~0_combout ),
	.cout());
// synopsys translate_off
defparam \main_processor|DP|mux_data|Mux1~0 .lut_mask = 16'h0C0A;
defparam \main_processor|DP|mux_data|Mux1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y29_N8
cycloneive_lcell_comb \main_processor|DP|mux_data|Mux1~1 (
// Equation(s):
// \main_processor|DP|mux_data|Mux1~1_combout  = (\main_processor|DP|mux_data|Mux1~0_combout ) # ((\main_processor|DP|mux_data|Mux31~2_combout  & ((\main_processor|DP|alu_component|mux1|Mux30~4_combout ) # 
// (\main_processor|DP|alu_component|mux1|Mux30~3_combout ))))

	.dataa(\main_processor|DP|alu_component|mux1|Mux30~4_combout ),
	.datab(\main_processor|DP|mux_data|Mux31~2_combout ),
	.datac(\main_processor|DP|alu_component|mux1|Mux30~3_combout ),
	.datad(\main_processor|DP|mux_data|Mux1~0_combout ),
	.cin(gnd),
	.combout(\main_processor|DP|mux_data|Mux1~1_combout ),
	.cout());
// synopsys translate_off
defparam \main_processor|DP|mux_data|Mux1~1 .lut_mask = 16'hFFC8;
defparam \main_processor|DP|mux_data|Mux1~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X49_Y29_N11
dffeas \main_processor|DP|ir_register|Q[30] (
	.clk(\cpuClk~input_o ),
	.d(gnd),
	.asdata(\main_processor|DP|mux_data|Mux1~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\main_processor|CONTROL_UNIT|ld_IR~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\main_processor|DP|ir_register|Q [30]),
	.prn(vcc));
// synopsys translate_off
defparam \main_processor|DP|ir_register|Q[30] .is_wysiwyg = "true";
defparam \main_processor|DP|ir_register|Q[30] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X49_Y29_N14
cycloneive_lcell_comb \main_processor|CONTROL_UNIT|Equal7~3 (
// Equation(s):
// \main_processor|CONTROL_UNIT|Equal7~3_combout  = (!\main_processor|DP|ir_register|Q [30] & (\main_processor|DP|ir_register|Q [28] & (!\main_processor|DP|ir_register|Q [29] & \main_processor|DP|ir_register|Q [31])))

	.dataa(\main_processor|DP|ir_register|Q [30]),
	.datab(\main_processor|DP|ir_register|Q [28]),
	.datac(\main_processor|DP|ir_register|Q [29]),
	.datad(\main_processor|DP|ir_register|Q [31]),
	.cin(gnd),
	.combout(\main_processor|CONTROL_UNIT|Equal7~3_combout ),
	.cout());
// synopsys translate_off
defparam \main_processor|CONTROL_UNIT|Equal7~3 .lut_mask = 16'h0400;
defparam \main_processor|CONTROL_UNIT|Equal7~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y28_N24
cycloneive_lcell_comb \main_processor|CONTROL_UNIT|DATA_Mux[1]~5 (
// Equation(s):
// \main_processor|CONTROL_UNIT|DATA_Mux[1]~5_combout  = (\main_processor|CONTROL_UNIT|Equal7~3_combout ) # (((\main_processor|CONTROL_UNIT|Equal7~6_combout ) # (\main_processor|CONTROL_UNIT|REG_Mux~0_combout )) # 
// (!\main_processor|CONTROL_UNIT|present_state.state_2~q ))

	.dataa(\main_processor|CONTROL_UNIT|Equal7~3_combout ),
	.datab(\main_processor|CONTROL_UNIT|present_state.state_2~q ),
	.datac(\main_processor|CONTROL_UNIT|Equal7~6_combout ),
	.datad(\main_processor|CONTROL_UNIT|REG_Mux~0_combout ),
	.cin(gnd),
	.combout(\main_processor|CONTROL_UNIT|DATA_Mux[1]~5_combout ),
	.cout());
// synopsys translate_off
defparam \main_processor|CONTROL_UNIT|DATA_Mux[1]~5 .lut_mask = 16'hFFFB;
defparam \main_processor|CONTROL_UNIT|DATA_Mux[1]~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y30_N22
cycloneive_lcell_comb \main_processor|CONTROL_UNIT|DATA_Mux[1]~3 (
// Equation(s):
// \main_processor|CONTROL_UNIT|DATA_Mux[1]~3_combout  = (\main_processor|DP|ir_register|Q [29] & (!\main_processor|DP|ir_register|Q [31] & (\main_processor|CONTROL_UNIT|present_state.state_1~q  & !\main_processor|DP|ir_register|Q [30])))

	.dataa(\main_processor|DP|ir_register|Q [29]),
	.datab(\main_processor|DP|ir_register|Q [31]),
	.datac(\main_processor|CONTROL_UNIT|present_state.state_1~q ),
	.datad(\main_processor|DP|ir_register|Q [30]),
	.cin(gnd),
	.combout(\main_processor|CONTROL_UNIT|DATA_Mux[1]~3_combout ),
	.cout());
// synopsys translate_off
defparam \main_processor|CONTROL_UNIT|DATA_Mux[1]~3 .lut_mask = 16'h0020;
defparam \main_processor|CONTROL_UNIT|DATA_Mux[1]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y30_N2
cycloneive_lcell_comb \main_processor|CONTROL_UNIT|DATA_Mux[1]~2 (
// Equation(s):
// \main_processor|CONTROL_UNIT|DATA_Mux[1]~2_combout  = (\main_processor|CONTROL_UNIT|A_Mux~1_combout  & (!\main_processor|CONTROL_UNIT|present_state.state_1~q  & ((\main_processor|CONTROL_UNIT|IM_MUX1~0_combout ) # 
// (!\main_processor|CONTROL_UNIT|IM_MUX1~1_combout ))))

	.dataa(\main_processor|CONTROL_UNIT|A_Mux~1_combout ),
	.datab(\main_processor|CONTROL_UNIT|present_state.state_1~q ),
	.datac(\main_processor|CONTROL_UNIT|IM_MUX1~0_combout ),
	.datad(\main_processor|CONTROL_UNIT|IM_MUX1~1_combout ),
	.cin(gnd),
	.combout(\main_processor|CONTROL_UNIT|DATA_Mux[1]~2_combout ),
	.cout());
// synopsys translate_off
defparam \main_processor|CONTROL_UNIT|DATA_Mux[1]~2 .lut_mask = 16'h2022;
defparam \main_processor|CONTROL_UNIT|DATA_Mux[1]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y30_N0
cycloneive_lcell_comb \main_processor|CONTROL_UNIT|DATA_Mux[1]~4 (
// Equation(s):
// \main_processor|CONTROL_UNIT|DATA_Mux[1]~4_combout  = (\main_processor|RC|Enable_PD~q  & (((\main_processor|CONTROL_UNIT|DATA_Mux[1]~3_combout ) # (\main_processor|CONTROL_UNIT|DATA_Mux[1]~2_combout )) # 
// (!\main_processor|CONTROL_UNIT|present_state.state_0~q )))

	.dataa(\main_processor|CONTROL_UNIT|present_state.state_0~q ),
	.datab(\main_processor|RC|Enable_PD~q ),
	.datac(\main_processor|CONTROL_UNIT|DATA_Mux[1]~3_combout ),
	.datad(\main_processor|CONTROL_UNIT|DATA_Mux[1]~2_combout ),
	.cin(gnd),
	.combout(\main_processor|CONTROL_UNIT|DATA_Mux[1]~4_combout ),
	.cout());
// synopsys translate_off
defparam \main_processor|CONTROL_UNIT|DATA_Mux[1]~4 .lut_mask = 16'hCCC4;
defparam \main_processor|CONTROL_UNIT|DATA_Mux[1]~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: CLKCTRL_G15
cycloneive_clkctrl \main_processor|CONTROL_UNIT|DATA_Mux[1]~4clkctrl (
	.ena(vcc),
	.inclk({vcc,vcc,vcc,\main_processor|CONTROL_UNIT|DATA_Mux[1]~4_combout }),
	.clkselect(2'b00),
	.devclrn(devclrn),
	.devpor(devpor),
	.outclk(\main_processor|CONTROL_UNIT|DATA_Mux[1]~4clkctrl_outclk ));
// synopsys translate_off
defparam \main_processor|CONTROL_UNIT|DATA_Mux[1]~4clkctrl .clock_type = "global clock";
defparam \main_processor|CONTROL_UNIT|DATA_Mux[1]~4clkctrl .ena_register_mode = "none";
// synopsys translate_on

// Location: LCCOMB_X50_Y28_N10
cycloneive_lcell_comb \main_processor|CONTROL_UNIT|DATA_Mux[1] (
// Equation(s):
// \main_processor|CONTROL_UNIT|DATA_Mux [1] = (GLOBAL(\main_processor|CONTROL_UNIT|DATA_Mux[1]~4clkctrl_outclk ) & ((!\main_processor|CONTROL_UNIT|DATA_Mux[1]~5_combout ))) # (!GLOBAL(\main_processor|CONTROL_UNIT|DATA_Mux[1]~4clkctrl_outclk ) & 
// (\main_processor|CONTROL_UNIT|DATA_Mux [1]))

	.dataa(\main_processor|CONTROL_UNIT|DATA_Mux [1]),
	.datab(gnd),
	.datac(\main_processor|CONTROL_UNIT|DATA_Mux[1]~5_combout ),
	.datad(\main_processor|CONTROL_UNIT|DATA_Mux[1]~4clkctrl_outclk ),
	.cin(gnd),
	.combout(\main_processor|CONTROL_UNIT|DATA_Mux [1]),
	.cout());
// synopsys translate_off
defparam \main_processor|CONTROL_UNIT|DATA_Mux[1] .lut_mask = 16'h0FAA;
defparam \main_processor|CONTROL_UNIT|DATA_Mux[1] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y29_N2
cycloneive_lcell_comb \main_processor|DP|mux_data|Mux3~3 (
// Equation(s):
// \main_processor|DP|mux_data|Mux3~3_combout  = (\main_processor|DP|mux_data|Mux3~2_combout ) # ((!\main_processor|CONTROL_UNIT|DATA_Mux [0] & (\main_processor|CONTROL_UNIT|DATA_Mux [1] & \main_processor|DP|alu_component|mux1|Mux28~2_combout )))

	.dataa(\main_processor|CONTROL_UNIT|DATA_Mux [0]),
	.datab(\main_processor|CONTROL_UNIT|DATA_Mux [1]),
	.datac(\main_processor|DP|alu_component|mux1|Mux28~2_combout ),
	.datad(\main_processor|DP|mux_data|Mux3~2_combout ),
	.cin(gnd),
	.combout(\main_processor|DP|mux_data|Mux3~3_combout ),
	.cout());
// synopsys translate_off
defparam \main_processor|DP|mux_data|Mux3~3 .lut_mask = 16'hFF40;
defparam \main_processor|DP|mux_data|Mux3~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X49_Y29_N3
dffeas \main_processor|DP|ir_register|Q[28] (
	.clk(\cpuClk~input_o ),
	.d(\main_processor|DP|mux_data|Mux3~3_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\main_processor|CONTROL_UNIT|ld_IR~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\main_processor|DP|ir_register|Q [28]),
	.prn(vcc));
// synopsys translate_off
defparam \main_processor|DP|ir_register|Q[28] .is_wysiwyg = "true";
defparam \main_processor|DP|ir_register|Q[28] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X49_Y30_N18
cycloneive_lcell_comb \main_processor|CONTROL_UNIT|DATA_Mux[0]~0 (
// Equation(s):
// \main_processor|CONTROL_UNIT|DATA_Mux[0]~0_combout  = (\main_processor|DP|ir_register|Q [31] & (!\main_processor|DP|ir_register|Q [30] & (\main_processor|DP|ir_register|Q [28] $ (\main_processor|DP|ir_register|Q [29]))))

	.dataa(\main_processor|DP|ir_register|Q [28]),
	.datab(\main_processor|DP|ir_register|Q [31]),
	.datac(\main_processor|DP|ir_register|Q [29]),
	.datad(\main_processor|DP|ir_register|Q [30]),
	.cin(gnd),
	.combout(\main_processor|CONTROL_UNIT|DATA_Mux[0]~0_combout ),
	.cout());
// synopsys translate_off
defparam \main_processor|CONTROL_UNIT|DATA_Mux[0]~0 .lut_mask = 16'h0048;
defparam \main_processor|CONTROL_UNIT|DATA_Mux[0]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y30_N8
cycloneive_lcell_comb \main_processor|CONTROL_UNIT|DATA_Mux[0]~1 (
// Equation(s):
// \main_processor|CONTROL_UNIT|DATA_Mux[0]~1_combout  = (\main_processor|CONTROL_UNIT|present_state.state_2~q  & \main_processor|CONTROL_UNIT|DATA_Mux[0]~0_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\main_processor|CONTROL_UNIT|present_state.state_2~q ),
	.datad(\main_processor|CONTROL_UNIT|DATA_Mux[0]~0_combout ),
	.cin(gnd),
	.combout(\main_processor|CONTROL_UNIT|DATA_Mux[0]~1_combout ),
	.cout());
// synopsys translate_off
defparam \main_processor|CONTROL_UNIT|DATA_Mux[0]~1 .lut_mask = 16'hF000;
defparam \main_processor|CONTROL_UNIT|DATA_Mux[0]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y28_N20
cycloneive_lcell_comb \main_processor|CONTROL_UNIT|DATA_Mux[0] (
// Equation(s):
// \main_processor|CONTROL_UNIT|DATA_Mux [0] = (GLOBAL(\main_processor|CONTROL_UNIT|DATA_Mux[1]~4clkctrl_outclk ) & (\main_processor|CONTROL_UNIT|DATA_Mux[0]~1_combout )) # (!GLOBAL(\main_processor|CONTROL_UNIT|DATA_Mux[1]~4clkctrl_outclk ) & 
// ((\main_processor|CONTROL_UNIT|DATA_Mux [0])))

	.dataa(\main_processor|CONTROL_UNIT|DATA_Mux[0]~1_combout ),
	.datab(\main_processor|CONTROL_UNIT|DATA_Mux [0]),
	.datac(gnd),
	.datad(\main_processor|CONTROL_UNIT|DATA_Mux[1]~4clkctrl_outclk ),
	.cin(gnd),
	.combout(\main_processor|CONTROL_UNIT|DATA_Mux [0]),
	.cout());
// synopsys translate_off
defparam \main_processor|CONTROL_UNIT|DATA_Mux[0] .lut_mask = 16'hAACC;
defparam \main_processor|CONTROL_UNIT|DATA_Mux[0] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X45_Y28_N16
cycloneive_lcell_comb \main_processor|DP|Data_Memory_Module|data_out~0 (
// Equation(s):
// \main_processor|DP|Data_Memory_Module|data_out~0_combout  = (\main_processor|CONTROL_UNIT|en~q  & (!\main_processor|CONTROL_UNIT|wen~q  & \main_processor|DP|Data_Memory_Module|Memory_rtl_0|auto_generated|ram_block1a0~portbdataout ))

	.dataa(gnd),
	.datab(\main_processor|CONTROL_UNIT|en~q ),
	.datac(\main_processor|CONTROL_UNIT|wen~q ),
	.datad(\main_processor|DP|Data_Memory_Module|Memory_rtl_0|auto_generated|ram_block1a0~portbdataout ),
	.cin(gnd),
	.combout(\main_processor|DP|Data_Memory_Module|data_out~0_combout ),
	.cout());
// synopsys translate_off
defparam \main_processor|DP|Data_Memory_Module|data_out~0 .lut_mask = 16'h0C00;
defparam \main_processor|DP|Data_Memory_Module|data_out~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X45_Y28_N17
dffeas \main_processor|DP|Data_Memory_Module|data_out[0] (
	.clk(!\cpuClk~inputclkctrl_outclk ),
	.d(\main_processor|DP|Data_Memory_Module|data_out~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\main_processor|DP|Data_Memory_Module|data_out [0]),
	.prn(vcc));
// synopsys translate_off
defparam \main_processor|DP|Data_Memory_Module|data_out[0] .is_wysiwyg = "true";
defparam \main_processor|DP|Data_Memory_Module|data_out[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X52_Y28_N26
cycloneive_lcell_comb \main_processor|DP|im_mux1_component|f[0]~31 (
// Equation(s):
// \main_processor|DP|im_mux1_component|f[0]~31_combout  = (!\main_processor|CONTROL_UNIT|IM_MUX1~combout  & \main_processor|DP|A_register|Q [0])

	.dataa(gnd),
	.datab(\main_processor|CONTROL_UNIT|IM_MUX1~combout ),
	.datac(gnd),
	.datad(\main_processor|DP|A_register|Q [0]),
	.cin(gnd),
	.combout(\main_processor|DP|im_mux1_component|f[0]~31_combout ),
	.cout());
// synopsys translate_off
defparam \main_processor|DP|im_mux1_component|f[0]~31 .lut_mask = 16'h3300;
defparam \main_processor|DP|im_mux1_component|f[0]~31 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y28_N14
cycloneive_lcell_comb \main_processor|DP|im_mux2_component|Mux31~0 (
// Equation(s):
// \main_processor|DP|im_mux2_component|Mux31~0_combout  = (\main_processor|CONTROL_UNIT|IM_MUX2 [1] & (((!\main_processor|CONTROL_UNIT|IM_MUX2 [0])))) # (!\main_processor|CONTROL_UNIT|IM_MUX2 [1] & ((\main_processor|CONTROL_UNIT|IM_MUX2 [0] & 
// ((\main_processor|DP|ir_register|Q [0]))) # (!\main_processor|CONTROL_UNIT|IM_MUX2 [0] & (\main_processor|DP|B_register|Q [0]))))

	.dataa(\main_processor|DP|B_register|Q [0]),
	.datab(\main_processor|CONTROL_UNIT|IM_MUX2 [1]),
	.datac(\main_processor|CONTROL_UNIT|IM_MUX2 [0]),
	.datad(\main_processor|DP|ir_register|Q [0]),
	.cin(gnd),
	.combout(\main_processor|DP|im_mux2_component|Mux31~0_combout ),
	.cout());
// synopsys translate_off
defparam \main_processor|DP|im_mux2_component|Mux31~0 .lut_mask = 16'h3E0E;
defparam \main_processor|DP|im_mux2_component|Mux31~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y28_N12
cycloneive_lcell_comb \main_processor|DP|alu_component|mux1|Mux0~0 (
// Equation(s):
// \main_processor|DP|alu_component|mux1|Mux0~0_combout  = (!\main_processor|CONTROL_UNIT|ALU_op [1] & ((\main_processor|CONTROL_UNIT|ALU_op [2]) # (\main_processor|DP|im_mux1_component|f[0]~31_combout  $ (\main_processor|DP|im_mux2_component|Mux31~0_combout 
// ))))

	.dataa(\main_processor|DP|im_mux1_component|f[0]~31_combout ),
	.datab(\main_processor|CONTROL_UNIT|ALU_op [1]),
	.datac(\main_processor|DP|im_mux2_component|Mux31~0_combout ),
	.datad(\main_processor|CONTROL_UNIT|ALU_op [2]),
	.cin(gnd),
	.combout(\main_processor|DP|alu_component|mux1|Mux0~0_combout ),
	.cout());
// synopsys translate_off
defparam \main_processor|DP|alu_component|mux1|Mux0~0 .lut_mask = 16'h3312;
defparam \main_processor|DP|alu_component|mux1|Mux0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y28_N22
cycloneive_lcell_comb \main_processor|DP|alu_component|mux1|Mux0~1 (
// Equation(s):
// \main_processor|DP|alu_component|mux1|Mux0~1_combout  = (\main_processor|CONTROL_UNIT|ALU_op [1] & (\main_processor|DP|im_mux1_component|f[0]~31_combout  $ ((\main_processor|DP|im_mux2_component|Mux31~0_combout )))) # (!\main_processor|CONTROL_UNIT|ALU_op 
// [1] & ((\main_processor|CONTROL_UNIT|ALU_op [2]) # ((\main_processor|DP|im_mux1_component|f[0]~31_combout  & \main_processor|DP|im_mux2_component|Mux31~0_combout ))))

	.dataa(\main_processor|DP|im_mux1_component|f[0]~31_combout ),
	.datab(\main_processor|CONTROL_UNIT|ALU_op [1]),
	.datac(\main_processor|DP|im_mux2_component|Mux31~0_combout ),
	.datad(\main_processor|CONTROL_UNIT|ALU_op [2]),
	.cin(gnd),
	.combout(\main_processor|DP|alu_component|mux1|Mux0~1_combout ),
	.cout());
// synopsys translate_off
defparam \main_processor|DP|alu_component|mux1|Mux0~1 .lut_mask = 16'h7B68;
defparam \main_processor|DP|alu_component|mux1|Mux0~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y28_N16
cycloneive_lcell_comb \main_processor|DP|alu_component|mux1|Mux0~2 (
// Equation(s):
// \main_processor|DP|alu_component|mux1|Mux0~2_combout  = (\main_processor|DP|alu_component|mux1|Mux0~0_combout  & (\main_processor|CONTROL_UNIT|ALU_op [0] & ((\main_processor|DP|im_mux1_component|f[1]~0_combout ) # 
// (!\main_processor|DP|alu_component|mux1|Mux0~1_combout )))) # (!\main_processor|DP|alu_component|mux1|Mux0~0_combout  & (((\main_processor|DP|alu_component|mux1|Mux0~1_combout ))))

	.dataa(\main_processor|CONTROL_UNIT|ALU_op [0]),
	.datab(\main_processor|DP|alu_component|mux1|Mux0~0_combout ),
	.datac(\main_processor|DP|alu_component|mux1|Mux0~1_combout ),
	.datad(\main_processor|DP|im_mux1_component|f[1]~0_combout ),
	.cin(gnd),
	.combout(\main_processor|DP|alu_component|mux1|Mux0~2_combout ),
	.cout());
// synopsys translate_off
defparam \main_processor|DP|alu_component|mux1|Mux0~2 .lut_mask = 16'hB838;
defparam \main_processor|DP|alu_component|mux1|Mux0~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y28_N2
cycloneive_lcell_comb \main_processor|DP|mux_data|Mux31~0 (
// Equation(s):
// \main_processor|DP|mux_data|Mux31~0_combout  = (\main_processor|CONTROL_UNIT|DATA_Mux [1] & (\main_processor|DP|alu_component|mux1|Mux0~2_combout )) # (!\main_processor|CONTROL_UNIT|DATA_Mux [1] & ((\main_memory|altsyncram_component|auto_generated|q_a 
// [0])))

	.dataa(gnd),
	.datab(\main_processor|DP|alu_component|mux1|Mux0~2_combout ),
	.datac(\main_memory|altsyncram_component|auto_generated|q_a [0]),
	.datad(\main_processor|CONTROL_UNIT|DATA_Mux [1]),
	.cin(gnd),
	.combout(\main_processor|DP|mux_data|Mux31~0_combout ),
	.cout());
// synopsys translate_off
defparam \main_processor|DP|mux_data|Mux31~0 .lut_mask = 16'hCCF0;
defparam \main_processor|DP|mux_data|Mux31~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y28_N28
cycloneive_lcell_comb \main_processor|DP|mux_data|Mux31~1 (
// Equation(s):
// \main_processor|DP|mux_data|Mux31~1_combout  = (\main_processor|CONTROL_UNIT|DATA_Mux [0] & (\main_processor|DP|Data_Memory_Module|data_out [0] & (!\main_processor|CONTROL_UNIT|DATA_Mux [1]))) # (!\main_processor|CONTROL_UNIT|DATA_Mux [0] & 
// (((\main_processor|DP|mux_data|Mux31~0_combout ))))

	.dataa(\main_processor|CONTROL_UNIT|DATA_Mux [0]),
	.datab(\main_processor|DP|Data_Memory_Module|data_out [0]),
	.datac(\main_processor|CONTROL_UNIT|DATA_Mux [1]),
	.datad(\main_processor|DP|mux_data|Mux31~0_combout ),
	.cin(gnd),
	.combout(\main_processor|DP|mux_data|Mux31~1_combout ),
	.cout());
// synopsys translate_off
defparam \main_processor|DP|mux_data|Mux31~1 .lut_mask = 16'h5D08;
defparam \main_processor|DP|mux_data|Mux31~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X52_Y28_N27
dffeas \main_processor|DP|ir_register|Q[0] (
	.clk(\cpuClk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\main_processor|DP|mux_data|Mux31~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\main_processor|CONTROL_UNIT|ld_IR~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\main_processor|DP|ir_register|Q [0]),
	.prn(vcc));
// synopsys translate_off
defparam \main_processor|DP|ir_register|Q[0] .is_wysiwyg = "true";
defparam \main_processor|DP|ir_register|Q[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X49_Y28_N24
cycloneive_lcell_comb \main_processor|DP|A_multiplexer|f[0]~0 (
// Equation(s):
// \main_processor|DP|A_multiplexer|f[0]~0_combout  = (\main_processor|CONTROL_UNIT|A_Mux~combout  & (\main_processor|DP|ir_register|Q [0])) # (!\main_processor|CONTROL_UNIT|A_Mux~combout  & ((\main_processor|DP|mux_data|Mux31~1_combout )))

	.dataa(gnd),
	.datab(\main_processor|DP|ir_register|Q [0]),
	.datac(\main_processor|CONTROL_UNIT|A_Mux~combout ),
	.datad(\main_processor|DP|mux_data|Mux31~1_combout ),
	.cin(gnd),
	.combout(\main_processor|DP|A_multiplexer|f[0]~0_combout ),
	.cout());
// synopsys translate_off
defparam \main_processor|DP|A_multiplexer|f[0]~0 .lut_mask = 16'hCFC0;
defparam \main_processor|DP|A_multiplexer|f[0]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X49_Y28_N25
dffeas \main_processor|DP|A_register|Q[0] (
	.clk(\cpuClk~inputclkctrl_outclk ),
	.d(\main_processor|DP|A_multiplexer|f[0]~0_combout ),
	.asdata(vcc),
	.clrn(!\main_processor|CONTROL_UNIT|clr_A~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\main_processor|CONTROL_UNIT|ld_A~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\main_processor|DP|A_register|Q [0]),
	.prn(vcc));
// synopsys translate_off
defparam \main_processor|DP|A_register|Q[0] .is_wysiwyg = "true";
defparam \main_processor|DP|A_register|Q[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X54_Y29_N20
cycloneive_lcell_comb \main_processor|DP|alu_component|adder1|s8|p4|cout~0 (
// Equation(s):
// \main_processor|DP|alu_component|adder1|s8|p4|cout~0_combout  = (\main_processor|DP|im_mux1_component|f[31]~30_combout  & ((\main_processor|DP|alu_component|adder1|s8|p3|cout~0_combout ) # (\main_processor|CONTROL_UNIT|ALU_op [2] $ 
// (\main_processor|DP|im_mux2_component|Mux0~0_combout )))) # (!\main_processor|DP|im_mux1_component|f[31]~30_combout  & (\main_processor|DP|alu_component|adder1|s8|p3|cout~0_combout  & (\main_processor|CONTROL_UNIT|ALU_op [2] $ 
// (\main_processor|DP|im_mux2_component|Mux0~0_combout ))))

	.dataa(\main_processor|CONTROL_UNIT|ALU_op [2]),
	.datab(\main_processor|DP|im_mux2_component|Mux0~0_combout ),
	.datac(\main_processor|DP|im_mux1_component|f[31]~30_combout ),
	.datad(\main_processor|DP|alu_component|adder1|s8|p3|cout~0_combout ),
	.cin(gnd),
	.combout(\main_processor|DP|alu_component|adder1|s8|p4|cout~0_combout ),
	.cout());
// synopsys translate_off
defparam \main_processor|DP|alu_component|adder1|s8|p4|cout~0 .lut_mask = 16'hF660;
defparam \main_processor|DP|alu_component|adder1|s8|p4|cout~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X43_Y28_N28
cycloneive_lcell_comb \main_processor|DP|alu_component|Equal0~2 (
// Equation(s):
// \main_processor|DP|alu_component|Equal0~2_combout  = (!\main_processor|DP|alu_component|mux1|Mux4~11_combout  & (!\main_processor|DP|alu_component|mux1|Mux7~11_combout  & (!\main_processor|DP|alu_component|mux1|Mux6~11_combout  & 
// !\main_processor|DP|alu_component|mux1|Mux5~11_combout )))

	.dataa(\main_processor|DP|alu_component|mux1|Mux4~11_combout ),
	.datab(\main_processor|DP|alu_component|mux1|Mux7~11_combout ),
	.datac(\main_processor|DP|alu_component|mux1|Mux6~11_combout ),
	.datad(\main_processor|DP|alu_component|mux1|Mux5~11_combout ),
	.cin(gnd),
	.combout(\main_processor|DP|alu_component|Equal0~2_combout ),
	.cout());
// synopsys translate_off
defparam \main_processor|DP|alu_component|Equal0~2 .lut_mask = 16'h0001;
defparam \main_processor|DP|alu_component|Equal0~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X48_Y29_N18
cycloneive_lcell_comb \main_processor|DP|alu_component|Equal0~1 (
// Equation(s):
// \main_processor|DP|alu_component|Equal0~1_combout  = (!\main_processor|DP|alu_component|mux1|Mux30~3_combout  & (!\main_processor|DP|alu_component|mux1|Mux3~11_combout  & ((\main_processor|CONTROL_UNIT|ALU_op [1]) # 
// (!\main_processor|DP|alu_component|mux1|Mux30~2_combout ))))

	.dataa(\main_processor|DP|alu_component|mux1|Mux30~3_combout ),
	.datab(\main_processor|DP|alu_component|mux1|Mux3~11_combout ),
	.datac(\main_processor|DP|alu_component|mux1|Mux30~2_combout ),
	.datad(\main_processor|CONTROL_UNIT|ALU_op [1]),
	.cin(gnd),
	.combout(\main_processor|DP|alu_component|Equal0~1_combout ),
	.cout());
// synopsys translate_off
defparam \main_processor|DP|alu_component|Equal0~1 .lut_mask = 16'h1101;
defparam \main_processor|DP|alu_component|Equal0~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X48_Y25_N14
cycloneive_lcell_comb \main_processor|DP|alu_component|Equal0~3 (
// Equation(s):
// \main_processor|DP|alu_component|Equal0~3_combout  = (\main_processor|DP|alu_component|Equal0~2_combout  & (!\main_processor|DP|alu_component|mux1|Mux8~11_combout  & (!\main_processor|DP|alu_component|mux1|Mux2~11_combout  & 
// \main_processor|DP|alu_component|Equal0~1_combout )))

	.dataa(\main_processor|DP|alu_component|Equal0~2_combout ),
	.datab(\main_processor|DP|alu_component|mux1|Mux8~11_combout ),
	.datac(\main_processor|DP|alu_component|mux1|Mux2~11_combout ),
	.datad(\main_processor|DP|alu_component|Equal0~1_combout ),
	.cin(gnd),
	.combout(\main_processor|DP|alu_component|Equal0~3_combout ),
	.cout());
// synopsys translate_off
defparam \main_processor|DP|alu_component|Equal0~3 .lut_mask = 16'h0200;
defparam \main_processor|DP|alu_component|Equal0~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y25_N10
cycloneive_lcell_comb \main_processor|DP|alu_component|Equal0~8 (
// Equation(s):
// \main_processor|DP|alu_component|Equal0~8_combout  = (!\main_processor|DP|alu_component|mux1|Mux23~3_combout  & (!\main_processor|DP|alu_component|mux1|Mux9~11_combout  & (!\main_processor|DP|alu_component|mux1|Mux24~3_combout  & 
// !\main_processor|DP|alu_component|mux1|Mux25~3_combout )))

	.dataa(\main_processor|DP|alu_component|mux1|Mux23~3_combout ),
	.datab(\main_processor|DP|alu_component|mux1|Mux9~11_combout ),
	.datac(\main_processor|DP|alu_component|mux1|Mux24~3_combout ),
	.datad(\main_processor|DP|alu_component|mux1|Mux25~3_combout ),
	.cin(gnd),
	.combout(\main_processor|DP|alu_component|Equal0~8_combout ),
	.cout());
// synopsys translate_off
defparam \main_processor|DP|alu_component|Equal0~8 .lut_mask = 16'h0001;
defparam \main_processor|DP|alu_component|Equal0~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y25_N22
cycloneive_lcell_comb \main_processor|DP|alu_component|Equal0~9 (
// Equation(s):
// \main_processor|DP|alu_component|Equal0~9_combout  = (!\main_processor|DP|alu_component|mux1|Mux28~2_combout  & (!\main_processor|DP|alu_component|mux1|Mux16~4_combout  & (!\main_processor|DP|alu_component|mux1|Mux26~3_combout  & 
// !\main_processor|DP|alu_component|mux1|Mux27~3_combout )))

	.dataa(\main_processor|DP|alu_component|mux1|Mux28~2_combout ),
	.datab(\main_processor|DP|alu_component|mux1|Mux16~4_combout ),
	.datac(\main_processor|DP|alu_component|mux1|Mux26~3_combout ),
	.datad(\main_processor|DP|alu_component|mux1|Mux27~3_combout ),
	.cin(gnd),
	.combout(\main_processor|DP|alu_component|Equal0~9_combout ),
	.cout());
// synopsys translate_off
defparam \main_processor|DP|alu_component|Equal0~9 .lut_mask = 16'h0001;
defparam \main_processor|DP|alu_component|Equal0~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X48_Y27_N8
cycloneive_lcell_comb \main_processor|DP|alu_component|Equal0~7 (
// Equation(s):
// \main_processor|DP|alu_component|Equal0~7_combout  = (!\main_processor|DP|alu_component|mux1|Mux20~3_combout  & (!\main_processor|DP|alu_component|mux1|Mux21~3_combout  & (!\main_processor|DP|alu_component|mux1|Mux19~3_combout  & 
// !\main_processor|DP|alu_component|mux1|Mux22~3_combout )))

	.dataa(\main_processor|DP|alu_component|mux1|Mux20~3_combout ),
	.datab(\main_processor|DP|alu_component|mux1|Mux21~3_combout ),
	.datac(\main_processor|DP|alu_component|mux1|Mux19~3_combout ),
	.datad(\main_processor|DP|alu_component|mux1|Mux22~3_combout ),
	.cin(gnd),
	.combout(\main_processor|DP|alu_component|Equal0~7_combout ),
	.cout());
// synopsys translate_off
defparam \main_processor|DP|alu_component|Equal0~7 .lut_mask = 16'h0001;
defparam \main_processor|DP|alu_component|Equal0~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y25_N0
cycloneive_lcell_comb \main_processor|DP|alu_component|Equal0~10 (
// Equation(s):
// \main_processor|DP|alu_component|Equal0~10_combout  = (\main_processor|DP|alu_component|Equal0~8_combout  & (!\main_processor|DP|alu_component|mux1|Mux29~2_combout  & (\main_processor|DP|alu_component|Equal0~9_combout  & 
// \main_processor|DP|alu_component|Equal0~7_combout )))

	.dataa(\main_processor|DP|alu_component|Equal0~8_combout ),
	.datab(\main_processor|DP|alu_component|mux1|Mux29~2_combout ),
	.datac(\main_processor|DP|alu_component|Equal0~9_combout ),
	.datad(\main_processor|DP|alu_component|Equal0~7_combout ),
	.cin(gnd),
	.combout(\main_processor|DP|alu_component|Equal0~10_combout ),
	.cout());
// synopsys translate_off
defparam \main_processor|DP|alu_component|Equal0~10 .lut_mask = 16'h2000;
defparam \main_processor|DP|alu_component|Equal0~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X48_Y28_N2
cycloneive_lcell_comb \main_processor|DP|alu_component|Equal0~5 (
// Equation(s):
// \main_processor|DP|alu_component|Equal0~5_combout  = (!\main_processor|DP|alu_component|mux1|Mux14~2_combout  & (!\main_processor|DP|alu_component|mux1|Mux15~4_combout  & (!\main_processor|DP|alu_component|mux1|Mux15~2_combout  & 
// !\main_processor|DP|alu_component|mux1|Mux14~4_combout )))

	.dataa(\main_processor|DP|alu_component|mux1|Mux14~2_combout ),
	.datab(\main_processor|DP|alu_component|mux1|Mux15~4_combout ),
	.datac(\main_processor|DP|alu_component|mux1|Mux15~2_combout ),
	.datad(\main_processor|DP|alu_component|mux1|Mux14~4_combout ),
	.cin(gnd),
	.combout(\main_processor|DP|alu_component|Equal0~5_combout ),
	.cout());
// synopsys translate_off
defparam \main_processor|DP|alu_component|Equal0~5 .lut_mask = 16'h0001;
defparam \main_processor|DP|alu_component|Equal0~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y27_N18
cycloneive_lcell_comb \main_processor|DP|alu_component|Equal0~4 (
// Equation(s):
// \main_processor|DP|alu_component|Equal0~4_combout  = (!\main_processor|DP|alu_component|mux1|Mux10~11_combout  & (!\main_processor|DP|alu_component|mux1|Mux12~11_combout  & (!\main_processor|DP|alu_component|mux1|Mux11~11_combout  & 
// !\main_processor|DP|alu_component|mux1|Mux13~11_combout )))

	.dataa(\main_processor|DP|alu_component|mux1|Mux10~11_combout ),
	.datab(\main_processor|DP|alu_component|mux1|Mux12~11_combout ),
	.datac(\main_processor|DP|alu_component|mux1|Mux11~11_combout ),
	.datad(\main_processor|DP|alu_component|mux1|Mux13~11_combout ),
	.cin(gnd),
	.combout(\main_processor|DP|alu_component|Equal0~4_combout ),
	.cout());
// synopsys translate_off
defparam \main_processor|DP|alu_component|Equal0~4 .lut_mask = 16'h0001;
defparam \main_processor|DP|alu_component|Equal0~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y27_N12
cycloneive_lcell_comb \main_processor|DP|alu_component|Equal0~6 (
// Equation(s):
// \main_processor|DP|alu_component|Equal0~6_combout  = (!\main_processor|DP|alu_component|mux1|Mux17~3_combout  & (\main_processor|DP|alu_component|Equal0~5_combout  & (!\main_processor|DP|alu_component|mux1|Mux18~3_combout  & 
// \main_processor|DP|alu_component|Equal0~4_combout )))

	.dataa(\main_processor|DP|alu_component|mux1|Mux17~3_combout ),
	.datab(\main_processor|DP|alu_component|Equal0~5_combout ),
	.datac(\main_processor|DP|alu_component|mux1|Mux18~3_combout ),
	.datad(\main_processor|DP|alu_component|Equal0~4_combout ),
	.cin(gnd),
	.combout(\main_processor|DP|alu_component|Equal0~6_combout ),
	.cout());
// synopsys translate_off
defparam \main_processor|DP|alu_component|Equal0~6 .lut_mask = 16'h0400;
defparam \main_processor|DP|alu_component|Equal0~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y29_N28
cycloneive_lcell_comb \main_processor|DP|alu_component|Equal0~0 (
// Equation(s):
// \main_processor|DP|alu_component|Equal0~0_combout  = (!\main_processor|DP|alu_component|mux1|Mux1~11_combout  & (!\main_processor|DP|alu_component|mux1|Mux31~0_combout  & (!\main_processor|DP|alu_component|mux1|Mux31~2_combout  & 
// !\main_processor|DP|alu_component|mux1|Mux0~2_combout )))

	.dataa(\main_processor|DP|alu_component|mux1|Mux1~11_combout ),
	.datab(\main_processor|DP|alu_component|mux1|Mux31~0_combout ),
	.datac(\main_processor|DP|alu_component|mux1|Mux31~2_combout ),
	.datad(\main_processor|DP|alu_component|mux1|Mux0~2_combout ),
	.cin(gnd),
	.combout(\main_processor|DP|alu_component|Equal0~0_combout ),
	.cout());
// synopsys translate_off
defparam \main_processor|DP|alu_component|Equal0~0 .lut_mask = 16'h0001;
defparam \main_processor|DP|alu_component|Equal0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y25_N20
cycloneive_lcell_comb \main_processor|DP|alu_component|Equal0~11 (
// Equation(s):
// \main_processor|DP|alu_component|Equal0~11_combout  = (\main_processor|DP|alu_component|Equal0~3_combout  & (\main_processor|DP|alu_component|Equal0~10_combout  & (\main_processor|DP|alu_component|Equal0~6_combout  & 
// \main_processor|DP|alu_component|Equal0~0_combout )))

	.dataa(\main_processor|DP|alu_component|Equal0~3_combout ),
	.datab(\main_processor|DP|alu_component|Equal0~10_combout ),
	.datac(\main_processor|DP|alu_component|Equal0~6_combout ),
	.datad(\main_processor|DP|alu_component|Equal0~0_combout ),
	.cin(gnd),
	.combout(\main_processor|DP|alu_component|Equal0~11_combout ),
	.cout());
// synopsys translate_off
defparam \main_processor|DP|alu_component|Equal0~11 .lut_mask = 16'h8000;
defparam \main_processor|DP|alu_component|Equal0~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y28_N4
cycloneive_lcell_comb \main_processor|DP|mux_data|Mux15~3 (
// Equation(s):
// \main_processor|DP|mux_data|Mux15~3_combout  = (\main_processor|DP|mux_data|Mux15~2_combout ) # ((\main_processor|DP|alu_component|mux1|Mux16~4_combout  & (!\main_processor|CONTROL_UNIT|DATA_Mux [0] & \main_processor|CONTROL_UNIT|DATA_Mux [1])))

	.dataa(\main_processor|DP|alu_component|mux1|Mux16~4_combout ),
	.datab(\main_processor|CONTROL_UNIT|DATA_Mux [0]),
	.datac(\main_processor|DP|mux_data|Mux15~2_combout ),
	.datad(\main_processor|CONTROL_UNIT|DATA_Mux [1]),
	.cin(gnd),
	.combout(\main_processor|DP|mux_data|Mux15~3_combout ),
	.cout());
// synopsys translate_off
defparam \main_processor|DP|mux_data|Mux15~3 .lut_mask = 16'hF2F0;
defparam \main_processor|DP|mux_data|Mux15~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X50_Y28_N5
dffeas \main_processor|DP|ir_register|Q[16] (
	.clk(\cpuClk~inputclkctrl_outclk ),
	.d(\main_processor|DP|mux_data|Mux15~3_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\main_processor|CONTROL_UNIT|ld_IR~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\main_processor|DP|ir_register|Q [16]),
	.prn(vcc));
// synopsys translate_off
defparam \main_processor|DP|ir_register|Q[16] .is_wysiwyg = "true";
defparam \main_processor|DP|ir_register|Q[16] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X54_Y28_N24
cycloneive_lcell_comb \main_processor|DP|mux_data|Mux14~3 (
// Equation(s):
// \main_processor|DP|mux_data|Mux14~3_combout  = (\main_processor|DP|mux_data|Mux14~2_combout ) # ((!\main_processor|CONTROL_UNIT|DATA_Mux [0] & (\main_processor|CONTROL_UNIT|DATA_Mux [1] & \main_processor|DP|alu_component|mux1|Mux17~3_combout )))

	.dataa(\main_processor|CONTROL_UNIT|DATA_Mux [0]),
	.datab(\main_processor|CONTROL_UNIT|DATA_Mux [1]),
	.datac(\main_processor|DP|alu_component|mux1|Mux17~3_combout ),
	.datad(\main_processor|DP|mux_data|Mux14~2_combout ),
	.cin(gnd),
	.combout(\main_processor|DP|mux_data|Mux14~3_combout ),
	.cout());
// synopsys translate_off
defparam \main_processor|DP|mux_data|Mux14~3 .lut_mask = 16'hFF40;
defparam \main_processor|DP|mux_data|Mux14~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X54_Y28_N25
dffeas \main_processor|DP|ir_register|Q[17] (
	.clk(\cpuClk~inputclkctrl_outclk ),
	.d(\main_processor|DP|mux_data|Mux14~3_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\main_processor|CONTROL_UNIT|ld_IR~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\main_processor|DP|ir_register|Q [17]),
	.prn(vcc));
// synopsys translate_off
defparam \main_processor|DP|ir_register|Q[17] .is_wysiwyg = "true";
defparam \main_processor|DP|ir_register|Q[17] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X54_Y28_N22
cycloneive_lcell_comb \main_processor|DP|mux_data|Mux13~3 (
// Equation(s):
// \main_processor|DP|mux_data|Mux13~3_combout  = (\main_processor|DP|mux_data|Mux13~2_combout ) # ((\main_processor|CONTROL_UNIT|DATA_Mux [1] & (\main_processor|DP|alu_component|mux1|Mux18~3_combout  & !\main_processor|CONTROL_UNIT|DATA_Mux [0])))

	.dataa(\main_processor|CONTROL_UNIT|DATA_Mux [1]),
	.datab(\main_processor|DP|alu_component|mux1|Mux18~3_combout ),
	.datac(\main_processor|CONTROL_UNIT|DATA_Mux [0]),
	.datad(\main_processor|DP|mux_data|Mux13~2_combout ),
	.cin(gnd),
	.combout(\main_processor|DP|mux_data|Mux13~3_combout ),
	.cout());
// synopsys translate_off
defparam \main_processor|DP|mux_data|Mux13~3 .lut_mask = 16'hFF08;
defparam \main_processor|DP|mux_data|Mux13~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X54_Y28_N23
dffeas \main_processor|DP|ir_register|Q[18] (
	.clk(\cpuClk~inputclkctrl_outclk ),
	.d(\main_processor|DP|mux_data|Mux13~3_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\main_processor|CONTROL_UNIT|ld_IR~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\main_processor|DP|ir_register|Q [18]),
	.prn(vcc));
// synopsys translate_off
defparam \main_processor|DP|ir_register|Q[18] .is_wysiwyg = "true";
defparam \main_processor|DP|ir_register|Q[18] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X49_Y25_N22
cycloneive_lcell_comb \main_processor|DP|mux_data|Mux12~3 (
// Equation(s):
// \main_processor|DP|mux_data|Mux12~3_combout  = (\main_processor|DP|mux_data|Mux12~2_combout ) # ((\main_processor|DP|alu_component|mux1|Mux19~3_combout  & (!\main_processor|CONTROL_UNIT|DATA_Mux [0] & \main_processor|CONTROL_UNIT|DATA_Mux [1])))

	.dataa(\main_processor|DP|alu_component|mux1|Mux19~3_combout ),
	.datab(\main_processor|CONTROL_UNIT|DATA_Mux [0]),
	.datac(\main_processor|CONTROL_UNIT|DATA_Mux [1]),
	.datad(\main_processor|DP|mux_data|Mux12~2_combout ),
	.cin(gnd),
	.combout(\main_processor|DP|mux_data|Mux12~3_combout ),
	.cout());
// synopsys translate_off
defparam \main_processor|DP|mux_data|Mux12~3 .lut_mask = 16'hFF20;
defparam \main_processor|DP|mux_data|Mux12~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X49_Y25_N23
dffeas \main_processor|DP|ir_register|Q[19] (
	.clk(\cpuClk~inputclkctrl_outclk ),
	.d(\main_processor|DP|mux_data|Mux12~3_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\main_processor|CONTROL_UNIT|ld_IR~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\main_processor|DP|ir_register|Q [19]),
	.prn(vcc));
// synopsys translate_off
defparam \main_processor|DP|ir_register|Q[19] .is_wysiwyg = "true";
defparam \main_processor|DP|ir_register|Q[19] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X49_Y26_N4
cycloneive_lcell_comb \main_processor|DP|mux_data|Mux11~3 (
// Equation(s):
// \main_processor|DP|mux_data|Mux11~3_combout  = (\main_processor|DP|mux_data|Mux11~2_combout ) # ((\main_processor|DP|alu_component|mux1|Mux20~3_combout  & (\main_processor|CONTROL_UNIT|DATA_Mux [1] & !\main_processor|CONTROL_UNIT|DATA_Mux [0])))

	.dataa(\main_processor|DP|alu_component|mux1|Mux20~3_combout ),
	.datab(\main_processor|CONTROL_UNIT|DATA_Mux [1]),
	.datac(\main_processor|CONTROL_UNIT|DATA_Mux [0]),
	.datad(\main_processor|DP|mux_data|Mux11~2_combout ),
	.cin(gnd),
	.combout(\main_processor|DP|mux_data|Mux11~3_combout ),
	.cout());
// synopsys translate_off
defparam \main_processor|DP|mux_data|Mux11~3 .lut_mask = 16'hFF08;
defparam \main_processor|DP|mux_data|Mux11~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X49_Y26_N5
dffeas \main_processor|DP|ir_register|Q[20] (
	.clk(\cpuClk~inputclkctrl_outclk ),
	.d(\main_processor|DP|mux_data|Mux11~3_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\main_processor|CONTROL_UNIT|ld_IR~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\main_processor|DP|ir_register|Q [20]),
	.prn(vcc));
// synopsys translate_off
defparam \main_processor|DP|ir_register|Q[20] .is_wysiwyg = "true";
defparam \main_processor|DP|ir_register|Q[20] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X49_Y26_N2
cycloneive_lcell_comb \main_processor|DP|mux_data|Mux10~3 (
// Equation(s):
// \main_processor|DP|mux_data|Mux10~3_combout  = (\main_processor|DP|mux_data|Mux10~2_combout ) # ((\main_processor|DP|alu_component|mux1|Mux21~3_combout  & (\main_processor|CONTROL_UNIT|DATA_Mux [1] & !\main_processor|CONTROL_UNIT|DATA_Mux [0])))

	.dataa(\main_processor|DP|alu_component|mux1|Mux21~3_combout ),
	.datab(\main_processor|CONTROL_UNIT|DATA_Mux [1]),
	.datac(\main_processor|CONTROL_UNIT|DATA_Mux [0]),
	.datad(\main_processor|DP|mux_data|Mux10~2_combout ),
	.cin(gnd),
	.combout(\main_processor|DP|mux_data|Mux10~3_combout ),
	.cout());
// synopsys translate_off
defparam \main_processor|DP|mux_data|Mux10~3 .lut_mask = 16'hFF08;
defparam \main_processor|DP|mux_data|Mux10~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X49_Y26_N3
dffeas \main_processor|DP|ir_register|Q[21] (
	.clk(\cpuClk~inputclkctrl_outclk ),
	.d(\main_processor|DP|mux_data|Mux10~3_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\main_processor|CONTROL_UNIT|ld_IR~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\main_processor|DP|ir_register|Q [21]),
	.prn(vcc));
// synopsys translate_off
defparam \main_processor|DP|ir_register|Q[21] .is_wysiwyg = "true";
defparam \main_processor|DP|ir_register|Q[21] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X49_Y26_N12
cycloneive_lcell_comb \main_processor|DP|mux_data|Mux9~3 (
// Equation(s):
// \main_processor|DP|mux_data|Mux9~3_combout  = (\main_processor|DP|mux_data|Mux9~2_combout ) # ((!\main_processor|CONTROL_UNIT|DATA_Mux [0] & (\main_processor|CONTROL_UNIT|DATA_Mux [1] & \main_processor|DP|alu_component|mux1|Mux22~3_combout )))

	.dataa(\main_processor|CONTROL_UNIT|DATA_Mux [0]),
	.datab(\main_processor|CONTROL_UNIT|DATA_Mux [1]),
	.datac(\main_processor|DP|alu_component|mux1|Mux22~3_combout ),
	.datad(\main_processor|DP|mux_data|Mux9~2_combout ),
	.cin(gnd),
	.combout(\main_processor|DP|mux_data|Mux9~3_combout ),
	.cout());
// synopsys translate_off
defparam \main_processor|DP|mux_data|Mux9~3 .lut_mask = 16'hFF40;
defparam \main_processor|DP|mux_data|Mux9~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X49_Y26_N13
dffeas \main_processor|DP|ir_register|Q[22] (
	.clk(\cpuClk~inputclkctrl_outclk ),
	.d(\main_processor|DP|mux_data|Mux9~3_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\main_processor|CONTROL_UNIT|ld_IR~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\main_processor|DP|ir_register|Q [22]),
	.prn(vcc));
// synopsys translate_off
defparam \main_processor|DP|ir_register|Q[22] .is_wysiwyg = "true";
defparam \main_processor|DP|ir_register|Q[22] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X49_Y26_N22
cycloneive_lcell_comb \main_processor|DP|mux_data|Mux8~3 (
// Equation(s):
// \main_processor|DP|mux_data|Mux8~3_combout  = (\main_processor|DP|mux_data|Mux8~2_combout ) # ((!\main_processor|CONTROL_UNIT|DATA_Mux [0] & (\main_processor|CONTROL_UNIT|DATA_Mux [1] & \main_processor|DP|alu_component|mux1|Mux23~3_combout )))

	.dataa(\main_processor|CONTROL_UNIT|DATA_Mux [0]),
	.datab(\main_processor|CONTROL_UNIT|DATA_Mux [1]),
	.datac(\main_processor|DP|alu_component|mux1|Mux23~3_combout ),
	.datad(\main_processor|DP|mux_data|Mux8~2_combout ),
	.cin(gnd),
	.combout(\main_processor|DP|mux_data|Mux8~3_combout ),
	.cout());
// synopsys translate_off
defparam \main_processor|DP|mux_data|Mux8~3 .lut_mask = 16'hFF40;
defparam \main_processor|DP|mux_data|Mux8~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X49_Y26_N23
dffeas \main_processor|DP|ir_register|Q[23] (
	.clk(\cpuClk~inputclkctrl_outclk ),
	.d(\main_processor|DP|mux_data|Mux8~3_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\main_processor|CONTROL_UNIT|ld_IR~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\main_processor|DP|ir_register|Q [23]),
	.prn(vcc));
// synopsys translate_off
defparam \main_processor|DP|ir_register|Q[23] .is_wysiwyg = "true";
defparam \main_processor|DP|ir_register|Q[23] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X47_Y27_N8
cycloneive_lcell_comb \main_processor|DP|pc_component|q[6]~6 (
// Equation(s):
// \main_processor|DP|pc_component|q[6]~6_combout  = (\main_processor|CONTROL_UNIT|ld_PC~combout  & (\main_processor|DP|ir_register|Q [6])) # (!\main_processor|CONTROL_UNIT|ld_PC~combout  & ((\main_processor|DP|pc_component|q[6]~reg0_q )))

	.dataa(\main_processor|CONTROL_UNIT|ld_PC~combout ),
	.datab(\main_processor|DP|ir_register|Q [6]),
	.datac(\main_processor|DP|pc_component|q[6]~reg0_q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\main_processor|DP|pc_component|q[6]~6_combout ),
	.cout());
// synopsys translate_off
defparam \main_processor|DP|pc_component|q[6]~6 .lut_mask = 16'hD8D8;
defparam \main_processor|DP|pc_component|q[6]~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X45_Y27_N12
cycloneive_lcell_comb \main_processor|DP|pc_component|Add0~12 (
// Equation(s):
// \main_processor|DP|pc_component|Add0~12_combout  = (\main_processor|DP|pc_component|q[6]~reg0_q  & (\main_processor|DP|pc_component|Add0~11  $ (GND))) # (!\main_processor|DP|pc_component|q[6]~reg0_q  & (!\main_processor|DP|pc_component|Add0~11  & VCC))
// \main_processor|DP|pc_component|Add0~13  = CARRY((\main_processor|DP|pc_component|q[6]~reg0_q  & !\main_processor|DP|pc_component|Add0~11 ))

	.dataa(gnd),
	.datab(\main_processor|DP|pc_component|q[6]~reg0_q ),
	.datac(gnd),
	.datad(vcc),
	.cin(\main_processor|DP|pc_component|Add0~11 ),
	.combout(\main_processor|DP|pc_component|Add0~12_combout ),
	.cout(\main_processor|DP|pc_component|Add0~13 ));
// synopsys translate_off
defparam \main_processor|DP|pc_component|Add0~12 .lut_mask = 16'hC30C;
defparam \main_processor|DP|pc_component|Add0~12 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X47_Y27_N9
dffeas \main_processor|DP|pc_component|q[6]~reg0 (
	.clk(\cpuClk~inputclkctrl_outclk ),
	.d(\main_processor|DP|pc_component|q[6]~6_combout ),
	.asdata(\main_processor|DP|pc_component|Add0~12_combout ),
	.clrn(!\main_processor|RC|Clr_PC~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\main_processor|CONTROL_UNIT|inc_PC~combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\main_processor|DP|pc_component|q[6]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \main_processor|DP|pc_component|q[6]~reg0 .is_wysiwyg = "true";
defparam \main_processor|DP|pc_component|q[6]~reg0 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X47_Y27_N14
cycloneive_lcell_comb \main_processor|DP|pc_component|q[7]~7 (
// Equation(s):
// \main_processor|DP|pc_component|q[7]~7_combout  = (\main_processor|CONTROL_UNIT|ld_PC~combout  & ((\main_processor|DP|ir_register|Q [7]))) # (!\main_processor|CONTROL_UNIT|ld_PC~combout  & (\main_processor|DP|pc_component|q[7]~reg0_q ))

	.dataa(\main_processor|CONTROL_UNIT|ld_PC~combout ),
	.datab(gnd),
	.datac(\main_processor|DP|pc_component|q[7]~reg0_q ),
	.datad(\main_processor|DP|ir_register|Q [7]),
	.cin(gnd),
	.combout(\main_processor|DP|pc_component|q[7]~7_combout ),
	.cout());
// synopsys translate_off
defparam \main_processor|DP|pc_component|q[7]~7 .lut_mask = 16'hFA50;
defparam \main_processor|DP|pc_component|q[7]~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X45_Y27_N14
cycloneive_lcell_comb \main_processor|DP|pc_component|Add0~14 (
// Equation(s):
// \main_processor|DP|pc_component|Add0~14_combout  = (\main_processor|DP|pc_component|q[7]~reg0_q  & (!\main_processor|DP|pc_component|Add0~13 )) # (!\main_processor|DP|pc_component|q[7]~reg0_q  & ((\main_processor|DP|pc_component|Add0~13 ) # (GND)))
// \main_processor|DP|pc_component|Add0~15  = CARRY((!\main_processor|DP|pc_component|Add0~13 ) # (!\main_processor|DP|pc_component|q[7]~reg0_q ))

	.dataa(\main_processor|DP|pc_component|q[7]~reg0_q ),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\main_processor|DP|pc_component|Add0~13 ),
	.combout(\main_processor|DP|pc_component|Add0~14_combout ),
	.cout(\main_processor|DP|pc_component|Add0~15 ));
// synopsys translate_off
defparam \main_processor|DP|pc_component|Add0~14 .lut_mask = 16'h5A5F;
defparam \main_processor|DP|pc_component|Add0~14 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X47_Y27_N15
dffeas \main_processor|DP|pc_component|q[7]~reg0 (
	.clk(\cpuClk~inputclkctrl_outclk ),
	.d(\main_processor|DP|pc_component|q[7]~7_combout ),
	.asdata(\main_processor|DP|pc_component|Add0~14_combout ),
	.clrn(!\main_processor|RC|Clr_PC~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\main_processor|CONTROL_UNIT|inc_PC~combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\main_processor|DP|pc_component|q[7]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \main_processor|DP|pc_component|q[7]~reg0 .is_wysiwyg = "true";
defparam \main_processor|DP|pc_component|q[7]~reg0 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X47_Y27_N16
cycloneive_lcell_comb \main_processor|DP|pc_component|q[8]~8 (
// Equation(s):
// \main_processor|DP|pc_component|q[8]~8_combout  = (\main_processor|CONTROL_UNIT|ld_PC~combout  & ((\main_processor|DP|ir_register|Q [8]))) # (!\main_processor|CONTROL_UNIT|ld_PC~combout  & (\main_processor|DP|pc_component|q[8]~reg0_q ))

	.dataa(\main_processor|CONTROL_UNIT|ld_PC~combout ),
	.datab(gnd),
	.datac(\main_processor|DP|pc_component|q[8]~reg0_q ),
	.datad(\main_processor|DP|ir_register|Q [8]),
	.cin(gnd),
	.combout(\main_processor|DP|pc_component|q[8]~8_combout ),
	.cout());
// synopsys translate_off
defparam \main_processor|DP|pc_component|q[8]~8 .lut_mask = 16'hFA50;
defparam \main_processor|DP|pc_component|q[8]~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X45_Y27_N16
cycloneive_lcell_comb \main_processor|DP|pc_component|Add0~16 (
// Equation(s):
// \main_processor|DP|pc_component|Add0~16_combout  = (\main_processor|DP|pc_component|q[8]~reg0_q  & (\main_processor|DP|pc_component|Add0~15  $ (GND))) # (!\main_processor|DP|pc_component|q[8]~reg0_q  & (!\main_processor|DP|pc_component|Add0~15  & VCC))
// \main_processor|DP|pc_component|Add0~17  = CARRY((\main_processor|DP|pc_component|q[8]~reg0_q  & !\main_processor|DP|pc_component|Add0~15 ))

	.dataa(gnd),
	.datab(\main_processor|DP|pc_component|q[8]~reg0_q ),
	.datac(gnd),
	.datad(vcc),
	.cin(\main_processor|DP|pc_component|Add0~15 ),
	.combout(\main_processor|DP|pc_component|Add0~16_combout ),
	.cout(\main_processor|DP|pc_component|Add0~17 ));
// synopsys translate_off
defparam \main_processor|DP|pc_component|Add0~16 .lut_mask = 16'hC30C;
defparam \main_processor|DP|pc_component|Add0~16 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X47_Y27_N17
dffeas \main_processor|DP|pc_component|q[8]~reg0 (
	.clk(\cpuClk~inputclkctrl_outclk ),
	.d(\main_processor|DP|pc_component|q[8]~8_combout ),
	.asdata(\main_processor|DP|pc_component|Add0~16_combout ),
	.clrn(!\main_processor|RC|Clr_PC~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\main_processor|CONTROL_UNIT|inc_PC~combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\main_processor|DP|pc_component|q[8]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \main_processor|DP|pc_component|q[8]~reg0 .is_wysiwyg = "true";
defparam \main_processor|DP|pc_component|q[8]~reg0 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X47_Y27_N2
cycloneive_lcell_comb \main_processor|DP|pc_component|q[9]~9 (
// Equation(s):
// \main_processor|DP|pc_component|q[9]~9_combout  = (\main_processor|CONTROL_UNIT|ld_PC~combout  & ((\main_processor|DP|ir_register|Q [9]))) # (!\main_processor|CONTROL_UNIT|ld_PC~combout  & (\main_processor|DP|pc_component|q[9]~reg0_q ))

	.dataa(\main_processor|CONTROL_UNIT|ld_PC~combout ),
	.datab(gnd),
	.datac(\main_processor|DP|pc_component|q[9]~reg0_q ),
	.datad(\main_processor|DP|ir_register|Q [9]),
	.cin(gnd),
	.combout(\main_processor|DP|pc_component|q[9]~9_combout ),
	.cout());
// synopsys translate_off
defparam \main_processor|DP|pc_component|q[9]~9 .lut_mask = 16'hFA50;
defparam \main_processor|DP|pc_component|q[9]~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X45_Y27_N18
cycloneive_lcell_comb \main_processor|DP|pc_component|Add0~18 (
// Equation(s):
// \main_processor|DP|pc_component|Add0~18_combout  = (\main_processor|DP|pc_component|q[9]~reg0_q  & (!\main_processor|DP|pc_component|Add0~17 )) # (!\main_processor|DP|pc_component|q[9]~reg0_q  & ((\main_processor|DP|pc_component|Add0~17 ) # (GND)))
// \main_processor|DP|pc_component|Add0~19  = CARRY((!\main_processor|DP|pc_component|Add0~17 ) # (!\main_processor|DP|pc_component|q[9]~reg0_q ))

	.dataa(gnd),
	.datab(\main_processor|DP|pc_component|q[9]~reg0_q ),
	.datac(gnd),
	.datad(vcc),
	.cin(\main_processor|DP|pc_component|Add0~17 ),
	.combout(\main_processor|DP|pc_component|Add0~18_combout ),
	.cout(\main_processor|DP|pc_component|Add0~19 ));
// synopsys translate_off
defparam \main_processor|DP|pc_component|Add0~18 .lut_mask = 16'h3C3F;
defparam \main_processor|DP|pc_component|Add0~18 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X47_Y27_N3
dffeas \main_processor|DP|pc_component|q[9]~reg0 (
	.clk(\cpuClk~inputclkctrl_outclk ),
	.d(\main_processor|DP|pc_component|q[9]~9_combout ),
	.asdata(\main_processor|DP|pc_component|Add0~18_combout ),
	.clrn(!\main_processor|RC|Clr_PC~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\main_processor|CONTROL_UNIT|inc_PC~combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\main_processor|DP|pc_component|q[9]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \main_processor|DP|pc_component|q[9]~reg0 .is_wysiwyg = "true";
defparam \main_processor|DP|pc_component|q[9]~reg0 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X47_Y27_N0
cycloneive_lcell_comb \main_processor|DP|pc_component|q[10]~10 (
// Equation(s):
// \main_processor|DP|pc_component|q[10]~10_combout  = (\main_processor|CONTROL_UNIT|ld_PC~combout  & ((\main_processor|DP|ir_register|Q [10]))) # (!\main_processor|CONTROL_UNIT|ld_PC~combout  & (\main_processor|DP|pc_component|q[10]~reg0_q ))

	.dataa(\main_processor|CONTROL_UNIT|ld_PC~combout ),
	.datab(gnd),
	.datac(\main_processor|DP|pc_component|q[10]~reg0_q ),
	.datad(\main_processor|DP|ir_register|Q [10]),
	.cin(gnd),
	.combout(\main_processor|DP|pc_component|q[10]~10_combout ),
	.cout());
// synopsys translate_off
defparam \main_processor|DP|pc_component|q[10]~10 .lut_mask = 16'hFA50;
defparam \main_processor|DP|pc_component|q[10]~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X45_Y27_N20
cycloneive_lcell_comb \main_processor|DP|pc_component|Add0~20 (
// Equation(s):
// \main_processor|DP|pc_component|Add0~20_combout  = (\main_processor|DP|pc_component|q[10]~reg0_q  & (\main_processor|DP|pc_component|Add0~19  $ (GND))) # (!\main_processor|DP|pc_component|q[10]~reg0_q  & (!\main_processor|DP|pc_component|Add0~19  & VCC))
// \main_processor|DP|pc_component|Add0~21  = CARRY((\main_processor|DP|pc_component|q[10]~reg0_q  & !\main_processor|DP|pc_component|Add0~19 ))

	.dataa(gnd),
	.datab(\main_processor|DP|pc_component|q[10]~reg0_q ),
	.datac(gnd),
	.datad(vcc),
	.cin(\main_processor|DP|pc_component|Add0~19 ),
	.combout(\main_processor|DP|pc_component|Add0~20_combout ),
	.cout(\main_processor|DP|pc_component|Add0~21 ));
// synopsys translate_off
defparam \main_processor|DP|pc_component|Add0~20 .lut_mask = 16'hC30C;
defparam \main_processor|DP|pc_component|Add0~20 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X47_Y27_N1
dffeas \main_processor|DP|pc_component|q[10]~reg0 (
	.clk(\cpuClk~inputclkctrl_outclk ),
	.d(\main_processor|DP|pc_component|q[10]~10_combout ),
	.asdata(\main_processor|DP|pc_component|Add0~20_combout ),
	.clrn(!\main_processor|RC|Clr_PC~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\main_processor|CONTROL_UNIT|inc_PC~combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\main_processor|DP|pc_component|q[10]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \main_processor|DP|pc_component|q[10]~reg0 .is_wysiwyg = "true";
defparam \main_processor|DP|pc_component|q[10]~reg0 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X46_Y27_N24
cycloneive_lcell_comb \main_processor|DP|pc_component|q[11]~11 (
// Equation(s):
// \main_processor|DP|pc_component|q[11]~11_combout  = (\main_processor|CONTROL_UNIT|ld_PC~combout  & (\main_processor|DP|ir_register|Q [11])) # (!\main_processor|CONTROL_UNIT|ld_PC~combout  & ((\main_processor|DP|pc_component|q[11]~reg0_q )))

	.dataa(gnd),
	.datab(\main_processor|DP|ir_register|Q [11]),
	.datac(\main_processor|DP|pc_component|q[11]~reg0_q ),
	.datad(\main_processor|CONTROL_UNIT|ld_PC~combout ),
	.cin(gnd),
	.combout(\main_processor|DP|pc_component|q[11]~11_combout ),
	.cout());
// synopsys translate_off
defparam \main_processor|DP|pc_component|q[11]~11 .lut_mask = 16'hCCF0;
defparam \main_processor|DP|pc_component|q[11]~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X45_Y27_N22
cycloneive_lcell_comb \main_processor|DP|pc_component|Add0~22 (
// Equation(s):
// \main_processor|DP|pc_component|Add0~22_combout  = (\main_processor|DP|pc_component|q[11]~reg0_q  & (!\main_processor|DP|pc_component|Add0~21 )) # (!\main_processor|DP|pc_component|q[11]~reg0_q  & ((\main_processor|DP|pc_component|Add0~21 ) # (GND)))
// \main_processor|DP|pc_component|Add0~23  = CARRY((!\main_processor|DP|pc_component|Add0~21 ) # (!\main_processor|DP|pc_component|q[11]~reg0_q ))

	.dataa(gnd),
	.datab(\main_processor|DP|pc_component|q[11]~reg0_q ),
	.datac(gnd),
	.datad(vcc),
	.cin(\main_processor|DP|pc_component|Add0~21 ),
	.combout(\main_processor|DP|pc_component|Add0~22_combout ),
	.cout(\main_processor|DP|pc_component|Add0~23 ));
// synopsys translate_off
defparam \main_processor|DP|pc_component|Add0~22 .lut_mask = 16'h3C3F;
defparam \main_processor|DP|pc_component|Add0~22 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X46_Y27_N25
dffeas \main_processor|DP|pc_component|q[11]~reg0 (
	.clk(\cpuClk~inputclkctrl_outclk ),
	.d(\main_processor|DP|pc_component|q[11]~11_combout ),
	.asdata(\main_processor|DP|pc_component|Add0~22_combout ),
	.clrn(!\main_processor|RC|Clr_PC~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\main_processor|CONTROL_UNIT|inc_PC~combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\main_processor|DP|pc_component|q[11]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \main_processor|DP|pc_component|q[11]~reg0 .is_wysiwyg = "true";
defparam \main_processor|DP|pc_component|q[11]~reg0 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X46_Y27_N2
cycloneive_lcell_comb \main_processor|DP|pc_component|q[12]~12 (
// Equation(s):
// \main_processor|DP|pc_component|q[12]~12_combout  = (\main_processor|CONTROL_UNIT|ld_PC~combout  & (\main_processor|DP|ir_register|Q [12])) # (!\main_processor|CONTROL_UNIT|ld_PC~combout  & ((\main_processor|DP|pc_component|q[12]~reg0_q )))

	.dataa(\main_processor|DP|ir_register|Q [12]),
	.datab(gnd),
	.datac(\main_processor|DP|pc_component|q[12]~reg0_q ),
	.datad(\main_processor|CONTROL_UNIT|ld_PC~combout ),
	.cin(gnd),
	.combout(\main_processor|DP|pc_component|q[12]~12_combout ),
	.cout());
// synopsys translate_off
defparam \main_processor|DP|pc_component|q[12]~12 .lut_mask = 16'hAAF0;
defparam \main_processor|DP|pc_component|q[12]~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X45_Y27_N24
cycloneive_lcell_comb \main_processor|DP|pc_component|Add0~24 (
// Equation(s):
// \main_processor|DP|pc_component|Add0~24_combout  = (\main_processor|DP|pc_component|q[12]~reg0_q  & (\main_processor|DP|pc_component|Add0~23  $ (GND))) # (!\main_processor|DP|pc_component|q[12]~reg0_q  & (!\main_processor|DP|pc_component|Add0~23  & VCC))
// \main_processor|DP|pc_component|Add0~25  = CARRY((\main_processor|DP|pc_component|q[12]~reg0_q  & !\main_processor|DP|pc_component|Add0~23 ))

	.dataa(\main_processor|DP|pc_component|q[12]~reg0_q ),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\main_processor|DP|pc_component|Add0~23 ),
	.combout(\main_processor|DP|pc_component|Add0~24_combout ),
	.cout(\main_processor|DP|pc_component|Add0~25 ));
// synopsys translate_off
defparam \main_processor|DP|pc_component|Add0~24 .lut_mask = 16'hA50A;
defparam \main_processor|DP|pc_component|Add0~24 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X46_Y27_N3
dffeas \main_processor|DP|pc_component|q[12]~reg0 (
	.clk(\cpuClk~inputclkctrl_outclk ),
	.d(\main_processor|DP|pc_component|q[12]~12_combout ),
	.asdata(\main_processor|DP|pc_component|Add0~24_combout ),
	.clrn(!\main_processor|RC|Clr_PC~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\main_processor|CONTROL_UNIT|inc_PC~combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\main_processor|DP|pc_component|q[12]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \main_processor|DP|pc_component|q[12]~reg0 .is_wysiwyg = "true";
defparam \main_processor|DP|pc_component|q[12]~reg0 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X47_Y27_N4
cycloneive_lcell_comb \main_processor|DP|pc_component|q[13]~13 (
// Equation(s):
// \main_processor|DP|pc_component|q[13]~13_combout  = (\main_processor|CONTROL_UNIT|ld_PC~combout  & ((\main_processor|DP|ir_register|Q [13]))) # (!\main_processor|CONTROL_UNIT|ld_PC~combout  & (\main_processor|DP|pc_component|q[13]~reg0_q ))

	.dataa(\main_processor|CONTROL_UNIT|ld_PC~combout ),
	.datab(gnd),
	.datac(\main_processor|DP|pc_component|q[13]~reg0_q ),
	.datad(\main_processor|DP|ir_register|Q [13]),
	.cin(gnd),
	.combout(\main_processor|DP|pc_component|q[13]~13_combout ),
	.cout());
// synopsys translate_off
defparam \main_processor|DP|pc_component|q[13]~13 .lut_mask = 16'hFA50;
defparam \main_processor|DP|pc_component|q[13]~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X45_Y27_N26
cycloneive_lcell_comb \main_processor|DP|pc_component|Add0~26 (
// Equation(s):
// \main_processor|DP|pc_component|Add0~26_combout  = (\main_processor|DP|pc_component|q[13]~reg0_q  & (!\main_processor|DP|pc_component|Add0~25 )) # (!\main_processor|DP|pc_component|q[13]~reg0_q  & ((\main_processor|DP|pc_component|Add0~25 ) # (GND)))
// \main_processor|DP|pc_component|Add0~27  = CARRY((!\main_processor|DP|pc_component|Add0~25 ) # (!\main_processor|DP|pc_component|q[13]~reg0_q ))

	.dataa(\main_processor|DP|pc_component|q[13]~reg0_q ),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\main_processor|DP|pc_component|Add0~25 ),
	.combout(\main_processor|DP|pc_component|Add0~26_combout ),
	.cout(\main_processor|DP|pc_component|Add0~27 ));
// synopsys translate_off
defparam \main_processor|DP|pc_component|Add0~26 .lut_mask = 16'h5A5F;
defparam \main_processor|DP|pc_component|Add0~26 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X47_Y27_N5
dffeas \main_processor|DP|pc_component|q[13]~reg0 (
	.clk(\cpuClk~inputclkctrl_outclk ),
	.d(\main_processor|DP|pc_component|q[13]~13_combout ),
	.asdata(\main_processor|DP|pc_component|Add0~26_combout ),
	.clrn(!\main_processor|RC|Clr_PC~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\main_processor|CONTROL_UNIT|inc_PC~combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\main_processor|DP|pc_component|q[13]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \main_processor|DP|pc_component|q[13]~reg0 .is_wysiwyg = "true";
defparam \main_processor|DP|pc_component|q[13]~reg0 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X47_Y27_N24
cycloneive_lcell_comb \main_processor|DP|pc_component|q[14]~14 (
// Equation(s):
// \main_processor|DP|pc_component|q[14]~14_combout  = (\main_processor|CONTROL_UNIT|ld_PC~combout  & ((\main_processor|DP|ir_register|Q [14]))) # (!\main_processor|CONTROL_UNIT|ld_PC~combout  & (\main_processor|DP|pc_component|q[14]~reg0_q ))

	.dataa(\main_processor|CONTROL_UNIT|ld_PC~combout ),
	.datab(gnd),
	.datac(\main_processor|DP|pc_component|q[14]~reg0_q ),
	.datad(\main_processor|DP|ir_register|Q [14]),
	.cin(gnd),
	.combout(\main_processor|DP|pc_component|q[14]~14_combout ),
	.cout());
// synopsys translate_off
defparam \main_processor|DP|pc_component|q[14]~14 .lut_mask = 16'hFA50;
defparam \main_processor|DP|pc_component|q[14]~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X45_Y27_N28
cycloneive_lcell_comb \main_processor|DP|pc_component|Add0~28 (
// Equation(s):
// \main_processor|DP|pc_component|Add0~28_combout  = (\main_processor|DP|pc_component|q[14]~reg0_q  & (\main_processor|DP|pc_component|Add0~27  $ (GND))) # (!\main_processor|DP|pc_component|q[14]~reg0_q  & (!\main_processor|DP|pc_component|Add0~27  & VCC))
// \main_processor|DP|pc_component|Add0~29  = CARRY((\main_processor|DP|pc_component|q[14]~reg0_q  & !\main_processor|DP|pc_component|Add0~27 ))

	.dataa(\main_processor|DP|pc_component|q[14]~reg0_q ),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\main_processor|DP|pc_component|Add0~27 ),
	.combout(\main_processor|DP|pc_component|Add0~28_combout ),
	.cout(\main_processor|DP|pc_component|Add0~29 ));
// synopsys translate_off
defparam \main_processor|DP|pc_component|Add0~28 .lut_mask = 16'hA50A;
defparam \main_processor|DP|pc_component|Add0~28 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X47_Y27_N25
dffeas \main_processor|DP|pc_component|q[14]~reg0 (
	.clk(\cpuClk~inputclkctrl_outclk ),
	.d(\main_processor|DP|pc_component|q[14]~14_combout ),
	.asdata(\main_processor|DP|pc_component|Add0~28_combout ),
	.clrn(!\main_processor|RC|Clr_PC~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\main_processor|CONTROL_UNIT|inc_PC~combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\main_processor|DP|pc_component|q[14]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \main_processor|DP|pc_component|q[14]~reg0 .is_wysiwyg = "true";
defparam \main_processor|DP|pc_component|q[14]~reg0 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X47_Y27_N22
cycloneive_lcell_comb \main_processor|DP|pc_component|q[15]~15 (
// Equation(s):
// \main_processor|DP|pc_component|q[15]~15_combout  = (\main_processor|CONTROL_UNIT|ld_PC~combout  & ((\main_processor|DP|ir_register|Q [15]))) # (!\main_processor|CONTROL_UNIT|ld_PC~combout  & (\main_processor|DP|pc_component|q[15]~reg0_q ))

	.dataa(\main_processor|CONTROL_UNIT|ld_PC~combout ),
	.datab(gnd),
	.datac(\main_processor|DP|pc_component|q[15]~reg0_q ),
	.datad(\main_processor|DP|ir_register|Q [15]),
	.cin(gnd),
	.combout(\main_processor|DP|pc_component|q[15]~15_combout ),
	.cout());
// synopsys translate_off
defparam \main_processor|DP|pc_component|q[15]~15 .lut_mask = 16'hFA50;
defparam \main_processor|DP|pc_component|q[15]~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X45_Y27_N30
cycloneive_lcell_comb \main_processor|DP|pc_component|Add0~30 (
// Equation(s):
// \main_processor|DP|pc_component|Add0~30_combout  = (\main_processor|DP|pc_component|q[15]~reg0_q  & (!\main_processor|DP|pc_component|Add0~29 )) # (!\main_processor|DP|pc_component|q[15]~reg0_q  & ((\main_processor|DP|pc_component|Add0~29 ) # (GND)))
// \main_processor|DP|pc_component|Add0~31  = CARRY((!\main_processor|DP|pc_component|Add0~29 ) # (!\main_processor|DP|pc_component|q[15]~reg0_q ))

	.dataa(\main_processor|DP|pc_component|q[15]~reg0_q ),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\main_processor|DP|pc_component|Add0~29 ),
	.combout(\main_processor|DP|pc_component|Add0~30_combout ),
	.cout(\main_processor|DP|pc_component|Add0~31 ));
// synopsys translate_off
defparam \main_processor|DP|pc_component|Add0~30 .lut_mask = 16'h5A5F;
defparam \main_processor|DP|pc_component|Add0~30 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X47_Y27_N23
dffeas \main_processor|DP|pc_component|q[15]~reg0 (
	.clk(\cpuClk~inputclkctrl_outclk ),
	.d(\main_processor|DP|pc_component|q[15]~15_combout ),
	.asdata(\main_processor|DP|pc_component|Add0~30_combout ),
	.clrn(!\main_processor|RC|Clr_PC~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\main_processor|CONTROL_UNIT|inc_PC~combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\main_processor|DP|pc_component|q[15]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \main_processor|DP|pc_component|q[15]~reg0 .is_wysiwyg = "true";
defparam \main_processor|DP|pc_component|q[15]~reg0 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X45_Y26_N0
cycloneive_lcell_comb \main_processor|DP|pc_component|Add0~32 (
// Equation(s):
// \main_processor|DP|pc_component|Add0~32_combout  = (\main_processor|DP|pc_component|q[16]~reg0_q  & (\main_processor|DP|pc_component|Add0~31  $ (GND))) # (!\main_processor|DP|pc_component|q[16]~reg0_q  & (!\main_processor|DP|pc_component|Add0~31  & VCC))
// \main_processor|DP|pc_component|Add0~33  = CARRY((\main_processor|DP|pc_component|q[16]~reg0_q  & !\main_processor|DP|pc_component|Add0~31 ))

	.dataa(gnd),
	.datab(\main_processor|DP|pc_component|q[16]~reg0_q ),
	.datac(gnd),
	.datad(vcc),
	.cin(\main_processor|DP|pc_component|Add0~31 ),
	.combout(\main_processor|DP|pc_component|Add0~32_combout ),
	.cout(\main_processor|DP|pc_component|Add0~33 ));
// synopsys translate_off
defparam \main_processor|DP|pc_component|Add0~32 .lut_mask = 16'hC30C;
defparam \main_processor|DP|pc_component|Add0~32 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X46_Y27_N20
cycloneive_lcell_comb \main_processor|DP|pc_component|q~16 (
// Equation(s):
// \main_processor|DP|pc_component|q~16_combout  = (\main_processor|CONTROL_UNIT|inc_PC~combout  & (\main_processor|DP|pc_component|Add0~32_combout )) # (!\main_processor|CONTROL_UNIT|inc_PC~combout  & (((\main_processor|DP|pc_component|q[16]~reg0_q  & 
// !\main_processor|CONTROL_UNIT|ld_PC~combout ))))

	.dataa(\main_processor|DP|pc_component|Add0~32_combout ),
	.datab(\main_processor|CONTROL_UNIT|inc_PC~combout ),
	.datac(\main_processor|DP|pc_component|q[16]~reg0_q ),
	.datad(\main_processor|CONTROL_UNIT|ld_PC~combout ),
	.cin(gnd),
	.combout(\main_processor|DP|pc_component|q~16_combout ),
	.cout());
// synopsys translate_off
defparam \main_processor|DP|pc_component|q~16 .lut_mask = 16'h88B8;
defparam \main_processor|DP|pc_component|q~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X46_Y27_N21
dffeas \main_processor|DP|pc_component|q[16]~reg0 (
	.clk(\cpuClk~inputclkctrl_outclk ),
	.d(\main_processor|DP|pc_component|q~16_combout ),
	.asdata(vcc),
	.clrn(!\main_processor|RC|Clr_PC~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\main_processor|DP|pc_component|q[16]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \main_processor|DP|pc_component|q[16]~reg0 .is_wysiwyg = "true";
defparam \main_processor|DP|pc_component|q[16]~reg0 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X45_Y26_N2
cycloneive_lcell_comb \main_processor|DP|pc_component|Add0~34 (
// Equation(s):
// \main_processor|DP|pc_component|Add0~34_combout  = (\main_processor|DP|pc_component|q[17]~reg0_q  & (!\main_processor|DP|pc_component|Add0~33 )) # (!\main_processor|DP|pc_component|q[17]~reg0_q  & ((\main_processor|DP|pc_component|Add0~33 ) # (GND)))
// \main_processor|DP|pc_component|Add0~35  = CARRY((!\main_processor|DP|pc_component|Add0~33 ) # (!\main_processor|DP|pc_component|q[17]~reg0_q ))

	.dataa(gnd),
	.datab(\main_processor|DP|pc_component|q[17]~reg0_q ),
	.datac(gnd),
	.datad(vcc),
	.cin(\main_processor|DP|pc_component|Add0~33 ),
	.combout(\main_processor|DP|pc_component|Add0~34_combout ),
	.cout(\main_processor|DP|pc_component|Add0~35 ));
// synopsys translate_off
defparam \main_processor|DP|pc_component|Add0~34 .lut_mask = 16'h3C3F;
defparam \main_processor|DP|pc_component|Add0~34 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X46_Y27_N30
cycloneive_lcell_comb \main_processor|DP|pc_component|q~17 (
// Equation(s):
// \main_processor|DP|pc_component|q~17_combout  = (\main_processor|CONTROL_UNIT|inc_PC~combout  & (\main_processor|DP|pc_component|Add0~34_combout )) # (!\main_processor|CONTROL_UNIT|inc_PC~combout  & (((\main_processor|DP|pc_component|q[17]~reg0_q  & 
// !\main_processor|CONTROL_UNIT|ld_PC~combout ))))

	.dataa(\main_processor|DP|pc_component|Add0~34_combout ),
	.datab(\main_processor|CONTROL_UNIT|inc_PC~combout ),
	.datac(\main_processor|DP|pc_component|q[17]~reg0_q ),
	.datad(\main_processor|CONTROL_UNIT|ld_PC~combout ),
	.cin(gnd),
	.combout(\main_processor|DP|pc_component|q~17_combout ),
	.cout());
// synopsys translate_off
defparam \main_processor|DP|pc_component|q~17 .lut_mask = 16'h88B8;
defparam \main_processor|DP|pc_component|q~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X46_Y27_N31
dffeas \main_processor|DP|pc_component|q[17]~reg0 (
	.clk(\cpuClk~inputclkctrl_outclk ),
	.d(\main_processor|DP|pc_component|q~17_combout ),
	.asdata(vcc),
	.clrn(!\main_processor|RC|Clr_PC~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\main_processor|DP|pc_component|q[17]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \main_processor|DP|pc_component|q[17]~reg0 .is_wysiwyg = "true";
defparam \main_processor|DP|pc_component|q[17]~reg0 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X45_Y26_N4
cycloneive_lcell_comb \main_processor|DP|pc_component|Add0~36 (
// Equation(s):
// \main_processor|DP|pc_component|Add0~36_combout  = (\main_processor|DP|pc_component|q[18]~reg0_q  & (\main_processor|DP|pc_component|Add0~35  $ (GND))) # (!\main_processor|DP|pc_component|q[18]~reg0_q  & (!\main_processor|DP|pc_component|Add0~35  & VCC))
// \main_processor|DP|pc_component|Add0~37  = CARRY((\main_processor|DP|pc_component|q[18]~reg0_q  & !\main_processor|DP|pc_component|Add0~35 ))

	.dataa(\main_processor|DP|pc_component|q[18]~reg0_q ),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\main_processor|DP|pc_component|Add0~35 ),
	.combout(\main_processor|DP|pc_component|Add0~36_combout ),
	.cout(\main_processor|DP|pc_component|Add0~37 ));
// synopsys translate_off
defparam \main_processor|DP|pc_component|Add0~36 .lut_mask = 16'hA50A;
defparam \main_processor|DP|pc_component|Add0~36 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X46_Y27_N16
cycloneive_lcell_comb \main_processor|DP|pc_component|q~18 (
// Equation(s):
// \main_processor|DP|pc_component|q~18_combout  = (\main_processor|CONTROL_UNIT|inc_PC~combout  & (\main_processor|DP|pc_component|Add0~36_combout )) # (!\main_processor|CONTROL_UNIT|inc_PC~combout  & (((\main_processor|DP|pc_component|q[18]~reg0_q  & 
// !\main_processor|CONTROL_UNIT|ld_PC~combout ))))

	.dataa(\main_processor|DP|pc_component|Add0~36_combout ),
	.datab(\main_processor|CONTROL_UNIT|inc_PC~combout ),
	.datac(\main_processor|DP|pc_component|q[18]~reg0_q ),
	.datad(\main_processor|CONTROL_UNIT|ld_PC~combout ),
	.cin(gnd),
	.combout(\main_processor|DP|pc_component|q~18_combout ),
	.cout());
// synopsys translate_off
defparam \main_processor|DP|pc_component|q~18 .lut_mask = 16'h88B8;
defparam \main_processor|DP|pc_component|q~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X46_Y27_N17
dffeas \main_processor|DP|pc_component|q[18]~reg0 (
	.clk(\cpuClk~inputclkctrl_outclk ),
	.d(\main_processor|DP|pc_component|q~18_combout ),
	.asdata(vcc),
	.clrn(!\main_processor|RC|Clr_PC~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\main_processor|DP|pc_component|q[18]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \main_processor|DP|pc_component|q[18]~reg0 .is_wysiwyg = "true";
defparam \main_processor|DP|pc_component|q[18]~reg0 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X45_Y26_N6
cycloneive_lcell_comb \main_processor|DP|pc_component|Add0~38 (
// Equation(s):
// \main_processor|DP|pc_component|Add0~38_combout  = (\main_processor|DP|pc_component|q[19]~reg0_q  & (!\main_processor|DP|pc_component|Add0~37 )) # (!\main_processor|DP|pc_component|q[19]~reg0_q  & ((\main_processor|DP|pc_component|Add0~37 ) # (GND)))
// \main_processor|DP|pc_component|Add0~39  = CARRY((!\main_processor|DP|pc_component|Add0~37 ) # (!\main_processor|DP|pc_component|q[19]~reg0_q ))

	.dataa(gnd),
	.datab(\main_processor|DP|pc_component|q[19]~reg0_q ),
	.datac(gnd),
	.datad(vcc),
	.cin(\main_processor|DP|pc_component|Add0~37 ),
	.combout(\main_processor|DP|pc_component|Add0~38_combout ),
	.cout(\main_processor|DP|pc_component|Add0~39 ));
// synopsys translate_off
defparam \main_processor|DP|pc_component|Add0~38 .lut_mask = 16'h3C3F;
defparam \main_processor|DP|pc_component|Add0~38 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X46_Y27_N14
cycloneive_lcell_comb \main_processor|DP|pc_component|q~19 (
// Equation(s):
// \main_processor|DP|pc_component|q~19_combout  = (\main_processor|CONTROL_UNIT|inc_PC~combout  & (\main_processor|DP|pc_component|Add0~38_combout )) # (!\main_processor|CONTROL_UNIT|inc_PC~combout  & (((\main_processor|DP|pc_component|q[19]~reg0_q  & 
// !\main_processor|CONTROL_UNIT|ld_PC~combout ))))

	.dataa(\main_processor|DP|pc_component|Add0~38_combout ),
	.datab(\main_processor|CONTROL_UNIT|inc_PC~combout ),
	.datac(\main_processor|DP|pc_component|q[19]~reg0_q ),
	.datad(\main_processor|CONTROL_UNIT|ld_PC~combout ),
	.cin(gnd),
	.combout(\main_processor|DP|pc_component|q~19_combout ),
	.cout());
// synopsys translate_off
defparam \main_processor|DP|pc_component|q~19 .lut_mask = 16'h88B8;
defparam \main_processor|DP|pc_component|q~19 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X46_Y27_N15
dffeas \main_processor|DP|pc_component|q[19]~reg0 (
	.clk(\cpuClk~inputclkctrl_outclk ),
	.d(\main_processor|DP|pc_component|q~19_combout ),
	.asdata(vcc),
	.clrn(!\main_processor|RC|Clr_PC~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\main_processor|DP|pc_component|q[19]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \main_processor|DP|pc_component|q[19]~reg0 .is_wysiwyg = "true";
defparam \main_processor|DP|pc_component|q[19]~reg0 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X45_Y26_N8
cycloneive_lcell_comb \main_processor|DP|pc_component|Add0~40 (
// Equation(s):
// \main_processor|DP|pc_component|Add0~40_combout  = (\main_processor|DP|pc_component|q[20]~reg0_q  & (\main_processor|DP|pc_component|Add0~39  $ (GND))) # (!\main_processor|DP|pc_component|q[20]~reg0_q  & (!\main_processor|DP|pc_component|Add0~39  & VCC))
// \main_processor|DP|pc_component|Add0~41  = CARRY((\main_processor|DP|pc_component|q[20]~reg0_q  & !\main_processor|DP|pc_component|Add0~39 ))

	.dataa(\main_processor|DP|pc_component|q[20]~reg0_q ),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\main_processor|DP|pc_component|Add0~39 ),
	.combout(\main_processor|DP|pc_component|Add0~40_combout ),
	.cout(\main_processor|DP|pc_component|Add0~41 ));
// synopsys translate_off
defparam \main_processor|DP|pc_component|Add0~40 .lut_mask = 16'hA50A;
defparam \main_processor|DP|pc_component|Add0~40 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X47_Y27_N28
cycloneive_lcell_comb \main_processor|DP|pc_component|q~20 (
// Equation(s):
// \main_processor|DP|pc_component|q~20_combout  = (\main_processor|CONTROL_UNIT|inc_PC~combout  & (((\main_processor|DP|pc_component|Add0~40_combout )))) # (!\main_processor|CONTROL_UNIT|inc_PC~combout  & (!\main_processor|CONTROL_UNIT|ld_PC~combout  & 
// (\main_processor|DP|pc_component|q[20]~reg0_q )))

	.dataa(\main_processor|CONTROL_UNIT|ld_PC~combout ),
	.datab(\main_processor|CONTROL_UNIT|inc_PC~combout ),
	.datac(\main_processor|DP|pc_component|q[20]~reg0_q ),
	.datad(\main_processor|DP|pc_component|Add0~40_combout ),
	.cin(gnd),
	.combout(\main_processor|DP|pc_component|q~20_combout ),
	.cout());
// synopsys translate_off
defparam \main_processor|DP|pc_component|q~20 .lut_mask = 16'hDC10;
defparam \main_processor|DP|pc_component|q~20 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X47_Y27_N29
dffeas \main_processor|DP|pc_component|q[20]~reg0 (
	.clk(\cpuClk~inputclkctrl_outclk ),
	.d(\main_processor|DP|pc_component|q~20_combout ),
	.asdata(vcc),
	.clrn(!\main_processor|RC|Clr_PC~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\main_processor|DP|pc_component|q[20]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \main_processor|DP|pc_component|q[20]~reg0 .is_wysiwyg = "true";
defparam \main_processor|DP|pc_component|q[20]~reg0 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X45_Y26_N10
cycloneive_lcell_comb \main_processor|DP|pc_component|Add0~42 (
// Equation(s):
// \main_processor|DP|pc_component|Add0~42_combout  = (\main_processor|DP|pc_component|q[21]~reg0_q  & (!\main_processor|DP|pc_component|Add0~41 )) # (!\main_processor|DP|pc_component|q[21]~reg0_q  & ((\main_processor|DP|pc_component|Add0~41 ) # (GND)))
// \main_processor|DP|pc_component|Add0~43  = CARRY((!\main_processor|DP|pc_component|Add0~41 ) # (!\main_processor|DP|pc_component|q[21]~reg0_q ))

	.dataa(gnd),
	.datab(\main_processor|DP|pc_component|q[21]~reg0_q ),
	.datac(gnd),
	.datad(vcc),
	.cin(\main_processor|DP|pc_component|Add0~41 ),
	.combout(\main_processor|DP|pc_component|Add0~42_combout ),
	.cout(\main_processor|DP|pc_component|Add0~43 ));
// synopsys translate_off
defparam \main_processor|DP|pc_component|Add0~42 .lut_mask = 16'h3C3F;
defparam \main_processor|DP|pc_component|Add0~42 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X46_Y27_N8
cycloneive_lcell_comb \main_processor|DP|pc_component|q~21 (
// Equation(s):
// \main_processor|DP|pc_component|q~21_combout  = (\main_processor|CONTROL_UNIT|inc_PC~combout  & (\main_processor|DP|pc_component|Add0~42_combout )) # (!\main_processor|CONTROL_UNIT|inc_PC~combout  & (((\main_processor|DP|pc_component|q[21]~reg0_q  & 
// !\main_processor|CONTROL_UNIT|ld_PC~combout ))))

	.dataa(\main_processor|DP|pc_component|Add0~42_combout ),
	.datab(\main_processor|CONTROL_UNIT|inc_PC~combout ),
	.datac(\main_processor|DP|pc_component|q[21]~reg0_q ),
	.datad(\main_processor|CONTROL_UNIT|ld_PC~combout ),
	.cin(gnd),
	.combout(\main_processor|DP|pc_component|q~21_combout ),
	.cout());
// synopsys translate_off
defparam \main_processor|DP|pc_component|q~21 .lut_mask = 16'h88B8;
defparam \main_processor|DP|pc_component|q~21 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X46_Y27_N9
dffeas \main_processor|DP|pc_component|q[21]~reg0 (
	.clk(\cpuClk~inputclkctrl_outclk ),
	.d(\main_processor|DP|pc_component|q~21_combout ),
	.asdata(vcc),
	.clrn(!\main_processor|RC|Clr_PC~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\main_processor|DP|pc_component|q[21]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \main_processor|DP|pc_component|q[21]~reg0 .is_wysiwyg = "true";
defparam \main_processor|DP|pc_component|q[21]~reg0 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X45_Y26_N12
cycloneive_lcell_comb \main_processor|DP|pc_component|Add0~44 (
// Equation(s):
// \main_processor|DP|pc_component|Add0~44_combout  = (\main_processor|DP|pc_component|q[22]~reg0_q  & (\main_processor|DP|pc_component|Add0~43  $ (GND))) # (!\main_processor|DP|pc_component|q[22]~reg0_q  & (!\main_processor|DP|pc_component|Add0~43  & VCC))
// \main_processor|DP|pc_component|Add0~45  = CARRY((\main_processor|DP|pc_component|q[22]~reg0_q  & !\main_processor|DP|pc_component|Add0~43 ))

	.dataa(\main_processor|DP|pc_component|q[22]~reg0_q ),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\main_processor|DP|pc_component|Add0~43 ),
	.combout(\main_processor|DP|pc_component|Add0~44_combout ),
	.cout(\main_processor|DP|pc_component|Add0~45 ));
// synopsys translate_off
defparam \main_processor|DP|pc_component|Add0~44 .lut_mask = 16'hA50A;
defparam \main_processor|DP|pc_component|Add0~44 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X47_Y27_N20
cycloneive_lcell_comb \main_processor|DP|pc_component|q~22 (
// Equation(s):
// \main_processor|DP|pc_component|q~22_combout  = (\main_processor|CONTROL_UNIT|inc_PC~combout  & (\main_processor|DP|pc_component|Add0~44_combout )) # (!\main_processor|CONTROL_UNIT|inc_PC~combout  & (((!\main_processor|CONTROL_UNIT|ld_PC~combout  & 
// \main_processor|DP|pc_component|q[22]~reg0_q ))))

	.dataa(\main_processor|DP|pc_component|Add0~44_combout ),
	.datab(\main_processor|CONTROL_UNIT|ld_PC~combout ),
	.datac(\main_processor|DP|pc_component|q[22]~reg0_q ),
	.datad(\main_processor|CONTROL_UNIT|inc_PC~combout ),
	.cin(gnd),
	.combout(\main_processor|DP|pc_component|q~22_combout ),
	.cout());
// synopsys translate_off
defparam \main_processor|DP|pc_component|q~22 .lut_mask = 16'hAA30;
defparam \main_processor|DP|pc_component|q~22 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X47_Y27_N21
dffeas \main_processor|DP|pc_component|q[22]~reg0 (
	.clk(\cpuClk~inputclkctrl_outclk ),
	.d(\main_processor|DP|pc_component|q~22_combout ),
	.asdata(vcc),
	.clrn(!\main_processor|RC|Clr_PC~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\main_processor|DP|pc_component|q[22]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \main_processor|DP|pc_component|q[22]~reg0 .is_wysiwyg = "true";
defparam \main_processor|DP|pc_component|q[22]~reg0 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X45_Y26_N14
cycloneive_lcell_comb \main_processor|DP|pc_component|Add0~46 (
// Equation(s):
// \main_processor|DP|pc_component|Add0~46_combout  = (\main_processor|DP|pc_component|q[23]~reg0_q  & (!\main_processor|DP|pc_component|Add0~45 )) # (!\main_processor|DP|pc_component|q[23]~reg0_q  & ((\main_processor|DP|pc_component|Add0~45 ) # (GND)))
// \main_processor|DP|pc_component|Add0~47  = CARRY((!\main_processor|DP|pc_component|Add0~45 ) # (!\main_processor|DP|pc_component|q[23]~reg0_q ))

	.dataa(gnd),
	.datab(\main_processor|DP|pc_component|q[23]~reg0_q ),
	.datac(gnd),
	.datad(vcc),
	.cin(\main_processor|DP|pc_component|Add0~45 ),
	.combout(\main_processor|DP|pc_component|Add0~46_combout ),
	.cout(\main_processor|DP|pc_component|Add0~47 ));
// synopsys translate_off
defparam \main_processor|DP|pc_component|Add0~46 .lut_mask = 16'h3C3F;
defparam \main_processor|DP|pc_component|Add0~46 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X47_Y27_N30
cycloneive_lcell_comb \main_processor|DP|pc_component|q~23 (
// Equation(s):
// \main_processor|DP|pc_component|q~23_combout  = (\main_processor|CONTROL_UNIT|inc_PC~combout  & (\main_processor|DP|pc_component|Add0~46_combout )) # (!\main_processor|CONTROL_UNIT|inc_PC~combout  & (((!\main_processor|CONTROL_UNIT|ld_PC~combout  & 
// \main_processor|DP|pc_component|q[23]~reg0_q ))))

	.dataa(\main_processor|DP|pc_component|Add0~46_combout ),
	.datab(\main_processor|CONTROL_UNIT|ld_PC~combout ),
	.datac(\main_processor|DP|pc_component|q[23]~reg0_q ),
	.datad(\main_processor|CONTROL_UNIT|inc_PC~combout ),
	.cin(gnd),
	.combout(\main_processor|DP|pc_component|q~23_combout ),
	.cout());
// synopsys translate_off
defparam \main_processor|DP|pc_component|q~23 .lut_mask = 16'hAA30;
defparam \main_processor|DP|pc_component|q~23 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X47_Y27_N31
dffeas \main_processor|DP|pc_component|q[23]~reg0 (
	.clk(\cpuClk~inputclkctrl_outclk ),
	.d(\main_processor|DP|pc_component|q~23_combout ),
	.asdata(vcc),
	.clrn(!\main_processor|RC|Clr_PC~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\main_processor|DP|pc_component|q[23]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \main_processor|DP|pc_component|q[23]~reg0 .is_wysiwyg = "true";
defparam \main_processor|DP|pc_component|q[23]~reg0 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X45_Y26_N16
cycloneive_lcell_comb \main_processor|DP|pc_component|Add0~48 (
// Equation(s):
// \main_processor|DP|pc_component|Add0~48_combout  = (\main_processor|DP|pc_component|q[24]~reg0_q  & (\main_processor|DP|pc_component|Add0~47  $ (GND))) # (!\main_processor|DP|pc_component|q[24]~reg0_q  & (!\main_processor|DP|pc_component|Add0~47  & VCC))
// \main_processor|DP|pc_component|Add0~49  = CARRY((\main_processor|DP|pc_component|q[24]~reg0_q  & !\main_processor|DP|pc_component|Add0~47 ))

	.dataa(gnd),
	.datab(\main_processor|DP|pc_component|q[24]~reg0_q ),
	.datac(gnd),
	.datad(vcc),
	.cin(\main_processor|DP|pc_component|Add0~47 ),
	.combout(\main_processor|DP|pc_component|Add0~48_combout ),
	.cout(\main_processor|DP|pc_component|Add0~49 ));
// synopsys translate_off
defparam \main_processor|DP|pc_component|Add0~48 .lut_mask = 16'hC30C;
defparam \main_processor|DP|pc_component|Add0~48 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X46_Y27_N18
cycloneive_lcell_comb \main_processor|DP|pc_component|q~24 (
// Equation(s):
// \main_processor|DP|pc_component|q~24_combout  = (\main_processor|CONTROL_UNIT|inc_PC~combout  & (\main_processor|DP|pc_component|Add0~48_combout )) # (!\main_processor|CONTROL_UNIT|inc_PC~combout  & (((\main_processor|DP|pc_component|q[24]~reg0_q  & 
// !\main_processor|CONTROL_UNIT|ld_PC~combout ))))

	.dataa(\main_processor|DP|pc_component|Add0~48_combout ),
	.datab(\main_processor|CONTROL_UNIT|inc_PC~combout ),
	.datac(\main_processor|DP|pc_component|q[24]~reg0_q ),
	.datad(\main_processor|CONTROL_UNIT|ld_PC~combout ),
	.cin(gnd),
	.combout(\main_processor|DP|pc_component|q~24_combout ),
	.cout());
// synopsys translate_off
defparam \main_processor|DP|pc_component|q~24 .lut_mask = 16'h88B8;
defparam \main_processor|DP|pc_component|q~24 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X46_Y27_N19
dffeas \main_processor|DP|pc_component|q[24]~reg0 (
	.clk(\cpuClk~inputclkctrl_outclk ),
	.d(\main_processor|DP|pc_component|q~24_combout ),
	.asdata(vcc),
	.clrn(!\main_processor|RC|Clr_PC~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\main_processor|DP|pc_component|q[24]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \main_processor|DP|pc_component|q[24]~reg0 .is_wysiwyg = "true";
defparam \main_processor|DP|pc_component|q[24]~reg0 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X45_Y26_N18
cycloneive_lcell_comb \main_processor|DP|pc_component|Add0~50 (
// Equation(s):
// \main_processor|DP|pc_component|Add0~50_combout  = (\main_processor|DP|pc_component|q[25]~reg0_q  & (!\main_processor|DP|pc_component|Add0~49 )) # (!\main_processor|DP|pc_component|q[25]~reg0_q  & ((\main_processor|DP|pc_component|Add0~49 ) # (GND)))
// \main_processor|DP|pc_component|Add0~51  = CARRY((!\main_processor|DP|pc_component|Add0~49 ) # (!\main_processor|DP|pc_component|q[25]~reg0_q ))

	.dataa(gnd),
	.datab(\main_processor|DP|pc_component|q[25]~reg0_q ),
	.datac(gnd),
	.datad(vcc),
	.cin(\main_processor|DP|pc_component|Add0~49 ),
	.combout(\main_processor|DP|pc_component|Add0~50_combout ),
	.cout(\main_processor|DP|pc_component|Add0~51 ));
// synopsys translate_off
defparam \main_processor|DP|pc_component|Add0~50 .lut_mask = 16'h3C3F;
defparam \main_processor|DP|pc_component|Add0~50 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X46_Y27_N28
cycloneive_lcell_comb \main_processor|DP|pc_component|q~25 (
// Equation(s):
// \main_processor|DP|pc_component|q~25_combout  = (\main_processor|CONTROL_UNIT|inc_PC~combout  & (\main_processor|DP|pc_component|Add0~50_combout )) # (!\main_processor|CONTROL_UNIT|inc_PC~combout  & (((\main_processor|DP|pc_component|q[25]~reg0_q  & 
// !\main_processor|CONTROL_UNIT|ld_PC~combout ))))

	.dataa(\main_processor|DP|pc_component|Add0~50_combout ),
	.datab(\main_processor|CONTROL_UNIT|inc_PC~combout ),
	.datac(\main_processor|DP|pc_component|q[25]~reg0_q ),
	.datad(\main_processor|CONTROL_UNIT|ld_PC~combout ),
	.cin(gnd),
	.combout(\main_processor|DP|pc_component|q~25_combout ),
	.cout());
// synopsys translate_off
defparam \main_processor|DP|pc_component|q~25 .lut_mask = 16'h88B8;
defparam \main_processor|DP|pc_component|q~25 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X46_Y27_N29
dffeas \main_processor|DP|pc_component|q[25]~reg0 (
	.clk(\cpuClk~inputclkctrl_outclk ),
	.d(\main_processor|DP|pc_component|q~25_combout ),
	.asdata(vcc),
	.clrn(!\main_processor|RC|Clr_PC~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\main_processor|DP|pc_component|q[25]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \main_processor|DP|pc_component|q[25]~reg0 .is_wysiwyg = "true";
defparam \main_processor|DP|pc_component|q[25]~reg0 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X45_Y26_N20
cycloneive_lcell_comb \main_processor|DP|pc_component|Add0~52 (
// Equation(s):
// \main_processor|DP|pc_component|Add0~52_combout  = (\main_processor|DP|pc_component|q[26]~reg0_q  & (\main_processor|DP|pc_component|Add0~51  $ (GND))) # (!\main_processor|DP|pc_component|q[26]~reg0_q  & (!\main_processor|DP|pc_component|Add0~51  & VCC))
// \main_processor|DP|pc_component|Add0~53  = CARRY((\main_processor|DP|pc_component|q[26]~reg0_q  & !\main_processor|DP|pc_component|Add0~51 ))

	.dataa(gnd),
	.datab(\main_processor|DP|pc_component|q[26]~reg0_q ),
	.datac(gnd),
	.datad(vcc),
	.cin(\main_processor|DP|pc_component|Add0~51 ),
	.combout(\main_processor|DP|pc_component|Add0~52_combout ),
	.cout(\main_processor|DP|pc_component|Add0~53 ));
// synopsys translate_off
defparam \main_processor|DP|pc_component|Add0~52 .lut_mask = 16'hC30C;
defparam \main_processor|DP|pc_component|Add0~52 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X46_Y27_N6
cycloneive_lcell_comb \main_processor|DP|pc_component|q~26 (
// Equation(s):
// \main_processor|DP|pc_component|q~26_combout  = (\main_processor|CONTROL_UNIT|inc_PC~combout  & (\main_processor|DP|pc_component|Add0~52_combout )) # (!\main_processor|CONTROL_UNIT|inc_PC~combout  & (((\main_processor|DP|pc_component|q[26]~reg0_q  & 
// !\main_processor|CONTROL_UNIT|ld_PC~combout ))))

	.dataa(\main_processor|DP|pc_component|Add0~52_combout ),
	.datab(\main_processor|CONTROL_UNIT|inc_PC~combout ),
	.datac(\main_processor|DP|pc_component|q[26]~reg0_q ),
	.datad(\main_processor|CONTROL_UNIT|ld_PC~combout ),
	.cin(gnd),
	.combout(\main_processor|DP|pc_component|q~26_combout ),
	.cout());
// synopsys translate_off
defparam \main_processor|DP|pc_component|q~26 .lut_mask = 16'h88B8;
defparam \main_processor|DP|pc_component|q~26 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X46_Y27_N7
dffeas \main_processor|DP|pc_component|q[26]~reg0 (
	.clk(\cpuClk~inputclkctrl_outclk ),
	.d(\main_processor|DP|pc_component|q~26_combout ),
	.asdata(vcc),
	.clrn(!\main_processor|RC|Clr_PC~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\main_processor|DP|pc_component|q[26]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \main_processor|DP|pc_component|q[26]~reg0 .is_wysiwyg = "true";
defparam \main_processor|DP|pc_component|q[26]~reg0 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X45_Y26_N22
cycloneive_lcell_comb \main_processor|DP|pc_component|Add0~54 (
// Equation(s):
// \main_processor|DP|pc_component|Add0~54_combout  = (\main_processor|DP|pc_component|q[27]~reg0_q  & (!\main_processor|DP|pc_component|Add0~53 )) # (!\main_processor|DP|pc_component|q[27]~reg0_q  & ((\main_processor|DP|pc_component|Add0~53 ) # (GND)))
// \main_processor|DP|pc_component|Add0~55  = CARRY((!\main_processor|DP|pc_component|Add0~53 ) # (!\main_processor|DP|pc_component|q[27]~reg0_q ))

	.dataa(\main_processor|DP|pc_component|q[27]~reg0_q ),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\main_processor|DP|pc_component|Add0~53 ),
	.combout(\main_processor|DP|pc_component|Add0~54_combout ),
	.cout(\main_processor|DP|pc_component|Add0~55 ));
// synopsys translate_off
defparam \main_processor|DP|pc_component|Add0~54 .lut_mask = 16'h5A5F;
defparam \main_processor|DP|pc_component|Add0~54 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X46_Y27_N4
cycloneive_lcell_comb \main_processor|DP|pc_component|q~27 (
// Equation(s):
// \main_processor|DP|pc_component|q~27_combout  = (\main_processor|CONTROL_UNIT|inc_PC~combout  & (\main_processor|DP|pc_component|Add0~54_combout )) # (!\main_processor|CONTROL_UNIT|inc_PC~combout  & (((\main_processor|DP|pc_component|q[27]~reg0_q  & 
// !\main_processor|CONTROL_UNIT|ld_PC~combout ))))

	.dataa(\main_processor|DP|pc_component|Add0~54_combout ),
	.datab(\main_processor|CONTROL_UNIT|inc_PC~combout ),
	.datac(\main_processor|DP|pc_component|q[27]~reg0_q ),
	.datad(\main_processor|CONTROL_UNIT|ld_PC~combout ),
	.cin(gnd),
	.combout(\main_processor|DP|pc_component|q~27_combout ),
	.cout());
// synopsys translate_off
defparam \main_processor|DP|pc_component|q~27 .lut_mask = 16'h88B8;
defparam \main_processor|DP|pc_component|q~27 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X46_Y27_N5
dffeas \main_processor|DP|pc_component|q[27]~reg0 (
	.clk(\cpuClk~inputclkctrl_outclk ),
	.d(\main_processor|DP|pc_component|q~27_combout ),
	.asdata(vcc),
	.clrn(!\main_processor|RC|Clr_PC~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\main_processor|DP|pc_component|q[27]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \main_processor|DP|pc_component|q[27]~reg0 .is_wysiwyg = "true";
defparam \main_processor|DP|pc_component|q[27]~reg0 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X45_Y26_N24
cycloneive_lcell_comb \main_processor|DP|pc_component|Add0~56 (
// Equation(s):
// \main_processor|DP|pc_component|Add0~56_combout  = (\main_processor|DP|pc_component|q[28]~reg0_q  & (\main_processor|DP|pc_component|Add0~55  $ (GND))) # (!\main_processor|DP|pc_component|q[28]~reg0_q  & (!\main_processor|DP|pc_component|Add0~55  & VCC))
// \main_processor|DP|pc_component|Add0~57  = CARRY((\main_processor|DP|pc_component|q[28]~reg0_q  & !\main_processor|DP|pc_component|Add0~55 ))

	.dataa(\main_processor|DP|pc_component|q[28]~reg0_q ),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\main_processor|DP|pc_component|Add0~55 ),
	.combout(\main_processor|DP|pc_component|Add0~56_combout ),
	.cout(\main_processor|DP|pc_component|Add0~57 ));
// synopsys translate_off
defparam \main_processor|DP|pc_component|Add0~56 .lut_mask = 16'hA50A;
defparam \main_processor|DP|pc_component|Add0~56 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X46_Y27_N22
cycloneive_lcell_comb \main_processor|DP|pc_component|q~28 (
// Equation(s):
// \main_processor|DP|pc_component|q~28_combout  = (\main_processor|CONTROL_UNIT|inc_PC~combout  & (\main_processor|DP|pc_component|Add0~56_combout )) # (!\main_processor|CONTROL_UNIT|inc_PC~combout  & (((\main_processor|DP|pc_component|q[28]~reg0_q  & 
// !\main_processor|CONTROL_UNIT|ld_PC~combout ))))

	.dataa(\main_processor|DP|pc_component|Add0~56_combout ),
	.datab(\main_processor|CONTROL_UNIT|inc_PC~combout ),
	.datac(\main_processor|DP|pc_component|q[28]~reg0_q ),
	.datad(\main_processor|CONTROL_UNIT|ld_PC~combout ),
	.cin(gnd),
	.combout(\main_processor|DP|pc_component|q~28_combout ),
	.cout());
// synopsys translate_off
defparam \main_processor|DP|pc_component|q~28 .lut_mask = 16'h88B8;
defparam \main_processor|DP|pc_component|q~28 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X46_Y27_N23
dffeas \main_processor|DP|pc_component|q[28]~reg0 (
	.clk(\cpuClk~inputclkctrl_outclk ),
	.d(\main_processor|DP|pc_component|q~28_combout ),
	.asdata(vcc),
	.clrn(!\main_processor|RC|Clr_PC~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\main_processor|DP|pc_component|q[28]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \main_processor|DP|pc_component|q[28]~reg0 .is_wysiwyg = "true";
defparam \main_processor|DP|pc_component|q[28]~reg0 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X45_Y26_N26
cycloneive_lcell_comb \main_processor|DP|pc_component|Add0~58 (
// Equation(s):
// \main_processor|DP|pc_component|Add0~58_combout  = (\main_processor|DP|pc_component|q[29]~reg0_q  & (!\main_processor|DP|pc_component|Add0~57 )) # (!\main_processor|DP|pc_component|q[29]~reg0_q  & ((\main_processor|DP|pc_component|Add0~57 ) # (GND)))
// \main_processor|DP|pc_component|Add0~59  = CARRY((!\main_processor|DP|pc_component|Add0~57 ) # (!\main_processor|DP|pc_component|q[29]~reg0_q ))

	.dataa(\main_processor|DP|pc_component|q[29]~reg0_q ),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\main_processor|DP|pc_component|Add0~57 ),
	.combout(\main_processor|DP|pc_component|Add0~58_combout ),
	.cout(\main_processor|DP|pc_component|Add0~59 ));
// synopsys translate_off
defparam \main_processor|DP|pc_component|Add0~58 .lut_mask = 16'h5A5F;
defparam \main_processor|DP|pc_component|Add0~58 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X46_Y27_N0
cycloneive_lcell_comb \main_processor|DP|pc_component|q~29 (
// Equation(s):
// \main_processor|DP|pc_component|q~29_combout  = (\main_processor|CONTROL_UNIT|inc_PC~combout  & (\main_processor|DP|pc_component|Add0~58_combout )) # (!\main_processor|CONTROL_UNIT|inc_PC~combout  & (((\main_processor|DP|pc_component|q[29]~reg0_q  & 
// !\main_processor|CONTROL_UNIT|ld_PC~combout ))))

	.dataa(\main_processor|DP|pc_component|Add0~58_combout ),
	.datab(\main_processor|CONTROL_UNIT|inc_PC~combout ),
	.datac(\main_processor|DP|pc_component|q[29]~reg0_q ),
	.datad(\main_processor|CONTROL_UNIT|ld_PC~combout ),
	.cin(gnd),
	.combout(\main_processor|DP|pc_component|q~29_combout ),
	.cout());
// synopsys translate_off
defparam \main_processor|DP|pc_component|q~29 .lut_mask = 16'h88B8;
defparam \main_processor|DP|pc_component|q~29 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X46_Y27_N1
dffeas \main_processor|DP|pc_component|q[29]~reg0 (
	.clk(\cpuClk~inputclkctrl_outclk ),
	.d(\main_processor|DP|pc_component|q~29_combout ),
	.asdata(vcc),
	.clrn(!\main_processor|RC|Clr_PC~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\main_processor|DP|pc_component|q[29]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \main_processor|DP|pc_component|q[29]~reg0 .is_wysiwyg = "true";
defparam \main_processor|DP|pc_component|q[29]~reg0 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X45_Y26_N28
cycloneive_lcell_comb \main_processor|DP|pc_component|Add0~60 (
// Equation(s):
// \main_processor|DP|pc_component|Add0~60_combout  = (\main_processor|DP|pc_component|q[30]~reg0_q  & (\main_processor|DP|pc_component|Add0~59  $ (GND))) # (!\main_processor|DP|pc_component|q[30]~reg0_q  & (!\main_processor|DP|pc_component|Add0~59  & VCC))
// \main_processor|DP|pc_component|Add0~61  = CARRY((\main_processor|DP|pc_component|q[30]~reg0_q  & !\main_processor|DP|pc_component|Add0~59 ))

	.dataa(\main_processor|DP|pc_component|q[30]~reg0_q ),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\main_processor|DP|pc_component|Add0~59 ),
	.combout(\main_processor|DP|pc_component|Add0~60_combout ),
	.cout(\main_processor|DP|pc_component|Add0~61 ));
// synopsys translate_off
defparam \main_processor|DP|pc_component|Add0~60 .lut_mask = 16'hA50A;
defparam \main_processor|DP|pc_component|Add0~60 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X46_Y27_N10
cycloneive_lcell_comb \main_processor|DP|pc_component|q~30 (
// Equation(s):
// \main_processor|DP|pc_component|q~30_combout  = (\main_processor|CONTROL_UNIT|inc_PC~combout  & (\main_processor|DP|pc_component|Add0~60_combout )) # (!\main_processor|CONTROL_UNIT|inc_PC~combout  & (((\main_processor|DP|pc_component|q[30]~reg0_q  & 
// !\main_processor|CONTROL_UNIT|ld_PC~combout ))))

	.dataa(\main_processor|DP|pc_component|Add0~60_combout ),
	.datab(\main_processor|CONTROL_UNIT|inc_PC~combout ),
	.datac(\main_processor|DP|pc_component|q[30]~reg0_q ),
	.datad(\main_processor|CONTROL_UNIT|ld_PC~combout ),
	.cin(gnd),
	.combout(\main_processor|DP|pc_component|q~30_combout ),
	.cout());
// synopsys translate_off
defparam \main_processor|DP|pc_component|q~30 .lut_mask = 16'h88B8;
defparam \main_processor|DP|pc_component|q~30 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X46_Y27_N11
dffeas \main_processor|DP|pc_component|q[30]~reg0 (
	.clk(\cpuClk~inputclkctrl_outclk ),
	.d(\main_processor|DP|pc_component|q~30_combout ),
	.asdata(vcc),
	.clrn(!\main_processor|RC|Clr_PC~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\main_processor|DP|pc_component|q[30]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \main_processor|DP|pc_component|q[30]~reg0 .is_wysiwyg = "true";
defparam \main_processor|DP|pc_component|q[30]~reg0 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X45_Y26_N30
cycloneive_lcell_comb \main_processor|DP|pc_component|Add0~62 (
// Equation(s):
// \main_processor|DP|pc_component|Add0~62_combout  = \main_processor|DP|pc_component|Add0~61  $ (\main_processor|DP|pc_component|q[31]~reg0_q )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\main_processor|DP|pc_component|q[31]~reg0_q ),
	.cin(\main_processor|DP|pc_component|Add0~61 ),
	.combout(\main_processor|DP|pc_component|Add0~62_combout ),
	.cout());
// synopsys translate_off
defparam \main_processor|DP|pc_component|Add0~62 .lut_mask = 16'h0FF0;
defparam \main_processor|DP|pc_component|Add0~62 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X46_Y27_N12
cycloneive_lcell_comb \main_processor|DP|pc_component|q~31 (
// Equation(s):
// \main_processor|DP|pc_component|q~31_combout  = (\main_processor|CONTROL_UNIT|inc_PC~combout  & (\main_processor|DP|pc_component|Add0~62_combout )) # (!\main_processor|CONTROL_UNIT|inc_PC~combout  & (((\main_processor|DP|pc_component|q[31]~reg0_q  & 
// !\main_processor|CONTROL_UNIT|ld_PC~combout ))))

	.dataa(\main_processor|DP|pc_component|Add0~62_combout ),
	.datab(\main_processor|CONTROL_UNIT|inc_PC~combout ),
	.datac(\main_processor|DP|pc_component|q[31]~reg0_q ),
	.datad(\main_processor|CONTROL_UNIT|ld_PC~combout ),
	.cin(gnd),
	.combout(\main_processor|DP|pc_component|q~31_combout ),
	.cout());
// synopsys translate_off
defparam \main_processor|DP|pc_component|q~31 .lut_mask = 16'h88B8;
defparam \main_processor|DP|pc_component|q~31 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X46_Y27_N13
dffeas \main_processor|DP|pc_component|q[31]~reg0 (
	.clk(\cpuClk~inputclkctrl_outclk ),
	.d(\main_processor|DP|pc_component|q~31_combout ),
	.asdata(vcc),
	.clrn(!\main_processor|RC|Clr_PC~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\main_processor|DP|pc_component|q[31]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \main_processor|DP|pc_component|q[31]~reg0 .is_wysiwyg = "true";
defparam \main_processor|DP|pc_component|q[31]~reg0 .power_up = "low";
// synopsys translate_on

assign outA[0] = \outA[0]~output_o ;

assign outA[1] = \outA[1]~output_o ;

assign outA[2] = \outA[2]~output_o ;

assign outA[3] = \outA[3]~output_o ;

assign outA[4] = \outA[4]~output_o ;

assign outA[5] = \outA[5]~output_o ;

assign outA[6] = \outA[6]~output_o ;

assign outA[7] = \outA[7]~output_o ;

assign outA[8] = \outA[8]~output_o ;

assign outA[9] = \outA[9]~output_o ;

assign outA[10] = \outA[10]~output_o ;

assign outA[11] = \outA[11]~output_o ;

assign outA[12] = \outA[12]~output_o ;

assign outA[13] = \outA[13]~output_o ;

assign outA[14] = \outA[14]~output_o ;

assign outA[15] = \outA[15]~output_o ;

assign outA[16] = \outA[16]~output_o ;

assign outA[17] = \outA[17]~output_o ;

assign outA[18] = \outA[18]~output_o ;

assign outA[19] = \outA[19]~output_o ;

assign outA[20] = \outA[20]~output_o ;

assign outA[21] = \outA[21]~output_o ;

assign outA[22] = \outA[22]~output_o ;

assign outA[23] = \outA[23]~output_o ;

assign outA[24] = \outA[24]~output_o ;

assign outA[25] = \outA[25]~output_o ;

assign outA[26] = \outA[26]~output_o ;

assign outA[27] = \outA[27]~output_o ;

assign outA[28] = \outA[28]~output_o ;

assign outA[29] = \outA[29]~output_o ;

assign outA[30] = \outA[30]~output_o ;

assign outA[31] = \outA[31]~output_o ;

assign outB[0] = \outB[0]~output_o ;

assign outB[1] = \outB[1]~output_o ;

assign outB[2] = \outB[2]~output_o ;

assign outB[3] = \outB[3]~output_o ;

assign outB[4] = \outB[4]~output_o ;

assign outB[5] = \outB[5]~output_o ;

assign outB[6] = \outB[6]~output_o ;

assign outB[7] = \outB[7]~output_o ;

assign outB[8] = \outB[8]~output_o ;

assign outB[9] = \outB[9]~output_o ;

assign outB[10] = \outB[10]~output_o ;

assign outB[11] = \outB[11]~output_o ;

assign outB[12] = \outB[12]~output_o ;

assign outB[13] = \outB[13]~output_o ;

assign outB[14] = \outB[14]~output_o ;

assign outB[15] = \outB[15]~output_o ;

assign outB[16] = \outB[16]~output_o ;

assign outB[17] = \outB[17]~output_o ;

assign outB[18] = \outB[18]~output_o ;

assign outB[19] = \outB[19]~output_o ;

assign outB[20] = \outB[20]~output_o ;

assign outB[21] = \outB[21]~output_o ;

assign outB[22] = \outB[22]~output_o ;

assign outB[23] = \outB[23]~output_o ;

assign outB[24] = \outB[24]~output_o ;

assign outB[25] = \outB[25]~output_o ;

assign outB[26] = \outB[26]~output_o ;

assign outB[27] = \outB[27]~output_o ;

assign outB[28] = \outB[28]~output_o ;

assign outB[29] = \outB[29]~output_o ;

assign outB[30] = \outB[30]~output_o ;

assign outB[31] = \outB[31]~output_o ;

assign outC = \outC~output_o ;

assign outZ = \outZ~output_o ;

assign outIR[0] = \outIR[0]~output_o ;

assign outIR[1] = \outIR[1]~output_o ;

assign outIR[2] = \outIR[2]~output_o ;

assign outIR[3] = \outIR[3]~output_o ;

assign outIR[4] = \outIR[4]~output_o ;

assign outIR[5] = \outIR[5]~output_o ;

assign outIR[6] = \outIR[6]~output_o ;

assign outIR[7] = \outIR[7]~output_o ;

assign outIR[8] = \outIR[8]~output_o ;

assign outIR[9] = \outIR[9]~output_o ;

assign outIR[10] = \outIR[10]~output_o ;

assign outIR[11] = \outIR[11]~output_o ;

assign outIR[12] = \outIR[12]~output_o ;

assign outIR[13] = \outIR[13]~output_o ;

assign outIR[14] = \outIR[14]~output_o ;

assign outIR[15] = \outIR[15]~output_o ;

assign outIR[16] = \outIR[16]~output_o ;

assign outIR[17] = \outIR[17]~output_o ;

assign outIR[18] = \outIR[18]~output_o ;

assign outIR[19] = \outIR[19]~output_o ;

assign outIR[20] = \outIR[20]~output_o ;

assign outIR[21] = \outIR[21]~output_o ;

assign outIR[22] = \outIR[22]~output_o ;

assign outIR[23] = \outIR[23]~output_o ;

assign outIR[24] = \outIR[24]~output_o ;

assign outIR[25] = \outIR[25]~output_o ;

assign outIR[26] = \outIR[26]~output_o ;

assign outIR[27] = \outIR[27]~output_o ;

assign outIR[28] = \outIR[28]~output_o ;

assign outIR[29] = \outIR[29]~output_o ;

assign outIR[30] = \outIR[30]~output_o ;

assign outIR[31] = \outIR[31]~output_o ;

assign outPC[0] = \outPC[0]~output_o ;

assign outPC[1] = \outPC[1]~output_o ;

assign outPC[2] = \outPC[2]~output_o ;

assign outPC[3] = \outPC[3]~output_o ;

assign outPC[4] = \outPC[4]~output_o ;

assign outPC[5] = \outPC[5]~output_o ;

assign outPC[6] = \outPC[6]~output_o ;

assign outPC[7] = \outPC[7]~output_o ;

assign outPC[8] = \outPC[8]~output_o ;

assign outPC[9] = \outPC[9]~output_o ;

assign outPC[10] = \outPC[10]~output_o ;

assign outPC[11] = \outPC[11]~output_o ;

assign outPC[12] = \outPC[12]~output_o ;

assign outPC[13] = \outPC[13]~output_o ;

assign outPC[14] = \outPC[14]~output_o ;

assign outPC[15] = \outPC[15]~output_o ;

assign outPC[16] = \outPC[16]~output_o ;

assign outPC[17] = \outPC[17]~output_o ;

assign outPC[18] = \outPC[18]~output_o ;

assign outPC[19] = \outPC[19]~output_o ;

assign outPC[20] = \outPC[20]~output_o ;

assign outPC[21] = \outPC[21]~output_o ;

assign outPC[22] = \outPC[22]~output_o ;

assign outPC[23] = \outPC[23]~output_o ;

assign outPC[24] = \outPC[24]~output_o ;

assign outPC[25] = \outPC[25]~output_o ;

assign outPC[26] = \outPC[26]~output_o ;

assign outPC[27] = \outPC[27]~output_o ;

assign outPC[28] = \outPC[28]~output_o ;

assign outPC[29] = \outPC[29]~output_o ;

assign outPC[30] = \outPC[30]~output_o ;

assign outPC[31] = \outPC[31]~output_o ;

assign addrOut[0] = \addrOut[0]~output_o ;

assign addrOut[1] = \addrOut[1]~output_o ;

assign addrOut[2] = \addrOut[2]~output_o ;

assign addrOut[3] = \addrOut[3]~output_o ;

assign addrOut[4] = \addrOut[4]~output_o ;

assign addrOut[5] = \addrOut[5]~output_o ;

assign wEn = \wEn~output_o ;

assign memDataOut[0] = \memDataOut[0]~output_o ;

assign memDataOut[1] = \memDataOut[1]~output_o ;

assign memDataOut[2] = \memDataOut[2]~output_o ;

assign memDataOut[3] = \memDataOut[3]~output_o ;

assign memDataOut[4] = \memDataOut[4]~output_o ;

assign memDataOut[5] = \memDataOut[5]~output_o ;

assign memDataOut[6] = \memDataOut[6]~output_o ;

assign memDataOut[7] = \memDataOut[7]~output_o ;

assign memDataOut[8] = \memDataOut[8]~output_o ;

assign memDataOut[9] = \memDataOut[9]~output_o ;

assign memDataOut[10] = \memDataOut[10]~output_o ;

assign memDataOut[11] = \memDataOut[11]~output_o ;

assign memDataOut[12] = \memDataOut[12]~output_o ;

assign memDataOut[13] = \memDataOut[13]~output_o ;

assign memDataOut[14] = \memDataOut[14]~output_o ;

assign memDataOut[15] = \memDataOut[15]~output_o ;

assign memDataOut[16] = \memDataOut[16]~output_o ;

assign memDataOut[17] = \memDataOut[17]~output_o ;

assign memDataOut[18] = \memDataOut[18]~output_o ;

assign memDataOut[19] = \memDataOut[19]~output_o ;

assign memDataOut[20] = \memDataOut[20]~output_o ;

assign memDataOut[21] = \memDataOut[21]~output_o ;

assign memDataOut[22] = \memDataOut[22]~output_o ;

assign memDataOut[23] = \memDataOut[23]~output_o ;

assign memDataOut[24] = \memDataOut[24]~output_o ;

assign memDataOut[25] = \memDataOut[25]~output_o ;

assign memDataOut[26] = \memDataOut[26]~output_o ;

assign memDataOut[27] = \memDataOut[27]~output_o ;

assign memDataOut[28] = \memDataOut[28]~output_o ;

assign memDataOut[29] = \memDataOut[29]~output_o ;

assign memDataOut[30] = \memDataOut[30]~output_o ;

assign memDataOut[31] = \memDataOut[31]~output_o ;

assign memDataIn[0] = \memDataIn[0]~output_o ;

assign memDataIn[1] = \memDataIn[1]~output_o ;

assign memDataIn[2] = \memDataIn[2]~output_o ;

assign memDataIn[3] = \memDataIn[3]~output_o ;

assign memDataIn[4] = \memDataIn[4]~output_o ;

assign memDataIn[5] = \memDataIn[5]~output_o ;

assign memDataIn[6] = \memDataIn[6]~output_o ;

assign memDataIn[7] = \memDataIn[7]~output_o ;

assign memDataIn[8] = \memDataIn[8]~output_o ;

assign memDataIn[9] = \memDataIn[9]~output_o ;

assign memDataIn[10] = \memDataIn[10]~output_o ;

assign memDataIn[11] = \memDataIn[11]~output_o ;

assign memDataIn[12] = \memDataIn[12]~output_o ;

assign memDataIn[13] = \memDataIn[13]~output_o ;

assign memDataIn[14] = \memDataIn[14]~output_o ;

assign memDataIn[15] = \memDataIn[15]~output_o ;

assign memDataIn[16] = \memDataIn[16]~output_o ;

assign memDataIn[17] = \memDataIn[17]~output_o ;

assign memDataIn[18] = \memDataIn[18]~output_o ;

assign memDataIn[19] = \memDataIn[19]~output_o ;

assign memDataIn[20] = \memDataIn[20]~output_o ;

assign memDataIn[21] = \memDataIn[21]~output_o ;

assign memDataIn[22] = \memDataIn[22]~output_o ;

assign memDataIn[23] = \memDataIn[23]~output_o ;

assign memDataIn[24] = \memDataIn[24]~output_o ;

assign memDataIn[25] = \memDataIn[25]~output_o ;

assign memDataIn[26] = \memDataIn[26]~output_o ;

assign memDataIn[27] = \memDataIn[27]~output_o ;

assign memDataIn[28] = \memDataIn[28]~output_o ;

assign memDataIn[29] = \memDataIn[29]~output_o ;

assign memDataIn[30] = \memDataIn[30]~output_o ;

assign memDataIn[31] = \memDataIn[31]~output_o ;

assign T_Info[0] = \T_Info[0]~output_o ;

assign T_Info[1] = \T_Info[1]~output_o ;

assign T_Info[2] = \T_Info[2]~output_o ;

assign wen_mem = \wen_mem~output_o ;

assign en_mem = \en_mem~output_o ;

endmodule
