
****** Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
  **** SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
  **** IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

source C:/Xilinx/Vivado/2018.3/scripts/vivado_hls/hls.tcl -notrace
INFO: Applying HLS Y2K22 patch v1.2 for IP revision
INFO: [HLS 200-10] Running 'C:/Xilinx/Vivado/2018.3/bin/unwrapped/win64.o/vivado_hls.exe'
INFO: [HLS 200-10] For user 'thoms' on host 'zenbook_tomtom' (Windows NT_amd64 version 6.2) on Wed Apr 17 15:47:47 -0400 2024
INFO: [HLS 200-10] In directory 'C:/Users/thoms/Universite/INF3610-TPs/TP2/hls_architecture2/implementation_sol_2_2'
INFO: [HLS 200-10] Creating and opening project 'C:/Users/thoms/Universite/INF3610-TPs/TP2/hls_architecture2/implementation_sol_2_2/hls_wrapped_mmult_prj'.
INFO: [HLS 200-10] Adding design file 'mmult_accel.cpp' to the project
INFO: [HLS 200-10] Adding test bench file 'mmult_test.cpp' to the project
INFO: [HLS 200-10] Creating and opening solution 'C:/Users/thoms/Universite/INF3610-TPs/TP2/hls_architecture2/implementation_sol_2_2/hls_wrapped_mmult_prj/solution2_2'.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg484-1'
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
   Compiling ../../../../mmult_test.cpp in debug mode
   Compiling ../../../../mmult_accel.cpp in debug mode
   Generating csim.exe
In file included from C:/Xilinx/Vivado/2018.3/include/floating_point_v7_0_bitacc_cmodel.h:143:0,
                 from C:/Xilinx/Vivado/2018.3/include/hls_fpo.h:186,
                 from C:/Xilinx/Vivado/2018.3/include/hls_half.h:44,
                 from C:/Xilinx/Vivado/2018.3/include/etc/ap_private.h:90,
                 from C:/Xilinx/Vivado/2018.3/include/ap_common.h:641,
                 from C:/Xilinx/Vivado/2018.3/include/ap_int.h:54,
                 from C:/Xilinx/Vivado/2018.3/include/ap_axi_sdata.h:86,
                 from ../../../../mmult.h:3,
                 from ../../../../mmult_test.cpp:4:
C:/Xilinx/Vivado/2018.3/include/gmp.h:62:0: warning: "__GMP_LIBGMP_DLL" redefined
 #define __GMP_LIBGMP_DLL  0
 
In file included from C:/Xilinx/Vivado/2018.3/include/hls_fpo.h:186:0,
                 from C:/Xilinx/Vivado/2018.3/include/hls_half.h:44,
                 from C:/Xilinx/Vivado/2018.3/include/etc/ap_private.h:90,
                 from C:/Xilinx/Vivado/2018.3/include/ap_common.h:641,
                 from C:/Xilinx/Vivado/2018.3/include/ap_int.h:54,
                 from C:/Xilinx/Vivado/2018.3/include/ap_axi_sdata.h:86,
                 from ../../../../mmult.h:3,
                 from ../../../../mmult_test.cpp:4:
C:/Xilinx/Vivado/2018.3/include/floating_point_v7_0_bitacc_cmodel.h:135:0: note: this is the location of the previous definition
 #define __GMP_LIBGMP_DLL 1
 
In file included from C:/Xilinx/Vivado/2018.3/include/floating_point_v7_0_bitacc_cmodel.h:143:0,
                 from C:/Xilinx/Vivado/2018.3/include/hls_fpo.h:186,
                 from C:/Xilinx/Vivado/2018.3/include/hls_half.h:44,
                 from C:/Xilinx/Vivado/2018.3/include/etc/ap_private.h:90,
                 from C:/Xilinx/Vivado/2018.3/include/ap_common.h:641,
                 from C:/Xilinx/Vivado/2018.3/include/ap_int.h:54,
                 from C:/Xilinx/Vivado/2018.3/include/ap_axi_sdata.h:86,
                 from ../../../../mmult.h:3,
                 from ../../../../mmult_accel.cpp:4:
C:/Xilinx/Vivado/2018.3/include/gmp.h:62:0: warning: "__GMP_LIBGMP_DLL" redefined
 #define __GMP_LIBGMP_DLL  0
 
In file included from C:/Xilinx/Vivado/2018.3/include/hls_fpo.h:186:0,
                 from C:/Xilinx/Vivado/2018.3/include/hls_half.h:44,
                 from C:/Xilinx/Vivado/2018.3/include/etc/ap_private.h:90,
                 from C:/Xilinx/Vivado/2018.3/include/ap_common.h:641,
                 from C:/Xilinx/Vivado/2018.3/include/ap_int.h:54,
                 from C:/Xilinx/Vivado/2018.3/include/ap_axi_sdata.h:86,
                 from ../../../../mmult.h:3,
                 from ../../../../mmult_accel.cpp:4:
C:/Xilinx/Vivado/2018.3/include/floating_point_v7_0_bitacc_cmodel.h:135:0: note: this is the location of the previous definition
 #define __GMP_LIBGMP_DLL 1
 
DEBUGGING AXI4 STREAMING DATA TYPES!
Matrixes identical ... Test successful!
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'mmult_accel.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:01 ; elapsed = 00:00:14 . Memory (MB): peak = 103.098 ; gain = 18.219
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:01 ; elapsed = 00:00:14 . Memory (MB): peak = 103.098 ; gain = 18.219
INFO: [HLS 200-10] Starting code transformations ...
INFO: [XFORM 203-603] Inlining function 'pop_stream<float, 4, 5, 5>' into 'wrapped_mmult_hw<float, 42, 1764, 4, 5, 5>' (./mmult.h:153).
INFO: [XFORM 203-603] Inlining function 'pop_stream<float, 4, 5, 5>' into 'wrapped_mmult_hw<float, 42, 1764, 4, 5, 5>' (./mmult.h:143).
INFO: [XFORM 203-603] Inlining function 'mmult_hw<float, 42>' into 'wrapped_mmult_hw<float, 42, 1764, 4, 5, 5>' (./mmult.h:157).
INFO: [XFORM 203-603] Inlining function 'push_stream<float, 4, 5, 5>' into 'wrapped_mmult_hw<float, 42, 1764, 4, 5, 5>' (./mmult.h:165).
INFO: [XFORM 203-603] Inlining function 'wrapped_mmult_hw<float, 42, 1764, 4, 5, 5>' into 'HLS_accel' (mmult_accel.cpp:22).
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:05 ; elapsed = 00:00:25 . Memory (MB): peak = 110.234 ; gain = 25.355
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:06 ; elapsed = 00:00:26 . Memory (MB): peak = 111.793 ; gain = 26.914
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'OUTPUT_STREAM.data.V' (mmult_accel.cpp:15).
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'INPUT_STREAM.data.V' (mmult_accel.cpp:15).
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'L2' (./mmult.h:56) in function 'HLS_accel' for pipelining.
INFO: [HLS 200-489] Unrolling loop 'L3' (./mmult.h:58) in function 'HLS_accel' completely with a factor of 42.
WARNING: [XFORM 203-105] Cannot partition array 'a' (./mmult.h:131): indivisible factor 17 on dimension 2, which has 42 elements.
WARNING: [XFORM 203-105] Cannot partition array 'b' (./mmult.h:132): indivisible factor 17 on dimension 1, which has 42 elements.
WARNING: [XFORM 203-105] Cannot partition array 'a' (./mmult.h:131): indivisible factor 17 on dimension 2, which has 42 elements.
WARNING: [XFORM 203-105] Cannot partition array 'b' (./mmult.h:132): indivisible factor 17 on dimension 1, which has 42 elements.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:07 ; elapsed = 00:00:30 . Memory (MB): peak = 135.742 ; gain = 50.863
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1' (./mmult.h:138:13) in function 'HLS_accel'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-2' (./mmult.h:148:14) in function 'HLS_accel'.
INFO: [XFORM 203-541] Flattening a loop nest 'L1' (./mmult.h:55:3) in function 'HLS_accel'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-4' (./mmult.h:160:15) in function 'HLS_accel'.
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:08 ; elapsed = 00:00:33 . Memory (MB): peak = 136.035 ; gain = 51.156
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'HLS_accel' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'HLS_accel' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'Loop 2'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'L1_L2'.
WARNING: [SCHED 204-69] Unable to schedule 'load' operation ('b_load_2', ./mmult.h:59->./mmult.h:157->mmult_accel.cpp:22) on array 'b', ./mmult.h:132->mmult_accel.cpp:22 due to limited memory ports. Please consider using a memory core with more ports or partitioning the array 'b'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 21, Depth = 218.
INFO: [SCHED 204-61] Pipelining loop 'Loop 4'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 4.
WARNING: [SCHED 204-21] Estimated clock period (9.634ns) exceeds the target (target clock period: 10ns, clock uncertainty: 1.25ns, effective delay budget: 8.75ns).
WARNING: [SCHED 204-21] The critical path in module 'HLS_accel' consists of the following:
	'mul' operation of DSP[57] ('tmp', ./mmult.h:143->mmult_accel.cpp:22) [50]  (3.36 ns)
	'add' operation of DSP[57] ('tmp_1', ./mmult.h:143->mmult_accel.cpp:22) [57]  (3.02 ns)
	'getelementptr' operation ('a_addr', ./mmult.h:143->mmult_accel.cpp:22) [59]  (0 ns)
	'store' operation (./mmult.h:143->mmult_accel.cpp:22) of variable 'ret', ./mmult.h:84->./mmult.h:143->mmult_accel.cpp:22 on array 'a', ./mmult.h:131->mmult_accel.cpp:22 [60]  (3.25 ns)
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 35.315 seconds; current allocated memory: 93.865 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] After resource sharing, estimated clock period (10.6891ns) exceeds the target (target clock period: 10ns, clock uncertainty: 1.25ns, effective delay budget: 8.75ns).
INFO: [BIND 205-100] The critical path consists of the following:
	'fmul' operation ('temp', ./mmult.h:59->./mmult.h:157->mmult_accel.cpp:22) (10.7 ns)
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 2.174 seconds; current allocated memory: 97.393 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'HLS_accel' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'HLS_accel/INPUT_STREAM_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'HLS_accel/INPUT_STREAM_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'HLS_accel/INPUT_STREAM_strb_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'HLS_accel/INPUT_STREAM_user_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'HLS_accel/INPUT_STREAM_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'HLS_accel/INPUT_STREAM_id_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'HLS_accel/INPUT_STREAM_dest_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'HLS_accel/OUTPUT_STREAM_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'HLS_accel/OUTPUT_STREAM_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'HLS_accel/OUTPUT_STREAM_strb_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'HLS_accel/OUTPUT_STREAM_user_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'HLS_accel/OUTPUT_STREAM_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'HLS_accel/OUTPUT_STREAM_id_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'HLS_accel/OUTPUT_STREAM_dest_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on function 'HLS_accel' to 's_axilite & ap_ctrl_hs'.
INFO: [RTGEN 206-100] Bundling port 'return' to AXI-Lite port CONTROL_BUS.
INFO: [SYN 201-210] Renamed object name 'HLS_accel_fadd_32ns_32ns_32_5_no_dsp_1' to 'HLS_accel_fadd_32bkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'HLS_accel_fmul_32ns_32ns_32_4_no_dsp_1' to 'HLS_accel_fmul_32cud' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'HLS_accel_mac_muladd_6ns_7ns_6ns_12_1_1' to 'HLS_accel_mac_muldEe' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'HLS_accel_mac_muladd_6ns_7ns_6ns_11_1_1' to 'HLS_accel_mac_muleOg' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'HLS_accel_fadd_32bkb': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'HLS_accel_fmul_32cud': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'HLS_accel_mac_muldEe': 3 instance(s).
INFO: [RTGEN 206-100] Generating core module 'HLS_accel_mac_muleOg': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'HLS_accel'.
INFO: [HLS 200-111]  Elapsed time: 2.293 seconds; current allocated memory: 102.466 MB.
INFO: [RTMG 210-278] Implementing memory 'HLS_accel_a_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'HLS_accel_out_ram (RAM)' using block RAMs.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:12 ; elapsed = 00:00:49 . Memory (MB): peak = 165.277 ; gain = 80.398
INFO: [SYSC 207-301] Generating SystemC RTL for HLS_accel.
INFO: [VHDL 208-304] Generating VHDL RTL for HLS_accel.
INFO: [VLOG 209-307] Generating Verilog RTL for HLS_accel.
WARNING: [HLS 200-483] The 'export_design -evaluate verilog' command is deprecated and will be removed in a future release. Use 'export_design -flow impl -rtl verilog' as its replacement.
INFO: [IMPL 213-8] Exporting RTL as a Vivado IP.

****** Vivado v2018.3 (64-bit)
  **** SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
  **** IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

source run_ippack.tcl -notrace
INFO: [ProjectBase 1-489] The host OS only allows 260 characters in a normal path. The project is stored in a path with more than 80 characters. If you experience issues with IP, Block Designs, or files not being found, please consider moving the project to a location with a shorter path. Alternately consider using the OS subst command to map part of the path to a drive letter.
Current project path is 'C:/Users/thoms/Universite/INF3610-TPs/TP2/hls_architecture2/implementation_sol_2_2/hls_wrapped_mmult_prj/solution2_2/impl/ip'
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2018.3/data/ip'.
WARNING: [IP_Flow 19-4832] The IP name 'HLS_accel_ap_fadd_3_no_dsp_32' you have specified is long. The Windows operating system has path length limitations. It is recommended you use shorter names to reduce the likelihood of issues.
create_ip: Time (s): cpu = 00:00:03 ; elapsed = 00:00:06 . Memory (MB): peak = 367.094 ; gain = 44.035
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'HLS_accel_ap_fadd_3_no_dsp_32'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'HLS_accel_ap_fadd_3_no_dsp_32'...
WARNING: [IP_Flow 19-4832] The IP name 'HLS_accel_ap_fmul_2_no_dsp_32' you have specified is long. The Windows operating system has path length limitations. It is recommended you use shorter names to reduce the likelihood of issues.
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'HLS_accel_ap_fmul_2_no_dsp_32'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'HLS_accel_ap_fmul_2_no_dsp_32'...
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2018.3/data/ip'.
INFO: [Common 17-206] Exiting Vivado at Wed Apr 17 15:49:03 2024...
INFO: [IMPL 213-8] Starting RTL evaluation using Vivado ...

C:\Users\thoms\Universite\INF3610-TPs\TP2\hls_architecture2\implementation_sol_2_2\hls_wrapped_mmult_prj\solution2_2\impl\verilog>C:/Xilinx/Vivado/2018.3/bin/vivado  -notrace -mode batch -source run_vivado.tcl   || exit $? 

****** Vivado v2018.3 (64-bit)
  **** SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
  **** IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

source run_vivado.tcl -notrace
INFO: [ProjectBase 1-489] The host OS only allows 260 characters in a normal path. The project is stored in a path with more than 80 characters. If you experience issues with IP, Block Designs, or files not being found, please consider moving the project to a location with a shorter path. Alternately consider using the OS subst command to map part of the path to a drive letter.
Current project path is 'C:/Users/thoms/Universite/INF3610-TPs/TP2/hls_architecture2/implementation_sol_2_2/hls_wrapped_mmult_prj/solution2_2/impl/verilog'
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/thoms/Universite/INF3610-TPs/TP2/hls_architecture2/implementation_sol_2_2/hls_wrapped_mmult_prj/solution2_2/impl/ip'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2018.3/data/ip'.
Wrote  : <C:\Users\thoms\Universite\INF3610-TPs\TP2\hls_architecture2\implementation_sol_2_2\hls_wrapped_mmult_prj\solution2_2\impl\verilog\project.srcs\sources_1\bd\bd_0\bd_0.bd> 
</hls_inst/s_axi_CONTROL_BUS/Reg> is being mapped into </s_axi_CONTROL_BUS> at <0x00000000 [ 4K ]>
Wrote  : <C:\Users\thoms\Universite\INF3610-TPs\TP2\hls_architecture2\implementation_sol_2_2\hls_wrapped_mmult_prj\solution2_2\impl\verilog\project.srcs\sources_1\bd\bd_0\bd_0.bd> 
VHDL Output written to : C:/Users/thoms/Universite/INF3610-TPs/TP2/hls_architecture2/implementation_sol_2_2/hls_wrapped_mmult_prj/solution2_2/impl/verilog/project.srcs/sources_1/bd/bd_0/synth/bd_0.v
VHDL Output written to : C:/Users/thoms/Universite/INF3610-TPs/TP2/hls_architecture2/implementation_sol_2_2/hls_wrapped_mmult_prj/solution2_2/impl/verilog/project.srcs/sources_1/bd/bd_0/sim/bd_0.v
VHDL Output written to : C:/Users/thoms/Universite/INF3610-TPs/TP2/hls_architecture2/implementation_sol_2_2/hls_wrapped_mmult_prj/solution2_2/impl/verilog/project.srcs/sources_1/bd/bd_0/hdl/bd_0_wrapper.v
Using BD top: bd_0_wrapper
INFO: [BD 41-1662] The design 'bd_0.bd' is already validated. Therefore parameter propagation will not be re-run.
VHDL Output written to : C:/Users/thoms/Universite/INF3610-TPs/TP2/hls_architecture2/implementation_sol_2_2/hls_wrapped_mmult_prj/solution2_2/impl/verilog/project.srcs/sources_1/bd/bd_0/synth/bd_0.v
VHDL Output written to : C:/Users/thoms/Universite/INF3610-TPs/TP2/hls_architecture2/implementation_sol_2_2/hls_wrapped_mmult_prj/solution2_2/impl/verilog/project.srcs/sources_1/bd/bd_0/sim/bd_0.v
VHDL Output written to : C:/Users/thoms/Universite/INF3610-TPs/TP2/hls_architecture2/implementation_sol_2_2/hls_wrapped_mmult_prj/solution2_2/impl/verilog/project.srcs/sources_1/bd/bd_0/hdl/bd_0_wrapper.v
WARNING: [IP_Flow 19-519] IP 'bd_0_hls_inst_0' detected a language mismatch between 'VHDL Simulation Wrapper' and 'Verilog Simulation' output products. Please check with the IP provider to see if this is expected.
INFO: [BD 41-1029] Generation completed for the IP Integrator block hls_inst .
Exporting to file C:/Users/thoms/Universite/INF3610-TPs/TP2/hls_architecture2/implementation_sol_2_2/hls_wrapped_mmult_prj/solution2_2/impl/verilog/project.srcs/sources_1/bd/bd_0/hw_handoff/bd_0.hwh
Generated Block Design Tcl file C:/Users/thoms/Universite/INF3610-TPs/TP2/hls_architecture2/implementation_sol_2_2/hls_wrapped_mmult_prj/solution2_2/impl/verilog/project.srcs/sources_1/bd/bd_0/hw_handoff/bd_0_bd.tcl
Generated Hardware Definition File C:/Users/thoms/Universite/INF3610-TPs/TP2/hls_architecture2/implementation_sol_2_2/hls_wrapped_mmult_prj/solution2_2/impl/verilog/project.srcs/sources_1/bd/bd_0/synth/bd_0.hwdef
[Wed Apr 17 15:49:26 2024] Launched bd_0_hls_inst_0_synth_1...
Run output will be captured here: C:/Users/thoms/Universite/INF3610-TPs/TP2/hls_architecture2/implementation_sol_2_2/hls_wrapped_mmult_prj/solution2_2/impl/verilog/project.runs/bd_0_hls_inst_0_synth_1/runme.log
[Wed Apr 17 15:49:27 2024] Launched synth_1...
Run output will be captured here: C:/Users/thoms/Universite/INF3610-TPs/TP2/hls_architecture2/implementation_sol_2_2/hls_wrapped_mmult_prj/solution2_2/impl/verilog/project.runs/synth_1/runme.log
[Wed Apr 17 15:49:27 2024] Waiting for synth_1 to finish...

*** Running vivado
    with args -log bd_0_wrapper.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source bd_0_wrapper.tcl


****** Vivado v2018.3 (64-bit)
  **** SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
  **** IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

source bd_0_wrapper.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/thoms/Universite/INF3610-TPs/TP2/hls_architecture2/implementation_sol_2_2/hls_wrapped_mmult_prj/solution2_2/impl/ip'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2018.3/data/ip'.
WARNING: [IP_Flow 19-4995] The host OS only allows 260 characters in a normal path. The IP cache path is more than 80 characters. If you experience issues with IP caching, please consider changing the IP cache to a location with a shorter path. Alternately consider using the OS subst command to map part of the path to a drive letter. 
Current IP cache path is c:/Users/thoms/Universite/INF3610-TPs/TP2/hls_architecture2/implementation_sol_2_2/hls_wrapped_mmult_prj/solution2_2/impl/verilog/project.cache/ip 
Command: synth_design -top bd_0_wrapper -part xc7z020clg484-1 -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z020'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 26028 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:01 ; elapsed = 00:00:04 . Memory (MB): peak = 468.992 ; gain = 95.527
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'bd_0_wrapper' [C:/Users/thoms/Universite/INF3610-TPs/TP2/hls_architecture2/implementation_sol_2_2/hls_wrapped_mmult_prj/solution2_2/impl/verilog/project.srcs/sources_1/bd/bd_0/hdl/bd_0_wrapper.v:12]
INFO: [Synth 8-6157] synthesizing module 'bd_0' [C:/Users/thoms/Universite/INF3610-TPs/TP2/hls_architecture2/implementation_sol_2_2/hls_wrapped_mmult_prj/solution2_2/impl/verilog/project.srcs/sources_1/bd/bd_0/synth/bd_0.v:13]
INFO: [Synth 8-6157] synthesizing module 'bd_0_hls_inst_0' [C:/Users/thoms/Universite/INF3610-TPs/TP2/hls_architecture2/implementation_sol_2_2/hls_wrapped_mmult_prj/solution2_2/impl/verilog/project.runs/synth_1/.Xil/Vivado-27124-Zenbook_Tomtom/realtime/bd_0_hls_inst_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'bd_0_hls_inst_0' (1#1) [C:/Users/thoms/Universite/INF3610-TPs/TP2/hls_architecture2/implementation_sol_2_2/hls_wrapped_mmult_prj/solution2_2/impl/verilog/project.runs/synth_1/.Xil/Vivado-27124-Zenbook_Tomtom/realtime/bd_0_hls_inst_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'bd_0' (2#1) [C:/Users/thoms/Universite/INF3610-TPs/TP2/hls_architecture2/implementation_sol_2_2/hls_wrapped_mmult_prj/solution2_2/impl/verilog/project.srcs/sources_1/bd/bd_0/synth/bd_0.v:13]
INFO: [Synth 8-6155] done synthesizing module 'bd_0_wrapper' (3#1) [C:/Users/thoms/Universite/INF3610-TPs/TP2/hls_architecture2/implementation_sol_2_2/hls_wrapped_mmult_prj/solution2_2/impl/verilog/project.srcs/sources_1/bd/bd_0/hdl/bd_0_wrapper.v:12]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:02 ; elapsed = 00:00:05 . Memory (MB): peak = 525.066 ; gain = 151.602
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:02 ; elapsed = 00:00:06 . Memory (MB): peak = 525.066 ; gain = 151.602
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:02 ; elapsed = 00:00:06 . Memory (MB): peak = 525.066 ; gain = 151.602
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7z020clg484-1
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [c:/Users/thoms/Universite/INF3610-TPs/TP2/hls_architecture2/implementation_sol_2_2/hls_wrapped_mmult_prj/solution2_2/impl/verilog/project.srcs/sources_1/bd/bd_0/ip/bd_0_hls_inst_0/bd_0_hls_inst_0/bd_0_hls_inst_0_in_context.xdc] for cell 'bd_0_i/hls_inst'
Finished Parsing XDC File [c:/Users/thoms/Universite/INF3610-TPs/TP2/hls_architecture2/implementation_sol_2_2/hls_wrapped_mmult_prj/solution2_2/impl/verilog/project.srcs/sources_1/bd/bd_0/ip/bd_0_hls_inst_0/bd_0_hls_inst_0/bd_0_hls_inst_0_in_context.xdc] for cell 'bd_0_i/hls_inst'
Parsing XDC File [C:/Users/thoms/Universite/INF3610-TPs/TP2/hls_architecture2/implementation_sol_2_2/hls_wrapped_mmult_prj/solution2_2/impl/verilog/HLS_accel.xdc]
Finished Parsing XDC File [C:/Users/thoms/Universite/INF3610-TPs/TP2/hls_architecture2/implementation_sol_2_2/hls_wrapped_mmult_prj/solution2_2/impl/verilog/HLS_accel.xdc]
Parsing XDC File [C:/Users/thoms/Universite/INF3610-TPs/TP2/hls_architecture2/implementation_sol_2_2/hls_wrapped_mmult_prj/solution2_2/impl/verilog/project.runs/synth_1/dont_touch.xdc]
Finished Parsing XDC File [C:/Users/thoms/Universite/INF3610-TPs/TP2/hls_architecture2/implementation_sol_2_2/hls_wrapped_mmult_prj/solution2_2/impl/verilog/project.runs/synth_1/dont_touch.xdc]
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 797.520 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 797.520 ; gain = 0.000
Constraint Validation Runtime : Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.037 . Memory (MB): peak = 798.848 ; gain = 1.328
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:08 ; elapsed = 00:00:22 . Memory (MB): peak = 798.848 ; gain = 425.383
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z020clg484-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:08 ; elapsed = 00:00:22 . Memory (MB): peak = 798.848 ; gain = 425.383
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property DONT_TOUCH = true for bd_0_i. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for bd_0_i/hls_inst. (constraint file  auto generated constraint, line ).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:08 ; elapsed = 00:00:22 . Memory (MB): peak = 798.848 ; gain = 425.383
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:08 ; elapsed = 00:00:22 . Memory (MB): peak = 798.848 ; gain = 425.383
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 220 (col length:60)
BRAMs: 280 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:09 ; elapsed = 00:00:23 . Memory (MB): peak = 798.848 ; gain = 425.383
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:17 ; elapsed = 00:00:39 . Memory (MB): peak = 864.629 ; gain = 491.164
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:17 ; elapsed = 00:00:39 . Memory (MB): peak = 864.629 ; gain = 491.164
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:17 ; elapsed = 00:00:39 . Memory (MB): peak = 874.457 ; gain = 500.992
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:18 ; elapsed = 00:00:41 . Memory (MB): peak = 874.457 ; gain = 500.992
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:18 ; elapsed = 00:00:41 . Memory (MB): peak = 874.457 ; gain = 500.992
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:18 ; elapsed = 00:00:41 . Memory (MB): peak = 874.457 ; gain = 500.992
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:18 ; elapsed = 00:00:41 . Memory (MB): peak = 874.457 ; gain = 500.992
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:18 ; elapsed = 00:00:41 . Memory (MB): peak = 874.457 ; gain = 500.992
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:18 ; elapsed = 00:00:41 . Memory (MB): peak = 874.457 ; gain = 500.992
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+------+----------------+----------+
|      |BlackBox name   |Instances |
+------+----------------+----------+
|1     |bd_0_hls_inst_0 |         1|
+------+----------------+----------+

Report Cell Usage: 
+------+----------------+------+
|      |Cell            |Count |
+------+----------------+------+
|1     |bd_0_hls_inst_0 |     1|
+------+----------------+------+

Report Instance Areas: 
+------+---------+-------+------+
|      |Instance |Module |Cells |
+------+---------+-------+------+
|1     |top      |       |    99|
|2     |  bd_0_i |bd_0   |    99|
+------+---------+-------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:18 ; elapsed = 00:00:41 . Memory (MB): peak = 874.457 ; gain = 500.992
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 0 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:11 ; elapsed = 00:00:29 . Memory (MB): peak = 874.457 ; gain = 227.211
Synthesis Optimization Complete : Time (s): cpu = 00:00:18 ; elapsed = 00:00:41 . Memory (MB): peak = 874.457 ; gain = 500.992
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 885.895 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
18 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:20 ; elapsed = 00:00:44 . Memory (MB): peak = 885.898 ; gain = 523.953
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 885.898 ; gain = 0.000
WARNING: [Constraints 18-5210] No constraints selected for write.
Resolution: This message can indicate that there are no constraints for the design, or it can indicate that the used_in flags are set such that the constraints are ignored. This later case is used when running synth_design to not write synthesis constraints to the resulting checkpoint. Instead, project constraints are read when the synthesized design is opened.
INFO: [Common 17-1381] The checkpoint 'C:/Users/thoms/Universite/INF3610-TPs/TP2/hls_architecture2/implementation_sol_2_2/hls_wrapped_mmult_prj/solution2_2/impl/verilog/project.runs/synth_1/bd_0_wrapper.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file bd_0_wrapper_utilization_synth.rpt -pb bd_0_wrapper_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Wed Apr 17 15:54:26 2024...
[Wed Apr 17 15:54:28 2024] synth_1 finished
wait_on_run: Time (s): cpu = 00:00:00 ; elapsed = 00:05:02 . Memory (MB): peak = 529.984 ; gain = 1.789
Design is defaulting to impl run constrset: constrs_1
Design is defaulting to synth run part: xc7z020clg484-1
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/thoms/Universite/INF3610-TPs/TP2/hls_architecture2/implementation_sol_2_2/hls_wrapped_mmult_prj/solution2_2/impl/verilog/project.srcs/sources_1/bd/bd_0/ip/bd_0_hls_inst_0/bd_0_hls_inst_0.dcp' for cell 'bd_0_i/hls_inst'
INFO: [Netlist 29-17] Analyzing 374 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2018.3
INFO: [Device 21-403] Loading part xc7z020clg484-1
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [C:/Users/thoms/Universite/INF3610-TPs/TP2/hls_architecture2/implementation_sol_2_2/hls_wrapped_mmult_prj/solution2_2/impl/verilog/HLS_accel.xdc]
Finished Parsing XDC File [C:/Users/thoms/Universite/INF3610-TPs/TP2/hls_architecture2/implementation_sol_2_2/hls_wrapped_mmult_prj/solution2_2/impl/verilog/HLS_accel.xdc]
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.011 . Memory (MB): peak = 854.836 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

open_run: Time (s): cpu = 00:00:07 ; elapsed = 00:00:18 . Memory (MB): peak = 854.836 ; gain = 324.852
Running report: report_utilization -file ./report/HLS_accel_utilization_synth.rpt
Contents of report file './report/HLS_accel_utilization_synth.rpt' is as follows:
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.3 (win64) Build 2405991 Thu Dec  6 23:38:27 MST 2018
| Date         : Wed Apr 17 15:54:46 2024
| Host         : Zenbook_Tomtom running 64-bit major release  (build 9200)
| Command      : report_utilization -file ./report/HLS_accel_utilization_synth.rpt
| Design       : bd_0_wrapper
| Device       : 7z020clg484-1
| Design State : Synthesized
------------------------------------------------------------------------------------

Utilization Design Information

Table of Contents
-----------------
1. Slice Logic
1.1 Summary of Registers by Type
2. Memory
3. DSP
4. IO and GT Specific
5. Clocking
6. Specific Feature
7. Primitives
8. Black Boxes
9. Instantiated Netlists

1. Slice Logic
--------------

+----------------------------+------+-------+-----------+-------+
|          Site Type         | Used | Fixed | Available | Util% |
+----------------------------+------+-------+-----------+-------+
| Slice LUTs*                | 5182 |     0 |     53200 |  9.74 |
|   LUT as Logic             | 4275 |     0 |     53200 |  8.04 |
|   LUT as Memory            |  907 |     0 |     17400 |  5.21 |
|     LUT as Distributed RAM |    0 |     0 |           |       |
|     LUT as Shift Register  |  907 |     0 |           |       |
| Slice Registers            | 5024 |     0 |    106400 |  4.72 |
|   Register as Flip Flop    | 5024 |     0 |    106400 |  4.72 |
|   Register as Latch        |    0 |     0 |    106400 |  0.00 |
| F7 Muxes                   |   11 |     0 |     26600 |  0.04 |
| F8 Muxes                   |    2 |     0 |     13300 |  0.02 |
+----------------------------+------+-------+-----------+-------+
* Warning! The Final LUT count, after physical optimizations and full implementation, is typically lower. Run opt_design after synthesis, if not already completed, for a more realistic count.


1.1 Summary of Registers by Type
--------------------------------

+-------+--------------+-------------+--------------+
| Total | Clock Enable | Synchronous | Asynchronous |
+-------+--------------+-------------+--------------+
| 0     |            _ |           - |            - |
| 0     |            _ |           - |          Set |
| 0     |            _ |           - |        Reset |
| 0     |            _ |         Set |            - |
| 0     |            _ |       Reset |            - |
| 0     |          Yes |           - |            - |
| 0     |          Yes |           - |          Set |
| 0     |          Yes |           - |        Reset |
| 1     |          Yes |         Set |            - |
| 5023  |          Yes |       Reset |            - |
+-------+--------------+-------------+--------------+


2. Memory
---------

+-------------------+------+-------+-----------+-------+
|     Site Type     | Used | Fixed | Available | Util% |
+-------------------+------+-------+-----------+-------+
| Block RAM Tile    |    6 |     0 |       140 |  4.29 |
|   RAMB36/FIFO*    |    6 |     0 |       140 |  4.29 |
|     RAMB36E1 only |    6 |       |           |       |
|   RAMB18          |    0 |     0 |       280 |  0.00 |
+-------------------+------+-------+-----------+-------+
* Note: Each Block RAM Tile only has one FIFO logic available and therefore can accommodate only one FIFO36E1 or one FIFO18E1. However, if a FIFO18E1 occupies a Block RAM Tile, that tile can still accommodate a RAMB18E1


3. DSP
------

+----------------+------+-------+-----------+-------+
|    Site Type   | Used | Fixed | Available | Util% |
+----------------+------+-------+-----------+-------+
| DSPs           |    3 |     0 |       220 |  1.36 |
|   DSP48E1 only |    3 |       |           |       |
+----------------+------+-------+-----------+-------+


4. IO and GT Specific
---------------------

+-----------------------------+------+-------+-----------+-------+
|          Site Type          | Used | Fixed | Available | Util% |
+-----------------------------+------+-------+-----------+-------+
| Bonded IOB                  |    0 |     0 |       200 |  0.00 |
| Bonded IPADs                |    0 |     0 |         2 |  0.00 |
| Bonded IOPADs               |    0 |     0 |       130 |  0.00 |
| PHY_CONTROL                 |    0 |     0 |         4 |  0.00 |
| PHASER_REF                  |    0 |     0 |         4 |  0.00 |
| OUT_FIFO                    |    0 |     0 |        16 |  0.00 |
| IN_FIFO                     |    0 |     0 |        16 |  0.00 |
| IDELAYCTRL                  |    0 |     0 |         4 |  0.00 |
| IBUFDS                      |    0 |     0 |       192 |  0.00 |
| PHASER_OUT/PHASER_OUT_PHY   |    0 |     0 |        16 |  0.00 |
| PHASER_IN/PHASER_IN_PHY     |    0 |     0 |        16 |  0.00 |
| IDELAYE2/IDELAYE2_FINEDELAY |    0 |     0 |       200 |  0.00 |
| ILOGIC                      |    0 |     0 |       200 |  0.00 |
| OLOGIC                      |    0 |     0 |       200 |  0.00 |
+-----------------------------+------+-------+-----------+-------+


5. Clocking
-----------

+------------+------+-------+-----------+-------+
|  Site Type | Used | Fixed | Available | Util% |
+------------+------+-------+-----------+-------+
| BUFGCTRL   |    0 |     0 |        32 |  0.00 |
| BUFIO      |    0 |     0 |        16 |  0.00 |
| MMCME2_ADV |    0 |     0 |         4 |  0.00 |
| PLLE2_ADV  |    0 |     0 |         4 |  0.00 |
| BUFMRCE    |    0 |     0 |         8 |  0.00 |
| BUFHCE     |    0 |     0 |        72 |  0.00 |
| BUFR       |    0 |     0 |        16 |  0.00 |
+------------+------+-------+-----------+-------+


6. Specific Feature
-------------------

+-------------+------+-------+-----------+-------+
|  Site Type  | Used | Fixed | Available | Util% |
+-------------+------+-------+-----------+-------+
| BSCANE2     |    0 |     0 |         4 |  0.00 |
| CAPTUREE2   |    0 |     0 |         1 |  0.00 |
| DNA_PORT    |    0 |     0 |         1 |  0.00 |
| EFUSE_USR   |    0 |     0 |         1 |  0.00 |
| FRAME_ECCE2 |    0 |     0 |         1 |  0.00 |
| ICAPE2      |    0 |     0 |         2 |  0.00 |
| STARTUPE2   |    0 |     0 |         1 |  0.00 |
| XADC        |    0 |     0 |         1 |  0.00 |
+-------------+------+-------+-----------+-------+


7. Primitives
-------------

+----------+------+---------------------+
| Ref Name | Used | Functional Category |
+----------+------+---------------------+
| FDRE     | 5023 |        Flop & Latch |
| LUT6     | 1793 |                 LUT |
| LUT2     | 1392 |                 LUT |
| LUT3     |  928 |                 LUT |
| SRL16E   |  907 |  Distributed Memory |
| LUT4     |  833 |                 LUT |
| LUT5     |  456 |                 LUT |
| CARRY4   |  352 |          CarryLogic |
| LUT1     |   25 |                 LUT |
| MUXF7    |   11 |               MuxFx |
| RAMB36E1 |    6 |        Block Memory |
| DSP48E1  |    3 |    Block Arithmetic |
| MUXF8    |    2 |               MuxFx |
| FDSE     |    1 |        Flop & Latch |
+----------+------+---------------------+


8. Black Boxes
--------------

+----------+------+
| Ref Name | Used |
+----------+------+


9. Instantiated Netlists
------------------------

+-----------------+------+
|     Ref Name    | Used |
+-----------------+------+
| bd_0_hls_inst_0 |    1 |
+-----------------+------+



Running report: report_timing_summary -file ./report/HLS_accel_timing_synth.rpt
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 2 CPUs
WARNING: [Timing 38-242] The property HD.CLK_SRC of clock port "ap_clk" is not set. In out-of-context mode, this prevents timing estimation for clock delay/skew
Resolution: Set the HD.CLK_SRC property of the out-of-context port to the location of the clock buffer instance in the top-level design
report_timing_summary: Time (s): cpu = 00:00:11 ; elapsed = 00:00:23 . Memory (MB): peak = 1392.621 ; gain = 537.379
Contents of report file './report/HLS_accel_timing_synth.rpt' is as follows:
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.3 (win64) Build 2405991 Thu Dec  6 23:38:27 MST 2018
| Date         : Wed Apr 17 15:55:09 2024
| Host         : Zenbook_Tomtom running 64-bit major release  (build 9200)
| Command      : report_timing_summary -file ./report/HLS_accel_timing_synth.rpt
| Design       : bd_0_wrapper
| Device       : 7z020-clg484
| Speed File   : -1  PRODUCTION 1.11 2014-09-11
------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 52 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 46 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      1.845        0.000                      0                11365        0.219        0.000                      0                11365        4.020        0.000                       0                  5941  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock   Waveform(ns)       Period(ns)      Frequency(MHz)
-----   ------------       ----------      --------------
ap_clk  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
ap_clk              1.845        0.000                      0                11365        0.219        0.000                      0                11365        4.020        0.000                       0                  5941  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  ap_clk
  To Clock:  ap_clk

Setup :            0  Failing Endpoints,  Worst Slack        1.845ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.219ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.020ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.845ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/HLS_accel_fmul_32cud_U3/HLS_accel_ap_fmul_2_no_dsp_32_u/U0/i_synth/MULT.OP/MULT/QQ_VARIANT.MULT/MANT_MULT/logic_multiplier.m1/l[6].tree.assg.ai/ad/f/YES_REG.l[7].reg.n.eOn.f/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/HLS_accel_fmul_32cud_U3/HLS_accel_ap_fmul_2_no_dsp_32_u/U0/i_synth/MULT.OP/OP/RESULT_REG.NORMAL.exp_op_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        8.148ns  (logic 5.456ns (66.961%)  route 2.692ns (33.039%))
  Logic Levels:           21  (CARRY4=17 LUT2=1 LUT3=2 LUT4=1)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 10.924 - 10.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=5943, unset)         0.973     0.973    bd_0_i/hls_inst/inst/HLS_accel_fmul_32cud_U3/HLS_accel_ap_fmul_2_no_dsp_32_u/U0/i_synth/MULT.OP/MULT/QQ_VARIANT.MULT/MANT_MULT/logic_multiplier.m1/l[6].tree.assg.ai/ad/f/aclk
                         FDRE                                         r  bd_0_i/hls_inst/inst/HLS_accel_fmul_32cud_U3/HLS_accel_ap_fmul_2_no_dsp_32_u/U0/i_synth/MULT.OP/MULT/QQ_VARIANT.MULT/MANT_MULT/logic_multiplier.m1/l[6].tree.assg.ai/ad/f/YES_REG.l[7].reg.n.eOn.f/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.518     1.491 r  bd_0_i/hls_inst/inst/HLS_accel_fmul_32cud_U3/HLS_accel_ap_fmul_2_no_dsp_32_u/U0/i_synth/MULT.OP/MULT/QQ_VARIANT.MULT/MANT_MULT/logic_multiplier.m1/l[6].tree.assg.ai/ad/f/YES_REG.l[7].reg.n.eOn.f/Q
                         net (fo=2, unplaced)         0.752     2.243    bd_0_i/hls_inst/inst/HLS_accel_fmul_32cud_U3/HLS_accel_ap_fmul_2_no_dsp_32_u/U0/i_synth/MULT.OP/MULT/QQ_VARIANT.MULT/MANT_MULT/logic_multiplier.m1/l[9].tree.assg.ai/ad/q[1]
                         LUT3 (Prop_lut3_I0_O)        0.295     2.538 r  bd_0_i/hls_inst/inst/HLS_accel_fmul_32cud_U3/HLS_accel_ap_fmul_2_no_dsp_32_u/U0/i_synth/MULT.OP/MULT/QQ_VARIANT.MULT/MANT_MULT/logic_multiplier.m1/l[9].tree.assg.ai/ad/as[1].ngtb.mlut/O
                         net (fo=1, unplaced)         0.000     2.538    bd_0_i/hls_inst/inst/HLS_accel_fmul_32cud_U3/HLS_accel_ap_fmul_2_no_dsp_32_u/U0/i_synth/MULT.OP/MULT/QQ_VARIANT.MULT/MANT_MULT/logic_multiplier.m1/l[9].tree.assg.ai/ad/sInt_1
                         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     3.071 r  bd_0_i/hls_inst/inst/HLS_accel_fmul_32cud_U3/HLS_accel_ap_fmul_2_no_dsp_32_u/U0/i_synth/MULT.OP/MULT/QQ_VARIANT.MULT/MANT_MULT/logic_multiplier.m1/l[9].tree.assg.ai/ad/as[0].ym.mc_CARRY4/CO[3]
                         net (fo=1, unplaced)         0.009     3.080    bd_0_i/hls_inst/inst/HLS_accel_fmul_32cud_U3/HLS_accel_ap_fmul_2_no_dsp_32_u/U0/i_synth/MULT.OP/MULT/QQ_VARIANT.MULT/MANT_MULT/logic_multiplier.m1/l[9].tree.assg.ai/ad/cInt_4
                         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.331     3.411 f  bd_0_i/hls_inst/inst/HLS_accel_fmul_32cud_U3/HLS_accel_ap_fmul_2_no_dsp_32_u/U0/i_synth/MULT.OP/MULT/QQ_VARIANT.MULT/MANT_MULT/logic_multiplier.m1/l[9].tree.assg.ai/ad/as[4].ym.mc_CARRY4/O[3]
                         net (fo=1, unplaced)         0.618     4.029    bd_0_i/hls_inst/inst/HLS_accel_fmul_32cud_U3/HLS_accel_ap_fmul_2_no_dsp_32_u/U0/i_synth/MULT.OP/MULT/QQ_VARIANT.MULT/MANT_MULT/logic_multiplier.m1/l[11].tree.assf.ai/dzt.nzt.nonZeroDet/as[1].flut.mlut/s[3]
                         LUT4 (Prop_lut4_I3_O)        0.307     4.336 r  bd_0_i/hls_inst/inst/HLS_accel_fmul_32cud_U3/HLS_accel_ap_fmul_2_no_dsp_32_u/U0/i_synth/MULT.OP/MULT/QQ_VARIANT.MULT/MANT_MULT/logic_multiplier.m1/l[11].tree.assf.ai/dzt.nzt.nonZeroDet/as[1].flut.mlut/w4.lt/O
                         net (fo=1, unplaced)         0.000     4.336    bd_0_i/hls_inst/inst/HLS_accel_fmul_32cud_U3/HLS_accel_ap_fmul_2_no_dsp_32_u/U0/i_synth/MULT.OP/MULT/QQ_VARIANT.MULT/MANT_MULT/logic_multiplier.m1/l[9].tree.assg.ai/zdT.detZero/lopt_5
                         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     4.712 r  bd_0_i/hls_inst/inst/HLS_accel_fmul_32cud_U3/HLS_accel_ap_fmul_2_no_dsp_32_u/U0/i_synth/MULT.OP/MULT/QQ_VARIANT.MULT/MANT_MULT/logic_multiplier.m1/l[9].tree.assg.ai/zdT.detZero/as[0].mc_CARRY4/CO[3]
                         net (fo=1, unplaced)         0.009     4.721    bd_0_i/hls_inst/inst/HLS_accel_fmul_32cud_U3/HLS_accel_ap_fmul_2_no_dsp_32_u/U0/i_synth/MULT.OP/MULT/QQ_VARIANT.MULT/MANT_MULT/logic_multiplier.m1/l[11].tree.assf.ai/dzt.nzt.nonZeroDet/cInt_2
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.838 r  bd_0_i/hls_inst/inst/HLS_accel_fmul_32cud_U3/HLS_accel_ap_fmul_2_no_dsp_32_u/U0/i_synth/MULT.OP/MULT/QQ_VARIANT.MULT/MANT_MULT/logic_multiplier.m1/l[11].tree.assf.ai/dzt.nzt.nonZeroDet/as[2].mc_CARRY4/CO[3]
                         net (fo=1, unplaced)         0.000     4.838    bd_0_i/hls_inst/inst/HLS_accel_fmul_32cud_U3/HLS_accel_ap_fmul_2_no_dsp_32_u/U0/i_synth/MULT.OP/MULT/QQ_VARIANT.MULT/MANT_MULT/logic_multiplier.m1/l[11].tree.assf.ai/be.ad/cInt_2
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.955 r  bd_0_i/hls_inst/inst/HLS_accel_fmul_32cud_U3/HLS_accel_ap_fmul_2_no_dsp_32_u/U0/i_synth/MULT.OP/MULT/QQ_VARIANT.MULT/MANT_MULT/logic_multiplier.m1/l[11].tree.assf.ai/be.ad/as[2].ym.mc_CARRY4/CO[3]
                         net (fo=1, unplaced)         0.000     4.955    bd_0_i/hls_inst/inst/HLS_accel_fmul_32cud_U3/HLS_accel_ap_fmul_2_no_dsp_32_u/U0/i_synth/MULT.OP/MULT/QQ_VARIANT.MULT/MANT_MULT/logic_multiplier.m1/l[11].tree.assf.ai/be.ad/cInt_6
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.072 r  bd_0_i/hls_inst/inst/HLS_accel_fmul_32cud_U3/HLS_accel_ap_fmul_2_no_dsp_32_u/U0/i_synth/MULT.OP/MULT/QQ_VARIANT.MULT/MANT_MULT/logic_multiplier.m1/l[11].tree.assf.ai/be.ad/as[6].ym.mc_CARRY4/CO[3]
                         net (fo=1, unplaced)         0.000     5.072    bd_0_i/hls_inst/inst/HLS_accel_fmul_32cud_U3/HLS_accel_ap_fmul_2_no_dsp_32_u/U0/i_synth/MULT.OP/MULT/QQ_VARIANT.MULT/MANT_MULT/logic_multiplier.m1/l[11].tree.assf.ai/be.ad/cInt_10
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.189 r  bd_0_i/hls_inst/inst/HLS_accel_fmul_32cud_U3/HLS_accel_ap_fmul_2_no_dsp_32_u/U0/i_synth/MULT.OP/MULT/QQ_VARIANT.MULT/MANT_MULT/logic_multiplier.m1/l[11].tree.assf.ai/be.ad/as[10].ym.mc_CARRY4/CO[3]
                         net (fo=1, unplaced)         0.000     5.189    bd_0_i/hls_inst/inst/HLS_accel_fmul_32cud_U3/HLS_accel_ap_fmul_2_no_dsp_32_u/U0/i_synth/MULT.OP/MULT/QQ_VARIANT.MULT/MANT_MULT/logic_multiplier.m1/l[11].tree.assf.ai/be.ad/cInt_14
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.306 r  bd_0_i/hls_inst/inst/HLS_accel_fmul_32cud_U3/HLS_accel_ap_fmul_2_no_dsp_32_u/U0/i_synth/MULT.OP/MULT/QQ_VARIANT.MULT/MANT_MULT/logic_multiplier.m1/l[11].tree.assf.ai/be.ad/as[14].ym.mc_CARRY4/CO[3]
                         net (fo=1, unplaced)         0.000     5.306    bd_0_i/hls_inst/inst/HLS_accel_fmul_32cud_U3/HLS_accel_ap_fmul_2_no_dsp_32_u/U0/i_synth/MULT.OP/MULT/QQ_VARIANT.MULT/MANT_MULT/logic_multiplier.m1/l[11].tree.assf.ai/be.ad/cInt_18
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.423 r  bd_0_i/hls_inst/inst/HLS_accel_fmul_32cud_U3/HLS_accel_ap_fmul_2_no_dsp_32_u/U0/i_synth/MULT.OP/MULT/QQ_VARIANT.MULT/MANT_MULT/logic_multiplier.m1/l[11].tree.assf.ai/be.ad/as[18].ym.mc_CARRY4/CO[3]
                         net (fo=1, unplaced)         0.000     5.423    bd_0_i/hls_inst/inst/HLS_accel_fmul_32cud_U3/HLS_accel_ap_fmul_2_no_dsp_32_u/U0/i_synth/MULT.OP/MULT/QQ_VARIANT.MULT/MANT_MULT/logic_multiplier.m1/l[11].tree.assf.ai/be.ad/cInt_22
                         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.331     5.754 r  bd_0_i/hls_inst/inst/HLS_accel_fmul_32cud_U3/HLS_accel_ap_fmul_2_no_dsp_32_u/U0/i_synth/MULT.OP/MULT/QQ_VARIANT.MULT/MANT_MULT/logic_multiplier.m1/l[11].tree.assf.ai/be.ad/as[22].ym.mc_CARRY4/O[3]
                         net (fo=28, unplaced)        0.686     6.440    bd_0_i/hls_inst/inst/HLS_accel_fmul_32cud_U3/HLS_accel_ap_fmul_2_no_dsp_32_u/U0/i_synth/MULT.OP/MULT/QQ_VARIANT.MULT/MANT_MULT/logic_multiplier.m1/l[11].tree.assf.ai/be.ad/q[0]
                         LUT3 (Prop_lut3_I1_O)        0.307     6.747 r  bd_0_i/hls_inst/inst/HLS_accel_fmul_32cud_U3/HLS_accel_ap_fmul_2_no_dsp_32_u/U0/i_synth/MULT.OP/MULT/QQ_VARIANT.MULT/MANT_MULT/logic_multiplier.m1/l[11].tree.assf.ai/be.ad/CHAIN_GEN[2].C_MUX.CARRY_MUX_i_1__0/O
                         net (fo=1, unplaced)         0.000     6.747    bd_0_i/hls_inst/inst/HLS_accel_fmul_32cud_U3/HLS_accel_ap_fmul_2_no_dsp_32_u/U0/i_synth/MULT.OP/R_AND_R/LOGIC.R_AND_R/LOGIC.RND1/RESULT_REG.NORMAL.mant_op_reg[11][2]
                         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     7.280 r  bd_0_i/hls_inst/inst/HLS_accel_fmul_32cud_U3/HLS_accel_ap_fmul_2_no_dsp_32_u/U0/i_synth/MULT.OP/R_AND_R/LOGIC.R_AND_R/LOGIC.RND1/CHAIN_GEN[1].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, unplaced)         0.000     7.280    bd_0_i/hls_inst/inst/HLS_accel_fmul_32cud_U3/HLS_accel_ap_fmul_2_no_dsp_32_u/U0/i_synth/MULT.OP/R_AND_R/LOGIC.R_AND_R/LOGIC.RND1/CHAIN_GEN[4].C_MUX.CARRY_MUX_n_3
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.397 r  bd_0_i/hls_inst/inst/HLS_accel_fmul_32cud_U3/HLS_accel_ap_fmul_2_no_dsp_32_u/U0/i_synth/MULT.OP/R_AND_R/LOGIC.R_AND_R/LOGIC.RND1/CHAIN_GEN[5].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, unplaced)         0.000     7.397    bd_0_i/hls_inst/inst/HLS_accel_fmul_32cud_U3/HLS_accel_ap_fmul_2_no_dsp_32_u/U0/i_synth/MULT.OP/R_AND_R/LOGIC.R_AND_R/LOGIC.RND1/CHAIN_GEN[8].C_MUX.CARRY_MUX_n_3
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.514 r  bd_0_i/hls_inst/inst/HLS_accel_fmul_32cud_U3/HLS_accel_ap_fmul_2_no_dsp_32_u/U0/i_synth/MULT.OP/R_AND_R/LOGIC.R_AND_R/LOGIC.RND1/CHAIN_GEN[9].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, unplaced)         0.000     7.514    bd_0_i/hls_inst/inst/HLS_accel_fmul_32cud_U3/HLS_accel_ap_fmul_2_no_dsp_32_u/U0/i_synth/MULT.OP/R_AND_R/LOGIC.R_AND_R/LOGIC.RND2/CHAIN_GEN[0].C_MUX.CARRY_MUX_n_3
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.631 r  bd_0_i/hls_inst/inst/HLS_accel_fmul_32cud_U3/HLS_accel_ap_fmul_2_no_dsp_32_u/U0/i_synth/MULT.OP/R_AND_R/LOGIC.R_AND_R/LOGIC.RND2/CHAIN_GEN[1].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, unplaced)         0.000     7.631    bd_0_i/hls_inst/inst/HLS_accel_fmul_32cud_U3/HLS_accel_ap_fmul_2_no_dsp_32_u/U0/i_synth/MULT.OP/R_AND_R/LOGIC.R_AND_R/LOGIC.RND2/CHAIN_GEN[4].C_MUX.CARRY_MUX_n_3
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.748 r  bd_0_i/hls_inst/inst/HLS_accel_fmul_32cud_U3/HLS_accel_ap_fmul_2_no_dsp_32_u/U0/i_synth/MULT.OP/R_AND_R/LOGIC.R_AND_R/LOGIC.RND2/CHAIN_GEN[5].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, unplaced)         0.000     7.748    bd_0_i/hls_inst/inst/HLS_accel_fmul_32cud_U3/HLS_accel_ap_fmul_2_no_dsp_32_u/U0/i_synth/MULT.OP/R_AND_R/LOGIC.R_AND_R/LOGIC.RND2/CHAIN_GEN[8].C_MUX.CARRY_MUX_n_3
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.865 r  bd_0_i/hls_inst/inst/HLS_accel_fmul_32cud_U3/HLS_accel_ap_fmul_2_no_dsp_32_u/U0/i_synth/MULT.OP/R_AND_R/LOGIC.R_AND_R/LOGIC.RND2/CHAIN_GEN[9].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, unplaced)         0.000     7.865    bd_0_i/hls_inst/inst/HLS_accel_fmul_32cud_U3/HLS_accel_ap_fmul_2_no_dsp_32_u/U0/i_synth/MULT.OP/R_AND_R/LOGIC.R_AND_R/EXP_ADD.ADD/CHAIN_GEN[0].C_MUX.CARRY_MUX_n_3
                         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.331     8.196 r  bd_0_i/hls_inst/inst/HLS_accel_fmul_32cud_U3/HLS_accel_ap_fmul_2_no_dsp_32_u/U0/i_synth/MULT.OP/R_AND_R/LOGIC.R_AND_R/EXP_ADD.ADD/CHAIN_GEN[1].C_MUX.CARRY_MUX_CARRY4/O[3]
                         net (fo=1, unplaced)         0.618     8.814    bd_0_i/hls_inst/inst/HLS_accel_fmul_32cud_U3/HLS_accel_ap_fmul_2_no_dsp_32_u/U0/i_synth/MULT.OP/R_AND_R/LOGIC.R_AND_R/EXP_ADD.ADD/exp_rnd[4]
                         LUT2 (Prop_lut2_I0_O)        0.307     9.121 r  bd_0_i/hls_inst/inst/HLS_accel_fmul_32cud_U3/HLS_accel_ap_fmul_2_no_dsp_32_u/U0/i_synth/MULT.OP/R_AND_R/LOGIC.R_AND_R/EXP_ADD.ADD/RESULT_REG.NORMAL.exp_op[4]_i_1/O
                         net (fo=1, unplaced)         0.000     9.121    bd_0_i/hls_inst/inst/HLS_accel_fmul_32cud_U3/HLS_accel_ap_fmul_2_no_dsp_32_u/U0/i_synth/MULT.OP/OP/RESULT_REG.NORMAL.exp_op_reg[4]_0
                         FDRE                                         r  bd_0_i/hls_inst/inst/HLS_accel_fmul_32cud_U3/HLS_accel_ap_fmul_2_no_dsp_32_u/U0/i_synth/MULT.OP/OP/RESULT_REG.NORMAL.exp_op_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=5943, unset)         0.924    10.924    bd_0_i/hls_inst/inst/HLS_accel_fmul_32cud_U3/HLS_accel_ap_fmul_2_no_dsp_32_u/U0/i_synth/MULT.OP/OP/aclk
                         FDRE                                         r  bd_0_i/hls_inst/inst/HLS_accel_fmul_32cud_U3/HLS_accel_ap_fmul_2_no_dsp_32_u/U0/i_synth/MULT.OP/OP/RESULT_REG.NORMAL.exp_op_reg[4]/C
                         clock pessimism              0.000    10.924    
                         clock uncertainty           -0.035    10.889    
                         FDRE (Setup_fdre_C_D)        0.077    10.966    bd_0_i/hls_inst/inst/HLS_accel_fmul_32cud_U3/HLS_accel_ap_fmul_2_no_dsp_32_u/U0/i_synth/MULT.OP/OP/RESULT_REG.NORMAL.exp_op_reg[4]
  -------------------------------------------------------------------
                         required time                         10.966    
                         arrival time                          -9.121    
  -------------------------------------------------------------------
                         slack                                  1.845    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.219ns  (arrival time - required time)
  Source:                 bd_0_i/hls_inst/inst/temp_13_reg_2977_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/temp_13_reg_2977_pp2_iter2_reg_reg[0]_srl2/D
                            (rising edge-triggered cell SRL16E clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ap_clk rise@0.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        0.305ns  (logic 0.164ns (53.808%)  route 0.141ns (46.192%))
  Logic Levels:           0  
  Clock Path Skew:        0.022ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.432ns
    Source Clock Delay      (SCD):    0.410ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=5943, unset)         0.410     0.410    bd_0_i/hls_inst/inst/ap_clk
                         FDRE                                         r  bd_0_i/hls_inst/inst/temp_13_reg_2977_reg[0]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.164     0.574 r  bd_0_i/hls_inst/inst/temp_13_reg_2977_reg[0]/Q
                         net (fo=1, unplaced)         0.141     0.715    bd_0_i/hls_inst/inst/temp_13_reg_2977[0]
                         SRL16E                                       r  bd_0_i/hls_inst/inst/temp_13_reg_2977_pp2_iter2_reg_reg[0]_srl2/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=5943, unset)         0.432     0.432    bd_0_i/hls_inst/inst/ap_clk
                         SRL16E                                       r  bd_0_i/hls_inst/inst/temp_13_reg_2977_pp2_iter2_reg_reg[0]_srl2/CLK
                         clock pessimism              0.000     0.432    
                         SRL16E (Hold_srl16e_CLK_D)
                                                      0.064     0.496    bd_0_i/hls_inst/inst/temp_13_reg_2977_pp2_iter2_reg_reg[0]_srl2
  -------------------------------------------------------------------
                         required time                         -0.496    
                         arrival time                           0.715    
  -------------------------------------------------------------------
                         slack                                  0.219    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         ap_clk
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { ap_clk }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location  Pin
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         10.000      7.056                bd_0_i/hls_inst/inst/a_U/HLS_accel_a_ram_U/ram_reg_0/CLKARDCLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         5.000       4.020                bd_0_i/hls_inst/inst/temp_31_reg_3247_pp2_iter6_reg_reg[0]_srl5/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         5.000       4.020                bd_0_i/hls_inst/inst/temp_31_reg_3247_pp2_iter6_reg_reg[0]_srl5/CLK




Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.012 . Memory (MB): peak = 1392.621 ; gain = 0.000
INFO: [Timing 38-480] Writing timing data to binary archive.
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.018 . Memory (MB): peak = 1414.094 ; gain = 0.000
[Wed Apr 17 15:55:14 2024] Launched impl_1...
Run output will be captured here: C:/Users/thoms/Universite/INF3610-TPs/TP2/hls_architecture2/implementation_sol_2_2/hls_wrapped_mmult_prj/solution2_2/impl/verilog/project.runs/impl_1/runme.log
launch_runs: Time (s): cpu = 00:00:03 ; elapsed = 00:00:05 . Memory (MB): peak = 1420.203 ; gain = 27.582
[Wed Apr 17 15:55:14 2024] Waiting for impl_1 to finish...

*** Running vivado
    with args -log bd_0_wrapper.vdi -applog -m64 -product Vivado -messageDb vivado.pb -mode batch -source bd_0_wrapper.tcl -notrace


****** Vivado v2018.3 (64-bit)
  **** SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
  **** IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

source bd_0_wrapper.tcl -notrace
Command: open_checkpoint C:/Users/thoms/Universite/INF3610-TPs/TP2/hls_architecture2/implementation_sol_2_2/hls_wrapped_mmult_prj/solution2_2/impl/verilog/project.runs/impl_1/bd_0_wrapper.dcp

Starting open_checkpoint Task

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.048 . Memory (MB): peak = 250.191 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 374 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2018.3
INFO: [Device 21-403] Loading part xc7z020clg484-1
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Timing 38-478] Restoring timing data from binary archive.
INFO: [Timing 38-479] Binary timing data restore complete.
INFO: [Project 1-856] Restoring constraints from binary archive.
INFO: [Project 1-853] Binary constraint restore complete.
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.010 . Memory (MB): peak = 1234.684 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Project 1-604] Checkpoint was created with Vivado v2018.3 (64-bit) build 2405991
open_checkpoint: Time (s): cpu = 00:00:10 ; elapsed = 00:00:40 . Memory (MB): peak = 1234.684 ; gain = 984.492
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/thoms/Universite/INF3610-TPs/TP2/hls_architecture2/implementation_sol_2_2/hls_wrapped_mmult_prj/solution2_2/impl/ip'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2018.3/data/ip'.
WARNING: [IP_Flow 19-4995] The host OS only allows 260 characters in a normal path. The IP cache path is more than 80 characters. If you experience issues with IP caching, please consider changing the IP cache to a location with a shorter path. Alternately consider using the OS subst command to map part of the path to a drive letter. 
Current IP cache path is C:/Users/thoms/Universite/INF3610-TPs/TP2/hls_architecture2/implementation_sol_2_2/hls_wrapped_mmult_prj/solution2_2/impl/verilog/project.cache/ip 
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 1269.832 ; gain = 13.441

Starting Cache Timing Information Task
Ending Cache Timing Information Task | Checksum: 10d605258

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.072 . Memory (MB): peak = 1269.832 ; gain = 0.000

Starting Logic Optimization Task

Phase 1 Retarget
INFO: [Opt 31-138] Pushed 2 inverter(s) to 52 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 1 Retarget | Checksum: edd44fa4

Time (s): cpu = 00:00:01 ; elapsed = 00:00:01 . Memory (MB): peak = 1354.652 ; gain = 0.000
INFO: [Opt 31-389] Phase Retarget created 101 cells and removed 112 cells

Phase 2 Constant propagation
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Phase 2 Constant propagation | Checksum: d019661e

Time (s): cpu = 00:00:01 ; elapsed = 00:00:02 . Memory (MB): peak = 1354.652 ; gain = 0.000
INFO: [Opt 31-389] Phase Constant propagation created 2 cells and removed 172 cells

Phase 3 Sweep
Phase 3 Sweep | Checksum: a7807db2

Time (s): cpu = 00:00:01 ; elapsed = 00:00:02 . Memory (MB): peak = 1354.652 ; gain = 0.000
INFO: [Opt 31-389] Phase Sweep created 0 cells and removed 12 cells

Phase 4 BUFG optimization
Phase 4 BUFG optimization | Checksum: a7807db2

Time (s): cpu = 00:00:01 ; elapsed = 00:00:03 . Memory (MB): peak = 1354.652 ; gain = 0.000
INFO: [Opt 31-662] Phase BUFG optimization created 0 cells of which 0 are BUFGs and removed 0 cells.

Phase 5 Shift Register Optimization
Phase 5 Shift Register Optimization | Checksum: 984de26e

Time (s): cpu = 00:00:02 ; elapsed = 00:00:04 . Memory (MB): peak = 1354.652 ; gain = 0.000
INFO: [Opt 31-389] Phase Shift Register Optimization created 0 cells and removed 0 cells

Phase 6 Post Processing Netlist
Phase 6 Post Processing Netlist | Checksum: 984de26e

Time (s): cpu = 00:00:02 ; elapsed = 00:00:05 . Memory (MB): peak = 1354.652 ; gain = 0.000
INFO: [Opt 31-389] Phase Post Processing Netlist created 0 cells and removed 0 cells
Opt_design Change Summary
=========================


-------------------------------------------------------------------------------------------------------------------------
|  Phase                        |  #Cells created  |  #Cells Removed  |  #Constrained objects preventing optimizations  |
-------------------------------------------------------------------------------------------------------------------------
|  Retarget                     |             101  |             112  |                                              0  |
|  Constant propagation         |               2  |             172  |                                              0  |
|  Sweep                        |               0  |              12  |                                              0  |
|  BUFG optimization            |               0  |               0  |                                              0  |
|  Shift Register Optimization  |               0  |               0  |                                              0  |
|  Post Processing Netlist      |               0  |               0  |                                              0  |
-------------------------------------------------------------------------------------------------------------------------



Starting Connectivity Check Task

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.049 . Memory (MB): peak = 1354.652 ; gain = 0.000
Ending Logic Optimization Task | Checksum: 984de26e

Time (s): cpu = 00:00:02 ; elapsed = 00:00:05 . Memory (MB): peak = 1354.652 ; gain = 0.000

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Pwropt 34-9] Applying IDT optimizations ...
INFO: [Pwropt 34-10] Applying ODC optimizations ...
WARNING: [Timing 38-242] The property HD.CLK_SRC of clock port "ap_clk" is not set. In out-of-context mode, this prevents timing estimation for clock delay/skew
Resolution: Set the HD.CLK_SRC property of the out-of-context port to the location of the clock buffer instance in the top-level design
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=1.845 | TNS=0.000 |
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation


Starting PowerOpt Patch Enables Task
INFO: [Pwropt 34-162] WRITE_MODE attribute of 0 BRAM(s) out of a total of 6 has been updated to save power. Run report_power_opt to get a complete listing of the BRAMs updated.
INFO: [Pwropt 34-201] Structural ODC has moved 0 WE to EN ports
Number of BRAM Ports augmented: 0 newly gated: 0 Total Ports: 12
Ending PowerOpt Patch Enables Task | Checksum: 984de26e

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.105 . Memory (MB): peak = 1509.465 ; gain = 0.000
Ending Power Optimization Task | Checksum: 984de26e

Time (s): cpu = 00:00:04 ; elapsed = 00:00:07 . Memory (MB): peak = 1509.465 ; gain = 154.812

Starting Final Cleanup Task
Ending Final Cleanup Task | Checksum: 984de26e

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1509.465 ; gain = 0.000

Starting Netlist Obfuscation Task
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.012 . Memory (MB): peak = 1509.465 ; gain = 0.000
Ending Netlist Obfuscation Task | Checksum: 984de26e

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.013 . Memory (MB): peak = 1509.465 ; gain = 0.000
INFO: [Common 17-83] Releasing license: Implementation
35 Infos, 2 Warnings, 0 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
opt_design: Time (s): cpu = 00:00:09 ; elapsed = 00:00:16 . Memory (MB): peak = 1509.465 ; gain = 254.426
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.012 . Memory (MB): peak = 1509.465 ; gain = 0.000
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Timing 38-480] Writing timing data to binary archive.
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.012 . Memory (MB): peak = 1509.465 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'C:/Users/thoms/Universite/INF3610-TPs/TP2/hls_architecture2/implementation_sol_2_2/hls_wrapped_mmult_prj/solution2_2/impl/verilog/project.runs/impl_1/bd_0_wrapper_opt.dcp' has been generated.
write_checkpoint: Time (s): cpu = 00:00:03 ; elapsed = 00:00:06 . Memory (MB): peak = 1509.465 ; gain = 0.000
INFO: [runtcl-4] Executing : report_drc -file bd_0_wrapper_drc_opted.rpt -pb bd_0_wrapper_drc_opted.pb -rpx bd_0_wrapper_drc_opted.rpx
Command: report_drc -file bd_0_wrapper_drc_opted.rpt -pb bd_0_wrapper_drc_opted.pb -rpx bd_0_wrapper_drc_opted.rpx
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Coretcl 2-168] The results of DRC are in file C:/Users/thoms/Universite/INF3610-TPs/TP2/hls_architecture2/implementation_sol_2_2/hls_wrapped_mmult_prj/solution2_2/impl/verilog/project.runs/impl_1/bd_0_wrapper_drc_opted.rpt.
report_drc completed successfully
report_drc: Time (s): cpu = 00:00:03 ; elapsed = 00:00:05 . Memory (MB): peak = 1509.465 ; gain = 0.000
Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.

Starting Placer Task
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 2 CPUs

Phase 1 Placer Initialization

Phase 1.1 Placer Initialization Netlist Sorting
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.011 . Memory (MB): peak = 1509.465 ; gain = 0.000
Phase 1.1 Placer Initialization Netlist Sorting | Checksum: 725b8947

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.019 . Memory (MB): peak = 1509.465 ; gain = 0.000
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.010 . Memory (MB): peak = 1509.465 ; gain = 0.000

Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device
Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device | Checksum: aa4331e7

Time (s): cpu = 00:00:03 ; elapsed = 00:00:05 . Memory (MB): peak = 1509.465 ; gain = 0.000

Phase 1.3 Build Placer Netlist Model
Phase 1.3 Build Placer Netlist Model | Checksum: c43a79b0

Time (s): cpu = 00:00:05 ; elapsed = 00:00:08 . Memory (MB): peak = 1509.465 ; gain = 0.000

Phase 1.4 Constrain Clocks/Macros
Phase 1.4 Constrain Clocks/Macros | Checksum: c43a79b0

Time (s): cpu = 00:00:05 ; elapsed = 00:00:08 . Memory (MB): peak = 1509.465 ; gain = 0.000
Phase 1 Placer Initialization | Checksum: c43a79b0

Time (s): cpu = 00:00:05 ; elapsed = 00:00:08 . Memory (MB): peak = 1509.465 ; gain = 0.000

Phase 2 Global Placement

Phase 2.1 Floorplanning
Phase 2.1 Floorplanning | Checksum: bb19df6c

Time (s): cpu = 00:00:06 ; elapsed = 00:00:09 . Memory (MB): peak = 1509.465 ; gain = 0.000

Phase 2.2 Physical Synthesis In Placer
INFO: [Physopt 32-65] No nets found for high-fanout optimization.
INFO: [Physopt 32-232] Optimized 0 net. Created 0 new instance.
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-670] No setup violation found.  DSP Register Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  Shift Register Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  BRAM Register Optimization was not performed.
INFO: [Physopt 32-949] No candidate nets found for HD net replication
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.010 . Memory (MB): peak = 1509.465 ; gain = 0.000

Summary of Physical Synthesis Optimizations
============================================


----------------------------------------------------------------------------------------------------------------------------------------
|  Optimization                  |  Added Cells  |  Removed Cells  |  Optimized Cells/Nets  |  Dont Touch  |  Iterations  |  Elapsed   |
----------------------------------------------------------------------------------------------------------------------------------------
|  Very High Fanout              |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  DSP Register                  |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  Shift Register                |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  BRAM Register                 |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  HD Interface Net Replication  |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Total                         |            0  |              0  |                     0  |           0  |           2  |  00:00:00  |
----------------------------------------------------------------------------------------------------------------------------------------


Phase 2.2 Physical Synthesis In Placer | Checksum: 15a340152

Time (s): cpu = 00:00:14 ; elapsed = 00:00:22 . Memory (MB): peak = 1509.465 ; gain = 0.000
Phase 2 Global Placement | Checksum: 1736371fa

Time (s): cpu = 00:00:15 ; elapsed = 00:00:22 . Memory (MB): peak = 1509.465 ; gain = 0.000

Phase 3 Detail Placement

Phase 3.1 Commit Multi Column Macros
Phase 3.1 Commit Multi Column Macros | Checksum: 1736371fa

Time (s): cpu = 00:00:15 ; elapsed = 00:00:22 . Memory (MB): peak = 1509.465 ; gain = 0.000

Phase 3.2 Commit Most Macros & LUTRAMs
Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: 171074a3b

Time (s): cpu = 00:00:16 ; elapsed = 00:00:25 . Memory (MB): peak = 1509.465 ; gain = 0.000

Phase 3.3 Area Swap Optimization
Phase 3.3 Area Swap Optimization | Checksum: 162a483d3

Time (s): cpu = 00:00:16 ; elapsed = 00:00:25 . Memory (MB): peak = 1509.465 ; gain = 0.000

Phase 3.4 Pipeline Register Optimization
Phase 3.4 Pipeline Register Optimization | Checksum: 140107a02

Time (s): cpu = 00:00:16 ; elapsed = 00:00:25 . Memory (MB): peak = 1509.465 ; gain = 0.000

Phase 3.5 Small Shape Detail Placement
Phase 3.5 Small Shape Detail Placement | Checksum: 163ab522c

Time (s): cpu = 00:00:19 ; elapsed = 00:00:31 . Memory (MB): peak = 1509.465 ; gain = 0.000

Phase 3.6 Re-assign LUT pins
Phase 3.6 Re-assign LUT pins | Checksum: 12206dd0f

Time (s): cpu = 00:00:19 ; elapsed = 00:00:33 . Memory (MB): peak = 1509.465 ; gain = 0.000

Phase 3.7 Pipeline Register Optimization
Phase 3.7 Pipeline Register Optimization | Checksum: 1af2ddaa0

Time (s): cpu = 00:00:19 ; elapsed = 00:00:33 . Memory (MB): peak = 1509.465 ; gain = 0.000
Phase 3 Detail Placement | Checksum: 1af2ddaa0

Time (s): cpu = 00:00:19 ; elapsed = 00:00:33 . Memory (MB): peak = 1509.465 ; gain = 0.000

Phase 4 Post Placement Optimization and Clean-Up

Phase 4.1 Post Commit Optimization
INFO: [Timing 38-35] Done setting XDC timing constraints.

Phase 4.1.1 Post Placement Optimization
Post Placement Optimization Initialization | Checksum: 16535660b

Phase 4.1.1.1 BUFG Insertion
INFO: [Place 46-46] BUFG insertion identified 0 candidate nets, 0 success, 0 bufg driver replicated, 0 skipped for placement/routing, 0 skipped for timing, 0 skipped for netlist change reason
Phase 4.1.1.1 BUFG Insertion | Checksum: 16535660b

Time (s): cpu = 00:00:22 ; elapsed = 00:00:36 . Memory (MB): peak = 1509.465 ; gain = 0.000
INFO: [Place 30-746] Post Placement Timing Summary WNS=0.567. For the most accurate timing information please run report_timing.
Phase 4.1.1 Post Placement Optimization | Checksum: 1763b6221

Time (s): cpu = 00:00:22 ; elapsed = 00:00:37 . Memory (MB): peak = 1509.465 ; gain = 0.000
Phase 4.1 Post Commit Optimization | Checksum: 1763b6221

Time (s): cpu = 00:00:22 ; elapsed = 00:00:37 . Memory (MB): peak = 1509.465 ; gain = 0.000

Phase 4.2 Post Placement Cleanup
Phase 4.2 Post Placement Cleanup | Checksum: 1763b6221

Time (s): cpu = 00:00:22 ; elapsed = 00:00:37 . Memory (MB): peak = 1509.465 ; gain = 0.000

Phase 4.3 Placer Reporting
Phase 4.3 Placer Reporting | Checksum: 1763b6221

Time (s): cpu = 00:00:22 ; elapsed = 00:00:37 . Memory (MB): peak = 1509.465 ; gain = 0.000

Phase 4.4 Final Placement Cleanup
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.012 . Memory (MB): peak = 1509.465 ; gain = 0.000
Phase 4.4 Final Placement Cleanup | Checksum: 1ec5e5c60

Time (s): cpu = 00:00:22 ; elapsed = 00:00:38 . Memory (MB): peak = 1509.465 ; gain = 0.000
Phase 4 Post Placement Optimization and Clean-Up | Checksum: 1ec5e5c60

Time (s): cpu = 00:00:22 ; elapsed = 00:00:38 . Memory (MB): peak = 1509.465 ; gain = 0.000
Ending Placer Task | Checksum: 13a98d335

Time (s): cpu = 00:00:22 ; elapsed = 00:00:38 . Memory (MB): peak = 1509.465 ; gain = 0.000
INFO: [Common 17-83] Releasing license: Implementation
62 Infos, 2 Warnings, 0 Critical Warnings and 0 Errors encountered.
place_design completed successfully
place_design: Time (s): cpu = 00:00:24 ; elapsed = 00:00:41 . Memory (MB): peak = 1509.465 ; gain = 0.000
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.011 . Memory (MB): peak = 1509.465 ; gain = 0.000
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.016 . Memory (MB): peak = 1509.465 ; gain = 0.000
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 1509.465 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'C:/Users/thoms/Universite/INF3610-TPs/TP2/hls_architecture2/implementation_sol_2_2/hls_wrapped_mmult_prj/solution2_2/impl/verilog/project.runs/impl_1/bd_0_wrapper_placed.dcp' has been generated.
INFO: [runtcl-4] Executing : report_io -file bd_0_wrapper_io_placed.rpt
report_io: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.104 . Memory (MB): peak = 1509.465 ; gain = 0.000
INFO: [runtcl-4] Executing : report_utilization -file bd_0_wrapper_utilization_placed.rpt -pb bd_0_wrapper_utilization_placed.pb
INFO: [runtcl-4] Executing : report_control_sets -verbose -file bd_0_wrapper_control_sets_placed.rpt
report_control_sets: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.057 . Memory (MB): peak = 1509.465 ; gain = 0.000
Command: phys_opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Vivado_Tcl 4-383] Design worst setup slack (WNS) is greater than or equal to 0.250 ns. Skipping all physical synthesis optimizations.
INFO: [Vivado_Tcl 4-232] No setup violation found. The netlist was not modified.
INFO: [Common 17-83] Releasing license: Implementation
71 Infos, 2 Warnings, 0 Critical Warnings and 0 Errors encountered.
phys_opt_design completed successfully
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.012 . Memory (MB): peak = 1509.465 ; gain = 0.000
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.011 . Memory (MB): peak = 1509.465 ; gain = 0.000
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 1509.465 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'C:/Users/thoms/Universite/INF3610-TPs/TP2/hls_architecture2/implementation_sol_2_2/hls_wrapped_mmult_prj/solution2_2/impl/verilog/project.runs/impl_1/bd_0_wrapper_physopt.dcp' has been generated.
Command: route_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
Running DRC as a precondition to command route_design
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.


Starting Routing Task
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 2 CPUs
Checksum: PlaceDB: 5bca66be ConstDB: 0 ShapeSum: dece6c77 RouteDB: 0

Phase 1 Build RT Design
WARNING: [Route 35-197] Clock port "ap_clk" does not have an associated HD.CLK_SRC. Without this constraint, timing analysis may not be accurate and upstream checks cannot be done to ensure correct clock placement.
WARNING: [Route 35-198] Port "OUTPUT_STREAM_tready" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "OUTPUT_STREAM_tready". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "ap_rst_n" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "ap_rst_n". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "s_axi_CONTROL_BUS_awvalid" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "s_axi_CONTROL_BUS_awvalid". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "s_axi_CONTROL_BUS_bready" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "s_axi_CONTROL_BUS_bready". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "s_axi_CONTROL_BUS_wvalid" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "s_axi_CONTROL_BUS_wvalid". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "s_axi_CONTROL_BUS_araddr[1]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "s_axi_CONTROL_BUS_araddr[1]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "s_axi_CONTROL_BUS_araddr[0]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "s_axi_CONTROL_BUS_araddr[0]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "s_axi_CONTROL_BUS_araddr[2]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "s_axi_CONTROL_BUS_araddr[2]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "s_axi_CONTROL_BUS_araddr[3]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "s_axi_CONTROL_BUS_araddr[3]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "s_axi_CONTROL_BUS_wdata[0]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "s_axi_CONTROL_BUS_wdata[0]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "s_axi_CONTROL_BUS_wstrb[0]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "s_axi_CONTROL_BUS_wstrb[0]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "s_axi_CONTROL_BUS_wdata[1]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "s_axi_CONTROL_BUS_wdata[1]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "s_axi_CONTROL_BUS_rready" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "s_axi_CONTROL_BUS_rready". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "s_axi_CONTROL_BUS_arvalid" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "s_axi_CONTROL_BUS_arvalid". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "s_axi_CONTROL_BUS_awaddr[0]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "s_axi_CONTROL_BUS_awaddr[0]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "s_axi_CONTROL_BUS_awaddr[1]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "s_axi_CONTROL_BUS_awaddr[1]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "s_axi_CONTROL_BUS_awaddr[2]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "s_axi_CONTROL_BUS_awaddr[2]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "s_axi_CONTROL_BUS_awaddr[3]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "s_axi_CONTROL_BUS_awaddr[3]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "s_axi_CONTROL_BUS_wdata[7]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "s_axi_CONTROL_BUS_wdata[7]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "INPUT_STREAM_tdata[12]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "INPUT_STREAM_tdata[12]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "INPUT_STREAM_tdata[13]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "INPUT_STREAM_tdata[13]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "INPUT_STREAM_tdata[14]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "INPUT_STREAM_tdata[14]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "INPUT_STREAM_tdata[15]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "INPUT_STREAM_tdata[15]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "INPUT_STREAM_tvalid" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "INPUT_STREAM_tvalid". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "INPUT_STREAM_tdata[10]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "INPUT_STREAM_tdata[10]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "INPUT_STREAM_tdata[11]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "INPUT_STREAM_tdata[11]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "INPUT_STREAM_tdata[23]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "INPUT_STREAM_tdata[23]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "INPUT_STREAM_tdata[30]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "INPUT_STREAM_tdata[30]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "INPUT_STREAM_tdata[3]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "INPUT_STREAM_tdata[3]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "INPUT_STREAM_tdata[7]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "INPUT_STREAM_tdata[7]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "INPUT_STREAM_tdata[16]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "INPUT_STREAM_tdata[16]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "INPUT_STREAM_tdata[18]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "INPUT_STREAM_tdata[18]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "INPUT_STREAM_tdata[1]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "INPUT_STREAM_tdata[1]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "INPUT_STREAM_tdata[20]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "INPUT_STREAM_tdata[20]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "INPUT_STREAM_tdata[21]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "INPUT_STREAM_tdata[21]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "INPUT_STREAM_tdata[28]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "INPUT_STREAM_tdata[28]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "INPUT_STREAM_tdata[5]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "INPUT_STREAM_tdata[5]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "INPUT_STREAM_tdata[6]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "INPUT_STREAM_tdata[6]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "INPUT_STREAM_tdata[8]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "INPUT_STREAM_tdata[8]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "INPUT_STREAM_tdata[9]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "INPUT_STREAM_tdata[9]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "INPUT_STREAM_tdata[22]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "INPUT_STREAM_tdata[22]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "INPUT_STREAM_tdata[24]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "INPUT_STREAM_tdata[24]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "INPUT_STREAM_tdata[2]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "INPUT_STREAM_tdata[2]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "INPUT_STREAM_tdata[4]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "INPUT_STREAM_tdata[4]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "INPUT_STREAM_tdata[0]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "INPUT_STREAM_tdata[0]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "INPUT_STREAM_tdata[17]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "INPUT_STREAM_tdata[17]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "INPUT_STREAM_tdata[19]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "INPUT_STREAM_tdata[19]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "INPUT_STREAM_tdata[25]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "INPUT_STREAM_tdata[25]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "INPUT_STREAM_tdata[26]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "INPUT_STREAM_tdata[26]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "INPUT_STREAM_tdata[27]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "INPUT_STREAM_tdata[27]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "INPUT_STREAM_tdata[29]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "INPUT_STREAM_tdata[29]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "INPUT_STREAM_tdata[31]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "INPUT_STREAM_tdata[31]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
Phase 1 Build RT Design | Checksum: e748be88

Time (s): cpu = 00:00:31 ; elapsed = 00:01:02 . Memory (MB): peak = 1577.855 ; gain = 68.391
Post Restoration Checksum: NetGraph: da1680e9 NumContArr: d323d9f Constraints: 0 Timing: 0

Phase 2 Router Initialization

Phase 2.1 Create Timer
Phase 2.1 Create Timer | Checksum: e748be88

Time (s): cpu = 00:00:31 ; elapsed = 00:01:02 . Memory (MB): peak = 1577.855 ; gain = 68.391

Phase 2.2 Fix Topology Constraints
Phase 2.2 Fix Topology Constraints | Checksum: e748be88

Time (s): cpu = 00:00:31 ; elapsed = 00:01:02 . Memory (MB): peak = 1584.305 ; gain = 74.840

Phase 2.3 Pre Route Cleanup
Phase 2.3 Pre Route Cleanup | Checksum: e748be88

Time (s): cpu = 00:00:31 ; elapsed = 00:01:02 . Memory (MB): peak = 1584.305 ; gain = 74.840
 Number of Nodes with overlaps = 0

Phase 2.4 Update Timing
Phase 2.4 Update Timing | Checksum: 14ef107bd

Time (s): cpu = 00:00:33 ; elapsed = 00:01:05 . Memory (MB): peak = 1589.574 ; gain = 80.109
INFO: [Route 35-416] Intermediate Timing Summary | WNS=0.689  | TNS=0.000  | WHS=0.007  | THS=0.000  |

Phase 2 Router Initialization | Checksum: 1eb003262

Time (s): cpu = 00:00:34 ; elapsed = 00:01:07 . Memory (MB): peak = 1619.910 ; gain = 110.445

Phase 3 Initial Routing
Phase 3 Initial Routing | Checksum: 14f5e3b78

Time (s): cpu = 00:00:37 ; elapsed = 00:01:10 . Memory (MB): peak = 1622.020 ; gain = 112.555

Phase 4 Rip-up And Reroute

Phase 4.1 Global Iteration 0
 Number of Nodes with overlaps = 1666
 Number of Nodes with overlaps = 334
 Number of Nodes with overlaps = 45
 Number of Nodes with overlaps = 12
 Number of Nodes with overlaps = 4
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=0.825  | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 4.1 Global Iteration 0 | Checksum: 18b282483

Time (s): cpu = 00:00:45 ; elapsed = 00:01:25 . Memory (MB): peak = 1622.020 ; gain = 112.555
Phase 4 Rip-up And Reroute | Checksum: 18b282483

Time (s): cpu = 00:00:46 ; elapsed = 00:01:25 . Memory (MB): peak = 1622.020 ; gain = 112.555

Phase 5 Delay and Skew Optimization

Phase 5.1 Delay CleanUp
Phase 5.1 Delay CleanUp | Checksum: 18b282483

Time (s): cpu = 00:00:46 ; elapsed = 00:01:25 . Memory (MB): peak = 1622.020 ; gain = 112.555

Phase 5.2 Clock Skew Optimization
Phase 5.2 Clock Skew Optimization | Checksum: 18b282483

Time (s): cpu = 00:00:46 ; elapsed = 00:01:25 . Memory (MB): peak = 1622.020 ; gain = 112.555
Phase 5 Delay and Skew Optimization | Checksum: 18b282483

Time (s): cpu = 00:00:46 ; elapsed = 00:01:25 . Memory (MB): peak = 1622.020 ; gain = 112.555

Phase 6 Post Hold Fix

Phase 6.1 Hold Fix Iter

Phase 6.1.1 Update Timing
Phase 6.1.1 Update Timing | Checksum: 1c214d412

Time (s): cpu = 00:00:46 ; elapsed = 00:01:26 . Memory (MB): peak = 1622.020 ; gain = 112.555
INFO: [Route 35-416] Intermediate Timing Summary | WNS=0.825  | TNS=0.000  | WHS=0.038  | THS=0.000  |

Phase 6.1 Hold Fix Iter | Checksum: 16b66a4b9

Time (s): cpu = 00:00:46 ; elapsed = 00:01:26 . Memory (MB): peak = 1622.020 ; gain = 112.555
Phase 6 Post Hold Fix | Checksum: 16b66a4b9

Time (s): cpu = 00:00:46 ; elapsed = 00:01:26 . Memory (MB): peak = 1622.020 ; gain = 112.555

Phase 7 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 1.62131 %
  Global Horizontal Routing Utilization  = 2.35345 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Phase 7 Route finalize | Checksum: 1ad2d2da7

Time (s): cpu = 00:00:46 ; elapsed = 00:01:26 . Memory (MB): peak = 1622.020 ; gain = 112.555

Phase 8 Verifying routed nets

 Verification completed successfully
Phase 8 Verifying routed nets | Checksum: 1ad2d2da7

Time (s): cpu = 00:00:46 ; elapsed = 00:01:26 . Memory (MB): peak = 1622.020 ; gain = 112.555

Phase 9 Depositing Routes
Phase 9 Depositing Routes | Checksum: 1cc287604

Time (s): cpu = 00:00:47 ; elapsed = 00:01:28 . Memory (MB): peak = 1622.020 ; gain = 112.555

Phase 10 Post Router Timing
INFO: [Route 35-57] Estimated Timing Summary | WNS=0.825  | TNS=0.000  | WHS=0.038  | THS=0.000  |

INFO: [Route 35-327] The final timing numbers are based on the router estimated timing analysis. For a complete and accurate timing signoff, please run report_timing_summary.
Phase 10 Post Router Timing | Checksum: 1cc287604

Time (s): cpu = 00:00:47 ; elapsed = 00:01:28 . Memory (MB): peak = 1622.020 ; gain = 112.555
INFO: [Route 35-16] Router Completed Successfully

Time (s): cpu = 00:00:47 ; elapsed = 00:01:28 . Memory (MB): peak = 1622.020 ; gain = 112.555

Routing Is Done.
INFO: [Common 17-83] Releasing license: Implementation
85 Infos, 55 Warnings, 0 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:00:50 ; elapsed = 00:01:32 . Memory (MB): peak = 1622.020 ; gain = 112.555
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.011 . Memory (MB): peak = 1622.020 ; gain = 0.000
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.011 . Memory (MB): peak = 1622.020 ; gain = 0.000
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 1622.020 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'C:/Users/thoms/Universite/INF3610-TPs/TP2/hls_architecture2/implementation_sol_2_2/hls_wrapped_mmult_prj/solution2_2/impl/verilog/project.runs/impl_1/bd_0_wrapper_routed.dcp' has been generated.
INFO: [runtcl-4] Executing : report_drc -file bd_0_wrapper_drc_routed.rpt -pb bd_0_wrapper_drc_routed.pb -rpx bd_0_wrapper_drc_routed.rpx
Command: report_drc -file bd_0_wrapper_drc_routed.rpt -pb bd_0_wrapper_drc_routed.pb -rpx bd_0_wrapper_drc_routed.rpx
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Coretcl 2-168] The results of DRC are in file C:/Users/thoms/Universite/INF3610-TPs/TP2/hls_architecture2/implementation_sol_2_2/hls_wrapped_mmult_prj/solution2_2/impl/verilog/project.runs/impl_1/bd_0_wrapper_drc_routed.rpt.
report_drc completed successfully
report_drc: Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 1622.020 ; gain = 0.000
INFO: [runtcl-4] Executing : report_methodology -file bd_0_wrapper_methodology_drc_routed.rpt -pb bd_0_wrapper_methodology_drc_routed.pb -rpx bd_0_wrapper_methodology_drc_routed.rpx
Command: report_methodology -file bd_0_wrapper_methodology_drc_routed.rpt -pb bd_0_wrapper_methodology_drc_routed.pb -rpx bd_0_wrapper_methodology_drc_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
WARNING: [Timing 38-242] The property HD.CLK_SRC of clock port "ap_clk" is not set. In out-of-context mode, this prevents timing estimation for clock delay/skew
Resolution: Set the HD.CLK_SRC property of the out-of-context port to the location of the clock buffer instance in the top-level design
INFO: [DRC 23-133] Running Methodology with 2 threads
INFO: [Coretcl 2-1520] The results of Report Methodology are in file C:/Users/thoms/Universite/INF3610-TPs/TP2/hls_architecture2/implementation_sol_2_2/hls_wrapped_mmult_prj/solution2_2/impl/verilog/project.runs/impl_1/bd_0_wrapper_methodology_drc_routed.rpt.
report_methodology completed successfully
report_methodology: Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 1636.020 ; gain = 14.000
INFO: [runtcl-4] Executing : report_power -file bd_0_wrapper_power_routed.rpt -pb bd_0_wrapper_power_summary_routed.pb -rpx bd_0_wrapper_power_routed.rpx
Command: report_power -file bd_0_wrapper_power_routed.rpt -pb bd_0_wrapper_power_summary_routed.pb -rpx bd_0_wrapper_power_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
97 Infos, 56 Warnings, 0 Critical Warnings and 0 Errors encountered.
report_power completed successfully
report_power: Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 1666.949 ; gain = 30.930
INFO: [runtcl-4] Executing : report_route_status -file bd_0_wrapper_route_status.rpt -pb bd_0_wrapper_route_status.pb
INFO: [runtcl-4] Executing : report_timing_summary -max_paths 10 -file bd_0_wrapper_timing_summary_routed.rpt -pb bd_0_wrapper_timing_summary_routed.pb -rpx bd_0_wrapper_timing_summary_routed.rpx -warn_on_violation 
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 2 CPUs
INFO: [runtcl-4] Executing : report_incremental_reuse -file bd_0_wrapper_incremental_reuse_routed.rpt
INFO: [Vivado_Tcl 4-1062] Incremental flow is disabled. No incremental reuse Info to report.
INFO: [runtcl-4] Executing : report_clock_utilization -file bd_0_wrapper_clock_utilization_routed.rpt
INFO: [runtcl-4] Executing : report_bus_skew -warn_on_violation -file bd_0_wrapper_bus_skew_routed.rpt -pb bd_0_wrapper_bus_skew_routed.pb -rpx bd_0_wrapper_bus_skew_routed.rpx
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 2 CPUs
INFO: [Common 17-206] Exiting Vivado at Wed Apr 17 15:59:27 2024...
[Wed Apr 17 15:59:32 2024] impl_1 finished
wait_on_run: Time (s): cpu = 00:00:00 ; elapsed = 00:04:17 . Memory (MB): peak = 1420.203 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 372 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2018.3
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Timing 38-478] Restoring timing data from binary archive.
INFO: [Timing 38-479] Binary timing data restore complete.
INFO: [Project 1-856] Restoring constraints from binary archive.
INFO: [Project 1-853] Binary constraint restore complete.
Reading XDEF placement.
Reading placer database...
Reading XDEF routing.
Read XDEF File: Time (s): cpu = 00:00:01 ; elapsed = 00:00:02 . Memory (MB): peak = 1615.160 ; gain = 3.172
Restored from archive | CPU: 1.000000 secs | Memory: 0.000000 MB |
Finished XDEF File Restore: Time (s): cpu = 00:00:01 ; elapsed = 00:00:02 . Memory (MB): peak = 1615.160 ; gain = 3.172
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.009 . Memory (MB): peak = 1615.172 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

open_run: Time (s): cpu = 00:00:03 ; elapsed = 00:00:08 . Memory (MB): peak = 1615.172 ; gain = 194.969
Running report: report_route_status -file ./report/HLS_accel_status_routed.rpt
Contents of report file './report/HLS_accel_status_routed.rpt' is as follows:
Design Route Status
                                               :      # nets :
   ------------------------------------------- : ----------- :
   # of logical nets.......................... :       13034 :
       # of nets not needing routing.......... :        3880 :
           # of internally routed nets........ :        3788 :
           # of implicitly routed ports....... :          92 :
       # of routable nets..................... :        9154 :
           # of fully routed nets............. :        9154 :
       # of nets with routing errors.......... :           0 :
   ------------------------------------------- : ----------- :


Running report: report_timing -max_paths 10 -file ./report/HLS_accel_timing_paths_routed.rpt
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 2 CPUs
WARNING: [Timing 38-242] The property HD.CLK_SRC of clock port "ap_clk" is not set. In out-of-context mode, this prevents timing estimation for clock delay/skew
Resolution: Set the HD.CLK_SRC property of the out-of-context port to the location of the clock buffer instance in the top-level design
INFO: [Timing 38-78] ReportTimingParams: -max_paths 10 -nworst 1 -delay_type max -sort_by slack.
Contents of report file './report/HLS_accel_timing_paths_routed.rpt' is as follows:
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
----------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.3 (win64) Build 2405991 Thu Dec  6 23:38:27 MST 2018
| Date         : Wed Apr 17 15:59:44 2024
| Host         : Zenbook_Tomtom running 64-bit major release  (build 9200)
| Command      : report_timing -max_paths 10 -file ./report/HLS_accel_timing_paths_routed.rpt
| Design       : bd_0_wrapper
| Device       : 7z020-clg484
| Speed File   : -1  PRODUCTION 1.11 2014-09-11
----------------------------------------------------------------------------------------------

Timing Report

Slack (MET) :             0.828ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/HLS_accel_fmul_32cud_U3/din1_buf1_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/HLS_accel_fmul_32cud_U3/HLS_accel_ap_fmul_2_no_dsp_32_u/U0/i_synth/MULT.OP/MULT/QQ_VARIANT.MULT/MANT_MULT/logic_multiplier.m1/l[7].tree.assg.ai/ad/f/YES_REG.l[29].reg.n.eOn.f/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        9.150ns  (logic 4.580ns (50.055%)  route 4.570ns (49.945%))
  Logic Levels:           14  (CARRY4=9 LUT2=1 LUT3=2 LUT4=2)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 10.924 - 10.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=5933, unset)         0.973     0.973    bd_0_i/hls_inst/inst/HLS_accel_fmul_32cud_U3/ap_clk
    SLICE_X91Y20         FDRE                                         r  bd_0_i/hls_inst/inst/HLS_accel_fmul_32cud_U3/din1_buf1_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X91Y20         FDRE (Prop_fdre_C_Q)         0.456     1.429 r  bd_0_i/hls_inst/inst/HLS_accel_fmul_32cud_U3/din1_buf1_reg[17]/Q
                         net (fo=8, routed)           1.501     2.930    bd_0_i/hls_inst/inst/HLS_accel_fmul_32cud_U3/HLS_accel_ap_fmul_2_no_dsp_32_u/U0/i_synth/MULT.OP/MULT/QQ_VARIANT.MULT/MANT_MULT/logic_multiplier.m1/ctl[6].nt.ct/m2/s_axis_b_tdata[0]
    SLICE_X67Y16         LUT4 (Prop_lut4_I0_O)        0.124     3.054 r  bd_0_i/hls_inst/inst/HLS_accel_fmul_32cud_U3/HLS_accel_ap_fmul_2_no_dsp_32_u/U0/i_synth/MULT.OP/MULT/QQ_VARIANT.MULT/MANT_MULT/logic_multiplier.m1/ctl[6].nt.ct/m2/lt4.lt/O
                         net (fo=25, routed)          0.836     3.890    bd_0_i/hls_inst/inst/HLS_accel_fmul_32cud_U3/HLS_accel_ap_fmul_2_no_dsp_32_u/U0/i_synth/MULT.OP/MULT/QQ_VARIANT.MULT/MANT_MULT/logic_multiplier.m1/ppg[6].nt.ppi/cntrl[1]
    SLICE_X67Y18         LUT4 (Prop_lut4_I3_O)        0.124     4.014 r  bd_0_i/hls_inst/inst/HLS_accel_fmul_32cud_U3/HLS_accel_ap_fmul_2_no_dsp_32_u/U0/i_synth/MULT.OP/MULT/QQ_VARIANT.MULT/MANT_MULT/logic_multiplier.m1/ppg[6].nt.ppi/ad[1].mx/O
                         net (fo=2, routed)           0.000     4.014    bd_0_i/hls_inst/inst/HLS_accel_fmul_32cud_U3/HLS_accel_ap_fmul_2_no_dsp_32_u/U0/i_synth/MULT.OP/MULT/QQ_VARIANT.MULT/MANT_MULT/logic_multiplier.m1/ppg[6].nt.ppi/sint_1
    SLICE_X67Y18         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     4.546 r  bd_0_i/hls_inst/inst/HLS_accel_fmul_32cud_U3/HLS_accel_ap_fmul_2_no_dsp_32_u/U0/i_synth/MULT.OP/MULT/QQ_VARIANT.MULT/MANT_MULT/logic_multiplier.m1/ppg[6].nt.ppi/ad[1].ni.mxi.mc_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     4.546    bd_0_i/hls_inst/inst/HLS_accel_fmul_32cud_U3/HLS_accel_ap_fmul_2_no_dsp_32_u/U0/i_synth/MULT.OP/MULT/QQ_VARIANT.MULT/MANT_MULT/logic_multiplier.m1/ppg[6].nt.ppi/cint_5
    SLICE_X67Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.660 r  bd_0_i/hls_inst/inst/HLS_accel_fmul_32cud_U3/HLS_accel_ap_fmul_2_no_dsp_32_u/U0/i_synth/MULT.OP/MULT/QQ_VARIANT.MULT/MANT_MULT/logic_multiplier.m1/ppg[6].nt.ppi/ad[5].ni.mxi.mc_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     4.660    bd_0_i/hls_inst/inst/HLS_accel_fmul_32cud_U3/HLS_accel_ap_fmul_2_no_dsp_32_u/U0/i_synth/MULT.OP/MULT/QQ_VARIANT.MULT/MANT_MULT/logic_multiplier.m1/ppg[6].nt.ppi/cint_9
    SLICE_X67Y20         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     4.973 r  bd_0_i/hls_inst/inst/HLS_accel_fmul_32cud_U3/HLS_accel_ap_fmul_2_no_dsp_32_u/U0/i_synth/MULT.OP/MULT/QQ_VARIANT.MULT/MANT_MULT/logic_multiplier.m1/ppg[6].nt.ppi/ad[9].ni.mxi.mc_CARRY4/O[3]
                         net (fo=2, routed)           1.070     6.043    bd_0_i/hls_inst/inst/HLS_accel_fmul_32cud_U3/HLS_accel_ap_fmul_2_no_dsp_32_u/U0/i_synth/MULT.OP/MULT/QQ_VARIANT.MULT/MANT_MULT/logic_multiplier.m1/ppg[6].nt.ppi/f/ad[12].ni.nx.mxcy__0
    SLICE_X55Y18         LUT2 (Prop_lut2_I0_O)        0.332     6.375 r  bd_0_i/hls_inst/inst/HLS_accel_fmul_32cud_U3/HLS_accel_ap_fmul_2_no_dsp_32_u/U0/i_synth/MULT.OP/MULT/QQ_VARIANT.MULT/MANT_MULT/logic_multiplier.m1/ppg[6].nt.ppi/f/as[9].ngtb.mlut_i_1/O
                         net (fo=1, routed)           0.642     7.017    bd_0_i/hls_inst/inst/HLS_accel_fmul_32cud_U3/HLS_accel_ap_fmul_2_no_dsp_32_u/U0/i_synth/MULT.OP/MULT/QQ_VARIANT.MULT/MANT_MULT/logic_multiplier.m1/l[4].tree.assg.ai/ad/pp3_out[9]
    SLICE_X54Y18         LUT3 (Prop_lut3_I0_O)        0.326     7.343 r  bd_0_i/hls_inst/inst/HLS_accel_fmul_32cud_U3/HLS_accel_ap_fmul_2_no_dsp_32_u/U0/i_synth/MULT.OP/MULT/QQ_VARIANT.MULT/MANT_MULT/logic_multiplier.m1/l[4].tree.assg.ai/ad/as[9].ngtb.mlut/O
                         net (fo=1, routed)           0.000     7.343    bd_0_i/hls_inst/inst/HLS_accel_fmul_32cud_U3/HLS_accel_ap_fmul_2_no_dsp_32_u/U0/i_synth/MULT.OP/MULT/QQ_VARIANT.MULT/MANT_MULT/logic_multiplier.m1/l[4].tree.assg.ai/ad/sInt_9
    SLICE_X54Y18         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     7.876 r  bd_0_i/hls_inst/inst/HLS_accel_fmul_32cud_U3/HLS_accel_ap_fmul_2_no_dsp_32_u/U0/i_synth/MULT.OP/MULT/QQ_VARIANT.MULT/MANT_MULT/logic_multiplier.m1/l[4].tree.assg.ai/ad/as[8].ym.mc_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     7.876    bd_0_i/hls_inst/inst/HLS_accel_fmul_32cud_U3/HLS_accel_ap_fmul_2_no_dsp_32_u/U0/i_synth/MULT.OP/MULT/QQ_VARIANT.MULT/MANT_MULT/logic_multiplier.m1/l[4].tree.assg.ai/ad/cInt_12
    SLICE_X54Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.993 r  bd_0_i/hls_inst/inst/HLS_accel_fmul_32cud_U3/HLS_accel_ap_fmul_2_no_dsp_32_u/U0/i_synth/MULT.OP/MULT/QQ_VARIANT.MULT/MANT_MULT/logic_multiplier.m1/l[4].tree.assg.ai/ad/as[12].ym.mc_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     7.993    bd_0_i/hls_inst/inst/HLS_accel_fmul_32cud_U3/HLS_accel_ap_fmul_2_no_dsp_32_u/U0/i_synth/MULT.OP/MULT/QQ_VARIANT.MULT/MANT_MULT/logic_multiplier.m1/l[4].tree.assg.ai/ad/cInt_16
    SLICE_X54Y20         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     8.316 r  bd_0_i/hls_inst/inst/HLS_accel_fmul_32cud_U3/HLS_accel_ap_fmul_2_no_dsp_32_u/U0/i_synth/MULT.OP/MULT/QQ_VARIANT.MULT/MANT_MULT/logic_multiplier.m1/l[4].tree.assg.ai/ad/as[16].ym.mc_CARRY4/O[1]
                         net (fo=1, routed)           0.521     8.837    bd_0_i/hls_inst/inst/HLS_accel_fmul_32cud_U3/HLS_accel_ap_fmul_2_no_dsp_32_u/U0/i_synth/MULT.OP/MULT/QQ_VARIANT.MULT/MANT_MULT/logic_multiplier.m1/l[7].tree.assg.ai/ad/YES_REG.l[29].reg.n.eOn.f[20]
    SLICE_X56Y21         LUT3 (Prop_lut3_I1_O)        0.306     9.143 r  bd_0_i/hls_inst/inst/HLS_accel_fmul_32cud_U3/HLS_accel_ap_fmul_2_no_dsp_32_u/U0/i_synth/MULT.OP/MULT/QQ_VARIANT.MULT/MANT_MULT/logic_multiplier.m1/l[7].tree.assg.ai/ad/as[20].ngtb.mlut/O
                         net (fo=1, routed)           0.000     9.143    bd_0_i/hls_inst/inst/HLS_accel_fmul_32cud_U3/HLS_accel_ap_fmul_2_no_dsp_32_u/U0/i_synth/MULT.OP/MULT/QQ_VARIANT.MULT/MANT_MULT/logic_multiplier.m1/l[7].tree.assg.ai/ad/sInt_20
    SLICE_X56Y21         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     9.675 r  bd_0_i/hls_inst/inst/HLS_accel_fmul_32cud_U3/HLS_accel_ap_fmul_2_no_dsp_32_u/U0/i_synth/MULT.OP/MULT/QQ_VARIANT.MULT/MANT_MULT/logic_multiplier.m1/l[7].tree.assg.ai/ad/as[20].ym.mc_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     9.675    bd_0_i/hls_inst/inst/HLS_accel_fmul_32cud_U3/HLS_accel_ap_fmul_2_no_dsp_32_u/U0/i_synth/MULT.OP/MULT/QQ_VARIANT.MULT/MANT_MULT/logic_multiplier.m1/l[7].tree.assg.ai/ad/cInt_24
    SLICE_X56Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.789 r  bd_0_i/hls_inst/inst/HLS_accel_fmul_32cud_U3/HLS_accel_ap_fmul_2_no_dsp_32_u/U0/i_synth/MULT.OP/MULT/QQ_VARIANT.MULT/MANT_MULT/logic_multiplier.m1/l[7].tree.assg.ai/ad/as[24].ym.mc_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     9.789    bd_0_i/hls_inst/inst/HLS_accel_fmul_32cud_U3/HLS_accel_ap_fmul_2_no_dsp_32_u/U0/i_synth/MULT.OP/MULT/QQ_VARIANT.MULT/MANT_MULT/logic_multiplier.m1/l[7].tree.assg.ai/ad/cInt_28
    SLICE_X56Y23         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    10.123 r  bd_0_i/hls_inst/inst/HLS_accel_fmul_32cud_U3/HLS_accel_ap_fmul_2_no_dsp_32_u/U0/i_synth/MULT.OP/MULT/QQ_VARIANT.MULT/MANT_MULT/logic_multiplier.m1/l[7].tree.assg.ai/ad/as[28].ym.mc_CARRY4/O[1]
                         net (fo=1, routed)           0.000    10.123    bd_0_i/hls_inst/inst/HLS_accel_fmul_32cud_U3/HLS_accel_ap_fmul_2_no_dsp_32_u/U0/i_synth/MULT.OP/MULT/QQ_VARIANT.MULT/MANT_MULT/logic_multiplier.m1/l[7].tree.assg.ai/ad/f/qNoReg[29]
    SLICE_X56Y23         FDRE                                         r  bd_0_i/hls_inst/inst/HLS_accel_fmul_32cud_U3/HLS_accel_ap_fmul_2_no_dsp_32_u/U0/i_synth/MULT.OP/MULT/QQ_VARIANT.MULT/MANT_MULT/logic_multiplier.m1/l[7].tree.assg.ai/ad/f/YES_REG.l[29].reg.n.eOn.f/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=5933, unset)         0.924    10.924    bd_0_i/hls_inst/inst/HLS_accel_fmul_32cud_U3/HLS_accel_ap_fmul_2_no_dsp_32_u/U0/i_synth/MULT.OP/MULT/QQ_VARIANT.MULT/MANT_MULT/logic_multiplier.m1/l[7].tree.assg.ai/ad/f/aclk
    SLICE_X56Y23         FDRE                                         r  bd_0_i/hls_inst/inst/HLS_accel_fmul_32cud_U3/HLS_accel_ap_fmul_2_no_dsp_32_u/U0/i_synth/MULT.OP/MULT/QQ_VARIANT.MULT/MANT_MULT/logic_multiplier.m1/l[7].tree.assg.ai/ad/f/YES_REG.l[29].reg.n.eOn.f/C
                         clock pessimism              0.000    10.924    
                         clock uncertainty           -0.035    10.889    
    SLICE_X56Y23         FDRE (Setup_fdre_C_D)        0.062    10.951    bd_0_i/hls_inst/inst/HLS_accel_fmul_32cud_U3/HLS_accel_ap_fmul_2_no_dsp_32_u/U0/i_synth/MULT.OP/MULT/QQ_VARIANT.MULT/MANT_MULT/logic_multiplier.m1/l[7].tree.assg.ai/ad/f/YES_REG.l[29].reg.n.eOn.f
  -------------------------------------------------------------------
                         required time                         10.951    
                         arrival time                         -10.123    
  -------------------------------------------------------------------
                         slack                                  0.828    

Slack (MET) :             0.926ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/HLS_accel_mac_muldEe_U5/HLS_accel_mac_muldEe_DSP48_0_U/p/CLK
                            (rising edge-triggered cell DSP48E1 clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/a_U/HLS_accel_a_ram_U/ram_reg_0/ADDRARDADDR[12]
                            (rising edge-triggered cell RAMB36E1 clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        8.424ns  (logic 4.381ns (52.005%)  route 4.043ns (47.995%))
  Logic Levels:           3  (LUT6=3)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 10.924 - 10.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=5933, unset)         0.973     0.973    bd_0_i/hls_inst/inst/HLS_accel_mac_muldEe_U5/HLS_accel_mac_muldEe_DSP48_0_U/ap_clk
    DSP48_X3Y2           DSP48E1                                      r  bd_0_i/hls_inst/inst/HLS_accel_mac_muldEe_U5/HLS_accel_mac_muldEe_DSP48_0_U/p/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X3Y2           DSP48E1 (Prop_dsp48e1_CLK_P[8])
                                                      4.009     4.982 r  bd_0_i/hls_inst/inst/HLS_accel_mac_muldEe_U5/HLS_accel_mac_muldEe_DSP48_0_U/p/P[8]
                         net (fo=1, routed)           1.642     6.624    bd_0_i/hls_inst/inst/HLS_accel_mac_muldEe_U5/HLS_accel_mac_muldEe_DSP48_0_U/p_n_100
    SLICE_X74Y6          LUT6 (Prop_lut6_I5_O)        0.124     6.748 f  bd_0_i/hls_inst/inst/HLS_accel_mac_muldEe_U5/HLS_accel_mac_muldEe_DSP48_0_U/ram_reg_0_i_164/O
                         net (fo=1, routed)           0.566     7.315    bd_0_i/hls_inst/inst/HLS_accel_mac_muldEe_U5/HLS_accel_mac_muldEe_DSP48_0_U/ram_reg_0_i_164_n_3
    SLICE_X73Y6          LUT6 (Prop_lut6_I2_O)        0.124     7.439 f  bd_0_i/hls_inst/inst/HLS_accel_mac_muldEe_U5/HLS_accel_mac_muldEe_DSP48_0_U/ram_reg_0_i_39/O
                         net (fo=1, routed)           0.440     7.879    bd_0_i/hls_inst/inst/HLS_accel_mac_muldEe_U5/HLS_accel_mac_muldEe_DSP48_0_U/ram_reg_0_i_39_n_3
    SLICE_X68Y6          LUT6 (Prop_lut6_I1_O)        0.124     8.003 r  bd_0_i/hls_inst/inst/HLS_accel_mac_muldEe_U5/HLS_accel_mac_muldEe_DSP48_0_U/ram_reg_0_i_5/O
                         net (fo=2, routed)           1.395     9.397    bd_0_i/hls_inst/inst/a_U/HLS_accel_a_ram_U/addr0[8]
    RAMB36_X4Y2          RAMB36E1                                     r  bd_0_i/hls_inst/inst/a_U/HLS_accel_a_ram_U/ram_reg_0/ADDRARDADDR[12]
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=5933, unset)         0.924    10.924    bd_0_i/hls_inst/inst/a_U/HLS_accel_a_ram_U/ap_clk
    RAMB36_X4Y2          RAMB36E1                                     r  bd_0_i/hls_inst/inst/a_U/HLS_accel_a_ram_U/ram_reg_0/CLKARDCLK
                         clock pessimism              0.000    10.924    
                         clock uncertainty           -0.035    10.889    
    RAMB36_X4Y2          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[12])
                                                     -0.566    10.323    bd_0_i/hls_inst/inst/a_U/HLS_accel_a_ram_U/ram_reg_0
  -------------------------------------------------------------------
                         required time                         10.323    
                         arrival time                          -9.397    
  -------------------------------------------------------------------
                         slack                                  0.926    

Slack (MET) :             0.939ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/HLS_accel_fmul_32cud_U3/din1_buf1_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/HLS_accel_fmul_32cud_U3/HLS_accel_ap_fmul_2_no_dsp_32_u/U0/i_synth/MULT.OP/MULT/QQ_VARIANT.MULT/MANT_MULT/logic_multiplier.m1/l[7].tree.assg.ai/ad/f/YES_REG.l[28].reg.n.eOn.f/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        9.039ns  (logic 4.469ns (49.442%)  route 4.570ns (50.558%))
  Logic Levels:           14  (CARRY4=9 LUT2=1 LUT3=2 LUT4=2)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 10.924 - 10.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=5933, unset)         0.973     0.973    bd_0_i/hls_inst/inst/HLS_accel_fmul_32cud_U3/ap_clk
    SLICE_X91Y20         FDRE                                         r  bd_0_i/hls_inst/inst/HLS_accel_fmul_32cud_U3/din1_buf1_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X91Y20         FDRE (Prop_fdre_C_Q)         0.456     1.429 r  bd_0_i/hls_inst/inst/HLS_accel_fmul_32cud_U3/din1_buf1_reg[17]/Q
                         net (fo=8, routed)           1.501     2.930    bd_0_i/hls_inst/inst/HLS_accel_fmul_32cud_U3/HLS_accel_ap_fmul_2_no_dsp_32_u/U0/i_synth/MULT.OP/MULT/QQ_VARIANT.MULT/MANT_MULT/logic_multiplier.m1/ctl[6].nt.ct/m2/s_axis_b_tdata[0]
    SLICE_X67Y16         LUT4 (Prop_lut4_I0_O)        0.124     3.054 r  bd_0_i/hls_inst/inst/HLS_accel_fmul_32cud_U3/HLS_accel_ap_fmul_2_no_dsp_32_u/U0/i_synth/MULT.OP/MULT/QQ_VARIANT.MULT/MANT_MULT/logic_multiplier.m1/ctl[6].nt.ct/m2/lt4.lt/O
                         net (fo=25, routed)          0.836     3.890    bd_0_i/hls_inst/inst/HLS_accel_fmul_32cud_U3/HLS_accel_ap_fmul_2_no_dsp_32_u/U0/i_synth/MULT.OP/MULT/QQ_VARIANT.MULT/MANT_MULT/logic_multiplier.m1/ppg[6].nt.ppi/cntrl[1]
    SLICE_X67Y18         LUT4 (Prop_lut4_I3_O)        0.124     4.014 r  bd_0_i/hls_inst/inst/HLS_accel_fmul_32cud_U3/HLS_accel_ap_fmul_2_no_dsp_32_u/U0/i_synth/MULT.OP/MULT/QQ_VARIANT.MULT/MANT_MULT/logic_multiplier.m1/ppg[6].nt.ppi/ad[1].mx/O
                         net (fo=2, routed)           0.000     4.014    bd_0_i/hls_inst/inst/HLS_accel_fmul_32cud_U3/HLS_accel_ap_fmul_2_no_dsp_32_u/U0/i_synth/MULT.OP/MULT/QQ_VARIANT.MULT/MANT_MULT/logic_multiplier.m1/ppg[6].nt.ppi/sint_1
    SLICE_X67Y18         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     4.546 r  bd_0_i/hls_inst/inst/HLS_accel_fmul_32cud_U3/HLS_accel_ap_fmul_2_no_dsp_32_u/U0/i_synth/MULT.OP/MULT/QQ_VARIANT.MULT/MANT_MULT/logic_multiplier.m1/ppg[6].nt.ppi/ad[1].ni.mxi.mc_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     4.546    bd_0_i/hls_inst/inst/HLS_accel_fmul_32cud_U3/HLS_accel_ap_fmul_2_no_dsp_32_u/U0/i_synth/MULT.OP/MULT/QQ_VARIANT.MULT/MANT_MULT/logic_multiplier.m1/ppg[6].nt.ppi/cint_5
    SLICE_X67Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.660 r  bd_0_i/hls_inst/inst/HLS_accel_fmul_32cud_U3/HLS_accel_ap_fmul_2_no_dsp_32_u/U0/i_synth/MULT.OP/MULT/QQ_VARIANT.MULT/MANT_MULT/logic_multiplier.m1/ppg[6].nt.ppi/ad[5].ni.mxi.mc_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     4.660    bd_0_i/hls_inst/inst/HLS_accel_fmul_32cud_U3/HLS_accel_ap_fmul_2_no_dsp_32_u/U0/i_synth/MULT.OP/MULT/QQ_VARIANT.MULT/MANT_MULT/logic_multiplier.m1/ppg[6].nt.ppi/cint_9
    SLICE_X67Y20         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     4.973 r  bd_0_i/hls_inst/inst/HLS_accel_fmul_32cud_U3/HLS_accel_ap_fmul_2_no_dsp_32_u/U0/i_synth/MULT.OP/MULT/QQ_VARIANT.MULT/MANT_MULT/logic_multiplier.m1/ppg[6].nt.ppi/ad[9].ni.mxi.mc_CARRY4/O[3]
                         net (fo=2, routed)           1.070     6.043    bd_0_i/hls_inst/inst/HLS_accel_fmul_32cud_U3/HLS_accel_ap_fmul_2_no_dsp_32_u/U0/i_synth/MULT.OP/MULT/QQ_VARIANT.MULT/MANT_MULT/logic_multiplier.m1/ppg[6].nt.ppi/f/ad[12].ni.nx.mxcy__0
    SLICE_X55Y18         LUT2 (Prop_lut2_I0_O)        0.332     6.375 r  bd_0_i/hls_inst/inst/HLS_accel_fmul_32cud_U3/HLS_accel_ap_fmul_2_no_dsp_32_u/U0/i_synth/MULT.OP/MULT/QQ_VARIANT.MULT/MANT_MULT/logic_multiplier.m1/ppg[6].nt.ppi/f/as[9].ngtb.mlut_i_1/O
                         net (fo=1, routed)           0.642     7.017    bd_0_i/hls_inst/inst/HLS_accel_fmul_32cud_U3/HLS_accel_ap_fmul_2_no_dsp_32_u/U0/i_synth/MULT.OP/MULT/QQ_VARIANT.MULT/MANT_MULT/logic_multiplier.m1/l[4].tree.assg.ai/ad/pp3_out[9]
    SLICE_X54Y18         LUT3 (Prop_lut3_I0_O)        0.326     7.343 r  bd_0_i/hls_inst/inst/HLS_accel_fmul_32cud_U3/HLS_accel_ap_fmul_2_no_dsp_32_u/U0/i_synth/MULT.OP/MULT/QQ_VARIANT.MULT/MANT_MULT/logic_multiplier.m1/l[4].tree.assg.ai/ad/as[9].ngtb.mlut/O
                         net (fo=1, routed)           0.000     7.343    bd_0_i/hls_inst/inst/HLS_accel_fmul_32cud_U3/HLS_accel_ap_fmul_2_no_dsp_32_u/U0/i_synth/MULT.OP/MULT/QQ_VARIANT.MULT/MANT_MULT/logic_multiplier.m1/l[4].tree.assg.ai/ad/sInt_9
    SLICE_X54Y18         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     7.876 r  bd_0_i/hls_inst/inst/HLS_accel_fmul_32cud_U3/HLS_accel_ap_fmul_2_no_dsp_32_u/U0/i_synth/MULT.OP/MULT/QQ_VARIANT.MULT/MANT_MULT/logic_multiplier.m1/l[4].tree.assg.ai/ad/as[8].ym.mc_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     7.876    bd_0_i/hls_inst/inst/HLS_accel_fmul_32cud_U3/HLS_accel_ap_fmul_2_no_dsp_32_u/U0/i_synth/MULT.OP/MULT/QQ_VARIANT.MULT/MANT_MULT/logic_multiplier.m1/l[4].tree.assg.ai/ad/cInt_12
    SLICE_X54Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.993 r  bd_0_i/hls_inst/inst/HLS_accel_fmul_32cud_U3/HLS_accel_ap_fmul_2_no_dsp_32_u/U0/i_synth/MULT.OP/MULT/QQ_VARIANT.MULT/MANT_MULT/logic_multiplier.m1/l[4].tree.assg.ai/ad/as[12].ym.mc_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     7.993    bd_0_i/hls_inst/inst/HLS_accel_fmul_32cud_U3/HLS_accel_ap_fmul_2_no_dsp_32_u/U0/i_synth/MULT.OP/MULT/QQ_VARIANT.MULT/MANT_MULT/logic_multiplier.m1/l[4].tree.assg.ai/ad/cInt_16
    SLICE_X54Y20         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     8.316 r  bd_0_i/hls_inst/inst/HLS_accel_fmul_32cud_U3/HLS_accel_ap_fmul_2_no_dsp_32_u/U0/i_synth/MULT.OP/MULT/QQ_VARIANT.MULT/MANT_MULT/logic_multiplier.m1/l[4].tree.assg.ai/ad/as[16].ym.mc_CARRY4/O[1]
                         net (fo=1, routed)           0.521     8.837    bd_0_i/hls_inst/inst/HLS_accel_fmul_32cud_U3/HLS_accel_ap_fmul_2_no_dsp_32_u/U0/i_synth/MULT.OP/MULT/QQ_VARIANT.MULT/MANT_MULT/logic_multiplier.m1/l[7].tree.assg.ai/ad/YES_REG.l[29].reg.n.eOn.f[20]
    SLICE_X56Y21         LUT3 (Prop_lut3_I1_O)        0.306     9.143 r  bd_0_i/hls_inst/inst/HLS_accel_fmul_32cud_U3/HLS_accel_ap_fmul_2_no_dsp_32_u/U0/i_synth/MULT.OP/MULT/QQ_VARIANT.MULT/MANT_MULT/logic_multiplier.m1/l[7].tree.assg.ai/ad/as[20].ngtb.mlut/O
                         net (fo=1, routed)           0.000     9.143    bd_0_i/hls_inst/inst/HLS_accel_fmul_32cud_U3/HLS_accel_ap_fmul_2_no_dsp_32_u/U0/i_synth/MULT.OP/MULT/QQ_VARIANT.MULT/MANT_MULT/logic_multiplier.m1/l[7].tree.assg.ai/ad/sInt_20
    SLICE_X56Y21         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     9.675 r  bd_0_i/hls_inst/inst/HLS_accel_fmul_32cud_U3/HLS_accel_ap_fmul_2_no_dsp_32_u/U0/i_synth/MULT.OP/MULT/QQ_VARIANT.MULT/MANT_MULT/logic_multiplier.m1/l[7].tree.assg.ai/ad/as[20].ym.mc_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     9.675    bd_0_i/hls_inst/inst/HLS_accel_fmul_32cud_U3/HLS_accel_ap_fmul_2_no_dsp_32_u/U0/i_synth/MULT.OP/MULT/QQ_VARIANT.MULT/MANT_MULT/logic_multiplier.m1/l[7].tree.assg.ai/ad/cInt_24
    SLICE_X56Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.789 r  bd_0_i/hls_inst/inst/HLS_accel_fmul_32cud_U3/HLS_accel_ap_fmul_2_no_dsp_32_u/U0/i_synth/MULT.OP/MULT/QQ_VARIANT.MULT/MANT_MULT/logic_multiplier.m1/l[7].tree.assg.ai/ad/as[24].ym.mc_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     9.789    bd_0_i/hls_inst/inst/HLS_accel_fmul_32cud_U3/HLS_accel_ap_fmul_2_no_dsp_32_u/U0/i_synth/MULT.OP/MULT/QQ_VARIANT.MULT/MANT_MULT/logic_multiplier.m1/l[7].tree.assg.ai/ad/cInt_28
    SLICE_X56Y23         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223    10.012 r  bd_0_i/hls_inst/inst/HLS_accel_fmul_32cud_U3/HLS_accel_ap_fmul_2_no_dsp_32_u/U0/i_synth/MULT.OP/MULT/QQ_VARIANT.MULT/MANT_MULT/logic_multiplier.m1/l[7].tree.assg.ai/ad/as[28].ym.mc_CARRY4/O[0]
                         net (fo=1, routed)           0.000    10.012    bd_0_i/hls_inst/inst/HLS_accel_fmul_32cud_U3/HLS_accel_ap_fmul_2_no_dsp_32_u/U0/i_synth/MULT.OP/MULT/QQ_VARIANT.MULT/MANT_MULT/logic_multiplier.m1/l[7].tree.assg.ai/ad/f/qNoReg[28]
    SLICE_X56Y23         FDRE                                         r  bd_0_i/hls_inst/inst/HLS_accel_fmul_32cud_U3/HLS_accel_ap_fmul_2_no_dsp_32_u/U0/i_synth/MULT.OP/MULT/QQ_VARIANT.MULT/MANT_MULT/logic_multiplier.m1/l[7].tree.assg.ai/ad/f/YES_REG.l[28].reg.n.eOn.f/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=5933, unset)         0.924    10.924    bd_0_i/hls_inst/inst/HLS_accel_fmul_32cud_U3/HLS_accel_ap_fmul_2_no_dsp_32_u/U0/i_synth/MULT.OP/MULT/QQ_VARIANT.MULT/MANT_MULT/logic_multiplier.m1/l[7].tree.assg.ai/ad/f/aclk
    SLICE_X56Y23         FDRE                                         r  bd_0_i/hls_inst/inst/HLS_accel_fmul_32cud_U3/HLS_accel_ap_fmul_2_no_dsp_32_u/U0/i_synth/MULT.OP/MULT/QQ_VARIANT.MULT/MANT_MULT/logic_multiplier.m1/l[7].tree.assg.ai/ad/f/YES_REG.l[28].reg.n.eOn.f/C
                         clock pessimism              0.000    10.924    
                         clock uncertainty           -0.035    10.889    
    SLICE_X56Y23         FDRE (Setup_fdre_C_D)        0.062    10.951    bd_0_i/hls_inst/inst/HLS_accel_fmul_32cud_U3/HLS_accel_ap_fmul_2_no_dsp_32_u/U0/i_synth/MULT.OP/MULT/QQ_VARIANT.MULT/MANT_MULT/logic_multiplier.m1/l[7].tree.assg.ai/ad/f/YES_REG.l[28].reg.n.eOn.f
  -------------------------------------------------------------------
                         required time                         10.951    
                         arrival time                         -10.012    
  -------------------------------------------------------------------
                         slack                                  0.939    

Slack (MET) :             0.942ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/HLS_accel_fmul_32cud_U3/din1_buf1_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/HLS_accel_fmul_32cud_U3/HLS_accel_ap_fmul_2_no_dsp_32_u/U0/i_synth/MULT.OP/MULT/QQ_VARIANT.MULT/MANT_MULT/logic_multiplier.m1/l[7].tree.assg.ai/ad/f/YES_REG.l[25].reg.n.eOn.f/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        9.036ns  (logic 4.466ns (49.425%)  route 4.570ns (50.575%))
  Logic Levels:           13  (CARRY4=8 LUT2=1 LUT3=2 LUT4=2)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 10.924 - 10.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=5933, unset)         0.973     0.973    bd_0_i/hls_inst/inst/HLS_accel_fmul_32cud_U3/ap_clk
    SLICE_X91Y20         FDRE                                         r  bd_0_i/hls_inst/inst/HLS_accel_fmul_32cud_U3/din1_buf1_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X91Y20         FDRE (Prop_fdre_C_Q)         0.456     1.429 r  bd_0_i/hls_inst/inst/HLS_accel_fmul_32cud_U3/din1_buf1_reg[17]/Q
                         net (fo=8, routed)           1.501     2.930    bd_0_i/hls_inst/inst/HLS_accel_fmul_32cud_U3/HLS_accel_ap_fmul_2_no_dsp_32_u/U0/i_synth/MULT.OP/MULT/QQ_VARIANT.MULT/MANT_MULT/logic_multiplier.m1/ctl[6].nt.ct/m2/s_axis_b_tdata[0]
    SLICE_X67Y16         LUT4 (Prop_lut4_I0_O)        0.124     3.054 r  bd_0_i/hls_inst/inst/HLS_accel_fmul_32cud_U3/HLS_accel_ap_fmul_2_no_dsp_32_u/U0/i_synth/MULT.OP/MULT/QQ_VARIANT.MULT/MANT_MULT/logic_multiplier.m1/ctl[6].nt.ct/m2/lt4.lt/O
                         net (fo=25, routed)          0.836     3.890    bd_0_i/hls_inst/inst/HLS_accel_fmul_32cud_U3/HLS_accel_ap_fmul_2_no_dsp_32_u/U0/i_synth/MULT.OP/MULT/QQ_VARIANT.MULT/MANT_MULT/logic_multiplier.m1/ppg[6].nt.ppi/cntrl[1]
    SLICE_X67Y18         LUT4 (Prop_lut4_I3_O)        0.124     4.014 r  bd_0_i/hls_inst/inst/HLS_accel_fmul_32cud_U3/HLS_accel_ap_fmul_2_no_dsp_32_u/U0/i_synth/MULT.OP/MULT/QQ_VARIANT.MULT/MANT_MULT/logic_multiplier.m1/ppg[6].nt.ppi/ad[1].mx/O
                         net (fo=2, routed)           0.000     4.014    bd_0_i/hls_inst/inst/HLS_accel_fmul_32cud_U3/HLS_accel_ap_fmul_2_no_dsp_32_u/U0/i_synth/MULT.OP/MULT/QQ_VARIANT.MULT/MANT_MULT/logic_multiplier.m1/ppg[6].nt.ppi/sint_1
    SLICE_X67Y18         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     4.546 r  bd_0_i/hls_inst/inst/HLS_accel_fmul_32cud_U3/HLS_accel_ap_fmul_2_no_dsp_32_u/U0/i_synth/MULT.OP/MULT/QQ_VARIANT.MULT/MANT_MULT/logic_multiplier.m1/ppg[6].nt.ppi/ad[1].ni.mxi.mc_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     4.546    bd_0_i/hls_inst/inst/HLS_accel_fmul_32cud_U3/HLS_accel_ap_fmul_2_no_dsp_32_u/U0/i_synth/MULT.OP/MULT/QQ_VARIANT.MULT/MANT_MULT/logic_multiplier.m1/ppg[6].nt.ppi/cint_5
    SLICE_X67Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.660 r  bd_0_i/hls_inst/inst/HLS_accel_fmul_32cud_U3/HLS_accel_ap_fmul_2_no_dsp_32_u/U0/i_synth/MULT.OP/MULT/QQ_VARIANT.MULT/MANT_MULT/logic_multiplier.m1/ppg[6].nt.ppi/ad[5].ni.mxi.mc_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     4.660    bd_0_i/hls_inst/inst/HLS_accel_fmul_32cud_U3/HLS_accel_ap_fmul_2_no_dsp_32_u/U0/i_synth/MULT.OP/MULT/QQ_VARIANT.MULT/MANT_MULT/logic_multiplier.m1/ppg[6].nt.ppi/cint_9
    SLICE_X67Y20         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     4.973 r  bd_0_i/hls_inst/inst/HLS_accel_fmul_32cud_U3/HLS_accel_ap_fmul_2_no_dsp_32_u/U0/i_synth/MULT.OP/MULT/QQ_VARIANT.MULT/MANT_MULT/logic_multiplier.m1/ppg[6].nt.ppi/ad[9].ni.mxi.mc_CARRY4/O[3]
                         net (fo=2, routed)           1.070     6.043    bd_0_i/hls_inst/inst/HLS_accel_fmul_32cud_U3/HLS_accel_ap_fmul_2_no_dsp_32_u/U0/i_synth/MULT.OP/MULT/QQ_VARIANT.MULT/MANT_MULT/logic_multiplier.m1/ppg[6].nt.ppi/f/ad[12].ni.nx.mxcy__0
    SLICE_X55Y18         LUT2 (Prop_lut2_I0_O)        0.332     6.375 r  bd_0_i/hls_inst/inst/HLS_accel_fmul_32cud_U3/HLS_accel_ap_fmul_2_no_dsp_32_u/U0/i_synth/MULT.OP/MULT/QQ_VARIANT.MULT/MANT_MULT/logic_multiplier.m1/ppg[6].nt.ppi/f/as[9].ngtb.mlut_i_1/O
                         net (fo=1, routed)           0.642     7.017    bd_0_i/hls_inst/inst/HLS_accel_fmul_32cud_U3/HLS_accel_ap_fmul_2_no_dsp_32_u/U0/i_synth/MULT.OP/MULT/QQ_VARIANT.MULT/MANT_MULT/logic_multiplier.m1/l[4].tree.assg.ai/ad/pp3_out[9]
    SLICE_X54Y18         LUT3 (Prop_lut3_I0_O)        0.326     7.343 r  bd_0_i/hls_inst/inst/HLS_accel_fmul_32cud_U3/HLS_accel_ap_fmul_2_no_dsp_32_u/U0/i_synth/MULT.OP/MULT/QQ_VARIANT.MULT/MANT_MULT/logic_multiplier.m1/l[4].tree.assg.ai/ad/as[9].ngtb.mlut/O
                         net (fo=1, routed)           0.000     7.343    bd_0_i/hls_inst/inst/HLS_accel_fmul_32cud_U3/HLS_accel_ap_fmul_2_no_dsp_32_u/U0/i_synth/MULT.OP/MULT/QQ_VARIANT.MULT/MANT_MULT/logic_multiplier.m1/l[4].tree.assg.ai/ad/sInt_9
    SLICE_X54Y18         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     7.876 r  bd_0_i/hls_inst/inst/HLS_accel_fmul_32cud_U3/HLS_accel_ap_fmul_2_no_dsp_32_u/U0/i_synth/MULT.OP/MULT/QQ_VARIANT.MULT/MANT_MULT/logic_multiplier.m1/l[4].tree.assg.ai/ad/as[8].ym.mc_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     7.876    bd_0_i/hls_inst/inst/HLS_accel_fmul_32cud_U3/HLS_accel_ap_fmul_2_no_dsp_32_u/U0/i_synth/MULT.OP/MULT/QQ_VARIANT.MULT/MANT_MULT/logic_multiplier.m1/l[4].tree.assg.ai/ad/cInt_12
    SLICE_X54Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.993 r  bd_0_i/hls_inst/inst/HLS_accel_fmul_32cud_U3/HLS_accel_ap_fmul_2_no_dsp_32_u/U0/i_synth/MULT.OP/MULT/QQ_VARIANT.MULT/MANT_MULT/logic_multiplier.m1/l[4].tree.assg.ai/ad/as[12].ym.mc_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     7.993    bd_0_i/hls_inst/inst/HLS_accel_fmul_32cud_U3/HLS_accel_ap_fmul_2_no_dsp_32_u/U0/i_synth/MULT.OP/MULT/QQ_VARIANT.MULT/MANT_MULT/logic_multiplier.m1/l[4].tree.assg.ai/ad/cInt_16
    SLICE_X54Y20         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     8.316 r  bd_0_i/hls_inst/inst/HLS_accel_fmul_32cud_U3/HLS_accel_ap_fmul_2_no_dsp_32_u/U0/i_synth/MULT.OP/MULT/QQ_VARIANT.MULT/MANT_MULT/logic_multiplier.m1/l[4].tree.assg.ai/ad/as[16].ym.mc_CARRY4/O[1]
                         net (fo=1, routed)           0.521     8.837    bd_0_i/hls_inst/inst/HLS_accel_fmul_32cud_U3/HLS_accel_ap_fmul_2_no_dsp_32_u/U0/i_synth/MULT.OP/MULT/QQ_VARIANT.MULT/MANT_MULT/logic_multiplier.m1/l[7].tree.assg.ai/ad/YES_REG.l[29].reg.n.eOn.f[20]
    SLICE_X56Y21         LUT3 (Prop_lut3_I1_O)        0.306     9.143 r  bd_0_i/hls_inst/inst/HLS_accel_fmul_32cud_U3/HLS_accel_ap_fmul_2_no_dsp_32_u/U0/i_synth/MULT.OP/MULT/QQ_VARIANT.MULT/MANT_MULT/logic_multiplier.m1/l[7].tree.assg.ai/ad/as[20].ngtb.mlut/O
                         net (fo=1, routed)           0.000     9.143    bd_0_i/hls_inst/inst/HLS_accel_fmul_32cud_U3/HLS_accel_ap_fmul_2_no_dsp_32_u/U0/i_synth/MULT.OP/MULT/QQ_VARIANT.MULT/MANT_MULT/logic_multiplier.m1/l[7].tree.assg.ai/ad/sInt_20
    SLICE_X56Y21         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     9.675 r  bd_0_i/hls_inst/inst/HLS_accel_fmul_32cud_U3/HLS_accel_ap_fmul_2_no_dsp_32_u/U0/i_synth/MULT.OP/MULT/QQ_VARIANT.MULT/MANT_MULT/logic_multiplier.m1/l[7].tree.assg.ai/ad/as[20].ym.mc_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     9.675    bd_0_i/hls_inst/inst/HLS_accel_fmul_32cud_U3/HLS_accel_ap_fmul_2_no_dsp_32_u/U0/i_synth/MULT.OP/MULT/QQ_VARIANT.MULT/MANT_MULT/logic_multiplier.m1/l[7].tree.assg.ai/ad/cInt_24
    SLICE_X56Y22         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    10.009 r  bd_0_i/hls_inst/inst/HLS_accel_fmul_32cud_U3/HLS_accel_ap_fmul_2_no_dsp_32_u/U0/i_synth/MULT.OP/MULT/QQ_VARIANT.MULT/MANT_MULT/logic_multiplier.m1/l[7].tree.assg.ai/ad/as[24].ym.mc_CARRY4/O[1]
                         net (fo=1, routed)           0.000    10.009    bd_0_i/hls_inst/inst/HLS_accel_fmul_32cud_U3/HLS_accel_ap_fmul_2_no_dsp_32_u/U0/i_synth/MULT.OP/MULT/QQ_VARIANT.MULT/MANT_MULT/logic_multiplier.m1/l[7].tree.assg.ai/ad/f/qNoReg[25]
    SLICE_X56Y22         FDRE                                         r  bd_0_i/hls_inst/inst/HLS_accel_fmul_32cud_U3/HLS_accel_ap_fmul_2_no_dsp_32_u/U0/i_synth/MULT.OP/MULT/QQ_VARIANT.MULT/MANT_MULT/logic_multiplier.m1/l[7].tree.assg.ai/ad/f/YES_REG.l[25].reg.n.eOn.f/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=5933, unset)         0.924    10.924    bd_0_i/hls_inst/inst/HLS_accel_fmul_32cud_U3/HLS_accel_ap_fmul_2_no_dsp_32_u/U0/i_synth/MULT.OP/MULT/QQ_VARIANT.MULT/MANT_MULT/logic_multiplier.m1/l[7].tree.assg.ai/ad/f/aclk
    SLICE_X56Y22         FDRE                                         r  bd_0_i/hls_inst/inst/HLS_accel_fmul_32cud_U3/HLS_accel_ap_fmul_2_no_dsp_32_u/U0/i_synth/MULT.OP/MULT/QQ_VARIANT.MULT/MANT_MULT/logic_multiplier.m1/l[7].tree.assg.ai/ad/f/YES_REG.l[25].reg.n.eOn.f/C
                         clock pessimism              0.000    10.924    
                         clock uncertainty           -0.035    10.889    
    SLICE_X56Y22         FDRE (Setup_fdre_C_D)        0.062    10.951    bd_0_i/hls_inst/inst/HLS_accel_fmul_32cud_U3/HLS_accel_ap_fmul_2_no_dsp_32_u/U0/i_synth/MULT.OP/MULT/QQ_VARIANT.MULT/MANT_MULT/logic_multiplier.m1/l[7].tree.assg.ai/ad/f/YES_REG.l[25].reg.n.eOn.f
  -------------------------------------------------------------------
                         required time                         10.951    
                         arrival time                         -10.009    
  -------------------------------------------------------------------
                         slack                                  0.942    

Slack (MET) :             0.963ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/HLS_accel_fmul_32cud_U3/din1_buf1_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/HLS_accel_fmul_32cud_U3/HLS_accel_ap_fmul_2_no_dsp_32_u/U0/i_synth/MULT.OP/MULT/QQ_VARIANT.MULT/MANT_MULT/logic_multiplier.m1/l[7].tree.assg.ai/ad/f/YES_REG.l[27].reg.n.eOn.f/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        9.015ns  (logic 4.445ns (49.307%)  route 4.570ns (50.693%))
  Logic Levels:           13  (CARRY4=8 LUT2=1 LUT3=2 LUT4=2)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 10.924 - 10.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=5933, unset)         0.973     0.973    bd_0_i/hls_inst/inst/HLS_accel_fmul_32cud_U3/ap_clk
    SLICE_X91Y20         FDRE                                         r  bd_0_i/hls_inst/inst/HLS_accel_fmul_32cud_U3/din1_buf1_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X91Y20         FDRE (Prop_fdre_C_Q)         0.456     1.429 r  bd_0_i/hls_inst/inst/HLS_accel_fmul_32cud_U3/din1_buf1_reg[17]/Q
                         net (fo=8, routed)           1.501     2.930    bd_0_i/hls_inst/inst/HLS_accel_fmul_32cud_U3/HLS_accel_ap_fmul_2_no_dsp_32_u/U0/i_synth/MULT.OP/MULT/QQ_VARIANT.MULT/MANT_MULT/logic_multiplier.m1/ctl[6].nt.ct/m2/s_axis_b_tdata[0]
    SLICE_X67Y16         LUT4 (Prop_lut4_I0_O)        0.124     3.054 r  bd_0_i/hls_inst/inst/HLS_accel_fmul_32cud_U3/HLS_accel_ap_fmul_2_no_dsp_32_u/U0/i_synth/MULT.OP/MULT/QQ_VARIANT.MULT/MANT_MULT/logic_multiplier.m1/ctl[6].nt.ct/m2/lt4.lt/O
                         net (fo=25, routed)          0.836     3.890    bd_0_i/hls_inst/inst/HLS_accel_fmul_32cud_U3/HLS_accel_ap_fmul_2_no_dsp_32_u/U0/i_synth/MULT.OP/MULT/QQ_VARIANT.MULT/MANT_MULT/logic_multiplier.m1/ppg[6].nt.ppi/cntrl[1]
    SLICE_X67Y18         LUT4 (Prop_lut4_I3_O)        0.124     4.014 r  bd_0_i/hls_inst/inst/HLS_accel_fmul_32cud_U3/HLS_accel_ap_fmul_2_no_dsp_32_u/U0/i_synth/MULT.OP/MULT/QQ_VARIANT.MULT/MANT_MULT/logic_multiplier.m1/ppg[6].nt.ppi/ad[1].mx/O
                         net (fo=2, routed)           0.000     4.014    bd_0_i/hls_inst/inst/HLS_accel_fmul_32cud_U3/HLS_accel_ap_fmul_2_no_dsp_32_u/U0/i_synth/MULT.OP/MULT/QQ_VARIANT.MULT/MANT_MULT/logic_multiplier.m1/ppg[6].nt.ppi/sint_1
    SLICE_X67Y18         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     4.546 r  bd_0_i/hls_inst/inst/HLS_accel_fmul_32cud_U3/HLS_accel_ap_fmul_2_no_dsp_32_u/U0/i_synth/MULT.OP/MULT/QQ_VARIANT.MULT/MANT_MULT/logic_multiplier.m1/ppg[6].nt.ppi/ad[1].ni.mxi.mc_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     4.546    bd_0_i/hls_inst/inst/HLS_accel_fmul_32cud_U3/HLS_accel_ap_fmul_2_no_dsp_32_u/U0/i_synth/MULT.OP/MULT/QQ_VARIANT.MULT/MANT_MULT/logic_multiplier.m1/ppg[6].nt.ppi/cint_5
    SLICE_X67Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.660 r  bd_0_i/hls_inst/inst/HLS_accel_fmul_32cud_U3/HLS_accel_ap_fmul_2_no_dsp_32_u/U0/i_synth/MULT.OP/MULT/QQ_VARIANT.MULT/MANT_MULT/logic_multiplier.m1/ppg[6].nt.ppi/ad[5].ni.mxi.mc_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     4.660    bd_0_i/hls_inst/inst/HLS_accel_fmul_32cud_U3/HLS_accel_ap_fmul_2_no_dsp_32_u/U0/i_synth/MULT.OP/MULT/QQ_VARIANT.MULT/MANT_MULT/logic_multiplier.m1/ppg[6].nt.ppi/cint_9
    SLICE_X67Y20         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     4.973 r  bd_0_i/hls_inst/inst/HLS_accel_fmul_32cud_U3/HLS_accel_ap_fmul_2_no_dsp_32_u/U0/i_synth/MULT.OP/MULT/QQ_VARIANT.MULT/MANT_MULT/logic_multiplier.m1/ppg[6].nt.ppi/ad[9].ni.mxi.mc_CARRY4/O[3]
                         net (fo=2, routed)           1.070     6.043    bd_0_i/hls_inst/inst/HLS_accel_fmul_32cud_U3/HLS_accel_ap_fmul_2_no_dsp_32_u/U0/i_synth/MULT.OP/MULT/QQ_VARIANT.MULT/MANT_MULT/logic_multiplier.m1/ppg[6].nt.ppi/f/ad[12].ni.nx.mxcy__0
    SLICE_X55Y18         LUT2 (Prop_lut2_I0_O)        0.332     6.375 r  bd_0_i/hls_inst/inst/HLS_accel_fmul_32cud_U3/HLS_accel_ap_fmul_2_no_dsp_32_u/U0/i_synth/MULT.OP/MULT/QQ_VARIANT.MULT/MANT_MULT/logic_multiplier.m1/ppg[6].nt.ppi/f/as[9].ngtb.mlut_i_1/O
                         net (fo=1, routed)           0.642     7.017    bd_0_i/hls_inst/inst/HLS_accel_fmul_32cud_U3/HLS_accel_ap_fmul_2_no_dsp_32_u/U0/i_synth/MULT.OP/MULT/QQ_VARIANT.MULT/MANT_MULT/logic_multiplier.m1/l[4].tree.assg.ai/ad/pp3_out[9]
    SLICE_X54Y18         LUT3 (Prop_lut3_I0_O)        0.326     7.343 r  bd_0_i/hls_inst/inst/HLS_accel_fmul_32cud_U3/HLS_accel_ap_fmul_2_no_dsp_32_u/U0/i_synth/MULT.OP/MULT/QQ_VARIANT.MULT/MANT_MULT/logic_multiplier.m1/l[4].tree.assg.ai/ad/as[9].ngtb.mlut/O
                         net (fo=1, routed)           0.000     7.343    bd_0_i/hls_inst/inst/HLS_accel_fmul_32cud_U3/HLS_accel_ap_fmul_2_no_dsp_32_u/U0/i_synth/MULT.OP/MULT/QQ_VARIANT.MULT/MANT_MULT/logic_multiplier.m1/l[4].tree.assg.ai/ad/sInt_9
    SLICE_X54Y18         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     7.876 r  bd_0_i/hls_inst/inst/HLS_accel_fmul_32cud_U3/HLS_accel_ap_fmul_2_no_dsp_32_u/U0/i_synth/MULT.OP/MULT/QQ_VARIANT.MULT/MANT_MULT/logic_multiplier.m1/l[4].tree.assg.ai/ad/as[8].ym.mc_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     7.876    bd_0_i/hls_inst/inst/HLS_accel_fmul_32cud_U3/HLS_accel_ap_fmul_2_no_dsp_32_u/U0/i_synth/MULT.OP/MULT/QQ_VARIANT.MULT/MANT_MULT/logic_multiplier.m1/l[4].tree.assg.ai/ad/cInt_12
    SLICE_X54Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.993 r  bd_0_i/hls_inst/inst/HLS_accel_fmul_32cud_U3/HLS_accel_ap_fmul_2_no_dsp_32_u/U0/i_synth/MULT.OP/MULT/QQ_VARIANT.MULT/MANT_MULT/logic_multiplier.m1/l[4].tree.assg.ai/ad/as[12].ym.mc_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     7.993    bd_0_i/hls_inst/inst/HLS_accel_fmul_32cud_U3/HLS_accel_ap_fmul_2_no_dsp_32_u/U0/i_synth/MULT.OP/MULT/QQ_VARIANT.MULT/MANT_MULT/logic_multiplier.m1/l[4].tree.assg.ai/ad/cInt_16
    SLICE_X54Y20         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     8.316 r  bd_0_i/hls_inst/inst/HLS_accel_fmul_32cud_U3/HLS_accel_ap_fmul_2_no_dsp_32_u/U0/i_synth/MULT.OP/MULT/QQ_VARIANT.MULT/MANT_MULT/logic_multiplier.m1/l[4].tree.assg.ai/ad/as[16].ym.mc_CARRY4/O[1]
                         net (fo=1, routed)           0.521     8.837    bd_0_i/hls_inst/inst/HLS_accel_fmul_32cud_U3/HLS_accel_ap_fmul_2_no_dsp_32_u/U0/i_synth/MULT.OP/MULT/QQ_VARIANT.MULT/MANT_MULT/logic_multiplier.m1/l[7].tree.assg.ai/ad/YES_REG.l[29].reg.n.eOn.f[20]
    SLICE_X56Y21         LUT3 (Prop_lut3_I1_O)        0.306     9.143 r  bd_0_i/hls_inst/inst/HLS_accel_fmul_32cud_U3/HLS_accel_ap_fmul_2_no_dsp_32_u/U0/i_synth/MULT.OP/MULT/QQ_VARIANT.MULT/MANT_MULT/logic_multiplier.m1/l[7].tree.assg.ai/ad/as[20].ngtb.mlut/O
                         net (fo=1, routed)           0.000     9.143    bd_0_i/hls_inst/inst/HLS_accel_fmul_32cud_U3/HLS_accel_ap_fmul_2_no_dsp_32_u/U0/i_synth/MULT.OP/MULT/QQ_VARIANT.MULT/MANT_MULT/logic_multiplier.m1/l[7].tree.assg.ai/ad/sInt_20
    SLICE_X56Y21         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     9.675 r  bd_0_i/hls_inst/inst/HLS_accel_fmul_32cud_U3/HLS_accel_ap_fmul_2_no_dsp_32_u/U0/i_synth/MULT.OP/MULT/QQ_VARIANT.MULT/MANT_MULT/logic_multiplier.m1/l[7].tree.assg.ai/ad/as[20].ym.mc_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     9.675    bd_0_i/hls_inst/inst/HLS_accel_fmul_32cud_U3/HLS_accel_ap_fmul_2_no_dsp_32_u/U0/i_synth/MULT.OP/MULT/QQ_VARIANT.MULT/MANT_MULT/logic_multiplier.m1/l[7].tree.assg.ai/ad/cInt_24
    SLICE_X56Y22         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     9.988 r  bd_0_i/hls_inst/inst/HLS_accel_fmul_32cud_U3/HLS_accel_ap_fmul_2_no_dsp_32_u/U0/i_synth/MULT.OP/MULT/QQ_VARIANT.MULT/MANT_MULT/logic_multiplier.m1/l[7].tree.assg.ai/ad/as[24].ym.mc_CARRY4/O[3]
                         net (fo=1, routed)           0.000     9.988    bd_0_i/hls_inst/inst/HLS_accel_fmul_32cud_U3/HLS_accel_ap_fmul_2_no_dsp_32_u/U0/i_synth/MULT.OP/MULT/QQ_VARIANT.MULT/MANT_MULT/logic_multiplier.m1/l[7].tree.assg.ai/ad/f/qNoReg[27]
    SLICE_X56Y22         FDRE                                         r  bd_0_i/hls_inst/inst/HLS_accel_fmul_32cud_U3/HLS_accel_ap_fmul_2_no_dsp_32_u/U0/i_synth/MULT.OP/MULT/QQ_VARIANT.MULT/MANT_MULT/logic_multiplier.m1/l[7].tree.assg.ai/ad/f/YES_REG.l[27].reg.n.eOn.f/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=5933, unset)         0.924    10.924    bd_0_i/hls_inst/inst/HLS_accel_fmul_32cud_U3/HLS_accel_ap_fmul_2_no_dsp_32_u/U0/i_synth/MULT.OP/MULT/QQ_VARIANT.MULT/MANT_MULT/logic_multiplier.m1/l[7].tree.assg.ai/ad/f/aclk
    SLICE_X56Y22         FDRE                                         r  bd_0_i/hls_inst/inst/HLS_accel_fmul_32cud_U3/HLS_accel_ap_fmul_2_no_dsp_32_u/U0/i_synth/MULT.OP/MULT/QQ_VARIANT.MULT/MANT_MULT/logic_multiplier.m1/l[7].tree.assg.ai/ad/f/YES_REG.l[27].reg.n.eOn.f/C
                         clock pessimism              0.000    10.924    
                         clock uncertainty           -0.035    10.889    
    SLICE_X56Y22         FDRE (Setup_fdre_C_D)        0.062    10.951    bd_0_i/hls_inst/inst/HLS_accel_fmul_32cud_U3/HLS_accel_ap_fmul_2_no_dsp_32_u/U0/i_synth/MULT.OP/MULT/QQ_VARIANT.MULT/MANT_MULT/logic_multiplier.m1/l[7].tree.assg.ai/ad/f/YES_REG.l[27].reg.n.eOn.f
  -------------------------------------------------------------------
                         required time                         10.951    
                         arrival time                          -9.988    
  -------------------------------------------------------------------
                         slack                                  0.963    

Slack (MET) :             0.989ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/HLS_accel_mac_muldEe_U5/HLS_accel_mac_muldEe_DSP48_0_U/p/CLK
                            (rising edge-triggered cell DSP48E1 clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/a_U/HLS_accel_a_ram_U/ram_reg_0/ADDRARDADDR[10]
                            (rising edge-triggered cell RAMB36E1 clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        8.361ns  (logic 4.381ns (52.395%)  route 3.980ns (47.605%))
  Logic Levels:           3  (LUT6=3)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 10.924 - 10.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=5933, unset)         0.973     0.973    bd_0_i/hls_inst/inst/HLS_accel_mac_muldEe_U5/HLS_accel_mac_muldEe_DSP48_0_U/ap_clk
    DSP48_X3Y2           DSP48E1                                      r  bd_0_i/hls_inst/inst/HLS_accel_mac_muldEe_U5/HLS_accel_mac_muldEe_DSP48_0_U/p/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X3Y2           DSP48E1 (Prop_dsp48e1_CLK_P[6])
                                                      4.009     4.982 r  bd_0_i/hls_inst/inst/HLS_accel_mac_muldEe_U5/HLS_accel_mac_muldEe_DSP48_0_U/p/P[6]
                         net (fo=1, routed)           1.645     6.627    bd_0_i/hls_inst/inst/HLS_accel_mac_muldEe_U5/HLS_accel_mac_muldEe_DSP48_0_U/p_n_102
    SLICE_X70Y3          LUT6 (Prop_lut6_I4_O)        0.124     6.751 f  bd_0_i/hls_inst/inst/HLS_accel_mac_muldEe_U5/HLS_accel_mac_muldEe_DSP48_0_U/ram_reg_0_i_197/O
                         net (fo=1, routed)           0.642     7.394    bd_0_i/hls_inst/inst/HLS_accel_mac_muldEe_U5/HLS_accel_mac_muldEe_DSP48_0_U/ram_reg_0_i_197_n_3
    SLICE_X70Y3          LUT6 (Prop_lut6_I3_O)        0.124     7.518 r  bd_0_i/hls_inst/inst/HLS_accel_mac_muldEe_U5/HLS_accel_mac_muldEe_DSP48_0_U/ram_reg_0_i_52__0/O
                         net (fo=1, routed)           0.295     7.812    bd_0_i/hls_inst/inst/HLS_accel_mac_muldEe_U5/HLS_accel_mac_muldEe_DSP48_0_U/ram_reg_0_i_52__0_n_3
    SLICE_X71Y5          LUT6 (Prop_lut6_I3_O)        0.124     7.936 r  bd_0_i/hls_inst/inst/HLS_accel_mac_muldEe_U5/HLS_accel_mac_muldEe_DSP48_0_U/ram_reg_0_i_7/O
                         net (fo=2, routed)           1.398     9.334    bd_0_i/hls_inst/inst/a_U/HLS_accel_a_ram_U/addr0[6]
    RAMB36_X4Y2          RAMB36E1                                     r  bd_0_i/hls_inst/inst/a_U/HLS_accel_a_ram_U/ram_reg_0/ADDRARDADDR[10]
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=5933, unset)         0.924    10.924    bd_0_i/hls_inst/inst/a_U/HLS_accel_a_ram_U/ap_clk
    RAMB36_X4Y2          RAMB36E1                                     r  bd_0_i/hls_inst/inst/a_U/HLS_accel_a_ram_U/ram_reg_0/CLKARDCLK
                         clock pessimism              0.000    10.924    
                         clock uncertainty           -0.035    10.889    
    RAMB36_X4Y2          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[10])
                                                     -0.566    10.323    bd_0_i/hls_inst/inst/a_U/HLS_accel_a_ram_U/ram_reg_0
  -------------------------------------------------------------------
                         required time                         10.323    
                         arrival time                          -9.334    
  -------------------------------------------------------------------
                         slack                                  0.989    

Slack (MET) :             0.992ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/HLS_accel_fmul_32cud_U4/din1_buf1_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/HLS_accel_fmul_32cud_U4/HLS_accel_ap_fmul_2_no_dsp_32_u/U0/i_synth/MULT.OP/MULT/QQ_VARIANT.MULT/MANT_MULT/logic_multiplier.m1/l[6].tree.assg.ai/ad/f/YES_REG.l[29].reg.n.eOn.f/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        9.033ns  (logic 4.518ns (50.017%)  route 4.515ns (49.983%))
  Logic Levels:           15  (CARRY4=10 LUT2=1 LUT3=2 LUT4=2)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 10.924 - 10.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=5933, unset)         0.973     0.973    bd_0_i/hls_inst/inst/HLS_accel_fmul_32cud_U4/ap_clk
    SLICE_X79Y9          FDRE                                         r  bd_0_i/hls_inst/inst/HLS_accel_fmul_32cud_U4/din1_buf1_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X79Y9          FDRE (Prop_fdre_C_Q)         0.456     1.429 r  bd_0_i/hls_inst/inst/HLS_accel_fmul_32cud_U4/din1_buf1_reg[2]/Q
                         net (fo=11, routed)          1.295     2.724    bd_0_i/hls_inst/inst/HLS_accel_fmul_32cud_U4/HLS_accel_ap_fmul_2_no_dsp_32_u/U0/i_synth/MULT.OP/MULT/QQ_VARIANT.MULT/MANT_MULT/logic_multiplier.m1/ctl[1].nt.ct/m1/s_axis_b_tdata[0]
    SLICE_X90Y14         LUT4 (Prop_lut4_I0_O)        0.124     2.848 r  bd_0_i/hls_inst/inst/HLS_accel_fmul_32cud_U4/HLS_accel_ap_fmul_2_no_dsp_32_u/U0/i_synth/MULT.OP/MULT/QQ_VARIANT.MULT/MANT_MULT/logic_multiplier.m1/ctl[1].nt.ct/m1/lt4.lt/O
                         net (fo=48, routed)          1.050     3.898    bd_0_i/hls_inst/inst/HLS_accel_fmul_32cud_U4/HLS_accel_ap_fmul_2_no_dsp_32_u/U0/i_synth/MULT.OP/MULT/QQ_VARIANT.MULT/MANT_MULT/logic_multiplier.m1/ppg[1].nt.ppi/cntrl[0]
    SLICE_X86Y12         LUT4 (Prop_lut4_I0_O)        0.124     4.022 r  bd_0_i/hls_inst/inst/HLS_accel_fmul_32cud_U4/HLS_accel_ap_fmul_2_no_dsp_32_u/U0/i_synth/MULT.OP/MULT/QQ_VARIANT.MULT/MANT_MULT/logic_multiplier.m1/ppg[1].nt.ppi/ad[2].mx/O
                         net (fo=1, routed)           0.000     4.022    bd_0_i/hls_inst/inst/HLS_accel_fmul_32cud_U4/HLS_accel_ap_fmul_2_no_dsp_32_u/U0/i_synth/MULT.OP/MULT/QQ_VARIANT.MULT/MANT_MULT/logic_multiplier.m1/ppg[1].nt.ppi/sint_2
    SLICE_X86Y12         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     4.555 r  bd_0_i/hls_inst/inst/HLS_accel_fmul_32cud_U4/HLS_accel_ap_fmul_2_no_dsp_32_u/U0/i_synth/MULT.OP/MULT/QQ_VARIANT.MULT/MANT_MULT/logic_multiplier.m1/ppg[1].nt.ppi/ad[1].ni.mxi.mc_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     4.555    bd_0_i/hls_inst/inst/HLS_accel_fmul_32cud_U4/HLS_accel_ap_fmul_2_no_dsp_32_u/U0/i_synth/MULT.OP/MULT/QQ_VARIANT.MULT/MANT_MULT/logic_multiplier.m1/ppg[1].nt.ppi/cint_5
    SLICE_X86Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.672 r  bd_0_i/hls_inst/inst/HLS_accel_fmul_32cud_U4/HLS_accel_ap_fmul_2_no_dsp_32_u/U0/i_synth/MULT.OP/MULT/QQ_VARIANT.MULT/MANT_MULT/logic_multiplier.m1/ppg[1].nt.ppi/ad[5].ni.mxi.mc_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     4.672    bd_0_i/hls_inst/inst/HLS_accel_fmul_32cud_U4/HLS_accel_ap_fmul_2_no_dsp_32_u/U0/i_synth/MULT.OP/MULT/QQ_VARIANT.MULT/MANT_MULT/logic_multiplier.m1/ppg[1].nt.ppi/cint_9
    SLICE_X86Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.789 r  bd_0_i/hls_inst/inst/HLS_accel_fmul_32cud_U4/HLS_accel_ap_fmul_2_no_dsp_32_u/U0/i_synth/MULT.OP/MULT/QQ_VARIANT.MULT/MANT_MULT/logic_multiplier.m1/ppg[1].nt.ppi/ad[9].ni.mxi.mc_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     4.789    bd_0_i/hls_inst/inst/HLS_accel_fmul_32cud_U4/HLS_accel_ap_fmul_2_no_dsp_32_u/U0/i_synth/MULT.OP/MULT/QQ_VARIANT.MULT/MANT_MULT/logic_multiplier.m1/ppg[1].nt.ppi/cint_13
    SLICE_X86Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.906 r  bd_0_i/hls_inst/inst/HLS_accel_fmul_32cud_U4/HLS_accel_ap_fmul_2_no_dsp_32_u/U0/i_synth/MULT.OP/MULT/QQ_VARIANT.MULT/MANT_MULT/logic_multiplier.m1/ppg[1].nt.ppi/ad[13].ni.mxi.mc_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     4.906    bd_0_i/hls_inst/inst/HLS_accel_fmul_32cud_U4/HLS_accel_ap_fmul_2_no_dsp_32_u/U0/i_synth/MULT.OP/MULT/QQ_VARIANT.MULT/MANT_MULT/logic_multiplier.m1/ppg[1].nt.ppi/cint_17
    SLICE_X86Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.023 r  bd_0_i/hls_inst/inst/HLS_accel_fmul_32cud_U4/HLS_accel_ap_fmul_2_no_dsp_32_u/U0/i_synth/MULT.OP/MULT/QQ_VARIANT.MULT/MANT_MULT/logic_multiplier.m1/ppg[1].nt.ppi/ad[17].ni.mxi.mc_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     5.023    bd_0_i/hls_inst/inst/HLS_accel_fmul_32cud_U4/HLS_accel_ap_fmul_2_no_dsp_32_u/U0/i_synth/MULT.OP/MULT/QQ_VARIANT.MULT/MANT_MULT/logic_multiplier.m1/ppg[1].nt.ppi/cint_21
    SLICE_X86Y17         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     5.242 r  bd_0_i/hls_inst/inst/HLS_accel_fmul_32cud_U4/HLS_accel_ap_fmul_2_no_dsp_32_u/U0/i_synth/MULT.OP/MULT/QQ_VARIANT.MULT/MANT_MULT/logic_multiplier.m1/ppg[1].nt.ppi/ad[21].ni.mxi.mc_CARRY4/O[0]
                         net (fo=1, routed)           0.725     5.967    bd_0_i/hls_inst/inst/HLS_accel_fmul_32cud_U4/HLS_accel_ap_fmul_2_no_dsp_32_u/U0/i_synth/MULT.OP/MULT/QQ_VARIANT.MULT/MANT_MULT/logic_multiplier.m1/ppg[1].nt.ppi/f/ad[21].ni.nx.mxcy__0
    SLICE_X85Y18         LUT2 (Prop_lut2_I0_O)        0.321     6.288 r  bd_0_i/hls_inst/inst/HLS_accel_fmul_32cud_U4/HLS_accel_ap_fmul_2_no_dsp_32_u/U0/i_synth/MULT.OP/MULT/QQ_VARIANT.MULT/MANT_MULT/logic_multiplier.m1/ppg[1].nt.ppi/f/as[21].ngtb.mlut_i_2/O
                         net (fo=1, routed)           0.795     7.083    bd_0_i/hls_inst/inst/HLS_accel_fmul_32cud_U4/HLS_accel_ap_fmul_2_no_dsp_32_u/U0/i_synth/MULT.OP/MULT/QQ_VARIANT.MULT/MANT_MULT/logic_multiplier.m1/l[1].tree.assg.ai/ad/b[21]
    SLICE_X81Y15         LUT3 (Prop_lut3_I1_O)        0.326     7.409 r  bd_0_i/hls_inst/inst/HLS_accel_fmul_32cud_U4/HLS_accel_ap_fmul_2_no_dsp_32_u/U0/i_synth/MULT.OP/MULT/QQ_VARIANT.MULT/MANT_MULT/logic_multiplier.m1/l[1].tree.assg.ai/ad/as[21].ngtb.mlut/O
                         net (fo=1, routed)           0.000     7.409    bd_0_i/hls_inst/inst/HLS_accel_fmul_32cud_U4/HLS_accel_ap_fmul_2_no_dsp_32_u/U0/i_synth/MULT.OP/MULT/QQ_VARIANT.MULT/MANT_MULT/logic_multiplier.m1/l[1].tree.assg.ai/ad/sInt_21
    SLICE_X81Y15         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.959 r  bd_0_i/hls_inst/inst/HLS_accel_fmul_32cud_U4/HLS_accel_ap_fmul_2_no_dsp_32_u/U0/i_synth/MULT.OP/MULT/QQ_VARIANT.MULT/MANT_MULT/logic_multiplier.m1/l[1].tree.assg.ai/ad/as[20].ym.mc_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     7.959    bd_0_i/hls_inst/inst/HLS_accel_fmul_32cud_U4/HLS_accel_ap_fmul_2_no_dsp_32_u/U0/i_synth/MULT.OP/MULT/QQ_VARIANT.MULT/MANT_MULT/logic_multiplier.m1/l[1].tree.assg.ai/ad/cInt_24
    SLICE_X81Y16         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     8.198 r  bd_0_i/hls_inst/inst/HLS_accel_fmul_32cud_U4/HLS_accel_ap_fmul_2_no_dsp_32_u/U0/i_synth/MULT.OP/MULT/QQ_VARIANT.MULT/MANT_MULT/logic_multiplier.m1/l[1].tree.assg.ai/ad/as[24].ym.mc_CARRY4/O[2]
                         net (fo=13, routed)          0.649     8.848    bd_0_i/hls_inst/inst/HLS_accel_fmul_32cud_U4/HLS_accel_ap_fmul_2_no_dsp_32_u/U0/i_synth/MULT.OP/MULT/QQ_VARIANT.MULT/MANT_MULT/logic_multiplier.m1/l[6].tree.assg.ai/ad/YES_REG.l[23].reg.n.eOn.f[23]
    SLICE_X82Y18         LUT3 (Prop_lut3_I0_O)        0.302     9.150 r  bd_0_i/hls_inst/inst/HLS_accel_fmul_32cud_U4/HLS_accel_ap_fmul_2_no_dsp_32_u/U0/i_synth/MULT.OP/MULT/QQ_VARIANT.MULT/MANT_MULT/logic_multiplier.m1/l[6].tree.assg.ai/ad/as[25].ngtb.mlut/O
                         net (fo=1, routed)           0.000     9.150    bd_0_i/hls_inst/inst/HLS_accel_fmul_32cud_U4/HLS_accel_ap_fmul_2_no_dsp_32_u/U0/i_synth/MULT.OP/MULT/QQ_VARIANT.MULT/MANT_MULT/logic_multiplier.m1/l[6].tree.assg.ai/ad/sInt_25
    SLICE_X82Y18         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     9.683 r  bd_0_i/hls_inst/inst/HLS_accel_fmul_32cud_U4/HLS_accel_ap_fmul_2_no_dsp_32_u/U0/i_synth/MULT.OP/MULT/QQ_VARIANT.MULT/MANT_MULT/logic_multiplier.m1/l[6].tree.assg.ai/ad/as[24].ym.mc_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     9.683    bd_0_i/hls_inst/inst/HLS_accel_fmul_32cud_U4/HLS_accel_ap_fmul_2_no_dsp_32_u/U0/i_synth/MULT.OP/MULT/QQ_VARIANT.MULT/MANT_MULT/logic_multiplier.m1/l[6].tree.assg.ai/ad/cInt_28
    SLICE_X82Y19         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    10.006 r  bd_0_i/hls_inst/inst/HLS_accel_fmul_32cud_U4/HLS_accel_ap_fmul_2_no_dsp_32_u/U0/i_synth/MULT.OP/MULT/QQ_VARIANT.MULT/MANT_MULT/logic_multiplier.m1/l[6].tree.assg.ai/ad/as[28].ym.mc_CARRY4/O[1]
                         net (fo=1, routed)           0.000    10.006    bd_0_i/hls_inst/inst/HLS_accel_fmul_32cud_U4/HLS_accel_ap_fmul_2_no_dsp_32_u/U0/i_synth/MULT.OP/MULT/QQ_VARIANT.MULT/MANT_MULT/logic_multiplier.m1/l[6].tree.assg.ai/ad/f/qNoReg[29]
    SLICE_X82Y19         FDRE                                         r  bd_0_i/hls_inst/inst/HLS_accel_fmul_32cud_U4/HLS_accel_ap_fmul_2_no_dsp_32_u/U0/i_synth/MULT.OP/MULT/QQ_VARIANT.MULT/MANT_MULT/logic_multiplier.m1/l[6].tree.assg.ai/ad/f/YES_REG.l[29].reg.n.eOn.f/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=5933, unset)         0.924    10.924    bd_0_i/hls_inst/inst/HLS_accel_fmul_32cud_U4/HLS_accel_ap_fmul_2_no_dsp_32_u/U0/i_synth/MULT.OP/MULT/QQ_VARIANT.MULT/MANT_MULT/logic_multiplier.m1/l[6].tree.assg.ai/ad/f/aclk
    SLICE_X82Y19         FDRE                                         r  bd_0_i/hls_inst/inst/HLS_accel_fmul_32cud_U4/HLS_accel_ap_fmul_2_no_dsp_32_u/U0/i_synth/MULT.OP/MULT/QQ_VARIANT.MULT/MANT_MULT/logic_multiplier.m1/l[6].tree.assg.ai/ad/f/YES_REG.l[29].reg.n.eOn.f/C
                         clock pessimism              0.000    10.924    
                         clock uncertainty           -0.035    10.889    
    SLICE_X82Y19         FDRE (Setup_fdre_C_D)        0.109    10.998    bd_0_i/hls_inst/inst/HLS_accel_fmul_32cud_U4/HLS_accel_ap_fmul_2_no_dsp_32_u/U0/i_synth/MULT.OP/MULT/QQ_VARIANT.MULT/MANT_MULT/logic_multiplier.m1/l[6].tree.assg.ai/ad/f/YES_REG.l[29].reg.n.eOn.f
  -------------------------------------------------------------------
                         required time                         10.998    
                         arrival time                         -10.006    
  -------------------------------------------------------------------
                         slack                                  0.992    

Slack (MET) :             1.037ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/HLS_accel_fmul_32cud_U3/din1_buf1_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/HLS_accel_fmul_32cud_U3/HLS_accel_ap_fmul_2_no_dsp_32_u/U0/i_synth/MULT.OP/MULT/QQ_VARIANT.MULT/MANT_MULT/logic_multiplier.m1/l[7].tree.assg.ai/ad/f/YES_REG.l[26].reg.n.eOn.f/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        8.941ns  (logic 4.371ns (48.887%)  route 4.570ns (51.113%))
  Logic Levels:           13  (CARRY4=8 LUT2=1 LUT3=2 LUT4=2)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 10.924 - 10.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=5933, unset)         0.973     0.973    bd_0_i/hls_inst/inst/HLS_accel_fmul_32cud_U3/ap_clk
    SLICE_X91Y20         FDRE                                         r  bd_0_i/hls_inst/inst/HLS_accel_fmul_32cud_U3/din1_buf1_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X91Y20         FDRE (Prop_fdre_C_Q)         0.456     1.429 r  bd_0_i/hls_inst/inst/HLS_accel_fmul_32cud_U3/din1_buf1_reg[17]/Q
                         net (fo=8, routed)           1.501     2.930    bd_0_i/hls_inst/inst/HLS_accel_fmul_32cud_U3/HLS_accel_ap_fmul_2_no_dsp_32_u/U0/i_synth/MULT.OP/MULT/QQ_VARIANT.MULT/MANT_MULT/logic_multiplier.m1/ctl[6].nt.ct/m2/s_axis_b_tdata[0]
    SLICE_X67Y16         LUT4 (Prop_lut4_I0_O)        0.124     3.054 r  bd_0_i/hls_inst/inst/HLS_accel_fmul_32cud_U3/HLS_accel_ap_fmul_2_no_dsp_32_u/U0/i_synth/MULT.OP/MULT/QQ_VARIANT.MULT/MANT_MULT/logic_multiplier.m1/ctl[6].nt.ct/m2/lt4.lt/O
                         net (fo=25, routed)          0.836     3.890    bd_0_i/hls_inst/inst/HLS_accel_fmul_32cud_U3/HLS_accel_ap_fmul_2_no_dsp_32_u/U0/i_synth/MULT.OP/MULT/QQ_VARIANT.MULT/MANT_MULT/logic_multiplier.m1/ppg[6].nt.ppi/cntrl[1]
    SLICE_X67Y18         LUT4 (Prop_lut4_I3_O)        0.124     4.014 r  bd_0_i/hls_inst/inst/HLS_accel_fmul_32cud_U3/HLS_accel_ap_fmul_2_no_dsp_32_u/U0/i_synth/MULT.OP/MULT/QQ_VARIANT.MULT/MANT_MULT/logic_multiplier.m1/ppg[6].nt.ppi/ad[1].mx/O
                         net (fo=2, routed)           0.000     4.014    bd_0_i/hls_inst/inst/HLS_accel_fmul_32cud_U3/HLS_accel_ap_fmul_2_no_dsp_32_u/U0/i_synth/MULT.OP/MULT/QQ_VARIANT.MULT/MANT_MULT/logic_multiplier.m1/ppg[6].nt.ppi/sint_1
    SLICE_X67Y18         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     4.546 r  bd_0_i/hls_inst/inst/HLS_accel_fmul_32cud_U3/HLS_accel_ap_fmul_2_no_dsp_32_u/U0/i_synth/MULT.OP/MULT/QQ_VARIANT.MULT/MANT_MULT/logic_multiplier.m1/ppg[6].nt.ppi/ad[1].ni.mxi.mc_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     4.546    bd_0_i/hls_inst/inst/HLS_accel_fmul_32cud_U3/HLS_accel_ap_fmul_2_no_dsp_32_u/U0/i_synth/MULT.OP/MULT/QQ_VARIANT.MULT/MANT_MULT/logic_multiplier.m1/ppg[6].nt.ppi/cint_5
    SLICE_X67Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.660 r  bd_0_i/hls_inst/inst/HLS_accel_fmul_32cud_U3/HLS_accel_ap_fmul_2_no_dsp_32_u/U0/i_synth/MULT.OP/MULT/QQ_VARIANT.MULT/MANT_MULT/logic_multiplier.m1/ppg[6].nt.ppi/ad[5].ni.mxi.mc_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     4.660    bd_0_i/hls_inst/inst/HLS_accel_fmul_32cud_U3/HLS_accel_ap_fmul_2_no_dsp_32_u/U0/i_synth/MULT.OP/MULT/QQ_VARIANT.MULT/MANT_MULT/logic_multiplier.m1/ppg[6].nt.ppi/cint_9
    SLICE_X67Y20         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     4.973 r  bd_0_i/hls_inst/inst/HLS_accel_fmul_32cud_U3/HLS_accel_ap_fmul_2_no_dsp_32_u/U0/i_synth/MULT.OP/MULT/QQ_VARIANT.MULT/MANT_MULT/logic_multiplier.m1/ppg[6].nt.ppi/ad[9].ni.mxi.mc_CARRY4/O[3]
                         net (fo=2, routed)           1.070     6.043    bd_0_i/hls_inst/inst/HLS_accel_fmul_32cud_U3/HLS_accel_ap_fmul_2_no_dsp_32_u/U0/i_synth/MULT.OP/MULT/QQ_VARIANT.MULT/MANT_MULT/logic_multiplier.m1/ppg[6].nt.ppi/f/ad[12].ni.nx.mxcy__0
    SLICE_X55Y18         LUT2 (Prop_lut2_I0_O)        0.332     6.375 r  bd_0_i/hls_inst/inst/HLS_accel_fmul_32cud_U3/HLS_accel_ap_fmul_2_no_dsp_32_u/U0/i_synth/MULT.OP/MULT/QQ_VARIANT.MULT/MANT_MULT/logic_multiplier.m1/ppg[6].nt.ppi/f/as[9].ngtb.mlut_i_1/O
                         net (fo=1, routed)           0.642     7.017    bd_0_i/hls_inst/inst/HLS_accel_fmul_32cud_U3/HLS_accel_ap_fmul_2_no_dsp_32_u/U0/i_synth/MULT.OP/MULT/QQ_VARIANT.MULT/MANT_MULT/logic_multiplier.m1/l[4].tree.assg.ai/ad/pp3_out[9]
    SLICE_X54Y18         LUT3 (Prop_lut3_I0_O)        0.326     7.343 r  bd_0_i/hls_inst/inst/HLS_accel_fmul_32cud_U3/HLS_accel_ap_fmul_2_no_dsp_32_u/U0/i_synth/MULT.OP/MULT/QQ_VARIANT.MULT/MANT_MULT/logic_multiplier.m1/l[4].tree.assg.ai/ad/as[9].ngtb.mlut/O
                         net (fo=1, routed)           0.000     7.343    bd_0_i/hls_inst/inst/HLS_accel_fmul_32cud_U3/HLS_accel_ap_fmul_2_no_dsp_32_u/U0/i_synth/MULT.OP/MULT/QQ_VARIANT.MULT/MANT_MULT/logic_multiplier.m1/l[4].tree.assg.ai/ad/sInt_9
    SLICE_X54Y18         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     7.876 r  bd_0_i/hls_inst/inst/HLS_accel_fmul_32cud_U3/HLS_accel_ap_fmul_2_no_dsp_32_u/U0/i_synth/MULT.OP/MULT/QQ_VARIANT.MULT/MANT_MULT/logic_multiplier.m1/l[4].tree.assg.ai/ad/as[8].ym.mc_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     7.876    bd_0_i/hls_inst/inst/HLS_accel_fmul_32cud_U3/HLS_accel_ap_fmul_2_no_dsp_32_u/U0/i_synth/MULT.OP/MULT/QQ_VARIANT.MULT/MANT_MULT/logic_multiplier.m1/l[4].tree.assg.ai/ad/cInt_12
    SLICE_X54Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.993 r  bd_0_i/hls_inst/inst/HLS_accel_fmul_32cud_U3/HLS_accel_ap_fmul_2_no_dsp_32_u/U0/i_synth/MULT.OP/MULT/QQ_VARIANT.MULT/MANT_MULT/logic_multiplier.m1/l[4].tree.assg.ai/ad/as[12].ym.mc_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     7.993    bd_0_i/hls_inst/inst/HLS_accel_fmul_32cud_U3/HLS_accel_ap_fmul_2_no_dsp_32_u/U0/i_synth/MULT.OP/MULT/QQ_VARIANT.MULT/MANT_MULT/logic_multiplier.m1/l[4].tree.assg.ai/ad/cInt_16
    SLICE_X54Y20         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     8.316 r  bd_0_i/hls_inst/inst/HLS_accel_fmul_32cud_U3/HLS_accel_ap_fmul_2_no_dsp_32_u/U0/i_synth/MULT.OP/MULT/QQ_VARIANT.MULT/MANT_MULT/logic_multiplier.m1/l[4].tree.assg.ai/ad/as[16].ym.mc_CARRY4/O[1]
                         net (fo=1, routed)           0.521     8.837    bd_0_i/hls_inst/inst/HLS_accel_fmul_32cud_U3/HLS_accel_ap_fmul_2_no_dsp_32_u/U0/i_synth/MULT.OP/MULT/QQ_VARIANT.MULT/MANT_MULT/logic_multiplier.m1/l[7].tree.assg.ai/ad/YES_REG.l[29].reg.n.eOn.f[20]
    SLICE_X56Y21         LUT3 (Prop_lut3_I1_O)        0.306     9.143 r  bd_0_i/hls_inst/inst/HLS_accel_fmul_32cud_U3/HLS_accel_ap_fmul_2_no_dsp_32_u/U0/i_synth/MULT.OP/MULT/QQ_VARIANT.MULT/MANT_MULT/logic_multiplier.m1/l[7].tree.assg.ai/ad/as[20].ngtb.mlut/O
                         net (fo=1, routed)           0.000     9.143    bd_0_i/hls_inst/inst/HLS_accel_fmul_32cud_U3/HLS_accel_ap_fmul_2_no_dsp_32_u/U0/i_synth/MULT.OP/MULT/QQ_VARIANT.MULT/MANT_MULT/logic_multiplier.m1/l[7].tree.assg.ai/ad/sInt_20
    SLICE_X56Y21         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     9.675 r  bd_0_i/hls_inst/inst/HLS_accel_fmul_32cud_U3/HLS_accel_ap_fmul_2_no_dsp_32_u/U0/i_synth/MULT.OP/MULT/QQ_VARIANT.MULT/MANT_MULT/logic_multiplier.m1/l[7].tree.assg.ai/ad/as[20].ym.mc_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     9.675    bd_0_i/hls_inst/inst/HLS_accel_fmul_32cud_U3/HLS_accel_ap_fmul_2_no_dsp_32_u/U0/i_synth/MULT.OP/MULT/QQ_VARIANT.MULT/MANT_MULT/logic_multiplier.m1/l[7].tree.assg.ai/ad/cInt_24
    SLICE_X56Y22         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     9.914 r  bd_0_i/hls_inst/inst/HLS_accel_fmul_32cud_U3/HLS_accel_ap_fmul_2_no_dsp_32_u/U0/i_synth/MULT.OP/MULT/QQ_VARIANT.MULT/MANT_MULT/logic_multiplier.m1/l[7].tree.assg.ai/ad/as[24].ym.mc_CARRY4/O[2]
                         net (fo=1, routed)           0.000     9.914    bd_0_i/hls_inst/inst/HLS_accel_fmul_32cud_U3/HLS_accel_ap_fmul_2_no_dsp_32_u/U0/i_synth/MULT.OP/MULT/QQ_VARIANT.MULT/MANT_MULT/logic_multiplier.m1/l[7].tree.assg.ai/ad/f/qNoReg[26]
    SLICE_X56Y22         FDRE                                         r  bd_0_i/hls_inst/inst/HLS_accel_fmul_32cud_U3/HLS_accel_ap_fmul_2_no_dsp_32_u/U0/i_synth/MULT.OP/MULT/QQ_VARIANT.MULT/MANT_MULT/logic_multiplier.m1/l[7].tree.assg.ai/ad/f/YES_REG.l[26].reg.n.eOn.f/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=5933, unset)         0.924    10.924    bd_0_i/hls_inst/inst/HLS_accel_fmul_32cud_U3/HLS_accel_ap_fmul_2_no_dsp_32_u/U0/i_synth/MULT.OP/MULT/QQ_VARIANT.MULT/MANT_MULT/logic_multiplier.m1/l[7].tree.assg.ai/ad/f/aclk
    SLICE_X56Y22         FDRE                                         r  bd_0_i/hls_inst/inst/HLS_accel_fmul_32cud_U3/HLS_accel_ap_fmul_2_no_dsp_32_u/U0/i_synth/MULT.OP/MULT/QQ_VARIANT.MULT/MANT_MULT/logic_multiplier.m1/l[7].tree.assg.ai/ad/f/YES_REG.l[26].reg.n.eOn.f/C
                         clock pessimism              0.000    10.924    
                         clock uncertainty           -0.035    10.889    
    SLICE_X56Y22         FDRE (Setup_fdre_C_D)        0.062    10.951    bd_0_i/hls_inst/inst/HLS_accel_fmul_32cud_U3/HLS_accel_ap_fmul_2_no_dsp_32_u/U0/i_synth/MULT.OP/MULT/QQ_VARIANT.MULT/MANT_MULT/logic_multiplier.m1/l[7].tree.assg.ai/ad/f/YES_REG.l[26].reg.n.eOn.f
  -------------------------------------------------------------------
                         required time                         10.951    
                         arrival time                          -9.914    
  -------------------------------------------------------------------
                         slack                                  1.037    

Slack (MET) :             1.048ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/HLS_accel_mac_muldEe_U5/HLS_accel_mac_muldEe_DSP48_0_U/p/CLK
                            (rising edge-triggered cell DSP48E1 clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/a_U/HLS_accel_a_ram_U/ram_reg_1/ADDRARDADDR[12]
                            (rising edge-triggered cell RAMB36E1 clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        8.302ns  (logic 4.381ns (52.769%)  route 3.921ns (47.231%))
  Logic Levels:           3  (LUT6=3)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 10.924 - 10.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=5933, unset)         0.973     0.973    bd_0_i/hls_inst/inst/HLS_accel_mac_muldEe_U5/HLS_accel_mac_muldEe_DSP48_0_U/ap_clk
    DSP48_X3Y2           DSP48E1                                      r  bd_0_i/hls_inst/inst/HLS_accel_mac_muldEe_U5/HLS_accel_mac_muldEe_DSP48_0_U/p/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X3Y2           DSP48E1 (Prop_dsp48e1_CLK_P[8])
                                                      4.009     4.982 r  bd_0_i/hls_inst/inst/HLS_accel_mac_muldEe_U5/HLS_accel_mac_muldEe_DSP48_0_U/p/P[8]
                         net (fo=1, routed)           1.642     6.624    bd_0_i/hls_inst/inst/HLS_accel_mac_muldEe_U5/HLS_accel_mac_muldEe_DSP48_0_U/p_n_100
    SLICE_X74Y6          LUT6 (Prop_lut6_I5_O)        0.124     6.748 f  bd_0_i/hls_inst/inst/HLS_accel_mac_muldEe_U5/HLS_accel_mac_muldEe_DSP48_0_U/ram_reg_0_i_164/O
                         net (fo=1, routed)           0.566     7.315    bd_0_i/hls_inst/inst/HLS_accel_mac_muldEe_U5/HLS_accel_mac_muldEe_DSP48_0_U/ram_reg_0_i_164_n_3
    SLICE_X73Y6          LUT6 (Prop_lut6_I2_O)        0.124     7.439 f  bd_0_i/hls_inst/inst/HLS_accel_mac_muldEe_U5/HLS_accel_mac_muldEe_DSP48_0_U/ram_reg_0_i_39/O
                         net (fo=1, routed)           0.440     7.879    bd_0_i/hls_inst/inst/HLS_accel_mac_muldEe_U5/HLS_accel_mac_muldEe_DSP48_0_U/ram_reg_0_i_39_n_3
    SLICE_X68Y6          LUT6 (Prop_lut6_I1_O)        0.124     8.003 r  bd_0_i/hls_inst/inst/HLS_accel_mac_muldEe_U5/HLS_accel_mac_muldEe_DSP48_0_U/ram_reg_0_i_5/O
                         net (fo=2, routed)           1.273     9.275    bd_0_i/hls_inst/inst/a_U/HLS_accel_a_ram_U/addr0[8]
    RAMB36_X4Y1          RAMB36E1                                     r  bd_0_i/hls_inst/inst/a_U/HLS_accel_a_ram_U/ram_reg_1/ADDRARDADDR[12]
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=5933, unset)         0.924    10.924    bd_0_i/hls_inst/inst/a_U/HLS_accel_a_ram_U/ap_clk
    RAMB36_X4Y1          RAMB36E1                                     r  bd_0_i/hls_inst/inst/a_U/HLS_accel_a_ram_U/ram_reg_1/CLKARDCLK
                         clock pessimism              0.000    10.924    
                         clock uncertainty           -0.035    10.889    
    RAMB36_X4Y1          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[12])
                                                     -0.566    10.323    bd_0_i/hls_inst/inst/a_U/HLS_accel_a_ram_U/ram_reg_1
  -------------------------------------------------------------------
                         required time                         10.323    
                         arrival time                          -9.275    
  -------------------------------------------------------------------
                         slack                                  1.048    

Slack (MET) :             1.053ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/HLS_accel_fmul_32cud_U3/din1_buf1_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/HLS_accel_fmul_32cud_U3/HLS_accel_ap_fmul_2_no_dsp_32_u/U0/i_synth/MULT.OP/MULT/QQ_VARIANT.MULT/MANT_MULT/logic_multiplier.m1/l[7].tree.assg.ai/ad/f/YES_REG.l[24].reg.n.eOn.f/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        8.925ns  (logic 4.355ns (48.796%)  route 4.570ns (51.204%))
  Logic Levels:           13  (CARRY4=8 LUT2=1 LUT3=2 LUT4=2)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 10.924 - 10.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=5933, unset)         0.973     0.973    bd_0_i/hls_inst/inst/HLS_accel_fmul_32cud_U3/ap_clk
    SLICE_X91Y20         FDRE                                         r  bd_0_i/hls_inst/inst/HLS_accel_fmul_32cud_U3/din1_buf1_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X91Y20         FDRE (Prop_fdre_C_Q)         0.456     1.429 r  bd_0_i/hls_inst/inst/HLS_accel_fmul_32cud_U3/din1_buf1_reg[17]/Q
                         net (fo=8, routed)           1.501     2.930    bd_0_i/hls_inst/inst/HLS_accel_fmul_32cud_U3/HLS_accel_ap_fmul_2_no_dsp_32_u/U0/i_synth/MULT.OP/MULT/QQ_VARIANT.MULT/MANT_MULT/logic_multiplier.m1/ctl[6].nt.ct/m2/s_axis_b_tdata[0]
    SLICE_X67Y16         LUT4 (Prop_lut4_I0_O)        0.124     3.054 r  bd_0_i/hls_inst/inst/HLS_accel_fmul_32cud_U3/HLS_accel_ap_fmul_2_no_dsp_32_u/U0/i_synth/MULT.OP/MULT/QQ_VARIANT.MULT/MANT_MULT/logic_multiplier.m1/ctl[6].nt.ct/m2/lt4.lt/O
                         net (fo=25, routed)          0.836     3.890    bd_0_i/hls_inst/inst/HLS_accel_fmul_32cud_U3/HLS_accel_ap_fmul_2_no_dsp_32_u/U0/i_synth/MULT.OP/MULT/QQ_VARIANT.MULT/MANT_MULT/logic_multiplier.m1/ppg[6].nt.ppi/cntrl[1]
    SLICE_X67Y18         LUT4 (Prop_lut4_I3_O)        0.124     4.014 r  bd_0_i/hls_inst/inst/HLS_accel_fmul_32cud_U3/HLS_accel_ap_fmul_2_no_dsp_32_u/U0/i_synth/MULT.OP/MULT/QQ_VARIANT.MULT/MANT_MULT/logic_multiplier.m1/ppg[6].nt.ppi/ad[1].mx/O
                         net (fo=2, routed)           0.000     4.014    bd_0_i/hls_inst/inst/HLS_accel_fmul_32cud_U3/HLS_accel_ap_fmul_2_no_dsp_32_u/U0/i_synth/MULT.OP/MULT/QQ_VARIANT.MULT/MANT_MULT/logic_multiplier.m1/ppg[6].nt.ppi/sint_1
    SLICE_X67Y18         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     4.546 r  bd_0_i/hls_inst/inst/HLS_accel_fmul_32cud_U3/HLS_accel_ap_fmul_2_no_dsp_32_u/U0/i_synth/MULT.OP/MULT/QQ_VARIANT.MULT/MANT_MULT/logic_multiplier.m1/ppg[6].nt.ppi/ad[1].ni.mxi.mc_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     4.546    bd_0_i/hls_inst/inst/HLS_accel_fmul_32cud_U3/HLS_accel_ap_fmul_2_no_dsp_32_u/U0/i_synth/MULT.OP/MULT/QQ_VARIANT.MULT/MANT_MULT/logic_multiplier.m1/ppg[6].nt.ppi/cint_5
    SLICE_X67Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.660 r  bd_0_i/hls_inst/inst/HLS_accel_fmul_32cud_U3/HLS_accel_ap_fmul_2_no_dsp_32_u/U0/i_synth/MULT.OP/MULT/QQ_VARIANT.MULT/MANT_MULT/logic_multiplier.m1/ppg[6].nt.ppi/ad[5].ni.mxi.mc_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     4.660    bd_0_i/hls_inst/inst/HLS_accel_fmul_32cud_U3/HLS_accel_ap_fmul_2_no_dsp_32_u/U0/i_synth/MULT.OP/MULT/QQ_VARIANT.MULT/MANT_MULT/logic_multiplier.m1/ppg[6].nt.ppi/cint_9
    SLICE_X67Y20         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     4.973 r  bd_0_i/hls_inst/inst/HLS_accel_fmul_32cud_U3/HLS_accel_ap_fmul_2_no_dsp_32_u/U0/i_synth/MULT.OP/MULT/QQ_VARIANT.MULT/MANT_MULT/logic_multiplier.m1/ppg[6].nt.ppi/ad[9].ni.mxi.mc_CARRY4/O[3]
                         net (fo=2, routed)           1.070     6.043    bd_0_i/hls_inst/inst/HLS_accel_fmul_32cud_U3/HLS_accel_ap_fmul_2_no_dsp_32_u/U0/i_synth/MULT.OP/MULT/QQ_VARIANT.MULT/MANT_MULT/logic_multiplier.m1/ppg[6].nt.ppi/f/ad[12].ni.nx.mxcy__0
    SLICE_X55Y18         LUT2 (Prop_lut2_I0_O)        0.332     6.375 r  bd_0_i/hls_inst/inst/HLS_accel_fmul_32cud_U3/HLS_accel_ap_fmul_2_no_dsp_32_u/U0/i_synth/MULT.OP/MULT/QQ_VARIANT.MULT/MANT_MULT/logic_multiplier.m1/ppg[6].nt.ppi/f/as[9].ngtb.mlut_i_1/O
                         net (fo=1, routed)           0.642     7.017    bd_0_i/hls_inst/inst/HLS_accel_fmul_32cud_U3/HLS_accel_ap_fmul_2_no_dsp_32_u/U0/i_synth/MULT.OP/MULT/QQ_VARIANT.MULT/MANT_MULT/logic_multiplier.m1/l[4].tree.assg.ai/ad/pp3_out[9]
    SLICE_X54Y18         LUT3 (Prop_lut3_I0_O)        0.326     7.343 r  bd_0_i/hls_inst/inst/HLS_accel_fmul_32cud_U3/HLS_accel_ap_fmul_2_no_dsp_32_u/U0/i_synth/MULT.OP/MULT/QQ_VARIANT.MULT/MANT_MULT/logic_multiplier.m1/l[4].tree.assg.ai/ad/as[9].ngtb.mlut/O
                         net (fo=1, routed)           0.000     7.343    bd_0_i/hls_inst/inst/HLS_accel_fmul_32cud_U3/HLS_accel_ap_fmul_2_no_dsp_32_u/U0/i_synth/MULT.OP/MULT/QQ_VARIANT.MULT/MANT_MULT/logic_multiplier.m1/l[4].tree.assg.ai/ad/sInt_9
    SLICE_X54Y18         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     7.876 r  bd_0_i/hls_inst/inst/HLS_accel_fmul_32cud_U3/HLS_accel_ap_fmul_2_no_dsp_32_u/U0/i_synth/MULT.OP/MULT/QQ_VARIANT.MULT/MANT_MULT/logic_multiplier.m1/l[4].tree.assg.ai/ad/as[8].ym.mc_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     7.876    bd_0_i/hls_inst/inst/HLS_accel_fmul_32cud_U3/HLS_accel_ap_fmul_2_no_dsp_32_u/U0/i_synth/MULT.OP/MULT/QQ_VARIANT.MULT/MANT_MULT/logic_multiplier.m1/l[4].tree.assg.ai/ad/cInt_12
    SLICE_X54Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.993 r  bd_0_i/hls_inst/inst/HLS_accel_fmul_32cud_U3/HLS_accel_ap_fmul_2_no_dsp_32_u/U0/i_synth/MULT.OP/MULT/QQ_VARIANT.MULT/MANT_MULT/logic_multiplier.m1/l[4].tree.assg.ai/ad/as[12].ym.mc_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     7.993    bd_0_i/hls_inst/inst/HLS_accel_fmul_32cud_U3/HLS_accel_ap_fmul_2_no_dsp_32_u/U0/i_synth/MULT.OP/MULT/QQ_VARIANT.MULT/MANT_MULT/logic_multiplier.m1/l[4].tree.assg.ai/ad/cInt_16
    SLICE_X54Y20         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     8.316 r  bd_0_i/hls_inst/inst/HLS_accel_fmul_32cud_U3/HLS_accel_ap_fmul_2_no_dsp_32_u/U0/i_synth/MULT.OP/MULT/QQ_VARIANT.MULT/MANT_MULT/logic_multiplier.m1/l[4].tree.assg.ai/ad/as[16].ym.mc_CARRY4/O[1]
                         net (fo=1, routed)           0.521     8.837    bd_0_i/hls_inst/inst/HLS_accel_fmul_32cud_U3/HLS_accel_ap_fmul_2_no_dsp_32_u/U0/i_synth/MULT.OP/MULT/QQ_VARIANT.MULT/MANT_MULT/logic_multiplier.m1/l[7].tree.assg.ai/ad/YES_REG.l[29].reg.n.eOn.f[20]
    SLICE_X56Y21         LUT3 (Prop_lut3_I1_O)        0.306     9.143 r  bd_0_i/hls_inst/inst/HLS_accel_fmul_32cud_U3/HLS_accel_ap_fmul_2_no_dsp_32_u/U0/i_synth/MULT.OP/MULT/QQ_VARIANT.MULT/MANT_MULT/logic_multiplier.m1/l[7].tree.assg.ai/ad/as[20].ngtb.mlut/O
                         net (fo=1, routed)           0.000     9.143    bd_0_i/hls_inst/inst/HLS_accel_fmul_32cud_U3/HLS_accel_ap_fmul_2_no_dsp_32_u/U0/i_synth/MULT.OP/MULT/QQ_VARIANT.MULT/MANT_MULT/logic_multiplier.m1/l[7].tree.assg.ai/ad/sInt_20
    SLICE_X56Y21         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     9.675 r  bd_0_i/hls_inst/inst/HLS_accel_fmul_32cud_U3/HLS_accel_ap_fmul_2_no_dsp_32_u/U0/i_synth/MULT.OP/MULT/QQ_VARIANT.MULT/MANT_MULT/logic_multiplier.m1/l[7].tree.assg.ai/ad/as[20].ym.mc_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     9.675    bd_0_i/hls_inst/inst/HLS_accel_fmul_32cud_U3/HLS_accel_ap_fmul_2_no_dsp_32_u/U0/i_synth/MULT.OP/MULT/QQ_VARIANT.MULT/MANT_MULT/logic_multiplier.m1/l[7].tree.assg.ai/ad/cInt_24
    SLICE_X56Y22         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223     9.898 r  bd_0_i/hls_inst/inst/HLS_accel_fmul_32cud_U3/HLS_accel_ap_fmul_2_no_dsp_32_u/U0/i_synth/MULT.OP/MULT/QQ_VARIANT.MULT/MANT_MULT/logic_multiplier.m1/l[7].tree.assg.ai/ad/as[24].ym.mc_CARRY4/O[0]
                         net (fo=1, routed)           0.000     9.898    bd_0_i/hls_inst/inst/HLS_accel_fmul_32cud_U3/HLS_accel_ap_fmul_2_no_dsp_32_u/U0/i_synth/MULT.OP/MULT/QQ_VARIANT.MULT/MANT_MULT/logic_multiplier.m1/l[7].tree.assg.ai/ad/f/qNoReg[24]
    SLICE_X56Y22         FDRE                                         r  bd_0_i/hls_inst/inst/HLS_accel_fmul_32cud_U3/HLS_accel_ap_fmul_2_no_dsp_32_u/U0/i_synth/MULT.OP/MULT/QQ_VARIANT.MULT/MANT_MULT/logic_multiplier.m1/l[7].tree.assg.ai/ad/f/YES_REG.l[24].reg.n.eOn.f/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=5933, unset)         0.924    10.924    bd_0_i/hls_inst/inst/HLS_accel_fmul_32cud_U3/HLS_accel_ap_fmul_2_no_dsp_32_u/U0/i_synth/MULT.OP/MULT/QQ_VARIANT.MULT/MANT_MULT/logic_multiplier.m1/l[7].tree.assg.ai/ad/f/aclk
    SLICE_X56Y22         FDRE                                         r  bd_0_i/hls_inst/inst/HLS_accel_fmul_32cud_U3/HLS_accel_ap_fmul_2_no_dsp_32_u/U0/i_synth/MULT.OP/MULT/QQ_VARIANT.MULT/MANT_MULT/logic_multiplier.m1/l[7].tree.assg.ai/ad/f/YES_REG.l[24].reg.n.eOn.f/C
                         clock pessimism              0.000    10.924    
                         clock uncertainty           -0.035    10.889    
    SLICE_X56Y22         FDRE (Setup_fdre_C_D)        0.062    10.951    bd_0_i/hls_inst/inst/HLS_accel_fmul_32cud_U3/HLS_accel_ap_fmul_2_no_dsp_32_u/U0/i_synth/MULT.OP/MULT/QQ_VARIANT.MULT/MANT_MULT/logic_multiplier.m1/l[7].tree.assg.ai/ad/f/YES_REG.l[24].reg.n.eOn.f
  -------------------------------------------------------------------
                         required time                         10.951    
                         arrival time                          -9.898    
  -------------------------------------------------------------------
                         slack                                  1.053    





Running report: report_utilization -file ./report/HLS_accel_utilization_routed.rpt
Contents of report file './report/HLS_accel_utilization_routed.rpt' is as follows:
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.3 (win64) Build 2405991 Thu Dec  6 23:38:27 MST 2018
| Date         : Wed Apr 17 15:59:44 2024
| Host         : Zenbook_Tomtom running 64-bit major release  (build 9200)
| Command      : report_utilization -file ./report/HLS_accel_utilization_routed.rpt
| Design       : bd_0_wrapper
| Device       : 7z020clg484-1
| Design State : Fully Placed
------------------------------------------------------------------------------------

Utilization Design Information

Table of Contents
-----------------
1. Slice Logic
1.1 Summary of Registers by Type
2. Slice Logic Distribution
3. Memory
4. DSP
5. IO and GT Specific
6. Clocking
7. Specific Feature
8. Primitives
9. Black Boxes
10. Instantiated Netlists

1. Slice Logic
--------------

+----------------------------+------+-------+-----------+-------+
|          Site Type         | Used | Fixed | Available | Util% |
+----------------------------+------+-------+-----------+-------+
| Slice LUTs                 | 4613 |     0 |     53200 |  8.67 |
|   LUT as Logic             | 4158 |     0 |     53200 |  7.82 |
|   LUT as Memory            |  455 |     0 |     17400 |  2.61 |
|     LUT as Distributed RAM |    0 |     0 |           |       |
|     LUT as Shift Register  |  455 |     0 |           |       |
| Slice Registers            | 5014 |     0 |    106400 |  4.71 |
|   Register as Flip Flop    | 5014 |     0 |    106400 |  4.71 |
|   Register as Latch        |    0 |     0 |    106400 |  0.00 |
| F7 Muxes                   |    9 |     0 |     26600 |  0.03 |
| F8 Muxes                   |    2 |     0 |     13300 |  0.02 |
+----------------------------+------+-------+-----------+-------+


1.1 Summary of Registers by Type
--------------------------------

+-------+--------------+-------------+--------------+
| Total | Clock Enable | Synchronous | Asynchronous |
+-------+--------------+-------------+--------------+
| 0     |            _ |           - |            - |
| 0     |            _ |           - |          Set |
| 0     |            _ |           - |        Reset |
| 0     |            _ |         Set |            - |
| 0     |            _ |       Reset |            - |
| 0     |          Yes |           - |            - |
| 0     |          Yes |           - |          Set |
| 0     |          Yes |           - |        Reset |
| 1     |          Yes |         Set |            - |
| 5013  |          Yes |       Reset |            - |
+-------+--------------+-------------+--------------+


2. Slice Logic Distribution
---------------------------

+--------------------------------------------+------+-------+-----------+-------+
|                  Site Type                 | Used | Fixed | Available | Util% |
+--------------------------------------------+------+-------+-----------+-------+
| Slice                                      | 1843 |     0 |     13300 | 13.86 |
|   SLICEL                                   | 1355 |     0 |           |       |
|   SLICEM                                   |  488 |     0 |           |       |
| LUT as Logic                               | 4158 |     0 |     53200 |  7.82 |
|   using O5 output only                     |    0 |       |           |       |
|   using O6 output only                     | 3070 |       |           |       |
|   using O5 and O6                          | 1088 |       |           |       |
| LUT as Memory                              |  455 |     0 |     17400 |  2.61 |
|   LUT as Distributed RAM                   |    0 |     0 |           |       |
|   LUT as Shift Register                    |  455 |     0 |           |       |
|     using O5 output only                   |    0 |       |           |       |
|     using O6 output only                   |    3 |       |           |       |
|     using O5 and O6                        |  452 |       |           |       |
| Slice Registers                            | 5014 |     0 |    106400 |  4.71 |
|   Register driven from within the Slice    | 2007 |       |           |       |
|   Register driven from outside the Slice   | 3007 |       |           |       |
|     LUT in front of the register is unused | 1872 |       |           |       |
|     LUT in front of the register is used   | 1135 |       |           |       |
| Unique Control Sets                        |   98 |       |     13300 |  0.74 |
+--------------------------------------------+------+-------+-----------+-------+
* Note: Available Control Sets calculated as Slice Registers / 8, Review the Control Sets Report for more information regarding control sets.


3. Memory
---------

+-------------------+------+-------+-----------+-------+
|     Site Type     | Used | Fixed | Available | Util% |
+-------------------+------+-------+-----------+-------+
| Block RAM Tile    |    6 |     0 |       140 |  4.29 |
|   RAMB36/FIFO*    |    6 |     0 |       140 |  4.29 |
|     RAMB36E1 only |    6 |       |           |       |
|   RAMB18          |    0 |     0 |       280 |  0.00 |
+-------------------+------+-------+-----------+-------+
* Note: Each Block RAM Tile only has one FIFO logic available and therefore can accommodate only one FIFO36E1 or one FIFO18E1. However, if a FIFO18E1 occupies a Block RAM Tile, that tile can still accommodate a RAMB18E1


4. DSP
------

+----------------+------+-------+-----------+-------+
|    Site Type   | Used | Fixed | Available | Util% |
+----------------+------+-------+-----------+-------+
| DSPs           |    3 |     0 |       220 |  1.36 |
|   DSP48E1 only |    3 |       |           |       |
+----------------+------+-------+-----------+-------+


5. IO and GT Specific
---------------------

+-----------------------------+------+-------+-----------+-------+
|          Site Type          | Used | Fixed | Available | Util% |
+-----------------------------+------+-------+-----------+-------+
| Bonded IOB                  |    0 |     0 |       200 |  0.00 |
| Bonded IPADs                |    0 |     0 |         2 |  0.00 |
| Bonded IOPADs               |    0 |     0 |       130 |  0.00 |
| PHY_CONTROL                 |    0 |     0 |         4 |  0.00 |
| PHASER_REF                  |    0 |     0 |         4 |  0.00 |
| OUT_FIFO                    |    0 |     0 |        16 |  0.00 |
| IN_FIFO                     |    0 |     0 |        16 |  0.00 |
| IDELAYCTRL                  |    0 |     0 |         4 |  0.00 |
| IBUFDS                      |    0 |     0 |       192 |  0.00 |
| PHASER_OUT/PHASER_OUT_PHY   |    0 |     0 |        16 |  0.00 |
| PHASER_IN/PHASER_IN_PHY     |    0 |     0 |        16 |  0.00 |
| IDELAYE2/IDELAYE2_FINEDELAY |    0 |     0 |       200 |  0.00 |
| ILOGIC                      |    0 |     0 |       200 |  0.00 |
| OLOGIC                      |    0 |     0 |       200 |  0.00 |
+-----------------------------+------+-------+-----------+-------+


6. Clocking
-----------

+------------+------+-------+-----------+-------+
|  Site Type | Used | Fixed | Available | Util% |
+------------+------+-------+-----------+-------+
| BUFGCTRL   |    0 |     0 |        32 |  0.00 |
| BUFIO      |    0 |     0 |        16 |  0.00 |
| MMCME2_ADV |    0 |     0 |         4 |  0.00 |
| PLLE2_ADV  |    0 |     0 |         4 |  0.00 |
| BUFMRCE    |    0 |     0 |         8 |  0.00 |
| BUFHCE     |    0 |     0 |        72 |  0.00 |
| BUFR       |    0 |     0 |        16 |  0.00 |
+------------+------+-------+-----------+-------+


7. Specific Feature
-------------------

+-------------+------+-------+-----------+-------+
|  Site Type  | Used | Fixed | Available | Util% |
+-------------+------+-------+-----------+-------+
| BSCANE2     |    0 |     0 |         4 |  0.00 |
| CAPTUREE2   |    0 |     0 |         1 |  0.00 |
| DNA_PORT    |    0 |     0 |         1 |  0.00 |
| EFUSE_USR   |    0 |     0 |         1 |  0.00 |
| FRAME_ECCE2 |    0 |     0 |         1 |  0.00 |
| ICAPE2      |    0 |     0 |         2 |  0.00 |
| STARTUPE2   |    0 |     0 |         1 |  0.00 |
| XADC        |    0 |     0 |         1 |  0.00 |
+-------------+------+-------+-----------+-------+


8. Primitives
-------------

+----------+------+---------------------+
| Ref Name | Used | Functional Category |
+----------+------+---------------------+
| FDRE     | 5013 |        Flop & Latch |
| LUT6     | 1787 |                 LUT |
| LUT2     | 1354 |                 LUT |
| LUT3     |  920 |                 LUT |
| SRL16E   |  907 |  Distributed Memory |
| LUT4     |  703 |                 LUT |
| LUT5     |  458 |                 LUT |
| CARRY4   |  352 |          CarryLogic |
| LUT1     |   24 |                 LUT |
| MUXF7    |    9 |               MuxFx |
| RAMB36E1 |    6 |        Block Memory |
| DSP48E1  |    3 |    Block Arithmetic |
| MUXF8    |    2 |               MuxFx |
| FDSE     |    1 |        Flop & Latch |
+----------+------+---------------------+


9. Black Boxes
--------------

+----------+------+
| Ref Name | Used |
+----------+------+


10. Instantiated Netlists
-------------------------

+-----------------+------+
|     Ref Name    | Used |
+-----------------+------+
| bd_0_hls_inst_0 |    1 |
+-----------------+------+



Running report: report_timing_summary -file ./report/HLS_accel_timing_routed.rpt
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 2 CPUs
Contents of report file './report/HLS_accel_timing_routed.rpt' is as follows:
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.3 (win64) Build 2405991 Thu Dec  6 23:38:27 MST 2018
| Date         : Wed Apr 17 15:59:45 2024
| Host         : Zenbook_Tomtom running 64-bit major release  (build 9200)
| Command      : report_timing_summary -file ./report/HLS_accel_timing_routed.rpt
| Design       : bd_0_wrapper
| Device       : 7z020-clg484
| Speed File   : -1  PRODUCTION 1.11 2014-09-11
------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 52 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 46 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      0.828        0.000                      0                11361        0.038        0.000                      0                11361        4.020        0.000                       0                  5931  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock   Waveform(ns)       Period(ns)      Frequency(MHz)
-----   ------------       ----------      --------------
ap_clk  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
ap_clk              0.828        0.000                      0                11361        0.038        0.000                      0                11361        4.020        0.000                       0                  5931  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  ap_clk
  To Clock:  ap_clk

Setup :            0  Failing Endpoints,  Worst Slack        0.828ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.038ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.020ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.828ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/HLS_accel_fmul_32cud_U3/din1_buf1_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/HLS_accel_fmul_32cud_U3/HLS_accel_ap_fmul_2_no_dsp_32_u/U0/i_synth/MULT.OP/MULT/QQ_VARIANT.MULT/MANT_MULT/logic_multiplier.m1/l[7].tree.assg.ai/ad/f/YES_REG.l[29].reg.n.eOn.f/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        9.150ns  (logic 4.580ns (50.055%)  route 4.570ns (49.945%))
  Logic Levels:           14  (CARRY4=9 LUT2=1 LUT3=2 LUT4=2)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 10.924 - 10.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=5933, unset)         0.973     0.973    bd_0_i/hls_inst/inst/HLS_accel_fmul_32cud_U3/ap_clk
    SLICE_X91Y20         FDRE                                         r  bd_0_i/hls_inst/inst/HLS_accel_fmul_32cud_U3/din1_buf1_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X91Y20         FDRE (Prop_fdre_C_Q)         0.456     1.429 r  bd_0_i/hls_inst/inst/HLS_accel_fmul_32cud_U3/din1_buf1_reg[17]/Q
                         net (fo=8, routed)           1.501     2.930    bd_0_i/hls_inst/inst/HLS_accel_fmul_32cud_U3/HLS_accel_ap_fmul_2_no_dsp_32_u/U0/i_synth/MULT.OP/MULT/QQ_VARIANT.MULT/MANT_MULT/logic_multiplier.m1/ctl[6].nt.ct/m2/s_axis_b_tdata[0]
    SLICE_X67Y16         LUT4 (Prop_lut4_I0_O)        0.124     3.054 r  bd_0_i/hls_inst/inst/HLS_accel_fmul_32cud_U3/HLS_accel_ap_fmul_2_no_dsp_32_u/U0/i_synth/MULT.OP/MULT/QQ_VARIANT.MULT/MANT_MULT/logic_multiplier.m1/ctl[6].nt.ct/m2/lt4.lt/O
                         net (fo=25, routed)          0.836     3.890    bd_0_i/hls_inst/inst/HLS_accel_fmul_32cud_U3/HLS_accel_ap_fmul_2_no_dsp_32_u/U0/i_synth/MULT.OP/MULT/QQ_VARIANT.MULT/MANT_MULT/logic_multiplier.m1/ppg[6].nt.ppi/cntrl[1]
    SLICE_X67Y18         LUT4 (Prop_lut4_I3_O)        0.124     4.014 r  bd_0_i/hls_inst/inst/HLS_accel_fmul_32cud_U3/HLS_accel_ap_fmul_2_no_dsp_32_u/U0/i_synth/MULT.OP/MULT/QQ_VARIANT.MULT/MANT_MULT/logic_multiplier.m1/ppg[6].nt.ppi/ad[1].mx/O
                         net (fo=2, routed)           0.000     4.014    bd_0_i/hls_inst/inst/HLS_accel_fmul_32cud_U3/HLS_accel_ap_fmul_2_no_dsp_32_u/U0/i_synth/MULT.OP/MULT/QQ_VARIANT.MULT/MANT_MULT/logic_multiplier.m1/ppg[6].nt.ppi/sint_1
    SLICE_X67Y18         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     4.546 r  bd_0_i/hls_inst/inst/HLS_accel_fmul_32cud_U3/HLS_accel_ap_fmul_2_no_dsp_32_u/U0/i_synth/MULT.OP/MULT/QQ_VARIANT.MULT/MANT_MULT/logic_multiplier.m1/ppg[6].nt.ppi/ad[1].ni.mxi.mc_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     4.546    bd_0_i/hls_inst/inst/HLS_accel_fmul_32cud_U3/HLS_accel_ap_fmul_2_no_dsp_32_u/U0/i_synth/MULT.OP/MULT/QQ_VARIANT.MULT/MANT_MULT/logic_multiplier.m1/ppg[6].nt.ppi/cint_5
    SLICE_X67Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.660 r  bd_0_i/hls_inst/inst/HLS_accel_fmul_32cud_U3/HLS_accel_ap_fmul_2_no_dsp_32_u/U0/i_synth/MULT.OP/MULT/QQ_VARIANT.MULT/MANT_MULT/logic_multiplier.m1/ppg[6].nt.ppi/ad[5].ni.mxi.mc_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     4.660    bd_0_i/hls_inst/inst/HLS_accel_fmul_32cud_U3/HLS_accel_ap_fmul_2_no_dsp_32_u/U0/i_synth/MULT.OP/MULT/QQ_VARIANT.MULT/MANT_MULT/logic_multiplier.m1/ppg[6].nt.ppi/cint_9
    SLICE_X67Y20         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     4.973 r  bd_0_i/hls_inst/inst/HLS_accel_fmul_32cud_U3/HLS_accel_ap_fmul_2_no_dsp_32_u/U0/i_synth/MULT.OP/MULT/QQ_VARIANT.MULT/MANT_MULT/logic_multiplier.m1/ppg[6].nt.ppi/ad[9].ni.mxi.mc_CARRY4/O[3]
                         net (fo=2, routed)           1.070     6.043    bd_0_i/hls_inst/inst/HLS_accel_fmul_32cud_U3/HLS_accel_ap_fmul_2_no_dsp_32_u/U0/i_synth/MULT.OP/MULT/QQ_VARIANT.MULT/MANT_MULT/logic_multiplier.m1/ppg[6].nt.ppi/f/ad[12].ni.nx.mxcy__0
    SLICE_X55Y18         LUT2 (Prop_lut2_I0_O)        0.332     6.375 r  bd_0_i/hls_inst/inst/HLS_accel_fmul_32cud_U3/HLS_accel_ap_fmul_2_no_dsp_32_u/U0/i_synth/MULT.OP/MULT/QQ_VARIANT.MULT/MANT_MULT/logic_multiplier.m1/ppg[6].nt.ppi/f/as[9].ngtb.mlut_i_1/O
                         net (fo=1, routed)           0.642     7.017    bd_0_i/hls_inst/inst/HLS_accel_fmul_32cud_U3/HLS_accel_ap_fmul_2_no_dsp_32_u/U0/i_synth/MULT.OP/MULT/QQ_VARIANT.MULT/MANT_MULT/logic_multiplier.m1/l[4].tree.assg.ai/ad/pp3_out[9]
    SLICE_X54Y18         LUT3 (Prop_lut3_I0_O)        0.326     7.343 r  bd_0_i/hls_inst/inst/HLS_accel_fmul_32cud_U3/HLS_accel_ap_fmul_2_no_dsp_32_u/U0/i_synth/MULT.OP/MULT/QQ_VARIANT.MULT/MANT_MULT/logic_multiplier.m1/l[4].tree.assg.ai/ad/as[9].ngtb.mlut/O
                         net (fo=1, routed)           0.000     7.343    bd_0_i/hls_inst/inst/HLS_accel_fmul_32cud_U3/HLS_accel_ap_fmul_2_no_dsp_32_u/U0/i_synth/MULT.OP/MULT/QQ_VARIANT.MULT/MANT_MULT/logic_multiplier.m1/l[4].tree.assg.ai/ad/sInt_9
    SLICE_X54Y18         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     7.876 r  bd_0_i/hls_inst/inst/HLS_accel_fmul_32cud_U3/HLS_accel_ap_fmul_2_no_dsp_32_u/U0/i_synth/MULT.OP/MULT/QQ_VARIANT.MULT/MANT_MULT/logic_multiplier.m1/l[4].tree.assg.ai/ad/as[8].ym.mc_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     7.876    bd_0_i/hls_inst/inst/HLS_accel_fmul_32cud_U3/HLS_accel_ap_fmul_2_no_dsp_32_u/U0/i_synth/MULT.OP/MULT/QQ_VARIANT.MULT/MANT_MULT/logic_multiplier.m1/l[4].tree.assg.ai/ad/cInt_12
    SLICE_X54Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.993 r  bd_0_i/hls_inst/inst/HLS_accel_fmul_32cud_U3/HLS_accel_ap_fmul_2_no_dsp_32_u/U0/i_synth/MULT.OP/MULT/QQ_VARIANT.MULT/MANT_MULT/logic_multiplier.m1/l[4].tree.assg.ai/ad/as[12].ym.mc_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     7.993    bd_0_i/hls_inst/inst/HLS_accel_fmul_32cud_U3/HLS_accel_ap_fmul_2_no_dsp_32_u/U0/i_synth/MULT.OP/MULT/QQ_VARIANT.MULT/MANT_MULT/logic_multiplier.m1/l[4].tree.assg.ai/ad/cInt_16
    SLICE_X54Y20         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     8.316 r  bd_0_i/hls_inst/inst/HLS_accel_fmul_32cud_U3/HLS_accel_ap_fmul_2_no_dsp_32_u/U0/i_synth/MULT.OP/MULT/QQ_VARIANT.MULT/MANT_MULT/logic_multiplier.m1/l[4].tree.assg.ai/ad/as[16].ym.mc_CARRY4/O[1]
                         net (fo=1, routed)           0.521     8.837    bd_0_i/hls_inst/inst/HLS_accel_fmul_32cud_U3/HLS_accel_ap_fmul_2_no_dsp_32_u/U0/i_synth/MULT.OP/MULT/QQ_VARIANT.MULT/MANT_MULT/logic_multiplier.m1/l[7].tree.assg.ai/ad/YES_REG.l[29].reg.n.eOn.f[20]
    SLICE_X56Y21         LUT3 (Prop_lut3_I1_O)        0.306     9.143 r  bd_0_i/hls_inst/inst/HLS_accel_fmul_32cud_U3/HLS_accel_ap_fmul_2_no_dsp_32_u/U0/i_synth/MULT.OP/MULT/QQ_VARIANT.MULT/MANT_MULT/logic_multiplier.m1/l[7].tree.assg.ai/ad/as[20].ngtb.mlut/O
                         net (fo=1, routed)           0.000     9.143    bd_0_i/hls_inst/inst/HLS_accel_fmul_32cud_U3/HLS_accel_ap_fmul_2_no_dsp_32_u/U0/i_synth/MULT.OP/MULT/QQ_VARIANT.MULT/MANT_MULT/logic_multiplier.m1/l[7].tree.assg.ai/ad/sInt_20
    SLICE_X56Y21         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     9.675 r  bd_0_i/hls_inst/inst/HLS_accel_fmul_32cud_U3/HLS_accel_ap_fmul_2_no_dsp_32_u/U0/i_synth/MULT.OP/MULT/QQ_VARIANT.MULT/MANT_MULT/logic_multiplier.m1/l[7].tree.assg.ai/ad/as[20].ym.mc_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     9.675    bd_0_i/hls_inst/inst/HLS_accel_fmul_32cud_U3/HLS_accel_ap_fmul_2_no_dsp_32_u/U0/i_synth/MULT.OP/MULT/QQ_VARIANT.MULT/MANT_MULT/logic_multiplier.m1/l[7].tree.assg.ai/ad/cInt_24
    SLICE_X56Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.789 r  bd_0_i/hls_inst/inst/HLS_accel_fmul_32cud_U3/HLS_accel_ap_fmul_2_no_dsp_32_u/U0/i_synth/MULT.OP/MULT/QQ_VARIANT.MULT/MANT_MULT/logic_multiplier.m1/l[7].tree.assg.ai/ad/as[24].ym.mc_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     9.789    bd_0_i/hls_inst/inst/HLS_accel_fmul_32cud_U3/HLS_accel_ap_fmul_2_no_dsp_32_u/U0/i_synth/MULT.OP/MULT/QQ_VARIANT.MULT/MANT_MULT/logic_multiplier.m1/l[7].tree.assg.ai/ad/cInt_28
    SLICE_X56Y23         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    10.123 r  bd_0_i/hls_inst/inst/HLS_accel_fmul_32cud_U3/HLS_accel_ap_fmul_2_no_dsp_32_u/U0/i_synth/MULT.OP/MULT/QQ_VARIANT.MULT/MANT_MULT/logic_multiplier.m1/l[7].tree.assg.ai/ad/as[28].ym.mc_CARRY4/O[1]
                         net (fo=1, routed)           0.000    10.123    bd_0_i/hls_inst/inst/HLS_accel_fmul_32cud_U3/HLS_accel_ap_fmul_2_no_dsp_32_u/U0/i_synth/MULT.OP/MULT/QQ_VARIANT.MULT/MANT_MULT/logic_multiplier.m1/l[7].tree.assg.ai/ad/f/qNoReg[29]
    SLICE_X56Y23         FDRE                                         r  bd_0_i/hls_inst/inst/HLS_accel_fmul_32cud_U3/HLS_accel_ap_fmul_2_no_dsp_32_u/U0/i_synth/MULT.OP/MULT/QQ_VARIANT.MULT/MANT_MULT/logic_multiplier.m1/l[7].tree.assg.ai/ad/f/YES_REG.l[29].reg.n.eOn.f/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=5933, unset)         0.924    10.924    bd_0_i/hls_inst/inst/HLS_accel_fmul_32cud_U3/HLS_accel_ap_fmul_2_no_dsp_32_u/U0/i_synth/MULT.OP/MULT/QQ_VARIANT.MULT/MANT_MULT/logic_multiplier.m1/l[7].tree.assg.ai/ad/f/aclk
    SLICE_X56Y23         FDRE                                         r  bd_0_i/hls_inst/inst/HLS_accel_fmul_32cud_U3/HLS_accel_ap_fmul_2_no_dsp_32_u/U0/i_synth/MULT.OP/MULT/QQ_VARIANT.MULT/MANT_MULT/logic_multiplier.m1/l[7].tree.assg.ai/ad/f/YES_REG.l[29].reg.n.eOn.f/C
                         clock pessimism              0.000    10.924    
                         clock uncertainty           -0.035    10.889    
    SLICE_X56Y23         FDRE (Setup_fdre_C_D)        0.062    10.951    bd_0_i/hls_inst/inst/HLS_accel_fmul_32cud_U3/HLS_accel_ap_fmul_2_no_dsp_32_u/U0/i_synth/MULT.OP/MULT/QQ_VARIANT.MULT/MANT_MULT/logic_multiplier.m1/l[7].tree.assg.ai/ad/f/YES_REG.l[29].reg.n.eOn.f
  -------------------------------------------------------------------
                         required time                         10.951    
                         arrival time                         -10.123    
  -------------------------------------------------------------------
                         slack                                  0.828    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.038ns  (arrival time - required time)
  Source:                 bd_0_i/hls_inst/inst/temp_33_reg_3257_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/temp_33_reg_3257_pp2_iter7_reg_reg[15]_srl6/D
                            (rising edge-triggered cell SRL16E clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ap_clk rise@0.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        0.243ns  (logic 0.141ns (58.024%)  route 0.102ns (41.976%))
  Logic Levels:           0  
  Clock Path Skew:        0.022ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.432ns
    Source Clock Delay      (SCD):    0.410ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=5933, unset)         0.410     0.410    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X29Y25         FDRE                                         r  bd_0_i/hls_inst/inst/temp_33_reg_3257_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y25         FDRE (Prop_fdre_C_Q)         0.141     0.551 r  bd_0_i/hls_inst/inst/temp_33_reg_3257_reg[15]/Q
                         net (fo=1, routed)           0.102     0.653    bd_0_i/hls_inst/inst/temp_33_reg_3257[15]
    SLICE_X30Y25         SRL16E                                       r  bd_0_i/hls_inst/inst/temp_33_reg_3257_pp2_iter7_reg_reg[15]_srl6/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=5933, unset)         0.432     0.432    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X30Y25         SRL16E                                       r  bd_0_i/hls_inst/inst/temp_33_reg_3257_pp2_iter7_reg_reg[15]_srl6/CLK
                         clock pessimism              0.000     0.432    
    SLICE_X30Y25         SRL16E (Hold_srl16e_CLK_D)
                                                      0.183     0.615    bd_0_i/hls_inst/inst/temp_33_reg_3257_pp2_iter7_reg_reg[15]_srl6
  -------------------------------------------------------------------
                         required time                         -0.615    
                         arrival time                           0.653    
  -------------------------------------------------------------------
                         slack                                  0.038    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         ap_clk
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { ap_clk }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location      Pin
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         10.000      7.056      RAMB36_X4Y2   bd_0_i/hls_inst/inst/a_U/HLS_accel_a_ram_U/ram_reg_0/CLKARDCLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X26Y21  bd_0_i/hls_inst/inst/temp_31_reg_3247_pp2_iter6_reg_reg[0]_srl5/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X26Y21  bd_0_i/hls_inst/inst/temp_31_reg_3247_pp2_iter6_reg_reg[0]_srl5/CLK




HLS: impl run complete: worst setup slack (WNS)=0.828050, worst hold slack (WHS)=0.038418, total pulse width slack(TPWS)=0.000000, number of unrouted nets=0
HLS EXTRACTION: calculating BRAM count: (0 bram18) + 2 * (6 bram36)
HLS EXTRACTION: impl area_totals:  13300 53200 106400 220 280 0 0
HLS EXTRACTION: impl area_current: 1843 4613 5014 3 12 0 455 0 0 0
HLS EXTRACTION: generated C:/Users/thoms/Universite/INF3610-TPs/TP2/hls_architecture2/implementation_sol_2_2/hls_wrapped_mmult_prj/solution2_2/impl/report/verilog/HLS_accel_export.xml


Implementation tool: Xilinx Vivado v.2018.3
Project:             hls_wrapped_mmult_prj
Solution:            solution2_2
Device target:       xc7z020clg484-1
Report date:         Wed Apr 17 15:59:45 -0400 2024

#=== Post-Implementation Resource usage ===
SLICE:         1843
LUT:           4613
FF:            5014
DSP:              3
BRAM:            12
SRL:            455
#=== Final timing ===
CP required:    10.000
CP achieved post-synthesis:    8.155
CP achieved post-implementation:    9.172
Timing met

HLS EXTRACTION: generated C:/Users/thoms/Universite/INF3610-TPs/TP2/hls_architecture2/implementation_sol_2_2/hls_wrapped_mmult_prj/solution2_2/impl/report/verilog/HLS_accel_export.rpt
INFO: [Common 17-206] Exiting Vivado at Wed Apr 17 15:59:45 2024...
[2Kvivado_hls> [12C[2Kvivado_hls> l[13C[2Kvivado_hls> ls[14C
hls_wrapped_mmult_prj
mmult.h
mmult_accel.cpp
mmult_test.cpp
readme.txt
run_hls_script.tcl
vivado_hls.log
[2Kvivado_hls> [12C[2Kvivado_hls> c[13C[2Kvivado_hls> cd[14C[2Kvivado_hls> cd [15C[2Kvivado_hls> cd .[16C[2Kvivado_hls> cd ..[17C
[2Kvivado_hls> [12C[2Kvivado_hls> l[13C[2Kvivado_hls> ls[14C
architecture_exploration
implementation_sol_2_2
[2Kvivado_hls> [12C