circuit XS_miniTPU_M :
  module booth2Encoder :
    input clock : Clock
    input reset : Reset
    output input : { flip multiplier : SInt<4>}
    output output : { X2 : UInt<2>, inv : UInt<2>, set0 : UInt<2>}

    wire multiplier2 : UInt<5> @[booth2_encoder.scala 22:27]
    wire bits : UInt<3>[2] @[booth2_encoder.scala 23:27]
    wire X2Bools : UInt<1>[2] @[booth2_encoder.scala 25:30]
    X2Bools[0] <= UInt<1>("h0") @[booth2_encoder.scala 25:30]
    X2Bools[1] <= UInt<1>("h0") @[booth2_encoder.scala 25:30]
    wire invBools : UInt<1>[2] @[booth2_encoder.scala 26:30]
    invBools[0] <= UInt<1>("h0") @[booth2_encoder.scala 26:30]
    invBools[1] <= UInt<1>("h0") @[booth2_encoder.scala 26:30]
    wire set0Bools : UInt<1>[2] @[booth2_encoder.scala 27:30]
    set0Bools[0] <= UInt<1>("h0") @[booth2_encoder.scala 27:30]
    set0Bools[1] <= UInt<1>("h0") @[booth2_encoder.scala 27:30]
    node multiplier2_hi = asUInt(input.multiplier) @[Cat.scala 33:92]
    node _multiplier2_T = cat(multiplier2_hi, UInt<1>("h0")) @[Cat.scala 33:92]
    multiplier2 <= _multiplier2_T @[booth2_encoder.scala 29:17]
    node _bits_0_T = bits(multiplier2, 2, 0) @[booth2_encoder.scala 32:31]
    bits[0] <= _bits_0_T @[booth2_encoder.scala 32:17]
    node _bits_1_T = bits(multiplier2, 4, 2) @[booth2_encoder.scala 32:31]
    bits[1] <= _bits_1_T @[booth2_encoder.scala 32:17]
    node _X2Bools_0_T = bits(bits[0], 0, 0) @[booth2_encoder.scala 36:35]
    node _X2Bools_0_T_1 = bits(bits[0], 1, 1) @[booth2_encoder.scala 36:46]
    node _X2Bools_0_T_2 = xor(_X2Bools_0_T, _X2Bools_0_T_1) @[booth2_encoder.scala 36:38]
    node _X2Bools_0_T_3 = not(_X2Bools_0_T_2) @[booth2_encoder.scala 36:26]
    node _X2Bools_0_T_4 = bits(_X2Bools_0_T_3, 0, 0) @[booth2_encoder.scala 36:52]
    X2Bools[0] <= _X2Bools_0_T_4 @[booth2_encoder.scala 36:22]
    node _invBools_0_T = bits(bits[0], 2, 2) @[booth2_encoder.scala 37:32]
    node _invBools_0_T_1 = bits(_invBools_0_T, 0, 0) @[booth2_encoder.scala 37:36]
    invBools[0] <= _invBools_0_T_1 @[booth2_encoder.scala 37:22]
    node _set0Bools_0_T = andr(bits[0]) @[booth2_encoder.scala 38:33]
    node _set0Bools_0_T_1 = not(bits[0]) @[booth2_encoder.scala 38:48]
    node _set0Bools_0_T_2 = andr(_set0Bools_0_T_1) @[booth2_encoder.scala 38:58]
    node _set0Bools_0_T_3 = bits(_set0Bools_0_T_2, 0, 0) @[booth2_encoder.scala 38:63]
    node _set0Bools_0_T_4 = or(_set0Bools_0_T, _set0Bools_0_T_3) @[booth2_encoder.scala 38:45]
    set0Bools[0] <= _set0Bools_0_T_4 @[booth2_encoder.scala 38:22]
    node _X2Bools_1_T = bits(bits[1], 0, 0) @[booth2_encoder.scala 36:35]
    node _X2Bools_1_T_1 = bits(bits[1], 1, 1) @[booth2_encoder.scala 36:46]
    node _X2Bools_1_T_2 = xor(_X2Bools_1_T, _X2Bools_1_T_1) @[booth2_encoder.scala 36:38]
    node _X2Bools_1_T_3 = not(_X2Bools_1_T_2) @[booth2_encoder.scala 36:26]
    node _X2Bools_1_T_4 = bits(_X2Bools_1_T_3, 0, 0) @[booth2_encoder.scala 36:52]
    X2Bools[1] <= _X2Bools_1_T_4 @[booth2_encoder.scala 36:22]
    node _invBools_1_T = bits(bits[1], 2, 2) @[booth2_encoder.scala 37:32]
    node _invBools_1_T_1 = bits(_invBools_1_T, 0, 0) @[booth2_encoder.scala 37:36]
    invBools[1] <= _invBools_1_T_1 @[booth2_encoder.scala 37:22]
    node _set0Bools_1_T = andr(bits[1]) @[booth2_encoder.scala 38:33]
    node _set0Bools_1_T_1 = not(bits[1]) @[booth2_encoder.scala 38:48]
    node _set0Bools_1_T_2 = andr(_set0Bools_1_T_1) @[booth2_encoder.scala 38:58]
    node _set0Bools_1_T_3 = bits(_set0Bools_1_T_2, 0, 0) @[booth2_encoder.scala 38:63]
    node _set0Bools_1_T_4 = or(_set0Bools_1_T, _set0Bools_1_T_3) @[booth2_encoder.scala 38:45]
    set0Bools[1] <= _set0Bools_1_T_4 @[booth2_encoder.scala 38:22]
    node _output_X2_T = cat(X2Bools[1], X2Bools[0]) @[booth2_encoder.scala 42:28]
    output.X2 <= _output_X2_T @[booth2_encoder.scala 42:17]
    node _output_inv_T = cat(invBools[1], invBools[0]) @[booth2_encoder.scala 43:29]
    output.inv <= _output_inv_T @[booth2_encoder.scala 43:17]
    node _output_set0_T = cat(set0Bools[1], set0Bools[0]) @[booth2_encoder.scala 44:30]
    output.set0 <= _output_set0_T @[booth2_encoder.scala 44:17]

  module ppGenerator :
    input clock : Clock
    input reset : Reset
    output inputData : { flip multiplicand : SInt<4>}
    output inputCtrl : { flip X2 : UInt<2>, flip inv : UInt<2>, flip Set0 : UInt<2>}
    output outputData : { pp_out : SInt<8>[2], sig_out : SInt<8>}

    wire E : UInt<1>[2] @[pp_generator.scala 28:26]
    wire E_inv : UInt<1>[2] @[pp_generator.scala 29:26]
    wire pp_X2 : SInt<5>[2] @[pp_generator.scala 31:26]
    wire pp_set : SInt<5>[2] @[pp_generator.scala 32:26]
    wire pp_inv : SInt<5>[2] @[pp_generator.scala 33:26]
    wire pp_temp : SInt<8>[2] @[pp_generator.scala 34:26]
    wire _pp_WIRE : SInt<8>[2] @[pp_generator.scala 36:37]
    _pp_WIRE[0] <= asSInt(UInt<8>("h0")) @[pp_generator.scala 36:37]
    _pp_WIRE[1] <= asSInt(UInt<8>("h0")) @[pp_generator.scala 36:37]
    reg pp : SInt<8>[2], clock with :
      reset => (reset, _pp_WIRE) @[pp_generator.scala 36:29]
    reg sign_com : SInt<8>, clock with :
      reset => (reset, asSInt(UInt<8>("h0"))) @[pp_generator.scala 37:29]
    node _pp_X2_0_T = bits(inputCtrl.X2, 0, 0) @[pp_generator.scala 40:38]
    node _pp_X2_0_T_1 = bits(_pp_X2_0_T, 0, 0) @[pp_generator.scala 40:42]
    node pp_X2_0_lo = asUInt(asSInt(UInt<1>("h0"))) @[Cat.scala 33:92]
    node pp_X2_0_hi = asUInt(inputData.multiplicand) @[Cat.scala 33:92]
    node _pp_X2_0_T_2 = cat(pp_X2_0_hi, pp_X2_0_lo) @[Cat.scala 33:92]
    node _pp_X2_0_T_3 = bits(inputData.multiplicand, 3, 3) @[pp_generator.scala 41:51]
    node pp_X2_0_lo_1 = asUInt(inputData.multiplicand) @[Cat.scala 33:92]
    node _pp_X2_0_T_4 = cat(_pp_X2_0_T_3, pp_X2_0_lo_1) @[Cat.scala 33:92]
    node _pp_X2_0_T_5 = mux(_pp_X2_0_T_1, _pp_X2_0_T_2, _pp_X2_0_T_4) @[pp_generator.scala 40:25]
    node _pp_X2_0_T_6 = asSInt(_pp_X2_0_T_5) @[pp_generator.scala 41:90]
    pp_X2[0] <= _pp_X2_0_T_6 @[pp_generator.scala 40:19]
    node _pp_set_0_T = bits(inputCtrl.Set0, 0, 0) @[pp_generator.scala 42:40]
    node _pp_set_0_T_1 = bits(_pp_set_0_T, 0, 0) @[pp_generator.scala 42:44]
    node _pp_set_0_T_2 = mux(_pp_set_0_T_1, asSInt(UInt<5>("h0")), pp_X2[0]) @[pp_generator.scala 42:25]
    pp_set[0] <= _pp_set_0_T_2 @[pp_generator.scala 42:19]
    node _pp_inv_0_T = bits(inputCtrl.inv, 0, 0) @[pp_generator.scala 43:39]
    node _pp_inv_0_T_1 = bits(_pp_inv_0_T, 0, 0) @[pp_generator.scala 43:43]
    node _pp_inv_0_T_2 = not(pp_set[0]) @[pp_generator.scala 43:51]
    node _pp_inv_0_T_3 = asSInt(_pp_inv_0_T_2) @[pp_generator.scala 43:51]
    node _pp_inv_0_T_4 = mux(_pp_inv_0_T_1, _pp_inv_0_T_3, pp_set[0]) @[pp_generator.scala 43:25]
    pp_inv[0] <= _pp_inv_0_T_4 @[pp_generator.scala 43:19]
    node _E_inv_0_T = bits(inputCtrl.Set0, 0, 0) @[pp_generator.scala 44:40]
    node _E_inv_0_T_1 = bits(_E_inv_0_T, 0, 0) @[pp_generator.scala 44:44]
    node _E_inv_0_T_2 = bits(inputCtrl.inv, 0, 0) @[pp_generator.scala 44:65]
    node _E_inv_0_T_3 = bits(_E_inv_0_T_2, 0, 0) @[pp_generator.scala 44:69]
    node _E_inv_0_T_4 = bits(inputCtrl.inv, 0, 0) @[pp_generator.scala 44:91]
    node _E_inv_0_T_5 = bits(inputData.multiplicand, 3, 3) @[pp_generator.scala 44:117]
    node _E_inv_0_T_6 = xor(_E_inv_0_T_4, _E_inv_0_T_5) @[pp_generator.scala 44:94]
    node _E_inv_0_T_7 = bits(_E_inv_0_T_6, 0, 0) @[pp_generator.scala 44:131]
    node _E_inv_0_T_8 = mux(_E_inv_0_T_1, _E_inv_0_T_3, _E_inv_0_T_7) @[pp_generator.scala 44:25]
    E_inv[0] <= _E_inv_0_T_8 @[pp_generator.scala 44:19]
    node _E_0_T = not(E_inv[0]) @[pp_generator.scala 45:22]
    E[0] <= _E_0_T @[pp_generator.scala 45:19]
    node pp_temp_0_lo_lo = asUInt(pp_inv[0]) @[Cat.scala 33:92]
    node pp_temp_0_lo = cat(E_inv[0], pp_temp_0_lo_lo) @[Cat.scala 33:92]
    node pp_temp_0_hi = cat(E[0], E_inv[0]) @[Cat.scala 33:92]
    node _pp_temp_0_T = cat(pp_temp_0_hi, pp_temp_0_lo) @[Cat.scala 33:92]
    node _pp_temp_0_T_1 = asSInt(_pp_temp_0_T) @[pp_generator.scala 49:86]
    pp_temp[0] <= _pp_temp_0_T_1 @[pp_generator.scala 49:28]
    node _pp_X2_1_T = bits(inputCtrl.X2, 1, 1) @[pp_generator.scala 40:38]
    node _pp_X2_1_T_1 = bits(_pp_X2_1_T, 0, 0) @[pp_generator.scala 40:42]
    node pp_X2_1_lo = asUInt(asSInt(UInt<1>("h0"))) @[Cat.scala 33:92]
    node pp_X2_1_hi = asUInt(inputData.multiplicand) @[Cat.scala 33:92]
    node _pp_X2_1_T_2 = cat(pp_X2_1_hi, pp_X2_1_lo) @[Cat.scala 33:92]
    node _pp_X2_1_T_3 = bits(inputData.multiplicand, 3, 3) @[pp_generator.scala 41:51]
    node pp_X2_1_lo_1 = asUInt(inputData.multiplicand) @[Cat.scala 33:92]
    node _pp_X2_1_T_4 = cat(_pp_X2_1_T_3, pp_X2_1_lo_1) @[Cat.scala 33:92]
    node _pp_X2_1_T_5 = mux(_pp_X2_1_T_1, _pp_X2_1_T_2, _pp_X2_1_T_4) @[pp_generator.scala 40:25]
    node _pp_X2_1_T_6 = asSInt(_pp_X2_1_T_5) @[pp_generator.scala 41:90]
    pp_X2[1] <= _pp_X2_1_T_6 @[pp_generator.scala 40:19]
    node _pp_set_1_T = bits(inputCtrl.Set0, 1, 1) @[pp_generator.scala 42:40]
    node _pp_set_1_T_1 = bits(_pp_set_1_T, 0, 0) @[pp_generator.scala 42:44]
    node _pp_set_1_T_2 = mux(_pp_set_1_T_1, asSInt(UInt<5>("h0")), pp_X2[1]) @[pp_generator.scala 42:25]
    pp_set[1] <= _pp_set_1_T_2 @[pp_generator.scala 42:19]
    node _pp_inv_1_T = bits(inputCtrl.inv, 1, 1) @[pp_generator.scala 43:39]
    node _pp_inv_1_T_1 = bits(_pp_inv_1_T, 0, 0) @[pp_generator.scala 43:43]
    node _pp_inv_1_T_2 = not(pp_set[1]) @[pp_generator.scala 43:51]
    node _pp_inv_1_T_3 = asSInt(_pp_inv_1_T_2) @[pp_generator.scala 43:51]
    node _pp_inv_1_T_4 = mux(_pp_inv_1_T_1, _pp_inv_1_T_3, pp_set[1]) @[pp_generator.scala 43:25]
    pp_inv[1] <= _pp_inv_1_T_4 @[pp_generator.scala 43:19]
    node _E_inv_1_T = bits(inputCtrl.Set0, 1, 1) @[pp_generator.scala 44:40]
    node _E_inv_1_T_1 = bits(_E_inv_1_T, 0, 0) @[pp_generator.scala 44:44]
    node _E_inv_1_T_2 = bits(inputCtrl.inv, 1, 1) @[pp_generator.scala 44:65]
    node _E_inv_1_T_3 = bits(_E_inv_1_T_2, 0, 0) @[pp_generator.scala 44:69]
    node _E_inv_1_T_4 = bits(inputCtrl.inv, 1, 1) @[pp_generator.scala 44:91]
    node _E_inv_1_T_5 = bits(inputData.multiplicand, 3, 3) @[pp_generator.scala 44:117]
    node _E_inv_1_T_6 = xor(_E_inv_1_T_4, _E_inv_1_T_5) @[pp_generator.scala 44:94]
    node _E_inv_1_T_7 = bits(_E_inv_1_T_6, 0, 0) @[pp_generator.scala 44:131]
    node _E_inv_1_T_8 = mux(_E_inv_1_T_1, _E_inv_1_T_3, _E_inv_1_T_7) @[pp_generator.scala 44:25]
    E_inv[1] <= _E_inv_1_T_8 @[pp_generator.scala 44:19]
    node _E_1_T = not(E_inv[1]) @[pp_generator.scala 45:22]
    E[1] <= _E_1_T @[pp_generator.scala 45:19]
    node pp_temp_1_lo_lo = asUInt(pp_inv[1]) @[Cat.scala 33:92]
    node pp_temp_1_lo = cat(E[1], pp_temp_1_lo_lo) @[Cat.scala 33:92]
    node pp_temp_1_hi = cat(UInt<1>("h0"), UInt<1>("h1")) @[Cat.scala 33:92]
    node _pp_temp_1_T = cat(pp_temp_1_hi, pp_temp_1_lo) @[Cat.scala 33:92]
    node _pp_temp_1_T_1 = asSInt(_pp_temp_1_T) @[pp_generator.scala 55:94]
    pp_temp[1] <= _pp_temp_1_T_1 @[pp_generator.scala 55:24]
    pp[0] <= pp_temp[0] @[pp_generator.scala 61:19]
    node _pp_1_T = bits(pp_temp[1], 5, 0) @[pp_generator.scala 63:36]
    node _pp_1_T_1 = bits(inputCtrl.inv, 0, 0) @[pp_generator.scala 63:78]
    node pp_1_hi = cat(_pp_1_T, UInt<1>("h0")) @[Cat.scala 33:92]
    node _pp_1_T_2 = cat(pp_1_hi, _pp_1_T_1) @[Cat.scala 33:92]
    node _pp_1_T_3 = asSInt(_pp_1_T_2) @[pp_generator.scala 63:85]
    pp[1] <= _pp_1_T_3 @[pp_generator.scala 63:19]
    node _sign_com_T = bits(inputCtrl.inv, 1, 1) @[pp_generator.scala 68:54]
    node sign_com_hi = cat(UInt<1>("h0"), _sign_com_T) @[Cat.scala 33:92]
    node _sign_com_T_1 = cat(sign_com_hi, UInt<2>("h0")) @[Cat.scala 33:92]
    node _sign_com_T_2 = asSInt(_sign_com_T_1) @[pp_generator.scala 68:97]
    sign_com <= _sign_com_T_2 @[pp_generator.scala 68:14]
    outputData.pp_out <= pp @[pp_generator.scala 70:25]
    outputData.sig_out <= sign_com @[pp_generator.scala 71:25]

  module RCA :
    input clock : Clock
    input reset : Reset
    output input : { flip a_in : SInt<8>, flip b_in : SInt<8>, flip c_in : SInt<1>}
    output output : { S : SInt<8>, C : SInt<8>}

    wire g_comb : UInt<1>[8] @[rca.scala 22:22]
    wire p_comb : UInt<1>[8] @[rca.scala 23:22]
    wire s_comb : UInt<1>[8] @[rca.scala 24:22]
    wire c_comb : UInt<1>[9] @[rca.scala 25:22]
    node _c_comb_0_T = bits(input.c_in, 0, 0) @[rca.scala 27:29]
    c_comb[0] <= _c_comb_0_T @[rca.scala 27:15]
    node _g_comb_0_T = bits(input.a_in, 0, 0) @[rca.scala 30:35]
    node _g_comb_0_T_1 = bits(input.b_in, 0, 0) @[rca.scala 30:51]
    node _g_comb_0_T_2 = and(_g_comb_0_T, _g_comb_0_T_1) @[rca.scala 30:39]
    node _g_comb_0_T_3 = bits(_g_comb_0_T_2, 0, 0) @[rca.scala 30:56]
    g_comb[0] <= _g_comb_0_T_3 @[rca.scala 30:21]
    node _p_comb_0_T = bits(input.a_in, 0, 0) @[rca.scala 31:35]
    node _p_comb_0_T_1 = bits(input.b_in, 0, 0) @[rca.scala 31:51]
    node _p_comb_0_T_2 = xor(_p_comb_0_T, _p_comb_0_T_1) @[rca.scala 31:39]
    node _p_comb_0_T_3 = bits(_p_comb_0_T_2, 0, 0) @[rca.scala 31:56]
    p_comb[0] <= _p_comb_0_T_3 @[rca.scala 31:21]
    node _s_comb_0_T = xor(p_comb[0], c_comb[0]) @[rca.scala 32:34]
    s_comb[0] <= _s_comb_0_T @[rca.scala 32:21]
    node _c_comb_1_T = and(c_comb[0], p_comb[0]) @[rca.scala 33:34]
    node _c_comb_1_T_1 = or(_c_comb_1_T, g_comb[0]) @[rca.scala 33:46]
    c_comb[1] <= _c_comb_1_T_1 @[rca.scala 33:21]
    node _g_comb_1_T = bits(input.a_in, 1, 1) @[rca.scala 30:35]
    node _g_comb_1_T_1 = bits(input.b_in, 1, 1) @[rca.scala 30:51]
    node _g_comb_1_T_2 = and(_g_comb_1_T, _g_comb_1_T_1) @[rca.scala 30:39]
    node _g_comb_1_T_3 = bits(_g_comb_1_T_2, 0, 0) @[rca.scala 30:56]
    g_comb[1] <= _g_comb_1_T_3 @[rca.scala 30:21]
    node _p_comb_1_T = bits(input.a_in, 1, 1) @[rca.scala 31:35]
    node _p_comb_1_T_1 = bits(input.b_in, 1, 1) @[rca.scala 31:51]
    node _p_comb_1_T_2 = xor(_p_comb_1_T, _p_comb_1_T_1) @[rca.scala 31:39]
    node _p_comb_1_T_3 = bits(_p_comb_1_T_2, 0, 0) @[rca.scala 31:56]
    p_comb[1] <= _p_comb_1_T_3 @[rca.scala 31:21]
    node _s_comb_1_T = xor(p_comb[1], c_comb[1]) @[rca.scala 32:34]
    s_comb[1] <= _s_comb_1_T @[rca.scala 32:21]
    node _c_comb_2_T = and(c_comb[1], p_comb[1]) @[rca.scala 33:34]
    node _c_comb_2_T_1 = or(_c_comb_2_T, g_comb[1]) @[rca.scala 33:46]
    c_comb[2] <= _c_comb_2_T_1 @[rca.scala 33:21]
    node _g_comb_2_T = bits(input.a_in, 2, 2) @[rca.scala 30:35]
    node _g_comb_2_T_1 = bits(input.b_in, 2, 2) @[rca.scala 30:51]
    node _g_comb_2_T_2 = and(_g_comb_2_T, _g_comb_2_T_1) @[rca.scala 30:39]
    node _g_comb_2_T_3 = bits(_g_comb_2_T_2, 0, 0) @[rca.scala 30:56]
    g_comb[2] <= _g_comb_2_T_3 @[rca.scala 30:21]
    node _p_comb_2_T = bits(input.a_in, 2, 2) @[rca.scala 31:35]
    node _p_comb_2_T_1 = bits(input.b_in, 2, 2) @[rca.scala 31:51]
    node _p_comb_2_T_2 = xor(_p_comb_2_T, _p_comb_2_T_1) @[rca.scala 31:39]
    node _p_comb_2_T_3 = bits(_p_comb_2_T_2, 0, 0) @[rca.scala 31:56]
    p_comb[2] <= _p_comb_2_T_3 @[rca.scala 31:21]
    node _s_comb_2_T = xor(p_comb[2], c_comb[2]) @[rca.scala 32:34]
    s_comb[2] <= _s_comb_2_T @[rca.scala 32:21]
    node _c_comb_3_T = and(c_comb[2], p_comb[2]) @[rca.scala 33:34]
    node _c_comb_3_T_1 = or(_c_comb_3_T, g_comb[2]) @[rca.scala 33:46]
    c_comb[3] <= _c_comb_3_T_1 @[rca.scala 33:21]
    node _g_comb_3_T = bits(input.a_in, 3, 3) @[rca.scala 30:35]
    node _g_comb_3_T_1 = bits(input.b_in, 3, 3) @[rca.scala 30:51]
    node _g_comb_3_T_2 = and(_g_comb_3_T, _g_comb_3_T_1) @[rca.scala 30:39]
    node _g_comb_3_T_3 = bits(_g_comb_3_T_2, 0, 0) @[rca.scala 30:56]
    g_comb[3] <= _g_comb_3_T_3 @[rca.scala 30:21]
    node _p_comb_3_T = bits(input.a_in, 3, 3) @[rca.scala 31:35]
    node _p_comb_3_T_1 = bits(input.b_in, 3, 3) @[rca.scala 31:51]
    node _p_comb_3_T_2 = xor(_p_comb_3_T, _p_comb_3_T_1) @[rca.scala 31:39]
    node _p_comb_3_T_3 = bits(_p_comb_3_T_2, 0, 0) @[rca.scala 31:56]
    p_comb[3] <= _p_comb_3_T_3 @[rca.scala 31:21]
    node _s_comb_3_T = xor(p_comb[3], c_comb[3]) @[rca.scala 32:34]
    s_comb[3] <= _s_comb_3_T @[rca.scala 32:21]
    node _c_comb_4_T = and(c_comb[3], p_comb[3]) @[rca.scala 33:34]
    node _c_comb_4_T_1 = or(_c_comb_4_T, g_comb[3]) @[rca.scala 33:46]
    c_comb[4] <= _c_comb_4_T_1 @[rca.scala 33:21]
    node _g_comb_4_T = bits(input.a_in, 4, 4) @[rca.scala 30:35]
    node _g_comb_4_T_1 = bits(input.b_in, 4, 4) @[rca.scala 30:51]
    node _g_comb_4_T_2 = and(_g_comb_4_T, _g_comb_4_T_1) @[rca.scala 30:39]
    node _g_comb_4_T_3 = bits(_g_comb_4_T_2, 0, 0) @[rca.scala 30:56]
    g_comb[4] <= _g_comb_4_T_3 @[rca.scala 30:21]
    node _p_comb_4_T = bits(input.a_in, 4, 4) @[rca.scala 31:35]
    node _p_comb_4_T_1 = bits(input.b_in, 4, 4) @[rca.scala 31:51]
    node _p_comb_4_T_2 = xor(_p_comb_4_T, _p_comb_4_T_1) @[rca.scala 31:39]
    node _p_comb_4_T_3 = bits(_p_comb_4_T_2, 0, 0) @[rca.scala 31:56]
    p_comb[4] <= _p_comb_4_T_3 @[rca.scala 31:21]
    node _s_comb_4_T = xor(p_comb[4], c_comb[4]) @[rca.scala 32:34]
    s_comb[4] <= _s_comb_4_T @[rca.scala 32:21]
    node _c_comb_5_T = and(c_comb[4], p_comb[4]) @[rca.scala 33:34]
    node _c_comb_5_T_1 = or(_c_comb_5_T, g_comb[4]) @[rca.scala 33:46]
    c_comb[5] <= _c_comb_5_T_1 @[rca.scala 33:21]
    node _g_comb_5_T = bits(input.a_in, 5, 5) @[rca.scala 30:35]
    node _g_comb_5_T_1 = bits(input.b_in, 5, 5) @[rca.scala 30:51]
    node _g_comb_5_T_2 = and(_g_comb_5_T, _g_comb_5_T_1) @[rca.scala 30:39]
    node _g_comb_5_T_3 = bits(_g_comb_5_T_2, 0, 0) @[rca.scala 30:56]
    g_comb[5] <= _g_comb_5_T_3 @[rca.scala 30:21]
    node _p_comb_5_T = bits(input.a_in, 5, 5) @[rca.scala 31:35]
    node _p_comb_5_T_1 = bits(input.b_in, 5, 5) @[rca.scala 31:51]
    node _p_comb_5_T_2 = xor(_p_comb_5_T, _p_comb_5_T_1) @[rca.scala 31:39]
    node _p_comb_5_T_3 = bits(_p_comb_5_T_2, 0, 0) @[rca.scala 31:56]
    p_comb[5] <= _p_comb_5_T_3 @[rca.scala 31:21]
    node _s_comb_5_T = xor(p_comb[5], c_comb[5]) @[rca.scala 32:34]
    s_comb[5] <= _s_comb_5_T @[rca.scala 32:21]
    node _c_comb_6_T = and(c_comb[5], p_comb[5]) @[rca.scala 33:34]
    node _c_comb_6_T_1 = or(_c_comb_6_T, g_comb[5]) @[rca.scala 33:46]
    c_comb[6] <= _c_comb_6_T_1 @[rca.scala 33:21]
    node _g_comb_6_T = bits(input.a_in, 6, 6) @[rca.scala 30:35]
    node _g_comb_6_T_1 = bits(input.b_in, 6, 6) @[rca.scala 30:51]
    node _g_comb_6_T_2 = and(_g_comb_6_T, _g_comb_6_T_1) @[rca.scala 30:39]
    node _g_comb_6_T_3 = bits(_g_comb_6_T_2, 0, 0) @[rca.scala 30:56]
    g_comb[6] <= _g_comb_6_T_3 @[rca.scala 30:21]
    node _p_comb_6_T = bits(input.a_in, 6, 6) @[rca.scala 31:35]
    node _p_comb_6_T_1 = bits(input.b_in, 6, 6) @[rca.scala 31:51]
    node _p_comb_6_T_2 = xor(_p_comb_6_T, _p_comb_6_T_1) @[rca.scala 31:39]
    node _p_comb_6_T_3 = bits(_p_comb_6_T_2, 0, 0) @[rca.scala 31:56]
    p_comb[6] <= _p_comb_6_T_3 @[rca.scala 31:21]
    node _s_comb_6_T = xor(p_comb[6], c_comb[6]) @[rca.scala 32:34]
    s_comb[6] <= _s_comb_6_T @[rca.scala 32:21]
    node _c_comb_7_T = and(c_comb[6], p_comb[6]) @[rca.scala 33:34]
    node _c_comb_7_T_1 = or(_c_comb_7_T, g_comb[6]) @[rca.scala 33:46]
    c_comb[7] <= _c_comb_7_T_1 @[rca.scala 33:21]
    node _g_comb_7_T = bits(input.a_in, 7, 7) @[rca.scala 30:35]
    node _g_comb_7_T_1 = bits(input.b_in, 7, 7) @[rca.scala 30:51]
    node _g_comb_7_T_2 = and(_g_comb_7_T, _g_comb_7_T_1) @[rca.scala 30:39]
    node _g_comb_7_T_3 = bits(_g_comb_7_T_2, 0, 0) @[rca.scala 30:56]
    g_comb[7] <= _g_comb_7_T_3 @[rca.scala 30:21]
    node _p_comb_7_T = bits(input.a_in, 7, 7) @[rca.scala 31:35]
    node _p_comb_7_T_1 = bits(input.b_in, 7, 7) @[rca.scala 31:51]
    node _p_comb_7_T_2 = xor(_p_comb_7_T, _p_comb_7_T_1) @[rca.scala 31:39]
    node _p_comb_7_T_3 = bits(_p_comb_7_T_2, 0, 0) @[rca.scala 31:56]
    p_comb[7] <= _p_comb_7_T_3 @[rca.scala 31:21]
    node _s_comb_7_T = xor(p_comb[7], c_comb[7]) @[rca.scala 32:34]
    s_comb[7] <= _s_comb_7_T @[rca.scala 32:21]
    node _c_comb_8_T = and(c_comb[7], p_comb[7]) @[rca.scala 33:34]
    node _c_comb_8_T_1 = or(_c_comb_8_T, g_comb[7]) @[rca.scala 33:46]
    c_comb[8] <= _c_comb_8_T_1 @[rca.scala 33:21]
    node output_S_lo_lo = cat(s_comb[1], s_comb[0]) @[rca.scala 36:24]
    node output_S_lo_hi = cat(s_comb[3], s_comb[2]) @[rca.scala 36:24]
    node output_S_lo = cat(output_S_lo_hi, output_S_lo_lo) @[rca.scala 36:24]
    node output_S_hi_lo = cat(s_comb[5], s_comb[4]) @[rca.scala 36:24]
    node output_S_hi_hi = cat(s_comb[7], s_comb[6]) @[rca.scala 36:24]
    node output_S_hi = cat(output_S_hi_hi, output_S_hi_lo) @[rca.scala 36:24]
    node _output_S_T = cat(output_S_hi, output_S_lo) @[rca.scala 36:24]
    node _output_S_T_1 = asSInt(_output_S_T) @[rca.scala 36:31]
    output.S <= _output_S_T_1 @[rca.scala 36:14]
    node _output_C_T = asSInt(c_comb[8]) @[rca.scala 37:40]
    output.C <= _output_C_T @[rca.scala 37:14]

  module pp_compressor3_2 :
    input clock : Clock
    input reset : Reset
    output input : { flip pp0_in : SInt<8>, flip pp1_in : SInt<8>, flip pp2_in : SInt<8>}
    output output : { S : SInt<8>, C : SInt<8>}

    wire g_comb : UInt<1>[8] @[pp_compressor3_2.scala 22:22]
    wire p_comb : UInt<1>[8] @[pp_compressor3_2.scala 23:22]
    wire s_comb : UInt<1>[8] @[pp_compressor3_2.scala 24:22]
    wire c_comb : UInt<1>[8] @[pp_compressor3_2.scala 25:22]
    node _g_comb_0_T = bits(input.pp0_in, 0, 0) @[pp_compressor3_2.scala 28:35]
    node _g_comb_0_T_1 = bits(input.pp1_in, 0, 0) @[pp_compressor3_2.scala 28:53]
    node _g_comb_0_T_2 = and(_g_comb_0_T, _g_comb_0_T_1) @[pp_compressor3_2.scala 28:39]
    node _g_comb_0_T_3 = bits(_g_comb_0_T_2, 0, 0) @[pp_compressor3_2.scala 28:58]
    g_comb[0] <= _g_comb_0_T_3 @[pp_compressor3_2.scala 28:19]
    node _p_comb_0_T = bits(input.pp0_in, 0, 0) @[pp_compressor3_2.scala 29:35]
    node _p_comb_0_T_1 = bits(input.pp1_in, 0, 0) @[pp_compressor3_2.scala 29:53]
    node _p_comb_0_T_2 = xor(_p_comb_0_T, _p_comb_0_T_1) @[pp_compressor3_2.scala 29:39]
    node _p_comb_0_T_3 = bits(_p_comb_0_T_2, 0, 0) @[pp_compressor3_2.scala 29:58]
    p_comb[0] <= _p_comb_0_T_3 @[pp_compressor3_2.scala 29:19]
    node _s_comb_0_T = bits(input.pp2_in, 0, 0) @[pp_compressor3_2.scala 30:46]
    node _s_comb_0_T_1 = bits(_s_comb_0_T, 0, 0) @[pp_compressor3_2.scala 30:50]
    node _s_comb_0_T_2 = xor(p_comb[0], _s_comb_0_T_1) @[pp_compressor3_2.scala 30:32]
    s_comb[0] <= _s_comb_0_T_2 @[pp_compressor3_2.scala 30:19]
    node _c_comb_0_T = bits(input.pp2_in, 0, 0) @[pp_compressor3_2.scala 31:34]
    node _c_comb_0_T_1 = bits(_c_comb_0_T, 0, 0) @[pp_compressor3_2.scala 31:38]
    node _c_comb_0_T_2 = and(_c_comb_0_T_1, p_comb[0]) @[pp_compressor3_2.scala 31:45]
    node _c_comb_0_T_3 = or(_c_comb_0_T_2, g_comb[0]) @[pp_compressor3_2.scala 31:57]
    c_comb[0] <= _c_comb_0_T_3 @[pp_compressor3_2.scala 31:19]
    node _g_comb_1_T = bits(input.pp0_in, 1, 1) @[pp_compressor3_2.scala 28:35]
    node _g_comb_1_T_1 = bits(input.pp1_in, 1, 1) @[pp_compressor3_2.scala 28:53]
    node _g_comb_1_T_2 = and(_g_comb_1_T, _g_comb_1_T_1) @[pp_compressor3_2.scala 28:39]
    node _g_comb_1_T_3 = bits(_g_comb_1_T_2, 0, 0) @[pp_compressor3_2.scala 28:58]
    g_comb[1] <= _g_comb_1_T_3 @[pp_compressor3_2.scala 28:19]
    node _p_comb_1_T = bits(input.pp0_in, 1, 1) @[pp_compressor3_2.scala 29:35]
    node _p_comb_1_T_1 = bits(input.pp1_in, 1, 1) @[pp_compressor3_2.scala 29:53]
    node _p_comb_1_T_2 = xor(_p_comb_1_T, _p_comb_1_T_1) @[pp_compressor3_2.scala 29:39]
    node _p_comb_1_T_3 = bits(_p_comb_1_T_2, 0, 0) @[pp_compressor3_2.scala 29:58]
    p_comb[1] <= _p_comb_1_T_3 @[pp_compressor3_2.scala 29:19]
    node _s_comb_1_T = bits(input.pp2_in, 1, 1) @[pp_compressor3_2.scala 30:46]
    node _s_comb_1_T_1 = bits(_s_comb_1_T, 0, 0) @[pp_compressor3_2.scala 30:50]
    node _s_comb_1_T_2 = xor(p_comb[1], _s_comb_1_T_1) @[pp_compressor3_2.scala 30:32]
    s_comb[1] <= _s_comb_1_T_2 @[pp_compressor3_2.scala 30:19]
    node _c_comb_1_T = bits(input.pp2_in, 1, 1) @[pp_compressor3_2.scala 31:34]
    node _c_comb_1_T_1 = bits(_c_comb_1_T, 0, 0) @[pp_compressor3_2.scala 31:38]
    node _c_comb_1_T_2 = and(_c_comb_1_T_1, p_comb[1]) @[pp_compressor3_2.scala 31:45]
    node _c_comb_1_T_3 = or(_c_comb_1_T_2, g_comb[1]) @[pp_compressor3_2.scala 31:57]
    c_comb[1] <= _c_comb_1_T_3 @[pp_compressor3_2.scala 31:19]
    node _g_comb_2_T = bits(input.pp0_in, 2, 2) @[pp_compressor3_2.scala 28:35]
    node _g_comb_2_T_1 = bits(input.pp1_in, 2, 2) @[pp_compressor3_2.scala 28:53]
    node _g_comb_2_T_2 = and(_g_comb_2_T, _g_comb_2_T_1) @[pp_compressor3_2.scala 28:39]
    node _g_comb_2_T_3 = bits(_g_comb_2_T_2, 0, 0) @[pp_compressor3_2.scala 28:58]
    g_comb[2] <= _g_comb_2_T_3 @[pp_compressor3_2.scala 28:19]
    node _p_comb_2_T = bits(input.pp0_in, 2, 2) @[pp_compressor3_2.scala 29:35]
    node _p_comb_2_T_1 = bits(input.pp1_in, 2, 2) @[pp_compressor3_2.scala 29:53]
    node _p_comb_2_T_2 = xor(_p_comb_2_T, _p_comb_2_T_1) @[pp_compressor3_2.scala 29:39]
    node _p_comb_2_T_3 = bits(_p_comb_2_T_2, 0, 0) @[pp_compressor3_2.scala 29:58]
    p_comb[2] <= _p_comb_2_T_3 @[pp_compressor3_2.scala 29:19]
    node _s_comb_2_T = bits(input.pp2_in, 2, 2) @[pp_compressor3_2.scala 30:46]
    node _s_comb_2_T_1 = bits(_s_comb_2_T, 0, 0) @[pp_compressor3_2.scala 30:50]
    node _s_comb_2_T_2 = xor(p_comb[2], _s_comb_2_T_1) @[pp_compressor3_2.scala 30:32]
    s_comb[2] <= _s_comb_2_T_2 @[pp_compressor3_2.scala 30:19]
    node _c_comb_2_T = bits(input.pp2_in, 2, 2) @[pp_compressor3_2.scala 31:34]
    node _c_comb_2_T_1 = bits(_c_comb_2_T, 0, 0) @[pp_compressor3_2.scala 31:38]
    node _c_comb_2_T_2 = and(_c_comb_2_T_1, p_comb[2]) @[pp_compressor3_2.scala 31:45]
    node _c_comb_2_T_3 = or(_c_comb_2_T_2, g_comb[2]) @[pp_compressor3_2.scala 31:57]
    c_comb[2] <= _c_comb_2_T_3 @[pp_compressor3_2.scala 31:19]
    node _g_comb_3_T = bits(input.pp0_in, 3, 3) @[pp_compressor3_2.scala 28:35]
    node _g_comb_3_T_1 = bits(input.pp1_in, 3, 3) @[pp_compressor3_2.scala 28:53]
    node _g_comb_3_T_2 = and(_g_comb_3_T, _g_comb_3_T_1) @[pp_compressor3_2.scala 28:39]
    node _g_comb_3_T_3 = bits(_g_comb_3_T_2, 0, 0) @[pp_compressor3_2.scala 28:58]
    g_comb[3] <= _g_comb_3_T_3 @[pp_compressor3_2.scala 28:19]
    node _p_comb_3_T = bits(input.pp0_in, 3, 3) @[pp_compressor3_2.scala 29:35]
    node _p_comb_3_T_1 = bits(input.pp1_in, 3, 3) @[pp_compressor3_2.scala 29:53]
    node _p_comb_3_T_2 = xor(_p_comb_3_T, _p_comb_3_T_1) @[pp_compressor3_2.scala 29:39]
    node _p_comb_3_T_3 = bits(_p_comb_3_T_2, 0, 0) @[pp_compressor3_2.scala 29:58]
    p_comb[3] <= _p_comb_3_T_3 @[pp_compressor3_2.scala 29:19]
    node _s_comb_3_T = bits(input.pp2_in, 3, 3) @[pp_compressor3_2.scala 30:46]
    node _s_comb_3_T_1 = bits(_s_comb_3_T, 0, 0) @[pp_compressor3_2.scala 30:50]
    node _s_comb_3_T_2 = xor(p_comb[3], _s_comb_3_T_1) @[pp_compressor3_2.scala 30:32]
    s_comb[3] <= _s_comb_3_T_2 @[pp_compressor3_2.scala 30:19]
    node _c_comb_3_T = bits(input.pp2_in, 3, 3) @[pp_compressor3_2.scala 31:34]
    node _c_comb_3_T_1 = bits(_c_comb_3_T, 0, 0) @[pp_compressor3_2.scala 31:38]
    node _c_comb_3_T_2 = and(_c_comb_3_T_1, p_comb[3]) @[pp_compressor3_2.scala 31:45]
    node _c_comb_3_T_3 = or(_c_comb_3_T_2, g_comb[3]) @[pp_compressor3_2.scala 31:57]
    c_comb[3] <= _c_comb_3_T_3 @[pp_compressor3_2.scala 31:19]
    node _g_comb_4_T = bits(input.pp0_in, 4, 4) @[pp_compressor3_2.scala 28:35]
    node _g_comb_4_T_1 = bits(input.pp1_in, 4, 4) @[pp_compressor3_2.scala 28:53]
    node _g_comb_4_T_2 = and(_g_comb_4_T, _g_comb_4_T_1) @[pp_compressor3_2.scala 28:39]
    node _g_comb_4_T_3 = bits(_g_comb_4_T_2, 0, 0) @[pp_compressor3_2.scala 28:58]
    g_comb[4] <= _g_comb_4_T_3 @[pp_compressor3_2.scala 28:19]
    node _p_comb_4_T = bits(input.pp0_in, 4, 4) @[pp_compressor3_2.scala 29:35]
    node _p_comb_4_T_1 = bits(input.pp1_in, 4, 4) @[pp_compressor3_2.scala 29:53]
    node _p_comb_4_T_2 = xor(_p_comb_4_T, _p_comb_4_T_1) @[pp_compressor3_2.scala 29:39]
    node _p_comb_4_T_3 = bits(_p_comb_4_T_2, 0, 0) @[pp_compressor3_2.scala 29:58]
    p_comb[4] <= _p_comb_4_T_3 @[pp_compressor3_2.scala 29:19]
    node _s_comb_4_T = bits(input.pp2_in, 4, 4) @[pp_compressor3_2.scala 30:46]
    node _s_comb_4_T_1 = bits(_s_comb_4_T, 0, 0) @[pp_compressor3_2.scala 30:50]
    node _s_comb_4_T_2 = xor(p_comb[4], _s_comb_4_T_1) @[pp_compressor3_2.scala 30:32]
    s_comb[4] <= _s_comb_4_T_2 @[pp_compressor3_2.scala 30:19]
    node _c_comb_4_T = bits(input.pp2_in, 4, 4) @[pp_compressor3_2.scala 31:34]
    node _c_comb_4_T_1 = bits(_c_comb_4_T, 0, 0) @[pp_compressor3_2.scala 31:38]
    node _c_comb_4_T_2 = and(_c_comb_4_T_1, p_comb[4]) @[pp_compressor3_2.scala 31:45]
    node _c_comb_4_T_3 = or(_c_comb_4_T_2, g_comb[4]) @[pp_compressor3_2.scala 31:57]
    c_comb[4] <= _c_comb_4_T_3 @[pp_compressor3_2.scala 31:19]
    node _g_comb_5_T = bits(input.pp0_in, 5, 5) @[pp_compressor3_2.scala 28:35]
    node _g_comb_5_T_1 = bits(input.pp1_in, 5, 5) @[pp_compressor3_2.scala 28:53]
    node _g_comb_5_T_2 = and(_g_comb_5_T, _g_comb_5_T_1) @[pp_compressor3_2.scala 28:39]
    node _g_comb_5_T_3 = bits(_g_comb_5_T_2, 0, 0) @[pp_compressor3_2.scala 28:58]
    g_comb[5] <= _g_comb_5_T_3 @[pp_compressor3_2.scala 28:19]
    node _p_comb_5_T = bits(input.pp0_in, 5, 5) @[pp_compressor3_2.scala 29:35]
    node _p_comb_5_T_1 = bits(input.pp1_in, 5, 5) @[pp_compressor3_2.scala 29:53]
    node _p_comb_5_T_2 = xor(_p_comb_5_T, _p_comb_5_T_1) @[pp_compressor3_2.scala 29:39]
    node _p_comb_5_T_3 = bits(_p_comb_5_T_2, 0, 0) @[pp_compressor3_2.scala 29:58]
    p_comb[5] <= _p_comb_5_T_3 @[pp_compressor3_2.scala 29:19]
    node _s_comb_5_T = bits(input.pp2_in, 5, 5) @[pp_compressor3_2.scala 30:46]
    node _s_comb_5_T_1 = bits(_s_comb_5_T, 0, 0) @[pp_compressor3_2.scala 30:50]
    node _s_comb_5_T_2 = xor(p_comb[5], _s_comb_5_T_1) @[pp_compressor3_2.scala 30:32]
    s_comb[5] <= _s_comb_5_T_2 @[pp_compressor3_2.scala 30:19]
    node _c_comb_5_T = bits(input.pp2_in, 5, 5) @[pp_compressor3_2.scala 31:34]
    node _c_comb_5_T_1 = bits(_c_comb_5_T, 0, 0) @[pp_compressor3_2.scala 31:38]
    node _c_comb_5_T_2 = and(_c_comb_5_T_1, p_comb[5]) @[pp_compressor3_2.scala 31:45]
    node _c_comb_5_T_3 = or(_c_comb_5_T_2, g_comb[5]) @[pp_compressor3_2.scala 31:57]
    c_comb[5] <= _c_comb_5_T_3 @[pp_compressor3_2.scala 31:19]
    node _g_comb_6_T = bits(input.pp0_in, 6, 6) @[pp_compressor3_2.scala 28:35]
    node _g_comb_6_T_1 = bits(input.pp1_in, 6, 6) @[pp_compressor3_2.scala 28:53]
    node _g_comb_6_T_2 = and(_g_comb_6_T, _g_comb_6_T_1) @[pp_compressor3_2.scala 28:39]
    node _g_comb_6_T_3 = bits(_g_comb_6_T_2, 0, 0) @[pp_compressor3_2.scala 28:58]
    g_comb[6] <= _g_comb_6_T_3 @[pp_compressor3_2.scala 28:19]
    node _p_comb_6_T = bits(input.pp0_in, 6, 6) @[pp_compressor3_2.scala 29:35]
    node _p_comb_6_T_1 = bits(input.pp1_in, 6, 6) @[pp_compressor3_2.scala 29:53]
    node _p_comb_6_T_2 = xor(_p_comb_6_T, _p_comb_6_T_1) @[pp_compressor3_2.scala 29:39]
    node _p_comb_6_T_3 = bits(_p_comb_6_T_2, 0, 0) @[pp_compressor3_2.scala 29:58]
    p_comb[6] <= _p_comb_6_T_3 @[pp_compressor3_2.scala 29:19]
    node _s_comb_6_T = bits(input.pp2_in, 6, 6) @[pp_compressor3_2.scala 30:46]
    node _s_comb_6_T_1 = bits(_s_comb_6_T, 0, 0) @[pp_compressor3_2.scala 30:50]
    node _s_comb_6_T_2 = xor(p_comb[6], _s_comb_6_T_1) @[pp_compressor3_2.scala 30:32]
    s_comb[6] <= _s_comb_6_T_2 @[pp_compressor3_2.scala 30:19]
    node _c_comb_6_T = bits(input.pp2_in, 6, 6) @[pp_compressor3_2.scala 31:34]
    node _c_comb_6_T_1 = bits(_c_comb_6_T, 0, 0) @[pp_compressor3_2.scala 31:38]
    node _c_comb_6_T_2 = and(_c_comb_6_T_1, p_comb[6]) @[pp_compressor3_2.scala 31:45]
    node _c_comb_6_T_3 = or(_c_comb_6_T_2, g_comb[6]) @[pp_compressor3_2.scala 31:57]
    c_comb[6] <= _c_comb_6_T_3 @[pp_compressor3_2.scala 31:19]
    node _g_comb_7_T = bits(input.pp0_in, 7, 7) @[pp_compressor3_2.scala 28:35]
    node _g_comb_7_T_1 = bits(input.pp1_in, 7, 7) @[pp_compressor3_2.scala 28:53]
    node _g_comb_7_T_2 = and(_g_comb_7_T, _g_comb_7_T_1) @[pp_compressor3_2.scala 28:39]
    node _g_comb_7_T_3 = bits(_g_comb_7_T_2, 0, 0) @[pp_compressor3_2.scala 28:58]
    g_comb[7] <= _g_comb_7_T_3 @[pp_compressor3_2.scala 28:19]
    node _p_comb_7_T = bits(input.pp0_in, 7, 7) @[pp_compressor3_2.scala 29:35]
    node _p_comb_7_T_1 = bits(input.pp1_in, 7, 7) @[pp_compressor3_2.scala 29:53]
    node _p_comb_7_T_2 = xor(_p_comb_7_T, _p_comb_7_T_1) @[pp_compressor3_2.scala 29:39]
    node _p_comb_7_T_3 = bits(_p_comb_7_T_2, 0, 0) @[pp_compressor3_2.scala 29:58]
    p_comb[7] <= _p_comb_7_T_3 @[pp_compressor3_2.scala 29:19]
    node _s_comb_7_T = bits(input.pp2_in, 7, 7) @[pp_compressor3_2.scala 30:46]
    node _s_comb_7_T_1 = bits(_s_comb_7_T, 0, 0) @[pp_compressor3_2.scala 30:50]
    node _s_comb_7_T_2 = xor(p_comb[7], _s_comb_7_T_1) @[pp_compressor3_2.scala 30:32]
    s_comb[7] <= _s_comb_7_T_2 @[pp_compressor3_2.scala 30:19]
    node _c_comb_7_T = bits(input.pp2_in, 7, 7) @[pp_compressor3_2.scala 31:34]
    node _c_comb_7_T_1 = bits(_c_comb_7_T, 0, 0) @[pp_compressor3_2.scala 31:38]
    node _c_comb_7_T_2 = and(_c_comb_7_T_1, p_comb[7]) @[pp_compressor3_2.scala 31:45]
    node _c_comb_7_T_3 = or(_c_comb_7_T_2, g_comb[7]) @[pp_compressor3_2.scala 31:57]
    c_comb[7] <= _c_comb_7_T_3 @[pp_compressor3_2.scala 31:19]
    node output_S_lo_lo = cat(s_comb[1], s_comb[0]) @[pp_compressor3_2.scala 34:24]
    node output_S_lo_hi = cat(s_comb[3], s_comb[2]) @[pp_compressor3_2.scala 34:24]
    node output_S_lo = cat(output_S_lo_hi, output_S_lo_lo) @[pp_compressor3_2.scala 34:24]
    node output_S_hi_lo = cat(s_comb[5], s_comb[4]) @[pp_compressor3_2.scala 34:24]
    node output_S_hi_hi = cat(s_comb[7], s_comb[6]) @[pp_compressor3_2.scala 34:24]
    node output_S_hi = cat(output_S_hi_hi, output_S_hi_lo) @[pp_compressor3_2.scala 34:24]
    node _output_S_T = cat(output_S_hi, output_S_lo) @[pp_compressor3_2.scala 34:24]
    node _output_S_T_1 = asSInt(_output_S_T) @[pp_compressor3_2.scala 34:31]
    output.S <= _output_S_T_1 @[pp_compressor3_2.scala 34:14]
    node output_C_lo_lo = cat(c_comb[1], c_comb[0]) @[pp_compressor3_2.scala 35:29]
    node output_C_lo_hi = cat(c_comb[3], c_comb[2]) @[pp_compressor3_2.scala 35:29]
    node output_C_lo = cat(output_C_lo_hi, output_C_lo_lo) @[pp_compressor3_2.scala 35:29]
    node output_C_hi_lo = cat(c_comb[5], c_comb[4]) @[pp_compressor3_2.scala 35:29]
    node output_C_hi_hi = cat(c_comb[7], c_comb[6]) @[pp_compressor3_2.scala 35:29]
    node output_C_hi = cat(output_C_hi_hi, output_C_hi_lo) @[pp_compressor3_2.scala 35:29]
    node _output_C_T = cat(output_C_hi, output_C_lo) @[pp_compressor3_2.scala 35:29]
    node _output_C_T_1 = bits(_output_C_T, 6, 0) @[pp_compressor3_2.scala 35:36]
    node _output_C_T_2 = cat(_output_C_T_1, UInt<1>("h0")) @[Cat.scala 33:92]
    node _output_C_T_3 = asSInt(_output_C_T_2) @[pp_compressor3_2.scala 35:61]
    output.C <= _output_C_T_3 @[pp_compressor3_2.scala 35:14]

  module wallaceTree :
    input clock : Clock
    input reset : Reset
    output io : { flip data_i : SInt<8>[3], data_o : SInt<8>}

    inst rca of RCA @[wallace_tree.scala 13:19]
    rca.clock <= clock
    rca.reset <= reset
    wire _rca_in_WIRE : SInt<8>[2] @[wallace_tree.scala 52:32]
    _rca_in_WIRE[0] <= asSInt(UInt<8>("h0")) @[wallace_tree.scala 52:32]
    _rca_in_WIRE[1] <= asSInt(UInt<8>("h0")) @[wallace_tree.scala 52:32]
    wire rca_in : SInt<8>[2]
    rca_in <= _rca_in_WIRE
    wire _l1_csa_in_WIRE : SInt<8>[3] @[wallace_tree.scala 55:36]
    _l1_csa_in_WIRE[0] <= asSInt(UInt<8>("h0")) @[wallace_tree.scala 55:36]
    _l1_csa_in_WIRE[1] <= asSInt(UInt<8>("h0")) @[wallace_tree.scala 55:36]
    _l1_csa_in_WIRE[2] <= asSInt(UInt<8>("h0")) @[wallace_tree.scala 55:36]
    wire l1_csa_in : SInt<8>[3]
    l1_csa_in <= _l1_csa_in_WIRE
    wire _l1_csa_os_WIRE : SInt<8>[1] @[wallace_tree.scala 56:36]
    _l1_csa_os_WIRE[0] <= asSInt(UInt<8>("h0")) @[wallace_tree.scala 56:36]
    wire l1_csa_os : SInt<8>[1]
    l1_csa_os <= _l1_csa_os_WIRE
    wire _l1_csa_oc_WIRE : SInt<8>[1] @[wallace_tree.scala 57:36]
    _l1_csa_oc_WIRE[0] <= asSInt(UInt<8>("h0")) @[wallace_tree.scala 57:36]
    wire l1_csa_oc : SInt<8>[1]
    l1_csa_oc <= _l1_csa_oc_WIRE
    wire _l1_csa_out_WIRE : SInt<8>[2] @[wallace_tree.scala 58:36]
    _l1_csa_out_WIRE[0] <= asSInt(UInt<8>("h0")) @[wallace_tree.scala 58:36]
    _l1_csa_out_WIRE[1] <= asSInt(UInt<8>("h0")) @[wallace_tree.scala 58:36]
    wire l1_csa_out : SInt<8>[2]
    l1_csa_out <= _l1_csa_out_WIRE
    inst layer1CSA_0 of pp_compressor3_2 @[wallace_tree.scala 59:44]
    layer1CSA_0.clock <= clock
    layer1CSA_0.reset <= reset
    l1_csa_in[0] <= io.data_i[0] @[wallace_tree.scala 61:43]
    l1_csa_in[1] <= io.data_i[1] @[wallace_tree.scala 61:43]
    l1_csa_in[2] <= io.data_i[2] @[wallace_tree.scala 61:43]
    layer1CSA_0.input.pp0_in <= l1_csa_in[0] @[wallace_tree.scala 63:31]
    layer1CSA_0.input.pp1_in <= l1_csa_in[1] @[wallace_tree.scala 64:31]
    layer1CSA_0.input.pp2_in <= l1_csa_in[2] @[wallace_tree.scala 65:31]
    l1_csa_os[0] <= layer1CSA_0.output.S @[wallace_tree.scala 66:31]
    l1_csa_oc[0] <= layer1CSA_0.output.C @[wallace_tree.scala 67:31]
    l1_csa_out[0] <= l1_csa_os[0] @[wallace_tree.scala 68:33]
    l1_csa_out[1] <= l1_csa_oc[0] @[wallace_tree.scala 69:35]
    rca_in <= l1_csa_out @[wallace_tree.scala 77:12]
    rca.input.a_in <= rca_in[0] @[wallace_tree.scala 250:18]
    rca.input.b_in <= rca_in[1] @[wallace_tree.scala 251:18]
    rca.input.c_in <= asSInt(UInt<1>("h0")) @[wallace_tree.scala 252:18]
    io.data_o <= rca.output.S @[wallace_tree.scala 253:18]

  module Multiplier :
    input clock : Clock
    input reset : Reset
    output input : { flip multiplicand : SInt<4>, flip multiplier : SInt<4>}
    output output : { product : SInt<8>}

    inst booth2_encoder of booth2Encoder @[multiplier.scala 21:34]
    booth2_encoder.clock <= clock
    booth2_encoder.reset <= reset
    inst pp_generator of ppGenerator @[multiplier.scala 22:34]
    pp_generator.clock <= clock
    pp_generator.reset <= reset
    inst wallace_tree of wallaceTree @[multiplier.scala 23:34]
    wallace_tree.clock <= clock
    wallace_tree.reset <= reset
    booth2_encoder.input.multiplier <= input.multiplier @[multiplier.scala 25:37]
    pp_generator.inputData.multiplicand <= input.multiplicand @[multiplier.scala 27:41]
    pp_generator.inputCtrl.X2 <= booth2_encoder.output.X2 @[multiplier.scala 28:41]
    pp_generator.inputCtrl.inv <= booth2_encoder.output.inv @[multiplier.scala 29:41]
    pp_generator.inputCtrl.Set0 <= booth2_encoder.output.set0 @[multiplier.scala 30:41]
    wallace_tree.io.data_i[0] <= pp_generator.outputData.pp_out[0] @[multiplier.scala 33:35]
    wallace_tree.io.data_i[1] <= pp_generator.outputData.pp_out[1] @[multiplier.scala 33:35]
    wallace_tree.io.data_i[2] <= pp_generator.outputData.sig_out @[multiplier.scala 35:40]
    output.product <= wallace_tree.io.data_o @[multiplier.scala 37:41]

  module RCA_1 :
    input clock : Clock
    input reset : Reset
    output input : { flip a_in : SInt<16>, flip b_in : SInt<16>, flip c_in : SInt<1>}
    output output : { S : SInt<16>, C : SInt<16>}

    wire g_comb : UInt<1>[16] @[rca.scala 22:22]
    wire p_comb : UInt<1>[16] @[rca.scala 23:22]
    wire s_comb : UInt<1>[16] @[rca.scala 24:22]
    wire c_comb : UInt<1>[17] @[rca.scala 25:22]
    node _c_comb_0_T = bits(input.c_in, 0, 0) @[rca.scala 27:29]
    c_comb[0] <= _c_comb_0_T @[rca.scala 27:15]
    node _g_comb_0_T = bits(input.a_in, 0, 0) @[rca.scala 30:35]
    node _g_comb_0_T_1 = bits(input.b_in, 0, 0) @[rca.scala 30:51]
    node _g_comb_0_T_2 = and(_g_comb_0_T, _g_comb_0_T_1) @[rca.scala 30:39]
    node _g_comb_0_T_3 = bits(_g_comb_0_T_2, 0, 0) @[rca.scala 30:56]
    g_comb[0] <= _g_comb_0_T_3 @[rca.scala 30:21]
    node _p_comb_0_T = bits(input.a_in, 0, 0) @[rca.scala 31:35]
    node _p_comb_0_T_1 = bits(input.b_in, 0, 0) @[rca.scala 31:51]
    node _p_comb_0_T_2 = xor(_p_comb_0_T, _p_comb_0_T_1) @[rca.scala 31:39]
    node _p_comb_0_T_3 = bits(_p_comb_0_T_2, 0, 0) @[rca.scala 31:56]
    p_comb[0] <= _p_comb_0_T_3 @[rca.scala 31:21]
    node _s_comb_0_T = xor(p_comb[0], c_comb[0]) @[rca.scala 32:34]
    s_comb[0] <= _s_comb_0_T @[rca.scala 32:21]
    node _c_comb_1_T = and(c_comb[0], p_comb[0]) @[rca.scala 33:34]
    node _c_comb_1_T_1 = or(_c_comb_1_T, g_comb[0]) @[rca.scala 33:46]
    c_comb[1] <= _c_comb_1_T_1 @[rca.scala 33:21]
    node _g_comb_1_T = bits(input.a_in, 1, 1) @[rca.scala 30:35]
    node _g_comb_1_T_1 = bits(input.b_in, 1, 1) @[rca.scala 30:51]
    node _g_comb_1_T_2 = and(_g_comb_1_T, _g_comb_1_T_1) @[rca.scala 30:39]
    node _g_comb_1_T_3 = bits(_g_comb_1_T_2, 0, 0) @[rca.scala 30:56]
    g_comb[1] <= _g_comb_1_T_3 @[rca.scala 30:21]
    node _p_comb_1_T = bits(input.a_in, 1, 1) @[rca.scala 31:35]
    node _p_comb_1_T_1 = bits(input.b_in, 1, 1) @[rca.scala 31:51]
    node _p_comb_1_T_2 = xor(_p_comb_1_T, _p_comb_1_T_1) @[rca.scala 31:39]
    node _p_comb_1_T_3 = bits(_p_comb_1_T_2, 0, 0) @[rca.scala 31:56]
    p_comb[1] <= _p_comb_1_T_3 @[rca.scala 31:21]
    node _s_comb_1_T = xor(p_comb[1], c_comb[1]) @[rca.scala 32:34]
    s_comb[1] <= _s_comb_1_T @[rca.scala 32:21]
    node _c_comb_2_T = and(c_comb[1], p_comb[1]) @[rca.scala 33:34]
    node _c_comb_2_T_1 = or(_c_comb_2_T, g_comb[1]) @[rca.scala 33:46]
    c_comb[2] <= _c_comb_2_T_1 @[rca.scala 33:21]
    node _g_comb_2_T = bits(input.a_in, 2, 2) @[rca.scala 30:35]
    node _g_comb_2_T_1 = bits(input.b_in, 2, 2) @[rca.scala 30:51]
    node _g_comb_2_T_2 = and(_g_comb_2_T, _g_comb_2_T_1) @[rca.scala 30:39]
    node _g_comb_2_T_3 = bits(_g_comb_2_T_2, 0, 0) @[rca.scala 30:56]
    g_comb[2] <= _g_comb_2_T_3 @[rca.scala 30:21]
    node _p_comb_2_T = bits(input.a_in, 2, 2) @[rca.scala 31:35]
    node _p_comb_2_T_1 = bits(input.b_in, 2, 2) @[rca.scala 31:51]
    node _p_comb_2_T_2 = xor(_p_comb_2_T, _p_comb_2_T_1) @[rca.scala 31:39]
    node _p_comb_2_T_3 = bits(_p_comb_2_T_2, 0, 0) @[rca.scala 31:56]
    p_comb[2] <= _p_comb_2_T_3 @[rca.scala 31:21]
    node _s_comb_2_T = xor(p_comb[2], c_comb[2]) @[rca.scala 32:34]
    s_comb[2] <= _s_comb_2_T @[rca.scala 32:21]
    node _c_comb_3_T = and(c_comb[2], p_comb[2]) @[rca.scala 33:34]
    node _c_comb_3_T_1 = or(_c_comb_3_T, g_comb[2]) @[rca.scala 33:46]
    c_comb[3] <= _c_comb_3_T_1 @[rca.scala 33:21]
    node _g_comb_3_T = bits(input.a_in, 3, 3) @[rca.scala 30:35]
    node _g_comb_3_T_1 = bits(input.b_in, 3, 3) @[rca.scala 30:51]
    node _g_comb_3_T_2 = and(_g_comb_3_T, _g_comb_3_T_1) @[rca.scala 30:39]
    node _g_comb_3_T_3 = bits(_g_comb_3_T_2, 0, 0) @[rca.scala 30:56]
    g_comb[3] <= _g_comb_3_T_3 @[rca.scala 30:21]
    node _p_comb_3_T = bits(input.a_in, 3, 3) @[rca.scala 31:35]
    node _p_comb_3_T_1 = bits(input.b_in, 3, 3) @[rca.scala 31:51]
    node _p_comb_3_T_2 = xor(_p_comb_3_T, _p_comb_3_T_1) @[rca.scala 31:39]
    node _p_comb_3_T_3 = bits(_p_comb_3_T_2, 0, 0) @[rca.scala 31:56]
    p_comb[3] <= _p_comb_3_T_3 @[rca.scala 31:21]
    node _s_comb_3_T = xor(p_comb[3], c_comb[3]) @[rca.scala 32:34]
    s_comb[3] <= _s_comb_3_T @[rca.scala 32:21]
    node _c_comb_4_T = and(c_comb[3], p_comb[3]) @[rca.scala 33:34]
    node _c_comb_4_T_1 = or(_c_comb_4_T, g_comb[3]) @[rca.scala 33:46]
    c_comb[4] <= _c_comb_4_T_1 @[rca.scala 33:21]
    node _g_comb_4_T = bits(input.a_in, 4, 4) @[rca.scala 30:35]
    node _g_comb_4_T_1 = bits(input.b_in, 4, 4) @[rca.scala 30:51]
    node _g_comb_4_T_2 = and(_g_comb_4_T, _g_comb_4_T_1) @[rca.scala 30:39]
    node _g_comb_4_T_3 = bits(_g_comb_4_T_2, 0, 0) @[rca.scala 30:56]
    g_comb[4] <= _g_comb_4_T_3 @[rca.scala 30:21]
    node _p_comb_4_T = bits(input.a_in, 4, 4) @[rca.scala 31:35]
    node _p_comb_4_T_1 = bits(input.b_in, 4, 4) @[rca.scala 31:51]
    node _p_comb_4_T_2 = xor(_p_comb_4_T, _p_comb_4_T_1) @[rca.scala 31:39]
    node _p_comb_4_T_3 = bits(_p_comb_4_T_2, 0, 0) @[rca.scala 31:56]
    p_comb[4] <= _p_comb_4_T_3 @[rca.scala 31:21]
    node _s_comb_4_T = xor(p_comb[4], c_comb[4]) @[rca.scala 32:34]
    s_comb[4] <= _s_comb_4_T @[rca.scala 32:21]
    node _c_comb_5_T = and(c_comb[4], p_comb[4]) @[rca.scala 33:34]
    node _c_comb_5_T_1 = or(_c_comb_5_T, g_comb[4]) @[rca.scala 33:46]
    c_comb[5] <= _c_comb_5_T_1 @[rca.scala 33:21]
    node _g_comb_5_T = bits(input.a_in, 5, 5) @[rca.scala 30:35]
    node _g_comb_5_T_1 = bits(input.b_in, 5, 5) @[rca.scala 30:51]
    node _g_comb_5_T_2 = and(_g_comb_5_T, _g_comb_5_T_1) @[rca.scala 30:39]
    node _g_comb_5_T_3 = bits(_g_comb_5_T_2, 0, 0) @[rca.scala 30:56]
    g_comb[5] <= _g_comb_5_T_3 @[rca.scala 30:21]
    node _p_comb_5_T = bits(input.a_in, 5, 5) @[rca.scala 31:35]
    node _p_comb_5_T_1 = bits(input.b_in, 5, 5) @[rca.scala 31:51]
    node _p_comb_5_T_2 = xor(_p_comb_5_T, _p_comb_5_T_1) @[rca.scala 31:39]
    node _p_comb_5_T_3 = bits(_p_comb_5_T_2, 0, 0) @[rca.scala 31:56]
    p_comb[5] <= _p_comb_5_T_3 @[rca.scala 31:21]
    node _s_comb_5_T = xor(p_comb[5], c_comb[5]) @[rca.scala 32:34]
    s_comb[5] <= _s_comb_5_T @[rca.scala 32:21]
    node _c_comb_6_T = and(c_comb[5], p_comb[5]) @[rca.scala 33:34]
    node _c_comb_6_T_1 = or(_c_comb_6_T, g_comb[5]) @[rca.scala 33:46]
    c_comb[6] <= _c_comb_6_T_1 @[rca.scala 33:21]
    node _g_comb_6_T = bits(input.a_in, 6, 6) @[rca.scala 30:35]
    node _g_comb_6_T_1 = bits(input.b_in, 6, 6) @[rca.scala 30:51]
    node _g_comb_6_T_2 = and(_g_comb_6_T, _g_comb_6_T_1) @[rca.scala 30:39]
    node _g_comb_6_T_3 = bits(_g_comb_6_T_2, 0, 0) @[rca.scala 30:56]
    g_comb[6] <= _g_comb_6_T_3 @[rca.scala 30:21]
    node _p_comb_6_T = bits(input.a_in, 6, 6) @[rca.scala 31:35]
    node _p_comb_6_T_1 = bits(input.b_in, 6, 6) @[rca.scala 31:51]
    node _p_comb_6_T_2 = xor(_p_comb_6_T, _p_comb_6_T_1) @[rca.scala 31:39]
    node _p_comb_6_T_3 = bits(_p_comb_6_T_2, 0, 0) @[rca.scala 31:56]
    p_comb[6] <= _p_comb_6_T_3 @[rca.scala 31:21]
    node _s_comb_6_T = xor(p_comb[6], c_comb[6]) @[rca.scala 32:34]
    s_comb[6] <= _s_comb_6_T @[rca.scala 32:21]
    node _c_comb_7_T = and(c_comb[6], p_comb[6]) @[rca.scala 33:34]
    node _c_comb_7_T_1 = or(_c_comb_7_T, g_comb[6]) @[rca.scala 33:46]
    c_comb[7] <= _c_comb_7_T_1 @[rca.scala 33:21]
    node _g_comb_7_T = bits(input.a_in, 7, 7) @[rca.scala 30:35]
    node _g_comb_7_T_1 = bits(input.b_in, 7, 7) @[rca.scala 30:51]
    node _g_comb_7_T_2 = and(_g_comb_7_T, _g_comb_7_T_1) @[rca.scala 30:39]
    node _g_comb_7_T_3 = bits(_g_comb_7_T_2, 0, 0) @[rca.scala 30:56]
    g_comb[7] <= _g_comb_7_T_3 @[rca.scala 30:21]
    node _p_comb_7_T = bits(input.a_in, 7, 7) @[rca.scala 31:35]
    node _p_comb_7_T_1 = bits(input.b_in, 7, 7) @[rca.scala 31:51]
    node _p_comb_7_T_2 = xor(_p_comb_7_T, _p_comb_7_T_1) @[rca.scala 31:39]
    node _p_comb_7_T_3 = bits(_p_comb_7_T_2, 0, 0) @[rca.scala 31:56]
    p_comb[7] <= _p_comb_7_T_3 @[rca.scala 31:21]
    node _s_comb_7_T = xor(p_comb[7], c_comb[7]) @[rca.scala 32:34]
    s_comb[7] <= _s_comb_7_T @[rca.scala 32:21]
    node _c_comb_8_T = and(c_comb[7], p_comb[7]) @[rca.scala 33:34]
    node _c_comb_8_T_1 = or(_c_comb_8_T, g_comb[7]) @[rca.scala 33:46]
    c_comb[8] <= _c_comb_8_T_1 @[rca.scala 33:21]
    node _g_comb_8_T = bits(input.a_in, 8, 8) @[rca.scala 30:35]
    node _g_comb_8_T_1 = bits(input.b_in, 8, 8) @[rca.scala 30:51]
    node _g_comb_8_T_2 = and(_g_comb_8_T, _g_comb_8_T_1) @[rca.scala 30:39]
    node _g_comb_8_T_3 = bits(_g_comb_8_T_2, 0, 0) @[rca.scala 30:56]
    g_comb[8] <= _g_comb_8_T_3 @[rca.scala 30:21]
    node _p_comb_8_T = bits(input.a_in, 8, 8) @[rca.scala 31:35]
    node _p_comb_8_T_1 = bits(input.b_in, 8, 8) @[rca.scala 31:51]
    node _p_comb_8_T_2 = xor(_p_comb_8_T, _p_comb_8_T_1) @[rca.scala 31:39]
    node _p_comb_8_T_3 = bits(_p_comb_8_T_2, 0, 0) @[rca.scala 31:56]
    p_comb[8] <= _p_comb_8_T_3 @[rca.scala 31:21]
    node _s_comb_8_T = xor(p_comb[8], c_comb[8]) @[rca.scala 32:34]
    s_comb[8] <= _s_comb_8_T @[rca.scala 32:21]
    node _c_comb_9_T = and(c_comb[8], p_comb[8]) @[rca.scala 33:34]
    node _c_comb_9_T_1 = or(_c_comb_9_T, g_comb[8]) @[rca.scala 33:46]
    c_comb[9] <= _c_comb_9_T_1 @[rca.scala 33:21]
    node _g_comb_9_T = bits(input.a_in, 9, 9) @[rca.scala 30:35]
    node _g_comb_9_T_1 = bits(input.b_in, 9, 9) @[rca.scala 30:51]
    node _g_comb_9_T_2 = and(_g_comb_9_T, _g_comb_9_T_1) @[rca.scala 30:39]
    node _g_comb_9_T_3 = bits(_g_comb_9_T_2, 0, 0) @[rca.scala 30:56]
    g_comb[9] <= _g_comb_9_T_3 @[rca.scala 30:21]
    node _p_comb_9_T = bits(input.a_in, 9, 9) @[rca.scala 31:35]
    node _p_comb_9_T_1 = bits(input.b_in, 9, 9) @[rca.scala 31:51]
    node _p_comb_9_T_2 = xor(_p_comb_9_T, _p_comb_9_T_1) @[rca.scala 31:39]
    node _p_comb_9_T_3 = bits(_p_comb_9_T_2, 0, 0) @[rca.scala 31:56]
    p_comb[9] <= _p_comb_9_T_3 @[rca.scala 31:21]
    node _s_comb_9_T = xor(p_comb[9], c_comb[9]) @[rca.scala 32:34]
    s_comb[9] <= _s_comb_9_T @[rca.scala 32:21]
    node _c_comb_10_T = and(c_comb[9], p_comb[9]) @[rca.scala 33:34]
    node _c_comb_10_T_1 = or(_c_comb_10_T, g_comb[9]) @[rca.scala 33:46]
    c_comb[10] <= _c_comb_10_T_1 @[rca.scala 33:21]
    node _g_comb_10_T = bits(input.a_in, 10, 10) @[rca.scala 30:35]
    node _g_comb_10_T_1 = bits(input.b_in, 10, 10) @[rca.scala 30:51]
    node _g_comb_10_T_2 = and(_g_comb_10_T, _g_comb_10_T_1) @[rca.scala 30:39]
    node _g_comb_10_T_3 = bits(_g_comb_10_T_2, 0, 0) @[rca.scala 30:56]
    g_comb[10] <= _g_comb_10_T_3 @[rca.scala 30:21]
    node _p_comb_10_T = bits(input.a_in, 10, 10) @[rca.scala 31:35]
    node _p_comb_10_T_1 = bits(input.b_in, 10, 10) @[rca.scala 31:51]
    node _p_comb_10_T_2 = xor(_p_comb_10_T, _p_comb_10_T_1) @[rca.scala 31:39]
    node _p_comb_10_T_3 = bits(_p_comb_10_T_2, 0, 0) @[rca.scala 31:56]
    p_comb[10] <= _p_comb_10_T_3 @[rca.scala 31:21]
    node _s_comb_10_T = xor(p_comb[10], c_comb[10]) @[rca.scala 32:34]
    s_comb[10] <= _s_comb_10_T @[rca.scala 32:21]
    node _c_comb_11_T = and(c_comb[10], p_comb[10]) @[rca.scala 33:34]
    node _c_comb_11_T_1 = or(_c_comb_11_T, g_comb[10]) @[rca.scala 33:46]
    c_comb[11] <= _c_comb_11_T_1 @[rca.scala 33:21]
    node _g_comb_11_T = bits(input.a_in, 11, 11) @[rca.scala 30:35]
    node _g_comb_11_T_1 = bits(input.b_in, 11, 11) @[rca.scala 30:51]
    node _g_comb_11_T_2 = and(_g_comb_11_T, _g_comb_11_T_1) @[rca.scala 30:39]
    node _g_comb_11_T_3 = bits(_g_comb_11_T_2, 0, 0) @[rca.scala 30:56]
    g_comb[11] <= _g_comb_11_T_3 @[rca.scala 30:21]
    node _p_comb_11_T = bits(input.a_in, 11, 11) @[rca.scala 31:35]
    node _p_comb_11_T_1 = bits(input.b_in, 11, 11) @[rca.scala 31:51]
    node _p_comb_11_T_2 = xor(_p_comb_11_T, _p_comb_11_T_1) @[rca.scala 31:39]
    node _p_comb_11_T_3 = bits(_p_comb_11_T_2, 0, 0) @[rca.scala 31:56]
    p_comb[11] <= _p_comb_11_T_3 @[rca.scala 31:21]
    node _s_comb_11_T = xor(p_comb[11], c_comb[11]) @[rca.scala 32:34]
    s_comb[11] <= _s_comb_11_T @[rca.scala 32:21]
    node _c_comb_12_T = and(c_comb[11], p_comb[11]) @[rca.scala 33:34]
    node _c_comb_12_T_1 = or(_c_comb_12_T, g_comb[11]) @[rca.scala 33:46]
    c_comb[12] <= _c_comb_12_T_1 @[rca.scala 33:21]
    node _g_comb_12_T = bits(input.a_in, 12, 12) @[rca.scala 30:35]
    node _g_comb_12_T_1 = bits(input.b_in, 12, 12) @[rca.scala 30:51]
    node _g_comb_12_T_2 = and(_g_comb_12_T, _g_comb_12_T_1) @[rca.scala 30:39]
    node _g_comb_12_T_3 = bits(_g_comb_12_T_2, 0, 0) @[rca.scala 30:56]
    g_comb[12] <= _g_comb_12_T_3 @[rca.scala 30:21]
    node _p_comb_12_T = bits(input.a_in, 12, 12) @[rca.scala 31:35]
    node _p_comb_12_T_1 = bits(input.b_in, 12, 12) @[rca.scala 31:51]
    node _p_comb_12_T_2 = xor(_p_comb_12_T, _p_comb_12_T_1) @[rca.scala 31:39]
    node _p_comb_12_T_3 = bits(_p_comb_12_T_2, 0, 0) @[rca.scala 31:56]
    p_comb[12] <= _p_comb_12_T_3 @[rca.scala 31:21]
    node _s_comb_12_T = xor(p_comb[12], c_comb[12]) @[rca.scala 32:34]
    s_comb[12] <= _s_comb_12_T @[rca.scala 32:21]
    node _c_comb_13_T = and(c_comb[12], p_comb[12]) @[rca.scala 33:34]
    node _c_comb_13_T_1 = or(_c_comb_13_T, g_comb[12]) @[rca.scala 33:46]
    c_comb[13] <= _c_comb_13_T_1 @[rca.scala 33:21]
    node _g_comb_13_T = bits(input.a_in, 13, 13) @[rca.scala 30:35]
    node _g_comb_13_T_1 = bits(input.b_in, 13, 13) @[rca.scala 30:51]
    node _g_comb_13_T_2 = and(_g_comb_13_T, _g_comb_13_T_1) @[rca.scala 30:39]
    node _g_comb_13_T_3 = bits(_g_comb_13_T_2, 0, 0) @[rca.scala 30:56]
    g_comb[13] <= _g_comb_13_T_3 @[rca.scala 30:21]
    node _p_comb_13_T = bits(input.a_in, 13, 13) @[rca.scala 31:35]
    node _p_comb_13_T_1 = bits(input.b_in, 13, 13) @[rca.scala 31:51]
    node _p_comb_13_T_2 = xor(_p_comb_13_T, _p_comb_13_T_1) @[rca.scala 31:39]
    node _p_comb_13_T_3 = bits(_p_comb_13_T_2, 0, 0) @[rca.scala 31:56]
    p_comb[13] <= _p_comb_13_T_3 @[rca.scala 31:21]
    node _s_comb_13_T = xor(p_comb[13], c_comb[13]) @[rca.scala 32:34]
    s_comb[13] <= _s_comb_13_T @[rca.scala 32:21]
    node _c_comb_14_T = and(c_comb[13], p_comb[13]) @[rca.scala 33:34]
    node _c_comb_14_T_1 = or(_c_comb_14_T, g_comb[13]) @[rca.scala 33:46]
    c_comb[14] <= _c_comb_14_T_1 @[rca.scala 33:21]
    node _g_comb_14_T = bits(input.a_in, 14, 14) @[rca.scala 30:35]
    node _g_comb_14_T_1 = bits(input.b_in, 14, 14) @[rca.scala 30:51]
    node _g_comb_14_T_2 = and(_g_comb_14_T, _g_comb_14_T_1) @[rca.scala 30:39]
    node _g_comb_14_T_3 = bits(_g_comb_14_T_2, 0, 0) @[rca.scala 30:56]
    g_comb[14] <= _g_comb_14_T_3 @[rca.scala 30:21]
    node _p_comb_14_T = bits(input.a_in, 14, 14) @[rca.scala 31:35]
    node _p_comb_14_T_1 = bits(input.b_in, 14, 14) @[rca.scala 31:51]
    node _p_comb_14_T_2 = xor(_p_comb_14_T, _p_comb_14_T_1) @[rca.scala 31:39]
    node _p_comb_14_T_3 = bits(_p_comb_14_T_2, 0, 0) @[rca.scala 31:56]
    p_comb[14] <= _p_comb_14_T_3 @[rca.scala 31:21]
    node _s_comb_14_T = xor(p_comb[14], c_comb[14]) @[rca.scala 32:34]
    s_comb[14] <= _s_comb_14_T @[rca.scala 32:21]
    node _c_comb_15_T = and(c_comb[14], p_comb[14]) @[rca.scala 33:34]
    node _c_comb_15_T_1 = or(_c_comb_15_T, g_comb[14]) @[rca.scala 33:46]
    c_comb[15] <= _c_comb_15_T_1 @[rca.scala 33:21]
    node _g_comb_15_T = bits(input.a_in, 15, 15) @[rca.scala 30:35]
    node _g_comb_15_T_1 = bits(input.b_in, 15, 15) @[rca.scala 30:51]
    node _g_comb_15_T_2 = and(_g_comb_15_T, _g_comb_15_T_1) @[rca.scala 30:39]
    node _g_comb_15_T_3 = bits(_g_comb_15_T_2, 0, 0) @[rca.scala 30:56]
    g_comb[15] <= _g_comb_15_T_3 @[rca.scala 30:21]
    node _p_comb_15_T = bits(input.a_in, 15, 15) @[rca.scala 31:35]
    node _p_comb_15_T_1 = bits(input.b_in, 15, 15) @[rca.scala 31:51]
    node _p_comb_15_T_2 = xor(_p_comb_15_T, _p_comb_15_T_1) @[rca.scala 31:39]
    node _p_comb_15_T_3 = bits(_p_comb_15_T_2, 0, 0) @[rca.scala 31:56]
    p_comb[15] <= _p_comb_15_T_3 @[rca.scala 31:21]
    node _s_comb_15_T = xor(p_comb[15], c_comb[15]) @[rca.scala 32:34]
    s_comb[15] <= _s_comb_15_T @[rca.scala 32:21]
    node _c_comb_16_T = and(c_comb[15], p_comb[15]) @[rca.scala 33:34]
    node _c_comb_16_T_1 = or(_c_comb_16_T, g_comb[15]) @[rca.scala 33:46]
    c_comb[16] <= _c_comb_16_T_1 @[rca.scala 33:21]
    node output_S_lo_lo_lo = cat(s_comb[1], s_comb[0]) @[rca.scala 36:24]
    node output_S_lo_lo_hi = cat(s_comb[3], s_comb[2]) @[rca.scala 36:24]
    node output_S_lo_lo = cat(output_S_lo_lo_hi, output_S_lo_lo_lo) @[rca.scala 36:24]
    node output_S_lo_hi_lo = cat(s_comb[5], s_comb[4]) @[rca.scala 36:24]
    node output_S_lo_hi_hi = cat(s_comb[7], s_comb[6]) @[rca.scala 36:24]
    node output_S_lo_hi = cat(output_S_lo_hi_hi, output_S_lo_hi_lo) @[rca.scala 36:24]
    node output_S_lo = cat(output_S_lo_hi, output_S_lo_lo) @[rca.scala 36:24]
    node output_S_hi_lo_lo = cat(s_comb[9], s_comb[8]) @[rca.scala 36:24]
    node output_S_hi_lo_hi = cat(s_comb[11], s_comb[10]) @[rca.scala 36:24]
    node output_S_hi_lo = cat(output_S_hi_lo_hi, output_S_hi_lo_lo) @[rca.scala 36:24]
    node output_S_hi_hi_lo = cat(s_comb[13], s_comb[12]) @[rca.scala 36:24]
    node output_S_hi_hi_hi = cat(s_comb[15], s_comb[14]) @[rca.scala 36:24]
    node output_S_hi_hi = cat(output_S_hi_hi_hi, output_S_hi_hi_lo) @[rca.scala 36:24]
    node output_S_hi = cat(output_S_hi_hi, output_S_hi_lo) @[rca.scala 36:24]
    node _output_S_T = cat(output_S_hi, output_S_lo) @[rca.scala 36:24]
    node _output_S_T_1 = asSInt(_output_S_T) @[rca.scala 36:31]
    output.S <= _output_S_T_1 @[rca.scala 36:14]
    node _output_C_T = asSInt(c_comb[16]) @[rca.scala 37:40]
    output.C <= _output_C_T @[rca.scala 37:14]

  module MacUnit :
    input clock : Clock
    input reset : Reset
    output io : { flip in_a : SInt<4>, flip in_b : SInt<4>, flip in_c : SInt<16>, out_c : SInt<16>}

    inst mul of Multiplier @[MacUnit.scala 15:19]
    mul.clock <= clock
    mul.reset <= reset
    inst rca of RCA_1 @[MacUnit.scala 16:19]
    rca.clock <= clock
    rca.reset <= reset
    mul.input.multiplicand <= io.in_a @[MacUnit.scala 18:26]
    mul.input.multiplier <= io.in_b @[MacUnit.scala 19:26]
    node _rca_input_a_in_T = bits(mul.output.product, 7, 7) @[MacUnit.scala 21:71]
    node _rca_input_a_in_T_1 = bits(_rca_input_a_in_T, 0, 0) @[Bitwise.scala 77:15]
    node _rca_input_a_in_T_2 = mux(_rca_input_a_in_T_1, UInt<8>("hff"), UInt<8>("h0")) @[Bitwise.scala 77:12]
    node rca_input_a_in_lo = asUInt(mul.output.product) @[Cat.scala 33:92]
    node _rca_input_a_in_T_3 = cat(_rca_input_a_in_T_2, rca_input_a_in_lo) @[Cat.scala 33:92]
    node _rca_input_a_in_T_4 = asSInt(_rca_input_a_in_T_3) @[MacUnit.scala 21:108]
    rca.input.a_in <= _rca_input_a_in_T_4 @[MacUnit.scala 21:19]
    rca.input.b_in <= io.in_c @[MacUnit.scala 22:19]
    rca.input.c_in <= asSInt(UInt<16>("h0")) @[MacUnit.scala 23:19]
    io.out_c <= rca.output.S @[MacUnit.scala 24:19]

  module PE :
    input clock : Clock
    input reset : Reset
    output io : { flip in_control : { ctrl_sa_send_data : UInt<1>}, flip in_a : SInt<4>, flip in_b : SInt<4>, flip in_c : SInt<16>, out_control : { ctrl_sa_send_data : UInt<1>}, out_a : SInt<4>, out_b : SInt<4>, out_c : SInt<16>}

    reg a_reg : SInt<4>, clock with :
      reset => (reset, asSInt(UInt<4>("h0"))) @[PE.scala 24:22]
    reg b_reg : SInt<4>, clock with :
      reset => (reset, asSInt(UInt<4>("h0"))) @[PE.scala 25:22]
    reg c_reg : SInt<16>, clock with :
      reset => (reset, asSInt(UInt<16>("h0"))) @[PE.scala 26:22]
    inst mac of MacUnit @[PE.scala 28:19]
    mac.clock <= clock
    mac.reset <= reset
    mac.io.in_a <= io.in_a @[PE.scala 29:15]
    mac.io.in_b <= io.in_b @[PE.scala 30:15]
    mac.io.in_c <= c_reg @[PE.scala 31:15]
    a_reg <= io.in_a @[PE.scala 33:9]
    b_reg <= io.in_b @[PE.scala 34:9]
    node _c_reg_T = mux(io.in_control.ctrl_sa_send_data, io.in_c, mac.io.out_c) @[PE.scala 36:15]
    c_reg <= _c_reg_T @[PE.scala 36:9]
    io.out_a <= a_reg @[PE.scala 38:12]
    io.out_b <= b_reg @[PE.scala 39:12]
    io.out_c <= c_reg @[PE.scala 40:12]
    io.out_control <= io.in_control @[PE.scala 42:18]

  module booth2Encoder_1 :
    input clock : Clock
    input reset : Reset
    output input : { flip multiplier : SInt<4>}
    output output : { X2 : UInt<2>, inv : UInt<2>, set0 : UInt<2>}

    wire multiplier2 : UInt<5> @[booth2_encoder.scala 22:27]
    wire bits : UInt<3>[2] @[booth2_encoder.scala 23:27]
    wire X2Bools : UInt<1>[2] @[booth2_encoder.scala 25:30]
    X2Bools[0] <= UInt<1>("h0") @[booth2_encoder.scala 25:30]
    X2Bools[1] <= UInt<1>("h0") @[booth2_encoder.scala 25:30]
    wire invBools : UInt<1>[2] @[booth2_encoder.scala 26:30]
    invBools[0] <= UInt<1>("h0") @[booth2_encoder.scala 26:30]
    invBools[1] <= UInt<1>("h0") @[booth2_encoder.scala 26:30]
    wire set0Bools : UInt<1>[2] @[booth2_encoder.scala 27:30]
    set0Bools[0] <= UInt<1>("h0") @[booth2_encoder.scala 27:30]
    set0Bools[1] <= UInt<1>("h0") @[booth2_encoder.scala 27:30]
    node multiplier2_hi = asUInt(input.multiplier) @[Cat.scala 33:92]
    node _multiplier2_T = cat(multiplier2_hi, UInt<1>("h0")) @[Cat.scala 33:92]
    multiplier2 <= _multiplier2_T @[booth2_encoder.scala 29:17]
    node _bits_0_T = bits(multiplier2, 2, 0) @[booth2_encoder.scala 32:31]
    bits[0] <= _bits_0_T @[booth2_encoder.scala 32:17]
    node _bits_1_T = bits(multiplier2, 4, 2) @[booth2_encoder.scala 32:31]
    bits[1] <= _bits_1_T @[booth2_encoder.scala 32:17]
    node _X2Bools_0_T = bits(bits[0], 0, 0) @[booth2_encoder.scala 36:35]
    node _X2Bools_0_T_1 = bits(bits[0], 1, 1) @[booth2_encoder.scala 36:46]
    node _X2Bools_0_T_2 = xor(_X2Bools_0_T, _X2Bools_0_T_1) @[booth2_encoder.scala 36:38]
    node _X2Bools_0_T_3 = not(_X2Bools_0_T_2) @[booth2_encoder.scala 36:26]
    node _X2Bools_0_T_4 = bits(_X2Bools_0_T_3, 0, 0) @[booth2_encoder.scala 36:52]
    X2Bools[0] <= _X2Bools_0_T_4 @[booth2_encoder.scala 36:22]
    node _invBools_0_T = bits(bits[0], 2, 2) @[booth2_encoder.scala 37:32]
    node _invBools_0_T_1 = bits(_invBools_0_T, 0, 0) @[booth2_encoder.scala 37:36]
    invBools[0] <= _invBools_0_T_1 @[booth2_encoder.scala 37:22]
    node _set0Bools_0_T = andr(bits[0]) @[booth2_encoder.scala 38:33]
    node _set0Bools_0_T_1 = not(bits[0]) @[booth2_encoder.scala 38:48]
    node _set0Bools_0_T_2 = andr(_set0Bools_0_T_1) @[booth2_encoder.scala 38:58]
    node _set0Bools_0_T_3 = bits(_set0Bools_0_T_2, 0, 0) @[booth2_encoder.scala 38:63]
    node _set0Bools_0_T_4 = or(_set0Bools_0_T, _set0Bools_0_T_3) @[booth2_encoder.scala 38:45]
    set0Bools[0] <= _set0Bools_0_T_4 @[booth2_encoder.scala 38:22]
    node _X2Bools_1_T = bits(bits[1], 0, 0) @[booth2_encoder.scala 36:35]
    node _X2Bools_1_T_1 = bits(bits[1], 1, 1) @[booth2_encoder.scala 36:46]
    node _X2Bools_1_T_2 = xor(_X2Bools_1_T, _X2Bools_1_T_1) @[booth2_encoder.scala 36:38]
    node _X2Bools_1_T_3 = not(_X2Bools_1_T_2) @[booth2_encoder.scala 36:26]
    node _X2Bools_1_T_4 = bits(_X2Bools_1_T_3, 0, 0) @[booth2_encoder.scala 36:52]
    X2Bools[1] <= _X2Bools_1_T_4 @[booth2_encoder.scala 36:22]
    node _invBools_1_T = bits(bits[1], 2, 2) @[booth2_encoder.scala 37:32]
    node _invBools_1_T_1 = bits(_invBools_1_T, 0, 0) @[booth2_encoder.scala 37:36]
    invBools[1] <= _invBools_1_T_1 @[booth2_encoder.scala 37:22]
    node _set0Bools_1_T = andr(bits[1]) @[booth2_encoder.scala 38:33]
    node _set0Bools_1_T_1 = not(bits[1]) @[booth2_encoder.scala 38:48]
    node _set0Bools_1_T_2 = andr(_set0Bools_1_T_1) @[booth2_encoder.scala 38:58]
    node _set0Bools_1_T_3 = bits(_set0Bools_1_T_2, 0, 0) @[booth2_encoder.scala 38:63]
    node _set0Bools_1_T_4 = or(_set0Bools_1_T, _set0Bools_1_T_3) @[booth2_encoder.scala 38:45]
    set0Bools[1] <= _set0Bools_1_T_4 @[booth2_encoder.scala 38:22]
    node _output_X2_T = cat(X2Bools[1], X2Bools[0]) @[booth2_encoder.scala 42:28]
    output.X2 <= _output_X2_T @[booth2_encoder.scala 42:17]
    node _output_inv_T = cat(invBools[1], invBools[0]) @[booth2_encoder.scala 43:29]
    output.inv <= _output_inv_T @[booth2_encoder.scala 43:17]
    node _output_set0_T = cat(set0Bools[1], set0Bools[0]) @[booth2_encoder.scala 44:30]
    output.set0 <= _output_set0_T @[booth2_encoder.scala 44:17]

  module ppGenerator_1 :
    input clock : Clock
    input reset : Reset
    output inputData : { flip multiplicand : SInt<4>}
    output inputCtrl : { flip X2 : UInt<2>, flip inv : UInt<2>, flip Set0 : UInt<2>}
    output outputData : { pp_out : SInt<8>[2], sig_out : SInt<8>}

    wire E : UInt<1>[2] @[pp_generator.scala 28:26]
    wire E_inv : UInt<1>[2] @[pp_generator.scala 29:26]
    wire pp_X2 : SInt<5>[2] @[pp_generator.scala 31:26]
    wire pp_set : SInt<5>[2] @[pp_generator.scala 32:26]
    wire pp_inv : SInt<5>[2] @[pp_generator.scala 33:26]
    wire pp_temp : SInt<8>[2] @[pp_generator.scala 34:26]
    wire _pp_WIRE : SInt<8>[2] @[pp_generator.scala 36:37]
    _pp_WIRE[0] <= asSInt(UInt<8>("h0")) @[pp_generator.scala 36:37]
    _pp_WIRE[1] <= asSInt(UInt<8>("h0")) @[pp_generator.scala 36:37]
    reg pp : SInt<8>[2], clock with :
      reset => (reset, _pp_WIRE) @[pp_generator.scala 36:29]
    reg sign_com : SInt<8>, clock with :
      reset => (reset, asSInt(UInt<8>("h0"))) @[pp_generator.scala 37:29]
    node _pp_X2_0_T = bits(inputCtrl.X2, 0, 0) @[pp_generator.scala 40:38]
    node _pp_X2_0_T_1 = bits(_pp_X2_0_T, 0, 0) @[pp_generator.scala 40:42]
    node pp_X2_0_lo = asUInt(asSInt(UInt<1>("h0"))) @[Cat.scala 33:92]
    node pp_X2_0_hi = asUInt(inputData.multiplicand) @[Cat.scala 33:92]
    node _pp_X2_0_T_2 = cat(pp_X2_0_hi, pp_X2_0_lo) @[Cat.scala 33:92]
    node _pp_X2_0_T_3 = bits(inputData.multiplicand, 3, 3) @[pp_generator.scala 41:51]
    node pp_X2_0_lo_1 = asUInt(inputData.multiplicand) @[Cat.scala 33:92]
    node _pp_X2_0_T_4 = cat(_pp_X2_0_T_3, pp_X2_0_lo_1) @[Cat.scala 33:92]
    node _pp_X2_0_T_5 = mux(_pp_X2_0_T_1, _pp_X2_0_T_2, _pp_X2_0_T_4) @[pp_generator.scala 40:25]
    node _pp_X2_0_T_6 = asSInt(_pp_X2_0_T_5) @[pp_generator.scala 41:90]
    pp_X2[0] <= _pp_X2_0_T_6 @[pp_generator.scala 40:19]
    node _pp_set_0_T = bits(inputCtrl.Set0, 0, 0) @[pp_generator.scala 42:40]
    node _pp_set_0_T_1 = bits(_pp_set_0_T, 0, 0) @[pp_generator.scala 42:44]
    node _pp_set_0_T_2 = mux(_pp_set_0_T_1, asSInt(UInt<5>("h0")), pp_X2[0]) @[pp_generator.scala 42:25]
    pp_set[0] <= _pp_set_0_T_2 @[pp_generator.scala 42:19]
    node _pp_inv_0_T = bits(inputCtrl.inv, 0, 0) @[pp_generator.scala 43:39]
    node _pp_inv_0_T_1 = bits(_pp_inv_0_T, 0, 0) @[pp_generator.scala 43:43]
    node _pp_inv_0_T_2 = not(pp_set[0]) @[pp_generator.scala 43:51]
    node _pp_inv_0_T_3 = asSInt(_pp_inv_0_T_2) @[pp_generator.scala 43:51]
    node _pp_inv_0_T_4 = mux(_pp_inv_0_T_1, _pp_inv_0_T_3, pp_set[0]) @[pp_generator.scala 43:25]
    pp_inv[0] <= _pp_inv_0_T_4 @[pp_generator.scala 43:19]
    node _E_inv_0_T = bits(inputCtrl.Set0, 0, 0) @[pp_generator.scala 44:40]
    node _E_inv_0_T_1 = bits(_E_inv_0_T, 0, 0) @[pp_generator.scala 44:44]
    node _E_inv_0_T_2 = bits(inputCtrl.inv, 0, 0) @[pp_generator.scala 44:65]
    node _E_inv_0_T_3 = bits(_E_inv_0_T_2, 0, 0) @[pp_generator.scala 44:69]
    node _E_inv_0_T_4 = bits(inputCtrl.inv, 0, 0) @[pp_generator.scala 44:91]
    node _E_inv_0_T_5 = bits(inputData.multiplicand, 3, 3) @[pp_generator.scala 44:117]
    node _E_inv_0_T_6 = xor(_E_inv_0_T_4, _E_inv_0_T_5) @[pp_generator.scala 44:94]
    node _E_inv_0_T_7 = bits(_E_inv_0_T_6, 0, 0) @[pp_generator.scala 44:131]
    node _E_inv_0_T_8 = mux(_E_inv_0_T_1, _E_inv_0_T_3, _E_inv_0_T_7) @[pp_generator.scala 44:25]
    E_inv[0] <= _E_inv_0_T_8 @[pp_generator.scala 44:19]
    node _E_0_T = not(E_inv[0]) @[pp_generator.scala 45:22]
    E[0] <= _E_0_T @[pp_generator.scala 45:19]
    node pp_temp_0_lo_lo = asUInt(pp_inv[0]) @[Cat.scala 33:92]
    node pp_temp_0_lo = cat(E_inv[0], pp_temp_0_lo_lo) @[Cat.scala 33:92]
    node pp_temp_0_hi = cat(E[0], E_inv[0]) @[Cat.scala 33:92]
    node _pp_temp_0_T = cat(pp_temp_0_hi, pp_temp_0_lo) @[Cat.scala 33:92]
    node _pp_temp_0_T_1 = asSInt(_pp_temp_0_T) @[pp_generator.scala 49:86]
    pp_temp[0] <= _pp_temp_0_T_1 @[pp_generator.scala 49:28]
    node _pp_X2_1_T = bits(inputCtrl.X2, 1, 1) @[pp_generator.scala 40:38]
    node _pp_X2_1_T_1 = bits(_pp_X2_1_T, 0, 0) @[pp_generator.scala 40:42]
    node pp_X2_1_lo = asUInt(asSInt(UInt<1>("h0"))) @[Cat.scala 33:92]
    node pp_X2_1_hi = asUInt(inputData.multiplicand) @[Cat.scala 33:92]
    node _pp_X2_1_T_2 = cat(pp_X2_1_hi, pp_X2_1_lo) @[Cat.scala 33:92]
    node _pp_X2_1_T_3 = bits(inputData.multiplicand, 3, 3) @[pp_generator.scala 41:51]
    node pp_X2_1_lo_1 = asUInt(inputData.multiplicand) @[Cat.scala 33:92]
    node _pp_X2_1_T_4 = cat(_pp_X2_1_T_3, pp_X2_1_lo_1) @[Cat.scala 33:92]
    node _pp_X2_1_T_5 = mux(_pp_X2_1_T_1, _pp_X2_1_T_2, _pp_X2_1_T_4) @[pp_generator.scala 40:25]
    node _pp_X2_1_T_6 = asSInt(_pp_X2_1_T_5) @[pp_generator.scala 41:90]
    pp_X2[1] <= _pp_X2_1_T_6 @[pp_generator.scala 40:19]
    node _pp_set_1_T = bits(inputCtrl.Set0, 1, 1) @[pp_generator.scala 42:40]
    node _pp_set_1_T_1 = bits(_pp_set_1_T, 0, 0) @[pp_generator.scala 42:44]
    node _pp_set_1_T_2 = mux(_pp_set_1_T_1, asSInt(UInt<5>("h0")), pp_X2[1]) @[pp_generator.scala 42:25]
    pp_set[1] <= _pp_set_1_T_2 @[pp_generator.scala 42:19]
    node _pp_inv_1_T = bits(inputCtrl.inv, 1, 1) @[pp_generator.scala 43:39]
    node _pp_inv_1_T_1 = bits(_pp_inv_1_T, 0, 0) @[pp_generator.scala 43:43]
    node _pp_inv_1_T_2 = not(pp_set[1]) @[pp_generator.scala 43:51]
    node _pp_inv_1_T_3 = asSInt(_pp_inv_1_T_2) @[pp_generator.scala 43:51]
    node _pp_inv_1_T_4 = mux(_pp_inv_1_T_1, _pp_inv_1_T_3, pp_set[1]) @[pp_generator.scala 43:25]
    pp_inv[1] <= _pp_inv_1_T_4 @[pp_generator.scala 43:19]
    node _E_inv_1_T = bits(inputCtrl.Set0, 1, 1) @[pp_generator.scala 44:40]
    node _E_inv_1_T_1 = bits(_E_inv_1_T, 0, 0) @[pp_generator.scala 44:44]
    node _E_inv_1_T_2 = bits(inputCtrl.inv, 1, 1) @[pp_generator.scala 44:65]
    node _E_inv_1_T_3 = bits(_E_inv_1_T_2, 0, 0) @[pp_generator.scala 44:69]
    node _E_inv_1_T_4 = bits(inputCtrl.inv, 1, 1) @[pp_generator.scala 44:91]
    node _E_inv_1_T_5 = bits(inputData.multiplicand, 3, 3) @[pp_generator.scala 44:117]
    node _E_inv_1_T_6 = xor(_E_inv_1_T_4, _E_inv_1_T_5) @[pp_generator.scala 44:94]
    node _E_inv_1_T_7 = bits(_E_inv_1_T_6, 0, 0) @[pp_generator.scala 44:131]
    node _E_inv_1_T_8 = mux(_E_inv_1_T_1, _E_inv_1_T_3, _E_inv_1_T_7) @[pp_generator.scala 44:25]
    E_inv[1] <= _E_inv_1_T_8 @[pp_generator.scala 44:19]
    node _E_1_T = not(E_inv[1]) @[pp_generator.scala 45:22]
    E[1] <= _E_1_T @[pp_generator.scala 45:19]
    node pp_temp_1_lo_lo = asUInt(pp_inv[1]) @[Cat.scala 33:92]
    node pp_temp_1_lo = cat(E[1], pp_temp_1_lo_lo) @[Cat.scala 33:92]
    node pp_temp_1_hi = cat(UInt<1>("h0"), UInt<1>("h1")) @[Cat.scala 33:92]
    node _pp_temp_1_T = cat(pp_temp_1_hi, pp_temp_1_lo) @[Cat.scala 33:92]
    node _pp_temp_1_T_1 = asSInt(_pp_temp_1_T) @[pp_generator.scala 55:94]
    pp_temp[1] <= _pp_temp_1_T_1 @[pp_generator.scala 55:24]
    pp[0] <= pp_temp[0] @[pp_generator.scala 61:19]
    node _pp_1_T = bits(pp_temp[1], 5, 0) @[pp_generator.scala 63:36]
    node _pp_1_T_1 = bits(inputCtrl.inv, 0, 0) @[pp_generator.scala 63:78]
    node pp_1_hi = cat(_pp_1_T, UInt<1>("h0")) @[Cat.scala 33:92]
    node _pp_1_T_2 = cat(pp_1_hi, _pp_1_T_1) @[Cat.scala 33:92]
    node _pp_1_T_3 = asSInt(_pp_1_T_2) @[pp_generator.scala 63:85]
    pp[1] <= _pp_1_T_3 @[pp_generator.scala 63:19]
    node _sign_com_T = bits(inputCtrl.inv, 1, 1) @[pp_generator.scala 68:54]
    node sign_com_hi = cat(UInt<1>("h0"), _sign_com_T) @[Cat.scala 33:92]
    node _sign_com_T_1 = cat(sign_com_hi, UInt<2>("h0")) @[Cat.scala 33:92]
    node _sign_com_T_2 = asSInt(_sign_com_T_1) @[pp_generator.scala 68:97]
    sign_com <= _sign_com_T_2 @[pp_generator.scala 68:14]
    outputData.pp_out <= pp @[pp_generator.scala 70:25]
    outputData.sig_out <= sign_com @[pp_generator.scala 71:25]

  module RCA_2 :
    input clock : Clock
    input reset : Reset
    output input : { flip a_in : SInt<8>, flip b_in : SInt<8>, flip c_in : SInt<1>}
    output output : { S : SInt<8>, C : SInt<8>}

    wire g_comb : UInt<1>[8] @[rca.scala 22:22]
    wire p_comb : UInt<1>[8] @[rca.scala 23:22]
    wire s_comb : UInt<1>[8] @[rca.scala 24:22]
    wire c_comb : UInt<1>[9] @[rca.scala 25:22]
    node _c_comb_0_T = bits(input.c_in, 0, 0) @[rca.scala 27:29]
    c_comb[0] <= _c_comb_0_T @[rca.scala 27:15]
    node _g_comb_0_T = bits(input.a_in, 0, 0) @[rca.scala 30:35]
    node _g_comb_0_T_1 = bits(input.b_in, 0, 0) @[rca.scala 30:51]
    node _g_comb_0_T_2 = and(_g_comb_0_T, _g_comb_0_T_1) @[rca.scala 30:39]
    node _g_comb_0_T_3 = bits(_g_comb_0_T_2, 0, 0) @[rca.scala 30:56]
    g_comb[0] <= _g_comb_0_T_3 @[rca.scala 30:21]
    node _p_comb_0_T = bits(input.a_in, 0, 0) @[rca.scala 31:35]
    node _p_comb_0_T_1 = bits(input.b_in, 0, 0) @[rca.scala 31:51]
    node _p_comb_0_T_2 = xor(_p_comb_0_T, _p_comb_0_T_1) @[rca.scala 31:39]
    node _p_comb_0_T_3 = bits(_p_comb_0_T_2, 0, 0) @[rca.scala 31:56]
    p_comb[0] <= _p_comb_0_T_3 @[rca.scala 31:21]
    node _s_comb_0_T = xor(p_comb[0], c_comb[0]) @[rca.scala 32:34]
    s_comb[0] <= _s_comb_0_T @[rca.scala 32:21]
    node _c_comb_1_T = and(c_comb[0], p_comb[0]) @[rca.scala 33:34]
    node _c_comb_1_T_1 = or(_c_comb_1_T, g_comb[0]) @[rca.scala 33:46]
    c_comb[1] <= _c_comb_1_T_1 @[rca.scala 33:21]
    node _g_comb_1_T = bits(input.a_in, 1, 1) @[rca.scala 30:35]
    node _g_comb_1_T_1 = bits(input.b_in, 1, 1) @[rca.scala 30:51]
    node _g_comb_1_T_2 = and(_g_comb_1_T, _g_comb_1_T_1) @[rca.scala 30:39]
    node _g_comb_1_T_3 = bits(_g_comb_1_T_2, 0, 0) @[rca.scala 30:56]
    g_comb[1] <= _g_comb_1_T_3 @[rca.scala 30:21]
    node _p_comb_1_T = bits(input.a_in, 1, 1) @[rca.scala 31:35]
    node _p_comb_1_T_1 = bits(input.b_in, 1, 1) @[rca.scala 31:51]
    node _p_comb_1_T_2 = xor(_p_comb_1_T, _p_comb_1_T_1) @[rca.scala 31:39]
    node _p_comb_1_T_3 = bits(_p_comb_1_T_2, 0, 0) @[rca.scala 31:56]
    p_comb[1] <= _p_comb_1_T_3 @[rca.scala 31:21]
    node _s_comb_1_T = xor(p_comb[1], c_comb[1]) @[rca.scala 32:34]
    s_comb[1] <= _s_comb_1_T @[rca.scala 32:21]
    node _c_comb_2_T = and(c_comb[1], p_comb[1]) @[rca.scala 33:34]
    node _c_comb_2_T_1 = or(_c_comb_2_T, g_comb[1]) @[rca.scala 33:46]
    c_comb[2] <= _c_comb_2_T_1 @[rca.scala 33:21]
    node _g_comb_2_T = bits(input.a_in, 2, 2) @[rca.scala 30:35]
    node _g_comb_2_T_1 = bits(input.b_in, 2, 2) @[rca.scala 30:51]
    node _g_comb_2_T_2 = and(_g_comb_2_T, _g_comb_2_T_1) @[rca.scala 30:39]
    node _g_comb_2_T_3 = bits(_g_comb_2_T_2, 0, 0) @[rca.scala 30:56]
    g_comb[2] <= _g_comb_2_T_3 @[rca.scala 30:21]
    node _p_comb_2_T = bits(input.a_in, 2, 2) @[rca.scala 31:35]
    node _p_comb_2_T_1 = bits(input.b_in, 2, 2) @[rca.scala 31:51]
    node _p_comb_2_T_2 = xor(_p_comb_2_T, _p_comb_2_T_1) @[rca.scala 31:39]
    node _p_comb_2_T_3 = bits(_p_comb_2_T_2, 0, 0) @[rca.scala 31:56]
    p_comb[2] <= _p_comb_2_T_3 @[rca.scala 31:21]
    node _s_comb_2_T = xor(p_comb[2], c_comb[2]) @[rca.scala 32:34]
    s_comb[2] <= _s_comb_2_T @[rca.scala 32:21]
    node _c_comb_3_T = and(c_comb[2], p_comb[2]) @[rca.scala 33:34]
    node _c_comb_3_T_1 = or(_c_comb_3_T, g_comb[2]) @[rca.scala 33:46]
    c_comb[3] <= _c_comb_3_T_1 @[rca.scala 33:21]
    node _g_comb_3_T = bits(input.a_in, 3, 3) @[rca.scala 30:35]
    node _g_comb_3_T_1 = bits(input.b_in, 3, 3) @[rca.scala 30:51]
    node _g_comb_3_T_2 = and(_g_comb_3_T, _g_comb_3_T_1) @[rca.scala 30:39]
    node _g_comb_3_T_3 = bits(_g_comb_3_T_2, 0, 0) @[rca.scala 30:56]
    g_comb[3] <= _g_comb_3_T_3 @[rca.scala 30:21]
    node _p_comb_3_T = bits(input.a_in, 3, 3) @[rca.scala 31:35]
    node _p_comb_3_T_1 = bits(input.b_in, 3, 3) @[rca.scala 31:51]
    node _p_comb_3_T_2 = xor(_p_comb_3_T, _p_comb_3_T_1) @[rca.scala 31:39]
    node _p_comb_3_T_3 = bits(_p_comb_3_T_2, 0, 0) @[rca.scala 31:56]
    p_comb[3] <= _p_comb_3_T_3 @[rca.scala 31:21]
    node _s_comb_3_T = xor(p_comb[3], c_comb[3]) @[rca.scala 32:34]
    s_comb[3] <= _s_comb_3_T @[rca.scala 32:21]
    node _c_comb_4_T = and(c_comb[3], p_comb[3]) @[rca.scala 33:34]
    node _c_comb_4_T_1 = or(_c_comb_4_T, g_comb[3]) @[rca.scala 33:46]
    c_comb[4] <= _c_comb_4_T_1 @[rca.scala 33:21]
    node _g_comb_4_T = bits(input.a_in, 4, 4) @[rca.scala 30:35]
    node _g_comb_4_T_1 = bits(input.b_in, 4, 4) @[rca.scala 30:51]
    node _g_comb_4_T_2 = and(_g_comb_4_T, _g_comb_4_T_1) @[rca.scala 30:39]
    node _g_comb_4_T_3 = bits(_g_comb_4_T_2, 0, 0) @[rca.scala 30:56]
    g_comb[4] <= _g_comb_4_T_3 @[rca.scala 30:21]
    node _p_comb_4_T = bits(input.a_in, 4, 4) @[rca.scala 31:35]
    node _p_comb_4_T_1 = bits(input.b_in, 4, 4) @[rca.scala 31:51]
    node _p_comb_4_T_2 = xor(_p_comb_4_T, _p_comb_4_T_1) @[rca.scala 31:39]
    node _p_comb_4_T_3 = bits(_p_comb_4_T_2, 0, 0) @[rca.scala 31:56]
    p_comb[4] <= _p_comb_4_T_3 @[rca.scala 31:21]
    node _s_comb_4_T = xor(p_comb[4], c_comb[4]) @[rca.scala 32:34]
    s_comb[4] <= _s_comb_4_T @[rca.scala 32:21]
    node _c_comb_5_T = and(c_comb[4], p_comb[4]) @[rca.scala 33:34]
    node _c_comb_5_T_1 = or(_c_comb_5_T, g_comb[4]) @[rca.scala 33:46]
    c_comb[5] <= _c_comb_5_T_1 @[rca.scala 33:21]
    node _g_comb_5_T = bits(input.a_in, 5, 5) @[rca.scala 30:35]
    node _g_comb_5_T_1 = bits(input.b_in, 5, 5) @[rca.scala 30:51]
    node _g_comb_5_T_2 = and(_g_comb_5_T, _g_comb_5_T_1) @[rca.scala 30:39]
    node _g_comb_5_T_3 = bits(_g_comb_5_T_2, 0, 0) @[rca.scala 30:56]
    g_comb[5] <= _g_comb_5_T_3 @[rca.scala 30:21]
    node _p_comb_5_T = bits(input.a_in, 5, 5) @[rca.scala 31:35]
    node _p_comb_5_T_1 = bits(input.b_in, 5, 5) @[rca.scala 31:51]
    node _p_comb_5_T_2 = xor(_p_comb_5_T, _p_comb_5_T_1) @[rca.scala 31:39]
    node _p_comb_5_T_3 = bits(_p_comb_5_T_2, 0, 0) @[rca.scala 31:56]
    p_comb[5] <= _p_comb_5_T_3 @[rca.scala 31:21]
    node _s_comb_5_T = xor(p_comb[5], c_comb[5]) @[rca.scala 32:34]
    s_comb[5] <= _s_comb_5_T @[rca.scala 32:21]
    node _c_comb_6_T = and(c_comb[5], p_comb[5]) @[rca.scala 33:34]
    node _c_comb_6_T_1 = or(_c_comb_6_T, g_comb[5]) @[rca.scala 33:46]
    c_comb[6] <= _c_comb_6_T_1 @[rca.scala 33:21]
    node _g_comb_6_T = bits(input.a_in, 6, 6) @[rca.scala 30:35]
    node _g_comb_6_T_1 = bits(input.b_in, 6, 6) @[rca.scala 30:51]
    node _g_comb_6_T_2 = and(_g_comb_6_T, _g_comb_6_T_1) @[rca.scala 30:39]
    node _g_comb_6_T_3 = bits(_g_comb_6_T_2, 0, 0) @[rca.scala 30:56]
    g_comb[6] <= _g_comb_6_T_3 @[rca.scala 30:21]
    node _p_comb_6_T = bits(input.a_in, 6, 6) @[rca.scala 31:35]
    node _p_comb_6_T_1 = bits(input.b_in, 6, 6) @[rca.scala 31:51]
    node _p_comb_6_T_2 = xor(_p_comb_6_T, _p_comb_6_T_1) @[rca.scala 31:39]
    node _p_comb_6_T_3 = bits(_p_comb_6_T_2, 0, 0) @[rca.scala 31:56]
    p_comb[6] <= _p_comb_6_T_3 @[rca.scala 31:21]
    node _s_comb_6_T = xor(p_comb[6], c_comb[6]) @[rca.scala 32:34]
    s_comb[6] <= _s_comb_6_T @[rca.scala 32:21]
    node _c_comb_7_T = and(c_comb[6], p_comb[6]) @[rca.scala 33:34]
    node _c_comb_7_T_1 = or(_c_comb_7_T, g_comb[6]) @[rca.scala 33:46]
    c_comb[7] <= _c_comb_7_T_1 @[rca.scala 33:21]
    node _g_comb_7_T = bits(input.a_in, 7, 7) @[rca.scala 30:35]
    node _g_comb_7_T_1 = bits(input.b_in, 7, 7) @[rca.scala 30:51]
    node _g_comb_7_T_2 = and(_g_comb_7_T, _g_comb_7_T_1) @[rca.scala 30:39]
    node _g_comb_7_T_3 = bits(_g_comb_7_T_2, 0, 0) @[rca.scala 30:56]
    g_comb[7] <= _g_comb_7_T_3 @[rca.scala 30:21]
    node _p_comb_7_T = bits(input.a_in, 7, 7) @[rca.scala 31:35]
    node _p_comb_7_T_1 = bits(input.b_in, 7, 7) @[rca.scala 31:51]
    node _p_comb_7_T_2 = xor(_p_comb_7_T, _p_comb_7_T_1) @[rca.scala 31:39]
    node _p_comb_7_T_3 = bits(_p_comb_7_T_2, 0, 0) @[rca.scala 31:56]
    p_comb[7] <= _p_comb_7_T_3 @[rca.scala 31:21]
    node _s_comb_7_T = xor(p_comb[7], c_comb[7]) @[rca.scala 32:34]
    s_comb[7] <= _s_comb_7_T @[rca.scala 32:21]
    node _c_comb_8_T = and(c_comb[7], p_comb[7]) @[rca.scala 33:34]
    node _c_comb_8_T_1 = or(_c_comb_8_T, g_comb[7]) @[rca.scala 33:46]
    c_comb[8] <= _c_comb_8_T_1 @[rca.scala 33:21]
    node output_S_lo_lo = cat(s_comb[1], s_comb[0]) @[rca.scala 36:24]
    node output_S_lo_hi = cat(s_comb[3], s_comb[2]) @[rca.scala 36:24]
    node output_S_lo = cat(output_S_lo_hi, output_S_lo_lo) @[rca.scala 36:24]
    node output_S_hi_lo = cat(s_comb[5], s_comb[4]) @[rca.scala 36:24]
    node output_S_hi_hi = cat(s_comb[7], s_comb[6]) @[rca.scala 36:24]
    node output_S_hi = cat(output_S_hi_hi, output_S_hi_lo) @[rca.scala 36:24]
    node _output_S_T = cat(output_S_hi, output_S_lo) @[rca.scala 36:24]
    node _output_S_T_1 = asSInt(_output_S_T) @[rca.scala 36:31]
    output.S <= _output_S_T_1 @[rca.scala 36:14]
    node _output_C_T = asSInt(c_comb[8]) @[rca.scala 37:40]
    output.C <= _output_C_T @[rca.scala 37:14]

  module pp_compressor3_2_1 :
    input clock : Clock
    input reset : Reset
    output input : { flip pp0_in : SInt<8>, flip pp1_in : SInt<8>, flip pp2_in : SInt<8>}
    output output : { S : SInt<8>, C : SInt<8>}

    wire g_comb : UInt<1>[8] @[pp_compressor3_2.scala 22:22]
    wire p_comb : UInt<1>[8] @[pp_compressor3_2.scala 23:22]
    wire s_comb : UInt<1>[8] @[pp_compressor3_2.scala 24:22]
    wire c_comb : UInt<1>[8] @[pp_compressor3_2.scala 25:22]
    node _g_comb_0_T = bits(input.pp0_in, 0, 0) @[pp_compressor3_2.scala 28:35]
    node _g_comb_0_T_1 = bits(input.pp1_in, 0, 0) @[pp_compressor3_2.scala 28:53]
    node _g_comb_0_T_2 = and(_g_comb_0_T, _g_comb_0_T_1) @[pp_compressor3_2.scala 28:39]
    node _g_comb_0_T_3 = bits(_g_comb_0_T_2, 0, 0) @[pp_compressor3_2.scala 28:58]
    g_comb[0] <= _g_comb_0_T_3 @[pp_compressor3_2.scala 28:19]
    node _p_comb_0_T = bits(input.pp0_in, 0, 0) @[pp_compressor3_2.scala 29:35]
    node _p_comb_0_T_1 = bits(input.pp1_in, 0, 0) @[pp_compressor3_2.scala 29:53]
    node _p_comb_0_T_2 = xor(_p_comb_0_T, _p_comb_0_T_1) @[pp_compressor3_2.scala 29:39]
    node _p_comb_0_T_3 = bits(_p_comb_0_T_2, 0, 0) @[pp_compressor3_2.scala 29:58]
    p_comb[0] <= _p_comb_0_T_3 @[pp_compressor3_2.scala 29:19]
    node _s_comb_0_T = bits(input.pp2_in, 0, 0) @[pp_compressor3_2.scala 30:46]
    node _s_comb_0_T_1 = bits(_s_comb_0_T, 0, 0) @[pp_compressor3_2.scala 30:50]
    node _s_comb_0_T_2 = xor(p_comb[0], _s_comb_0_T_1) @[pp_compressor3_2.scala 30:32]
    s_comb[0] <= _s_comb_0_T_2 @[pp_compressor3_2.scala 30:19]
    node _c_comb_0_T = bits(input.pp2_in, 0, 0) @[pp_compressor3_2.scala 31:34]
    node _c_comb_0_T_1 = bits(_c_comb_0_T, 0, 0) @[pp_compressor3_2.scala 31:38]
    node _c_comb_0_T_2 = and(_c_comb_0_T_1, p_comb[0]) @[pp_compressor3_2.scala 31:45]
    node _c_comb_0_T_3 = or(_c_comb_0_T_2, g_comb[0]) @[pp_compressor3_2.scala 31:57]
    c_comb[0] <= _c_comb_0_T_3 @[pp_compressor3_2.scala 31:19]
    node _g_comb_1_T = bits(input.pp0_in, 1, 1) @[pp_compressor3_2.scala 28:35]
    node _g_comb_1_T_1 = bits(input.pp1_in, 1, 1) @[pp_compressor3_2.scala 28:53]
    node _g_comb_1_T_2 = and(_g_comb_1_T, _g_comb_1_T_1) @[pp_compressor3_2.scala 28:39]
    node _g_comb_1_T_3 = bits(_g_comb_1_T_2, 0, 0) @[pp_compressor3_2.scala 28:58]
    g_comb[1] <= _g_comb_1_T_3 @[pp_compressor3_2.scala 28:19]
    node _p_comb_1_T = bits(input.pp0_in, 1, 1) @[pp_compressor3_2.scala 29:35]
    node _p_comb_1_T_1 = bits(input.pp1_in, 1, 1) @[pp_compressor3_2.scala 29:53]
    node _p_comb_1_T_2 = xor(_p_comb_1_T, _p_comb_1_T_1) @[pp_compressor3_2.scala 29:39]
    node _p_comb_1_T_3 = bits(_p_comb_1_T_2, 0, 0) @[pp_compressor3_2.scala 29:58]
    p_comb[1] <= _p_comb_1_T_3 @[pp_compressor3_2.scala 29:19]
    node _s_comb_1_T = bits(input.pp2_in, 1, 1) @[pp_compressor3_2.scala 30:46]
    node _s_comb_1_T_1 = bits(_s_comb_1_T, 0, 0) @[pp_compressor3_2.scala 30:50]
    node _s_comb_1_T_2 = xor(p_comb[1], _s_comb_1_T_1) @[pp_compressor3_2.scala 30:32]
    s_comb[1] <= _s_comb_1_T_2 @[pp_compressor3_2.scala 30:19]
    node _c_comb_1_T = bits(input.pp2_in, 1, 1) @[pp_compressor3_2.scala 31:34]
    node _c_comb_1_T_1 = bits(_c_comb_1_T, 0, 0) @[pp_compressor3_2.scala 31:38]
    node _c_comb_1_T_2 = and(_c_comb_1_T_1, p_comb[1]) @[pp_compressor3_2.scala 31:45]
    node _c_comb_1_T_3 = or(_c_comb_1_T_2, g_comb[1]) @[pp_compressor3_2.scala 31:57]
    c_comb[1] <= _c_comb_1_T_3 @[pp_compressor3_2.scala 31:19]
    node _g_comb_2_T = bits(input.pp0_in, 2, 2) @[pp_compressor3_2.scala 28:35]
    node _g_comb_2_T_1 = bits(input.pp1_in, 2, 2) @[pp_compressor3_2.scala 28:53]
    node _g_comb_2_T_2 = and(_g_comb_2_T, _g_comb_2_T_1) @[pp_compressor3_2.scala 28:39]
    node _g_comb_2_T_3 = bits(_g_comb_2_T_2, 0, 0) @[pp_compressor3_2.scala 28:58]
    g_comb[2] <= _g_comb_2_T_3 @[pp_compressor3_2.scala 28:19]
    node _p_comb_2_T = bits(input.pp0_in, 2, 2) @[pp_compressor3_2.scala 29:35]
    node _p_comb_2_T_1 = bits(input.pp1_in, 2, 2) @[pp_compressor3_2.scala 29:53]
    node _p_comb_2_T_2 = xor(_p_comb_2_T, _p_comb_2_T_1) @[pp_compressor3_2.scala 29:39]
    node _p_comb_2_T_3 = bits(_p_comb_2_T_2, 0, 0) @[pp_compressor3_2.scala 29:58]
    p_comb[2] <= _p_comb_2_T_3 @[pp_compressor3_2.scala 29:19]
    node _s_comb_2_T = bits(input.pp2_in, 2, 2) @[pp_compressor3_2.scala 30:46]
    node _s_comb_2_T_1 = bits(_s_comb_2_T, 0, 0) @[pp_compressor3_2.scala 30:50]
    node _s_comb_2_T_2 = xor(p_comb[2], _s_comb_2_T_1) @[pp_compressor3_2.scala 30:32]
    s_comb[2] <= _s_comb_2_T_2 @[pp_compressor3_2.scala 30:19]
    node _c_comb_2_T = bits(input.pp2_in, 2, 2) @[pp_compressor3_2.scala 31:34]
    node _c_comb_2_T_1 = bits(_c_comb_2_T, 0, 0) @[pp_compressor3_2.scala 31:38]
    node _c_comb_2_T_2 = and(_c_comb_2_T_1, p_comb[2]) @[pp_compressor3_2.scala 31:45]
    node _c_comb_2_T_3 = or(_c_comb_2_T_2, g_comb[2]) @[pp_compressor3_2.scala 31:57]
    c_comb[2] <= _c_comb_2_T_3 @[pp_compressor3_2.scala 31:19]
    node _g_comb_3_T = bits(input.pp0_in, 3, 3) @[pp_compressor3_2.scala 28:35]
    node _g_comb_3_T_1 = bits(input.pp1_in, 3, 3) @[pp_compressor3_2.scala 28:53]
    node _g_comb_3_T_2 = and(_g_comb_3_T, _g_comb_3_T_1) @[pp_compressor3_2.scala 28:39]
    node _g_comb_3_T_3 = bits(_g_comb_3_T_2, 0, 0) @[pp_compressor3_2.scala 28:58]
    g_comb[3] <= _g_comb_3_T_3 @[pp_compressor3_2.scala 28:19]
    node _p_comb_3_T = bits(input.pp0_in, 3, 3) @[pp_compressor3_2.scala 29:35]
    node _p_comb_3_T_1 = bits(input.pp1_in, 3, 3) @[pp_compressor3_2.scala 29:53]
    node _p_comb_3_T_2 = xor(_p_comb_3_T, _p_comb_3_T_1) @[pp_compressor3_2.scala 29:39]
    node _p_comb_3_T_3 = bits(_p_comb_3_T_2, 0, 0) @[pp_compressor3_2.scala 29:58]
    p_comb[3] <= _p_comb_3_T_3 @[pp_compressor3_2.scala 29:19]
    node _s_comb_3_T = bits(input.pp2_in, 3, 3) @[pp_compressor3_2.scala 30:46]
    node _s_comb_3_T_1 = bits(_s_comb_3_T, 0, 0) @[pp_compressor3_2.scala 30:50]
    node _s_comb_3_T_2 = xor(p_comb[3], _s_comb_3_T_1) @[pp_compressor3_2.scala 30:32]
    s_comb[3] <= _s_comb_3_T_2 @[pp_compressor3_2.scala 30:19]
    node _c_comb_3_T = bits(input.pp2_in, 3, 3) @[pp_compressor3_2.scala 31:34]
    node _c_comb_3_T_1 = bits(_c_comb_3_T, 0, 0) @[pp_compressor3_2.scala 31:38]
    node _c_comb_3_T_2 = and(_c_comb_3_T_1, p_comb[3]) @[pp_compressor3_2.scala 31:45]
    node _c_comb_3_T_3 = or(_c_comb_3_T_2, g_comb[3]) @[pp_compressor3_2.scala 31:57]
    c_comb[3] <= _c_comb_3_T_3 @[pp_compressor3_2.scala 31:19]
    node _g_comb_4_T = bits(input.pp0_in, 4, 4) @[pp_compressor3_2.scala 28:35]
    node _g_comb_4_T_1 = bits(input.pp1_in, 4, 4) @[pp_compressor3_2.scala 28:53]
    node _g_comb_4_T_2 = and(_g_comb_4_T, _g_comb_4_T_1) @[pp_compressor3_2.scala 28:39]
    node _g_comb_4_T_3 = bits(_g_comb_4_T_2, 0, 0) @[pp_compressor3_2.scala 28:58]
    g_comb[4] <= _g_comb_4_T_3 @[pp_compressor3_2.scala 28:19]
    node _p_comb_4_T = bits(input.pp0_in, 4, 4) @[pp_compressor3_2.scala 29:35]
    node _p_comb_4_T_1 = bits(input.pp1_in, 4, 4) @[pp_compressor3_2.scala 29:53]
    node _p_comb_4_T_2 = xor(_p_comb_4_T, _p_comb_4_T_1) @[pp_compressor3_2.scala 29:39]
    node _p_comb_4_T_3 = bits(_p_comb_4_T_2, 0, 0) @[pp_compressor3_2.scala 29:58]
    p_comb[4] <= _p_comb_4_T_3 @[pp_compressor3_2.scala 29:19]
    node _s_comb_4_T = bits(input.pp2_in, 4, 4) @[pp_compressor3_2.scala 30:46]
    node _s_comb_4_T_1 = bits(_s_comb_4_T, 0, 0) @[pp_compressor3_2.scala 30:50]
    node _s_comb_4_T_2 = xor(p_comb[4], _s_comb_4_T_1) @[pp_compressor3_2.scala 30:32]
    s_comb[4] <= _s_comb_4_T_2 @[pp_compressor3_2.scala 30:19]
    node _c_comb_4_T = bits(input.pp2_in, 4, 4) @[pp_compressor3_2.scala 31:34]
    node _c_comb_4_T_1 = bits(_c_comb_4_T, 0, 0) @[pp_compressor3_2.scala 31:38]
    node _c_comb_4_T_2 = and(_c_comb_4_T_1, p_comb[4]) @[pp_compressor3_2.scala 31:45]
    node _c_comb_4_T_3 = or(_c_comb_4_T_2, g_comb[4]) @[pp_compressor3_2.scala 31:57]
    c_comb[4] <= _c_comb_4_T_3 @[pp_compressor3_2.scala 31:19]
    node _g_comb_5_T = bits(input.pp0_in, 5, 5) @[pp_compressor3_2.scala 28:35]
    node _g_comb_5_T_1 = bits(input.pp1_in, 5, 5) @[pp_compressor3_2.scala 28:53]
    node _g_comb_5_T_2 = and(_g_comb_5_T, _g_comb_5_T_1) @[pp_compressor3_2.scala 28:39]
    node _g_comb_5_T_3 = bits(_g_comb_5_T_2, 0, 0) @[pp_compressor3_2.scala 28:58]
    g_comb[5] <= _g_comb_5_T_3 @[pp_compressor3_2.scala 28:19]
    node _p_comb_5_T = bits(input.pp0_in, 5, 5) @[pp_compressor3_2.scala 29:35]
    node _p_comb_5_T_1 = bits(input.pp1_in, 5, 5) @[pp_compressor3_2.scala 29:53]
    node _p_comb_5_T_2 = xor(_p_comb_5_T, _p_comb_5_T_1) @[pp_compressor3_2.scala 29:39]
    node _p_comb_5_T_3 = bits(_p_comb_5_T_2, 0, 0) @[pp_compressor3_2.scala 29:58]
    p_comb[5] <= _p_comb_5_T_3 @[pp_compressor3_2.scala 29:19]
    node _s_comb_5_T = bits(input.pp2_in, 5, 5) @[pp_compressor3_2.scala 30:46]
    node _s_comb_5_T_1 = bits(_s_comb_5_T, 0, 0) @[pp_compressor3_2.scala 30:50]
    node _s_comb_5_T_2 = xor(p_comb[5], _s_comb_5_T_1) @[pp_compressor3_2.scala 30:32]
    s_comb[5] <= _s_comb_5_T_2 @[pp_compressor3_2.scala 30:19]
    node _c_comb_5_T = bits(input.pp2_in, 5, 5) @[pp_compressor3_2.scala 31:34]
    node _c_comb_5_T_1 = bits(_c_comb_5_T, 0, 0) @[pp_compressor3_2.scala 31:38]
    node _c_comb_5_T_2 = and(_c_comb_5_T_1, p_comb[5]) @[pp_compressor3_2.scala 31:45]
    node _c_comb_5_T_3 = or(_c_comb_5_T_2, g_comb[5]) @[pp_compressor3_2.scala 31:57]
    c_comb[5] <= _c_comb_5_T_3 @[pp_compressor3_2.scala 31:19]
    node _g_comb_6_T = bits(input.pp0_in, 6, 6) @[pp_compressor3_2.scala 28:35]
    node _g_comb_6_T_1 = bits(input.pp1_in, 6, 6) @[pp_compressor3_2.scala 28:53]
    node _g_comb_6_T_2 = and(_g_comb_6_T, _g_comb_6_T_1) @[pp_compressor3_2.scala 28:39]
    node _g_comb_6_T_3 = bits(_g_comb_6_T_2, 0, 0) @[pp_compressor3_2.scala 28:58]
    g_comb[6] <= _g_comb_6_T_3 @[pp_compressor3_2.scala 28:19]
    node _p_comb_6_T = bits(input.pp0_in, 6, 6) @[pp_compressor3_2.scala 29:35]
    node _p_comb_6_T_1 = bits(input.pp1_in, 6, 6) @[pp_compressor3_2.scala 29:53]
    node _p_comb_6_T_2 = xor(_p_comb_6_T, _p_comb_6_T_1) @[pp_compressor3_2.scala 29:39]
    node _p_comb_6_T_3 = bits(_p_comb_6_T_2, 0, 0) @[pp_compressor3_2.scala 29:58]
    p_comb[6] <= _p_comb_6_T_3 @[pp_compressor3_2.scala 29:19]
    node _s_comb_6_T = bits(input.pp2_in, 6, 6) @[pp_compressor3_2.scala 30:46]
    node _s_comb_6_T_1 = bits(_s_comb_6_T, 0, 0) @[pp_compressor3_2.scala 30:50]
    node _s_comb_6_T_2 = xor(p_comb[6], _s_comb_6_T_1) @[pp_compressor3_2.scala 30:32]
    s_comb[6] <= _s_comb_6_T_2 @[pp_compressor3_2.scala 30:19]
    node _c_comb_6_T = bits(input.pp2_in, 6, 6) @[pp_compressor3_2.scala 31:34]
    node _c_comb_6_T_1 = bits(_c_comb_6_T, 0, 0) @[pp_compressor3_2.scala 31:38]
    node _c_comb_6_T_2 = and(_c_comb_6_T_1, p_comb[6]) @[pp_compressor3_2.scala 31:45]
    node _c_comb_6_T_3 = or(_c_comb_6_T_2, g_comb[6]) @[pp_compressor3_2.scala 31:57]
    c_comb[6] <= _c_comb_6_T_3 @[pp_compressor3_2.scala 31:19]
    node _g_comb_7_T = bits(input.pp0_in, 7, 7) @[pp_compressor3_2.scala 28:35]
    node _g_comb_7_T_1 = bits(input.pp1_in, 7, 7) @[pp_compressor3_2.scala 28:53]
    node _g_comb_7_T_2 = and(_g_comb_7_T, _g_comb_7_T_1) @[pp_compressor3_2.scala 28:39]
    node _g_comb_7_T_3 = bits(_g_comb_7_T_2, 0, 0) @[pp_compressor3_2.scala 28:58]
    g_comb[7] <= _g_comb_7_T_3 @[pp_compressor3_2.scala 28:19]
    node _p_comb_7_T = bits(input.pp0_in, 7, 7) @[pp_compressor3_2.scala 29:35]
    node _p_comb_7_T_1 = bits(input.pp1_in, 7, 7) @[pp_compressor3_2.scala 29:53]
    node _p_comb_7_T_2 = xor(_p_comb_7_T, _p_comb_7_T_1) @[pp_compressor3_2.scala 29:39]
    node _p_comb_7_T_3 = bits(_p_comb_7_T_2, 0, 0) @[pp_compressor3_2.scala 29:58]
    p_comb[7] <= _p_comb_7_T_3 @[pp_compressor3_2.scala 29:19]
    node _s_comb_7_T = bits(input.pp2_in, 7, 7) @[pp_compressor3_2.scala 30:46]
    node _s_comb_7_T_1 = bits(_s_comb_7_T, 0, 0) @[pp_compressor3_2.scala 30:50]
    node _s_comb_7_T_2 = xor(p_comb[7], _s_comb_7_T_1) @[pp_compressor3_2.scala 30:32]
    s_comb[7] <= _s_comb_7_T_2 @[pp_compressor3_2.scala 30:19]
    node _c_comb_7_T = bits(input.pp2_in, 7, 7) @[pp_compressor3_2.scala 31:34]
    node _c_comb_7_T_1 = bits(_c_comb_7_T, 0, 0) @[pp_compressor3_2.scala 31:38]
    node _c_comb_7_T_2 = and(_c_comb_7_T_1, p_comb[7]) @[pp_compressor3_2.scala 31:45]
    node _c_comb_7_T_3 = or(_c_comb_7_T_2, g_comb[7]) @[pp_compressor3_2.scala 31:57]
    c_comb[7] <= _c_comb_7_T_3 @[pp_compressor3_2.scala 31:19]
    node output_S_lo_lo = cat(s_comb[1], s_comb[0]) @[pp_compressor3_2.scala 34:24]
    node output_S_lo_hi = cat(s_comb[3], s_comb[2]) @[pp_compressor3_2.scala 34:24]
    node output_S_lo = cat(output_S_lo_hi, output_S_lo_lo) @[pp_compressor3_2.scala 34:24]
    node output_S_hi_lo = cat(s_comb[5], s_comb[4]) @[pp_compressor3_2.scala 34:24]
    node output_S_hi_hi = cat(s_comb[7], s_comb[6]) @[pp_compressor3_2.scala 34:24]
    node output_S_hi = cat(output_S_hi_hi, output_S_hi_lo) @[pp_compressor3_2.scala 34:24]
    node _output_S_T = cat(output_S_hi, output_S_lo) @[pp_compressor3_2.scala 34:24]
    node _output_S_T_1 = asSInt(_output_S_T) @[pp_compressor3_2.scala 34:31]
    output.S <= _output_S_T_1 @[pp_compressor3_2.scala 34:14]
    node output_C_lo_lo = cat(c_comb[1], c_comb[0]) @[pp_compressor3_2.scala 35:29]
    node output_C_lo_hi = cat(c_comb[3], c_comb[2]) @[pp_compressor3_2.scala 35:29]
    node output_C_lo = cat(output_C_lo_hi, output_C_lo_lo) @[pp_compressor3_2.scala 35:29]
    node output_C_hi_lo = cat(c_comb[5], c_comb[4]) @[pp_compressor3_2.scala 35:29]
    node output_C_hi_hi = cat(c_comb[7], c_comb[6]) @[pp_compressor3_2.scala 35:29]
    node output_C_hi = cat(output_C_hi_hi, output_C_hi_lo) @[pp_compressor3_2.scala 35:29]
    node _output_C_T = cat(output_C_hi, output_C_lo) @[pp_compressor3_2.scala 35:29]
    node _output_C_T_1 = bits(_output_C_T, 6, 0) @[pp_compressor3_2.scala 35:36]
    node _output_C_T_2 = cat(_output_C_T_1, UInt<1>("h0")) @[Cat.scala 33:92]
    node _output_C_T_3 = asSInt(_output_C_T_2) @[pp_compressor3_2.scala 35:61]
    output.C <= _output_C_T_3 @[pp_compressor3_2.scala 35:14]

  module wallaceTree_1 :
    input clock : Clock
    input reset : Reset
    output io : { flip data_i : SInt<8>[3], data_o : SInt<8>}

    inst rca of RCA_2 @[wallace_tree.scala 13:19]
    rca.clock <= clock
    rca.reset <= reset
    wire _rca_in_WIRE : SInt<8>[2] @[wallace_tree.scala 52:32]
    _rca_in_WIRE[0] <= asSInt(UInt<8>("h0")) @[wallace_tree.scala 52:32]
    _rca_in_WIRE[1] <= asSInt(UInt<8>("h0")) @[wallace_tree.scala 52:32]
    wire rca_in : SInt<8>[2]
    rca_in <= _rca_in_WIRE
    wire _l1_csa_in_WIRE : SInt<8>[3] @[wallace_tree.scala 55:36]
    _l1_csa_in_WIRE[0] <= asSInt(UInt<8>("h0")) @[wallace_tree.scala 55:36]
    _l1_csa_in_WIRE[1] <= asSInt(UInt<8>("h0")) @[wallace_tree.scala 55:36]
    _l1_csa_in_WIRE[2] <= asSInt(UInt<8>("h0")) @[wallace_tree.scala 55:36]
    wire l1_csa_in : SInt<8>[3]
    l1_csa_in <= _l1_csa_in_WIRE
    wire _l1_csa_os_WIRE : SInt<8>[1] @[wallace_tree.scala 56:36]
    _l1_csa_os_WIRE[0] <= asSInt(UInt<8>("h0")) @[wallace_tree.scala 56:36]
    wire l1_csa_os : SInt<8>[1]
    l1_csa_os <= _l1_csa_os_WIRE
    wire _l1_csa_oc_WIRE : SInt<8>[1] @[wallace_tree.scala 57:36]
    _l1_csa_oc_WIRE[0] <= asSInt(UInt<8>("h0")) @[wallace_tree.scala 57:36]
    wire l1_csa_oc : SInt<8>[1]
    l1_csa_oc <= _l1_csa_oc_WIRE
    wire _l1_csa_out_WIRE : SInt<8>[2] @[wallace_tree.scala 58:36]
    _l1_csa_out_WIRE[0] <= asSInt(UInt<8>("h0")) @[wallace_tree.scala 58:36]
    _l1_csa_out_WIRE[1] <= asSInt(UInt<8>("h0")) @[wallace_tree.scala 58:36]
    wire l1_csa_out : SInt<8>[2]
    l1_csa_out <= _l1_csa_out_WIRE
    inst layer1CSA_0 of pp_compressor3_2_1 @[wallace_tree.scala 59:44]
    layer1CSA_0.clock <= clock
    layer1CSA_0.reset <= reset
    l1_csa_in[0] <= io.data_i[0] @[wallace_tree.scala 61:43]
    l1_csa_in[1] <= io.data_i[1] @[wallace_tree.scala 61:43]
    l1_csa_in[2] <= io.data_i[2] @[wallace_tree.scala 61:43]
    layer1CSA_0.input.pp0_in <= l1_csa_in[0] @[wallace_tree.scala 63:31]
    layer1CSA_0.input.pp1_in <= l1_csa_in[1] @[wallace_tree.scala 64:31]
    layer1CSA_0.input.pp2_in <= l1_csa_in[2] @[wallace_tree.scala 65:31]
    l1_csa_os[0] <= layer1CSA_0.output.S @[wallace_tree.scala 66:31]
    l1_csa_oc[0] <= layer1CSA_0.output.C @[wallace_tree.scala 67:31]
    l1_csa_out[0] <= l1_csa_os[0] @[wallace_tree.scala 68:33]
    l1_csa_out[1] <= l1_csa_oc[0] @[wallace_tree.scala 69:35]
    rca_in <= l1_csa_out @[wallace_tree.scala 77:12]
    rca.input.a_in <= rca_in[0] @[wallace_tree.scala 250:18]
    rca.input.b_in <= rca_in[1] @[wallace_tree.scala 251:18]
    rca.input.c_in <= asSInt(UInt<1>("h0")) @[wallace_tree.scala 252:18]
    io.data_o <= rca.output.S @[wallace_tree.scala 253:18]

  module Multiplier_1 :
    input clock : Clock
    input reset : Reset
    output input : { flip multiplicand : SInt<4>, flip multiplier : SInt<4>}
    output output : { product : SInt<8>}

    inst booth2_encoder of booth2Encoder_1 @[multiplier.scala 21:34]
    booth2_encoder.clock <= clock
    booth2_encoder.reset <= reset
    inst pp_generator of ppGenerator_1 @[multiplier.scala 22:34]
    pp_generator.clock <= clock
    pp_generator.reset <= reset
    inst wallace_tree of wallaceTree_1 @[multiplier.scala 23:34]
    wallace_tree.clock <= clock
    wallace_tree.reset <= reset
    booth2_encoder.input.multiplier <= input.multiplier @[multiplier.scala 25:37]
    pp_generator.inputData.multiplicand <= input.multiplicand @[multiplier.scala 27:41]
    pp_generator.inputCtrl.X2 <= booth2_encoder.output.X2 @[multiplier.scala 28:41]
    pp_generator.inputCtrl.inv <= booth2_encoder.output.inv @[multiplier.scala 29:41]
    pp_generator.inputCtrl.Set0 <= booth2_encoder.output.set0 @[multiplier.scala 30:41]
    wallace_tree.io.data_i[0] <= pp_generator.outputData.pp_out[0] @[multiplier.scala 33:35]
    wallace_tree.io.data_i[1] <= pp_generator.outputData.pp_out[1] @[multiplier.scala 33:35]
    wallace_tree.io.data_i[2] <= pp_generator.outputData.sig_out @[multiplier.scala 35:40]
    output.product <= wallace_tree.io.data_o @[multiplier.scala 37:41]

  module RCA_3 :
    input clock : Clock
    input reset : Reset
    output input : { flip a_in : SInt<16>, flip b_in : SInt<16>, flip c_in : SInt<1>}
    output output : { S : SInt<16>, C : SInt<16>}

    wire g_comb : UInt<1>[16] @[rca.scala 22:22]
    wire p_comb : UInt<1>[16] @[rca.scala 23:22]
    wire s_comb : UInt<1>[16] @[rca.scala 24:22]
    wire c_comb : UInt<1>[17] @[rca.scala 25:22]
    node _c_comb_0_T = bits(input.c_in, 0, 0) @[rca.scala 27:29]
    c_comb[0] <= _c_comb_0_T @[rca.scala 27:15]
    node _g_comb_0_T = bits(input.a_in, 0, 0) @[rca.scala 30:35]
    node _g_comb_0_T_1 = bits(input.b_in, 0, 0) @[rca.scala 30:51]
    node _g_comb_0_T_2 = and(_g_comb_0_T, _g_comb_0_T_1) @[rca.scala 30:39]
    node _g_comb_0_T_3 = bits(_g_comb_0_T_2, 0, 0) @[rca.scala 30:56]
    g_comb[0] <= _g_comb_0_T_3 @[rca.scala 30:21]
    node _p_comb_0_T = bits(input.a_in, 0, 0) @[rca.scala 31:35]
    node _p_comb_0_T_1 = bits(input.b_in, 0, 0) @[rca.scala 31:51]
    node _p_comb_0_T_2 = xor(_p_comb_0_T, _p_comb_0_T_1) @[rca.scala 31:39]
    node _p_comb_0_T_3 = bits(_p_comb_0_T_2, 0, 0) @[rca.scala 31:56]
    p_comb[0] <= _p_comb_0_T_3 @[rca.scala 31:21]
    node _s_comb_0_T = xor(p_comb[0], c_comb[0]) @[rca.scala 32:34]
    s_comb[0] <= _s_comb_0_T @[rca.scala 32:21]
    node _c_comb_1_T = and(c_comb[0], p_comb[0]) @[rca.scala 33:34]
    node _c_comb_1_T_1 = or(_c_comb_1_T, g_comb[0]) @[rca.scala 33:46]
    c_comb[1] <= _c_comb_1_T_1 @[rca.scala 33:21]
    node _g_comb_1_T = bits(input.a_in, 1, 1) @[rca.scala 30:35]
    node _g_comb_1_T_1 = bits(input.b_in, 1, 1) @[rca.scala 30:51]
    node _g_comb_1_T_2 = and(_g_comb_1_T, _g_comb_1_T_1) @[rca.scala 30:39]
    node _g_comb_1_T_3 = bits(_g_comb_1_T_2, 0, 0) @[rca.scala 30:56]
    g_comb[1] <= _g_comb_1_T_3 @[rca.scala 30:21]
    node _p_comb_1_T = bits(input.a_in, 1, 1) @[rca.scala 31:35]
    node _p_comb_1_T_1 = bits(input.b_in, 1, 1) @[rca.scala 31:51]
    node _p_comb_1_T_2 = xor(_p_comb_1_T, _p_comb_1_T_1) @[rca.scala 31:39]
    node _p_comb_1_T_3 = bits(_p_comb_1_T_2, 0, 0) @[rca.scala 31:56]
    p_comb[1] <= _p_comb_1_T_3 @[rca.scala 31:21]
    node _s_comb_1_T = xor(p_comb[1], c_comb[1]) @[rca.scala 32:34]
    s_comb[1] <= _s_comb_1_T @[rca.scala 32:21]
    node _c_comb_2_T = and(c_comb[1], p_comb[1]) @[rca.scala 33:34]
    node _c_comb_2_T_1 = or(_c_comb_2_T, g_comb[1]) @[rca.scala 33:46]
    c_comb[2] <= _c_comb_2_T_1 @[rca.scala 33:21]
    node _g_comb_2_T = bits(input.a_in, 2, 2) @[rca.scala 30:35]
    node _g_comb_2_T_1 = bits(input.b_in, 2, 2) @[rca.scala 30:51]
    node _g_comb_2_T_2 = and(_g_comb_2_T, _g_comb_2_T_1) @[rca.scala 30:39]
    node _g_comb_2_T_3 = bits(_g_comb_2_T_2, 0, 0) @[rca.scala 30:56]
    g_comb[2] <= _g_comb_2_T_3 @[rca.scala 30:21]
    node _p_comb_2_T = bits(input.a_in, 2, 2) @[rca.scala 31:35]
    node _p_comb_2_T_1 = bits(input.b_in, 2, 2) @[rca.scala 31:51]
    node _p_comb_2_T_2 = xor(_p_comb_2_T, _p_comb_2_T_1) @[rca.scala 31:39]
    node _p_comb_2_T_3 = bits(_p_comb_2_T_2, 0, 0) @[rca.scala 31:56]
    p_comb[2] <= _p_comb_2_T_3 @[rca.scala 31:21]
    node _s_comb_2_T = xor(p_comb[2], c_comb[2]) @[rca.scala 32:34]
    s_comb[2] <= _s_comb_2_T @[rca.scala 32:21]
    node _c_comb_3_T = and(c_comb[2], p_comb[2]) @[rca.scala 33:34]
    node _c_comb_3_T_1 = or(_c_comb_3_T, g_comb[2]) @[rca.scala 33:46]
    c_comb[3] <= _c_comb_3_T_1 @[rca.scala 33:21]
    node _g_comb_3_T = bits(input.a_in, 3, 3) @[rca.scala 30:35]
    node _g_comb_3_T_1 = bits(input.b_in, 3, 3) @[rca.scala 30:51]
    node _g_comb_3_T_2 = and(_g_comb_3_T, _g_comb_3_T_1) @[rca.scala 30:39]
    node _g_comb_3_T_3 = bits(_g_comb_3_T_2, 0, 0) @[rca.scala 30:56]
    g_comb[3] <= _g_comb_3_T_3 @[rca.scala 30:21]
    node _p_comb_3_T = bits(input.a_in, 3, 3) @[rca.scala 31:35]
    node _p_comb_3_T_1 = bits(input.b_in, 3, 3) @[rca.scala 31:51]
    node _p_comb_3_T_2 = xor(_p_comb_3_T, _p_comb_3_T_1) @[rca.scala 31:39]
    node _p_comb_3_T_3 = bits(_p_comb_3_T_2, 0, 0) @[rca.scala 31:56]
    p_comb[3] <= _p_comb_3_T_3 @[rca.scala 31:21]
    node _s_comb_3_T = xor(p_comb[3], c_comb[3]) @[rca.scala 32:34]
    s_comb[3] <= _s_comb_3_T @[rca.scala 32:21]
    node _c_comb_4_T = and(c_comb[3], p_comb[3]) @[rca.scala 33:34]
    node _c_comb_4_T_1 = or(_c_comb_4_T, g_comb[3]) @[rca.scala 33:46]
    c_comb[4] <= _c_comb_4_T_1 @[rca.scala 33:21]
    node _g_comb_4_T = bits(input.a_in, 4, 4) @[rca.scala 30:35]
    node _g_comb_4_T_1 = bits(input.b_in, 4, 4) @[rca.scala 30:51]
    node _g_comb_4_T_2 = and(_g_comb_4_T, _g_comb_4_T_1) @[rca.scala 30:39]
    node _g_comb_4_T_3 = bits(_g_comb_4_T_2, 0, 0) @[rca.scala 30:56]
    g_comb[4] <= _g_comb_4_T_3 @[rca.scala 30:21]
    node _p_comb_4_T = bits(input.a_in, 4, 4) @[rca.scala 31:35]
    node _p_comb_4_T_1 = bits(input.b_in, 4, 4) @[rca.scala 31:51]
    node _p_comb_4_T_2 = xor(_p_comb_4_T, _p_comb_4_T_1) @[rca.scala 31:39]
    node _p_comb_4_T_3 = bits(_p_comb_4_T_2, 0, 0) @[rca.scala 31:56]
    p_comb[4] <= _p_comb_4_T_3 @[rca.scala 31:21]
    node _s_comb_4_T = xor(p_comb[4], c_comb[4]) @[rca.scala 32:34]
    s_comb[4] <= _s_comb_4_T @[rca.scala 32:21]
    node _c_comb_5_T = and(c_comb[4], p_comb[4]) @[rca.scala 33:34]
    node _c_comb_5_T_1 = or(_c_comb_5_T, g_comb[4]) @[rca.scala 33:46]
    c_comb[5] <= _c_comb_5_T_1 @[rca.scala 33:21]
    node _g_comb_5_T = bits(input.a_in, 5, 5) @[rca.scala 30:35]
    node _g_comb_5_T_1 = bits(input.b_in, 5, 5) @[rca.scala 30:51]
    node _g_comb_5_T_2 = and(_g_comb_5_T, _g_comb_5_T_1) @[rca.scala 30:39]
    node _g_comb_5_T_3 = bits(_g_comb_5_T_2, 0, 0) @[rca.scala 30:56]
    g_comb[5] <= _g_comb_5_T_3 @[rca.scala 30:21]
    node _p_comb_5_T = bits(input.a_in, 5, 5) @[rca.scala 31:35]
    node _p_comb_5_T_1 = bits(input.b_in, 5, 5) @[rca.scala 31:51]
    node _p_comb_5_T_2 = xor(_p_comb_5_T, _p_comb_5_T_1) @[rca.scala 31:39]
    node _p_comb_5_T_3 = bits(_p_comb_5_T_2, 0, 0) @[rca.scala 31:56]
    p_comb[5] <= _p_comb_5_T_3 @[rca.scala 31:21]
    node _s_comb_5_T = xor(p_comb[5], c_comb[5]) @[rca.scala 32:34]
    s_comb[5] <= _s_comb_5_T @[rca.scala 32:21]
    node _c_comb_6_T = and(c_comb[5], p_comb[5]) @[rca.scala 33:34]
    node _c_comb_6_T_1 = or(_c_comb_6_T, g_comb[5]) @[rca.scala 33:46]
    c_comb[6] <= _c_comb_6_T_1 @[rca.scala 33:21]
    node _g_comb_6_T = bits(input.a_in, 6, 6) @[rca.scala 30:35]
    node _g_comb_6_T_1 = bits(input.b_in, 6, 6) @[rca.scala 30:51]
    node _g_comb_6_T_2 = and(_g_comb_6_T, _g_comb_6_T_1) @[rca.scala 30:39]
    node _g_comb_6_T_3 = bits(_g_comb_6_T_2, 0, 0) @[rca.scala 30:56]
    g_comb[6] <= _g_comb_6_T_3 @[rca.scala 30:21]
    node _p_comb_6_T = bits(input.a_in, 6, 6) @[rca.scala 31:35]
    node _p_comb_6_T_1 = bits(input.b_in, 6, 6) @[rca.scala 31:51]
    node _p_comb_6_T_2 = xor(_p_comb_6_T, _p_comb_6_T_1) @[rca.scala 31:39]
    node _p_comb_6_T_3 = bits(_p_comb_6_T_2, 0, 0) @[rca.scala 31:56]
    p_comb[6] <= _p_comb_6_T_3 @[rca.scala 31:21]
    node _s_comb_6_T = xor(p_comb[6], c_comb[6]) @[rca.scala 32:34]
    s_comb[6] <= _s_comb_6_T @[rca.scala 32:21]
    node _c_comb_7_T = and(c_comb[6], p_comb[6]) @[rca.scala 33:34]
    node _c_comb_7_T_1 = or(_c_comb_7_T, g_comb[6]) @[rca.scala 33:46]
    c_comb[7] <= _c_comb_7_T_1 @[rca.scala 33:21]
    node _g_comb_7_T = bits(input.a_in, 7, 7) @[rca.scala 30:35]
    node _g_comb_7_T_1 = bits(input.b_in, 7, 7) @[rca.scala 30:51]
    node _g_comb_7_T_2 = and(_g_comb_7_T, _g_comb_7_T_1) @[rca.scala 30:39]
    node _g_comb_7_T_3 = bits(_g_comb_7_T_2, 0, 0) @[rca.scala 30:56]
    g_comb[7] <= _g_comb_7_T_3 @[rca.scala 30:21]
    node _p_comb_7_T = bits(input.a_in, 7, 7) @[rca.scala 31:35]
    node _p_comb_7_T_1 = bits(input.b_in, 7, 7) @[rca.scala 31:51]
    node _p_comb_7_T_2 = xor(_p_comb_7_T, _p_comb_7_T_1) @[rca.scala 31:39]
    node _p_comb_7_T_3 = bits(_p_comb_7_T_2, 0, 0) @[rca.scala 31:56]
    p_comb[7] <= _p_comb_7_T_3 @[rca.scala 31:21]
    node _s_comb_7_T = xor(p_comb[7], c_comb[7]) @[rca.scala 32:34]
    s_comb[7] <= _s_comb_7_T @[rca.scala 32:21]
    node _c_comb_8_T = and(c_comb[7], p_comb[7]) @[rca.scala 33:34]
    node _c_comb_8_T_1 = or(_c_comb_8_T, g_comb[7]) @[rca.scala 33:46]
    c_comb[8] <= _c_comb_8_T_1 @[rca.scala 33:21]
    node _g_comb_8_T = bits(input.a_in, 8, 8) @[rca.scala 30:35]
    node _g_comb_8_T_1 = bits(input.b_in, 8, 8) @[rca.scala 30:51]
    node _g_comb_8_T_2 = and(_g_comb_8_T, _g_comb_8_T_1) @[rca.scala 30:39]
    node _g_comb_8_T_3 = bits(_g_comb_8_T_2, 0, 0) @[rca.scala 30:56]
    g_comb[8] <= _g_comb_8_T_3 @[rca.scala 30:21]
    node _p_comb_8_T = bits(input.a_in, 8, 8) @[rca.scala 31:35]
    node _p_comb_8_T_1 = bits(input.b_in, 8, 8) @[rca.scala 31:51]
    node _p_comb_8_T_2 = xor(_p_comb_8_T, _p_comb_8_T_1) @[rca.scala 31:39]
    node _p_comb_8_T_3 = bits(_p_comb_8_T_2, 0, 0) @[rca.scala 31:56]
    p_comb[8] <= _p_comb_8_T_3 @[rca.scala 31:21]
    node _s_comb_8_T = xor(p_comb[8], c_comb[8]) @[rca.scala 32:34]
    s_comb[8] <= _s_comb_8_T @[rca.scala 32:21]
    node _c_comb_9_T = and(c_comb[8], p_comb[8]) @[rca.scala 33:34]
    node _c_comb_9_T_1 = or(_c_comb_9_T, g_comb[8]) @[rca.scala 33:46]
    c_comb[9] <= _c_comb_9_T_1 @[rca.scala 33:21]
    node _g_comb_9_T = bits(input.a_in, 9, 9) @[rca.scala 30:35]
    node _g_comb_9_T_1 = bits(input.b_in, 9, 9) @[rca.scala 30:51]
    node _g_comb_9_T_2 = and(_g_comb_9_T, _g_comb_9_T_1) @[rca.scala 30:39]
    node _g_comb_9_T_3 = bits(_g_comb_9_T_2, 0, 0) @[rca.scala 30:56]
    g_comb[9] <= _g_comb_9_T_3 @[rca.scala 30:21]
    node _p_comb_9_T = bits(input.a_in, 9, 9) @[rca.scala 31:35]
    node _p_comb_9_T_1 = bits(input.b_in, 9, 9) @[rca.scala 31:51]
    node _p_comb_9_T_2 = xor(_p_comb_9_T, _p_comb_9_T_1) @[rca.scala 31:39]
    node _p_comb_9_T_3 = bits(_p_comb_9_T_2, 0, 0) @[rca.scala 31:56]
    p_comb[9] <= _p_comb_9_T_3 @[rca.scala 31:21]
    node _s_comb_9_T = xor(p_comb[9], c_comb[9]) @[rca.scala 32:34]
    s_comb[9] <= _s_comb_9_T @[rca.scala 32:21]
    node _c_comb_10_T = and(c_comb[9], p_comb[9]) @[rca.scala 33:34]
    node _c_comb_10_T_1 = or(_c_comb_10_T, g_comb[9]) @[rca.scala 33:46]
    c_comb[10] <= _c_comb_10_T_1 @[rca.scala 33:21]
    node _g_comb_10_T = bits(input.a_in, 10, 10) @[rca.scala 30:35]
    node _g_comb_10_T_1 = bits(input.b_in, 10, 10) @[rca.scala 30:51]
    node _g_comb_10_T_2 = and(_g_comb_10_T, _g_comb_10_T_1) @[rca.scala 30:39]
    node _g_comb_10_T_3 = bits(_g_comb_10_T_2, 0, 0) @[rca.scala 30:56]
    g_comb[10] <= _g_comb_10_T_3 @[rca.scala 30:21]
    node _p_comb_10_T = bits(input.a_in, 10, 10) @[rca.scala 31:35]
    node _p_comb_10_T_1 = bits(input.b_in, 10, 10) @[rca.scala 31:51]
    node _p_comb_10_T_2 = xor(_p_comb_10_T, _p_comb_10_T_1) @[rca.scala 31:39]
    node _p_comb_10_T_3 = bits(_p_comb_10_T_2, 0, 0) @[rca.scala 31:56]
    p_comb[10] <= _p_comb_10_T_3 @[rca.scala 31:21]
    node _s_comb_10_T = xor(p_comb[10], c_comb[10]) @[rca.scala 32:34]
    s_comb[10] <= _s_comb_10_T @[rca.scala 32:21]
    node _c_comb_11_T = and(c_comb[10], p_comb[10]) @[rca.scala 33:34]
    node _c_comb_11_T_1 = or(_c_comb_11_T, g_comb[10]) @[rca.scala 33:46]
    c_comb[11] <= _c_comb_11_T_1 @[rca.scala 33:21]
    node _g_comb_11_T = bits(input.a_in, 11, 11) @[rca.scala 30:35]
    node _g_comb_11_T_1 = bits(input.b_in, 11, 11) @[rca.scala 30:51]
    node _g_comb_11_T_2 = and(_g_comb_11_T, _g_comb_11_T_1) @[rca.scala 30:39]
    node _g_comb_11_T_3 = bits(_g_comb_11_T_2, 0, 0) @[rca.scala 30:56]
    g_comb[11] <= _g_comb_11_T_3 @[rca.scala 30:21]
    node _p_comb_11_T = bits(input.a_in, 11, 11) @[rca.scala 31:35]
    node _p_comb_11_T_1 = bits(input.b_in, 11, 11) @[rca.scala 31:51]
    node _p_comb_11_T_2 = xor(_p_comb_11_T, _p_comb_11_T_1) @[rca.scala 31:39]
    node _p_comb_11_T_3 = bits(_p_comb_11_T_2, 0, 0) @[rca.scala 31:56]
    p_comb[11] <= _p_comb_11_T_3 @[rca.scala 31:21]
    node _s_comb_11_T = xor(p_comb[11], c_comb[11]) @[rca.scala 32:34]
    s_comb[11] <= _s_comb_11_T @[rca.scala 32:21]
    node _c_comb_12_T = and(c_comb[11], p_comb[11]) @[rca.scala 33:34]
    node _c_comb_12_T_1 = or(_c_comb_12_T, g_comb[11]) @[rca.scala 33:46]
    c_comb[12] <= _c_comb_12_T_1 @[rca.scala 33:21]
    node _g_comb_12_T = bits(input.a_in, 12, 12) @[rca.scala 30:35]
    node _g_comb_12_T_1 = bits(input.b_in, 12, 12) @[rca.scala 30:51]
    node _g_comb_12_T_2 = and(_g_comb_12_T, _g_comb_12_T_1) @[rca.scala 30:39]
    node _g_comb_12_T_3 = bits(_g_comb_12_T_2, 0, 0) @[rca.scala 30:56]
    g_comb[12] <= _g_comb_12_T_3 @[rca.scala 30:21]
    node _p_comb_12_T = bits(input.a_in, 12, 12) @[rca.scala 31:35]
    node _p_comb_12_T_1 = bits(input.b_in, 12, 12) @[rca.scala 31:51]
    node _p_comb_12_T_2 = xor(_p_comb_12_T, _p_comb_12_T_1) @[rca.scala 31:39]
    node _p_comb_12_T_3 = bits(_p_comb_12_T_2, 0, 0) @[rca.scala 31:56]
    p_comb[12] <= _p_comb_12_T_3 @[rca.scala 31:21]
    node _s_comb_12_T = xor(p_comb[12], c_comb[12]) @[rca.scala 32:34]
    s_comb[12] <= _s_comb_12_T @[rca.scala 32:21]
    node _c_comb_13_T = and(c_comb[12], p_comb[12]) @[rca.scala 33:34]
    node _c_comb_13_T_1 = or(_c_comb_13_T, g_comb[12]) @[rca.scala 33:46]
    c_comb[13] <= _c_comb_13_T_1 @[rca.scala 33:21]
    node _g_comb_13_T = bits(input.a_in, 13, 13) @[rca.scala 30:35]
    node _g_comb_13_T_1 = bits(input.b_in, 13, 13) @[rca.scala 30:51]
    node _g_comb_13_T_2 = and(_g_comb_13_T, _g_comb_13_T_1) @[rca.scala 30:39]
    node _g_comb_13_T_3 = bits(_g_comb_13_T_2, 0, 0) @[rca.scala 30:56]
    g_comb[13] <= _g_comb_13_T_3 @[rca.scala 30:21]
    node _p_comb_13_T = bits(input.a_in, 13, 13) @[rca.scala 31:35]
    node _p_comb_13_T_1 = bits(input.b_in, 13, 13) @[rca.scala 31:51]
    node _p_comb_13_T_2 = xor(_p_comb_13_T, _p_comb_13_T_1) @[rca.scala 31:39]
    node _p_comb_13_T_3 = bits(_p_comb_13_T_2, 0, 0) @[rca.scala 31:56]
    p_comb[13] <= _p_comb_13_T_3 @[rca.scala 31:21]
    node _s_comb_13_T = xor(p_comb[13], c_comb[13]) @[rca.scala 32:34]
    s_comb[13] <= _s_comb_13_T @[rca.scala 32:21]
    node _c_comb_14_T = and(c_comb[13], p_comb[13]) @[rca.scala 33:34]
    node _c_comb_14_T_1 = or(_c_comb_14_T, g_comb[13]) @[rca.scala 33:46]
    c_comb[14] <= _c_comb_14_T_1 @[rca.scala 33:21]
    node _g_comb_14_T = bits(input.a_in, 14, 14) @[rca.scala 30:35]
    node _g_comb_14_T_1 = bits(input.b_in, 14, 14) @[rca.scala 30:51]
    node _g_comb_14_T_2 = and(_g_comb_14_T, _g_comb_14_T_1) @[rca.scala 30:39]
    node _g_comb_14_T_3 = bits(_g_comb_14_T_2, 0, 0) @[rca.scala 30:56]
    g_comb[14] <= _g_comb_14_T_3 @[rca.scala 30:21]
    node _p_comb_14_T = bits(input.a_in, 14, 14) @[rca.scala 31:35]
    node _p_comb_14_T_1 = bits(input.b_in, 14, 14) @[rca.scala 31:51]
    node _p_comb_14_T_2 = xor(_p_comb_14_T, _p_comb_14_T_1) @[rca.scala 31:39]
    node _p_comb_14_T_3 = bits(_p_comb_14_T_2, 0, 0) @[rca.scala 31:56]
    p_comb[14] <= _p_comb_14_T_3 @[rca.scala 31:21]
    node _s_comb_14_T = xor(p_comb[14], c_comb[14]) @[rca.scala 32:34]
    s_comb[14] <= _s_comb_14_T @[rca.scala 32:21]
    node _c_comb_15_T = and(c_comb[14], p_comb[14]) @[rca.scala 33:34]
    node _c_comb_15_T_1 = or(_c_comb_15_T, g_comb[14]) @[rca.scala 33:46]
    c_comb[15] <= _c_comb_15_T_1 @[rca.scala 33:21]
    node _g_comb_15_T = bits(input.a_in, 15, 15) @[rca.scala 30:35]
    node _g_comb_15_T_1 = bits(input.b_in, 15, 15) @[rca.scala 30:51]
    node _g_comb_15_T_2 = and(_g_comb_15_T, _g_comb_15_T_1) @[rca.scala 30:39]
    node _g_comb_15_T_3 = bits(_g_comb_15_T_2, 0, 0) @[rca.scala 30:56]
    g_comb[15] <= _g_comb_15_T_3 @[rca.scala 30:21]
    node _p_comb_15_T = bits(input.a_in, 15, 15) @[rca.scala 31:35]
    node _p_comb_15_T_1 = bits(input.b_in, 15, 15) @[rca.scala 31:51]
    node _p_comb_15_T_2 = xor(_p_comb_15_T, _p_comb_15_T_1) @[rca.scala 31:39]
    node _p_comb_15_T_3 = bits(_p_comb_15_T_2, 0, 0) @[rca.scala 31:56]
    p_comb[15] <= _p_comb_15_T_3 @[rca.scala 31:21]
    node _s_comb_15_T = xor(p_comb[15], c_comb[15]) @[rca.scala 32:34]
    s_comb[15] <= _s_comb_15_T @[rca.scala 32:21]
    node _c_comb_16_T = and(c_comb[15], p_comb[15]) @[rca.scala 33:34]
    node _c_comb_16_T_1 = or(_c_comb_16_T, g_comb[15]) @[rca.scala 33:46]
    c_comb[16] <= _c_comb_16_T_1 @[rca.scala 33:21]
    node output_S_lo_lo_lo = cat(s_comb[1], s_comb[0]) @[rca.scala 36:24]
    node output_S_lo_lo_hi = cat(s_comb[3], s_comb[2]) @[rca.scala 36:24]
    node output_S_lo_lo = cat(output_S_lo_lo_hi, output_S_lo_lo_lo) @[rca.scala 36:24]
    node output_S_lo_hi_lo = cat(s_comb[5], s_comb[4]) @[rca.scala 36:24]
    node output_S_lo_hi_hi = cat(s_comb[7], s_comb[6]) @[rca.scala 36:24]
    node output_S_lo_hi = cat(output_S_lo_hi_hi, output_S_lo_hi_lo) @[rca.scala 36:24]
    node output_S_lo = cat(output_S_lo_hi, output_S_lo_lo) @[rca.scala 36:24]
    node output_S_hi_lo_lo = cat(s_comb[9], s_comb[8]) @[rca.scala 36:24]
    node output_S_hi_lo_hi = cat(s_comb[11], s_comb[10]) @[rca.scala 36:24]
    node output_S_hi_lo = cat(output_S_hi_lo_hi, output_S_hi_lo_lo) @[rca.scala 36:24]
    node output_S_hi_hi_lo = cat(s_comb[13], s_comb[12]) @[rca.scala 36:24]
    node output_S_hi_hi_hi = cat(s_comb[15], s_comb[14]) @[rca.scala 36:24]
    node output_S_hi_hi = cat(output_S_hi_hi_hi, output_S_hi_hi_lo) @[rca.scala 36:24]
    node output_S_hi = cat(output_S_hi_hi, output_S_hi_lo) @[rca.scala 36:24]
    node _output_S_T = cat(output_S_hi, output_S_lo) @[rca.scala 36:24]
    node _output_S_T_1 = asSInt(_output_S_T) @[rca.scala 36:31]
    output.S <= _output_S_T_1 @[rca.scala 36:14]
    node _output_C_T = asSInt(c_comb[16]) @[rca.scala 37:40]
    output.C <= _output_C_T @[rca.scala 37:14]

  module MacUnit_1 :
    input clock : Clock
    input reset : Reset
    output io : { flip in_a : SInt<4>, flip in_b : SInt<4>, flip in_c : SInt<16>, out_c : SInt<16>}

    inst mul of Multiplier_1 @[MacUnit.scala 15:19]
    mul.clock <= clock
    mul.reset <= reset
    inst rca of RCA_3 @[MacUnit.scala 16:19]
    rca.clock <= clock
    rca.reset <= reset
    mul.input.multiplicand <= io.in_a @[MacUnit.scala 18:26]
    mul.input.multiplier <= io.in_b @[MacUnit.scala 19:26]
    node _rca_input_a_in_T = bits(mul.output.product, 7, 7) @[MacUnit.scala 21:71]
    node _rca_input_a_in_T_1 = bits(_rca_input_a_in_T, 0, 0) @[Bitwise.scala 77:15]
    node _rca_input_a_in_T_2 = mux(_rca_input_a_in_T_1, UInt<8>("hff"), UInt<8>("h0")) @[Bitwise.scala 77:12]
    node rca_input_a_in_lo = asUInt(mul.output.product) @[Cat.scala 33:92]
    node _rca_input_a_in_T_3 = cat(_rca_input_a_in_T_2, rca_input_a_in_lo) @[Cat.scala 33:92]
    node _rca_input_a_in_T_4 = asSInt(_rca_input_a_in_T_3) @[MacUnit.scala 21:108]
    rca.input.a_in <= _rca_input_a_in_T_4 @[MacUnit.scala 21:19]
    rca.input.b_in <= io.in_c @[MacUnit.scala 22:19]
    rca.input.c_in <= asSInt(UInt<16>("h0")) @[MacUnit.scala 23:19]
    io.out_c <= rca.output.S @[MacUnit.scala 24:19]

  module PE_1 :
    input clock : Clock
    input reset : Reset
    output io : { flip in_control : { ctrl_sa_send_data : UInt<1>}, flip in_a : SInt<4>, flip in_b : SInt<4>, flip in_c : SInt<16>, out_control : { ctrl_sa_send_data : UInt<1>}, out_a : SInt<4>, out_b : SInt<4>, out_c : SInt<16>}

    reg a_reg : SInt<4>, clock with :
      reset => (reset, asSInt(UInt<4>("h0"))) @[PE.scala 24:22]
    reg b_reg : SInt<4>, clock with :
      reset => (reset, asSInt(UInt<4>("h0"))) @[PE.scala 25:22]
    reg c_reg : SInt<16>, clock with :
      reset => (reset, asSInt(UInt<16>("h0"))) @[PE.scala 26:22]
    inst mac of MacUnit_1 @[PE.scala 28:19]
    mac.clock <= clock
    mac.reset <= reset
    mac.io.in_a <= io.in_a @[PE.scala 29:15]
    mac.io.in_b <= io.in_b @[PE.scala 30:15]
    mac.io.in_c <= c_reg @[PE.scala 31:15]
    a_reg <= io.in_a @[PE.scala 33:9]
    b_reg <= io.in_b @[PE.scala 34:9]
    node _c_reg_T = mux(io.in_control.ctrl_sa_send_data, io.in_c, mac.io.out_c) @[PE.scala 36:15]
    c_reg <= _c_reg_T @[PE.scala 36:9]
    io.out_a <= a_reg @[PE.scala 38:12]
    io.out_b <= b_reg @[PE.scala 39:12]
    io.out_c <= c_reg @[PE.scala 40:12]
    io.out_control <= io.in_control @[PE.scala 42:18]

  module booth2Encoder_2 :
    input clock : Clock
    input reset : Reset
    output input : { flip multiplier : SInt<4>}
    output output : { X2 : UInt<2>, inv : UInt<2>, set0 : UInt<2>}

    wire multiplier2 : UInt<5> @[booth2_encoder.scala 22:27]
    wire bits : UInt<3>[2] @[booth2_encoder.scala 23:27]
    wire X2Bools : UInt<1>[2] @[booth2_encoder.scala 25:30]
    X2Bools[0] <= UInt<1>("h0") @[booth2_encoder.scala 25:30]
    X2Bools[1] <= UInt<1>("h0") @[booth2_encoder.scala 25:30]
    wire invBools : UInt<1>[2] @[booth2_encoder.scala 26:30]
    invBools[0] <= UInt<1>("h0") @[booth2_encoder.scala 26:30]
    invBools[1] <= UInt<1>("h0") @[booth2_encoder.scala 26:30]
    wire set0Bools : UInt<1>[2] @[booth2_encoder.scala 27:30]
    set0Bools[0] <= UInt<1>("h0") @[booth2_encoder.scala 27:30]
    set0Bools[1] <= UInt<1>("h0") @[booth2_encoder.scala 27:30]
    node multiplier2_hi = asUInt(input.multiplier) @[Cat.scala 33:92]
    node _multiplier2_T = cat(multiplier2_hi, UInt<1>("h0")) @[Cat.scala 33:92]
    multiplier2 <= _multiplier2_T @[booth2_encoder.scala 29:17]
    node _bits_0_T = bits(multiplier2, 2, 0) @[booth2_encoder.scala 32:31]
    bits[0] <= _bits_0_T @[booth2_encoder.scala 32:17]
    node _bits_1_T = bits(multiplier2, 4, 2) @[booth2_encoder.scala 32:31]
    bits[1] <= _bits_1_T @[booth2_encoder.scala 32:17]
    node _X2Bools_0_T = bits(bits[0], 0, 0) @[booth2_encoder.scala 36:35]
    node _X2Bools_0_T_1 = bits(bits[0], 1, 1) @[booth2_encoder.scala 36:46]
    node _X2Bools_0_T_2 = xor(_X2Bools_0_T, _X2Bools_0_T_1) @[booth2_encoder.scala 36:38]
    node _X2Bools_0_T_3 = not(_X2Bools_0_T_2) @[booth2_encoder.scala 36:26]
    node _X2Bools_0_T_4 = bits(_X2Bools_0_T_3, 0, 0) @[booth2_encoder.scala 36:52]
    X2Bools[0] <= _X2Bools_0_T_4 @[booth2_encoder.scala 36:22]
    node _invBools_0_T = bits(bits[0], 2, 2) @[booth2_encoder.scala 37:32]
    node _invBools_0_T_1 = bits(_invBools_0_T, 0, 0) @[booth2_encoder.scala 37:36]
    invBools[0] <= _invBools_0_T_1 @[booth2_encoder.scala 37:22]
    node _set0Bools_0_T = andr(bits[0]) @[booth2_encoder.scala 38:33]
    node _set0Bools_0_T_1 = not(bits[0]) @[booth2_encoder.scala 38:48]
    node _set0Bools_0_T_2 = andr(_set0Bools_0_T_1) @[booth2_encoder.scala 38:58]
    node _set0Bools_0_T_3 = bits(_set0Bools_0_T_2, 0, 0) @[booth2_encoder.scala 38:63]
    node _set0Bools_0_T_4 = or(_set0Bools_0_T, _set0Bools_0_T_3) @[booth2_encoder.scala 38:45]
    set0Bools[0] <= _set0Bools_0_T_4 @[booth2_encoder.scala 38:22]
    node _X2Bools_1_T = bits(bits[1], 0, 0) @[booth2_encoder.scala 36:35]
    node _X2Bools_1_T_1 = bits(bits[1], 1, 1) @[booth2_encoder.scala 36:46]
    node _X2Bools_1_T_2 = xor(_X2Bools_1_T, _X2Bools_1_T_1) @[booth2_encoder.scala 36:38]
    node _X2Bools_1_T_3 = not(_X2Bools_1_T_2) @[booth2_encoder.scala 36:26]
    node _X2Bools_1_T_4 = bits(_X2Bools_1_T_3, 0, 0) @[booth2_encoder.scala 36:52]
    X2Bools[1] <= _X2Bools_1_T_4 @[booth2_encoder.scala 36:22]
    node _invBools_1_T = bits(bits[1], 2, 2) @[booth2_encoder.scala 37:32]
    node _invBools_1_T_1 = bits(_invBools_1_T, 0, 0) @[booth2_encoder.scala 37:36]
    invBools[1] <= _invBools_1_T_1 @[booth2_encoder.scala 37:22]
    node _set0Bools_1_T = andr(bits[1]) @[booth2_encoder.scala 38:33]
    node _set0Bools_1_T_1 = not(bits[1]) @[booth2_encoder.scala 38:48]
    node _set0Bools_1_T_2 = andr(_set0Bools_1_T_1) @[booth2_encoder.scala 38:58]
    node _set0Bools_1_T_3 = bits(_set0Bools_1_T_2, 0, 0) @[booth2_encoder.scala 38:63]
    node _set0Bools_1_T_4 = or(_set0Bools_1_T, _set0Bools_1_T_3) @[booth2_encoder.scala 38:45]
    set0Bools[1] <= _set0Bools_1_T_4 @[booth2_encoder.scala 38:22]
    node _output_X2_T = cat(X2Bools[1], X2Bools[0]) @[booth2_encoder.scala 42:28]
    output.X2 <= _output_X2_T @[booth2_encoder.scala 42:17]
    node _output_inv_T = cat(invBools[1], invBools[0]) @[booth2_encoder.scala 43:29]
    output.inv <= _output_inv_T @[booth2_encoder.scala 43:17]
    node _output_set0_T = cat(set0Bools[1], set0Bools[0]) @[booth2_encoder.scala 44:30]
    output.set0 <= _output_set0_T @[booth2_encoder.scala 44:17]

  module ppGenerator_2 :
    input clock : Clock
    input reset : Reset
    output inputData : { flip multiplicand : SInt<4>}
    output inputCtrl : { flip X2 : UInt<2>, flip inv : UInt<2>, flip Set0 : UInt<2>}
    output outputData : { pp_out : SInt<8>[2], sig_out : SInt<8>}

    wire E : UInt<1>[2] @[pp_generator.scala 28:26]
    wire E_inv : UInt<1>[2] @[pp_generator.scala 29:26]
    wire pp_X2 : SInt<5>[2] @[pp_generator.scala 31:26]
    wire pp_set : SInt<5>[2] @[pp_generator.scala 32:26]
    wire pp_inv : SInt<5>[2] @[pp_generator.scala 33:26]
    wire pp_temp : SInt<8>[2] @[pp_generator.scala 34:26]
    wire _pp_WIRE : SInt<8>[2] @[pp_generator.scala 36:37]
    _pp_WIRE[0] <= asSInt(UInt<8>("h0")) @[pp_generator.scala 36:37]
    _pp_WIRE[1] <= asSInt(UInt<8>("h0")) @[pp_generator.scala 36:37]
    reg pp : SInt<8>[2], clock with :
      reset => (reset, _pp_WIRE) @[pp_generator.scala 36:29]
    reg sign_com : SInt<8>, clock with :
      reset => (reset, asSInt(UInt<8>("h0"))) @[pp_generator.scala 37:29]
    node _pp_X2_0_T = bits(inputCtrl.X2, 0, 0) @[pp_generator.scala 40:38]
    node _pp_X2_0_T_1 = bits(_pp_X2_0_T, 0, 0) @[pp_generator.scala 40:42]
    node pp_X2_0_lo = asUInt(asSInt(UInt<1>("h0"))) @[Cat.scala 33:92]
    node pp_X2_0_hi = asUInt(inputData.multiplicand) @[Cat.scala 33:92]
    node _pp_X2_0_T_2 = cat(pp_X2_0_hi, pp_X2_0_lo) @[Cat.scala 33:92]
    node _pp_X2_0_T_3 = bits(inputData.multiplicand, 3, 3) @[pp_generator.scala 41:51]
    node pp_X2_0_lo_1 = asUInt(inputData.multiplicand) @[Cat.scala 33:92]
    node _pp_X2_0_T_4 = cat(_pp_X2_0_T_3, pp_X2_0_lo_1) @[Cat.scala 33:92]
    node _pp_X2_0_T_5 = mux(_pp_X2_0_T_1, _pp_X2_0_T_2, _pp_X2_0_T_4) @[pp_generator.scala 40:25]
    node _pp_X2_0_T_6 = asSInt(_pp_X2_0_T_5) @[pp_generator.scala 41:90]
    pp_X2[0] <= _pp_X2_0_T_6 @[pp_generator.scala 40:19]
    node _pp_set_0_T = bits(inputCtrl.Set0, 0, 0) @[pp_generator.scala 42:40]
    node _pp_set_0_T_1 = bits(_pp_set_0_T, 0, 0) @[pp_generator.scala 42:44]
    node _pp_set_0_T_2 = mux(_pp_set_0_T_1, asSInt(UInt<5>("h0")), pp_X2[0]) @[pp_generator.scala 42:25]
    pp_set[0] <= _pp_set_0_T_2 @[pp_generator.scala 42:19]
    node _pp_inv_0_T = bits(inputCtrl.inv, 0, 0) @[pp_generator.scala 43:39]
    node _pp_inv_0_T_1 = bits(_pp_inv_0_T, 0, 0) @[pp_generator.scala 43:43]
    node _pp_inv_0_T_2 = not(pp_set[0]) @[pp_generator.scala 43:51]
    node _pp_inv_0_T_3 = asSInt(_pp_inv_0_T_2) @[pp_generator.scala 43:51]
    node _pp_inv_0_T_4 = mux(_pp_inv_0_T_1, _pp_inv_0_T_3, pp_set[0]) @[pp_generator.scala 43:25]
    pp_inv[0] <= _pp_inv_0_T_4 @[pp_generator.scala 43:19]
    node _E_inv_0_T = bits(inputCtrl.Set0, 0, 0) @[pp_generator.scala 44:40]
    node _E_inv_0_T_1 = bits(_E_inv_0_T, 0, 0) @[pp_generator.scala 44:44]
    node _E_inv_0_T_2 = bits(inputCtrl.inv, 0, 0) @[pp_generator.scala 44:65]
    node _E_inv_0_T_3 = bits(_E_inv_0_T_2, 0, 0) @[pp_generator.scala 44:69]
    node _E_inv_0_T_4 = bits(inputCtrl.inv, 0, 0) @[pp_generator.scala 44:91]
    node _E_inv_0_T_5 = bits(inputData.multiplicand, 3, 3) @[pp_generator.scala 44:117]
    node _E_inv_0_T_6 = xor(_E_inv_0_T_4, _E_inv_0_T_5) @[pp_generator.scala 44:94]
    node _E_inv_0_T_7 = bits(_E_inv_0_T_6, 0, 0) @[pp_generator.scala 44:131]
    node _E_inv_0_T_8 = mux(_E_inv_0_T_1, _E_inv_0_T_3, _E_inv_0_T_7) @[pp_generator.scala 44:25]
    E_inv[0] <= _E_inv_0_T_8 @[pp_generator.scala 44:19]
    node _E_0_T = not(E_inv[0]) @[pp_generator.scala 45:22]
    E[0] <= _E_0_T @[pp_generator.scala 45:19]
    node pp_temp_0_lo_lo = asUInt(pp_inv[0]) @[Cat.scala 33:92]
    node pp_temp_0_lo = cat(E_inv[0], pp_temp_0_lo_lo) @[Cat.scala 33:92]
    node pp_temp_0_hi = cat(E[0], E_inv[0]) @[Cat.scala 33:92]
    node _pp_temp_0_T = cat(pp_temp_0_hi, pp_temp_0_lo) @[Cat.scala 33:92]
    node _pp_temp_0_T_1 = asSInt(_pp_temp_0_T) @[pp_generator.scala 49:86]
    pp_temp[0] <= _pp_temp_0_T_1 @[pp_generator.scala 49:28]
    node _pp_X2_1_T = bits(inputCtrl.X2, 1, 1) @[pp_generator.scala 40:38]
    node _pp_X2_1_T_1 = bits(_pp_X2_1_T, 0, 0) @[pp_generator.scala 40:42]
    node pp_X2_1_lo = asUInt(asSInt(UInt<1>("h0"))) @[Cat.scala 33:92]
    node pp_X2_1_hi = asUInt(inputData.multiplicand) @[Cat.scala 33:92]
    node _pp_X2_1_T_2 = cat(pp_X2_1_hi, pp_X2_1_lo) @[Cat.scala 33:92]
    node _pp_X2_1_T_3 = bits(inputData.multiplicand, 3, 3) @[pp_generator.scala 41:51]
    node pp_X2_1_lo_1 = asUInt(inputData.multiplicand) @[Cat.scala 33:92]
    node _pp_X2_1_T_4 = cat(_pp_X2_1_T_3, pp_X2_1_lo_1) @[Cat.scala 33:92]
    node _pp_X2_1_T_5 = mux(_pp_X2_1_T_1, _pp_X2_1_T_2, _pp_X2_1_T_4) @[pp_generator.scala 40:25]
    node _pp_X2_1_T_6 = asSInt(_pp_X2_1_T_5) @[pp_generator.scala 41:90]
    pp_X2[1] <= _pp_X2_1_T_6 @[pp_generator.scala 40:19]
    node _pp_set_1_T = bits(inputCtrl.Set0, 1, 1) @[pp_generator.scala 42:40]
    node _pp_set_1_T_1 = bits(_pp_set_1_T, 0, 0) @[pp_generator.scala 42:44]
    node _pp_set_1_T_2 = mux(_pp_set_1_T_1, asSInt(UInt<5>("h0")), pp_X2[1]) @[pp_generator.scala 42:25]
    pp_set[1] <= _pp_set_1_T_2 @[pp_generator.scala 42:19]
    node _pp_inv_1_T = bits(inputCtrl.inv, 1, 1) @[pp_generator.scala 43:39]
    node _pp_inv_1_T_1 = bits(_pp_inv_1_T, 0, 0) @[pp_generator.scala 43:43]
    node _pp_inv_1_T_2 = not(pp_set[1]) @[pp_generator.scala 43:51]
    node _pp_inv_1_T_3 = asSInt(_pp_inv_1_T_2) @[pp_generator.scala 43:51]
    node _pp_inv_1_T_4 = mux(_pp_inv_1_T_1, _pp_inv_1_T_3, pp_set[1]) @[pp_generator.scala 43:25]
    pp_inv[1] <= _pp_inv_1_T_4 @[pp_generator.scala 43:19]
    node _E_inv_1_T = bits(inputCtrl.Set0, 1, 1) @[pp_generator.scala 44:40]
    node _E_inv_1_T_1 = bits(_E_inv_1_T, 0, 0) @[pp_generator.scala 44:44]
    node _E_inv_1_T_2 = bits(inputCtrl.inv, 1, 1) @[pp_generator.scala 44:65]
    node _E_inv_1_T_3 = bits(_E_inv_1_T_2, 0, 0) @[pp_generator.scala 44:69]
    node _E_inv_1_T_4 = bits(inputCtrl.inv, 1, 1) @[pp_generator.scala 44:91]
    node _E_inv_1_T_5 = bits(inputData.multiplicand, 3, 3) @[pp_generator.scala 44:117]
    node _E_inv_1_T_6 = xor(_E_inv_1_T_4, _E_inv_1_T_5) @[pp_generator.scala 44:94]
    node _E_inv_1_T_7 = bits(_E_inv_1_T_6, 0, 0) @[pp_generator.scala 44:131]
    node _E_inv_1_T_8 = mux(_E_inv_1_T_1, _E_inv_1_T_3, _E_inv_1_T_7) @[pp_generator.scala 44:25]
    E_inv[1] <= _E_inv_1_T_8 @[pp_generator.scala 44:19]
    node _E_1_T = not(E_inv[1]) @[pp_generator.scala 45:22]
    E[1] <= _E_1_T @[pp_generator.scala 45:19]
    node pp_temp_1_lo_lo = asUInt(pp_inv[1]) @[Cat.scala 33:92]
    node pp_temp_1_lo = cat(E[1], pp_temp_1_lo_lo) @[Cat.scala 33:92]
    node pp_temp_1_hi = cat(UInt<1>("h0"), UInt<1>("h1")) @[Cat.scala 33:92]
    node _pp_temp_1_T = cat(pp_temp_1_hi, pp_temp_1_lo) @[Cat.scala 33:92]
    node _pp_temp_1_T_1 = asSInt(_pp_temp_1_T) @[pp_generator.scala 55:94]
    pp_temp[1] <= _pp_temp_1_T_1 @[pp_generator.scala 55:24]
    pp[0] <= pp_temp[0] @[pp_generator.scala 61:19]
    node _pp_1_T = bits(pp_temp[1], 5, 0) @[pp_generator.scala 63:36]
    node _pp_1_T_1 = bits(inputCtrl.inv, 0, 0) @[pp_generator.scala 63:78]
    node pp_1_hi = cat(_pp_1_T, UInt<1>("h0")) @[Cat.scala 33:92]
    node _pp_1_T_2 = cat(pp_1_hi, _pp_1_T_1) @[Cat.scala 33:92]
    node _pp_1_T_3 = asSInt(_pp_1_T_2) @[pp_generator.scala 63:85]
    pp[1] <= _pp_1_T_3 @[pp_generator.scala 63:19]
    node _sign_com_T = bits(inputCtrl.inv, 1, 1) @[pp_generator.scala 68:54]
    node sign_com_hi = cat(UInt<1>("h0"), _sign_com_T) @[Cat.scala 33:92]
    node _sign_com_T_1 = cat(sign_com_hi, UInt<2>("h0")) @[Cat.scala 33:92]
    node _sign_com_T_2 = asSInt(_sign_com_T_1) @[pp_generator.scala 68:97]
    sign_com <= _sign_com_T_2 @[pp_generator.scala 68:14]
    outputData.pp_out <= pp @[pp_generator.scala 70:25]
    outputData.sig_out <= sign_com @[pp_generator.scala 71:25]

  module RCA_4 :
    input clock : Clock
    input reset : Reset
    output input : { flip a_in : SInt<8>, flip b_in : SInt<8>, flip c_in : SInt<1>}
    output output : { S : SInt<8>, C : SInt<8>}

    wire g_comb : UInt<1>[8] @[rca.scala 22:22]
    wire p_comb : UInt<1>[8] @[rca.scala 23:22]
    wire s_comb : UInt<1>[8] @[rca.scala 24:22]
    wire c_comb : UInt<1>[9] @[rca.scala 25:22]
    node _c_comb_0_T = bits(input.c_in, 0, 0) @[rca.scala 27:29]
    c_comb[0] <= _c_comb_0_T @[rca.scala 27:15]
    node _g_comb_0_T = bits(input.a_in, 0, 0) @[rca.scala 30:35]
    node _g_comb_0_T_1 = bits(input.b_in, 0, 0) @[rca.scala 30:51]
    node _g_comb_0_T_2 = and(_g_comb_0_T, _g_comb_0_T_1) @[rca.scala 30:39]
    node _g_comb_0_T_3 = bits(_g_comb_0_T_2, 0, 0) @[rca.scala 30:56]
    g_comb[0] <= _g_comb_0_T_3 @[rca.scala 30:21]
    node _p_comb_0_T = bits(input.a_in, 0, 0) @[rca.scala 31:35]
    node _p_comb_0_T_1 = bits(input.b_in, 0, 0) @[rca.scala 31:51]
    node _p_comb_0_T_2 = xor(_p_comb_0_T, _p_comb_0_T_1) @[rca.scala 31:39]
    node _p_comb_0_T_3 = bits(_p_comb_0_T_2, 0, 0) @[rca.scala 31:56]
    p_comb[0] <= _p_comb_0_T_3 @[rca.scala 31:21]
    node _s_comb_0_T = xor(p_comb[0], c_comb[0]) @[rca.scala 32:34]
    s_comb[0] <= _s_comb_0_T @[rca.scala 32:21]
    node _c_comb_1_T = and(c_comb[0], p_comb[0]) @[rca.scala 33:34]
    node _c_comb_1_T_1 = or(_c_comb_1_T, g_comb[0]) @[rca.scala 33:46]
    c_comb[1] <= _c_comb_1_T_1 @[rca.scala 33:21]
    node _g_comb_1_T = bits(input.a_in, 1, 1) @[rca.scala 30:35]
    node _g_comb_1_T_1 = bits(input.b_in, 1, 1) @[rca.scala 30:51]
    node _g_comb_1_T_2 = and(_g_comb_1_T, _g_comb_1_T_1) @[rca.scala 30:39]
    node _g_comb_1_T_3 = bits(_g_comb_1_T_2, 0, 0) @[rca.scala 30:56]
    g_comb[1] <= _g_comb_1_T_3 @[rca.scala 30:21]
    node _p_comb_1_T = bits(input.a_in, 1, 1) @[rca.scala 31:35]
    node _p_comb_1_T_1 = bits(input.b_in, 1, 1) @[rca.scala 31:51]
    node _p_comb_1_T_2 = xor(_p_comb_1_T, _p_comb_1_T_1) @[rca.scala 31:39]
    node _p_comb_1_T_3 = bits(_p_comb_1_T_2, 0, 0) @[rca.scala 31:56]
    p_comb[1] <= _p_comb_1_T_3 @[rca.scala 31:21]
    node _s_comb_1_T = xor(p_comb[1], c_comb[1]) @[rca.scala 32:34]
    s_comb[1] <= _s_comb_1_T @[rca.scala 32:21]
    node _c_comb_2_T = and(c_comb[1], p_comb[1]) @[rca.scala 33:34]
    node _c_comb_2_T_1 = or(_c_comb_2_T, g_comb[1]) @[rca.scala 33:46]
    c_comb[2] <= _c_comb_2_T_1 @[rca.scala 33:21]
    node _g_comb_2_T = bits(input.a_in, 2, 2) @[rca.scala 30:35]
    node _g_comb_2_T_1 = bits(input.b_in, 2, 2) @[rca.scala 30:51]
    node _g_comb_2_T_2 = and(_g_comb_2_T, _g_comb_2_T_1) @[rca.scala 30:39]
    node _g_comb_2_T_3 = bits(_g_comb_2_T_2, 0, 0) @[rca.scala 30:56]
    g_comb[2] <= _g_comb_2_T_3 @[rca.scala 30:21]
    node _p_comb_2_T = bits(input.a_in, 2, 2) @[rca.scala 31:35]
    node _p_comb_2_T_1 = bits(input.b_in, 2, 2) @[rca.scala 31:51]
    node _p_comb_2_T_2 = xor(_p_comb_2_T, _p_comb_2_T_1) @[rca.scala 31:39]
    node _p_comb_2_T_3 = bits(_p_comb_2_T_2, 0, 0) @[rca.scala 31:56]
    p_comb[2] <= _p_comb_2_T_3 @[rca.scala 31:21]
    node _s_comb_2_T = xor(p_comb[2], c_comb[2]) @[rca.scala 32:34]
    s_comb[2] <= _s_comb_2_T @[rca.scala 32:21]
    node _c_comb_3_T = and(c_comb[2], p_comb[2]) @[rca.scala 33:34]
    node _c_comb_3_T_1 = or(_c_comb_3_T, g_comb[2]) @[rca.scala 33:46]
    c_comb[3] <= _c_comb_3_T_1 @[rca.scala 33:21]
    node _g_comb_3_T = bits(input.a_in, 3, 3) @[rca.scala 30:35]
    node _g_comb_3_T_1 = bits(input.b_in, 3, 3) @[rca.scala 30:51]
    node _g_comb_3_T_2 = and(_g_comb_3_T, _g_comb_3_T_1) @[rca.scala 30:39]
    node _g_comb_3_T_3 = bits(_g_comb_3_T_2, 0, 0) @[rca.scala 30:56]
    g_comb[3] <= _g_comb_3_T_3 @[rca.scala 30:21]
    node _p_comb_3_T = bits(input.a_in, 3, 3) @[rca.scala 31:35]
    node _p_comb_3_T_1 = bits(input.b_in, 3, 3) @[rca.scala 31:51]
    node _p_comb_3_T_2 = xor(_p_comb_3_T, _p_comb_3_T_1) @[rca.scala 31:39]
    node _p_comb_3_T_3 = bits(_p_comb_3_T_2, 0, 0) @[rca.scala 31:56]
    p_comb[3] <= _p_comb_3_T_3 @[rca.scala 31:21]
    node _s_comb_3_T = xor(p_comb[3], c_comb[3]) @[rca.scala 32:34]
    s_comb[3] <= _s_comb_3_T @[rca.scala 32:21]
    node _c_comb_4_T = and(c_comb[3], p_comb[3]) @[rca.scala 33:34]
    node _c_comb_4_T_1 = or(_c_comb_4_T, g_comb[3]) @[rca.scala 33:46]
    c_comb[4] <= _c_comb_4_T_1 @[rca.scala 33:21]
    node _g_comb_4_T = bits(input.a_in, 4, 4) @[rca.scala 30:35]
    node _g_comb_4_T_1 = bits(input.b_in, 4, 4) @[rca.scala 30:51]
    node _g_comb_4_T_2 = and(_g_comb_4_T, _g_comb_4_T_1) @[rca.scala 30:39]
    node _g_comb_4_T_3 = bits(_g_comb_4_T_2, 0, 0) @[rca.scala 30:56]
    g_comb[4] <= _g_comb_4_T_3 @[rca.scala 30:21]
    node _p_comb_4_T = bits(input.a_in, 4, 4) @[rca.scala 31:35]
    node _p_comb_4_T_1 = bits(input.b_in, 4, 4) @[rca.scala 31:51]
    node _p_comb_4_T_2 = xor(_p_comb_4_T, _p_comb_4_T_1) @[rca.scala 31:39]
    node _p_comb_4_T_3 = bits(_p_comb_4_T_2, 0, 0) @[rca.scala 31:56]
    p_comb[4] <= _p_comb_4_T_3 @[rca.scala 31:21]
    node _s_comb_4_T = xor(p_comb[4], c_comb[4]) @[rca.scala 32:34]
    s_comb[4] <= _s_comb_4_T @[rca.scala 32:21]
    node _c_comb_5_T = and(c_comb[4], p_comb[4]) @[rca.scala 33:34]
    node _c_comb_5_T_1 = or(_c_comb_5_T, g_comb[4]) @[rca.scala 33:46]
    c_comb[5] <= _c_comb_5_T_1 @[rca.scala 33:21]
    node _g_comb_5_T = bits(input.a_in, 5, 5) @[rca.scala 30:35]
    node _g_comb_5_T_1 = bits(input.b_in, 5, 5) @[rca.scala 30:51]
    node _g_comb_5_T_2 = and(_g_comb_5_T, _g_comb_5_T_1) @[rca.scala 30:39]
    node _g_comb_5_T_3 = bits(_g_comb_5_T_2, 0, 0) @[rca.scala 30:56]
    g_comb[5] <= _g_comb_5_T_3 @[rca.scala 30:21]
    node _p_comb_5_T = bits(input.a_in, 5, 5) @[rca.scala 31:35]
    node _p_comb_5_T_1 = bits(input.b_in, 5, 5) @[rca.scala 31:51]
    node _p_comb_5_T_2 = xor(_p_comb_5_T, _p_comb_5_T_1) @[rca.scala 31:39]
    node _p_comb_5_T_3 = bits(_p_comb_5_T_2, 0, 0) @[rca.scala 31:56]
    p_comb[5] <= _p_comb_5_T_3 @[rca.scala 31:21]
    node _s_comb_5_T = xor(p_comb[5], c_comb[5]) @[rca.scala 32:34]
    s_comb[5] <= _s_comb_5_T @[rca.scala 32:21]
    node _c_comb_6_T = and(c_comb[5], p_comb[5]) @[rca.scala 33:34]
    node _c_comb_6_T_1 = or(_c_comb_6_T, g_comb[5]) @[rca.scala 33:46]
    c_comb[6] <= _c_comb_6_T_1 @[rca.scala 33:21]
    node _g_comb_6_T = bits(input.a_in, 6, 6) @[rca.scala 30:35]
    node _g_comb_6_T_1 = bits(input.b_in, 6, 6) @[rca.scala 30:51]
    node _g_comb_6_T_2 = and(_g_comb_6_T, _g_comb_6_T_1) @[rca.scala 30:39]
    node _g_comb_6_T_3 = bits(_g_comb_6_T_2, 0, 0) @[rca.scala 30:56]
    g_comb[6] <= _g_comb_6_T_3 @[rca.scala 30:21]
    node _p_comb_6_T = bits(input.a_in, 6, 6) @[rca.scala 31:35]
    node _p_comb_6_T_1 = bits(input.b_in, 6, 6) @[rca.scala 31:51]
    node _p_comb_6_T_2 = xor(_p_comb_6_T, _p_comb_6_T_1) @[rca.scala 31:39]
    node _p_comb_6_T_3 = bits(_p_comb_6_T_2, 0, 0) @[rca.scala 31:56]
    p_comb[6] <= _p_comb_6_T_3 @[rca.scala 31:21]
    node _s_comb_6_T = xor(p_comb[6], c_comb[6]) @[rca.scala 32:34]
    s_comb[6] <= _s_comb_6_T @[rca.scala 32:21]
    node _c_comb_7_T = and(c_comb[6], p_comb[6]) @[rca.scala 33:34]
    node _c_comb_7_T_1 = or(_c_comb_7_T, g_comb[6]) @[rca.scala 33:46]
    c_comb[7] <= _c_comb_7_T_1 @[rca.scala 33:21]
    node _g_comb_7_T = bits(input.a_in, 7, 7) @[rca.scala 30:35]
    node _g_comb_7_T_1 = bits(input.b_in, 7, 7) @[rca.scala 30:51]
    node _g_comb_7_T_2 = and(_g_comb_7_T, _g_comb_7_T_1) @[rca.scala 30:39]
    node _g_comb_7_T_3 = bits(_g_comb_7_T_2, 0, 0) @[rca.scala 30:56]
    g_comb[7] <= _g_comb_7_T_3 @[rca.scala 30:21]
    node _p_comb_7_T = bits(input.a_in, 7, 7) @[rca.scala 31:35]
    node _p_comb_7_T_1 = bits(input.b_in, 7, 7) @[rca.scala 31:51]
    node _p_comb_7_T_2 = xor(_p_comb_7_T, _p_comb_7_T_1) @[rca.scala 31:39]
    node _p_comb_7_T_3 = bits(_p_comb_7_T_2, 0, 0) @[rca.scala 31:56]
    p_comb[7] <= _p_comb_7_T_3 @[rca.scala 31:21]
    node _s_comb_7_T = xor(p_comb[7], c_comb[7]) @[rca.scala 32:34]
    s_comb[7] <= _s_comb_7_T @[rca.scala 32:21]
    node _c_comb_8_T = and(c_comb[7], p_comb[7]) @[rca.scala 33:34]
    node _c_comb_8_T_1 = or(_c_comb_8_T, g_comb[7]) @[rca.scala 33:46]
    c_comb[8] <= _c_comb_8_T_1 @[rca.scala 33:21]
    node output_S_lo_lo = cat(s_comb[1], s_comb[0]) @[rca.scala 36:24]
    node output_S_lo_hi = cat(s_comb[3], s_comb[2]) @[rca.scala 36:24]
    node output_S_lo = cat(output_S_lo_hi, output_S_lo_lo) @[rca.scala 36:24]
    node output_S_hi_lo = cat(s_comb[5], s_comb[4]) @[rca.scala 36:24]
    node output_S_hi_hi = cat(s_comb[7], s_comb[6]) @[rca.scala 36:24]
    node output_S_hi = cat(output_S_hi_hi, output_S_hi_lo) @[rca.scala 36:24]
    node _output_S_T = cat(output_S_hi, output_S_lo) @[rca.scala 36:24]
    node _output_S_T_1 = asSInt(_output_S_T) @[rca.scala 36:31]
    output.S <= _output_S_T_1 @[rca.scala 36:14]
    node _output_C_T = asSInt(c_comb[8]) @[rca.scala 37:40]
    output.C <= _output_C_T @[rca.scala 37:14]

  module pp_compressor3_2_2 :
    input clock : Clock
    input reset : Reset
    output input : { flip pp0_in : SInt<8>, flip pp1_in : SInt<8>, flip pp2_in : SInt<8>}
    output output : { S : SInt<8>, C : SInt<8>}

    wire g_comb : UInt<1>[8] @[pp_compressor3_2.scala 22:22]
    wire p_comb : UInt<1>[8] @[pp_compressor3_2.scala 23:22]
    wire s_comb : UInt<1>[8] @[pp_compressor3_2.scala 24:22]
    wire c_comb : UInt<1>[8] @[pp_compressor3_2.scala 25:22]
    node _g_comb_0_T = bits(input.pp0_in, 0, 0) @[pp_compressor3_2.scala 28:35]
    node _g_comb_0_T_1 = bits(input.pp1_in, 0, 0) @[pp_compressor3_2.scala 28:53]
    node _g_comb_0_T_2 = and(_g_comb_0_T, _g_comb_0_T_1) @[pp_compressor3_2.scala 28:39]
    node _g_comb_0_T_3 = bits(_g_comb_0_T_2, 0, 0) @[pp_compressor3_2.scala 28:58]
    g_comb[0] <= _g_comb_0_T_3 @[pp_compressor3_2.scala 28:19]
    node _p_comb_0_T = bits(input.pp0_in, 0, 0) @[pp_compressor3_2.scala 29:35]
    node _p_comb_0_T_1 = bits(input.pp1_in, 0, 0) @[pp_compressor3_2.scala 29:53]
    node _p_comb_0_T_2 = xor(_p_comb_0_T, _p_comb_0_T_1) @[pp_compressor3_2.scala 29:39]
    node _p_comb_0_T_3 = bits(_p_comb_0_T_2, 0, 0) @[pp_compressor3_2.scala 29:58]
    p_comb[0] <= _p_comb_0_T_3 @[pp_compressor3_2.scala 29:19]
    node _s_comb_0_T = bits(input.pp2_in, 0, 0) @[pp_compressor3_2.scala 30:46]
    node _s_comb_0_T_1 = bits(_s_comb_0_T, 0, 0) @[pp_compressor3_2.scala 30:50]
    node _s_comb_0_T_2 = xor(p_comb[0], _s_comb_0_T_1) @[pp_compressor3_2.scala 30:32]
    s_comb[0] <= _s_comb_0_T_2 @[pp_compressor3_2.scala 30:19]
    node _c_comb_0_T = bits(input.pp2_in, 0, 0) @[pp_compressor3_2.scala 31:34]
    node _c_comb_0_T_1 = bits(_c_comb_0_T, 0, 0) @[pp_compressor3_2.scala 31:38]
    node _c_comb_0_T_2 = and(_c_comb_0_T_1, p_comb[0]) @[pp_compressor3_2.scala 31:45]
    node _c_comb_0_T_3 = or(_c_comb_0_T_2, g_comb[0]) @[pp_compressor3_2.scala 31:57]
    c_comb[0] <= _c_comb_0_T_3 @[pp_compressor3_2.scala 31:19]
    node _g_comb_1_T = bits(input.pp0_in, 1, 1) @[pp_compressor3_2.scala 28:35]
    node _g_comb_1_T_1 = bits(input.pp1_in, 1, 1) @[pp_compressor3_2.scala 28:53]
    node _g_comb_1_T_2 = and(_g_comb_1_T, _g_comb_1_T_1) @[pp_compressor3_2.scala 28:39]
    node _g_comb_1_T_3 = bits(_g_comb_1_T_2, 0, 0) @[pp_compressor3_2.scala 28:58]
    g_comb[1] <= _g_comb_1_T_3 @[pp_compressor3_2.scala 28:19]
    node _p_comb_1_T = bits(input.pp0_in, 1, 1) @[pp_compressor3_2.scala 29:35]
    node _p_comb_1_T_1 = bits(input.pp1_in, 1, 1) @[pp_compressor3_2.scala 29:53]
    node _p_comb_1_T_2 = xor(_p_comb_1_T, _p_comb_1_T_1) @[pp_compressor3_2.scala 29:39]
    node _p_comb_1_T_3 = bits(_p_comb_1_T_2, 0, 0) @[pp_compressor3_2.scala 29:58]
    p_comb[1] <= _p_comb_1_T_3 @[pp_compressor3_2.scala 29:19]
    node _s_comb_1_T = bits(input.pp2_in, 1, 1) @[pp_compressor3_2.scala 30:46]
    node _s_comb_1_T_1 = bits(_s_comb_1_T, 0, 0) @[pp_compressor3_2.scala 30:50]
    node _s_comb_1_T_2 = xor(p_comb[1], _s_comb_1_T_1) @[pp_compressor3_2.scala 30:32]
    s_comb[1] <= _s_comb_1_T_2 @[pp_compressor3_2.scala 30:19]
    node _c_comb_1_T = bits(input.pp2_in, 1, 1) @[pp_compressor3_2.scala 31:34]
    node _c_comb_1_T_1 = bits(_c_comb_1_T, 0, 0) @[pp_compressor3_2.scala 31:38]
    node _c_comb_1_T_2 = and(_c_comb_1_T_1, p_comb[1]) @[pp_compressor3_2.scala 31:45]
    node _c_comb_1_T_3 = or(_c_comb_1_T_2, g_comb[1]) @[pp_compressor3_2.scala 31:57]
    c_comb[1] <= _c_comb_1_T_3 @[pp_compressor3_2.scala 31:19]
    node _g_comb_2_T = bits(input.pp0_in, 2, 2) @[pp_compressor3_2.scala 28:35]
    node _g_comb_2_T_1 = bits(input.pp1_in, 2, 2) @[pp_compressor3_2.scala 28:53]
    node _g_comb_2_T_2 = and(_g_comb_2_T, _g_comb_2_T_1) @[pp_compressor3_2.scala 28:39]
    node _g_comb_2_T_3 = bits(_g_comb_2_T_2, 0, 0) @[pp_compressor3_2.scala 28:58]
    g_comb[2] <= _g_comb_2_T_3 @[pp_compressor3_2.scala 28:19]
    node _p_comb_2_T = bits(input.pp0_in, 2, 2) @[pp_compressor3_2.scala 29:35]
    node _p_comb_2_T_1 = bits(input.pp1_in, 2, 2) @[pp_compressor3_2.scala 29:53]
    node _p_comb_2_T_2 = xor(_p_comb_2_T, _p_comb_2_T_1) @[pp_compressor3_2.scala 29:39]
    node _p_comb_2_T_3 = bits(_p_comb_2_T_2, 0, 0) @[pp_compressor3_2.scala 29:58]
    p_comb[2] <= _p_comb_2_T_3 @[pp_compressor3_2.scala 29:19]
    node _s_comb_2_T = bits(input.pp2_in, 2, 2) @[pp_compressor3_2.scala 30:46]
    node _s_comb_2_T_1 = bits(_s_comb_2_T, 0, 0) @[pp_compressor3_2.scala 30:50]
    node _s_comb_2_T_2 = xor(p_comb[2], _s_comb_2_T_1) @[pp_compressor3_2.scala 30:32]
    s_comb[2] <= _s_comb_2_T_2 @[pp_compressor3_2.scala 30:19]
    node _c_comb_2_T = bits(input.pp2_in, 2, 2) @[pp_compressor3_2.scala 31:34]
    node _c_comb_2_T_1 = bits(_c_comb_2_T, 0, 0) @[pp_compressor3_2.scala 31:38]
    node _c_comb_2_T_2 = and(_c_comb_2_T_1, p_comb[2]) @[pp_compressor3_2.scala 31:45]
    node _c_comb_2_T_3 = or(_c_comb_2_T_2, g_comb[2]) @[pp_compressor3_2.scala 31:57]
    c_comb[2] <= _c_comb_2_T_3 @[pp_compressor3_2.scala 31:19]
    node _g_comb_3_T = bits(input.pp0_in, 3, 3) @[pp_compressor3_2.scala 28:35]
    node _g_comb_3_T_1 = bits(input.pp1_in, 3, 3) @[pp_compressor3_2.scala 28:53]
    node _g_comb_3_T_2 = and(_g_comb_3_T, _g_comb_3_T_1) @[pp_compressor3_2.scala 28:39]
    node _g_comb_3_T_3 = bits(_g_comb_3_T_2, 0, 0) @[pp_compressor3_2.scala 28:58]
    g_comb[3] <= _g_comb_3_T_3 @[pp_compressor3_2.scala 28:19]
    node _p_comb_3_T = bits(input.pp0_in, 3, 3) @[pp_compressor3_2.scala 29:35]
    node _p_comb_3_T_1 = bits(input.pp1_in, 3, 3) @[pp_compressor3_2.scala 29:53]
    node _p_comb_3_T_2 = xor(_p_comb_3_T, _p_comb_3_T_1) @[pp_compressor3_2.scala 29:39]
    node _p_comb_3_T_3 = bits(_p_comb_3_T_2, 0, 0) @[pp_compressor3_2.scala 29:58]
    p_comb[3] <= _p_comb_3_T_3 @[pp_compressor3_2.scala 29:19]
    node _s_comb_3_T = bits(input.pp2_in, 3, 3) @[pp_compressor3_2.scala 30:46]
    node _s_comb_3_T_1 = bits(_s_comb_3_T, 0, 0) @[pp_compressor3_2.scala 30:50]
    node _s_comb_3_T_2 = xor(p_comb[3], _s_comb_3_T_1) @[pp_compressor3_2.scala 30:32]
    s_comb[3] <= _s_comb_3_T_2 @[pp_compressor3_2.scala 30:19]
    node _c_comb_3_T = bits(input.pp2_in, 3, 3) @[pp_compressor3_2.scala 31:34]
    node _c_comb_3_T_1 = bits(_c_comb_3_T, 0, 0) @[pp_compressor3_2.scala 31:38]
    node _c_comb_3_T_2 = and(_c_comb_3_T_1, p_comb[3]) @[pp_compressor3_2.scala 31:45]
    node _c_comb_3_T_3 = or(_c_comb_3_T_2, g_comb[3]) @[pp_compressor3_2.scala 31:57]
    c_comb[3] <= _c_comb_3_T_3 @[pp_compressor3_2.scala 31:19]
    node _g_comb_4_T = bits(input.pp0_in, 4, 4) @[pp_compressor3_2.scala 28:35]
    node _g_comb_4_T_1 = bits(input.pp1_in, 4, 4) @[pp_compressor3_2.scala 28:53]
    node _g_comb_4_T_2 = and(_g_comb_4_T, _g_comb_4_T_1) @[pp_compressor3_2.scala 28:39]
    node _g_comb_4_T_3 = bits(_g_comb_4_T_2, 0, 0) @[pp_compressor3_2.scala 28:58]
    g_comb[4] <= _g_comb_4_T_3 @[pp_compressor3_2.scala 28:19]
    node _p_comb_4_T = bits(input.pp0_in, 4, 4) @[pp_compressor3_2.scala 29:35]
    node _p_comb_4_T_1 = bits(input.pp1_in, 4, 4) @[pp_compressor3_2.scala 29:53]
    node _p_comb_4_T_2 = xor(_p_comb_4_T, _p_comb_4_T_1) @[pp_compressor3_2.scala 29:39]
    node _p_comb_4_T_3 = bits(_p_comb_4_T_2, 0, 0) @[pp_compressor3_2.scala 29:58]
    p_comb[4] <= _p_comb_4_T_3 @[pp_compressor3_2.scala 29:19]
    node _s_comb_4_T = bits(input.pp2_in, 4, 4) @[pp_compressor3_2.scala 30:46]
    node _s_comb_4_T_1 = bits(_s_comb_4_T, 0, 0) @[pp_compressor3_2.scala 30:50]
    node _s_comb_4_T_2 = xor(p_comb[4], _s_comb_4_T_1) @[pp_compressor3_2.scala 30:32]
    s_comb[4] <= _s_comb_4_T_2 @[pp_compressor3_2.scala 30:19]
    node _c_comb_4_T = bits(input.pp2_in, 4, 4) @[pp_compressor3_2.scala 31:34]
    node _c_comb_4_T_1 = bits(_c_comb_4_T, 0, 0) @[pp_compressor3_2.scala 31:38]
    node _c_comb_4_T_2 = and(_c_comb_4_T_1, p_comb[4]) @[pp_compressor3_2.scala 31:45]
    node _c_comb_4_T_3 = or(_c_comb_4_T_2, g_comb[4]) @[pp_compressor3_2.scala 31:57]
    c_comb[4] <= _c_comb_4_T_3 @[pp_compressor3_2.scala 31:19]
    node _g_comb_5_T = bits(input.pp0_in, 5, 5) @[pp_compressor3_2.scala 28:35]
    node _g_comb_5_T_1 = bits(input.pp1_in, 5, 5) @[pp_compressor3_2.scala 28:53]
    node _g_comb_5_T_2 = and(_g_comb_5_T, _g_comb_5_T_1) @[pp_compressor3_2.scala 28:39]
    node _g_comb_5_T_3 = bits(_g_comb_5_T_2, 0, 0) @[pp_compressor3_2.scala 28:58]
    g_comb[5] <= _g_comb_5_T_3 @[pp_compressor3_2.scala 28:19]
    node _p_comb_5_T = bits(input.pp0_in, 5, 5) @[pp_compressor3_2.scala 29:35]
    node _p_comb_5_T_1 = bits(input.pp1_in, 5, 5) @[pp_compressor3_2.scala 29:53]
    node _p_comb_5_T_2 = xor(_p_comb_5_T, _p_comb_5_T_1) @[pp_compressor3_2.scala 29:39]
    node _p_comb_5_T_3 = bits(_p_comb_5_T_2, 0, 0) @[pp_compressor3_2.scala 29:58]
    p_comb[5] <= _p_comb_5_T_3 @[pp_compressor3_2.scala 29:19]
    node _s_comb_5_T = bits(input.pp2_in, 5, 5) @[pp_compressor3_2.scala 30:46]
    node _s_comb_5_T_1 = bits(_s_comb_5_T, 0, 0) @[pp_compressor3_2.scala 30:50]
    node _s_comb_5_T_2 = xor(p_comb[5], _s_comb_5_T_1) @[pp_compressor3_2.scala 30:32]
    s_comb[5] <= _s_comb_5_T_2 @[pp_compressor3_2.scala 30:19]
    node _c_comb_5_T = bits(input.pp2_in, 5, 5) @[pp_compressor3_2.scala 31:34]
    node _c_comb_5_T_1 = bits(_c_comb_5_T, 0, 0) @[pp_compressor3_2.scala 31:38]
    node _c_comb_5_T_2 = and(_c_comb_5_T_1, p_comb[5]) @[pp_compressor3_2.scala 31:45]
    node _c_comb_5_T_3 = or(_c_comb_5_T_2, g_comb[5]) @[pp_compressor3_2.scala 31:57]
    c_comb[5] <= _c_comb_5_T_3 @[pp_compressor3_2.scala 31:19]
    node _g_comb_6_T = bits(input.pp0_in, 6, 6) @[pp_compressor3_2.scala 28:35]
    node _g_comb_6_T_1 = bits(input.pp1_in, 6, 6) @[pp_compressor3_2.scala 28:53]
    node _g_comb_6_T_2 = and(_g_comb_6_T, _g_comb_6_T_1) @[pp_compressor3_2.scala 28:39]
    node _g_comb_6_T_3 = bits(_g_comb_6_T_2, 0, 0) @[pp_compressor3_2.scala 28:58]
    g_comb[6] <= _g_comb_6_T_3 @[pp_compressor3_2.scala 28:19]
    node _p_comb_6_T = bits(input.pp0_in, 6, 6) @[pp_compressor3_2.scala 29:35]
    node _p_comb_6_T_1 = bits(input.pp1_in, 6, 6) @[pp_compressor3_2.scala 29:53]
    node _p_comb_6_T_2 = xor(_p_comb_6_T, _p_comb_6_T_1) @[pp_compressor3_2.scala 29:39]
    node _p_comb_6_T_3 = bits(_p_comb_6_T_2, 0, 0) @[pp_compressor3_2.scala 29:58]
    p_comb[6] <= _p_comb_6_T_3 @[pp_compressor3_2.scala 29:19]
    node _s_comb_6_T = bits(input.pp2_in, 6, 6) @[pp_compressor3_2.scala 30:46]
    node _s_comb_6_T_1 = bits(_s_comb_6_T, 0, 0) @[pp_compressor3_2.scala 30:50]
    node _s_comb_6_T_2 = xor(p_comb[6], _s_comb_6_T_1) @[pp_compressor3_2.scala 30:32]
    s_comb[6] <= _s_comb_6_T_2 @[pp_compressor3_2.scala 30:19]
    node _c_comb_6_T = bits(input.pp2_in, 6, 6) @[pp_compressor3_2.scala 31:34]
    node _c_comb_6_T_1 = bits(_c_comb_6_T, 0, 0) @[pp_compressor3_2.scala 31:38]
    node _c_comb_6_T_2 = and(_c_comb_6_T_1, p_comb[6]) @[pp_compressor3_2.scala 31:45]
    node _c_comb_6_T_3 = or(_c_comb_6_T_2, g_comb[6]) @[pp_compressor3_2.scala 31:57]
    c_comb[6] <= _c_comb_6_T_3 @[pp_compressor3_2.scala 31:19]
    node _g_comb_7_T = bits(input.pp0_in, 7, 7) @[pp_compressor3_2.scala 28:35]
    node _g_comb_7_T_1 = bits(input.pp1_in, 7, 7) @[pp_compressor3_2.scala 28:53]
    node _g_comb_7_T_2 = and(_g_comb_7_T, _g_comb_7_T_1) @[pp_compressor3_2.scala 28:39]
    node _g_comb_7_T_3 = bits(_g_comb_7_T_2, 0, 0) @[pp_compressor3_2.scala 28:58]
    g_comb[7] <= _g_comb_7_T_3 @[pp_compressor3_2.scala 28:19]
    node _p_comb_7_T = bits(input.pp0_in, 7, 7) @[pp_compressor3_2.scala 29:35]
    node _p_comb_7_T_1 = bits(input.pp1_in, 7, 7) @[pp_compressor3_2.scala 29:53]
    node _p_comb_7_T_2 = xor(_p_comb_7_T, _p_comb_7_T_1) @[pp_compressor3_2.scala 29:39]
    node _p_comb_7_T_3 = bits(_p_comb_7_T_2, 0, 0) @[pp_compressor3_2.scala 29:58]
    p_comb[7] <= _p_comb_7_T_3 @[pp_compressor3_2.scala 29:19]
    node _s_comb_7_T = bits(input.pp2_in, 7, 7) @[pp_compressor3_2.scala 30:46]
    node _s_comb_7_T_1 = bits(_s_comb_7_T, 0, 0) @[pp_compressor3_2.scala 30:50]
    node _s_comb_7_T_2 = xor(p_comb[7], _s_comb_7_T_1) @[pp_compressor3_2.scala 30:32]
    s_comb[7] <= _s_comb_7_T_2 @[pp_compressor3_2.scala 30:19]
    node _c_comb_7_T = bits(input.pp2_in, 7, 7) @[pp_compressor3_2.scala 31:34]
    node _c_comb_7_T_1 = bits(_c_comb_7_T, 0, 0) @[pp_compressor3_2.scala 31:38]
    node _c_comb_7_T_2 = and(_c_comb_7_T_1, p_comb[7]) @[pp_compressor3_2.scala 31:45]
    node _c_comb_7_T_3 = or(_c_comb_7_T_2, g_comb[7]) @[pp_compressor3_2.scala 31:57]
    c_comb[7] <= _c_comb_7_T_3 @[pp_compressor3_2.scala 31:19]
    node output_S_lo_lo = cat(s_comb[1], s_comb[0]) @[pp_compressor3_2.scala 34:24]
    node output_S_lo_hi = cat(s_comb[3], s_comb[2]) @[pp_compressor3_2.scala 34:24]
    node output_S_lo = cat(output_S_lo_hi, output_S_lo_lo) @[pp_compressor3_2.scala 34:24]
    node output_S_hi_lo = cat(s_comb[5], s_comb[4]) @[pp_compressor3_2.scala 34:24]
    node output_S_hi_hi = cat(s_comb[7], s_comb[6]) @[pp_compressor3_2.scala 34:24]
    node output_S_hi = cat(output_S_hi_hi, output_S_hi_lo) @[pp_compressor3_2.scala 34:24]
    node _output_S_T = cat(output_S_hi, output_S_lo) @[pp_compressor3_2.scala 34:24]
    node _output_S_T_1 = asSInt(_output_S_T) @[pp_compressor3_2.scala 34:31]
    output.S <= _output_S_T_1 @[pp_compressor3_2.scala 34:14]
    node output_C_lo_lo = cat(c_comb[1], c_comb[0]) @[pp_compressor3_2.scala 35:29]
    node output_C_lo_hi = cat(c_comb[3], c_comb[2]) @[pp_compressor3_2.scala 35:29]
    node output_C_lo = cat(output_C_lo_hi, output_C_lo_lo) @[pp_compressor3_2.scala 35:29]
    node output_C_hi_lo = cat(c_comb[5], c_comb[4]) @[pp_compressor3_2.scala 35:29]
    node output_C_hi_hi = cat(c_comb[7], c_comb[6]) @[pp_compressor3_2.scala 35:29]
    node output_C_hi = cat(output_C_hi_hi, output_C_hi_lo) @[pp_compressor3_2.scala 35:29]
    node _output_C_T = cat(output_C_hi, output_C_lo) @[pp_compressor3_2.scala 35:29]
    node _output_C_T_1 = bits(_output_C_T, 6, 0) @[pp_compressor3_2.scala 35:36]
    node _output_C_T_2 = cat(_output_C_T_1, UInt<1>("h0")) @[Cat.scala 33:92]
    node _output_C_T_3 = asSInt(_output_C_T_2) @[pp_compressor3_2.scala 35:61]
    output.C <= _output_C_T_3 @[pp_compressor3_2.scala 35:14]

  module wallaceTree_2 :
    input clock : Clock
    input reset : Reset
    output io : { flip data_i : SInt<8>[3], data_o : SInt<8>}

    inst rca of RCA_4 @[wallace_tree.scala 13:19]
    rca.clock <= clock
    rca.reset <= reset
    wire _rca_in_WIRE : SInt<8>[2] @[wallace_tree.scala 52:32]
    _rca_in_WIRE[0] <= asSInt(UInt<8>("h0")) @[wallace_tree.scala 52:32]
    _rca_in_WIRE[1] <= asSInt(UInt<8>("h0")) @[wallace_tree.scala 52:32]
    wire rca_in : SInt<8>[2]
    rca_in <= _rca_in_WIRE
    wire _l1_csa_in_WIRE : SInt<8>[3] @[wallace_tree.scala 55:36]
    _l1_csa_in_WIRE[0] <= asSInt(UInt<8>("h0")) @[wallace_tree.scala 55:36]
    _l1_csa_in_WIRE[1] <= asSInt(UInt<8>("h0")) @[wallace_tree.scala 55:36]
    _l1_csa_in_WIRE[2] <= asSInt(UInt<8>("h0")) @[wallace_tree.scala 55:36]
    wire l1_csa_in : SInt<8>[3]
    l1_csa_in <= _l1_csa_in_WIRE
    wire _l1_csa_os_WIRE : SInt<8>[1] @[wallace_tree.scala 56:36]
    _l1_csa_os_WIRE[0] <= asSInt(UInt<8>("h0")) @[wallace_tree.scala 56:36]
    wire l1_csa_os : SInt<8>[1]
    l1_csa_os <= _l1_csa_os_WIRE
    wire _l1_csa_oc_WIRE : SInt<8>[1] @[wallace_tree.scala 57:36]
    _l1_csa_oc_WIRE[0] <= asSInt(UInt<8>("h0")) @[wallace_tree.scala 57:36]
    wire l1_csa_oc : SInt<8>[1]
    l1_csa_oc <= _l1_csa_oc_WIRE
    wire _l1_csa_out_WIRE : SInt<8>[2] @[wallace_tree.scala 58:36]
    _l1_csa_out_WIRE[0] <= asSInt(UInt<8>("h0")) @[wallace_tree.scala 58:36]
    _l1_csa_out_WIRE[1] <= asSInt(UInt<8>("h0")) @[wallace_tree.scala 58:36]
    wire l1_csa_out : SInt<8>[2]
    l1_csa_out <= _l1_csa_out_WIRE
    inst layer1CSA_0 of pp_compressor3_2_2 @[wallace_tree.scala 59:44]
    layer1CSA_0.clock <= clock
    layer1CSA_0.reset <= reset
    l1_csa_in[0] <= io.data_i[0] @[wallace_tree.scala 61:43]
    l1_csa_in[1] <= io.data_i[1] @[wallace_tree.scala 61:43]
    l1_csa_in[2] <= io.data_i[2] @[wallace_tree.scala 61:43]
    layer1CSA_0.input.pp0_in <= l1_csa_in[0] @[wallace_tree.scala 63:31]
    layer1CSA_0.input.pp1_in <= l1_csa_in[1] @[wallace_tree.scala 64:31]
    layer1CSA_0.input.pp2_in <= l1_csa_in[2] @[wallace_tree.scala 65:31]
    l1_csa_os[0] <= layer1CSA_0.output.S @[wallace_tree.scala 66:31]
    l1_csa_oc[0] <= layer1CSA_0.output.C @[wallace_tree.scala 67:31]
    l1_csa_out[0] <= l1_csa_os[0] @[wallace_tree.scala 68:33]
    l1_csa_out[1] <= l1_csa_oc[0] @[wallace_tree.scala 69:35]
    rca_in <= l1_csa_out @[wallace_tree.scala 77:12]
    rca.input.a_in <= rca_in[0] @[wallace_tree.scala 250:18]
    rca.input.b_in <= rca_in[1] @[wallace_tree.scala 251:18]
    rca.input.c_in <= asSInt(UInt<1>("h0")) @[wallace_tree.scala 252:18]
    io.data_o <= rca.output.S @[wallace_tree.scala 253:18]

  module Multiplier_2 :
    input clock : Clock
    input reset : Reset
    output input : { flip multiplicand : SInt<4>, flip multiplier : SInt<4>}
    output output : { product : SInt<8>}

    inst booth2_encoder of booth2Encoder_2 @[multiplier.scala 21:34]
    booth2_encoder.clock <= clock
    booth2_encoder.reset <= reset
    inst pp_generator of ppGenerator_2 @[multiplier.scala 22:34]
    pp_generator.clock <= clock
    pp_generator.reset <= reset
    inst wallace_tree of wallaceTree_2 @[multiplier.scala 23:34]
    wallace_tree.clock <= clock
    wallace_tree.reset <= reset
    booth2_encoder.input.multiplier <= input.multiplier @[multiplier.scala 25:37]
    pp_generator.inputData.multiplicand <= input.multiplicand @[multiplier.scala 27:41]
    pp_generator.inputCtrl.X2 <= booth2_encoder.output.X2 @[multiplier.scala 28:41]
    pp_generator.inputCtrl.inv <= booth2_encoder.output.inv @[multiplier.scala 29:41]
    pp_generator.inputCtrl.Set0 <= booth2_encoder.output.set0 @[multiplier.scala 30:41]
    wallace_tree.io.data_i[0] <= pp_generator.outputData.pp_out[0] @[multiplier.scala 33:35]
    wallace_tree.io.data_i[1] <= pp_generator.outputData.pp_out[1] @[multiplier.scala 33:35]
    wallace_tree.io.data_i[2] <= pp_generator.outputData.sig_out @[multiplier.scala 35:40]
    output.product <= wallace_tree.io.data_o @[multiplier.scala 37:41]

  module RCA_5 :
    input clock : Clock
    input reset : Reset
    output input : { flip a_in : SInt<16>, flip b_in : SInt<16>, flip c_in : SInt<1>}
    output output : { S : SInt<16>, C : SInt<16>}

    wire g_comb : UInt<1>[16] @[rca.scala 22:22]
    wire p_comb : UInt<1>[16] @[rca.scala 23:22]
    wire s_comb : UInt<1>[16] @[rca.scala 24:22]
    wire c_comb : UInt<1>[17] @[rca.scala 25:22]
    node _c_comb_0_T = bits(input.c_in, 0, 0) @[rca.scala 27:29]
    c_comb[0] <= _c_comb_0_T @[rca.scala 27:15]
    node _g_comb_0_T = bits(input.a_in, 0, 0) @[rca.scala 30:35]
    node _g_comb_0_T_1 = bits(input.b_in, 0, 0) @[rca.scala 30:51]
    node _g_comb_0_T_2 = and(_g_comb_0_T, _g_comb_0_T_1) @[rca.scala 30:39]
    node _g_comb_0_T_3 = bits(_g_comb_0_T_2, 0, 0) @[rca.scala 30:56]
    g_comb[0] <= _g_comb_0_T_3 @[rca.scala 30:21]
    node _p_comb_0_T = bits(input.a_in, 0, 0) @[rca.scala 31:35]
    node _p_comb_0_T_1 = bits(input.b_in, 0, 0) @[rca.scala 31:51]
    node _p_comb_0_T_2 = xor(_p_comb_0_T, _p_comb_0_T_1) @[rca.scala 31:39]
    node _p_comb_0_T_3 = bits(_p_comb_0_T_2, 0, 0) @[rca.scala 31:56]
    p_comb[0] <= _p_comb_0_T_3 @[rca.scala 31:21]
    node _s_comb_0_T = xor(p_comb[0], c_comb[0]) @[rca.scala 32:34]
    s_comb[0] <= _s_comb_0_T @[rca.scala 32:21]
    node _c_comb_1_T = and(c_comb[0], p_comb[0]) @[rca.scala 33:34]
    node _c_comb_1_T_1 = or(_c_comb_1_T, g_comb[0]) @[rca.scala 33:46]
    c_comb[1] <= _c_comb_1_T_1 @[rca.scala 33:21]
    node _g_comb_1_T = bits(input.a_in, 1, 1) @[rca.scala 30:35]
    node _g_comb_1_T_1 = bits(input.b_in, 1, 1) @[rca.scala 30:51]
    node _g_comb_1_T_2 = and(_g_comb_1_T, _g_comb_1_T_1) @[rca.scala 30:39]
    node _g_comb_1_T_3 = bits(_g_comb_1_T_2, 0, 0) @[rca.scala 30:56]
    g_comb[1] <= _g_comb_1_T_3 @[rca.scala 30:21]
    node _p_comb_1_T = bits(input.a_in, 1, 1) @[rca.scala 31:35]
    node _p_comb_1_T_1 = bits(input.b_in, 1, 1) @[rca.scala 31:51]
    node _p_comb_1_T_2 = xor(_p_comb_1_T, _p_comb_1_T_1) @[rca.scala 31:39]
    node _p_comb_1_T_3 = bits(_p_comb_1_T_2, 0, 0) @[rca.scala 31:56]
    p_comb[1] <= _p_comb_1_T_3 @[rca.scala 31:21]
    node _s_comb_1_T = xor(p_comb[1], c_comb[1]) @[rca.scala 32:34]
    s_comb[1] <= _s_comb_1_T @[rca.scala 32:21]
    node _c_comb_2_T = and(c_comb[1], p_comb[1]) @[rca.scala 33:34]
    node _c_comb_2_T_1 = or(_c_comb_2_T, g_comb[1]) @[rca.scala 33:46]
    c_comb[2] <= _c_comb_2_T_1 @[rca.scala 33:21]
    node _g_comb_2_T = bits(input.a_in, 2, 2) @[rca.scala 30:35]
    node _g_comb_2_T_1 = bits(input.b_in, 2, 2) @[rca.scala 30:51]
    node _g_comb_2_T_2 = and(_g_comb_2_T, _g_comb_2_T_1) @[rca.scala 30:39]
    node _g_comb_2_T_3 = bits(_g_comb_2_T_2, 0, 0) @[rca.scala 30:56]
    g_comb[2] <= _g_comb_2_T_3 @[rca.scala 30:21]
    node _p_comb_2_T = bits(input.a_in, 2, 2) @[rca.scala 31:35]
    node _p_comb_2_T_1 = bits(input.b_in, 2, 2) @[rca.scala 31:51]
    node _p_comb_2_T_2 = xor(_p_comb_2_T, _p_comb_2_T_1) @[rca.scala 31:39]
    node _p_comb_2_T_3 = bits(_p_comb_2_T_2, 0, 0) @[rca.scala 31:56]
    p_comb[2] <= _p_comb_2_T_3 @[rca.scala 31:21]
    node _s_comb_2_T = xor(p_comb[2], c_comb[2]) @[rca.scala 32:34]
    s_comb[2] <= _s_comb_2_T @[rca.scala 32:21]
    node _c_comb_3_T = and(c_comb[2], p_comb[2]) @[rca.scala 33:34]
    node _c_comb_3_T_1 = or(_c_comb_3_T, g_comb[2]) @[rca.scala 33:46]
    c_comb[3] <= _c_comb_3_T_1 @[rca.scala 33:21]
    node _g_comb_3_T = bits(input.a_in, 3, 3) @[rca.scala 30:35]
    node _g_comb_3_T_1 = bits(input.b_in, 3, 3) @[rca.scala 30:51]
    node _g_comb_3_T_2 = and(_g_comb_3_T, _g_comb_3_T_1) @[rca.scala 30:39]
    node _g_comb_3_T_3 = bits(_g_comb_3_T_2, 0, 0) @[rca.scala 30:56]
    g_comb[3] <= _g_comb_3_T_3 @[rca.scala 30:21]
    node _p_comb_3_T = bits(input.a_in, 3, 3) @[rca.scala 31:35]
    node _p_comb_3_T_1 = bits(input.b_in, 3, 3) @[rca.scala 31:51]
    node _p_comb_3_T_2 = xor(_p_comb_3_T, _p_comb_3_T_1) @[rca.scala 31:39]
    node _p_comb_3_T_3 = bits(_p_comb_3_T_2, 0, 0) @[rca.scala 31:56]
    p_comb[3] <= _p_comb_3_T_3 @[rca.scala 31:21]
    node _s_comb_3_T = xor(p_comb[3], c_comb[3]) @[rca.scala 32:34]
    s_comb[3] <= _s_comb_3_T @[rca.scala 32:21]
    node _c_comb_4_T = and(c_comb[3], p_comb[3]) @[rca.scala 33:34]
    node _c_comb_4_T_1 = or(_c_comb_4_T, g_comb[3]) @[rca.scala 33:46]
    c_comb[4] <= _c_comb_4_T_1 @[rca.scala 33:21]
    node _g_comb_4_T = bits(input.a_in, 4, 4) @[rca.scala 30:35]
    node _g_comb_4_T_1 = bits(input.b_in, 4, 4) @[rca.scala 30:51]
    node _g_comb_4_T_2 = and(_g_comb_4_T, _g_comb_4_T_1) @[rca.scala 30:39]
    node _g_comb_4_T_3 = bits(_g_comb_4_T_2, 0, 0) @[rca.scala 30:56]
    g_comb[4] <= _g_comb_4_T_3 @[rca.scala 30:21]
    node _p_comb_4_T = bits(input.a_in, 4, 4) @[rca.scala 31:35]
    node _p_comb_4_T_1 = bits(input.b_in, 4, 4) @[rca.scala 31:51]
    node _p_comb_4_T_2 = xor(_p_comb_4_T, _p_comb_4_T_1) @[rca.scala 31:39]
    node _p_comb_4_T_3 = bits(_p_comb_4_T_2, 0, 0) @[rca.scala 31:56]
    p_comb[4] <= _p_comb_4_T_3 @[rca.scala 31:21]
    node _s_comb_4_T = xor(p_comb[4], c_comb[4]) @[rca.scala 32:34]
    s_comb[4] <= _s_comb_4_T @[rca.scala 32:21]
    node _c_comb_5_T = and(c_comb[4], p_comb[4]) @[rca.scala 33:34]
    node _c_comb_5_T_1 = or(_c_comb_5_T, g_comb[4]) @[rca.scala 33:46]
    c_comb[5] <= _c_comb_5_T_1 @[rca.scala 33:21]
    node _g_comb_5_T = bits(input.a_in, 5, 5) @[rca.scala 30:35]
    node _g_comb_5_T_1 = bits(input.b_in, 5, 5) @[rca.scala 30:51]
    node _g_comb_5_T_2 = and(_g_comb_5_T, _g_comb_5_T_1) @[rca.scala 30:39]
    node _g_comb_5_T_3 = bits(_g_comb_5_T_2, 0, 0) @[rca.scala 30:56]
    g_comb[5] <= _g_comb_5_T_3 @[rca.scala 30:21]
    node _p_comb_5_T = bits(input.a_in, 5, 5) @[rca.scala 31:35]
    node _p_comb_5_T_1 = bits(input.b_in, 5, 5) @[rca.scala 31:51]
    node _p_comb_5_T_2 = xor(_p_comb_5_T, _p_comb_5_T_1) @[rca.scala 31:39]
    node _p_comb_5_T_3 = bits(_p_comb_5_T_2, 0, 0) @[rca.scala 31:56]
    p_comb[5] <= _p_comb_5_T_3 @[rca.scala 31:21]
    node _s_comb_5_T = xor(p_comb[5], c_comb[5]) @[rca.scala 32:34]
    s_comb[5] <= _s_comb_5_T @[rca.scala 32:21]
    node _c_comb_6_T = and(c_comb[5], p_comb[5]) @[rca.scala 33:34]
    node _c_comb_6_T_1 = or(_c_comb_6_T, g_comb[5]) @[rca.scala 33:46]
    c_comb[6] <= _c_comb_6_T_1 @[rca.scala 33:21]
    node _g_comb_6_T = bits(input.a_in, 6, 6) @[rca.scala 30:35]
    node _g_comb_6_T_1 = bits(input.b_in, 6, 6) @[rca.scala 30:51]
    node _g_comb_6_T_2 = and(_g_comb_6_T, _g_comb_6_T_1) @[rca.scala 30:39]
    node _g_comb_6_T_3 = bits(_g_comb_6_T_2, 0, 0) @[rca.scala 30:56]
    g_comb[6] <= _g_comb_6_T_3 @[rca.scala 30:21]
    node _p_comb_6_T = bits(input.a_in, 6, 6) @[rca.scala 31:35]
    node _p_comb_6_T_1 = bits(input.b_in, 6, 6) @[rca.scala 31:51]
    node _p_comb_6_T_2 = xor(_p_comb_6_T, _p_comb_6_T_1) @[rca.scala 31:39]
    node _p_comb_6_T_3 = bits(_p_comb_6_T_2, 0, 0) @[rca.scala 31:56]
    p_comb[6] <= _p_comb_6_T_3 @[rca.scala 31:21]
    node _s_comb_6_T = xor(p_comb[6], c_comb[6]) @[rca.scala 32:34]
    s_comb[6] <= _s_comb_6_T @[rca.scala 32:21]
    node _c_comb_7_T = and(c_comb[6], p_comb[6]) @[rca.scala 33:34]
    node _c_comb_7_T_1 = or(_c_comb_7_T, g_comb[6]) @[rca.scala 33:46]
    c_comb[7] <= _c_comb_7_T_1 @[rca.scala 33:21]
    node _g_comb_7_T = bits(input.a_in, 7, 7) @[rca.scala 30:35]
    node _g_comb_7_T_1 = bits(input.b_in, 7, 7) @[rca.scala 30:51]
    node _g_comb_7_T_2 = and(_g_comb_7_T, _g_comb_7_T_1) @[rca.scala 30:39]
    node _g_comb_7_T_3 = bits(_g_comb_7_T_2, 0, 0) @[rca.scala 30:56]
    g_comb[7] <= _g_comb_7_T_3 @[rca.scala 30:21]
    node _p_comb_7_T = bits(input.a_in, 7, 7) @[rca.scala 31:35]
    node _p_comb_7_T_1 = bits(input.b_in, 7, 7) @[rca.scala 31:51]
    node _p_comb_7_T_2 = xor(_p_comb_7_T, _p_comb_7_T_1) @[rca.scala 31:39]
    node _p_comb_7_T_3 = bits(_p_comb_7_T_2, 0, 0) @[rca.scala 31:56]
    p_comb[7] <= _p_comb_7_T_3 @[rca.scala 31:21]
    node _s_comb_7_T = xor(p_comb[7], c_comb[7]) @[rca.scala 32:34]
    s_comb[7] <= _s_comb_7_T @[rca.scala 32:21]
    node _c_comb_8_T = and(c_comb[7], p_comb[7]) @[rca.scala 33:34]
    node _c_comb_8_T_1 = or(_c_comb_8_T, g_comb[7]) @[rca.scala 33:46]
    c_comb[8] <= _c_comb_8_T_1 @[rca.scala 33:21]
    node _g_comb_8_T = bits(input.a_in, 8, 8) @[rca.scala 30:35]
    node _g_comb_8_T_1 = bits(input.b_in, 8, 8) @[rca.scala 30:51]
    node _g_comb_8_T_2 = and(_g_comb_8_T, _g_comb_8_T_1) @[rca.scala 30:39]
    node _g_comb_8_T_3 = bits(_g_comb_8_T_2, 0, 0) @[rca.scala 30:56]
    g_comb[8] <= _g_comb_8_T_3 @[rca.scala 30:21]
    node _p_comb_8_T = bits(input.a_in, 8, 8) @[rca.scala 31:35]
    node _p_comb_8_T_1 = bits(input.b_in, 8, 8) @[rca.scala 31:51]
    node _p_comb_8_T_2 = xor(_p_comb_8_T, _p_comb_8_T_1) @[rca.scala 31:39]
    node _p_comb_8_T_3 = bits(_p_comb_8_T_2, 0, 0) @[rca.scala 31:56]
    p_comb[8] <= _p_comb_8_T_3 @[rca.scala 31:21]
    node _s_comb_8_T = xor(p_comb[8], c_comb[8]) @[rca.scala 32:34]
    s_comb[8] <= _s_comb_8_T @[rca.scala 32:21]
    node _c_comb_9_T = and(c_comb[8], p_comb[8]) @[rca.scala 33:34]
    node _c_comb_9_T_1 = or(_c_comb_9_T, g_comb[8]) @[rca.scala 33:46]
    c_comb[9] <= _c_comb_9_T_1 @[rca.scala 33:21]
    node _g_comb_9_T = bits(input.a_in, 9, 9) @[rca.scala 30:35]
    node _g_comb_9_T_1 = bits(input.b_in, 9, 9) @[rca.scala 30:51]
    node _g_comb_9_T_2 = and(_g_comb_9_T, _g_comb_9_T_1) @[rca.scala 30:39]
    node _g_comb_9_T_3 = bits(_g_comb_9_T_2, 0, 0) @[rca.scala 30:56]
    g_comb[9] <= _g_comb_9_T_3 @[rca.scala 30:21]
    node _p_comb_9_T = bits(input.a_in, 9, 9) @[rca.scala 31:35]
    node _p_comb_9_T_1 = bits(input.b_in, 9, 9) @[rca.scala 31:51]
    node _p_comb_9_T_2 = xor(_p_comb_9_T, _p_comb_9_T_1) @[rca.scala 31:39]
    node _p_comb_9_T_3 = bits(_p_comb_9_T_2, 0, 0) @[rca.scala 31:56]
    p_comb[9] <= _p_comb_9_T_3 @[rca.scala 31:21]
    node _s_comb_9_T = xor(p_comb[9], c_comb[9]) @[rca.scala 32:34]
    s_comb[9] <= _s_comb_9_T @[rca.scala 32:21]
    node _c_comb_10_T = and(c_comb[9], p_comb[9]) @[rca.scala 33:34]
    node _c_comb_10_T_1 = or(_c_comb_10_T, g_comb[9]) @[rca.scala 33:46]
    c_comb[10] <= _c_comb_10_T_1 @[rca.scala 33:21]
    node _g_comb_10_T = bits(input.a_in, 10, 10) @[rca.scala 30:35]
    node _g_comb_10_T_1 = bits(input.b_in, 10, 10) @[rca.scala 30:51]
    node _g_comb_10_T_2 = and(_g_comb_10_T, _g_comb_10_T_1) @[rca.scala 30:39]
    node _g_comb_10_T_3 = bits(_g_comb_10_T_2, 0, 0) @[rca.scala 30:56]
    g_comb[10] <= _g_comb_10_T_3 @[rca.scala 30:21]
    node _p_comb_10_T = bits(input.a_in, 10, 10) @[rca.scala 31:35]
    node _p_comb_10_T_1 = bits(input.b_in, 10, 10) @[rca.scala 31:51]
    node _p_comb_10_T_2 = xor(_p_comb_10_T, _p_comb_10_T_1) @[rca.scala 31:39]
    node _p_comb_10_T_3 = bits(_p_comb_10_T_2, 0, 0) @[rca.scala 31:56]
    p_comb[10] <= _p_comb_10_T_3 @[rca.scala 31:21]
    node _s_comb_10_T = xor(p_comb[10], c_comb[10]) @[rca.scala 32:34]
    s_comb[10] <= _s_comb_10_T @[rca.scala 32:21]
    node _c_comb_11_T = and(c_comb[10], p_comb[10]) @[rca.scala 33:34]
    node _c_comb_11_T_1 = or(_c_comb_11_T, g_comb[10]) @[rca.scala 33:46]
    c_comb[11] <= _c_comb_11_T_1 @[rca.scala 33:21]
    node _g_comb_11_T = bits(input.a_in, 11, 11) @[rca.scala 30:35]
    node _g_comb_11_T_1 = bits(input.b_in, 11, 11) @[rca.scala 30:51]
    node _g_comb_11_T_2 = and(_g_comb_11_T, _g_comb_11_T_1) @[rca.scala 30:39]
    node _g_comb_11_T_3 = bits(_g_comb_11_T_2, 0, 0) @[rca.scala 30:56]
    g_comb[11] <= _g_comb_11_T_3 @[rca.scala 30:21]
    node _p_comb_11_T = bits(input.a_in, 11, 11) @[rca.scala 31:35]
    node _p_comb_11_T_1 = bits(input.b_in, 11, 11) @[rca.scala 31:51]
    node _p_comb_11_T_2 = xor(_p_comb_11_T, _p_comb_11_T_1) @[rca.scala 31:39]
    node _p_comb_11_T_3 = bits(_p_comb_11_T_2, 0, 0) @[rca.scala 31:56]
    p_comb[11] <= _p_comb_11_T_3 @[rca.scala 31:21]
    node _s_comb_11_T = xor(p_comb[11], c_comb[11]) @[rca.scala 32:34]
    s_comb[11] <= _s_comb_11_T @[rca.scala 32:21]
    node _c_comb_12_T = and(c_comb[11], p_comb[11]) @[rca.scala 33:34]
    node _c_comb_12_T_1 = or(_c_comb_12_T, g_comb[11]) @[rca.scala 33:46]
    c_comb[12] <= _c_comb_12_T_1 @[rca.scala 33:21]
    node _g_comb_12_T = bits(input.a_in, 12, 12) @[rca.scala 30:35]
    node _g_comb_12_T_1 = bits(input.b_in, 12, 12) @[rca.scala 30:51]
    node _g_comb_12_T_2 = and(_g_comb_12_T, _g_comb_12_T_1) @[rca.scala 30:39]
    node _g_comb_12_T_3 = bits(_g_comb_12_T_2, 0, 0) @[rca.scala 30:56]
    g_comb[12] <= _g_comb_12_T_3 @[rca.scala 30:21]
    node _p_comb_12_T = bits(input.a_in, 12, 12) @[rca.scala 31:35]
    node _p_comb_12_T_1 = bits(input.b_in, 12, 12) @[rca.scala 31:51]
    node _p_comb_12_T_2 = xor(_p_comb_12_T, _p_comb_12_T_1) @[rca.scala 31:39]
    node _p_comb_12_T_3 = bits(_p_comb_12_T_2, 0, 0) @[rca.scala 31:56]
    p_comb[12] <= _p_comb_12_T_3 @[rca.scala 31:21]
    node _s_comb_12_T = xor(p_comb[12], c_comb[12]) @[rca.scala 32:34]
    s_comb[12] <= _s_comb_12_T @[rca.scala 32:21]
    node _c_comb_13_T = and(c_comb[12], p_comb[12]) @[rca.scala 33:34]
    node _c_comb_13_T_1 = or(_c_comb_13_T, g_comb[12]) @[rca.scala 33:46]
    c_comb[13] <= _c_comb_13_T_1 @[rca.scala 33:21]
    node _g_comb_13_T = bits(input.a_in, 13, 13) @[rca.scala 30:35]
    node _g_comb_13_T_1 = bits(input.b_in, 13, 13) @[rca.scala 30:51]
    node _g_comb_13_T_2 = and(_g_comb_13_T, _g_comb_13_T_1) @[rca.scala 30:39]
    node _g_comb_13_T_3 = bits(_g_comb_13_T_2, 0, 0) @[rca.scala 30:56]
    g_comb[13] <= _g_comb_13_T_3 @[rca.scala 30:21]
    node _p_comb_13_T = bits(input.a_in, 13, 13) @[rca.scala 31:35]
    node _p_comb_13_T_1 = bits(input.b_in, 13, 13) @[rca.scala 31:51]
    node _p_comb_13_T_2 = xor(_p_comb_13_T, _p_comb_13_T_1) @[rca.scala 31:39]
    node _p_comb_13_T_3 = bits(_p_comb_13_T_2, 0, 0) @[rca.scala 31:56]
    p_comb[13] <= _p_comb_13_T_3 @[rca.scala 31:21]
    node _s_comb_13_T = xor(p_comb[13], c_comb[13]) @[rca.scala 32:34]
    s_comb[13] <= _s_comb_13_T @[rca.scala 32:21]
    node _c_comb_14_T = and(c_comb[13], p_comb[13]) @[rca.scala 33:34]
    node _c_comb_14_T_1 = or(_c_comb_14_T, g_comb[13]) @[rca.scala 33:46]
    c_comb[14] <= _c_comb_14_T_1 @[rca.scala 33:21]
    node _g_comb_14_T = bits(input.a_in, 14, 14) @[rca.scala 30:35]
    node _g_comb_14_T_1 = bits(input.b_in, 14, 14) @[rca.scala 30:51]
    node _g_comb_14_T_2 = and(_g_comb_14_T, _g_comb_14_T_1) @[rca.scala 30:39]
    node _g_comb_14_T_3 = bits(_g_comb_14_T_2, 0, 0) @[rca.scala 30:56]
    g_comb[14] <= _g_comb_14_T_3 @[rca.scala 30:21]
    node _p_comb_14_T = bits(input.a_in, 14, 14) @[rca.scala 31:35]
    node _p_comb_14_T_1 = bits(input.b_in, 14, 14) @[rca.scala 31:51]
    node _p_comb_14_T_2 = xor(_p_comb_14_T, _p_comb_14_T_1) @[rca.scala 31:39]
    node _p_comb_14_T_3 = bits(_p_comb_14_T_2, 0, 0) @[rca.scala 31:56]
    p_comb[14] <= _p_comb_14_T_3 @[rca.scala 31:21]
    node _s_comb_14_T = xor(p_comb[14], c_comb[14]) @[rca.scala 32:34]
    s_comb[14] <= _s_comb_14_T @[rca.scala 32:21]
    node _c_comb_15_T = and(c_comb[14], p_comb[14]) @[rca.scala 33:34]
    node _c_comb_15_T_1 = or(_c_comb_15_T, g_comb[14]) @[rca.scala 33:46]
    c_comb[15] <= _c_comb_15_T_1 @[rca.scala 33:21]
    node _g_comb_15_T = bits(input.a_in, 15, 15) @[rca.scala 30:35]
    node _g_comb_15_T_1 = bits(input.b_in, 15, 15) @[rca.scala 30:51]
    node _g_comb_15_T_2 = and(_g_comb_15_T, _g_comb_15_T_1) @[rca.scala 30:39]
    node _g_comb_15_T_3 = bits(_g_comb_15_T_2, 0, 0) @[rca.scala 30:56]
    g_comb[15] <= _g_comb_15_T_3 @[rca.scala 30:21]
    node _p_comb_15_T = bits(input.a_in, 15, 15) @[rca.scala 31:35]
    node _p_comb_15_T_1 = bits(input.b_in, 15, 15) @[rca.scala 31:51]
    node _p_comb_15_T_2 = xor(_p_comb_15_T, _p_comb_15_T_1) @[rca.scala 31:39]
    node _p_comb_15_T_3 = bits(_p_comb_15_T_2, 0, 0) @[rca.scala 31:56]
    p_comb[15] <= _p_comb_15_T_3 @[rca.scala 31:21]
    node _s_comb_15_T = xor(p_comb[15], c_comb[15]) @[rca.scala 32:34]
    s_comb[15] <= _s_comb_15_T @[rca.scala 32:21]
    node _c_comb_16_T = and(c_comb[15], p_comb[15]) @[rca.scala 33:34]
    node _c_comb_16_T_1 = or(_c_comb_16_T, g_comb[15]) @[rca.scala 33:46]
    c_comb[16] <= _c_comb_16_T_1 @[rca.scala 33:21]
    node output_S_lo_lo_lo = cat(s_comb[1], s_comb[0]) @[rca.scala 36:24]
    node output_S_lo_lo_hi = cat(s_comb[3], s_comb[2]) @[rca.scala 36:24]
    node output_S_lo_lo = cat(output_S_lo_lo_hi, output_S_lo_lo_lo) @[rca.scala 36:24]
    node output_S_lo_hi_lo = cat(s_comb[5], s_comb[4]) @[rca.scala 36:24]
    node output_S_lo_hi_hi = cat(s_comb[7], s_comb[6]) @[rca.scala 36:24]
    node output_S_lo_hi = cat(output_S_lo_hi_hi, output_S_lo_hi_lo) @[rca.scala 36:24]
    node output_S_lo = cat(output_S_lo_hi, output_S_lo_lo) @[rca.scala 36:24]
    node output_S_hi_lo_lo = cat(s_comb[9], s_comb[8]) @[rca.scala 36:24]
    node output_S_hi_lo_hi = cat(s_comb[11], s_comb[10]) @[rca.scala 36:24]
    node output_S_hi_lo = cat(output_S_hi_lo_hi, output_S_hi_lo_lo) @[rca.scala 36:24]
    node output_S_hi_hi_lo = cat(s_comb[13], s_comb[12]) @[rca.scala 36:24]
    node output_S_hi_hi_hi = cat(s_comb[15], s_comb[14]) @[rca.scala 36:24]
    node output_S_hi_hi = cat(output_S_hi_hi_hi, output_S_hi_hi_lo) @[rca.scala 36:24]
    node output_S_hi = cat(output_S_hi_hi, output_S_hi_lo) @[rca.scala 36:24]
    node _output_S_T = cat(output_S_hi, output_S_lo) @[rca.scala 36:24]
    node _output_S_T_1 = asSInt(_output_S_T) @[rca.scala 36:31]
    output.S <= _output_S_T_1 @[rca.scala 36:14]
    node _output_C_T = asSInt(c_comb[16]) @[rca.scala 37:40]
    output.C <= _output_C_T @[rca.scala 37:14]

  module MacUnit_2 :
    input clock : Clock
    input reset : Reset
    output io : { flip in_a : SInt<4>, flip in_b : SInt<4>, flip in_c : SInt<16>, out_c : SInt<16>}

    inst mul of Multiplier_2 @[MacUnit.scala 15:19]
    mul.clock <= clock
    mul.reset <= reset
    inst rca of RCA_5 @[MacUnit.scala 16:19]
    rca.clock <= clock
    rca.reset <= reset
    mul.input.multiplicand <= io.in_a @[MacUnit.scala 18:26]
    mul.input.multiplier <= io.in_b @[MacUnit.scala 19:26]
    node _rca_input_a_in_T = bits(mul.output.product, 7, 7) @[MacUnit.scala 21:71]
    node _rca_input_a_in_T_1 = bits(_rca_input_a_in_T, 0, 0) @[Bitwise.scala 77:15]
    node _rca_input_a_in_T_2 = mux(_rca_input_a_in_T_1, UInt<8>("hff"), UInt<8>("h0")) @[Bitwise.scala 77:12]
    node rca_input_a_in_lo = asUInt(mul.output.product) @[Cat.scala 33:92]
    node _rca_input_a_in_T_3 = cat(_rca_input_a_in_T_2, rca_input_a_in_lo) @[Cat.scala 33:92]
    node _rca_input_a_in_T_4 = asSInt(_rca_input_a_in_T_3) @[MacUnit.scala 21:108]
    rca.input.a_in <= _rca_input_a_in_T_4 @[MacUnit.scala 21:19]
    rca.input.b_in <= io.in_c @[MacUnit.scala 22:19]
    rca.input.c_in <= asSInt(UInt<16>("h0")) @[MacUnit.scala 23:19]
    io.out_c <= rca.output.S @[MacUnit.scala 24:19]

  module PE_2 :
    input clock : Clock
    input reset : Reset
    output io : { flip in_control : { ctrl_sa_send_data : UInt<1>}, flip in_a : SInt<4>, flip in_b : SInt<4>, flip in_c : SInt<16>, out_control : { ctrl_sa_send_data : UInt<1>}, out_a : SInt<4>, out_b : SInt<4>, out_c : SInt<16>}

    reg a_reg : SInt<4>, clock with :
      reset => (reset, asSInt(UInt<4>("h0"))) @[PE.scala 24:22]
    reg b_reg : SInt<4>, clock with :
      reset => (reset, asSInt(UInt<4>("h0"))) @[PE.scala 25:22]
    reg c_reg : SInt<16>, clock with :
      reset => (reset, asSInt(UInt<16>("h0"))) @[PE.scala 26:22]
    inst mac of MacUnit_2 @[PE.scala 28:19]
    mac.clock <= clock
    mac.reset <= reset
    mac.io.in_a <= io.in_a @[PE.scala 29:15]
    mac.io.in_b <= io.in_b @[PE.scala 30:15]
    mac.io.in_c <= c_reg @[PE.scala 31:15]
    a_reg <= io.in_a @[PE.scala 33:9]
    b_reg <= io.in_b @[PE.scala 34:9]
    node _c_reg_T = mux(io.in_control.ctrl_sa_send_data, io.in_c, mac.io.out_c) @[PE.scala 36:15]
    c_reg <= _c_reg_T @[PE.scala 36:9]
    io.out_a <= a_reg @[PE.scala 38:12]
    io.out_b <= b_reg @[PE.scala 39:12]
    io.out_c <= c_reg @[PE.scala 40:12]
    io.out_control <= io.in_control @[PE.scala 42:18]

  module booth2Encoder_3 :
    input clock : Clock
    input reset : Reset
    output input : { flip multiplier : SInt<4>}
    output output : { X2 : UInt<2>, inv : UInt<2>, set0 : UInt<2>}

    wire multiplier2 : UInt<5> @[booth2_encoder.scala 22:27]
    wire bits : UInt<3>[2] @[booth2_encoder.scala 23:27]
    wire X2Bools : UInt<1>[2] @[booth2_encoder.scala 25:30]
    X2Bools[0] <= UInt<1>("h0") @[booth2_encoder.scala 25:30]
    X2Bools[1] <= UInt<1>("h0") @[booth2_encoder.scala 25:30]
    wire invBools : UInt<1>[2] @[booth2_encoder.scala 26:30]
    invBools[0] <= UInt<1>("h0") @[booth2_encoder.scala 26:30]
    invBools[1] <= UInt<1>("h0") @[booth2_encoder.scala 26:30]
    wire set0Bools : UInt<1>[2] @[booth2_encoder.scala 27:30]
    set0Bools[0] <= UInt<1>("h0") @[booth2_encoder.scala 27:30]
    set0Bools[1] <= UInt<1>("h0") @[booth2_encoder.scala 27:30]
    node multiplier2_hi = asUInt(input.multiplier) @[Cat.scala 33:92]
    node _multiplier2_T = cat(multiplier2_hi, UInt<1>("h0")) @[Cat.scala 33:92]
    multiplier2 <= _multiplier2_T @[booth2_encoder.scala 29:17]
    node _bits_0_T = bits(multiplier2, 2, 0) @[booth2_encoder.scala 32:31]
    bits[0] <= _bits_0_T @[booth2_encoder.scala 32:17]
    node _bits_1_T = bits(multiplier2, 4, 2) @[booth2_encoder.scala 32:31]
    bits[1] <= _bits_1_T @[booth2_encoder.scala 32:17]
    node _X2Bools_0_T = bits(bits[0], 0, 0) @[booth2_encoder.scala 36:35]
    node _X2Bools_0_T_1 = bits(bits[0], 1, 1) @[booth2_encoder.scala 36:46]
    node _X2Bools_0_T_2 = xor(_X2Bools_0_T, _X2Bools_0_T_1) @[booth2_encoder.scala 36:38]
    node _X2Bools_0_T_3 = not(_X2Bools_0_T_2) @[booth2_encoder.scala 36:26]
    node _X2Bools_0_T_4 = bits(_X2Bools_0_T_3, 0, 0) @[booth2_encoder.scala 36:52]
    X2Bools[0] <= _X2Bools_0_T_4 @[booth2_encoder.scala 36:22]
    node _invBools_0_T = bits(bits[0], 2, 2) @[booth2_encoder.scala 37:32]
    node _invBools_0_T_1 = bits(_invBools_0_T, 0, 0) @[booth2_encoder.scala 37:36]
    invBools[0] <= _invBools_0_T_1 @[booth2_encoder.scala 37:22]
    node _set0Bools_0_T = andr(bits[0]) @[booth2_encoder.scala 38:33]
    node _set0Bools_0_T_1 = not(bits[0]) @[booth2_encoder.scala 38:48]
    node _set0Bools_0_T_2 = andr(_set0Bools_0_T_1) @[booth2_encoder.scala 38:58]
    node _set0Bools_0_T_3 = bits(_set0Bools_0_T_2, 0, 0) @[booth2_encoder.scala 38:63]
    node _set0Bools_0_T_4 = or(_set0Bools_0_T, _set0Bools_0_T_3) @[booth2_encoder.scala 38:45]
    set0Bools[0] <= _set0Bools_0_T_4 @[booth2_encoder.scala 38:22]
    node _X2Bools_1_T = bits(bits[1], 0, 0) @[booth2_encoder.scala 36:35]
    node _X2Bools_1_T_1 = bits(bits[1], 1, 1) @[booth2_encoder.scala 36:46]
    node _X2Bools_1_T_2 = xor(_X2Bools_1_T, _X2Bools_1_T_1) @[booth2_encoder.scala 36:38]
    node _X2Bools_1_T_3 = not(_X2Bools_1_T_2) @[booth2_encoder.scala 36:26]
    node _X2Bools_1_T_4 = bits(_X2Bools_1_T_3, 0, 0) @[booth2_encoder.scala 36:52]
    X2Bools[1] <= _X2Bools_1_T_4 @[booth2_encoder.scala 36:22]
    node _invBools_1_T = bits(bits[1], 2, 2) @[booth2_encoder.scala 37:32]
    node _invBools_1_T_1 = bits(_invBools_1_T, 0, 0) @[booth2_encoder.scala 37:36]
    invBools[1] <= _invBools_1_T_1 @[booth2_encoder.scala 37:22]
    node _set0Bools_1_T = andr(bits[1]) @[booth2_encoder.scala 38:33]
    node _set0Bools_1_T_1 = not(bits[1]) @[booth2_encoder.scala 38:48]
    node _set0Bools_1_T_2 = andr(_set0Bools_1_T_1) @[booth2_encoder.scala 38:58]
    node _set0Bools_1_T_3 = bits(_set0Bools_1_T_2, 0, 0) @[booth2_encoder.scala 38:63]
    node _set0Bools_1_T_4 = or(_set0Bools_1_T, _set0Bools_1_T_3) @[booth2_encoder.scala 38:45]
    set0Bools[1] <= _set0Bools_1_T_4 @[booth2_encoder.scala 38:22]
    node _output_X2_T = cat(X2Bools[1], X2Bools[0]) @[booth2_encoder.scala 42:28]
    output.X2 <= _output_X2_T @[booth2_encoder.scala 42:17]
    node _output_inv_T = cat(invBools[1], invBools[0]) @[booth2_encoder.scala 43:29]
    output.inv <= _output_inv_T @[booth2_encoder.scala 43:17]
    node _output_set0_T = cat(set0Bools[1], set0Bools[0]) @[booth2_encoder.scala 44:30]
    output.set0 <= _output_set0_T @[booth2_encoder.scala 44:17]

  module ppGenerator_3 :
    input clock : Clock
    input reset : Reset
    output inputData : { flip multiplicand : SInt<4>}
    output inputCtrl : { flip X2 : UInt<2>, flip inv : UInt<2>, flip Set0 : UInt<2>}
    output outputData : { pp_out : SInt<8>[2], sig_out : SInt<8>}

    wire E : UInt<1>[2] @[pp_generator.scala 28:26]
    wire E_inv : UInt<1>[2] @[pp_generator.scala 29:26]
    wire pp_X2 : SInt<5>[2] @[pp_generator.scala 31:26]
    wire pp_set : SInt<5>[2] @[pp_generator.scala 32:26]
    wire pp_inv : SInt<5>[2] @[pp_generator.scala 33:26]
    wire pp_temp : SInt<8>[2] @[pp_generator.scala 34:26]
    wire _pp_WIRE : SInt<8>[2] @[pp_generator.scala 36:37]
    _pp_WIRE[0] <= asSInt(UInt<8>("h0")) @[pp_generator.scala 36:37]
    _pp_WIRE[1] <= asSInt(UInt<8>("h0")) @[pp_generator.scala 36:37]
    reg pp : SInt<8>[2], clock with :
      reset => (reset, _pp_WIRE) @[pp_generator.scala 36:29]
    reg sign_com : SInt<8>, clock with :
      reset => (reset, asSInt(UInt<8>("h0"))) @[pp_generator.scala 37:29]
    node _pp_X2_0_T = bits(inputCtrl.X2, 0, 0) @[pp_generator.scala 40:38]
    node _pp_X2_0_T_1 = bits(_pp_X2_0_T, 0, 0) @[pp_generator.scala 40:42]
    node pp_X2_0_lo = asUInt(asSInt(UInt<1>("h0"))) @[Cat.scala 33:92]
    node pp_X2_0_hi = asUInt(inputData.multiplicand) @[Cat.scala 33:92]
    node _pp_X2_0_T_2 = cat(pp_X2_0_hi, pp_X2_0_lo) @[Cat.scala 33:92]
    node _pp_X2_0_T_3 = bits(inputData.multiplicand, 3, 3) @[pp_generator.scala 41:51]
    node pp_X2_0_lo_1 = asUInt(inputData.multiplicand) @[Cat.scala 33:92]
    node _pp_X2_0_T_4 = cat(_pp_X2_0_T_3, pp_X2_0_lo_1) @[Cat.scala 33:92]
    node _pp_X2_0_T_5 = mux(_pp_X2_0_T_1, _pp_X2_0_T_2, _pp_X2_0_T_4) @[pp_generator.scala 40:25]
    node _pp_X2_0_T_6 = asSInt(_pp_X2_0_T_5) @[pp_generator.scala 41:90]
    pp_X2[0] <= _pp_X2_0_T_6 @[pp_generator.scala 40:19]
    node _pp_set_0_T = bits(inputCtrl.Set0, 0, 0) @[pp_generator.scala 42:40]
    node _pp_set_0_T_1 = bits(_pp_set_0_T, 0, 0) @[pp_generator.scala 42:44]
    node _pp_set_0_T_2 = mux(_pp_set_0_T_1, asSInt(UInt<5>("h0")), pp_X2[0]) @[pp_generator.scala 42:25]
    pp_set[0] <= _pp_set_0_T_2 @[pp_generator.scala 42:19]
    node _pp_inv_0_T = bits(inputCtrl.inv, 0, 0) @[pp_generator.scala 43:39]
    node _pp_inv_0_T_1 = bits(_pp_inv_0_T, 0, 0) @[pp_generator.scala 43:43]
    node _pp_inv_0_T_2 = not(pp_set[0]) @[pp_generator.scala 43:51]
    node _pp_inv_0_T_3 = asSInt(_pp_inv_0_T_2) @[pp_generator.scala 43:51]
    node _pp_inv_0_T_4 = mux(_pp_inv_0_T_1, _pp_inv_0_T_3, pp_set[0]) @[pp_generator.scala 43:25]
    pp_inv[0] <= _pp_inv_0_T_4 @[pp_generator.scala 43:19]
    node _E_inv_0_T = bits(inputCtrl.Set0, 0, 0) @[pp_generator.scala 44:40]
    node _E_inv_0_T_1 = bits(_E_inv_0_T, 0, 0) @[pp_generator.scala 44:44]
    node _E_inv_0_T_2 = bits(inputCtrl.inv, 0, 0) @[pp_generator.scala 44:65]
    node _E_inv_0_T_3 = bits(_E_inv_0_T_2, 0, 0) @[pp_generator.scala 44:69]
    node _E_inv_0_T_4 = bits(inputCtrl.inv, 0, 0) @[pp_generator.scala 44:91]
    node _E_inv_0_T_5 = bits(inputData.multiplicand, 3, 3) @[pp_generator.scala 44:117]
    node _E_inv_0_T_6 = xor(_E_inv_0_T_4, _E_inv_0_T_5) @[pp_generator.scala 44:94]
    node _E_inv_0_T_7 = bits(_E_inv_0_T_6, 0, 0) @[pp_generator.scala 44:131]
    node _E_inv_0_T_8 = mux(_E_inv_0_T_1, _E_inv_0_T_3, _E_inv_0_T_7) @[pp_generator.scala 44:25]
    E_inv[0] <= _E_inv_0_T_8 @[pp_generator.scala 44:19]
    node _E_0_T = not(E_inv[0]) @[pp_generator.scala 45:22]
    E[0] <= _E_0_T @[pp_generator.scala 45:19]
    node pp_temp_0_lo_lo = asUInt(pp_inv[0]) @[Cat.scala 33:92]
    node pp_temp_0_lo = cat(E_inv[0], pp_temp_0_lo_lo) @[Cat.scala 33:92]
    node pp_temp_0_hi = cat(E[0], E_inv[0]) @[Cat.scala 33:92]
    node _pp_temp_0_T = cat(pp_temp_0_hi, pp_temp_0_lo) @[Cat.scala 33:92]
    node _pp_temp_0_T_1 = asSInt(_pp_temp_0_T) @[pp_generator.scala 49:86]
    pp_temp[0] <= _pp_temp_0_T_1 @[pp_generator.scala 49:28]
    node _pp_X2_1_T = bits(inputCtrl.X2, 1, 1) @[pp_generator.scala 40:38]
    node _pp_X2_1_T_1 = bits(_pp_X2_1_T, 0, 0) @[pp_generator.scala 40:42]
    node pp_X2_1_lo = asUInt(asSInt(UInt<1>("h0"))) @[Cat.scala 33:92]
    node pp_X2_1_hi = asUInt(inputData.multiplicand) @[Cat.scala 33:92]
    node _pp_X2_1_T_2 = cat(pp_X2_1_hi, pp_X2_1_lo) @[Cat.scala 33:92]
    node _pp_X2_1_T_3 = bits(inputData.multiplicand, 3, 3) @[pp_generator.scala 41:51]
    node pp_X2_1_lo_1 = asUInt(inputData.multiplicand) @[Cat.scala 33:92]
    node _pp_X2_1_T_4 = cat(_pp_X2_1_T_3, pp_X2_1_lo_1) @[Cat.scala 33:92]
    node _pp_X2_1_T_5 = mux(_pp_X2_1_T_1, _pp_X2_1_T_2, _pp_X2_1_T_4) @[pp_generator.scala 40:25]
    node _pp_X2_1_T_6 = asSInt(_pp_X2_1_T_5) @[pp_generator.scala 41:90]
    pp_X2[1] <= _pp_X2_1_T_6 @[pp_generator.scala 40:19]
    node _pp_set_1_T = bits(inputCtrl.Set0, 1, 1) @[pp_generator.scala 42:40]
    node _pp_set_1_T_1 = bits(_pp_set_1_T, 0, 0) @[pp_generator.scala 42:44]
    node _pp_set_1_T_2 = mux(_pp_set_1_T_1, asSInt(UInt<5>("h0")), pp_X2[1]) @[pp_generator.scala 42:25]
    pp_set[1] <= _pp_set_1_T_2 @[pp_generator.scala 42:19]
    node _pp_inv_1_T = bits(inputCtrl.inv, 1, 1) @[pp_generator.scala 43:39]
    node _pp_inv_1_T_1 = bits(_pp_inv_1_T, 0, 0) @[pp_generator.scala 43:43]
    node _pp_inv_1_T_2 = not(pp_set[1]) @[pp_generator.scala 43:51]
    node _pp_inv_1_T_3 = asSInt(_pp_inv_1_T_2) @[pp_generator.scala 43:51]
    node _pp_inv_1_T_4 = mux(_pp_inv_1_T_1, _pp_inv_1_T_3, pp_set[1]) @[pp_generator.scala 43:25]
    pp_inv[1] <= _pp_inv_1_T_4 @[pp_generator.scala 43:19]
    node _E_inv_1_T = bits(inputCtrl.Set0, 1, 1) @[pp_generator.scala 44:40]
    node _E_inv_1_T_1 = bits(_E_inv_1_T, 0, 0) @[pp_generator.scala 44:44]
    node _E_inv_1_T_2 = bits(inputCtrl.inv, 1, 1) @[pp_generator.scala 44:65]
    node _E_inv_1_T_3 = bits(_E_inv_1_T_2, 0, 0) @[pp_generator.scala 44:69]
    node _E_inv_1_T_4 = bits(inputCtrl.inv, 1, 1) @[pp_generator.scala 44:91]
    node _E_inv_1_T_5 = bits(inputData.multiplicand, 3, 3) @[pp_generator.scala 44:117]
    node _E_inv_1_T_6 = xor(_E_inv_1_T_4, _E_inv_1_T_5) @[pp_generator.scala 44:94]
    node _E_inv_1_T_7 = bits(_E_inv_1_T_6, 0, 0) @[pp_generator.scala 44:131]
    node _E_inv_1_T_8 = mux(_E_inv_1_T_1, _E_inv_1_T_3, _E_inv_1_T_7) @[pp_generator.scala 44:25]
    E_inv[1] <= _E_inv_1_T_8 @[pp_generator.scala 44:19]
    node _E_1_T = not(E_inv[1]) @[pp_generator.scala 45:22]
    E[1] <= _E_1_T @[pp_generator.scala 45:19]
    node pp_temp_1_lo_lo = asUInt(pp_inv[1]) @[Cat.scala 33:92]
    node pp_temp_1_lo = cat(E[1], pp_temp_1_lo_lo) @[Cat.scala 33:92]
    node pp_temp_1_hi = cat(UInt<1>("h0"), UInt<1>("h1")) @[Cat.scala 33:92]
    node _pp_temp_1_T = cat(pp_temp_1_hi, pp_temp_1_lo) @[Cat.scala 33:92]
    node _pp_temp_1_T_1 = asSInt(_pp_temp_1_T) @[pp_generator.scala 55:94]
    pp_temp[1] <= _pp_temp_1_T_1 @[pp_generator.scala 55:24]
    pp[0] <= pp_temp[0] @[pp_generator.scala 61:19]
    node _pp_1_T = bits(pp_temp[1], 5, 0) @[pp_generator.scala 63:36]
    node _pp_1_T_1 = bits(inputCtrl.inv, 0, 0) @[pp_generator.scala 63:78]
    node pp_1_hi = cat(_pp_1_T, UInt<1>("h0")) @[Cat.scala 33:92]
    node _pp_1_T_2 = cat(pp_1_hi, _pp_1_T_1) @[Cat.scala 33:92]
    node _pp_1_T_3 = asSInt(_pp_1_T_2) @[pp_generator.scala 63:85]
    pp[1] <= _pp_1_T_3 @[pp_generator.scala 63:19]
    node _sign_com_T = bits(inputCtrl.inv, 1, 1) @[pp_generator.scala 68:54]
    node sign_com_hi = cat(UInt<1>("h0"), _sign_com_T) @[Cat.scala 33:92]
    node _sign_com_T_1 = cat(sign_com_hi, UInt<2>("h0")) @[Cat.scala 33:92]
    node _sign_com_T_2 = asSInt(_sign_com_T_1) @[pp_generator.scala 68:97]
    sign_com <= _sign_com_T_2 @[pp_generator.scala 68:14]
    outputData.pp_out <= pp @[pp_generator.scala 70:25]
    outputData.sig_out <= sign_com @[pp_generator.scala 71:25]

  module RCA_6 :
    input clock : Clock
    input reset : Reset
    output input : { flip a_in : SInt<8>, flip b_in : SInt<8>, flip c_in : SInt<1>}
    output output : { S : SInt<8>, C : SInt<8>}

    wire g_comb : UInt<1>[8] @[rca.scala 22:22]
    wire p_comb : UInt<1>[8] @[rca.scala 23:22]
    wire s_comb : UInt<1>[8] @[rca.scala 24:22]
    wire c_comb : UInt<1>[9] @[rca.scala 25:22]
    node _c_comb_0_T = bits(input.c_in, 0, 0) @[rca.scala 27:29]
    c_comb[0] <= _c_comb_0_T @[rca.scala 27:15]
    node _g_comb_0_T = bits(input.a_in, 0, 0) @[rca.scala 30:35]
    node _g_comb_0_T_1 = bits(input.b_in, 0, 0) @[rca.scala 30:51]
    node _g_comb_0_T_2 = and(_g_comb_0_T, _g_comb_0_T_1) @[rca.scala 30:39]
    node _g_comb_0_T_3 = bits(_g_comb_0_T_2, 0, 0) @[rca.scala 30:56]
    g_comb[0] <= _g_comb_0_T_3 @[rca.scala 30:21]
    node _p_comb_0_T = bits(input.a_in, 0, 0) @[rca.scala 31:35]
    node _p_comb_0_T_1 = bits(input.b_in, 0, 0) @[rca.scala 31:51]
    node _p_comb_0_T_2 = xor(_p_comb_0_T, _p_comb_0_T_1) @[rca.scala 31:39]
    node _p_comb_0_T_3 = bits(_p_comb_0_T_2, 0, 0) @[rca.scala 31:56]
    p_comb[0] <= _p_comb_0_T_3 @[rca.scala 31:21]
    node _s_comb_0_T = xor(p_comb[0], c_comb[0]) @[rca.scala 32:34]
    s_comb[0] <= _s_comb_0_T @[rca.scala 32:21]
    node _c_comb_1_T = and(c_comb[0], p_comb[0]) @[rca.scala 33:34]
    node _c_comb_1_T_1 = or(_c_comb_1_T, g_comb[0]) @[rca.scala 33:46]
    c_comb[1] <= _c_comb_1_T_1 @[rca.scala 33:21]
    node _g_comb_1_T = bits(input.a_in, 1, 1) @[rca.scala 30:35]
    node _g_comb_1_T_1 = bits(input.b_in, 1, 1) @[rca.scala 30:51]
    node _g_comb_1_T_2 = and(_g_comb_1_T, _g_comb_1_T_1) @[rca.scala 30:39]
    node _g_comb_1_T_3 = bits(_g_comb_1_T_2, 0, 0) @[rca.scala 30:56]
    g_comb[1] <= _g_comb_1_T_3 @[rca.scala 30:21]
    node _p_comb_1_T = bits(input.a_in, 1, 1) @[rca.scala 31:35]
    node _p_comb_1_T_1 = bits(input.b_in, 1, 1) @[rca.scala 31:51]
    node _p_comb_1_T_2 = xor(_p_comb_1_T, _p_comb_1_T_1) @[rca.scala 31:39]
    node _p_comb_1_T_3 = bits(_p_comb_1_T_2, 0, 0) @[rca.scala 31:56]
    p_comb[1] <= _p_comb_1_T_3 @[rca.scala 31:21]
    node _s_comb_1_T = xor(p_comb[1], c_comb[1]) @[rca.scala 32:34]
    s_comb[1] <= _s_comb_1_T @[rca.scala 32:21]
    node _c_comb_2_T = and(c_comb[1], p_comb[1]) @[rca.scala 33:34]
    node _c_comb_2_T_1 = or(_c_comb_2_T, g_comb[1]) @[rca.scala 33:46]
    c_comb[2] <= _c_comb_2_T_1 @[rca.scala 33:21]
    node _g_comb_2_T = bits(input.a_in, 2, 2) @[rca.scala 30:35]
    node _g_comb_2_T_1 = bits(input.b_in, 2, 2) @[rca.scala 30:51]
    node _g_comb_2_T_2 = and(_g_comb_2_T, _g_comb_2_T_1) @[rca.scala 30:39]
    node _g_comb_2_T_3 = bits(_g_comb_2_T_2, 0, 0) @[rca.scala 30:56]
    g_comb[2] <= _g_comb_2_T_3 @[rca.scala 30:21]
    node _p_comb_2_T = bits(input.a_in, 2, 2) @[rca.scala 31:35]
    node _p_comb_2_T_1 = bits(input.b_in, 2, 2) @[rca.scala 31:51]
    node _p_comb_2_T_2 = xor(_p_comb_2_T, _p_comb_2_T_1) @[rca.scala 31:39]
    node _p_comb_2_T_3 = bits(_p_comb_2_T_2, 0, 0) @[rca.scala 31:56]
    p_comb[2] <= _p_comb_2_T_3 @[rca.scala 31:21]
    node _s_comb_2_T = xor(p_comb[2], c_comb[2]) @[rca.scala 32:34]
    s_comb[2] <= _s_comb_2_T @[rca.scala 32:21]
    node _c_comb_3_T = and(c_comb[2], p_comb[2]) @[rca.scala 33:34]
    node _c_comb_3_T_1 = or(_c_comb_3_T, g_comb[2]) @[rca.scala 33:46]
    c_comb[3] <= _c_comb_3_T_1 @[rca.scala 33:21]
    node _g_comb_3_T = bits(input.a_in, 3, 3) @[rca.scala 30:35]
    node _g_comb_3_T_1 = bits(input.b_in, 3, 3) @[rca.scala 30:51]
    node _g_comb_3_T_2 = and(_g_comb_3_T, _g_comb_3_T_1) @[rca.scala 30:39]
    node _g_comb_3_T_3 = bits(_g_comb_3_T_2, 0, 0) @[rca.scala 30:56]
    g_comb[3] <= _g_comb_3_T_3 @[rca.scala 30:21]
    node _p_comb_3_T = bits(input.a_in, 3, 3) @[rca.scala 31:35]
    node _p_comb_3_T_1 = bits(input.b_in, 3, 3) @[rca.scala 31:51]
    node _p_comb_3_T_2 = xor(_p_comb_3_T, _p_comb_3_T_1) @[rca.scala 31:39]
    node _p_comb_3_T_3 = bits(_p_comb_3_T_2, 0, 0) @[rca.scala 31:56]
    p_comb[3] <= _p_comb_3_T_3 @[rca.scala 31:21]
    node _s_comb_3_T = xor(p_comb[3], c_comb[3]) @[rca.scala 32:34]
    s_comb[3] <= _s_comb_3_T @[rca.scala 32:21]
    node _c_comb_4_T = and(c_comb[3], p_comb[3]) @[rca.scala 33:34]
    node _c_comb_4_T_1 = or(_c_comb_4_T, g_comb[3]) @[rca.scala 33:46]
    c_comb[4] <= _c_comb_4_T_1 @[rca.scala 33:21]
    node _g_comb_4_T = bits(input.a_in, 4, 4) @[rca.scala 30:35]
    node _g_comb_4_T_1 = bits(input.b_in, 4, 4) @[rca.scala 30:51]
    node _g_comb_4_T_2 = and(_g_comb_4_T, _g_comb_4_T_1) @[rca.scala 30:39]
    node _g_comb_4_T_3 = bits(_g_comb_4_T_2, 0, 0) @[rca.scala 30:56]
    g_comb[4] <= _g_comb_4_T_3 @[rca.scala 30:21]
    node _p_comb_4_T = bits(input.a_in, 4, 4) @[rca.scala 31:35]
    node _p_comb_4_T_1 = bits(input.b_in, 4, 4) @[rca.scala 31:51]
    node _p_comb_4_T_2 = xor(_p_comb_4_T, _p_comb_4_T_1) @[rca.scala 31:39]
    node _p_comb_4_T_3 = bits(_p_comb_4_T_2, 0, 0) @[rca.scala 31:56]
    p_comb[4] <= _p_comb_4_T_3 @[rca.scala 31:21]
    node _s_comb_4_T = xor(p_comb[4], c_comb[4]) @[rca.scala 32:34]
    s_comb[4] <= _s_comb_4_T @[rca.scala 32:21]
    node _c_comb_5_T = and(c_comb[4], p_comb[4]) @[rca.scala 33:34]
    node _c_comb_5_T_1 = or(_c_comb_5_T, g_comb[4]) @[rca.scala 33:46]
    c_comb[5] <= _c_comb_5_T_1 @[rca.scala 33:21]
    node _g_comb_5_T = bits(input.a_in, 5, 5) @[rca.scala 30:35]
    node _g_comb_5_T_1 = bits(input.b_in, 5, 5) @[rca.scala 30:51]
    node _g_comb_5_T_2 = and(_g_comb_5_T, _g_comb_5_T_1) @[rca.scala 30:39]
    node _g_comb_5_T_3 = bits(_g_comb_5_T_2, 0, 0) @[rca.scala 30:56]
    g_comb[5] <= _g_comb_5_T_3 @[rca.scala 30:21]
    node _p_comb_5_T = bits(input.a_in, 5, 5) @[rca.scala 31:35]
    node _p_comb_5_T_1 = bits(input.b_in, 5, 5) @[rca.scala 31:51]
    node _p_comb_5_T_2 = xor(_p_comb_5_T, _p_comb_5_T_1) @[rca.scala 31:39]
    node _p_comb_5_T_3 = bits(_p_comb_5_T_2, 0, 0) @[rca.scala 31:56]
    p_comb[5] <= _p_comb_5_T_3 @[rca.scala 31:21]
    node _s_comb_5_T = xor(p_comb[5], c_comb[5]) @[rca.scala 32:34]
    s_comb[5] <= _s_comb_5_T @[rca.scala 32:21]
    node _c_comb_6_T = and(c_comb[5], p_comb[5]) @[rca.scala 33:34]
    node _c_comb_6_T_1 = or(_c_comb_6_T, g_comb[5]) @[rca.scala 33:46]
    c_comb[6] <= _c_comb_6_T_1 @[rca.scala 33:21]
    node _g_comb_6_T = bits(input.a_in, 6, 6) @[rca.scala 30:35]
    node _g_comb_6_T_1 = bits(input.b_in, 6, 6) @[rca.scala 30:51]
    node _g_comb_6_T_2 = and(_g_comb_6_T, _g_comb_6_T_1) @[rca.scala 30:39]
    node _g_comb_6_T_3 = bits(_g_comb_6_T_2, 0, 0) @[rca.scala 30:56]
    g_comb[6] <= _g_comb_6_T_3 @[rca.scala 30:21]
    node _p_comb_6_T = bits(input.a_in, 6, 6) @[rca.scala 31:35]
    node _p_comb_6_T_1 = bits(input.b_in, 6, 6) @[rca.scala 31:51]
    node _p_comb_6_T_2 = xor(_p_comb_6_T, _p_comb_6_T_1) @[rca.scala 31:39]
    node _p_comb_6_T_3 = bits(_p_comb_6_T_2, 0, 0) @[rca.scala 31:56]
    p_comb[6] <= _p_comb_6_T_3 @[rca.scala 31:21]
    node _s_comb_6_T = xor(p_comb[6], c_comb[6]) @[rca.scala 32:34]
    s_comb[6] <= _s_comb_6_T @[rca.scala 32:21]
    node _c_comb_7_T = and(c_comb[6], p_comb[6]) @[rca.scala 33:34]
    node _c_comb_7_T_1 = or(_c_comb_7_T, g_comb[6]) @[rca.scala 33:46]
    c_comb[7] <= _c_comb_7_T_1 @[rca.scala 33:21]
    node _g_comb_7_T = bits(input.a_in, 7, 7) @[rca.scala 30:35]
    node _g_comb_7_T_1 = bits(input.b_in, 7, 7) @[rca.scala 30:51]
    node _g_comb_7_T_2 = and(_g_comb_7_T, _g_comb_7_T_1) @[rca.scala 30:39]
    node _g_comb_7_T_3 = bits(_g_comb_7_T_2, 0, 0) @[rca.scala 30:56]
    g_comb[7] <= _g_comb_7_T_3 @[rca.scala 30:21]
    node _p_comb_7_T = bits(input.a_in, 7, 7) @[rca.scala 31:35]
    node _p_comb_7_T_1 = bits(input.b_in, 7, 7) @[rca.scala 31:51]
    node _p_comb_7_T_2 = xor(_p_comb_7_T, _p_comb_7_T_1) @[rca.scala 31:39]
    node _p_comb_7_T_3 = bits(_p_comb_7_T_2, 0, 0) @[rca.scala 31:56]
    p_comb[7] <= _p_comb_7_T_3 @[rca.scala 31:21]
    node _s_comb_7_T = xor(p_comb[7], c_comb[7]) @[rca.scala 32:34]
    s_comb[7] <= _s_comb_7_T @[rca.scala 32:21]
    node _c_comb_8_T = and(c_comb[7], p_comb[7]) @[rca.scala 33:34]
    node _c_comb_8_T_1 = or(_c_comb_8_T, g_comb[7]) @[rca.scala 33:46]
    c_comb[8] <= _c_comb_8_T_1 @[rca.scala 33:21]
    node output_S_lo_lo = cat(s_comb[1], s_comb[0]) @[rca.scala 36:24]
    node output_S_lo_hi = cat(s_comb[3], s_comb[2]) @[rca.scala 36:24]
    node output_S_lo = cat(output_S_lo_hi, output_S_lo_lo) @[rca.scala 36:24]
    node output_S_hi_lo = cat(s_comb[5], s_comb[4]) @[rca.scala 36:24]
    node output_S_hi_hi = cat(s_comb[7], s_comb[6]) @[rca.scala 36:24]
    node output_S_hi = cat(output_S_hi_hi, output_S_hi_lo) @[rca.scala 36:24]
    node _output_S_T = cat(output_S_hi, output_S_lo) @[rca.scala 36:24]
    node _output_S_T_1 = asSInt(_output_S_T) @[rca.scala 36:31]
    output.S <= _output_S_T_1 @[rca.scala 36:14]
    node _output_C_T = asSInt(c_comb[8]) @[rca.scala 37:40]
    output.C <= _output_C_T @[rca.scala 37:14]

  module pp_compressor3_2_3 :
    input clock : Clock
    input reset : Reset
    output input : { flip pp0_in : SInt<8>, flip pp1_in : SInt<8>, flip pp2_in : SInt<8>}
    output output : { S : SInt<8>, C : SInt<8>}

    wire g_comb : UInt<1>[8] @[pp_compressor3_2.scala 22:22]
    wire p_comb : UInt<1>[8] @[pp_compressor3_2.scala 23:22]
    wire s_comb : UInt<1>[8] @[pp_compressor3_2.scala 24:22]
    wire c_comb : UInt<1>[8] @[pp_compressor3_2.scala 25:22]
    node _g_comb_0_T = bits(input.pp0_in, 0, 0) @[pp_compressor3_2.scala 28:35]
    node _g_comb_0_T_1 = bits(input.pp1_in, 0, 0) @[pp_compressor3_2.scala 28:53]
    node _g_comb_0_T_2 = and(_g_comb_0_T, _g_comb_0_T_1) @[pp_compressor3_2.scala 28:39]
    node _g_comb_0_T_3 = bits(_g_comb_0_T_2, 0, 0) @[pp_compressor3_2.scala 28:58]
    g_comb[0] <= _g_comb_0_T_3 @[pp_compressor3_2.scala 28:19]
    node _p_comb_0_T = bits(input.pp0_in, 0, 0) @[pp_compressor3_2.scala 29:35]
    node _p_comb_0_T_1 = bits(input.pp1_in, 0, 0) @[pp_compressor3_2.scala 29:53]
    node _p_comb_0_T_2 = xor(_p_comb_0_T, _p_comb_0_T_1) @[pp_compressor3_2.scala 29:39]
    node _p_comb_0_T_3 = bits(_p_comb_0_T_2, 0, 0) @[pp_compressor3_2.scala 29:58]
    p_comb[0] <= _p_comb_0_T_3 @[pp_compressor3_2.scala 29:19]
    node _s_comb_0_T = bits(input.pp2_in, 0, 0) @[pp_compressor3_2.scala 30:46]
    node _s_comb_0_T_1 = bits(_s_comb_0_T, 0, 0) @[pp_compressor3_2.scala 30:50]
    node _s_comb_0_T_2 = xor(p_comb[0], _s_comb_0_T_1) @[pp_compressor3_2.scala 30:32]
    s_comb[0] <= _s_comb_0_T_2 @[pp_compressor3_2.scala 30:19]
    node _c_comb_0_T = bits(input.pp2_in, 0, 0) @[pp_compressor3_2.scala 31:34]
    node _c_comb_0_T_1 = bits(_c_comb_0_T, 0, 0) @[pp_compressor3_2.scala 31:38]
    node _c_comb_0_T_2 = and(_c_comb_0_T_1, p_comb[0]) @[pp_compressor3_2.scala 31:45]
    node _c_comb_0_T_3 = or(_c_comb_0_T_2, g_comb[0]) @[pp_compressor3_2.scala 31:57]
    c_comb[0] <= _c_comb_0_T_3 @[pp_compressor3_2.scala 31:19]
    node _g_comb_1_T = bits(input.pp0_in, 1, 1) @[pp_compressor3_2.scala 28:35]
    node _g_comb_1_T_1 = bits(input.pp1_in, 1, 1) @[pp_compressor3_2.scala 28:53]
    node _g_comb_1_T_2 = and(_g_comb_1_T, _g_comb_1_T_1) @[pp_compressor3_2.scala 28:39]
    node _g_comb_1_T_3 = bits(_g_comb_1_T_2, 0, 0) @[pp_compressor3_2.scala 28:58]
    g_comb[1] <= _g_comb_1_T_3 @[pp_compressor3_2.scala 28:19]
    node _p_comb_1_T = bits(input.pp0_in, 1, 1) @[pp_compressor3_2.scala 29:35]
    node _p_comb_1_T_1 = bits(input.pp1_in, 1, 1) @[pp_compressor3_2.scala 29:53]
    node _p_comb_1_T_2 = xor(_p_comb_1_T, _p_comb_1_T_1) @[pp_compressor3_2.scala 29:39]
    node _p_comb_1_T_3 = bits(_p_comb_1_T_2, 0, 0) @[pp_compressor3_2.scala 29:58]
    p_comb[1] <= _p_comb_1_T_3 @[pp_compressor3_2.scala 29:19]
    node _s_comb_1_T = bits(input.pp2_in, 1, 1) @[pp_compressor3_2.scala 30:46]
    node _s_comb_1_T_1 = bits(_s_comb_1_T, 0, 0) @[pp_compressor3_2.scala 30:50]
    node _s_comb_1_T_2 = xor(p_comb[1], _s_comb_1_T_1) @[pp_compressor3_2.scala 30:32]
    s_comb[1] <= _s_comb_1_T_2 @[pp_compressor3_2.scala 30:19]
    node _c_comb_1_T = bits(input.pp2_in, 1, 1) @[pp_compressor3_2.scala 31:34]
    node _c_comb_1_T_1 = bits(_c_comb_1_T, 0, 0) @[pp_compressor3_2.scala 31:38]
    node _c_comb_1_T_2 = and(_c_comb_1_T_1, p_comb[1]) @[pp_compressor3_2.scala 31:45]
    node _c_comb_1_T_3 = or(_c_comb_1_T_2, g_comb[1]) @[pp_compressor3_2.scala 31:57]
    c_comb[1] <= _c_comb_1_T_3 @[pp_compressor3_2.scala 31:19]
    node _g_comb_2_T = bits(input.pp0_in, 2, 2) @[pp_compressor3_2.scala 28:35]
    node _g_comb_2_T_1 = bits(input.pp1_in, 2, 2) @[pp_compressor3_2.scala 28:53]
    node _g_comb_2_T_2 = and(_g_comb_2_T, _g_comb_2_T_1) @[pp_compressor3_2.scala 28:39]
    node _g_comb_2_T_3 = bits(_g_comb_2_T_2, 0, 0) @[pp_compressor3_2.scala 28:58]
    g_comb[2] <= _g_comb_2_T_3 @[pp_compressor3_2.scala 28:19]
    node _p_comb_2_T = bits(input.pp0_in, 2, 2) @[pp_compressor3_2.scala 29:35]
    node _p_comb_2_T_1 = bits(input.pp1_in, 2, 2) @[pp_compressor3_2.scala 29:53]
    node _p_comb_2_T_2 = xor(_p_comb_2_T, _p_comb_2_T_1) @[pp_compressor3_2.scala 29:39]
    node _p_comb_2_T_3 = bits(_p_comb_2_T_2, 0, 0) @[pp_compressor3_2.scala 29:58]
    p_comb[2] <= _p_comb_2_T_3 @[pp_compressor3_2.scala 29:19]
    node _s_comb_2_T = bits(input.pp2_in, 2, 2) @[pp_compressor3_2.scala 30:46]
    node _s_comb_2_T_1 = bits(_s_comb_2_T, 0, 0) @[pp_compressor3_2.scala 30:50]
    node _s_comb_2_T_2 = xor(p_comb[2], _s_comb_2_T_1) @[pp_compressor3_2.scala 30:32]
    s_comb[2] <= _s_comb_2_T_2 @[pp_compressor3_2.scala 30:19]
    node _c_comb_2_T = bits(input.pp2_in, 2, 2) @[pp_compressor3_2.scala 31:34]
    node _c_comb_2_T_1 = bits(_c_comb_2_T, 0, 0) @[pp_compressor3_2.scala 31:38]
    node _c_comb_2_T_2 = and(_c_comb_2_T_1, p_comb[2]) @[pp_compressor3_2.scala 31:45]
    node _c_comb_2_T_3 = or(_c_comb_2_T_2, g_comb[2]) @[pp_compressor3_2.scala 31:57]
    c_comb[2] <= _c_comb_2_T_3 @[pp_compressor3_2.scala 31:19]
    node _g_comb_3_T = bits(input.pp0_in, 3, 3) @[pp_compressor3_2.scala 28:35]
    node _g_comb_3_T_1 = bits(input.pp1_in, 3, 3) @[pp_compressor3_2.scala 28:53]
    node _g_comb_3_T_2 = and(_g_comb_3_T, _g_comb_3_T_1) @[pp_compressor3_2.scala 28:39]
    node _g_comb_3_T_3 = bits(_g_comb_3_T_2, 0, 0) @[pp_compressor3_2.scala 28:58]
    g_comb[3] <= _g_comb_3_T_3 @[pp_compressor3_2.scala 28:19]
    node _p_comb_3_T = bits(input.pp0_in, 3, 3) @[pp_compressor3_2.scala 29:35]
    node _p_comb_3_T_1 = bits(input.pp1_in, 3, 3) @[pp_compressor3_2.scala 29:53]
    node _p_comb_3_T_2 = xor(_p_comb_3_T, _p_comb_3_T_1) @[pp_compressor3_2.scala 29:39]
    node _p_comb_3_T_3 = bits(_p_comb_3_T_2, 0, 0) @[pp_compressor3_2.scala 29:58]
    p_comb[3] <= _p_comb_3_T_3 @[pp_compressor3_2.scala 29:19]
    node _s_comb_3_T = bits(input.pp2_in, 3, 3) @[pp_compressor3_2.scala 30:46]
    node _s_comb_3_T_1 = bits(_s_comb_3_T, 0, 0) @[pp_compressor3_2.scala 30:50]
    node _s_comb_3_T_2 = xor(p_comb[3], _s_comb_3_T_1) @[pp_compressor3_2.scala 30:32]
    s_comb[3] <= _s_comb_3_T_2 @[pp_compressor3_2.scala 30:19]
    node _c_comb_3_T = bits(input.pp2_in, 3, 3) @[pp_compressor3_2.scala 31:34]
    node _c_comb_3_T_1 = bits(_c_comb_3_T, 0, 0) @[pp_compressor3_2.scala 31:38]
    node _c_comb_3_T_2 = and(_c_comb_3_T_1, p_comb[3]) @[pp_compressor3_2.scala 31:45]
    node _c_comb_3_T_3 = or(_c_comb_3_T_2, g_comb[3]) @[pp_compressor3_2.scala 31:57]
    c_comb[3] <= _c_comb_3_T_3 @[pp_compressor3_2.scala 31:19]
    node _g_comb_4_T = bits(input.pp0_in, 4, 4) @[pp_compressor3_2.scala 28:35]
    node _g_comb_4_T_1 = bits(input.pp1_in, 4, 4) @[pp_compressor3_2.scala 28:53]
    node _g_comb_4_T_2 = and(_g_comb_4_T, _g_comb_4_T_1) @[pp_compressor3_2.scala 28:39]
    node _g_comb_4_T_3 = bits(_g_comb_4_T_2, 0, 0) @[pp_compressor3_2.scala 28:58]
    g_comb[4] <= _g_comb_4_T_3 @[pp_compressor3_2.scala 28:19]
    node _p_comb_4_T = bits(input.pp0_in, 4, 4) @[pp_compressor3_2.scala 29:35]
    node _p_comb_4_T_1 = bits(input.pp1_in, 4, 4) @[pp_compressor3_2.scala 29:53]
    node _p_comb_4_T_2 = xor(_p_comb_4_T, _p_comb_4_T_1) @[pp_compressor3_2.scala 29:39]
    node _p_comb_4_T_3 = bits(_p_comb_4_T_2, 0, 0) @[pp_compressor3_2.scala 29:58]
    p_comb[4] <= _p_comb_4_T_3 @[pp_compressor3_2.scala 29:19]
    node _s_comb_4_T = bits(input.pp2_in, 4, 4) @[pp_compressor3_2.scala 30:46]
    node _s_comb_4_T_1 = bits(_s_comb_4_T, 0, 0) @[pp_compressor3_2.scala 30:50]
    node _s_comb_4_T_2 = xor(p_comb[4], _s_comb_4_T_1) @[pp_compressor3_2.scala 30:32]
    s_comb[4] <= _s_comb_4_T_2 @[pp_compressor3_2.scala 30:19]
    node _c_comb_4_T = bits(input.pp2_in, 4, 4) @[pp_compressor3_2.scala 31:34]
    node _c_comb_4_T_1 = bits(_c_comb_4_T, 0, 0) @[pp_compressor3_2.scala 31:38]
    node _c_comb_4_T_2 = and(_c_comb_4_T_1, p_comb[4]) @[pp_compressor3_2.scala 31:45]
    node _c_comb_4_T_3 = or(_c_comb_4_T_2, g_comb[4]) @[pp_compressor3_2.scala 31:57]
    c_comb[4] <= _c_comb_4_T_3 @[pp_compressor3_2.scala 31:19]
    node _g_comb_5_T = bits(input.pp0_in, 5, 5) @[pp_compressor3_2.scala 28:35]
    node _g_comb_5_T_1 = bits(input.pp1_in, 5, 5) @[pp_compressor3_2.scala 28:53]
    node _g_comb_5_T_2 = and(_g_comb_5_T, _g_comb_5_T_1) @[pp_compressor3_2.scala 28:39]
    node _g_comb_5_T_3 = bits(_g_comb_5_T_2, 0, 0) @[pp_compressor3_2.scala 28:58]
    g_comb[5] <= _g_comb_5_T_3 @[pp_compressor3_2.scala 28:19]
    node _p_comb_5_T = bits(input.pp0_in, 5, 5) @[pp_compressor3_2.scala 29:35]
    node _p_comb_5_T_1 = bits(input.pp1_in, 5, 5) @[pp_compressor3_2.scala 29:53]
    node _p_comb_5_T_2 = xor(_p_comb_5_T, _p_comb_5_T_1) @[pp_compressor3_2.scala 29:39]
    node _p_comb_5_T_3 = bits(_p_comb_5_T_2, 0, 0) @[pp_compressor3_2.scala 29:58]
    p_comb[5] <= _p_comb_5_T_3 @[pp_compressor3_2.scala 29:19]
    node _s_comb_5_T = bits(input.pp2_in, 5, 5) @[pp_compressor3_2.scala 30:46]
    node _s_comb_5_T_1 = bits(_s_comb_5_T, 0, 0) @[pp_compressor3_2.scala 30:50]
    node _s_comb_5_T_2 = xor(p_comb[5], _s_comb_5_T_1) @[pp_compressor3_2.scala 30:32]
    s_comb[5] <= _s_comb_5_T_2 @[pp_compressor3_2.scala 30:19]
    node _c_comb_5_T = bits(input.pp2_in, 5, 5) @[pp_compressor3_2.scala 31:34]
    node _c_comb_5_T_1 = bits(_c_comb_5_T, 0, 0) @[pp_compressor3_2.scala 31:38]
    node _c_comb_5_T_2 = and(_c_comb_5_T_1, p_comb[5]) @[pp_compressor3_2.scala 31:45]
    node _c_comb_5_T_3 = or(_c_comb_5_T_2, g_comb[5]) @[pp_compressor3_2.scala 31:57]
    c_comb[5] <= _c_comb_5_T_3 @[pp_compressor3_2.scala 31:19]
    node _g_comb_6_T = bits(input.pp0_in, 6, 6) @[pp_compressor3_2.scala 28:35]
    node _g_comb_6_T_1 = bits(input.pp1_in, 6, 6) @[pp_compressor3_2.scala 28:53]
    node _g_comb_6_T_2 = and(_g_comb_6_T, _g_comb_6_T_1) @[pp_compressor3_2.scala 28:39]
    node _g_comb_6_T_3 = bits(_g_comb_6_T_2, 0, 0) @[pp_compressor3_2.scala 28:58]
    g_comb[6] <= _g_comb_6_T_3 @[pp_compressor3_2.scala 28:19]
    node _p_comb_6_T = bits(input.pp0_in, 6, 6) @[pp_compressor3_2.scala 29:35]
    node _p_comb_6_T_1 = bits(input.pp1_in, 6, 6) @[pp_compressor3_2.scala 29:53]
    node _p_comb_6_T_2 = xor(_p_comb_6_T, _p_comb_6_T_1) @[pp_compressor3_2.scala 29:39]
    node _p_comb_6_T_3 = bits(_p_comb_6_T_2, 0, 0) @[pp_compressor3_2.scala 29:58]
    p_comb[6] <= _p_comb_6_T_3 @[pp_compressor3_2.scala 29:19]
    node _s_comb_6_T = bits(input.pp2_in, 6, 6) @[pp_compressor3_2.scala 30:46]
    node _s_comb_6_T_1 = bits(_s_comb_6_T, 0, 0) @[pp_compressor3_2.scala 30:50]
    node _s_comb_6_T_2 = xor(p_comb[6], _s_comb_6_T_1) @[pp_compressor3_2.scala 30:32]
    s_comb[6] <= _s_comb_6_T_2 @[pp_compressor3_2.scala 30:19]
    node _c_comb_6_T = bits(input.pp2_in, 6, 6) @[pp_compressor3_2.scala 31:34]
    node _c_comb_6_T_1 = bits(_c_comb_6_T, 0, 0) @[pp_compressor3_2.scala 31:38]
    node _c_comb_6_T_2 = and(_c_comb_6_T_1, p_comb[6]) @[pp_compressor3_2.scala 31:45]
    node _c_comb_6_T_3 = or(_c_comb_6_T_2, g_comb[6]) @[pp_compressor3_2.scala 31:57]
    c_comb[6] <= _c_comb_6_T_3 @[pp_compressor3_2.scala 31:19]
    node _g_comb_7_T = bits(input.pp0_in, 7, 7) @[pp_compressor3_2.scala 28:35]
    node _g_comb_7_T_1 = bits(input.pp1_in, 7, 7) @[pp_compressor3_2.scala 28:53]
    node _g_comb_7_T_2 = and(_g_comb_7_T, _g_comb_7_T_1) @[pp_compressor3_2.scala 28:39]
    node _g_comb_7_T_3 = bits(_g_comb_7_T_2, 0, 0) @[pp_compressor3_2.scala 28:58]
    g_comb[7] <= _g_comb_7_T_3 @[pp_compressor3_2.scala 28:19]
    node _p_comb_7_T = bits(input.pp0_in, 7, 7) @[pp_compressor3_2.scala 29:35]
    node _p_comb_7_T_1 = bits(input.pp1_in, 7, 7) @[pp_compressor3_2.scala 29:53]
    node _p_comb_7_T_2 = xor(_p_comb_7_T, _p_comb_7_T_1) @[pp_compressor3_2.scala 29:39]
    node _p_comb_7_T_3 = bits(_p_comb_7_T_2, 0, 0) @[pp_compressor3_2.scala 29:58]
    p_comb[7] <= _p_comb_7_T_3 @[pp_compressor3_2.scala 29:19]
    node _s_comb_7_T = bits(input.pp2_in, 7, 7) @[pp_compressor3_2.scala 30:46]
    node _s_comb_7_T_1 = bits(_s_comb_7_T, 0, 0) @[pp_compressor3_2.scala 30:50]
    node _s_comb_7_T_2 = xor(p_comb[7], _s_comb_7_T_1) @[pp_compressor3_2.scala 30:32]
    s_comb[7] <= _s_comb_7_T_2 @[pp_compressor3_2.scala 30:19]
    node _c_comb_7_T = bits(input.pp2_in, 7, 7) @[pp_compressor3_2.scala 31:34]
    node _c_comb_7_T_1 = bits(_c_comb_7_T, 0, 0) @[pp_compressor3_2.scala 31:38]
    node _c_comb_7_T_2 = and(_c_comb_7_T_1, p_comb[7]) @[pp_compressor3_2.scala 31:45]
    node _c_comb_7_T_3 = or(_c_comb_7_T_2, g_comb[7]) @[pp_compressor3_2.scala 31:57]
    c_comb[7] <= _c_comb_7_T_3 @[pp_compressor3_2.scala 31:19]
    node output_S_lo_lo = cat(s_comb[1], s_comb[0]) @[pp_compressor3_2.scala 34:24]
    node output_S_lo_hi = cat(s_comb[3], s_comb[2]) @[pp_compressor3_2.scala 34:24]
    node output_S_lo = cat(output_S_lo_hi, output_S_lo_lo) @[pp_compressor3_2.scala 34:24]
    node output_S_hi_lo = cat(s_comb[5], s_comb[4]) @[pp_compressor3_2.scala 34:24]
    node output_S_hi_hi = cat(s_comb[7], s_comb[6]) @[pp_compressor3_2.scala 34:24]
    node output_S_hi = cat(output_S_hi_hi, output_S_hi_lo) @[pp_compressor3_2.scala 34:24]
    node _output_S_T = cat(output_S_hi, output_S_lo) @[pp_compressor3_2.scala 34:24]
    node _output_S_T_1 = asSInt(_output_S_T) @[pp_compressor3_2.scala 34:31]
    output.S <= _output_S_T_1 @[pp_compressor3_2.scala 34:14]
    node output_C_lo_lo = cat(c_comb[1], c_comb[0]) @[pp_compressor3_2.scala 35:29]
    node output_C_lo_hi = cat(c_comb[3], c_comb[2]) @[pp_compressor3_2.scala 35:29]
    node output_C_lo = cat(output_C_lo_hi, output_C_lo_lo) @[pp_compressor3_2.scala 35:29]
    node output_C_hi_lo = cat(c_comb[5], c_comb[4]) @[pp_compressor3_2.scala 35:29]
    node output_C_hi_hi = cat(c_comb[7], c_comb[6]) @[pp_compressor3_2.scala 35:29]
    node output_C_hi = cat(output_C_hi_hi, output_C_hi_lo) @[pp_compressor3_2.scala 35:29]
    node _output_C_T = cat(output_C_hi, output_C_lo) @[pp_compressor3_2.scala 35:29]
    node _output_C_T_1 = bits(_output_C_T, 6, 0) @[pp_compressor3_2.scala 35:36]
    node _output_C_T_2 = cat(_output_C_T_1, UInt<1>("h0")) @[Cat.scala 33:92]
    node _output_C_T_3 = asSInt(_output_C_T_2) @[pp_compressor3_2.scala 35:61]
    output.C <= _output_C_T_3 @[pp_compressor3_2.scala 35:14]

  module wallaceTree_3 :
    input clock : Clock
    input reset : Reset
    output io : { flip data_i : SInt<8>[3], data_o : SInt<8>}

    inst rca of RCA_6 @[wallace_tree.scala 13:19]
    rca.clock <= clock
    rca.reset <= reset
    wire _rca_in_WIRE : SInt<8>[2] @[wallace_tree.scala 52:32]
    _rca_in_WIRE[0] <= asSInt(UInt<8>("h0")) @[wallace_tree.scala 52:32]
    _rca_in_WIRE[1] <= asSInt(UInt<8>("h0")) @[wallace_tree.scala 52:32]
    wire rca_in : SInt<8>[2]
    rca_in <= _rca_in_WIRE
    wire _l1_csa_in_WIRE : SInt<8>[3] @[wallace_tree.scala 55:36]
    _l1_csa_in_WIRE[0] <= asSInt(UInt<8>("h0")) @[wallace_tree.scala 55:36]
    _l1_csa_in_WIRE[1] <= asSInt(UInt<8>("h0")) @[wallace_tree.scala 55:36]
    _l1_csa_in_WIRE[2] <= asSInt(UInt<8>("h0")) @[wallace_tree.scala 55:36]
    wire l1_csa_in : SInt<8>[3]
    l1_csa_in <= _l1_csa_in_WIRE
    wire _l1_csa_os_WIRE : SInt<8>[1] @[wallace_tree.scala 56:36]
    _l1_csa_os_WIRE[0] <= asSInt(UInt<8>("h0")) @[wallace_tree.scala 56:36]
    wire l1_csa_os : SInt<8>[1]
    l1_csa_os <= _l1_csa_os_WIRE
    wire _l1_csa_oc_WIRE : SInt<8>[1] @[wallace_tree.scala 57:36]
    _l1_csa_oc_WIRE[0] <= asSInt(UInt<8>("h0")) @[wallace_tree.scala 57:36]
    wire l1_csa_oc : SInt<8>[1]
    l1_csa_oc <= _l1_csa_oc_WIRE
    wire _l1_csa_out_WIRE : SInt<8>[2] @[wallace_tree.scala 58:36]
    _l1_csa_out_WIRE[0] <= asSInt(UInt<8>("h0")) @[wallace_tree.scala 58:36]
    _l1_csa_out_WIRE[1] <= asSInt(UInt<8>("h0")) @[wallace_tree.scala 58:36]
    wire l1_csa_out : SInt<8>[2]
    l1_csa_out <= _l1_csa_out_WIRE
    inst layer1CSA_0 of pp_compressor3_2_3 @[wallace_tree.scala 59:44]
    layer1CSA_0.clock <= clock
    layer1CSA_0.reset <= reset
    l1_csa_in[0] <= io.data_i[0] @[wallace_tree.scala 61:43]
    l1_csa_in[1] <= io.data_i[1] @[wallace_tree.scala 61:43]
    l1_csa_in[2] <= io.data_i[2] @[wallace_tree.scala 61:43]
    layer1CSA_0.input.pp0_in <= l1_csa_in[0] @[wallace_tree.scala 63:31]
    layer1CSA_0.input.pp1_in <= l1_csa_in[1] @[wallace_tree.scala 64:31]
    layer1CSA_0.input.pp2_in <= l1_csa_in[2] @[wallace_tree.scala 65:31]
    l1_csa_os[0] <= layer1CSA_0.output.S @[wallace_tree.scala 66:31]
    l1_csa_oc[0] <= layer1CSA_0.output.C @[wallace_tree.scala 67:31]
    l1_csa_out[0] <= l1_csa_os[0] @[wallace_tree.scala 68:33]
    l1_csa_out[1] <= l1_csa_oc[0] @[wallace_tree.scala 69:35]
    rca_in <= l1_csa_out @[wallace_tree.scala 77:12]
    rca.input.a_in <= rca_in[0] @[wallace_tree.scala 250:18]
    rca.input.b_in <= rca_in[1] @[wallace_tree.scala 251:18]
    rca.input.c_in <= asSInt(UInt<1>("h0")) @[wallace_tree.scala 252:18]
    io.data_o <= rca.output.S @[wallace_tree.scala 253:18]

  module Multiplier_3 :
    input clock : Clock
    input reset : Reset
    output input : { flip multiplicand : SInt<4>, flip multiplier : SInt<4>}
    output output : { product : SInt<8>}

    inst booth2_encoder of booth2Encoder_3 @[multiplier.scala 21:34]
    booth2_encoder.clock <= clock
    booth2_encoder.reset <= reset
    inst pp_generator of ppGenerator_3 @[multiplier.scala 22:34]
    pp_generator.clock <= clock
    pp_generator.reset <= reset
    inst wallace_tree of wallaceTree_3 @[multiplier.scala 23:34]
    wallace_tree.clock <= clock
    wallace_tree.reset <= reset
    booth2_encoder.input.multiplier <= input.multiplier @[multiplier.scala 25:37]
    pp_generator.inputData.multiplicand <= input.multiplicand @[multiplier.scala 27:41]
    pp_generator.inputCtrl.X2 <= booth2_encoder.output.X2 @[multiplier.scala 28:41]
    pp_generator.inputCtrl.inv <= booth2_encoder.output.inv @[multiplier.scala 29:41]
    pp_generator.inputCtrl.Set0 <= booth2_encoder.output.set0 @[multiplier.scala 30:41]
    wallace_tree.io.data_i[0] <= pp_generator.outputData.pp_out[0] @[multiplier.scala 33:35]
    wallace_tree.io.data_i[1] <= pp_generator.outputData.pp_out[1] @[multiplier.scala 33:35]
    wallace_tree.io.data_i[2] <= pp_generator.outputData.sig_out @[multiplier.scala 35:40]
    output.product <= wallace_tree.io.data_o @[multiplier.scala 37:41]

  module RCA_7 :
    input clock : Clock
    input reset : Reset
    output input : { flip a_in : SInt<16>, flip b_in : SInt<16>, flip c_in : SInt<1>}
    output output : { S : SInt<16>, C : SInt<16>}

    wire g_comb : UInt<1>[16] @[rca.scala 22:22]
    wire p_comb : UInt<1>[16] @[rca.scala 23:22]
    wire s_comb : UInt<1>[16] @[rca.scala 24:22]
    wire c_comb : UInt<1>[17] @[rca.scala 25:22]
    node _c_comb_0_T = bits(input.c_in, 0, 0) @[rca.scala 27:29]
    c_comb[0] <= _c_comb_0_T @[rca.scala 27:15]
    node _g_comb_0_T = bits(input.a_in, 0, 0) @[rca.scala 30:35]
    node _g_comb_0_T_1 = bits(input.b_in, 0, 0) @[rca.scala 30:51]
    node _g_comb_0_T_2 = and(_g_comb_0_T, _g_comb_0_T_1) @[rca.scala 30:39]
    node _g_comb_0_T_3 = bits(_g_comb_0_T_2, 0, 0) @[rca.scala 30:56]
    g_comb[0] <= _g_comb_0_T_3 @[rca.scala 30:21]
    node _p_comb_0_T = bits(input.a_in, 0, 0) @[rca.scala 31:35]
    node _p_comb_0_T_1 = bits(input.b_in, 0, 0) @[rca.scala 31:51]
    node _p_comb_0_T_2 = xor(_p_comb_0_T, _p_comb_0_T_1) @[rca.scala 31:39]
    node _p_comb_0_T_3 = bits(_p_comb_0_T_2, 0, 0) @[rca.scala 31:56]
    p_comb[0] <= _p_comb_0_T_3 @[rca.scala 31:21]
    node _s_comb_0_T = xor(p_comb[0], c_comb[0]) @[rca.scala 32:34]
    s_comb[0] <= _s_comb_0_T @[rca.scala 32:21]
    node _c_comb_1_T = and(c_comb[0], p_comb[0]) @[rca.scala 33:34]
    node _c_comb_1_T_1 = or(_c_comb_1_T, g_comb[0]) @[rca.scala 33:46]
    c_comb[1] <= _c_comb_1_T_1 @[rca.scala 33:21]
    node _g_comb_1_T = bits(input.a_in, 1, 1) @[rca.scala 30:35]
    node _g_comb_1_T_1 = bits(input.b_in, 1, 1) @[rca.scala 30:51]
    node _g_comb_1_T_2 = and(_g_comb_1_T, _g_comb_1_T_1) @[rca.scala 30:39]
    node _g_comb_1_T_3 = bits(_g_comb_1_T_2, 0, 0) @[rca.scala 30:56]
    g_comb[1] <= _g_comb_1_T_3 @[rca.scala 30:21]
    node _p_comb_1_T = bits(input.a_in, 1, 1) @[rca.scala 31:35]
    node _p_comb_1_T_1 = bits(input.b_in, 1, 1) @[rca.scala 31:51]
    node _p_comb_1_T_2 = xor(_p_comb_1_T, _p_comb_1_T_1) @[rca.scala 31:39]
    node _p_comb_1_T_3 = bits(_p_comb_1_T_2, 0, 0) @[rca.scala 31:56]
    p_comb[1] <= _p_comb_1_T_3 @[rca.scala 31:21]
    node _s_comb_1_T = xor(p_comb[1], c_comb[1]) @[rca.scala 32:34]
    s_comb[1] <= _s_comb_1_T @[rca.scala 32:21]
    node _c_comb_2_T = and(c_comb[1], p_comb[1]) @[rca.scala 33:34]
    node _c_comb_2_T_1 = or(_c_comb_2_T, g_comb[1]) @[rca.scala 33:46]
    c_comb[2] <= _c_comb_2_T_1 @[rca.scala 33:21]
    node _g_comb_2_T = bits(input.a_in, 2, 2) @[rca.scala 30:35]
    node _g_comb_2_T_1 = bits(input.b_in, 2, 2) @[rca.scala 30:51]
    node _g_comb_2_T_2 = and(_g_comb_2_T, _g_comb_2_T_1) @[rca.scala 30:39]
    node _g_comb_2_T_3 = bits(_g_comb_2_T_2, 0, 0) @[rca.scala 30:56]
    g_comb[2] <= _g_comb_2_T_3 @[rca.scala 30:21]
    node _p_comb_2_T = bits(input.a_in, 2, 2) @[rca.scala 31:35]
    node _p_comb_2_T_1 = bits(input.b_in, 2, 2) @[rca.scala 31:51]
    node _p_comb_2_T_2 = xor(_p_comb_2_T, _p_comb_2_T_1) @[rca.scala 31:39]
    node _p_comb_2_T_3 = bits(_p_comb_2_T_2, 0, 0) @[rca.scala 31:56]
    p_comb[2] <= _p_comb_2_T_3 @[rca.scala 31:21]
    node _s_comb_2_T = xor(p_comb[2], c_comb[2]) @[rca.scala 32:34]
    s_comb[2] <= _s_comb_2_T @[rca.scala 32:21]
    node _c_comb_3_T = and(c_comb[2], p_comb[2]) @[rca.scala 33:34]
    node _c_comb_3_T_1 = or(_c_comb_3_T, g_comb[2]) @[rca.scala 33:46]
    c_comb[3] <= _c_comb_3_T_1 @[rca.scala 33:21]
    node _g_comb_3_T = bits(input.a_in, 3, 3) @[rca.scala 30:35]
    node _g_comb_3_T_1 = bits(input.b_in, 3, 3) @[rca.scala 30:51]
    node _g_comb_3_T_2 = and(_g_comb_3_T, _g_comb_3_T_1) @[rca.scala 30:39]
    node _g_comb_3_T_3 = bits(_g_comb_3_T_2, 0, 0) @[rca.scala 30:56]
    g_comb[3] <= _g_comb_3_T_3 @[rca.scala 30:21]
    node _p_comb_3_T = bits(input.a_in, 3, 3) @[rca.scala 31:35]
    node _p_comb_3_T_1 = bits(input.b_in, 3, 3) @[rca.scala 31:51]
    node _p_comb_3_T_2 = xor(_p_comb_3_T, _p_comb_3_T_1) @[rca.scala 31:39]
    node _p_comb_3_T_3 = bits(_p_comb_3_T_2, 0, 0) @[rca.scala 31:56]
    p_comb[3] <= _p_comb_3_T_3 @[rca.scala 31:21]
    node _s_comb_3_T = xor(p_comb[3], c_comb[3]) @[rca.scala 32:34]
    s_comb[3] <= _s_comb_3_T @[rca.scala 32:21]
    node _c_comb_4_T = and(c_comb[3], p_comb[3]) @[rca.scala 33:34]
    node _c_comb_4_T_1 = or(_c_comb_4_T, g_comb[3]) @[rca.scala 33:46]
    c_comb[4] <= _c_comb_4_T_1 @[rca.scala 33:21]
    node _g_comb_4_T = bits(input.a_in, 4, 4) @[rca.scala 30:35]
    node _g_comb_4_T_1 = bits(input.b_in, 4, 4) @[rca.scala 30:51]
    node _g_comb_4_T_2 = and(_g_comb_4_T, _g_comb_4_T_1) @[rca.scala 30:39]
    node _g_comb_4_T_3 = bits(_g_comb_4_T_2, 0, 0) @[rca.scala 30:56]
    g_comb[4] <= _g_comb_4_T_3 @[rca.scala 30:21]
    node _p_comb_4_T = bits(input.a_in, 4, 4) @[rca.scala 31:35]
    node _p_comb_4_T_1 = bits(input.b_in, 4, 4) @[rca.scala 31:51]
    node _p_comb_4_T_2 = xor(_p_comb_4_T, _p_comb_4_T_1) @[rca.scala 31:39]
    node _p_comb_4_T_3 = bits(_p_comb_4_T_2, 0, 0) @[rca.scala 31:56]
    p_comb[4] <= _p_comb_4_T_3 @[rca.scala 31:21]
    node _s_comb_4_T = xor(p_comb[4], c_comb[4]) @[rca.scala 32:34]
    s_comb[4] <= _s_comb_4_T @[rca.scala 32:21]
    node _c_comb_5_T = and(c_comb[4], p_comb[4]) @[rca.scala 33:34]
    node _c_comb_5_T_1 = or(_c_comb_5_T, g_comb[4]) @[rca.scala 33:46]
    c_comb[5] <= _c_comb_5_T_1 @[rca.scala 33:21]
    node _g_comb_5_T = bits(input.a_in, 5, 5) @[rca.scala 30:35]
    node _g_comb_5_T_1 = bits(input.b_in, 5, 5) @[rca.scala 30:51]
    node _g_comb_5_T_2 = and(_g_comb_5_T, _g_comb_5_T_1) @[rca.scala 30:39]
    node _g_comb_5_T_3 = bits(_g_comb_5_T_2, 0, 0) @[rca.scala 30:56]
    g_comb[5] <= _g_comb_5_T_3 @[rca.scala 30:21]
    node _p_comb_5_T = bits(input.a_in, 5, 5) @[rca.scala 31:35]
    node _p_comb_5_T_1 = bits(input.b_in, 5, 5) @[rca.scala 31:51]
    node _p_comb_5_T_2 = xor(_p_comb_5_T, _p_comb_5_T_1) @[rca.scala 31:39]
    node _p_comb_5_T_3 = bits(_p_comb_5_T_2, 0, 0) @[rca.scala 31:56]
    p_comb[5] <= _p_comb_5_T_3 @[rca.scala 31:21]
    node _s_comb_5_T = xor(p_comb[5], c_comb[5]) @[rca.scala 32:34]
    s_comb[5] <= _s_comb_5_T @[rca.scala 32:21]
    node _c_comb_6_T = and(c_comb[5], p_comb[5]) @[rca.scala 33:34]
    node _c_comb_6_T_1 = or(_c_comb_6_T, g_comb[5]) @[rca.scala 33:46]
    c_comb[6] <= _c_comb_6_T_1 @[rca.scala 33:21]
    node _g_comb_6_T = bits(input.a_in, 6, 6) @[rca.scala 30:35]
    node _g_comb_6_T_1 = bits(input.b_in, 6, 6) @[rca.scala 30:51]
    node _g_comb_6_T_2 = and(_g_comb_6_T, _g_comb_6_T_1) @[rca.scala 30:39]
    node _g_comb_6_T_3 = bits(_g_comb_6_T_2, 0, 0) @[rca.scala 30:56]
    g_comb[6] <= _g_comb_6_T_3 @[rca.scala 30:21]
    node _p_comb_6_T = bits(input.a_in, 6, 6) @[rca.scala 31:35]
    node _p_comb_6_T_1 = bits(input.b_in, 6, 6) @[rca.scala 31:51]
    node _p_comb_6_T_2 = xor(_p_comb_6_T, _p_comb_6_T_1) @[rca.scala 31:39]
    node _p_comb_6_T_3 = bits(_p_comb_6_T_2, 0, 0) @[rca.scala 31:56]
    p_comb[6] <= _p_comb_6_T_3 @[rca.scala 31:21]
    node _s_comb_6_T = xor(p_comb[6], c_comb[6]) @[rca.scala 32:34]
    s_comb[6] <= _s_comb_6_T @[rca.scala 32:21]
    node _c_comb_7_T = and(c_comb[6], p_comb[6]) @[rca.scala 33:34]
    node _c_comb_7_T_1 = or(_c_comb_7_T, g_comb[6]) @[rca.scala 33:46]
    c_comb[7] <= _c_comb_7_T_1 @[rca.scala 33:21]
    node _g_comb_7_T = bits(input.a_in, 7, 7) @[rca.scala 30:35]
    node _g_comb_7_T_1 = bits(input.b_in, 7, 7) @[rca.scala 30:51]
    node _g_comb_7_T_2 = and(_g_comb_7_T, _g_comb_7_T_1) @[rca.scala 30:39]
    node _g_comb_7_T_3 = bits(_g_comb_7_T_2, 0, 0) @[rca.scala 30:56]
    g_comb[7] <= _g_comb_7_T_3 @[rca.scala 30:21]
    node _p_comb_7_T = bits(input.a_in, 7, 7) @[rca.scala 31:35]
    node _p_comb_7_T_1 = bits(input.b_in, 7, 7) @[rca.scala 31:51]
    node _p_comb_7_T_2 = xor(_p_comb_7_T, _p_comb_7_T_1) @[rca.scala 31:39]
    node _p_comb_7_T_3 = bits(_p_comb_7_T_2, 0, 0) @[rca.scala 31:56]
    p_comb[7] <= _p_comb_7_T_3 @[rca.scala 31:21]
    node _s_comb_7_T = xor(p_comb[7], c_comb[7]) @[rca.scala 32:34]
    s_comb[7] <= _s_comb_7_T @[rca.scala 32:21]
    node _c_comb_8_T = and(c_comb[7], p_comb[7]) @[rca.scala 33:34]
    node _c_comb_8_T_1 = or(_c_comb_8_T, g_comb[7]) @[rca.scala 33:46]
    c_comb[8] <= _c_comb_8_T_1 @[rca.scala 33:21]
    node _g_comb_8_T = bits(input.a_in, 8, 8) @[rca.scala 30:35]
    node _g_comb_8_T_1 = bits(input.b_in, 8, 8) @[rca.scala 30:51]
    node _g_comb_8_T_2 = and(_g_comb_8_T, _g_comb_8_T_1) @[rca.scala 30:39]
    node _g_comb_8_T_3 = bits(_g_comb_8_T_2, 0, 0) @[rca.scala 30:56]
    g_comb[8] <= _g_comb_8_T_3 @[rca.scala 30:21]
    node _p_comb_8_T = bits(input.a_in, 8, 8) @[rca.scala 31:35]
    node _p_comb_8_T_1 = bits(input.b_in, 8, 8) @[rca.scala 31:51]
    node _p_comb_8_T_2 = xor(_p_comb_8_T, _p_comb_8_T_1) @[rca.scala 31:39]
    node _p_comb_8_T_3 = bits(_p_comb_8_T_2, 0, 0) @[rca.scala 31:56]
    p_comb[8] <= _p_comb_8_T_3 @[rca.scala 31:21]
    node _s_comb_8_T = xor(p_comb[8], c_comb[8]) @[rca.scala 32:34]
    s_comb[8] <= _s_comb_8_T @[rca.scala 32:21]
    node _c_comb_9_T = and(c_comb[8], p_comb[8]) @[rca.scala 33:34]
    node _c_comb_9_T_1 = or(_c_comb_9_T, g_comb[8]) @[rca.scala 33:46]
    c_comb[9] <= _c_comb_9_T_1 @[rca.scala 33:21]
    node _g_comb_9_T = bits(input.a_in, 9, 9) @[rca.scala 30:35]
    node _g_comb_9_T_1 = bits(input.b_in, 9, 9) @[rca.scala 30:51]
    node _g_comb_9_T_2 = and(_g_comb_9_T, _g_comb_9_T_1) @[rca.scala 30:39]
    node _g_comb_9_T_3 = bits(_g_comb_9_T_2, 0, 0) @[rca.scala 30:56]
    g_comb[9] <= _g_comb_9_T_3 @[rca.scala 30:21]
    node _p_comb_9_T = bits(input.a_in, 9, 9) @[rca.scala 31:35]
    node _p_comb_9_T_1 = bits(input.b_in, 9, 9) @[rca.scala 31:51]
    node _p_comb_9_T_2 = xor(_p_comb_9_T, _p_comb_9_T_1) @[rca.scala 31:39]
    node _p_comb_9_T_3 = bits(_p_comb_9_T_2, 0, 0) @[rca.scala 31:56]
    p_comb[9] <= _p_comb_9_T_3 @[rca.scala 31:21]
    node _s_comb_9_T = xor(p_comb[9], c_comb[9]) @[rca.scala 32:34]
    s_comb[9] <= _s_comb_9_T @[rca.scala 32:21]
    node _c_comb_10_T = and(c_comb[9], p_comb[9]) @[rca.scala 33:34]
    node _c_comb_10_T_1 = or(_c_comb_10_T, g_comb[9]) @[rca.scala 33:46]
    c_comb[10] <= _c_comb_10_T_1 @[rca.scala 33:21]
    node _g_comb_10_T = bits(input.a_in, 10, 10) @[rca.scala 30:35]
    node _g_comb_10_T_1 = bits(input.b_in, 10, 10) @[rca.scala 30:51]
    node _g_comb_10_T_2 = and(_g_comb_10_T, _g_comb_10_T_1) @[rca.scala 30:39]
    node _g_comb_10_T_3 = bits(_g_comb_10_T_2, 0, 0) @[rca.scala 30:56]
    g_comb[10] <= _g_comb_10_T_3 @[rca.scala 30:21]
    node _p_comb_10_T = bits(input.a_in, 10, 10) @[rca.scala 31:35]
    node _p_comb_10_T_1 = bits(input.b_in, 10, 10) @[rca.scala 31:51]
    node _p_comb_10_T_2 = xor(_p_comb_10_T, _p_comb_10_T_1) @[rca.scala 31:39]
    node _p_comb_10_T_3 = bits(_p_comb_10_T_2, 0, 0) @[rca.scala 31:56]
    p_comb[10] <= _p_comb_10_T_3 @[rca.scala 31:21]
    node _s_comb_10_T = xor(p_comb[10], c_comb[10]) @[rca.scala 32:34]
    s_comb[10] <= _s_comb_10_T @[rca.scala 32:21]
    node _c_comb_11_T = and(c_comb[10], p_comb[10]) @[rca.scala 33:34]
    node _c_comb_11_T_1 = or(_c_comb_11_T, g_comb[10]) @[rca.scala 33:46]
    c_comb[11] <= _c_comb_11_T_1 @[rca.scala 33:21]
    node _g_comb_11_T = bits(input.a_in, 11, 11) @[rca.scala 30:35]
    node _g_comb_11_T_1 = bits(input.b_in, 11, 11) @[rca.scala 30:51]
    node _g_comb_11_T_2 = and(_g_comb_11_T, _g_comb_11_T_1) @[rca.scala 30:39]
    node _g_comb_11_T_3 = bits(_g_comb_11_T_2, 0, 0) @[rca.scala 30:56]
    g_comb[11] <= _g_comb_11_T_3 @[rca.scala 30:21]
    node _p_comb_11_T = bits(input.a_in, 11, 11) @[rca.scala 31:35]
    node _p_comb_11_T_1 = bits(input.b_in, 11, 11) @[rca.scala 31:51]
    node _p_comb_11_T_2 = xor(_p_comb_11_T, _p_comb_11_T_1) @[rca.scala 31:39]
    node _p_comb_11_T_3 = bits(_p_comb_11_T_2, 0, 0) @[rca.scala 31:56]
    p_comb[11] <= _p_comb_11_T_3 @[rca.scala 31:21]
    node _s_comb_11_T = xor(p_comb[11], c_comb[11]) @[rca.scala 32:34]
    s_comb[11] <= _s_comb_11_T @[rca.scala 32:21]
    node _c_comb_12_T = and(c_comb[11], p_comb[11]) @[rca.scala 33:34]
    node _c_comb_12_T_1 = or(_c_comb_12_T, g_comb[11]) @[rca.scala 33:46]
    c_comb[12] <= _c_comb_12_T_1 @[rca.scala 33:21]
    node _g_comb_12_T = bits(input.a_in, 12, 12) @[rca.scala 30:35]
    node _g_comb_12_T_1 = bits(input.b_in, 12, 12) @[rca.scala 30:51]
    node _g_comb_12_T_2 = and(_g_comb_12_T, _g_comb_12_T_1) @[rca.scala 30:39]
    node _g_comb_12_T_3 = bits(_g_comb_12_T_2, 0, 0) @[rca.scala 30:56]
    g_comb[12] <= _g_comb_12_T_3 @[rca.scala 30:21]
    node _p_comb_12_T = bits(input.a_in, 12, 12) @[rca.scala 31:35]
    node _p_comb_12_T_1 = bits(input.b_in, 12, 12) @[rca.scala 31:51]
    node _p_comb_12_T_2 = xor(_p_comb_12_T, _p_comb_12_T_1) @[rca.scala 31:39]
    node _p_comb_12_T_3 = bits(_p_comb_12_T_2, 0, 0) @[rca.scala 31:56]
    p_comb[12] <= _p_comb_12_T_3 @[rca.scala 31:21]
    node _s_comb_12_T = xor(p_comb[12], c_comb[12]) @[rca.scala 32:34]
    s_comb[12] <= _s_comb_12_T @[rca.scala 32:21]
    node _c_comb_13_T = and(c_comb[12], p_comb[12]) @[rca.scala 33:34]
    node _c_comb_13_T_1 = or(_c_comb_13_T, g_comb[12]) @[rca.scala 33:46]
    c_comb[13] <= _c_comb_13_T_1 @[rca.scala 33:21]
    node _g_comb_13_T = bits(input.a_in, 13, 13) @[rca.scala 30:35]
    node _g_comb_13_T_1 = bits(input.b_in, 13, 13) @[rca.scala 30:51]
    node _g_comb_13_T_2 = and(_g_comb_13_T, _g_comb_13_T_1) @[rca.scala 30:39]
    node _g_comb_13_T_3 = bits(_g_comb_13_T_2, 0, 0) @[rca.scala 30:56]
    g_comb[13] <= _g_comb_13_T_3 @[rca.scala 30:21]
    node _p_comb_13_T = bits(input.a_in, 13, 13) @[rca.scala 31:35]
    node _p_comb_13_T_1 = bits(input.b_in, 13, 13) @[rca.scala 31:51]
    node _p_comb_13_T_2 = xor(_p_comb_13_T, _p_comb_13_T_1) @[rca.scala 31:39]
    node _p_comb_13_T_3 = bits(_p_comb_13_T_2, 0, 0) @[rca.scala 31:56]
    p_comb[13] <= _p_comb_13_T_3 @[rca.scala 31:21]
    node _s_comb_13_T = xor(p_comb[13], c_comb[13]) @[rca.scala 32:34]
    s_comb[13] <= _s_comb_13_T @[rca.scala 32:21]
    node _c_comb_14_T = and(c_comb[13], p_comb[13]) @[rca.scala 33:34]
    node _c_comb_14_T_1 = or(_c_comb_14_T, g_comb[13]) @[rca.scala 33:46]
    c_comb[14] <= _c_comb_14_T_1 @[rca.scala 33:21]
    node _g_comb_14_T = bits(input.a_in, 14, 14) @[rca.scala 30:35]
    node _g_comb_14_T_1 = bits(input.b_in, 14, 14) @[rca.scala 30:51]
    node _g_comb_14_T_2 = and(_g_comb_14_T, _g_comb_14_T_1) @[rca.scala 30:39]
    node _g_comb_14_T_3 = bits(_g_comb_14_T_2, 0, 0) @[rca.scala 30:56]
    g_comb[14] <= _g_comb_14_T_3 @[rca.scala 30:21]
    node _p_comb_14_T = bits(input.a_in, 14, 14) @[rca.scala 31:35]
    node _p_comb_14_T_1 = bits(input.b_in, 14, 14) @[rca.scala 31:51]
    node _p_comb_14_T_2 = xor(_p_comb_14_T, _p_comb_14_T_1) @[rca.scala 31:39]
    node _p_comb_14_T_3 = bits(_p_comb_14_T_2, 0, 0) @[rca.scala 31:56]
    p_comb[14] <= _p_comb_14_T_3 @[rca.scala 31:21]
    node _s_comb_14_T = xor(p_comb[14], c_comb[14]) @[rca.scala 32:34]
    s_comb[14] <= _s_comb_14_T @[rca.scala 32:21]
    node _c_comb_15_T = and(c_comb[14], p_comb[14]) @[rca.scala 33:34]
    node _c_comb_15_T_1 = or(_c_comb_15_T, g_comb[14]) @[rca.scala 33:46]
    c_comb[15] <= _c_comb_15_T_1 @[rca.scala 33:21]
    node _g_comb_15_T = bits(input.a_in, 15, 15) @[rca.scala 30:35]
    node _g_comb_15_T_1 = bits(input.b_in, 15, 15) @[rca.scala 30:51]
    node _g_comb_15_T_2 = and(_g_comb_15_T, _g_comb_15_T_1) @[rca.scala 30:39]
    node _g_comb_15_T_3 = bits(_g_comb_15_T_2, 0, 0) @[rca.scala 30:56]
    g_comb[15] <= _g_comb_15_T_3 @[rca.scala 30:21]
    node _p_comb_15_T = bits(input.a_in, 15, 15) @[rca.scala 31:35]
    node _p_comb_15_T_1 = bits(input.b_in, 15, 15) @[rca.scala 31:51]
    node _p_comb_15_T_2 = xor(_p_comb_15_T, _p_comb_15_T_1) @[rca.scala 31:39]
    node _p_comb_15_T_3 = bits(_p_comb_15_T_2, 0, 0) @[rca.scala 31:56]
    p_comb[15] <= _p_comb_15_T_3 @[rca.scala 31:21]
    node _s_comb_15_T = xor(p_comb[15], c_comb[15]) @[rca.scala 32:34]
    s_comb[15] <= _s_comb_15_T @[rca.scala 32:21]
    node _c_comb_16_T = and(c_comb[15], p_comb[15]) @[rca.scala 33:34]
    node _c_comb_16_T_1 = or(_c_comb_16_T, g_comb[15]) @[rca.scala 33:46]
    c_comb[16] <= _c_comb_16_T_1 @[rca.scala 33:21]
    node output_S_lo_lo_lo = cat(s_comb[1], s_comb[0]) @[rca.scala 36:24]
    node output_S_lo_lo_hi = cat(s_comb[3], s_comb[2]) @[rca.scala 36:24]
    node output_S_lo_lo = cat(output_S_lo_lo_hi, output_S_lo_lo_lo) @[rca.scala 36:24]
    node output_S_lo_hi_lo = cat(s_comb[5], s_comb[4]) @[rca.scala 36:24]
    node output_S_lo_hi_hi = cat(s_comb[7], s_comb[6]) @[rca.scala 36:24]
    node output_S_lo_hi = cat(output_S_lo_hi_hi, output_S_lo_hi_lo) @[rca.scala 36:24]
    node output_S_lo = cat(output_S_lo_hi, output_S_lo_lo) @[rca.scala 36:24]
    node output_S_hi_lo_lo = cat(s_comb[9], s_comb[8]) @[rca.scala 36:24]
    node output_S_hi_lo_hi = cat(s_comb[11], s_comb[10]) @[rca.scala 36:24]
    node output_S_hi_lo = cat(output_S_hi_lo_hi, output_S_hi_lo_lo) @[rca.scala 36:24]
    node output_S_hi_hi_lo = cat(s_comb[13], s_comb[12]) @[rca.scala 36:24]
    node output_S_hi_hi_hi = cat(s_comb[15], s_comb[14]) @[rca.scala 36:24]
    node output_S_hi_hi = cat(output_S_hi_hi_hi, output_S_hi_hi_lo) @[rca.scala 36:24]
    node output_S_hi = cat(output_S_hi_hi, output_S_hi_lo) @[rca.scala 36:24]
    node _output_S_T = cat(output_S_hi, output_S_lo) @[rca.scala 36:24]
    node _output_S_T_1 = asSInt(_output_S_T) @[rca.scala 36:31]
    output.S <= _output_S_T_1 @[rca.scala 36:14]
    node _output_C_T = asSInt(c_comb[16]) @[rca.scala 37:40]
    output.C <= _output_C_T @[rca.scala 37:14]

  module MacUnit_3 :
    input clock : Clock
    input reset : Reset
    output io : { flip in_a : SInt<4>, flip in_b : SInt<4>, flip in_c : SInt<16>, out_c : SInt<16>}

    inst mul of Multiplier_3 @[MacUnit.scala 15:19]
    mul.clock <= clock
    mul.reset <= reset
    inst rca of RCA_7 @[MacUnit.scala 16:19]
    rca.clock <= clock
    rca.reset <= reset
    mul.input.multiplicand <= io.in_a @[MacUnit.scala 18:26]
    mul.input.multiplier <= io.in_b @[MacUnit.scala 19:26]
    node _rca_input_a_in_T = bits(mul.output.product, 7, 7) @[MacUnit.scala 21:71]
    node _rca_input_a_in_T_1 = bits(_rca_input_a_in_T, 0, 0) @[Bitwise.scala 77:15]
    node _rca_input_a_in_T_2 = mux(_rca_input_a_in_T_1, UInt<8>("hff"), UInt<8>("h0")) @[Bitwise.scala 77:12]
    node rca_input_a_in_lo = asUInt(mul.output.product) @[Cat.scala 33:92]
    node _rca_input_a_in_T_3 = cat(_rca_input_a_in_T_2, rca_input_a_in_lo) @[Cat.scala 33:92]
    node _rca_input_a_in_T_4 = asSInt(_rca_input_a_in_T_3) @[MacUnit.scala 21:108]
    rca.input.a_in <= _rca_input_a_in_T_4 @[MacUnit.scala 21:19]
    rca.input.b_in <= io.in_c @[MacUnit.scala 22:19]
    rca.input.c_in <= asSInt(UInt<16>("h0")) @[MacUnit.scala 23:19]
    io.out_c <= rca.output.S @[MacUnit.scala 24:19]

  module PE_3 :
    input clock : Clock
    input reset : Reset
    output io : { flip in_control : { ctrl_sa_send_data : UInt<1>}, flip in_a : SInt<4>, flip in_b : SInt<4>, flip in_c : SInt<16>, out_control : { ctrl_sa_send_data : UInt<1>}, out_a : SInt<4>, out_b : SInt<4>, out_c : SInt<16>}

    reg a_reg : SInt<4>, clock with :
      reset => (reset, asSInt(UInt<4>("h0"))) @[PE.scala 24:22]
    reg b_reg : SInt<4>, clock with :
      reset => (reset, asSInt(UInt<4>("h0"))) @[PE.scala 25:22]
    reg c_reg : SInt<16>, clock with :
      reset => (reset, asSInt(UInt<16>("h0"))) @[PE.scala 26:22]
    inst mac of MacUnit_3 @[PE.scala 28:19]
    mac.clock <= clock
    mac.reset <= reset
    mac.io.in_a <= io.in_a @[PE.scala 29:15]
    mac.io.in_b <= io.in_b @[PE.scala 30:15]
    mac.io.in_c <= c_reg @[PE.scala 31:15]
    a_reg <= io.in_a @[PE.scala 33:9]
    b_reg <= io.in_b @[PE.scala 34:9]
    node _c_reg_T = mux(io.in_control.ctrl_sa_send_data, io.in_c, mac.io.out_c) @[PE.scala 36:15]
    c_reg <= _c_reg_T @[PE.scala 36:9]
    io.out_a <= a_reg @[PE.scala 38:12]
    io.out_b <= b_reg @[PE.scala 39:12]
    io.out_c <= c_reg @[PE.scala 40:12]
    io.out_control <= io.in_control @[PE.scala 42:18]

  module SystolicArray :
    input clock : Clock
    input reset : Reset
    output io : { flip in_control : { ctrl_sa_send_data : UInt<1>}[2], flip in_a : SInt<4>[2], flip in_b : SInt<4>[2], flip in_c : SInt<16>[2], out_control : { ctrl_sa_send_data : UInt<1>}[2], out_a : SInt<4>[2], out_b : SInt<4>[2], out_c : SInt<16>[2]}

    inst sa_0_0 of PE @[SystolicArray.scala 22:45]
    sa_0_0.clock <= clock
    sa_0_0.reset <= reset
    inst sa_0_1 of PE_1 @[SystolicArray.scala 22:45]
    sa_0_1.clock <= clock
    sa_0_1.reset <= reset
    inst sa_1_0 of PE_2 @[SystolicArray.scala 22:45]
    sa_1_0.clock <= clock
    sa_1_0.reset <= reset
    inst sa_1_1 of PE_3 @[SystolicArray.scala 22:45]
    sa_1_1.clock <= clock
    sa_1_1.reset <= reset
    sa_0_0.io.in_a <= io.in_a[0] @[SystolicArray.scala 28:20]
    sa_0_1.io.in_a <= sa_0_0.io.out_a @[SystolicArray.scala 28:20]
    sa_1_0.io.in_a <= io.in_a[1] @[SystolicArray.scala 28:20]
    sa_1_1.io.in_a <= sa_1_0.io.out_a @[SystolicArray.scala 28:20]
    sa_0_0.io.in_b <= io.in_b[0] @[SystolicArray.scala 36:20]
    sa_1_0.io.in_b <= sa_0_0.io.out_b @[SystolicArray.scala 36:20]
    sa_0_1.io.in_b <= io.in_b[1] @[SystolicArray.scala 36:20]
    sa_1_1.io.in_b <= sa_0_1.io.out_b @[SystolicArray.scala 36:20]
    sa_0_0.io.in_c <= io.in_c[0] @[SystolicArray.scala 44:20]
    sa_1_0.io.in_c <= sa_0_0.io.out_c @[SystolicArray.scala 44:20]
    sa_0_1.io.in_c <= io.in_c[1] @[SystolicArray.scala 44:20]
    sa_1_1.io.in_c <= sa_0_1.io.out_c @[SystolicArray.scala 44:20]
    sa_0_0.io.in_control.ctrl_sa_send_data <= io.in_control[0].ctrl_sa_send_data @[SystolicArray.scala 53:26]
    sa_1_0.io.in_control.ctrl_sa_send_data <= sa_0_0.io.out_control.ctrl_sa_send_data @[SystolicArray.scala 53:26]
    sa_0_1.io.in_control.ctrl_sa_send_data <= io.in_control[1].ctrl_sa_send_data @[SystolicArray.scala 53:26]
    sa_1_1.io.in_control.ctrl_sa_send_data <= sa_0_1.io.out_control.ctrl_sa_send_data @[SystolicArray.scala 53:26]
    io.out_b[0] <= sa_1_0.io.out_b @[SystolicArray.scala 59:17]
    io.out_c[0] <= sa_1_0.io.out_c @[SystolicArray.scala 60:17]
    io.out_control[0] <= sa_1_0.io.out_control @[SystolicArray.scala 61:23]
    io.out_b[1] <= sa_1_1.io.out_b @[SystolicArray.scala 59:17]
    io.out_c[1] <= sa_1_1.io.out_c @[SystolicArray.scala 60:17]
    io.out_control[1] <= sa_1_1.io.out_control @[SystolicArray.scala 61:23]
    io.out_a[0] <= sa_0_1.io.out_a @[SystolicArray.scala 65:17]
    io.out_a[1] <= sa_1_1.io.out_a @[SystolicArray.scala 65:17]

  module GlobalCounter :
    input clock : Clock
    input reset : Reset
    output io : { flip start : UInt<1>, tick : UInt<1>}

    reg count : UInt<3>, clock with :
      reset => (reset, UInt<3>("h0")) @[Controller.scala 13:22]
    node tick = eq(count, UInt<3>("h4")) @[Controller.scala 14:20]
    reg enable : UInt<1>, clock with :
      reset => (reset, UInt<1>("h0")) @[Controller.scala 16:23]
    when io.start : @[Controller.scala 17:18]
      enable <= UInt<1>("h1") @[Controller.scala 18:12]
    else :
      when tick : @[Controller.scala 19:20]
        enable <= UInt<1>("h0") @[Controller.scala 20:12]
    when enable : @[Controller.scala 23:16]
      node _T = neq(count, UInt<3>("h4")) @[Controller.scala 24:16]
      when _T : @[Controller.scala 24:37]
        node _count_T = add(count, UInt<1>("h1")) @[Controller.scala 25:22]
        node _count_T_1 = tail(_count_T, 1) @[Controller.scala 25:22]
        count <= _count_T_1 @[Controller.scala 25:13]
      else :
        count <= UInt<1>("h0") @[Controller.scala 27:13]
    io.tick <= tick @[Controller.scala 31:11]

  module GlobalCounter_1 :
    input clock : Clock
    input reset : Reset
    output io : { flip start : UInt<1>, tick : UInt<1>}

    reg count : UInt<1>, clock with :
      reset => (reset, UInt<1>("h0")) @[Controller.scala 13:22]
    node tick = eq(count, UInt<1>("h1")) @[Controller.scala 14:20]
    reg enable : UInt<1>, clock with :
      reset => (reset, UInt<1>("h0")) @[Controller.scala 16:23]
    when io.start : @[Controller.scala 17:18]
      enable <= UInt<1>("h1") @[Controller.scala 18:12]
    else :
      when tick : @[Controller.scala 19:20]
        enable <= UInt<1>("h0") @[Controller.scala 20:12]
    when enable : @[Controller.scala 23:16]
      node _T = neq(count, UInt<1>("h1")) @[Controller.scala 24:16]
      when _T : @[Controller.scala 24:37]
        node _count_T = add(count, UInt<1>("h1")) @[Controller.scala 25:22]
        node _count_T_1 = tail(_count_T, 1) @[Controller.scala 25:22]
        count <= _count_T_1 @[Controller.scala 25:13]
      else :
        count <= UInt<1>("h0") @[Controller.scala 27:13]
    io.tick <= tick @[Controller.scala 31:11]

  module Controller :
    input clock : Clock
    input reset : Reset
    output io : { flip ibh_data_in_done : UInt<1>, flip ibv_data_in_done : UInt<1>, flip ob_empty : UInt<1>, ctrl_ib_data_out : UInt<1>, ctrl_ob_data_in : UInt<1>, ctrl_sa_send_data : UInt<1>}

    wire ctrl_ib_data_out : UInt<1>
    ctrl_ib_data_out <= UInt<1>("h0")
    reg delay_ctrl_ib_data_out : UInt<1>, clock with :
      reset => (reset, UInt<1>("h0")) @[Controller.scala 47:39]
    wire ctrl_ib_data_out_edge : UInt<1>
    ctrl_ib_data_out_edge <= UInt<1>("h0")
    delay_ctrl_ib_data_out <= ctrl_ib_data_out @[Controller.scala 49:26]
    node _ctrl_ib_data_out_edge_T = eq(delay_ctrl_ib_data_out, UInt<1>("h0")) @[Controller.scala 50:28]
    node _ctrl_ib_data_out_edge_T_1 = and(_ctrl_ib_data_out_edge_T, ctrl_ib_data_out) @[Controller.scala 50:52]
    ctrl_ib_data_out_edge <= _ctrl_ib_data_out_edge_T_1 @[Controller.scala 50:25]
    io.ctrl_ib_data_out <= ctrl_ib_data_out_edge @[Controller.scala 51:23]
    reg cal_done : UInt<1>, clock with :
      reset => (reset, UInt<1>("h0")) @[Controller.scala 53:25]
    reg out_done : UInt<1>, clock with :
      reset => (reset, UInt<1>("h0")) @[Controller.scala 54:25]
    wire cal_gc_start : UInt<1>
    cal_gc_start <= UInt<1>("h0")
    reg isStall : UInt<1>, clock with :
      reset => (reset, UInt<1>("h0")) @[Controller.scala 57:24]
    inst cal_gc of GlobalCounter @[Controller.scala 60:28]
    cal_gc.clock <= clock
    cal_gc.reset <= reset
    cal_gc.io.start <= cal_gc_start @[Controller.scala 61:19]
    when cal_gc.io.tick : @[Controller.scala 62:24]
      cal_done <= UInt<1>("h1") @[Controller.scala 63:14]
    inst out_gc of GlobalCounter_1 @[Controller.scala 67:28]
    out_gc.clock <= clock
    out_gc.reset <= reset
    node _out_gc_io_start_T = and(cal_gc.io.tick, io.ob_empty) @[Controller.scala 68:37]
    node _out_gc_io_start_T_1 = and(isStall, io.ob_empty) @[Controller.scala 68:61]
    node _out_gc_io_start_T_2 = or(_out_gc_io_start_T, _out_gc_io_start_T_1) @[Controller.scala 68:51]
    out_gc.io.start <= _out_gc_io_start_T_2 @[Controller.scala 68:19]
    when out_gc.io.tick : @[Controller.scala 69:24]
      out_done <= UInt<1>("h1") @[Controller.scala 70:14]
    node _io_ctrl_ob_data_in_T = eq(out_done, UInt<1>("h0")) @[Controller.scala 73:36]
    node _io_ctrl_ob_data_in_T_1 = and(cal_done, _io_ctrl_ob_data_in_T) @[Controller.scala 73:34]
    node _io_ctrl_ob_data_in_T_2 = eq(isStall, UInt<1>("h0")) @[Controller.scala 73:48]
    node _io_ctrl_ob_data_in_T_3 = and(_io_ctrl_ob_data_in_T_1, _io_ctrl_ob_data_in_T_2) @[Controller.scala 73:46]
    io.ctrl_ob_data_in <= _io_ctrl_ob_data_in_T_3 @[Controller.scala 73:22]
    node _io_ctrl_sa_send_data_T = eq(out_done, UInt<1>("h0")) @[Controller.scala 74:38]
    node _io_ctrl_sa_send_data_T_1 = and(cal_done, _io_ctrl_sa_send_data_T) @[Controller.scala 74:36]
    node _io_ctrl_sa_send_data_T_2 = eq(isStall, UInt<1>("h0")) @[Controller.scala 74:50]
    node _io_ctrl_sa_send_data_T_3 = and(_io_ctrl_sa_send_data_T_1, _io_ctrl_sa_send_data_T_2) @[Controller.scala 74:48]
    io.ctrl_sa_send_data <= _io_ctrl_sa_send_data_T_3 @[Controller.scala 74:24]
    reg state : UInt<2>, clock with :
      reset => (reset, UInt<2>("h0")) @[Controller.scala 82:22]
    node _T = eq(state, UInt<2>("h0")) @[Controller.scala 84:14]
    when _T : @[Controller.scala 84:24]
      node _T_1 = and(io.ibh_data_in_done, io.ibv_data_in_done) @[Controller.scala 85:30]
      node _T_2 = eq(isStall, UInt<1>("h0")) @[Controller.scala 85:56]
      node _T_3 = and(_T_1, _T_2) @[Controller.scala 85:53]
      when _T_3 : @[Controller.scala 85:66]
        state <= UInt<2>("h1") @[Controller.scala 86:13]
        isStall <= UInt<1>("h0") @[Controller.scala 87:15]
        ctrl_ib_data_out <= UInt<1>("h1") @[Controller.scala 88:24]
        cal_gc_start <= UInt<1>("h1") @[Controller.scala 89:20]
    else :
      node _T_4 = eq(state, UInt<2>("h1")) @[Controller.scala 91:20]
      when _T_4 : @[Controller.scala 91:33]
        node _T_5 = and(cal_done, io.ob_empty) @[Controller.scala 92:19]
        when _T_5 : @[Controller.scala 92:35]
          state <= UInt<2>("h3") @[Controller.scala 93:13]
        else :
          node _T_6 = eq(io.ob_empty, UInt<1>("h0")) @[Controller.scala 94:34]
          node _T_7 = and(cal_gc.io.tick, _T_6) @[Controller.scala 94:31]
          when _T_7 : @[Controller.scala 94:48]
            state <= UInt<2>("h2") @[Controller.scala 95:13]
            isStall <= UInt<1>("h1") @[Controller.scala 96:15]
      else :
        node _T_8 = eq(state, UInt<2>("h2")) @[Controller.scala 98:20]
        when _T_8 : @[Controller.scala 98:31]
          when io.ob_empty : @[Controller.scala 99:23]
            state <= UInt<2>("h3") @[Controller.scala 100:13]
            isStall <= UInt<1>("h0") @[Controller.scala 101:15]
        else :
          node _T_9 = eq(state, UInt<2>("h3")) @[Controller.scala 103:20]
          when _T_9 : @[Controller.scala 103:32]
            when out_done : @[Controller.scala 104:20]
              state <= UInt<2>("h0") @[Controller.scala 105:13]
              cal_done <= UInt<1>("h0") @[Controller.scala 106:16]
              out_done <= UInt<1>("h0") @[Controller.scala 107:16]

  module SyncFIFO :
    input clock : Clock
    input reset : Reset
    output io : { flip enq : UInt<1>, flip deq : UInt<1>, flip enqData : SInt<4>, deqData : SInt<4>, full : UInt<1>, empty : UInt<1>}

    wire _mem_WIRE : SInt<4>[2] @[SyncFIFO.scala 17:28]
    _mem_WIRE[0] <= asSInt(UInt<4>("h0")) @[SyncFIFO.scala 17:28]
    _mem_WIRE[1] <= asSInt(UInt<4>("h0")) @[SyncFIFO.scala 17:28]
    reg mem : SInt<4>[2], clock with :
      reset => (reset, _mem_WIRE) @[SyncFIFO.scala 17:20]
    reg readPtr : UInt<2>, clock with :
      reset => (reset, UInt<2>("h0")) @[SyncFIFO.scala 20:24]
    reg writePtr : UInt<2>, clock with :
      reset => (reset, UInt<2>("h0")) @[SyncFIFO.scala 21:25]
    wire isFull : UInt<1>
    isFull <= UInt<1>("h0")
    wire isEmpty : UInt<1>
    isEmpty <= UInt<1>("h0")
    wire deqData : SInt<4>
    deqData <= asSInt(UInt<4>("h0"))
    node _isEmpty_T = eq(readPtr, writePtr) @[SyncFIFO.scala 27:22]
    isEmpty <= _isEmpty_T @[SyncFIFO.scala 27:11]
    node _isFull_T = bits(writePtr, 1, 1) @[SyncFIFO.scala 28:38]
    node _isFull_T_1 = not(_isFull_T) @[SyncFIFO.scala 28:29]
    node _isFull_T_2 = bits(writePtr, 0, 0) @[SyncFIFO.scala 28:60]
    node _isFull_T_3 = cat(_isFull_T_1, _isFull_T_2) @[Cat.scala 33:92]
    node _isFull_T_4 = eq(readPtr, _isFull_T_3) @[SyncFIFO.scala 28:21]
    isFull <= _isFull_T_4 @[SyncFIFO.scala 28:10]
    node _T = eq(isFull, UInt<1>("h0")) @[SyncFIFO.scala 30:18]
    node _T_1 = and(io.enq, _T) @[SyncFIFO.scala 30:15]
    when _T_1 : @[SyncFIFO.scala 30:27]
      node _T_2 = bits(writePtr, 0, 0)
      mem[_T_2] <= io.enqData @[SyncFIFO.scala 31:19]
      node _writePtr_T = add(writePtr, UInt<1>("h1")) @[SyncFIFO.scala 32:26]
      node _writePtr_T_1 = tail(_writePtr_T, 1) @[SyncFIFO.scala 32:26]
      writePtr <= _writePtr_T_1 @[SyncFIFO.scala 32:14]
    node _T_3 = eq(isEmpty, UInt<1>("h0")) @[SyncFIFO.scala 35:18]
    node _T_4 = and(io.deq, _T_3) @[SyncFIFO.scala 35:15]
    when _T_4 : @[SyncFIFO.scala 35:28]
      node _readPtr_T = add(readPtr, UInt<1>("h1")) @[SyncFIFO.scala 36:24]
      node _readPtr_T_1 = tail(_readPtr_T, 1) @[SyncFIFO.scala 36:24]
      readPtr <= _readPtr_T_1 @[SyncFIFO.scala 36:13]
      node _deqData_T = bits(readPtr, 0, 0)
      deqData <= mem[_deqData_T] @[SyncFIFO.scala 37:13]
    io.deqData <= deqData @[SyncFIFO.scala 40:14]
    io.full <= isFull @[SyncFIFO.scala 41:11]
    io.empty <= isEmpty @[SyncFIFO.scala 42:12]

  module SyncFIFO_1 :
    input clock : Clock
    input reset : Reset
    output io : { flip enq : UInt<1>, flip deq : UInt<1>, flip enqData : SInt<4>, deqData : SInt<4>, full : UInt<1>, empty : UInt<1>}

    wire _mem_WIRE : SInt<4>[2] @[SyncFIFO.scala 17:28]
    _mem_WIRE[0] <= asSInt(UInt<4>("h0")) @[SyncFIFO.scala 17:28]
    _mem_WIRE[1] <= asSInt(UInt<4>("h0")) @[SyncFIFO.scala 17:28]
    reg mem : SInt<4>[2], clock with :
      reset => (reset, _mem_WIRE) @[SyncFIFO.scala 17:20]
    reg readPtr : UInt<2>, clock with :
      reset => (reset, UInt<2>("h0")) @[SyncFIFO.scala 20:24]
    reg writePtr : UInt<2>, clock with :
      reset => (reset, UInt<2>("h0")) @[SyncFIFO.scala 21:25]
    wire isFull : UInt<1>
    isFull <= UInt<1>("h0")
    wire isEmpty : UInt<1>
    isEmpty <= UInt<1>("h0")
    wire deqData : SInt<4>
    deqData <= asSInt(UInt<4>("h0"))
    node _isEmpty_T = eq(readPtr, writePtr) @[SyncFIFO.scala 27:22]
    isEmpty <= _isEmpty_T @[SyncFIFO.scala 27:11]
    node _isFull_T = bits(writePtr, 1, 1) @[SyncFIFO.scala 28:38]
    node _isFull_T_1 = not(_isFull_T) @[SyncFIFO.scala 28:29]
    node _isFull_T_2 = bits(writePtr, 0, 0) @[SyncFIFO.scala 28:60]
    node _isFull_T_3 = cat(_isFull_T_1, _isFull_T_2) @[Cat.scala 33:92]
    node _isFull_T_4 = eq(readPtr, _isFull_T_3) @[SyncFIFO.scala 28:21]
    isFull <= _isFull_T_4 @[SyncFIFO.scala 28:10]
    node _T = eq(isFull, UInt<1>("h0")) @[SyncFIFO.scala 30:18]
    node _T_1 = and(io.enq, _T) @[SyncFIFO.scala 30:15]
    when _T_1 : @[SyncFIFO.scala 30:27]
      node _T_2 = bits(writePtr, 0, 0)
      mem[_T_2] <= io.enqData @[SyncFIFO.scala 31:19]
      node _writePtr_T = add(writePtr, UInt<1>("h1")) @[SyncFIFO.scala 32:26]
      node _writePtr_T_1 = tail(_writePtr_T, 1) @[SyncFIFO.scala 32:26]
      writePtr <= _writePtr_T_1 @[SyncFIFO.scala 32:14]
    node _T_3 = eq(isEmpty, UInt<1>("h0")) @[SyncFIFO.scala 35:18]
    node _T_4 = and(io.deq, _T_3) @[SyncFIFO.scala 35:15]
    when _T_4 : @[SyncFIFO.scala 35:28]
      node _readPtr_T = add(readPtr, UInt<1>("h1")) @[SyncFIFO.scala 36:24]
      node _readPtr_T_1 = tail(_readPtr_T, 1) @[SyncFIFO.scala 36:24]
      readPtr <= _readPtr_T_1 @[SyncFIFO.scala 36:13]
      node _deqData_T = bits(readPtr, 0, 0)
      deqData <= mem[_deqData_T] @[SyncFIFO.scala 37:13]
    io.deqData <= deqData @[SyncFIFO.scala 40:14]
    io.full <= isFull @[SyncFIFO.scala 41:11]
    io.empty <= isEmpty @[SyncFIFO.scala 42:12]

  module InputBuffer :
    input clock : Clock
    input reset : Reset
    output io : { flip ctrl_ib_data_out : UInt<1>, flip data_in : { flip ready : UInt<1>, valid : UInt<1>, bits : SInt<4>[2]}, data_out : SInt<4>[2], ib_data_in_done : UInt<1>}

    inst data_queue_0 of SyncFIFO @[InputBuffer.scala 16:46]
    data_queue_0.clock <= clock
    data_queue_0.reset <= reset
    inst data_queue_1 of SyncFIFO_1 @[InputBuffer.scala 16:46]
    data_queue_1.clock <= clock
    data_queue_1.reset <= reset
    reg delay_count : UInt<1>[2], clock with :
      reset => (UInt<1>("h0"), delay_count) @[InputBuffer.scala 19:24]
    wire ib_data_in_done : UInt<1>
    ib_data_in_done <= UInt<1>("h0")
    io.ib_data_in_done <= ib_data_in_done @[InputBuffer.scala 22:22]
    wire allFull : UInt<1>
    allFull <= UInt<1>("h0")
    wire allEmpty : UInt<1>
    allEmpty <= UInt<1>("h0")
    node _allFull_T = and(data_queue_0.io.full, data_queue_1.io.full) @[InputBuffer.scala 26:49]
    allFull <= _allFull_T @[InputBuffer.scala 26:11]
    node _allEmpty_T = and(data_queue_0.io.empty, data_queue_1.io.empty) @[InputBuffer.scala 27:51]
    allEmpty <= _allEmpty_T @[InputBuffer.scala 27:12]
    reg state : UInt<1>, clock with :
      reset => (reset, UInt<1>("h0")) @[InputBuffer.scala 30:22]
    node _data_queue_0_io_enq_T = and(io.data_in.ready, io.data_in.valid) @[Decoupled.scala 52:35]
    data_queue_0.io.enq <= _data_queue_0_io_enq_T @[InputBuffer.scala 33:26]
    node _data_queue_0_io_deq_T = eq(state, UInt<1>("h1")) @[InputBuffer.scala 34:35]
    node _data_queue_0_io_deq_T_1 = eq(delay_count[0], UInt<1>("h0")) @[InputBuffer.scala 34:66]
    node _data_queue_0_io_deq_T_2 = and(_data_queue_0_io_deq_T, _data_queue_0_io_deq_T_1) @[InputBuffer.scala 34:48]
    node _data_queue_0_io_deq_T_3 = eq(data_queue_0.io.empty, UInt<1>("h0")) @[InputBuffer.scala 34:77]
    node _data_queue_0_io_deq_T_4 = and(_data_queue_0_io_deq_T_2, _data_queue_0_io_deq_T_3) @[InputBuffer.scala 34:74]
    data_queue_0.io.deq <= _data_queue_0_io_deq_T_4 @[InputBuffer.scala 34:26]
    data_queue_0.io.enqData <= io.data_in.bits[0] @[InputBuffer.scala 35:30]
    io.data_out[0] <= data_queue_0.io.deqData @[InputBuffer.scala 36:20]
    node _data_queue_1_io_enq_T = and(io.data_in.ready, io.data_in.valid) @[Decoupled.scala 52:35]
    data_queue_1.io.enq <= _data_queue_1_io_enq_T @[InputBuffer.scala 33:26]
    node _data_queue_1_io_deq_T = eq(state, UInt<1>("h1")) @[InputBuffer.scala 34:35]
    node _data_queue_1_io_deq_T_1 = eq(delay_count[1], UInt<1>("h0")) @[InputBuffer.scala 34:66]
    node _data_queue_1_io_deq_T_2 = and(_data_queue_1_io_deq_T, _data_queue_1_io_deq_T_1) @[InputBuffer.scala 34:48]
    node _data_queue_1_io_deq_T_3 = eq(data_queue_1.io.empty, UInt<1>("h0")) @[InputBuffer.scala 34:77]
    node _data_queue_1_io_deq_T_4 = and(_data_queue_1_io_deq_T_2, _data_queue_1_io_deq_T_3) @[InputBuffer.scala 34:74]
    data_queue_1.io.deq <= _data_queue_1_io_deq_T_4 @[InputBuffer.scala 34:26]
    data_queue_1.io.enqData <= io.data_in.bits[1] @[InputBuffer.scala 35:30]
    io.data_out[1] <= data_queue_1.io.deqData @[InputBuffer.scala 36:20]
    node _io_data_in_ready_T = eq(state, UInt<1>("h0")) @[InputBuffer.scala 38:29]
    io.data_in.ready <= _io_data_in_ready_T @[InputBuffer.scala 38:20]
    node _T = eq(state, UInt<1>("h0")) @[InputBuffer.scala 40:14]
    when _T : @[InputBuffer.scala 40:27]
      when allFull : @[InputBuffer.scala 41:19]
        ib_data_in_done <= UInt<1>("h1") @[InputBuffer.scala 42:23]
        node _state_T = mux(io.ctrl_ib_data_out, UInt<1>("h1"), UInt<1>("h0")) @[InputBuffer.scala 43:19]
        state <= _state_T @[InputBuffer.scala 43:13]
      delay_count[0] <= UInt<1>("h0") @[InputBuffer.scala 46:22]
      delay_count[1] <= UInt<1>("h1") @[InputBuffer.scala 46:22]
    else :
      node _T_1 = eq(state, UInt<1>("h1")) @[InputBuffer.scala 48:20]
      when _T_1 : @[InputBuffer.scala 48:34]
        when allEmpty : @[InputBuffer.scala 49:20]
          state <= UInt<1>("h0") @[InputBuffer.scala 50:13]
        node _delay_count_0_T = neq(delay_count[0], UInt<1>("h0")) @[InputBuffer.scala 53:44]
        node _delay_count_0_T_1 = sub(delay_count[0], UInt<1>("h1")) @[InputBuffer.scala 53:68]
        node _delay_count_0_T_2 = tail(_delay_count_0_T_1, 1) @[InputBuffer.scala 53:68]
        node _delay_count_0_T_3 = mux(_delay_count_0_T, _delay_count_0_T_2, UInt<1>("h0")) @[InputBuffer.scala 53:28]
        delay_count[0] <= _delay_count_0_T_3 @[InputBuffer.scala 53:22]
        node _delay_count_1_T = neq(delay_count[1], UInt<1>("h0")) @[InputBuffer.scala 53:44]
        node _delay_count_1_T_1 = sub(delay_count[1], UInt<1>("h1")) @[InputBuffer.scala 53:68]
        node _delay_count_1_T_2 = tail(_delay_count_1_T_1, 1) @[InputBuffer.scala 53:68]
        node _delay_count_1_T_3 = mux(_delay_count_1_T, _delay_count_1_T_2, UInt<1>("h0")) @[InputBuffer.scala 53:28]
        delay_count[1] <= _delay_count_1_T_3 @[InputBuffer.scala 53:22]

  module SyncFIFO_2 :
    input clock : Clock
    input reset : Reset
    output io : { flip enq : UInt<1>, flip deq : UInt<1>, flip enqData : SInt<4>, deqData : SInt<4>, full : UInt<1>, empty : UInt<1>}

    wire _mem_WIRE : SInt<4>[2] @[SyncFIFO.scala 17:28]
    _mem_WIRE[0] <= asSInt(UInt<4>("h0")) @[SyncFIFO.scala 17:28]
    _mem_WIRE[1] <= asSInt(UInt<4>("h0")) @[SyncFIFO.scala 17:28]
    reg mem : SInt<4>[2], clock with :
      reset => (reset, _mem_WIRE) @[SyncFIFO.scala 17:20]
    reg readPtr : UInt<2>, clock with :
      reset => (reset, UInt<2>("h0")) @[SyncFIFO.scala 20:24]
    reg writePtr : UInt<2>, clock with :
      reset => (reset, UInt<2>("h0")) @[SyncFIFO.scala 21:25]
    wire isFull : UInt<1>
    isFull <= UInt<1>("h0")
    wire isEmpty : UInt<1>
    isEmpty <= UInt<1>("h0")
    wire deqData : SInt<4>
    deqData <= asSInt(UInt<4>("h0"))
    node _isEmpty_T = eq(readPtr, writePtr) @[SyncFIFO.scala 27:22]
    isEmpty <= _isEmpty_T @[SyncFIFO.scala 27:11]
    node _isFull_T = bits(writePtr, 1, 1) @[SyncFIFO.scala 28:38]
    node _isFull_T_1 = not(_isFull_T) @[SyncFIFO.scala 28:29]
    node _isFull_T_2 = bits(writePtr, 0, 0) @[SyncFIFO.scala 28:60]
    node _isFull_T_3 = cat(_isFull_T_1, _isFull_T_2) @[Cat.scala 33:92]
    node _isFull_T_4 = eq(readPtr, _isFull_T_3) @[SyncFIFO.scala 28:21]
    isFull <= _isFull_T_4 @[SyncFIFO.scala 28:10]
    node _T = eq(isFull, UInt<1>("h0")) @[SyncFIFO.scala 30:18]
    node _T_1 = and(io.enq, _T) @[SyncFIFO.scala 30:15]
    when _T_1 : @[SyncFIFO.scala 30:27]
      node _T_2 = bits(writePtr, 0, 0)
      mem[_T_2] <= io.enqData @[SyncFIFO.scala 31:19]
      node _writePtr_T = add(writePtr, UInt<1>("h1")) @[SyncFIFO.scala 32:26]
      node _writePtr_T_1 = tail(_writePtr_T, 1) @[SyncFIFO.scala 32:26]
      writePtr <= _writePtr_T_1 @[SyncFIFO.scala 32:14]
    node _T_3 = eq(isEmpty, UInt<1>("h0")) @[SyncFIFO.scala 35:18]
    node _T_4 = and(io.deq, _T_3) @[SyncFIFO.scala 35:15]
    when _T_4 : @[SyncFIFO.scala 35:28]
      node _readPtr_T = add(readPtr, UInt<1>("h1")) @[SyncFIFO.scala 36:24]
      node _readPtr_T_1 = tail(_readPtr_T, 1) @[SyncFIFO.scala 36:24]
      readPtr <= _readPtr_T_1 @[SyncFIFO.scala 36:13]
      node _deqData_T = bits(readPtr, 0, 0)
      deqData <= mem[_deqData_T] @[SyncFIFO.scala 37:13]
    io.deqData <= deqData @[SyncFIFO.scala 40:14]
    io.full <= isFull @[SyncFIFO.scala 41:11]
    io.empty <= isEmpty @[SyncFIFO.scala 42:12]

  module SyncFIFO_3 :
    input clock : Clock
    input reset : Reset
    output io : { flip enq : UInt<1>, flip deq : UInt<1>, flip enqData : SInt<4>, deqData : SInt<4>, full : UInt<1>, empty : UInt<1>}

    wire _mem_WIRE : SInt<4>[2] @[SyncFIFO.scala 17:28]
    _mem_WIRE[0] <= asSInt(UInt<4>("h0")) @[SyncFIFO.scala 17:28]
    _mem_WIRE[1] <= asSInt(UInt<4>("h0")) @[SyncFIFO.scala 17:28]
    reg mem : SInt<4>[2], clock with :
      reset => (reset, _mem_WIRE) @[SyncFIFO.scala 17:20]
    reg readPtr : UInt<2>, clock with :
      reset => (reset, UInt<2>("h0")) @[SyncFIFO.scala 20:24]
    reg writePtr : UInt<2>, clock with :
      reset => (reset, UInt<2>("h0")) @[SyncFIFO.scala 21:25]
    wire isFull : UInt<1>
    isFull <= UInt<1>("h0")
    wire isEmpty : UInt<1>
    isEmpty <= UInt<1>("h0")
    wire deqData : SInt<4>
    deqData <= asSInt(UInt<4>("h0"))
    node _isEmpty_T = eq(readPtr, writePtr) @[SyncFIFO.scala 27:22]
    isEmpty <= _isEmpty_T @[SyncFIFO.scala 27:11]
    node _isFull_T = bits(writePtr, 1, 1) @[SyncFIFO.scala 28:38]
    node _isFull_T_1 = not(_isFull_T) @[SyncFIFO.scala 28:29]
    node _isFull_T_2 = bits(writePtr, 0, 0) @[SyncFIFO.scala 28:60]
    node _isFull_T_3 = cat(_isFull_T_1, _isFull_T_2) @[Cat.scala 33:92]
    node _isFull_T_4 = eq(readPtr, _isFull_T_3) @[SyncFIFO.scala 28:21]
    isFull <= _isFull_T_4 @[SyncFIFO.scala 28:10]
    node _T = eq(isFull, UInt<1>("h0")) @[SyncFIFO.scala 30:18]
    node _T_1 = and(io.enq, _T) @[SyncFIFO.scala 30:15]
    when _T_1 : @[SyncFIFO.scala 30:27]
      node _T_2 = bits(writePtr, 0, 0)
      mem[_T_2] <= io.enqData @[SyncFIFO.scala 31:19]
      node _writePtr_T = add(writePtr, UInt<1>("h1")) @[SyncFIFO.scala 32:26]
      node _writePtr_T_1 = tail(_writePtr_T, 1) @[SyncFIFO.scala 32:26]
      writePtr <= _writePtr_T_1 @[SyncFIFO.scala 32:14]
    node _T_3 = eq(isEmpty, UInt<1>("h0")) @[SyncFIFO.scala 35:18]
    node _T_4 = and(io.deq, _T_3) @[SyncFIFO.scala 35:15]
    when _T_4 : @[SyncFIFO.scala 35:28]
      node _readPtr_T = add(readPtr, UInt<1>("h1")) @[SyncFIFO.scala 36:24]
      node _readPtr_T_1 = tail(_readPtr_T, 1) @[SyncFIFO.scala 36:24]
      readPtr <= _readPtr_T_1 @[SyncFIFO.scala 36:13]
      node _deqData_T = bits(readPtr, 0, 0)
      deqData <= mem[_deqData_T] @[SyncFIFO.scala 37:13]
    io.deqData <= deqData @[SyncFIFO.scala 40:14]
    io.full <= isFull @[SyncFIFO.scala 41:11]
    io.empty <= isEmpty @[SyncFIFO.scala 42:12]

  module InputBuffer_1 :
    input clock : Clock
    input reset : Reset
    output io : { flip ctrl_ib_data_out : UInt<1>, flip data_in : { flip ready : UInt<1>, valid : UInt<1>, bits : SInt<4>[2]}, data_out : SInt<4>[2], ib_data_in_done : UInt<1>}

    inst data_queue_0 of SyncFIFO_2 @[InputBuffer.scala 16:46]
    data_queue_0.clock <= clock
    data_queue_0.reset <= reset
    inst data_queue_1 of SyncFIFO_3 @[InputBuffer.scala 16:46]
    data_queue_1.clock <= clock
    data_queue_1.reset <= reset
    reg delay_count : UInt<1>[2], clock with :
      reset => (UInt<1>("h0"), delay_count) @[InputBuffer.scala 19:24]
    wire ib_data_in_done : UInt<1>
    ib_data_in_done <= UInt<1>("h0")
    io.ib_data_in_done <= ib_data_in_done @[InputBuffer.scala 22:22]
    wire allFull : UInt<1>
    allFull <= UInt<1>("h0")
    wire allEmpty : UInt<1>
    allEmpty <= UInt<1>("h0")
    node _allFull_T = and(data_queue_0.io.full, data_queue_1.io.full) @[InputBuffer.scala 26:49]
    allFull <= _allFull_T @[InputBuffer.scala 26:11]
    node _allEmpty_T = and(data_queue_0.io.empty, data_queue_1.io.empty) @[InputBuffer.scala 27:51]
    allEmpty <= _allEmpty_T @[InputBuffer.scala 27:12]
    reg state : UInt<1>, clock with :
      reset => (reset, UInt<1>("h0")) @[InputBuffer.scala 30:22]
    node _data_queue_0_io_enq_T = and(io.data_in.ready, io.data_in.valid) @[Decoupled.scala 52:35]
    data_queue_0.io.enq <= _data_queue_0_io_enq_T @[InputBuffer.scala 33:26]
    node _data_queue_0_io_deq_T = eq(state, UInt<1>("h1")) @[InputBuffer.scala 34:35]
    node _data_queue_0_io_deq_T_1 = eq(delay_count[0], UInt<1>("h0")) @[InputBuffer.scala 34:66]
    node _data_queue_0_io_deq_T_2 = and(_data_queue_0_io_deq_T, _data_queue_0_io_deq_T_1) @[InputBuffer.scala 34:48]
    node _data_queue_0_io_deq_T_3 = eq(data_queue_0.io.empty, UInt<1>("h0")) @[InputBuffer.scala 34:77]
    node _data_queue_0_io_deq_T_4 = and(_data_queue_0_io_deq_T_2, _data_queue_0_io_deq_T_3) @[InputBuffer.scala 34:74]
    data_queue_0.io.deq <= _data_queue_0_io_deq_T_4 @[InputBuffer.scala 34:26]
    data_queue_0.io.enqData <= io.data_in.bits[0] @[InputBuffer.scala 35:30]
    io.data_out[0] <= data_queue_0.io.deqData @[InputBuffer.scala 36:20]
    node _data_queue_1_io_enq_T = and(io.data_in.ready, io.data_in.valid) @[Decoupled.scala 52:35]
    data_queue_1.io.enq <= _data_queue_1_io_enq_T @[InputBuffer.scala 33:26]
    node _data_queue_1_io_deq_T = eq(state, UInt<1>("h1")) @[InputBuffer.scala 34:35]
    node _data_queue_1_io_deq_T_1 = eq(delay_count[1], UInt<1>("h0")) @[InputBuffer.scala 34:66]
    node _data_queue_1_io_deq_T_2 = and(_data_queue_1_io_deq_T, _data_queue_1_io_deq_T_1) @[InputBuffer.scala 34:48]
    node _data_queue_1_io_deq_T_3 = eq(data_queue_1.io.empty, UInt<1>("h0")) @[InputBuffer.scala 34:77]
    node _data_queue_1_io_deq_T_4 = and(_data_queue_1_io_deq_T_2, _data_queue_1_io_deq_T_3) @[InputBuffer.scala 34:74]
    data_queue_1.io.deq <= _data_queue_1_io_deq_T_4 @[InputBuffer.scala 34:26]
    data_queue_1.io.enqData <= io.data_in.bits[1] @[InputBuffer.scala 35:30]
    io.data_out[1] <= data_queue_1.io.deqData @[InputBuffer.scala 36:20]
    node _io_data_in_ready_T = eq(state, UInt<1>("h0")) @[InputBuffer.scala 38:29]
    io.data_in.ready <= _io_data_in_ready_T @[InputBuffer.scala 38:20]
    node _T = eq(state, UInt<1>("h0")) @[InputBuffer.scala 40:14]
    when _T : @[InputBuffer.scala 40:27]
      when allFull : @[InputBuffer.scala 41:19]
        ib_data_in_done <= UInt<1>("h1") @[InputBuffer.scala 42:23]
        node _state_T = mux(io.ctrl_ib_data_out, UInt<1>("h1"), UInt<1>("h0")) @[InputBuffer.scala 43:19]
        state <= _state_T @[InputBuffer.scala 43:13]
      delay_count[0] <= UInt<1>("h0") @[InputBuffer.scala 46:22]
      delay_count[1] <= UInt<1>("h1") @[InputBuffer.scala 46:22]
    else :
      node _T_1 = eq(state, UInt<1>("h1")) @[InputBuffer.scala 48:20]
      when _T_1 : @[InputBuffer.scala 48:34]
        when allEmpty : @[InputBuffer.scala 49:20]
          state <= UInt<1>("h0") @[InputBuffer.scala 50:13]
        node _delay_count_0_T = neq(delay_count[0], UInt<1>("h0")) @[InputBuffer.scala 53:44]
        node _delay_count_0_T_1 = sub(delay_count[0], UInt<1>("h1")) @[InputBuffer.scala 53:68]
        node _delay_count_0_T_2 = tail(_delay_count_0_T_1, 1) @[InputBuffer.scala 53:68]
        node _delay_count_0_T_3 = mux(_delay_count_0_T, _delay_count_0_T_2, UInt<1>("h0")) @[InputBuffer.scala 53:28]
        delay_count[0] <= _delay_count_0_T_3 @[InputBuffer.scala 53:22]
        node _delay_count_1_T = neq(delay_count[1], UInt<1>("h0")) @[InputBuffer.scala 53:44]
        node _delay_count_1_T_1 = sub(delay_count[1], UInt<1>("h1")) @[InputBuffer.scala 53:68]
        node _delay_count_1_T_2 = tail(_delay_count_1_T_1, 1) @[InputBuffer.scala 53:68]
        node _delay_count_1_T_3 = mux(_delay_count_1_T, _delay_count_1_T_2, UInt<1>("h0")) @[InputBuffer.scala 53:28]
        delay_count[1] <= _delay_count_1_T_3 @[InputBuffer.scala 53:22]

  module SyncFIFO_4 :
    input clock : Clock
    input reset : Reset
    output io : { flip enq : UInt<1>, flip deq : UInt<1>, flip enqData : SInt<16>, deqData : SInt<16>, full : UInt<1>, empty : UInt<1>}

    wire _mem_WIRE : SInt<16>[2] @[SyncFIFO.scala 17:28]
    _mem_WIRE[0] <= asSInt(UInt<16>("h0")) @[SyncFIFO.scala 17:28]
    _mem_WIRE[1] <= asSInt(UInt<16>("h0")) @[SyncFIFO.scala 17:28]
    reg mem : SInt<16>[2], clock with :
      reset => (reset, _mem_WIRE) @[SyncFIFO.scala 17:20]
    reg readPtr : UInt<2>, clock with :
      reset => (reset, UInt<2>("h0")) @[SyncFIFO.scala 20:24]
    reg writePtr : UInt<2>, clock with :
      reset => (reset, UInt<2>("h0")) @[SyncFIFO.scala 21:25]
    wire isFull : UInt<1>
    isFull <= UInt<1>("h0")
    wire isEmpty : UInt<1>
    isEmpty <= UInt<1>("h0")
    wire deqData : SInt<16>
    deqData <= asSInt(UInt<16>("h0"))
    node _isEmpty_T = eq(readPtr, writePtr) @[SyncFIFO.scala 27:22]
    isEmpty <= _isEmpty_T @[SyncFIFO.scala 27:11]
    node _isFull_T = bits(writePtr, 1, 1) @[SyncFIFO.scala 28:38]
    node _isFull_T_1 = not(_isFull_T) @[SyncFIFO.scala 28:29]
    node _isFull_T_2 = bits(writePtr, 0, 0) @[SyncFIFO.scala 28:60]
    node _isFull_T_3 = cat(_isFull_T_1, _isFull_T_2) @[Cat.scala 33:92]
    node _isFull_T_4 = eq(readPtr, _isFull_T_3) @[SyncFIFO.scala 28:21]
    isFull <= _isFull_T_4 @[SyncFIFO.scala 28:10]
    node _T = eq(isFull, UInt<1>("h0")) @[SyncFIFO.scala 30:18]
    node _T_1 = and(io.enq, _T) @[SyncFIFO.scala 30:15]
    when _T_1 : @[SyncFIFO.scala 30:27]
      node _T_2 = bits(writePtr, 0, 0)
      mem[_T_2] <= io.enqData @[SyncFIFO.scala 31:19]
      node _writePtr_T = add(writePtr, UInt<1>("h1")) @[SyncFIFO.scala 32:26]
      node _writePtr_T_1 = tail(_writePtr_T, 1) @[SyncFIFO.scala 32:26]
      writePtr <= _writePtr_T_1 @[SyncFIFO.scala 32:14]
    node _T_3 = eq(isEmpty, UInt<1>("h0")) @[SyncFIFO.scala 35:18]
    node _T_4 = and(io.deq, _T_3) @[SyncFIFO.scala 35:15]
    when _T_4 : @[SyncFIFO.scala 35:28]
      node _readPtr_T = add(readPtr, UInt<1>("h1")) @[SyncFIFO.scala 36:24]
      node _readPtr_T_1 = tail(_readPtr_T, 1) @[SyncFIFO.scala 36:24]
      readPtr <= _readPtr_T_1 @[SyncFIFO.scala 36:13]
      node _deqData_T = bits(readPtr, 0, 0)
      deqData <= mem[_deqData_T] @[SyncFIFO.scala 37:13]
    io.deqData <= deqData @[SyncFIFO.scala 40:14]
    io.full <= isFull @[SyncFIFO.scala 41:11]
    io.empty <= isEmpty @[SyncFIFO.scala 42:12]

  module SyncFIFO_5 :
    input clock : Clock
    input reset : Reset
    output io : { flip enq : UInt<1>, flip deq : UInt<1>, flip enqData : SInt<16>, deqData : SInt<16>, full : UInt<1>, empty : UInt<1>}

    wire _mem_WIRE : SInt<16>[2] @[SyncFIFO.scala 17:28]
    _mem_WIRE[0] <= asSInt(UInt<16>("h0")) @[SyncFIFO.scala 17:28]
    _mem_WIRE[1] <= asSInt(UInt<16>("h0")) @[SyncFIFO.scala 17:28]
    reg mem : SInt<16>[2], clock with :
      reset => (reset, _mem_WIRE) @[SyncFIFO.scala 17:20]
    reg readPtr : UInt<2>, clock with :
      reset => (reset, UInt<2>("h0")) @[SyncFIFO.scala 20:24]
    reg writePtr : UInt<2>, clock with :
      reset => (reset, UInt<2>("h0")) @[SyncFIFO.scala 21:25]
    wire isFull : UInt<1>
    isFull <= UInt<1>("h0")
    wire isEmpty : UInt<1>
    isEmpty <= UInt<1>("h0")
    wire deqData : SInt<16>
    deqData <= asSInt(UInt<16>("h0"))
    node _isEmpty_T = eq(readPtr, writePtr) @[SyncFIFO.scala 27:22]
    isEmpty <= _isEmpty_T @[SyncFIFO.scala 27:11]
    node _isFull_T = bits(writePtr, 1, 1) @[SyncFIFO.scala 28:38]
    node _isFull_T_1 = not(_isFull_T) @[SyncFIFO.scala 28:29]
    node _isFull_T_2 = bits(writePtr, 0, 0) @[SyncFIFO.scala 28:60]
    node _isFull_T_3 = cat(_isFull_T_1, _isFull_T_2) @[Cat.scala 33:92]
    node _isFull_T_4 = eq(readPtr, _isFull_T_3) @[SyncFIFO.scala 28:21]
    isFull <= _isFull_T_4 @[SyncFIFO.scala 28:10]
    node _T = eq(isFull, UInt<1>("h0")) @[SyncFIFO.scala 30:18]
    node _T_1 = and(io.enq, _T) @[SyncFIFO.scala 30:15]
    when _T_1 : @[SyncFIFO.scala 30:27]
      node _T_2 = bits(writePtr, 0, 0)
      mem[_T_2] <= io.enqData @[SyncFIFO.scala 31:19]
      node _writePtr_T = add(writePtr, UInt<1>("h1")) @[SyncFIFO.scala 32:26]
      node _writePtr_T_1 = tail(_writePtr_T, 1) @[SyncFIFO.scala 32:26]
      writePtr <= _writePtr_T_1 @[SyncFIFO.scala 32:14]
    node _T_3 = eq(isEmpty, UInt<1>("h0")) @[SyncFIFO.scala 35:18]
    node _T_4 = and(io.deq, _T_3) @[SyncFIFO.scala 35:15]
    when _T_4 : @[SyncFIFO.scala 35:28]
      node _readPtr_T = add(readPtr, UInt<1>("h1")) @[SyncFIFO.scala 36:24]
      node _readPtr_T_1 = tail(_readPtr_T, 1) @[SyncFIFO.scala 36:24]
      readPtr <= _readPtr_T_1 @[SyncFIFO.scala 36:13]
      node _deqData_T = bits(readPtr, 0, 0)
      deqData <= mem[_deqData_T] @[SyncFIFO.scala 37:13]
    io.deqData <= deqData @[SyncFIFO.scala 40:14]
    io.full <= isFull @[SyncFIFO.scala 41:11]
    io.empty <= isEmpty @[SyncFIFO.scala 42:12]

  module OutputBuffer :
    input clock : Clock
    input reset : Reset
    output io : { flip ctrl_ob_data_in : UInt<1>, flip data_in : SInt<16>[2], data_out : { flip ready : UInt<1>, valid : UInt<1>, bits : SInt<16>[2]}, ob_empty : UInt<1>}

    inst data_queue_0 of SyncFIFO_4 @[OutputBuffer.scala 16:46]
    data_queue_0.clock <= clock
    data_queue_0.reset <= reset
    inst data_queue_1 of SyncFIFO_5 @[OutputBuffer.scala 16:46]
    data_queue_1.clock <= clock
    data_queue_1.reset <= reset
    wire allEmpty : UInt<1>
    allEmpty <= UInt<1>("h0")
    node _allEmpty_T = and(data_queue_0.io.empty, data_queue_1.io.empty) @[OutputBuffer.scala 19:51]
    allEmpty <= _allEmpty_T @[OutputBuffer.scala 19:12]
    data_queue_0.io.enq <= io.ctrl_ob_data_in @[OutputBuffer.scala 22:26]
    node _data_queue_0_io_deq_T = eq(allEmpty, UInt<1>("h0")) @[OutputBuffer.scala 24:31]
    data_queue_0.io.deq <= _data_queue_0_io_deq_T @[OutputBuffer.scala 24:28]
    data_queue_0.io.enqData <= io.data_in[0] @[OutputBuffer.scala 29:30]
    io.data_out.bits[0] <= data_queue_0.io.deqData @[OutputBuffer.scala 30:25]
    data_queue_1.io.enq <= io.ctrl_ob_data_in @[OutputBuffer.scala 22:26]
    node _data_queue_1_io_deq_T = eq(allEmpty, UInt<1>("h0")) @[OutputBuffer.scala 24:31]
    data_queue_1.io.deq <= _data_queue_1_io_deq_T @[OutputBuffer.scala 24:28]
    data_queue_1.io.enqData <= io.data_in[1] @[OutputBuffer.scala 29:30]
    io.data_out.bits[1] <= data_queue_1.io.deqData @[OutputBuffer.scala 30:25]
    node _io_data_out_valid_T = eq(allEmpty, UInt<1>("h0")) @[OutputBuffer.scala 33:24]
    io.data_out.valid <= _io_data_out_valid_T @[OutputBuffer.scala 33:21]
    io.ob_empty <= allEmpty @[OutputBuffer.scala 34:15]

  module top_M :
    input clock : Clock
    input reset : Reset
    output io : { tpuIO : { in : { flip in_a : { flip ready : UInt<1>, valid : UInt<1>, bits : SInt<4>[2]}, flip in_b : { flip ready : UInt<1>, valid : UInt<1>, bits : SInt<4>[2]}, flip in_c : SInt<16>[2]}, out : { flip ready : UInt<1>, valid : UInt<1>, bits : { out_c : SInt<16>[2]}}}}

    inst sa of SystolicArray @[matu.scala 348:18]
    sa.clock <= clock
    sa.reset <= reset
    inst controller of Controller @[matu.scala 349:26]
    controller.clock <= clock
    controller.reset <= reset
    inst inBuffer_h of InputBuffer @[matu.scala 350:28]
    inBuffer_h.clock <= clock
    inBuffer_h.reset <= reset
    inst inBuffer_v of InputBuffer_1 @[matu.scala 351:27]
    inBuffer_v.clock <= clock
    inBuffer_v.reset <= reset
    inst outBuffer of OutputBuffer @[matu.scala 352:26]
    outBuffer.clock <= clock
    outBuffer.reset <= reset
    inBuffer_h.io.data_in.valid <= io.tpuIO.in.in_a.valid @[matu.scala 354:31]
    inBuffer_h.io.data_in.bits[0] <= io.tpuIO.in.in_a.bits[0] @[matu.scala 355:30]
    inBuffer_h.io.data_in.bits[1] <= io.tpuIO.in.in_a.bits[1] @[matu.scala 355:30]
    inBuffer_h.io.ctrl_ib_data_out <= controller.io.ctrl_ib_data_out @[matu.scala 356:34]
    inBuffer_v.io.data_in.valid <= io.tpuIO.in.in_b.valid @[matu.scala 358:31]
    inBuffer_v.io.data_in.bits[0] <= io.tpuIO.in.in_b.bits[0] @[matu.scala 359:30]
    inBuffer_v.io.data_in.bits[1] <= io.tpuIO.in.in_b.bits[1] @[matu.scala 359:30]
    inBuffer_v.io.ctrl_ib_data_out <= controller.io.ctrl_ib_data_out @[matu.scala 360:34]
    io.tpuIO.in.in_a.ready <= inBuffer_h.io.data_in.ready @[matu.scala 361:26]
    io.tpuIO.in.in_b.ready <= inBuffer_v.io.data_in.ready @[matu.scala 362:26]
    io.tpuIO.out.valid <= outBuffer.io.data_out.valid @[matu.scala 364:22]
    io.tpuIO.out.bits.out_c <= outBuffer.io.data_out.bits @[matu.scala 365:27]
    outBuffer.io.data_out.ready <= io.tpuIO.out.ready @[matu.scala 366:31]
    outBuffer.io.ctrl_ob_data_in <= controller.io.ctrl_ob_data_in @[matu.scala 367:32]
    sa.io.in_a[0] <= inBuffer_h.io.data_out[0] @[matu.scala 369:14]
    sa.io.in_a[1] <= inBuffer_h.io.data_out[1] @[matu.scala 369:14]
    sa.io.in_b[0] <= inBuffer_v.io.data_out[0] @[matu.scala 370:14]
    sa.io.in_b[1] <= inBuffer_v.io.data_out[1] @[matu.scala 370:14]
    sa.io.in_c[0] <= io.tpuIO.in.in_c[0] @[matu.scala 371:14]
    sa.io.in_c[1] <= io.tpuIO.in.in_c[1] @[matu.scala 371:14]
    outBuffer.io.data_in[0] <= sa.io.out_c[0] @[matu.scala 372:24]
    outBuffer.io.data_in[1] <= sa.io.out_c[1] @[matu.scala 372:24]
    sa.io.in_control[0].ctrl_sa_send_data <= controller.io.ctrl_sa_send_data @[matu.scala 373:48]
    sa.io.in_control[1].ctrl_sa_send_data <= controller.io.ctrl_sa_send_data @[matu.scala 373:48]
    controller.io.ibh_data_in_done <= inBuffer_h.io.ib_data_in_done @[matu.scala 375:34]
    controller.io.ibv_data_in_done <= inBuffer_v.io.ib_data_in_done @[matu.scala 376:34]
    controller.io.ob_empty <= outBuffer.io.ob_empty @[matu.scala 377:26]

  module OutputBridge_M :
    input clock : Clock
    input reset : Reset
    output io : { flip in_valid : UInt<1>, out_ready : UInt<1>, flip out_c : SInt<16>[2], flip in_ready : UInt<1>, out_valid : UInt<1>, result : SInt<64>}

    reg out_ptr : UInt<1>, clock with :
      reset => (reset, UInt<1>("h0")) @[matu.scala 102:29]
    reg out_valid_r : UInt<1>, clock with :
      reset => (reset, UInt<1>("h0")) @[matu.scala 103:29]
    reg result_0_0 : SInt<16>, clock with :
      reset => (reset, asSInt(UInt<16>("h0"))) @[matu.scala 104:44]
    reg result_0_1 : SInt<16>, clock with :
      reset => (reset, asSInt(UInt<16>("h0"))) @[matu.scala 104:44]
    reg result_1_0 : SInt<16>, clock with :
      reset => (reset, asSInt(UInt<16>("h0"))) @[matu.scala 104:44]
    reg result_1_1 : SInt<16>, clock with :
      reset => (reset, asSInt(UInt<16>("h0"))) @[matu.scala 104:44]
    node _T = eq(out_ptr, UInt<1>("h0")) @[matu.scala 108:17]
    node _T_1 = and(_T, io.in_valid) @[matu.scala 108:29]
    when _T_1 : @[matu.scala 108:45]
      out_ptr <= UInt<1>("h1") @[matu.scala 109:21]
      out_valid_r <= UInt<1>("h0") @[matu.scala 110:21]
      result_1_0 <= io.out_c[0] @[matu.scala 111:91]
      result_1_1 <= io.out_c[1] @[matu.scala 111:91]
    else :
      node _T_2 = eq(out_ptr, UInt<1>("h1")) @[matu.scala 113:23]
      node _T_3 = and(_T_2, io.in_valid) @[matu.scala 113:34]
      when _T_3 : @[matu.scala 113:49]
        out_ptr <= UInt<1>("h0") @[matu.scala 114:21]
        out_valid_r <= io.in_valid @[matu.scala 115:21]
        result_0_0 <= io.out_c[0] @[matu.scala 116:91]
        result_0_1 <= io.out_c[1] @[matu.scala 116:91]
      else :
        when io.in_ready : @[matu.scala 117:28]
          out_ptr <= UInt<1>("h0") @[matu.scala 118:21]
          out_valid_r <= io.in_valid @[matu.scala 119:21]
          result_0_0 <= io.out_c[0] @[matu.scala 120:94]
          result_0_1 <= io.out_c[1] @[matu.scala 120:94]
          result_1_0 <= io.out_c[0] @[matu.scala 120:94]
          result_1_1 <= io.out_c[1] @[matu.scala 120:94]
    io.out_valid <= out_valid_r @[matu.scala 123:16]
    io.out_ready <= io.in_ready @[matu.scala 124:16]
    node io_result_lo_lo = asUInt(result_0_0) @[Cat.scala 33:92]
    node io_result_lo_hi = asUInt(result_0_1) @[Cat.scala 33:92]
    node io_result_lo = cat(io_result_lo_hi, io_result_lo_lo) @[Cat.scala 33:92]
    node io_result_hi_lo = asUInt(result_1_0) @[Cat.scala 33:92]
    node io_result_hi_hi = asUInt(result_1_1) @[Cat.scala 33:92]
    node io_result_hi = cat(io_result_hi_hi, io_result_hi_lo) @[Cat.scala 33:92]
    node _io_result_T = cat(io_result_hi, io_result_lo) @[Cat.scala 33:92]
    node _io_result_T_1 = asSInt(_io_result_T) @[matu.scala 125:74]
    io.result <= _io_result_T_1 @[matu.scala 125:16]

  module InputBridge_M :
    input clock : Clock
    input reset : Reset
    output io : { flip in_valid : UInt<1>, out_ready : UInt<1>, flip ldIn : SInt<64>, flip in_ready : UInt<1>, out_valid_h : UInt<1>, out_valid_v : UInt<1>, in_a : SInt<4>[2], in_b : SInt<4>[2]}

    reg cnt : UInt<2>, clock with :
      reset => (reset, UInt<2>("h0")) @[matu.scala 276:24]
    reg in_ptr : UInt<1>, clock with :
      reset => (reset, UInt<1>("h0")) @[matu.scala 277:24]
    node _T = eq(in_ptr, UInt<1>("h0")) @[matu.scala 278:16]
    node _T_1 = lt(cnt, UInt<1>("h1")) @[matu.scala 278:35]
    node _T_2 = and(_T, _T_1) @[matu.scala 278:28]
    node _T_3 = and(_T_2, io.in_ready) @[matu.scala 278:41]
    node _T_4 = and(_T_3, io.in_valid) @[matu.scala 278:56]
    when _T_4 : @[matu.scala 278:73]
      node _cnt_T = add(cnt, UInt<1>("h1")) @[matu.scala 279:16]
      node _cnt_T_1 = tail(_cnt_T, 1) @[matu.scala 279:16]
      cnt <= _cnt_T_1 @[matu.scala 279:9]
      node _io_in_a_0_T = bits(io.ldIn, 3, 0) @[matu.scala 280:26]
      node _io_in_a_0_T_1 = asSInt(_io_in_a_0_T) @[matu.scala 280:33]
      io.in_a[0] <= _io_in_a_0_T_1 @[matu.scala 280:16]
      node _io_in_a_1_T = bits(io.ldIn, 7, 4) @[matu.scala 281:26]
      node _io_in_a_1_T_1 = asSInt(_io_in_a_1_T) @[matu.scala 281:33]
      io.in_a[1] <= _io_in_a_1_T_1 @[matu.scala 281:16]
      io.out_valid_h <= io.in_valid @[matu.scala 282:20]
      io.out_valid_v <= UInt<1>("h0") @[matu.scala 283:20]
      io.in_b[0] <= asSInt(UInt<1>("h0")) @[matu.scala 284:16]
      io.in_b[1] <= asSInt(UInt<1>("h0")) @[matu.scala 285:16]
    else :
      node _T_5 = eq(in_ptr, UInt<1>("h0")) @[matu.scala 286:23]
      node _T_6 = eq(cnt, UInt<1>("h1")) @[matu.scala 286:42]
      node _T_7 = and(_T_5, _T_6) @[matu.scala 286:35]
      node _T_8 = and(_T_7, io.in_ready) @[matu.scala 286:50]
      node _T_9 = and(_T_8, io.in_valid) @[matu.scala 286:65]
      when _T_9 : @[matu.scala 286:82]
        in_ptr <= UInt<1>("h1") @[matu.scala 287:16]
        cnt <= UInt<1>("h0") @[matu.scala 288:16]
        io.out_valid_h <= io.in_valid @[matu.scala 289:20]
        io.out_valid_v <= UInt<1>("h0") @[matu.scala 290:20]
        node _io_in_a_0_T_2 = bits(io.ldIn, 3, 0) @[matu.scala 291:26]
        node _io_in_a_0_T_3 = asSInt(_io_in_a_0_T_2) @[matu.scala 291:33]
        io.in_a[0] <= _io_in_a_0_T_3 @[matu.scala 291:16]
        node _io_in_a_1_T_2 = bits(io.ldIn, 7, 4) @[matu.scala 292:26]
        node _io_in_a_1_T_3 = asSInt(_io_in_a_1_T_2) @[matu.scala 292:33]
        io.in_a[1] <= _io_in_a_1_T_3 @[matu.scala 292:16]
        io.in_b[0] <= asSInt(UInt<1>("h0")) @[matu.scala 293:16]
        io.in_b[1] <= asSInt(UInt<1>("h0")) @[matu.scala 294:16]
      else :
        node _T_10 = eq(in_ptr, UInt<1>("h1")) @[matu.scala 295:23]
        node _T_11 = lt(cnt, UInt<1>("h1")) @[matu.scala 295:41]
        node _T_12 = and(_T_10, _T_11) @[matu.scala 295:34]
        node _T_13 = and(_T_12, io.in_ready) @[matu.scala 295:47]
        node _T_14 = and(_T_13, io.in_valid) @[matu.scala 295:62]
        when _T_14 : @[matu.scala 295:79]
          node _cnt_T_2 = add(cnt, UInt<1>("h1")) @[matu.scala 296:16]
          node _cnt_T_3 = tail(_cnt_T_2, 1) @[matu.scala 296:16]
          cnt <= _cnt_T_3 @[matu.scala 296:9]
          io.in_a[0] <= asSInt(UInt<1>("h0")) @[matu.scala 297:16]
          io.in_a[1] <= asSInt(UInt<1>("h0")) @[matu.scala 298:16]
          io.out_valid_h <= UInt<1>("h0") @[matu.scala 299:20]
          io.out_valid_v <= io.in_valid @[matu.scala 300:20]
          node _io_in_b_0_T = bits(io.ldIn, 3, 0) @[matu.scala 301:26]
          node _io_in_b_0_T_1 = asSInt(_io_in_b_0_T) @[matu.scala 301:33]
          io.in_b[0] <= _io_in_b_0_T_1 @[matu.scala 301:16]
          node _io_in_b_1_T = bits(io.ldIn, 7, 4) @[matu.scala 302:26]
          node _io_in_b_1_T_1 = asSInt(_io_in_b_1_T) @[matu.scala 302:33]
          io.in_b[1] <= _io_in_b_1_T_1 @[matu.scala 302:16]
        else :
          node _T_15 = eq(in_ptr, UInt<1>("h1")) @[matu.scala 303:23]
          node _T_16 = eq(cnt, UInt<1>("h1")) @[matu.scala 303:41]
          node _T_17 = and(_T_15, _T_16) @[matu.scala 303:34]
          node _T_18 = and(_T_17, io.in_ready) @[matu.scala 303:49]
          node _T_19 = and(_T_18, io.in_valid) @[matu.scala 303:64]
          when _T_19 : @[matu.scala 303:81]
            in_ptr <= UInt<1>("h0") @[matu.scala 304:16]
            cnt <= UInt<1>("h0") @[matu.scala 305:16]
            io.in_a[0] <= asSInt(UInt<1>("h0")) @[matu.scala 306:16]
            io.in_a[1] <= asSInt(UInt<1>("h0")) @[matu.scala 307:16]
            io.out_valid_h <= UInt<1>("h0") @[matu.scala 308:20]
            io.out_valid_v <= io.in_valid @[matu.scala 309:20]
            node _io_in_b_0_T_2 = bits(io.ldIn, 3, 0) @[matu.scala 310:26]
            node _io_in_b_0_T_3 = asSInt(_io_in_b_0_T_2) @[matu.scala 310:33]
            io.in_b[0] <= _io_in_b_0_T_3 @[matu.scala 310:16]
            node _io_in_b_1_T_2 = bits(io.ldIn, 7, 4) @[matu.scala 311:26]
            node _io_in_b_1_T_3 = asSInt(_io_in_b_1_T_2) @[matu.scala 311:33]
            io.in_b[1] <= _io_in_b_1_T_3 @[matu.scala 311:16]
          else :
            io.out_valid_h <= io.in_valid @[matu.scala 313:20]
            io.out_valid_v <= io.in_valid @[matu.scala 314:20]
            io.in_a[0] <= asSInt(UInt<1>("h0")) @[matu.scala 315:16]
            io.in_a[1] <= asSInt(UInt<1>("h0")) @[matu.scala 316:16]
            io.in_b[0] <= asSInt(UInt<1>("h0")) @[matu.scala 317:16]
            io.in_b[1] <= asSInt(UInt<1>("h0")) @[matu.scala 318:16]
    io.out_ready <= io.in_ready @[matu.scala 320:16]

  module SA_ROB :
    input clock : Clock
    input reset : Reset
    output io : { flip deqptr : UInt<5>[6], ldin : { flip data : UInt<64>[2], flip robIdx : UInt<5>[2], flip fuOptype : UInt<3>[2], flip valid : UInt<1>[2]}, out : { flip ready : UInt<1>, valid : UInt<1>, bits : UInt<64>}}

    wire _data_queue_WIRE : UInt<64>[4] @[matu.scala 145:55]
    _data_queue_WIRE[0] <= UInt<64>("h0") @[matu.scala 145:55]
    _data_queue_WIRE[1] <= UInt<64>("h0") @[matu.scala 145:55]
    _data_queue_WIRE[2] <= UInt<64>("h0") @[matu.scala 145:55]
    _data_queue_WIRE[3] <= UInt<64>("h0") @[matu.scala 145:55]
    wire _data_queue_WIRE_1 : UInt<64>[4] @[matu.scala 145:55]
    _data_queue_WIRE_1[0] <= UInt<64>("h0") @[matu.scala 145:55]
    _data_queue_WIRE_1[1] <= UInt<64>("h0") @[matu.scala 145:55]
    _data_queue_WIRE_1[2] <= UInt<64>("h0") @[matu.scala 145:55]
    _data_queue_WIRE_1[3] <= UInt<64>("h0") @[matu.scala 145:55]
    wire _data_queue_WIRE_2 : UInt<64>[4][2] @[matu.scala 145:35]
    _data_queue_WIRE_2[0] <= _data_queue_WIRE @[matu.scala 145:35]
    _data_queue_WIRE_2[1] <= _data_queue_WIRE_1 @[matu.scala 145:35]
    reg data_queue : UInt<64>[4][2], clock with :
      reset => (reset, _data_queue_WIRE_2) @[matu.scala 145:27]
    wire _data_writePtr_WIRE : UInt<2>[2] @[matu.scala 146:38]
    _data_writePtr_WIRE[0] <= UInt<2>("h0") @[matu.scala 146:38]
    _data_writePtr_WIRE[1] <= UInt<2>("h0") @[matu.scala 146:38]
    reg data_writePtr : UInt<2>[2], clock with :
      reset => (reset, _data_writePtr_WIRE) @[matu.scala 146:30]
    wire _robIdx_queue_WIRE : UInt<5>[4] @[matu.scala 148:49]
    _robIdx_queue_WIRE[0] <= UInt<5>("h0") @[matu.scala 148:49]
    _robIdx_queue_WIRE[1] <= UInt<5>("h0") @[matu.scala 148:49]
    _robIdx_queue_WIRE[2] <= UInt<5>("h0") @[matu.scala 148:49]
    _robIdx_queue_WIRE[3] <= UInt<5>("h0") @[matu.scala 148:49]
    reg robIdx_queue_0 : UInt<5>[4], clock with :
      reset => (reset, _robIdx_queue_WIRE) @[matu.scala 148:41]
    wire _robIdx_queue_WIRE_1 : UInt<5>[4] @[matu.scala 148:49]
    _robIdx_queue_WIRE_1[0] <= UInt<5>("h0") @[matu.scala 148:49]
    _robIdx_queue_WIRE_1[1] <= UInt<5>("h0") @[matu.scala 148:49]
    _robIdx_queue_WIRE_1[2] <= UInt<5>("h0") @[matu.scala 148:49]
    _robIdx_queue_WIRE_1[3] <= UInt<5>("h0") @[matu.scala 148:49]
    reg robIdx_queue_1 : UInt<5>[4], clock with :
      reset => (reset, _robIdx_queue_WIRE_1) @[matu.scala 148:41]
    wire _robIdx_writePtr_WIRE : UInt<2>[2] @[matu.scala 149:40]
    _robIdx_writePtr_WIRE[0] <= UInt<2>("h0") @[matu.scala 149:40]
    _robIdx_writePtr_WIRE[1] <= UInt<2>("h0") @[matu.scala 149:40]
    reg robIdx_writePtr : UInt<2>[2], clock with :
      reset => (reset, _robIdx_writePtr_WIRE) @[matu.scala 149:32]
    wire _valid_queue_WIRE : UInt<1>[4] @[matu.scala 151:48]
    _valid_queue_WIRE[0] <= UInt<1>("h0") @[matu.scala 151:48]
    _valid_queue_WIRE[1] <= UInt<1>("h0") @[matu.scala 151:48]
    _valid_queue_WIRE[2] <= UInt<1>("h0") @[matu.scala 151:48]
    _valid_queue_WIRE[3] <= UInt<1>("h0") @[matu.scala 151:48]
    reg valid_queue_0 : UInt<1>[4], clock with :
      reset => (reset, _valid_queue_WIRE) @[matu.scala 151:40]
    wire _valid_queue_WIRE_1 : UInt<1>[4] @[matu.scala 151:48]
    _valid_queue_WIRE_1[0] <= UInt<1>("h0") @[matu.scala 151:48]
    _valid_queue_WIRE_1[1] <= UInt<1>("h0") @[matu.scala 151:48]
    _valid_queue_WIRE_1[2] <= UInt<1>("h0") @[matu.scala 151:48]
    _valid_queue_WIRE_1[3] <= UInt<1>("h0") @[matu.scala 151:48]
    reg valid_queue_1 : UInt<1>[4], clock with :
      reset => (reset, _valid_queue_WIRE_1) @[matu.scala 151:40]
    wire _valid_writePtr_WIRE : UInt<2>[2] @[matu.scala 152:39]
    _valid_writePtr_WIRE[0] <= UInt<2>("h0") @[matu.scala 152:39]
    _valid_writePtr_WIRE[1] <= UInt<2>("h0") @[matu.scala 152:39]
    reg valid_writePtr : UInt<2>[2], clock with :
      reset => (reset, _valid_writePtr_WIRE) @[matu.scala 152:31]
    wire _deqptrReg_WIRE : UInt<5>[6] @[matu.scala 154:34]
    _deqptrReg_WIRE[0] <= UInt<5>("h0") @[matu.scala 154:34]
    _deqptrReg_WIRE[1] <= UInt<5>("h0") @[matu.scala 154:34]
    _deqptrReg_WIRE[2] <= UInt<5>("h0") @[matu.scala 154:34]
    _deqptrReg_WIRE[3] <= UInt<5>("h0") @[matu.scala 154:34]
    _deqptrReg_WIRE[4] <= UInt<5>("h0") @[matu.scala 154:34]
    _deqptrReg_WIRE[5] <= UInt<5>("h0") @[matu.scala 154:34]
    reg deqptrReg : UInt<5>[6], clock with :
      reset => (reset, _deqptrReg_WIRE) @[matu.scala 154:26]
    wire _MatchVec_WIRE : UInt<1>[6] @[matu.scala 156:66]
    _MatchVec_WIRE[0] <= UInt<1>("h0") @[matu.scala 156:66]
    _MatchVec_WIRE[1] <= UInt<1>("h0") @[matu.scala 156:66]
    _MatchVec_WIRE[2] <= UInt<1>("h0") @[matu.scala 156:66]
    _MatchVec_WIRE[3] <= UInt<1>("h0") @[matu.scala 156:66]
    _MatchVec_WIRE[4] <= UInt<1>("h0") @[matu.scala 156:66]
    _MatchVec_WIRE[5] <= UInt<1>("h0") @[matu.scala 156:66]
    wire _MatchVec_WIRE_1 : UInt<1>[6] @[matu.scala 156:66]
    _MatchVec_WIRE_1[0] <= UInt<1>("h0") @[matu.scala 156:66]
    _MatchVec_WIRE_1[1] <= UInt<1>("h0") @[matu.scala 156:66]
    _MatchVec_WIRE_1[2] <= UInt<1>("h0") @[matu.scala 156:66]
    _MatchVec_WIRE_1[3] <= UInt<1>("h0") @[matu.scala 156:66]
    _MatchVec_WIRE_1[4] <= UInt<1>("h0") @[matu.scala 156:66]
    _MatchVec_WIRE_1[5] <= UInt<1>("h0") @[matu.scala 156:66]
    wire _MatchVec_WIRE_2 : UInt<1>[6] @[matu.scala 156:66]
    _MatchVec_WIRE_2[0] <= UInt<1>("h0") @[matu.scala 156:66]
    _MatchVec_WIRE_2[1] <= UInt<1>("h0") @[matu.scala 156:66]
    _MatchVec_WIRE_2[2] <= UInt<1>("h0") @[matu.scala 156:66]
    _MatchVec_WIRE_2[3] <= UInt<1>("h0") @[matu.scala 156:66]
    _MatchVec_WIRE_2[4] <= UInt<1>("h0") @[matu.scala 156:66]
    _MatchVec_WIRE_2[5] <= UInt<1>("h0") @[matu.scala 156:66]
    wire _MatchVec_WIRE_3 : UInt<1>[6] @[matu.scala 156:66]
    _MatchVec_WIRE_3[0] <= UInt<1>("h0") @[matu.scala 156:66]
    _MatchVec_WIRE_3[1] <= UInt<1>("h0") @[matu.scala 156:66]
    _MatchVec_WIRE_3[2] <= UInt<1>("h0") @[matu.scala 156:66]
    _MatchVec_WIRE_3[3] <= UInt<1>("h0") @[matu.scala 156:66]
    _MatchVec_WIRE_3[4] <= UInt<1>("h0") @[matu.scala 156:66]
    _MatchVec_WIRE_3[5] <= UInt<1>("h0") @[matu.scala 156:66]
    wire _MatchVec_WIRE_4 : UInt<1>[6][4] @[matu.scala 156:46]
    _MatchVec_WIRE_4[0] <= _MatchVec_WIRE @[matu.scala 156:46]
    _MatchVec_WIRE_4[1] <= _MatchVec_WIRE_1 @[matu.scala 156:46]
    _MatchVec_WIRE_4[2] <= _MatchVec_WIRE_2 @[matu.scala 156:46]
    _MatchVec_WIRE_4[3] <= _MatchVec_WIRE_3 @[matu.scala 156:46]
    wire MatchVec_0 : UInt<1>[6][4]
    MatchVec_0 <= _MatchVec_WIRE_4
    wire _MatchVec_WIRE_5 : UInt<1>[6] @[matu.scala 156:66]
    _MatchVec_WIRE_5[0] <= UInt<1>("h0") @[matu.scala 156:66]
    _MatchVec_WIRE_5[1] <= UInt<1>("h0") @[matu.scala 156:66]
    _MatchVec_WIRE_5[2] <= UInt<1>("h0") @[matu.scala 156:66]
    _MatchVec_WIRE_5[3] <= UInt<1>("h0") @[matu.scala 156:66]
    _MatchVec_WIRE_5[4] <= UInt<1>("h0") @[matu.scala 156:66]
    _MatchVec_WIRE_5[5] <= UInt<1>("h0") @[matu.scala 156:66]
    wire _MatchVec_WIRE_6 : UInt<1>[6] @[matu.scala 156:66]
    _MatchVec_WIRE_6[0] <= UInt<1>("h0") @[matu.scala 156:66]
    _MatchVec_WIRE_6[1] <= UInt<1>("h0") @[matu.scala 156:66]
    _MatchVec_WIRE_6[2] <= UInt<1>("h0") @[matu.scala 156:66]
    _MatchVec_WIRE_6[3] <= UInt<1>("h0") @[matu.scala 156:66]
    _MatchVec_WIRE_6[4] <= UInt<1>("h0") @[matu.scala 156:66]
    _MatchVec_WIRE_6[5] <= UInt<1>("h0") @[matu.scala 156:66]
    wire _MatchVec_WIRE_7 : UInt<1>[6] @[matu.scala 156:66]
    _MatchVec_WIRE_7[0] <= UInt<1>("h0") @[matu.scala 156:66]
    _MatchVec_WIRE_7[1] <= UInt<1>("h0") @[matu.scala 156:66]
    _MatchVec_WIRE_7[2] <= UInt<1>("h0") @[matu.scala 156:66]
    _MatchVec_WIRE_7[3] <= UInt<1>("h0") @[matu.scala 156:66]
    _MatchVec_WIRE_7[4] <= UInt<1>("h0") @[matu.scala 156:66]
    _MatchVec_WIRE_7[5] <= UInt<1>("h0") @[matu.scala 156:66]
    wire _MatchVec_WIRE_8 : UInt<1>[6] @[matu.scala 156:66]
    _MatchVec_WIRE_8[0] <= UInt<1>("h0") @[matu.scala 156:66]
    _MatchVec_WIRE_8[1] <= UInt<1>("h0") @[matu.scala 156:66]
    _MatchVec_WIRE_8[2] <= UInt<1>("h0") @[matu.scala 156:66]
    _MatchVec_WIRE_8[3] <= UInt<1>("h0") @[matu.scala 156:66]
    _MatchVec_WIRE_8[4] <= UInt<1>("h0") @[matu.scala 156:66]
    _MatchVec_WIRE_8[5] <= UInt<1>("h0") @[matu.scala 156:66]
    wire _MatchVec_WIRE_9 : UInt<1>[6][4] @[matu.scala 156:46]
    _MatchVec_WIRE_9[0] <= _MatchVec_WIRE_5 @[matu.scala 156:46]
    _MatchVec_WIRE_9[1] <= _MatchVec_WIRE_6 @[matu.scala 156:46]
    _MatchVec_WIRE_9[2] <= _MatchVec_WIRE_7 @[matu.scala 156:46]
    _MatchVec_WIRE_9[3] <= _MatchVec_WIRE_8 @[matu.scala 156:46]
    wire MatchVec_1 : UInt<1>[6][4]
    MatchVec_1 <= _MatchVec_WIRE_9
    wire _MatchVec_lastCycle_WIRE : UInt<6>[4] @[matu.scala 157:63]
    _MatchVec_lastCycle_WIRE[0] <= UInt<6>("h0") @[matu.scala 157:63]
    _MatchVec_lastCycle_WIRE[1] <= UInt<6>("h0") @[matu.scala 157:63]
    _MatchVec_lastCycle_WIRE[2] <= UInt<6>("h0") @[matu.scala 157:63]
    _MatchVec_lastCycle_WIRE[3] <= UInt<6>("h0") @[matu.scala 157:63]
    wire _MatchVec_lastCycle_WIRE_1 : UInt<6>[4] @[matu.scala 157:63]
    _MatchVec_lastCycle_WIRE_1[0] <= UInt<6>("h0") @[matu.scala 157:63]
    _MatchVec_lastCycle_WIRE_1[1] <= UInt<6>("h0") @[matu.scala 157:63]
    _MatchVec_lastCycle_WIRE_1[2] <= UInt<6>("h0") @[matu.scala 157:63]
    _MatchVec_lastCycle_WIRE_1[3] <= UInt<6>("h0") @[matu.scala 157:63]
    wire _MatchVec_lastCycle_WIRE_2 : UInt<6>[4][2] @[matu.scala 157:43]
    _MatchVec_lastCycle_WIRE_2[0] <= _MatchVec_lastCycle_WIRE @[matu.scala 157:43]
    _MatchVec_lastCycle_WIRE_2[1] <= _MatchVec_lastCycle_WIRE_1 @[matu.scala 157:43]
    reg MatchVec_lastCycle : UInt<6>[4][2], clock with :
      reset => (reset, _MatchVec_lastCycle_WIRE_2) @[matu.scala 157:35]
    wire _MatchVecUInt_WIRE : UInt<12>[4] @[matu.scala 158:57]
    _MatchVecUInt_WIRE[0] <= UInt<12>("h0") @[matu.scala 158:57]
    _MatchVecUInt_WIRE[1] <= UInt<12>("h0") @[matu.scala 158:57]
    _MatchVecUInt_WIRE[2] <= UInt<12>("h0") @[matu.scala 158:57]
    _MatchVecUInt_WIRE[3] <= UInt<12>("h0") @[matu.scala 158:57]
    wire _MatchVecUInt_WIRE_1 : UInt<12>[4] @[matu.scala 158:57]
    _MatchVecUInt_WIRE_1[0] <= UInt<12>("h0") @[matu.scala 158:57]
    _MatchVecUInt_WIRE_1[1] <= UInt<12>("h0") @[matu.scala 158:57]
    _MatchVecUInt_WIRE_1[2] <= UInt<12>("h0") @[matu.scala 158:57]
    _MatchVecUInt_WIRE_1[3] <= UInt<12>("h0") @[matu.scala 158:57]
    wire _MatchVecUInt_WIRE_2 : UInt<12>[4][2] @[matu.scala 158:37]
    _MatchVecUInt_WIRE_2[0] <= _MatchVecUInt_WIRE @[matu.scala 158:37]
    _MatchVecUInt_WIRE_2[1] <= _MatchVecUInt_WIRE_1 @[matu.scala 158:37]
    reg MatchVecUInt : UInt<12>[4][2], clock with :
      reset => (reset, _MatchVecUInt_WIRE_2) @[matu.scala 158:29]
    wire _MatchVecMask_WIRE : UInt<12>[4] @[matu.scala 159:58]
    _MatchVecMask_WIRE[0] <= UInt<12>("hfff") @[matu.scala 159:58]
    _MatchVecMask_WIRE[1] <= UInt<12>("hfff") @[matu.scala 159:58]
    _MatchVecMask_WIRE[2] <= UInt<12>("hfff") @[matu.scala 159:58]
    _MatchVecMask_WIRE[3] <= UInt<12>("hfff") @[matu.scala 159:58]
    wire _MatchVecMask_WIRE_1 : UInt<12>[4] @[matu.scala 159:58]
    _MatchVecMask_WIRE_1[0] <= UInt<12>("hfff") @[matu.scala 159:58]
    _MatchVecMask_WIRE_1[1] <= UInt<12>("hfff") @[matu.scala 159:58]
    _MatchVecMask_WIRE_1[2] <= UInt<12>("hfff") @[matu.scala 159:58]
    _MatchVecMask_WIRE_1[3] <= UInt<12>("hfff") @[matu.scala 159:58]
    wire _MatchVecMask_WIRE_2 : UInt<12>[4][2] @[matu.scala 159:38]
    _MatchVecMask_WIRE_2[0] <= _MatchVecMask_WIRE @[matu.scala 159:38]
    _MatchVecMask_WIRE_2[1] <= _MatchVecMask_WIRE_1 @[matu.scala 159:38]
    wire MatchVecMask : UInt<12>[4][2]
    MatchVecMask <= _MatchVecMask_WIRE_2
    wire deqData : UInt<64>
    deqData <= UInt<64>("h0")
    deqptrReg[0] <= io.deqptr[0] @[matu.scala 163:13]
    deqptrReg[1] <= io.deqptr[1] @[matu.scala 163:13]
    deqptrReg[2] <= io.deqptr[2] @[matu.scala 163:13]
    deqptrReg[3] <= io.deqptr[3] @[matu.scala 163:13]
    deqptrReg[4] <= io.deqptr[4] @[matu.scala 163:13]
    deqptrReg[5] <= io.deqptr[5] @[matu.scala 163:13]
    MatchVec_lastCycle <= MatchVecUInt @[matu.scala 164:22]
    node _T = eq(io.ldin.fuOptype[0], UInt<3>("h7")) @[matu.scala 168:31]
    node _T_1 = eq(io.ldin.valid[0], UInt<1>("h1")) @[matu.scala 168:61]
    node _T_2 = and(_T, _T_1) @[matu.scala 168:40]
    when _T_2 : @[matu.scala 168:73]
      node _data_writePtr_0_T = add(data_writePtr[0], UInt<1>("h1")) @[matu.scala 169:44]
      node _data_writePtr_0_T_1 = tail(_data_writePtr_0_T, 1) @[matu.scala 169:44]
      data_writePtr[0] <= _data_writePtr_0_T_1 @[matu.scala 169:24]
      data_queue[0][data_writePtr[0]] <= io.ldin.data[0] @[matu.scala 170:38]
      node _robIdx_writePtr_0_T = add(robIdx_writePtr[0], UInt<1>("h1")) @[matu.scala 172:48]
      node _robIdx_writePtr_0_T_1 = tail(_robIdx_writePtr_0_T, 1) @[matu.scala 172:48]
      robIdx_writePtr[0] <= _robIdx_writePtr_0_T_1 @[matu.scala 172:26]
      robIdx_queue_0[robIdx_writePtr[0]] <= io.ldin.robIdx[0] @[matu.scala 173:43]
      node _valid_writePtr_0_T = add(valid_writePtr[0], UInt<1>("h1")) @[matu.scala 175:46]
      node _valid_writePtr_0_T_1 = tail(_valid_writePtr_0_T, 1) @[matu.scala 175:46]
      valid_writePtr[0] <= _valid_writePtr_0_T_1 @[matu.scala 175:25]
      valid_queue_0[valid_writePtr[0]] <= io.ldin.valid[0] @[matu.scala 176:41]
    node _T_3 = eq(io.ldin.fuOptype[1], UInt<3>("h7")) @[matu.scala 168:31]
    node _T_4 = eq(io.ldin.valid[1], UInt<1>("h1")) @[matu.scala 168:61]
    node _T_5 = and(_T_3, _T_4) @[matu.scala 168:40]
    when _T_5 : @[matu.scala 168:73]
      node _data_writePtr_1_T = add(data_writePtr[1], UInt<1>("h1")) @[matu.scala 169:44]
      node _data_writePtr_1_T_1 = tail(_data_writePtr_1_T, 1) @[matu.scala 169:44]
      data_writePtr[1] <= _data_writePtr_1_T_1 @[matu.scala 169:24]
      data_queue[1][data_writePtr[1]] <= io.ldin.data[1] @[matu.scala 170:38]
      node _robIdx_writePtr_1_T = add(robIdx_writePtr[1], UInt<1>("h1")) @[matu.scala 172:48]
      node _robIdx_writePtr_1_T_1 = tail(_robIdx_writePtr_1_T, 1) @[matu.scala 172:48]
      robIdx_writePtr[1] <= _robIdx_writePtr_1_T_1 @[matu.scala 172:26]
      robIdx_queue_1[robIdx_writePtr[1]] <= io.ldin.robIdx[1] @[matu.scala 173:43]
      node _valid_writePtr_1_T = add(valid_writePtr[1], UInt<1>("h1")) @[matu.scala 175:46]
      node _valid_writePtr_1_T_1 = tail(_valid_writePtr_1_T, 1) @[matu.scala 175:46]
      valid_writePtr[1] <= _valid_writePtr_1_T_1 @[matu.scala 175:25]
      valid_queue_1[valid_writePtr[1]] <= io.ldin.valid[1] @[matu.scala 176:41]
    node _T_6 = eq(robIdx_queue_0[0], deqptrReg[0]) @[matu.scala 183:56]
    node _T_7 = and(valid_queue_0[0], _T_6) @[matu.scala 183:33]
    when _T_7 : @[matu.scala 183:75]
      MatchVec_0[0][0] <= UInt<1>("h1") @[matu.scala 184:29]
    node _T_8 = eq(robIdx_queue_0[0], deqptrReg[1]) @[matu.scala 183:56]
    node _T_9 = and(valid_queue_0[0], _T_8) @[matu.scala 183:33]
    when _T_9 : @[matu.scala 183:75]
      MatchVec_0[0][1] <= UInt<1>("h1") @[matu.scala 184:29]
    node _T_10 = eq(robIdx_queue_0[0], deqptrReg[2]) @[matu.scala 183:56]
    node _T_11 = and(valid_queue_0[0], _T_10) @[matu.scala 183:33]
    when _T_11 : @[matu.scala 183:75]
      MatchVec_0[0][2] <= UInt<1>("h1") @[matu.scala 184:29]
    node _T_12 = eq(robIdx_queue_0[0], deqptrReg[3]) @[matu.scala 183:56]
    node _T_13 = and(valid_queue_0[0], _T_12) @[matu.scala 183:33]
    when _T_13 : @[matu.scala 183:75]
      MatchVec_0[0][3] <= UInt<1>("h1") @[matu.scala 184:29]
    node _T_14 = eq(robIdx_queue_0[0], deqptrReg[4]) @[matu.scala 183:56]
    node _T_15 = and(valid_queue_0[0], _T_14) @[matu.scala 183:33]
    when _T_15 : @[matu.scala 183:75]
      MatchVec_0[0][4] <= UInt<1>("h1") @[matu.scala 184:29]
    node _T_16 = eq(robIdx_queue_0[0], deqptrReg[5]) @[matu.scala 183:56]
    node _T_17 = and(valid_queue_0[0], _T_16) @[matu.scala 183:33]
    when _T_17 : @[matu.scala 183:75]
      MatchVec_0[0][5] <= UInt<1>("h1") @[matu.scala 184:29]
    node _T_18 = eq(robIdx_queue_0[1], deqptrReg[0]) @[matu.scala 183:56]
    node _T_19 = and(valid_queue_0[1], _T_18) @[matu.scala 183:33]
    when _T_19 : @[matu.scala 183:75]
      MatchVec_0[1][0] <= UInt<1>("h1") @[matu.scala 184:29]
    node _T_20 = eq(robIdx_queue_0[1], deqptrReg[1]) @[matu.scala 183:56]
    node _T_21 = and(valid_queue_0[1], _T_20) @[matu.scala 183:33]
    when _T_21 : @[matu.scala 183:75]
      MatchVec_0[1][1] <= UInt<1>("h1") @[matu.scala 184:29]
    node _T_22 = eq(robIdx_queue_0[1], deqptrReg[2]) @[matu.scala 183:56]
    node _T_23 = and(valid_queue_0[1], _T_22) @[matu.scala 183:33]
    when _T_23 : @[matu.scala 183:75]
      MatchVec_0[1][2] <= UInt<1>("h1") @[matu.scala 184:29]
    node _T_24 = eq(robIdx_queue_0[1], deqptrReg[3]) @[matu.scala 183:56]
    node _T_25 = and(valid_queue_0[1], _T_24) @[matu.scala 183:33]
    when _T_25 : @[matu.scala 183:75]
      MatchVec_0[1][3] <= UInt<1>("h1") @[matu.scala 184:29]
    node _T_26 = eq(robIdx_queue_0[1], deqptrReg[4]) @[matu.scala 183:56]
    node _T_27 = and(valid_queue_0[1], _T_26) @[matu.scala 183:33]
    when _T_27 : @[matu.scala 183:75]
      MatchVec_0[1][4] <= UInt<1>("h1") @[matu.scala 184:29]
    node _T_28 = eq(robIdx_queue_0[1], deqptrReg[5]) @[matu.scala 183:56]
    node _T_29 = and(valid_queue_0[1], _T_28) @[matu.scala 183:33]
    when _T_29 : @[matu.scala 183:75]
      MatchVec_0[1][5] <= UInt<1>("h1") @[matu.scala 184:29]
    node _T_30 = eq(robIdx_queue_0[2], deqptrReg[0]) @[matu.scala 183:56]
    node _T_31 = and(valid_queue_0[2], _T_30) @[matu.scala 183:33]
    when _T_31 : @[matu.scala 183:75]
      MatchVec_0[2][0] <= UInt<1>("h1") @[matu.scala 184:29]
    node _T_32 = eq(robIdx_queue_0[2], deqptrReg[1]) @[matu.scala 183:56]
    node _T_33 = and(valid_queue_0[2], _T_32) @[matu.scala 183:33]
    when _T_33 : @[matu.scala 183:75]
      MatchVec_0[2][1] <= UInt<1>("h1") @[matu.scala 184:29]
    node _T_34 = eq(robIdx_queue_0[2], deqptrReg[2]) @[matu.scala 183:56]
    node _T_35 = and(valid_queue_0[2], _T_34) @[matu.scala 183:33]
    when _T_35 : @[matu.scala 183:75]
      MatchVec_0[2][2] <= UInt<1>("h1") @[matu.scala 184:29]
    node _T_36 = eq(robIdx_queue_0[2], deqptrReg[3]) @[matu.scala 183:56]
    node _T_37 = and(valid_queue_0[2], _T_36) @[matu.scala 183:33]
    when _T_37 : @[matu.scala 183:75]
      MatchVec_0[2][3] <= UInt<1>("h1") @[matu.scala 184:29]
    node _T_38 = eq(robIdx_queue_0[2], deqptrReg[4]) @[matu.scala 183:56]
    node _T_39 = and(valid_queue_0[2], _T_38) @[matu.scala 183:33]
    when _T_39 : @[matu.scala 183:75]
      MatchVec_0[2][4] <= UInt<1>("h1") @[matu.scala 184:29]
    node _T_40 = eq(robIdx_queue_0[2], deqptrReg[5]) @[matu.scala 183:56]
    node _T_41 = and(valid_queue_0[2], _T_40) @[matu.scala 183:33]
    when _T_41 : @[matu.scala 183:75]
      MatchVec_0[2][5] <= UInt<1>("h1") @[matu.scala 184:29]
    node _T_42 = eq(robIdx_queue_0[3], deqptrReg[0]) @[matu.scala 183:56]
    node _T_43 = and(valid_queue_0[3], _T_42) @[matu.scala 183:33]
    when _T_43 : @[matu.scala 183:75]
      MatchVec_0[3][0] <= UInt<1>("h1") @[matu.scala 184:29]
    node _T_44 = eq(robIdx_queue_0[3], deqptrReg[1]) @[matu.scala 183:56]
    node _T_45 = and(valid_queue_0[3], _T_44) @[matu.scala 183:33]
    when _T_45 : @[matu.scala 183:75]
      MatchVec_0[3][1] <= UInt<1>("h1") @[matu.scala 184:29]
    node _T_46 = eq(robIdx_queue_0[3], deqptrReg[2]) @[matu.scala 183:56]
    node _T_47 = and(valid_queue_0[3], _T_46) @[matu.scala 183:33]
    when _T_47 : @[matu.scala 183:75]
      MatchVec_0[3][2] <= UInt<1>("h1") @[matu.scala 184:29]
    node _T_48 = eq(robIdx_queue_0[3], deqptrReg[3]) @[matu.scala 183:56]
    node _T_49 = and(valid_queue_0[3], _T_48) @[matu.scala 183:33]
    when _T_49 : @[matu.scala 183:75]
      MatchVec_0[3][3] <= UInt<1>("h1") @[matu.scala 184:29]
    node _T_50 = eq(robIdx_queue_0[3], deqptrReg[4]) @[matu.scala 183:56]
    node _T_51 = and(valid_queue_0[3], _T_50) @[matu.scala 183:33]
    when _T_51 : @[matu.scala 183:75]
      MatchVec_0[3][4] <= UInt<1>("h1") @[matu.scala 184:29]
    node _T_52 = eq(robIdx_queue_0[3], deqptrReg[5]) @[matu.scala 183:56]
    node _T_53 = and(valid_queue_0[3], _T_52) @[matu.scala 183:33]
    when _T_53 : @[matu.scala 183:75]
      MatchVec_0[3][5] <= UInt<1>("h1") @[matu.scala 184:29]
    node _T_54 = eq(robIdx_queue_1[0], deqptrReg[0]) @[matu.scala 183:56]
    node _T_55 = and(valid_queue_1[0], _T_54) @[matu.scala 183:33]
    when _T_55 : @[matu.scala 183:75]
      MatchVec_1[0][0] <= UInt<1>("h1") @[matu.scala 184:29]
    node _T_56 = eq(robIdx_queue_1[0], deqptrReg[1]) @[matu.scala 183:56]
    node _T_57 = and(valid_queue_1[0], _T_56) @[matu.scala 183:33]
    when _T_57 : @[matu.scala 183:75]
      MatchVec_1[0][1] <= UInt<1>("h1") @[matu.scala 184:29]
    node _T_58 = eq(robIdx_queue_1[0], deqptrReg[2]) @[matu.scala 183:56]
    node _T_59 = and(valid_queue_1[0], _T_58) @[matu.scala 183:33]
    when _T_59 : @[matu.scala 183:75]
      MatchVec_1[0][2] <= UInt<1>("h1") @[matu.scala 184:29]
    node _T_60 = eq(robIdx_queue_1[0], deqptrReg[3]) @[matu.scala 183:56]
    node _T_61 = and(valid_queue_1[0], _T_60) @[matu.scala 183:33]
    when _T_61 : @[matu.scala 183:75]
      MatchVec_1[0][3] <= UInt<1>("h1") @[matu.scala 184:29]
    node _T_62 = eq(robIdx_queue_1[0], deqptrReg[4]) @[matu.scala 183:56]
    node _T_63 = and(valid_queue_1[0], _T_62) @[matu.scala 183:33]
    when _T_63 : @[matu.scala 183:75]
      MatchVec_1[0][4] <= UInt<1>("h1") @[matu.scala 184:29]
    node _T_64 = eq(robIdx_queue_1[0], deqptrReg[5]) @[matu.scala 183:56]
    node _T_65 = and(valid_queue_1[0], _T_64) @[matu.scala 183:33]
    when _T_65 : @[matu.scala 183:75]
      MatchVec_1[0][5] <= UInt<1>("h1") @[matu.scala 184:29]
    node _T_66 = eq(robIdx_queue_1[1], deqptrReg[0]) @[matu.scala 183:56]
    node _T_67 = and(valid_queue_1[1], _T_66) @[matu.scala 183:33]
    when _T_67 : @[matu.scala 183:75]
      MatchVec_1[1][0] <= UInt<1>("h1") @[matu.scala 184:29]
    node _T_68 = eq(robIdx_queue_1[1], deqptrReg[1]) @[matu.scala 183:56]
    node _T_69 = and(valid_queue_1[1], _T_68) @[matu.scala 183:33]
    when _T_69 : @[matu.scala 183:75]
      MatchVec_1[1][1] <= UInt<1>("h1") @[matu.scala 184:29]
    node _T_70 = eq(robIdx_queue_1[1], deqptrReg[2]) @[matu.scala 183:56]
    node _T_71 = and(valid_queue_1[1], _T_70) @[matu.scala 183:33]
    when _T_71 : @[matu.scala 183:75]
      MatchVec_1[1][2] <= UInt<1>("h1") @[matu.scala 184:29]
    node _T_72 = eq(robIdx_queue_1[1], deqptrReg[3]) @[matu.scala 183:56]
    node _T_73 = and(valid_queue_1[1], _T_72) @[matu.scala 183:33]
    when _T_73 : @[matu.scala 183:75]
      MatchVec_1[1][3] <= UInt<1>("h1") @[matu.scala 184:29]
    node _T_74 = eq(robIdx_queue_1[1], deqptrReg[4]) @[matu.scala 183:56]
    node _T_75 = and(valid_queue_1[1], _T_74) @[matu.scala 183:33]
    when _T_75 : @[matu.scala 183:75]
      MatchVec_1[1][4] <= UInt<1>("h1") @[matu.scala 184:29]
    node _T_76 = eq(robIdx_queue_1[1], deqptrReg[5]) @[matu.scala 183:56]
    node _T_77 = and(valid_queue_1[1], _T_76) @[matu.scala 183:33]
    when _T_77 : @[matu.scala 183:75]
      MatchVec_1[1][5] <= UInt<1>("h1") @[matu.scala 184:29]
    node _T_78 = eq(robIdx_queue_1[2], deqptrReg[0]) @[matu.scala 183:56]
    node _T_79 = and(valid_queue_1[2], _T_78) @[matu.scala 183:33]
    when _T_79 : @[matu.scala 183:75]
      MatchVec_1[2][0] <= UInt<1>("h1") @[matu.scala 184:29]
    node _T_80 = eq(robIdx_queue_1[2], deqptrReg[1]) @[matu.scala 183:56]
    node _T_81 = and(valid_queue_1[2], _T_80) @[matu.scala 183:33]
    when _T_81 : @[matu.scala 183:75]
      MatchVec_1[2][1] <= UInt<1>("h1") @[matu.scala 184:29]
    node _T_82 = eq(robIdx_queue_1[2], deqptrReg[2]) @[matu.scala 183:56]
    node _T_83 = and(valid_queue_1[2], _T_82) @[matu.scala 183:33]
    when _T_83 : @[matu.scala 183:75]
      MatchVec_1[2][2] <= UInt<1>("h1") @[matu.scala 184:29]
    node _T_84 = eq(robIdx_queue_1[2], deqptrReg[3]) @[matu.scala 183:56]
    node _T_85 = and(valid_queue_1[2], _T_84) @[matu.scala 183:33]
    when _T_85 : @[matu.scala 183:75]
      MatchVec_1[2][3] <= UInt<1>("h1") @[matu.scala 184:29]
    node _T_86 = eq(robIdx_queue_1[2], deqptrReg[4]) @[matu.scala 183:56]
    node _T_87 = and(valid_queue_1[2], _T_86) @[matu.scala 183:33]
    when _T_87 : @[matu.scala 183:75]
      MatchVec_1[2][4] <= UInt<1>("h1") @[matu.scala 184:29]
    node _T_88 = eq(robIdx_queue_1[2], deqptrReg[5]) @[matu.scala 183:56]
    node _T_89 = and(valid_queue_1[2], _T_88) @[matu.scala 183:33]
    when _T_89 : @[matu.scala 183:75]
      MatchVec_1[2][5] <= UInt<1>("h1") @[matu.scala 184:29]
    node _T_90 = eq(robIdx_queue_1[3], deqptrReg[0]) @[matu.scala 183:56]
    node _T_91 = and(valid_queue_1[3], _T_90) @[matu.scala 183:33]
    when _T_91 : @[matu.scala 183:75]
      MatchVec_1[3][0] <= UInt<1>("h1") @[matu.scala 184:29]
    node _T_92 = eq(robIdx_queue_1[3], deqptrReg[1]) @[matu.scala 183:56]
    node _T_93 = and(valid_queue_1[3], _T_92) @[matu.scala 183:33]
    when _T_93 : @[matu.scala 183:75]
      MatchVec_1[3][1] <= UInt<1>("h1") @[matu.scala 184:29]
    node _T_94 = eq(robIdx_queue_1[3], deqptrReg[2]) @[matu.scala 183:56]
    node _T_95 = and(valid_queue_1[3], _T_94) @[matu.scala 183:33]
    when _T_95 : @[matu.scala 183:75]
      MatchVec_1[3][2] <= UInt<1>("h1") @[matu.scala 184:29]
    node _T_96 = eq(robIdx_queue_1[3], deqptrReg[3]) @[matu.scala 183:56]
    node _T_97 = and(valid_queue_1[3], _T_96) @[matu.scala 183:33]
    when _T_97 : @[matu.scala 183:75]
      MatchVec_1[3][3] <= UInt<1>("h1") @[matu.scala 184:29]
    node _T_98 = eq(robIdx_queue_1[3], deqptrReg[4]) @[matu.scala 183:56]
    node _T_99 = and(valid_queue_1[3], _T_98) @[matu.scala 183:33]
    when _T_99 : @[matu.scala 183:75]
      MatchVec_1[3][4] <= UInt<1>("h1") @[matu.scala 184:29]
    node _T_100 = eq(robIdx_queue_1[3], deqptrReg[5]) @[matu.scala 183:56]
    node _T_101 = and(valid_queue_1[3], _T_100) @[matu.scala 183:33]
    when _T_101 : @[matu.scala 183:75]
      MatchVec_1[3][5] <= UInt<1>("h1") @[matu.scala 184:29]
    wire minMask : UInt<12> @[matu.scala 190:21]
    wire minMask_0 : UInt<12> @[matu.scala 191:23]
    wire minMask_1 : UInt<12> @[matu.scala 192:23]
    wire minMask_0_0_1 : UInt<12> @[matu.scala 193:27]
    wire minMask_0_2_3 : UInt<12> @[matu.scala 194:27]
    wire minMask_1_0_1 : UInt<12> @[matu.scala 195:27]
    wire minMask_1_2_3 : UInt<12> @[matu.scala 196:27]
    wire minIndex_i : UInt<1>
    minIndex_i <= UInt<1>("h0")
    wire minIndex_j : UInt<2>
    minIndex_j <= UInt<2>("h0")
    reg maxMatch : UInt<12>, clock with :
      reset => (reset, UInt<12>("h0")) @[matu.scala 200:25]
    wire maxMatch_0 : UInt<12> @[matu.scala 201:24]
    wire maxMatch_1 : UInt<12> @[matu.scala 202:24]
    wire maxMatch_0_0_1 : UInt<12> @[matu.scala 203:28]
    wire maxMatch_0_2_3 : UInt<12> @[matu.scala 204:28]
    wire maxMatch_1_0_1 : UInt<12> @[matu.scala 205:28]
    wire maxMatch_1_2_3 : UInt<12> @[matu.scala 206:28]
    node _minMask_0_0_1_T = gt(MatchVecMask[0][0], MatchVecMask[0][1]) @[matu.scala 208:43]
    node _minMask_0_0_1_T_1 = mux(_minMask_0_0_1_T, MatchVecMask[0][1], MatchVecMask[0][0]) @[matu.scala 208:23]
    minMask_0_0_1 <= _minMask_0_0_1_T_1 @[matu.scala 208:17]
    node _minMask_0_2_3_T = gt(MatchVecMask[0][2], MatchVecMask[0][3]) @[matu.scala 209:43]
    node _minMask_0_2_3_T_1 = mux(_minMask_0_2_3_T, MatchVecMask[0][3], MatchVecMask[0][2]) @[matu.scala 209:23]
    minMask_0_2_3 <= _minMask_0_2_3_T_1 @[matu.scala 209:17]
    node _minMask_0_T = gt(minMask_0_0_1, minMask_0_2_3) @[matu.scala 210:34]
    node _minMask_0_T_1 = mux(_minMask_0_T, minMask_0_2_3, minMask_0_0_1) @[matu.scala 210:19]
    minMask_0 <= _minMask_0_T_1 @[matu.scala 210:13]
    node _minMask_1_0_1_T = gt(MatchVecMask[1][0], MatchVecMask[1][1]) @[matu.scala 212:43]
    node _minMask_1_0_1_T_1 = mux(_minMask_1_0_1_T, MatchVecMask[1][1], MatchVecMask[1][0]) @[matu.scala 212:23]
    minMask_1_0_1 <= _minMask_1_0_1_T_1 @[matu.scala 212:17]
    node _minMask_1_2_3_T = gt(MatchVecMask[1][2], MatchVecMask[1][3]) @[matu.scala 213:43]
    node _minMask_1_2_3_T_1 = mux(_minMask_1_2_3_T, MatchVecMask[1][3], MatchVecMask[1][2]) @[matu.scala 213:23]
    minMask_1_2_3 <= _minMask_1_2_3_T_1 @[matu.scala 213:17]
    node _minMask_1_T = gt(minMask_1_0_1, minMask_1_2_3) @[matu.scala 214:34]
    node _minMask_1_T_1 = mux(_minMask_1_T, minMask_1_2_3, minMask_1_0_1) @[matu.scala 214:19]
    minMask_1 <= _minMask_1_T_1 @[matu.scala 214:13]
    node _minMask_T = gt(minMask_0, minMask_1) @[matu.scala 216:28]
    node _minMask_T_1 = mux(_minMask_T, minMask_1, minMask_0) @[matu.scala 216:17]
    minMask <= _minMask_T_1 @[matu.scala 216:11]
    node _maxMatch_0_0_1_T = lt(MatchVecUInt[0][0], MatchVecUInt[0][1]) @[matu.scala 218:44]
    node _maxMatch_0_0_1_T_1 = mux(_maxMatch_0_0_1_T, MatchVecUInt[0][1], MatchVecUInt[0][0]) @[matu.scala 218:24]
    maxMatch_0_0_1 <= _maxMatch_0_0_1_T_1 @[matu.scala 218:18]
    node _maxMatch_0_2_3_T = lt(MatchVecUInt[0][2], MatchVecUInt[0][3]) @[matu.scala 219:44]
    node _maxMatch_0_2_3_T_1 = mux(_maxMatch_0_2_3_T, MatchVecUInt[0][3], MatchVecUInt[0][2]) @[matu.scala 219:24]
    maxMatch_0_2_3 <= _maxMatch_0_2_3_T_1 @[matu.scala 219:18]
    node _maxMatch_0_T = lt(maxMatch_0_0_1, maxMatch_0_2_3) @[matu.scala 220:36]
    node _maxMatch_0_T_1 = mux(_maxMatch_0_T, maxMatch_0_2_3, maxMatch_0_0_1) @[matu.scala 220:20]
    maxMatch_0 <= _maxMatch_0_T_1 @[matu.scala 220:14]
    node _maxMatch_1_0_1_T = lt(MatchVecUInt[1][0], MatchVecUInt[1][1]) @[matu.scala 222:44]
    node _maxMatch_1_0_1_T_1 = mux(_maxMatch_1_0_1_T, MatchVecUInt[1][1], MatchVecUInt[1][0]) @[matu.scala 222:24]
    maxMatch_1_0_1 <= _maxMatch_1_0_1_T_1 @[matu.scala 222:18]
    node _maxMatch_1_2_3_T = lt(MatchVecUInt[1][2], MatchVecUInt[1][3]) @[matu.scala 223:44]
    node _maxMatch_1_2_3_T_1 = mux(_maxMatch_1_2_3_T, MatchVecUInt[1][3], MatchVecUInt[1][2]) @[matu.scala 223:24]
    maxMatch_1_2_3 <= _maxMatch_1_2_3_T_1 @[matu.scala 223:18]
    node _maxMatch_1_T = lt(maxMatch_1_0_1, maxMatch_1_2_3) @[matu.scala 224:36]
    node _maxMatch_1_T_1 = mux(_maxMatch_1_T, maxMatch_1_2_3, maxMatch_1_0_1) @[matu.scala 224:20]
    maxMatch_1 <= _maxMatch_1_T_1 @[matu.scala 224:14]
    node _maxMatch_T = lt(maxMatch_0, maxMatch_1) @[matu.scala 226:30]
    node _maxMatch_T_1 = mux(_maxMatch_T, maxMatch_1, maxMatch_0) @[matu.scala 226:18]
    maxMatch <= _maxMatch_T_1 @[matu.scala 226:12]
    node lo_hi = cat(MatchVec_0[0][2], MatchVec_0[0][1]) @[matu.scala 230:27]
    node lo = cat(lo_hi, MatchVec_0[0][0]) @[matu.scala 230:27]
    node hi_hi = cat(MatchVec_0[0][5], MatchVec_0[0][4]) @[matu.scala 230:27]
    node hi = cat(hi_hi, MatchVec_0[0][3]) @[matu.scala 230:27]
    node _T_102 = cat(hi, lo) @[matu.scala 230:27]
    node _T_103 = gt(_T_102, UInt<1>("h0")) @[matu.scala 230:34]
    node _T_104 = eq(MatchVec_lastCycle[0][0], UInt<1>("h0")) @[matu.scala 230:68]
    node _T_105 = and(_T_103, _T_104) @[matu.scala 230:40]
    when _T_105 : @[matu.scala 230:77]
      node MatchVecUInt_0_0_lo_hi = cat(MatchVec_0[0][2], MatchVec_0[0][1]) @[matu.scala 231:46]
      node MatchVecUInt_0_0_lo = cat(MatchVecUInt_0_0_lo_hi, MatchVec_0[0][0]) @[matu.scala 231:46]
      node MatchVecUInt_0_0_hi_hi = cat(MatchVec_0[0][5], MatchVec_0[0][4]) @[matu.scala 231:46]
      node MatchVecUInt_0_0_hi = cat(MatchVecUInt_0_0_hi_hi, MatchVec_0[0][3]) @[matu.scala 231:46]
      node _MatchVecUInt_0_0_T = cat(MatchVecUInt_0_0_hi, MatchVecUInt_0_0_lo) @[matu.scala 231:46]
      node _MatchVecUInt_0_0_T_1 = add(_MatchVecUInt_0_0_T, maxMatch) @[matu.scala 231:53]
      node _MatchVecUInt_0_0_T_2 = tail(_MatchVecUInt_0_0_T_1, 1) @[matu.scala 231:53]
      MatchVecUInt[0][0] <= _MatchVecUInt_0_0_T_2 @[matu.scala 231:28]
    else :
      node lo_hi_1 = cat(MatchVec_0[0][2], MatchVec_0[0][1]) @[matu.scala 232:33]
      node lo_1 = cat(lo_hi_1, MatchVec_0[0][0]) @[matu.scala 232:33]
      node hi_hi_1 = cat(MatchVec_0[0][5], MatchVec_0[0][4]) @[matu.scala 232:33]
      node hi_1 = cat(hi_hi_1, MatchVec_0[0][3]) @[matu.scala 232:33]
      node _T_106 = cat(hi_1, lo_1) @[matu.scala 232:33]
      node _T_107 = gt(_T_106, UInt<1>("h0")) @[matu.scala 232:40]
      when _T_107 : @[matu.scala 232:47]
        node MatchVecUInt_0_0_lo_hi_1 = cat(MatchVec_0[0][2], MatchVec_0[0][1]) @[matu.scala 233:46]
        node MatchVecUInt_0_0_lo_1 = cat(MatchVecUInt_0_0_lo_hi_1, MatchVec_0[0][0]) @[matu.scala 233:46]
        node MatchVecUInt_0_0_hi_hi_1 = cat(MatchVec_0[0][5], MatchVec_0[0][4]) @[matu.scala 233:46]
        node MatchVecUInt_0_0_hi_1 = cat(MatchVecUInt_0_0_hi_hi_1, MatchVec_0[0][3]) @[matu.scala 233:46]
        node _MatchVecUInt_0_0_T_3 = cat(MatchVecUInt_0_0_hi_1, MatchVecUInt_0_0_lo_1) @[matu.scala 233:46]
        MatchVecUInt[0][0] <= _MatchVecUInt_0_0_T_3 @[matu.scala 233:28]
    node lo_hi_2 = cat(MatchVec_0[1][2], MatchVec_0[1][1]) @[matu.scala 230:27]
    node lo_2 = cat(lo_hi_2, MatchVec_0[1][0]) @[matu.scala 230:27]
    node hi_hi_2 = cat(MatchVec_0[1][5], MatchVec_0[1][4]) @[matu.scala 230:27]
    node hi_2 = cat(hi_hi_2, MatchVec_0[1][3]) @[matu.scala 230:27]
    node _T_108 = cat(hi_2, lo_2) @[matu.scala 230:27]
    node _T_109 = gt(_T_108, UInt<1>("h0")) @[matu.scala 230:34]
    node _T_110 = eq(MatchVec_lastCycle[0][1], UInt<1>("h0")) @[matu.scala 230:68]
    node _T_111 = and(_T_109, _T_110) @[matu.scala 230:40]
    when _T_111 : @[matu.scala 230:77]
      node MatchVecUInt_0_1_lo_hi = cat(MatchVec_0[1][2], MatchVec_0[1][1]) @[matu.scala 231:46]
      node MatchVecUInt_0_1_lo = cat(MatchVecUInt_0_1_lo_hi, MatchVec_0[1][0]) @[matu.scala 231:46]
      node MatchVecUInt_0_1_hi_hi = cat(MatchVec_0[1][5], MatchVec_0[1][4]) @[matu.scala 231:46]
      node MatchVecUInt_0_1_hi = cat(MatchVecUInt_0_1_hi_hi, MatchVec_0[1][3]) @[matu.scala 231:46]
      node _MatchVecUInt_0_1_T = cat(MatchVecUInt_0_1_hi, MatchVecUInt_0_1_lo) @[matu.scala 231:46]
      node _MatchVecUInt_0_1_T_1 = add(_MatchVecUInt_0_1_T, maxMatch) @[matu.scala 231:53]
      node _MatchVecUInt_0_1_T_2 = tail(_MatchVecUInt_0_1_T_1, 1) @[matu.scala 231:53]
      MatchVecUInt[0][1] <= _MatchVecUInt_0_1_T_2 @[matu.scala 231:28]
    else :
      node lo_hi_3 = cat(MatchVec_0[1][2], MatchVec_0[1][1]) @[matu.scala 232:33]
      node lo_3 = cat(lo_hi_3, MatchVec_0[1][0]) @[matu.scala 232:33]
      node hi_hi_3 = cat(MatchVec_0[1][5], MatchVec_0[1][4]) @[matu.scala 232:33]
      node hi_3 = cat(hi_hi_3, MatchVec_0[1][3]) @[matu.scala 232:33]
      node _T_112 = cat(hi_3, lo_3) @[matu.scala 232:33]
      node _T_113 = gt(_T_112, UInt<1>("h0")) @[matu.scala 232:40]
      when _T_113 : @[matu.scala 232:47]
        node MatchVecUInt_0_1_lo_hi_1 = cat(MatchVec_0[1][2], MatchVec_0[1][1]) @[matu.scala 233:46]
        node MatchVecUInt_0_1_lo_1 = cat(MatchVecUInt_0_1_lo_hi_1, MatchVec_0[1][0]) @[matu.scala 233:46]
        node MatchVecUInt_0_1_hi_hi_1 = cat(MatchVec_0[1][5], MatchVec_0[1][4]) @[matu.scala 233:46]
        node MatchVecUInt_0_1_hi_1 = cat(MatchVecUInt_0_1_hi_hi_1, MatchVec_0[1][3]) @[matu.scala 233:46]
        node _MatchVecUInt_0_1_T_3 = cat(MatchVecUInt_0_1_hi_1, MatchVecUInt_0_1_lo_1) @[matu.scala 233:46]
        MatchVecUInt[0][1] <= _MatchVecUInt_0_1_T_3 @[matu.scala 233:28]
    node lo_hi_4 = cat(MatchVec_0[2][2], MatchVec_0[2][1]) @[matu.scala 230:27]
    node lo_4 = cat(lo_hi_4, MatchVec_0[2][0]) @[matu.scala 230:27]
    node hi_hi_4 = cat(MatchVec_0[2][5], MatchVec_0[2][4]) @[matu.scala 230:27]
    node hi_4 = cat(hi_hi_4, MatchVec_0[2][3]) @[matu.scala 230:27]
    node _T_114 = cat(hi_4, lo_4) @[matu.scala 230:27]
    node _T_115 = gt(_T_114, UInt<1>("h0")) @[matu.scala 230:34]
    node _T_116 = eq(MatchVec_lastCycle[0][2], UInt<1>("h0")) @[matu.scala 230:68]
    node _T_117 = and(_T_115, _T_116) @[matu.scala 230:40]
    when _T_117 : @[matu.scala 230:77]
      node MatchVecUInt_0_2_lo_hi = cat(MatchVec_0[2][2], MatchVec_0[2][1]) @[matu.scala 231:46]
      node MatchVecUInt_0_2_lo = cat(MatchVecUInt_0_2_lo_hi, MatchVec_0[2][0]) @[matu.scala 231:46]
      node MatchVecUInt_0_2_hi_hi = cat(MatchVec_0[2][5], MatchVec_0[2][4]) @[matu.scala 231:46]
      node MatchVecUInt_0_2_hi = cat(MatchVecUInt_0_2_hi_hi, MatchVec_0[2][3]) @[matu.scala 231:46]
      node _MatchVecUInt_0_2_T = cat(MatchVecUInt_0_2_hi, MatchVecUInt_0_2_lo) @[matu.scala 231:46]
      node _MatchVecUInt_0_2_T_1 = add(_MatchVecUInt_0_2_T, maxMatch) @[matu.scala 231:53]
      node _MatchVecUInt_0_2_T_2 = tail(_MatchVecUInt_0_2_T_1, 1) @[matu.scala 231:53]
      MatchVecUInt[0][2] <= _MatchVecUInt_0_2_T_2 @[matu.scala 231:28]
    else :
      node lo_hi_5 = cat(MatchVec_0[2][2], MatchVec_0[2][1]) @[matu.scala 232:33]
      node lo_5 = cat(lo_hi_5, MatchVec_0[2][0]) @[matu.scala 232:33]
      node hi_hi_5 = cat(MatchVec_0[2][5], MatchVec_0[2][4]) @[matu.scala 232:33]
      node hi_5 = cat(hi_hi_5, MatchVec_0[2][3]) @[matu.scala 232:33]
      node _T_118 = cat(hi_5, lo_5) @[matu.scala 232:33]
      node _T_119 = gt(_T_118, UInt<1>("h0")) @[matu.scala 232:40]
      when _T_119 : @[matu.scala 232:47]
        node MatchVecUInt_0_2_lo_hi_1 = cat(MatchVec_0[2][2], MatchVec_0[2][1]) @[matu.scala 233:46]
        node MatchVecUInt_0_2_lo_1 = cat(MatchVecUInt_0_2_lo_hi_1, MatchVec_0[2][0]) @[matu.scala 233:46]
        node MatchVecUInt_0_2_hi_hi_1 = cat(MatchVec_0[2][5], MatchVec_0[2][4]) @[matu.scala 233:46]
        node MatchVecUInt_0_2_hi_1 = cat(MatchVecUInt_0_2_hi_hi_1, MatchVec_0[2][3]) @[matu.scala 233:46]
        node _MatchVecUInt_0_2_T_3 = cat(MatchVecUInt_0_2_hi_1, MatchVecUInt_0_2_lo_1) @[matu.scala 233:46]
        MatchVecUInt[0][2] <= _MatchVecUInt_0_2_T_3 @[matu.scala 233:28]
    node lo_hi_6 = cat(MatchVec_0[3][2], MatchVec_0[3][1]) @[matu.scala 230:27]
    node lo_6 = cat(lo_hi_6, MatchVec_0[3][0]) @[matu.scala 230:27]
    node hi_hi_6 = cat(MatchVec_0[3][5], MatchVec_0[3][4]) @[matu.scala 230:27]
    node hi_6 = cat(hi_hi_6, MatchVec_0[3][3]) @[matu.scala 230:27]
    node _T_120 = cat(hi_6, lo_6) @[matu.scala 230:27]
    node _T_121 = gt(_T_120, UInt<1>("h0")) @[matu.scala 230:34]
    node _T_122 = eq(MatchVec_lastCycle[0][3], UInt<1>("h0")) @[matu.scala 230:68]
    node _T_123 = and(_T_121, _T_122) @[matu.scala 230:40]
    when _T_123 : @[matu.scala 230:77]
      node MatchVecUInt_0_3_lo_hi = cat(MatchVec_0[3][2], MatchVec_0[3][1]) @[matu.scala 231:46]
      node MatchVecUInt_0_3_lo = cat(MatchVecUInt_0_3_lo_hi, MatchVec_0[3][0]) @[matu.scala 231:46]
      node MatchVecUInt_0_3_hi_hi = cat(MatchVec_0[3][5], MatchVec_0[3][4]) @[matu.scala 231:46]
      node MatchVecUInt_0_3_hi = cat(MatchVecUInt_0_3_hi_hi, MatchVec_0[3][3]) @[matu.scala 231:46]
      node _MatchVecUInt_0_3_T = cat(MatchVecUInt_0_3_hi, MatchVecUInt_0_3_lo) @[matu.scala 231:46]
      node _MatchVecUInt_0_3_T_1 = add(_MatchVecUInt_0_3_T, maxMatch) @[matu.scala 231:53]
      node _MatchVecUInt_0_3_T_2 = tail(_MatchVecUInt_0_3_T_1, 1) @[matu.scala 231:53]
      MatchVecUInt[0][3] <= _MatchVecUInt_0_3_T_2 @[matu.scala 231:28]
    else :
      node lo_hi_7 = cat(MatchVec_0[3][2], MatchVec_0[3][1]) @[matu.scala 232:33]
      node lo_7 = cat(lo_hi_7, MatchVec_0[3][0]) @[matu.scala 232:33]
      node hi_hi_7 = cat(MatchVec_0[3][5], MatchVec_0[3][4]) @[matu.scala 232:33]
      node hi_7 = cat(hi_hi_7, MatchVec_0[3][3]) @[matu.scala 232:33]
      node _T_124 = cat(hi_7, lo_7) @[matu.scala 232:33]
      node _T_125 = gt(_T_124, UInt<1>("h0")) @[matu.scala 232:40]
      when _T_125 : @[matu.scala 232:47]
        node MatchVecUInt_0_3_lo_hi_1 = cat(MatchVec_0[3][2], MatchVec_0[3][1]) @[matu.scala 233:46]
        node MatchVecUInt_0_3_lo_1 = cat(MatchVecUInt_0_3_lo_hi_1, MatchVec_0[3][0]) @[matu.scala 233:46]
        node MatchVecUInt_0_3_hi_hi_1 = cat(MatchVec_0[3][5], MatchVec_0[3][4]) @[matu.scala 233:46]
        node MatchVecUInt_0_3_hi_1 = cat(MatchVecUInt_0_3_hi_hi_1, MatchVec_0[3][3]) @[matu.scala 233:46]
        node _MatchVecUInt_0_3_T_3 = cat(MatchVecUInt_0_3_hi_1, MatchVecUInt_0_3_lo_1) @[matu.scala 233:46]
        MatchVecUInt[0][3] <= _MatchVecUInt_0_3_T_3 @[matu.scala 233:28]
    node lo_hi_8 = cat(MatchVec_1[0][2], MatchVec_1[0][1]) @[matu.scala 230:27]
    node lo_8 = cat(lo_hi_8, MatchVec_1[0][0]) @[matu.scala 230:27]
    node hi_hi_8 = cat(MatchVec_1[0][5], MatchVec_1[0][4]) @[matu.scala 230:27]
    node hi_8 = cat(hi_hi_8, MatchVec_1[0][3]) @[matu.scala 230:27]
    node _T_126 = cat(hi_8, lo_8) @[matu.scala 230:27]
    node _T_127 = gt(_T_126, UInt<1>("h0")) @[matu.scala 230:34]
    node _T_128 = eq(MatchVec_lastCycle[1][0], UInt<1>("h0")) @[matu.scala 230:68]
    node _T_129 = and(_T_127, _T_128) @[matu.scala 230:40]
    when _T_129 : @[matu.scala 230:77]
      node MatchVecUInt_1_0_lo_hi = cat(MatchVec_1[0][2], MatchVec_1[0][1]) @[matu.scala 231:46]
      node MatchVecUInt_1_0_lo = cat(MatchVecUInt_1_0_lo_hi, MatchVec_1[0][0]) @[matu.scala 231:46]
      node MatchVecUInt_1_0_hi_hi = cat(MatchVec_1[0][5], MatchVec_1[0][4]) @[matu.scala 231:46]
      node MatchVecUInt_1_0_hi = cat(MatchVecUInt_1_0_hi_hi, MatchVec_1[0][3]) @[matu.scala 231:46]
      node _MatchVecUInt_1_0_T = cat(MatchVecUInt_1_0_hi, MatchVecUInt_1_0_lo) @[matu.scala 231:46]
      node _MatchVecUInt_1_0_T_1 = add(_MatchVecUInt_1_0_T, maxMatch) @[matu.scala 231:53]
      node _MatchVecUInt_1_0_T_2 = tail(_MatchVecUInt_1_0_T_1, 1) @[matu.scala 231:53]
      MatchVecUInt[1][0] <= _MatchVecUInt_1_0_T_2 @[matu.scala 231:28]
    else :
      node lo_hi_9 = cat(MatchVec_1[0][2], MatchVec_1[0][1]) @[matu.scala 232:33]
      node lo_9 = cat(lo_hi_9, MatchVec_1[0][0]) @[matu.scala 232:33]
      node hi_hi_9 = cat(MatchVec_1[0][5], MatchVec_1[0][4]) @[matu.scala 232:33]
      node hi_9 = cat(hi_hi_9, MatchVec_1[0][3]) @[matu.scala 232:33]
      node _T_130 = cat(hi_9, lo_9) @[matu.scala 232:33]
      node _T_131 = gt(_T_130, UInt<1>("h0")) @[matu.scala 232:40]
      when _T_131 : @[matu.scala 232:47]
        node MatchVecUInt_1_0_lo_hi_1 = cat(MatchVec_1[0][2], MatchVec_1[0][1]) @[matu.scala 233:46]
        node MatchVecUInt_1_0_lo_1 = cat(MatchVecUInt_1_0_lo_hi_1, MatchVec_1[0][0]) @[matu.scala 233:46]
        node MatchVecUInt_1_0_hi_hi_1 = cat(MatchVec_1[0][5], MatchVec_1[0][4]) @[matu.scala 233:46]
        node MatchVecUInt_1_0_hi_1 = cat(MatchVecUInt_1_0_hi_hi_1, MatchVec_1[0][3]) @[matu.scala 233:46]
        node _MatchVecUInt_1_0_T_3 = cat(MatchVecUInt_1_0_hi_1, MatchVecUInt_1_0_lo_1) @[matu.scala 233:46]
        MatchVecUInt[1][0] <= _MatchVecUInt_1_0_T_3 @[matu.scala 233:28]
    node lo_hi_10 = cat(MatchVec_1[1][2], MatchVec_1[1][1]) @[matu.scala 230:27]
    node lo_10 = cat(lo_hi_10, MatchVec_1[1][0]) @[matu.scala 230:27]
    node hi_hi_10 = cat(MatchVec_1[1][5], MatchVec_1[1][4]) @[matu.scala 230:27]
    node hi_10 = cat(hi_hi_10, MatchVec_1[1][3]) @[matu.scala 230:27]
    node _T_132 = cat(hi_10, lo_10) @[matu.scala 230:27]
    node _T_133 = gt(_T_132, UInt<1>("h0")) @[matu.scala 230:34]
    node _T_134 = eq(MatchVec_lastCycle[1][1], UInt<1>("h0")) @[matu.scala 230:68]
    node _T_135 = and(_T_133, _T_134) @[matu.scala 230:40]
    when _T_135 : @[matu.scala 230:77]
      node MatchVecUInt_1_1_lo_hi = cat(MatchVec_1[1][2], MatchVec_1[1][1]) @[matu.scala 231:46]
      node MatchVecUInt_1_1_lo = cat(MatchVecUInt_1_1_lo_hi, MatchVec_1[1][0]) @[matu.scala 231:46]
      node MatchVecUInt_1_1_hi_hi = cat(MatchVec_1[1][5], MatchVec_1[1][4]) @[matu.scala 231:46]
      node MatchVecUInt_1_1_hi = cat(MatchVecUInt_1_1_hi_hi, MatchVec_1[1][3]) @[matu.scala 231:46]
      node _MatchVecUInt_1_1_T = cat(MatchVecUInt_1_1_hi, MatchVecUInt_1_1_lo) @[matu.scala 231:46]
      node _MatchVecUInt_1_1_T_1 = add(_MatchVecUInt_1_1_T, maxMatch) @[matu.scala 231:53]
      node _MatchVecUInt_1_1_T_2 = tail(_MatchVecUInt_1_1_T_1, 1) @[matu.scala 231:53]
      MatchVecUInt[1][1] <= _MatchVecUInt_1_1_T_2 @[matu.scala 231:28]
    else :
      node lo_hi_11 = cat(MatchVec_1[1][2], MatchVec_1[1][1]) @[matu.scala 232:33]
      node lo_11 = cat(lo_hi_11, MatchVec_1[1][0]) @[matu.scala 232:33]
      node hi_hi_11 = cat(MatchVec_1[1][5], MatchVec_1[1][4]) @[matu.scala 232:33]
      node hi_11 = cat(hi_hi_11, MatchVec_1[1][3]) @[matu.scala 232:33]
      node _T_136 = cat(hi_11, lo_11) @[matu.scala 232:33]
      node _T_137 = gt(_T_136, UInt<1>("h0")) @[matu.scala 232:40]
      when _T_137 : @[matu.scala 232:47]
        node MatchVecUInt_1_1_lo_hi_1 = cat(MatchVec_1[1][2], MatchVec_1[1][1]) @[matu.scala 233:46]
        node MatchVecUInt_1_1_lo_1 = cat(MatchVecUInt_1_1_lo_hi_1, MatchVec_1[1][0]) @[matu.scala 233:46]
        node MatchVecUInt_1_1_hi_hi_1 = cat(MatchVec_1[1][5], MatchVec_1[1][4]) @[matu.scala 233:46]
        node MatchVecUInt_1_1_hi_1 = cat(MatchVecUInt_1_1_hi_hi_1, MatchVec_1[1][3]) @[matu.scala 233:46]
        node _MatchVecUInt_1_1_T_3 = cat(MatchVecUInt_1_1_hi_1, MatchVecUInt_1_1_lo_1) @[matu.scala 233:46]
        MatchVecUInt[1][1] <= _MatchVecUInt_1_1_T_3 @[matu.scala 233:28]
    node lo_hi_12 = cat(MatchVec_1[2][2], MatchVec_1[2][1]) @[matu.scala 230:27]
    node lo_12 = cat(lo_hi_12, MatchVec_1[2][0]) @[matu.scala 230:27]
    node hi_hi_12 = cat(MatchVec_1[2][5], MatchVec_1[2][4]) @[matu.scala 230:27]
    node hi_12 = cat(hi_hi_12, MatchVec_1[2][3]) @[matu.scala 230:27]
    node _T_138 = cat(hi_12, lo_12) @[matu.scala 230:27]
    node _T_139 = gt(_T_138, UInt<1>("h0")) @[matu.scala 230:34]
    node _T_140 = eq(MatchVec_lastCycle[1][2], UInt<1>("h0")) @[matu.scala 230:68]
    node _T_141 = and(_T_139, _T_140) @[matu.scala 230:40]
    when _T_141 : @[matu.scala 230:77]
      node MatchVecUInt_1_2_lo_hi = cat(MatchVec_1[2][2], MatchVec_1[2][1]) @[matu.scala 231:46]
      node MatchVecUInt_1_2_lo = cat(MatchVecUInt_1_2_lo_hi, MatchVec_1[2][0]) @[matu.scala 231:46]
      node MatchVecUInt_1_2_hi_hi = cat(MatchVec_1[2][5], MatchVec_1[2][4]) @[matu.scala 231:46]
      node MatchVecUInt_1_2_hi = cat(MatchVecUInt_1_2_hi_hi, MatchVec_1[2][3]) @[matu.scala 231:46]
      node _MatchVecUInt_1_2_T = cat(MatchVecUInt_1_2_hi, MatchVecUInt_1_2_lo) @[matu.scala 231:46]
      node _MatchVecUInt_1_2_T_1 = add(_MatchVecUInt_1_2_T, maxMatch) @[matu.scala 231:53]
      node _MatchVecUInt_1_2_T_2 = tail(_MatchVecUInt_1_2_T_1, 1) @[matu.scala 231:53]
      MatchVecUInt[1][2] <= _MatchVecUInt_1_2_T_2 @[matu.scala 231:28]
    else :
      node lo_hi_13 = cat(MatchVec_1[2][2], MatchVec_1[2][1]) @[matu.scala 232:33]
      node lo_13 = cat(lo_hi_13, MatchVec_1[2][0]) @[matu.scala 232:33]
      node hi_hi_13 = cat(MatchVec_1[2][5], MatchVec_1[2][4]) @[matu.scala 232:33]
      node hi_13 = cat(hi_hi_13, MatchVec_1[2][3]) @[matu.scala 232:33]
      node _T_142 = cat(hi_13, lo_13) @[matu.scala 232:33]
      node _T_143 = gt(_T_142, UInt<1>("h0")) @[matu.scala 232:40]
      when _T_143 : @[matu.scala 232:47]
        node MatchVecUInt_1_2_lo_hi_1 = cat(MatchVec_1[2][2], MatchVec_1[2][1]) @[matu.scala 233:46]
        node MatchVecUInt_1_2_lo_1 = cat(MatchVecUInt_1_2_lo_hi_1, MatchVec_1[2][0]) @[matu.scala 233:46]
        node MatchVecUInt_1_2_hi_hi_1 = cat(MatchVec_1[2][5], MatchVec_1[2][4]) @[matu.scala 233:46]
        node MatchVecUInt_1_2_hi_1 = cat(MatchVecUInt_1_2_hi_hi_1, MatchVec_1[2][3]) @[matu.scala 233:46]
        node _MatchVecUInt_1_2_T_3 = cat(MatchVecUInt_1_2_hi_1, MatchVecUInt_1_2_lo_1) @[matu.scala 233:46]
        MatchVecUInt[1][2] <= _MatchVecUInt_1_2_T_3 @[matu.scala 233:28]
    node lo_hi_14 = cat(MatchVec_1[3][2], MatchVec_1[3][1]) @[matu.scala 230:27]
    node lo_14 = cat(lo_hi_14, MatchVec_1[3][0]) @[matu.scala 230:27]
    node hi_hi_14 = cat(MatchVec_1[3][5], MatchVec_1[3][4]) @[matu.scala 230:27]
    node hi_14 = cat(hi_hi_14, MatchVec_1[3][3]) @[matu.scala 230:27]
    node _T_144 = cat(hi_14, lo_14) @[matu.scala 230:27]
    node _T_145 = gt(_T_144, UInt<1>("h0")) @[matu.scala 230:34]
    node _T_146 = eq(MatchVec_lastCycle[1][3], UInt<1>("h0")) @[matu.scala 230:68]
    node _T_147 = and(_T_145, _T_146) @[matu.scala 230:40]
    when _T_147 : @[matu.scala 230:77]
      node MatchVecUInt_1_3_lo_hi = cat(MatchVec_1[3][2], MatchVec_1[3][1]) @[matu.scala 231:46]
      node MatchVecUInt_1_3_lo = cat(MatchVecUInt_1_3_lo_hi, MatchVec_1[3][0]) @[matu.scala 231:46]
      node MatchVecUInt_1_3_hi_hi = cat(MatchVec_1[3][5], MatchVec_1[3][4]) @[matu.scala 231:46]
      node MatchVecUInt_1_3_hi = cat(MatchVecUInt_1_3_hi_hi, MatchVec_1[3][3]) @[matu.scala 231:46]
      node _MatchVecUInt_1_3_T = cat(MatchVecUInt_1_3_hi, MatchVecUInt_1_3_lo) @[matu.scala 231:46]
      node _MatchVecUInt_1_3_T_1 = add(_MatchVecUInt_1_3_T, maxMatch) @[matu.scala 231:53]
      node _MatchVecUInt_1_3_T_2 = tail(_MatchVecUInt_1_3_T_1, 1) @[matu.scala 231:53]
      MatchVecUInt[1][3] <= _MatchVecUInt_1_3_T_2 @[matu.scala 231:28]
    else :
      node lo_hi_15 = cat(MatchVec_1[3][2], MatchVec_1[3][1]) @[matu.scala 232:33]
      node lo_15 = cat(lo_hi_15, MatchVec_1[3][0]) @[matu.scala 232:33]
      node hi_hi_15 = cat(MatchVec_1[3][5], MatchVec_1[3][4]) @[matu.scala 232:33]
      node hi_15 = cat(hi_hi_15, MatchVec_1[3][3]) @[matu.scala 232:33]
      node _T_148 = cat(hi_15, lo_15) @[matu.scala 232:33]
      node _T_149 = gt(_T_148, UInt<1>("h0")) @[matu.scala 232:40]
      when _T_149 : @[matu.scala 232:47]
        node MatchVecUInt_1_3_lo_hi_1 = cat(MatchVec_1[3][2], MatchVec_1[3][1]) @[matu.scala 233:46]
        node MatchVecUInt_1_3_lo_1 = cat(MatchVecUInt_1_3_lo_hi_1, MatchVec_1[3][0]) @[matu.scala 233:46]
        node MatchVecUInt_1_3_hi_hi_1 = cat(MatchVec_1[3][5], MatchVec_1[3][4]) @[matu.scala 233:46]
        node MatchVecUInt_1_3_hi_1 = cat(MatchVecUInt_1_3_hi_hi_1, MatchVec_1[3][3]) @[matu.scala 233:46]
        node _MatchVecUInt_1_3_T_3 = cat(MatchVecUInt_1_3_hi_1, MatchVecUInt_1_3_lo_1) @[matu.scala 233:46]
        MatchVecUInt[1][3] <= _MatchVecUInt_1_3_T_3 @[matu.scala 233:28]
    node _T_150 = eq(MatchVecUInt[0][0], UInt<1>("h0")) @[matu.scala 240:31]
    when _T_150 : @[matu.scala 240:40]
      node _MatchVecMask_0_0_T = not(MatchVecUInt[0][0]) @[matu.scala 241:31]
      MatchVecMask[0][0] <= _MatchVecMask_0_0_T @[matu.scala 241:28]
    else :
      MatchVecMask[0][0] <= MatchVecUInt[0][0] @[matu.scala 243:28]
    node _T_151 = eq(MatchVecUInt[0][1], UInt<1>("h0")) @[matu.scala 240:31]
    when _T_151 : @[matu.scala 240:40]
      node _MatchVecMask_0_1_T = not(MatchVecUInt[0][1]) @[matu.scala 241:31]
      MatchVecMask[0][1] <= _MatchVecMask_0_1_T @[matu.scala 241:28]
    else :
      MatchVecMask[0][1] <= MatchVecUInt[0][1] @[matu.scala 243:28]
    node _T_152 = eq(MatchVecUInt[0][2], UInt<1>("h0")) @[matu.scala 240:31]
    when _T_152 : @[matu.scala 240:40]
      node _MatchVecMask_0_2_T = not(MatchVecUInt[0][2]) @[matu.scala 241:31]
      MatchVecMask[0][2] <= _MatchVecMask_0_2_T @[matu.scala 241:28]
    else :
      MatchVecMask[0][2] <= MatchVecUInt[0][2] @[matu.scala 243:28]
    node _T_153 = eq(MatchVecUInt[0][3], UInt<1>("h0")) @[matu.scala 240:31]
    when _T_153 : @[matu.scala 240:40]
      node _MatchVecMask_0_3_T = not(MatchVecUInt[0][3]) @[matu.scala 241:31]
      MatchVecMask[0][3] <= _MatchVecMask_0_3_T @[matu.scala 241:28]
    else :
      MatchVecMask[0][3] <= MatchVecUInt[0][3] @[matu.scala 243:28]
    node _T_154 = eq(MatchVecUInt[1][0], UInt<1>("h0")) @[matu.scala 240:31]
    when _T_154 : @[matu.scala 240:40]
      node _MatchVecMask_1_0_T = not(MatchVecUInt[1][0]) @[matu.scala 241:31]
      MatchVecMask[1][0] <= _MatchVecMask_1_0_T @[matu.scala 241:28]
    else :
      MatchVecMask[1][0] <= MatchVecUInt[1][0] @[matu.scala 243:28]
    node _T_155 = eq(MatchVecUInt[1][1], UInt<1>("h0")) @[matu.scala 240:31]
    when _T_155 : @[matu.scala 240:40]
      node _MatchVecMask_1_1_T = not(MatchVecUInt[1][1]) @[matu.scala 241:31]
      MatchVecMask[1][1] <= _MatchVecMask_1_1_T @[matu.scala 241:28]
    else :
      MatchVecMask[1][1] <= MatchVecUInt[1][1] @[matu.scala 243:28]
    node _T_156 = eq(MatchVecUInt[1][2], UInt<1>("h0")) @[matu.scala 240:31]
    when _T_156 : @[matu.scala 240:40]
      node _MatchVecMask_1_2_T = not(MatchVecUInt[1][2]) @[matu.scala 241:31]
      MatchVecMask[1][2] <= _MatchVecMask_1_2_T @[matu.scala 241:28]
    else :
      MatchVecMask[1][2] <= MatchVecUInt[1][2] @[matu.scala 243:28]
    node _T_157 = eq(MatchVecUInt[1][3], UInt<1>("h0")) @[matu.scala 240:31]
    when _T_157 : @[matu.scala 240:40]
      node _MatchVecMask_1_3_T = not(MatchVecUInt[1][3]) @[matu.scala 241:31]
      MatchVecMask[1][3] <= _MatchVecMask_1_3_T @[matu.scala 241:28]
    else :
      MatchVecMask[1][3] <= MatchVecUInt[1][3] @[matu.scala 243:28]
    node _T_158 = eq(minMask, MatchVecMask[0][0]) @[matu.scala 250:20]
    node _T_159 = lt(MatchVecMask[0][0], UInt<12>("hfff")) @[matu.scala 250:66]
    node _T_160 = and(_T_158, _T_159) @[matu.scala 250:43]
    when _T_160 : @[matu.scala 250:77]
      minIndex_i <= UInt<1>("h0") @[matu.scala 251:20]
      minIndex_j <= UInt<1>("h0") @[matu.scala 252:20]
      valid_queue_0[0] <= UInt<1>("h0") @[matu.scala 253:27]
      MatchVecUInt[0][0] <= UInt<1>("h0") @[matu.scala 254:28]
      deqData <= data_queue[minIndex_i][minIndex_j] @[matu.scala 255:17]
    node _T_161 = eq(minMask, MatchVecMask[0][1]) @[matu.scala 250:20]
    node _T_162 = lt(MatchVecMask[0][1], UInt<12>("hfff")) @[matu.scala 250:66]
    node _T_163 = and(_T_161, _T_162) @[matu.scala 250:43]
    when _T_163 : @[matu.scala 250:77]
      minIndex_i <= UInt<1>("h0") @[matu.scala 251:20]
      minIndex_j <= UInt<1>("h1") @[matu.scala 252:20]
      valid_queue_0[1] <= UInt<1>("h0") @[matu.scala 253:27]
      MatchVecUInt[0][1] <= UInt<1>("h0") @[matu.scala 254:28]
      deqData <= data_queue[minIndex_i][minIndex_j] @[matu.scala 255:17]
    node _T_164 = eq(minMask, MatchVecMask[0][2]) @[matu.scala 250:20]
    node _T_165 = lt(MatchVecMask[0][2], UInt<12>("hfff")) @[matu.scala 250:66]
    node _T_166 = and(_T_164, _T_165) @[matu.scala 250:43]
    when _T_166 : @[matu.scala 250:77]
      minIndex_i <= UInt<1>("h0") @[matu.scala 251:20]
      minIndex_j <= UInt<2>("h2") @[matu.scala 252:20]
      valid_queue_0[2] <= UInt<1>("h0") @[matu.scala 253:27]
      MatchVecUInt[0][2] <= UInt<1>("h0") @[matu.scala 254:28]
      deqData <= data_queue[minIndex_i][minIndex_j] @[matu.scala 255:17]
    node _T_167 = eq(minMask, MatchVecMask[0][3]) @[matu.scala 250:20]
    node _T_168 = lt(MatchVecMask[0][3], UInt<12>("hfff")) @[matu.scala 250:66]
    node _T_169 = and(_T_167, _T_168) @[matu.scala 250:43]
    when _T_169 : @[matu.scala 250:77]
      minIndex_i <= UInt<1>("h0") @[matu.scala 251:20]
      minIndex_j <= UInt<2>("h3") @[matu.scala 252:20]
      valid_queue_0[3] <= UInt<1>("h0") @[matu.scala 253:27]
      MatchVecUInt[0][3] <= UInt<1>("h0") @[matu.scala 254:28]
      deqData <= data_queue[minIndex_i][minIndex_j] @[matu.scala 255:17]
    node _T_170 = eq(minMask, MatchVecMask[1][0]) @[matu.scala 250:20]
    node _T_171 = lt(MatchVecMask[1][0], UInt<12>("hfff")) @[matu.scala 250:66]
    node _T_172 = and(_T_170, _T_171) @[matu.scala 250:43]
    when _T_172 : @[matu.scala 250:77]
      minIndex_i <= UInt<1>("h1") @[matu.scala 251:20]
      minIndex_j <= UInt<1>("h0") @[matu.scala 252:20]
      valid_queue_1[0] <= UInt<1>("h0") @[matu.scala 253:27]
      MatchVecUInt[1][0] <= UInt<1>("h0") @[matu.scala 254:28]
      deqData <= data_queue[minIndex_i][minIndex_j] @[matu.scala 255:17]
    node _T_173 = eq(minMask, MatchVecMask[1][1]) @[matu.scala 250:20]
    node _T_174 = lt(MatchVecMask[1][1], UInt<12>("hfff")) @[matu.scala 250:66]
    node _T_175 = and(_T_173, _T_174) @[matu.scala 250:43]
    when _T_175 : @[matu.scala 250:77]
      minIndex_i <= UInt<1>("h1") @[matu.scala 251:20]
      minIndex_j <= UInt<1>("h1") @[matu.scala 252:20]
      valid_queue_1[1] <= UInt<1>("h0") @[matu.scala 253:27]
      MatchVecUInt[1][1] <= UInt<1>("h0") @[matu.scala 254:28]
      deqData <= data_queue[minIndex_i][minIndex_j] @[matu.scala 255:17]
    node _T_176 = eq(minMask, MatchVecMask[1][2]) @[matu.scala 250:20]
    node _T_177 = lt(MatchVecMask[1][2], UInt<12>("hfff")) @[matu.scala 250:66]
    node _T_178 = and(_T_176, _T_177) @[matu.scala 250:43]
    when _T_178 : @[matu.scala 250:77]
      minIndex_i <= UInt<1>("h1") @[matu.scala 251:20]
      minIndex_j <= UInt<2>("h2") @[matu.scala 252:20]
      valid_queue_1[2] <= UInt<1>("h0") @[matu.scala 253:27]
      MatchVecUInt[1][2] <= UInt<1>("h0") @[matu.scala 254:28]
      deqData <= data_queue[minIndex_i][minIndex_j] @[matu.scala 255:17]
    node _T_179 = eq(minMask, MatchVecMask[1][3]) @[matu.scala 250:20]
    node _T_180 = lt(MatchVecMask[1][3], UInt<12>("hfff")) @[matu.scala 250:66]
    node _T_181 = and(_T_179, _T_180) @[matu.scala 250:43]
    when _T_181 : @[matu.scala 250:77]
      minIndex_i <= UInt<1>("h1") @[matu.scala 251:20]
      minIndex_j <= UInt<2>("h3") @[matu.scala 252:20]
      valid_queue_1[3] <= UInt<1>("h0") @[matu.scala 253:27]
      MatchVecUInt[1][3] <= UInt<1>("h0") @[matu.scala 254:28]
      deqData <= data_queue[minIndex_i][minIndex_j] @[matu.scala 255:17]
    io.out.bits <= deqData @[matu.scala 259:15]
    node _io_out_valid_T = lt(minMask, UInt<12>("hfff")) @[matu.scala 260:27]
    io.out.valid <= _io_out_valid_T @[matu.scala 260:16]

  module XS_miniTPU_M :
    input clock : Clock
    input reset : UInt<1>
    output io : { xsIO : { flip in : { valid : UInt<1>, bits : { ldIn : UInt<64>, uop : UInt<3>, robIdx : UInt<5>}}[2], flip deqptr : UInt<5>[6], out : { flip ready : UInt<1>, valid : UInt<1>, bits : { data : UInt<64>}}}}

    wire newReq : UInt<1>[2] @[matu.scala 33:20]
    reg uopReg : UInt<3>[2], clock with :
      reset => (UInt<1>("h0"), uopReg) @[matu.scala 34:19]
    newReq[0] <= io.xsIO.in[0].valid @[matu.scala 36:13]
    newReq[1] <= io.xsIO.in[1].valid @[matu.scala 37:13]
    uopReg[0] <= io.xsIO.in[0].bits.uop @[matu.scala 39:13]
    uopReg[1] <= io.xsIO.in[1].bits.uop @[matu.scala 40:13]
    wire _validReg_WIRE : UInt<1>[2] @[matu.scala 42:33]
    _validReg_WIRE[0] <= UInt<1>("h0") @[matu.scala 42:33]
    _validReg_WIRE[1] <= UInt<1>("h0") @[matu.scala 42:33]
    reg validReg : UInt<1>[2], clock with :
      reset => (reset, _validReg_WIRE) @[matu.scala 42:25]
    wire _ldInReg_WIRE : UInt<64>[2] @[matu.scala 43:32]
    _ldInReg_WIRE[0] <= UInt<64>("h0") @[matu.scala 43:32]
    _ldInReg_WIRE[1] <= UInt<64>("h0") @[matu.scala 43:32]
    reg ldInReg : UInt<64>[2], clock with :
      reset => (reset, _ldInReg_WIRE) @[matu.scala 43:24]
    wire _deqptrReg_WIRE : UInt<5>[6] @[matu.scala 44:34]
    _deqptrReg_WIRE[0] <= UInt<5>("h0") @[matu.scala 44:34]
    _deqptrReg_WIRE[1] <= UInt<5>("h0") @[matu.scala 44:34]
    _deqptrReg_WIRE[2] <= UInt<5>("h0") @[matu.scala 44:34]
    _deqptrReg_WIRE[3] <= UInt<5>("h0") @[matu.scala 44:34]
    _deqptrReg_WIRE[4] <= UInt<5>("h0") @[matu.scala 44:34]
    _deqptrReg_WIRE[5] <= UInt<5>("h0") @[matu.scala 44:34]
    reg deqptrReg : UInt<5>[6], clock with :
      reset => (reset, _deqptrReg_WIRE) @[matu.scala 44:26]
    wire _robIdxReg_WIRE : UInt<5>[2] @[matu.scala 45:34]
    _robIdxReg_WIRE[0] <= UInt<5>("h0") @[matu.scala 45:34]
    _robIdxReg_WIRE[1] <= UInt<5>("h0") @[matu.scala 45:34]
    reg robIdxReg : UInt<5>[2], clock with :
      reset => (reset, _robIdxReg_WIRE) @[matu.scala 45:26]
    validReg[0] <= io.xsIO.in[0].valid @[matu.scala 47:15]
    ldInReg[0] <= io.xsIO.in[0].bits.ldIn @[matu.scala 48:15]
    validReg[1] <= io.xsIO.in[1].valid @[matu.scala 50:15]
    ldInReg[1] <= io.xsIO.in[1].bits.ldIn @[matu.scala 51:14]
    robIdxReg[0] <= io.xsIO.in[0].bits.robIdx @[matu.scala 53:16]
    robIdxReg[1] <= io.xsIO.in[1].bits.robIdx @[matu.scala 54:16]
    deqptrReg[0] <= io.xsIO.deqptr[0] @[matu.scala 55:13]
    deqptrReg[1] <= io.xsIO.deqptr[1] @[matu.scala 55:13]
    deqptrReg[2] <= io.xsIO.deqptr[2] @[matu.scala 55:13]
    deqptrReg[3] <= io.xsIO.deqptr[3] @[matu.scala 55:13]
    deqptrReg[4] <= io.xsIO.deqptr[4] @[matu.scala 55:13]
    deqptrReg[5] <= io.xsIO.deqptr[5] @[matu.scala 55:13]
    inst mini_tpu of top_M @[matu.scala 57:25]
    mini_tpu.clock <= clock
    mini_tpu.reset <= reset
    inst outBridge of OutputBridge_M @[matu.scala 58:25]
    outBridge.clock <= clock
    outBridge.reset <= reset
    inst inBridge_m of InputBridge_M @[matu.scala 59:27]
    inBridge_m.clock <= clock
    inBridge_m.reset <= reset
    inst rob of SA_ROB @[matu.scala 60:19]
    rob.clock <= clock
    rob.reset <= reset
    rob.io.ldin.valid[0] <= validReg[0] @[matu.scala 62:21]
    rob.io.ldin.valid[1] <= validReg[1] @[matu.scala 62:21]
    rob.io.ldin.data[0] <= ldInReg[0] @[matu.scala 63:20]
    rob.io.ldin.data[1] <= ldInReg[1] @[matu.scala 63:20]
    rob.io.ldin.robIdx[0] <= robIdxReg[0] @[matu.scala 64:25]
    rob.io.ldin.robIdx[1] <= robIdxReg[1] @[matu.scala 65:25]
    rob.io.ldin.fuOptype[0] <= uopReg[0] @[matu.scala 66:27]
    rob.io.ldin.fuOptype[1] <= uopReg[1] @[matu.scala 67:27]
    rob.io.deqptr[0] <= deqptrReg[0] @[matu.scala 69:17]
    rob.io.deqptr[1] <= deqptrReg[1] @[matu.scala 69:17]
    rob.io.deqptr[2] <= deqptrReg[2] @[matu.scala 69:17]
    rob.io.deqptr[3] <= deqptrReg[3] @[matu.scala 69:17]
    rob.io.deqptr[4] <= deqptrReg[4] @[matu.scala 69:17]
    rob.io.deqptr[5] <= deqptrReg[5] @[matu.scala 69:17]
    inBridge_m.io.in_valid <= rob.io.out.valid @[matu.scala 71:26]
    rob.io.out.ready <= inBridge_m.io.out_ready @[matu.scala 72:20]
    node _inBridge_m_io_ldIn_T = asSInt(rob.io.out.bits) @[matu.scala 73:41]
    inBridge_m.io.ldIn <= _inBridge_m_io_ldIn_T @[matu.scala 73:22]
    node _inBridge_m_io_in_ready_T = or(mini_tpu.io.tpuIO.in.in_a.ready, mini_tpu.io.tpuIO.in.in_b.ready) @[matu.scala 75:61]
    inBridge_m.io.in_ready <= _inBridge_m_io_in_ready_T @[matu.scala 75:26]
    mini_tpu.io.tpuIO.in.in_a.valid <= inBridge_m.io.out_valid_h @[matu.scala 76:35]
    mini_tpu.io.tpuIO.in.in_b.valid <= inBridge_m.io.out_valid_v @[matu.scala 77:35]
    mini_tpu.io.tpuIO.in.in_a.bits[0] <= inBridge_m.io.in_a[0] @[matu.scala 78:34]
    mini_tpu.io.tpuIO.in.in_a.bits[1] <= inBridge_m.io.in_a[1] @[matu.scala 78:34]
    mini_tpu.io.tpuIO.in.in_b.bits[0] <= inBridge_m.io.in_b[0] @[matu.scala 79:34]
    mini_tpu.io.tpuIO.in.in_b.bits[1] <= inBridge_m.io.in_b[1] @[matu.scala 79:34]
    mini_tpu.io.tpuIO.in.in_c[0] <= asSInt(UInt<16>("h0")) @[matu.scala 80:29]
    mini_tpu.io.tpuIO.in.in_c[1] <= asSInt(UInt<16>("h0")) @[matu.scala 80:29]
    outBridge.io.in_valid <= mini_tpu.io.tpuIO.out.valid @[matu.scala 82:25]
    mini_tpu.io.tpuIO.out.ready <= outBridge.io.out_ready @[matu.scala 83:31]
    outBridge.io.out_c[0] <= mini_tpu.io.tpuIO.out.bits.out_c[0] @[matu.scala 84:22]
    outBridge.io.out_c[1] <= mini_tpu.io.tpuIO.out.bits.out_c[1] @[matu.scala 84:22]
    outBridge.io.in_ready <= io.xsIO.out.ready @[matu.scala 86:25]
    io.xsIO.out.valid <= outBridge.io.out_valid @[matu.scala 87:21]
    node _io_xsIO_out_bits_data_T = asUInt(outBridge.io.result) @[matu.scala 88:48]
    io.xsIO.out.bits.data <= _io_xsIO_out_bits_data_T @[matu.scala 88:25]

