
---------- Begin Simulation Statistics ----------
final_tick                               258544136530000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                  22184                       # Simulator instruction rate (inst/s)
host_mem_usage                                 866884                       # Number of bytes of host memory used
host_op_rate                                    40491                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                   450.77                       # Real time elapsed on the host
host_tick_rate                              180434004                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                    10000009                       # Number of instructions simulated
sim_ops                                      18252470                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.081335                       # Number of seconds simulated
sim_ticks                                 81334985000                       # Number of ticks simulated
system.cpu.Branches                                 2                       # Number of branches fetched
system.cpu.committedInsts                           9                       # Number of instructions committed
system.cpu.committedOps                            16                       # Number of ops (including micro ops) committed
system.cpu.dtb.rdAccesses                           5                       # TLB accesses on read requests
system.cpu.dtb.rdMisses                             0                       # TLB misses on read requests
system.cpu.dtb.wrAccesses                           0                       # TLB accesses on write requests
system.cpu.dtb.wrMisses                             0                       # TLB misses on write requests
system.cpu.idle_fraction                            0                       # Percentage of idle cycles
system.cpu.itb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.itb.rdMisses                             0                       # TLB misses on read requests
system.cpu.itb.wrAccesses                          13                       # TLB accesses on write requests
system.cpu.itb.wrMisses                             0                       # TLB misses on write requests
system.cpu.not_idle_fraction                        1                       # Percentage of non-idle cycles
system.cpu.numCycles                               20                       # number of cpu cycles simulated
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.num_busy_cycles                         20                       # Number of busy cycles
system.cpu.num_cc_register_reads                   11                       # number of times the CC registers were read
system.cpu.num_cc_register_writes                   8                       # number of times the CC registers were written
system.cpu.num_conditional_control_insts            2                       # number of instructions that are conditional controls
system.cpu.num_fp_alu_accesses                      0                       # Number of float alu accesses
system.cpu.num_fp_insts                             0                       # number of float instructions
system.cpu.num_fp_register_reads                    0                       # number of times the floating registers were read
system.cpu.num_fp_register_writes                   0                       # number of times the floating registers were written
system.cpu.num_func_calls                           0                       # number of times a function call or return occured
system.cpu.num_idle_cycles                          0                       # Number of idle cycles
system.cpu.num_int_alu_accesses                    16                       # Number of integer alu accesses
system.cpu.num_int_insts                           16                       # number of integer instructions
system.cpu.num_int_register_reads                  32                       # number of times the integer registers were read
system.cpu.num_int_register_writes                 14                       # number of times the integer registers were written
system.cpu.num_load_insts                           5                       # Number of load instructions
system.cpu.num_mem_refs                             5                       # number of memory refs
system.cpu.num_store_insts                          0                       # Number of store instructions
system.cpu.num_vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu.num_vec_insts                            0                       # number of vector instructions
system.cpu.num_vec_register_reads                   0                       # number of times the vector registers were read
system.cpu.num_vec_register_writes                  0                       # number of times the vector registers were written
system.cpu.op_class::No_OpClass                     0      0.00%      0.00% # Class of executed instruction
system.cpu.op_class::IntAlu                        11     68.75%     68.75% # Class of executed instruction
system.cpu.op_class::IntMult                        0      0.00%     68.75% # Class of executed instruction
system.cpu.op_class::IntDiv                         0      0.00%     68.75% # Class of executed instruction
system.cpu.op_class::FloatAdd                       0      0.00%     68.75% # Class of executed instruction
system.cpu.op_class::FloatCmp                       0      0.00%     68.75% # Class of executed instruction
system.cpu.op_class::FloatCvt                       0      0.00%     68.75% # Class of executed instruction
system.cpu.op_class::FloatMult                      0      0.00%     68.75% # Class of executed instruction
system.cpu.op_class::FloatMultAcc                   0      0.00%     68.75% # Class of executed instruction
system.cpu.op_class::FloatDiv                       0      0.00%     68.75% # Class of executed instruction
system.cpu.op_class::FloatMisc                      0      0.00%     68.75% # Class of executed instruction
system.cpu.op_class::FloatSqrt                      0      0.00%     68.75% # Class of executed instruction
system.cpu.op_class::SimdAdd                        0      0.00%     68.75% # Class of executed instruction
system.cpu.op_class::SimdAddAcc                     0      0.00%     68.75% # Class of executed instruction
system.cpu.op_class::SimdAlu                        0      0.00%     68.75% # Class of executed instruction
system.cpu.op_class::SimdCmp                        0      0.00%     68.75% # Class of executed instruction
system.cpu.op_class::SimdCvt                        0      0.00%     68.75% # Class of executed instruction
system.cpu.op_class::SimdMisc                       0      0.00%     68.75% # Class of executed instruction
system.cpu.op_class::SimdMult                       0      0.00%     68.75% # Class of executed instruction
system.cpu.op_class::SimdMultAcc                    0      0.00%     68.75% # Class of executed instruction
system.cpu.op_class::SimdShift                      0      0.00%     68.75% # Class of executed instruction
system.cpu.op_class::SimdShiftAcc                   0      0.00%     68.75% # Class of executed instruction
system.cpu.op_class::SimdDiv                        0      0.00%     68.75% # Class of executed instruction
system.cpu.op_class::SimdSqrt                       0      0.00%     68.75% # Class of executed instruction
system.cpu.op_class::SimdFloatAdd                   0      0.00%     68.75% # Class of executed instruction
system.cpu.op_class::SimdFloatAlu                   0      0.00%     68.75% # Class of executed instruction
system.cpu.op_class::SimdFloatCmp                   0      0.00%     68.75% # Class of executed instruction
system.cpu.op_class::SimdFloatCvt                   0      0.00%     68.75% # Class of executed instruction
system.cpu.op_class::SimdFloatDiv                   0      0.00%     68.75% # Class of executed instruction
system.cpu.op_class::SimdFloatMisc                  0      0.00%     68.75% # Class of executed instruction
system.cpu.op_class::SimdFloatMult                  0      0.00%     68.75% # Class of executed instruction
system.cpu.op_class::SimdFloatMultAcc               0      0.00%     68.75% # Class of executed instruction
system.cpu.op_class::SimdFloatSqrt                  0      0.00%     68.75% # Class of executed instruction
system.cpu.op_class::SimdReduceAdd                  0      0.00%     68.75% # Class of executed instruction
system.cpu.op_class::SimdReduceAlu                  0      0.00%     68.75% # Class of executed instruction
system.cpu.op_class::SimdReduceCmp                  0      0.00%     68.75% # Class of executed instruction
system.cpu.op_class::SimdFloatReduceAdd             0      0.00%     68.75% # Class of executed instruction
system.cpu.op_class::SimdFloatReduceCmp             0      0.00%     68.75% # Class of executed instruction
system.cpu.op_class::SimdAes                        0      0.00%     68.75% # Class of executed instruction
system.cpu.op_class::SimdAesMix                     0      0.00%     68.75% # Class of executed instruction
system.cpu.op_class::SimdSha1Hash                   0      0.00%     68.75% # Class of executed instruction
system.cpu.op_class::SimdSha1Hash2                  0      0.00%     68.75% # Class of executed instruction
system.cpu.op_class::SimdSha256Hash                 0      0.00%     68.75% # Class of executed instruction
system.cpu.op_class::SimdSha256Hash2                0      0.00%     68.75% # Class of executed instruction
system.cpu.op_class::SimdShaSigma2                  0      0.00%     68.75% # Class of executed instruction
system.cpu.op_class::SimdShaSigma3                  0      0.00%     68.75% # Class of executed instruction
system.cpu.op_class::SimdPredAlu                    0      0.00%     68.75% # Class of executed instruction
system.cpu.op_class::MemRead                        5     31.25%    100.00% # Class of executed instruction
system.cpu.op_class::MemWrite                       0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::FloatMemRead                   0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::FloatMemWrite                  0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::IprAccess                      0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::InstPrefetch                   0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::total                         16                       # Class of executed instruction
system.cpu.workload.numSyscalls                     0                       # Number of system calls
system.l2.prefetcher.num_hwpf_issued          1905450                       # number of hwpf issued
system.l2.prefetcher.pfBufferHit                    1                       # number of redundant prefetches already in prefetch queue
system.l2.prefetcher.pfIdentified             1905707                       # number of prefetch candidates identified
system.l2.prefetcher.pfInCache                      0                       # number of redundant prefetches already in cache/mshr dropped
system.l2.prefetcher.pfRemovedFull                  0                       # number of prefetches dropped due to prefetch queue size
system.l2.prefetcher.pfSpanPage                632081                       # number of prefetches that crossed the page
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests      3045882                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests       6095879                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.switch_cpus.branchPred.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus.branchPred.BTBHitPct      0.000000                       # BTB Hit Percentage
system.switch_cpus.branchPred.BTBHits               0                       # Number of BTB hits
system.switch_cpus.branchPred.BTBLookups       941166                       # Number of BTB lookups
system.switch_cpus.branchPred.RASInCorrect            0                       # Number of incorrect RAS predictions.
system.switch_cpus.branchPred.condIncorrect         9760                       # Number of conditional branches incorrect
system.switch_cpus.branchPred.condPredicted      2675122                       # Number of conditional branches predicted
system.switch_cpus.branchPred.indirectHits       936275                       # Number of indirect target hits.
system.switch_cpus.branchPred.indirectLookups       941166                       # Number of indirect predictor lookups.
system.switch_cpus.branchPred.indirectMisses         4891                       # Number of indirect misses.
system.switch_cpus.branchPred.lookups         2675139                       # Number of BP lookups
system.switch_cpus.branchPred.usedRAS               3                       # Number of times the RAS was used to get a target.
system.switch_cpus.branchPredindirectMispredicted          234                       # Number of mispredicted indirect branches.
system.switch_cpus.cc_regfile_reads          13401365                       # number of cc regfile reads
system.switch_cpus.cc_regfile_writes          8267361                       # number of cc regfile writes
system.switch_cpus.commit.amos                      0                       # Number of atomic instructions committed
system.switch_cpus.commit.branchMispredicts         9782                       # The number of times a branch was mispredicted
system.switch_cpus.commit.branches            2499612                       # Number of branches committed
system.switch_cpus.commit.bw_lim_events        383245                       # number cycles where commit BW limit reached
system.switch_cpus.commit.commitSquashedInsts       882689                       # The number of squashed insts skipped by commit
system.switch_cpus.commit.committedInsts     10000000                       # Number of instructions committed
system.switch_cpus.commit.committedOps       18252454                       # Number of ops (including micro ops) committed
system.switch_cpus.commit.committed_per_cycle::samples    162553256                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::mean     0.112286                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::stdev     0.632520                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::0    154779595     95.22%     95.22% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::1      3192737      1.96%     97.18% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::2      2100971      1.29%     98.47% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::3      1132019      0.70%     99.17% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::4       659053      0.41%     99.58% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::5        94709      0.06%     99.63% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::6       190488      0.12%     99.75% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::7        20439      0.01%     99.76% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::8       383245      0.24%    100.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::total    162553256                       # Number of insts commited each cycle
system.switch_cpus.commit.fp_insts                  0                       # Number of committed floating point instructions.
system.switch_cpus.commit.function_calls            0                       # Number of function calls committed.
system.switch_cpus.commit.int_insts          18252232                       # Number of committed integer instructions.
system.switch_cpus.commit.loads               5000554                       # Number of loads committed
system.switch_cpus.commit.membars                   0                       # Number of memory barriers committed
system.switch_cpus.commit.op_class_0::No_OpClass            0      0.00%      0.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IntAlu     13251456     72.60%     72.60% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IntMult            0      0.00%     72.60% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IntDiv            0      0.00%     72.60% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatAdd            0      0.00%     72.60% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatCmp            0      0.00%     72.60% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatCvt            0      0.00%     72.60% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMult            0      0.00%     72.60% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMultAcc            0      0.00%     72.60% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatDiv            0      0.00%     72.60% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMisc            0      0.00%     72.60% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatSqrt            0      0.00%     72.60% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAdd            0      0.00%     72.60% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAddAcc            0      0.00%     72.60% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAlu            0      0.00%     72.60% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdCmp            0      0.00%     72.60% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdCvt            0      0.00%     72.60% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdMisc            0      0.00%     72.60% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdMult            0      0.00%     72.60% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdMultAcc            0      0.00%     72.60% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShift            0      0.00%     72.60% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShiftAcc            0      0.00%     72.60% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdDiv            0      0.00%     72.60% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSqrt            0      0.00%     72.60% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatAdd            0      0.00%     72.60% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatAlu            0      0.00%     72.60% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatCmp            0      0.00%     72.60% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatCvt            0      0.00%     72.60% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatDiv            0      0.00%     72.60% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatMisc            0      0.00%     72.60% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatMult            0      0.00%     72.60% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatMultAcc            0      0.00%     72.60% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatSqrt            0      0.00%     72.60% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdReduceAdd            0      0.00%     72.60% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdReduceAlu            0      0.00%     72.60% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdReduceCmp            0      0.00%     72.60% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     72.60% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     72.60% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAes            0      0.00%     72.60% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAesMix            0      0.00%     72.60% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSha1Hash            0      0.00%     72.60% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSha1Hash2            0      0.00%     72.60% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSha256Hash            0      0.00%     72.60% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSha256Hash2            0      0.00%     72.60% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShaSigma2            0      0.00%     72.60% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShaSigma3            0      0.00%     72.60% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdPredAlu            0      0.00%     72.60% # Class of committed instruction
system.switch_cpus.commit.op_class_0::MemRead      5000554     27.40%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::MemWrite          444      0.00%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMemRead            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMemWrite            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::total     18252454                       # Class of committed instruction
system.switch_cpus.commit.refs                5000998                       # Number of memory references committed
system.switch_cpus.commit.swp_count                 0                       # Number of s/w prefetches committed
system.switch_cpus.commit.vec_insts                 0                       # Number of committed Vector instructions.
system.switch_cpus.committedInsts            10000000                       # Number of Instructions Simulated
system.switch_cpus.committedOps              18252454                       # Number of Ops (including micro ops) Simulated
system.switch_cpus.cpi                      16.266995                       # CPI: Cycles Per Instruction
system.switch_cpus.cpi_total                16.266995                       # CPI: Total CPI of All Threads
system.switch_cpus.decode.BlockedCycles     159471724                       # Number of cycles decode is blocked
system.switch_cpus.decode.DecodedInsts       19213747                       # Number of instructions handled by decode
system.switch_cpus.decode.IdleCycles           777503                       # Number of cycles decode is idle
system.switch_cpus.decode.RunCycles            129242                       # Number of cycles decode is running
system.switch_cpus.decode.SquashCycles           9788                       # Number of cycles decode is squashing
system.switch_cpus.decode.UnblockCycles       2280492                       # Number of cycles decode is unblocking
system.switch_cpus.dtb.rdAccesses             5053027                       # TLB accesses on read requests
system.switch_cpus.dtb.rdMisses                 64061                       # TLB misses on read requests
system.switch_cpus.dtb.wrAccesses                2552                       # TLB accesses on write requests
system.switch_cpus.dtb.wrMisses                   224                       # TLB misses on write requests
system.switch_cpus.fetch.Branches             2675139                       # Number of branches that fetch encountered
system.switch_cpus.fetch.CacheLines           1600785                       # Number of cache lines fetched
system.switch_cpus.fetch.Cycles             161054758                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus.fetch.IcacheSquashes           849                       # Number of outstanding Icache misses that were squashed
system.switch_cpus.fetch.Insts               10729594                       # Number of instructions fetch has processed
system.switch_cpus.fetch.MiscStallCycles           22                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.switch_cpus.fetch.PendingTrapStallCycles          141                       # Number of stall cycles due to pending traps
system.switch_cpus.fetch.SquashCycles           19576                       # Number of cycles fetch has spent squashing
system.switch_cpus.fetch.branchRate          0.016445                       # Number of branch fetches per cycle
system.switch_cpus.fetch.icacheStallCycles      1604048                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus.fetch.predictedBranches       936278                       # Number of branches that fetch has predicted taken
system.switch_cpus.fetch.rate                0.065959                       # Number of inst fetches per cycle
system.switch_cpus.fetch.rateDist::samples    162668757                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::mean      0.120231                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::stdev     0.875706                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::0        159115523     97.82%     97.82% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::1            41676      0.03%     97.84% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::2           685374      0.42%     98.26% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::3            41287      0.03%     98.29% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::4           652416      0.40%     98.69% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::5            41311      0.03%     98.71% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::6           747403      0.46%     99.17% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::7            29191      0.02%     99.19% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::8          1314576      0.81%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::total    162668757                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fp_regfile_writes               56                       # number of floating regfile writes
system.switch_cpus.idleCycles                    1193                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus.iew.branchMispredicts         9822                       # Number of branch mispredicts detected at execute
system.switch_cpus.iew.exec_branches          2504486                       # Number of branches executed
system.switch_cpus.iew.exec_nop                     0                       # number of nop insts executed
system.switch_cpus.iew.exec_rate             0.114825                       # Inst execution rate
system.switch_cpus.iew.exec_refs              5143790                       # number of memory reference insts executed
system.switch_cpus.iew.exec_stores               2552                       # Number of stores executed
system.switch_cpus.iew.exec_swp                     0                       # number of swp insts executed
system.switch_cpus.iew.iewBlockCycles       129978210                       # Number of cycles IEW is blocking
system.switch_cpus.iew.iewDispLoadInsts       5241951                       # Number of dispatched load instructions
system.switch_cpus.iew.iewDispNonSpecInsts            0                       # Number of dispatched non-speculative instructions
system.switch_cpus.iew.iewDispSquashedInsts           57                       # Number of squashed instructions skipped by dispatch
system.switch_cpus.iew.iewDispStoreInsts         4796                       # Number of dispatched store instructions
system.switch_cpus.iew.iewDispatchedInsts     19135198                       # Number of instructions dispatched to IQ
system.switch_cpus.iew.iewExecLoadInsts       5141238                       # Number of load instructions executed
system.switch_cpus.iew.iewExecSquashedInsts         6498                       # Number of squashed instructions skipped in execute
system.switch_cpus.iew.iewExecutedInsts      18678612                       # Number of executed instructions
system.switch_cpus.iew.iewIQFullEvents         530124                       # Number of times the IQ has become full, causing a stall
system.switch_cpus.iew.iewIdleCycles                0                       # Number of cycles IEW is idle
system.switch_cpus.iew.iewLSQFullEvents        559510                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus.iew.iewSquashCycles           9788                       # Number of cycles IEW is squashing
system.switch_cpus.iew.iewUnblockCycles       2528885                       # Number of cycles IEW is unblocking
system.switch_cpus.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus.iew.lsq.thread0.cacheBlocked        80564                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus.iew.lsq.thread0.forwLoads          566                       # Number of loads that had data forwarded from stores
system.switch_cpus.iew.lsq.thread0.ignoredResponses            0                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus.iew.lsq.thread0.memOrderViolation           42                       # Number of memory ordering violations
system.switch_cpus.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus.iew.lsq.thread0.squashedLoads       241371                       # Number of loads squashed
system.switch_cpus.iew.lsq.thread0.squashedStores         4352                       # Number of stores squashed
system.switch_cpus.iew.memOrderViolationEvents           42                       # Number of memory order violations
system.switch_cpus.iew.predictedNotTakenIncorrect         6883                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus.iew.predictedTakenIncorrect         2939                       # Number of branches that were predicted taken incorrectly
system.switch_cpus.iew.wb_consumers          20366336                       # num instructions consuming a value
system.switch_cpus.iew.wb_count              18571220                       # cumulative count of insts written-back
system.switch_cpus.iew.wb_fanout             0.625338                       # average fanout of values written-back
system.switch_cpus.iew.wb_producers          12735840                       # num instructions producing a value
system.switch_cpus.iew.wb_rate               0.114165                       # insts written-back per cycle
system.switch_cpus.iew.wb_sent               18571746                       # cumulative count of insts sent to commit
system.switch_cpus.int_regfile_reads         24446293                       # number of integer regfile reads
system.switch_cpus.int_regfile_writes        16063964                       # number of integer regfile writes
system.switch_cpus.ipc                       0.061474                       # IPC: Instructions Per Cycle
system.switch_cpus.ipc_total                 0.061474                       # IPC: Total IPC of All Threads
system.switch_cpus.iq.FU_type_0::No_OpClass          157      0.00%      0.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntAlu      13540517     72.47%     72.47% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntMult            1      0.00%     72.47% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntDiv             0      0.00%     72.47% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatAdd            0      0.00%     72.47% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatCmp            0      0.00%     72.47% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatCvt            0      0.00%     72.47% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMult            0      0.00%     72.47% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMultAcc            0      0.00%     72.47% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatDiv            0      0.00%     72.47% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMisc            0      0.00%     72.47% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatSqrt            0      0.00%     72.47% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAdd            0      0.00%     72.47% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAddAcc            0      0.00%     72.47% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAlu            0      0.00%     72.47% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdCmp            0      0.00%     72.47% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdCvt            0      0.00%     72.47% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMisc            0      0.00%     72.47% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMult            0      0.00%     72.47% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMultAcc            0      0.00%     72.47% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShift            0      0.00%     72.47% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShiftAcc            0      0.00%     72.47% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdDiv            0      0.00%     72.47% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSqrt            0      0.00%     72.47% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatAdd            0      0.00%     72.47% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatAlu            0      0.00%     72.47% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatCmp            0      0.00%     72.47% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatCvt            0      0.00%     72.47% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatDiv            0      0.00%     72.47% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMisc            0      0.00%     72.47% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMult            0      0.00%     72.47% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     72.47% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatSqrt            0      0.00%     72.47% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdReduceAdd            0      0.00%     72.47% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdReduceAlu            0      0.00%     72.47% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdReduceCmp            0      0.00%     72.47% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     72.47% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     72.47% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAes            0      0.00%     72.47% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAesMix            0      0.00%     72.47% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha1Hash            0      0.00%     72.47% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha1Hash2            0      0.00%     72.47% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha256Hash            0      0.00%     72.47% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha256Hash2            0      0.00%     72.47% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShaSigma2            0      0.00%     72.47% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShaSigma3            0      0.00%     72.47% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdPredAlu            0      0.00%     72.47% # Type of FU issued
system.switch_cpus.iq.FU_type_0::MemRead      5141845     27.52%     99.99% # Type of FU issued
system.switch_cpus.iq.FU_type_0::MemWrite         2590      0.01%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMemRead            0      0.00%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMemWrite            0      0.00%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::total       18685110                       # Type of FU issued
system.switch_cpus.iq.fp_alu_accesses               0                       # Number of floating point alu accesses
system.switch_cpus.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus.iq.fu_busy_cnt                 268                       # FU busy when requested
system.switch_cpus.iq.fu_busy_rate           0.000014                       # FU busy rate (busy events/executed inst)
system.switch_cpus.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntAlu              14      5.22%      5.22% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntMult              0      0.00%      5.22% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntDiv               0      0.00%      5.22% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatAdd             0      0.00%      5.22% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatCmp             0      0.00%      5.22% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatCvt             0      0.00%      5.22% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMult            0      0.00%      5.22% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMultAcc            0      0.00%      5.22% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatDiv             0      0.00%      5.22% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMisc            0      0.00%      5.22% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatSqrt            0      0.00%      5.22% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAdd              0      0.00%      5.22% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAddAcc            0      0.00%      5.22% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAlu              0      0.00%      5.22% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdCmp              0      0.00%      5.22% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdCvt              0      0.00%      5.22% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMisc             0      0.00%      5.22% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMult             0      0.00%      5.22% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMultAcc            0      0.00%      5.22% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShift            0      0.00%      5.22% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShiftAcc            0      0.00%      5.22% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdDiv              0      0.00%      5.22% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSqrt             0      0.00%      5.22% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatAdd            0      0.00%      5.22% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatAlu            0      0.00%      5.22% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatCmp            0      0.00%      5.22% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatCvt            0      0.00%      5.22% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatDiv            0      0.00%      5.22% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMisc            0      0.00%      5.22% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMult            0      0.00%      5.22% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMultAcc            0      0.00%      5.22% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatSqrt            0      0.00%      5.22% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdReduceAdd            0      0.00%      5.22% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdReduceAlu            0      0.00%      5.22% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdReduceCmp            0      0.00%      5.22% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatReduceAdd            0      0.00%      5.22% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatReduceCmp            0      0.00%      5.22% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAes              0      0.00%      5.22% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAesMix            0      0.00%      5.22% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha1Hash            0      0.00%      5.22% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha1Hash2            0      0.00%      5.22% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha256Hash            0      0.00%      5.22% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha256Hash2            0      0.00%      5.22% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShaSigma2            0      0.00%      5.22% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShaSigma3            0      0.00%      5.22% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdPredAlu            0      0.00%      5.22% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::MemRead            173     64.55%     69.78% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::MemWrite            81     30.22%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMemRead            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMemWrite            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.int_alu_accesses       18685221                       # Number of integer alu accesses
system.switch_cpus.iq.int_inst_queue_reads    200039388                       # Number of integer instruction queue reads
system.switch_cpus.iq.int_inst_queue_wakeup_accesses     18571220                       # Number of integer instruction queue wakeup accesses
system.switch_cpus.iq.int_inst_queue_writes     20017852                       # Number of integer instruction queue writes
system.switch_cpus.iq.iqInstsAdded           19135198                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus.iq.iqInstsIssued          18685110                       # Number of instructions issued
system.switch_cpus.iq.iqSquashedInstsExamined       882648                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus.iq.iqSquashedInstsIssued          143                       # Number of squashed instructions issued
system.switch_cpus.iq.iqSquashedOperandsExamined      2003118                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus.iq.issued_per_cycle::samples    162668757                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::mean     0.114866                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::stdev     0.454636                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::0    150176830     92.32%     92.32% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::1      8385958      5.16%     97.48% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::2      2238698      1.38%     98.85% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::3      1682358      1.03%     99.89% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::4       154532      0.09%     99.98% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::5        27445      0.02%    100.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::6         1370      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::7         1419      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::8          147      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::total    162668757                       # Number of insts issued each cycle
system.switch_cpus.iq.rate                   0.114865                       # Inst issue rate
system.switch_cpus.iq.vec_alu_accesses              0                       # Number of vector alu accesses
system.switch_cpus.iq.vec_inst_queue_reads            0                       # Number of vector instruction queue reads
system.switch_cpus.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.switch_cpus.iq.vec_inst_queue_writes            0                       # Number of vector instruction queue writes
system.switch_cpus.itb.rdAccesses                   0                       # TLB accesses on read requests
system.switch_cpus.itb.rdMisses                     0                       # TLB misses on read requests
system.switch_cpus.itb.wrAccesses             1600810                       # TLB accesses on write requests
system.switch_cpus.itb.wrMisses                    27                       # TLB misses on write requests
system.switch_cpus.memDep0.conflictingLoads          750                       # Number of conflicting loads.
system.switch_cpus.memDep0.conflictingStores          221                       # Number of conflicting stores.
system.switch_cpus.memDep0.insertedLoads      5241951                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus.memDep0.insertedStores         4796                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus.misc_regfile_reads        10265431                       # number of misc regfile reads
system.switch_cpus.misc_regfile_writes              1                       # number of misc regfile writes
system.switch_cpus.numCycles                162669950                       # number of cpu cycles simulated
system.switch_cpus.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus.numWorkItemsStarted              0                       # number of work items this cpu started
system.switch_cpus.rename.BlockCycles       149117063                       # Number of cycles rename is blocking
system.switch_cpus.rename.CommittedMaps      24003739                       # Number of HB maps that are committed
system.switch_cpus.rename.IQFullEvents        9947544                       # Number of times rename has blocked due to IQ full
system.switch_cpus.rename.IdleCycles          1192470                       # Number of cycles rename is idle
system.switch_cpus.rename.LQFullEvents        1234853                       # Number of times rename has blocked due to LQ full
system.switch_cpus.rename.ROBFullEvents          6762                       # Number of times rename has blocked due to ROB full
system.switch_cpus.rename.RenameLookups      49870727                       # Number of register rename lookups that rename has made
system.switch_cpus.rename.RenamedInsts       19163057                       # Number of instructions processed by rename
system.switch_cpus.rename.RenamedOperands     25200889                       # Number of destination operands rename has renamed
system.switch_cpus.rename.RunCycles           1393662                       # Number of cycles rename is running
system.switch_cpus.rename.SquashCycles           9788                       # Number of cycles rename is squashing
system.switch_cpus.rename.UnblockCycles      10955766                       # Number of cycles rename is unblocking
system.switch_cpus.rename.UndoneMaps          1197019                       # Number of HB maps that are undone due to squashing
system.switch_cpus.rename.int_rename_lookups     25342604                       # Number of integer rename lookups
system.switch_cpus.rename.serializeStallCycles            0                       # count of cycles rename stalled for serializing inst
system.switch_cpus.rename.serializingInsts            0                       # count of serializing insts renamed
system.switch_cpus.rename.skidInsts          15031942                       # count of insts added to the skid buffer
system.switch_cpus.rename.tempSerializingInsts            0                       # count of temporary serializing insts renamed
system.switch_cpus.rob.rob_reads            181305154                       # The number of ROB reads
system.switch_cpus.rob.rob_writes            38385910                       # The number of ROB writes
system.switch_cpus.timesIdled                      14                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.tol2bus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests      3043855                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops          442                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests      6088754                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops            442                       # Total number of snoops made to the snoop filter.
system.membus.pwrStateResidencyTicks::UNDEFINED 258544136530000                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp            3049775                       # Transaction distribution
system.membus.trans_dist::WritebackDirty          444                       # Transaction distribution
system.membus.trans_dist::CleanEvict          3045438                       # Transaction distribution
system.membus.trans_dist::ReadExReq               221                       # Transaction distribution
system.membus.trans_dist::ReadExResp              221                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq       3049776                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port      9145875                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::total      9145875                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                9145875                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port    195228160                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::total    195228160                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total               195228160                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples           3049997                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                 3049997    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total             3049997                       # Request fanout histogram
system.membus.reqLayer2.occupancy          6665109592                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               8.2                       # Layer utilization (%)
system.membus.respLayer1.occupancy        15713444151                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization             19.3                       # Layer utilization (%)
system.switch_cpus.pwrStateResidencyTicks::OFF  81334985000                       # Cumulative time (in ticks) in various power states
system.switch_cpus.dtb.walker.pwrStateResidencyTicks::UNDEFINED 258544136530000                       # Cumulative time (in ticks) in various power states
system.switch_cpus.itb.walker.pwrStateResidencyTicks::UNDEFINED 258544136530000                       # Cumulative time (in ticks) in various power states
system.tol2bus.pwrStateResidencyTicks::UNDEFINED 258544136530000                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp           3044675                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty          897                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict         6088858                       # Transaction distribution
system.tol2bus.trans_dist::HardPFReq          2565869                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq              221                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp             221                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq            17                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq      3044661                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side::system.l2.cpu_side           34                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side::system.l2.cpu_side      9133616                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total               9133650                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side::system.l2.cpu_side         1088                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side::system.l2.cpu_side    194901248                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total              194902336                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                         5611769                       # Total snoops (count)
system.tol2bus.snoopTraffic                     28416                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples          8656668                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.000051                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.007145                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                8656226     99.99%     99.99% # Request fanout histogram
system.tol2bus.snoop_fanout::1                    442      0.01%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol2bus.snoop_fanout::total            8656668                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy         3044826500                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              3.7                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy        4567311000                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             5.6                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy             22999                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.0                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.l2.pwrStateResidencyTicks::UNDEFINED 258544136530000                       # Cumulative time (in ticks) in various power states
system.l2.demand_hits::.switch_cpus.data      1491650                       # number of demand (read+write) hits
system.l2.demand_hits::total                  1491650                       # number of demand (read+write) hits
system.l2.overall_hits::.switch_cpus.data      1491650                       # number of overall hits
system.l2.overall_hits::total                 1491650                       # number of overall hits
system.l2.demand_misses::.cpu.inst                  2                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu.data                  5                       # number of demand (read+write) misses
system.l2.demand_misses::.switch_cpus.inst           15                       # number of demand (read+write) misses
system.l2.demand_misses::.switch_cpus.data      1553227                       # number of demand (read+write) misses
system.l2.demand_misses::total                1553249                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu.inst                 2                       # number of overall misses
system.l2.overall_misses::.cpu.data                 5                       # number of overall misses
system.l2.overall_misses::.switch_cpus.inst           15                       # number of overall misses
system.l2.overall_misses::.switch_cpus.data      1553227                       # number of overall misses
system.l2.overall_misses::total               1553249                       # number of overall misses
system.l2.demand_miss_latency::.switch_cpus.inst      1209000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.switch_cpus.data 130955181500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total     130956390500                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.switch_cpus.inst      1209000                       # number of overall miss cycles
system.l2.overall_miss_latency::.switch_cpus.data 130955181500                       # number of overall miss cycles
system.l2.overall_miss_latency::total    130956390500                       # number of overall miss cycles
system.l2.demand_accesses::.cpu.inst                2                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu.data                5                       # number of demand (read+write) accesses
system.l2.demand_accesses::.switch_cpus.inst           15                       # number of demand (read+write) accesses
system.l2.demand_accesses::.switch_cpus.data      3044877                       # number of demand (read+write) accesses
system.l2.demand_accesses::total              3044899                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu.inst               2                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu.data               5                       # number of overall (read+write) accesses
system.l2.overall_accesses::.switch_cpus.inst           15                       # number of overall (read+write) accesses
system.l2.overall_accesses::.switch_cpus.data      3044877                       # number of overall (read+write) accesses
system.l2.overall_accesses::total             3044899                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu.inst               1                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu.data               1                       # miss rate for demand accesses
system.l2.demand_miss_rate::.switch_cpus.inst            1                       # miss rate for demand accesses
system.l2.demand_miss_rate::.switch_cpus.data     0.510112                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.510115                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu.inst              1                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu.data              1                       # miss rate for overall accesses
system.l2.overall_miss_rate::.switch_cpus.inst            1                       # miss rate for overall accesses
system.l2.overall_miss_rate::.switch_cpus.data     0.510112                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.510115                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.switch_cpus.inst        80600                       # average overall miss latency
system.l2.demand_avg_miss_latency::.switch_cpus.data 84311.682388                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 84311.266577                       # average overall miss latency
system.l2.overall_avg_miss_latency::.switch_cpus.inst        80600                       # average overall miss latency
system.l2.overall_avg_miss_latency::.switch_cpus.data 84311.682388                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 84311.266577                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.unused_prefetches                      5176                       # number of HardPF blocks evicted w/o reference
system.l2.writebacks::.writebacks                 444                       # number of writebacks
system.l2.writebacks::total                       444                       # number of writebacks
system.l2.demand_mshr_hits::.switch_cpus.data        30410                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::total               30410                       # number of demand (read+write) MSHR hits
system.l2.overall_mshr_hits::.switch_cpus.data        30410                       # number of overall MSHR hits
system.l2.overall_mshr_hits::total              30410                       # number of overall MSHR hits
system.l2.demand_mshr_misses::.switch_cpus.inst           15                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.switch_cpus.data      1522817                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total           1522832                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.l2.prefetcher      1527159                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.switch_cpus.inst           15                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.switch_cpus.data      1522817                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total          3049991                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.switch_cpus.inst      1059000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.switch_cpus.data 114371957500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total 114373016500                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.l2.prefetcher  98916596322                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.switch_cpus.inst      1059000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.switch_cpus.data 114371957500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total 213289612822                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.switch_cpus.inst            1                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.switch_cpus.data     0.500124                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.500126                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.l2.prefetcher          inf                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.switch_cpus.inst            1                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.switch_cpus.data     0.500124                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      1.001672                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.switch_cpus.inst        70600                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.switch_cpus.data 75105.516618                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 75105.472239                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.l2.prefetcher 64771.642194                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.switch_cpus.inst        70600                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.switch_cpus.data 75105.516618                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 69931.226952                       # average overall mshr miss latency
system.l2.replacements                        3045900                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks          453                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total              453                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks          453                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total          453                       # number of WritebackDirty accesses(hits+misses)
system.l2.CleanEvict_mshr_misses::.writebacks          424                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_misses::total           424                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_miss_rate::.writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l2.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l2.HardPFReq_mshr_misses::.l2.prefetcher      1527159                       # number of HardPFReq MSHR misses
system.l2.HardPFReq_mshr_misses::total        1527159                       # number of HardPFReq MSHR misses
system.l2.HardPFReq_mshr_miss_latency::.l2.prefetcher  98916596322                       # number of HardPFReq MSHR miss cycles
system.l2.HardPFReq_mshr_miss_latency::total  98916596322                       # number of HardPFReq MSHR miss cycles
system.l2.HardPFReq_mshr_miss_rate::.l2.prefetcher          inf                       # mshr miss rate for HardPFReq accesses
system.l2.HardPFReq_mshr_miss_rate::total          inf                       # mshr miss rate for HardPFReq accesses
system.l2.HardPFReq_avg_mshr_miss_latency::.l2.prefetcher 64771.642194                       # average HardPFReq mshr miss latency
system.l2.HardPFReq_avg_mshr_miss_latency::total 64771.642194                       # average HardPFReq mshr miss latency
system.l2.ReadExReq_misses::.switch_cpus.data          221                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total                 221                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.switch_cpus.data     22833000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total      22833000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.switch_cpus.data          221                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total               221                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.switch_cpus.data            1                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total                1                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.switch_cpus.data 103316.742081                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 103316.742081                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_misses::.switch_cpus.data          221                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total            221                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.switch_cpus.data     20623000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total     20623000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.switch_cpus.data            1                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total            1                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.switch_cpus.data 93316.742081                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 93316.742081                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_misses::.cpu.inst            2                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::.switch_cpus.inst           15                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total               17                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.switch_cpus.inst      1209000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total      1209000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu.inst            2                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.switch_cpus.inst           15                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total             17                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu.inst            1                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::.switch_cpus.inst            1                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total             1                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.switch_cpus.inst        80600                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 71117.647059                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_misses::.switch_cpus.inst           15                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total           15                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.switch_cpus.inst      1059000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total      1059000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.switch_cpus.inst            1                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.882353                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.switch_cpus.inst        70600                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total        70600                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.switch_cpus.data      1491650                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total           1491650                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu.data            5                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::.switch_cpus.data      1553006                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total         1553011                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.switch_cpus.data 130932348500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total 130932348500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu.data            5                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::.switch_cpus.data      3044656                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total       3044661                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu.data            1                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::.switch_cpus.data     0.510076                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.510077                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.switch_cpus.data 84308.977879                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 84308.706442                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_hits::.switch_cpus.data        30410                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::total        30410                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_misses::.switch_cpus.data      1522596                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total      1522596                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.switch_cpus.data 114351334500                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total 114351334500                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.switch_cpus.data     0.500088                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.500087                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus.data 75102.873316                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 75102.873316                       # average ReadSharedReq mshr miss latency
system.l2.prefetcher.pwrStateResidencyTicks::UNDEFINED 258544136530000                       # Cumulative time (in ticks) in various power states
system.l2.tags.pwrStateResidencyTicks::UNDEFINED 258544136530000                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                  4093.175561                       # Cycle average of tags in use
system.l2.tags.total_refs                     7576090                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                   3045900                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      2.487308                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle              258462801545500                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.cpu.inst         0.003019                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.data         0.006684                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.l2.prefetcher  2016.006467                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.switch_cpus.inst     0.017212                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.switch_cpus.data  2077.142179                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.cpu.inst        0.000001                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.data        0.000002                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.l2.prefetcher     0.492189                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.switch_cpus.inst     0.000004                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.switch_cpus.data     0.507115                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.999310                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1022          1871                       # Occupied blocks per task id
system.l2.tags.occ_task_id_blocks::1024          2225                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1022::0          180                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1022::1         1559                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1022::2          132                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0          215                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1         1731                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2          279                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1022     0.456787                       # Percentage of cache occupancy per task id
system.l2.tags.occ_task_id_percent::1024     0.543213                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                  27405012                       # Number of tag accesses
system.l2.tags.data_accesses                 27405012                       # Number of data accesses
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED 258544136530000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.cpu.inst            128                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu.data            320                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.l2.prefetcher     97738176                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.switch_cpus.inst          960                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.switch_cpus.data     97460160                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total          195199744                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu.inst          128                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::.switch_cpus.inst          960                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total          1088                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks        28416                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total           28416                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.cpu.inst               2                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu.data               5                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.l2.prefetcher      1527159                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.switch_cpus.inst           15                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.switch_cpus.data      1522815                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total             3049996                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks          444                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total                444                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.cpu.inst              1574                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu.data              3934                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.l2.prefetcher   1201674482                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.switch_cpus.inst        11803                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.switch_cpus.data   1198256322                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total            2399948116                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu.inst         1574                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.switch_cpus.inst        11803                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total            13377                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks         349370                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total               349370                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks         349370                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.inst             1574                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.data             3934                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.l2.prefetcher   1201674482                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.switch_cpus.inst        11803                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.switch_cpus.data   1198256322                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total           2400297486                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples       229.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.l2.prefetcher::samples   1525648.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.switch_cpus.inst::samples        15.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.switch_cpus.data::samples   1519168.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.034432644500                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds           12                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds           12                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState             5735220                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState                186                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                     3049990                       # Number of read requests accepted
system.mem_ctrls.writeReqs                        444                       # Number of write requests accepted
system.mem_ctrls.readBursts                   3049990                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                      444                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                   5159                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                   215                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0            202688                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1            194541                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2            191562                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3            188429                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4            184951                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5            181576                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6            177112                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7            173694                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8            182251                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9            191665                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10           190290                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11           190169                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12           190364                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13           189915                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14           203871                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15           211753                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0                79                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1                42                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15               77                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       3.49                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      24.14                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                  45197061289                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                15224155000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat            102287642539                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     14843.87                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                33593.87                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                  2781076                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                     175                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 91.34                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                76.42                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6               3049990                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                  444                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                  875525                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                  633550                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                  458558                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                  379749                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                  293362                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                  189296                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                   92260                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                   62008                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                   34128                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                   20258                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                   2897                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                   1527                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                   1060                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                    652                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                      4                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                      4                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                     13                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                     13                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                     13                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                     13                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                     13                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                     13                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                     13                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                     13                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                     13                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                     13                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                     13                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                     13                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                     13                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                     13                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                     12                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                     12                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples       263773                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    738.817574                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   565.346791                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   374.996668                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127        21502      8.15%      8.15% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255        21896      8.30%     16.45% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383        24716      9.37%     25.82% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511        15076      5.72%     31.54% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639         7549      2.86%     34.40% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767         8334      3.16%     37.56% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895         4895      1.86%     39.42% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023         4516      1.71%     41.13% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151       155289     58.87%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total       263773                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples           12                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean   235969.500000                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean  231068.179360                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev  60059.668757                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::196608-212991            3     25.00%     25.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::212992-229375            6     50.00%     75.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::229376-245759            2     16.67%     91.67% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::409600-425983            1      8.33%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total            12                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples           12                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.500000                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.478137                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.904534                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16                9     75.00%     75.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18                3     25.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total            12                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM              194869184                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                  330176                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                   12672                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys               195199360                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys                28416                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                      2395.88                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                         0.16                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                   2399.94                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                      0.35                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                        18.72                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                    18.72                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    0.00                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                   81334910000                       # Total gap between requests
system.mem_ctrls.avgGap                      26663.39                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.l2.prefetcher     97641472                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.switch_cpus.inst          960                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.switch_cpus.data     97226752                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks        12672                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.l2.prefetcher 1200485522.927188158035                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.switch_cpus.inst 11803.038999761297                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.switch_cpus.data 1195386610.079291343689                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 155800.114796849113                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.l2.prefetcher      1527159                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.switch_cpus.inst           15                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.switch_cpus.data      1522816                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks          444                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.l2.prefetcher  51016925546                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.switch_cpus.inst       439500                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.switch_cpus.data  51270277493                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks 1725150436018                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.l2.prefetcher     33406.43                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.switch_cpus.inst     29300.00                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.switch_cpus.data     33668.07                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks 3885473955.00                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    91.34                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy            989996700                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy            526176750                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy         11068984920                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy             401940                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     6419914800.000001                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy      28971933210                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy       6835188960                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy        54812597280                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        673.911691                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE  17152112076                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF   2715700000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT  61467162924                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy            893378220                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy            474841785                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy         10671108420                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy             631620                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     6419914800.000001                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy      27809369190                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy       7814190720                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy        54083434755                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        664.946760                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE  19722744513                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF   2715700000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT  58896530487                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu.numPwrStateTransitions                   2                       # Number of power state transitions
system.cpu.pwrStateResidencyTicks::UNDEFINED 258462801545000                       # Cumulative time (in ticks) in various power states
system.cpu.pwrStateResidencyTicks::ON           10000                       # Cumulative time (in ticks) in various power states
system.cpu.pwrStateResidencyTicks::OFF    81334975000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED 258544136530000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst           11                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::.switch_cpus.inst      1600763                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total          1600774                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst           11                       # number of overall hits
system.cpu.icache.overall_hits::.switch_cpus.inst      1600763                       # number of overall hits
system.cpu.icache.overall_hits::total         1600774                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst            2                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::.switch_cpus.inst           22                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total             24                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst            2                       # number of overall misses
system.cpu.icache.overall_misses::.switch_cpus.inst           22                       # number of overall misses
system.cpu.icache.overall_misses::total            24                       # number of overall misses
system.cpu.icache.demand_miss_latency::.switch_cpus.inst      1551000                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total      1551000                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.switch_cpus.inst      1551000                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total      1551000                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst           13                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::.switch_cpus.inst      1600785                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total      1600798                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst           13                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::.switch_cpus.inst      1600785                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total      1600798                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.153846                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::.switch_cpus.inst     0.000014                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.000015                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.153846                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::.switch_cpus.inst     0.000014                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.000015                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.switch_cpus.inst        70500                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total        64625                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.switch_cpus.inst        70500                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total        64625                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.demand_mshr_hits::.switch_cpus.inst            7                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total            7                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::.switch_cpus.inst            7                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total            7                       # number of overall MSHR hits
system.cpu.icache.demand_mshr_misses::.switch_cpus.inst           15                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total           15                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.switch_cpus.inst           15                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total           15                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.switch_cpus.inst      1233000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total      1233000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.switch_cpus.inst      1233000                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total      1233000                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.switch_cpus.inst     0.000009                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.000009                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.switch_cpus.inst     0.000009                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.000009                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.switch_cpus.inst        82200                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total        82200                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.switch_cpus.inst        82200                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total        82200                       # average overall mshr miss latency
system.cpu.icache.replacements                      0                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst           11                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::.switch_cpus.inst      1600763                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total         1600774                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst            2                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::.switch_cpus.inst           22                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total            24                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.switch_cpus.inst      1551000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total      1551000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst           13                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::.switch_cpus.inst      1600785                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total      1600798                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.153846                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::.switch_cpus.inst     0.000014                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.000015                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.switch_cpus.inst        70500                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total        64625                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_hits::.switch_cpus.inst            7                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total            7                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_misses::.switch_cpus.inst           15                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total           15                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.switch_cpus.inst      1233000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total      1233000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.switch_cpus.inst     0.000009                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.000009                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.switch_cpus.inst        82200                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total        82200                       # average ReadReq mshr miss latency
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED 258544136530000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse             0.005344                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs                   0                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs                 0                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs                   nan                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle      258462801545500                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst     0.000629                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_blocks::.switch_cpus.inst     0.004714                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.000001                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::.switch_cpus.inst     0.000009                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.000010                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024           17                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4           17                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.033203                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses           3201613                       # Number of tag accesses
system.cpu.icache.tags.data_accesses          3201613                       # Number of data accesses
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED 258544136530000                       # Cumulative time (in ticks) in various power states
system.cpu.interrupts.clk_domain.clock           8000                       # Clock period in ticks
system.cpu.itb_walker_cache.pwrStateResidencyTicks::UNDEFINED 258544136530000                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.replacements            0                       # number of replacements
system.cpu.itb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED 258544136530000                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.itb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.itb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.itb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.itb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.itb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.itb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED 258544136530000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.pwrStateResidencyTicks::UNDEFINED 258544136530000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.replacements            0                       # number of replacements
system.cpu.dtb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED 258544136530000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.dtb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.dtb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.dtb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.dtb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED 258544136530000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.switch_cpus.data      1711580                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total          1711580                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.switch_cpus.data      1711580                       # number of overall hits
system.cpu.dcache.overall_hits::total         1711580                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data            5                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::.switch_cpus.data      3340867                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total        3340872                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data            5                       # number of overall misses
system.cpu.dcache.overall_misses::.switch_cpus.data      3340867                       # number of overall misses
system.cpu.dcache.overall_misses::total       3340872                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.switch_cpus.data 170803673000                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total 170803673000                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.switch_cpus.data 170803673000                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total 170803673000                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data            5                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::.switch_cpus.data      5052447                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total      5052452                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data            5                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::.switch_cpus.data      5052447                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total      5052452                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data            1                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::.switch_cpus.data     0.661237                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.661238                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data            1                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::.switch_cpus.data     0.661237                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.661238                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.switch_cpus.data 51125.553038                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 51125.476522                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.switch_cpus.data 51125.553038                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 51125.476522                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs      6790784                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs            242692                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs    27.981079                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks          453                       # number of writebacks
system.cpu.dcache.writebacks::total               453                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.switch_cpus.data       295990                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total       295990                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.switch_cpus.data       295990                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total       295990                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.switch_cpus.data      3044877                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total      3044877                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.switch_cpus.data      3044877                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total      3044877                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.switch_cpus.data 152163239000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total 152163239000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.switch_cpus.data 152163239000                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total 152163239000                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.switch_cpus.data     0.602654                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.602653                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.switch_cpus.data     0.602654                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.602653                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.switch_cpus.data 49973.525696                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 49973.525696                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.switch_cpus.data 49973.525696                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 49973.525696                       # average overall mshr miss latency
system.cpu.dcache.replacements                3043855                       # number of replacements
system.cpu.dcache.ReadReq_hits::.switch_cpus.data      1711357                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total         1711357                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data            5                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::.switch_cpus.data      3340646                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total       3340651                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.switch_cpus.data 170780177000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total 170780177000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data            5                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::.switch_cpus.data      5052003                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total      5052008                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data            1                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::.switch_cpus.data     0.661252                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.661252                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.switch_cpus.data 51121.901872                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 51121.825357                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.switch_cpus.data       295990                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total       295990                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.switch_cpus.data      3044656                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total      3044656                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.switch_cpus.data 152139964000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total 152139964000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.switch_cpus.data     0.602663                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.602663                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.switch_cpus.data 49969.508542                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 49969.508542                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.switch_cpus.data          223                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total            223                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.switch_cpus.data          221                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total          221                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.switch_cpus.data     23496000                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total     23496000                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.switch_cpus.data          444                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total          444                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.switch_cpus.data     0.497748                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.497748                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.switch_cpus.data 106316.742081                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 106316.742081                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_misses::.switch_cpus.data          221                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total          221                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.switch_cpus.data     23275000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total     23275000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.switch_cpus.data     0.497748                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.497748                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.switch_cpus.data 105316.742081                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 105316.742081                       # average WriteReq mshr miss latency
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED 258544136530000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse             0.322080                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs             4753731                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs           3043855                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs              1.561747                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle      258462801546000                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data     0.000001                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_blocks::.switch_cpus.data     0.322079                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.000000                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::.switch_cpus.data     0.000315                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.000315                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024         1024                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0          389                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          634                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2            1                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses          13149783                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses         13149783                       # Number of data accesses

---------- End Simulation Statistics   ----------

---------- Begin Simulation Statistics ----------
final_tick                               258784345686000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                  31303                       # Simulator instruction rate (inst/s)
host_mem_usage                                 867020                       # Number of bytes of host memory used
host_op_rate                                    57162                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                  1277.84                       # Real time elapsed on the host
host_tick_rate                              187980350                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                    40000009                       # Number of instructions simulated
sim_ops                                      73044456                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.240209                       # Number of seconds simulated
sim_ticks                                240209156000                       # Number of ticks simulated
system.cpu.committedInsts                           0                       # Number of instructions committed
system.cpu.committedOps                             0                       # Number of ops (including micro ops) committed
system.cpu.dtb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.dtb.rdMisses                             0                       # TLB misses on read requests
system.cpu.dtb.wrAccesses                           0                       # TLB accesses on write requests
system.cpu.dtb.wrMisses                             0                       # TLB misses on write requests
system.cpu.idle_fraction                            0                       # Percentage of idle cycles
system.cpu.itb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.itb.rdMisses                             0                       # TLB misses on read requests
system.cpu.itb.wrAccesses                           0                       # TLB accesses on write requests
system.cpu.itb.wrMisses                             0                       # TLB misses on write requests
system.cpu.not_idle_fraction                        1                       # Percentage of non-idle cycles
system.cpu.numCycles                                0                       # number of cpu cycles simulated
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.num_busy_cycles                          0                       # Number of busy cycles
system.cpu.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu.num_fp_alu_accesses                      0                       # Number of float alu accesses
system.cpu.num_fp_insts                             0                       # number of float instructions
system.cpu.num_fp_register_reads                    0                       # number of times the floating registers were read
system.cpu.num_fp_register_writes                   0                       # number of times the floating registers were written
system.cpu.num_func_calls                           0                       # number of times a function call or return occured
system.cpu.num_idle_cycles                          0                       # Number of idle cycles
system.cpu.num_int_alu_accesses                     0                       # Number of integer alu accesses
system.cpu.num_int_insts                            0                       # number of integer instructions
system.cpu.num_int_register_reads                   0                       # number of times the integer registers were read
system.cpu.num_int_register_writes                  0                       # number of times the integer registers were written
system.cpu.num_load_insts                           0                       # Number of load instructions
system.cpu.num_mem_refs                             0                       # number of memory refs
system.cpu.num_store_insts                          0                       # Number of store instructions
system.cpu.num_vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu.num_vec_insts                            0                       # number of vector instructions
system.cpu.num_vec_register_reads                   0                       # number of times the vector registers were read
system.cpu.num_vec_register_writes                  0                       # number of times the vector registers were written
system.cpu.op_class::No_OpClass                     0                       # Class of executed instruction
system.cpu.op_class::IntAlu                         0                       # Class of executed instruction
system.cpu.op_class::IntMult                        0                       # Class of executed instruction
system.cpu.op_class::IntDiv                         0                       # Class of executed instruction
system.cpu.op_class::FloatAdd                       0                       # Class of executed instruction
system.cpu.op_class::FloatCmp                       0                       # Class of executed instruction
system.cpu.op_class::FloatCvt                       0                       # Class of executed instruction
system.cpu.op_class::FloatMult                      0                       # Class of executed instruction
system.cpu.op_class::FloatMultAcc                   0                       # Class of executed instruction
system.cpu.op_class::FloatDiv                       0                       # Class of executed instruction
system.cpu.op_class::FloatMisc                      0                       # Class of executed instruction
system.cpu.op_class::FloatSqrt                      0                       # Class of executed instruction
system.cpu.op_class::SimdAdd                        0                       # Class of executed instruction
system.cpu.op_class::SimdAddAcc                     0                       # Class of executed instruction
system.cpu.op_class::SimdAlu                        0                       # Class of executed instruction
system.cpu.op_class::SimdCmp                        0                       # Class of executed instruction
system.cpu.op_class::SimdCvt                        0                       # Class of executed instruction
system.cpu.op_class::SimdMisc                       0                       # Class of executed instruction
system.cpu.op_class::SimdMult                       0                       # Class of executed instruction
system.cpu.op_class::SimdMultAcc                    0                       # Class of executed instruction
system.cpu.op_class::SimdShift                      0                       # Class of executed instruction
system.cpu.op_class::SimdShiftAcc                   0                       # Class of executed instruction
system.cpu.op_class::SimdDiv                        0                       # Class of executed instruction
system.cpu.op_class::SimdSqrt                       0                       # Class of executed instruction
system.cpu.op_class::SimdFloatAdd                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatAlu                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatCmp                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatCvt                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatDiv                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatMisc                  0                       # Class of executed instruction
system.cpu.op_class::SimdFloatMult                  0                       # Class of executed instruction
system.cpu.op_class::SimdFloatMultAcc               0                       # Class of executed instruction
system.cpu.op_class::SimdFloatSqrt                  0                       # Class of executed instruction
system.cpu.op_class::SimdReduceAdd                  0                       # Class of executed instruction
system.cpu.op_class::SimdReduceAlu                  0                       # Class of executed instruction
system.cpu.op_class::SimdReduceCmp                  0                       # Class of executed instruction
system.cpu.op_class::SimdFloatReduceAdd             0                       # Class of executed instruction
system.cpu.op_class::SimdFloatReduceCmp             0                       # Class of executed instruction
system.cpu.op_class::SimdAes                        0                       # Class of executed instruction
system.cpu.op_class::SimdAesMix                     0                       # Class of executed instruction
system.cpu.op_class::SimdSha1Hash                   0                       # Class of executed instruction
system.cpu.op_class::SimdSha1Hash2                  0                       # Class of executed instruction
system.cpu.op_class::SimdSha256Hash                 0                       # Class of executed instruction
system.cpu.op_class::SimdSha256Hash2                0                       # Class of executed instruction
system.cpu.op_class::SimdShaSigma2                  0                       # Class of executed instruction
system.cpu.op_class::SimdShaSigma3                  0                       # Class of executed instruction
system.cpu.op_class::SimdPredAlu                    0                       # Class of executed instruction
system.cpu.op_class::MemRead                        0                       # Class of executed instruction
system.cpu.op_class::MemWrite                       0                       # Class of executed instruction
system.cpu.op_class::FloatMemRead                   0                       # Class of executed instruction
system.cpu.op_class::FloatMemWrite                  0                       # Class of executed instruction
system.cpu.op_class::IprAccess                      0                       # Class of executed instruction
system.cpu.op_class::InstPrefetch                   0                       # Class of executed instruction
system.cpu.op_class::total                          0                       # Class of executed instruction
system.cpu.workload.numSyscalls                     0                       # Number of system calls
system.l2.prefetcher.num_hwpf_issued          5715570                       # number of hwpf issued
system.l2.prefetcher.pfBufferHit                   13                       # number of redundant prefetches already in prefetch queue
system.l2.prefetcher.pfIdentified             5715991                       # number of prefetch candidates identified
system.l2.prefetcher.pfInCache                      0                       # number of redundant prefetches already in cache/mshr dropped
system.l2.prefetcher.pfRemovedFull                  0                       # number of prefetches dropped due to prefetch queue size
system.l2.prefetcher.pfSpanPage               1897525                       # number of prefetches that crossed the page
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests      9093262                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests      18186523                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.switch_cpus.branchPred.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus.branchPred.BTBHitPct      0.000000                       # BTB Hit Percentage
system.switch_cpus.branchPred.BTBHits               0                       # Number of BTB hits
system.switch_cpus.branchPred.BTBLookups      2769488                       # Number of BTB lookups
system.switch_cpus.branchPred.RASInCorrect            0                       # Number of incorrect RAS predictions.
system.switch_cpus.branchPred.condIncorrect        24018                       # Number of conditional branches incorrect
system.switch_cpus.branchPred.condPredicted      7945916                       # Number of conditional branches predicted
system.switch_cpus.branchPred.indirectHits      2769388                       # Number of indirect target hits.
system.switch_cpus.branchPred.indirectLookups      2769488                       # Number of indirect predictor lookups.
system.switch_cpus.branchPred.indirectMisses          100                       # Number of indirect misses.
system.switch_cpus.branchPred.lookups         7945917                       # Number of BP lookups
system.switch_cpus.branchPred.usedRAS               0                       # Number of times the RAS was used to get a target.
system.switch_cpus.branchPredindirectMispredicted            7                       # Number of mispredicted indirect branches.
system.switch_cpus.cc_regfile_reads          40154997                       # number of cc regfile reads
system.switch_cpus.cc_regfile_writes         24815634                       # number of cc regfile writes
system.switch_cpus.commit.amos                      0                       # Number of atomic instructions committed
system.switch_cpus.commit.branchMispredicts        24018                       # The number of times a branch was mispredicted
system.switch_cpus.commit.branches            7498952                       # Number of branches committed
system.switch_cpus.commit.bw_lim_events       1158862                       # number cycles where commit BW limit reached
system.switch_cpus.commit.commitSquashedInsts      2223726                       # The number of squashed insts skipped by commit
system.switch_cpus.commit.committedInsts     30000000                       # Number of instructions committed
system.switch_cpus.commit.committedOps       54791986                       # Number of ops (including micro ops) committed
system.switch_cpus.commit.committed_per_cycle::samples    480131208                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::mean     0.114119                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::stdev     0.637908                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::0    456816330     95.14%     95.14% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::1      9547924      1.99%     97.13% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::2      6334708      1.32%     98.45% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::3      3392616      0.71%     99.16% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::4      1981759      0.41%     99.57% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::5       254334      0.05%     99.62% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::6       585529      0.12%     99.75% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::7        59146      0.01%     99.76% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::8      1158862      0.24%    100.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::total    480131208                       # Number of insts commited each cycle
system.switch_cpus.commit.fp_insts                  0                       # Number of committed floating point instructions.
system.switch_cpus.commit.function_calls            0                       # Number of function calls committed.
system.switch_cpus.commit.int_insts          54791387                       # Number of committed integer instructions.
system.switch_cpus.commit.loads              15001499                       # Number of loads committed
system.switch_cpus.commit.membars                   0                       # Number of memory barriers committed
system.switch_cpus.commit.op_class_0::No_OpClass            0      0.00%      0.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IntAlu     39789289     72.62%     72.62% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IntMult            0      0.00%     72.62% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IntDiv            0      0.00%     72.62% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatAdd            0      0.00%     72.62% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatCmp            0      0.00%     72.62% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatCvt            0      0.00%     72.62% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMult            0      0.00%     72.62% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMultAcc            0      0.00%     72.62% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatDiv            0      0.00%     72.62% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMisc            0      0.00%     72.62% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatSqrt            0      0.00%     72.62% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAdd            0      0.00%     72.62% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAddAcc            0      0.00%     72.62% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAlu            0      0.00%     72.62% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdCmp            0      0.00%     72.62% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdCvt            0      0.00%     72.62% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdMisc            0      0.00%     72.62% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdMult            0      0.00%     72.62% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdMultAcc            0      0.00%     72.62% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShift            0      0.00%     72.62% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShiftAcc            0      0.00%     72.62% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdDiv            0      0.00%     72.62% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSqrt            0      0.00%     72.62% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatAdd            0      0.00%     72.62% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatAlu            0      0.00%     72.62% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatCmp            0      0.00%     72.62% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatCvt            0      0.00%     72.62% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatDiv            0      0.00%     72.62% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatMisc            0      0.00%     72.62% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatMult            0      0.00%     72.62% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatMultAcc            0      0.00%     72.62% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatSqrt            0      0.00%     72.62% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdReduceAdd            0      0.00%     72.62% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdReduceAlu            0      0.00%     72.62% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdReduceCmp            0      0.00%     72.62% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     72.62% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     72.62% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAes            0      0.00%     72.62% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAesMix            0      0.00%     72.62% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSha1Hash            0      0.00%     72.62% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSha1Hash2            0      0.00%     72.62% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSha256Hash            0      0.00%     72.62% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSha256Hash2            0      0.00%     72.62% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShaSigma2            0      0.00%     72.62% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShaSigma3            0      0.00%     72.62% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdPredAlu            0      0.00%     72.62% # Class of committed instruction
system.switch_cpus.commit.op_class_0::MemRead     15001499     27.38%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::MemWrite         1198      0.00%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMemRead            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMemWrite            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::total     54791986                       # Class of committed instruction
system.switch_cpus.commit.refs               15002697                       # Number of memory references committed
system.switch_cpus.commit.swp_count                 0                       # Number of s/w prefetches committed
system.switch_cpus.commit.vec_insts                 0                       # Number of committed Vector instructions.
system.switch_cpus.committedInsts            30000000                       # Number of Instructions Simulated
system.switch_cpus.committedOps              54791986                       # Number of Ops (including micro ops) Simulated
system.switch_cpus.cpi                      16.013944                       # CPI: Cycles Per Instruction
system.switch_cpus.cpi_total                16.013944                       # CPI: Total CPI of All Threads
system.switch_cpus.decode.BlockedCycles     470905365                       # Number of cycles decode is blocked
system.switch_cpus.decode.DecodedInsts       57207784                       # Number of instructions handled by decode
system.switch_cpus.decode.IdleCycles          2318395                       # Number of cycles decode is idle
system.switch_cpus.decode.RunCycles            333007                       # Number of cycles decode is running
system.switch_cpus.decode.SquashCycles          24018                       # Number of cycles decode is squashing
system.switch_cpus.decode.UnblockCycles       6837527                       # Number of cycles decode is unblocking
system.switch_cpus.dtb.rdAccesses            15129947                       # TLB accesses on read requests
system.switch_cpus.dtb.rdMisses                190572                       # TLB misses on read requests
system.switch_cpus.dtb.wrAccesses                1224                       # TLB accesses on write requests
system.switch_cpus.dtb.wrMisses                   599                       # TLB misses on write requests
system.switch_cpus.fetch.Branches             7945917                       # Number of branches that fetch encountered
system.switch_cpus.fetch.CacheLines           4816832                       # Number of cache lines fetched
system.switch_cpus.fetch.Cycles             475571588                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus.fetch.IcacheSquashes          1707                       # Number of outstanding Icache misses that were squashed
system.switch_cpus.fetch.Insts               31817235                       # Number of instructions fetch has processed
system.switch_cpus.fetch.SquashCycles           48036                       # Number of cycles fetch has spent squashing
system.switch_cpus.fetch.branchRate          0.016540                       # Number of branch fetches per cycle
system.switch_cpus.fetch.icacheStallCycles      4822706                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus.fetch.predictedBranches      2769388                       # Number of branches that fetch has predicted taken
system.switch_cpus.fetch.rate                0.066228                       # Number of inst fetches per cycle
system.switch_cpus.fetch.rateDist::samples    480418312                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::mean      0.120867                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::stdev     0.878130                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::0        469882835     97.81%     97.81% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::1            96908      0.02%     97.83% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::2          2053780      0.43%     98.25% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::3            96302      0.02%     98.27% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::4          1986729      0.41%     98.69% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::5            96887      0.02%     98.71% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::6          2214235      0.46%     99.17% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::7            68434      0.01%     99.18% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::8          3922202      0.82%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::total    480418312                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.iew.branchMispredicts        24019                       # Number of branch mispredicts detected at execute
system.switch_cpus.iew.exec_branches          7508838                       # Number of branches executed
system.switch_cpus.iew.exec_nop                     0                       # number of nop insts executed
system.switch_cpus.iew.exec_rate             0.116340                       # Inst execution rate
system.switch_cpus.iew.exec_refs             15404029                       # number of memory reference insts executed
system.switch_cpus.iew.exec_stores               1224                       # Number of stores executed
system.switch_cpus.iew.exec_swp                     0                       # number of swp insts executed
system.switch_cpus.iew.iewBlockCycles       385570658                       # Number of cycles IEW is blocking
system.switch_cpus.iew.iewDispLoadInsts      15621164                       # Number of dispatched load instructions
system.switch_cpus.iew.iewDispNonSpecInsts            0                       # Number of dispatched non-speculative instructions
system.switch_cpus.iew.iewDispSquashedInsts            0                       # Number of squashed instructions skipped by dispatch
system.switch_cpus.iew.iewDispStoreInsts         1244                       # Number of dispatched store instructions
system.switch_cpus.iew.iewDispatchedInsts     57015601                       # Number of instructions dispatched to IQ
system.switch_cpus.iew.iewExecLoadInsts      15402805                       # Number of load instructions executed
system.switch_cpus.iew.iewExecSquashedInsts        14137                       # Number of squashed instructions skipped in execute
system.switch_cpus.iew.iewExecutedInsts      55892082                       # Number of executed instructions
system.switch_cpus.iew.iewIQFullEvents        1544025                       # Number of times the IQ has become full, causing a stall
system.switch_cpus.iew.iewIdleCycles                0                       # Number of cycles IEW is idle
system.switch_cpus.iew.iewLSQFullEvents       2053584                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus.iew.iewSquashCycles          24018                       # Number of cycles IEW is squashing
system.switch_cpus.iew.iewUnblockCycles       7948423                       # Number of cycles IEW is unblocking
system.switch_cpus.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus.iew.lsq.thread0.cacheBlocked       248727                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus.iew.lsq.thread0.forwLoads         1199                       # Number of loads that had data forwarded from stores
system.switch_cpus.iew.lsq.thread0.ignoredResponses            0                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus.iew.lsq.thread0.memOrderViolation            1                       # Number of memory ordering violations
system.switch_cpus.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus.iew.lsq.thread0.squashedLoads       619667                       # Number of loads squashed
system.switch_cpus.iew.lsq.thread0.squashedStores           46                       # Number of stores squashed
system.switch_cpus.iew.memOrderViolationEvents            1                       # Number of memory order violations
system.switch_cpus.iew.predictedNotTakenIncorrect        15112                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus.iew.predictedTakenIncorrect         8907                       # Number of branches that were predicted taken incorrectly
system.switch_cpus.iew.wb_consumers          60874777                       # num instructions consuming a value
system.switch_cpus.iew.wb_count              55570632                       # cumulative count of insts written-back
system.switch_cpus.iew.wb_fanout             0.625180                       # average fanout of values written-back
system.switch_cpus.iew.wb_producers          38057699                       # num instructions producing a value
system.switch_cpus.iew.wb_rate               0.115671                       # insts written-back per cycle
system.switch_cpus.iew.wb_sent               55571914                       # cumulative count of insts sent to commit
system.switch_cpus.int_regfile_reads         73248774                       # number of integer regfile reads
system.switch_cpus.int_regfile_writes        48060051                       # number of integer regfile writes
system.switch_cpus.ipc                       0.062446                       # IPC: Instructions Per Cycle
system.switch_cpus.ipc_total                 0.062446                       # IPC: Total IPC of All Threads
system.switch_cpus.iq.FU_type_0::No_OpClass            5      0.00%      0.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntAlu      40501288     72.45%     72.45% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntMult            0      0.00%     72.45% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntDiv             0      0.00%     72.45% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatAdd            0      0.00%     72.45% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatCmp            0      0.00%     72.45% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatCvt            0      0.00%     72.45% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMult            0      0.00%     72.45% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMultAcc            0      0.00%     72.45% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatDiv            0      0.00%     72.45% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMisc            0      0.00%     72.45% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatSqrt            0      0.00%     72.45% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAdd            0      0.00%     72.45% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAddAcc            0      0.00%     72.45% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAlu            0      0.00%     72.45% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdCmp            0      0.00%     72.45% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdCvt            0      0.00%     72.45% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMisc            0      0.00%     72.45% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMult            0      0.00%     72.45% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMultAcc            0      0.00%     72.45% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShift            0      0.00%     72.45% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShiftAcc            0      0.00%     72.45% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdDiv            0      0.00%     72.45% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSqrt            0      0.00%     72.45% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatAdd            0      0.00%     72.45% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatAlu            0      0.00%     72.45% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatCmp            0      0.00%     72.45% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatCvt            0      0.00%     72.45% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatDiv            0      0.00%     72.45% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMisc            0      0.00%     72.45% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMult            0      0.00%     72.45% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     72.45% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatSqrt            0      0.00%     72.45% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdReduceAdd            0      0.00%     72.45% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdReduceAlu            0      0.00%     72.45% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdReduceCmp            0      0.00%     72.45% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     72.45% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     72.45% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAes            0      0.00%     72.45% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAesMix            0      0.00%     72.45% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha1Hash            0      0.00%     72.45% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha1Hash2            0      0.00%     72.45% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha256Hash            0      0.00%     72.45% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha256Hash2            0      0.00%     72.45% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShaSigma2            0      0.00%     72.45% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShaSigma3            0      0.00%     72.45% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdPredAlu            0      0.00%     72.45% # Type of FU issued
system.switch_cpus.iq.FU_type_0::MemRead     15403703     27.55%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::MemWrite         1224      0.00%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMemRead            0      0.00%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMemWrite            0      0.00%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::total       55906220                       # Type of FU issued
system.switch_cpus.iq.fp_alu_accesses               0                       # Number of floating point alu accesses
system.switch_cpus.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus.iq.fu_busy_cnt                 108                       # FU busy when requested
system.switch_cpus.iq.fu_busy_rate           0.000002                       # FU busy rate (busy events/executed inst)
system.switch_cpus.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntAlu              10      9.26%      9.26% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntMult              0      0.00%      9.26% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntDiv               0      0.00%      9.26% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatAdd             0      0.00%      9.26% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatCmp             0      0.00%      9.26% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatCvt             0      0.00%      9.26% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMult            0      0.00%      9.26% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMultAcc            0      0.00%      9.26% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatDiv             0      0.00%      9.26% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMisc            0      0.00%      9.26% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatSqrt            0      0.00%      9.26% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAdd              0      0.00%      9.26% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAddAcc            0      0.00%      9.26% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAlu              0      0.00%      9.26% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdCmp              0      0.00%      9.26% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdCvt              0      0.00%      9.26% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMisc             0      0.00%      9.26% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMult             0      0.00%      9.26% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMultAcc            0      0.00%      9.26% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShift            0      0.00%      9.26% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShiftAcc            0      0.00%      9.26% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdDiv              0      0.00%      9.26% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSqrt             0      0.00%      9.26% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatAdd            0      0.00%      9.26% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatAlu            0      0.00%      9.26% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatCmp            0      0.00%      9.26% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatCvt            0      0.00%      9.26% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatDiv            0      0.00%      9.26% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMisc            0      0.00%      9.26% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMult            0      0.00%      9.26% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMultAcc            0      0.00%      9.26% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatSqrt            0      0.00%      9.26% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdReduceAdd            0      0.00%      9.26% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdReduceAlu            0      0.00%      9.26% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdReduceCmp            0      0.00%      9.26% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatReduceAdd            0      0.00%      9.26% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatReduceCmp            0      0.00%      9.26% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAes              0      0.00%      9.26% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAesMix            0      0.00%      9.26% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha1Hash            0      0.00%      9.26% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha1Hash2            0      0.00%      9.26% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha256Hash            0      0.00%      9.26% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha256Hash2            0      0.00%      9.26% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShaSigma2            0      0.00%      9.26% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShaSigma3            0      0.00%      9.26% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdPredAlu            0      0.00%      9.26% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::MemRead             97     89.81%     99.07% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::MemWrite             1      0.93%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMemRead            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMemWrite            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.int_alu_accesses       55906323                       # Number of integer alu accesses
system.switch_cpus.iq.int_inst_queue_reads    592230885                       # Number of integer instruction queue reads
system.switch_cpus.iq.int_inst_queue_wakeup_accesses     55570632                       # Number of integer instruction queue wakeup accesses
system.switch_cpus.iq.int_inst_queue_writes     59239227                       # Number of integer instruction queue writes
system.switch_cpus.iq.iqInstsAdded           57015601                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus.iq.iqInstsIssued          55906220                       # Number of instructions issued
system.switch_cpus.iq.iqSquashedInstsExamined      2223626                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus.iq.iqSquashedInstsIssued           26                       # Number of squashed instructions issued
system.switch_cpus.iq.iqSquashedOperandsExamined      5134407                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus.iq.issued_per_cycle::samples    480418312                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::mean     0.116370                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::stdev     0.455988                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::0    442873579     92.18%     92.18% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::1     25335090      5.27%     97.46% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::2      6681376      1.39%     98.85% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::3      4998716      1.04%     99.89% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::4       445907      0.09%     99.98% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::5        77109      0.02%    100.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::6         2768      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::7         3687      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::8           80      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::total    480418312                       # Number of insts issued each cycle
system.switch_cpus.iq.rate                   0.116370                       # Inst issue rate
system.switch_cpus.iq.vec_alu_accesses              0                       # Number of vector alu accesses
system.switch_cpus.iq.vec_inst_queue_reads            0                       # Number of vector instruction queue reads
system.switch_cpus.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.switch_cpus.iq.vec_inst_queue_writes            0                       # Number of vector instruction queue writes
system.switch_cpus.itb.rdAccesses                   0                       # TLB accesses on read requests
system.switch_cpus.itb.rdMisses                     0                       # TLB misses on read requests
system.switch_cpus.itb.wrAccesses             4816832                       # TLB accesses on write requests
system.switch_cpus.itb.wrMisses                     0                       # TLB misses on write requests
system.switch_cpus.memDep0.conflictingLoads         1201                       # Number of conflicting loads.
system.switch_cpus.memDep0.conflictingStores            2                       # Number of conflicting stores.
system.switch_cpus.memDep0.insertedLoads     15621164                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus.memDep0.insertedStores         1244                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus.misc_regfile_reads        30711684                       # number of misc regfile reads
system.switch_cpus.numCycles                480418312                       # number of cpu cycles simulated
system.switch_cpus.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus.numWorkItemsStarted              0                       # number of work items this cpu started
system.switch_cpus.rename.BlockCycles       439788244                       # Number of cycles rename is blocking
system.switch_cpus.rename.CommittedMaps      72080824                       # Number of HB maps that are committed
system.switch_cpus.rename.IQFullEvents       29820993                       # Number of times rename has blocked due to IQ full
system.switch_cpus.rename.IdleCycles          3569689                       # Number of cycles rename is idle
system.switch_cpus.rename.LQFullEvents        3589558                       # Number of times rename has blocked due to LQ full
system.switch_cpus.rename.ROBFullEvents         11625                       # Number of times rename has blocked due to ROB full
system.switch_cpus.rename.RenameLookups     148467067                       # Number of register rename lookups that rename has made
system.switch_cpus.rename.RenamedInsts       57082919                       # Number of instructions processed by rename
system.switch_cpus.rename.RenamedOperands     75102504                       # Number of destination operands rename has renamed
system.switch_cpus.rename.RunCycles           4134033                       # Number of cycles rename is running
system.switch_cpus.rename.SquashCycles          24018                       # Number of cycles rename is squashing
system.switch_cpus.rename.UnblockCycles      32902328                       # Number of cycles rename is unblocking
system.switch_cpus.rename.UndoneMaps          3021692                       # Number of HB maps that are undone due to squashing
system.switch_cpus.rename.int_rename_lookups     75436996                       # Number of integer rename lookups
system.switch_cpus.rename.serializeStallCycles            0                       # count of cycles rename stalled for serializing inst
system.switch_cpus.rename.serializingInsts            0                       # count of serializing insts renamed
system.switch_cpus.rename.skidInsts          44961565                       # count of insts added to the skid buffer
system.switch_cpus.rename.tempSerializingInsts            0                       # count of temporary serializing insts renamed
system.switch_cpus.rob.rob_reads            535988058                       # The number of ROB reads
system.switch_cpus.rob.rob_writes           114318524                       # The number of ROB writes
system.tol2bus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests      9078683                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops        22751                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests     18157364                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops          22751                       # Total number of snoops made to the snoop filter.
system.membus.pwrStateResidencyTicks::UNDEFINED 240209156000                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp            9092663                       # Transaction distribution
system.membus.trans_dist::WritebackDirty         1196                       # Transaction distribution
system.membus.trans_dist::CleanEvict          9092066                       # Transaction distribution
system.membus.trans_dist::ReadExReq               599                       # Transaction distribution
system.membus.trans_dist::ReadExResp              599                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq       9092662                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port     27279785                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::total     27279785                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total               27279785                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port    582045312                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::total    582045312                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total               582045312                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples           9093261                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                 9093261    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total             9093261                       # Request fanout histogram
system.membus.reqLayer2.occupancy         19879900402                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               8.3                       # Layer utilization (%)
system.membus.respLayer1.occupancy        46839331378                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization             19.5                       # Layer utilization (%)
system.switch_cpus.pwrStateResidencyTicks::OFF 240209156000                       # Cumulative time (in ticks) in various power states
system.switch_cpus.dtb.walker.pwrStateResidencyTicks::UNDEFINED 240209156000                       # Cumulative time (in ticks) in various power states
system.switch_cpus.itb.walker.pwrStateResidencyTicks::UNDEFINED 240209156000                       # Cumulative time (in ticks) in various power states
system.tol2bus.pwrStateResidencyTicks::UNDEFINED 240209156000                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp           9078084                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty         2394                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict        18169551                       # Transaction distribution
system.tol2bus.trans_dist::HardPFReq          7679618                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq              599                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp             599                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq      9078082                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.dcache.mem_side::system.l2.cpu_side     27236047                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total              27236047                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side::system.l2.cpu_side    581112384                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total              581112384                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                        16772880                       # Total snoops (count)
system.tol2bus.snoopTraffic                     76544                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples         25851561                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.000880                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.029653                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0               25828810     99.91%     99.91% # Request fanout histogram
system.tol2bus.snoop_fanout::1                  22751      0.09%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol2bus.snoop_fanout::total           25851561                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy         9079880000                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              3.8                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy       13618024500                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             5.7                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.l2.pwrStateResidencyTicks::UNDEFINED 240209156000                       # Cumulative time (in ticks) in various power states
system.l2.demand_hits::.switch_cpus.data      4466497                       # number of demand (read+write) hits
system.l2.demand_hits::total                  4466497                       # number of demand (read+write) hits
system.l2.overall_hits::.switch_cpus.data      4466497                       # number of overall hits
system.l2.overall_hits::total                 4466497                       # number of overall hits
system.l2.demand_misses::.switch_cpus.data      4612184                       # number of demand (read+write) misses
system.l2.demand_misses::total                4612184                       # number of demand (read+write) misses
system.l2.overall_misses::.switch_cpus.data      4612184                       # number of overall misses
system.l2.overall_misses::total               4612184                       # number of overall misses
system.l2.demand_miss_latency::.switch_cpus.data 388863586500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total     388863586500                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.switch_cpus.data 388863586500                       # number of overall miss cycles
system.l2.overall_miss_latency::total    388863586500                       # number of overall miss cycles
system.l2.demand_accesses::.switch_cpus.data      9078681                       # number of demand (read+write) accesses
system.l2.demand_accesses::total              9078681                       # number of demand (read+write) accesses
system.l2.overall_accesses::.switch_cpus.data      9078681                       # number of overall (read+write) accesses
system.l2.overall_accesses::total             9078681                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.switch_cpus.data     0.508024                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.508024                       # miss rate for demand accesses
system.l2.overall_miss_rate::.switch_cpus.data     0.508024                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.508024                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.switch_cpus.data 84312.244806                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 84312.244806                       # average overall miss latency
system.l2.overall_avg_miss_latency::.switch_cpus.data 84312.244806                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 84312.244806                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.unused_prefetches                     14780                       # number of HardPF blocks evicted w/o reference
system.l2.writebacks::.writebacks                1196                       # number of writebacks
system.l2.writebacks::total                      1196                       # number of writebacks
system.l2.demand_mshr_hits::.switch_cpus.data        91645                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::total               91645                       # number of demand (read+write) MSHR hits
system.l2.overall_mshr_hits::.switch_cpus.data        91645                       # number of overall MSHR hits
system.l2.overall_mshr_hits::total              91645                       # number of overall MSHR hits
system.l2.demand_mshr_misses::.switch_cpus.data      4520539                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total           4520539                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.l2.prefetcher      4572721                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.switch_cpus.data      4520539                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total          9093260                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.switch_cpus.data 339561328000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total 339561328000                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.l2.prefetcher 296204890202                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.switch_cpus.data 339561328000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total 635766218202                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.switch_cpus.data     0.497929                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.497929                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.l2.prefetcher          inf                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.switch_cpus.data     0.497929                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      1.001606                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.switch_cpus.data 75115.230286                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 75115.230286                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.l2.prefetcher 64776.506199                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.switch_cpus.data 75115.230286                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 69916.203672                       # average overall mshr miss latency
system.l2.replacements                        9093262                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks         1198                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total             1198                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks         1198                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total         1198                       # number of WritebackDirty accesses(hits+misses)
system.l2.CleanEvict_mshr_misses::.writebacks        22752                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_misses::total         22752                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_miss_rate::.writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l2.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l2.HardPFReq_mshr_misses::.l2.prefetcher      4572721                       # number of HardPFReq MSHR misses
system.l2.HardPFReq_mshr_misses::total        4572721                       # number of HardPFReq MSHR misses
system.l2.HardPFReq_mshr_miss_latency::.l2.prefetcher 296204890202                       # number of HardPFReq MSHR miss cycles
system.l2.HardPFReq_mshr_miss_latency::total 296204890202                       # number of HardPFReq MSHR miss cycles
system.l2.HardPFReq_mshr_miss_rate::.l2.prefetcher          inf                       # mshr miss rate for HardPFReq accesses
system.l2.HardPFReq_mshr_miss_rate::total          inf                       # mshr miss rate for HardPFReq accesses
system.l2.HardPFReq_avg_mshr_miss_latency::.l2.prefetcher 64776.506199                       # average HardPFReq mshr miss latency
system.l2.HardPFReq_avg_mshr_miss_latency::total 64776.506199                       # average HardPFReq mshr miss latency
system.l2.ReadExReq_misses::.switch_cpus.data          599                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total                 599                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.switch_cpus.data     63042500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total      63042500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.switch_cpus.data          599                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total               599                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.switch_cpus.data            1                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total                1                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.switch_cpus.data 105246.243740                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 105246.243740                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_misses::.switch_cpus.data          599                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total            599                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.switch_cpus.data     57052500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total     57052500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.switch_cpus.data            1                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total            1                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.switch_cpus.data 95246.243740                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 95246.243740                       # average ReadExReq mshr miss latency
system.l2.ReadSharedReq_hits::.switch_cpus.data      4466497                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total           4466497                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.switch_cpus.data      4611585                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total         4611585                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.switch_cpus.data 388800544000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total 388800544000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.switch_cpus.data      9078082                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total       9078082                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.switch_cpus.data     0.507991                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.507991                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.switch_cpus.data 84309.525684                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 84309.525684                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_hits::.switch_cpus.data        91645                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::total        91645                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_misses::.switch_cpus.data      4519940                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total      4519940                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.switch_cpus.data 339504275500                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total 339504275500                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.switch_cpus.data     0.497896                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.497896                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus.data 75112.562446                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 75112.562446                       # average ReadSharedReq mshr miss latency
system.l2.prefetcher.pwrStateResidencyTicks::UNDEFINED 240209156000                       # Cumulative time (in ticks) in various power states
system.l2.tags.pwrStateResidencyTicks::UNDEFINED 240209156000                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                         4096                       # Cycle average of tags in use
system.l2.tags.total_refs                    22624677                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                   9097358                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      2.486950                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                         0                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.l2.prefetcher  2027.901058                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.switch_cpus.data  2068.098942                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.l2.prefetcher     0.495093                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.switch_cpus.data     0.504907                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total                   1                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1022          1887                       # Occupied blocks per task id
system.l2.tags.occ_task_id_blocks::1024          2209                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1022::0          102                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1022::1         1377                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1022::2          408                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0          190                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1         1568                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2          451                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1022     0.460693                       # Percentage of cache occupancy per task id
system.l2.tags.occ_task_id_percent::1024     0.539307                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                  81722718                       # Number of tag accesses
system.l2.tags.data_accesses                 81722718                       # Number of data accesses
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED 240209156000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.l2.prefetcher    292654144                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.switch_cpus.data    289314624                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total          581968768                       # Number of bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks        76544                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total           76544                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.l2.prefetcher      4572721                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.switch_cpus.data      4520541                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total             9093262                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks         1196                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total               1196                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.l2.prefetcher   1218330512                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.switch_cpus.data   1204427961                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total            2422758473                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks         318656                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total               318656                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks         318656                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.l2.prefetcher   1218330512                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.switch_cpus.data   1204427961                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total           2423077129                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples       622.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.l2.prefetcher::samples   4568521.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.switch_cpus.data::samples   4509988.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.039463700500                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds           39                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds           39                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState            17113477                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState                594                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                     9093261                       # Number of read requests accepted
system.mem_ctrls.writeReqs                       1196                       # Number of write requests accepted
system.mem_ctrls.readBursts                   9093261                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                     1196                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                  14752                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                   574                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0            603755                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1            599159                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2            589566                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3            576278                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4            563838                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5            552616                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6            543711                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7            534362                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8            547966                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9            564708                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10           559099                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11           555430                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12           552672                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13           546246                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14           579341                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15           609762                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1                37                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2                78                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3                79                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4                79                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5                79                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6                79                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7                78                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8                79                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9                21                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15               24                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       3.52                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      25.54                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                 134825137790                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                45392545000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat            305047181540                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     14851.02                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                33601.02                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                  8307015                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                     558                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 91.50                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                89.71                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6               9093261                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                 1196                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                 2587673                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                 1891172                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                 1364796                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                 1138895                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                  880488                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                  566531                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                  280004                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                  187869                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                  102211                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                   58977                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                   9322                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                   5030                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                   3478                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                   2045                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                     17                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                      4                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                      5                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                     39                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                     39                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                     39                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                     38                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                     38                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                     38                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                     38                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                     38                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                     38                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                     38                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                     38                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                     38                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                     38                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                     38                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                     39                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                     39                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples       771571                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    753.093976                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   584.578162                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   368.925950                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127        58824      7.62%      7.62% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255        60044      7.78%     15.41% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383        66868      8.67%     24.07% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511        45317      5.87%     29.95% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639        21611      2.80%     32.75% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767        24170      3.13%     35.88% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895        14837      1.92%     37.80% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023        12653      1.64%     39.44% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151       467247     60.56%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total       771571                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples           39                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean   237074.743590                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean  236596.875676                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev  15445.072404                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::196608-212991            1      2.56%      2.56% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::212992-229375           11     28.21%     30.77% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::229376-245759           18     46.15%     76.92% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::245760-262143            7     17.95%     94.87% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::262144-278527            1      2.56%     97.44% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::278528-294911            1      2.56%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total            39                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples           39                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.230769                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.219651                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.626668                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16               34     87.18%     87.18% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17                1      2.56%     89.74% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18                4     10.26%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total            39                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM              581024576                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                  944128                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                   40512                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys               581968704                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys                76544                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                      2418.83                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                         0.17                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                   2422.76                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                      0.32                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                        18.90                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                    18.90                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    0.00                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                  240209099000                       # Total gap between requests
system.mem_ctrls.avgGap                      26412.69                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.l2.prefetcher    292385344                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.switch_cpus.data    288639232                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks        40512                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.l2.prefetcher 1217211487.142480134964                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.switch_cpus.data 1201616278.107234239578                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 168653.021702469996                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.l2.prefetcher      4572721                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.switch_cpus.data      4520540                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks         1196                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.l2.prefetcher 152800543056                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.switch_cpus.data 152246638484                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks 6008073341500                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.l2.prefetcher     33415.67                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.switch_cpus.data     33678.86                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks 5023472693.56                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    91.50                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy           2831838240                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy           1505169105                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy         32238699360                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy             647280                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     18962258640.000004                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy      84209465280                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy      21327082080                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy       161075159985                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        670.562116                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE  53685519293                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF   8021260000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT 178502376707                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy           2677164420                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy           1422942840                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy         32581854900                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy            2656980                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     18962258640.000004                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy      85149732720                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy      20535277920                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy       161331888420                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        671.630887                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE  51644663851                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF   8021260000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT 180543232149                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu.numPwrStateTransitions                   2                       # Number of power state transitions
system.cpu.pwrStateResidencyTicks::UNDEFINED 258462801545000                       # Cumulative time (in ticks) in various power states
system.cpu.pwrStateResidencyTicks::ON           10000                       # Cumulative time (in ticks) in various power states
system.cpu.pwrStateResidencyTicks::OFF   321544131000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED 258784345686000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst           11                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::.switch_cpus.inst      6417595                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total          6417606                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst           11                       # number of overall hits
system.cpu.icache.overall_hits::.switch_cpus.inst      6417595                       # number of overall hits
system.cpu.icache.overall_hits::total         6417606                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst            2                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::.switch_cpus.inst           22                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total             24                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst            2                       # number of overall misses
system.cpu.icache.overall_misses::.switch_cpus.inst           22                       # number of overall misses
system.cpu.icache.overall_misses::total            24                       # number of overall misses
system.cpu.icache.demand_miss_latency::.switch_cpus.inst      1551000                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total      1551000                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.switch_cpus.inst      1551000                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total      1551000                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst           13                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::.switch_cpus.inst      6417617                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total      6417630                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst           13                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::.switch_cpus.inst      6417617                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total      6417630                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.153846                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::.switch_cpus.inst     0.000003                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.000004                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.153846                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::.switch_cpus.inst     0.000003                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.000004                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.switch_cpus.inst        70500                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total        64625                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.switch_cpus.inst        70500                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total        64625                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.demand_mshr_hits::.switch_cpus.inst            7                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total            7                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::.switch_cpus.inst            7                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total            7                       # number of overall MSHR hits
system.cpu.icache.demand_mshr_misses::.switch_cpus.inst           15                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total           15                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.switch_cpus.inst           15                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total           15                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.switch_cpus.inst      1233000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total      1233000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.switch_cpus.inst      1233000                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total      1233000                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.switch_cpus.inst     0.000002                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.000002                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.switch_cpus.inst     0.000002                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.000002                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.switch_cpus.inst        82200                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total        82200                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.switch_cpus.inst        82200                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total        82200                       # average overall mshr miss latency
system.cpu.icache.replacements                      0                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst           11                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::.switch_cpus.inst      6417595                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total         6417606                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst            2                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::.switch_cpus.inst           22                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total            24                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.switch_cpus.inst      1551000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total      1551000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst           13                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::.switch_cpus.inst      6417617                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total      6417630                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.153846                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::.switch_cpus.inst     0.000003                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.000004                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.switch_cpus.inst        70500                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total        64625                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_hits::.switch_cpus.inst            7                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total            7                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_misses::.switch_cpus.inst           15                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total           15                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.switch_cpus.inst      1233000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total      1233000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.switch_cpus.inst     0.000002                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.000002                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.switch_cpus.inst        82200                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total        82200                       # average ReadReq mshr miss latency
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED 258784345686000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse             0.021118                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs             6417623                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs                17                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs          377507.235294                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle      258462801545500                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst     0.002485                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_blocks::.switch_cpus.inst     0.018633                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.000005                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::.switch_cpus.inst     0.000036                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.000041                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024           17                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4           17                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.033203                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses          12835277                       # Number of tag accesses
system.cpu.icache.tags.data_accesses         12835277                       # Number of data accesses
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED 258784345686000                       # Cumulative time (in ticks) in various power states
system.cpu.interrupts.clk_domain.clock           8000                       # Clock period in ticks
system.cpu.itb_walker_cache.pwrStateResidencyTicks::UNDEFINED 258784345686000                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.replacements            0                       # number of replacements
system.cpu.itb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED 258784345686000                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.itb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.itb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.itb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.itb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.itb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.itb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED 258784345686000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.pwrStateResidencyTicks::UNDEFINED 258784345686000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.replacements            0                       # number of replacements
system.cpu.dtb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED 258784345686000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.dtb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.dtb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.dtb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.dtb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED 258784345686000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.switch_cpus.data      6911264                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total          6911264                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.switch_cpus.data      6911264                       # number of overall hits
system.cpu.dcache.overall_hits::total         6911264                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data            5                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::.switch_cpus.data     13269905                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total       13269910                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data            5                       # number of overall misses
system.cpu.dcache.overall_misses::.switch_cpus.data     13269905                       # number of overall misses
system.cpu.dcache.overall_misses::total      13269910                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.switch_cpus.data 676478756000                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total 676478756000                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.switch_cpus.data 676478756000                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total 676478756000                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data            5                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::.switch_cpus.data     20181169                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total     20181174                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data            5                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::.switch_cpus.data     20181169                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total     20181174                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data            1                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::.switch_cpus.data     0.657539                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.657539                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data            1                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::.switch_cpus.data     0.657539                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.657539                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.switch_cpus.data 50978.417404                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 50978.398196                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.switch_cpus.data 50978.417404                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 50978.398196                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs     27909473                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs            980295                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs    28.470484                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks         1651                       # number of writebacks
system.cpu.dcache.writebacks::total              1651                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.switch_cpus.data      1146347                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total      1146347                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.switch_cpus.data      1146347                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total      1146347                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.switch_cpus.data     12123558                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total     12123558                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.switch_cpus.data     12123558                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total     12123558                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.switch_cpus.data 604455624000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total 604455624000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.switch_cpus.data 604455624000                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total 604455624000                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.switch_cpus.data     0.600736                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.600736                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.switch_cpus.data     0.600736                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.600736                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.switch_cpus.data 49857.939724                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 49857.939724                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.switch_cpus.data 49857.939724                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 49857.939724                       # average overall mshr miss latency
system.cpu.dcache.replacements               12122538                       # number of replacements
system.cpu.dcache.ReadReq_hits::.switch_cpus.data      6910442                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total         6910442                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data            5                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::.switch_cpus.data     13269085                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total      13269090                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.switch_cpus.data 676390420500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total 676390420500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data            5                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::.switch_cpus.data     20179527                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total     20179532                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data            1                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::.switch_cpus.data     0.657552                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.657552                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.switch_cpus.data 50974.910516                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 50974.891308                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.switch_cpus.data      1146347                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total      1146347                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.switch_cpus.data     12122738                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total     12122738                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.switch_cpus.data 604368108500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total 604368108500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.switch_cpus.data     0.600744                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.600744                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.switch_cpus.data 49854.093069                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 49854.093069                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.switch_cpus.data          822                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total            822                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.switch_cpus.data          820                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total          820                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.switch_cpus.data     88335500                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total     88335500                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.switch_cpus.data         1642                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total         1642                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.switch_cpus.data     0.499391                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.499391                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.switch_cpus.data 107726.219512                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 107726.219512                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_misses::.switch_cpus.data          820                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total          820                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.switch_cpus.data     87515500                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total     87515500                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.switch_cpus.data     0.499391                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.499391                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.switch_cpus.data 106726.219512                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 106726.219512                       # average WriteReq mshr miss latency
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED 258784345686000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse             1.272280                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs            19034826                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs          12123562                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs              1.570069                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle      258462801546000                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data     0.000001                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_blocks::.switch_cpus.data     1.272279                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.000000                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::.switch_cpus.data     0.001242                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.001242                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024         1024                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0          299                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          725                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses          52485910                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses         52485910                       # Number of data accesses

---------- End Simulation Statistics   ----------
