// Seed: 2463263139
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5
);
  input wire id_5;
  inout wire id_4;
  input wire id_3;
  input wire id_2;
  inout wire id_1;
  parameter id_6 = 1;
endmodule
module module_1 #(
    parameter id_4 = 32'd22
) (
    id_1,
    id_2,
    id_3,
    _id_4,
    id_5
);
  inout wire id_5;
  input wire _id_4;
  input wire id_3;
  inout tri id_2;
  module_0 modCall_1 (
      id_5,
      id_3,
      id_5,
      id_5,
      id_3
  );
  inout wire id_1;
  assign id_2 = (-1);
  logic [id_4 : 1] id_6;
  logic id_7 = id_5;
  logic [-1 : id_4  |  id_4] id_8;
endmodule
