{"Source Block": ["hdl/library/util_pmod_adc/util_pmod_adc.v@142:152@HdlIdDef", "\n  reg             adc_convst_n      = 1'b1;\n  reg             adc_clk_en        = 1'b0;\n  reg             adc_cs_n          = 1'b1;\n  reg             adc_sw_reset      = 1'b0;\n  reg             data_rd_ready     = 1'b0;\n\n  // Assign/Always Blocks\n\n  assign adc_sclk   = adc_spi_clk & adc_clk_en;\n  assign adc_enable = 1'b1;\n"], "Clone Blocks": [["hdl/library/util_pmod_adc/util_pmod_adc.v@141:151", "  reg [15:0]      sclk_clk_cnt_m1   = 16'b0;\n\n  reg             adc_convst_n      = 1'b1;\n  reg             adc_clk_en        = 1'b0;\n  reg             adc_cs_n          = 1'b1;\n  reg             adc_sw_reset      = 1'b0;\n  reg             data_rd_ready     = 1'b0;\n\n  // Assign/Always Blocks\n\n  assign adc_sclk   = adc_spi_clk & adc_clk_en;\n"]], "Diff Content": {"Delete": [], "Add": [[147, "  reg             adc_spi_clk       = 1'b0;\n"]]}}