Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.2 (lin64) Build 2258646 Thu Jun 14 20:02:38 MDT 2018
| Date         : Sat Feb 16 19:09:53 2019
| Host         : della2.princeton.edu running 64-bit Springdale Linux release 7.6 (Verona)
| Command      : report_utilization -pblock [get_pblocks pblock_CL] -file /home/gchirkov/tank/aws-fpga/hdk/cl/developer_designs/cl_dram_dma/build/reports/19_02_16-160319.utilization_route_design.rpt
| Design       : top_sp
| Device       : xcvu9pflgb2104-2
| Design State : Routed
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Utilization Design Information

Table of Contents
-----------------
1. Pblock Summary
2. Clock Region Statistics
3. CLB Logic
3.1 Summary of Registers by Type
4. CLB Logic Distribution
5. BLOCKRAM
6. ARITHMETIC
7. I/O
8. CLOCK
9. ADVANCED
10. CONFIGURATION
11. Primitives
12. Black Boxes
13. Instantiated Netlists
14. SLR Connectivity and Clocking Utilization
15. SLR Connectivity Matrix
16. SLR CLB Logic and Dedicated Block Utilization
17. SLR IO Utilization

1. Pblock Summary
-----------------

+-------+-----------+---------------+-------------------+-----------------+----------------+
| Index |   Parent  |     Child     | EXCLUDE_PLACEMENT | CONTAIN_ROUTING | SLR(s) Covered |
+-------+-----------+---------------+-------------------+-----------------+----------------+
| 1     | pblock_CL |               |                 1 |               1 | SLR0,SLR1,SLR2 |
| 2     |           | pblock_CL_top |                 0 |               0 |           SLR2 |
| 3     |           | pblock_CL_mid |                 0 |               0 |           SLR1 |
| 4     |           | pblock_CL_bot |                 0 |               0 |           SLR0 |
+-------+-----------+---------------+-------------------+-----------------+----------------+


2. Clock Region Statistics
--------------------------

+-------------+--------------------+
| CLOCKREGION | Pblock Sites in CR |
+-------------+--------------------+
| X0Y0        |              1.78% |
| X0Y1        |              1.58% |
| X0Y10       |              1.78% |
| X0Y11       |              1.58% |
| X0Y12       |              1.58% |
| X0Y13       |              1.58% |
| X0Y14       |              1.78% |
| X0Y2        |              1.58% |
| X0Y3        |              1.58% |
| X0Y4        |              1.78% |
| X0Y5        |              1.78% |
| X0Y6        |              1.58% |
| X0Y7        |              1.58% |
| X0Y8        |              1.58% |
| X0Y9        |              1.78% |
| X1Y0        |              1.34% |
| X1Y1        |              1.14% |
| X1Y10       |              1.34% |
| X1Y11       |              1.14% |
| X1Y12       |              1.14% |
| X1Y13       |              1.14% |
| X1Y14       |              1.34% |
| X1Y2        |              1.14% |
| X1Y3        |              1.14% |
| X1Y4        |              1.34% |
| X1Y5        |              1.34% |
| X1Y6        |              1.14% |
| X1Y7        |              1.14% |
| X1Y8        |              1.14% |
| X1Y9        |              1.34% |
| X2Y0        |              1.94% |
| X2Y1        |              1.74% |
| X2Y10       |              1.94% |
| X2Y11       |              1.74% |
| X2Y12       |              1.74% |
| X2Y13       |              1.74% |
| X2Y14       |              1.94% |
| X2Y2        |              1.74% |
| X2Y3        |              1.74% |
| X2Y4        |              1.94% |
| X2Y5        |              1.94% |
| X2Y6        |              1.74% |
| X2Y7        |              1.74% |
| X2Y8        |              1.74% |
| X2Y9        |              1.94% |
| X3Y0        |              0.93% |
| X3Y1        |              0.73% |
| X3Y10       |              1.34% |
| X3Y11       |              1.14% |
| X3Y12       |              1.14% |
| X3Y13       |              1.14% |
| X3Y14       |              1.34% |
| X3Y2        |              0.73% |
| X3Y3        |              0.73% |
| X3Y4        |              0.93% |
| X3Y5        |              0.93% |
| X3Y6        |              0.73% |
| X3Y7        |              0.73% |
| X3Y8        |              0.73% |
| X3Y9        |              0.93% |
| X4Y10       |              1.78% |
| X4Y11       |              1.58% |
| X4Y12       |              1.58% |
| X4Y13       |              1.58% |
| X4Y14       |              1.78% |
| X5Y10       |              1.51% |
| X5Y11       |              1.31% |
| X5Y12       |              1.31% |
| X5Y13       |              1.31% |
| X5Y14       |              1.51% |
+-------------+--------------------+


3. CLB Logic
------------

+----------------------------+--------+--------+--------------+--------+-------+-----------+-------+
|          Site Type         | Parent |  Child | Non-Assigned |  Used  | Fixed | Available | Util% |
+----------------------------+--------+--------+--------------+--------+-------+-----------+-------+
| CLB LUTs                   |    734 |  95996 |            0 |  96730 |     0 |    895200 | 10.81 |
|   LUT as Logic             |    734 |  84039 |            0 |  84773 |     0 |    895200 |  9.47 |
|   LUT as Memory            |      0 |  11957 |            0 |  11957 |     0 |    450720 |  2.65 |
|     LUT as Distributed RAM |      0 |   6156 |            0 |   6156 |     0 |           |       |
|     LUT as Shift Register  |      0 |   5801 |            0 |   5801 |     0 |           |       |
| CLB Registers              |   2011 | 144575 |            0 | 146586 |     6 |   1790400 |  8.19 |
|   Register as Flip Flop    |   2011 | 144572 |            0 | 146583 |     6 |   1790400 |  8.19 |
|   Register as Latch        |      0 |      0 |            0 |      0 |     0 |   1790400 |  0.00 |
|   Register as AND/OR       |      0 |      3 |            0 |      3 |     0 |   1790400 | <0.01 |
| CARRY8                     |      0 |    636 |            0 |    636 |     0 |    111900 |  0.57 |
| F7 Muxes                   |      0 |   1749 |            0 |   1749 |     0 |    447600 |  0.39 |
| F8 Muxes                   |      0 |    185 |            0 |    185 |     0 |    223800 |  0.08 |
| F9 Muxes                   |      0 |      0 |            0 |      0 |     0 |    111900 |  0.00 |
+----------------------------+--------+--------+--------------+--------+-------+-----------+-------+


3.1 Summary of Registers by Type
--------------------------------

+--------+--------------+-------------+--------------+
|  Total | Clock Enable | Synchronous | Asynchronous |
+--------+--------------+-------------+--------------+
| 3      |            _ |           - |            - |
| 0      |            _ |           - |          Set |
| 0      |            _ |           - |        Reset |
| 0      |            _ |         Set |            - |
| 0      |            _ |       Reset |            - |
| 0      |          Yes |           - |            - |
| 669    |          Yes |           - |          Set |
| 2055   |          Yes |           - |        Reset |
| 2805   |          Yes |         Set |            - |
| 141054 |          Yes |       Reset |            - |
+--------+--------------+-------------+--------------+


4. CLB Logic Distribution
-------------------------

+-------------------------------------------+--------+-------+--------------+-------+-------+-----------+-------+
|                 Site Type                 | Parent | Child | Non-Assigned |  Used | Fixed | Available | Util% |
+-------------------------------------------+--------+-------+--------------+-------+-------+-----------+-------+
| CLB                                       |    882 | 25176 |            0 | 25594 |     0 |    111900 | 22.87 |
|   CLBL                                    |    371 | 12526 |            0 | 12705 |     0 |           |       |
|   CLBM                                    |    511 | 12650 |            0 | 12889 |     0 |           |       |
| LUT as Logic                              |    734 | 84039 |            0 | 84773 |     0 |    895200 |  9.47 |
|   using O5 output only                    |      3 |  1483 |            0 |  1486 |       |           |       |
|   using O6 output only                    |    552 | 57082 |            0 | 57634 |       |           |       |
|   using O5 and O6                         |    179 | 25474 |            0 | 25653 |       |           |       |
| LUT as Memory                             |      0 | 11957 |            0 | 11957 |     0 |    450720 |  2.65 |
|   LUT as Distributed RAM                  |      0 |  6156 |            0 |  6156 |     0 |           |       |
|     using O5 output only                  |      0 |     0 |            0 |     0 |       |           |       |
|     using O6 output only                  |      0 |     0 |            0 |     0 |       |           |       |
|     using O5 and O6                       |      0 |  6156 |            0 |  6156 |       |           |       |
|   LUT as Shift Register                   |      0 |  5801 |            0 |  5801 |     0 |           |       |
|     using O5 output only                  |      0 |     0 |            0 |     0 |       |           |       |
|     using O6 output only                  |      0 |  5687 |            0 |  5687 |       |           |       |
|     using O5 and O6                       |      0 |   114 |            0 |   114 |       |           |       |
| LUT Flip Flop Pairs                       |     65 | 42967 |            0 | 43054 |     0 |    895200 |  4.81 |
|   fully used LUT-FF pairs                 |     16 | 16984 |            0 | 17000 |       |           |       |
|   LUT-FF pairs with one unused LUT output |     49 | 24735 |            0 | 24802 |       |           |       |
|   LUT-FF pairs with one unused Flip Flop  |     46 | 18984 |            0 | 19025 |       |           |       |
| Unique Control Sets                       |     16 |  3572 |            0 |  3585 |       |           |       |
+-------------------------------------------+--------+-------+--------------+-------+-------+-----------+-------+
* Note: Review the Control Sets Report for more information regarding control sets.


5. BLOCKRAM
-----------

+-------------------+--------+-------+--------------+------+-------+-----------+-------+
|     Site Type     | Parent | Child | Non-Assigned | Used | Fixed | Available | Util% |
+-------------------+--------+-------+--------------+------+-------+-----------+-------+
| Block RAM Tile    |      0 |   147 |            0 |  147 |     0 |      1680 |  8.75 |
|   RAMB36/FIFO*    |      0 |   144 |            0 |  144 |     0 |      1680 |  8.57 |
|     RAMB36E2 only |      0 |   144 |            0 |  144 |       |           |       |
|   RAMB18          |      0 |     6 |            0 |    6 |     0 |      3360 |  0.18 |
|     RAMB18E2 only |      0 |     6 |            0 |    6 |       |           |       |
| URAM              |      0 |     0 |            0 |    0 |     0 |       800 |  0.00 |
+-------------------+--------+-------+--------------+------+-------+-----------+-------+
* Note: Each Block RAM Tile only has one FIFO logic available and therefore can accommodate only one FIFO36E2 or one FIFO18E2. However, if a FIFO18E2 occupies a Block RAM Tile, that tile can still accommodate a RAMB18E2


6. ARITHMETIC
-------------

+----------------+--------+-------+--------------+------+-------+-----------+-------+
|    Site Type   | Parent | Child | Non-Assigned | Used | Fixed | Available | Util% |
+----------------+--------+-------+--------------+------+-------+-----------+-------+
| DSPs           |      0 |     9 |            0 |    9 |     0 |      5640 |  0.16 |
|   DSP_ALU only |      0 |     9 |            0 |    9 |       |           |       |
+----------------+--------+-------+--------------+------+-------+-----------+-------+


7. I/O
------

+------------------+--------+-------+--------------+------+-------+-----------+-------+
|     Site Type    | Parent | Child | Non-Assigned | Used | Fixed | Available | Util% |
+------------------+--------+-------+--------------+------+-------+-----------+-------+
| Bonded IOB       |      0 |     0 |            0 |    0 |     0 |       468 |  0.00 |
| HPIOB_M          |      0 |     0 |            0 |    0 |     0 |       216 |  0.00 |
| HPIOB_S          |      0 |     0 |            0 |    0 |     0 |       216 |  0.00 |
| HPIOB_SNGL       |      0 |     0 |            0 |    0 |     0 |        36 |  0.00 |
| HPIOBDIFFINBUF   |      0 |    57 |            0 |   57 |    57 |       480 | 11.88 |
|   DIFFINBUF      |      0 |    57 |            0 |   57 |    57 |           |       |
| HPIOBDIFFOUTBUF  |      0 |     0 |            0 |    0 |     0 |       480 |  0.00 |
| BITSLICE_CONTROL |      0 |    72 |            0 |   72 |     0 |       160 | 45.00 |
| BITSLICE_RX_TX   |      0 |   354 |            0 |  354 |   354 |      1040 | 34.04 |
|   RXTX_BITSLICE  |      0 |   354 |            0 |  354 |   354 |           |       |
| BITSLICE_TX      |      0 |    72 |            0 |   72 |     0 |       160 | 45.00 |
| RIU_OR           |      0 |    36 |            0 |   36 |     0 |        80 | 45.00 |
+------------------+--------+-------+--------------+------+-------+-----------+-------+


8. CLOCK
--------

+----------------------+--------+-------+--------------+------+-------+-----------+-------+
|       Site Type      | Parent | Child | Non-Assigned | Used | Fixed | Available | Util% |
+----------------------+--------+-------+--------------+------+-------+-----------+-------+
| GLOBAL CLOCK BUFFERs |      1 |    11 |            0 |   12 |     0 |      1200 |  1.00 |
|   BUFGCE             |      1 |    11 |            0 |   12 |     0 |       480 |  2.50 |
|   BUFGCE_DIV         |      0 |     0 |            0 |    0 |     0 |        80 |  0.00 |
|   BUFG_GT            |      0 |     0 |            0 |    0 |     0 |       480 |  0.00 |
|   BUFGCTRL*          |      0 |     0 |            0 |    0 |     0 |       160 |  0.00 |
| PLL                  |      0 |     9 |            0 |    9 |     0 |        40 | 22.50 |
| MMCM                 |      0 |     3 |            0 |    3 |     3 |        20 | 15.00 |
+----------------------+--------+-------+--------------+------+-------+-----------+-------+
* Note: Each used BUFGCTRL counts as two global buffer resources. This table does not include global clocking resources, only buffer cell usage. See the Clock Utilization Report (report_clock_utilization) for detailed accounting of global clocking resource availability.


9. ADVANCED
-----------

+------------------+--------+-------+--------------+------+-------+-----------+-------+
|     Site Type    | Parent | Child | Non-Assigned | Used | Fixed | Available | Util% |
+------------------+--------+-------+--------------+------+-------+-----------+-------+
| CMACE4           |      0 |     0 |            0 |    0 |     0 |         9 |  0.00 |
| GTYE4_CHANNEL    |      0 |     0 |            0 |    0 |     0 |        56 |  0.00 |
| GTYE4_COMMON     |      0 |     0 |            0 |    0 |     0 |        14 |  0.00 |
| ILKNE4           |      0 |     0 |            0 |    0 |     0 |         5 |  0.00 |
| OBUFDS_GTE4      |      0 |     0 |            0 |    0 |     0 |        28 |  0.00 |
| OBUFDS_GTE4_ADV  |      0 |     0 |            0 |    0 |     0 |        28 |  0.00 |
| PCIE40E4         |      0 |     0 |            0 |    0 |     0 |         4 |  0.00 |
| SYSMONE4         |      0 |     0 |            0 |    0 |     0 |         1 |  0.00 |
| LAGUNA Registers |      0 |     0 |            0 |    0 |     0 |     46080 |  0.00 |
|   as TX_REG      |      0 |     0 |            0 |    0 |       |           |       |
|   as RX_REG      |      0 |     0 |            0 |    0 |       |           |       |
+------------------+--------+-------+--------------+------+-------+-----------+-------+


10. CONFIGURATION
-----------------

+-------------+--------+-------+--------------+------+-------+-----------+-------+
|  Site Type  | Parent | Child | Non-Assigned | Used | Fixed | Available | Util% |
+-------------+--------+-------+--------------+------+-------+-----------+-------+
| BSCANE2     |      0 |     0 |            0 |    0 |     0 |         4 |  0.00 |
| DNA_PORTE2  |      0 |     0 |            0 |    0 |     0 |         1 |  0.00 |
| EFUSE_USR   |      0 |     0 |            0 |    0 |     0 |         1 |  0.00 |
| FRAME_ECCE4 |      0 |     0 |            0 |    0 |     0 |         1 |  0.00 |
| ICAPE3      |      0 |     0 |            0 |    0 |     0 |         2 |  0.00 |
| MASTER_JTAG |      0 |     0 |            0 |    0 |     0 |         1 |  0.00 |
| STARTUPE3   |      0 |     0 |            0 |    0 |     0 |         1 |  0.00 |
+-------------+--------+-------+--------------+------+-------+-----------+-------+


11. Primitives
--------------

+------------------+--------+---------------------+
|     Ref Name     |  Used  | Functional Category |
+------------------+--------+---------------------+
| FDRE             | 141054 |            Register |
| LUT3             |  39044 |                 CLB |
| LUT6             |  29835 |                 CLB |
| LUT5             |  15726 |                 CLB |
| LUT4             |  13205 |                 CLB |
| LUT2             |  10495 |                 CLB |
| RAMD32           |   9900 |                 CLB |
| SRL16E           |   4070 |                 CLB |
| FDSE             |   2805 |            Register |
| RAMS32           |   2412 |                 CLB |
| LUT1             |   2121 |                 CLB |
| FDCE             |   2055 |            Register |
| SRLC32E          |   1845 |                 CLB |
| MUXF7            |   1749 |                 CLB |
| FDPE             |    669 |            Register |
| CARRY8           |    636 |                 CLB |
| RXTX_BITSLICE    |    354 |                 I/O |
| IBUFCTRL         |    273 |              Others |
| OBUFT_DCIEN      |    216 |                 I/O |
| INBUF            |    216 |                 I/O |
| MUXF8            |    185 |                 CLB |
| RAMB36E2         |    144 |           Block Ram |
| OBUFT            |    108 |                 I/O |
| OBUF             |     84 |                 I/O |
| TX_BITSLICE_TRI  |     72 |                 I/O |
| BITSLICE_CONTROL |     72 |                 I/O |
| DIFFINBUF        |     57 |                 I/O |
| INV              |     54 |                 CLB |
| RIU_OR           |     36 |                 I/O |
| HPIO_VREF        |     27 |                 I/O |
| BUFGCE           |     12 |               Clock |
| PLLE4_ADV        |      9 |               Clock |
| DSP_PREADD_DATA  |      9 |          Arithmetic |
| DSP_PREADD       |      9 |          Arithmetic |
| DSP_OUTPUT       |      9 |          Arithmetic |
| DSP_M_DATA       |      9 |          Arithmetic |
| DSP_MULTIPLIER   |      9 |          Arithmetic |
| DSP_C_DATA       |      9 |          Arithmetic |
| DSP_A_B_DATA     |      9 |          Arithmetic |
| DSP_ALU          |      9 |          Arithmetic |
| RAMB18E2         |      6 |           Block Ram |
| MMCME4_ADV       |      3 |               Clock |
| AND2B1L          |      3 |              Others |
+------------------+--------+---------------------+


12. Black Boxes
---------------

+----------+------+
| Ref Name | Used |
+----------+------+


13. Instantiated Netlists
-------------------------

+---------------+------+
|    Ref Name   | Used |
+---------------+------+
| ddr4_core_phy |    4 |
| xsdbm_CV      |    1 |
| sh_shim       |    1 |
| sh_sda        |    1 |
| dbg_hub_CV    |    1 |
| cl_dram_dma   |    1 |
| WRAPPER       |    1 |
+---------------+------+


14. SLR Connectivity and Clocking Utilization
---------------------------------------------

+----------+-----------------+---------+-----------------+--------------+-------+-------+
|          | Total SLLs Used | (%)SLLs | BUFGs/BUFGCTRLs | BUFH/BUFHCEs | BUFRs | MMCMs |
+----------+-----------------+---------+-----------------+--------------+-------+-------+
| SLR2     |                 |         |               3 |            0 |     0 |     1 |
| ||||||-> |            1308 |    7.57 |                 |              |       |       |
| SLR1     |                 |         |               6 |            0 |     0 |     1 |
| ||||||-> |            7990 |   46.24 |                 |              |       |       |
| SLR0     |                 |         |               3 |            0 |     0 |     1 |
+----------+-----------------+---------+-----------------+--------------+-------+-------+
| Total    |            9298 |         |              12 |            0 |     0 |     3 |
+----------+-----------------+---------+-----------------+--------------+-------+-------+


15. SLR Connectivity Matrix
---------------------------

+------+------+------+------+
|      | SLR2 | SLR1 | SLR0 |
+------+------+------+------+
| SLR2 |    0 | 1308 |    8 |
| SLR1 | 1308 |    0 | 7990 |
| SLR0 |    8 | 7990 |    0 |
+------+------+------+------+


16. SLR CLB Logic and Dedicated Block Utilization
-------------------------------------------------

+-----------+-------+---------+------------+-------------+---------------+-----------+-------+------+------+
| SLR Index |  CLBs | (%)CLBs | Total LUTs | Memory LUTs | (%)Total LUTs | Registers | BRAMs | URAM | DSPs |
+-----------+-------+---------+------------+-------------+---------------+-----------+-------+------+------+
| SLR2      |  5763 |   11.70 |      24750 |        3452 |          6.28 |     34303 |  25.5 |    0 |    3 |
| SLR1      | 12526 |   25.43 |      46013 |        5053 |         11.68 |     74855 |    96 |    0 |    3 |
| SLR0      |  7305 |   14.83 |      25967 |        3452 |          6.59 |     37428 |  25.5 |    0 |    3 |
+-----------+-------+---------+------------+-------------+---------------+-----------+-------+------+------+
| Total     | 25594 |         |      96730 |       11957 |               |    146586 |   147 |    0 |    9 |
+-----------+-------+---------+------------+-------------+---------------+-----------+-------+------+------+


17. SLR IO Utilization
----------------------

+-----------+-------------+---------+--------------+----------+--------------+----------+-----+
| SLR Index | Bonded IOBs | (%)IOBs | Bonded IPADs | (%)IPADs | Bonded OPADs | (%)OPADs | GTs |
+-----------+-------------+---------+--------------+----------+--------------+----------+-----+
| SLR2      |           0 |    0.00 |            0 |     0.00 |            0 |     0.00 |   0 |
| SLR1      |           0 |    0.00 |            0 |     0.00 |            0 |     0.00 |   0 |
| SLR0      |           0 |    0.00 |            0 |     0.00 |            0 |     0.00 |   0 |
+-----------+-------------+---------+--------------+----------+--------------+----------+-----+
| Total     |           0 |         |            0 |          |            0 |          |   0 |
+-----------+-------------+---------+--------------+----------+--------------+----------+-----+


