// Seed: 4015693196
module module_0;
  wire id_1;
endmodule
module module_1 (
    input  wire  id_0,
    input  tri0  id_1,
    output uwire id_2
    , id_6,
    input  tri1  id_3,
    input  uwire id_4
);
  assign id_2 = id_4;
  assign id_6 = id_6;
  module_0 modCall_1 ();
endmodule
module module_2 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5
);
  inout wire id_5;
  input wire id_4;
  output wire id_3;
  input wire id_2;
  input wire id_1;
  assign id_5 = 1;
  module_0 modCall_1 ();
endmodule
