# compile verilog/system verilog design source files
verilog xil_defaultlib  \
"../../../../40g-udp-parser-fsm.srcs/sources_1/new/udp-parser-top.v" \
"../../../../40g-udp-parser-fsm.srcs/sim_1/new/upd_parser_tb.v" \

# compile glbl module
verilog xil_defaultlib "glbl.v"

# Do not sort compile order
nosort
