<?xml version="1.0" encoding="UTF-8" standalone="no"?>
<!DOCTYPE svg PUBLIC "-//W3C//DTD SVG 1.1//EN"
 "http://www.w3.org/Graphics/SVG/1.1/DTD/svg11.dtd">
<!-- Generated by graphviz version 2.40.1 (20161225.0304)
 -->
<!-- Title: G Pages: 1 -->
<svg width="2432pt" height="684pt"
 viewBox="0.00 0.00 2432.00 684.00" xmlns="http://www.w3.org/2000/svg" xmlns:xlink="http://www.w3.org/1999/xlink">
<g id="graph0" class="graph" transform="scale(1 1) rotate(0) translate(4 680)">
<title>G</title>
<polygon fill="#ffffff" stroke="transparent" points="-4,4 -4,-680 2428,-680 2428,4 -4,4"/>
<g id="clust1" class="cluster">
<title>cluster_root</title>
<g id="a_clust1"><a xlink:title="eventq_index=0&#10;full_system=false&#10;sim_quantum=0&#10;time_sync_enable=false&#10;time_sync_period=100000000000&#10;time_sync_spin_threshold=100000000">
<path fill="#bab6ae" stroke="#000000" d="M20,-8C20,-8 2404,-8 2404,-8 2410,-8 2416,-14 2416,-20 2416,-20 2416,-656 2416,-656 2416,-662 2410,-668 2404,-668 2404,-668 20,-668 20,-668 14,-668 8,-662 8,-656 8,-656 8,-20 8,-20 8,-14 14,-8 20,-8"/>
<text text-anchor="middle" x="1212" y="-652.8" font-family="Arial" font-size="14.00" fill="#000000">root </text>
<text text-anchor="middle" x="1212" y="-637.8" font-family="Arial" font-size="14.00" fill="#000000">: Root</text>
</a>
</g>
</g>
<g id="clust2" class="cluster">
<title>cluster_system</title>
<g id="a_clust2"><a xlink:title="auto_unlink_shared_backstore=false&#10;cache_line_size=64&#10;eventq_index=0&#10;exit_on_work_items=false&#10;init_param=0&#10;m5ops_base=0&#10;mem_mode=timing&#10;mem_ranges=0:536870912&#10;memories=system.mem_ctrls0.dram system.mem_ctrls1.dram&#10;mmap_using_noreserve=false&#10;multi_thread=false&#10;&#10;um_work_ids=16&#10;&#13;eadfile=&#10;&#13;edirect_paths=system.redirect_paths0 system.redirect_paths1 system.redirect_paths2&#10;shadow_rom_ranges=&#10;shared_backstore=&#10;symbolfile=&#10;thermal_components=&#10;thermal_model=Null&#10;work_begin_ckpt_count=0&#10;work_begin_cpu_id_exit=&#45;1&#10;work_begin_exit_count=0&#10;work_cpus_ckpt_count=0&#10;work_end_ckpt_count=0&#10;work_end_exit_count=0&#10;work_item_id=&#45;1&#10;workload=system.workload">
<path fill="#e4e7eb" stroke="#000000" d="M28,-16C28,-16 2396,-16 2396,-16 2402,-16 2408,-22 2408,-28 2408,-28 2408,-610 2408,-610 2408,-616 2402,-622 2396,-622 2396,-622 28,-622 28,-622 22,-622 16,-616 16,-610 16,-610 16,-28 16,-28 16,-22 22,-16 28,-16"/>
<text text-anchor="middle" x="1212" y="-606.8" font-family="Arial" font-size="14.00" fill="#000000">system </text>
<text text-anchor="middle" x="1212" y="-591.8" font-family="Arial" font-size="14.00" fill="#000000">: System</text>
</a>
</g>
</g>
<g id="clust4" class="cluster">
<title>cluster_system_cpu0</title>
<g id="a_clust4"><a xlink:title="LFSTSize=1024&#10;LQEntries=32&#10;LSQCheckLoads=true&#10;LSQDepCheckShift=4&#10;SQEntries=32&#10;SSITSize=1024&#10;activity=0&#10;backComSize=5&#10;branchPred=system.cpu0.branchPred&#10;cacheLoadPorts=200&#10;cacheStorePorts=200&#10;checker=Null&#10;clk_domain=system.cpu_clk_domain&#10;commitToDecodeDelay=1&#10;commitToFetchDelay=1&#10;commitToIEWDelay=1&#10;commitToRenameDelay=1&#10;commitWidth=8&#10;cpu_id=0&#10;decodeToFetchDelay=1&#10;decodeToRenameDelay=1&#10;decodeWidth=8&#10;decoder=system.cpu0.decoder&#10;dispatchWidth=8&#10;do_checkpoint_insts=true&#10;do_statistics_insts=true&#10;eventq_index=0&#10;fetchBufferSize=64&#10;fetchQueueSize=32&#10;fetchToDecodeDelay=1&#10;fetchTrapLatency=1&#10;fetchWidth=8&#10;forwardComSize=5&#10;fuPool=system.cpu0.fuPool&#10;function_trace=false&#10;function_trace_start=0&#10;iewToCommitDelay=1&#10;iewToDecodeDelay=1&#10;iewToFetchDelay=1&#10;iewToRenameDelay=1&#10;interrupts=system.cpu0.interrupts&#10;isa=system.cpu0.isa&#10;issueToExecuteDelay=1&#10;issueWidth=8&#10;max_insts_all_threads=0&#10;max_insts_any_thread=0&#10;mmu=system.cpu0.mmu&#10;&#10;eedsTSO=true&#10;&#10;umIQEntries=64&#10;&#10;umPhysCCRegs=1280&#10;&#10;umPhysFloatRegs=256&#10;&#10;umPhysIntRegs=256&#10;&#10;umPhysVecPredRegs=32&#10;&#10;umPhysVecRegs=256&#10;&#10;umROBEntries=192&#10;&#10;umRobs=1&#10;&#10;umThreads=1&#10;power_gating_on_idle=false&#10;power_model=&#10;power_state=system.cpu0.power_state&#10;progress_interval=0&#10;pwr_gating_latency=300&#10;&#13;enameToDecodeDelay=1&#10;&#13;enameToFetchDelay=1&#10;&#13;enameToIEWDelay=2&#10;&#13;enameToROBDelay=1&#10;&#13;enameWidth=8&#10;simpoint_start_insts=&#10;smtCommitPolicy=RoundRobin&#10;smtFetchPolicy=RoundRobin&#10;smtIQPolicy=Partitioned&#10;smtIQThreshold=100&#10;smtLSQPolicy=Partitioned&#10;smtLSQThreshold=100&#10;smtNumFetchingThreads=1&#10;smtROBPolicy=Partitioned&#10;smtROBThreshold=100&#10;socket_id=0&#10;squashWidth=8&#10;store_set_clear_period=250000&#10;switched_out=false&#10;syscallRetryLatency=10000&#10;system=system&#10;tracer=system.cpu0.tracer&#10;trapLatency=13&#10;wbWidth=8&#10;workload=system.cpu0.workload">
<path fill="#bbc6d9" stroke="#000000" d="M1478,-24C1478,-24 2388,-24 2388,-24 2394,-24 2400,-30 2400,-36 2400,-36 2400,-380 2400,-380 2400,-386 2394,-392 2388,-392 2388,-392 1478,-392 1478,-392 1472,-392 1466,-386 1466,-380 1466,-380 1466,-36 1466,-36 1466,-30 1472,-24 1478,-24"/>
<text text-anchor="middle" x="1933" y="-376.8" font-family="Arial" font-size="14.00" fill="#000000">cpu0 </text>
<text text-anchor="middle" x="1933" y="-361.8" font-family="Arial" font-size="14.00" fill="#000000">: X86O3CPU</text>
</a>
</g>
</g>
<g id="clust5" class="cluster">
<title>cluster_system_cpu0_mmu</title>
<g id="a_clust5"><a xlink:title="dtb=system.cpu0.mmu.dtb&#10;eventq_index=0&#10;itb=system.cpu0.mmu.itb">
<path fill="#bab6ae" stroke="#000000" d="M2026,-147C2026,-147 2380,-147 2380,-147 2386,-147 2392,-153 2392,-159 2392,-159 2392,-334 2392,-334 2392,-340 2386,-346 2380,-346 2380,-346 2026,-346 2026,-346 2020,-346 2014,-340 2014,-334 2014,-334 2014,-159 2014,-159 2014,-153 2020,-147 2026,-147"/>
<text text-anchor="middle" x="2203" y="-330.8" font-family="Arial" font-size="14.00" fill="#000000">mmu </text>
<text text-anchor="middle" x="2203" y="-315.8" font-family="Arial" font-size="14.00" fill="#000000">: X86MMU</text>
</a>
</g>
</g>
<g id="clust6" class="cluster">
<title>cluster_system_cpu0_mmu_itb</title>
<g id="a_clust6"><a xlink:title="entry_type=instruction&#10;eventq_index=0&#10;&#10;ext_level=Null&#10;size=64&#10;system=system&#10;walker=system.cpu0.mmu.itb.walker">
<path fill="#9f9c95" stroke="#000000" d="M2034,-155C2034,-155 2187,-155 2187,-155 2193,-155 2199,-161 2199,-167 2199,-167 2199,-288 2199,-288 2199,-294 2193,-300 2187,-300 2187,-300 2034,-300 2034,-300 2028,-300 2022,-294 2022,-288 2022,-288 2022,-167 2022,-167 2022,-161 2028,-155 2034,-155"/>
<text text-anchor="middle" x="2110.5" y="-284.8" font-family="Arial" font-size="14.00" fill="#000000">itb </text>
<text text-anchor="middle" x="2110.5" y="-269.8" font-family="Arial" font-size="14.00" fill="#000000">: X86TLB</text>
</a>
</g>
</g>
<g id="clust7" class="cluster">
<title>cluster_system_cpu0_mmu_itb_walker</title>
<g id="a_clust7"><a xlink:title="clk_domain=system.cpu_clk_domain&#10;eventq_index=0&#10;&#10;um_squash_per_cycle=4&#10;power_model=&#10;power_state=system.cpu0.mmu.itb.walker.power_state&#10;system=system">
<path fill="#84827c" stroke="#000000" d="M2042,-163C2042,-163 2179,-163 2179,-163 2185,-163 2191,-169 2191,-175 2191,-175 2191,-242 2191,-242 2191,-248 2185,-254 2179,-254 2179,-254 2042,-254 2042,-254 2036,-254 2030,-248 2030,-242 2030,-242 2030,-175 2030,-175 2030,-169 2036,-163 2042,-163"/>
<text text-anchor="middle" x="2110.5" y="-238.8" font-family="Arial" font-size="14.00" fill="#000000">walker </text>
<text text-anchor="middle" x="2110.5" y="-223.8" font-family="Arial" font-size="14.00" fill="#000000">: X86PagetableWalker</text>
</a>
</g>
</g>
<g id="clust9" class="cluster">
<title>cluster_system_cpu0_mmu_dtb</title>
<g id="a_clust9"><a xlink:title="entry_type=data&#10;eventq_index=0&#10;&#10;ext_level=Null&#10;size=64&#10;system=system&#10;walker=system.cpu0.mmu.dtb.walker">
<path fill="#9f9c95" stroke="#000000" d="M2219,-155C2219,-155 2372,-155 2372,-155 2378,-155 2384,-161 2384,-167 2384,-167 2384,-288 2384,-288 2384,-294 2378,-300 2372,-300 2372,-300 2219,-300 2219,-300 2213,-300 2207,-294 2207,-288 2207,-288 2207,-167 2207,-167 2207,-161 2213,-155 2219,-155"/>
<text text-anchor="middle" x="2295.5" y="-284.8" font-family="Arial" font-size="14.00" fill="#000000">dtb </text>
<text text-anchor="middle" x="2295.5" y="-269.8" font-family="Arial" font-size="14.00" fill="#000000">: X86TLB</text>
</a>
</g>
</g>
<g id="clust10" class="cluster">
<title>cluster_system_cpu0_mmu_dtb_walker</title>
<g id="a_clust10"><a xlink:title="clk_domain=system.cpu_clk_domain&#10;eventq_index=0&#10;&#10;um_squash_per_cycle=4&#10;power_model=&#10;power_state=system.cpu0.mmu.dtb.walker.power_state&#10;system=system">
<path fill="#84827c" stroke="#000000" d="M2227,-163C2227,-163 2364,-163 2364,-163 2370,-163 2376,-169 2376,-175 2376,-175 2376,-242 2376,-242 2376,-248 2370,-254 2364,-254 2364,-254 2227,-254 2227,-254 2221,-254 2215,-248 2215,-242 2215,-242 2215,-175 2215,-175 2215,-169 2221,-163 2227,-163"/>
<text text-anchor="middle" x="2295.5" y="-238.8" font-family="Arial" font-size="14.00" fill="#000000">walker </text>
<text text-anchor="middle" x="2295.5" y="-223.8" font-family="Arial" font-size="14.00" fill="#000000">: X86PagetableWalker</text>
</a>
</g>
</g>
<g id="clust77" class="cluster">
<title>cluster_system_cpu0_icache</title>
<g id="a_clust77"><a xlink:title="addr_ranges=0:18446744073709551615&#10;assoc=2&#10;clk_domain=system.cpu_clk_domain&#10;clusivity=mostly_incl&#10;compressor=Null&#10;data_latency=2&#10;demand_mshr_reserve=1&#10;eventq_index=0&#10;is_read_only=true&#10;max_miss_count=0&#10;move_contractions=true&#10;mshrs=4&#10;power_model=&#10;power_state=system.cpu0.icache.power_state&#10;prefetch_on_access=false&#10;prefetch_on_pf_hit=false&#10;prefetcher=Null&#10;&#13;eplace_expansions=true&#10;&#13;eplacement_policy=system.cpu0.icache.replacement_policy&#10;&#13;esponse_latency=2&#10;sequential_access=false&#10;size=32768&#10;system=system&#10;tag_latency=2&#10;tags=system.cpu0.icache.tags&#10;tgts_per_mshr=20&#10;warmup_percentage=0&#10;write_allocator=Null&#10;write_buffers=8&#10;writeback_clean=true">
<path fill="#bab6ae" stroke="#000000" d="M1688,-32C1688,-32 1858,-32 1858,-32 1864,-32 1870,-38 1870,-44 1870,-44 1870,-111 1870,-111 1870,-117 1864,-123 1858,-123 1858,-123 1688,-123 1688,-123 1682,-123 1676,-117 1676,-111 1676,-111 1676,-44 1676,-44 1676,-38 1682,-32 1688,-32"/>
<text text-anchor="middle" x="1773" y="-107.8" font-family="Arial" font-size="14.00" fill="#000000">icache </text>
<text text-anchor="middle" x="1773" y="-92.8" font-family="Arial" font-size="14.00" fill="#000000">: L1_ICache</text>
</a>
</g>
</g>
<g id="clust83" class="cluster">
<title>cluster_system_cpu0_dcache</title>
<g id="a_clust83"><a xlink:title="addr_ranges=0:18446744073709551615&#10;assoc=2&#10;clk_domain=system.cpu_clk_domain&#10;clusivity=mostly_incl&#10;compressor=Null&#10;data_latency=2&#10;demand_mshr_reserve=1&#10;eventq_index=0&#10;is_read_only=false&#10;max_miss_count=0&#10;move_contractions=true&#10;mshrs=4&#10;power_model=&#10;power_state=system.cpu0.dcache.power_state&#10;prefetch_on_access=false&#10;prefetch_on_pf_hit=false&#10;prefetcher=Null&#10;&#13;eplace_expansions=true&#10;&#13;eplacement_policy=system.cpu0.dcache.replacement_policy&#10;&#13;esponse_latency=2&#10;sequential_access=false&#10;size=65536&#10;system=system&#10;tag_latency=2&#10;tags=system.cpu0.dcache.tags&#10;tgts_per_mshr=20&#10;warmup_percentage=0&#10;write_allocator=Null&#10;write_buffers=8&#10;writeback_clean=false">
<path fill="#bab6ae" stroke="#000000" d="M1486,-32C1486,-32 1656,-32 1656,-32 1662,-32 1668,-38 1668,-44 1668,-44 1668,-111 1668,-111 1668,-117 1662,-123 1656,-123 1656,-123 1486,-123 1486,-123 1480,-123 1474,-117 1474,-111 1474,-111 1474,-44 1474,-44 1474,-38 1480,-32 1486,-32"/>
<text text-anchor="middle" x="1571" y="-107.8" font-family="Arial" font-size="14.00" fill="#000000">dcache </text>
<text text-anchor="middle" x="1571" y="-92.8" font-family="Arial" font-size="14.00" fill="#000000">: L1_DCache</text>
</a>
</g>
</g>
<g id="clust89" class="cluster">
<title>cluster_system_cpu0_itb_walker_cache</title>
<g id="a_clust89"><a xlink:title="addr_ranges=0:18446744073709551615&#10;assoc=2&#10;clk_domain=system.cpu_clk_domain&#10;clusivity=mostly_incl&#10;compressor=Null&#10;data_latency=2&#10;demand_mshr_reserve=1&#10;eventq_index=0&#10;is_read_only=false&#10;max_miss_count=0&#10;move_contractions=true&#10;mshrs=10&#10;power_model=&#10;power_state=system.cpu0.itb_walker_cache.power_state&#10;prefetch_on_access=false&#10;prefetch_on_pf_hit=false&#10;prefetcher=Null&#10;&#13;eplace_expansions=true&#10;&#13;eplacement_policy=system.cpu0.itb_walker_cache.replacement_policy&#10;&#13;esponse_latency=2&#10;sequential_access=false&#10;size=1024&#10;system=system&#10;tag_latency=2&#10;tags=system.cpu0.itb_walker_cache.tags&#10;tgts_per_mshr=12&#10;warmup_percentage=0&#10;write_allocator=Null&#10;write_buffers=8&#10;writeback_clean=false">
<path fill="#bab6ae" stroke="#000000" d="M1901,-32C1901,-32 2071,-32 2071,-32 2077,-32 2083,-38 2083,-44 2083,-44 2083,-111 2083,-111 2083,-117 2077,-123 2071,-123 2071,-123 1901,-123 1901,-123 1895,-123 1889,-117 1889,-111 1889,-111 1889,-44 1889,-44 1889,-38 1895,-32 1901,-32"/>
<text text-anchor="middle" x="1986" y="-107.8" font-family="Arial" font-size="14.00" fill="#000000">itb_walker_cache </text>
<text text-anchor="middle" x="1986" y="-92.8" font-family="Arial" font-size="14.00" fill="#000000">: PageTableWalkerCache</text>
</a>
</g>
</g>
<g id="clust95" class="cluster">
<title>cluster_system_cpu0_dtb_walker_cache</title>
<g id="a_clust95"><a xlink:title="addr_ranges=0:18446744073709551615&#10;assoc=2&#10;clk_domain=system.cpu_clk_domain&#10;clusivity=mostly_incl&#10;compressor=Null&#10;data_latency=2&#10;demand_mshr_reserve=1&#10;eventq_index=0&#10;is_read_only=false&#10;max_miss_count=0&#10;move_contractions=true&#10;mshrs=10&#10;power_model=&#10;power_state=system.cpu0.dtb_walker_cache.power_state&#10;prefetch_on_access=false&#10;prefetch_on_pf_hit=false&#10;prefetcher=Null&#10;&#13;eplace_expansions=true&#10;&#13;eplacement_policy=system.cpu0.dtb_walker_cache.replacement_policy&#10;&#13;esponse_latency=2&#10;sequential_access=false&#10;size=1024&#10;system=system&#10;tag_latency=2&#10;tags=system.cpu0.dtb_walker_cache.tags&#10;tgts_per_mshr=12&#10;warmup_percentage=0&#10;write_allocator=Null&#10;write_buffers=8&#10;writeback_clean=false">
<path fill="#bab6ae" stroke="#000000" d="M2108,-32C2108,-32 2278,-32 2278,-32 2284,-32 2290,-38 2290,-44 2290,-44 2290,-111 2290,-111 2290,-117 2284,-123 2278,-123 2278,-123 2108,-123 2108,-123 2102,-123 2096,-117 2096,-111 2096,-111 2096,-44 2096,-44 2096,-38 2102,-32 2108,-32"/>
<text text-anchor="middle" x="2193" y="-107.8" font-family="Arial" font-size="14.00" fill="#000000">dtb_walker_cache </text>
<text text-anchor="middle" x="2193" y="-92.8" font-family="Arial" font-size="14.00" fill="#000000">: PageTableWalkerCache</text>
</a>
</g>
</g>
<g id="clust101" class="cluster">
<title>cluster_system_cpu0_interrupts</title>
<g id="a_clust101"><a xlink:title="clk_domain=system.cpu0.interrupts.clk_domain&#10;eventq_index=0&#10;int_latency=1000&#10;pio_latency=100000&#10;system=system">
<path fill="#bab6ae" stroke="#000000" d="M1704,-163C1704,-163 1994,-163 1994,-163 2000,-163 2006,-169 2006,-175 2006,-175 2006,-242 2006,-242 2006,-248 2000,-254 1994,-254 1994,-254 1704,-254 1704,-254 1698,-254 1692,-248 1692,-242 1692,-242 1692,-175 1692,-175 1692,-169 1698,-163 1704,-163"/>
<text text-anchor="middle" x="1849" y="-238.8" font-family="Arial" font-size="14.00" fill="#000000">interrupts </text>
<text text-anchor="middle" x="1849" y="-223.8" font-family="Arial" font-size="14.00" fill="#000000">: X86LocalApic</text>
</a>
</g>
</g>
<g id="clust103" class="cluster">
<title>cluster_system_cpu1</title>
<g id="a_clust103"><a xlink:title="LFSTSize=1024&#10;LQEntries=32&#10;LSQCheckLoads=true&#10;LSQDepCheckShift=4&#10;SQEntries=32&#10;SSITSize=1024&#10;activity=0&#10;backComSize=5&#10;branchPred=system.cpu1.branchPred&#10;cacheLoadPorts=200&#10;cacheStorePorts=200&#10;checker=Null&#10;clk_domain=system.cpu_clk_domain&#10;commitToDecodeDelay=1&#10;commitToFetchDelay=1&#10;commitToIEWDelay=1&#10;commitToRenameDelay=1&#10;commitWidth=8&#10;cpu_id=1&#10;decodeToFetchDelay=1&#10;decodeToRenameDelay=1&#10;decodeWidth=8&#10;decoder=system.cpu1.decoder&#10;dispatchWidth=8&#10;do_checkpoint_insts=true&#10;do_statistics_insts=true&#10;eventq_index=0&#10;fetchBufferSize=64&#10;fetchQueueSize=32&#10;fetchToDecodeDelay=1&#10;fetchTrapLatency=1&#10;fetchWidth=8&#10;forwardComSize=5&#10;fuPool=system.cpu1.fuPool&#10;function_trace=false&#10;function_trace_start=0&#10;iewToCommitDelay=1&#10;iewToDecodeDelay=1&#10;iewToFetchDelay=1&#10;iewToRenameDelay=1&#10;interrupts=system.cpu1.interrupts&#10;isa=system.cpu1.isa&#10;issueToExecuteDelay=1&#10;issueWidth=8&#10;max_insts_all_threads=0&#10;max_insts_any_thread=0&#10;mmu=system.cpu1.mmu&#10;&#10;eedsTSO=true&#10;&#10;umIQEntries=64&#10;&#10;umPhysCCRegs=1280&#10;&#10;umPhysFloatRegs=256&#10;&#10;umPhysIntRegs=256&#10;&#10;umPhysVecPredRegs=32&#10;&#10;umPhysVecRegs=256&#10;&#10;umROBEntries=192&#10;&#10;umRobs=1&#10;&#10;umThreads=1&#10;power_gating_on_idle=false&#10;power_model=&#10;power_state=system.cpu1.power_state&#10;progress_interval=0&#10;pwr_gating_latency=300&#10;&#13;enameToDecodeDelay=1&#10;&#13;enameToFetchDelay=1&#10;&#13;enameToIEWDelay=2&#10;&#13;enameToROBDelay=1&#10;&#13;enameWidth=8&#10;simpoint_start_insts=&#10;smtCommitPolicy=RoundRobin&#10;smtFetchPolicy=RoundRobin&#10;smtIQPolicy=Partitioned&#10;smtIQThreshold=100&#10;smtLSQPolicy=Partitioned&#10;smtLSQThreshold=100&#10;smtNumFetchingThreads=1&#10;smtROBPolicy=Partitioned&#10;smtROBThreshold=100&#10;socket_id=0&#10;squashWidth=8&#10;store_set_clear_period=250000&#10;switched_out=false&#10;syscallRetryLatency=10000&#10;system=system&#10;tracer=system.cpu1.tracer&#10;trapLatency=13&#10;wbWidth=8&#10;workload=system.cpu0.workload">
<path fill="#bbc6d9" stroke="#000000" d="M36,-24C36,-24 946,-24 946,-24 952,-24 958,-30 958,-36 958,-36 958,-380 958,-380 958,-386 952,-392 946,-392 946,-392 36,-392 36,-392 30,-392 24,-386 24,-380 24,-380 24,-36 24,-36 24,-30 30,-24 36,-24"/>
<text text-anchor="middle" x="491" y="-376.8" font-family="Arial" font-size="14.00" fill="#000000">cpu1 </text>
<text text-anchor="middle" x="491" y="-361.8" font-family="Arial" font-size="14.00" fill="#000000">: X86O3CPU</text>
</a>
</g>
</g>
<g id="clust104" class="cluster">
<title>cluster_system_cpu1_mmu</title>
<g id="a_clust104"><a xlink:title="dtb=system.cpu1.mmu.dtb&#10;eventq_index=0&#10;itb=system.cpu1.mmu.itb">
<path fill="#bab6ae" stroke="#000000" d="M584,-147C584,-147 938,-147 938,-147 944,-147 950,-153 950,-159 950,-159 950,-334 950,-334 950,-340 944,-346 938,-346 938,-346 584,-346 584,-346 578,-346 572,-340 572,-334 572,-334 572,-159 572,-159 572,-153 578,-147 584,-147"/>
<text text-anchor="middle" x="761" y="-330.8" font-family="Arial" font-size="14.00" fill="#000000">mmu </text>
<text text-anchor="middle" x="761" y="-315.8" font-family="Arial" font-size="14.00" fill="#000000">: X86MMU</text>
</a>
</g>
</g>
<g id="clust105" class="cluster">
<title>cluster_system_cpu1_mmu_itb</title>
<g id="a_clust105"><a xlink:title="entry_type=instruction&#10;eventq_index=0&#10;&#10;ext_level=Null&#10;size=64&#10;system=system&#10;walker=system.cpu1.mmu.itb.walker">
<path fill="#9f9c95" stroke="#000000" d="M592,-155C592,-155 745,-155 745,-155 751,-155 757,-161 757,-167 757,-167 757,-288 757,-288 757,-294 751,-300 745,-300 745,-300 592,-300 592,-300 586,-300 580,-294 580,-288 580,-288 580,-167 580,-167 580,-161 586,-155 592,-155"/>
<text text-anchor="middle" x="668.5" y="-284.8" font-family="Arial" font-size="14.00" fill="#000000">itb </text>
<text text-anchor="middle" x="668.5" y="-269.8" font-family="Arial" font-size="14.00" fill="#000000">: X86TLB</text>
</a>
</g>
</g>
<g id="clust106" class="cluster">
<title>cluster_system_cpu1_mmu_itb_walker</title>
<g id="a_clust106"><a xlink:title="clk_domain=system.cpu_clk_domain&#10;eventq_index=0&#10;&#10;um_squash_per_cycle=4&#10;power_model=&#10;power_state=system.cpu1.mmu.itb.walker.power_state&#10;system=system">
<path fill="#84827c" stroke="#000000" d="M600,-163C600,-163 737,-163 737,-163 743,-163 749,-169 749,-175 749,-175 749,-242 749,-242 749,-248 743,-254 737,-254 737,-254 600,-254 600,-254 594,-254 588,-248 588,-242 588,-242 588,-175 588,-175 588,-169 594,-163 600,-163"/>
<text text-anchor="middle" x="668.5" y="-238.8" font-family="Arial" font-size="14.00" fill="#000000">walker </text>
<text text-anchor="middle" x="668.5" y="-223.8" font-family="Arial" font-size="14.00" fill="#000000">: X86PagetableWalker</text>
</a>
</g>
</g>
<g id="clust108" class="cluster">
<title>cluster_system_cpu1_mmu_dtb</title>
<g id="a_clust108"><a xlink:title="entry_type=data&#10;eventq_index=0&#10;&#10;ext_level=Null&#10;size=64&#10;system=system&#10;walker=system.cpu1.mmu.dtb.walker">
<path fill="#9f9c95" stroke="#000000" d="M777,-155C777,-155 930,-155 930,-155 936,-155 942,-161 942,-167 942,-167 942,-288 942,-288 942,-294 936,-300 930,-300 930,-300 777,-300 777,-300 771,-300 765,-294 765,-288 765,-288 765,-167 765,-167 765,-161 771,-155 777,-155"/>
<text text-anchor="middle" x="853.5" y="-284.8" font-family="Arial" font-size="14.00" fill="#000000">dtb </text>
<text text-anchor="middle" x="853.5" y="-269.8" font-family="Arial" font-size="14.00" fill="#000000">: X86TLB</text>
</a>
</g>
</g>
<g id="clust109" class="cluster">
<title>cluster_system_cpu1_mmu_dtb_walker</title>
<g id="a_clust109"><a xlink:title="clk_domain=system.cpu_clk_domain&#10;eventq_index=0&#10;&#10;um_squash_per_cycle=4&#10;power_model=&#10;power_state=system.cpu1.mmu.dtb.walker.power_state&#10;system=system">
<path fill="#84827c" stroke="#000000" d="M785,-163C785,-163 922,-163 922,-163 928,-163 934,-169 934,-175 934,-175 934,-242 934,-242 934,-248 928,-254 922,-254 922,-254 785,-254 785,-254 779,-254 773,-248 773,-242 773,-242 773,-175 773,-175 773,-169 779,-163 785,-163"/>
<text text-anchor="middle" x="853.5" y="-238.8" font-family="Arial" font-size="14.00" fill="#000000">walker </text>
<text text-anchor="middle" x="853.5" y="-223.8" font-family="Arial" font-size="14.00" fill="#000000">: X86PagetableWalker</text>
</a>
</g>
</g>
<g id="clust175" class="cluster">
<title>cluster_system_cpu1_icache</title>
<g id="a_clust175"><a xlink:title="addr_ranges=0:18446744073709551615&#10;assoc=2&#10;clk_domain=system.cpu_clk_domain&#10;clusivity=mostly_incl&#10;compressor=Null&#10;data_latency=2&#10;demand_mshr_reserve=1&#10;eventq_index=0&#10;is_read_only=true&#10;max_miss_count=0&#10;move_contractions=true&#10;mshrs=4&#10;power_model=&#10;power_state=system.cpu1.icache.power_state&#10;prefetch_on_access=false&#10;prefetch_on_pf_hit=false&#10;prefetcher=Null&#10;&#13;eplace_expansions=true&#10;&#13;eplacement_policy=system.cpu1.icache.replacement_policy&#10;&#13;esponse_latency=2&#10;sequential_access=false&#10;size=32768&#10;system=system&#10;tag_latency=2&#10;tags=system.cpu1.icache.tags&#10;tgts_per_mshr=20&#10;warmup_percentage=0&#10;write_allocator=Null&#10;write_buffers=8&#10;writeback_clean=true">
<path fill="#bab6ae" stroke="#000000" d="M307,-32C307,-32 477,-32 477,-32 483,-32 489,-38 489,-44 489,-44 489,-111 489,-111 489,-117 483,-123 477,-123 477,-123 307,-123 307,-123 301,-123 295,-117 295,-111 295,-111 295,-44 295,-44 295,-38 301,-32 307,-32"/>
<text text-anchor="middle" x="392" y="-107.8" font-family="Arial" font-size="14.00" fill="#000000">icache </text>
<text text-anchor="middle" x="392" y="-92.8" font-family="Arial" font-size="14.00" fill="#000000">: L1_ICache</text>
</a>
</g>
</g>
<g id="clust181" class="cluster">
<title>cluster_system_cpu1_dcache</title>
<g id="a_clust181"><a xlink:title="addr_ranges=0:18446744073709551615&#10;assoc=2&#10;clk_domain=system.cpu_clk_domain&#10;clusivity=mostly_incl&#10;compressor=Null&#10;data_latency=2&#10;demand_mshr_reserve=1&#10;eventq_index=0&#10;is_read_only=false&#10;max_miss_count=0&#10;move_contractions=true&#10;mshrs=4&#10;power_model=&#10;power_state=system.cpu1.dcache.power_state&#10;prefetch_on_access=false&#10;prefetch_on_pf_hit=false&#10;prefetcher=Null&#10;&#13;eplace_expansions=true&#10;&#13;eplacement_policy=system.cpu1.dcache.replacement_policy&#10;&#13;esponse_latency=2&#10;sequential_access=false&#10;size=65536&#10;system=system&#10;tag_latency=2&#10;tags=system.cpu1.dcache.tags&#10;tgts_per_mshr=20&#10;warmup_percentage=0&#10;write_allocator=Null&#10;write_buffers=8&#10;writeback_clean=false">
<path fill="#bab6ae" stroke="#000000" d="M76,-32C76,-32 246,-32 246,-32 252,-32 258,-38 258,-44 258,-44 258,-111 258,-111 258,-117 252,-123 246,-123 246,-123 76,-123 76,-123 70,-123 64,-117 64,-111 64,-111 64,-44 64,-44 64,-38 70,-32 76,-32"/>
<text text-anchor="middle" x="161" y="-107.8" font-family="Arial" font-size="14.00" fill="#000000">dcache </text>
<text text-anchor="middle" x="161" y="-92.8" font-family="Arial" font-size="14.00" fill="#000000">: L1_DCache</text>
</a>
</g>
</g>
<g id="clust187" class="cluster">
<title>cluster_system_cpu1_itb_walker_cache</title>
<g id="a_clust187"><a xlink:title="addr_ranges=0:18446744073709551615&#10;assoc=2&#10;clk_domain=system.cpu_clk_domain&#10;clusivity=mostly_incl&#10;compressor=Null&#10;data_latency=2&#10;demand_mshr_reserve=1&#10;eventq_index=0&#10;is_read_only=false&#10;max_miss_count=0&#10;move_contractions=true&#10;mshrs=10&#10;power_model=&#10;power_state=system.cpu1.itb_walker_cache.power_state&#10;prefetch_on_access=false&#10;prefetch_on_pf_hit=false&#10;prefetcher=Null&#10;&#13;eplace_expansions=true&#10;&#13;eplacement_policy=system.cpu1.itb_walker_cache.replacement_policy&#10;&#13;esponse_latency=2&#10;sequential_access=false&#10;size=1024&#10;system=system&#10;tag_latency=2&#10;tags=system.cpu1.itb_walker_cache.tags&#10;tgts_per_mshr=12&#10;warmup_percentage=0&#10;write_allocator=Null&#10;write_buffers=8&#10;writeback_clean=false">
<path fill="#bab6ae" stroke="#000000" d="M566,-32C566,-32 736,-32 736,-32 742,-32 748,-38 748,-44 748,-44 748,-111 748,-111 748,-117 742,-123 736,-123 736,-123 566,-123 566,-123 560,-123 554,-117 554,-111 554,-111 554,-44 554,-44 554,-38 560,-32 566,-32"/>
<text text-anchor="middle" x="651" y="-107.8" font-family="Arial" font-size="14.00" fill="#000000">itb_walker_cache </text>
<text text-anchor="middle" x="651" y="-92.8" font-family="Arial" font-size="14.00" fill="#000000">: PageTableWalkerCache</text>
</a>
</g>
</g>
<g id="clust193" class="cluster">
<title>cluster_system_cpu1_dtb_walker_cache</title>
<g id="a_clust193"><a xlink:title="addr_ranges=0:18446744073709551615&#10;assoc=2&#10;clk_domain=system.cpu_clk_domain&#10;clusivity=mostly_incl&#10;compressor=Null&#10;data_latency=2&#10;demand_mshr_reserve=1&#10;eventq_index=0&#10;is_read_only=false&#10;max_miss_count=0&#10;move_contractions=true&#10;mshrs=10&#10;power_model=&#10;power_state=system.cpu1.dtb_walker_cache.power_state&#10;prefetch_on_access=false&#10;prefetch_on_pf_hit=false&#10;prefetcher=Null&#10;&#13;eplace_expansions=true&#10;&#13;eplacement_policy=system.cpu1.dtb_walker_cache.replacement_policy&#10;&#13;esponse_latency=2&#10;sequential_access=false&#10;size=1024&#10;system=system&#10;tag_latency=2&#10;tags=system.cpu1.dtb_walker_cache.tags&#10;tgts_per_mshr=12&#10;warmup_percentage=0&#10;write_allocator=Null&#10;write_buffers=8&#10;writeback_clean=false">
<path fill="#bab6ae" stroke="#000000" d="M768,-32C768,-32 938,-32 938,-32 944,-32 950,-38 950,-44 950,-44 950,-111 950,-111 950,-117 944,-123 938,-123 938,-123 768,-123 768,-123 762,-123 756,-117 756,-111 756,-111 756,-44 756,-44 756,-38 762,-32 768,-32"/>
<text text-anchor="middle" x="853" y="-107.8" font-family="Arial" font-size="14.00" fill="#000000">dtb_walker_cache </text>
<text text-anchor="middle" x="853" y="-92.8" font-family="Arial" font-size="14.00" fill="#000000">: PageTableWalkerCache</text>
</a>
</g>
</g>
<g id="clust199" class="cluster">
<title>cluster_system_cpu1_interrupts</title>
<g id="a_clust199"><a xlink:title="clk_domain=system.cpu1.interrupts.clk_domain&#10;eventq_index=0&#10;int_latency=1000&#10;pio_latency=100000&#10;system=system">
<path fill="#bab6ae" stroke="#000000" d="M262,-163C262,-163 552,-163 552,-163 558,-163 564,-169 564,-175 564,-175 564,-242 564,-242 564,-248 558,-254 552,-254 552,-254 262,-254 262,-254 256,-254 250,-248 250,-242 250,-242 250,-175 250,-175 250,-169 256,-163 262,-163"/>
<text text-anchor="middle" x="407" y="-238.8" font-family="Arial" font-size="14.00" fill="#000000">interrupts </text>
<text text-anchor="middle" x="407" y="-223.8" font-family="Arial" font-size="14.00" fill="#000000">: X86LocalApic</text>
</a>
</g>
</g>
<g id="clust205" class="cluster">
<title>cluster_system_membus</title>
<g id="a_clust205"><a xlink:title="clk_domain=system.clk_domain&#10;eventq_index=0&#10;forward_latency=4&#10;frontend_latency=3&#10;header_latency=1&#10;max_outstanding_snoops=512&#10;max_routing_table_size=512&#10;point_of_coherency=true&#10;point_of_unification=true&#10;power_model=&#10;power_state=system.membus.power_state&#10;&#13;esponse_latency=2&#10;snoop_filter=system.membus.snoop_filter&#10;snoop_response_latency=4&#10;system=system&#10;use_default_range=false&#10;width=16">
<path fill="#6f798c" stroke="#000000" d="M965,-400C965,-400 1217,-400 1217,-400 1223,-400 1229,-406 1229,-412 1229,-412 1229,-479 1229,-479 1229,-485 1223,-491 1217,-491 1217,-491 965,-491 965,-491 959,-491 953,-485 953,-479 953,-479 953,-412 953,-412 953,-406 959,-400 965,-400"/>
<text text-anchor="middle" x="1091" y="-475.8" font-family="Arial" font-size="14.00" fill="#000000">membus </text>
<text text-anchor="middle" x="1091" y="-460.8" font-family="Arial" font-size="14.00" fill="#000000">: SystemXBar</text>
</a>
</g>
</g>
<g id="clust208" class="cluster">
<title>cluster_system_l2</title>
<g id="a_clust208"><a xlink:title="addr_ranges=0:18446744073709551615&#10;assoc=8&#10;clk_domain=system.cpu_clk_domain&#10;clusivity=mostly_incl&#10;compressor=Null&#10;data_latency=20&#10;demand_mshr_reserve=1&#10;eventq_index=0&#10;is_read_only=false&#10;max_miss_count=0&#10;move_contractions=true&#10;mshrs=20&#10;power_model=&#10;power_state=system.l2.power_state&#10;prefetch_on_access=false&#10;prefetch_on_pf_hit=false&#10;prefetcher=Null&#10;&#13;eplace_expansions=true&#10;&#13;eplacement_policy=system.l2.replacement_policy&#10;&#13;esponse_latency=20&#10;sequential_access=false&#10;size=2097152&#10;system=system&#10;tag_latency=20&#10;tags=system.l2.tags&#10;tgts_per_mshr=12&#10;warmup_percentage=0&#10;write_allocator=Null&#10;write_buffers=8&#10;writeback_clean=false">
<path fill="#bab6ae" stroke="#000000" d="M1114,-32C1114,-32 1284,-32 1284,-32 1290,-32 1296,-38 1296,-44 1296,-44 1296,-111 1296,-111 1296,-117 1290,-123 1284,-123 1284,-123 1114,-123 1114,-123 1108,-123 1102,-117 1102,-111 1102,-111 1102,-44 1102,-44 1102,-38 1108,-32 1114,-32"/>
<text text-anchor="middle" x="1199" y="-107.8" font-family="Arial" font-size="14.00" fill="#000000">l2 </text>
<text text-anchor="middle" x="1199" y="-92.8" font-family="Arial" font-size="14.00" fill="#000000">: L2Cache</text>
</a>
</g>
</g>
<g id="clust214" class="cluster">
<title>cluster_system_tol2bus</title>
<g id="a_clust214"><a xlink:title="clk_domain=system.cpu_clk_domain&#10;eventq_index=0&#10;forward_latency=0&#10;frontend_latency=1&#10;header_latency=1&#10;max_outstanding_snoops=512&#10;max_routing_table_size=512&#10;point_of_coherency=false&#10;point_of_unification=true&#10;power_model=&#10;power_state=system.tol2bus.power_state&#10;&#13;esponse_latency=1&#10;snoop_filter=system.tol2bus.snoop_filter&#10;snoop_response_latency=1&#10;system=system&#10;use_default_range=false&#10;width=32">
<path fill="#6f798c" stroke="#000000" d="M1194,-163C1194,-163 1446,-163 1446,-163 1452,-163 1458,-169 1458,-175 1458,-175 1458,-242 1458,-242 1458,-248 1452,-254 1446,-254 1446,-254 1194,-254 1194,-254 1188,-254 1182,-248 1182,-242 1182,-242 1182,-175 1182,-175 1182,-169 1188,-163 1194,-163"/>
<text text-anchor="middle" x="1320" y="-238.8" font-family="Arial" font-size="14.00" fill="#000000">tol2bus </text>
<text text-anchor="middle" x="1320" y="-223.8" font-family="Arial" font-size="14.00" fill="#000000">: L2XBar</text>
</a>
</g>
</g>
<g id="clust217" class="cluster">
<title>cluster_system_mem_ctrls0</title>
<g id="a_clust217"><a xlink:title="clk_domain=system.clk_domain&#10;command_window=10000&#10;dram=system.mem_ctrls0.dram&#10;eventq_index=0&#10;mem_sched_policy=frfcfs&#10;min_reads_per_switch=16&#10;min_writes_per_switch=16&#10;power_model=&#10;power_state=system.mem_ctrls0.power_state&#10;qos_policy=Null&#10;qos_priorities=1&#10;qos_priority_escalation=false&#10;qos_q_policy=fifo&#10;qos_requestors= &#160;&#160;&#160;&#160;&#160;&#160;&#160;&#160;&#160;&#160;&#160;&#160;&#160;&#160;&#10;qos_syncro_scheduler=false&#10;qos_turnaround_policy=Null&#10;static_backend_latency=10000&#10;static_frontend_latency=10000&#10;system=system&#10;write_high_thresh_perc=85&#10;write_low_thresh_perc=50">
<path fill="#bab6ae" stroke="#000000" d="M988,-163C988,-163 1059,-163 1059,-163 1065,-163 1071,-169 1071,-175 1071,-175 1071,-242 1071,-242 1071,-248 1065,-254 1059,-254 1059,-254 988,-254 988,-254 982,-254 976,-248 976,-242 976,-242 976,-175 976,-175 976,-169 982,-163 988,-163"/>
<text text-anchor="middle" x="1023.5" y="-238.8" font-family="Arial" font-size="14.00" fill="#000000">mem_ctrls0 </text>
<text text-anchor="middle" x="1023.5" y="-223.8" font-family="Arial" font-size="14.00" fill="#000000">: MemCtrl</text>
</a>
</g>
</g>
<g id="clust221" class="cluster">
<title>cluster_system_mem_ctrls1</title>
<g id="a_clust221"><a xlink:title="clk_domain=system.clk_domain&#10;command_window=10000&#10;dram=system.mem_ctrls1.dram&#10;eventq_index=0&#10;mem_sched_policy=frfcfs&#10;min_reads_per_switch=16&#10;min_writes_per_switch=16&#10;power_model=&#10;power_state=system.mem_ctrls1.power_state&#10;qos_policy=Null&#10;qos_priorities=1&#10;qos_priority_escalation=false&#10;qos_q_policy=fifo&#10;qos_requestors= &#160;&#160;&#160;&#160;&#160;&#160;&#160;&#160;&#160;&#160;&#160;&#160;&#160;&#160;&#10;qos_syncro_scheduler=false&#10;qos_turnaround_policy=Null&#10;static_backend_latency=10000&#10;static_frontend_latency=10000&#10;system=system&#10;write_high_thresh_perc=85&#10;write_low_thresh_perc=50">
<path fill="#bab6ae" stroke="#000000" d="M1091,-163C1091,-163 1162,-163 1162,-163 1168,-163 1174,-169 1174,-175 1174,-175 1174,-242 1174,-242 1174,-248 1168,-254 1162,-254 1162,-254 1091,-254 1091,-254 1085,-254 1079,-248 1079,-242 1079,-242 1079,-175 1079,-175 1079,-169 1085,-163 1091,-163"/>
<text text-anchor="middle" x="1126.5" y="-238.8" font-family="Arial" font-size="14.00" fill="#000000">mem_ctrls1 </text>
<text text-anchor="middle" x="1126.5" y="-223.8" font-family="Arial" font-size="14.00" fill="#000000">: MemCtrl</text>
</a>
</g>
</g>
<!-- system_system_port -->
<g id="node1" class="node">
<title>system_system_port</title>
<path fill="#b6b8bc" stroke="#000000" d="M1127,-539.5C1127,-539.5 1199,-539.5 1199,-539.5 1205,-539.5 1211,-545.5 1211,-551.5 1211,-551.5 1211,-563.5 1211,-563.5 1211,-569.5 1205,-575.5 1199,-575.5 1199,-575.5 1127,-575.5 1127,-575.5 1121,-575.5 1115,-569.5 1115,-563.5 1115,-563.5 1115,-551.5 1115,-551.5 1115,-545.5 1121,-539.5 1127,-539.5"/>
<text text-anchor="middle" x="1163" y="-553.8" font-family="Arial" font-size="14.00" fill="#000000">system_port</text>
</g>
<!-- system_membus_cpu_side_ports -->
<g id="node32" class="node">
<title>system_membus_cpu_side_ports</title>
<path fill="#586070" stroke="#000000" d="M1117,-408.5C1117,-408.5 1209,-408.5 1209,-408.5 1215,-408.5 1221,-414.5 1221,-420.5 1221,-420.5 1221,-432.5 1221,-432.5 1221,-438.5 1215,-444.5 1209,-444.5 1209,-444.5 1117,-444.5 1117,-444.5 1111,-444.5 1105,-438.5 1105,-432.5 1105,-432.5 1105,-420.5 1105,-420.5 1105,-414.5 1111,-408.5 1117,-408.5"/>
<text text-anchor="middle" x="1163" y="-422.8" font-family="Arial" font-size="14.00" fill="#000000">cpu_side_ports</text>
</g>
<!-- system_system_port&#45;&gt;system_membus_cpu_side_ports -->
<g id="edge1" class="edge">
<title>system_system_port&#45;&gt;system_membus_cpu_side_ports</title>
<path fill="none" stroke="#000000" d="M1163,-539.285C1163,-517.3856 1163,-480.3861 1163,-454.7663"/>
<polygon fill="#000000" stroke="#000000" points="1166.5001,-454.5603 1163,-444.5603 1159.5001,-454.5603 1166.5001,-454.5603"/>
</g>
<!-- system_cpu0_icache_port -->
<g id="node2" class="node">
<title>system_cpu0_icache_port</title>
<path fill="#959ead" stroke="#000000" d="M1602,-171.5C1602,-171.5 1670,-171.5 1670,-171.5 1676,-171.5 1682,-177.5 1682,-183.5 1682,-183.5 1682,-195.5 1682,-195.5 1682,-201.5 1676,-207.5 1670,-207.5 1670,-207.5 1602,-207.5 1602,-207.5 1596,-207.5 1590,-201.5 1590,-195.5 1590,-195.5 1590,-183.5 1590,-183.5 1590,-177.5 1596,-171.5 1602,-171.5"/>
<text text-anchor="middle" x="1636" y="-185.8" font-family="Arial" font-size="14.00" fill="#000000">icache_port</text>
</g>
<!-- system_cpu0_icache_cpu_side -->
<g id="node6" class="node">
<title>system_cpu0_icache_cpu_side</title>
<path fill="#94918b" stroke="#000000" d="M1798,-40.5C1798,-40.5 1850,-40.5 1850,-40.5 1856,-40.5 1862,-46.5 1862,-52.5 1862,-52.5 1862,-64.5 1862,-64.5 1862,-70.5 1856,-76.5 1850,-76.5 1850,-76.5 1798,-76.5 1798,-76.5 1792,-76.5 1786,-70.5 1786,-64.5 1786,-64.5 1786,-52.5 1786,-52.5 1786,-46.5 1792,-40.5 1798,-40.5"/>
<text text-anchor="middle" x="1824" y="-54.8" font-family="Arial" font-size="14.00" fill="#000000">cpu_side</text>
</g>
<!-- system_cpu0_icache_port&#45;&gt;system_cpu0_icache_cpu_side -->
<g id="edge2" class="edge">
<title>system_cpu0_icache_port&#45;&gt;system_cpu0_icache_cpu_side</title>
<path fill="none" stroke="#000000" d="M1654.3708,-171.2426C1663.7563,-162.8042 1675.7606,-153.2836 1688,-147 1724.4461,-128.289 1743.2391,-146.2082 1777,-123 1790.8228,-113.4978 1802.0828,-98.5584 1810.1127,-85.4493"/>
<polygon fill="#000000" stroke="#000000" points="1813.1647,-87.1631 1815.1475,-76.7554 1807.1072,-83.6549 1813.1647,-87.1631"/>
</g>
<!-- system_cpu0_dcache_port -->
<g id="node3" class="node">
<title>system_cpu0_dcache_port</title>
<path fill="#959ead" stroke="#000000" d="M1486,-171.5C1486,-171.5 1560,-171.5 1560,-171.5 1566,-171.5 1572,-177.5 1572,-183.5 1572,-183.5 1572,-195.5 1572,-195.5 1572,-201.5 1566,-207.5 1560,-207.5 1560,-207.5 1486,-207.5 1486,-207.5 1480,-207.5 1474,-201.5 1474,-195.5 1474,-195.5 1474,-183.5 1474,-183.5 1474,-177.5 1480,-171.5 1486,-171.5"/>
<text text-anchor="middle" x="1523" y="-185.8" font-family="Arial" font-size="14.00" fill="#000000">dcache_port</text>
</g>
<!-- system_cpu0_dcache_cpu_side -->
<g id="node8" class="node">
<title>system_cpu0_dcache_cpu_side</title>
<path fill="#94918b" stroke="#000000" d="M1596,-40.5C1596,-40.5 1648,-40.5 1648,-40.5 1654,-40.5 1660,-46.5 1660,-52.5 1660,-52.5 1660,-64.5 1660,-64.5 1660,-70.5 1654,-76.5 1648,-76.5 1648,-76.5 1596,-76.5 1596,-76.5 1590,-76.5 1584,-70.5 1584,-64.5 1584,-64.5 1584,-52.5 1584,-52.5 1584,-46.5 1590,-40.5 1596,-40.5"/>
<text text-anchor="middle" x="1622" y="-54.8" font-family="Arial" font-size="14.00" fill="#000000">cpu_side</text>
</g>
<!-- system_cpu0_dcache_port&#45;&gt;system_cpu0_dcache_cpu_side -->
<g id="edge3" class="edge">
<title>system_cpu0_dcache_port&#45;&gt;system_cpu0_dcache_cpu_side</title>
<path fill="none" stroke="#000000" d="M1537.5148,-171.2823C1548.0386,-157.9906 1562.5488,-139.4922 1575,-123 1584.4051,-110.5426 1594.6343,-96.5585 1603.141,-84.8038"/>
<polygon fill="#000000" stroke="#000000" points="1605.9809,-86.8496 1608.9943,-76.6923 1600.3044,-82.7534 1605.9809,-86.8496"/>
</g>
<!-- system_cpu0_mmu_itb_walker_port -->
<g id="node4" class="node">
<title>system_cpu0_mmu_itb_walker_port</title>
<path fill="#6a6863" stroke="#000000" d="M2050,-171.5C2050,-171.5 2080,-171.5 2080,-171.5 2086,-171.5 2092,-177.5 2092,-183.5 2092,-183.5 2092,-195.5 2092,-195.5 2092,-201.5 2086,-207.5 2080,-207.5 2080,-207.5 2050,-207.5 2050,-207.5 2044,-207.5 2038,-201.5 2038,-195.5 2038,-195.5 2038,-183.5 2038,-183.5 2038,-177.5 2044,-171.5 2050,-171.5"/>
<text text-anchor="middle" x="2065" y="-185.8" font-family="Arial" font-size="14.00" fill="#000000">port</text>
</g>
<!-- system_cpu0_itb_walker_cache_cpu_side -->
<g id="node10" class="node">
<title>system_cpu0_itb_walker_cache_cpu_side</title>
<path fill="#94918b" stroke="#000000" d="M2011,-40.5C2011,-40.5 2063,-40.5 2063,-40.5 2069,-40.5 2075,-46.5 2075,-52.5 2075,-52.5 2075,-64.5 2075,-64.5 2075,-70.5 2069,-76.5 2063,-76.5 2063,-76.5 2011,-76.5 2011,-76.5 2005,-76.5 1999,-70.5 1999,-64.5 1999,-64.5 1999,-52.5 1999,-52.5 1999,-46.5 2005,-40.5 2011,-40.5"/>
<text text-anchor="middle" x="2037" y="-54.8" font-family="Arial" font-size="14.00" fill="#000000">cpu_side</text>
</g>
<!-- system_cpu0_mmu_itb_walker_port&#45;&gt;system_cpu0_itb_walker_cache_cpu_side -->
<g id="edge4" class="edge">
<title>system_cpu0_mmu_itb_walker_port&#45;&gt;system_cpu0_itb_walker_cache_cpu_side</title>
<path fill="none" stroke="#000000" d="M2061.1067,-171.285C2056.405,-149.2878 2048.447,-112.0554 2042.9685,-86.4238"/>
<polygon fill="#000000" stroke="#000000" points="2046.3732,-85.6078 2040.8602,-76.5603 2039.5278,-87.071 2046.3732,-85.6078"/>
</g>
<!-- system_cpu0_mmu_dtb_walker_port -->
<g id="node5" class="node">
<title>system_cpu0_mmu_dtb_walker_port</title>
<path fill="#6a6863" stroke="#000000" d="M2235,-171.5C2235,-171.5 2265,-171.5 2265,-171.5 2271,-171.5 2277,-177.5 2277,-183.5 2277,-183.5 2277,-195.5 2277,-195.5 2277,-201.5 2271,-207.5 2265,-207.5 2265,-207.5 2235,-207.5 2235,-207.5 2229,-207.5 2223,-201.5 2223,-195.5 2223,-195.5 2223,-183.5 2223,-183.5 2223,-177.5 2229,-171.5 2235,-171.5"/>
<text text-anchor="middle" x="2250" y="-185.8" font-family="Arial" font-size="14.00" fill="#000000">port</text>
</g>
<!-- system_cpu0_dtb_walker_cache_cpu_side -->
<g id="node12" class="node">
<title>system_cpu0_dtb_walker_cache_cpu_side</title>
<path fill="#94918b" stroke="#000000" d="M2218,-40.5C2218,-40.5 2270,-40.5 2270,-40.5 2276,-40.5 2282,-46.5 2282,-52.5 2282,-52.5 2282,-64.5 2282,-64.5 2282,-70.5 2276,-76.5 2270,-76.5 2270,-76.5 2218,-76.5 2218,-76.5 2212,-76.5 2206,-70.5 2206,-64.5 2206,-64.5 2206,-52.5 2206,-52.5 2206,-46.5 2212,-40.5 2218,-40.5"/>
<text text-anchor="middle" x="2244" y="-54.8" font-family="Arial" font-size="14.00" fill="#000000">cpu_side</text>
</g>
<!-- system_cpu0_mmu_dtb_walker_port&#45;&gt;system_cpu0_dtb_walker_cache_cpu_side -->
<g id="edge5" class="edge">
<title>system_cpu0_mmu_dtb_walker_port&#45;&gt;system_cpu0_dtb_walker_cache_cpu_side</title>
<path fill="none" stroke="#000000" d="M2249.1657,-171.285C2248.1627,-149.3856 2246.4681,-112.3861 2245.2946,-86.7663"/>
<polygon fill="#000000" stroke="#000000" points="2248.7812,-86.3896 2244.8272,-76.5603 2241.7885,-86.71 2248.7812,-86.3896"/>
</g>
<!-- system_cpu0_icache_mem_side -->
<g id="node7" class="node">
<title>system_cpu0_icache_mem_side</title>
<path fill="#94918b" stroke="#000000" d="M1696,-40.5C1696,-40.5 1756,-40.5 1756,-40.5 1762,-40.5 1768,-46.5 1768,-52.5 1768,-52.5 1768,-64.5 1768,-64.5 1768,-70.5 1762,-76.5 1756,-76.5 1756,-76.5 1696,-76.5 1696,-76.5 1690,-76.5 1684,-70.5 1684,-64.5 1684,-64.5 1684,-52.5 1684,-52.5 1684,-46.5 1690,-40.5 1696,-40.5"/>
<text text-anchor="middle" x="1726" y="-54.8" font-family="Arial" font-size="14.00" fill="#000000">mem_side</text>
</g>
<!-- system_cpu0_dcache_mem_side -->
<g id="node9" class="node">
<title>system_cpu0_dcache_mem_side</title>
<path fill="#94918b" stroke="#000000" d="M1494,-40.5C1494,-40.5 1554,-40.5 1554,-40.5 1560,-40.5 1566,-46.5 1566,-52.5 1566,-52.5 1566,-64.5 1566,-64.5 1566,-70.5 1560,-76.5 1554,-76.5 1554,-76.5 1494,-76.5 1494,-76.5 1488,-76.5 1482,-70.5 1482,-64.5 1482,-64.5 1482,-52.5 1482,-52.5 1482,-46.5 1488,-40.5 1494,-40.5"/>
<text text-anchor="middle" x="1524" y="-54.8" font-family="Arial" font-size="14.00" fill="#000000">mem_side</text>
</g>
<!-- system_cpu0_itb_walker_cache_mem_side -->
<g id="node11" class="node">
<title>system_cpu0_itb_walker_cache_mem_side</title>
<path fill="#94918b" stroke="#000000" d="M1909,-40.5C1909,-40.5 1969,-40.5 1969,-40.5 1975,-40.5 1981,-46.5 1981,-52.5 1981,-52.5 1981,-64.5 1981,-64.5 1981,-70.5 1975,-76.5 1969,-76.5 1969,-76.5 1909,-76.5 1909,-76.5 1903,-76.5 1897,-70.5 1897,-64.5 1897,-64.5 1897,-52.5 1897,-52.5 1897,-46.5 1903,-40.5 1909,-40.5"/>
<text text-anchor="middle" x="1939" y="-54.8" font-family="Arial" font-size="14.00" fill="#000000">mem_side</text>
</g>
<!-- system_cpu0_dtb_walker_cache_mem_side -->
<g id="node13" class="node">
<title>system_cpu0_dtb_walker_cache_mem_side</title>
<path fill="#94918b" stroke="#000000" d="M2116,-40.5C2116,-40.5 2176,-40.5 2176,-40.5 2182,-40.5 2188,-46.5 2188,-52.5 2188,-52.5 2188,-64.5 2188,-64.5 2188,-70.5 2182,-76.5 2176,-76.5 2176,-76.5 2116,-76.5 2116,-76.5 2110,-76.5 2104,-70.5 2104,-64.5 2104,-64.5 2104,-52.5 2104,-52.5 2104,-46.5 2110,-40.5 2116,-40.5"/>
<text text-anchor="middle" x="2146" y="-54.8" font-family="Arial" font-size="14.00" fill="#000000">mem_side</text>
</g>
<!-- system_cpu0_interrupts_int_requestor -->
<g id="node14" class="node">
<title>system_cpu0_interrupts_int_requestor</title>
<path fill="#94918b" stroke="#000000" d="M1908.5,-171.5C1908.5,-171.5 1985.5,-171.5 1985.5,-171.5 1991.5,-171.5 1997.5,-177.5 1997.5,-183.5 1997.5,-183.5 1997.5,-195.5 1997.5,-195.5 1997.5,-201.5 1991.5,-207.5 1985.5,-207.5 1985.5,-207.5 1908.5,-207.5 1908.5,-207.5 1902.5,-207.5 1896.5,-201.5 1896.5,-195.5 1896.5,-195.5 1896.5,-183.5 1896.5,-183.5 1896.5,-177.5 1902.5,-171.5 1908.5,-171.5"/>
<text text-anchor="middle" x="1947" y="-185.8" font-family="Arial" font-size="14.00" fill="#000000">int_requestor</text>
</g>
<!-- system_cpu0_interrupts_int_responder -->
<g id="node15" class="node">
<title>system_cpu0_interrupts_int_responder</title>
<path fill="#94918b" stroke="#000000" d="M1784,-171.5C1784,-171.5 1866,-171.5 1866,-171.5 1872,-171.5 1878,-177.5 1878,-183.5 1878,-183.5 1878,-195.5 1878,-195.5 1878,-201.5 1872,-207.5 1866,-207.5 1866,-207.5 1784,-207.5 1784,-207.5 1778,-207.5 1772,-201.5 1772,-195.5 1772,-195.5 1772,-183.5 1772,-183.5 1772,-177.5 1778,-171.5 1784,-171.5"/>
<text text-anchor="middle" x="1825" y="-185.8" font-family="Arial" font-size="14.00" fill="#000000">int_responder</text>
</g>
<!-- system_cpu0_interrupts_pio -->
<g id="node16" class="node">
<title>system_cpu0_interrupts_pio</title>
<path fill="#94918b" stroke="#000000" d="M1712,-171.5C1712,-171.5 1742,-171.5 1742,-171.5 1748,-171.5 1754,-177.5 1754,-183.5 1754,-183.5 1754,-195.5 1754,-195.5 1754,-201.5 1748,-207.5 1742,-207.5 1742,-207.5 1712,-207.5 1712,-207.5 1706,-207.5 1700,-201.5 1700,-195.5 1700,-195.5 1700,-183.5 1700,-183.5 1700,-177.5 1706,-171.5 1712,-171.5"/>
<text text-anchor="middle" x="1727" y="-185.8" font-family="Arial" font-size="14.00" fill="#000000">pio</text>
</g>
<!-- system_cpu1_icache_port -->
<g id="node17" class="node">
<title>system_cpu1_icache_port</title>
<path fill="#959ead" stroke="#000000" d="M160,-171.5C160,-171.5 228,-171.5 228,-171.5 234,-171.5 240,-177.5 240,-183.5 240,-183.5 240,-195.5 240,-195.5 240,-201.5 234,-207.5 228,-207.5 228,-207.5 160,-207.5 160,-207.5 154,-207.5 148,-201.5 148,-195.5 148,-195.5 148,-183.5 148,-183.5 148,-177.5 154,-171.5 160,-171.5"/>
<text text-anchor="middle" x="194" y="-185.8" font-family="Arial" font-size="14.00" fill="#000000">icache_port</text>
</g>
<!-- system_cpu1_icache_cpu_side -->
<g id="node21" class="node">
<title>system_cpu1_icache_cpu_side</title>
<path fill="#94918b" stroke="#000000" d="M315,-40.5C315,-40.5 367,-40.5 367,-40.5 373,-40.5 379,-46.5 379,-52.5 379,-52.5 379,-64.5 379,-64.5 379,-70.5 373,-76.5 367,-76.5 367,-76.5 315,-76.5 315,-76.5 309,-76.5 303,-70.5 303,-64.5 303,-64.5 303,-52.5 303,-52.5 303,-46.5 309,-40.5 315,-40.5"/>
<text text-anchor="middle" x="341" y="-54.8" font-family="Arial" font-size="14.00" fill="#000000">cpu_side</text>
</g>
<!-- system_cpu1_icache_port&#45;&gt;system_cpu1_icache_cpu_side -->
<g id="edge6" class="edge">
<title>system_cpu1_icache_port&#45;&gt;system_cpu1_icache_cpu_side</title>
<path fill="none" stroke="#000000" d="M214.4397,-171.285C240.111,-148.4079 284.2732,-109.0525 313.0527,-83.4055"/>
<polygon fill="#000000" stroke="#000000" points="315.5968,-85.8264 320.7339,-76.5603 310.9396,-80.6004 315.5968,-85.8264"/>
</g>
<!-- system_cpu1_dcache_port -->
<g id="node18" class="node">
<title>system_cpu1_dcache_port</title>
<path fill="#959ead" stroke="#000000" d="M44,-171.5C44,-171.5 118,-171.5 118,-171.5 124,-171.5 130,-177.5 130,-183.5 130,-183.5 130,-195.5 130,-195.5 130,-201.5 124,-207.5 118,-207.5 118,-207.5 44,-207.5 44,-207.5 38,-207.5 32,-201.5 32,-195.5 32,-195.5 32,-183.5 32,-183.5 32,-177.5 38,-171.5 44,-171.5"/>
<text text-anchor="middle" x="81" y="-185.8" font-family="Arial" font-size="14.00" fill="#000000">dcache_port</text>
</g>
<!-- system_cpu1_dcache_cpu_side -->
<g id="node23" class="node">
<title>system_cpu1_dcache_cpu_side</title>
<path fill="#94918b" stroke="#000000" d="M84,-40.5C84,-40.5 136,-40.5 136,-40.5 142,-40.5 148,-46.5 148,-52.5 148,-52.5 148,-64.5 148,-64.5 148,-70.5 142,-76.5 136,-76.5 136,-76.5 84,-76.5 84,-76.5 78,-76.5 72,-70.5 72,-64.5 72,-64.5 72,-52.5 72,-52.5 72,-46.5 78,-40.5 84,-40.5"/>
<text text-anchor="middle" x="110" y="-54.8" font-family="Arial" font-size="14.00" fill="#000000">cpu_side</text>
</g>
<!-- system_cpu1_dcache_port&#45;&gt;system_cpu1_dcache_cpu_side -->
<g id="edge7" class="edge">
<title>system_cpu1_dcache_port&#45;&gt;system_cpu1_dcache_cpu_side</title>
<path fill="none" stroke="#000000" d="M85.0323,-171.285C89.9019,-149.2878 98.1442,-112.0554 103.8184,-86.4238"/>
<polygon fill="#000000" stroke="#000000" points="107.2577,-87.0804 106.0019,-76.5603 100.4232,-85.5674 107.2577,-87.0804"/>
</g>
<!-- system_cpu1_mmu_itb_walker_port -->
<g id="node19" class="node">
<title>system_cpu1_mmu_itb_walker_port</title>
<path fill="#6a6863" stroke="#000000" d="M608,-171.5C608,-171.5 638,-171.5 638,-171.5 644,-171.5 650,-177.5 650,-183.5 650,-183.5 650,-195.5 650,-195.5 650,-201.5 644,-207.5 638,-207.5 638,-207.5 608,-207.5 608,-207.5 602,-207.5 596,-201.5 596,-195.5 596,-195.5 596,-183.5 596,-183.5 596,-177.5 602,-171.5 608,-171.5"/>
<text text-anchor="middle" x="623" y="-185.8" font-family="Arial" font-size="14.00" fill="#000000">port</text>
</g>
<!-- system_cpu1_itb_walker_cache_cpu_side -->
<g id="node25" class="node">
<title>system_cpu1_itb_walker_cache_cpu_side</title>
<path fill="#94918b" stroke="#000000" d="M574,-40.5C574,-40.5 626,-40.5 626,-40.5 632,-40.5 638,-46.5 638,-52.5 638,-52.5 638,-64.5 638,-64.5 638,-70.5 632,-76.5 626,-76.5 626,-76.5 574,-76.5 574,-76.5 568,-76.5 562,-70.5 562,-64.5 562,-64.5 562,-52.5 562,-52.5 562,-46.5 568,-40.5 574,-40.5"/>
<text text-anchor="middle" x="600" y="-54.8" font-family="Arial" font-size="14.00" fill="#000000">cpu_side</text>
</g>
<!-- system_cpu1_mmu_itb_walker_port&#45;&gt;system_cpu1_itb_walker_cache_cpu_side -->
<g id="edge8" class="edge">
<title>system_cpu1_mmu_itb_walker_port&#45;&gt;system_cpu1_itb_walker_cache_cpu_side</title>
<path fill="none" stroke="#000000" d="M619.8019,-171.285C615.9398,-149.2878 609.4029,-112.0554 604.9027,-86.4238"/>
<polygon fill="#000000" stroke="#000000" points="608.3475,-85.8044 603.1709,-76.5603 601.453,-87.0149 608.3475,-85.8044"/>
</g>
<!-- system_cpu1_mmu_dtb_walker_port -->
<g id="node20" class="node">
<title>system_cpu1_mmu_dtb_walker_port</title>
<path fill="#6a6863" stroke="#000000" d="M793,-171.5C793,-171.5 823,-171.5 823,-171.5 829,-171.5 835,-177.5 835,-183.5 835,-183.5 835,-195.5 835,-195.5 835,-201.5 829,-207.5 823,-207.5 823,-207.5 793,-207.5 793,-207.5 787,-207.5 781,-201.5 781,-195.5 781,-195.5 781,-183.5 781,-183.5 781,-177.5 787,-171.5 793,-171.5"/>
<text text-anchor="middle" x="808" y="-185.8" font-family="Arial" font-size="14.00" fill="#000000">port</text>
</g>
<!-- system_cpu1_dtb_walker_cache_cpu_side -->
<g id="node27" class="node">
<title>system_cpu1_dtb_walker_cache_cpu_side</title>
<path fill="#94918b" stroke="#000000" d="M776,-40.5C776,-40.5 828,-40.5 828,-40.5 834,-40.5 840,-46.5 840,-52.5 840,-52.5 840,-64.5 840,-64.5 840,-70.5 834,-76.5 828,-76.5 828,-76.5 776,-76.5 776,-76.5 770,-76.5 764,-70.5 764,-64.5 764,-64.5 764,-52.5 764,-52.5 764,-46.5 770,-40.5 776,-40.5"/>
<text text-anchor="middle" x="802" y="-54.8" font-family="Arial" font-size="14.00" fill="#000000">cpu_side</text>
</g>
<!-- system_cpu1_mmu_dtb_walker_port&#45;&gt;system_cpu1_dtb_walker_cache_cpu_side -->
<g id="edge9" class="edge">
<title>system_cpu1_mmu_dtb_walker_port&#45;&gt;system_cpu1_dtb_walker_cache_cpu_side</title>
<path fill="none" stroke="#000000" d="M807.1657,-171.285C806.1627,-149.3856 804.4681,-112.3861 803.2946,-86.7663"/>
<polygon fill="#000000" stroke="#000000" points="806.7812,-86.3896 802.8272,-76.5603 799.7885,-86.71 806.7812,-86.3896"/>
</g>
<!-- system_cpu1_icache_mem_side -->
<g id="node22" class="node">
<title>system_cpu1_icache_mem_side</title>
<path fill="#94918b" stroke="#000000" d="M409,-40.5C409,-40.5 469,-40.5 469,-40.5 475,-40.5 481,-46.5 481,-52.5 481,-52.5 481,-64.5 481,-64.5 481,-70.5 475,-76.5 469,-76.5 469,-76.5 409,-76.5 409,-76.5 403,-76.5 397,-70.5 397,-64.5 397,-64.5 397,-52.5 397,-52.5 397,-46.5 403,-40.5 409,-40.5"/>
<text text-anchor="middle" x="439" y="-54.8" font-family="Arial" font-size="14.00" fill="#000000">mem_side</text>
</g>
<!-- system_cpu1_dcache_mem_side -->
<g id="node24" class="node">
<title>system_cpu1_dcache_mem_side</title>
<path fill="#94918b" stroke="#000000" d="M178,-40.5C178,-40.5 238,-40.5 238,-40.5 244,-40.5 250,-46.5 250,-52.5 250,-52.5 250,-64.5 250,-64.5 250,-70.5 244,-76.5 238,-76.5 238,-76.5 178,-76.5 178,-76.5 172,-76.5 166,-70.5 166,-64.5 166,-64.5 166,-52.5 166,-52.5 166,-46.5 172,-40.5 178,-40.5"/>
<text text-anchor="middle" x="208" y="-54.8" font-family="Arial" font-size="14.00" fill="#000000">mem_side</text>
</g>
<!-- system_cpu1_itb_walker_cache_mem_side -->
<g id="node26" class="node">
<title>system_cpu1_itb_walker_cache_mem_side</title>
<path fill="#94918b" stroke="#000000" d="M668,-40.5C668,-40.5 728,-40.5 728,-40.5 734,-40.5 740,-46.5 740,-52.5 740,-52.5 740,-64.5 740,-64.5 740,-70.5 734,-76.5 728,-76.5 728,-76.5 668,-76.5 668,-76.5 662,-76.5 656,-70.5 656,-64.5 656,-64.5 656,-52.5 656,-52.5 656,-46.5 662,-40.5 668,-40.5"/>
<text text-anchor="middle" x="698" y="-54.8" font-family="Arial" font-size="14.00" fill="#000000">mem_side</text>
</g>
<!-- system_cpu1_dtb_walker_cache_mem_side -->
<g id="node28" class="node">
<title>system_cpu1_dtb_walker_cache_mem_side</title>
<path fill="#94918b" stroke="#000000" d="M870,-40.5C870,-40.5 930,-40.5 930,-40.5 936,-40.5 942,-46.5 942,-52.5 942,-52.5 942,-64.5 942,-64.5 942,-70.5 936,-76.5 930,-76.5 930,-76.5 870,-76.5 870,-76.5 864,-76.5 858,-70.5 858,-64.5 858,-64.5 858,-52.5 858,-52.5 858,-46.5 864,-40.5 870,-40.5"/>
<text text-anchor="middle" x="900" y="-54.8" font-family="Arial" font-size="14.00" fill="#000000">mem_side</text>
</g>
<!-- system_cpu1_interrupts_int_requestor -->
<g id="node29" class="node">
<title>system_cpu1_interrupts_int_requestor</title>
<path fill="#94918b" stroke="#000000" d="M466.5,-171.5C466.5,-171.5 543.5,-171.5 543.5,-171.5 549.5,-171.5 555.5,-177.5 555.5,-183.5 555.5,-183.5 555.5,-195.5 555.5,-195.5 555.5,-201.5 549.5,-207.5 543.5,-207.5 543.5,-207.5 466.5,-207.5 466.5,-207.5 460.5,-207.5 454.5,-201.5 454.5,-195.5 454.5,-195.5 454.5,-183.5 454.5,-183.5 454.5,-177.5 460.5,-171.5 466.5,-171.5"/>
<text text-anchor="middle" x="505" y="-185.8" font-family="Arial" font-size="14.00" fill="#000000">int_requestor</text>
</g>
<!-- system_cpu1_interrupts_int_responder -->
<g id="node30" class="node">
<title>system_cpu1_interrupts_int_responder</title>
<path fill="#94918b" stroke="#000000" d="M342,-171.5C342,-171.5 424,-171.5 424,-171.5 430,-171.5 436,-177.5 436,-183.5 436,-183.5 436,-195.5 436,-195.5 436,-201.5 430,-207.5 424,-207.5 424,-207.5 342,-207.5 342,-207.5 336,-207.5 330,-201.5 330,-195.5 330,-195.5 330,-183.5 330,-183.5 330,-177.5 336,-171.5 342,-171.5"/>
<text text-anchor="middle" x="383" y="-185.8" font-family="Arial" font-size="14.00" fill="#000000">int_responder</text>
</g>
<!-- system_cpu1_interrupts_pio -->
<g id="node31" class="node">
<title>system_cpu1_interrupts_pio</title>
<path fill="#94918b" stroke="#000000" d="M270,-171.5C270,-171.5 300,-171.5 300,-171.5 306,-171.5 312,-177.5 312,-183.5 312,-183.5 312,-195.5 312,-195.5 312,-201.5 306,-207.5 300,-207.5 300,-207.5 270,-207.5 270,-207.5 264,-207.5 258,-201.5 258,-195.5 258,-195.5 258,-183.5 258,-183.5 258,-177.5 264,-171.5 270,-171.5"/>
<text text-anchor="middle" x="285" y="-185.8" font-family="Arial" font-size="14.00" fill="#000000">pio</text>
</g>
<!-- system_membus_cpu_side_ports&#45;&gt;system_cpu0_interrupts_int_requestor -->
<g id="edge11" class="edge">
<title>system_membus_cpu_side_ports&#45;&gt;system_cpu0_interrupts_int_requestor</title>
<path fill="none" stroke="#000000" d="M1231.1554,-425.3727C1406.5232,-422.1899 1861.457,-412.0369 1887,-392 1944.8439,-346.6251 1948.8852,-248.1108 1947.9187,-207.5283"/>
<polygon fill="#000000" stroke="#000000" points="1230.9492,-421.8757 1221.0137,-425.5546 1231.0749,-428.8746 1230.9492,-421.8757"/>
</g>
<!-- system_membus_cpu_side_ports&#45;&gt;system_cpu1_interrupts_int_requestor -->
<g id="edge12" class="edge">
<title>system_membus_cpu_side_ports&#45;&gt;system_cpu1_interrupts_int_requestor</title>
<path fill="none" stroke="#000000" d="M1114.5396,-404.9902C1108.397,-402.9637 1102.1191,-401.2158 1096,-400 1082.0487,-397.2281 595.6812,-400.1161 584,-392 521.7086,-348.7199 508.533,-248.5678 505.7469,-207.5315"/>
<polygon fill="#000000" stroke="#000000" points="1113.4438,-408.3152 1124.0385,-408.3677 1115.7889,-401.7197 1113.4438,-408.3152"/>
</g>
<!-- system_l2_mem_side -->
<g id="node35" class="node">
<title>system_l2_mem_side</title>
<path fill="#94918b" stroke="#000000" d="M1122,-40.5C1122,-40.5 1182,-40.5 1182,-40.5 1188,-40.5 1194,-46.5 1194,-52.5 1194,-52.5 1194,-64.5 1194,-64.5 1194,-70.5 1188,-76.5 1182,-76.5 1182,-76.5 1122,-76.5 1122,-76.5 1116,-76.5 1110,-70.5 1110,-64.5 1110,-64.5 1110,-52.5 1110,-52.5 1110,-46.5 1116,-40.5 1122,-40.5"/>
<text text-anchor="middle" x="1152" y="-54.8" font-family="Arial" font-size="14.00" fill="#000000">mem_side</text>
</g>
<!-- system_membus_cpu_side_ports&#45;&gt;system_l2_mem_side -->
<g id="edge10" class="edge">
<title>system_membus_cpu_side_ports&#45;&gt;system_l2_mem_side</title>
<path fill="none" stroke="#000000" d="M1113.5669,-404.9733C1107.7271,-403.0227 1101.7863,-401.2972 1096,-400 1082.528,-396.9798 981.4431,-402.072 972,-392 934.7619,-352.282 943.2221,-193.2172 972,-147 1002.0025,-98.816 1066.7726,-76.1125 1109.8726,-65.9759"/>
<polygon fill="#000000" stroke="#000000" points="1112.6594,-408.3657 1123.2541,-408.433 1115.0138,-401.7735 1112.6594,-408.3657"/>
</g>
<!-- system_membus_mem_side_ports -->
<g id="node33" class="node">
<title>system_membus_mem_side_ports</title>
<path fill="#586070" stroke="#000000" d="M973.5,-408.5C973.5,-408.5 1074.5,-408.5 1074.5,-408.5 1080.5,-408.5 1086.5,-414.5 1086.5,-420.5 1086.5,-420.5 1086.5,-432.5 1086.5,-432.5 1086.5,-438.5 1080.5,-444.5 1074.5,-444.5 1074.5,-444.5 973.5,-444.5 973.5,-444.5 967.5,-444.5 961.5,-438.5 961.5,-432.5 961.5,-432.5 961.5,-420.5 961.5,-420.5 961.5,-414.5 967.5,-408.5 973.5,-408.5"/>
<text text-anchor="middle" x="1024" y="-422.8" font-family="Arial" font-size="14.00" fill="#000000">mem_side_ports</text>
</g>
<!-- system_membus_mem_side_ports&#45;&gt;system_cpu0_interrupts_int_responder -->
<g id="edge14" class="edge">
<title>system_membus_mem_side_ports&#45;&gt;system_cpu0_interrupts_int_responder</title>
<path fill="none" stroke="#000000" d="M1065.5834,-408.4777C1075.3813,-404.9981 1085.9138,-401.8597 1096,-400 1114.222,-396.6403 1748.1694,-403.1077 1763,-392 1817.6246,-351.088 1825.6308,-263.0435 1825.9043,-217.7245"/>
<polygon fill="#000000" stroke="#000000" points="1829.4042,-217.6727 1825.841,-207.6951 1822.4043,-217.717 1829.4042,-217.6727"/>
</g>
<!-- system_membus_mem_side_ports&#45;&gt;system_cpu0_interrupts_pio -->
<g id="edge13" class="edge">
<title>system_membus_mem_side_ports&#45;&gt;system_cpu0_interrupts_pio</title>
<path fill="none" stroke="#000000" d="M1065.5852,-408.4876C1075.383,-405.0075 1085.915,-401.8664 1096,-400 1112.3898,-396.9667 1683.4261,-402.9419 1696,-392 1745.6767,-348.7709 1739.7109,-262.1434 1732.6048,-217.5085"/>
<polygon fill="#000000" stroke="#000000" points="1736.0494,-216.8875 1730.9018,-207.6272 1729.1511,-218.0764 1736.0494,-216.8875"/>
</g>
<!-- system_membus_mem_side_ports&#45;&gt;system_cpu1_interrupts_int_responder -->
<g id="edge16" class="edge">
<title>system_membus_mem_side_ports&#45;&gt;system_cpu1_interrupts_int_responder</title>
<path fill="none" stroke="#000000" d="M961.4444,-424.6651C816.0311,-420.1445 466.033,-407.6894 446,-392 392.3087,-349.9503 383.332,-262.738 382.4721,-217.7312"/>
<polygon fill="#000000" stroke="#000000" points="385.9706,-217.4848 382.4044,-207.5082 378.9708,-217.5312 385.9706,-217.4848"/>
</g>
<!-- system_membus_mem_side_ports&#45;&gt;system_cpu1_interrupts_pio -->
<g id="edge15" class="edge">
<title>system_membus_mem_side_ports&#45;&gt;system_cpu1_interrupts_pio</title>
<path fill="none" stroke="#000000" d="M961.3359,-425.5253C793.4919,-422.6372 344.8303,-412.983 321,-392 271.4843,-348.4005 274.6908,-262.2519 280.3093,-217.6844"/>
<polygon fill="#000000" stroke="#000000" points="283.807,-217.9427 281.72,-207.5555 276.8739,-216.9771 283.807,-217.9427"/>
</g>
<!-- system_mem_ctrls0_port -->
<g id="node38" class="node">
<title>system_mem_ctrls0_port</title>
<path fill="#94918b" stroke="#000000" d="M1009,-171.5C1009,-171.5 1039,-171.5 1039,-171.5 1045,-171.5 1051,-177.5 1051,-183.5 1051,-183.5 1051,-195.5 1051,-195.5 1051,-201.5 1045,-207.5 1039,-207.5 1039,-207.5 1009,-207.5 1009,-207.5 1003,-207.5 997,-201.5 997,-195.5 997,-195.5 997,-183.5 997,-183.5 997,-177.5 1003,-171.5 1009,-171.5"/>
<text text-anchor="middle" x="1024" y="-185.8" font-family="Arial" font-size="14.00" fill="#000000">port</text>
</g>
<!-- system_membus_mem_side_ports&#45;&gt;system_mem_ctrls0_port -->
<g id="edge17" class="edge">
<title>system_membus_mem_side_ports&#45;&gt;system_mem_ctrls0_port</title>
<path fill="none" stroke="#000000" d="M1024,-408.2965C1024,-367.283 1024,-267.3911 1024,-218.0466"/>
<polygon fill="#000000" stroke="#000000" points="1027.5001,-217.7655 1024,-207.7655 1020.5001,-217.7655 1027.5001,-217.7655"/>
</g>
<!-- system_mem_ctrls1_port -->
<g id="node39" class="node">
<title>system_mem_ctrls1_port</title>
<path fill="#94918b" stroke="#000000" d="M1099,-171.5C1099,-171.5 1129,-171.5 1129,-171.5 1135,-171.5 1141,-177.5 1141,-183.5 1141,-183.5 1141,-195.5 1141,-195.5 1141,-201.5 1135,-207.5 1129,-207.5 1129,-207.5 1099,-207.5 1099,-207.5 1093,-207.5 1087,-201.5 1087,-195.5 1087,-195.5 1087,-183.5 1087,-183.5 1087,-177.5 1093,-171.5 1099,-171.5"/>
<text text-anchor="middle" x="1114" y="-185.8" font-family="Arial" font-size="14.00" fill="#000000">port</text>
</g>
<!-- system_membus_mem_side_ports&#45;&gt;system_mem_ctrls1_port -->
<g id="edge18" class="edge">
<title>system_membus_mem_side_ports&#45;&gt;system_mem_ctrls1_port</title>
<path fill="none" stroke="#000000" d="M1058.8595,-408.4148C1065.0367,-403.8104 1070.8207,-398.3354 1075,-392 1110.5617,-338.0926 1115.3716,-259.6158 1115.1103,-217.9574"/>
<polygon fill="#000000" stroke="#000000" points="1118.6058,-217.6546 1114.9371,-207.7152 1111.6068,-217.773 1118.6058,-217.6546"/>
</g>
<!-- system_l2_cpu_side -->
<g id="node34" class="node">
<title>system_l2_cpu_side</title>
<path fill="#94918b" stroke="#000000" d="M1224,-40.5C1224,-40.5 1276,-40.5 1276,-40.5 1282,-40.5 1288,-46.5 1288,-52.5 1288,-52.5 1288,-64.5 1288,-64.5 1288,-70.5 1282,-76.5 1276,-76.5 1276,-76.5 1224,-76.5 1224,-76.5 1218,-76.5 1212,-70.5 1212,-64.5 1212,-64.5 1212,-52.5 1212,-52.5 1212,-46.5 1218,-40.5 1224,-40.5"/>
<text text-anchor="middle" x="1250" y="-54.8" font-family="Arial" font-size="14.00" fill="#000000">cpu_side</text>
</g>
<!-- system_tol2bus_cpu_side_ports -->
<g id="node36" class="node">
<title>system_tol2bus_cpu_side_ports</title>
<path fill="#586070" stroke="#000000" d="M1202,-171.5C1202,-171.5 1294,-171.5 1294,-171.5 1300,-171.5 1306,-177.5 1306,-183.5 1306,-183.5 1306,-195.5 1306,-195.5 1306,-201.5 1300,-207.5 1294,-207.5 1294,-207.5 1202,-207.5 1202,-207.5 1196,-207.5 1190,-201.5 1190,-195.5 1190,-195.5 1190,-183.5 1190,-183.5 1190,-177.5 1196,-171.5 1202,-171.5"/>
<text text-anchor="middle" x="1248" y="-185.8" font-family="Arial" font-size="14.00" fill="#000000">cpu_side_ports</text>
</g>
<!-- system_tol2bus_cpu_side_ports&#45;&gt;system_cpu0_icache_mem_side -->
<g id="edge19" class="edge">
<title>system_tol2bus_cpu_side_ports&#45;&gt;system_cpu0_icache_mem_side</title>
<path fill="none" stroke="#000000" d="M1278.9537,-165.6812C1290.0535,-158.39 1303.0401,-151.1937 1316,-147 1391.4393,-122.5885 1601.3265,-158.9481 1672,-123 1691.9161,-112.8696 1707.3147,-91.8093 1716.4817,-76.5022"/>
<polygon fill="#000000" stroke="#000000" points="1276.7538,-162.9462 1270.493,-171.4933 1280.7174,-168.7159 1276.7538,-162.9462"/>
</g>
<!-- system_tol2bus_cpu_side_ports&#45;&gt;system_cpu0_dcache_mem_side -->
<g id="edge20" class="edge">
<title>system_tol2bus_cpu_side_ports&#45;&gt;system_cpu0_dcache_mem_side</title>
<path fill="none" stroke="#000000" d="M1283.5942,-165.7958C1293.8619,-159.3606 1305.2101,-152.6233 1316,-147 1371.6819,-117.9804 1439.0114,-90.665 1481.6783,-74.2593"/>
<polygon fill="#000000" stroke="#000000" points="1281.4458,-163.0144 1274.8903,-171.3376 1285.2055,-168.9191 1281.4458,-163.0144"/>
</g>
<!-- system_tol2bus_cpu_side_ports&#45;&gt;system_cpu0_itb_walker_cache_mem_side -->
<g id="edge21" class="edge">
<title>system_tol2bus_cpu_side_ports&#45;&gt;system_cpu0_itb_walker_cache_mem_side</title>
<path fill="none" stroke="#000000" d="M1278.8964,-165.5003C1289.9917,-158.1949 1302.9901,-151.0357 1316,-147 1434.5422,-110.2277 1760.284,-172.7305 1874,-123 1896.2857,-113.254 1915.1505,-92.1186 1926.7233,-76.6888"/>
<polygon fill="#000000" stroke="#000000" points="1276.6854,-162.7735 1270.4424,-171.3337 1280.661,-168.5351 1276.6854,-162.7735"/>
</g>
<!-- system_tol2bus_cpu_side_ports&#45;&gt;system_cpu0_dtb_walker_cache_mem_side -->
<g id="edge22" class="edge">
<title>system_tol2bus_cpu_side_ports&#45;&gt;system_cpu0_dtb_walker_cache_mem_side</title>
<path fill="none" stroke="#000000" d="M1278.6013,-165.5888C1289.7526,-158.2148 1302.8613,-150.9904 1316,-147 1398.0093,-122.0928 2009.1125,-158.769 2087,-123 2108.1007,-113.3097 2125.0539,-92.1634 2135.2801,-76.7159"/>
<polygon fill="#000000" stroke="#000000" points="1276.3363,-162.9002 1270.1145,-171.4758 1280.3261,-168.6519 1276.3363,-162.9002"/>
</g>
<!-- system_tol2bus_cpu_side_ports&#45;&gt;system_cpu1_icache_mem_side -->
<g id="edge23" class="edge">
<title>system_tol2bus_cpu_side_ports&#45;&gt;system_cpu1_icache_mem_side</title>
<path fill="none" stroke="#000000" d="M1216.4532,-165.6805C1204.951,-158.2969 1191.4541,-151.0431 1178,-147 1044.2513,-106.8069 684.1296,-161.9031 550,-123 517.0349,-113.4388 483.5626,-92.0398 462.1226,-76.5054"/>
<polygon fill="#000000" stroke="#000000" points="1214.5728,-168.6337 1224.8264,-171.3011 1218.4742,-162.8217 1214.5728,-168.6337"/>
</g>
<!-- system_tol2bus_cpu_side_ports&#45;&gt;system_cpu1_dcache_mem_side -->
<g id="edge24" class="edge">
<title>system_tol2bus_cpu_side_ports&#45;&gt;system_cpu1_dcache_mem_side</title>
<path fill="none" stroke="#000000" d="M1216.7562,-165.7745C1205.1962,-158.3217 1191.5851,-151.0001 1178,-147 1083.423,-119.1522 383.8208,-156.2356 291,-123 264.5412,-113.5261 239.8798,-92.1094 224.4282,-76.547"/>
<polygon fill="#000000" stroke="#000000" points="1214.915,-168.7543 1225.1621,-171.4464 1218.8303,-162.9517 1214.915,-168.7543"/>
</g>
<!-- system_tol2bus_cpu_side_ports&#45;&gt;system_cpu1_itb_walker_cache_mem_side -->
<g id="edge25" class="edge">
<title>system_tol2bus_cpu_side_ports&#45;&gt;system_cpu1_itb_walker_cache_mem_side</title>
<path fill="none" stroke="#000000" d="M1216.4112,-165.8179C1204.9054,-158.4461 1191.417,-151.1646 1178,-147 1087.4452,-118.8922 836.7481,-165.5203 752,-123 732.0283,-112.9797 716.6406,-91.8978 707.4913,-76.5556"/>
<polygon fill="#000000" stroke="#000000" points="1214.5315,-168.7714 1224.7892,-171.4226 1218.4237,-162.9532 1214.5315,-168.7714"/>
</g>
<!-- system_tol2bus_cpu_side_ports&#45;&gt;system_cpu1_dtb_walker_cache_mem_side -->
<g id="edge26" class="edge">
<title>system_tol2bus_cpu_side_ports&#45;&gt;system_cpu1_dtb_walker_cache_mem_side</title>
<path fill="none" stroke="#000000" d="M1213.4523,-166.1375C1202.4389,-159.349 1189.9924,-152.3347 1178,-147 1144.0833,-131.9125 1133.428,-134.083 1098,-123 1044.0013,-106.1075 982.0274,-85.7636 942.0099,-72.5014"/>
<polygon fill="#000000" stroke="#000000" points="1211.6172,-169.1181 1221.9415,-171.4971 1215.3541,-163.199 1211.6172,-169.1181"/>
</g>
<!-- system_tol2bus_mem_side_ports -->
<g id="node37" class="node">
<title>system_tol2bus_mem_side_ports</title>
<path fill="#586070" stroke="#000000" d="M1336.5,-171.5C1336.5,-171.5 1437.5,-171.5 1437.5,-171.5 1443.5,-171.5 1449.5,-177.5 1449.5,-183.5 1449.5,-183.5 1449.5,-195.5 1449.5,-195.5 1449.5,-201.5 1443.5,-207.5 1437.5,-207.5 1437.5,-207.5 1336.5,-207.5 1336.5,-207.5 1330.5,-207.5 1324.5,-201.5 1324.5,-195.5 1324.5,-195.5 1324.5,-183.5 1324.5,-183.5 1324.5,-177.5 1330.5,-171.5 1336.5,-171.5"/>
<text text-anchor="middle" x="1387" y="-185.8" font-family="Arial" font-size="14.00" fill="#000000">mem_side_ports</text>
</g>
<!-- system_tol2bus_mem_side_ports&#45;&gt;system_l2_cpu_side -->
<g id="edge27" class="edge">
<title>system_tol2bus_mem_side_ports&#45;&gt;system_l2_cpu_side</title>
<path fill="none" stroke="#000000" d="M1367.9507,-171.285C1344.1281,-148.5057 1303.2193,-109.3885 1276.3908,-83.735"/>
<polygon fill="#000000" stroke="#000000" points="1278.5339,-80.9417 1268.8875,-76.5603 1273.6962,-86.001 1278.5339,-80.9417"/>
</g>
</g>
</svg>
