<!DOCTYPE HTML PUBLIC "-//W3C//DTD HTML 4.01 Transitional//EN">
<html><head><meta http-equiv="Content-Type" content="text/html;charset=iso-8859-1">
<title>DesignWare USB 2.0 OTG Controller (DWC_otg) Device Driver: dwc_otg_cil.c File Reference</title>
<link href="doxygen.css" rel="stylesheet" type="text/css">
<link href="tabs.css" rel="stylesheet" type="text/css">
</head><body>
<!-- Generated by Doxygen 1.4.7 -->
<div class="tabs">
  <ul>
    <li><a href="main.html"><span>Main&nbsp;Page</span></a></li>
    <li><a href="annotated.html"><span>Data&nbsp;Structures</span></a></li>
    <li id="current"><a href="files.html"><span>Files</span></a></li>
    <li><a href="pages.html"><span>Related&nbsp;Pages</span></a></li>
  </ul></div>
<div class="tabs">
  <ul>
    <li><a href="files.html"><span>File&nbsp;List</span></a></li>
    <li><a href="globals.html"><span>Globals</span></a></li>
  </ul></div>
<h1>dwc_otg_cil.c File Reference</h1>The Core Interface Layer provides basic services for accessing and managing the DWC_otg hardware. <a href="#_details">More...</a>
<p>
<code>#include &quot;dwc_os.h&quot;</code><br>
<code>#include &quot;<a class="el" href="dwc__otg__regs_8h-source.html">dwc_otg_regs.h</a>&quot;</code><br>
<code>#include &quot;<a class="el" href="dwc__otg__cil_8h-source.html">dwc_otg_cil.h</a>&quot;</code><br>

<p>
<a href="dwc__otg__cil_8c-source.html">Go to the source code of this file.</a><table border="0" cellpadding="0" cellspacing="0">
<tr><td></td></tr>
<tr><td colspan="2"><br><h2>Defines</h2></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="dwc__otg__cil_8c.html#c4138a87302505f6ef79dc3bfb4951c0">DWC_OTG_PARAM_TEST</a>(_param_, _low_, _high_)</td></tr>

<tr><td colspan="2"><br><h2>Functions</h2></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top"><a class="anchor" name="2be12d7b5990c6eaac2f1a5fb688f2f8"></a><!-- doxytag: member="dwc_otg_cil.c::dwc_otg_setup_params" ref="2be12d7b5990c6eaac2f1a5fb688f2f8" args="(dwc_otg_core_if_t *core_if)" -->
static int&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="dwc__otg__cil_8c.html#2be12d7b5990c6eaac2f1a5fb688f2f8">dwc_otg_setup_params</a> (<a class="el" href="structdwc__otg__core__if.html">dwc_otg_core_if_t</a> *core_if)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top"><a class="el" href="structdwc__otg__core__if.html">dwc_otg_core_if_t</a> *&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="dwc__otg__cil_8c.html#2dc0a6c5541c1a8a014d66a8fce53f66">dwc_otg_cil_init</a> (const uint32_t *reg_base_addr)</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">This function is called to initialize the DWC_otg CSR data structures.  <a href="#2dc0a6c5541c1a8a014d66a8fce53f66"></a><br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">void&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="dwc__otg__cil_8c.html#cc4a08b278c7afe0484b595cacf80c04">dwc_otg_cil_remove</a> (<a class="el" href="structdwc__otg__core__if.html">dwc_otg_core_if_t</a> *core_if)</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">This function frees the structures allocated by <a class="el" href="dwc__otg__cil_8c.html#2dc0a6c5541c1a8a014d66a8fce53f66">dwc_otg_cil_init()</a>.  <a href="#cc4a08b278c7afe0484b595cacf80c04"></a><br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">void&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="dwc__otg__cil_8c.html#8b0b841d69298089b7d03b07ade8eda6">dwc_otg_enable_global_interrupts</a> (<a class="el" href="structdwc__otg__core__if.html">dwc_otg_core_if_t</a> *core_if)</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">This function enables the controller's Global Interrupt in the AHB Config register.  <a href="#8b0b841d69298089b7d03b07ade8eda6"></a><br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">void&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="dwc__otg__cil_8c.html#9f673c38ca761d8ab7b3333b506bcbfc">dwc_otg_disable_global_interrupts</a> (<a class="el" href="structdwc__otg__core__if.html">dwc_otg_core_if_t</a> *core_if)</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">This function disables the controller's Global Interrupt in the AHB Config register.  <a href="#9f673c38ca761d8ab7b3333b506bcbfc"></a><br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">static void&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="dwc__otg__cil_8c.html#1761ac95e17bad3fa304413cc81c51de">dwc_otg_enable_common_interrupts</a> (<a class="el" href="structdwc__otg__core__if.html">dwc_otg_core_if_t</a> *core_if)</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">This function initializes the commmon interrupts, used in both device and host modes.  <a href="#1761ac95e17bad3fa304413cc81c51de"></a><br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top"><a class="anchor" name="4550564b18dcd56bd2c4ec1ba91c6e13"></a><!-- doxytag: member="dwc_otg_cil.c::init_fslspclksel" ref="4550564b18dcd56bd2c4ec1ba91c6e13" args="(dwc_otg_core_if_t *core_if)" -->
static void&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="dwc__otg__cil_8c.html#4550564b18dcd56bd2c4ec1ba91c6e13">init_fslspclksel</a> (<a class="el" href="structdwc__otg__core__if.html">dwc_otg_core_if_t</a> *core_if)</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Initializes the FSLSPClkSel field of the HCFG register depending on the PHY type. <br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top"><a class="anchor" name="6ef971c486eacd419d20e1bc545f9238"></a><!-- doxytag: member="dwc_otg_cil.c::init_devspd" ref="6ef971c486eacd419d20e1bc545f9238" args="(dwc_otg_core_if_t *core_if)" -->
static void&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="dwc__otg__cil_8c.html#6ef971c486eacd419d20e1bc545f9238">init_devspd</a> (<a class="el" href="structdwc__otg__core__if.html">dwc_otg_core_if_t</a> *core_if)</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Initializes the DevSpd field of the DCFG register depending on the PHY type and the enumeration speed of the device. <br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">static uint32_t&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="dwc__otg__cil_8c.html#1cdde3ab3e53e93c5a42feed628aaf7d">calc_num_in_eps</a> (<a class="el" href="structdwc__otg__core__if.html">dwc_otg_core_if_t</a> *core_if)</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">This function calculates the number of IN EPS using GHWCFG1 and GHWCFG2 registers values.  <a href="#1cdde3ab3e53e93c5a42feed628aaf7d"></a><br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">static uint32_t&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="dwc__otg__cil_8c.html#e923d8ecfaf2957ef7d0a1379e0b5101">calc_num_out_eps</a> (<a class="el" href="structdwc__otg__core__if.html">dwc_otg_core_if_t</a> *core_if)</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">This function calculates the number of OUT EPS using GHWCFG1 and GHWCFG2 registers values.  <a href="#e923d8ecfaf2957ef7d0a1379e0b5101"></a><br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">void&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="dwc__otg__cil_8c.html#ce48d4f2d172600c325a82d793473d0f">dwc_otg_core_init</a> (<a class="el" href="structdwc__otg__core__if.html">dwc_otg_core_if_t</a> *core_if)</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">This function initializes the DWC_otg controller registers and prepares the core for device mode or host mode operation.  <a href="#ce48d4f2d172600c325a82d793473d0f"></a><br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">void&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="dwc__otg__cil_8c.html#3d60e58f32be881047ac61bc852f60f7">dwc_otg_enable_device_interrupts</a> (<a class="el" href="structdwc__otg__core__if.html">dwc_otg_core_if_t</a> *core_if)</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">This function enables the Device mode interrupts.  <a href="#3d60e58f32be881047ac61bc852f60f7"></a><br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">void&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="dwc__otg__cil_8c.html#f79b0f3b5b96b0535e33627ee3a66eba">dwc_otg_core_dev_init</a> (<a class="el" href="structdwc__otg__core__if.html">dwc_otg_core_if_t</a> *core_if)</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">This function initializes the DWC_otg controller registers for device mode.  <a href="#f79b0f3b5b96b0535e33627ee3a66eba"></a><br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">void&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="dwc__otg__cil_8c.html#373701240c023fda03eed98cf093df74">dwc_otg_enable_host_interrupts</a> (<a class="el" href="structdwc__otg__core__if.html">dwc_otg_core_if_t</a> *core_if)</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">This function enables the Host mode interrupts.  <a href="#373701240c023fda03eed98cf093df74"></a><br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">void&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="dwc__otg__cil_8c.html#4dd4a30dd75a819e9da38d6410cbb0a4">dwc_otg_disable_host_interrupts</a> (<a class="el" href="structdwc__otg__core__if.html">dwc_otg_core_if_t</a> *core_if)</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">This function disables the Host Mode interrupts.  <a href="#4dd4a30dd75a819e9da38d6410cbb0a4"></a><br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">void&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="dwc__otg__cil_8c.html#04ad276f20faad71333f6293c952744e">dwc_otg_core_host_init</a> (<a class="el" href="structdwc__otg__core__if.html">dwc_otg_core_if_t</a> *core_if)</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">This function initializes the DWC_otg controller registers for host mode.  <a href="#04ad276f20faad71333f6293c952744e"></a><br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">void&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="dwc__otg__cil_8c.html#7b04d5b3b31c79c73d577cfbb231998c">dwc_otg_hc_init</a> (<a class="el" href="structdwc__otg__core__if.html">dwc_otg_core_if_t</a> *core_if, <a class="el" href="structdwc__hc.html">dwc_hc_t</a> *hc)</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Prepares a host channel for transferring packets to/from a specific endpoint.  <a href="#7b04d5b3b31c79c73d577cfbb231998c"></a><br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">void&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="dwc__otg__cil_8c.html#de044bf6b96c1bac92259a447ae85c0f">dwc_otg_hc_halt</a> (<a class="el" href="structdwc__otg__core__if.html">dwc_otg_core_if_t</a> *core_if, <a class="el" href="structdwc__hc.html">dwc_hc_t</a> *hc, dwc_otg_halt_status_e halt_status)</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Attempts to halt a host channel.  <a href="#de044bf6b96c1bac92259a447ae85c0f"></a><br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">void&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="dwc__otg__cil_8c.html#f05341f811fba7f6183db66faf50a867">dwc_otg_hc_cleanup</a> (<a class="el" href="structdwc__otg__core__if.html">dwc_otg_core_if_t</a> *core_if, <a class="el" href="structdwc__hc.html">dwc_hc_t</a> *hc)</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Clears the transfer state for a host channel.  <a href="#f05341f811fba7f6183db66faf50a867"></a><br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">static void&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="dwc__otg__cil_8c.html#b2669551136671d3e4b6ad56bd947222">hc_set_even_odd_frame</a> (<a class="el" href="structdwc__otg__core__if.html">dwc_otg_core_if_t</a> *core_if, <a class="el" href="structdwc__hc.html">dwc_hc_t</a> *hc, <a class="el" href="unionhcchar__data.html">hcchar_data_t</a> *hcchar)</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Sets the channel property that indicates in which frame a periodic transfer should occur.  <a href="#b2669551136671d3e4b6ad56bd947222"></a><br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top"><a class="anchor" name="bf1f2e3a039a78f9cc51c8223c40d8e1"></a><!-- doxytag: member="dwc_otg_cil.c::set_pid_isoc" ref="bf1f2e3a039a78f9cc51c8223c40d8e1" args="(dwc_hc_t *hc)" -->
void&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="dwc__otg__cil_8c.html#bf1f2e3a039a78f9cc51c8223c40d8e1">set_pid_isoc</a> (<a class="el" href="structdwc__hc.html">dwc_hc_t</a> *hc)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">void&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="dwc__otg__cil_8c.html#025af79d6a2255dba4578588be510444">dwc_otg_hc_start_transfer</a> (<a class="el" href="structdwc__otg__core__if.html">dwc_otg_core_if_t</a> *core_if, <a class="el" href="structdwc__hc.html">dwc_hc_t</a> *hc)</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">This function does the setup for a data transfer for a host channel and starts the transfer.  <a href="#025af79d6a2255dba4578588be510444"></a><br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">void&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="dwc__otg__cil_8c.html#dbc20e9f9cadbdf4df65db3f82bbb820">dwc_otg_hc_start_transfer_ddma</a> (<a class="el" href="structdwc__otg__core__if.html">dwc_otg_core_if_t</a> *core_if, <a class="el" href="structdwc__hc.html">dwc_hc_t</a> *hc)</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">This function does the setup for a data transfer for a host channel and starts the transfer in Descriptor DMA mode.  <a href="#dbc20e9f9cadbdf4df65db3f82bbb820"></a><br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">int&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="dwc__otg__cil_8c.html#d848c41cdd739edd9271e1e207af9c9c">dwc_otg_hc_continue_transfer</a> (<a class="el" href="structdwc__otg__core__if.html">dwc_otg_core_if_t</a> *core_if, <a class="el" href="structdwc__hc.html">dwc_hc_t</a> *hc)</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">This function continues a data transfer that was started by previous call to <code>dwc_otg_hc_start_transfer</code>.  <a href="#d848c41cdd739edd9271e1e207af9c9c"></a><br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">void&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="dwc__otg__cil_8c.html#4185d0b9bb4a49d28894f957c2e41117">dwc_otg_hc_do_ping</a> (<a class="el" href="structdwc__otg__core__if.html">dwc_otg_core_if_t</a> *core_if, <a class="el" href="structdwc__hc.html">dwc_hc_t</a> *hc)</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Starts a PING transfer.  <a href="#4185d0b9bb4a49d28894f957c2e41117"></a><br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top"><a class="anchor" name="c4ccce95ab4067e03c089519c1b54a94"></a><!-- doxytag: member="dwc_otg_cil.c::dwc_otg_hc_write_packet" ref="c4ccce95ab4067e03c089519c1b54a94" args="(dwc_otg_core_if_t *core_if, dwc_hc_t *hc)" -->
void&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="dwc__otg__cil_8c.html#c4ccce95ab4067e03c089519c1b54a94">dwc_otg_hc_write_packet</a> (<a class="el" href="structdwc__otg__core__if.html">dwc_otg_core_if_t</a> *core_if, <a class="el" href="structdwc__hc.html">dwc_hc_t</a> *hc)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">uint32_t&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="dwc__otg__cil_8c.html#78f20f3acf6245b189abde83d9ce78f2">dwc_otg_get_frame_number</a> (<a class="el" href="structdwc__otg__core__if.html">dwc_otg_core_if_t</a> *core_if)</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Gets the current USB frame number.  <a href="#78f20f3acf6245b189abde83d9ce78f2"></a><br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">void&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="dwc__otg__cil_8c.html#b56e0d90c67bbf2829e630cafd630f17">dwc_otg_read_setup_packet</a> (<a class="el" href="structdwc__otg__core__if.html">dwc_otg_core_if_t</a> *core_if, uint32_t *dest)</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">This function reads a setup packet from the Rx FIFO into the destination buffer.  <a href="#b56e0d90c67bbf2829e630cafd630f17"></a><br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">void&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="dwc__otg__cil_8c.html#8ebf5023c783a2ec48a18a5b9aef4a87">dwc_otg_ep0_activate</a> (<a class="el" href="structdwc__otg__core__if.html">dwc_otg_core_if_t</a> *core_if, <a class="el" href="structdwc__ep.html">dwc_ep_t</a> *ep)</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">This function enables EP0 OUT to receive SETUP packets and configures EP0 IN for transmitting packets.  <a href="#8ebf5023c783a2ec48a18a5b9aef4a87"></a><br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">void&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="dwc__otg__cil_8c.html#5e5a1fb1ff70d5c42d8cf4a1c5d12b7f">dwc_otg_ep_activate</a> (<a class="el" href="structdwc__otg__core__if.html">dwc_otg_core_if_t</a> *core_if, <a class="el" href="structdwc__ep.html">dwc_ep_t</a> *ep)</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">This function activates an EP.  <a href="#5e5a1fb1ff70d5c42d8cf4a1c5d12b7f"></a><br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">void&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="dwc__otg__cil_8c.html#94789f2d72adb5daf65c99eadced66b3">dwc_otg_ep_deactivate</a> (<a class="el" href="structdwc__otg__core__if.html">dwc_otg_core_if_t</a> *core_if, <a class="el" href="structdwc__ep.html">dwc_ep_t</a> *ep)</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">This function deactivates an EP.  <a href="#94789f2d72adb5daf65c99eadced66b3"></a><br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">static void&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="dwc__otg__cil_8c.html#50a39773d3477ca76a71787e27400d7a">init_dma_desc_chain</a> (<a class="el" href="structdwc__otg__core__if.html">dwc_otg_core_if_t</a> *core_if, <a class="el" href="structdwc__ep.html">dwc_ep_t</a> *ep)</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">This function initializes dma descriptor chain.  <a href="#50a39773d3477ca76a71787e27400d7a"></a><br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">void&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="dwc__otg__cil_8c.html#1278f6d58a4a2bc780e90e0b6c9b9a68">dwc_otg_ep_start_transfer</a> (<a class="el" href="structdwc__otg__core__if.html">dwc_otg_core_if_t</a> *core_if, <a class="el" href="structdwc__ep.html">dwc_ep_t</a> *ep)</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">This function does the setup for a data transfer for an EP and starts the transfer.  <a href="#1278f6d58a4a2bc780e90e0b6c9b9a68"></a><br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">void&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="dwc__otg__cil_8c.html#fcc9f9b12c040c3649f0b8273a24ddf7">dwc_otg_ep_start_zl_transfer</a> (<a class="el" href="structdwc__otg__core__if.html">dwc_otg_core_if_t</a> *core_if, <a class="el" href="structdwc__ep.html">dwc_ep_t</a> *ep)</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">This function setup a zero length transfer in Buffer DMA and Slave modes for usb requests with zero field set.  <a href="#fcc9f9b12c040c3649f0b8273a24ddf7"></a><br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">void&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="dwc__otg__cil_8c.html#ee4989b24826b2a6592535282853e556">dwc_otg_ep0_start_transfer</a> (<a class="el" href="structdwc__otg__core__if.html">dwc_otg_core_if_t</a> *core_if, <a class="el" href="structdwc__ep.html">dwc_ep_t</a> *ep)</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">This function does the setup for a data transfer for EP0 and starts the transfer.  <a href="#ee4989b24826b2a6592535282853e556"></a><br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">void&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="dwc__otg__cil_8c.html#d8c1e6f7860c482df84db003b52c369c">dwc_otg_ep0_continue_transfer</a> (<a class="el" href="structdwc__otg__core__if.html">dwc_otg_core_if_t</a> *core_if, <a class="el" href="structdwc__ep.html">dwc_ep_t</a> *ep)</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">This function continues control IN transfers started by dwc_otg_ep0_start_transfer, when the transfer does not fit in a single packet.  <a href="#d8c1e6f7860c482df84db003b52c369c"></a><br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top"><a class="anchor" name="8d8df6d136115ec977eb6bf20148547a"></a><!-- doxytag: member="dwc_otg_cil.c::dump_msg" ref="8d8df6d136115ec977eb6bf20148547a" args="(const u8 *buf, unsigned int length)" -->
static void&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="dwc__otg__cil_8c.html#8d8df6d136115ec977eb6bf20148547a">dump_msg</a> (const u8 *buf, unsigned int length)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">void&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="dwc__otg__cil_8c.html#97a11808b8b12a365a91f02b6d686d0c">dwc_otg_ep_write_packet</a> (<a class="el" href="structdwc__otg__core__if.html">dwc_otg_core_if_t</a> *core_if, <a class="el" href="structdwc__ep.html">dwc_ep_t</a> *ep, int dma)</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">This function writes a packet into the Tx FIFO associated with the EP.  <a href="#97a11808b8b12a365a91f02b6d686d0c"></a><br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">void&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="dwc__otg__cil_8c.html#5edca13178261136209ed51360c850b4">dwc_otg_ep_set_stall</a> (<a class="el" href="structdwc__otg__core__if.html">dwc_otg_core_if_t</a> *core_if, <a class="el" href="structdwc__ep.html">dwc_ep_t</a> *ep)</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Set the EP STALL.  <a href="#5edca13178261136209ed51360c850b4"></a><br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">void&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="dwc__otg__cil_8c.html#a5f77318fb1c589406927a606844007f">dwc_otg_ep_clear_stall</a> (<a class="el" href="structdwc__otg__core__if.html">dwc_otg_core_if_t</a> *core_if, <a class="el" href="structdwc__ep.html">dwc_ep_t</a> *ep)</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Clear the EP STALL.  <a href="#a5f77318fb1c589406927a606844007f"></a><br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">void&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="dwc__otg__cil_8c.html#68f59dd23ccfffa9aa1dc590e99b7668">dwc_otg_read_packet</a> (<a class="el" href="structdwc__otg__core__if.html">dwc_otg_core_if_t</a> *core_if, uint8_t *dest, uint16_t bytes)</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">This function reads a packet from the Rx FIFO into the destination buffer.  <a href="#68f59dd23ccfffa9aa1dc590e99b7668"></a><br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">void&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="dwc__otg__cil_8c.html#ea3bce6af9d0bd9b2fb6de94f1c7a133">dwc_otg_dump_dev_registers</a> (<a class="el" href="structdwc__otg__core__if.html">dwc_otg_core_if_t</a> *core_if)</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Dump core registers and SPRAM.  <a href="#ea3bce6af9d0bd9b2fb6de94f1c7a133"></a><br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">void&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="dwc__otg__cil_8c.html#393e65ddcbaed38935ea06fb7451167b">dwc_otg_dump_spram</a> (<a class="el" href="structdwc__otg__core__if.html">dwc_otg_core_if_t</a> *core_if)</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">This functions reads the SPRAM and prints its content.  <a href="#393e65ddcbaed38935ea06fb7451167b"></a><br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">void&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="dwc__otg__cil_8c.html#e85d3d04799b17226fcb00ea2074ca63">dwc_otg_dump_host_registers</a> (<a class="el" href="structdwc__otg__core__if.html">dwc_otg_core_if_t</a> *core_if)</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">This function reads the host registers and prints them.  <a href="#e85d3d04799b17226fcb00ea2074ca63"></a><br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">void&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="dwc__otg__cil_8c.html#118ecda931e2b745f76fde129ff707c2">dwc_otg_dump_global_registers</a> (<a class="el" href="structdwc__otg__core__if.html">dwc_otg_core_if_t</a> *core_if)</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">This function reads the core global registers and prints them.  <a href="#118ecda931e2b745f76fde129ff707c2"></a><br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">void&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="dwc__otg__cil_8c.html#039e387cd0e0282727da3c5a36f4cdda">dwc_otg_flush_tx_fifo</a> (<a class="el" href="structdwc__otg__core__if.html">dwc_otg_core_if_t</a> *core_if, const int num)</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Flush a Tx FIFO.  <a href="#039e387cd0e0282727da3c5a36f4cdda"></a><br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">void&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="dwc__otg__cil_8c.html#fb275f0f9923cc30629fce5e3753025c">dwc_otg_flush_rx_fifo</a> (<a class="el" href="structdwc__otg__core__if.html">dwc_otg_core_if_t</a> *core_if)</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Flush Rx FIFO.  <a href="#fb275f0f9923cc30629fce5e3753025c"></a><br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">void&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="dwc__otg__cil_8c.html#1edfc5634dd76db76e30f20affc10f0c">dwc_otg_core_reset</a> (<a class="el" href="structdwc__otg__core__if.html">dwc_otg_core_if_t</a> *core_if)</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Do core a soft reset of the core.  <a href="#1edfc5634dd76db76e30f20affc10f0c"></a><br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top"><a class="anchor" name="e83fb22890bc54c6b06cedb751430e77"></a><!-- doxytag: member="dwc_otg_cil.c::dwc_otg_is_device_mode" ref="e83fb22890bc54c6b06cedb751430e77" args="(dwc_otg_core_if_t *_core_if)" -->
uint8_t&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="dwc__otg__cil_8c.html#e83fb22890bc54c6b06cedb751430e77">dwc_otg_is_device_mode</a> (<a class="el" href="structdwc__otg__core__if.html">dwc_otg_core_if_t</a> *_core_if)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top"><a class="anchor" name="f0bfe5f933e21a94ea06c96ffc086e72"></a><!-- doxytag: member="dwc_otg_cil.c::dwc_otg_is_host_mode" ref="f0bfe5f933e21a94ea06c96ffc086e72" args="(dwc_otg_core_if_t *_core_if)" -->
uint8_t&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="dwc__otg__cil_8c.html#f0bfe5f933e21a94ea06c96ffc086e72">dwc_otg_is_host_mode</a> (<a class="el" href="structdwc__otg__core__if.html">dwc_otg_core_if_t</a> *_core_if)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">void&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="dwc__otg__cil_8c.html#97c9b9d68211477e486848203def0d0f">dwc_otg_cil_register_hcd_callbacks</a> (<a class="el" href="structdwc__otg__core__if.html">dwc_otg_core_if_t</a> *core_if, <a class="el" href="structdwc__otg__cil__callbacks.html">dwc_otg_cil_callbacks_t</a> *cb, void *p)</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Register HCD callbacks.  <a href="#97c9b9d68211477e486848203def0d0f"></a><br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">void&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="dwc__otg__cil_8c.html#d2a92003214f444d7ec35dd0c4bb4bc0">dwc_otg_cil_register_pcd_callbacks</a> (<a class="el" href="structdwc__otg__core__if.html">dwc_otg_core_if_t</a> *core_if, <a class="el" href="structdwc__otg__cil__callbacks.html">dwc_otg_cil_callbacks_t</a> *cb, void *p)</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Register PCD callbacks.  <a href="#d2a92003214f444d7ec35dd0c4bb4bc0"></a><br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">void&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="dwc__otg__cil_8c.html#e39d47d3aee9efcd525c13ce6a1f5f6a">write_isoc_frame_data</a> (<a class="el" href="structdwc__otg__core__if.html">dwc_otg_core_if_t</a> *core_if, <a class="el" href="structdwc__ep.html">dwc_ep_t</a> *ep)</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">This function writes isoc data per 1 (micro)frame into tx fifo.  <a href="#e39d47d3aee9efcd525c13ce6a1f5f6a"></a><br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">void&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="dwc__otg__cil_8c.html#0f0894ae9890260e1da839aa10af35cc">dwc_otg_iso_ep_start_frm_transfer</a> (<a class="el" href="structdwc__otg__core__if.html">dwc_otg_core_if_t</a> *core_if, <a class="el" href="structdwc__ep.html">dwc_ep_t</a> *ep)</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">This function initializes a descriptor chain for Isochronous transfer.  <a href="#0f0894ae9890260e1da839aa10af35cc"></a><br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top"><a class="anchor" name="322ac38f3a85f48410ed6e91adce3955"></a><!-- doxytag: member="dwc_otg_cil.c::dwc_otg_set_uninitialized" ref="322ac38f3a85f48410ed6e91adce3955" args="(int32_t *p, int size)" -->
static void&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="dwc__otg__cil_8c.html#322ac38f3a85f48410ed6e91adce3955">dwc_otg_set_uninitialized</a> (int32_t *p, int size)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top"><a class="anchor" name="d3dd61d5d48c2fc06bf4b2d37e848c93"></a><!-- doxytag: member="dwc_otg_cil.c::dwc_otg_param_initialized" ref="d3dd61d5d48c2fc06bf4b2d37e848c93" args="(int32_t val)" -->
static int&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="dwc__otg__cil_8c.html#d3dd61d5d48c2fc06bf4b2d37e848c93">dwc_otg_param_initialized</a> (int32_t val)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top"><a class="anchor" name="f4f060a2decd6434bbd96703a4d1fc66"></a><!-- doxytag: member="dwc_otg_cil.c::dwc_otg_is_dma_enable" ref="f4f060a2decd6434bbd96703a4d1fc66" args="(dwc_otg_core_if_t *core_if)" -->
uint8_t&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="dwc__otg__cil_8c.html#f4f060a2decd6434bbd96703a4d1fc66">dwc_otg_is_dma_enable</a> (<a class="el" href="structdwc__otg__core__if.html">dwc_otg_core_if_t</a> *core_if)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">int&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="dwc__otg__cil_8c.html#878cc478f43c58991c446bd78f50f8f0">dwc_otg_set_param_otg_cap</a> (<a class="el" href="structdwc__otg__core__if.html">dwc_otg_core_if_t</a> *core_if, int32_t val)</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Specifies the OTG capabilities.  <a href="#878cc478f43c58991c446bd78f50f8f0"></a><br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top"><a class="anchor" name="0896106921e87788480f078c86de274a"></a><!-- doxytag: member="dwc_otg_cil.c::dwc_otg_get_param_otg_cap" ref="0896106921e87788480f078c86de274a" args="(dwc_otg_core_if_t *core_if)" -->
int32_t&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="dwc__otg__cil_8c.html#0896106921e87788480f078c86de274a">dwc_otg_get_param_otg_cap</a> (<a class="el" href="structdwc__otg__core__if.html">dwc_otg_core_if_t</a> *core_if)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top"><a class="anchor" name="d0603b00a0ff87007ded1c06613d6b87"></a><!-- doxytag: member="dwc_otg_cil.c::dwc_otg_set_param_opt" ref="d0603b00a0ff87007ded1c06613d6b87" args="(dwc_otg_core_if_t *core_if, int32_t val)" -->
int&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="dwc__otg__cil_8c.html#d0603b00a0ff87007ded1c06613d6b87">dwc_otg_set_param_opt</a> (<a class="el" href="structdwc__otg__core__if.html">dwc_otg_core_if_t</a> *core_if, int32_t val)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top"><a class="anchor" name="1b57cc827b21df14faa0eec1cbab1742"></a><!-- doxytag: member="dwc_otg_cil.c::dwc_otg_get_param_opt" ref="1b57cc827b21df14faa0eec1cbab1742" args="(dwc_otg_core_if_t *core_if)" -->
int32_t&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="dwc__otg__cil_8c.html#1b57cc827b21df14faa0eec1cbab1742">dwc_otg_get_param_opt</a> (<a class="el" href="structdwc__otg__core__if.html">dwc_otg_core_if_t</a> *core_if)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">int&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="dwc__otg__cil_8c.html#b4fbe11281b8200b70202d4e0048a9d7">dwc_otg_set_param_dma_enable</a> (<a class="el" href="structdwc__otg__core__if.html">dwc_otg_core_if_t</a> *core_if, int32_t val)</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Specifies whether to use slave or DMA mode for accessing the data FIFOs.  <a href="#b4fbe11281b8200b70202d4e0048a9d7"></a><br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top"><a class="anchor" name="0c78da7b7e7b59b31bd99a07d926a298"></a><!-- doxytag: member="dwc_otg_cil.c::dwc_otg_get_param_dma_enable" ref="0c78da7b7e7b59b31bd99a07d926a298" args="(dwc_otg_core_if_t *core_if)" -->
int32_t&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="dwc__otg__cil_8c.html#0c78da7b7e7b59b31bd99a07d926a298">dwc_otg_get_param_dma_enable</a> (<a class="el" href="structdwc__otg__core__if.html">dwc_otg_core_if_t</a> *core_if)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">int&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="dwc__otg__cil_8c.html#7eae744525314774d3b390f116db126c">dwc_otg_set_param_dma_desc_enable</a> (<a class="el" href="structdwc__otg__core__if.html">dwc_otg_core_if_t</a> *core_if, int32_t val)</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">When DMA mode is enabled specifies whether to use address DMA or DMA Descritor mode for accessing the data FIFOs in device mode.  <a href="#7eae744525314774d3b390f116db126c"></a><br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top"><a class="anchor" name="5cac7b3770cefa9db25bb46193134c5a"></a><!-- doxytag: member="dwc_otg_cil.c::dwc_otg_get_param_dma_desc_enable" ref="5cac7b3770cefa9db25bb46193134c5a" args="(dwc_otg_core_if_t *core_if)" -->
int32_t&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="dwc__otg__cil_8c.html#5cac7b3770cefa9db25bb46193134c5a">dwc_otg_get_param_dma_desc_enable</a> (<a class="el" href="structdwc__otg__core__if.html">dwc_otg_core_if_t</a> *core_if)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">int&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="dwc__otg__cil_8c.html#8bd669637630521655c455c03d470e10">dwc_otg_set_param_host_support_fs_ls_low_power</a> (<a class="el" href="structdwc__otg__core__if.html">dwc_otg_core_if_t</a> *core_if, int32_t val)</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Specifies whether low power mode is supported when attached to a Full Speed or Low Speed device in host mode.  <a href="#8bd669637630521655c455c03d470e10"></a><br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top"><a class="anchor" name="ce7a69af8ef1970a640d0a23c7c8f12a"></a><!-- doxytag: member="dwc_otg_cil.c::dwc_otg_get_param_host_support_fs_ls_low_power" ref="ce7a69af8ef1970a640d0a23c7c8f12a" args="(dwc_otg_core_if_t *core_if)" -->
int32_t&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="dwc__otg__cil_8c.html#ce7a69af8ef1970a640d0a23c7c8f12a">dwc_otg_get_param_host_support_fs_ls_low_power</a> (<a class="el" href="structdwc__otg__core__if.html">dwc_otg_core_if_t</a> *core_if)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top"><a class="anchor" name="61bb728cc80220e5173d5e3126dd4fd1"></a><!-- doxytag: member="dwc_otg_cil.c::dwc_otg_set_param_enable_dynamic_fifo" ref="61bb728cc80220e5173d5e3126dd4fd1" args="(dwc_otg_core_if_t *core_if, int32_t val)" -->
int&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="dwc__otg__cil_8c.html#61bb728cc80220e5173d5e3126dd4fd1">dwc_otg_set_param_enable_dynamic_fifo</a> (<a class="el" href="structdwc__otg__core__if.html">dwc_otg_core_if_t</a> *core_if, int32_t val)</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">0 - Use cC FIFO size parameters 1 - Allow dynamic FIFO sizing (default) <br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top"><a class="anchor" name="3bc5fc1c94b4bb1a5b5dcca6fa71584e"></a><!-- doxytag: member="dwc_otg_cil.c::dwc_otg_get_param_enable_dynamic_fifo" ref="3bc5fc1c94b4bb1a5b5dcca6fa71584e" args="(dwc_otg_core_if_t *core_if)" -->
int32_t&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="dwc__otg__cil_8c.html#3bc5fc1c94b4bb1a5b5dcca6fa71584e">dwc_otg_get_param_enable_dynamic_fifo</a> (<a class="el" href="structdwc__otg__core__if.html">dwc_otg_core_if_t</a> *core_if)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">int&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="dwc__otg__cil_8c.html#69d52c46eb236816b20675ecb57975ae">dwc_otg_set_param_data_fifo_size</a> (<a class="el" href="structdwc__otg__core__if.html">dwc_otg_core_if_t</a> *core_if, int32_t val)</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Total number of 4-byte words in the data FIFO memory.  <a href="#69d52c46eb236816b20675ecb57975ae"></a><br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top"><a class="anchor" name="3695ec355114fb8da2f57b7f5c2159b7"></a><!-- doxytag: member="dwc_otg_cil.c::dwc_otg_get_param_data_fifo_size" ref="3695ec355114fb8da2f57b7f5c2159b7" args="(dwc_otg_core_if_t *core_if)" -->
int32_t&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="dwc__otg__cil_8c.html#3695ec355114fb8da2f57b7f5c2159b7">dwc_otg_get_param_data_fifo_size</a> (<a class="el" href="structdwc__otg__core__if.html">dwc_otg_core_if_t</a> *core_if)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">int&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="dwc__otg__cil_8c.html#0fa4db196053869ac19832c03c62913f">dwc_otg_set_param_dev_rx_fifo_size</a> (<a class="el" href="structdwc__otg__core__if.html">dwc_otg_core_if_t</a> *core_if, int32_t val)</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Number of 4-byte words in the Rx FIFO in device mode when dynamic FIFO sizing is enabled.  <a href="#0fa4db196053869ac19832c03c62913f"></a><br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top"><a class="anchor" name="56781e1cc653e948147afab10c19b72a"></a><!-- doxytag: member="dwc_otg_cil.c::dwc_otg_get_param_dev_rx_fifo_size" ref="56781e1cc653e948147afab10c19b72a" args="(dwc_otg_core_if_t *core_if)" -->
int32_t&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="dwc__otg__cil_8c.html#56781e1cc653e948147afab10c19b72a">dwc_otg_get_param_dev_rx_fifo_size</a> (<a class="el" href="structdwc__otg__core__if.html">dwc_otg_core_if_t</a> *core_if)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">int&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="dwc__otg__cil_8c.html#4f7059cecabbf8cfe5014112ba9a3d42">dwc_otg_set_param_dev_nperio_tx_fifo_size</a> (<a class="el" href="structdwc__otg__core__if.html">dwc_otg_core_if_t</a> *core_if, int32_t val)</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Number of 4-byte words in the non-periodic Tx FIFO in device mode when dynamic FIFO sizing is enabled.  <a href="#4f7059cecabbf8cfe5014112ba9a3d42"></a><br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top"><a class="anchor" name="bb61fc259fe1dc0aee41a3c8b4e99b88"></a><!-- doxytag: member="dwc_otg_cil.c::dwc_otg_get_param_dev_nperio_tx_fifo_size" ref="bb61fc259fe1dc0aee41a3c8b4e99b88" args="(dwc_otg_core_if_t *core_if)" -->
int32_t&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="dwc__otg__cil_8c.html#bb61fc259fe1dc0aee41a3c8b4e99b88">dwc_otg_get_param_dev_nperio_tx_fifo_size</a> (<a class="el" href="structdwc__otg__core__if.html">dwc_otg_core_if_t</a> *core_if)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">int&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="dwc__otg__cil_8c.html#254c1e97cf22fe34b7383165e30071eb">dwc_otg_set_param_host_rx_fifo_size</a> (<a class="el" href="structdwc__otg__core__if.html">dwc_otg_core_if_t</a> *core_if, int32_t val)</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Number of 4-byte words in the Rx FIFO in host mode when dynamic FIFO sizing is enabled.  <a href="#254c1e97cf22fe34b7383165e30071eb"></a><br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top"><a class="anchor" name="7b964a905858d04ce43159bbfca20f34"></a><!-- doxytag: member="dwc_otg_cil.c::dwc_otg_get_param_host_rx_fifo_size" ref="7b964a905858d04ce43159bbfca20f34" args="(dwc_otg_core_if_t *core_if)" -->
int32_t&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="dwc__otg__cil_8c.html#7b964a905858d04ce43159bbfca20f34">dwc_otg_get_param_host_rx_fifo_size</a> (<a class="el" href="structdwc__otg__core__if.html">dwc_otg_core_if_t</a> *core_if)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">int&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="dwc__otg__cil_8c.html#a66ca9f9345a13606148b050f8690a56">dwc_otg_set_param_host_nperio_tx_fifo_size</a> (<a class="el" href="structdwc__otg__core__if.html">dwc_otg_core_if_t</a> *core_if, int32_t val)</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Number of 4-byte words in the non-periodic Tx FIFO in host mode when Dynamic FIFO sizing is enabled in the core.  <a href="#a66ca9f9345a13606148b050f8690a56"></a><br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top"><a class="anchor" name="e53a7fddb0a2689e463cbd9c441ee004"></a><!-- doxytag: member="dwc_otg_cil.c::dwc_otg_get_param_host_nperio_tx_fifo_size" ref="e53a7fddb0a2689e463cbd9c441ee004" args="(dwc_otg_core_if_t *core_if)" -->
int32_t&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="dwc__otg__cil_8c.html#e53a7fddb0a2689e463cbd9c441ee004">dwc_otg_get_param_host_nperio_tx_fifo_size</a> (<a class="el" href="structdwc__otg__core__if.html">dwc_otg_core_if_t</a> *core_if)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">int&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="dwc__otg__cil_8c.html#e4ce399208d8a85dcb9dedd1fb8cd8ce">dwc_otg_set_param_host_perio_tx_fifo_size</a> (<a class="el" href="structdwc__otg__core__if.html">dwc_otg_core_if_t</a> *core_if, int32_t val)</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Number of 4-byte words in the host periodic Tx FIFO when dynamic FIFO sizing is enabled.  <a href="#e4ce399208d8a85dcb9dedd1fb8cd8ce"></a><br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top"><a class="anchor" name="9b2de0caea0d9ee86258ac4bbe63acd5"></a><!-- doxytag: member="dwc_otg_cil.c::dwc_otg_get_param_host_perio_tx_fifo_size" ref="9b2de0caea0d9ee86258ac4bbe63acd5" args="(dwc_otg_core_if_t *core_if)" -->
int32_t&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="dwc__otg__cil_8c.html#9b2de0caea0d9ee86258ac4bbe63acd5">dwc_otg_get_param_host_perio_tx_fifo_size</a> (<a class="el" href="structdwc__otg__core__if.html">dwc_otg_core_if_t</a> *core_if)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">int&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="dwc__otg__cil_8c.html#2eee676071d6bb4eba53b413e80b045f">dwc_otg_set_param_max_transfer_size</a> (<a class="el" href="structdwc__otg__core__if.html">dwc_otg_core_if_t</a> *core_if, int32_t val)</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">The maximum transfer size supported in bytes.  <a href="#2eee676071d6bb4eba53b413e80b045f"></a><br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top"><a class="anchor" name="307c59e350a8ea67ef5d1c02f79de17b"></a><!-- doxytag: member="dwc_otg_cil.c::dwc_otg_get_param_max_transfer_size" ref="307c59e350a8ea67ef5d1c02f79de17b" args="(dwc_otg_core_if_t *core_if)" -->
int32_t&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="dwc__otg__cil_8c.html#307c59e350a8ea67ef5d1c02f79de17b">dwc_otg_get_param_max_transfer_size</a> (<a class="el" href="structdwc__otg__core__if.html">dwc_otg_core_if_t</a> *core_if)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">int&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="dwc__otg__cil_8c.html#a1c52f0740f7d0b72c980b38cc4314d1">dwc_otg_set_param_max_packet_count</a> (<a class="el" href="structdwc__otg__core__if.html">dwc_otg_core_if_t</a> *core_if, int32_t val)</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">The maximum number of packets in a transfer.  <a href="#a1c52f0740f7d0b72c980b38cc4314d1"></a><br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top"><a class="anchor" name="765e82d04dc91bdc93c129d9ba7c5161"></a><!-- doxytag: member="dwc_otg_cil.c::dwc_otg_get_param_max_packet_count" ref="765e82d04dc91bdc93c129d9ba7c5161" args="(dwc_otg_core_if_t *core_if)" -->
int32_t&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="dwc__otg__cil_8c.html#765e82d04dc91bdc93c129d9ba7c5161">dwc_otg_get_param_max_packet_count</a> (<a class="el" href="structdwc__otg__core__if.html">dwc_otg_core_if_t</a> *core_if)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">int&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="dwc__otg__cil_8c.html#f802acfc49b3fbb86159036f8f317f76">dwc_otg_set_param_host_channels</a> (<a class="el" href="structdwc__otg__core__if.html">dwc_otg_core_if_t</a> *core_if, int32_t val)</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">The number of host channel registers to use.  <a href="#f802acfc49b3fbb86159036f8f317f76"></a><br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top"><a class="anchor" name="e1235c11a6a3e8d0e78df59d86d4d287"></a><!-- doxytag: member="dwc_otg_cil.c::dwc_otg_get_param_host_channels" ref="e1235c11a6a3e8d0e78df59d86d4d287" args="(dwc_otg_core_if_t *core_if)" -->
int32_t&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="dwc__otg__cil_8c.html#e1235c11a6a3e8d0e78df59d86d4d287">dwc_otg_get_param_host_channels</a> (<a class="el" href="structdwc__otg__core__if.html">dwc_otg_core_if_t</a> *core_if)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">int&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="dwc__otg__cil_8c.html#75d3b409824c0ca52631277398ba8367">dwc_otg_set_param_dev_endpoints</a> (<a class="el" href="structdwc__otg__core__if.html">dwc_otg_core_if_t</a> *core_if, int32_t val)</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">The number of endpoints in addition to EP0 available for device mode operations.  <a href="#75d3b409824c0ca52631277398ba8367"></a><br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top"><a class="anchor" name="27447ccef5d5a1c3e5c93ed3b352e152"></a><!-- doxytag: member="dwc_otg_cil.c::dwc_otg_get_param_dev_endpoints" ref="27447ccef5d5a1c3e5c93ed3b352e152" args="(dwc_otg_core_if_t *core_if)" -->
int32_t&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="dwc__otg__cil_8c.html#27447ccef5d5a1c3e5c93ed3b352e152">dwc_otg_get_param_dev_endpoints</a> (<a class="el" href="structdwc__otg__core__if.html">dwc_otg_core_if_t</a> *core_if)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">int&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="dwc__otg__cil_8c.html#2b7087c85c0ea1520ec2e091b80bf36b">dwc_otg_set_param_phy_type</a> (<a class="el" href="structdwc__otg__core__if.html">dwc_otg_core_if_t</a> *core_if, int32_t val)</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Specifies the type of PHY interface to use.  <a href="#2b7087c85c0ea1520ec2e091b80bf36b"></a><br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top"><a class="anchor" name="e49dd633ec87aa71335ef6ef312283a3"></a><!-- doxytag: member="dwc_otg_cil.c::dwc_otg_get_param_phy_type" ref="e49dd633ec87aa71335ef6ef312283a3" args="(dwc_otg_core_if_t *core_if)" -->
int32_t&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="dwc__otg__cil_8c.html#e49dd633ec87aa71335ef6ef312283a3">dwc_otg_get_param_phy_type</a> (<a class="el" href="structdwc__otg__core__if.html">dwc_otg_core_if_t</a> *core_if)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">int&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="dwc__otg__cil_8c.html#7acd153b5577a3db825fa08d243ae856">dwc_otg_set_param_speed</a> (<a class="el" href="structdwc__otg__core__if.html">dwc_otg_core_if_t</a> *core_if, int32_t val)</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Specifies the maximum speed of operation in host and device mode.  <a href="#7acd153b5577a3db825fa08d243ae856"></a><br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top"><a class="anchor" name="f18994b0fe09d9d3031ef8290945c1ea"></a><!-- doxytag: member="dwc_otg_cil.c::dwc_otg_get_param_speed" ref="f18994b0fe09d9d3031ef8290945c1ea" args="(dwc_otg_core_if_t *core_if)" -->
int32_t&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="dwc__otg__cil_8c.html#f18994b0fe09d9d3031ef8290945c1ea">dwc_otg_get_param_speed</a> (<a class="el" href="structdwc__otg__core__if.html">dwc_otg_core_if_t</a> *core_if)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">int&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="dwc__otg__cil_8c.html#354ce49f65334e829c2694811c4f2016">dwc_otg_set_param_host_ls_low_power_phy_clk</a> (<a class="el" href="structdwc__otg__core__if.html">dwc_otg_core_if_t</a> *core_if, int32_t val)</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Specifies the PHY clock rate in low power mode when connected to a Low Speed device in host mode.  <a href="#354ce49f65334e829c2694811c4f2016"></a><br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top"><a class="anchor" name="02ea6a179d92658c4cf4e5b513cb2414"></a><!-- doxytag: member="dwc_otg_cil.c::dwc_otg_get_param_host_ls_low_power_phy_clk" ref="02ea6a179d92658c4cf4e5b513cb2414" args="(dwc_otg_core_if_t *core_if)" -->
int32_t&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="dwc__otg__cil_8c.html#02ea6a179d92658c4cf4e5b513cb2414">dwc_otg_get_param_host_ls_low_power_phy_clk</a> (<a class="el" href="structdwc__otg__core__if.html">dwc_otg_core_if_t</a> *core_if)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">int&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="dwc__otg__cil_8c.html#5dab15db053bd02c6bc9619e189a6a14">dwc_otg_set_param_phy_ulpi_ddr</a> (<a class="el" href="structdwc__otg__core__if.html">dwc_otg_core_if_t</a> *core_if, int32_t val)</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Specifies whether the ULPI operates at double or single data rate.  <a href="#5dab15db053bd02c6bc9619e189a6a14"></a><br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top"><a class="anchor" name="95655db9d2dce391da40361fe310599c"></a><!-- doxytag: member="dwc_otg_cil.c::dwc_otg_get_param_phy_ulpi_ddr" ref="95655db9d2dce391da40361fe310599c" args="(dwc_otg_core_if_t *core_if)" -->
int32_t&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="dwc__otg__cil_8c.html#95655db9d2dce391da40361fe310599c">dwc_otg_get_param_phy_ulpi_ddr</a> (<a class="el" href="structdwc__otg__core__if.html">dwc_otg_core_if_t</a> *core_if)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top"><a class="anchor" name="a12296bcb04a3b0f6f80037590e97bec"></a><!-- doxytag: member="dwc_otg_cil.c::dwc_otg_set_param_phy_ulpi_ext_vbus" ref="a12296bcb04a3b0f6f80037590e97bec" args="(dwc_otg_core_if_t *core_if, int32_t val)" -->
int&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="dwc__otg__cil_8c.html#a12296bcb04a3b0f6f80037590e97bec">dwc_otg_set_param_phy_ulpi_ext_vbus</a> (<a class="el" href="structdwc__otg__core__if.html">dwc_otg_core_if_t</a> *core_if, int32_t val)</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Specifies whether to use the internal or external supply to drive the vbus with a ULPI phy. <br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top"><a class="anchor" name="b0604fadb0b685a106507eacd18e12a6"></a><!-- doxytag: member="dwc_otg_cil.c::dwc_otg_get_param_phy_ulpi_ext_vbus" ref="b0604fadb0b685a106507eacd18e12a6" args="(dwc_otg_core_if_t *core_if)" -->
int32_t&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="dwc__otg__cil_8c.html#b0604fadb0b685a106507eacd18e12a6">dwc_otg_get_param_phy_ulpi_ext_vbus</a> (<a class="el" href="structdwc__otg__core__if.html">dwc_otg_core_if_t</a> *core_if)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">int&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="dwc__otg__cil_8c.html#1eacecc96e1ab100cbf129ad6aa5f6c8">dwc_otg_set_param_phy_utmi_width</a> (<a class="el" href="structdwc__otg__core__if.html">dwc_otg_core_if_t</a> *core_if, int32_t val)</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Specifies the UTMI+ Data Width.  <a href="#1eacecc96e1ab100cbf129ad6aa5f6c8"></a><br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top"><a class="anchor" name="9dfa6a24c38b5ba13c08abe22d532a1d"></a><!-- doxytag: member="dwc_otg_cil.c::dwc_otg_get_param_phy_utmi_width" ref="9dfa6a24c38b5ba13c08abe22d532a1d" args="(dwc_otg_core_if_t *core_if)" -->
int32_t&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="dwc__otg__cil_8c.html#9dfa6a24c38b5ba13c08abe22d532a1d">dwc_otg_get_param_phy_utmi_width</a> (<a class="el" href="structdwc__otg__core__if.html">dwc_otg_core_if_t</a> *core_if)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top"><a class="anchor" name="f235e9c7b844b899d759a073a84f782f"></a><!-- doxytag: member="dwc_otg_cil.c::dwc_otg_set_param_ulpi_fs_ls" ref="f235e9c7b844b899d759a073a84f782f" args="(dwc_otg_core_if_t *core_if, int32_t val)" -->
int&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="dwc__otg__cil_8c.html#f235e9c7b844b899d759a073a84f782f">dwc_otg_set_param_ulpi_fs_ls</a> (<a class="el" href="structdwc__otg__core__if.html">dwc_otg_core_if_t</a> *core_if, int32_t val)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top"><a class="anchor" name="0ee03a3468e74cd2e38da1617b88313b"></a><!-- doxytag: member="dwc_otg_cil.c::dwc_otg_get_param_ulpi_fs_ls" ref="0ee03a3468e74cd2e38da1617b88313b" args="(dwc_otg_core_if_t *core_if)" -->
int32_t&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="dwc__otg__cil_8c.html#0ee03a3468e74cd2e38da1617b88313b">dwc_otg_get_param_ulpi_fs_ls</a> (<a class="el" href="structdwc__otg__core__if.html">dwc_otg_core_if_t</a> *core_if)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top"><a class="anchor" name="b05c92754c0ebc3d58ea0c090b9659de"></a><!-- doxytag: member="dwc_otg_cil.c::dwc_otg_set_param_ts_dline" ref="b05c92754c0ebc3d58ea0c090b9659de" args="(dwc_otg_core_if_t *core_if, int32_t val)" -->
int&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="dwc__otg__cil_8c.html#b05c92754c0ebc3d58ea0c090b9659de">dwc_otg_set_param_ts_dline</a> (<a class="el" href="structdwc__otg__core__if.html">dwc_otg_core_if_t</a> *core_if, int32_t val)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top"><a class="anchor" name="025a93aef8cabae431033cb4fdc7772f"></a><!-- doxytag: member="dwc_otg_cil.c::dwc_otg_get_param_ts_dline" ref="025a93aef8cabae431033cb4fdc7772f" args="(dwc_otg_core_if_t *core_if)" -->
int32_t&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="dwc__otg__cil_8c.html#025a93aef8cabae431033cb4fdc7772f">dwc_otg_get_param_ts_dline</a> (<a class="el" href="structdwc__otg__core__if.html">dwc_otg_core_if_t</a> *core_if)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">int&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="dwc__otg__cil_8c.html#65d7407ed24c82e158a38ab2a60120c4">dwc_otg_set_param_i2c_enable</a> (<a class="el" href="structdwc__otg__core__if.html">dwc_otg_core_if_t</a> *core_if, int32_t val)</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Specifies whether to use the I2Cinterface for full speed PHY.  <a href="#65d7407ed24c82e158a38ab2a60120c4"></a><br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top"><a class="anchor" name="80cf1905c95391fa1acaa2237182ddf8"></a><!-- doxytag: member="dwc_otg_cil.c::dwc_otg_get_param_i2c_enable" ref="80cf1905c95391fa1acaa2237182ddf8" args="(dwc_otg_core_if_t *core_if)" -->
int32_t&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="dwc__otg__cil_8c.html#80cf1905c95391fa1acaa2237182ddf8">dwc_otg_get_param_i2c_enable</a> (<a class="el" href="structdwc__otg__core__if.html">dwc_otg_core_if_t</a> *core_if)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">int&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="dwc__otg__cil_8c.html#2119a493582bea4004b5fdeba15f1609">dwc_otg_set_param_dev_perio_tx_fifo_size</a> (<a class="el" href="structdwc__otg__core__if.html">dwc_otg_core_if_t</a> *core_if, int32_t val, int fifo_num)</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Number of 4-byte words in each of the periodic Tx FIFOs in device mode when dynamic FIFO sizing is enabled.  <a href="#2119a493582bea4004b5fdeba15f1609"></a><br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top"><a class="anchor" name="d9bf0270a9b9617f0d196dd566a1c610"></a><!-- doxytag: member="dwc_otg_cil.c::dwc_otg_get_param_dev_perio_tx_fifo_size" ref="d9bf0270a9b9617f0d196dd566a1c610" args="(dwc_otg_core_if_t *core_if, int fifo_num)" -->
int32_t&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="dwc__otg__cil_8c.html#d9bf0270a9b9617f0d196dd566a1c610">dwc_otg_get_param_dev_perio_tx_fifo_size</a> (<a class="el" href="structdwc__otg__core__if.html">dwc_otg_core_if_t</a> *core_if, int fifo_num)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top"><a class="anchor" name="2eefd02d72c79200072d54b4eb13e5cd"></a><!-- doxytag: member="dwc_otg_cil.c::dwc_otg_set_param_en_multiple_tx_fifo" ref="2eefd02d72c79200072d54b4eb13e5cd" args="(dwc_otg_core_if_t *core_if, int32_t val)" -->
int&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="dwc__otg__cil_8c.html#2eefd02d72c79200072d54b4eb13e5cd">dwc_otg_set_param_en_multiple_tx_fifo</a> (<a class="el" href="structdwc__otg__core__if.html">dwc_otg_core_if_t</a> *core_if, int32_t val)</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Specifies whether dedicated transmit FIFOs are enabled for non periodic IN endpoints in device mode 0 - No 1 - Yes. <br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top"><a class="anchor" name="bc8e0312a565efb2d5117984219b4460"></a><!-- doxytag: member="dwc_otg_cil.c::dwc_otg_get_param_en_multiple_tx_fifo" ref="bc8e0312a565efb2d5117984219b4460" args="(dwc_otg_core_if_t *core_if)" -->
int32_t&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="dwc__otg__cil_8c.html#bc8e0312a565efb2d5117984219b4460">dwc_otg_get_param_en_multiple_tx_fifo</a> (<a class="el" href="structdwc__otg__core__if.html">dwc_otg_core_if_t</a> *core_if)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top"><a class="anchor" name="44bf6b41f0892f480ea6c03a2ac1e73f"></a><!-- doxytag: member="dwc_otg_cil.c::dwc_otg_set_param_dev_tx_fifo_size" ref="44bf6b41f0892f480ea6c03a2ac1e73f" args="(dwc_otg_core_if_t *core_if, int32_t val, int fifo_num)" -->
int&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="dwc__otg__cil_8c.html#44bf6b41f0892f480ea6c03a2ac1e73f">dwc_otg_set_param_dev_tx_fifo_size</a> (<a class="el" href="structdwc__otg__core__if.html">dwc_otg_core_if_t</a> *core_if, int32_t val, int fifo_num)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top"><a class="anchor" name="99a491c648b6066077426c9cdc374aa8"></a><!-- doxytag: member="dwc_otg_cil.c::dwc_otg_get_param_dev_tx_fifo_size" ref="99a491c648b6066077426c9cdc374aa8" args="(dwc_otg_core_if_t *core_if, int fifo_num)" -->
int32_t&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="dwc__otg__cil_8c.html#99a491c648b6066077426c9cdc374aa8">dwc_otg_get_param_dev_tx_fifo_size</a> (<a class="el" href="structdwc__otg__core__if.html">dwc_otg_core_if_t</a> *core_if, int fifo_num)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top"><a class="anchor" name="6095d6a93f901f32522d4b950c99a8e1"></a><!-- doxytag: member="dwc_otg_cil.c::dwc_otg_set_param_thr_ctl" ref="6095d6a93f901f32522d4b950c99a8e1" args="(dwc_otg_core_if_t *core_if, int32_t val)" -->
int&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="dwc__otg__cil_8c.html#6095d6a93f901f32522d4b950c99a8e1">dwc_otg_set_param_thr_ctl</a> (<a class="el" href="structdwc__otg__core__if.html">dwc_otg_core_if_t</a> *core_if, int32_t val)</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Thresholding enable flag- bit 0 - enable non-ISO Tx thresholding bit 1 - enable ISO Tx thresholding bit 2 - enable Rx thresholding. <br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top"><a class="anchor" name="99787b8e86a8d37e1a5be93d52487a3a"></a><!-- doxytag: member="dwc_otg_cil.c::dwc_otg_get_param_thr_ctl" ref="99787b8e86a8d37e1a5be93d52487a3a" args="(dwc_otg_core_if_t *core_if)" -->
int32_t&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="dwc__otg__cil_8c.html#99787b8e86a8d37e1a5be93d52487a3a">dwc_otg_get_param_thr_ctl</a> (<a class="el" href="structdwc__otg__core__if.html">dwc_otg_core_if_t</a> *core_if)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top"><a class="anchor" name="e3a62b66e19a302a55046830f5eecf0c"></a><!-- doxytag: member="dwc_otg_cil.c::dwc_otg_set_param_lpm_enable" ref="e3a62b66e19a302a55046830f5eecf0c" args="(dwc_otg_core_if_t *core_if, int32_t val)" -->
int&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="dwc__otg__cil_8c.html#e3a62b66e19a302a55046830f5eecf0c">dwc_otg_set_param_lpm_enable</a> (<a class="el" href="structdwc__otg__core__if.html">dwc_otg_core_if_t</a> *core_if, int32_t val)</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Specifies whether LPM (Link Power Management) support is enabled. <br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top"><a class="anchor" name="0e0eb29733595730396da3ddf3d0ded5"></a><!-- doxytag: member="dwc_otg_cil.c::dwc_otg_get_param_lpm_enable" ref="0e0eb29733595730396da3ddf3d0ded5" args="(dwc_otg_core_if_t *core_if)" -->
int32_t&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="dwc__otg__cil_8c.html#0e0eb29733595730396da3ddf3d0ded5">dwc_otg_get_param_lpm_enable</a> (<a class="el" href="structdwc__otg__core__if.html">dwc_otg_core_if_t</a> *core_if)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top"><a class="anchor" name="1ed19fed8939a352f91fe1403574135e"></a><!-- doxytag: member="dwc_otg_cil.c::dwc_otg_set_param_tx_thr_length" ref="1ed19fed8939a352f91fe1403574135e" args="(dwc_otg_core_if_t *core_if, int32_t val)" -->
int&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="dwc__otg__cil_8c.html#1ed19fed8939a352f91fe1403574135e">dwc_otg_set_param_tx_thr_length</a> (<a class="el" href="structdwc__otg__core__if.html">dwc_otg_core_if_t</a> *core_if, int32_t val)</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Thresholding length for Tx FIFOs in 32 bit DWORDs. <br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top"><a class="anchor" name="e3499cd5ce6ab45640be2a5040ad4f1c"></a><!-- doxytag: member="dwc_otg_cil.c::dwc_otg_get_param_tx_thr_length" ref="e3499cd5ce6ab45640be2a5040ad4f1c" args="(dwc_otg_core_if_t *core_if)" -->
int32_t&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="dwc__otg__cil_8c.html#e3499cd5ce6ab45640be2a5040ad4f1c">dwc_otg_get_param_tx_thr_length</a> (<a class="el" href="structdwc__otg__core__if.html">dwc_otg_core_if_t</a> *core_if)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top"><a class="anchor" name="20d005470a65927cb243b37619f6c6bf"></a><!-- doxytag: member="dwc_otg_cil.c::dwc_otg_set_param_rx_thr_length" ref="20d005470a65927cb243b37619f6c6bf" args="(dwc_otg_core_if_t *core_if, int32_t val)" -->
int&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="dwc__otg__cil_8c.html#20d005470a65927cb243b37619f6c6bf">dwc_otg_set_param_rx_thr_length</a> (<a class="el" href="structdwc__otg__core__if.html">dwc_otg_core_if_t</a> *core_if, int32_t val)</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Thresholding length for Rx FIFOs in 32 bit DWORDs. <br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top"><a class="anchor" name="c0cd2e32622903a2c1707bf8fe9c3dba"></a><!-- doxytag: member="dwc_otg_cil.c::dwc_otg_get_param_rx_thr_length" ref="c0cd2e32622903a2c1707bf8fe9c3dba" args="(dwc_otg_core_if_t *core_if)" -->
int32_t&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="dwc__otg__cil_8c.html#c0cd2e32622903a2c1707bf8fe9c3dba">dwc_otg_get_param_rx_thr_length</a> (<a class="el" href="structdwc__otg__core__if.html">dwc_otg_core_if_t</a> *core_if)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">int&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="dwc__otg__cil_8c.html#920035c6082dcdfec11a20e8535e9fe9">dwc_otg_set_param_dma_burst_size</a> (<a class="el" href="structdwc__otg__core__if.html">dwc_otg_core_if_t</a> *core_if, int32_t val)</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">The DMA Burst size (applicable only for External DMA Mode).  <a href="#920035c6082dcdfec11a20e8535e9fe9"></a><br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top"><a class="anchor" name="7450ef9275974e46f41f12fdc6da7901"></a><!-- doxytag: member="dwc_otg_cil.c::dwc_otg_get_param_dma_burst_size" ref="7450ef9275974e46f41f12fdc6da7901" args="(dwc_otg_core_if_t *core_if)" -->
int32_t&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="dwc__otg__cil_8c.html#7450ef9275974e46f41f12fdc6da7901">dwc_otg_get_param_dma_burst_size</a> (<a class="el" href="structdwc__otg__core__if.html">dwc_otg_core_if_t</a> *core_if)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top"><a class="anchor" name="63c0b4bfcf3b1c6c90c5572258439e1f"></a><!-- doxytag: member="dwc_otg_cil.c::dwc_otg_set_param_pti_enable" ref="63c0b4bfcf3b1c6c90c5572258439e1f" args="(dwc_otg_core_if_t *core_if, int32_t val)" -->
int&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="dwc__otg__cil_8c.html#63c0b4bfcf3b1c6c90c5572258439e1f">dwc_otg_set_param_pti_enable</a> (<a class="el" href="structdwc__otg__core__if.html">dwc_otg_core_if_t</a> *core_if, int32_t val)</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Specifies whether PTI enhancement is enabled. <br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top"><a class="anchor" name="9d729a393133a8111b68d4b5ec9fdd30"></a><!-- doxytag: member="dwc_otg_cil.c::dwc_otg_get_param_pti_enable" ref="9d729a393133a8111b68d4b5ec9fdd30" args="(dwc_otg_core_if_t *core_if)" -->
int32_t&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="dwc__otg__cil_8c.html#9d729a393133a8111b68d4b5ec9fdd30">dwc_otg_get_param_pti_enable</a> (<a class="el" href="structdwc__otg__core__if.html">dwc_otg_core_if_t</a> *core_if)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top"><a class="anchor" name="7ba10fdfd2ce9f3ef4b0a2bef555a7c1"></a><!-- doxytag: member="dwc_otg_cil.c::dwc_otg_set_param_mpi_enable" ref="7ba10fdfd2ce9f3ef4b0a2bef555a7c1" args="(dwc_otg_core_if_t *core_if, int32_t val)" -->
int&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="dwc__otg__cil_8c.html#7ba10fdfd2ce9f3ef4b0a2bef555a7c1">dwc_otg_set_param_mpi_enable</a> (<a class="el" href="structdwc__otg__core__if.html">dwc_otg_core_if_t</a> *core_if, int32_t val)</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Specifies whether MPI enhancement is enabled. <br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top"><a class="anchor" name="7b9e3bced8a43e810fca322e36946f31"></a><!-- doxytag: member="dwc_otg_cil.c::dwc_otg_get_param_mpi_enable" ref="7b9e3bced8a43e810fca322e36946f31" args="(dwc_otg_core_if_t *core_if)" -->
int32_t&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="dwc__otg__cil_8c.html#7b9e3bced8a43e810fca322e36946f31">dwc_otg_get_param_mpi_enable</a> (<a class="el" href="structdwc__otg__core__if.html">dwc_otg_core_if_t</a> *core_if)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top"><a class="anchor" name="93036faefc8179eef11c8ca0b18993a8"></a><!-- doxytag: member="dwc_otg_cil.c::dwc_otg_set_param_ic_usb_cap" ref="93036faefc8179eef11c8ca0b18993a8" args="(dwc_otg_core_if_t *core_if, int32_t val)" -->
int&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="dwc__otg__cil_8c.html#93036faefc8179eef11c8ca0b18993a8">dwc_otg_set_param_ic_usb_cap</a> (<a class="el" href="structdwc__otg__core__if.html">dwc_otg_core_if_t</a> *core_if, int32_t val)</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Specifies whether IC_USB capability is enabled. <br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top"><a class="anchor" name="1ccaddc86262ff99dad6c1e44f5ff965"></a><!-- doxytag: member="dwc_otg_cil.c::dwc_otg_get_param_ic_usb_cap" ref="1ccaddc86262ff99dad6c1e44f5ff965" args="(dwc_otg_core_if_t *core_if)" -->
int32_t&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="dwc__otg__cil_8c.html#1ccaddc86262ff99dad6c1e44f5ff965">dwc_otg_get_param_ic_usb_cap</a> (<a class="el" href="structdwc__otg__core__if.html">dwc_otg_core_if_t</a> *core_if)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top"><a class="anchor" name="9bf87dcaa6dcea51eb3d8c30439a2138"></a><!-- doxytag: member="dwc_otg_cil.c::dwc_otg_set_param_ahb_thr_ratio" ref="9bf87dcaa6dcea51eb3d8c30439a2138" args="(dwc_otg_core_if_t *core_if, int32_t val)" -->
int&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="dwc__otg__cil_8c.html#9bf87dcaa6dcea51eb3d8c30439a2138">dwc_otg_set_param_ahb_thr_ratio</a> (<a class="el" href="structdwc__otg__core__if.html">dwc_otg_core_if_t</a> *core_if, int32_t val)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top"><a class="anchor" name="275fab9bf16bd3cb148901c578fbcbd0"></a><!-- doxytag: member="dwc_otg_cil.c::dwc_otg_get_param_ahb_thr_ratio" ref="275fab9bf16bd3cb148901c578fbcbd0" args="(dwc_otg_core_if_t *core_if)" -->
int32_t&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="dwc__otg__cil_8c.html#275fab9bf16bd3cb148901c578fbcbd0">dwc_otg_get_param_ahb_thr_ratio</a> (<a class="el" href="structdwc__otg__core__if.html">dwc_otg_core_if_t</a> *core_if)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top"><a class="anchor" name="df391379aafa69a8683bb1f88c413675"></a><!-- doxytag: member="dwc_otg_cil.c::dwc_otg_get_hnpstatus" ref="df391379aafa69a8683bb1f88c413675" args="(dwc_otg_core_if_t *core_if)" -->
uint32_t&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="dwc__otg__cil_8c.html#df391379aafa69a8683bb1f88c413675">dwc_otg_get_hnpstatus</a> (<a class="el" href="structdwc__otg__core__if.html">dwc_otg_core_if_t</a> *core_if)</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Get host negotiation status. <br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top"><a class="anchor" name="b13eac2758aace478587df0f043e80f8"></a><!-- doxytag: member="dwc_otg_cil.c::dwc_otg_get_srpstatus" ref="b13eac2758aace478587df0f043e80f8" args="(dwc_otg_core_if_t *core_if)" -->
uint32_t&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="dwc__otg__cil_8c.html#b13eac2758aace478587df0f043e80f8">dwc_otg_get_srpstatus</a> (<a class="el" href="structdwc__otg__core__if.html">dwc_otg_core_if_t</a> *core_if)</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Get srp status. <br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top"><a class="anchor" name="5cab27b65ed5a6a1e31c0e4df1650f0e"></a><!-- doxytag: member="dwc_otg_cil.c::dwc_otg_set_hnpreq" ref="5cab27b65ed5a6a1e31c0e4df1650f0e" args="(dwc_otg_core_if_t *core_if, uint32_t val)" -->
void&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="dwc__otg__cil_8c.html#5cab27b65ed5a6a1e31c0e4df1650f0e">dwc_otg_set_hnpreq</a> (<a class="el" href="structdwc__otg__core__if.html">dwc_otg_core_if_t</a> *core_if, uint32_t val)</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Set hnpreq bit in the GOTGCTL register. <br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top"><a class="anchor" name="c505c47a08029706f60ab8f3d67b70d3"></a><!-- doxytag: member="dwc_otg_cil.c::dwc_otg_get_gsnpsid" ref="c505c47a08029706f60ab8f3d67b70d3" args="(dwc_otg_core_if_t *core_if)" -->
uint32_t&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="dwc__otg__cil_8c.html#c505c47a08029706f60ab8f3d67b70d3">dwc_otg_get_gsnpsid</a> (<a class="el" href="structdwc__otg__core__if.html">dwc_otg_core_if_t</a> *core_if)</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Get Content of SNPSID register. <br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">uint32_t&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="dwc__otg__cil_8c.html#788149caf9d915abbe5e289793684b1e">dwc_otg_get_mode</a> (<a class="el" href="structdwc__otg__core__if.html">dwc_otg_core_if_t</a> *core_if)</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Get current mode.  <a href="#788149caf9d915abbe5e289793684b1e"></a><br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top"><a class="anchor" name="d222e3bdaba5ea8fa0df22ff9cee2f5e"></a><!-- doxytag: member="dwc_otg_cil.c::dwc_otg_get_hnpcapable" ref="d222e3bdaba5ea8fa0df22ff9cee2f5e" args="(dwc_otg_core_if_t *core_if)" -->
uint32_t&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="dwc__otg__cil_8c.html#d222e3bdaba5ea8fa0df22ff9cee2f5e">dwc_otg_get_hnpcapable</a> (<a class="el" href="structdwc__otg__core__if.html">dwc_otg_core_if_t</a> *core_if)</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Get value of hnpcapable field in the GUSBCFG register. <br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top"><a class="anchor" name="b9ab6ff4d50ea35738853f831f480c3e"></a><!-- doxytag: member="dwc_otg_cil.c::dwc_otg_set_hnpcapable" ref="b9ab6ff4d50ea35738853f831f480c3e" args="(dwc_otg_core_if_t *core_if, uint32_t val)" -->
void&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="dwc__otg__cil_8c.html#b9ab6ff4d50ea35738853f831f480c3e">dwc_otg_set_hnpcapable</a> (<a class="el" href="structdwc__otg__core__if.html">dwc_otg_core_if_t</a> *core_if, uint32_t val)</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Set value of hnpcapable field in the GUSBCFG register. <br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top"><a class="anchor" name="2bba47b0255cfbc9b19661e9ddd2f497"></a><!-- doxytag: member="dwc_otg_cil.c::dwc_otg_get_srpcapable" ref="2bba47b0255cfbc9b19661e9ddd2f497" args="(dwc_otg_core_if_t *core_if)" -->
uint32_t&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="dwc__otg__cil_8c.html#2bba47b0255cfbc9b19661e9ddd2f497">dwc_otg_get_srpcapable</a> (<a class="el" href="structdwc__otg__core__if.html">dwc_otg_core_if_t</a> *core_if)</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Get value of srpcapable field in the GUSBCFG register. <br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top"><a class="anchor" name="e75a4faa49ac70c19e9bc8a039d6e37f"></a><!-- doxytag: member="dwc_otg_cil.c::dwc_otg_set_srpcapable" ref="e75a4faa49ac70c19e9bc8a039d6e37f" args="(dwc_otg_core_if_t *core_if, uint32_t val)" -->
void&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="dwc__otg__cil_8c.html#e75a4faa49ac70c19e9bc8a039d6e37f">dwc_otg_set_srpcapable</a> (<a class="el" href="structdwc__otg__core__if.html">dwc_otg_core_if_t</a> *core_if, uint32_t val)</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Set value of srpcapable field in the GUSBCFG register. <br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top"><a class="anchor" name="d69afedd204a41974de582224479569e"></a><!-- doxytag: member="dwc_otg_cil.c::dwc_otg_get_devspeed" ref="d69afedd204a41974de582224479569e" args="(dwc_otg_core_if_t *core_if)" -->
uint32_t&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="dwc__otg__cil_8c.html#d69afedd204a41974de582224479569e">dwc_otg_get_devspeed</a> (<a class="el" href="structdwc__otg__core__if.html">dwc_otg_core_if_t</a> *core_if)</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Get value of devspeed field in the DCFG register. <br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top"><a class="anchor" name="ead8dea166cbefca04dc5c543c96fba0"></a><!-- doxytag: member="dwc_otg_cil.c::dwc_otg_set_devspeed" ref="ead8dea166cbefca04dc5c543c96fba0" args="(dwc_otg_core_if_t *core_if, uint32_t val)" -->
void&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="dwc__otg__cil_8c.html#ead8dea166cbefca04dc5c543c96fba0">dwc_otg_set_devspeed</a> (<a class="el" href="structdwc__otg__core__if.html">dwc_otg_core_if_t</a> *core_if, uint32_t val)</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Set value of devspeed field in the DCFG register. <br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top"><a class="anchor" name="07354b164566c5c1c34446d5b0c4036f"></a><!-- doxytag: member="dwc_otg_cil.c::dwc_otg_get_busconnected" ref="07354b164566c5c1c34446d5b0c4036f" args="(dwc_otg_core_if_t *core_if)" -->
uint32_t&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="dwc__otg__cil_8c.html#07354b164566c5c1c34446d5b0c4036f">dwc_otg_get_busconnected</a> (<a class="el" href="structdwc__otg__core__if.html">dwc_otg_core_if_t</a> *core_if)</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Get the value of busconnected field from the HPRT0 register. <br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top"><a class="anchor" name="520bf6b5f5ec69e5dcbdad6254c3cede"></a><!-- doxytag: member="dwc_otg_cil.c::dwc_otg_get_enumspeed" ref="520bf6b5f5ec69e5dcbdad6254c3cede" args="(dwc_otg_core_if_t *core_if)" -->
uint32_t&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="dwc__otg__cil_8c.html#520bf6b5f5ec69e5dcbdad6254c3cede">dwc_otg_get_enumspeed</a> (<a class="el" href="structdwc__otg__core__if.html">dwc_otg_core_if_t</a> *core_if)</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Gets the device enumeration Speed. <br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top"><a class="anchor" name="83a11dae1c9563aee56baea469cd6064"></a><!-- doxytag: member="dwc_otg_cil.c::dwc_otg_get_prtpower" ref="83a11dae1c9563aee56baea469cd6064" args="(dwc_otg_core_if_t *core_if)" -->
uint32_t&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="dwc__otg__cil_8c.html#83a11dae1c9563aee56baea469cd6064">dwc_otg_get_prtpower</a> (<a class="el" href="structdwc__otg__core__if.html">dwc_otg_core_if_t</a> *core_if)</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Get value of prtpwr field from the HPRT0 register. <br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top"><a class="anchor" name="63c880f915b4705a5c118b276e6e9567"></a><!-- doxytag: member="dwc_otg_cil.c::dwc_otg_set_prtpower" ref="63c880f915b4705a5c118b276e6e9567" args="(dwc_otg_core_if_t *core_if, uint32_t val)" -->
void&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="dwc__otg__cil_8c.html#63c880f915b4705a5c118b276e6e9567">dwc_otg_set_prtpower</a> (<a class="el" href="structdwc__otg__core__if.html">dwc_otg_core_if_t</a> *core_if, uint32_t val)</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Set value of prtpwr field from the HPRT0 register. <br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top"><a class="anchor" name="65b0861f7d5d604fb97e599adac62642"></a><!-- doxytag: member="dwc_otg_cil.c::dwc_otg_get_prtsuspend" ref="65b0861f7d5d604fb97e599adac62642" args="(dwc_otg_core_if_t *core_if)" -->
uint32_t&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="dwc__otg__cil_8c.html#65b0861f7d5d604fb97e599adac62642">dwc_otg_get_prtsuspend</a> (<a class="el" href="structdwc__otg__core__if.html">dwc_otg_core_if_t</a> *core_if)</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Get value of prtsusp field from the HPRT0 regsiter. <br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top"><a class="anchor" name="c072cef5b7d3c5566ad3be010c6d49ed"></a><!-- doxytag: member="dwc_otg_cil.c::dwc_otg_set_prtsuspend" ref="c072cef5b7d3c5566ad3be010c6d49ed" args="(dwc_otg_core_if_t *core_if, uint32_t val)" -->
void&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="dwc__otg__cil_8c.html#c072cef5b7d3c5566ad3be010c6d49ed">dwc_otg_set_prtsuspend</a> (<a class="el" href="structdwc__otg__core__if.html">dwc_otg_core_if_t</a> *core_if, uint32_t val)</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Set value of prtpwr field from the HPRT0 register. <br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top"><a class="anchor" name="b6d6b18934ba5cd4ce2cf9e68be338f5"></a><!-- doxytag: member="dwc_otg_cil.c::dwc_otg_set_prtresume" ref="b6d6b18934ba5cd4ce2cf9e68be338f5" args="(dwc_otg_core_if_t *core_if, uint32_t val)" -->
void&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="dwc__otg__cil_8c.html#b6d6b18934ba5cd4ce2cf9e68be338f5">dwc_otg_set_prtresume</a> (<a class="el" href="structdwc__otg__core__if.html">dwc_otg_core_if_t</a> *core_if, uint32_t val)</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Set value of prtres field from the HPRT0 register FIXME Remove? <br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top"><a class="anchor" name="285696198299e317222544aa912b2c35"></a><!-- doxytag: member="dwc_otg_cil.c::dwc_otg_get_remotewakesig" ref="285696198299e317222544aa912b2c35" args="(dwc_otg_core_if_t *core_if)" -->
uint32_t&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="dwc__otg__cil_8c.html#285696198299e317222544aa912b2c35">dwc_otg_get_remotewakesig</a> (<a class="el" href="structdwc__otg__core__if.html">dwc_otg_core_if_t</a> *core_if)</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Get value of rmtwkupsig bit in DCTL register. <br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top"><a class="anchor" name="87d643973839554bac437d283a462e00"></a><!-- doxytag: member="dwc_otg_cil.c::dwc_otg_get_lpm_portsleepstatus" ref="87d643973839554bac437d283a462e00" args="(dwc_otg_core_if_t *core_if)" -->
uint32_t&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="dwc__otg__cil_8c.html#87d643973839554bac437d283a462e00">dwc_otg_get_lpm_portsleepstatus</a> (<a class="el" href="structdwc__otg__core__if.html">dwc_otg_core_if_t</a> *core_if)</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Get value of prt_sleep_sts field from the GLPMCFG register. <br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top"><a class="anchor" name="91d2a6b57c7216fd5c6dc981a5f0e1ae"></a><!-- doxytag: member="dwc_otg_cil.c::dwc_otg_get_lpm_remotewakeenabled" ref="91d2a6b57c7216fd5c6dc981a5f0e1ae" args="(dwc_otg_core_if_t *core_if)" -->
uint32_t&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="dwc__otg__cil_8c.html#91d2a6b57c7216fd5c6dc981a5f0e1ae">dwc_otg_get_lpm_remotewakeenabled</a> (<a class="el" href="structdwc__otg__core__if.html">dwc_otg_core_if_t</a> *core_if)</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Get value of rem_wkup_en field from the GLPMCFG register. <br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top"><a class="anchor" name="86d921a91b7e2b143a305283282ce36d"></a><!-- doxytag: member="dwc_otg_cil.c::dwc_otg_get_lpmresponse" ref="86d921a91b7e2b143a305283282ce36d" args="(dwc_otg_core_if_t *core_if)" -->
uint32_t&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="dwc__otg__cil_8c.html#86d921a91b7e2b143a305283282ce36d">dwc_otg_get_lpmresponse</a> (<a class="el" href="structdwc__otg__core__if.html">dwc_otg_core_if_t</a> *core_if)</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Get value of appl_resp field from the GLPMCFG register. <br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top"><a class="anchor" name="b19565bc2a8dbb258c3c2cb8c52240b8"></a><!-- doxytag: member="dwc_otg_cil.c::dwc_otg_set_lpmresponse" ref="b19565bc2a8dbb258c3c2cb8c52240b8" args="(dwc_otg_core_if_t *core_if, uint32_t val)" -->
void&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="dwc__otg__cil_8c.html#b19565bc2a8dbb258c3c2cb8c52240b8">dwc_otg_set_lpmresponse</a> (<a class="el" href="structdwc__otg__core__if.html">dwc_otg_core_if_t</a> *core_if, uint32_t val)</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Set value of appl_resp field from the GLPMCFG register. <br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top"><a class="anchor" name="0fb8a2b51041b2f5476abc8ffbcc46cb"></a><!-- doxytag: member="dwc_otg_cil.c::dwc_otg_get_hsic_connect" ref="0fb8a2b51041b2f5476abc8ffbcc46cb" args="(dwc_otg_core_if_t *core_if)" -->
uint32_t&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="dwc__otg__cil_8c.html#0fb8a2b51041b2f5476abc8ffbcc46cb">dwc_otg_get_hsic_connect</a> (<a class="el" href="structdwc__otg__core__if.html">dwc_otg_core_if_t</a> *core_if)</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Get value of hsic_connect field from the GLPMCFG register. <br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top"><a class="anchor" name="6625bea93daab21b2a97004f743203f9"></a><!-- doxytag: member="dwc_otg_cil.c::dwc_otg_set_hsic_connect" ref="6625bea93daab21b2a97004f743203f9" args="(dwc_otg_core_if_t *core_if, uint32_t val)" -->
void&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="dwc__otg__cil_8c.html#6625bea93daab21b2a97004f743203f9">dwc_otg_set_hsic_connect</a> (<a class="el" href="structdwc__otg__core__if.html">dwc_otg_core_if_t</a> *core_if, uint32_t val)</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Set value of hsic_connect field from the GLPMCFG register. <br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top"><a class="anchor" name="a3399019a62013ccc6ce213e8f241d7a"></a><!-- doxytag: member="dwc_otg_cil.c::dwc_otg_get_inv_sel_hsic" ref="a3399019a62013ccc6ce213e8f241d7a" args="(dwc_otg_core_if_t *core_if)" -->
uint32_t&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="dwc__otg__cil_8c.html#a3399019a62013ccc6ce213e8f241d7a">dwc_otg_get_inv_sel_hsic</a> (<a class="el" href="structdwc__otg__core__if.html">dwc_otg_core_if_t</a> *core_if)</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Get value of inv_sel_hsic field from the GLPMCFG register. <br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top"><a class="anchor" name="ef8b7bbc803e779480aa06779a44e4f0"></a><!-- doxytag: member="dwc_otg_cil.c::dwc_otg_set_inv_sel_hsic" ref="ef8b7bbc803e779480aa06779a44e4f0" args="(dwc_otg_core_if_t *core_if, uint32_t val)" -->
void&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="dwc__otg__cil_8c.html#ef8b7bbc803e779480aa06779a44e4f0">dwc_otg_set_inv_sel_hsic</a> (<a class="el" href="structdwc__otg__core__if.html">dwc_otg_core_if_t</a> *core_if, uint32_t val)</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Set value of inv_sel_hsic field from the GLPMFG register. <br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top"><a class="anchor" name="a450da19279ae7246c89ede2949189fe"></a><!-- doxytag: member="dwc_otg_cil.c::dwc_otg_get_gotgctl" ref="a450da19279ae7246c89ede2949189fe" args="(dwc_otg_core_if_t *core_if)" -->
uint32_t&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="dwc__otg__cil_8c.html#a450da19279ae7246c89ede2949189fe">dwc_otg_get_gotgctl</a> (<a class="el" href="structdwc__otg__core__if.html">dwc_otg_core_if_t</a> *core_if)</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">GOTGCTL register. <br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top"><a class="anchor" name="be44aee1ee301bdcbf7174cc1c729032"></a><!-- doxytag: member="dwc_otg_cil.c::dwc_otg_set_gotgctl" ref="be44aee1ee301bdcbf7174cc1c729032" args="(dwc_otg_core_if_t *core_if, uint32_t val)" -->
void&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="dwc__otg__cil_8c.html#be44aee1ee301bdcbf7174cc1c729032">dwc_otg_set_gotgctl</a> (<a class="el" href="structdwc__otg__core__if.html">dwc_otg_core_if_t</a> *core_if, uint32_t val)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top"><a class="anchor" name="eb5b1512f29fa951f2875dc52d368085"></a><!-- doxytag: member="dwc_otg_cil.c::dwc_otg_get_gusbcfg" ref="eb5b1512f29fa951f2875dc52d368085" args="(dwc_otg_core_if_t *core_if)" -->
uint32_t&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="dwc__otg__cil_8c.html#eb5b1512f29fa951f2875dc52d368085">dwc_otg_get_gusbcfg</a> (<a class="el" href="structdwc__otg__core__if.html">dwc_otg_core_if_t</a> *core_if)</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">GUSBCFG register. <br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top"><a class="anchor" name="74d5e1045c70fd5efc35a39ca4311baa"></a><!-- doxytag: member="dwc_otg_cil.c::dwc_otg_set_gusbcfg" ref="74d5e1045c70fd5efc35a39ca4311baa" args="(dwc_otg_core_if_t *core_if, uint32_t val)" -->
void&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="dwc__otg__cil_8c.html#74d5e1045c70fd5efc35a39ca4311baa">dwc_otg_set_gusbcfg</a> (<a class="el" href="structdwc__otg__core__if.html">dwc_otg_core_if_t</a> *core_if, uint32_t val)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top"><a class="anchor" name="ce6ba769b9c0abd15c8f0b118d74c8e4"></a><!-- doxytag: member="dwc_otg_cil.c::dwc_otg_get_grxfsiz" ref="ce6ba769b9c0abd15c8f0b118d74c8e4" args="(dwc_otg_core_if_t *core_if)" -->
uint32_t&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="dwc__otg__cil_8c.html#ce6ba769b9c0abd15c8f0b118d74c8e4">dwc_otg_get_grxfsiz</a> (<a class="el" href="structdwc__otg__core__if.html">dwc_otg_core_if_t</a> *core_if)</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">GRXFSIZ register. <br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top"><a class="anchor" name="3e251d5b9273ae2e2b3f5714694974a5"></a><!-- doxytag: member="dwc_otg_cil.c::dwc_otg_set_grxfsiz" ref="3e251d5b9273ae2e2b3f5714694974a5" args="(dwc_otg_core_if_t *core_if, uint32_t val)" -->
void&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="dwc__otg__cil_8c.html#3e251d5b9273ae2e2b3f5714694974a5">dwc_otg_set_grxfsiz</a> (<a class="el" href="structdwc__otg__core__if.html">dwc_otg_core_if_t</a> *core_if, uint32_t val)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top"><a class="anchor" name="3110e552598b04bbe6b30bcddadda98b"></a><!-- doxytag: member="dwc_otg_cil.c::dwc_otg_get_gnptxfsiz" ref="3110e552598b04bbe6b30bcddadda98b" args="(dwc_otg_core_if_t *core_if)" -->
uint32_t&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="dwc__otg__cil_8c.html#3110e552598b04bbe6b30bcddadda98b">dwc_otg_get_gnptxfsiz</a> (<a class="el" href="structdwc__otg__core__if.html">dwc_otg_core_if_t</a> *core_if)</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">GNPTXFSIZ register. <br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top"><a class="anchor" name="48c625d569671523aac60af8e2d60d7a"></a><!-- doxytag: member="dwc_otg_cil.c::dwc_otg_set_gnptxfsiz" ref="48c625d569671523aac60af8e2d60d7a" args="(dwc_otg_core_if_t *core_if, uint32_t val)" -->
void&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="dwc__otg__cil_8c.html#48c625d569671523aac60af8e2d60d7a">dwc_otg_set_gnptxfsiz</a> (<a class="el" href="structdwc__otg__core__if.html">dwc_otg_core_if_t</a> *core_if, uint32_t val)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top"><a class="anchor" name="c8fcf302be26cad07b9ba36082e0ed5c"></a><!-- doxytag: member="dwc_otg_cil.c::dwc_otg_get_gpvndctl" ref="c8fcf302be26cad07b9ba36082e0ed5c" args="(dwc_otg_core_if_t *core_if)" -->
uint32_t&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="dwc__otg__cil_8c.html#c8fcf302be26cad07b9ba36082e0ed5c">dwc_otg_get_gpvndctl</a> (<a class="el" href="structdwc__otg__core__if.html">dwc_otg_core_if_t</a> *core_if)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top"><a class="anchor" name="4c700540a6c1061eb2491c78670bb26f"></a><!-- doxytag: member="dwc_otg_cil.c::dwc_otg_set_gpvndctl" ref="4c700540a6c1061eb2491c78670bb26f" args="(dwc_otg_core_if_t *core_if, uint32_t val)" -->
void&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="dwc__otg__cil_8c.html#4c700540a6c1061eb2491c78670bb26f">dwc_otg_set_gpvndctl</a> (<a class="el" href="structdwc__otg__core__if.html">dwc_otg_core_if_t</a> *core_if, uint32_t val)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top"><a class="anchor" name="5b3367179e8c0c6ccb5041db26f8e0cc"></a><!-- doxytag: member="dwc_otg_cil.c::dwc_otg_get_ggpio" ref="5b3367179e8c0c6ccb5041db26f8e0cc" args="(dwc_otg_core_if_t *core_if)" -->
uint32_t&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="dwc__otg__cil_8c.html#5b3367179e8c0c6ccb5041db26f8e0cc">dwc_otg_get_ggpio</a> (<a class="el" href="structdwc__otg__core__if.html">dwc_otg_core_if_t</a> *core_if)</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">GGPIO register. <br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top"><a class="anchor" name="4b6bd4ddf333b856631cd561eb747882"></a><!-- doxytag: member="dwc_otg_cil.c::dwc_otg_set_ggpio" ref="4b6bd4ddf333b856631cd561eb747882" args="(dwc_otg_core_if_t *core_if, uint32_t val)" -->
void&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="dwc__otg__cil_8c.html#4b6bd4ddf333b856631cd561eb747882">dwc_otg_set_ggpio</a> (<a class="el" href="structdwc__otg__core__if.html">dwc_otg_core_if_t</a> *core_if, uint32_t val)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top"><a class="anchor" name="6345490821a039a5eff6ec8e5c0e8c0b"></a><!-- doxytag: member="dwc_otg_cil.c::dwc_otg_get_hprt0" ref="6345490821a039a5eff6ec8e5c0e8c0b" args="(dwc_otg_core_if_t *core_if)" -->
uint32_t&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="dwc__otg__cil_8c.html#6345490821a039a5eff6ec8e5c0e8c0b">dwc_otg_get_hprt0</a> (<a class="el" href="structdwc__otg__core__if.html">dwc_otg_core_if_t</a> *core_if)</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">HPRT0 register. <br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top"><a class="anchor" name="c2ec55794abeeb14f5b4d00613122bb7"></a><!-- doxytag: member="dwc_otg_cil.c::dwc_otg_set_hprt0" ref="c2ec55794abeeb14f5b4d00613122bb7" args="(dwc_otg_core_if_t *core_if, uint32_t val)" -->
void&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="dwc__otg__cil_8c.html#c2ec55794abeeb14f5b4d00613122bb7">dwc_otg_set_hprt0</a> (<a class="el" href="structdwc__otg__core__if.html">dwc_otg_core_if_t</a> *core_if, uint32_t val)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top"><a class="anchor" name="c308abdec734a3d2f183d2085271d285"></a><!-- doxytag: member="dwc_otg_cil.c::dwc_otg_get_guid" ref="c308abdec734a3d2f183d2085271d285" args="(dwc_otg_core_if_t *core_if)" -->
uint32_t&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="dwc__otg__cil_8c.html#c308abdec734a3d2f183d2085271d285">dwc_otg_get_guid</a> (<a class="el" href="structdwc__otg__core__if.html">dwc_otg_core_if_t</a> *core_if)</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">GUID register. <br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top"><a class="anchor" name="edf22163b21a9ab3539976e19338f1e9"></a><!-- doxytag: member="dwc_otg_cil.c::dwc_otg_set_guid" ref="edf22163b21a9ab3539976e19338f1e9" args="(dwc_otg_core_if_t *core_if, uint32_t val)" -->
void&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="dwc__otg__cil_8c.html#edf22163b21a9ab3539976e19338f1e9">dwc_otg_set_guid</a> (<a class="el" href="structdwc__otg__core__if.html">dwc_otg_core_if_t</a> *core_if, uint32_t val)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top"><a class="anchor" name="6180fa187cfbeef487a71fb4f72a6381"></a><!-- doxytag: member="dwc_otg_cil.c::dwc_otg_get_hptxfsiz" ref="6180fa187cfbeef487a71fb4f72a6381" args="(dwc_otg_core_if_t *core_if)" -->
uint32_t&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="dwc__otg__cil_8c.html#6180fa187cfbeef487a71fb4f72a6381">dwc_otg_get_hptxfsiz</a> (<a class="el" href="structdwc__otg__core__if.html">dwc_otg_core_if_t</a> *core_if)</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">GHPTXFSIZE. <br></td></tr>
</table>
<hr><a name="_details"></a><h2>Detailed Description</h2>
The Core Interface Layer provides basic services for accessing and managing the DWC_otg hardware. 
<p>
These services are used by both the Host Controller Driver and the Peripheral Controller Driver.<p>
The CIL manages the memory map for the core so that the HCD and PCD don't have to do this separately. It also handles basic tasks like reading/writing the registers and data FIFOs in the controller. Some of the data access functions provide encapsulation of several operations required to perform a task, such as writing multiple registers to start a transfer. Finally, the CIL performs basic services that are not specific to either the host or device modes of operation. These services include management of the OTG Host Negotiation Protocol (HNP) and Session Request Protocol (SRP). A Diagnostic API is also provided to allow testing of the controller hardware.<p>
The Core Interface Layer has the following requirements:<ul>
<li>Provides basic controller operations.</li><li>Minimal use of OS services.</li><li>The OS services used will be abstracted by using inline functions or macros. </li></ul>

<p>
Definition in file <a class="el" href="dwc__otg__cil_8c-source.html">dwc_otg_cil.c</a>.<hr><h2>Define Documentation</h2>
<a class="anchor" name="c4138a87302505f6ef79dc3bfb4951c0"></a><!-- doxytag: member="dwc_otg_cil.c::DWC_OTG_PARAM_TEST" ref="c4138a87302505f6ef79dc3bfb4951c0" args="(_param_, _low_, _high_)" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DWC_OTG_PARAM_TEST          </td>
          <td>(</td>
          <td class="paramtype">_param_,         <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">_low_,         <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">_high_&nbsp;</td>
          <td class="paramname">          </td>
          <td>&nbsp;)&nbsp;</td>
          <td width="100%"></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
<b>Value:</b><div class="fragment"><pre class="fragment">(((_param_) &lt; (_low_)) || \
                ((_param_) &gt; (_high_)))
</pre></div>
<p>
Definition at line <a class="el" href="dwc__otg__cil_8c-source.html#l04051">4051</a> of file <a class="el" href="dwc__otg__cil_8c-source.html">dwc_otg_cil.c</a>.
</div>
</div><p>
<hr><h2>Function Documentation</h2>
<a class="anchor" name="2dc0a6c5541c1a8a014d66a8fce53f66"></a><!-- doxytag: member="dwc_otg_cil.c::dwc_otg_cil_init" ref="2dc0a6c5541c1a8a014d66a8fce53f66" args="(const uint32_t *reg_base_addr)" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="structdwc__otg__core__if.html">dwc_otg_core_if_t</a>* dwc_otg_cil_init           </td>
          <td>(</td>
          <td class="paramtype">const uint32_t *&nbsp;</td>
          <td class="paramname"> <em>reg_base_addr</em>          </td>
          <td>&nbsp;)&nbsp;</td>
          <td width="100%"></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
This function is called to initialize the DWC_otg CSR data structures. 
<p>
The register addresses in the device and host structures are initialized from the base address supplied by the caller. The calling function must make the OS calls to get the base address of the DWC_otg controller registers. The core_params argument holds the parameters that specify how the core should be configured.<p>
<dl compact><dt><b>Parameters:</b></dt><dd>
  <table border="0" cellspacing="2" cellpadding="0">
    <tr><td valign="top"></td><td valign="top"><em>reg_base_addr</em>&nbsp;</td><td>Base address of DWC_otg core registers </td></tr>
  </table>
</dl>

<p>
Definition at line <a class="el" href="dwc__otg__cil_8c-source.html#l00078">78</a> of file <a class="el" href="dwc__otg__cil_8c-source.html">dwc_otg_cil.c</a>.
</div>
</div><p>
<a class="anchor" name="cc4a08b278c7afe0484b595cacf80c04"></a><!-- doxytag: member="dwc_otg_cil.c::dwc_otg_cil_remove" ref="cc4a08b278c7afe0484b595cacf80c04" args="(dwc_otg_core_if_t *core_if)" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void dwc_otg_cil_remove           </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="structdwc__otg__core__if.html">dwc_otg_core_if_t</a> *&nbsp;</td>
          <td class="paramname"> <em>core_if</em>          </td>
          <td>&nbsp;)&nbsp;</td>
          <td width="100%"></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
This function frees the structures allocated by <a class="el" href="dwc__otg__cil_8c.html#2dc0a6c5541c1a8a014d66a8fce53f66">dwc_otg_cil_init()</a>. 
<p>
<dl compact><dt><b>Parameters:</b></dt><dd>
  <table border="0" cellspacing="2" cellpadding="0">
    <tr><td valign="top"></td><td valign="top"><em>core_if</em>&nbsp;</td><td>The core interface pointer returned from <a class="el" href="dwc__otg__cil_8c.html#2dc0a6c5541c1a8a014d66a8fce53f66">dwc_otg_cil_init()</a>. </td></tr>
  </table>
</dl>

<p>
Definition at line <a class="el" href="dwc__otg__cil_8c-source.html#l00265">265</a> of file <a class="el" href="dwc__otg__cil_8c-source.html">dwc_otg_cil.c</a>.
</div>
</div><p>
<a class="anchor" name="8b0b841d69298089b7d03b07ade8eda6"></a><!-- doxytag: member="dwc_otg_cil.c::dwc_otg_enable_global_interrupts" ref="8b0b841d69298089b7d03b07ade8eda6" args="(dwc_otg_core_if_t *core_if)" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void dwc_otg_enable_global_interrupts           </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="structdwc__otg__core__if.html">dwc_otg_core_if_t</a> *&nbsp;</td>
          <td class="paramname"> <em>core_if</em>          </td>
          <td>&nbsp;)&nbsp;</td>
          <td width="100%"></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
This function enables the controller's Global Interrupt in the AHB Config register. 
<p>
<dl compact><dt><b>Parameters:</b></dt><dd>
  <table border="0" cellspacing="2" cellpadding="0">
    <tr><td valign="top"></td><td valign="top"><em>core_if</em>&nbsp;</td><td>Programming view of DWC_otg controller. </td></tr>
  </table>
</dl>

<p>
Definition at line <a class="el" href="dwc__otg__cil_8c-source.html#l00292">292</a> of file <a class="el" href="dwc__otg__cil_8c-source.html">dwc_otg_cil.c</a>.
</div>
</div><p>
<a class="anchor" name="9f673c38ca761d8ab7b3333b506bcbfc"></a><!-- doxytag: member="dwc_otg_cil.c::dwc_otg_disable_global_interrupts" ref="9f673c38ca761d8ab7b3333b506bcbfc" args="(dwc_otg_core_if_t *core_if)" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void dwc_otg_disable_global_interrupts           </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="structdwc__otg__core__if.html">dwc_otg_core_if_t</a> *&nbsp;</td>
          <td class="paramname"> <em>core_if</em>          </td>
          <td>&nbsp;)&nbsp;</td>
          <td width="100%"></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
This function disables the controller's Global Interrupt in the AHB Config register. 
<p>
<dl compact><dt><b>Parameters:</b></dt><dd>
  <table border="0" cellspacing="2" cellpadding="0">
    <tr><td valign="top"></td><td valign="top"><em>core_if</em>&nbsp;</td><td>Programming view of DWC_otg controller. </td></tr>
  </table>
</dl>

<p>
Definition at line <a class="el" href="dwc__otg__cil_8c-source.html#l00305">305</a> of file <a class="el" href="dwc__otg__cil_8c-source.html">dwc_otg_cil.c</a>.
</div>
</div><p>
<a class="anchor" name="1761ac95e17bad3fa304413cc81c51de"></a><!-- doxytag: member="dwc_otg_cil.c::dwc_otg_enable_common_interrupts" ref="1761ac95e17bad3fa304413cc81c51de" args="(dwc_otg_core_if_t *core_if)" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">static void dwc_otg_enable_common_interrupts           </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="structdwc__otg__core__if.html">dwc_otg_core_if_t</a> *&nbsp;</td>
          <td class="paramname"> <em>core_if</em>          </td>
          <td>&nbsp;)&nbsp;</td>
          <td width="100%"><code> [static]</code></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
This function initializes the commmon interrupts, used in both device and host modes. 
<p>
<dl compact><dt><b>Parameters:</b></dt><dd>
  <table border="0" cellspacing="2" cellpadding="0">
    <tr><td valign="top"></td><td valign="top"><em>core_if</em>&nbsp;</td><td>Programming view of the DWC_otg controller </td></tr>
  </table>
</dl>

<p>
Definition at line <a class="el" href="dwc__otg__cil_8c-source.html#l00319">319</a> of file <a class="el" href="dwc__otg__cil_8c-source.html">dwc_otg_cil.c</a>.
</div>
</div><p>
<a class="anchor" name="1cdde3ab3e53e93c5a42feed628aaf7d"></a><!-- doxytag: member="dwc_otg_cil.c::calc_num_in_eps" ref="1cdde3ab3e53e93c5a42feed628aaf7d" args="(dwc_otg_core_if_t *core_if)" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">static uint32_t calc_num_in_eps           </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="structdwc__otg__core__if.html">dwc_otg_core_if_t</a> *&nbsp;</td>
          <td class="paramname"> <em>core_if</em>          </td>
          <td>&nbsp;)&nbsp;</td>
          <td width="100%"><code> [static]</code></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
This function calculates the number of IN EPS using GHWCFG1 and GHWCFG2 registers values. 
<p>
<dl compact><dt><b>Parameters:</b></dt><dd>
  <table border="0" cellspacing="2" cellpadding="0">
    <tr><td valign="top"></td><td valign="top"><em>core_if</em>&nbsp;</td><td>Programming view of the DWC_otg controller </td></tr>
  </table>
</dl>

<p>
Definition at line <a class="el" href="dwc__otg__cil_8c-source.html#l00415">415</a> of file <a class="el" href="dwc__otg__cil_8c-source.html">dwc_otg_cil.c</a>.
</div>
</div><p>
<a class="anchor" name="e923d8ecfaf2957ef7d0a1379e0b5101"></a><!-- doxytag: member="dwc_otg_cil.c::calc_num_out_eps" ref="e923d8ecfaf2957ef7d0a1379e0b5101" args="(dwc_otg_core_if_t *core_if)" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">static uint32_t calc_num_out_eps           </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="structdwc__otg__core__if.html">dwc_otg_core_if_t</a> *&nbsp;</td>
          <td class="paramname"> <em>core_if</em>          </td>
          <td>&nbsp;)&nbsp;</td>
          <td width="100%"><code> [static]</code></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
This function calculates the number of OUT EPS using GHWCFG1 and GHWCFG2 registers values. 
<p>
<dl compact><dt><b>Parameters:</b></dt><dd>
  <table border="0" cellspacing="2" cellpadding="0">
    <tr><td valign="top"></td><td valign="top"><em>core_if</em>&nbsp;</td><td>Programming view of the DWC_otg controller </td></tr>
  </table>
</dl>

<p>
Definition at line <a class="el" href="dwc__otg__cil_8c-source.html#l00444">444</a> of file <a class="el" href="dwc__otg__cil_8c-source.html">dwc_otg_cil.c</a>.
</div>
</div><p>
<a class="anchor" name="ce48d4f2d172600c325a82d793473d0f"></a><!-- doxytag: member="dwc_otg_cil.c::dwc_otg_core_init" ref="ce48d4f2d172600c325a82d793473d0f" args="(dwc_otg_core_if_t *core_if)" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void dwc_otg_core_init           </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="structdwc__otg__core__if.html">dwc_otg_core_if_t</a> *&nbsp;</td>
          <td class="paramname"> <em>core_if</em>          </td>
          <td>&nbsp;)&nbsp;</td>
          <td width="100%"></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
This function initializes the DWC_otg controller registers and prepares the core for device mode or host mode operation. 
<p>
<dl compact><dt><b>Parameters:</b></dt><dd>
  <table border="0" cellspacing="2" cellpadding="0">
    <tr><td valign="top"></td><td valign="top"><em>core_if</em>&nbsp;</td><td>Programming view of the DWC_otg controller </td></tr>
  </table>
</dl>

<p>
Definition at line <a class="el" href="dwc__otg__cil_8c-source.html#l00467">467</a> of file <a class="el" href="dwc__otg__cil_8c-source.html">dwc_otg_cil.c</a>.
</div>
</div><p>
<a class="anchor" name="3d60e58f32be881047ac61bc852f60f7"></a><!-- doxytag: member="dwc_otg_cil.c::dwc_otg_enable_device_interrupts" ref="3d60e58f32be881047ac61bc852f60f7" args="(dwc_otg_core_if_t *core_if)" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void dwc_otg_enable_device_interrupts           </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="structdwc__otg__core__if.html">dwc_otg_core_if_t</a> *&nbsp;</td>
          <td class="paramname"> <em>core_if</em>          </td>
          <td>&nbsp;)&nbsp;</td>
          <td width="100%"></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
This function enables the Device mode interrupts. 
<p>
<dl compact><dt><b>Parameters:</b></dt><dd>
  <table border="0" cellspacing="2" cellpadding="0">
    <tr><td valign="top"></td><td valign="top"><em>core_if</em>&nbsp;</td><td>Programming view of DWC_otg controller </td></tr>
  </table>
</dl>

<p>
<dl compact><dt><b><a class="el" href="todo.html#_todo000005">Todo:</a></b></dt><dd>NGS: Should this be a module parameter? </dd></dl>

<p>
Definition at line <a class="el" href="dwc__otg__cil_8c-source.html#l00772">772</a> of file <a class="el" href="dwc__otg__cil_8c-source.html">dwc_otg_cil.c</a>.
</div>
</div><p>
<a class="anchor" name="f79b0f3b5b96b0535e33627ee3a66eba"></a><!-- doxytag: member="dwc_otg_cil.c::dwc_otg_core_dev_init" ref="f79b0f3b5b96b0535e33627ee3a66eba" args="(dwc_otg_core_if_t *core_if)" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void dwc_otg_core_dev_init           </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="structdwc__otg__core__if.html">dwc_otg_core_if_t</a> *&nbsp;</td>
          <td class="paramname"> <em>core_if</em>          </td>
          <td>&nbsp;)&nbsp;</td>
          <td width="100%"></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
This function initializes the DWC_otg controller registers for device mode. 
<p>
<dl compact><dt><b>Parameters:</b></dt><dd>
  <table border="0" cellspacing="2" cellpadding="0">
    <tr><td valign="top"></td><td valign="top"><em>core_if</em>&nbsp;</td><td>Programming view of DWC_otg controller </td></tr>
  </table>
</dl>

<p>
Set Periodic Tx FIFO Mask all bits 0<p>
Set Tx FIFO Mask all bits 0<p>
<dl compact><dt><b><a class="el" href="todo.html#_todo000006">Todo:</a></b></dt><dd>NGS: Fix Periodic FIFO Sizing! </dd></dl>
<p>
<dl compact><dt><b><a class="el" href="todo.html#_todo000006">Todo:</a></b></dt><dd>Finish debug of this </dd></dl>
<p>
<dl compact><dt><b><a class="el" href="todo.html#_todo000006">Todo:</a></b></dt><dd><ul>
<li>if the condition needed to be checked or in any case all pending interrutps should be cleared? </li></ul>
</dd></dl>

<p>
Definition at line <a class="el" href="dwc__otg__cil_8c-source.html#l00843">843</a> of file <a class="el" href="dwc__otg__cil_8c-source.html">dwc_otg_cil.c</a>.
</div>
</div><p>
<a class="anchor" name="373701240c023fda03eed98cf093df74"></a><!-- doxytag: member="dwc_otg_cil.c::dwc_otg_enable_host_interrupts" ref="373701240c023fda03eed98cf093df74" args="(dwc_otg_core_if_t *core_if)" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void dwc_otg_enable_host_interrupts           </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="structdwc__otg__core__if.html">dwc_otg_core_if_t</a> *&nbsp;</td>
          <td class="paramname"> <em>core_if</em>          </td>
          <td>&nbsp;)&nbsp;</td>
          <td width="100%"></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
This function enables the Host mode interrupts. 
<p>
<dl compact><dt><b>Parameters:</b></dt><dd>
  <table border="0" cellspacing="2" cellpadding="0">
    <tr><td valign="top"></td><td valign="top"><em>core_if</em>&nbsp;</td><td>Programming view of DWC_otg controller </td></tr>
  </table>
</dl>

<p>
Definition at line <a class="el" href="dwc__otg__cil_8c-source.html#l01130">1130</a> of file <a class="el" href="dwc__otg__cil_8c-source.html">dwc_otg_cil.c</a>.
</div>
</div><p>
<a class="anchor" name="4dd4a30dd75a819e9da38d6410cbb0a4"></a><!-- doxytag: member="dwc_otg_cil.c::dwc_otg_disable_host_interrupts" ref="4dd4a30dd75a819e9da38d6410cbb0a4" args="(dwc_otg_core_if_t *core_if)" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void dwc_otg_disable_host_interrupts           </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="structdwc__otg__core__if.html">dwc_otg_core_if_t</a> *&nbsp;</td>
          <td class="paramname"> <em>core_if</em>          </td>
          <td>&nbsp;)&nbsp;</td>
          <td width="100%"></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
This function disables the Host Mode interrupts. 
<p>
<dl compact><dt><b>Parameters:</b></dt><dd>
  <table border="0" cellspacing="2" cellpadding="0">
    <tr><td valign="top"></td><td valign="top"><em>core_if</em>&nbsp;</td><td>Programming view of DWC_otg controller </td></tr>
  </table>
</dl>

<p>
Definition at line <a class="el" href="dwc__otg__cil_8c-source.html#l01165">1165</a> of file <a class="el" href="dwc__otg__cil_8c-source.html">dwc_otg_cil.c</a>.
</div>
</div><p>
<a class="anchor" name="04ad276f20faad71333f6293c952744e"></a><!-- doxytag: member="dwc_otg_cil.c::dwc_otg_core_host_init" ref="04ad276f20faad71333f6293c952744e" args="(dwc_otg_core_if_t *core_if)" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void dwc_otg_core_host_init           </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="structdwc__otg__core__if.html">dwc_otg_core_if_t</a> *&nbsp;</td>
          <td class="paramname"> <em>core_if</em>          </td>
          <td>&nbsp;)&nbsp;</td>
          <td width="100%"></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
This function initializes the DWC_otg controller registers for host mode. 
<p>
This function flushes the Tx and Rx FIFOs and it flushes any entries in the request queues. Host channels are reset to ensure that they are ready for performing transfers.<p>
<dl compact><dt><b>Parameters:</b></dt><dd>
  <table border="0" cellspacing="2" cellpadding="0">
    <tr><td valign="top"></td><td valign="top"><em>core_if</em>&nbsp;</td><td>Programming view of DWC_otg controller </td></tr>
  </table>
</dl>

<p>
Definition at line <a class="el" href="dwc__otg__cil_8c-source.html#l01196">1196</a> of file <a class="el" href="dwc__otg__cil_8c-source.html">dwc_otg_cil.c</a>.
</div>
</div><p>
<a class="anchor" name="7b04d5b3b31c79c73d577cfbb231998c"></a><!-- doxytag: member="dwc_otg_cil.c::dwc_otg_hc_init" ref="7b04d5b3b31c79c73d577cfbb231998c" args="(dwc_otg_core_if_t *core_if, dwc_hc_t *hc)" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void dwc_otg_hc_init           </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="structdwc__otg__core__if.html">dwc_otg_core_if_t</a> *&nbsp;</td>
          <td class="paramname"> <em>core_if</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="structdwc__hc.html">dwc_hc_t</a> *&nbsp;</td>
          <td class="paramname"> <em>hc</em></td><td>&nbsp;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td><td width="100%"></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Prepares a host channel for transferring packets to/from a specific endpoint. 
<p>
The HCCHARn register is set up with the characteristics specified in _hc. Host channel interrupts that may need to be serviced while this transfer is in progress are enabled.<p>
<dl compact><dt><b>Parameters:</b></dt><dd>
  <table border="0" cellspacing="2" cellpadding="0">
    <tr><td valign="top"></td><td valign="top"><em>core_if</em>&nbsp;</td><td>Programming view of DWC_otg controller </td></tr>
    <tr><td valign="top"></td><td valign="top"><em>hc</em>&nbsp;</td><td>Information needed to initialize the host channel </td></tr>
  </table>
</dl>

<p>
Definition at line <a class="el" href="dwc__otg__cil_8c-source.html#l01352">1352</a> of file <a class="el" href="dwc__otg__cil_8c-source.html">dwc_otg_cil.c</a>.
</div>
</div><p>
<a class="anchor" name="de044bf6b96c1bac92259a447ae85c0f"></a><!-- doxytag: member="dwc_otg_cil.c::dwc_otg_hc_halt" ref="de044bf6b96c1bac92259a447ae85c0f" args="(dwc_otg_core_if_t *core_if, dwc_hc_t *hc, dwc_otg_halt_status_e halt_status)" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void dwc_otg_hc_halt           </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="structdwc__otg__core__if.html">dwc_otg_core_if_t</a> *&nbsp;</td>
          <td class="paramname"> <em>core_if</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="structdwc__hc.html">dwc_hc_t</a> *&nbsp;</td>
          <td class="paramname"> <em>hc</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">dwc_otg_halt_status_e&nbsp;</td>
          <td class="paramname"> <em>halt_status</em></td><td>&nbsp;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td><td width="100%"></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Attempts to halt a host channel. 
<p>
This function should only be called in Slave mode or to abort a transfer in either Slave mode or DMA mode. Under normal circumstances in DMA mode, the controller halts the channel when the transfer is complete or a condition occurs that requires application intervention.<p>
In slave mode, checks for a free request queue entry, then sets the Channel Enable and Channel Disable bits of the Host Channel Characteristics register of the specified channel to intiate the halt. If there is no free request queue entry, sets only the Channel Disable bit of the HCCHARn register to flush requests for this channel. In the latter case, sets a flag to indicate that the host channel needs to be halted when a request queue slot is open.<p>
In DMA mode, always sets the Channel Enable and Channel Disable bits of the HCCHARn register. The controller ensures there is space in the request queue before submitting the halt request.<p>
Some time may elapse before the core flushes any posted requests for this host channel and halts. The Channel Halted interrupt handler completes the deactivation of the host channel.<p>
<dl compact><dt><b>Parameters:</b></dt><dd>
  <table border="0" cellspacing="2" cellpadding="0">
    <tr><td valign="top"></td><td valign="top"><em>core_if</em>&nbsp;</td><td>Controller register interface. </td></tr>
    <tr><td valign="top"></td><td valign="top"><em>hc</em>&nbsp;</td><td>Host channel to halt. </td></tr>
    <tr><td valign="top"></td><td valign="top"><em>halt_status</em>&nbsp;</td><td>Reason for halting the channel. </td></tr>
  </table>
</dl>

<p>
Definition at line <a class="el" href="dwc__otg__cil_8c-source.html#l01540">1540</a> of file <a class="el" href="dwc__otg__cil_8c-source.html">dwc_otg_cil.c</a>.
</div>
</div><p>
<a class="anchor" name="f05341f811fba7f6183db66faf50a867"></a><!-- doxytag: member="dwc_otg_cil.c::dwc_otg_hc_cleanup" ref="f05341f811fba7f6183db66faf50a867" args="(dwc_otg_core_if_t *core_if, dwc_hc_t *hc)" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void dwc_otg_hc_cleanup           </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="structdwc__otg__core__if.html">dwc_otg_core_if_t</a> *&nbsp;</td>
          <td class="paramname"> <em>core_if</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="structdwc__hc.html">dwc_hc_t</a> *&nbsp;</td>
          <td class="paramname"> <em>hc</em></td><td>&nbsp;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td><td width="100%"></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Clears the transfer state for a host channel. 
<p>
This function is normally called after a transfer is done and the host channel is being released.<p>
<dl compact><dt><b>Parameters:</b></dt><dd>
  <table border="0" cellspacing="2" cellpadding="0">
    <tr><td valign="top"></td><td valign="top"><em>core_if</em>&nbsp;</td><td>Programming view of DWC_otg controller. </td></tr>
    <tr><td valign="top"></td><td valign="top"><em>hc</em>&nbsp;</td><td>Identifies the host channel to clean up. </td></tr>
  </table>
</dl>

<p>
Definition at line <a class="el" href="dwc__otg__cil_8c-source.html#l01667">1667</a> of file <a class="el" href="dwc__otg__cil_8c-source.html">dwc_otg_cil.c</a>.
</div>
</div><p>
<a class="anchor" name="b2669551136671d3e4b6ad56bd947222"></a><!-- doxytag: member="dwc_otg_cil.c::hc_set_even_odd_frame" ref="b2669551136671d3e4b6ad56bd947222" args="(dwc_otg_core_if_t *core_if, dwc_hc_t *hc, hcchar_data_t *hcchar)" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">static void hc_set_even_odd_frame           </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="structdwc__otg__core__if.html">dwc_otg_core_if_t</a> *&nbsp;</td>
          <td class="paramname"> <em>core_if</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="structdwc__hc.html">dwc_hc_t</a> *&nbsp;</td>
          <td class="paramname"> <em>hc</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="unionhcchar__data.html">hcchar_data_t</a> *&nbsp;</td>
          <td class="paramname"> <em>hcchar</em></td><td>&nbsp;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td><td width="100%"><code> [inline, static]</code></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Sets the channel property that indicates in which frame a periodic transfer should occur. 
<p>
This is always set to the _next_ frame. This function has no effect on non-periodic transfers.<p>
<dl compact><dt><b>Parameters:</b></dt><dd>
  <table border="0" cellspacing="2" cellpadding="0">
    <tr><td valign="top"></td><td valign="top"><em>core_if</em>&nbsp;</td><td>Programming view of DWC_otg controller. </td></tr>
    <tr><td valign="top"></td><td valign="top"><em>hc</em>&nbsp;</td><td>Identifies the host channel to set up and its properties. </td></tr>
    <tr><td valign="top"></td><td valign="top"><em>hcchar</em>&nbsp;</td><td>Current value of the HCCHAR register for the specified host channel. </td></tr>
  </table>
</dl>

<p>
Definition at line <a class="el" href="dwc__otg__cil_8c-source.html#l01695">1695</a> of file <a class="el" href="dwc__otg__cil_8c-source.html">dwc_otg_cil.c</a>.
</div>
</div><p>
<a class="anchor" name="025af79d6a2255dba4578588be510444"></a><!-- doxytag: member="dwc_otg_cil.c::dwc_otg_hc_start_transfer" ref="025af79d6a2255dba4578588be510444" args="(dwc_otg_core_if_t *core_if, dwc_hc_t *hc)" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void dwc_otg_hc_start_transfer           </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="structdwc__otg__core__if.html">dwc_otg_core_if_t</a> *&nbsp;</td>
          <td class="paramname"> <em>core_if</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="structdwc__hc.html">dwc_hc_t</a> *&nbsp;</td>
          <td class="paramname"> <em>hc</em></td><td>&nbsp;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td><td width="100%"></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
This function does the setup for a data transfer for a host channel and starts the transfer. 
<p>
May be called in either Slave mode or DMA mode. In Slave mode, the caller must ensure that there is sufficient space in the request queue and Tx Data FIFO.<p>
For an OUT transfer in Slave mode, it loads a data packet into the appropriate FIFO. If necessary, additional data packets will be loaded in the Host ISR.<p>
For an IN transfer in Slave mode, a data packet is requested. The data packets are unloaded from the Rx FIFO in the Host ISR. If necessary, additional data packets are requested in the Host ISR.<p>
For a PING transfer in Slave mode, the Do Ping bit is set in the HCTSIZ register along with a packet count of 1 and the channel is enabled. This causes a single PING transaction to occur. Other fields in HCTSIZ are simply set to 0 since no data transfer occurs in this case.<p>
For a PING transfer in DMA mode, the HCTSIZ register is initialized with all the information required to perform the subsequent data transfer. In addition, the Do Ping bit is set in the HCTSIZ register. In this case, the controller performs the entire PING protocol, then starts the data transfer.<p>
<dl compact><dt><b>Parameters:</b></dt><dd>
  <table border="0" cellspacing="2" cellpadding="0">
    <tr><td valign="top"></td><td valign="top"><em>core_if</em>&nbsp;</td><td>Programming view of DWC_otg controller. </td></tr>
    <tr><td valign="top"></td><td valign="top"><em>hc</em>&nbsp;</td><td>Information needed to initialize the host channel. The xfer_len value may be reduced to accommodate the max widths of the XferSize and PktCnt fields in the HCTSIZn register. The multi_count value may be changed to reflect the final xfer_len value. </td></tr>
  </table>
</dl>

<p>
Definition at line <a class="el" href="dwc__otg__cil_8c-source.html#l01800">1800</a> of file <a class="el" href="dwc__otg__cil_8c-source.html">dwc_otg_cil.c</a>.
</div>
</div><p>
<a class="anchor" name="dbc20e9f9cadbdf4df65db3f82bbb820"></a><!-- doxytag: member="dwc_otg_cil.c::dwc_otg_hc_start_transfer_ddma" ref="dbc20e9f9cadbdf4df65db3f82bbb820" args="(dwc_otg_core_if_t *core_if, dwc_hc_t *hc)" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void dwc_otg_hc_start_transfer_ddma           </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="structdwc__otg__core__if.html">dwc_otg_core_if_t</a> *&nbsp;</td>
          <td class="paramname"> <em>core_if</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="structdwc__hc.html">dwc_hc_t</a> *&nbsp;</td>
          <td class="paramname"> <em>hc</em></td><td>&nbsp;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td><td width="100%"></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
This function does the setup for a data transfer for a host channel and starts the transfer in Descriptor DMA mode. 
<p>
Initializes HCTSIZ register. For a PING transfer the Do Ping bit is set. Sets PID and NTD values. For periodic transfers initializes SCHED_INFO field with micro-frame bitmap.<p>
Initializes HCDMA register with descriptor list address and CTD value then starts the transfer via enabling the channel.<p>
<dl compact><dt><b>Parameters:</b></dt><dd>
  <table border="0" cellspacing="2" cellpadding="0">
    <tr><td valign="top"></td><td valign="top"><em>core_if</em>&nbsp;</td><td>Programming view of DWC_otg controller. </td></tr>
    <tr><td valign="top"></td><td valign="top"><em>hc</em>&nbsp;</td><td>Information needed to initialize the host channel. </td></tr>
  </table>
</dl>

<p>
Definition at line <a class="el" href="dwc__otg__cil_8c-source.html#l01968">1968</a> of file <a class="el" href="dwc__otg__cil_8c-source.html">dwc_otg_cil.c</a>.
</div>
</div><p>
<a class="anchor" name="d848c41cdd739edd9271e1e207af9c9c"></a><!-- doxytag: member="dwc_otg_cil.c::dwc_otg_hc_continue_transfer" ref="d848c41cdd739edd9271e1e207af9c9c" args="(dwc_otg_core_if_t *core_if, dwc_hc_t *hc)" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">int dwc_otg_hc_continue_transfer           </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="structdwc__otg__core__if.html">dwc_otg_core_if_t</a> *&nbsp;</td>
          <td class="paramname"> <em>core_if</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="structdwc__hc.html">dwc_hc_t</a> *&nbsp;</td>
          <td class="paramname"> <em>hc</em></td><td>&nbsp;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td><td width="100%"></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
This function continues a data transfer that was started by previous call to <code>dwc_otg_hc_start_transfer</code>. 
<p>
The caller must ensure there is sufficient space in the request queue and Tx Data FIFO. This function should only be called in Slave mode. In DMA mode, the controller acts autonomously to complete transfers programmed to a host channel.<p>
For an OUT transfer, a new data packet is loaded into the appropriate FIFO if there is any data remaining to be queued. For an IN transfer, another data packet is always requested. For the SETUP phase of a control transfer, this function does nothing.<p>
<dl compact><dt><b>Returns:</b></dt><dd>1 if a new request is queued, 0 if no more requests are required for this transfer. </dd></dl>

<p>
Definition at line <a class="el" href="dwc__otg__cil_8c-source.html#l02048">2048</a> of file <a class="el" href="dwc__otg__cil_8c-source.html">dwc_otg_cil.c</a>.
</div>
</div><p>
<a class="anchor" name="4185d0b9bb4a49d28894f957c2e41117"></a><!-- doxytag: member="dwc_otg_cil.c::dwc_otg_hc_do_ping" ref="4185d0b9bb4a49d28894f957c2e41117" args="(dwc_otg_core_if_t *core_if, dwc_hc_t *hc)" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void dwc_otg_hc_do_ping           </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="structdwc__otg__core__if.html">dwc_otg_core_if_t</a> *&nbsp;</td>
          <td class="paramname"> <em>core_if</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="structdwc__hc.html">dwc_hc_t</a> *&nbsp;</td>
          <td class="paramname"> <em>hc</em></td><td>&nbsp;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td><td width="100%"></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Starts a PING transfer. 
<p>
This function should only be called in Slave mode. The Do Ping bit is set in the HCTSIZ register, then the channel is enabled. 
<p>
Definition at line <a class="el" href="dwc__otg__cil_8c-source.html#l02110">2110</a> of file <a class="el" href="dwc__otg__cil_8c-source.html">dwc_otg_cil.c</a>.
</div>
</div><p>
<a class="anchor" name="78f20f3acf6245b189abde83d9ce78f2"></a><!-- doxytag: member="dwc_otg_cil.c::dwc_otg_get_frame_number" ref="78f20f3acf6245b189abde83d9ce78f2" args="(dwc_otg_core_if_t *core_if)" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint32_t dwc_otg_get_frame_number           </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="structdwc__otg__core__if.html">dwc_otg_core_if_t</a> *&nbsp;</td>
          <td class="paramname"> <em>core_if</em>          </td>
          <td>&nbsp;)&nbsp;</td>
          <td width="100%"></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Gets the current USB frame number. 
<p>
This is the frame number from the last SOF packet. 
<p>
Definition at line <a class="el" href="dwc__otg__cil_8c-source.html#l02182">2182</a> of file <a class="el" href="dwc__otg__cil_8c-source.html">dwc_otg_cil.c</a>.
</div>
</div><p>
<a class="anchor" name="b56e0d90c67bbf2829e630cafd630f17"></a><!-- doxytag: member="dwc_otg_cil.c::dwc_otg_read_setup_packet" ref="b56e0d90c67bbf2829e630cafd630f17" args="(dwc_otg_core_if_t *core_if, uint32_t *dest)" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void dwc_otg_read_setup_packet           </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="structdwc__otg__core__if.html">dwc_otg_core_if_t</a> *&nbsp;</td>
          <td class="paramname"> <em>core_if</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">uint32_t *&nbsp;</td>
          <td class="paramname"> <em>dest</em></td><td>&nbsp;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td><td width="100%"></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
This function reads a setup packet from the Rx FIFO into the destination buffer. 
<p>
This function is called from the Rx Status Queue Level (RxStsQLvl) Interrupt routine when a SETUP packet has been received in Slave mode.<p>
<dl compact><dt><b>Parameters:</b></dt><dd>
  <table border="0" cellspacing="2" cellpadding="0">
    <tr><td valign="top"></td><td valign="top"><em>core_if</em>&nbsp;</td><td>Programming view of DWC_otg controller. </td></tr>
    <tr><td valign="top"></td><td valign="top"><em>dest</em>&nbsp;</td><td>Destination buffer for packet data. </td></tr>
  </table>
</dl>

<p>
Definition at line <a class="el" href="dwc__otg__cil_8c-source.html#l02199">2199</a> of file <a class="el" href="dwc__otg__cil_8c-source.html">dwc_otg_cil.c</a>.
</div>
</div><p>
<a class="anchor" name="8ebf5023c783a2ec48a18a5b9aef4a87"></a><!-- doxytag: member="dwc_otg_cil.c::dwc_otg_ep0_activate" ref="8ebf5023c783a2ec48a18a5b9aef4a87" args="(dwc_otg_core_if_t *core_if, dwc_ep_t *ep)" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void dwc_otg_ep0_activate           </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="structdwc__otg__core__if.html">dwc_otg_core_if_t</a> *&nbsp;</td>
          <td class="paramname"> <em>core_if</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="structdwc__ep.html">dwc_ep_t</a> *&nbsp;</td>
          <td class="paramname"> <em>ep</em></td><td>&nbsp;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td><td width="100%"></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
This function enables EP0 OUT to receive SETUP packets and configures EP0 IN for transmitting packets. 
<p>
It is normally called when the "Enumeration Done" interrupt occurs.<p>
<dl compact><dt><b>Parameters:</b></dt><dd>
  <table border="0" cellspacing="2" cellpadding="0">
    <tr><td valign="top"></td><td valign="top"><em>core_if</em>&nbsp;</td><td>Programming view of DWC_otg controller. </td></tr>
    <tr><td valign="top"></td><td valign="top"><em>ep</em>&nbsp;</td><td>The EP0 data. </td></tr>
  </table>
</dl>

<p>
Definition at line <a class="el" href="dwc__otg__cil_8c-source.html#l02216">2216</a> of file <a class="el" href="dwc__otg__cil_8c-source.html">dwc_otg_cil.c</a>.
</div>
</div><p>
<a class="anchor" name="5e5a1fb1ff70d5c42d8cf4a1c5d12b7f"></a><!-- doxytag: member="dwc_otg_cil.c::dwc_otg_ep_activate" ref="5e5a1fb1ff70d5c42d8cf4a1c5d12b7f" args="(dwc_otg_core_if_t *core_if, dwc_ep_t *ep)" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void dwc_otg_ep_activate           </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="structdwc__otg__core__if.html">dwc_otg_core_if_t</a> *&nbsp;</td>
          <td class="paramname"> <em>core_if</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="structdwc__ep.html">dwc_ep_t</a> *&nbsp;</td>
          <td class="paramname"> <em>ep</em></td><td>&nbsp;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td><td width="100%"></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
This function activates an EP. 
<p>
The Device EP control register for the EP is configured as defined in the ep structure. Note: This function is not used for EP0.<p>
<dl compact><dt><b>Parameters:</b></dt><dd>
  <table border="0" cellspacing="2" cellpadding="0">
    <tr><td valign="top"></td><td valign="top"><em>core_if</em>&nbsp;</td><td>Programming view of DWC_otg controller. </td></tr>
    <tr><td valign="top"></td><td valign="top"><em>ep</em>&nbsp;</td><td>The EP to activate. </td></tr>
  </table>
</dl>

<p>
Definition at line <a class="el" href="dwc__otg__cil_8c-source.html#l02268">2268</a> of file <a class="el" href="dwc__otg__cil_8c-source.html">dwc_otg_cil.c</a>.
</div>
</div><p>
<a class="anchor" name="94789f2d72adb5daf65c99eadced66b3"></a><!-- doxytag: member="dwc_otg_cil.c::dwc_otg_ep_deactivate" ref="94789f2d72adb5daf65c99eadced66b3" args="(dwc_otg_core_if_t *core_if, dwc_ep_t *ep)" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void dwc_otg_ep_deactivate           </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="structdwc__otg__core__if.html">dwc_otg_core_if_t</a> *&nbsp;</td>
          <td class="paramname"> <em>core_if</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="structdwc__ep.html">dwc_ep_t</a> *&nbsp;</td>
          <td class="paramname"> <em>ep</em></td><td>&nbsp;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td><td width="100%"></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
This function deactivates an EP. 
<p>
This is done by clearing the USB Active EP bit in the Device EP control register. Note: This function is not used for EP0. EP0 cannot be deactivated.<p>
<dl compact><dt><b>Parameters:</b></dt><dd>
  <table border="0" cellspacing="2" cellpadding="0">
    <tr><td valign="top"></td><td valign="top"><em>core_if</em>&nbsp;</td><td>Programming view of DWC_otg controller. </td></tr>
    <tr><td valign="top"></td><td valign="top"><em>ep</em>&nbsp;</td><td>The EP to deactivate. </td></tr>
  </table>
</dl>

<p>
Definition at line <a class="el" href="dwc__otg__cil_8c-source.html#l02367">2367</a> of file <a class="el" href="dwc__otg__cil_8c-source.html">dwc_otg_cil.c</a>.
</div>
</div><p>
<a class="anchor" name="50a39773d3477ca76a71787e27400d7a"></a><!-- doxytag: member="dwc_otg_cil.c::init_dma_desc_chain" ref="50a39773d3477ca76a71787e27400d7a" args="(dwc_otg_core_if_t *core_if, dwc_ep_t *ep)" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">static void init_dma_desc_chain           </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="structdwc__otg__core__if.html">dwc_otg_core_if_t</a> *&nbsp;</td>
          <td class="paramname"> <em>core_if</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="structdwc__ep.html">dwc_ep_t</a> *&nbsp;</td>
          <td class="paramname"> <em>ep</em></td><td>&nbsp;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td><td width="100%"><code> [static]</code></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
This function initializes dma descriptor chain. 
<p>
<dl compact><dt><b>Parameters:</b></dt><dd>
  <table border="0" cellspacing="2" cellpadding="0">
    <tr><td valign="top"></td><td valign="top"><em>core_if</em>&nbsp;</td><td>Programming view of DWC_otg controller. </td></tr>
    <tr><td valign="top"></td><td valign="top"><em>ep</em>&nbsp;</td><td>The EP to start the transfer on. </td></tr>
  </table>
</dl>

<p>
DMA Descriptor Setup 
<p>
Definition at line <a class="el" href="dwc__otg__cil_8c-source.html#l02415">2415</a> of file <a class="el" href="dwc__otg__cil_8c-source.html">dwc_otg_cil.c</a>.
</div>
</div><p>
<a class="anchor" name="1278f6d58a4a2bc780e90e0b6c9b9a68"></a><!-- doxytag: member="dwc_otg_cil.c::dwc_otg_ep_start_transfer" ref="1278f6d58a4a2bc780e90e0b6c9b9a68" args="(dwc_otg_core_if_t *core_if, dwc_ep_t *ep)" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void dwc_otg_ep_start_transfer           </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="structdwc__otg__core__if.html">dwc_otg_core_if_t</a> *&nbsp;</td>
          <td class="paramname"> <em>core_if</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="structdwc__ep.html">dwc_ep_t</a> *&nbsp;</td>
          <td class="paramname"> <em>ep</em></td><td>&nbsp;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td><td width="100%"></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
This function does the setup for a data transfer for an EP and starts the transfer. 
<p>
For an IN transfer, the packets will be loaded into the appropriate Tx FIFO in the ISR. For OUT transfers, the packets are unloaded from the Rx FIFO in the ISR. the ISR.<p>
<dl compact><dt><b>Parameters:</b></dt><dd>
  <table border="0" cellspacing="2" cellpadding="0">
    <tr><td valign="top"></td><td valign="top"><em>core_if</em>&nbsp;</td><td>Programming view of DWC_otg controller. </td></tr>
    <tr><td valign="top"></td><td valign="top"><em>ep</em>&nbsp;</td><td>The EP to start the transfer on. </td></tr>
  </table>
</dl>

<p>
DIEPDMAn Register write<p>
Enable the Non-Periodic Tx FIFO empty interrupt, or the Tx FIFO epmty interrupt in dedicated Tx FIFO mode, the data will be written into the fifo by the ISR.<p>
DOEPDMAn Register write 
<p>
Definition at line <a class="el" href="dwc__otg__cil_8c-source.html#l02475">2475</a> of file <a class="el" href="dwc__otg__cil_8c-source.html">dwc_otg_cil.c</a>.
</div>
</div><p>
<a class="anchor" name="fcc9f9b12c040c3649f0b8273a24ddf7"></a><!-- doxytag: member="dwc_otg_cil.c::dwc_otg_ep_start_zl_transfer" ref="fcc9f9b12c040c3649f0b8273a24ddf7" args="(dwc_otg_core_if_t *core_if, dwc_ep_t *ep)" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void dwc_otg_ep_start_zl_transfer           </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="structdwc__otg__core__if.html">dwc_otg_core_if_t</a> *&nbsp;</td>
          <td class="paramname"> <em>core_if</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="structdwc__ep.html">dwc_ep_t</a> *&nbsp;</td>
          <td class="paramname"> <em>ep</em></td><td>&nbsp;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td><td width="100%"></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
This function setup a zero length transfer in Buffer DMA and Slave modes for usb requests with zero field set. 
<p>
<dl compact><dt><b>Parameters:</b></dt><dd>
  <table border="0" cellspacing="2" cellpadding="0">
    <tr><td valign="top"></td><td valign="top"><em>core_if</em>&nbsp;</td><td>Programming view of DWC_otg controller. </td></tr>
    <tr><td valign="top"></td><td valign="top"><em>ep</em>&nbsp;</td><td>The EP to start the transfer on. </td></tr>
  </table>
</dl>

<p>
Enable the Non-Periodic Tx FIFO empty interrupt, or the Tx FIFO epmty interrupt in dedicated Tx FIFO mode, the data will be written into the fifo by the ISR. 
<p>
Definition at line <a class="el" href="dwc__otg__cil_8c-source.html#l02678">2678</a> of file <a class="el" href="dwc__otg__cil_8c-source.html">dwc_otg_cil.c</a>.
</div>
</div><p>
<a class="anchor" name="ee4989b24826b2a6592535282853e556"></a><!-- doxytag: member="dwc_otg_cil.c::dwc_otg_ep0_start_transfer" ref="ee4989b24826b2a6592535282853e556" args="(dwc_otg_core_if_t *core_if, dwc_ep_t *ep)" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void dwc_otg_ep0_start_transfer           </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="structdwc__otg__core__if.html">dwc_otg_core_if_t</a> *&nbsp;</td>
          <td class="paramname"> <em>core_if</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="structdwc__ep.html">dwc_ep_t</a> *&nbsp;</td>
          <td class="paramname"> <em>ep</em></td><td>&nbsp;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td><td width="100%"></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
This function does the setup for a data transfer for EP0 and starts the transfer. 
<p>
For an IN transfer, the packets will be loaded into the appropriate Tx FIFO in the ISR. For OUT transfers, the packets are unloaded from the Rx FIFO in the ISR.<p>
<dl compact><dt><b>Parameters:</b></dt><dd>
  <table border="0" cellspacing="2" cellpadding="0">
    <tr><td valign="top"></td><td valign="top"><em>core_if</em>&nbsp;</td><td>Programming view of DWC_otg controller. </td></tr>
    <tr><td valign="top"></td><td valign="top"><em>ep</em>&nbsp;</td><td>The EP0 data. </td></tr>
  </table>
</dl>

<p>
DMA Descriptor Setup<p>
DIEPDMA0 Register write<p>
Enable the Non-Periodic Tx FIFO empty interrupt, the data will be written into the fifo by the ISR.<p>
DMA Descriptor Setup<p>
DOEPDMA0 Register write 
<p>
Definition at line <a class="el" href="dwc__otg__cil_8c-source.html#l02785">2785</a> of file <a class="el" href="dwc__otg__cil_8c-source.html">dwc_otg_cil.c</a>.
</div>
</div><p>
<a class="anchor" name="d8c1e6f7860c482df84db003b52c369c"></a><!-- doxytag: member="dwc_otg_cil.c::dwc_otg_ep0_continue_transfer" ref="d8c1e6f7860c482df84db003b52c369c" args="(dwc_otg_core_if_t *core_if, dwc_ep_t *ep)" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void dwc_otg_ep0_continue_transfer           </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="structdwc__otg__core__if.html">dwc_otg_core_if_t</a> *&nbsp;</td>
          <td class="paramname"> <em>core_if</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="structdwc__ep.html">dwc_ep_t</a> *&nbsp;</td>
          <td class="paramname"> <em>ep</em></td><td>&nbsp;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td><td width="100%"></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
This function continues control IN transfers started by dwc_otg_ep0_start_transfer, when the transfer does not fit in a single packet. 
<p>
NOTE: The DIEPCTL0/DOEPCTL0 registers only have one bit for the packet count.<p>
<dl compact><dt><b>Parameters:</b></dt><dd>
  <table border="0" cellspacing="2" cellpadding="0">
    <tr><td valign="top"></td><td valign="top"><em>core_if</em>&nbsp;</td><td>Programming view of DWC_otg controller. </td></tr>
    <tr><td valign="top"></td><td valign="top"><em>ep</em>&nbsp;</td><td>The EP0 data. </td></tr>
  </table>
</dl>

<p>
<dl compact><dt><b><a class="el" href="todo.html#_todo000009">Todo:</a></b></dt><dd>Should there be check for room in the Tx Status Queue. If not remove the code above this comment. </dd></dl>
<p>
DMA Descriptor Setup<p>
DIEPDMA0 Register write<p>
Enable the Non-Periodic Tx FIFO empty interrupt, the data will be written into the fifo by the ISR.<p>
DMA Descriptor Setup<p>
DOEPDMA0 Register write 
<p>
Definition at line <a class="el" href="dwc__otg__cil_8c-source.html#l02969">2969</a> of file <a class="el" href="dwc__otg__cil_8c-source.html">dwc_otg_cil.c</a>.
</div>
</div><p>
<a class="anchor" name="97a11808b8b12a365a91f02b6d686d0c"></a><!-- doxytag: member="dwc_otg_cil.c::dwc_otg_ep_write_packet" ref="97a11808b8b12a365a91f02b6d686d0c" args="(dwc_otg_core_if_t *core_if, dwc_ep_t *ep, int dma)" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void dwc_otg_ep_write_packet           </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="structdwc__otg__core__if.html">dwc_otg_core_if_t</a> *&nbsp;</td>
          <td class="paramname"> <em>core_if</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="structdwc__ep.html">dwc_ep_t</a> *&nbsp;</td>
          <td class="paramname"> <em>ep</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">int&nbsp;</td>
          <td class="paramname"> <em>dma</em></td><td>&nbsp;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td><td width="100%"></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
This function writes a packet into the Tx FIFO associated with the EP. 
<p>
For non-periodic EPs the non-periodic Tx FIFO is written. For periodic EPs the periodic Tx FIFO associated with the EP is written with all packets for the next micro-frame.<p>
<dl compact><dt><b>Parameters:</b></dt><dd>
  <table border="0" cellspacing="2" cellpadding="0">
    <tr><td valign="top"></td><td valign="top"><em>core_if</em>&nbsp;</td><td>Programming view of DWC_otg controller. </td></tr>
    <tr><td valign="top"></td><td valign="top"><em>ep</em>&nbsp;</td><td>The EP to write packet for. </td></tr>
    <tr><td valign="top"></td><td valign="top"><em>dma</em>&nbsp;</td><td>Indicates if DMA is being used. </td></tr>
  </table>
</dl>

<p>
The buffer is padded to DWORD on a per packet basis in slave/dma mode if the MPS is not DWORD aligned. The last packet, if short, is also padded to a multiple of DWORD.<p>
ep-&gt;xfer_buff always starts DWORD aligned in memory and is a multiple of DWORD in length<p>
ep-&gt;xfer_len can be any number of bytes<p>
ep-&gt;xfer_count is a multiple of ep-&gt;maxpacket until the last packet<p>
FIFO access is DWORD<p>
<dl compact><dt><b><a class="el" href="todo.html#_todo000010">Todo:</a></b></dt><dd>NGS Where are the Periodic Tx FIFO addresses intialized? What should this be? </dd></dl>

<p>
Definition at line <a class="el" href="dwc__otg__cil_8c-source.html#l03165">3165</a> of file <a class="el" href="dwc__otg__cil_8c-source.html">dwc_otg_cil.c</a>.
</div>
</div><p>
<a class="anchor" name="5edca13178261136209ed51360c850b4"></a><!-- doxytag: member="dwc_otg_cil.c::dwc_otg_ep_set_stall" ref="5edca13178261136209ed51360c850b4" args="(dwc_otg_core_if_t *core_if, dwc_ep_t *ep)" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void dwc_otg_ep_set_stall           </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="structdwc__otg__core__if.html">dwc_otg_core_if_t</a> *&nbsp;</td>
          <td class="paramname"> <em>core_if</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="structdwc__ep.html">dwc_ep_t</a> *&nbsp;</td>
          <td class="paramname"> <em>ep</em></td><td>&nbsp;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td><td width="100%"></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Set the EP STALL. 
<p>
<dl compact><dt><b>Parameters:</b></dt><dd>
  <table border="0" cellspacing="2" cellpadding="0">
    <tr><td valign="top"></td><td valign="top"><em>core_if</em>&nbsp;</td><td>Programming view of DWC_otg controller. </td></tr>
    <tr><td valign="top"></td><td valign="top"><em>ep</em>&nbsp;</td><td>The EP to set the stall on. </td></tr>
  </table>
</dl>

<p>
Definition at line <a class="el" href="dwc__otg__cil_8c-source.html#l03236">3236</a> of file <a class="el" href="dwc__otg__cil_8c-source.html">dwc_otg_cil.c</a>.
</div>
</div><p>
<a class="anchor" name="a5f77318fb1c589406927a606844007f"></a><!-- doxytag: member="dwc_otg_cil.c::dwc_otg_ep_clear_stall" ref="a5f77318fb1c589406927a606844007f" args="(dwc_otg_core_if_t *core_if, dwc_ep_t *ep)" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void dwc_otg_ep_clear_stall           </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="structdwc__otg__core__if.html">dwc_otg_core_if_t</a> *&nbsp;</td>
          <td class="paramname"> <em>core_if</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="structdwc__ep.html">dwc_ep_t</a> *&nbsp;</td>
          <td class="paramname"> <em>ep</em></td><td>&nbsp;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td><td width="100%"></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Clear the EP STALL. 
<p>
<dl compact><dt><b>Parameters:</b></dt><dd>
  <table border="0" cellspacing="2" cellpadding="0">
    <tr><td valign="top"></td><td valign="top"><em>core_if</em>&nbsp;</td><td>Programming view of DWC_otg controller. </td></tr>
    <tr><td valign="top"></td><td valign="top"><em>ep</em>&nbsp;</td><td>The EP to clear stall from. </td></tr>
  </table>
</dl>

<p>
Definition at line <a class="el" href="dwc__otg__cil_8c-source.html#l03274">3274</a> of file <a class="el" href="dwc__otg__cil_8c-source.html">dwc_otg_cil.c</a>.
</div>
</div><p>
<a class="anchor" name="68f59dd23ccfffa9aa1dc590e99b7668"></a><!-- doxytag: member="dwc_otg_cil.c::dwc_otg_read_packet" ref="68f59dd23ccfffa9aa1dc590e99b7668" args="(dwc_otg_core_if_t *core_if, uint8_t *dest, uint16_t bytes)" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void dwc_otg_read_packet           </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="structdwc__otg__core__if.html">dwc_otg_core_if_t</a> *&nbsp;</td>
          <td class="paramname"> <em>core_if</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">uint8_t *&nbsp;</td>
          <td class="paramname"> <em>dest</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">uint16_t&nbsp;</td>
          <td class="paramname"> <em>bytes</em></td><td>&nbsp;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td><td width="100%"></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
This function reads a packet from the Rx FIFO into the destination buffer. 
<p>
To read SETUP data use dwc_otg_read_setup_packet.<p>
<dl compact><dt><b>Parameters:</b></dt><dd>
  <table border="0" cellspacing="2" cellpadding="0">
    <tr><td valign="top"></td><td valign="top"><em>core_if</em>&nbsp;</td><td>Programming view of DWC_otg controller. </td></tr>
    <tr><td valign="top"></td><td valign="top"><em>dest</em>&nbsp;</td><td>Destination buffer for the packet. </td></tr>
    <tr><td valign="top"></td><td valign="top"><em>bytes</em>&nbsp;</td><td>Number of bytes to copy to the destination. </td></tr>
  </table>
</dl>

<p>
<dl compact><dt><b><a class="el" href="todo.html#_todo000011">Todo:</a></b></dt><dd>Account for the case where _dest is not dword aligned. This requires reading data from the FIFO into a uint32_t temp buffer, then moving it into the data buffer. </dd></dl>

<p>
Definition at line <a class="el" href="dwc__otg__cil_8c-source.html#l03317">3317</a> of file <a class="el" href="dwc__otg__cil_8c-source.html">dwc_otg_cil.c</a>.
</div>
</div><p>
<a class="anchor" name="ea3bce6af9d0bd9b2fb6de94f1c7a133"></a><!-- doxytag: member="dwc_otg_cil.c::dwc_otg_dump_dev_registers" ref="ea3bce6af9d0bd9b2fb6de94f1c7a133" args="(dwc_otg_core_if_t *core_if)" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void dwc_otg_dump_dev_registers           </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="structdwc__otg__core__if.html">dwc_otg_core_if_t</a> *&nbsp;</td>
          <td class="paramname"> <em>core_if</em>          </td>
          <td>&nbsp;)&nbsp;</td>
          <td width="100%"></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Dump core registers and SPRAM. 
<p>
<dl compact><dt><b>Parameters:</b></dt><dd>
  <table border="0" cellspacing="2" cellpadding="0">
    <tr><td valign="top"></td><td valign="top"><em>core_if</em>&nbsp;</td><td>Programming view of DWC_otg controller. </td></tr>
  </table>
</dl>

<p>
Definition at line <a class="el" href="dwc__otg__cil_8c-source.html#l03347">3347</a> of file <a class="el" href="dwc__otg__cil_8c-source.html">dwc_otg_cil.c</a>.
</div>
</div><p>
<a class="anchor" name="393e65ddcbaed38935ea06fb7451167b"></a><!-- doxytag: member="dwc_otg_cil.c::dwc_otg_dump_spram" ref="393e65ddcbaed38935ea06fb7451167b" args="(dwc_otg_core_if_t *core_if)" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void dwc_otg_dump_spram           </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="structdwc__otg__core__if.html">dwc_otg_core_if_t</a> *&nbsp;</td>
          <td class="paramname"> <em>core_if</em>          </td>
          <td>&nbsp;)&nbsp;</td>
          <td width="100%"></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
This functions reads the SPRAM and prints its content. 
<p>
<dl compact><dt><b>Parameters:</b></dt><dd>
  <table border="0" cellspacing="2" cellpadding="0">
    <tr><td valign="top"></td><td valign="top"><em>core_if</em>&nbsp;</td><td>Programming view of DWC_otg controller. </td></tr>
  </table>
</dl>

<p>
Definition at line <a class="el" href="dwc__otg__cil_8c-source.html#l03477">3477</a> of file <a class="el" href="dwc__otg__cil_8c-source.html">dwc_otg_cil.c</a>.
</div>
</div><p>
<a class="anchor" name="e85d3d04799b17226fcb00ea2074ca63"></a><!-- doxytag: member="dwc_otg_cil.c::dwc_otg_dump_host_registers" ref="e85d3d04799b17226fcb00ea2074ca63" args="(dwc_otg_core_if_t *core_if)" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void dwc_otg_dump_host_registers           </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="structdwc__otg__core__if.html">dwc_otg_core_if_t</a> *&nbsp;</td>
          <td class="paramname"> <em>core_if</em>          </td>
          <td>&nbsp;)&nbsp;</td>
          <td width="100%"></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
This function reads the host registers and prints them. 
<p>
<dl compact><dt><b>Parameters:</b></dt><dd>
  <table border="0" cellspacing="2" cellpadding="0">
    <tr><td valign="top"></td><td valign="top"><em>core_if</em>&nbsp;</td><td>Programming view of DWC_otg controller. </td></tr>
  </table>
</dl>

<p>
Definition at line <a class="el" href="dwc__otg__cil_8c-source.html#l03505">3505</a> of file <a class="el" href="dwc__otg__cil_8c-source.html">dwc_otg_cil.c</a>.
</div>
</div><p>
<a class="anchor" name="118ecda931e2b745f76fde129ff707c2"></a><!-- doxytag: member="dwc_otg_cil.c::dwc_otg_dump_global_registers" ref="118ecda931e2b745f76fde129ff707c2" args="(dwc_otg_core_if_t *core_if)" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void dwc_otg_dump_global_registers           </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="structdwc__otg__core__if.html">dwc_otg_core_if_t</a> *&nbsp;</td>
          <td class="paramname"> <em>core_if</em>          </td>
          <td>&nbsp;)&nbsp;</td>
          <td width="100%"></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
This function reads the core global registers and prints them. 
<p>
<dl compact><dt><b>Parameters:</b></dt><dd>
  <table border="0" cellspacing="2" cellpadding="0">
    <tr><td valign="top"></td><td valign="top"><em>core_if</em>&nbsp;</td><td>Programming view of DWC_otg controller. </td></tr>
  </table>
</dl>

<p>
Definition at line <a class="el" href="dwc__otg__cil_8c-source.html#l03573">3573</a> of file <a class="el" href="dwc__otg__cil_8c-source.html">dwc_otg_cil.c</a>.
</div>
</div><p>
<a class="anchor" name="039e387cd0e0282727da3c5a36f4cdda"></a><!-- doxytag: member="dwc_otg_cil.c::dwc_otg_flush_tx_fifo" ref="039e387cd0e0282727da3c5a36f4cdda" args="(dwc_otg_core_if_t *core_if, const int num)" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void dwc_otg_flush_tx_fifo           </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="structdwc__otg__core__if.html">dwc_otg_core_if_t</a> *&nbsp;</td>
          <td class="paramname"> <em>core_if</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">const int&nbsp;</td>
          <td class="paramname"> <em>num</em></td><td>&nbsp;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td><td width="100%"></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Flush a Tx FIFO. 
<p>
<dl compact><dt><b>Parameters:</b></dt><dd>
  <table border="0" cellspacing="2" cellpadding="0">
    <tr><td valign="top"></td><td valign="top"><em>core_if</em>&nbsp;</td><td>Programming view of DWC_otg controller. </td></tr>
    <tr><td valign="top"></td><td valign="top"><em>num</em>&nbsp;</td><td>Tx FIFO to flush. </td></tr>
  </table>
</dl>

<p>
Definition at line <a class="el" href="dwc__otg__cil_8c-source.html#l03662">3662</a> of file <a class="el" href="dwc__otg__cil_8c-source.html">dwc_otg_cil.c</a>.
</div>
</div><p>
<a class="anchor" name="fb275f0f9923cc30629fce5e3753025c"></a><!-- doxytag: member="dwc_otg_cil.c::dwc_otg_flush_rx_fifo" ref="fb275f0f9923cc30629fce5e3753025c" args="(dwc_otg_core_if_t *core_if)" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void dwc_otg_flush_rx_fifo           </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="structdwc__otg__core__if.html">dwc_otg_core_if_t</a> *&nbsp;</td>
          <td class="paramname"> <em>core_if</em>          </td>
          <td>&nbsp;)&nbsp;</td>
          <td width="100%"></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Flush Rx FIFO. 
<p>
<dl compact><dt><b>Parameters:</b></dt><dd>
  <table border="0" cellspacing="2" cellpadding="0">
    <tr><td valign="top"></td><td valign="top"><em>core_if</em>&nbsp;</td><td>Programming view of DWC_otg controller. </td></tr>
  </table>
</dl>

<p>
Definition at line <a class="el" href="dwc__otg__cil_8c-source.html#l03694">3694</a> of file <a class="el" href="dwc__otg__cil_8c-source.html">dwc_otg_cil.c</a>.
</div>
</div><p>
<a class="anchor" name="1edfc5634dd76db76e30f20affc10f0c"></a><!-- doxytag: member="dwc_otg_cil.c::dwc_otg_core_reset" ref="1edfc5634dd76db76e30f20affc10f0c" args="(dwc_otg_core_if_t *core_if)" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void dwc_otg_core_reset           </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="structdwc__otg__core__if.html">dwc_otg_core_if_t</a> *&nbsp;</td>
          <td class="paramname"> <em>core_if</em>          </td>
          <td>&nbsp;)&nbsp;</td>
          <td width="100%"></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Do core a soft reset of the core. 
<p>
Be careful with this because it resets all the internal state machines of the core. 
<p>
Definition at line <a class="el" href="dwc__otg__cil_8c-source.html#l03725">3725</a> of file <a class="el" href="dwc__otg__cil_8c-source.html">dwc_otg_cil.c</a>.
</div>
</div><p>
<a class="anchor" name="97c9b9d68211477e486848203def0d0f"></a><!-- doxytag: member="dwc_otg_cil.c::dwc_otg_cil_register_hcd_callbacks" ref="97c9b9d68211477e486848203def0d0f" args="(dwc_otg_core_if_t *core_if, dwc_otg_cil_callbacks_t *cb, void *p)" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void dwc_otg_cil_register_hcd_callbacks           </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="structdwc__otg__core__if.html">dwc_otg_core_if_t</a> *&nbsp;</td>
          <td class="paramname"> <em>core_if</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="structdwc__otg__cil__callbacks.html">dwc_otg_cil_callbacks_t</a> *&nbsp;</td>
          <td class="paramname"> <em>cb</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">void *&nbsp;</td>
          <td class="paramname"> <em>p</em></td><td>&nbsp;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td><td width="100%"></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Register HCD callbacks. 
<p>
The callbacks are used to start and stop the HCD for interrupt processing.<p>
<dl compact><dt><b>Parameters:</b></dt><dd>
  <table border="0" cellspacing="2" cellpadding="0">
    <tr><td valign="top"></td><td valign="top"><em>core_if</em>&nbsp;</td><td>Programming view of DWC_otg controller. </td></tr>
    <tr><td valign="top"></td><td valign="top"><em>cb</em>&nbsp;</td><td>the HCD callback structure. </td></tr>
    <tr><td valign="top"></td><td valign="top"><em>p</em>&nbsp;</td><td>pointer to be passed to callback function (usb_hcd*). </td></tr>
  </table>
</dl>

<p>
Definition at line <a class="el" href="dwc__otg__cil_8c-source.html#l03781">3781</a> of file <a class="el" href="dwc__otg__cil_8c-source.html">dwc_otg_cil.c</a>.
</div>
</div><p>
<a class="anchor" name="d2a92003214f444d7ec35dd0c4bb4bc0"></a><!-- doxytag: member="dwc_otg_cil.c::dwc_otg_cil_register_pcd_callbacks" ref="d2a92003214f444d7ec35dd0c4bb4bc0" args="(dwc_otg_core_if_t *core_if, dwc_otg_cil_callbacks_t *cb, void *p)" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void dwc_otg_cil_register_pcd_callbacks           </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="structdwc__otg__core__if.html">dwc_otg_core_if_t</a> *&nbsp;</td>
          <td class="paramname"> <em>core_if</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="structdwc__otg__cil__callbacks.html">dwc_otg_cil_callbacks_t</a> *&nbsp;</td>
          <td class="paramname"> <em>cb</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">void *&nbsp;</td>
          <td class="paramname"> <em>p</em></td><td>&nbsp;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td><td width="100%"></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Register PCD callbacks. 
<p>
The callbacks are used to start and stop the PCD for interrupt processing.<p>
<dl compact><dt><b>Parameters:</b></dt><dd>
  <table border="0" cellspacing="2" cellpadding="0">
    <tr><td valign="top"></td><td valign="top"><em>core_if</em>&nbsp;</td><td>Programming view of DWC_otg controller. </td></tr>
    <tr><td valign="top"></td><td valign="top"><em>cb</em>&nbsp;</td><td>the PCD callback structure. </td></tr>
    <tr><td valign="top"></td><td valign="top"><em>p</em>&nbsp;</td><td>pointer to be passed to callback function (pcd*). </td></tr>
  </table>
</dl>

<p>
Definition at line <a class="el" href="dwc__otg__cil_8c-source.html#l03796">3796</a> of file <a class="el" href="dwc__otg__cil_8c-source.html">dwc_otg_cil.c</a>.
</div>
</div><p>
<a class="anchor" name="e39d47d3aee9efcd525c13ce6a1f5f6a"></a><!-- doxytag: member="dwc_otg_cil.c::write_isoc_frame_data" ref="e39d47d3aee9efcd525c13ce6a1f5f6a" args="(dwc_otg_core_if_t *core_if, dwc_ep_t *ep)" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void write_isoc_frame_data           </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="structdwc__otg__core__if.html">dwc_otg_core_if_t</a> *&nbsp;</td>
          <td class="paramname"> <em>core_if</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="structdwc__ep.html">dwc_ep_t</a> *&nbsp;</td>
          <td class="paramname"> <em>ep</em></td><td>&nbsp;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td><td width="100%"></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
This function writes isoc data per 1 (micro)frame into tx fifo. 
<p>
<dl compact><dt><b>Parameters:</b></dt><dd>
  <table border="0" cellspacing="2" cellpadding="0">
    <tr><td valign="top"></td><td valign="top"><em>core_if</em>&nbsp;</td><td>Programming view of DWC_otg controller. </td></tr>
    <tr><td valign="top"></td><td valign="top"><em>ep</em>&nbsp;</td><td>The EP to start the transfer on. </td></tr>
  </table>
</dl>

<p>
Definition at line <a class="el" href="dwc__otg__cil_8c-source.html#l03812">3812</a> of file <a class="el" href="dwc__otg__cil_8c-source.html">dwc_otg_cil.c</a>.
</div>
</div><p>
<a class="anchor" name="0f0894ae9890260e1da839aa10af35cc"></a><!-- doxytag: member="dwc_otg_cil.c::dwc_otg_iso_ep_start_frm_transfer" ref="0f0894ae9890260e1da839aa10af35cc" args="(dwc_otg_core_if_t *core_if, dwc_ep_t *ep)" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void dwc_otg_iso_ep_start_frm_transfer           </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="structdwc__otg__core__if.html">dwc_otg_core_if_t</a> *&nbsp;</td>
          <td class="paramname"> <em>core_if</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="structdwc__ep.html">dwc_ep_t</a> *&nbsp;</td>
          <td class="paramname"> <em>ep</em></td><td>&nbsp;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td><td width="100%"></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
This function initializes a descriptor chain for Isochronous transfer. 
<p>
<dl compact><dt><b>Parameters:</b></dt><dd>
  <table border="0" cellspacing="2" cellpadding="0">
    <tr><td valign="top"></td><td valign="top"><em>core_if</em>&nbsp;</td><td>Programming view of DWC_otg controller. </td></tr>
    <tr><td valign="top"></td><td valign="top"><em>ep</em>&nbsp;</td><td>The EP to start the transfer on. </td></tr>
  </table>
</dl>

<p>
Enable endpoint, clear nak 
<p>
Definition at line <a class="el" href="dwc__otg__cil_8c-source.html#l03864">3864</a> of file <a class="el" href="dwc__otg__cil_8c-source.html">dwc_otg_cil.c</a>.
</div>
</div><p>
<a class="anchor" name="878cc478f43c58991c446bd78f50f8f0"></a><!-- doxytag: member="dwc_otg_cil.c::dwc_otg_set_param_otg_cap" ref="878cc478f43c58991c446bd78f50f8f0" args="(dwc_otg_core_if_t *core_if, int32_t val)" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">int dwc_otg_set_param_otg_cap           </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="structdwc__otg__core__if.html">dwc_otg_core_if_t</a> *&nbsp;</td>
          <td class="paramname"> <em>core_if</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">int32_t&nbsp;</td>
          <td class="paramname"> <em>val</em></td><td>&nbsp;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td><td width="100%"></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Specifies the OTG capabilities. 
<p>
The driver will automatically detect the value for this parameter if none is specified. 0 - HNP and SRP capable (default) 1 - SRP Only capable 2 - No HNP/SRP capable 
<p>
Definition at line <a class="el" href="dwc__otg__cil_8c-source.html#l04056">4056</a> of file <a class="el" href="dwc__otg__cil_8c-source.html">dwc_otg_cil.c</a>.
</div>
</div><p>
<a class="anchor" name="b4fbe11281b8200b70202d4e0048a9d7"></a><!-- doxytag: member="dwc_otg_cil.c::dwc_otg_set_param_dma_enable" ref="b4fbe11281b8200b70202d4e0048a9d7" args="(dwc_otg_core_if_t *core_if, int32_t val)" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">int dwc_otg_set_param_dma_enable           </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="structdwc__otg__core__if.html">dwc_otg_core_if_t</a> *&nbsp;</td>
          <td class="paramname"> <em>core_if</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">int32_t&nbsp;</td>
          <td class="paramname"> <em>val</em></td><td>&nbsp;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td><td width="100%"></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Specifies whether to use slave or DMA mode for accessing the data FIFOs. 
<p>
The driver will automatically detect the value for this parameter if none is specified. 0 - Slave 1 - DMA (default, if available) 
<p>
Definition at line <a class="el" href="dwc__otg__cil_8c-source.html#l04135">4135</a> of file <a class="el" href="dwc__otg__cil_8c-source.html">dwc_otg_cil.c</a>.
</div>
</div><p>
<a class="anchor" name="7eae744525314774d3b390f116db126c"></a><!-- doxytag: member="dwc_otg_cil.c::dwc_otg_set_param_dma_desc_enable" ref="7eae744525314774d3b390f116db126c" args="(dwc_otg_core_if_t *core_if, int32_t val)" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">int dwc_otg_set_param_dma_desc_enable           </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="structdwc__otg__core__if.html">dwc_otg_core_if_t</a> *&nbsp;</td>
          <td class="paramname"> <em>core_if</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">int32_t&nbsp;</td>
          <td class="paramname"> <em>val</em></td><td>&nbsp;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td><td width="100%"></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
When DMA mode is enabled specifies whether to use address DMA or DMA Descritor mode for accessing the data FIFOs in device mode. 
<p>
The driver will automatically detect the value for this parameter if none is specified. 0 - address DMA 1 - DMA Descriptor(default, if available) 
<p>
Definition at line <a class="el" href="dwc__otg__cil_8c-source.html#l04165">4165</a> of file <a class="el" href="dwc__otg__cil_8c-source.html">dwc_otg_cil.c</a>.
</div>
</div><p>
<a class="anchor" name="8bd669637630521655c455c03d470e10"></a><!-- doxytag: member="dwc_otg_cil.c::dwc_otg_set_param_host_support_fs_ls_low_power" ref="8bd669637630521655c455c03d470e10" args="(dwc_otg_core_if_t *core_if, int32_t val)" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">int dwc_otg_set_param_host_support_fs_ls_low_power           </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="structdwc__otg__core__if.html">dwc_otg_core_if_t</a> *&nbsp;</td>
          <td class="paramname"> <em>core_if</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">int32_t&nbsp;</td>
          <td class="paramname"> <em>val</em></td><td>&nbsp;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td><td width="100%"></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Specifies whether low power mode is supported when attached to a Full Speed or Low Speed device in host mode. 
<p>
0 - Don't support low power mode (default) 1 - Support low power mode 
<p>
Definition at line <a class="el" href="dwc__otg__cil_8c-source.html#l04195">4195</a> of file <a class="el" href="dwc__otg__cil_8c-source.html">dwc_otg_cil.c</a>.
</div>
</div><p>
<a class="anchor" name="69d52c46eb236816b20675ecb57975ae"></a><!-- doxytag: member="dwc_otg_cil.c::dwc_otg_set_param_data_fifo_size" ref="69d52c46eb236816b20675ecb57975ae" args="(dwc_otg_core_if_t *core_if, int32_t val)" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">int dwc_otg_set_param_data_fifo_size           </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="structdwc__otg__core__if.html">dwc_otg_core_if_t</a> *&nbsp;</td>
          <td class="paramname"> <em>core_if</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">int32_t&nbsp;</td>
          <td class="paramname"> <em>val</em></td><td>&nbsp;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td><td width="100%"></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Total number of 4-byte words in the data FIFO memory. 
<p>
This memory includes the Rx FIFO, non-periodic Tx FIFO, and periodic Tx FIFOs. 32 to 32768 (default 8192) Note: The total FIFO memory depth in the FPGA configuration is 8192. 
<p>
Definition at line <a class="el" href="dwc__otg__cil_8c-source.html#l04242">4242</a> of file <a class="el" href="dwc__otg__cil_8c-source.html">dwc_otg_cil.c</a>.
</div>
</div><p>
<a class="anchor" name="0fa4db196053869ac19832c03c62913f"></a><!-- doxytag: member="dwc_otg_cil.c::dwc_otg_set_param_dev_rx_fifo_size" ref="0fa4db196053869ac19832c03c62913f" args="(dwc_otg_core_if_t *core_if, int32_t val)" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">int dwc_otg_set_param_dev_rx_fifo_size           </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="structdwc__otg__core__if.html">dwc_otg_core_if_t</a> *&nbsp;</td>
          <td class="paramname"> <em>core_if</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">int32_t&nbsp;</td>
          <td class="paramname"> <em>val</em></td><td>&nbsp;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td><td width="100%"></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Number of 4-byte words in the Rx FIFO in device mode when dynamic FIFO sizing is enabled. 
<p>
16 to 32768 (default 1064) 
<p>
Definition at line <a class="el" href="dwc__otg__cil_8c-source.html#l04271">4271</a> of file <a class="el" href="dwc__otg__cil_8c-source.html">dwc_otg_cil.c</a>.
</div>
</div><p>
<a class="anchor" name="4f7059cecabbf8cfe5014112ba9a3d42"></a><!-- doxytag: member="dwc_otg_cil.c::dwc_otg_set_param_dev_nperio_tx_fifo_size" ref="4f7059cecabbf8cfe5014112ba9a3d42" args="(dwc_otg_core_if_t *core_if, int32_t val)" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">int dwc_otg_set_param_dev_nperio_tx_fifo_size           </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="structdwc__otg__core__if.html">dwc_otg_core_if_t</a> *&nbsp;</td>
          <td class="paramname"> <em>core_if</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">int32_t&nbsp;</td>
          <td class="paramname"> <em>val</em></td><td>&nbsp;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td><td width="100%"></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Number of 4-byte words in the non-periodic Tx FIFO in device mode when dynamic FIFO sizing is enabled. 
<p>
16 to 32768 (default 1024) 
<p>
Definition at line <a class="el" href="dwc__otg__cil_8c-source.html#l04297">4297</a> of file <a class="el" href="dwc__otg__cil_8c-source.html">dwc_otg_cil.c</a>.
</div>
</div><p>
<a class="anchor" name="254c1e97cf22fe34b7383165e30071eb"></a><!-- doxytag: member="dwc_otg_cil.c::dwc_otg_set_param_host_rx_fifo_size" ref="254c1e97cf22fe34b7383165e30071eb" args="(dwc_otg_core_if_t *core_if, int32_t val)" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">int dwc_otg_set_param_host_rx_fifo_size           </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="structdwc__otg__core__if.html">dwc_otg_core_if_t</a> *&nbsp;</td>
          <td class="paramname"> <em>core_if</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">int32_t&nbsp;</td>
          <td class="paramname"> <em>val</em></td><td>&nbsp;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td><td width="100%"></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Number of 4-byte words in the Rx FIFO in host mode when dynamic FIFO sizing is enabled. 
<p>
16 to 32768 (default 1024) 
<p>
Definition at line <a class="el" href="dwc__otg__cil_8c-source.html#l04330">4330</a> of file <a class="el" href="dwc__otg__cil_8c-source.html">dwc_otg_cil.c</a>.
</div>
</div><p>
<a class="anchor" name="a66ca9f9345a13606148b050f8690a56"></a><!-- doxytag: member="dwc_otg_cil.c::dwc_otg_set_param_host_nperio_tx_fifo_size" ref="a66ca9f9345a13606148b050f8690a56" args="(dwc_otg_core_if_t *core_if, int32_t val)" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">int dwc_otg_set_param_host_nperio_tx_fifo_size           </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="structdwc__otg__core__if.html">dwc_otg_core_if_t</a> *&nbsp;</td>
          <td class="paramname"> <em>core_if</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">int32_t&nbsp;</td>
          <td class="paramname"> <em>val</em></td><td>&nbsp;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td><td width="100%"></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Number of 4-byte words in the non-periodic Tx FIFO in host mode when Dynamic FIFO sizing is enabled in the core. 
<p>
16 to 32768 (default 1024) 
<p>
Definition at line <a class="el" href="dwc__otg__cil_8c-source.html#l04362">4362</a> of file <a class="el" href="dwc__otg__cil_8c-source.html">dwc_otg_cil.c</a>.
</div>
</div><p>
<a class="anchor" name="e4ce399208d8a85dcb9dedd1fb8cd8ce"></a><!-- doxytag: member="dwc_otg_cil.c::dwc_otg_set_param_host_perio_tx_fifo_size" ref="e4ce399208d8a85dcb9dedd1fb8cd8ce" args="(dwc_otg_core_if_t *core_if, int32_t val)" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">int dwc_otg_set_param_host_perio_tx_fifo_size           </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="structdwc__otg__core__if.html">dwc_otg_core_if_t</a> *&nbsp;</td>
          <td class="paramname"> <em>core_if</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">int32_t&nbsp;</td>
          <td class="paramname"> <em>val</em></td><td>&nbsp;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td><td width="100%"></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Number of 4-byte words in the host periodic Tx FIFO when dynamic FIFO sizing is enabled. 
<p>
16 to 32768 (default 1024) 
<p>
Definition at line <a class="el" href="dwc__otg__cil_8c-source.html#l04395">4395</a> of file <a class="el" href="dwc__otg__cil_8c-source.html">dwc_otg_cil.c</a>.
</div>
</div><p>
<a class="anchor" name="2eee676071d6bb4eba53b413e80b045f"></a><!-- doxytag: member="dwc_otg_cil.c::dwc_otg_set_param_max_transfer_size" ref="2eee676071d6bb4eba53b413e80b045f" args="(dwc_otg_core_if_t *core_if, int32_t val)" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">int dwc_otg_set_param_max_transfer_size           </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="structdwc__otg__core__if.html">dwc_otg_core_if_t</a> *&nbsp;</td>
          <td class="paramname"> <em>core_if</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">int32_t&nbsp;</td>
          <td class="paramname"> <em>val</em></td><td>&nbsp;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td><td width="100%"></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
The maximum transfer size supported in bytes. 
<p>
2047 to 65,535 (default 65,535) 
<p>
Definition at line <a class="el" href="dwc__otg__cil_8c-source.html#l04428">4428</a> of file <a class="el" href="dwc__otg__cil_8c-source.html">dwc_otg_cil.c</a>.
</div>
</div><p>
<a class="anchor" name="a1c52f0740f7d0b72c980b38cc4314d1"></a><!-- doxytag: member="dwc_otg_cil.c::dwc_otg_set_param_max_packet_count" ref="a1c52f0740f7d0b72c980b38cc4314d1" args="(dwc_otg_core_if_t *core_if, int32_t val)" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">int dwc_otg_set_param_max_packet_count           </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="structdwc__otg__core__if.html">dwc_otg_core_if_t</a> *&nbsp;</td>
          <td class="paramname"> <em>core_if</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">int32_t&nbsp;</td>
          <td class="paramname"> <em>val</em></td><td>&nbsp;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td><td width="100%"></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
The maximum number of packets in a transfer. 
<p>
15 to 511 (default 511) 
<p>
Definition at line <a class="el" href="dwc__otg__cil_8c-source.html#l04461">4461</a> of file <a class="el" href="dwc__otg__cil_8c-source.html">dwc_otg_cil.c</a>.
</div>
</div><p>
<a class="anchor" name="f802acfc49b3fbb86159036f8f317f76"></a><!-- doxytag: member="dwc_otg_cil.c::dwc_otg_set_param_host_channels" ref="f802acfc49b3fbb86159036f8f317f76" args="(dwc_otg_core_if_t *core_if, int32_t val)" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">int dwc_otg_set_param_host_channels           </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="structdwc__otg__core__if.html">dwc_otg_core_if_t</a> *&nbsp;</td>
          <td class="paramname"> <em>core_if</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">int32_t&nbsp;</td>
          <td class="paramname"> <em>val</em></td><td>&nbsp;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td><td width="100%"></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
The number of host channel registers to use. 
<p>
1 to 16 (default 12) Note: The FPGA configuration supports a maximum of 12 host channels. 
<p>
Definition at line <a class="el" href="dwc__otg__cil_8c-source.html#l04492">4492</a> of file <a class="el" href="dwc__otg__cil_8c-source.html">dwc_otg_cil.c</a>.
</div>
</div><p>
<a class="anchor" name="75d3b409824c0ca52631277398ba8367"></a><!-- doxytag: member="dwc_otg_cil.c::dwc_otg_set_param_dev_endpoints" ref="75d3b409824c0ca52631277398ba8367" args="(dwc_otg_core_if_t *core_if, int32_t val)" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">int dwc_otg_set_param_dev_endpoints           </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="structdwc__otg__core__if.html">dwc_otg_core_if_t</a> *&nbsp;</td>
          <td class="paramname"> <em>core_if</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">int32_t&nbsp;</td>
          <td class="paramname"> <em>val</em></td><td>&nbsp;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td><td width="100%"></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
The number of endpoints in addition to EP0 available for device mode operations. 
<p>
1 to 15 (default 6 IN and OUT) Note: The FPGA configuration supports a maximum of 6 IN and OUT endpoints in addition to EP0. 
<p>
Definition at line <a class="el" href="dwc__otg__cil_8c-source.html#l04522">4522</a> of file <a class="el" href="dwc__otg__cil_8c-source.html">dwc_otg_cil.c</a>.
</div>
</div><p>
<a class="anchor" name="2b7087c85c0ea1520ec2e091b80bf36b"></a><!-- doxytag: member="dwc_otg_cil.c::dwc_otg_set_param_phy_type" ref="2b7087c85c0ea1520ec2e091b80bf36b" args="(dwc_otg_core_if_t *core_if, int32_t val)" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">int dwc_otg_set_param_phy_type           </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="structdwc__otg__core__if.html">dwc_otg_core_if_t</a> *&nbsp;</td>
          <td class="paramname"> <em>core_if</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">int32_t&nbsp;</td>
          <td class="paramname"> <em>val</em></td><td>&nbsp;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td><td width="100%"></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Specifies the type of PHY interface to use. 
<p>
By default, the driver will automatically detect the phy_type.<p>
0 - Full Speed PHY 1 - UTMI+ (default) 2 - ULPI 
<p>
Definition at line <a class="el" href="dwc__otg__cil_8c-source.html#l04552">4552</a> of file <a class="el" href="dwc__otg__cil_8c-source.html">dwc_otg_cil.c</a>.
</div>
</div><p>
<a class="anchor" name="7acd153b5577a3db825fa08d243ae856"></a><!-- doxytag: member="dwc_otg_cil.c::dwc_otg_set_param_speed" ref="7acd153b5577a3db825fa08d243ae856" args="(dwc_otg_core_if_t *core_if, int32_t val)" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">int dwc_otg_set_param_speed           </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="structdwc__otg__core__if.html">dwc_otg_core_if_t</a> *&nbsp;</td>
          <td class="paramname"> <em>core_if</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">int32_t&nbsp;</td>
          <td class="paramname"> <em>val</em></td><td>&nbsp;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td><td width="100%"></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Specifies the maximum speed of operation in host and device mode. 
<p>
The actual speed depends on the speed of the attached device and the value of phy_type. The actual speed depends on the speed of the attached device. 0 - High Speed (default) 1 - Full Speed 
<p>
Definition at line <a class="el" href="dwc__otg__cil_8c-source.html#l04601">4601</a> of file <a class="el" href="dwc__otg__cil_8c-source.html">dwc_otg_cil.c</a>.
</div>
</div><p>
<a class="anchor" name="354ce49f65334e829c2694811c4f2016"></a><!-- doxytag: member="dwc_otg_cil.c::dwc_otg_set_param_host_ls_low_power_phy_clk" ref="354ce49f65334e829c2694811c4f2016" args="(dwc_otg_core_if_t *core_if, int32_t val)" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">int dwc_otg_set_param_host_ls_low_power_phy_clk           </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="structdwc__otg__core__if.html">dwc_otg_core_if_t</a> *&nbsp;</td>
          <td class="paramname"> <em>core_if</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">int32_t&nbsp;</td>
          <td class="paramname"> <em>val</em></td><td>&nbsp;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td><td width="100%"></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Specifies the PHY clock rate in low power mode when connected to a Low Speed device in host mode. 
<p>
This parameter is applicable only if HOST_SUPPORT_FS_LS_LOW_POWER is enabled. If PHY_TYPE is set to FS then defaults to 6 MHZ otherwise 48 MHZ.<p>
0 - 48 MHz 1 - 6 MHz 
<p>
Definition at line <a class="el" href="dwc__otg__cil_8c-source.html#l04630">4630</a> of file <a class="el" href="dwc__otg__cil_8c-source.html">dwc_otg_cil.c</a>.
</div>
</div><p>
<a class="anchor" name="5dab15db053bd02c6bc9619e189a6a14"></a><!-- doxytag: member="dwc_otg_cil.c::dwc_otg_set_param_phy_ulpi_ddr" ref="5dab15db053bd02c6bc9619e189a6a14" args="(dwc_otg_core_if_t *core_if, int32_t val)" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">int dwc_otg_set_param_phy_ulpi_ddr           </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="structdwc__otg__core__if.html">dwc_otg_core_if_t</a> *&nbsp;</td>
          <td class="paramname"> <em>core_if</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">int32_t&nbsp;</td>
          <td class="paramname"> <em>val</em></td><td>&nbsp;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td><td width="100%"></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Specifies whether the ULPI operates at double or single data rate. 
<p>
This parameter is only applicable if PHY_TYPE is ULPI.<p>
0 - single data rate ULPI interface with 8 bit wide data bus (default) 1 - double data rate ULPI interface with 4 bit wide data bus 
<p>
Definition at line <a class="el" href="dwc__otg__cil_8c-source.html#l04665">4665</a> of file <a class="el" href="dwc__otg__cil_8c-source.html">dwc_otg_cil.c</a>.
</div>
</div><p>
<a class="anchor" name="1eacecc96e1ab100cbf129ad6aa5f6c8"></a><!-- doxytag: member="dwc_otg_cil.c::dwc_otg_set_param_phy_utmi_width" ref="1eacecc96e1ab100cbf129ad6aa5f6c8" args="(dwc_otg_core_if_t *core_if, int32_t val)" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">int dwc_otg_set_param_phy_utmi_width           </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="structdwc__otg__core__if.html">dwc_otg_core_if_t</a> *&nbsp;</td>
          <td class="paramname"> <em>core_if</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">int32_t&nbsp;</td>
          <td class="paramname"> <em>val</em></td><td>&nbsp;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td><td width="100%"></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Specifies the UTMI+ Data Width. 
<p>
This parameter is applicable for a PHY_TYPE of UTMI+ or ULPI. (For a ULPI PHY_TYPE, this parameter indicates the data width between the MAC and the ULPI Wrapper.) Also, this parameter is applicable only if the OTG_HSPHY_WIDTH cC parameter was set to "8 and 16 bits", meaning that the core has been configured to work at either data path width.<p>
8 or 16 bits (default 16) 
<p>
Definition at line <a class="el" href="dwc__otg__cil_8c-source.html#l04700">4700</a> of file <a class="el" href="dwc__otg__cil_8c-source.html">dwc_otg_cil.c</a>.
</div>
</div><p>
<a class="anchor" name="65d7407ed24c82e158a38ab2a60120c4"></a><!-- doxytag: member="dwc_otg_cil.c::dwc_otg_set_param_i2c_enable" ref="65d7407ed24c82e158a38ab2a60120c4" args="(dwc_otg_core_if_t *core_if, int32_t val)" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">int dwc_otg_set_param_i2c_enable           </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="structdwc__otg__core__if.html">dwc_otg_core_if_t</a> *&nbsp;</td>
          <td class="paramname"> <em>core_if</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">int32_t&nbsp;</td>
          <td class="paramname"> <em>val</em></td><td>&nbsp;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td><td width="100%"></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Specifies whether to use the I2Cinterface for full speed PHY. 
<p>
This parameter is only applicable if PHY_TYPE is FS. 0 - No (default) 1 - Yes 
<p>
Definition at line <a class="el" href="dwc__otg__cil_8c-source.html#l04751">4751</a> of file <a class="el" href="dwc__otg__cil_8c-source.html">dwc_otg_cil.c</a>.
</div>
</div><p>
<a class="anchor" name="2119a493582bea4004b5fdeba15f1609"></a><!-- doxytag: member="dwc_otg_cil.c::dwc_otg_set_param_dev_perio_tx_fifo_size" ref="2119a493582bea4004b5fdeba15f1609" args="(dwc_otg_core_if_t *core_if, int32_t val, int fifo_num)" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">int dwc_otg_set_param_dev_perio_tx_fifo_size           </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="structdwc__otg__core__if.html">dwc_otg_core_if_t</a> *&nbsp;</td>
          <td class="paramname"> <em>core_if</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">int32_t&nbsp;</td>
          <td class="paramname"> <em>val</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">int&nbsp;</td>
          <td class="paramname"> <em>fifo_num</em></td><td>&nbsp;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td><td width="100%"></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Number of 4-byte words in each of the periodic Tx FIFOs in device mode when dynamic FIFO sizing is enabled. 
<p>
4 to 768 (default 256) 
<p>
Definition at line <a class="el" href="dwc__otg__cil_8c-source.html#l04779">4779</a> of file <a class="el" href="dwc__otg__cil_8c-source.html">dwc_otg_cil.c</a>.
</div>
</div><p>
<a class="anchor" name="920035c6082dcdfec11a20e8535e9fe9"></a><!-- doxytag: member="dwc_otg_cil.c::dwc_otg_set_param_dma_burst_size" ref="920035c6082dcdfec11a20e8535e9fe9" args="(dwc_otg_core_if_t *core_if, int32_t val)" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">int dwc_otg_set_param_dma_burst_size           </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="structdwc__otg__core__if.html">dwc_otg_core_if_t</a> *&nbsp;</td>
          <td class="paramname"> <em>core_if</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">int32_t&nbsp;</td>
          <td class="paramname"> <em>val</em></td><td>&nbsp;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td><td width="100%"></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
The DMA Burst size (applicable only for External DMA Mode). 
<p>
1, 4, 8 16, 32, 64, 128, 256 (default 32) 
<p>
Definition at line <a class="el" href="dwc__otg__cil_8c-source.html#l04959">4959</a> of file <a class="el" href="dwc__otg__cil_8c-source.html">dwc_otg_cil.c</a>.
</div>
</div><p>
<a class="anchor" name="788149caf9d915abbe5e289793684b1e"></a><!-- doxytag: member="dwc_otg_cil.c::dwc_otg_get_mode" ref="788149caf9d915abbe5e289793684b1e" args="(dwc_otg_core_if_t *core_if)" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint32_t dwc_otg_get_mode           </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="structdwc__otg__core__if.html">dwc_otg_core_if_t</a> *&nbsp;</td>
          <td class="paramname"> <em>core_if</em>          </td>
          <td>&nbsp;)&nbsp;</td>
          <td width="100%"></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Get current mode. 
<p>
Returns 0 if in device mode, and 1 if in host mode. 
<p>
Definition at line <a class="el" href="dwc__otg__cil_8c-source.html#l05115">5115</a> of file <a class="el" href="dwc__otg__cil_8c-source.html">dwc_otg_cil.c</a>.
</div>
</div><p>
<hr size="1"><address style="align: right;"><small>Generated on Tue May 5 02:22:48 2009 for DesignWare USB 2.0 OTG Controller (DWC_otg) Device Driver by&nbsp;
<a href="http://www.doxygen.org/index.html">
<img src="doxygen.png" alt="doxygen" align="middle" border="0"></a> 1.4.7 </small></address>
</body>
</html>
