{
  "sha": "14d10c6ccc9c4362d50fae61a9c48baa8b17fb73",
  "node_id": "MDY6Q29tbWl0MTM4Njg2ODE6MTRkMTBjNmNjYzljNDM2MmQ1MGZhZTYxYTljNDhiYWE4YjE3ZmI3Mw==",
  "commit": {
    "author": {
      "name": "Jan Beulich",
      "email": "jbeulich@suse.com",
      "date": "2021-03-10T07:15:46Z"
    },
    "committer": {
      "name": "Jan Beulich",
      "email": "jbeulich@suse.com",
      "date": "2021-03-10T07:15:46Z"
    },
    "message": "x86: re-arrange order of decode for various VEX opcodes\n\nThe order of decodes influences the overall number of table entries.\nReduce table size quite a bit by first decoding few-alternatives\nattributes common to all valid leaves.",
    "tree": {
      "sha": "3757e7327725aa65b7b37b3027e03abed570f143",
      "url": "https://api.github.com/repos/bminor/binutils-gdb/git/trees/3757e7327725aa65b7b37b3027e03abed570f143"
    },
    "url": "https://api.github.com/repos/bminor/binutils-gdb/git/commits/14d10c6ccc9c4362d50fae61a9c48baa8b17fb73",
    "comment_count": 0,
    "verification": {
      "verified": false,
      "reason": "unsigned",
      "signature": null,
      "payload": null
    }
  },
  "url": "https://api.github.com/repos/bminor/binutils-gdb/commits/14d10c6ccc9c4362d50fae61a9c48baa8b17fb73",
  "html_url": "https://github.com/bminor/binutils-gdb/commit/14d10c6ccc9c4362d50fae61a9c48baa8b17fb73",
  "comments_url": "https://api.github.com/repos/bminor/binutils-gdb/commits/14d10c6ccc9c4362d50fae61a9c48baa8b17fb73/comments",
  "author": {
    "login": "jbeulich",
    "id": 5610135,
    "node_id": "MDQ6VXNlcjU2MTAxMzU=",
    "avatar_url": "https://avatars.githubusercontent.com/u/5610135?v=4",
    "gravatar_id": "",
    "url": "https://api.github.com/users/jbeulich",
    "html_url": "https://github.com/jbeulich",
    "followers_url": "https://api.github.com/users/jbeulich/followers",
    "following_url": "https://api.github.com/users/jbeulich/following{/other_user}",
    "gists_url": "https://api.github.com/users/jbeulich/gists{/gist_id}",
    "starred_url": "https://api.github.com/users/jbeulich/starred{/owner}{/repo}",
    "subscriptions_url": "https://api.github.com/users/jbeulich/subscriptions",
    "organizations_url": "https://api.github.com/users/jbeulich/orgs",
    "repos_url": "https://api.github.com/users/jbeulich/repos",
    "events_url": "https://api.github.com/users/jbeulich/events{/privacy}",
    "received_events_url": "https://api.github.com/users/jbeulich/received_events",
    "type": "User",
    "site_admin": false
  },
  "committer": {
    "login": "jbeulich",
    "id": 5610135,
    "node_id": "MDQ6VXNlcjU2MTAxMzU=",
    "avatar_url": "https://avatars.githubusercontent.com/u/5610135?v=4",
    "gravatar_id": "",
    "url": "https://api.github.com/users/jbeulich",
    "html_url": "https://github.com/jbeulich",
    "followers_url": "https://api.github.com/users/jbeulich/followers",
    "following_url": "https://api.github.com/users/jbeulich/following{/other_user}",
    "gists_url": "https://api.github.com/users/jbeulich/gists{/gist_id}",
    "starred_url": "https://api.github.com/users/jbeulich/starred{/owner}{/repo}",
    "subscriptions_url": "https://api.github.com/users/jbeulich/subscriptions",
    "organizations_url": "https://api.github.com/users/jbeulich/orgs",
    "repos_url": "https://api.github.com/users/jbeulich/repos",
    "events_url": "https://api.github.com/users/jbeulich/events{/privacy}",
    "received_events_url": "https://api.github.com/users/jbeulich/received_events",
    "type": "User",
    "site_admin": false
  },
  "parents": [
    {
      "sha": "00ec18756532dfb9039128364987fb1ea405beda",
      "url": "https://api.github.com/repos/bminor/binutils-gdb/commits/00ec18756532dfb9039128364987fb1ea405beda",
      "html_url": "https://github.com/bminor/binutils-gdb/commit/00ec18756532dfb9039128364987fb1ea405beda"
    }
  ],
  "stats": {
    "total": 258,
    "additions": 104,
    "deletions": 154
  },
  "files": [
    {
      "sha": "524af19a361460fd263bb3c42cae5e1fa33094b8",
      "filename": "opcodes/ChangeLog",
      "status": "modified",
      "additions": 34,
      "deletions": 0,
      "changes": 34,
      "blob_url": "https://github.com/bminor/binutils-gdb/blob/14d10c6ccc9c4362d50fae61a9c48baa8b17fb73/opcodes/ChangeLog",
      "raw_url": "https://github.com/bminor/binutils-gdb/raw/14d10c6ccc9c4362d50fae61a9c48baa8b17fb73/opcodes/ChangeLog",
      "contents_url": "https://api.github.com/repos/bminor/binutils-gdb/contents/opcodes/ChangeLog?ref=14d10c6ccc9c4362d50fae61a9c48baa8b17fb73",
      "patch": "@@ -1,3 +1,37 @@\n+2021-03-10  Jan Beulich  <jbeulich@suse.com>\n+\n+\t* opcodes/i386-dis.c (VEX_REG_0F71, VEX_REG_0F72, VEX_REG_0F73):\n+\tRename to REG_VEX_0F71_M_0, REG_VEX_0F72_M_0, and\n+\tREG_VEX_0F73_M_0 respectively.\n+\t(MOD_VEX_0F71_REG_2, MOD_VEX_0F71_REG_4, MOD_VEX_0F71_REG_6,\n+\tMOD_VEX_0F72_REG_2, MOD_VEX_0F72_REG_4, MOD_VEX_0F72_REG_6,\n+\tMOD_VEX_0F73_REG_2, MOD_VEX_0F73_REG_3, MOD_VEX_0F73_REG_6,\n+\tMOD_VEX_0F73_REG_7): Delete.\n+\t(MOD_VEX_0F71, MOD_VEX_0F72, MOD_VEX_0F73): New.\n+\t(PREFIX_VEX_0F38F5, PREFIX_VEX_0F38F6, PREFIX_VEX_0F38F7,\n+\tPREFIX_VEX_0F3AF0): Rename to PREFIX_VEX_0F38F5_L_0,\n+\tPREFIX_VEX_0F38F6_L_0, PREFIX_VEX_0F38F7_L_0,\n+\tPREFIX_VEX_0F3AF0_L_0 respectively.\n+\t(VEX_LEN_0F38F3_R_1, VEX_LEN_0F38F3_R_2, VEX_LEN_0F38F3_R_3,\n+\tVEX_LEN_0F38F5_P_0, VEX_LEN_0F38F5_P_1, VEX_LEN_0F38F5_P_3,\n+\tVEX_LEN_0F38F6_P_3, VEX_LEN_0F38F7_P_0, VEX_LEN_0F38F7_P_1,\n+\tVEX_LEN_0F38F7_P_2, VEX_LEN_0F38F7_P_3): Delete.\n+\t(VEX_LEN_0F38F3, VEX_LEN_0F38F5, VEX_LEN_0F38F6,\n+\tVEX_LEN_0F38F7): New.\n+\t(VEX_LEN_0F3AF0_P_3): Rename to VEX_LEN_0F3AF0.\n+\t(reg_table): No longer link to mod_table[] for VEX opcodes 0F71,\n+\t0F72, and 0F73. No longer link to vex_len_table[] for opcode\n+\t0F38F3.\n+\t(prefix_table): No longer link to vex_len_table[] for opcodes\n+\t0F38F5, 0F38F6, 0F38F7, and 0F3AF0.\n+\t(vex_table): Link to mod_table[] for opcodes 0F71, 0F72, and\n+\t0F73. Link to vex_len_table[] for opcodes 0F38F3, 0F38F5,\n+\t0F38F6, 0F38F7, and 0F3AF0.\n+\t(vex_len_table): Link to reg_table[] for opcode 0F38F3. Link to\n+\tprefix_table[] for opcodes 0F38F5, 0F38F6, 0F38F7, and 0F3AF0.\n+\t(mod_table): Link to reg_table[] for VEX opcodes 0F71, 0F72, and\n+\t0F73.\n+\n 2021-03-10  Jan Beulich  <jbeulich@suse.com>\n \n \t* opcodes/i386-dis.c (REG_0F71, REG_0F72, REG_0F73): Rename to"
    },
    {
      "sha": "706ae0803d9b7624fff3c0642d53561997bca499",
      "filename": "opcodes/i386-dis.c",
      "status": "modified",
      "additions": 70,
      "deletions": 154,
      "changes": 224,
      "blob_url": "https://github.com/bminor/binutils-gdb/blob/14d10c6ccc9c4362d50fae61a9c48baa8b17fb73/opcodes/i386-dis.c",
      "raw_url": "https://github.com/bminor/binutils-gdb/raw/14d10c6ccc9c4362d50fae61a9c48baa8b17fb73/opcodes/i386-dis.c",
      "contents_url": "https://api.github.com/repos/bminor/binutils-gdb/contents/opcodes/i386-dis.c?ref=14d10c6ccc9c4362d50fae61a9c48baa8b17fb73",
      "patch": "@@ -701,12 +701,12 @@ enum\n   REG_0FAE,\n   REG_0FBA,\n   REG_0FC7,\n-  REG_VEX_0F71,\n-  REG_VEX_0F72,\n-  REG_VEX_0F73,\n+  REG_VEX_0F71_M_0,\n+  REG_VEX_0F72_M_0,\n+  REG_VEX_0F73_M_0,\n   REG_VEX_0FAE,\n   REG_VEX_0F3849_X86_64_P_0_W_0_M_1,\n-  REG_VEX_0F38F3,\n+  REG_VEX_0F38F3_L_0,\n \n   REG_0FXOP_09_01_L_0,\n   REG_0FXOP_09_02_L_0,\n@@ -832,16 +832,9 @@ enum\n   MOD_VEX_W_1_0F4B_P_0_LEN_1,\n   MOD_VEX_W_0_0F4B_P_2_LEN_1,\n   MOD_VEX_0F50,\n-  MOD_VEX_0F71_REG_2,\n-  MOD_VEX_0F71_REG_4,\n-  MOD_VEX_0F71_REG_6,\n-  MOD_VEX_0F72_REG_2,\n-  MOD_VEX_0F72_REG_4,\n-  MOD_VEX_0F72_REG_6,\n-  MOD_VEX_0F73_REG_2,\n-  MOD_VEX_0F73_REG_3,\n-  MOD_VEX_0F73_REG_6,\n-  MOD_VEX_0F73_REG_7,\n+  MOD_VEX_0F71,\n+  MOD_VEX_0F72,\n+  MOD_VEX_0F73,\n   MOD_VEX_W_0_0F91_P_0_LEN_0,\n   MOD_VEX_W_1_0F91_P_0_LEN_0,\n   MOD_VEX_W_0_0F91_P_2_LEN_0,\n@@ -1080,10 +1073,10 @@ enum\n   PREFIX_VEX_0F384B_X86_64,\n   PREFIX_VEX_0F385C_X86_64,\n   PREFIX_VEX_0F385E_X86_64,\n-  PREFIX_VEX_0F38F5,\n-  PREFIX_VEX_0F38F6,\n-  PREFIX_VEX_0F38F7,\n-  PREFIX_VEX_0F3AF0,\n+  PREFIX_VEX_0F38F5_L_0,\n+  PREFIX_VEX_0F38F6_L_0,\n+  PREFIX_VEX_0F38F7_L_0,\n+  PREFIX_VEX_0F3AF0_L_0,\n \n   PREFIX_EVEX_0F10,\n   PREFIX_EVEX_0F11,\n@@ -1296,17 +1289,10 @@ enum\n   VEX_LEN_0F385E_X86_64_P_3_W_0_M_0,\n   VEX_LEN_0F38DB,\n   VEX_LEN_0F38F2,\n-  VEX_LEN_0F38F3_R_1,\n-  VEX_LEN_0F38F3_R_2,\n-  VEX_LEN_0F38F3_R_3,\n-  VEX_LEN_0F38F5_P_0,\n-  VEX_LEN_0F38F5_P_1,\n-  VEX_LEN_0F38F5_P_3,\n-  VEX_LEN_0F38F6_P_3,\n-  VEX_LEN_0F38F7_P_0,\n-  VEX_LEN_0F38F7_P_1,\n-  VEX_LEN_0F38F7_P_2,\n-  VEX_LEN_0F38F7_P_3,\n+  VEX_LEN_0F38F3,\n+  VEX_LEN_0F38F5,\n+  VEX_LEN_0F38F6,\n+  VEX_LEN_0F38F7,\n   VEX_LEN_0F3A00,\n   VEX_LEN_0F3A01,\n   VEX_LEN_0F3A06,\n@@ -1332,7 +1318,7 @@ enum\n   VEX_LEN_0F3A62,\n   VEX_LEN_0F3A63,\n   VEX_LEN_0F3ADF,\n-  VEX_LEN_0F3AF0_P_3,\n+  VEX_LEN_0F3AF0,\n   VEX_LEN_0FXOP_08_85,\n   VEX_LEN_0FXOP_08_86,\n   VEX_LEN_0FXOP_08_87,\n@@ -3013,36 +2999,36 @@ static const struct dis386 reg_table[][8] = {\n     { MOD_TABLE (MOD_0FC7_REG_6) },\n     { MOD_TABLE (MOD_0FC7_REG_7) },\n   },\n-  /* REG_VEX_0F71 */\n+  /* REG_VEX_0F71_M_0 */\n   {\n     { Bad_Opcode },\n     { Bad_Opcode },\n-    { MOD_TABLE (MOD_VEX_0F71_REG_2) },\n+    { \"vpsrlw\",\t\t{ Vex, XS, Ib }, PREFIX_DATA },\n     { Bad_Opcode },\n-    { MOD_TABLE (MOD_VEX_0F71_REG_4) },\n+    { \"vpsraw\",\t\t{ Vex, XS, Ib }, PREFIX_DATA },\n     { Bad_Opcode },\n-    { MOD_TABLE (MOD_VEX_0F71_REG_6) },\n+    { \"vpsllw\",\t\t{ Vex, XS, Ib }, PREFIX_DATA },\n   },\n-  /* REG_VEX_0F72 */\n+  /* REG_VEX_0F72_M_0 */\n   {\n     { Bad_Opcode },\n     { Bad_Opcode },\n-    { MOD_TABLE (MOD_VEX_0F72_REG_2) },\n+    { \"vpsrld\",\t\t{ Vex, XS, Ib }, PREFIX_DATA },\n     { Bad_Opcode },\n-    { MOD_TABLE (MOD_VEX_0F72_REG_4) },\n+    { \"vpsrad\",\t\t{ Vex, XS, Ib }, PREFIX_DATA },\n     { Bad_Opcode },\n-    { MOD_TABLE (MOD_VEX_0F72_REG_6) },\n+    { \"vpslld\",\t\t{ Vex, XS, Ib }, PREFIX_DATA },\n   },\n-  /* REG_VEX_0F73 */\n+  /* REG_VEX_0F73_M_0 */\n   {\n     { Bad_Opcode },\n     { Bad_Opcode },\n-    { MOD_TABLE (MOD_VEX_0F73_REG_2) },\n-    { MOD_TABLE (MOD_VEX_0F73_REG_3) },\n+    { \"vpsrlq\",\t\t{ Vex, XS, Ib }, PREFIX_DATA },\n+    { \"vpsrldq\",\t{ Vex, XS, Ib }, PREFIX_DATA },\n     { Bad_Opcode },\n     { Bad_Opcode },\n-    { MOD_TABLE (MOD_VEX_0F73_REG_6) },\n-    { MOD_TABLE (MOD_VEX_0F73_REG_7) },\n+    { \"vpsllq\",\t\t{ Vex, XS, Ib }, PREFIX_DATA },\n+    { \"vpslldq\",\t{ Vex, XS, Ib }, PREFIX_DATA },\n   },\n   /* REG_VEX_0FAE */\n   {\n@@ -3055,12 +3041,12 @@ static const struct dis386 reg_table[][8] = {\n   {\n     { RM_TABLE (RM_VEX_0F3849_X86_64_P_0_W_0_M_1_R_0) },\n   },\n-  /* REG_VEX_0F38F3 */\n+  /* REG_VEX_0F38F3_L_0 */\n   {\n     { Bad_Opcode },\n-    { VEX_LEN_TABLE (VEX_LEN_0F38F3_R_1) },\n-    { VEX_LEN_TABLE (VEX_LEN_0F38F3_R_2) },\n-    { VEX_LEN_TABLE (VEX_LEN_0F38F3_R_3) },\n+    { \"blsrS\",\t\t{ VexGdq, Edq }, PREFIX_OPCODE },\n+    { \"blsmskS\",\t{ VexGdq, Edq }, PREFIX_OPCODE },\n+    { \"blsiS\",\t\t{ VexGdq, Edq }, PREFIX_OPCODE },\n   },\n   /* REG_0FXOP_09_01_L_0 */\n   {\n@@ -4102,36 +4088,36 @@ static const struct dis386 prefix_table[][4] = {\n     { VEX_W_TABLE (VEX_W_0F385E_X86_64_P_3) },\n   },\n \n-  /* PREFIX_VEX_0F38F5 */\n+  /* PREFIX_VEX_0F38F5_L_0 */\n   {\n-    { VEX_LEN_TABLE (VEX_LEN_0F38F5_P_0) },\n-    { VEX_LEN_TABLE (VEX_LEN_0F38F5_P_1) },\n+    { \"bzhiS\",\t\t{ Gdq, Edq, VexGdq }, 0 },\n+    { \"pextS\",\t\t{ Gdq, VexGdq, Edq }, 0 },\n     { Bad_Opcode },\n-    { VEX_LEN_TABLE (VEX_LEN_0F38F5_P_3) },\n+    { \"pdepS\",\t\t{ Gdq, VexGdq, Edq }, 0 },\n   },\n \n-  /* PREFIX_VEX_0F38F6 */\n+  /* PREFIX_VEX_0F38F6_L_0 */\n   {\n     { Bad_Opcode },\n     { Bad_Opcode },\n     { Bad_Opcode },\n-    { VEX_LEN_TABLE (VEX_LEN_0F38F6_P_3) },\n+    { \"mulxS\",\t\t{ Gdq, VexGdq, Edq }, 0 },\n   },\n \n-  /* PREFIX_VEX_0F38F7 */\n+  /* PREFIX_VEX_0F38F7_L_0 */\n   {\n-    { VEX_LEN_TABLE (VEX_LEN_0F38F7_P_0) },\n-    { VEX_LEN_TABLE (VEX_LEN_0F38F7_P_1) },\n-    { VEX_LEN_TABLE (VEX_LEN_0F38F7_P_2) },\n-    { VEX_LEN_TABLE (VEX_LEN_0F38F7_P_3) },\n+    { \"bextrS\",\t\t{ Gdq, Edq, VexGdq }, 0 },\n+    { \"sarxS\",\t\t{ Gdq, Edq, VexGdq }, 0 },\n+    { \"shlxS\",\t\t{ Gdq, Edq, VexGdq }, 0 },\n+    { \"shrxS\",\t\t{ Gdq, Edq, VexGdq }, 0 },\n   },\n \n-  /* PREFIX_VEX_0F3AF0 */\n+  /* PREFIX_VEX_0F3AF0_L_0 */\n   {\n     { Bad_Opcode },\n     { Bad_Opcode },\n     { Bad_Opcode },\n-    { VEX_LEN_TABLE (VEX_LEN_0F3AF0_P_3) },\n+    { \"rorxS\",\t\t{ Gdq, Edq, Ib }, 0 },\n   },\n \n #include \"i386-dis-evex-prefix.h\"\n@@ -6012,9 +5998,9 @@ static const struct dis386 vex_table[][256] = {\n     { PREFIX_TABLE (PREFIX_VEX_0F6F) },\n     /* 70 */\n     { PREFIX_TABLE (PREFIX_VEX_0F70) },\n-    { REG_TABLE (REG_VEX_0F71) },\n-    { REG_TABLE (REG_VEX_0F72) },\n-    { REG_TABLE (REG_VEX_0F73) },\n+    { MOD_TABLE (MOD_VEX_0F71) },\n+    { MOD_TABLE (MOD_VEX_0F72) },\n+    { MOD_TABLE (MOD_VEX_0F73) },\n     { \"vpcmpeqb\",\t{ XM, Vex, EXx }, PREFIX_DATA },\n     { \"vpcmpeqw\",\t{ XM, Vex, EXx }, PREFIX_DATA },\n     { \"vpcmpeqd\",\t{ XM, Vex, EXx }, PREFIX_DATA },\n@@ -6449,11 +6435,11 @@ static const struct dis386 vex_table[][256] = {\n     { Bad_Opcode },\n     { Bad_Opcode },\n     { VEX_LEN_TABLE (VEX_LEN_0F38F2) },\n-    { REG_TABLE (REG_VEX_0F38F3) },\n+    { VEX_LEN_TABLE (VEX_LEN_0F38F3) },\n     { Bad_Opcode },\n-    { PREFIX_TABLE (PREFIX_VEX_0F38F5) },\n-    { PREFIX_TABLE (PREFIX_VEX_0F38F6) },\n-    { PREFIX_TABLE (PREFIX_VEX_0F38F7) },\n+    { VEX_LEN_TABLE (VEX_LEN_0F38F5) },\n+    { VEX_LEN_TABLE (VEX_LEN_0F38F6) },\n+    { VEX_LEN_TABLE (VEX_LEN_0F38F7) },\n     /* f8 */\n     { Bad_Opcode },\n     { Bad_Opcode },\n@@ -6737,7 +6723,7 @@ static const struct dis386 vex_table[][256] = {\n     { Bad_Opcode },\n     { Bad_Opcode },\n     /* f0 */\n-    { PREFIX_TABLE (PREFIX_VEX_0F3AF0) },\n+    { VEX_LEN_TABLE (VEX_LEN_0F3AF0) },\n     { Bad_Opcode },\n     { Bad_Opcode },\n     { Bad_Opcode },\n@@ -7094,59 +7080,24 @@ static const struct dis386 vex_len_table[][2] = {\n     { \"andnS\",\t\t{ Gdq, VexGdq, Edq }, PREFIX_OPCODE },\n   },\n \n-  /* VEX_LEN_0F38F3_R_1 */\n-  {\n-    { \"blsrS\",\t\t{ VexGdq, Edq }, PREFIX_OPCODE },\n-  },\n-\n-  /* VEX_LEN_0F38F3_R_2 */\n-  {\n-    { \"blsmskS\",\t{ VexGdq, Edq }, PREFIX_OPCODE },\n-  },\n-\n-  /* VEX_LEN_0F38F3_R_3 */\n-  {\n-    { \"blsiS\",\t\t{ VexGdq, Edq }, PREFIX_OPCODE },\n-  },\n-\n-  /* VEX_LEN_0F38F5_P_0 */\n-  {\n-    { \"bzhiS\",\t\t{ Gdq, Edq, VexGdq }, 0 },\n-  },\n-\n-  /* VEX_LEN_0F38F5_P_1 */\n-  {\n-    { \"pextS\",\t\t{ Gdq, VexGdq, Edq }, 0 },\n-  },\n-\n-  /* VEX_LEN_0F38F5_P_3 */\n-  {\n-    { \"pdepS\",\t\t{ Gdq, VexGdq, Edq }, 0 },\n-  },\n-\n-  /* VEX_LEN_0F38F6_P_3 */\n+  /* VEX_LEN_0F38F3 */\n   {\n-    { \"mulxS\",\t\t{ Gdq, VexGdq, Edq }, 0 },\n+    { REG_TABLE(REG_VEX_0F38F3_L_0) },\n   },\n \n-  /* VEX_LEN_0F38F7_P_0 */\n+  /* VEX_LEN_0F38F5 */\n   {\n-    { \"bextrS\",\t\t{ Gdq, Edq, VexGdq }, 0 },\n+    { PREFIX_TABLE(PREFIX_VEX_0F38F5_L_0) },\n   },\n \n-  /* VEX_LEN_0F38F7_P_1 */\n+  /* VEX_LEN_0F38F6 */\n   {\n-    { \"sarxS\",\t\t{ Gdq, Edq, VexGdq }, 0 },\n+    { PREFIX_TABLE(PREFIX_VEX_0F38F6_L_0) },\n   },\n \n-  /* VEX_LEN_0F38F7_P_2 */\n+  /* VEX_LEN_0F38F7 */\n   {\n-    { \"shlxS\",\t\t{ Gdq, Edq, VexGdq }, 0 },\n-  },\n-\n-  /* VEX_LEN_0F38F7_P_3 */\n-  {\n-    { \"shrxS\",\t\t{ Gdq, Edq, VexGdq }, 0 },\n+    { PREFIX_TABLE(PREFIX_VEX_0F38F7_L_0) },\n   },\n \n   /* VEX_LEN_0F3A00 */\n@@ -7282,9 +7233,9 @@ static const struct dis386 vex_len_table[][2] = {\n     { \"vaeskeygenassist\", { XM, EXx, Ib }, PREFIX_DATA },\n   },\n \n-  /* VEX_LEN_0F3AF0_P_3 */\n+  /* VEX_LEN_0F3AF0 */\n   {\n-    { \"rorxS\",\t\t{ Gdq, Edq, Ib }, 0 },\n+    { PREFIX_TABLE (PREFIX_VEX_0F3AF0_L_0) },\n   },\n \n   /* VEX_LEN_0FXOP_08_85 */\n@@ -8625,54 +8576,19 @@ static const struct dis386 mod_table[][2] = {\n     { \"vmovmskpX\",\t{ Gdq, XS }, PREFIX_OPCODE },\n   },\n   {\n-    /* MOD_VEX_0F71_REG_2 */\n-    { Bad_Opcode },\n-    { \"vpsrlw\",\t\t{ Vex, XS, Ib }, PREFIX_DATA },\n-  },\n-  {\n-    /* MOD_VEX_0F71_REG_4 */\n+    /* MOD_VEX_0F71 */\n     { Bad_Opcode },\n-    { \"vpsraw\",\t\t{ Vex, XS, Ib }, PREFIX_DATA },\n+    { REG_TABLE (REG_VEX_0F71_M_0) },\n   },\n   {\n-    /* MOD_VEX_0F71_REG_6 */\n+    /* MOD_VEX_0F72 */\n     { Bad_Opcode },\n-    { \"vpsllw\",\t\t{ Vex, XS, Ib }, PREFIX_DATA },\n-  },\n-  {\n-    /* MOD_VEX_0F72_REG_2 */\n-    { Bad_Opcode },\n-    { \"vpsrld\",\t\t{ Vex, XS, Ib }, PREFIX_DATA },\n+    { REG_TABLE (REG_VEX_0F72_M_0) },\n   },\n   {\n-    /* MOD_VEX_0F72_REG_4 */\n+    /* MOD_VEX_0F73 */\n     { Bad_Opcode },\n-    { \"vpsrad\",\t\t{ Vex, XS, Ib }, PREFIX_DATA },\n-  },\n-  {\n-    /* MOD_VEX_0F72_REG_6 */\n-    { Bad_Opcode },\n-    { \"vpslld\",\t\t{ Vex, XS, Ib }, PREFIX_DATA },\n-  },\n-  {\n-    /* MOD_VEX_0F73_REG_2 */\n-    { Bad_Opcode },\n-    { \"vpsrlq\",\t\t{ Vex, XS, Ib }, PREFIX_DATA },\n-  },\n-  {\n-    /* MOD_VEX_0F73_REG_3 */\n-    { Bad_Opcode },\n-    { \"vpsrldq\",\t{ Vex, XS, Ib }, PREFIX_DATA },\n-  },\n-  {\n-    /* MOD_VEX_0F73_REG_6 */\n-    { Bad_Opcode },\n-    { \"vpsllq\",\t\t{ Vex, XS, Ib }, PREFIX_DATA },\n-  },\n-  {\n-    /* MOD_VEX_0F73_REG_7 */\n-    { Bad_Opcode },\n-    { \"vpslldq\",\t{ Vex, XS, Ib }, PREFIX_DATA },\n+    { REG_TABLE (REG_VEX_0F73_M_0) },\n   },\n   {\n     /* MOD_VEX_W_0_0F91_P_0_LEN_0 */"
    }
  ]
}