{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1696618706719 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 32-bit " "Running Quartus II 32-bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1696618706719 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Oct 06 15:58:26 2023 " "Processing started: Fri Oct 06 15:58:26 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1696618706719 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1696618706719 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off flipflopd -c flipflopd " "Command: quartus_map --read_settings_files=on --write_settings_files=off flipflopd -c flipflopd" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1696618706719 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1696618706927 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fulladder.vhd 2 1 " "Found 2 design units, including 1 entities, in source file fulladder.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 fulladder-RTL " "Found design unit 1: fulladder-RTL" {  } { { "fulladder.vhd" "" { Text "C:/Users/Dell/Desktop/UFMG/labsd/aula 8/aula8_fa2/fulladder.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1696618707260 ""} { "Info" "ISGN_ENTITY_NAME" "1 fulladder " "Found entity 1: fulladder" {  } { { "fulladder.vhd" "" { Text "C:/Users/Dell/Desktop/UFMG/labsd/aula 8/aula8_fa2/fulladder.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1696618707260 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1696618707260 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "flipflopd.vhd 2 1 " "Found 2 design units, including 1 entities, in source file flipflopd.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 flipflopd-behavioral " "Found design unit 1: flipflopd-behavioral" {  } { { "flipflopd.vhd" "" { Text "C:/Users/Dell/Desktop/UFMG/labsd/aula 8/aula8_fa2/flipflopd.vhd" 9 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1696618707260 ""} { "Info" "ISGN_ENTITY_NAME" "1 flipflopd " "Found entity 1: flipflopd" {  } { { "flipflopd.vhd" "" { Text "C:/Users/Dell/Desktop/UFMG/labsd/aula 8/aula8_fa2/flipflopd.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1696618707260 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1696618707260 ""}
{ "Error" "EVRFX_VHDL_READ_FROM_OUT" "Q flipflopd.vhd(25) " "VHDL Interface Declaration error in flipflopd.vhd(25): interface object \"Q\" of mode out cannot be read. Change object mode to buffer." {  } { { "flipflopd.vhd" "" { Text "C:/Users/Dell/Desktop/UFMG/labsd/aula 8/aula8_fa2/flipflopd.vhd" 25 0 0 } }  } 0 10309 "VHDL Interface Declaration error in %2!s!: interface object \"%1!s!\" of mode out cannot be read. Change object mode to buffer." 0 0 "Quartus II" 0 -1 1696618707260 ""}
{ "Error" "EVRFX_VHDL_FORMAL_PORT_AND_ACTUAL_PORT_INCOMPATIBLE" "Cin in Q out flipflopd.vhd(25) " "VHDL error at flipflopd.vhd(25): actual port \"Q\" of mode \"out\" cannot be associated with formal port \"Cin\" of mode \"in\"" {  } { { "flipflopd.vhd" "" { Text "C:/Users/Dell/Desktop/UFMG/labsd/aula 8/aula8_fa2/flipflopd.vhd" 25 0 0 } }  } 0 10577 "VHDL error at %5!s!: actual port \"%3!s!\" of mode \"%4!s!\" cannot be associated with formal port \"%1!s!\" of mode \"%2!s!\"" 0 0 "Quartus II" 0 -1 1696618707260 ""}
{ "Error" "EVRFX_VHDL_OBJECT_OF_MODE_OUT_CANNOT_BE_READ" "Q flipflopd.vhd(25) " "VHDL error at flipflopd.vhd(25): can't read value of interface object \"Q\" of mode OUT" {  } { { "flipflopd.vhd" "" { Text "C:/Users/Dell/Desktop/UFMG/labsd/aula 8/aula8_fa2/flipflopd.vhd" 25 0 0 } }  } 0 10600 "VHDL error at %2!s!: can't read value of interface object \"%1!s!\" of mode OUT" 0 0 "Quartus II" 0 -1 1696618707260 ""}
{ "Error" "EVRFX_VHDL_FORMAL_PORT_AND_ACTUAL_PORT_INCOMPATIBLE" "Cout out D in flipflopd.vhd(25) " "VHDL error at flipflopd.vhd(25): actual port \"D\" of mode \"in\" cannot be associated with formal port \"Cout\" of mode \"out\"" {  } { { "flipflopd.vhd" "" { Text "C:/Users/Dell/Desktop/UFMG/labsd/aula 8/aula8_fa2/flipflopd.vhd" 25 0 0 } }  } 0 10577 "VHDL error at %5!s!: actual port \"%3!s!\" of mode \"%4!s!\" cannot be associated with formal port \"%1!s!\" of mode \"%2!s!\"" 0 0 "Quartus II" 0 -1 1696618707260 ""}
{ "Error" "EVRFX_VHDL_OBJECT_OF_MODE_IN_CANNOT_BE_UPDATED" "D flipflopd.vhd(25) " "VHDL error at flipflopd.vhd(25): can't update value of interface object \"D\" of mode IN" {  } { { "flipflopd.vhd" "" { Text "C:/Users/Dell/Desktop/UFMG/labsd/aula 8/aula8_fa2/flipflopd.vhd" 25 0 0 } }  } 0 10599 "VHDL error at %2!s!: can't update value of interface object \"%1!s!\" of mode IN" 0 0 "Quartus II" 0 -1 1696618707260 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 5 s 1  Quartus II 32-bit " "Quartus II 32-bit Analysis & Synthesis was unsuccessful. 5 errors, 1 warning" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "378 " "Peak virtual memory: 378 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1696618707339 ""} { "Error" "EQEXE_END_BANNER_TIME" "Fri Oct 06 15:58:27 2023 " "Processing ended: Fri Oct 06 15:58:27 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1696618707339 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1696618707339 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:00 " "Total CPU time (on all processors): 00:00:00" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1696618707339 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1696618707339 ""}
{ "Error" "EFLOW_ERROR_COUNT" "Full Compilation 7 s 1  " "Quartus II Full Compilation was unsuccessful. 7 errors, 1 warning" {  } {  } 0 293001 "Quartus II %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1696618707923 ""}
