// Seed: 477053368
module module_0 (
    input tri1 id_0,
    input supply1 id_1
);
  assign id_3[1>=1'b0] = id_1;
  wire id_4;
  always @(*) $display(1'b0);
endmodule
module module_1 (
    input tri id_0,
    input tri1 id_1,
    input logic id_2,
    input wor id_3,
    input tri id_4,
    input supply1 id_5
);
  module_0(
      id_3, id_0
  );
  assign id_7 = id_2;
  always @(id_5) begin
    id_7 <= 1;
    id_7 = id_7;
  end
endmodule
