"D:/efinity/bin/efx_map" --project "final_project_en_design" --write-efx-verilog "C:/Users/user/Desktop/son_final proje/outflow/final_project_en_design.map.v" --write-premap-module "C:/Users/user/Desktop/son_final proje/outflow/final_project_en_design.elab.vdb" --binary-db "C:/Users/user/Desktop/son_final proje/final_project_en_design.vdb" --device "T8F81" --family "Trion" --mode "speed" --max_ram "-1" --max_mult "-1" --infer-clk-enable "3" --infer-sync-set-reset "1" --fanout-limit "0" --bram_output_regs_packing "1" --retiming "1" --seq_opt "1" --blast_const_operand_adders "1" --mult_input_regs_packing "1" --mult_output_regs_packing "1" --veri_option "verilog_mode=verilog_2k,vhdl_mode=vhdl_2008" --work-dir "C:/Users/user/Desktop/son_final proje/work_syn" --output-dir "C:/Users/user/Desktop/son_final proje/outflow" --project-xml "C:/Users/user/Desktop/son_final proje/final_project_en_design.xml" --I "C:/Users/user/Desktop/son_final proje"