// Seed: 3329741100
module module_0 (
    output supply0 id_0,
    output wand id_1,
    input wor id_2,
    input wire id_3,
    output wire id_4,
    input tri0 id_5,
    output supply1 id_6,
    output wand id_7,
    input tri id_8,
    input tri1 id_9
);
  always @(id_5 < id_2 * id_9 - 1, negedge 1 or posedge 1) begin
    id_4 = id_5 ? 1 : id_8;
  end
  wire id_11;
  assign id_7 = 1;
endmodule
module module_1 (
    output tri id_0,
    output wor id_1,
    output tri1 id_2,
    output supply0 id_3,
    output supply1 id_4,
    input wand id_5,
    input supply1 id_6,
    output supply0 id_7,
    input supply1 id_8,
    output tri id_9,
    output wand id_10,
    input supply1 id_11,
    input wand id_12,
    output wire id_13,
    input wand id_14,
    input tri id_15
);
  wire id_17;
  module_0(
      id_0, id_10, id_6, id_5, id_1, id_5, id_13, id_1, id_8, id_15
  );
endmodule
