 
****************************************
Report : timing
        -path full
        -delay max
        -nworst 10
        -max_paths 10
Design : SEC_DAEC_decoder
Version: Q-2019.12-SP5-5
Date   : Sun Sep 17 23:45:46 2023
****************************************

Operating Conditions: SSGWC0P9V125C   Library: um28nchslogl35hsl140f_ssgwc0p9v125c
Wire Load Model Mode: enclosed

  Startpoint: codeword[24]
              (input port clocked by vclk)
  Endpoint: message[30]
            (output port clocked by vclk)
  Path Group: vclk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SEC_DAEC_decoder   ZeroWLM               um28nchslogl35hsl140f_ssgwc0p9v125c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock vclk (rise edge)                   0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  codeword[24] (in)                        0.00       0.00 r
  U1486/X (STP_INV_18)                     0.01       0.01 f
  U1149/X (STP_EO3_3)                      0.07       0.08 f
  U1564/X (STP_EN3_3)                      0.06       0.15 f
  U1563/X (STP_EN3_3)                      0.07       0.22 r
  U1406/X (STP_INV_11)                     0.02       0.24 f
  U1362/X (STP_NR2_G_12)                   0.02       0.27 r
  U1208/X (STP_AOI31_2)                    0.03       0.30 f
  U1338/X (STP_AOI31_4)                    0.02       0.32 r
  U1428/X (STP_AOI211_G_4)                 0.02       0.34 f
  U1703/X (STP_ND4_MM_8)                   0.03       0.37 r
  U1411/X (STP_BUF_S_12)                   0.03       0.40 r
  U1541/X (STP_ND2_S_10)                   0.01       0.41 f
  U1049/X (STP_NR3_G_2)                    0.02       0.43 r
  U999/X (STP_AOI22_3)                     0.02       0.45 f
  U1765/X (STP_EN2_S_2)                    0.04       0.49 r
  message[30] (out)                        0.00       0.49 r
  data arrival time                                   0.49

  clock vclk (rise edge)                   0.40       0.40
  clock network delay (ideal)              0.00       0.40
  output external delay                    0.00       0.40
  data required time                                  0.40
  -----------------------------------------------------------
  data required time                                  0.40
  data arrival time                                  -0.49
  -----------------------------------------------------------
  slack (VIOLATED)                                   -0.09


  Startpoint: codeword[24]
              (input port clocked by vclk)
  Endpoint: message[32]
            (output port clocked by vclk)
  Path Group: vclk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SEC_DAEC_decoder   ZeroWLM               um28nchslogl35hsl140f_ssgwc0p9v125c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock vclk (rise edge)                   0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  codeword[24] (in)                        0.00       0.00 r
  U1486/X (STP_INV_18)                     0.01       0.01 f
  U1149/X (STP_EO3_3)                      0.07       0.08 f
  U1564/X (STP_EN3_3)                      0.06       0.15 f
  U1563/X (STP_EN3_3)                      0.07       0.22 r
  U1406/X (STP_INV_11)                     0.02       0.24 f
  U1362/X (STP_NR2_G_12)                   0.02       0.27 r
  U1208/X (STP_AOI31_2)                    0.03       0.30 f
  U1338/X (STP_AOI31_4)                    0.02       0.32 r
  U1428/X (STP_AOI211_G_4)                 0.02       0.34 f
  U1703/X (STP_ND4_MM_8)                   0.03       0.37 r
  U1411/X (STP_BUF_S_12)                   0.03       0.40 r
  U1559/X (STP_ND3_16)                     0.03       0.43 f
  U1221/X (STP_INV_6)                      0.01       0.44 r
  U1163/X (STP_AOI22_4)                    0.01       0.45 f
  U1340/X (STP_EN2_S_2)                    0.04       0.49 r
  message[32] (out)                        0.00       0.49 r
  data arrival time                                   0.49

  clock vclk (rise edge)                   0.40       0.40
  clock network delay (ideal)              0.00       0.40
  output external delay                    0.00       0.40
  data required time                                  0.40
  -----------------------------------------------------------
  data required time                                  0.40
  data arrival time                                  -0.49
  -----------------------------------------------------------
  slack (VIOLATED)                                   -0.09


  Startpoint: codeword[24]
              (input port clocked by vclk)
  Endpoint: message[30]
            (output port clocked by vclk)
  Path Group: vclk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SEC_DAEC_decoder   ZeroWLM               um28nchslogl35hsl140f_ssgwc0p9v125c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock vclk (rise edge)                   0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  codeword[24] (in)                        0.00       0.00 r
  U1486/X (STP_INV_18)                     0.01       0.01 f
  U1149/X (STP_EO3_3)                      0.07       0.08 f
  U1564/X (STP_EN3_3)                      0.06       0.15 f
  U1563/X (STP_EN3_3)                      0.07       0.22 f
  U1406/X (STP_INV_11)                     0.02       0.24 r
  U1362/X (STP_NR2_G_12)                   0.02       0.26 f
  U1295/X (STP_INV_18)                     0.01       0.27 r
  U872/X (STP_NR2_G_2)                     0.01       0.28 f
  U1084/X (STP_NR2_S_3)                    0.01       0.29 r
  U1113/X (STP_AOI21B_2)                   0.02       0.31 f
  U1007/X (STP_AOI211_3)                   0.02       0.33 r
  U1135/X (STP_ND2_S_5)                    0.01       0.34 f
  U1489/X (STP_NR3_G_4)                    0.03       0.37 r
  U1640/X (STP_ND2_S_10)                   0.02       0.39 f
  U775/X (STP_INV_4)                       0.01       0.40 r
  U1200/X (STP_NR2_G_6)                    0.01       0.41 f
  U1281/X (STP_NR2_6)                      0.02       0.42 r
  U754/X (STP_INV_2)                       0.01       0.44 f
  U999/X (STP_AOI22_3)                     0.01       0.45 r
  U1765/X (STP_EN2_S_2)                    0.04       0.49 f
  message[30] (out)                        0.00       0.49 f
  data arrival time                                   0.49

  clock vclk (rise edge)                   0.40       0.40
  clock network delay (ideal)              0.00       0.40
  output external delay                    0.00       0.40
  data required time                                  0.40
  -----------------------------------------------------------
  data required time                                  0.40
  data arrival time                                  -0.49
  -----------------------------------------------------------
  slack (VIOLATED)                                   -0.09


  Startpoint: codeword[24]
              (input port clocked by vclk)
  Endpoint: message[30]
            (output port clocked by vclk)
  Path Group: vclk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SEC_DAEC_decoder   ZeroWLM               um28nchslogl35hsl140f_ssgwc0p9v125c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock vclk (rise edge)                   0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  codeword[24] (in)                        0.00       0.00 r
  U1486/X (STP_INV_18)                     0.01       0.01 f
  U1149/X (STP_EO3_3)                      0.07       0.08 f
  U1564/X (STP_EN3_3)                      0.06       0.15 f
  U1563/X (STP_EN3_3)                      0.07       0.22 f
  U1406/X (STP_INV_11)                     0.02       0.24 r
  U1016/X (STP_INV_S_14)                   0.01       0.26 f
  U1605/X (STP_NR2_G_16)                   0.01       0.27 r
  U866/X (STP_NR2_1P5)                     0.01       0.28 f
  U1084/X (STP_NR2_S_3)                    0.01       0.29 r
  U1113/X (STP_AOI21B_2)                   0.02       0.31 f
  U1007/X (STP_AOI211_3)                   0.02       0.33 r
  U1135/X (STP_ND2_S_5)                    0.01       0.34 f
  U1489/X (STP_NR3_G_4)                    0.03       0.37 r
  U1640/X (STP_ND2_S_10)                   0.02       0.39 f
  U775/X (STP_INV_4)                       0.01       0.40 r
  U1200/X (STP_NR2_G_6)                    0.01       0.41 f
  U1281/X (STP_NR2_6)                      0.02       0.42 r
  U754/X (STP_INV_2)                       0.01       0.44 f
  U999/X (STP_AOI22_3)                     0.01       0.45 r
  U1765/X (STP_EN2_S_2)                    0.04       0.49 f
  message[30] (out)                        0.00       0.49 f
  data arrival time                                   0.49

  clock vclk (rise edge)                   0.40       0.40
  clock network delay (ideal)              0.00       0.40
  output external delay                    0.00       0.40
  data required time                                  0.40
  -----------------------------------------------------------
  data required time                                  0.40
  data arrival time                                  -0.49
  -----------------------------------------------------------
  slack (VIOLATED)                                   -0.09


  Startpoint: codeword[24]
              (input port clocked by vclk)
  Endpoint: message[30]
            (output port clocked by vclk)
  Path Group: vclk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SEC_DAEC_decoder   ZeroWLM               um28nchslogl35hsl140f_ssgwc0p9v125c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock vclk (rise edge)                   0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  codeword[24] (in)                        0.00       0.00 r
  U1486/X (STP_INV_18)                     0.01       0.01 f
  U1149/X (STP_EO3_3)                      0.07       0.08 f
  U1564/X (STP_EN3_3)                      0.06       0.15 f
  U1563/X (STP_EN3_3)                      0.07       0.22 r
  U1406/X (STP_INV_11)                     0.02       0.24 f
  U1362/X (STP_NR2_G_12)                   0.02       0.27 r
  U1208/X (STP_AOI31_2)                    0.03       0.30 f
  U1338/X (STP_AOI31_4)                    0.02       0.32 r
  U1428/X (STP_AOI211_G_4)                 0.02       0.34 f
  U1703/X (STP_ND4_MM_8)                   0.03       0.37 r
  U1411/X (STP_BUF_S_12)                   0.03       0.40 r
  U1541/X (STP_ND2_S_10)                   0.01       0.41 f
  U1049/X (STP_NR3_G_2)                    0.02       0.43 r
  U999/X (STP_AOI22_3)                     0.02       0.45 f
  U1765/X (STP_EN2_S_2)                    0.04       0.49 r
  message[30] (out)                        0.00       0.49 r
  data arrival time                                   0.49

  clock vclk (rise edge)                   0.40       0.40
  clock network delay (ideal)              0.00       0.40
  output external delay                    0.00       0.40
  data required time                                  0.40
  -----------------------------------------------------------
  data required time                                  0.40
  data arrival time                                  -0.49
  -----------------------------------------------------------
  slack (VIOLATED)                                   -0.09


  Startpoint: codeword[24]
              (input port clocked by vclk)
  Endpoint: message[30]
            (output port clocked by vclk)
  Path Group: vclk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SEC_DAEC_decoder   ZeroWLM               um28nchslogl35hsl140f_ssgwc0p9v125c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock vclk (rise edge)                   0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  codeword[24] (in)                        0.00       0.00 r
  U1486/X (STP_INV_18)                     0.01       0.01 f
  U1149/X (STP_EO3_3)                      0.07       0.08 f
  U1564/X (STP_EN3_3)                      0.06       0.15 f
  U1563/X (STP_EN3_3)                      0.07       0.22 r
  U1406/X (STP_INV_11)                     0.02       0.24 f
  U1362/X (STP_NR2_G_12)                   0.02       0.26 r
  U1208/X (STP_AOI31_2)                    0.03       0.30 f
  U1338/X (STP_AOI31_4)                    0.02       0.32 r
  U1428/X (STP_AOI211_G_4)                 0.02       0.34 f
  U1703/X (STP_ND4_MM_8)                   0.03       0.37 r
  U1411/X (STP_BUF_S_12)                   0.03       0.40 r
  U1541/X (STP_ND2_S_10)                   0.01       0.41 f
  U1049/X (STP_NR3_G_2)                    0.02       0.43 r
  U999/X (STP_AOI22_3)                     0.02       0.45 f
  U1765/X (STP_EN2_S_2)                    0.04       0.49 r
  message[30] (out)                        0.00       0.49 r
  data arrival time                                   0.49

  clock vclk (rise edge)                   0.40       0.40
  clock network delay (ideal)              0.00       0.40
  output external delay                    0.00       0.40
  data required time                                  0.40
  -----------------------------------------------------------
  data required time                                  0.40
  data arrival time                                  -0.49
  -----------------------------------------------------------
  slack (VIOLATED)                                   -0.09


  Startpoint: codeword[24]
              (input port clocked by vclk)
  Endpoint: message[32]
            (output port clocked by vclk)
  Path Group: vclk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SEC_DAEC_decoder   ZeroWLM               um28nchslogl35hsl140f_ssgwc0p9v125c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock vclk (rise edge)                   0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  codeword[24] (in)                        0.00       0.00 r
  U1486/X (STP_INV_18)                     0.01       0.01 f
  U1149/X (STP_EO3_3)                      0.07       0.08 f
  U1564/X (STP_EN3_3)                      0.06       0.15 f
  U1563/X (STP_EN3_3)                      0.07       0.22 r
  U1406/X (STP_INV_11)                     0.02       0.24 f
  U1362/X (STP_NR2_G_12)                   0.02       0.27 r
  U1208/X (STP_AOI31_2)                    0.03       0.30 f
  U1338/X (STP_AOI31_4)                    0.02       0.32 r
  U1428/X (STP_AOI211_G_4)                 0.02       0.34 f
  U1703/X (STP_ND4_MM_8)                   0.03       0.37 r
  U1411/X (STP_BUF_S_12)                   0.03       0.40 r
  U1559/X (STP_ND3_16)                     0.03       0.43 f
  U1221/X (STP_INV_6)                      0.01       0.44 r
  U1163/X (STP_AOI22_4)                    0.01       0.45 f
  U1340/X (STP_EN2_S_2)                    0.04       0.49 r
  message[32] (out)                        0.00       0.49 r
  data arrival time                                   0.49

  clock vclk (rise edge)                   0.40       0.40
  clock network delay (ideal)              0.00       0.40
  output external delay                    0.00       0.40
  data required time                                  0.40
  -----------------------------------------------------------
  data required time                                  0.40
  data arrival time                                  -0.49
  -----------------------------------------------------------
  slack (VIOLATED)                                   -0.09


  Startpoint: codeword[24]
              (input port clocked by vclk)
  Endpoint: message[30]
            (output port clocked by vclk)
  Path Group: vclk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SEC_DAEC_decoder   ZeroWLM               um28nchslogl35hsl140f_ssgwc0p9v125c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock vclk (rise edge)                   0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  codeword[24] (in)                        0.00       0.00 r
  U1486/X (STP_INV_18)                     0.01       0.01 f
  U1149/X (STP_EO3_3)                      0.07       0.08 f
  U1564/X (STP_EN3_3)                      0.06       0.15 f
  U1563/X (STP_EN3_3)                      0.07       0.22 r
  U1406/X (STP_INV_11)                     0.02       0.24 f
  U1362/X (STP_NR2_G_12)                   0.02       0.27 r
  U1208/X (STP_AOI31_2)                    0.03       0.30 f
  U1338/X (STP_AOI31_4)                    0.02       0.32 r
  U1428/X (STP_AOI211_G_4)                 0.02       0.34 f
  U1703/X (STP_ND4_MM_8)                   0.03       0.37 r
  U1411/X (STP_BUF_S_12)                   0.03       0.40 r
  U1541/X (STP_ND2_S_10)                   0.01       0.41 f
  U1049/X (STP_NR3_G_2)                    0.02       0.43 r
  U999/X (STP_AOI22_3)                     0.02       0.45 f
  U1765/X (STP_EN2_S_2)                    0.04       0.49 r
  message[30] (out)                        0.00       0.49 r
  data arrival time                                   0.49

  clock vclk (rise edge)                   0.40       0.40
  clock network delay (ideal)              0.00       0.40
  output external delay                    0.00       0.40
  data required time                                  0.40
  -----------------------------------------------------------
  data required time                                  0.40
  data arrival time                                  -0.49
  -----------------------------------------------------------
  slack (VIOLATED)                                   -0.09


  Startpoint: codeword[24]
              (input port clocked by vclk)
  Endpoint: message[32]
            (output port clocked by vclk)
  Path Group: vclk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SEC_DAEC_decoder   ZeroWLM               um28nchslogl35hsl140f_ssgwc0p9v125c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock vclk (rise edge)                   0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  codeword[24] (in)                        0.00       0.00 r
  U1486/X (STP_INV_18)                     0.01       0.01 f
  U1149/X (STP_EO3_3)                      0.07       0.08 f
  U1564/X (STP_EN3_3)                      0.06       0.15 f
  U1563/X (STP_EN3_3)                      0.07       0.22 r
  U1406/X (STP_INV_11)                     0.02       0.24 f
  U1362/X (STP_NR2_G_12)                   0.02       0.27 r
  U1208/X (STP_AOI31_2)                    0.03       0.30 f
  U1338/X (STP_AOI31_4)                    0.02       0.32 r
  U1428/X (STP_AOI211_G_4)                 0.02       0.34 f
  U1703/X (STP_ND4_MM_8)                   0.03       0.37 r
  U1411/X (STP_BUF_S_12)                   0.03       0.40 r
  U1559/X (STP_ND3_16)                     0.03       0.43 f
  U1221/X (STP_INV_6)                      0.01       0.44 r
  U1163/X (STP_AOI22_4)                    0.01       0.45 f
  U1340/X (STP_EN2_S_2)                    0.04       0.49 r
  message[32] (out)                        0.00       0.49 r
  data arrival time                                   0.49

  clock vclk (rise edge)                   0.40       0.40
  clock network delay (ideal)              0.00       0.40
  output external delay                    0.00       0.40
  data required time                                  0.40
  -----------------------------------------------------------
  data required time                                  0.40
  data arrival time                                  -0.49
  -----------------------------------------------------------
  slack (VIOLATED)                                   -0.09


  Startpoint: codeword[24]
              (input port clocked by vclk)
  Endpoint: message[30]
            (output port clocked by vclk)
  Path Group: vclk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SEC_DAEC_decoder   ZeroWLM               um28nchslogl35hsl140f_ssgwc0p9v125c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock vclk (rise edge)                   0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  codeword[24] (in)                        0.00       0.00 r
  U1486/X (STP_INV_18)                     0.01       0.01 f
  U1149/X (STP_EO3_3)                      0.07       0.08 f
  U1564/X (STP_EN3_3)                      0.06       0.15 f
  U1563/X (STP_EN3_3)                      0.07       0.22 f
  U1406/X (STP_INV_11)                     0.02       0.24 r
  U1016/X (STP_INV_S_14)                   0.01       0.26 f
  U1605/X (STP_NR2_G_16)                   0.01       0.27 r
  U1003/X (STP_AN2_24)                     0.03       0.30 r
  U867/X (STP_INV_11)                      0.01       0.31 f
  U1137/X (STP_NR2_8)                      0.01       0.31 r
  U1533/X (STP_INV_3P5)                    0.01       0.32 f
  U1422/X (STP_AOI21_4)                    0.01       0.33 r
  U781/X (STP_NR2_G_2P5)                   0.01       0.34 f
  U1703/X (STP_ND4_MM_8)                   0.03       0.37 r
  U1411/X (STP_BUF_S_12)                   0.03       0.40 r
  U1541/X (STP_ND2_S_10)                   0.01       0.41 f
  U1049/X (STP_NR3_G_2)                    0.02       0.43 r
  U999/X (STP_AOI22_3)                     0.02       0.45 f
  U1765/X (STP_EN2_S_2)                    0.04       0.49 r
  message[30] (out)                        0.00       0.49 r
  data arrival time                                   0.49

  clock vclk (rise edge)                   0.40       0.40
  clock network delay (ideal)              0.00       0.40
  output external delay                    0.00       0.40
  data required time                                  0.40
  -----------------------------------------------------------
  data required time                                  0.40
  data arrival time                                  -0.49
  -----------------------------------------------------------
  slack (VIOLATED)                                   -0.09


1
