{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1686672337414 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 21.1.1 Build 850 06/23/2022 SJ Standard Edition " "Version 21.1.1 Build 850 06/23/2022 SJ Standard Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1686672337415 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Jun 13 18:05:37 2023 " "Processing started: Tue Jun 13 18:05:37 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1686672337415 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686672337415 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off quartus_compile -c quartus_compile " "Command: quartus_map --read_settings_files=on --write_settings_files=off quartus_compile -c quartus_compile" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686672337415 ""}
{ "Info" "IQEXE_INI_FILE" "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/atax/test-fpga.prj/quartus/quartus.ini " "Using INI file C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/atax/test-fpga.prj/quartus/quartus.ini" {  } {  } 0 0 "Using INI file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686672337415 ""}
{ "Info" "IQCU_OPT_MODE_DESCRIPTION" "High Performance Effort timing performance increased compilation time " "High Performance Effort optimization mode selected -- timing performance will be prioritized at the potential cost of increased compilation time" {  } {  } 0 16303 "%1!s! optimization mode selected -- %2!s! will be prioritized at the potential cost of %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1686672338108 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1686672338261 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1686672338262 ""}
{ "Info" "ISGN_START_ELABORATION_QSYS" "atax.qsys " "Elaborating Platform Designer system entity \"atax.qsys\"" {  } {  } 0 12248 "Elaborating Platform Designer system entity \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686672354201 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2023.06.13.18:06:00 Progress: Loading atax/atax.qsys " "2023.06.13.18:06:00 Progress: Loading atax/atax.qsys" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686672360273 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2023.06.13.18:06:00 Progress: Reading input file " "2023.06.13.18:06:00 Progress: Reading input file" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686672360942 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2023.06.13.18:06:01 Progress: Adding atax_internal_inst \[atax_internal 1.0\] " "2023.06.13.18:06:01 Progress: Adding atax_internal_inst \[atax_internal 1.0\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686672361035 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2023.06.13.18:06:02 Progress: Parameterizing module atax_internal_inst " "2023.06.13.18:06:02 Progress: Parameterizing module atax_internal_inst" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686672362115 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2023.06.13.18:06:02 Progress: Building connections " "2023.06.13.18:06:02 Progress: Building connections" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686672362119 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2023.06.13.18:06:02 Progress: Parameterizing connections " "2023.06.13.18:06:02 Progress: Parameterizing connections" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686672362119 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2023.06.13.18:06:02 Progress: Validating " "2023.06.13.18:06:02 Progress: Validating" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686672362141 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2023.06.13.18:06:02 Progress: Done reading input file " "2023.06.13.18:06:02 Progress: Done reading input file" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686672362244 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Atax: Generating atax \"atax\" for QUARTUS_SYNTH " "Atax: Generating atax \"atax\" for QUARTUS_SYNTH" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686672363558 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Atax_internal_inst: \"atax\" instantiated atax_internal \"atax_internal_inst\" " "Atax_internal_inst: \"atax\" instantiated atax_internal \"atax_internal_inst\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686672370418 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Atax: Done \"atax\" with 2 modules, 291 files " "Atax: Done \"atax\" with 2 modules, 291 files" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686672370841 ""}
{ "Info" "ISGN_END_ELABORATION_QSYS" "atax.qsys " "Finished elaborating Platform Designer system entity \"atax.qsys\"" {  } {  } 0 12249 "Finished elaborating Platform Designer system entity \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686672371952 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "quartus_compile.sv 1 1 " "Found 1 design units, including 1 entities, in source file quartus_compile.sv" { { "Info" "ISGN_ENTITY_NAME" "1 quartus_compile " "Found entity 1: quartus_compile" {  } { { "quartus_compile.sv" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/atax/test-fpga.prj/quartus/quartus_compile.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686672372863 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686672372863 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/atax/atax.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/atax/atax.v" { { "Info" "ISGN_ENTITY_NAME" "1 atax " "Found entity 1: atax" {  } { { "db/ip/atax/atax.v" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/atax/test-fpga.prj/quartus/db/ip/atax/atax.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686672372947 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686672372947 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/atax/submodules/acl_aligned_burst_coalesced_lsu.v 6 6 " "Found 6 design units, including 6 entities, in source file db/ip/atax/submodules/acl_aligned_burst_coalesced_lsu.v" { { "Info" "ISGN_ENTITY_NAME" "1 acl_aligned_burst_coalesced_lsu " "Found entity 1: acl_aligned_burst_coalesced_lsu" {  } { { "db/ip/atax/submodules/acl_aligned_burst_coalesced_lsu.v" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/atax/test-fpga.prj/quartus/db/ip/atax/submodules/acl_aligned_burst_coalesced_lsu.v" 65 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686672373013 ""} { "Info" "ISGN_ENTITY_NAME" "2 avalon_interface " "Found entity 2: avalon_interface" {  } { { "db/ip/atax/submodules/acl_aligned_burst_coalesced_lsu.v" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/atax/test-fpga.prj/quartus/db/ip/atax/submodules/acl_aligned_burst_coalesced_lsu.v" 310 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686672373013 ""} { "Info" "ISGN_ENTITY_NAME" "3 valid_generator " "Found entity 3: valid_generator" {  } { { "db/ip/atax/submodules/acl_aligned_burst_coalesced_lsu.v" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/atax/test-fpga.prj/quartus/db/ip/atax/submodules/acl_aligned_burst_coalesced_lsu.v" 496 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686672373013 ""} { "Info" "ISGN_ENTITY_NAME" "4 acl_lsu_buffers " "Found entity 4: acl_lsu_buffers" {  } { { "db/ip/atax/submodules/acl_aligned_burst_coalesced_lsu.v" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/atax/test-fpga.prj/quartus/db/ip/atax/submodules/acl_aligned_burst_coalesced_lsu.v" 563 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686672373013 ""} { "Info" "ISGN_ENTITY_NAME" "5 acl_burst_coalescer " "Found entity 5: acl_burst_coalescer" {  } { { "db/ip/atax/submodules/acl_aligned_burst_coalesced_lsu.v" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/atax/test-fpga.prj/quartus/db/ip/atax/submodules/acl_aligned_burst_coalesced_lsu.v" 767 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686672373013 ""} { "Info" "ISGN_ENTITY_NAME" "6 acl_registered_comparison " "Found entity 6: acl_registered_comparison" {  } { { "db/ip/atax/submodules/acl_aligned_burst_coalesced_lsu.v" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/atax/test-fpga.prj/quartus/db/ip/atax/submodules/acl_aligned_burst_coalesced_lsu.v" 1186 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686672373013 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686672373013 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/atax/submodules/acl_altera_syncram_wrapped.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/atax/submodules/acl_altera_syncram_wrapped.sv" { { "Info" "ISGN_ENTITY_NAME" "1 acl_altera_syncram_wrapped " "Found entity 1: acl_altera_syncram_wrapped" {  } { { "db/ip/atax/submodules/acl_altera_syncram_wrapped.sv" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/atax/test-fpga.prj/quartus/db/ip/atax/submodules/acl_altera_syncram_wrapped.sv" 94 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686672373052 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686672373052 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/atax/submodules/acl_arb2.v 3 3 " "Found 3 design units, including 3 entities, in source file db/ip/atax/submodules/acl_arb2.v" { { "Info" "ISGN_ENTITY_NAME" "1 acl_arb2 " "Found entity 1: acl_arb2" {  } { { "db/ip/atax/submodules/acl_arb2.v" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/atax/test-fpga.prj/quartus/db/ip/atax/submodules/acl_arb2.v" 20 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686672373114 ""} { "Info" "ISGN_ENTITY_NAME" "2 acl_arb_pipeline_reg " "Found entity 2: acl_arb_pipeline_reg" {  } { { "db/ip/atax/submodules/acl_arb2.v" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/atax/test-fpga.prj/quartus/db/ip/atax/submodules/acl_arb2.v" 343 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686672373114 ""} { "Info" "ISGN_ENTITY_NAME" "3 acl_arb_staging_reg " "Found entity 3: acl_arb_staging_reg" {  } { { "db/ip/atax/submodules/acl_arb2.v" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/atax/test-fpga.prj/quartus/db/ip/atax/submodules/acl_arb2.v" 427 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686672373114 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686672373114 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/atax/submodules/acl_arb_intf.v 2 2 " "Found 2 design units, including 2 entities, in source file db/ip/atax/submodules/acl_arb_intf.v" { { "Info" "ISGN_ENTITY_NAME" "1 acl_arb_data " "Found entity 1: acl_arb_data" {  } { { "db/ip/atax/submodules/acl_arb_intf.v" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/atax/test-fpga.prj/quartus/db/ip/atax/submodules/acl_arb_intf.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686672373132 ""} { "Info" "ISGN_ENTITY_NAME" "2 acl_arb_intf " "Found entity 2: acl_arb_intf" {  } { { "db/ip/atax/submodules/acl_arb_intf.v" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/atax/test-fpga.prj/quartus/db/ip/atax/submodules/acl_arb_intf.v" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686672373132 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686672373132 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/atax/submodules/acl_avm_to_ic.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/atax/submodules/acl_avm_to_ic.v" { { "Info" "ISGN_ENTITY_NAME" "1 acl_avm_to_ic " "Found entity 1: acl_avm_to_ic" {  } { { "db/ip/atax/submodules/acl_avm_to_ic.v" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/atax/test-fpga.prj/quartus/db/ip/atax/submodules/acl_avm_to_ic.v" 19 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686672373150 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686672373150 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/atax/submodules/acl_data_fifo.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/atax/submodules/acl_data_fifo.v" { { "Info" "ISGN_ENTITY_NAME" "1 acl_data_fifo " "Found entity 1: acl_data_fifo" {  } { { "db/ip/atax/submodules/acl_data_fifo.v" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/atax/test-fpga.prj/quartus/db/ip/atax/submodules/acl_data_fifo.v" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686672373164 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686672373164 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/atax/submodules/acl_debug_mem.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/atax/submodules/acl_debug_mem.v" { { "Info" "ISGN_ENTITY_NAME" "1 acl_debug_mem " "Found entity 1: acl_debug_mem" {  } { { "db/ip/atax/submodules/acl_debug_mem.v" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/atax/test-fpga.prj/quartus/db/ip/atax/submodules/acl_debug_mem.v" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686672373169 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686672373169 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/atax/submodules/acl_dspba_buffer.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/atax/submodules/acl_dspba_buffer.v" { { "Info" "ISGN_ENTITY_NAME" "1 acl_dspba_buffer " "Found entity 1: acl_dspba_buffer" {  } { { "db/ip/atax/submodules/acl_dspba_buffer.v" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/atax/test-fpga.prj/quartus/db/ip/atax/submodules/acl_dspba_buffer.v" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686672373176 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686672373176 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/atax/submodules/acl_dspba_valid_fifo_counter.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/atax/submodules/acl_dspba_valid_fifo_counter.v" { { "Info" "ISGN_ENTITY_NAME" "1 acl_dspba_valid_fifo_counter " "Found entity 1: acl_dspba_valid_fifo_counter" {  } { { "db/ip/atax/submodules/acl_dspba_valid_fifo_counter.v" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/atax/test-fpga.prj/quartus/db/ip/atax/submodules/acl_dspba_valid_fifo_counter.v" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686672373180 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686672373180 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/atax/submodules/acl_ecc_decoder.sv 2 2 " "Found 2 design units, including 2 entities, in source file db/ip/atax/submodules/acl_ecc_decoder.sv" { { "Info" "ISGN_ENTITY_NAME" "1 acl_ecc_decoder " "Found entity 1: acl_ecc_decoder" {  } { { "db/ip/atax/submodules/acl_ecc_decoder.sv" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/atax/test-fpga.prj/quartus/db/ip/atax/submodules/acl_ecc_decoder.sv" 71 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686672373207 ""} { "Info" "ISGN_ENTITY_NAME" "2 secded_decoder " "Found entity 2: secded_decoder" {  } { { "db/ip/atax/submodules/acl_ecc_decoder.sv" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/atax/test-fpga.prj/quartus/db/ip/atax/submodules/acl_ecc_decoder.sv" 209 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686672373207 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686672373207 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/atax/submodules/acl_ecc_encoder.sv 2 2 " "Found 2 design units, including 2 entities, in source file db/ip/atax/submodules/acl_ecc_encoder.sv" { { "Info" "ISGN_ENTITY_NAME" "1 acl_ecc_encoder " "Found entity 1: acl_ecc_encoder" {  } { { "db/ip/atax/submodules/acl_ecc_encoder.sv" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/atax/test-fpga.prj/quartus/db/ip/atax/submodules/acl_ecc_encoder.sv" 70 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686672373232 ""} { "Info" "ISGN_ENTITY_NAME" "2 secded_encoder " "Found entity 2: secded_encoder" {  } { { "db/ip/atax/submodules/acl_ecc_encoder.sv" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/atax/test-fpga.prj/quartus/db/ip/atax/submodules/acl_ecc_encoder.sv" 171 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686672373232 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686672373232 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/atax/submodules/acl_ecc_pkg.sv 1 0 " "Found 1 design units, including 0 entities, in source file db/ip/atax/submodules/acl_ecc_pkg.sv" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 acl_ecc_pkg (SystemVerilog) (atax) " "Found design unit 1: acl_ecc_pkg (SystemVerilog) (atax)" {  } { { "db/ip/atax/submodules/acl_ecc_pkg.sv" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/atax/test-fpga.prj/quartus/db/ip/atax/submodules/acl_ecc_pkg.sv" 28 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686672373241 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686672373241 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/atax/submodules/acl_enable_sink.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/atax/submodules/acl_enable_sink.v" { { "Info" "ISGN_ENTITY_NAME" "1 acl_enable_sink " "Found entity 1: acl_enable_sink" {  } { { "db/ip/atax/submodules/acl_enable_sink.v" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/atax/test-fpga.prj/quartus/db/ip/atax/submodules/acl_enable_sink.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686672373246 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686672373246 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/atax/submodules/acl_fanout_pipeline.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/atax/submodules/acl_fanout_pipeline.sv" { { "Info" "ISGN_ENTITY_NAME" "1 acl_fanout_pipeline " "Found entity 1: acl_fanout_pipeline" {  } { { "db/ip/atax/submodules/acl_fanout_pipeline.sv" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/atax/test-fpga.prj/quartus/db/ip/atax/submodules/acl_fanout_pipeline.sv" 25 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686672373255 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686672373255 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/atax/submodules/acl_ffwddst.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/atax/submodules/acl_ffwddst.sv" { { "Info" "ISGN_ENTITY_NAME" "1 acl_ffwddst " "Found entity 1: acl_ffwddst" {  } { { "db/ip/atax/submodules/acl_ffwddst.sv" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/atax/test-fpga.prj/quartus/db/ip/atax/submodules/acl_ffwddst.sv" 31 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686672373301 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686672373301 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/atax/submodules/acl_ffwdsrc.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/atax/submodules/acl_ffwdsrc.v" { { "Info" "ISGN_ENTITY_NAME" "1 acl_ffwdsrc " "Found entity 1: acl_ffwdsrc" {  } { { "db/ip/atax/submodules/acl_ffwdsrc.v" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/atax/test-fpga.prj/quartus/db/ip/atax/submodules/acl_ffwdsrc.v" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686672373346 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686672373346 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/atax/submodules/acl_fifo.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/atax/submodules/acl_fifo.v" { { "Info" "ISGN_ENTITY_NAME" "1 acl_fifo " "Found entity 1: acl_fifo" {  } { { "db/ip/atax/submodules/acl_fifo.v" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/atax/test-fpga.prj/quartus/db/ip/atax/submodules/acl_fifo.v" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686672373386 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686672373386 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/atax/submodules/acl_fifo_stall_valid_lookahead.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/atax/submodules/acl_fifo_stall_valid_lookahead.sv" { { "Info" "ISGN_ENTITY_NAME" "1 acl_fifo_stall_valid_lookahead " "Found entity 1: acl_fifo_stall_valid_lookahead" {  } { { "db/ip/atax/submodules/acl_fifo_stall_valid_lookahead.sv" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/atax/test-fpga.prj/quartus/db/ip/atax/submodules/acl_fifo_stall_valid_lookahead.sv" 27 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686672373434 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686672373434 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/atax/submodules/acl_high_speed_fifo.sv 2 2 " "Found 2 design units, including 2 entities, in source file db/ip/atax/submodules/acl_high_speed_fifo.sv" { { "Info" "ISGN_ENTITY_NAME" "1 acl_high_speed_fifo " "Found entity 1: acl_high_speed_fifo" {  } { { "db/ip/atax/submodules/acl_high_speed_fifo.sv" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/atax/test-fpga.prj/quartus/db/ip/atax/submodules/acl_high_speed_fifo.sv" 148 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686672373473 ""} { "Info" "ISGN_ENTITY_NAME" "2 scfifo_to_acl_high_speed_fifo " "Found entity 2: scfifo_to_acl_high_speed_fifo" {  } { { "db/ip/atax/submodules/acl_high_speed_fifo.sv" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/atax/test-fpga.prj/quartus/db/ip/atax/submodules/acl_high_speed_fifo.sv" 1304 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686672373473 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686672373473 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/atax/submodules/acl_ic_agent_endpoint.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/atax/submodules/acl_ic_agent_endpoint.v" { { "Info" "ISGN_ENTITY_NAME" "1 acl_ic_agent_endpoint " "Found entity 1: acl_ic_agent_endpoint" {  } { { "db/ip/atax/submodules/acl_ic_agent_endpoint.v" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/atax/test-fpga.prj/quartus/db/ip/atax/submodules/acl_ic_agent_endpoint.v" 24 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686672373490 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686672373490 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/atax/submodules/acl_ic_agent_rrp.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/atax/submodules/acl_ic_agent_rrp.v" { { "Info" "ISGN_ENTITY_NAME" "1 acl_ic_agent_rrp " "Found entity 1: acl_ic_agent_rrp" {  } { { "db/ip/atax/submodules/acl_ic_agent_rrp.v" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/atax/test-fpga.prj/quartus/db/ip/atax/submodules/acl_ic_agent_rrp.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686672373514 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686672373514 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/atax/submodules/acl_ic_agent_wrp.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/atax/submodules/acl_ic_agent_wrp.v" { { "Info" "ISGN_ENTITY_NAME" "1 acl_ic_agent_wrp " "Found entity 1: acl_ic_agent_wrp" {  } { { "db/ip/atax/submodules/acl_ic_agent_wrp.v" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/atax/test-fpga.prj/quartus/db/ip/atax/submodules/acl_ic_agent_wrp.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686672373518 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686672373518 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "ID id acl_ic_host_endpoint.v(35) " "Verilog HDL Declaration information at acl_ic_host_endpoint.v(35): object \"ID\" differs only in case from object \"id\" in the same scope" {  } { { "db/ip/atax/submodules/acl_ic_host_endpoint.v" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/atax/test-fpga.prj/quartus/db/ip/atax/submodules/acl_ic_host_endpoint.v" 35 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1686672373520 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/atax/submodules/acl_ic_host_endpoint.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/atax/submodules/acl_ic_host_endpoint.v" { { "Info" "ISGN_ENTITY_NAME" "1 acl_ic_host_endpoint " "Found entity 1: acl_ic_host_endpoint" {  } { { "db/ip/atax/submodules/acl_ic_host_endpoint.v" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/atax/test-fpga.prj/quartus/db/ip/atax/submodules/acl_ic_host_endpoint.v" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686672373521 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686672373521 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/atax/submodules/acl_ic_intf.v 3 3 " "Found 3 design units, including 3 entities, in source file db/ip/atax/submodules/acl_ic_intf.v" { { "Info" "ISGN_ENTITY_NAME" "1 acl_ic_wrp_intf " "Found entity 1: acl_ic_wrp_intf" {  } { { "db/ip/atax/submodules/acl_ic_intf.v" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/atax/test-fpga.prj/quartus/db/ip/atax/submodules/acl_ic_intf.v" 19 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686672373525 ""} { "Info" "ISGN_ENTITY_NAME" "2 acl_ic_rrp_intf " "Found entity 2: acl_ic_rrp_intf" {  } { { "db/ip/atax/submodules/acl_ic_intf.v" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/atax/test-fpga.prj/quartus/db/ip/atax/submodules/acl_ic_intf.v" 27 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686672373525 ""} { "Info" "ISGN_ENTITY_NAME" "3 acl_ic_host_intf " "Found entity 3: acl_ic_host_intf" {  } { { "db/ip/atax/submodules/acl_ic_intf.v" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/atax/test-fpga.prj/quartus/db/ip/atax/submodules/acl_ic_intf.v" 37 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686672373525 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686672373525 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/atax/submodules/acl_ic_to_avm.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/atax/submodules/acl_ic_to_avm.v" { { "Info" "ISGN_ENTITY_NAME" "1 acl_ic_to_avm " "Found entity 1: acl_ic_to_avm" {  } { { "db/ip/atax/submodules/acl_ic_to_avm.v" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/atax/test-fpga.prj/quartus/db/ip/atax/submodules/acl_ic_to_avm.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686672373532 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686672373532 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/atax/submodules/acl_latency_one_ram_fifo.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/atax/submodules/acl_latency_one_ram_fifo.sv" { { "Info" "ISGN_ENTITY_NAME" "1 acl_latency_one_ram_fifo " "Found entity 1: acl_latency_one_ram_fifo" {  } { { "db/ip/atax/submodules/acl_latency_one_ram_fifo.sv" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/atax/test-fpga.prj/quartus/db/ip/atax/submodules/acl_latency_one_ram_fifo.sv" 119 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686672373555 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686672373555 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/atax/submodules/acl_latency_zero_ram_fifo.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/atax/submodules/acl_latency_zero_ram_fifo.sv" { { "Info" "ISGN_ENTITY_NAME" "1 acl_latency_zero_ram_fifo " "Found entity 1: acl_latency_zero_ram_fifo" {  } { { "db/ip/atax/submodules/acl_latency_zero_ram_fifo.sv" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/atax/test-fpga.prj/quartus/db/ip/atax/submodules/acl_latency_zero_ram_fifo.sv" 56 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686672373589 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686672373589 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/atax/submodules/acl_lfsr.sv 3 3 " "Found 3 design units, including 3 entities, in source file db/ip/atax/submodules/acl_lfsr.sv" { { "Info" "ISGN_ENTITY_NAME" "1 acl_lfsr " "Found entity 1: acl_lfsr" {  } { { "db/ip/atax/submodules/acl_lfsr.sv" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/atax/test-fpga.prj/quartus/db/ip/atax/submodules/acl_lfsr.sv" 41 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686672373625 ""} { "Info" "ISGN_ENTITY_NAME" "2 galois_lfsr " "Found entity 2: galois_lfsr" {  } { { "db/ip/atax/submodules/acl_lfsr.sv" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/atax/test-fpga.prj/quartus/db/ip/atax/submodules/acl_lfsr.sv" 1621 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686672373625 ""} { "Info" "ISGN_ENTITY_NAME" "3 fibonacci_lfsr " "Found entity 3: fibonacci_lfsr" {  } { { "db/ip/atax/submodules/acl_lfsr.sv" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/atax/test-fpga.prj/quartus/db/ip/atax/submodules/acl_lfsr.sv" 1682 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686672373625 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686672373625 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/atax/submodules/acl_ll_fifo.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/atax/submodules/acl_ll_fifo.v" { { "Info" "ISGN_ENTITY_NAME" "1 acl_ll_fifo " "Found entity 1: acl_ll_fifo" {  } { { "db/ip/atax/submodules/acl_ll_fifo.v" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/atax/test-fpga.prj/quartus/db/ip/atax/submodules/acl_ll_fifo.v" 27 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686672373642 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686672373642 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/atax/submodules/acl_ll_ram_fifo.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/atax/submodules/acl_ll_ram_fifo.v" { { "Info" "ISGN_ENTITY_NAME" "1 acl_ll_ram_fifo " "Found entity 1: acl_ll_ram_fifo" {  } { { "db/ip/atax/submodules/acl_ll_ram_fifo.v" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/atax/test-fpga.prj/quartus/db/ip/atax/submodules/acl_ll_ram_fifo.v" 30 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686672373647 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686672373647 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/atax/submodules/acl_loop_limiter.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/atax/submodules/acl_loop_limiter.v" { { "Info" "ISGN_ENTITY_NAME" "1 acl_loop_limiter " "Found entity 1: acl_loop_limiter" {  } { { "db/ip/atax/submodules/acl_loop_limiter.v" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/atax/test-fpga.prj/quartus/db/ip/atax/submodules/acl_loop_limiter.v" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686672373658 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686672373658 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/atax/submodules/acl_low_latency_fifo.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/atax/submodules/acl_low_latency_fifo.sv" { { "Info" "ISGN_ENTITY_NAME" "1 acl_low_latency_fifo " "Found entity 1: acl_low_latency_fifo" {  } { { "db/ip/atax/submodules/acl_low_latency_fifo.sv" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/atax/test-fpga.prj/quartus/db/ip/atax/submodules/acl_low_latency_fifo.sv" 86 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686672373700 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686672373700 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/atax/submodules/acl_mid_speed_fifo.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/atax/submodules/acl_mid_speed_fifo.sv" { { "Info" "ISGN_ENTITY_NAME" "1 acl_mid_speed_fifo " "Found entity 1: acl_mid_speed_fifo" {  } { { "db/ip/atax/submodules/acl_mid_speed_fifo.sv" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/atax/test-fpga.prj/quartus/db/ip/atax/submodules/acl_mid_speed_fifo.sv" 88 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686672373769 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686672373769 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/atax/submodules/acl_mlab_fifo.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/atax/submodules/acl_mlab_fifo.sv" { { "Info" "ISGN_ENTITY_NAME" "1 acl_mlab_fifo " "Found entity 1: acl_mlab_fifo" {  } { { "db/ip/atax/submodules/acl_mlab_fifo.sv" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/atax/test-fpga.prj/quartus/db/ip/atax/submodules/acl_mlab_fifo.sv" 35 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686672373817 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686672373817 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/atax/submodules/acl_parameter_assert.svh 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/atax/submodules/acl_parameter_assert.svh" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686672373822 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/atax/submodules/acl_pipeline.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/atax/submodules/acl_pipeline.v" { { "Info" "ISGN_ENTITY_NAME" "1 acl_pipeline " "Found entity 1: acl_pipeline" {  } { { "db/ip/atax/submodules/acl_pipeline.v" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/atax/test-fpga.prj/quartus/db/ip/atax/submodules/acl_pipeline.v" 27 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686672373830 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686672373830 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "POP_GARBAGE pop_garbage acl_pop.v(62) " "Verilog HDL Declaration information at acl_pop.v(62): object \"POP_GARBAGE\" differs only in case from object \"pop_garbage\" in the same scope" {  } { { "db/ip/atax/submodules/acl_pop.v" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/atax/test-fpga.prj/quartus/db/ip/atax/submodules/acl_pop.v" 62 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1686672373841 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/atax/submodules/acl_pop.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/atax/submodules/acl_pop.v" { { "Info" "ISGN_ENTITY_NAME" "1 acl_pop " "Found entity 1: acl_pop" {  } { { "db/ip/atax/submodules/acl_pop.v" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/atax/test-fpga.prj/quartus/db/ip/atax/submodules/acl_pop.v" 29 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686672373847 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686672373847 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "acl_push.v(147) " "Verilog HDL warning at acl_push.v(147): extended using \"x\" or \"z\"" {  } { { "db/ip/atax/submodules/acl_push.v" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/atax/test-fpga.prj/quartus/db/ip/atax/submodules/acl_push.v" 147 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1686672373863 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/atax/submodules/acl_push.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/atax/submodules/acl_push.v" { { "Info" "ISGN_ENTITY_NAME" "1 acl_push " "Found entity 1: acl_push" {  } { { "db/ip/atax/submodules/acl_push.v" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/atax/test-fpga.prj/quartus/db/ip/atax/submodules/acl_push.v" 35 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686672373865 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686672373865 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/atax/submodules/acl_reset_handler.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/atax/submodules/acl_reset_handler.sv" { { "Info" "ISGN_ENTITY_NAME" "1 acl_reset_handler " "Found entity 1: acl_reset_handler" {  } { { "db/ip/atax/submodules/acl_reset_handler.sv" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/atax/test-fpga.prj/quartus/db/ip/atax/submodules/acl_reset_handler.sv" 144 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686672373936 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686672373936 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/atax/submodules/acl_reset_wire.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/atax/submodules/acl_reset_wire.v" { { "Info" "ISGN_ENTITY_NAME" "1 acl_reset_wire " "Found entity 1: acl_reset_wire" {  } { { "db/ip/atax/submodules/acl_reset_wire.v" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/atax/test-fpga.prj/quartus/db/ip/atax/submodules/acl_reset_wire.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686672373960 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686672373960 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/atax/submodules/acl_scfifo_wrapped.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/atax/submodules/acl_scfifo_wrapped.sv" { { "Info" "ISGN_ENTITY_NAME" "1 acl_scfifo_wrapped " "Found entity 1: acl_scfifo_wrapped" {  } { { "db/ip/atax/submodules/acl_scfifo_wrapped.sv" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/atax/test-fpga.prj/quartus/db/ip/atax/submodules/acl_scfifo_wrapped.sv" 58 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686672374113 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686672374113 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/atax/submodules/acl_shift_register_no_reset.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/atax/submodules/acl_shift_register_no_reset.sv" { { "Info" "ISGN_ENTITY_NAME" "1 acl_shift_register_no_reset " "Found entity 1: acl_shift_register_no_reset" {  } { { "db/ip/atax/submodules/acl_shift_register_no_reset.sv" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/atax/test-fpga.prj/quartus/db/ip/atax/submodules/acl_shift_register_no_reset.sv" 20 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686672374189 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686672374189 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/atax/submodules/acl_staging_reg.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/atax/submodules/acl_staging_reg.v" { { "Info" "ISGN_ENTITY_NAME" "1 acl_staging_reg " "Found entity 1: acl_staging_reg" {  } { { "db/ip/atax/submodules/acl_staging_reg.v" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/atax/test-fpga.prj/quartus/db/ip/atax/submodules/acl_staging_reg.v" 26 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686672374220 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686672374220 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/atax/submodules/acl_std_synchronizer_nocut.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/atax/submodules/acl_std_synchronizer_nocut.v" { { "Info" "ISGN_ENTITY_NAME" "1 acl_std_synchronizer_nocut " "Found entity 1: acl_std_synchronizer_nocut" {  } { { "db/ip/atax/submodules/acl_std_synchronizer_nocut.v" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/atax/test-fpga.prj/quartus/db/ip/atax/submodules/acl_std_synchronizer_nocut.v" 50 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686672374237 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686672374237 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/atax/submodules/acl_tessellated_incr_decr_threshold.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/atax/submodules/acl_tessellated_incr_decr_threshold.sv" { { "Info" "ISGN_ENTITY_NAME" "1 acl_tessellated_incr_decr_threshold " "Found entity 1: acl_tessellated_incr_decr_threshold" {  } { { "db/ip/atax/submodules/acl_tessellated_incr_decr_threshold.sv" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/atax/test-fpga.prj/quartus/db/ip/atax/submodules/acl_tessellated_incr_decr_threshold.sv" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686672374286 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686672374286 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/atax/submodules/acl_tessellated_incr_lookahead.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/atax/submodules/acl_tessellated_incr_lookahead.sv" { { "Info" "ISGN_ENTITY_NAME" "1 acl_tessellated_incr_lookahead " "Found entity 1: acl_tessellated_incr_lookahead" {  } { { "db/ip/atax/submodules/acl_tessellated_incr_lookahead.sv" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/atax/test-fpga.prj/quartus/db/ip/atax/submodules/acl_tessellated_incr_lookahead.sv" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686672374322 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686672374322 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/atax/submodules/acl_toggle_detect.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/atax/submodules/acl_toggle_detect.v" { { "Info" "ISGN_ENTITY_NAME" "1 acl_toggle_detect " "Found entity 1: acl_toggle_detect" {  } { { "db/ip/atax/submodules/acl_toggle_detect.v" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/atax/test-fpga.prj/quartus/db/ip/atax/submodules/acl_toggle_detect.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686672374332 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686672374332 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/atax/submodules/acl_token_fifo_counter.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/atax/submodules/acl_token_fifo_counter.v" { { "Info" "ISGN_ENTITY_NAME" "1 acl_token_fifo_counter " "Found entity 1: acl_token_fifo_counter" {  } { { "db/ip/atax/submodules/acl_token_fifo_counter.v" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/atax/test-fpga.prj/quartus/db/ip/atax/submodules/acl_token_fifo_counter.v" 31 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686672374367 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686672374367 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/atax/submodules/acl_valid_fifo_counter.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/atax/submodules/acl_valid_fifo_counter.v" { { "Info" "ISGN_ENTITY_NAME" "1 acl_valid_fifo_counter " "Found entity 1: acl_valid_fifo_counter" {  } { { "db/ip/atax/submodules/acl_valid_fifo_counter.v" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/atax/test-fpga.prj/quartus/db/ip/atax/submodules/acl_valid_fifo_counter.v" 20 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686672374405 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686672374405 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/atax/submodules/acl_zero_latency_fifo.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/atax/submodules/acl_zero_latency_fifo.sv" { { "Info" "ISGN_ENTITY_NAME" "1 acl_zero_latency_fifo " "Found entity 1: acl_zero_latency_fifo" {  } { { "db/ip/atax/submodules/acl_zero_latency_fifo.sv" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/atax/test-fpga.prj/quartus/db/ip/atax/submodules/acl_zero_latency_fifo.sv" 99 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686672374508 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686672374508 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/atax/submodules/atax_b0_runonce_branch.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/atax/submodules/atax_b0_runonce_branch.sv" { { "Info" "ISGN_ENTITY_NAME" "1 atax_B0_runOnce_branch " "Found entity 1: atax_B0_runOnce_branch" {  } { { "db/ip/atax/submodules/atax_b0_runonce_branch.sv" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/atax/test-fpga.prj/quartus/db/ip/atax/submodules/atax_b0_runonce_branch.sv" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686672374541 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686672374541 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/atax/submodules/atax_b0_runonce_merge.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/atax/submodules/atax_b0_runonce_merge.sv" { { "Info" "ISGN_ENTITY_NAME" "1 atax_B0_runOnce_merge " "Found entity 1: atax_B0_runOnce_merge" {  } { { "db/ip/atax/submodules/atax_b0_runonce_merge.sv" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/atax/test-fpga.prj/quartus/db/ip/atax/submodules/atax_b0_runonce_merge.sv" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686672374558 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686672374558 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/atax/submodules/atax_b0_runonce_merge_reg.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/atax/submodules/atax_b0_runonce_merge_reg.sv" { { "Info" "ISGN_ENTITY_NAME" "1 atax_B0_runOnce_merge_reg " "Found entity 1: atax_B0_runOnce_merge_reg" {  } { { "db/ip/atax/submodules/atax_b0_runonce_merge_reg.sv" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/atax/test-fpga.prj/quartus/db/ip/atax/submodules/atax_b0_runonce_merge_reg.sv" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686672374564 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686672374564 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/atax/submodules/atax_b1_start_branch.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/atax/submodules/atax_b1_start_branch.sv" { { "Info" "ISGN_ENTITY_NAME" "1 atax_B1_start_branch " "Found entity 1: atax_B1_start_branch" {  } { { "db/ip/atax/submodules/atax_b1_start_branch.sv" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/atax/test-fpga.prj/quartus/db/ip/atax/submodules/atax_b1_start_branch.sv" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686672374569 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686672374569 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/atax/submodules/atax_b1_start_merge.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/atax/submodules/atax_b1_start_merge.sv" { { "Info" "ISGN_ENTITY_NAME" "1 atax_B1_start_merge " "Found entity 1: atax_B1_start_merge" {  } { { "db/ip/atax/submodules/atax_b1_start_merge.sv" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/atax/test-fpga.prj/quartus/db/ip/atax/submodules/atax_b1_start_merge.sv" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686672374573 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686672374573 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/atax/submodules/atax_b1_start_merge_reg.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/atax/submodules/atax_b1_start_merge_reg.sv" { { "Info" "ISGN_ENTITY_NAME" "1 atax_B1_start_merge_reg " "Found entity 1: atax_B1_start_merge_reg" {  } { { "db/ip/atax/submodules/atax_b1_start_merge_reg.sv" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/atax/test-fpga.prj/quartus/db/ip/atax/submodules/atax_b1_start_merge_reg.sv" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686672374613 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686672374613 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/atax/submodules/atax_b2_branch.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/atax/submodules/atax_b2_branch.sv" { { "Info" "ISGN_ENTITY_NAME" "1 atax_B2_branch " "Found entity 1: atax_B2_branch" {  } { { "db/ip/atax/submodules/atax_b2_branch.sv" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/atax/test-fpga.prj/quartus/db/ip/atax/submodules/atax_b2_branch.sv" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686672374647 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686672374647 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/atax/submodules/atax_b2_merge.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/atax/submodules/atax_b2_merge.sv" { { "Info" "ISGN_ENTITY_NAME" "1 atax_B2_merge " "Found entity 1: atax_B2_merge" {  } { { "db/ip/atax/submodules/atax_b2_merge.sv" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/atax/test-fpga.prj/quartus/db/ip/atax/submodules/atax_b2_merge.sv" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686672374652 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686672374652 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/atax/submodules/atax_b2_merge_reg.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/atax/submodules/atax_b2_merge_reg.sv" { { "Info" "ISGN_ENTITY_NAME" "1 atax_B2_merge_reg " "Found entity 1: atax_B2_merge_reg" {  } { { "db/ip/atax/submodules/atax_b2_merge_reg.sv" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/atax/test-fpga.prj/quartus/db/ip/atax/submodules/atax_b2_merge_reg.sv" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686672374671 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686672374671 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/atax/submodules/atax_b3_branch.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/atax/submodules/atax_b3_branch.sv" { { "Info" "ISGN_ENTITY_NAME" "1 atax_B3_branch " "Found entity 1: atax_B3_branch" {  } { { "db/ip/atax/submodules/atax_b3_branch.sv" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/atax/test-fpga.prj/quartus/db/ip/atax/submodules/atax_b3_branch.sv" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686672374681 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686672374681 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/atax/submodules/atax_b3_merge.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/atax/submodules/atax_b3_merge.sv" { { "Info" "ISGN_ENTITY_NAME" "1 atax_B3_merge " "Found entity 1: atax_B3_merge" {  } { { "db/ip/atax/submodules/atax_b3_merge.sv" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/atax/test-fpga.prj/quartus/db/ip/atax/submodules/atax_b3_merge.sv" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686672374704 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686672374704 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/atax/submodules/atax_b4_branch.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/atax/submodules/atax_b4_branch.sv" { { "Info" "ISGN_ENTITY_NAME" "1 atax_B4_branch " "Found entity 1: atax_B4_branch" {  } { { "db/ip/atax/submodules/atax_b4_branch.sv" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/atax/test-fpga.prj/quartus/db/ip/atax/submodules/atax_b4_branch.sv" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686672374725 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686672374725 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/atax/submodules/atax_b4_merge.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/atax/submodules/atax_b4_merge.sv" { { "Info" "ISGN_ENTITY_NAME" "1 atax_B4_merge " "Found entity 1: atax_B4_merge" {  } { { "db/ip/atax/submodules/atax_b4_merge.sv" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/atax/test-fpga.prj/quartus/db/ip/atax/submodules/atax_b4_merge.sv" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686672374738 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686672374738 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/atax/submodules/atax_b4_merge_reg.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/atax/submodules/atax_b4_merge_reg.sv" { { "Info" "ISGN_ENTITY_NAME" "1 atax_B4_merge_reg " "Found entity 1: atax_B4_merge_reg" {  } { { "db/ip/atax/submodules/atax_b4_merge_reg.sv" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/atax/test-fpga.prj/quartus/db/ip/atax/submodules/atax_b4_merge_reg.sv" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686672374763 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686672374763 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/atax/submodules/atax_b5_branch.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/atax/submodules/atax_b5_branch.sv" { { "Info" "ISGN_ENTITY_NAME" "1 atax_B5_branch " "Found entity 1: atax_B5_branch" {  } { { "db/ip/atax/submodules/atax_b5_branch.sv" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/atax/test-fpga.prj/quartus/db/ip/atax/submodules/atax_b5_branch.sv" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686672374767 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686672374767 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/atax/submodules/atax_b5_merge.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/atax/submodules/atax_b5_merge.sv" { { "Info" "ISGN_ENTITY_NAME" "1 atax_B5_merge " "Found entity 1: atax_B5_merge" {  } { { "db/ip/atax/submodules/atax_b5_merge.sv" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/atax/test-fpga.prj/quartus/db/ip/atax/submodules/atax_b5_merge.sv" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686672374782 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686672374782 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/atax/submodules/atax_b5_merge_reg.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/atax/submodules/atax_b5_merge_reg.sv" { { "Info" "ISGN_ENTITY_NAME" "1 atax_B5_merge_reg " "Found entity 1: atax_B5_merge_reg" {  } { { "db/ip/atax/submodules/atax_b5_merge_reg.sv" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/atax/test-fpga.prj/quartus/db/ip/atax/submodules/atax_b5_merge_reg.sv" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686672374796 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686672374796 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/atax/submodules/atax_b6_branch.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/atax/submodules/atax_b6_branch.sv" { { "Info" "ISGN_ENTITY_NAME" "1 atax_B6_branch " "Found entity 1: atax_B6_branch" {  } { { "db/ip/atax/submodules/atax_b6_branch.sv" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/atax/test-fpga.prj/quartus/db/ip/atax/submodules/atax_b6_branch.sv" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686672374799 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686672374799 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/atax/submodules/atax_b6_merge.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/atax/submodules/atax_b6_merge.sv" { { "Info" "ISGN_ENTITY_NAME" "1 atax_B6_merge " "Found entity 1: atax_B6_merge" {  } { { "db/ip/atax/submodules/atax_b6_merge.sv" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/atax/test-fpga.prj/quartus/db/ip/atax/submodules/atax_b6_merge.sv" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686672374802 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686672374802 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/atax/submodules/atax_b7_branch.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/atax/submodules/atax_b7_branch.sv" { { "Info" "ISGN_ENTITY_NAME" "1 atax_B7_branch " "Found entity 1: atax_B7_branch" {  } { { "db/ip/atax/submodules/atax_b7_branch.sv" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/atax/test-fpga.prj/quartus/db/ip/atax/submodules/atax_b7_branch.sv" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686672374806 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686672374806 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/atax/submodules/atax_b7_merge.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/atax/submodules/atax_b7_merge.sv" { { "Info" "ISGN_ENTITY_NAME" "1 atax_B7_merge " "Found entity 1: atax_B7_merge" {  } { { "db/ip/atax/submodules/atax_b7_merge.sv" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/atax/test-fpga.prj/quartus/db/ip/atax/submodules/atax_b7_merge.sv" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686672374810 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686672374810 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/atax/submodules/atax_bb_b0_runonce.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/atax/submodules/atax_bb_b0_runonce.sv" { { "Info" "ISGN_ENTITY_NAME" "1 atax_bb_B0_runOnce " "Found entity 1: atax_bb_B0_runOnce" {  } { { "db/ip/atax/submodules/atax_bb_b0_runonce.sv" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/atax/test-fpga.prj/quartus/db/ip/atax/submodules/atax_bb_b0_runonce.sv" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686672374821 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686672374821 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/atax/submodules/atax_bb_b0_runonce_stall_region.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/atax/submodules/atax_bb_b0_runonce_stall_region.sv" { { "Info" "ISGN_ENTITY_NAME" "1 atax_bb_B0_runOnce_stall_region " "Found entity 1: atax_bb_B0_runOnce_stall_region" {  } { { "db/ip/atax/submodules/atax_bb_b0_runonce_stall_region.sv" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/atax/test-fpga.prj/quartus/db/ip/atax/submodules/atax_bb_b0_runonce_stall_region.sv" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686672374832 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686672374832 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/atax/submodules/atax_bb_b1_start.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/atax/submodules/atax_bb_b1_start.sv" { { "Info" "ISGN_ENTITY_NAME" "1 atax_bb_B1_start " "Found entity 1: atax_bb_B1_start" {  } { { "db/ip/atax/submodules/atax_bb_b1_start.sv" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/atax/test-fpga.prj/quartus/db/ip/atax/submodules/atax_bb_b1_start.sv" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686672374843 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686672374843 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/atax/submodules/atax_bb_b1_start_stall_region.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/atax/submodules/atax_bb_b1_start_stall_region.sv" { { "Info" "ISGN_ENTITY_NAME" "1 atax_bb_B1_start_stall_region " "Found entity 1: atax_bb_B1_start_stall_region" {  } { { "db/ip/atax/submodules/atax_bb_b1_start_stall_region.sv" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/atax/test-fpga.prj/quartus/db/ip/atax/submodules/atax_bb_b1_start_stall_region.sv" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686672374861 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686672374861 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/atax/submodules/atax_bb_b2.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/atax/submodules/atax_bb_b2.sv" { { "Info" "ISGN_ENTITY_NAME" "1 atax_bb_B2 " "Found entity 1: atax_bb_B2" {  } { { "db/ip/atax/submodules/atax_bb_b2.sv" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/atax/test-fpga.prj/quartus/db/ip/atax/submodules/atax_bb_b2.sv" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686672374876 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686672374876 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/atax/submodules/atax_bb_b2_sr_1.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/atax/submodules/atax_bb_b2_sr_1.sv" { { "Info" "ISGN_ENTITY_NAME" "1 atax_bb_B2_sr_1 " "Found entity 1: atax_bb_B2_sr_1" {  } { { "db/ip/atax/submodules/atax_bb_b2_sr_1.sv" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/atax/test-fpga.prj/quartus/db/ip/atax/submodules/atax_bb_b2_sr_1.sv" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686672374950 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686672374950 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/atax/submodules/atax_bb_b2_stall_region.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/atax/submodules/atax_bb_b2_stall_region.sv" { { "Info" "ISGN_ENTITY_NAME" "1 atax_bb_B2_stall_region " "Found entity 1: atax_bb_B2_stall_region" {  } { { "db/ip/atax/submodules/atax_bb_b2_stall_region.sv" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/atax/test-fpga.prj/quartus/db/ip/atax/submodules/atax_bb_b2_stall_region.sv" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686672375017 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686672375017 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/atax/submodules/atax_bb_b3.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/atax/submodules/atax_bb_b3.sv" { { "Info" "ISGN_ENTITY_NAME" "1 atax_bb_B3 " "Found entity 1: atax_bb_B3" {  } { { "db/ip/atax/submodules/atax_bb_b3.sv" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/atax/test-fpga.prj/quartus/db/ip/atax/submodules/atax_bb_b3.sv" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686672375046 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686672375046 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/atax/submodules/atax_bb_b3_sr_0.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/atax/submodules/atax_bb_b3_sr_0.sv" { { "Info" "ISGN_ENTITY_NAME" "1 atax_bb_B3_sr_0 " "Found entity 1: atax_bb_B3_sr_0" {  } { { "db/ip/atax/submodules/atax_bb_b3_sr_0.sv" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/atax/test-fpga.prj/quartus/db/ip/atax/submodules/atax_bb_b3_sr_0.sv" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686672375085 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686672375085 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/atax/submodules/atax_bb_b3_stall_region.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/atax/submodules/atax_bb_b3_stall_region.sv" { { "Info" "ISGN_ENTITY_NAME" "1 atax_bb_B3_stall_region " "Found entity 1: atax_bb_B3_stall_region" {  } { { "db/ip/atax/submodules/atax_bb_b3_stall_region.sv" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/atax/test-fpga.prj/quartus/db/ip/atax/submodules/atax_bb_b3_stall_region.sv" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686672375095 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686672375095 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/atax/submodules/atax_bb_b4.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/atax/submodules/atax_bb_b4.sv" { { "Info" "ISGN_ENTITY_NAME" "1 atax_bb_B4 " "Found entity 1: atax_bb_B4" {  } { { "db/ip/atax/submodules/atax_bb_b4.sv" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/atax/test-fpga.prj/quartus/db/ip/atax/submodules/atax_bb_b4.sv" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686672375117 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686672375117 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/atax/submodules/atax_bb_b4_sr_1.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/atax/submodules/atax_bb_b4_sr_1.sv" { { "Info" "ISGN_ENTITY_NAME" "1 atax_bb_B4_sr_1 " "Found entity 1: atax_bb_B4_sr_1" {  } { { "db/ip/atax/submodules/atax_bb_b4_sr_1.sv" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/atax/test-fpga.prj/quartus/db/ip/atax/submodules/atax_bb_b4_sr_1.sv" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686672375140 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686672375140 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/atax/submodules/atax_bb_b4_stall_region.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/atax/submodules/atax_bb_b4_stall_region.sv" { { "Info" "ISGN_ENTITY_NAME" "1 atax_bb_B4_stall_region " "Found entity 1: atax_bb_B4_stall_region" {  } { { "db/ip/atax/submodules/atax_bb_b4_stall_region.sv" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/atax/test-fpga.prj/quartus/db/ip/atax/submodules/atax_bb_b4_stall_region.sv" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686672375196 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686672375196 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/atax/submodules/atax_bb_b5.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/atax/submodules/atax_bb_b5.sv" { { "Info" "ISGN_ENTITY_NAME" "1 atax_bb_B5 " "Found entity 1: atax_bb_B5" {  } { { "db/ip/atax/submodules/atax_bb_b5.sv" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/atax/test-fpga.prj/quartus/db/ip/atax/submodules/atax_bb_b5.sv" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686672375210 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686672375210 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/atax/submodules/atax_bb_b5_sr_1.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/atax/submodules/atax_bb_b5_sr_1.sv" { { "Info" "ISGN_ENTITY_NAME" "1 atax_bb_B5_sr_1 " "Found entity 1: atax_bb_B5_sr_1" {  } { { "db/ip/atax/submodules/atax_bb_b5_sr_1.sv" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/atax/test-fpga.prj/quartus/db/ip/atax/submodules/atax_bb_b5_sr_1.sv" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686672375228 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686672375228 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/atax/submodules/atax_bb_b5_stall_region.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/atax/submodules/atax_bb_b5_stall_region.sv" { { "Info" "ISGN_ENTITY_NAME" "1 atax_bb_B5_stall_region " "Found entity 1: atax_bb_B5_stall_region" {  } { { "db/ip/atax/submodules/atax_bb_b5_stall_region.sv" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/atax/test-fpga.prj/quartus/db/ip/atax/submodules/atax_bb_b5_stall_region.sv" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686672375386 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686672375386 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/atax/submodules/atax_bb_b6.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/atax/submodules/atax_bb_b6.sv" { { "Info" "ISGN_ENTITY_NAME" "1 atax_bb_B6 " "Found entity 1: atax_bb_B6" {  } { { "db/ip/atax/submodules/atax_bb_b6.sv" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/atax/test-fpga.prj/quartus/db/ip/atax/submodules/atax_bb_b6.sv" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686672375440 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686672375440 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/atax/submodules/atax_bb_b6_sr_0.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/atax/submodules/atax_bb_b6_sr_0.sv" { { "Info" "ISGN_ENTITY_NAME" "1 atax_bb_B6_sr_0 " "Found entity 1: atax_bb_B6_sr_0" {  } { { "db/ip/atax/submodules/atax_bb_b6_sr_0.sv" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/atax/test-fpga.prj/quartus/db/ip/atax/submodules/atax_bb_b6_sr_0.sv" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686672375450 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686672375450 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/atax/submodules/atax_bb_b6_stall_region.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/atax/submodules/atax_bb_b6_stall_region.sv" { { "Info" "ISGN_ENTITY_NAME" "1 atax_bb_B6_stall_region " "Found entity 1: atax_bb_B6_stall_region" {  } { { "db/ip/atax/submodules/atax_bb_b6_stall_region.sv" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/atax/test-fpga.prj/quartus/db/ip/atax/submodules/atax_bb_b6_stall_region.sv" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686672375475 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686672375475 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/atax/submodules/atax_bb_b7.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/atax/submodules/atax_bb_b7.sv" { { "Info" "ISGN_ENTITY_NAME" "1 atax_bb_B7 " "Found entity 1: atax_bb_B7" {  } { { "db/ip/atax/submodules/atax_bb_b7.sv" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/atax/test-fpga.prj/quartus/db/ip/atax/submodules/atax_bb_b7.sv" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686672375480 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686672375480 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/atax/submodules/atax_bb_b7_sr_0.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/atax/submodules/atax_bb_b7_sr_0.sv" { { "Info" "ISGN_ENTITY_NAME" "1 atax_bb_B7_sr_0 " "Found entity 1: atax_bb_B7_sr_0" {  } { { "db/ip/atax/submodules/atax_bb_b7_sr_0.sv" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/atax/test-fpga.prj/quartus/db/ip/atax/submodules/atax_bb_b7_sr_0.sv" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686672375485 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686672375485 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/atax/submodules/atax_bb_b7_stall_region.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/atax/submodules/atax_bb_b7_stall_region.sv" { { "Info" "ISGN_ENTITY_NAME" "1 atax_bb_B7_stall_region " "Found entity 1: atax_bb_B7_stall_region" {  } { { "db/ip/atax/submodules/atax_bb_b7_stall_region.sv" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/atax/test-fpga.prj/quartus/db/ip/atax/submodules/atax_bb_b7_stall_region.sv" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686672375503 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686672375503 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/atax/submodules/atax_function.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/atax/submodules/atax_function.sv" { { "Info" "ISGN_ENTITY_NAME" "1 atax_function " "Found entity 1: atax_function" {  } { { "db/ip/atax/submodules/atax_function.sv" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/atax/test-fpga.prj/quartus/db/ip/atax/submodules/atax_function.sv" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686672375537 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686672375537 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/atax/submodules/atax_function_wrapper.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/atax/submodules/atax_function_wrapper.sv" { { "Info" "ISGN_ENTITY_NAME" "1 atax_function_wrapper " "Found entity 1: atax_function_wrapper" {  } { { "db/ip/atax/submodules/atax_function_wrapper.sv" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/atax/test-fpga.prj/quartus/db/ip/atax/submodules/atax_function_wrapper.sv" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686672375563 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686672375563 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/atax/submodules/atax_i_iord_bl_call_unnamed_atax2_atax0.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/atax/submodules/atax_i_iord_bl_call_unnamed_atax2_atax0.sv" { { "Info" "ISGN_ENTITY_NAME" "1 atax_i_iord_bl_call_unnamed_atax2_atax0 " "Found entity 1: atax_i_iord_bl_call_unnamed_atax2_atax0" {  } { { "db/ip/atax/submodules/atax_i_iord_bl_call_unnamed_atax2_atax0.sv" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/atax/test-fpga.prj/quartus/db/ip/atax/submodules/atax_i_iord_bl_call_unnamed_atax2_atax0.sv" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686672375569 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686672375569 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/atax/submodules/atax_i_iowr_bl_return_unnamed_atax18_atax0.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/atax/submodules/atax_i_iowr_bl_return_unnamed_atax18_atax0.sv" { { "Info" "ISGN_ENTITY_NAME" "1 atax_i_iowr_bl_return_unnamed_atax18_atax0 " "Found entity 1: atax_i_iowr_bl_return_unnamed_atax18_atax0" {  } { { "db/ip/atax/submodules/atax_i_iowr_bl_return_unnamed_atax18_atax0.sv" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/atax/test-fpga.prj/quartus/db/ip/atax/submodules/atax_i_iowr_bl_return_unnamed_atax18_atax0.sv" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686672375574 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686672375574 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/atax/submodules/atax_i_llvm_fpga_ffwd_dest_p1025i32_mptr_bitcast799117_0.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/atax/submodules/atax_i_llvm_fpga_ffwd_dest_p1025i32_mptr_bitcast799117_0.sv" { { "Info" "ISGN_ENTITY_NAME" "1 atax_i_llvm_fpga_ffwd_dest_p1025i32_mptr_bitcast799117_0 " "Found entity 1: atax_i_llvm_fpga_ffwd_dest_p1025i32_mptr_bitcast799117_0" {  } { { "db/ip/atax/submodules/atax_i_llvm_fpga_ffwd_dest_p1025i32_mptr_bitcast799117_0.sv" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/atax/test-fpga.prj/quartus/db/ip/atax/submodules/atax_i_llvm_fpga_ffwd_dest_p1025i32_mptr_bitcast799117_0.sv" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686672375580 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686672375580 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/atax/submodules/atax_i_llvm_fpga_ffwd_dest_p1025i32_mptr_bitcast839218_0.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/atax/submodules/atax_i_llvm_fpga_ffwd_dest_p1025i32_mptr_bitcast839218_0.sv" { { "Info" "ISGN_ENTITY_NAME" "1 atax_i_llvm_fpga_ffwd_dest_p1025i32_mptr_bitcast839218_0 " "Found entity 1: atax_i_llvm_fpga_ffwd_dest_p1025i32_mptr_bitcast839218_0" {  } { { "db/ip/atax/submodules/atax_i_llvm_fpga_ffwd_dest_p1025i32_mptr_bitcast839218_0.sv" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/atax/test-fpga.prj/quartus/db/ip/atax/submodules/atax_i_llvm_fpga_ffwd_dest_p1025i32_mptr_bitcast839218_0.sv" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686672375594 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686672375594 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/atax/submodules/atax_i_llvm_fpga_ffwd_dest_p1025i32_mptr_bitcast879416_0.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/atax/submodules/atax_i_llvm_fpga_ffwd_dest_p1025i32_mptr_bitcast879416_0.sv" { { "Info" "ISGN_ENTITY_NAME" "1 atax_i_llvm_fpga_ffwd_dest_p1025i32_mptr_bitcast879416_0 " "Found entity 1: atax_i_llvm_fpga_ffwd_dest_p1025i32_mptr_bitcast879416_0" {  } { { "db/ip/atax/submodules/atax_i_llvm_fpga_ffwd_dest_p1025i32_mptr_bitcast879416_0.sv" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/atax/test-fpga.prj/quartus/db/ip/atax/submodules/atax_i_llvm_fpga_ffwd_dest_p1025i32_mptr_bitcast879416_0.sv" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686672375645 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686672375645 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/atax/submodules/atax_i_llvm_fpga_ffwd_dest_p1025s_class_ihc_mm_hosts_a9615_0.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/atax/submodules/atax_i_llvm_fpga_ffwd_dest_p1025s_class_ihc_mm_hosts_a9615_0.sv" { { "Info" "ISGN_ENTITY_NAME" "1 atax_i_llvm_fpga_ffwd_dest_p1025s_class_ihc_mm_hosts_a9615_0 " "Found entity 1: atax_i_llvm_fpga_ffwd_dest_p1025s_class_ihc_mm_hosts_a9615_0" {  } { { "db/ip/atax/submodules/atax_i_llvm_fpga_ffwd_dest_p1025s_class_ihc_mm_hosts_a9615_0.sv" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/atax/test-fpga.prj/quartus/db/ip/atax/submodules/atax_i_llvm_fpga_ffwd_dest_p1025s_class_ihc_mm_hosts_a9615_0.sv" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686672375654 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686672375654 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/atax/submodules/atax_i_llvm_fpga_ffwd_source_p1025i32_unnamed_4_atax0.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/atax/submodules/atax_i_llvm_fpga_ffwd_source_p1025i32_unnamed_4_atax0.sv" { { "Info" "ISGN_ENTITY_NAME" "1 atax_i_llvm_fpga_ffwd_source_p1025i32_unnamed_4_atax0 " "Found entity 1: atax_i_llvm_fpga_ffwd_source_p1025i32_unnamed_4_atax0" {  } { { "db/ip/atax/submodules/atax_i_llvm_fpga_ffwd_source_p1025i32_unnamed_4_atax0.sv" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/atax/test-fpga.prj/quartus/db/ip/atax/submodules/atax_i_llvm_fpga_ffwd_source_p1025i32_unnamed_4_atax0.sv" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686672375661 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686672375661 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/atax/submodules/atax_i_llvm_fpga_ffwd_source_p1025i32_unnamed_5_atax0.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/atax/submodules/atax_i_llvm_fpga_ffwd_source_p1025i32_unnamed_5_atax0.sv" { { "Info" "ISGN_ENTITY_NAME" "1 atax_i_llvm_fpga_ffwd_source_p1025i32_unnamed_5_atax0 " "Found entity 1: atax_i_llvm_fpga_ffwd_source_p1025i32_unnamed_5_atax0" {  } { { "db/ip/atax/submodules/atax_i_llvm_fpga_ffwd_source_p1025i32_unnamed_5_atax0.sv" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/atax/test-fpga.prj/quartus/db/ip/atax/submodules/atax_i_llvm_fpga_ffwd_source_p1025i32_unnamed_5_atax0.sv" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686672375668 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686672375668 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/atax/submodules/atax_i_llvm_fpga_ffwd_source_p1025i32_unnamed_6_atax0.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/atax/submodules/atax_i_llvm_fpga_ffwd_source_p1025i32_unnamed_6_atax0.sv" { { "Info" "ISGN_ENTITY_NAME" "1 atax_i_llvm_fpga_ffwd_source_p1025i32_unnamed_6_atax0 " "Found entity 1: atax_i_llvm_fpga_ffwd_source_p1025i32_unnamed_6_atax0" {  } { { "db/ip/atax/submodules/atax_i_llvm_fpga_ffwd_source_p1025i32_unnamed_6_atax0.sv" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/atax/test-fpga.prj/quartus/db/ip/atax/submodules/atax_i_llvm_fpga_ffwd_source_p1025i32_unnamed_6_atax0.sv" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686672375680 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686672375680 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/atax/submodules/atax_i_llvm_fpga_ffwd_source_p1025s_clas0000osts_unnamed_3_atax0.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/atax/submodules/atax_i_llvm_fpga_ffwd_source_p1025s_clas0000osts_unnamed_3_atax0.sv" { { "Info" "ISGN_ENTITY_NAME" "1 atax_i_llvm_fpga_ffwd_source_p1025s_clas0000osts_unnamed_3_atax0 " "Found entity 1: atax_i_llvm_fpga_ffwd_source_p1025s_clas0000osts_unnamed_3_atax0" {  } { { "db/ip/atax/submodules/atax_i_llvm_fpga_ffwd_source_p1025s_clas0000osts_unnamed_3_atax0.sv" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/atax/test-fpga.prj/quartus/db/ip/atax/submodules/atax_i_llvm_fpga_ffwd_source_p1025s_clas0000osts_unnamed_3_atax0.sv" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686672375749 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686672375749 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/atax/submodules/atax_i_llvm_fpga_mem_memdep_0.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/atax/submodules/atax_i_llvm_fpga_mem_memdep_0.sv" { { "Info" "ISGN_ENTITY_NAME" "1 atax_i_llvm_fpga_mem_memdep_0 " "Found entity 1: atax_i_llvm_fpga_mem_memdep_0" {  } { { "db/ip/atax/submodules/atax_i_llvm_fpga_mem_memdep_0.sv" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/atax/test-fpga.prj/quartus/db/ip/atax/submodules/atax_i_llvm_fpga_mem_memdep_0.sv" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686672375790 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686672375790 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/atax/submodules/atax_i_llvm_fpga_mem_memdep_2_0.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/atax/submodules/atax_i_llvm_fpga_mem_memdep_2_0.sv" { { "Info" "ISGN_ENTITY_NAME" "1 atax_i_llvm_fpga_mem_memdep_2_0 " "Found entity 1: atax_i_llvm_fpga_mem_memdep_2_0" {  } { { "db/ip/atax/submodules/atax_i_llvm_fpga_mem_memdep_2_0.sv" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/atax/test-fpga.prj/quartus/db/ip/atax/submodules/atax_i_llvm_fpga_mem_memdep_2_0.sv" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686672375818 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686672375818 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/atax/submodules/atax_i_llvm_fpga_mem_unnamed_12_atax0.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/atax/submodules/atax_i_llvm_fpga_mem_unnamed_12_atax0.sv" { { "Info" "ISGN_ENTITY_NAME" "1 atax_i_llvm_fpga_mem_unnamed_12_atax0 " "Found entity 1: atax_i_llvm_fpga_mem_unnamed_12_atax0" {  } { { "db/ip/atax/submodules/atax_i_llvm_fpga_mem_unnamed_12_atax0.sv" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/atax/test-fpga.prj/quartus/db/ip/atax/submodules/atax_i_llvm_fpga_mem_unnamed_12_atax0.sv" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686672375839 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686672375839 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/atax/submodules/atax_i_llvm_fpga_mem_unnamed_13_atax0.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/atax/submodules/atax_i_llvm_fpga_mem_unnamed_13_atax0.sv" { { "Info" "ISGN_ENTITY_NAME" "1 atax_i_llvm_fpga_mem_unnamed_13_atax0 " "Found entity 1: atax_i_llvm_fpga_mem_unnamed_13_atax0" {  } { { "db/ip/atax/submodules/atax_i_llvm_fpga_mem_unnamed_13_atax0.sv" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/atax/test-fpga.prj/quartus/db/ip/atax/submodules/atax_i_llvm_fpga_mem_unnamed_13_atax0.sv" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686672375858 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686672375858 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/atax/submodules/atax_i_llvm_fpga_mem_unnamed_15_atax0.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/atax/submodules/atax_i_llvm_fpga_mem_unnamed_15_atax0.sv" { { "Info" "ISGN_ENTITY_NAME" "1 atax_i_llvm_fpga_mem_unnamed_15_atax0 " "Found entity 1: atax_i_llvm_fpga_mem_unnamed_15_atax0" {  } { { "db/ip/atax/submodules/atax_i_llvm_fpga_mem_unnamed_15_atax0.sv" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/atax/test-fpga.prj/quartus/db/ip/atax/submodules/atax_i_llvm_fpga_mem_unnamed_15_atax0.sv" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686672375874 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686672375874 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/atax/submodules/atax_i_llvm_fpga_mem_unnamed_17_atax0.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/atax/submodules/atax_i_llvm_fpga_mem_unnamed_17_atax0.sv" { { "Info" "ISGN_ENTITY_NAME" "1 atax_i_llvm_fpga_mem_unnamed_17_atax0 " "Found entity 1: atax_i_llvm_fpga_mem_unnamed_17_atax0" {  } { { "db/ip/atax/submodules/atax_i_llvm_fpga_mem_unnamed_17_atax0.sv" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/atax/test-fpga.prj/quartus/db/ip/atax/submodules/atax_i_llvm_fpga_mem_unnamed_17_atax0.sv" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686672375899 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686672375899 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/atax/submodules/atax_i_llvm_fpga_mem_unnamed_7_atax0.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/atax/submodules/atax_i_llvm_fpga_mem_unnamed_7_atax0.sv" { { "Info" "ISGN_ENTITY_NAME" "1 atax_i_llvm_fpga_mem_unnamed_7_atax0 " "Found entity 1: atax_i_llvm_fpga_mem_unnamed_7_atax0" {  } { { "db/ip/atax/submodules/atax_i_llvm_fpga_mem_unnamed_7_atax0.sv" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/atax/test-fpga.prj/quartus/db/ip/atax/submodules/atax_i_llvm_fpga_mem_unnamed_7_atax0.sv" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686672375927 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686672375927 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/atax/submodules/atax_i_llvm_fpga_pipeline_keep_going23_0.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/atax/submodules/atax_i_llvm_fpga_pipeline_keep_going23_0.sv" { { "Info" "ISGN_ENTITY_NAME" "1 atax_i_llvm_fpga_pipeline_keep_going23_0 " "Found entity 1: atax_i_llvm_fpga_pipeline_keep_going23_0" {  } { { "db/ip/atax/submodules/atax_i_llvm_fpga_pipeline_keep_going23_0.sv" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/atax/test-fpga.prj/quartus/db/ip/atax/submodules/atax_i_llvm_fpga_pipeline_keep_going23_0.sv" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686672375946 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686672375946 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/atax/submodules/atax_i_llvm_fpga_pipeline_keep_going23_6_sr.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/atax/submodules/atax_i_llvm_fpga_pipeline_keep_going23_6_sr.sv" { { "Info" "ISGN_ENTITY_NAME" "1 atax_i_llvm_fpga_pipeline_keep_going23_6_sr " "Found entity 1: atax_i_llvm_fpga_pipeline_keep_going23_6_sr" {  } { { "db/ip/atax/submodules/atax_i_llvm_fpga_pipeline_keep_going23_6_sr.sv" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/atax/test-fpga.prj/quartus/db/ip/atax/submodules/atax_i_llvm_fpga_pipeline_keep_going23_6_sr.sv" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686672375954 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686672375954 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/atax/submodules/atax_i_llvm_fpga_pipeline_keep_going23_6_valid_fifo.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/atax/submodules/atax_i_llvm_fpga_pipeline_keep_going23_6_valid_fifo.sv" { { "Info" "ISGN_ENTITY_NAME" "1 atax_i_llvm_fpga_pipeline_keep_going23_6_valid_fifo " "Found entity 1: atax_i_llvm_fpga_pipeline_keep_going23_6_valid_fifo" {  } { { "db/ip/atax/submodules/atax_i_llvm_fpga_pipeline_keep_going23_6_valid_fifo.sv" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/atax/test-fpga.prj/quartus/db/ip/atax/submodules/atax_i_llvm_fpga_pipeline_keep_going23_6_valid_fifo.sv" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686672375968 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686672375968 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/atax/submodules/atax_i_llvm_fpga_pipeline_keep_going37_0.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/atax/submodules/atax_i_llvm_fpga_pipeline_keep_going37_0.sv" { { "Info" "ISGN_ENTITY_NAME" "1 atax_i_llvm_fpga_pipeline_keep_going37_0 " "Found entity 1: atax_i_llvm_fpga_pipeline_keep_going37_0" {  } { { "db/ip/atax/submodules/atax_i_llvm_fpga_pipeline_keep_going37_0.sv" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/atax/test-fpga.prj/quartus/db/ip/atax/submodules/atax_i_llvm_fpga_pipeline_keep_going37_0.sv" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686672375993 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686672375993 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/atax/submodules/atax_i_llvm_fpga_pipeline_keep_going37_2_sr.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/atax/submodules/atax_i_llvm_fpga_pipeline_keep_going37_2_sr.sv" { { "Info" "ISGN_ENTITY_NAME" "1 atax_i_llvm_fpga_pipeline_keep_going37_2_sr " "Found entity 1: atax_i_llvm_fpga_pipeline_keep_going37_2_sr" {  } { { "db/ip/atax/submodules/atax_i_llvm_fpga_pipeline_keep_going37_2_sr.sv" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/atax/test-fpga.prj/quartus/db/ip/atax/submodules/atax_i_llvm_fpga_pipeline_keep_going37_2_sr.sv" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686672376010 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686672376010 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/atax/submodules/atax_i_llvm_fpga_pipeline_keep_going37_2_valid_fifo.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/atax/submodules/atax_i_llvm_fpga_pipeline_keep_going37_2_valid_fifo.sv" { { "Info" "ISGN_ENTITY_NAME" "1 atax_i_llvm_fpga_pipeline_keep_going37_2_valid_fifo " "Found entity 1: atax_i_llvm_fpga_pipeline_keep_going37_2_valid_fifo" {  } { { "db/ip/atax/submodules/atax_i_llvm_fpga_pipeline_keep_going37_2_valid_fifo.sv" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/atax/test-fpga.prj/quartus/db/ip/atax/submodules/atax_i_llvm_fpga_pipeline_keep_going37_2_valid_fifo.sv" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686672376025 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686672376025 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/atax/submodules/atax_i_llvm_fpga_pipeline_keep_going41_0.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/atax/submodules/atax_i_llvm_fpga_pipeline_keep_going41_0.sv" { { "Info" "ISGN_ENTITY_NAME" "1 atax_i_llvm_fpga_pipeline_keep_going41_0 " "Found entity 1: atax_i_llvm_fpga_pipeline_keep_going41_0" {  } { { "db/ip/atax/submodules/atax_i_llvm_fpga_pipeline_keep_going41_0.sv" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/atax/test-fpga.prj/quartus/db/ip/atax/submodules/atax_i_llvm_fpga_pipeline_keep_going41_0.sv" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686672376038 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686672376038 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/atax/submodules/atax_i_llvm_fpga_pipeline_keep_going41_1_sr.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/atax/submodules/atax_i_llvm_fpga_pipeline_keep_going41_1_sr.sv" { { "Info" "ISGN_ENTITY_NAME" "1 atax_i_llvm_fpga_pipeline_keep_going41_1_sr " "Found entity 1: atax_i_llvm_fpga_pipeline_keep_going41_1_sr" {  } { { "db/ip/atax/submodules/atax_i_llvm_fpga_pipeline_keep_going41_1_sr.sv" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/atax/test-fpga.prj/quartus/db/ip/atax/submodules/atax_i_llvm_fpga_pipeline_keep_going41_1_sr.sv" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686672376042 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686672376042 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/atax/submodules/atax_i_llvm_fpga_pipeline_keep_going41_1_valid_fifo.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/atax/submodules/atax_i_llvm_fpga_pipeline_keep_going41_1_valid_fifo.sv" { { "Info" "ISGN_ENTITY_NAME" "1 atax_i_llvm_fpga_pipeline_keep_going41_1_valid_fifo " "Found entity 1: atax_i_llvm_fpga_pipeline_keep_going41_1_valid_fifo" {  } { { "db/ip/atax/submodules/atax_i_llvm_fpga_pipeline_keep_going41_1_valid_fifo.sv" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/atax/test-fpga.prj/quartus/db/ip/atax/submodules/atax_i_llvm_fpga_pipeline_keep_going41_1_valid_fifo.sv" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686672376046 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686672376046 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/atax/submodules/atax_i_llvm_fpga_pipeline_keep_going_0.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/atax/submodules/atax_i_llvm_fpga_pipeline_keep_going_0.sv" { { "Info" "ISGN_ENTITY_NAME" "1 atax_i_llvm_fpga_pipeline_keep_going_0 " "Found entity 1: atax_i_llvm_fpga_pipeline_keep_going_0" {  } { { "db/ip/atax/submodules/atax_i_llvm_fpga_pipeline_keep_going_0.sv" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/atax/test-fpga.prj/quartus/db/ip/atax/submodules/atax_i_llvm_fpga_pipeline_keep_going_0.sv" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686672376057 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686672376057 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/atax/submodules/atax_i_llvm_fpga_pipeline_keep_going_4_reg.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/atax/submodules/atax_i_llvm_fpga_pipeline_keep_going_4_reg.sv" { { "Info" "ISGN_ENTITY_NAME" "1 atax_i_llvm_fpga_pipeline_keep_going_4_reg " "Found entity 1: atax_i_llvm_fpga_pipeline_keep_going_4_reg" {  } { { "db/ip/atax/submodules/atax_i_llvm_fpga_pipeline_keep_going_4_reg.sv" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/atax/test-fpga.prj/quartus/db/ip/atax/submodules/atax_i_llvm_fpga_pipeline_keep_going_4_reg.sv" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686672376062 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686672376062 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/atax/submodules/atax_i_llvm_fpga_pipeline_keep_going_4_sr.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/atax/submodules/atax_i_llvm_fpga_pipeline_keep_going_4_sr.sv" { { "Info" "ISGN_ENTITY_NAME" "1 atax_i_llvm_fpga_pipeline_keep_going_4_sr " "Found entity 1: atax_i_llvm_fpga_pipeline_keep_going_4_sr" {  } { { "db/ip/atax/submodules/atax_i_llvm_fpga_pipeline_keep_going_4_sr.sv" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/atax/test-fpga.prj/quartus/db/ip/atax/submodules/atax_i_llvm_fpga_pipeline_keep_going_4_sr.sv" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686672376065 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686672376065 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/atax/submodules/atax_i_llvm_fpga_pop_i1_exitcond1250_pop22_0.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/atax/submodules/atax_i_llvm_fpga_pop_i1_exitcond1250_pop22_0.sv" { { "Info" "ISGN_ENTITY_NAME" "1 atax_i_llvm_fpga_pop_i1_exitcond1250_pop22_0 " "Found entity 1: atax_i_llvm_fpga_pop_i1_exitcond1250_pop22_0" {  } { { "db/ip/atax/submodules/atax_i_llvm_fpga_pop_i1_exitcond1250_pop22_0.sv" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/atax/test-fpga.prj/quartus/db/ip/atax/submodules/atax_i_llvm_fpga_pop_i1_exitcond1250_pop22_0.sv" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686672376071 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686672376071 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/atax/submodules/atax_i_llvm_fpga_pop_i1_exitcond1251_pop32_0.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/atax/submodules/atax_i_llvm_fpga_pop_i1_exitcond1251_pop32_0.sv" { { "Info" "ISGN_ENTITY_NAME" "1 atax_i_llvm_fpga_pop_i1_exitcond1251_pop32_0 " "Found entity 1: atax_i_llvm_fpga_pop_i1_exitcond1251_pop32_0" {  } { { "db/ip/atax/submodules/atax_i_llvm_fpga_pop_i1_exitcond1251_pop32_0.sv" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/atax/test-fpga.prj/quartus/db/ip/atax/submodules/atax_i_llvm_fpga_pop_i1_exitcond1251_pop32_0.sv" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686672376086 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686672376086 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/atax/submodules/atax_i_llvm_fpga_pop_i1_exitcond1251_pop32_50_reg.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/atax/submodules/atax_i_llvm_fpga_pop_i1_exitcond1251_pop32_50_reg.sv" { { "Info" "ISGN_ENTITY_NAME" "1 atax_i_llvm_fpga_pop_i1_exitcond1251_pop32_50_reg " "Found entity 1: atax_i_llvm_fpga_pop_i1_exitcond1251_pop32_50_reg" {  } { { "db/ip/atax/submodules/atax_i_llvm_fpga_pop_i1_exitcond1251_pop32_50_reg.sv" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/atax/test-fpga.prj/quartus/db/ip/atax/submodules/atax_i_llvm_fpga_pop_i1_exitcond1251_pop32_50_reg.sv" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686672376102 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686672376102 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/atax/submodules/atax_i_llvm_fpga_pop_i1_memdep_phi1_pop27_0.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/atax/submodules/atax_i_llvm_fpga_pop_i1_memdep_phi1_pop27_0.sv" { { "Info" "ISGN_ENTITY_NAME" "1 atax_i_llvm_fpga_pop_i1_memdep_phi1_pop27_0 " "Found entity 1: atax_i_llvm_fpga_pop_i1_memdep_phi1_pop27_0" {  } { { "db/ip/atax/submodules/atax_i_llvm_fpga_pop_i1_memdep_phi1_pop27_0.sv" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/atax/test-fpga.prj/quartus/db/ip/atax/submodules/atax_i_llvm_fpga_pop_i1_memdep_phi1_pop27_0.sv" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686672376117 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686672376117 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/atax/submodules/atax_i_llvm_fpga_pop_i1_memdep_phi1_pop27_24_reg.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/atax/submodules/atax_i_llvm_fpga_pop_i1_memdep_phi1_pop27_24_reg.sv" { { "Info" "ISGN_ENTITY_NAME" "1 atax_i_llvm_fpga_pop_i1_memdep_phi1_pop27_24_reg " "Found entity 1: atax_i_llvm_fpga_pop_i1_memdep_phi1_pop27_24_reg" {  } { { "db/ip/atax/submodules/atax_i_llvm_fpga_pop_i1_memdep_phi1_pop27_24_reg.sv" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/atax/test-fpga.prj/quartus/db/ip/atax/submodules/atax_i_llvm_fpga_pop_i1_memdep_phi1_pop27_24_reg.sv" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686672376122 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686672376122 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/atax/submodules/atax_i_llvm_fpga_pop_i1_memdep_phi3_or57_pop36_0.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/atax/submodules/atax_i_llvm_fpga_pop_i1_memdep_phi3_or57_pop36_0.sv" { { "Info" "ISGN_ENTITY_NAME" "1 atax_i_llvm_fpga_pop_i1_memdep_phi3_or57_pop36_0 " "Found entity 1: atax_i_llvm_fpga_pop_i1_memdep_phi3_or57_pop36_0" {  } { { "db/ip/atax/submodules/atax_i_llvm_fpga_pop_i1_memdep_phi3_or57_pop36_0.sv" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/atax/test-fpga.prj/quartus/db/ip/atax/submodules/atax_i_llvm_fpga_pop_i1_memdep_phi3_or57_pop36_0.sv" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686672376134 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686672376134 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/atax/submodules/atax_i_llvm_fpga_pop_i1_memdep_phi3_or57_pop36_14_reg.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/atax/submodules/atax_i_llvm_fpga_pop_i1_memdep_phi3_or57_pop36_14_reg.sv" { { "Info" "ISGN_ENTITY_NAME" "1 atax_i_llvm_fpga_pop_i1_memdep_phi3_or57_pop36_14_reg " "Found entity 1: atax_i_llvm_fpga_pop_i1_memdep_phi3_or57_pop36_14_reg" {  } { { "db/ip/atax/submodules/atax_i_llvm_fpga_pop_i1_memdep_phi3_or57_pop36_14_reg.sv" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/atax/test-fpga.prj/quartus/db/ip/atax/submodules/atax_i_llvm_fpga_pop_i1_memdep_phi3_or57_pop36_14_reg.sv" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686672376152 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686672376152 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/atax/submodules/atax_i_llvm_fpga_pop_i1_memdep_phi3_pop1354_pop24_0.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/atax/submodules/atax_i_llvm_fpga_pop_i1_memdep_phi3_pop1354_pop24_0.sv" { { "Info" "ISGN_ENTITY_NAME" "1 atax_i_llvm_fpga_pop_i1_memdep_phi3_pop1354_pop24_0 " "Found entity 1: atax_i_llvm_fpga_pop_i1_memdep_phi3_pop1354_pop24_0" {  } { { "db/ip/atax/submodules/atax_i_llvm_fpga_pop_i1_memdep_phi3_pop1354_pop24_0.sv" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/atax/test-fpga.prj/quartus/db/ip/atax/submodules/atax_i_llvm_fpga_pop_i1_memdep_phi3_pop1354_pop24_0.sv" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686672376169 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686672376169 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/atax/submodules/atax_i_llvm_fpga_pop_i1_memdep_phi3_pop1355_pop34_0.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/atax/submodules/atax_i_llvm_fpga_pop_i1_memdep_phi3_pop1355_pop34_0.sv" { { "Info" "ISGN_ENTITY_NAME" "1 atax_i_llvm_fpga_pop_i1_memdep_phi3_pop1355_pop34_0 " "Found entity 1: atax_i_llvm_fpga_pop_i1_memdep_phi3_pop1355_pop34_0" {  } { { "db/ip/atax/submodules/atax_i_llvm_fpga_pop_i1_memdep_phi3_pop1355_pop34_0.sv" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/atax/test-fpga.prj/quartus/db/ip/atax/submodules/atax_i_llvm_fpga_pop_i1_memdep_phi3_pop1355_pop34_0.sv" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686672376181 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686672376181 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/atax/submodules/atax_i_llvm_fpga_pop_i1_memdep_phi3_pop1355_pop34_31_reg.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/atax/submodules/atax_i_llvm_fpga_pop_i1_memdep_phi3_pop1355_pop34_31_reg.sv" { { "Info" "ISGN_ENTITY_NAME" "1 atax_i_llvm_fpga_pop_i1_memdep_phi3_pop1355_pop34_31_reg " "Found entity 1: atax_i_llvm_fpga_pop_i1_memdep_phi3_pop1355_pop34_31_reg" {  } { { "db/ip/atax/submodules/atax_i_llvm_fpga_pop_i1_memdep_phi3_pop1355_pop34_31_reg.sv" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/atax/test-fpga.prj/quartus/db/ip/atax/submodules/atax_i_llvm_fpga_pop_i1_memdep_phi3_pop1355_pop34_31_reg.sv" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686672376184 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686672376184 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/atax/submodules/atax_i_llvm_fpga_pop_i1_memdep_phi3_pop13_0.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/atax/submodules/atax_i_llvm_fpga_pop_i1_memdep_phi3_pop13_0.sv" { { "Info" "ISGN_ENTITY_NAME" "1 atax_i_llvm_fpga_pop_i1_memdep_phi3_pop13_0 " "Found entity 1: atax_i_llvm_fpga_pop_i1_memdep_phi3_pop13_0" {  } { { "db/ip/atax/submodules/atax_i_llvm_fpga_pop_i1_memdep_phi3_pop13_0.sv" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/atax/test-fpga.prj/quartus/db/ip/atax/submodules/atax_i_llvm_fpga_pop_i1_memdep_phi3_pop13_0.sv" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686672376194 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686672376194 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/atax/submodules/atax_i_llvm_fpga_pop_i1_memdep_phi3_pop13_4_reg.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/atax/submodules/atax_i_llvm_fpga_pop_i1_memdep_phi3_pop13_4_reg.sv" { { "Info" "ISGN_ENTITY_NAME" "1 atax_i_llvm_fpga_pop_i1_memdep_phi3_pop13_4_reg " "Found entity 1: atax_i_llvm_fpga_pop_i1_memdep_phi3_pop13_4_reg" {  } { { "db/ip/atax/submodules/atax_i_llvm_fpga_pop_i1_memdep_phi3_pop13_4_reg.sv" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/atax/test-fpga.prj/quartus/db/ip/atax/submodules/atax_i_llvm_fpga_pop_i1_memdep_phi3_pop13_4_reg.sv" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686672376198 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686672376198 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/atax/submodules/atax_i_llvm_fpga_pop_i1_memdep_phi_pop1247_pop20_0.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/atax/submodules/atax_i_llvm_fpga_pop_i1_memdep_phi_pop1247_pop20_0.sv" { { "Info" "ISGN_ENTITY_NAME" "1 atax_i_llvm_fpga_pop_i1_memdep_phi_pop1247_pop20_0 " "Found entity 1: atax_i_llvm_fpga_pop_i1_memdep_phi_pop1247_pop20_0" {  } { { "db/ip/atax/submodules/atax_i_llvm_fpga_pop_i1_memdep_phi_pop1247_pop20_0.sv" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/atax/test-fpga.prj/quartus/db/ip/atax/submodules/atax_i_llvm_fpga_pop_i1_memdep_phi_pop1247_pop20_0.sv" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686672376209 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686672376209 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/atax/submodules/atax_i_llvm_fpga_pop_i1_memdep_phi_pop12_0.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/atax/submodules/atax_i_llvm_fpga_pop_i1_memdep_phi_pop12_0.sv" { { "Info" "ISGN_ENTITY_NAME" "1 atax_i_llvm_fpga_pop_i1_memdep_phi_pop12_0 " "Found entity 1: atax_i_llvm_fpga_pop_i1_memdep_phi_pop12_0" {  } { { "db/ip/atax/submodules/atax_i_llvm_fpga_pop_i1_memdep_phi_pop12_0.sv" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/atax/test-fpga.prj/quartus/db/ip/atax/submodules/atax_i_llvm_fpga_pop_i1_memdep_phi_pop12_0.sv" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686672376220 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686672376220 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/atax/submodules/atax_i_llvm_fpga_pop_i1_memdep_phi_pop12_3_reg.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/atax/submodules/atax_i_llvm_fpga_pop_i1_memdep_phi_pop12_3_reg.sv" { { "Info" "ISGN_ENTITY_NAME" "1 atax_i_llvm_fpga_pop_i1_memdep_phi_pop12_3_reg " "Found entity 1: atax_i_llvm_fpga_pop_i1_memdep_phi_pop12_3_reg" {  } { { "db/ip/atax/submodules/atax_i_llvm_fpga_pop_i1_memdep_phi_pop12_3_reg.sv" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/atax/test-fpga.prj/quartus/db/ip/atax/submodules/atax_i_llvm_fpga_pop_i1_memdep_phi_pop12_3_reg.sv" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686672376223 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686672376223 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/atax/submodules/atax_i_llvm_fpga_pop_i1_notcmp3552_pop23_0.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/atax/submodules/atax_i_llvm_fpga_pop_i1_notcmp3552_pop23_0.sv" { { "Info" "ISGN_ENTITY_NAME" "1 atax_i_llvm_fpga_pop_i1_notcmp3552_pop23_0 " "Found entity 1: atax_i_llvm_fpga_pop_i1_notcmp3552_pop23_0" {  } { { "db/ip/atax/submodules/atax_i_llvm_fpga_pop_i1_notcmp3552_pop23_0.sv" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/atax/test-fpga.prj/quartus/db/ip/atax/submodules/atax_i_llvm_fpga_pop_i1_notcmp3552_pop23_0.sv" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686672376226 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686672376226 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/atax/submodules/atax_i_llvm_fpga_pop_i1_notcmp3553_pop33_0.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/atax/submodules/atax_i_llvm_fpga_pop_i1_notcmp3553_pop33_0.sv" { { "Info" "ISGN_ENTITY_NAME" "1 atax_i_llvm_fpga_pop_i1_notcmp3553_pop33_0 " "Found entity 1: atax_i_llvm_fpga_pop_i1_notcmp3553_pop33_0" {  } { { "db/ip/atax/submodules/atax_i_llvm_fpga_pop_i1_notcmp3553_pop33_0.sv" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/atax/test-fpga.prj/quartus/db/ip/atax/submodules/atax_i_llvm_fpga_pop_i1_notcmp3553_pop33_0.sv" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686672376239 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686672376239 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/atax/submodules/atax_i_llvm_fpga_pop_i1_notcmp3553_pop33_52_reg.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/atax/submodules/atax_i_llvm_fpga_pop_i1_notcmp3553_pop33_52_reg.sv" { { "Info" "ISGN_ENTITY_NAME" "1 atax_i_llvm_fpga_pop_i1_notcmp3553_pop33_52_reg " "Found entity 1: atax_i_llvm_fpga_pop_i1_notcmp3553_pop33_52_reg" {  } { { "db/ip/atax/submodules/atax_i_llvm_fpga_pop_i1_notcmp3553_pop33_52_reg.sv" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/atax/test-fpga.prj/quartus/db/ip/atax/submodules/atax_i_llvm_fpga_pop_i1_notcmp3553_pop33_52_reg.sv" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686672376251 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686672376251 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/atax/submodules/atax_i_llvm_fpga_pop_i2_cleanups26_pop18_0.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/atax/submodules/atax_i_llvm_fpga_pop_i2_cleanups26_pop18_0.sv" { { "Info" "ISGN_ENTITY_NAME" "1 atax_i_llvm_fpga_pop_i2_cleanups26_pop18_0 " "Found entity 1: atax_i_llvm_fpga_pop_i2_cleanups26_pop18_0" {  } { { "db/ip/atax/submodules/atax_i_llvm_fpga_pop_i2_cleanups26_pop18_0.sv" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/atax/test-fpga.prj/quartus/db/ip/atax/submodules/atax_i_llvm_fpga_pop_i2_cleanups26_pop18_0.sv" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686672376255 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686672376255 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/atax/submodules/atax_i_llvm_fpga_pop_i2_cleanups_pop29_0.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/atax/submodules/atax_i_llvm_fpga_pop_i2_cleanups_pop29_0.sv" { { "Info" "ISGN_ENTITY_NAME" "1 atax_i_llvm_fpga_pop_i2_cleanups_pop29_0 " "Found entity 1: atax_i_llvm_fpga_pop_i2_cleanups_pop29_0" {  } { { "db/ip/atax/submodules/atax_i_llvm_fpga_pop_i2_cleanups_pop29_0.sv" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/atax/test-fpga.prj/quartus/db/ip/atax/submodules/atax_i_llvm_fpga_pop_i2_cleanups_pop29_0.sv" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686672376266 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686672376266 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/atax/submodules/atax_i_llvm_fpga_pop_i2_cleanups_pop29_0_reg.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/atax/submodules/atax_i_llvm_fpga_pop_i2_cleanups_pop29_0_reg.sv" { { "Info" "ISGN_ENTITY_NAME" "1 atax_i_llvm_fpga_pop_i2_cleanups_pop29_0_reg " "Found entity 1: atax_i_llvm_fpga_pop_i2_cleanups_pop29_0_reg" {  } { { "db/ip/atax/submodules/atax_i_llvm_fpga_pop_i2_cleanups_pop29_0_reg.sv" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/atax/test-fpga.prj/quartus/db/ip/atax/submodules/atax_i_llvm_fpga_pop_i2_cleanups_pop29_0_reg.sv" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686672376270 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686672376270 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/atax/submodules/atax_i_llvm_fpga_pop_i2_initerations21_pop17_0.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/atax/submodules/atax_i_llvm_fpga_pop_i2_initerations21_pop17_0.sv" { { "Info" "ISGN_ENTITY_NAME" "1 atax_i_llvm_fpga_pop_i2_initerations21_pop17_0 " "Found entity 1: atax_i_llvm_fpga_pop_i2_initerations21_pop17_0" {  } { { "db/ip/atax/submodules/atax_i_llvm_fpga_pop_i2_initerations21_pop17_0.sv" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/atax/test-fpga.prj/quartus/db/ip/atax/submodules/atax_i_llvm_fpga_pop_i2_initerations21_pop17_0.sv" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686672376274 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686672376274 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/atax/submodules/atax_i_llvm_fpga_pop_i2_initerations_pop28_0.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/atax/submodules/atax_i_llvm_fpga_pop_i2_initerations_pop28_0.sv" { { "Info" "ISGN_ENTITY_NAME" "1 atax_i_llvm_fpga_pop_i2_initerations_pop28_0 " "Found entity 1: atax_i_llvm_fpga_pop_i2_initerations_pop28_0" {  } { { "db/ip/atax/submodules/atax_i_llvm_fpga_pop_i2_initerations_pop28_0.sv" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/atax/test-fpga.prj/quartus/db/ip/atax/submodules/atax_i_llvm_fpga_pop_i2_initerations_pop28_0.sv" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686672376284 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686672376284 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/atax/submodules/atax_i_llvm_fpga_pop_i2_initerations_pop28_5_reg.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/atax/submodules/atax_i_llvm_fpga_pop_i2_initerations_pop28_5_reg.sv" { { "Info" "ISGN_ENTITY_NAME" "1 atax_i_llvm_fpga_pop_i2_initerations_pop28_5_reg " "Found entity 1: atax_i_llvm_fpga_pop_i2_initerations_pop28_5_reg" {  } { { "db/ip/atax/submodules/atax_i_llvm_fpga_pop_i2_initerations_pop28_5_reg.sv" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/atax/test-fpga.prj/quartus/db/ip/atax/submodules/atax_i_llvm_fpga_pop_i2_initerations_pop28_5_reg.sv" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686672376287 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686672376287 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/atax/submodules/atax_i_llvm_fpga_pop_i32_add758_pop37_0.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/atax/submodules/atax_i_llvm_fpga_pop_i32_add758_pop37_0.sv" { { "Info" "ISGN_ENTITY_NAME" "1 atax_i_llvm_fpga_pop_i32_add758_pop37_0 " "Found entity 1: atax_i_llvm_fpga_pop_i32_add758_pop37_0" {  } { { "db/ip/atax/submodules/atax_i_llvm_fpga_pop_i32_add758_pop37_0.sv" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/atax/test-fpga.prj/quartus/db/ip/atax/submodules/atax_i_llvm_fpga_pop_i32_add758_pop37_0.sv" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686672376291 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686672376291 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/atax/submodules/atax_i_llvm_fpga_pop_i32_add758_pop37_27_reg.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/atax/submodules/atax_i_llvm_fpga_pop_i32_add758_pop37_27_reg.sv" { { "Info" "ISGN_ENTITY_NAME" "1 atax_i_llvm_fpga_pop_i32_add758_pop37_27_reg " "Found entity 1: atax_i_llvm_fpga_pop_i32_add758_pop37_27_reg" {  } { { "db/ip/atax/submodules/atax_i_llvm_fpga_pop_i32_add758_pop37_27_reg.sv" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/atax/test-fpga.prj/quartus/db/ip/atax/submodules/atax_i_llvm_fpga_pop_i32_add758_pop37_27_reg.sv" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686672376295 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686672376295 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/atax/submodules/atax_i_llvm_fpga_pop_i32_i_076_pop11_0.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/atax/submodules/atax_i_llvm_fpga_pop_i32_i_076_pop11_0.sv" { { "Info" "ISGN_ENTITY_NAME" "1 atax_i_llvm_fpga_pop_i32_i_076_pop11_0 " "Found entity 1: atax_i_llvm_fpga_pop_i32_i_076_pop11_0" {  } { { "db/ip/atax/submodules/atax_i_llvm_fpga_pop_i32_i_076_pop11_0.sv" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/atax/test-fpga.prj/quartus/db/ip/atax/submodules/atax_i_llvm_fpga_pop_i32_i_076_pop11_0.sv" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686672376299 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686672376299 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/atax/submodules/atax_i_llvm_fpga_pop_i32_j_073_pop16_0.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/atax/submodules/atax_i_llvm_fpga_pop_i32_j_073_pop16_0.sv" { { "Info" "ISGN_ENTITY_NAME" "1 atax_i_llvm_fpga_pop_i32_j_073_pop16_0 " "Found entity 1: atax_i_llvm_fpga_pop_i32_j_073_pop16_0" {  } { { "db/ip/atax/submodules/atax_i_llvm_fpga_pop_i32_j_073_pop16_0.sv" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/atax/test-fpga.prj/quartus/db/ip/atax/submodules/atax_i_llvm_fpga_pop_i32_j_073_pop16_0.sv" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686672376302 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686672376302 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/atax/submodules/atax_i_llvm_fpga_pop_i32_j_175_pop26_0.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/atax/submodules/atax_i_llvm_fpga_pop_i32_j_175_pop26_0.sv" { { "Info" "ISGN_ENTITY_NAME" "1 atax_i_llvm_fpga_pop_i32_j_175_pop26_0 " "Found entity 1: atax_i_llvm_fpga_pop_i32_j_175_pop26_0" {  } { { "db/ip/atax/submodules/atax_i_llvm_fpga_pop_i32_j_175_pop26_0.sv" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/atax/test-fpga.prj/quartus/db/ip/atax/submodules/atax_i_llvm_fpga_pop_i32_j_175_pop26_0.sv" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686672376306 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686672376306 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/atax/submodules/atax_i_llvm_fpga_pop_i32_j_175_pop26_10_reg.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/atax/submodules/atax_i_llvm_fpga_pop_i32_j_175_pop26_10_reg.sv" { { "Info" "ISGN_ENTITY_NAME" "1 atax_i_llvm_fpga_pop_i32_j_175_pop26_10_reg " "Found entity 1: atax_i_llvm_fpga_pop_i32_j_175_pop26_10_reg" {  } { { "db/ip/atax/submodules/atax_i_llvm_fpga_pop_i32_j_175_pop26_10_reg.sv" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/atax/test-fpga.prj/quartus/db/ip/atax/submodules/atax_i_llvm_fpga_pop_i32_j_175_pop26_10_reg.sv" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686672376310 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686672376310 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/atax/submodules/atax_i_llvm_fpga_pop_i32_mul_add1448_pop21_0.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/atax/submodules/atax_i_llvm_fpga_pop_i32_mul_add1448_pop21_0.sv" { { "Info" "ISGN_ENTITY_NAME" "1 atax_i_llvm_fpga_pop_i32_mul_add1448_pop21_0 " "Found entity 1: atax_i_llvm_fpga_pop_i32_mul_add1448_pop21_0" {  } { { "db/ip/atax/submodules/atax_i_llvm_fpga_pop_i32_mul_add1448_pop21_0.sv" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/atax/test-fpga.prj/quartus/db/ip/atax/submodules/atax_i_llvm_fpga_pop_i32_mul_add1448_pop21_0.sv" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686672376314 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686672376314 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/atax/submodules/atax_i_llvm_fpga_pop_i32_mul_add1449_pop31_0.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/atax/submodules/atax_i_llvm_fpga_pop_i32_mul_add1449_pop31_0.sv" { { "Info" "ISGN_ENTITY_NAME" "1 atax_i_llvm_fpga_pop_i32_mul_add1449_pop31_0 " "Found entity 1: atax_i_llvm_fpga_pop_i32_mul_add1449_pop31_0" {  } { { "db/ip/atax/submodules/atax_i_llvm_fpga_pop_i32_mul_add1449_pop31_0.sv" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/atax/test-fpga.prj/quartus/db/ip/atax/submodules/atax_i_llvm_fpga_pop_i32_mul_add1449_pop31_0.sv" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686672376325 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686672376325 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/atax/submodules/atax_i_llvm_fpga_pop_i32_mul_add1449_pop31_17_reg.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/atax/submodules/atax_i_llvm_fpga_pop_i32_mul_add1449_pop31_17_reg.sv" { { "Info" "ISGN_ENTITY_NAME" "1 atax_i_llvm_fpga_pop_i32_mul_add1449_pop31_17_reg " "Found entity 1: atax_i_llvm_fpga_pop_i32_mul_add1449_pop31_17_reg" {  } { { "db/ip/atax/submodules/atax_i_llvm_fpga_pop_i32_mul_add1449_pop31_17_reg.sv" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/atax/test-fpga.prj/quartus/db/ip/atax/submodules/atax_i_llvm_fpga_pop_i32_mul_add1449_pop31_17_reg.sv" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686672376328 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686672376328 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/atax/submodules/atax_i_llvm_fpga_pop_i32_t_074_pop15_0.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/atax/submodules/atax_i_llvm_fpga_pop_i32_t_074_pop15_0.sv" { { "Info" "ISGN_ENTITY_NAME" "1 atax_i_llvm_fpga_pop_i32_t_074_pop15_0 " "Found entity 1: atax_i_llvm_fpga_pop_i32_t_074_pop15_0" {  } { { "db/ip/atax/submodules/atax_i_llvm_fpga_pop_i32_t_074_pop15_0.sv" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/atax/test-fpga.prj/quartus/db/ip/atax/submodules/atax_i_llvm_fpga_pop_i32_t_074_pop15_0.sv" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686672376333 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686672376333 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/atax/submodules/atax_i_llvm_fpga_pop_i6_fpga_indvars_iv10_pop10_0.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/atax/submodules/atax_i_llvm_fpga_pop_i6_fpga_indvars_iv10_pop10_0.sv" { { "Info" "ISGN_ENTITY_NAME" "1 atax_i_llvm_fpga_pop_i6_fpga_indvars_iv10_pop10_0 " "Found entity 1: atax_i_llvm_fpga_pop_i6_fpga_indvars_iv10_pop10_0" {  } { { "db/ip/atax/submodules/atax_i_llvm_fpga_pop_i6_fpga_indvars_iv10_pop10_0.sv" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/atax/test-fpga.prj/quartus/db/ip/atax/submodules/atax_i_llvm_fpga_pop_i6_fpga_indvars_iv10_pop10_0.sv" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686672376337 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686672376337 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/atax/submodules/atax_i_llvm_fpga_pop_i6_fpga_indvars_iv7_pop25_0.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/atax/submodules/atax_i_llvm_fpga_pop_i6_fpga_indvars_iv7_pop25_0.sv" { { "Info" "ISGN_ENTITY_NAME" "1 atax_i_llvm_fpga_pop_i6_fpga_indvars_iv7_pop25_0 " "Found entity 1: atax_i_llvm_fpga_pop_i6_fpga_indvars_iv7_pop25_0" {  } { { "db/ip/atax/submodules/atax_i_llvm_fpga_pop_i6_fpga_indvars_iv7_pop25_0.sv" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/atax/test-fpga.prj/quartus/db/ip/atax/submodules/atax_i_llvm_fpga_pop_i6_fpga_indvars_iv7_pop25_0.sv" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686672376349 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686672376349 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/atax/submodules/atax_i_llvm_fpga_pop_i6_fpga_indvars_iv7_pop25_37_reg.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/atax/submodules/atax_i_llvm_fpga_pop_i6_fpga_indvars_iv7_pop25_37_reg.sv" { { "Info" "ISGN_ENTITY_NAME" "1 atax_i_llvm_fpga_pop_i6_fpga_indvars_iv7_pop25_37_reg " "Found entity 1: atax_i_llvm_fpga_pop_i6_fpga_indvars_iv7_pop25_37_reg" {  } { { "db/ip/atax/submodules/atax_i_llvm_fpga_pop_i6_fpga_indvars_iv7_pop25_37_reg.sv" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/atax/test-fpga.prj/quartus/db/ip/atax/submodules/atax_i_llvm_fpga_pop_i6_fpga_indvars_iv7_pop25_37_reg.sv" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686672376355 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686672376355 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/atax/submodules/atax_i_llvm_fpga_pop_i6_fpga_indvars_iv_pop14_0.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/atax/submodules/atax_i_llvm_fpga_pop_i6_fpga_indvars_iv_pop14_0.sv" { { "Info" "ISGN_ENTITY_NAME" "1 atax_i_llvm_fpga_pop_i6_fpga_indvars_iv_pop14_0 " "Found entity 1: atax_i_llvm_fpga_pop_i6_fpga_indvars_iv_pop14_0" {  } { { "db/ip/atax/submodules/atax_i_llvm_fpga_pop_i6_fpga_indvars_iv_pop14_0.sv" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/atax/test-fpga.prj/quartus/db/ip/atax/submodules/atax_i_llvm_fpga_pop_i6_fpga_indvars_iv_pop14_0.sv" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686672376360 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686672376360 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/atax/submodules/atax_i_llvm_fpga_pop_p1025i32_mptr_bitca0000dex8846_pop30_48_reg.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/atax/submodules/atax_i_llvm_fpga_pop_p1025i32_mptr_bitca0000dex8846_pop30_48_reg.sv" { { "Info" "ISGN_ENTITY_NAME" "1 atax_i_llvm_fpga_pop_p1025i32_mptr_bitca0000dex8846_pop30_48_reg " "Found entity 1: atax_i_llvm_fpga_pop_p1025i32_mptr_bitca0000dex8846_pop30_48_reg" {  } { { "db/ip/atax/submodules/atax_i_llvm_fpga_pop_p1025i32_mptr_bitca0000dex8846_pop30_48_reg.sv" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/atax/test-fpga.prj/quartus/db/ip/atax/submodules/atax_i_llvm_fpga_pop_p1025i32_mptr_bitca0000dex8846_pop30_48_reg.sv" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686672376390 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686672376390 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/atax/submodules/atax_i_llvm_fpga_pop_p1025i32_mptr_bitcast778956_pop35_0.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/atax/submodules/atax_i_llvm_fpga_pop_p1025i32_mptr_bitcast778956_pop35_0.sv" { { "Info" "ISGN_ENTITY_NAME" "1 atax_i_llvm_fpga_pop_p1025i32_mptr_bitcast778956_pop35_0 " "Found entity 1: atax_i_llvm_fpga_pop_p1025i32_mptr_bitcast778956_pop35_0" {  } { { "db/ip/atax/submodules/atax_i_llvm_fpga_pop_p1025i32_mptr_bitcast778956_pop35_0.sv" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/atax/test-fpga.prj/quartus/db/ip/atax/submodules/atax_i_llvm_fpga_pop_p1025i32_mptr_bitcast778956_pop35_0.sv" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686672376411 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686672376411 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/atax/submodules/atax_i_llvm_fpga_pop_p1025i32_mptr_bitcast778956_pop35_21_reg.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/atax/submodules/atax_i_llvm_fpga_pop_p1025i32_mptr_bitcast778956_pop35_21_reg.sv" { { "Info" "ISGN_ENTITY_NAME" "1 atax_i_llvm_fpga_pop_p1025i32_mptr_bitcast778956_pop35_21_reg " "Found entity 1: atax_i_llvm_fpga_pop_p1025i32_mptr_bitcast778956_pop35_21_reg" {  } { { "db/ip/atax/submodules/atax_i_llvm_fpga_pop_p1025i32_mptr_bitcast778956_pop35_21_reg.sv" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/atax/test-fpga.prj/quartus/db/ip/atax/submodules/atax_i_llvm_fpga_pop_p1025i32_mptr_bitcast778956_pop35_21_reg.sv" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686672376470 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686672376470 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/atax/submodules/atax_i_llvm_fpga_pop_p1025i32_mptr_bitcast_index8845_pop19_0.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/atax/submodules/atax_i_llvm_fpga_pop_p1025i32_mptr_bitcast_index8845_pop19_0.sv" { { "Info" "ISGN_ENTITY_NAME" "1 atax_i_llvm_fpga_pop_p1025i32_mptr_bitcast_index8845_pop19_0 " "Found entity 1: atax_i_llvm_fpga_pop_p1025i32_mptr_bitcast_index8845_pop19_0" {  } { { "db/ip/atax/submodules/atax_i_llvm_fpga_pop_p1025i32_mptr_bitcast_index8845_pop19_0.sv" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/atax/test-fpga.prj/quartus/db/ip/atax/submodules/atax_i_llvm_fpga_pop_p1025i32_mptr_bitcast_index8845_pop19_0.sv" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686672376488 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686672376488 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/atax/submodules/atax_i_llvm_fpga_pop_p1025i32_mptr_bitcast_index8846_pop30_0.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/atax/submodules/atax_i_llvm_fpga_pop_p1025i32_mptr_bitcast_index8846_pop30_0.sv" { { "Info" "ISGN_ENTITY_NAME" "1 atax_i_llvm_fpga_pop_p1025i32_mptr_bitcast_index8846_pop30_0 " "Found entity 1: atax_i_llvm_fpga_pop_p1025i32_mptr_bitcast_index8846_pop30_0" {  } { { "db/ip/atax/submodules/atax_i_llvm_fpga_pop_p1025i32_mptr_bitcast_index8846_pop30_0.sv" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/atax/test-fpga.prj/quartus/db/ip/atax/submodules/atax_i_llvm_fpga_pop_p1025i32_mptr_bitcast_index8846_pop30_0.sv" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686672376503 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686672376503 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/atax/submodules/atax_i_llvm_fpga_pop_throttle_i1_throttle_pop_0.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/atax/submodules/atax_i_llvm_fpga_pop_throttle_i1_throttle_pop_0.sv" { { "Info" "ISGN_ENTITY_NAME" "1 atax_i_llvm_fpga_pop_throttle_i1_throttle_pop_0 " "Found entity 1: atax_i_llvm_fpga_pop_throttle_i1_throttle_pop_0" {  } { { "db/ip/atax/submodules/atax_i_llvm_fpga_pop_throttle_i1_throttle_pop_0.sv" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/atax/test-fpga.prj/quartus/db/ip/atax/submodules/atax_i_llvm_fpga_pop_throttle_i1_throttle_pop_0.sv" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686672376513 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686672376513 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/atax/submodules/atax_i_llvm_fpga_pop_throttle_i1_throttle_pop_1_reg.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/atax/submodules/atax_i_llvm_fpga_pop_throttle_i1_throttle_pop_1_reg.sv" { { "Info" "ISGN_ENTITY_NAME" "1 atax_i_llvm_fpga_pop_throttle_i1_throttle_pop_1_reg " "Found entity 1: atax_i_llvm_fpga_pop_throttle_i1_throttle_pop_1_reg" {  } { { "db/ip/atax/submodules/atax_i_llvm_fpga_pop_throttle_i1_throttle_pop_1_reg.sv" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/atax/test-fpga.prj/quartus/db/ip/atax/submodules/atax_i_llvm_fpga_pop_throttle_i1_throttle_pop_1_reg.sv" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686672376517 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686672376517 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/atax/submodules/atax_i_llvm_fpga_pop_token_i1_wt_limpop_0.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/atax/submodules/atax_i_llvm_fpga_pop_token_i1_wt_limpop_0.sv" { { "Info" "ISGN_ENTITY_NAME" "1 atax_i_llvm_fpga_pop_token_i1_wt_limpop_0 " "Found entity 1: atax_i_llvm_fpga_pop_token_i1_wt_limpop_0" {  } { { "db/ip/atax/submodules/atax_i_llvm_fpga_pop_token_i1_wt_limpop_0.sv" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/atax/test-fpga.prj/quartus/db/ip/atax/submodules/atax_i_llvm_fpga_pop_token_i1_wt_limpop_0.sv" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686672376529 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686672376529 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/atax/submodules/atax_i_llvm_fpga_pop_token_i1_wt_limpop_0_reg.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/atax/submodules/atax_i_llvm_fpga_pop_token_i1_wt_limpop_0_reg.sv" { { "Info" "ISGN_ENTITY_NAME" "1 atax_i_llvm_fpga_pop_token_i1_wt_limpop_0_reg " "Found entity 1: atax_i_llvm_fpga_pop_token_i1_wt_limpop_0_reg" {  } { { "db/ip/atax/submodules/atax_i_llvm_fpga_pop_token_i1_wt_limpop_0_reg.sv" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/atax/test-fpga.prj/quartus/db/ip/atax/submodules/atax_i_llvm_fpga_pop_token_i1_wt_limpop_0_reg.sv" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686672376533 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686672376533 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/atax/submodules/atax_i_llvm_fpga_push_i1_exitcond1250_push22_0.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/atax/submodules/atax_i_llvm_fpga_push_i1_exitcond1250_push22_0.sv" { { "Info" "ISGN_ENTITY_NAME" "1 atax_i_llvm_fpga_push_i1_exitcond1250_push22_0 " "Found entity 1: atax_i_llvm_fpga_push_i1_exitcond1250_push22_0" {  } { { "db/ip/atax/submodules/atax_i_llvm_fpga_push_i1_exitcond1250_push22_0.sv" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/atax/test-fpga.prj/quartus/db/ip/atax/submodules/atax_i_llvm_fpga_push_i1_exitcond1250_push22_0.sv" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686672376545 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686672376545 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/atax/submodules/atax_i_llvm_fpga_push_i1_exitcond1251_push32_0.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/atax/submodules/atax_i_llvm_fpga_push_i1_exitcond1251_push32_0.sv" { { "Info" "ISGN_ENTITY_NAME" "1 atax_i_llvm_fpga_push_i1_exitcond1251_push32_0 " "Found entity 1: atax_i_llvm_fpga_push_i1_exitcond1251_push32_0" {  } { { "db/ip/atax/submodules/atax_i_llvm_fpga_push_i1_exitcond1251_push32_0.sv" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/atax/test-fpga.prj/quartus/db/ip/atax/submodules/atax_i_llvm_fpga_push_i1_exitcond1251_push32_0.sv" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686672376555 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686672376555 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/atax/submodules/atax_i_llvm_fpga_push_i1_exitcond1251_push32_51_reg.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/atax/submodules/atax_i_llvm_fpga_push_i1_exitcond1251_push32_51_reg.sv" { { "Info" "ISGN_ENTITY_NAME" "1 atax_i_llvm_fpga_push_i1_exitcond1251_push32_51_reg " "Found entity 1: atax_i_llvm_fpga_push_i1_exitcond1251_push32_51_reg" {  } { { "db/ip/atax/submodules/atax_i_llvm_fpga_push_i1_exitcond1251_push32_51_reg.sv" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/atax/test-fpga.prj/quartus/db/ip/atax/submodules/atax_i_llvm_fpga_push_i1_exitcond1251_push32_51_reg.sv" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686672376560 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686672376560 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/atax/submodules/atax_i_llvm_fpga_push_i1_lastiniteration25_0.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/atax/submodules/atax_i_llvm_fpga_push_i1_lastiniteration25_0.sv" { { "Info" "ISGN_ENTITY_NAME" "1 atax_i_llvm_fpga_push_i1_lastiniteration25_0 " "Found entity 1: atax_i_llvm_fpga_push_i1_lastiniteration25_0" {  } { { "db/ip/atax/submodules/atax_i_llvm_fpga_push_i1_lastiniteration25_0.sv" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/atax/test-fpga.prj/quartus/db/ip/atax/submodules/atax_i_llvm_fpga_push_i1_lastiniteration25_0.sv" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686672376571 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686672376571 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/atax/submodules/atax_i_llvm_fpga_push_i1_lastiniteration_0.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/atax/submodules/atax_i_llvm_fpga_push_i1_lastiniteration_0.sv" { { "Info" "ISGN_ENTITY_NAME" "1 atax_i_llvm_fpga_push_i1_lastiniteration_0 " "Found entity 1: atax_i_llvm_fpga_push_i1_lastiniteration_0" {  } { { "db/ip/atax/submodules/atax_i_llvm_fpga_push_i1_lastiniteration_0.sv" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/atax/test-fpga.prj/quartus/db/ip/atax/submodules/atax_i_llvm_fpga_push_i1_lastiniteration_0.sv" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686672376582 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686672376582 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/atax/submodules/atax_i_llvm_fpga_push_i1_lastiniteration_9_reg.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/atax/submodules/atax_i_llvm_fpga_push_i1_lastiniteration_9_reg.sv" { { "Info" "ISGN_ENTITY_NAME" "1 atax_i_llvm_fpga_push_i1_lastiniteration_9_reg " "Found entity 1: atax_i_llvm_fpga_push_i1_lastiniteration_9_reg" {  } { { "db/ip/atax/submodules/atax_i_llvm_fpga_push_i1_lastiniteration_9_reg.sv" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/atax/test-fpga.prj/quartus/db/ip/atax/submodules/atax_i_llvm_fpga_push_i1_lastiniteration_9_reg.sv" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686672376587 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686672376587 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/atax/submodules/atax_i_llvm_fpga_push_i1_memdep_phi1_push27_0.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/atax/submodules/atax_i_llvm_fpga_push_i1_memdep_phi1_push27_0.sv" { { "Info" "ISGN_ENTITY_NAME" "1 atax_i_llvm_fpga_push_i1_memdep_phi1_push27_0 " "Found entity 1: atax_i_llvm_fpga_push_i1_memdep_phi1_push27_0" {  } { { "db/ip/atax/submodules/atax_i_llvm_fpga_push_i1_memdep_phi1_push27_0.sv" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/atax/test-fpga.prj/quartus/db/ip/atax/submodules/atax_i_llvm_fpga_push_i1_memdep_phi1_push27_0.sv" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686672376599 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686672376599 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/atax/submodules/atax_i_llvm_fpga_push_i1_memdep_phi1_push27_34_reg.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/atax/submodules/atax_i_llvm_fpga_push_i1_memdep_phi1_push27_34_reg.sv" { { "Info" "ISGN_ENTITY_NAME" "1 atax_i_llvm_fpga_push_i1_memdep_phi1_push27_34_reg " "Found entity 1: atax_i_llvm_fpga_push_i1_memdep_phi1_push27_34_reg" {  } { { "db/ip/atax/submodules/atax_i_llvm_fpga_push_i1_memdep_phi1_push27_34_reg.sv" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/atax/test-fpga.prj/quartus/db/ip/atax/submodules/atax_i_llvm_fpga_push_i1_memdep_phi1_push27_34_reg.sv" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686672376603 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686672376603 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/atax/submodules/atax_i_llvm_fpga_push_i1_memdep_phi3_or57_push36_0.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/atax/submodules/atax_i_llvm_fpga_push_i1_memdep_phi3_or57_push36_0.sv" { { "Info" "ISGN_ENTITY_NAME" "1 atax_i_llvm_fpga_push_i1_memdep_phi3_or57_push36_0 " "Found entity 1: atax_i_llvm_fpga_push_i1_memdep_phi3_or57_push36_0" {  } { { "db/ip/atax/submodules/atax_i_llvm_fpga_push_i1_memdep_phi3_or57_push36_0.sv" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/atax/test-fpga.prj/quartus/db/ip/atax/submodules/atax_i_llvm_fpga_push_i1_memdep_phi3_or57_push36_0.sv" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686672376614 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686672376614 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/atax/submodules/atax_i_llvm_fpga_push_i1_memdep_phi3_or57_push36_15_reg.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/atax/submodules/atax_i_llvm_fpga_push_i1_memdep_phi3_or57_push36_15_reg.sv" { { "Info" "ISGN_ENTITY_NAME" "1 atax_i_llvm_fpga_push_i1_memdep_phi3_or57_push36_15_reg " "Found entity 1: atax_i_llvm_fpga_push_i1_memdep_phi3_or57_push36_15_reg" {  } { { "db/ip/atax/submodules/atax_i_llvm_fpga_push_i1_memdep_phi3_or57_push36_15_reg.sv" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/atax/test-fpga.prj/quartus/db/ip/atax/submodules/atax_i_llvm_fpga_push_i1_memdep_phi3_or57_push36_15_reg.sv" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686672376618 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686672376618 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/atax/submodules/atax_i_llvm_fpga_push_i1_memdep_phi3_pop1354_push24_0.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/atax/submodules/atax_i_llvm_fpga_push_i1_memdep_phi3_pop1354_push24_0.sv" { { "Info" "ISGN_ENTITY_NAME" "1 atax_i_llvm_fpga_push_i1_memdep_phi3_pop1354_push24_0 " "Found entity 1: atax_i_llvm_fpga_push_i1_memdep_phi3_pop1354_push24_0" {  } { { "db/ip/atax/submodules/atax_i_llvm_fpga_push_i1_memdep_phi3_pop1354_push24_0.sv" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/atax/test-fpga.prj/quartus/db/ip/atax/submodules/atax_i_llvm_fpga_push_i1_memdep_phi3_pop1354_push24_0.sv" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686672376629 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686672376629 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/atax/submodules/atax_i_llvm_fpga_push_i1_memdep_phi3_pop1355_push34_0.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/atax/submodules/atax_i_llvm_fpga_push_i1_memdep_phi3_pop1355_push34_0.sv" { { "Info" "ISGN_ENTITY_NAME" "1 atax_i_llvm_fpga_push_i1_memdep_phi3_pop1355_push34_0 " "Found entity 1: atax_i_llvm_fpga_push_i1_memdep_phi3_pop1355_push34_0" {  } { { "db/ip/atax/submodules/atax_i_llvm_fpga_push_i1_memdep_phi3_pop1355_push34_0.sv" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/atax/test-fpga.prj/quartus/db/ip/atax/submodules/atax_i_llvm_fpga_push_i1_memdep_phi3_pop1355_push34_0.sv" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686672376640 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686672376640 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/atax/submodules/atax_i_llvm_fpga_push_i1_memdep_phi3_pop1355_push34_32_reg.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/atax/submodules/atax_i_llvm_fpga_push_i1_memdep_phi3_pop1355_push34_32_reg.sv" { { "Info" "ISGN_ENTITY_NAME" "1 atax_i_llvm_fpga_push_i1_memdep_phi3_pop1355_push34_32_reg " "Found entity 1: atax_i_llvm_fpga_push_i1_memdep_phi3_pop1355_push34_32_reg" {  } { { "db/ip/atax/submodules/atax_i_llvm_fpga_push_i1_memdep_phi3_pop1355_push34_32_reg.sv" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/atax/test-fpga.prj/quartus/db/ip/atax/submodules/atax_i_llvm_fpga_push_i1_memdep_phi3_pop1355_push34_32_reg.sv" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686672376644 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686672376644 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/atax/submodules/atax_i_llvm_fpga_push_i1_memdep_phi3_push13_0.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/atax/submodules/atax_i_llvm_fpga_push_i1_memdep_phi3_push13_0.sv" { { "Info" "ISGN_ENTITY_NAME" "1 atax_i_llvm_fpga_push_i1_memdep_phi3_push13_0 " "Found entity 1: atax_i_llvm_fpga_push_i1_memdep_phi3_push13_0" {  } { { "db/ip/atax/submodules/atax_i_llvm_fpga_push_i1_memdep_phi3_push13_0.sv" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/atax/test-fpga.prj/quartus/db/ip/atax/submodules/atax_i_llvm_fpga_push_i1_memdep_phi3_push13_0.sv" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686672376656 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686672376656 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/atax/submodules/atax_i_llvm_fpga_push_i1_memdep_phi3_push13_2_reg.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/atax/submodules/atax_i_llvm_fpga_push_i1_memdep_phi3_push13_2_reg.sv" { { "Info" "ISGN_ENTITY_NAME" "1 atax_i_llvm_fpga_push_i1_memdep_phi3_push13_2_reg " "Found entity 1: atax_i_llvm_fpga_push_i1_memdep_phi3_push13_2_reg" {  } { { "db/ip/atax/submodules/atax_i_llvm_fpga_push_i1_memdep_phi3_push13_2_reg.sv" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/atax/test-fpga.prj/quartus/db/ip/atax/submodules/atax_i_llvm_fpga_push_i1_memdep_phi3_push13_2_reg.sv" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686672376669 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686672376669 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/atax/submodules/atax_i_llvm_fpga_push_i1_memdep_phi_pop1247_push20_0.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/atax/submodules/atax_i_llvm_fpga_push_i1_memdep_phi_pop1247_push20_0.sv" { { "Info" "ISGN_ENTITY_NAME" "1 atax_i_llvm_fpga_push_i1_memdep_phi_pop1247_push20_0 " "Found entity 1: atax_i_llvm_fpga_push_i1_memdep_phi_pop1247_push20_0" {  } { { "db/ip/atax/submodules/atax_i_llvm_fpga_push_i1_memdep_phi_pop1247_push20_0.sv" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/atax/test-fpga.prj/quartus/db/ip/atax/submodules/atax_i_llvm_fpga_push_i1_memdep_phi_pop1247_push20_0.sv" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686672376680 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686672376680 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/atax/submodules/atax_i_llvm_fpga_push_i1_memdep_phi_push12_0.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/atax/submodules/atax_i_llvm_fpga_push_i1_memdep_phi_push12_0.sv" { { "Info" "ISGN_ENTITY_NAME" "1 atax_i_llvm_fpga_push_i1_memdep_phi_push12_0 " "Found entity 1: atax_i_llvm_fpga_push_i1_memdep_phi_push12_0" {  } { { "db/ip/atax/submodules/atax_i_llvm_fpga_push_i1_memdep_phi_push12_0.sv" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/atax/test-fpga.prj/quartus/db/ip/atax/submodules/atax_i_llvm_fpga_push_i1_memdep_phi_push12_0.sv" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686672376693 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686672376693 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/atax/submodules/atax_i_llvm_fpga_push_i1_memdep_phi_push12_0_reg.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/atax/submodules/atax_i_llvm_fpga_push_i1_memdep_phi_push12_0_reg.sv" { { "Info" "ISGN_ENTITY_NAME" "1 atax_i_llvm_fpga_push_i1_memdep_phi_push12_0_reg " "Found entity 1: atax_i_llvm_fpga_push_i1_memdep_phi_push12_0_reg" {  } { { "db/ip/atax/submodules/atax_i_llvm_fpga_push_i1_memdep_phi_push12_0_reg.sv" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/atax/test-fpga.prj/quartus/db/ip/atax/submodules/atax_i_llvm_fpga_push_i1_memdep_phi_push12_0_reg.sv" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686672376710 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686672376710 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/atax/submodules/atax_i_llvm_fpga_push_i1_notcmp3552_push23_0.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/atax/submodules/atax_i_llvm_fpga_push_i1_notcmp3552_push23_0.sv" { { "Info" "ISGN_ENTITY_NAME" "1 atax_i_llvm_fpga_push_i1_notcmp3552_push23_0 " "Found entity 1: atax_i_llvm_fpga_push_i1_notcmp3552_push23_0" {  } { { "db/ip/atax/submodules/atax_i_llvm_fpga_push_i1_notcmp3552_push23_0.sv" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/atax/test-fpga.prj/quartus/db/ip/atax/submodules/atax_i_llvm_fpga_push_i1_notcmp3552_push23_0.sv" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686672376723 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686672376723 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/atax/submodules/atax_i_llvm_fpga_push_i1_notcmp3553_push33_0.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/atax/submodules/atax_i_llvm_fpga_push_i1_notcmp3553_push33_0.sv" { { "Info" "ISGN_ENTITY_NAME" "1 atax_i_llvm_fpga_push_i1_notcmp3553_push33_0 " "Found entity 1: atax_i_llvm_fpga_push_i1_notcmp3553_push33_0" {  } { { "db/ip/atax/submodules/atax_i_llvm_fpga_push_i1_notcmp3553_push33_0.sv" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/atax/test-fpga.prj/quartus/db/ip/atax/submodules/atax_i_llvm_fpga_push_i1_notcmp3553_push33_0.sv" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686672376734 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686672376734 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/atax/submodules/atax_i_llvm_fpga_push_i1_notcmp3553_push33_53_reg.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/atax/submodules/atax_i_llvm_fpga_push_i1_notcmp3553_push33_53_reg.sv" { { "Info" "ISGN_ENTITY_NAME" "1 atax_i_llvm_fpga_push_i1_notcmp3553_push33_53_reg " "Found entity 1: atax_i_llvm_fpga_push_i1_notcmp3553_push33_53_reg" {  } { { "db/ip/atax/submodules/atax_i_llvm_fpga_push_i1_notcmp3553_push33_53_reg.sv" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/atax/test-fpga.prj/quartus/db/ip/atax/submodules/atax_i_llvm_fpga_push_i1_notcmp3553_push33_53_reg.sv" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686672376739 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686672376739 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/atax/submodules/atax_i_llvm_fpga_push_i1_notexitcond33_0.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/atax/submodules/atax_i_llvm_fpga_push_i1_notexitcond33_0.sv" { { "Info" "ISGN_ENTITY_NAME" "1 atax_i_llvm_fpga_push_i1_notexitcond33_0 " "Found entity 1: atax_i_llvm_fpga_push_i1_notexitcond33_0" {  } { { "db/ip/atax/submodules/atax_i_llvm_fpga_push_i1_notexitcond33_0.sv" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/atax/test-fpga.prj/quartus/db/ip/atax/submodules/atax_i_llvm_fpga_push_i1_notexitcond33_0.sv" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686672376743 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686672376743 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/atax/submodules/atax_i_llvm_fpga_push_i1_notexitcond38_0.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/atax/submodules/atax_i_llvm_fpga_push_i1_notexitcond38_0.sv" { { "Info" "ISGN_ENTITY_NAME" "1 atax_i_llvm_fpga_push_i1_notexitcond38_0 " "Found entity 1: atax_i_llvm_fpga_push_i1_notexitcond38_0" {  } { { "db/ip/atax/submodules/atax_i_llvm_fpga_push_i1_notexitcond38_0.sv" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/atax/test-fpga.prj/quartus/db/ip/atax/submodules/atax_i_llvm_fpga_push_i1_notexitcond38_0.sv" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686672376747 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686672376747 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/atax/submodules/atax_i_llvm_fpga_push_i1_notexitcond42_0.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/atax/submodules/atax_i_llvm_fpga_push_i1_notexitcond42_0.sv" { { "Info" "ISGN_ENTITY_NAME" "1 atax_i_llvm_fpga_push_i1_notexitcond42_0 " "Found entity 1: atax_i_llvm_fpga_push_i1_notexitcond42_0" {  } { { "db/ip/atax/submodules/atax_i_llvm_fpga_push_i1_notexitcond42_0.sv" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/atax/test-fpga.prj/quartus/db/ip/atax/submodules/atax_i_llvm_fpga_push_i1_notexitcond42_0.sv" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686672376751 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686672376751 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/atax/submodules/atax_i_llvm_fpga_push_i1_notexitcond_0.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/atax/submodules/atax_i_llvm_fpga_push_i1_notexitcond_0.sv" { { "Info" "ISGN_ENTITY_NAME" "1 atax_i_llvm_fpga_push_i1_notexitcond_0 " "Found entity 1: atax_i_llvm_fpga_push_i1_notexitcond_0" {  } { { "db/ip/atax/submodules/atax_i_llvm_fpga_push_i1_notexitcond_0.sv" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/atax/test-fpga.prj/quartus/db/ip/atax/submodules/atax_i_llvm_fpga_push_i1_notexitcond_0.sv" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686672376760 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686672376760 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/atax/submodules/atax_i_llvm_fpga_push_i1_notexitcond_41_reg.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/atax/submodules/atax_i_llvm_fpga_push_i1_notexitcond_41_reg.sv" { { "Info" "ISGN_ENTITY_NAME" "1 atax_i_llvm_fpga_push_i1_notexitcond_41_reg " "Found entity 1: atax_i_llvm_fpga_push_i1_notexitcond_41_reg" {  } { { "db/ip/atax/submodules/atax_i_llvm_fpga_push_i1_notexitcond_41_reg.sv" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/atax/test-fpga.prj/quartus/db/ip/atax/submodules/atax_i_llvm_fpga_push_i1_notexitcond_41_reg.sv" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686672376764 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686672376764 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/atax/submodules/atax_i_llvm_fpga_push_i2_cleanups26_push18_0.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/atax/submodules/atax_i_llvm_fpga_push_i2_cleanups26_push18_0.sv" { { "Info" "ISGN_ENTITY_NAME" "1 atax_i_llvm_fpga_push_i2_cleanups26_push18_0 " "Found entity 1: atax_i_llvm_fpga_push_i2_cleanups26_push18_0" {  } { { "db/ip/atax/submodules/atax_i_llvm_fpga_push_i2_cleanups26_push18_0.sv" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/atax/test-fpga.prj/quartus/db/ip/atax/submodules/atax_i_llvm_fpga_push_i2_cleanups26_push18_0.sv" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686672376773 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686672376773 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/atax/submodules/atax_i_llvm_fpga_push_i2_cleanups_push29_0.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/atax/submodules/atax_i_llvm_fpga_push_i2_cleanups_push29_0.sv" { { "Info" "ISGN_ENTITY_NAME" "1 atax_i_llvm_fpga_push_i2_cleanups_push29_0 " "Found entity 1: atax_i_llvm_fpga_push_i2_cleanups_push29_0" {  } { { "db/ip/atax/submodules/atax_i_llvm_fpga_push_i2_cleanups_push29_0.sv" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/atax/test-fpga.prj/quartus/db/ip/atax/submodules/atax_i_llvm_fpga_push_i2_cleanups_push29_0.sv" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686672376782 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686672376782 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/atax/submodules/atax_i_llvm_fpga_push_i2_cleanups_push29_44_reg.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/atax/submodules/atax_i_llvm_fpga_push_i2_cleanups_push29_44_reg.sv" { { "Info" "ISGN_ENTITY_NAME" "1 atax_i_llvm_fpga_push_i2_cleanups_push29_44_reg " "Found entity 1: atax_i_llvm_fpga_push_i2_cleanups_push29_44_reg" {  } { { "db/ip/atax/submodules/atax_i_llvm_fpga_push_i2_cleanups_push29_44_reg.sv" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/atax/test-fpga.prj/quartus/db/ip/atax/submodules/atax_i_llvm_fpga_push_i2_cleanups_push29_44_reg.sv" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686672376785 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686672376785 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/atax/submodules/atax_i_llvm_fpga_push_i2_initerations21_push17_0.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/atax/submodules/atax_i_llvm_fpga_push_i2_initerations21_push17_0.sv" { { "Info" "ISGN_ENTITY_NAME" "1 atax_i_llvm_fpga_push_i2_initerations21_push17_0 " "Found entity 1: atax_i_llvm_fpga_push_i2_initerations21_push17_0" {  } { { "db/ip/atax/submodules/atax_i_llvm_fpga_push_i2_initerations21_push17_0.sv" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/atax/test-fpga.prj/quartus/db/ip/atax/submodules/atax_i_llvm_fpga_push_i2_initerations21_push17_0.sv" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686672376789 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686672376789 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/atax/submodules/atax_i_llvm_fpga_push_i2_initerations_push28_0.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/atax/submodules/atax_i_llvm_fpga_push_i2_initerations_push28_0.sv" { { "Info" "ISGN_ENTITY_NAME" "1 atax_i_llvm_fpga_push_i2_initerations_push28_0 " "Found entity 1: atax_i_llvm_fpga_push_i2_initerations_push28_0" {  } { { "db/ip/atax/submodules/atax_i_llvm_fpga_push_i2_initerations_push28_0.sv" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/atax/test-fpga.prj/quartus/db/ip/atax/submodules/atax_i_llvm_fpga_push_i2_initerations_push28_0.sv" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686672376801 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686672376801 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/atax/submodules/atax_i_llvm_fpga_push_i2_initerations_push28_7_reg.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/atax/submodules/atax_i_llvm_fpga_push_i2_initerations_push28_7_reg.sv" { { "Info" "ISGN_ENTITY_NAME" "1 atax_i_llvm_fpga_push_i2_initerations_push28_7_reg " "Found entity 1: atax_i_llvm_fpga_push_i2_initerations_push28_7_reg" {  } { { "db/ip/atax/submodules/atax_i_llvm_fpga_push_i2_initerations_push28_7_reg.sv" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/atax/test-fpga.prj/quartus/db/ip/atax/submodules/atax_i_llvm_fpga_push_i2_initerations_push28_7_reg.sv" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686672376805 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686672376805 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/atax/submodules/atax_i_llvm_fpga_push_i32_add758_push37_0.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/atax/submodules/atax_i_llvm_fpga_push_i32_add758_push37_0.sv" { { "Info" "ISGN_ENTITY_NAME" "1 atax_i_llvm_fpga_push_i32_add758_push37_0 " "Found entity 1: atax_i_llvm_fpga_push_i32_add758_push37_0" {  } { { "db/ip/atax/submodules/atax_i_llvm_fpga_push_i32_add758_push37_0.sv" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/atax/test-fpga.prj/quartus/db/ip/atax/submodules/atax_i_llvm_fpga_push_i32_add758_push37_0.sv" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686672376813 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686672376813 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/atax/submodules/atax_i_llvm_fpga_push_i32_add758_push37_28_reg.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/atax/submodules/atax_i_llvm_fpga_push_i32_add758_push37_28_reg.sv" { { "Info" "ISGN_ENTITY_NAME" "1 atax_i_llvm_fpga_push_i32_add758_push37_28_reg " "Found entity 1: atax_i_llvm_fpga_push_i32_add758_push37_28_reg" {  } { { "db/ip/atax/submodules/atax_i_llvm_fpga_push_i32_add758_push37_28_reg.sv" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/atax/test-fpga.prj/quartus/db/ip/atax/submodules/atax_i_llvm_fpga_push_i32_add758_push37_28_reg.sv" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686672376817 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686672376817 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/atax/submodules/atax_i_llvm_fpga_push_i32_i_076_push11_0.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/atax/submodules/atax_i_llvm_fpga_push_i32_i_076_push11_0.sv" { { "Info" "ISGN_ENTITY_NAME" "1 atax_i_llvm_fpga_push_i32_i_076_push11_0 " "Found entity 1: atax_i_llvm_fpga_push_i32_i_076_push11_0" {  } { { "db/ip/atax/submodules/atax_i_llvm_fpga_push_i32_i_076_push11_0.sv" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/atax/test-fpga.prj/quartus/db/ip/atax/submodules/atax_i_llvm_fpga_push_i32_i_076_push11_0.sv" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686672376821 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686672376821 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/atax/submodules/atax_i_llvm_fpga_push_i32_j_073_push16_0.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/atax/submodules/atax_i_llvm_fpga_push_i32_j_073_push16_0.sv" { { "Info" "ISGN_ENTITY_NAME" "1 atax_i_llvm_fpga_push_i32_j_073_push16_0 " "Found entity 1: atax_i_llvm_fpga_push_i32_j_073_push16_0" {  } { { "db/ip/atax/submodules/atax_i_llvm_fpga_push_i32_j_073_push16_0.sv" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/atax/test-fpga.prj/quartus/db/ip/atax/submodules/atax_i_llvm_fpga_push_i32_j_073_push16_0.sv" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686672376825 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686672376825 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/atax/submodules/atax_i_llvm_fpga_push_i32_j_175_push26_0.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/atax/submodules/atax_i_llvm_fpga_push_i32_j_175_push26_0.sv" { { "Info" "ISGN_ENTITY_NAME" "1 atax_i_llvm_fpga_push_i32_j_175_push26_0 " "Found entity 1: atax_i_llvm_fpga_push_i32_j_175_push26_0" {  } { { "db/ip/atax/submodules/atax_i_llvm_fpga_push_i32_j_175_push26_0.sv" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/atax/test-fpga.prj/quartus/db/ip/atax/submodules/atax_i_llvm_fpga_push_i32_j_175_push26_0.sv" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686672376834 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686672376834 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/atax/submodules/atax_i_llvm_fpga_push_i32_j_175_push26_36_reg.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/atax/submodules/atax_i_llvm_fpga_push_i32_j_175_push26_36_reg.sv" { { "Info" "ISGN_ENTITY_NAME" "1 atax_i_llvm_fpga_push_i32_j_175_push26_36_reg " "Found entity 1: atax_i_llvm_fpga_push_i32_j_175_push26_36_reg" {  } { { "db/ip/atax/submodules/atax_i_llvm_fpga_push_i32_j_175_push26_36_reg.sv" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/atax/test-fpga.prj/quartus/db/ip/atax/submodules/atax_i_llvm_fpga_push_i32_j_175_push26_36_reg.sv" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686672376838 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686672376838 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/atax/submodules/atax_i_llvm_fpga_push_i32_mul_add1448_push21_0.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/atax/submodules/atax_i_llvm_fpga_push_i32_mul_add1448_push21_0.sv" { { "Info" "ISGN_ENTITY_NAME" "1 atax_i_llvm_fpga_push_i32_mul_add1448_push21_0 " "Found entity 1: atax_i_llvm_fpga_push_i32_mul_add1448_push21_0" {  } { { "db/ip/atax/submodules/atax_i_llvm_fpga_push_i32_mul_add1448_push21_0.sv" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/atax/test-fpga.prj/quartus/db/ip/atax/submodules/atax_i_llvm_fpga_push_i32_mul_add1448_push21_0.sv" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686672376843 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686672376843 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/atax/submodules/atax_i_llvm_fpga_push_i32_mul_add1449_push31_0.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/atax/submodules/atax_i_llvm_fpga_push_i32_mul_add1449_push31_0.sv" { { "Info" "ISGN_ENTITY_NAME" "1 atax_i_llvm_fpga_push_i32_mul_add1449_push31_0 " "Found entity 1: atax_i_llvm_fpga_push_i32_mul_add1449_push31_0" {  } { { "db/ip/atax/submodules/atax_i_llvm_fpga_push_i32_mul_add1449_push31_0.sv" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/atax/test-fpga.prj/quartus/db/ip/atax/submodules/atax_i_llvm_fpga_push_i32_mul_add1449_push31_0.sv" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686672376855 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686672376855 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/atax/submodules/atax_i_llvm_fpga_push_i32_mul_add1449_push31_18_reg.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/atax/submodules/atax_i_llvm_fpga_push_i32_mul_add1449_push31_18_reg.sv" { { "Info" "ISGN_ENTITY_NAME" "1 atax_i_llvm_fpga_push_i32_mul_add1449_push31_18_reg " "Found entity 1: atax_i_llvm_fpga_push_i32_mul_add1449_push31_18_reg" {  } { { "db/ip/atax/submodules/atax_i_llvm_fpga_push_i32_mul_add1449_push31_18_reg.sv" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/atax/test-fpga.prj/quartus/db/ip/atax/submodules/atax_i_llvm_fpga_push_i32_mul_add1449_push31_18_reg.sv" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686672376859 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686672376859 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/atax/submodules/atax_i_llvm_fpga_push_i32_t_074_push15_0.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/atax/submodules/atax_i_llvm_fpga_push_i32_t_074_push15_0.sv" { { "Info" "ISGN_ENTITY_NAME" "1 atax_i_llvm_fpga_push_i32_t_074_push15_0 " "Found entity 1: atax_i_llvm_fpga_push_i32_t_074_push15_0" {  } { { "db/ip/atax/submodules/atax_i_llvm_fpga_push_i32_t_074_push15_0.sv" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/atax/test-fpga.prj/quartus/db/ip/atax/submodules/atax_i_llvm_fpga_push_i32_t_074_push15_0.sv" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686672376868 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686672376868 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/atax/submodules/atax_i_llvm_fpga_push_i6_fpga_indvars_iv10_push10_0.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/atax/submodules/atax_i_llvm_fpga_push_i6_fpga_indvars_iv10_push10_0.sv" { { "Info" "ISGN_ENTITY_NAME" "1 atax_i_llvm_fpga_push_i6_fpga_indvars_iv10_push10_0 " "Found entity 1: atax_i_llvm_fpga_push_i6_fpga_indvars_iv10_push10_0" {  } { { "db/ip/atax/submodules/atax_i_llvm_fpga_push_i6_fpga_indvars_iv10_push10_0.sv" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/atax/test-fpga.prj/quartus/db/ip/atax/submodules/atax_i_llvm_fpga_push_i6_fpga_indvars_iv10_push10_0.sv" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686672376877 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686672376877 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/atax/submodules/atax_i_llvm_fpga_push_i6_fpga_indvars_iv7_push25_0.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/atax/submodules/atax_i_llvm_fpga_push_i6_fpga_indvars_iv7_push25_0.sv" { { "Info" "ISGN_ENTITY_NAME" "1 atax_i_llvm_fpga_push_i6_fpga_indvars_iv7_push25_0 " "Found entity 1: atax_i_llvm_fpga_push_i6_fpga_indvars_iv7_push25_0" {  } { { "db/ip/atax/submodules/atax_i_llvm_fpga_push_i6_fpga_indvars_iv7_push25_0.sv" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/atax/test-fpga.prj/quartus/db/ip/atax/submodules/atax_i_llvm_fpga_push_i6_fpga_indvars_iv7_push25_0.sv" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686672376896 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686672376896 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/atax/submodules/atax_i_llvm_fpga_push_i6_fpga_indvars_iv7_push25_46_reg.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/atax/submodules/atax_i_llvm_fpga_push_i6_fpga_indvars_iv7_push25_46_reg.sv" { { "Info" "ISGN_ENTITY_NAME" "1 atax_i_llvm_fpga_push_i6_fpga_indvars_iv7_push25_46_reg " "Found entity 1: atax_i_llvm_fpga_push_i6_fpga_indvars_iv7_push25_46_reg" {  } { { "db/ip/atax/submodules/atax_i_llvm_fpga_push_i6_fpga_indvars_iv7_push25_46_reg.sv" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/atax/test-fpga.prj/quartus/db/ip/atax/submodules/atax_i_llvm_fpga_push_i6_fpga_indvars_iv7_push25_46_reg.sv" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686672376901 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686672376901 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/atax/submodules/atax_i_llvm_fpga_push_i6_fpga_indvars_iv_push14_0.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/atax/submodules/atax_i_llvm_fpga_push_i6_fpga_indvars_iv_push14_0.sv" { { "Info" "ISGN_ENTITY_NAME" "1 atax_i_llvm_fpga_push_i6_fpga_indvars_iv_push14_0 " "Found entity 1: atax_i_llvm_fpga_push_i6_fpga_indvars_iv_push14_0" {  } { { "db/ip/atax/submodules/atax_i_llvm_fpga_push_i6_fpga_indvars_iv_push14_0.sv" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/atax/test-fpga.prj/quartus/db/ip/atax/submodules/atax_i_llvm_fpga_push_i6_fpga_indvars_iv_push14_0.sv" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686672376905 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686672376905 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/atax/submodules/atax_i_llvm_fpga_push_p1025i32_mptr_bitc0000ex8846_push30_49_reg.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/atax/submodules/atax_i_llvm_fpga_push_p1025i32_mptr_bitc0000ex8846_push30_49_reg.sv" { { "Info" "ISGN_ENTITY_NAME" "1 atax_i_llvm_fpga_push_p1025i32_mptr_bitc0000ex8846_push30_49_reg " "Found entity 1: atax_i_llvm_fpga_push_p1025i32_mptr_bitc0000ex8846_push30_49_reg" {  } { { "db/ip/atax/submodules/atax_i_llvm_fpga_push_p1025i32_mptr_bitc0000ex8846_push30_49_reg.sv" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/atax/test-fpga.prj/quartus/db/ip/atax/submodules/atax_i_llvm_fpga_push_p1025i32_mptr_bitc0000ex8846_push30_49_reg.sv" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686672376910 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686672376910 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/atax/submodules/atax_i_llvm_fpga_push_p1025i32_mptr_bitcast778956_push35_0.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/atax/submodules/atax_i_llvm_fpga_push_p1025i32_mptr_bitcast778956_push35_0.sv" { { "Info" "ISGN_ENTITY_NAME" "1 atax_i_llvm_fpga_push_p1025i32_mptr_bitcast778956_push35_0 " "Found entity 1: atax_i_llvm_fpga_push_p1025i32_mptr_bitcast778956_push35_0" {  } { { "db/ip/atax/submodules/atax_i_llvm_fpga_push_p1025i32_mptr_bitcast778956_push35_0.sv" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/atax/test-fpga.prj/quartus/db/ip/atax/submodules/atax_i_llvm_fpga_push_p1025i32_mptr_bitcast778956_push35_0.sv" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686672376921 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686672376921 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/atax/submodules/atax_i_llvm_fpga_push_p1025i32_mptr_bitcast778956_push35_22_reg.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/atax/submodules/atax_i_llvm_fpga_push_p1025i32_mptr_bitcast778956_push35_22_reg.sv" { { "Info" "ISGN_ENTITY_NAME" "1 atax_i_llvm_fpga_push_p1025i32_mptr_bitcast778956_push35_22_reg " "Found entity 1: atax_i_llvm_fpga_push_p1025i32_mptr_bitcast778956_push35_22_reg" {  } { { "db/ip/atax/submodules/atax_i_llvm_fpga_push_p1025i32_mptr_bitcast778956_push35_22_reg.sv" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/atax/test-fpga.prj/quartus/db/ip/atax/submodules/atax_i_llvm_fpga_push_p1025i32_mptr_bitcast778956_push35_22_reg.sv" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686672376936 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686672376936 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/atax/submodules/atax_i_llvm_fpga_push_p1025i32_mptr_bitcast_index8845_push19_0.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/atax/submodules/atax_i_llvm_fpga_push_p1025i32_mptr_bitcast_index8845_push19_0.sv" { { "Info" "ISGN_ENTITY_NAME" "1 atax_i_llvm_fpga_push_p1025i32_mptr_bitcast_index8845_push19_0 " "Found entity 1: atax_i_llvm_fpga_push_p1025i32_mptr_bitcast_index8845_push19_0" {  } { { "db/ip/atax/submodules/atax_i_llvm_fpga_push_p1025i32_mptr_bitcast_index8845_push19_0.sv" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/atax/test-fpga.prj/quartus/db/ip/atax/submodules/atax_i_llvm_fpga_push_p1025i32_mptr_bitcast_index8845_push19_0.sv" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686672376947 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686672376947 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/atax/submodules/atax_i_llvm_fpga_push_p1025i32_mptr_bitcast_index8846_push30_0.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/atax/submodules/atax_i_llvm_fpga_push_p1025i32_mptr_bitcast_index8846_push30_0.sv" { { "Info" "ISGN_ENTITY_NAME" "1 atax_i_llvm_fpga_push_p1025i32_mptr_bitcast_index8846_push30_0 " "Found entity 1: atax_i_llvm_fpga_push_p1025i32_mptr_bitcast_index8846_push30_0" {  } { { "db/ip/atax/submodules/atax_i_llvm_fpga_push_p1025i32_mptr_bitcast_index8846_push30_0.sv" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/atax/test-fpga.prj/quartus/db/ip/atax/submodules/atax_i_llvm_fpga_push_p1025i32_mptr_bitcast_index8846_push30_0.sv" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686672376959 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686672376959 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/atax/submodules/atax_i_llvm_fpga_push_token_i1_throttle_push_0.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/atax/submodules/atax_i_llvm_fpga_push_token_i1_throttle_push_0.sv" { { "Info" "ISGN_ENTITY_NAME" "1 atax_i_llvm_fpga_push_token_i1_throttle_push_0 " "Found entity 1: atax_i_llvm_fpga_push_token_i1_throttle_push_0" {  } { { "db/ip/atax/submodules/atax_i_llvm_fpga_push_token_i1_throttle_push_0.sv" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/atax/test-fpga.prj/quartus/db/ip/atax/submodules/atax_i_llvm_fpga_push_token_i1_throttle_push_0.sv" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686672376971 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686672376971 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/atax/submodules/atax_i_llvm_fpga_push_token_i1_throttle_push_1_reg.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/atax/submodules/atax_i_llvm_fpga_push_token_i1_throttle_push_1_reg.sv" { { "Info" "ISGN_ENTITY_NAME" "1 atax_i_llvm_fpga_push_token_i1_throttle_push_1_reg " "Found entity 1: atax_i_llvm_fpga_push_token_i1_throttle_push_1_reg" {  } { { "db/ip/atax/submodules/atax_i_llvm_fpga_push_token_i1_throttle_push_1_reg.sv" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/atax/test-fpga.prj/quartus/db/ip/atax/submodules/atax_i_llvm_fpga_push_token_i1_throttle_push_1_reg.sv" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686672376975 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686672376975 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/atax/submodules/atax_i_llvm_fpga_push_token_i1_wt_limpush_0.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/atax/submodules/atax_i_llvm_fpga_push_token_i1_wt_limpush_0.sv" { { "Info" "ISGN_ENTITY_NAME" "1 atax_i_llvm_fpga_push_token_i1_wt_limpush_0 " "Found entity 1: atax_i_llvm_fpga_push_token_i1_wt_limpush_0" {  } { { "db/ip/atax/submodules/atax_i_llvm_fpga_push_token_i1_wt_limpush_0.sv" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/atax/test-fpga.prj/quartus/db/ip/atax/submodules/atax_i_llvm_fpga_push_token_i1_wt_limpush_0.sv" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686672376986 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686672376986 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/atax/submodules/atax_i_llvm_fpga_push_token_i1_wt_limpush_1_reg.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/atax/submodules/atax_i_llvm_fpga_push_token_i1_wt_limpush_1_reg.sv" { { "Info" "ISGN_ENTITY_NAME" "1 atax_i_llvm_fpga_push_token_i1_wt_limpush_1_reg " "Found entity 1: atax_i_llvm_fpga_push_token_i1_wt_limpush_1_reg" {  } { { "db/ip/atax/submodules/atax_i_llvm_fpga_push_token_i1_wt_limpush_1_reg.sv" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/atax/test-fpga.prj/quartus/db/ip/atax/submodules/atax_i_llvm_fpga_push_token_i1_wt_limpush_1_reg.sv" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686672376991 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686672376991 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/atax/submodules/atax_i_llvm_fpga_sfc_exit_s_c0_out_for_body3_s_c0_exit96_atax0.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/atax/submodules/atax_i_llvm_fpga_sfc_exit_s_c0_out_for_body3_s_c0_exit96_atax0.sv" { { "Info" "ISGN_ENTITY_NAME" "1 atax_i_llvm_fpga_sfc_exit_s_c0_out_for_body3_s_c0_exit96_atax0 " "Found entity 1: atax_i_llvm_fpga_sfc_exit_s_c0_out_for_body3_s_c0_exit96_atax0" {  } { { "db/ip/atax/submodules/atax_i_llvm_fpga_sfc_exit_s_c0_out_for_body3_s_c0_exit96_atax0.sv" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/atax/test-fpga.prj/quartus/db/ip/atax/submodules/atax_i_llvm_fpga_sfc_exit_s_c0_out_for_body3_s_c0_exit96_atax0.sv" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686672377006 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686672377006 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/atax/submodules/atax_i_llvm_fpga_sfc_exit_s_c0_out_for_body_s_c0_exit88_atax0.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/atax/submodules/atax_i_llvm_fpga_sfc_exit_s_c0_out_for_body_s_c0_exit88_atax0.sv" { { "Info" "ISGN_ENTITY_NAME" "1 atax_i_llvm_fpga_sfc_exit_s_c0_out_for_body_s_c0_exit88_atax0 " "Found entity 1: atax_i_llvm_fpga_sfc_exit_s_c0_out_for_body_s_c0_exit88_atax0" {  } { { "db/ip/atax/submodules/atax_i_llvm_fpga_sfc_exit_s_c0_out_for_body_s_c0_exit88_atax0.sv" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/atax/test-fpga.prj/quartus/db/ip/atax/submodules/atax_i_llvm_fpga_sfc_exit_s_c0_out_for_body_s_c0_exit88_atax0.sv" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686672377016 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686672377016 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/atax/submodules/atax_i_llvm_fpga_sfc_exit_s_c0_out_wt_entry_s_c0_exit_atax0.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/atax/submodules/atax_i_llvm_fpga_sfc_exit_s_c0_out_wt_entry_s_c0_exit_atax0.sv" { { "Info" "ISGN_ENTITY_NAME" "1 atax_i_llvm_fpga_sfc_exit_s_c0_out_wt_entry_s_c0_exit_atax0 " "Found entity 1: atax_i_llvm_fpga_sfc_exit_s_c0_out_wt_entry_s_c0_exit_atax0" {  } { { "db/ip/atax/submodules/atax_i_llvm_fpga_sfc_exit_s_c0_out_wt_entry_s_c0_exit_atax0.sv" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/atax/test-fpga.prj/quartus/db/ip/atax/submodules/atax_i_llvm_fpga_sfc_exit_s_c0_out_wt_entry_s_c0_exit_atax0.sv" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686672377027 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686672377027 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/atax/submodules/atax_i_llvm_fpga_sfc_exit_s_c1_out_for_body3_s_c1_exit106_atax0.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/atax/submodules/atax_i_llvm_fpga_sfc_exit_s_c1_out_for_body3_s_c1_exit106_atax0.sv" { { "Info" "ISGN_ENTITY_NAME" "1 atax_i_llvm_fpga_sfc_exit_s_c1_out_for_body3_s_c1_exit106_atax0 " "Found entity 1: atax_i_llvm_fpga_sfc_exit_s_c1_out_for_body3_s_c1_exit106_atax0" {  } { { "db/ip/atax/submodules/atax_i_llvm_fpga_sfc_exit_s_c1_out_for_body3_s_c1_exit106_atax0.sv" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/atax/test-fpga.prj/quartus/db/ip/atax/submodules/atax_i_llvm_fpga_sfc_exit_s_c1_out_for_body3_s_c1_exit106_atax0.sv" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686672377042 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686672377042 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/atax/submodules/atax_i_llvm_fpga_sfc_exit_s_c1_out_for_body_s_c1_exit_atax0.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/atax/submodules/atax_i_llvm_fpga_sfc_exit_s_c1_out_for_body_s_c1_exit_atax0.sv" { { "Info" "ISGN_ENTITY_NAME" "1 atax_i_llvm_fpga_sfc_exit_s_c1_out_for_body_s_c1_exit_atax0 " "Found entity 1: atax_i_llvm_fpga_sfc_exit_s_c1_out_for_body_s_c1_exit_atax0" {  } { { "db/ip/atax/submodules/atax_i_llvm_fpga_sfc_exit_s_c1_out_for_body_s_c1_exit_atax0.sv" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/atax/test-fpga.prj/quartus/db/ip/atax/submodules/atax_i_llvm_fpga_sfc_exit_s_c1_out_for_body_s_c1_exit_atax0.sv" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686672377054 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686672377054 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/atax/submodules/atax_i_sfc_logic_s_c0_in_for_body3_s_c0_enter9116_atax0.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/atax/submodules/atax_i_sfc_logic_s_c0_in_for_body3_s_c0_enter9116_atax0.sv" { { "Info" "ISGN_ENTITY_NAME" "1 atax_i_sfc_logic_s_c0_in_for_body3_s_c0_enter9116_atax0 " "Found entity 1: atax_i_sfc_logic_s_c0_in_for_body3_s_c0_enter9116_atax0" {  } { { "db/ip/atax/submodules/atax_i_sfc_logic_s_c0_in_for_body3_s_c0_enter9116_atax0.sv" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/atax/test-fpga.prj/quartus/db/ip/atax/submodules/atax_i_sfc_logic_s_c0_in_for_body3_s_c0_enter9116_atax0.sv" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686672377084 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686672377084 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/atax/submodules/atax_i_sfc_logic_s_c0_in_for_body_s_c0_enter8615_atax0.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/atax/submodules/atax_i_sfc_logic_s_c0_in_for_body_s_c0_enter8615_atax0.sv" { { "Info" "ISGN_ENTITY_NAME" "1 atax_i_sfc_logic_s_c0_in_for_body_s_c0_enter8615_atax0 " "Found entity 1: atax_i_sfc_logic_s_c0_in_for_body_s_c0_enter8615_atax0" {  } { { "db/ip/atax/submodules/atax_i_sfc_logic_s_c0_in_for_body_s_c0_enter8615_atax0.sv" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/atax/test-fpga.prj/quartus/db/ip/atax/submodules/atax_i_sfc_logic_s_c0_in_for_body_s_c0_enter8615_atax0.sv" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686672377102 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686672377102 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/atax/submodules/atax_i_sfc_logic_s_c0_in_wt_entry_s_c0_enter14_atax0.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/atax/submodules/atax_i_sfc_logic_s_c0_in_wt_entry_s_c0_enter14_atax0.sv" { { "Info" "ISGN_ENTITY_NAME" "1 atax_i_sfc_logic_s_c0_in_wt_entry_s_c0_enter14_atax0 " "Found entity 1: atax_i_sfc_logic_s_c0_in_wt_entry_s_c0_enter14_atax0" {  } { { "db/ip/atax/submodules/atax_i_sfc_logic_s_c0_in_wt_entry_s_c0_enter14_atax0.sv" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/atax/test-fpga.prj/quartus/db/ip/atax/submodules/atax_i_sfc_logic_s_c0_in_wt_entry_s_c0_enter14_atax0.sv" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686672377106 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686672377106 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/atax/submodules/atax_i_sfc_logic_s_c1_in_for_body3_s_c1_enter102_atax0.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/atax/submodules/atax_i_sfc_logic_s_c1_in_for_body3_s_c1_enter102_atax0.sv" { { "Info" "ISGN_ENTITY_NAME" "1 atax_i_sfc_logic_s_c1_in_for_body3_s_c1_enter102_atax0 " "Found entity 1: atax_i_sfc_logic_s_c1_in_for_body3_s_c1_enter102_atax0" {  } { { "db/ip/atax/submodules/atax_i_sfc_logic_s_c1_in_for_body3_s_c1_enter102_atax0.sv" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/atax/test-fpga.prj/quartus/db/ip/atax/submodules/atax_i_sfc_logic_s_c1_in_for_body3_s_c1_enter102_atax0.sv" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686672377125 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686672377125 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/atax/submodules/atax_i_sfc_logic_s_c1_in_for_body_s_c1_enter_atax0.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/atax/submodules/atax_i_sfc_logic_s_c1_in_for_body_s_c1_enter_atax0.sv" { { "Info" "ISGN_ENTITY_NAME" "1 atax_i_sfc_logic_s_c1_in_for_body_s_c1_enter_atax0 " "Found entity 1: atax_i_sfc_logic_s_c1_in_for_body_s_c1_enter_atax0" {  } { { "db/ip/atax/submodules/atax_i_sfc_logic_s_c1_in_for_body_s_c1_enter_atax0.sv" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/atax/test-fpga.prj/quartus/db/ip/atax/submodules/atax_i_sfc_logic_s_c1_in_for_body_s_c1_enter_atax0.sv" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686672377141 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686672377141 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/atax/submodules/atax_i_sfc_s_c0_in_for_body3_s_c0_enter9116_atax1.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/atax/submodules/atax_i_sfc_s_c0_in_for_body3_s_c0_enter9116_atax1.sv" { { "Info" "ISGN_ENTITY_NAME" "1 atax_i_sfc_s_c0_in_for_body3_s_c0_enter9116_atax1 " "Found entity 1: atax_i_sfc_s_c0_in_for_body3_s_c0_enter9116_atax1" {  } { { "db/ip/atax/submodules/atax_i_sfc_s_c0_in_for_body3_s_c0_enter9116_atax1.sv" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/atax/test-fpga.prj/quartus/db/ip/atax/submodules/atax_i_sfc_s_c0_in_for_body3_s_c0_enter9116_atax1.sv" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686672377158 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686672377158 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/atax/submodules/atax_i_sfc_s_c0_in_for_body_s_c0_enter8615_atax1.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/atax/submodules/atax_i_sfc_s_c0_in_for_body_s_c0_enter8615_atax1.sv" { { "Info" "ISGN_ENTITY_NAME" "1 atax_i_sfc_s_c0_in_for_body_s_c0_enter8615_atax1 " "Found entity 1: atax_i_sfc_s_c0_in_for_body_s_c0_enter8615_atax1" {  } { { "db/ip/atax/submodules/atax_i_sfc_s_c0_in_for_body_s_c0_enter8615_atax1.sv" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/atax/test-fpga.prj/quartus/db/ip/atax/submodules/atax_i_sfc_s_c0_in_for_body_s_c0_enter8615_atax1.sv" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686672377174 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686672377174 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/atax/submodules/atax_i_sfc_s_c0_in_wt_entry_s_c0_enter14_atax0.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/atax/submodules/atax_i_sfc_s_c0_in_wt_entry_s_c0_enter14_atax0.sv" { { "Info" "ISGN_ENTITY_NAME" "1 atax_i_sfc_s_c0_in_wt_entry_s_c0_enter14_atax0 " "Found entity 1: atax_i_sfc_s_c0_in_wt_entry_s_c0_enter14_atax0" {  } { { "db/ip/atax/submodules/atax_i_sfc_s_c0_in_wt_entry_s_c0_enter14_atax0.sv" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/atax/test-fpga.prj/quartus/db/ip/atax/submodules/atax_i_sfc_s_c0_in_wt_entry_s_c0_enter14_atax0.sv" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686672377190 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686672377190 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/atax/submodules/atax_i_sfc_s_c1_in_for_body3_s_c1_enter102_atax6.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/atax/submodules/atax_i_sfc_s_c1_in_for_body3_s_c1_enter102_atax6.sv" { { "Info" "ISGN_ENTITY_NAME" "1 atax_i_sfc_s_c1_in_for_body3_s_c1_enter102_atax6 " "Found entity 1: atax_i_sfc_s_c1_in_for_body3_s_c1_enter102_atax6" {  } { { "db/ip/atax/submodules/atax_i_sfc_s_c1_in_for_body3_s_c1_enter102_atax6.sv" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/atax/test-fpga.prj/quartus/db/ip/atax/submodules/atax_i_sfc_s_c1_in_for_body3_s_c1_enter102_atax6.sv" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686672377194 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686672377194 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/atax/submodules/atax_i_sfc_s_c1_in_for_body_s_c1_enter_atax6.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/atax/submodules/atax_i_sfc_s_c1_in_for_body_s_c1_enter_atax6.sv" { { "Info" "ISGN_ENTITY_NAME" "1 atax_i_sfc_s_c1_in_for_body_s_c1_enter_atax6 " "Found entity 1: atax_i_sfc_s_c1_in_for_body_s_c1_enter_atax6" {  } { { "db/ip/atax/submodules/atax_i_sfc_s_c1_in_for_body_s_c1_enter_atax6.sv" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/atax/test-fpga.prj/quartus/db/ip/atax/submodules/atax_i_sfc_s_c1_in_for_body_s_c1_enter_atax6.sv" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686672377207 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686672377207 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/atax/submodules/atax_internal.v 2 2 " "Found 2 design units, including 2 entities, in source file db/ip/atax/submodules/atax_internal.v" { { "Info" "ISGN_ENTITY_NAME" "1 atax_internal " "Found entity 1: atax_internal" {  } { { "db/ip/atax/submodules/atax_internal.v" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/atax/test-fpga.prj/quartus/db/ip/atax/submodules/atax_internal.v" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686672377218 ""} { "Info" "ISGN_ENTITY_NAME" "2 atax_internal_ic_14049998284551828450 " "Found entity 2: atax_internal_ic_14049998284551828450" {  } { { "db/ip/atax/submodules/atax_internal.v" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/atax/test-fpga.prj/quartus/db/ip/atax/submodules/atax_internal.v" 345 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686672377218 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686672377218 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/atax/submodules/atax_loop_limiter_0.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/atax/submodules/atax_loop_limiter_0.sv" { { "Info" "ISGN_ENTITY_NAME" "1 atax_loop_limiter_0 " "Found entity 1: atax_loop_limiter_0" {  } { { "db/ip/atax/submodules/atax_loop_limiter_0.sv" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/atax/test-fpga.prj/quartus/db/ip/atax/submodules/atax_loop_limiter_0.sv" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686672377222 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686672377222 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/atax/submodules/atax_loop_limiter_1.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/atax/submodules/atax_loop_limiter_1.sv" { { "Info" "ISGN_ENTITY_NAME" "1 atax_loop_limiter_1 " "Found entity 1: atax_loop_limiter_1" {  } { { "db/ip/atax/submodules/atax_loop_limiter_1.sv" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/atax/test-fpga.prj/quartus/db/ip/atax/submodules/atax_loop_limiter_1.sv" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686672377226 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686672377226 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/atax/submodules/atax_loop_limiter_2.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/atax/submodules/atax_loop_limiter_2.sv" { { "Info" "ISGN_ENTITY_NAME" "1 atax_loop_limiter_2 " "Found entity 1: atax_loop_limiter_2" {  } { { "db/ip/atax/submodules/atax_loop_limiter_2.sv" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/atax/test-fpga.prj/quartus/db/ip/atax/submodules/atax_loop_limiter_2.sv" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686672377240 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686672377240 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/atax/submodules/atax_readdata_reg_unnamed_12_atax1.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/atax/submodules/atax_readdata_reg_unnamed_12_atax1.sv" { { "Info" "ISGN_ENTITY_NAME" "1 atax_readdata_reg_unnamed_12_atax1 " "Found entity 1: atax_readdata_reg_unnamed_12_atax1" {  } { { "db/ip/atax/submodules/atax_readdata_reg_unnamed_12_atax1.sv" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/atax/test-fpga.prj/quartus/db/ip/atax/submodules/atax_readdata_reg_unnamed_12_atax1.sv" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686672377246 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686672377246 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/atax/submodules/atax_readdata_reg_unnamed_13_atax2.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/atax/submodules/atax_readdata_reg_unnamed_13_atax2.sv" { { "Info" "ISGN_ENTITY_NAME" "1 atax_readdata_reg_unnamed_13_atax2 " "Found entity 1: atax_readdata_reg_unnamed_13_atax2" {  } { { "db/ip/atax/submodules/atax_readdata_reg_unnamed_13_atax2.sv" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/atax/test-fpga.prj/quartus/db/ip/atax/submodules/atax_readdata_reg_unnamed_13_atax2.sv" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686672377262 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686672377262 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/atax/submodules/atax_readdata_reg_unnamed_15_atax3.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/atax/submodules/atax_readdata_reg_unnamed_15_atax3.sv" { { "Info" "ISGN_ENTITY_NAME" "1 atax_readdata_reg_unnamed_15_atax3 " "Found entity 1: atax_readdata_reg_unnamed_15_atax3" {  } { { "db/ip/atax/submodules/atax_readdata_reg_unnamed_15_atax3.sv" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/atax/test-fpga.prj/quartus/db/ip/atax/submodules/atax_readdata_reg_unnamed_15_atax3.sv" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686672377267 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686672377267 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/atax/submodules/atax_readdata_reg_unnamed_17_atax4.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/atax/submodules/atax_readdata_reg_unnamed_17_atax4.sv" { { "Info" "ISGN_ENTITY_NAME" "1 atax_readdata_reg_unnamed_17_atax4 " "Found entity 1: atax_readdata_reg_unnamed_17_atax4" {  } { { "db/ip/atax/submodules/atax_readdata_reg_unnamed_17_atax4.sv" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/atax/test-fpga.prj/quartus/db/ip/atax/submodules/atax_readdata_reg_unnamed_17_atax4.sv" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686672377280 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686672377280 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/atax/submodules/atax_readdata_reg_unnamed_7_atax0.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/atax/submodules/atax_readdata_reg_unnamed_7_atax0.sv" { { "Info" "ISGN_ENTITY_NAME" "1 atax_readdata_reg_unnamed_7_atax0 " "Found entity 1: atax_readdata_reg_unnamed_7_atax0" {  } { { "db/ip/atax/submodules/atax_readdata_reg_unnamed_7_atax0.sv" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/atax/test-fpga.prj/quartus/db/ip/atax/submodules/atax_readdata_reg_unnamed_7_atax0.sv" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686672377283 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686672377283 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/atax/submodules/dspba_library_ver.sv 4 4 " "Found 4 design units, including 4 entities, in source file db/ip/atax/submodules/dspba_library_ver.sv" { { "Info" "ISGN_ENTITY_NAME" "1 dspba_delay_ver " "Found entity 1: dspba_delay_ver" {  } { { "db/ip/atax/submodules/dspba_library_ver.sv" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/atax/test-fpga.prj/quartus/db/ip/atax/submodules/dspba_library_ver.sv" 14 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686672377297 ""} { "Info" "ISGN_ENTITY_NAME" "2 dspba_sync_reg_ver " "Found entity 2: dspba_sync_reg_ver" {  } { { "db/ip/atax/submodules/dspba_library_ver.sv" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/atax/test-fpga.prj/quartus/db/ip/atax/submodules/dspba_library_ver.sv" 102 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686672377297 ""} { "Info" "ISGN_ENTITY_NAME" "3 dspba_pipe " "Found entity 3: dspba_pipe" {  } { { "db/ip/atax/submodules/dspba_library_ver.sv" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/atax/test-fpga.prj/quartus/db/ip/atax/submodules/dspba_library_ver.sv" 401 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686672377297 ""} { "Info" "ISGN_ENTITY_NAME" "4 dspba_dcfifo_mixed_widths " "Found entity 4: dspba_dcfifo_mixed_widths" {  } { { "db/ip/atax/submodules/dspba_library_ver.sv" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/atax/test-fpga.prj/quartus/db/ip/atax/submodules/dspba_library_ver.sv" 443 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686672377297 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686672377297 ""}
{ "Warning" "WVRFX_VERI_MISPLACED_ATTRIBUTE" "dont_merge 1 hld_fifo.sv(322) " "Verilog HDL Attribute warning at hld_fifo.sv(322): synthesis attribute \"dont_merge\" with value \"1\" has no object and is ignored" {  } { { "db/ip/atax/submodules/hld_fifo.sv" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/atax/test-fpga.prj/quartus/db/ip/atax/submodules/hld_fifo.sv" 322 0 0 } }  } 0 10885 "Verilog HDL Attribute warning at %3!s!: synthesis attribute \"%1!s!\" with value \"%2!s!\" has no object and is ignored" 0 0 "Analysis & Synthesis" 0 -1 1686672377307 ""}
{ "Warning" "WVRFX_VERI_MISPLACED_ATTRIBUTE" "dont_merge 1 hld_fifo.sv(326) " "Verilog HDL Attribute warning at hld_fifo.sv(326): synthesis attribute \"dont_merge\" with value \"1\" has no object and is ignored" {  } { { "db/ip/atax/submodules/hld_fifo.sv" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/atax/test-fpga.prj/quartus/db/ip/atax/submodules/hld_fifo.sv" 326 0 0 } }  } 0 10885 "Verilog HDL Attribute warning at %3!s!: synthesis attribute \"%1!s!\" with value \"%2!s!\" has no object and is ignored" 0 0 "Analysis & Synthesis" 0 -1 1686672377307 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/atax/submodules/hld_fifo.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/atax/submodules/hld_fifo.sv" { { "Info" "ISGN_ENTITY_NAME" "1 hld_fifo " "Found entity 1: hld_fifo" {  } { { "db/ip/atax/submodules/hld_fifo.sv" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/atax/test-fpga.prj/quartus/db/ip/atax/submodules/hld_fifo.sv" 149 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686672377309 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686672377309 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/atax/submodules/hld_fifo_zero_width.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/atax/submodules/hld_fifo_zero_width.sv" { { "Info" "ISGN_ENTITY_NAME" "1 hld_fifo_zero_width " "Found entity 1: hld_fifo_zero_width" {  } { { "db/ip/atax/submodules/hld_fifo_zero_width.sv" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/atax/test-fpga.prj/quartus/db/ip/atax/submodules/hld_fifo_zero_width.sv" 27 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686672377312 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686672377312 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/atax/submodules/hld_global_load_store.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/atax/submodules/hld_global_load_store.sv" { { "Info" "ISGN_ENTITY_NAME" "1 hld_global_load_store " "Found entity 1: hld_global_load_store" {  } { { "db/ip/atax/submodules/hld_global_load_store.sv" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/atax/test-fpga.prj/quartus/db/ip/atax/submodules/hld_global_load_store.sv" 68 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686672377328 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686672377328 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/atax/submodules/hld_iord.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/atax/submodules/hld_iord.sv" { { "Info" "ISGN_ENTITY_NAME" "1 hld_iord " "Found entity 1: hld_iord" {  } { { "db/ip/atax/submodules/hld_iord.sv" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/atax/test-fpga.prj/quartus/db/ip/atax/submodules/hld_iord.sv" 37 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686672377340 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686672377340 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/atax/submodules/hld_iord_stall_latency.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/atax/submodules/hld_iord_stall_latency.sv" { { "Info" "ISGN_ENTITY_NAME" "1 hld_iord_stall_latency " "Found entity 1: hld_iord_stall_latency" {  } { { "db/ip/atax/submodules/hld_iord_stall_latency.sv" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/atax/test-fpga.prj/quartus/db/ip/atax/submodules/hld_iord_stall_latency.sv" 48 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686672377355 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686672377355 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/atax/submodules/hld_iord_stall_valid.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/atax/submodules/hld_iord_stall_valid.sv" { { "Info" "ISGN_ENTITY_NAME" "1 hld_iord_stall_valid " "Found entity 1: hld_iord_stall_valid" {  } { { "db/ip/atax/submodules/hld_iord_stall_valid.sv" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/atax/test-fpga.prj/quartus/db/ip/atax/submodules/hld_iord_stall_valid.sv" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686672377369 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686672377369 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/atax/submodules/hld_iowr.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/atax/submodules/hld_iowr.sv" { { "Info" "ISGN_ENTITY_NAME" "1 hld_iowr " "Found entity 1: hld_iowr" {  } { { "db/ip/atax/submodules/hld_iowr.sv" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/atax/test-fpga.prj/quartus/db/ip/atax/submodules/hld_iowr.sv" 37 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686672377382 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686672377382 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/atax/submodules/hld_iowr_stall_latency.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/atax/submodules/hld_iowr_stall_latency.sv" { { "Info" "ISGN_ENTITY_NAME" "1 hld_iowr_stall_latency " "Found entity 1: hld_iowr_stall_latency" {  } { { "db/ip/atax/submodules/hld_iowr_stall_latency.sv" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/atax/test-fpga.prj/quartus/db/ip/atax/submodules/hld_iowr_stall_latency.sv" 48 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686672377396 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686672377396 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/atax/submodules/hld_iowr_stall_valid.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/atax/submodules/hld_iowr_stall_valid.sv" { { "Info" "ISGN_ENTITY_NAME" "1 hld_iowr_stall_valid " "Found entity 1: hld_iowr_stall_valid" {  } { { "db/ip/atax/submodules/hld_iowr_stall_valid.sv" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/atax/test-fpga.prj/quartus/db/ip/atax/submodules/hld_iowr_stall_valid.sv" 76 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686672377409 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686672377409 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/atax/submodules/hld_loop_profiler.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/atax/submodules/hld_loop_profiler.sv" { { "Info" "ISGN_ENTITY_NAME" "1 hld_loop_profiler " "Found entity 1: hld_loop_profiler" {  } { { "db/ip/atax/submodules/hld_loop_profiler.sv" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/atax/test-fpga.prj/quartus/db/ip/atax/submodules/hld_loop_profiler.sv" 63 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686672377412 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686672377412 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/atax/submodules/hld_lsu.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/atax/submodules/hld_lsu.sv" { { "Info" "ISGN_ENTITY_NAME" "1 hld_lsu " "Found entity 1: hld_lsu" {  } { { "db/ip/atax/submodules/hld_lsu.sv" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/atax/test-fpga.prj/quartus/db/ip/atax/submodules/hld_lsu.sv" 92 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686672377423 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686672377423 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/atax/submodules/hld_lsu_burst_coalescer.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/atax/submodules/hld_lsu_burst_coalescer.sv" { { "Info" "ISGN_ENTITY_NAME" "1 hld_lsu_burst_coalescer " "Found entity 1: hld_lsu_burst_coalescer" {  } { { "db/ip/atax/submodules/hld_lsu_burst_coalescer.sv" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/atax/test-fpga.prj/quartus/db/ip/atax/submodules/hld_lsu_burst_coalescer.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686672377437 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686672377437 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/atax/submodules/hld_lsu_coalescer_dynamic_timeout.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/atax/submodules/hld_lsu_coalescer_dynamic_timeout.sv" { { "Info" "ISGN_ENTITY_NAME" "1 hld_lsu_coalescer_dynamic_timeout " "Found entity 1: hld_lsu_coalescer_dynamic_timeout" {  } { { "db/ip/atax/submodules/hld_lsu_coalescer_dynamic_timeout.sv" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/atax/test-fpga.prj/quartus/db/ip/atax/submodules/hld_lsu_coalescer_dynamic_timeout.sv" 26 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686672377449 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686672377449 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/atax/submodules/hld_lsu_data_aligner.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/atax/submodules/hld_lsu_data_aligner.sv" { { "Info" "ISGN_ENTITY_NAME" "1 hld_lsu_data_aligner " "Found entity 1: hld_lsu_data_aligner" {  } { { "db/ip/atax/submodules/hld_lsu_data_aligner.sv" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/atax/test-fpga.prj/quartus/db/ip/atax/submodules/hld_lsu_data_aligner.sv" 37 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686672377453 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686672377453 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/atax/submodules/hld_lsu_read_cache.sv 2 2 " "Found 2 design units, including 2 entities, in source file db/ip/atax/submodules/hld_lsu_read_cache.sv" { { "Info" "ISGN_ENTITY_NAME" "1 hld_lsu_read_cache " "Found entity 1: hld_lsu_read_cache" {  } { { "db/ip/atax/submodules/hld_lsu_read_cache.sv" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/atax/test-fpga.prj/quartus/db/ip/atax/submodules/hld_lsu_read_cache.sv" 71 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686672377464 ""} { "Info" "ISGN_ENTITY_NAME" "2 hld_lsu_read_cache_simple_dual_port_ram " "Found entity 2: hld_lsu_read_cache_simple_dual_port_ram" {  } { { "db/ip/atax/submodules/hld_lsu_read_cache.sv" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/atax/test-fpga.prj/quartus/db/ip/atax/submodules/hld_lsu_read_cache.sv" 742 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686672377464 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686672377464 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/atax/submodules/hld_lsu_read_data_alignment.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/atax/submodules/hld_lsu_read_data_alignment.sv" { { "Info" "ISGN_ENTITY_NAME" "1 hld_lsu_read_data_alignment " "Found entity 1: hld_lsu_read_data_alignment" {  } { { "db/ip/atax/submodules/hld_lsu_read_data_alignment.sv" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/atax/test-fpga.prj/quartus/db/ip/atax/submodules/hld_lsu_read_data_alignment.sv" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686672377483 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686672377483 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/atax/submodules/hld_lsu_unaligned_controller.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/atax/submodules/hld_lsu_unaligned_controller.sv" { { "Info" "ISGN_ENTITY_NAME" "1 hld_lsu_unaligned_controller " "Found entity 1: hld_lsu_unaligned_controller" {  } { { "db/ip/atax/submodules/hld_lsu_unaligned_controller.sv" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/atax/test-fpga.prj/quartus/db/ip/atax/submodules/hld_lsu_unaligned_controller.sv" 32 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686672377498 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686672377498 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/atax/submodules/hld_lsu_word_coalescer.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/atax/submodules/hld_lsu_word_coalescer.sv" { { "Info" "ISGN_ENTITY_NAME" "1 hld_lsu_word_coalescer " "Found entity 1: hld_lsu_word_coalescer" {  } { { "db/ip/atax/submodules/hld_lsu_word_coalescer.sv" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/atax/test-fpga.prj/quartus/db/ip/atax/submodules/hld_lsu_word_coalescer.sv" 27 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686672377510 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686672377510 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "load_enable LOAD_ENABLE hld_lsu_write_data_alignment.sv(123) " "Verilog HDL Declaration information at hld_lsu_write_data_alignment.sv(123): object \"load_enable\" differs only in case from object \"LOAD_ENABLE\" in the same scope" {  } { { "db/ip/atax/submodules/hld_lsu_write_data_alignment.sv" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/atax/test-fpga.prj/quartus/db/ip/atax/submodules/hld_lsu_write_data_alignment.sv" 123 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1686672377523 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/atax/submodules/hld_lsu_write_data_alignment.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/atax/submodules/hld_lsu_write_data_alignment.sv" { { "Info" "ISGN_ENTITY_NAME" "1 hld_lsu_write_data_alignment " "Found entity 1: hld_lsu_write_data_alignment" {  } { { "db/ip/atax/submodules/hld_lsu_write_data_alignment.sv" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/atax/test-fpga.prj/quartus/db/ip/atax/submodules/hld_lsu_write_data_alignment.sv" 31 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686672377525 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686672377525 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/atax/submodules/hld_lsu_write_kernel_downstream.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/atax/submodules/hld_lsu_write_kernel_downstream.sv" { { "Info" "ISGN_ENTITY_NAME" "1 hld_lsu_write_kernel_downstream " "Found entity 1: hld_lsu_write_kernel_downstream" {  } { { "db/ip/atax/submodules/hld_lsu_write_kernel_downstream.sv" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/atax/test-fpga.prj/quartus/db/ip/atax/submodules/hld_lsu_write_kernel_downstream.sv" 29 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686672377537 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686672377537 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/atax/submodules/hld_memory_depth_quantization_pkg.sv 1 0 " "Found 1 design units, including 0 entities, in source file db/ip/atax/submodules/hld_memory_depth_quantization_pkg.sv" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 hld_memory_depth_quantization_pkg (SystemVerilog) (atax) " "Found design unit 1: hld_memory_depth_quantization_pkg (SystemVerilog) (atax)" {  } { { "db/ip/atax/submodules/hld_memory_depth_quantization_pkg.sv" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/atax/test-fpga.prj/quartus/db/ip/atax/submodules/hld_memory_depth_quantization_pkg.sv" 34 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686672377540 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686672377540 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/atax/submodules/hld_sim_latency_tracker.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/atax/submodules/hld_sim_latency_tracker.sv" { { "Info" "ISGN_ENTITY_NAME" "1 hld_sim_latency_tracker " "Found entity 1: hld_sim_latency_tracker" {  } { { "db/ip/atax/submodules/hld_sim_latency_tracker.sv" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/atax/test-fpga.prj/quartus/db/ip/atax/submodules/hld_sim_latency_tracker.sv" 44 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686672377551 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686672377551 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/atax/submodules/lsu_atomic.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/atax/submodules/lsu_atomic.v" { { "Info" "ISGN_ENTITY_NAME" "1 lsu_atomic_pipelined " "Found entity 1: lsu_atomic_pipelined" {  } { { "db/ip/atax/submodules/lsu_atomic.v" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/atax/test-fpga.prj/quartus/db/ip/atax/submodules/lsu_atomic.v" 41 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686672377562 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686672377562 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "TIMEOUT timeout lsu_basic_coalescer.v(564) " "Verilog HDL Declaration information at lsu_basic_coalescer.v(564): object \"TIMEOUT\" differs only in case from object \"timeout\" in the same scope" {  } { { "db/ip/atax/submodules/lsu_basic_coalescer.v" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/atax/test-fpga.prj/quartus/db/ip/atax/submodules/lsu_basic_coalescer.v" 564 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1686672377570 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/atax/submodules/lsu_basic_coalescer.v 4 4 " "Found 4 design units, including 4 entities, in source file db/ip/atax/submodules/lsu_basic_coalescer.v" { { "Info" "ISGN_ENTITY_NAME" "1 lsu_basic_coalesced_read " "Found entity 1: lsu_basic_coalesced_read" {  } { { "db/ip/atax/submodules/lsu_basic_coalescer.v" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/atax/test-fpga.prj/quartus/db/ip/atax/submodules/lsu_basic_coalescer.v" 41 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686672377573 ""} { "Info" "ISGN_ENTITY_NAME" "2 lsu_basic_coalesced_write " "Found entity 2: lsu_basic_coalesced_write" {  } { { "db/ip/atax/submodules/lsu_basic_coalescer.v" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/atax/test-fpga.prj/quartus/db/ip/atax/submodules/lsu_basic_coalescer.v" 237 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686672377573 ""} { "Info" "ISGN_ENTITY_NAME" "3 lookahead_fifo " "Found entity 3: lookahead_fifo" {  } { { "db/ip/atax/submodules/lsu_basic_coalescer.v" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/atax/test-fpga.prj/quartus/db/ip/atax/submodules/lsu_basic_coalescer.v" 492 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686672377573 ""} { "Info" "ISGN_ENTITY_NAME" "4 basic_coalescer " "Found entity 4: basic_coalescer" {  } { { "db/ip/atax/submodules/lsu_basic_coalescer.v" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/atax/test-fpga.prj/quartus/db/ip/atax/submodules/lsu_basic_coalescer.v" 557 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686672377573 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686672377573 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/atax/submodules/lsu_burst_coalesced_pipelined_read.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/atax/submodules/lsu_burst_coalesced_pipelined_read.sv" { { "Info" "ISGN_ENTITY_NAME" "1 lsu_burst_coalesced_pipelined_read " "Found entity 1: lsu_burst_coalesced_pipelined_read" {  } { { "db/ip/atax/submodules/lsu_burst_coalesced_pipelined_read.sv" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/atax/test-fpga.prj/quartus/db/ip/atax/submodules/lsu_burst_coalesced_pipelined_read.sv" 70 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686672377593 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686672377593 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/atax/submodules/lsu_burst_coalesced_pipelined_write.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/atax/submodules/lsu_burst_coalesced_pipelined_write.sv" { { "Info" "ISGN_ENTITY_NAME" "1 lsu_burst_coalesced_pipelined_write " "Found entity 1: lsu_burst_coalesced_pipelined_write" {  } { { "db/ip/atax/submodules/lsu_burst_coalesced_pipelined_write.sv" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/atax/test-fpga.prj/quartus/db/ip/atax/submodules/lsu_burst_coalesced_pipelined_write.sv" 74 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686672377613 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686672377613 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/atax/submodules/lsu_burst_host.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/atax/submodules/lsu_burst_host.v" { { "Info" "ISGN_ENTITY_NAME" "1 lsu_burst_read_host " "Found entity 1: lsu_burst_read_host" {  } { { "db/ip/atax/submodules/lsu_burst_host.v" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/atax/test-fpga.prj/quartus/db/ip/atax/submodules/lsu_burst_host.v" 32 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686672377622 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686672377622 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "TIME_OUT time_out lsu_bursting_load_stores.v(1100) " "Verilog HDL Declaration information at lsu_bursting_load_stores.v(1100): object \"TIME_OUT\" differs only in case from object \"time_out\" in the same scope" {  } { { "db/ip/atax/submodules/lsu_bursting_load_stores.v" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/atax/test-fpga.prj/quartus/db/ip/atax/submodules/lsu_bursting_load_stores.v" 1100 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1686672377640 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "MAX_THREAD max_thread lsu_bursting_load_stores.v(1101) " "Verilog HDL Declaration information at lsu_bursting_load_stores.v(1101): object \"MAX_THREAD\" differs only in case from object \"max_thread\" in the same scope" {  } { { "db/ip/atax/submodules/lsu_bursting_load_stores.v" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/atax/test-fpga.prj/quartus/db/ip/atax/submodules/lsu_bursting_load_stores.v" 1101 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1686672377640 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "TIMEOUT timeout lsu_bursting_load_stores.v(1960) " "Verilog HDL Declaration information at lsu_bursting_load_stores.v(1960): object \"TIMEOUT\" differs only in case from object \"timeout\" in the same scope" {  } { { "db/ip/atax/submodules/lsu_bursting_load_stores.v" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/atax/test-fpga.prj/quartus/db/ip/atax/submodules/lsu_bursting_load_stores.v" 1960 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1686672377641 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "TIMEOUT_NOT_ALL_BE timeout_not_all_be lsu_bursting_load_stores.v(1961) " "Verilog HDL Declaration information at lsu_bursting_load_stores.v(1961): object \"TIMEOUT_NOT_ALL_BE\" differs only in case from object \"timeout_not_all_be\" in the same scope" {  } { { "db/ip/atax/submodules/lsu_bursting_load_stores.v" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/atax/test-fpga.prj/quartus/db/ip/atax/submodules/lsu_bursting_load_stores.v" 1961 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1686672377641 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/atax/submodules/lsu_bursting_load_stores.v 7 7 " "Found 7 design units, including 7 entities, in source file db/ip/atax/submodules/lsu_bursting_load_stores.v" { { "Info" "ISGN_ENTITY_NAME" "1 lsu_bursting_read " "Found entity 1: lsu_bursting_read" {  } { { "db/ip/atax/submodules/lsu_bursting_load_stores.v" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/atax/test-fpga.prj/quartus/db/ip/atax/submodules/lsu_bursting_load_stores.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686672377647 ""} { "Info" "ISGN_ENTITY_NAME" "2 acl_io_pipeline " "Found entity 2: acl_io_pipeline" {  } { { "db/ip/atax/submodules/lsu_bursting_load_stores.v" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/atax/test-fpga.prj/quartus/db/ip/atax/submodules/lsu_bursting_load_stores.v" 468 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686672377647 ""} { "Info" "ISGN_ENTITY_NAME" "3 lsu_bursting_pipelined_read " "Found entity 3: lsu_bursting_pipelined_read" {  } { { "db/ip/atax/submodules/lsu_bursting_load_stores.v" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/atax/test-fpga.prj/quartus/db/ip/atax/submodules/lsu_bursting_load_stores.v" 517 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686672377647 ""} { "Info" "ISGN_ENTITY_NAME" "4 acl_stall_free_coalescer " "Found entity 4: acl_stall_free_coalescer" {  } { { "db/ip/atax/submodules/lsu_bursting_load_stores.v" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/atax/test-fpga.prj/quartus/db/ip/atax/submodules/lsu_bursting_load_stores.v" 1085 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686672377647 ""} { "Info" "ISGN_ENTITY_NAME" "5 lsu_bursting_write " "Found entity 5: lsu_bursting_write" {  } { { "db/ip/atax/submodules/lsu_bursting_load_stores.v" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/atax/test-fpga.prj/quartus/db/ip/atax/submodules/lsu_bursting_load_stores.v" 1280 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686672377647 ""} { "Info" "ISGN_ENTITY_NAME" "6 lsu_bursting_write_internal " "Found entity 6: lsu_bursting_write_internal" {  } { { "db/ip/atax/submodules/lsu_bursting_load_stores.v" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/atax/test-fpga.prj/quartus/db/ip/atax/submodules/lsu_bursting_load_stores.v" 1474 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686672377647 ""} { "Info" "ISGN_ENTITY_NAME" "7 bursting_coalescer " "Found entity 7: bursting_coalescer" {  } { { "db/ip/atax/submodules/lsu_bursting_load_stores.v" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/atax/test-fpga.prj/quartus/db/ip/atax/submodules/lsu_bursting_load_stores.v" 1946 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686672377647 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686672377647 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/atax/submodules/lsu_enabled.v 2 2 " "Found 2 design units, including 2 entities, in source file db/ip/atax/submodules/lsu_enabled.v" { { "Info" "ISGN_ENTITY_NAME" "1 lsu_enabled_read " "Found entity 1: lsu_enabled_read" {  } { { "db/ip/atax/submodules/lsu_enabled.v" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/atax/test-fpga.prj/quartus/db/ip/atax/submodules/lsu_enabled.v" 41 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686672377656 ""} { "Info" "ISGN_ENTITY_NAME" "2 lsu_enabled_write " "Found entity 2: lsu_enabled_write" {  } { { "db/ip/atax/submodules/lsu_enabled.v" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/atax/test-fpga.prj/quartus/db/ip/atax/submodules/lsu_enabled.v" 225 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686672377656 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686672377656 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/atax/submodules/lsu_non_aligned_write.v 2 2 " "Found 2 design units, including 2 entities, in source file db/ip/atax/submodules/lsu_non_aligned_write.v" { { "Info" "ISGN_ENTITY_NAME" "1 lsu_non_aligned_write " "Found entity 1: lsu_non_aligned_write" {  } { { "db/ip/atax/submodules/lsu_non_aligned_write.v" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/atax/test-fpga.prj/quartus/db/ip/atax/submodules/lsu_non_aligned_write.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686672377671 ""} { "Info" "ISGN_ENTITY_NAME" "2 lsu_non_aligned_write_internal " "Found entity 2: lsu_non_aligned_write_internal" {  } { { "db/ip/atax/submodules/lsu_non_aligned_write.v" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/atax/test-fpga.prj/quartus/db/ip/atax/submodules/lsu_non_aligned_write.v" 194 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686672377671 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686672377671 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/atax/submodules/lsu_permute_address.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/atax/submodules/lsu_permute_address.v" { { "Info" "ISGN_ENTITY_NAME" "1 lsu_permute_address " "Found entity 1: lsu_permute_address" {  } { { "db/ip/atax/submodules/lsu_permute_address.v" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/atax/test-fpga.prj/quartus/db/ip/atax/submodules/lsu_permute_address.v" 20 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686672377674 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686672377674 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/atax/submodules/lsu_pipelined.v 2 2 " "Found 2 design units, including 2 entities, in source file db/ip/atax/submodules/lsu_pipelined.v" { { "Info" "ISGN_ENTITY_NAME" "1 lsu_pipelined_read " "Found entity 1: lsu_pipelined_read" {  } { { "db/ip/atax/submodules/lsu_pipelined.v" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/atax/test-fpga.prj/quartus/db/ip/atax/submodules/lsu_pipelined.v" 46 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686672377692 ""} { "Info" "ISGN_ENTITY_NAME" "2 lsu_pipelined_write " "Found entity 2: lsu_pipelined_write" {  } { { "db/ip/atax/submodules/lsu_pipelined.v" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/atax/test-fpga.prj/quartus/db/ip/atax/submodules/lsu_pipelined.v" 591 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686672377692 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686672377692 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/atax/submodules/lsu_prefetch_block.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/atax/submodules/lsu_prefetch_block.v" { { "Info" "ISGN_ENTITY_NAME" "1 lsu_prefetch_block " "Found entity 1: lsu_prefetch_block" {  } { { "db/ip/atax/submodules/lsu_prefetch_block.v" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/atax/test-fpga.prj/quartus/db/ip/atax/submodules/lsu_prefetch_block.v" 38 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686672377703 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686672377703 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/atax/submodules/lsu_read_cache.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/atax/submodules/lsu_read_cache.v" { { "Info" "ISGN_ENTITY_NAME" "1 lsu_read_cache " "Found entity 1: lsu_read_cache" {  } { { "db/ip/atax/submodules/lsu_read_cache.v" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/atax/test-fpga.prj/quartus/db/ip/atax/submodules/lsu_read_cache.v" 48 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686672377712 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686672377712 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/atax/submodules/lsu_simple.v 2 2 " "Found 2 design units, including 2 entities, in source file db/ip/atax/submodules/lsu_simple.v" { { "Info" "ISGN_ENTITY_NAME" "1 lsu_simple_read " "Found entity 1: lsu_simple_read" {  } { { "db/ip/atax/submodules/lsu_simple.v" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/atax/test-fpga.prj/quartus/db/ip/atax/submodules/lsu_simple.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686672377723 ""} { "Info" "ISGN_ENTITY_NAME" "2 lsu_simple_write " "Found entity 2: lsu_simple_write" {  } { { "db/ip/atax/submodules/lsu_simple.v" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/atax/test-fpga.prj/quartus/db/ip/atax/submodules/lsu_simple.v" 236 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686672377723 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686672377723 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "lsu_streaming.v(192) " "Verilog HDL information at lsu_streaming.v(192): always construct contains both blocking and non-blocking assignments" {  } { { "db/ip/atax/submodules/lsu_streaming.v" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/atax/test-fpga.prj/quartus/db/ip/atax/submodules/lsu_streaming.v" 192 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1686672377738 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "lsu_streaming.v(810) " "Verilog HDL information at lsu_streaming.v(810): always construct contains both blocking and non-blocking assignments" {  } { { "db/ip/atax/submodules/lsu_streaming.v" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/atax/test-fpga.prj/quartus/db/ip/atax/submodules/lsu_streaming.v" 810 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1686672377740 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/atax/submodules/lsu_streaming.v 2 2 " "Found 2 design units, including 2 entities, in source file db/ip/atax/submodules/lsu_streaming.v" { { "Info" "ISGN_ENTITY_NAME" "1 lsu_streaming_read " "Found entity 1: lsu_streaming_read" {  } { { "db/ip/atax/submodules/lsu_streaming.v" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/atax/test-fpga.prj/quartus/db/ip/atax/submodules/lsu_streaming.v" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686672377741 ""} { "Info" "ISGN_ENTITY_NAME" "2 lsu_streaming_write " "Found entity 2: lsu_streaming_write" {  } { { "db/ip/atax/submodules/lsu_streaming.v" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/atax/test-fpga.prj/quartus/db/ip/atax/submodules/lsu_streaming.v" 338 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686672377741 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686672377741 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/atax/submodules/lsu_streaming_prefetch.v 3 3 " "Found 3 design units, including 3 entities, in source file db/ip/atax/submodules/lsu_streaming_prefetch.v" { { "Info" "ISGN_ENTITY_NAME" "1 lsu_streaming_prefetch_read " "Found entity 1: lsu_streaming_prefetch_read" {  } { { "db/ip/atax/submodules/lsu_streaming_prefetch.v" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/atax/test-fpga.prj/quartus/db/ip/atax/submodules/lsu_streaming_prefetch.v" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686672377753 ""} { "Info" "ISGN_ENTITY_NAME" "2 lsu_streaming_prefetch_fifo " "Found entity 2: lsu_streaming_prefetch_fifo" {  } { { "db/ip/atax/submodules/lsu_streaming_prefetch.v" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/atax/test-fpga.prj/quartus/db/ip/atax/submodules/lsu_streaming_prefetch.v" 381 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686672377753 ""} { "Info" "ISGN_ENTITY_NAME" "3 lsu_streaming_prefetch_avalon_burst_host " "Found entity 3: lsu_streaming_prefetch_avalon_burst_host" {  } { { "db/ip/atax/submodules/lsu_streaming_prefetch.v" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/atax/test-fpga.prj/quartus/db/ip/atax/submodules/lsu_streaming_prefetch.v" 638 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686672377753 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686672377753 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "lsu_top.v(916) " "Verilog HDL warning at lsu_top.v(916): extended using \"x\" or \"z\"" {  } { { "db/ip/atax/submodules/lsu_top.v" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/atax/test-fpga.prj/quartus/db/ip/atax/submodules/lsu_top.v" 916 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1686672377763 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "lsu_top.v(993) " "Verilog HDL warning at lsu_top.v(993): extended using \"x\" or \"z\"" {  } { { "db/ip/atax/submodules/lsu_top.v" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/atax/test-fpga.prj/quartus/db/ip/atax/submodules/lsu_top.v" 993 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1686672377764 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/atax/submodules/lsu_top.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/atax/submodules/lsu_top.v" { { "Info" "ISGN_ENTITY_NAME" "1 lsu_top " "Found entity 1: lsu_top" {  } { { "db/ip/atax/submodules/lsu_top.v" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/atax/test-fpga.prj/quartus/db/ip/atax/submodules/lsu_top.v" 82 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686672377770 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686672377770 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/atax/submodules/lsu_wide_wrapper.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/atax/submodules/lsu_wide_wrapper.v" { { "Info" "ISGN_ENTITY_NAME" "1 lsu_wide_wrapper " "Found entity 1: lsu_wide_wrapper" {  } { { "db/ip/atax/submodules/lsu_wide_wrapper.v" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/atax/test-fpga.prj/quartus/db/ip/atax/submodules/lsu_wide_wrapper.v" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686672377783 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686672377783 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "lsu_top.v(1054) " "Verilog HDL Instantiation warning at lsu_top.v(1054): instance has no name" {  } { { "db/ip/atax/submodules/lsu_top.v" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/atax/test-fpga.prj/quartus/db/ip/atax/submodules/lsu_top.v" 1054 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1686672377919 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "quartus_compile " "Elaborating entity \"quartus_compile\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1686672378453 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "atax atax:atax_inst " "Elaborating entity \"atax\" for hierarchy \"atax:atax_inst\"" {  } { { "quartus_compile.sv" "atax_inst" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/atax/test-fpga.prj/quartus/quartus_compile.sv" 81 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686672378502 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "atax_internal atax:atax_inst\|atax_internal:atax_internal_inst " "Elaborating entity \"atax_internal\" for hierarchy \"atax:atax_inst\|atax_internal:atax_internal_inst\"" {  } { { "db/ip/atax/atax.v" "atax_internal_inst" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/atax/test-fpga.prj/quartus/db/ip/atax/atax.v" 42 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686672378522 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "atax_function_wrapper atax:atax_inst\|atax_internal:atax_internal_inst\|atax_function_wrapper:atax_internal " "Elaborating entity \"atax_function_wrapper\" for hierarchy \"atax:atax_inst\|atax_internal:atax_internal_inst\|atax_function_wrapper:atax_internal\"" {  } { { "db/ip/atax/submodules/atax_internal.v" "atax_internal" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/atax/test-fpga.prj/quartus/db/ip/atax/submodules/atax_internal.v" 156 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686672378600 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "atax_function atax:atax_inst\|atax_internal:atax_internal_inst\|atax_function_wrapper:atax_internal\|atax_function:theatax_function " "Elaborating entity \"atax_function\" for hierarchy \"atax:atax_inst\|atax_internal:atax_internal_inst\|atax_function_wrapper:atax_internal\|atax_function:theatax_function\"" {  } { { "db/ip/atax/submodules/atax_function_wrapper.sv" "theatax_function" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/atax/test-fpga.prj/quartus/db/ip/atax/submodules/atax_function_wrapper.sv" 305 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686672378644 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "atax_i_llvm_fpga_pipeline_keep_going41_1_valid_fifo atax:atax_inst\|atax_internal:atax_internal_inst\|atax_function_wrapper:atax_internal\|atax_function:theatax_function\|atax_i_llvm_fpga_pipeline_keep_going41_1_valid_fifo:thei_llvm_fpga_pipeline_keep_going41_atax1_valid_fifo " "Elaborating entity \"atax_i_llvm_fpga_pipeline_keep_going41_1_valid_fifo\" for hierarchy \"atax:atax_inst\|atax_internal:atax_internal_inst\|atax_function_wrapper:atax_internal\|atax_function:theatax_function\|atax_i_llvm_fpga_pipeline_keep_going41_1_valid_fifo:thei_llvm_fpga_pipeline_keep_going41_atax1_valid_fifo\"" {  } { { "db/ip/atax/submodules/atax_function.sv" "thei_llvm_fpga_pipeline_keep_going41_atax1_valid_fifo" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/atax/test-fpga.prj/quartus/db/ip/atax/submodules/atax_function.sv" 417 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686672378764 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "acl_data_fifo atax:atax_inst\|atax_internal:atax_internal_inst\|atax_function_wrapper:atax_internal\|atax_function:theatax_function\|atax_i_llvm_fpga_pipeline_keep_going41_1_valid_fifo:thei_llvm_fpga_pipeline_keep_going41_atax1_valid_fifo\|acl_data_fifo:thei_llvm_fpga_pipeline_keep_going41_atax1_valid_fifo " "Elaborating entity \"acl_data_fifo\" for hierarchy \"atax:atax_inst\|atax_internal:atax_internal_inst\|atax_function_wrapper:atax_internal\|atax_function:theatax_function\|atax_i_llvm_fpga_pipeline_keep_going41_1_valid_fifo:thei_llvm_fpga_pipeline_keep_going41_atax1_valid_fifo\|acl_data_fifo:thei_llvm_fpga_pipeline_keep_going41_atax1_valid_fifo\"" {  } { { "db/ip/atax/submodules/atax_i_llvm_fpga_pipeline_keep_going41_1_valid_fifo.sv" "thei_llvm_fpga_pipeline_keep_going41_atax1_valid_fifo" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/atax/test-fpga.prj/quartus/db/ip/atax/submodules/atax_i_llvm_fpga_pipeline_keep_going41_1_valid_fifo.sv" 74 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686672378776 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "acl_reset_handler atax:atax_inst\|atax_internal:atax_internal_inst\|atax_function_wrapper:atax_internal\|atax_function:theatax_function\|atax_i_llvm_fpga_pipeline_keep_going41_1_valid_fifo:thei_llvm_fpga_pipeline_keep_going41_atax1_valid_fifo\|acl_data_fifo:thei_llvm_fpga_pipeline_keep_going41_atax1_valid_fifo\|acl_reset_handler:acl_reset_handler_inst " "Elaborating entity \"acl_reset_handler\" for hierarchy \"atax:atax_inst\|atax_internal:atax_internal_inst\|atax_function_wrapper:atax_internal\|atax_function:theatax_function\|atax_i_llvm_fpga_pipeline_keep_going41_1_valid_fifo:thei_llvm_fpga_pipeline_keep_going41_atax1_valid_fifo\|acl_data_fifo:thei_llvm_fpga_pipeline_keep_going41_atax1_valid_fifo\|acl_reset_handler:acl_reset_handler_inst\"" {  } { { "db/ip/atax/submodules/acl_data_fifo.v" "acl_reset_handler_inst" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/atax/test-fpga.prj/quartus/db/ip/atax/submodules/acl_data_fifo.v" 104 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686672378787 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "atax_i_llvm_fpga_pipeline_keep_going37_2_valid_fifo atax:atax_inst\|atax_internal:atax_internal_inst\|atax_function_wrapper:atax_internal\|atax_function:theatax_function\|atax_i_llvm_fpga_pipeline_keep_going37_2_valid_fifo:thei_llvm_fpga_pipeline_keep_going37_atax2_valid_fifo " "Elaborating entity \"atax_i_llvm_fpga_pipeline_keep_going37_2_valid_fifo\" for hierarchy \"atax:atax_inst\|atax_internal:atax_internal_inst\|atax_function_wrapper:atax_internal\|atax_function:theatax_function\|atax_i_llvm_fpga_pipeline_keep_going37_2_valid_fifo:thei_llvm_fpga_pipeline_keep_going37_atax2_valid_fifo\"" {  } { { "db/ip/atax/submodules/atax_function.sv" "thei_llvm_fpga_pipeline_keep_going37_atax2_valid_fifo" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/atax/test-fpga.prj/quartus/db/ip/atax/submodules/atax_function.sv" 430 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686672378806 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "atax_i_llvm_fpga_pipeline_keep_going23_6_valid_fifo atax:atax_inst\|atax_internal:atax_internal_inst\|atax_function_wrapper:atax_internal\|atax_function:theatax_function\|atax_i_llvm_fpga_pipeline_keep_going23_6_valid_fifo:thei_llvm_fpga_pipeline_keep_going23_atax6_valid_fifo " "Elaborating entity \"atax_i_llvm_fpga_pipeline_keep_going23_6_valid_fifo\" for hierarchy \"atax:atax_inst\|atax_internal:atax_internal_inst\|atax_function_wrapper:atax_internal\|atax_function:theatax_function\|atax_i_llvm_fpga_pipeline_keep_going23_6_valid_fifo:thei_llvm_fpga_pipeline_keep_going23_atax6_valid_fifo\"" {  } { { "db/ip/atax/submodules/atax_function.sv" "thei_llvm_fpga_pipeline_keep_going23_atax6_valid_fifo" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/atax/test-fpga.prj/quartus/db/ip/atax/submodules/atax_function.sv" 443 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686672378819 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "atax_bb_B6_sr_0 atax:atax_inst\|atax_internal:atax_internal_inst\|atax_function_wrapper:atax_internal\|atax_function:theatax_function\|atax_bb_B6_sr_0:thebb_atax_B6_sr_0_aunroll_x " "Elaborating entity \"atax_bb_B6_sr_0\" for hierarchy \"atax:atax_inst\|atax_internal:atax_internal_inst\|atax_function_wrapper:atax_internal\|atax_function:theatax_function\|atax_bb_B6_sr_0:thebb_atax_B6_sr_0_aunroll_x\"" {  } { { "db/ip/atax/submodules/atax_function.sv" "thebb_atax_B6_sr_0_aunroll_x" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/atax/test-fpga.prj/quartus/db/ip/atax/submodules/atax_function.sv" 463 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686672378836 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "atax_i_llvm_fpga_pipeline_keep_going_4_sr atax:atax_inst\|atax_internal:atax_internal_inst\|atax_function_wrapper:atax_internal\|atax_function:theatax_function\|atax_i_llvm_fpga_pipeline_keep_going_4_sr:thei_llvm_fpga_pipeline_keep_going_atax4_sr " "Elaborating entity \"atax_i_llvm_fpga_pipeline_keep_going_4_sr\" for hierarchy \"atax:atax_inst\|atax_internal:atax_internal_inst\|atax_function_wrapper:atax_internal\|atax_function:theatax_function\|atax_i_llvm_fpga_pipeline_keep_going_4_sr:thei_llvm_fpga_pipeline_keep_going_atax4_sr\"" {  } { { "db/ip/atax/submodules/atax_function.sv" "thei_llvm_fpga_pipeline_keep_going_atax4_sr" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/atax/test-fpga.prj/quartus/db/ip/atax/submodules/atax_function.sv" 475 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686672378855 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "atax_bb_B5 atax:atax_inst\|atax_internal:atax_internal_inst\|atax_function_wrapper:atax_internal\|atax_function:theatax_function\|atax_bb_B5:thebb_atax_B5 " "Elaborating entity \"atax_bb_B5\" for hierarchy \"atax:atax_inst\|atax_internal:atax_internal_inst\|atax_function_wrapper:atax_internal\|atax_function:theatax_function\|atax_bb_B5:thebb_atax_B5\"" {  } { { "db/ip/atax/submodules/atax_function.sv" "thebb_atax_B5" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/atax/test-fpga.prj/quartus/db/ip/atax/submodules/atax_function.sv" 555 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686672378867 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "atax_B5_merge atax:atax_inst\|atax_internal:atax_internal_inst\|atax_function_wrapper:atax_internal\|atax_function:theatax_function\|atax_bb_B5:thebb_atax_B5\|atax_B5_merge:theatax_B5_merge " "Elaborating entity \"atax_B5_merge\" for hierarchy \"atax:atax_inst\|atax_internal:atax_internal_inst\|atax_function_wrapper:atax_internal\|atax_function:theatax_function\|atax_bb_B5:thebb_atax_B5\|atax_B5_merge:theatax_B5_merge\"" {  } { { "db/ip/atax/submodules/atax_bb_b5.sv" "theatax_B5_merge" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/atax/test-fpga.prj/quartus/db/ip/atax/submodules/atax_bb_b5.sv" 194 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686672378916 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "atax_bb_B5_stall_region atax:atax_inst\|atax_internal:atax_internal_inst\|atax_function_wrapper:atax_internal\|atax_function:theatax_function\|atax_bb_B5:thebb_atax_B5\|atax_bb_B5_stall_region:thebb_atax_B5_stall_region " "Elaborating entity \"atax_bb_B5_stall_region\" for hierarchy \"atax:atax_inst\|atax_internal:atax_internal_inst\|atax_function_wrapper:atax_internal\|atax_function:theatax_function\|atax_bb_B5:thebb_atax_B5\|atax_bb_B5_stall_region:thebb_atax_B5_stall_region\"" {  } { { "db/ip/atax/submodules/atax_bb_b5.sv" "thebb_atax_B5_stall_region" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/atax/test-fpga.prj/quartus/db/ip/atax/submodules/atax_bb_b5.sv" 259 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686672378934 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "atax_i_llvm_fpga_push_i2_cleanups_push29_0 atax:atax_inst\|atax_internal:atax_internal_inst\|atax_function_wrapper:atax_internal\|atax_function:theatax_function\|atax_bb_B5:thebb_atax_B5\|atax_bb_B5_stall_region:thebb_atax_B5_stall_region\|atax_i_llvm_fpga_push_i2_cleanups_push29_0:thei_llvm_fpga_push_i2_cleanups_push29_atax44 " "Elaborating entity \"atax_i_llvm_fpga_push_i2_cleanups_push29_0\" for hierarchy \"atax:atax_inst\|atax_internal:atax_internal_inst\|atax_function_wrapper:atax_internal\|atax_function:theatax_function\|atax_bb_B5:thebb_atax_B5\|atax_bb_B5_stall_region:thebb_atax_B5_stall_region\|atax_i_llvm_fpga_push_i2_cleanups_push29_0:thei_llvm_fpga_push_i2_cleanups_push29_atax44\"" {  } { { "db/ip/atax/submodules/atax_bb_b5_stall_region.sv" "thei_llvm_fpga_push_i2_cleanups_push29_atax44" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/atax/test-fpga.prj/quartus/db/ip/atax/submodules/atax_bb_b5_stall_region.sv" 2052 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686672379709 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "acl_push atax:atax_inst\|atax_internal:atax_internal_inst\|atax_function_wrapper:atax_internal\|atax_function:theatax_function\|atax_bb_B5:thebb_atax_B5\|atax_bb_B5_stall_region:thebb_atax_B5_stall_region\|atax_i_llvm_fpga_push_i2_cleanups_push29_0:thei_llvm_fpga_push_i2_cleanups_push29_atax44\|acl_push:thei_llvm_fpga_push_i2_cleanups_push29_atax1 " "Elaborating entity \"acl_push\" for hierarchy \"atax:atax_inst\|atax_internal:atax_internal_inst\|atax_function_wrapper:atax_internal\|atax_function:theatax_function\|atax_bb_B5:thebb_atax_B5\|atax_bb_B5_stall_region:thebb_atax_B5_stall_region\|atax_i_llvm_fpga_push_i2_cleanups_push29_0:thei_llvm_fpga_push_i2_cleanups_push29_atax44\|acl_push:thei_llvm_fpga_push_i2_cleanups_push29_atax1\"" {  } { { "db/ip/atax/submodules/atax_i_llvm_fpga_push_i2_cleanups_push29_0.sv" "thei_llvm_fpga_push_i2_cleanups_push29_atax1" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/atax/test-fpga.prj/quartus/db/ip/atax/submodules/atax_i_llvm_fpga_push_i2_cleanups_push29_0.sv" 117 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686672379724 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "acl_data_fifo atax:atax_inst\|atax_internal:atax_internal_inst\|atax_function_wrapper:atax_internal\|atax_function:theatax_function\|atax_bb_B5:thebb_atax_B5\|atax_bb_B5_stall_region:thebb_atax_B5_stall_region\|atax_i_llvm_fpga_push_i2_cleanups_push29_0:thei_llvm_fpga_push_i2_cleanups_push29_atax44\|acl_push:thei_llvm_fpga_push_i2_cleanups_push29_atax1\|acl_data_fifo:fifo " "Elaborating entity \"acl_data_fifo\" for hierarchy \"atax:atax_inst\|atax_internal:atax_internal_inst\|atax_function_wrapper:atax_internal\|atax_function:theatax_function\|atax_bb_B5:thebb_atax_B5\|atax_bb_B5_stall_region:thebb_atax_B5_stall_region\|atax_i_llvm_fpga_push_i2_cleanups_push29_0:thei_llvm_fpga_push_i2_cleanups_push29_atax44\|acl_push:thei_llvm_fpga_push_i2_cleanups_push29_atax1\|acl_data_fifo:fifo\"" {  } { { "db/ip/atax/submodules/acl_push.v" "fifo" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/atax/test-fpga.prj/quartus/db/ip/atax/submodules/acl_push.v" 288 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686672379742 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "acl_fifo atax:atax_inst\|atax_internal:atax_internal_inst\|atax_function_wrapper:atax_internal\|atax_function:theatax_function\|atax_bb_B5:thebb_atax_B5\|atax_bb_B5_stall_region:thebb_atax_B5_stall_region\|atax_i_llvm_fpga_push_i2_cleanups_push29_0:thei_llvm_fpga_push_i2_cleanups_push29_atax44\|acl_push:thei_llvm_fpga_push_i2_cleanups_push29_atax1\|acl_data_fifo:fifo\|acl_fifo:fifo " "Elaborating entity \"acl_fifo\" for hierarchy \"atax:atax_inst\|atax_internal:atax_internal_inst\|atax_function_wrapper:atax_internal\|atax_function:theatax_function\|atax_bb_B5:thebb_atax_B5\|atax_bb_B5_stall_region:thebb_atax_B5_stall_region\|atax_i_llvm_fpga_push_i2_cleanups_push29_0:thei_llvm_fpga_push_i2_cleanups_push29_atax44\|acl_push:thei_llvm_fpga_push_i2_cleanups_push29_atax1\|acl_data_fifo:fifo\|acl_fifo:fifo\"" {  } { { "db/ip/atax/submodules/acl_data_fifo.v" "fifo" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/atax/test-fpga.prj/quartus/db/ip/atax/submodules/acl_data_fifo.v" 136 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686672379756 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hld_fifo atax:atax_inst\|atax_internal:atax_internal_inst\|atax_function_wrapper:atax_internal\|atax_function:theatax_function\|atax_bb_B5:thebb_atax_B5\|atax_bb_B5_stall_region:thebb_atax_B5_stall_region\|atax_i_llvm_fpga_push_i2_cleanups_push29_0:thei_llvm_fpga_push_i2_cleanups_push29_atax44\|acl_push:thei_llvm_fpga_push_i2_cleanups_push29_atax1\|acl_data_fifo:fifo\|acl_fifo:fifo\|hld_fifo:hld_fifo_inst " "Elaborating entity \"hld_fifo\" for hierarchy \"atax:atax_inst\|atax_internal:atax_internal_inst\|atax_function_wrapper:atax_internal\|atax_function:theatax_function\|atax_bb_B5:thebb_atax_B5\|atax_bb_B5_stall_region:thebb_atax_B5_stall_region\|atax_i_llvm_fpga_push_i2_cleanups_push29_0:thei_llvm_fpga_push_i2_cleanups_push29_atax44\|acl_push:thei_llvm_fpga_push_i2_cleanups_push29_atax1\|acl_data_fifo:fifo\|acl_fifo:fifo\|hld_fifo:hld_fifo_inst\"" {  } { { "db/ip/atax/submodules/acl_fifo.v" "hld_fifo_inst" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/atax/test-fpga.prj/quartus/db/ip/atax/submodules/acl_fifo.v" 289 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686672379777 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 hld_fifo.sv(514) " "Verilog HDL assignment warning at hld_fifo.sv(514): truncated value with size 32 to match size of target (1)" {  } { { "db/ip/atax/submodules/hld_fifo.sv" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/atax/test-fpga.prj/quartus/db/ip/atax/submodules/hld_fifo.sv" 514 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1686672379779 "|quartus_compile|atax:atax_inst|atax_internal:atax_internal_inst|atax_function_wrapper:atax_internal|atax_function:theatax_function|atax_bb_B5:thebb_atax_B5|atax_bb_B5_stall_region:thebb_atax_B5_stall_region|atax_i_llvm_fpga_push_i2_cleanups_push29_0:thei_llvm_fpga_push_i2_cleanups_push29_atax44|acl_push:thei_llvm_fpga_push_i2_cleanups_push29_atax1|acl_data_fifo:fifo|acl_fifo:fifo|hld_fifo:hld_fifo_inst"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "acl_mid_speed_fifo atax:atax_inst\|atax_internal:atax_internal_inst\|atax_function_wrapper:atax_internal\|atax_function:theatax_function\|atax_bb_B5:thebb_atax_B5\|atax_bb_B5_stall_region:thebb_atax_B5_stall_region\|atax_i_llvm_fpga_push_i2_cleanups_push29_0:thei_llvm_fpga_push_i2_cleanups_push29_atax44\|acl_push:thei_llvm_fpga_push_i2_cleanups_push29_atax1\|acl_data_fifo:fifo\|acl_fifo:fifo\|hld_fifo:hld_fifo_inst\|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst " "Elaborating entity \"acl_mid_speed_fifo\" for hierarchy \"atax:atax_inst\|atax_internal:atax_internal_inst\|atax_function_wrapper:atax_internal\|atax_function:theatax_function\|atax_bb_B5:thebb_atax_B5\|atax_bb_B5_stall_region:thebb_atax_B5_stall_region\|atax_i_llvm_fpga_push_i2_cleanups_push29_0:thei_llvm_fpga_push_i2_cleanups_push29_atax44\|acl_push:thei_llvm_fpga_push_i2_cleanups_push29_atax1\|acl_data_fifo:fifo\|acl_fifo:fifo\|hld_fifo:hld_fifo_inst\|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst\"" {  } { { "db/ip/atax/submodules/hld_fifo.sv" "ms.acl_mid_speed_fifo_inst" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/atax/test-fpga.prj/quartus/db/ip/atax/submodules/hld_fifo.sv" 894 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686672379793 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 acl_mid_speed_fifo.sv(174) " "Verilog HDL assignment warning at acl_mid_speed_fifo.sv(174): truncated value with size 32 to match size of target (1)" {  } { { "db/ip/atax/submodules/acl_mid_speed_fifo.sv" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/atax/test-fpga.prj/quartus/db/ip/atax/submodules/acl_mid_speed_fifo.sv" 174 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1686672379795 "|quartus_compile|atax:atax_inst|atax_internal:atax_internal_inst|atax_function_wrapper:atax_internal|atax_function:theatax_function|atax_bb_B5:thebb_atax_B5|atax_bb_B5_stall_region:thebb_atax_B5_stall_region|atax_i_llvm_fpga_push_i2_cleanups_push29_0:thei_llvm_fpga_push_i2_cleanups_push29_atax44|acl_push:thei_llvm_fpga_push_i2_cleanups_push29_atax1|acl_data_fifo:fifo|acl_fifo:fifo|hld_fifo:hld_fifo_inst|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "acl_reset_handler atax:atax_inst\|atax_internal:atax_internal_inst\|atax_function_wrapper:atax_internal\|atax_function:theatax_function\|atax_bb_B5:thebb_atax_B5\|atax_bb_B5_stall_region:thebb_atax_B5_stall_region\|atax_i_llvm_fpga_push_i2_cleanups_push29_0:thei_llvm_fpga_push_i2_cleanups_push29_atax44\|acl_push:thei_llvm_fpga_push_i2_cleanups_push29_atax1\|acl_data_fifo:fifo\|acl_fifo:fifo\|hld_fifo:hld_fifo_inst\|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst\|acl_reset_handler:acl_reset_handler_inst " "Elaborating entity \"acl_reset_handler\" for hierarchy \"atax:atax_inst\|atax_internal:atax_internal_inst\|atax_function_wrapper:atax_internal\|atax_function:theatax_function\|atax_bb_B5:thebb_atax_B5\|atax_bb_B5_stall_region:thebb_atax_B5_stall_region\|atax_i_llvm_fpga_push_i2_cleanups_push29_0:thei_llvm_fpga_push_i2_cleanups_push29_atax44\|acl_push:thei_llvm_fpga_push_i2_cleanups_push29_atax1\|acl_data_fifo:fifo\|acl_fifo:fifo\|hld_fifo:hld_fifo_inst\|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst\|acl_reset_handler:acl_reset_handler_inst\"" {  } { { "db/ip/atax/submodules/acl_mid_speed_fifo.sv" "acl_reset_handler_inst" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/atax/test-fpga.prj/quartus/db/ip/atax/submodules/acl_mid_speed_fifo.sv" 283 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686672379817 ""}
{ "Warning" "WCBX_ALTSYNCRAM_ALTSYNCRAM_MRAM_UNAVAILABLE" "" "Device family Cyclone V does not have M20K blocks -- using available memory blocks" {  } { { "db/ip/atax/submodules/acl_mid_speed_fifo.sv" "gen_ram.gen_m20k.altera_syncram" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/atax/test-fpga.prj/quartus/db/ip/atax/submodules/acl_mid_speed_fifo.sv" 497 0 0 } }  } 0 272007 "Warning message" 0 0 "Analysis & Synthesis" 0 -1 1686672379874 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_syncram atax:atax_inst\|atax_internal:atax_internal_inst\|atax_function_wrapper:atax_internal\|atax_function:theatax_function\|atax_bb_B5:thebb_atax_B5\|atax_bb_B5_stall_region:thebb_atax_B5_stall_region\|atax_i_llvm_fpga_push_i2_cleanups_push29_0:thei_llvm_fpga_push_i2_cleanups_push29_atax44\|acl_push:thei_llvm_fpga_push_i2_cleanups_push29_atax1\|acl_data_fifo:fifo\|acl_fifo:fifo\|hld_fifo:hld_fifo_inst\|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst\|altera_syncram:gen_ram.gen_m20k.altera_syncram " "Elaborating entity \"altera_syncram\" for hierarchy \"atax:atax_inst\|atax_internal:atax_internal_inst\|atax_function_wrapper:atax_internal\|atax_function:theatax_function\|atax_bb_B5:thebb_atax_B5\|atax_bb_B5_stall_region:thebb_atax_B5_stall_region\|atax_i_llvm_fpga_push_i2_cleanups_push29_0:thei_llvm_fpga_push_i2_cleanups_push29_atax44\|acl_push:thei_llvm_fpga_push_i2_cleanups_push29_atax1\|acl_data_fifo:fifo\|acl_fifo:fifo\|hld_fifo:hld_fifo_inst\|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst\|altera_syncram:gen_ram.gen_m20k.altera_syncram\"" {  } { { "db/ip/atax/submodules/acl_mid_speed_fifo.sv" "gen_ram.gen_m20k.altera_syncram" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/atax/test-fpga.prj/quartus/db/ip/atax/submodules/acl_mid_speed_fifo.sv" 497 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686672379880 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "atax:atax_inst\|atax_internal:atax_internal_inst\|atax_function_wrapper:atax_internal\|atax_function:theatax_function\|atax_bb_B5:thebb_atax_B5\|atax_bb_B5_stall_region:thebb_atax_B5_stall_region\|atax_i_llvm_fpga_push_i2_cleanups_push29_0:thei_llvm_fpga_push_i2_cleanups_push29_atax44\|acl_push:thei_llvm_fpga_push_i2_cleanups_push29_atax1\|acl_data_fifo:fifo\|acl_fifo:fifo\|hld_fifo:hld_fifo_inst\|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst\|altera_syncram:gen_ram.gen_m20k.altera_syncram " "Elaborated megafunction instantiation \"atax:atax_inst\|atax_internal:atax_internal_inst\|atax_function_wrapper:atax_internal\|atax_function:theatax_function\|atax_bb_B5:thebb_atax_B5\|atax_bb_B5_stall_region:thebb_atax_B5_stall_region\|atax_i_llvm_fpga_push_i2_cleanups_push29_0:thei_llvm_fpga_push_i2_cleanups_push29_atax44\|acl_push:thei_llvm_fpga_push_i2_cleanups_push29_atax1\|acl_data_fifo:fifo\|acl_fifo:fifo\|hld_fifo:hld_fifo_inst\|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst\|altera_syncram:gen_ram.gen_m20k.altera_syncram\"" {  } { { "db/ip/atax/submodules/acl_mid_speed_fifo.sv" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/atax/test-fpga.prj/quartus/db/ip/atax/submodules/acl_mid_speed_fifo.sv" 497 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686672379903 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "atax:atax_inst\|atax_internal:atax_internal_inst\|atax_function_wrapper:atax_internal\|atax_function:theatax_function\|atax_bb_B5:thebb_atax_B5\|atax_bb_B5_stall_region:thebb_atax_B5_stall_region\|atax_i_llvm_fpga_push_i2_cleanups_push29_0:thei_llvm_fpga_push_i2_cleanups_push29_atax44\|acl_push:thei_llvm_fpga_push_i2_cleanups_push29_atax1\|acl_data_fifo:fifo\|acl_fifo:fifo\|hld_fifo:hld_fifo_inst\|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst\|altera_syncram:gen_ram.gen_m20k.altera_syncram " "Instantiated megafunction \"atax:atax_inst\|atax_internal:atax_internal_inst\|atax_function_wrapper:atax_internal\|atax_function:theatax_function\|atax_bb_B5:thebb_atax_B5\|atax_bb_B5_stall_region:thebb_atax_B5_stall_region\|atax_i_llvm_fpga_push_i2_cleanups_push29_0:thei_llvm_fpga_push_i2_cleanups_push29_atax44\|acl_push:thei_llvm_fpga_push_i2_cleanups_push29_atax1\|acl_data_fifo:fifo\|acl_fifo:fifo\|hld_fifo:hld_fifo_inst\|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst\|altera_syncram:gen_ram.gen_m20k.altera_syncram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 128 " "Parameter \"numwords_a\" = \"128\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1686672379903 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 128 " "Parameter \"numwords_b\" = \"128\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1686672379903 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_b CLEAR1 " "Parameter \"address_aclr_b\" = \"CLEAR1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1686672379903 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK1 " "Parameter \"address_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1686672379903 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1686672379903 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_b BYPASS " "Parameter \"clock_enable_input_b\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1686672379903 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_b NORMAL " "Parameter \"clock_enable_output_b\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1686672379903 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "enable_ecc FALSE " "Parameter \"enable_ecc\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1686672379903 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Stratix 10 " "Parameter \"intended_device_family\" = \"Stratix 10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1686672379903 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altera_syncram " "Parameter \"lpm_type\" = \"altera_syncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1686672379903 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode DUAL_PORT " "Parameter \"operation_mode\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1686672379903 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_b NONE " "Parameter \"outdata_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1686672379903 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_sclr_b NONE " "Parameter \"outdata_sclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1686672379903 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b CLOCK1 " "Parameter \"outdata_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1686672379903 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_uninitialized TRUE " "Parameter \"power_up_uninitialized\" = \"TRUE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1686672379903 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type M20K " "Parameter \"ram_block_type\" = \"M20K\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1686672379903 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1686672379903 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 7 " "Parameter \"widthad_a\" = \"7\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1686672379903 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 7 " "Parameter \"widthad_b\" = \"7\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1686672379903 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 8 " "Parameter \"width_a\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1686672379903 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 8 " "Parameter \"width_b\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1686672379903 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1686672379903 ""}  } { { "db/ip/atax/submodules/acl_mid_speed_fifo.sv" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/atax/test-fpga.prj/quartus/db/ip/atax/submodules/acl_mid_speed_fifo.sv" 497 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1686672379903 ""}
{ "Warning" "WTDFX_ASSERTION" "Device family Cyclone V does not have M20K blocks -- using available memory blocks " "Assertion warning: Device family Cyclone V does not have M20K blocks -- using available memory blocks" {  } { { "db/altera_syncram_m272.tdf" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/atax/test-fpga.prj/quartus/db/altera_syncram_m272.tdf" 52 2 0 } }  } 0 287001 "Assertion warning: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686672379957 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altera_syncram_m272.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altera_syncram_m272.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altera_syncram_m272 " "Found entity 1: altera_syncram_m272" {  } { { "db/altera_syncram_m272.tdf" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/atax/test-fpga.prj/quartus/db/altera_syncram_m272.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686672379958 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686672379958 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_syncram_m272 atax:atax_inst\|atax_internal:atax_internal_inst\|atax_function_wrapper:atax_internal\|atax_function:theatax_function\|atax_bb_B5:thebb_atax_B5\|atax_bb_B5_stall_region:thebb_atax_B5_stall_region\|atax_i_llvm_fpga_push_i2_cleanups_push29_0:thei_llvm_fpga_push_i2_cleanups_push29_atax44\|acl_push:thei_llvm_fpga_push_i2_cleanups_push29_atax1\|acl_data_fifo:fifo\|acl_fifo:fifo\|hld_fifo:hld_fifo_inst\|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst\|altera_syncram:gen_ram.gen_m20k.altera_syncram\|altera_syncram_m272:auto_generated " "Elaborating entity \"altera_syncram_m272\" for hierarchy \"atax:atax_inst\|atax_internal:atax_internal_inst\|atax_function_wrapper:atax_internal\|atax_function:theatax_function\|atax_bb_B5:thebb_atax_B5\|atax_bb_B5_stall_region:thebb_atax_B5_stall_region\|atax_i_llvm_fpga_push_i2_cleanups_push29_0:thei_llvm_fpga_push_i2_cleanups_push29_atax44\|acl_push:thei_llvm_fpga_push_i2_cleanups_push29_atax1\|acl_data_fifo:fifo\|acl_fifo:fifo\|hld_fifo:hld_fifo_inst\|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst\|altera_syncram:gen_ram.gen_m20k.altera_syncram\|altera_syncram_m272:auto_generated\"" {  } { { "altera_syncram.tdf" "auto_generated" { Text "f:/quartus/quartus/libraries/megafunctions/altera_syncram.tdf" 125 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686672379961 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_18b4.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_18b4.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_18b4 " "Found entity 1: altsyncram_18b4" {  } { { "db/altsyncram_18b4.tdf" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/atax/test-fpga.prj/quartus/db/altsyncram_18b4.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686672380145 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686672380145 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_18b4 atax:atax_inst\|atax_internal:atax_internal_inst\|atax_function_wrapper:atax_internal\|atax_function:theatax_function\|atax_bb_B5:thebb_atax_B5\|atax_bb_B5_stall_region:thebb_atax_B5_stall_region\|atax_i_llvm_fpga_push_i2_cleanups_push29_0:thei_llvm_fpga_push_i2_cleanups_push29_atax44\|acl_push:thei_llvm_fpga_push_i2_cleanups_push29_atax1\|acl_data_fifo:fifo\|acl_fifo:fifo\|hld_fifo:hld_fifo_inst\|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst\|altera_syncram:gen_ram.gen_m20k.altera_syncram\|altera_syncram_m272:auto_generated\|altsyncram_18b4:altsyncram1 " "Elaborating entity \"altsyncram_18b4\" for hierarchy \"atax:atax_inst\|atax_internal:atax_internal_inst\|atax_function_wrapper:atax_internal\|atax_function:theatax_function\|atax_bb_B5:thebb_atax_B5\|atax_bb_B5_stall_region:thebb_atax_B5_stall_region\|atax_i_llvm_fpga_push_i2_cleanups_push29_0:thei_llvm_fpga_push_i2_cleanups_push29_atax44\|acl_push:thei_llvm_fpga_push_i2_cleanups_push29_atax1\|acl_data_fifo:fifo\|acl_fifo:fifo\|hld_fifo:hld_fifo_inst\|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst\|altera_syncram:gen_ram.gen_m20k.altera_syncram\|altera_syncram_m272:auto_generated\|altsyncram_18b4:altsyncram1\"" {  } { { "db/altera_syncram_m272.tdf" "altsyncram1" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/atax/test-fpga.prj/quartus/db/altera_syncram_m272.tdf" 39 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686672380151 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "acl_lfsr atax:atax_inst\|atax_internal:atax_internal_inst\|atax_function_wrapper:atax_internal\|atax_function:theatax_function\|atax_bb_B5:thebb_atax_B5\|atax_bb_B5_stall_region:thebb_atax_B5_stall_region\|atax_i_llvm_fpga_push_i2_cleanups_push29_0:thei_llvm_fpga_push_i2_cleanups_push29_atax44\|acl_push:thei_llvm_fpga_push_i2_cleanups_push29_atax1\|acl_data_fifo:fifo\|acl_fifo:fifo\|hld_fifo:hld_fifo_inst\|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst\|acl_lfsr:ram_wr_addr_inst " "Elaborating entity \"acl_lfsr\" for hierarchy \"atax:atax_inst\|atax_internal:atax_internal_inst\|atax_function_wrapper:atax_internal\|atax_function:theatax_function\|atax_bb_B5:thebb_atax_B5\|atax_bb_B5_stall_region:thebb_atax_B5_stall_region\|atax_i_llvm_fpga_push_i2_cleanups_push29_0:thei_llvm_fpga_push_i2_cleanups_push29_atax44\|acl_push:thei_llvm_fpga_push_i2_cleanups_push29_atax1\|acl_data_fifo:fifo\|acl_fifo:fifo\|hld_fifo:hld_fifo_inst\|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst\|acl_lfsr:ram_wr_addr_inst\"" {  } { { "db/ip/atax/submodules/acl_mid_speed_fifo.sv" "ram_wr_addr_inst" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/atax/test-fpga.prj/quartus/db/ip/atax/submodules/acl_mid_speed_fifo.sv" 558 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686672380181 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "acl_reset_handler atax:atax_inst\|atax_internal:atax_internal_inst\|atax_function_wrapper:atax_internal\|atax_function:theatax_function\|atax_bb_B5:thebb_atax_B5\|atax_bb_B5_stall_region:thebb_atax_B5_stall_region\|atax_i_llvm_fpga_push_i2_cleanups_push29_0:thei_llvm_fpga_push_i2_cleanups_push29_atax44\|acl_push:thei_llvm_fpga_push_i2_cleanups_push29_atax1\|acl_data_fifo:fifo\|acl_fifo:fifo\|hld_fifo:hld_fifo_inst\|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst\|acl_lfsr:ram_wr_addr_inst\|acl_reset_handler:acl_reset_handler_inst " "Elaborating entity \"acl_reset_handler\" for hierarchy \"atax:atax_inst\|atax_internal:atax_internal_inst\|atax_function_wrapper:atax_internal\|atax_function:theatax_function\|atax_bb_B5:thebb_atax_B5\|atax_bb_B5_stall_region:thebb_atax_B5_stall_region\|atax_i_llvm_fpga_push_i2_cleanups_push29_0:thei_llvm_fpga_push_i2_cleanups_push29_atax44\|acl_push:thei_llvm_fpga_push_i2_cleanups_push29_atax1\|acl_data_fifo:fifo\|acl_fifo:fifo\|hld_fifo:hld_fifo_inst\|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst\|acl_lfsr:ram_wr_addr_inst\|acl_reset_handler:acl_reset_handler_inst\"" {  } { { "db/ip/atax/submodules/acl_lfsr.sv" "acl_reset_handler_inst" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/atax/test-fpga.prj/quartus/db/ip/atax/submodules/acl_lfsr.sv" 72 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686672380219 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fibonacci_lfsr atax:atax_inst\|atax_internal:atax_internal_inst\|atax_function_wrapper:atax_internal\|atax_function:theatax_function\|atax_bb_B5:thebb_atax_B5\|atax_bb_B5_stall_region:thebb_atax_B5_stall_region\|atax_i_llvm_fpga_push_i2_cleanups_push29_0:thei_llvm_fpga_push_i2_cleanups_push29_atax44\|acl_push:thei_llvm_fpga_push_i2_cleanups_push29_atax1\|acl_data_fifo:fifo\|acl_fifo:fifo\|hld_fifo:hld_fifo_inst\|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst\|acl_lfsr:ram_wr_addr_inst\|fibonacci_lfsr:lfsr_inst " "Elaborating entity \"fibonacci_lfsr\" for hierarchy \"atax:atax_inst\|atax_internal:atax_internal_inst\|atax_function_wrapper:atax_internal\|atax_function:theatax_function\|atax_bb_B5:thebb_atax_B5\|atax_bb_B5_stall_region:thebb_atax_B5_stall_region\|atax_i_llvm_fpga_push_i2_cleanups_push29_0:thei_llvm_fpga_push_i2_cleanups_push29_atax44\|acl_push:thei_llvm_fpga_push_i2_cleanups_push29_atax1\|acl_data_fifo:fifo\|acl_fifo:fifo\|hld_fifo:hld_fifo_inst\|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst\|acl_lfsr:ram_wr_addr_inst\|fibonacci_lfsr:lfsr_inst\"" {  } { { "db/ip/atax/submodules/acl_lfsr.sv" "lfsr_inst" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/atax/test-fpga.prj/quartus/db/ip/atax/submodules/acl_lfsr.sv" 91 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686672380243 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "acl_lfsr atax:atax_inst\|atax_internal:atax_internal_inst\|atax_function_wrapper:atax_internal\|atax_function:theatax_function\|atax_bb_B5:thebb_atax_B5\|atax_bb_B5_stall_region:thebb_atax_B5_stall_region\|atax_i_llvm_fpga_push_i2_cleanups_push29_0:thei_llvm_fpga_push_i2_cleanups_push29_atax44\|acl_push:thei_llvm_fpga_push_i2_cleanups_push29_atax1\|acl_data_fifo:fifo\|acl_fifo:fifo\|hld_fifo:hld_fifo_inst\|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst\|acl_lfsr:ram_rd_addr_inst " "Elaborating entity \"acl_lfsr\" for hierarchy \"atax:atax_inst\|atax_internal:atax_internal_inst\|atax_function_wrapper:atax_internal\|atax_function:theatax_function\|atax_bb_B5:thebb_atax_B5\|atax_bb_B5_stall_region:thebb_atax_B5_stall_region\|atax_i_llvm_fpga_push_i2_cleanups_push29_0:thei_llvm_fpga_push_i2_cleanups_push29_atax44\|acl_push:thei_llvm_fpga_push_i2_cleanups_push29_atax1\|acl_data_fifo:fifo\|acl_fifo:fifo\|hld_fifo:hld_fifo_inst\|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst\|acl_lfsr:ram_rd_addr_inst\"" {  } { { "db/ip/atax/submodules/acl_mid_speed_fifo.sv" "ram_rd_addr_inst" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/atax/test-fpga.prj/quartus/db/ip/atax/submodules/acl_mid_speed_fifo.sv" 632 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686672380262 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fibonacci_lfsr atax:atax_inst\|atax_internal:atax_internal_inst\|atax_function_wrapper:atax_internal\|atax_function:theatax_function\|atax_bb_B5:thebb_atax_B5\|atax_bb_B5_stall_region:thebb_atax_B5_stall_region\|atax_i_llvm_fpga_push_i2_cleanups_push29_0:thei_llvm_fpga_push_i2_cleanups_push29_atax44\|acl_push:thei_llvm_fpga_push_i2_cleanups_push29_atax1\|acl_data_fifo:fifo\|acl_fifo:fifo\|hld_fifo:hld_fifo_inst\|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst\|acl_lfsr:ram_rd_addr_inst\|fibonacci_lfsr:lfsr_inst " "Elaborating entity \"fibonacci_lfsr\" for hierarchy \"atax:atax_inst\|atax_internal:atax_internal_inst\|atax_function_wrapper:atax_internal\|atax_function:theatax_function\|atax_bb_B5:thebb_atax_B5\|atax_bb_B5_stall_region:thebb_atax_B5_stall_region\|atax_i_llvm_fpga_push_i2_cleanups_push29_0:thei_llvm_fpga_push_i2_cleanups_push29_atax44\|acl_push:thei_llvm_fpga_push_i2_cleanups_push29_atax1\|acl_data_fifo:fifo\|acl_fifo:fifo\|hld_fifo:hld_fifo_inst\|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst\|acl_lfsr:ram_rd_addr_inst\|fibonacci_lfsr:lfsr_inst\"" {  } { { "db/ip/atax/submodules/acl_lfsr.sv" "lfsr_inst" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/atax/test-fpga.prj/quartus/db/ip/atax/submodules/acl_lfsr.sv" 91 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686672380283 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "acl_tessellated_incr_decr_threshold atax:atax_inst\|atax_internal:atax_internal_inst\|atax_function_wrapper:atax_internal\|atax_function:theatax_function\|atax_bb_B5:thebb_atax_B5\|atax_bb_B5_stall_region:thebb_atax_B5_stall_region\|atax_i_llvm_fpga_push_i2_cleanups_push29_0:thei_llvm_fpga_push_i2_cleanups_push29_atax44\|acl_push:thei_llvm_fpga_push_i2_cleanups_push29_atax1\|acl_data_fifo:fifo\|acl_fifo:fifo\|hld_fifo:hld_fifo_inst\|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst\|acl_tessellated_incr_decr_threshold:addr_match_inst " "Elaborating entity \"acl_tessellated_incr_decr_threshold\" for hierarchy \"atax:atax_inst\|atax_internal:atax_internal_inst\|atax_function_wrapper:atax_internal\|atax_function:theatax_function\|atax_bb_B5:thebb_atax_B5\|atax_bb_B5_stall_region:thebb_atax_B5_stall_region\|atax_i_llvm_fpga_push_i2_cleanups_push29_0:thei_llvm_fpga_push_i2_cleanups_push29_atax44\|acl_push:thei_llvm_fpga_push_i2_cleanups_push29_atax1\|acl_data_fifo:fifo\|acl_fifo:fifo\|hld_fifo:hld_fifo_inst\|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst\|acl_tessellated_incr_decr_threshold:addr_match_inst\"" {  } { { "db/ip/atax/submodules/acl_mid_speed_fifo.sv" "addr_match_inst" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/atax/test-fpga.prj/quartus/db/ip/atax/submodules/acl_mid_speed_fifo.sv" 708 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686672380294 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "64 32 acl_tessellated_incr_decr_threshold.sv(107) " "Verilog HDL assignment warning at acl_tessellated_incr_decr_threshold.sv(107): truncated value with size 64 to match size of target (32)" {  } { { "db/ip/atax/submodules/acl_tessellated_incr_decr_threshold.sv" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/atax/test-fpga.prj/quartus/db/ip/atax/submodules/acl_tessellated_incr_decr_threshold.sv" 107 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1686672380295 "|quartus_compile|atax:atax_inst|atax_internal:atax_internal_inst|atax_function_wrapper:atax_internal|atax_function:theatax_function|atax_bb_B5:thebb_atax_B5|atax_bb_B5_stall_region:thebb_atax_B5_stall_region|atax_i_llvm_fpga_push_i2_cleanups_push29_0:thei_llvm_fpga_push_i2_cleanups_push29_atax44|acl_push:thei_llvm_fpga_push_i2_cleanups_push29_atax1|acl_data_fifo:fifo|acl_fifo:fifo|hld_fifo:hld_fifo_inst|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|acl_tessellated_incr_decr_threshold:addr_match_inst"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "acl_tessellated_incr_decr_threshold atax:atax_inst\|atax_internal:atax_internal_inst\|atax_function_wrapper:atax_internal\|atax_function:theatax_function\|atax_bb_B5:thebb_atax_B5\|atax_bb_B5_stall_region:thebb_atax_B5_stall_region\|atax_i_llvm_fpga_push_i2_cleanups_push29_0:thei_llvm_fpga_push_i2_cleanups_push29_atax44\|acl_push:thei_llvm_fpga_push_i2_cleanups_push29_atax1\|acl_data_fifo:fifo\|acl_fifo:fifo\|hld_fifo:hld_fifo_inst\|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst\|acl_tessellated_incr_decr_threshold:gen_real_stall_out.stall_out_inst " "Elaborating entity \"acl_tessellated_incr_decr_threshold\" for hierarchy \"atax:atax_inst\|atax_internal:atax_internal_inst\|atax_function_wrapper:atax_internal\|atax_function:theatax_function\|atax_bb_B5:thebb_atax_B5\|atax_bb_B5_stall_region:thebb_atax_B5_stall_region\|atax_i_llvm_fpga_push_i2_cleanups_push29_0:thei_llvm_fpga_push_i2_cleanups_push29_atax44\|acl_push:thei_llvm_fpga_push_i2_cleanups_push29_atax1\|acl_data_fifo:fifo\|acl_fifo:fifo\|hld_fifo:hld_fifo_inst\|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst\|acl_tessellated_incr_decr_threshold:gen_real_stall_out.stall_out_inst\"" {  } { { "db/ip/atax/submodules/acl_mid_speed_fifo.sv" "gen_real_stall_out.stall_out_inst" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/atax/test-fpga.prj/quartus/db/ip/atax/submodules/acl_mid_speed_fifo.sv" 866 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686672380323 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "64 32 acl_tessellated_incr_decr_threshold.sv(107) " "Verilog HDL assignment warning at acl_tessellated_incr_decr_threshold.sv(107): truncated value with size 64 to match size of target (32)" {  } { { "db/ip/atax/submodules/acl_tessellated_incr_decr_threshold.sv" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/atax/test-fpga.prj/quartus/db/ip/atax/submodules/acl_tessellated_incr_decr_threshold.sv" 107 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1686672380324 "|quartus_compile|atax:atax_inst|atax_internal:atax_internal_inst|atax_function_wrapper:atax_internal|atax_function:theatax_function|atax_bb_B5:thebb_atax_B5|atax_bb_B5_stall_region:thebb_atax_B5_stall_region|atax_i_llvm_fpga_push_i2_cleanups_push29_0:thei_llvm_fpga_push_i2_cleanups_push29_atax44|acl_push:thei_llvm_fpga_push_i2_cleanups_push29_atax1|acl_data_fifo:fifo|acl_fifo:fifo|hld_fifo:hld_fifo_inst|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|acl_tessellated_incr_decr_threshold:gen_real_stall_out.stall_out_inst"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "acl_tessellated_incr_decr_threshold atax:atax_inst\|atax_internal:atax_internal_inst\|atax_function_wrapper:atax_internal\|atax_function:theatax_function\|atax_bb_B5:thebb_atax_B5\|atax_bb_B5_stall_region:thebb_atax_B5_stall_region\|atax_i_llvm_fpga_push_i2_cleanups_push29_0:thei_llvm_fpga_push_i2_cleanups_push29_atax44\|acl_push:thei_llvm_fpga_push_i2_cleanups_push29_atax1\|acl_data_fifo:fifo\|acl_fifo:fifo\|hld_fifo:hld_fifo_inst\|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst\|acl_tessellated_incr_decr_threshold:real_almost_full.almost_full_inst " "Elaborating entity \"acl_tessellated_incr_decr_threshold\" for hierarchy \"atax:atax_inst\|atax_internal:atax_internal_inst\|atax_function_wrapper:atax_internal\|atax_function:theatax_function\|atax_bb_B5:thebb_atax_B5\|atax_bb_B5_stall_region:thebb_atax_B5_stall_region\|atax_i_llvm_fpga_push_i2_cleanups_push29_0:thei_llvm_fpga_push_i2_cleanups_push29_atax44\|acl_push:thei_llvm_fpga_push_i2_cleanups_push29_atax1\|acl_data_fifo:fifo\|acl_fifo:fifo\|hld_fifo:hld_fifo_inst\|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst\|acl_tessellated_incr_decr_threshold:real_almost_full.almost_full_inst\"" {  } { { "db/ip/atax/submodules/acl_mid_speed_fifo.sv" "real_almost_full.almost_full_inst" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/atax/test-fpga.prj/quartus/db/ip/atax/submodules/acl_mid_speed_fifo.sv" 925 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686672380345 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "64 32 acl_tessellated_incr_decr_threshold.sv(107) " "Verilog HDL assignment warning at acl_tessellated_incr_decr_threshold.sv(107): truncated value with size 64 to match size of target (32)" {  } { { "db/ip/atax/submodules/acl_tessellated_incr_decr_threshold.sv" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/atax/test-fpga.prj/quartus/db/ip/atax/submodules/acl_tessellated_incr_decr_threshold.sv" 107 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1686672380346 "|quartus_compile|atax:atax_inst|atax_internal:atax_internal_inst|atax_function_wrapper:atax_internal|atax_function:theatax_function|atax_bb_B5:thebb_atax_B5|atax_bb_B5_stall_region:thebb_atax_B5_stall_region|atax_i_llvm_fpga_push_i2_cleanups_push29_0:thei_llvm_fpga_push_i2_cleanups_push29_atax44|acl_push:thei_llvm_fpga_push_i2_cleanups_push29_atax1|acl_data_fifo:fifo|acl_fifo:fifo|hld_fifo:hld_fifo_inst|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|acl_tessellated_incr_decr_threshold:real_almost_full.almost_full_inst"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "atax_i_llvm_fpga_push_i2_cleanups_push29_44_reg atax:atax_inst\|atax_internal:atax_internal_inst\|atax_function_wrapper:atax_internal\|atax_function:theatax_function\|atax_bb_B5:thebb_atax_B5\|atax_bb_B5_stall_region:thebb_atax_B5_stall_region\|atax_i_llvm_fpga_push_i2_cleanups_push29_0:thei_llvm_fpga_push_i2_cleanups_push29_atax44\|atax_i_llvm_fpga_push_i2_cleanups_push29_44_reg:thei_llvm_fpga_push_i2_cleanups_push29_atax44_reg " "Elaborating entity \"atax_i_llvm_fpga_push_i2_cleanups_push29_44_reg\" for hierarchy \"atax:atax_inst\|atax_internal:atax_internal_inst\|atax_function_wrapper:atax_internal\|atax_function:theatax_function\|atax_bb_B5:thebb_atax_B5\|atax_bb_B5_stall_region:thebb_atax_B5_stall_region\|atax_i_llvm_fpga_push_i2_cleanups_push29_0:thei_llvm_fpga_push_i2_cleanups_push29_atax44\|atax_i_llvm_fpga_push_i2_cleanups_push29_44_reg:thei_llvm_fpga_push_i2_cleanups_push29_atax44_reg\"" {  } { { "db/ip/atax/submodules/atax_i_llvm_fpga_push_i2_cleanups_push29_0.sv" "thei_llvm_fpga_push_i2_cleanups_push29_atax44_reg" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/atax/test-fpga.prj/quartus/db/ip/atax/submodules/atax_i_llvm_fpga_push_i2_cleanups_push29_0.sv" 137 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686672380368 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "atax_i_llvm_fpga_mem_memdep_0 atax:atax_inst\|atax_internal:atax_internal_inst\|atax_function_wrapper:atax_internal\|atax_function:theatax_function\|atax_bb_B5:thebb_atax_B5\|atax_bb_B5_stall_region:thebb_atax_B5_stall_region\|atax_i_llvm_fpga_mem_memdep_0:thei_llvm_fpga_mem_memdep_atax33 " "Elaborating entity \"atax_i_llvm_fpga_mem_memdep_0\" for hierarchy \"atax:atax_inst\|atax_internal:atax_internal_inst\|atax_function_wrapper:atax_internal\|atax_function:theatax_function\|atax_bb_B5:thebb_atax_B5\|atax_bb_B5_stall_region:thebb_atax_B5_stall_region\|atax_i_llvm_fpga_mem_memdep_0:thei_llvm_fpga_mem_memdep_atax33\"" {  } { { "db/ip/atax/submodules/atax_bb_b5_stall_region.sv" "thei_llvm_fpga_mem_memdep_atax33" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/atax/test-fpga.prj/quartus/db/ip/atax/submodules/atax_bb_b5_stall_region.sv" 2137 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686672380377 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lsu_top atax:atax_inst\|atax_internal:atax_internal_inst\|atax_function_wrapper:atax_internal\|atax_function:theatax_function\|atax_bb_B5:thebb_atax_B5\|atax_bb_B5_stall_region:thebb_atax_B5_stall_region\|atax_i_llvm_fpga_mem_memdep_0:thei_llvm_fpga_mem_memdep_atax33\|lsu_top:thei_llvm_fpga_mem_memdep_atax1 " "Elaborating entity \"lsu_top\" for hierarchy \"atax:atax_inst\|atax_internal:atax_internal_inst\|atax_function_wrapper:atax_internal\|atax_function:theatax_function\|atax_bb_B5:thebb_atax_B5\|atax_bb_B5_stall_region:thebb_atax_B5_stall_region\|atax_i_llvm_fpga_mem_memdep_0:thei_llvm_fpga_mem_memdep_atax33\|lsu_top:thei_llvm_fpga_mem_memdep_atax1\"" {  } { { "db/ip/atax/submodules/atax_i_llvm_fpga_mem_memdep_0.sv" "thei_llvm_fpga_mem_memdep_atax1" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/atax/test-fpga.prj/quartus/db/ip/atax/submodules/atax_i_llvm_fpga_mem_memdep_0.sv" 231 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686672380400 ""}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "profile_shared lsu_top.v(267) " "Output port \"profile_shared\" at lsu_top.v(267) has no driver" {  } { { "db/ip/atax/submodules/lsu_top.v" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/atax/test-fpga.prj/quartus/db/ip/atax/submodules/lsu_top.v" 267 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1686672380409 "|quartus_compile|atax:atax_inst|atax_internal:atax_internal_inst|atax_function_wrapper:atax_internal|atax_function:theatax_function|atax_bb_B5:thebb_atax_B5|atax_bb_B5_stall_region:thebb_atax_B5_stall_region|atax_i_llvm_fpga_mem_memdep_0:thei_llvm_fpga_mem_memdep_atax33|lsu_top:thei_llvm_fpga_mem_memdep_atax1"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "profile_idle lsu_top.v(266) " "Output port \"profile_idle\" at lsu_top.v(266) has no driver" {  } { { "db/ip/atax/submodules/lsu_top.v" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/atax/test-fpga.prj/quartus/db/ip/atax/submodules/lsu_top.v" 266 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1686672380409 "|quartus_compile|atax:atax_inst|atax_internal:atax_internal_inst|atax_function_wrapper:atax_internal|atax_function:theatax_function|atax_bb_B5:thebb_atax_B5|atax_bb_B5_stall_region:thebb_atax_B5_stall_region|atax_i_llvm_fpga_mem_memdep_0:thei_llvm_fpga_mem_memdep_atax33|lsu_top:thei_llvm_fpga_mem_memdep_atax1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "acl_reset_handler atax:atax_inst\|atax_internal:atax_internal_inst\|atax_function_wrapper:atax_internal\|atax_function:theatax_function\|atax_bb_B5:thebb_atax_B5\|atax_bb_B5_stall_region:thebb_atax_B5_stall_region\|atax_i_llvm_fpga_mem_memdep_0:thei_llvm_fpga_mem_memdep_atax33\|lsu_top:thei_llvm_fpga_mem_memdep_atax1\|acl_reset_handler:acl_reset_handler_inst " "Elaborating entity \"acl_reset_handler\" for hierarchy \"atax:atax_inst\|atax_internal:atax_internal_inst\|atax_function_wrapper:atax_internal\|atax_function:theatax_function\|atax_bb_B5:thebb_atax_B5\|atax_bb_B5_stall_region:thebb_atax_B5_stall_region\|atax_i_llvm_fpga_mem_memdep_0:thei_llvm_fpga_mem_memdep_atax33\|lsu_top:thei_llvm_fpga_mem_memdep_atax1\|acl_reset_handler:acl_reset_handler_inst\"" {  } { { "db/ip/atax/submodules/lsu_top.v" "acl_reset_handler_inst" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/atax/test-fpga.prj/quartus/db/ip/atax/submodules/lsu_top.v" 295 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686672380435 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lsu_permute_address atax:atax_inst\|atax_internal:atax_internal_inst\|atax_function_wrapper:atax_internal\|atax_function:theatax_function\|atax_bb_B5:thebb_atax_B5\|atax_bb_B5_stall_region:thebb_atax_B5_stall_region\|atax_i_llvm_fpga_mem_memdep_0:thei_llvm_fpga_mem_memdep_atax33\|lsu_top:thei_llvm_fpga_mem_memdep_atax1\|lsu_permute_address:u_permute_address " "Elaborating entity \"lsu_permute_address\" for hierarchy \"atax:atax_inst\|atax_internal:atax_internal_inst\|atax_function_wrapper:atax_internal\|atax_function:theatax_function\|atax_bb_B5:thebb_atax_B5\|atax_bb_B5_stall_region:thebb_atax_B5_stall_region\|atax_i_llvm_fpga_mem_memdep_0:thei_llvm_fpga_mem_memdep_atax33\|lsu_top:thei_llvm_fpga_mem_memdep_atax1\|lsu_permute_address:u_permute_address\"" {  } { { "db/ip/atax/submodules/lsu_top.v" "u_permute_address" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/atax/test-fpga.prj/quartus/db/ip/atax/submodules/lsu_top.v" 548 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686672380447 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lsu_pipelined_write atax:atax_inst\|atax_internal:atax_internal_inst\|atax_function_wrapper:atax_internal\|atax_function:theatax_function\|atax_bb_B5:thebb_atax_B5\|atax_bb_B5_stall_region:thebb_atax_B5_stall_region\|atax_i_llvm_fpga_mem_memdep_0:thei_llvm_fpga_mem_memdep_atax33\|lsu_top:thei_llvm_fpga_mem_memdep_atax1\|lsu_pipelined_write:pipelined_write " "Elaborating entity \"lsu_pipelined_write\" for hierarchy \"atax:atax_inst\|atax_internal:atax_internal_inst\|atax_function_wrapper:atax_internal\|atax_function:theatax_function\|atax_bb_B5:thebb_atax_B5\|atax_bb_B5_stall_region:thebb_atax_B5_stall_region\|atax_i_llvm_fpga_mem_memdep_0:thei_llvm_fpga_mem_memdep_atax33\|lsu_top:thei_llvm_fpga_mem_memdep_atax1\|lsu_pipelined_write:pipelined_write\"" {  } { { "db/ip/atax/submodules/lsu_top.v" "pipelined_write" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/atax/test-fpga.prj/quartus/db/ip/atax/submodules/lsu_top.v" 915 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686672380461 ""}
{ "Warning" "WVRFX_VERI_2106_UNCONVERTED" "usedw_true_width lsu_pipelined.v(697) " "Verilog HDL warning at lsu_pipelined.v(697): object usedw_true_width used but never assigned" {  } { { "db/ip/atax/submodules/lsu_pipelined.v" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/atax/test-fpga.prj/quartus/db/ip/atax/submodules/lsu_pipelined.v" 697 0 0 } }  } 0 10858 "Verilog HDL warning at %2!s!: object %1!s! used but never assigned" 0 0 "Analysis & Synthesis" 0 -1 1686672380463 "|quartus_compile|atax:atax_inst|atax_internal:atax_internal_inst|atax_function_wrapper:atax_internal|atax_function:theatax_function|atax_bb_B5:thebb_atax_B5|atax_bb_B5_stall_region:thebb_atax_B5_stall_region|atax_i_llvm_fpga_mem_memdep_0:thei_llvm_fpga_mem_memdep_atax33|lsu_top:thei_llvm_fpga_mem_memdep_atax1|lsu_pipelined_write:pipelined_write"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "68 64 lsu_pipelined.v(805) " "Verilog HDL assignment warning at lsu_pipelined.v(805): truncated value with size 68 to match size of target (64)" {  } { { "db/ip/atax/submodules/lsu_pipelined.v" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/atax/test-fpga.prj/quartus/db/ip/atax/submodules/lsu_pipelined.v" 805 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1686672380465 "|quartus_compile|atax:atax_inst|atax_internal:atax_internal_inst|atax_function_wrapper:atax_internal|atax_function:theatax_function|atax_bb_B5:thebb_atax_B5|atax_bb_B5_stall_region:thebb_atax_B5_stall_region|atax_i_llvm_fpga_mem_memdep_0:thei_llvm_fpga_mem_memdep_atax33|lsu_top:thei_llvm_fpga_mem_memdep_atax1|lsu_pipelined_write:pipelined_write"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "usedw_true_width 0 lsu_pipelined.v(697) " "Net \"usedw_true_width\" at lsu_pipelined.v(697) has no driver or initial value, using a default initial value '0'" {  } { { "db/ip/atax/submodules/lsu_pipelined.v" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/atax/test-fpga.prj/quartus/db/ip/atax/submodules/lsu_pipelined.v" 697 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1686672380470 "|quartus_compile|atax:atax_inst|atax_internal:atax_internal_inst|atax_function_wrapper:atax_internal|atax_function:theatax_function|atax_bb_B5:thebb_atax_B5|atax_bb_B5_stall_region:thebb_atax_B5_stall_region|atax_i_llvm_fpga_mem_memdep_0:thei_llvm_fpga_mem_memdep_atax33|lsu_top:thei_llvm_fpga_mem_memdep_atax1|lsu_pipelined_write:pipelined_write"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "acl_reset_handler atax:atax_inst\|atax_internal:atax_internal_inst\|atax_function_wrapper:atax_internal\|atax_function:theatax_function\|atax_bb_B5:thebb_atax_B5\|atax_bb_B5_stall_region:thebb_atax_B5_stall_region\|atax_i_llvm_fpga_mem_memdep_0:thei_llvm_fpga_mem_memdep_atax33\|lsu_top:thei_llvm_fpga_mem_memdep_atax1\|lsu_pipelined_write:pipelined_write\|acl_reset_handler:acl_reset_handler_inst " "Elaborating entity \"acl_reset_handler\" for hierarchy \"atax:atax_inst\|atax_internal:atax_internal_inst\|atax_function_wrapper:atax_internal\|atax_function:theatax_function\|atax_bb_B5:thebb_atax_B5\|atax_bb_B5_stall_region:thebb_atax_B5_stall_region\|atax_i_llvm_fpga_mem_memdep_0:thei_llvm_fpga_mem_memdep_atax33\|lsu_top:thei_llvm_fpga_mem_memdep_atax1\|lsu_pipelined_write:pipelined_write\|acl_reset_handler:acl_reset_handler_inst\"" {  } { { "db/ip/atax/submodules/lsu_pipelined.v" "acl_reset_handler_inst" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/atax/test-fpga.prj/quartus/db/ip/atax/submodules/lsu_pipelined.v" 693 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686672380495 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hld_fifo atax:atax_inst\|atax_internal:atax_internal_inst\|atax_function_wrapper:atax_internal\|atax_function:theatax_function\|atax_bb_B5:thebb_atax_B5\|atax_bb_B5_stall_region:thebb_atax_B5_stall_region\|atax_i_llvm_fpga_mem_memdep_0:thei_llvm_fpga_mem_memdep_atax33\|lsu_top:thei_llvm_fpga_mem_memdep_atax1\|lsu_pipelined_write:pipelined_write\|hld_fifo:nop_fifo " "Elaborating entity \"hld_fifo\" for hierarchy \"atax:atax_inst\|atax_internal:atax_internal_inst\|atax_function_wrapper:atax_internal\|atax_function:theatax_function\|atax_bb_B5:thebb_atax_B5\|atax_bb_B5_stall_region:thebb_atax_B5_stall_region\|atax_i_llvm_fpga_mem_memdep_0:thei_llvm_fpga_mem_memdep_atax33\|lsu_top:thei_llvm_fpga_mem_memdep_atax1\|lsu_pipelined_write:pipelined_write\|hld_fifo:nop_fifo\"" {  } { { "db/ip/atax/submodules/lsu_pipelined.v" "nop_fifo" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/atax/test-fpga.prj/quartus/db/ip/atax/submodules/lsu_pipelined.v" 838 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686672380515 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 hld_fifo.sv(514) " "Verilog HDL assignment warning at hld_fifo.sv(514): truncated value with size 32 to match size of target (1)" {  } { { "db/ip/atax/submodules/hld_fifo.sv" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/atax/test-fpga.prj/quartus/db/ip/atax/submodules/hld_fifo.sv" 514 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1686672380521 "|quartus_compile|atax:atax_inst|atax_internal:atax_internal_inst|atax_function_wrapper:atax_internal|atax_function:theatax_function|atax_bb_B5:thebb_atax_B5|atax_bb_B5_stall_region:thebb_atax_B5_stall_region|atax_i_llvm_fpga_mem_memdep_0:thei_llvm_fpga_mem_memdep_atax33|lsu_top:thei_llvm_fpga_mem_memdep_atax1|lsu_pipelined_write:pipelined_write|hld_fifo:nop_fifo"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "acl_latency_one_ram_fifo atax:atax_inst\|atax_internal:atax_internal_inst\|atax_function_wrapper:atax_internal\|atax_function:theatax_function\|atax_bb_B5:thebb_atax_B5\|atax_bb_B5_stall_region:thebb_atax_B5_stall_region\|atax_i_llvm_fpga_mem_memdep_0:thei_llvm_fpga_mem_memdep_atax33\|lsu_top:thei_llvm_fpga_mem_memdep_atax1\|lsu_pipelined_write:pipelined_write\|hld_fifo:nop_fifo\|acl_latency_one_ram_fifo:llram.acl_latency_one_ram_fifo_inst " "Elaborating entity \"acl_latency_one_ram_fifo\" for hierarchy \"atax:atax_inst\|atax_internal:atax_internal_inst\|atax_function_wrapper:atax_internal\|atax_function:theatax_function\|atax_bb_B5:thebb_atax_B5\|atax_bb_B5_stall_region:thebb_atax_B5_stall_region\|atax_i_llvm_fpga_mem_memdep_0:thei_llvm_fpga_mem_memdep_atax33\|lsu_top:thei_llvm_fpga_mem_memdep_atax1\|lsu_pipelined_write:pipelined_write\|hld_fifo:nop_fifo\|acl_latency_one_ram_fifo:llram.acl_latency_one_ram_fifo_inst\"" {  } { { "db/ip/atax/submodules/hld_fifo.sv" "llram.acl_latency_one_ram_fifo_inst" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/atax/test-fpga.prj/quartus/db/ip/atax/submodules/hld_fifo.sv" 767 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686672380561 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 acl_latency_one_ram_fifo.sv(239) " "Verilog HDL assignment warning at acl_latency_one_ram_fifo.sv(239): truncated value with size 32 to match size of target (1)" {  } { { "db/ip/atax/submodules/acl_latency_one_ram_fifo.sv" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/atax/test-fpga.prj/quartus/db/ip/atax/submodules/acl_latency_one_ram_fifo.sv" 239 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1686672380563 "|quartus_compile|atax:atax_inst|atax_internal:atax_internal_inst|atax_function_wrapper:atax_internal|atax_function:theatax_function|atax_bb_B5:thebb_atax_B5|atax_bb_B5_stall_region:thebb_atax_B5_stall_region|atax_i_llvm_fpga_mem_memdep_0:thei_llvm_fpga_mem_memdep_atax33|lsu_top:thei_llvm_fpga_mem_memdep_atax1|lsu_pipelined_write:pipelined_write|hld_fifo:nop_fifo|acl_latency_one_ram_fifo:llram.acl_latency_one_ram_fifo_inst"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altdpram atax:atax_inst\|atax_internal:atax_internal_inst\|atax_function_wrapper:atax_internal\|atax_function:theatax_function\|atax_bb_B5:thebb_atax_B5\|atax_bb_B5_stall_region:thebb_atax_B5_stall_region\|atax_i_llvm_fpga_mem_memdep_0:thei_llvm_fpga_mem_memdep_atax33\|lsu_top:thei_llvm_fpga_mem_memdep_atax1\|lsu_pipelined_write:pipelined_write\|hld_fifo:nop_fifo\|acl_latency_one_ram_fifo:llram.acl_latency_one_ram_fifo_inst\|altdpram:gen_mlab.gen_mlab_reg.altdpram_component " "Elaborating entity \"altdpram\" for hierarchy \"atax:atax_inst\|atax_internal:atax_internal_inst\|atax_function_wrapper:atax_internal\|atax_function:theatax_function\|atax_bb_B5:thebb_atax_B5\|atax_bb_B5_stall_region:thebb_atax_B5_stall_region\|atax_i_llvm_fpga_mem_memdep_0:thei_llvm_fpga_mem_memdep_atax33\|lsu_top:thei_llvm_fpga_mem_memdep_atax1\|lsu_pipelined_write:pipelined_write\|hld_fifo:nop_fifo\|acl_latency_one_ram_fifo:llram.acl_latency_one_ram_fifo_inst\|altdpram:gen_mlab.gen_mlab_reg.altdpram_component\"" {  } { { "db/ip/atax/submodules/acl_latency_one_ram_fifo.sv" "gen_mlab.gen_mlab_reg.altdpram_component" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/atax/test-fpga.prj/quartus/db/ip/atax/submodules/acl_latency_one_ram_fifo.sv" 518 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686672380728 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "atax:atax_inst\|atax_internal:atax_internal_inst\|atax_function_wrapper:atax_internal\|atax_function:theatax_function\|atax_bb_B5:thebb_atax_B5\|atax_bb_B5_stall_region:thebb_atax_B5_stall_region\|atax_i_llvm_fpga_mem_memdep_0:thei_llvm_fpga_mem_memdep_atax33\|lsu_top:thei_llvm_fpga_mem_memdep_atax1\|lsu_pipelined_write:pipelined_write\|hld_fifo:nop_fifo\|acl_latency_one_ram_fifo:llram.acl_latency_one_ram_fifo_inst\|altdpram:gen_mlab.gen_mlab_reg.altdpram_component " "Elaborated megafunction instantiation \"atax:atax_inst\|atax_internal:atax_internal_inst\|atax_function_wrapper:atax_internal\|atax_function:theatax_function\|atax_bb_B5:thebb_atax_B5\|atax_bb_B5_stall_region:thebb_atax_B5_stall_region\|atax_i_llvm_fpga_mem_memdep_0:thei_llvm_fpga_mem_memdep_atax33\|lsu_top:thei_llvm_fpga_mem_memdep_atax1\|lsu_pipelined_write:pipelined_write\|hld_fifo:nop_fifo\|acl_latency_one_ram_fifo:llram.acl_latency_one_ram_fifo_inst\|altdpram:gen_mlab.gen_mlab_reg.altdpram_component\"" {  } { { "db/ip/atax/submodules/acl_latency_one_ram_fifo.sv" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/atax/test-fpga.prj/quartus/db/ip/atax/submodules/acl_latency_one_ram_fifo.sv" 518 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686672380745 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "atax:atax_inst\|atax_internal:atax_internal_inst\|atax_function_wrapper:atax_internal\|atax_function:theatax_function\|atax_bb_B5:thebb_atax_B5\|atax_bb_B5_stall_region:thebb_atax_B5_stall_region\|atax_i_llvm_fpga_mem_memdep_0:thei_llvm_fpga_mem_memdep_atax33\|lsu_top:thei_llvm_fpga_mem_memdep_atax1\|lsu_pipelined_write:pipelined_write\|hld_fifo:nop_fifo\|acl_latency_one_ram_fifo:llram.acl_latency_one_ram_fifo_inst\|altdpram:gen_mlab.gen_mlab_reg.altdpram_component " "Instantiated megafunction \"atax:atax_inst\|atax_internal:atax_internal_inst\|atax_function_wrapper:atax_internal\|atax_function:theatax_function\|atax_bb_B5:thebb_atax_B5\|atax_bb_B5_stall_region:thebb_atax_B5_stall_region\|atax_i_llvm_fpga_mem_memdep_0:thei_llvm_fpga_mem_memdep_atax33\|lsu_top:thei_llvm_fpga_mem_memdep_atax1\|lsu_pipelined_write:pipelined_write\|hld_fifo:nop_fifo\|acl_latency_one_ram_fifo:llram.acl_latency_one_ram_fifo_inst\|altdpram:gen_mlab.gen_mlab_reg.altdpram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "indata_aclr OFF " "Parameter \"indata_aclr\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1686672380745 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "indata_reg INCLOCK " "Parameter \"indata_reg\" = \"INCLOCK\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1686672380745 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Stratix 10 " "Parameter \"intended_device_family\" = \"Stratix 10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1686672380745 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altdpram " "Parameter \"lpm_type\" = \"altdpram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1686672380745 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type MLAB " "Parameter \"ram_block_type\" = \"MLAB\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1686672380745 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr OFF " "Parameter \"outdata_aclr\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1686672380745 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_sclr OFF " "Parameter \"outdata_sclr\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1686672380745 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg UNREGISTERED " "Parameter \"outdata_reg\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1686672380745 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdaddress_aclr OFF " "Parameter \"rdaddress_aclr\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1686672380745 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdaddress_reg UNREGISTERED " "Parameter \"rdaddress_reg\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1686672380745 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdcontrol_aclr OFF " "Parameter \"rdcontrol_aclr\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1686672380745 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdcontrol_reg UNREGISTERED " "Parameter \"rdcontrol_reg\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1686672380745 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1686672380745 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width 1 " "Parameter \"width\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1686672380745 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad 5 " "Parameter \"widthad\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1686672380745 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena 1 " "Parameter \"width_byteena\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1686672380745 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wraddress_aclr OFF " "Parameter \"wraddress_aclr\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1686672380745 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wraddress_reg INCLOCK " "Parameter \"wraddress_reg\" = \"INCLOCK\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1686672380745 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrcontrol_aclr OFF " "Parameter \"wrcontrol_aclr\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1686672380745 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrcontrol_reg INCLOCK " "Parameter \"wrcontrol_reg\" = \"INCLOCK\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1686672380745 ""}  } { { "db/ip/atax/submodules/acl_latency_one_ram_fifo.sv" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/atax/test-fpga.prj/quartus/db/ip/atax/submodules/acl_latency_one_ram_fifo.sv" 518 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1686672380745 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/dpram_g432.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/dpram_g432.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 dpram_g432 " "Found entity 1: dpram_g432" {  } { { "db/dpram_g432.tdf" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/atax/test-fpga.prj/quartus/db/dpram_g432.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686672380799 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686672380799 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dpram_g432 atax:atax_inst\|atax_internal:atax_internal_inst\|atax_function_wrapper:atax_internal\|atax_function:theatax_function\|atax_bb_B5:thebb_atax_B5\|atax_bb_B5_stall_region:thebb_atax_B5_stall_region\|atax_i_llvm_fpga_mem_memdep_0:thei_llvm_fpga_mem_memdep_atax33\|lsu_top:thei_llvm_fpga_mem_memdep_atax1\|lsu_pipelined_write:pipelined_write\|hld_fifo:nop_fifo\|acl_latency_one_ram_fifo:llram.acl_latency_one_ram_fifo_inst\|altdpram:gen_mlab.gen_mlab_reg.altdpram_component\|dpram_g432:auto_generated " "Elaborating entity \"dpram_g432\" for hierarchy \"atax:atax_inst\|atax_internal:atax_internal_inst\|atax_function_wrapper:atax_internal\|atax_function:theatax_function\|atax_bb_B5:thebb_atax_B5\|atax_bb_B5_stall_region:thebb_atax_B5_stall_region\|atax_i_llvm_fpga_mem_memdep_0:thei_llvm_fpga_mem_memdep_atax33\|lsu_top:thei_llvm_fpga_mem_memdep_atax1\|lsu_pipelined_write:pipelined_write\|hld_fifo:nop_fifo\|acl_latency_one_ram_fifo:llram.acl_latency_one_ram_fifo_inst\|altdpram:gen_mlab.gen_mlab_reg.altdpram_component\|dpram_g432:auto_generated\"" {  } { { "altdpram.tdf" "auto_generated" { Text "f:/quartus/quartus/libraries/megafunctions/altdpram.tdf" 203 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686672380801 ""}
{ "Warning" "WTDFX_UNREFERENCED_NODE" "outclock " "Variable or input pin \"outclock\" is defined but never used." {  } { { "db/dpram_g432.tdf" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/atax/test-fpga.prj/quartus/db/dpram_g432.tdf" 30 2 0 } } { "altdpram.tdf" "" { Text "f:/quartus/quartus/libraries/megafunctions/altdpram.tdf" 203 3 0 } } { "db/ip/atax/submodules/acl_latency_one_ram_fifo.sv" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/atax/test-fpga.prj/quartus/db/ip/atax/submodules/acl_latency_one_ram_fifo.sv" 518 0 0 } } { "db/ip/atax/submodules/hld_fifo.sv" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/atax/test-fpga.prj/quartus/db/ip/atax/submodules/hld_fifo.sv" 767 0 0 } } { "db/ip/atax/submodules/lsu_pipelined.v" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/atax/test-fpga.prj/quartus/db/ip/atax/submodules/lsu_pipelined.v" 838 0 0 } } { "db/ip/atax/submodules/lsu_top.v" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/atax/test-fpga.prj/quartus/db/ip/atax/submodules/lsu_top.v" 915 0 0 } } { "db/ip/atax/submodules/atax_i_llvm_fpga_mem_memdep_0.sv" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/atax/test-fpga.prj/quartus/db/ip/atax/submodules/atax_i_llvm_fpga_mem_memdep_0.sv" 231 0 0 } } { "db/ip/atax/submodules/atax_bb_b5_stall_region.sv" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/atax/test-fpga.prj/quartus/db/ip/atax/submodules/atax_bb_b5_stall_region.sv" 2137 0 0 } } { "db/ip/atax/submodules/atax_bb_b5.sv" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/atax/test-fpga.prj/quartus/db/ip/atax/submodules/atax_bb_b5.sv" 259 0 0 } } { "db/ip/atax/submodules/atax_function.sv" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/atax/test-fpga.prj/quartus/db/ip/atax/submodules/atax_function.sv" 555 0 0 } } { "db/ip/atax/submodules/atax_function_wrapper.sv" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/atax/test-fpga.prj/quartus/db/ip/atax/submodules/atax_function_wrapper.sv" 305 0 0 } } { "db/ip/atax/submodules/atax_internal.v" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/atax/test-fpga.prj/quartus/db/ip/atax/submodules/atax_internal.v" 156 0 0 } } { "db/ip/atax/atax.v" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/atax/test-fpga.prj/quartus/db/ip/atax/atax.v" 42 0 0 } } { "quartus_compile.sv" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/atax/test-fpga.prj/quartus/quartus_compile.sv" 81 0 0 } }  } 0 287013 "Variable or input pin \"%1!s!\" is defined but never used." 0 0 "Analysis & Synthesis" 0 -1 1686672380802 "|quartus_compile|atax:atax_inst|atax_internal:atax_internal_inst|atax_function_wrapper:atax_internal|atax_function:theatax_function|atax_bb_B5:thebb_atax_B5|atax_bb_B5_stall_region:thebb_atax_B5_stall_region|atax_i_llvm_fpga_mem_memdep_0:thei_llvm_fpga_mem_memdep_atax33|lsu_top:thei_llvm_fpga_mem_memdep_atax1|lsu_pipelined_write:pipelined_write|hld_fifo:nop_fifo|acl_latency_one_ram_fifo:llram.acl_latency_one_ram_fifo_inst|altdpram:gen_mlab.gen_mlab_reg.altdpram_component|dpram_g432:auto_generated"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "acl_lfsr atax:atax_inst\|atax_internal:atax_internal_inst\|atax_function_wrapper:atax_internal\|atax_function:theatax_function\|atax_bb_B5:thebb_atax_B5\|atax_bb_B5_stall_region:thebb_atax_B5_stall_region\|atax_i_llvm_fpga_mem_memdep_0:thei_llvm_fpga_mem_memdep_atax33\|lsu_top:thei_llvm_fpga_mem_memdep_atax1\|lsu_pipelined_write:pipelined_write\|hld_fifo:nop_fifo\|acl_latency_one_ram_fifo:llram.acl_latency_one_ram_fifo_inst\|acl_lfsr:m20k_wraddr_inst " "Elaborating entity \"acl_lfsr\" for hierarchy \"atax:atax_inst\|atax_internal:atax_internal_inst\|atax_function_wrapper:atax_internal\|atax_function:theatax_function\|atax_bb_B5:thebb_atax_B5\|atax_bb_B5_stall_region:thebb_atax_B5_stall_region\|atax_i_llvm_fpga_mem_memdep_0:thei_llvm_fpga_mem_memdep_atax33\|lsu_top:thei_llvm_fpga_mem_memdep_atax1\|lsu_pipelined_write:pipelined_write\|hld_fifo:nop_fifo\|acl_latency_one_ram_fifo:llram.acl_latency_one_ram_fifo_inst\|acl_lfsr:m20k_wraddr_inst\"" {  } { { "db/ip/atax/submodules/acl_latency_one_ram_fifo.sv" "m20k_wraddr_inst" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/atax/test-fpga.prj/quartus/db/ip/atax/submodules/acl_latency_one_ram_fifo.sv" 757 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686672380818 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fibonacci_lfsr atax:atax_inst\|atax_internal:atax_internal_inst\|atax_function_wrapper:atax_internal\|atax_function:theatax_function\|atax_bb_B5:thebb_atax_B5\|atax_bb_B5_stall_region:thebb_atax_B5_stall_region\|atax_i_llvm_fpga_mem_memdep_0:thei_llvm_fpga_mem_memdep_atax33\|lsu_top:thei_llvm_fpga_mem_memdep_atax1\|lsu_pipelined_write:pipelined_write\|hld_fifo:nop_fifo\|acl_latency_one_ram_fifo:llram.acl_latency_one_ram_fifo_inst\|acl_lfsr:m20k_wraddr_inst\|fibonacci_lfsr:lfsr_inst " "Elaborating entity \"fibonacci_lfsr\" for hierarchy \"atax:atax_inst\|atax_internal:atax_internal_inst\|atax_function_wrapper:atax_internal\|atax_function:theatax_function\|atax_bb_B5:thebb_atax_B5\|atax_bb_B5_stall_region:thebb_atax_B5_stall_region\|atax_i_llvm_fpga_mem_memdep_0:thei_llvm_fpga_mem_memdep_atax33\|lsu_top:thei_llvm_fpga_mem_memdep_atax1\|lsu_pipelined_write:pipelined_write\|hld_fifo:nop_fifo\|acl_latency_one_ram_fifo:llram.acl_latency_one_ram_fifo_inst\|acl_lfsr:m20k_wraddr_inst\|fibonacci_lfsr:lfsr_inst\"" {  } { { "db/ip/atax/submodules/acl_lfsr.sv" "lfsr_inst" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/atax/test-fpga.prj/quartus/db/ip/atax/submodules/acl_lfsr.sv" 85 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686672380837 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "acl_tessellated_incr_decr_threshold atax:atax_inst\|atax_internal:atax_internal_inst\|atax_function_wrapper:atax_internal\|atax_function:theatax_function\|atax_bb_B5:thebb_atax_B5\|atax_bb_B5_stall_region:thebb_atax_B5_stall_region\|atax_i_llvm_fpga_mem_memdep_0:thei_llvm_fpga_mem_memdep_atax33\|lsu_top:thei_llvm_fpga_mem_memdep_atax1\|lsu_pipelined_write:pipelined_write\|hld_fifo:nop_fifo\|acl_latency_one_ram_fifo:llram.acl_latency_one_ram_fifo_inst\|acl_tessellated_incr_decr_threshold:gen_occ_gte_three_E.occ_gte_three_inst " "Elaborating entity \"acl_tessellated_incr_decr_threshold\" for hierarchy \"atax:atax_inst\|atax_internal:atax_internal_inst\|atax_function_wrapper:atax_internal\|atax_function:theatax_function\|atax_bb_B5:thebb_atax_B5\|atax_bb_B5_stall_region:thebb_atax_B5_stall_region\|atax_i_llvm_fpga_mem_memdep_0:thei_llvm_fpga_mem_memdep_atax33\|lsu_top:thei_llvm_fpga_mem_memdep_atax1\|lsu_pipelined_write:pipelined_write\|hld_fifo:nop_fifo\|acl_latency_one_ram_fifo:llram.acl_latency_one_ram_fifo_inst\|acl_tessellated_incr_decr_threshold:gen_occ_gte_three_E.occ_gte_three_inst\"" {  } { { "db/ip/atax/submodules/acl_latency_one_ram_fifo.sv" "gen_occ_gte_three_E.occ_gte_three_inst" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/atax/test-fpga.prj/quartus/db/ip/atax/submodules/acl_latency_one_ram_fifo.sv" 904 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686672380862 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "64 32 acl_tessellated_incr_decr_threshold.sv(107) " "Verilog HDL assignment warning at acl_tessellated_incr_decr_threshold.sv(107): truncated value with size 64 to match size of target (32)" {  } { { "db/ip/atax/submodules/acl_tessellated_incr_decr_threshold.sv" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/atax/test-fpga.prj/quartus/db/ip/atax/submodules/acl_tessellated_incr_decr_threshold.sv" 107 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1686672380863 "|quartus_compile|atax:atax_inst|atax_internal:atax_internal_inst|atax_function_wrapper:atax_internal|atax_function:theatax_function|atax_bb_B5:thebb_atax_B5|atax_bb_B5_stall_region:thebb_atax_B5_stall_region|atax_i_llvm_fpga_mem_memdep_0:thei_llvm_fpga_mem_memdep_atax33|lsu_top:thei_llvm_fpga_mem_memdep_atax1|lsu_pipelined_write:pipelined_write|hld_fifo:nop_fifo|acl_latency_one_ram_fifo:llram.acl_latency_one_ram_fifo_inst|acl_tessellated_incr_decr_threshold:gen_occ_gte_three_E.occ_gte_three_inst"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "acl_tessellated_incr_decr_threshold atax:atax_inst\|atax_internal:atax_internal_inst\|atax_function_wrapper:atax_internal\|atax_function:theatax_function\|atax_bb_B5:thebb_atax_B5\|atax_bb_B5_stall_region:thebb_atax_B5_stall_region\|atax_i_llvm_fpga_mem_memdep_0:thei_llvm_fpga_mem_memdep_atax33\|lsu_top:thei_llvm_fpga_mem_memdep_atax1\|lsu_pipelined_write:pipelined_write\|hld_fifo:nop_fifo\|acl_latency_one_ram_fifo:llram.acl_latency_one_ram_fifo_inst\|acl_tessellated_incr_decr_threshold:gen_real_stall_out.stall_out_inst " "Elaborating entity \"acl_tessellated_incr_decr_threshold\" for hierarchy \"atax:atax_inst\|atax_internal:atax_internal_inst\|atax_function_wrapper:atax_internal\|atax_function:theatax_function\|atax_bb_B5:thebb_atax_B5\|atax_bb_B5_stall_region:thebb_atax_B5_stall_region\|atax_i_llvm_fpga_mem_memdep_0:thei_llvm_fpga_mem_memdep_atax33\|lsu_top:thei_llvm_fpga_mem_memdep_atax1\|lsu_pipelined_write:pipelined_write\|hld_fifo:nop_fifo\|acl_latency_one_ram_fifo:llram.acl_latency_one_ram_fifo_inst\|acl_tessellated_incr_decr_threshold:gen_real_stall_out.stall_out_inst\"" {  } { { "db/ip/atax/submodules/acl_latency_one_ram_fifo.sv" "gen_real_stall_out.stall_out_inst" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/atax/test-fpga.prj/quartus/db/ip/atax/submodules/acl_latency_one_ram_fifo.sv" 1090 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686672380885 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "64 32 acl_tessellated_incr_decr_threshold.sv(107) " "Verilog HDL assignment warning at acl_tessellated_incr_decr_threshold.sv(107): truncated value with size 64 to match size of target (32)" {  } { { "db/ip/atax/submodules/acl_tessellated_incr_decr_threshold.sv" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/atax/test-fpga.prj/quartus/db/ip/atax/submodules/acl_tessellated_incr_decr_threshold.sv" 107 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1686672380885 "|quartus_compile|atax:atax_inst|atax_internal:atax_internal_inst|atax_function_wrapper:atax_internal|atax_function:theatax_function|atax_bb_B5:thebb_atax_B5|atax_bb_B5_stall_region:thebb_atax_B5_stall_region|atax_i_llvm_fpga_mem_memdep_0:thei_llvm_fpga_mem_memdep_atax33|lsu_top:thei_llvm_fpga_mem_memdep_atax1|lsu_pipelined_write:pipelined_write|hld_fifo:nop_fifo|acl_latency_one_ram_fifo:llram.acl_latency_one_ram_fifo_inst|acl_tessellated_incr_decr_threshold:gen_real_stall_out.stall_out_inst"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hld_fifo atax:atax_inst\|atax_internal:atax_internal_inst\|atax_function_wrapper:atax_internal\|atax_function:theatax_function\|atax_bb_B5:thebb_atax_B5\|atax_bb_B5_stall_region:thebb_atax_B5_stall_region\|atax_i_llvm_fpga_mem_memdep_0:thei_llvm_fpga_mem_memdep_atax33\|lsu_top:thei_llvm_fpga_mem_memdep_atax1\|lsu_pipelined_write:pipelined_write\|hld_fifo:data_fifo " "Elaborating entity \"hld_fifo\" for hierarchy \"atax:atax_inst\|atax_internal:atax_internal_inst\|atax_function_wrapper:atax_internal\|atax_function:theatax_function\|atax_bb_B5:thebb_atax_B5\|atax_bb_B5_stall_region:thebb_atax_B5_stall_region\|atax_i_llvm_fpga_mem_memdep_0:thei_llvm_fpga_mem_memdep_atax33\|lsu_top:thei_llvm_fpga_mem_memdep_atax1\|lsu_pipelined_write:pipelined_write\|hld_fifo:data_fifo\"" {  } { { "db/ip/atax/submodules/lsu_pipelined.v" "data_fifo" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/atax/test-fpga.prj/quartus/db/ip/atax/submodules/lsu_pipelined.v" 900 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686672380906 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 hld_fifo.sv(514) " "Verilog HDL assignment warning at hld_fifo.sv(514): truncated value with size 32 to match size of target (1)" {  } { { "db/ip/atax/submodules/hld_fifo.sv" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/atax/test-fpga.prj/quartus/db/ip/atax/submodules/hld_fifo.sv" 514 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1686672380908 "|quartus_compile|atax:atax_inst|atax_internal:atax_internal_inst|atax_function_wrapper:atax_internal|atax_function:theatax_function|atax_bb_B5:thebb_atax_B5|atax_bb_B5_stall_region:thebb_atax_B5_stall_region|atax_i_llvm_fpga_mem_memdep_0:thei_llvm_fpga_mem_memdep_atax33|lsu_top:thei_llvm_fpga_mem_memdep_atax1|lsu_pipelined_write:pipelined_write|hld_fifo:data_fifo"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "acl_mid_speed_fifo atax:atax_inst\|atax_internal:atax_internal_inst\|atax_function_wrapper:atax_internal\|atax_function:theatax_function\|atax_bb_B5:thebb_atax_B5\|atax_bb_B5_stall_region:thebb_atax_B5_stall_region\|atax_i_llvm_fpga_mem_memdep_0:thei_llvm_fpga_mem_memdep_atax33\|lsu_top:thei_llvm_fpga_mem_memdep_atax1\|lsu_pipelined_write:pipelined_write\|hld_fifo:data_fifo\|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst " "Elaborating entity \"acl_mid_speed_fifo\" for hierarchy \"atax:atax_inst\|atax_internal:atax_internal_inst\|atax_function_wrapper:atax_internal\|atax_function:theatax_function\|atax_bb_B5:thebb_atax_B5\|atax_bb_B5_stall_region:thebb_atax_B5_stall_region\|atax_i_llvm_fpga_mem_memdep_0:thei_llvm_fpga_mem_memdep_atax33\|lsu_top:thei_llvm_fpga_mem_memdep_atax1\|lsu_pipelined_write:pipelined_write\|hld_fifo:data_fifo\|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst\"" {  } { { "db/ip/atax/submodules/hld_fifo.sv" "ms.acl_mid_speed_fifo_inst" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/atax/test-fpga.prj/quartus/db/ip/atax/submodules/hld_fifo.sv" 894 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686672380926 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 acl_mid_speed_fifo.sv(174) " "Verilog HDL assignment warning at acl_mid_speed_fifo.sv(174): truncated value with size 32 to match size of target (1)" {  } { { "db/ip/atax/submodules/acl_mid_speed_fifo.sv" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/atax/test-fpga.prj/quartus/db/ip/atax/submodules/acl_mid_speed_fifo.sv" 174 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1686672380927 "|quartus_compile|atax:atax_inst|atax_internal:atax_internal_inst|atax_function_wrapper:atax_internal|atax_function:theatax_function|atax_bb_B5:thebb_atax_B5|atax_bb_B5_stall_region:thebb_atax_B5_stall_region|atax_i_llvm_fpga_mem_memdep_0:thei_llvm_fpga_mem_memdep_atax33|lsu_top:thei_llvm_fpga_mem_memdep_atax1|lsu_pipelined_write:pipelined_write|hld_fifo:data_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altdpram atax:atax_inst\|atax_internal:atax_internal_inst\|atax_function_wrapper:atax_internal\|atax_function:theatax_function\|atax_bb_B5:thebb_atax_B5\|atax_bb_B5_stall_region:thebb_atax_B5_stall_region\|atax_i_llvm_fpga_mem_memdep_0:thei_llvm_fpga_mem_memdep_atax33\|lsu_top:thei_llvm_fpga_mem_memdep_atax1\|lsu_pipelined_write:pipelined_write\|hld_fifo:data_fifo\|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst\|altdpram:gen_ram.gen_mlab.altdpram_component " "Elaborating entity \"altdpram\" for hierarchy \"atax:atax_inst\|atax_internal:atax_internal_inst\|atax_function_wrapper:atax_internal\|atax_function:theatax_function\|atax_bb_B5:thebb_atax_B5\|atax_bb_B5_stall_region:thebb_atax_B5_stall_region\|atax_i_llvm_fpga_mem_memdep_0:thei_llvm_fpga_mem_memdep_atax33\|lsu_top:thei_llvm_fpga_mem_memdep_atax1\|lsu_pipelined_write:pipelined_write\|hld_fifo:data_fifo\|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst\|altdpram:gen_ram.gen_mlab.altdpram_component\"" {  } { { "db/ip/atax/submodules/acl_mid_speed_fifo.sv" "gen_ram.gen_mlab.altdpram_component" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/atax/test-fpga.prj/quartus/db/ip/atax/submodules/acl_mid_speed_fifo.sv" 433 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686672381001 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "atax:atax_inst\|atax_internal:atax_internal_inst\|atax_function_wrapper:atax_internal\|atax_function:theatax_function\|atax_bb_B5:thebb_atax_B5\|atax_bb_B5_stall_region:thebb_atax_B5_stall_region\|atax_i_llvm_fpga_mem_memdep_0:thei_llvm_fpga_mem_memdep_atax33\|lsu_top:thei_llvm_fpga_mem_memdep_atax1\|lsu_pipelined_write:pipelined_write\|hld_fifo:data_fifo\|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst\|altdpram:gen_ram.gen_mlab.altdpram_component " "Elaborated megafunction instantiation \"atax:atax_inst\|atax_internal:atax_internal_inst\|atax_function_wrapper:atax_internal\|atax_function:theatax_function\|atax_bb_B5:thebb_atax_B5\|atax_bb_B5_stall_region:thebb_atax_B5_stall_region\|atax_i_llvm_fpga_mem_memdep_0:thei_llvm_fpga_mem_memdep_atax33\|lsu_top:thei_llvm_fpga_mem_memdep_atax1\|lsu_pipelined_write:pipelined_write\|hld_fifo:data_fifo\|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst\|altdpram:gen_ram.gen_mlab.altdpram_component\"" {  } { { "db/ip/atax/submodules/acl_mid_speed_fifo.sv" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/atax/test-fpga.prj/quartus/db/ip/atax/submodules/acl_mid_speed_fifo.sv" 433 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686672381029 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "atax:atax_inst\|atax_internal:atax_internal_inst\|atax_function_wrapper:atax_internal\|atax_function:theatax_function\|atax_bb_B5:thebb_atax_B5\|atax_bb_B5_stall_region:thebb_atax_B5_stall_region\|atax_i_llvm_fpga_mem_memdep_0:thei_llvm_fpga_mem_memdep_atax33\|lsu_top:thei_llvm_fpga_mem_memdep_atax1\|lsu_pipelined_write:pipelined_write\|hld_fifo:data_fifo\|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst\|altdpram:gen_ram.gen_mlab.altdpram_component " "Instantiated megafunction \"atax:atax_inst\|atax_internal:atax_internal_inst\|atax_function_wrapper:atax_internal\|atax_function:theatax_function\|atax_bb_B5:thebb_atax_B5\|atax_bb_B5_stall_region:thebb_atax_B5_stall_region\|atax_i_llvm_fpga_mem_memdep_0:thei_llvm_fpga_mem_memdep_atax33\|lsu_top:thei_llvm_fpga_mem_memdep_atax1\|lsu_pipelined_write:pipelined_write\|hld_fifo:data_fifo\|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst\|altdpram:gen_ram.gen_mlab.altdpram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "indata_aclr OFF " "Parameter \"indata_aclr\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1686672381030 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "indata_reg INCLOCK " "Parameter \"indata_reg\" = \"INCLOCK\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1686672381030 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Stratix 10 " "Parameter \"intended_device_family\" = \"Stratix 10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1686672381030 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altdpram " "Parameter \"lpm_type\" = \"altdpram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1686672381030 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type MLAB " "Parameter \"ram_block_type\" = \"MLAB\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1686672381030 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr OFF " "Parameter \"outdata_aclr\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1686672381030 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_sclr OFF " "Parameter \"outdata_sclr\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1686672381030 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg OUTCLOCK " "Parameter \"outdata_reg\" = \"OUTCLOCK\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1686672381030 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdaddress_aclr OFF " "Parameter \"rdaddress_aclr\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1686672381030 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdaddress_reg UNREGISTERED " "Parameter \"rdaddress_reg\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1686672381030 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdcontrol_aclr OFF " "Parameter \"rdcontrol_aclr\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1686672381030 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdcontrol_reg UNREGISTERED " "Parameter \"rdcontrol_reg\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1686672381030 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1686672381030 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width 64 " "Parameter \"width\" = \"64\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1686672381030 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad 5 " "Parameter \"widthad\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1686672381030 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena 1 " "Parameter \"width_byteena\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1686672381030 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wraddress_aclr OFF " "Parameter \"wraddress_aclr\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1686672381030 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wraddress_reg INCLOCK " "Parameter \"wraddress_reg\" = \"INCLOCK\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1686672381030 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrcontrol_aclr OFF " "Parameter \"wrcontrol_aclr\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1686672381030 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrcontrol_reg INCLOCK " "Parameter \"wrcontrol_reg\" = \"INCLOCK\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1686672381030 ""}  } { { "db/ip/atax/submodules/acl_mid_speed_fifo.sv" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/atax/test-fpga.prj/quartus/db/ip/atax/submodules/acl_mid_speed_fifo.sv" 433 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1686672381030 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/dpram_jr32.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/dpram_jr32.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 dpram_jr32 " "Found entity 1: dpram_jr32" {  } { { "db/dpram_jr32.tdf" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/atax/test-fpga.prj/quartus/db/dpram_jr32.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686672381087 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686672381087 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dpram_jr32 atax:atax_inst\|atax_internal:atax_internal_inst\|atax_function_wrapper:atax_internal\|atax_function:theatax_function\|atax_bb_B5:thebb_atax_B5\|atax_bb_B5_stall_region:thebb_atax_B5_stall_region\|atax_i_llvm_fpga_mem_memdep_0:thei_llvm_fpga_mem_memdep_atax33\|lsu_top:thei_llvm_fpga_mem_memdep_atax1\|lsu_pipelined_write:pipelined_write\|hld_fifo:data_fifo\|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst\|altdpram:gen_ram.gen_mlab.altdpram_component\|dpram_jr32:auto_generated " "Elaborating entity \"dpram_jr32\" for hierarchy \"atax:atax_inst\|atax_internal:atax_internal_inst\|atax_function_wrapper:atax_internal\|atax_function:theatax_function\|atax_bb_B5:thebb_atax_B5\|atax_bb_B5_stall_region:thebb_atax_B5_stall_region\|atax_i_llvm_fpga_mem_memdep_0:thei_llvm_fpga_mem_memdep_atax33\|lsu_top:thei_llvm_fpga_mem_memdep_atax1\|lsu_pipelined_write:pipelined_write\|hld_fifo:data_fifo\|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst\|altdpram:gen_ram.gen_mlab.altdpram_component\|dpram_jr32:auto_generated\"" {  } { { "altdpram.tdf" "auto_generated" { Text "f:/quartus/quartus/libraries/megafunctions/altdpram.tdf" 203 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686672381090 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "acl_tessellated_incr_decr_threshold atax:atax_inst\|atax_internal:atax_internal_inst\|atax_function_wrapper:atax_internal\|atax_function:theatax_function\|atax_bb_B5:thebb_atax_B5\|atax_bb_B5_stall_region:thebb_atax_B5_stall_region\|atax_i_llvm_fpga_mem_memdep_0:thei_llvm_fpga_mem_memdep_atax33\|lsu_top:thei_llvm_fpga_mem_memdep_atax1\|lsu_pipelined_write:pipelined_write\|hld_fifo:data_fifo\|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst\|acl_tessellated_incr_decr_threshold:addr_match_inst " "Elaborating entity \"acl_tessellated_incr_decr_threshold\" for hierarchy \"atax:atax_inst\|atax_internal:atax_internal_inst\|atax_function_wrapper:atax_internal\|atax_function:theatax_function\|atax_bb_B5:thebb_atax_B5\|atax_bb_B5_stall_region:thebb_atax_B5_stall_region\|atax_i_llvm_fpga_mem_memdep_0:thei_llvm_fpga_mem_memdep_atax33\|lsu_top:thei_llvm_fpga_mem_memdep_atax1\|lsu_pipelined_write:pipelined_write\|hld_fifo:data_fifo\|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst\|acl_tessellated_incr_decr_threshold:addr_match_inst\"" {  } { { "db/ip/atax/submodules/acl_mid_speed_fifo.sv" "addr_match_inst" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/atax/test-fpga.prj/quartus/db/ip/atax/submodules/acl_mid_speed_fifo.sv" 708 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686672381162 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "64 32 acl_tessellated_incr_decr_threshold.sv(107) " "Verilog HDL assignment warning at acl_tessellated_incr_decr_threshold.sv(107): truncated value with size 64 to match size of target (32)" {  } { { "db/ip/atax/submodules/acl_tessellated_incr_decr_threshold.sv" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/atax/test-fpga.prj/quartus/db/ip/atax/submodules/acl_tessellated_incr_decr_threshold.sv" 107 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1686672381163 "|quartus_compile|atax:atax_inst|atax_internal:atax_internal_inst|atax_function_wrapper:atax_internal|atax_function:theatax_function|atax_bb_B5:thebb_atax_B5|atax_bb_B5_stall_region:thebb_atax_B5_stall_region|atax_i_llvm_fpga_mem_memdep_0:thei_llvm_fpga_mem_memdep_atax33|lsu_top:thei_llvm_fpga_mem_memdep_atax1|lsu_pipelined_write:pipelined_write|hld_fifo:data_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|acl_tessellated_incr_decr_threshold:addr_match_inst"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "atax_i_llvm_fpga_push_i1_lastiniteration_0 atax:atax_inst\|atax_internal:atax_internal_inst\|atax_function_wrapper:atax_internal\|atax_function:theatax_function\|atax_bb_B5:thebb_atax_B5\|atax_bb_B5_stall_region:thebb_atax_B5_stall_region\|atax_i_llvm_fpga_push_i1_lastiniteration_0:thei_llvm_fpga_push_i1_lastiniteration_atax9 " "Elaborating entity \"atax_i_llvm_fpga_push_i1_lastiniteration_0\" for hierarchy \"atax:atax_inst\|atax_internal:atax_internal_inst\|atax_function_wrapper:atax_internal\|atax_function:theatax_function\|atax_bb_B5:thebb_atax_B5\|atax_bb_B5_stall_region:thebb_atax_B5_stall_region\|atax_i_llvm_fpga_push_i1_lastiniteration_0:thei_llvm_fpga_push_i1_lastiniteration_atax9\"" {  } { { "db/ip/atax/submodules/atax_bb_b5_stall_region.sv" "thei_llvm_fpga_push_i1_lastiniteration_atax9" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/atax/test-fpga.prj/quartus/db/ip/atax/submodules/atax_bb_b5_stall_region.sv" 2350 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686672381192 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "acl_push atax:atax_inst\|atax_internal:atax_internal_inst\|atax_function_wrapper:atax_internal\|atax_function:theatax_function\|atax_bb_B5:thebb_atax_B5\|atax_bb_B5_stall_region:thebb_atax_B5_stall_region\|atax_i_llvm_fpga_push_i1_lastiniteration_0:thei_llvm_fpga_push_i1_lastiniteration_atax9\|acl_push:thei_llvm_fpga_push_i1_lastiniteration_atax1 " "Elaborating entity \"acl_push\" for hierarchy \"atax:atax_inst\|atax_internal:atax_internal_inst\|atax_function_wrapper:atax_internal\|atax_function:theatax_function\|atax_bb_B5:thebb_atax_B5\|atax_bb_B5_stall_region:thebb_atax_B5_stall_region\|atax_i_llvm_fpga_push_i1_lastiniteration_0:thei_llvm_fpga_push_i1_lastiniteration_atax9\|acl_push:thei_llvm_fpga_push_i1_lastiniteration_atax1\"" {  } { { "db/ip/atax/submodules/atax_i_llvm_fpga_push_i1_lastiniteration_0.sv" "thei_llvm_fpga_push_i1_lastiniteration_atax1" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/atax/test-fpga.prj/quartus/db/ip/atax/submodules/atax_i_llvm_fpga_push_i1_lastiniteration_0.sv" 123 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686672381210 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "acl_data_fifo atax:atax_inst\|atax_internal:atax_internal_inst\|atax_function_wrapper:atax_internal\|atax_function:theatax_function\|atax_bb_B5:thebb_atax_B5\|atax_bb_B5_stall_region:thebb_atax_B5_stall_region\|atax_i_llvm_fpga_push_i1_lastiniteration_0:thei_llvm_fpga_push_i1_lastiniteration_atax9\|acl_push:thei_llvm_fpga_push_i1_lastiniteration_atax1\|acl_data_fifo:fifo " "Elaborating entity \"acl_data_fifo\" for hierarchy \"atax:atax_inst\|atax_internal:atax_internal_inst\|atax_function_wrapper:atax_internal\|atax_function:theatax_function\|atax_bb_B5:thebb_atax_B5\|atax_bb_B5_stall_region:thebb_atax_B5_stall_region\|atax_i_llvm_fpga_push_i1_lastiniteration_0:thei_llvm_fpga_push_i1_lastiniteration_atax9\|acl_push:thei_llvm_fpga_push_i1_lastiniteration_atax1\|acl_data_fifo:fifo\"" {  } { { "db/ip/atax/submodules/acl_push.v" "fifo" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/atax/test-fpga.prj/quartus/db/ip/atax/submodules/acl_push.v" 288 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686672381222 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "acl_fifo atax:atax_inst\|atax_internal:atax_internal_inst\|atax_function_wrapper:atax_internal\|atax_function:theatax_function\|atax_bb_B5:thebb_atax_B5\|atax_bb_B5_stall_region:thebb_atax_B5_stall_region\|atax_i_llvm_fpga_push_i1_lastiniteration_0:thei_llvm_fpga_push_i1_lastiniteration_atax9\|acl_push:thei_llvm_fpga_push_i1_lastiniteration_atax1\|acl_data_fifo:fifo\|acl_fifo:fifo " "Elaborating entity \"acl_fifo\" for hierarchy \"atax:atax_inst\|atax_internal:atax_internal_inst\|atax_function_wrapper:atax_internal\|atax_function:theatax_function\|atax_bb_B5:thebb_atax_B5\|atax_bb_B5_stall_region:thebb_atax_B5_stall_region\|atax_i_llvm_fpga_push_i1_lastiniteration_0:thei_llvm_fpga_push_i1_lastiniteration_atax9\|acl_push:thei_llvm_fpga_push_i1_lastiniteration_atax1\|acl_data_fifo:fifo\|acl_fifo:fifo\"" {  } { { "db/ip/atax/submodules/acl_data_fifo.v" "fifo" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/atax/test-fpga.prj/quartus/db/ip/atax/submodules/acl_data_fifo.v" 136 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686672381235 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hld_fifo atax:atax_inst\|atax_internal:atax_internal_inst\|atax_function_wrapper:atax_internal\|atax_function:theatax_function\|atax_bb_B5:thebb_atax_B5\|atax_bb_B5_stall_region:thebb_atax_B5_stall_region\|atax_i_llvm_fpga_push_i1_lastiniteration_0:thei_llvm_fpga_push_i1_lastiniteration_atax9\|acl_push:thei_llvm_fpga_push_i1_lastiniteration_atax1\|acl_data_fifo:fifo\|acl_fifo:fifo\|hld_fifo:hld_fifo_inst " "Elaborating entity \"hld_fifo\" for hierarchy \"atax:atax_inst\|atax_internal:atax_internal_inst\|atax_function_wrapper:atax_internal\|atax_function:theatax_function\|atax_bb_B5:thebb_atax_B5\|atax_bb_B5_stall_region:thebb_atax_B5_stall_region\|atax_i_llvm_fpga_push_i1_lastiniteration_0:thei_llvm_fpga_push_i1_lastiniteration_atax9\|acl_push:thei_llvm_fpga_push_i1_lastiniteration_atax1\|acl_data_fifo:fifo\|acl_fifo:fifo\|hld_fifo:hld_fifo_inst\"" {  } { { "db/ip/atax/submodules/acl_fifo.v" "hld_fifo_inst" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/atax/test-fpga.prj/quartus/db/ip/atax/submodules/acl_fifo.v" 289 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686672381256 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 hld_fifo.sv(514) " "Verilog HDL assignment warning at hld_fifo.sv(514): truncated value with size 32 to match size of target (1)" {  } { { "db/ip/atax/submodules/hld_fifo.sv" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/atax/test-fpga.prj/quartus/db/ip/atax/submodules/hld_fifo.sv" 514 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1686672381258 "|quartus_compile|atax:atax_inst|atax_internal:atax_internal_inst|atax_function_wrapper:atax_internal|atax_function:theatax_function|atax_bb_B5:thebb_atax_B5|atax_bb_B5_stall_region:thebb_atax_B5_stall_region|atax_i_llvm_fpga_push_i1_lastiniteration_0:thei_llvm_fpga_push_i1_lastiniteration_atax9|acl_push:thei_llvm_fpga_push_i1_lastiniteration_atax1|acl_data_fifo:fifo|acl_fifo:fifo|hld_fifo:hld_fifo_inst"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "acl_mid_speed_fifo atax:atax_inst\|atax_internal:atax_internal_inst\|atax_function_wrapper:atax_internal\|atax_function:theatax_function\|atax_bb_B5:thebb_atax_B5\|atax_bb_B5_stall_region:thebb_atax_B5_stall_region\|atax_i_llvm_fpga_push_i1_lastiniteration_0:thei_llvm_fpga_push_i1_lastiniteration_atax9\|acl_push:thei_llvm_fpga_push_i1_lastiniteration_atax1\|acl_data_fifo:fifo\|acl_fifo:fifo\|hld_fifo:hld_fifo_inst\|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst " "Elaborating entity \"acl_mid_speed_fifo\" for hierarchy \"atax:atax_inst\|atax_internal:atax_internal_inst\|atax_function_wrapper:atax_internal\|atax_function:theatax_function\|atax_bb_B5:thebb_atax_B5\|atax_bb_B5_stall_region:thebb_atax_B5_stall_region\|atax_i_llvm_fpga_push_i1_lastiniteration_0:thei_llvm_fpga_push_i1_lastiniteration_atax9\|acl_push:thei_llvm_fpga_push_i1_lastiniteration_atax1\|acl_data_fifo:fifo\|acl_fifo:fifo\|hld_fifo:hld_fifo_inst\|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst\"" {  } { { "db/ip/atax/submodules/hld_fifo.sv" "ms.acl_mid_speed_fifo_inst" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/atax/test-fpga.prj/quartus/db/ip/atax/submodules/hld_fifo.sv" 894 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686672381271 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 acl_mid_speed_fifo.sv(174) " "Verilog HDL assignment warning at acl_mid_speed_fifo.sv(174): truncated value with size 32 to match size of target (1)" {  } { { "db/ip/atax/submodules/acl_mid_speed_fifo.sv" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/atax/test-fpga.prj/quartus/db/ip/atax/submodules/acl_mid_speed_fifo.sv" 174 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1686672381272 "|quartus_compile|atax:atax_inst|atax_internal:atax_internal_inst|atax_function_wrapper:atax_internal|atax_function:theatax_function|atax_bb_B5:thebb_atax_B5|atax_bb_B5_stall_region:thebb_atax_B5_stall_region|atax_i_llvm_fpga_push_i1_lastiniteration_0:thei_llvm_fpga_push_i1_lastiniteration_atax9|acl_push:thei_llvm_fpga_push_i1_lastiniteration_atax1|acl_data_fifo:fifo|acl_fifo:fifo|hld_fifo:hld_fifo_inst|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst"}
{ "Warning" "WCBX_ALTSYNCRAM_ALTSYNCRAM_MRAM_UNAVAILABLE" "" "Device family Cyclone V does not have M20K blocks -- using available memory blocks" {  } { { "db/ip/atax/submodules/acl_mid_speed_fifo.sv" "gen_ram.gen_m20k.altera_syncram" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/atax/test-fpga.prj/quartus/db/ip/atax/submodules/acl_mid_speed_fifo.sv" 497 0 0 } }  } 0 272007 "Warning message" 0 0 "Analysis & Synthesis" 0 -1 1686672381334 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_syncram atax:atax_inst\|atax_internal:atax_internal_inst\|atax_function_wrapper:atax_internal\|atax_function:theatax_function\|atax_bb_B5:thebb_atax_B5\|atax_bb_B5_stall_region:thebb_atax_B5_stall_region\|atax_i_llvm_fpga_push_i1_lastiniteration_0:thei_llvm_fpga_push_i1_lastiniteration_atax9\|acl_push:thei_llvm_fpga_push_i1_lastiniteration_atax1\|acl_data_fifo:fifo\|acl_fifo:fifo\|hld_fifo:hld_fifo_inst\|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst\|altera_syncram:gen_ram.gen_m20k.altera_syncram " "Elaborating entity \"altera_syncram\" for hierarchy \"atax:atax_inst\|atax_internal:atax_internal_inst\|atax_function_wrapper:atax_internal\|atax_function:theatax_function\|atax_bb_B5:thebb_atax_B5\|atax_bb_B5_stall_region:thebb_atax_B5_stall_region\|atax_i_llvm_fpga_push_i1_lastiniteration_0:thei_llvm_fpga_push_i1_lastiniteration_atax9\|acl_push:thei_llvm_fpga_push_i1_lastiniteration_atax1\|acl_data_fifo:fifo\|acl_fifo:fifo\|hld_fifo:hld_fifo_inst\|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst\|altera_syncram:gen_ram.gen_m20k.altera_syncram\"" {  } { { "db/ip/atax/submodules/acl_mid_speed_fifo.sv" "gen_ram.gen_m20k.altera_syncram" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/atax/test-fpga.prj/quartus/db/ip/atax/submodules/acl_mid_speed_fifo.sv" 497 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686672381340 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "atax:atax_inst\|atax_internal:atax_internal_inst\|atax_function_wrapper:atax_internal\|atax_function:theatax_function\|atax_bb_B5:thebb_atax_B5\|atax_bb_B5_stall_region:thebb_atax_B5_stall_region\|atax_i_llvm_fpga_push_i1_lastiniteration_0:thei_llvm_fpga_push_i1_lastiniteration_atax9\|acl_push:thei_llvm_fpga_push_i1_lastiniteration_atax1\|acl_data_fifo:fifo\|acl_fifo:fifo\|hld_fifo:hld_fifo_inst\|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst\|altera_syncram:gen_ram.gen_m20k.altera_syncram " "Elaborated megafunction instantiation \"atax:atax_inst\|atax_internal:atax_internal_inst\|atax_function_wrapper:atax_internal\|atax_function:theatax_function\|atax_bb_B5:thebb_atax_B5\|atax_bb_B5_stall_region:thebb_atax_B5_stall_region\|atax_i_llvm_fpga_push_i1_lastiniteration_0:thei_llvm_fpga_push_i1_lastiniteration_atax9\|acl_push:thei_llvm_fpga_push_i1_lastiniteration_atax1\|acl_data_fifo:fifo\|acl_fifo:fifo\|hld_fifo:hld_fifo_inst\|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst\|altera_syncram:gen_ram.gen_m20k.altera_syncram\"" {  } { { "db/ip/atax/submodules/acl_mid_speed_fifo.sv" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/atax/test-fpga.prj/quartus/db/ip/atax/submodules/acl_mid_speed_fifo.sv" 497 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686672381352 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "atax:atax_inst\|atax_internal:atax_internal_inst\|atax_function_wrapper:atax_internal\|atax_function:theatax_function\|atax_bb_B5:thebb_atax_B5\|atax_bb_B5_stall_region:thebb_atax_B5_stall_region\|atax_i_llvm_fpga_push_i1_lastiniteration_0:thei_llvm_fpga_push_i1_lastiniteration_atax9\|acl_push:thei_llvm_fpga_push_i1_lastiniteration_atax1\|acl_data_fifo:fifo\|acl_fifo:fifo\|hld_fifo:hld_fifo_inst\|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst\|altera_syncram:gen_ram.gen_m20k.altera_syncram " "Instantiated megafunction \"atax:atax_inst\|atax_internal:atax_internal_inst\|atax_function_wrapper:atax_internal\|atax_function:theatax_function\|atax_bb_B5:thebb_atax_B5\|atax_bb_B5_stall_region:thebb_atax_B5_stall_region\|atax_i_llvm_fpga_push_i1_lastiniteration_0:thei_llvm_fpga_push_i1_lastiniteration_atax9\|acl_push:thei_llvm_fpga_push_i1_lastiniteration_atax1\|acl_data_fifo:fifo\|acl_fifo:fifo\|hld_fifo:hld_fifo_inst\|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst\|altera_syncram:gen_ram.gen_m20k.altera_syncram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 128 " "Parameter \"numwords_a\" = \"128\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1686672381352 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 128 " "Parameter \"numwords_b\" = \"128\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1686672381352 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_b CLEAR1 " "Parameter \"address_aclr_b\" = \"CLEAR1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1686672381352 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK1 " "Parameter \"address_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1686672381352 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1686672381352 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_b BYPASS " "Parameter \"clock_enable_input_b\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1686672381352 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_b NORMAL " "Parameter \"clock_enable_output_b\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1686672381352 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "enable_ecc FALSE " "Parameter \"enable_ecc\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1686672381352 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Stratix 10 " "Parameter \"intended_device_family\" = \"Stratix 10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1686672381352 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altera_syncram " "Parameter \"lpm_type\" = \"altera_syncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1686672381352 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode DUAL_PORT " "Parameter \"operation_mode\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1686672381352 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_b NONE " "Parameter \"outdata_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1686672381352 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_sclr_b NONE " "Parameter \"outdata_sclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1686672381352 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b CLOCK1 " "Parameter \"outdata_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1686672381352 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_uninitialized TRUE " "Parameter \"power_up_uninitialized\" = \"TRUE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1686672381352 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type M20K " "Parameter \"ram_block_type\" = \"M20K\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1686672381352 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1686672381352 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 7 " "Parameter \"widthad_a\" = \"7\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1686672381352 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 7 " "Parameter \"widthad_b\" = \"7\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1686672381352 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 1 " "Parameter \"width_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1686672381352 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 1 " "Parameter \"width_b\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1686672381352 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1686672381352 ""}  } { { "db/ip/atax/submodules/acl_mid_speed_fifo.sv" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/atax/test-fpga.prj/quartus/db/ip/atax/submodules/acl_mid_speed_fifo.sv" 497 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1686672381352 ""}
{ "Warning" "WTDFX_ASSERTION" "Device family Cyclone V does not have M20K blocks -- using available memory blocks " "Assertion warning: Device family Cyclone V does not have M20K blocks -- using available memory blocks" {  } { { "db/altera_syncram_8272.tdf" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/atax/test-fpga.prj/quartus/db/altera_syncram_8272.tdf" 52 2 0 } }  } 0 287001 "Assertion warning: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686672381436 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altera_syncram_8272.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altera_syncram_8272.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altera_syncram_8272 " "Found entity 1: altera_syncram_8272" {  } { { "db/altera_syncram_8272.tdf" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/atax/test-fpga.prj/quartus/db/altera_syncram_8272.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686672381437 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686672381437 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_syncram_8272 atax:atax_inst\|atax_internal:atax_internal_inst\|atax_function_wrapper:atax_internal\|atax_function:theatax_function\|atax_bb_B5:thebb_atax_B5\|atax_bb_B5_stall_region:thebb_atax_B5_stall_region\|atax_i_llvm_fpga_push_i1_lastiniteration_0:thei_llvm_fpga_push_i1_lastiniteration_atax9\|acl_push:thei_llvm_fpga_push_i1_lastiniteration_atax1\|acl_data_fifo:fifo\|acl_fifo:fifo\|hld_fifo:hld_fifo_inst\|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst\|altera_syncram:gen_ram.gen_m20k.altera_syncram\|altera_syncram_8272:auto_generated " "Elaborating entity \"altera_syncram_8272\" for hierarchy \"atax:atax_inst\|atax_internal:atax_internal_inst\|atax_function_wrapper:atax_internal\|atax_function:theatax_function\|atax_bb_B5:thebb_atax_B5\|atax_bb_B5_stall_region:thebb_atax_B5_stall_region\|atax_i_llvm_fpga_push_i1_lastiniteration_0:thei_llvm_fpga_push_i1_lastiniteration_atax9\|acl_push:thei_llvm_fpga_push_i1_lastiniteration_atax1\|acl_data_fifo:fifo\|acl_fifo:fifo\|hld_fifo:hld_fifo_inst\|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst\|altera_syncram:gen_ram.gen_m20k.altera_syncram\|altera_syncram_8272:auto_generated\"" {  } { { "altera_syncram.tdf" "auto_generated" { Text "f:/quartus/quartus/libraries/megafunctions/altera_syncram.tdf" 125 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686672381444 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_j7b4.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_j7b4.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_j7b4 " "Found entity 1: altsyncram_j7b4" {  } { { "db/altsyncram_j7b4.tdf" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/atax/test-fpga.prj/quartus/db/altsyncram_j7b4.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686672381595 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686672381595 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_j7b4 atax:atax_inst\|atax_internal:atax_internal_inst\|atax_function_wrapper:atax_internal\|atax_function:theatax_function\|atax_bb_B5:thebb_atax_B5\|atax_bb_B5_stall_region:thebb_atax_B5_stall_region\|atax_i_llvm_fpga_push_i1_lastiniteration_0:thei_llvm_fpga_push_i1_lastiniteration_atax9\|acl_push:thei_llvm_fpga_push_i1_lastiniteration_atax1\|acl_data_fifo:fifo\|acl_fifo:fifo\|hld_fifo:hld_fifo_inst\|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst\|altera_syncram:gen_ram.gen_m20k.altera_syncram\|altera_syncram_8272:auto_generated\|altsyncram_j7b4:altsyncram1 " "Elaborating entity \"altsyncram_j7b4\" for hierarchy \"atax:atax_inst\|atax_internal:atax_internal_inst\|atax_function_wrapper:atax_internal\|atax_function:theatax_function\|atax_bb_B5:thebb_atax_B5\|atax_bb_B5_stall_region:thebb_atax_B5_stall_region\|atax_i_llvm_fpga_push_i1_lastiniteration_0:thei_llvm_fpga_push_i1_lastiniteration_atax9\|acl_push:thei_llvm_fpga_push_i1_lastiniteration_atax1\|acl_data_fifo:fifo\|acl_fifo:fifo\|hld_fifo:hld_fifo_inst\|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst\|altera_syncram:gen_ram.gen_m20k.altera_syncram\|altera_syncram_8272:auto_generated\|altsyncram_j7b4:altsyncram1\"" {  } { { "db/altera_syncram_8272.tdf" "altsyncram1" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/atax/test-fpga.prj/quartus/db/altera_syncram_8272.tdf" 39 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686672381603 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "atax_i_llvm_fpga_push_i1_lastiniteration_9_reg atax:atax_inst\|atax_internal:atax_internal_inst\|atax_function_wrapper:atax_internal\|atax_function:theatax_function\|atax_bb_B5:thebb_atax_B5\|atax_bb_B5_stall_region:thebb_atax_B5_stall_region\|atax_i_llvm_fpga_push_i1_lastiniteration_0:thei_llvm_fpga_push_i1_lastiniteration_atax9\|atax_i_llvm_fpga_push_i1_lastiniteration_9_reg:thei_llvm_fpga_push_i1_lastiniteration_atax9_reg " "Elaborating entity \"atax_i_llvm_fpga_push_i1_lastiniteration_9_reg\" for hierarchy \"atax:atax_inst\|atax_internal:atax_internal_inst\|atax_function_wrapper:atax_internal\|atax_function:theatax_function\|atax_bb_B5:thebb_atax_B5\|atax_bb_B5_stall_region:thebb_atax_B5_stall_region\|atax_i_llvm_fpga_push_i1_lastiniteration_0:thei_llvm_fpga_push_i1_lastiniteration_atax9\|atax_i_llvm_fpga_push_i1_lastiniteration_9_reg:thei_llvm_fpga_push_i1_lastiniteration_atax9_reg\"" {  } { { "db/ip/atax/submodules/atax_i_llvm_fpga_push_i1_lastiniteration_0.sv" "thei_llvm_fpga_push_i1_lastiniteration_atax9_reg" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/atax/test-fpga.prj/quartus/db/ip/atax/submodules/atax_i_llvm_fpga_push_i1_lastiniteration_0.sv" 143 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686672381664 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "atax_i_llvm_fpga_push_i2_initerations_push28_0 atax:atax_inst\|atax_internal:atax_internal_inst\|atax_function_wrapper:atax_internal\|atax_function:theatax_function\|atax_bb_B5:thebb_atax_B5\|atax_bb_B5_stall_region:thebb_atax_B5_stall_region\|atax_i_llvm_fpga_push_i2_initerations_push28_0:thei_llvm_fpga_push_i2_initerations_push28_atax7 " "Elaborating entity \"atax_i_llvm_fpga_push_i2_initerations_push28_0\" for hierarchy \"atax:atax_inst\|atax_internal:atax_internal_inst\|atax_function_wrapper:atax_internal\|atax_function:theatax_function\|atax_bb_B5:thebb_atax_B5\|atax_bb_B5_stall_region:thebb_atax_B5_stall_region\|atax_i_llvm_fpga_push_i2_initerations_push28_0:thei_llvm_fpga_push_i2_initerations_push28_atax7\"" {  } { { "db/ip/atax/submodules/atax_bb_b5_stall_region.sv" "thei_llvm_fpga_push_i2_initerations_push28_atax7" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/atax/test-fpga.prj/quartus/db/ip/atax/submodules/atax_bb_b5_stall_region.sv" 2411 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686672381689 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "acl_push atax:atax_inst\|atax_internal:atax_internal_inst\|atax_function_wrapper:atax_internal\|atax_function:theatax_function\|atax_bb_B5:thebb_atax_B5\|atax_bb_B5_stall_region:thebb_atax_B5_stall_region\|atax_i_llvm_fpga_push_i2_initerations_push28_0:thei_llvm_fpga_push_i2_initerations_push28_atax7\|acl_push:thei_llvm_fpga_push_i2_initerations_push28_atax1 " "Elaborating entity \"acl_push\" for hierarchy \"atax:atax_inst\|atax_internal:atax_internal_inst\|atax_function_wrapper:atax_internal\|atax_function:theatax_function\|atax_bb_B5:thebb_atax_B5\|atax_bb_B5_stall_region:thebb_atax_B5_stall_region\|atax_i_llvm_fpga_push_i2_initerations_push28_0:thei_llvm_fpga_push_i2_initerations_push28_atax7\|acl_push:thei_llvm_fpga_push_i2_initerations_push28_atax1\"" {  } { { "db/ip/atax/submodules/atax_i_llvm_fpga_push_i2_initerations_push28_0.sv" "thei_llvm_fpga_push_i2_initerations_push28_atax1" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/atax/test-fpga.prj/quartus/db/ip/atax/submodules/atax_i_llvm_fpga_push_i2_initerations_push28_0.sv" 117 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686672381701 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "atax_i_llvm_fpga_push_i2_initerations_push28_7_reg atax:atax_inst\|atax_internal:atax_internal_inst\|atax_function_wrapper:atax_internal\|atax_function:theatax_function\|atax_bb_B5:thebb_atax_B5\|atax_bb_B5_stall_region:thebb_atax_B5_stall_region\|atax_i_llvm_fpga_push_i2_initerations_push28_0:thei_llvm_fpga_push_i2_initerations_push28_atax7\|atax_i_llvm_fpga_push_i2_initerations_push28_7_reg:thei_llvm_fpga_push_i2_initerations_push28_atax7_reg " "Elaborating entity \"atax_i_llvm_fpga_push_i2_initerations_push28_7_reg\" for hierarchy \"atax:atax_inst\|atax_internal:atax_internal_inst\|atax_function_wrapper:atax_internal\|atax_function:theatax_function\|atax_bb_B5:thebb_atax_B5\|atax_bb_B5_stall_region:thebb_atax_B5_stall_region\|atax_i_llvm_fpga_push_i2_initerations_push28_0:thei_llvm_fpga_push_i2_initerations_push28_atax7\|atax_i_llvm_fpga_push_i2_initerations_push28_7_reg:thei_llvm_fpga_push_i2_initerations_push28_atax7_reg\"" {  } { { "db/ip/atax/submodules/atax_i_llvm_fpga_push_i2_initerations_push28_0.sv" "thei_llvm_fpga_push_i2_initerations_push28_atax7_reg" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/atax/test-fpga.prj/quartus/db/ip/atax/submodules/atax_i_llvm_fpga_push_i2_initerations_push28_0.sv" 137 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686672381807 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "atax_i_llvm_fpga_pop_i2_initerations_pop28_0 atax:atax_inst\|atax_internal:atax_internal_inst\|atax_function_wrapper:atax_internal\|atax_function:theatax_function\|atax_bb_B5:thebb_atax_B5\|atax_bb_B5_stall_region:thebb_atax_B5_stall_region\|atax_i_llvm_fpga_pop_i2_initerations_pop28_0:thei_llvm_fpga_pop_i2_initerations_pop28_atax5 " "Elaborating entity \"atax_i_llvm_fpga_pop_i2_initerations_pop28_0\" for hierarchy \"atax:atax_inst\|atax_internal:atax_internal_inst\|atax_function_wrapper:atax_internal\|atax_function:theatax_function\|atax_bb_B5:thebb_atax_B5\|atax_bb_B5_stall_region:thebb_atax_B5_stall_region\|atax_i_llvm_fpga_pop_i2_initerations_pop28_0:thei_llvm_fpga_pop_i2_initerations_pop28_atax5\"" {  } { { "db/ip/atax/submodules/atax_bb_b5_stall_region.sv" "thei_llvm_fpga_pop_i2_initerations_pop28_atax5" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/atax/test-fpga.prj/quartus/db/ip/atax/submodules/atax_bb_b5_stall_region.sv" 2462 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686672381817 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "acl_pop atax:atax_inst\|atax_internal:atax_internal_inst\|atax_function_wrapper:atax_internal\|atax_function:theatax_function\|atax_bb_B5:thebb_atax_B5\|atax_bb_B5_stall_region:thebb_atax_B5_stall_region\|atax_i_llvm_fpga_pop_i2_initerations_pop28_0:thei_llvm_fpga_pop_i2_initerations_pop28_atax5\|acl_pop:thei_llvm_fpga_pop_i2_initerations_pop28_atax1 " "Elaborating entity \"acl_pop\" for hierarchy \"atax:atax_inst\|atax_internal:atax_internal_inst\|atax_function_wrapper:atax_internal\|atax_function:theatax_function\|atax_bb_B5:thebb_atax_B5\|atax_bb_B5_stall_region:thebb_atax_B5_stall_region\|atax_i_llvm_fpga_pop_i2_initerations_pop28_0:thei_llvm_fpga_pop_i2_initerations_pop28_atax5\|acl_pop:thei_llvm_fpga_pop_i2_initerations_pop28_atax1\"" {  } { { "db/ip/atax/submodules/atax_i_llvm_fpga_pop_i2_initerations_pop28_0.sv" "thei_llvm_fpga_pop_i2_initerations_pop28_atax1" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/atax/test-fpga.prj/quartus/db/ip/atax/submodules/atax_i_llvm_fpga_pop_i2_initerations_pop28_0.sv" 110 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686672381830 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "atax_i_llvm_fpga_pop_i2_initerations_pop28_5_reg atax:atax_inst\|atax_internal:atax_internal_inst\|atax_function_wrapper:atax_internal\|atax_function:theatax_function\|atax_bb_B5:thebb_atax_B5\|atax_bb_B5_stall_region:thebb_atax_B5_stall_region\|atax_i_llvm_fpga_pop_i2_initerations_pop28_0:thei_llvm_fpga_pop_i2_initerations_pop28_atax5\|atax_i_llvm_fpga_pop_i2_initerations_pop28_5_reg:thei_llvm_fpga_pop_i2_initerations_pop28_atax5_reg " "Elaborating entity \"atax_i_llvm_fpga_pop_i2_initerations_pop28_5_reg\" for hierarchy \"atax:atax_inst\|atax_internal:atax_internal_inst\|atax_function_wrapper:atax_internal\|atax_function:theatax_function\|atax_bb_B5:thebb_atax_B5\|atax_bb_B5_stall_region:thebb_atax_B5_stall_region\|atax_i_llvm_fpga_pop_i2_initerations_pop28_0:thei_llvm_fpga_pop_i2_initerations_pop28_atax5\|atax_i_llvm_fpga_pop_i2_initerations_pop28_5_reg:thei_llvm_fpga_pop_i2_initerations_pop28_atax5_reg\"" {  } { { "db/ip/atax/submodules/atax_i_llvm_fpga_pop_i2_initerations_pop28_0.sv" "thei_llvm_fpga_pop_i2_initerations_pop28_atax5_reg" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/atax/test-fpga.prj/quartus/db/ip/atax/submodules/atax_i_llvm_fpga_pop_i2_initerations_pop28_0.sv" 130 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686672381845 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dspba_delay_ver atax:atax_inst\|atax_internal:atax_internal_inst\|atax_function_wrapper:atax_internal\|atax_function:theatax_function\|atax_bb_B5:thebb_atax_B5\|atax_bb_B5_stall_region:thebb_atax_B5_stall_region\|dspba_delay_ver:i_masked_atax47_delay " "Elaborating entity \"dspba_delay_ver\" for hierarchy \"atax:atax_inst\|atax_internal:atax_internal_inst\|atax_function_wrapper:atax_internal\|atax_function:theatax_function\|atax_bb_B5:thebb_atax_B5\|atax_bb_B5_stall_region:thebb_atax_B5_stall_region\|dspba_delay_ver:i_masked_atax47_delay\"" {  } { { "db/ip/atax/submodules/atax_bb_b5_stall_region.sv" "i_masked_atax47_delay" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/atax/test-fpga.prj/quartus/db/ip/atax/submodules/atax_bb_b5_stall_region.sv" 2531 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686672381860 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "acl_data_fifo atax:atax_inst\|atax_internal:atax_internal_inst\|atax_function_wrapper:atax_internal\|atax_function:theatax_function\|atax_bb_B5:thebb_atax_B5\|atax_bb_B5_stall_region:thebb_atax_B5_stall_region\|acl_data_fifo:theredist17_i_llvm_fpga_pop_i32_add758_pop37_atax27_out_data_out_68_fifo " "Elaborating entity \"acl_data_fifo\" for hierarchy \"atax:atax_inst\|atax_internal:atax_internal_inst\|atax_function_wrapper:atax_internal\|atax_function:theatax_function\|atax_bb_B5:thebb_atax_B5\|atax_bb_B5_stall_region:thebb_atax_B5_stall_region\|acl_data_fifo:theredist17_i_llvm_fpga_pop_i32_add758_pop37_atax27_out_data_out_68_fifo\"" {  } { { "db/ip/atax/submodules/atax_bb_b5_stall_region.sv" "theredist17_i_llvm_fpga_pop_i32_add758_pop37_atax27_out_data_out_68_fifo" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/atax/test-fpga.prj/quartus/db/ip/atax/submodules/atax_bb_b5_stall_region.sv" 2662 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686672381869 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "acl_fifo atax:atax_inst\|atax_internal:atax_internal_inst\|atax_function_wrapper:atax_internal\|atax_function:theatax_function\|atax_bb_B5:thebb_atax_B5\|atax_bb_B5_stall_region:thebb_atax_B5_stall_region\|acl_data_fifo:theredist17_i_llvm_fpga_pop_i32_add758_pop37_atax27_out_data_out_68_fifo\|acl_fifo:fifo " "Elaborating entity \"acl_fifo\" for hierarchy \"atax:atax_inst\|atax_internal:atax_internal_inst\|atax_function_wrapper:atax_internal\|atax_function:theatax_function\|atax_bb_B5:thebb_atax_B5\|atax_bb_B5_stall_region:thebb_atax_B5_stall_region\|acl_data_fifo:theredist17_i_llvm_fpga_pop_i32_add758_pop37_atax27_out_data_out_68_fifo\|acl_fifo:fifo\"" {  } { { "db/ip/atax/submodules/acl_data_fifo.v" "fifo" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/atax/test-fpga.prj/quartus/db/ip/atax/submodules/acl_data_fifo.v" 136 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686672381880 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hld_fifo atax:atax_inst\|atax_internal:atax_internal_inst\|atax_function_wrapper:atax_internal\|atax_function:theatax_function\|atax_bb_B5:thebb_atax_B5\|atax_bb_B5_stall_region:thebb_atax_B5_stall_region\|acl_data_fifo:theredist17_i_llvm_fpga_pop_i32_add758_pop37_atax27_out_data_out_68_fifo\|acl_fifo:fifo\|hld_fifo:hld_fifo_inst " "Elaborating entity \"hld_fifo\" for hierarchy \"atax:atax_inst\|atax_internal:atax_internal_inst\|atax_function_wrapper:atax_internal\|atax_function:theatax_function\|atax_bb_B5:thebb_atax_B5\|atax_bb_B5_stall_region:thebb_atax_B5_stall_region\|acl_data_fifo:theredist17_i_llvm_fpga_pop_i32_add758_pop37_atax27_out_data_out_68_fifo\|acl_fifo:fifo\|hld_fifo:hld_fifo_inst\"" {  } { { "db/ip/atax/submodules/acl_fifo.v" "hld_fifo_inst" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/atax/test-fpga.prj/quartus/db/ip/atax/submodules/acl_fifo.v" 289 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686672381899 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 hld_fifo.sv(514) " "Verilog HDL assignment warning at hld_fifo.sv(514): truncated value with size 32 to match size of target (1)" {  } { { "db/ip/atax/submodules/hld_fifo.sv" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/atax/test-fpga.prj/quartus/db/ip/atax/submodules/hld_fifo.sv" 514 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1686672381901 "|quartus_compile|atax:atax_inst|atax_internal:atax_internal_inst|atax_function_wrapper:atax_internal|atax_function:theatax_function|atax_bb_B5:thebb_atax_B5|atax_bb_B5_stall_region:thebb_atax_B5_stall_region|acl_data_fifo:theredist17_i_llvm_fpga_pop_i32_add758_pop37_atax27_out_data_out_68_fifo|acl_fifo:fifo|hld_fifo:hld_fifo_inst"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "acl_mid_speed_fifo atax:atax_inst\|atax_internal:atax_internal_inst\|atax_function_wrapper:atax_internal\|atax_function:theatax_function\|atax_bb_B5:thebb_atax_B5\|atax_bb_B5_stall_region:thebb_atax_B5_stall_region\|acl_data_fifo:theredist17_i_llvm_fpga_pop_i32_add758_pop37_atax27_out_data_out_68_fifo\|acl_fifo:fifo\|hld_fifo:hld_fifo_inst\|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst " "Elaborating entity \"acl_mid_speed_fifo\" for hierarchy \"atax:atax_inst\|atax_internal:atax_internal_inst\|atax_function_wrapper:atax_internal\|atax_function:theatax_function\|atax_bb_B5:thebb_atax_B5\|atax_bb_B5_stall_region:thebb_atax_B5_stall_region\|acl_data_fifo:theredist17_i_llvm_fpga_pop_i32_add758_pop37_atax27_out_data_out_68_fifo\|acl_fifo:fifo\|hld_fifo:hld_fifo_inst\|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst\"" {  } { { "db/ip/atax/submodules/hld_fifo.sv" "ms.acl_mid_speed_fifo_inst" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/atax/test-fpga.prj/quartus/db/ip/atax/submodules/hld_fifo.sv" 894 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686672381912 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 acl_mid_speed_fifo.sv(174) " "Verilog HDL assignment warning at acl_mid_speed_fifo.sv(174): truncated value with size 32 to match size of target (1)" {  } { { "db/ip/atax/submodules/acl_mid_speed_fifo.sv" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/atax/test-fpga.prj/quartus/db/ip/atax/submodules/acl_mid_speed_fifo.sv" 174 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1686672381912 "|quartus_compile|atax:atax_inst|atax_internal:atax_internal_inst|atax_function_wrapper:atax_internal|atax_function:theatax_function|atax_bb_B5:thebb_atax_B5|atax_bb_B5_stall_region:thebb_atax_B5_stall_region|acl_data_fifo:theredist17_i_llvm_fpga_pop_i32_add758_pop37_atax27_out_data_out_68_fifo|acl_fifo:fifo|hld_fifo:hld_fifo_inst|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst"}
{ "Warning" "WCBX_ALTSYNCRAM_ALTSYNCRAM_MRAM_UNAVAILABLE" "" "Device family Cyclone V does not have M20K blocks -- using available memory blocks" {  } { { "db/ip/atax/submodules/acl_mid_speed_fifo.sv" "gen_ram.gen_m20k.altera_syncram" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/atax/test-fpga.prj/quartus/db/ip/atax/submodules/acl_mid_speed_fifo.sv" 497 0 0 } }  } 0 272007 "Warning message" 0 0 "Analysis & Synthesis" 0 -1 1686672381964 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_syncram atax:atax_inst\|atax_internal:atax_internal_inst\|atax_function_wrapper:atax_internal\|atax_function:theatax_function\|atax_bb_B5:thebb_atax_B5\|atax_bb_B5_stall_region:thebb_atax_B5_stall_region\|acl_data_fifo:theredist17_i_llvm_fpga_pop_i32_add758_pop37_atax27_out_data_out_68_fifo\|acl_fifo:fifo\|hld_fifo:hld_fifo_inst\|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst\|altera_syncram:gen_ram.gen_m20k.altera_syncram " "Elaborating entity \"altera_syncram\" for hierarchy \"atax:atax_inst\|atax_internal:atax_internal_inst\|atax_function_wrapper:atax_internal\|atax_function:theatax_function\|atax_bb_B5:thebb_atax_B5\|atax_bb_B5_stall_region:thebb_atax_B5_stall_region\|acl_data_fifo:theredist17_i_llvm_fpga_pop_i32_add758_pop37_atax27_out_data_out_68_fifo\|acl_fifo:fifo\|hld_fifo:hld_fifo_inst\|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst\|altera_syncram:gen_ram.gen_m20k.altera_syncram\"" {  } { { "db/ip/atax/submodules/acl_mid_speed_fifo.sv" "gen_ram.gen_m20k.altera_syncram" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/atax/test-fpga.prj/quartus/db/ip/atax/submodules/acl_mid_speed_fifo.sv" 497 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686672381971 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "atax:atax_inst\|atax_internal:atax_internal_inst\|atax_function_wrapper:atax_internal\|atax_function:theatax_function\|atax_bb_B5:thebb_atax_B5\|atax_bb_B5_stall_region:thebb_atax_B5_stall_region\|acl_data_fifo:theredist17_i_llvm_fpga_pop_i32_add758_pop37_atax27_out_data_out_68_fifo\|acl_fifo:fifo\|hld_fifo:hld_fifo_inst\|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst\|altera_syncram:gen_ram.gen_m20k.altera_syncram " "Elaborated megafunction instantiation \"atax:atax_inst\|atax_internal:atax_internal_inst\|atax_function_wrapper:atax_internal\|atax_function:theatax_function\|atax_bb_B5:thebb_atax_B5\|atax_bb_B5_stall_region:thebb_atax_B5_stall_region\|acl_data_fifo:theredist17_i_llvm_fpga_pop_i32_add758_pop37_atax27_out_data_out_68_fifo\|acl_fifo:fifo\|hld_fifo:hld_fifo_inst\|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst\|altera_syncram:gen_ram.gen_m20k.altera_syncram\"" {  } { { "db/ip/atax/submodules/acl_mid_speed_fifo.sv" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/atax/test-fpga.prj/quartus/db/ip/atax/submodules/acl_mid_speed_fifo.sv" 497 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686672381978 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "atax:atax_inst\|atax_internal:atax_internal_inst\|atax_function_wrapper:atax_internal\|atax_function:theatax_function\|atax_bb_B5:thebb_atax_B5\|atax_bb_B5_stall_region:thebb_atax_B5_stall_region\|acl_data_fifo:theredist17_i_llvm_fpga_pop_i32_add758_pop37_atax27_out_data_out_68_fifo\|acl_fifo:fifo\|hld_fifo:hld_fifo_inst\|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst\|altera_syncram:gen_ram.gen_m20k.altera_syncram " "Instantiated megafunction \"atax:atax_inst\|atax_internal:atax_internal_inst\|atax_function_wrapper:atax_internal\|atax_function:theatax_function\|atax_bb_B5:thebb_atax_B5\|atax_bb_B5_stall_region:thebb_atax_B5_stall_region\|acl_data_fifo:theredist17_i_llvm_fpga_pop_i32_add758_pop37_atax27_out_data_out_68_fifo\|acl_fifo:fifo\|hld_fifo:hld_fifo_inst\|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst\|altera_syncram:gen_ram.gen_m20k.altera_syncram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 64 " "Parameter \"numwords_a\" = \"64\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1686672381979 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 64 " "Parameter \"numwords_b\" = \"64\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1686672381979 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_b CLEAR1 " "Parameter \"address_aclr_b\" = \"CLEAR1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1686672381979 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK1 " "Parameter \"address_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1686672381979 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1686672381979 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_b BYPASS " "Parameter \"clock_enable_input_b\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1686672381979 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_b NORMAL " "Parameter \"clock_enable_output_b\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1686672381979 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "enable_ecc FALSE " "Parameter \"enable_ecc\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1686672381979 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Stratix 10 " "Parameter \"intended_device_family\" = \"Stratix 10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1686672381979 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altera_syncram " "Parameter \"lpm_type\" = \"altera_syncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1686672381979 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode DUAL_PORT " "Parameter \"operation_mode\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1686672381979 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_b NONE " "Parameter \"outdata_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1686672381979 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_sclr_b NONE " "Parameter \"outdata_sclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1686672381979 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b CLOCK1 " "Parameter \"outdata_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1686672381979 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_uninitialized TRUE " "Parameter \"power_up_uninitialized\" = \"TRUE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1686672381979 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type M20K " "Parameter \"ram_block_type\" = \"M20K\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1686672381979 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1686672381979 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 6 " "Parameter \"widthad_a\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1686672381979 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 6 " "Parameter \"widthad_b\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1686672381979 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1686672381979 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 32 " "Parameter \"width_b\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1686672381979 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1686672381979 ""}  } { { "db/ip/atax/submodules/acl_mid_speed_fifo.sv" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/atax/test-fpga.prj/quartus/db/ip/atax/submodules/acl_mid_speed_fifo.sv" 497 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1686672381979 ""}
{ "Warning" "WTDFX_ASSERTION" "Device family Cyclone V does not have M20K blocks -- using available memory blocks " "Assertion warning: Device family Cyclone V does not have M20K blocks -- using available memory blocks" {  } { { "db/altera_syncram_c272.tdf" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/atax/test-fpga.prj/quartus/db/altera_syncram_c272.tdf" 52 2 0 } }  } 0 287001 "Assertion warning: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686672382024 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altera_syncram_c272.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altera_syncram_c272.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altera_syncram_c272 " "Found entity 1: altera_syncram_c272" {  } { { "db/altera_syncram_c272.tdf" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/atax/test-fpga.prj/quartus/db/altera_syncram_c272.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686672382025 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686672382025 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_syncram_c272 atax:atax_inst\|atax_internal:atax_internal_inst\|atax_function_wrapper:atax_internal\|atax_function:theatax_function\|atax_bb_B5:thebb_atax_B5\|atax_bb_B5_stall_region:thebb_atax_B5_stall_region\|acl_data_fifo:theredist17_i_llvm_fpga_pop_i32_add758_pop37_atax27_out_data_out_68_fifo\|acl_fifo:fifo\|hld_fifo:hld_fifo_inst\|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst\|altera_syncram:gen_ram.gen_m20k.altera_syncram\|altera_syncram_c272:auto_generated " "Elaborating entity \"altera_syncram_c272\" for hierarchy \"atax:atax_inst\|atax_internal:atax_internal_inst\|atax_function_wrapper:atax_internal\|atax_function:theatax_function\|atax_bb_B5:thebb_atax_B5\|atax_bb_B5_stall_region:thebb_atax_B5_stall_region\|acl_data_fifo:theredist17_i_llvm_fpga_pop_i32_add758_pop37_atax27_out_data_out_68_fifo\|acl_fifo:fifo\|hld_fifo:hld_fifo_inst\|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst\|altera_syncram:gen_ram.gen_m20k.altera_syncram\|altera_syncram_c272:auto_generated\"" {  } { { "altera_syncram.tdf" "auto_generated" { Text "f:/quartus/quartus/libraries/megafunctions/altera_syncram.tdf" 125 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686672382028 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_n7b4.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_n7b4.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_n7b4 " "Found entity 1: altsyncram_n7b4" {  } { { "db/altsyncram_n7b4.tdf" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/atax/test-fpga.prj/quartus/db/altsyncram_n7b4.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686672382122 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686672382122 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_n7b4 atax:atax_inst\|atax_internal:atax_internal_inst\|atax_function_wrapper:atax_internal\|atax_function:theatax_function\|atax_bb_B5:thebb_atax_B5\|atax_bb_B5_stall_region:thebb_atax_B5_stall_region\|acl_data_fifo:theredist17_i_llvm_fpga_pop_i32_add758_pop37_atax27_out_data_out_68_fifo\|acl_fifo:fifo\|hld_fifo:hld_fifo_inst\|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst\|altera_syncram:gen_ram.gen_m20k.altera_syncram\|altera_syncram_c272:auto_generated\|altsyncram_n7b4:altsyncram1 " "Elaborating entity \"altsyncram_n7b4\" for hierarchy \"atax:atax_inst\|atax_internal:atax_internal_inst\|atax_function_wrapper:atax_internal\|atax_function:theatax_function\|atax_bb_B5:thebb_atax_B5\|atax_bb_B5_stall_region:thebb_atax_B5_stall_region\|acl_data_fifo:theredist17_i_llvm_fpga_pop_i32_add758_pop37_atax27_out_data_out_68_fifo\|acl_fifo:fifo\|hld_fifo:hld_fifo_inst\|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst\|altera_syncram:gen_ram.gen_m20k.altera_syncram\|altera_syncram_c272:auto_generated\|altsyncram_n7b4:altsyncram1\"" {  } { { "db/altera_syncram_c272.tdf" "altsyncram1" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/atax/test-fpga.prj/quartus/db/altera_syncram_c272.tdf" 39 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686672382129 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "acl_lfsr atax:atax_inst\|atax_internal:atax_internal_inst\|atax_function_wrapper:atax_internal\|atax_function:theatax_function\|atax_bb_B5:thebb_atax_B5\|atax_bb_B5_stall_region:thebb_atax_B5_stall_region\|acl_data_fifo:theredist17_i_llvm_fpga_pop_i32_add758_pop37_atax27_out_data_out_68_fifo\|acl_fifo:fifo\|hld_fifo:hld_fifo_inst\|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst\|acl_lfsr:ram_wr_addr_inst " "Elaborating entity \"acl_lfsr\" for hierarchy \"atax:atax_inst\|atax_internal:atax_internal_inst\|atax_function_wrapper:atax_internal\|atax_function:theatax_function\|atax_bb_B5:thebb_atax_B5\|atax_bb_B5_stall_region:thebb_atax_B5_stall_region\|acl_data_fifo:theredist17_i_llvm_fpga_pop_i32_add758_pop37_atax27_out_data_out_68_fifo\|acl_fifo:fifo\|hld_fifo:hld_fifo_inst\|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst\|acl_lfsr:ram_wr_addr_inst\"" {  } { { "db/ip/atax/submodules/acl_mid_speed_fifo.sv" "ram_wr_addr_inst" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/atax/test-fpga.prj/quartus/db/ip/atax/submodules/acl_mid_speed_fifo.sv" 558 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686672382160 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fibonacci_lfsr atax:atax_inst\|atax_internal:atax_internal_inst\|atax_function_wrapper:atax_internal\|atax_function:theatax_function\|atax_bb_B5:thebb_atax_B5\|atax_bb_B5_stall_region:thebb_atax_B5_stall_region\|acl_data_fifo:theredist17_i_llvm_fpga_pop_i32_add758_pop37_atax27_out_data_out_68_fifo\|acl_fifo:fifo\|hld_fifo:hld_fifo_inst\|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst\|acl_lfsr:ram_wr_addr_inst\|fibonacci_lfsr:lfsr_inst " "Elaborating entity \"fibonacci_lfsr\" for hierarchy \"atax:atax_inst\|atax_internal:atax_internal_inst\|atax_function_wrapper:atax_internal\|atax_function:theatax_function\|atax_bb_B5:thebb_atax_B5\|atax_bb_B5_stall_region:thebb_atax_B5_stall_region\|acl_data_fifo:theredist17_i_llvm_fpga_pop_i32_add758_pop37_atax27_out_data_out_68_fifo\|acl_fifo:fifo\|hld_fifo:hld_fifo_inst\|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst\|acl_lfsr:ram_wr_addr_inst\|fibonacci_lfsr:lfsr_inst\"" {  } { { "db/ip/atax/submodules/acl_lfsr.sv" "lfsr_inst" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/atax/test-fpga.prj/quartus/db/ip/atax/submodules/acl_lfsr.sv" 88 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686672382189 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "acl_lfsr atax:atax_inst\|atax_internal:atax_internal_inst\|atax_function_wrapper:atax_internal\|atax_function:theatax_function\|atax_bb_B5:thebb_atax_B5\|atax_bb_B5_stall_region:thebb_atax_B5_stall_region\|acl_data_fifo:theredist17_i_llvm_fpga_pop_i32_add758_pop37_atax27_out_data_out_68_fifo\|acl_fifo:fifo\|hld_fifo:hld_fifo_inst\|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst\|acl_lfsr:ram_rd_addr_inst " "Elaborating entity \"acl_lfsr\" for hierarchy \"atax:atax_inst\|atax_internal:atax_internal_inst\|atax_function_wrapper:atax_internal\|atax_function:theatax_function\|atax_bb_B5:thebb_atax_B5\|atax_bb_B5_stall_region:thebb_atax_B5_stall_region\|acl_data_fifo:theredist17_i_llvm_fpga_pop_i32_add758_pop37_atax27_out_data_out_68_fifo\|acl_fifo:fifo\|hld_fifo:hld_fifo_inst\|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst\|acl_lfsr:ram_rd_addr_inst\"" {  } { { "db/ip/atax/submodules/acl_mid_speed_fifo.sv" "ram_rd_addr_inst" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/atax/test-fpga.prj/quartus/db/ip/atax/submodules/acl_mid_speed_fifo.sv" 632 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686672382198 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fibonacci_lfsr atax:atax_inst\|atax_internal:atax_internal_inst\|atax_function_wrapper:atax_internal\|atax_function:theatax_function\|atax_bb_B5:thebb_atax_B5\|atax_bb_B5_stall_region:thebb_atax_B5_stall_region\|acl_data_fifo:theredist17_i_llvm_fpga_pop_i32_add758_pop37_atax27_out_data_out_68_fifo\|acl_fifo:fifo\|hld_fifo:hld_fifo_inst\|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst\|acl_lfsr:ram_rd_addr_inst\|fibonacci_lfsr:lfsr_inst " "Elaborating entity \"fibonacci_lfsr\" for hierarchy \"atax:atax_inst\|atax_internal:atax_internal_inst\|atax_function_wrapper:atax_internal\|atax_function:theatax_function\|atax_bb_B5:thebb_atax_B5\|atax_bb_B5_stall_region:thebb_atax_B5_stall_region\|acl_data_fifo:theredist17_i_llvm_fpga_pop_i32_add758_pop37_atax27_out_data_out_68_fifo\|acl_fifo:fifo\|hld_fifo:hld_fifo_inst\|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst\|acl_lfsr:ram_rd_addr_inst\|fibonacci_lfsr:lfsr_inst\"" {  } { { "db/ip/atax/submodules/acl_lfsr.sv" "lfsr_inst" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/atax/test-fpga.prj/quartus/db/ip/atax/submodules/acl_lfsr.sv" 88 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686672382223 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "acl_tessellated_incr_decr_threshold atax:atax_inst\|atax_internal:atax_internal_inst\|atax_function_wrapper:atax_internal\|atax_function:theatax_function\|atax_bb_B5:thebb_atax_B5\|atax_bb_B5_stall_region:thebb_atax_B5_stall_region\|acl_data_fifo:theredist17_i_llvm_fpga_pop_i32_add758_pop37_atax27_out_data_out_68_fifo\|acl_fifo:fifo\|hld_fifo:hld_fifo_inst\|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst\|acl_tessellated_incr_decr_threshold:addr_match_inst " "Elaborating entity \"acl_tessellated_incr_decr_threshold\" for hierarchy \"atax:atax_inst\|atax_internal:atax_internal_inst\|atax_function_wrapper:atax_internal\|atax_function:theatax_function\|atax_bb_B5:thebb_atax_B5\|atax_bb_B5_stall_region:thebb_atax_B5_stall_region\|acl_data_fifo:theredist17_i_llvm_fpga_pop_i32_add758_pop37_atax27_out_data_out_68_fifo\|acl_fifo:fifo\|hld_fifo:hld_fifo_inst\|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst\|acl_tessellated_incr_decr_threshold:addr_match_inst\"" {  } { { "db/ip/atax/submodules/acl_mid_speed_fifo.sv" "addr_match_inst" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/atax/test-fpga.prj/quartus/db/ip/atax/submodules/acl_mid_speed_fifo.sv" 708 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686672382232 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "64 32 acl_tessellated_incr_decr_threshold.sv(107) " "Verilog HDL assignment warning at acl_tessellated_incr_decr_threshold.sv(107): truncated value with size 64 to match size of target (32)" {  } { { "db/ip/atax/submodules/acl_tessellated_incr_decr_threshold.sv" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/atax/test-fpga.prj/quartus/db/ip/atax/submodules/acl_tessellated_incr_decr_threshold.sv" 107 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1686672382233 "|quartus_compile|atax:atax_inst|atax_internal:atax_internal_inst|atax_function_wrapper:atax_internal|atax_function:theatax_function|atax_bb_B5:thebb_atax_B5|atax_bb_B5_stall_region:thebb_atax_B5_stall_region|acl_data_fifo:theredist17_i_llvm_fpga_pop_i32_add758_pop37_atax27_out_data_out_68_fifo|acl_fifo:fifo|hld_fifo:hld_fifo_inst|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|acl_tessellated_incr_decr_threshold:addr_match_inst"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "acl_tessellated_incr_decr_threshold atax:atax_inst\|atax_internal:atax_internal_inst\|atax_function_wrapper:atax_internal\|atax_function:theatax_function\|atax_bb_B5:thebb_atax_B5\|atax_bb_B5_stall_region:thebb_atax_B5_stall_region\|acl_data_fifo:theredist17_i_llvm_fpga_pop_i32_add758_pop37_atax27_out_data_out_68_fifo\|acl_fifo:fifo\|hld_fifo:hld_fifo_inst\|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst\|acl_tessellated_incr_decr_threshold:gen_real_stall_out.stall_out_inst " "Elaborating entity \"acl_tessellated_incr_decr_threshold\" for hierarchy \"atax:atax_inst\|atax_internal:atax_internal_inst\|atax_function_wrapper:atax_internal\|atax_function:theatax_function\|atax_bb_B5:thebb_atax_B5\|atax_bb_B5_stall_region:thebb_atax_B5_stall_region\|acl_data_fifo:theredist17_i_llvm_fpga_pop_i32_add758_pop37_atax27_out_data_out_68_fifo\|acl_fifo:fifo\|hld_fifo:hld_fifo_inst\|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst\|acl_tessellated_incr_decr_threshold:gen_real_stall_out.stall_out_inst\"" {  } { { "db/ip/atax/submodules/acl_mid_speed_fifo.sv" "gen_real_stall_out.stall_out_inst" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/atax/test-fpga.prj/quartus/db/ip/atax/submodules/acl_mid_speed_fifo.sv" 866 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686672382251 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "64 32 acl_tessellated_incr_decr_threshold.sv(107) " "Verilog HDL assignment warning at acl_tessellated_incr_decr_threshold.sv(107): truncated value with size 64 to match size of target (32)" {  } { { "db/ip/atax/submodules/acl_tessellated_incr_decr_threshold.sv" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/atax/test-fpga.prj/quartus/db/ip/atax/submodules/acl_tessellated_incr_decr_threshold.sv" 107 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1686672382251 "|quartus_compile|atax:atax_inst|atax_internal:atax_internal_inst|atax_function_wrapper:atax_internal|atax_function:theatax_function|atax_bb_B5:thebb_atax_B5|atax_bb_B5_stall_region:thebb_atax_B5_stall_region|acl_data_fifo:theredist17_i_llvm_fpga_pop_i32_add758_pop37_atax27_out_data_out_68_fifo|acl_fifo:fifo|hld_fifo:hld_fifo_inst|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|acl_tessellated_incr_decr_threshold:gen_real_stall_out.stall_out_inst"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "acl_tessellated_incr_decr_threshold atax:atax_inst\|atax_internal:atax_internal_inst\|atax_function_wrapper:atax_internal\|atax_function:theatax_function\|atax_bb_B5:thebb_atax_B5\|atax_bb_B5_stall_region:thebb_atax_B5_stall_region\|acl_data_fifo:theredist17_i_llvm_fpga_pop_i32_add758_pop37_atax27_out_data_out_68_fifo\|acl_fifo:fifo\|hld_fifo:hld_fifo_inst\|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst\|acl_tessellated_incr_decr_threshold:real_almost_full.almost_full_inst " "Elaborating entity \"acl_tessellated_incr_decr_threshold\" for hierarchy \"atax:atax_inst\|atax_internal:atax_internal_inst\|atax_function_wrapper:atax_internal\|atax_function:theatax_function\|atax_bb_B5:thebb_atax_B5\|atax_bb_B5_stall_region:thebb_atax_B5_stall_region\|acl_data_fifo:theredist17_i_llvm_fpga_pop_i32_add758_pop37_atax27_out_data_out_68_fifo\|acl_fifo:fifo\|hld_fifo:hld_fifo_inst\|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst\|acl_tessellated_incr_decr_threshold:real_almost_full.almost_full_inst\"" {  } { { "db/ip/atax/submodules/acl_mid_speed_fifo.sv" "real_almost_full.almost_full_inst" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/atax/test-fpga.prj/quartus/db/ip/atax/submodules/acl_mid_speed_fifo.sv" 925 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686672382268 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "64 32 acl_tessellated_incr_decr_threshold.sv(107) " "Verilog HDL assignment warning at acl_tessellated_incr_decr_threshold.sv(107): truncated value with size 64 to match size of target (32)" {  } { { "db/ip/atax/submodules/acl_tessellated_incr_decr_threshold.sv" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/atax/test-fpga.prj/quartus/db/ip/atax/submodules/acl_tessellated_incr_decr_threshold.sv" 107 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1686672382269 "|quartus_compile|atax:atax_inst|atax_internal:atax_internal_inst|atax_function_wrapper:atax_internal|atax_function:theatax_function|atax_bb_B5:thebb_atax_B5|atax_bb_B5_stall_region:thebb_atax_B5_stall_region|acl_data_fifo:theredist17_i_llvm_fpga_pop_i32_add758_pop37_atax27_out_data_out_68_fifo|acl_fifo:fifo|hld_fifo:hld_fifo_inst|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|acl_tessellated_incr_decr_threshold:real_almost_full.almost_full_inst"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "atax_i_llvm_fpga_push_i1_notcmp3553_push33_0 atax:atax_inst\|atax_internal:atax_internal_inst\|atax_function_wrapper:atax_internal\|atax_function:theatax_function\|atax_bb_B5:thebb_atax_B5\|atax_bb_B5_stall_region:thebb_atax_B5_stall_region\|atax_i_llvm_fpga_push_i1_notcmp3553_push33_0:thei_llvm_fpga_push_i1_notcmp3553_push33_atax53 " "Elaborating entity \"atax_i_llvm_fpga_push_i1_notcmp3553_push33_0\" for hierarchy \"atax:atax_inst\|atax_internal:atax_internal_inst\|atax_function_wrapper:atax_internal\|atax_function:theatax_function\|atax_bb_B5:thebb_atax_B5\|atax_bb_B5_stall_region:thebb_atax_B5_stall_region\|atax_i_llvm_fpga_push_i1_notcmp3553_push33_0:thei_llvm_fpga_push_i1_notcmp3553_push33_atax53\"" {  } { { "db/ip/atax/submodules/atax_bb_b5_stall_region.sv" "thei_llvm_fpga_push_i1_notcmp3553_push33_atax53" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/atax/test-fpga.prj/quartus/db/ip/atax/submodules/atax_bb_b5_stall_region.sv" 2778 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686672382286 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "acl_push atax:atax_inst\|atax_internal:atax_internal_inst\|atax_function_wrapper:atax_internal\|atax_function:theatax_function\|atax_bb_B5:thebb_atax_B5\|atax_bb_B5_stall_region:thebb_atax_B5_stall_region\|atax_i_llvm_fpga_push_i1_notcmp3553_push33_0:thei_llvm_fpga_push_i1_notcmp3553_push33_atax53\|acl_push:thei_llvm_fpga_push_i1_notcmp3553_push33_atax1 " "Elaborating entity \"acl_push\" for hierarchy \"atax:atax_inst\|atax_internal:atax_internal_inst\|atax_function_wrapper:atax_internal\|atax_function:theatax_function\|atax_bb_B5:thebb_atax_B5\|atax_bb_B5_stall_region:thebb_atax_B5_stall_region\|atax_i_llvm_fpga_push_i1_notcmp3553_push33_0:thei_llvm_fpga_push_i1_notcmp3553_push33_atax53\|acl_push:thei_llvm_fpga_push_i1_notcmp3553_push33_atax1\"" {  } { { "db/ip/atax/submodules/atax_i_llvm_fpga_push_i1_notcmp3553_push33_0.sv" "thei_llvm_fpga_push_i1_notcmp3553_push33_atax1" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/atax/test-fpga.prj/quartus/db/ip/atax/submodules/atax_i_llvm_fpga_push_i1_notcmp3553_push33_0.sv" 123 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686672382297 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "atax_i_llvm_fpga_push_i1_notcmp3553_push33_53_reg atax:atax_inst\|atax_internal:atax_internal_inst\|atax_function_wrapper:atax_internal\|atax_function:theatax_function\|atax_bb_B5:thebb_atax_B5\|atax_bb_B5_stall_region:thebb_atax_B5_stall_region\|atax_i_llvm_fpga_push_i1_notcmp3553_push33_0:thei_llvm_fpga_push_i1_notcmp3553_push33_atax53\|atax_i_llvm_fpga_push_i1_notcmp3553_push33_53_reg:thei_llvm_fpga_push_i1_notcmp3553_push33_atax53_reg " "Elaborating entity \"atax_i_llvm_fpga_push_i1_notcmp3553_push33_53_reg\" for hierarchy \"atax:atax_inst\|atax_internal:atax_internal_inst\|atax_function_wrapper:atax_internal\|atax_function:theatax_function\|atax_bb_B5:thebb_atax_B5\|atax_bb_B5_stall_region:thebb_atax_B5_stall_region\|atax_i_llvm_fpga_push_i1_notcmp3553_push33_0:thei_llvm_fpga_push_i1_notcmp3553_push33_atax53\|atax_i_llvm_fpga_push_i1_notcmp3553_push33_53_reg:thei_llvm_fpga_push_i1_notcmp3553_push33_atax53_reg\"" {  } { { "db/ip/atax/submodules/atax_i_llvm_fpga_push_i1_notcmp3553_push33_0.sv" "thei_llvm_fpga_push_i1_notcmp3553_push33_atax53_reg" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/atax/test-fpga.prj/quartus/db/ip/atax/submodules/atax_i_llvm_fpga_push_i1_notcmp3553_push33_0.sv" 143 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686672382402 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "atax_i_llvm_fpga_pop_i1_notcmp3553_pop33_0 atax:atax_inst\|atax_internal:atax_internal_inst\|atax_function_wrapper:atax_internal\|atax_function:theatax_function\|atax_bb_B5:thebb_atax_B5\|atax_bb_B5_stall_region:thebb_atax_B5_stall_region\|atax_i_llvm_fpga_pop_i1_notcmp3553_pop33_0:thei_llvm_fpga_pop_i1_notcmp3553_pop33_atax52 " "Elaborating entity \"atax_i_llvm_fpga_pop_i1_notcmp3553_pop33_0\" for hierarchy \"atax:atax_inst\|atax_internal:atax_internal_inst\|atax_function_wrapper:atax_internal\|atax_function:theatax_function\|atax_bb_B5:thebb_atax_B5\|atax_bb_B5_stall_region:thebb_atax_B5_stall_region\|atax_i_llvm_fpga_pop_i1_notcmp3553_pop33_0:thei_llvm_fpga_pop_i1_notcmp3553_pop33_atax52\"" {  } { { "db/ip/atax/submodules/atax_bb_b5_stall_region.sv" "thei_llvm_fpga_pop_i1_notcmp3553_pop33_atax52" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/atax/test-fpga.prj/quartus/db/ip/atax/submodules/atax_bb_b5_stall_region.sv" 2800 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686672382414 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "acl_pop atax:atax_inst\|atax_internal:atax_internal_inst\|atax_function_wrapper:atax_internal\|atax_function:theatax_function\|atax_bb_B5:thebb_atax_B5\|atax_bb_B5_stall_region:thebb_atax_B5_stall_region\|atax_i_llvm_fpga_pop_i1_notcmp3553_pop33_0:thei_llvm_fpga_pop_i1_notcmp3553_pop33_atax52\|acl_pop:thei_llvm_fpga_pop_i1_notcmp3553_pop33_atax1 " "Elaborating entity \"acl_pop\" for hierarchy \"atax:atax_inst\|atax_internal:atax_internal_inst\|atax_function_wrapper:atax_internal\|atax_function:theatax_function\|atax_bb_B5:thebb_atax_B5\|atax_bb_B5_stall_region:thebb_atax_B5_stall_region\|atax_i_llvm_fpga_pop_i1_notcmp3553_pop33_0:thei_llvm_fpga_pop_i1_notcmp3553_pop33_atax52\|acl_pop:thei_llvm_fpga_pop_i1_notcmp3553_pop33_atax1\"" {  } { { "db/ip/atax/submodules/atax_i_llvm_fpga_pop_i1_notcmp3553_pop33_0.sv" "thei_llvm_fpga_pop_i1_notcmp3553_pop33_atax1" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/atax/test-fpga.prj/quartus/db/ip/atax/submodules/atax_i_llvm_fpga_pop_i1_notcmp3553_pop33_0.sv" 116 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686672382424 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "atax_i_llvm_fpga_pop_i1_notcmp3553_pop33_52_reg atax:atax_inst\|atax_internal:atax_internal_inst\|atax_function_wrapper:atax_internal\|atax_function:theatax_function\|atax_bb_B5:thebb_atax_B5\|atax_bb_B5_stall_region:thebb_atax_B5_stall_region\|atax_i_llvm_fpga_pop_i1_notcmp3553_pop33_0:thei_llvm_fpga_pop_i1_notcmp3553_pop33_atax52\|atax_i_llvm_fpga_pop_i1_notcmp3553_pop33_52_reg:thei_llvm_fpga_pop_i1_notcmp3553_pop33_atax52_reg " "Elaborating entity \"atax_i_llvm_fpga_pop_i1_notcmp3553_pop33_52_reg\" for hierarchy \"atax:atax_inst\|atax_internal:atax_internal_inst\|atax_function_wrapper:atax_internal\|atax_function:theatax_function\|atax_bb_B5:thebb_atax_B5\|atax_bb_B5_stall_region:thebb_atax_B5_stall_region\|atax_i_llvm_fpga_pop_i1_notcmp3553_pop33_0:thei_llvm_fpga_pop_i1_notcmp3553_pop33_atax52\|atax_i_llvm_fpga_pop_i1_notcmp3553_pop33_52_reg:thei_llvm_fpga_pop_i1_notcmp3553_pop33_atax52_reg\"" {  } { { "db/ip/atax/submodules/atax_i_llvm_fpga_pop_i1_notcmp3553_pop33_0.sv" "thei_llvm_fpga_pop_i1_notcmp3553_pop33_atax52_reg" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/atax/test-fpga.prj/quartus/db/ip/atax/submodules/atax_i_llvm_fpga_pop_i1_notcmp3553_pop33_0.sv" 136 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686672382436 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "atax_i_llvm_fpga_push_i1_exitcond1251_push32_0 atax:atax_inst\|atax_internal:atax_internal_inst\|atax_function_wrapper:atax_internal\|atax_function:theatax_function\|atax_bb_B5:thebb_atax_B5\|atax_bb_B5_stall_region:thebb_atax_B5_stall_region\|atax_i_llvm_fpga_push_i1_exitcond1251_push32_0:thei_llvm_fpga_push_i1_exitcond1251_push32_atax51 " "Elaborating entity \"atax_i_llvm_fpga_push_i1_exitcond1251_push32_0\" for hierarchy \"atax:atax_inst\|atax_internal:atax_internal_inst\|atax_function_wrapper:atax_internal\|atax_function:theatax_function\|atax_bb_B5:thebb_atax_B5\|atax_bb_B5_stall_region:thebb_atax_B5_stall_region\|atax_i_llvm_fpga_push_i1_exitcond1251_push32_0:thei_llvm_fpga_push_i1_exitcond1251_push32_atax51\"" {  } { { "db/ip/atax/submodules/atax_bb_b5_stall_region.sv" "thei_llvm_fpga_push_i1_exitcond1251_push32_atax51" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/atax/test-fpga.prj/quartus/db/ip/atax/submodules/atax_bb_b5_stall_region.sv" 2834 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686672382446 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "atax_i_llvm_fpga_push_i1_exitcond1251_push32_51_reg atax:atax_inst\|atax_internal:atax_internal_inst\|atax_function_wrapper:atax_internal\|atax_function:theatax_function\|atax_bb_B5:thebb_atax_B5\|atax_bb_B5_stall_region:thebb_atax_B5_stall_region\|atax_i_llvm_fpga_push_i1_exitcond1251_push32_0:thei_llvm_fpga_push_i1_exitcond1251_push32_atax51\|atax_i_llvm_fpga_push_i1_exitcond1251_push32_51_reg:thei_llvm_fpga_push_i1_exitcond1251_push32_atax51_reg " "Elaborating entity \"atax_i_llvm_fpga_push_i1_exitcond1251_push32_51_reg\" for hierarchy \"atax:atax_inst\|atax_internal:atax_internal_inst\|atax_function_wrapper:atax_internal\|atax_function:theatax_function\|atax_bb_B5:thebb_atax_B5\|atax_bb_B5_stall_region:thebb_atax_B5_stall_region\|atax_i_llvm_fpga_push_i1_exitcond1251_push32_0:thei_llvm_fpga_push_i1_exitcond1251_push32_atax51\|atax_i_llvm_fpga_push_i1_exitcond1251_push32_51_reg:thei_llvm_fpga_push_i1_exitcond1251_push32_atax51_reg\"" {  } { { "db/ip/atax/submodules/atax_i_llvm_fpga_push_i1_exitcond1251_push32_0.sv" "thei_llvm_fpga_push_i1_exitcond1251_push32_atax51_reg" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/atax/test-fpga.prj/quartus/db/ip/atax/submodules/atax_i_llvm_fpga_push_i1_exitcond1251_push32_0.sv" 143 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686672382540 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "atax_i_llvm_fpga_pop_i1_exitcond1251_pop32_0 atax:atax_inst\|atax_internal:atax_internal_inst\|atax_function_wrapper:atax_internal\|atax_function:theatax_function\|atax_bb_B5:thebb_atax_B5\|atax_bb_B5_stall_region:thebb_atax_B5_stall_region\|atax_i_llvm_fpga_pop_i1_exitcond1251_pop32_0:thei_llvm_fpga_pop_i1_exitcond1251_pop32_atax50 " "Elaborating entity \"atax_i_llvm_fpga_pop_i1_exitcond1251_pop32_0\" for hierarchy \"atax:atax_inst\|atax_internal:atax_internal_inst\|atax_function_wrapper:atax_internal\|atax_function:theatax_function\|atax_bb_B5:thebb_atax_B5\|atax_bb_B5_stall_region:thebb_atax_B5_stall_region\|atax_i_llvm_fpga_pop_i1_exitcond1251_pop32_0:thei_llvm_fpga_pop_i1_exitcond1251_pop32_atax50\"" {  } { { "db/ip/atax/submodules/atax_bb_b5_stall_region.sv" "thei_llvm_fpga_pop_i1_exitcond1251_pop32_atax50" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/atax/test-fpga.prj/quartus/db/ip/atax/submodules/atax_bb_b5_stall_region.sv" 2856 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686672382550 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "atax_i_llvm_fpga_pop_i1_exitcond1251_pop32_50_reg atax:atax_inst\|atax_internal:atax_internal_inst\|atax_function_wrapper:atax_internal\|atax_function:theatax_function\|atax_bb_B5:thebb_atax_B5\|atax_bb_B5_stall_region:thebb_atax_B5_stall_region\|atax_i_llvm_fpga_pop_i1_exitcond1251_pop32_0:thei_llvm_fpga_pop_i1_exitcond1251_pop32_atax50\|atax_i_llvm_fpga_pop_i1_exitcond1251_pop32_50_reg:thei_llvm_fpga_pop_i1_exitcond1251_pop32_atax50_reg " "Elaborating entity \"atax_i_llvm_fpga_pop_i1_exitcond1251_pop32_50_reg\" for hierarchy \"atax:atax_inst\|atax_internal:atax_internal_inst\|atax_function_wrapper:atax_internal\|atax_function:theatax_function\|atax_bb_B5:thebb_atax_B5\|atax_bb_B5_stall_region:thebb_atax_B5_stall_region\|atax_i_llvm_fpga_pop_i1_exitcond1251_pop32_0:thei_llvm_fpga_pop_i1_exitcond1251_pop32_atax50\|atax_i_llvm_fpga_pop_i1_exitcond1251_pop32_50_reg:thei_llvm_fpga_pop_i1_exitcond1251_pop32_atax50_reg\"" {  } { { "db/ip/atax/submodules/atax_i_llvm_fpga_pop_i1_exitcond1251_pop32_0.sv" "thei_llvm_fpga_pop_i1_exitcond1251_pop32_atax50_reg" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/atax/test-fpga.prj/quartus/db/ip/atax/submodules/atax_i_llvm_fpga_pop_i1_exitcond1251_pop32_0.sv" 136 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686672382564 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "atax_B5_merge_reg atax:atax_inst\|atax_internal:atax_internal_inst\|atax_function_wrapper:atax_internal\|atax_function:theatax_function\|atax_bb_B5:thebb_atax_B5\|atax_bb_B5_stall_region:thebb_atax_B5_stall_region\|atax_B5_merge_reg:theatax_B5_merge_reg_aunroll_x " "Elaborating entity \"atax_B5_merge_reg\" for hierarchy \"atax:atax_inst\|atax_internal:atax_internal_inst\|atax_function_wrapper:atax_internal\|atax_function:theatax_function\|atax_bb_B5:thebb_atax_B5\|atax_bb_B5_stall_region:thebb_atax_B5_stall_region\|atax_B5_merge_reg:theatax_B5_merge_reg_aunroll_x\"" {  } { { "db/ip/atax/submodules/atax_bb_b5_stall_region.sv" "theatax_B5_merge_reg_aunroll_x" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/atax/test-fpga.prj/quartus/db/ip/atax/submodules/atax_bb_b5_stall_region.sv" 2969 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686672382574 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "acl_data_fifo atax:atax_inst\|atax_internal:atax_internal_inst\|atax_function_wrapper:atax_internal\|atax_function:theatax_function\|atax_bb_B5:thebb_atax_B5\|atax_bb_B5_stall_region:thebb_atax_B5_stall_region\|acl_data_fifo:theredist12_i_llvm_fpga_pop_p1025i32_mptr_bitcast778956_pop35_atax21_out_data_out_68_fifo " "Elaborating entity \"acl_data_fifo\" for hierarchy \"atax:atax_inst\|atax_internal:atax_internal_inst\|atax_function_wrapper:atax_internal\|atax_function:theatax_function\|atax_bb_B5:thebb_atax_B5\|atax_bb_B5_stall_region:thebb_atax_B5_stall_region\|acl_data_fifo:theredist12_i_llvm_fpga_pop_p1025i32_mptr_bitcast778956_pop35_atax21_out_data_out_68_fifo\"" {  } { { "db/ip/atax/submodules/atax_bb_b5_stall_region.sv" "theredist12_i_llvm_fpga_pop_p1025i32_mptr_bitcast778956_pop35_atax21_out_data_out_68_fifo" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/atax/test-fpga.prj/quartus/db/ip/atax/submodules/atax_bb_b5_stall_region.sv" 3139 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686672382608 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "acl_fifo atax:atax_inst\|atax_internal:atax_internal_inst\|atax_function_wrapper:atax_internal\|atax_function:theatax_function\|atax_bb_B5:thebb_atax_B5\|atax_bb_B5_stall_region:thebb_atax_B5_stall_region\|acl_data_fifo:theredist12_i_llvm_fpga_pop_p1025i32_mptr_bitcast778956_pop35_atax21_out_data_out_68_fifo\|acl_fifo:fifo " "Elaborating entity \"acl_fifo\" for hierarchy \"atax:atax_inst\|atax_internal:atax_internal_inst\|atax_function_wrapper:atax_internal\|atax_function:theatax_function\|atax_bb_B5:thebb_atax_B5\|atax_bb_B5_stall_region:thebb_atax_B5_stall_region\|acl_data_fifo:theredist12_i_llvm_fpga_pop_p1025i32_mptr_bitcast778956_pop35_atax21_out_data_out_68_fifo\|acl_fifo:fifo\"" {  } { { "db/ip/atax/submodules/acl_data_fifo.v" "fifo" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/atax/test-fpga.prj/quartus/db/ip/atax/submodules/acl_data_fifo.v" 136 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686672382638 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hld_fifo atax:atax_inst\|atax_internal:atax_internal_inst\|atax_function_wrapper:atax_internal\|atax_function:theatax_function\|atax_bb_B5:thebb_atax_B5\|atax_bb_B5_stall_region:thebb_atax_B5_stall_region\|acl_data_fifo:theredist12_i_llvm_fpga_pop_p1025i32_mptr_bitcast778956_pop35_atax21_out_data_out_68_fifo\|acl_fifo:fifo\|hld_fifo:hld_fifo_inst " "Elaborating entity \"hld_fifo\" for hierarchy \"atax:atax_inst\|atax_internal:atax_internal_inst\|atax_function_wrapper:atax_internal\|atax_function:theatax_function\|atax_bb_B5:thebb_atax_B5\|atax_bb_B5_stall_region:thebb_atax_B5_stall_region\|acl_data_fifo:theredist12_i_llvm_fpga_pop_p1025i32_mptr_bitcast778956_pop35_atax21_out_data_out_68_fifo\|acl_fifo:fifo\|hld_fifo:hld_fifo_inst\"" {  } { { "db/ip/atax/submodules/acl_fifo.v" "hld_fifo_inst" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/atax/test-fpga.prj/quartus/db/ip/atax/submodules/acl_fifo.v" 289 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686672382667 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 hld_fifo.sv(514) " "Verilog HDL assignment warning at hld_fifo.sv(514): truncated value with size 32 to match size of target (1)" {  } { { "db/ip/atax/submodules/hld_fifo.sv" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/atax/test-fpga.prj/quartus/db/ip/atax/submodules/hld_fifo.sv" 514 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1686672382670 "|quartus_compile|atax:atax_inst|atax_internal:atax_internal_inst|atax_function_wrapper:atax_internal|atax_function:theatax_function|atax_bb_B5:thebb_atax_B5|atax_bb_B5_stall_region:thebb_atax_B5_stall_region|acl_data_fifo:theredist12_i_llvm_fpga_pop_p1025i32_mptr_bitcast778956_pop35_atax21_out_data_out_68_fifo|acl_fifo:fifo|hld_fifo:hld_fifo_inst"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "acl_mid_speed_fifo atax:atax_inst\|atax_internal:atax_internal_inst\|atax_function_wrapper:atax_internal\|atax_function:theatax_function\|atax_bb_B5:thebb_atax_B5\|atax_bb_B5_stall_region:thebb_atax_B5_stall_region\|acl_data_fifo:theredist12_i_llvm_fpga_pop_p1025i32_mptr_bitcast778956_pop35_atax21_out_data_out_68_fifo\|acl_fifo:fifo\|hld_fifo:hld_fifo_inst\|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst " "Elaborating entity \"acl_mid_speed_fifo\" for hierarchy \"atax:atax_inst\|atax_internal:atax_internal_inst\|atax_function_wrapper:atax_internal\|atax_function:theatax_function\|atax_bb_B5:thebb_atax_B5\|atax_bb_B5_stall_region:thebb_atax_B5_stall_region\|acl_data_fifo:theredist12_i_llvm_fpga_pop_p1025i32_mptr_bitcast778956_pop35_atax21_out_data_out_68_fifo\|acl_fifo:fifo\|hld_fifo:hld_fifo_inst\|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst\"" {  } { { "db/ip/atax/submodules/hld_fifo.sv" "ms.acl_mid_speed_fifo_inst" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/atax/test-fpga.prj/quartus/db/ip/atax/submodules/hld_fifo.sv" 894 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686672382699 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 acl_mid_speed_fifo.sv(174) " "Verilog HDL assignment warning at acl_mid_speed_fifo.sv(174): truncated value with size 32 to match size of target (1)" {  } { { "db/ip/atax/submodules/acl_mid_speed_fifo.sv" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/atax/test-fpga.prj/quartus/db/ip/atax/submodules/acl_mid_speed_fifo.sv" 174 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1686672382701 "|quartus_compile|atax:atax_inst|atax_internal:atax_internal_inst|atax_function_wrapper:atax_internal|atax_function:theatax_function|atax_bb_B5:thebb_atax_B5|atax_bb_B5_stall_region:thebb_atax_B5_stall_region|acl_data_fifo:theredist12_i_llvm_fpga_pop_p1025i32_mptr_bitcast778956_pop35_atax21_out_data_out_68_fifo|acl_fifo:fifo|hld_fifo:hld_fifo_inst|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst"}
{ "Warning" "WCBX_ALTSYNCRAM_ALTSYNCRAM_MRAM_UNAVAILABLE" "" "Device family Cyclone V does not have M20K blocks -- using available memory blocks" {  } { { "db/ip/atax/submodules/acl_mid_speed_fifo.sv" "gen_ram.gen_m20k.altera_syncram" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/atax/test-fpga.prj/quartus/db/ip/atax/submodules/acl_mid_speed_fifo.sv" 497 0 0 } }  } 0 272007 "Warning message" 0 0 "Analysis & Synthesis" 0 -1 1686672382859 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_syncram atax:atax_inst\|atax_internal:atax_internal_inst\|atax_function_wrapper:atax_internal\|atax_function:theatax_function\|atax_bb_B5:thebb_atax_B5\|atax_bb_B5_stall_region:thebb_atax_B5_stall_region\|acl_data_fifo:theredist12_i_llvm_fpga_pop_p1025i32_mptr_bitcast778956_pop35_atax21_out_data_out_68_fifo\|acl_fifo:fifo\|hld_fifo:hld_fifo_inst\|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst\|altera_syncram:gen_ram.gen_m20k.altera_syncram " "Elaborating entity \"altera_syncram\" for hierarchy \"atax:atax_inst\|atax_internal:atax_internal_inst\|atax_function_wrapper:atax_internal\|atax_function:theatax_function\|atax_bb_B5:thebb_atax_B5\|atax_bb_B5_stall_region:thebb_atax_B5_stall_region\|acl_data_fifo:theredist12_i_llvm_fpga_pop_p1025i32_mptr_bitcast778956_pop35_atax21_out_data_out_68_fifo\|acl_fifo:fifo\|hld_fifo:hld_fifo_inst\|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst\|altera_syncram:gen_ram.gen_m20k.altera_syncram\"" {  } { { "db/ip/atax/submodules/acl_mid_speed_fifo.sv" "gen_ram.gen_m20k.altera_syncram" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/atax/test-fpga.prj/quartus/db/ip/atax/submodules/acl_mid_speed_fifo.sv" 497 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686672382874 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "atax:atax_inst\|atax_internal:atax_internal_inst\|atax_function_wrapper:atax_internal\|atax_function:theatax_function\|atax_bb_B5:thebb_atax_B5\|atax_bb_B5_stall_region:thebb_atax_B5_stall_region\|acl_data_fifo:theredist12_i_llvm_fpga_pop_p1025i32_mptr_bitcast778956_pop35_atax21_out_data_out_68_fifo\|acl_fifo:fifo\|hld_fifo:hld_fifo_inst\|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst\|altera_syncram:gen_ram.gen_m20k.altera_syncram " "Elaborated megafunction instantiation \"atax:atax_inst\|atax_internal:atax_internal_inst\|atax_function_wrapper:atax_internal\|atax_function:theatax_function\|atax_bb_B5:thebb_atax_B5\|atax_bb_B5_stall_region:thebb_atax_B5_stall_region\|acl_data_fifo:theredist12_i_llvm_fpga_pop_p1025i32_mptr_bitcast778956_pop35_atax21_out_data_out_68_fifo\|acl_fifo:fifo\|hld_fifo:hld_fifo_inst\|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst\|altera_syncram:gen_ram.gen_m20k.altera_syncram\"" {  } { { "db/ip/atax/submodules/acl_mid_speed_fifo.sv" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/atax/test-fpga.prj/quartus/db/ip/atax/submodules/acl_mid_speed_fifo.sv" 497 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686672382888 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "atax:atax_inst\|atax_internal:atax_internal_inst\|atax_function_wrapper:atax_internal\|atax_function:theatax_function\|atax_bb_B5:thebb_atax_B5\|atax_bb_B5_stall_region:thebb_atax_B5_stall_region\|acl_data_fifo:theredist12_i_llvm_fpga_pop_p1025i32_mptr_bitcast778956_pop35_atax21_out_data_out_68_fifo\|acl_fifo:fifo\|hld_fifo:hld_fifo_inst\|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst\|altera_syncram:gen_ram.gen_m20k.altera_syncram " "Instantiated megafunction \"atax:atax_inst\|atax_internal:atax_internal_inst\|atax_function_wrapper:atax_internal\|atax_function:theatax_function\|atax_bb_B5:thebb_atax_B5\|atax_bb_B5_stall_region:thebb_atax_B5_stall_region\|acl_data_fifo:theredist12_i_llvm_fpga_pop_p1025i32_mptr_bitcast778956_pop35_atax21_out_data_out_68_fifo\|acl_fifo:fifo\|hld_fifo:hld_fifo_inst\|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst\|altera_syncram:gen_ram.gen_m20k.altera_syncram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 128 " "Parameter \"numwords_a\" = \"128\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1686672382888 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 128 " "Parameter \"numwords_b\" = \"128\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1686672382888 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_b CLEAR1 " "Parameter \"address_aclr_b\" = \"CLEAR1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1686672382888 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK1 " "Parameter \"address_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1686672382888 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1686672382888 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_b BYPASS " "Parameter \"clock_enable_input_b\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1686672382888 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_b NORMAL " "Parameter \"clock_enable_output_b\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1686672382888 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "enable_ecc FALSE " "Parameter \"enable_ecc\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1686672382888 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Stratix 10 " "Parameter \"intended_device_family\" = \"Stratix 10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1686672382888 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altera_syncram " "Parameter \"lpm_type\" = \"altera_syncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1686672382888 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode DUAL_PORT " "Parameter \"operation_mode\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1686672382888 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_b NONE " "Parameter \"outdata_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1686672382888 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_sclr_b NONE " "Parameter \"outdata_sclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1686672382888 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b CLOCK1 " "Parameter \"outdata_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1686672382888 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_uninitialized TRUE " "Parameter \"power_up_uninitialized\" = \"TRUE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1686672382888 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type M20K " "Parameter \"ram_block_type\" = \"M20K\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1686672382888 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1686672382888 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 7 " "Parameter \"widthad_a\" = \"7\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1686672382888 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 7 " "Parameter \"widthad_b\" = \"7\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1686672382888 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 64 " "Parameter \"width_a\" = \"64\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1686672382888 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 64 " "Parameter \"width_b\" = \"64\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1686672382888 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1686672382888 ""}  } { { "db/ip/atax/submodules/acl_mid_speed_fifo.sv" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/atax/test-fpga.prj/quartus/db/ip/atax/submodules/acl_mid_speed_fifo.sv" 497 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1686672382888 ""}
{ "Warning" "WTDFX_ASSERTION" "Device family Cyclone V does not have M20K blocks -- using available memory blocks " "Assertion warning: Device family Cyclone V does not have M20K blocks -- using available memory blocks" {  } { { "db/altera_syncram_q572.tdf" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/atax/test-fpga.prj/quartus/db/altera_syncram_q572.tdf" 52 2 0 } }  } 0 287001 "Assertion warning: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686672382934 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altera_syncram_q572.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altera_syncram_q572.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altera_syncram_q572 " "Found entity 1: altera_syncram_q572" {  } { { "db/altera_syncram_q572.tdf" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/atax/test-fpga.prj/quartus/db/altera_syncram_q572.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686672382934 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686672382934 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_syncram_q572 atax:atax_inst\|atax_internal:atax_internal_inst\|atax_function_wrapper:atax_internal\|atax_function:theatax_function\|atax_bb_B5:thebb_atax_B5\|atax_bb_B5_stall_region:thebb_atax_B5_stall_region\|acl_data_fifo:theredist12_i_llvm_fpga_pop_p1025i32_mptr_bitcast778956_pop35_atax21_out_data_out_68_fifo\|acl_fifo:fifo\|hld_fifo:hld_fifo_inst\|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst\|altera_syncram:gen_ram.gen_m20k.altera_syncram\|altera_syncram_q572:auto_generated " "Elaborating entity \"altera_syncram_q572\" for hierarchy \"atax:atax_inst\|atax_internal:atax_internal_inst\|atax_function_wrapper:atax_internal\|atax_function:theatax_function\|atax_bb_B5:thebb_atax_B5\|atax_bb_B5_stall_region:thebb_atax_B5_stall_region\|acl_data_fifo:theredist12_i_llvm_fpga_pop_p1025i32_mptr_bitcast778956_pop35_atax21_out_data_out_68_fifo\|acl_fifo:fifo\|hld_fifo:hld_fifo_inst\|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst\|altera_syncram:gen_ram.gen_m20k.altera_syncram\|altera_syncram_q572:auto_generated\"" {  } { { "altera_syncram.tdf" "auto_generated" { Text "f:/quartus/quartus/libraries/megafunctions/altera_syncram.tdf" 125 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686672382936 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_5bb4.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_5bb4.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_5bb4 " "Found entity 1: altsyncram_5bb4" {  } { { "db/altsyncram_5bb4.tdf" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/atax/test-fpga.prj/quartus/db/altsyncram_5bb4.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686672383001 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686672383001 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_5bb4 atax:atax_inst\|atax_internal:atax_internal_inst\|atax_function_wrapper:atax_internal\|atax_function:theatax_function\|atax_bb_B5:thebb_atax_B5\|atax_bb_B5_stall_region:thebb_atax_B5_stall_region\|acl_data_fifo:theredist12_i_llvm_fpga_pop_p1025i32_mptr_bitcast778956_pop35_atax21_out_data_out_68_fifo\|acl_fifo:fifo\|hld_fifo:hld_fifo_inst\|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst\|altera_syncram:gen_ram.gen_m20k.altera_syncram\|altera_syncram_q572:auto_generated\|altsyncram_5bb4:altsyncram1 " "Elaborating entity \"altsyncram_5bb4\" for hierarchy \"atax:atax_inst\|atax_internal:atax_internal_inst\|atax_function_wrapper:atax_internal\|atax_function:theatax_function\|atax_bb_B5:thebb_atax_B5\|atax_bb_B5_stall_region:thebb_atax_B5_stall_region\|acl_data_fifo:theredist12_i_llvm_fpga_pop_p1025i32_mptr_bitcast778956_pop35_atax21_out_data_out_68_fifo\|acl_fifo:fifo\|hld_fifo:hld_fifo_inst\|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst\|altera_syncram:gen_ram.gen_m20k.altera_syncram\|altera_syncram_q572:auto_generated\|altsyncram_5bb4:altsyncram1\"" {  } { { "db/altera_syncram_q572.tdf" "altsyncram1" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/atax/test-fpga.prj/quartus/db/altera_syncram_q572.tdf" 39 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686672383004 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "acl_tessellated_incr_decr_threshold atax:atax_inst\|atax_internal:atax_internal_inst\|atax_function_wrapper:atax_internal\|atax_function:theatax_function\|atax_bb_B5:thebb_atax_B5\|atax_bb_B5_stall_region:thebb_atax_B5_stall_region\|acl_data_fifo:theredist12_i_llvm_fpga_pop_p1025i32_mptr_bitcast778956_pop35_atax21_out_data_out_68_fifo\|acl_fifo:fifo\|hld_fifo:hld_fifo_inst\|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst\|acl_tessellated_incr_decr_threshold:addr_match_inst " "Elaborating entity \"acl_tessellated_incr_decr_threshold\" for hierarchy \"atax:atax_inst\|atax_internal:atax_internal_inst\|atax_function_wrapper:atax_internal\|atax_function:theatax_function\|atax_bb_B5:thebb_atax_B5\|atax_bb_B5_stall_region:thebb_atax_B5_stall_region\|acl_data_fifo:theredist12_i_llvm_fpga_pop_p1025i32_mptr_bitcast778956_pop35_atax21_out_data_out_68_fifo\|acl_fifo:fifo\|hld_fifo:hld_fifo_inst\|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst\|acl_tessellated_incr_decr_threshold:addr_match_inst\"" {  } { { "db/ip/atax/submodules/acl_mid_speed_fifo.sv" "addr_match_inst" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/atax/test-fpga.prj/quartus/db/ip/atax/submodules/acl_mid_speed_fifo.sv" 708 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686672383051 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "64 32 acl_tessellated_incr_decr_threshold.sv(107) " "Verilog HDL assignment warning at acl_tessellated_incr_decr_threshold.sv(107): truncated value with size 64 to match size of target (32)" {  } { { "db/ip/atax/submodules/acl_tessellated_incr_decr_threshold.sv" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/atax/test-fpga.prj/quartus/db/ip/atax/submodules/acl_tessellated_incr_decr_threshold.sv" 107 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1686672383052 "|quartus_compile|atax:atax_inst|atax_internal:atax_internal_inst|atax_function_wrapper:atax_internal|atax_function:theatax_function|atax_bb_B5:thebb_atax_B5|atax_bb_B5_stall_region:thebb_atax_B5_stall_region|acl_data_fifo:theredist12_i_llvm_fpga_pop_p1025i32_mptr_bitcast778956_pop35_atax21_out_data_out_68_fifo|acl_fifo:fifo|hld_fifo:hld_fifo_inst|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|acl_tessellated_incr_decr_threshold:addr_match_inst"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "acl_tessellated_incr_decr_threshold atax:atax_inst\|atax_internal:atax_internal_inst\|atax_function_wrapper:atax_internal\|atax_function:theatax_function\|atax_bb_B5:thebb_atax_B5\|atax_bb_B5_stall_region:thebb_atax_B5_stall_region\|acl_data_fifo:theredist12_i_llvm_fpga_pop_p1025i32_mptr_bitcast778956_pop35_atax21_out_data_out_68_fifo\|acl_fifo:fifo\|hld_fifo:hld_fifo_inst\|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst\|acl_tessellated_incr_decr_threshold:gen_real_stall_out.stall_out_inst " "Elaborating entity \"acl_tessellated_incr_decr_threshold\" for hierarchy \"atax:atax_inst\|atax_internal:atax_internal_inst\|atax_function_wrapper:atax_internal\|atax_function:theatax_function\|atax_bb_B5:thebb_atax_B5\|atax_bb_B5_stall_region:thebb_atax_B5_stall_region\|acl_data_fifo:theredist12_i_llvm_fpga_pop_p1025i32_mptr_bitcast778956_pop35_atax21_out_data_out_68_fifo\|acl_fifo:fifo\|hld_fifo:hld_fifo_inst\|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst\|acl_tessellated_incr_decr_threshold:gen_real_stall_out.stall_out_inst\"" {  } { { "db/ip/atax/submodules/acl_mid_speed_fifo.sv" "gen_real_stall_out.stall_out_inst" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/atax/test-fpga.prj/quartus/db/ip/atax/submodules/acl_mid_speed_fifo.sv" 866 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686672383070 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "64 32 acl_tessellated_incr_decr_threshold.sv(107) " "Verilog HDL assignment warning at acl_tessellated_incr_decr_threshold.sv(107): truncated value with size 64 to match size of target (32)" {  } { { "db/ip/atax/submodules/acl_tessellated_incr_decr_threshold.sv" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/atax/test-fpga.prj/quartus/db/ip/atax/submodules/acl_tessellated_incr_decr_threshold.sv" 107 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1686672383071 "|quartus_compile|atax:atax_inst|atax_internal:atax_internal_inst|atax_function_wrapper:atax_internal|atax_function:theatax_function|atax_bb_B5:thebb_atax_B5|atax_bb_B5_stall_region:thebb_atax_B5_stall_region|acl_data_fifo:theredist12_i_llvm_fpga_pop_p1025i32_mptr_bitcast778956_pop35_atax21_out_data_out_68_fifo|acl_fifo:fifo|hld_fifo:hld_fifo_inst|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|acl_tessellated_incr_decr_threshold:gen_real_stall_out.stall_out_inst"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "acl_tessellated_incr_decr_threshold atax:atax_inst\|atax_internal:atax_internal_inst\|atax_function_wrapper:atax_internal\|atax_function:theatax_function\|atax_bb_B5:thebb_atax_B5\|atax_bb_B5_stall_region:thebb_atax_B5_stall_region\|acl_data_fifo:theredist12_i_llvm_fpga_pop_p1025i32_mptr_bitcast778956_pop35_atax21_out_data_out_68_fifo\|acl_fifo:fifo\|hld_fifo:hld_fifo_inst\|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst\|acl_tessellated_incr_decr_threshold:real_almost_full.almost_full_inst " "Elaborating entity \"acl_tessellated_incr_decr_threshold\" for hierarchy \"atax:atax_inst\|atax_internal:atax_internal_inst\|atax_function_wrapper:atax_internal\|atax_function:theatax_function\|atax_bb_B5:thebb_atax_B5\|atax_bb_B5_stall_region:thebb_atax_B5_stall_region\|acl_data_fifo:theredist12_i_llvm_fpga_pop_p1025i32_mptr_bitcast778956_pop35_atax21_out_data_out_68_fifo\|acl_fifo:fifo\|hld_fifo:hld_fifo_inst\|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst\|acl_tessellated_incr_decr_threshold:real_almost_full.almost_full_inst\"" {  } { { "db/ip/atax/submodules/acl_mid_speed_fifo.sv" "real_almost_full.almost_full_inst" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/atax/test-fpga.prj/quartus/db/ip/atax/submodules/acl_mid_speed_fifo.sv" 925 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686672383087 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "64 32 acl_tessellated_incr_decr_threshold.sv(107) " "Verilog HDL assignment warning at acl_tessellated_incr_decr_threshold.sv(107): truncated value with size 64 to match size of target (32)" {  } { { "db/ip/atax/submodules/acl_tessellated_incr_decr_threshold.sv" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/atax/test-fpga.prj/quartus/db/ip/atax/submodules/acl_tessellated_incr_decr_threshold.sv" 107 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1686672383087 "|quartus_compile|atax:atax_inst|atax_internal:atax_internal_inst|atax_function_wrapper:atax_internal|atax_function:theatax_function|atax_bb_B5:thebb_atax_B5|atax_bb_B5_stall_region:thebb_atax_B5_stall_region|acl_data_fifo:theredist12_i_llvm_fpga_pop_p1025i32_mptr_bitcast778956_pop35_atax21_out_data_out_68_fifo|acl_fifo:fifo|hld_fifo:hld_fifo_inst|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|acl_tessellated_incr_decr_threshold:real_almost_full.almost_full_inst"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "atax_i_llvm_fpga_ffwd_dest_p1025i32_mptr_bitcast839218_0 atax:atax_inst\|atax_internal:atax_internal_inst\|atax_function_wrapper:atax_internal\|atax_function:theatax_function\|atax_bb_B5:thebb_atax_B5\|atax_bb_B5_stall_region:thebb_atax_B5_stall_region\|atax_i_llvm_fpga_ffwd_dest_p1025i32_mptr_bitcast839218_0:thei_llvm_fpga_ffwd_dest_p1025i32_mptr_bitcast839218_atax12 " "Elaborating entity \"atax_i_llvm_fpga_ffwd_dest_p1025i32_mptr_bitcast839218_0\" for hierarchy \"atax:atax_inst\|atax_internal:atax_internal_inst\|atax_function_wrapper:atax_internal\|atax_function:theatax_function\|atax_bb_B5:thebb_atax_B5\|atax_bb_B5_stall_region:thebb_atax_B5_stall_region\|atax_i_llvm_fpga_ffwd_dest_p1025i32_mptr_bitcast839218_0:thei_llvm_fpga_ffwd_dest_p1025i32_mptr_bitcast839218_atax12\"" {  } { { "db/ip/atax/submodules/atax_bb_b5_stall_region.sv" "thei_llvm_fpga_ffwd_dest_p1025i32_mptr_bitcast839218_atax12" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/atax/test-fpga.prj/quartus/db/ip/atax/submodules/atax_bb_b5_stall_region.sv" 3506 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686672383102 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "acl_ffwddst atax:atax_inst\|atax_internal:atax_internal_inst\|atax_function_wrapper:atax_internal\|atax_function:theatax_function\|atax_bb_B5:thebb_atax_B5\|atax_bb_B5_stall_region:thebb_atax_B5_stall_region\|atax_i_llvm_fpga_ffwd_dest_p1025i32_mptr_bitcast839218_0:thei_llvm_fpga_ffwd_dest_p1025i32_mptr_bitcast839218_atax12\|acl_ffwddst:thei_llvm_fpga_ffwd_dest_p1025i32_mptr_bitcast839218_atax1 " "Elaborating entity \"acl_ffwddst\" for hierarchy \"atax:atax_inst\|atax_internal:atax_internal_inst\|atax_function_wrapper:atax_internal\|atax_function:theatax_function\|atax_bb_B5:thebb_atax_B5\|atax_bb_B5_stall_region:thebb_atax_B5_stall_region\|atax_i_llvm_fpga_ffwd_dest_p1025i32_mptr_bitcast839218_0:thei_llvm_fpga_ffwd_dest_p1025i32_mptr_bitcast839218_atax12\|acl_ffwddst:thei_llvm_fpga_ffwd_dest_p1025i32_mptr_bitcast839218_atax1\"" {  } { { "db/ip/atax/submodules/atax_i_llvm_fpga_ffwd_dest_p1025i32_mptr_bitcast839218_0.sv" "thei_llvm_fpga_ffwd_dest_p1025i32_mptr_bitcast839218_atax1" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/atax/test-fpga.prj/quartus/db/ip/atax/submodules/atax_i_llvm_fpga_ffwd_dest_p1025i32_mptr_bitcast839218_0.sv" 68 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686672383112 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "acl_data_fifo atax:atax_inst\|atax_internal:atax_internal_inst\|atax_function_wrapper:atax_internal\|atax_function:theatax_function\|atax_bb_B5:thebb_atax_B5\|atax_bb_B5_stall_region:thebb_atax_B5_stall_region\|acl_data_fifo:theredist15_i_llvm_fpga_pop_i32_j_175_pop26_atax10_out_data_out_68_fifo " "Elaborating entity \"acl_data_fifo\" for hierarchy \"atax:atax_inst\|atax_internal:atax_internal_inst\|atax_function_wrapper:atax_internal\|atax_function:theatax_function\|atax_bb_B5:thebb_atax_B5\|atax_bb_B5_stall_region:thebb_atax_B5_stall_region\|acl_data_fifo:theredist15_i_llvm_fpga_pop_i32_j_175_pop26_atax10_out_data_out_68_fifo\"" {  } { { "db/ip/atax/submodules/atax_bb_b5_stall_region.sv" "theredist15_i_llvm_fpga_pop_i32_j_175_pop26_atax10_out_data_out_68_fifo" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/atax/test-fpga.prj/quartus/db/ip/atax/submodules/atax_bb_b5_stall_region.sv" 3784 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686672383127 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "acl_fifo atax:atax_inst\|atax_internal:atax_internal_inst\|atax_function_wrapper:atax_internal\|atax_function:theatax_function\|atax_bb_B5:thebb_atax_B5\|atax_bb_B5_stall_region:thebb_atax_B5_stall_region\|acl_data_fifo:theredist15_i_llvm_fpga_pop_i32_j_175_pop26_atax10_out_data_out_68_fifo\|acl_fifo:fifo " "Elaborating entity \"acl_fifo\" for hierarchy \"atax:atax_inst\|atax_internal:atax_internal_inst\|atax_function_wrapper:atax_internal\|atax_function:theatax_function\|atax_bb_B5:thebb_atax_B5\|atax_bb_B5_stall_region:thebb_atax_B5_stall_region\|acl_data_fifo:theredist15_i_llvm_fpga_pop_i32_j_175_pop26_atax10_out_data_out_68_fifo\|acl_fifo:fifo\"" {  } { { "db/ip/atax/submodules/acl_data_fifo.v" "fifo" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/atax/test-fpga.prj/quartus/db/ip/atax/submodules/acl_data_fifo.v" 136 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686672383137 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hld_fifo atax:atax_inst\|atax_internal:atax_internal_inst\|atax_function_wrapper:atax_internal\|atax_function:theatax_function\|atax_bb_B5:thebb_atax_B5\|atax_bb_B5_stall_region:thebb_atax_B5_stall_region\|acl_data_fifo:theredist15_i_llvm_fpga_pop_i32_j_175_pop26_atax10_out_data_out_68_fifo\|acl_fifo:fifo\|hld_fifo:hld_fifo_inst " "Elaborating entity \"hld_fifo\" for hierarchy \"atax:atax_inst\|atax_internal:atax_internal_inst\|atax_function_wrapper:atax_internal\|atax_function:theatax_function\|atax_bb_B5:thebb_atax_B5\|atax_bb_B5_stall_region:thebb_atax_B5_stall_region\|acl_data_fifo:theredist15_i_llvm_fpga_pop_i32_j_175_pop26_atax10_out_data_out_68_fifo\|acl_fifo:fifo\|hld_fifo:hld_fifo_inst\"" {  } { { "db/ip/atax/submodules/acl_fifo.v" "hld_fifo_inst" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/atax/test-fpga.prj/quartus/db/ip/atax/submodules/acl_fifo.v" 289 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686672383154 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 hld_fifo.sv(514) " "Verilog HDL assignment warning at hld_fifo.sv(514): truncated value with size 32 to match size of target (1)" {  } { { "db/ip/atax/submodules/hld_fifo.sv" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/atax/test-fpga.prj/quartus/db/ip/atax/submodules/hld_fifo.sv" 514 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1686672383156 "|quartus_compile|atax:atax_inst|atax_internal:atax_internal_inst|atax_function_wrapper:atax_internal|atax_function:theatax_function|atax_bb_B5:thebb_atax_B5|atax_bb_B5_stall_region:thebb_atax_B5_stall_region|acl_data_fifo:theredist15_i_llvm_fpga_pop_i32_j_175_pop26_atax10_out_data_out_68_fifo|acl_fifo:fifo|hld_fifo:hld_fifo_inst"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "acl_mid_speed_fifo atax:atax_inst\|atax_internal:atax_internal_inst\|atax_function_wrapper:atax_internal\|atax_function:theatax_function\|atax_bb_B5:thebb_atax_B5\|atax_bb_B5_stall_region:thebb_atax_B5_stall_region\|acl_data_fifo:theredist15_i_llvm_fpga_pop_i32_j_175_pop26_atax10_out_data_out_68_fifo\|acl_fifo:fifo\|hld_fifo:hld_fifo_inst\|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst " "Elaborating entity \"acl_mid_speed_fifo\" for hierarchy \"atax:atax_inst\|atax_internal:atax_internal_inst\|atax_function_wrapper:atax_internal\|atax_function:theatax_function\|atax_bb_B5:thebb_atax_B5\|atax_bb_B5_stall_region:thebb_atax_B5_stall_region\|acl_data_fifo:theredist15_i_llvm_fpga_pop_i32_j_175_pop26_atax10_out_data_out_68_fifo\|acl_fifo:fifo\|hld_fifo:hld_fifo_inst\|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst\"" {  } { { "db/ip/atax/submodules/hld_fifo.sv" "ms.acl_mid_speed_fifo_inst" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/atax/test-fpga.prj/quartus/db/ip/atax/submodules/hld_fifo.sv" 894 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686672383169 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 acl_mid_speed_fifo.sv(174) " "Verilog HDL assignment warning at acl_mid_speed_fifo.sv(174): truncated value with size 32 to match size of target (1)" {  } { { "db/ip/atax/submodules/acl_mid_speed_fifo.sv" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/atax/test-fpga.prj/quartus/db/ip/atax/submodules/acl_mid_speed_fifo.sv" 174 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1686672383170 "|quartus_compile|atax:atax_inst|atax_internal:atax_internal_inst|atax_function_wrapper:atax_internal|atax_function:theatax_function|atax_bb_B5:thebb_atax_B5|atax_bb_B5_stall_region:thebb_atax_B5_stall_region|acl_data_fifo:theredist15_i_llvm_fpga_pop_i32_j_175_pop26_atax10_out_data_out_68_fifo|acl_fifo:fifo|hld_fifo:hld_fifo_inst|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "acl_tessellated_incr_decr_threshold atax:atax_inst\|atax_internal:atax_internal_inst\|atax_function_wrapper:atax_internal\|atax_function:theatax_function\|atax_bb_B5:thebb_atax_B5\|atax_bb_B5_stall_region:thebb_atax_B5_stall_region\|acl_data_fifo:theredist15_i_llvm_fpga_pop_i32_j_175_pop26_atax10_out_data_out_68_fifo\|acl_fifo:fifo\|hld_fifo:hld_fifo_inst\|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst\|acl_tessellated_incr_decr_threshold:addr_match_inst " "Elaborating entity \"acl_tessellated_incr_decr_threshold\" for hierarchy \"atax:atax_inst\|atax_internal:atax_internal_inst\|atax_function_wrapper:atax_internal\|atax_function:theatax_function\|atax_bb_B5:thebb_atax_B5\|atax_bb_B5_stall_region:thebb_atax_B5_stall_region\|acl_data_fifo:theredist15_i_llvm_fpga_pop_i32_j_175_pop26_atax10_out_data_out_68_fifo\|acl_fifo:fifo\|hld_fifo:hld_fifo_inst\|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst\|acl_tessellated_incr_decr_threshold:addr_match_inst\"" {  } { { "db/ip/atax/submodules/acl_mid_speed_fifo.sv" "addr_match_inst" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/atax/test-fpga.prj/quartus/db/ip/atax/submodules/acl_mid_speed_fifo.sv" 708 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686672383230 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "64 32 acl_tessellated_incr_decr_threshold.sv(107) " "Verilog HDL assignment warning at acl_tessellated_incr_decr_threshold.sv(107): truncated value with size 64 to match size of target (32)" {  } { { "db/ip/atax/submodules/acl_tessellated_incr_decr_threshold.sv" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/atax/test-fpga.prj/quartus/db/ip/atax/submodules/acl_tessellated_incr_decr_threshold.sv" 107 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1686672383231 "|quartus_compile|atax:atax_inst|atax_internal:atax_internal_inst|atax_function_wrapper:atax_internal|atax_function:theatax_function|atax_bb_B5:thebb_atax_B5|atax_bb_B5_stall_region:thebb_atax_B5_stall_region|acl_data_fifo:theredist15_i_llvm_fpga_pop_i32_j_175_pop26_atax10_out_data_out_68_fifo|acl_fifo:fifo|hld_fifo:hld_fifo_inst|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|acl_tessellated_incr_decr_threshold:addr_match_inst"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "acl_tessellated_incr_decr_threshold atax:atax_inst\|atax_internal:atax_internal_inst\|atax_function_wrapper:atax_internal\|atax_function:theatax_function\|atax_bb_B5:thebb_atax_B5\|atax_bb_B5_stall_region:thebb_atax_B5_stall_region\|acl_data_fifo:theredist15_i_llvm_fpga_pop_i32_j_175_pop26_atax10_out_data_out_68_fifo\|acl_fifo:fifo\|hld_fifo:hld_fifo_inst\|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst\|acl_tessellated_incr_decr_threshold:gen_real_stall_out.stall_out_inst " "Elaborating entity \"acl_tessellated_incr_decr_threshold\" for hierarchy \"atax:atax_inst\|atax_internal:atax_internal_inst\|atax_function_wrapper:atax_internal\|atax_function:theatax_function\|atax_bb_B5:thebb_atax_B5\|atax_bb_B5_stall_region:thebb_atax_B5_stall_region\|acl_data_fifo:theredist15_i_llvm_fpga_pop_i32_j_175_pop26_atax10_out_data_out_68_fifo\|acl_fifo:fifo\|hld_fifo:hld_fifo_inst\|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst\|acl_tessellated_incr_decr_threshold:gen_real_stall_out.stall_out_inst\"" {  } { { "db/ip/atax/submodules/acl_mid_speed_fifo.sv" "gen_real_stall_out.stall_out_inst" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/atax/test-fpga.prj/quartus/db/ip/atax/submodules/acl_mid_speed_fifo.sv" 866 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686672383271 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "64 32 acl_tessellated_incr_decr_threshold.sv(107) " "Verilog HDL assignment warning at acl_tessellated_incr_decr_threshold.sv(107): truncated value with size 64 to match size of target (32)" {  } { { "db/ip/atax/submodules/acl_tessellated_incr_decr_threshold.sv" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/atax/test-fpga.prj/quartus/db/ip/atax/submodules/acl_tessellated_incr_decr_threshold.sv" 107 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1686672383276 "|quartus_compile|atax:atax_inst|atax_internal:atax_internal_inst|atax_function_wrapper:atax_internal|atax_function:theatax_function|atax_bb_B5:thebb_atax_B5|atax_bb_B5_stall_region:thebb_atax_B5_stall_region|acl_data_fifo:theredist15_i_llvm_fpga_pop_i32_j_175_pop26_atax10_out_data_out_68_fifo|acl_fifo:fifo|hld_fifo:hld_fifo_inst|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|acl_tessellated_incr_decr_threshold:gen_real_stall_out.stall_out_inst"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "acl_tessellated_incr_decr_threshold atax:atax_inst\|atax_internal:atax_internal_inst\|atax_function_wrapper:atax_internal\|atax_function:theatax_function\|atax_bb_B5:thebb_atax_B5\|atax_bb_B5_stall_region:thebb_atax_B5_stall_region\|acl_data_fifo:theredist15_i_llvm_fpga_pop_i32_j_175_pop26_atax10_out_data_out_68_fifo\|acl_fifo:fifo\|hld_fifo:hld_fifo_inst\|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst\|acl_tessellated_incr_decr_threshold:real_almost_full.almost_full_inst " "Elaborating entity \"acl_tessellated_incr_decr_threshold\" for hierarchy \"atax:atax_inst\|atax_internal:atax_internal_inst\|atax_function_wrapper:atax_internal\|atax_function:theatax_function\|atax_bb_B5:thebb_atax_B5\|atax_bb_B5_stall_region:thebb_atax_B5_stall_region\|acl_data_fifo:theredist15_i_llvm_fpga_pop_i32_j_175_pop26_atax10_out_data_out_68_fifo\|acl_fifo:fifo\|hld_fifo:hld_fifo_inst\|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst\|acl_tessellated_incr_decr_threshold:real_almost_full.almost_full_inst\"" {  } { { "db/ip/atax/submodules/acl_mid_speed_fifo.sv" "real_almost_full.almost_full_inst" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/atax/test-fpga.prj/quartus/db/ip/atax/submodules/acl_mid_speed_fifo.sv" 925 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686672383320 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "64 32 acl_tessellated_incr_decr_threshold.sv(107) " "Verilog HDL assignment warning at acl_tessellated_incr_decr_threshold.sv(107): truncated value with size 64 to match size of target (32)" {  } { { "db/ip/atax/submodules/acl_tessellated_incr_decr_threshold.sv" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/atax/test-fpga.prj/quartus/db/ip/atax/submodules/acl_tessellated_incr_decr_threshold.sv" 107 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1686672383321 "|quartus_compile|atax:atax_inst|atax_internal:atax_internal_inst|atax_function_wrapper:atax_internal|atax_function:theatax_function|atax_bb_B5:thebb_atax_B5|atax_bb_B5_stall_region:thebb_atax_B5_stall_region|acl_data_fifo:theredist15_i_llvm_fpga_pop_i32_j_175_pop26_atax10_out_data_out_68_fifo|acl_fifo:fifo|hld_fifo:hld_fifo_inst|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|acl_tessellated_incr_decr_threshold:real_almost_full.almost_full_inst"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "acl_data_fifo atax:atax_inst\|atax_internal:atax_internal_inst\|atax_function_wrapper:atax_internal\|atax_function:theatax_function\|atax_bb_B5:thebb_atax_B5\|atax_bb_B5_stall_region:thebb_atax_B5_stall_region\|acl_data_fifo:theredist13_i_llvm_fpga_pop_i32_mul_add1449_pop31_atax17_out_data_out_68_fifo " "Elaborating entity \"acl_data_fifo\" for hierarchy \"atax:atax_inst\|atax_internal:atax_internal_inst\|atax_function_wrapper:atax_internal\|atax_function:theatax_function\|atax_bb_B5:thebb_atax_B5\|atax_bb_B5_stall_region:thebb_atax_B5_stall_region\|acl_data_fifo:theredist13_i_llvm_fpga_pop_i32_mul_add1449_pop31_atax17_out_data_out_68_fifo\"" {  } { { "db/ip/atax/submodules/atax_bb_b5_stall_region.sv" "theredist13_i_llvm_fpga_pop_i32_mul_add1449_pop31_atax17_out_data_out_68_fifo" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/atax/test-fpga.prj/quartus/db/ip/atax/submodules/atax_bb_b5_stall_region.sv" 3882 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686672383352 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "acl_fifo atax:atax_inst\|atax_internal:atax_internal_inst\|atax_function_wrapper:atax_internal\|atax_function:theatax_function\|atax_bb_B5:thebb_atax_B5\|atax_bb_B5_stall_region:thebb_atax_B5_stall_region\|acl_data_fifo:theredist13_i_llvm_fpga_pop_i32_mul_add1449_pop31_atax17_out_data_out_68_fifo\|acl_fifo:fifo " "Elaborating entity \"acl_fifo\" for hierarchy \"atax:atax_inst\|atax_internal:atax_internal_inst\|atax_function_wrapper:atax_internal\|atax_function:theatax_function\|atax_bb_B5:thebb_atax_B5\|atax_bb_B5_stall_region:thebb_atax_B5_stall_region\|acl_data_fifo:theredist13_i_llvm_fpga_pop_i32_mul_add1449_pop31_atax17_out_data_out_68_fifo\|acl_fifo:fifo\"" {  } { { "db/ip/atax/submodules/acl_data_fifo.v" "fifo" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/atax/test-fpga.prj/quartus/db/ip/atax/submodules/acl_data_fifo.v" 136 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686672383374 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hld_fifo atax:atax_inst\|atax_internal:atax_internal_inst\|atax_function_wrapper:atax_internal\|atax_function:theatax_function\|atax_bb_B5:thebb_atax_B5\|atax_bb_B5_stall_region:thebb_atax_B5_stall_region\|acl_data_fifo:theredist13_i_llvm_fpga_pop_i32_mul_add1449_pop31_atax17_out_data_out_68_fifo\|acl_fifo:fifo\|hld_fifo:hld_fifo_inst " "Elaborating entity \"hld_fifo\" for hierarchy \"atax:atax_inst\|atax_internal:atax_internal_inst\|atax_function_wrapper:atax_internal\|atax_function:theatax_function\|atax_bb_B5:thebb_atax_B5\|atax_bb_B5_stall_region:thebb_atax_B5_stall_region\|acl_data_fifo:theredist13_i_llvm_fpga_pop_i32_mul_add1449_pop31_atax17_out_data_out_68_fifo\|acl_fifo:fifo\|hld_fifo:hld_fifo_inst\"" {  } { { "db/ip/atax/submodules/acl_fifo.v" "hld_fifo_inst" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/atax/test-fpga.prj/quartus/db/ip/atax/submodules/acl_fifo.v" 289 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686672383412 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 hld_fifo.sv(514) " "Verilog HDL assignment warning at hld_fifo.sv(514): truncated value with size 32 to match size of target (1)" {  } { { "db/ip/atax/submodules/hld_fifo.sv" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/atax/test-fpga.prj/quartus/db/ip/atax/submodules/hld_fifo.sv" 514 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1686672383413 "|quartus_compile|atax:atax_inst|atax_internal:atax_internal_inst|atax_function_wrapper:atax_internal|atax_function:theatax_function|atax_bb_B5:thebb_atax_B5|atax_bb_B5_stall_region:thebb_atax_B5_stall_region|acl_data_fifo:theredist13_i_llvm_fpga_pop_i32_mul_add1449_pop31_atax17_out_data_out_68_fifo|acl_fifo:fifo|hld_fifo:hld_fifo_inst"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "acl_mid_speed_fifo atax:atax_inst\|atax_internal:atax_internal_inst\|atax_function_wrapper:atax_internal\|atax_function:theatax_function\|atax_bb_B5:thebb_atax_B5\|atax_bb_B5_stall_region:thebb_atax_B5_stall_region\|acl_data_fifo:theredist13_i_llvm_fpga_pop_i32_mul_add1449_pop31_atax17_out_data_out_68_fifo\|acl_fifo:fifo\|hld_fifo:hld_fifo_inst\|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst " "Elaborating entity \"acl_mid_speed_fifo\" for hierarchy \"atax:atax_inst\|atax_internal:atax_internal_inst\|atax_function_wrapper:atax_internal\|atax_function:theatax_function\|atax_bb_B5:thebb_atax_B5\|atax_bb_B5_stall_region:thebb_atax_B5_stall_region\|acl_data_fifo:theredist13_i_llvm_fpga_pop_i32_mul_add1449_pop31_atax17_out_data_out_68_fifo\|acl_fifo:fifo\|hld_fifo:hld_fifo_inst\|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst\"" {  } { { "db/ip/atax/submodules/hld_fifo.sv" "ms.acl_mid_speed_fifo_inst" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/atax/test-fpga.prj/quartus/db/ip/atax/submodules/hld_fifo.sv" 894 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686672383424 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 acl_mid_speed_fifo.sv(174) " "Verilog HDL assignment warning at acl_mid_speed_fifo.sv(174): truncated value with size 32 to match size of target (1)" {  } { { "db/ip/atax/submodules/acl_mid_speed_fifo.sv" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/atax/test-fpga.prj/quartus/db/ip/atax/submodules/acl_mid_speed_fifo.sv" 174 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1686672383425 "|quartus_compile|atax:atax_inst|atax_internal:atax_internal_inst|atax_function_wrapper:atax_internal|atax_function:theatax_function|atax_bb_B5:thebb_atax_B5|atax_bb_B5_stall_region:thebb_atax_B5_stall_region|acl_data_fifo:theredist13_i_llvm_fpga_pop_i32_mul_add1449_pop31_atax17_out_data_out_68_fifo|acl_fifo:fifo|hld_fifo:hld_fifo_inst|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst"}
{ "Warning" "WCBX_ALTSYNCRAM_ALTSYNCRAM_MRAM_UNAVAILABLE" "" "Device family Cyclone V does not have M20K blocks -- using available memory blocks" {  } { { "db/ip/atax/submodules/acl_mid_speed_fifo.sv" "gen_ram.gen_m20k.altera_syncram" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/atax/test-fpga.prj/quartus/db/ip/atax/submodules/acl_mid_speed_fifo.sv" 497 0 0 } }  } 0 272007 "Warning message" 0 0 "Analysis & Synthesis" 0 -1 1686672383478 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_syncram atax:atax_inst\|atax_internal:atax_internal_inst\|atax_function_wrapper:atax_internal\|atax_function:theatax_function\|atax_bb_B5:thebb_atax_B5\|atax_bb_B5_stall_region:thebb_atax_B5_stall_region\|acl_data_fifo:theredist13_i_llvm_fpga_pop_i32_mul_add1449_pop31_atax17_out_data_out_68_fifo\|acl_fifo:fifo\|hld_fifo:hld_fifo_inst\|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst\|altera_syncram:gen_ram.gen_m20k.altera_syncram " "Elaborating entity \"altera_syncram\" for hierarchy \"atax:atax_inst\|atax_internal:atax_internal_inst\|atax_function_wrapper:atax_internal\|atax_function:theatax_function\|atax_bb_B5:thebb_atax_B5\|atax_bb_B5_stall_region:thebb_atax_B5_stall_region\|acl_data_fifo:theredist13_i_llvm_fpga_pop_i32_mul_add1449_pop31_atax17_out_data_out_68_fifo\|acl_fifo:fifo\|hld_fifo:hld_fifo_inst\|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst\|altera_syncram:gen_ram.gen_m20k.altera_syncram\"" {  } { { "db/ip/atax/submodules/acl_mid_speed_fifo.sv" "gen_ram.gen_m20k.altera_syncram" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/atax/test-fpga.prj/quartus/db/ip/atax/submodules/acl_mid_speed_fifo.sv" 497 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686672383494 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "atax:atax_inst\|atax_internal:atax_internal_inst\|atax_function_wrapper:atax_internal\|atax_function:theatax_function\|atax_bb_B5:thebb_atax_B5\|atax_bb_B5_stall_region:thebb_atax_B5_stall_region\|acl_data_fifo:theredist13_i_llvm_fpga_pop_i32_mul_add1449_pop31_atax17_out_data_out_68_fifo\|acl_fifo:fifo\|hld_fifo:hld_fifo_inst\|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst\|altera_syncram:gen_ram.gen_m20k.altera_syncram " "Elaborated megafunction instantiation \"atax:atax_inst\|atax_internal:atax_internal_inst\|atax_function_wrapper:atax_internal\|atax_function:theatax_function\|atax_bb_B5:thebb_atax_B5\|atax_bb_B5_stall_region:thebb_atax_B5_stall_region\|acl_data_fifo:theredist13_i_llvm_fpga_pop_i32_mul_add1449_pop31_atax17_out_data_out_68_fifo\|acl_fifo:fifo\|hld_fifo:hld_fifo_inst\|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst\|altera_syncram:gen_ram.gen_m20k.altera_syncram\"" {  } { { "db/ip/atax/submodules/acl_mid_speed_fifo.sv" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/atax/test-fpga.prj/quartus/db/ip/atax/submodules/acl_mid_speed_fifo.sv" 497 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686672383503 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "atax:atax_inst\|atax_internal:atax_internal_inst\|atax_function_wrapper:atax_internal\|atax_function:theatax_function\|atax_bb_B5:thebb_atax_B5\|atax_bb_B5_stall_region:thebb_atax_B5_stall_region\|acl_data_fifo:theredist13_i_llvm_fpga_pop_i32_mul_add1449_pop31_atax17_out_data_out_68_fifo\|acl_fifo:fifo\|hld_fifo:hld_fifo_inst\|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst\|altera_syncram:gen_ram.gen_m20k.altera_syncram " "Instantiated megafunction \"atax:atax_inst\|atax_internal:atax_internal_inst\|atax_function_wrapper:atax_internal\|atax_function:theatax_function\|atax_bb_B5:thebb_atax_B5\|atax_bb_B5_stall_region:thebb_atax_B5_stall_region\|acl_data_fifo:theredist13_i_llvm_fpga_pop_i32_mul_add1449_pop31_atax17_out_data_out_68_fifo\|acl_fifo:fifo\|hld_fifo:hld_fifo_inst\|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst\|altera_syncram:gen_ram.gen_m20k.altera_syncram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 128 " "Parameter \"numwords_a\" = \"128\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1686672383503 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 128 " "Parameter \"numwords_b\" = \"128\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1686672383503 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_b CLEAR1 " "Parameter \"address_aclr_b\" = \"CLEAR1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1686672383503 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK1 " "Parameter \"address_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1686672383503 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1686672383503 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_b BYPASS " "Parameter \"clock_enable_input_b\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1686672383503 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_b NORMAL " "Parameter \"clock_enable_output_b\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1686672383503 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "enable_ecc FALSE " "Parameter \"enable_ecc\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1686672383503 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Stratix 10 " "Parameter \"intended_device_family\" = \"Stratix 10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1686672383503 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altera_syncram " "Parameter \"lpm_type\" = \"altera_syncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1686672383503 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode DUAL_PORT " "Parameter \"operation_mode\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1686672383503 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_b NONE " "Parameter \"outdata_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1686672383503 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_sclr_b NONE " "Parameter \"outdata_sclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1686672383503 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b CLOCK1 " "Parameter \"outdata_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1686672383503 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_uninitialized TRUE " "Parameter \"power_up_uninitialized\" = \"TRUE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1686672383503 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type M20K " "Parameter \"ram_block_type\" = \"M20K\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1686672383503 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1686672383503 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 7 " "Parameter \"widthad_a\" = \"7\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1686672383503 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 7 " "Parameter \"widthad_b\" = \"7\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1686672383503 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1686672383503 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 32 " "Parameter \"width_b\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1686672383503 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1686672383503 ""}  } { { "db/ip/atax/submodules/acl_mid_speed_fifo.sv" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/atax/test-fpga.prj/quartus/db/ip/atax/submodules/acl_mid_speed_fifo.sv" 497 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1686672383503 ""}
{ "Warning" "WTDFX_ASSERTION" "Device family Cyclone V does not have M20K blocks -- using available memory blocks " "Assertion warning: Device family Cyclone V does not have M20K blocks -- using available memory blocks" {  } { { "db/altera_syncram_g572.tdf" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/atax/test-fpga.prj/quartus/db/altera_syncram_g572.tdf" 52 2 0 } }  } 0 287001 "Assertion warning: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686672383546 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altera_syncram_g572.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altera_syncram_g572.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altera_syncram_g572 " "Found entity 1: altera_syncram_g572" {  } { { "db/altera_syncram_g572.tdf" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/atax/test-fpga.prj/quartus/db/altera_syncram_g572.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686672383547 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686672383547 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_syncram_g572 atax:atax_inst\|atax_internal:atax_internal_inst\|atax_function_wrapper:atax_internal\|atax_function:theatax_function\|atax_bb_B5:thebb_atax_B5\|atax_bb_B5_stall_region:thebb_atax_B5_stall_region\|acl_data_fifo:theredist13_i_llvm_fpga_pop_i32_mul_add1449_pop31_atax17_out_data_out_68_fifo\|acl_fifo:fifo\|hld_fifo:hld_fifo_inst\|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst\|altera_syncram:gen_ram.gen_m20k.altera_syncram\|altera_syncram_g572:auto_generated " "Elaborating entity \"altera_syncram_g572\" for hierarchy \"atax:atax_inst\|atax_internal:atax_internal_inst\|atax_function_wrapper:atax_internal\|atax_function:theatax_function\|atax_bb_B5:thebb_atax_B5\|atax_bb_B5_stall_region:thebb_atax_B5_stall_region\|acl_data_fifo:theredist13_i_llvm_fpga_pop_i32_mul_add1449_pop31_atax17_out_data_out_68_fifo\|acl_fifo:fifo\|hld_fifo:hld_fifo_inst\|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst\|altera_syncram:gen_ram.gen_m20k.altera_syncram\|altera_syncram_g572:auto_generated\"" {  } { { "altera_syncram.tdf" "auto_generated" { Text "f:/quartus/quartus/libraries/megafunctions/altera_syncram.tdf" 125 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686672383549 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_rab4.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_rab4.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_rab4 " "Found entity 1: altsyncram_rab4" {  } { { "db/altsyncram_rab4.tdf" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/atax/test-fpga.prj/quartus/db/altsyncram_rab4.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686672383606 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686672383606 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_rab4 atax:atax_inst\|atax_internal:atax_internal_inst\|atax_function_wrapper:atax_internal\|atax_function:theatax_function\|atax_bb_B5:thebb_atax_B5\|atax_bb_B5_stall_region:thebb_atax_B5_stall_region\|acl_data_fifo:theredist13_i_llvm_fpga_pop_i32_mul_add1449_pop31_atax17_out_data_out_68_fifo\|acl_fifo:fifo\|hld_fifo:hld_fifo_inst\|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst\|altera_syncram:gen_ram.gen_m20k.altera_syncram\|altera_syncram_g572:auto_generated\|altsyncram_rab4:altsyncram1 " "Elaborating entity \"altsyncram_rab4\" for hierarchy \"atax:atax_inst\|atax_internal:atax_internal_inst\|atax_function_wrapper:atax_internal\|atax_function:theatax_function\|atax_bb_B5:thebb_atax_B5\|atax_bb_B5_stall_region:thebb_atax_B5_stall_region\|acl_data_fifo:theredist13_i_llvm_fpga_pop_i32_mul_add1449_pop31_atax17_out_data_out_68_fifo\|acl_fifo:fifo\|hld_fifo:hld_fifo_inst\|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst\|altera_syncram:gen_ram.gen_m20k.altera_syncram\|altera_syncram_g572:auto_generated\|altsyncram_rab4:altsyncram1\"" {  } { { "db/altera_syncram_g572.tdf" "altsyncram1" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/atax/test-fpga.prj/quartus/db/altera_syncram_g572.tdf" 39 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686672383610 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "acl_tessellated_incr_decr_threshold atax:atax_inst\|atax_internal:atax_internal_inst\|atax_function_wrapper:atax_internal\|atax_function:theatax_function\|atax_bb_B5:thebb_atax_B5\|atax_bb_B5_stall_region:thebb_atax_B5_stall_region\|acl_data_fifo:theredist13_i_llvm_fpga_pop_i32_mul_add1449_pop31_atax17_out_data_out_68_fifo\|acl_fifo:fifo\|hld_fifo:hld_fifo_inst\|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst\|acl_tessellated_incr_decr_threshold:addr_match_inst " "Elaborating entity \"acl_tessellated_incr_decr_threshold\" for hierarchy \"atax:atax_inst\|atax_internal:atax_internal_inst\|atax_function_wrapper:atax_internal\|atax_function:theatax_function\|atax_bb_B5:thebb_atax_B5\|atax_bb_B5_stall_region:thebb_atax_B5_stall_region\|acl_data_fifo:theredist13_i_llvm_fpga_pop_i32_mul_add1449_pop31_atax17_out_data_out_68_fifo\|acl_fifo:fifo\|hld_fifo:hld_fifo_inst\|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst\|acl_tessellated_incr_decr_threshold:addr_match_inst\"" {  } { { "db/ip/atax/submodules/acl_mid_speed_fifo.sv" "addr_match_inst" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/atax/test-fpga.prj/quartus/db/ip/atax/submodules/acl_mid_speed_fifo.sv" 708 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686672383645 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "64 32 acl_tessellated_incr_decr_threshold.sv(107) " "Verilog HDL assignment warning at acl_tessellated_incr_decr_threshold.sv(107): truncated value with size 64 to match size of target (32)" {  } { { "db/ip/atax/submodules/acl_tessellated_incr_decr_threshold.sv" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/atax/test-fpga.prj/quartus/db/ip/atax/submodules/acl_tessellated_incr_decr_threshold.sv" 107 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1686672383646 "|quartus_compile|atax:atax_inst|atax_internal:atax_internal_inst|atax_function_wrapper:atax_internal|atax_function:theatax_function|atax_bb_B5:thebb_atax_B5|atax_bb_B5_stall_region:thebb_atax_B5_stall_region|acl_data_fifo:theredist13_i_llvm_fpga_pop_i32_mul_add1449_pop31_atax17_out_data_out_68_fifo|acl_fifo:fifo|hld_fifo:hld_fifo_inst|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|acl_tessellated_incr_decr_threshold:addr_match_inst"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "acl_tessellated_incr_decr_threshold atax:atax_inst\|atax_internal:atax_internal_inst\|atax_function_wrapper:atax_internal\|atax_function:theatax_function\|atax_bb_B5:thebb_atax_B5\|atax_bb_B5_stall_region:thebb_atax_B5_stall_region\|acl_data_fifo:theredist13_i_llvm_fpga_pop_i32_mul_add1449_pop31_atax17_out_data_out_68_fifo\|acl_fifo:fifo\|hld_fifo:hld_fifo_inst\|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst\|acl_tessellated_incr_decr_threshold:gen_real_stall_out.stall_out_inst " "Elaborating entity \"acl_tessellated_incr_decr_threshold\" for hierarchy \"atax:atax_inst\|atax_internal:atax_internal_inst\|atax_function_wrapper:atax_internal\|atax_function:theatax_function\|atax_bb_B5:thebb_atax_B5\|atax_bb_B5_stall_region:thebb_atax_B5_stall_region\|acl_data_fifo:theredist13_i_llvm_fpga_pop_i32_mul_add1449_pop31_atax17_out_data_out_68_fifo\|acl_fifo:fifo\|hld_fifo:hld_fifo_inst\|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst\|acl_tessellated_incr_decr_threshold:gen_real_stall_out.stall_out_inst\"" {  } { { "db/ip/atax/submodules/acl_mid_speed_fifo.sv" "gen_real_stall_out.stall_out_inst" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/atax/test-fpga.prj/quartus/db/ip/atax/submodules/acl_mid_speed_fifo.sv" 866 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686672383662 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "64 32 acl_tessellated_incr_decr_threshold.sv(107) " "Verilog HDL assignment warning at acl_tessellated_incr_decr_threshold.sv(107): truncated value with size 64 to match size of target (32)" {  } { { "db/ip/atax/submodules/acl_tessellated_incr_decr_threshold.sv" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/atax/test-fpga.prj/quartus/db/ip/atax/submodules/acl_tessellated_incr_decr_threshold.sv" 107 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1686672383663 "|quartus_compile|atax:atax_inst|atax_internal:atax_internal_inst|atax_function_wrapper:atax_internal|atax_function:theatax_function|atax_bb_B5:thebb_atax_B5|atax_bb_B5_stall_region:thebb_atax_B5_stall_region|acl_data_fifo:theredist13_i_llvm_fpga_pop_i32_mul_add1449_pop31_atax17_out_data_out_68_fifo|acl_fifo:fifo|hld_fifo:hld_fifo_inst|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|acl_tessellated_incr_decr_threshold:gen_real_stall_out.stall_out_inst"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "acl_tessellated_incr_decr_threshold atax:atax_inst\|atax_internal:atax_internal_inst\|atax_function_wrapper:atax_internal\|atax_function:theatax_function\|atax_bb_B5:thebb_atax_B5\|atax_bb_B5_stall_region:thebb_atax_B5_stall_region\|acl_data_fifo:theredist13_i_llvm_fpga_pop_i32_mul_add1449_pop31_atax17_out_data_out_68_fifo\|acl_fifo:fifo\|hld_fifo:hld_fifo_inst\|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst\|acl_tessellated_incr_decr_threshold:real_almost_full.almost_full_inst " "Elaborating entity \"acl_tessellated_incr_decr_threshold\" for hierarchy \"atax:atax_inst\|atax_internal:atax_internal_inst\|atax_function_wrapper:atax_internal\|atax_function:theatax_function\|atax_bb_B5:thebb_atax_B5\|atax_bb_B5_stall_region:thebb_atax_B5_stall_region\|acl_data_fifo:theredist13_i_llvm_fpga_pop_i32_mul_add1449_pop31_atax17_out_data_out_68_fifo\|acl_fifo:fifo\|hld_fifo:hld_fifo_inst\|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst\|acl_tessellated_incr_decr_threshold:real_almost_full.almost_full_inst\"" {  } { { "db/ip/atax/submodules/acl_mid_speed_fifo.sv" "real_almost_full.almost_full_inst" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/atax/test-fpga.prj/quartus/db/ip/atax/submodules/acl_mid_speed_fifo.sv" 925 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686672383679 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "64 32 acl_tessellated_incr_decr_threshold.sv(107) " "Verilog HDL assignment warning at acl_tessellated_incr_decr_threshold.sv(107): truncated value with size 64 to match size of target (32)" {  } { { "db/ip/atax/submodules/acl_tessellated_incr_decr_threshold.sv" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/atax/test-fpga.prj/quartus/db/ip/atax/submodules/acl_tessellated_incr_decr_threshold.sv" 107 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1686672383680 "|quartus_compile|atax:atax_inst|atax_internal:atax_internal_inst|atax_function_wrapper:atax_internal|atax_function:theatax_function|atax_bb_B5:thebb_atax_B5|atax_bb_B5_stall_region:thebb_atax_B5_stall_region|acl_data_fifo:theredist13_i_llvm_fpga_pop_i32_mul_add1449_pop31_atax17_out_data_out_68_fifo|acl_fifo:fifo|hld_fifo:hld_fifo_inst|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|acl_tessellated_incr_decr_threshold:real_almost_full.almost_full_inst"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "atax_i_llvm_fpga_mem_unnamed_17_atax0 atax:atax_inst\|atax_internal:atax_internal_inst\|atax_function_wrapper:atax_internal\|atax_function:theatax_function\|atax_bb_B5:thebb_atax_B5\|atax_bb_B5_stall_region:thebb_atax_B5_stall_region\|atax_i_llvm_fpga_mem_unnamed_17_atax0:thei_llvm_fpga_mem_unnamed_atax17_atax26 " "Elaborating entity \"atax_i_llvm_fpga_mem_unnamed_17_atax0\" for hierarchy \"atax:atax_inst\|atax_internal:atax_internal_inst\|atax_function_wrapper:atax_internal\|atax_function:theatax_function\|atax_bb_B5:thebb_atax_B5\|atax_bb_B5_stall_region:thebb_atax_B5_stall_region\|atax_i_llvm_fpga_mem_unnamed_17_atax0:thei_llvm_fpga_mem_unnamed_atax17_atax26\"" {  } { { "db/ip/atax/submodules/atax_bb_b5_stall_region.sv" "thei_llvm_fpga_mem_unnamed_atax17_atax26" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/atax/test-fpga.prj/quartus/db/ip/atax/submodules/atax_bb_b5_stall_region.sv" 4279 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686672383695 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "atax_readdata_reg_unnamed_17_atax4 atax:atax_inst\|atax_internal:atax_internal_inst\|atax_function_wrapper:atax_internal\|atax_function:theatax_function\|atax_bb_B5:thebb_atax_B5\|atax_bb_B5_stall_region:thebb_atax_B5_stall_region\|atax_i_llvm_fpga_mem_unnamed_17_atax0:thei_llvm_fpga_mem_unnamed_atax17_atax26\|atax_readdata_reg_unnamed_17_atax4:thereaddata_reg_unnamed_atax17_atax4 " "Elaborating entity \"atax_readdata_reg_unnamed_17_atax4\" for hierarchy \"atax:atax_inst\|atax_internal:atax_internal_inst\|atax_function_wrapper:atax_internal\|atax_function:theatax_function\|atax_bb_B5:thebb_atax_B5\|atax_bb_B5_stall_region:thebb_atax_B5_stall_region\|atax_i_llvm_fpga_mem_unnamed_17_atax0:thei_llvm_fpga_mem_unnamed_atax17_atax26\|atax_readdata_reg_unnamed_17_atax4:thereaddata_reg_unnamed_atax17_atax4\"" {  } { { "db/ip/atax/submodules/atax_i_llvm_fpga_mem_unnamed_17_atax0.sv" "thereaddata_reg_unnamed_atax17_atax4" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/atax/test-fpga.prj/quartus/db/ip/atax/submodules/atax_i_llvm_fpga_mem_unnamed_17_atax0.sv" 121 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686672383716 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lsu_top atax:atax_inst\|atax_internal:atax_internal_inst\|atax_function_wrapper:atax_internal\|atax_function:theatax_function\|atax_bb_B5:thebb_atax_B5\|atax_bb_B5_stall_region:thebb_atax_B5_stall_region\|atax_i_llvm_fpga_mem_unnamed_17_atax0:thei_llvm_fpga_mem_unnamed_atax17_atax26\|lsu_top:thei_llvm_fpga_mem_unnamed_atax17_atax1 " "Elaborating entity \"lsu_top\" for hierarchy \"atax:atax_inst\|atax_internal:atax_internal_inst\|atax_function_wrapper:atax_internal\|atax_function:theatax_function\|atax_bb_B5:thebb_atax_B5\|atax_bb_B5_stall_region:thebb_atax_B5_stall_region\|atax_i_llvm_fpga_mem_unnamed_17_atax0:thei_llvm_fpga_mem_unnamed_atax17_atax26\|lsu_top:thei_llvm_fpga_mem_unnamed_atax17_atax1\"" {  } { { "db/ip/atax/submodules/atax_i_llvm_fpga_mem_unnamed_17_atax0.sv" "thei_llvm_fpga_mem_unnamed_atax17_atax1" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/atax/test-fpga.prj/quartus/db/ip/atax/submodules/atax_i_llvm_fpga_mem_unnamed_17_atax0.sv" 244 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686672383732 ""}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "profile_shared lsu_top.v(267) " "Output port \"profile_shared\" at lsu_top.v(267) has no driver" {  } { { "db/ip/atax/submodules/lsu_top.v" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/atax/test-fpga.prj/quartus/db/ip/atax/submodules/lsu_top.v" 267 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1686672383741 "|quartus_compile|atax:atax_inst|atax_internal:atax_internal_inst|atax_function_wrapper:atax_internal|atax_function:theatax_function|atax_bb_B5:thebb_atax_B5|atax_bb_B5_stall_region:thebb_atax_B5_stall_region|atax_i_llvm_fpga_mem_unnamed_17_atax0:thei_llvm_fpga_mem_unnamed_atax17_atax26|lsu_top:thei_llvm_fpga_mem_unnamed_atax17_atax1"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "profile_idle lsu_top.v(266) " "Output port \"profile_idle\" at lsu_top.v(266) has no driver" {  } { { "db/ip/atax/submodules/lsu_top.v" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/atax/test-fpga.prj/quartus/db/ip/atax/submodules/lsu_top.v" 266 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1686672383741 "|quartus_compile|atax:atax_inst|atax_internal:atax_internal_inst|atax_function_wrapper:atax_internal|atax_function:theatax_function|atax_bb_B5:thebb_atax_B5|atax_bb_B5_stall_region:thebb_atax_B5_stall_region|atax_i_llvm_fpga_mem_unnamed_17_atax0:thei_llvm_fpga_mem_unnamed_atax17_atax26|lsu_top:thei_llvm_fpga_mem_unnamed_atax17_atax1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lsu_pipelined_read atax:atax_inst\|atax_internal:atax_internal_inst\|atax_function_wrapper:atax_internal\|atax_function:theatax_function\|atax_bb_B5:thebb_atax_B5\|atax_bb_B5_stall_region:thebb_atax_B5_stall_region\|atax_i_llvm_fpga_mem_unnamed_17_atax0:thei_llvm_fpga_mem_unnamed_atax17_atax26\|lsu_top:thei_llvm_fpga_mem_unnamed_atax17_atax1\|lsu_pipelined_read:pipelined_read " "Elaborating entity \"lsu_pipelined_read\" for hierarchy \"atax:atax_inst\|atax_internal:atax_internal_inst\|atax_function_wrapper:atax_internal\|atax_function:theatax_function\|atax_bb_B5:thebb_atax_B5\|atax_bb_B5_stall_region:thebb_atax_B5_stall_region\|atax_i_llvm_fpga_mem_unnamed_17_atax0:thei_llvm_fpga_mem_unnamed_atax17_atax26\|lsu_top:thei_llvm_fpga_mem_unnamed_atax17_atax1\|lsu_pipelined_read:pipelined_read\"" {  } { { "db/ip/atax/submodules/lsu_top.v" "pipelined_read" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/atax/test-fpga.prj/quartus/db/ip/atax/submodules/lsu_top.v" 871 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686672383760 ""}
{ "Warning" "WVRFX_VERI_2106_UNCONVERTED" "usedw_true_width lsu_pipelined.v(156) " "Verilog HDL warning at lsu_pipelined.v(156): object usedw_true_width used but never assigned" {  } { { "db/ip/atax/submodules/lsu_pipelined.v" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/atax/test-fpga.prj/quartus/db/ip/atax/submodules/lsu_pipelined.v" 156 0 0 } }  } 0 10858 "Verilog HDL warning at %2!s!: object %1!s! used but never assigned" 0 0 "Analysis & Synthesis" 0 -1 1686672383761 "|quartus_compile|atax:atax_inst|atax_internal:atax_internal_inst|atax_function_wrapper:atax_internal|atax_function:theatax_function|atax_bb_B5:thebb_atax_B5|atax_bb_B5_stall_region:thebb_atax_B5_stall_region|atax_i_llvm_fpga_mem_unnamed_17_atax0:thei_llvm_fpga_mem_unnamed_atax17_atax26|lsu_top:thei_llvm_fpga_mem_unnamed_atax17_atax1|lsu_pipelined_read:pipelined_read"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "usedw_true_width 0 lsu_pipelined.v(156) " "Net \"usedw_true_width\" at lsu_pipelined.v(156) has no driver or initial value, using a default initial value '0'" {  } { { "db/ip/atax/submodules/lsu_pipelined.v" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/atax/test-fpga.prj/quartus/db/ip/atax/submodules/lsu_pipelined.v" 156 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1686672383764 "|quartus_compile|atax:atax_inst|atax_internal:atax_internal_inst|atax_function_wrapper:atax_internal|atax_function:theatax_function|atax_bb_B5:thebb_atax_B5|atax_bb_B5_stall_region:thebb_atax_B5_stall_region|atax_i_llvm_fpga_mem_unnamed_17_atax0:thei_llvm_fpga_mem_unnamed_atax17_atax26|lsu_top:thei_llvm_fpga_mem_unnamed_atax17_atax1|lsu_pipelined_read:pipelined_read"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hld_fifo atax:atax_inst\|atax_internal:atax_internal_inst\|atax_function_wrapper:atax_internal\|atax_function:theatax_function\|atax_bb_B5:thebb_atax_B5\|atax_bb_B5_stall_region:thebb_atax_B5_stall_region\|atax_i_llvm_fpga_mem_unnamed_17_atax0:thei_llvm_fpga_mem_unnamed_atax17_atax26\|lsu_top:thei_llvm_fpga_mem_unnamed_atax17_atax1\|lsu_pipelined_read:pipelined_read\|hld_fifo:input_fifo " "Elaborating entity \"hld_fifo\" for hierarchy \"atax:atax_inst\|atax_internal:atax_internal_inst\|atax_function_wrapper:atax_internal\|atax_function:theatax_function\|atax_bb_B5:thebb_atax_B5\|atax_bb_B5_stall_region:thebb_atax_B5_stall_region\|atax_i_llvm_fpga_mem_unnamed_17_atax0:thei_llvm_fpga_mem_unnamed_atax17_atax26\|lsu_top:thei_llvm_fpga_mem_unnamed_atax17_atax1\|lsu_pipelined_read:pipelined_read\|hld_fifo:input_fifo\"" {  } { { "db/ip/atax/submodules/lsu_pipelined.v" "input_fifo" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/atax/test-fpga.prj/quartus/db/ip/atax/submodules/lsu_pipelined.v" 358 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686672383861 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 hld_fifo.sv(514) " "Verilog HDL assignment warning at hld_fifo.sv(514): truncated value with size 32 to match size of target (1)" {  } { { "db/ip/atax/submodules/hld_fifo.sv" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/atax/test-fpga.prj/quartus/db/ip/atax/submodules/hld_fifo.sv" 514 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1686672383862 "|quartus_compile|atax:atax_inst|atax_internal:atax_internal_inst|atax_function_wrapper:atax_internal|atax_function:theatax_function|atax_bb_B5:thebb_atax_B5|atax_bb_B5_stall_region:thebb_atax_B5_stall_region|atax_i_llvm_fpga_mem_unnamed_17_atax0:thei_llvm_fpga_mem_unnamed_atax17_atax26|lsu_top:thei_llvm_fpga_mem_unnamed_atax17_atax1|lsu_pipelined_read:pipelined_read|hld_fifo:input_fifo"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "acl_mid_speed_fifo atax:atax_inst\|atax_internal:atax_internal_inst\|atax_function_wrapper:atax_internal\|atax_function:theatax_function\|atax_bb_B5:thebb_atax_B5\|atax_bb_B5_stall_region:thebb_atax_B5_stall_region\|atax_i_llvm_fpga_mem_unnamed_17_atax0:thei_llvm_fpga_mem_unnamed_atax17_atax26\|lsu_top:thei_llvm_fpga_mem_unnamed_atax17_atax1\|lsu_pipelined_read:pipelined_read\|hld_fifo:input_fifo\|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst " "Elaborating entity \"acl_mid_speed_fifo\" for hierarchy \"atax:atax_inst\|atax_internal:atax_internal_inst\|atax_function_wrapper:atax_internal\|atax_function:theatax_function\|atax_bb_B5:thebb_atax_B5\|atax_bb_B5_stall_region:thebb_atax_B5_stall_region\|atax_i_llvm_fpga_mem_unnamed_17_atax0:thei_llvm_fpga_mem_unnamed_atax17_atax26\|lsu_top:thei_llvm_fpga_mem_unnamed_atax17_atax1\|lsu_pipelined_read:pipelined_read\|hld_fifo:input_fifo\|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst\"" {  } { { "db/ip/atax/submodules/hld_fifo.sv" "ms.acl_mid_speed_fifo_inst" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/atax/test-fpga.prj/quartus/db/ip/atax/submodules/hld_fifo.sv" 894 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686672383876 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 acl_mid_speed_fifo.sv(174) " "Verilog HDL assignment warning at acl_mid_speed_fifo.sv(174): truncated value with size 32 to match size of target (1)" {  } { { "db/ip/atax/submodules/acl_mid_speed_fifo.sv" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/atax/test-fpga.prj/quartus/db/ip/atax/submodules/acl_mid_speed_fifo.sv" 174 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1686672383877 "|quartus_compile|atax:atax_inst|atax_internal:atax_internal_inst|atax_function_wrapper:atax_internal|atax_function:theatax_function|atax_bb_B5:thebb_atax_B5|atax_bb_B5_stall_region:thebb_atax_B5_stall_region|atax_i_llvm_fpga_mem_unnamed_17_atax0:thei_llvm_fpga_mem_unnamed_atax17_atax26|lsu_top:thei_llvm_fpga_mem_unnamed_atax17_atax1|lsu_pipelined_read:pipelined_read|hld_fifo:input_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altdpram atax:atax_inst\|atax_internal:atax_internal_inst\|atax_function_wrapper:atax_internal\|atax_function:theatax_function\|atax_bb_B5:thebb_atax_B5\|atax_bb_B5_stall_region:thebb_atax_B5_stall_region\|atax_i_llvm_fpga_mem_unnamed_17_atax0:thei_llvm_fpga_mem_unnamed_atax17_atax26\|lsu_top:thei_llvm_fpga_mem_unnamed_atax17_atax1\|lsu_pipelined_read:pipelined_read\|hld_fifo:input_fifo\|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst\|altdpram:gen_ram.gen_mlab.altdpram_component " "Elaborating entity \"altdpram\" for hierarchy \"atax:atax_inst\|atax_internal:atax_internal_inst\|atax_function_wrapper:atax_internal\|atax_function:theatax_function\|atax_bb_B5:thebb_atax_B5\|atax_bb_B5_stall_region:thebb_atax_B5_stall_region\|atax_i_llvm_fpga_mem_unnamed_17_atax0:thei_llvm_fpga_mem_unnamed_atax17_atax26\|lsu_top:thei_llvm_fpga_mem_unnamed_atax17_atax1\|lsu_pipelined_read:pipelined_read\|hld_fifo:input_fifo\|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst\|altdpram:gen_ram.gen_mlab.altdpram_component\"" {  } { { "db/ip/atax/submodules/acl_mid_speed_fifo.sv" "gen_ram.gen_mlab.altdpram_component" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/atax/test-fpga.prj/quartus/db/ip/atax/submodules/acl_mid_speed_fifo.sv" 433 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686672383933 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "atax:atax_inst\|atax_internal:atax_internal_inst\|atax_function_wrapper:atax_internal\|atax_function:theatax_function\|atax_bb_B5:thebb_atax_B5\|atax_bb_B5_stall_region:thebb_atax_B5_stall_region\|atax_i_llvm_fpga_mem_unnamed_17_atax0:thei_llvm_fpga_mem_unnamed_atax17_atax26\|lsu_top:thei_llvm_fpga_mem_unnamed_atax17_atax1\|lsu_pipelined_read:pipelined_read\|hld_fifo:input_fifo\|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst\|altdpram:gen_ram.gen_mlab.altdpram_component " "Elaborated megafunction instantiation \"atax:atax_inst\|atax_internal:atax_internal_inst\|atax_function_wrapper:atax_internal\|atax_function:theatax_function\|atax_bb_B5:thebb_atax_B5\|atax_bb_B5_stall_region:thebb_atax_B5_stall_region\|atax_i_llvm_fpga_mem_unnamed_17_atax0:thei_llvm_fpga_mem_unnamed_atax17_atax26\|lsu_top:thei_llvm_fpga_mem_unnamed_atax17_atax1\|lsu_pipelined_read:pipelined_read\|hld_fifo:input_fifo\|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst\|altdpram:gen_ram.gen_mlab.altdpram_component\"" {  } { { "db/ip/atax/submodules/acl_mid_speed_fifo.sv" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/atax/test-fpga.prj/quartus/db/ip/atax/submodules/acl_mid_speed_fifo.sv" 433 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686672383950 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "atax:atax_inst\|atax_internal:atax_internal_inst\|atax_function_wrapper:atax_internal\|atax_function:theatax_function\|atax_bb_B5:thebb_atax_B5\|atax_bb_B5_stall_region:thebb_atax_B5_stall_region\|atax_i_llvm_fpga_mem_unnamed_17_atax0:thei_llvm_fpga_mem_unnamed_atax17_atax26\|lsu_top:thei_llvm_fpga_mem_unnamed_atax17_atax1\|lsu_pipelined_read:pipelined_read\|hld_fifo:input_fifo\|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst\|altdpram:gen_ram.gen_mlab.altdpram_component " "Instantiated megafunction \"atax:atax_inst\|atax_internal:atax_internal_inst\|atax_function_wrapper:atax_internal\|atax_function:theatax_function\|atax_bb_B5:thebb_atax_B5\|atax_bb_B5_stall_region:thebb_atax_B5_stall_region\|atax_i_llvm_fpga_mem_unnamed_17_atax0:thei_llvm_fpga_mem_unnamed_atax17_atax26\|lsu_top:thei_llvm_fpga_mem_unnamed_atax17_atax1\|lsu_pipelined_read:pipelined_read\|hld_fifo:input_fifo\|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst\|altdpram:gen_ram.gen_mlab.altdpram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "indata_aclr OFF " "Parameter \"indata_aclr\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1686672383950 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "indata_reg INCLOCK " "Parameter \"indata_reg\" = \"INCLOCK\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1686672383950 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Stratix 10 " "Parameter \"intended_device_family\" = \"Stratix 10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1686672383950 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altdpram " "Parameter \"lpm_type\" = \"altdpram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1686672383950 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type MLAB " "Parameter \"ram_block_type\" = \"MLAB\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1686672383950 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr OFF " "Parameter \"outdata_aclr\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1686672383950 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_sclr OFF " "Parameter \"outdata_sclr\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1686672383950 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg OUTCLOCK " "Parameter \"outdata_reg\" = \"OUTCLOCK\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1686672383950 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdaddress_aclr OFF " "Parameter \"rdaddress_aclr\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1686672383950 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdaddress_reg UNREGISTERED " "Parameter \"rdaddress_reg\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1686672383950 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdcontrol_aclr OFF " "Parameter \"rdcontrol_aclr\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1686672383950 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdcontrol_reg UNREGISTERED " "Parameter \"rdcontrol_reg\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1686672383950 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1686672383950 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width 32 " "Parameter \"width\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1686672383950 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad 5 " "Parameter \"widthad\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1686672383950 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena 1 " "Parameter \"width_byteena\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1686672383950 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wraddress_aclr OFF " "Parameter \"wraddress_aclr\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1686672383950 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wraddress_reg INCLOCK " "Parameter \"wraddress_reg\" = \"INCLOCK\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1686672383950 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrcontrol_aclr OFF " "Parameter \"wrcontrol_aclr\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1686672383950 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrcontrol_reg INCLOCK " "Parameter \"wrcontrol_reg\" = \"INCLOCK\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1686672383950 ""}  } { { "db/ip/atax/submodules/acl_mid_speed_fifo.sv" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/atax/test-fpga.prj/quartus/db/ip/atax/submodules/acl_mid_speed_fifo.sv" 433 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1686672383950 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/dpram_er32.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/dpram_er32.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 dpram_er32 " "Found entity 1: dpram_er32" {  } { { "db/dpram_er32.tdf" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/atax/test-fpga.prj/quartus/db/dpram_er32.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686672383999 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686672383999 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dpram_er32 atax:atax_inst\|atax_internal:atax_internal_inst\|atax_function_wrapper:atax_internal\|atax_function:theatax_function\|atax_bb_B5:thebb_atax_B5\|atax_bb_B5_stall_region:thebb_atax_B5_stall_region\|atax_i_llvm_fpga_mem_unnamed_17_atax0:thei_llvm_fpga_mem_unnamed_atax17_atax26\|lsu_top:thei_llvm_fpga_mem_unnamed_atax17_atax1\|lsu_pipelined_read:pipelined_read\|hld_fifo:input_fifo\|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst\|altdpram:gen_ram.gen_mlab.altdpram_component\|dpram_er32:auto_generated " "Elaborating entity \"dpram_er32\" for hierarchy \"atax:atax_inst\|atax_internal:atax_internal_inst\|atax_function_wrapper:atax_internal\|atax_function:theatax_function\|atax_bb_B5:thebb_atax_B5\|atax_bb_B5_stall_region:thebb_atax_B5_stall_region\|atax_i_llvm_fpga_mem_unnamed_17_atax0:thei_llvm_fpga_mem_unnamed_atax17_atax26\|lsu_top:thei_llvm_fpga_mem_unnamed_atax17_atax1\|lsu_pipelined_read:pipelined_read\|hld_fifo:input_fifo\|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst\|altdpram:gen_ram.gen_mlab.altdpram_component\|dpram_er32:auto_generated\"" {  } { { "altdpram.tdf" "auto_generated" { Text "f:/quartus/quartus/libraries/megafunctions/altdpram.tdf" 203 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686672384001 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "acl_data_fifo atax:atax_inst\|atax_internal:atax_internal_inst\|atax_function_wrapper:atax_internal\|atax_function:theatax_function\|atax_bb_B5:thebb_atax_B5\|atax_bb_B5_stall_region:thebb_atax_B5_stall_region\|acl_data_fifo:theredist29_i_first_cleanup_atax1_sel_x_b_65_fifo " "Elaborating entity \"acl_data_fifo\" for hierarchy \"atax:atax_inst\|atax_internal:atax_internal_inst\|atax_function_wrapper:atax_internal\|atax_function:theatax_function\|atax_bb_B5:thebb_atax_B5\|atax_bb_B5_stall_region:thebb_atax_B5_stall_region\|acl_data_fifo:theredist29_i_first_cleanup_atax1_sel_x_b_65_fifo\"" {  } { { "db/ip/atax/submodules/atax_bb_b5_stall_region.sv" "theredist29_i_first_cleanup_atax1_sel_x_b_65_fifo" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/atax/test-fpga.prj/quartus/db/ip/atax/submodules/atax_bb_b5_stall_region.sv" 4337 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686672384188 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "acl_fifo atax:atax_inst\|atax_internal:atax_internal_inst\|atax_function_wrapper:atax_internal\|atax_function:theatax_function\|atax_bb_B5:thebb_atax_B5\|atax_bb_B5_stall_region:thebb_atax_B5_stall_region\|acl_data_fifo:theredist29_i_first_cleanup_atax1_sel_x_b_65_fifo\|acl_fifo:fifo " "Elaborating entity \"acl_fifo\" for hierarchy \"atax:atax_inst\|atax_internal:atax_internal_inst\|atax_function_wrapper:atax_internal\|atax_function:theatax_function\|atax_bb_B5:thebb_atax_B5\|atax_bb_B5_stall_region:thebb_atax_B5_stall_region\|acl_data_fifo:theredist29_i_first_cleanup_atax1_sel_x_b_65_fifo\|acl_fifo:fifo\"" {  } { { "db/ip/atax/submodules/acl_data_fifo.v" "fifo" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/atax/test-fpga.prj/quartus/db/ip/atax/submodules/acl_data_fifo.v" 136 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686672384209 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hld_fifo atax:atax_inst\|atax_internal:atax_internal_inst\|atax_function_wrapper:atax_internal\|atax_function:theatax_function\|atax_bb_B5:thebb_atax_B5\|atax_bb_B5_stall_region:thebb_atax_B5_stall_region\|acl_data_fifo:theredist29_i_first_cleanup_atax1_sel_x_b_65_fifo\|acl_fifo:fifo\|hld_fifo:hld_fifo_inst " "Elaborating entity \"hld_fifo\" for hierarchy \"atax:atax_inst\|atax_internal:atax_internal_inst\|atax_function_wrapper:atax_internal\|atax_function:theatax_function\|atax_bb_B5:thebb_atax_B5\|atax_bb_B5_stall_region:thebb_atax_B5_stall_region\|acl_data_fifo:theredist29_i_first_cleanup_atax1_sel_x_b_65_fifo\|acl_fifo:fifo\|hld_fifo:hld_fifo_inst\"" {  } { { "db/ip/atax/submodules/acl_fifo.v" "hld_fifo_inst" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/atax/test-fpga.prj/quartus/db/ip/atax/submodules/acl_fifo.v" 289 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686672384225 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 hld_fifo.sv(514) " "Verilog HDL assignment warning at hld_fifo.sv(514): truncated value with size 32 to match size of target (1)" {  } { { "db/ip/atax/submodules/hld_fifo.sv" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/atax/test-fpga.prj/quartus/db/ip/atax/submodules/hld_fifo.sv" 514 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1686672384226 "|quartus_compile|atax:atax_inst|atax_internal:atax_internal_inst|atax_function_wrapper:atax_internal|atax_function:theatax_function|atax_bb_B5:thebb_atax_B5|atax_bb_B5_stall_region:thebb_atax_B5_stall_region|acl_data_fifo:theredist29_i_first_cleanup_atax1_sel_x_b_65_fifo|acl_fifo:fifo|hld_fifo:hld_fifo_inst"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "acl_mid_speed_fifo atax:atax_inst\|atax_internal:atax_internal_inst\|atax_function_wrapper:atax_internal\|atax_function:theatax_function\|atax_bb_B5:thebb_atax_B5\|atax_bb_B5_stall_region:thebb_atax_B5_stall_region\|acl_data_fifo:theredist29_i_first_cleanup_atax1_sel_x_b_65_fifo\|acl_fifo:fifo\|hld_fifo:hld_fifo_inst\|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst " "Elaborating entity \"acl_mid_speed_fifo\" for hierarchy \"atax:atax_inst\|atax_internal:atax_internal_inst\|atax_function_wrapper:atax_internal\|atax_function:theatax_function\|atax_bb_B5:thebb_atax_B5\|atax_bb_B5_stall_region:thebb_atax_B5_stall_region\|acl_data_fifo:theredist29_i_first_cleanup_atax1_sel_x_b_65_fifo\|acl_fifo:fifo\|hld_fifo:hld_fifo_inst\|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst\"" {  } { { "db/ip/atax/submodules/hld_fifo.sv" "ms.acl_mid_speed_fifo_inst" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/atax/test-fpga.prj/quartus/db/ip/atax/submodules/hld_fifo.sv" 894 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686672384241 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 acl_mid_speed_fifo.sv(174) " "Verilog HDL assignment warning at acl_mid_speed_fifo.sv(174): truncated value with size 32 to match size of target (1)" {  } { { "db/ip/atax/submodules/acl_mid_speed_fifo.sv" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/atax/test-fpga.prj/quartus/db/ip/atax/submodules/acl_mid_speed_fifo.sv" 174 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1686672384242 "|quartus_compile|atax:atax_inst|atax_internal:atax_internal_inst|atax_function_wrapper:atax_internal|atax_function:theatax_function|atax_bb_B5:thebb_atax_B5|atax_bb_B5_stall_region:thebb_atax_B5_stall_region|acl_data_fifo:theredist29_i_first_cleanup_atax1_sel_x_b_65_fifo|acl_fifo:fifo|hld_fifo:hld_fifo_inst|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "acl_tessellated_incr_decr_threshold atax:atax_inst\|atax_internal:atax_internal_inst\|atax_function_wrapper:atax_internal\|atax_function:theatax_function\|atax_bb_B5:thebb_atax_B5\|atax_bb_B5_stall_region:thebb_atax_B5_stall_region\|acl_data_fifo:theredist29_i_first_cleanup_atax1_sel_x_b_65_fifo\|acl_fifo:fifo\|hld_fifo:hld_fifo_inst\|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst\|acl_tessellated_incr_decr_threshold:addr_match_inst " "Elaborating entity \"acl_tessellated_incr_decr_threshold\" for hierarchy \"atax:atax_inst\|atax_internal:atax_internal_inst\|atax_function_wrapper:atax_internal\|atax_function:theatax_function\|atax_bb_B5:thebb_atax_B5\|atax_bb_B5_stall_region:thebb_atax_B5_stall_region\|acl_data_fifo:theredist29_i_first_cleanup_atax1_sel_x_b_65_fifo\|acl_fifo:fifo\|hld_fifo:hld_fifo_inst\|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst\|acl_tessellated_incr_decr_threshold:addr_match_inst\"" {  } { { "db/ip/atax/submodules/acl_mid_speed_fifo.sv" "addr_match_inst" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/atax/test-fpga.prj/quartus/db/ip/atax/submodules/acl_mid_speed_fifo.sv" 708 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686672384304 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "64 32 acl_tessellated_incr_decr_threshold.sv(107) " "Verilog HDL assignment warning at acl_tessellated_incr_decr_threshold.sv(107): truncated value with size 64 to match size of target (32)" {  } { { "db/ip/atax/submodules/acl_tessellated_incr_decr_threshold.sv" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/atax/test-fpga.prj/quartus/db/ip/atax/submodules/acl_tessellated_incr_decr_threshold.sv" 107 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1686672384305 "|quartus_compile|atax:atax_inst|atax_internal:atax_internal_inst|atax_function_wrapper:atax_internal|atax_function:theatax_function|atax_bb_B5:thebb_atax_B5|atax_bb_B5_stall_region:thebb_atax_B5_stall_region|acl_data_fifo:theredist29_i_first_cleanup_atax1_sel_x_b_65_fifo|acl_fifo:fifo|hld_fifo:hld_fifo_inst|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|acl_tessellated_incr_decr_threshold:addr_match_inst"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "acl_tessellated_incr_decr_threshold atax:atax_inst\|atax_internal:atax_internal_inst\|atax_function_wrapper:atax_internal\|atax_function:theatax_function\|atax_bb_B5:thebb_atax_B5\|atax_bb_B5_stall_region:thebb_atax_B5_stall_region\|acl_data_fifo:theredist29_i_first_cleanup_atax1_sel_x_b_65_fifo\|acl_fifo:fifo\|hld_fifo:hld_fifo_inst\|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst\|acl_tessellated_incr_decr_threshold:gen_real_stall_out.stall_out_inst " "Elaborating entity \"acl_tessellated_incr_decr_threshold\" for hierarchy \"atax:atax_inst\|atax_internal:atax_internal_inst\|atax_function_wrapper:atax_internal\|atax_function:theatax_function\|atax_bb_B5:thebb_atax_B5\|atax_bb_B5_stall_region:thebb_atax_B5_stall_region\|acl_data_fifo:theredist29_i_first_cleanup_atax1_sel_x_b_65_fifo\|acl_fifo:fifo\|hld_fifo:hld_fifo_inst\|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst\|acl_tessellated_incr_decr_threshold:gen_real_stall_out.stall_out_inst\"" {  } { { "db/ip/atax/submodules/acl_mid_speed_fifo.sv" "gen_real_stall_out.stall_out_inst" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/atax/test-fpga.prj/quartus/db/ip/atax/submodules/acl_mid_speed_fifo.sv" 866 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686672384321 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "64 32 acl_tessellated_incr_decr_threshold.sv(107) " "Verilog HDL assignment warning at acl_tessellated_incr_decr_threshold.sv(107): truncated value with size 64 to match size of target (32)" {  } { { "db/ip/atax/submodules/acl_tessellated_incr_decr_threshold.sv" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/atax/test-fpga.prj/quartus/db/ip/atax/submodules/acl_tessellated_incr_decr_threshold.sv" 107 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1686672384322 "|quartus_compile|atax:atax_inst|atax_internal:atax_internal_inst|atax_function_wrapper:atax_internal|atax_function:theatax_function|atax_bb_B5:thebb_atax_B5|atax_bb_B5_stall_region:thebb_atax_B5_stall_region|acl_data_fifo:theredist29_i_first_cleanup_atax1_sel_x_b_65_fifo|acl_fifo:fifo|hld_fifo:hld_fifo_inst|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|acl_tessellated_incr_decr_threshold:gen_real_stall_out.stall_out_inst"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "acl_tessellated_incr_decr_threshold atax:atax_inst\|atax_internal:atax_internal_inst\|atax_function_wrapper:atax_internal\|atax_function:theatax_function\|atax_bb_B5:thebb_atax_B5\|atax_bb_B5_stall_region:thebb_atax_B5_stall_region\|acl_data_fifo:theredist29_i_first_cleanup_atax1_sel_x_b_65_fifo\|acl_fifo:fifo\|hld_fifo:hld_fifo_inst\|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst\|acl_tessellated_incr_decr_threshold:real_almost_full.almost_full_inst " "Elaborating entity \"acl_tessellated_incr_decr_threshold\" for hierarchy \"atax:atax_inst\|atax_internal:atax_internal_inst\|atax_function_wrapper:atax_internal\|atax_function:theatax_function\|atax_bb_B5:thebb_atax_B5\|atax_bb_B5_stall_region:thebb_atax_B5_stall_region\|acl_data_fifo:theredist29_i_first_cleanup_atax1_sel_x_b_65_fifo\|acl_fifo:fifo\|hld_fifo:hld_fifo_inst\|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst\|acl_tessellated_incr_decr_threshold:real_almost_full.almost_full_inst\"" {  } { { "db/ip/atax/submodules/acl_mid_speed_fifo.sv" "real_almost_full.almost_full_inst" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/atax/test-fpga.prj/quartus/db/ip/atax/submodules/acl_mid_speed_fifo.sv" 925 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686672384341 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "64 32 acl_tessellated_incr_decr_threshold.sv(107) " "Verilog HDL assignment warning at acl_tessellated_incr_decr_threshold.sv(107): truncated value with size 64 to match size of target (32)" {  } { { "db/ip/atax/submodules/acl_tessellated_incr_decr_threshold.sv" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/atax/test-fpga.prj/quartus/db/ip/atax/submodules/acl_tessellated_incr_decr_threshold.sv" 107 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1686672384342 "|quartus_compile|atax:atax_inst|atax_internal:atax_internal_inst|atax_function_wrapper:atax_internal|atax_function:theatax_function|atax_bb_B5:thebb_atax_B5|atax_bb_B5_stall_region:thebb_atax_B5_stall_region|acl_data_fifo:theredist29_i_first_cleanup_atax1_sel_x_b_65_fifo|acl_fifo:fifo|hld_fifo:hld_fifo_inst|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|acl_tessellated_incr_decr_threshold:real_almost_full.almost_full_inst"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "acl_data_fifo atax:atax_inst\|atax_internal:atax_internal_inst\|atax_function_wrapper:atax_internal\|atax_function:theatax_function\|atax_bb_B5:thebb_atax_B5\|atax_bb_B5_stall_region:thebb_atax_B5_stall_region\|acl_data_fifo:theredist26_i_first_cleanup_xor_atax2_q_37_fifo " "Elaborating entity \"acl_data_fifo\" for hierarchy \"atax:atax_inst\|atax_internal:atax_internal_inst\|atax_function_wrapper:atax_internal\|atax_function:theatax_function\|atax_bb_B5:thebb_atax_B5\|atax_bb_B5_stall_region:thebb_atax_B5_stall_region\|acl_data_fifo:theredist26_i_first_cleanup_xor_atax2_q_37_fifo\"" {  } { { "db/ip/atax/submodules/atax_bb_b5_stall_region.sv" "theredist26_i_first_cleanup_xor_atax2_q_37_fifo" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/atax/test-fpga.prj/quartus/db/ip/atax/submodules/atax_bb_b5_stall_region.sv" 4427 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686672384358 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "acl_fifo atax:atax_inst\|atax_internal:atax_internal_inst\|atax_function_wrapper:atax_internal\|atax_function:theatax_function\|atax_bb_B5:thebb_atax_B5\|atax_bb_B5_stall_region:thebb_atax_B5_stall_region\|acl_data_fifo:theredist26_i_first_cleanup_xor_atax2_q_37_fifo\|acl_fifo:fifo " "Elaborating entity \"acl_fifo\" for hierarchy \"atax:atax_inst\|atax_internal:atax_internal_inst\|atax_function_wrapper:atax_internal\|atax_function:theatax_function\|atax_bb_B5:thebb_atax_B5\|atax_bb_B5_stall_region:thebb_atax_B5_stall_region\|acl_data_fifo:theredist26_i_first_cleanup_xor_atax2_q_37_fifo\|acl_fifo:fifo\"" {  } { { "db/ip/atax/submodules/acl_data_fifo.v" "fifo" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/atax/test-fpga.prj/quartus/db/ip/atax/submodules/acl_data_fifo.v" 136 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686672384371 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hld_fifo atax:atax_inst\|atax_internal:atax_internal_inst\|atax_function_wrapper:atax_internal\|atax_function:theatax_function\|atax_bb_B5:thebb_atax_B5\|atax_bb_B5_stall_region:thebb_atax_B5_stall_region\|acl_data_fifo:theredist26_i_first_cleanup_xor_atax2_q_37_fifo\|acl_fifo:fifo\|hld_fifo:hld_fifo_inst " "Elaborating entity \"hld_fifo\" for hierarchy \"atax:atax_inst\|atax_internal:atax_internal_inst\|atax_function_wrapper:atax_internal\|atax_function:theatax_function\|atax_bb_B5:thebb_atax_B5\|atax_bb_B5_stall_region:thebb_atax_B5_stall_region\|acl_data_fifo:theredist26_i_first_cleanup_xor_atax2_q_37_fifo\|acl_fifo:fifo\|hld_fifo:hld_fifo_inst\"" {  } { { "db/ip/atax/submodules/acl_fifo.v" "hld_fifo_inst" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/atax/test-fpga.prj/quartus/db/ip/atax/submodules/acl_fifo.v" 289 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686672384383 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 hld_fifo.sv(514) " "Verilog HDL assignment warning at hld_fifo.sv(514): truncated value with size 32 to match size of target (1)" {  } { { "db/ip/atax/submodules/hld_fifo.sv" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/atax/test-fpga.prj/quartus/db/ip/atax/submodules/hld_fifo.sv" 514 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1686672384384 "|quartus_compile|atax:atax_inst|atax_internal:atax_internal_inst|atax_function_wrapper:atax_internal|atax_function:theatax_function|atax_bb_B5:thebb_atax_B5|atax_bb_B5_stall_region:thebb_atax_B5_stall_region|acl_data_fifo:theredist26_i_first_cleanup_xor_atax2_q_37_fifo|acl_fifo:fifo|hld_fifo:hld_fifo_inst"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "acl_mid_speed_fifo atax:atax_inst\|atax_internal:atax_internal_inst\|atax_function_wrapper:atax_internal\|atax_function:theatax_function\|atax_bb_B5:thebb_atax_B5\|atax_bb_B5_stall_region:thebb_atax_B5_stall_region\|acl_data_fifo:theredist26_i_first_cleanup_xor_atax2_q_37_fifo\|acl_fifo:fifo\|hld_fifo:hld_fifo_inst\|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst " "Elaborating entity \"acl_mid_speed_fifo\" for hierarchy \"atax:atax_inst\|atax_internal:atax_internal_inst\|atax_function_wrapper:atax_internal\|atax_function:theatax_function\|atax_bb_B5:thebb_atax_B5\|atax_bb_B5_stall_region:thebb_atax_B5_stall_region\|acl_data_fifo:theredist26_i_first_cleanup_xor_atax2_q_37_fifo\|acl_fifo:fifo\|hld_fifo:hld_fifo_inst\|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst\"" {  } { { "db/ip/atax/submodules/hld_fifo.sv" "ms.acl_mid_speed_fifo_inst" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/atax/test-fpga.prj/quartus/db/ip/atax/submodules/hld_fifo.sv" 894 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686672384394 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 acl_mid_speed_fifo.sv(174) " "Verilog HDL assignment warning at acl_mid_speed_fifo.sv(174): truncated value with size 32 to match size of target (1)" {  } { { "db/ip/atax/submodules/acl_mid_speed_fifo.sv" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/atax/test-fpga.prj/quartus/db/ip/atax/submodules/acl_mid_speed_fifo.sv" 174 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1686672384395 "|quartus_compile|atax:atax_inst|atax_internal:atax_internal_inst|atax_function_wrapper:atax_internal|atax_function:theatax_function|atax_bb_B5:thebb_atax_B5|atax_bb_B5_stall_region:thebb_atax_B5_stall_region|acl_data_fifo:theredist26_i_first_cleanup_xor_atax2_q_37_fifo|acl_fifo:fifo|hld_fifo:hld_fifo_inst|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst"}
{ "Warning" "WCBX_ALTSYNCRAM_ALTSYNCRAM_MRAM_UNAVAILABLE" "" "Device family Cyclone V does not have M20K blocks -- using available memory blocks" {  } { { "db/ip/atax/submodules/acl_mid_speed_fifo.sv" "gen_ram.gen_m20k.altera_syncram" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/atax/test-fpga.prj/quartus/db/ip/atax/submodules/acl_mid_speed_fifo.sv" 497 0 0 } }  } 0 272007 "Warning message" 0 0 "Analysis & Synthesis" 0 -1 1686672384429 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_syncram atax:atax_inst\|atax_internal:atax_internal_inst\|atax_function_wrapper:atax_internal\|atax_function:theatax_function\|atax_bb_B5:thebb_atax_B5\|atax_bb_B5_stall_region:thebb_atax_B5_stall_region\|acl_data_fifo:theredist26_i_first_cleanup_xor_atax2_q_37_fifo\|acl_fifo:fifo\|hld_fifo:hld_fifo_inst\|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst\|altera_syncram:gen_ram.gen_m20k.altera_syncram " "Elaborating entity \"altera_syncram\" for hierarchy \"atax:atax_inst\|atax_internal:atax_internal_inst\|atax_function_wrapper:atax_internal\|atax_function:theatax_function\|atax_bb_B5:thebb_atax_B5\|atax_bb_B5_stall_region:thebb_atax_B5_stall_region\|acl_data_fifo:theredist26_i_first_cleanup_xor_atax2_q_37_fifo\|acl_fifo:fifo\|hld_fifo:hld_fifo_inst\|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst\|altera_syncram:gen_ram.gen_m20k.altera_syncram\"" {  } { { "db/ip/atax/submodules/acl_mid_speed_fifo.sv" "gen_ram.gen_m20k.altera_syncram" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/atax/test-fpga.prj/quartus/db/ip/atax/submodules/acl_mid_speed_fifo.sv" 497 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686672384433 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "atax:atax_inst\|atax_internal:atax_internal_inst\|atax_function_wrapper:atax_internal\|atax_function:theatax_function\|atax_bb_B5:thebb_atax_B5\|atax_bb_B5_stall_region:thebb_atax_B5_stall_region\|acl_data_fifo:theredist26_i_first_cleanup_xor_atax2_q_37_fifo\|acl_fifo:fifo\|hld_fifo:hld_fifo_inst\|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst\|altera_syncram:gen_ram.gen_m20k.altera_syncram " "Elaborated megafunction instantiation \"atax:atax_inst\|atax_internal:atax_internal_inst\|atax_function_wrapper:atax_internal\|atax_function:theatax_function\|atax_bb_B5:thebb_atax_B5\|atax_bb_B5_stall_region:thebb_atax_B5_stall_region\|acl_data_fifo:theredist26_i_first_cleanup_xor_atax2_q_37_fifo\|acl_fifo:fifo\|hld_fifo:hld_fifo_inst\|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst\|altera_syncram:gen_ram.gen_m20k.altera_syncram\"" {  } { { "db/ip/atax/submodules/acl_mid_speed_fifo.sv" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/atax/test-fpga.prj/quartus/db/ip/atax/submodules/acl_mid_speed_fifo.sv" 497 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686672384444 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "atax:atax_inst\|atax_internal:atax_internal_inst\|atax_function_wrapper:atax_internal\|atax_function:theatax_function\|atax_bb_B5:thebb_atax_B5\|atax_bb_B5_stall_region:thebb_atax_B5_stall_region\|acl_data_fifo:theredist26_i_first_cleanup_xor_atax2_q_37_fifo\|acl_fifo:fifo\|hld_fifo:hld_fifo_inst\|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst\|altera_syncram:gen_ram.gen_m20k.altera_syncram " "Instantiated megafunction \"atax:atax_inst\|atax_internal:atax_internal_inst\|atax_function_wrapper:atax_internal\|atax_function:theatax_function\|atax_bb_B5:thebb_atax_B5\|atax_bb_B5_stall_region:thebb_atax_B5_stall_region\|acl_data_fifo:theredist26_i_first_cleanup_xor_atax2_q_37_fifo\|acl_fifo:fifo\|hld_fifo:hld_fifo_inst\|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst\|altera_syncram:gen_ram.gen_m20k.altera_syncram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 64 " "Parameter \"numwords_a\" = \"64\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1686672384445 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 64 " "Parameter \"numwords_b\" = \"64\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1686672384445 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_b CLEAR1 " "Parameter \"address_aclr_b\" = \"CLEAR1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1686672384445 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK1 " "Parameter \"address_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1686672384445 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1686672384445 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_b BYPASS " "Parameter \"clock_enable_input_b\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1686672384445 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_b NORMAL " "Parameter \"clock_enable_output_b\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1686672384445 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "enable_ecc FALSE " "Parameter \"enable_ecc\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1686672384445 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Stratix 10 " "Parameter \"intended_device_family\" = \"Stratix 10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1686672384445 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altera_syncram " "Parameter \"lpm_type\" = \"altera_syncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1686672384445 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode DUAL_PORT " "Parameter \"operation_mode\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1686672384445 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_b NONE " "Parameter \"outdata_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1686672384445 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_sclr_b NONE " "Parameter \"outdata_sclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1686672384445 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b CLOCK1 " "Parameter \"outdata_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1686672384445 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_uninitialized TRUE " "Parameter \"power_up_uninitialized\" = \"TRUE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1686672384445 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type M20K " "Parameter \"ram_block_type\" = \"M20K\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1686672384445 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1686672384445 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 6 " "Parameter \"widthad_a\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1686672384445 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 6 " "Parameter \"widthad_b\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1686672384445 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 1 " "Parameter \"width_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1686672384445 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 1 " "Parameter \"width_b\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1686672384445 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1686672384445 ""}  } { { "db/ip/atax/submodules/acl_mid_speed_fifo.sv" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/atax/test-fpga.prj/quartus/db/ip/atax/submodules/acl_mid_speed_fifo.sv" 497 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1686672384445 ""}
{ "Warning" "WTDFX_ASSERTION" "Device family Cyclone V does not have M20K blocks -- using available memory blocks " "Assertion warning: Device family Cyclone V does not have M20K blocks -- using available memory blocks" {  } { { "db/altera_syncram_4v62.tdf" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/atax/test-fpga.prj/quartus/db/altera_syncram_4v62.tdf" 52 2 0 } }  } 0 287001 "Assertion warning: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686672384528 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altera_syncram_4v62.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altera_syncram_4v62.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altera_syncram_4v62 " "Found entity 1: altera_syncram_4v62" {  } { { "db/altera_syncram_4v62.tdf" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/atax/test-fpga.prj/quartus/db/altera_syncram_4v62.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686672384529 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686672384529 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_syncram_4v62 atax:atax_inst\|atax_internal:atax_internal_inst\|atax_function_wrapper:atax_internal\|atax_function:theatax_function\|atax_bb_B5:thebb_atax_B5\|atax_bb_B5_stall_region:thebb_atax_B5_stall_region\|acl_data_fifo:theredist26_i_first_cleanup_xor_atax2_q_37_fifo\|acl_fifo:fifo\|hld_fifo:hld_fifo_inst\|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst\|altera_syncram:gen_ram.gen_m20k.altera_syncram\|altera_syncram_4v62:auto_generated " "Elaborating entity \"altera_syncram_4v62\" for hierarchy \"atax:atax_inst\|atax_internal:atax_internal_inst\|atax_function_wrapper:atax_internal\|atax_function:theatax_function\|atax_bb_B5:thebb_atax_B5\|atax_bb_B5_stall_region:thebb_atax_B5_stall_region\|acl_data_fifo:theredist26_i_first_cleanup_xor_atax2_q_37_fifo\|acl_fifo:fifo\|hld_fifo:hld_fifo_inst\|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst\|altera_syncram:gen_ram.gen_m20k.altera_syncram\|altera_syncram_4v62:auto_generated\"" {  } { { "altera_syncram.tdf" "auto_generated" { Text "f:/quartus/quartus/libraries/megafunctions/altera_syncram.tdf" 125 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686672384536 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_f4b4.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_f4b4.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_f4b4 " "Found entity 1: altsyncram_f4b4" {  } { { "db/altsyncram_f4b4.tdf" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/atax/test-fpga.prj/quartus/db/altsyncram_f4b4.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686672384636 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686672384636 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_f4b4 atax:atax_inst\|atax_internal:atax_internal_inst\|atax_function_wrapper:atax_internal\|atax_function:theatax_function\|atax_bb_B5:thebb_atax_B5\|atax_bb_B5_stall_region:thebb_atax_B5_stall_region\|acl_data_fifo:theredist26_i_first_cleanup_xor_atax2_q_37_fifo\|acl_fifo:fifo\|hld_fifo:hld_fifo_inst\|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst\|altera_syncram:gen_ram.gen_m20k.altera_syncram\|altera_syncram_4v62:auto_generated\|altsyncram_f4b4:altsyncram1 " "Elaborating entity \"altsyncram_f4b4\" for hierarchy \"atax:atax_inst\|atax_internal:atax_internal_inst\|atax_function_wrapper:atax_internal\|atax_function:theatax_function\|atax_bb_B5:thebb_atax_B5\|atax_bb_B5_stall_region:thebb_atax_B5_stall_region\|acl_data_fifo:theredist26_i_first_cleanup_xor_atax2_q_37_fifo\|acl_fifo:fifo\|hld_fifo:hld_fifo_inst\|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst\|altera_syncram:gen_ram.gen_m20k.altera_syncram\|altera_syncram_4v62:auto_generated\|altsyncram_f4b4:altsyncram1\"" {  } { { "db/altera_syncram_4v62.tdf" "altsyncram1" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/atax/test-fpga.prj/quartus/db/altera_syncram_4v62.tdf" 39 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686672384640 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "acl_tessellated_incr_decr_threshold atax:atax_inst\|atax_internal:atax_internal_inst\|atax_function_wrapper:atax_internal\|atax_function:theatax_function\|atax_bb_B5:thebb_atax_B5\|atax_bb_B5_stall_region:thebb_atax_B5_stall_region\|acl_data_fifo:theredist26_i_first_cleanup_xor_atax2_q_37_fifo\|acl_fifo:fifo\|hld_fifo:hld_fifo_inst\|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst\|acl_tessellated_incr_decr_threshold:addr_match_inst " "Elaborating entity \"acl_tessellated_incr_decr_threshold\" for hierarchy \"atax:atax_inst\|atax_internal:atax_internal_inst\|atax_function_wrapper:atax_internal\|atax_function:theatax_function\|atax_bb_B5:thebb_atax_B5\|atax_bb_B5_stall_region:thebb_atax_B5_stall_region\|acl_data_fifo:theredist26_i_first_cleanup_xor_atax2_q_37_fifo\|acl_fifo:fifo\|hld_fifo:hld_fifo_inst\|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst\|acl_tessellated_incr_decr_threshold:addr_match_inst\"" {  } { { "db/ip/atax/submodules/acl_mid_speed_fifo.sv" "addr_match_inst" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/atax/test-fpga.prj/quartus/db/ip/atax/submodules/acl_mid_speed_fifo.sv" 708 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686672384666 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "64 32 acl_tessellated_incr_decr_threshold.sv(107) " "Verilog HDL assignment warning at acl_tessellated_incr_decr_threshold.sv(107): truncated value with size 64 to match size of target (32)" {  } { { "db/ip/atax/submodules/acl_tessellated_incr_decr_threshold.sv" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/atax/test-fpga.prj/quartus/db/ip/atax/submodules/acl_tessellated_incr_decr_threshold.sv" 107 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1686672384666 "|quartus_compile|atax:atax_inst|atax_internal:atax_internal_inst|atax_function_wrapper:atax_internal|atax_function:theatax_function|atax_bb_B5:thebb_atax_B5|atax_bb_B5_stall_region:thebb_atax_B5_stall_region|acl_data_fifo:theredist26_i_first_cleanup_xor_atax2_q_37_fifo|acl_fifo:fifo|hld_fifo:hld_fifo_inst|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|acl_tessellated_incr_decr_threshold:addr_match_inst"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "acl_tessellated_incr_decr_threshold atax:atax_inst\|atax_internal:atax_internal_inst\|atax_function_wrapper:atax_internal\|atax_function:theatax_function\|atax_bb_B5:thebb_atax_B5\|atax_bb_B5_stall_region:thebb_atax_B5_stall_region\|acl_data_fifo:theredist26_i_first_cleanup_xor_atax2_q_37_fifo\|acl_fifo:fifo\|hld_fifo:hld_fifo_inst\|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst\|acl_tessellated_incr_decr_threshold:gen_real_stall_out.stall_out_inst " "Elaborating entity \"acl_tessellated_incr_decr_threshold\" for hierarchy \"atax:atax_inst\|atax_internal:atax_internal_inst\|atax_function_wrapper:atax_internal\|atax_function:theatax_function\|atax_bb_B5:thebb_atax_B5\|atax_bb_B5_stall_region:thebb_atax_B5_stall_region\|acl_data_fifo:theredist26_i_first_cleanup_xor_atax2_q_37_fifo\|acl_fifo:fifo\|hld_fifo:hld_fifo_inst\|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst\|acl_tessellated_incr_decr_threshold:gen_real_stall_out.stall_out_inst\"" {  } { { "db/ip/atax/submodules/acl_mid_speed_fifo.sv" "gen_real_stall_out.stall_out_inst" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/atax/test-fpga.prj/quartus/db/ip/atax/submodules/acl_mid_speed_fifo.sv" 866 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686672384682 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "64 32 acl_tessellated_incr_decr_threshold.sv(107) " "Verilog HDL assignment warning at acl_tessellated_incr_decr_threshold.sv(107): truncated value with size 64 to match size of target (32)" {  } { { "db/ip/atax/submodules/acl_tessellated_incr_decr_threshold.sv" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/atax/test-fpga.prj/quartus/db/ip/atax/submodules/acl_tessellated_incr_decr_threshold.sv" 107 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1686672384683 "|quartus_compile|atax:atax_inst|atax_internal:atax_internal_inst|atax_function_wrapper:atax_internal|atax_function:theatax_function|atax_bb_B5:thebb_atax_B5|atax_bb_B5_stall_region:thebb_atax_B5_stall_region|acl_data_fifo:theredist26_i_first_cleanup_xor_atax2_q_37_fifo|acl_fifo:fifo|hld_fifo:hld_fifo_inst|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|acl_tessellated_incr_decr_threshold:gen_real_stall_out.stall_out_inst"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "acl_tessellated_incr_decr_threshold atax:atax_inst\|atax_internal:atax_internal_inst\|atax_function_wrapper:atax_internal\|atax_function:theatax_function\|atax_bb_B5:thebb_atax_B5\|atax_bb_B5_stall_region:thebb_atax_B5_stall_region\|acl_data_fifo:theredist26_i_first_cleanup_xor_atax2_q_37_fifo\|acl_fifo:fifo\|hld_fifo:hld_fifo_inst\|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst\|acl_tessellated_incr_decr_threshold:real_almost_full.almost_full_inst " "Elaborating entity \"acl_tessellated_incr_decr_threshold\" for hierarchy \"atax:atax_inst\|atax_internal:atax_internal_inst\|atax_function_wrapper:atax_internal\|atax_function:theatax_function\|atax_bb_B5:thebb_atax_B5\|atax_bb_B5_stall_region:thebb_atax_B5_stall_region\|acl_data_fifo:theredist26_i_first_cleanup_xor_atax2_q_37_fifo\|acl_fifo:fifo\|hld_fifo:hld_fifo_inst\|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst\|acl_tessellated_incr_decr_threshold:real_almost_full.almost_full_inst\"" {  } { { "db/ip/atax/submodules/acl_mid_speed_fifo.sv" "real_almost_full.almost_full_inst" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/atax/test-fpga.prj/quartus/db/ip/atax/submodules/acl_mid_speed_fifo.sv" 925 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686672384701 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "64 32 acl_tessellated_incr_decr_threshold.sv(107) " "Verilog HDL assignment warning at acl_tessellated_incr_decr_threshold.sv(107): truncated value with size 64 to match size of target (32)" {  } { { "db/ip/atax/submodules/acl_tessellated_incr_decr_threshold.sv" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/atax/test-fpga.prj/quartus/db/ip/atax/submodules/acl_tessellated_incr_decr_threshold.sv" 107 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1686672384702 "|quartus_compile|atax:atax_inst|atax_internal:atax_internal_inst|atax_function_wrapper:atax_internal|atax_function:theatax_function|atax_bb_B5:thebb_atax_B5|atax_bb_B5_stall_region:thebb_atax_B5_stall_region|acl_data_fifo:theredist26_i_first_cleanup_xor_atax2_q_37_fifo|acl_fifo:fifo|hld_fifo:hld_fifo_inst|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|acl_tessellated_incr_decr_threshold:real_almost_full.almost_full_inst"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "acl_data_fifo atax:atax_inst\|atax_internal:atax_internal_inst\|atax_function_wrapper:atax_internal\|atax_function:theatax_function\|atax_bb_B5:thebb_atax_B5\|atax_bb_B5_stall_region:thebb_atax_B5_stall_region\|acl_data_fifo:theredist23_i_llvm_fpga_pop_i1_memdep_phi3_or57_pop36_atax14_out_data_out_68_fifo " "Elaborating entity \"acl_data_fifo\" for hierarchy \"atax:atax_inst\|atax_internal:atax_internal_inst\|atax_function_wrapper:atax_internal\|atax_function:theatax_function\|atax_bb_B5:thebb_atax_B5\|atax_bb_B5_stall_region:thebb_atax_B5_stall_region\|acl_data_fifo:theredist23_i_llvm_fpga_pop_i1_memdep_phi3_or57_pop36_atax14_out_data_out_68_fifo\"" {  } { { "db/ip/atax/submodules/atax_bb_b5_stall_region.sv" "theredist23_i_llvm_fpga_pop_i1_memdep_phi3_or57_pop36_atax14_out_data_out_68_fifo" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/atax/test-fpga.prj/quartus/db/ip/atax/submodules/atax_bb_b5_stall_region.sv" 4825 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686672384717 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "acl_fifo atax:atax_inst\|atax_internal:atax_internal_inst\|atax_function_wrapper:atax_internal\|atax_function:theatax_function\|atax_bb_B5:thebb_atax_B5\|atax_bb_B5_stall_region:thebb_atax_B5_stall_region\|acl_data_fifo:theredist23_i_llvm_fpga_pop_i1_memdep_phi3_or57_pop36_atax14_out_data_out_68_fifo\|acl_fifo:fifo " "Elaborating entity \"acl_fifo\" for hierarchy \"atax:atax_inst\|atax_internal:atax_internal_inst\|atax_function_wrapper:atax_internal\|atax_function:theatax_function\|atax_bb_B5:thebb_atax_B5\|atax_bb_B5_stall_region:thebb_atax_B5_stall_region\|acl_data_fifo:theredist23_i_llvm_fpga_pop_i1_memdep_phi3_or57_pop36_atax14_out_data_out_68_fifo\|acl_fifo:fifo\"" {  } { { "db/ip/atax/submodules/acl_data_fifo.v" "fifo" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/atax/test-fpga.prj/quartus/db/ip/atax/submodules/acl_data_fifo.v" 136 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686672384728 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hld_fifo atax:atax_inst\|atax_internal:atax_internal_inst\|atax_function_wrapper:atax_internal\|atax_function:theatax_function\|atax_bb_B5:thebb_atax_B5\|atax_bb_B5_stall_region:thebb_atax_B5_stall_region\|acl_data_fifo:theredist23_i_llvm_fpga_pop_i1_memdep_phi3_or57_pop36_atax14_out_data_out_68_fifo\|acl_fifo:fifo\|hld_fifo:hld_fifo_inst " "Elaborating entity \"hld_fifo\" for hierarchy \"atax:atax_inst\|atax_internal:atax_internal_inst\|atax_function_wrapper:atax_internal\|atax_function:theatax_function\|atax_bb_B5:thebb_atax_B5\|atax_bb_B5_stall_region:thebb_atax_B5_stall_region\|acl_data_fifo:theredist23_i_llvm_fpga_pop_i1_memdep_phi3_or57_pop36_atax14_out_data_out_68_fifo\|acl_fifo:fifo\|hld_fifo:hld_fifo_inst\"" {  } { { "db/ip/atax/submodules/acl_fifo.v" "hld_fifo_inst" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/atax/test-fpga.prj/quartus/db/ip/atax/submodules/acl_fifo.v" 289 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686672384739 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 hld_fifo.sv(514) " "Verilog HDL assignment warning at hld_fifo.sv(514): truncated value with size 32 to match size of target (1)" {  } { { "db/ip/atax/submodules/hld_fifo.sv" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/atax/test-fpga.prj/quartus/db/ip/atax/submodules/hld_fifo.sv" 514 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1686672384741 "|quartus_compile|atax:atax_inst|atax_internal:atax_internal_inst|atax_function_wrapper:atax_internal|atax_function:theatax_function|atax_bb_B5:thebb_atax_B5|atax_bb_B5_stall_region:thebb_atax_B5_stall_region|acl_data_fifo:theredist23_i_llvm_fpga_pop_i1_memdep_phi3_or57_pop36_atax14_out_data_out_68_fifo|acl_fifo:fifo|hld_fifo:hld_fifo_inst"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "acl_mid_speed_fifo atax:atax_inst\|atax_internal:atax_internal_inst\|atax_function_wrapper:atax_internal\|atax_function:theatax_function\|atax_bb_B5:thebb_atax_B5\|atax_bb_B5_stall_region:thebb_atax_B5_stall_region\|acl_data_fifo:theredist23_i_llvm_fpga_pop_i1_memdep_phi3_or57_pop36_atax14_out_data_out_68_fifo\|acl_fifo:fifo\|hld_fifo:hld_fifo_inst\|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst " "Elaborating entity \"acl_mid_speed_fifo\" for hierarchy \"atax:atax_inst\|atax_internal:atax_internal_inst\|atax_function_wrapper:atax_internal\|atax_function:theatax_function\|atax_bb_B5:thebb_atax_B5\|atax_bb_B5_stall_region:thebb_atax_B5_stall_region\|acl_data_fifo:theredist23_i_llvm_fpga_pop_i1_memdep_phi3_or57_pop36_atax14_out_data_out_68_fifo\|acl_fifo:fifo\|hld_fifo:hld_fifo_inst\|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst\"" {  } { { "db/ip/atax/submodules/hld_fifo.sv" "ms.acl_mid_speed_fifo_inst" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/atax/test-fpga.prj/quartus/db/ip/atax/submodules/hld_fifo.sv" 894 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686672384751 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 acl_mid_speed_fifo.sv(174) " "Verilog HDL assignment warning at acl_mid_speed_fifo.sv(174): truncated value with size 32 to match size of target (1)" {  } { { "db/ip/atax/submodules/acl_mid_speed_fifo.sv" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/atax/test-fpga.prj/quartus/db/ip/atax/submodules/acl_mid_speed_fifo.sv" 174 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1686672384752 "|quartus_compile|atax:atax_inst|atax_internal:atax_internal_inst|atax_function_wrapper:atax_internal|atax_function:theatax_function|atax_bb_B5:thebb_atax_B5|atax_bb_B5_stall_region:thebb_atax_B5_stall_region|acl_data_fifo:theredist23_i_llvm_fpga_pop_i1_memdep_phi3_or57_pop36_atax14_out_data_out_68_fifo|acl_fifo:fifo|hld_fifo:hld_fifo_inst|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "acl_tessellated_incr_decr_threshold atax:atax_inst\|atax_internal:atax_internal_inst\|atax_function_wrapper:atax_internal\|atax_function:theatax_function\|atax_bb_B5:thebb_atax_B5\|atax_bb_B5_stall_region:thebb_atax_B5_stall_region\|acl_data_fifo:theredist23_i_llvm_fpga_pop_i1_memdep_phi3_or57_pop36_atax14_out_data_out_68_fifo\|acl_fifo:fifo\|hld_fifo:hld_fifo_inst\|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst\|acl_tessellated_incr_decr_threshold:addr_match_inst " "Elaborating entity \"acl_tessellated_incr_decr_threshold\" for hierarchy \"atax:atax_inst\|atax_internal:atax_internal_inst\|atax_function_wrapper:atax_internal\|atax_function:theatax_function\|atax_bb_B5:thebb_atax_B5\|atax_bb_B5_stall_region:thebb_atax_B5_stall_region\|acl_data_fifo:theredist23_i_llvm_fpga_pop_i1_memdep_phi3_or57_pop36_atax14_out_data_out_68_fifo\|acl_fifo:fifo\|hld_fifo:hld_fifo_inst\|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst\|acl_tessellated_incr_decr_threshold:addr_match_inst\"" {  } { { "db/ip/atax/submodules/acl_mid_speed_fifo.sv" "addr_match_inst" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/atax/test-fpga.prj/quartus/db/ip/atax/submodules/acl_mid_speed_fifo.sv" 708 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686672384813 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "64 32 acl_tessellated_incr_decr_threshold.sv(107) " "Verilog HDL assignment warning at acl_tessellated_incr_decr_threshold.sv(107): truncated value with size 64 to match size of target (32)" {  } { { "db/ip/atax/submodules/acl_tessellated_incr_decr_threshold.sv" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/atax/test-fpga.prj/quartus/db/ip/atax/submodules/acl_tessellated_incr_decr_threshold.sv" 107 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1686672384813 "|quartus_compile|atax:atax_inst|atax_internal:atax_internal_inst|atax_function_wrapper:atax_internal|atax_function:theatax_function|atax_bb_B5:thebb_atax_B5|atax_bb_B5_stall_region:thebb_atax_B5_stall_region|acl_data_fifo:theredist23_i_llvm_fpga_pop_i1_memdep_phi3_or57_pop36_atax14_out_data_out_68_fifo|acl_fifo:fifo|hld_fifo:hld_fifo_inst|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|acl_tessellated_incr_decr_threshold:addr_match_inst"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "acl_tessellated_incr_decr_threshold atax:atax_inst\|atax_internal:atax_internal_inst\|atax_function_wrapper:atax_internal\|atax_function:theatax_function\|atax_bb_B5:thebb_atax_B5\|atax_bb_B5_stall_region:thebb_atax_B5_stall_region\|acl_data_fifo:theredist23_i_llvm_fpga_pop_i1_memdep_phi3_or57_pop36_atax14_out_data_out_68_fifo\|acl_fifo:fifo\|hld_fifo:hld_fifo_inst\|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst\|acl_tessellated_incr_decr_threshold:gen_real_stall_out.stall_out_inst " "Elaborating entity \"acl_tessellated_incr_decr_threshold\" for hierarchy \"atax:atax_inst\|atax_internal:atax_internal_inst\|atax_function_wrapper:atax_internal\|atax_function:theatax_function\|atax_bb_B5:thebb_atax_B5\|atax_bb_B5_stall_region:thebb_atax_B5_stall_region\|acl_data_fifo:theredist23_i_llvm_fpga_pop_i1_memdep_phi3_or57_pop36_atax14_out_data_out_68_fifo\|acl_fifo:fifo\|hld_fifo:hld_fifo_inst\|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst\|acl_tessellated_incr_decr_threshold:gen_real_stall_out.stall_out_inst\"" {  } { { "db/ip/atax/submodules/acl_mid_speed_fifo.sv" "gen_real_stall_out.stall_out_inst" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/atax/test-fpga.prj/quartus/db/ip/atax/submodules/acl_mid_speed_fifo.sv" 866 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686672384830 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "64 32 acl_tessellated_incr_decr_threshold.sv(107) " "Verilog HDL assignment warning at acl_tessellated_incr_decr_threshold.sv(107): truncated value with size 64 to match size of target (32)" {  } { { "db/ip/atax/submodules/acl_tessellated_incr_decr_threshold.sv" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/atax/test-fpga.prj/quartus/db/ip/atax/submodules/acl_tessellated_incr_decr_threshold.sv" 107 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1686672384830 "|quartus_compile|atax:atax_inst|atax_internal:atax_internal_inst|atax_function_wrapper:atax_internal|atax_function:theatax_function|atax_bb_B5:thebb_atax_B5|atax_bb_B5_stall_region:thebb_atax_B5_stall_region|acl_data_fifo:theredist23_i_llvm_fpga_pop_i1_memdep_phi3_or57_pop36_atax14_out_data_out_68_fifo|acl_fifo:fifo|hld_fifo:hld_fifo_inst|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|acl_tessellated_incr_decr_threshold:gen_real_stall_out.stall_out_inst"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "acl_tessellated_incr_decr_threshold atax:atax_inst\|atax_internal:atax_internal_inst\|atax_function_wrapper:atax_internal\|atax_function:theatax_function\|atax_bb_B5:thebb_atax_B5\|atax_bb_B5_stall_region:thebb_atax_B5_stall_region\|acl_data_fifo:theredist23_i_llvm_fpga_pop_i1_memdep_phi3_or57_pop36_atax14_out_data_out_68_fifo\|acl_fifo:fifo\|hld_fifo:hld_fifo_inst\|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst\|acl_tessellated_incr_decr_threshold:real_almost_full.almost_full_inst " "Elaborating entity \"acl_tessellated_incr_decr_threshold\" for hierarchy \"atax:atax_inst\|atax_internal:atax_internal_inst\|atax_function_wrapper:atax_internal\|atax_function:theatax_function\|atax_bb_B5:thebb_atax_B5\|atax_bb_B5_stall_region:thebb_atax_B5_stall_region\|acl_data_fifo:theredist23_i_llvm_fpga_pop_i1_memdep_phi3_or57_pop36_atax14_out_data_out_68_fifo\|acl_fifo:fifo\|hld_fifo:hld_fifo_inst\|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst\|acl_tessellated_incr_decr_threshold:real_almost_full.almost_full_inst\"" {  } { { "db/ip/atax/submodules/acl_mid_speed_fifo.sv" "real_almost_full.almost_full_inst" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/atax/test-fpga.prj/quartus/db/ip/atax/submodules/acl_mid_speed_fifo.sv" 925 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686672384847 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "64 32 acl_tessellated_incr_decr_threshold.sv(107) " "Verilog HDL assignment warning at acl_tessellated_incr_decr_threshold.sv(107): truncated value with size 64 to match size of target (32)" {  } { { "db/ip/atax/submodules/acl_tessellated_incr_decr_threshold.sv" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/atax/test-fpga.prj/quartus/db/ip/atax/submodules/acl_tessellated_incr_decr_threshold.sv" 107 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1686672384847 "|quartus_compile|atax:atax_inst|atax_internal:atax_internal_inst|atax_function_wrapper:atax_internal|atax_function:theatax_function|atax_bb_B5:thebb_atax_B5|atax_bb_B5_stall_region:thebb_atax_B5_stall_region|acl_data_fifo:theredist23_i_llvm_fpga_pop_i1_memdep_phi3_or57_pop36_atax14_out_data_out_68_fifo|acl_fifo:fifo|hld_fifo:hld_fifo_inst|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|acl_tessellated_incr_decr_threshold:real_almost_full.almost_full_inst"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "atax_i_llvm_fpga_push_p1025i32_mptr_bitcast778956_push35_0 atax:atax_inst\|atax_internal:atax_internal_inst\|atax_function_wrapper:atax_internal\|atax_function:theatax_function\|atax_bb_B5:thebb_atax_B5\|atax_bb_B5_stall_region:thebb_atax_B5_stall_region\|atax_i_llvm_fpga_push_p1025i32_mptr_bitcast778956_push35_0:thei_llvm_fpga_push_p1025i32_mptr_bitcast778956_push35_atax22 " "Elaborating entity \"atax_i_llvm_fpga_push_p1025i32_mptr_bitcast778956_push35_0\" for hierarchy \"atax:atax_inst\|atax_internal:atax_internal_inst\|atax_function_wrapper:atax_internal\|atax_function:theatax_function\|atax_bb_B5:thebb_atax_B5\|atax_bb_B5_stall_region:thebb_atax_B5_stall_region\|atax_i_llvm_fpga_push_p1025i32_mptr_bitcast778956_push35_0:thei_llvm_fpga_push_p1025i32_mptr_bitcast778956_push35_atax22\"" {  } { { "db/ip/atax/submodules/atax_bb_b5_stall_region.sv" "thei_llvm_fpga_push_p1025i32_mptr_bitcast778956_push35_atax22" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/atax/test-fpga.prj/quartus/db/ip/atax/submodules/atax_bb_b5_stall_region.sv" 5398 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686672384869 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "acl_push atax:atax_inst\|atax_internal:atax_internal_inst\|atax_function_wrapper:atax_internal\|atax_function:theatax_function\|atax_bb_B5:thebb_atax_B5\|atax_bb_B5_stall_region:thebb_atax_B5_stall_region\|atax_i_llvm_fpga_push_p1025i32_mptr_bitcast778956_push35_0:thei_llvm_fpga_push_p1025i32_mptr_bitcast778956_push35_atax22\|acl_push:thei_llvm_fpga_push_p1025i32_mptr_bitcast778956_push35_atax1 " "Elaborating entity \"acl_push\" for hierarchy \"atax:atax_inst\|atax_internal:atax_internal_inst\|atax_function_wrapper:atax_internal\|atax_function:theatax_function\|atax_bb_B5:thebb_atax_B5\|atax_bb_B5_stall_region:thebb_atax_B5_stall_region\|atax_i_llvm_fpga_push_p1025i32_mptr_bitcast778956_push35_0:thei_llvm_fpga_push_p1025i32_mptr_bitcast778956_push35_atax22\|acl_push:thei_llvm_fpga_push_p1025i32_mptr_bitcast778956_push35_atax1\"" {  } { { "db/ip/atax/submodules/atax_i_llvm_fpga_push_p1025i32_mptr_bitcast778956_push35_0.sv" "thei_llvm_fpga_push_p1025i32_mptr_bitcast778956_push35_atax1" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/atax/test-fpga.prj/quartus/db/ip/atax/submodules/atax_i_llvm_fpga_push_p1025i32_mptr_bitcast778956_push35_0.sv" 107 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686672384889 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "acl_data_fifo atax:atax_inst\|atax_internal:atax_internal_inst\|atax_function_wrapper:atax_internal\|atax_function:theatax_function\|atax_bb_B5:thebb_atax_B5\|atax_bb_B5_stall_region:thebb_atax_B5_stall_region\|atax_i_llvm_fpga_push_p1025i32_mptr_bitcast778956_push35_0:thei_llvm_fpga_push_p1025i32_mptr_bitcast778956_push35_atax22\|acl_push:thei_llvm_fpga_push_p1025i32_mptr_bitcast778956_push35_atax1\|acl_data_fifo:fifo " "Elaborating entity \"acl_data_fifo\" for hierarchy \"atax:atax_inst\|atax_internal:atax_internal_inst\|atax_function_wrapper:atax_internal\|atax_function:theatax_function\|atax_bb_B5:thebb_atax_B5\|atax_bb_B5_stall_region:thebb_atax_B5_stall_region\|atax_i_llvm_fpga_push_p1025i32_mptr_bitcast778956_push35_0:thei_llvm_fpga_push_p1025i32_mptr_bitcast778956_push35_atax22\|acl_push:thei_llvm_fpga_push_p1025i32_mptr_bitcast778956_push35_atax1\|acl_data_fifo:fifo\"" {  } { { "db/ip/atax/submodules/acl_push.v" "fifo" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/atax/test-fpga.prj/quartus/db/ip/atax/submodules/acl_push.v" 288 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686672384917 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "acl_data_fifo atax:atax_inst\|atax_internal:atax_internal_inst\|atax_function_wrapper:atax_internal\|atax_function:theatax_function\|atax_bb_B5:thebb_atax_B5\|atax_bb_B5_stall_region:thebb_atax_B5_stall_region\|atax_i_llvm_fpga_push_p1025i32_mptr_bitcast778956_push35_0:thei_llvm_fpga_push_p1025i32_mptr_bitcast778956_push35_atax22\|acl_push:thei_llvm_fpga_push_p1025i32_mptr_bitcast778956_push35_atax1\|acl_data_fifo:fifo\|acl_data_fifo:fifo " "Elaborating entity \"acl_data_fifo\" for hierarchy \"atax:atax_inst\|atax_internal:atax_internal_inst\|atax_function_wrapper:atax_internal\|atax_function:theatax_function\|atax_bb_B5:thebb_atax_B5\|atax_bb_B5_stall_region:thebb_atax_B5_stall_region\|atax_i_llvm_fpga_push_p1025i32_mptr_bitcast778956_push35_0:thei_llvm_fpga_push_p1025i32_mptr_bitcast778956_push35_atax22\|acl_push:thei_llvm_fpga_push_p1025i32_mptr_bitcast778956_push35_atax1\|acl_data_fifo:fifo\|acl_data_fifo:fifo\"" {  } { { "db/ip/atax/submodules/acl_data_fifo.v" "fifo" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/atax/test-fpga.prj/quartus/db/ip/atax/submodules/acl_data_fifo.v" 546 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686672384938 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "acl_ll_ram_fifo atax:atax_inst\|atax_internal:atax_internal_inst\|atax_function_wrapper:atax_internal\|atax_function:theatax_function\|atax_bb_B5:thebb_atax_B5\|atax_bb_B5_stall_region:thebb_atax_B5_stall_region\|atax_i_llvm_fpga_push_p1025i32_mptr_bitcast778956_push35_0:thei_llvm_fpga_push_p1025i32_mptr_bitcast778956_push35_atax22\|acl_push:thei_llvm_fpga_push_p1025i32_mptr_bitcast778956_push35_atax1\|acl_data_fifo:fifo\|acl_data_fifo:fifo\|acl_ll_ram_fifo:fifo " "Elaborating entity \"acl_ll_ram_fifo\" for hierarchy \"atax:atax_inst\|atax_internal:atax_internal_inst\|atax_function_wrapper:atax_internal\|atax_function:theatax_function\|atax_bb_B5:thebb_atax_B5\|atax_bb_B5_stall_region:thebb_atax_B5_stall_region\|atax_i_llvm_fpga_push_p1025i32_mptr_bitcast778956_push35_0:thei_llvm_fpga_push_p1025i32_mptr_bitcast778956_push35_atax22\|acl_push:thei_llvm_fpga_push_p1025i32_mptr_bitcast778956_push35_atax1\|acl_data_fifo:fifo\|acl_data_fifo:fifo\|acl_ll_ram_fifo:fifo\"" {  } { { "db/ip/atax/submodules/acl_data_fifo.v" "fifo" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/atax/test-fpga.prj/quartus/db/ip/atax/submodules/acl_data_fifo.v" 386 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686672384950 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 acl_ll_ram_fifo.v(174) " "Verilog HDL assignment warning at acl_ll_ram_fifo.v(174): truncated value with size 32 to match size of target (1)" {  } { { "db/ip/atax/submodules/acl_ll_ram_fifo.v" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/atax/test-fpga.prj/quartus/db/ip/atax/submodules/acl_ll_ram_fifo.v" 174 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1686672384953 "|quartus_compile|atax:atax_inst|atax_internal:atax_internal_inst|atax_function_wrapper:atax_internal|atax_function:theatax_function|atax_bb_B5:thebb_atax_B5|atax_bb_B5_stall_region:thebb_atax_B5_stall_region|atax_i_llvm_fpga_push_p1025i32_mptr_bitcast778956_push35_0:thei_llvm_fpga_push_p1025i32_mptr_bitcast778956_push35_atax22|acl_push:thei_llvm_fpga_push_p1025i32_mptr_bitcast778956_push35_atax1|acl_data_fifo:fifo|acl_data_fifo:fifo|acl_ll_ram_fifo:fifo"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "acl_data_fifo atax:atax_inst\|atax_internal:atax_internal_inst\|atax_function_wrapper:atax_internal\|atax_function:theatax_function\|atax_bb_B5:thebb_atax_B5\|atax_bb_B5_stall_region:thebb_atax_B5_stall_region\|atax_i_llvm_fpga_push_p1025i32_mptr_bitcast778956_push35_0:thei_llvm_fpga_push_p1025i32_mptr_bitcast778956_push35_atax22\|acl_push:thei_llvm_fpga_push_p1025i32_mptr_bitcast778956_push35_atax1\|acl_data_fifo:fifo\|acl_data_fifo:fifo\|acl_ll_ram_fifo:fifo\|acl_data_fifo:ram_fifo " "Elaborating entity \"acl_data_fifo\" for hierarchy \"atax:atax_inst\|atax_internal:atax_internal_inst\|atax_function_wrapper:atax_internal\|atax_function:theatax_function\|atax_bb_B5:thebb_atax_B5\|atax_bb_B5_stall_region:thebb_atax_B5_stall_region\|atax_i_llvm_fpga_push_p1025i32_mptr_bitcast778956_push35_0:thei_llvm_fpga_push_p1025i32_mptr_bitcast778956_push35_atax22\|acl_push:thei_llvm_fpga_push_p1025i32_mptr_bitcast778956_push35_atax1\|acl_data_fifo:fifo\|acl_data_fifo:fifo\|acl_ll_ram_fifo:fifo\|acl_data_fifo:ram_fifo\"" {  } { { "db/ip/atax/submodules/acl_ll_ram_fifo.v" "ram_fifo" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/atax/test-fpga.prj/quartus/db/ip/atax/submodules/acl_ll_ram_fifo.v" 120 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686672384966 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "acl_data_fifo atax:atax_inst\|atax_internal:atax_internal_inst\|atax_function_wrapper:atax_internal\|atax_function:theatax_function\|atax_bb_B5:thebb_atax_B5\|atax_bb_B5_stall_region:thebb_atax_B5_stall_region\|atax_i_llvm_fpga_push_p1025i32_mptr_bitcast778956_push35_0:thei_llvm_fpga_push_p1025i32_mptr_bitcast778956_push35_atax22\|acl_push:thei_llvm_fpga_push_p1025i32_mptr_bitcast778956_push35_atax1\|acl_data_fifo:fifo\|acl_data_fifo:fifo\|acl_ll_ram_fifo:fifo\|acl_data_fifo:ll_fifo " "Elaborating entity \"acl_data_fifo\" for hierarchy \"atax:atax_inst\|atax_internal:atax_internal_inst\|atax_function_wrapper:atax_internal\|atax_function:theatax_function\|atax_bb_B5:thebb_atax_B5\|atax_bb_B5_stall_region:thebb_atax_B5_stall_region\|atax_i_llvm_fpga_push_p1025i32_mptr_bitcast778956_push35_0:thei_llvm_fpga_push_p1025i32_mptr_bitcast778956_push35_atax22\|acl_push:thei_llvm_fpga_push_p1025i32_mptr_bitcast778956_push35_atax1\|acl_data_fifo:fifo\|acl_data_fifo:fifo\|acl_ll_ram_fifo:fifo\|acl_data_fifo:ll_fifo\"" {  } { { "db/ip/atax/submodules/acl_ll_ram_fifo.v" "ll_fifo" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/atax/test-fpga.prj/quartus/db/ip/atax/submodules/acl_ll_ram_fifo.v" 145 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686672385057 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 acl_data_fifo.v(164) " "Verilog HDL assignment warning at acl_data_fifo.v(164): truncated value with size 32 to match size of target (3)" {  } { { "db/ip/atax/submodules/acl_data_fifo.v" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/atax/test-fpga.prj/quartus/db/ip/atax/submodules/acl_data_fifo.v" 164 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1686672385058 "|quartus_compile|atax:atax_inst|atax_internal:atax_internal_inst|atax_function_wrapper:atax_internal|atax_function:theatax_function|atax_bb_B5:thebb_atax_B5|atax_bb_B5_stall_region:thebb_atax_B5_stall_region|atax_i_llvm_fpga_push_p1025i32_mptr_bitcast778956_push35_0:thei_llvm_fpga_push_p1025i32_mptr_bitcast778956_push35_atax22|acl_push:thei_llvm_fpga_push_p1025i32_mptr_bitcast778956_push35_atax1|acl_data_fifo:fifo|acl_data_fifo:fifo|acl_ll_ram_fifo:fifo|acl_data_fifo:ll_fifo"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 acl_data_fifo.v(168) " "Verilog HDL assignment warning at acl_data_fifo.v(168): truncated value with size 32 to match size of target (3)" {  } { { "db/ip/atax/submodules/acl_data_fifo.v" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/atax/test-fpga.prj/quartus/db/ip/atax/submodules/acl_data_fifo.v" 168 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1686672385059 "|quartus_compile|atax:atax_inst|atax_internal:atax_internal_inst|atax_function_wrapper:atax_internal|atax_function:theatax_function|atax_bb_B5:thebb_atax_B5|atax_bb_B5_stall_region:thebb_atax_B5_stall_region|atax_i_llvm_fpga_push_p1025i32_mptr_bitcast778956_push35_0:thei_llvm_fpga_push_p1025i32_mptr_bitcast778956_push35_atax22|acl_push:thei_llvm_fpga_push_p1025i32_mptr_bitcast778956_push35_atax1|acl_data_fifo:fifo|acl_data_fifo:fifo|acl_ll_ram_fifo:fifo|acl_data_fifo:ll_fifo"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "acl_data_fifo atax:atax_inst\|atax_internal:atax_internal_inst\|atax_function_wrapper:atax_internal\|atax_function:theatax_function\|atax_bb_B5:thebb_atax_B5\|atax_bb_B5_stall_region:thebb_atax_B5_stall_region\|atax_i_llvm_fpga_push_p1025i32_mptr_bitcast778956_push35_0:thei_llvm_fpga_push_p1025i32_mptr_bitcast778956_push35_atax22\|acl_push:thei_llvm_fpga_push_p1025i32_mptr_bitcast778956_push35_atax1\|acl_data_fifo:fifo\|acl_data_fifo:fifo\|acl_ll_ram_fifo:fifo\|acl_data_fifo:ll_fifo\|acl_data_fifo:fifo " "Elaborating entity \"acl_data_fifo\" for hierarchy \"atax:atax_inst\|atax_internal:atax_internal_inst\|atax_function_wrapper:atax_internal\|atax_function:theatax_function\|atax_bb_B5:thebb_atax_B5\|atax_bb_B5_stall_region:thebb_atax_B5_stall_region\|atax_i_llvm_fpga_push_p1025i32_mptr_bitcast778956_push35_0:thei_llvm_fpga_push_p1025i32_mptr_bitcast778956_push35_atax22\|acl_push:thei_llvm_fpga_push_p1025i32_mptr_bitcast778956_push35_atax1\|acl_data_fifo:fifo\|acl_data_fifo:fifo\|acl_ll_ram_fifo:fifo\|acl_data_fifo:ll_fifo\|acl_data_fifo:fifo\"" {  } { { "db/ip/atax/submodules/acl_data_fifo.v" "fifo" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/atax/test-fpga.prj/quartus/db/ip/atax/submodules/acl_data_fifo.v" 193 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686672385072 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "acl_ll_fifo atax:atax_inst\|atax_internal:atax_internal_inst\|atax_function_wrapper:atax_internal\|atax_function:theatax_function\|atax_bb_B5:thebb_atax_B5\|atax_bb_B5_stall_region:thebb_atax_B5_stall_region\|atax_i_llvm_fpga_push_p1025i32_mptr_bitcast778956_push35_0:thei_llvm_fpga_push_p1025i32_mptr_bitcast778956_push35_atax22\|acl_push:thei_llvm_fpga_push_p1025i32_mptr_bitcast778956_push35_atax1\|acl_data_fifo:fifo\|acl_data_fifo:fifo\|acl_ll_ram_fifo:fifo\|acl_data_fifo:ll_fifo\|acl_data_fifo:fifo\|acl_ll_fifo:fifo " "Elaborating entity \"acl_ll_fifo\" for hierarchy \"atax:atax_inst\|atax_internal:atax_internal_inst\|atax_function_wrapper:atax_internal\|atax_function:theatax_function\|atax_bb_B5:thebb_atax_B5\|atax_bb_B5_stall_region:thebb_atax_B5_stall_region\|atax_i_llvm_fpga_push_p1025i32_mptr_bitcast778956_push35_0:thei_llvm_fpga_push_p1025i32_mptr_bitcast778956_push35_atax22\|acl_push:thei_llvm_fpga_push_p1025i32_mptr_bitcast778956_push35_atax1\|acl_data_fifo:fifo\|acl_data_fifo:fifo\|acl_ll_ram_fifo:fifo\|acl_data_fifo:ll_fifo\|acl_data_fifo:fifo\|acl_ll_fifo:fifo\"" {  } { { "db/ip/atax/submodules/acl_data_fifo.v" "fifo" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/atax/test-fpga.prj/quartus/db/ip/atax/submodules/acl_data_fifo.v" 358 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686672385084 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "acl_staging_reg atax:atax_inst\|atax_internal:atax_internal_inst\|atax_function_wrapper:atax_internal\|atax_function:theatax_function\|atax_bb_B5:thebb_atax_B5\|atax_bb_B5_stall_region:thebb_atax_B5_stall_region\|atax_i_llvm_fpga_push_p1025i32_mptr_bitcast778956_push35_0:thei_llvm_fpga_push_p1025i32_mptr_bitcast778956_push35_atax22\|acl_push:thei_llvm_fpga_push_p1025i32_mptr_bitcast778956_push35_atax1\|acl_data_fifo:fifo\|acl_data_fifo:fifo\|acl_ll_ram_fifo:fifo\|acl_data_fifo:ll_fifo\|acl_staging_reg:staging_reg " "Elaborating entity \"acl_staging_reg\" for hierarchy \"atax:atax_inst\|atax_internal:atax_internal_inst\|atax_function_wrapper:atax_internal\|atax_function:theatax_function\|atax_bb_B5:thebb_atax_B5\|atax_bb_B5_stall_region:thebb_atax_B5_stall_region\|atax_i_llvm_fpga_push_p1025i32_mptr_bitcast778956_push35_0:thei_llvm_fpga_push_p1025i32_mptr_bitcast778956_push35_atax22\|acl_push:thei_llvm_fpga_push_p1025i32_mptr_bitcast778956_push35_atax1\|acl_data_fifo:fifo\|acl_data_fifo:fifo\|acl_ll_ram_fifo:fifo\|acl_data_fifo:ll_fifo\|acl_staging_reg:staging_reg\"" {  } { { "db/ip/atax/submodules/acl_data_fifo.v" "staging_reg" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/atax/test-fpga.prj/quartus/db/ip/atax/submodules/acl_data_fifo.v" 207 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686672385115 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "acl_data_fifo atax:atax_inst\|atax_internal:atax_internal_inst\|atax_function_wrapper:atax_internal\|atax_function:theatax_function\|atax_bb_B5:thebb_atax_B5\|atax_bb_B5_stall_region:thebb_atax_B5_stall_region\|atax_i_llvm_fpga_push_p1025i32_mptr_bitcast778956_push35_0:thei_llvm_fpga_push_p1025i32_mptr_bitcast778956_push35_atax22\|acl_push:thei_llvm_fpga_push_p1025i32_mptr_bitcast778956_push35_atax1\|acl_data_fifo:fifo\|acl_data_fifo:fifo\|acl_ll_ram_fifo:fifo\|acl_data_fifo:sel_fifo " "Elaborating entity \"acl_data_fifo\" for hierarchy \"atax:atax_inst\|atax_internal:atax_internal_inst\|atax_function_wrapper:atax_internal\|atax_function:theatax_function\|atax_bb_B5:thebb_atax_B5\|atax_bb_B5_stall_region:thebb_atax_B5_stall_region\|atax_i_llvm_fpga_push_p1025i32_mptr_bitcast778956_push35_0:thei_llvm_fpga_push_p1025i32_mptr_bitcast778956_push35_atax22\|acl_push:thei_llvm_fpga_push_p1025i32_mptr_bitcast778956_push35_atax1\|acl_data_fifo:fifo\|acl_data_fifo:fifo\|acl_ll_ram_fifo:fifo\|acl_data_fifo:sel_fifo\"" {  } { { "db/ip/atax/submodules/acl_ll_ram_fifo.v" "sel_fifo" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/atax/test-fpga.prj/quartus/db/ip/atax/submodules/acl_ll_ram_fifo.v" 172 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686672385137 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 acl_data_fifo.v(164) " "Verilog HDL assignment warning at acl_data_fifo.v(164): truncated value with size 32 to match size of target (8)" {  } { { "db/ip/atax/submodules/acl_data_fifo.v" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/atax/test-fpga.prj/quartus/db/ip/atax/submodules/acl_data_fifo.v" 164 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1686672385139 "|quartus_compile|atax:atax_inst|atax_internal:atax_internal_inst|atax_function_wrapper:atax_internal|atax_function:theatax_function|atax_bb_B5:thebb_atax_B5|atax_bb_B5_stall_region:thebb_atax_B5_stall_region|atax_i_llvm_fpga_push_p1025i32_mptr_bitcast778956_push35_0:thei_llvm_fpga_push_p1025i32_mptr_bitcast778956_push35_atax22|acl_push:thei_llvm_fpga_push_p1025i32_mptr_bitcast778956_push35_atax1|acl_data_fifo:fifo|acl_data_fifo:fifo|acl_ll_ram_fifo:fifo|acl_data_fifo:sel_fifo"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 acl_data_fifo.v(168) " "Verilog HDL assignment warning at acl_data_fifo.v(168): truncated value with size 32 to match size of target (8)" {  } { { "db/ip/atax/submodules/acl_data_fifo.v" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/atax/test-fpga.prj/quartus/db/ip/atax/submodules/acl_data_fifo.v" 168 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1686672385139 "|quartus_compile|atax:atax_inst|atax_internal:atax_internal_inst|atax_function_wrapper:atax_internal|atax_function:theatax_function|atax_bb_B5:thebb_atax_B5|atax_bb_B5_stall_region:thebb_atax_B5_stall_region|atax_i_llvm_fpga_push_p1025i32_mptr_bitcast778956_push35_0:thei_llvm_fpga_push_p1025i32_mptr_bitcast778956_push35_atax22|acl_push:thei_llvm_fpga_push_p1025i32_mptr_bitcast778956_push35_atax1|acl_data_fifo:fifo|acl_data_fifo:fifo|acl_ll_ram_fifo:fifo|acl_data_fifo:sel_fifo"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "acl_data_fifo atax:atax_inst\|atax_internal:atax_internal_inst\|atax_function_wrapper:atax_internal\|atax_function:theatax_function\|atax_bb_B5:thebb_atax_B5\|atax_bb_B5_stall_region:thebb_atax_B5_stall_region\|atax_i_llvm_fpga_push_p1025i32_mptr_bitcast778956_push35_0:thei_llvm_fpga_push_p1025i32_mptr_bitcast778956_push35_atax22\|acl_push:thei_llvm_fpga_push_p1025i32_mptr_bitcast778956_push35_atax1\|acl_data_fifo:fifo\|acl_data_fifo:fifo\|acl_ll_ram_fifo:fifo\|acl_data_fifo:sel_fifo\|acl_data_fifo:fifo " "Elaborating entity \"acl_data_fifo\" for hierarchy \"atax:atax_inst\|atax_internal:atax_internal_inst\|atax_function_wrapper:atax_internal\|atax_function:theatax_function\|atax_bb_B5:thebb_atax_B5\|atax_bb_B5_stall_region:thebb_atax_B5_stall_region\|atax_i_llvm_fpga_push_p1025i32_mptr_bitcast778956_push35_0:thei_llvm_fpga_push_p1025i32_mptr_bitcast778956_push35_atax22\|acl_push:thei_llvm_fpga_push_p1025i32_mptr_bitcast778956_push35_atax1\|acl_data_fifo:fifo\|acl_data_fifo:fifo\|acl_ll_ram_fifo:fifo\|acl_data_fifo:sel_fifo\|acl_data_fifo:fifo\"" {  } { { "db/ip/atax/submodules/acl_data_fifo.v" "fifo" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/atax/test-fpga.prj/quartus/db/ip/atax/submodules/acl_data_fifo.v" 193 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686672385150 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "acl_ll_fifo atax:atax_inst\|atax_internal:atax_internal_inst\|atax_function_wrapper:atax_internal\|atax_function:theatax_function\|atax_bb_B5:thebb_atax_B5\|atax_bb_B5_stall_region:thebb_atax_B5_stall_region\|atax_i_llvm_fpga_push_p1025i32_mptr_bitcast778956_push35_0:thei_llvm_fpga_push_p1025i32_mptr_bitcast778956_push35_atax22\|acl_push:thei_llvm_fpga_push_p1025i32_mptr_bitcast778956_push35_atax1\|acl_data_fifo:fifo\|acl_data_fifo:fifo\|acl_ll_ram_fifo:fifo\|acl_data_fifo:sel_fifo\|acl_data_fifo:fifo\|acl_ll_fifo:fifo " "Elaborating entity \"acl_ll_fifo\" for hierarchy \"atax:atax_inst\|atax_internal:atax_internal_inst\|atax_function_wrapper:atax_internal\|atax_function:theatax_function\|atax_bb_B5:thebb_atax_B5\|atax_bb_B5_stall_region:thebb_atax_B5_stall_region\|atax_i_llvm_fpga_push_p1025i32_mptr_bitcast778956_push35_0:thei_llvm_fpga_push_p1025i32_mptr_bitcast778956_push35_atax22\|acl_push:thei_llvm_fpga_push_p1025i32_mptr_bitcast778956_push35_atax1\|acl_data_fifo:fifo\|acl_data_fifo:fifo\|acl_ll_ram_fifo:fifo\|acl_data_fifo:sel_fifo\|acl_data_fifo:fifo\|acl_ll_fifo:fifo\"" {  } { { "db/ip/atax/submodules/acl_data_fifo.v" "fifo" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/atax/test-fpga.prj/quartus/db/ip/atax/submodules/acl_data_fifo.v" 358 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686672385165 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "acl_staging_reg atax:atax_inst\|atax_internal:atax_internal_inst\|atax_function_wrapper:atax_internal\|atax_function:theatax_function\|atax_bb_B5:thebb_atax_B5\|atax_bb_B5_stall_region:thebb_atax_B5_stall_region\|atax_i_llvm_fpga_push_p1025i32_mptr_bitcast778956_push35_0:thei_llvm_fpga_push_p1025i32_mptr_bitcast778956_push35_atax22\|acl_push:thei_llvm_fpga_push_p1025i32_mptr_bitcast778956_push35_atax1\|acl_data_fifo:fifo\|acl_data_fifo:fifo\|acl_ll_ram_fifo:fifo\|acl_data_fifo:sel_fifo\|acl_staging_reg:staging_reg " "Elaborating entity \"acl_staging_reg\" for hierarchy \"atax:atax_inst\|atax_internal:atax_internal_inst\|atax_function_wrapper:atax_internal\|atax_function:theatax_function\|atax_bb_B5:thebb_atax_B5\|atax_bb_B5_stall_region:thebb_atax_B5_stall_region\|atax_i_llvm_fpga_push_p1025i32_mptr_bitcast778956_push35_0:thei_llvm_fpga_push_p1025i32_mptr_bitcast778956_push35_atax22\|acl_push:thei_llvm_fpga_push_p1025i32_mptr_bitcast778956_push35_atax1\|acl_data_fifo:fifo\|acl_data_fifo:fifo\|acl_ll_ram_fifo:fifo\|acl_data_fifo:sel_fifo\|acl_staging_reg:staging_reg\"" {  } { { "db/ip/atax/submodules/acl_data_fifo.v" "staging_reg" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/atax/test-fpga.prj/quartus/db/ip/atax/submodules/acl_data_fifo.v" 207 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686672385247 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "atax_i_llvm_fpga_push_p1025i32_mptr_bitcast778956_push35_22_reg atax:atax_inst\|atax_internal:atax_internal_inst\|atax_function_wrapper:atax_internal\|atax_function:theatax_function\|atax_bb_B5:thebb_atax_B5\|atax_bb_B5_stall_region:thebb_atax_B5_stall_region\|atax_i_llvm_fpga_push_p1025i32_mptr_bitcast778956_push35_0:thei_llvm_fpga_push_p1025i32_mptr_bitcast778956_push35_atax22\|atax_i_llvm_fpga_push_p1025i32_mptr_bitcast778956_push35_22_reg:thei_llvm_fpga_push_p1025i32_mptr_bitcast778956_push35_atax22_reg " "Elaborating entity \"atax_i_llvm_fpga_push_p1025i32_mptr_bitcast778956_push35_22_reg\" for hierarchy \"atax:atax_inst\|atax_internal:atax_internal_inst\|atax_function_wrapper:atax_internal\|atax_function:theatax_function\|atax_bb_B5:thebb_atax_B5\|atax_bb_B5_stall_region:thebb_atax_B5_stall_region\|atax_i_llvm_fpga_push_p1025i32_mptr_bitcast778956_push35_0:thei_llvm_fpga_push_p1025i32_mptr_bitcast778956_push35_atax22\|atax_i_llvm_fpga_push_p1025i32_mptr_bitcast778956_push35_22_reg:thei_llvm_fpga_push_p1025i32_mptr_bitcast778956_push35_atax22_reg\"" {  } { { "db/ip/atax/submodules/atax_i_llvm_fpga_push_p1025i32_mptr_bitcast778956_push35_0.sv" "thei_llvm_fpga_push_p1025i32_mptr_bitcast778956_push35_atax22_reg" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/atax/test-fpga.prj/quartus/db/ip/atax/submodules/atax_i_llvm_fpga_push_p1025i32_mptr_bitcast778956_push35_0.sv" 123 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686672385266 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "atax_i_llvm_fpga_pop_p1025i32_mptr_bitcast778956_pop35_0 atax:atax_inst\|atax_internal:atax_internal_inst\|atax_function_wrapper:atax_internal\|atax_function:theatax_function\|atax_bb_B5:thebb_atax_B5\|atax_bb_B5_stall_region:thebb_atax_B5_stall_region\|atax_i_llvm_fpga_pop_p1025i32_mptr_bitcast778956_pop35_0:thei_llvm_fpga_pop_p1025i32_mptr_bitcast778956_pop35_atax21 " "Elaborating entity \"atax_i_llvm_fpga_pop_p1025i32_mptr_bitcast778956_pop35_0\" for hierarchy \"atax:atax_inst\|atax_internal:atax_internal_inst\|atax_function_wrapper:atax_internal\|atax_function:theatax_function\|atax_bb_B5:thebb_atax_B5\|atax_bb_B5_stall_region:thebb_atax_B5_stall_region\|atax_i_llvm_fpga_pop_p1025i32_mptr_bitcast778956_pop35_0:thei_llvm_fpga_pop_p1025i32_mptr_bitcast778956_pop35_atax21\"" {  } { { "db/ip/atax/submodules/atax_bb_b5_stall_region.sv" "thei_llvm_fpga_pop_p1025i32_mptr_bitcast778956_pop35_atax21" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/atax/test-fpga.prj/quartus/db/ip/atax/submodules/atax_bb_b5_stall_region.sv" 5420 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686672385283 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "acl_pop atax:atax_inst\|atax_internal:atax_internal_inst\|atax_function_wrapper:atax_internal\|atax_function:theatax_function\|atax_bb_B5:thebb_atax_B5\|atax_bb_B5_stall_region:thebb_atax_B5_stall_region\|atax_i_llvm_fpga_pop_p1025i32_mptr_bitcast778956_pop35_0:thei_llvm_fpga_pop_p1025i32_mptr_bitcast778956_pop35_atax21\|acl_pop:thei_llvm_fpga_pop_p1025i32_mptr_bitcast778956_pop35_atax1 " "Elaborating entity \"acl_pop\" for hierarchy \"atax:atax_inst\|atax_internal:atax_internal_inst\|atax_function_wrapper:atax_internal\|atax_function:theatax_function\|atax_bb_B5:thebb_atax_B5\|atax_bb_B5_stall_region:thebb_atax_B5_stall_region\|atax_i_llvm_fpga_pop_p1025i32_mptr_bitcast778956_pop35_0:thei_llvm_fpga_pop_p1025i32_mptr_bitcast778956_pop35_atax21\|acl_pop:thei_llvm_fpga_pop_p1025i32_mptr_bitcast778956_pop35_atax1\"" {  } { { "db/ip/atax/submodules/atax_i_llvm_fpga_pop_p1025i32_mptr_bitcast778956_pop35_0.sv" "thei_llvm_fpga_pop_p1025i32_mptr_bitcast778956_pop35_atax1" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/atax/test-fpga.prj/quartus/db/ip/atax/submodules/atax_i_llvm_fpga_pop_p1025i32_mptr_bitcast778956_pop35_0.sv" 100 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686672385297 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "atax_i_llvm_fpga_pop_p1025i32_mptr_bitcast778956_pop35_21_reg atax:atax_inst\|atax_internal:atax_internal_inst\|atax_function_wrapper:atax_internal\|atax_function:theatax_function\|atax_bb_B5:thebb_atax_B5\|atax_bb_B5_stall_region:thebb_atax_B5_stall_region\|atax_i_llvm_fpga_pop_p1025i32_mptr_bitcast778956_pop35_0:thei_llvm_fpga_pop_p1025i32_mptr_bitcast778956_pop35_atax21\|atax_i_llvm_fpga_pop_p1025i32_mptr_bitcast778956_pop35_21_reg:thei_llvm_fpga_pop_p1025i32_mptr_bitcast778956_pop35_atax21_reg " "Elaborating entity \"atax_i_llvm_fpga_pop_p1025i32_mptr_bitcast778956_pop35_21_reg\" for hierarchy \"atax:atax_inst\|atax_internal:atax_internal_inst\|atax_function_wrapper:atax_internal\|atax_function:theatax_function\|atax_bb_B5:thebb_atax_B5\|atax_bb_B5_stall_region:thebb_atax_B5_stall_region\|atax_i_llvm_fpga_pop_p1025i32_mptr_bitcast778956_pop35_0:thei_llvm_fpga_pop_p1025i32_mptr_bitcast778956_pop35_atax21\|atax_i_llvm_fpga_pop_p1025i32_mptr_bitcast778956_pop35_21_reg:thei_llvm_fpga_pop_p1025i32_mptr_bitcast778956_pop35_atax21_reg\"" {  } { { "db/ip/atax/submodules/atax_i_llvm_fpga_pop_p1025i32_mptr_bitcast778956_pop35_0.sv" "thei_llvm_fpga_pop_p1025i32_mptr_bitcast778956_pop35_atax21_reg" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/atax/test-fpga.prj/quartus/db/ip/atax/submodules/atax_i_llvm_fpga_pop_p1025i32_mptr_bitcast778956_pop35_0.sv" 116 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686672385310 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "atax_i_llvm_fpga_push_i32_mul_add1449_push31_0 atax:atax_inst\|atax_internal:atax_internal_inst\|atax_function_wrapper:atax_internal\|atax_function:theatax_function\|atax_bb_B5:thebb_atax_B5\|atax_bb_B5_stall_region:thebb_atax_B5_stall_region\|atax_i_llvm_fpga_push_i32_mul_add1449_push31_0:thei_llvm_fpga_push_i32_mul_add1449_push31_atax18 " "Elaborating entity \"atax_i_llvm_fpga_push_i32_mul_add1449_push31_0\" for hierarchy \"atax:atax_inst\|atax_internal:atax_internal_inst\|atax_function_wrapper:atax_internal\|atax_function:theatax_function\|atax_bb_B5:thebb_atax_B5\|atax_bb_B5_stall_region:thebb_atax_B5_stall_region\|atax_i_llvm_fpga_push_i32_mul_add1449_push31_0:thei_llvm_fpga_push_i32_mul_add1449_push31_atax18\"" {  } { { "db/ip/atax/submodules/atax_bb_b5_stall_region.sv" "thei_llvm_fpga_push_i32_mul_add1449_push31_atax18" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/atax/test-fpga.prj/quartus/db/ip/atax/submodules/atax_bb_b5_stall_region.sv" 5454 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686672385325 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "acl_push atax:atax_inst\|atax_internal:atax_internal_inst\|atax_function_wrapper:atax_internal\|atax_function:theatax_function\|atax_bb_B5:thebb_atax_B5\|atax_bb_B5_stall_region:thebb_atax_B5_stall_region\|atax_i_llvm_fpga_push_i32_mul_add1449_push31_0:thei_llvm_fpga_push_i32_mul_add1449_push31_atax18\|acl_push:thei_llvm_fpga_push_i32_mul_add1449_push31_atax1 " "Elaborating entity \"acl_push\" for hierarchy \"atax:atax_inst\|atax_internal:atax_internal_inst\|atax_function_wrapper:atax_internal\|atax_function:theatax_function\|atax_bb_B5:thebb_atax_B5\|atax_bb_B5_stall_region:thebb_atax_B5_stall_region\|atax_i_llvm_fpga_push_i32_mul_add1449_push31_0:thei_llvm_fpga_push_i32_mul_add1449_push31_atax18\|acl_push:thei_llvm_fpga_push_i32_mul_add1449_push31_atax1\"" {  } { { "db/ip/atax/submodules/atax_i_llvm_fpga_push_i32_mul_add1449_push31_0.sv" "thei_llvm_fpga_push_i32_mul_add1449_push31_atax1" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/atax/test-fpga.prj/quartus/db/ip/atax/submodules/atax_i_llvm_fpga_push_i32_mul_add1449_push31_0.sv" 107 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686672385336 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "acl_data_fifo atax:atax_inst\|atax_internal:atax_internal_inst\|atax_function_wrapper:atax_internal\|atax_function:theatax_function\|atax_bb_B5:thebb_atax_B5\|atax_bb_B5_stall_region:thebb_atax_B5_stall_region\|atax_i_llvm_fpga_push_i32_mul_add1449_push31_0:thei_llvm_fpga_push_i32_mul_add1449_push31_atax18\|acl_push:thei_llvm_fpga_push_i32_mul_add1449_push31_atax1\|acl_data_fifo:fifo " "Elaborating entity \"acl_data_fifo\" for hierarchy \"atax:atax_inst\|atax_internal:atax_internal_inst\|atax_function_wrapper:atax_internal\|atax_function:theatax_function\|atax_bb_B5:thebb_atax_B5\|atax_bb_B5_stall_region:thebb_atax_B5_stall_region\|atax_i_llvm_fpga_push_i32_mul_add1449_push31_0:thei_llvm_fpga_push_i32_mul_add1449_push31_atax18\|acl_push:thei_llvm_fpga_push_i32_mul_add1449_push31_atax1\|acl_data_fifo:fifo\"" {  } { { "db/ip/atax/submodules/acl_push.v" "fifo" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/atax/test-fpga.prj/quartus/db/ip/atax/submodules/acl_push.v" 288 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686672385352 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "acl_data_fifo atax:atax_inst\|atax_internal:atax_internal_inst\|atax_function_wrapper:atax_internal\|atax_function:theatax_function\|atax_bb_B5:thebb_atax_B5\|atax_bb_B5_stall_region:thebb_atax_B5_stall_region\|atax_i_llvm_fpga_push_i32_mul_add1449_push31_0:thei_llvm_fpga_push_i32_mul_add1449_push31_atax18\|acl_push:thei_llvm_fpga_push_i32_mul_add1449_push31_atax1\|acl_data_fifo:fifo\|acl_data_fifo:fifo " "Elaborating entity \"acl_data_fifo\" for hierarchy \"atax:atax_inst\|atax_internal:atax_internal_inst\|atax_function_wrapper:atax_internal\|atax_function:theatax_function\|atax_bb_B5:thebb_atax_B5\|atax_bb_B5_stall_region:thebb_atax_B5_stall_region\|atax_i_llvm_fpga_push_i32_mul_add1449_push31_0:thei_llvm_fpga_push_i32_mul_add1449_push31_atax18\|acl_push:thei_llvm_fpga_push_i32_mul_add1449_push31_atax1\|acl_data_fifo:fifo\|acl_data_fifo:fifo\"" {  } { { "db/ip/atax/submodules/acl_data_fifo.v" "fifo" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/atax/test-fpga.prj/quartus/db/ip/atax/submodules/acl_data_fifo.v" 546 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686672385367 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "acl_ll_ram_fifo atax:atax_inst\|atax_internal:atax_internal_inst\|atax_function_wrapper:atax_internal\|atax_function:theatax_function\|atax_bb_B5:thebb_atax_B5\|atax_bb_B5_stall_region:thebb_atax_B5_stall_region\|atax_i_llvm_fpga_push_i32_mul_add1449_push31_0:thei_llvm_fpga_push_i32_mul_add1449_push31_atax18\|acl_push:thei_llvm_fpga_push_i32_mul_add1449_push31_atax1\|acl_data_fifo:fifo\|acl_data_fifo:fifo\|acl_ll_ram_fifo:fifo " "Elaborating entity \"acl_ll_ram_fifo\" for hierarchy \"atax:atax_inst\|atax_internal:atax_internal_inst\|atax_function_wrapper:atax_internal\|atax_function:theatax_function\|atax_bb_B5:thebb_atax_B5\|atax_bb_B5_stall_region:thebb_atax_B5_stall_region\|atax_i_llvm_fpga_push_i32_mul_add1449_push31_0:thei_llvm_fpga_push_i32_mul_add1449_push31_atax18\|acl_push:thei_llvm_fpga_push_i32_mul_add1449_push31_atax1\|acl_data_fifo:fifo\|acl_data_fifo:fifo\|acl_ll_ram_fifo:fifo\"" {  } { { "db/ip/atax/submodules/acl_data_fifo.v" "fifo" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/atax/test-fpga.prj/quartus/db/ip/atax/submodules/acl_data_fifo.v" 386 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686672385379 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 acl_ll_ram_fifo.v(174) " "Verilog HDL assignment warning at acl_ll_ram_fifo.v(174): truncated value with size 32 to match size of target (1)" {  } { { "db/ip/atax/submodules/acl_ll_ram_fifo.v" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/atax/test-fpga.prj/quartus/db/ip/atax/submodules/acl_ll_ram_fifo.v" 174 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1686672385381 "|quartus_compile|atax:atax_inst|atax_internal:atax_internal_inst|atax_function_wrapper:atax_internal|atax_function:theatax_function|atax_bb_B5:thebb_atax_B5|atax_bb_B5_stall_region:thebb_atax_B5_stall_region|atax_i_llvm_fpga_push_i32_mul_add1449_push31_0:thei_llvm_fpga_push_i32_mul_add1449_push31_atax18|acl_push:thei_llvm_fpga_push_i32_mul_add1449_push31_atax1|acl_data_fifo:fifo|acl_data_fifo:fifo|acl_ll_ram_fifo:fifo"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "acl_data_fifo atax:atax_inst\|atax_internal:atax_internal_inst\|atax_function_wrapper:atax_internal\|atax_function:theatax_function\|atax_bb_B5:thebb_atax_B5\|atax_bb_B5_stall_region:thebb_atax_B5_stall_region\|atax_i_llvm_fpga_push_i32_mul_add1449_push31_0:thei_llvm_fpga_push_i32_mul_add1449_push31_atax18\|acl_push:thei_llvm_fpga_push_i32_mul_add1449_push31_atax1\|acl_data_fifo:fifo\|acl_data_fifo:fifo\|acl_ll_ram_fifo:fifo\|acl_data_fifo:ram_fifo " "Elaborating entity \"acl_data_fifo\" for hierarchy \"atax:atax_inst\|atax_internal:atax_internal_inst\|atax_function_wrapper:atax_internal\|atax_function:theatax_function\|atax_bb_B5:thebb_atax_B5\|atax_bb_B5_stall_region:thebb_atax_B5_stall_region\|atax_i_llvm_fpga_push_i32_mul_add1449_push31_0:thei_llvm_fpga_push_i32_mul_add1449_push31_atax18\|acl_push:thei_llvm_fpga_push_i32_mul_add1449_push31_atax1\|acl_data_fifo:fifo\|acl_data_fifo:fifo\|acl_ll_ram_fifo:fifo\|acl_data_fifo:ram_fifo\"" {  } { { "db/ip/atax/submodules/acl_ll_ram_fifo.v" "ram_fifo" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/atax/test-fpga.prj/quartus/db/ip/atax/submodules/acl_ll_ram_fifo.v" 120 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686672385393 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "acl_fifo atax:atax_inst\|atax_internal:atax_internal_inst\|atax_function_wrapper:atax_internal\|atax_function:theatax_function\|atax_bb_B5:thebb_atax_B5\|atax_bb_B5_stall_region:thebb_atax_B5_stall_region\|atax_i_llvm_fpga_push_i32_mul_add1449_push31_0:thei_llvm_fpga_push_i32_mul_add1449_push31_atax18\|acl_push:thei_llvm_fpga_push_i32_mul_add1449_push31_atax1\|acl_data_fifo:fifo\|acl_data_fifo:fifo\|acl_ll_ram_fifo:fifo\|acl_data_fifo:ram_fifo\|acl_fifo:fifo " "Elaborating entity \"acl_fifo\" for hierarchy \"atax:atax_inst\|atax_internal:atax_internal_inst\|atax_function_wrapper:atax_internal\|atax_function:theatax_function\|atax_bb_B5:thebb_atax_B5\|atax_bb_B5_stall_region:thebb_atax_B5_stall_region\|atax_i_llvm_fpga_push_i32_mul_add1449_push31_0:thei_llvm_fpga_push_i32_mul_add1449_push31_atax18\|acl_push:thei_llvm_fpga_push_i32_mul_add1449_push31_atax1\|acl_data_fifo:fifo\|acl_data_fifo:fifo\|acl_ll_ram_fifo:fifo\|acl_data_fifo:ram_fifo\|acl_fifo:fifo\"" {  } { { "db/ip/atax/submodules/acl_data_fifo.v" "fifo" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/atax/test-fpga.prj/quartus/db/ip/atax/submodules/acl_data_fifo.v" 136 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686672385405 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hld_fifo atax:atax_inst\|atax_internal:atax_internal_inst\|atax_function_wrapper:atax_internal\|atax_function:theatax_function\|atax_bb_B5:thebb_atax_B5\|atax_bb_B5_stall_region:thebb_atax_B5_stall_region\|atax_i_llvm_fpga_push_i32_mul_add1449_push31_0:thei_llvm_fpga_push_i32_mul_add1449_push31_atax18\|acl_push:thei_llvm_fpga_push_i32_mul_add1449_push31_atax1\|acl_data_fifo:fifo\|acl_data_fifo:fifo\|acl_ll_ram_fifo:fifo\|acl_data_fifo:ram_fifo\|acl_fifo:fifo\|hld_fifo:hld_fifo_inst " "Elaborating entity \"hld_fifo\" for hierarchy \"atax:atax_inst\|atax_internal:atax_internal_inst\|atax_function_wrapper:atax_internal\|atax_function:theatax_function\|atax_bb_B5:thebb_atax_B5\|atax_bb_B5_stall_region:thebb_atax_B5_stall_region\|atax_i_llvm_fpga_push_i32_mul_add1449_push31_0:thei_llvm_fpga_push_i32_mul_add1449_push31_atax18\|acl_push:thei_llvm_fpga_push_i32_mul_add1449_push31_atax1\|acl_data_fifo:fifo\|acl_data_fifo:fifo\|acl_ll_ram_fifo:fifo\|acl_data_fifo:ram_fifo\|acl_fifo:fifo\|hld_fifo:hld_fifo_inst\"" {  } { { "db/ip/atax/submodules/acl_fifo.v" "hld_fifo_inst" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/atax/test-fpga.prj/quartus/db/ip/atax/submodules/acl_fifo.v" 289 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686672385420 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 hld_fifo.sv(514) " "Verilog HDL assignment warning at hld_fifo.sv(514): truncated value with size 32 to match size of target (1)" {  } { { "db/ip/atax/submodules/hld_fifo.sv" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/atax/test-fpga.prj/quartus/db/ip/atax/submodules/hld_fifo.sv" 514 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1686672385421 "|quartus_compile|atax:atax_inst|atax_internal:atax_internal_inst|atax_function_wrapper:atax_internal|atax_function:theatax_function|atax_bb_B5:thebb_atax_B5|atax_bb_B5_stall_region:thebb_atax_B5_stall_region|atax_i_llvm_fpga_push_i32_mul_add1449_push31_0:thei_llvm_fpga_push_i32_mul_add1449_push31_atax18|acl_push:thei_llvm_fpga_push_i32_mul_add1449_push31_atax1|acl_data_fifo:fifo|acl_data_fifo:fifo|acl_ll_ram_fifo:fifo|acl_data_fifo:ram_fifo|acl_fifo:fifo|hld_fifo:hld_fifo_inst"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "acl_mid_speed_fifo atax:atax_inst\|atax_internal:atax_internal_inst\|atax_function_wrapper:atax_internal\|atax_function:theatax_function\|atax_bb_B5:thebb_atax_B5\|atax_bb_B5_stall_region:thebb_atax_B5_stall_region\|atax_i_llvm_fpga_push_i32_mul_add1449_push31_0:thei_llvm_fpga_push_i32_mul_add1449_push31_atax18\|acl_push:thei_llvm_fpga_push_i32_mul_add1449_push31_atax1\|acl_data_fifo:fifo\|acl_data_fifo:fifo\|acl_ll_ram_fifo:fifo\|acl_data_fifo:ram_fifo\|acl_fifo:fifo\|hld_fifo:hld_fifo_inst\|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst " "Elaborating entity \"acl_mid_speed_fifo\" for hierarchy \"atax:atax_inst\|atax_internal:atax_internal_inst\|atax_function_wrapper:atax_internal\|atax_function:theatax_function\|atax_bb_B5:thebb_atax_B5\|atax_bb_B5_stall_region:thebb_atax_B5_stall_region\|atax_i_llvm_fpga_push_i32_mul_add1449_push31_0:thei_llvm_fpga_push_i32_mul_add1449_push31_atax18\|acl_push:thei_llvm_fpga_push_i32_mul_add1449_push31_atax1\|acl_data_fifo:fifo\|acl_data_fifo:fifo\|acl_ll_ram_fifo:fifo\|acl_data_fifo:ram_fifo\|acl_fifo:fifo\|hld_fifo:hld_fifo_inst\|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst\"" {  } { { "db/ip/atax/submodules/hld_fifo.sv" "ms.acl_mid_speed_fifo_inst" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/atax/test-fpga.prj/quartus/db/ip/atax/submodules/hld_fifo.sv" 894 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686672385433 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 acl_mid_speed_fifo.sv(174) " "Verilog HDL assignment warning at acl_mid_speed_fifo.sv(174): truncated value with size 32 to match size of target (1)" {  } { { "db/ip/atax/submodules/acl_mid_speed_fifo.sv" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/atax/test-fpga.prj/quartus/db/ip/atax/submodules/acl_mid_speed_fifo.sv" 174 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1686672385434 "|quartus_compile|atax:atax_inst|atax_internal:atax_internal_inst|atax_function_wrapper:atax_internal|atax_function:theatax_function|atax_bb_B5:thebb_atax_B5|atax_bb_B5_stall_region:thebb_atax_B5_stall_region|atax_i_llvm_fpga_push_i32_mul_add1449_push31_0:thei_llvm_fpga_push_i32_mul_add1449_push31_atax18|acl_push:thei_llvm_fpga_push_i32_mul_add1449_push31_atax1|acl_data_fifo:fifo|acl_data_fifo:fifo|acl_ll_ram_fifo:fifo|acl_data_fifo:ram_fifo|acl_fifo:fifo|hld_fifo:hld_fifo_inst|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "acl_data_fifo atax:atax_inst\|atax_internal:atax_internal_inst\|atax_function_wrapper:atax_internal\|atax_function:theatax_function\|atax_bb_B5:thebb_atax_B5\|atax_bb_B5_stall_region:thebb_atax_B5_stall_region\|atax_i_llvm_fpga_push_i32_mul_add1449_push31_0:thei_llvm_fpga_push_i32_mul_add1449_push31_atax18\|acl_push:thei_llvm_fpga_push_i32_mul_add1449_push31_atax1\|acl_data_fifo:fifo\|acl_data_fifo:fifo\|acl_ll_ram_fifo:fifo\|acl_data_fifo:ll_fifo " "Elaborating entity \"acl_data_fifo\" for hierarchy \"atax:atax_inst\|atax_internal:atax_internal_inst\|atax_function_wrapper:atax_internal\|atax_function:theatax_function\|atax_bb_B5:thebb_atax_B5\|atax_bb_B5_stall_region:thebb_atax_B5_stall_region\|atax_i_llvm_fpga_push_i32_mul_add1449_push31_0:thei_llvm_fpga_push_i32_mul_add1449_push31_atax18\|acl_push:thei_llvm_fpga_push_i32_mul_add1449_push31_atax1\|acl_data_fifo:fifo\|acl_data_fifo:fifo\|acl_ll_ram_fifo:fifo\|acl_data_fifo:ll_fifo\"" {  } { { "db/ip/atax/submodules/acl_ll_ram_fifo.v" "ll_fifo" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/atax/test-fpga.prj/quartus/db/ip/atax/submodules/acl_ll_ram_fifo.v" 145 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686672385531 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 acl_data_fifo.v(164) " "Verilog HDL assignment warning at acl_data_fifo.v(164): truncated value with size 32 to match size of target (3)" {  } { { "db/ip/atax/submodules/acl_data_fifo.v" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/atax/test-fpga.prj/quartus/db/ip/atax/submodules/acl_data_fifo.v" 164 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1686672385533 "|quartus_compile|atax:atax_inst|atax_internal:atax_internal_inst|atax_function_wrapper:atax_internal|atax_function:theatax_function|atax_bb_B5:thebb_atax_B5|atax_bb_B5_stall_region:thebb_atax_B5_stall_region|atax_i_llvm_fpga_push_i32_mul_add1449_push31_0:thei_llvm_fpga_push_i32_mul_add1449_push31_atax18|acl_push:thei_llvm_fpga_push_i32_mul_add1449_push31_atax1|acl_data_fifo:fifo|acl_data_fifo:fifo|acl_ll_ram_fifo:fifo|acl_data_fifo:ll_fifo"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 acl_data_fifo.v(168) " "Verilog HDL assignment warning at acl_data_fifo.v(168): truncated value with size 32 to match size of target (3)" {  } { { "db/ip/atax/submodules/acl_data_fifo.v" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/atax/test-fpga.prj/quartus/db/ip/atax/submodules/acl_data_fifo.v" 168 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1686672385533 "|quartus_compile|atax:atax_inst|atax_internal:atax_internal_inst|atax_function_wrapper:atax_internal|atax_function:theatax_function|atax_bb_B5:thebb_atax_B5|atax_bb_B5_stall_region:thebb_atax_B5_stall_region|atax_i_llvm_fpga_push_i32_mul_add1449_push31_0:thei_llvm_fpga_push_i32_mul_add1449_push31_atax18|acl_push:thei_llvm_fpga_push_i32_mul_add1449_push31_atax1|acl_data_fifo:fifo|acl_data_fifo:fifo|acl_ll_ram_fifo:fifo|acl_data_fifo:ll_fifo"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "acl_data_fifo atax:atax_inst\|atax_internal:atax_internal_inst\|atax_function_wrapper:atax_internal\|atax_function:theatax_function\|atax_bb_B5:thebb_atax_B5\|atax_bb_B5_stall_region:thebb_atax_B5_stall_region\|atax_i_llvm_fpga_push_i32_mul_add1449_push31_0:thei_llvm_fpga_push_i32_mul_add1449_push31_atax18\|acl_push:thei_llvm_fpga_push_i32_mul_add1449_push31_atax1\|acl_data_fifo:fifo\|acl_data_fifo:fifo\|acl_ll_ram_fifo:fifo\|acl_data_fifo:ll_fifo\|acl_data_fifo:fifo " "Elaborating entity \"acl_data_fifo\" for hierarchy \"atax:atax_inst\|atax_internal:atax_internal_inst\|atax_function_wrapper:atax_internal\|atax_function:theatax_function\|atax_bb_B5:thebb_atax_B5\|atax_bb_B5_stall_region:thebb_atax_B5_stall_region\|atax_i_llvm_fpga_push_i32_mul_add1449_push31_0:thei_llvm_fpga_push_i32_mul_add1449_push31_atax18\|acl_push:thei_llvm_fpga_push_i32_mul_add1449_push31_atax1\|acl_data_fifo:fifo\|acl_data_fifo:fifo\|acl_ll_ram_fifo:fifo\|acl_data_fifo:ll_fifo\|acl_data_fifo:fifo\"" {  } { { "db/ip/atax/submodules/acl_data_fifo.v" "fifo" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/atax/test-fpga.prj/quartus/db/ip/atax/submodules/acl_data_fifo.v" 193 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686672385548 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "acl_ll_fifo atax:atax_inst\|atax_internal:atax_internal_inst\|atax_function_wrapper:atax_internal\|atax_function:theatax_function\|atax_bb_B5:thebb_atax_B5\|atax_bb_B5_stall_region:thebb_atax_B5_stall_region\|atax_i_llvm_fpga_push_i32_mul_add1449_push31_0:thei_llvm_fpga_push_i32_mul_add1449_push31_atax18\|acl_push:thei_llvm_fpga_push_i32_mul_add1449_push31_atax1\|acl_data_fifo:fifo\|acl_data_fifo:fifo\|acl_ll_ram_fifo:fifo\|acl_data_fifo:ll_fifo\|acl_data_fifo:fifo\|acl_ll_fifo:fifo " "Elaborating entity \"acl_ll_fifo\" for hierarchy \"atax:atax_inst\|atax_internal:atax_internal_inst\|atax_function_wrapper:atax_internal\|atax_function:theatax_function\|atax_bb_B5:thebb_atax_B5\|atax_bb_B5_stall_region:thebb_atax_B5_stall_region\|atax_i_llvm_fpga_push_i32_mul_add1449_push31_0:thei_llvm_fpga_push_i32_mul_add1449_push31_atax18\|acl_push:thei_llvm_fpga_push_i32_mul_add1449_push31_atax1\|acl_data_fifo:fifo\|acl_data_fifo:fifo\|acl_ll_ram_fifo:fifo\|acl_data_fifo:ll_fifo\|acl_data_fifo:fifo\|acl_ll_fifo:fifo\"" {  } { { "db/ip/atax/submodules/acl_data_fifo.v" "fifo" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/atax/test-fpga.prj/quartus/db/ip/atax/submodules/acl_data_fifo.v" 358 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686672385560 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "acl_staging_reg atax:atax_inst\|atax_internal:atax_internal_inst\|atax_function_wrapper:atax_internal\|atax_function:theatax_function\|atax_bb_B5:thebb_atax_B5\|atax_bb_B5_stall_region:thebb_atax_B5_stall_region\|atax_i_llvm_fpga_push_i32_mul_add1449_push31_0:thei_llvm_fpga_push_i32_mul_add1449_push31_atax18\|acl_push:thei_llvm_fpga_push_i32_mul_add1449_push31_atax1\|acl_data_fifo:fifo\|acl_data_fifo:fifo\|acl_ll_ram_fifo:fifo\|acl_data_fifo:ll_fifo\|acl_staging_reg:staging_reg " "Elaborating entity \"acl_staging_reg\" for hierarchy \"atax:atax_inst\|atax_internal:atax_internal_inst\|atax_function_wrapper:atax_internal\|atax_function:theatax_function\|atax_bb_B5:thebb_atax_B5\|atax_bb_B5_stall_region:thebb_atax_B5_stall_region\|atax_i_llvm_fpga_push_i32_mul_add1449_push31_0:thei_llvm_fpga_push_i32_mul_add1449_push31_atax18\|acl_push:thei_llvm_fpga_push_i32_mul_add1449_push31_atax1\|acl_data_fifo:fifo\|acl_data_fifo:fifo\|acl_ll_ram_fifo:fifo\|acl_data_fifo:ll_fifo\|acl_staging_reg:staging_reg\"" {  } { { "db/ip/atax/submodules/acl_data_fifo.v" "staging_reg" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/atax/test-fpga.prj/quartus/db/ip/atax/submodules/acl_data_fifo.v" 207 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686672385581 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "atax_i_llvm_fpga_push_i32_mul_add1449_push31_18_reg atax:atax_inst\|atax_internal:atax_internal_inst\|atax_function_wrapper:atax_internal\|atax_function:theatax_function\|atax_bb_B5:thebb_atax_B5\|atax_bb_B5_stall_region:thebb_atax_B5_stall_region\|atax_i_llvm_fpga_push_i32_mul_add1449_push31_0:thei_llvm_fpga_push_i32_mul_add1449_push31_atax18\|atax_i_llvm_fpga_push_i32_mul_add1449_push31_18_reg:thei_llvm_fpga_push_i32_mul_add1449_push31_atax18_reg " "Elaborating entity \"atax_i_llvm_fpga_push_i32_mul_add1449_push31_18_reg\" for hierarchy \"atax:atax_inst\|atax_internal:atax_internal_inst\|atax_function_wrapper:atax_internal\|atax_function:theatax_function\|atax_bb_B5:thebb_atax_B5\|atax_bb_B5_stall_region:thebb_atax_B5_stall_region\|atax_i_llvm_fpga_push_i32_mul_add1449_push31_0:thei_llvm_fpga_push_i32_mul_add1449_push31_atax18\|atax_i_llvm_fpga_push_i32_mul_add1449_push31_18_reg:thei_llvm_fpga_push_i32_mul_add1449_push31_atax18_reg\"" {  } { { "db/ip/atax/submodules/atax_i_llvm_fpga_push_i32_mul_add1449_push31_0.sv" "thei_llvm_fpga_push_i32_mul_add1449_push31_atax18_reg" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/atax/test-fpga.prj/quartus/db/ip/atax/submodules/atax_i_llvm_fpga_push_i32_mul_add1449_push31_0.sv" 123 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686672385619 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "atax_i_llvm_fpga_pop_i32_mul_add1449_pop31_0 atax:atax_inst\|atax_internal:atax_internal_inst\|atax_function_wrapper:atax_internal\|atax_function:theatax_function\|atax_bb_B5:thebb_atax_B5\|atax_bb_B5_stall_region:thebb_atax_B5_stall_region\|atax_i_llvm_fpga_pop_i32_mul_add1449_pop31_0:thei_llvm_fpga_pop_i32_mul_add1449_pop31_atax17 " "Elaborating entity \"atax_i_llvm_fpga_pop_i32_mul_add1449_pop31_0\" for hierarchy \"atax:atax_inst\|atax_internal:atax_internal_inst\|atax_function_wrapper:atax_internal\|atax_function:theatax_function\|atax_bb_B5:thebb_atax_B5\|atax_bb_B5_stall_region:thebb_atax_B5_stall_region\|atax_i_llvm_fpga_pop_i32_mul_add1449_pop31_0:thei_llvm_fpga_pop_i32_mul_add1449_pop31_atax17\"" {  } { { "db/ip/atax/submodules/atax_bb_b5_stall_region.sv" "thei_llvm_fpga_pop_i32_mul_add1449_pop31_atax17" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/atax/test-fpga.prj/quartus/db/ip/atax/submodules/atax_bb_b5_stall_region.sv" 5476 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686672385631 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "acl_pop atax:atax_inst\|atax_internal:atax_internal_inst\|atax_function_wrapper:atax_internal\|atax_function:theatax_function\|atax_bb_B5:thebb_atax_B5\|atax_bb_B5_stall_region:thebb_atax_B5_stall_region\|atax_i_llvm_fpga_pop_i32_mul_add1449_pop31_0:thei_llvm_fpga_pop_i32_mul_add1449_pop31_atax17\|acl_pop:thei_llvm_fpga_pop_i32_mul_add1449_pop31_atax1 " "Elaborating entity \"acl_pop\" for hierarchy \"atax:atax_inst\|atax_internal:atax_internal_inst\|atax_function_wrapper:atax_internal\|atax_function:theatax_function\|atax_bb_B5:thebb_atax_B5\|atax_bb_B5_stall_region:thebb_atax_B5_stall_region\|atax_i_llvm_fpga_pop_i32_mul_add1449_pop31_0:thei_llvm_fpga_pop_i32_mul_add1449_pop31_atax17\|acl_pop:thei_llvm_fpga_pop_i32_mul_add1449_pop31_atax1\"" {  } { { "db/ip/atax/submodules/atax_i_llvm_fpga_pop_i32_mul_add1449_pop31_0.sv" "thei_llvm_fpga_pop_i32_mul_add1449_pop31_atax1" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/atax/test-fpga.prj/quartus/db/ip/atax/submodules/atax_i_llvm_fpga_pop_i32_mul_add1449_pop31_0.sv" 100 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686672385642 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "atax_i_llvm_fpga_pop_i32_mul_add1449_pop31_17_reg atax:atax_inst\|atax_internal:atax_internal_inst\|atax_function_wrapper:atax_internal\|atax_function:theatax_function\|atax_bb_B5:thebb_atax_B5\|atax_bb_B5_stall_region:thebb_atax_B5_stall_region\|atax_i_llvm_fpga_pop_i32_mul_add1449_pop31_0:thei_llvm_fpga_pop_i32_mul_add1449_pop31_atax17\|atax_i_llvm_fpga_pop_i32_mul_add1449_pop31_17_reg:thei_llvm_fpga_pop_i32_mul_add1449_pop31_atax17_reg " "Elaborating entity \"atax_i_llvm_fpga_pop_i32_mul_add1449_pop31_17_reg\" for hierarchy \"atax:atax_inst\|atax_internal:atax_internal_inst\|atax_function_wrapper:atax_internal\|atax_function:theatax_function\|atax_bb_B5:thebb_atax_B5\|atax_bb_B5_stall_region:thebb_atax_B5_stall_region\|atax_i_llvm_fpga_pop_i32_mul_add1449_pop31_0:thei_llvm_fpga_pop_i32_mul_add1449_pop31_atax17\|atax_i_llvm_fpga_pop_i32_mul_add1449_pop31_17_reg:thei_llvm_fpga_pop_i32_mul_add1449_pop31_atax17_reg\"" {  } { { "db/ip/atax/submodules/atax_i_llvm_fpga_pop_i32_mul_add1449_pop31_0.sv" "thei_llvm_fpga_pop_i32_mul_add1449_pop31_atax17_reg" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/atax/test-fpga.prj/quartus/db/ip/atax/submodules/atax_i_llvm_fpga_pop_i32_mul_add1449_pop31_0.sv" 116 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686672385652 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "atax_i_llvm_fpga_push_i32_j_175_push26_0 atax:atax_inst\|atax_internal:atax_internal_inst\|atax_function_wrapper:atax_internal\|atax_function:theatax_function\|atax_bb_B5:thebb_atax_B5\|atax_bb_B5_stall_region:thebb_atax_B5_stall_region\|atax_i_llvm_fpga_push_i32_j_175_push26_0:thei_llvm_fpga_push_i32_j_175_push26_atax36 " "Elaborating entity \"atax_i_llvm_fpga_push_i32_j_175_push26_0\" for hierarchy \"atax:atax_inst\|atax_internal:atax_internal_inst\|atax_function_wrapper:atax_internal\|atax_function:theatax_function\|atax_bb_B5:thebb_atax_B5\|atax_bb_B5_stall_region:thebb_atax_B5_stall_region\|atax_i_llvm_fpga_push_i32_j_175_push26_0:thei_llvm_fpga_push_i32_j_175_push26_atax36\"" {  } { { "db/ip/atax/submodules/atax_bb_b5_stall_region.sv" "thei_llvm_fpga_push_i32_j_175_push26_atax36" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/atax/test-fpga.prj/quartus/db/ip/atax/submodules/atax_bb_b5_stall_region.sv" 5522 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686672385664 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "atax_i_llvm_fpga_push_i32_j_175_push26_36_reg atax:atax_inst\|atax_internal:atax_internal_inst\|atax_function_wrapper:atax_internal\|atax_function:theatax_function\|atax_bb_B5:thebb_atax_B5\|atax_bb_B5_stall_region:thebb_atax_B5_stall_region\|atax_i_llvm_fpga_push_i32_j_175_push26_0:thei_llvm_fpga_push_i32_j_175_push26_atax36\|atax_i_llvm_fpga_push_i32_j_175_push26_36_reg:thei_llvm_fpga_push_i32_j_175_push26_atax36_reg " "Elaborating entity \"atax_i_llvm_fpga_push_i32_j_175_push26_36_reg\" for hierarchy \"atax:atax_inst\|atax_internal:atax_internal_inst\|atax_function_wrapper:atax_internal\|atax_function:theatax_function\|atax_bb_B5:thebb_atax_B5\|atax_bb_B5_stall_region:thebb_atax_B5_stall_region\|atax_i_llvm_fpga_push_i32_j_175_push26_0:thei_llvm_fpga_push_i32_j_175_push26_atax36\|atax_i_llvm_fpga_push_i32_j_175_push26_36_reg:thei_llvm_fpga_push_i32_j_175_push26_atax36_reg\"" {  } { { "db/ip/atax/submodules/atax_i_llvm_fpga_push_i32_j_175_push26_0.sv" "thei_llvm_fpga_push_i32_j_175_push26_atax36_reg" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/atax/test-fpga.prj/quartus/db/ip/atax/submodules/atax_i_llvm_fpga_push_i32_j_175_push26_0.sv" 123 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686672385819 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "atax_i_llvm_fpga_pop_i32_j_175_pop26_0 atax:atax_inst\|atax_internal:atax_internal_inst\|atax_function_wrapper:atax_internal\|atax_function:theatax_function\|atax_bb_B5:thebb_atax_B5\|atax_bb_B5_stall_region:thebb_atax_B5_stall_region\|atax_i_llvm_fpga_pop_i32_j_175_pop26_0:thei_llvm_fpga_pop_i32_j_175_pop26_atax10 " "Elaborating entity \"atax_i_llvm_fpga_pop_i32_j_175_pop26_0\" for hierarchy \"atax:atax_inst\|atax_internal:atax_internal_inst\|atax_function_wrapper:atax_internal\|atax_function:theatax_function\|atax_bb_B5:thebb_atax_B5\|atax_bb_B5_stall_region:thebb_atax_B5_stall_region\|atax_i_llvm_fpga_pop_i32_j_175_pop26_0:thei_llvm_fpga_pop_i32_j_175_pop26_atax10\"" {  } { { "db/ip/atax/submodules/atax_bb_b5_stall_region.sv" "thei_llvm_fpga_pop_i32_j_175_pop26_atax10" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/atax/test-fpga.prj/quartus/db/ip/atax/submodules/atax_bb_b5_stall_region.sv" 5544 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686672385830 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "atax_i_llvm_fpga_pop_i32_j_175_pop26_10_reg atax:atax_inst\|atax_internal:atax_internal_inst\|atax_function_wrapper:atax_internal\|atax_function:theatax_function\|atax_bb_B5:thebb_atax_B5\|atax_bb_B5_stall_region:thebb_atax_B5_stall_region\|atax_i_llvm_fpga_pop_i32_j_175_pop26_0:thei_llvm_fpga_pop_i32_j_175_pop26_atax10\|atax_i_llvm_fpga_pop_i32_j_175_pop26_10_reg:thei_llvm_fpga_pop_i32_j_175_pop26_atax10_reg " "Elaborating entity \"atax_i_llvm_fpga_pop_i32_j_175_pop26_10_reg\" for hierarchy \"atax:atax_inst\|atax_internal:atax_internal_inst\|atax_function_wrapper:atax_internal\|atax_function:theatax_function\|atax_bb_B5:thebb_atax_B5\|atax_bb_B5_stall_region:thebb_atax_B5_stall_region\|atax_i_llvm_fpga_pop_i32_j_175_pop26_0:thei_llvm_fpga_pop_i32_j_175_pop26_atax10\|atax_i_llvm_fpga_pop_i32_j_175_pop26_10_reg:thei_llvm_fpga_pop_i32_j_175_pop26_atax10_reg\"" {  } { { "db/ip/atax/submodules/atax_i_llvm_fpga_pop_i32_j_175_pop26_0.sv" "thei_llvm_fpga_pop_i32_j_175_pop26_atax10_reg" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/atax/test-fpga.prj/quartus/db/ip/atax/submodules/atax_i_llvm_fpga_pop_i32_j_175_pop26_0.sv" 116 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686672385846 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "acl_data_fifo atax:atax_inst\|atax_internal:atax_internal_inst\|atax_function_wrapper:atax_internal\|atax_function:theatax_function\|atax_bb_B5:thebb_atax_B5\|atax_bb_B5_stall_region:thebb_atax_B5_stall_region\|acl_data_fifo:theredist19_i_llvm_fpga_pop_i1_memdep_phi3_pop1355_pop34_atax31_out_data_out_40_fifo " "Elaborating entity \"acl_data_fifo\" for hierarchy \"atax:atax_inst\|atax_internal:atax_internal_inst\|atax_function_wrapper:atax_internal\|atax_function:theatax_function\|atax_bb_B5:thebb_atax_B5\|atax_bb_B5_stall_region:thebb_atax_B5_stall_region\|acl_data_fifo:theredist19_i_llvm_fpga_pop_i1_memdep_phi3_pop1355_pop34_atax31_out_data_out_40_fifo\"" {  } { { "db/ip/atax/submodules/atax_bb_b5_stall_region.sv" "theredist19_i_llvm_fpga_pop_i1_memdep_phi3_pop1355_pop34_atax31_out_data_out_40_fifo" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/atax/test-fpga.prj/quartus/db/ip/atax/submodules/atax_bb_b5_stall_region.sv" 5575 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686672385857 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "acl_fifo atax:atax_inst\|atax_internal:atax_internal_inst\|atax_function_wrapper:atax_internal\|atax_function:theatax_function\|atax_bb_B5:thebb_atax_B5\|atax_bb_B5_stall_region:thebb_atax_B5_stall_region\|acl_data_fifo:theredist19_i_llvm_fpga_pop_i1_memdep_phi3_pop1355_pop34_atax31_out_data_out_40_fifo\|acl_fifo:fifo " "Elaborating entity \"acl_fifo\" for hierarchy \"atax:atax_inst\|atax_internal:atax_internal_inst\|atax_function_wrapper:atax_internal\|atax_function:theatax_function\|atax_bb_B5:thebb_atax_B5\|atax_bb_B5_stall_region:thebb_atax_B5_stall_region\|acl_data_fifo:theredist19_i_llvm_fpga_pop_i1_memdep_phi3_pop1355_pop34_atax31_out_data_out_40_fifo\|acl_fifo:fifo\"" {  } { { "db/ip/atax/submodules/acl_data_fifo.v" "fifo" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/atax/test-fpga.prj/quartus/db/ip/atax/submodules/acl_data_fifo.v" 136 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686672385867 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hld_fifo atax:atax_inst\|atax_internal:atax_internal_inst\|atax_function_wrapper:atax_internal\|atax_function:theatax_function\|atax_bb_B5:thebb_atax_B5\|atax_bb_B5_stall_region:thebb_atax_B5_stall_region\|acl_data_fifo:theredist19_i_llvm_fpga_pop_i1_memdep_phi3_pop1355_pop34_atax31_out_data_out_40_fifo\|acl_fifo:fifo\|hld_fifo:hld_fifo_inst " "Elaborating entity \"hld_fifo\" for hierarchy \"atax:atax_inst\|atax_internal:atax_internal_inst\|atax_function_wrapper:atax_internal\|atax_function:theatax_function\|atax_bb_B5:thebb_atax_B5\|atax_bb_B5_stall_region:thebb_atax_B5_stall_region\|acl_data_fifo:theredist19_i_llvm_fpga_pop_i1_memdep_phi3_pop1355_pop34_atax31_out_data_out_40_fifo\|acl_fifo:fifo\|hld_fifo:hld_fifo_inst\"" {  } { { "db/ip/atax/submodules/acl_fifo.v" "hld_fifo_inst" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/atax/test-fpga.prj/quartus/db/ip/atax/submodules/acl_fifo.v" 289 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686672385878 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 hld_fifo.sv(514) " "Verilog HDL assignment warning at hld_fifo.sv(514): truncated value with size 32 to match size of target (1)" {  } { { "db/ip/atax/submodules/hld_fifo.sv" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/atax/test-fpga.prj/quartus/db/ip/atax/submodules/hld_fifo.sv" 514 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1686672385879 "|quartus_compile|atax:atax_inst|atax_internal:atax_internal_inst|atax_function_wrapper:atax_internal|atax_function:theatax_function|atax_bb_B5:thebb_atax_B5|atax_bb_B5_stall_region:thebb_atax_B5_stall_region|acl_data_fifo:theredist19_i_llvm_fpga_pop_i1_memdep_phi3_pop1355_pop34_atax31_out_data_out_40_fifo|acl_fifo:fifo|hld_fifo:hld_fifo_inst"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "acl_mid_speed_fifo atax:atax_inst\|atax_internal:atax_internal_inst\|atax_function_wrapper:atax_internal\|atax_function:theatax_function\|atax_bb_B5:thebb_atax_B5\|atax_bb_B5_stall_region:thebb_atax_B5_stall_region\|acl_data_fifo:theredist19_i_llvm_fpga_pop_i1_memdep_phi3_pop1355_pop34_atax31_out_data_out_40_fifo\|acl_fifo:fifo\|hld_fifo:hld_fifo_inst\|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst " "Elaborating entity \"acl_mid_speed_fifo\" for hierarchy \"atax:atax_inst\|atax_internal:atax_internal_inst\|atax_function_wrapper:atax_internal\|atax_function:theatax_function\|atax_bb_B5:thebb_atax_B5\|atax_bb_B5_stall_region:thebb_atax_B5_stall_region\|acl_data_fifo:theredist19_i_llvm_fpga_pop_i1_memdep_phi3_pop1355_pop34_atax31_out_data_out_40_fifo\|acl_fifo:fifo\|hld_fifo:hld_fifo_inst\|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst\"" {  } { { "db/ip/atax/submodules/hld_fifo.sv" "ms.acl_mid_speed_fifo_inst" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/atax/test-fpga.prj/quartus/db/ip/atax/submodules/hld_fifo.sv" 894 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686672385890 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 acl_mid_speed_fifo.sv(174) " "Verilog HDL assignment warning at acl_mid_speed_fifo.sv(174): truncated value with size 32 to match size of target (1)" {  } { { "db/ip/atax/submodules/acl_mid_speed_fifo.sv" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/atax/test-fpga.prj/quartus/db/ip/atax/submodules/acl_mid_speed_fifo.sv" 174 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1686672385891 "|quartus_compile|atax:atax_inst|atax_internal:atax_internal_inst|atax_function_wrapper:atax_internal|atax_function:theatax_function|atax_bb_B5:thebb_atax_B5|atax_bb_B5_stall_region:thebb_atax_B5_stall_region|acl_data_fifo:theredist19_i_llvm_fpga_pop_i1_memdep_phi3_pop1355_pop34_atax31_out_data_out_40_fifo|acl_fifo:fifo|hld_fifo:hld_fifo_inst|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "acl_tessellated_incr_decr_threshold atax:atax_inst\|atax_internal:atax_internal_inst\|atax_function_wrapper:atax_internal\|atax_function:theatax_function\|atax_bb_B5:thebb_atax_B5\|atax_bb_B5_stall_region:thebb_atax_B5_stall_region\|acl_data_fifo:theredist19_i_llvm_fpga_pop_i1_memdep_phi3_pop1355_pop34_atax31_out_data_out_40_fifo\|acl_fifo:fifo\|hld_fifo:hld_fifo_inst\|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst\|acl_tessellated_incr_decr_threshold:addr_match_inst " "Elaborating entity \"acl_tessellated_incr_decr_threshold\" for hierarchy \"atax:atax_inst\|atax_internal:atax_internal_inst\|atax_function_wrapper:atax_internal\|atax_function:theatax_function\|atax_bb_B5:thebb_atax_B5\|atax_bb_B5_stall_region:thebb_atax_B5_stall_region\|acl_data_fifo:theredist19_i_llvm_fpga_pop_i1_memdep_phi3_pop1355_pop34_atax31_out_data_out_40_fifo\|acl_fifo:fifo\|hld_fifo:hld_fifo_inst\|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst\|acl_tessellated_incr_decr_threshold:addr_match_inst\"" {  } { { "db/ip/atax/submodules/acl_mid_speed_fifo.sv" "addr_match_inst" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/atax/test-fpga.prj/quartus/db/ip/atax/submodules/acl_mid_speed_fifo.sv" 708 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686672385947 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "64 32 acl_tessellated_incr_decr_threshold.sv(107) " "Verilog HDL assignment warning at acl_tessellated_incr_decr_threshold.sv(107): truncated value with size 64 to match size of target (32)" {  } { { "db/ip/atax/submodules/acl_tessellated_incr_decr_threshold.sv" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/atax/test-fpga.prj/quartus/db/ip/atax/submodules/acl_tessellated_incr_decr_threshold.sv" 107 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1686672385948 "|quartus_compile|atax:atax_inst|atax_internal:atax_internal_inst|atax_function_wrapper:atax_internal|atax_function:theatax_function|atax_bb_B5:thebb_atax_B5|atax_bb_B5_stall_region:thebb_atax_B5_stall_region|acl_data_fifo:theredist19_i_llvm_fpga_pop_i1_memdep_phi3_pop1355_pop34_atax31_out_data_out_40_fifo|acl_fifo:fifo|hld_fifo:hld_fifo_inst|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|acl_tessellated_incr_decr_threshold:addr_match_inst"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "acl_tessellated_incr_decr_threshold atax:atax_inst\|atax_internal:atax_internal_inst\|atax_function_wrapper:atax_internal\|atax_function:theatax_function\|atax_bb_B5:thebb_atax_B5\|atax_bb_B5_stall_region:thebb_atax_B5_stall_region\|acl_data_fifo:theredist19_i_llvm_fpga_pop_i1_memdep_phi3_pop1355_pop34_atax31_out_data_out_40_fifo\|acl_fifo:fifo\|hld_fifo:hld_fifo_inst\|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst\|acl_tessellated_incr_decr_threshold:gen_real_stall_out.stall_out_inst " "Elaborating entity \"acl_tessellated_incr_decr_threshold\" for hierarchy \"atax:atax_inst\|atax_internal:atax_internal_inst\|atax_function_wrapper:atax_internal\|atax_function:theatax_function\|atax_bb_B5:thebb_atax_B5\|atax_bb_B5_stall_region:thebb_atax_B5_stall_region\|acl_data_fifo:theredist19_i_llvm_fpga_pop_i1_memdep_phi3_pop1355_pop34_atax31_out_data_out_40_fifo\|acl_fifo:fifo\|hld_fifo:hld_fifo_inst\|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst\|acl_tessellated_incr_decr_threshold:gen_real_stall_out.stall_out_inst\"" {  } { { "db/ip/atax/submodules/acl_mid_speed_fifo.sv" "gen_real_stall_out.stall_out_inst" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/atax/test-fpga.prj/quartus/db/ip/atax/submodules/acl_mid_speed_fifo.sv" 866 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686672385963 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "64 32 acl_tessellated_incr_decr_threshold.sv(107) " "Verilog HDL assignment warning at acl_tessellated_incr_decr_threshold.sv(107): truncated value with size 64 to match size of target (32)" {  } { { "db/ip/atax/submodules/acl_tessellated_incr_decr_threshold.sv" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/atax/test-fpga.prj/quartus/db/ip/atax/submodules/acl_tessellated_incr_decr_threshold.sv" 107 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1686672385964 "|quartus_compile|atax:atax_inst|atax_internal:atax_internal_inst|atax_function_wrapper:atax_internal|atax_function:theatax_function|atax_bb_B5:thebb_atax_B5|atax_bb_B5_stall_region:thebb_atax_B5_stall_region|acl_data_fifo:theredist19_i_llvm_fpga_pop_i1_memdep_phi3_pop1355_pop34_atax31_out_data_out_40_fifo|acl_fifo:fifo|hld_fifo:hld_fifo_inst|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|acl_tessellated_incr_decr_threshold:gen_real_stall_out.stall_out_inst"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "acl_tessellated_incr_decr_threshold atax:atax_inst\|atax_internal:atax_internal_inst\|atax_function_wrapper:atax_internal\|atax_function:theatax_function\|atax_bb_B5:thebb_atax_B5\|atax_bb_B5_stall_region:thebb_atax_B5_stall_region\|acl_data_fifo:theredist19_i_llvm_fpga_pop_i1_memdep_phi3_pop1355_pop34_atax31_out_data_out_40_fifo\|acl_fifo:fifo\|hld_fifo:hld_fifo_inst\|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst\|acl_tessellated_incr_decr_threshold:real_almost_full.almost_full_inst " "Elaborating entity \"acl_tessellated_incr_decr_threshold\" for hierarchy \"atax:atax_inst\|atax_internal:atax_internal_inst\|atax_function_wrapper:atax_internal\|atax_function:theatax_function\|atax_bb_B5:thebb_atax_B5\|atax_bb_B5_stall_region:thebb_atax_B5_stall_region\|acl_data_fifo:theredist19_i_llvm_fpga_pop_i1_memdep_phi3_pop1355_pop34_atax31_out_data_out_40_fifo\|acl_fifo:fifo\|hld_fifo:hld_fifo_inst\|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst\|acl_tessellated_incr_decr_threshold:real_almost_full.almost_full_inst\"" {  } { { "db/ip/atax/submodules/acl_mid_speed_fifo.sv" "real_almost_full.almost_full_inst" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/atax/test-fpga.prj/quartus/db/ip/atax/submodules/acl_mid_speed_fifo.sv" 925 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686672385980 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "64 32 acl_tessellated_incr_decr_threshold.sv(107) " "Verilog HDL assignment warning at acl_tessellated_incr_decr_threshold.sv(107): truncated value with size 64 to match size of target (32)" {  } { { "db/ip/atax/submodules/acl_tessellated_incr_decr_threshold.sv" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/atax/test-fpga.prj/quartus/db/ip/atax/submodules/acl_tessellated_incr_decr_threshold.sv" 107 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1686672385980 "|quartus_compile|atax:atax_inst|atax_internal:atax_internal_inst|atax_function_wrapper:atax_internal|atax_function:theatax_function|atax_bb_B5:thebb_atax_B5|atax_bb_B5_stall_region:thebb_atax_B5_stall_region|acl_data_fifo:theredist19_i_llvm_fpga_pop_i1_memdep_phi3_pop1355_pop34_atax31_out_data_out_40_fifo|acl_fifo:fifo|hld_fifo:hld_fifo_inst|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|acl_tessellated_incr_decr_threshold:real_almost_full.almost_full_inst"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "acl_data_fifo atax:atax_inst\|atax_internal:atax_internal_inst\|atax_function_wrapper:atax_internal\|atax_function:theatax_function\|atax_bb_B5:thebb_atax_B5\|atax_bb_B5_stall_region:thebb_atax_B5_stall_region\|acl_data_fifo:theredist20_i_llvm_fpga_pop_i1_memdep_phi3_pop1355_pop34_atax31_out_data_out_68_fifo " "Elaborating entity \"acl_data_fifo\" for hierarchy \"atax:atax_inst\|atax_internal:atax_internal_inst\|atax_function_wrapper:atax_internal\|atax_function:theatax_function\|atax_bb_B5:thebb_atax_B5\|atax_bb_B5_stall_region:thebb_atax_B5_stall_region\|acl_data_fifo:theredist20_i_llvm_fpga_pop_i1_memdep_phi3_pop1355_pop34_atax31_out_data_out_68_fifo\"" {  } { { "db/ip/atax/submodules/atax_bb_b5_stall_region.sv" "theredist20_i_llvm_fpga_pop_i1_memdep_phi3_pop1355_pop34_atax31_out_data_out_68_fifo" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/atax/test-fpga.prj/quartus/db/ip/atax/submodules/atax_bb_b5_stall_region.sv" 5614 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686672385993 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "acl_fifo atax:atax_inst\|atax_internal:atax_internal_inst\|atax_function_wrapper:atax_internal\|atax_function:theatax_function\|atax_bb_B5:thebb_atax_B5\|atax_bb_B5_stall_region:thebb_atax_B5_stall_region\|acl_data_fifo:theredist20_i_llvm_fpga_pop_i1_memdep_phi3_pop1355_pop34_atax31_out_data_out_68_fifo\|acl_fifo:fifo " "Elaborating entity \"acl_fifo\" for hierarchy \"atax:atax_inst\|atax_internal:atax_internal_inst\|atax_function_wrapper:atax_internal\|atax_function:theatax_function\|atax_bb_B5:thebb_atax_B5\|atax_bb_B5_stall_region:thebb_atax_B5_stall_region\|acl_data_fifo:theredist20_i_llvm_fpga_pop_i1_memdep_phi3_pop1355_pop34_atax31_out_data_out_68_fifo\|acl_fifo:fifo\"" {  } { { "db/ip/atax/submodules/acl_data_fifo.v" "fifo" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/atax/test-fpga.prj/quartus/db/ip/atax/submodules/acl_data_fifo.v" 136 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686672386006 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hld_fifo atax:atax_inst\|atax_internal:atax_internal_inst\|atax_function_wrapper:atax_internal\|atax_function:theatax_function\|atax_bb_B5:thebb_atax_B5\|atax_bb_B5_stall_region:thebb_atax_B5_stall_region\|acl_data_fifo:theredist20_i_llvm_fpga_pop_i1_memdep_phi3_pop1355_pop34_atax31_out_data_out_68_fifo\|acl_fifo:fifo\|hld_fifo:hld_fifo_inst " "Elaborating entity \"hld_fifo\" for hierarchy \"atax:atax_inst\|atax_internal:atax_internal_inst\|atax_function_wrapper:atax_internal\|atax_function:theatax_function\|atax_bb_B5:thebb_atax_B5\|atax_bb_B5_stall_region:thebb_atax_B5_stall_region\|acl_data_fifo:theredist20_i_llvm_fpga_pop_i1_memdep_phi3_pop1355_pop34_atax31_out_data_out_68_fifo\|acl_fifo:fifo\|hld_fifo:hld_fifo_inst\"" {  } { { "db/ip/atax/submodules/acl_fifo.v" "hld_fifo_inst" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/atax/test-fpga.prj/quartus/db/ip/atax/submodules/acl_fifo.v" 289 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686672386020 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 hld_fifo.sv(514) " "Verilog HDL assignment warning at hld_fifo.sv(514): truncated value with size 32 to match size of target (1)" {  } { { "db/ip/atax/submodules/hld_fifo.sv" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/atax/test-fpga.prj/quartus/db/ip/atax/submodules/hld_fifo.sv" 514 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1686672386021 "|quartus_compile|atax:atax_inst|atax_internal:atax_internal_inst|atax_function_wrapper:atax_internal|atax_function:theatax_function|atax_bb_B5:thebb_atax_B5|atax_bb_B5_stall_region:thebb_atax_B5_stall_region|acl_data_fifo:theredist20_i_llvm_fpga_pop_i1_memdep_phi3_pop1355_pop34_atax31_out_data_out_68_fifo|acl_fifo:fifo|hld_fifo:hld_fifo_inst"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "acl_mid_speed_fifo atax:atax_inst\|atax_internal:atax_internal_inst\|atax_function_wrapper:atax_internal\|atax_function:theatax_function\|atax_bb_B5:thebb_atax_B5\|atax_bb_B5_stall_region:thebb_atax_B5_stall_region\|acl_data_fifo:theredist20_i_llvm_fpga_pop_i1_memdep_phi3_pop1355_pop34_atax31_out_data_out_68_fifo\|acl_fifo:fifo\|hld_fifo:hld_fifo_inst\|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst " "Elaborating entity \"acl_mid_speed_fifo\" for hierarchy \"atax:atax_inst\|atax_internal:atax_internal_inst\|atax_function_wrapper:atax_internal\|atax_function:theatax_function\|atax_bb_B5:thebb_atax_B5\|atax_bb_B5_stall_region:thebb_atax_B5_stall_region\|acl_data_fifo:theredist20_i_llvm_fpga_pop_i1_memdep_phi3_pop1355_pop34_atax31_out_data_out_68_fifo\|acl_fifo:fifo\|hld_fifo:hld_fifo_inst\|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst\"" {  } { { "db/ip/atax/submodules/hld_fifo.sv" "ms.acl_mid_speed_fifo_inst" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/atax/test-fpga.prj/quartus/db/ip/atax/submodules/hld_fifo.sv" 894 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686672386032 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 acl_mid_speed_fifo.sv(174) " "Verilog HDL assignment warning at acl_mid_speed_fifo.sv(174): truncated value with size 32 to match size of target (1)" {  } { { "db/ip/atax/submodules/acl_mid_speed_fifo.sv" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/atax/test-fpga.prj/quartus/db/ip/atax/submodules/acl_mid_speed_fifo.sv" 174 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1686672386033 "|quartus_compile|atax:atax_inst|atax_internal:atax_internal_inst|atax_function_wrapper:atax_internal|atax_function:theatax_function|atax_bb_B5:thebb_atax_B5|atax_bb_B5_stall_region:thebb_atax_B5_stall_region|acl_data_fifo:theredist20_i_llvm_fpga_pop_i1_memdep_phi3_pop1355_pop34_atax31_out_data_out_68_fifo|acl_fifo:fifo|hld_fifo:hld_fifo_inst|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altdpram atax:atax_inst\|atax_internal:atax_internal_inst\|atax_function_wrapper:atax_internal\|atax_function:theatax_function\|atax_bb_B5:thebb_atax_B5\|atax_bb_B5_stall_region:thebb_atax_B5_stall_region\|acl_data_fifo:theredist20_i_llvm_fpga_pop_i1_memdep_phi3_pop1355_pop34_atax31_out_data_out_68_fifo\|acl_fifo:fifo\|hld_fifo:hld_fifo_inst\|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst\|altdpram:gen_ram.gen_mlab.altdpram_component " "Elaborating entity \"altdpram\" for hierarchy \"atax:atax_inst\|atax_internal:atax_internal_inst\|atax_function_wrapper:atax_internal\|atax_function:theatax_function\|atax_bb_B5:thebb_atax_B5\|atax_bb_B5_stall_region:thebb_atax_B5_stall_region\|acl_data_fifo:theredist20_i_llvm_fpga_pop_i1_memdep_phi3_pop1355_pop34_atax31_out_data_out_68_fifo\|acl_fifo:fifo\|hld_fifo:hld_fifo_inst\|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst\|altdpram:gen_ram.gen_mlab.altdpram_component\"" {  } { { "db/ip/atax/submodules/acl_mid_speed_fifo.sv" "gen_ram.gen_mlab.altdpram_component" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/atax/test-fpga.prj/quartus/db/ip/atax/submodules/acl_mid_speed_fifo.sv" 433 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686672386086 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "atax:atax_inst\|atax_internal:atax_internal_inst\|atax_function_wrapper:atax_internal\|atax_function:theatax_function\|atax_bb_B5:thebb_atax_B5\|atax_bb_B5_stall_region:thebb_atax_B5_stall_region\|acl_data_fifo:theredist20_i_llvm_fpga_pop_i1_memdep_phi3_pop1355_pop34_atax31_out_data_out_68_fifo\|acl_fifo:fifo\|hld_fifo:hld_fifo_inst\|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst\|altdpram:gen_ram.gen_mlab.altdpram_component " "Elaborated megafunction instantiation \"atax:atax_inst\|atax_internal:atax_internal_inst\|atax_function_wrapper:atax_internal\|atax_function:theatax_function\|atax_bb_B5:thebb_atax_B5\|atax_bb_B5_stall_region:thebb_atax_B5_stall_region\|acl_data_fifo:theredist20_i_llvm_fpga_pop_i1_memdep_phi3_pop1355_pop34_atax31_out_data_out_68_fifo\|acl_fifo:fifo\|hld_fifo:hld_fifo_inst\|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst\|altdpram:gen_ram.gen_mlab.altdpram_component\"" {  } { { "db/ip/atax/submodules/acl_mid_speed_fifo.sv" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/atax/test-fpga.prj/quartus/db/ip/atax/submodules/acl_mid_speed_fifo.sv" 433 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686672386101 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "atax:atax_inst\|atax_internal:atax_internal_inst\|atax_function_wrapper:atax_internal\|atax_function:theatax_function\|atax_bb_B5:thebb_atax_B5\|atax_bb_B5_stall_region:thebb_atax_B5_stall_region\|acl_data_fifo:theredist20_i_llvm_fpga_pop_i1_memdep_phi3_pop1355_pop34_atax31_out_data_out_68_fifo\|acl_fifo:fifo\|hld_fifo:hld_fifo_inst\|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst\|altdpram:gen_ram.gen_mlab.altdpram_component " "Instantiated megafunction \"atax:atax_inst\|atax_internal:atax_internal_inst\|atax_function_wrapper:atax_internal\|atax_function:theatax_function\|atax_bb_B5:thebb_atax_B5\|atax_bb_B5_stall_region:thebb_atax_B5_stall_region\|acl_data_fifo:theredist20_i_llvm_fpga_pop_i1_memdep_phi3_pop1355_pop34_atax31_out_data_out_68_fifo\|acl_fifo:fifo\|hld_fifo:hld_fifo_inst\|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst\|altdpram:gen_ram.gen_mlab.altdpram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "indata_aclr OFF " "Parameter \"indata_aclr\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1686672386101 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "indata_reg INCLOCK " "Parameter \"indata_reg\" = \"INCLOCK\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1686672386101 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Stratix 10 " "Parameter \"intended_device_family\" = \"Stratix 10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1686672386101 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altdpram " "Parameter \"lpm_type\" = \"altdpram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1686672386101 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type MLAB " "Parameter \"ram_block_type\" = \"MLAB\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1686672386101 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr OFF " "Parameter \"outdata_aclr\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1686672386101 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_sclr OFF " "Parameter \"outdata_sclr\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1686672386101 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg OUTCLOCK " "Parameter \"outdata_reg\" = \"OUTCLOCK\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1686672386101 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdaddress_aclr OFF " "Parameter \"rdaddress_aclr\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1686672386101 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdaddress_reg UNREGISTERED " "Parameter \"rdaddress_reg\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1686672386101 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdcontrol_aclr OFF " "Parameter \"rdcontrol_aclr\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1686672386101 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdcontrol_reg UNREGISTERED " "Parameter \"rdcontrol_reg\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1686672386101 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1686672386101 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width 1 " "Parameter \"width\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1686672386101 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad 5 " "Parameter \"widthad\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1686672386101 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena 1 " "Parameter \"width_byteena\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1686672386101 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wraddress_aclr OFF " "Parameter \"wraddress_aclr\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1686672386101 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wraddress_reg INCLOCK " "Parameter \"wraddress_reg\" = \"INCLOCK\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1686672386101 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrcontrol_aclr OFF " "Parameter \"wrcontrol_aclr\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1686672386101 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrcontrol_reg INCLOCK " "Parameter \"wrcontrol_reg\" = \"INCLOCK\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1686672386101 ""}  } { { "db/ip/atax/submodules/acl_mid_speed_fifo.sv" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/atax/test-fpga.prj/quartus/db/ip/atax/submodules/acl_mid_speed_fifo.sv" 433 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1686672386101 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/dpram_qp32.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/dpram_qp32.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 dpram_qp32 " "Found entity 1: dpram_qp32" {  } { { "db/dpram_qp32.tdf" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/atax/test-fpga.prj/quartus/db/dpram_qp32.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686672386147 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686672386147 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dpram_qp32 atax:atax_inst\|atax_internal:atax_internal_inst\|atax_function_wrapper:atax_internal\|atax_function:theatax_function\|atax_bb_B5:thebb_atax_B5\|atax_bb_B5_stall_region:thebb_atax_B5_stall_region\|acl_data_fifo:theredist20_i_llvm_fpga_pop_i1_memdep_phi3_pop1355_pop34_atax31_out_data_out_68_fifo\|acl_fifo:fifo\|hld_fifo:hld_fifo_inst\|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst\|altdpram:gen_ram.gen_mlab.altdpram_component\|dpram_qp32:auto_generated " "Elaborating entity \"dpram_qp32\" for hierarchy \"atax:atax_inst\|atax_internal:atax_internal_inst\|atax_function_wrapper:atax_internal\|atax_function:theatax_function\|atax_bb_B5:thebb_atax_B5\|atax_bb_B5_stall_region:thebb_atax_B5_stall_region\|acl_data_fifo:theredist20_i_llvm_fpga_pop_i1_memdep_phi3_pop1355_pop34_atax31_out_data_out_68_fifo\|acl_fifo:fifo\|hld_fifo:hld_fifo_inst\|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst\|altdpram:gen_ram.gen_mlab.altdpram_component\|dpram_qp32:auto_generated\"" {  } { { "altdpram.tdf" "auto_generated" { Text "f:/quartus/quartus/libraries/megafunctions/altdpram.tdf" 203 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686672386150 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "acl_tessellated_incr_decr_threshold atax:atax_inst\|atax_internal:atax_internal_inst\|atax_function_wrapper:atax_internal\|atax_function:theatax_function\|atax_bb_B5:thebb_atax_B5\|atax_bb_B5_stall_region:thebb_atax_B5_stall_region\|acl_data_fifo:theredist20_i_llvm_fpga_pop_i1_memdep_phi3_pop1355_pop34_atax31_out_data_out_68_fifo\|acl_fifo:fifo\|hld_fifo:hld_fifo_inst\|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst\|acl_tessellated_incr_decr_threshold:addr_match_inst " "Elaborating entity \"acl_tessellated_incr_decr_threshold\" for hierarchy \"atax:atax_inst\|atax_internal:atax_internal_inst\|atax_function_wrapper:atax_internal\|atax_function:theatax_function\|atax_bb_B5:thebb_atax_B5\|atax_bb_B5_stall_region:thebb_atax_B5_stall_region\|acl_data_fifo:theredist20_i_llvm_fpga_pop_i1_memdep_phi3_pop1355_pop34_atax31_out_data_out_68_fifo\|acl_fifo:fifo\|hld_fifo:hld_fifo_inst\|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst\|acl_tessellated_incr_decr_threshold:addr_match_inst\"" {  } { { "db/ip/atax/submodules/acl_mid_speed_fifo.sv" "addr_match_inst" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/atax/test-fpga.prj/quartus/db/ip/atax/submodules/acl_mid_speed_fifo.sv" 708 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686672386178 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "64 32 acl_tessellated_incr_decr_threshold.sv(107) " "Verilog HDL assignment warning at acl_tessellated_incr_decr_threshold.sv(107): truncated value with size 64 to match size of target (32)" {  } { { "db/ip/atax/submodules/acl_tessellated_incr_decr_threshold.sv" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/atax/test-fpga.prj/quartus/db/ip/atax/submodules/acl_tessellated_incr_decr_threshold.sv" 107 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1686672386179 "|quartus_compile|atax:atax_inst|atax_internal:atax_internal_inst|atax_function_wrapper:atax_internal|atax_function:theatax_function|atax_bb_B5:thebb_atax_B5|atax_bb_B5_stall_region:thebb_atax_B5_stall_region|acl_data_fifo:theredist20_i_llvm_fpga_pop_i1_memdep_phi3_pop1355_pop34_atax31_out_data_out_68_fifo|acl_fifo:fifo|hld_fifo:hld_fifo_inst|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|acl_tessellated_incr_decr_threshold:addr_match_inst"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "acl_tessellated_incr_decr_threshold atax:atax_inst\|atax_internal:atax_internal_inst\|atax_function_wrapper:atax_internal\|atax_function:theatax_function\|atax_bb_B5:thebb_atax_B5\|atax_bb_B5_stall_region:thebb_atax_B5_stall_region\|acl_data_fifo:theredist20_i_llvm_fpga_pop_i1_memdep_phi3_pop1355_pop34_atax31_out_data_out_68_fifo\|acl_fifo:fifo\|hld_fifo:hld_fifo_inst\|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst\|acl_tessellated_incr_decr_threshold:gen_real_stall_out.stall_out_inst " "Elaborating entity \"acl_tessellated_incr_decr_threshold\" for hierarchy \"atax:atax_inst\|atax_internal:atax_internal_inst\|atax_function_wrapper:atax_internal\|atax_function:theatax_function\|atax_bb_B5:thebb_atax_B5\|atax_bb_B5_stall_region:thebb_atax_B5_stall_region\|acl_data_fifo:theredist20_i_llvm_fpga_pop_i1_memdep_phi3_pop1355_pop34_atax31_out_data_out_68_fifo\|acl_fifo:fifo\|hld_fifo:hld_fifo_inst\|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst\|acl_tessellated_incr_decr_threshold:gen_real_stall_out.stall_out_inst\"" {  } { { "db/ip/atax/submodules/acl_mid_speed_fifo.sv" "gen_real_stall_out.stall_out_inst" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/atax/test-fpga.prj/quartus/db/ip/atax/submodules/acl_mid_speed_fifo.sv" 866 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686672386192 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "64 32 acl_tessellated_incr_decr_threshold.sv(107) " "Verilog HDL assignment warning at acl_tessellated_incr_decr_threshold.sv(107): truncated value with size 64 to match size of target (32)" {  } { { "db/ip/atax/submodules/acl_tessellated_incr_decr_threshold.sv" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/atax/test-fpga.prj/quartus/db/ip/atax/submodules/acl_tessellated_incr_decr_threshold.sv" 107 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1686672386193 "|quartus_compile|atax:atax_inst|atax_internal:atax_internal_inst|atax_function_wrapper:atax_internal|atax_function:theatax_function|atax_bb_B5:thebb_atax_B5|atax_bb_B5_stall_region:thebb_atax_B5_stall_region|acl_data_fifo:theredist20_i_llvm_fpga_pop_i1_memdep_phi3_pop1355_pop34_atax31_out_data_out_68_fifo|acl_fifo:fifo|hld_fifo:hld_fifo_inst|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|acl_tessellated_incr_decr_threshold:gen_real_stall_out.stall_out_inst"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "acl_tessellated_incr_decr_threshold atax:atax_inst\|atax_internal:atax_internal_inst\|atax_function_wrapper:atax_internal\|atax_function:theatax_function\|atax_bb_B5:thebb_atax_B5\|atax_bb_B5_stall_region:thebb_atax_B5_stall_region\|acl_data_fifo:theredist20_i_llvm_fpga_pop_i1_memdep_phi3_pop1355_pop34_atax31_out_data_out_68_fifo\|acl_fifo:fifo\|hld_fifo:hld_fifo_inst\|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst\|acl_tessellated_incr_decr_threshold:real_almost_full.almost_full_inst " "Elaborating entity \"acl_tessellated_incr_decr_threshold\" for hierarchy \"atax:atax_inst\|atax_internal:atax_internal_inst\|atax_function_wrapper:atax_internal\|atax_function:theatax_function\|atax_bb_B5:thebb_atax_B5\|atax_bb_B5_stall_region:thebb_atax_B5_stall_region\|acl_data_fifo:theredist20_i_llvm_fpga_pop_i1_memdep_phi3_pop1355_pop34_atax31_out_data_out_68_fifo\|acl_fifo:fifo\|hld_fifo:hld_fifo_inst\|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst\|acl_tessellated_incr_decr_threshold:real_almost_full.almost_full_inst\"" {  } { { "db/ip/atax/submodules/acl_mid_speed_fifo.sv" "real_almost_full.almost_full_inst" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/atax/test-fpga.prj/quartus/db/ip/atax/submodules/acl_mid_speed_fifo.sv" 925 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686672386207 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "64 32 acl_tessellated_incr_decr_threshold.sv(107) " "Verilog HDL assignment warning at acl_tessellated_incr_decr_threshold.sv(107): truncated value with size 64 to match size of target (32)" {  } { { "db/ip/atax/submodules/acl_tessellated_incr_decr_threshold.sv" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/atax/test-fpga.prj/quartus/db/ip/atax/submodules/acl_tessellated_incr_decr_threshold.sv" 107 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1686672386207 "|quartus_compile|atax:atax_inst|atax_internal:atax_internal_inst|atax_function_wrapper:atax_internal|atax_function:theatax_function|atax_bb_B5:thebb_atax_B5|atax_bb_B5_stall_region:thebb_atax_B5_stall_region|acl_data_fifo:theredist20_i_llvm_fpga_pop_i1_memdep_phi3_pop1355_pop34_atax31_out_data_out_68_fifo|acl_fifo:fifo|hld_fifo:hld_fifo_inst|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|acl_tessellated_incr_decr_threshold:real_almost_full.almost_full_inst"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "atax_i_llvm_fpga_push_i1_memdep_phi3_pop1355_push34_0 atax:atax_inst\|atax_internal:atax_internal_inst\|atax_function_wrapper:atax_internal\|atax_function:theatax_function\|atax_bb_B5:thebb_atax_B5\|atax_bb_B5_stall_region:thebb_atax_B5_stall_region\|atax_i_llvm_fpga_push_i1_memdep_phi3_pop1355_push34_0:thei_llvm_fpga_push_i1_memdep_phi3_pop1355_push34_atax32 " "Elaborating entity \"atax_i_llvm_fpga_push_i1_memdep_phi3_pop1355_push34_0\" for hierarchy \"atax:atax_inst\|atax_internal:atax_internal_inst\|atax_function_wrapper:atax_internal\|atax_function:theatax_function\|atax_bb_B5:thebb_atax_B5\|atax_bb_B5_stall_region:thebb_atax_B5_stall_region\|atax_i_llvm_fpga_push_i1_memdep_phi3_pop1355_push34_0:thei_llvm_fpga_push_i1_memdep_phi3_pop1355_push34_atax32\"" {  } { { "db/ip/atax/submodules/atax_bb_b5_stall_region.sv" "thei_llvm_fpga_push_i1_memdep_phi3_pop1355_push34_atax32" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/atax/test-fpga.prj/quartus/db/ip/atax/submodules/atax_bb_b5_stall_region.sv" 5642 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686672386220 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "acl_push atax:atax_inst\|atax_internal:atax_internal_inst\|atax_function_wrapper:atax_internal\|atax_function:theatax_function\|atax_bb_B5:thebb_atax_B5\|atax_bb_B5_stall_region:thebb_atax_B5_stall_region\|atax_i_llvm_fpga_push_i1_memdep_phi3_pop1355_push34_0:thei_llvm_fpga_push_i1_memdep_phi3_pop1355_push34_atax32\|acl_push:thei_llvm_fpga_push_i1_memdep_phi3_pop1355_push34_atax1 " "Elaborating entity \"acl_push\" for hierarchy \"atax:atax_inst\|atax_internal:atax_internal_inst\|atax_function_wrapper:atax_internal\|atax_function:theatax_function\|atax_bb_B5:thebb_atax_B5\|atax_bb_B5_stall_region:thebb_atax_B5_stall_region\|atax_i_llvm_fpga_push_i1_memdep_phi3_pop1355_push34_0:thei_llvm_fpga_push_i1_memdep_phi3_pop1355_push34_atax32\|acl_push:thei_llvm_fpga_push_i1_memdep_phi3_pop1355_push34_atax1\"" {  } { { "db/ip/atax/submodules/atax_i_llvm_fpga_push_i1_memdep_phi3_pop1355_push34_0.sv" "thei_llvm_fpga_push_i1_memdep_phi3_pop1355_push34_atax1" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/atax/test-fpga.prj/quartus/db/ip/atax/submodules/atax_i_llvm_fpga_push_i1_memdep_phi3_pop1355_push34_0.sv" 123 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686672386231 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "acl_data_fifo atax:atax_inst\|atax_internal:atax_internal_inst\|atax_function_wrapper:atax_internal\|atax_function:theatax_function\|atax_bb_B5:thebb_atax_B5\|atax_bb_B5_stall_region:thebb_atax_B5_stall_region\|atax_i_llvm_fpga_push_i1_memdep_phi3_pop1355_push34_0:thei_llvm_fpga_push_i1_memdep_phi3_pop1355_push34_atax32\|acl_push:thei_llvm_fpga_push_i1_memdep_phi3_pop1355_push34_atax1\|acl_data_fifo:fifo " "Elaborating entity \"acl_data_fifo\" for hierarchy \"atax:atax_inst\|atax_internal:atax_internal_inst\|atax_function_wrapper:atax_internal\|atax_function:theatax_function\|atax_bb_B5:thebb_atax_B5\|atax_bb_B5_stall_region:thebb_atax_B5_stall_region\|atax_i_llvm_fpga_push_i1_memdep_phi3_pop1355_push34_0:thei_llvm_fpga_push_i1_memdep_phi3_pop1355_push34_atax32\|acl_push:thei_llvm_fpga_push_i1_memdep_phi3_pop1355_push34_atax1\|acl_data_fifo:fifo\"" {  } { { "db/ip/atax/submodules/acl_push.v" "fifo" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/atax/test-fpga.prj/quartus/db/ip/atax/submodules/acl_push.v" 288 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686672386242 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "acl_data_fifo atax:atax_inst\|atax_internal:atax_internal_inst\|atax_function_wrapper:atax_internal\|atax_function:theatax_function\|atax_bb_B5:thebb_atax_B5\|atax_bb_B5_stall_region:thebb_atax_B5_stall_region\|atax_i_llvm_fpga_push_i1_memdep_phi3_pop1355_push34_0:thei_llvm_fpga_push_i1_memdep_phi3_pop1355_push34_atax32\|acl_push:thei_llvm_fpga_push_i1_memdep_phi3_pop1355_push34_atax1\|acl_data_fifo:fifo\|acl_data_fifo:fifo " "Elaborating entity \"acl_data_fifo\" for hierarchy \"atax:atax_inst\|atax_internal:atax_internal_inst\|atax_function_wrapper:atax_internal\|atax_function:theatax_function\|atax_bb_B5:thebb_atax_B5\|atax_bb_B5_stall_region:thebb_atax_B5_stall_region\|atax_i_llvm_fpga_push_i1_memdep_phi3_pop1355_push34_0:thei_llvm_fpga_push_i1_memdep_phi3_pop1355_push34_atax32\|acl_push:thei_llvm_fpga_push_i1_memdep_phi3_pop1355_push34_atax1\|acl_data_fifo:fifo\|acl_data_fifo:fifo\"" {  } { { "db/ip/atax/submodules/acl_data_fifo.v" "fifo" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/atax/test-fpga.prj/quartus/db/ip/atax/submodules/acl_data_fifo.v" 546 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686672386253 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "acl_ll_ram_fifo atax:atax_inst\|atax_internal:atax_internal_inst\|atax_function_wrapper:atax_internal\|atax_function:theatax_function\|atax_bb_B5:thebb_atax_B5\|atax_bb_B5_stall_region:thebb_atax_B5_stall_region\|atax_i_llvm_fpga_push_i1_memdep_phi3_pop1355_push34_0:thei_llvm_fpga_push_i1_memdep_phi3_pop1355_push34_atax32\|acl_push:thei_llvm_fpga_push_i1_memdep_phi3_pop1355_push34_atax1\|acl_data_fifo:fifo\|acl_data_fifo:fifo\|acl_ll_ram_fifo:fifo " "Elaborating entity \"acl_ll_ram_fifo\" for hierarchy \"atax:atax_inst\|atax_internal:atax_internal_inst\|atax_function_wrapper:atax_internal\|atax_function:theatax_function\|atax_bb_B5:thebb_atax_B5\|atax_bb_B5_stall_region:thebb_atax_B5_stall_region\|atax_i_llvm_fpga_push_i1_memdep_phi3_pop1355_push34_0:thei_llvm_fpga_push_i1_memdep_phi3_pop1355_push34_atax32\|acl_push:thei_llvm_fpga_push_i1_memdep_phi3_pop1355_push34_atax1\|acl_data_fifo:fifo\|acl_data_fifo:fifo\|acl_ll_ram_fifo:fifo\"" {  } { { "db/ip/atax/submodules/acl_data_fifo.v" "fifo" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/atax/test-fpga.prj/quartus/db/ip/atax/submodules/acl_data_fifo.v" 386 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686672386264 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 acl_ll_ram_fifo.v(174) " "Verilog HDL assignment warning at acl_ll_ram_fifo.v(174): truncated value with size 32 to match size of target (1)" {  } { { "db/ip/atax/submodules/acl_ll_ram_fifo.v" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/atax/test-fpga.prj/quartus/db/ip/atax/submodules/acl_ll_ram_fifo.v" 174 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1686672386265 "|quartus_compile|atax:atax_inst|atax_internal:atax_internal_inst|atax_function_wrapper:atax_internal|atax_function:theatax_function|atax_bb_B5:thebb_atax_B5|atax_bb_B5_stall_region:thebb_atax_B5_stall_region|atax_i_llvm_fpga_push_i1_memdep_phi3_pop1355_push34_0:thei_llvm_fpga_push_i1_memdep_phi3_pop1355_push34_atax32|acl_push:thei_llvm_fpga_push_i1_memdep_phi3_pop1355_push34_atax1|acl_data_fifo:fifo|acl_data_fifo:fifo|acl_ll_ram_fifo:fifo"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "acl_data_fifo atax:atax_inst\|atax_internal:atax_internal_inst\|atax_function_wrapper:atax_internal\|atax_function:theatax_function\|atax_bb_B5:thebb_atax_B5\|atax_bb_B5_stall_region:thebb_atax_B5_stall_region\|atax_i_llvm_fpga_push_i1_memdep_phi3_pop1355_push34_0:thei_llvm_fpga_push_i1_memdep_phi3_pop1355_push34_atax32\|acl_push:thei_llvm_fpga_push_i1_memdep_phi3_pop1355_push34_atax1\|acl_data_fifo:fifo\|acl_data_fifo:fifo\|acl_ll_ram_fifo:fifo\|acl_data_fifo:ram_fifo " "Elaborating entity \"acl_data_fifo\" for hierarchy \"atax:atax_inst\|atax_internal:atax_internal_inst\|atax_function_wrapper:atax_internal\|atax_function:theatax_function\|atax_bb_B5:thebb_atax_B5\|atax_bb_B5_stall_region:thebb_atax_B5_stall_region\|atax_i_llvm_fpga_push_i1_memdep_phi3_pop1355_push34_0:thei_llvm_fpga_push_i1_memdep_phi3_pop1355_push34_atax32\|acl_push:thei_llvm_fpga_push_i1_memdep_phi3_pop1355_push34_atax1\|acl_data_fifo:fifo\|acl_data_fifo:fifo\|acl_ll_ram_fifo:fifo\|acl_data_fifo:ram_fifo\"" {  } { { "db/ip/atax/submodules/acl_ll_ram_fifo.v" "ram_fifo" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/atax/test-fpga.prj/quartus/db/ip/atax/submodules/acl_ll_ram_fifo.v" 120 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686672386275 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "acl_fifo atax:atax_inst\|atax_internal:atax_internal_inst\|atax_function_wrapper:atax_internal\|atax_function:theatax_function\|atax_bb_B5:thebb_atax_B5\|atax_bb_B5_stall_region:thebb_atax_B5_stall_region\|atax_i_llvm_fpga_push_i1_memdep_phi3_pop1355_push34_0:thei_llvm_fpga_push_i1_memdep_phi3_pop1355_push34_atax32\|acl_push:thei_llvm_fpga_push_i1_memdep_phi3_pop1355_push34_atax1\|acl_data_fifo:fifo\|acl_data_fifo:fifo\|acl_ll_ram_fifo:fifo\|acl_data_fifo:ram_fifo\|acl_fifo:fifo " "Elaborating entity \"acl_fifo\" for hierarchy \"atax:atax_inst\|atax_internal:atax_internal_inst\|atax_function_wrapper:atax_internal\|atax_function:theatax_function\|atax_bb_B5:thebb_atax_B5\|atax_bb_B5_stall_region:thebb_atax_B5_stall_region\|atax_i_llvm_fpga_push_i1_memdep_phi3_pop1355_push34_0:thei_llvm_fpga_push_i1_memdep_phi3_pop1355_push34_atax32\|acl_push:thei_llvm_fpga_push_i1_memdep_phi3_pop1355_push34_atax1\|acl_data_fifo:fifo\|acl_data_fifo:fifo\|acl_ll_ram_fifo:fifo\|acl_data_fifo:ram_fifo\|acl_fifo:fifo\"" {  } { { "db/ip/atax/submodules/acl_data_fifo.v" "fifo" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/atax/test-fpga.prj/quartus/db/ip/atax/submodules/acl_data_fifo.v" 136 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686672386285 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hld_fifo atax:atax_inst\|atax_internal:atax_internal_inst\|atax_function_wrapper:atax_internal\|atax_function:theatax_function\|atax_bb_B5:thebb_atax_B5\|atax_bb_B5_stall_region:thebb_atax_B5_stall_region\|atax_i_llvm_fpga_push_i1_memdep_phi3_pop1355_push34_0:thei_llvm_fpga_push_i1_memdep_phi3_pop1355_push34_atax32\|acl_push:thei_llvm_fpga_push_i1_memdep_phi3_pop1355_push34_atax1\|acl_data_fifo:fifo\|acl_data_fifo:fifo\|acl_ll_ram_fifo:fifo\|acl_data_fifo:ram_fifo\|acl_fifo:fifo\|hld_fifo:hld_fifo_inst " "Elaborating entity \"hld_fifo\" for hierarchy \"atax:atax_inst\|atax_internal:atax_internal_inst\|atax_function_wrapper:atax_internal\|atax_function:theatax_function\|atax_bb_B5:thebb_atax_B5\|atax_bb_B5_stall_region:thebb_atax_B5_stall_region\|atax_i_llvm_fpga_push_i1_memdep_phi3_pop1355_push34_0:thei_llvm_fpga_push_i1_memdep_phi3_pop1355_push34_atax32\|acl_push:thei_llvm_fpga_push_i1_memdep_phi3_pop1355_push34_atax1\|acl_data_fifo:fifo\|acl_data_fifo:fifo\|acl_ll_ram_fifo:fifo\|acl_data_fifo:ram_fifo\|acl_fifo:fifo\|hld_fifo:hld_fifo_inst\"" {  } { { "db/ip/atax/submodules/acl_fifo.v" "hld_fifo_inst" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/atax/test-fpga.prj/quartus/db/ip/atax/submodules/acl_fifo.v" 289 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686672386297 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 hld_fifo.sv(514) " "Verilog HDL assignment warning at hld_fifo.sv(514): truncated value with size 32 to match size of target (1)" {  } { { "db/ip/atax/submodules/hld_fifo.sv" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/atax/test-fpga.prj/quartus/db/ip/atax/submodules/hld_fifo.sv" 514 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1686672386298 "|quartus_compile|atax:atax_inst|atax_internal:atax_internal_inst|atax_function_wrapper:atax_internal|atax_function:theatax_function|atax_bb_B5:thebb_atax_B5|atax_bb_B5_stall_region:thebb_atax_B5_stall_region|atax_i_llvm_fpga_push_i1_memdep_phi3_pop1355_push34_0:thei_llvm_fpga_push_i1_memdep_phi3_pop1355_push34_atax32|acl_push:thei_llvm_fpga_push_i1_memdep_phi3_pop1355_push34_atax1|acl_data_fifo:fifo|acl_data_fifo:fifo|acl_ll_ram_fifo:fifo|acl_data_fifo:ram_fifo|acl_fifo:fifo|hld_fifo:hld_fifo_inst"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "acl_mid_speed_fifo atax:atax_inst\|atax_internal:atax_internal_inst\|atax_function_wrapper:atax_internal\|atax_function:theatax_function\|atax_bb_B5:thebb_atax_B5\|atax_bb_B5_stall_region:thebb_atax_B5_stall_region\|atax_i_llvm_fpga_push_i1_memdep_phi3_pop1355_push34_0:thei_llvm_fpga_push_i1_memdep_phi3_pop1355_push34_atax32\|acl_push:thei_llvm_fpga_push_i1_memdep_phi3_pop1355_push34_atax1\|acl_data_fifo:fifo\|acl_data_fifo:fifo\|acl_ll_ram_fifo:fifo\|acl_data_fifo:ram_fifo\|acl_fifo:fifo\|hld_fifo:hld_fifo_inst\|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst " "Elaborating entity \"acl_mid_speed_fifo\" for hierarchy \"atax:atax_inst\|atax_internal:atax_internal_inst\|atax_function_wrapper:atax_internal\|atax_function:theatax_function\|atax_bb_B5:thebb_atax_B5\|atax_bb_B5_stall_region:thebb_atax_B5_stall_region\|atax_i_llvm_fpga_push_i1_memdep_phi3_pop1355_push34_0:thei_llvm_fpga_push_i1_memdep_phi3_pop1355_push34_atax32\|acl_push:thei_llvm_fpga_push_i1_memdep_phi3_pop1355_push34_atax1\|acl_data_fifo:fifo\|acl_data_fifo:fifo\|acl_ll_ram_fifo:fifo\|acl_data_fifo:ram_fifo\|acl_fifo:fifo\|hld_fifo:hld_fifo_inst\|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst\"" {  } { { "db/ip/atax/submodules/hld_fifo.sv" "ms.acl_mid_speed_fifo_inst" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/atax/test-fpga.prj/quartus/db/ip/atax/submodules/hld_fifo.sv" 894 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686672386317 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 acl_mid_speed_fifo.sv(174) " "Verilog HDL assignment warning at acl_mid_speed_fifo.sv(174): truncated value with size 32 to match size of target (1)" {  } { { "db/ip/atax/submodules/acl_mid_speed_fifo.sv" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/atax/test-fpga.prj/quartus/db/ip/atax/submodules/acl_mid_speed_fifo.sv" 174 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1686672386318 "|quartus_compile|atax:atax_inst|atax_internal:atax_internal_inst|atax_function_wrapper:atax_internal|atax_function:theatax_function|atax_bb_B5:thebb_atax_B5|atax_bb_B5_stall_region:thebb_atax_B5_stall_region|atax_i_llvm_fpga_push_i1_memdep_phi3_pop1355_push34_0:thei_llvm_fpga_push_i1_memdep_phi3_pop1355_push34_atax32|acl_push:thei_llvm_fpga_push_i1_memdep_phi3_pop1355_push34_atax1|acl_data_fifo:fifo|acl_data_fifo:fifo|acl_ll_ram_fifo:fifo|acl_data_fifo:ram_fifo|acl_fifo:fifo|hld_fifo:hld_fifo_inst|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "acl_data_fifo atax:atax_inst\|atax_internal:atax_internal_inst\|atax_function_wrapper:atax_internal\|atax_function:theatax_function\|atax_bb_B5:thebb_atax_B5\|atax_bb_B5_stall_region:thebb_atax_B5_stall_region\|atax_i_llvm_fpga_push_i1_memdep_phi3_pop1355_push34_0:thei_llvm_fpga_push_i1_memdep_phi3_pop1355_push34_atax32\|acl_push:thei_llvm_fpga_push_i1_memdep_phi3_pop1355_push34_atax1\|acl_data_fifo:fifo\|acl_data_fifo:fifo\|acl_ll_ram_fifo:fifo\|acl_data_fifo:ll_fifo " "Elaborating entity \"acl_data_fifo\" for hierarchy \"atax:atax_inst\|atax_internal:atax_internal_inst\|atax_function_wrapper:atax_internal\|atax_function:theatax_function\|atax_bb_B5:thebb_atax_B5\|atax_bb_B5_stall_region:thebb_atax_B5_stall_region\|atax_i_llvm_fpga_push_i1_memdep_phi3_pop1355_push34_0:thei_llvm_fpga_push_i1_memdep_phi3_pop1355_push34_atax32\|acl_push:thei_llvm_fpga_push_i1_memdep_phi3_pop1355_push34_atax1\|acl_data_fifo:fifo\|acl_data_fifo:fifo\|acl_ll_ram_fifo:fifo\|acl_data_fifo:ll_fifo\"" {  } { { "db/ip/atax/submodules/acl_ll_ram_fifo.v" "ll_fifo" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/atax/test-fpga.prj/quartus/db/ip/atax/submodules/acl_ll_ram_fifo.v" 145 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686672386407 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 acl_data_fifo.v(164) " "Verilog HDL assignment warning at acl_data_fifo.v(164): truncated value with size 32 to match size of target (3)" {  } { { "db/ip/atax/submodules/acl_data_fifo.v" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/atax/test-fpga.prj/quartus/db/ip/atax/submodules/acl_data_fifo.v" 164 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1686672386408 "|quartus_compile|atax:atax_inst|atax_internal:atax_internal_inst|atax_function_wrapper:atax_internal|atax_function:theatax_function|atax_bb_B5:thebb_atax_B5|atax_bb_B5_stall_region:thebb_atax_B5_stall_region|atax_i_llvm_fpga_push_i1_memdep_phi3_pop1355_push34_0:thei_llvm_fpga_push_i1_memdep_phi3_pop1355_push34_atax32|acl_push:thei_llvm_fpga_push_i1_memdep_phi3_pop1355_push34_atax1|acl_data_fifo:fifo|acl_data_fifo:fifo|acl_ll_ram_fifo:fifo|acl_data_fifo:ll_fifo"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 acl_data_fifo.v(168) " "Verilog HDL assignment warning at acl_data_fifo.v(168): truncated value with size 32 to match size of target (3)" {  } { { "db/ip/atax/submodules/acl_data_fifo.v" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/atax/test-fpga.prj/quartus/db/ip/atax/submodules/acl_data_fifo.v" 168 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1686672386408 "|quartus_compile|atax:atax_inst|atax_internal:atax_internal_inst|atax_function_wrapper:atax_internal|atax_function:theatax_function|atax_bb_B5:thebb_atax_B5|atax_bb_B5_stall_region:thebb_atax_B5_stall_region|atax_i_llvm_fpga_push_i1_memdep_phi3_pop1355_push34_0:thei_llvm_fpga_push_i1_memdep_phi3_pop1355_push34_atax32|acl_push:thei_llvm_fpga_push_i1_memdep_phi3_pop1355_push34_atax1|acl_data_fifo:fifo|acl_data_fifo:fifo|acl_ll_ram_fifo:fifo|acl_data_fifo:ll_fifo"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "acl_data_fifo atax:atax_inst\|atax_internal:atax_internal_inst\|atax_function_wrapper:atax_internal\|atax_function:theatax_function\|atax_bb_B5:thebb_atax_B5\|atax_bb_B5_stall_region:thebb_atax_B5_stall_region\|atax_i_llvm_fpga_push_i1_memdep_phi3_pop1355_push34_0:thei_llvm_fpga_push_i1_memdep_phi3_pop1355_push34_atax32\|acl_push:thei_llvm_fpga_push_i1_memdep_phi3_pop1355_push34_atax1\|acl_data_fifo:fifo\|acl_data_fifo:fifo\|acl_ll_ram_fifo:fifo\|acl_data_fifo:ll_fifo\|acl_data_fifo:fifo " "Elaborating entity \"acl_data_fifo\" for hierarchy \"atax:atax_inst\|atax_internal:atax_internal_inst\|atax_function_wrapper:atax_internal\|atax_function:theatax_function\|atax_bb_B5:thebb_atax_B5\|atax_bb_B5_stall_region:thebb_atax_B5_stall_region\|atax_i_llvm_fpga_push_i1_memdep_phi3_pop1355_push34_0:thei_llvm_fpga_push_i1_memdep_phi3_pop1355_push34_atax32\|acl_push:thei_llvm_fpga_push_i1_memdep_phi3_pop1355_push34_atax1\|acl_data_fifo:fifo\|acl_data_fifo:fifo\|acl_ll_ram_fifo:fifo\|acl_data_fifo:ll_fifo\|acl_data_fifo:fifo\"" {  } { { "db/ip/atax/submodules/acl_data_fifo.v" "fifo" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/atax/test-fpga.prj/quartus/db/ip/atax/submodules/acl_data_fifo.v" 193 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686672386418 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "acl_ll_fifo atax:atax_inst\|atax_internal:atax_internal_inst\|atax_function_wrapper:atax_internal\|atax_function:theatax_function\|atax_bb_B5:thebb_atax_B5\|atax_bb_B5_stall_region:thebb_atax_B5_stall_region\|atax_i_llvm_fpga_push_i1_memdep_phi3_pop1355_push34_0:thei_llvm_fpga_push_i1_memdep_phi3_pop1355_push34_atax32\|acl_push:thei_llvm_fpga_push_i1_memdep_phi3_pop1355_push34_atax1\|acl_data_fifo:fifo\|acl_data_fifo:fifo\|acl_ll_ram_fifo:fifo\|acl_data_fifo:ll_fifo\|acl_data_fifo:fifo\|acl_ll_fifo:fifo " "Elaborating entity \"acl_ll_fifo\" for hierarchy \"atax:atax_inst\|atax_internal:atax_internal_inst\|atax_function_wrapper:atax_internal\|atax_function:theatax_function\|atax_bb_B5:thebb_atax_B5\|atax_bb_B5_stall_region:thebb_atax_B5_stall_region\|atax_i_llvm_fpga_push_i1_memdep_phi3_pop1355_push34_0:thei_llvm_fpga_push_i1_memdep_phi3_pop1355_push34_atax32\|acl_push:thei_llvm_fpga_push_i1_memdep_phi3_pop1355_push34_atax1\|acl_data_fifo:fifo\|acl_data_fifo:fifo\|acl_ll_ram_fifo:fifo\|acl_data_fifo:ll_fifo\|acl_data_fifo:fifo\|acl_ll_fifo:fifo\"" {  } { { "db/ip/atax/submodules/acl_data_fifo.v" "fifo" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/atax/test-fpga.prj/quartus/db/ip/atax/submodules/acl_data_fifo.v" 358 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686672386431 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "atax_i_llvm_fpga_push_i1_memdep_phi3_pop1355_push34_32_reg atax:atax_inst\|atax_internal:atax_internal_inst\|atax_function_wrapper:atax_internal\|atax_function:theatax_function\|atax_bb_B5:thebb_atax_B5\|atax_bb_B5_stall_region:thebb_atax_B5_stall_region\|atax_i_llvm_fpga_push_i1_memdep_phi3_pop1355_push34_0:thei_llvm_fpga_push_i1_memdep_phi3_pop1355_push34_atax32\|atax_i_llvm_fpga_push_i1_memdep_phi3_pop1355_push34_32_reg:thei_llvm_fpga_push_i1_memdep_phi3_pop1355_push34_atax32_reg " "Elaborating entity \"atax_i_llvm_fpga_push_i1_memdep_phi3_pop1355_push34_32_reg\" for hierarchy \"atax:atax_inst\|atax_internal:atax_internal_inst\|atax_function_wrapper:atax_internal\|atax_function:theatax_function\|atax_bb_B5:thebb_atax_B5\|atax_bb_B5_stall_region:thebb_atax_B5_stall_region\|atax_i_llvm_fpga_push_i1_memdep_phi3_pop1355_push34_0:thei_llvm_fpga_push_i1_memdep_phi3_pop1355_push34_atax32\|atax_i_llvm_fpga_push_i1_memdep_phi3_pop1355_push34_32_reg:thei_llvm_fpga_push_i1_memdep_phi3_pop1355_push34_atax32_reg\"" {  } { { "db/ip/atax/submodules/atax_i_llvm_fpga_push_i1_memdep_phi3_pop1355_push34_0.sv" "thei_llvm_fpga_push_i1_memdep_phi3_pop1355_push34_atax32_reg" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/atax/test-fpga.prj/quartus/db/ip/atax/submodules/atax_i_llvm_fpga_push_i1_memdep_phi3_pop1355_push34_0.sv" 143 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686672386481 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "atax_i_llvm_fpga_pop_i1_memdep_phi3_pop1355_pop34_0 atax:atax_inst\|atax_internal:atax_internal_inst\|atax_function_wrapper:atax_internal\|atax_function:theatax_function\|atax_bb_B5:thebb_atax_B5\|atax_bb_B5_stall_region:thebb_atax_B5_stall_region\|atax_i_llvm_fpga_pop_i1_memdep_phi3_pop1355_pop34_0:thei_llvm_fpga_pop_i1_memdep_phi3_pop1355_pop34_atax31 " "Elaborating entity \"atax_i_llvm_fpga_pop_i1_memdep_phi3_pop1355_pop34_0\" for hierarchy \"atax:atax_inst\|atax_internal:atax_internal_inst\|atax_function_wrapper:atax_internal\|atax_function:theatax_function\|atax_bb_B5:thebb_atax_B5\|atax_bb_B5_stall_region:thebb_atax_B5_stall_region\|atax_i_llvm_fpga_pop_i1_memdep_phi3_pop1355_pop34_0:thei_llvm_fpga_pop_i1_memdep_phi3_pop1355_pop34_atax31\"" {  } { { "db/ip/atax/submodules/atax_bb_b5_stall_region.sv" "thei_llvm_fpga_pop_i1_memdep_phi3_pop1355_pop34_atax31" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/atax/test-fpga.prj/quartus/db/ip/atax/submodules/atax_bb_b5_stall_region.sv" 5664 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686672386492 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "atax_i_llvm_fpga_pop_i1_memdep_phi3_pop1355_pop34_31_reg atax:atax_inst\|atax_internal:atax_internal_inst\|atax_function_wrapper:atax_internal\|atax_function:theatax_function\|atax_bb_B5:thebb_atax_B5\|atax_bb_B5_stall_region:thebb_atax_B5_stall_region\|atax_i_llvm_fpga_pop_i1_memdep_phi3_pop1355_pop34_0:thei_llvm_fpga_pop_i1_memdep_phi3_pop1355_pop34_atax31\|atax_i_llvm_fpga_pop_i1_memdep_phi3_pop1355_pop34_31_reg:thei_llvm_fpga_pop_i1_memdep_phi3_pop1355_pop34_atax31_reg " "Elaborating entity \"atax_i_llvm_fpga_pop_i1_memdep_phi3_pop1355_pop34_31_reg\" for hierarchy \"atax:atax_inst\|atax_internal:atax_internal_inst\|atax_function_wrapper:atax_internal\|atax_function:theatax_function\|atax_bb_B5:thebb_atax_B5\|atax_bb_B5_stall_region:thebb_atax_B5_stall_region\|atax_i_llvm_fpga_pop_i1_memdep_phi3_pop1355_pop34_0:thei_llvm_fpga_pop_i1_memdep_phi3_pop1355_pop34_atax31\|atax_i_llvm_fpga_pop_i1_memdep_phi3_pop1355_pop34_31_reg:thei_llvm_fpga_pop_i1_memdep_phi3_pop1355_pop34_atax31_reg\"" {  } { { "db/ip/atax/submodules/atax_i_llvm_fpga_pop_i1_memdep_phi3_pop1355_pop34_0.sv" "thei_llvm_fpga_pop_i1_memdep_phi3_pop1355_pop34_atax31_reg" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/atax/test-fpga.prj/quartus/db/ip/atax/submodules/atax_i_llvm_fpga_pop_i1_memdep_phi3_pop1355_pop34_0.sv" 136 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686672386505 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "atax_i_llvm_fpga_push_i1_memdep_phi3_or57_push36_0 atax:atax_inst\|atax_internal:atax_internal_inst\|atax_function_wrapper:atax_internal\|atax_function:theatax_function\|atax_bb_B5:thebb_atax_B5\|atax_bb_B5_stall_region:thebb_atax_B5_stall_region\|atax_i_llvm_fpga_push_i1_memdep_phi3_or57_push36_0:thei_llvm_fpga_push_i1_memdep_phi3_or57_push36_atax15 " "Elaborating entity \"atax_i_llvm_fpga_push_i1_memdep_phi3_or57_push36_0\" for hierarchy \"atax:atax_inst\|atax_internal:atax_internal_inst\|atax_function_wrapper:atax_internal\|atax_function:theatax_function\|atax_bb_B5:thebb_atax_B5\|atax_bb_B5_stall_region:thebb_atax_B5_stall_region\|atax_i_llvm_fpga_push_i1_memdep_phi3_or57_push36_0:thei_llvm_fpga_push_i1_memdep_phi3_or57_push36_atax15\"" {  } { { "db/ip/atax/submodules/atax_bb_b5_stall_region.sv" "thei_llvm_fpga_push_i1_memdep_phi3_or57_push36_atax15" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/atax/test-fpga.prj/quartus/db/ip/atax/submodules/atax_bb_b5_stall_region.sv" 5698 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686672386513 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "atax_i_llvm_fpga_push_i1_memdep_phi3_or57_push36_15_reg atax:atax_inst\|atax_internal:atax_internal_inst\|atax_function_wrapper:atax_internal\|atax_function:theatax_function\|atax_bb_B5:thebb_atax_B5\|atax_bb_B5_stall_region:thebb_atax_B5_stall_region\|atax_i_llvm_fpga_push_i1_memdep_phi3_or57_push36_0:thei_llvm_fpga_push_i1_memdep_phi3_or57_push36_atax15\|atax_i_llvm_fpga_push_i1_memdep_phi3_or57_push36_15_reg:thei_llvm_fpga_push_i1_memdep_phi3_or57_push36_atax15_reg " "Elaborating entity \"atax_i_llvm_fpga_push_i1_memdep_phi3_or57_push36_15_reg\" for hierarchy \"atax:atax_inst\|atax_internal:atax_internal_inst\|atax_function_wrapper:atax_internal\|atax_function:theatax_function\|atax_bb_B5:thebb_atax_B5\|atax_bb_B5_stall_region:thebb_atax_B5_stall_region\|atax_i_llvm_fpga_push_i1_memdep_phi3_or57_push36_0:thei_llvm_fpga_push_i1_memdep_phi3_or57_push36_atax15\|atax_i_llvm_fpga_push_i1_memdep_phi3_or57_push36_15_reg:thei_llvm_fpga_push_i1_memdep_phi3_or57_push36_atax15_reg\"" {  } { { "db/ip/atax/submodules/atax_i_llvm_fpga_push_i1_memdep_phi3_or57_push36_0.sv" "thei_llvm_fpga_push_i1_memdep_phi3_or57_push36_atax15_reg" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/atax/test-fpga.prj/quartus/db/ip/atax/submodules/atax_i_llvm_fpga_push_i1_memdep_phi3_or57_push36_0.sv" 143 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686672386660 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "atax_i_llvm_fpga_pop_i1_memdep_phi3_or57_pop36_0 atax:atax_inst\|atax_internal:atax_internal_inst\|atax_function_wrapper:atax_internal\|atax_function:theatax_function\|atax_bb_B5:thebb_atax_B5\|atax_bb_B5_stall_region:thebb_atax_B5_stall_region\|atax_i_llvm_fpga_pop_i1_memdep_phi3_or57_pop36_0:thei_llvm_fpga_pop_i1_memdep_phi3_or57_pop36_atax14 " "Elaborating entity \"atax_i_llvm_fpga_pop_i1_memdep_phi3_or57_pop36_0\" for hierarchy \"atax:atax_inst\|atax_internal:atax_internal_inst\|atax_function_wrapper:atax_internal\|atax_function:theatax_function\|atax_bb_B5:thebb_atax_B5\|atax_bb_B5_stall_region:thebb_atax_B5_stall_region\|atax_i_llvm_fpga_pop_i1_memdep_phi3_or57_pop36_0:thei_llvm_fpga_pop_i1_memdep_phi3_or57_pop36_atax14\"" {  } { { "db/ip/atax/submodules/atax_bb_b5_stall_region.sv" "thei_llvm_fpga_pop_i1_memdep_phi3_or57_pop36_atax14" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/atax/test-fpga.prj/quartus/db/ip/atax/submodules/atax_bb_b5_stall_region.sv" 5720 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686672386670 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "atax_i_llvm_fpga_pop_i1_memdep_phi3_or57_pop36_14_reg atax:atax_inst\|atax_internal:atax_internal_inst\|atax_function_wrapper:atax_internal\|atax_function:theatax_function\|atax_bb_B5:thebb_atax_B5\|atax_bb_B5_stall_region:thebb_atax_B5_stall_region\|atax_i_llvm_fpga_pop_i1_memdep_phi3_or57_pop36_0:thei_llvm_fpga_pop_i1_memdep_phi3_or57_pop36_atax14\|atax_i_llvm_fpga_pop_i1_memdep_phi3_or57_pop36_14_reg:thei_llvm_fpga_pop_i1_memdep_phi3_or57_pop36_atax14_reg " "Elaborating entity \"atax_i_llvm_fpga_pop_i1_memdep_phi3_or57_pop36_14_reg\" for hierarchy \"atax:atax_inst\|atax_internal:atax_internal_inst\|atax_function_wrapper:atax_internal\|atax_function:theatax_function\|atax_bb_B5:thebb_atax_B5\|atax_bb_B5_stall_region:thebb_atax_B5_stall_region\|atax_i_llvm_fpga_pop_i1_memdep_phi3_or57_pop36_0:thei_llvm_fpga_pop_i1_memdep_phi3_or57_pop36_atax14\|atax_i_llvm_fpga_pop_i1_memdep_phi3_or57_pop36_14_reg:thei_llvm_fpga_pop_i1_memdep_phi3_or57_pop36_atax14_reg\"" {  } { { "db/ip/atax/submodules/atax_i_llvm_fpga_pop_i1_memdep_phi3_or57_pop36_0.sv" "thei_llvm_fpga_pop_i1_memdep_phi3_or57_pop36_atax14_reg" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/atax/test-fpga.prj/quartus/db/ip/atax/submodules/atax_i_llvm_fpga_pop_i1_memdep_phi3_or57_pop36_0.sv" 136 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686672386683 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "acl_valid_fifo_counter atax:atax_inst\|atax_internal:atax_internal_inst\|atax_function_wrapper:atax_internal\|atax_function:theatax_function\|atax_bb_B5:thebb_atax_B5\|atax_bb_B5_stall_region:thebb_atax_B5_stall_region\|acl_valid_fifo_counter:thebubble_out_atax_B5_merge_reg_aunroll_x_1_reg " "Elaborating entity \"acl_valid_fifo_counter\" for hierarchy \"atax:atax_inst\|atax_internal:atax_internal_inst\|atax_function_wrapper:atax_internal\|atax_function:theatax_function\|atax_bb_B5:thebb_atax_B5\|atax_bb_B5_stall_region:thebb_atax_B5_stall_region\|acl_valid_fifo_counter:thebubble_out_atax_B5_merge_reg_aunroll_x_1_reg\"" {  } { { "db/ip/atax/submodules/atax_bb_b5_stall_region.sv" "thebubble_out_atax_B5_merge_reg_aunroll_x_1_reg" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/atax/test-fpga.prj/quartus/db/ip/atax/submodules/atax_bb_b5_stall_region.sv" 5741 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686672386692 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 acl_valid_fifo_counter.v(172) " "Verilog HDL assignment warning at acl_valid_fifo_counter.v(172): truncated value with size 32 to match size of target (1)" {  } { { "db/ip/atax/submodules/acl_valid_fifo_counter.v" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/atax/test-fpga.prj/quartus/db/ip/atax/submodules/acl_valid_fifo_counter.v" 172 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1686672386695 "|quartus_compile|atax:atax_inst|atax_internal:atax_internal_inst|atax_function_wrapper:atax_internal|atax_function:theatax_function|atax_bb_B5:thebb_atax_B5|atax_bb_B5_stall_region:thebb_atax_B5_stall_region|acl_valid_fifo_counter:thebubble_out_atax_B5_merge_reg_aunroll_x_1_reg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 2 acl_valid_fifo_counter.v(176) " "Verilog HDL assignment warning at acl_valid_fifo_counter.v(176): truncated value with size 32 to match size of target (2)" {  } { { "db/ip/atax/submodules/acl_valid_fifo_counter.v" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/atax/test-fpga.prj/quartus/db/ip/atax/submodules/acl_valid_fifo_counter.v" 176 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1686672386695 "|quartus_compile|atax:atax_inst|atax_internal:atax_internal_inst|atax_function_wrapper:atax_internal|atax_function:theatax_function|atax_bb_B5:thebb_atax_B5|atax_bb_B5_stall_region:thebb_atax_B5_stall_region|acl_valid_fifo_counter:thebubble_out_atax_B5_merge_reg_aunroll_x_1_reg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 acl_valid_fifo_counter.v(254) " "Verilog HDL assignment warning at acl_valid_fifo_counter.v(254): truncated value with size 32 to match size of target (1)" {  } { { "db/ip/atax/submodules/acl_valid_fifo_counter.v" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/atax/test-fpga.prj/quartus/db/ip/atax/submodules/acl_valid_fifo_counter.v" 254 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1686672386696 "|quartus_compile|atax:atax_inst|atax_internal:atax_internal_inst|atax_function_wrapper:atax_internal|atax_function:theatax_function|atax_bb_B5:thebb_atax_B5|atax_bb_B5_stall_region:thebb_atax_B5_stall_region|acl_valid_fifo_counter:thebubble_out_atax_B5_merge_reg_aunroll_x_1_reg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 2 acl_valid_fifo_counter.v(256) " "Verilog HDL assignment warning at acl_valid_fifo_counter.v(256): truncated value with size 32 to match size of target (2)" {  } { { "db/ip/atax/submodules/acl_valid_fifo_counter.v" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/atax/test-fpga.prj/quartus/db/ip/atax/submodules/acl_valid_fifo_counter.v" 256 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1686672386696 "|quartus_compile|atax:atax_inst|atax_internal:atax_internal_inst|atax_function_wrapper:atax_internal|atax_function:theatax_function|atax_bb_B5:thebb_atax_B5|atax_bb_B5_stall_region:thebb_atax_B5_stall_region|acl_valid_fifo_counter:thebubble_out_atax_B5_merge_reg_aunroll_x_1_reg"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "cnt_upper_all_zeros acl_valid_fifo_counter.v(165) " "Verilog HDL Always Construct warning at acl_valid_fifo_counter.v(165): inferring latch(es) for variable \"cnt_upper_all_zeros\", which holds its previous value in one or more paths through the always construct" {  } { { "db/ip/atax/submodules/acl_valid_fifo_counter.v" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/atax/test-fpga.prj/quartus/db/ip/atax/submodules/acl_valid_fifo_counter.v" 165 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1686672386696 "|quartus_compile|atax:atax_inst|atax_internal:atax_internal_inst|atax_function_wrapper:atax_internal|atax_function:theatax_function|atax_bb_B5:thebb_atax_B5|atax_bb_B5_stall_region:thebb_atax_B5_stall_region|acl_valid_fifo_counter:thebubble_out_atax_B5_merge_reg_aunroll_x_1_reg"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "inv_cnt_upper_all_zeros acl_valid_fifo_counter.v(165) " "Verilog HDL Always Construct warning at acl_valid_fifo_counter.v(165): inferring latch(es) for variable \"inv_cnt_upper_all_zeros\", which holds its previous value in one or more paths through the always construct" {  } { { "db/ip/atax/submodules/acl_valid_fifo_counter.v" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/atax/test-fpga.prj/quartus/db/ip/atax/submodules/acl_valid_fifo_counter.v" 165 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1686672386696 "|quartus_compile|atax:atax_inst|atax_internal:atax_internal_inst|atax_function_wrapper:atax_internal|atax_function:theatax_function|atax_bb_B5:thebb_atax_B5|atax_bb_B5_stall_region:thebb_atax_B5_stall_region|acl_valid_fifo_counter:thebubble_out_atax_B5_merge_reg_aunroll_x_1_reg"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "cnt_all_ones acl_valid_fifo_counter.v(165) " "Verilog HDL Always Construct warning at acl_valid_fifo_counter.v(165): inferring latch(es) for variable \"cnt_all_ones\", which holds its previous value in one or more paths through the always construct" {  } { { "db/ip/atax/submodules/acl_valid_fifo_counter.v" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/atax/test-fpga.prj/quartus/db/ip/atax/submodules/acl_valid_fifo_counter.v" 165 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1686672386696 "|quartus_compile|atax:atax_inst|atax_internal:atax_internal_inst|atax_function_wrapper:atax_internal|atax_function:theatax_function|atax_bb_B5:thebb_atax_B5|atax_bb_B5_stall_region:thebb_atax_B5_stall_region|acl_valid_fifo_counter:thebubble_out_atax_B5_merge_reg_aunroll_x_1_reg"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "acl_data_fifo atax:atax_inst\|atax_internal:atax_internal_inst\|atax_function_wrapper:atax_internal\|atax_function:theatax_function\|atax_bb_B5:thebb_atax_B5\|atax_bb_B5_stall_region:thebb_atax_B5_stall_region\|acl_data_fifo:thecoalesced_delay_1_fifo " "Elaborating entity \"acl_data_fifo\" for hierarchy \"atax:atax_inst\|atax_internal:atax_internal_inst\|atax_function_wrapper:atax_internal\|atax_function:theatax_function\|atax_bb_B5:thebb_atax_B5\|atax_bb_B5_stall_region:thebb_atax_B5_stall_region\|acl_data_fifo:thecoalesced_delay_1_fifo\"" {  } { { "db/ip/atax/submodules/atax_bb_b5_stall_region.sv" "thecoalesced_delay_1_fifo" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/atax/test-fpga.prj/quartus/db/ip/atax/submodules/atax_bb_b5_stall_region.sv" 5841 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686672386706 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "acl_fifo atax:atax_inst\|atax_internal:atax_internal_inst\|atax_function_wrapper:atax_internal\|atax_function:theatax_function\|atax_bb_B5:thebb_atax_B5\|atax_bb_B5_stall_region:thebb_atax_B5_stall_region\|acl_data_fifo:thecoalesced_delay_1_fifo\|acl_fifo:fifo " "Elaborating entity \"acl_fifo\" for hierarchy \"atax:atax_inst\|atax_internal:atax_internal_inst\|atax_function_wrapper:atax_internal\|atax_function:theatax_function\|atax_bb_B5:thebb_atax_B5\|atax_bb_B5_stall_region:thebb_atax_B5_stall_region\|acl_data_fifo:thecoalesced_delay_1_fifo\|acl_fifo:fifo\"" {  } { { "db/ip/atax/submodules/acl_data_fifo.v" "fifo" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/atax/test-fpga.prj/quartus/db/ip/atax/submodules/acl_data_fifo.v" 136 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686672386721 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hld_fifo atax:atax_inst\|atax_internal:atax_internal_inst\|atax_function_wrapper:atax_internal\|atax_function:theatax_function\|atax_bb_B5:thebb_atax_B5\|atax_bb_B5_stall_region:thebb_atax_B5_stall_region\|acl_data_fifo:thecoalesced_delay_1_fifo\|acl_fifo:fifo\|hld_fifo:hld_fifo_inst " "Elaborating entity \"hld_fifo\" for hierarchy \"atax:atax_inst\|atax_internal:atax_internal_inst\|atax_function_wrapper:atax_internal\|atax_function:theatax_function\|atax_bb_B5:thebb_atax_B5\|atax_bb_B5_stall_region:thebb_atax_B5_stall_region\|acl_data_fifo:thecoalesced_delay_1_fifo\|acl_fifo:fifo\|hld_fifo:hld_fifo_inst\"" {  } { { "db/ip/atax/submodules/acl_fifo.v" "hld_fifo_inst" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/atax/test-fpga.prj/quartus/db/ip/atax/submodules/acl_fifo.v" 289 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686672386735 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 hld_fifo.sv(514) " "Verilog HDL assignment warning at hld_fifo.sv(514): truncated value with size 32 to match size of target (1)" {  } { { "db/ip/atax/submodules/hld_fifo.sv" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/atax/test-fpga.prj/quartus/db/ip/atax/submodules/hld_fifo.sv" 514 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1686672386736 "|quartus_compile|atax:atax_inst|atax_internal:atax_internal_inst|atax_function_wrapper:atax_internal|atax_function:theatax_function|atax_bb_B5:thebb_atax_B5|atax_bb_B5_stall_region:thebb_atax_B5_stall_region|acl_data_fifo:thecoalesced_delay_1_fifo|acl_fifo:fifo|hld_fifo:hld_fifo_inst"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "acl_mid_speed_fifo atax:atax_inst\|atax_internal:atax_internal_inst\|atax_function_wrapper:atax_internal\|atax_function:theatax_function\|atax_bb_B5:thebb_atax_B5\|atax_bb_B5_stall_region:thebb_atax_B5_stall_region\|acl_data_fifo:thecoalesced_delay_1_fifo\|acl_fifo:fifo\|hld_fifo:hld_fifo_inst\|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst " "Elaborating entity \"acl_mid_speed_fifo\" for hierarchy \"atax:atax_inst\|atax_internal:atax_internal_inst\|atax_function_wrapper:atax_internal\|atax_function:theatax_function\|atax_bb_B5:thebb_atax_B5\|atax_bb_B5_stall_region:thebb_atax_B5_stall_region\|acl_data_fifo:thecoalesced_delay_1_fifo\|acl_fifo:fifo\|hld_fifo:hld_fifo_inst\|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst\"" {  } { { "db/ip/atax/submodules/hld_fifo.sv" "ms.acl_mid_speed_fifo_inst" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/atax/test-fpga.prj/quartus/db/ip/atax/submodules/hld_fifo.sv" 894 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686672386748 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 acl_mid_speed_fifo.sv(174) " "Verilog HDL assignment warning at acl_mid_speed_fifo.sv(174): truncated value with size 32 to match size of target (1)" {  } { { "db/ip/atax/submodules/acl_mid_speed_fifo.sv" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/atax/test-fpga.prj/quartus/db/ip/atax/submodules/acl_mid_speed_fifo.sv" 174 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1686672386748 "|quartus_compile|atax:atax_inst|atax_internal:atax_internal_inst|atax_function_wrapper:atax_internal|atax_function:theatax_function|atax_bb_B5:thebb_atax_B5|atax_bb_B5_stall_region:thebb_atax_B5_stall_region|acl_data_fifo:thecoalesced_delay_1_fifo|acl_fifo:fifo|hld_fifo:hld_fifo_inst|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst"}
{ "Warning" "WCBX_ALTSYNCRAM_ALTSYNCRAM_MRAM_UNAVAILABLE" "" "Device family Cyclone V does not have M20K blocks -- using available memory blocks" {  } { { "db/ip/atax/submodules/acl_mid_speed_fifo.sv" "gen_ram.gen_m20k.altera_syncram" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/atax/test-fpga.prj/quartus/db/ip/atax/submodules/acl_mid_speed_fifo.sv" 497 0 0 } }  } 0 272007 "Warning message" 0 0 "Analysis & Synthesis" 0 -1 1686672386836 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_syncram atax:atax_inst\|atax_internal:atax_internal_inst\|atax_function_wrapper:atax_internal\|atax_function:theatax_function\|atax_bb_B5:thebb_atax_B5\|atax_bb_B5_stall_region:thebb_atax_B5_stall_region\|acl_data_fifo:thecoalesced_delay_1_fifo\|acl_fifo:fifo\|hld_fifo:hld_fifo_inst\|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst\|altera_syncram:gen_ram.gen_m20k.altera_syncram " "Elaborating entity \"altera_syncram\" for hierarchy \"atax:atax_inst\|atax_internal:atax_internal_inst\|atax_function_wrapper:atax_internal\|atax_function:theatax_function\|atax_bb_B5:thebb_atax_B5\|atax_bb_B5_stall_region:thebb_atax_B5_stall_region\|acl_data_fifo:thecoalesced_delay_1_fifo\|acl_fifo:fifo\|hld_fifo:hld_fifo_inst\|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst\|altera_syncram:gen_ram.gen_m20k.altera_syncram\"" {  } { { "db/ip/atax/submodules/acl_mid_speed_fifo.sv" "gen_ram.gen_m20k.altera_syncram" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/atax/test-fpga.prj/quartus/db/ip/atax/submodules/acl_mid_speed_fifo.sv" 497 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686672386848 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "atax:atax_inst\|atax_internal:atax_internal_inst\|atax_function_wrapper:atax_internal\|atax_function:theatax_function\|atax_bb_B5:thebb_atax_B5\|atax_bb_B5_stall_region:thebb_atax_B5_stall_region\|acl_data_fifo:thecoalesced_delay_1_fifo\|acl_fifo:fifo\|hld_fifo:hld_fifo_inst\|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst\|altera_syncram:gen_ram.gen_m20k.altera_syncram " "Elaborated megafunction instantiation \"atax:atax_inst\|atax_internal:atax_internal_inst\|atax_function_wrapper:atax_internal\|atax_function:theatax_function\|atax_bb_B5:thebb_atax_B5\|atax_bb_B5_stall_region:thebb_atax_B5_stall_region\|acl_data_fifo:thecoalesced_delay_1_fifo\|acl_fifo:fifo\|hld_fifo:hld_fifo_inst\|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst\|altera_syncram:gen_ram.gen_m20k.altera_syncram\"" {  } { { "db/ip/atax/submodules/acl_mid_speed_fifo.sv" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/atax/test-fpga.prj/quartus/db/ip/atax/submodules/acl_mid_speed_fifo.sv" 497 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686672386855 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "atax:atax_inst\|atax_internal:atax_internal_inst\|atax_function_wrapper:atax_internal\|atax_function:theatax_function\|atax_bb_B5:thebb_atax_B5\|atax_bb_B5_stall_region:thebb_atax_B5_stall_region\|acl_data_fifo:thecoalesced_delay_1_fifo\|acl_fifo:fifo\|hld_fifo:hld_fifo_inst\|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst\|altera_syncram:gen_ram.gen_m20k.altera_syncram " "Instantiated megafunction \"atax:atax_inst\|atax_internal:atax_internal_inst\|atax_function_wrapper:atax_internal\|atax_function:theatax_function\|atax_bb_B5:thebb_atax_B5\|atax_bb_B5_stall_region:thebb_atax_B5_stall_region\|acl_data_fifo:thecoalesced_delay_1_fifo\|acl_fifo:fifo\|hld_fifo:hld_fifo_inst\|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst\|altera_syncram:gen_ram.gen_m20k.altera_syncram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 128 " "Parameter \"numwords_a\" = \"128\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1686672386855 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 128 " "Parameter \"numwords_b\" = \"128\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1686672386855 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_b CLEAR1 " "Parameter \"address_aclr_b\" = \"CLEAR1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1686672386855 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK1 " "Parameter \"address_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1686672386855 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1686672386855 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_b BYPASS " "Parameter \"clock_enable_input_b\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1686672386855 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_b NORMAL " "Parameter \"clock_enable_output_b\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1686672386855 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "enable_ecc FALSE " "Parameter \"enable_ecc\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1686672386855 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Stratix 10 " "Parameter \"intended_device_family\" = \"Stratix 10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1686672386855 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altera_syncram " "Parameter \"lpm_type\" = \"altera_syncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1686672386855 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode DUAL_PORT " "Parameter \"operation_mode\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1686672386855 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_b NONE " "Parameter \"outdata_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1686672386855 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_sclr_b NONE " "Parameter \"outdata_sclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1686672386855 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b CLOCK1 " "Parameter \"outdata_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1686672386855 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_uninitialized TRUE " "Parameter \"power_up_uninitialized\" = \"TRUE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1686672386855 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type M20K " "Parameter \"ram_block_type\" = \"M20K\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1686672386855 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1686672386855 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 7 " "Parameter \"widthad_a\" = \"7\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1686672386855 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 7 " "Parameter \"widthad_b\" = \"7\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1686672386855 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 66 " "Parameter \"width_a\" = \"66\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1686672386855 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 66 " "Parameter \"width_b\" = \"66\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1686672386855 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1686672386855 ""}  } { { "db/ip/atax/submodules/acl_mid_speed_fifo.sv" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/atax/test-fpga.prj/quartus/db/ip/atax/submodules/acl_mid_speed_fifo.sv" 497 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1686672386855 ""}
{ "Warning" "WTDFX_ASSERTION" "Device family Cyclone V does not have M20K blocks -- using available memory blocks " "Assertion warning: Device family Cyclone V does not have M20K blocks -- using available memory blocks" {  } { { "db/altera_syncram_u572.tdf" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/atax/test-fpga.prj/quartus/db/altera_syncram_u572.tdf" 52 2 0 } }  } 0 287001 "Assertion warning: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686672386900 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altera_syncram_u572.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altera_syncram_u572.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altera_syncram_u572 " "Found entity 1: altera_syncram_u572" {  } { { "db/altera_syncram_u572.tdf" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/atax/test-fpga.prj/quartus/db/altera_syncram_u572.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686672386900 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686672386900 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_syncram_u572 atax:atax_inst\|atax_internal:atax_internal_inst\|atax_function_wrapper:atax_internal\|atax_function:theatax_function\|atax_bb_B5:thebb_atax_B5\|atax_bb_B5_stall_region:thebb_atax_B5_stall_region\|acl_data_fifo:thecoalesced_delay_1_fifo\|acl_fifo:fifo\|hld_fifo:hld_fifo_inst\|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst\|altera_syncram:gen_ram.gen_m20k.altera_syncram\|altera_syncram_u572:auto_generated " "Elaborating entity \"altera_syncram_u572\" for hierarchy \"atax:atax_inst\|atax_internal:atax_internal_inst\|atax_function_wrapper:atax_internal\|atax_function:theatax_function\|atax_bb_B5:thebb_atax_B5\|atax_bb_B5_stall_region:thebb_atax_B5_stall_region\|acl_data_fifo:thecoalesced_delay_1_fifo\|acl_fifo:fifo\|hld_fifo:hld_fifo_inst\|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst\|altera_syncram:gen_ram.gen_m20k.altera_syncram\|altera_syncram_u572:auto_generated\"" {  } { { "altera_syncram.tdf" "auto_generated" { Text "f:/quartus/quartus/libraries/megafunctions/altera_syncram.tdf" 125 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686672386902 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_9bb4.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_9bb4.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_9bb4 " "Found entity 1: altsyncram_9bb4" {  } { { "db/altsyncram_9bb4.tdf" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/atax/test-fpga.prj/quartus/db/altsyncram_9bb4.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686672386963 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686672386963 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_9bb4 atax:atax_inst\|atax_internal:atax_internal_inst\|atax_function_wrapper:atax_internal\|atax_function:theatax_function\|atax_bb_B5:thebb_atax_B5\|atax_bb_B5_stall_region:thebb_atax_B5_stall_region\|acl_data_fifo:thecoalesced_delay_1_fifo\|acl_fifo:fifo\|hld_fifo:hld_fifo_inst\|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst\|altera_syncram:gen_ram.gen_m20k.altera_syncram\|altera_syncram_u572:auto_generated\|altsyncram_9bb4:altsyncram1 " "Elaborating entity \"altsyncram_9bb4\" for hierarchy \"atax:atax_inst\|atax_internal:atax_internal_inst\|atax_function_wrapper:atax_internal\|atax_function:theatax_function\|atax_bb_B5:thebb_atax_B5\|atax_bb_B5_stall_region:thebb_atax_B5_stall_region\|acl_data_fifo:thecoalesced_delay_1_fifo\|acl_fifo:fifo\|hld_fifo:hld_fifo_inst\|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst\|altera_syncram:gen_ram.gen_m20k.altera_syncram\|altera_syncram_u572:auto_generated\|altsyncram_9bb4:altsyncram1\"" {  } { { "db/altera_syncram_u572.tdf" "altsyncram1" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/atax/test-fpga.prj/quartus/db/altera_syncram_u572.tdf" 39 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686672386966 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "acl_tessellated_incr_decr_threshold atax:atax_inst\|atax_internal:atax_internal_inst\|atax_function_wrapper:atax_internal\|atax_function:theatax_function\|atax_bb_B5:thebb_atax_B5\|atax_bb_B5_stall_region:thebb_atax_B5_stall_region\|acl_data_fifo:thecoalesced_delay_1_fifo\|acl_fifo:fifo\|hld_fifo:hld_fifo_inst\|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst\|acl_tessellated_incr_decr_threshold:addr_match_inst " "Elaborating entity \"acl_tessellated_incr_decr_threshold\" for hierarchy \"atax:atax_inst\|atax_internal:atax_internal_inst\|atax_function_wrapper:atax_internal\|atax_function:theatax_function\|atax_bb_B5:thebb_atax_B5\|atax_bb_B5_stall_region:thebb_atax_B5_stall_region\|acl_data_fifo:thecoalesced_delay_1_fifo\|acl_fifo:fifo\|hld_fifo:hld_fifo_inst\|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst\|acl_tessellated_incr_decr_threshold:addr_match_inst\"" {  } { { "db/ip/atax/submodules/acl_mid_speed_fifo.sv" "addr_match_inst" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/atax/test-fpga.prj/quartus/db/ip/atax/submodules/acl_mid_speed_fifo.sv" 708 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686672387017 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "64 32 acl_tessellated_incr_decr_threshold.sv(107) " "Verilog HDL assignment warning at acl_tessellated_incr_decr_threshold.sv(107): truncated value with size 64 to match size of target (32)" {  } { { "db/ip/atax/submodules/acl_tessellated_incr_decr_threshold.sv" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/atax/test-fpga.prj/quartus/db/ip/atax/submodules/acl_tessellated_incr_decr_threshold.sv" 107 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1686672387018 "|quartus_compile|atax:atax_inst|atax_internal:atax_internal_inst|atax_function_wrapper:atax_internal|atax_function:theatax_function|atax_bb_B5:thebb_atax_B5|atax_bb_B5_stall_region:thebb_atax_B5_stall_region|acl_data_fifo:thecoalesced_delay_1_fifo|acl_fifo:fifo|hld_fifo:hld_fifo_inst|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|acl_tessellated_incr_decr_threshold:addr_match_inst"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "acl_tessellated_incr_decr_threshold atax:atax_inst\|atax_internal:atax_internal_inst\|atax_function_wrapper:atax_internal\|atax_function:theatax_function\|atax_bb_B5:thebb_atax_B5\|atax_bb_B5_stall_region:thebb_atax_B5_stall_region\|acl_data_fifo:thecoalesced_delay_1_fifo\|acl_fifo:fifo\|hld_fifo:hld_fifo_inst\|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst\|acl_tessellated_incr_decr_threshold:gen_real_stall_out.stall_out_inst " "Elaborating entity \"acl_tessellated_incr_decr_threshold\" for hierarchy \"atax:atax_inst\|atax_internal:atax_internal_inst\|atax_function_wrapper:atax_internal\|atax_function:theatax_function\|atax_bb_B5:thebb_atax_B5\|atax_bb_B5_stall_region:thebb_atax_B5_stall_region\|acl_data_fifo:thecoalesced_delay_1_fifo\|acl_fifo:fifo\|hld_fifo:hld_fifo_inst\|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst\|acl_tessellated_incr_decr_threshold:gen_real_stall_out.stall_out_inst\"" {  } { { "db/ip/atax/submodules/acl_mid_speed_fifo.sv" "gen_real_stall_out.stall_out_inst" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/atax/test-fpga.prj/quartus/db/ip/atax/submodules/acl_mid_speed_fifo.sv" 866 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686672387033 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "64 32 acl_tessellated_incr_decr_threshold.sv(107) " "Verilog HDL assignment warning at acl_tessellated_incr_decr_threshold.sv(107): truncated value with size 64 to match size of target (32)" {  } { { "db/ip/atax/submodules/acl_tessellated_incr_decr_threshold.sv" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/atax/test-fpga.prj/quartus/db/ip/atax/submodules/acl_tessellated_incr_decr_threshold.sv" 107 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1686672387034 "|quartus_compile|atax:atax_inst|atax_internal:atax_internal_inst|atax_function_wrapper:atax_internal|atax_function:theatax_function|atax_bb_B5:thebb_atax_B5|atax_bb_B5_stall_region:thebb_atax_B5_stall_region|acl_data_fifo:thecoalesced_delay_1_fifo|acl_fifo:fifo|hld_fifo:hld_fifo_inst|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|acl_tessellated_incr_decr_threshold:gen_real_stall_out.stall_out_inst"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "acl_tessellated_incr_decr_threshold atax:atax_inst\|atax_internal:atax_internal_inst\|atax_function_wrapper:atax_internal\|atax_function:theatax_function\|atax_bb_B5:thebb_atax_B5\|atax_bb_B5_stall_region:thebb_atax_B5_stall_region\|acl_data_fifo:thecoalesced_delay_1_fifo\|acl_fifo:fifo\|hld_fifo:hld_fifo_inst\|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst\|acl_tessellated_incr_decr_threshold:real_almost_full.almost_full_inst " "Elaborating entity \"acl_tessellated_incr_decr_threshold\" for hierarchy \"atax:atax_inst\|atax_internal:atax_internal_inst\|atax_function_wrapper:atax_internal\|atax_function:theatax_function\|atax_bb_B5:thebb_atax_B5\|atax_bb_B5_stall_region:thebb_atax_B5_stall_region\|acl_data_fifo:thecoalesced_delay_1_fifo\|acl_fifo:fifo\|hld_fifo:hld_fifo_inst\|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst\|acl_tessellated_incr_decr_threshold:real_almost_full.almost_full_inst\"" {  } { { "db/ip/atax/submodules/acl_mid_speed_fifo.sv" "real_almost_full.almost_full_inst" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/atax/test-fpga.prj/quartus/db/ip/atax/submodules/acl_mid_speed_fifo.sv" 925 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686672387051 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "64 32 acl_tessellated_incr_decr_threshold.sv(107) " "Verilog HDL assignment warning at acl_tessellated_incr_decr_threshold.sv(107): truncated value with size 64 to match size of target (32)" {  } { { "db/ip/atax/submodules/acl_tessellated_incr_decr_threshold.sv" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/atax/test-fpga.prj/quartus/db/ip/atax/submodules/acl_tessellated_incr_decr_threshold.sv" 107 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1686672387052 "|quartus_compile|atax:atax_inst|atax_internal:atax_internal_inst|atax_function_wrapper:atax_internal|atax_function:theatax_function|atax_bb_B5:thebb_atax_B5|atax_bb_B5_stall_region:thebb_atax_B5_stall_region|acl_data_fifo:thecoalesced_delay_1_fifo|acl_fifo:fifo|hld_fifo:hld_fifo_inst|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|acl_tessellated_incr_decr_threshold:real_almost_full.almost_full_inst"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "atax_i_llvm_fpga_pop_p1025i32_mptr_bitcast_index8846_pop30_0 atax:atax_inst\|atax_internal:atax_internal_inst\|atax_function_wrapper:atax_internal\|atax_function:theatax_function\|atax_bb_B5:thebb_atax_B5\|atax_bb_B5_stall_region:thebb_atax_B5_stall_region\|atax_i_llvm_fpga_pop_p1025i32_mptr_bitcast_index8846_pop30_0:thei_llvm_fpga_pop_p1025i32_mptr_bitcast_index8846_pop30_atax48 " "Elaborating entity \"atax_i_llvm_fpga_pop_p1025i32_mptr_bitcast_index8846_pop30_0\" for hierarchy \"atax:atax_inst\|atax_internal:atax_internal_inst\|atax_function_wrapper:atax_internal\|atax_function:theatax_function\|atax_bb_B5:thebb_atax_B5\|atax_bb_B5_stall_region:thebb_atax_B5_stall_region\|atax_i_llvm_fpga_pop_p1025i32_mptr_bitcast_index8846_pop30_0:thei_llvm_fpga_pop_p1025i32_mptr_bitcast_index8846_pop30_atax48\"" {  } { { "db/ip/atax/submodules/atax_bb_b5_stall_region.sv" "thei_llvm_fpga_pop_p1025i32_mptr_bitcast_index8846_pop30_atax48" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/atax/test-fpga.prj/quartus/db/ip/atax/submodules/atax_bb_b5_stall_region.sv" 5916 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686672387064 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "atax_i_llvm_fpga_pop_p1025i32_mptr_bitca0000dex8846_pop30_48_reg atax:atax_inst\|atax_internal:atax_internal_inst\|atax_function_wrapper:atax_internal\|atax_function:theatax_function\|atax_bb_B5:thebb_atax_B5\|atax_bb_B5_stall_region:thebb_atax_B5_stall_region\|atax_i_llvm_fpga_pop_p1025i32_mptr_bitcast_index8846_pop30_0:thei_llvm_fpga_pop_p1025i32_mptr_bitcast_index8846_pop30_atax48\|atax_i_llvm_fpga_pop_p1025i32_mptr_bitca0000dex8846_pop30_48_reg:thei_llvm_fpga_pop_p1025i32_mptr_bitcast_index8846_pop30_atax48_reg " "Elaborating entity \"atax_i_llvm_fpga_pop_p1025i32_mptr_bitca0000dex8846_pop30_48_reg\" for hierarchy \"atax:atax_inst\|atax_internal:atax_internal_inst\|atax_function_wrapper:atax_internal\|atax_function:theatax_function\|atax_bb_B5:thebb_atax_B5\|atax_bb_B5_stall_region:thebb_atax_B5_stall_region\|atax_i_llvm_fpga_pop_p1025i32_mptr_bitcast_index8846_pop30_0:thei_llvm_fpga_pop_p1025i32_mptr_bitcast_index8846_pop30_atax48\|atax_i_llvm_fpga_pop_p1025i32_mptr_bitca0000dex8846_pop30_48_reg:thei_llvm_fpga_pop_p1025i32_mptr_bitcast_index8846_pop30_atax48_reg\"" {  } { { "db/ip/atax/submodules/atax_i_llvm_fpga_pop_p1025i32_mptr_bitcast_index8846_pop30_0.sv" "thei_llvm_fpga_pop_p1025i32_mptr_bitcast_index8846_pop30_atax48_reg" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/atax/test-fpga.prj/quartus/db/ip/atax/submodules/atax_i_llvm_fpga_pop_p1025i32_mptr_bitcast_index8846_pop30_0.sv" 116 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686672387083 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "atax_i_llvm_fpga_push_p1025i32_mptr_bitcast_index8846_push30_0 atax:atax_inst\|atax_internal:atax_internal_inst\|atax_function_wrapper:atax_internal\|atax_function:theatax_function\|atax_bb_B5:thebb_atax_B5\|atax_bb_B5_stall_region:thebb_atax_B5_stall_region\|atax_i_llvm_fpga_push_p1025i32_mptr_bitcast_index8846_push30_0:thei_llvm_fpga_push_p1025i32_mptr_bitcast_index8846_push30_atax49 " "Elaborating entity \"atax_i_llvm_fpga_push_p1025i32_mptr_bitcast_index8846_push30_0\" for hierarchy \"atax:atax_inst\|atax_internal:atax_internal_inst\|atax_function_wrapper:atax_internal\|atax_function:theatax_function\|atax_bb_B5:thebb_atax_B5\|atax_bb_B5_stall_region:thebb_atax_B5_stall_region\|atax_i_llvm_fpga_push_p1025i32_mptr_bitcast_index8846_push30_0:thei_llvm_fpga_push_p1025i32_mptr_bitcast_index8846_push30_atax49\"" {  } { { "db/ip/atax/submodules/atax_bb_b5_stall_region.sv" "thei_llvm_fpga_push_p1025i32_mptr_bitcast_index8846_push30_atax49" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/atax/test-fpga.prj/quartus/db/ip/atax/submodules/atax_bb_b5_stall_region.sv" 5944 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686672387100 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "acl_push atax:atax_inst\|atax_internal:atax_internal_inst\|atax_function_wrapper:atax_internal\|atax_function:theatax_function\|atax_bb_B5:thebb_atax_B5\|atax_bb_B5_stall_region:thebb_atax_B5_stall_region\|atax_i_llvm_fpga_push_p1025i32_mptr_bitcast_index8846_push30_0:thei_llvm_fpga_push_p1025i32_mptr_bitcast_index8846_push30_atax49\|acl_push:thei_llvm_fpga_push_p1025i32_mptr_bitcast_index8846_push30_atax1 " "Elaborating entity \"acl_push\" for hierarchy \"atax:atax_inst\|atax_internal:atax_internal_inst\|atax_function_wrapper:atax_internal\|atax_function:theatax_function\|atax_bb_B5:thebb_atax_B5\|atax_bb_B5_stall_region:thebb_atax_B5_stall_region\|atax_i_llvm_fpga_push_p1025i32_mptr_bitcast_index8846_push30_0:thei_llvm_fpga_push_p1025i32_mptr_bitcast_index8846_push30_atax49\|acl_push:thei_llvm_fpga_push_p1025i32_mptr_bitcast_index8846_push30_atax1\"" {  } { { "db/ip/atax/submodules/atax_i_llvm_fpga_push_p1025i32_mptr_bitcast_index8846_push30_0.sv" "thei_llvm_fpga_push_p1025i32_mptr_bitcast_index8846_push30_atax1" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/atax/test-fpga.prj/quartus/db/ip/atax/submodules/atax_i_llvm_fpga_push_p1025i32_mptr_bitcast_index8846_push30_0.sv" 107 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686672387117 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "acl_data_fifo atax:atax_inst\|atax_internal:atax_internal_inst\|atax_function_wrapper:atax_internal\|atax_function:theatax_function\|atax_bb_B5:thebb_atax_B5\|atax_bb_B5_stall_region:thebb_atax_B5_stall_region\|atax_i_llvm_fpga_push_p1025i32_mptr_bitcast_index8846_push30_0:thei_llvm_fpga_push_p1025i32_mptr_bitcast_index8846_push30_atax49\|acl_push:thei_llvm_fpga_push_p1025i32_mptr_bitcast_index8846_push30_atax1\|acl_data_fifo:fifo " "Elaborating entity \"acl_data_fifo\" for hierarchy \"atax:atax_inst\|atax_internal:atax_internal_inst\|atax_function_wrapper:atax_internal\|atax_function:theatax_function\|atax_bb_B5:thebb_atax_B5\|atax_bb_B5_stall_region:thebb_atax_B5_stall_region\|atax_i_llvm_fpga_push_p1025i32_mptr_bitcast_index8846_push30_0:thei_llvm_fpga_push_p1025i32_mptr_bitcast_index8846_push30_atax49\|acl_push:thei_llvm_fpga_push_p1025i32_mptr_bitcast_index8846_push30_atax1\|acl_data_fifo:fifo\"" {  } { { "db/ip/atax/submodules/acl_push.v" "fifo" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/atax/test-fpga.prj/quartus/db/ip/atax/submodules/acl_push.v" 288 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686672387132 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "acl_fifo atax:atax_inst\|atax_internal:atax_internal_inst\|atax_function_wrapper:atax_internal\|atax_function:theatax_function\|atax_bb_B5:thebb_atax_B5\|atax_bb_B5_stall_region:thebb_atax_B5_stall_region\|atax_i_llvm_fpga_push_p1025i32_mptr_bitcast_index8846_push30_0:thei_llvm_fpga_push_p1025i32_mptr_bitcast_index8846_push30_atax49\|acl_push:thei_llvm_fpga_push_p1025i32_mptr_bitcast_index8846_push30_atax1\|acl_data_fifo:fifo\|acl_fifo:fifo " "Elaborating entity \"acl_fifo\" for hierarchy \"atax:atax_inst\|atax_internal:atax_internal_inst\|atax_function_wrapper:atax_internal\|atax_function:theatax_function\|atax_bb_B5:thebb_atax_B5\|atax_bb_B5_stall_region:thebb_atax_B5_stall_region\|atax_i_llvm_fpga_push_p1025i32_mptr_bitcast_index8846_push30_0:thei_llvm_fpga_push_p1025i32_mptr_bitcast_index8846_push30_atax49\|acl_push:thei_llvm_fpga_push_p1025i32_mptr_bitcast_index8846_push30_atax1\|acl_data_fifo:fifo\|acl_fifo:fifo\"" {  } { { "db/ip/atax/submodules/acl_data_fifo.v" "fifo" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/atax/test-fpga.prj/quartus/db/ip/atax/submodules/acl_data_fifo.v" 136 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686672387145 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hld_fifo atax:atax_inst\|atax_internal:atax_internal_inst\|atax_function_wrapper:atax_internal\|atax_function:theatax_function\|atax_bb_B5:thebb_atax_B5\|atax_bb_B5_stall_region:thebb_atax_B5_stall_region\|atax_i_llvm_fpga_push_p1025i32_mptr_bitcast_index8846_push30_0:thei_llvm_fpga_push_p1025i32_mptr_bitcast_index8846_push30_atax49\|acl_push:thei_llvm_fpga_push_p1025i32_mptr_bitcast_index8846_push30_atax1\|acl_data_fifo:fifo\|acl_fifo:fifo\|hld_fifo:hld_fifo_inst " "Elaborating entity \"hld_fifo\" for hierarchy \"atax:atax_inst\|atax_internal:atax_internal_inst\|atax_function_wrapper:atax_internal\|atax_function:theatax_function\|atax_bb_B5:thebb_atax_B5\|atax_bb_B5_stall_region:thebb_atax_B5_stall_region\|atax_i_llvm_fpga_push_p1025i32_mptr_bitcast_index8846_push30_0:thei_llvm_fpga_push_p1025i32_mptr_bitcast_index8846_push30_atax49\|acl_push:thei_llvm_fpga_push_p1025i32_mptr_bitcast_index8846_push30_atax1\|acl_data_fifo:fifo\|acl_fifo:fifo\|hld_fifo:hld_fifo_inst\"" {  } { { "db/ip/atax/submodules/acl_fifo.v" "hld_fifo_inst" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/atax/test-fpga.prj/quartus/db/ip/atax/submodules/acl_fifo.v" 289 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686672387159 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 hld_fifo.sv(514) " "Verilog HDL assignment warning at hld_fifo.sv(514): truncated value with size 32 to match size of target (1)" {  } { { "db/ip/atax/submodules/hld_fifo.sv" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/atax/test-fpga.prj/quartus/db/ip/atax/submodules/hld_fifo.sv" 514 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1686672387160 "|quartus_compile|atax:atax_inst|atax_internal:atax_internal_inst|atax_function_wrapper:atax_internal|atax_function:theatax_function|atax_bb_B5:thebb_atax_B5|atax_bb_B5_stall_region:thebb_atax_B5_stall_region|atax_i_llvm_fpga_push_p1025i32_mptr_bitcast_index8846_push30_0:thei_llvm_fpga_push_p1025i32_mptr_bitcast_index8846_push30_atax49|acl_push:thei_llvm_fpga_push_p1025i32_mptr_bitcast_index8846_push30_atax1|acl_data_fifo:fifo|acl_fifo:fifo|hld_fifo:hld_fifo_inst"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "acl_mid_speed_fifo atax:atax_inst\|atax_internal:atax_internal_inst\|atax_function_wrapper:atax_internal\|atax_function:theatax_function\|atax_bb_B5:thebb_atax_B5\|atax_bb_B5_stall_region:thebb_atax_B5_stall_region\|atax_i_llvm_fpga_push_p1025i32_mptr_bitcast_index8846_push30_0:thei_llvm_fpga_push_p1025i32_mptr_bitcast_index8846_push30_atax49\|acl_push:thei_llvm_fpga_push_p1025i32_mptr_bitcast_index8846_push30_atax1\|acl_data_fifo:fifo\|acl_fifo:fifo\|hld_fifo:hld_fifo_inst\|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst " "Elaborating entity \"acl_mid_speed_fifo\" for hierarchy \"atax:atax_inst\|atax_internal:atax_internal_inst\|atax_function_wrapper:atax_internal\|atax_function:theatax_function\|atax_bb_B5:thebb_atax_B5\|atax_bb_B5_stall_region:thebb_atax_B5_stall_region\|atax_i_llvm_fpga_push_p1025i32_mptr_bitcast_index8846_push30_0:thei_llvm_fpga_push_p1025i32_mptr_bitcast_index8846_push30_atax49\|acl_push:thei_llvm_fpga_push_p1025i32_mptr_bitcast_index8846_push30_atax1\|acl_data_fifo:fifo\|acl_fifo:fifo\|hld_fifo:hld_fifo_inst\|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst\"" {  } { { "db/ip/atax/submodules/hld_fifo.sv" "ms.acl_mid_speed_fifo_inst" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/atax/test-fpga.prj/quartus/db/ip/atax/submodules/hld_fifo.sv" 894 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686672387175 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 acl_mid_speed_fifo.sv(174) " "Verilog HDL assignment warning at acl_mid_speed_fifo.sv(174): truncated value with size 32 to match size of target (1)" {  } { { "db/ip/atax/submodules/acl_mid_speed_fifo.sv" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/atax/test-fpga.prj/quartus/db/ip/atax/submodules/acl_mid_speed_fifo.sv" 174 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1686672387176 "|quartus_compile|atax:atax_inst|atax_internal:atax_internal_inst|atax_function_wrapper:atax_internal|atax_function:theatax_function|atax_bb_B5:thebb_atax_B5|atax_bb_B5_stall_region:thebb_atax_B5_stall_region|atax_i_llvm_fpga_push_p1025i32_mptr_bitcast_index8846_push30_0:thei_llvm_fpga_push_p1025i32_mptr_bitcast_index8846_push30_atax49|acl_push:thei_llvm_fpga_push_p1025i32_mptr_bitcast_index8846_push30_atax1|acl_data_fifo:fifo|acl_fifo:fifo|hld_fifo:hld_fifo_inst|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "atax_i_llvm_fpga_push_p1025i32_mptr_bitc0000ex8846_push30_49_reg atax:atax_inst\|atax_internal:atax_internal_inst\|atax_function_wrapper:atax_internal\|atax_function:theatax_function\|atax_bb_B5:thebb_atax_B5\|atax_bb_B5_stall_region:thebb_atax_B5_stall_region\|atax_i_llvm_fpga_push_p1025i32_mptr_bitcast_index8846_push30_0:thei_llvm_fpga_push_p1025i32_mptr_bitcast_index8846_push30_atax49\|atax_i_llvm_fpga_push_p1025i32_mptr_bitc0000ex8846_push30_49_reg:thei_llvm_fpga_push_p1025i32_mptr_bitcast_index8846_push30_atax49_reg " "Elaborating entity \"atax_i_llvm_fpga_push_p1025i32_mptr_bitc0000ex8846_push30_49_reg\" for hierarchy \"atax:atax_inst\|atax_internal:atax_internal_inst\|atax_function_wrapper:atax_internal\|atax_function:theatax_function\|atax_bb_B5:thebb_atax_B5\|atax_bb_B5_stall_region:thebb_atax_B5_stall_region\|atax_i_llvm_fpga_push_p1025i32_mptr_bitcast_index8846_push30_0:thei_llvm_fpga_push_p1025i32_mptr_bitcast_index8846_push30_atax49\|atax_i_llvm_fpga_push_p1025i32_mptr_bitc0000ex8846_push30_49_reg:thei_llvm_fpga_push_p1025i32_mptr_bitcast_index8846_push30_atax49_reg\"" {  } { { "db/ip/atax/submodules/atax_i_llvm_fpga_push_p1025i32_mptr_bitcast_index8846_push30_0.sv" "thei_llvm_fpga_push_p1025i32_mptr_bitcast_index8846_push30_atax49_reg" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/atax/test-fpga.prj/quartus/db/ip/atax/submodules/atax_i_llvm_fpga_push_p1025i32_mptr_bitcast_index8846_push30_0.sv" 123 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686672387262 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "atax_i_llvm_fpga_push_i1_memdep_phi1_push27_0 atax:atax_inst\|atax_internal:atax_internal_inst\|atax_function_wrapper:atax_internal\|atax_function:theatax_function\|atax_bb_B5:thebb_atax_B5\|atax_bb_B5_stall_region:thebb_atax_B5_stall_region\|atax_i_llvm_fpga_push_i1_memdep_phi1_push27_0:thei_llvm_fpga_push_i1_memdep_phi1_push27_atax34 " "Elaborating entity \"atax_i_llvm_fpga_push_i1_memdep_phi1_push27_0\" for hierarchy \"atax:atax_inst\|atax_internal:atax_internal_inst\|atax_function_wrapper:atax_internal\|atax_function:theatax_function\|atax_bb_B5:thebb_atax_B5\|atax_bb_B5_stall_region:thebb_atax_B5_stall_region\|atax_i_llvm_fpga_push_i1_memdep_phi1_push27_0:thei_llvm_fpga_push_i1_memdep_phi1_push27_atax34\"" {  } { { "db/ip/atax/submodules/atax_bb_b5_stall_region.sv" "thei_llvm_fpga_push_i1_memdep_phi1_push27_atax34" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/atax/test-fpga.prj/quartus/db/ip/atax/submodules/atax_bb_b5_stall_region.sv" 6038 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686672387277 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "atax_i_llvm_fpga_push_i1_memdep_phi1_push27_34_reg atax:atax_inst\|atax_internal:atax_internal_inst\|atax_function_wrapper:atax_internal\|atax_function:theatax_function\|atax_bb_B5:thebb_atax_B5\|atax_bb_B5_stall_region:thebb_atax_B5_stall_region\|atax_i_llvm_fpga_push_i1_memdep_phi1_push27_0:thei_llvm_fpga_push_i1_memdep_phi1_push27_atax34\|atax_i_llvm_fpga_push_i1_memdep_phi1_push27_34_reg:thei_llvm_fpga_push_i1_memdep_phi1_push27_atax34_reg " "Elaborating entity \"atax_i_llvm_fpga_push_i1_memdep_phi1_push27_34_reg\" for hierarchy \"atax:atax_inst\|atax_internal:atax_internal_inst\|atax_function_wrapper:atax_internal\|atax_function:theatax_function\|atax_bb_B5:thebb_atax_B5\|atax_bb_B5_stall_region:thebb_atax_B5_stall_region\|atax_i_llvm_fpga_push_i1_memdep_phi1_push27_0:thei_llvm_fpga_push_i1_memdep_phi1_push27_atax34\|atax_i_llvm_fpga_push_i1_memdep_phi1_push27_34_reg:thei_llvm_fpga_push_i1_memdep_phi1_push27_atax34_reg\"" {  } { { "db/ip/atax/submodules/atax_i_llvm_fpga_push_i1_memdep_phi1_push27_0.sv" "thei_llvm_fpga_push_i1_memdep_phi1_push27_atax34_reg" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/atax/test-fpga.prj/quartus/db/ip/atax/submodules/atax_i_llvm_fpga_push_i1_memdep_phi1_push27_0.sv" 143 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686672387425 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "acl_valid_fifo_counter atax:atax_inst\|atax_internal:atax_internal_inst\|atax_function_wrapper:atax_internal\|atax_function:theatax_function\|atax_bb_B5:thebb_atax_B5\|atax_bb_B5_stall_region:thebb_atax_B5_stall_region\|acl_valid_fifo_counter:thebubble_out_i_llvm_fpga_pipeline_keep_going_atax4_1_reg " "Elaborating entity \"acl_valid_fifo_counter\" for hierarchy \"atax:atax_inst\|atax_internal:atax_internal_inst\|atax_function_wrapper:atax_internal\|atax_function:theatax_function\|atax_bb_B5:thebb_atax_B5\|atax_bb_B5_stall_region:thebb_atax_B5_stall_region\|acl_valid_fifo_counter:thebubble_out_i_llvm_fpga_pipeline_keep_going_atax4_1_reg\"" {  } { { "db/ip/atax/submodules/atax_bb_b5_stall_region.sv" "thebubble_out_i_llvm_fpga_pipeline_keep_going_atax4_1_reg" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/atax/test-fpga.prj/quartus/db/ip/atax/submodules/atax_bb_b5_stall_region.sv" 6419 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686672387435 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "acl_data_fifo atax:atax_inst\|atax_internal:atax_internal_inst\|atax_function_wrapper:atax_internal\|atax_function:theatax_function\|atax_bb_B5:thebb_atax_B5\|atax_bb_B5_stall_region:thebb_atax_B5_stall_region\|acl_data_fifo:theredist18_i_llvm_fpga_pop_i2_cleanups_pop29_atax0_out_data_out_65_fifo " "Elaborating entity \"acl_data_fifo\" for hierarchy \"atax:atax_inst\|atax_internal:atax_internal_inst\|atax_function_wrapper:atax_internal\|atax_function:theatax_function\|atax_bb_B5:thebb_atax_B5\|atax_bb_B5_stall_region:thebb_atax_B5_stall_region\|acl_data_fifo:theredist18_i_llvm_fpga_pop_i2_cleanups_pop29_atax0_out_data_out_65_fifo\"" {  } { { "db/ip/atax/submodules/atax_bb_b5_stall_region.sv" "theredist18_i_llvm_fpga_pop_i2_cleanups_pop29_atax0_out_data_out_65_fifo" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/atax/test-fpga.prj/quartus/db/ip/atax/submodules/atax_bb_b5_stall_region.sv" 6526 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686672387446 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "acl_fifo atax:atax_inst\|atax_internal:atax_internal_inst\|atax_function_wrapper:atax_internal\|atax_function:theatax_function\|atax_bb_B5:thebb_atax_B5\|atax_bb_B5_stall_region:thebb_atax_B5_stall_region\|acl_data_fifo:theredist18_i_llvm_fpga_pop_i2_cleanups_pop29_atax0_out_data_out_65_fifo\|acl_fifo:fifo " "Elaborating entity \"acl_fifo\" for hierarchy \"atax:atax_inst\|atax_internal:atax_internal_inst\|atax_function_wrapper:atax_internal\|atax_function:theatax_function\|atax_bb_B5:thebb_atax_B5\|atax_bb_B5_stall_region:thebb_atax_B5_stall_region\|acl_data_fifo:theredist18_i_llvm_fpga_pop_i2_cleanups_pop29_atax0_out_data_out_65_fifo\|acl_fifo:fifo\"" {  } { { "db/ip/atax/submodules/acl_data_fifo.v" "fifo" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/atax/test-fpga.prj/quartus/db/ip/atax/submodules/acl_data_fifo.v" 136 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686672387455 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hld_fifo atax:atax_inst\|atax_internal:atax_internal_inst\|atax_function_wrapper:atax_internal\|atax_function:theatax_function\|atax_bb_B5:thebb_atax_B5\|atax_bb_B5_stall_region:thebb_atax_B5_stall_region\|acl_data_fifo:theredist18_i_llvm_fpga_pop_i2_cleanups_pop29_atax0_out_data_out_65_fifo\|acl_fifo:fifo\|hld_fifo:hld_fifo_inst " "Elaborating entity \"hld_fifo\" for hierarchy \"atax:atax_inst\|atax_internal:atax_internal_inst\|atax_function_wrapper:atax_internal\|atax_function:theatax_function\|atax_bb_B5:thebb_atax_B5\|atax_bb_B5_stall_region:thebb_atax_B5_stall_region\|acl_data_fifo:theredist18_i_llvm_fpga_pop_i2_cleanups_pop29_atax0_out_data_out_65_fifo\|acl_fifo:fifo\|hld_fifo:hld_fifo_inst\"" {  } { { "db/ip/atax/submodules/acl_fifo.v" "hld_fifo_inst" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/atax/test-fpga.prj/quartus/db/ip/atax/submodules/acl_fifo.v" 289 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686672387467 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 hld_fifo.sv(514) " "Verilog HDL assignment warning at hld_fifo.sv(514): truncated value with size 32 to match size of target (1)" {  } { { "db/ip/atax/submodules/hld_fifo.sv" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/atax/test-fpga.prj/quartus/db/ip/atax/submodules/hld_fifo.sv" 514 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1686672387468 "|quartus_compile|atax:atax_inst|atax_internal:atax_internal_inst|atax_function_wrapper:atax_internal|atax_function:theatax_function|atax_bb_B5:thebb_atax_B5|atax_bb_B5_stall_region:thebb_atax_B5_stall_region|acl_data_fifo:theredist18_i_llvm_fpga_pop_i2_cleanups_pop29_atax0_out_data_out_65_fifo|acl_fifo:fifo|hld_fifo:hld_fifo_inst"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "acl_mid_speed_fifo atax:atax_inst\|atax_internal:atax_internal_inst\|atax_function_wrapper:atax_internal\|atax_function:theatax_function\|atax_bb_B5:thebb_atax_B5\|atax_bb_B5_stall_region:thebb_atax_B5_stall_region\|acl_data_fifo:theredist18_i_llvm_fpga_pop_i2_cleanups_pop29_atax0_out_data_out_65_fifo\|acl_fifo:fifo\|hld_fifo:hld_fifo_inst\|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst " "Elaborating entity \"acl_mid_speed_fifo\" for hierarchy \"atax:atax_inst\|atax_internal:atax_internal_inst\|atax_function_wrapper:atax_internal\|atax_function:theatax_function\|atax_bb_B5:thebb_atax_B5\|atax_bb_B5_stall_region:thebb_atax_B5_stall_region\|acl_data_fifo:theredist18_i_llvm_fpga_pop_i2_cleanups_pop29_atax0_out_data_out_65_fifo\|acl_fifo:fifo\|hld_fifo:hld_fifo_inst\|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst\"" {  } { { "db/ip/atax/submodules/hld_fifo.sv" "ms.acl_mid_speed_fifo_inst" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/atax/test-fpga.prj/quartus/db/ip/atax/submodules/hld_fifo.sv" 894 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686672387478 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 acl_mid_speed_fifo.sv(174) " "Verilog HDL assignment warning at acl_mid_speed_fifo.sv(174): truncated value with size 32 to match size of target (1)" {  } { { "db/ip/atax/submodules/acl_mid_speed_fifo.sv" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/atax/test-fpga.prj/quartus/db/ip/atax/submodules/acl_mid_speed_fifo.sv" 174 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1686672387479 "|quartus_compile|atax:atax_inst|atax_internal:atax_internal_inst|atax_function_wrapper:atax_internal|atax_function:theatax_function|atax_bb_B5:thebb_atax_B5|atax_bb_B5_stall_region:thebb_atax_B5_stall_region|acl_data_fifo:theredist18_i_llvm_fpga_pop_i2_cleanups_pop29_atax0_out_data_out_65_fifo|acl_fifo:fifo|hld_fifo:hld_fifo_inst|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst"}
{ "Warning" "WCBX_ALTSYNCRAM_ALTSYNCRAM_MRAM_UNAVAILABLE" "" "Device family Cyclone V does not have M20K blocks -- using available memory blocks" {  } { { "db/ip/atax/submodules/acl_mid_speed_fifo.sv" "gen_ram.gen_m20k.altera_syncram" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/atax/test-fpga.prj/quartus/db/ip/atax/submodules/acl_mid_speed_fifo.sv" 497 0 0 } }  } 0 272007 "Warning message" 0 0 "Analysis & Synthesis" 0 -1 1686672387512 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_syncram atax:atax_inst\|atax_internal:atax_internal_inst\|atax_function_wrapper:atax_internal\|atax_function:theatax_function\|atax_bb_B5:thebb_atax_B5\|atax_bb_B5_stall_region:thebb_atax_B5_stall_region\|acl_data_fifo:theredist18_i_llvm_fpga_pop_i2_cleanups_pop29_atax0_out_data_out_65_fifo\|acl_fifo:fifo\|hld_fifo:hld_fifo_inst\|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst\|altera_syncram:gen_ram.gen_m20k.altera_syncram " "Elaborating entity \"altera_syncram\" for hierarchy \"atax:atax_inst\|atax_internal:atax_internal_inst\|atax_function_wrapper:atax_internal\|atax_function:theatax_function\|atax_bb_B5:thebb_atax_B5\|atax_bb_B5_stall_region:thebb_atax_B5_stall_region\|acl_data_fifo:theredist18_i_llvm_fpga_pop_i2_cleanups_pop29_atax0_out_data_out_65_fifo\|acl_fifo:fifo\|hld_fifo:hld_fifo_inst\|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst\|altera_syncram:gen_ram.gen_m20k.altera_syncram\"" {  } { { "db/ip/atax/submodules/acl_mid_speed_fifo.sv" "gen_ram.gen_m20k.altera_syncram" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/atax/test-fpga.prj/quartus/db/ip/atax/submodules/acl_mid_speed_fifo.sv" 497 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686672387516 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "atax:atax_inst\|atax_internal:atax_internal_inst\|atax_function_wrapper:atax_internal\|atax_function:theatax_function\|atax_bb_B5:thebb_atax_B5\|atax_bb_B5_stall_region:thebb_atax_B5_stall_region\|acl_data_fifo:theredist18_i_llvm_fpga_pop_i2_cleanups_pop29_atax0_out_data_out_65_fifo\|acl_fifo:fifo\|hld_fifo:hld_fifo_inst\|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst\|altera_syncram:gen_ram.gen_m20k.altera_syncram " "Elaborated megafunction instantiation \"atax:atax_inst\|atax_internal:atax_internal_inst\|atax_function_wrapper:atax_internal\|atax_function:theatax_function\|atax_bb_B5:thebb_atax_B5\|atax_bb_B5_stall_region:thebb_atax_B5_stall_region\|acl_data_fifo:theredist18_i_llvm_fpga_pop_i2_cleanups_pop29_atax0_out_data_out_65_fifo\|acl_fifo:fifo\|hld_fifo:hld_fifo_inst\|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst\|altera_syncram:gen_ram.gen_m20k.altera_syncram\"" {  } { { "db/ip/atax/submodules/acl_mid_speed_fifo.sv" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/atax/test-fpga.prj/quartus/db/ip/atax/submodules/acl_mid_speed_fifo.sv" 497 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686672387522 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "atax:atax_inst\|atax_internal:atax_internal_inst\|atax_function_wrapper:atax_internal\|atax_function:theatax_function\|atax_bb_B5:thebb_atax_B5\|atax_bb_B5_stall_region:thebb_atax_B5_stall_region\|acl_data_fifo:theredist18_i_llvm_fpga_pop_i2_cleanups_pop29_atax0_out_data_out_65_fifo\|acl_fifo:fifo\|hld_fifo:hld_fifo_inst\|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst\|altera_syncram:gen_ram.gen_m20k.altera_syncram " "Instantiated megafunction \"atax:atax_inst\|atax_internal:atax_internal_inst\|atax_function_wrapper:atax_internal\|atax_function:theatax_function\|atax_bb_B5:thebb_atax_B5\|atax_bb_B5_stall_region:thebb_atax_B5_stall_region\|acl_data_fifo:theredist18_i_llvm_fpga_pop_i2_cleanups_pop29_atax0_out_data_out_65_fifo\|acl_fifo:fifo\|hld_fifo:hld_fifo_inst\|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst\|altera_syncram:gen_ram.gen_m20k.altera_syncram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 128 " "Parameter \"numwords_a\" = \"128\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1686672387522 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 128 " "Parameter \"numwords_b\" = \"128\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1686672387522 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_b CLEAR1 " "Parameter \"address_aclr_b\" = \"CLEAR1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1686672387522 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK1 " "Parameter \"address_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1686672387522 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1686672387522 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_b BYPASS " "Parameter \"clock_enable_input_b\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1686672387522 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_b NORMAL " "Parameter \"clock_enable_output_b\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1686672387522 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "enable_ecc FALSE " "Parameter \"enable_ecc\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1686672387522 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Stratix 10 " "Parameter \"intended_device_family\" = \"Stratix 10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1686672387522 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altera_syncram " "Parameter \"lpm_type\" = \"altera_syncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1686672387522 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode DUAL_PORT " "Parameter \"operation_mode\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1686672387522 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_b NONE " "Parameter \"outdata_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1686672387522 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_sclr_b NONE " "Parameter \"outdata_sclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1686672387522 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b CLOCK1 " "Parameter \"outdata_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1686672387522 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_uninitialized TRUE " "Parameter \"power_up_uninitialized\" = \"TRUE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1686672387522 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type M20K " "Parameter \"ram_block_type\" = \"M20K\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1686672387522 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1686672387522 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 7 " "Parameter \"widthad_a\" = \"7\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1686672387522 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 7 " "Parameter \"widthad_b\" = \"7\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1686672387522 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 2 " "Parameter \"width_a\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1686672387522 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 2 " "Parameter \"width_b\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1686672387522 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1686672387522 ""}  } { { "db/ip/atax/submodules/acl_mid_speed_fifo.sv" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/atax/test-fpga.prj/quartus/db/ip/atax/submodules/acl_mid_speed_fifo.sv" 497 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1686672387522 ""}
{ "Warning" "WTDFX_ASSERTION" "Device family Cyclone V does not have M20K blocks -- using available memory blocks " "Assertion warning: Device family Cyclone V does not have M20K blocks -- using available memory blocks" {  } { { "db/altera_syncram_a272.tdf" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/atax/test-fpga.prj/quartus/db/altera_syncram_a272.tdf" 52 2 0 } }  } 0 287001 "Assertion warning: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686672387567 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altera_syncram_a272.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altera_syncram_a272.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altera_syncram_a272 " "Found entity 1: altera_syncram_a272" {  } { { "db/altera_syncram_a272.tdf" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/atax/test-fpga.prj/quartus/db/altera_syncram_a272.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686672387568 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686672387568 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_syncram_a272 atax:atax_inst\|atax_internal:atax_internal_inst\|atax_function_wrapper:atax_internal\|atax_function:theatax_function\|atax_bb_B5:thebb_atax_B5\|atax_bb_B5_stall_region:thebb_atax_B5_stall_region\|acl_data_fifo:theredist18_i_llvm_fpga_pop_i2_cleanups_pop29_atax0_out_data_out_65_fifo\|acl_fifo:fifo\|hld_fifo:hld_fifo_inst\|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst\|altera_syncram:gen_ram.gen_m20k.altera_syncram\|altera_syncram_a272:auto_generated " "Elaborating entity \"altera_syncram_a272\" for hierarchy \"atax:atax_inst\|atax_internal:atax_internal_inst\|atax_function_wrapper:atax_internal\|atax_function:theatax_function\|atax_bb_B5:thebb_atax_B5\|atax_bb_B5_stall_region:thebb_atax_B5_stall_region\|acl_data_fifo:theredist18_i_llvm_fpga_pop_i2_cleanups_pop29_atax0_out_data_out_65_fifo\|acl_fifo:fifo\|hld_fifo:hld_fifo_inst\|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst\|altera_syncram:gen_ram.gen_m20k.altera_syncram\|altera_syncram_a272:auto_generated\"" {  } { { "altera_syncram.tdf" "auto_generated" { Text "f:/quartus/quartus/libraries/megafunctions/altera_syncram.tdf" 125 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686672387570 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_l7b4.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_l7b4.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_l7b4 " "Found entity 1: altsyncram_l7b4" {  } { { "db/altsyncram_l7b4.tdf" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/atax/test-fpga.prj/quartus/db/altsyncram_l7b4.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686672387618 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686672387618 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_l7b4 atax:atax_inst\|atax_internal:atax_internal_inst\|atax_function_wrapper:atax_internal\|atax_function:theatax_function\|atax_bb_B5:thebb_atax_B5\|atax_bb_B5_stall_region:thebb_atax_B5_stall_region\|acl_data_fifo:theredist18_i_llvm_fpga_pop_i2_cleanups_pop29_atax0_out_data_out_65_fifo\|acl_fifo:fifo\|hld_fifo:hld_fifo_inst\|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst\|altera_syncram:gen_ram.gen_m20k.altera_syncram\|altera_syncram_a272:auto_generated\|altsyncram_l7b4:altsyncram1 " "Elaborating entity \"altsyncram_l7b4\" for hierarchy \"atax:atax_inst\|atax_internal:atax_internal_inst\|atax_function_wrapper:atax_internal\|atax_function:theatax_function\|atax_bb_B5:thebb_atax_B5\|atax_bb_B5_stall_region:thebb_atax_B5_stall_region\|acl_data_fifo:theredist18_i_llvm_fpga_pop_i2_cleanups_pop29_atax0_out_data_out_65_fifo\|acl_fifo:fifo\|hld_fifo:hld_fifo_inst\|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst\|altera_syncram:gen_ram.gen_m20k.altera_syncram\|altera_syncram_a272:auto_generated\|altsyncram_l7b4:altsyncram1\"" {  } { { "db/altera_syncram_a272.tdf" "altsyncram1" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/atax/test-fpga.prj/quartus/db/altera_syncram_a272.tdf" 39 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686672387621 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "atax_i_llvm_fpga_push_i1_notexitcond_0 atax:atax_inst\|atax_internal:atax_internal_inst\|atax_function_wrapper:atax_internal\|atax_function:theatax_function\|atax_bb_B5:thebb_atax_B5\|atax_bb_B5_stall_region:thebb_atax_B5_stall_region\|atax_i_llvm_fpga_push_i1_notexitcond_0:thei_llvm_fpga_push_i1_notexitcond_atax41 " "Elaborating entity \"atax_i_llvm_fpga_push_i1_notexitcond_0\" for hierarchy \"atax:atax_inst\|atax_internal:atax_internal_inst\|atax_function_wrapper:atax_internal\|atax_function:theatax_function\|atax_bb_B5:thebb_atax_B5\|atax_bb_B5_stall_region:thebb_atax_B5_stall_region\|atax_i_llvm_fpga_push_i1_notexitcond_0:thei_llvm_fpga_push_i1_notexitcond_atax41\"" {  } { { "db/ip/atax/submodules/atax_bb_b5_stall_region.sv" "thei_llvm_fpga_push_i1_notexitcond_atax41" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/atax/test-fpga.prj/quartus/db/ip/atax/submodules/atax_bb_b5_stall_region.sv" 6642 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686672387747 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "atax_i_llvm_fpga_push_i1_notexitcond_41_reg atax:atax_inst\|atax_internal:atax_internal_inst\|atax_function_wrapper:atax_internal\|atax_function:theatax_function\|atax_bb_B5:thebb_atax_B5\|atax_bb_B5_stall_region:thebb_atax_B5_stall_region\|atax_i_llvm_fpga_push_i1_notexitcond_0:thei_llvm_fpga_push_i1_notexitcond_atax41\|atax_i_llvm_fpga_push_i1_notexitcond_41_reg:thei_llvm_fpga_push_i1_notexitcond_atax41_reg " "Elaborating entity \"atax_i_llvm_fpga_push_i1_notexitcond_41_reg\" for hierarchy \"atax:atax_inst\|atax_internal:atax_internal_inst\|atax_function_wrapper:atax_internal\|atax_function:theatax_function\|atax_bb_B5:thebb_atax_B5\|atax_bb_B5_stall_region:thebb_atax_B5_stall_region\|atax_i_llvm_fpga_push_i1_notexitcond_0:thei_llvm_fpga_push_i1_notexitcond_atax41\|atax_i_llvm_fpga_push_i1_notexitcond_41_reg:thei_llvm_fpga_push_i1_notexitcond_atax41_reg\"" {  } { { "db/ip/atax/submodules/atax_i_llvm_fpga_push_i1_notexitcond_0.sv" "thei_llvm_fpga_push_i1_notexitcond_atax41_reg" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/atax/test-fpga.prj/quartus/db/ip/atax/submodules/atax_i_llvm_fpga_push_i1_notexitcond_0.sv" 143 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686672387831 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "atax_i_llvm_fpga_push_i6_fpga_indvars_iv7_push25_0 atax:atax_inst\|atax_internal:atax_internal_inst\|atax_function_wrapper:atax_internal\|atax_function:theatax_function\|atax_bb_B5:thebb_atax_B5\|atax_bb_B5_stall_region:thebb_atax_B5_stall_region\|atax_i_llvm_fpga_push_i6_fpga_indvars_iv7_push25_0:thei_llvm_fpga_push_i6_fpga_indvars_iv7_push25_atax46 " "Elaborating entity \"atax_i_llvm_fpga_push_i6_fpga_indvars_iv7_push25_0\" for hierarchy \"atax:atax_inst\|atax_internal:atax_internal_inst\|atax_function_wrapper:atax_internal\|atax_function:theatax_function\|atax_bb_B5:thebb_atax_B5\|atax_bb_B5_stall_region:thebb_atax_B5_stall_region\|atax_i_llvm_fpga_push_i6_fpga_indvars_iv7_push25_0:thei_llvm_fpga_push_i6_fpga_indvars_iv7_push25_atax46\"" {  } { { "db/ip/atax/submodules/atax_bb_b5_stall_region.sv" "thei_llvm_fpga_push_i6_fpga_indvars_iv7_push25_atax46" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/atax/test-fpga.prj/quartus/db/ip/atax/submodules/atax_bb_b5_stall_region.sv" 6766 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686672387845 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "atax_i_llvm_fpga_push_i6_fpga_indvars_iv7_push25_46_reg atax:atax_inst\|atax_internal:atax_internal_inst\|atax_function_wrapper:atax_internal\|atax_function:theatax_function\|atax_bb_B5:thebb_atax_B5\|atax_bb_B5_stall_region:thebb_atax_B5_stall_region\|atax_i_llvm_fpga_push_i6_fpga_indvars_iv7_push25_0:thei_llvm_fpga_push_i6_fpga_indvars_iv7_push25_atax46\|atax_i_llvm_fpga_push_i6_fpga_indvars_iv7_push25_46_reg:thei_llvm_fpga_push_i6_fpga_indvars_iv7_push25_atax46_reg " "Elaborating entity \"atax_i_llvm_fpga_push_i6_fpga_indvars_iv7_push25_46_reg\" for hierarchy \"atax:atax_inst\|atax_internal:atax_internal_inst\|atax_function_wrapper:atax_internal\|atax_function:theatax_function\|atax_bb_B5:thebb_atax_B5\|atax_bb_B5_stall_region:thebb_atax_B5_stall_region\|atax_i_llvm_fpga_push_i6_fpga_indvars_iv7_push25_0:thei_llvm_fpga_push_i6_fpga_indvars_iv7_push25_atax46\|atax_i_llvm_fpga_push_i6_fpga_indvars_iv7_push25_46_reg:thei_llvm_fpga_push_i6_fpga_indvars_iv7_push25_atax46_reg\"" {  } { { "db/ip/atax/submodules/atax_i_llvm_fpga_push_i6_fpga_indvars_iv7_push25_0.sv" "thei_llvm_fpga_push_i6_fpga_indvars_iv7_push25_atax46_reg" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/atax/test-fpga.prj/quartus/db/ip/atax/submodules/atax_i_llvm_fpga_push_i6_fpga_indvars_iv7_push25_0.sv" 137 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686672387937 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "atax_i_llvm_fpga_pop_i6_fpga_indvars_iv7_pop25_0 atax:atax_inst\|atax_internal:atax_internal_inst\|atax_function_wrapper:atax_internal\|atax_function:theatax_function\|atax_bb_B5:thebb_atax_B5\|atax_bb_B5_stall_region:thebb_atax_B5_stall_region\|atax_i_llvm_fpga_pop_i6_fpga_indvars_iv7_pop25_0:thei_llvm_fpga_pop_i6_fpga_indvars_iv7_pop25_atax37 " "Elaborating entity \"atax_i_llvm_fpga_pop_i6_fpga_indvars_iv7_pop25_0\" for hierarchy \"atax:atax_inst\|atax_internal:atax_internal_inst\|atax_function_wrapper:atax_internal\|atax_function:theatax_function\|atax_bb_B5:thebb_atax_B5\|atax_bb_B5_stall_region:thebb_atax_B5_stall_region\|atax_i_llvm_fpga_pop_i6_fpga_indvars_iv7_pop25_0:thei_llvm_fpga_pop_i6_fpga_indvars_iv7_pop25_atax37\"" {  } { { "db/ip/atax/submodules/atax_bb_b5_stall_region.sv" "thei_llvm_fpga_pop_i6_fpga_indvars_iv7_pop25_atax37" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/atax/test-fpga.prj/quartus/db/ip/atax/submodules/atax_bb_b5_stall_region.sv" 6791 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686672387949 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "atax_i_llvm_fpga_pop_i6_fpga_indvars_iv7_pop25_37_reg atax:atax_inst\|atax_internal:atax_internal_inst\|atax_function_wrapper:atax_internal\|atax_function:theatax_function\|atax_bb_B5:thebb_atax_B5\|atax_bb_B5_stall_region:thebb_atax_B5_stall_region\|atax_i_llvm_fpga_pop_i6_fpga_indvars_iv7_pop25_0:thei_llvm_fpga_pop_i6_fpga_indvars_iv7_pop25_atax37\|atax_i_llvm_fpga_pop_i6_fpga_indvars_iv7_pop25_37_reg:thei_llvm_fpga_pop_i6_fpga_indvars_iv7_pop25_atax37_reg " "Elaborating entity \"atax_i_llvm_fpga_pop_i6_fpga_indvars_iv7_pop25_37_reg\" for hierarchy \"atax:atax_inst\|atax_internal:atax_internal_inst\|atax_function_wrapper:atax_internal\|atax_function:theatax_function\|atax_bb_B5:thebb_atax_B5\|atax_bb_B5_stall_region:thebb_atax_B5_stall_region\|atax_i_llvm_fpga_pop_i6_fpga_indvars_iv7_pop25_0:thei_llvm_fpga_pop_i6_fpga_indvars_iv7_pop25_atax37\|atax_i_llvm_fpga_pop_i6_fpga_indvars_iv7_pop25_37_reg:thei_llvm_fpga_pop_i6_fpga_indvars_iv7_pop25_atax37_reg\"" {  } { { "db/ip/atax/submodules/atax_i_llvm_fpga_pop_i6_fpga_indvars_iv7_pop25_0.sv" "thei_llvm_fpga_pop_i6_fpga_indvars_iv7_pop25_atax37_reg" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/atax/test-fpga.prj/quartus/db/ip/atax/submodules/atax_i_llvm_fpga_pop_i6_fpga_indvars_iv7_pop25_0.sv" 130 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686672387965 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "atax_i_llvm_fpga_pipeline_keep_going_0 atax:atax_inst\|atax_internal:atax_internal_inst\|atax_function_wrapper:atax_internal\|atax_function:theatax_function\|atax_bb_B5:thebb_atax_B5\|atax_bb_B5_stall_region:thebb_atax_B5_stall_region\|atax_i_llvm_fpga_pipeline_keep_going_0:thei_llvm_fpga_pipeline_keep_going_atax4 " "Elaborating entity \"atax_i_llvm_fpga_pipeline_keep_going_0\" for hierarchy \"atax:atax_inst\|atax_internal:atax_internal_inst\|atax_function_wrapper:atax_internal\|atax_function:theatax_function\|atax_bb_B5:thebb_atax_B5\|atax_bb_B5_stall_region:thebb_atax_B5_stall_region\|atax_i_llvm_fpga_pipeline_keep_going_0:thei_llvm_fpga_pipeline_keep_going_atax4\"" {  } { { "db/ip/atax/submodules/atax_bb_b5_stall_region.sv" "thei_llvm_fpga_pipeline_keep_going_atax4" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/atax/test-fpga.prj/quartus/db/ip/atax/submodules/atax_bb_b5_stall_region.sv" 6822 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686672387976 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "atax_i_llvm_fpga_pipeline_keep_going_4_reg atax:atax_inst\|atax_internal:atax_internal_inst\|atax_function_wrapper:atax_internal\|atax_function:theatax_function\|atax_bb_B5:thebb_atax_B5\|atax_bb_B5_stall_region:thebb_atax_B5_stall_region\|atax_i_llvm_fpga_pipeline_keep_going_0:thei_llvm_fpga_pipeline_keep_going_atax4\|atax_i_llvm_fpga_pipeline_keep_going_4_reg:thei_llvm_fpga_pipeline_keep_going_atax4_reg " "Elaborating entity \"atax_i_llvm_fpga_pipeline_keep_going_4_reg\" for hierarchy \"atax:atax_inst\|atax_internal:atax_internal_inst\|atax_function_wrapper:atax_internal\|atax_function:theatax_function\|atax_bb_B5:thebb_atax_B5\|atax_bb_B5_stall_region:thebb_atax_B5_stall_region\|atax_i_llvm_fpga_pipeline_keep_going_0:thei_llvm_fpga_pipeline_keep_going_atax4\|atax_i_llvm_fpga_pipeline_keep_going_4_reg:thei_llvm_fpga_pipeline_keep_going_atax4_reg\"" {  } { { "db/ip/atax/submodules/atax_i_llvm_fpga_pipeline_keep_going_0.sv" "thei_llvm_fpga_pipeline_keep_going_atax4_reg" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/atax/test-fpga.prj/quartus/db/ip/atax/submodules/atax_i_llvm_fpga_pipeline_keep_going_0.sv" 97 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686672387993 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "acl_pipeline atax:atax_inst\|atax_internal:atax_internal_inst\|atax_function_wrapper:atax_internal\|atax_function:theatax_function\|atax_bb_B5:thebb_atax_B5\|atax_bb_B5_stall_region:thebb_atax_B5_stall_region\|atax_i_llvm_fpga_pipeline_keep_going_0:thei_llvm_fpga_pipeline_keep_going_atax4\|acl_pipeline:thei_llvm_fpga_pipeline_keep_going_atax1 " "Elaborating entity \"acl_pipeline\" for hierarchy \"atax:atax_inst\|atax_internal:atax_internal_inst\|atax_function_wrapper:atax_internal\|atax_function:theatax_function\|atax_bb_B5:thebb_atax_B5\|atax_bb_B5_stall_region:thebb_atax_B5_stall_region\|atax_i_llvm_fpga_pipeline_keep_going_0:thei_llvm_fpga_pipeline_keep_going_atax4\|acl_pipeline:thei_llvm_fpga_pipeline_keep_going_atax1\"" {  } { { "db/ip/atax/submodules/atax_i_llvm_fpga_pipeline_keep_going_0.sv" "thei_llvm_fpga_pipeline_keep_going_atax1" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/atax/test-fpga.prj/quartus/db/ip/atax/submodules/atax_i_llvm_fpga_pipeline_keep_going_0.sv" 147 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686672388003 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "acl_pop atax:atax_inst\|atax_internal:atax_internal_inst\|atax_function_wrapper:atax_internal\|atax_function:theatax_function\|atax_bb_B5:thebb_atax_B5\|atax_bb_B5_stall_region:thebb_atax_B5_stall_region\|atax_i_llvm_fpga_pipeline_keep_going_0:thei_llvm_fpga_pipeline_keep_going_atax4\|acl_pipeline:thei_llvm_fpga_pipeline_keep_going_atax1\|acl_pop:pop1 " "Elaborating entity \"acl_pop\" for hierarchy \"atax:atax_inst\|atax_internal:atax_internal_inst\|atax_function_wrapper:atax_internal\|atax_function:theatax_function\|atax_bb_B5:thebb_atax_B5\|atax_bb_B5_stall_region:thebb_atax_B5_stall_region\|atax_i_llvm_fpga_pipeline_keep_going_0:thei_llvm_fpga_pipeline_keep_going_atax4\|acl_pipeline:thei_llvm_fpga_pipeline_keep_going_atax1\|acl_pop:pop1\"" {  } { { "db/ip/atax/submodules/acl_pipeline.v" "pop1" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/atax/test-fpga.prj/quartus/db/ip/atax/submodules/acl_pipeline.v" 104 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686672388014 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "acl_push atax:atax_inst\|atax_internal:atax_internal_inst\|atax_function_wrapper:atax_internal\|atax_function:theatax_function\|atax_bb_B5:thebb_atax_B5\|atax_bb_B5_stall_region:thebb_atax_B5_stall_region\|atax_i_llvm_fpga_pipeline_keep_going_0:thei_llvm_fpga_pipeline_keep_going_atax4\|acl_pipeline:thei_llvm_fpga_pipeline_keep_going_atax1\|acl_push:push " "Elaborating entity \"acl_push\" for hierarchy \"atax:atax_inst\|atax_internal:atax_internal_inst\|atax_function_wrapper:atax_internal\|atax_function:theatax_function\|atax_bb_B5:thebb_atax_B5\|atax_bb_B5_stall_region:thebb_atax_B5_stall_region\|atax_i_llvm_fpga_pipeline_keep_going_0:thei_llvm_fpga_pipeline_keep_going_atax4\|acl_pipeline:thei_llvm_fpga_pipeline_keep_going_atax1\|acl_push:push\"" {  } { { "db/ip/atax/submodules/acl_pipeline.v" "push" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/atax/test-fpga.prj/quartus/db/ip/atax/submodules/acl_pipeline.v" 147 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686672388030 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "acl_data_fifo atax:atax_inst\|atax_internal:atax_internal_inst\|atax_function_wrapper:atax_internal\|atax_function:theatax_function\|atax_bb_B5:thebb_atax_B5\|atax_bb_B5_stall_region:thebb_atax_B5_stall_region\|atax_i_llvm_fpga_pipeline_keep_going_0:thei_llvm_fpga_pipeline_keep_going_atax4\|acl_pipeline:thei_llvm_fpga_pipeline_keep_going_atax1\|acl_push:push\|acl_data_fifo:fifo " "Elaborating entity \"acl_data_fifo\" for hierarchy \"atax:atax_inst\|atax_internal:atax_internal_inst\|atax_function_wrapper:atax_internal\|atax_function:theatax_function\|atax_bb_B5:thebb_atax_B5\|atax_bb_B5_stall_region:thebb_atax_B5_stall_region\|atax_i_llvm_fpga_pipeline_keep_going_0:thei_llvm_fpga_pipeline_keep_going_atax4\|acl_pipeline:thei_llvm_fpga_pipeline_keep_going_atax1\|acl_push:push\|acl_data_fifo:fifo\"" {  } { { "db/ip/atax/submodules/acl_push.v" "fifo" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/atax/test-fpga.prj/quartus/db/ip/atax/submodules/acl_push.v" 288 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686672388045 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "acl_dspba_buffer atax:atax_inst\|atax_internal:atax_internal_inst\|atax_function_wrapper:atax_internal\|atax_function:theatax_function\|atax_bb_B5:thebb_atax_B5\|atax_bb_B5_stall_region:thebb_atax_B5_stall_region\|atax_i_llvm_fpga_pipeline_keep_going_0:thei_llvm_fpga_pipeline_keep_going_atax4\|acl_dspba_buffer:thepassthru " "Elaborating entity \"acl_dspba_buffer\" for hierarchy \"atax:atax_inst\|atax_internal:atax_internal_inst\|atax_function_wrapper:atax_internal\|atax_function:theatax_function\|atax_bb_B5:thebb_atax_B5\|atax_bb_B5_stall_region:thebb_atax_B5_stall_region\|atax_i_llvm_fpga_pipeline_keep_going_0:thei_llvm_fpga_pipeline_keep_going_atax4\|acl_dspba_buffer:thepassthru\"" {  } { { "db/ip/atax/submodules/atax_i_llvm_fpga_pipeline_keep_going_0.sv" "thepassthru" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/atax/test-fpga.prj/quartus/db/ip/atax/submodules/atax_i_llvm_fpga_pipeline_keep_going_0.sv" 165 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686672388293 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "atax_i_llvm_fpga_pop_i2_cleanups_pop29_0 atax:atax_inst\|atax_internal:atax_internal_inst\|atax_function_wrapper:atax_internal\|atax_function:theatax_function\|atax_bb_B5:thebb_atax_B5\|atax_bb_B5_stall_region:thebb_atax_B5_stall_region\|atax_i_llvm_fpga_pop_i2_cleanups_pop29_0:thei_llvm_fpga_pop_i2_cleanups_pop29_atax0 " "Elaborating entity \"atax_i_llvm_fpga_pop_i2_cleanups_pop29_0\" for hierarchy \"atax:atax_inst\|atax_internal:atax_internal_inst\|atax_function_wrapper:atax_internal\|atax_function:theatax_function\|atax_bb_B5:thebb_atax_B5\|atax_bb_B5_stall_region:thebb_atax_B5_stall_region\|atax_i_llvm_fpga_pop_i2_cleanups_pop29_0:thei_llvm_fpga_pop_i2_cleanups_pop29_atax0\"" {  } { { "db/ip/atax/submodules/atax_bb_b5_stall_region.sv" "thei_llvm_fpga_pop_i2_cleanups_pop29_atax0" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/atax/test-fpga.prj/quartus/db/ip/atax/submodules/atax_bb_b5_stall_region.sv" 6980 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686672388369 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "atax_i_llvm_fpga_pop_i2_cleanups_pop29_0_reg atax:atax_inst\|atax_internal:atax_internal_inst\|atax_function_wrapper:atax_internal\|atax_function:theatax_function\|atax_bb_B5:thebb_atax_B5\|atax_bb_B5_stall_region:thebb_atax_B5_stall_region\|atax_i_llvm_fpga_pop_i2_cleanups_pop29_0:thei_llvm_fpga_pop_i2_cleanups_pop29_atax0\|atax_i_llvm_fpga_pop_i2_cleanups_pop29_0_reg:thei_llvm_fpga_pop_i2_cleanups_pop29_atax0_reg " "Elaborating entity \"atax_i_llvm_fpga_pop_i2_cleanups_pop29_0_reg\" for hierarchy \"atax:atax_inst\|atax_internal:atax_internal_inst\|atax_function_wrapper:atax_internal\|atax_function:theatax_function\|atax_bb_B5:thebb_atax_B5\|atax_bb_B5_stall_region:thebb_atax_B5_stall_region\|atax_i_llvm_fpga_pop_i2_cleanups_pop29_0:thei_llvm_fpga_pop_i2_cleanups_pop29_atax0\|atax_i_llvm_fpga_pop_i2_cleanups_pop29_0_reg:thei_llvm_fpga_pop_i2_cleanups_pop29_atax0_reg\"" {  } { { "db/ip/atax/submodules/atax_i_llvm_fpga_pop_i2_cleanups_pop29_0.sv" "thei_llvm_fpga_pop_i2_cleanups_pop29_atax0_reg" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/atax/test-fpga.prj/quartus/db/ip/atax/submodules/atax_i_llvm_fpga_pop_i2_cleanups_pop29_0.sv" 130 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686672388381 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "atax_i_llvm_fpga_pop_i1_memdep_phi1_pop27_0 atax:atax_inst\|atax_internal:atax_internal_inst\|atax_function_wrapper:atax_internal\|atax_function:theatax_function\|atax_bb_B5:thebb_atax_B5\|atax_bb_B5_stall_region:thebb_atax_B5_stall_region\|atax_i_llvm_fpga_pop_i1_memdep_phi1_pop27_0:thei_llvm_fpga_pop_i1_memdep_phi1_pop27_atax24 " "Elaborating entity \"atax_i_llvm_fpga_pop_i1_memdep_phi1_pop27_0\" for hierarchy \"atax:atax_inst\|atax_internal:atax_internal_inst\|atax_function_wrapper:atax_internal\|atax_function:theatax_function\|atax_bb_B5:thebb_atax_B5\|atax_bb_B5_stall_region:thebb_atax_B5_stall_region\|atax_i_llvm_fpga_pop_i1_memdep_phi1_pop27_0:thei_llvm_fpga_pop_i1_memdep_phi1_pop27_atax24\"" {  } { { "db/ip/atax/submodules/atax_bb_b5_stall_region.sv" "thei_llvm_fpga_pop_i1_memdep_phi1_pop27_atax24" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/atax/test-fpga.prj/quartus/db/ip/atax/submodules/atax_bb_b5_stall_region.sv" 7002 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686672388391 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "atax_i_llvm_fpga_pop_i1_memdep_phi1_pop27_24_reg atax:atax_inst\|atax_internal:atax_internal_inst\|atax_function_wrapper:atax_internal\|atax_function:theatax_function\|atax_bb_B5:thebb_atax_B5\|atax_bb_B5_stall_region:thebb_atax_B5_stall_region\|atax_i_llvm_fpga_pop_i1_memdep_phi1_pop27_0:thei_llvm_fpga_pop_i1_memdep_phi1_pop27_atax24\|atax_i_llvm_fpga_pop_i1_memdep_phi1_pop27_24_reg:thei_llvm_fpga_pop_i1_memdep_phi1_pop27_atax24_reg " "Elaborating entity \"atax_i_llvm_fpga_pop_i1_memdep_phi1_pop27_24_reg\" for hierarchy \"atax:atax_inst\|atax_internal:atax_internal_inst\|atax_function_wrapper:atax_internal\|atax_function:theatax_function\|atax_bb_B5:thebb_atax_B5\|atax_bb_B5_stall_region:thebb_atax_B5_stall_region\|atax_i_llvm_fpga_pop_i1_memdep_phi1_pop27_0:thei_llvm_fpga_pop_i1_memdep_phi1_pop27_atax24\|atax_i_llvm_fpga_pop_i1_memdep_phi1_pop27_24_reg:thei_llvm_fpga_pop_i1_memdep_phi1_pop27_atax24_reg\"" {  } { { "db/ip/atax/submodules/atax_i_llvm_fpga_pop_i1_memdep_phi1_pop27_0.sv" "thei_llvm_fpga_pop_i1_memdep_phi1_pop27_atax24_reg" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/atax/test-fpga.prj/quartus/db/ip/atax/submodules/atax_i_llvm_fpga_pop_i1_memdep_phi1_pop27_0.sv" 136 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686672388406 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "atax_i_llvm_fpga_push_i32_add758_push37_0 atax:atax_inst\|atax_internal:atax_internal_inst\|atax_function_wrapper:atax_internal\|atax_function:theatax_function\|atax_bb_B5:thebb_atax_B5\|atax_bb_B5_stall_region:thebb_atax_B5_stall_region\|atax_i_llvm_fpga_push_i32_add758_push37_0:thei_llvm_fpga_push_i32_add758_push37_atax28 " "Elaborating entity \"atax_i_llvm_fpga_push_i32_add758_push37_0\" for hierarchy \"atax:atax_inst\|atax_internal:atax_internal_inst\|atax_function_wrapper:atax_internal\|atax_function:theatax_function\|atax_bb_B5:thebb_atax_B5\|atax_bb_B5_stall_region:thebb_atax_B5_stall_region\|atax_i_llvm_fpga_push_i32_add758_push37_0:thei_llvm_fpga_push_i32_add758_push37_atax28\"" {  } { { "db/ip/atax/submodules/atax_bb_b5_stall_region.sv" "thei_llvm_fpga_push_i32_add758_push37_atax28" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/atax/test-fpga.prj/quartus/db/ip/atax/submodules/atax_bb_b5_stall_region.sv" 7150 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686672388428 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "atax_i_llvm_fpga_push_i32_add758_push37_28_reg atax:atax_inst\|atax_internal:atax_internal_inst\|atax_function_wrapper:atax_internal\|atax_function:theatax_function\|atax_bb_B5:thebb_atax_B5\|atax_bb_B5_stall_region:thebb_atax_B5_stall_region\|atax_i_llvm_fpga_push_i32_add758_push37_0:thei_llvm_fpga_push_i32_add758_push37_atax28\|atax_i_llvm_fpga_push_i32_add758_push37_28_reg:thei_llvm_fpga_push_i32_add758_push37_atax28_reg " "Elaborating entity \"atax_i_llvm_fpga_push_i32_add758_push37_28_reg\" for hierarchy \"atax:atax_inst\|atax_internal:atax_internal_inst\|atax_function_wrapper:atax_internal\|atax_function:theatax_function\|atax_bb_B5:thebb_atax_B5\|atax_bb_B5_stall_region:thebb_atax_B5_stall_region\|atax_i_llvm_fpga_push_i32_add758_push37_0:thei_llvm_fpga_push_i32_add758_push37_atax28\|atax_i_llvm_fpga_push_i32_add758_push37_28_reg:thei_llvm_fpga_push_i32_add758_push37_atax28_reg\"" {  } { { "db/ip/atax/submodules/atax_i_llvm_fpga_push_i32_add758_push37_0.sv" "thei_llvm_fpga_push_i32_add758_push37_atax28_reg" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/atax/test-fpga.prj/quartus/db/ip/atax/submodules/atax_i_llvm_fpga_push_i32_add758_push37_0.sv" 123 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686672388663 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "atax_i_llvm_fpga_pop_i32_add758_pop37_0 atax:atax_inst\|atax_internal:atax_internal_inst\|atax_function_wrapper:atax_internal\|atax_function:theatax_function\|atax_bb_B5:thebb_atax_B5\|atax_bb_B5_stall_region:thebb_atax_B5_stall_region\|atax_i_llvm_fpga_pop_i32_add758_pop37_0:thei_llvm_fpga_pop_i32_add758_pop37_atax27 " "Elaborating entity \"atax_i_llvm_fpga_pop_i32_add758_pop37_0\" for hierarchy \"atax:atax_inst\|atax_internal:atax_internal_inst\|atax_function_wrapper:atax_internal\|atax_function:theatax_function\|atax_bb_B5:thebb_atax_B5\|atax_bb_B5_stall_region:thebb_atax_B5_stall_region\|atax_i_llvm_fpga_pop_i32_add758_pop37_0:thei_llvm_fpga_pop_i32_add758_pop37_atax27\"" {  } { { "db/ip/atax/submodules/atax_bb_b5_stall_region.sv" "thei_llvm_fpga_pop_i32_add758_pop37_atax27" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/atax/test-fpga.prj/quartus/db/ip/atax/submodules/atax_bb_b5_stall_region.sv" 7189 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686672388676 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "atax_i_llvm_fpga_pop_i32_add758_pop37_27_reg atax:atax_inst\|atax_internal:atax_internal_inst\|atax_function_wrapper:atax_internal\|atax_function:theatax_function\|atax_bb_B5:thebb_atax_B5\|atax_bb_B5_stall_region:thebb_atax_B5_stall_region\|atax_i_llvm_fpga_pop_i32_add758_pop37_0:thei_llvm_fpga_pop_i32_add758_pop37_atax27\|atax_i_llvm_fpga_pop_i32_add758_pop37_27_reg:thei_llvm_fpga_pop_i32_add758_pop37_atax27_reg " "Elaborating entity \"atax_i_llvm_fpga_pop_i32_add758_pop37_27_reg\" for hierarchy \"atax:atax_inst\|atax_internal:atax_internal_inst\|atax_function_wrapper:atax_internal\|atax_function:theatax_function\|atax_bb_B5:thebb_atax_B5\|atax_bb_B5_stall_region:thebb_atax_B5_stall_region\|atax_i_llvm_fpga_pop_i32_add758_pop37_0:thei_llvm_fpga_pop_i32_add758_pop37_atax27\|atax_i_llvm_fpga_pop_i32_add758_pop37_27_reg:thei_llvm_fpga_pop_i32_add758_pop37_atax27_reg\"" {  } { { "db/ip/atax/submodules/atax_i_llvm_fpga_pop_i32_add758_pop37_0.sv" "thei_llvm_fpga_pop_i32_add758_pop37_atax27_reg" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/atax/test-fpga.prj/quartus/db/ip/atax/submodules/atax_i_llvm_fpga_pop_i32_add758_pop37_0.sv" 116 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686672388693 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "acl_data_fifo atax:atax_inst\|atax_internal:atax_internal_inst\|atax_function_wrapper:atax_internal\|atax_function:theatax_function\|atax_bb_B5:thebb_atax_B5\|atax_bb_B5_stall_region:thebb_atax_B5_stall_region\|acl_data_fifo:theredist16_i_llvm_fpga_pop_i32_add758_pop37_atax27_out_data_out_32_fifo " "Elaborating entity \"acl_data_fifo\" for hierarchy \"atax:atax_inst\|atax_internal:atax_internal_inst\|atax_function_wrapper:atax_internal\|atax_function:theatax_function\|atax_bb_B5:thebb_atax_B5\|atax_bb_B5_stall_region:thebb_atax_B5_stall_region\|acl_data_fifo:theredist16_i_llvm_fpga_pop_i32_add758_pop37_atax27_out_data_out_32_fifo\"" {  } { { "db/ip/atax/submodules/atax_bb_b5_stall_region.sv" "theredist16_i_llvm_fpga_pop_i32_add758_pop37_atax27_out_data_out_32_fifo" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/atax/test-fpga.prj/quartus/db/ip/atax/submodules/atax_bb_b5_stall_region.sv" 7261 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686672388705 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "acl_fifo atax:atax_inst\|atax_internal:atax_internal_inst\|atax_function_wrapper:atax_internal\|atax_function:theatax_function\|atax_bb_B5:thebb_atax_B5\|atax_bb_B5_stall_region:thebb_atax_B5_stall_region\|acl_data_fifo:theredist16_i_llvm_fpga_pop_i32_add758_pop37_atax27_out_data_out_32_fifo\|acl_fifo:fifo " "Elaborating entity \"acl_fifo\" for hierarchy \"atax:atax_inst\|atax_internal:atax_internal_inst\|atax_function_wrapper:atax_internal\|atax_function:theatax_function\|atax_bb_B5:thebb_atax_B5\|atax_bb_B5_stall_region:thebb_atax_B5_stall_region\|acl_data_fifo:theredist16_i_llvm_fpga_pop_i32_add758_pop37_atax27_out_data_out_32_fifo\|acl_fifo:fifo\"" {  } { { "db/ip/atax/submodules/acl_data_fifo.v" "fifo" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/atax/test-fpga.prj/quartus/db/ip/atax/submodules/acl_data_fifo.v" 136 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686672388716 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hld_fifo atax:atax_inst\|atax_internal:atax_internal_inst\|atax_function_wrapper:atax_internal\|atax_function:theatax_function\|atax_bb_B5:thebb_atax_B5\|atax_bb_B5_stall_region:thebb_atax_B5_stall_region\|acl_data_fifo:theredist16_i_llvm_fpga_pop_i32_add758_pop37_atax27_out_data_out_32_fifo\|acl_fifo:fifo\|hld_fifo:hld_fifo_inst " "Elaborating entity \"hld_fifo\" for hierarchy \"atax:atax_inst\|atax_internal:atax_internal_inst\|atax_function_wrapper:atax_internal\|atax_function:theatax_function\|atax_bb_B5:thebb_atax_B5\|atax_bb_B5_stall_region:thebb_atax_B5_stall_region\|acl_data_fifo:theredist16_i_llvm_fpga_pop_i32_add758_pop37_atax27_out_data_out_32_fifo\|acl_fifo:fifo\|hld_fifo:hld_fifo_inst\"" {  } { { "db/ip/atax/submodules/acl_fifo.v" "hld_fifo_inst" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/atax/test-fpga.prj/quartus/db/ip/atax/submodules/acl_fifo.v" 289 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686672388741 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 hld_fifo.sv(514) " "Verilog HDL assignment warning at hld_fifo.sv(514): truncated value with size 32 to match size of target (1)" {  } { { "db/ip/atax/submodules/hld_fifo.sv" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/atax/test-fpga.prj/quartus/db/ip/atax/submodules/hld_fifo.sv" 514 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1686672388743 "|quartus_compile|atax:atax_inst|atax_internal:atax_internal_inst|atax_function_wrapper:atax_internal|atax_function:theatax_function|atax_bb_B5:thebb_atax_B5|atax_bb_B5_stall_region:thebb_atax_B5_stall_region|acl_data_fifo:theredist16_i_llvm_fpga_pop_i32_add758_pop37_atax27_out_data_out_32_fifo|acl_fifo:fifo|hld_fifo:hld_fifo_inst"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "acl_mid_speed_fifo atax:atax_inst\|atax_internal:atax_internal_inst\|atax_function_wrapper:atax_internal\|atax_function:theatax_function\|atax_bb_B5:thebb_atax_B5\|atax_bb_B5_stall_region:thebb_atax_B5_stall_region\|acl_data_fifo:theredist16_i_llvm_fpga_pop_i32_add758_pop37_atax27_out_data_out_32_fifo\|acl_fifo:fifo\|hld_fifo:hld_fifo_inst\|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst " "Elaborating entity \"acl_mid_speed_fifo\" for hierarchy \"atax:atax_inst\|atax_internal:atax_internal_inst\|atax_function_wrapper:atax_internal\|atax_function:theatax_function\|atax_bb_B5:thebb_atax_B5\|atax_bb_B5_stall_region:thebb_atax_B5_stall_region\|acl_data_fifo:theredist16_i_llvm_fpga_pop_i32_add758_pop37_atax27_out_data_out_32_fifo\|acl_fifo:fifo\|hld_fifo:hld_fifo_inst\|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst\"" {  } { { "db/ip/atax/submodules/hld_fifo.sv" "ms.acl_mid_speed_fifo_inst" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/atax/test-fpga.prj/quartus/db/ip/atax/submodules/hld_fifo.sv" 894 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686672388771 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 acl_mid_speed_fifo.sv(174) " "Verilog HDL assignment warning at acl_mid_speed_fifo.sv(174): truncated value with size 32 to match size of target (1)" {  } { { "db/ip/atax/submodules/acl_mid_speed_fifo.sv" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/atax/test-fpga.prj/quartus/db/ip/atax/submodules/acl_mid_speed_fifo.sv" 174 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1686672388775 "|quartus_compile|atax:atax_inst|atax_internal:atax_internal_inst|atax_function_wrapper:atax_internal|atax_function:theatax_function|atax_bb_B5:thebb_atax_B5|atax_bb_B5_stall_region:thebb_atax_B5_stall_region|acl_data_fifo:theredist16_i_llvm_fpga_pop_i32_add758_pop37_atax27_out_data_out_32_fifo|acl_fifo:fifo|hld_fifo:hld_fifo_inst|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dspba_delay_ver atax:atax_inst\|atax_internal:atax_internal_inst\|atax_function_wrapper:atax_internal\|atax_function:theatax_function\|atax_bb_B5:thebb_atax_B5\|atax_bb_B5_stall_region:thebb_atax_B5_stall_region\|dspba_delay_ver:i_mul15_atax29_ma3_cma_delay " "Elaborating entity \"dspba_delay_ver\" for hierarchy \"atax:atax_inst\|atax_internal:atax_internal_inst\|atax_function_wrapper:atax_internal\|atax_function:theatax_function\|atax_bb_B5:thebb_atax_B5\|atax_bb_B5_stall_region:thebb_atax_B5_stall_region\|dspba_delay_ver:i_mul15_atax29_ma3_cma_delay\"" {  } { { "db/ip/atax/submodules/atax_bb_b5_stall_region.sv" "i_mul15_atax29_ma3_cma_delay" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/atax/test-fpga.prj/quartus/db/ip/atax/submodules/atax_bb_b5_stall_region.sv" 7330 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686672388860 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dspba_delay_ver atax:atax_inst\|atax_internal:atax_internal_inst\|atax_function_wrapper:atax_internal\|atax_function:theatax_function\|atax_bb_B5:thebb_atax_B5\|atax_bb_B5_stall_region:thebb_atax_B5_stall_region\|dspba_delay_ver:i_mul15_atax29_im8_cma_delay " "Elaborating entity \"dspba_delay_ver\" for hierarchy \"atax:atax_inst\|atax_internal:atax_internal_inst\|atax_function_wrapper:atax_internal\|atax_function:theatax_function\|atax_bb_B5:thebb_atax_B5\|atax_bb_B5_stall_region:thebb_atax_B5_stall_region\|dspba_delay_ver:i_mul15_atax29_im8_cma_delay\"" {  } { { "db/ip/atax/submodules/atax_bb_b5_stall_region.sv" "i_mul15_atax29_im8_cma_delay" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/atax/test-fpga.prj/quartus/db/ip/atax/submodules/atax_bb_b5_stall_region.sv" 7376 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686672388869 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "acl_data_fifo atax:atax_inst\|atax_internal:atax_internal_inst\|atax_function_wrapper:atax_internal\|atax_function:theatax_function\|atax_bb_B5:thebb_atax_B5\|atax_bb_B5_stall_region:thebb_atax_B5_stall_region\|acl_data_fifo:thebubble_out_i_mul15_atax29_im8_cma_data_reg " "Elaborating entity \"acl_data_fifo\" for hierarchy \"atax:atax_inst\|atax_internal:atax_internal_inst\|atax_function_wrapper:atax_internal\|atax_function:theatax_function\|atax_bb_B5:thebb_atax_B5\|atax_bb_B5_stall_region:thebb_atax_B5_stall_region\|acl_data_fifo:thebubble_out_i_mul15_atax29_im8_cma_data_reg\"" {  } { { "db/ip/atax/submodules/atax_bb_b5_stall_region.sv" "thebubble_out_i_mul15_atax29_im8_cma_data_reg" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/atax/test-fpga.prj/quartus/db/ip/atax/submodules/atax_bb_b5_stall_region.sv" 7573 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686672388878 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "acl_data_fifo atax:atax_inst\|atax_internal:atax_internal_inst\|atax_function_wrapper:atax_internal\|atax_function:theatax_function\|atax_bb_B5:thebb_atax_B5\|atax_bb_B5_stall_region:thebb_atax_B5_stall_region\|acl_data_fifo:thebubble_out_i_mul15_atax29_im8_cma_data_reg\|acl_data_fifo:fifo " "Elaborating entity \"acl_data_fifo\" for hierarchy \"atax:atax_inst\|atax_internal:atax_internal_inst\|atax_function_wrapper:atax_internal\|atax_function:theatax_function\|atax_bb_B5:thebb_atax_B5\|atax_bb_B5_stall_region:thebb_atax_B5_stall_region\|acl_data_fifo:thebubble_out_i_mul15_atax29_im8_cma_data_reg\|acl_data_fifo:fifo\"" {  } { { "db/ip/atax/submodules/acl_data_fifo.v" "fifo" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/atax/test-fpga.prj/quartus/db/ip/atax/submodules/acl_data_fifo.v" 546 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686672388895 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 acl_data_fifo.v(260) " "Verilog HDL assignment warning at acl_data_fifo.v(260): truncated value with size 32 to match size of target (1)" {  } { { "db/ip/atax/submodules/acl_data_fifo.v" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/atax/test-fpga.prj/quartus/db/ip/atax/submodules/acl_data_fifo.v" 260 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1686672388897 "|quartus_compile|atax:atax_inst|atax_internal:atax_internal_inst|atax_function_wrapper:atax_internal|atax_function:theatax_function|atax_bb_B5:thebb_atax_B5|atax_bb_B5_stall_region:thebb_atax_B5_stall_region|acl_data_fifo:thebubble_out_i_mul15_atax29_im8_cma_data_reg|acl_data_fifo:fifo"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 acl_data_fifo.v(266) " "Verilog HDL assignment warning at acl_data_fifo.v(266): truncated value with size 32 to match size of target (1)" {  } { { "db/ip/atax/submodules/acl_data_fifo.v" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/atax/test-fpga.prj/quartus/db/ip/atax/submodules/acl_data_fifo.v" 266 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1686672388897 "|quartus_compile|atax:atax_inst|atax_internal:atax_internal_inst|atax_function_wrapper:atax_internal|atax_function:theatax_function|atax_bb_B5:thebb_atax_B5|atax_bb_B5_stall_region:thebb_atax_B5_stall_region|acl_data_fifo:thebubble_out_i_mul15_atax29_im8_cma_data_reg|acl_data_fifo:fifo"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "acl_staging_reg atax:atax_inst\|atax_internal:atax_internal_inst\|atax_function_wrapper:atax_internal\|atax_function:theatax_function\|atax_bb_B5:thebb_atax_B5\|atax_bb_B5_stall_region:thebb_atax_B5_stall_region\|acl_data_fifo:thebubble_out_i_mul15_atax29_im8_cma_data_reg\|acl_staging_reg:staging_reg " "Elaborating entity \"acl_staging_reg\" for hierarchy \"atax:atax_inst\|atax_internal:atax_internal_inst\|atax_function_wrapper:atax_internal\|atax_function:theatax_function\|atax_bb_B5:thebb_atax_B5\|atax_bb_B5_stall_region:thebb_atax_B5_stall_region\|acl_data_fifo:thebubble_out_i_mul15_atax29_im8_cma_data_reg\|acl_staging_reg:staging_reg\"" {  } { { "db/ip/atax/submodules/acl_data_fifo.v" "staging_reg" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/atax/test-fpga.prj/quartus/db/ip/atax/submodules/acl_data_fifo.v" 570 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686672388909 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dspba_delay_ver atax:atax_inst\|atax_internal:atax_internal_inst\|atax_function_wrapper:atax_internal\|atax_function:theatax_function\|atax_bb_B5:thebb_atax_B5\|atax_bb_B5_stall_region:thebb_atax_B5_stall_region\|dspba_delay_ver:i_mul15_atax29_im0_cma_delay " "Elaborating entity \"dspba_delay_ver\" for hierarchy \"atax:atax_inst\|atax_internal:atax_internal_inst\|atax_function_wrapper:atax_internal\|atax_function:theatax_function\|atax_bb_B5:thebb_atax_B5\|atax_bb_B5_stall_region:thebb_atax_B5_stall_region\|dspba_delay_ver:i_mul15_atax29_im0_cma_delay\"" {  } { { "db/ip/atax/submodules/atax_bb_b5_stall_region.sv" "i_mul15_atax29_im0_cma_delay" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/atax/test-fpga.prj/quartus/db/ip/atax/submodules/atax_bb_b5_stall_region.sv" 7615 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686672388922 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "acl_data_fifo atax:atax_inst\|atax_internal:atax_internal_inst\|atax_function_wrapper:atax_internal\|atax_function:theatax_function\|atax_bb_B5:thebb_atax_B5\|atax_bb_B5_stall_region:thebb_atax_B5_stall_region\|acl_data_fifo:thebubble_out_i_mul15_atax29_im0_cma_data_reg " "Elaborating entity \"acl_data_fifo\" for hierarchy \"atax:atax_inst\|atax_internal:atax_internal_inst\|atax_function_wrapper:atax_internal\|atax_function:theatax_function\|atax_bb_B5:thebb_atax_B5\|atax_bb_B5_stall_region:thebb_atax_B5_stall_region\|acl_data_fifo:thebubble_out_i_mul15_atax29_im0_cma_data_reg\"" {  } { { "db/ip/atax/submodules/atax_bb_b5_stall_region.sv" "thebubble_out_i_mul15_atax29_im0_cma_data_reg" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/atax/test-fpga.prj/quartus/db/ip/atax/submodules/atax_bb_b5_stall_region.sv" 7644 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686672388931 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "acl_data_fifo atax:atax_inst\|atax_internal:atax_internal_inst\|atax_function_wrapper:atax_internal\|atax_function:theatax_function\|atax_bb_B5:thebb_atax_B5\|atax_bb_B5_stall_region:thebb_atax_B5_stall_region\|acl_data_fifo:thebubble_out_i_mul15_atax29_im0_cma_data_reg\|acl_data_fifo:fifo " "Elaborating entity \"acl_data_fifo\" for hierarchy \"atax:atax_inst\|atax_internal:atax_internal_inst\|atax_function_wrapper:atax_internal\|atax_function:theatax_function\|atax_bb_B5:thebb_atax_B5\|atax_bb_B5_stall_region:thebb_atax_B5_stall_region\|acl_data_fifo:thebubble_out_i_mul15_atax29_im0_cma_data_reg\|acl_data_fifo:fifo\"" {  } { { "db/ip/atax/submodules/acl_data_fifo.v" "fifo" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/atax/test-fpga.prj/quartus/db/ip/atax/submodules/acl_data_fifo.v" 546 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686672388943 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 acl_data_fifo.v(260) " "Verilog HDL assignment warning at acl_data_fifo.v(260): truncated value with size 32 to match size of target (1)" {  } { { "db/ip/atax/submodules/acl_data_fifo.v" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/atax/test-fpga.prj/quartus/db/ip/atax/submodules/acl_data_fifo.v" 260 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1686672388945 "|quartus_compile|atax:atax_inst|atax_internal:atax_internal_inst|atax_function_wrapper:atax_internal|atax_function:theatax_function|atax_bb_B5:thebb_atax_B5|atax_bb_B5_stall_region:thebb_atax_B5_stall_region|acl_data_fifo:thebubble_out_i_mul15_atax29_im0_cma_data_reg|acl_data_fifo:fifo"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 acl_data_fifo.v(266) " "Verilog HDL assignment warning at acl_data_fifo.v(266): truncated value with size 32 to match size of target (1)" {  } { { "db/ip/atax/submodules/acl_data_fifo.v" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/atax/test-fpga.prj/quartus/db/ip/atax/submodules/acl_data_fifo.v" 266 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1686672388945 "|quartus_compile|atax:atax_inst|atax_internal:atax_internal_inst|atax_function_wrapper:atax_internal|atax_function:theatax_function|atax_bb_B5:thebb_atax_B5|atax_bb_B5_stall_region:thebb_atax_B5_stall_region|acl_data_fifo:thebubble_out_i_mul15_atax29_im0_cma_data_reg|acl_data_fifo:fifo"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "acl_staging_reg atax:atax_inst\|atax_internal:atax_internal_inst\|atax_function_wrapper:atax_internal\|atax_function:theatax_function\|atax_bb_B5:thebb_atax_B5\|atax_bb_B5_stall_region:thebb_atax_B5_stall_region\|acl_data_fifo:thebubble_out_i_mul15_atax29_im0_cma_data_reg\|acl_staging_reg:staging_reg " "Elaborating entity \"acl_staging_reg\" for hierarchy \"atax:atax_inst\|atax_internal:atax_internal_inst\|atax_function_wrapper:atax_internal\|atax_function:theatax_function\|atax_bb_B5:thebb_atax_B5\|atax_bb_B5_stall_region:thebb_atax_B5_stall_region\|acl_data_fifo:thebubble_out_i_mul15_atax29_im0_cma_data_reg\|acl_staging_reg:staging_reg\"" {  } { { "db/ip/atax/submodules/acl_data_fifo.v" "staging_reg" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/atax/test-fpga.prj/quartus/db/ip/atax/submodules/acl_data_fifo.v" 570 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686672388958 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "acl_data_fifo atax:atax_inst\|atax_internal:atax_internal_inst\|atax_function_wrapper:atax_internal\|atax_function:theatax_function\|atax_bb_B5:thebb_atax_B5\|atax_bb_B5_stall_region:thebb_atax_B5_stall_region\|acl_data_fifo:thebubble_out_i_mul15_atax29_ma3_cma_data_reg " "Elaborating entity \"acl_data_fifo\" for hierarchy \"atax:atax_inst\|atax_internal:atax_internal_inst\|atax_function_wrapper:atax_internal\|atax_function:theatax_function\|atax_bb_B5:thebb_atax_B5\|atax_bb_B5_stall_region:thebb_atax_B5_stall_region\|acl_data_fifo:thebubble_out_i_mul15_atax29_ma3_cma_data_reg\"" {  } { { "db/ip/atax/submodules/atax_bb_b5_stall_region.sv" "thebubble_out_i_mul15_atax29_ma3_cma_data_reg" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/atax/test-fpga.prj/quartus/db/ip/atax/submodules/atax_bb_b5_stall_region.sv" 7733 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686672388972 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "acl_data_fifo atax:atax_inst\|atax_internal:atax_internal_inst\|atax_function_wrapper:atax_internal\|atax_function:theatax_function\|atax_bb_B5:thebb_atax_B5\|atax_bb_B5_stall_region:thebb_atax_B5_stall_region\|acl_data_fifo:thebubble_out_i_mul15_atax29_ma3_cma_data_reg\|acl_data_fifo:fifo " "Elaborating entity \"acl_data_fifo\" for hierarchy \"atax:atax_inst\|atax_internal:atax_internal_inst\|atax_function_wrapper:atax_internal\|atax_function:theatax_function\|atax_bb_B5:thebb_atax_B5\|atax_bb_B5_stall_region:thebb_atax_B5_stall_region\|acl_data_fifo:thebubble_out_i_mul15_atax29_ma3_cma_data_reg\|acl_data_fifo:fifo\"" {  } { { "db/ip/atax/submodules/acl_data_fifo.v" "fifo" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/atax/test-fpga.prj/quartus/db/ip/atax/submodules/acl_data_fifo.v" 546 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686672388987 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 acl_data_fifo.v(260) " "Verilog HDL assignment warning at acl_data_fifo.v(260): truncated value with size 32 to match size of target (1)" {  } { { "db/ip/atax/submodules/acl_data_fifo.v" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/atax/test-fpga.prj/quartus/db/ip/atax/submodules/acl_data_fifo.v" 260 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1686672388990 "|quartus_compile|atax:atax_inst|atax_internal:atax_internal_inst|atax_function_wrapper:atax_internal|atax_function:theatax_function|atax_bb_B5:thebb_atax_B5|atax_bb_B5_stall_region:thebb_atax_B5_stall_region|acl_data_fifo:thebubble_out_i_mul15_atax29_ma3_cma_data_reg|acl_data_fifo:fifo"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 acl_data_fifo.v(266) " "Verilog HDL assignment warning at acl_data_fifo.v(266): truncated value with size 32 to match size of target (1)" {  } { { "db/ip/atax/submodules/acl_data_fifo.v" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/atax/test-fpga.prj/quartus/db/ip/atax/submodules/acl_data_fifo.v" 266 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1686672388990 "|quartus_compile|atax:atax_inst|atax_internal:atax_internal_inst|atax_function_wrapper:atax_internal|atax_function:theatax_function|atax_bb_B5:thebb_atax_B5|atax_bb_B5_stall_region:thebb_atax_B5_stall_region|acl_data_fifo:thebubble_out_i_mul15_atax29_ma3_cma_data_reg|acl_data_fifo:fifo"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "acl_staging_reg atax:atax_inst\|atax_internal:atax_internal_inst\|atax_function_wrapper:atax_internal\|atax_function:theatax_function\|atax_bb_B5:thebb_atax_B5\|atax_bb_B5_stall_region:thebb_atax_B5_stall_region\|acl_data_fifo:thebubble_out_i_mul15_atax29_ma3_cma_data_reg\|acl_staging_reg:staging_reg " "Elaborating entity \"acl_staging_reg\" for hierarchy \"atax:atax_inst\|atax_internal:atax_internal_inst\|atax_function_wrapper:atax_internal\|atax_function:theatax_function\|atax_bb_B5:thebb_atax_B5\|atax_bb_B5_stall_region:thebb_atax_B5_stall_region\|acl_data_fifo:thebubble_out_i_mul15_atax29_ma3_cma_data_reg\|acl_staging_reg:staging_reg\"" {  } { { "db/ip/atax/submodules/acl_data_fifo.v" "staging_reg" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/atax/test-fpga.prj/quartus/db/ip/atax/submodules/acl_data_fifo.v" 570 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686672389001 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "acl_data_fifo atax:atax_inst\|atax_internal:atax_internal_inst\|atax_function_wrapper:atax_internal\|atax_function:theatax_function\|atax_bb_B5:thebb_atax_B5\|atax_bb_B5_stall_region:thebb_atax_B5_stall_region\|acl_data_fifo:theredist28_i_mptr_bitcast_index84_atax0_dupName_0_trunc_sel_x_b_32_fifo " "Elaborating entity \"acl_data_fifo\" for hierarchy \"atax:atax_inst\|atax_internal:atax_internal_inst\|atax_function_wrapper:atax_internal\|atax_function:theatax_function\|atax_bb_B5:thebb_atax_B5\|atax_bb_B5_stall_region:thebb_atax_B5_stall_region\|acl_data_fifo:theredist28_i_mptr_bitcast_index84_atax0_dupName_0_trunc_sel_x_b_32_fifo\"" {  } { { "db/ip/atax/submodules/atax_bb_b5_stall_region.sv" "theredist28_i_mptr_bitcast_index84_atax0_dupName_0_trunc_sel_x_b_32_fifo" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/atax/test-fpga.prj/quartus/db/ip/atax/submodules/atax_bb_b5_stall_region.sv" 8308 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686672389013 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "acl_fifo atax:atax_inst\|atax_internal:atax_internal_inst\|atax_function_wrapper:atax_internal\|atax_function:theatax_function\|atax_bb_B5:thebb_atax_B5\|atax_bb_B5_stall_region:thebb_atax_B5_stall_region\|acl_data_fifo:theredist28_i_mptr_bitcast_index84_atax0_dupName_0_trunc_sel_x_b_32_fifo\|acl_fifo:fifo " "Elaborating entity \"acl_fifo\" for hierarchy \"atax:atax_inst\|atax_internal:atax_internal_inst\|atax_function_wrapper:atax_internal\|atax_function:theatax_function\|atax_bb_B5:thebb_atax_B5\|atax_bb_B5_stall_region:thebb_atax_B5_stall_region\|acl_data_fifo:theredist28_i_mptr_bitcast_index84_atax0_dupName_0_trunc_sel_x_b_32_fifo\|acl_fifo:fifo\"" {  } { { "db/ip/atax/submodules/acl_data_fifo.v" "fifo" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/atax/test-fpga.prj/quartus/db/ip/atax/submodules/acl_data_fifo.v" 136 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686672389024 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hld_fifo atax:atax_inst\|atax_internal:atax_internal_inst\|atax_function_wrapper:atax_internal\|atax_function:theatax_function\|atax_bb_B5:thebb_atax_B5\|atax_bb_B5_stall_region:thebb_atax_B5_stall_region\|acl_data_fifo:theredist28_i_mptr_bitcast_index84_atax0_dupName_0_trunc_sel_x_b_32_fifo\|acl_fifo:fifo\|hld_fifo:hld_fifo_inst " "Elaborating entity \"hld_fifo\" for hierarchy \"atax:atax_inst\|atax_internal:atax_internal_inst\|atax_function_wrapper:atax_internal\|atax_function:theatax_function\|atax_bb_B5:thebb_atax_B5\|atax_bb_B5_stall_region:thebb_atax_B5_stall_region\|acl_data_fifo:theredist28_i_mptr_bitcast_index84_atax0_dupName_0_trunc_sel_x_b_32_fifo\|acl_fifo:fifo\|hld_fifo:hld_fifo_inst\"" {  } { { "db/ip/atax/submodules/acl_fifo.v" "hld_fifo_inst" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/atax/test-fpga.prj/quartus/db/ip/atax/submodules/acl_fifo.v" 289 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686672389037 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 hld_fifo.sv(514) " "Verilog HDL assignment warning at hld_fifo.sv(514): truncated value with size 32 to match size of target (1)" {  } { { "db/ip/atax/submodules/hld_fifo.sv" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/atax/test-fpga.prj/quartus/db/ip/atax/submodules/hld_fifo.sv" 514 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1686672389039 "|quartus_compile|atax:atax_inst|atax_internal:atax_internal_inst|atax_function_wrapper:atax_internal|atax_function:theatax_function|atax_bb_B5:thebb_atax_B5|atax_bb_B5_stall_region:thebb_atax_B5_stall_region|acl_data_fifo:theredist28_i_mptr_bitcast_index84_atax0_dupName_0_trunc_sel_x_b_32_fifo|acl_fifo:fifo|hld_fifo:hld_fifo_inst"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "acl_mid_speed_fifo atax:atax_inst\|atax_internal:atax_internal_inst\|atax_function_wrapper:atax_internal\|atax_function:theatax_function\|atax_bb_B5:thebb_atax_B5\|atax_bb_B5_stall_region:thebb_atax_B5_stall_region\|acl_data_fifo:theredist28_i_mptr_bitcast_index84_atax0_dupName_0_trunc_sel_x_b_32_fifo\|acl_fifo:fifo\|hld_fifo:hld_fifo_inst\|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst " "Elaborating entity \"acl_mid_speed_fifo\" for hierarchy \"atax:atax_inst\|atax_internal:atax_internal_inst\|atax_function_wrapper:atax_internal\|atax_function:theatax_function\|atax_bb_B5:thebb_atax_B5\|atax_bb_B5_stall_region:thebb_atax_B5_stall_region\|acl_data_fifo:theredist28_i_mptr_bitcast_index84_atax0_dupName_0_trunc_sel_x_b_32_fifo\|acl_fifo:fifo\|hld_fifo:hld_fifo_inst\|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst\"" {  } { { "db/ip/atax/submodules/hld_fifo.sv" "ms.acl_mid_speed_fifo_inst" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/atax/test-fpga.prj/quartus/db/ip/atax/submodules/hld_fifo.sv" 894 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686672389051 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 acl_mid_speed_fifo.sv(174) " "Verilog HDL assignment warning at acl_mid_speed_fifo.sv(174): truncated value with size 32 to match size of target (1)" {  } { { "db/ip/atax/submodules/acl_mid_speed_fifo.sv" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/atax/test-fpga.prj/quartus/db/ip/atax/submodules/acl_mid_speed_fifo.sv" 174 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1686672389052 "|quartus_compile|atax:atax_inst|atax_internal:atax_internal_inst|atax_function_wrapper:atax_internal|atax_function:theatax_function|atax_bb_B5:thebb_atax_B5|atax_bb_B5_stall_region:thebb_atax_B5_stall_region|acl_data_fifo:theredist28_i_mptr_bitcast_index84_atax0_dupName_0_trunc_sel_x_b_32_fifo|acl_fifo:fifo|hld_fifo:hld_fifo_inst|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst"}
{ "Warning" "WCBX_ALTSYNCRAM_ALTSYNCRAM_MRAM_UNAVAILABLE" "" "Device family Cyclone V does not have M20K blocks -- using available memory blocks" {  } { { "db/ip/atax/submodules/acl_mid_speed_fifo.sv" "gen_ram.gen_m20k.altera_syncram" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/atax/test-fpga.prj/quartus/db/ip/atax/submodules/acl_mid_speed_fifo.sv" 497 0 0 } }  } 0 272007 "Warning message" 0 0 "Analysis & Synthesis" 0 -1 1686672389118 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_syncram atax:atax_inst\|atax_internal:atax_internal_inst\|atax_function_wrapper:atax_internal\|atax_function:theatax_function\|atax_bb_B5:thebb_atax_B5\|atax_bb_B5_stall_region:thebb_atax_B5_stall_region\|acl_data_fifo:theredist28_i_mptr_bitcast_index84_atax0_dupName_0_trunc_sel_x_b_32_fifo\|acl_fifo:fifo\|hld_fifo:hld_fifo_inst\|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst\|altera_syncram:gen_ram.gen_m20k.altera_syncram " "Elaborating entity \"altera_syncram\" for hierarchy \"atax:atax_inst\|atax_internal:atax_internal_inst\|atax_function_wrapper:atax_internal\|atax_function:theatax_function\|atax_bb_B5:thebb_atax_B5\|atax_bb_B5_stall_region:thebb_atax_B5_stall_region\|acl_data_fifo:theredist28_i_mptr_bitcast_index84_atax0_dupName_0_trunc_sel_x_b_32_fifo\|acl_fifo:fifo\|hld_fifo:hld_fifo_inst\|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst\|altera_syncram:gen_ram.gen_m20k.altera_syncram\"" {  } { { "db/ip/atax/submodules/acl_mid_speed_fifo.sv" "gen_ram.gen_m20k.altera_syncram" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/atax/test-fpga.prj/quartus/db/ip/atax/submodules/acl_mid_speed_fifo.sv" 497 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686672389131 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "atax:atax_inst\|atax_internal:atax_internal_inst\|atax_function_wrapper:atax_internal\|atax_function:theatax_function\|atax_bb_B5:thebb_atax_B5\|atax_bb_B5_stall_region:thebb_atax_B5_stall_region\|acl_data_fifo:theredist28_i_mptr_bitcast_index84_atax0_dupName_0_trunc_sel_x_b_32_fifo\|acl_fifo:fifo\|hld_fifo:hld_fifo_inst\|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst\|altera_syncram:gen_ram.gen_m20k.altera_syncram " "Elaborated megafunction instantiation \"atax:atax_inst\|atax_internal:atax_internal_inst\|atax_function_wrapper:atax_internal\|atax_function:theatax_function\|atax_bb_B5:thebb_atax_B5\|atax_bb_B5_stall_region:thebb_atax_B5_stall_region\|acl_data_fifo:theredist28_i_mptr_bitcast_index84_atax0_dupName_0_trunc_sel_x_b_32_fifo\|acl_fifo:fifo\|hld_fifo:hld_fifo_inst\|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst\|altera_syncram:gen_ram.gen_m20k.altera_syncram\"" {  } { { "db/ip/atax/submodules/acl_mid_speed_fifo.sv" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/atax/test-fpga.prj/quartus/db/ip/atax/submodules/acl_mid_speed_fifo.sv" 497 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686672389138 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "atax:atax_inst\|atax_internal:atax_internal_inst\|atax_function_wrapper:atax_internal\|atax_function:theatax_function\|atax_bb_B5:thebb_atax_B5\|atax_bb_B5_stall_region:thebb_atax_B5_stall_region\|acl_data_fifo:theredist28_i_mptr_bitcast_index84_atax0_dupName_0_trunc_sel_x_b_32_fifo\|acl_fifo:fifo\|hld_fifo:hld_fifo_inst\|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst\|altera_syncram:gen_ram.gen_m20k.altera_syncram " "Instantiated megafunction \"atax:atax_inst\|atax_internal:atax_internal_inst\|atax_function_wrapper:atax_internal\|atax_function:theatax_function\|atax_bb_B5:thebb_atax_B5\|atax_bb_B5_stall_region:thebb_atax_B5_stall_region\|acl_data_fifo:theredist28_i_mptr_bitcast_index84_atax0_dupName_0_trunc_sel_x_b_32_fifo\|acl_fifo:fifo\|hld_fifo:hld_fifo_inst\|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst\|altera_syncram:gen_ram.gen_m20k.altera_syncram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 64 " "Parameter \"numwords_a\" = \"64\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1686672389138 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 64 " "Parameter \"numwords_b\" = \"64\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1686672389138 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_b CLEAR1 " "Parameter \"address_aclr_b\" = \"CLEAR1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1686672389138 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK1 " "Parameter \"address_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1686672389138 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1686672389138 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_b BYPASS " "Parameter \"clock_enable_input_b\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1686672389138 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_b NORMAL " "Parameter \"clock_enable_output_b\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1686672389138 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "enable_ecc FALSE " "Parameter \"enable_ecc\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1686672389138 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Stratix 10 " "Parameter \"intended_device_family\" = \"Stratix 10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1686672389138 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altera_syncram " "Parameter \"lpm_type\" = \"altera_syncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1686672389138 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode DUAL_PORT " "Parameter \"operation_mode\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1686672389138 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_b NONE " "Parameter \"outdata_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1686672389138 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_sclr_b NONE " "Parameter \"outdata_sclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1686672389138 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b CLOCK1 " "Parameter \"outdata_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1686672389138 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_uninitialized TRUE " "Parameter \"power_up_uninitialized\" = \"TRUE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1686672389138 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type M20K " "Parameter \"ram_block_type\" = \"M20K\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1686672389138 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1686672389138 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 6 " "Parameter \"widthad_a\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1686672389138 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 6 " "Parameter \"widthad_b\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1686672389138 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 64 " "Parameter \"width_a\" = \"64\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1686672389138 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 64 " "Parameter \"width_b\" = \"64\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1686672389138 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1686672389138 ""}  } { { "db/ip/atax/submodules/acl_mid_speed_fifo.sv" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/atax/test-fpga.prj/quartus/db/ip/atax/submodules/acl_mid_speed_fifo.sv" 497 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1686672389138 ""}
{ "Warning" "WTDFX_ASSERTION" "Device family Cyclone V does not have M20K blocks -- using available memory blocks " "Assertion warning: Device family Cyclone V does not have M20K blocks -- using available memory blocks" {  } { { "db/altera_syncram_n272.tdf" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/atax/test-fpga.prj/quartus/db/altera_syncram_n272.tdf" 52 2 0 } }  } 0 287001 "Assertion warning: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686672389183 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altera_syncram_n272.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altera_syncram_n272.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altera_syncram_n272 " "Found entity 1: altera_syncram_n272" {  } { { "db/altera_syncram_n272.tdf" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/atax/test-fpga.prj/quartus/db/altera_syncram_n272.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686672389184 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686672389184 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_syncram_n272 atax:atax_inst\|atax_internal:atax_internal_inst\|atax_function_wrapper:atax_internal\|atax_function:theatax_function\|atax_bb_B5:thebb_atax_B5\|atax_bb_B5_stall_region:thebb_atax_B5_stall_region\|acl_data_fifo:theredist28_i_mptr_bitcast_index84_atax0_dupName_0_trunc_sel_x_b_32_fifo\|acl_fifo:fifo\|hld_fifo:hld_fifo_inst\|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst\|altera_syncram:gen_ram.gen_m20k.altera_syncram\|altera_syncram_n272:auto_generated " "Elaborating entity \"altera_syncram_n272\" for hierarchy \"atax:atax_inst\|atax_internal:atax_internal_inst\|atax_function_wrapper:atax_internal\|atax_function:theatax_function\|atax_bb_B5:thebb_atax_B5\|atax_bb_B5_stall_region:thebb_atax_B5_stall_region\|acl_data_fifo:theredist28_i_mptr_bitcast_index84_atax0_dupName_0_trunc_sel_x_b_32_fifo\|acl_fifo:fifo\|hld_fifo:hld_fifo_inst\|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst\|altera_syncram:gen_ram.gen_m20k.altera_syncram\|altera_syncram_n272:auto_generated\"" {  } { { "altera_syncram.tdf" "auto_generated" { Text "f:/quartus/quartus/libraries/megafunctions/altera_syncram.tdf" 125 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686672389187 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_28b4.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_28b4.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_28b4 " "Found entity 1: altsyncram_28b4" {  } { { "db/altsyncram_28b4.tdf" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/atax/test-fpga.prj/quartus/db/altsyncram_28b4.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686672389253 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686672389253 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_28b4 atax:atax_inst\|atax_internal:atax_internal_inst\|atax_function_wrapper:atax_internal\|atax_function:theatax_function\|atax_bb_B5:thebb_atax_B5\|atax_bb_B5_stall_region:thebb_atax_B5_stall_region\|acl_data_fifo:theredist28_i_mptr_bitcast_index84_atax0_dupName_0_trunc_sel_x_b_32_fifo\|acl_fifo:fifo\|hld_fifo:hld_fifo_inst\|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst\|altera_syncram:gen_ram.gen_m20k.altera_syncram\|altera_syncram_n272:auto_generated\|altsyncram_28b4:altsyncram1 " "Elaborating entity \"altsyncram_28b4\" for hierarchy \"atax:atax_inst\|atax_internal:atax_internal_inst\|atax_function_wrapper:atax_internal\|atax_function:theatax_function\|atax_bb_B5:thebb_atax_B5\|atax_bb_B5_stall_region:thebb_atax_B5_stall_region\|acl_data_fifo:theredist28_i_mptr_bitcast_index84_atax0_dupName_0_trunc_sel_x_b_32_fifo\|acl_fifo:fifo\|hld_fifo:hld_fifo_inst\|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst\|altera_syncram:gen_ram.gen_m20k.altera_syncram\|altera_syncram_n272:auto_generated\|altsyncram_28b4:altsyncram1\"" {  } { { "db/altera_syncram_n272.tdf" "altsyncram1" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/atax/test-fpga.prj/quartus/db/altera_syncram_n272.tdf" 39 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686672389257 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "atax_i_llvm_fpga_mem_unnamed_15_atax0 atax:atax_inst\|atax_internal:atax_internal_inst\|atax_function_wrapper:atax_internal\|atax_function:theatax_function\|atax_bb_B5:thebb_atax_B5\|atax_bb_B5_stall_region:thebb_atax_B5_stall_region\|atax_i_llvm_fpga_mem_unnamed_15_atax0:thei_llvm_fpga_mem_unnamed_atax15_atax16 " "Elaborating entity \"atax_i_llvm_fpga_mem_unnamed_15_atax0\" for hierarchy \"atax:atax_inst\|atax_internal:atax_internal_inst\|atax_function_wrapper:atax_internal\|atax_function:theatax_function\|atax_bb_B5:thebb_atax_B5\|atax_bb_B5_stall_region:thebb_atax_B5_stall_region\|atax_i_llvm_fpga_mem_unnamed_15_atax0:thei_llvm_fpga_mem_unnamed_atax15_atax16\"" {  } { { "db/ip/atax/submodules/atax_bb_b5_stall_region.sv" "thei_llvm_fpga_mem_unnamed_atax15_atax16" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/atax/test-fpga.prj/quartus/db/ip/atax/submodules/atax_bb_b5_stall_region.sv" 8444 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686672389333 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "atax_readdata_reg_unnamed_15_atax3 atax:atax_inst\|atax_internal:atax_internal_inst\|atax_function_wrapper:atax_internal\|atax_function:theatax_function\|atax_bb_B5:thebb_atax_B5\|atax_bb_B5_stall_region:thebb_atax_B5_stall_region\|atax_i_llvm_fpga_mem_unnamed_15_atax0:thei_llvm_fpga_mem_unnamed_atax15_atax16\|atax_readdata_reg_unnamed_15_atax3:thereaddata_reg_unnamed_atax15_atax3 " "Elaborating entity \"atax_readdata_reg_unnamed_15_atax3\" for hierarchy \"atax:atax_inst\|atax_internal:atax_internal_inst\|atax_function_wrapper:atax_internal\|atax_function:theatax_function\|atax_bb_B5:thebb_atax_B5\|atax_bb_B5_stall_region:thebb_atax_B5_stall_region\|atax_i_llvm_fpga_mem_unnamed_15_atax0:thei_llvm_fpga_mem_unnamed_atax15_atax16\|atax_readdata_reg_unnamed_15_atax3:thereaddata_reg_unnamed_atax15_atax3\"" {  } { { "db/ip/atax/submodules/atax_i_llvm_fpga_mem_unnamed_15_atax0.sv" "thereaddata_reg_unnamed_atax15_atax3" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/atax/test-fpga.prj/quartus/db/ip/atax/submodules/atax_i_llvm_fpga_mem_unnamed_15_atax0.sv" 121 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686672389352 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "atax_B5_branch atax:atax_inst\|atax_internal:atax_internal_inst\|atax_function_wrapper:atax_internal\|atax_function:theatax_function\|atax_bb_B5:thebb_atax_B5\|atax_B5_branch:theatax_B5_branch " "Elaborating entity \"atax_B5_branch\" for hierarchy \"atax:atax_inst\|atax_internal:atax_internal_inst\|atax_function_wrapper:atax_internal\|atax_function:theatax_function\|atax_bb_B5:thebb_atax_B5\|atax_B5_branch:theatax_B5_branch\"" {  } { { "db/ip/atax/submodules/atax_bb_b5.sv" "theatax_B5_branch" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/atax/test-fpga.prj/quartus/db/ip/atax/submodules/atax_bb_b5.sv" 282 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686672389620 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "atax_bb_B5_sr_1 atax:atax_inst\|atax_internal:atax_internal_inst\|atax_function_wrapper:atax_internal\|atax_function:theatax_function\|atax_bb_B5_sr_1:thebb_atax_B5_sr_1_aunroll_x " "Elaborating entity \"atax_bb_B5_sr_1\" for hierarchy \"atax:atax_inst\|atax_internal:atax_internal_inst\|atax_function_wrapper:atax_internal\|atax_function:theatax_function\|atax_bb_B5_sr_1:thebb_atax_B5_sr_1_aunroll_x\"" {  } { { "db/ip/atax/submodules/atax_function.sv" "thebb_atax_B5_sr_1_aunroll_x" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/atax/test-fpga.prj/quartus/db/ip/atax/submodules/atax_function.sv" 583 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686672389643 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "atax_loop_limiter_2 atax:atax_inst\|atax_internal:atax_internal_inst\|atax_function_wrapper:atax_internal\|atax_function:theatax_function\|atax_loop_limiter_2:theloop_limiter_atax2 " "Elaborating entity \"atax_loop_limiter_2\" for hierarchy \"atax:atax_inst\|atax_internal:atax_internal_inst\|atax_function_wrapper:atax_internal\|atax_function:theatax_function\|atax_loop_limiter_2:theloop_limiter_atax2\"" {  } { { "db/ip/atax/submodules/atax_function.sv" "theloop_limiter_atax2" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/atax/test-fpga.prj/quartus/db/ip/atax/submodules/atax_function.sv" 595 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686672389673 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "acl_loop_limiter atax:atax_inst\|atax_internal:atax_internal_inst\|atax_function_wrapper:atax_internal\|atax_function:theatax_function\|atax_loop_limiter_2:theloop_limiter_atax2\|acl_loop_limiter:thelimiter " "Elaborating entity \"acl_loop_limiter\" for hierarchy \"atax:atax_inst\|atax_internal:atax_internal_inst\|atax_function_wrapper:atax_internal\|atax_function:theatax_function\|atax_loop_limiter_2:theloop_limiter_atax2\|acl_loop_limiter:thelimiter\"" {  } { { "db/ip/atax/submodules/atax_loop_limiter_2.sv" "thelimiter" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/atax/test-fpga.prj/quartus/db/ip/atax/submodules/atax_loop_limiter_2.sv" 75 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686672389681 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 7 acl_loop_limiter.v(91) " "Verilog HDL assignment warning at acl_loop_limiter.v(91): truncated value with size 32 to match size of target (7)" {  } { { "db/ip/atax/submodules/acl_loop_limiter.v" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/atax/test-fpga.prj/quartus/db/ip/atax/submodules/acl_loop_limiter.v" 91 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1686672389683 "|quartus_compile|atax:atax_inst|atax_internal:atax_internal_inst|atax_function_wrapper:atax_internal|atax_function:theatax_function|atax_loop_limiter_2:theloop_limiter_atax2|acl_loop_limiter:thelimiter"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 7 acl_loop_limiter.v(92) " "Verilog HDL assignment warning at acl_loop_limiter.v(92): truncated value with size 32 to match size of target (7)" {  } { { "db/ip/atax/submodules/acl_loop_limiter.v" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/atax/test-fpga.prj/quartus/db/ip/atax/submodules/acl_loop_limiter.v" 92 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1686672389683 "|quartus_compile|atax:atax_inst|atax_internal:atax_internal_inst|atax_function_wrapper:atax_internal|atax_function:theatax_function|atax_loop_limiter_2:theloop_limiter_atax2|acl_loop_limiter:thelimiter"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 7 acl_loop_limiter.v(122) " "Verilog HDL assignment warning at acl_loop_limiter.v(122): truncated value with size 32 to match size of target (7)" {  } { { "db/ip/atax/submodules/acl_loop_limiter.v" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/atax/test-fpga.prj/quartus/db/ip/atax/submodules/acl_loop_limiter.v" 122 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1686672389683 "|quartus_compile|atax:atax_inst|atax_internal:atax_internal_inst|atax_function_wrapper:atax_internal|atax_function:theatax_function|atax_loop_limiter_2:theloop_limiter_atax2|acl_loop_limiter:thelimiter"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 7 acl_loop_limiter.v(127) " "Verilog HDL assignment warning at acl_loop_limiter.v(127): truncated value with size 32 to match size of target (7)" {  } { { "db/ip/atax/submodules/acl_loop_limiter.v" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/atax/test-fpga.prj/quartus/db/ip/atax/submodules/acl_loop_limiter.v" 127 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1686672389684 "|quartus_compile|atax:atax_inst|atax_internal:atax_internal_inst|atax_function_wrapper:atax_internal|atax_function:theatax_function|atax_loop_limiter_2:theloop_limiter_atax2|acl_loop_limiter:thelimiter"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "acl_reset_handler atax:atax_inst\|atax_internal:atax_internal_inst\|atax_function_wrapper:atax_internal\|atax_function:theatax_function\|atax_loop_limiter_2:theloop_limiter_atax2\|acl_loop_limiter:thelimiter\|acl_reset_handler:acl_reset_handler_inst " "Elaborating entity \"acl_reset_handler\" for hierarchy \"atax:atax_inst\|atax_internal:atax_internal_inst\|atax_function_wrapper:atax_internal\|atax_function:theatax_function\|atax_loop_limiter_2:theloop_limiter_atax2\|acl_loop_limiter:thelimiter\|acl_reset_handler:acl_reset_handler_inst\"" {  } { { "db/ip/atax/submodules/acl_loop_limiter.v" "acl_reset_handler_inst" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/atax/test-fpga.prj/quartus/db/ip/atax/submodules/acl_loop_limiter.v" 83 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686672389694 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "atax_bb_B3 atax:atax_inst\|atax_internal:atax_internal_inst\|atax_function_wrapper:atax_internal\|atax_function:theatax_function\|atax_bb_B3:thebb_atax_B3 " "Elaborating entity \"atax_bb_B3\" for hierarchy \"atax:atax_inst\|atax_internal:atax_internal_inst\|atax_function_wrapper:atax_internal\|atax_function:theatax_function\|atax_bb_B3:thebb_atax_B3\"" {  } { { "db/ip/atax/submodules/atax_function.sv" "thebb_atax_B3" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/atax/test-fpga.prj/quartus/db/ip/atax/submodules/atax_function.sv" 621 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686672389703 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "atax_B3_merge atax:atax_inst\|atax_internal:atax_internal_inst\|atax_function_wrapper:atax_internal\|atax_function:theatax_function\|atax_bb_B3:thebb_atax_B3\|atax_B3_merge:theatax_B3_merge " "Elaborating entity \"atax_B3_merge\" for hierarchy \"atax:atax_inst\|atax_internal:atax_internal_inst\|atax_function_wrapper:atax_internal\|atax_function:theatax_function\|atax_bb_B3:thebb_atax_B3\|atax_B3_merge:theatax_B3_merge\"" {  } { { "db/ip/atax/submodules/atax_bb_b3.sv" "theatax_B3_merge" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/atax/test-fpga.prj/quartus/db/ip/atax/submodules/atax_bb_b3.sv" 104 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686672389751 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "atax_bb_B3_stall_region atax:atax_inst\|atax_internal:atax_internal_inst\|atax_function_wrapper:atax_internal\|atax_function:theatax_function\|atax_bb_B3:thebb_atax_B3\|atax_bb_B3_stall_region:thebb_atax_B3_stall_region " "Elaborating entity \"atax_bb_B3_stall_region\" for hierarchy \"atax:atax_inst\|atax_internal:atax_internal_inst\|atax_function_wrapper:atax_internal\|atax_function:theatax_function\|atax_bb_B3:thebb_atax_B3\|atax_bb_B3_stall_region:thebb_atax_B3_stall_region\"" {  } { { "db/ip/atax/submodules/atax_bb_b3.sv" "thebb_atax_B3_stall_region" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/atax/test-fpga.prj/quartus/db/ip/atax/submodules/atax_bb_b3.sv" 130 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686672389764 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "atax_B3_branch atax:atax_inst\|atax_internal:atax_internal_inst\|atax_function_wrapper:atax_internal\|atax_function:theatax_function\|atax_bb_B3:thebb_atax_B3\|atax_B3_branch:theatax_B3_branch " "Elaborating entity \"atax_B3_branch\" for hierarchy \"atax:atax_inst\|atax_internal:atax_internal_inst\|atax_function_wrapper:atax_internal\|atax_function:theatax_function\|atax_bb_B3:thebb_atax_B3\|atax_B3_branch:theatax_B3_branch\"" {  } { { "db/ip/atax/submodules/atax_bb_b3.sv" "theatax_B3_branch" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/atax/test-fpga.prj/quartus/db/ip/atax/submodules/atax_bb_b3.sv" 156 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686672389789 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "atax_bb_B3_sr_0 atax:atax_inst\|atax_internal:atax_internal_inst\|atax_function_wrapper:atax_internal\|atax_function:theatax_function\|atax_bb_B3_sr_0:thebb_atax_B3_sr_0_aunroll_x " "Elaborating entity \"atax_bb_B3_sr_0\" for hierarchy \"atax:atax_inst\|atax_internal:atax_internal_inst\|atax_function_wrapper:atax_internal\|atax_function:theatax_function\|atax_bb_B3_sr_0:thebb_atax_B3_sr_0_aunroll_x\"" {  } { { "db/ip/atax/submodules/atax_function.sv" "thebb_atax_B3_sr_0_aunroll_x" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/atax/test-fpga.prj/quartus/db/ip/atax/submodules/atax_function.sv" 647 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686672389804 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "atax_i_llvm_fpga_pipeline_keep_going23_6_sr atax:atax_inst\|atax_internal:atax_internal_inst\|atax_function_wrapper:atax_internal\|atax_function:theatax_function\|atax_i_llvm_fpga_pipeline_keep_going23_6_sr:thei_llvm_fpga_pipeline_keep_going23_atax6_sr " "Elaborating entity \"atax_i_llvm_fpga_pipeline_keep_going23_6_sr\" for hierarchy \"atax:atax_inst\|atax_internal:atax_internal_inst\|atax_function_wrapper:atax_internal\|atax_function:theatax_function\|atax_i_llvm_fpga_pipeline_keep_going23_6_sr:thei_llvm_fpga_pipeline_keep_going23_atax6_sr\"" {  } { { "db/ip/atax/submodules/atax_function.sv" "thei_llvm_fpga_pipeline_keep_going23_atax6_sr" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/atax/test-fpga.prj/quartus/db/ip/atax/submodules/atax_function.sv" 659 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686672389843 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "atax_bb_B4 atax:atax_inst\|atax_internal:atax_internal_inst\|atax_function_wrapper:atax_internal\|atax_function:theatax_function\|atax_bb_B4:thebb_atax_B4 " "Elaborating entity \"atax_bb_B4\" for hierarchy \"atax:atax_inst\|atax_internal:atax_internal_inst\|atax_function_wrapper:atax_internal\|atax_function:theatax_function\|atax_bb_B4:thebb_atax_B4\"" {  } { { "db/ip/atax/submodules/atax_function.sv" "thebb_atax_B4" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/atax/test-fpga.prj/quartus/db/ip/atax/submodules/atax_function.sv" 735 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686672389852 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "atax_B4_merge atax:atax_inst\|atax_internal:atax_internal_inst\|atax_function_wrapper:atax_internal\|atax_function:theatax_function\|atax_bb_B4:thebb_atax_B4\|atax_B4_merge:theatax_B4_merge " "Elaborating entity \"atax_B4_merge\" for hierarchy \"atax:atax_inst\|atax_internal:atax_internal_inst\|atax_function_wrapper:atax_internal\|atax_function:theatax_function\|atax_bb_B4:thebb_atax_B4\|atax_B4_merge:theatax_B4_merge\"" {  } { { "db/ip/atax/submodules/atax_bb_b4.sv" "theatax_B4_merge" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/atax/test-fpga.prj/quartus/db/ip/atax/submodules/atax_bb_b4.sv" 178 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686672389895 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "atax_bb_B4_stall_region atax:atax_inst\|atax_internal:atax_internal_inst\|atax_function_wrapper:atax_internal\|atax_function:theatax_function\|atax_bb_B4:thebb_atax_B4\|atax_bb_B4_stall_region:thebb_atax_B4_stall_region " "Elaborating entity \"atax_bb_B4_stall_region\" for hierarchy \"atax:atax_inst\|atax_internal:atax_internal_inst\|atax_function_wrapper:atax_internal\|atax_function:theatax_function\|atax_bb_B4:thebb_atax_B4\|atax_bb_B4_stall_region:thebb_atax_B4_stall_region\"" {  } { { "db/ip/atax/submodules/atax_bb_b4.sv" "thebb_atax_B4_stall_region" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/atax/test-fpga.prj/quartus/db/ip/atax/submodules/atax_bb_b4.sv" 234 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686672389911 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "atax_i_sfc_s_c1_in_for_body3_s_c1_enter102_atax6 atax:atax_inst\|atax_internal:atax_internal_inst\|atax_function_wrapper:atax_internal\|atax_function:theatax_function\|atax_bb_B4:thebb_atax_B4\|atax_bb_B4_stall_region:thebb_atax_B4_stall_region\|atax_i_sfc_s_c1_in_for_body3_s_c1_enter102_atax6:thei_sfc_s_c1_in_for_body3_ataxs_c1_enter102_atax6_aunroll_x " "Elaborating entity \"atax_i_sfc_s_c1_in_for_body3_s_c1_enter102_atax6\" for hierarchy \"atax:atax_inst\|atax_internal:atax_internal_inst\|atax_function_wrapper:atax_internal\|atax_function:theatax_function\|atax_bb_B4:thebb_atax_B4\|atax_bb_B4_stall_region:thebb_atax_B4_stall_region\|atax_i_sfc_s_c1_in_for_body3_s_c1_enter102_atax6:thei_sfc_s_c1_in_for_body3_ataxs_c1_enter102_atax6_aunroll_x\"" {  } { { "db/ip/atax/submodules/atax_bb_b4_stall_region.sv" "thei_sfc_s_c1_in_for_body3_ataxs_c1_enter102_atax6_aunroll_x" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/atax/test-fpga.prj/quartus/db/ip/atax/submodules/atax_bb_b4_stall_region.sv" 299 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686672389974 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "atax_i_sfc_logic_s_c1_in_for_body3_s_c1_enter102_atax0 atax:atax_inst\|atax_internal:atax_internal_inst\|atax_function_wrapper:atax_internal\|atax_function:theatax_function\|atax_bb_B4:thebb_atax_B4\|atax_bb_B4_stall_region:thebb_atax_B4_stall_region\|atax_i_sfc_s_c1_in_for_body3_s_c1_enter102_atax6:thei_sfc_s_c1_in_for_body3_ataxs_c1_enter102_atax6_aunroll_x\|atax_i_sfc_logic_s_c1_in_for_body3_s_c1_enter102_atax0:thei_sfc_logic_s_c1_in_for_body3_ataxs_c1_enter102_atax0_aunroll_x " "Elaborating entity \"atax_i_sfc_logic_s_c1_in_for_body3_s_c1_enter102_atax0\" for hierarchy \"atax:atax_inst\|atax_internal:atax_internal_inst\|atax_function_wrapper:atax_internal\|atax_function:theatax_function\|atax_bb_B4:thebb_atax_B4\|atax_bb_B4_stall_region:thebb_atax_B4_stall_region\|atax_i_sfc_s_c1_in_for_body3_s_c1_enter102_atax6:thei_sfc_s_c1_in_for_body3_ataxs_c1_enter102_atax6_aunroll_x\|atax_i_sfc_logic_s_c1_in_for_body3_s_c1_enter102_atax0:thei_sfc_logic_s_c1_in_for_body3_ataxs_c1_enter102_atax0_aunroll_x\"" {  } { { "db/ip/atax/submodules/atax_i_sfc_s_c1_in_for_body3_s_c1_enter102_atax6.sv" "thei_sfc_logic_s_c1_in_for_body3_ataxs_c1_enter102_atax0_aunroll_x" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/atax/test-fpga.prj/quartus/db/ip/atax/submodules/atax_i_sfc_s_c1_in_for_body3_s_c1_enter102_atax6.sv" 85 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686672389989 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "atax_i_llvm_fpga_push_i32_t_074_push15_0 atax:atax_inst\|atax_internal:atax_internal_inst\|atax_function_wrapper:atax_internal\|atax_function:theatax_function\|atax_bb_B4:thebb_atax_B4\|atax_bb_B4_stall_region:thebb_atax_B4_stall_region\|atax_i_sfc_s_c1_in_for_body3_s_c1_enter102_atax6:thei_sfc_s_c1_in_for_body3_ataxs_c1_enter102_atax6_aunroll_x\|atax_i_sfc_logic_s_c1_in_for_body3_s_c1_enter102_atax0:thei_sfc_logic_s_c1_in_for_body3_ataxs_c1_enter102_atax0_aunroll_x\|atax_i_llvm_fpga_push_i32_t_074_push15_0:thei_llvm_fpga_push_i32_t_074_push15_atax5 " "Elaborating entity \"atax_i_llvm_fpga_push_i32_t_074_push15_0\" for hierarchy \"atax:atax_inst\|atax_internal:atax_internal_inst\|atax_function_wrapper:atax_internal\|atax_function:theatax_function\|atax_bb_B4:thebb_atax_B4\|atax_bb_B4_stall_region:thebb_atax_B4_stall_region\|atax_i_sfc_s_c1_in_for_body3_s_c1_enter102_atax6:thei_sfc_s_c1_in_for_body3_ataxs_c1_enter102_atax6_aunroll_x\|atax_i_sfc_logic_s_c1_in_for_body3_s_c1_enter102_atax0:thei_sfc_logic_s_c1_in_for_body3_ataxs_c1_enter102_atax0_aunroll_x\|atax_i_llvm_fpga_push_i32_t_074_push15_0:thei_llvm_fpga_push_i32_t_074_push15_atax5\"" {  } { { "db/ip/atax/submodules/atax_i_sfc_logic_s_c1_in_for_body3_s_c1_enter102_atax0.sv" "thei_llvm_fpga_push_i32_t_074_push15_atax5" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/atax/test-fpga.prj/quartus/db/ip/atax/submodules/atax_i_sfc_logic_s_c1_in_for_body3_s_c1_enter102_atax0.sv" 273 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686672390067 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "acl_push atax:atax_inst\|atax_internal:atax_internal_inst\|atax_function_wrapper:atax_internal\|atax_function:theatax_function\|atax_bb_B4:thebb_atax_B4\|atax_bb_B4_stall_region:thebb_atax_B4_stall_region\|atax_i_sfc_s_c1_in_for_body3_s_c1_enter102_atax6:thei_sfc_s_c1_in_for_body3_ataxs_c1_enter102_atax6_aunroll_x\|atax_i_sfc_logic_s_c1_in_for_body3_s_c1_enter102_atax0:thei_sfc_logic_s_c1_in_for_body3_ataxs_c1_enter102_atax0_aunroll_x\|atax_i_llvm_fpga_push_i32_t_074_push15_0:thei_llvm_fpga_push_i32_t_074_push15_atax5\|acl_push:thei_llvm_fpga_push_i32_t_074_push15_atax1 " "Elaborating entity \"acl_push\" for hierarchy \"atax:atax_inst\|atax_internal:atax_internal_inst\|atax_function_wrapper:atax_internal\|atax_function:theatax_function\|atax_bb_B4:thebb_atax_B4\|atax_bb_B4_stall_region:thebb_atax_B4_stall_region\|atax_i_sfc_s_c1_in_for_body3_s_c1_enter102_atax6:thei_sfc_s_c1_in_for_body3_ataxs_c1_enter102_atax6_aunroll_x\|atax_i_sfc_logic_s_c1_in_for_body3_s_c1_enter102_atax0:thei_sfc_logic_s_c1_in_for_body3_ataxs_c1_enter102_atax0_aunroll_x\|atax_i_llvm_fpga_push_i32_t_074_push15_0:thei_llvm_fpga_push_i32_t_074_push15_atax5\|acl_push:thei_llvm_fpga_push_i32_t_074_push15_atax1\"" {  } { { "db/ip/atax/submodules/atax_i_llvm_fpga_push_i32_t_074_push15_0.sv" "thei_llvm_fpga_push_i32_t_074_push15_atax1" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/atax/test-fpga.prj/quartus/db/ip/atax/submodules/atax_i_llvm_fpga_push_i32_t_074_push15_0.sv" 104 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686672390079 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_syncram atax:atax_inst\|atax_internal:atax_internal_inst\|atax_function_wrapper:atax_internal\|atax_function:theatax_function\|atax_bb_B4:thebb_atax_B4\|atax_bb_B4_stall_region:thebb_atax_B4_stall_region\|atax_i_sfc_s_c1_in_for_body3_s_c1_enter102_atax6:thei_sfc_s_c1_in_for_body3_ataxs_c1_enter102_atax6_aunroll_x\|atax_i_sfc_logic_s_c1_in_for_body3_s_c1_enter102_atax0:thei_sfc_logic_s_c1_in_for_body3_ataxs_c1_enter102_atax0_aunroll_x\|altera_syncram:redist6_sync_together13_aunroll_x_in_c1_eni5_3_tpl_4_mem_dmem " "Elaborating entity \"altera_syncram\" for hierarchy \"atax:atax_inst\|atax_internal:atax_internal_inst\|atax_function_wrapper:atax_internal\|atax_function:theatax_function\|atax_bb_B4:thebb_atax_B4\|atax_bb_B4_stall_region:thebb_atax_B4_stall_region\|atax_i_sfc_s_c1_in_for_body3_s_c1_enter102_atax6:thei_sfc_s_c1_in_for_body3_ataxs_c1_enter102_atax6_aunroll_x\|atax_i_sfc_logic_s_c1_in_for_body3_s_c1_enter102_atax0:thei_sfc_logic_s_c1_in_for_body3_ataxs_c1_enter102_atax0_aunroll_x\|altera_syncram:redist6_sync_together13_aunroll_x_in_c1_eni5_3_tpl_4_mem_dmem\"" {  } { { "db/ip/atax/submodules/atax_i_sfc_logic_s_c1_in_for_body3_s_c1_enter102_atax0.sv" "redist6_sync_together13_aunroll_x_in_c1_eni5_3_tpl_4_mem_dmem" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/atax/test-fpga.prj/quartus/db/ip/atax/submodules/atax_i_sfc_logic_s_c1_in_for_body3_s_c1_enter102_atax0.sv" 447 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686672390130 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "atax:atax_inst\|atax_internal:atax_internal_inst\|atax_function_wrapper:atax_internal\|atax_function:theatax_function\|atax_bb_B4:thebb_atax_B4\|atax_bb_B4_stall_region:thebb_atax_B4_stall_region\|atax_i_sfc_s_c1_in_for_body3_s_c1_enter102_atax6:thei_sfc_s_c1_in_for_body3_ataxs_c1_enter102_atax6_aunroll_x\|atax_i_sfc_logic_s_c1_in_for_body3_s_c1_enter102_atax0:thei_sfc_logic_s_c1_in_for_body3_ataxs_c1_enter102_atax0_aunroll_x\|altera_syncram:redist6_sync_together13_aunroll_x_in_c1_eni5_3_tpl_4_mem_dmem " "Elaborated megafunction instantiation \"atax:atax_inst\|atax_internal:atax_internal_inst\|atax_function_wrapper:atax_internal\|atax_function:theatax_function\|atax_bb_B4:thebb_atax_B4\|atax_bb_B4_stall_region:thebb_atax_B4_stall_region\|atax_i_sfc_s_c1_in_for_body3_s_c1_enter102_atax6:thei_sfc_s_c1_in_for_body3_ataxs_c1_enter102_atax6_aunroll_x\|atax_i_sfc_logic_s_c1_in_for_body3_s_c1_enter102_atax0:thei_sfc_logic_s_c1_in_for_body3_ataxs_c1_enter102_atax0_aunroll_x\|altera_syncram:redist6_sync_together13_aunroll_x_in_c1_eni5_3_tpl_4_mem_dmem\"" {  } { { "db/ip/atax/submodules/atax_i_sfc_logic_s_c1_in_for_body3_s_c1_enter102_atax0.sv" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/atax/test-fpga.prj/quartus/db/ip/atax/submodules/atax_i_sfc_logic_s_c1_in_for_body3_s_c1_enter102_atax0.sv" 447 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686672390138 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "atax:atax_inst\|atax_internal:atax_internal_inst\|atax_function_wrapper:atax_internal\|atax_function:theatax_function\|atax_bb_B4:thebb_atax_B4\|atax_bb_B4_stall_region:thebb_atax_B4_stall_region\|atax_i_sfc_s_c1_in_for_body3_s_c1_enter102_atax6:thei_sfc_s_c1_in_for_body3_ataxs_c1_enter102_atax6_aunroll_x\|atax_i_sfc_logic_s_c1_in_for_body3_s_c1_enter102_atax0:thei_sfc_logic_s_c1_in_for_body3_ataxs_c1_enter102_atax0_aunroll_x\|altera_syncram:redist6_sync_together13_aunroll_x_in_c1_eni5_3_tpl_4_mem_dmem " "Instantiated megafunction \"atax:atax_inst\|atax_internal:atax_internal_inst\|atax_function_wrapper:atax_internal\|atax_function:theatax_function\|atax_bb_B4:thebb_atax_B4\|atax_bb_B4_stall_region:thebb_atax_B4_stall_region\|atax_i_sfc_s_c1_in_for_body3_s_c1_enter102_atax6:thei_sfc_s_c1_in_for_body3_ataxs_c1_enter102_atax6_aunroll_x\|atax_i_sfc_logic_s_c1_in_for_body3_s_c1_enter102_atax0:thei_sfc_logic_s_c1_in_for_body3_ataxs_c1_enter102_atax0_aunroll_x\|altera_syncram:redist6_sync_together13_aunroll_x_in_c1_eni5_3_tpl_4_mem_dmem\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type MLAB " "Parameter \"ram_block_type\" = \"MLAB\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1686672390138 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode DUAL_PORT " "Parameter \"operation_mode\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1686672390138 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1686672390138 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 2 " "Parameter \"widthad_a\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1686672390138 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 3 " "Parameter \"numwords_a\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1686672390138 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 32 " "Parameter \"width_b\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1686672390138 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 2 " "Parameter \"widthad_b\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1686672390138 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 3 " "Parameter \"numwords_b\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1686672390138 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altera_syncram " "Parameter \"lpm_type\" = \"altera_syncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1686672390138 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1686672390138 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK0 " "Parameter \"address_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1686672390138 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "indata_reg_b CLOCK0 " "Parameter \"indata_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1686672390138 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdcontrol_reg_b CLOCK0 " "Parameter \"rdcontrol_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1686672390138 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "byteena_reg_b CLOCK0 " "Parameter \"byteena_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1686672390138 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b CLOCK1 " "Parameter \"outdata_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1686672390138 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_b CLEAR1 " "Parameter \"outdata_aclr_b\" = \"CLEAR1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1686672390138 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a NORMAL " "Parameter \"clock_enable_input_a\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1686672390138 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_b NORMAL " "Parameter \"clock_enable_input_b\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1686672390138 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_b NORMAL " "Parameter \"clock_enable_output_b\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1686672390138 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1686672390138 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_uninitialized TRUE " "Parameter \"power_up_uninitialized\" = \"TRUE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1686672390138 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone V " "Parameter \"intended_device_family\" = \"Cyclone V\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1686672390138 ""}  } { { "db/ip/atax/submodules/atax_i_sfc_logic_s_c1_in_for_body3_s_c1_enter102_atax0.sv" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/atax/test-fpga.prj/quartus/db/ip/atax/submodules/atax_i_sfc_logic_s_c1_in_for_body3_s_c1_enter102_atax0.sv" 447 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1686672390138 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altera_syncram_i362.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altera_syncram_i362.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altera_syncram_i362 " "Found entity 1: altera_syncram_i362" {  } { { "db/altera_syncram_i362.tdf" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/atax/test-fpga.prj/quartus/db/altera_syncram_i362.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686672390183 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686672390183 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_syncram_i362 atax:atax_inst\|atax_internal:atax_internal_inst\|atax_function_wrapper:atax_internal\|atax_function:theatax_function\|atax_bb_B4:thebb_atax_B4\|atax_bb_B4_stall_region:thebb_atax_B4_stall_region\|atax_i_sfc_s_c1_in_for_body3_s_c1_enter102_atax6:thei_sfc_s_c1_in_for_body3_ataxs_c1_enter102_atax6_aunroll_x\|atax_i_sfc_logic_s_c1_in_for_body3_s_c1_enter102_atax0:thei_sfc_logic_s_c1_in_for_body3_ataxs_c1_enter102_atax0_aunroll_x\|altera_syncram:redist6_sync_together13_aunroll_x_in_c1_eni5_3_tpl_4_mem_dmem\|altera_syncram_i362:auto_generated " "Elaborating entity \"altera_syncram_i362\" for hierarchy \"atax:atax_inst\|atax_internal:atax_internal_inst\|atax_function_wrapper:atax_internal\|atax_function:theatax_function\|atax_bb_B4:thebb_atax_B4\|atax_bb_B4_stall_region:thebb_atax_B4_stall_region\|atax_i_sfc_s_c1_in_for_body3_s_c1_enter102_atax6:thei_sfc_s_c1_in_for_body3_ataxs_c1_enter102_atax6_aunroll_x\|atax_i_sfc_logic_s_c1_in_for_body3_s_c1_enter102_atax0:thei_sfc_logic_s_c1_in_for_body3_ataxs_c1_enter102_atax0_aunroll_x\|altera_syncram:redist6_sync_together13_aunroll_x_in_c1_eni5_3_tpl_4_mem_dmem\|altera_syncram_i362:auto_generated\"" {  } { { "altera_syncram.tdf" "auto_generated" { Text "f:/quartus/quartus/libraries/megafunctions/altera_syncram.tdf" 125 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686672390186 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_5n94.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_5n94.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_5n94 " "Found entity 1: altsyncram_5n94" {  } { { "db/altsyncram_5n94.tdf" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/atax/test-fpga.prj/quartus/db/altsyncram_5n94.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686672390238 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686672390238 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_5n94 atax:atax_inst\|atax_internal:atax_internal_inst\|atax_function_wrapper:atax_internal\|atax_function:theatax_function\|atax_bb_B4:thebb_atax_B4\|atax_bb_B4_stall_region:thebb_atax_B4_stall_region\|atax_i_sfc_s_c1_in_for_body3_s_c1_enter102_atax6:thei_sfc_s_c1_in_for_body3_ataxs_c1_enter102_atax6_aunroll_x\|atax_i_sfc_logic_s_c1_in_for_body3_s_c1_enter102_atax0:thei_sfc_logic_s_c1_in_for_body3_ataxs_c1_enter102_atax0_aunroll_x\|altera_syncram:redist6_sync_together13_aunroll_x_in_c1_eni5_3_tpl_4_mem_dmem\|altera_syncram_i362:auto_generated\|altsyncram_5n94:altsyncram1 " "Elaborating entity \"altsyncram_5n94\" for hierarchy \"atax:atax_inst\|atax_internal:atax_internal_inst\|atax_function_wrapper:atax_internal\|atax_function:theatax_function\|atax_bb_B4:thebb_atax_B4\|atax_bb_B4_stall_region:thebb_atax_B4_stall_region\|atax_i_sfc_s_c1_in_for_body3_s_c1_enter102_atax6:thei_sfc_s_c1_in_for_body3_ataxs_c1_enter102_atax6_aunroll_x\|atax_i_sfc_logic_s_c1_in_for_body3_s_c1_enter102_atax0:thei_sfc_logic_s_c1_in_for_body3_ataxs_c1_enter102_atax0_aunroll_x\|altera_syncram:redist6_sync_together13_aunroll_x_in_c1_eni5_3_tpl_4_mem_dmem\|altera_syncram_i362:auto_generated\|altsyncram_5n94:altsyncram1\"" {  } { { "db/altera_syncram_i362.tdf" "altsyncram1" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/atax/test-fpga.prj/quartus/db/altera_syncram_i362.tdf" 38 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686672390242 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "atax_i_llvm_fpga_pop_i32_t_074_pop15_0 atax:atax_inst\|atax_internal:atax_internal_inst\|atax_function_wrapper:atax_internal\|atax_function:theatax_function\|atax_bb_B4:thebb_atax_B4\|atax_bb_B4_stall_region:thebb_atax_B4_stall_region\|atax_i_sfc_s_c1_in_for_body3_s_c1_enter102_atax6:thei_sfc_s_c1_in_for_body3_ataxs_c1_enter102_atax6_aunroll_x\|atax_i_sfc_logic_s_c1_in_for_body3_s_c1_enter102_atax0:thei_sfc_logic_s_c1_in_for_body3_ataxs_c1_enter102_atax0_aunroll_x\|atax_i_llvm_fpga_pop_i32_t_074_pop15_0:thei_llvm_fpga_pop_i32_t_074_pop15_atax3 " "Elaborating entity \"atax_i_llvm_fpga_pop_i32_t_074_pop15_0\" for hierarchy \"atax:atax_inst\|atax_internal:atax_internal_inst\|atax_function_wrapper:atax_internal\|atax_function:theatax_function\|atax_bb_B4:thebb_atax_B4\|atax_bb_B4_stall_region:thebb_atax_B4_stall_region\|atax_i_sfc_s_c1_in_for_body3_s_c1_enter102_atax6:thei_sfc_s_c1_in_for_body3_ataxs_c1_enter102_atax6_aunroll_x\|atax_i_sfc_logic_s_c1_in_for_body3_s_c1_enter102_atax0:thei_sfc_logic_s_c1_in_for_body3_ataxs_c1_enter102_atax0_aunroll_x\|atax_i_llvm_fpga_pop_i32_t_074_pop15_0:thei_llvm_fpga_pop_i32_t_074_pop15_atax3\"" {  } { { "db/ip/atax/submodules/atax_i_sfc_logic_s_c1_in_for_body3_s_c1_enter102_atax0.sv" "thei_llvm_fpga_pop_i32_t_074_pop15_atax3" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/atax/test-fpga.prj/quartus/db/ip/atax/submodules/atax_i_sfc_logic_s_c1_in_for_body3_s_c1_enter102_atax0.sv" 466 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686672390274 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "atax_i_llvm_fpga_sfc_exit_s_c1_out_for_body3_s_c1_exit106_atax0 atax:atax_inst\|atax_internal:atax_internal_inst\|atax_function_wrapper:atax_internal\|atax_function:theatax_function\|atax_bb_B4:thebb_atax_B4\|atax_bb_B4_stall_region:thebb_atax_B4_stall_region\|atax_i_sfc_s_c1_in_for_body3_s_c1_enter102_atax6:thei_sfc_s_c1_in_for_body3_ataxs_c1_enter102_atax6_aunroll_x\|atax_i_llvm_fpga_sfc_exit_s_c1_out_for_body3_s_c1_exit106_atax0:thei_llvm_fpga_sfc_exit_s_c1_out_for_body3_ataxs_c1_exit106_atax1_aunroll_x " "Elaborating entity \"atax_i_llvm_fpga_sfc_exit_s_c1_out_for_body3_s_c1_exit106_atax0\" for hierarchy \"atax:atax_inst\|atax_internal:atax_internal_inst\|atax_function_wrapper:atax_internal\|atax_function:theatax_function\|atax_bb_B4:thebb_atax_B4\|atax_bb_B4_stall_region:thebb_atax_B4_stall_region\|atax_i_sfc_s_c1_in_for_body3_s_c1_enter102_atax6:thei_sfc_s_c1_in_for_body3_ataxs_c1_enter102_atax6_aunroll_x\|atax_i_llvm_fpga_sfc_exit_s_c1_out_for_body3_s_c1_exit106_atax0:thei_llvm_fpga_sfc_exit_s_c1_out_for_body3_ataxs_c1_exit106_atax1_aunroll_x\"" {  } { { "db/ip/atax/submodules/atax_i_sfc_s_c1_in_for_body3_s_c1_enter102_atax6.sv" "thei_llvm_fpga_sfc_exit_s_c1_out_for_body3_ataxs_c1_exit106_atax1_aunroll_x" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/atax/test-fpga.prj/quartus/db/ip/atax/submodules/atax_i_sfc_s_c1_in_for_body3_s_c1_enter102_atax6.sv" 106 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686672390303 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "acl_enable_sink atax:atax_inst\|atax_internal:atax_internal_inst\|atax_function_wrapper:atax_internal\|atax_function:theatax_function\|atax_bb_B4:thebb_atax_B4\|atax_bb_B4_stall_region:thebb_atax_B4_stall_region\|atax_i_sfc_s_c1_in_for_body3_s_c1_enter102_atax6:thei_sfc_s_c1_in_for_body3_ataxs_c1_enter102_atax6_aunroll_x\|atax_i_llvm_fpga_sfc_exit_s_c1_out_for_body3_s_c1_exit106_atax0:thei_llvm_fpga_sfc_exit_s_c1_out_for_body3_ataxs_c1_exit106_atax1_aunroll_x\|acl_enable_sink:thei_llvm_fpga_sfc_exit_s_c1_out_for_body3_ataxs_c1_exit106_atax1 " "Elaborating entity \"acl_enable_sink\" for hierarchy \"atax:atax_inst\|atax_internal:atax_internal_inst\|atax_function_wrapper:atax_internal\|atax_function:theatax_function\|atax_bb_B4:thebb_atax_B4\|atax_bb_B4_stall_region:thebb_atax_B4_stall_region\|atax_i_sfc_s_c1_in_for_body3_s_c1_enter102_atax6:thei_sfc_s_c1_in_for_body3_ataxs_c1_enter102_atax6_aunroll_x\|atax_i_llvm_fpga_sfc_exit_s_c1_out_for_body3_s_c1_exit106_atax0:thei_llvm_fpga_sfc_exit_s_c1_out_for_body3_ataxs_c1_exit106_atax1_aunroll_x\|acl_enable_sink:thei_llvm_fpga_sfc_exit_s_c1_out_for_body3_ataxs_c1_exit106_atax1\"" {  } { { "db/ip/atax/submodules/atax_i_llvm_fpga_sfc_exit_s_c1_out_for_body3_s_c1_exit106_atax0.sv" "thei_llvm_fpga_sfc_exit_s_c1_out_for_body3_ataxs_c1_exit106_atax1" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/atax/test-fpga.prj/quartus/db/ip/atax/submodules/atax_i_llvm_fpga_sfc_exit_s_c1_out_for_body3_s_c1_exit106_atax0.sv" 126 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686672390316 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "2 1 acl_enable_sink.v(91) " "Verilog HDL assignment warning at acl_enable_sink.v(91): truncated value with size 2 to match size of target (1)" {  } { { "db/ip/atax/submodules/acl_enable_sink.v" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/atax/test-fpga.prj/quartus/db/ip/atax/submodules/acl_enable_sink.v" 91 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1686672390317 "|quartus_compile|atax:atax_inst|atax_internal:atax_internal_inst|atax_function_wrapper:atax_internal|atax_function:theatax_function|atax_bb_B4:thebb_atax_B4|atax_bb_B4_stall_region:thebb_atax_B4_stall_region|atax_i_sfc_s_c1_in_for_body3_s_c1_enter102_atax6:thei_sfc_s_c1_in_for_body3_ataxs_c1_enter102_atax6_aunroll_x|atax_i_llvm_fpga_sfc_exit_s_c1_out_for_body3_s_c1_exit106_atax0:thei_llvm_fpga_sfc_exit_s_c1_out_for_body3_ataxs_c1_exit106_atax1_aunroll_x|acl_enable_sink:thei_llvm_fpga_sfc_exit_s_c1_out_for_body3_ataxs_c1_exit106_atax1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 acl_enable_sink.v(109) " "Verilog HDL assignment warning at acl_enable_sink.v(109): truncated value with size 32 to match size of target (1)" {  } { { "db/ip/atax/submodules/acl_enable_sink.v" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/atax/test-fpga.prj/quartus/db/ip/atax/submodules/acl_enable_sink.v" 109 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1686672390317 "|quartus_compile|atax:atax_inst|atax_internal:atax_internal_inst|atax_function_wrapper:atax_internal|atax_function:theatax_function|atax_bb_B4:thebb_atax_B4|atax_bb_B4_stall_region:thebb_atax_B4_stall_region|atax_i_sfc_s_c1_in_for_body3_s_c1_enter102_atax6:thei_sfc_s_c1_in_for_body3_ataxs_c1_enter102_atax6_aunroll_x|atax_i_llvm_fpga_sfc_exit_s_c1_out_for_body3_s_c1_exit106_atax0:thei_llvm_fpga_sfc_exit_s_c1_out_for_body3_ataxs_c1_exit106_atax1_aunroll_x|acl_enable_sink:thei_llvm_fpga_sfc_exit_s_c1_out_for_body3_ataxs_c1_exit106_atax1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "acl_data_fifo atax:atax_inst\|atax_internal:atax_internal_inst\|atax_function_wrapper:atax_internal\|atax_function:theatax_function\|atax_bb_B4:thebb_atax_B4\|atax_bb_B4_stall_region:thebb_atax_B4_stall_region\|acl_data_fifo:thecoalesced_delay_1_fifo " "Elaborating entity \"acl_data_fifo\" for hierarchy \"atax:atax_inst\|atax_internal:atax_internal_inst\|atax_function_wrapper:atax_internal\|atax_function:theatax_function\|atax_bb_B4:thebb_atax_B4\|atax_bb_B4_stall_region:thebb_atax_B4_stall_region\|acl_data_fifo:thecoalesced_delay_1_fifo\"" {  } { { "db/ip/atax/submodules/atax_bb_b4_stall_region.sv" "thecoalesced_delay_1_fifo" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/atax/test-fpga.prj/quartus/db/ip/atax/submodules/atax_bb_b4_stall_region.sv" 333 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686672390330 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "acl_fifo atax:atax_inst\|atax_internal:atax_internal_inst\|atax_function_wrapper:atax_internal\|atax_function:theatax_function\|atax_bb_B4:thebb_atax_B4\|atax_bb_B4_stall_region:thebb_atax_B4_stall_region\|acl_data_fifo:thecoalesced_delay_1_fifo\|acl_fifo:fifo " "Elaborating entity \"acl_fifo\" for hierarchy \"atax:atax_inst\|atax_internal:atax_internal_inst\|atax_function_wrapper:atax_internal\|atax_function:theatax_function\|atax_bb_B4:thebb_atax_B4\|atax_bb_B4_stall_region:thebb_atax_B4_stall_region\|acl_data_fifo:thecoalesced_delay_1_fifo\|acl_fifo:fifo\"" {  } { { "db/ip/atax/submodules/acl_data_fifo.v" "fifo" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/atax/test-fpga.prj/quartus/db/ip/atax/submodules/acl_data_fifo.v" 136 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686672390344 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hld_fifo atax:atax_inst\|atax_internal:atax_internal_inst\|atax_function_wrapper:atax_internal\|atax_function:theatax_function\|atax_bb_B4:thebb_atax_B4\|atax_bb_B4_stall_region:thebb_atax_B4_stall_region\|acl_data_fifo:thecoalesced_delay_1_fifo\|acl_fifo:fifo\|hld_fifo:hld_fifo_inst " "Elaborating entity \"hld_fifo\" for hierarchy \"atax:atax_inst\|atax_internal:atax_internal_inst\|atax_function_wrapper:atax_internal\|atax_function:theatax_function\|atax_bb_B4:thebb_atax_B4\|atax_bb_B4_stall_region:thebb_atax_B4_stall_region\|acl_data_fifo:thecoalesced_delay_1_fifo\|acl_fifo:fifo\|hld_fifo:hld_fifo_inst\"" {  } { { "db/ip/atax/submodules/acl_fifo.v" "hld_fifo_inst" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/atax/test-fpga.prj/quartus/db/ip/atax/submodules/acl_fifo.v" 289 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686672390361 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 hld_fifo.sv(514) " "Verilog HDL assignment warning at hld_fifo.sv(514): truncated value with size 32 to match size of target (1)" {  } { { "db/ip/atax/submodules/hld_fifo.sv" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/atax/test-fpga.prj/quartus/db/ip/atax/submodules/hld_fifo.sv" 514 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1686672390362 "|quartus_compile|atax:atax_inst|atax_internal:atax_internal_inst|atax_function_wrapper:atax_internal|atax_function:theatax_function|atax_bb_B4:thebb_atax_B4|atax_bb_B4_stall_region:thebb_atax_B4_stall_region|acl_data_fifo:thecoalesced_delay_1_fifo|acl_fifo:fifo|hld_fifo:hld_fifo_inst"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "acl_mid_speed_fifo atax:atax_inst\|atax_internal:atax_internal_inst\|atax_function_wrapper:atax_internal\|atax_function:theatax_function\|atax_bb_B4:thebb_atax_B4\|atax_bb_B4_stall_region:thebb_atax_B4_stall_region\|acl_data_fifo:thecoalesced_delay_1_fifo\|acl_fifo:fifo\|hld_fifo:hld_fifo_inst\|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst " "Elaborating entity \"acl_mid_speed_fifo\" for hierarchy \"atax:atax_inst\|atax_internal:atax_internal_inst\|atax_function_wrapper:atax_internal\|atax_function:theatax_function\|atax_bb_B4:thebb_atax_B4\|atax_bb_B4_stall_region:thebb_atax_B4_stall_region\|acl_data_fifo:thecoalesced_delay_1_fifo\|acl_fifo:fifo\|hld_fifo:hld_fifo_inst\|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst\"" {  } { { "db/ip/atax/submodules/hld_fifo.sv" "ms.acl_mid_speed_fifo_inst" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/atax/test-fpga.prj/quartus/db/ip/atax/submodules/hld_fifo.sv" 894 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686672390385 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 acl_mid_speed_fifo.sv(174) " "Verilog HDL assignment warning at acl_mid_speed_fifo.sv(174): truncated value with size 32 to match size of target (1)" {  } { { "db/ip/atax/submodules/acl_mid_speed_fifo.sv" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/atax/test-fpga.prj/quartus/db/ip/atax/submodules/acl_mid_speed_fifo.sv" 174 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1686672390386 "|quartus_compile|atax:atax_inst|atax_internal:atax_internal_inst|atax_function_wrapper:atax_internal|atax_function:theatax_function|atax_bb_B4:thebb_atax_B4|atax_bb_B4_stall_region:thebb_atax_B4_stall_region|acl_data_fifo:thecoalesced_delay_1_fifo|acl_fifo:fifo|hld_fifo:hld_fifo_inst|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst"}
{ "Warning" "WCBX_ALTSYNCRAM_ALTSYNCRAM_MRAM_UNAVAILABLE" "" "Device family Cyclone V does not have M20K blocks -- using available memory blocks" {  } { { "db/ip/atax/submodules/acl_mid_speed_fifo.sv" "gen_ram.gen_m20k.altera_syncram" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/atax/test-fpga.prj/quartus/db/ip/atax/submodules/acl_mid_speed_fifo.sv" 497 0 0 } }  } 0 272007 "Warning message" 0 0 "Analysis & Synthesis" 0 -1 1686672390535 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_syncram atax:atax_inst\|atax_internal:atax_internal_inst\|atax_function_wrapper:atax_internal\|atax_function:theatax_function\|atax_bb_B4:thebb_atax_B4\|atax_bb_B4_stall_region:thebb_atax_B4_stall_region\|acl_data_fifo:thecoalesced_delay_1_fifo\|acl_fifo:fifo\|hld_fifo:hld_fifo_inst\|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst\|altera_syncram:gen_ram.gen_m20k.altera_syncram " "Elaborating entity \"altera_syncram\" for hierarchy \"atax:atax_inst\|atax_internal:atax_internal_inst\|atax_function_wrapper:atax_internal\|atax_function:theatax_function\|atax_bb_B4:thebb_atax_B4\|atax_bb_B4_stall_region:thebb_atax_B4_stall_region\|acl_data_fifo:thecoalesced_delay_1_fifo\|acl_fifo:fifo\|hld_fifo:hld_fifo_inst\|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst\|altera_syncram:gen_ram.gen_m20k.altera_syncram\"" {  } { { "db/ip/atax/submodules/acl_mid_speed_fifo.sv" "gen_ram.gen_m20k.altera_syncram" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/atax/test-fpga.prj/quartus/db/ip/atax/submodules/acl_mid_speed_fifo.sv" 497 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686672390557 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "atax:atax_inst\|atax_internal:atax_internal_inst\|atax_function_wrapper:atax_internal\|atax_function:theatax_function\|atax_bb_B4:thebb_atax_B4\|atax_bb_B4_stall_region:thebb_atax_B4_stall_region\|acl_data_fifo:thecoalesced_delay_1_fifo\|acl_fifo:fifo\|hld_fifo:hld_fifo_inst\|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst\|altera_syncram:gen_ram.gen_m20k.altera_syncram " "Elaborated megafunction instantiation \"atax:atax_inst\|atax_internal:atax_internal_inst\|atax_function_wrapper:atax_internal\|atax_function:theatax_function\|atax_bb_B4:thebb_atax_B4\|atax_bb_B4_stall_region:thebb_atax_B4_stall_region\|acl_data_fifo:thecoalesced_delay_1_fifo\|acl_fifo:fifo\|hld_fifo:hld_fifo_inst\|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst\|altera_syncram:gen_ram.gen_m20k.altera_syncram\"" {  } { { "db/ip/atax/submodules/acl_mid_speed_fifo.sv" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/atax/test-fpga.prj/quartus/db/ip/atax/submodules/acl_mid_speed_fifo.sv" 497 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686672390566 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "atax:atax_inst\|atax_internal:atax_internal_inst\|atax_function_wrapper:atax_internal\|atax_function:theatax_function\|atax_bb_B4:thebb_atax_B4\|atax_bb_B4_stall_region:thebb_atax_B4_stall_region\|acl_data_fifo:thecoalesced_delay_1_fifo\|acl_fifo:fifo\|hld_fifo:hld_fifo_inst\|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst\|altera_syncram:gen_ram.gen_m20k.altera_syncram " "Instantiated megafunction \"atax:atax_inst\|atax_internal:atax_internal_inst\|atax_function_wrapper:atax_internal\|atax_function:theatax_function\|atax_bb_B4:thebb_atax_B4\|atax_bb_B4_stall_region:thebb_atax_B4_stall_region\|acl_data_fifo:thecoalesced_delay_1_fifo\|acl_fifo:fifo\|hld_fifo:hld_fifo_inst\|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst\|altera_syncram:gen_ram.gen_m20k.altera_syncram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 64 " "Parameter \"numwords_a\" = \"64\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1686672390566 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 64 " "Parameter \"numwords_b\" = \"64\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1686672390566 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_b CLEAR1 " "Parameter \"address_aclr_b\" = \"CLEAR1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1686672390566 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK1 " "Parameter \"address_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1686672390566 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1686672390566 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_b BYPASS " "Parameter \"clock_enable_input_b\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1686672390566 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_b NORMAL " "Parameter \"clock_enable_output_b\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1686672390566 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "enable_ecc FALSE " "Parameter \"enable_ecc\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1686672390566 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Stratix 10 " "Parameter \"intended_device_family\" = \"Stratix 10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1686672390566 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altera_syncram " "Parameter \"lpm_type\" = \"altera_syncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1686672390566 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode DUAL_PORT " "Parameter \"operation_mode\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1686672390566 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_b NONE " "Parameter \"outdata_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1686672390566 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_sclr_b NONE " "Parameter \"outdata_sclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1686672390566 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b CLOCK1 " "Parameter \"outdata_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1686672390566 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_uninitialized TRUE " "Parameter \"power_up_uninitialized\" = \"TRUE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1686672390566 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type M20K " "Parameter \"ram_block_type\" = \"M20K\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1686672390566 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1686672390566 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 6 " "Parameter \"widthad_a\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1686672390566 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 6 " "Parameter \"widthad_b\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1686672390566 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 165 " "Parameter \"width_a\" = \"165\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1686672390566 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 165 " "Parameter \"width_b\" = \"165\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1686672390566 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1686672390566 ""}  } { { "db/ip/atax/submodules/acl_mid_speed_fifo.sv" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/atax/test-fpga.prj/quartus/db/ip/atax/submodules/acl_mid_speed_fifo.sv" 497 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1686672390566 ""}
{ "Warning" "WTDFX_ASSERTION" "Device family Cyclone V does not have M20K blocks -- using available memory blocks " "Assertion warning: Device family Cyclone V does not have M20K blocks -- using available memory blocks" {  } { { "db/altera_syncram_r572.tdf" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/atax/test-fpga.prj/quartus/db/altera_syncram_r572.tdf" 52 2 0 } }  } 0 287001 "Assertion warning: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686672390622 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altera_syncram_r572.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altera_syncram_r572.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altera_syncram_r572 " "Found entity 1: altera_syncram_r572" {  } { { "db/altera_syncram_r572.tdf" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/atax/test-fpga.prj/quartus/db/altera_syncram_r572.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686672390622 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686672390622 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_syncram_r572 atax:atax_inst\|atax_internal:atax_internal_inst\|atax_function_wrapper:atax_internal\|atax_function:theatax_function\|atax_bb_B4:thebb_atax_B4\|atax_bb_B4_stall_region:thebb_atax_B4_stall_region\|acl_data_fifo:thecoalesced_delay_1_fifo\|acl_fifo:fifo\|hld_fifo:hld_fifo_inst\|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst\|altera_syncram:gen_ram.gen_m20k.altera_syncram\|altera_syncram_r572:auto_generated " "Elaborating entity \"altera_syncram_r572\" for hierarchy \"atax:atax_inst\|atax_internal:atax_internal_inst\|atax_function_wrapper:atax_internal\|atax_function:theatax_function\|atax_bb_B4:thebb_atax_B4\|atax_bb_B4_stall_region:thebb_atax_B4_stall_region\|acl_data_fifo:thecoalesced_delay_1_fifo\|acl_fifo:fifo\|hld_fifo:hld_fifo_inst\|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst\|altera_syncram:gen_ram.gen_m20k.altera_syncram\|altera_syncram_r572:auto_generated\"" {  } { { "altera_syncram.tdf" "auto_generated" { Text "f:/quartus/quartus/libraries/megafunctions/altera_syncram.tdf" 125 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686672390626 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_6bb4.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_6bb4.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_6bb4 " "Found entity 1: altsyncram_6bb4" {  } { { "db/altsyncram_6bb4.tdf" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/atax/test-fpga.prj/quartus/db/altsyncram_6bb4.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686672390737 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686672390737 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_6bb4 atax:atax_inst\|atax_internal:atax_internal_inst\|atax_function_wrapper:atax_internal\|atax_function:theatax_function\|atax_bb_B4:thebb_atax_B4\|atax_bb_B4_stall_region:thebb_atax_B4_stall_region\|acl_data_fifo:thecoalesced_delay_1_fifo\|acl_fifo:fifo\|hld_fifo:hld_fifo_inst\|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst\|altera_syncram:gen_ram.gen_m20k.altera_syncram\|altera_syncram_r572:auto_generated\|altsyncram_6bb4:altsyncram1 " "Elaborating entity \"altsyncram_6bb4\" for hierarchy \"atax:atax_inst\|atax_internal:atax_internal_inst\|atax_function_wrapper:atax_internal\|atax_function:theatax_function\|atax_bb_B4:thebb_atax_B4\|atax_bb_B4_stall_region:thebb_atax_B4_stall_region\|acl_data_fifo:thecoalesced_delay_1_fifo\|acl_fifo:fifo\|hld_fifo:hld_fifo_inst\|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst\|altera_syncram:gen_ram.gen_m20k.altera_syncram\|altera_syncram_r572:auto_generated\|altsyncram_6bb4:altsyncram1\"" {  } { { "db/altera_syncram_r572.tdf" "altsyncram1" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/atax/test-fpga.prj/quartus/db/altera_syncram_r572.tdf" 39 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686672390744 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "acl_tessellated_incr_decr_threshold atax:atax_inst\|atax_internal:atax_internal_inst\|atax_function_wrapper:atax_internal\|atax_function:theatax_function\|atax_bb_B4:thebb_atax_B4\|atax_bb_B4_stall_region:thebb_atax_B4_stall_region\|acl_data_fifo:thecoalesced_delay_1_fifo\|acl_fifo:fifo\|hld_fifo:hld_fifo_inst\|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst\|acl_tessellated_incr_decr_threshold:addr_match_inst " "Elaborating entity \"acl_tessellated_incr_decr_threshold\" for hierarchy \"atax:atax_inst\|atax_internal:atax_internal_inst\|atax_function_wrapper:atax_internal\|atax_function:theatax_function\|atax_bb_B4:thebb_atax_B4\|atax_bb_B4_stall_region:thebb_atax_B4_stall_region\|acl_data_fifo:thecoalesced_delay_1_fifo\|acl_fifo:fifo\|hld_fifo:hld_fifo_inst\|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst\|acl_tessellated_incr_decr_threshold:addr_match_inst\"" {  } { { "db/ip/atax/submodules/acl_mid_speed_fifo.sv" "addr_match_inst" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/atax/test-fpga.prj/quartus/db/ip/atax/submodules/acl_mid_speed_fifo.sv" 708 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686672390843 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "64 32 acl_tessellated_incr_decr_threshold.sv(107) " "Verilog HDL assignment warning at acl_tessellated_incr_decr_threshold.sv(107): truncated value with size 64 to match size of target (32)" {  } { { "db/ip/atax/submodules/acl_tessellated_incr_decr_threshold.sv" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/atax/test-fpga.prj/quartus/db/ip/atax/submodules/acl_tessellated_incr_decr_threshold.sv" 107 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1686672390843 "|quartus_compile|atax:atax_inst|atax_internal:atax_internal_inst|atax_function_wrapper:atax_internal|atax_function:theatax_function|atax_bb_B4:thebb_atax_B4|atax_bb_B4_stall_region:thebb_atax_B4_stall_region|acl_data_fifo:thecoalesced_delay_1_fifo|acl_fifo:fifo|hld_fifo:hld_fifo_inst|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|acl_tessellated_incr_decr_threshold:addr_match_inst"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "acl_tessellated_incr_decr_threshold atax:atax_inst\|atax_internal:atax_internal_inst\|atax_function_wrapper:atax_internal\|atax_function:theatax_function\|atax_bb_B4:thebb_atax_B4\|atax_bb_B4_stall_region:thebb_atax_B4_stall_region\|acl_data_fifo:thecoalesced_delay_1_fifo\|acl_fifo:fifo\|hld_fifo:hld_fifo_inst\|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst\|acl_tessellated_incr_decr_threshold:gen_real_stall_out.stall_out_inst " "Elaborating entity \"acl_tessellated_incr_decr_threshold\" for hierarchy \"atax:atax_inst\|atax_internal:atax_internal_inst\|atax_function_wrapper:atax_internal\|atax_function:theatax_function\|atax_bb_B4:thebb_atax_B4\|atax_bb_B4_stall_region:thebb_atax_B4_stall_region\|acl_data_fifo:thecoalesced_delay_1_fifo\|acl_fifo:fifo\|hld_fifo:hld_fifo_inst\|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst\|acl_tessellated_incr_decr_threshold:gen_real_stall_out.stall_out_inst\"" {  } { { "db/ip/atax/submodules/acl_mid_speed_fifo.sv" "gen_real_stall_out.stall_out_inst" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/atax/test-fpga.prj/quartus/db/ip/atax/submodules/acl_mid_speed_fifo.sv" 866 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686672390861 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "64 32 acl_tessellated_incr_decr_threshold.sv(107) " "Verilog HDL assignment warning at acl_tessellated_incr_decr_threshold.sv(107): truncated value with size 64 to match size of target (32)" {  } { { "db/ip/atax/submodules/acl_tessellated_incr_decr_threshold.sv" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/atax/test-fpga.prj/quartus/db/ip/atax/submodules/acl_tessellated_incr_decr_threshold.sv" 107 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1686672390861 "|quartus_compile|atax:atax_inst|atax_internal:atax_internal_inst|atax_function_wrapper:atax_internal|atax_function:theatax_function|atax_bb_B4:thebb_atax_B4|atax_bb_B4_stall_region:thebb_atax_B4_stall_region|acl_data_fifo:thecoalesced_delay_1_fifo|acl_fifo:fifo|hld_fifo:hld_fifo_inst|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|acl_tessellated_incr_decr_threshold:gen_real_stall_out.stall_out_inst"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "acl_tessellated_incr_decr_threshold atax:atax_inst\|atax_internal:atax_internal_inst\|atax_function_wrapper:atax_internal\|atax_function:theatax_function\|atax_bb_B4:thebb_atax_B4\|atax_bb_B4_stall_region:thebb_atax_B4_stall_region\|acl_data_fifo:thecoalesced_delay_1_fifo\|acl_fifo:fifo\|hld_fifo:hld_fifo_inst\|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst\|acl_tessellated_incr_decr_threshold:real_almost_full.almost_full_inst " "Elaborating entity \"acl_tessellated_incr_decr_threshold\" for hierarchy \"atax:atax_inst\|atax_internal:atax_internal_inst\|atax_function_wrapper:atax_internal\|atax_function:theatax_function\|atax_bb_B4:thebb_atax_B4\|atax_bb_B4_stall_region:thebb_atax_B4_stall_region\|acl_data_fifo:thecoalesced_delay_1_fifo\|acl_fifo:fifo\|hld_fifo:hld_fifo_inst\|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst\|acl_tessellated_incr_decr_threshold:real_almost_full.almost_full_inst\"" {  } { { "db/ip/atax/submodules/acl_mid_speed_fifo.sv" "real_almost_full.almost_full_inst" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/atax/test-fpga.prj/quartus/db/ip/atax/submodules/acl_mid_speed_fifo.sv" 925 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686672390879 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "64 32 acl_tessellated_incr_decr_threshold.sv(107) " "Verilog HDL assignment warning at acl_tessellated_incr_decr_threshold.sv(107): truncated value with size 64 to match size of target (32)" {  } { { "db/ip/atax/submodules/acl_tessellated_incr_decr_threshold.sv" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/atax/test-fpga.prj/quartus/db/ip/atax/submodules/acl_tessellated_incr_decr_threshold.sv" 107 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1686672390880 "|quartus_compile|atax:atax_inst|atax_internal:atax_internal_inst|atax_function_wrapper:atax_internal|atax_function:theatax_function|atax_bb_B4:thebb_atax_B4|atax_bb_B4_stall_region:thebb_atax_B4_stall_region|acl_data_fifo:thecoalesced_delay_1_fifo|acl_fifo:fifo|hld_fifo:hld_fifo_inst|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|acl_tessellated_incr_decr_threshold:real_almost_full.almost_full_inst"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "acl_data_fifo atax:atax_inst\|atax_internal:atax_internal_inst\|atax_function_wrapper:atax_internal\|atax_function:theatax_function\|atax_bb_B4:thebb_atax_B4\|atax_bb_B4_stall_region:thebb_atax_B4_stall_region\|acl_data_fifo:thecoalesced_delay_0_fifo " "Elaborating entity \"acl_data_fifo\" for hierarchy \"atax:atax_inst\|atax_internal:atax_internal_inst\|atax_function_wrapper:atax_internal\|atax_function:theatax_function\|atax_bb_B4:thebb_atax_B4\|atax_bb_B4_stall_region:thebb_atax_B4_stall_region\|acl_data_fifo:thecoalesced_delay_0_fifo\"" {  } { { "db/ip/atax/submodules/atax_bb_b4_stall_region.sv" "thecoalesced_delay_0_fifo" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/atax/test-fpga.prj/quartus/db/ip/atax/submodules/atax_bb_b4_stall_region.sv" 361 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686672390905 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "acl_fifo atax:atax_inst\|atax_internal:atax_internal_inst\|atax_function_wrapper:atax_internal\|atax_function:theatax_function\|atax_bb_B4:thebb_atax_B4\|atax_bb_B4_stall_region:thebb_atax_B4_stall_region\|acl_data_fifo:thecoalesced_delay_0_fifo\|acl_fifo:fifo " "Elaborating entity \"acl_fifo\" for hierarchy \"atax:atax_inst\|atax_internal:atax_internal_inst\|atax_function_wrapper:atax_internal\|atax_function:theatax_function\|atax_bb_B4:thebb_atax_B4\|atax_bb_B4_stall_region:thebb_atax_B4_stall_region\|acl_data_fifo:thecoalesced_delay_0_fifo\|acl_fifo:fifo\"" {  } { { "db/ip/atax/submodules/acl_data_fifo.v" "fifo" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/atax/test-fpga.prj/quartus/db/ip/atax/submodules/acl_data_fifo.v" 136 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686672390952 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hld_fifo atax:atax_inst\|atax_internal:atax_internal_inst\|atax_function_wrapper:atax_internal\|atax_function:theatax_function\|atax_bb_B4:thebb_atax_B4\|atax_bb_B4_stall_region:thebb_atax_B4_stall_region\|acl_data_fifo:thecoalesced_delay_0_fifo\|acl_fifo:fifo\|hld_fifo:hld_fifo_inst " "Elaborating entity \"hld_fifo\" for hierarchy \"atax:atax_inst\|atax_internal:atax_internal_inst\|atax_function_wrapper:atax_internal\|atax_function:theatax_function\|atax_bb_B4:thebb_atax_B4\|atax_bb_B4_stall_region:thebb_atax_B4_stall_region\|acl_data_fifo:thecoalesced_delay_0_fifo\|acl_fifo:fifo\|hld_fifo:hld_fifo_inst\"" {  } { { "db/ip/atax/submodules/acl_fifo.v" "hld_fifo_inst" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/atax/test-fpga.prj/quartus/db/ip/atax/submodules/acl_fifo.v" 289 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686672390973 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 hld_fifo.sv(514) " "Verilog HDL assignment warning at hld_fifo.sv(514): truncated value with size 32 to match size of target (1)" {  } { { "db/ip/atax/submodules/hld_fifo.sv" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/atax/test-fpga.prj/quartus/db/ip/atax/submodules/hld_fifo.sv" 514 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1686672391021 "|quartus_compile|atax:atax_inst|atax_internal:atax_internal_inst|atax_function_wrapper:atax_internal|atax_function:theatax_function|atax_bb_B4:thebb_atax_B4|atax_bb_B4_stall_region:thebb_atax_B4_stall_region|acl_data_fifo:thecoalesced_delay_0_fifo|acl_fifo:fifo|hld_fifo:hld_fifo_inst"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "acl_mid_speed_fifo atax:atax_inst\|atax_internal:atax_internal_inst\|atax_function_wrapper:atax_internal\|atax_function:theatax_function\|atax_bb_B4:thebb_atax_B4\|atax_bb_B4_stall_region:thebb_atax_B4_stall_region\|acl_data_fifo:thecoalesced_delay_0_fifo\|acl_fifo:fifo\|hld_fifo:hld_fifo_inst\|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst " "Elaborating entity \"acl_mid_speed_fifo\" for hierarchy \"atax:atax_inst\|atax_internal:atax_internal_inst\|atax_function_wrapper:atax_internal\|atax_function:theatax_function\|atax_bb_B4:thebb_atax_B4\|atax_bb_B4_stall_region:thebb_atax_B4_stall_region\|acl_data_fifo:thecoalesced_delay_0_fifo\|acl_fifo:fifo\|hld_fifo:hld_fifo_inst\|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst\"" {  } { { "db/ip/atax/submodules/hld_fifo.sv" "ms.acl_mid_speed_fifo_inst" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/atax/test-fpga.prj/quartus/db/ip/atax/submodules/hld_fifo.sv" 894 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686672391068 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 acl_mid_speed_fifo.sv(174) " "Verilog HDL assignment warning at acl_mid_speed_fifo.sv(174): truncated value with size 32 to match size of target (1)" {  } { { "db/ip/atax/submodules/acl_mid_speed_fifo.sv" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/atax/test-fpga.prj/quartus/db/ip/atax/submodules/acl_mid_speed_fifo.sv" 174 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1686672391070 "|quartus_compile|atax:atax_inst|atax_internal:atax_internal_inst|atax_function_wrapper:atax_internal|atax_function:theatax_function|atax_bb_B4:thebb_atax_B4|atax_bb_B4_stall_region:thebb_atax_B4_stall_region|acl_data_fifo:thecoalesced_delay_0_fifo|acl_fifo:fifo|hld_fifo:hld_fifo_inst|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst"}
{ "Warning" "WCBX_ALTSYNCRAM_ALTSYNCRAM_MRAM_UNAVAILABLE" "" "Device family Cyclone V does not have M20K blocks -- using available memory blocks" {  } { { "db/ip/atax/submodules/acl_mid_speed_fifo.sv" "gen_ram.gen_m20k.altera_syncram" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/atax/test-fpga.prj/quartus/db/ip/atax/submodules/acl_mid_speed_fifo.sv" 497 0 0 } }  } 0 272007 "Warning message" 0 0 "Analysis & Synthesis" 0 -1 1686672391163 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_syncram atax:atax_inst\|atax_internal:atax_internal_inst\|atax_function_wrapper:atax_internal\|atax_function:theatax_function\|atax_bb_B4:thebb_atax_B4\|atax_bb_B4_stall_region:thebb_atax_B4_stall_region\|acl_data_fifo:thecoalesced_delay_0_fifo\|acl_fifo:fifo\|hld_fifo:hld_fifo_inst\|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst\|altera_syncram:gen_ram.gen_m20k.altera_syncram " "Elaborating entity \"altera_syncram\" for hierarchy \"atax:atax_inst\|atax_internal:atax_internal_inst\|atax_function_wrapper:atax_internal\|atax_function:theatax_function\|atax_bb_B4:thebb_atax_B4\|atax_bb_B4_stall_region:thebb_atax_B4_stall_region\|acl_data_fifo:thecoalesced_delay_0_fifo\|acl_fifo:fifo\|hld_fifo:hld_fifo_inst\|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst\|altera_syncram:gen_ram.gen_m20k.altera_syncram\"" {  } { { "db/ip/atax/submodules/acl_mid_speed_fifo.sv" "gen_ram.gen_m20k.altera_syncram" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/atax/test-fpga.prj/quartus/db/ip/atax/submodules/acl_mid_speed_fifo.sv" 497 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686672391177 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "atax:atax_inst\|atax_internal:atax_internal_inst\|atax_function_wrapper:atax_internal\|atax_function:theatax_function\|atax_bb_B4:thebb_atax_B4\|atax_bb_B4_stall_region:thebb_atax_B4_stall_region\|acl_data_fifo:thecoalesced_delay_0_fifo\|acl_fifo:fifo\|hld_fifo:hld_fifo_inst\|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst\|altera_syncram:gen_ram.gen_m20k.altera_syncram " "Elaborated megafunction instantiation \"atax:atax_inst\|atax_internal:atax_internal_inst\|atax_function_wrapper:atax_internal\|atax_function:theatax_function\|atax_bb_B4:thebb_atax_B4\|atax_bb_B4_stall_region:thebb_atax_B4_stall_region\|acl_data_fifo:thecoalesced_delay_0_fifo\|acl_fifo:fifo\|hld_fifo:hld_fifo_inst\|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst\|altera_syncram:gen_ram.gen_m20k.altera_syncram\"" {  } { { "db/ip/atax/submodules/acl_mid_speed_fifo.sv" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/atax/test-fpga.prj/quartus/db/ip/atax/submodules/acl_mid_speed_fifo.sv" 497 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686672391184 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "atax:atax_inst\|atax_internal:atax_internal_inst\|atax_function_wrapper:atax_internal\|atax_function:theatax_function\|atax_bb_B4:thebb_atax_B4\|atax_bb_B4_stall_region:thebb_atax_B4_stall_region\|acl_data_fifo:thecoalesced_delay_0_fifo\|acl_fifo:fifo\|hld_fifo:hld_fifo_inst\|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst\|altera_syncram:gen_ram.gen_m20k.altera_syncram " "Instantiated megafunction \"atax:atax_inst\|atax_internal:atax_internal_inst\|atax_function_wrapper:atax_internal\|atax_function:theatax_function\|atax_bb_B4:thebb_atax_B4\|atax_bb_B4_stall_region:thebb_atax_B4_stall_region\|acl_data_fifo:thecoalesced_delay_0_fifo\|acl_fifo:fifo\|hld_fifo:hld_fifo_inst\|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst\|altera_syncram:gen_ram.gen_m20k.altera_syncram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 64 " "Parameter \"numwords_a\" = \"64\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1686672391184 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 64 " "Parameter \"numwords_b\" = \"64\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1686672391184 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_b CLEAR1 " "Parameter \"address_aclr_b\" = \"CLEAR1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1686672391184 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK1 " "Parameter \"address_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1686672391184 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1686672391184 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_b BYPASS " "Parameter \"clock_enable_input_b\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1686672391184 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_b NORMAL " "Parameter \"clock_enable_output_b\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1686672391184 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "enable_ecc FALSE " "Parameter \"enable_ecc\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1686672391184 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Stratix 10 " "Parameter \"intended_device_family\" = \"Stratix 10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1686672391184 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altera_syncram " "Parameter \"lpm_type\" = \"altera_syncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1686672391184 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode DUAL_PORT " "Parameter \"operation_mode\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1686672391184 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_b NONE " "Parameter \"outdata_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1686672391184 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_sclr_b NONE " "Parameter \"outdata_sclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1686672391184 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b CLOCK1 " "Parameter \"outdata_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1686672391184 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_uninitialized TRUE " "Parameter \"power_up_uninitialized\" = \"TRUE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1686672391184 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type M20K " "Parameter \"ram_block_type\" = \"M20K\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1686672391184 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1686672391184 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 6 " "Parameter \"widthad_a\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1686672391184 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 6 " "Parameter \"widthad_b\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1686672391184 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 34 " "Parameter \"width_a\" = \"34\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1686672391184 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 34 " "Parameter \"width_b\" = \"34\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1686672391184 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1686672391184 ""}  } { { "db/ip/atax/submodules/acl_mid_speed_fifo.sv" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/atax/test-fpga.prj/quartus/db/ip/atax/submodules/acl_mid_speed_fifo.sv" 497 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1686672391184 ""}
{ "Warning" "WTDFX_ASSERTION" "Device family Cyclone V does not have M20K blocks -- using available memory blocks " "Assertion warning: Device family Cyclone V does not have M20K blocks -- using available memory blocks" {  } { { "db/altera_syncram_g272.tdf" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/atax/test-fpga.prj/quartus/db/altera_syncram_g272.tdf" 52 2 0 } }  } 0 287001 "Assertion warning: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686672391245 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altera_syncram_g272.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altera_syncram_g272.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altera_syncram_g272 " "Found entity 1: altera_syncram_g272" {  } { { "db/altera_syncram_g272.tdf" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/atax/test-fpga.prj/quartus/db/altera_syncram_g272.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686672391246 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686672391246 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_syncram_g272 atax:atax_inst\|atax_internal:atax_internal_inst\|atax_function_wrapper:atax_internal\|atax_function:theatax_function\|atax_bb_B4:thebb_atax_B4\|atax_bb_B4_stall_region:thebb_atax_B4_stall_region\|acl_data_fifo:thecoalesced_delay_0_fifo\|acl_fifo:fifo\|hld_fifo:hld_fifo_inst\|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst\|altera_syncram:gen_ram.gen_m20k.altera_syncram\|altera_syncram_g272:auto_generated " "Elaborating entity \"altera_syncram_g272\" for hierarchy \"atax:atax_inst\|atax_internal:atax_internal_inst\|atax_function_wrapper:atax_internal\|atax_function:theatax_function\|atax_bb_B4:thebb_atax_B4\|atax_bb_B4_stall_region:thebb_atax_B4_stall_region\|acl_data_fifo:thecoalesced_delay_0_fifo\|acl_fifo:fifo\|hld_fifo:hld_fifo_inst\|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst\|altera_syncram:gen_ram.gen_m20k.altera_syncram\|altera_syncram_g272:auto_generated\"" {  } { { "altera_syncram.tdf" "auto_generated" { Text "f:/quartus/quartus/libraries/megafunctions/altera_syncram.tdf" 125 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686672391249 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_r7b4.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_r7b4.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_r7b4 " "Found entity 1: altsyncram_r7b4" {  } { { "db/altsyncram_r7b4.tdf" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/atax/test-fpga.prj/quartus/db/altsyncram_r7b4.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686672391336 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686672391336 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_r7b4 atax:atax_inst\|atax_internal:atax_internal_inst\|atax_function_wrapper:atax_internal\|atax_function:theatax_function\|atax_bb_B4:thebb_atax_B4\|atax_bb_B4_stall_region:thebb_atax_B4_stall_region\|acl_data_fifo:thecoalesced_delay_0_fifo\|acl_fifo:fifo\|hld_fifo:hld_fifo_inst\|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst\|altera_syncram:gen_ram.gen_m20k.altera_syncram\|altera_syncram_g272:auto_generated\|altsyncram_r7b4:altsyncram1 " "Elaborating entity \"altsyncram_r7b4\" for hierarchy \"atax:atax_inst\|atax_internal:atax_internal_inst\|atax_function_wrapper:atax_internal\|atax_function:theatax_function\|atax_bb_B4:thebb_atax_B4\|atax_bb_B4_stall_region:thebb_atax_B4_stall_region\|acl_data_fifo:thecoalesced_delay_0_fifo\|acl_fifo:fifo\|hld_fifo:hld_fifo_inst\|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst\|altera_syncram:gen_ram.gen_m20k.altera_syncram\|altera_syncram_g272:auto_generated\|altsyncram_r7b4:altsyncram1\"" {  } { { "db/altera_syncram_g272.tdf" "altsyncram1" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/atax/test-fpga.prj/quartus/db/altera_syncram_g272.tdf" 39 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686672391339 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "atax_i_llvm_fpga_mem_unnamed_13_atax0 atax:atax_inst\|atax_internal:atax_internal_inst\|atax_function_wrapper:atax_internal\|atax_function:theatax_function\|atax_bb_B4:thebb_atax_B4\|atax_bb_B4_stall_region:thebb_atax_B4_stall_region\|atax_i_llvm_fpga_mem_unnamed_13_atax0:thei_llvm_fpga_mem_unnamed_atax13_atax4 " "Elaborating entity \"atax_i_llvm_fpga_mem_unnamed_13_atax0\" for hierarchy \"atax:atax_inst\|atax_internal:atax_internal_inst\|atax_function_wrapper:atax_internal\|atax_function:theatax_function\|atax_bb_B4:thebb_atax_B4\|atax_bb_B4_stall_region:thebb_atax_B4_stall_region\|atax_i_llvm_fpga_mem_unnamed_13_atax0:thei_llvm_fpga_mem_unnamed_atax13_atax4\"" {  } { { "db/ip/atax/submodules/atax_bb_b4_stall_region.sv" "thei_llvm_fpga_mem_unnamed_atax13_atax4" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/atax/test-fpga.prj/quartus/db/ip/atax/submodules/atax_bb_b4_stall_region.sv" 398 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686672391413 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "atax_readdata_reg_unnamed_13_atax2 atax:atax_inst\|atax_internal:atax_internal_inst\|atax_function_wrapper:atax_internal\|atax_function:theatax_function\|atax_bb_B4:thebb_atax_B4\|atax_bb_B4_stall_region:thebb_atax_B4_stall_region\|atax_i_llvm_fpga_mem_unnamed_13_atax0:thei_llvm_fpga_mem_unnamed_atax13_atax4\|atax_readdata_reg_unnamed_13_atax2:thereaddata_reg_unnamed_atax13_atax2 " "Elaborating entity \"atax_readdata_reg_unnamed_13_atax2\" for hierarchy \"atax:atax_inst\|atax_internal:atax_internal_inst\|atax_function_wrapper:atax_internal\|atax_function:theatax_function\|atax_bb_B4:thebb_atax_B4\|atax_bb_B4_stall_region:thebb_atax_B4_stall_region\|atax_i_llvm_fpga_mem_unnamed_13_atax0:thei_llvm_fpga_mem_unnamed_atax13_atax4\|atax_readdata_reg_unnamed_13_atax2:thereaddata_reg_unnamed_atax13_atax2\"" {  } { { "db/ip/atax/submodules/atax_i_llvm_fpga_mem_unnamed_13_atax0.sv" "thereaddata_reg_unnamed_atax13_atax2" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/atax/test-fpga.prj/quartus/db/ip/atax/submodules/atax_i_llvm_fpga_mem_unnamed_13_atax0.sv" 121 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686672391437 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "atax_B4_merge_reg atax:atax_inst\|atax_internal:atax_internal_inst\|atax_function_wrapper:atax_internal\|atax_function:theatax_function\|atax_bb_B4:thebb_atax_B4\|atax_bb_B4_stall_region:thebb_atax_B4_stall_region\|atax_B4_merge_reg:theatax_B4_merge_reg_aunroll_x " "Elaborating entity \"atax_B4_merge_reg\" for hierarchy \"atax:atax_inst\|atax_internal:atax_internal_inst\|atax_function_wrapper:atax_internal\|atax_function:theatax_function\|atax_bb_B4:thebb_atax_B4\|atax_bb_B4_stall_region:thebb_atax_B4_stall_region\|atax_B4_merge_reg:theatax_B4_merge_reg_aunroll_x\"" {  } { { "db/ip/atax/submodules/atax_bb_b4_stall_region.sv" "theatax_B4_merge_reg_aunroll_x" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/atax/test-fpga.prj/quartus/db/ip/atax/submodules/atax_bb_b4_stall_region.sv" 456 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686672391912 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "atax_i_sfc_s_c0_in_for_body3_s_c0_enter9116_atax1 atax:atax_inst\|atax_internal:atax_internal_inst\|atax_function_wrapper:atax_internal\|atax_function:theatax_function\|atax_bb_B4:thebb_atax_B4\|atax_bb_B4_stall_region:thebb_atax_B4_stall_region\|atax_i_sfc_s_c0_in_for_body3_s_c0_enter9116_atax1:thei_sfc_s_c0_in_for_body3_ataxs_c0_enter9116_atax1_aunroll_x " "Elaborating entity \"atax_i_sfc_s_c0_in_for_body3_s_c0_enter9116_atax1\" for hierarchy \"atax:atax_inst\|atax_internal:atax_internal_inst\|atax_function_wrapper:atax_internal\|atax_function:theatax_function\|atax_bb_B4:thebb_atax_B4\|atax_bb_B4_stall_region:thebb_atax_B4_stall_region\|atax_i_sfc_s_c0_in_for_body3_s_c0_enter9116_atax1:thei_sfc_s_c0_in_for_body3_ataxs_c0_enter9116_atax1_aunroll_x\"" {  } { { "db/ip/atax/submodules/atax_bb_b4_stall_region.sv" "thei_sfc_s_c0_in_for_body3_ataxs_c0_enter9116_atax1_aunroll_x" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/atax/test-fpga.prj/quartus/db/ip/atax/submodules/atax_bb_b4_stall_region.sv" 538 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686672391982 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "atax_i_sfc_logic_s_c0_in_for_body3_s_c0_enter9116_atax0 atax:atax_inst\|atax_internal:atax_internal_inst\|atax_function_wrapper:atax_internal\|atax_function:theatax_function\|atax_bb_B4:thebb_atax_B4\|atax_bb_B4_stall_region:thebb_atax_B4_stall_region\|atax_i_sfc_s_c0_in_for_body3_s_c0_enter9116_atax1:thei_sfc_s_c0_in_for_body3_ataxs_c0_enter9116_atax1_aunroll_x\|atax_i_sfc_logic_s_c0_in_for_body3_s_c0_enter9116_atax0:thei_sfc_logic_s_c0_in_for_body3_ataxs_c0_enter9116_atax0_aunroll_x " "Elaborating entity \"atax_i_sfc_logic_s_c0_in_for_body3_s_c0_enter9116_atax0\" for hierarchy \"atax:atax_inst\|atax_internal:atax_internal_inst\|atax_function_wrapper:atax_internal\|atax_function:theatax_function\|atax_bb_B4:thebb_atax_B4\|atax_bb_B4_stall_region:thebb_atax_B4_stall_region\|atax_i_sfc_s_c0_in_for_body3_s_c0_enter9116_atax1:thei_sfc_s_c0_in_for_body3_ataxs_c0_enter9116_atax1_aunroll_x\|atax_i_sfc_logic_s_c0_in_for_body3_s_c0_enter9116_atax0:thei_sfc_logic_s_c0_in_for_body3_ataxs_c0_enter9116_atax0_aunroll_x\"" {  } { { "db/ip/atax/submodules/atax_i_sfc_s_c0_in_for_body3_s_c0_enter9116_atax1.sv" "thei_sfc_logic_s_c0_in_for_body3_ataxs_c0_enter9116_atax0_aunroll_x" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/atax/test-fpga.prj/quartus/db/ip/atax/submodules/atax_i_sfc_s_c0_in_for_body3_s_c0_enter9116_atax1.sv" 172 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686672392078 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_syncram atax:atax_inst\|atax_internal:atax_internal_inst\|atax_function_wrapper:atax_internal\|atax_function:theatax_function\|atax_bb_B4:thebb_atax_B4\|atax_bb_B4_stall_region:thebb_atax_B4_stall_region\|atax_i_sfc_s_c0_in_for_body3_s_c0_enter9116_atax1:thei_sfc_s_c0_in_for_body3_ataxs_c0_enter9116_atax1_aunroll_x\|atax_i_sfc_logic_s_c0_in_for_body3_s_c0_enter9116_atax0:thei_sfc_logic_s_c0_in_for_body3_ataxs_c0_enter9116_atax0_aunroll_x\|altera_syncram:redist32_sync_together84_aunroll_x_in_c0_eni8_8_tpl_5_mem_dmem " "Elaborating entity \"altera_syncram\" for hierarchy \"atax:atax_inst\|atax_internal:atax_internal_inst\|atax_function_wrapper:atax_internal\|atax_function:theatax_function\|atax_bb_B4:thebb_atax_B4\|atax_bb_B4_stall_region:thebb_atax_B4_stall_region\|atax_i_sfc_s_c0_in_for_body3_s_c0_enter9116_atax1:thei_sfc_s_c0_in_for_body3_ataxs_c0_enter9116_atax1_aunroll_x\|atax_i_sfc_logic_s_c0_in_for_body3_s_c0_enter9116_atax0:thei_sfc_logic_s_c0_in_for_body3_ataxs_c0_enter9116_atax0_aunroll_x\|altera_syncram:redist32_sync_together84_aunroll_x_in_c0_eni8_8_tpl_5_mem_dmem\"" {  } { { "db/ip/atax/submodules/atax_i_sfc_logic_s_c0_in_for_body3_s_c0_enter9116_atax0.sv" "redist32_sync_together84_aunroll_x_in_c0_eni8_8_tpl_5_mem_dmem" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/atax/test-fpga.prj/quartus/db/ip/atax/submodules/atax_i_sfc_logic_s_c0_in_for_body3_s_c0_enter9116_atax0.sv" 506 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686672392279 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "atax:atax_inst\|atax_internal:atax_internal_inst\|atax_function_wrapper:atax_internal\|atax_function:theatax_function\|atax_bb_B4:thebb_atax_B4\|atax_bb_B4_stall_region:thebb_atax_B4_stall_region\|atax_i_sfc_s_c0_in_for_body3_s_c0_enter9116_atax1:thei_sfc_s_c0_in_for_body3_ataxs_c0_enter9116_atax1_aunroll_x\|atax_i_sfc_logic_s_c0_in_for_body3_s_c0_enter9116_atax0:thei_sfc_logic_s_c0_in_for_body3_ataxs_c0_enter9116_atax0_aunroll_x\|altera_syncram:redist32_sync_together84_aunroll_x_in_c0_eni8_8_tpl_5_mem_dmem " "Elaborated megafunction instantiation \"atax:atax_inst\|atax_internal:atax_internal_inst\|atax_function_wrapper:atax_internal\|atax_function:theatax_function\|atax_bb_B4:thebb_atax_B4\|atax_bb_B4_stall_region:thebb_atax_B4_stall_region\|atax_i_sfc_s_c0_in_for_body3_s_c0_enter9116_atax1:thei_sfc_s_c0_in_for_body3_ataxs_c0_enter9116_atax1_aunroll_x\|atax_i_sfc_logic_s_c0_in_for_body3_s_c0_enter9116_atax0:thei_sfc_logic_s_c0_in_for_body3_ataxs_c0_enter9116_atax0_aunroll_x\|altera_syncram:redist32_sync_together84_aunroll_x_in_c0_eni8_8_tpl_5_mem_dmem\"" {  } { { "db/ip/atax/submodules/atax_i_sfc_logic_s_c0_in_for_body3_s_c0_enter9116_atax0.sv" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/atax/test-fpga.prj/quartus/db/ip/atax/submodules/atax_i_sfc_logic_s_c0_in_for_body3_s_c0_enter9116_atax0.sv" 506 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686672392286 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "atax:atax_inst\|atax_internal:atax_internal_inst\|atax_function_wrapper:atax_internal\|atax_function:theatax_function\|atax_bb_B4:thebb_atax_B4\|atax_bb_B4_stall_region:thebb_atax_B4_stall_region\|atax_i_sfc_s_c0_in_for_body3_s_c0_enter9116_atax1:thei_sfc_s_c0_in_for_body3_ataxs_c0_enter9116_atax1_aunroll_x\|atax_i_sfc_logic_s_c0_in_for_body3_s_c0_enter9116_atax0:thei_sfc_logic_s_c0_in_for_body3_ataxs_c0_enter9116_atax0_aunroll_x\|altera_syncram:redist32_sync_together84_aunroll_x_in_c0_eni8_8_tpl_5_mem_dmem " "Instantiated megafunction \"atax:atax_inst\|atax_internal:atax_internal_inst\|atax_function_wrapper:atax_internal\|atax_function:theatax_function\|atax_bb_B4:thebb_atax_B4\|atax_bb_B4_stall_region:thebb_atax_B4_stall_region\|atax_i_sfc_s_c0_in_for_body3_s_c0_enter9116_atax1:thei_sfc_s_c0_in_for_body3_ataxs_c0_enter9116_atax1_aunroll_x\|atax_i_sfc_logic_s_c0_in_for_body3_s_c0_enter9116_atax0:thei_sfc_logic_s_c0_in_for_body3_ataxs_c0_enter9116_atax0_aunroll_x\|altera_syncram:redist32_sync_together84_aunroll_x_in_c0_eni8_8_tpl_5_mem_dmem\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type MLAB " "Parameter \"ram_block_type\" = \"MLAB\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1686672392286 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode DUAL_PORT " "Parameter \"operation_mode\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1686672392286 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1686672392286 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 2 " "Parameter \"widthad_a\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1686672392286 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 4 " "Parameter \"numwords_a\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1686672392286 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 32 " "Parameter \"width_b\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1686672392286 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 2 " "Parameter \"widthad_b\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1686672392286 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 4 " "Parameter \"numwords_b\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1686672392286 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altera_syncram " "Parameter \"lpm_type\" = \"altera_syncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1686672392286 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1686672392286 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK0 " "Parameter \"address_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1686672392286 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "indata_reg_b CLOCK0 " "Parameter \"indata_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1686672392286 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdcontrol_reg_b CLOCK0 " "Parameter \"rdcontrol_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1686672392286 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "byteena_reg_b CLOCK0 " "Parameter \"byteena_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1686672392286 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b CLOCK1 " "Parameter \"outdata_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1686672392286 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_b CLEAR1 " "Parameter \"outdata_aclr_b\" = \"CLEAR1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1686672392286 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a NORMAL " "Parameter \"clock_enable_input_a\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1686672392286 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_b NORMAL " "Parameter \"clock_enable_input_b\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1686672392286 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_b NORMAL " "Parameter \"clock_enable_output_b\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1686672392286 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1686672392286 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_uninitialized TRUE " "Parameter \"power_up_uninitialized\" = \"TRUE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1686672392286 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone V " "Parameter \"intended_device_family\" = \"Cyclone V\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1686672392286 ""}  } { { "db/ip/atax/submodules/atax_i_sfc_logic_s_c0_in_for_body3_s_c0_enter9116_atax0.sv" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/atax/test-fpga.prj/quartus/db/ip/atax/submodules/atax_i_sfc_logic_s_c0_in_for_body3_s_c0_enter9116_atax0.sv" 506 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1686672392286 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altera_syncram_k362.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altera_syncram_k362.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altera_syncram_k362 " "Found entity 1: altera_syncram_k362" {  } { { "db/altera_syncram_k362.tdf" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/atax/test-fpga.prj/quartus/db/altera_syncram_k362.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686672392345 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686672392345 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_syncram_k362 atax:atax_inst\|atax_internal:atax_internal_inst\|atax_function_wrapper:atax_internal\|atax_function:theatax_function\|atax_bb_B4:thebb_atax_B4\|atax_bb_B4_stall_region:thebb_atax_B4_stall_region\|atax_i_sfc_s_c0_in_for_body3_s_c0_enter9116_atax1:thei_sfc_s_c0_in_for_body3_ataxs_c0_enter9116_atax1_aunroll_x\|atax_i_sfc_logic_s_c0_in_for_body3_s_c0_enter9116_atax0:thei_sfc_logic_s_c0_in_for_body3_ataxs_c0_enter9116_atax0_aunroll_x\|altera_syncram:redist32_sync_together84_aunroll_x_in_c0_eni8_8_tpl_5_mem_dmem\|altera_syncram_k362:auto_generated " "Elaborating entity \"altera_syncram_k362\" for hierarchy \"atax:atax_inst\|atax_internal:atax_internal_inst\|atax_function_wrapper:atax_internal\|atax_function:theatax_function\|atax_bb_B4:thebb_atax_B4\|atax_bb_B4_stall_region:thebb_atax_B4_stall_region\|atax_i_sfc_s_c0_in_for_body3_s_c0_enter9116_atax1:thei_sfc_s_c0_in_for_body3_ataxs_c0_enter9116_atax1_aunroll_x\|atax_i_sfc_logic_s_c0_in_for_body3_s_c0_enter9116_atax0:thei_sfc_logic_s_c0_in_for_body3_ataxs_c0_enter9116_atax0_aunroll_x\|altera_syncram:redist32_sync_together84_aunroll_x_in_c0_eni8_8_tpl_5_mem_dmem\|altera_syncram_k362:auto_generated\"" {  } { { "altera_syncram.tdf" "auto_generated" { Text "f:/quartus/quartus/libraries/megafunctions/altera_syncram.tdf" 125 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686672392348 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_7n94.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_7n94.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_7n94 " "Found entity 1: altsyncram_7n94" {  } { { "db/altsyncram_7n94.tdf" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/atax/test-fpga.prj/quartus/db/altsyncram_7n94.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686672392428 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686672392428 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_7n94 atax:atax_inst\|atax_internal:atax_internal_inst\|atax_function_wrapper:atax_internal\|atax_function:theatax_function\|atax_bb_B4:thebb_atax_B4\|atax_bb_B4_stall_region:thebb_atax_B4_stall_region\|atax_i_sfc_s_c0_in_for_body3_s_c0_enter9116_atax1:thei_sfc_s_c0_in_for_body3_ataxs_c0_enter9116_atax1_aunroll_x\|atax_i_sfc_logic_s_c0_in_for_body3_s_c0_enter9116_atax0:thei_sfc_logic_s_c0_in_for_body3_ataxs_c0_enter9116_atax0_aunroll_x\|altera_syncram:redist32_sync_together84_aunroll_x_in_c0_eni8_8_tpl_5_mem_dmem\|altera_syncram_k362:auto_generated\|altsyncram_7n94:altsyncram1 " "Elaborating entity \"altsyncram_7n94\" for hierarchy \"atax:atax_inst\|atax_internal:atax_internal_inst\|atax_function_wrapper:atax_internal\|atax_function:theatax_function\|atax_bb_B4:thebb_atax_B4\|atax_bb_B4_stall_region:thebb_atax_B4_stall_region\|atax_i_sfc_s_c0_in_for_body3_s_c0_enter9116_atax1:thei_sfc_s_c0_in_for_body3_ataxs_c0_enter9116_atax1_aunroll_x\|atax_i_sfc_logic_s_c0_in_for_body3_s_c0_enter9116_atax0:thei_sfc_logic_s_c0_in_for_body3_ataxs_c0_enter9116_atax0_aunroll_x\|altera_syncram:redist32_sync_together84_aunroll_x_in_c0_eni8_8_tpl_5_mem_dmem\|altera_syncram_k362:auto_generated\|altsyncram_7n94:altsyncram1\"" {  } { { "db/altera_syncram_k362.tdf" "altsyncram1" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/atax/test-fpga.prj/quartus/db/altera_syncram_k362.tdf" 38 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686672392433 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "atax_i_llvm_fpga_push_i2_cleanups26_push18_0 atax:atax_inst\|atax_internal:atax_internal_inst\|atax_function_wrapper:atax_internal\|atax_function:theatax_function\|atax_bb_B4:thebb_atax_B4\|atax_bb_B4_stall_region:thebb_atax_B4_stall_region\|atax_i_sfc_s_c0_in_for_body3_s_c0_enter9116_atax1:thei_sfc_s_c0_in_for_body3_ataxs_c0_enter9116_atax1_aunroll_x\|atax_i_sfc_logic_s_c0_in_for_body3_s_c0_enter9116_atax0:thei_sfc_logic_s_c0_in_for_body3_ataxs_c0_enter9116_atax0_aunroll_x\|atax_i_llvm_fpga_push_i2_cleanups26_push18_0:thei_llvm_fpga_push_i2_cleanups26_push18_atax37 " "Elaborating entity \"atax_i_llvm_fpga_push_i2_cleanups26_push18_0\" for hierarchy \"atax:atax_inst\|atax_internal:atax_internal_inst\|atax_function_wrapper:atax_internal\|atax_function:theatax_function\|atax_bb_B4:thebb_atax_B4\|atax_bb_B4_stall_region:thebb_atax_B4_stall_region\|atax_i_sfc_s_c0_in_for_body3_s_c0_enter9116_atax1:thei_sfc_s_c0_in_for_body3_ataxs_c0_enter9116_atax1_aunroll_x\|atax_i_sfc_logic_s_c0_in_for_body3_s_c0_enter9116_atax0:thei_sfc_logic_s_c0_in_for_body3_ataxs_c0_enter9116_atax0_aunroll_x\|atax_i_llvm_fpga_push_i2_cleanups26_push18_0:thei_llvm_fpga_push_i2_cleanups26_push18_atax37\"" {  } { { "db/ip/atax/submodules/atax_i_sfc_logic_s_c0_in_for_body3_s_c0_enter9116_atax0.sv" "thei_llvm_fpga_push_i2_cleanups26_push18_atax37" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/atax/test-fpga.prj/quartus/db/ip/atax/submodules/atax_i_sfc_logic_s_c0_in_for_body3_s_c0_enter9116_atax0.sv" 641 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686672392517 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "acl_push atax:atax_inst\|atax_internal:atax_internal_inst\|atax_function_wrapper:atax_internal\|atax_function:theatax_function\|atax_bb_B4:thebb_atax_B4\|atax_bb_B4_stall_region:thebb_atax_B4_stall_region\|atax_i_sfc_s_c0_in_for_body3_s_c0_enter9116_atax1:thei_sfc_s_c0_in_for_body3_ataxs_c0_enter9116_atax1_aunroll_x\|atax_i_sfc_logic_s_c0_in_for_body3_s_c0_enter9116_atax0:thei_sfc_logic_s_c0_in_for_body3_ataxs_c0_enter9116_atax0_aunroll_x\|atax_i_llvm_fpga_push_i2_cleanups26_push18_0:thei_llvm_fpga_push_i2_cleanups26_push18_atax37\|acl_push:thei_llvm_fpga_push_i2_cleanups26_push18_atax1 " "Elaborating entity \"acl_push\" for hierarchy \"atax:atax_inst\|atax_internal:atax_internal_inst\|atax_function_wrapper:atax_internal\|atax_function:theatax_function\|atax_bb_B4:thebb_atax_B4\|atax_bb_B4_stall_region:thebb_atax_B4_stall_region\|atax_i_sfc_s_c0_in_for_body3_s_c0_enter9116_atax1:thei_sfc_s_c0_in_for_body3_ataxs_c0_enter9116_atax1_aunroll_x\|atax_i_sfc_logic_s_c0_in_for_body3_s_c0_enter9116_atax0:thei_sfc_logic_s_c0_in_for_body3_ataxs_c0_enter9116_atax0_aunroll_x\|atax_i_llvm_fpga_push_i2_cleanups26_push18_0:thei_llvm_fpga_push_i2_cleanups26_push18_atax37\|acl_push:thei_llvm_fpga_push_i2_cleanups26_push18_atax1\"" {  } { { "db/ip/atax/submodules/atax_i_llvm_fpga_push_i2_cleanups26_push18_0.sv" "thei_llvm_fpga_push_i2_cleanups26_push18_atax1" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/atax/test-fpga.prj/quartus/db/ip/atax/submodules/atax_i_llvm_fpga_push_i2_cleanups26_push18_0.sv" 113 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686672392536 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "acl_data_fifo atax:atax_inst\|atax_internal:atax_internal_inst\|atax_function_wrapper:atax_internal\|atax_function:theatax_function\|atax_bb_B4:thebb_atax_B4\|atax_bb_B4_stall_region:thebb_atax_B4_stall_region\|atax_i_sfc_s_c0_in_for_body3_s_c0_enter9116_atax1:thei_sfc_s_c0_in_for_body3_ataxs_c0_enter9116_atax1_aunroll_x\|atax_i_sfc_logic_s_c0_in_for_body3_s_c0_enter9116_atax0:thei_sfc_logic_s_c0_in_for_body3_ataxs_c0_enter9116_atax0_aunroll_x\|atax_i_llvm_fpga_push_i2_cleanups26_push18_0:thei_llvm_fpga_push_i2_cleanups26_push18_atax37\|acl_push:thei_llvm_fpga_push_i2_cleanups26_push18_atax1\|acl_data_fifo:fifo " "Elaborating entity \"acl_data_fifo\" for hierarchy \"atax:atax_inst\|atax_internal:atax_internal_inst\|atax_function_wrapper:atax_internal\|atax_function:theatax_function\|atax_bb_B4:thebb_atax_B4\|atax_bb_B4_stall_region:thebb_atax_B4_stall_region\|atax_i_sfc_s_c0_in_for_body3_s_c0_enter9116_atax1:thei_sfc_s_c0_in_for_body3_ataxs_c0_enter9116_atax1_aunroll_x\|atax_i_sfc_logic_s_c0_in_for_body3_s_c0_enter9116_atax0:thei_sfc_logic_s_c0_in_for_body3_ataxs_c0_enter9116_atax0_aunroll_x\|atax_i_llvm_fpga_push_i2_cleanups26_push18_0:thei_llvm_fpga_push_i2_cleanups26_push18_atax37\|acl_push:thei_llvm_fpga_push_i2_cleanups26_push18_atax1\|acl_data_fifo:fifo\"" {  } { { "db/ip/atax/submodules/acl_push.v" "fifo" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/atax/test-fpga.prj/quartus/db/ip/atax/submodules/acl_push.v" 288 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686672392553 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 acl_data_fifo.v(260) " "Verilog HDL assignment warning at acl_data_fifo.v(260): truncated value with size 32 to match size of target (1)" {  } { { "db/ip/atax/submodules/acl_data_fifo.v" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/atax/test-fpga.prj/quartus/db/ip/atax/submodules/acl_data_fifo.v" 260 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1686672392556 "|quartus_compile|atax:atax_inst|atax_internal:atax_internal_inst|atax_function_wrapper:atax_internal|atax_function:theatax_function|atax_bb_B4:thebb_atax_B4|atax_bb_B4_stall_region:thebb_atax_B4_stall_region|atax_i_sfc_s_c0_in_for_body3_s_c0_enter9116_atax1:thei_sfc_s_c0_in_for_body3_ataxs_c0_enter9116_atax1_aunroll_x|atax_i_sfc_logic_s_c0_in_for_body3_s_c0_enter9116_atax0:thei_sfc_logic_s_c0_in_for_body3_ataxs_c0_enter9116_atax0_aunroll_x|atax_i_llvm_fpga_push_i2_cleanups26_push18_0:thei_llvm_fpga_push_i2_cleanups26_push18_atax37|acl_push:thei_llvm_fpga_push_i2_cleanups26_push18_atax1|acl_data_fifo:fifo"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 acl_data_fifo.v(266) " "Verilog HDL assignment warning at acl_data_fifo.v(266): truncated value with size 32 to match size of target (1)" {  } { { "db/ip/atax/submodules/acl_data_fifo.v" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/atax/test-fpga.prj/quartus/db/ip/atax/submodules/acl_data_fifo.v" 266 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1686672392556 "|quartus_compile|atax:atax_inst|atax_internal:atax_internal_inst|atax_function_wrapper:atax_internal|atax_function:theatax_function|atax_bb_B4:thebb_atax_B4|atax_bb_B4_stall_region:thebb_atax_B4_stall_region|atax_i_sfc_s_c0_in_for_body3_s_c0_enter9116_atax1:thei_sfc_s_c0_in_for_body3_ataxs_c0_enter9116_atax1_aunroll_x|atax_i_sfc_logic_s_c0_in_for_body3_s_c0_enter9116_atax0:thei_sfc_logic_s_c0_in_for_body3_ataxs_c0_enter9116_atax0_aunroll_x|atax_i_llvm_fpga_push_i2_cleanups26_push18_0:thei_llvm_fpga_push_i2_cleanups26_push18_atax37|acl_push:thei_llvm_fpga_push_i2_cleanups26_push18_atax1|acl_data_fifo:fifo"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "atax_i_llvm_fpga_pop_i2_cleanups26_pop18_0 atax:atax_inst\|atax_internal:atax_internal_inst\|atax_function_wrapper:atax_internal\|atax_function:theatax_function\|atax_bb_B4:thebb_atax_B4\|atax_bb_B4_stall_region:thebb_atax_B4_stall_region\|atax_i_sfc_s_c0_in_for_body3_s_c0_enter9116_atax1:thei_sfc_s_c0_in_for_body3_ataxs_c0_enter9116_atax1_aunroll_x\|atax_i_sfc_logic_s_c0_in_for_body3_s_c0_enter9116_atax0:thei_sfc_logic_s_c0_in_for_body3_ataxs_c0_enter9116_atax0_aunroll_x\|atax_i_llvm_fpga_pop_i2_cleanups26_pop18_0:thei_llvm_fpga_pop_i2_cleanups26_pop18_atax2 " "Elaborating entity \"atax_i_llvm_fpga_pop_i2_cleanups26_pop18_0\" for hierarchy \"atax:atax_inst\|atax_internal:atax_internal_inst\|atax_function_wrapper:atax_internal\|atax_function:theatax_function\|atax_bb_B4:thebb_atax_B4\|atax_bb_B4_stall_region:thebb_atax_B4_stall_region\|atax_i_sfc_s_c0_in_for_body3_s_c0_enter9116_atax1:thei_sfc_s_c0_in_for_body3_ataxs_c0_enter9116_atax1_aunroll_x\|atax_i_sfc_logic_s_c0_in_for_body3_s_c0_enter9116_atax0:thei_sfc_logic_s_c0_in_for_body3_ataxs_c0_enter9116_atax0_aunroll_x\|atax_i_llvm_fpga_pop_i2_cleanups26_pop18_0:thei_llvm_fpga_pop_i2_cleanups26_pop18_atax2\"" {  } { { "db/ip/atax/submodules/atax_i_sfc_logic_s_c0_in_for_body3_s_c0_enter9116_atax0.sv" "thei_llvm_fpga_pop_i2_cleanups26_pop18_atax2" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/atax/test-fpga.prj/quartus/db/ip/atax/submodules/atax_i_sfc_logic_s_c0_in_for_body3_s_c0_enter9116_atax0.sv" 662 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686672392597 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "atax_i_llvm_fpga_push_i6_fpga_indvars_iv_push14_0 atax:atax_inst\|atax_internal:atax_internal_inst\|atax_function_wrapper:atax_internal\|atax_function:theatax_function\|atax_bb_B4:thebb_atax_B4\|atax_bb_B4_stall_region:thebb_atax_B4_stall_region\|atax_i_sfc_s_c0_in_for_body3_s_c0_enter9116_atax1:thei_sfc_s_c0_in_for_body3_ataxs_c0_enter9116_atax1_aunroll_x\|atax_i_sfc_logic_s_c0_in_for_body3_s_c0_enter9116_atax0:thei_sfc_logic_s_c0_in_for_body3_ataxs_c0_enter9116_atax0_aunroll_x\|atax_i_llvm_fpga_push_i6_fpga_indvars_iv_push14_0:thei_llvm_fpga_push_i6_fpga_indvars_iv_push14_atax39 " "Elaborating entity \"atax_i_llvm_fpga_push_i6_fpga_indvars_iv_push14_0\" for hierarchy \"atax:atax_inst\|atax_internal:atax_internal_inst\|atax_function_wrapper:atax_internal\|atax_function:theatax_function\|atax_bb_B4:thebb_atax_B4\|atax_bb_B4_stall_region:thebb_atax_B4_stall_region\|atax_i_sfc_s_c0_in_for_body3_s_c0_enter9116_atax1:thei_sfc_s_c0_in_for_body3_ataxs_c0_enter9116_atax1_aunroll_x\|atax_i_sfc_logic_s_c0_in_for_body3_s_c0_enter9116_atax0:thei_sfc_logic_s_c0_in_for_body3_ataxs_c0_enter9116_atax0_aunroll_x\|atax_i_llvm_fpga_push_i6_fpga_indvars_iv_push14_0:thei_llvm_fpga_push_i6_fpga_indvars_iv_push14_atax39\"" {  } { { "db/ip/atax/submodules/atax_i_sfc_logic_s_c0_in_for_body3_s_c0_enter9116_atax0.sv" "thei_llvm_fpga_push_i6_fpga_indvars_iv_push14_atax39" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/atax/test-fpga.prj/quartus/db/ip/atax/submodules/atax_i_sfc_logic_s_c0_in_for_body3_s_c0_enter9116_atax0.sv" 695 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686672392617 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "atax_i_llvm_fpga_pop_i6_fpga_indvars_iv_pop14_0 atax:atax_inst\|atax_internal:atax_internal_inst\|atax_function_wrapper:atax_internal\|atax_function:theatax_function\|atax_bb_B4:thebb_atax_B4\|atax_bb_B4_stall_region:thebb_atax_B4_stall_region\|atax_i_sfc_s_c0_in_for_body3_s_c0_enter9116_atax1:thei_sfc_s_c0_in_for_body3_ataxs_c0_enter9116_atax1_aunroll_x\|atax_i_sfc_logic_s_c0_in_for_body3_s_c0_enter9116_atax0:thei_sfc_logic_s_c0_in_for_body3_ataxs_c0_enter9116_atax0_aunroll_x\|atax_i_llvm_fpga_pop_i6_fpga_indvars_iv_pop14_0:thei_llvm_fpga_pop_i6_fpga_indvars_iv_pop14_atax30 " "Elaborating entity \"atax_i_llvm_fpga_pop_i6_fpga_indvars_iv_pop14_0\" for hierarchy \"atax:atax_inst\|atax_internal:atax_internal_inst\|atax_function_wrapper:atax_internal\|atax_function:theatax_function\|atax_bb_B4:thebb_atax_B4\|atax_bb_B4_stall_region:thebb_atax_B4_stall_region\|atax_i_sfc_s_c0_in_for_body3_s_c0_enter9116_atax1:thei_sfc_s_c0_in_for_body3_ataxs_c0_enter9116_atax1_aunroll_x\|atax_i_sfc_logic_s_c0_in_for_body3_s_c0_enter9116_atax0:thei_sfc_logic_s_c0_in_for_body3_ataxs_c0_enter9116_atax0_aunroll_x\|atax_i_llvm_fpga_pop_i6_fpga_indvars_iv_pop14_0:thei_llvm_fpga_pop_i6_fpga_indvars_iv_pop14_atax30\"" {  } { { "db/ip/atax/submodules/atax_i_sfc_logic_s_c0_in_for_body3_s_c0_enter9116_atax0.sv" "thei_llvm_fpga_pop_i6_fpga_indvars_iv_pop14_atax30" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/atax/test-fpga.prj/quartus/db/ip/atax/submodules/atax_i_sfc_logic_s_c0_in_for_body3_s_c0_enter9116_atax0.sv" 716 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686672392655 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "atax_i_llvm_fpga_push_i1_notexitcond33_0 atax:atax_inst\|atax_internal:atax_internal_inst\|atax_function_wrapper:atax_internal\|atax_function:theatax_function\|atax_bb_B4:thebb_atax_B4\|atax_bb_B4_stall_region:thebb_atax_B4_stall_region\|atax_i_sfc_s_c0_in_for_body3_s_c0_enter9116_atax1:thei_sfc_s_c0_in_for_body3_ataxs_c0_enter9116_atax1_aunroll_x\|atax_i_sfc_logic_s_c0_in_for_body3_s_c0_enter9116_atax0:thei_sfc_logic_s_c0_in_for_body3_ataxs_c0_enter9116_atax0_aunroll_x\|atax_i_llvm_fpga_push_i1_notexitcond33_0:thei_llvm_fpga_push_i1_notexitcond33_atax34 " "Elaborating entity \"atax_i_llvm_fpga_push_i1_notexitcond33_0\" for hierarchy \"atax:atax_inst\|atax_internal:atax_internal_inst\|atax_function_wrapper:atax_internal\|atax_function:theatax_function\|atax_bb_B4:thebb_atax_B4\|atax_bb_B4_stall_region:thebb_atax_B4_stall_region\|atax_i_sfc_s_c0_in_for_body3_s_c0_enter9116_atax1:thei_sfc_s_c0_in_for_body3_ataxs_c0_enter9116_atax1_aunroll_x\|atax_i_sfc_logic_s_c0_in_for_body3_s_c0_enter9116_atax0:thei_sfc_logic_s_c0_in_for_body3_ataxs_c0_enter9116_atax0_aunroll_x\|atax_i_llvm_fpga_push_i1_notexitcond33_0:thei_llvm_fpga_push_i1_notexitcond33_atax34\"" {  } { { "db/ip/atax/submodules/atax_i_sfc_logic_s_c0_in_for_body3_s_c0_enter9116_atax0.sv" "thei_llvm_fpga_push_i1_notexitcond33_atax34" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/atax/test-fpga.prj/quartus/db/ip/atax/submodules/atax_i_sfc_logic_s_c0_in_for_body3_s_c0_enter9116_atax0.sv" 737 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686672392682 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "acl_push atax:atax_inst\|atax_internal:atax_internal_inst\|atax_function_wrapper:atax_internal\|atax_function:theatax_function\|atax_bb_B4:thebb_atax_B4\|atax_bb_B4_stall_region:thebb_atax_B4_stall_region\|atax_i_sfc_s_c0_in_for_body3_s_c0_enter9116_atax1:thei_sfc_s_c0_in_for_body3_ataxs_c0_enter9116_atax1_aunroll_x\|atax_i_sfc_logic_s_c0_in_for_body3_s_c0_enter9116_atax0:thei_sfc_logic_s_c0_in_for_body3_ataxs_c0_enter9116_atax0_aunroll_x\|atax_i_llvm_fpga_push_i1_notexitcond33_0:thei_llvm_fpga_push_i1_notexitcond33_atax34\|acl_push:thei_llvm_fpga_push_i1_notexitcond33_atax1 " "Elaborating entity \"acl_push\" for hierarchy \"atax:atax_inst\|atax_internal:atax_internal_inst\|atax_function_wrapper:atax_internal\|atax_function:theatax_function\|atax_bb_B4:thebb_atax_B4\|atax_bb_B4_stall_region:thebb_atax_B4_stall_region\|atax_i_sfc_s_c0_in_for_body3_s_c0_enter9116_atax1:thei_sfc_s_c0_in_for_body3_ataxs_c0_enter9116_atax1_aunroll_x\|atax_i_sfc_logic_s_c0_in_for_body3_s_c0_enter9116_atax0:thei_sfc_logic_s_c0_in_for_body3_ataxs_c0_enter9116_atax0_aunroll_x\|atax_i_llvm_fpga_push_i1_notexitcond33_0:thei_llvm_fpga_push_i1_notexitcond33_atax34\|acl_push:thei_llvm_fpga_push_i1_notexitcond33_atax1\"" {  } { { "db/ip/atax/submodules/atax_i_llvm_fpga_push_i1_notexitcond33_0.sv" "thei_llvm_fpga_push_i1_notexitcond33_atax1" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/atax/test-fpga.prj/quartus/db/ip/atax/submodules/atax_i_llvm_fpga_push_i1_notexitcond33_0.sv" 118 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686672392694 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "atax_i_llvm_fpga_push_i2_initerations21_push17_0 atax:atax_inst\|atax_internal:atax_internal_inst\|atax_function_wrapper:atax_internal\|atax_function:theatax_function\|atax_bb_B4:thebb_atax_B4\|atax_bb_B4_stall_region:thebb_atax_B4_stall_region\|atax_i_sfc_s_c0_in_for_body3_s_c0_enter9116_atax1:thei_sfc_s_c0_in_for_body3_ataxs_c0_enter9116_atax1_aunroll_x\|atax_i_sfc_logic_s_c0_in_for_body3_s_c0_enter9116_atax0:thei_sfc_logic_s_c0_in_for_body3_ataxs_c0_enter9116_atax0_aunroll_x\|atax_i_llvm_fpga_push_i2_initerations21_push17_0:thei_llvm_fpga_push_i2_initerations21_push17_atax9 " "Elaborating entity \"atax_i_llvm_fpga_push_i2_initerations21_push17_0\" for hierarchy \"atax:atax_inst\|atax_internal:atax_internal_inst\|atax_function_wrapper:atax_internal\|atax_function:theatax_function\|atax_bb_B4:thebb_atax_B4\|atax_bb_B4_stall_region:thebb_atax_B4_stall_region\|atax_i_sfc_s_c0_in_for_body3_s_c0_enter9116_atax1:thei_sfc_s_c0_in_for_body3_ataxs_c0_enter9116_atax1_aunroll_x\|atax_i_sfc_logic_s_c0_in_for_body3_s_c0_enter9116_atax0:thei_sfc_logic_s_c0_in_for_body3_ataxs_c0_enter9116_atax0_aunroll_x\|atax_i_llvm_fpga_push_i2_initerations21_push17_0:thei_llvm_fpga_push_i2_initerations21_push17_atax9\"" {  } { { "db/ip/atax/submodules/atax_i_sfc_logic_s_c0_in_for_body3_s_c0_enter9116_atax0.sv" "thei_llvm_fpga_push_i2_initerations21_push17_atax9" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/atax/test-fpga.prj/quartus/db/ip/atax/submodules/atax_i_sfc_logic_s_c0_in_for_body3_s_c0_enter9116_atax0.sv" 800 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686672392747 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "atax_i_llvm_fpga_pop_i2_initerations21_pop17_0 atax:atax_inst\|atax_internal:atax_internal_inst\|atax_function_wrapper:atax_internal\|atax_function:theatax_function\|atax_bb_B4:thebb_atax_B4\|atax_bb_B4_stall_region:thebb_atax_B4_stall_region\|atax_i_sfc_s_c0_in_for_body3_s_c0_enter9116_atax1:thei_sfc_s_c0_in_for_body3_ataxs_c0_enter9116_atax1_aunroll_x\|atax_i_sfc_logic_s_c0_in_for_body3_s_c0_enter9116_atax0:thei_sfc_logic_s_c0_in_for_body3_ataxs_c0_enter9116_atax0_aunroll_x\|atax_i_llvm_fpga_pop_i2_initerations21_pop17_0:thei_llvm_fpga_pop_i2_initerations21_pop17_atax7 " "Elaborating entity \"atax_i_llvm_fpga_pop_i2_initerations21_pop17_0\" for hierarchy \"atax:atax_inst\|atax_internal:atax_internal_inst\|atax_function_wrapper:atax_internal\|atax_function:theatax_function\|atax_bb_B4:thebb_atax_B4\|atax_bb_B4_stall_region:thebb_atax_B4_stall_region\|atax_i_sfc_s_c0_in_for_body3_s_c0_enter9116_atax1:thei_sfc_s_c0_in_for_body3_ataxs_c0_enter9116_atax1_aunroll_x\|atax_i_sfc_logic_s_c0_in_for_body3_s_c0_enter9116_atax0:thei_sfc_logic_s_c0_in_for_body3_ataxs_c0_enter9116_atax0_aunroll_x\|atax_i_llvm_fpga_pop_i2_initerations21_pop17_0:thei_llvm_fpga_pop_i2_initerations21_pop17_atax7\"" {  } { { "db/ip/atax/submodules/atax_i_sfc_logic_s_c0_in_for_body3_s_c0_enter9116_atax0.sv" "thei_llvm_fpga_pop_i2_initerations21_pop17_atax7" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/atax/test-fpga.prj/quartus/db/ip/atax/submodules/atax_i_sfc_logic_s_c0_in_for_body3_s_c0_enter9116_atax0.sv" 818 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686672392771 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "atax_i_llvm_fpga_push_i1_lastiniteration25_0 atax:atax_inst\|atax_internal:atax_internal_inst\|atax_function_wrapper:atax_internal\|atax_function:theatax_function\|atax_bb_B4:thebb_atax_B4\|atax_bb_B4_stall_region:thebb_atax_B4_stall_region\|atax_i_sfc_s_c0_in_for_body3_s_c0_enter9116_atax1:thei_sfc_s_c0_in_for_body3_ataxs_c0_enter9116_atax1_aunroll_x\|atax_i_sfc_logic_s_c0_in_for_body3_s_c0_enter9116_atax0:thei_sfc_logic_s_c0_in_for_body3_ataxs_c0_enter9116_atax0_aunroll_x\|atax_i_llvm_fpga_push_i1_lastiniteration25_0:thei_llvm_fpga_push_i1_lastiniteration25_atax11 " "Elaborating entity \"atax_i_llvm_fpga_push_i1_lastiniteration25_0\" for hierarchy \"atax:atax_inst\|atax_internal:atax_internal_inst\|atax_function_wrapper:atax_internal\|atax_function:theatax_function\|atax_bb_B4:thebb_atax_B4\|atax_bb_B4_stall_region:thebb_atax_B4_stall_region\|atax_i_sfc_s_c0_in_for_body3_s_c0_enter9116_atax1:thei_sfc_s_c0_in_for_body3_ataxs_c0_enter9116_atax1_aunroll_x\|atax_i_sfc_logic_s_c0_in_for_body3_s_c0_enter9116_atax0:thei_sfc_logic_s_c0_in_for_body3_ataxs_c0_enter9116_atax0_aunroll_x\|atax_i_llvm_fpga_push_i1_lastiniteration25_0:thei_llvm_fpga_push_i1_lastiniteration25_atax11\"" {  } { { "db/ip/atax/submodules/atax_i_sfc_logic_s_c0_in_for_body3_s_c0_enter9116_atax0.sv" "thei_llvm_fpga_push_i1_lastiniteration25_atax11" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/atax/test-fpga.prj/quartus/db/ip/atax/submodules/atax_i_sfc_logic_s_c0_in_for_body3_s_c0_enter9116_atax0.sv" 856 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686672392807 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "atax_i_llvm_fpga_pipeline_keep_going23_0 atax:atax_inst\|atax_internal:atax_internal_inst\|atax_function_wrapper:atax_internal\|atax_function:theatax_function\|atax_bb_B4:thebb_atax_B4\|atax_bb_B4_stall_region:thebb_atax_B4_stall_region\|atax_i_sfc_s_c0_in_for_body3_s_c0_enter9116_atax1:thei_sfc_s_c0_in_for_body3_ataxs_c0_enter9116_atax1_aunroll_x\|atax_i_sfc_logic_s_c0_in_for_body3_s_c0_enter9116_atax0:thei_sfc_logic_s_c0_in_for_body3_ataxs_c0_enter9116_atax0_aunroll_x\|atax_i_llvm_fpga_pipeline_keep_going23_0:thei_llvm_fpga_pipeline_keep_going23_atax6 " "Elaborating entity \"atax_i_llvm_fpga_pipeline_keep_going23_0\" for hierarchy \"atax:atax_inst\|atax_internal:atax_internal_inst\|atax_function_wrapper:atax_internal\|atax_function:theatax_function\|atax_bb_B4:thebb_atax_B4\|atax_bb_B4_stall_region:thebb_atax_B4_stall_region\|atax_i_sfc_s_c0_in_for_body3_s_c0_enter9116_atax1:thei_sfc_s_c0_in_for_body3_ataxs_c0_enter9116_atax1_aunroll_x\|atax_i_sfc_logic_s_c0_in_for_body3_s_c0_enter9116_atax0:thei_sfc_logic_s_c0_in_for_body3_ataxs_c0_enter9116_atax0_aunroll_x\|atax_i_llvm_fpga_pipeline_keep_going23_0:thei_llvm_fpga_pipeline_keep_going23_atax6\"" {  } { { "db/ip/atax/submodules/atax_i_sfc_logic_s_c0_in_for_body3_s_c0_enter9116_atax0.sv" "thei_llvm_fpga_pipeline_keep_going23_atax6" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/atax/test-fpga.prj/quartus/db/ip/atax/submodules/atax_i_sfc_logic_s_c0_in_for_body3_s_c0_enter9116_atax0.sv" 883 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686672392859 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "acl_pipeline atax:atax_inst\|atax_internal:atax_internal_inst\|atax_function_wrapper:atax_internal\|atax_function:theatax_function\|atax_bb_B4:thebb_atax_B4\|atax_bb_B4_stall_region:thebb_atax_B4_stall_region\|atax_i_sfc_s_c0_in_for_body3_s_c0_enter9116_atax1:thei_sfc_s_c0_in_for_body3_ataxs_c0_enter9116_atax1_aunroll_x\|atax_i_sfc_logic_s_c0_in_for_body3_s_c0_enter9116_atax0:thei_sfc_logic_s_c0_in_for_body3_ataxs_c0_enter9116_atax0_aunroll_x\|atax_i_llvm_fpga_pipeline_keep_going23_0:thei_llvm_fpga_pipeline_keep_going23_atax6\|acl_pipeline:thei_llvm_fpga_pipeline_keep_going23_atax1 " "Elaborating entity \"acl_pipeline\" for hierarchy \"atax:atax_inst\|atax_internal:atax_internal_inst\|atax_function_wrapper:atax_internal\|atax_function:theatax_function\|atax_bb_B4:thebb_atax_B4\|atax_bb_B4_stall_region:thebb_atax_B4_stall_region\|atax_i_sfc_s_c0_in_for_body3_s_c0_enter9116_atax1:thei_sfc_s_c0_in_for_body3_ataxs_c0_enter9116_atax1_aunroll_x\|atax_i_sfc_logic_s_c0_in_for_body3_s_c0_enter9116_atax0:thei_sfc_logic_s_c0_in_for_body3_ataxs_c0_enter9116_atax0_aunroll_x\|atax_i_llvm_fpga_pipeline_keep_going23_0:thei_llvm_fpga_pipeline_keep_going23_atax6\|acl_pipeline:thei_llvm_fpga_pipeline_keep_going23_atax1\"" {  } { { "db/ip/atax/submodules/atax_i_llvm_fpga_pipeline_keep_going23_0.sv" "thei_llvm_fpga_pipeline_keep_going23_atax1" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/atax/test-fpga.prj/quartus/db/ip/atax/submodules/atax_i_llvm_fpga_pipeline_keep_going23_0.sv" 128 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686672392873 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "acl_push atax:atax_inst\|atax_internal:atax_internal_inst\|atax_function_wrapper:atax_internal\|atax_function:theatax_function\|atax_bb_B4:thebb_atax_B4\|atax_bb_B4_stall_region:thebb_atax_B4_stall_region\|atax_i_sfc_s_c0_in_for_body3_s_c0_enter9116_atax1:thei_sfc_s_c0_in_for_body3_ataxs_c0_enter9116_atax1_aunroll_x\|atax_i_sfc_logic_s_c0_in_for_body3_s_c0_enter9116_atax0:thei_sfc_logic_s_c0_in_for_body3_ataxs_c0_enter9116_atax0_aunroll_x\|atax_i_llvm_fpga_pipeline_keep_going23_0:thei_llvm_fpga_pipeline_keep_going23_atax6\|acl_pipeline:thei_llvm_fpga_pipeline_keep_going23_atax1\|acl_push:push " "Elaborating entity \"acl_push\" for hierarchy \"atax:atax_inst\|atax_internal:atax_internal_inst\|atax_function_wrapper:atax_internal\|atax_function:theatax_function\|atax_bb_B4:thebb_atax_B4\|atax_bb_B4_stall_region:thebb_atax_B4_stall_region\|atax_i_sfc_s_c0_in_for_body3_s_c0_enter9116_atax1:thei_sfc_s_c0_in_for_body3_ataxs_c0_enter9116_atax1_aunroll_x\|atax_i_sfc_logic_s_c0_in_for_body3_s_c0_enter9116_atax0:thei_sfc_logic_s_c0_in_for_body3_ataxs_c0_enter9116_atax0_aunroll_x\|atax_i_llvm_fpga_pipeline_keep_going23_0:thei_llvm_fpga_pipeline_keep_going23_atax6\|acl_pipeline:thei_llvm_fpga_pipeline_keep_going23_atax1\|acl_push:push\"" {  } { { "db/ip/atax/submodules/acl_pipeline.v" "push" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/atax/test-fpga.prj/quartus/db/ip/atax/submodules/acl_pipeline.v" 147 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686672392921 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "atax_i_llvm_fpga_push_i1_notcmp3552_push23_0 atax:atax_inst\|atax_internal:atax_internal_inst\|atax_function_wrapper:atax_internal\|atax_function:theatax_function\|atax_bb_B4:thebb_atax_B4\|atax_bb_B4_stall_region:thebb_atax_B4_stall_region\|atax_i_sfc_s_c0_in_for_body3_s_c0_enter9116_atax1:thei_sfc_s_c0_in_for_body3_ataxs_c0_enter9116_atax1_aunroll_x\|atax_i_sfc_logic_s_c0_in_for_body3_s_c0_enter9116_atax0:thei_sfc_logic_s_c0_in_for_body3_ataxs_c0_enter9116_atax0_aunroll_x\|atax_i_llvm_fpga_push_i1_notcmp3552_push23_0:thei_llvm_fpga_push_i1_notcmp3552_push23_atax46 " "Elaborating entity \"atax_i_llvm_fpga_push_i1_notcmp3552_push23_0\" for hierarchy \"atax:atax_inst\|atax_internal:atax_internal_inst\|atax_function_wrapper:atax_internal\|atax_function:theatax_function\|atax_bb_B4:thebb_atax_B4\|atax_bb_B4_stall_region:thebb_atax_B4_stall_region\|atax_i_sfc_s_c0_in_for_body3_s_c0_enter9116_atax1:thei_sfc_s_c0_in_for_body3_ataxs_c0_enter9116_atax1_aunroll_x\|atax_i_sfc_logic_s_c0_in_for_body3_s_c0_enter9116_atax0:thei_sfc_logic_s_c0_in_for_body3_ataxs_c0_enter9116_atax0_aunroll_x\|atax_i_llvm_fpga_push_i1_notcmp3552_push23_0:thei_llvm_fpga_push_i1_notcmp3552_push23_atax46\"" {  } { { "db/ip/atax/submodules/atax_i_sfc_logic_s_c0_in_for_body3_s_c0_enter9116_atax0.sv" "thei_llvm_fpga_push_i1_notcmp3552_push23_atax46" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/atax/test-fpga.prj/quartus/db/ip/atax/submodules/atax_i_sfc_logic_s_c0_in_for_body3_s_c0_enter9116_atax0.sv" 914 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686672392950 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "acl_push atax:atax_inst\|atax_internal:atax_internal_inst\|atax_function_wrapper:atax_internal\|atax_function:theatax_function\|atax_bb_B4:thebb_atax_B4\|atax_bb_B4_stall_region:thebb_atax_B4_stall_region\|atax_i_sfc_s_c0_in_for_body3_s_c0_enter9116_atax1:thei_sfc_s_c0_in_for_body3_ataxs_c0_enter9116_atax1_aunroll_x\|atax_i_sfc_logic_s_c0_in_for_body3_s_c0_enter9116_atax0:thei_sfc_logic_s_c0_in_for_body3_ataxs_c0_enter9116_atax0_aunroll_x\|atax_i_llvm_fpga_push_i1_notcmp3552_push23_0:thei_llvm_fpga_push_i1_notcmp3552_push23_atax46\|acl_push:thei_llvm_fpga_push_i1_notcmp3552_push23_atax1 " "Elaborating entity \"acl_push\" for hierarchy \"atax:atax_inst\|atax_internal:atax_internal_inst\|atax_function_wrapper:atax_internal\|atax_function:theatax_function\|atax_bb_B4:thebb_atax_B4\|atax_bb_B4_stall_region:thebb_atax_B4_stall_region\|atax_i_sfc_s_c0_in_for_body3_s_c0_enter9116_atax1:thei_sfc_s_c0_in_for_body3_ataxs_c0_enter9116_atax1_aunroll_x\|atax_i_sfc_logic_s_c0_in_for_body3_s_c0_enter9116_atax0:thei_sfc_logic_s_c0_in_for_body3_ataxs_c0_enter9116_atax0_aunroll_x\|atax_i_llvm_fpga_push_i1_notcmp3552_push23_0:thei_llvm_fpga_push_i1_notcmp3552_push23_atax46\|acl_push:thei_llvm_fpga_push_i1_notcmp3552_push23_atax1\"" {  } { { "db/ip/atax/submodules/atax_i_llvm_fpga_push_i1_notcmp3552_push23_0.sv" "thei_llvm_fpga_push_i1_notcmp3552_push23_atax1" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/atax/test-fpga.prj/quartus/db/ip/atax/submodules/atax_i_llvm_fpga_push_i1_notcmp3552_push23_0.sv" 118 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686672392973 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "acl_data_fifo atax:atax_inst\|atax_internal:atax_internal_inst\|atax_function_wrapper:atax_internal\|atax_function:theatax_function\|atax_bb_B4:thebb_atax_B4\|atax_bb_B4_stall_region:thebb_atax_B4_stall_region\|atax_i_sfc_s_c0_in_for_body3_s_c0_enter9116_atax1:thei_sfc_s_c0_in_for_body3_ataxs_c0_enter9116_atax1_aunroll_x\|atax_i_sfc_logic_s_c0_in_for_body3_s_c0_enter9116_atax0:thei_sfc_logic_s_c0_in_for_body3_ataxs_c0_enter9116_atax0_aunroll_x\|atax_i_llvm_fpga_push_i1_notcmp3552_push23_0:thei_llvm_fpga_push_i1_notcmp3552_push23_atax46\|acl_push:thei_llvm_fpga_push_i1_notcmp3552_push23_atax1\|acl_data_fifo:fifo " "Elaborating entity \"acl_data_fifo\" for hierarchy \"atax:atax_inst\|atax_internal:atax_internal_inst\|atax_function_wrapper:atax_internal\|atax_function:theatax_function\|atax_bb_B4:thebb_atax_B4\|atax_bb_B4_stall_region:thebb_atax_B4_stall_region\|atax_i_sfc_s_c0_in_for_body3_s_c0_enter9116_atax1:thei_sfc_s_c0_in_for_body3_ataxs_c0_enter9116_atax1_aunroll_x\|atax_i_sfc_logic_s_c0_in_for_body3_s_c0_enter9116_atax0:thei_sfc_logic_s_c0_in_for_body3_ataxs_c0_enter9116_atax0_aunroll_x\|atax_i_llvm_fpga_push_i1_notcmp3552_push23_0:thei_llvm_fpga_push_i1_notcmp3552_push23_atax46\|acl_push:thei_llvm_fpga_push_i1_notcmp3552_push23_atax1\|acl_data_fifo:fifo\"" {  } { { "db/ip/atax/submodules/acl_push.v" "fifo" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/atax/test-fpga.prj/quartus/db/ip/atax/submodules/acl_push.v" 288 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686672392991 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 acl_data_fifo.v(260) " "Verilog HDL assignment warning at acl_data_fifo.v(260): truncated value with size 32 to match size of target (1)" {  } { { "db/ip/atax/submodules/acl_data_fifo.v" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/atax/test-fpga.prj/quartus/db/ip/atax/submodules/acl_data_fifo.v" 260 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1686672392995 "|quartus_compile|atax:atax_inst|atax_internal:atax_internal_inst|atax_function_wrapper:atax_internal|atax_function:theatax_function|atax_bb_B4:thebb_atax_B4|atax_bb_B4_stall_region:thebb_atax_B4_stall_region|atax_i_sfc_s_c0_in_for_body3_s_c0_enter9116_atax1:thei_sfc_s_c0_in_for_body3_ataxs_c0_enter9116_atax1_aunroll_x|atax_i_sfc_logic_s_c0_in_for_body3_s_c0_enter9116_atax0:thei_sfc_logic_s_c0_in_for_body3_ataxs_c0_enter9116_atax0_aunroll_x|atax_i_llvm_fpga_push_i1_notcmp3552_push23_0:thei_llvm_fpga_push_i1_notcmp3552_push23_atax46|acl_push:thei_llvm_fpga_push_i1_notcmp3552_push23_atax1|acl_data_fifo:fifo"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 acl_data_fifo.v(266) " "Verilog HDL assignment warning at acl_data_fifo.v(266): truncated value with size 32 to match size of target (1)" {  } { { "db/ip/atax/submodules/acl_data_fifo.v" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/atax/test-fpga.prj/quartus/db/ip/atax/submodules/acl_data_fifo.v" 266 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1686672392995 "|quartus_compile|atax:atax_inst|atax_internal:atax_internal_inst|atax_function_wrapper:atax_internal|atax_function:theatax_function|atax_bb_B4:thebb_atax_B4|atax_bb_B4_stall_region:thebb_atax_B4_stall_region|atax_i_sfc_s_c0_in_for_body3_s_c0_enter9116_atax1:thei_sfc_s_c0_in_for_body3_ataxs_c0_enter9116_atax1_aunroll_x|atax_i_sfc_logic_s_c0_in_for_body3_s_c0_enter9116_atax0:thei_sfc_logic_s_c0_in_for_body3_ataxs_c0_enter9116_atax0_aunroll_x|atax_i_llvm_fpga_push_i1_notcmp3552_push23_0:thei_llvm_fpga_push_i1_notcmp3552_push23_atax46|acl_push:thei_llvm_fpga_push_i1_notcmp3552_push23_atax1|acl_data_fifo:fifo"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "atax_i_llvm_fpga_pop_i1_notcmp3552_pop23_0 atax:atax_inst\|atax_internal:atax_internal_inst\|atax_function_wrapper:atax_internal\|atax_function:theatax_function\|atax_bb_B4:thebb_atax_B4\|atax_bb_B4_stall_region:thebb_atax_B4_stall_region\|atax_i_sfc_s_c0_in_for_body3_s_c0_enter9116_atax1:thei_sfc_s_c0_in_for_body3_ataxs_c0_enter9116_atax1_aunroll_x\|atax_i_sfc_logic_s_c0_in_for_body3_s_c0_enter9116_atax0:thei_sfc_logic_s_c0_in_for_body3_ataxs_c0_enter9116_atax0_aunroll_x\|atax_i_llvm_fpga_pop_i1_notcmp3552_pop23_0:thei_llvm_fpga_pop_i1_notcmp3552_pop23_atax45 " "Elaborating entity \"atax_i_llvm_fpga_pop_i1_notcmp3552_pop23_0\" for hierarchy \"atax:atax_inst\|atax_internal:atax_internal_inst\|atax_function_wrapper:atax_internal\|atax_function:theatax_function\|atax_bb_B4:thebb_atax_B4\|atax_bb_B4_stall_region:thebb_atax_B4_stall_region\|atax_i_sfc_s_c0_in_for_body3_s_c0_enter9116_atax1:thei_sfc_s_c0_in_for_body3_ataxs_c0_enter9116_atax1_aunroll_x\|atax_i_sfc_logic_s_c0_in_for_body3_s_c0_enter9116_atax0:thei_sfc_logic_s_c0_in_for_body3_ataxs_c0_enter9116_atax0_aunroll_x\|atax_i_llvm_fpga_pop_i1_notcmp3552_pop23_0:thei_llvm_fpga_pop_i1_notcmp3552_pop23_atax45\"" {  } { { "db/ip/atax/submodules/atax_i_sfc_logic_s_c0_in_for_body3_s_c0_enter9116_atax0.sv" "thei_llvm_fpga_pop_i1_notcmp3552_pop23_atax45" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/atax/test-fpga.prj/quartus/db/ip/atax/submodules/atax_i_sfc_logic_s_c0_in_for_body3_s_c0_enter9116_atax0.sv" 945 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686672393007 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "atax_i_llvm_fpga_push_i1_exitcond1250_push22_0 atax:atax_inst\|atax_internal:atax_internal_inst\|atax_function_wrapper:atax_internal\|atax_function:theatax_function\|atax_bb_B4:thebb_atax_B4\|atax_bb_B4_stall_region:thebb_atax_B4_stall_region\|atax_i_sfc_s_c0_in_for_body3_s_c0_enter9116_atax1:thei_sfc_s_c0_in_for_body3_ataxs_c0_enter9116_atax1_aunroll_x\|atax_i_sfc_logic_s_c0_in_for_body3_s_c0_enter9116_atax0:thei_sfc_logic_s_c0_in_for_body3_ataxs_c0_enter9116_atax0_aunroll_x\|atax_i_llvm_fpga_push_i1_exitcond1250_push22_0:thei_llvm_fpga_push_i1_exitcond1250_push22_atax44 " "Elaborating entity \"atax_i_llvm_fpga_push_i1_exitcond1250_push22_0\" for hierarchy \"atax:atax_inst\|atax_internal:atax_internal_inst\|atax_function_wrapper:atax_internal\|atax_function:theatax_function\|atax_bb_B4:thebb_atax_B4\|atax_bb_B4_stall_region:thebb_atax_B4_stall_region\|atax_i_sfc_s_c0_in_for_body3_s_c0_enter9116_atax1:thei_sfc_s_c0_in_for_body3_ataxs_c0_enter9116_atax1_aunroll_x\|atax_i_sfc_logic_s_c0_in_for_body3_s_c0_enter9116_atax0:thei_sfc_logic_s_c0_in_for_body3_ataxs_c0_enter9116_atax0_aunroll_x\|atax_i_llvm_fpga_push_i1_exitcond1250_push22_0:thei_llvm_fpga_push_i1_exitcond1250_push22_atax44\"" {  } { { "db/ip/atax/submodules/atax_i_sfc_logic_s_c0_in_for_body3_s_c0_enter9116_atax0.sv" "thei_llvm_fpga_push_i1_exitcond1250_push22_atax44" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/atax/test-fpga.prj/quartus/db/ip/atax/submodules/atax_i_sfc_logic_s_c0_in_for_body3_s_c0_enter9116_atax0.sv" 1034 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686672393040 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "atax_i_llvm_fpga_pop_i1_exitcond1250_pop22_0 atax:atax_inst\|atax_internal:atax_internal_inst\|atax_function_wrapper:atax_internal\|atax_function:theatax_function\|atax_bb_B4:thebb_atax_B4\|atax_bb_B4_stall_region:thebb_atax_B4_stall_region\|atax_i_sfc_s_c0_in_for_body3_s_c0_enter9116_atax1:thei_sfc_s_c0_in_for_body3_ataxs_c0_enter9116_atax1_aunroll_x\|atax_i_sfc_logic_s_c0_in_for_body3_s_c0_enter9116_atax0:thei_sfc_logic_s_c0_in_for_body3_ataxs_c0_enter9116_atax0_aunroll_x\|atax_i_llvm_fpga_pop_i1_exitcond1250_pop22_0:thei_llvm_fpga_pop_i1_exitcond1250_pop22_atax43 " "Elaborating entity \"atax_i_llvm_fpga_pop_i1_exitcond1250_pop22_0\" for hierarchy \"atax:atax_inst\|atax_internal:atax_internal_inst\|atax_function_wrapper:atax_internal\|atax_function:theatax_function\|atax_bb_B4:thebb_atax_B4\|atax_bb_B4_stall_region:thebb_atax_B4_stall_region\|atax_i_sfc_s_c0_in_for_body3_s_c0_enter9116_atax1:thei_sfc_s_c0_in_for_body3_ataxs_c0_enter9116_atax1_aunroll_x\|atax_i_sfc_logic_s_c0_in_for_body3_s_c0_enter9116_atax0:thei_sfc_logic_s_c0_in_for_body3_ataxs_c0_enter9116_atax0_aunroll_x\|atax_i_llvm_fpga_pop_i1_exitcond1250_pop22_0:thei_llvm_fpga_pop_i1_exitcond1250_pop22_atax43\"" {  } { { "db/ip/atax/submodules/atax_i_sfc_logic_s_c0_in_for_body3_s_c0_enter9116_atax0.sv" "thei_llvm_fpga_pop_i1_exitcond1250_pop22_atax43" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/atax/test-fpga.prj/quartus/db/ip/atax/submodules/atax_i_sfc_logic_s_c0_in_for_body3_s_c0_enter9116_atax0.sv" 1069 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686672393084 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "atax_i_llvm_fpga_push_p1025i32_mptr_bitcast_index8845_push19_0 atax:atax_inst\|atax_internal:atax_internal_inst\|atax_function_wrapper:atax_internal\|atax_function:theatax_function\|atax_bb_B4:thebb_atax_B4\|atax_bb_B4_stall_region:thebb_atax_B4_stall_region\|atax_i_sfc_s_c0_in_for_body3_s_c0_enter9116_atax1:thei_sfc_s_c0_in_for_body3_ataxs_c0_enter9116_atax1_aunroll_x\|atax_i_sfc_logic_s_c0_in_for_body3_s_c0_enter9116_atax0:thei_sfc_logic_s_c0_in_for_body3_ataxs_c0_enter9116_atax0_aunroll_x\|atax_i_llvm_fpga_push_p1025i32_mptr_bitcast_index8845_push19_0:thei_llvm_fpga_push_p1025i32_mptr_bitcast_index8845_push19_atax42 " "Elaborating entity \"atax_i_llvm_fpga_push_p1025i32_mptr_bitcast_index8845_push19_0\" for hierarchy \"atax:atax_inst\|atax_internal:atax_internal_inst\|atax_function_wrapper:atax_internal\|atax_function:theatax_function\|atax_bb_B4:thebb_atax_B4\|atax_bb_B4_stall_region:thebb_atax_B4_stall_region\|atax_i_sfc_s_c0_in_for_body3_s_c0_enter9116_atax1:thei_sfc_s_c0_in_for_body3_ataxs_c0_enter9116_atax1_aunroll_x\|atax_i_sfc_logic_s_c0_in_for_body3_s_c0_enter9116_atax0:thei_sfc_logic_s_c0_in_for_body3_ataxs_c0_enter9116_atax0_aunroll_x\|atax_i_llvm_fpga_push_p1025i32_mptr_bitcast_index8845_push19_0:thei_llvm_fpga_push_p1025i32_mptr_bitcast_index8845_push19_atax42\"" {  } { { "db/ip/atax/submodules/atax_i_sfc_logic_s_c0_in_for_body3_s_c0_enter9116_atax0.sv" "thei_llvm_fpga_push_p1025i32_mptr_bitcast_index8845_push19_atax42" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/atax/test-fpga.prj/quartus/db/ip/atax/submodules/atax_i_sfc_logic_s_c0_in_for_body3_s_c0_enter9116_atax0.sv" 1128 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686672393123 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "acl_push atax:atax_inst\|atax_internal:atax_internal_inst\|atax_function_wrapper:atax_internal\|atax_function:theatax_function\|atax_bb_B4:thebb_atax_B4\|atax_bb_B4_stall_region:thebb_atax_B4_stall_region\|atax_i_sfc_s_c0_in_for_body3_s_c0_enter9116_atax1:thei_sfc_s_c0_in_for_body3_ataxs_c0_enter9116_atax1_aunroll_x\|atax_i_sfc_logic_s_c0_in_for_body3_s_c0_enter9116_atax0:thei_sfc_logic_s_c0_in_for_body3_ataxs_c0_enter9116_atax0_aunroll_x\|atax_i_llvm_fpga_push_p1025i32_mptr_bitcast_index8845_push19_0:thei_llvm_fpga_push_p1025i32_mptr_bitcast_index8845_push19_atax42\|acl_push:thei_llvm_fpga_push_p1025i32_mptr_bitcast_index8845_push19_atax1 " "Elaborating entity \"acl_push\" for hierarchy \"atax:atax_inst\|atax_internal:atax_internal_inst\|atax_function_wrapper:atax_internal\|atax_function:theatax_function\|atax_bb_B4:thebb_atax_B4\|atax_bb_B4_stall_region:thebb_atax_B4_stall_region\|atax_i_sfc_s_c0_in_for_body3_s_c0_enter9116_atax1:thei_sfc_s_c0_in_for_body3_ataxs_c0_enter9116_atax1_aunroll_x\|atax_i_sfc_logic_s_c0_in_for_body3_s_c0_enter9116_atax0:thei_sfc_logic_s_c0_in_for_body3_ataxs_c0_enter9116_atax0_aunroll_x\|atax_i_llvm_fpga_push_p1025i32_mptr_bitcast_index8845_push19_0:thei_llvm_fpga_push_p1025i32_mptr_bitcast_index8845_push19_atax42\|acl_push:thei_llvm_fpga_push_p1025i32_mptr_bitcast_index8845_push19_atax1\"" {  } { { "db/ip/atax/submodules/atax_i_llvm_fpga_push_p1025i32_mptr_bitcast_index8845_push19_0.sv" "thei_llvm_fpga_push_p1025i32_mptr_bitcast_index8845_push19_atax1" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/atax/test-fpga.prj/quartus/db/ip/atax/submodules/atax_i_llvm_fpga_push_p1025i32_mptr_bitcast_index8845_push19_0.sv" 104 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686672393178 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "atax_i_llvm_fpga_pop_p1025i32_mptr_bitcast_index8845_pop19_0 atax:atax_inst\|atax_internal:atax_internal_inst\|atax_function_wrapper:atax_internal\|atax_function:theatax_function\|atax_bb_B4:thebb_atax_B4\|atax_bb_B4_stall_region:thebb_atax_B4_stall_region\|atax_i_sfc_s_c0_in_for_body3_s_c0_enter9116_atax1:thei_sfc_s_c0_in_for_body3_ataxs_c0_enter9116_atax1_aunroll_x\|atax_i_sfc_logic_s_c0_in_for_body3_s_c0_enter9116_atax0:thei_sfc_logic_s_c0_in_for_body3_ataxs_c0_enter9116_atax0_aunroll_x\|atax_i_llvm_fpga_pop_p1025i32_mptr_bitcast_index8845_pop19_0:thei_llvm_fpga_pop_p1025i32_mptr_bitcast_index8845_pop19_atax41 " "Elaborating entity \"atax_i_llvm_fpga_pop_p1025i32_mptr_bitcast_index8845_pop19_0\" for hierarchy \"atax:atax_inst\|atax_internal:atax_internal_inst\|atax_function_wrapper:atax_internal\|atax_function:theatax_function\|atax_bb_B4:thebb_atax_B4\|atax_bb_B4_stall_region:thebb_atax_B4_stall_region\|atax_i_sfc_s_c0_in_for_body3_s_c0_enter9116_atax1:thei_sfc_s_c0_in_for_body3_ataxs_c0_enter9116_atax1_aunroll_x\|atax_i_sfc_logic_s_c0_in_for_body3_s_c0_enter9116_atax0:thei_sfc_logic_s_c0_in_for_body3_ataxs_c0_enter9116_atax0_aunroll_x\|atax_i_llvm_fpga_pop_p1025i32_mptr_bitcast_index8845_pop19_0:thei_llvm_fpga_pop_p1025i32_mptr_bitcast_index8845_pop19_atax41\"" {  } { { "db/ip/atax/submodules/atax_i_sfc_logic_s_c0_in_for_body3_s_c0_enter9116_atax0.sv" "thei_llvm_fpga_pop_p1025i32_mptr_bitcast_index8845_pop19_atax41" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/atax/test-fpga.prj/quartus/db/ip/atax/submodules/atax_i_sfc_logic_s_c0_in_for_body3_s_c0_enter9116_atax0.sv" 1159 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686672393208 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "atax_i_llvm_fpga_push_i32_j_073_push16_0 atax:atax_inst\|atax_internal:atax_internal_inst\|atax_function_wrapper:atax_internal\|atax_function:theatax_function\|atax_bb_B4:thebb_atax_B4\|atax_bb_B4_stall_region:thebb_atax_B4_stall_region\|atax_i_sfc_s_c0_in_for_body3_s_c0_enter9116_atax1:thei_sfc_s_c0_in_for_body3_ataxs_c0_enter9116_atax1_aunroll_x\|atax_i_sfc_logic_s_c0_in_for_body3_s_c0_enter9116_atax0:thei_sfc_logic_s_c0_in_for_body3_ataxs_c0_enter9116_atax0_aunroll_x\|atax_i_llvm_fpga_push_i32_j_073_push16_0:thei_llvm_fpga_push_i32_j_073_push16_atax29 " "Elaborating entity \"atax_i_llvm_fpga_push_i32_j_073_push16_0\" for hierarchy \"atax:atax_inst\|atax_internal:atax_internal_inst\|atax_function_wrapper:atax_internal\|atax_function:theatax_function\|atax_bb_B4:thebb_atax_B4\|atax_bb_B4_stall_region:thebb_atax_B4_stall_region\|atax_i_sfc_s_c0_in_for_body3_s_c0_enter9116_atax1:thei_sfc_s_c0_in_for_body3_ataxs_c0_enter9116_atax1_aunroll_x\|atax_i_sfc_logic_s_c0_in_for_body3_s_c0_enter9116_atax0:thei_sfc_logic_s_c0_in_for_body3_ataxs_c0_enter9116_atax0_aunroll_x\|atax_i_llvm_fpga_push_i32_j_073_push16_0:thei_llvm_fpga_push_i32_j_073_push16_atax29\"" {  } { { "db/ip/atax/submodules/atax_i_sfc_logic_s_c0_in_for_body3_s_c0_enter9116_atax0.sv" "thei_llvm_fpga_push_i32_j_073_push16_atax29" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/atax/test-fpga.prj/quartus/db/ip/atax/submodules/atax_i_sfc_logic_s_c0_in_for_body3_s_c0_enter9116_atax0.sv" 1284 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686672393245 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "acl_push atax:atax_inst\|atax_internal:atax_internal_inst\|atax_function_wrapper:atax_internal\|atax_function:theatax_function\|atax_bb_B4:thebb_atax_B4\|atax_bb_B4_stall_region:thebb_atax_B4_stall_region\|atax_i_sfc_s_c0_in_for_body3_s_c0_enter9116_atax1:thei_sfc_s_c0_in_for_body3_ataxs_c0_enter9116_atax1_aunroll_x\|atax_i_sfc_logic_s_c0_in_for_body3_s_c0_enter9116_atax0:thei_sfc_logic_s_c0_in_for_body3_ataxs_c0_enter9116_atax0_aunroll_x\|atax_i_llvm_fpga_push_i32_j_073_push16_0:thei_llvm_fpga_push_i32_j_073_push16_atax29\|acl_push:thei_llvm_fpga_push_i32_j_073_push16_atax1 " "Elaborating entity \"acl_push\" for hierarchy \"atax:atax_inst\|atax_internal:atax_internal_inst\|atax_function_wrapper:atax_internal\|atax_function:theatax_function\|atax_bb_B4:thebb_atax_B4\|atax_bb_B4_stall_region:thebb_atax_B4_stall_region\|atax_i_sfc_s_c0_in_for_body3_s_c0_enter9116_atax1:thei_sfc_s_c0_in_for_body3_ataxs_c0_enter9116_atax1_aunroll_x\|atax_i_sfc_logic_s_c0_in_for_body3_s_c0_enter9116_atax0:thei_sfc_logic_s_c0_in_for_body3_ataxs_c0_enter9116_atax0_aunroll_x\|atax_i_llvm_fpga_push_i32_j_073_push16_0:thei_llvm_fpga_push_i32_j_073_push16_atax29\|acl_push:thei_llvm_fpga_push_i32_j_073_push16_atax1\"" {  } { { "db/ip/atax/submodules/atax_i_llvm_fpga_push_i32_j_073_push16_0.sv" "thei_llvm_fpga_push_i32_j_073_push16_atax1" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/atax/test-fpga.prj/quartus/db/ip/atax/submodules/atax_i_llvm_fpga_push_i32_j_073_push16_0.sv" 104 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686672393261 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "acl_data_fifo atax:atax_inst\|atax_internal:atax_internal_inst\|atax_function_wrapper:atax_internal\|atax_function:theatax_function\|atax_bb_B4:thebb_atax_B4\|atax_bb_B4_stall_region:thebb_atax_B4_stall_region\|atax_i_sfc_s_c0_in_for_body3_s_c0_enter9116_atax1:thei_sfc_s_c0_in_for_body3_ataxs_c0_enter9116_atax1_aunroll_x\|atax_i_sfc_logic_s_c0_in_for_body3_s_c0_enter9116_atax0:thei_sfc_logic_s_c0_in_for_body3_ataxs_c0_enter9116_atax0_aunroll_x\|atax_i_llvm_fpga_push_i32_j_073_push16_0:thei_llvm_fpga_push_i32_j_073_push16_atax29\|acl_push:thei_llvm_fpga_push_i32_j_073_push16_atax1\|acl_data_fifo:fifo " "Elaborating entity \"acl_data_fifo\" for hierarchy \"atax:atax_inst\|atax_internal:atax_internal_inst\|atax_function_wrapper:atax_internal\|atax_function:theatax_function\|atax_bb_B4:thebb_atax_B4\|atax_bb_B4_stall_region:thebb_atax_B4_stall_region\|atax_i_sfc_s_c0_in_for_body3_s_c0_enter9116_atax1:thei_sfc_s_c0_in_for_body3_ataxs_c0_enter9116_atax1_aunroll_x\|atax_i_sfc_logic_s_c0_in_for_body3_s_c0_enter9116_atax0:thei_sfc_logic_s_c0_in_for_body3_ataxs_c0_enter9116_atax0_aunroll_x\|atax_i_llvm_fpga_push_i32_j_073_push16_0:thei_llvm_fpga_push_i32_j_073_push16_atax29\|acl_push:thei_llvm_fpga_push_i32_j_073_push16_atax1\|acl_data_fifo:fifo\"" {  } { { "db/ip/atax/submodules/acl_push.v" "fifo" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/atax/test-fpga.prj/quartus/db/ip/atax/submodules/acl_push.v" 288 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686672393282 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 acl_data_fifo.v(260) " "Verilog HDL assignment warning at acl_data_fifo.v(260): truncated value with size 32 to match size of target (1)" {  } { { "db/ip/atax/submodules/acl_data_fifo.v" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/atax/test-fpga.prj/quartus/db/ip/atax/submodules/acl_data_fifo.v" 260 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1686672393285 "|quartus_compile|atax:atax_inst|atax_internal:atax_internal_inst|atax_function_wrapper:atax_internal|atax_function:theatax_function|atax_bb_B4:thebb_atax_B4|atax_bb_B4_stall_region:thebb_atax_B4_stall_region|atax_i_sfc_s_c0_in_for_body3_s_c0_enter9116_atax1:thei_sfc_s_c0_in_for_body3_ataxs_c0_enter9116_atax1_aunroll_x|atax_i_sfc_logic_s_c0_in_for_body3_s_c0_enter9116_atax0:thei_sfc_logic_s_c0_in_for_body3_ataxs_c0_enter9116_atax0_aunroll_x|atax_i_llvm_fpga_push_i32_j_073_push16_0:thei_llvm_fpga_push_i32_j_073_push16_atax29|acl_push:thei_llvm_fpga_push_i32_j_073_push16_atax1|acl_data_fifo:fifo"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 acl_data_fifo.v(266) " "Verilog HDL assignment warning at acl_data_fifo.v(266): truncated value with size 32 to match size of target (1)" {  } { { "db/ip/atax/submodules/acl_data_fifo.v" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/atax/test-fpga.prj/quartus/db/ip/atax/submodules/acl_data_fifo.v" 266 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1686672393285 "|quartus_compile|atax:atax_inst|atax_internal:atax_internal_inst|atax_function_wrapper:atax_internal|atax_function:theatax_function|atax_bb_B4:thebb_atax_B4|atax_bb_B4_stall_region:thebb_atax_B4_stall_region|atax_i_sfc_s_c0_in_for_body3_s_c0_enter9116_atax1:thei_sfc_s_c0_in_for_body3_ataxs_c0_enter9116_atax1_aunroll_x|atax_i_sfc_logic_s_c0_in_for_body3_s_c0_enter9116_atax0:thei_sfc_logic_s_c0_in_for_body3_ataxs_c0_enter9116_atax0_aunroll_x|atax_i_llvm_fpga_push_i32_j_073_push16_0:thei_llvm_fpga_push_i32_j_073_push16_atax29|acl_push:thei_llvm_fpga_push_i32_j_073_push16_atax1|acl_data_fifo:fifo"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "atax_i_llvm_fpga_pop_i32_j_073_pop16_0 atax:atax_inst\|atax_internal:atax_internal_inst\|atax_function_wrapper:atax_internal\|atax_function:theatax_function\|atax_bb_B4:thebb_atax_B4\|atax_bb_B4_stall_region:thebb_atax_B4_stall_region\|atax_i_sfc_s_c0_in_for_body3_s_c0_enter9116_atax1:thei_sfc_s_c0_in_for_body3_ataxs_c0_enter9116_atax1_aunroll_x\|atax_i_sfc_logic_s_c0_in_for_body3_s_c0_enter9116_atax0:thei_sfc_logic_s_c0_in_for_body3_ataxs_c0_enter9116_atax0_aunroll_x\|atax_i_llvm_fpga_pop_i32_j_073_pop16_0:thei_llvm_fpga_pop_i32_j_073_pop16_atax14 " "Elaborating entity \"atax_i_llvm_fpga_pop_i32_j_073_pop16_0\" for hierarchy \"atax:atax_inst\|atax_internal:atax_internal_inst\|atax_function_wrapper:atax_internal\|atax_function:theatax_function\|atax_bb_B4:thebb_atax_B4\|atax_bb_B4_stall_region:thebb_atax_B4_stall_region\|atax_i_sfc_s_c0_in_for_body3_s_c0_enter9116_atax1:thei_sfc_s_c0_in_for_body3_ataxs_c0_enter9116_atax1_aunroll_x\|atax_i_sfc_logic_s_c0_in_for_body3_s_c0_enter9116_atax0:thei_sfc_logic_s_c0_in_for_body3_ataxs_c0_enter9116_atax0_aunroll_x\|atax_i_llvm_fpga_pop_i32_j_073_pop16_0:thei_llvm_fpga_pop_i32_j_073_pop16_atax14\"" {  } { { "db/ip/atax/submodules/atax_i_sfc_logic_s_c0_in_for_body3_s_c0_enter9116_atax0.sv" "thei_llvm_fpga_pop_i32_j_073_pop16_atax14" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/atax/test-fpga.prj/quartus/db/ip/atax/submodules/atax_i_sfc_logic_s_c0_in_for_body3_s_c0_enter9116_atax0.sv" 1302 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686672393350 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "atax_i_llvm_fpga_ffwd_dest_p1025i32_mptr_bitcast799117_0 atax:atax_inst\|atax_internal:atax_internal_inst\|atax_function_wrapper:atax_internal\|atax_function:theatax_function\|atax_bb_B4:thebb_atax_B4\|atax_bb_B4_stall_region:thebb_atax_B4_stall_region\|atax_i_sfc_s_c0_in_for_body3_s_c0_enter9116_atax1:thei_sfc_s_c0_in_for_body3_ataxs_c0_enter9116_atax1_aunroll_x\|atax_i_sfc_logic_s_c0_in_for_body3_s_c0_enter9116_atax0:thei_sfc_logic_s_c0_in_for_body3_ataxs_c0_enter9116_atax0_aunroll_x\|atax_i_llvm_fpga_ffwd_dest_p1025i32_mptr_bitcast799117_0:thei_llvm_fpga_ffwd_dest_p1025i32_mptr_bitcast799117_atax26 " "Elaborating entity \"atax_i_llvm_fpga_ffwd_dest_p1025i32_mptr_bitcast799117_0\" for hierarchy \"atax:atax_inst\|atax_internal:atax_internal_inst\|atax_function_wrapper:atax_internal\|atax_function:theatax_function\|atax_bb_B4:thebb_atax_B4\|atax_bb_B4_stall_region:thebb_atax_B4_stall_region\|atax_i_sfc_s_c0_in_for_body3_s_c0_enter9116_atax1:thei_sfc_s_c0_in_for_body3_ataxs_c0_enter9116_atax1_aunroll_x\|atax_i_sfc_logic_s_c0_in_for_body3_s_c0_enter9116_atax0:thei_sfc_logic_s_c0_in_for_body3_ataxs_c0_enter9116_atax0_aunroll_x\|atax_i_llvm_fpga_ffwd_dest_p1025i32_mptr_bitcast799117_0:thei_llvm_fpga_ffwd_dest_p1025i32_mptr_bitcast799117_atax26\"" {  } { { "db/ip/atax/submodules/atax_i_sfc_logic_s_c0_in_for_body3_s_c0_enter9116_atax0.sv" "thei_llvm_fpga_ffwd_dest_p1025i32_mptr_bitcast799117_atax26" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/atax/test-fpga.prj/quartus/db/ip/atax/submodules/atax_i_sfc_logic_s_c0_in_for_body3_s_c0_enter9116_atax0.sv" 1359 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686672393370 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "acl_ffwddst atax:atax_inst\|atax_internal:atax_internal_inst\|atax_function_wrapper:atax_internal\|atax_function:theatax_function\|atax_bb_B4:thebb_atax_B4\|atax_bb_B4_stall_region:thebb_atax_B4_stall_region\|atax_i_sfc_s_c0_in_for_body3_s_c0_enter9116_atax1:thei_sfc_s_c0_in_for_body3_ataxs_c0_enter9116_atax1_aunroll_x\|atax_i_sfc_logic_s_c0_in_for_body3_s_c0_enter9116_atax0:thei_sfc_logic_s_c0_in_for_body3_ataxs_c0_enter9116_atax0_aunroll_x\|atax_i_llvm_fpga_ffwd_dest_p1025i32_mptr_bitcast799117_0:thei_llvm_fpga_ffwd_dest_p1025i32_mptr_bitcast799117_atax26\|acl_ffwddst:thei_llvm_fpga_ffwd_dest_p1025i32_mptr_bitcast799117_atax1 " "Elaborating entity \"acl_ffwddst\" for hierarchy \"atax:atax_inst\|atax_internal:atax_internal_inst\|atax_function_wrapper:atax_internal\|atax_function:theatax_function\|atax_bb_B4:thebb_atax_B4\|atax_bb_B4_stall_region:thebb_atax_B4_stall_region\|atax_i_sfc_s_c0_in_for_body3_s_c0_enter9116_atax1:thei_sfc_s_c0_in_for_body3_ataxs_c0_enter9116_atax1_aunroll_x\|atax_i_sfc_logic_s_c0_in_for_body3_s_c0_enter9116_atax0:thei_sfc_logic_s_c0_in_for_body3_ataxs_c0_enter9116_atax0_aunroll_x\|atax_i_llvm_fpga_ffwd_dest_p1025i32_mptr_bitcast799117_0:thei_llvm_fpga_ffwd_dest_p1025i32_mptr_bitcast799117_atax26\|acl_ffwddst:thei_llvm_fpga_ffwd_dest_p1025i32_mptr_bitcast799117_atax1\"" {  } { { "db/ip/atax/submodules/atax_i_llvm_fpga_ffwd_dest_p1025i32_mptr_bitcast799117_0.sv" "thei_llvm_fpga_ffwd_dest_p1025i32_mptr_bitcast799117_atax1" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/atax/test-fpga.prj/quartus/db/ip/atax/submodules/atax_i_llvm_fpga_ffwd_dest_p1025i32_mptr_bitcast799117_0.sv" 68 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686672393383 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "atax_i_llvm_fpga_push_i1_memdep_phi_pop1247_push20_0 atax:atax_inst\|atax_internal:atax_internal_inst\|atax_function_wrapper:atax_internal\|atax_function:theatax_function\|atax_bb_B4:thebb_atax_B4\|atax_bb_B4_stall_region:thebb_atax_B4_stall_region\|atax_i_sfc_s_c0_in_for_body3_s_c0_enter9116_atax1:thei_sfc_s_c0_in_for_body3_ataxs_c0_enter9116_atax1_aunroll_x\|atax_i_sfc_logic_s_c0_in_for_body3_s_c0_enter9116_atax0:thei_sfc_logic_s_c0_in_for_body3_ataxs_c0_enter9116_atax0_aunroll_x\|atax_i_llvm_fpga_push_i1_memdep_phi_pop1247_push20_0:thei_llvm_fpga_push_i1_memdep_phi_pop1247_push20_atax21 " "Elaborating entity \"atax_i_llvm_fpga_push_i1_memdep_phi_pop1247_push20_0\" for hierarchy \"atax:atax_inst\|atax_internal:atax_internal_inst\|atax_function_wrapper:atax_internal\|atax_function:theatax_function\|atax_bb_B4:thebb_atax_B4\|atax_bb_B4_stall_region:thebb_atax_B4_stall_region\|atax_i_sfc_s_c0_in_for_body3_s_c0_enter9116_atax1:thei_sfc_s_c0_in_for_body3_ataxs_c0_enter9116_atax1_aunroll_x\|atax_i_sfc_logic_s_c0_in_for_body3_s_c0_enter9116_atax0:thei_sfc_logic_s_c0_in_for_body3_ataxs_c0_enter9116_atax0_aunroll_x\|atax_i_llvm_fpga_push_i1_memdep_phi_pop1247_push20_0:thei_llvm_fpga_push_i1_memdep_phi_pop1247_push20_atax21\"" {  } { { "db/ip/atax/submodules/atax_i_sfc_logic_s_c0_in_for_body3_s_c0_enter9116_atax0.sv" "thei_llvm_fpga_push_i1_memdep_phi_pop1247_push20_atax21" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/atax/test-fpga.prj/quartus/db/ip/atax/submodules/atax_i_sfc_logic_s_c0_in_for_body3_s_c0_enter9116_atax0.sv" 1482 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686672393429 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "atax_i_llvm_fpga_pop_i1_memdep_phi_pop1247_pop20_0 atax:atax_inst\|atax_internal:atax_internal_inst\|atax_function_wrapper:atax_internal\|atax_function:theatax_function\|atax_bb_B4:thebb_atax_B4\|atax_bb_B4_stall_region:thebb_atax_B4_stall_region\|atax_i_sfc_s_c0_in_for_body3_s_c0_enter9116_atax1:thei_sfc_s_c0_in_for_body3_ataxs_c0_enter9116_atax1_aunroll_x\|atax_i_sfc_logic_s_c0_in_for_body3_s_c0_enter9116_atax0:thei_sfc_logic_s_c0_in_for_body3_ataxs_c0_enter9116_atax0_aunroll_x\|atax_i_llvm_fpga_pop_i1_memdep_phi_pop1247_pop20_0:thei_llvm_fpga_pop_i1_memdep_phi_pop1247_pop20_atax20 " "Elaborating entity \"atax_i_llvm_fpga_pop_i1_memdep_phi_pop1247_pop20_0\" for hierarchy \"atax:atax_inst\|atax_internal:atax_internal_inst\|atax_function_wrapper:atax_internal\|atax_function:theatax_function\|atax_bb_B4:thebb_atax_B4\|atax_bb_B4_stall_region:thebb_atax_B4_stall_region\|atax_i_sfc_s_c0_in_for_body3_s_c0_enter9116_atax1:thei_sfc_s_c0_in_for_body3_ataxs_c0_enter9116_atax1_aunroll_x\|atax_i_sfc_logic_s_c0_in_for_body3_s_c0_enter9116_atax0:thei_sfc_logic_s_c0_in_for_body3_ataxs_c0_enter9116_atax0_aunroll_x\|atax_i_llvm_fpga_pop_i1_memdep_phi_pop1247_pop20_0:thei_llvm_fpga_pop_i1_memdep_phi_pop1247_pop20_atax20\"" {  } { { "db/ip/atax/submodules/atax_i_sfc_logic_s_c0_in_for_body3_s_c0_enter9116_atax0.sv" "thei_llvm_fpga_pop_i1_memdep_phi_pop1247_pop20_atax20" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/atax/test-fpga.prj/quartus/db/ip/atax/submodules/atax_i_sfc_logic_s_c0_in_for_body3_s_c0_enter9116_atax0.sv" 1513 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686672393481 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "atax_i_llvm_fpga_push_i1_memdep_phi3_pop1354_push24_0 atax:atax_inst\|atax_internal:atax_internal_inst\|atax_function_wrapper:atax_internal\|atax_function:theatax_function\|atax_bb_B4:thebb_atax_B4\|atax_bb_B4_stall_region:thebb_atax_B4_stall_region\|atax_i_sfc_s_c0_in_for_body3_s_c0_enter9116_atax1:thei_sfc_s_c0_in_for_body3_ataxs_c0_enter9116_atax1_aunroll_x\|atax_i_sfc_logic_s_c0_in_for_body3_s_c0_enter9116_atax0:thei_sfc_logic_s_c0_in_for_body3_ataxs_c0_enter9116_atax0_aunroll_x\|atax_i_llvm_fpga_push_i1_memdep_phi3_pop1354_push24_0:thei_llvm_fpga_push_i1_memdep_phi3_pop1354_push24_atax23 " "Elaborating entity \"atax_i_llvm_fpga_push_i1_memdep_phi3_pop1354_push24_0\" for hierarchy \"atax:atax_inst\|atax_internal:atax_internal_inst\|atax_function_wrapper:atax_internal\|atax_function:theatax_function\|atax_bb_B4:thebb_atax_B4\|atax_bb_B4_stall_region:thebb_atax_B4_stall_region\|atax_i_sfc_s_c0_in_for_body3_s_c0_enter9116_atax1:thei_sfc_s_c0_in_for_body3_ataxs_c0_enter9116_atax1_aunroll_x\|atax_i_sfc_logic_s_c0_in_for_body3_s_c0_enter9116_atax0:thei_sfc_logic_s_c0_in_for_body3_ataxs_c0_enter9116_atax0_aunroll_x\|atax_i_llvm_fpga_push_i1_memdep_phi3_pop1354_push24_0:thei_llvm_fpga_push_i1_memdep_phi3_pop1354_push24_atax23\"" {  } { { "db/ip/atax/submodules/atax_i_sfc_logic_s_c0_in_for_body3_s_c0_enter9116_atax0.sv" "thei_llvm_fpga_push_i1_memdep_phi3_pop1354_push24_atax23" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/atax/test-fpga.prj/quartus/db/ip/atax/submodules/atax_i_sfc_logic_s_c0_in_for_body3_s_c0_enter9116_atax0.sv" 1579 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686672393498 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "atax_i_llvm_fpga_pop_i1_memdep_phi3_pop1354_pop24_0 atax:atax_inst\|atax_internal:atax_internal_inst\|atax_function_wrapper:atax_internal\|atax_function:theatax_function\|atax_bb_B4:thebb_atax_B4\|atax_bb_B4_stall_region:thebb_atax_B4_stall_region\|atax_i_sfc_s_c0_in_for_body3_s_c0_enter9116_atax1:thei_sfc_s_c0_in_for_body3_ataxs_c0_enter9116_atax1_aunroll_x\|atax_i_sfc_logic_s_c0_in_for_body3_s_c0_enter9116_atax0:thei_sfc_logic_s_c0_in_for_body3_ataxs_c0_enter9116_atax0_aunroll_x\|atax_i_llvm_fpga_pop_i1_memdep_phi3_pop1354_pop24_0:thei_llvm_fpga_pop_i1_memdep_phi3_pop1354_pop24_atax22 " "Elaborating entity \"atax_i_llvm_fpga_pop_i1_memdep_phi3_pop1354_pop24_0\" for hierarchy \"atax:atax_inst\|atax_internal:atax_internal_inst\|atax_function_wrapper:atax_internal\|atax_function:theatax_function\|atax_bb_B4:thebb_atax_B4\|atax_bb_B4_stall_region:thebb_atax_B4_stall_region\|atax_i_sfc_s_c0_in_for_body3_s_c0_enter9116_atax1:thei_sfc_s_c0_in_for_body3_ataxs_c0_enter9116_atax1_aunroll_x\|atax_i_sfc_logic_s_c0_in_for_body3_s_c0_enter9116_atax0:thei_sfc_logic_s_c0_in_for_body3_ataxs_c0_enter9116_atax0_aunroll_x\|atax_i_llvm_fpga_pop_i1_memdep_phi3_pop1354_pop24_0:thei_llvm_fpga_pop_i1_memdep_phi3_pop1354_pop24_atax22\"" {  } { { "db/ip/atax/submodules/atax_i_sfc_logic_s_c0_in_for_body3_s_c0_enter9116_atax0.sv" "thei_llvm_fpga_pop_i1_memdep_phi3_pop1354_pop24_atax22" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/atax/test-fpga.prj/quartus/db/ip/atax/submodules/atax_i_sfc_logic_s_c0_in_for_body3_s_c0_enter9116_atax0.sv" 1614 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686672393533 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "atax_i_llvm_fpga_push_i32_mul_add1448_push21_0 atax:atax_inst\|atax_internal:atax_internal_inst\|atax_function_wrapper:atax_internal\|atax_function:theatax_function\|atax_bb_B4:thebb_atax_B4\|atax_bb_B4_stall_region:thebb_atax_B4_stall_region\|atax_i_sfc_s_c0_in_for_body3_s_c0_enter9116_atax1:thei_sfc_s_c0_in_for_body3_ataxs_c0_enter9116_atax1_aunroll_x\|atax_i_sfc_logic_s_c0_in_for_body3_s_c0_enter9116_atax0:thei_sfc_logic_s_c0_in_for_body3_ataxs_c0_enter9116_atax0_aunroll_x\|atax_i_llvm_fpga_push_i32_mul_add1448_push21_0:thei_llvm_fpga_push_i32_mul_add1448_push21_atax16 " "Elaborating entity \"atax_i_llvm_fpga_push_i32_mul_add1448_push21_0\" for hierarchy \"atax:atax_inst\|atax_internal:atax_internal_inst\|atax_function_wrapper:atax_internal\|atax_function:theatax_function\|atax_bb_B4:thebb_atax_B4\|atax_bb_B4_stall_region:thebb_atax_B4_stall_region\|atax_i_sfc_s_c0_in_for_body3_s_c0_enter9116_atax1:thei_sfc_s_c0_in_for_body3_ataxs_c0_enter9116_atax1_aunroll_x\|atax_i_sfc_logic_s_c0_in_for_body3_s_c0_enter9116_atax0:thei_sfc_logic_s_c0_in_for_body3_ataxs_c0_enter9116_atax0_aunroll_x\|atax_i_llvm_fpga_push_i32_mul_add1448_push21_0:thei_llvm_fpga_push_i32_mul_add1448_push21_atax16\"" {  } { { "db/ip/atax/submodules/atax_i_sfc_logic_s_c0_in_for_body3_s_c0_enter9116_atax0.sv" "thei_llvm_fpga_push_i32_mul_add1448_push21_atax16" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/atax/test-fpga.prj/quartus/db/ip/atax/submodules/atax_i_sfc_logic_s_c0_in_for_body3_s_c0_enter9116_atax0.sv" 1673 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686672393564 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "atax_i_llvm_fpga_pop_i32_mul_add1448_pop21_0 atax:atax_inst\|atax_internal:atax_internal_inst\|atax_function_wrapper:atax_internal\|atax_function:theatax_function\|atax_bb_B4:thebb_atax_B4\|atax_bb_B4_stall_region:thebb_atax_B4_stall_region\|atax_i_sfc_s_c0_in_for_body3_s_c0_enter9116_atax1:thei_sfc_s_c0_in_for_body3_ataxs_c0_enter9116_atax1_aunroll_x\|atax_i_sfc_logic_s_c0_in_for_body3_s_c0_enter9116_atax0:thei_sfc_logic_s_c0_in_for_body3_ataxs_c0_enter9116_atax0_aunroll_x\|atax_i_llvm_fpga_pop_i32_mul_add1448_pop21_0:thei_llvm_fpga_pop_i32_mul_add1448_pop21_atax15 " "Elaborating entity \"atax_i_llvm_fpga_pop_i32_mul_add1448_pop21_0\" for hierarchy \"atax:atax_inst\|atax_internal:atax_internal_inst\|atax_function_wrapper:atax_internal\|atax_function:theatax_function\|atax_bb_B4:thebb_atax_B4\|atax_bb_B4_stall_region:thebb_atax_B4_stall_region\|atax_i_sfc_s_c0_in_for_body3_s_c0_enter9116_atax1:thei_sfc_s_c0_in_for_body3_ataxs_c0_enter9116_atax1_aunroll_x\|atax_i_sfc_logic_s_c0_in_for_body3_s_c0_enter9116_atax0:thei_sfc_logic_s_c0_in_for_body3_ataxs_c0_enter9116_atax0_aunroll_x\|atax_i_llvm_fpga_pop_i32_mul_add1448_pop21_0:thei_llvm_fpga_pop_i32_mul_add1448_pop21_atax15\"" {  } { { "db/ip/atax/submodules/atax_i_sfc_logic_s_c0_in_for_body3_s_c0_enter9116_atax0.sv" "thei_llvm_fpga_pop_i32_mul_add1448_pop21_atax15" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/atax/test-fpga.prj/quartus/db/ip/atax/submodules/atax_i_sfc_logic_s_c0_in_for_body3_s_c0_enter9116_atax0.sv" 1704 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686672393598 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "atax_i_llvm_fpga_ffwd_dest_p1025s_class_ihc_mm_hosts_a9615_0 atax:atax_inst\|atax_internal:atax_internal_inst\|atax_function_wrapper:atax_internal\|atax_function:theatax_function\|atax_bb_B4:thebb_atax_B4\|atax_bb_B4_stall_region:thebb_atax_B4_stall_region\|atax_i_sfc_s_c0_in_for_body3_s_c0_enter9116_atax1:thei_sfc_s_c0_in_for_body3_ataxs_c0_enter9116_atax1_aunroll_x\|atax_i_sfc_logic_s_c0_in_for_body3_s_c0_enter9116_atax0:thei_sfc_logic_s_c0_in_for_body3_ataxs_c0_enter9116_atax0_aunroll_x\|atax_i_llvm_fpga_ffwd_dest_p1025s_class_ihc_mm_hosts_a9615_0:thei_llvm_fpga_ffwd_dest_p1025s_class_ihc_mm_hosts_a9615_atax12 " "Elaborating entity \"atax_i_llvm_fpga_ffwd_dest_p1025s_class_ihc_mm_hosts_a9615_0\" for hierarchy \"atax:atax_inst\|atax_internal:atax_internal_inst\|atax_function_wrapper:atax_internal\|atax_function:theatax_function\|atax_bb_B4:thebb_atax_B4\|atax_bb_B4_stall_region:thebb_atax_B4_stall_region\|atax_i_sfc_s_c0_in_for_body3_s_c0_enter9116_atax1:thei_sfc_s_c0_in_for_body3_ataxs_c0_enter9116_atax1_aunroll_x\|atax_i_sfc_logic_s_c0_in_for_body3_s_c0_enter9116_atax0:thei_sfc_logic_s_c0_in_for_body3_ataxs_c0_enter9116_atax0_aunroll_x\|atax_i_llvm_fpga_ffwd_dest_p1025s_class_ihc_mm_hosts_a9615_0:thei_llvm_fpga_ffwd_dest_p1025s_class_ihc_mm_hosts_a9615_atax12\"" {  } { { "db/ip/atax/submodules/atax_i_sfc_logic_s_c0_in_for_body3_s_c0_enter9116_atax0.sv" "thei_llvm_fpga_ffwd_dest_p1025s_class_ihc_mm_hosts_a9615_atax12" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/atax/test-fpga.prj/quartus/db/ip/atax/submodules/atax_i_sfc_logic_s_c0_in_for_body3_s_c0_enter9116_atax0.sv" 1767 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686672393624 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_syncram atax:atax_inst\|atax_internal:atax_internal_inst\|atax_function_wrapper:atax_internal\|atax_function:theatax_function\|atax_bb_B4:thebb_atax_B4\|atax_bb_B4_stall_region:thebb_atax_B4_stall_region\|atax_i_sfc_s_c0_in_for_body3_s_c0_enter9116_atax1:thei_sfc_s_c0_in_for_body3_ataxs_c0_enter9116_atax1_aunroll_x\|atax_i_sfc_logic_s_c0_in_for_body3_s_c0_enter9116_atax0:thei_sfc_logic_s_c0_in_for_body3_ataxs_c0_enter9116_atax0_aunroll_x\|altera_syncram:redist10_i_llvm_fpga_pop_i32_mul_add1448_pop21_atax15_out_data_out_4_mem_dmem " "Elaborating entity \"altera_syncram\" for hierarchy \"atax:atax_inst\|atax_internal:atax_internal_inst\|atax_function_wrapper:atax_internal\|atax_function:theatax_function\|atax_bb_B4:thebb_atax_B4\|atax_bb_B4_stall_region:thebb_atax_B4_stall_region\|atax_i_sfc_s_c0_in_for_body3_s_c0_enter9116_atax1:thei_sfc_s_c0_in_for_body3_ataxs_c0_enter9116_atax1_aunroll_x\|atax_i_sfc_logic_s_c0_in_for_body3_s_c0_enter9116_atax0:thei_sfc_logic_s_c0_in_for_body3_ataxs_c0_enter9116_atax0_aunroll_x\|altera_syncram:redist10_i_llvm_fpga_pop_i32_mul_add1448_pop21_atax15_out_data_out_4_mem_dmem\"" {  } { { "db/ip/atax/submodules/atax_i_sfc_logic_s_c0_in_for_body3_s_c0_enter9116_atax0.sv" "redist10_i_llvm_fpga_pop_i32_mul_add1448_pop21_atax15_out_data_out_4_mem_dmem" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/atax/test-fpga.prj/quartus/db/ip/atax/submodules/atax_i_sfc_logic_s_c0_in_for_body3_s_c0_enter9116_atax0.sv" 1973 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686672393696 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "atax:atax_inst\|atax_internal:atax_internal_inst\|atax_function_wrapper:atax_internal\|atax_function:theatax_function\|atax_bb_B4:thebb_atax_B4\|atax_bb_B4_stall_region:thebb_atax_B4_stall_region\|atax_i_sfc_s_c0_in_for_body3_s_c0_enter9116_atax1:thei_sfc_s_c0_in_for_body3_ataxs_c0_enter9116_atax1_aunroll_x\|atax_i_sfc_logic_s_c0_in_for_body3_s_c0_enter9116_atax0:thei_sfc_logic_s_c0_in_for_body3_ataxs_c0_enter9116_atax0_aunroll_x\|altera_syncram:redist10_i_llvm_fpga_pop_i32_mul_add1448_pop21_atax15_out_data_out_4_mem_dmem " "Elaborated megafunction instantiation \"atax:atax_inst\|atax_internal:atax_internal_inst\|atax_function_wrapper:atax_internal\|atax_function:theatax_function\|atax_bb_B4:thebb_atax_B4\|atax_bb_B4_stall_region:thebb_atax_B4_stall_region\|atax_i_sfc_s_c0_in_for_body3_s_c0_enter9116_atax1:thei_sfc_s_c0_in_for_body3_ataxs_c0_enter9116_atax1_aunroll_x\|atax_i_sfc_logic_s_c0_in_for_body3_s_c0_enter9116_atax0:thei_sfc_logic_s_c0_in_for_body3_ataxs_c0_enter9116_atax0_aunroll_x\|altera_syncram:redist10_i_llvm_fpga_pop_i32_mul_add1448_pop21_atax15_out_data_out_4_mem_dmem\"" {  } { { "db/ip/atax/submodules/atax_i_sfc_logic_s_c0_in_for_body3_s_c0_enter9116_atax0.sv" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/atax/test-fpga.prj/quartus/db/ip/atax/submodules/atax_i_sfc_logic_s_c0_in_for_body3_s_c0_enter9116_atax0.sv" 1973 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686672393712 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "atax:atax_inst\|atax_internal:atax_internal_inst\|atax_function_wrapper:atax_internal\|atax_function:theatax_function\|atax_bb_B4:thebb_atax_B4\|atax_bb_B4_stall_region:thebb_atax_B4_stall_region\|atax_i_sfc_s_c0_in_for_body3_s_c0_enter9116_atax1:thei_sfc_s_c0_in_for_body3_ataxs_c0_enter9116_atax1_aunroll_x\|atax_i_sfc_logic_s_c0_in_for_body3_s_c0_enter9116_atax0:thei_sfc_logic_s_c0_in_for_body3_ataxs_c0_enter9116_atax0_aunroll_x\|altera_syncram:redist10_i_llvm_fpga_pop_i32_mul_add1448_pop21_atax15_out_data_out_4_mem_dmem " "Instantiated megafunction \"atax:atax_inst\|atax_internal:atax_internal_inst\|atax_function_wrapper:atax_internal\|atax_function:theatax_function\|atax_bb_B4:thebb_atax_B4\|atax_bb_B4_stall_region:thebb_atax_B4_stall_region\|atax_i_sfc_s_c0_in_for_body3_s_c0_enter9116_atax1:thei_sfc_s_c0_in_for_body3_ataxs_c0_enter9116_atax1_aunroll_x\|atax_i_sfc_logic_s_c0_in_for_body3_s_c0_enter9116_atax0:thei_sfc_logic_s_c0_in_for_body3_ataxs_c0_enter9116_atax0_aunroll_x\|altera_syncram:redist10_i_llvm_fpga_pop_i32_mul_add1448_pop21_atax15_out_data_out_4_mem_dmem\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type MLAB " "Parameter \"ram_block_type\" = \"MLAB\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1686672393713 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode DUAL_PORT " "Parameter \"operation_mode\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1686672393713 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1686672393713 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 1 " "Parameter \"widthad_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1686672393713 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 2 " "Parameter \"numwords_a\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1686672393713 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 32 " "Parameter \"width_b\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1686672393713 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 1 " "Parameter \"widthad_b\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1686672393713 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 2 " "Parameter \"numwords_b\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1686672393713 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altera_syncram " "Parameter \"lpm_type\" = \"altera_syncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1686672393713 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1686672393713 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK0 " "Parameter \"address_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1686672393713 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "indata_reg_b CLOCK0 " "Parameter \"indata_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1686672393713 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdcontrol_reg_b CLOCK0 " "Parameter \"rdcontrol_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1686672393713 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "byteena_reg_b CLOCK0 " "Parameter \"byteena_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1686672393713 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b CLOCK1 " "Parameter \"outdata_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1686672393713 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_b CLEAR1 " "Parameter \"outdata_aclr_b\" = \"CLEAR1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1686672393713 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a NORMAL " "Parameter \"clock_enable_input_a\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1686672393713 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_b NORMAL " "Parameter \"clock_enable_input_b\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1686672393713 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_b NORMAL " "Parameter \"clock_enable_output_b\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1686672393713 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1686672393713 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_uninitialized TRUE " "Parameter \"power_up_uninitialized\" = \"TRUE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1686672393713 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone V " "Parameter \"intended_device_family\" = \"Cyclone V\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1686672393713 ""}  } { { "db/ip/atax/submodules/atax_i_sfc_logic_s_c0_in_for_body3_s_c0_enter9116_atax0.sv" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/atax/test-fpga.prj/quartus/db/ip/atax/submodules/atax_i_sfc_logic_s_c0_in_for_body3_s_c0_enter9116_atax0.sv" 1973 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1686672393713 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altera_syncram_e362.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altera_syncram_e362.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altera_syncram_e362 " "Found entity 1: altera_syncram_e362" {  } { { "db/altera_syncram_e362.tdf" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/atax/test-fpga.prj/quartus/db/altera_syncram_e362.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686672393768 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686672393768 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_syncram_e362 atax:atax_inst\|atax_internal:atax_internal_inst\|atax_function_wrapper:atax_internal\|atax_function:theatax_function\|atax_bb_B4:thebb_atax_B4\|atax_bb_B4_stall_region:thebb_atax_B4_stall_region\|atax_i_sfc_s_c0_in_for_body3_s_c0_enter9116_atax1:thei_sfc_s_c0_in_for_body3_ataxs_c0_enter9116_atax1_aunroll_x\|atax_i_sfc_logic_s_c0_in_for_body3_s_c0_enter9116_atax0:thei_sfc_logic_s_c0_in_for_body3_ataxs_c0_enter9116_atax0_aunroll_x\|altera_syncram:redist10_i_llvm_fpga_pop_i32_mul_add1448_pop21_atax15_out_data_out_4_mem_dmem\|altera_syncram_e362:auto_generated " "Elaborating entity \"altera_syncram_e362\" for hierarchy \"atax:atax_inst\|atax_internal:atax_internal_inst\|atax_function_wrapper:atax_internal\|atax_function:theatax_function\|atax_bb_B4:thebb_atax_B4\|atax_bb_B4_stall_region:thebb_atax_B4_stall_region\|atax_i_sfc_s_c0_in_for_body3_s_c0_enter9116_atax1:thei_sfc_s_c0_in_for_body3_ataxs_c0_enter9116_atax1_aunroll_x\|atax_i_sfc_logic_s_c0_in_for_body3_s_c0_enter9116_atax0:thei_sfc_logic_s_c0_in_for_body3_ataxs_c0_enter9116_atax0_aunroll_x\|altera_syncram:redist10_i_llvm_fpga_pop_i32_mul_add1448_pop21_atax15_out_data_out_4_mem_dmem\|altera_syncram_e362:auto_generated\"" {  } { { "altera_syncram.tdf" "auto_generated" { Text "f:/quartus/quartus/libraries/megafunctions/altera_syncram.tdf" 125 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686672393771 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_1n94.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_1n94.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_1n94 " "Found entity 1: altsyncram_1n94" {  } { { "db/altsyncram_1n94.tdf" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/atax/test-fpga.prj/quartus/db/altsyncram_1n94.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686672393862 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686672393862 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_1n94 atax:atax_inst\|atax_internal:atax_internal_inst\|atax_function_wrapper:atax_internal\|atax_function:theatax_function\|atax_bb_B4:thebb_atax_B4\|atax_bb_B4_stall_region:thebb_atax_B4_stall_region\|atax_i_sfc_s_c0_in_for_body3_s_c0_enter9116_atax1:thei_sfc_s_c0_in_for_body3_ataxs_c0_enter9116_atax1_aunroll_x\|atax_i_sfc_logic_s_c0_in_for_body3_s_c0_enter9116_atax0:thei_sfc_logic_s_c0_in_for_body3_ataxs_c0_enter9116_atax0_aunroll_x\|altera_syncram:redist10_i_llvm_fpga_pop_i32_mul_add1448_pop21_atax15_out_data_out_4_mem_dmem\|altera_syncram_e362:auto_generated\|altsyncram_1n94:altsyncram1 " "Elaborating entity \"altsyncram_1n94\" for hierarchy \"atax:atax_inst\|atax_internal:atax_internal_inst\|atax_function_wrapper:atax_internal\|atax_function:theatax_function\|atax_bb_B4:thebb_atax_B4\|atax_bb_B4_stall_region:thebb_atax_B4_stall_region\|atax_i_sfc_s_c0_in_for_body3_s_c0_enter9116_atax1:thei_sfc_s_c0_in_for_body3_ataxs_c0_enter9116_atax1_aunroll_x\|atax_i_sfc_logic_s_c0_in_for_body3_s_c0_enter9116_atax0:thei_sfc_logic_s_c0_in_for_body3_ataxs_c0_enter9116_atax0_aunroll_x\|altera_syncram:redist10_i_llvm_fpga_pop_i32_mul_add1448_pop21_atax15_out_data_out_4_mem_dmem\|altera_syncram_e362:auto_generated\|altsyncram_1n94:altsyncram1\"" {  } { { "db/altera_syncram_e362.tdf" "altsyncram1" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/atax/test-fpga.prj/quartus/db/altera_syncram_e362.tdf" 38 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686672393867 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "atax_i_llvm_fpga_sfc_exit_s_c0_out_for_body3_s_c0_exit96_atax0 atax:atax_inst\|atax_internal:atax_internal_inst\|atax_function_wrapper:atax_internal\|atax_function:theatax_function\|atax_bb_B4:thebb_atax_B4\|atax_bb_B4_stall_region:thebb_atax_B4_stall_region\|atax_i_sfc_s_c0_in_for_body3_s_c0_enter9116_atax1:thei_sfc_s_c0_in_for_body3_ataxs_c0_enter9116_atax1_aunroll_x\|atax_i_llvm_fpga_sfc_exit_s_c0_out_for_body3_s_c0_exit96_atax0:thei_llvm_fpga_sfc_exit_s_c0_out_for_body3_ataxs_c0_exit96_atax1_aunroll_x " "Elaborating entity \"atax_i_llvm_fpga_sfc_exit_s_c0_out_for_body3_s_c0_exit96_atax0\" for hierarchy \"atax:atax_inst\|atax_internal:atax_internal_inst\|atax_function_wrapper:atax_internal\|atax_function:theatax_function\|atax_bb_B4:thebb_atax_B4\|atax_bb_B4_stall_region:thebb_atax_B4_stall_region\|atax_i_sfc_s_c0_in_for_body3_s_c0_enter9116_atax1:thei_sfc_s_c0_in_for_body3_ataxs_c0_enter9116_atax1_aunroll_x\|atax_i_llvm_fpga_sfc_exit_s_c0_out_for_body3_s_c0_exit96_atax0:thei_llvm_fpga_sfc_exit_s_c0_out_for_body3_ataxs_c0_exit96_atax1_aunroll_x\"" {  } { { "db/ip/atax/submodules/atax_i_sfc_s_c0_in_for_body3_s_c0_enter9116_atax1.sv" "thei_llvm_fpga_sfc_exit_s_c0_out_for_body3_ataxs_c0_exit96_atax1_aunroll_x" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/atax/test-fpga.prj/quartus/db/ip/atax/submodules/atax_i_sfc_s_c0_in_for_body3_s_c0_enter9116_atax1.sv" 217 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686672393921 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "acl_enable_sink atax:atax_inst\|atax_internal:atax_internal_inst\|atax_function_wrapper:atax_internal\|atax_function:theatax_function\|atax_bb_B4:thebb_atax_B4\|atax_bb_B4_stall_region:thebb_atax_B4_stall_region\|atax_i_sfc_s_c0_in_for_body3_s_c0_enter9116_atax1:thei_sfc_s_c0_in_for_body3_ataxs_c0_enter9116_atax1_aunroll_x\|atax_i_llvm_fpga_sfc_exit_s_c0_out_for_body3_s_c0_exit96_atax0:thei_llvm_fpga_sfc_exit_s_c0_out_for_body3_ataxs_c0_exit96_atax1_aunroll_x\|acl_enable_sink:thei_llvm_fpga_sfc_exit_s_c0_out_for_body3_ataxs_c0_exit96_atax1 " "Elaborating entity \"acl_enable_sink\" for hierarchy \"atax:atax_inst\|atax_internal:atax_internal_inst\|atax_function_wrapper:atax_internal\|atax_function:theatax_function\|atax_bb_B4:thebb_atax_B4\|atax_bb_B4_stall_region:thebb_atax_B4_stall_region\|atax_i_sfc_s_c0_in_for_body3_s_c0_enter9116_atax1:thei_sfc_s_c0_in_for_body3_ataxs_c0_enter9116_atax1_aunroll_x\|atax_i_llvm_fpga_sfc_exit_s_c0_out_for_body3_s_c0_exit96_atax0:thei_llvm_fpga_sfc_exit_s_c0_out_for_body3_ataxs_c0_exit96_atax1_aunroll_x\|acl_enable_sink:thei_llvm_fpga_sfc_exit_s_c0_out_for_body3_ataxs_c0_exit96_atax1\"" {  } { { "db/ip/atax/submodules/atax_i_llvm_fpga_sfc_exit_s_c0_out_for_body3_s_c0_exit96_atax0.sv" "thei_llvm_fpga_sfc_exit_s_c0_out_for_body3_ataxs_c0_exit96_atax1" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/atax/test-fpga.prj/quartus/db/ip/atax/submodules/atax_i_llvm_fpga_sfc_exit_s_c0_out_for_body3_s_c0_exit96_atax0.sv" 207 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686672394012 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "2 1 acl_enable_sink.v(91) " "Verilog HDL assignment warning at acl_enable_sink.v(91): truncated value with size 2 to match size of target (1)" {  } { { "db/ip/atax/submodules/acl_enable_sink.v" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/atax/test-fpga.prj/quartus/db/ip/atax/submodules/acl_enable_sink.v" 91 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1686672394015 "|quartus_compile|atax:atax_inst|atax_internal:atax_internal_inst|atax_function_wrapper:atax_internal|atax_function:theatax_function|atax_bb_B4:thebb_atax_B4|atax_bb_B4_stall_region:thebb_atax_B4_stall_region|atax_i_sfc_s_c0_in_for_body3_s_c0_enter9116_atax1:thei_sfc_s_c0_in_for_body3_ataxs_c0_enter9116_atax1_aunroll_x|atax_i_llvm_fpga_sfc_exit_s_c0_out_for_body3_s_c0_exit96_atax0:thei_llvm_fpga_sfc_exit_s_c0_out_for_body3_ataxs_c0_exit96_atax1_aunroll_x|acl_enable_sink:thei_llvm_fpga_sfc_exit_s_c0_out_for_body3_ataxs_c0_exit96_atax1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 acl_enable_sink.v(109) " "Verilog HDL assignment warning at acl_enable_sink.v(109): truncated value with size 32 to match size of target (1)" {  } { { "db/ip/atax/submodules/acl_enable_sink.v" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/atax/test-fpga.prj/quartus/db/ip/atax/submodules/acl_enable_sink.v" 109 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1686672394015 "|quartus_compile|atax:atax_inst|atax_internal:atax_internal_inst|atax_function_wrapper:atax_internal|atax_function:theatax_function|atax_bb_B4:thebb_atax_B4|atax_bb_B4_stall_region:thebb_atax_B4_stall_region|atax_i_sfc_s_c0_in_for_body3_s_c0_enter9116_atax1:thei_sfc_s_c0_in_for_body3_ataxs_c0_enter9116_atax1_aunroll_x|atax_i_llvm_fpga_sfc_exit_s_c0_out_for_body3_s_c0_exit96_atax0:thei_llvm_fpga_sfc_exit_s_c0_out_for_body3_ataxs_c0_exit96_atax1_aunroll_x|acl_enable_sink:thei_llvm_fpga_sfc_exit_s_c0_out_for_body3_ataxs_c0_exit96_atax1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "atax_i_llvm_fpga_mem_unnamed_12_atax0 atax:atax_inst\|atax_internal:atax_internal_inst\|atax_function_wrapper:atax_internal\|atax_function:theatax_function\|atax_bb_B4:thebb_atax_B4\|atax_bb_B4_stall_region:thebb_atax_B4_stall_region\|atax_i_llvm_fpga_mem_unnamed_12_atax0:thei_llvm_fpga_mem_unnamed_atax12_atax3 " "Elaborating entity \"atax_i_llvm_fpga_mem_unnamed_12_atax0\" for hierarchy \"atax:atax_inst\|atax_internal:atax_internal_inst\|atax_function_wrapper:atax_internal\|atax_function:theatax_function\|atax_bb_B4:thebb_atax_B4\|atax_bb_B4_stall_region:thebb_atax_B4_stall_region\|atax_i_llvm_fpga_mem_unnamed_12_atax0:thei_llvm_fpga_mem_unnamed_atax12_atax3\"" {  } { { "db/ip/atax/submodules/atax_bb_b4_stall_region.sv" "thei_llvm_fpga_mem_unnamed_atax12_atax3" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/atax/test-fpga.prj/quartus/db/ip/atax/submodules/atax_bb_b4_stall_region.sv" 651 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686672394034 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "atax_readdata_reg_unnamed_12_atax1 atax:atax_inst\|atax_internal:atax_internal_inst\|atax_function_wrapper:atax_internal\|atax_function:theatax_function\|atax_bb_B4:thebb_atax_B4\|atax_bb_B4_stall_region:thebb_atax_B4_stall_region\|atax_i_llvm_fpga_mem_unnamed_12_atax0:thei_llvm_fpga_mem_unnamed_atax12_atax3\|atax_readdata_reg_unnamed_12_atax1:thereaddata_reg_unnamed_atax12_atax1 " "Elaborating entity \"atax_readdata_reg_unnamed_12_atax1\" for hierarchy \"atax:atax_inst\|atax_internal:atax_internal_inst\|atax_function_wrapper:atax_internal\|atax_function:theatax_function\|atax_bb_B4:thebb_atax_B4\|atax_bb_B4_stall_region:thebb_atax_B4_stall_region\|atax_i_llvm_fpga_mem_unnamed_12_atax0:thei_llvm_fpga_mem_unnamed_atax12_atax3\|atax_readdata_reg_unnamed_12_atax1:thereaddata_reg_unnamed_atax12_atax1\"" {  } { { "db/ip/atax/submodules/atax_i_llvm_fpga_mem_unnamed_12_atax0.sv" "thereaddata_reg_unnamed_atax12_atax1" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/atax/test-fpga.prj/quartus/db/ip/atax/submodules/atax_i_llvm_fpga_mem_unnamed_12_atax0.sv" 121 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686672394059 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "atax_B4_branch atax:atax_inst\|atax_internal:atax_internal_inst\|atax_function_wrapper:atax_internal\|atax_function:theatax_function\|atax_bb_B4:thebb_atax_B4\|atax_B4_branch:theatax_B4_branch " "Elaborating entity \"atax_B4_branch\" for hierarchy \"atax:atax_inst\|atax_internal:atax_internal_inst\|atax_function_wrapper:atax_internal\|atax_function:theatax_function\|atax_bb_B4:thebb_atax_B4\|atax_B4_branch:theatax_B4_branch\"" {  } { { "db/ip/atax/submodules/atax_bb_b4.sv" "theatax_B4_branch" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/atax/test-fpga.prj/quartus/db/ip/atax/submodules/atax_bb_b4.sv" 263 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686672394442 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "atax_bb_B4_sr_1 atax:atax_inst\|atax_internal:atax_internal_inst\|atax_function_wrapper:atax_internal\|atax_function:theatax_function\|atax_bb_B4_sr_1:thebb_atax_B4_sr_1_aunroll_x " "Elaborating entity \"atax_bb_B4_sr_1\" for hierarchy \"atax:atax_inst\|atax_internal:atax_internal_inst\|atax_function_wrapper:atax_internal\|atax_function:theatax_function\|atax_bb_B4_sr_1:thebb_atax_B4_sr_1_aunroll_x\"" {  } { { "db/ip/atax/submodules/atax_function.sv" "thebb_atax_B4_sr_1_aunroll_x" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/atax/test-fpga.prj/quartus/db/ip/atax/submodules/atax_function.sv" 761 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686672394502 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "atax_loop_limiter_1 atax:atax_inst\|atax_internal:atax_internal_inst\|atax_function_wrapper:atax_internal\|atax_function:theatax_function\|atax_loop_limiter_1:theloop_limiter_atax1 " "Elaborating entity \"atax_loop_limiter_1\" for hierarchy \"atax:atax_inst\|atax_internal:atax_internal_inst\|atax_function_wrapper:atax_internal\|atax_function:theatax_function\|atax_loop_limiter_1:theloop_limiter_atax1\"" {  } { { "db/ip/atax/submodules/atax_function.sv" "theloop_limiter_atax1" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/atax/test-fpga.prj/quartus/db/ip/atax/submodules/atax_function.sv" 773 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686672394551 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "acl_loop_limiter atax:atax_inst\|atax_internal:atax_internal_inst\|atax_function_wrapper:atax_internal\|atax_function:theatax_function\|atax_loop_limiter_1:theloop_limiter_atax1\|acl_loop_limiter:thelimiter " "Elaborating entity \"acl_loop_limiter\" for hierarchy \"atax:atax_inst\|atax_internal:atax_internal_inst\|atax_function_wrapper:atax_internal\|atax_function:theatax_function\|atax_loop_limiter_1:theloop_limiter_atax1\|acl_loop_limiter:thelimiter\"" {  } { { "db/ip/atax/submodules/atax_loop_limiter_1.sv" "thelimiter" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/atax/test-fpga.prj/quartus/db/ip/atax/submodules/atax_loop_limiter_1.sv" 75 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686672394565 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 acl_loop_limiter.v(91) " "Verilog HDL assignment warning at acl_loop_limiter.v(91): truncated value with size 32 to match size of target (1)" {  } { { "db/ip/atax/submodules/acl_loop_limiter.v" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/atax/test-fpga.prj/quartus/db/ip/atax/submodules/acl_loop_limiter.v" 91 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1686672394566 "|quartus_compile|atax:atax_inst|atax_internal:atax_internal_inst|atax_function_wrapper:atax_internal|atax_function:theatax_function|atax_loop_limiter_1:theloop_limiter_atax1|acl_loop_limiter:thelimiter"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 acl_loop_limiter.v(92) " "Verilog HDL assignment warning at acl_loop_limiter.v(92): truncated value with size 32 to match size of target (1)" {  } { { "db/ip/atax/submodules/acl_loop_limiter.v" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/atax/test-fpga.prj/quartus/db/ip/atax/submodules/acl_loop_limiter.v" 92 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1686672394566 "|quartus_compile|atax:atax_inst|atax_internal:atax_internal_inst|atax_function_wrapper:atax_internal|atax_function:theatax_function|atax_loop_limiter_1:theloop_limiter_atax1|acl_loop_limiter:thelimiter"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 acl_loop_limiter.v(122) " "Verilog HDL assignment warning at acl_loop_limiter.v(122): truncated value with size 32 to match size of target (1)" {  } { { "db/ip/atax/submodules/acl_loop_limiter.v" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/atax/test-fpga.prj/quartus/db/ip/atax/submodules/acl_loop_limiter.v" 122 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1686672394567 "|quartus_compile|atax:atax_inst|atax_internal:atax_internal_inst|atax_function_wrapper:atax_internal|atax_function:theatax_function|atax_loop_limiter_1:theloop_limiter_atax1|acl_loop_limiter:thelimiter"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 acl_loop_limiter.v(127) " "Verilog HDL assignment warning at acl_loop_limiter.v(127): truncated value with size 32 to match size of target (1)" {  } { { "db/ip/atax/submodules/acl_loop_limiter.v" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/atax/test-fpga.prj/quartus/db/ip/atax/submodules/acl_loop_limiter.v" 127 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1686672394567 "|quartus_compile|atax:atax_inst|atax_internal:atax_internal_inst|atax_function_wrapper:atax_internal|atax_function:theatax_function|atax_loop_limiter_1:theloop_limiter_atax1|acl_loop_limiter:thelimiter"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "atax_i_llvm_fpga_pipeline_keep_going37_2_sr atax:atax_inst\|atax_internal:atax_internal_inst\|atax_function_wrapper:atax_internal\|atax_function:theatax_function\|atax_i_llvm_fpga_pipeline_keep_going37_2_sr:thei_llvm_fpga_pipeline_keep_going37_atax2_sr " "Elaborating entity \"atax_i_llvm_fpga_pipeline_keep_going37_2_sr\" for hierarchy \"atax:atax_inst\|atax_internal:atax_internal_inst\|atax_function_wrapper:atax_internal\|atax_function:theatax_function\|atax_i_llvm_fpga_pipeline_keep_going37_2_sr:thei_llvm_fpga_pipeline_keep_going37_atax2_sr\"" {  } { { "db/ip/atax/submodules/atax_function.sv" "thei_llvm_fpga_pipeline_keep_going37_atax2_sr" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/atax/test-fpga.prj/quartus/db/ip/atax/submodules/atax_function.sv" 785 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686672394581 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "atax_bb_B7_sr_0 atax:atax_inst\|atax_internal:atax_internal_inst\|atax_function_wrapper:atax_internal\|atax_function:theatax_function\|atax_bb_B7_sr_0:thebb_atax_B7_sr_0_aunroll_x " "Elaborating entity \"atax_bb_B7_sr_0\" for hierarchy \"atax:atax_inst\|atax_internal:atax_internal_inst\|atax_function_wrapper:atax_internal\|atax_function:theatax_function\|atax_bb_B7_sr_0:thebb_atax_B7_sr_0_aunroll_x\"" {  } { { "db/ip/atax/submodules/atax_function.sv" "thebb_atax_B7_sr_0_aunroll_x" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/atax/test-fpga.prj/quartus/db/ip/atax/submodules/atax_function.sv" 797 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686672394595 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "atax_bb_B6 atax:atax_inst\|atax_internal:atax_internal_inst\|atax_function_wrapper:atax_internal\|atax_function:theatax_function\|atax_bb_B6:thebb_atax_B6 " "Elaborating entity \"atax_bb_B6\" for hierarchy \"atax:atax_inst\|atax_internal:atax_internal_inst\|atax_function_wrapper:atax_internal\|atax_function:theatax_function\|atax_bb_B6:thebb_atax_B6\"" {  } { { "db/ip/atax/submodules/atax_function.sv" "thebb_atax_B6" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/atax/test-fpga.prj/quartus/db/ip/atax/submodules/atax_function.sv" 834 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686672394604 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "atax_B6_branch atax:atax_inst\|atax_internal:atax_internal_inst\|atax_function_wrapper:atax_internal\|atax_function:theatax_function\|atax_bb_B6:thebb_atax_B6\|atax_B6_branch:theatax_B6_branch " "Elaborating entity \"atax_B6_branch\" for hierarchy \"atax:atax_inst\|atax_internal:atax_internal_inst\|atax_function_wrapper:atax_internal\|atax_function:theatax_function\|atax_bb_B6:thebb_atax_B6\|atax_B6_branch:theatax_B6_branch\"" {  } { { "db/ip/atax/submodules/atax_bb_b6.sv" "theatax_B6_branch" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/atax/test-fpga.prj/quartus/db/ip/atax/submodules/atax_bb_b6.sv" 97 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686672394637 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "atax_B6_merge atax:atax_inst\|atax_internal:atax_internal_inst\|atax_function_wrapper:atax_internal\|atax_function:theatax_function\|atax_bb_B6:thebb_atax_B6\|atax_B6_merge:theatax_B6_merge " "Elaborating entity \"atax_B6_merge\" for hierarchy \"atax:atax_inst\|atax_internal:atax_internal_inst\|atax_function_wrapper:atax_internal\|atax_function:theatax_function\|atax_bb_B6:thebb_atax_B6\|atax_B6_merge:theatax_B6_merge\"" {  } { { "db/ip/atax/submodules/atax_bb_b6.sv" "theatax_B6_merge" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/atax/test-fpga.prj/quartus/db/ip/atax/submodules/atax_bb_b6.sv" 117 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686672394654 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "atax_bb_B6_stall_region atax:atax_inst\|atax_internal:atax_internal_inst\|atax_function_wrapper:atax_internal\|atax_function:theatax_function\|atax_bb_B6:thebb_atax_B6\|atax_bb_B6_stall_region:thebb_atax_B6_stall_region " "Elaborating entity \"atax_bb_B6_stall_region\" for hierarchy \"atax:atax_inst\|atax_internal:atax_internal_inst\|atax_function_wrapper:atax_internal\|atax_function:theatax_function\|atax_bb_B6:thebb_atax_B6\|atax_bb_B6_stall_region:thebb_atax_B6_stall_region\"" {  } { { "db/ip/atax/submodules/atax_bb_b6.sv" "thebb_atax_B6_stall_region" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/atax/test-fpga.prj/quartus/db/ip/atax/submodules/atax_bb_b6.sv" 152 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686672394666 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "acl_data_fifo atax:atax_inst\|atax_internal:atax_internal_inst\|atax_function_wrapper:atax_internal\|atax_function:theatax_function\|atax_bb_B6:thebb_atax_B6\|atax_bb_B6_stall_region:thebb_atax_B6_stall_region\|acl_data_fifo:thecoalesced_delay_0_fifo " "Elaborating entity \"acl_data_fifo\" for hierarchy \"atax:atax_inst\|atax_internal:atax_internal_inst\|atax_function_wrapper:atax_internal\|atax_function:theatax_function\|atax_bb_B6:thebb_atax_B6\|atax_bb_B6_stall_region:thebb_atax_B6_stall_region\|acl_data_fifo:thecoalesced_delay_0_fifo\"" {  } { { "db/ip/atax/submodules/atax_bb_b6_stall_region.sv" "thecoalesced_delay_0_fifo" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/atax/test-fpga.prj/quartus/db/ip/atax/submodules/atax_bb_b6_stall_region.sv" 164 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686672394691 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "acl_fifo atax:atax_inst\|atax_internal:atax_internal_inst\|atax_function_wrapper:atax_internal\|atax_function:theatax_function\|atax_bb_B6:thebb_atax_B6\|atax_bb_B6_stall_region:thebb_atax_B6_stall_region\|acl_data_fifo:thecoalesced_delay_0_fifo\|acl_fifo:fifo " "Elaborating entity \"acl_fifo\" for hierarchy \"atax:atax_inst\|atax_internal:atax_internal_inst\|atax_function_wrapper:atax_internal\|atax_function:theatax_function\|atax_bb_B6:thebb_atax_B6\|atax_bb_B6_stall_region:thebb_atax_B6_stall_region\|acl_data_fifo:thecoalesced_delay_0_fifo\|acl_fifo:fifo\"" {  } { { "db/ip/atax/submodules/acl_data_fifo.v" "fifo" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/atax/test-fpga.prj/quartus/db/ip/atax/submodules/acl_data_fifo.v" 136 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686672394701 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hld_fifo atax:atax_inst\|atax_internal:atax_internal_inst\|atax_function_wrapper:atax_internal\|atax_function:theatax_function\|atax_bb_B6:thebb_atax_B6\|atax_bb_B6_stall_region:thebb_atax_B6_stall_region\|acl_data_fifo:thecoalesced_delay_0_fifo\|acl_fifo:fifo\|hld_fifo:hld_fifo_inst " "Elaborating entity \"hld_fifo\" for hierarchy \"atax:atax_inst\|atax_internal:atax_internal_inst\|atax_function_wrapper:atax_internal\|atax_function:theatax_function\|atax_bb_B6:thebb_atax_B6\|atax_bb_B6_stall_region:thebb_atax_B6_stall_region\|acl_data_fifo:thecoalesced_delay_0_fifo\|acl_fifo:fifo\|hld_fifo:hld_fifo_inst\"" {  } { { "db/ip/atax/submodules/acl_fifo.v" "hld_fifo_inst" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/atax/test-fpga.prj/quartus/db/ip/atax/submodules/acl_fifo.v" 289 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686672394716 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 hld_fifo.sv(514) " "Verilog HDL assignment warning at hld_fifo.sv(514): truncated value with size 32 to match size of target (1)" {  } { { "db/ip/atax/submodules/hld_fifo.sv" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/atax/test-fpga.prj/quartus/db/ip/atax/submodules/hld_fifo.sv" 514 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1686672394717 "|quartus_compile|atax:atax_inst|atax_internal:atax_internal_inst|atax_function_wrapper:atax_internal|atax_function:theatax_function|atax_bb_B6:thebb_atax_B6|atax_bb_B6_stall_region:thebb_atax_B6_stall_region|acl_data_fifo:thecoalesced_delay_0_fifo|acl_fifo:fifo|hld_fifo:hld_fifo_inst"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "acl_mid_speed_fifo atax:atax_inst\|atax_internal:atax_internal_inst\|atax_function_wrapper:atax_internal\|atax_function:theatax_function\|atax_bb_B6:thebb_atax_B6\|atax_bb_B6_stall_region:thebb_atax_B6_stall_region\|acl_data_fifo:thecoalesced_delay_0_fifo\|acl_fifo:fifo\|hld_fifo:hld_fifo_inst\|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst " "Elaborating entity \"acl_mid_speed_fifo\" for hierarchy \"atax:atax_inst\|atax_internal:atax_internal_inst\|atax_function_wrapper:atax_internal\|atax_function:theatax_function\|atax_bb_B6:thebb_atax_B6\|atax_bb_B6_stall_region:thebb_atax_B6_stall_region\|acl_data_fifo:thecoalesced_delay_0_fifo\|acl_fifo:fifo\|hld_fifo:hld_fifo_inst\|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst\"" {  } { { "db/ip/atax/submodules/hld_fifo.sv" "ms.acl_mid_speed_fifo_inst" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/atax/test-fpga.prj/quartus/db/ip/atax/submodules/hld_fifo.sv" 894 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686672394727 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 acl_mid_speed_fifo.sv(174) " "Verilog HDL assignment warning at acl_mid_speed_fifo.sv(174): truncated value with size 32 to match size of target (1)" {  } { { "db/ip/atax/submodules/acl_mid_speed_fifo.sv" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/atax/test-fpga.prj/quartus/db/ip/atax/submodules/acl_mid_speed_fifo.sv" 174 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1686672394728 "|quartus_compile|atax:atax_inst|atax_internal:atax_internal_inst|atax_function_wrapper:atax_internal|atax_function:theatax_function|atax_bb_B6:thebb_atax_B6|atax_bb_B6_stall_region:thebb_atax_B6_stall_region|acl_data_fifo:thecoalesced_delay_0_fifo|acl_fifo:fifo|hld_fifo:hld_fifo_inst|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altdpram atax:atax_inst\|atax_internal:atax_internal_inst\|atax_function_wrapper:atax_internal\|atax_function:theatax_function\|atax_bb_B6:thebb_atax_B6\|atax_bb_B6_stall_region:thebb_atax_B6_stall_region\|acl_data_fifo:thecoalesced_delay_0_fifo\|acl_fifo:fifo\|hld_fifo:hld_fifo_inst\|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst\|altdpram:gen_ram.gen_mlab.altdpram_component " "Elaborating entity \"altdpram\" for hierarchy \"atax:atax_inst\|atax_internal:atax_internal_inst\|atax_function_wrapper:atax_internal\|atax_function:theatax_function\|atax_bb_B6:thebb_atax_B6\|atax_bb_B6_stall_region:thebb_atax_B6_stall_region\|acl_data_fifo:thecoalesced_delay_0_fifo\|acl_fifo:fifo\|hld_fifo:hld_fifo_inst\|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst\|altdpram:gen_ram.gen_mlab.altdpram_component\"" {  } { { "db/ip/atax/submodules/acl_mid_speed_fifo.sv" "gen_ram.gen_mlab.altdpram_component" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/atax/test-fpga.prj/quartus/db/ip/atax/submodules/acl_mid_speed_fifo.sv" 433 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686672394817 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "atax:atax_inst\|atax_internal:atax_internal_inst\|atax_function_wrapper:atax_internal\|atax_function:theatax_function\|atax_bb_B6:thebb_atax_B6\|atax_bb_B6_stall_region:thebb_atax_B6_stall_region\|acl_data_fifo:thecoalesced_delay_0_fifo\|acl_fifo:fifo\|hld_fifo:hld_fifo_inst\|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst\|altdpram:gen_ram.gen_mlab.altdpram_component " "Elaborated megafunction instantiation \"atax:atax_inst\|atax_internal:atax_internal_inst\|atax_function_wrapper:atax_internal\|atax_function:theatax_function\|atax_bb_B6:thebb_atax_B6\|atax_bb_B6_stall_region:thebb_atax_B6_stall_region\|acl_data_fifo:thecoalesced_delay_0_fifo\|acl_fifo:fifo\|hld_fifo:hld_fifo_inst\|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst\|altdpram:gen_ram.gen_mlab.altdpram_component\"" {  } { { "db/ip/atax/submodules/acl_mid_speed_fifo.sv" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/atax/test-fpga.prj/quartus/db/ip/atax/submodules/acl_mid_speed_fifo.sv" 433 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686672394842 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "atax:atax_inst\|atax_internal:atax_internal_inst\|atax_function_wrapper:atax_internal\|atax_function:theatax_function\|atax_bb_B6:thebb_atax_B6\|atax_bb_B6_stall_region:thebb_atax_B6_stall_region\|acl_data_fifo:thecoalesced_delay_0_fifo\|acl_fifo:fifo\|hld_fifo:hld_fifo_inst\|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst\|altdpram:gen_ram.gen_mlab.altdpram_component " "Instantiated megafunction \"atax:atax_inst\|atax_internal:atax_internal_inst\|atax_function_wrapper:atax_internal\|atax_function:theatax_function\|atax_bb_B6:thebb_atax_B6\|atax_bb_B6_stall_region:thebb_atax_B6_stall_region\|acl_data_fifo:thecoalesced_delay_0_fifo\|acl_fifo:fifo\|hld_fifo:hld_fifo_inst\|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst\|altdpram:gen_ram.gen_mlab.altdpram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "indata_aclr OFF " "Parameter \"indata_aclr\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1686672394842 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "indata_reg INCLOCK " "Parameter \"indata_reg\" = \"INCLOCK\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1686672394842 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Stratix 10 " "Parameter \"intended_device_family\" = \"Stratix 10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1686672394842 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altdpram " "Parameter \"lpm_type\" = \"altdpram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1686672394842 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type MLAB " "Parameter \"ram_block_type\" = \"MLAB\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1686672394842 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr OFF " "Parameter \"outdata_aclr\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1686672394842 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_sclr OFF " "Parameter \"outdata_sclr\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1686672394842 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg OUTCLOCK " "Parameter \"outdata_reg\" = \"OUTCLOCK\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1686672394842 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdaddress_aclr OFF " "Parameter \"rdaddress_aclr\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1686672394842 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdaddress_reg UNREGISTERED " "Parameter \"rdaddress_reg\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1686672394842 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdcontrol_aclr OFF " "Parameter \"rdcontrol_aclr\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1686672394842 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdcontrol_reg UNREGISTERED " "Parameter \"rdcontrol_reg\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1686672394842 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1686672394842 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width 2 " "Parameter \"width\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1686672394842 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad 5 " "Parameter \"widthad\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1686672394842 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena 1 " "Parameter \"width_byteena\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1686672394842 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wraddress_aclr OFF " "Parameter \"wraddress_aclr\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1686672394842 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wraddress_reg INCLOCK " "Parameter \"wraddress_reg\" = \"INCLOCK\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1686672394842 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrcontrol_aclr OFF " "Parameter \"wrcontrol_aclr\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1686672394842 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrcontrol_reg INCLOCK " "Parameter \"wrcontrol_reg\" = \"INCLOCK\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1686672394842 ""}  } { { "db/ip/atax/submodules/acl_mid_speed_fifo.sv" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/atax/test-fpga.prj/quartus/db/ip/atax/submodules/acl_mid_speed_fifo.sv" 433 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1686672394842 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/dpram_rp32.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/dpram_rp32.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 dpram_rp32 " "Found entity 1: dpram_rp32" {  } { { "db/dpram_rp32.tdf" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/atax/test-fpga.prj/quartus/db/dpram_rp32.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686672394923 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686672394923 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dpram_rp32 atax:atax_inst\|atax_internal:atax_internal_inst\|atax_function_wrapper:atax_internal\|atax_function:theatax_function\|atax_bb_B6:thebb_atax_B6\|atax_bb_B6_stall_region:thebb_atax_B6_stall_region\|acl_data_fifo:thecoalesced_delay_0_fifo\|acl_fifo:fifo\|hld_fifo:hld_fifo_inst\|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst\|altdpram:gen_ram.gen_mlab.altdpram_component\|dpram_rp32:auto_generated " "Elaborating entity \"dpram_rp32\" for hierarchy \"atax:atax_inst\|atax_internal:atax_internal_inst\|atax_function_wrapper:atax_internal\|atax_function:theatax_function\|atax_bb_B6:thebb_atax_B6\|atax_bb_B6_stall_region:thebb_atax_B6_stall_region\|acl_data_fifo:thecoalesced_delay_0_fifo\|acl_fifo:fifo\|hld_fifo:hld_fifo_inst\|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst\|altdpram:gen_ram.gen_mlab.altdpram_component\|dpram_rp32:auto_generated\"" {  } { { "altdpram.tdf" "auto_generated" { Text "f:/quartus/quartus/libraries/megafunctions/altdpram.tdf" 203 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686672394926 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "acl_tessellated_incr_decr_threshold atax:atax_inst\|atax_internal:atax_internal_inst\|atax_function_wrapper:atax_internal\|atax_function:theatax_function\|atax_bb_B6:thebb_atax_B6\|atax_bb_B6_stall_region:thebb_atax_B6_stall_region\|acl_data_fifo:thecoalesced_delay_0_fifo\|acl_fifo:fifo\|hld_fifo:hld_fifo_inst\|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst\|acl_tessellated_incr_decr_threshold:real_almost_full.almost_full_inst " "Elaborating entity \"acl_tessellated_incr_decr_threshold\" for hierarchy \"atax:atax_inst\|atax_internal:atax_internal_inst\|atax_function_wrapper:atax_internal\|atax_function:theatax_function\|atax_bb_B6:thebb_atax_B6\|atax_bb_B6_stall_region:thebb_atax_B6_stall_region\|acl_data_fifo:thecoalesced_delay_0_fifo\|acl_fifo:fifo\|hld_fifo:hld_fifo_inst\|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst\|acl_tessellated_incr_decr_threshold:real_almost_full.almost_full_inst\"" {  } { { "db/ip/atax/submodules/acl_mid_speed_fifo.sv" "real_almost_full.almost_full_inst" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/atax/test-fpga.prj/quartus/db/ip/atax/submodules/acl_mid_speed_fifo.sv" 925 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686672394972 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "64 32 acl_tessellated_incr_decr_threshold.sv(107) " "Verilog HDL assignment warning at acl_tessellated_incr_decr_threshold.sv(107): truncated value with size 64 to match size of target (32)" {  } { { "db/ip/atax/submodules/acl_tessellated_incr_decr_threshold.sv" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/atax/test-fpga.prj/quartus/db/ip/atax/submodules/acl_tessellated_incr_decr_threshold.sv" 107 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1686672394973 "|quartus_compile|atax:atax_inst|atax_internal:atax_internal_inst|atax_function_wrapper:atax_internal|atax_function:theatax_function|atax_bb_B6:thebb_atax_B6|atax_bb_B6_stall_region:thebb_atax_B6_stall_region|acl_data_fifo:thecoalesced_delay_0_fifo|acl_fifo:fifo|hld_fifo:hld_fifo_inst|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|acl_tessellated_incr_decr_threshold:real_almost_full.almost_full_inst"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "atax_i_llvm_fpga_push_i1_memdep_phi_push12_0 atax:atax_inst\|atax_internal:atax_internal_inst\|atax_function_wrapper:atax_internal\|atax_function:theatax_function\|atax_bb_B6:thebb_atax_B6\|atax_bb_B6_stall_region:thebb_atax_B6_stall_region\|atax_i_llvm_fpga_push_i1_memdep_phi_push12_0:thei_llvm_fpga_push_i1_memdep_phi_push12_atax0 " "Elaborating entity \"atax_i_llvm_fpga_push_i1_memdep_phi_push12_0\" for hierarchy \"atax:atax_inst\|atax_internal:atax_internal_inst\|atax_function_wrapper:atax_internal\|atax_function:theatax_function\|atax_bb_B6:thebb_atax_B6\|atax_bb_B6_stall_region:thebb_atax_B6_stall_region\|atax_i_llvm_fpga_push_i1_memdep_phi_push12_0:thei_llvm_fpga_push_i1_memdep_phi_push12_atax0\"" {  } { { "db/ip/atax/submodules/atax_bb_b6_stall_region.sv" "thei_llvm_fpga_push_i1_memdep_phi_push12_atax0" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/atax/test-fpga.prj/quartus/db/ip/atax/submodules/atax_bb_b6_stall_region.sv" 192 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686672394996 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "acl_push atax:atax_inst\|atax_internal:atax_internal_inst\|atax_function_wrapper:atax_internal\|atax_function:theatax_function\|atax_bb_B6:thebb_atax_B6\|atax_bb_B6_stall_region:thebb_atax_B6_stall_region\|atax_i_llvm_fpga_push_i1_memdep_phi_push12_0:thei_llvm_fpga_push_i1_memdep_phi_push12_atax0\|acl_push:thei_llvm_fpga_push_i1_memdep_phi_push12_atax1 " "Elaborating entity \"acl_push\" for hierarchy \"atax:atax_inst\|atax_internal:atax_internal_inst\|atax_function_wrapper:atax_internal\|atax_function:theatax_function\|atax_bb_B6:thebb_atax_B6\|atax_bb_B6_stall_region:thebb_atax_B6_stall_region\|atax_i_llvm_fpga_push_i1_memdep_phi_push12_0:thei_llvm_fpga_push_i1_memdep_phi_push12_atax0\|acl_push:thei_llvm_fpga_push_i1_memdep_phi_push12_atax1\"" {  } { { "db/ip/atax/submodules/atax_i_llvm_fpga_push_i1_memdep_phi_push12_0.sv" "thei_llvm_fpga_push_i1_memdep_phi_push12_atax1" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/atax/test-fpga.prj/quartus/db/ip/atax/submodules/atax_i_llvm_fpga_push_i1_memdep_phi_push12_0.sv" 123 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686672395006 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "acl_data_fifo atax:atax_inst\|atax_internal:atax_internal_inst\|atax_function_wrapper:atax_internal\|atax_function:theatax_function\|atax_bb_B6:thebb_atax_B6\|atax_bb_B6_stall_region:thebb_atax_B6_stall_region\|atax_i_llvm_fpga_push_i1_memdep_phi_push12_0:thei_llvm_fpga_push_i1_memdep_phi_push12_atax0\|acl_push:thei_llvm_fpga_push_i1_memdep_phi_push12_atax1\|acl_data_fifo:fifo " "Elaborating entity \"acl_data_fifo\" for hierarchy \"atax:atax_inst\|atax_internal:atax_internal_inst\|atax_function_wrapper:atax_internal\|atax_function:theatax_function\|atax_bb_B6:thebb_atax_B6\|atax_bb_B6_stall_region:thebb_atax_B6_stall_region\|atax_i_llvm_fpga_push_i1_memdep_phi_push12_0:thei_llvm_fpga_push_i1_memdep_phi_push12_atax0\|acl_push:thei_llvm_fpga_push_i1_memdep_phi_push12_atax1\|acl_data_fifo:fifo\"" {  } { { "db/ip/atax/submodules/acl_push.v" "fifo" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/atax/test-fpga.prj/quartus/db/ip/atax/submodules/acl_push.v" 288 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686672395031 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 acl_data_fifo.v(164) " "Verilog HDL assignment warning at acl_data_fifo.v(164): truncated value with size 32 to match size of target (3)" {  } { { "db/ip/atax/submodules/acl_data_fifo.v" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/atax/test-fpga.prj/quartus/db/ip/atax/submodules/acl_data_fifo.v" 164 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1686672395033 "|quartus_compile|atax:atax_inst|atax_internal:atax_internal_inst|atax_function_wrapper:atax_internal|atax_function:theatax_function|atax_bb_B6:thebb_atax_B6|atax_bb_B6_stall_region:thebb_atax_B6_stall_region|atax_i_llvm_fpga_push_i1_memdep_phi_push12_0:thei_llvm_fpga_push_i1_memdep_phi_push12_atax0|acl_push:thei_llvm_fpga_push_i1_memdep_phi_push12_atax1|acl_data_fifo:fifo"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 acl_data_fifo.v(168) " "Verilog HDL assignment warning at acl_data_fifo.v(168): truncated value with size 32 to match size of target (3)" {  } { { "db/ip/atax/submodules/acl_data_fifo.v" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/atax/test-fpga.prj/quartus/db/ip/atax/submodules/acl_data_fifo.v" 168 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1686672395033 "|quartus_compile|atax:atax_inst|atax_internal:atax_internal_inst|atax_function_wrapper:atax_internal|atax_function:theatax_function|atax_bb_B6:thebb_atax_B6|atax_bb_B6_stall_region:thebb_atax_B6_stall_region|atax_i_llvm_fpga_push_i1_memdep_phi_push12_0:thei_llvm_fpga_push_i1_memdep_phi_push12_atax0|acl_push:thei_llvm_fpga_push_i1_memdep_phi_push12_atax1|acl_data_fifo:fifo"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "atax_i_llvm_fpga_push_i1_memdep_phi_push12_0_reg atax:atax_inst\|atax_internal:atax_internal_inst\|atax_function_wrapper:atax_internal\|atax_function:theatax_function\|atax_bb_B6:thebb_atax_B6\|atax_bb_B6_stall_region:thebb_atax_B6_stall_region\|atax_i_llvm_fpga_push_i1_memdep_phi_push12_0:thei_llvm_fpga_push_i1_memdep_phi_push12_atax0\|atax_i_llvm_fpga_push_i1_memdep_phi_push12_0_reg:thei_llvm_fpga_push_i1_memdep_phi_push12_atax0_reg " "Elaborating entity \"atax_i_llvm_fpga_push_i1_memdep_phi_push12_0_reg\" for hierarchy \"atax:atax_inst\|atax_internal:atax_internal_inst\|atax_function_wrapper:atax_internal\|atax_function:theatax_function\|atax_bb_B6:thebb_atax_B6\|atax_bb_B6_stall_region:thebb_atax_B6_stall_region\|atax_i_llvm_fpga_push_i1_memdep_phi_push12_0:thei_llvm_fpga_push_i1_memdep_phi_push12_atax0\|atax_i_llvm_fpga_push_i1_memdep_phi_push12_0_reg:thei_llvm_fpga_push_i1_memdep_phi_push12_atax0_reg\"" {  } { { "db/ip/atax/submodules/atax_i_llvm_fpga_push_i1_memdep_phi_push12_0.sv" "thei_llvm_fpga_push_i1_memdep_phi_push12_atax0_reg" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/atax/test-fpga.prj/quartus/db/ip/atax/submodules/atax_i_llvm_fpga_push_i1_memdep_phi_push12_0.sv" 143 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686672395063 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "atax_i_llvm_fpga_push_i1_memdep_phi3_push13_0 atax:atax_inst\|atax_internal:atax_internal_inst\|atax_function_wrapper:atax_internal\|atax_function:theatax_function\|atax_bb_B6:thebb_atax_B6\|atax_bb_B6_stall_region:thebb_atax_B6_stall_region\|atax_i_llvm_fpga_push_i1_memdep_phi3_push13_0:thei_llvm_fpga_push_i1_memdep_phi3_push13_atax2 " "Elaborating entity \"atax_i_llvm_fpga_push_i1_memdep_phi3_push13_0\" for hierarchy \"atax:atax_inst\|atax_internal:atax_internal_inst\|atax_function_wrapper:atax_internal\|atax_function:theatax_function\|atax_bb_B6:thebb_atax_B6\|atax_bb_B6_stall_region:thebb_atax_B6_stall_region\|atax_i_llvm_fpga_push_i1_memdep_phi3_push13_0:thei_llvm_fpga_push_i1_memdep_phi3_push13_atax2\"" {  } { { "db/ip/atax/submodules/atax_bb_b6_stall_region.sv" "thei_llvm_fpga_push_i1_memdep_phi3_push13_atax2" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/atax/test-fpga.prj/quartus/db/ip/atax/submodules/atax_bb_b6_stall_region.sv" 276 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686672395096 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "atax_i_llvm_fpga_push_i1_memdep_phi3_push13_2_reg atax:atax_inst\|atax_internal:atax_internal_inst\|atax_function_wrapper:atax_internal\|atax_function:theatax_function\|atax_bb_B6:thebb_atax_B6\|atax_bb_B6_stall_region:thebb_atax_B6_stall_region\|atax_i_llvm_fpga_push_i1_memdep_phi3_push13_0:thei_llvm_fpga_push_i1_memdep_phi3_push13_atax2\|atax_i_llvm_fpga_push_i1_memdep_phi3_push13_2_reg:thei_llvm_fpga_push_i1_memdep_phi3_push13_atax2_reg " "Elaborating entity \"atax_i_llvm_fpga_push_i1_memdep_phi3_push13_2_reg\" for hierarchy \"atax:atax_inst\|atax_internal:atax_internal_inst\|atax_function_wrapper:atax_internal\|atax_function:theatax_function\|atax_bb_B6:thebb_atax_B6\|atax_bb_B6_stall_region:thebb_atax_B6_stall_region\|atax_i_llvm_fpga_push_i1_memdep_phi3_push13_0:thei_llvm_fpga_push_i1_memdep_phi3_push13_atax2\|atax_i_llvm_fpga_push_i1_memdep_phi3_push13_2_reg:thei_llvm_fpga_push_i1_memdep_phi3_push13_atax2_reg\"" {  } { { "db/ip/atax/submodules/atax_i_llvm_fpga_push_i1_memdep_phi3_push13_0.sv" "thei_llvm_fpga_push_i1_memdep_phi3_push13_atax2_reg" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/atax/test-fpga.prj/quartus/db/ip/atax/submodules/atax_i_llvm_fpga_push_i1_memdep_phi3_push13_0.sv" 143 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686672395147 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "atax_i_llvm_fpga_mem_memdep_2_0 atax:atax_inst\|atax_internal:atax_internal_inst\|atax_function_wrapper:atax_internal\|atax_function:theatax_function\|atax_bb_B6:thebb_atax_B6\|atax_bb_B6_stall_region:thebb_atax_B6_stall_region\|atax_i_llvm_fpga_mem_memdep_2_0:thei_llvm_fpga_mem_memdep_2_atax1 " "Elaborating entity \"atax_i_llvm_fpga_mem_memdep_2_0\" for hierarchy \"atax:atax_inst\|atax_internal:atax_internal_inst\|atax_function_wrapper:atax_internal\|atax_function:theatax_function\|atax_bb_B6:thebb_atax_B6\|atax_bb_B6_stall_region:thebb_atax_B6_stall_region\|atax_i_llvm_fpga_mem_memdep_2_0:thei_llvm_fpga_mem_memdep_2_atax1\"" {  } { { "db/ip/atax/submodules/atax_bb_b6_stall_region.sv" "thei_llvm_fpga_mem_memdep_2_atax1" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/atax/test-fpga.prj/quartus/db/ip/atax/submodules/atax_bb_b6_stall_region.sv" 362 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686672395170 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "atax_bb_B2 atax:atax_inst\|atax_internal:atax_internal_inst\|atax_function_wrapper:atax_internal\|atax_function:theatax_function\|atax_bb_B2:thebb_atax_B2 " "Elaborating entity \"atax_bb_B2\" for hierarchy \"atax:atax_inst\|atax_internal:atax_internal_inst\|atax_function_wrapper:atax_internal\|atax_function:theatax_function\|atax_bb_B2:thebb_atax_B2\"" {  } { { "db/ip/atax/submodules/atax_function.sv" "thebb_atax_B2" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/atax/test-fpga.prj/quartus/db/ip/atax/submodules/atax_function.sv" 880 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686672395420 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "atax_B2_branch atax:atax_inst\|atax_internal:atax_internal_inst\|atax_function_wrapper:atax_internal\|atax_function:theatax_function\|atax_bb_B2:thebb_atax_B2\|atax_B2_branch:theatax_B2_branch " "Elaborating entity \"atax_B2_branch\" for hierarchy \"atax:atax_inst\|atax_internal:atax_internal_inst\|atax_function_wrapper:atax_internal\|atax_function:theatax_function\|atax_bb_B2:thebb_atax_B2\|atax_B2_branch:theatax_B2_branch\"" {  } { { "db/ip/atax/submodules/atax_bb_b2.sv" "theatax_B2_branch" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/atax/test-fpga.prj/quartus/db/ip/atax/submodules/atax_bb_b2.sv" 126 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686672395441 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "atax_B2_merge atax:atax_inst\|atax_internal:atax_internal_inst\|atax_function_wrapper:atax_internal\|atax_function:theatax_function\|atax_bb_B2:thebb_atax_B2\|atax_B2_merge:theatax_B2_merge " "Elaborating entity \"atax_B2_merge\" for hierarchy \"atax:atax_inst\|atax_internal:atax_internal_inst\|atax_function_wrapper:atax_internal\|atax_function:theatax_function\|atax_bb_B2:thebb_atax_B2\|atax_B2_merge:theatax_B2_merge\"" {  } { { "db/ip/atax/submodules/atax_bb_b2.sv" "theatax_B2_merge" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/atax/test-fpga.prj/quartus/db/ip/atax/submodules/atax_bb_b2.sv" 141 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686672395455 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "atax_bb_B2_stall_region atax:atax_inst\|atax_internal:atax_internal_inst\|atax_function_wrapper:atax_internal\|atax_function:theatax_function\|atax_bb_B2:thebb_atax_B2\|atax_bb_B2_stall_region:thebb_atax_B2_stall_region " "Elaborating entity \"atax_bb_B2_stall_region\" for hierarchy \"atax:atax_inst\|atax_internal:atax_internal_inst\|atax_function_wrapper:atax_internal\|atax_function:theatax_function\|atax_bb_B2:thebb_atax_B2\|atax_bb_B2_stall_region:thebb_atax_B2_stall_region\"" {  } { { "db/ip/atax/submodules/atax_bb_b2.sv" "thebb_atax_B2_stall_region" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/atax/test-fpga.prj/quartus/db/ip/atax/submodules/atax_bb_b2.sv" 182 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686672395470 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "atax_i_llvm_fpga_pop_i1_memdep_phi3_pop13_0 atax:atax_inst\|atax_internal:atax_internal_inst\|atax_function_wrapper:atax_internal\|atax_function:theatax_function\|atax_bb_B2:thebb_atax_B2\|atax_bb_B2_stall_region:thebb_atax_B2_stall_region\|atax_i_llvm_fpga_pop_i1_memdep_phi3_pop13_0:thei_llvm_fpga_pop_i1_memdep_phi3_pop13_atax4 " "Elaborating entity \"atax_i_llvm_fpga_pop_i1_memdep_phi3_pop13_0\" for hierarchy \"atax:atax_inst\|atax_internal:atax_internal_inst\|atax_function_wrapper:atax_internal\|atax_function:theatax_function\|atax_bb_B2:thebb_atax_B2\|atax_bb_B2_stall_region:thebb_atax_B2_stall_region\|atax_i_llvm_fpga_pop_i1_memdep_phi3_pop13_0:thei_llvm_fpga_pop_i1_memdep_phi3_pop13_atax4\"" {  } { { "db/ip/atax/submodules/atax_bb_b2_stall_region.sv" "thei_llvm_fpga_pop_i1_memdep_phi3_pop13_atax4" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/atax/test-fpga.prj/quartus/db/ip/atax/submodules/atax_bb_b2_stall_region.sv" 316 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686672395582 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "atax_i_llvm_fpga_pop_i1_memdep_phi3_pop13_4_reg atax:atax_inst\|atax_internal:atax_internal_inst\|atax_function_wrapper:atax_internal\|atax_function:theatax_function\|atax_bb_B2:thebb_atax_B2\|atax_bb_B2_stall_region:thebb_atax_B2_stall_region\|atax_i_llvm_fpga_pop_i1_memdep_phi3_pop13_0:thei_llvm_fpga_pop_i1_memdep_phi3_pop13_atax4\|atax_i_llvm_fpga_pop_i1_memdep_phi3_pop13_4_reg:thei_llvm_fpga_pop_i1_memdep_phi3_pop13_atax4_reg " "Elaborating entity \"atax_i_llvm_fpga_pop_i1_memdep_phi3_pop13_4_reg\" for hierarchy \"atax:atax_inst\|atax_internal:atax_internal_inst\|atax_function_wrapper:atax_internal\|atax_function:theatax_function\|atax_bb_B2:thebb_atax_B2\|atax_bb_B2_stall_region:thebb_atax_B2_stall_region\|atax_i_llvm_fpga_pop_i1_memdep_phi3_pop13_0:thei_llvm_fpga_pop_i1_memdep_phi3_pop13_atax4\|atax_i_llvm_fpga_pop_i1_memdep_phi3_pop13_4_reg:thei_llvm_fpga_pop_i1_memdep_phi3_pop13_atax4_reg\"" {  } { { "db/ip/atax/submodules/atax_i_llvm_fpga_pop_i1_memdep_phi3_pop13_0.sv" "thei_llvm_fpga_pop_i1_memdep_phi3_pop13_atax4_reg" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/atax/test-fpga.prj/quartus/db/ip/atax/submodules/atax_i_llvm_fpga_pop_i1_memdep_phi3_pop13_0.sv" 136 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686672395598 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "acl_data_fifo atax:atax_inst\|atax_internal:atax_internal_inst\|atax_function_wrapper:atax_internal\|atax_function:theatax_function\|atax_bb_B2:thebb_atax_B2\|atax_bb_B2_stall_region:thebb_atax_B2_stall_region\|acl_data_fifo:thecoalesced_delay_0_fifo " "Elaborating entity \"acl_data_fifo\" for hierarchy \"atax:atax_inst\|atax_internal:atax_internal_inst\|atax_function_wrapper:atax_internal\|atax_function:theatax_function\|atax_bb_B2:thebb_atax_B2\|atax_bb_B2_stall_region:thebb_atax_B2_stall_region\|acl_data_fifo:thecoalesced_delay_0_fifo\"" {  } { { "db/ip/atax/submodules/atax_bb_b2_stall_region.sv" "thecoalesced_delay_0_fifo" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/atax/test-fpga.prj/quartus/db/ip/atax/submodules/atax_bb_b2_stall_region.sv" 377 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686672395684 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "acl_fifo atax:atax_inst\|atax_internal:atax_internal_inst\|atax_function_wrapper:atax_internal\|atax_function:theatax_function\|atax_bb_B2:thebb_atax_B2\|atax_bb_B2_stall_region:thebb_atax_B2_stall_region\|acl_data_fifo:thecoalesced_delay_0_fifo\|acl_fifo:fifo " "Elaborating entity \"acl_fifo\" for hierarchy \"atax:atax_inst\|atax_internal:atax_internal_inst\|atax_function_wrapper:atax_internal\|atax_function:theatax_function\|atax_bb_B2:thebb_atax_B2\|atax_bb_B2_stall_region:thebb_atax_B2_stall_region\|acl_data_fifo:thecoalesced_delay_0_fifo\|acl_fifo:fifo\"" {  } { { "db/ip/atax/submodules/acl_data_fifo.v" "fifo" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/atax/test-fpga.prj/quartus/db/ip/atax/submodules/acl_data_fifo.v" 136 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686672395693 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hld_fifo atax:atax_inst\|atax_internal:atax_internal_inst\|atax_function_wrapper:atax_internal\|atax_function:theatax_function\|atax_bb_B2:thebb_atax_B2\|atax_bb_B2_stall_region:thebb_atax_B2_stall_region\|acl_data_fifo:thecoalesced_delay_0_fifo\|acl_fifo:fifo\|hld_fifo:hld_fifo_inst " "Elaborating entity \"hld_fifo\" for hierarchy \"atax:atax_inst\|atax_internal:atax_internal_inst\|atax_function_wrapper:atax_internal\|atax_function:theatax_function\|atax_bb_B2:thebb_atax_B2\|atax_bb_B2_stall_region:thebb_atax_B2_stall_region\|acl_data_fifo:thecoalesced_delay_0_fifo\|acl_fifo:fifo\|hld_fifo:hld_fifo_inst\"" {  } { { "db/ip/atax/submodules/acl_fifo.v" "hld_fifo_inst" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/atax/test-fpga.prj/quartus/db/ip/atax/submodules/acl_fifo.v" 289 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686672395706 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 hld_fifo.sv(514) " "Verilog HDL assignment warning at hld_fifo.sv(514): truncated value with size 32 to match size of target (1)" {  } { { "db/ip/atax/submodules/hld_fifo.sv" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/atax/test-fpga.prj/quartus/db/ip/atax/submodules/hld_fifo.sv" 514 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1686672395708 "|quartus_compile|atax:atax_inst|atax_internal:atax_internal_inst|atax_function_wrapper:atax_internal|atax_function:theatax_function|atax_bb_B2:thebb_atax_B2|atax_bb_B2_stall_region:thebb_atax_B2_stall_region|acl_data_fifo:thecoalesced_delay_0_fifo|acl_fifo:fifo|hld_fifo:hld_fifo_inst"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "acl_mid_speed_fifo atax:atax_inst\|atax_internal:atax_internal_inst\|atax_function_wrapper:atax_internal\|atax_function:theatax_function\|atax_bb_B2:thebb_atax_B2\|atax_bb_B2_stall_region:thebb_atax_B2_stall_region\|acl_data_fifo:thecoalesced_delay_0_fifo\|acl_fifo:fifo\|hld_fifo:hld_fifo_inst\|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst " "Elaborating entity \"acl_mid_speed_fifo\" for hierarchy \"atax:atax_inst\|atax_internal:atax_internal_inst\|atax_function_wrapper:atax_internal\|atax_function:theatax_function\|atax_bb_B2:thebb_atax_B2\|atax_bb_B2_stall_region:thebb_atax_B2_stall_region\|acl_data_fifo:thecoalesced_delay_0_fifo\|acl_fifo:fifo\|hld_fifo:hld_fifo_inst\|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst\"" {  } { { "db/ip/atax/submodules/hld_fifo.sv" "ms.acl_mid_speed_fifo_inst" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/atax/test-fpga.prj/quartus/db/ip/atax/submodules/hld_fifo.sv" 894 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686672395718 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 acl_mid_speed_fifo.sv(174) " "Verilog HDL assignment warning at acl_mid_speed_fifo.sv(174): truncated value with size 32 to match size of target (1)" {  } { { "db/ip/atax/submodules/acl_mid_speed_fifo.sv" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/atax/test-fpga.prj/quartus/db/ip/atax/submodules/acl_mid_speed_fifo.sv" 174 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1686672395719 "|quartus_compile|atax:atax_inst|atax_internal:atax_internal_inst|atax_function_wrapper:atax_internal|atax_function:theatax_function|atax_bb_B2:thebb_atax_B2|atax_bb_B2_stall_region:thebb_atax_B2_stall_region|acl_data_fifo:thecoalesced_delay_0_fifo|acl_fifo:fifo|hld_fifo:hld_fifo_inst|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst"}
{ "Warning" "WCBX_ALTSYNCRAM_ALTSYNCRAM_MRAM_UNAVAILABLE" "" "Device family Cyclone V does not have M20K blocks -- using available memory blocks" {  } { { "db/ip/atax/submodules/acl_mid_speed_fifo.sv" "gen_ram.gen_m20k.altera_syncram" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/atax/test-fpga.prj/quartus/db/ip/atax/submodules/acl_mid_speed_fifo.sv" 497 0 0 } }  } 0 272007 "Warning message" 0 0 "Analysis & Synthesis" 0 -1 1686672395757 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_syncram atax:atax_inst\|atax_internal:atax_internal_inst\|atax_function_wrapper:atax_internal\|atax_function:theatax_function\|atax_bb_B2:thebb_atax_B2\|atax_bb_B2_stall_region:thebb_atax_B2_stall_region\|acl_data_fifo:thecoalesced_delay_0_fifo\|acl_fifo:fifo\|hld_fifo:hld_fifo_inst\|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst\|altera_syncram:gen_ram.gen_m20k.altera_syncram " "Elaborating entity \"altera_syncram\" for hierarchy \"atax:atax_inst\|atax_internal:atax_internal_inst\|atax_function_wrapper:atax_internal\|atax_function:theatax_function\|atax_bb_B2:thebb_atax_B2\|atax_bb_B2_stall_region:thebb_atax_B2_stall_region\|acl_data_fifo:thecoalesced_delay_0_fifo\|acl_fifo:fifo\|hld_fifo:hld_fifo_inst\|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst\|altera_syncram:gen_ram.gen_m20k.altera_syncram\"" {  } { { "db/ip/atax/submodules/acl_mid_speed_fifo.sv" "gen_ram.gen_m20k.altera_syncram" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/atax/test-fpga.prj/quartus/db/ip/atax/submodules/acl_mid_speed_fifo.sv" 497 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686672395760 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "atax:atax_inst\|atax_internal:atax_internal_inst\|atax_function_wrapper:atax_internal\|atax_function:theatax_function\|atax_bb_B2:thebb_atax_B2\|atax_bb_B2_stall_region:thebb_atax_B2_stall_region\|acl_data_fifo:thecoalesced_delay_0_fifo\|acl_fifo:fifo\|hld_fifo:hld_fifo_inst\|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst\|altera_syncram:gen_ram.gen_m20k.altera_syncram " "Elaborated megafunction instantiation \"atax:atax_inst\|atax_internal:atax_internal_inst\|atax_function_wrapper:atax_internal\|atax_function:theatax_function\|atax_bb_B2:thebb_atax_B2\|atax_bb_B2_stall_region:thebb_atax_B2_stall_region\|acl_data_fifo:thecoalesced_delay_0_fifo\|acl_fifo:fifo\|hld_fifo:hld_fifo_inst\|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst\|altera_syncram:gen_ram.gen_m20k.altera_syncram\"" {  } { { "db/ip/atax/submodules/acl_mid_speed_fifo.sv" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/atax/test-fpga.prj/quartus/db/ip/atax/submodules/acl_mid_speed_fifo.sv" 497 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686672395769 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "atax:atax_inst\|atax_internal:atax_internal_inst\|atax_function_wrapper:atax_internal\|atax_function:theatax_function\|atax_bb_B2:thebb_atax_B2\|atax_bb_B2_stall_region:thebb_atax_B2_stall_region\|acl_data_fifo:thecoalesced_delay_0_fifo\|acl_fifo:fifo\|hld_fifo:hld_fifo_inst\|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst\|altera_syncram:gen_ram.gen_m20k.altera_syncram " "Instantiated megafunction \"atax:atax_inst\|atax_internal:atax_internal_inst\|atax_function_wrapper:atax_internal\|atax_function:theatax_function\|atax_bb_B2:thebb_atax_B2\|atax_bb_B2_stall_region:thebb_atax_B2_stall_region\|acl_data_fifo:thecoalesced_delay_0_fifo\|acl_fifo:fifo\|hld_fifo:hld_fifo_inst\|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst\|altera_syncram:gen_ram.gen_m20k.altera_syncram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 64 " "Parameter \"numwords_a\" = \"64\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1686672395770 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 64 " "Parameter \"numwords_b\" = \"64\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1686672395770 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_b CLEAR1 " "Parameter \"address_aclr_b\" = \"CLEAR1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1686672395770 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK1 " "Parameter \"address_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1686672395770 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1686672395770 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_b BYPASS " "Parameter \"clock_enable_input_b\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1686672395770 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_b NORMAL " "Parameter \"clock_enable_output_b\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1686672395770 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "enable_ecc FALSE " "Parameter \"enable_ecc\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1686672395770 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Stratix 10 " "Parameter \"intended_device_family\" = \"Stratix 10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1686672395770 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altera_syncram " "Parameter \"lpm_type\" = \"altera_syncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1686672395770 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode DUAL_PORT " "Parameter \"operation_mode\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1686672395770 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_b NONE " "Parameter \"outdata_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1686672395770 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_sclr_b NONE " "Parameter \"outdata_sclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1686672395770 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b CLOCK1 " "Parameter \"outdata_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1686672395770 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_uninitialized TRUE " "Parameter \"power_up_uninitialized\" = \"TRUE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1686672395770 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type M20K " "Parameter \"ram_block_type\" = \"M20K\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1686672395770 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1686672395770 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 6 " "Parameter \"widthad_a\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1686672395770 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 6 " "Parameter \"widthad_b\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1686672395770 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 2 " "Parameter \"width_a\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1686672395770 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 2 " "Parameter \"width_b\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1686672395770 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1686672395770 ""}  } { { "db/ip/atax/submodules/acl_mid_speed_fifo.sv" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/atax/test-fpga.prj/quartus/db/ip/atax/submodules/acl_mid_speed_fifo.sv" 497 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1686672395770 ""}
{ "Warning" "WTDFX_ASSERTION" "Device family Cyclone V does not have M20K blocks -- using available memory blocks " "Assertion warning: Device family Cyclone V does not have M20K blocks -- using available memory blocks" {  } { { "db/altera_syncram_6v62.tdf" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/atax/test-fpga.prj/quartus/db/altera_syncram_6v62.tdf" 52 2 0 } }  } 0 287001 "Assertion warning: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686672395814 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altera_syncram_6v62.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altera_syncram_6v62.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altera_syncram_6v62 " "Found entity 1: altera_syncram_6v62" {  } { { "db/altera_syncram_6v62.tdf" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/atax/test-fpga.prj/quartus/db/altera_syncram_6v62.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686672395814 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686672395814 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_syncram_6v62 atax:atax_inst\|atax_internal:atax_internal_inst\|atax_function_wrapper:atax_internal\|atax_function:theatax_function\|atax_bb_B2:thebb_atax_B2\|atax_bb_B2_stall_region:thebb_atax_B2_stall_region\|acl_data_fifo:thecoalesced_delay_0_fifo\|acl_fifo:fifo\|hld_fifo:hld_fifo_inst\|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst\|altera_syncram:gen_ram.gen_m20k.altera_syncram\|altera_syncram_6v62:auto_generated " "Elaborating entity \"altera_syncram_6v62\" for hierarchy \"atax:atax_inst\|atax_internal:atax_internal_inst\|atax_function_wrapper:atax_internal\|atax_function:theatax_function\|atax_bb_B2:thebb_atax_B2\|atax_bb_B2_stall_region:thebb_atax_B2_stall_region\|acl_data_fifo:thecoalesced_delay_0_fifo\|acl_fifo:fifo\|hld_fifo:hld_fifo_inst\|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst\|altera_syncram:gen_ram.gen_m20k.altera_syncram\|altera_syncram_6v62:auto_generated\"" {  } { { "altera_syncram.tdf" "auto_generated" { Text "f:/quartus/quartus/libraries/megafunctions/altera_syncram.tdf" 125 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686672395816 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_h4b4.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_h4b4.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_h4b4 " "Found entity 1: altsyncram_h4b4" {  } { { "db/altsyncram_h4b4.tdf" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/atax/test-fpga.prj/quartus/db/altsyncram_h4b4.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686672395871 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686672395871 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_h4b4 atax:atax_inst\|atax_internal:atax_internal_inst\|atax_function_wrapper:atax_internal\|atax_function:theatax_function\|atax_bb_B2:thebb_atax_B2\|atax_bb_B2_stall_region:thebb_atax_B2_stall_region\|acl_data_fifo:thecoalesced_delay_0_fifo\|acl_fifo:fifo\|hld_fifo:hld_fifo_inst\|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst\|altera_syncram:gen_ram.gen_m20k.altera_syncram\|altera_syncram_6v62:auto_generated\|altsyncram_h4b4:altsyncram1 " "Elaborating entity \"altsyncram_h4b4\" for hierarchy \"atax:atax_inst\|atax_internal:atax_internal_inst\|atax_function_wrapper:atax_internal\|atax_function:theatax_function\|atax_bb_B2:thebb_atax_B2\|atax_bb_B2_stall_region:thebb_atax_B2_stall_region\|acl_data_fifo:thecoalesced_delay_0_fifo\|acl_fifo:fifo\|hld_fifo:hld_fifo_inst\|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst\|altera_syncram:gen_ram.gen_m20k.altera_syncram\|altera_syncram_6v62:auto_generated\|altsyncram_h4b4:altsyncram1\"" {  } { { "db/altera_syncram_6v62.tdf" "altsyncram1" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/atax/test-fpga.prj/quartus/db/altera_syncram_6v62.tdf" 39 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686672395874 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "atax_i_sfc_s_c1_in_for_body_s_c1_enter_atax6 atax:atax_inst\|atax_internal:atax_internal_inst\|atax_function_wrapper:atax_internal\|atax_function:theatax_function\|atax_bb_B2:thebb_atax_B2\|atax_bb_B2_stall_region:thebb_atax_B2_stall_region\|atax_i_sfc_s_c1_in_for_body_s_c1_enter_atax6:thei_sfc_s_c1_in_for_body_ataxs_c1_enter_atax6_aunroll_x " "Elaborating entity \"atax_i_sfc_s_c1_in_for_body_s_c1_enter_atax6\" for hierarchy \"atax:atax_inst\|atax_internal:atax_internal_inst\|atax_function_wrapper:atax_internal\|atax_function:theatax_function\|atax_bb_B2:thebb_atax_B2\|atax_bb_B2_stall_region:thebb_atax_B2_stall_region\|atax_i_sfc_s_c1_in_for_body_s_c1_enter_atax6:thei_sfc_s_c1_in_for_body_ataxs_c1_enter_atax6_aunroll_x\"" {  } { { "db/ip/atax/submodules/atax_bb_b2_stall_region.sv" "thei_sfc_s_c1_in_for_body_ataxs_c1_enter_atax6_aunroll_x" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/atax/test-fpga.prj/quartus/db/ip/atax/submodules/atax_bb_b2_stall_region.sv" 402 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686672395919 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "atax_i_sfc_logic_s_c1_in_for_body_s_c1_enter_atax0 atax:atax_inst\|atax_internal:atax_internal_inst\|atax_function_wrapper:atax_internal\|atax_function:theatax_function\|atax_bb_B2:thebb_atax_B2\|atax_bb_B2_stall_region:thebb_atax_B2_stall_region\|atax_i_sfc_s_c1_in_for_body_s_c1_enter_atax6:thei_sfc_s_c1_in_for_body_ataxs_c1_enter_atax6_aunroll_x\|atax_i_sfc_logic_s_c1_in_for_body_s_c1_enter_atax0:thei_sfc_logic_s_c1_in_for_body_ataxs_c1_enter_atax0_aunroll_x " "Elaborating entity \"atax_i_sfc_logic_s_c1_in_for_body_s_c1_enter_atax0\" for hierarchy \"atax:atax_inst\|atax_internal:atax_internal_inst\|atax_function_wrapper:atax_internal\|atax_function:theatax_function\|atax_bb_B2:thebb_atax_B2\|atax_bb_B2_stall_region:thebb_atax_B2_stall_region\|atax_i_sfc_s_c1_in_for_body_s_c1_enter_atax6:thei_sfc_s_c1_in_for_body_ataxs_c1_enter_atax6_aunroll_x\|atax_i_sfc_logic_s_c1_in_for_body_s_c1_enter_atax0:thei_sfc_logic_s_c1_in_for_body_ataxs_c1_enter_atax0_aunroll_x\"" {  } { { "db/ip/atax/submodules/atax_i_sfc_s_c1_in_for_body_s_c1_enter_atax6.sv" "thei_sfc_logic_s_c1_in_for_body_ataxs_c1_enter_atax0_aunroll_x" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/atax/test-fpga.prj/quartus/db/ip/atax/submodules/atax_i_sfc_s_c1_in_for_body_s_c1_enter_atax6.sv" 86 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686672395933 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "atax_i_llvm_fpga_push_i32_i_076_push11_0 atax:atax_inst\|atax_internal:atax_internal_inst\|atax_function_wrapper:atax_internal\|atax_function:theatax_function\|atax_bb_B2:thebb_atax_B2\|atax_bb_B2_stall_region:thebb_atax_B2_stall_region\|atax_i_sfc_s_c1_in_for_body_s_c1_enter_atax6:thei_sfc_s_c1_in_for_body_ataxs_c1_enter_atax6_aunroll_x\|atax_i_sfc_logic_s_c1_in_for_body_s_c1_enter_atax0:thei_sfc_logic_s_c1_in_for_body_ataxs_c1_enter_atax0_aunroll_x\|atax_i_llvm_fpga_push_i32_i_076_push11_0:thei_llvm_fpga_push_i32_i_076_push11_atax10 " "Elaborating entity \"atax_i_llvm_fpga_push_i32_i_076_push11_0\" for hierarchy \"atax:atax_inst\|atax_internal:atax_internal_inst\|atax_function_wrapper:atax_internal\|atax_function:theatax_function\|atax_bb_B2:thebb_atax_B2\|atax_bb_B2_stall_region:thebb_atax_B2_stall_region\|atax_i_sfc_s_c1_in_for_body_s_c1_enter_atax6:thei_sfc_s_c1_in_for_body_ataxs_c1_enter_atax6_aunroll_x\|atax_i_sfc_logic_s_c1_in_for_body_s_c1_enter_atax0:thei_sfc_logic_s_c1_in_for_body_ataxs_c1_enter_atax0_aunroll_x\|atax_i_llvm_fpga_push_i32_i_076_push11_0:thei_llvm_fpga_push_i32_i_076_push11_atax10\"" {  } { { "db/ip/atax/submodules/atax_i_sfc_logic_s_c1_in_for_body_s_c1_enter_atax0.sv" "thei_llvm_fpga_push_i32_i_076_push11_atax10" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/atax/test-fpga.prj/quartus/db/ip/atax/submodules/atax_i_sfc_logic_s_c1_in_for_body_s_c1_enter_atax0.sv" 231 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686672395983 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "atax_i_llvm_fpga_pop_i32_i_076_pop11_0 atax:atax_inst\|atax_internal:atax_internal_inst\|atax_function_wrapper:atax_internal\|atax_function:theatax_function\|atax_bb_B2:thebb_atax_B2\|atax_bb_B2_stall_region:thebb_atax_B2_stall_region\|atax_i_sfc_s_c1_in_for_body_s_c1_enter_atax6:thei_sfc_s_c1_in_for_body_ataxs_c1_enter_atax6_aunroll_x\|atax_i_sfc_logic_s_c1_in_for_body_s_c1_enter_atax0:thei_sfc_logic_s_c1_in_for_body_ataxs_c1_enter_atax0_aunroll_x\|atax_i_llvm_fpga_pop_i32_i_076_pop11_0:thei_llvm_fpga_pop_i32_i_076_pop11_atax2 " "Elaborating entity \"atax_i_llvm_fpga_pop_i32_i_076_pop11_0\" for hierarchy \"atax:atax_inst\|atax_internal:atax_internal_inst\|atax_function_wrapper:atax_internal\|atax_function:theatax_function\|atax_bb_B2:thebb_atax_B2\|atax_bb_B2_stall_region:thebb_atax_B2_stall_region\|atax_i_sfc_s_c1_in_for_body_s_c1_enter_atax6:thei_sfc_s_c1_in_for_body_ataxs_c1_enter_atax6_aunroll_x\|atax_i_sfc_logic_s_c1_in_for_body_s_c1_enter_atax0:thei_sfc_logic_s_c1_in_for_body_ataxs_c1_enter_atax0_aunroll_x\|atax_i_llvm_fpga_pop_i32_i_076_pop11_0:thei_llvm_fpga_pop_i32_i_076_pop11_atax2\"" {  } { { "db/ip/atax/submodules/atax_i_sfc_logic_s_c1_in_for_body_s_c1_enter_atax0.sv" "thei_llvm_fpga_pop_i32_i_076_pop11_atax2" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/atax/test-fpga.prj/quartus/db/ip/atax/submodules/atax_i_sfc_logic_s_c1_in_for_body_s_c1_enter_atax0.sv" 265 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686672396006 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "atax_i_llvm_fpga_ffwd_dest_p1025i32_mptr_bitcast879416_0 atax:atax_inst\|atax_internal:atax_internal_inst\|atax_function_wrapper:atax_internal\|atax_function:theatax_function\|atax_bb_B2:thebb_atax_B2\|atax_bb_B2_stall_region:thebb_atax_B2_stall_region\|atax_i_sfc_s_c1_in_for_body_s_c1_enter_atax6:thei_sfc_s_c1_in_for_body_ataxs_c1_enter_atax6_aunroll_x\|atax_i_sfc_logic_s_c1_in_for_body_s_c1_enter_atax0:thei_sfc_logic_s_c1_in_for_body_ataxs_c1_enter_atax0_aunroll_x\|atax_i_llvm_fpga_ffwd_dest_p1025i32_mptr_bitcast879416_0:thei_llvm_fpga_ffwd_dest_p1025i32_mptr_bitcast879416_atax4 " "Elaborating entity \"atax_i_llvm_fpga_ffwd_dest_p1025i32_mptr_bitcast879416_0\" for hierarchy \"atax:atax_inst\|atax_internal:atax_internal_inst\|atax_function_wrapper:atax_internal\|atax_function:theatax_function\|atax_bb_B2:thebb_atax_B2\|atax_bb_B2_stall_region:thebb_atax_B2_stall_region\|atax_i_sfc_s_c1_in_for_body_s_c1_enter_atax6:thei_sfc_s_c1_in_for_body_ataxs_c1_enter_atax6_aunroll_x\|atax_i_sfc_logic_s_c1_in_for_body_s_c1_enter_atax0:thei_sfc_logic_s_c1_in_for_body_ataxs_c1_enter_atax0_aunroll_x\|atax_i_llvm_fpga_ffwd_dest_p1025i32_mptr_bitcast879416_0:thei_llvm_fpga_ffwd_dest_p1025i32_mptr_bitcast879416_atax4\"" {  } { { "db/ip/atax/submodules/atax_i_sfc_logic_s_c1_in_for_body_s_c1_enter_atax0.sv" "thei_llvm_fpga_ffwd_dest_p1025i32_mptr_bitcast879416_atax4" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/atax/test-fpga.prj/quartus/db/ip/atax/submodules/atax_i_sfc_logic_s_c1_in_for_body_s_c1_enter_atax0.sv" 391 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686672396021 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "atax_i_llvm_fpga_sfc_exit_s_c1_out_for_body_s_c1_exit_atax0 atax:atax_inst\|atax_internal:atax_internal_inst\|atax_function_wrapper:atax_internal\|atax_function:theatax_function\|atax_bb_B2:thebb_atax_B2\|atax_bb_B2_stall_region:thebb_atax_B2_stall_region\|atax_i_sfc_s_c1_in_for_body_s_c1_enter_atax6:thei_sfc_s_c1_in_for_body_ataxs_c1_enter_atax6_aunroll_x\|atax_i_llvm_fpga_sfc_exit_s_c1_out_for_body_s_c1_exit_atax0:thei_llvm_fpga_sfc_exit_s_c1_out_for_body_ataxs_c1_exit_atax1_aunroll_x " "Elaborating entity \"atax_i_llvm_fpga_sfc_exit_s_c1_out_for_body_s_c1_exit_atax0\" for hierarchy \"atax:atax_inst\|atax_internal:atax_internal_inst\|atax_function_wrapper:atax_internal\|atax_function:theatax_function\|atax_bb_B2:thebb_atax_B2\|atax_bb_B2_stall_region:thebb_atax_B2_stall_region\|atax_i_sfc_s_c1_in_for_body_s_c1_enter_atax6:thei_sfc_s_c1_in_for_body_ataxs_c1_enter_atax6_aunroll_x\|atax_i_llvm_fpga_sfc_exit_s_c1_out_for_body_s_c1_exit_atax0:thei_llvm_fpga_sfc_exit_s_c1_out_for_body_ataxs_c1_exit_atax1_aunroll_x\"" {  } { { "db/ip/atax/submodules/atax_i_sfc_s_c1_in_for_body_s_c1_enter_atax6.sv" "thei_llvm_fpga_sfc_exit_s_c1_out_for_body_ataxs_c1_exit_atax1_aunroll_x" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/atax/test-fpga.prj/quartus/db/ip/atax/submodules/atax_i_sfc_s_c1_in_for_body_s_c1_enter_atax6.sv" 109 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686672396039 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "acl_enable_sink atax:atax_inst\|atax_internal:atax_internal_inst\|atax_function_wrapper:atax_internal\|atax_function:theatax_function\|atax_bb_B2:thebb_atax_B2\|atax_bb_B2_stall_region:thebb_atax_B2_stall_region\|atax_i_sfc_s_c1_in_for_body_s_c1_enter_atax6:thei_sfc_s_c1_in_for_body_ataxs_c1_enter_atax6_aunroll_x\|atax_i_llvm_fpga_sfc_exit_s_c1_out_for_body_s_c1_exit_atax0:thei_llvm_fpga_sfc_exit_s_c1_out_for_body_ataxs_c1_exit_atax1_aunroll_x\|acl_enable_sink:thei_llvm_fpga_sfc_exit_s_c1_out_for_body_ataxs_c1_exit_atax1 " "Elaborating entity \"acl_enable_sink\" for hierarchy \"atax:atax_inst\|atax_internal:atax_internal_inst\|atax_function_wrapper:atax_internal\|atax_function:theatax_function\|atax_bb_B2:thebb_atax_B2\|atax_bb_B2_stall_region:thebb_atax_B2_stall_region\|atax_i_sfc_s_c1_in_for_body_s_c1_enter_atax6:thei_sfc_s_c1_in_for_body_ataxs_c1_enter_atax6_aunroll_x\|atax_i_llvm_fpga_sfc_exit_s_c1_out_for_body_s_c1_exit_atax0:thei_llvm_fpga_sfc_exit_s_c1_out_for_body_ataxs_c1_exit_atax1_aunroll_x\|acl_enable_sink:thei_llvm_fpga_sfc_exit_s_c1_out_for_body_ataxs_c1_exit_atax1\"" {  } { { "db/ip/atax/submodules/atax_i_llvm_fpga_sfc_exit_s_c1_out_for_body_s_c1_exit_atax0.sv" "thei_llvm_fpga_sfc_exit_s_c1_out_for_body_ataxs_c1_exit_atax1" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/atax/test-fpga.prj/quartus/db/ip/atax/submodules/atax_i_llvm_fpga_sfc_exit_s_c1_out_for_body_s_c1_exit_atax0.sv" 133 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686672396059 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "2 1 acl_enable_sink.v(91) " "Verilog HDL assignment warning at acl_enable_sink.v(91): truncated value with size 2 to match size of target (1)" {  } { { "db/ip/atax/submodules/acl_enable_sink.v" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/atax/test-fpga.prj/quartus/db/ip/atax/submodules/acl_enable_sink.v" 91 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1686672396061 "|quartus_compile|atax:atax_inst|atax_internal:atax_internal_inst|atax_function_wrapper:atax_internal|atax_function:theatax_function|atax_bb_B2:thebb_atax_B2|atax_bb_B2_stall_region:thebb_atax_B2_stall_region|atax_i_sfc_s_c1_in_for_body_s_c1_enter_atax6:thei_sfc_s_c1_in_for_body_ataxs_c1_enter_atax6_aunroll_x|atax_i_llvm_fpga_sfc_exit_s_c1_out_for_body_s_c1_exit_atax0:thei_llvm_fpga_sfc_exit_s_c1_out_for_body_ataxs_c1_exit_atax1_aunroll_x|acl_enable_sink:thei_llvm_fpga_sfc_exit_s_c1_out_for_body_ataxs_c1_exit_atax1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 acl_enable_sink.v(109) " "Verilog HDL assignment warning at acl_enable_sink.v(109): truncated value with size 32 to match size of target (1)" {  } { { "db/ip/atax/submodules/acl_enable_sink.v" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/atax/test-fpga.prj/quartus/db/ip/atax/submodules/acl_enable_sink.v" 109 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1686672396061 "|quartus_compile|atax:atax_inst|atax_internal:atax_internal_inst|atax_function_wrapper:atax_internal|atax_function:theatax_function|atax_bb_B2:thebb_atax_B2|atax_bb_B2_stall_region:thebb_atax_B2_stall_region|atax_i_sfc_s_c1_in_for_body_s_c1_enter_atax6:thei_sfc_s_c1_in_for_body_ataxs_c1_enter_atax6_aunroll_x|atax_i_llvm_fpga_sfc_exit_s_c1_out_for_body_s_c1_exit_atax0:thei_llvm_fpga_sfc_exit_s_c1_out_for_body_ataxs_c1_exit_atax1_aunroll_x|acl_enable_sink:thei_llvm_fpga_sfc_exit_s_c1_out_for_body_ataxs_c1_exit_atax1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "atax_B2_merge_reg atax:atax_inst\|atax_internal:atax_internal_inst\|atax_function_wrapper:atax_internal\|atax_function:theatax_function\|atax_bb_B2:thebb_atax_B2\|atax_bb_B2_stall_region:thebb_atax_B2_stall_region\|atax_B2_merge_reg:theatax_B2_merge_reg_aunroll_x " "Elaborating entity \"atax_B2_merge_reg\" for hierarchy \"atax:atax_inst\|atax_internal:atax_internal_inst\|atax_function_wrapper:atax_internal\|atax_function:theatax_function\|atax_bb_B2:thebb_atax_B2\|atax_bb_B2_stall_region:thebb_atax_B2_stall_region\|atax_B2_merge_reg:theatax_B2_merge_reg_aunroll_x\"" {  } { { "db/ip/atax/submodules/atax_bb_b2_stall_region.sv" "theatax_B2_merge_reg_aunroll_x" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/atax/test-fpga.prj/quartus/db/ip/atax/submodules/atax_bb_b2_stall_region.sv" 432 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686672396082 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "atax_i_sfc_s_c0_in_for_body_s_c0_enter8615_atax1 atax:atax_inst\|atax_internal:atax_internal_inst\|atax_function_wrapper:atax_internal\|atax_function:theatax_function\|atax_bb_B2:thebb_atax_B2\|atax_bb_B2_stall_region:thebb_atax_B2_stall_region\|atax_i_sfc_s_c0_in_for_body_s_c0_enter8615_atax1:thei_sfc_s_c0_in_for_body_ataxs_c0_enter8615_atax1_aunroll_x " "Elaborating entity \"atax_i_sfc_s_c0_in_for_body_s_c0_enter8615_atax1\" for hierarchy \"atax:atax_inst\|atax_internal:atax_internal_inst\|atax_function_wrapper:atax_internal\|atax_function:theatax_function\|atax_bb_B2:thebb_atax_B2\|atax_bb_B2_stall_region:thebb_atax_B2_stall_region\|atax_i_sfc_s_c0_in_for_body_s_c0_enter8615_atax1:thei_sfc_s_c0_in_for_body_ataxs_c0_enter8615_atax1_aunroll_x\"" {  } { { "db/ip/atax/submodules/atax_bb_b2_stall_region.sv" "thei_sfc_s_c0_in_for_body_ataxs_c0_enter8615_atax1_aunroll_x" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/atax/test-fpga.prj/quartus/db/ip/atax/submodules/atax_bb_b2_stall_region.sv" 471 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686672396092 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "atax_i_sfc_logic_s_c0_in_for_body_s_c0_enter8615_atax0 atax:atax_inst\|atax_internal:atax_internal_inst\|atax_function_wrapper:atax_internal\|atax_function:theatax_function\|atax_bb_B2:thebb_atax_B2\|atax_bb_B2_stall_region:thebb_atax_B2_stall_region\|atax_i_sfc_s_c0_in_for_body_s_c0_enter8615_atax1:thei_sfc_s_c0_in_for_body_ataxs_c0_enter8615_atax1_aunroll_x\|atax_i_sfc_logic_s_c0_in_for_body_s_c0_enter8615_atax0:thei_sfc_logic_s_c0_in_for_body_ataxs_c0_enter8615_atax0_aunroll_x " "Elaborating entity \"atax_i_sfc_logic_s_c0_in_for_body_s_c0_enter8615_atax0\" for hierarchy \"atax:atax_inst\|atax_internal:atax_internal_inst\|atax_function_wrapper:atax_internal\|atax_function:theatax_function\|atax_bb_B2:thebb_atax_B2\|atax_bb_B2_stall_region:thebb_atax_B2_stall_region\|atax_i_sfc_s_c0_in_for_body_s_c0_enter8615_atax1:thei_sfc_s_c0_in_for_body_ataxs_c0_enter8615_atax1_aunroll_x\|atax_i_sfc_logic_s_c0_in_for_body_s_c0_enter8615_atax0:thei_sfc_logic_s_c0_in_for_body_ataxs_c0_enter8615_atax0_aunroll_x\"" {  } { { "db/ip/atax/submodules/atax_i_sfc_s_c0_in_for_body_s_c0_enter8615_atax1.sv" "thei_sfc_logic_s_c0_in_for_body_ataxs_c0_enter8615_atax0_aunroll_x" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/atax/test-fpga.prj/quartus/db/ip/atax/submodules/atax_i_sfc_s_c0_in_for_body_s_c0_enter8615_atax1.sv" 93 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686672396103 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "atax_i_llvm_fpga_push_i6_fpga_indvars_iv10_push10_0 atax:atax_inst\|atax_internal:atax_internal_inst\|atax_function_wrapper:atax_internal\|atax_function:theatax_function\|atax_bb_B2:thebb_atax_B2\|atax_bb_B2_stall_region:thebb_atax_B2_stall_region\|atax_i_sfc_s_c0_in_for_body_s_c0_enter8615_atax1:thei_sfc_s_c0_in_for_body_ataxs_c0_enter8615_atax1_aunroll_x\|atax_i_sfc_logic_s_c0_in_for_body_s_c0_enter8615_atax0:thei_sfc_logic_s_c0_in_for_body_ataxs_c0_enter8615_atax0_aunroll_x\|atax_i_llvm_fpga_push_i6_fpga_indvars_iv10_push10_0:thei_llvm_fpga_push_i6_fpga_indvars_iv10_push10_atax9 " "Elaborating entity \"atax_i_llvm_fpga_push_i6_fpga_indvars_iv10_push10_0\" for hierarchy \"atax:atax_inst\|atax_internal:atax_internal_inst\|atax_function_wrapper:atax_internal\|atax_function:theatax_function\|atax_bb_B2:thebb_atax_B2\|atax_bb_B2_stall_region:thebb_atax_B2_stall_region\|atax_i_sfc_s_c0_in_for_body_s_c0_enter8615_atax1:thei_sfc_s_c0_in_for_body_ataxs_c0_enter8615_atax1_aunroll_x\|atax_i_sfc_logic_s_c0_in_for_body_s_c0_enter8615_atax0:thei_sfc_logic_s_c0_in_for_body_ataxs_c0_enter8615_atax0_aunroll_x\|atax_i_llvm_fpga_push_i6_fpga_indvars_iv10_push10_0:thei_llvm_fpga_push_i6_fpga_indvars_iv10_push10_atax9\"" {  } { { "db/ip/atax/submodules/atax_i_sfc_logic_s_c0_in_for_body_s_c0_enter8615_atax0.sv" "thei_llvm_fpga_push_i6_fpga_indvars_iv10_push10_atax9" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/atax/test-fpga.prj/quartus/db/ip/atax/submodules/atax_i_sfc_logic_s_c0_in_for_body_s_c0_enter8615_atax0.sv" 103 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686672396117 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "atax_i_llvm_fpga_pop_i6_fpga_indvars_iv10_pop10_0 atax:atax_inst\|atax_internal:atax_internal_inst\|atax_function_wrapper:atax_internal\|atax_function:theatax_function\|atax_bb_B2:thebb_atax_B2\|atax_bb_B2_stall_region:thebb_atax_B2_stall_region\|atax_i_sfc_s_c0_in_for_body_s_c0_enter8615_atax1:thei_sfc_s_c0_in_for_body_ataxs_c0_enter8615_atax1_aunroll_x\|atax_i_sfc_logic_s_c0_in_for_body_s_c0_enter8615_atax0:thei_sfc_logic_s_c0_in_for_body_ataxs_c0_enter8615_atax0_aunroll_x\|atax_i_llvm_fpga_pop_i6_fpga_indvars_iv10_pop10_0:thei_llvm_fpga_pop_i6_fpga_indvars_iv10_pop10_atax3 " "Elaborating entity \"atax_i_llvm_fpga_pop_i6_fpga_indvars_iv10_pop10_0\" for hierarchy \"atax:atax_inst\|atax_internal:atax_internal_inst\|atax_function_wrapper:atax_internal\|atax_function:theatax_function\|atax_bb_B2:thebb_atax_B2\|atax_bb_B2_stall_region:thebb_atax_B2_stall_region\|atax_i_sfc_s_c0_in_for_body_s_c0_enter8615_atax1:thei_sfc_s_c0_in_for_body_ataxs_c0_enter8615_atax1_aunroll_x\|atax_i_sfc_logic_s_c0_in_for_body_s_c0_enter8615_atax0:thei_sfc_logic_s_c0_in_for_body_ataxs_c0_enter8615_atax0_aunroll_x\|atax_i_llvm_fpga_pop_i6_fpga_indvars_iv10_pop10_0:thei_llvm_fpga_pop_i6_fpga_indvars_iv10_pop10_atax3\"" {  } { { "db/ip/atax/submodules/atax_i_sfc_logic_s_c0_in_for_body_s_c0_enter8615_atax0.sv" "thei_llvm_fpga_pop_i6_fpga_indvars_iv10_pop10_atax3" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/atax/test-fpga.prj/quartus/db/ip/atax/submodules/atax_i_sfc_logic_s_c0_in_for_body_s_c0_enter8615_atax0.sv" 124 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686672396137 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "atax_i_llvm_fpga_push_i1_notexitcond38_0 atax:atax_inst\|atax_internal:atax_internal_inst\|atax_function_wrapper:atax_internal\|atax_function:theatax_function\|atax_bb_B2:thebb_atax_B2\|atax_bb_B2_stall_region:thebb_atax_B2_stall_region\|atax_i_sfc_s_c0_in_for_body_s_c0_enter8615_atax1:thei_sfc_s_c0_in_for_body_ataxs_c0_enter8615_atax1_aunroll_x\|atax_i_sfc_logic_s_c0_in_for_body_s_c0_enter8615_atax0:thei_sfc_logic_s_c0_in_for_body_ataxs_c0_enter8615_atax0_aunroll_x\|atax_i_llvm_fpga_push_i1_notexitcond38_0:thei_llvm_fpga_push_i1_notexitcond38_atax7 " "Elaborating entity \"atax_i_llvm_fpga_push_i1_notexitcond38_0\" for hierarchy \"atax:atax_inst\|atax_internal:atax_internal_inst\|atax_function_wrapper:atax_internal\|atax_function:theatax_function\|atax_bb_B2:thebb_atax_B2\|atax_bb_B2_stall_region:thebb_atax_B2_stall_region\|atax_i_sfc_s_c0_in_for_body_s_c0_enter8615_atax1:thei_sfc_s_c0_in_for_body_ataxs_c0_enter8615_atax1_aunroll_x\|atax_i_sfc_logic_s_c0_in_for_body_s_c0_enter8615_atax0:thei_sfc_logic_s_c0_in_for_body_ataxs_c0_enter8615_atax0_aunroll_x\|atax_i_llvm_fpga_push_i1_notexitcond38_0:thei_llvm_fpga_push_i1_notexitcond38_atax7\"" {  } { { "db/ip/atax/submodules/atax_i_sfc_logic_s_c0_in_for_body_s_c0_enter8615_atax0.sv" "thei_llvm_fpga_push_i1_notexitcond38_atax7" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/atax/test-fpga.prj/quartus/db/ip/atax/submodules/atax_i_sfc_logic_s_c0_in_for_body_s_c0_enter8615_atax0.sv" 155 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686672396153 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "acl_push atax:atax_inst\|atax_internal:atax_internal_inst\|atax_function_wrapper:atax_internal\|atax_function:theatax_function\|atax_bb_B2:thebb_atax_B2\|atax_bb_B2_stall_region:thebb_atax_B2_stall_region\|atax_i_sfc_s_c0_in_for_body_s_c0_enter8615_atax1:thei_sfc_s_c0_in_for_body_ataxs_c0_enter8615_atax1_aunroll_x\|atax_i_sfc_logic_s_c0_in_for_body_s_c0_enter8615_atax0:thei_sfc_logic_s_c0_in_for_body_ataxs_c0_enter8615_atax0_aunroll_x\|atax_i_llvm_fpga_push_i1_notexitcond38_0:thei_llvm_fpga_push_i1_notexitcond38_atax7\|acl_push:thei_llvm_fpga_push_i1_notexitcond38_atax1 " "Elaborating entity \"acl_push\" for hierarchy \"atax:atax_inst\|atax_internal:atax_internal_inst\|atax_function_wrapper:atax_internal\|atax_function:theatax_function\|atax_bb_B2:thebb_atax_B2\|atax_bb_B2_stall_region:thebb_atax_B2_stall_region\|atax_i_sfc_s_c0_in_for_body_s_c0_enter8615_atax1:thei_sfc_s_c0_in_for_body_ataxs_c0_enter8615_atax1_aunroll_x\|atax_i_sfc_logic_s_c0_in_for_body_s_c0_enter8615_atax0:thei_sfc_logic_s_c0_in_for_body_ataxs_c0_enter8615_atax0_aunroll_x\|atax_i_llvm_fpga_push_i1_notexitcond38_0:thei_llvm_fpga_push_i1_notexitcond38_atax7\|acl_push:thei_llvm_fpga_push_i1_notexitcond38_atax1\"" {  } { { "db/ip/atax/submodules/atax_i_llvm_fpga_push_i1_notexitcond38_0.sv" "thei_llvm_fpga_push_i1_notexitcond38_atax1" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/atax/test-fpga.prj/quartus/db/ip/atax/submodules/atax_i_llvm_fpga_push_i1_notexitcond38_0.sv" 121 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686672396163 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "atax_i_llvm_fpga_pipeline_keep_going37_0 atax:atax_inst\|atax_internal:atax_internal_inst\|atax_function_wrapper:atax_internal\|atax_function:theatax_function\|atax_bb_B2:thebb_atax_B2\|atax_bb_B2_stall_region:thebb_atax_B2_stall_region\|atax_i_sfc_s_c0_in_for_body_s_c0_enter8615_atax1:thei_sfc_s_c0_in_for_body_ataxs_c0_enter8615_atax1_aunroll_x\|atax_i_sfc_logic_s_c0_in_for_body_s_c0_enter8615_atax0:thei_sfc_logic_s_c0_in_for_body_ataxs_c0_enter8615_atax0_aunroll_x\|atax_i_llvm_fpga_pipeline_keep_going37_0:thei_llvm_fpga_pipeline_keep_going37_atax2 " "Elaborating entity \"atax_i_llvm_fpga_pipeline_keep_going37_0\" for hierarchy \"atax:atax_inst\|atax_internal:atax_internal_inst\|atax_function_wrapper:atax_internal\|atax_function:theatax_function\|atax_bb_B2:thebb_atax_B2\|atax_bb_B2_stall_region:thebb_atax_B2_stall_region\|atax_i_sfc_s_c0_in_for_body_s_c0_enter8615_atax1:thei_sfc_s_c0_in_for_body_ataxs_c0_enter8615_atax1_aunroll_x\|atax_i_sfc_logic_s_c0_in_for_body_s_c0_enter8615_atax0:thei_sfc_logic_s_c0_in_for_body_ataxs_c0_enter8615_atax0_aunroll_x\|atax_i_llvm_fpga_pipeline_keep_going37_0:thei_llvm_fpga_pipeline_keep_going37_atax2\"" {  } { { "db/ip/atax/submodules/atax_i_sfc_logic_s_c0_in_for_body_s_c0_enter8615_atax0.sv" "thei_llvm_fpga_pipeline_keep_going37_atax2" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/atax/test-fpga.prj/quartus/db/ip/atax/submodules/atax_i_sfc_logic_s_c0_in_for_body_s_c0_enter8615_atax0.sv" 182 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686672396179 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "acl_pipeline atax:atax_inst\|atax_internal:atax_internal_inst\|atax_function_wrapper:atax_internal\|atax_function:theatax_function\|atax_bb_B2:thebb_atax_B2\|atax_bb_B2_stall_region:thebb_atax_B2_stall_region\|atax_i_sfc_s_c0_in_for_body_s_c0_enter8615_atax1:thei_sfc_s_c0_in_for_body_ataxs_c0_enter8615_atax1_aunroll_x\|atax_i_sfc_logic_s_c0_in_for_body_s_c0_enter8615_atax0:thei_sfc_logic_s_c0_in_for_body_ataxs_c0_enter8615_atax0_aunroll_x\|atax_i_llvm_fpga_pipeline_keep_going37_0:thei_llvm_fpga_pipeline_keep_going37_atax2\|acl_pipeline:thei_llvm_fpga_pipeline_keep_going37_atax1 " "Elaborating entity \"acl_pipeline\" for hierarchy \"atax:atax_inst\|atax_internal:atax_internal_inst\|atax_function_wrapper:atax_internal\|atax_function:theatax_function\|atax_bb_B2:thebb_atax_B2\|atax_bb_B2_stall_region:thebb_atax_B2_stall_region\|atax_i_sfc_s_c0_in_for_body_s_c0_enter8615_atax1:thei_sfc_s_c0_in_for_body_ataxs_c0_enter8615_atax1_aunroll_x\|atax_i_sfc_logic_s_c0_in_for_body_s_c0_enter8615_atax0:thei_sfc_logic_s_c0_in_for_body_ataxs_c0_enter8615_atax0_aunroll_x\|atax_i_llvm_fpga_pipeline_keep_going37_0:thei_llvm_fpga_pipeline_keep_going37_atax2\|acl_pipeline:thei_llvm_fpga_pipeline_keep_going37_atax1\"" {  } { { "db/ip/atax/submodules/atax_i_llvm_fpga_pipeline_keep_going37_0.sv" "thei_llvm_fpga_pipeline_keep_going37_atax1" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/atax/test-fpga.prj/quartus/db/ip/atax/submodules/atax_i_llvm_fpga_pipeline_keep_going37_0.sv" 128 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686672396192 ""}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "ecc_err_status acl_pipeline.v(60) " "Output port \"ecc_err_status\" at acl_pipeline.v(60) has no driver" {  } { { "db/ip/atax/submodules/acl_pipeline.v" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/atax/test-fpga.prj/quartus/db/ip/atax/submodules/acl_pipeline.v" 60 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1686672396194 "|quartus_compile|atax:atax_inst|atax_internal:atax_internal_inst|atax_function_wrapper:atax_internal|atax_function:theatax_function|atax_bb_B2:thebb_atax_B2|atax_bb_B2_stall_region:thebb_atax_B2_stall_region|atax_i_sfc_s_c0_in_for_body_s_c0_enter8615_atax1:thei_sfc_s_c0_in_for_body_ataxs_c0_enter8615_atax1_aunroll_x|atax_i_sfc_logic_s_c0_in_for_body_s_c0_enter8615_atax0:thei_sfc_logic_s_c0_in_for_body_ataxs_c0_enter8615_atax0_aunroll_x|atax_i_llvm_fpga_pipeline_keep_going37_0:thei_llvm_fpga_pipeline_keep_going37_atax2|acl_pipeline:thei_llvm_fpga_pipeline_keep_going37_atax1"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "data_out acl_pipeline.v(58) " "Output port \"data_out\" at acl_pipeline.v(58) has no driver" {  } { { "db/ip/atax/submodules/acl_pipeline.v" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/atax/test-fpga.prj/quartus/db/ip/atax/submodules/acl_pipeline.v" 58 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1686672396194 "|quartus_compile|atax:atax_inst|atax_internal:atax_internal_inst|atax_function_wrapper:atax_internal|atax_function:theatax_function|atax_bb_B2:thebb_atax_B2|atax_bb_B2_stall_region:thebb_atax_B2_stall_region|atax_i_sfc_s_c0_in_for_body_s_c0_enter8615_atax1:thei_sfc_s_c0_in_for_body_ataxs_c0_enter8615_atax1_aunroll_x|atax_i_sfc_logic_s_c0_in_for_body_s_c0_enter8615_atax0:thei_sfc_logic_s_c0_in_for_body_ataxs_c0_enter8615_atax0_aunroll_x|atax_i_llvm_fpga_pipeline_keep_going37_0:thei_llvm_fpga_pipeline_keep_going37_atax2|acl_pipeline:thei_llvm_fpga_pipeline_keep_going37_atax1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "acl_staging_reg atax:atax_inst\|atax_internal:atax_internal_inst\|atax_function_wrapper:atax_internal\|atax_function:theatax_function\|atax_bb_B2:thebb_atax_B2\|atax_bb_B2_stall_region:thebb_atax_B2_stall_region\|atax_i_sfc_s_c0_in_for_body_s_c0_enter8615_atax1:thei_sfc_s_c0_in_for_body_ataxs_c0_enter8615_atax1_aunroll_x\|atax_i_sfc_logic_s_c0_in_for_body_s_c0_enter8615_atax0:thei_sfc_logic_s_c0_in_for_body_ataxs_c0_enter8615_atax0_aunroll_x\|atax_i_llvm_fpga_pipeline_keep_going37_0:thei_llvm_fpga_pipeline_keep_going37_atax2\|acl_pipeline:thei_llvm_fpga_pipeline_keep_going37_atax1\|acl_staging_reg:asr " "Elaborating entity \"acl_staging_reg\" for hierarchy \"atax:atax_inst\|atax_internal:atax_internal_inst\|atax_function_wrapper:atax_internal\|atax_function:theatax_function\|atax_bb_B2:thebb_atax_B2\|atax_bb_B2_stall_region:thebb_atax_B2_stall_region\|atax_i_sfc_s_c0_in_for_body_s_c0_enter8615_atax1:thei_sfc_s_c0_in_for_body_ataxs_c0_enter8615_atax1_aunroll_x\|atax_i_sfc_logic_s_c0_in_for_body_s_c0_enter8615_atax0:thei_sfc_logic_s_c0_in_for_body_ataxs_c0_enter8615_atax0_aunroll_x\|atax_i_llvm_fpga_pipeline_keep_going37_0:thei_llvm_fpga_pipeline_keep_going37_atax2\|acl_pipeline:thei_llvm_fpga_pipeline_keep_going37_atax1\|acl_staging_reg:asr\"" {  } { { "db/ip/atax/submodules/acl_pipeline.v" "asr" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/atax/test-fpga.prj/quartus/db/ip/atax/submodules/acl_pipeline.v" 185 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686672396203 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "atax_i_llvm_fpga_sfc_exit_s_c0_out_for_body_s_c0_exit88_atax0 atax:atax_inst\|atax_internal:atax_internal_inst\|atax_function_wrapper:atax_internal\|atax_function:theatax_function\|atax_bb_B2:thebb_atax_B2\|atax_bb_B2_stall_region:thebb_atax_B2_stall_region\|atax_i_sfc_s_c0_in_for_body_s_c0_enter8615_atax1:thei_sfc_s_c0_in_for_body_ataxs_c0_enter8615_atax1_aunroll_x\|atax_i_llvm_fpga_sfc_exit_s_c0_out_for_body_s_c0_exit88_atax0:thei_llvm_fpga_sfc_exit_s_c0_out_for_body_ataxs_c0_exit88_atax1_aunroll_x " "Elaborating entity \"atax_i_llvm_fpga_sfc_exit_s_c0_out_for_body_s_c0_exit88_atax0\" for hierarchy \"atax:atax_inst\|atax_internal:atax_internal_inst\|atax_function_wrapper:atax_internal\|atax_function:theatax_function\|atax_bb_B2:thebb_atax_B2\|atax_bb_B2_stall_region:thebb_atax_B2_stall_region\|atax_i_sfc_s_c0_in_for_body_s_c0_enter8615_atax1:thei_sfc_s_c0_in_for_body_ataxs_c0_enter8615_atax1_aunroll_x\|atax_i_llvm_fpga_sfc_exit_s_c0_out_for_body_s_c0_exit88_atax0:thei_llvm_fpga_sfc_exit_s_c0_out_for_body_ataxs_c0_exit88_atax1_aunroll_x\"" {  } { { "db/ip/atax/submodules/atax_i_sfc_s_c0_in_for_body_s_c0_enter8615_atax1.sv" "thei_llvm_fpga_sfc_exit_s_c0_out_for_body_ataxs_c0_exit88_atax1_aunroll_x" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/atax/test-fpga.prj/quartus/db/ip/atax/submodules/atax_i_sfc_s_c0_in_for_body_s_c0_enter8615_atax1.sv" 116 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686672396218 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "acl_enable_sink atax:atax_inst\|atax_internal:atax_internal_inst\|atax_function_wrapper:atax_internal\|atax_function:theatax_function\|atax_bb_B2:thebb_atax_B2\|atax_bb_B2_stall_region:thebb_atax_B2_stall_region\|atax_i_sfc_s_c0_in_for_body_s_c0_enter8615_atax1:thei_sfc_s_c0_in_for_body_ataxs_c0_enter8615_atax1_aunroll_x\|atax_i_llvm_fpga_sfc_exit_s_c0_out_for_body_s_c0_exit88_atax0:thei_llvm_fpga_sfc_exit_s_c0_out_for_body_ataxs_c0_exit88_atax1_aunroll_x\|acl_enable_sink:thei_llvm_fpga_sfc_exit_s_c0_out_for_body_ataxs_c0_exit88_atax1 " "Elaborating entity \"acl_enable_sink\" for hierarchy \"atax:atax_inst\|atax_internal:atax_internal_inst\|atax_function_wrapper:atax_internal\|atax_function:theatax_function\|atax_bb_B2:thebb_atax_B2\|atax_bb_B2_stall_region:thebb_atax_B2_stall_region\|atax_i_sfc_s_c0_in_for_body_s_c0_enter8615_atax1:thei_sfc_s_c0_in_for_body_ataxs_c0_enter8615_atax1_aunroll_x\|atax_i_llvm_fpga_sfc_exit_s_c0_out_for_body_s_c0_exit88_atax0:thei_llvm_fpga_sfc_exit_s_c0_out_for_body_ataxs_c0_exit88_atax1_aunroll_x\|acl_enable_sink:thei_llvm_fpga_sfc_exit_s_c0_out_for_body_ataxs_c0_exit88_atax1\"" {  } { { "db/ip/atax/submodules/atax_i_llvm_fpga_sfc_exit_s_c0_out_for_body_s_c0_exit88_atax0.sv" "thei_llvm_fpga_sfc_exit_s_c0_out_for_body_ataxs_c0_exit88_atax1" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/atax/test-fpga.prj/quartus/db/ip/atax/submodules/atax_i_llvm_fpga_sfc_exit_s_c0_out_for_body_s_c0_exit88_atax0.sv" 134 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686672396229 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "2 1 acl_enable_sink.v(91) " "Verilog HDL assignment warning at acl_enable_sink.v(91): truncated value with size 2 to match size of target (1)" {  } { { "db/ip/atax/submodules/acl_enable_sink.v" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/atax/test-fpga.prj/quartus/db/ip/atax/submodules/acl_enable_sink.v" 91 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1686672396230 "|quartus_compile|atax:atax_inst|atax_internal:atax_internal_inst|atax_function_wrapper:atax_internal|atax_function:theatax_function|atax_bb_B2:thebb_atax_B2|atax_bb_B2_stall_region:thebb_atax_B2_stall_region|atax_i_sfc_s_c0_in_for_body_s_c0_enter8615_atax1:thei_sfc_s_c0_in_for_body_ataxs_c0_enter8615_atax1_aunroll_x|atax_i_llvm_fpga_sfc_exit_s_c0_out_for_body_s_c0_exit88_atax0:thei_llvm_fpga_sfc_exit_s_c0_out_for_body_ataxs_c0_exit88_atax1_aunroll_x|acl_enable_sink:thei_llvm_fpga_sfc_exit_s_c0_out_for_body_ataxs_c0_exit88_atax1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 acl_enable_sink.v(109) " "Verilog HDL assignment warning at acl_enable_sink.v(109): truncated value with size 32 to match size of target (1)" {  } { { "db/ip/atax/submodules/acl_enable_sink.v" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/atax/test-fpga.prj/quartus/db/ip/atax/submodules/acl_enable_sink.v" 109 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1686672396231 "|quartus_compile|atax:atax_inst|atax_internal:atax_internal_inst|atax_function_wrapper:atax_internal|atax_function:theatax_function|atax_bb_B2:thebb_atax_B2|atax_bb_B2_stall_region:thebb_atax_B2_stall_region|atax_i_sfc_s_c0_in_for_body_s_c0_enter8615_atax1:thei_sfc_s_c0_in_for_body_ataxs_c0_enter8615_atax1_aunroll_x|atax_i_llvm_fpga_sfc_exit_s_c0_out_for_body_s_c0_exit88_atax0:thei_llvm_fpga_sfc_exit_s_c0_out_for_body_ataxs_c0_exit88_atax1_aunroll_x|acl_enable_sink:thei_llvm_fpga_sfc_exit_s_c0_out_for_body_ataxs_c0_exit88_atax1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "atax_i_llvm_fpga_pop_i1_memdep_phi_pop12_0 atax:atax_inst\|atax_internal:atax_internal_inst\|atax_function_wrapper:atax_internal\|atax_function:theatax_function\|atax_bb_B2:thebb_atax_B2\|atax_bb_B2_stall_region:thebb_atax_B2_stall_region\|atax_i_llvm_fpga_pop_i1_memdep_phi_pop12_0:thei_llvm_fpga_pop_i1_memdep_phi_pop12_atax3 " "Elaborating entity \"atax_i_llvm_fpga_pop_i1_memdep_phi_pop12_0\" for hierarchy \"atax:atax_inst\|atax_internal:atax_internal_inst\|atax_function_wrapper:atax_internal\|atax_function:theatax_function\|atax_bb_B2:thebb_atax_B2\|atax_bb_B2_stall_region:thebb_atax_B2_stall_region\|atax_i_llvm_fpga_pop_i1_memdep_phi_pop12_0:thei_llvm_fpga_pop_i1_memdep_phi_pop12_atax3\"" {  } { { "db/ip/atax/submodules/atax_bb_b2_stall_region.sv" "thei_llvm_fpga_pop_i1_memdep_phi_pop12_atax3" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/atax/test-fpga.prj/quartus/db/ip/atax/submodules/atax_bb_b2_stall_region.sv" 717 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686672396242 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "atax_i_llvm_fpga_pop_i1_memdep_phi_pop12_3_reg atax:atax_inst\|atax_internal:atax_internal_inst\|atax_function_wrapper:atax_internal\|atax_function:theatax_function\|atax_bb_B2:thebb_atax_B2\|atax_bb_B2_stall_region:thebb_atax_B2_stall_region\|atax_i_llvm_fpga_pop_i1_memdep_phi_pop12_0:thei_llvm_fpga_pop_i1_memdep_phi_pop12_atax3\|atax_i_llvm_fpga_pop_i1_memdep_phi_pop12_3_reg:thei_llvm_fpga_pop_i1_memdep_phi_pop12_atax3_reg " "Elaborating entity \"atax_i_llvm_fpga_pop_i1_memdep_phi_pop12_3_reg\" for hierarchy \"atax:atax_inst\|atax_internal:atax_internal_inst\|atax_function_wrapper:atax_internal\|atax_function:theatax_function\|atax_bb_B2:thebb_atax_B2\|atax_bb_B2_stall_region:thebb_atax_B2_stall_region\|atax_i_llvm_fpga_pop_i1_memdep_phi_pop12_0:thei_llvm_fpga_pop_i1_memdep_phi_pop12_atax3\|atax_i_llvm_fpga_pop_i1_memdep_phi_pop12_3_reg:thei_llvm_fpga_pop_i1_memdep_phi_pop12_atax3_reg\"" {  } { { "db/ip/atax/submodules/atax_i_llvm_fpga_pop_i1_memdep_phi_pop12_0.sv" "thei_llvm_fpga_pop_i1_memdep_phi_pop12_atax3_reg" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/atax/test-fpga.prj/quartus/db/ip/atax/submodules/atax_i_llvm_fpga_pop_i1_memdep_phi_pop12_0.sv" 136 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686672396269 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "acl_data_fifo atax:atax_inst\|atax_internal:atax_internal_inst\|atax_function_wrapper:atax_internal\|atax_function:theatax_function\|atax_bb_B2:thebb_atax_B2\|atax_bb_B2_stall_region:thebb_atax_B2_stall_region\|acl_data_fifo:thecoalesced_delay_1_fifo " "Elaborating entity \"acl_data_fifo\" for hierarchy \"atax:atax_inst\|atax_internal:atax_internal_inst\|atax_function_wrapper:atax_internal\|atax_function:theatax_function\|atax_bb_B2:thebb_atax_B2\|atax_bb_B2_stall_region:thebb_atax_B2_stall_region\|acl_data_fifo:thecoalesced_delay_1_fifo\"" {  } { { "db/ip/atax/submodules/atax_bb_b2_stall_region.sv" "thecoalesced_delay_1_fifo" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/atax/test-fpga.prj/quartus/db/ip/atax/submodules/atax_bb_b2_stall_region.sv" 778 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686672396280 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "acl_fifo atax:atax_inst\|atax_internal:atax_internal_inst\|atax_function_wrapper:atax_internal\|atax_function:theatax_function\|atax_bb_B2:thebb_atax_B2\|atax_bb_B2_stall_region:thebb_atax_B2_stall_region\|acl_data_fifo:thecoalesced_delay_1_fifo\|acl_fifo:fifo " "Elaborating entity \"acl_fifo\" for hierarchy \"atax:atax_inst\|atax_internal:atax_internal_inst\|atax_function_wrapper:atax_internal\|atax_function:theatax_function\|atax_bb_B2:thebb_atax_B2\|atax_bb_B2_stall_region:thebb_atax_B2_stall_region\|acl_data_fifo:thecoalesced_delay_1_fifo\|acl_fifo:fifo\"" {  } { { "db/ip/atax/submodules/acl_data_fifo.v" "fifo" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/atax/test-fpga.prj/quartus/db/ip/atax/submodules/acl_data_fifo.v" 136 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686672396293 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hld_fifo atax:atax_inst\|atax_internal:atax_internal_inst\|atax_function_wrapper:atax_internal\|atax_function:theatax_function\|atax_bb_B2:thebb_atax_B2\|atax_bb_B2_stall_region:thebb_atax_B2_stall_region\|acl_data_fifo:thecoalesced_delay_1_fifo\|acl_fifo:fifo\|hld_fifo:hld_fifo_inst " "Elaborating entity \"hld_fifo\" for hierarchy \"atax:atax_inst\|atax_internal:atax_internal_inst\|atax_function_wrapper:atax_internal\|atax_function:theatax_function\|atax_bb_B2:thebb_atax_B2\|atax_bb_B2_stall_region:thebb_atax_B2_stall_region\|acl_data_fifo:thecoalesced_delay_1_fifo\|acl_fifo:fifo\|hld_fifo:hld_fifo_inst\"" {  } { { "db/ip/atax/submodules/acl_fifo.v" "hld_fifo_inst" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/atax/test-fpga.prj/quartus/db/ip/atax/submodules/acl_fifo.v" 289 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686672396313 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 hld_fifo.sv(514) " "Verilog HDL assignment warning at hld_fifo.sv(514): truncated value with size 32 to match size of target (1)" {  } { { "db/ip/atax/submodules/hld_fifo.sv" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/atax/test-fpga.prj/quartus/db/ip/atax/submodules/hld_fifo.sv" 514 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1686672396314 "|quartus_compile|atax:atax_inst|atax_internal:atax_internal_inst|atax_function_wrapper:atax_internal|atax_function:theatax_function|atax_bb_B2:thebb_atax_B2|atax_bb_B2_stall_region:thebb_atax_B2_stall_region|acl_data_fifo:thecoalesced_delay_1_fifo|acl_fifo:fifo|hld_fifo:hld_fifo_inst"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "acl_mid_speed_fifo atax:atax_inst\|atax_internal:atax_internal_inst\|atax_function_wrapper:atax_internal\|atax_function:theatax_function\|atax_bb_B2:thebb_atax_B2\|atax_bb_B2_stall_region:thebb_atax_B2_stall_region\|acl_data_fifo:thecoalesced_delay_1_fifo\|acl_fifo:fifo\|hld_fifo:hld_fifo_inst\|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst " "Elaborating entity \"acl_mid_speed_fifo\" for hierarchy \"atax:atax_inst\|atax_internal:atax_internal_inst\|atax_function_wrapper:atax_internal\|atax_function:theatax_function\|atax_bb_B2:thebb_atax_B2\|atax_bb_B2_stall_region:thebb_atax_B2_stall_region\|acl_data_fifo:thecoalesced_delay_1_fifo\|acl_fifo:fifo\|hld_fifo:hld_fifo_inst\|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst\"" {  } { { "db/ip/atax/submodules/hld_fifo.sv" "ms.acl_mid_speed_fifo_inst" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/atax/test-fpga.prj/quartus/db/ip/atax/submodules/hld_fifo.sv" 894 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686672396332 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 acl_mid_speed_fifo.sv(174) " "Verilog HDL assignment warning at acl_mid_speed_fifo.sv(174): truncated value with size 32 to match size of target (1)" {  } { { "db/ip/atax/submodules/acl_mid_speed_fifo.sv" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/atax/test-fpga.prj/quartus/db/ip/atax/submodules/acl_mid_speed_fifo.sv" 174 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1686672396334 "|quartus_compile|atax:atax_inst|atax_internal:atax_internal_inst|atax_function_wrapper:atax_internal|atax_function:theatax_function|atax_bb_B2:thebb_atax_B2|atax_bb_B2_stall_region:thebb_atax_B2_stall_region|acl_data_fifo:thecoalesced_delay_1_fifo|acl_fifo:fifo|hld_fifo:hld_fifo_inst|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst"}
{ "Warning" "WCBX_ALTSYNCRAM_ALTSYNCRAM_MRAM_UNAVAILABLE" "" "Device family Cyclone V does not have M20K blocks -- using available memory blocks" {  } { { "db/ip/atax/submodules/acl_mid_speed_fifo.sv" "gen_ram.gen_m20k.altera_syncram" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/atax/test-fpga.prj/quartus/db/ip/atax/submodules/acl_mid_speed_fifo.sv" 497 0 0 } }  } 0 272007 "Warning message" 0 0 "Analysis & Synthesis" 0 -1 1686672396429 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_syncram atax:atax_inst\|atax_internal:atax_internal_inst\|atax_function_wrapper:atax_internal\|atax_function:theatax_function\|atax_bb_B2:thebb_atax_B2\|atax_bb_B2_stall_region:thebb_atax_B2_stall_region\|acl_data_fifo:thecoalesced_delay_1_fifo\|acl_fifo:fifo\|hld_fifo:hld_fifo_inst\|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst\|altera_syncram:gen_ram.gen_m20k.altera_syncram " "Elaborating entity \"altera_syncram\" for hierarchy \"atax:atax_inst\|atax_internal:atax_internal_inst\|atax_function_wrapper:atax_internal\|atax_function:theatax_function\|atax_bb_B2:thebb_atax_B2\|atax_bb_B2_stall_region:thebb_atax_B2_stall_region\|acl_data_fifo:thecoalesced_delay_1_fifo\|acl_fifo:fifo\|hld_fifo:hld_fifo_inst\|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst\|altera_syncram:gen_ram.gen_m20k.altera_syncram\"" {  } { { "db/ip/atax/submodules/acl_mid_speed_fifo.sv" "gen_ram.gen_m20k.altera_syncram" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/atax/test-fpga.prj/quartus/db/ip/atax/submodules/acl_mid_speed_fifo.sv" 497 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686672396443 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "atax:atax_inst\|atax_internal:atax_internal_inst\|atax_function_wrapper:atax_internal\|atax_function:theatax_function\|atax_bb_B2:thebb_atax_B2\|atax_bb_B2_stall_region:thebb_atax_B2_stall_region\|acl_data_fifo:thecoalesced_delay_1_fifo\|acl_fifo:fifo\|hld_fifo:hld_fifo_inst\|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst\|altera_syncram:gen_ram.gen_m20k.altera_syncram " "Elaborated megafunction instantiation \"atax:atax_inst\|atax_internal:atax_internal_inst\|atax_function_wrapper:atax_internal\|atax_function:theatax_function\|atax_bb_B2:thebb_atax_B2\|atax_bb_B2_stall_region:thebb_atax_B2_stall_region\|acl_data_fifo:thecoalesced_delay_1_fifo\|acl_fifo:fifo\|hld_fifo:hld_fifo_inst\|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst\|altera_syncram:gen_ram.gen_m20k.altera_syncram\"" {  } { { "db/ip/atax/submodules/acl_mid_speed_fifo.sv" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/atax/test-fpga.prj/quartus/db/ip/atax/submodules/acl_mid_speed_fifo.sv" 497 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686672396452 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "atax:atax_inst\|atax_internal:atax_internal_inst\|atax_function_wrapper:atax_internal\|atax_function:theatax_function\|atax_bb_B2:thebb_atax_B2\|atax_bb_B2_stall_region:thebb_atax_B2_stall_region\|acl_data_fifo:thecoalesced_delay_1_fifo\|acl_fifo:fifo\|hld_fifo:hld_fifo_inst\|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst\|altera_syncram:gen_ram.gen_m20k.altera_syncram " "Instantiated megafunction \"atax:atax_inst\|atax_internal:atax_internal_inst\|atax_function_wrapper:atax_internal\|atax_function:theatax_function\|atax_bb_B2:thebb_atax_B2\|atax_bb_B2_stall_region:thebb_atax_B2_stall_region\|acl_data_fifo:thecoalesced_delay_1_fifo\|acl_fifo:fifo\|hld_fifo:hld_fifo_inst\|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst\|altera_syncram:gen_ram.gen_m20k.altera_syncram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 64 " "Parameter \"numwords_a\" = \"64\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1686672396452 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 64 " "Parameter \"numwords_b\" = \"64\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1686672396452 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_b CLEAR1 " "Parameter \"address_aclr_b\" = \"CLEAR1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1686672396452 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK1 " "Parameter \"address_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1686672396452 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1686672396452 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_b BYPASS " "Parameter \"clock_enable_input_b\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1686672396452 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_b NORMAL " "Parameter \"clock_enable_output_b\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1686672396452 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "enable_ecc FALSE " "Parameter \"enable_ecc\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1686672396452 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Stratix 10 " "Parameter \"intended_device_family\" = \"Stratix 10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1686672396452 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altera_syncram " "Parameter \"lpm_type\" = \"altera_syncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1686672396452 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode DUAL_PORT " "Parameter \"operation_mode\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1686672396452 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_b NONE " "Parameter \"outdata_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1686672396452 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_sclr_b NONE " "Parameter \"outdata_sclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1686672396452 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b CLOCK1 " "Parameter \"outdata_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1686672396452 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_uninitialized TRUE " "Parameter \"power_up_uninitialized\" = \"TRUE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1686672396452 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type M20K " "Parameter \"ram_block_type\" = \"M20K\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1686672396452 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1686672396452 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 6 " "Parameter \"widthad_a\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1686672396452 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 6 " "Parameter \"widthad_b\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1686672396452 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 96 " "Parameter \"width_a\" = \"96\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1686672396452 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 96 " "Parameter \"width_b\" = \"96\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1686672396452 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1686672396452 ""}  } { { "db/ip/atax/submodules/acl_mid_speed_fifo.sv" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/atax/test-fpga.prj/quartus/db/ip/atax/submodules/acl_mid_speed_fifo.sv" 497 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1686672396452 ""}
{ "Warning" "WTDFX_ASSERTION" "Device family Cyclone V does not have M20K blocks -- using available memory blocks " "Assertion warning: Device family Cyclone V does not have M20K blocks -- using available memory blocks" {  } { { "db/altera_syncram_0372.tdf" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/atax/test-fpga.prj/quartus/db/altera_syncram_0372.tdf" 52 2 0 } }  } 0 287001 "Assertion warning: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686672396496 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altera_syncram_0372.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altera_syncram_0372.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altera_syncram_0372 " "Found entity 1: altera_syncram_0372" {  } { { "db/altera_syncram_0372.tdf" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/atax/test-fpga.prj/quartus/db/altera_syncram_0372.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686672396497 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686672396497 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_syncram_0372 atax:atax_inst\|atax_internal:atax_internal_inst\|atax_function_wrapper:atax_internal\|atax_function:theatax_function\|atax_bb_B2:thebb_atax_B2\|atax_bb_B2_stall_region:thebb_atax_B2_stall_region\|acl_data_fifo:thecoalesced_delay_1_fifo\|acl_fifo:fifo\|hld_fifo:hld_fifo_inst\|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst\|altera_syncram:gen_ram.gen_m20k.altera_syncram\|altera_syncram_0372:auto_generated " "Elaborating entity \"altera_syncram_0372\" for hierarchy \"atax:atax_inst\|atax_internal:atax_internal_inst\|atax_function_wrapper:atax_internal\|atax_function:theatax_function\|atax_bb_B2:thebb_atax_B2\|atax_bb_B2_stall_region:thebb_atax_B2_stall_region\|acl_data_fifo:thecoalesced_delay_1_fifo\|acl_fifo:fifo\|hld_fifo:hld_fifo_inst\|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst\|altera_syncram:gen_ram.gen_m20k.altera_syncram\|altera_syncram_0372:auto_generated\"" {  } { { "altera_syncram.tdf" "auto_generated" { Text "f:/quartus/quartus/libraries/megafunctions/altera_syncram.tdf" 125 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686672396499 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_b8b4.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_b8b4.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_b8b4 " "Found entity 1: altsyncram_b8b4" {  } { { "db/altsyncram_b8b4.tdf" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/atax/test-fpga.prj/quartus/db/altsyncram_b8b4.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686672396573 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686672396573 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_b8b4 atax:atax_inst\|atax_internal:atax_internal_inst\|atax_function_wrapper:atax_internal\|atax_function:theatax_function\|atax_bb_B2:thebb_atax_B2\|atax_bb_B2_stall_region:thebb_atax_B2_stall_region\|acl_data_fifo:thecoalesced_delay_1_fifo\|acl_fifo:fifo\|hld_fifo:hld_fifo_inst\|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst\|altera_syncram:gen_ram.gen_m20k.altera_syncram\|altera_syncram_0372:auto_generated\|altsyncram_b8b4:altsyncram1 " "Elaborating entity \"altsyncram_b8b4\" for hierarchy \"atax:atax_inst\|atax_internal:atax_internal_inst\|atax_function_wrapper:atax_internal\|atax_function:theatax_function\|atax_bb_B2:thebb_atax_B2\|atax_bb_B2_stall_region:thebb_atax_B2_stall_region\|acl_data_fifo:thecoalesced_delay_1_fifo\|acl_fifo:fifo\|hld_fifo:hld_fifo_inst\|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst\|altera_syncram:gen_ram.gen_m20k.altera_syncram\|altera_syncram_0372:auto_generated\|altsyncram_b8b4:altsyncram1\"" {  } { { "db/altera_syncram_0372.tdf" "altsyncram1" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/atax/test-fpga.prj/quartus/db/altera_syncram_0372.tdf" 39 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686672396576 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "atax_i_llvm_fpga_mem_unnamed_7_atax0 atax:atax_inst\|atax_internal:atax_internal_inst\|atax_function_wrapper:atax_internal\|atax_function:theatax_function\|atax_bb_B2:thebb_atax_B2\|atax_bb_B2_stall_region:thebb_atax_B2_stall_region\|atax_i_llvm_fpga_mem_unnamed_7_atax0:thei_llvm_fpga_mem_unnamed_atax7_atax8 " "Elaborating entity \"atax_i_llvm_fpga_mem_unnamed_7_atax0\" for hierarchy \"atax:atax_inst\|atax_internal:atax_internal_inst\|atax_function_wrapper:atax_internal\|atax_function:theatax_function\|atax_bb_B2:thebb_atax_B2\|atax_bb_B2_stall_region:thebb_atax_B2_stall_region\|atax_i_llvm_fpga_mem_unnamed_7_atax0:thei_llvm_fpga_mem_unnamed_atax7_atax8\"" {  } { { "db/ip/atax/submodules/atax_bb_b2_stall_region.sv" "thei_llvm_fpga_mem_unnamed_atax7_atax8" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/atax/test-fpga.prj/quartus/db/ip/atax/submodules/atax_bb_b2_stall_region.sv" 885 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686672396658 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "atax_readdata_reg_unnamed_7_atax0 atax:atax_inst\|atax_internal:atax_internal_inst\|atax_function_wrapper:atax_internal\|atax_function:theatax_function\|atax_bb_B2:thebb_atax_B2\|atax_bb_B2_stall_region:thebb_atax_B2_stall_region\|atax_i_llvm_fpga_mem_unnamed_7_atax0:thei_llvm_fpga_mem_unnamed_atax7_atax8\|atax_readdata_reg_unnamed_7_atax0:thereaddata_reg_unnamed_atax7_atax0 " "Elaborating entity \"atax_readdata_reg_unnamed_7_atax0\" for hierarchy \"atax:atax_inst\|atax_internal:atax_internal_inst\|atax_function_wrapper:atax_internal\|atax_function:theatax_function\|atax_bb_B2:thebb_atax_B2\|atax_bb_B2_stall_region:thebb_atax_B2_stall_region\|atax_i_llvm_fpga_mem_unnamed_7_atax0:thei_llvm_fpga_mem_unnamed_atax7_atax8\|atax_readdata_reg_unnamed_7_atax0:thereaddata_reg_unnamed_atax7_atax0\"" {  } { { "db/ip/atax/submodules/atax_i_llvm_fpga_mem_unnamed_7_atax0.sv" "thereaddata_reg_unnamed_atax7_atax0" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/atax/test-fpga.prj/quartus/db/ip/atax/submodules/atax_i_llvm_fpga_mem_unnamed_7_atax0.sv" 121 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686672396677 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "atax_bb_B2_sr_1 atax:atax_inst\|atax_internal:atax_internal_inst\|atax_function_wrapper:atax_internal\|atax_function:theatax_function\|atax_bb_B2_sr_1:thebb_atax_B2_sr_1_aunroll_x " "Elaborating entity \"atax_bb_B2_sr_1\" for hierarchy \"atax:atax_inst\|atax_internal:atax_internal_inst\|atax_function_wrapper:atax_internal\|atax_function:theatax_function\|atax_bb_B2_sr_1:thebb_atax_B2_sr_1_aunroll_x\"" {  } { { "db/ip/atax/submodules/atax_function.sv" "thebb_atax_B2_sr_1_aunroll_x" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/atax/test-fpga.prj/quartus/db/ip/atax/submodules/atax_function.sv" 892 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686672396944 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "atax_loop_limiter_0 atax:atax_inst\|atax_internal:atax_internal_inst\|atax_function_wrapper:atax_internal\|atax_function:theatax_function\|atax_loop_limiter_0:theloop_limiter_atax0 " "Elaborating entity \"atax_loop_limiter_0\" for hierarchy \"atax:atax_inst\|atax_internal:atax_internal_inst\|atax_function_wrapper:atax_internal\|atax_function:theatax_function\|atax_loop_limiter_0:theloop_limiter_atax0\"" {  } { { "db/ip/atax/submodules/atax_function.sv" "theloop_limiter_atax0" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/atax/test-fpga.prj/quartus/db/ip/atax/submodules/atax_function.sv" 904 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686672396953 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "acl_loop_limiter atax:atax_inst\|atax_internal:atax_internal_inst\|atax_function_wrapper:atax_internal\|atax_function:theatax_function\|atax_loop_limiter_0:theloop_limiter_atax0\|acl_loop_limiter:thelimiter " "Elaborating entity \"acl_loop_limiter\" for hierarchy \"atax:atax_inst\|atax_internal:atax_internal_inst\|atax_function_wrapper:atax_internal\|atax_function:theatax_function\|atax_loop_limiter_0:theloop_limiter_atax0\|acl_loop_limiter:thelimiter\"" {  } { { "db/ip/atax/submodules/atax_loop_limiter_0.sv" "thelimiter" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/atax/test-fpga.prj/quartus/db/ip/atax/submodules/atax_loop_limiter_0.sv" 75 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686672396963 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 acl_loop_limiter.v(91) " "Verilog HDL assignment warning at acl_loop_limiter.v(91): truncated value with size 32 to match size of target (1)" {  } { { "db/ip/atax/submodules/acl_loop_limiter.v" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/atax/test-fpga.prj/quartus/db/ip/atax/submodules/acl_loop_limiter.v" 91 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1686672396965 "|quartus_compile|atax:atax_inst|atax_internal:atax_internal_inst|atax_function_wrapper:atax_internal|atax_function:theatax_function|atax_loop_limiter_0:theloop_limiter_atax0|acl_loop_limiter:thelimiter"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 acl_loop_limiter.v(92) " "Verilog HDL assignment warning at acl_loop_limiter.v(92): truncated value with size 32 to match size of target (1)" {  } { { "db/ip/atax/submodules/acl_loop_limiter.v" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/atax/test-fpga.prj/quartus/db/ip/atax/submodules/acl_loop_limiter.v" 92 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1686672396965 "|quartus_compile|atax:atax_inst|atax_internal:atax_internal_inst|atax_function_wrapper:atax_internal|atax_function:theatax_function|atax_loop_limiter_0:theloop_limiter_atax0|acl_loop_limiter:thelimiter"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 acl_loop_limiter.v(122) " "Verilog HDL assignment warning at acl_loop_limiter.v(122): truncated value with size 32 to match size of target (1)" {  } { { "db/ip/atax/submodules/acl_loop_limiter.v" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/atax/test-fpga.prj/quartus/db/ip/atax/submodules/acl_loop_limiter.v" 122 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1686672396965 "|quartus_compile|atax:atax_inst|atax_internal:atax_internal_inst|atax_function_wrapper:atax_internal|atax_function:theatax_function|atax_loop_limiter_0:theloop_limiter_atax0|acl_loop_limiter:thelimiter"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 acl_loop_limiter.v(127) " "Verilog HDL assignment warning at acl_loop_limiter.v(127): truncated value with size 32 to match size of target (1)" {  } { { "db/ip/atax/submodules/acl_loop_limiter.v" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/atax/test-fpga.prj/quartus/db/ip/atax/submodules/acl_loop_limiter.v" 127 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1686672396965 "|quartus_compile|atax:atax_inst|atax_internal:atax_internal_inst|atax_function_wrapper:atax_internal|atax_function:theatax_function|atax_loop_limiter_0:theloop_limiter_atax0|acl_loop_limiter:thelimiter"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "atax_i_llvm_fpga_pipeline_keep_going41_1_sr atax:atax_inst\|atax_internal:atax_internal_inst\|atax_function_wrapper:atax_internal\|atax_function:theatax_function\|atax_i_llvm_fpga_pipeline_keep_going41_1_sr:thei_llvm_fpga_pipeline_keep_going41_atax1_sr " "Elaborating entity \"atax_i_llvm_fpga_pipeline_keep_going41_1_sr\" for hierarchy \"atax:atax_inst\|atax_internal:atax_internal_inst\|atax_function_wrapper:atax_internal\|atax_function:theatax_function\|atax_i_llvm_fpga_pipeline_keep_going41_1_sr:thei_llvm_fpga_pipeline_keep_going41_atax1_sr\"" {  } { { "db/ip/atax/submodules/atax_function.sv" "thei_llvm_fpga_pipeline_keep_going41_atax1_sr" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/atax/test-fpga.prj/quartus/db/ip/atax/submodules/atax_function.sv" 916 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686672396976 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "atax_bb_B1_start atax:atax_inst\|atax_internal:atax_internal_inst\|atax_function_wrapper:atax_internal\|atax_function:theatax_function\|atax_bb_B1_start:thebb_atax_B1_start " "Elaborating entity \"atax_bb_B1_start\" for hierarchy \"atax:atax_inst\|atax_internal:atax_internal_inst\|atax_function_wrapper:atax_internal\|atax_function:theatax_function\|atax_bb_B1_start:thebb_atax_B1_start\"" {  } { { "db/ip/atax/submodules/atax_function.sv" "thebb_atax_B1_start" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/atax/test-fpga.prj/quartus/db/ip/atax/submodules/atax_function.sv" 945 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686672396987 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "atax_B1_start_merge atax:atax_inst\|atax_internal:atax_internal_inst\|atax_function_wrapper:atax_internal\|atax_function:theatax_function\|atax_bb_B1_start:thebb_atax_B1_start\|atax_B1_start_merge:theatax_B1_start_merge " "Elaborating entity \"atax_B1_start_merge\" for hierarchy \"atax:atax_inst\|atax_internal:atax_internal_inst\|atax_function_wrapper:atax_internal\|atax_function:theatax_function\|atax_bb_B1_start:thebb_atax_B1_start\|atax_B1_start_merge:theatax_B1_start_merge\"" {  } { { "db/ip/atax/submodules/atax_bb_b1_start.sv" "theatax_B1_start_merge" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/atax/test-fpga.prj/quartus/db/ip/atax/submodules/atax_bb_b1_start.sv" 80 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686672397009 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "atax_B1_start_branch atax:atax_inst\|atax_internal:atax_internal_inst\|atax_function_wrapper:atax_internal\|atax_function:theatax_function\|atax_bb_B1_start:thebb_atax_B1_start\|atax_B1_start_branch:theatax_B1_start_branch " "Elaborating entity \"atax_B1_start_branch\" for hierarchy \"atax:atax_inst\|atax_internal:atax_internal_inst\|atax_function_wrapper:atax_internal\|atax_function:theatax_function\|atax_bb_B1_start:thebb_atax_B1_start\|atax_B1_start_branch:theatax_B1_start_branch\"" {  } { { "db/ip/atax/submodules/atax_bb_b1_start.sv" "theatax_B1_start_branch" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/atax/test-fpga.prj/quartus/db/ip/atax/submodules/atax_bb_b1_start.sv" 90 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686672397018 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "atax_bb_B1_start_stall_region atax:atax_inst\|atax_internal:atax_internal_inst\|atax_function_wrapper:atax_internal\|atax_function:theatax_function\|atax_bb_B1_start:thebb_atax_B1_start\|atax_bb_B1_start_stall_region:thebb_atax_B1_start_stall_region " "Elaborating entity \"atax_bb_B1_start_stall_region\" for hierarchy \"atax:atax_inst\|atax_internal:atax_internal_inst\|atax_function_wrapper:atax_internal\|atax_function:theatax_function\|atax_bb_B1_start:thebb_atax_B1_start\|atax_bb_B1_start_stall_region:thebb_atax_B1_start_stall_region\"" {  } { { "db/ip/atax/submodules/atax_bb_b1_start.sv" "thebb_atax_B1_start_stall_region" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/atax/test-fpga.prj/quartus/db/ip/atax/submodules/atax_bb_b1_start.sv" 115 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686672397027 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "atax_B1_start_merge_reg atax:atax_inst\|atax_internal:atax_internal_inst\|atax_function_wrapper:atax_internal\|atax_function:theatax_function\|atax_bb_B1_start:thebb_atax_B1_start\|atax_bb_B1_start_stall_region:thebb_atax_B1_start_stall_region\|atax_B1_start_merge_reg:theatax_B1_start_merge_reg " "Elaborating entity \"atax_B1_start_merge_reg\" for hierarchy \"atax:atax_inst\|atax_internal:atax_internal_inst\|atax_function_wrapper:atax_internal\|atax_function:theatax_function\|atax_bb_B1_start:thebb_atax_B1_start\|atax_bb_B1_start_stall_region:thebb_atax_B1_start_stall_region\|atax_B1_start_merge_reg:theatax_B1_start_merge_reg\"" {  } { { "db/ip/atax/submodules/atax_bb_b1_start_stall_region.sv" "theatax_B1_start_merge_reg" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/atax/test-fpga.prj/quartus/db/ip/atax/submodules/atax_bb_b1_start_stall_region.sv" 151 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686672397067 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "atax_i_sfc_s_c0_in_wt_entry_s_c0_enter14_atax0 atax:atax_inst\|atax_internal:atax_internal_inst\|atax_function_wrapper:atax_internal\|atax_function:theatax_function\|atax_bb_B1_start:thebb_atax_B1_start\|atax_bb_B1_start_stall_region:thebb_atax_B1_start_stall_region\|atax_i_sfc_s_c0_in_wt_entry_s_c0_enter14_atax0:thei_sfc_s_c0_in_wt_entry_ataxs_c0_enter14_atax0_aunroll_x " "Elaborating entity \"atax_i_sfc_s_c0_in_wt_entry_s_c0_enter14_atax0\" for hierarchy \"atax:atax_inst\|atax_internal:atax_internal_inst\|atax_function_wrapper:atax_internal\|atax_function:theatax_function\|atax_bb_B1_start:thebb_atax_B1_start\|atax_bb_B1_start_stall_region:thebb_atax_B1_start_stall_region\|atax_i_sfc_s_c0_in_wt_entry_s_c0_enter14_atax0:thei_sfc_s_c0_in_wt_entry_ataxs_c0_enter14_atax0_aunroll_x\"" {  } { { "db/ip/atax/submodules/atax_bb_b1_start_stall_region.sv" "thei_sfc_s_c0_in_wt_entry_ataxs_c0_enter14_atax0_aunroll_x" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/atax/test-fpga.prj/quartus/db/ip/atax/submodules/atax_bb_b1_start_stall_region.sv" 181 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686672397077 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "atax_i_sfc_logic_s_c0_in_wt_entry_s_c0_enter14_atax0 atax:atax_inst\|atax_internal:atax_internal_inst\|atax_function_wrapper:atax_internal\|atax_function:theatax_function\|atax_bb_B1_start:thebb_atax_B1_start\|atax_bb_B1_start_stall_region:thebb_atax_B1_start_stall_region\|atax_i_sfc_s_c0_in_wt_entry_s_c0_enter14_atax0:thei_sfc_s_c0_in_wt_entry_ataxs_c0_enter14_atax0_aunroll_x\|atax_i_sfc_logic_s_c0_in_wt_entry_s_c0_enter14_atax0:thei_sfc_logic_s_c0_in_wt_entry_ataxs_c0_enter14_atax0_aunroll_x " "Elaborating entity \"atax_i_sfc_logic_s_c0_in_wt_entry_s_c0_enter14_atax0\" for hierarchy \"atax:atax_inst\|atax_internal:atax_internal_inst\|atax_function_wrapper:atax_internal\|atax_function:theatax_function\|atax_bb_B1_start:thebb_atax_B1_start\|atax_bb_B1_start_stall_region:thebb_atax_B1_start_stall_region\|atax_i_sfc_s_c0_in_wt_entry_s_c0_enter14_atax0:thei_sfc_s_c0_in_wt_entry_ataxs_c0_enter14_atax0_aunroll_x\|atax_i_sfc_logic_s_c0_in_wt_entry_s_c0_enter14_atax0:thei_sfc_logic_s_c0_in_wt_entry_ataxs_c0_enter14_atax0_aunroll_x\"" {  } { { "db/ip/atax/submodules/atax_i_sfc_s_c0_in_wt_entry_s_c0_enter14_atax0.sv" "thei_sfc_logic_s_c0_in_wt_entry_ataxs_c0_enter14_atax0_aunroll_x" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/atax/test-fpga.prj/quartus/db/ip/atax/submodules/atax_i_sfc_s_c0_in_wt_entry_s_c0_enter14_atax0.sv" 82 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686672397089 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "atax_i_llvm_fpga_pipeline_keep_going41_0 atax:atax_inst\|atax_internal:atax_internal_inst\|atax_function_wrapper:atax_internal\|atax_function:theatax_function\|atax_bb_B1_start:thebb_atax_B1_start\|atax_bb_B1_start_stall_region:thebb_atax_B1_start_stall_region\|atax_i_sfc_s_c0_in_wt_entry_s_c0_enter14_atax0:thei_sfc_s_c0_in_wt_entry_ataxs_c0_enter14_atax0_aunroll_x\|atax_i_sfc_logic_s_c0_in_wt_entry_s_c0_enter14_atax0:thei_sfc_logic_s_c0_in_wt_entry_ataxs_c0_enter14_atax0_aunroll_x\|atax_i_llvm_fpga_pipeline_keep_going41_0:thei_llvm_fpga_pipeline_keep_going41_atax1 " "Elaborating entity \"atax_i_llvm_fpga_pipeline_keep_going41_0\" for hierarchy \"atax:atax_inst\|atax_internal:atax_internal_inst\|atax_function_wrapper:atax_internal\|atax_function:theatax_function\|atax_bb_B1_start:thebb_atax_B1_start\|atax_bb_B1_start_stall_region:thebb_atax_B1_start_stall_region\|atax_i_sfc_s_c0_in_wt_entry_s_c0_enter14_atax0:thei_sfc_s_c0_in_wt_entry_ataxs_c0_enter14_atax0_aunroll_x\|atax_i_sfc_logic_s_c0_in_wt_entry_s_c0_enter14_atax0:thei_sfc_logic_s_c0_in_wt_entry_ataxs_c0_enter14_atax0_aunroll_x\|atax_i_llvm_fpga_pipeline_keep_going41_0:thei_llvm_fpga_pipeline_keep_going41_atax1\"" {  } { { "db/ip/atax/submodules/atax_i_sfc_logic_s_c0_in_wt_entry_s_c0_enter14_atax0.sv" "thei_llvm_fpga_pipeline_keep_going41_atax1" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/atax/test-fpga.prj/quartus/db/ip/atax/submodules/atax_i_sfc_logic_s_c0_in_wt_entry_s_c0_enter14_atax0.sv" 78 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686672397099 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "atax_i_llvm_fpga_push_i1_notexitcond42_0 atax:atax_inst\|atax_internal:atax_internal_inst\|atax_function_wrapper:atax_internal\|atax_function:theatax_function\|atax_bb_B1_start:thebb_atax_B1_start\|atax_bb_B1_start_stall_region:thebb_atax_B1_start_stall_region\|atax_i_sfc_s_c0_in_wt_entry_s_c0_enter14_atax0:thei_sfc_s_c0_in_wt_entry_ataxs_c0_enter14_atax0_aunroll_x\|atax_i_sfc_logic_s_c0_in_wt_entry_s_c0_enter14_atax0:thei_sfc_logic_s_c0_in_wt_entry_ataxs_c0_enter14_atax0_aunroll_x\|atax_i_llvm_fpga_push_i1_notexitcond42_0:thei_llvm_fpga_push_i1_notexitcond42_atax2 " "Elaborating entity \"atax_i_llvm_fpga_push_i1_notexitcond42_0\" for hierarchy \"atax:atax_inst\|atax_internal:atax_internal_inst\|atax_function_wrapper:atax_internal\|atax_function:theatax_function\|atax_bb_B1_start:thebb_atax_B1_start\|atax_bb_B1_start_stall_region:thebb_atax_B1_start_stall_region\|atax_i_sfc_s_c0_in_wt_entry_s_c0_enter14_atax0:thei_sfc_s_c0_in_wt_entry_ataxs_c0_enter14_atax0_aunroll_x\|atax_i_sfc_logic_s_c0_in_wt_entry_s_c0_enter14_atax0:thei_sfc_logic_s_c0_in_wt_entry_ataxs_c0_enter14_atax0_aunroll_x\|atax_i_llvm_fpga_push_i1_notexitcond42_0:thei_llvm_fpga_push_i1_notexitcond42_atax2\"" {  } { { "db/ip/atax/submodules/atax_i_sfc_logic_s_c0_in_wt_entry_s_c0_enter14_atax0.sv" "thei_llvm_fpga_push_i1_notexitcond42_atax2" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/atax/test-fpga.prj/quartus/db/ip/atax/submodules/atax_i_sfc_logic_s_c0_in_wt_entry_s_c0_enter14_atax0.sv" 98 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686672397121 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "atax_i_llvm_fpga_sfc_exit_s_c0_out_wt_entry_s_c0_exit_atax0 atax:atax_inst\|atax_internal:atax_internal_inst\|atax_function_wrapper:atax_internal\|atax_function:theatax_function\|atax_bb_B1_start:thebb_atax_B1_start\|atax_bb_B1_start_stall_region:thebb_atax_B1_start_stall_region\|atax_i_sfc_s_c0_in_wt_entry_s_c0_enter14_atax0:thei_sfc_s_c0_in_wt_entry_ataxs_c0_enter14_atax0_aunroll_x\|atax_i_llvm_fpga_sfc_exit_s_c0_out_wt_entry_s_c0_exit_atax0:thei_llvm_fpga_sfc_exit_s_c0_out_wt_entry_ataxs_c0_exit_atax1_aunroll_x " "Elaborating entity \"atax_i_llvm_fpga_sfc_exit_s_c0_out_wt_entry_s_c0_exit_atax0\" for hierarchy \"atax:atax_inst\|atax_internal:atax_internal_inst\|atax_function_wrapper:atax_internal\|atax_function:theatax_function\|atax_bb_B1_start:thebb_atax_B1_start\|atax_bb_B1_start_stall_region:thebb_atax_B1_start_stall_region\|atax_i_sfc_s_c0_in_wt_entry_s_c0_enter14_atax0:thei_sfc_s_c0_in_wt_entry_ataxs_c0_enter14_atax0_aunroll_x\|atax_i_llvm_fpga_sfc_exit_s_c0_out_wt_entry_s_c0_exit_atax0:thei_llvm_fpga_sfc_exit_s_c0_out_wt_entry_ataxs_c0_exit_atax1_aunroll_x\"" {  } { { "db/ip/atax/submodules/atax_i_sfc_s_c0_in_wt_entry_s_c0_enter14_atax0.sv" "thei_llvm_fpga_sfc_exit_s_c0_out_wt_entry_ataxs_c0_exit_atax1_aunroll_x" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/atax/test-fpga.prj/quartus/db/ip/atax/submodules/atax_i_sfc_s_c0_in_wt_entry_s_c0_enter14_atax0.sv" 101 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686672397137 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "acl_enable_sink atax:atax_inst\|atax_internal:atax_internal_inst\|atax_function_wrapper:atax_internal\|atax_function:theatax_function\|atax_bb_B1_start:thebb_atax_B1_start\|atax_bb_B1_start_stall_region:thebb_atax_B1_start_stall_region\|atax_i_sfc_s_c0_in_wt_entry_s_c0_enter14_atax0:thei_sfc_s_c0_in_wt_entry_ataxs_c0_enter14_atax0_aunroll_x\|atax_i_llvm_fpga_sfc_exit_s_c0_out_wt_entry_s_c0_exit_atax0:thei_llvm_fpga_sfc_exit_s_c0_out_wt_entry_ataxs_c0_exit_atax1_aunroll_x\|acl_enable_sink:thei_llvm_fpga_sfc_exit_s_c0_out_wt_entry_ataxs_c0_exit_atax1 " "Elaborating entity \"acl_enable_sink\" for hierarchy \"atax:atax_inst\|atax_internal:atax_internal_inst\|atax_function_wrapper:atax_internal\|atax_function:theatax_function\|atax_bb_B1_start:thebb_atax_B1_start\|atax_bb_B1_start_stall_region:thebb_atax_B1_start_stall_region\|atax_i_sfc_s_c0_in_wt_entry_s_c0_enter14_atax0:thei_sfc_s_c0_in_wt_entry_ataxs_c0_enter14_atax0_aunroll_x\|atax_i_llvm_fpga_sfc_exit_s_c0_out_wt_entry_s_c0_exit_atax0:thei_llvm_fpga_sfc_exit_s_c0_out_wt_entry_ataxs_c0_exit_atax1_aunroll_x\|acl_enable_sink:thei_llvm_fpga_sfc_exit_s_c0_out_wt_entry_ataxs_c0_exit_atax1\"" {  } { { "db/ip/atax/submodules/atax_i_llvm_fpga_sfc_exit_s_c0_out_wt_entry_s_c0_exit_atax0.sv" "thei_llvm_fpga_sfc_exit_s_c0_out_wt_entry_ataxs_c0_exit_atax1" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/atax/test-fpga.prj/quartus/db/ip/atax/submodules/atax_i_llvm_fpga_sfc_exit_s_c0_out_wt_entry_s_c0_exit_atax0.sv" 120 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686672397147 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "2 1 acl_enable_sink.v(91) " "Verilog HDL assignment warning at acl_enable_sink.v(91): truncated value with size 2 to match size of target (1)" {  } { { "db/ip/atax/submodules/acl_enable_sink.v" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/atax/test-fpga.prj/quartus/db/ip/atax/submodules/acl_enable_sink.v" 91 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1686672397148 "|quartus_compile|atax:atax_inst|atax_internal:atax_internal_inst|atax_function_wrapper:atax_internal|atax_function:theatax_function|atax_bb_B1_start:thebb_atax_B1_start|atax_bb_B1_start_stall_region:thebb_atax_B1_start_stall_region|atax_i_sfc_s_c0_in_wt_entry_s_c0_enter14_atax0:thei_sfc_s_c0_in_wt_entry_ataxs_c0_enter14_atax0_aunroll_x|atax_i_llvm_fpga_sfc_exit_s_c0_out_wt_entry_s_c0_exit_atax0:thei_llvm_fpga_sfc_exit_s_c0_out_wt_entry_ataxs_c0_exit_atax1_aunroll_x|acl_enable_sink:thei_llvm_fpga_sfc_exit_s_c0_out_wt_entry_ataxs_c0_exit_atax1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 acl_enable_sink.v(109) " "Verilog HDL assignment warning at acl_enable_sink.v(109): truncated value with size 32 to match size of target (1)" {  } { { "db/ip/atax/submodules/acl_enable_sink.v" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/atax/test-fpga.prj/quartus/db/ip/atax/submodules/acl_enable_sink.v" 109 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1686672397148 "|quartus_compile|atax:atax_inst|atax_internal:atax_internal_inst|atax_function_wrapper:atax_internal|atax_function:theatax_function|atax_bb_B1_start:thebb_atax_B1_start|atax_bb_B1_start_stall_region:thebb_atax_B1_start_stall_region|atax_i_sfc_s_c0_in_wt_entry_s_c0_enter14_atax0:thei_sfc_s_c0_in_wt_entry_ataxs_c0_enter14_atax0_aunroll_x|atax_i_llvm_fpga_sfc_exit_s_c0_out_wt_entry_s_c0_exit_atax0:thei_llvm_fpga_sfc_exit_s_c0_out_wt_entry_ataxs_c0_exit_atax1_aunroll_x|acl_enable_sink:thei_llvm_fpga_sfc_exit_s_c0_out_wt_entry_ataxs_c0_exit_atax1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "atax_i_llvm_fpga_pop_throttle_i1_throttle_pop_0 atax:atax_inst\|atax_internal:atax_internal_inst\|atax_function_wrapper:atax_internal\|atax_function:theatax_function\|atax_bb_B1_start:thebb_atax_B1_start\|atax_bb_B1_start_stall_region:thebb_atax_B1_start_stall_region\|atax_i_llvm_fpga_pop_throttle_i1_throttle_pop_0:thei_llvm_fpga_pop_throttle_i1_throttle_pop_atax1 " "Elaborating entity \"atax_i_llvm_fpga_pop_throttle_i1_throttle_pop_0\" for hierarchy \"atax:atax_inst\|atax_internal:atax_internal_inst\|atax_function_wrapper:atax_internal\|atax_function:theatax_function\|atax_bb_B1_start:thebb_atax_B1_start\|atax_bb_B1_start_stall_region:thebb_atax_B1_start_stall_region\|atax_i_llvm_fpga_pop_throttle_i1_throttle_pop_0:thei_llvm_fpga_pop_throttle_i1_throttle_pop_atax1\"" {  } { { "db/ip/atax/submodules/atax_bb_b1_start_stall_region.sv" "thei_llvm_fpga_pop_throttle_i1_throttle_pop_atax1" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/atax/test-fpga.prj/quartus/db/ip/atax/submodules/atax_bb_b1_start_stall_region.sv" 214 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686672397169 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "atax_i_llvm_fpga_pop_throttle_i1_throttle_pop_1_reg atax:atax_inst\|atax_internal:atax_internal_inst\|atax_function_wrapper:atax_internal\|atax_function:theatax_function\|atax_bb_B1_start:thebb_atax_B1_start\|atax_bb_B1_start_stall_region:thebb_atax_B1_start_stall_region\|atax_i_llvm_fpga_pop_throttle_i1_throttle_pop_0:thei_llvm_fpga_pop_throttle_i1_throttle_pop_atax1\|atax_i_llvm_fpga_pop_throttle_i1_throttle_pop_1_reg:thei_llvm_fpga_pop_throttle_i1_throttle_pop_atax1_reg " "Elaborating entity \"atax_i_llvm_fpga_pop_throttle_i1_throttle_pop_1_reg\" for hierarchy \"atax:atax_inst\|atax_internal:atax_internal_inst\|atax_function_wrapper:atax_internal\|atax_function:theatax_function\|atax_bb_B1_start:thebb_atax_B1_start\|atax_bb_B1_start_stall_region:thebb_atax_B1_start_stall_region\|atax_i_llvm_fpga_pop_throttle_i1_throttle_pop_0:thei_llvm_fpga_pop_throttle_i1_throttle_pop_atax1\|atax_i_llvm_fpga_pop_throttle_i1_throttle_pop_1_reg:thei_llvm_fpga_pop_throttle_i1_throttle_pop_atax1_reg\"" {  } { { "db/ip/atax/submodules/atax_i_llvm_fpga_pop_throttle_i1_throttle_pop_0.sv" "thei_llvm_fpga_pop_throttle_i1_throttle_pop_atax1_reg" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/atax/test-fpga.prj/quartus/db/ip/atax/submodules/atax_i_llvm_fpga_pop_throttle_i1_throttle_pop_0.sv" 136 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686672397184 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "atax_i_llvm_fpga_ffwd_source_p1025s_clas0000osts_unnamed_3_atax0 atax:atax_inst\|atax_internal:atax_internal_inst\|atax_function_wrapper:atax_internal\|atax_function:theatax_function\|atax_bb_B1_start:thebb_atax_B1_start\|atax_bb_B1_start_stall_region:thebb_atax_B1_start_stall_region\|atax_i_llvm_fpga_ffwd_source_p1025s_clas0000osts_unnamed_3_atax0:thei_llvm_fpga_ffwd_source_p1025s_class_ihc_mm_hosts_unnamed_atax3_atax4 " "Elaborating entity \"atax_i_llvm_fpga_ffwd_source_p1025s_clas0000osts_unnamed_3_atax0\" for hierarchy \"atax:atax_inst\|atax_internal:atax_internal_inst\|atax_function_wrapper:atax_internal\|atax_function:theatax_function\|atax_bb_B1_start:thebb_atax_B1_start\|atax_bb_B1_start_stall_region:thebb_atax_B1_start_stall_region\|atax_i_llvm_fpga_ffwd_source_p1025s_clas0000osts_unnamed_3_atax0:thei_llvm_fpga_ffwd_source_p1025s_class_ihc_mm_hosts_unnamed_atax3_atax4\"" {  } { { "db/ip/atax/submodules/atax_bb_b1_start_stall_region.sv" "thei_llvm_fpga_ffwd_source_p1025s_class_ihc_mm_hosts_unnamed_atax3_atax4" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/atax/test-fpga.prj/quartus/db/ip/atax/submodules/atax_bb_b1_start_stall_region.sv" 258 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686672397193 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "acl_ffwdsrc atax:atax_inst\|atax_internal:atax_internal_inst\|atax_function_wrapper:atax_internal\|atax_function:theatax_function\|atax_bb_B1_start:thebb_atax_B1_start\|atax_bb_B1_start_stall_region:thebb_atax_B1_start_stall_region\|atax_i_llvm_fpga_ffwd_source_p1025s_clas0000osts_unnamed_3_atax0:thei_llvm_fpga_ffwd_source_p1025s_class_ihc_mm_hosts_unnamed_atax3_atax4\|acl_ffwdsrc:thei_llvm_fpga_ffwd_source_p1025s_class_ihc_mm_hosts_unnamed_atax3_atax1 " "Elaborating entity \"acl_ffwdsrc\" for hierarchy \"atax:atax_inst\|atax_internal:atax_internal_inst\|atax_function_wrapper:atax_internal\|atax_function:theatax_function\|atax_bb_B1_start:thebb_atax_B1_start\|atax_bb_B1_start_stall_region:thebb_atax_B1_start_stall_region\|atax_i_llvm_fpga_ffwd_source_p1025s_clas0000osts_unnamed_3_atax0:thei_llvm_fpga_ffwd_source_p1025s_class_ihc_mm_hosts_unnamed_atax3_atax4\|acl_ffwdsrc:thei_llvm_fpga_ffwd_source_p1025s_class_ihc_mm_hosts_unnamed_atax3_atax1\"" {  } { { "db/ip/atax/submodules/atax_i_llvm_fpga_ffwd_source_p1025s_clas0000osts_unnamed_3_atax0.sv" "thei_llvm_fpga_ffwd_source_p1025s_class_ihc_mm_hosts_unnamed_atax3_atax1" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/atax/test-fpga.prj/quartus/db/ip/atax/submodules/atax_i_llvm_fpga_ffwd_source_p1025s_clas0000osts_unnamed_3_atax0.sv" 62 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686672397204 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "atax_i_llvm_fpga_ffwd_source_p1025i32_unnamed_6_atax0 atax:atax_inst\|atax_internal:atax_internal_inst\|atax_function_wrapper:atax_internal\|atax_function:theatax_function\|atax_bb_B1_start:thebb_atax_B1_start\|atax_bb_B1_start_stall_region:thebb_atax_B1_start_stall_region\|atax_i_llvm_fpga_ffwd_source_p1025i32_unnamed_6_atax0:thei_llvm_fpga_ffwd_source_p1025i32_unnamed_atax6_atax10 " "Elaborating entity \"atax_i_llvm_fpga_ffwd_source_p1025i32_unnamed_6_atax0\" for hierarchy \"atax:atax_inst\|atax_internal:atax_internal_inst\|atax_function_wrapper:atax_internal\|atax_function:theatax_function\|atax_bb_B1_start:thebb_atax_B1_start\|atax_bb_B1_start_stall_region:thebb_atax_B1_start_stall_region\|atax_i_llvm_fpga_ffwd_source_p1025i32_unnamed_6_atax0:thei_llvm_fpga_ffwd_source_p1025i32_unnamed_atax6_atax10\"" {  } { { "db/ip/atax/submodules/atax_bb_b1_start_stall_region.sv" "thei_llvm_fpga_ffwd_source_p1025i32_unnamed_atax6_atax10" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/atax/test-fpga.prj/quartus/db/ip/atax/submodules/atax_bb_b1_start_stall_region.sv" 274 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686672397221 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "atax_i_llvm_fpga_ffwd_source_p1025i32_unnamed_5_atax0 atax:atax_inst\|atax_internal:atax_internal_inst\|atax_function_wrapper:atax_internal\|atax_function:theatax_function\|atax_bb_B1_start:thebb_atax_B1_start\|atax_bb_B1_start_stall_region:thebb_atax_B1_start_stall_region\|atax_i_llvm_fpga_ffwd_source_p1025i32_unnamed_5_atax0:thei_llvm_fpga_ffwd_source_p1025i32_unnamed_atax5_atax9 " "Elaborating entity \"atax_i_llvm_fpga_ffwd_source_p1025i32_unnamed_5_atax0\" for hierarchy \"atax:atax_inst\|atax_internal:atax_internal_inst\|atax_function_wrapper:atax_internal\|atax_function:theatax_function\|atax_bb_B1_start:thebb_atax_B1_start\|atax_bb_B1_start_stall_region:thebb_atax_B1_start_stall_region\|atax_i_llvm_fpga_ffwd_source_p1025i32_unnamed_5_atax0:thei_llvm_fpga_ffwd_source_p1025i32_unnamed_atax5_atax9\"" {  } { { "db/ip/atax/submodules/atax_bb_b1_start_stall_region.sv" "thei_llvm_fpga_ffwd_source_p1025i32_unnamed_atax5_atax9" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/atax/test-fpga.prj/quartus/db/ip/atax/submodules/atax_bb_b1_start_stall_region.sv" 290 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686672397236 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "acl_ffwdsrc atax:atax_inst\|atax_internal:atax_internal_inst\|atax_function_wrapper:atax_internal\|atax_function:theatax_function\|atax_bb_B1_start:thebb_atax_B1_start\|atax_bb_B1_start_stall_region:thebb_atax_B1_start_stall_region\|atax_i_llvm_fpga_ffwd_source_p1025i32_unnamed_5_atax0:thei_llvm_fpga_ffwd_source_p1025i32_unnamed_atax5_atax9\|acl_ffwdsrc:thei_llvm_fpga_ffwd_source_p1025i32_unnamed_atax5_atax1 " "Elaborating entity \"acl_ffwdsrc\" for hierarchy \"atax:atax_inst\|atax_internal:atax_internal_inst\|atax_function_wrapper:atax_internal\|atax_function:theatax_function\|atax_bb_B1_start:thebb_atax_B1_start\|atax_bb_B1_start_stall_region:thebb_atax_B1_start_stall_region\|atax_i_llvm_fpga_ffwd_source_p1025i32_unnamed_5_atax0:thei_llvm_fpga_ffwd_source_p1025i32_unnamed_atax5_atax9\|acl_ffwdsrc:thei_llvm_fpga_ffwd_source_p1025i32_unnamed_atax5_atax1\"" {  } { { "db/ip/atax/submodules/atax_i_llvm_fpga_ffwd_source_p1025i32_unnamed_5_atax0.sv" "thei_llvm_fpga_ffwd_source_p1025i32_unnamed_atax5_atax1" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/atax/test-fpga.prj/quartus/db/ip/atax/submodules/atax_i_llvm_fpga_ffwd_source_p1025i32_unnamed_5_atax0.sv" 62 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686672397248 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "atax_i_llvm_fpga_ffwd_source_p1025i32_unnamed_4_atax0 atax:atax_inst\|atax_internal:atax_internal_inst\|atax_function_wrapper:atax_internal\|atax_function:theatax_function\|atax_bb_B1_start:thebb_atax_B1_start\|atax_bb_B1_start_stall_region:thebb_atax_B1_start_stall_region\|atax_i_llvm_fpga_ffwd_source_p1025i32_unnamed_4_atax0:thei_llvm_fpga_ffwd_source_p1025i32_unnamed_atax4_atax8 " "Elaborating entity \"atax_i_llvm_fpga_ffwd_source_p1025i32_unnamed_4_atax0\" for hierarchy \"atax:atax_inst\|atax_internal:atax_internal_inst\|atax_function_wrapper:atax_internal\|atax_function:theatax_function\|atax_bb_B1_start:thebb_atax_B1_start\|atax_bb_B1_start_stall_region:thebb_atax_B1_start_stall_region\|atax_i_llvm_fpga_ffwd_source_p1025i32_unnamed_4_atax0:thei_llvm_fpga_ffwd_source_p1025i32_unnamed_atax4_atax8\"" {  } { { "db/ip/atax/submodules/atax_bb_b1_start_stall_region.sv" "thei_llvm_fpga_ffwd_source_p1025i32_unnamed_atax4_atax8" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/atax/test-fpga.prj/quartus/db/ip/atax/submodules/atax_bb_b1_start_stall_region.sv" 306 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686672397259 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "atax_i_iord_bl_call_unnamed_atax2_atax0 atax:atax_inst\|atax_internal:atax_internal_inst\|atax_function_wrapper:atax_internal\|atax_function:theatax_function\|atax_bb_B1_start:thebb_atax_B1_start\|atax_bb_B1_start_stall_region:thebb_atax_B1_start_stall_region\|atax_i_iord_bl_call_unnamed_atax2_atax0:thei_iord_bl_call_atax_unnamed_atax2_atax2_aunroll_x " "Elaborating entity \"atax_i_iord_bl_call_unnamed_atax2_atax0\" for hierarchy \"atax:atax_inst\|atax_internal:atax_internal_inst\|atax_function_wrapper:atax_internal\|atax_function:theatax_function\|atax_bb_B1_start:thebb_atax_B1_start\|atax_bb_B1_start_stall_region:thebb_atax_B1_start_stall_region\|atax_i_iord_bl_call_unnamed_atax2_atax0:thei_iord_bl_call_atax_unnamed_atax2_atax2_aunroll_x\"" {  } { { "db/ip/atax/submodules/atax_bb_b1_start_stall_region.sv" "thei_iord_bl_call_atax_unnamed_atax2_atax2_aunroll_x" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/atax/test-fpga.prj/quartus/db/ip/atax/submodules/atax_bb_b1_start_stall_region.sv" 382 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686672397274 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hld_iord atax:atax_inst\|atax_internal:atax_internal_inst\|atax_function_wrapper:atax_internal\|atax_function:theatax_function\|atax_bb_B1_start:thebb_atax_B1_start\|atax_bb_B1_start_stall_region:thebb_atax_B1_start_stall_region\|atax_i_iord_bl_call_unnamed_atax2_atax0:thei_iord_bl_call_atax_unnamed_atax2_atax2_aunroll_x\|hld_iord:theiord " "Elaborating entity \"hld_iord\" for hierarchy \"atax:atax_inst\|atax_internal:atax_internal_inst\|atax_function_wrapper:atax_internal\|atax_function:theatax_function\|atax_bb_B1_start:thebb_atax_B1_start\|atax_bb_B1_start_stall_region:thebb_atax_B1_start_stall_region\|atax_i_iord_bl_call_unnamed_atax2_atax0:thei_iord_bl_call_atax_unnamed_atax2_atax2_aunroll_x\|hld_iord:theiord\"" {  } { { "db/ip/atax/submodules/atax_i_iord_bl_call_unnamed_atax2_atax0.sv" "theiord" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/atax/test-fpga.prj/quartus/db/ip/atax/submodules/atax_i_iord_bl_call_unnamed_atax2_atax0.sv" 136 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686672397303 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hld_iord_stall_valid atax:atax_inst\|atax_internal:atax_internal_inst\|atax_function_wrapper:atax_internal\|atax_function:theatax_function\|atax_bb_B1_start:thebb_atax_B1_start\|atax_bb_B1_start_stall_region:thebb_atax_B1_start_stall_region\|atax_i_iord_bl_call_unnamed_atax2_atax0:thei_iord_bl_call_atax_unnamed_atax2_atax2_aunroll_x\|hld_iord:theiord\|hld_iord_stall_valid:GEN_STALL_VALID.hld_iord_stall_valid_inst " "Elaborating entity \"hld_iord_stall_valid\" for hierarchy \"atax:atax_inst\|atax_internal:atax_internal_inst\|atax_function_wrapper:atax_internal\|atax_function:theatax_function\|atax_bb_B1_start:thebb_atax_B1_start\|atax_bb_B1_start_stall_region:thebb_atax_B1_start_stall_region\|atax_i_iord_bl_call_unnamed_atax2_atax0:thei_iord_bl_call_atax_unnamed_atax2_atax2_aunroll_x\|hld_iord:theiord\|hld_iord_stall_valid:GEN_STALL_VALID.hld_iord_stall_valid_inst\"" {  } { { "db/ip/atax/submodules/hld_iord.sv" "GEN_STALL_VALID.hld_iord_stall_valid_inst" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/atax/test-fpga.prj/quartus/db/ip/atax/submodules/hld_iord.sv" 450 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686672397326 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "acl_staging_reg atax:atax_inst\|atax_internal:atax_internal_inst\|atax_function_wrapper:atax_internal\|atax_function:theatax_function\|atax_bb_B1_start:thebb_atax_B1_start\|atax_bb_B1_start_stall_region:thebb_atax_B1_start_stall_region\|atax_i_iord_bl_call_unnamed_atax2_atax0:thei_iord_bl_call_atax_unnamed_atax2_atax2_aunroll_x\|hld_iord:theiord\|hld_iord_stall_valid:GEN_STALL_VALID.hld_iord_stall_valid_inst\|acl_staging_reg:GEN_DOWN_STAGING_REG.downstream_staging_reg " "Elaborating entity \"acl_staging_reg\" for hierarchy \"atax:atax_inst\|atax_internal:atax_internal_inst\|atax_function_wrapper:atax_internal\|atax_function:theatax_function\|atax_bb_B1_start:thebb_atax_B1_start\|atax_bb_B1_start_stall_region:thebb_atax_B1_start_stall_region\|atax_i_iord_bl_call_unnamed_atax2_atax0:thei_iord_bl_call_atax_unnamed_atax2_atax2_aunroll_x\|hld_iord:theiord\|hld_iord_stall_valid:GEN_STALL_VALID.hld_iord_stall_valid_inst\|acl_staging_reg:GEN_DOWN_STAGING_REG.downstream_staging_reg\"" {  } { { "db/ip/atax/submodules/hld_iord_stall_valid.sv" "GEN_DOWN_STAGING_REG.downstream_staging_reg" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/atax/test-fpga.prj/quartus/db/ip/atax/submodules/hld_iord_stall_valid.sv" 203 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686672397353 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "atax_bb_B7 atax:atax_inst\|atax_internal:atax_internal_inst\|atax_function_wrapper:atax_internal\|atax_function:theatax_function\|atax_bb_B7:thebb_atax_B7 " "Elaborating entity \"atax_bb_B7\" for hierarchy \"atax:atax_inst\|atax_internal:atax_internal_inst\|atax_function_wrapper:atax_internal\|atax_function:theatax_function\|atax_bb_B7:thebb_atax_B7\"" {  } { { "db/ip/atax/submodules/atax_function.sv" "thebb_atax_B7" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/atax/test-fpga.prj/quartus/db/ip/atax/submodules/atax_function.sv" 962 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686672397422 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "atax_B7_merge atax:atax_inst\|atax_internal:atax_internal_inst\|atax_function_wrapper:atax_internal\|atax_function:theatax_function\|atax_bb_B7:thebb_atax_B7\|atax_B7_merge:theatax_B7_merge " "Elaborating entity \"atax_B7_merge\" for hierarchy \"atax:atax_inst\|atax_internal:atax_internal_inst\|atax_function_wrapper:atax_internal\|atax_function:theatax_function\|atax_bb_B7:thebb_atax_B7\|atax_B7_merge:theatax_B7_merge\"" {  } { { "db/ip/atax/submodules/atax_bb_b7.sv" "theatax_B7_merge" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/atax/test-fpga.prj/quartus/db/ip/atax/submodules/atax_bb_b7.sv" 59 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686672397436 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "atax_B7_branch atax:atax_inst\|atax_internal:atax_internal_inst\|atax_function_wrapper:atax_internal\|atax_function:theatax_function\|atax_bb_B7:thebb_atax_B7\|atax_B7_branch:theatax_B7_branch " "Elaborating entity \"atax_B7_branch\" for hierarchy \"atax:atax_inst\|atax_internal:atax_internal_inst\|atax_function_wrapper:atax_internal\|atax_function:theatax_function\|atax_bb_B7:thebb_atax_B7\|atax_B7_branch:theatax_B7_branch\"" {  } { { "db/ip/atax/submodules/atax_bb_b7.sv" "theatax_B7_branch" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/atax/test-fpga.prj/quartus/db/ip/atax/submodules/atax_bb_b7.sv" 69 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686672397444 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "atax_bb_B7_stall_region atax:atax_inst\|atax_internal:atax_internal_inst\|atax_function_wrapper:atax_internal\|atax_function:theatax_function\|atax_bb_B7:thebb_atax_B7\|atax_bb_B7_stall_region:thebb_atax_B7_stall_region " "Elaborating entity \"atax_bb_B7_stall_region\" for hierarchy \"atax:atax_inst\|atax_internal:atax_internal_inst\|atax_function_wrapper:atax_internal\|atax_function:theatax_function\|atax_bb_B7:thebb_atax_B7\|atax_bb_B7_stall_region:thebb_atax_B7_stall_region\"" {  } { { "db/ip/atax/submodules/atax_bb_b7.sv" "thebb_atax_B7_stall_region" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/atax/test-fpga.prj/quartus/db/ip/atax/submodules/atax_bb_b7.sv" 85 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686672397455 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "atax_i_llvm_fpga_push_token_i1_throttle_push_0 atax:atax_inst\|atax_internal:atax_internal_inst\|atax_function_wrapper:atax_internal\|atax_function:theatax_function\|atax_bb_B7:thebb_atax_B7\|atax_bb_B7_stall_region:thebb_atax_B7_stall_region\|atax_i_llvm_fpga_push_token_i1_throttle_push_0:thei_llvm_fpga_push_token_i1_throttle_push_atax1 " "Elaborating entity \"atax_i_llvm_fpga_push_token_i1_throttle_push_0\" for hierarchy \"atax:atax_inst\|atax_internal:atax_internal_inst\|atax_function_wrapper:atax_internal\|atax_function:theatax_function\|atax_bb_B7:thebb_atax_B7\|atax_bb_B7_stall_region:thebb_atax_B7_stall_region\|atax_i_llvm_fpga_push_token_i1_throttle_push_0:thei_llvm_fpga_push_token_i1_throttle_push_atax1\"" {  } { { "db/ip/atax/submodules/atax_bb_b7_stall_region.sv" "thei_llvm_fpga_push_token_i1_throttle_push_atax1" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/atax/test-fpga.prj/quartus/db/ip/atax/submodules/atax_bb_b7_stall_region.sv" 101 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686672397470 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "acl_push atax:atax_inst\|atax_internal:atax_internal_inst\|atax_function_wrapper:atax_internal\|atax_function:theatax_function\|atax_bb_B7:thebb_atax_B7\|atax_bb_B7_stall_region:thebb_atax_B7_stall_region\|atax_i_llvm_fpga_push_token_i1_throttle_push_0:thei_llvm_fpga_push_token_i1_throttle_push_atax1\|acl_push:thei_llvm_fpga_push_token_i1_throttle_push_atax1 " "Elaborating entity \"acl_push\" for hierarchy \"atax:atax_inst\|atax_internal:atax_internal_inst\|atax_function_wrapper:atax_internal\|atax_function:theatax_function\|atax_bb_B7:thebb_atax_B7\|atax_bb_B7_stall_region:thebb_atax_B7_stall_region\|atax_i_llvm_fpga_push_token_i1_throttle_push_0:thei_llvm_fpga_push_token_i1_throttle_push_atax1\|acl_push:thei_llvm_fpga_push_token_i1_throttle_push_atax1\"" {  } { { "db/ip/atax/submodules/atax_i_llvm_fpga_push_token_i1_throttle_push_0.sv" "thei_llvm_fpga_push_token_i1_throttle_push_atax1" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/atax/test-fpga.prj/quartus/db/ip/atax/submodules/atax_i_llvm_fpga_push_token_i1_throttle_push_0.sv" 126 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686672397482 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "acl_token_fifo_counter atax:atax_inst\|atax_internal:atax_internal_inst\|atax_function_wrapper:atax_internal\|atax_function:theatax_function\|atax_bb_B7:thebb_atax_B7\|atax_bb_B7_stall_region:thebb_atax_B7_stall_region\|atax_i_llvm_fpga_push_token_i1_throttle_push_0:thei_llvm_fpga_push_token_i1_throttle_push_atax1\|acl_push:thei_llvm_fpga_push_token_i1_throttle_push_atax1\|acl_token_fifo_counter:fifo " "Elaborating entity \"acl_token_fifo_counter\" for hierarchy \"atax:atax_inst\|atax_internal:atax_internal_inst\|atax_function_wrapper:atax_internal\|atax_function:theatax_function\|atax_bb_B7:thebb_atax_B7\|atax_bb_B7_stall_region:thebb_atax_B7_stall_region\|atax_i_llvm_fpga_push_token_i1_throttle_push_0:thei_llvm_fpga_push_token_i1_throttle_push_atax1\|acl_push:thei_llvm_fpga_push_token_i1_throttle_push_atax1\|acl_token_fifo_counter:fifo\"" {  } { { "db/ip/atax/submodules/acl_push.v" "fifo" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/atax/test-fpga.prj/quartus/db/ip/atax/submodules/acl_push.v" 224 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686672397503 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "atax_i_llvm_fpga_push_token_i1_throttle_push_1_reg atax:atax_inst\|atax_internal:atax_internal_inst\|atax_function_wrapper:atax_internal\|atax_function:theatax_function\|atax_bb_B7:thebb_atax_B7\|atax_bb_B7_stall_region:thebb_atax_B7_stall_region\|atax_i_llvm_fpga_push_token_i1_throttle_push_0:thei_llvm_fpga_push_token_i1_throttle_push_atax1\|atax_i_llvm_fpga_push_token_i1_throttle_push_1_reg:thei_llvm_fpga_push_token_i1_throttle_push_atax1_reg " "Elaborating entity \"atax_i_llvm_fpga_push_token_i1_throttle_push_1_reg\" for hierarchy \"atax:atax_inst\|atax_internal:atax_internal_inst\|atax_function_wrapper:atax_internal\|atax_function:theatax_function\|atax_bb_B7:thebb_atax_B7\|atax_bb_B7_stall_region:thebb_atax_B7_stall_region\|atax_i_llvm_fpga_push_token_i1_throttle_push_0:thei_llvm_fpga_push_token_i1_throttle_push_atax1\|atax_i_llvm_fpga_push_token_i1_throttle_push_1_reg:thei_llvm_fpga_push_token_i1_throttle_push_atax1_reg\"" {  } { { "db/ip/atax/submodules/atax_i_llvm_fpga_push_token_i1_throttle_push_0.sv" "thei_llvm_fpga_push_token_i1_throttle_push_atax1_reg" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/atax/test-fpga.prj/quartus/db/ip/atax/submodules/atax_i_llvm_fpga_push_token_i1_throttle_push_0.sv" 146 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686672397520 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "atax_i_iowr_bl_return_unnamed_atax18_atax0 atax:atax_inst\|atax_internal:atax_internal_inst\|atax_function_wrapper:atax_internal\|atax_function:theatax_function\|atax_bb_B7:thebb_atax_B7\|atax_bb_B7_stall_region:thebb_atax_B7_stall_region\|atax_i_iowr_bl_return_unnamed_atax18_atax0:thei_iowr_bl_return_atax_unnamed_atax18_atax0 " "Elaborating entity \"atax_i_iowr_bl_return_unnamed_atax18_atax0\" for hierarchy \"atax:atax_inst\|atax_internal:atax_internal_inst\|atax_function_wrapper:atax_internal\|atax_function:theatax_function\|atax_bb_B7:thebb_atax_B7\|atax_bb_B7_stall_region:thebb_atax_B7_stall_region\|atax_i_iowr_bl_return_unnamed_atax18_atax0:thei_iowr_bl_return_atax_unnamed_atax18_atax0\"" {  } { { "db/ip/atax/submodules/atax_bb_b7_stall_region.sv" "thei_iowr_bl_return_atax_unnamed_atax18_atax0" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/atax/test-fpga.prj/quartus/db/ip/atax/submodules/atax_bb_b7_stall_region.sv" 131 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686672397532 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hld_iowr atax:atax_inst\|atax_internal:atax_internal_inst\|atax_function_wrapper:atax_internal\|atax_function:theatax_function\|atax_bb_B7:thebb_atax_B7\|atax_bb_B7_stall_region:thebb_atax_B7_stall_region\|atax_i_iowr_bl_return_unnamed_atax18_atax0:thei_iowr_bl_return_atax_unnamed_atax18_atax0\|hld_iowr:theiowr " "Elaborating entity \"hld_iowr\" for hierarchy \"atax:atax_inst\|atax_internal:atax_internal_inst\|atax_function_wrapper:atax_internal\|atax_function:theatax_function\|atax_bb_B7:thebb_atax_B7\|atax_bb_B7_stall_region:thebb_atax_B7_stall_region\|atax_i_iowr_bl_return_unnamed_atax18_atax0:thei_iowr_bl_return_atax_unnamed_atax18_atax0\|hld_iowr:theiowr\"" {  } { { "db/ip/atax/submodules/atax_i_iowr_bl_return_unnamed_atax18_atax0.sv" "theiowr" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/atax/test-fpga.prj/quartus/db/ip/atax/submodules/atax_i_iowr_bl_return_unnamed_atax18_atax0.sv" 135 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686672397544 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hld_iowr_stall_valid atax:atax_inst\|atax_internal:atax_internal_inst\|atax_function_wrapper:atax_internal\|atax_function:theatax_function\|atax_bb_B7:thebb_atax_B7\|atax_bb_B7_stall_region:thebb_atax_B7_stall_region\|atax_i_iowr_bl_return_unnamed_atax18_atax0:thei_iowr_bl_return_atax_unnamed_atax18_atax0\|hld_iowr:theiowr\|hld_iowr_stall_valid:GEN_STALL_VALID.hld_iowr_stall_valid_inst " "Elaborating entity \"hld_iowr_stall_valid\" for hierarchy \"atax:atax_inst\|atax_internal:atax_internal_inst\|atax_function_wrapper:atax_internal\|atax_function:theatax_function\|atax_bb_B7:thebb_atax_B7\|atax_bb_B7_stall_region:thebb_atax_B7_stall_region\|atax_i_iowr_bl_return_unnamed_atax18_atax0:thei_iowr_bl_return_atax_unnamed_atax18_atax0\|hld_iowr:theiowr\|hld_iowr_stall_valid:GEN_STALL_VALID.hld_iowr_stall_valid_inst\"" {  } { { "db/ip/atax/submodules/hld_iowr.sv" "GEN_STALL_VALID.hld_iowr_stall_valid_inst" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/atax/test-fpga.prj/quartus/db/ip/atax/submodules/hld_iowr.sv" 430 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686672397566 ""}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "o_ack hld_iowr_stall_valid.sv(102) " "Output port \"o_ack\" at hld_iowr_stall_valid.sv(102) has no driver" {  } { { "db/ip/atax/submodules/hld_iowr_stall_valid.sv" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/atax/test-fpga.prj/quartus/db/ip/atax/submodules/hld_iowr_stall_valid.sv" 102 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1686672397567 "|quartus_compile|atax:atax_inst|atax_internal:atax_internal_inst|atax_function_wrapper:atax_internal|atax_function:theatax_function|atax_bb_B7:thebb_atax_B7|atax_bb_B7_stall_region:thebb_atax_B7_stall_region|atax_i_iowr_bl_return_unnamed_atax18_atax0:thei_iowr_bl_return_atax_unnamed_atax18_atax0|hld_iowr:theiowr|hld_iowr_stall_valid:GEN_STALL_VALID.hld_iowr_stall_valid_inst"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hld_loop_profiler atax:atax_inst\|atax_internal:atax_internal_inst\|atax_function_wrapper:atax_internal\|atax_function:theatax_function\|hld_loop_profiler:theatax_B1_start_x " "Elaborating entity \"hld_loop_profiler\" for hierarchy \"atax:atax_inst\|atax_internal:atax_internal_inst\|atax_function_wrapper:atax_internal\|atax_function:theatax_function\|hld_loop_profiler:theatax_B1_start_x\"" {  } { { "db/ip/atax/submodules/atax_function.sv" "theatax_B1_start_x" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/atax/test-fpga.prj/quartus/db/ip/atax/submodules/atax_function.sv" 1003 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686672397581 ""}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "o_shift_data hld_loop_profiler.sv(78) " "Output port \"o_shift_data\" at hld_loop_profiler.sv(78) has no driver" {  } { { "db/ip/atax/submodules/hld_loop_profiler.sv" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/atax/test-fpga.prj/quartus/db/ip/atax/submodules/hld_loop_profiler.sv" 78 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1686672397582 "|quartus_compile|atax:atax_inst|atax_internal:atax_internal_inst|atax_function_wrapper:atax_internal|atax_function:theatax_function|hld_loop_profiler:theatax_B1_start_x"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hld_sim_latency_tracker atax:atax_inst\|atax_internal:atax_internal_inst\|atax_function_wrapper:atax_internal\|atax_function:theatax_function\|hld_loop_profiler:theatax_B1_start_x\|hld_sim_latency_tracker:sim_tracker_inst " "Elaborating entity \"hld_sim_latency_tracker\" for hierarchy \"atax:atax_inst\|atax_internal:atax_internal_inst\|atax_function_wrapper:atax_internal\|atax_function:theatax_function\|hld_loop_profiler:theatax_B1_start_x\|hld_sim_latency_tracker:sim_tracker_inst\"" {  } { { "db/ip/atax/submodules/hld_loop_profiler.sv" "sim_tracker_inst" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/atax/test-fpga.prj/quartus/db/ip/atax/submodules/hld_loop_profiler.sv" 109 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686672397604 ""}
{ "Warning" "WSGN_EMPTY_SHELL" "hld_sim_latency_tracker " "Entity \"hld_sim_latency_tracker\" contains only dangling pins" {  } { { "db/ip/atax/submodules/hld_loop_profiler.sv" "sim_tracker_inst" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/atax/test-fpga.prj/quartus/db/ip/atax/submodules/hld_loop_profiler.sv" 109 0 0 } }  } 0 12158 "Entity \"%1!s!\" contains only dangling pins" 0 0 "Analysis & Synthesis" 0 -1 1686672397605 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hld_loop_profiler atax:atax_inst\|atax_internal:atax_internal_inst\|atax_function_wrapper:atax_internal\|atax_function:theatax_function\|hld_loop_profiler:theatax_B2_x " "Elaborating entity \"hld_loop_profiler\" for hierarchy \"atax:atax_inst\|atax_internal:atax_internal_inst\|atax_function_wrapper:atax_internal\|atax_function:theatax_function\|hld_loop_profiler:theatax_B2_x\"" {  } { { "db/ip/atax/submodules/atax_function.sv" "theatax_B2_x" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/atax/test-fpga.prj/quartus/db/ip/atax/submodules/atax_function.sv" 1038 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686672397613 ""}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "o_shift_data hld_loop_profiler.sv(78) " "Output port \"o_shift_data\" at hld_loop_profiler.sv(78) has no driver" {  } { { "db/ip/atax/submodules/hld_loop_profiler.sv" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/atax/test-fpga.prj/quartus/db/ip/atax/submodules/hld_loop_profiler.sv" 78 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1686672397614 "|quartus_compile|atax:atax_inst|atax_internal:atax_internal_inst|atax_function_wrapper:atax_internal|atax_function:theatax_function|hld_loop_profiler:theatax_B2_x"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hld_sim_latency_tracker atax:atax_inst\|atax_internal:atax_internal_inst\|atax_function_wrapper:atax_internal\|atax_function:theatax_function\|hld_loop_profiler:theatax_B2_x\|hld_sim_latency_tracker:sim_tracker_inst " "Elaborating entity \"hld_sim_latency_tracker\" for hierarchy \"atax:atax_inst\|atax_internal:atax_internal_inst\|atax_function_wrapper:atax_internal\|atax_function:theatax_function\|hld_loop_profiler:theatax_B2_x\|hld_sim_latency_tracker:sim_tracker_inst\"" {  } { { "db/ip/atax/submodules/hld_loop_profiler.sv" "sim_tracker_inst" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/atax/test-fpga.prj/quartus/db/ip/atax/submodules/hld_loop_profiler.sv" 109 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686672397623 ""}
{ "Warning" "WSGN_EMPTY_SHELL" "hld_sim_latency_tracker " "Entity \"hld_sim_latency_tracker\" contains only dangling pins" {  } { { "db/ip/atax/submodules/hld_loop_profiler.sv" "sim_tracker_inst" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/atax/test-fpga.prj/quartus/db/ip/atax/submodules/hld_loop_profiler.sv" 109 0 0 } }  } 0 12158 "Entity \"%1!s!\" contains only dangling pins" 0 0 "Analysis & Synthesis" 0 -1 1686672397624 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hld_loop_profiler atax:atax_inst\|atax_internal:atax_internal_inst\|atax_function_wrapper:atax_internal\|atax_function:theatax_function\|hld_loop_profiler:theatax_B4_x " "Elaborating entity \"hld_loop_profiler\" for hierarchy \"atax:atax_inst\|atax_internal:atax_internal_inst\|atax_function_wrapper:atax_internal\|atax_function:theatax_function\|hld_loop_profiler:theatax_B4_x\"" {  } { { "db/ip/atax/submodules/atax_function.sv" "theatax_B4_x" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/atax/test-fpga.prj/quartus/db/ip/atax/submodules/atax_function.sv" 1073 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686672397634 ""}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "o_shift_data hld_loop_profiler.sv(78) " "Output port \"o_shift_data\" at hld_loop_profiler.sv(78) has no driver" {  } { { "db/ip/atax/submodules/hld_loop_profiler.sv" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/atax/test-fpga.prj/quartus/db/ip/atax/submodules/hld_loop_profiler.sv" 78 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1686672397635 "|quartus_compile|atax:atax_inst|atax_internal:atax_internal_inst|atax_function_wrapper:atax_internal|atax_function:theatax_function|hld_loop_profiler:theatax_B4_x"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hld_sim_latency_tracker atax:atax_inst\|atax_internal:atax_internal_inst\|atax_function_wrapper:atax_internal\|atax_function:theatax_function\|hld_loop_profiler:theatax_B4_x\|hld_sim_latency_tracker:sim_tracker_inst " "Elaborating entity \"hld_sim_latency_tracker\" for hierarchy \"atax:atax_inst\|atax_internal:atax_internal_inst\|atax_function_wrapper:atax_internal\|atax_function:theatax_function\|hld_loop_profiler:theatax_B4_x\|hld_sim_latency_tracker:sim_tracker_inst\"" {  } { { "db/ip/atax/submodules/hld_loop_profiler.sv" "sim_tracker_inst" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/atax/test-fpga.prj/quartus/db/ip/atax/submodules/hld_loop_profiler.sv" 109 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686672397648 ""}
{ "Warning" "WSGN_EMPTY_SHELL" "hld_sim_latency_tracker " "Entity \"hld_sim_latency_tracker\" contains only dangling pins" {  } { { "db/ip/atax/submodules/hld_loop_profiler.sv" "sim_tracker_inst" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/atax/test-fpga.prj/quartus/db/ip/atax/submodules/hld_loop_profiler.sv" 109 0 0 } }  } 0 12158 "Entity \"%1!s!\" contains only dangling pins" 0 0 "Analysis & Synthesis" 0 -1 1686672397648 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hld_loop_profiler atax:atax_inst\|atax_internal:atax_internal_inst\|atax_function_wrapper:atax_internal\|atax_function:theatax_function\|hld_loop_profiler:theatax_B5_x " "Elaborating entity \"hld_loop_profiler\" for hierarchy \"atax:atax_inst\|atax_internal:atax_internal_inst\|atax_function_wrapper:atax_internal\|atax_function:theatax_function\|hld_loop_profiler:theatax_B5_x\"" {  } { { "db/ip/atax/submodules/atax_function.sv" "theatax_B5_x" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/atax/test-fpga.prj/quartus/db/ip/atax/submodules/atax_function.sv" 1108 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686672397664 ""}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "o_shift_data hld_loop_profiler.sv(78) " "Output port \"o_shift_data\" at hld_loop_profiler.sv(78) has no driver" {  } { { "db/ip/atax/submodules/hld_loop_profiler.sv" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/atax/test-fpga.prj/quartus/db/ip/atax/submodules/hld_loop_profiler.sv" 78 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1686672397666 "|quartus_compile|atax:atax_inst|atax_internal:atax_internal_inst|atax_function_wrapper:atax_internal|atax_function:theatax_function|hld_loop_profiler:theatax_B5_x"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hld_sim_latency_tracker atax:atax_inst\|atax_internal:atax_internal_inst\|atax_function_wrapper:atax_internal\|atax_function:theatax_function\|hld_loop_profiler:theatax_B5_x\|hld_sim_latency_tracker:sim_tracker_inst " "Elaborating entity \"hld_sim_latency_tracker\" for hierarchy \"atax:atax_inst\|atax_internal:atax_internal_inst\|atax_function_wrapper:atax_internal\|atax_function:theatax_function\|hld_loop_profiler:theatax_B5_x\|hld_sim_latency_tracker:sim_tracker_inst\"" {  } { { "db/ip/atax/submodules/hld_loop_profiler.sv" "sim_tracker_inst" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/atax/test-fpga.prj/quartus/db/ip/atax/submodules/hld_loop_profiler.sv" 109 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686672397673 ""}
{ "Warning" "WSGN_EMPTY_SHELL" "hld_sim_latency_tracker " "Entity \"hld_sim_latency_tracker\" contains only dangling pins" {  } { { "db/ip/atax/submodules/hld_loop_profiler.sv" "sim_tracker_inst" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/atax/test-fpga.prj/quartus/db/ip/atax/submodules/hld_loop_profiler.sv" 109 0 0 } }  } 0 12158 "Entity \"%1!s!\" contains only dangling pins" 0 0 "Analysis & Synthesis" 0 -1 1686672397673 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "atax_bb_B0_runOnce atax:atax_inst\|atax_internal:atax_internal_inst\|atax_function_wrapper:atax_internal\|atax_function:theatax_function\|atax_bb_B0_runOnce:thebb_atax_B0_runOnce " "Elaborating entity \"atax_bb_B0_runOnce\" for hierarchy \"atax:atax_inst\|atax_internal:atax_internal_inst\|atax_function_wrapper:atax_internal\|atax_function:theatax_function\|atax_bb_B0_runOnce:thebb_atax_B0_runOnce\"" {  } { { "db/ip/atax/submodules/atax_function.sv" "thebb_atax_B0_runOnce" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/atax/test-fpga.prj/quartus/db/ip/atax/submodules/atax_function.sv" 1178 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686672397684 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "atax_B0_runOnce_branch atax:atax_inst\|atax_internal:atax_internal_inst\|atax_function_wrapper:atax_internal\|atax_function:theatax_function\|atax_bb_B0_runOnce:thebb_atax_B0_runOnce\|atax_B0_runOnce_branch:theatax_B0_runOnce_branch " "Elaborating entity \"atax_B0_runOnce_branch\" for hierarchy \"atax:atax_inst\|atax_internal:atax_internal_inst\|atax_function_wrapper:atax_internal\|atax_function:theatax_function\|atax_bb_B0_runOnce:thebb_atax_B0_runOnce\|atax_B0_runOnce_branch:theatax_B0_runOnce_branch\"" {  } { { "db/ip/atax/submodules/atax_bb_b0_runonce.sv" "theatax_B0_runOnce_branch" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/atax/test-fpga.prj/quartus/db/ip/atax/submodules/atax_bb_b0_runonce.sv" 48 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686672397693 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "atax_bb_B0_runOnce_stall_region atax:atax_inst\|atax_internal:atax_internal_inst\|atax_function_wrapper:atax_internal\|atax_function:theatax_function\|atax_bb_B0_runOnce:thebb_atax_B0_runOnce\|atax_bb_B0_runOnce_stall_region:thebb_atax_B0_runOnce_stall_region " "Elaborating entity \"atax_bb_B0_runOnce_stall_region\" for hierarchy \"atax:atax_inst\|atax_internal:atax_internal_inst\|atax_function_wrapper:atax_internal\|atax_function:theatax_function\|atax_bb_B0_runOnce:thebb_atax_B0_runOnce\|atax_bb_B0_runOnce_stall_region:thebb_atax_B0_runOnce_stall_region\"" {  } { { "db/ip/atax/submodules/atax_bb_b0_runonce.sv" "thebb_atax_B0_runOnce_stall_region" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/atax/test-fpga.prj/quartus/db/ip/atax/submodules/atax_bb_b0_runonce.sv" 58 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686672397704 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "atax_B0_runOnce_merge_reg atax:atax_inst\|atax_internal:atax_internal_inst\|atax_function_wrapper:atax_internal\|atax_function:theatax_function\|atax_bb_B0_runOnce:thebb_atax_B0_runOnce\|atax_bb_B0_runOnce_stall_region:thebb_atax_B0_runOnce_stall_region\|atax_B0_runOnce_merge_reg:theatax_B0_runOnce_merge_reg " "Elaborating entity \"atax_B0_runOnce_merge_reg\" for hierarchy \"atax:atax_inst\|atax_internal:atax_internal_inst\|atax_function_wrapper:atax_internal\|atax_function:theatax_function\|atax_bb_B0_runOnce:thebb_atax_B0_runOnce\|atax_bb_B0_runOnce_stall_region:thebb_atax_B0_runOnce_stall_region\|atax_B0_runOnce_merge_reg:theatax_B0_runOnce_merge_reg\"" {  } { { "db/ip/atax/submodules/atax_bb_b0_runonce_stall_region.sv" "theatax_B0_runOnce_merge_reg" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/atax/test-fpga.prj/quartus/db/ip/atax/submodules/atax_bb_b0_runonce_stall_region.sv" 87 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686672397716 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "atax_i_llvm_fpga_push_token_i1_wt_limpush_0 atax:atax_inst\|atax_internal:atax_internal_inst\|atax_function_wrapper:atax_internal\|atax_function:theatax_function\|atax_bb_B0_runOnce:thebb_atax_B0_runOnce\|atax_bb_B0_runOnce_stall_region:thebb_atax_B0_runOnce_stall_region\|atax_i_llvm_fpga_push_token_i1_wt_limpush_0:thei_llvm_fpga_push_token_i1_wt_limpush_atax1 " "Elaborating entity \"atax_i_llvm_fpga_push_token_i1_wt_limpush_0\" for hierarchy \"atax:atax_inst\|atax_internal:atax_internal_inst\|atax_function_wrapper:atax_internal\|atax_function:theatax_function\|atax_bb_B0_runOnce:thebb_atax_B0_runOnce\|atax_bb_B0_runOnce_stall_region:thebb_atax_B0_runOnce_stall_region\|atax_i_llvm_fpga_push_token_i1_wt_limpush_0:thei_llvm_fpga_push_token_i1_wt_limpush_atax1\"" {  } { { "db/ip/atax/submodules/atax_bb_b0_runonce_stall_region.sv" "thei_llvm_fpga_push_token_i1_wt_limpush_atax1" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/atax/test-fpga.prj/quartus/db/ip/atax/submodules/atax_bb_b0_runonce_stall_region.sv" 147 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686672397725 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "atax_i_llvm_fpga_push_token_i1_wt_limpush_1_reg atax:atax_inst\|atax_internal:atax_internal_inst\|atax_function_wrapper:atax_internal\|atax_function:theatax_function\|atax_bb_B0_runOnce:thebb_atax_B0_runOnce\|atax_bb_B0_runOnce_stall_region:thebb_atax_B0_runOnce_stall_region\|atax_i_llvm_fpga_push_token_i1_wt_limpush_0:thei_llvm_fpga_push_token_i1_wt_limpush_atax1\|atax_i_llvm_fpga_push_token_i1_wt_limpush_1_reg:thei_llvm_fpga_push_token_i1_wt_limpush_atax1_reg " "Elaborating entity \"atax_i_llvm_fpga_push_token_i1_wt_limpush_1_reg\" for hierarchy \"atax:atax_inst\|atax_internal:atax_internal_inst\|atax_function_wrapper:atax_internal\|atax_function:theatax_function\|atax_bb_B0_runOnce:thebb_atax_B0_runOnce\|atax_bb_B0_runOnce_stall_region:thebb_atax_B0_runOnce_stall_region\|atax_i_llvm_fpga_push_token_i1_wt_limpush_0:thei_llvm_fpga_push_token_i1_wt_limpush_atax1\|atax_i_llvm_fpga_push_token_i1_wt_limpush_1_reg:thei_llvm_fpga_push_token_i1_wt_limpush_atax1_reg\"" {  } { { "db/ip/atax/submodules/atax_i_llvm_fpga_push_token_i1_wt_limpush_0.sv" "thei_llvm_fpga_push_token_i1_wt_limpush_atax1_reg" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/atax/test-fpga.prj/quartus/db/ip/atax/submodules/atax_i_llvm_fpga_push_token_i1_wt_limpush_0.sv" 142 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686672397755 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "atax_i_llvm_fpga_pop_token_i1_wt_limpop_0 atax:atax_inst\|atax_internal:atax_internal_inst\|atax_function_wrapper:atax_internal\|atax_function:theatax_function\|atax_bb_B0_runOnce:thebb_atax_B0_runOnce\|atax_bb_B0_runOnce_stall_region:thebb_atax_B0_runOnce_stall_region\|atax_i_llvm_fpga_pop_token_i1_wt_limpop_0:thei_llvm_fpga_pop_token_i1_wt_limpop_atax0 " "Elaborating entity \"atax_i_llvm_fpga_pop_token_i1_wt_limpop_0\" for hierarchy \"atax:atax_inst\|atax_internal:atax_internal_inst\|atax_function_wrapper:atax_internal\|atax_function:theatax_function\|atax_bb_B0_runOnce:thebb_atax_B0_runOnce\|atax_bb_B0_runOnce_stall_region:thebb_atax_B0_runOnce_stall_region\|atax_i_llvm_fpga_pop_token_i1_wt_limpop_0:thei_llvm_fpga_pop_token_i1_wt_limpop_atax0\"" {  } { { "db/ip/atax/submodules/atax_bb_b0_runonce_stall_region.sv" "thei_llvm_fpga_pop_token_i1_wt_limpop_atax0" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/atax/test-fpga.prj/quartus/db/ip/atax/submodules/atax_bb_b0_runonce_stall_region.sv" 172 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686672397767 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "atax_i_llvm_fpga_pop_token_i1_wt_limpop_0_reg atax:atax_inst\|atax_internal:atax_internal_inst\|atax_function_wrapper:atax_internal\|atax_function:theatax_function\|atax_bb_B0_runOnce:thebb_atax_B0_runOnce\|atax_bb_B0_runOnce_stall_region:thebb_atax_B0_runOnce_stall_region\|atax_i_llvm_fpga_pop_token_i1_wt_limpop_0:thei_llvm_fpga_pop_token_i1_wt_limpop_atax0\|atax_i_llvm_fpga_pop_token_i1_wt_limpop_0_reg:thei_llvm_fpga_pop_token_i1_wt_limpop_atax0_reg " "Elaborating entity \"atax_i_llvm_fpga_pop_token_i1_wt_limpop_0_reg\" for hierarchy \"atax:atax_inst\|atax_internal:atax_internal_inst\|atax_function_wrapper:atax_internal\|atax_function:theatax_function\|atax_bb_B0_runOnce:thebb_atax_B0_runOnce\|atax_bb_B0_runOnce_stall_region:thebb_atax_B0_runOnce_stall_region\|atax_i_llvm_fpga_pop_token_i1_wt_limpop_0:thei_llvm_fpga_pop_token_i1_wt_limpop_atax0\|atax_i_llvm_fpga_pop_token_i1_wt_limpop_0_reg:thei_llvm_fpga_pop_token_i1_wt_limpop_atax0_reg\"" {  } { { "db/ip/atax/submodules/atax_i_llvm_fpga_pop_token_i1_wt_limpop_0.sv" "thei_llvm_fpga_pop_token_i1_wt_limpop_atax0_reg" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/atax/test-fpga.prj/quartus/db/ip/atax/submodules/atax_i_llvm_fpga_pop_token_i1_wt_limpop_0.sv" 136 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686672397784 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "atax_B0_runOnce_merge atax:atax_inst\|atax_internal:atax_internal_inst\|atax_function_wrapper:atax_internal\|atax_function:theatax_function\|atax_bb_B0_runOnce:thebb_atax_B0_runOnce\|atax_B0_runOnce_merge:theatax_B0_runOnce_merge " "Elaborating entity \"atax_B0_runOnce_merge\" for hierarchy \"atax:atax_inst\|atax_internal:atax_internal_inst\|atax_function_wrapper:atax_internal\|atax_function:theatax_function\|atax_bb_B0_runOnce:thebb_atax_B0_runOnce\|atax_B0_runOnce_merge:theatax_B0_runOnce_merge\"" {  } { { "db/ip/atax/submodules/atax_bb_b0_runonce.sv" "theatax_B0_runOnce_merge" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/atax/test-fpga.prj/quartus/db/ip/atax/submodules/atax_bb_b0_runonce.sv" 68 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686672397794 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "acl_reset_wire atax:atax_inst\|atax_internal:atax_internal_inst\|atax_function_wrapper:atax_internal\|acl_reset_wire:thereset_wire_inst " "Elaborating entity \"acl_reset_wire\" for hierarchy \"atax:atax_inst\|atax_internal:atax_internal_inst\|atax_function_wrapper:atax_internal\|acl_reset_wire:thereset_wire_inst\"" {  } { { "db/ip/atax/submodules/atax_function_wrapper.sv" "thereset_wire_inst" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/atax/test-fpga.prj/quartus/db/ip/atax/submodules/atax_function_wrapper.sv" 478 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686672397804 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "acl_avm_to_ic atax:atax_inst\|atax_internal:atax_internal_inst\|acl_avm_to_ic:avmm_1_.t\[0\].avmm_1_avm_to_ic " "Elaborating entity \"acl_avm_to_ic\" for hierarchy \"atax:atax_inst\|atax_internal:atax_internal_inst\|acl_avm_to_ic:avmm_1_.t\[0\].avmm_1_avm_to_ic\"" {  } { { "db/ip/atax/submodules/atax_internal.v" "avmm_1_.t\[0\].avmm_1_avm_to_ic" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/atax/test-fpga.prj/quartus/db/ip/atax/submodules/atax_internal.v" 236 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686672397811 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "atax_internal_ic_14049998284551828450 atax:atax_inst\|atax_internal:atax_internal_inst\|atax_internal_ic_14049998284551828450:avmm_1_.global_icavmm_1_rw " "Elaborating entity \"atax_internal_ic_14049998284551828450\" for hierarchy \"atax:atax_inst\|atax_internal:atax_internal_inst\|atax_internal_ic_14049998284551828450:avmm_1_.global_icavmm_1_rw\"" {  } { { "db/ip/atax/submodules/atax_internal.v" "avmm_1_.global_icavmm_1_rw" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/atax/test-fpga.prj/quartus/db/ip/atax/submodules/atax_internal.v" 272 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686672397832 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 atax_internal.v(408) " "Verilog HDL assignment warning at atax_internal.v(408): truncated value with size 32 to match size of target (3)" {  } { { "db/ip/atax/submodules/atax_internal.v" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/atax/test-fpga.prj/quartus/db/ip/atax/submodules/atax_internal.v" 408 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1686672397847 "|quartus_compile|atax:atax_inst|atax_internal:atax_internal_inst|atax_internal_ic_14049998284551828450:avmm_1_.global_icavmm_1_rw"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "acl_ic_host_intf atax:atax_inst\|atax_internal:atax_internal_inst\|atax_internal_ic_14049998284551828450:avmm_1_.global_icavmm_1_rw\|acl_ic_host_intf:m\[0\].m_intf " "Elaborating entity \"acl_ic_host_intf\" for hierarchy \"atax:atax_inst\|atax_internal:atax_internal_inst\|atax_internal_ic_14049998284551828450:avmm_1_.global_icavmm_1_rw\|acl_ic_host_intf:m\[0\].m_intf\"" {  } { { "db/ip/atax/submodules/atax_internal.v" "m\[0\].m_intf" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/atax/test-fpga.prj/quartus/db/ip/atax/submodules/atax_internal.v" 389 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686672398021 ""}
{ "Warning" "WSGN_EMPTY_SHELL" "acl_ic_host_intf " "Entity \"acl_ic_host_intf\" contains only dangling pins" {  } { { "db/ip/atax/submodules/atax_internal.v" "m\[0\].m_intf" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/atax/test-fpga.prj/quartus/db/ip/atax/submodules/atax_internal.v" 389 0 0 } }  } 0 12158 "Entity \"%1!s!\" contains only dangling pins" 0 0 "Analysis & Synthesis" 0 -1 1686672398022 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "acl_arb_intf atax:atax_inst\|atax_internal:atax_internal_inst\|atax_internal_ic_14049998284551828450:avmm_1_.global_icavmm_1_rw\|acl_arb_intf:m\[0\].arb_intf " "Elaborating entity \"acl_arb_intf\" for hierarchy \"atax:atax_inst\|atax_internal:atax_internal_inst\|atax_internal_ic_14049998284551828450:avmm_1_.global_icavmm_1_rw\|acl_arb_intf:m\[0\].arb_intf\"" {  } { { "db/ip/atax/submodules/atax_internal.v" "m\[0\].arb_intf" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/atax/test-fpga.prj/quartus/db/ip/atax/submodules/atax_internal.v" 397 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686672398031 ""}
{ "Warning" "WSGN_EMPTY_SHELL" "acl_arb_intf " "Entity \"acl_arb_intf\" contains only dangling pins" {  } { { "db/ip/atax/submodules/atax_internal.v" "m\[0\].arb_intf" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/atax/test-fpga.prj/quartus/db/ip/atax/submodules/atax_internal.v" 397 0 0 } }  } 0 12158 "Entity \"%1!s!\" contains only dangling pins" 0 0 "Analysis & Synthesis" 0 -1 1686672398033 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "acl_ic_wrp_intf atax:atax_inst\|atax_internal:atax_internal_inst\|atax_internal_ic_14049998284551828450:avmm_1_.global_icavmm_1_rw\|acl_ic_wrp_intf:m\[0\].wrp_intf " "Elaborating entity \"acl_ic_wrp_intf\" for hierarchy \"atax:atax_inst\|atax_internal:atax_internal_inst\|atax_internal_ic_14049998284551828450:avmm_1_.global_icavmm_1_rw\|acl_ic_wrp_intf:m\[0\].wrp_intf\"" {  } { { "db/ip/atax/submodules/atax_internal.v" "m\[0\].wrp_intf" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/atax/test-fpga.prj/quartus/db/ip/atax/submodules/atax_internal.v" 401 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686672398043 ""}
{ "Warning" "WSGN_EMPTY_SHELL" "acl_ic_wrp_intf " "Entity \"acl_ic_wrp_intf\" contains only dangling pins" {  } { { "db/ip/atax/submodules/atax_internal.v" "m\[0\].wrp_intf" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/atax/test-fpga.prj/quartus/db/ip/atax/submodules/atax_internal.v" 401 0 0 } }  } 0 12158 "Entity \"%1!s!\" contains only dangling pins" 0 0 "Analysis & Synthesis" 0 -1 1686672398045 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "acl_ic_rrp_intf atax:atax_inst\|atax_internal:atax_internal_inst\|atax_internal_ic_14049998284551828450:avmm_1_.global_icavmm_1_rw\|acl_ic_rrp_intf:m\[0\].rrp_intf " "Elaborating entity \"acl_ic_rrp_intf\" for hierarchy \"atax:atax_inst\|atax_internal:atax_internal_inst\|atax_internal_ic_14049998284551828450:avmm_1_.global_icavmm_1_rw\|acl_ic_rrp_intf:m\[0\].rrp_intf\"" {  } { { "db/ip/atax/submodules/atax_internal.v" "m\[0\].rrp_intf" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/atax/test-fpga.prj/quartus/db/ip/atax/submodules/atax_internal.v" 406 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686672398053 ""}
{ "Warning" "WSGN_EMPTY_SHELL" "acl_ic_rrp_intf " "Entity \"acl_ic_rrp_intf\" contains only dangling pins" {  } { { "db/ip/atax/submodules/atax_internal.v" "m\[0\].rrp_intf" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/atax/test-fpga.prj/quartus/db/ip/atax/submodules/atax_internal.v" 406 0 0 } }  } 0 12158 "Entity \"%1!s!\" contains only dangling pins" 0 0 "Analysis & Synthesis" 0 -1 1686672398054 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "acl_ic_host_endpoint atax:atax_inst\|atax_internal:atax_internal_inst\|atax_internal_ic_14049998284551828450:avmm_1_.global_icavmm_1_rw\|acl_ic_host_endpoint:m\[0\].m_endp " "Elaborating entity \"acl_ic_host_endpoint\" for hierarchy \"atax:atax_inst\|atax_internal:atax_internal_inst\|atax_internal_ic_14049998284551828450:avmm_1_.global_icavmm_1_rw\|acl_ic_host_endpoint:m\[0\].m_endp\"" {  } { { "db/ip/atax/submodules/atax_internal.v" "m\[0\].m_endp" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/atax/test-fpga.prj/quartus/db/ip/atax/submodules/atax_internal.v" 429 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686672398062 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 acl_ic_host_endpoint.v(48) " "Verilog HDL assignment warning at acl_ic_host_endpoint.v(48): truncated value with size 32 to match size of target (3)" {  } { { "db/ip/atax/submodules/acl_ic_host_endpoint.v" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/atax/test-fpga.prj/quartus/db/ip/atax/submodules/acl_ic_host_endpoint.v" 48 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1686672398063 "|quartus_compile|atax:atax_inst|atax_internal:atax_internal_inst|atax_internal_ic_14049998284551828450:avmm_1_.global_icavmm_1_rw|acl_ic_host_endpoint:m[0].m_endp"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "acl_ic_host_endpoint atax:atax_inst\|atax_internal:atax_internal_inst\|atax_internal_ic_14049998284551828450:avmm_1_.global_icavmm_1_rw\|acl_ic_host_endpoint:m\[1\].m_endp " "Elaborating entity \"acl_ic_host_endpoint\" for hierarchy \"atax:atax_inst\|atax_internal:atax_internal_inst\|atax_internal_ic_14049998284551828450:avmm_1_.global_icavmm_1_rw\|acl_ic_host_endpoint:m\[1\].m_endp\"" {  } { { "db/ip/atax/submodules/atax_internal.v" "m\[1\].m_endp" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/atax/test-fpga.prj/quartus/db/ip/atax/submodules/atax_internal.v" 429 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686672398083 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 acl_ic_host_endpoint.v(48) " "Verilog HDL assignment warning at acl_ic_host_endpoint.v(48): truncated value with size 32 to match size of target (3)" {  } { { "db/ip/atax/submodules/acl_ic_host_endpoint.v" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/atax/test-fpga.prj/quartus/db/ip/atax/submodules/acl_ic_host_endpoint.v" 48 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1686672398084 "|quartus_compile|atax:atax_inst|atax_internal:atax_internal_inst|atax_internal_ic_14049998284551828450:avmm_1_.global_icavmm_1_rw|acl_ic_host_endpoint:m[1].m_endp"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "acl_ic_host_endpoint atax:atax_inst\|atax_internal:atax_internal_inst\|atax_internal_ic_14049998284551828450:avmm_1_.global_icavmm_1_rw\|acl_ic_host_endpoint:m\[2\].m_endp " "Elaborating entity \"acl_ic_host_endpoint\" for hierarchy \"atax:atax_inst\|atax_internal:atax_internal_inst\|atax_internal_ic_14049998284551828450:avmm_1_.global_icavmm_1_rw\|acl_ic_host_endpoint:m\[2\].m_endp\"" {  } { { "db/ip/atax/submodules/atax_internal.v" "m\[2\].m_endp" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/atax/test-fpga.prj/quartus/db/ip/atax/submodules/atax_internal.v" 429 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686672398102 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 acl_ic_host_endpoint.v(48) " "Verilog HDL assignment warning at acl_ic_host_endpoint.v(48): truncated value with size 32 to match size of target (3)" {  } { { "db/ip/atax/submodules/acl_ic_host_endpoint.v" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/atax/test-fpga.prj/quartus/db/ip/atax/submodules/acl_ic_host_endpoint.v" 48 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1686672398103 "|quartus_compile|atax:atax_inst|atax_internal:atax_internal_inst|atax_internal_ic_14049998284551828450:avmm_1_.global_icavmm_1_rw|acl_ic_host_endpoint:m[2].m_endp"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "acl_ic_host_endpoint atax:atax_inst\|atax_internal:atax_internal_inst\|atax_internal_ic_14049998284551828450:avmm_1_.global_icavmm_1_rw\|acl_ic_host_endpoint:m\[3\].m_endp " "Elaborating entity \"acl_ic_host_endpoint\" for hierarchy \"atax:atax_inst\|atax_internal:atax_internal_inst\|atax_internal_ic_14049998284551828450:avmm_1_.global_icavmm_1_rw\|acl_ic_host_endpoint:m\[3\].m_endp\"" {  } { { "db/ip/atax/submodules/atax_internal.v" "m\[3\].m_endp" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/atax/test-fpga.prj/quartus/db/ip/atax/submodules/atax_internal.v" 429 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686672398120 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 acl_ic_host_endpoint.v(48) " "Verilog HDL assignment warning at acl_ic_host_endpoint.v(48): truncated value with size 32 to match size of target (3)" {  } { { "db/ip/atax/submodules/acl_ic_host_endpoint.v" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/atax/test-fpga.prj/quartus/db/ip/atax/submodules/acl_ic_host_endpoint.v" 48 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1686672398121 "|quartus_compile|atax:atax_inst|atax_internal:atax_internal_inst|atax_internal_ic_14049998284551828450:avmm_1_.global_icavmm_1_rw|acl_ic_host_endpoint:m[3].m_endp"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "acl_ic_host_endpoint atax:atax_inst\|atax_internal:atax_internal_inst\|atax_internal_ic_14049998284551828450:avmm_1_.global_icavmm_1_rw\|acl_ic_host_endpoint:m\[4\].m_endp " "Elaborating entity \"acl_ic_host_endpoint\" for hierarchy \"atax:atax_inst\|atax_internal:atax_internal_inst\|atax_internal_ic_14049998284551828450:avmm_1_.global_icavmm_1_rw\|acl_ic_host_endpoint:m\[4\].m_endp\"" {  } { { "db/ip/atax/submodules/atax_internal.v" "m\[4\].m_endp" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/atax/test-fpga.prj/quartus/db/ip/atax/submodules/atax_internal.v" 429 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686672398138 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 acl_ic_host_endpoint.v(48) " "Verilog HDL assignment warning at acl_ic_host_endpoint.v(48): truncated value with size 32 to match size of target (3)" {  } { { "db/ip/atax/submodules/acl_ic_host_endpoint.v" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/atax/test-fpga.prj/quartus/db/ip/atax/submodules/acl_ic_host_endpoint.v" 48 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1686672398139 "|quartus_compile|atax:atax_inst|atax_internal:atax_internal_inst|atax_internal_ic_14049998284551828450:avmm_1_.global_icavmm_1_rw|acl_ic_host_endpoint:m[4].m_endp"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "acl_ic_host_endpoint atax:atax_inst\|atax_internal:atax_internal_inst\|atax_internal_ic_14049998284551828450:avmm_1_.global_icavmm_1_rw\|acl_ic_host_endpoint:m\[5\].m_endp " "Elaborating entity \"acl_ic_host_endpoint\" for hierarchy \"atax:atax_inst\|atax_internal:atax_internal_inst\|atax_internal_ic_14049998284551828450:avmm_1_.global_icavmm_1_rw\|acl_ic_host_endpoint:m\[5\].m_endp\"" {  } { { "db/ip/atax/submodules/atax_internal.v" "m\[5\].m_endp" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/atax/test-fpga.prj/quartus/db/ip/atax/submodules/atax_internal.v" 429 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686672398159 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 acl_ic_host_endpoint.v(48) " "Verilog HDL assignment warning at acl_ic_host_endpoint.v(48): truncated value with size 32 to match size of target (3)" {  } { { "db/ip/atax/submodules/acl_ic_host_endpoint.v" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/atax/test-fpga.prj/quartus/db/ip/atax/submodules/acl_ic_host_endpoint.v" 48 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1686672398161 "|quartus_compile|atax:atax_inst|atax_internal:atax_internal_inst|atax_internal_ic_14049998284551828450:avmm_1_.global_icavmm_1_rw|acl_ic_host_endpoint:m[5].m_endp"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "acl_ic_host_endpoint atax:atax_inst\|atax_internal:atax_internal_inst\|atax_internal_ic_14049998284551828450:avmm_1_.global_icavmm_1_rw\|acl_ic_host_endpoint:m\[6\].m_endp " "Elaborating entity \"acl_ic_host_endpoint\" for hierarchy \"atax:atax_inst\|atax_internal:atax_internal_inst\|atax_internal_ic_14049998284551828450:avmm_1_.global_icavmm_1_rw\|acl_ic_host_endpoint:m\[6\].m_endp\"" {  } { { "db/ip/atax/submodules/atax_internal.v" "m\[6\].m_endp" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/atax/test-fpga.prj/quartus/db/ip/atax/submodules/atax_internal.v" 429 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686672398184 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 acl_ic_host_endpoint.v(48) " "Verilog HDL assignment warning at acl_ic_host_endpoint.v(48): truncated value with size 32 to match size of target (3)" {  } { { "db/ip/atax/submodules/acl_ic_host_endpoint.v" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/atax/test-fpga.prj/quartus/db/ip/atax/submodules/acl_ic_host_endpoint.v" 48 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1686672398185 "|quartus_compile|atax:atax_inst|atax_internal:atax_internal_inst|atax_internal_ic_14049998284551828450:avmm_1_.global_icavmm_1_rw|acl_ic_host_endpoint:m[6].m_endp"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "acl_ic_agent_endpoint atax:atax_inst\|atax_internal:atax_internal_inst\|atax_internal_ic_14049998284551828450:avmm_1_.global_icavmm_1_rw\|acl_ic_agent_endpoint:s.s_endp " "Elaborating entity \"acl_ic_agent_endpoint\" for hierarchy \"atax:atax_inst\|atax_internal:atax_internal_inst\|atax_internal_ic_14049998284551828450:avmm_1_.global_icavmm_1_rw\|acl_ic_agent_endpoint:s.s_endp\"" {  } { { "db/ip/atax/submodules/atax_internal.v" "s.s_endp" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/atax/test-fpga.prj/quartus/db/ip/atax/submodules/atax_internal.v" 506 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686672398204 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "acl_ic_agent_wrp atax:atax_inst\|atax_internal:atax_internal_inst\|atax_internal_ic_14049998284551828450:avmm_1_.global_icavmm_1_rw\|acl_ic_agent_endpoint:s.s_endp\|acl_ic_agent_wrp:wrp " "Elaborating entity \"acl_ic_agent_wrp\" for hierarchy \"atax:atax_inst\|atax_internal:atax_internal_inst\|atax_internal_ic_14049998284551828450:avmm_1_.global_icavmm_1_rw\|acl_ic_agent_endpoint:s.s_endp\|acl_ic_agent_wrp:wrp\"" {  } { { "db/ip/atax/submodules/acl_ic_agent_endpoint.v" "wrp" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/atax/test-fpga.prj/quartus/db/ip/atax/submodules/acl_ic_agent_endpoint.v" 138 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686672398221 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "acl_reset_handler atax:atax_inst\|atax_internal:atax_internal_inst\|atax_internal_ic_14049998284551828450:avmm_1_.global_icavmm_1_rw\|acl_ic_agent_endpoint:s.s_endp\|acl_ic_agent_wrp:wrp\|acl_reset_handler:acl_reset_handler_inst " "Elaborating entity \"acl_reset_handler\" for hierarchy \"atax:atax_inst\|atax_internal:atax_internal_inst\|atax_internal_ic_14049998284551828450:avmm_1_.global_icavmm_1_rw\|acl_ic_agent_endpoint:s.s_endp\|acl_ic_agent_wrp:wrp\|acl_reset_handler:acl_reset_handler_inst\"" {  } { { "db/ip/atax/submodules/acl_ic_agent_wrp.v" "acl_reset_handler_inst" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/atax/test-fpga.prj/quartus/db/ip/atax/submodules/acl_ic_agent_wrp.v" 67 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686672398231 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "resetn_fanout_pipeline acl_reset_handler.sv(295) " "Verilog HDL or VHDL warning at acl_reset_handler.sv(295): object \"resetn_fanout_pipeline\" assigned a value but never read" {  } { { "db/ip/atax/submodules/acl_reset_handler.sv" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/atax/test-fpga.prj/quartus/db/ip/atax/submodules/acl_reset_handler.sv" 295 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1686672398232 "|quartus_compile|atax:atax_inst|atax_internal:atax_internal_inst|atax_internal_ic_14049998284551828450:avmm_1_.global_icavmm_1_rw|acl_ic_agent_endpoint:s.s_endp|acl_ic_agent_wrp:wrp|acl_reset_handler:acl_reset_handler_inst"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "acl_ic_agent_rrp atax:atax_inst\|atax_internal:atax_internal_inst\|atax_internal_ic_14049998284551828450:avmm_1_.global_icavmm_1_rw\|acl_ic_agent_endpoint:s.s_endp\|acl_ic_agent_rrp:rrp " "Elaborating entity \"acl_ic_agent_rrp\" for hierarchy \"atax:atax_inst\|atax_internal:atax_internal_inst\|atax_internal_ic_14049998284551828450:avmm_1_.global_icavmm_1_rw\|acl_ic_agent_endpoint:s.s_endp\|acl_ic_agent_rrp:rrp\"" {  } { { "db/ip/atax/submodules/acl_ic_agent_endpoint.v" "rrp" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/atax/test-fpga.prj/quartus/db/ip/atax/submodules/acl_ic_agent_endpoint.v" 167 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686672398239 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 acl_ic_agent_rrp.v(219) " "Verilog HDL assignment warning at acl_ic_agent_rrp.v(219): truncated value with size 32 to match size of target (1)" {  } { { "db/ip/atax/submodules/acl_ic_agent_rrp.v" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/atax/test-fpga.prj/quartus/db/ip/atax/submodules/acl_ic_agent_rrp.v" 219 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1686672398242 "|quartus_compile|atax:atax_inst|atax_internal:atax_internal_inst|atax_internal_ic_14049998284551828450:avmm_1_.global_icavmm_1_rw|acl_ic_agent_endpoint:s.s_endp|acl_ic_agent_rrp:rrp"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "acl_ll_fifo atax:atax_inst\|atax_internal:atax_internal_inst\|atax_internal_ic_14049998284551828450:avmm_1_.global_icavmm_1_rw\|acl_ic_agent_endpoint:s.s_endp\|acl_ic_agent_rrp:rrp\|acl_ll_fifo:read_fifo " "Elaborating entity \"acl_ll_fifo\" for hierarchy \"atax:atax_inst\|atax_internal:atax_internal_inst\|atax_internal_ic_14049998284551828450:avmm_1_.global_icavmm_1_rw\|acl_ic_agent_endpoint:s.s_endp\|acl_ic_agent_rrp:rrp\|acl_ll_fifo:read_fifo\"" {  } { { "db/ip/atax/submodules/acl_ic_agent_rrp.v" "read_fifo" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/atax/test-fpga.prj/quartus/db/ip/atax/submodules/acl_ic_agent_rrp.v" 158 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686672398258 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "acl_reset_handler atax:atax_inst\|atax_internal:atax_internal_inst\|atax_internal_ic_14049998284551828450:avmm_1_.global_icavmm_1_rw\|acl_ic_agent_endpoint:s.s_endp\|acl_ic_agent_rrp:rrp\|acl_ll_fifo:read_fifo\|acl_reset_handler:acl_reset_handler_inst " "Elaborating entity \"acl_reset_handler\" for hierarchy \"atax:atax_inst\|atax_internal:atax_internal_inst\|atax_internal_ic_14049998284551828450:avmm_1_.global_icavmm_1_rw\|acl_ic_agent_endpoint:s.s_endp\|acl_ic_agent_rrp:rrp\|acl_ll_fifo:read_fifo\|acl_reset_handler:acl_reset_handler_inst\"" {  } { { "db/ip/atax/submodules/acl_ll_fifo.v" "acl_reset_handler_inst" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/atax/test-fpga.prj/quartus/db/ip/atax/submodules/acl_ll_fifo.v" 82 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686672398271 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "resetn_fanout_pipeline acl_reset_handler.sv(295) " "Verilog HDL or VHDL warning at acl_reset_handler.sv(295): object \"resetn_fanout_pipeline\" assigned a value but never read" {  } { { "db/ip/atax/submodules/acl_reset_handler.sv" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/atax/test-fpga.prj/quartus/db/ip/atax/submodules/acl_reset_handler.sv" 295 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1686672398272 "|quartus_compile|atax:atax_inst|atax_internal:atax_internal_inst|atax_internal_ic_14049998284551828450:avmm_1_.global_icavmm_1_rw|acl_ic_agent_endpoint:s.s_endp|acl_ic_agent_rrp:rrp|acl_ll_fifo:read_fifo|acl_reset_handler:acl_reset_handler_inst"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "acl_arb2 atax:atax_inst\|atax_internal:atax_internal_inst\|atax_internal_ic_14049998284551828450:avmm_1_.global_icavmm_1_rw\|acl_arb2:a\[0\].a " "Elaborating entity \"acl_arb2\" for hierarchy \"atax:atax_inst\|atax_internal:atax_internal_inst\|atax_internal_ic_14049998284551828450:avmm_1_.global_icavmm_1_rw\|acl_arb2:a\[0\].a\"" {  } { { "db/ip/atax/submodules/atax_internal.v" "a\[0\].a" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/atax/test-fpga.prj/quartus/db/ip/atax/submodules/atax_internal.v" 605 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686672398284 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "acl_arb_pipeline_reg atax:atax_inst\|atax_internal:atax_internal_inst\|atax_internal_ic_14049998284551828450:avmm_1_.global_icavmm_1_rw\|acl_arb_pipeline_reg:dp\[0\].dp " "Elaborating entity \"acl_arb_pipeline_reg\" for hierarchy \"atax:atax_inst\|atax_internal:atax_internal_inst\|atax_internal_ic_14049998284551828450:avmm_1_.global_icavmm_1_rw\|acl_arb_pipeline_reg:dp\[0\].dp\"" {  } { { "db/ip/atax/submodules/atax_internal.v" "dp\[0\].dp" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/atax/test-fpga.prj/quartus/db/ip/atax/submodules/atax_internal.v" 648 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686672398337 ""}
{ "Warning" "WVRFX_VDB_ONEWAY_BIDIR_CONNECTION" "out_intf.req.enable in_intf.req.enable acl_arb2.v(356) " "Bidirectional port \"in_intf.req.enable\" at acl_arb2.v(356) has a one-way connection to bidirectional port \"out_intf.req.enable\"" {  } { { "db/ip/atax/submodules/acl_arb2.v" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/atax/test-fpga.prj/quartus/db/ip/atax/submodules/acl_arb2.v" 356 0 0 } }  } 0 10665 "Bidirectional port \"%2!s!\" at %3!s! has a one-way connection to bidirectional port \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686672398342 "|quartus_compile|atax:atax_inst|atax_internal:atax_internal_inst|atax_internal_ic_14049998284551828450:avmm_1_.global_icavmm_1_rw|acl_arb_pipeline_reg:dp[0].dp"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "acl_arb_data atax:atax_inst\|atax_internal:atax_internal_inst\|atax_internal_ic_14049998284551828450:avmm_1_.global_icavmm_1_rw\|acl_arb_pipeline_reg:dp\[0\].dp\|acl_arb_data:pipe_r " "Elaborating entity \"acl_arb_data\" for hierarchy \"atax:atax_inst\|atax_internal:atax_internal_inst\|atax_internal_ic_14049998284551828450:avmm_1_.global_icavmm_1_rw\|acl_arb_pipeline_reg:dp\[0\].dp\|acl_arb_data:pipe_r\"" {  } { { "db/ip/atax/submodules/acl_arb2.v" "pipe_r" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/atax/test-fpga.prj/quartus/db/ip/atax/submodules/acl_arb2.v" 389 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686672398358 ""}
{ "Warning" "WSGN_EMPTY_SHELL" "acl_arb_data " "Entity \"acl_arb_data\" contains only dangling pins" {  } { { "db/ip/atax/submodules/acl_arb2.v" "pipe_r" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/atax/test-fpga.prj/quartus/db/ip/atax/submodules/acl_arb2.v" 389 0 0 } }  } 0 12158 "Entity \"%1!s!\" contains only dangling pins" 0 0 "Analysis & Synthesis" 0 -1 1686672398361 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "acl_arb_staging_reg atax:atax_inst\|atax_internal:atax_internal_inst\|atax_internal_ic_14049998284551828450:avmm_1_.global_icavmm_1_rw\|acl_arb_staging_reg:sp\[0\].sp " "Elaborating entity \"acl_arb_staging_reg\" for hierarchy \"atax:atax_inst\|atax_internal:atax_internal_inst\|atax_internal_ic_14049998284551828450:avmm_1_.global_icavmm_1_rw\|acl_arb_staging_reg:sp\[0\].sp\"" {  } { { "db/ip/atax/submodules/atax_internal.v" "sp\[0\].sp" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/atax/test-fpga.prj/quartus/db/ip/atax/submodules/atax_internal.v" 691 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686672398420 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "acl_ic_to_avm atax:atax_inst\|atax_internal:atax_internal_inst\|acl_ic_to_avm:avmm_1_.global_out_ic_to_avmavmm_1_rw " "Elaborating entity \"acl_ic_to_avm\" for hierarchy \"atax:atax_inst\|atax_internal:atax_internal_inst\|acl_ic_to_avm:avmm_1_.global_out_ic_to_avmavmm_1_rw\"" {  } { { "db/ip/atax/submodules/atax_internal.v" "avmm_1_.global_out_ic_to_avmavmm_1_rw" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/atax/test-fpga.prj/quartus/db/ip/atax/submodules/atax_internal.v" 335 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686672398452 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "acl_reset_handler atax:atax_inst\|atax_internal:atax_internal_inst\|acl_ic_to_avm:avmm_1_.global_out_ic_to_avmavmm_1_rw\|acl_reset_handler:acl_reset_handler_inst " "Elaborating entity \"acl_reset_handler\" for hierarchy \"atax:atax_inst\|atax_internal:atax_internal_inst\|acl_ic_to_avm:avmm_1_.global_out_ic_to_avmavmm_1_rw\|acl_reset_handler:acl_reset_handler_inst\"" {  } { { "db/ip/atax/submodules/acl_ic_to_avm.v" "acl_reset_handler_inst" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/atax/test-fpga.prj/quartus/db/ip/atax/submodules/acl_ic_to_avm.v" 90 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686672398462 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "resetn_fanout_pipeline acl_reset_handler.sv(295) " "Verilog HDL or VHDL warning at acl_reset_handler.sv(295): object \"resetn_fanout_pipeline\" assigned a value but never read" {  } { { "db/ip/atax/submodules/acl_reset_handler.sv" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/atax/test-fpga.prj/quartus/db/ip/atax/submodules/acl_reset_handler.sv" 295 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1686672398464 "|quartus_compile|atax:atax_inst|atax_internal:atax_internal_inst|acl_ic_to_avm:avmm_1_.global_out_ic_to_avmavmm_1_rw|acl_reset_handler:acl_reset_handler_inst"}
{ "Info" "ISGN_QIC_SYNTHESIS_TOP_SEVERAL" "2 " "2 design partitions require synthesis" { { "Info" "ISGN_QIC_SYNTHESIS_REASON_SOURCE" "Top " "Partition \"Top\" requires synthesis because its netlist type is Source File" {  } {  } 0 12210 "Partition \"%1!s!\" requires synthesis because its netlist type is Source File" 0 0 "Design Software" 0 -1 1686672405559 ""} { "Info" "ISGN_QIC_SYNTHESIS_REASON_SOURCE" "component_partition " "Partition \"component_partition\" requires synthesis because its netlist type is Source File" {  } {  } 0 12210 "Partition \"%1!s!\" requires synthesis because its netlist type is Source File" 0 0 "Design Software" 0 -1 1686672405559 ""}  } {  } 0 12206 "%1!d! design partitions require synthesis" 0 0 "Analysis & Synthesis" 0 -1 1686672405559 ""}
{ "Info" "ISGN_QIC_NO_SYNTHESIS_TOP_ZERO" "" "No design partitions will skip synthesis in the current incremental compilation" {  } {  } 0 12209 "No design partitions will skip synthesis in the current incremental compilation" 0 0 "Analysis & Synthesis" 0 -1 1686672405560 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "150 " "150 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Analysis & Synthesis" 0 -1 1686672423798 ""}
{ "Info" "IQSYN_SYNTHESIZE_TOP_PARTITION" "" "Starting Logic Optimization and Technology Mapping for Top Partition" {  } {  } 0 281020 "Starting Logic Optimization and Technology Mapping for Top Partition" 0 0 "Analysis & Synthesis" 0 -1 1686672424009 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING_ON_PARTITION" "Top " "Timing-Driven Synthesis is running on partition \"Top\"" {  } {  } 0 286031 "Timing-Driven Synthesis is running on partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686672424188 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "730 " "Implemented 730 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "292 " "Implemented 292 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1686672424400 ""} { "Info" "ICUT_CUT_TM_OPINS" "72 " "Implemented 72 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1686672424400 ""} { "Info" "ICUT_CUT_TM_LCELLS" "365 " "Implemented 365 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1686672424400 ""} { "Info" "ICUT_CUT_TM_BLACKBOX" "1 " "Implemented 1 partitions" {  } {  } 0 21071 "Implemented %1!d! partitions" 0 0 "Design Software" 0 -1 1686672424400 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1686672424400 ""}
{ "Info" "IQSYN_SYNTHESIZE_PARTITION" "component_partition " "Starting Logic Optimization and Technology Mapping for Partition component_partition" {  } { { "quartus_compile.sv" "atax_inst" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/atax/test-fpga.prj/quartus/quartus_compile.sv" 81 0 0 } }  } 0 281019 "Starting Logic Optimization and Technology Mapping for Partition %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686672424422 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "atax:atax_inst\|avmm_1_rw_address\[0\] GND " "Pin \"atax:atax_inst\|avmm_1_rw_address\[0\]\" is stuck at GND" {  } { { "db/ip/atax/atax.v" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/atax/test-fpga.prj/quartus/db/ip/atax/atax.v" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1686672430208 "|quartus_compile|atax:atax_inst|avmm_1_rw_address[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "atax:atax_inst\|avmm_1_rw_address\[1\] GND " "Pin \"atax:atax_inst\|avmm_1_rw_address\[1\]\" is stuck at GND" {  } { { "db/ip/atax/atax.v" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/atax/test-fpga.prj/quartus/db/ip/atax/atax.v" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1686672430208 "|quartus_compile|atax:atax_inst|avmm_1_rw_address[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "atax:atax_inst\|avmm_1_rw_byteenable\[0\] VCC " "Pin \"atax:atax_inst\|avmm_1_rw_byteenable\[0\]\" is stuck at VCC" {  } { { "db/ip/atax/atax.v" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/atax/test-fpga.prj/quartus/db/ip/atax/atax.v" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1686672430208 "|quartus_compile|atax:atax_inst|avmm_1_rw_byteenable[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "atax:atax_inst\|avmm_1_rw_byteenable\[1\] VCC " "Pin \"atax:atax_inst\|avmm_1_rw_byteenable\[1\]\" is stuck at VCC" {  } { { "db/ip/atax/atax.v" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/atax/test-fpga.prj/quartus/db/ip/atax/atax.v" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1686672430208 "|quartus_compile|atax:atax_inst|avmm_1_rw_byteenable[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "atax:atax_inst\|avmm_1_rw_byteenable\[2\] VCC " "Pin \"atax:atax_inst\|avmm_1_rw_byteenable\[2\]\" is stuck at VCC" {  } { { "db/ip/atax/atax.v" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/atax/test-fpga.prj/quartus/db/ip/atax/atax.v" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1686672430208 "|quartus_compile|atax:atax_inst|avmm_1_rw_byteenable[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "atax:atax_inst\|avmm_1_rw_byteenable\[3\] VCC " "Pin \"atax:atax_inst\|avmm_1_rw_byteenable\[3\]\" is stuck at VCC" {  } { { "db/ip/atax/atax.v" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/atax/test-fpga.prj/quartus/db/ip/atax/atax.v" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1686672430208 "|quartus_compile|atax:atax_inst|avmm_1_rw_byteenable[3]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1686672430208 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING_ON_PARTITION" "component_partition " "Timing-Driven Synthesis is running on partition \"component_partition\"" {  } {  } 0 286031 "Timing-Driven Synthesis is running on partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686672430853 ""}
{ "Info" "IFTM_FTM_INSERTED_LCELL_TO_HONOR_MAX_FANOUT_HDR" "" "Inserted logic cells for Maximum Fan-Out assignment" { { "Info" "IFTM_FTM_INSERTED_LCELL_TO_HONOR_MAX_FANOUT" "5 atax:atax_inst\|atax_internal:atax_internal_inst\|atax_function_wrapper:atax_internal\|atax_function:theatax_function\|atax_bb_B7:thebb_atax_B7\|atax_bb_B7_stall_region:thebb_atax_B7_stall_region\|atax_i_llvm_fpga_push_token_i1_throttle_push_0:thei_llvm_fpga_push_token_i1_throttle_push_atax1\|acl_push:thei_llvm_fpga_push_token_i1_throttle_push_atax1\|acl_token_fifo_counter:fifo\|valid_counter\[0\] " "Inserted 5 logic cells for Maximum Fan-Out assignment on \"atax:atax_inst\|atax_internal:atax_internal_inst\|atax_function_wrapper:atax_internal\|atax_function:theatax_function\|atax_bb_B7:thebb_atax_B7\|atax_bb_B7_stall_region:thebb_atax_B7_stall_region\|atax_i_llvm_fpga_push_token_i1_throttle_push_0:thei_llvm_fpga_push_token_i1_throttle_push_atax1\|acl_push:thei_llvm_fpga_push_token_i1_throttle_push_atax1\|acl_token_fifo_counter:fifo\|valid_counter\[0\]\"" {  } { { "db/ip/atax/submodules/acl_token_fifo_counter.v" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/atax/test-fpga.prj/quartus/db/ip/atax/submodules/acl_token_fifo_counter.v" 155 -1 0 } }  } 0 18058 "Inserted %1!d! logic cells for Maximum Fan-Out assignment on \"%2!s!\"" 0 0 "Design Software" 0 -1 1686672434304 ""}  } {  } 0 18062 "Inserted logic cells for Maximum Fan-Out assignment" 0 0 "Analysis & Synthesis" 0 -1 1686672434304 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "2839 " "2839 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1686672434520 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "13003 " "Implemented 13003 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "292 " "Implemented 292 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1686672434745 ""} { "Info" "ICUT_CUT_TM_OPINS" "72 " "Implemented 72 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1686672434745 ""} { "Info" "ICUT_CUT_TM_LCELLS" "11522 " "Implemented 11522 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1686672434745 ""} { "Info" "ICUT_CUT_TM_RAMS" "1113 " "Implemented 1113 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Design Software" 0 -1 1686672434745 ""} { "Info" "ICUT_CUT_TM_DSP_ELEM" "4 " "Implemented 4 DSP elements" {  } {  } 0 21062 "Implemented %1!d! DSP elements" 0 0 "Design Software" 0 -1 1686672434745 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1686672434745 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/atax/test-fpga.prj/quartus/quartus_compile.map.smsg " "Generated suppressed messages file C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/atax/test-fpga.prj/quartus/quartus_compile.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686672435863 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 223 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 223 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "5271 " "Peak virtual memory: 5271 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1686672438106 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Jun 13 18:07:18 2023 " "Processing ended: Tue Jun 13 18:07:18 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1686672438106 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:01:41 " "Elapsed time: 00:01:41" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1686672438106 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:01:39 " "Total CPU time (on all processors): 00:01:39" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1686672438106 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1686672438106 ""}
