/*******************************************************************************
* File Name: cyfittergnu.inc
* 
* PSoC Creator  4.1 Update 1
*
* Description:
* 
* This file is automatically generated by PSoC Creator.
*
********************************************************************************
* Copyright (c) 2007-2017 Cypress Semiconductor.  All rights reserved.
* You may use this file only in accordance with the license, terms, conditions, 
* disclaimers, and limitations in the end user license agreement accompanying 
* the software package with which this file was provided.
********************************************************************************/

.ifndef INCLUDED_CYFITTERGNU_INC
.set INCLUDED_CYFITTERGNU_INC, 1
.include "cydevicegnu.inc"
.include "cydevicegnu_trm.inc"

/* Clock_1 */
.set Clock_1__CFG0, CYREG_CLKDIST_DCFG4_CFG0
.set Clock_1__CFG1, CYREG_CLKDIST_DCFG4_CFG1
.set Clock_1__CFG2, CYREG_CLKDIST_DCFG4_CFG2
.set Clock_1__CFG2_SRC_SEL_MASK, 0x07
.set Clock_1__INDEX, 0x04
.set Clock_1__PM_ACT_CFG, CYREG_PM_ACT_CFG2
.set Clock_1__PM_ACT_MSK, 0x10
.set Clock_1__PM_STBY_CFG, CYREG_PM_STBY_CFG2
.set Clock_1__PM_STBY_MSK, 0x10

/* Clock_2 */
.set Clock_2__CFG0, CYREG_CLKDIST_DCFG2_CFG0
.set Clock_2__CFG1, CYREG_CLKDIST_DCFG2_CFG1
.set Clock_2__CFG2, CYREG_CLKDIST_DCFG2_CFG2
.set Clock_2__CFG2_SRC_SEL_MASK, 0x07
.set Clock_2__INDEX, 0x02
.set Clock_2__PM_ACT_CFG, CYREG_PM_ACT_CFG2
.set Clock_2__PM_ACT_MSK, 0x04
.set Clock_2__PM_STBY_CFG, CYREG_PM_STBY_CFG2
.set Clock_2__PM_STBY_MSK, 0x04

/* Clock_3 */
.set Clock_3__CFG0, CYREG_CLKDIST_DCFG1_CFG0
.set Clock_3__CFG1, CYREG_CLKDIST_DCFG1_CFG1
.set Clock_3__CFG2, CYREG_CLKDIST_DCFG1_CFG2
.set Clock_3__CFG2_SRC_SEL_MASK, 0x07
.set Clock_3__INDEX, 0x01
.set Clock_3__PM_ACT_CFG, CYREG_PM_ACT_CFG2
.set Clock_3__PM_ACT_MSK, 0x02
.set Clock_3__PM_STBY_CFG, CYREG_PM_STBY_CFG2
.set Clock_3__PM_STBY_MSK, 0x02

/* Clock_4 */
.set Clock_4__CFG0, CYREG_CLKDIST_DCFG0_CFG0
.set Clock_4__CFG1, CYREG_CLKDIST_DCFG0_CFG1
.set Clock_4__CFG2, CYREG_CLKDIST_DCFG0_CFG2
.set Clock_4__CFG2_SRC_SEL_MASK, 0x07
.set Clock_4__INDEX, 0x00
.set Clock_4__PM_ACT_CFG, CYREG_PM_ACT_CFG2
.set Clock_4__PM_ACT_MSK, 0x01
.set Clock_4__PM_STBY_CFG, CYREG_PM_STBY_CFG2
.set Clock_4__PM_STBY_MSK, 0x01

/* Clock_5 */
.set Clock_5__CFG0, CYREG_CLKDIST_DCFG3_CFG0
.set Clock_5__CFG1, CYREG_CLKDIST_DCFG3_CFG1
.set Clock_5__CFG2, CYREG_CLKDIST_DCFG3_CFG2
.set Clock_5__CFG2_SRC_SEL_MASK, 0x07
.set Clock_5__INDEX, 0x03
.set Clock_5__PM_ACT_CFG, CYREG_PM_ACT_CFG2
.set Clock_5__PM_ACT_MSK, 0x08
.set Clock_5__PM_STBY_CFG, CYREG_PM_STBY_CFG2
.set Clock_5__PM_STBY_MSK, 0x08

/* Clock_Steering */
.set Clock_Steering__CFG0, CYREG_CLKDIST_DCFG5_CFG0
.set Clock_Steering__CFG1, CYREG_CLKDIST_DCFG5_CFG1
.set Clock_Steering__CFG2, CYREG_CLKDIST_DCFG5_CFG2
.set Clock_Steering__CFG2_SRC_SEL_MASK, 0x07
.set Clock_Steering__INDEX, 0x05
.set Clock_Steering__PM_ACT_CFG, CYREG_PM_ACT_CFG2
.set Clock_Steering__PM_ACT_MSK, 0x20
.set Clock_Steering__PM_STBY_CFG, CYREG_PM_STBY_CFG2
.set Clock_Steering__PM_STBY_MSK, 0x20

/* Comparator_Counter_CounterUDB */
.set Comparator_Counter_CounterUDB_sC8_counterdp_u0__16BIT_A0_REG, CYREG_B0_UDB05_06_A0
.set Comparator_Counter_CounterUDB_sC8_counterdp_u0__16BIT_A1_REG, CYREG_B0_UDB05_06_A1
.set Comparator_Counter_CounterUDB_sC8_counterdp_u0__16BIT_D0_REG, CYREG_B0_UDB05_06_D0
.set Comparator_Counter_CounterUDB_sC8_counterdp_u0__16BIT_D1_REG, CYREG_B0_UDB05_06_D1
.set Comparator_Counter_CounterUDB_sC8_counterdp_u0__16BIT_DP_AUX_CTL_REG, CYREG_B0_UDB05_06_ACTL
.set Comparator_Counter_CounterUDB_sC8_counterdp_u0__16BIT_F0_REG, CYREG_B0_UDB05_06_F0
.set Comparator_Counter_CounterUDB_sC8_counterdp_u0__16BIT_F1_REG, CYREG_B0_UDB05_06_F1
.set Comparator_Counter_CounterUDB_sC8_counterdp_u0__A0_A1_REG, CYREG_B0_UDB05_A0_A1
.set Comparator_Counter_CounterUDB_sC8_counterdp_u0__A0_REG, CYREG_B0_UDB05_A0
.set Comparator_Counter_CounterUDB_sC8_counterdp_u0__A1_REG, CYREG_B0_UDB05_A1
.set Comparator_Counter_CounterUDB_sC8_counterdp_u0__D0_D1_REG, CYREG_B0_UDB05_D0_D1
.set Comparator_Counter_CounterUDB_sC8_counterdp_u0__D0_REG, CYREG_B0_UDB05_D0
.set Comparator_Counter_CounterUDB_sC8_counterdp_u0__D1_REG, CYREG_B0_UDB05_D1
.set Comparator_Counter_CounterUDB_sC8_counterdp_u0__DP_AUX_CTL_REG, CYREG_B0_UDB05_ACTL
.set Comparator_Counter_CounterUDB_sC8_counterdp_u0__F0_F1_REG, CYREG_B0_UDB05_F0_F1
.set Comparator_Counter_CounterUDB_sC8_counterdp_u0__F0_REG, CYREG_B0_UDB05_F0
.set Comparator_Counter_CounterUDB_sC8_counterdp_u0__F1_REG, CYREG_B0_UDB05_F1
.set Comparator_Counter_CounterUDB_sC8_counterdp_u0__MSK_DP_AUX_CTL_REG, CYREG_B0_UDB05_MSK_ACTL
.set Comparator_Counter_CounterUDB_sC8_counterdp_u0__PER_DP_AUX_CTL_REG, CYREG_B0_UDB05_MSK_ACTL
.set Comparator_Counter_CounterUDB_sCTRLReg_ctrlreg__16BIT_CONTROL_AUX_CTL_REG, CYREG_B0_UDB05_06_ACTL
.set Comparator_Counter_CounterUDB_sCTRLReg_ctrlreg__16BIT_CONTROL_CONTROL_REG, CYREG_B0_UDB05_06_CTL
.set Comparator_Counter_CounterUDB_sCTRLReg_ctrlreg__16BIT_CONTROL_COUNT_REG, CYREG_B0_UDB05_06_CTL
.set Comparator_Counter_CounterUDB_sCTRLReg_ctrlreg__16BIT_COUNT_CONTROL_REG, CYREG_B0_UDB05_06_CTL
.set Comparator_Counter_CounterUDB_sCTRLReg_ctrlreg__16BIT_COUNT_COUNT_REG, CYREG_B0_UDB05_06_CTL
.set Comparator_Counter_CounterUDB_sCTRLReg_ctrlreg__16BIT_MASK_MASK_REG, CYREG_B0_UDB05_06_MSK
.set Comparator_Counter_CounterUDB_sCTRLReg_ctrlreg__16BIT_MASK_PERIOD_REG, CYREG_B0_UDB05_06_MSK
.set Comparator_Counter_CounterUDB_sCTRLReg_ctrlreg__16BIT_PERIOD_MASK_REG, CYREG_B0_UDB05_06_MSK
.set Comparator_Counter_CounterUDB_sCTRLReg_ctrlreg__16BIT_PERIOD_PERIOD_REG, CYREG_B0_UDB05_06_MSK
.set Comparator_Counter_CounterUDB_sCTRLReg_ctrlreg__7__MASK, 0x80
.set Comparator_Counter_CounterUDB_sCTRLReg_ctrlreg__7__POS, 7
.set Comparator_Counter_CounterUDB_sCTRLReg_ctrlreg__CONTROL_AUX_CTL_REG, CYREG_B0_UDB05_ACTL
.set Comparator_Counter_CounterUDB_sCTRLReg_ctrlreg__CONTROL_REG, CYREG_B0_UDB05_CTL
.set Comparator_Counter_CounterUDB_sCTRLReg_ctrlreg__CONTROL_ST_REG, CYREG_B0_UDB05_ST_CTL
.set Comparator_Counter_CounterUDB_sCTRLReg_ctrlreg__COUNT_REG, CYREG_B0_UDB05_CTL
.set Comparator_Counter_CounterUDB_sCTRLReg_ctrlreg__COUNT_ST_REG, CYREG_B0_UDB05_ST_CTL
.set Comparator_Counter_CounterUDB_sCTRLReg_ctrlreg__MASK, 0x80
.set Comparator_Counter_CounterUDB_sCTRLReg_ctrlreg__MASK_CTL_AUX_CTL_REG, CYREG_B0_UDB05_MSK_ACTL
.set Comparator_Counter_CounterUDB_sCTRLReg_ctrlreg__PER_CTL_AUX_CTL_REG, CYREG_B0_UDB05_MSK_ACTL
.set Comparator_Counter_CounterUDB_sCTRLReg_ctrlreg__PERIOD_REG, CYREG_B0_UDB05_MSK
.set Comparator_Counter_CounterUDB_sSTSReg_stsreg__0__MASK, 0x01
.set Comparator_Counter_CounterUDB_sSTSReg_stsreg__0__POS, 0
.set Comparator_Counter_CounterUDB_sSTSReg_stsreg__1__MASK, 0x02
.set Comparator_Counter_CounterUDB_sSTSReg_stsreg__1__POS, 1
.set Comparator_Counter_CounterUDB_sSTSReg_stsreg__16BIT_STATUS_AUX_CTL_REG, CYREG_B0_UDB05_06_ACTL
.set Comparator_Counter_CounterUDB_sSTSReg_stsreg__16BIT_STATUS_REG, CYREG_B0_UDB05_06_ST
.set Comparator_Counter_CounterUDB_sSTSReg_stsreg__3__MASK, 0x08
.set Comparator_Counter_CounterUDB_sSTSReg_stsreg__3__POS, 3
.set Comparator_Counter_CounterUDB_sSTSReg_stsreg__4__MASK, 0x10
.set Comparator_Counter_CounterUDB_sSTSReg_stsreg__4__POS, 4
.set Comparator_Counter_CounterUDB_sSTSReg_stsreg__5__MASK, 0x20
.set Comparator_Counter_CounterUDB_sSTSReg_stsreg__5__POS, 5
.set Comparator_Counter_CounterUDB_sSTSReg_stsreg__6__MASK, 0x40
.set Comparator_Counter_CounterUDB_sSTSReg_stsreg__6__POS, 6
.set Comparator_Counter_CounterUDB_sSTSReg_stsreg__MASK, 0x7B
.set Comparator_Counter_CounterUDB_sSTSReg_stsreg__MASK_REG, CYREG_B0_UDB05_MSK
.set Comparator_Counter_CounterUDB_sSTSReg_stsreg__MASK_ST_AUX_CTL_REG, CYREG_B0_UDB05_MSK_ACTL
.set Comparator_Counter_CounterUDB_sSTSReg_stsreg__PER_ST_AUX_CTL_REG, CYREG_B0_UDB05_MSK_ACTL
.set Comparator_Counter_CounterUDB_sSTSReg_stsreg__STATUS_AUX_CTL_REG, CYREG_B0_UDB05_ACTL
.set Comparator_Counter_CounterUDB_sSTSReg_stsreg__STATUS_CNT_REG, CYREG_B0_UDB05_ST_CTL
.set Comparator_Counter_CounterUDB_sSTSReg_stsreg__STATUS_CONTROL_REG, CYREG_B0_UDB05_ST_CTL
.set Comparator_Counter_CounterUDB_sSTSReg_stsreg__STATUS_REG, CYREG_B0_UDB05_ST

/* Comparator_Interrupt */
.set Comparator_Interrupt__INTC_CLR_EN_REG, CYREG_NVIC_CLRENA0
.set Comparator_Interrupt__INTC_CLR_PD_REG, CYREG_NVIC_CLRPEND0
.set Comparator_Interrupt__INTC_MASK, 0x01
.set Comparator_Interrupt__INTC_NUMBER, 0
.set Comparator_Interrupt__INTC_PRIOR_NUM, 7
.set Comparator_Interrupt__INTC_PRIOR_REG, CYREG_NVIC_PRI_0
.set Comparator_Interrupt__INTC_SET_EN_REG, CYREG_NVIC_SETENA0
.set Comparator_Interrupt__INTC_SET_PD_REG, CYREG_NVIC_SETPEND0

/* Composite_Sync_Counter_CounterUDB */
.set Composite_Sync_Counter_CounterUDB_sC8_counterdp_u0__16BIT_A0_REG, CYREG_B0_UDB04_05_A0
.set Composite_Sync_Counter_CounterUDB_sC8_counterdp_u0__16BIT_A1_REG, CYREG_B0_UDB04_05_A1
.set Composite_Sync_Counter_CounterUDB_sC8_counterdp_u0__16BIT_D0_REG, CYREG_B0_UDB04_05_D0
.set Composite_Sync_Counter_CounterUDB_sC8_counterdp_u0__16BIT_D1_REG, CYREG_B0_UDB04_05_D1
.set Composite_Sync_Counter_CounterUDB_sC8_counterdp_u0__16BIT_DP_AUX_CTL_REG, CYREG_B0_UDB04_05_ACTL
.set Composite_Sync_Counter_CounterUDB_sC8_counterdp_u0__16BIT_F0_REG, CYREG_B0_UDB04_05_F0
.set Composite_Sync_Counter_CounterUDB_sC8_counterdp_u0__16BIT_F1_REG, CYREG_B0_UDB04_05_F1
.set Composite_Sync_Counter_CounterUDB_sC8_counterdp_u0__A0_A1_REG, CYREG_B0_UDB04_A0_A1
.set Composite_Sync_Counter_CounterUDB_sC8_counterdp_u0__A0_REG, CYREG_B0_UDB04_A0
.set Composite_Sync_Counter_CounterUDB_sC8_counterdp_u0__A1_REG, CYREG_B0_UDB04_A1
.set Composite_Sync_Counter_CounterUDB_sC8_counterdp_u0__D0_D1_REG, CYREG_B0_UDB04_D0_D1
.set Composite_Sync_Counter_CounterUDB_sC8_counterdp_u0__D0_REG, CYREG_B0_UDB04_D0
.set Composite_Sync_Counter_CounterUDB_sC8_counterdp_u0__D1_REG, CYREG_B0_UDB04_D1
.set Composite_Sync_Counter_CounterUDB_sC8_counterdp_u0__DP_AUX_CTL_REG, CYREG_B0_UDB04_ACTL
.set Composite_Sync_Counter_CounterUDB_sC8_counterdp_u0__F0_F1_REG, CYREG_B0_UDB04_F0_F1
.set Composite_Sync_Counter_CounterUDB_sC8_counterdp_u0__F0_REG, CYREG_B0_UDB04_F0
.set Composite_Sync_Counter_CounterUDB_sC8_counterdp_u0__F1_REG, CYREG_B0_UDB04_F1
.set Composite_Sync_Counter_CounterUDB_sCTRLReg_ctrlreg__16BIT_CONTROL_AUX_CTL_REG, CYREG_B0_UDB02_03_ACTL
.set Composite_Sync_Counter_CounterUDB_sCTRLReg_ctrlreg__16BIT_CONTROL_CONTROL_REG, CYREG_B0_UDB02_03_CTL
.set Composite_Sync_Counter_CounterUDB_sCTRLReg_ctrlreg__16BIT_CONTROL_COUNT_REG, CYREG_B0_UDB02_03_CTL
.set Composite_Sync_Counter_CounterUDB_sCTRLReg_ctrlreg__16BIT_COUNT_CONTROL_REG, CYREG_B0_UDB02_03_CTL
.set Composite_Sync_Counter_CounterUDB_sCTRLReg_ctrlreg__16BIT_COUNT_COUNT_REG, CYREG_B0_UDB02_03_CTL
.set Composite_Sync_Counter_CounterUDB_sCTRLReg_ctrlreg__16BIT_MASK_MASK_REG, CYREG_B0_UDB02_03_MSK
.set Composite_Sync_Counter_CounterUDB_sCTRLReg_ctrlreg__16BIT_MASK_PERIOD_REG, CYREG_B0_UDB02_03_MSK
.set Composite_Sync_Counter_CounterUDB_sCTRLReg_ctrlreg__16BIT_PERIOD_MASK_REG, CYREG_B0_UDB02_03_MSK
.set Composite_Sync_Counter_CounterUDB_sCTRLReg_ctrlreg__16BIT_PERIOD_PERIOD_REG, CYREG_B0_UDB02_03_MSK
.set Composite_Sync_Counter_CounterUDB_sCTRLReg_ctrlreg__7__MASK, 0x80
.set Composite_Sync_Counter_CounterUDB_sCTRLReg_ctrlreg__7__POS, 7
.set Composite_Sync_Counter_CounterUDB_sCTRLReg_ctrlreg__CONTROL_AUX_CTL_REG, CYREG_B0_UDB02_ACTL
.set Composite_Sync_Counter_CounterUDB_sCTRLReg_ctrlreg__CONTROL_REG, CYREG_B0_UDB02_CTL
.set Composite_Sync_Counter_CounterUDB_sCTRLReg_ctrlreg__CONTROL_ST_REG, CYREG_B0_UDB02_ST_CTL
.set Composite_Sync_Counter_CounterUDB_sCTRLReg_ctrlreg__COUNT_REG, CYREG_B0_UDB02_CTL
.set Composite_Sync_Counter_CounterUDB_sCTRLReg_ctrlreg__COUNT_ST_REG, CYREG_B0_UDB02_ST_CTL
.set Composite_Sync_Counter_CounterUDB_sCTRLReg_ctrlreg__MASK, 0x80
.set Composite_Sync_Counter_CounterUDB_sCTRLReg_ctrlreg__MASK_CTL_AUX_CTL_REG, CYREG_B0_UDB02_MSK_ACTL
.set Composite_Sync_Counter_CounterUDB_sCTRLReg_ctrlreg__PER_CTL_AUX_CTL_REG, CYREG_B0_UDB02_MSK_ACTL
.set Composite_Sync_Counter_CounterUDB_sCTRLReg_ctrlreg__PERIOD_REG, CYREG_B0_UDB02_MSK
.set Composite_Sync_Counter_CounterUDB_sSTSReg_stsreg__0__MASK, 0x01
.set Composite_Sync_Counter_CounterUDB_sSTSReg_stsreg__0__POS, 0
.set Composite_Sync_Counter_CounterUDB_sSTSReg_stsreg__1__MASK, 0x02
.set Composite_Sync_Counter_CounterUDB_sSTSReg_stsreg__1__POS, 1
.set Composite_Sync_Counter_CounterUDB_sSTSReg_stsreg__16BIT_STATUS_AUX_CTL_REG, CYREG_B0_UDB04_05_ACTL
.set Composite_Sync_Counter_CounterUDB_sSTSReg_stsreg__16BIT_STATUS_REG, CYREG_B0_UDB04_05_ST
.set Composite_Sync_Counter_CounterUDB_sSTSReg_stsreg__3__MASK, 0x08
.set Composite_Sync_Counter_CounterUDB_sSTSReg_stsreg__3__POS, 3
.set Composite_Sync_Counter_CounterUDB_sSTSReg_stsreg__4__MASK, 0x10
.set Composite_Sync_Counter_CounterUDB_sSTSReg_stsreg__4__POS, 4
.set Composite_Sync_Counter_CounterUDB_sSTSReg_stsreg__5__MASK, 0x20
.set Composite_Sync_Counter_CounterUDB_sSTSReg_stsreg__5__POS, 5
.set Composite_Sync_Counter_CounterUDB_sSTSReg_stsreg__6__MASK, 0x40
.set Composite_Sync_Counter_CounterUDB_sSTSReg_stsreg__6__POS, 6
.set Composite_Sync_Counter_CounterUDB_sSTSReg_stsreg__MASK, 0x7B
.set Composite_Sync_Counter_CounterUDB_sSTSReg_stsreg__MASK_REG, CYREG_B0_UDB04_MSK
.set Composite_Sync_Counter_CounterUDB_sSTSReg_stsreg__STATUS_AUX_CTL_REG, CYREG_B0_UDB04_ACTL
.set Composite_Sync_Counter_CounterUDB_sSTSReg_stsreg__STATUS_REG, CYREG_B0_UDB04_ST

/* Composite_Sync_Interrupt */
.set Composite_Sync_Interrupt__INTC_CLR_EN_REG, CYREG_NVIC_CLRENA0
.set Composite_Sync_Interrupt__INTC_CLR_PD_REG, CYREG_NVIC_CLRPEND0
.set Composite_Sync_Interrupt__INTC_MASK, 0x02
.set Composite_Sync_Interrupt__INTC_NUMBER, 1
.set Composite_Sync_Interrupt__INTC_PRIOR_NUM, 7
.set Composite_Sync_Interrupt__INTC_PRIOR_REG, CYREG_NVIC_PRI_1
.set Composite_Sync_Interrupt__INTC_SET_EN_REG, CYREG_NVIC_SETENA0
.set Composite_Sync_Interrupt__INTC_SET_PD_REG, CYREG_NVIC_SETPEND0

/* Hall_Effect_LED */
.set Hall_Effect_LED__0__INTTYPE, CYREG_PICU6_INTTYPE3
.set Hall_Effect_LED__0__MASK, 0x08
.set Hall_Effect_LED__0__PC, CYREG_PRT6_PC3
.set Hall_Effect_LED__0__PORT, 6
.set Hall_Effect_LED__0__SHIFT, 3
.set Hall_Effect_LED__AG, CYREG_PRT6_AG
.set Hall_Effect_LED__AMUX, CYREG_PRT6_AMUX
.set Hall_Effect_LED__BIE, CYREG_PRT6_BIE
.set Hall_Effect_LED__BIT_MASK, CYREG_PRT6_BIT_MASK
.set Hall_Effect_LED__BYP, CYREG_PRT6_BYP
.set Hall_Effect_LED__CTL, CYREG_PRT6_CTL
.set Hall_Effect_LED__DM0, CYREG_PRT6_DM0
.set Hall_Effect_LED__DM1, CYREG_PRT6_DM1
.set Hall_Effect_LED__DM2, CYREG_PRT6_DM2
.set Hall_Effect_LED__DR, CYREG_PRT6_DR
.set Hall_Effect_LED__INP_DIS, CYREG_PRT6_INP_DIS
.set Hall_Effect_LED__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU6_BASE
.set Hall_Effect_LED__LCD_COM_SEG, CYREG_PRT6_LCD_COM_SEG
.set Hall_Effect_LED__LCD_EN, CYREG_PRT6_LCD_EN
.set Hall_Effect_LED__MASK, 0x08
.set Hall_Effect_LED__PORT, 6
.set Hall_Effect_LED__PRT, CYREG_PRT6_PRT
.set Hall_Effect_LED__PRTDSI__CAPS_SEL, CYREG_PRT6_CAPS_SEL
.set Hall_Effect_LED__PRTDSI__DBL_SYNC_IN, CYREG_PRT6_DBL_SYNC_IN
.set Hall_Effect_LED__PRTDSI__OE_SEL0, CYREG_PRT6_OE_SEL0
.set Hall_Effect_LED__PRTDSI__OE_SEL1, CYREG_PRT6_OE_SEL1
.set Hall_Effect_LED__PRTDSI__OUT_SEL0, CYREG_PRT6_OUT_SEL0
.set Hall_Effect_LED__PRTDSI__OUT_SEL1, CYREG_PRT6_OUT_SEL1
.set Hall_Effect_LED__PRTDSI__SYNC_OUT, CYREG_PRT6_SYNC_OUT
.set Hall_Effect_LED__PS, CYREG_PRT6_PS
.set Hall_Effect_LED__SHIFT, 3
.set Hall_Effect_LED__SLW, CYREG_PRT6_SLW

/* LCD_LCDPort */
.set LCD_LCDPort__0__INTTYPE, CYREG_PICU2_INTTYPE0
.set LCD_LCDPort__0__MASK, 0x01
.set LCD_LCDPort__0__PC, CYREG_PRT2_PC0
.set LCD_LCDPort__0__PORT, 2
.set LCD_LCDPort__0__SHIFT, 0
.set LCD_LCDPort__1__INTTYPE, CYREG_PICU2_INTTYPE1
.set LCD_LCDPort__1__MASK, 0x02
.set LCD_LCDPort__1__PC, CYREG_PRT2_PC1
.set LCD_LCDPort__1__PORT, 2
.set LCD_LCDPort__1__SHIFT, 1
.set LCD_LCDPort__2__INTTYPE, CYREG_PICU2_INTTYPE2
.set LCD_LCDPort__2__MASK, 0x04
.set LCD_LCDPort__2__PC, CYREG_PRT2_PC2
.set LCD_LCDPort__2__PORT, 2
.set LCD_LCDPort__2__SHIFT, 2
.set LCD_LCDPort__3__INTTYPE, CYREG_PICU2_INTTYPE3
.set LCD_LCDPort__3__MASK, 0x08
.set LCD_LCDPort__3__PC, CYREG_PRT2_PC3
.set LCD_LCDPort__3__PORT, 2
.set LCD_LCDPort__3__SHIFT, 3
.set LCD_LCDPort__4__INTTYPE, CYREG_PICU2_INTTYPE4
.set LCD_LCDPort__4__MASK, 0x10
.set LCD_LCDPort__4__PC, CYREG_PRT2_PC4
.set LCD_LCDPort__4__PORT, 2
.set LCD_LCDPort__4__SHIFT, 4
.set LCD_LCDPort__5__INTTYPE, CYREG_PICU2_INTTYPE5
.set LCD_LCDPort__5__MASK, 0x20
.set LCD_LCDPort__5__PC, CYREG_PRT2_PC5
.set LCD_LCDPort__5__PORT, 2
.set LCD_LCDPort__5__SHIFT, 5
.set LCD_LCDPort__6__INTTYPE, CYREG_PICU2_INTTYPE6
.set LCD_LCDPort__6__MASK, 0x40
.set LCD_LCDPort__6__PC, CYREG_PRT2_PC6
.set LCD_LCDPort__6__PORT, 2
.set LCD_LCDPort__6__SHIFT, 6
.set LCD_LCDPort__AG, CYREG_PRT2_AG
.set LCD_LCDPort__AMUX, CYREG_PRT2_AMUX
.set LCD_LCDPort__BIE, CYREG_PRT2_BIE
.set LCD_LCDPort__BIT_MASK, CYREG_PRT2_BIT_MASK
.set LCD_LCDPort__BYP, CYREG_PRT2_BYP
.set LCD_LCDPort__CTL, CYREG_PRT2_CTL
.set LCD_LCDPort__DM0, CYREG_PRT2_DM0
.set LCD_LCDPort__DM1, CYREG_PRT2_DM1
.set LCD_LCDPort__DM2, CYREG_PRT2_DM2
.set LCD_LCDPort__DR, CYREG_PRT2_DR
.set LCD_LCDPort__INP_DIS, CYREG_PRT2_INP_DIS
.set LCD_LCDPort__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU2_BASE
.set LCD_LCDPort__LCD_COM_SEG, CYREG_PRT2_LCD_COM_SEG
.set LCD_LCDPort__LCD_EN, CYREG_PRT2_LCD_EN
.set LCD_LCDPort__MASK, 0x7F
.set LCD_LCDPort__PORT, 2
.set LCD_LCDPort__PRT, CYREG_PRT2_PRT
.set LCD_LCDPort__PRTDSI__CAPS_SEL, CYREG_PRT2_CAPS_SEL
.set LCD_LCDPort__PRTDSI__DBL_SYNC_IN, CYREG_PRT2_DBL_SYNC_IN
.set LCD_LCDPort__PRTDSI__OE_SEL0, CYREG_PRT2_OE_SEL0
.set LCD_LCDPort__PRTDSI__OE_SEL1, CYREG_PRT2_OE_SEL1
.set LCD_LCDPort__PRTDSI__OUT_SEL0, CYREG_PRT2_OUT_SEL0
.set LCD_LCDPort__PRTDSI__OUT_SEL1, CYREG_PRT2_OUT_SEL1
.set LCD_LCDPort__PRTDSI__SYNC_OUT, CYREG_PRT2_SYNC_OUT
.set LCD_LCDPort__PS, CYREG_PRT2_PS
.set LCD_LCDPort__SHIFT, 0
.set LCD_LCDPort__SLW, CYREG_PRT2_SLW

/* MOSFET */
.set MOSFET__0__INTTYPE, CYREG_PICU3_INTTYPE6
.set MOSFET__0__MASK, 0x40
.set MOSFET__0__PC, CYREG_PRT3_PC6
.set MOSFET__0__PORT, 3
.set MOSFET__0__SHIFT, 6
.set MOSFET__AG, CYREG_PRT3_AG
.set MOSFET__AMUX, CYREG_PRT3_AMUX
.set MOSFET__BIE, CYREG_PRT3_BIE
.set MOSFET__BIT_MASK, CYREG_PRT3_BIT_MASK
.set MOSFET__BYP, CYREG_PRT3_BYP
.set MOSFET__CTL, CYREG_PRT3_CTL
.set MOSFET__DM0, CYREG_PRT3_DM0
.set MOSFET__DM1, CYREG_PRT3_DM1
.set MOSFET__DM2, CYREG_PRT3_DM2
.set MOSFET__DR, CYREG_PRT3_DR
.set MOSFET__INP_DIS, CYREG_PRT3_INP_DIS
.set MOSFET__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU3_BASE
.set MOSFET__LCD_COM_SEG, CYREG_PRT3_LCD_COM_SEG
.set MOSFET__LCD_EN, CYREG_PRT3_LCD_EN
.set MOSFET__MASK, 0x40
.set MOSFET__PORT, 3
.set MOSFET__PRT, CYREG_PRT3_PRT
.set MOSFET__PRTDSI__CAPS_SEL, CYREG_PRT3_CAPS_SEL
.set MOSFET__PRTDSI__DBL_SYNC_IN, CYREG_PRT3_DBL_SYNC_IN
.set MOSFET__PRTDSI__OE_SEL0, CYREG_PRT3_OE_SEL0
.set MOSFET__PRTDSI__OE_SEL1, CYREG_PRT3_OE_SEL1
.set MOSFET__PRTDSI__OUT_SEL0, CYREG_PRT3_OUT_SEL0
.set MOSFET__PRTDSI__OUT_SEL1, CYREG_PRT3_OUT_SEL1
.set MOSFET__PRTDSI__SYNC_OUT, CYREG_PRT3_SYNC_OUT
.set MOSFET__PS, CYREG_PRT3_PS
.set MOSFET__SHIFT, 6
.set MOSFET__SLW, CYREG_PRT3_SLW
.set MOSFET_Steering__0__INTTYPE, CYREG_PICU12_INTTYPE3
.set MOSFET_Steering__0__MASK, 0x08
.set MOSFET_Steering__0__PC, CYREG_PRT12_PC3
.set MOSFET_Steering__0__PORT, 12
.set MOSFET_Steering__0__SHIFT, 3
.set MOSFET_Steering__AG, CYREG_PRT12_AG
.set MOSFET_Steering__BIE, CYREG_PRT12_BIE
.set MOSFET_Steering__BIT_MASK, CYREG_PRT12_BIT_MASK
.set MOSFET_Steering__BYP, CYREG_PRT12_BYP
.set MOSFET_Steering__DM0, CYREG_PRT12_DM0
.set MOSFET_Steering__DM1, CYREG_PRT12_DM1
.set MOSFET_Steering__DM2, CYREG_PRT12_DM2
.set MOSFET_Steering__DR, CYREG_PRT12_DR
.set MOSFET_Steering__INP_DIS, CYREG_PRT12_INP_DIS
.set MOSFET_Steering__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU12_BASE
.set MOSFET_Steering__MASK, 0x08
.set MOSFET_Steering__PORT, 12
.set MOSFET_Steering__PRT, CYREG_PRT12_PRT
.set MOSFET_Steering__PRTDSI__DBL_SYNC_IN, CYREG_PRT12_DBL_SYNC_IN
.set MOSFET_Steering__PRTDSI__OE_SEL0, CYREG_PRT12_OE_SEL0
.set MOSFET_Steering__PRTDSI__OE_SEL1, CYREG_PRT12_OE_SEL1
.set MOSFET_Steering__PRTDSI__OUT_SEL0, CYREG_PRT12_OUT_SEL0
.set MOSFET_Steering__PRTDSI__OUT_SEL1, CYREG_PRT12_OUT_SEL1
.set MOSFET_Steering__PRTDSI__SYNC_OUT, CYREG_PRT12_SYNC_OUT
.set MOSFET_Steering__PS, CYREG_PRT12_PS
.set MOSFET_Steering__SHIFT, 3
.set MOSFET_Steering__SIO_CFG, CYREG_PRT12_SIO_CFG
.set MOSFET_Steering__SIO_DIFF, CYREG_PRT12_SIO_DIFF
.set MOSFET_Steering__SIO_HYST_EN, CYREG_PRT12_SIO_HYST_EN
.set MOSFET_Steering__SIO_REG_HIFREQ, CYREG_PRT12_SIO_REG_HIFREQ
.set MOSFET_Steering__SLW, CYREG_PRT12_SLW

/* Magnet_Interrupt */
.set Magnet_Interrupt__INTC_CLR_EN_REG, CYREG_NVIC_CLRENA0
.set Magnet_Interrupt__INTC_CLR_PD_REG, CYREG_NVIC_CLRPEND0
.set Magnet_Interrupt__INTC_MASK, 0x04
.set Magnet_Interrupt__INTC_NUMBER, 2
.set Magnet_Interrupt__INTC_PRIOR_NUM, 7
.set Magnet_Interrupt__INTC_PRIOR_REG, CYREG_NVIC_PRI_2
.set Magnet_Interrupt__INTC_SET_EN_REG, CYREG_NVIC_SETENA0
.set Magnet_Interrupt__INTC_SET_PD_REG, CYREG_NVIC_SETPEND0

/* PWM */
.set PWM_PWMUDB_genblk1_ctrlreg__16BIT_CONTROL_AUX_CTL_REG, CYREG_B1_UDB06_07_ACTL
.set PWM_PWMUDB_genblk1_ctrlreg__16BIT_CONTROL_CONTROL_REG, CYREG_B1_UDB06_07_CTL
.set PWM_PWMUDB_genblk1_ctrlreg__16BIT_CONTROL_COUNT_REG, CYREG_B1_UDB06_07_CTL
.set PWM_PWMUDB_genblk1_ctrlreg__16BIT_COUNT_CONTROL_REG, CYREG_B1_UDB06_07_CTL
.set PWM_PWMUDB_genblk1_ctrlreg__16BIT_COUNT_COUNT_REG, CYREG_B1_UDB06_07_CTL
.set PWM_PWMUDB_genblk1_ctrlreg__16BIT_MASK_MASK_REG, CYREG_B1_UDB06_07_MSK
.set PWM_PWMUDB_genblk1_ctrlreg__16BIT_MASK_PERIOD_REG, CYREG_B1_UDB06_07_MSK
.set PWM_PWMUDB_genblk1_ctrlreg__16BIT_PERIOD_MASK_REG, CYREG_B1_UDB06_07_MSK
.set PWM_PWMUDB_genblk1_ctrlreg__16BIT_PERIOD_PERIOD_REG, CYREG_B1_UDB06_07_MSK
.set PWM_PWMUDB_genblk1_ctrlreg__7__MASK, 0x80
.set PWM_PWMUDB_genblk1_ctrlreg__7__POS, 7
.set PWM_PWMUDB_genblk1_ctrlreg__CONTROL_AUX_CTL_REG, CYREG_B1_UDB06_ACTL
.set PWM_PWMUDB_genblk1_ctrlreg__CONTROL_REG, CYREG_B1_UDB06_CTL
.set PWM_PWMUDB_genblk1_ctrlreg__CONTROL_ST_REG, CYREG_B1_UDB06_ST_CTL
.set PWM_PWMUDB_genblk1_ctrlreg__COUNT_REG, CYREG_B1_UDB06_CTL
.set PWM_PWMUDB_genblk1_ctrlreg__COUNT_ST_REG, CYREG_B1_UDB06_ST_CTL
.set PWM_PWMUDB_genblk1_ctrlreg__MASK, 0x80
.set PWM_PWMUDB_genblk1_ctrlreg__MASK_CTL_AUX_CTL_REG, CYREG_B1_UDB06_MSK_ACTL
.set PWM_PWMUDB_genblk1_ctrlreg__PER_CTL_AUX_CTL_REG, CYREG_B1_UDB06_MSK_ACTL
.set PWM_PWMUDB_genblk1_ctrlreg__PERIOD_REG, CYREG_B1_UDB06_MSK
.set PWM_PWMUDB_genblk8_stsreg__0__MASK, 0x01
.set PWM_PWMUDB_genblk8_stsreg__0__POS, 0
.set PWM_PWMUDB_genblk8_stsreg__16BIT_STATUS_AUX_CTL_REG, CYREG_B1_UDB06_07_ACTL
.set PWM_PWMUDB_genblk8_stsreg__16BIT_STATUS_REG, CYREG_B1_UDB06_07_ST
.set PWM_PWMUDB_genblk8_stsreg__2__MASK, 0x04
.set PWM_PWMUDB_genblk8_stsreg__2__POS, 2
.set PWM_PWMUDB_genblk8_stsreg__3__MASK, 0x08
.set PWM_PWMUDB_genblk8_stsreg__3__POS, 3
.set PWM_PWMUDB_genblk8_stsreg__MASK, 0x0D
.set PWM_PWMUDB_genblk8_stsreg__MASK_REG, CYREG_B1_UDB06_MSK
.set PWM_PWMUDB_genblk8_stsreg__MASK_ST_AUX_CTL_REG, CYREG_B1_UDB06_MSK_ACTL
.set PWM_PWMUDB_genblk8_stsreg__PER_ST_AUX_CTL_REG, CYREG_B1_UDB06_MSK_ACTL
.set PWM_PWMUDB_genblk8_stsreg__STATUS_AUX_CTL_REG, CYREG_B1_UDB06_ACTL
.set PWM_PWMUDB_genblk8_stsreg__STATUS_CNT_REG, CYREG_B1_UDB06_ST_CTL
.set PWM_PWMUDB_genblk8_stsreg__STATUS_CONTROL_REG, CYREG_B1_UDB06_ST_CTL
.set PWM_PWMUDB_genblk8_stsreg__STATUS_REG, CYREG_B1_UDB06_ST
.set PWM_PWMUDB_sP8_pwmdp_u0__16BIT_A0_REG, CYREG_B1_UDB06_07_A0
.set PWM_PWMUDB_sP8_pwmdp_u0__16BIT_A1_REG, CYREG_B1_UDB06_07_A1
.set PWM_PWMUDB_sP8_pwmdp_u0__16BIT_D0_REG, CYREG_B1_UDB06_07_D0
.set PWM_PWMUDB_sP8_pwmdp_u0__16BIT_D1_REG, CYREG_B1_UDB06_07_D1
.set PWM_PWMUDB_sP8_pwmdp_u0__16BIT_DP_AUX_CTL_REG, CYREG_B1_UDB06_07_ACTL
.set PWM_PWMUDB_sP8_pwmdp_u0__16BIT_F0_REG, CYREG_B1_UDB06_07_F0
.set PWM_PWMUDB_sP8_pwmdp_u0__16BIT_F1_REG, CYREG_B1_UDB06_07_F1
.set PWM_PWMUDB_sP8_pwmdp_u0__A0_A1_REG, CYREG_B1_UDB06_A0_A1
.set PWM_PWMUDB_sP8_pwmdp_u0__A0_REG, CYREG_B1_UDB06_A0
.set PWM_PWMUDB_sP8_pwmdp_u0__A1_REG, CYREG_B1_UDB06_A1
.set PWM_PWMUDB_sP8_pwmdp_u0__D0_D1_REG, CYREG_B1_UDB06_D0_D1
.set PWM_PWMUDB_sP8_pwmdp_u0__D0_REG, CYREG_B1_UDB06_D0
.set PWM_PWMUDB_sP8_pwmdp_u0__D1_REG, CYREG_B1_UDB06_D1
.set PWM_PWMUDB_sP8_pwmdp_u0__DP_AUX_CTL_REG, CYREG_B1_UDB06_ACTL
.set PWM_PWMUDB_sP8_pwmdp_u0__F0_F1_REG, CYREG_B1_UDB06_F0_F1
.set PWM_PWMUDB_sP8_pwmdp_u0__F0_REG, CYREG_B1_UDB06_F0
.set PWM_PWMUDB_sP8_pwmdp_u0__F1_REG, CYREG_B1_UDB06_F1
.set PWM_PWMUDB_sP8_pwmdp_u0__MSK_DP_AUX_CTL_REG, CYREG_B1_UDB06_MSK_ACTL
.set PWM_PWMUDB_sP8_pwmdp_u0__PER_DP_AUX_CTL_REG, CYREG_B1_UDB06_MSK_ACTL
.set PWM_Steering_PWMUDB_genblk1_ctrlreg__16BIT_CONTROL_AUX_CTL_REG, CYREG_B1_UDB07_08_ACTL
.set PWM_Steering_PWMUDB_genblk1_ctrlreg__16BIT_CONTROL_CONTROL_REG, CYREG_B1_UDB07_08_CTL
.set PWM_Steering_PWMUDB_genblk1_ctrlreg__16BIT_CONTROL_COUNT_REG, CYREG_B1_UDB07_08_CTL
.set PWM_Steering_PWMUDB_genblk1_ctrlreg__16BIT_COUNT_CONTROL_REG, CYREG_B1_UDB07_08_CTL
.set PWM_Steering_PWMUDB_genblk1_ctrlreg__16BIT_COUNT_COUNT_REG, CYREG_B1_UDB07_08_CTL
.set PWM_Steering_PWMUDB_genblk1_ctrlreg__16BIT_MASK_MASK_REG, CYREG_B1_UDB07_08_MSK
.set PWM_Steering_PWMUDB_genblk1_ctrlreg__16BIT_MASK_PERIOD_REG, CYREG_B1_UDB07_08_MSK
.set PWM_Steering_PWMUDB_genblk1_ctrlreg__16BIT_PERIOD_MASK_REG, CYREG_B1_UDB07_08_MSK
.set PWM_Steering_PWMUDB_genblk1_ctrlreg__16BIT_PERIOD_PERIOD_REG, CYREG_B1_UDB07_08_MSK
.set PWM_Steering_PWMUDB_genblk1_ctrlreg__7__MASK, 0x80
.set PWM_Steering_PWMUDB_genblk1_ctrlreg__7__POS, 7
.set PWM_Steering_PWMUDB_genblk1_ctrlreg__CONTROL_AUX_CTL_REG, CYREG_B1_UDB07_ACTL
.set PWM_Steering_PWMUDB_genblk1_ctrlreg__CONTROL_REG, CYREG_B1_UDB07_CTL
.set PWM_Steering_PWMUDB_genblk1_ctrlreg__CONTROL_ST_REG, CYREG_B1_UDB07_ST_CTL
.set PWM_Steering_PWMUDB_genblk1_ctrlreg__COUNT_REG, CYREG_B1_UDB07_CTL
.set PWM_Steering_PWMUDB_genblk1_ctrlreg__COUNT_ST_REG, CYREG_B1_UDB07_ST_CTL
.set PWM_Steering_PWMUDB_genblk1_ctrlreg__MASK, 0x80
.set PWM_Steering_PWMUDB_genblk1_ctrlreg__MASK_CTL_AUX_CTL_REG, CYREG_B1_UDB07_MSK_ACTL
.set PWM_Steering_PWMUDB_genblk1_ctrlreg__PER_CTL_AUX_CTL_REG, CYREG_B1_UDB07_MSK_ACTL
.set PWM_Steering_PWMUDB_genblk1_ctrlreg__PERIOD_REG, CYREG_B1_UDB07_MSK
.set PWM_Steering_PWMUDB_genblk8_stsreg__0__MASK, 0x01
.set PWM_Steering_PWMUDB_genblk8_stsreg__0__POS, 0
.set PWM_Steering_PWMUDB_genblk8_stsreg__16BIT_STATUS_AUX_CTL_REG, CYREG_B1_UDB07_08_ACTL
.set PWM_Steering_PWMUDB_genblk8_stsreg__16BIT_STATUS_REG, CYREG_B1_UDB07_08_ST
.set PWM_Steering_PWMUDB_genblk8_stsreg__2__MASK, 0x04
.set PWM_Steering_PWMUDB_genblk8_stsreg__2__POS, 2
.set PWM_Steering_PWMUDB_genblk8_stsreg__3__MASK, 0x08
.set PWM_Steering_PWMUDB_genblk8_stsreg__3__POS, 3
.set PWM_Steering_PWMUDB_genblk8_stsreg__MASK, 0x0D
.set PWM_Steering_PWMUDB_genblk8_stsreg__MASK_REG, CYREG_B1_UDB07_MSK
.set PWM_Steering_PWMUDB_genblk8_stsreg__MASK_ST_AUX_CTL_REG, CYREG_B1_UDB07_MSK_ACTL
.set PWM_Steering_PWMUDB_genblk8_stsreg__PER_ST_AUX_CTL_REG, CYREG_B1_UDB07_MSK_ACTL
.set PWM_Steering_PWMUDB_genblk8_stsreg__STATUS_AUX_CTL_REG, CYREG_B1_UDB07_ACTL
.set PWM_Steering_PWMUDB_genblk8_stsreg__STATUS_CNT_REG, CYREG_B1_UDB07_ST_CTL
.set PWM_Steering_PWMUDB_genblk8_stsreg__STATUS_CONTROL_REG, CYREG_B1_UDB07_ST_CTL
.set PWM_Steering_PWMUDB_genblk8_stsreg__STATUS_REG, CYREG_B1_UDB07_ST
.set PWM_Steering_PWMUDB_sP8_pwmdp_u0__16BIT_A0_REG, CYREG_B1_UDB07_08_A0
.set PWM_Steering_PWMUDB_sP8_pwmdp_u0__16BIT_A1_REG, CYREG_B1_UDB07_08_A1
.set PWM_Steering_PWMUDB_sP8_pwmdp_u0__16BIT_D0_REG, CYREG_B1_UDB07_08_D0
.set PWM_Steering_PWMUDB_sP8_pwmdp_u0__16BIT_D1_REG, CYREG_B1_UDB07_08_D1
.set PWM_Steering_PWMUDB_sP8_pwmdp_u0__16BIT_DP_AUX_CTL_REG, CYREG_B1_UDB07_08_ACTL
.set PWM_Steering_PWMUDB_sP8_pwmdp_u0__16BIT_F0_REG, CYREG_B1_UDB07_08_F0
.set PWM_Steering_PWMUDB_sP8_pwmdp_u0__16BIT_F1_REG, CYREG_B1_UDB07_08_F1
.set PWM_Steering_PWMUDB_sP8_pwmdp_u0__A0_A1_REG, CYREG_B1_UDB07_A0_A1
.set PWM_Steering_PWMUDB_sP8_pwmdp_u0__A0_REG, CYREG_B1_UDB07_A0
.set PWM_Steering_PWMUDB_sP8_pwmdp_u0__A1_REG, CYREG_B1_UDB07_A1
.set PWM_Steering_PWMUDB_sP8_pwmdp_u0__D0_D1_REG, CYREG_B1_UDB07_D0_D1
.set PWM_Steering_PWMUDB_sP8_pwmdp_u0__D0_REG, CYREG_B1_UDB07_D0
.set PWM_Steering_PWMUDB_sP8_pwmdp_u0__D1_REG, CYREG_B1_UDB07_D1
.set PWM_Steering_PWMUDB_sP8_pwmdp_u0__DP_AUX_CTL_REG, CYREG_B1_UDB07_ACTL
.set PWM_Steering_PWMUDB_sP8_pwmdp_u0__F0_F1_REG, CYREG_B1_UDB07_F0_F1
.set PWM_Steering_PWMUDB_sP8_pwmdp_u0__F0_REG, CYREG_B1_UDB07_F0
.set PWM_Steering_PWMUDB_sP8_pwmdp_u0__F1_REG, CYREG_B1_UDB07_F1
.set PWM_Steering_PWMUDB_sP8_pwmdp_u0__MSK_DP_AUX_CTL_REG, CYREG_B1_UDB07_MSK_ACTL
.set PWM_Steering_PWMUDB_sP8_pwmdp_u0__PER_DP_AUX_CTL_REG, CYREG_B1_UDB07_MSK_ACTL

/* Timer */
.set Timer_TimerUDB_rstSts_stsreg__0__MASK, 0x01
.set Timer_TimerUDB_rstSts_stsreg__0__POS, 0
.set Timer_TimerUDB_rstSts_stsreg__1__MASK, 0x02
.set Timer_TimerUDB_rstSts_stsreg__1__POS, 1
.set Timer_TimerUDB_rstSts_stsreg__16BIT_STATUS_AUX_CTL_REG, CYREG_B0_UDB03_04_ACTL
.set Timer_TimerUDB_rstSts_stsreg__16BIT_STATUS_REG, CYREG_B0_UDB03_04_ST
.set Timer_TimerUDB_rstSts_stsreg__2__MASK, 0x04
.set Timer_TimerUDB_rstSts_stsreg__2__POS, 2
.set Timer_TimerUDB_rstSts_stsreg__3__MASK, 0x08
.set Timer_TimerUDB_rstSts_stsreg__3__POS, 3
.set Timer_TimerUDB_rstSts_stsreg__MASK, 0x0F
.set Timer_TimerUDB_rstSts_stsreg__MASK_REG, CYREG_B0_UDB03_MSK
.set Timer_TimerUDB_rstSts_stsreg__MASK_ST_AUX_CTL_REG, CYREG_B0_UDB03_MSK_ACTL
.set Timer_TimerUDB_rstSts_stsreg__PER_ST_AUX_CTL_REG, CYREG_B0_UDB03_MSK_ACTL
.set Timer_TimerUDB_rstSts_stsreg__STATUS_AUX_CTL_REG, CYREG_B0_UDB03_ACTL
.set Timer_TimerUDB_rstSts_stsreg__STATUS_CNT_REG, CYREG_B0_UDB03_ST_CTL
.set Timer_TimerUDB_rstSts_stsreg__STATUS_CONTROL_REG, CYREG_B0_UDB03_ST_CTL
.set Timer_TimerUDB_rstSts_stsreg__STATUS_REG, CYREG_B0_UDB03_ST
.set Timer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__0__MASK, 0x01
.set Timer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__0__POS, 0
.set Timer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__1__MASK, 0x02
.set Timer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__1__POS, 1
.set Timer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_CONTROL_AUX_CTL_REG, CYREG_B0_UDB03_04_ACTL
.set Timer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_CONTROL_CONTROL_REG, CYREG_B0_UDB03_04_CTL
.set Timer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_CONTROL_COUNT_REG, CYREG_B0_UDB03_04_CTL
.set Timer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_COUNT_CONTROL_REG, CYREG_B0_UDB03_04_CTL
.set Timer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_COUNT_COUNT_REG, CYREG_B0_UDB03_04_CTL
.set Timer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_MASK_MASK_REG, CYREG_B0_UDB03_04_MSK
.set Timer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_MASK_PERIOD_REG, CYREG_B0_UDB03_04_MSK
.set Timer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_PERIOD_MASK_REG, CYREG_B0_UDB03_04_MSK
.set Timer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_PERIOD_PERIOD_REG, CYREG_B0_UDB03_04_MSK
.set Timer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__7__MASK, 0x80
.set Timer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__7__POS, 7
.set Timer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__CONTROL_AUX_CTL_REG, CYREG_B0_UDB03_ACTL
.set Timer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__CONTROL_REG, CYREG_B0_UDB03_CTL
.set Timer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__CONTROL_ST_REG, CYREG_B0_UDB03_ST_CTL
.set Timer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__COUNT_REG, CYREG_B0_UDB03_CTL
.set Timer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__COUNT_ST_REG, CYREG_B0_UDB03_ST_CTL
.set Timer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__MASK, 0x83
.set Timer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__MASK_CTL_AUX_CTL_REG, CYREG_B0_UDB03_MSK_ACTL
.set Timer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__PER_CTL_AUX_CTL_REG, CYREG_B0_UDB03_MSK_ACTL
.set Timer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__PERIOD_REG, CYREG_B0_UDB03_MSK
.set Timer_TimerUDB_sT16_timerdp_u0__16BIT_A0_REG, CYREG_B0_UDB02_03_A0
.set Timer_TimerUDB_sT16_timerdp_u0__16BIT_A1_REG, CYREG_B0_UDB02_03_A1
.set Timer_TimerUDB_sT16_timerdp_u0__16BIT_D0_REG, CYREG_B0_UDB02_03_D0
.set Timer_TimerUDB_sT16_timerdp_u0__16BIT_D1_REG, CYREG_B0_UDB02_03_D1
.set Timer_TimerUDB_sT16_timerdp_u0__16BIT_DP_AUX_CTL_REG, CYREG_B0_UDB02_03_ACTL
.set Timer_TimerUDB_sT16_timerdp_u0__16BIT_F0_REG, CYREG_B0_UDB02_03_F0
.set Timer_TimerUDB_sT16_timerdp_u0__16BIT_F1_REG, CYREG_B0_UDB02_03_F1
.set Timer_TimerUDB_sT16_timerdp_u0__A0_A1_REG, CYREG_B0_UDB02_A0_A1
.set Timer_TimerUDB_sT16_timerdp_u0__A0_REG, CYREG_B0_UDB02_A0
.set Timer_TimerUDB_sT16_timerdp_u0__A1_REG, CYREG_B0_UDB02_A1
.set Timer_TimerUDB_sT16_timerdp_u0__D0_D1_REG, CYREG_B0_UDB02_D0_D1
.set Timer_TimerUDB_sT16_timerdp_u0__D0_REG, CYREG_B0_UDB02_D0
.set Timer_TimerUDB_sT16_timerdp_u0__D1_REG, CYREG_B0_UDB02_D1
.set Timer_TimerUDB_sT16_timerdp_u0__DP_AUX_CTL_REG, CYREG_B0_UDB02_ACTL
.set Timer_TimerUDB_sT16_timerdp_u0__F0_F1_REG, CYREG_B0_UDB02_F0_F1
.set Timer_TimerUDB_sT16_timerdp_u0__F0_REG, CYREG_B0_UDB02_F0
.set Timer_TimerUDB_sT16_timerdp_u0__F1_REG, CYREG_B0_UDB02_F1
.set Timer_TimerUDB_sT16_timerdp_u0__MSK_DP_AUX_CTL_REG, CYREG_B0_UDB02_MSK_ACTL
.set Timer_TimerUDB_sT16_timerdp_u0__PER_DP_AUX_CTL_REG, CYREG_B0_UDB02_MSK_ACTL
.set Timer_TimerUDB_sT16_timerdp_u1__16BIT_A0_REG, CYREG_B0_UDB03_04_A0
.set Timer_TimerUDB_sT16_timerdp_u1__16BIT_A1_REG, CYREG_B0_UDB03_04_A1
.set Timer_TimerUDB_sT16_timerdp_u1__16BIT_D0_REG, CYREG_B0_UDB03_04_D0
.set Timer_TimerUDB_sT16_timerdp_u1__16BIT_D1_REG, CYREG_B0_UDB03_04_D1
.set Timer_TimerUDB_sT16_timerdp_u1__16BIT_DP_AUX_CTL_REG, CYREG_B0_UDB03_04_ACTL
.set Timer_TimerUDB_sT16_timerdp_u1__16BIT_F0_REG, CYREG_B0_UDB03_04_F0
.set Timer_TimerUDB_sT16_timerdp_u1__16BIT_F1_REG, CYREG_B0_UDB03_04_F1
.set Timer_TimerUDB_sT16_timerdp_u1__A0_A1_REG, CYREG_B0_UDB03_A0_A1
.set Timer_TimerUDB_sT16_timerdp_u1__A0_REG, CYREG_B0_UDB03_A0
.set Timer_TimerUDB_sT16_timerdp_u1__A1_REG, CYREG_B0_UDB03_A1
.set Timer_TimerUDB_sT16_timerdp_u1__D0_D1_REG, CYREG_B0_UDB03_D0_D1
.set Timer_TimerUDB_sT16_timerdp_u1__D0_REG, CYREG_B0_UDB03_D0
.set Timer_TimerUDB_sT16_timerdp_u1__D1_REG, CYREG_B0_UDB03_D1
.set Timer_TimerUDB_sT16_timerdp_u1__DP_AUX_CTL_REG, CYREG_B0_UDB03_ACTL
.set Timer_TimerUDB_sT16_timerdp_u1__F0_F1_REG, CYREG_B0_UDB03_F0_F1
.set Timer_TimerUDB_sT16_timerdp_u1__F0_REG, CYREG_B0_UDB03_F0
.set Timer_TimerUDB_sT16_timerdp_u1__F1_REG, CYREG_B0_UDB03_F1
.set Timer_TimerUDB_sT16_timerdp_u1__MSK_DP_AUX_CTL_REG, CYREG_B0_UDB03_MSK_ACTL
.set Timer_TimerUDB_sT16_timerdp_u1__PER_DP_AUX_CTL_REG, CYREG_B0_UDB03_MSK_ACTL

/* Vertical_Sync_Counter_CounterUDB */
.set Vertical_Sync_Counter_CounterUDB_sC8_counterdp_u0__16BIT_A0_REG, CYREG_B0_UDB06_07_A0
.set Vertical_Sync_Counter_CounterUDB_sC8_counterdp_u0__16BIT_A1_REG, CYREG_B0_UDB06_07_A1
.set Vertical_Sync_Counter_CounterUDB_sC8_counterdp_u0__16BIT_D0_REG, CYREG_B0_UDB06_07_D0
.set Vertical_Sync_Counter_CounterUDB_sC8_counterdp_u0__16BIT_D1_REG, CYREG_B0_UDB06_07_D1
.set Vertical_Sync_Counter_CounterUDB_sC8_counterdp_u0__16BIT_DP_AUX_CTL_REG, CYREG_B0_UDB06_07_ACTL
.set Vertical_Sync_Counter_CounterUDB_sC8_counterdp_u0__16BIT_F0_REG, CYREG_B0_UDB06_07_F0
.set Vertical_Sync_Counter_CounterUDB_sC8_counterdp_u0__16BIT_F1_REG, CYREG_B0_UDB06_07_F1
.set Vertical_Sync_Counter_CounterUDB_sC8_counterdp_u0__A0_A1_REG, CYREG_B0_UDB06_A0_A1
.set Vertical_Sync_Counter_CounterUDB_sC8_counterdp_u0__A0_REG, CYREG_B0_UDB06_A0
.set Vertical_Sync_Counter_CounterUDB_sC8_counterdp_u0__A1_REG, CYREG_B0_UDB06_A1
.set Vertical_Sync_Counter_CounterUDB_sC8_counterdp_u0__D0_D1_REG, CYREG_B0_UDB06_D0_D1
.set Vertical_Sync_Counter_CounterUDB_sC8_counterdp_u0__D0_REG, CYREG_B0_UDB06_D0
.set Vertical_Sync_Counter_CounterUDB_sC8_counterdp_u0__D1_REG, CYREG_B0_UDB06_D1
.set Vertical_Sync_Counter_CounterUDB_sC8_counterdp_u0__DP_AUX_CTL_REG, CYREG_B0_UDB06_ACTL
.set Vertical_Sync_Counter_CounterUDB_sC8_counterdp_u0__F0_F1_REG, CYREG_B0_UDB06_F0_F1
.set Vertical_Sync_Counter_CounterUDB_sC8_counterdp_u0__F0_REG, CYREG_B0_UDB06_F0
.set Vertical_Sync_Counter_CounterUDB_sC8_counterdp_u0__F1_REG, CYREG_B0_UDB06_F1
.set Vertical_Sync_Counter_CounterUDB_sC8_counterdp_u0__MSK_DP_AUX_CTL_REG, CYREG_B0_UDB06_MSK_ACTL
.set Vertical_Sync_Counter_CounterUDB_sC8_counterdp_u0__PER_DP_AUX_CTL_REG, CYREG_B0_UDB06_MSK_ACTL
.set Vertical_Sync_Counter_CounterUDB_sCTRLReg_ctrlreg__16BIT_CONTROL_AUX_CTL_REG, CYREG_B0_UDB06_07_ACTL
.set Vertical_Sync_Counter_CounterUDB_sCTRLReg_ctrlreg__16BIT_CONTROL_CONTROL_REG, CYREG_B0_UDB06_07_CTL
.set Vertical_Sync_Counter_CounterUDB_sCTRLReg_ctrlreg__16BIT_CONTROL_COUNT_REG, CYREG_B0_UDB06_07_CTL
.set Vertical_Sync_Counter_CounterUDB_sCTRLReg_ctrlreg__16BIT_COUNT_CONTROL_REG, CYREG_B0_UDB06_07_CTL
.set Vertical_Sync_Counter_CounterUDB_sCTRLReg_ctrlreg__16BIT_COUNT_COUNT_REG, CYREG_B0_UDB06_07_CTL
.set Vertical_Sync_Counter_CounterUDB_sCTRLReg_ctrlreg__16BIT_MASK_MASK_REG, CYREG_B0_UDB06_07_MSK
.set Vertical_Sync_Counter_CounterUDB_sCTRLReg_ctrlreg__16BIT_MASK_PERIOD_REG, CYREG_B0_UDB06_07_MSK
.set Vertical_Sync_Counter_CounterUDB_sCTRLReg_ctrlreg__16BIT_PERIOD_MASK_REG, CYREG_B0_UDB06_07_MSK
.set Vertical_Sync_Counter_CounterUDB_sCTRLReg_ctrlreg__16BIT_PERIOD_PERIOD_REG, CYREG_B0_UDB06_07_MSK
.set Vertical_Sync_Counter_CounterUDB_sCTRLReg_ctrlreg__7__MASK, 0x80
.set Vertical_Sync_Counter_CounterUDB_sCTRLReg_ctrlreg__7__POS, 7
.set Vertical_Sync_Counter_CounterUDB_sCTRLReg_ctrlreg__CONTROL_AUX_CTL_REG, CYREG_B0_UDB06_ACTL
.set Vertical_Sync_Counter_CounterUDB_sCTRLReg_ctrlreg__CONTROL_REG, CYREG_B0_UDB06_CTL
.set Vertical_Sync_Counter_CounterUDB_sCTRLReg_ctrlreg__CONTROL_ST_REG, CYREG_B0_UDB06_ST_CTL
.set Vertical_Sync_Counter_CounterUDB_sCTRLReg_ctrlreg__COUNT_REG, CYREG_B0_UDB06_CTL
.set Vertical_Sync_Counter_CounterUDB_sCTRLReg_ctrlreg__COUNT_ST_REG, CYREG_B0_UDB06_ST_CTL
.set Vertical_Sync_Counter_CounterUDB_sCTRLReg_ctrlreg__MASK, 0x80
.set Vertical_Sync_Counter_CounterUDB_sCTRLReg_ctrlreg__MASK_CTL_AUX_CTL_REG, CYREG_B0_UDB06_MSK_ACTL
.set Vertical_Sync_Counter_CounterUDB_sCTRLReg_ctrlreg__PER_CTL_AUX_CTL_REG, CYREG_B0_UDB06_MSK_ACTL
.set Vertical_Sync_Counter_CounterUDB_sCTRLReg_ctrlreg__PERIOD_REG, CYREG_B0_UDB06_MSK
.set Vertical_Sync_Counter_CounterUDB_sSTSReg_stsreg__0__MASK, 0x01
.set Vertical_Sync_Counter_CounterUDB_sSTSReg_stsreg__0__POS, 0
.set Vertical_Sync_Counter_CounterUDB_sSTSReg_stsreg__1__MASK, 0x02
.set Vertical_Sync_Counter_CounterUDB_sSTSReg_stsreg__1__POS, 1
.set Vertical_Sync_Counter_CounterUDB_sSTSReg_stsreg__16BIT_STATUS_AUX_CTL_REG, CYREG_B0_UDB06_07_ACTL
.set Vertical_Sync_Counter_CounterUDB_sSTSReg_stsreg__16BIT_STATUS_REG, CYREG_B0_UDB06_07_ST
.set Vertical_Sync_Counter_CounterUDB_sSTSReg_stsreg__3__MASK, 0x08
.set Vertical_Sync_Counter_CounterUDB_sSTSReg_stsreg__3__POS, 3
.set Vertical_Sync_Counter_CounterUDB_sSTSReg_stsreg__4__MASK, 0x10
.set Vertical_Sync_Counter_CounterUDB_sSTSReg_stsreg__4__POS, 4
.set Vertical_Sync_Counter_CounterUDB_sSTSReg_stsreg__5__MASK, 0x20
.set Vertical_Sync_Counter_CounterUDB_sSTSReg_stsreg__5__POS, 5
.set Vertical_Sync_Counter_CounterUDB_sSTSReg_stsreg__6__MASK, 0x40
.set Vertical_Sync_Counter_CounterUDB_sSTSReg_stsreg__6__POS, 6
.set Vertical_Sync_Counter_CounterUDB_sSTSReg_stsreg__MASK, 0x7B
.set Vertical_Sync_Counter_CounterUDB_sSTSReg_stsreg__MASK_REG, CYREG_B0_UDB06_MSK
.set Vertical_Sync_Counter_CounterUDB_sSTSReg_stsreg__MASK_ST_AUX_CTL_REG, CYREG_B0_UDB06_MSK_ACTL
.set Vertical_Sync_Counter_CounterUDB_sSTSReg_stsreg__PER_ST_AUX_CTL_REG, CYREG_B0_UDB06_MSK_ACTL
.set Vertical_Sync_Counter_CounterUDB_sSTSReg_stsreg__STATUS_AUX_CTL_REG, CYREG_B0_UDB06_ACTL
.set Vertical_Sync_Counter_CounterUDB_sSTSReg_stsreg__STATUS_CNT_REG, CYREG_B0_UDB06_ST_CTL
.set Vertical_Sync_Counter_CounterUDB_sSTSReg_stsreg__STATUS_CONTROL_REG, CYREG_B0_UDB06_ST_CTL
.set Vertical_Sync_Counter_CounterUDB_sSTSReg_stsreg__STATUS_REG, CYREG_B0_UDB06_ST

/* Vertical_Sync_Interrupt */
.set Vertical_Sync_Interrupt__INTC_CLR_EN_REG, CYREG_NVIC_CLRENA0
.set Vertical_Sync_Interrupt__INTC_CLR_PD_REG, CYREG_NVIC_CLRPEND0
.set Vertical_Sync_Interrupt__INTC_MASK, 0x08
.set Vertical_Sync_Interrupt__INTC_NUMBER, 3
.set Vertical_Sync_Interrupt__INTC_PRIOR_NUM, 7
.set Vertical_Sync_Interrupt__INTC_PRIOR_REG, CYREG_NVIC_PRI_3
.set Vertical_Sync_Interrupt__INTC_SET_EN_REG, CYREG_NVIC_SETENA0
.set Vertical_Sync_Interrupt__INTC_SET_PD_REG, CYREG_NVIC_SETPEND0

/* from_comparator */
.set from_comparator__0__INTTYPE, CYREG_PICU0_INTTYPE1
.set from_comparator__0__MASK, 0x02
.set from_comparator__0__PC, CYREG_PRT0_PC1
.set from_comparator__0__PORT, 0
.set from_comparator__0__SHIFT, 1
.set from_comparator__AG, CYREG_PRT0_AG
.set from_comparator__AMUX, CYREG_PRT0_AMUX
.set from_comparator__BIE, CYREG_PRT0_BIE
.set from_comparator__BIT_MASK, CYREG_PRT0_BIT_MASK
.set from_comparator__BYP, CYREG_PRT0_BYP
.set from_comparator__CTL, CYREG_PRT0_CTL
.set from_comparator__DM0, CYREG_PRT0_DM0
.set from_comparator__DM1, CYREG_PRT0_DM1
.set from_comparator__DM2, CYREG_PRT0_DM2
.set from_comparator__DR, CYREG_PRT0_DR
.set from_comparator__INP_DIS, CYREG_PRT0_INP_DIS
.set from_comparator__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU0_BASE
.set from_comparator__LCD_COM_SEG, CYREG_PRT0_LCD_COM_SEG
.set from_comparator__LCD_EN, CYREG_PRT0_LCD_EN
.set from_comparator__MASK, 0x02
.set from_comparator__PORT, 0
.set from_comparator__PRT, CYREG_PRT0_PRT
.set from_comparator__PRTDSI__CAPS_SEL, CYREG_PRT0_CAPS_SEL
.set from_comparator__PRTDSI__DBL_SYNC_IN, CYREG_PRT0_DBL_SYNC_IN
.set from_comparator__PRTDSI__OE_SEL0, CYREG_PRT0_OE_SEL0
.set from_comparator__PRTDSI__OE_SEL1, CYREG_PRT0_OE_SEL1
.set from_comparator__PRTDSI__OUT_SEL0, CYREG_PRT0_OUT_SEL0
.set from_comparator__PRTDSI__OUT_SEL1, CYREG_PRT0_OUT_SEL1
.set from_comparator__PRTDSI__SYNC_OUT, CYREG_PRT0_SYNC_OUT
.set from_comparator__PS, CYREG_PRT0_PS
.set from_comparator__SHIFT, 1
.set from_comparator__SLW, CYREG_PRT0_SLW

/* from_composite_sync_out */
.set from_composite_sync_out__0__INTTYPE, CYREG_PICU12_INTTYPE2
.set from_composite_sync_out__0__MASK, 0x04
.set from_composite_sync_out__0__PC, CYREG_PRT12_PC2
.set from_composite_sync_out__0__PORT, 12
.set from_composite_sync_out__0__SHIFT, 2
.set from_composite_sync_out__AG, CYREG_PRT12_AG
.set from_composite_sync_out__BIE, CYREG_PRT12_BIE
.set from_composite_sync_out__BIT_MASK, CYREG_PRT12_BIT_MASK
.set from_composite_sync_out__BYP, CYREG_PRT12_BYP
.set from_composite_sync_out__DM0, CYREG_PRT12_DM0
.set from_composite_sync_out__DM1, CYREG_PRT12_DM1
.set from_composite_sync_out__DM2, CYREG_PRT12_DM2
.set from_composite_sync_out__DR, CYREG_PRT12_DR
.set from_composite_sync_out__INP_DIS, CYREG_PRT12_INP_DIS
.set from_composite_sync_out__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU12_BASE
.set from_composite_sync_out__MASK, 0x04
.set from_composite_sync_out__PORT, 12
.set from_composite_sync_out__PRT, CYREG_PRT12_PRT
.set from_composite_sync_out__PRTDSI__DBL_SYNC_IN, CYREG_PRT12_DBL_SYNC_IN
.set from_composite_sync_out__PRTDSI__OE_SEL0, CYREG_PRT12_OE_SEL0
.set from_composite_sync_out__PRTDSI__OE_SEL1, CYREG_PRT12_OE_SEL1
.set from_composite_sync_out__PRTDSI__OUT_SEL0, CYREG_PRT12_OUT_SEL0
.set from_composite_sync_out__PRTDSI__OUT_SEL1, CYREG_PRT12_OUT_SEL1
.set from_composite_sync_out__PRTDSI__SYNC_OUT, CYREG_PRT12_SYNC_OUT
.set from_composite_sync_out__PS, CYREG_PRT12_PS
.set from_composite_sync_out__SHIFT, 2
.set from_composite_sync_out__SIO_CFG, CYREG_PRT12_SIO_CFG
.set from_composite_sync_out__SIO_DIFF, CYREG_PRT12_SIO_DIFF
.set from_composite_sync_out__SIO_HYST_EN, CYREG_PRT12_SIO_HYST_EN
.set from_composite_sync_out__SIO_REG_HIFREQ, CYREG_PRT12_SIO_REG_HIFREQ
.set from_composite_sync_out__SLW, CYREG_PRT12_SLW

/* from_vertical_sync_out */
.set from_vertical_sync_out__0__INTTYPE, CYREG_PICU15_INTTYPE1
.set from_vertical_sync_out__0__MASK, 0x02
.set from_vertical_sync_out__0__PC, CYREG_IO_PC_PRT15_PC1
.set from_vertical_sync_out__0__PORT, 15
.set from_vertical_sync_out__0__SHIFT, 1
.set from_vertical_sync_out__AG, CYREG_PRT15_AG
.set from_vertical_sync_out__AMUX, CYREG_PRT15_AMUX
.set from_vertical_sync_out__BIE, CYREG_PRT15_BIE
.set from_vertical_sync_out__BIT_MASK, CYREG_PRT15_BIT_MASK
.set from_vertical_sync_out__BYP, CYREG_PRT15_BYP
.set from_vertical_sync_out__CTL, CYREG_PRT15_CTL
.set from_vertical_sync_out__DM0, CYREG_PRT15_DM0
.set from_vertical_sync_out__DM1, CYREG_PRT15_DM1
.set from_vertical_sync_out__DM2, CYREG_PRT15_DM2
.set from_vertical_sync_out__DR, CYREG_PRT15_DR
.set from_vertical_sync_out__INP_DIS, CYREG_PRT15_INP_DIS
.set from_vertical_sync_out__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU15_BASE
.set from_vertical_sync_out__LCD_COM_SEG, CYREG_PRT15_LCD_COM_SEG
.set from_vertical_sync_out__LCD_EN, CYREG_PRT15_LCD_EN
.set from_vertical_sync_out__MASK, 0x02
.set from_vertical_sync_out__PORT, 15
.set from_vertical_sync_out__PRT, CYREG_PRT15_PRT
.set from_vertical_sync_out__PRTDSI__CAPS_SEL, CYREG_PRT15_CAPS_SEL
.set from_vertical_sync_out__PRTDSI__DBL_SYNC_IN, CYREG_PRT15_DBL_SYNC_IN
.set from_vertical_sync_out__PRTDSI__OE_SEL0, CYREG_PRT15_OE_SEL0
.set from_vertical_sync_out__PRTDSI__OE_SEL1, CYREG_PRT15_OE_SEL1
.set from_vertical_sync_out__PRTDSI__OUT_SEL0, CYREG_PRT15_OUT_SEL0
.set from_vertical_sync_out__PRTDSI__OUT_SEL1, CYREG_PRT15_OUT_SEL1
.set from_vertical_sync_out__PRTDSI__SYNC_OUT, CYREG_PRT15_SYNC_OUT
.set from_vertical_sync_out__PS, CYREG_PRT15_PS
.set from_vertical_sync_out__SHIFT, 1
.set from_vertical_sync_out__SLW, CYREG_PRT15_SLW

/* hall_effect_sensor */
.set hall_effect_sensor__0__INTTYPE, CYREG_PICU0_INTTYPE6
.set hall_effect_sensor__0__MASK, 0x40
.set hall_effect_sensor__0__PC, CYREG_PRT0_PC6
.set hall_effect_sensor__0__PORT, 0
.set hall_effect_sensor__0__SHIFT, 6
.set hall_effect_sensor__AG, CYREG_PRT0_AG
.set hall_effect_sensor__AMUX, CYREG_PRT0_AMUX
.set hall_effect_sensor__BIE, CYREG_PRT0_BIE
.set hall_effect_sensor__BIT_MASK, CYREG_PRT0_BIT_MASK
.set hall_effect_sensor__BYP, CYREG_PRT0_BYP
.set hall_effect_sensor__CTL, CYREG_PRT0_CTL
.set hall_effect_sensor__DM0, CYREG_PRT0_DM0
.set hall_effect_sensor__DM1, CYREG_PRT0_DM1
.set hall_effect_sensor__DM2, CYREG_PRT0_DM2
.set hall_effect_sensor__DR, CYREG_PRT0_DR
.set hall_effect_sensor__INP_DIS, CYREG_PRT0_INP_DIS
.set hall_effect_sensor__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU0_BASE
.set hall_effect_sensor__LCD_COM_SEG, CYREG_PRT0_LCD_COM_SEG
.set hall_effect_sensor__LCD_EN, CYREG_PRT0_LCD_EN
.set hall_effect_sensor__MASK, 0x40
.set hall_effect_sensor__PORT, 0
.set hall_effect_sensor__PRT, CYREG_PRT0_PRT
.set hall_effect_sensor__PRTDSI__CAPS_SEL, CYREG_PRT0_CAPS_SEL
.set hall_effect_sensor__PRTDSI__DBL_SYNC_IN, CYREG_PRT0_DBL_SYNC_IN
.set hall_effect_sensor__PRTDSI__OE_SEL0, CYREG_PRT0_OE_SEL0
.set hall_effect_sensor__PRTDSI__OE_SEL1, CYREG_PRT0_OE_SEL1
.set hall_effect_sensor__PRTDSI__OUT_SEL0, CYREG_PRT0_OUT_SEL0
.set hall_effect_sensor__PRTDSI__OUT_SEL1, CYREG_PRT0_OUT_SEL1
.set hall_effect_sensor__PRTDSI__SYNC_OUT, CYREG_PRT0_SYNC_OUT
.set hall_effect_sensor__PS, CYREG_PRT0_PS
.set hall_effect_sensor__SHIFT, 6
.set hall_effect_sensor__SLW, CYREG_PRT0_SLW

/* Miscellaneous */
.set BCLK__BUS_CLK__HZ, 24000000
.set BCLK__BUS_CLK__KHZ, 24000
.set BCLK__BUS_CLK__MHZ, 24
.set CYDEV_CHIP_DIE_LEOPARD, 1
.set CYDEV_CHIP_DIE_PSOC4A, 16
.set CYDEV_CHIP_DIE_PSOC5LP, 2
.set CYDEV_CHIP_DIE_PSOC5TM, 3
.set CYDEV_CHIP_DIE_TMA4, 4
.set CYDEV_CHIP_DIE_UNKNOWN, 0
.set CYDEV_CHIP_FAMILY_FM0P, 5
.set CYDEV_CHIP_FAMILY_FM3, 6
.set CYDEV_CHIP_FAMILY_FM4, 7
.set CYDEV_CHIP_FAMILY_PSOC3, 1
.set CYDEV_CHIP_FAMILY_PSOC4, 2
.set CYDEV_CHIP_FAMILY_PSOC5, 3
.set CYDEV_CHIP_FAMILY_PSOC6, 4
.set CYDEV_CHIP_FAMILY_UNKNOWN, 0
.set CYDEV_CHIP_FAMILY_USED, CYDEV_CHIP_FAMILY_PSOC5
.set CYDEV_CHIP_JTAG_ID, 0x2E123069
.set CYDEV_CHIP_MEMBER_3A, 1
.set CYDEV_CHIP_MEMBER_4A, 16
.set CYDEV_CHIP_MEMBER_4D, 12
.set CYDEV_CHIP_MEMBER_4E, 6
.set CYDEV_CHIP_MEMBER_4F, 17
.set CYDEV_CHIP_MEMBER_4G, 4
.set CYDEV_CHIP_MEMBER_4H, 15
.set CYDEV_CHIP_MEMBER_4I, 21
.set CYDEV_CHIP_MEMBER_4J, 13
.set CYDEV_CHIP_MEMBER_4K, 14
.set CYDEV_CHIP_MEMBER_4L, 20
.set CYDEV_CHIP_MEMBER_4M, 19
.set CYDEV_CHIP_MEMBER_4N, 9
.set CYDEV_CHIP_MEMBER_4O, 7
.set CYDEV_CHIP_MEMBER_4P, 18
.set CYDEV_CHIP_MEMBER_4Q, 11
.set CYDEV_CHIP_MEMBER_4R, 8
.set CYDEV_CHIP_MEMBER_4S, 10
.set CYDEV_CHIP_MEMBER_4U, 5
.set CYDEV_CHIP_MEMBER_5A, 3
.set CYDEV_CHIP_MEMBER_5B, 2
.set CYDEV_CHIP_MEMBER_6A, 22
.set CYDEV_CHIP_MEMBER_FM3, 26
.set CYDEV_CHIP_MEMBER_FM4, 27
.set CYDEV_CHIP_MEMBER_PDL_FM0P_TYPE1, 23
.set CYDEV_CHIP_MEMBER_PDL_FM0P_TYPE2, 24
.set CYDEV_CHIP_MEMBER_PDL_FM0P_TYPE3, 25
.set CYDEV_CHIP_MEMBER_UNKNOWN, 0
.set CYDEV_CHIP_MEMBER_USED, CYDEV_CHIP_MEMBER_5B
.set CYDEV_CHIP_DIE_EXPECT, CYDEV_CHIP_MEMBER_USED
.set CYDEV_CHIP_DIE_ACTUAL, CYDEV_CHIP_DIE_EXPECT
.set CYDEV_CHIP_REV_LEOPARD_ES1, 0
.set CYDEV_CHIP_REV_LEOPARD_ES2, 1
.set CYDEV_CHIP_REV_LEOPARD_ES3, 3
.set CYDEV_CHIP_REV_LEOPARD_PRODUCTION, 3
.set CYDEV_CHIP_REV_PSOC4A_ES0, 17
.set CYDEV_CHIP_REV_PSOC4A_PRODUCTION, 17
.set CYDEV_CHIP_REV_PSOC5LP_ES0, 0
.set CYDEV_CHIP_REV_PSOC5LP_PRODUCTION, 0
.set CYDEV_CHIP_REV_PSOC5TM_ES0, 0
.set CYDEV_CHIP_REV_PSOC5TM_ES1, 1
.set CYDEV_CHIP_REV_PSOC5TM_PRODUCTION, 1
.set CYDEV_CHIP_REV_TMA4_ES, 17
.set CYDEV_CHIP_REV_TMA4_ES2, 33
.set CYDEV_CHIP_REV_TMA4_PRODUCTION, 17
.set CYDEV_CHIP_REVISION_3A_ES1, 0
.set CYDEV_CHIP_REVISION_3A_ES2, 1
.set CYDEV_CHIP_REVISION_3A_ES3, 3
.set CYDEV_CHIP_REVISION_3A_PRODUCTION, 3
.set CYDEV_CHIP_REVISION_4A_ES0, 17
.set CYDEV_CHIP_REVISION_4A_PRODUCTION, 17
.set CYDEV_CHIP_REVISION_4D_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4E_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4F_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4F_PRODUCTION_256DMA, 0
.set CYDEV_CHIP_REVISION_4F_PRODUCTION_256K, 0
.set CYDEV_CHIP_REVISION_4G_ES, 17
.set CYDEV_CHIP_REVISION_4G_ES2, 33
.set CYDEV_CHIP_REVISION_4G_PRODUCTION, 17
.set CYDEV_CHIP_REVISION_4H_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4I_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4J_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4K_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4L_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4M_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4N_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4O_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4P_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4Q_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4R_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4S_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4U_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_5A_ES0, 0
.set CYDEV_CHIP_REVISION_5A_ES1, 1
.set CYDEV_CHIP_REVISION_5A_PRODUCTION, 1
.set CYDEV_CHIP_REVISION_5B_ES0, 0
.set CYDEV_CHIP_REVISION_5B_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_6A_NO_UDB, 0
.set CYDEV_CHIP_REVISION_6A_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_FM3_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_FM4_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_PDL_FM0P_TYPE1_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_PDL_FM0P_TYPE2_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_PDL_FM0P_TYPE3_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_USED, CYDEV_CHIP_REVISION_5B_PRODUCTION
.set CYDEV_CHIP_REV_EXPECT, CYDEV_CHIP_REVISION_USED
.set CYDEV_CONFIG_FASTBOOT_ENABLED, 1
.set CYDEV_CONFIG_UNUSED_IO_AllowButWarn, 0
.set CYDEV_CONFIG_UNUSED_IO, CYDEV_CONFIG_UNUSED_IO_AllowButWarn
.set CYDEV_CONFIG_UNUSED_IO_AllowWithInfo, 1
.set CYDEV_CONFIG_UNUSED_IO_Disallowed, 2
.set CYDEV_CONFIGURATION_COMPRESSED, 1
.set CYDEV_CONFIGURATION_DMA, 0
.set CYDEV_CONFIGURATION_ECC, 1
.set CYDEV_CONFIGURATION_IMOENABLED, CYDEV_CONFIG_FASTBOOT_ENABLED
.set CYDEV_CONFIGURATION_MODE_COMPRESSED, 0
.set CYDEV_CONFIGURATION_MODE, CYDEV_CONFIGURATION_MODE_COMPRESSED
.set CYDEV_CONFIGURATION_MODE_DMA, 2
.set CYDEV_CONFIGURATION_MODE_UNCOMPRESSED, 1
.set CYDEV_DEBUG_ENABLE_MASK, 0x20
.set CYDEV_DEBUG_ENABLE_REGISTER, CYREG_MLOGIC_DEBUG
.set CYDEV_DEBUGGING_DPS_Disable, 3
.set CYDEV_DEBUGGING_DPS_JTAG_4, 1
.set CYDEV_DEBUGGING_DPS_JTAG_5, 0
.set CYDEV_DEBUGGING_DPS_SWD, 2
.set CYDEV_DEBUGGING_DPS_SWD_SWV, 6
.set CYDEV_DEBUGGING_DPS, CYDEV_DEBUGGING_DPS_SWD_SWV
.set CYDEV_DEBUGGING_ENABLE, 1
.set CYDEV_DEBUGGING_XRES, 0
.set CYDEV_DMA_CHANNELS_AVAILABLE, 24
.set CYDEV_ECC_ENABLE, 0
.set CYDEV_HEAP_SIZE, 0x1000
.set CYDEV_INSTRUCT_CACHE_ENABLED, 1
.set CYDEV_INTR_RISING, 0x0000000F
.set CYDEV_IS_EXPORTING_CODE, 0
.set CYDEV_IS_IMPORTING_CODE, 0
.set CYDEV_PROJ_TYPE, 0
.set CYDEV_PROJ_TYPE_BOOTLOADER, 1
.set CYDEV_PROJ_TYPE_LAUNCHER, 5
.set CYDEV_PROJ_TYPE_LOADABLE, 2
.set CYDEV_PROJ_TYPE_LOADABLEANDBOOTLOADER, 4
.set CYDEV_PROJ_TYPE_MULTIAPPBOOTLOADER, 3
.set CYDEV_PROJ_TYPE_STANDARD, 0
.set CYDEV_PROTECTION_ENABLE, 0
.set CYDEV_STACK_SIZE, 0x0800
.set CYDEV_USE_BUNDLED_CMSIS, 1
.set CYDEV_VARIABLE_VDDA, 0
.set CYDEV_VDDA_MV, 5000
.set CYDEV_VDDD_MV, 5000
.set CYDEV_VDDIO0_MV, 5000
.set CYDEV_VDDIO1_MV, 5000
.set CYDEV_VDDIO2_MV, 5000
.set CYDEV_VDDIO3_MV, 5000
.set CYDEV_VIO0_MV, 5000
.set CYDEV_VIO1_MV, 5000
.set CYDEV_VIO2_MV, 5000
.set CYDEV_VIO3_MV, 5000
.set CYIPBLOCK_ARM_CM3_VERSION, 0
.set CYIPBLOCK_P3_ANAIF_VERSION, 0
.set CYIPBLOCK_P3_CAN_VERSION, 0
.set CYIPBLOCK_P3_CAPSENSE_VERSION, 0
.set CYIPBLOCK_P3_COMP_VERSION, 0
.set CYIPBLOCK_P3_DECIMATOR_VERSION, 0
.set CYIPBLOCK_P3_DFB_VERSION, 0
.set CYIPBLOCK_P3_DMA_VERSION, 0
.set CYIPBLOCK_P3_DRQ_VERSION, 0
.set CYIPBLOCK_P3_DSM_VERSION, 0
.set CYIPBLOCK_P3_EMIF_VERSION, 0
.set CYIPBLOCK_P3_I2C_VERSION, 0
.set CYIPBLOCK_P3_LCD_VERSION, 0
.set CYIPBLOCK_P3_LPF_VERSION, 0
.set CYIPBLOCK_P3_OPAMP_VERSION, 0
.set CYIPBLOCK_P3_PM_VERSION, 0
.set CYIPBLOCK_P3_SCCT_VERSION, 0
.set CYIPBLOCK_P3_TIMER_VERSION, 0
.set CYIPBLOCK_P3_USB_VERSION, 0
.set CYIPBLOCK_P3_VIDAC_VERSION, 0
.set CYIPBLOCK_P3_VREF_VERSION, 0
.set CYIPBLOCK_S8_GPIO_VERSION, 0
.set CYIPBLOCK_S8_IRQ_VERSION, 0
.set CYIPBLOCK_S8_SAR_VERSION, 0
.set CYIPBLOCK_S8_SIO_VERSION, 0
.set CYIPBLOCK_S8_UDB_VERSION, 0
.set DMA_CHANNELS_USED__MASK0, 0x00000000
.set CYDEV_BOOTLOADER_ENABLE, 0
.endif
