timestamp=1573242800290

[~A]
E:/GIT/my_projects/FPGA/Verilog/card_driver/card_driver/card_driver/src/SPI_cont.v_card_driver.v=0*819*1996
LastVerilogToplevel=card_driver_tb
ModifyID=187
Version=74
e:/GIT/my_projects/FPGA/Verilog/card_driver/card_driver/card_driver/src/SPI_cont.v_card_driver.v=0*36232*37921
e:/GIT/my_projects/FPGA/Verilog/card_driver/card_driver/card_driver/src/SPI_cont.v_card_driver.v_card_driver_tb.v=0*735510*737888

[$root]
A/$root=22|||1*1978681
BinI32/$root=3*1314161
SLP=3*1314265
Version=10.5.217.6767 (Windows)|0000000b789cd3f53752d02d2e33ca3634020010aa02e5|c73a565f2ade592f8ac1c68f484c9216776277de201d066e0f29f9ea3b8e7925

[SPI_cont]
A/SPI_cont=22|./../src/SPI_cont.v|3|1*1979055
BinI32/SPI_cont=3*1314333
R=./../src/SPI_cont.v|3
SLP=3*1315513
Version=10.5.217.6767 (Windows)|0000000b789cd3f53752d02d2e33ca3634020010aa02e5|9cdd2b3d3c0df01a4ff7cb6ef71ad8a9ebc2582dc002f1bcd1f4a52524577790588dd5b9c77d1935a9f88c208b4ece09

[card_driver]
A/card_driver=22|./../src/card_driver.v|3|1*1981424
BinI32/card_driver=3*1316628
R=./../src/card_driver.v|3
SLP=3*1319097
Version=10.5.217.6767 (Windows)|0000000b789cd3f53752d02d2e33ca3634020010aa02e5|a91b6b67e0d9e50f3d4694afec1462a1dcd9f7860d1f1a443ae37d28cc678186012a7bdeaaf0d0760c0f4cb7bc40bdbf

[card_driver_tb]
A/card_driver_tb=22|./../src/card_driver_tb.v|4|1*1987105
BinI32/card_driver_tb=3*1320690
R=./../src/card_driver_tb.v|4
SLP=3*1321294
Version=10.5.217.6767 (Windows)|0000000b789cd3f53752d02d2e33ca3634020010aa02e5|93f1360f38d040c0880042776ffd0ac37c8bd9114cc6d58f2a7523586a55f4284211677107b4943e26e22eabc305c2fa

[~MFT]
0=8|0card_driver.mgf|737888|529722
1=8|1card_driver.mgf|1987105|1978681
3=16|3card_driver.mgf|1321294|1314161

[~U]
$root=12|0*734399|
SPI_cont=12|0*734597|
card_driver=12|0*734880|
card_driver_tb=12|0*735320||0x10
