Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.
----------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2017.4 (win64) Build 2086221 Fri Dec 15 20:55:39 MST 2017
| Date         : Tue Jan 24 15:23:31 2023
| Host         : SidS-MacBook-Pro running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file fibonacci_8bit_sequence_control_sets_placed.rpt
| Design       : fibonacci_8bit_sequence
| Device       : xc7z020
----------------------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Flip-Flop Distribution
3. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Number of unique control sets                            |     4 |
| Unused register locations in slices containing registers |    22 |
+----------------------------------------------------------+-------+


2. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |               2 |            2 |
| No           | No                    | Yes                    |               0 |            0 |
| No           | Yes                   | No                     |               0 |            0 |
| Yes          | No                    | No                     |               0 |            0 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |              56 |           17 |
+--------------+-----------------------+------------------------+-----------------+--------------+


3. Detailed Control Set Information
-----------------------------------

+----------------+----------------------------------------------------------------+------------------------------------------------------------------------+------------------+----------------+
|  Clock Signal  |                          Enable Signal                         |                            Set/Reset Signal                            | Slice Load Count | Bel Load Count |
+----------------+----------------------------------------------------------------+------------------------------------------------------------------------+------------------+----------------+
|  clk_IBUF_BUFG |                                                                |                                                                        |                2 |              2 |
|  clk_IBUF_BUFG | enable_input_debouncer/parameterizable_counter/E[0]            | reset_input_debouncer/parameterizable_counter/SR[0]                    |                1 |              4 |
|  clk_IBUF_BUFG | enable_input_debouncer/parameterizable_counter/counter_enabler | enable_input_debouncer/parameterizable_counter/input_raw_inverted      |                8 |             26 |
|  clk_IBUF_BUFG | reset_input_debouncer/parameterizable_counter/counter_enabler  | reset_input_debouncer/parameterizable_counter/count_int[25]_i_1__0_n_0 |                8 |             26 |
+----------------+----------------------------------------------------------------+------------------------------------------------------------------------+------------------+----------------+


+--------+-----------------------+
| Fanout | Number of ControlSets |
+--------+-----------------------+
| 2      |                     1 |
| 4      |                     1 |
| 16+    |                     2 |
+--------+-----------------------+


