VCFLAGS = -I. -s adder_tb
FILES   = adder.v adder_tb.v
TARGET  = adder_tb
GTKW    = tb2.gtkw

include ../Makefile.verilog
