Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.1 (lin64) Build 2552052 Fri May 24 14:47:09 MDT 2019
| Date         : Fri Aug  7 18:18:42 2020
| Host         : gorgonzola.cs.cornell.edu running 64-bit CentOS Linux release 7.6.1810 (Core)
| Command      : report_timing_summary -max_paths 10 -file main_timing_summary_routed.rpt -pb main_timing_summary_routed.pb -rpx main_timing_summary_routed.rpx -warn_on_violation
| Design       : main
| Device       : 7z020-clg484
| Speed File   : -1  PRODUCTION 1.11 2014-09-11
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 162 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 58 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      0.416        0.000                      0                 2546        0.146        0.000                      0                 2546        3.000        0.000                       0                  1054  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock  Waveform(ns)         Period(ns)      Frequency(MHz)
-----  ------------         ----------      --------------
clk    {0.000 3.500}        7.000           142.857         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk                 0.416        0.000                      0                 2546        0.146        0.000                      0                 2546        3.000        0.000                       0                  1054  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk
  To Clock:  clk

Setup :            0  Failing Endpoints,  Worst Slack        0.416ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.146ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.416ns  (required time - arrival time)
  Source:                 cond_stored1/out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            CWrite10/out_reg[29]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.000ns  (clk rise@7.000ns - clk rise@0.000ns)
  Data Path Delay:        6.562ns  (logic 3.206ns (48.858%)  route 3.356ns (51.142%))
  Logic Levels:           12  (CARRY4=8 LUT3=3 LUT6=1)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 7.924 - 7.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=1060, unset)         0.973     0.973    cond_stored1/clk
    SLICE_X31Y37         FDRE                                         r  cond_stored1/out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y37         FDRE (Prop_fdre_C_Q)         0.456     1.429 r  cond_stored1/out_reg[0]/Q
                         net (fo=16, routed)          0.865     2.294    fsm3/cond_stored1_out
    SLICE_X27Y37         LUT3 (Prop_lut3_I0_O)        0.124     2.418 f  fsm3/C_write_en_INST_0_i_5/O
                         net (fo=6, routed)           0.779     3.197    done_reg0/done_reg
    SLICE_X25Y37         LUT6 (Prop_lut6_I2_O)        0.124     3.321 r  done_reg0/out[31]_i_1/O
                         net (fo=417, routed)         1.051     4.372    add3/CWrite10_write_en
    SLICE_X23Y38         LUT3 (Prop_lut3_I1_O)        0.124     4.496 r  add3/out[7]_i_15/O
                         net (fo=1, routed)           0.000     4.496    add3/out[7]_i_15_n_0
    SLICE_X23Y38         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     4.897 r  add3/out_reg[7]_i_10/CO[3]
                         net (fo=1, routed)           0.000     4.897    add3/out_reg[7]_i_10_n_0
    SLICE_X23Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.011 r  add3/out_reg[11]_i_10/CO[3]
                         net (fo=1, routed)           0.000     5.011    add3/out_reg[11]_i_10_n_0
    SLICE_X23Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.125 r  add3/out_reg[15]_i_10/CO[3]
                         net (fo=1, routed)           0.000     5.125    add3/out_reg[15]_i_10_n_0
    SLICE_X23Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.239 r  add3/out_reg[19]_i_10/CO[3]
                         net (fo=1, routed)           0.000     5.239    add3/out_reg[19]_i_10_n_0
    SLICE_X23Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.353 r  add3/out_reg[23]_i_10/CO[3]
                         net (fo=1, routed)           0.000     5.353    add3/out_reg[23]_i_10_n_0
    SLICE_X23Y43         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     5.687 r  add3/out_reg[27]_i_10/O[1]
                         net (fo=2, routed)           0.661     6.348    add4/out_reg[31][25]
    SLICE_X24Y43         LUT3 (Prop_lut3_I0_O)        0.303     6.651 r  add4/out[27]_i_8/O
                         net (fo=1, routed)           0.000     6.651    add4/out[27]_i_8_n_0
    SLICE_X24Y43         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.201 r  add4/out_reg[27]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.201    add4/out_reg[27]_i_1_n_0
    SLICE_X24Y44         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.535 r  add4/out_reg[31]_i_2/O[1]
                         net (fo=1, routed)           0.000     7.535    CWrite10/out[29]
    SLICE_X24Y44         FDRE                                         r  CWrite10/out_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        7.000     7.000 r  
                                                      0.000     7.000 r  clk (IN)
                         net (fo=1060, unset)         0.924     7.924    CWrite10/clk
    SLICE_X24Y44         FDRE                                         r  CWrite10/out_reg[29]/C
                         clock pessimism              0.000     7.924    
                         clock uncertainty           -0.035     7.889    
    SLICE_X24Y44         FDRE (Setup_fdre_C_D)        0.062     7.951    CWrite10/out_reg[29]
  -------------------------------------------------------------------
                         required time                          7.951    
                         arrival time                          -7.535    
  -------------------------------------------------------------------
                         slack                                  0.416    

Slack (MET) :             0.437ns  (required time - arrival time)
  Source:                 cond_stored1/out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            CWrite10/out_reg[31]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.000ns  (clk rise@7.000ns - clk rise@0.000ns)
  Data Path Delay:        6.541ns  (logic 3.185ns (48.694%)  route 3.356ns (51.306%))
  Logic Levels:           12  (CARRY4=8 LUT3=3 LUT6=1)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 7.924 - 7.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=1060, unset)         0.973     0.973    cond_stored1/clk
    SLICE_X31Y37         FDRE                                         r  cond_stored1/out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y37         FDRE (Prop_fdre_C_Q)         0.456     1.429 r  cond_stored1/out_reg[0]/Q
                         net (fo=16, routed)          0.865     2.294    fsm3/cond_stored1_out
    SLICE_X27Y37         LUT3 (Prop_lut3_I0_O)        0.124     2.418 f  fsm3/C_write_en_INST_0_i_5/O
                         net (fo=6, routed)           0.779     3.197    done_reg0/done_reg
    SLICE_X25Y37         LUT6 (Prop_lut6_I2_O)        0.124     3.321 r  done_reg0/out[31]_i_1/O
                         net (fo=417, routed)         1.051     4.372    add3/CWrite10_write_en
    SLICE_X23Y38         LUT3 (Prop_lut3_I1_O)        0.124     4.496 r  add3/out[7]_i_15/O
                         net (fo=1, routed)           0.000     4.496    add3/out[7]_i_15_n_0
    SLICE_X23Y38         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     4.897 r  add3/out_reg[7]_i_10/CO[3]
                         net (fo=1, routed)           0.000     4.897    add3/out_reg[7]_i_10_n_0
    SLICE_X23Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.011 r  add3/out_reg[11]_i_10/CO[3]
                         net (fo=1, routed)           0.000     5.011    add3/out_reg[11]_i_10_n_0
    SLICE_X23Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.125 r  add3/out_reg[15]_i_10/CO[3]
                         net (fo=1, routed)           0.000     5.125    add3/out_reg[15]_i_10_n_0
    SLICE_X23Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.239 r  add3/out_reg[19]_i_10/CO[3]
                         net (fo=1, routed)           0.000     5.239    add3/out_reg[19]_i_10_n_0
    SLICE_X23Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.353 r  add3/out_reg[23]_i_10/CO[3]
                         net (fo=1, routed)           0.000     5.353    add3/out_reg[23]_i_10_n_0
    SLICE_X23Y43         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     5.687 r  add3/out_reg[27]_i_10/O[1]
                         net (fo=2, routed)           0.661     6.348    add4/out_reg[31][25]
    SLICE_X24Y43         LUT3 (Prop_lut3_I0_O)        0.303     6.651 r  add4/out[27]_i_8/O
                         net (fo=1, routed)           0.000     6.651    add4/out[27]_i_8_n_0
    SLICE_X24Y43         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.201 r  add4/out_reg[27]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.201    add4/out_reg[27]_i_1_n_0
    SLICE_X24Y44         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     7.514 r  add4/out_reg[31]_i_2/O[3]
                         net (fo=1, routed)           0.000     7.514    CWrite10/out[31]
    SLICE_X24Y44         FDRE                                         r  CWrite10/out_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        7.000     7.000 r  
                                                      0.000     7.000 r  clk (IN)
                         net (fo=1060, unset)         0.924     7.924    CWrite10/clk
    SLICE_X24Y44         FDRE                                         r  CWrite10/out_reg[31]/C
                         clock pessimism              0.000     7.924    
                         clock uncertainty           -0.035     7.889    
    SLICE_X24Y44         FDRE (Setup_fdre_C_D)        0.062     7.951    CWrite10/out_reg[31]
  -------------------------------------------------------------------
                         required time                          7.951    
                         arrival time                          -7.514    
  -------------------------------------------------------------------
                         slack                                  0.437    

Slack (MET) :             0.439ns  (required time - arrival time)
  Source:                 fsm0/out_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            temp20/out_reg[29]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.000ns  (clk rise@7.000ns - clk rise@0.000ns)
  Data Path Delay:        6.556ns  (logic 2.747ns (41.899%)  route 3.809ns (58.101%))
  Logic Levels:           12  (CARRY4=7 LUT2=1 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 7.924 - 7.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=1060, unset)         0.973     0.973    fsm0/clk
    SLICE_X36Y40         FDRE                                         r  fsm0/out_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y40         FDRE (Prop_fdre_C_Q)         0.518     1.491 f  fsm0/out_reg[8]/Q
                         net (fo=4, routed)           0.770     2.261    fsm0/fsm0_out[8]
    SLICE_X35Y41         LUT4 (Prop_lut4_I1_O)        0.124     2.385 f  fsm0/out[31]_i_9/O
                         net (fo=1, routed)           0.795     3.180    fsm0/out[31]_i_9_n_0
    SLICE_X34Y42         LUT6 (Prop_lut6_I1_O)        0.124     3.304 f  fsm0/out[31]_i_4__1/O
                         net (fo=5, routed)           0.321     3.626    fsm0/out[31]_i_4__1_n_0
    SLICE_X35Y41         LUT6 (Prop_lut6_I5_O)        0.124     3.750 f  fsm0/out_tmp_reg_i_36/O
                         net (fo=130, routed)         1.010     4.760    fsm0/out_tmp_reg_i_36_n_0
    SLICE_X38Y41         LUT5 (Prop_lut5_I2_O)        0.124     4.884 r  fsm0/out[7]_i_6__0/O
                         net (fo=1, routed)           0.338     5.221    add1/left[4]
    SLICE_X37Y40         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526     5.747 r  add1/out_reg[7]_i_2/CO[3]
                         net (fo=1, routed)           0.000     5.747    add1/out_reg[7]_i_2_n_0
    SLICE_X37Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.861 r  add1/out_reg[11]_i_2/CO[3]
                         net (fo=1, routed)           0.000     5.861    add1/out_reg[11]_i_2_n_0
    SLICE_X37Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.975 r  add1/out_reg[15]_i_2/CO[3]
                         net (fo=1, routed)           0.000     5.975    add1/out_reg[15]_i_2_n_0
    SLICE_X37Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.089 r  add1/out_reg[19]_i_2/CO[3]
                         net (fo=1, routed)           0.000     6.089    add1/out_reg[19]_i_2_n_0
    SLICE_X37Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.203 r  add1/out_reg[23]_i_2/CO[3]
                         net (fo=1, routed)           0.000     6.203    add1/out_reg[23]_i_2_n_0
    SLICE_X37Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.317 r  add1/out_reg[27]_i_2/CO[3]
                         net (fo=1, routed)           0.000     6.317    add1/out_reg[27]_i_2_n_0
    SLICE_X37Y46         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     6.651 r  add1/out_reg[31]_i_3/O[1]
                         net (fo=1, routed)           0.575     7.226    add1/add1_out[29]
    SLICE_X38Y46         LUT2 (Prop_lut2_I0_O)        0.303     7.529 r  add1/out[29]_i_1/O
                         net (fo=1, routed)           0.000     7.529    temp20/out_reg[29]_1
    SLICE_X38Y46         FDRE                                         r  temp20/out_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        7.000     7.000 r  
                                                      0.000     7.000 r  clk (IN)
                         net (fo=1060, unset)         0.924     7.924    temp20/clk
    SLICE_X38Y46         FDRE                                         r  temp20/out_reg[29]/C
                         clock pessimism              0.000     7.924    
                         clock uncertainty           -0.035     7.889    
    SLICE_X38Y46         FDRE (Setup_fdre_C_D)        0.079     7.968    temp20/out_reg[29]
  -------------------------------------------------------------------
                         required time                          7.968    
                         arrival time                          -7.529    
  -------------------------------------------------------------------
                         slack                                  0.439    

Slack (MET) :             0.441ns  (required time - arrival time)
  Source:                 fsm0/out_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            temp20/out_reg[30]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.000ns  (clk rise@7.000ns - clk rise@0.000ns)
  Data Path Delay:        6.550ns  (logic 2.677ns (40.871%)  route 3.873ns (59.129%))
  Logic Levels:           12  (CARRY4=7 LUT2=1 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 7.924 - 7.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=1060, unset)         0.973     0.973    fsm0/clk
    SLICE_X36Y40         FDRE                                         r  fsm0/out_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y40         FDRE (Prop_fdre_C_Q)         0.518     1.491 f  fsm0/out_reg[8]/Q
                         net (fo=4, routed)           0.770     2.261    fsm0/fsm0_out[8]
    SLICE_X35Y41         LUT4 (Prop_lut4_I1_O)        0.124     2.385 f  fsm0/out[31]_i_9/O
                         net (fo=1, routed)           0.795     3.180    fsm0/out[31]_i_9_n_0
    SLICE_X34Y42         LUT6 (Prop_lut6_I1_O)        0.124     3.304 f  fsm0/out[31]_i_4__1/O
                         net (fo=5, routed)           0.321     3.626    fsm0/out[31]_i_4__1_n_0
    SLICE_X35Y41         LUT6 (Prop_lut6_I5_O)        0.124     3.750 f  fsm0/out_tmp_reg_i_36/O
                         net (fo=130, routed)         1.010     4.760    fsm0/out_tmp_reg_i_36_n_0
    SLICE_X38Y41         LUT5 (Prop_lut5_I2_O)        0.124     4.884 r  fsm0/out[7]_i_6__0/O
                         net (fo=1, routed)           0.338     5.221    add1/left[4]
    SLICE_X37Y40         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526     5.747 r  add1/out_reg[7]_i_2/CO[3]
                         net (fo=1, routed)           0.000     5.747    add1/out_reg[7]_i_2_n_0
    SLICE_X37Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.861 r  add1/out_reg[11]_i_2/CO[3]
                         net (fo=1, routed)           0.000     5.861    add1/out_reg[11]_i_2_n_0
    SLICE_X37Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.975 r  add1/out_reg[15]_i_2/CO[3]
                         net (fo=1, routed)           0.000     5.975    add1/out_reg[15]_i_2_n_0
    SLICE_X37Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.089 r  add1/out_reg[19]_i_2/CO[3]
                         net (fo=1, routed)           0.000     6.089    add1/out_reg[19]_i_2_n_0
    SLICE_X37Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.203 r  add1/out_reg[23]_i_2/CO[3]
                         net (fo=1, routed)           0.000     6.203    add1/out_reg[23]_i_2_n_0
    SLICE_X37Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.317 r  add1/out_reg[27]_i_2/CO[3]
                         net (fo=1, routed)           0.000     6.317    add1/out_reg[27]_i_2_n_0
    SLICE_X37Y46         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     6.556 r  add1/out_reg[31]_i_3/O[2]
                         net (fo=1, routed)           0.639     7.195    add1/add1_out[30]
    SLICE_X37Y47         LUT2 (Prop_lut2_I0_O)        0.328     7.523 r  add1/out[30]_i_1/O
                         net (fo=1, routed)           0.000     7.523    temp20/out_reg[30]_1
    SLICE_X37Y47         FDRE                                         r  temp20/out_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        7.000     7.000 r  
                                                      0.000     7.000 r  clk (IN)
                         net (fo=1060, unset)         0.924     7.924    temp20/clk
    SLICE_X37Y47         FDRE                                         r  temp20/out_reg[30]/C
                         clock pessimism              0.000     7.924    
                         clock uncertainty           -0.035     7.889    
    SLICE_X37Y47         FDRE (Setup_fdre_C_D)        0.075     7.964    temp20/out_reg[30]
  -------------------------------------------------------------------
                         required time                          7.964    
                         arrival time                          -7.523    
  -------------------------------------------------------------------
                         slack                                  0.441    

Slack (MET) :             0.457ns  (required time - arrival time)
  Source:                 fsm0/out_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            temp20/out_reg[31]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.000ns  (clk rise@7.000ns - clk rise@0.000ns)
  Data Path Delay:        6.577ns  (logic 2.758ns (41.935%)  route 3.819ns (58.065%))
  Logic Levels:           12  (CARRY4=7 LUT2=1 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 7.924 - 7.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=1060, unset)         0.973     0.973    fsm0/clk
    SLICE_X36Y40         FDRE                                         r  fsm0/out_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y40         FDRE (Prop_fdre_C_Q)         0.518     1.491 f  fsm0/out_reg[8]/Q
                         net (fo=4, routed)           0.770     2.261    fsm0/fsm0_out[8]
    SLICE_X35Y41         LUT4 (Prop_lut4_I1_O)        0.124     2.385 f  fsm0/out[31]_i_9/O
                         net (fo=1, routed)           0.795     3.180    fsm0/out[31]_i_9_n_0
    SLICE_X34Y42         LUT6 (Prop_lut6_I1_O)        0.124     3.304 f  fsm0/out[31]_i_4__1/O
                         net (fo=5, routed)           0.321     3.626    fsm0/out[31]_i_4__1_n_0
    SLICE_X35Y41         LUT6 (Prop_lut6_I5_O)        0.124     3.750 f  fsm0/out_tmp_reg_i_36/O
                         net (fo=130, routed)         1.010     4.760    fsm0/out_tmp_reg_i_36_n_0
    SLICE_X38Y41         LUT5 (Prop_lut5_I2_O)        0.124     4.884 r  fsm0/out[7]_i_6__0/O
                         net (fo=1, routed)           0.338     5.221    add1/left[4]
    SLICE_X37Y40         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526     5.747 r  add1/out_reg[7]_i_2/CO[3]
                         net (fo=1, routed)           0.000     5.747    add1/out_reg[7]_i_2_n_0
    SLICE_X37Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.861 r  add1/out_reg[11]_i_2/CO[3]
                         net (fo=1, routed)           0.000     5.861    add1/out_reg[11]_i_2_n_0
    SLICE_X37Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.975 r  add1/out_reg[15]_i_2/CO[3]
                         net (fo=1, routed)           0.000     5.975    add1/out_reg[15]_i_2_n_0
    SLICE_X37Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.089 r  add1/out_reg[19]_i_2/CO[3]
                         net (fo=1, routed)           0.000     6.089    add1/out_reg[19]_i_2_n_0
    SLICE_X37Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.203 r  add1/out_reg[23]_i_2/CO[3]
                         net (fo=1, routed)           0.000     6.203    add1/out_reg[23]_i_2_n_0
    SLICE_X37Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.317 r  add1/out_reg[27]_i_2/CO[3]
                         net (fo=1, routed)           0.000     6.317    add1/out_reg[27]_i_2_n_0
    SLICE_X37Y46         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     6.630 r  add1/out_reg[31]_i_3/O[3]
                         net (fo=1, routed)           0.585     7.215    add1/add1_out[31]
    SLICE_X38Y46         LUT2 (Prop_lut2_I0_O)        0.335     7.550 r  add1/out[31]_i_2__2/O
                         net (fo=1, routed)           0.000     7.550    temp20/out_reg[31]_2
    SLICE_X38Y46         FDRE                                         r  temp20/out_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        7.000     7.000 r  
                                                      0.000     7.000 r  clk (IN)
                         net (fo=1060, unset)         0.924     7.924    temp20/clk
    SLICE_X38Y46         FDRE                                         r  temp20/out_reg[31]/C
                         clock pessimism              0.000     7.924    
                         clock uncertainty           -0.035     7.889    
    SLICE_X38Y46         FDRE (Setup_fdre_C_D)        0.118     8.007    temp20/out_reg[31]
  -------------------------------------------------------------------
                         required time                          8.007    
                         arrival time                          -7.550    
  -------------------------------------------------------------------
                         slack                                  0.457    

Slack (MET) :             0.458ns  (required time - arrival time)
  Source:                 fsm1/out_tmp_reg_i_18__5_psdsp/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            mult0/out_tmp_reg__0/PCIN[0]
                            (rising edge-triggered cell DSP48E1 clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.000ns  (clk rise@7.000ns - clk rise@0.000ns)
  Data Path Delay:        5.058ns  (logic 4.369ns (86.386%)  route 0.689ns (13.614%))
  Logic Levels:           1  (DSP48E1=1)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 7.924 - 7.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=1060, unset)         0.973     0.973    fsm1/clk
    SLICE_X36Y37         FDRE                                         r  fsm1/out_tmp_reg_i_18__5_psdsp/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y37         FDRE (Prop_fdre_C_Q)         0.518     1.491 r  fsm1/out_tmp_reg_i_18__5_psdsp/Q
                         net (fo=1, routed)           0.687     2.178    mult0/out_tmp_reg_i_18__5_psdsp_n_alias
    DSP48_X2Y14          DSP48E1 (Prop_dsp48e1_B[15]_PCOUT[0])
                                                      3.851     6.029 r  mult0/out_tmp0/PCOUT[0]
                         net (fo=1, routed)           0.002     6.031    mult0/out_tmp0_n_153
    DSP48_X2Y15          DSP48E1                                      r  mult0/out_tmp_reg__0/PCIN[0]
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        7.000     7.000 r  
                                                      0.000     7.000 r  clk (IN)
                         net (fo=1060, unset)         0.924     7.924    mult0/clk
    DSP48_X2Y15          DSP48E1                                      r  mult0/out_tmp_reg__0/CLK
                         clock pessimism              0.000     7.924    
                         clock uncertainty           -0.035     7.889    
    DSP48_X2Y15          DSP48E1 (Setup_dsp48e1_CLK_PCIN[0])
                                                     -1.400     6.489    mult0/out_tmp_reg__0
  -------------------------------------------------------------------
                         required time                          6.489    
                         arrival time                          -6.031    
  -------------------------------------------------------------------
                         slack                                  0.458    

Slack (MET) :             0.458ns  (required time - arrival time)
  Source:                 fsm1/out_tmp_reg_i_18__5_psdsp/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            mult0/out_tmp_reg__0/PCIN[10]
                            (rising edge-triggered cell DSP48E1 clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.000ns  (clk rise@7.000ns - clk rise@0.000ns)
  Data Path Delay:        5.058ns  (logic 4.369ns (86.386%)  route 0.689ns (13.614%))
  Logic Levels:           1  (DSP48E1=1)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 7.924 - 7.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=1060, unset)         0.973     0.973    fsm1/clk
    SLICE_X36Y37         FDRE                                         r  fsm1/out_tmp_reg_i_18__5_psdsp/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y37         FDRE (Prop_fdre_C_Q)         0.518     1.491 r  fsm1/out_tmp_reg_i_18__5_psdsp/Q
                         net (fo=1, routed)           0.687     2.178    mult0/out_tmp_reg_i_18__5_psdsp_n_alias
    DSP48_X2Y14          DSP48E1 (Prop_dsp48e1_B[15]_PCOUT[10])
                                                      3.851     6.029 r  mult0/out_tmp0/PCOUT[10]
                         net (fo=1, routed)           0.002     6.031    mult0/out_tmp0_n_143
    DSP48_X2Y15          DSP48E1                                      r  mult0/out_tmp_reg__0/PCIN[10]
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        7.000     7.000 r  
                                                      0.000     7.000 r  clk (IN)
                         net (fo=1060, unset)         0.924     7.924    mult0/clk
    DSP48_X2Y15          DSP48E1                                      r  mult0/out_tmp_reg__0/CLK
                         clock pessimism              0.000     7.924    
                         clock uncertainty           -0.035     7.889    
    DSP48_X2Y15          DSP48E1 (Setup_dsp48e1_CLK_PCIN[10])
                                                     -1.400     6.489    mult0/out_tmp_reg__0
  -------------------------------------------------------------------
                         required time                          6.489    
                         arrival time                          -6.031    
  -------------------------------------------------------------------
                         slack                                  0.458    

Slack (MET) :             0.458ns  (required time - arrival time)
  Source:                 fsm1/out_tmp_reg_i_18__5_psdsp/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            mult0/out_tmp_reg__0/PCIN[11]
                            (rising edge-triggered cell DSP48E1 clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.000ns  (clk rise@7.000ns - clk rise@0.000ns)
  Data Path Delay:        5.058ns  (logic 4.369ns (86.386%)  route 0.689ns (13.614%))
  Logic Levels:           1  (DSP48E1=1)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 7.924 - 7.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=1060, unset)         0.973     0.973    fsm1/clk
    SLICE_X36Y37         FDRE                                         r  fsm1/out_tmp_reg_i_18__5_psdsp/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y37         FDRE (Prop_fdre_C_Q)         0.518     1.491 r  fsm1/out_tmp_reg_i_18__5_psdsp/Q
                         net (fo=1, routed)           0.687     2.178    mult0/out_tmp_reg_i_18__5_psdsp_n_alias
    DSP48_X2Y14          DSP48E1 (Prop_dsp48e1_B[15]_PCOUT[11])
                                                      3.851     6.029 r  mult0/out_tmp0/PCOUT[11]
                         net (fo=1, routed)           0.002     6.031    mult0/out_tmp0_n_142
    DSP48_X2Y15          DSP48E1                                      r  mult0/out_tmp_reg__0/PCIN[11]
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        7.000     7.000 r  
                                                      0.000     7.000 r  clk (IN)
                         net (fo=1060, unset)         0.924     7.924    mult0/clk
    DSP48_X2Y15          DSP48E1                                      r  mult0/out_tmp_reg__0/CLK
                         clock pessimism              0.000     7.924    
                         clock uncertainty           -0.035     7.889    
    DSP48_X2Y15          DSP48E1 (Setup_dsp48e1_CLK_PCIN[11])
                                                     -1.400     6.489    mult0/out_tmp_reg__0
  -------------------------------------------------------------------
                         required time                          6.489    
                         arrival time                          -6.031    
  -------------------------------------------------------------------
                         slack                                  0.458    

Slack (MET) :             0.458ns  (required time - arrival time)
  Source:                 fsm1/out_tmp_reg_i_18__5_psdsp/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            mult0/out_tmp_reg__0/PCIN[12]
                            (rising edge-triggered cell DSP48E1 clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.000ns  (clk rise@7.000ns - clk rise@0.000ns)
  Data Path Delay:        5.058ns  (logic 4.369ns (86.386%)  route 0.689ns (13.614%))
  Logic Levels:           1  (DSP48E1=1)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 7.924 - 7.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=1060, unset)         0.973     0.973    fsm1/clk
    SLICE_X36Y37         FDRE                                         r  fsm1/out_tmp_reg_i_18__5_psdsp/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y37         FDRE (Prop_fdre_C_Q)         0.518     1.491 r  fsm1/out_tmp_reg_i_18__5_psdsp/Q
                         net (fo=1, routed)           0.687     2.178    mult0/out_tmp_reg_i_18__5_psdsp_n_alias
    DSP48_X2Y14          DSP48E1 (Prop_dsp48e1_B[15]_PCOUT[12])
                                                      3.851     6.029 r  mult0/out_tmp0/PCOUT[12]
                         net (fo=1, routed)           0.002     6.031    mult0/out_tmp0_n_141
    DSP48_X2Y15          DSP48E1                                      r  mult0/out_tmp_reg__0/PCIN[12]
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        7.000     7.000 r  
                                                      0.000     7.000 r  clk (IN)
                         net (fo=1060, unset)         0.924     7.924    mult0/clk
    DSP48_X2Y15          DSP48E1                                      r  mult0/out_tmp_reg__0/CLK
                         clock pessimism              0.000     7.924    
                         clock uncertainty           -0.035     7.889    
    DSP48_X2Y15          DSP48E1 (Setup_dsp48e1_CLK_PCIN[12])
                                                     -1.400     6.489    mult0/out_tmp_reg__0
  -------------------------------------------------------------------
                         required time                          6.489    
                         arrival time                          -6.031    
  -------------------------------------------------------------------
                         slack                                  0.458    

Slack (MET) :             0.458ns  (required time - arrival time)
  Source:                 fsm1/out_tmp_reg_i_18__5_psdsp/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            mult0/out_tmp_reg__0/PCIN[13]
                            (rising edge-triggered cell DSP48E1 clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.000ns  (clk rise@7.000ns - clk rise@0.000ns)
  Data Path Delay:        5.058ns  (logic 4.369ns (86.386%)  route 0.689ns (13.614%))
  Logic Levels:           1  (DSP48E1=1)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 7.924 - 7.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=1060, unset)         0.973     0.973    fsm1/clk
    SLICE_X36Y37         FDRE                                         r  fsm1/out_tmp_reg_i_18__5_psdsp/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y37         FDRE (Prop_fdre_C_Q)         0.518     1.491 r  fsm1/out_tmp_reg_i_18__5_psdsp/Q
                         net (fo=1, routed)           0.687     2.178    mult0/out_tmp_reg_i_18__5_psdsp_n_alias
    DSP48_X2Y14          DSP48E1 (Prop_dsp48e1_B[15]_PCOUT[13])
                                                      3.851     6.029 r  mult0/out_tmp0/PCOUT[13]
                         net (fo=1, routed)           0.002     6.031    mult0/out_tmp0_n_140
    DSP48_X2Y15          DSP48E1                                      r  mult0/out_tmp_reg__0/PCIN[13]
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        7.000     7.000 r  
                                                      0.000     7.000 r  clk (IN)
                         net (fo=1060, unset)         0.924     7.924    mult0/clk
    DSP48_X2Y15          DSP48E1                                      r  mult0/out_tmp_reg__0/CLK
                         clock pessimism              0.000     7.924    
                         clock uncertainty           -0.035     7.889    
    DSP48_X2Y15          DSP48E1 (Setup_dsp48e1_CLK_PCIN[13])
                                                     -1.400     6.489    mult0/out_tmp_reg__0
  -------------------------------------------------------------------
                         required time                          6.489    
                         arrival time                          -6.031    
  -------------------------------------------------------------------
                         slack                                  0.458    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.146ns  (arrival time - required time)
  Source:                 mult1/out_tmp_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            mult1/out_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.214ns  (logic 0.164ns (76.598%)  route 0.050ns (23.402%))
  Logic Levels:           0  
  Clock Path Skew:        0.022ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.432ns
    Source Clock Delay      (SCD):    0.410ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=1060, unset)         0.410     0.410    mult1/clk
    SLICE_X36Y29         FDRE                                         r  mult1/out_tmp_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y29         FDRE (Prop_fdre_C_Q)         0.164     0.574 r  mult1/out_tmp_reg[1]/Q
                         net (fo=1, routed)           0.050     0.624    mult1/p_1_in[1]
    SLICE_X37Y29         FDRE                                         r  mult1/out_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=1060, unset)         0.432     0.432    mult1/clk
    SLICE_X37Y29         FDRE                                         r  mult1/out_reg[1]/C
                         clock pessimism              0.000     0.432    
    SLICE_X37Y29         FDRE (Hold_fdre_C_D)         0.047     0.479    mult1/out_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.479    
                         arrival time                           0.624    
  -------------------------------------------------------------------
                         slack                                  0.146    

Slack (MET) :             0.156ns  (arrival time - required time)
  Source:                 mult0/out_tmp_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            mult0/out_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.187ns  (logic 0.128ns (68.352%)  route 0.059ns (31.648%))
  Logic Levels:           0  
  Clock Path Skew:        0.022ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.432ns
    Source Clock Delay      (SCD):    0.410ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=1060, unset)         0.410     0.410    mult0/clk
    SLICE_X35Y36         FDRE                                         r  mult0/out_tmp_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y36         FDRE (Prop_fdre_C_Q)         0.128     0.538 r  mult0/out_tmp_reg[4]/Q
                         net (fo=1, routed)           0.059     0.597    mult0/p_1_in[4]
    SLICE_X34Y36         FDRE                                         r  mult0/out_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=1060, unset)         0.432     0.432    mult0/clk
    SLICE_X34Y36         FDRE                                         r  mult0/out_reg[4]/C
                         clock pessimism              0.000     0.432    
    SLICE_X34Y36         FDRE (Hold_fdre_C_D)         0.010     0.442    mult0/out_reg[4]
  -------------------------------------------------------------------
                         required time                         -0.442    
                         arrival time                           0.597    
  -------------------------------------------------------------------
                         slack                                  0.156    

Slack (MET) :             0.158ns  (arrival time - required time)
  Source:                 mult0/out_tmp_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            mult0/out_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.187ns  (logic 0.128ns (68.470%)  route 0.059ns (31.530%))
  Logic Levels:           0  
  Clock Path Skew:        0.022ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.432ns
    Source Clock Delay      (SCD):    0.410ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=1060, unset)         0.410     0.410    mult0/clk
    SLICE_X35Y36         FDRE                                         r  mult0/out_tmp_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y36         FDRE (Prop_fdre_C_Q)         0.128     0.538 r  mult0/out_tmp_reg[6]/Q
                         net (fo=1, routed)           0.059     0.597    mult0/p_1_in[6]
    SLICE_X34Y36         FDRE                                         r  mult0/out_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=1060, unset)         0.432     0.432    mult0/clk
    SLICE_X34Y36         FDRE                                         r  mult0/out_reg[6]/C
                         clock pessimism              0.000     0.432    
    SLICE_X34Y36         FDRE (Hold_fdre_C_D)         0.007     0.439    mult0/out_reg[6]
  -------------------------------------------------------------------
                         required time                         -0.439    
                         arrival time                           0.597    
  -------------------------------------------------------------------
                         slack                                  0.158    

Slack (MET) :             0.161ns  (arrival time - required time)
  Source:                 mult2/out_tmp_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            mult2/out_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.205ns  (logic 0.148ns (72.105%)  route 0.057ns (27.895%))
  Logic Levels:           0  
  Clock Path Skew:        0.022ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.432ns
    Source Clock Delay      (SCD):    0.410ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=1060, unset)         0.410     0.410    mult2/clk
    SLICE_X32Y43         FDRE                                         r  mult2/out_tmp_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y43         FDRE (Prop_fdre_C_Q)         0.148     0.558 r  mult2/out_tmp_reg[10]/Q
                         net (fo=1, routed)           0.057     0.615    mult2/p_1_in[10]
    SLICE_X32Y43         FDRE                                         r  mult2/out_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=1060, unset)         0.432     0.432    mult2/clk
    SLICE_X32Y43         FDRE                                         r  mult2/out_reg[10]/C
                         clock pessimism              0.000     0.432    
    SLICE_X32Y43         FDRE (Hold_fdre_C_D)         0.023     0.455    mult2/out_reg[10]
  -------------------------------------------------------------------
                         required time                         -0.455    
                         arrival time                           0.615    
  -------------------------------------------------------------------
                         slack                                  0.161    

Slack (MET) :             0.162ns  (arrival time - required time)
  Source:                 mult3/out_tmp_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            mult3/out_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.254ns  (logic 0.141ns (55.511%)  route 0.113ns (44.489%))
  Logic Levels:           0  
  Clock Path Skew:        0.022ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.432ns
    Source Clock Delay      (SCD):    0.410ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=1060, unset)         0.410     0.410    mult3/clk
    SLICE_X25Y37         FDRE                                         r  mult3/out_tmp_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y37         FDRE (Prop_fdre_C_Q)         0.141     0.551 r  mult3/out_tmp_reg[14]/Q
                         net (fo=1, routed)           0.113     0.664    mult3/p_1_in[14]
    SLICE_X25Y37         FDRE                                         r  mult3/out_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=1060, unset)         0.432     0.432    mult3/clk
    SLICE_X25Y37         FDRE                                         r  mult3/out_reg[14]/C
                         clock pessimism              0.000     0.432    
    SLICE_X25Y37         FDRE (Hold_fdre_C_D)         0.070     0.502    mult3/out_reg[14]
  -------------------------------------------------------------------
                         required time                         -0.502    
                         arrival time                           0.664    
  -------------------------------------------------------------------
                         slack                                  0.162    

Slack (MET) :             0.164ns  (arrival time - required time)
  Source:                 mult1/out_tmp_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            mult1/out_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.207ns  (logic 0.148ns (71.409%)  route 0.059ns (28.591%))
  Logic Levels:           0  
  Clock Path Skew:        0.022ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.432ns
    Source Clock Delay      (SCD):    0.410ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=1060, unset)         0.410     0.410    mult1/clk
    SLICE_X36Y29         FDRE                                         r  mult1/out_tmp_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y29         FDRE (Prop_fdre_C_Q)         0.148     0.558 r  mult1/out_tmp_reg[6]/Q
                         net (fo=1, routed)           0.059     0.617    mult1/p_1_in[6]
    SLICE_X36Y29         FDRE                                         r  mult1/out_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=1060, unset)         0.432     0.432    mult1/clk
    SLICE_X36Y29         FDRE                                         r  mult1/out_reg[6]/C
                         clock pessimism              0.000     0.432    
    SLICE_X36Y29         FDRE (Hold_fdre_C_D)         0.022     0.454    mult1/out_reg[6]
  -------------------------------------------------------------------
                         required time                         -0.454    
                         arrival time                           0.617    
  -------------------------------------------------------------------
                         slack                                  0.164    

Slack (MET) :             0.165ns  (arrival time - required time)
  Source:                 mult2/out_tmp_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            mult2/out_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.257ns  (logic 0.141ns (54.895%)  route 0.116ns (45.105%))
  Logic Levels:           0  
  Clock Path Skew:        0.022ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.432ns
    Source Clock Delay      (SCD):    0.410ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=1060, unset)         0.410     0.410    mult2/clk
    SLICE_X40Y43         FDRE                                         r  mult2/out_tmp_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y43         FDRE (Prop_fdre_C_Q)         0.141     0.551 r  mult2/out_tmp_reg[13]/Q
                         net (fo=1, routed)           0.116     0.667    mult2/p_1_in[13]
    SLICE_X41Y43         FDRE                                         r  mult2/out_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=1060, unset)         0.432     0.432    mult2/clk
    SLICE_X41Y43         FDRE                                         r  mult2/out_reg[13]/C
                         clock pessimism              0.000     0.432    
    SLICE_X41Y43         FDRE (Hold_fdre_C_D)         0.070     0.502    mult2/out_reg[13]
  -------------------------------------------------------------------
                         required time                         -0.502    
                         arrival time                           0.667    
  -------------------------------------------------------------------
                         slack                                  0.165    

Slack (MET) :             0.166ns  (arrival time - required time)
  Source:                 mult4/out_tmp_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            mult4/out_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.257ns  (logic 0.141ns (54.828%)  route 0.116ns (45.172%))
  Logic Levels:           0  
  Clock Path Skew:        0.022ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.432ns
    Source Clock Delay      (SCD):    0.410ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=1060, unset)         0.410     0.410    mult4/clk
    SLICE_X21Y44         FDRE                                         r  mult4/out_tmp_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y44         FDRE (Prop_fdre_C_Q)         0.141     0.551 r  mult4/out_tmp_reg[10]/Q
                         net (fo=1, routed)           0.116     0.667    mult4/p_1_in[10]
    SLICE_X21Y44         FDRE                                         r  mult4/out_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=1060, unset)         0.432     0.432    mult4/clk
    SLICE_X21Y44         FDRE                                         r  mult4/out_reg[10]/C
                         clock pessimism              0.000     0.432    
    SLICE_X21Y44         FDRE (Hold_fdre_C_D)         0.070     0.502    mult4/out_reg[10]
  -------------------------------------------------------------------
                         required time                         -0.502    
                         arrival time                           0.667    
  -------------------------------------------------------------------
                         slack                                  0.166    

Slack (MET) :             0.166ns  (arrival time - required time)
  Source:                 mult6/out_tmp_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            mult6/out_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.257ns  (logic 0.141ns (54.828%)  route 0.116ns (45.172%))
  Logic Levels:           0  
  Clock Path Skew:        0.022ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.432ns
    Source Clock Delay      (SCD):    0.410ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=1060, unset)         0.410     0.410    mult6/clk
    SLICE_X29Y48         FDRE                                         r  mult6/out_tmp_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y48         FDRE (Prop_fdre_C_Q)         0.141     0.551 r  mult6/out_tmp_reg[14]/Q
                         net (fo=1, routed)           0.116     0.667    mult6/p_1_in[14]
    SLICE_X28Y48         FDRE                                         r  mult6/out_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=1060, unset)         0.432     0.432    mult6/clk
    SLICE_X28Y48         FDRE                                         r  mult6/out_reg[14]/C
                         clock pessimism              0.000     0.432    
    SLICE_X28Y48         FDRE (Hold_fdre_C_D)         0.070     0.502    mult6/out_reg[14]
  -------------------------------------------------------------------
                         required time                         -0.502    
                         arrival time                           0.667    
  -------------------------------------------------------------------
                         slack                                  0.166    

Slack (MET) :             0.166ns  (arrival time - required time)
  Source:                 mult6/out_tmp_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            mult6/out_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.257ns  (logic 0.141ns (54.828%)  route 0.116ns (45.172%))
  Logic Levels:           0  
  Clock Path Skew:        0.022ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.432ns
    Source Clock Delay      (SCD):    0.410ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=1060, unset)         0.410     0.410    mult6/clk
    SLICE_X31Y48         FDRE                                         r  mult6/out_tmp_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y48         FDRE (Prop_fdre_C_Q)         0.141     0.551 r  mult6/out_tmp_reg[3]/Q
                         net (fo=1, routed)           0.116     0.667    mult6/p_1_in[3]
    SLICE_X31Y48         FDRE                                         r  mult6/out_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=1060, unset)         0.432     0.432    mult6/clk
    SLICE_X31Y48         FDRE                                         r  mult6/out_reg[3]/C
                         clock pessimism              0.000     0.432    
    SLICE_X31Y48         FDRE (Hold_fdre_C_D)         0.070     0.502    mult6/out_reg[3]
  -------------------------------------------------------------------
                         required time                         -0.502    
                         arrival time                           0.667    
  -------------------------------------------------------------------
                         slack                                  0.166    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk
Waveform(ns):       { 0.000 3.500 }
Period(ns):         7.000
Sources:            { clk }

Check Type        Corner  Lib Pin      Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location      Pin
Min Period        n/a     DSP48E1/CLK  n/a            3.884         7.000       3.116      DSP48_X2Y10   mult1/out_tmp_reg/CLK
Min Period        n/a     DSP48E1/CLK  n/a            3.884         7.000       3.116      DSP48_X0Y14   mult3/out_tmp_reg/CLK
Min Period        n/a     DSP48E1/CLK  n/a            3.884         7.000       3.116      DSP48_X0Y16   mult5/out_tmp_reg/CLK
Min Period        n/a     DSP48E1/CLK  n/a            3.884         7.000       3.116      DSP48_X1Y16   mult4/out_tmp_reg/CLK
Min Period        n/a     DSP48E1/CLK  n/a            3.884         7.000       3.116      DSP48_X2Y19   mult6/out_tmp_reg/CLK
Min Period        n/a     DSP48E1/CLK  n/a            3.687         7.000       3.313      DSP48_X1Y18   mult4/out_tmp_reg__0/CLK
Min Period        n/a     DSP48E1/CLK  n/a            3.687         7.000       3.313      DSP48_X2Y21   mult6/out_tmp_reg__0/CLK
Min Period        n/a     DSP48E1/CLK  n/a            3.687         7.000       3.313      DSP48_X2Y12   mult1/out_tmp_reg__0/CLK
Min Period        n/a     DSP48E1/CLK  n/a            3.687         7.000       3.313      DSP48_X1Y15   mult3/out_tmp_reg__0/CLK
Min Period        n/a     DSP48E1/CLK  n/a            3.687         7.000       3.313      DSP48_X0Y19   mult5/out_tmp_reg__0/CLK
Low Pulse Width   Slow    FDRE/C       n/a            0.500         3.500       3.000      SLICE_X37Y35  ARead00/out_reg[0]/C
Low Pulse Width   Slow    FDRE/C       n/a            0.500         3.500       3.000      SLICE_X37Y37  ARead00/out_reg[10]/C
Low Pulse Width   Slow    FDRE/C       n/a            0.500         3.500       3.000      SLICE_X38Y35  ARead00/out_reg[11]/C
Low Pulse Width   Slow    FDRE/C       n/a            0.500         3.500       3.000      SLICE_X34Y37  ARead00/out_reg[12]/C
Low Pulse Width   Slow    FDRE/C       n/a            0.500         3.500       3.000      SLICE_X34Y37  ARead00/out_reg[13]/C
Low Pulse Width   Slow    FDRE/C       n/a            0.500         3.500       3.000      SLICE_X37Y37  ARead00/out_reg[14]/C
Low Pulse Width   Slow    FDRE/C       n/a            0.500         3.500       3.000      SLICE_X40Y38  ARead00/out_reg[15]/C
Low Pulse Width   Slow    FDRE/C       n/a            0.500         3.500       3.000      SLICE_X34Y35  ARead00/out_reg[16]/C
Low Pulse Width   Slow    FDRE/C       n/a            0.500         3.500       3.000      SLICE_X33Y32  ARead00/out_reg[17]/C
Low Pulse Width   Slow    FDRE/C       n/a            0.500         3.500       3.000      SLICE_X33Y32  ARead00/out_reg[18]/C
High Pulse Width  Fast    FDRE/C       n/a            0.500         3.500       3.000      SLICE_X37Y35  ARead00/out_reg[0]/C
High Pulse Width  Fast    FDRE/C       n/a            0.500         3.500       3.000      SLICE_X37Y37  ARead00/out_reg[10]/C
High Pulse Width  Fast    FDRE/C       n/a            0.500         3.500       3.000      SLICE_X38Y35  ARead00/out_reg[11]/C
High Pulse Width  Fast    FDRE/C       n/a            0.500         3.500       3.000      SLICE_X34Y37  ARead00/out_reg[12]/C
High Pulse Width  Fast    FDRE/C       n/a            0.500         3.500       3.000      SLICE_X34Y37  ARead00/out_reg[13]/C
High Pulse Width  Fast    FDRE/C       n/a            0.500         3.500       3.000      SLICE_X37Y37  ARead00/out_reg[14]/C
High Pulse Width  Fast    FDRE/C       n/a            0.500         3.500       3.000      SLICE_X40Y38  ARead00/out_reg[15]/C
High Pulse Width  Fast    FDRE/C       n/a            0.500         3.500       3.000      SLICE_X34Y35  ARead00/out_reg[16]/C
High Pulse Width  Fast    FDRE/C       n/a            0.500         3.500       3.000      SLICE_X33Y32  ARead00/out_reg[17]/C
High Pulse Width  Fast    FDRE/C       n/a            0.500         3.500       3.000      SLICE_X33Y32  ARead00/out_reg[18]/C



