/*
WARNING: Do NOT edit the input and output ports in this file in a text
editor if you plan to continue editing the block that represents it in
the Block Editor! File corruption is VERY likely to occur.
*/
/*
Copyright (C) 2018  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details.
*/
(header "symbol" (version "1.2"))
(symbol
	(rect 16 16 512 304)
	(text "DramCache" (rect 5 0 85 20)(font "Intel Clear" (font_size 8)))
	(text "inst" (rect 8 265 31 284)(font "Intel Clear" ))
	(port
		(pt 0 32)
		(input)
		(text "Clock" (rect 0 0 38 20)(font "Intel Clear" (font_size 8)))
		(text "Clock" (rect 21 27 59 47)(font "Intel Clear" (font_size 8)))
		(line (pt 0 32)(pt 16 32))
	)
	(port
		(pt 0 48)
		(input)
		(text "Reset_L" (rect 0 0 55 20)(font "Intel Clear" (font_size 8)))
		(text "Reset_L" (rect 21 43 76 63)(font "Intel Clear" (font_size 8)))
		(line (pt 0 48)(pt 16 48))
	)
	(port
		(pt 0 64)
		(input)
		(text "DramSelectFrom68k_H" (rect 0 0 164 20)(font "Intel Clear" (font_size 8)))
		(text "DramSelectFrom68k_H" (rect 21 59 185 79)(font "Intel Clear" (font_size 8)))
		(line (pt 0 64)(pt 16 64))
	)
	(port
		(pt 0 80)
		(input)
		(text "AddressBusInFrom68k[31..0]" (rect 0 0 205 20)(font "Intel Clear" (font_size 8)))
		(text "AddressBusInFrom68k[31..0]" (rect 21 75 226 95)(font "Intel Clear" (font_size 8)))
		(line (pt 0 80)(pt 16 80)(line_width 3))
	)
	(port
		(pt 0 96)
		(input)
		(text "DataBusInFrom68k[15..0]" (rect 0 0 181 20)(font "Intel Clear" (font_size 8)))
		(text "DataBusInFrom68k[15..0]" (rect 21 91 202 111)(font "Intel Clear" (font_size 8)))
		(line (pt 0 96)(pt 16 96)(line_width 3))
	)
	(port
		(pt 0 112)
		(input)
		(text "UDS_L" (rect 0 0 47 20)(font "Intel Clear" (font_size 8)))
		(text "UDS_L" (rect 21 107 68 127)(font "Intel Clear" (font_size 8)))
		(line (pt 0 112)(pt 16 112))
	)
	(port
		(pt 0 128)
		(input)
		(text "LDS_L" (rect 0 0 44 20)(font "Intel Clear" (font_size 8)))
		(text "LDS_L" (rect 21 123 65 143)(font "Intel Clear" (font_size 8)))
		(line (pt 0 128)(pt 16 128))
	)
	(port
		(pt 0 144)
		(input)
		(text "RW" (rect 0 0 23 20)(font "Intel Clear" (font_size 8)))
		(text "RW" (rect 21 139 44 159)(font "Intel Clear" (font_size 8)))
		(line (pt 0 144)(pt 16 144))
	)
	(port
		(pt 0 160)
		(input)
		(text "AS_L" (rect 0 0 35 20)(font "Intel Clear" (font_size 8)))
		(text "AS_L" (rect 21 155 56 175)(font "Intel Clear" (font_size 8)))
		(line (pt 0 160)(pt 16 160))
	)
	(port
		(pt 0 176)
		(input)
		(text "DtackFromDram_L" (rect 0 0 130 20)(font "Intel Clear" (font_size 8)))
		(text "DtackFromDram_L" (rect 21 171 151 191)(font "Intel Clear" (font_size 8)))
		(line (pt 0 176)(pt 16 176))
	)
	(port
		(pt 0 192)
		(input)
		(text "RAS_Dram_L" (rect 0 0 90 20)(font "Intel Clear" (font_size 8)))
		(text "RAS_Dram_L" (rect 21 187 111 207)(font "Intel Clear" (font_size 8)))
		(line (pt 0 192)(pt 16 192))
	)
	(port
		(pt 0 208)
		(input)
		(text "CAS_Dram_L" (rect 0 0 90 20)(font "Intel Clear" (font_size 8)))
		(text "CAS_Dram_L" (rect 21 203 111 223)(font "Intel Clear" (font_size 8)))
		(line (pt 0 208)(pt 16 208))
	)
	(port
		(pt 0 224)
		(input)
		(text "DataFromDram[15..0]" (rect 0 0 152 20)(font "Intel Clear" (font_size 8)))
		(text "DataFromDram[15..0]" (rect 21 219 173 239)(font "Intel Clear" (font_size 8)))
		(line (pt 0 224)(pt 16 224)(line_width 3))
	)
	(port
		(pt 496 32)
		(output)
		(text "DataBusOutTo68k[15..0]" (rect 0 0 177 20)(font "Intel Clear" (font_size 8)))
		(text "DataBusOutTo68k[15..0]" (rect 298 27 475 47)(font "Intel Clear" (font_size 8)))
		(line (pt 496 32)(pt 480 32)(line_width 3))
	)
	(port
		(pt 496 48)
		(output)
		(text "DataOutToDramController[15..0]" (rect 0 0 234 20)(font "Intel Clear" (font_size 8)))
		(text "DataOutToDramController[15..0]" (rect 241 43 475 63)(font "Intel Clear" (font_size 8)))
		(line (pt 496 48)(pt 480 48)(line_width 3))
	)
	(port
		(pt 496 64)
		(output)
		(text "UDS_DramController_L" (rect 0 0 166 20)(font "Intel Clear" (font_size 8)))
		(text "UDS_DramController_L" (rect 309 59 475 79)(font "Intel Clear" (font_size 8)))
		(line (pt 496 64)(pt 480 64))
	)
	(port
		(pt 496 80)
		(output)
		(text "LDS_DramController_L" (rect 0 0 164 20)(font "Intel Clear" (font_size 8)))
		(text "LDS_DramController_L" (rect 311 75 475 95)(font "Intel Clear" (font_size 8)))
		(line (pt 496 80)(pt 480 80))
	)
	(port
		(pt 496 96)
		(output)
		(text "DramSelectFromCache_L" (rect 0 0 177 20)(font "Intel Clear" (font_size 8)))
		(text "DramSelectFromCache_L" (rect 298 91 475 111)(font "Intel Clear" (font_size 8)))
		(line (pt 496 96)(pt 480 96))
	)
	(port
		(pt 496 112)
		(output)
		(text "WE_DramController_L" (rect 0 0 158 20)(font "Intel Clear" (font_size 8)))
		(text "WE_DramController_L" (rect 317 107 475 127)(font "Intel Clear" (font_size 8)))
		(line (pt 496 112)(pt 480 112))
	)
	(port
		(pt 496 128)
		(output)
		(text "AS_DramController_L" (rect 0 0 154 20)(font "Intel Clear" (font_size 8)))
		(text "AS_DramController_L" (rect 321 123 475 143)(font "Intel Clear" (font_size 8)))
		(line (pt 496 128)(pt 480 128))
	)
	(port
		(pt 496 144)
		(output)
		(text "DtackTo68k_L" (rect 0 0 102 20)(font "Intel Clear" (font_size 8)))
		(text "DtackTo68k_L" (rect 373 139 475 159)(font "Intel Clear" (font_size 8)))
		(line (pt 496 144)(pt 480 144))
	)
	(port
		(pt 496 160)
		(output)
		(text "AddressBusToDram[31..0]" (rect 0 0 184 20)(font "Intel Clear" (font_size 8)))
		(text "AddressBusToDram[31..0]" (rect 291 155 475 175)(font "Intel Clear" (font_size 8)))
		(line (pt 496 160)(pt 480 160)(line_width 3))
	)
	(port
		(pt 496 176)
		(output)
		(text "WordAddress[2..0]" (rect 0 0 130 20)(font "Intel Clear" (font_size 8)))
		(text "WordAddress[2..0]" (rect 345 171 475 191)(font "Intel Clear" (font_size 8)))
		(line (pt 496 176)(pt 480 176)(line_width 3))
	)
	(port
		(pt 496 192)
		(output)
		(text "CacheState[4..0]" (rect 0 0 115 20)(font "Intel Clear" (font_size 8)))
		(text "CacheState[4..0]" (rect 360 187 475 207)(font "Intel Clear" (font_size 8)))
		(line (pt 496 192)(pt 480 192)(line_width 3))
	)
	(port
		(pt 496 208)
		(output)
		(text "Hit_H" (rect 0 0 38 20)(font "Intel Clear" (font_size 8)))
		(text "Hit_H" (rect 437 203 475 223)(font "Intel Clear" (font_size 8)))
		(line (pt 496 208)(pt 480 208))
	)
	(port
		(pt 496 224)
		(output)
		(text "CacheDataWrite_L" (rect 0 0 129 20)(font "Intel Clear" (font_size 8)))
		(text "CacheDataWrite_L" (rect 346 219 475 239)(font "Intel Clear" (font_size 8)))
		(line (pt 496 224)(pt 480 224))
	)
	(port
		(pt 496 240)
		(output)
		(text "CacheAddressWrite_L" (rect 0 0 153 20)(font "Intel Clear" (font_size 8)))
		(text "CacheAddressWrite_L" (rect 322 235 475 255)(font "Intel Clear" (font_size 8)))
		(line (pt 496 240)(pt 480 240))
	)
	(port
		(pt 496 256)
		(output)
		(text "CacheDataOut[15..0]" (rect 0 0 147 20)(font "Intel Clear" (font_size 8)))
		(text "CacheDataOut[15..0]" (rect 328 251 475 271)(font "Intel Clear" (font_size 8)))
		(line (pt 496 256)(pt 480 256)(line_width 3))
	)
	(drawing
		(rectangle (rect 16 16 480 272))
	)
)
