Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.2 (lin64) Build 4029153 Fri Oct 13 20:13:54 MDT 2023
| Date         : Wed Sep 25 06:23:10 2024
| Host         : debian running 64-bit Debian GNU/Linux 12 (bookworm)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file alchitryTop_timing_summary_routed.rpt -pb alchitryTop_timing_summary_routed.pb -rpx alchitryTop_timing_summary_routed.rpx -warn_on_violation
| Design       : alchitryTop
| Device       : 7a35t-ftg256
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Routed
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity  Description                    Violations  
---------  --------  -----------------------------  ----------  
TIMING-18  Warning   Missing input or output delay  38          

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (6)
6. checking no_output_delay (16)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (6)
------------------------------
 There are 6 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (16)
--------------------------------
 There are 16 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      3.521        0.000                      0                 1868        0.057        0.000                      0                 1868        4.500        0.000                       0                   635  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock  Waveform(ns)       Period(ns)      Frequency(MHz)
-----  ------------       ----------      --------------
clk_0  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk_0               3.521        0.000                      0                 1868        0.057        0.000                      0                 1868        4.500        0.000                       0                   635  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    
(none)        clk_0                       
(none)                      clk_0         


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk_0
  To Clock:  clk_0

Setup :            0  Failing Endpoints,  Worst Slack        3.521ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.057ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             3.521ns  (required time - arrival time)
  Source:                 forLoop_idx_0_35730522[0].ioButtonCondTest1_idx_0_35730522/D_ctr_q_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            forLoop_idx_0_35730522[0].ioButtonCondTest1_idx_0_35730522/D_ctr_q_reg[24]/CE
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        5.995ns  (logic 0.980ns (16.346%)  route 5.015ns (83.654%))
  Logic Levels:           4  (LUT5=2 LUT6=2)
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.898ns = ( 14.898 - 10.000 ) 
    Source Clock Delay      (SCD):    5.197ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=634, routed)         1.613     5.197    forLoop_idx_0_35730522[0].ioButtonCondTest1_idx_0_35730522/clk_IBUF_BUFG
    SLICE_X63Y70         FDRE                                         r  forLoop_idx_0_35730522[0].ioButtonCondTest1_idx_0_35730522/D_ctr_q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y70         FDRE (Prop_fdre_C_Q)         0.456     5.653 f  forLoop_idx_0_35730522[0].ioButtonCondTest1_idx_0_35730522/D_ctr_q_reg[1]/Q
                         net (fo=2, routed)           0.823     6.476    forLoop_idx_0_35730522[0].ioButtonCondTest1_idx_0_35730522/D_ctr_q_reg[1]
    SLICE_X62Y70         LUT6 (Prop_lut6_I0_O)        0.124     6.600 r  forLoop_idx_0_35730522[0].ioButtonCondTest1_idx_0_35730522/ioLed_OBUF[16]_inst_i_20/O
                         net (fo=1, routed)           0.417     7.018    forLoop_idx_0_35730522[0].ioButtonCondTest1_idx_0_35730522/ioLed_OBUF[16]_inst_i_20_n_0
    SLICE_X62Y72         LUT6 (Prop_lut6_I0_O)        0.124     7.142 r  forLoop_idx_0_35730522[0].ioButtonCondTest1_idx_0_35730522/ioLed_OBUF[16]_inst_i_7/O
                         net (fo=1, routed)           1.206     8.347    forLoop_idx_0_35730522[0].ioButtonCondTest1_idx_0_35730522/ioLed_OBUF[16]_inst_i_7_n_0
    SLICE_X62Y78         LUT5 (Prop_lut5_I0_O)        0.124     8.471 r  forLoop_idx_0_35730522[0].ioButtonCondTest1_idx_0_35730522/ioLed_OBUF[16]_inst_i_2/O
                         net (fo=2, routed)           1.303     9.774    forLoop_idx_0_35730522[0].ioButtonCondTest1_idx_0_35730522/ioLed_OBUF[16]_inst_i_2_n_0
    SLICE_X62Y87         LUT5 (Prop_lut5_I4_O)        0.152     9.926 r  forLoop_idx_0_35730522[0].ioButtonCondTest1_idx_0_35730522/D_ctr_q[0]_i_1/O
                         net (fo=110, routed)         1.266    11.192    forLoop_idx_0_35730522[0].ioButtonCondTest1_idx_0_35730522/D_ctr_q[0]_i_1_n_0
    SLICE_X63Y76         FDRE                                         r  forLoop_idx_0_35730522[0].ioButtonCondTest1_idx_0_35730522/D_ctr_q_reg[24]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=634, routed)         1.494    14.898    forLoop_idx_0_35730522[0].ioButtonCondTest1_idx_0_35730522/clk_IBUF_BUFG
    SLICE_X63Y76         FDRE                                         r  forLoop_idx_0_35730522[0].ioButtonCondTest1_idx_0_35730522/D_ctr_q_reg[24]/C
                         clock pessimism              0.258    15.156    
                         clock uncertainty           -0.035    15.121    
    SLICE_X63Y76         FDRE (Setup_fdre_C_CE)      -0.407    14.714    forLoop_idx_0_35730522[0].ioButtonCondTest1_idx_0_35730522/D_ctr_q_reg[24]
  -------------------------------------------------------------------
                         required time                         14.714    
                         arrival time                         -11.192    
  -------------------------------------------------------------------
                         slack                                  3.521    

Slack (MET) :             3.521ns  (required time - arrival time)
  Source:                 forLoop_idx_0_35730522[0].ioButtonCondTest1_idx_0_35730522/D_ctr_q_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            forLoop_idx_0_35730522[0].ioButtonCondTest1_idx_0_35730522/D_ctr_q_reg[25]/CE
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        5.995ns  (logic 0.980ns (16.346%)  route 5.015ns (83.654%))
  Logic Levels:           4  (LUT5=2 LUT6=2)
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.898ns = ( 14.898 - 10.000 ) 
    Source Clock Delay      (SCD):    5.197ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=634, routed)         1.613     5.197    forLoop_idx_0_35730522[0].ioButtonCondTest1_idx_0_35730522/clk_IBUF_BUFG
    SLICE_X63Y70         FDRE                                         r  forLoop_idx_0_35730522[0].ioButtonCondTest1_idx_0_35730522/D_ctr_q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y70         FDRE (Prop_fdre_C_Q)         0.456     5.653 f  forLoop_idx_0_35730522[0].ioButtonCondTest1_idx_0_35730522/D_ctr_q_reg[1]/Q
                         net (fo=2, routed)           0.823     6.476    forLoop_idx_0_35730522[0].ioButtonCondTest1_idx_0_35730522/D_ctr_q_reg[1]
    SLICE_X62Y70         LUT6 (Prop_lut6_I0_O)        0.124     6.600 r  forLoop_idx_0_35730522[0].ioButtonCondTest1_idx_0_35730522/ioLed_OBUF[16]_inst_i_20/O
                         net (fo=1, routed)           0.417     7.018    forLoop_idx_0_35730522[0].ioButtonCondTest1_idx_0_35730522/ioLed_OBUF[16]_inst_i_20_n_0
    SLICE_X62Y72         LUT6 (Prop_lut6_I0_O)        0.124     7.142 r  forLoop_idx_0_35730522[0].ioButtonCondTest1_idx_0_35730522/ioLed_OBUF[16]_inst_i_7/O
                         net (fo=1, routed)           1.206     8.347    forLoop_idx_0_35730522[0].ioButtonCondTest1_idx_0_35730522/ioLed_OBUF[16]_inst_i_7_n_0
    SLICE_X62Y78         LUT5 (Prop_lut5_I0_O)        0.124     8.471 r  forLoop_idx_0_35730522[0].ioButtonCondTest1_idx_0_35730522/ioLed_OBUF[16]_inst_i_2/O
                         net (fo=2, routed)           1.303     9.774    forLoop_idx_0_35730522[0].ioButtonCondTest1_idx_0_35730522/ioLed_OBUF[16]_inst_i_2_n_0
    SLICE_X62Y87         LUT5 (Prop_lut5_I4_O)        0.152     9.926 r  forLoop_idx_0_35730522[0].ioButtonCondTest1_idx_0_35730522/D_ctr_q[0]_i_1/O
                         net (fo=110, routed)         1.266    11.192    forLoop_idx_0_35730522[0].ioButtonCondTest1_idx_0_35730522/D_ctr_q[0]_i_1_n_0
    SLICE_X63Y76         FDRE                                         r  forLoop_idx_0_35730522[0].ioButtonCondTest1_idx_0_35730522/D_ctr_q_reg[25]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=634, routed)         1.494    14.898    forLoop_idx_0_35730522[0].ioButtonCondTest1_idx_0_35730522/clk_IBUF_BUFG
    SLICE_X63Y76         FDRE                                         r  forLoop_idx_0_35730522[0].ioButtonCondTest1_idx_0_35730522/D_ctr_q_reg[25]/C
                         clock pessimism              0.258    15.156    
                         clock uncertainty           -0.035    15.121    
    SLICE_X63Y76         FDRE (Setup_fdre_C_CE)      -0.407    14.714    forLoop_idx_0_35730522[0].ioButtonCondTest1_idx_0_35730522/D_ctr_q_reg[25]
  -------------------------------------------------------------------
                         required time                         14.714    
                         arrival time                         -11.192    
  -------------------------------------------------------------------
                         slack                                  3.521    

Slack (MET) :             3.521ns  (required time - arrival time)
  Source:                 forLoop_idx_0_35730522[0].ioButtonCondTest1_idx_0_35730522/D_ctr_q_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            forLoop_idx_0_35730522[0].ioButtonCondTest1_idx_0_35730522/D_ctr_q_reg[26]/CE
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        5.995ns  (logic 0.980ns (16.346%)  route 5.015ns (83.654%))
  Logic Levels:           4  (LUT5=2 LUT6=2)
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.898ns = ( 14.898 - 10.000 ) 
    Source Clock Delay      (SCD):    5.197ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=634, routed)         1.613     5.197    forLoop_idx_0_35730522[0].ioButtonCondTest1_idx_0_35730522/clk_IBUF_BUFG
    SLICE_X63Y70         FDRE                                         r  forLoop_idx_0_35730522[0].ioButtonCondTest1_idx_0_35730522/D_ctr_q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y70         FDRE (Prop_fdre_C_Q)         0.456     5.653 f  forLoop_idx_0_35730522[0].ioButtonCondTest1_idx_0_35730522/D_ctr_q_reg[1]/Q
                         net (fo=2, routed)           0.823     6.476    forLoop_idx_0_35730522[0].ioButtonCondTest1_idx_0_35730522/D_ctr_q_reg[1]
    SLICE_X62Y70         LUT6 (Prop_lut6_I0_O)        0.124     6.600 r  forLoop_idx_0_35730522[0].ioButtonCondTest1_idx_0_35730522/ioLed_OBUF[16]_inst_i_20/O
                         net (fo=1, routed)           0.417     7.018    forLoop_idx_0_35730522[0].ioButtonCondTest1_idx_0_35730522/ioLed_OBUF[16]_inst_i_20_n_0
    SLICE_X62Y72         LUT6 (Prop_lut6_I0_O)        0.124     7.142 r  forLoop_idx_0_35730522[0].ioButtonCondTest1_idx_0_35730522/ioLed_OBUF[16]_inst_i_7/O
                         net (fo=1, routed)           1.206     8.347    forLoop_idx_0_35730522[0].ioButtonCondTest1_idx_0_35730522/ioLed_OBUF[16]_inst_i_7_n_0
    SLICE_X62Y78         LUT5 (Prop_lut5_I0_O)        0.124     8.471 r  forLoop_idx_0_35730522[0].ioButtonCondTest1_idx_0_35730522/ioLed_OBUF[16]_inst_i_2/O
                         net (fo=2, routed)           1.303     9.774    forLoop_idx_0_35730522[0].ioButtonCondTest1_idx_0_35730522/ioLed_OBUF[16]_inst_i_2_n_0
    SLICE_X62Y87         LUT5 (Prop_lut5_I4_O)        0.152     9.926 r  forLoop_idx_0_35730522[0].ioButtonCondTest1_idx_0_35730522/D_ctr_q[0]_i_1/O
                         net (fo=110, routed)         1.266    11.192    forLoop_idx_0_35730522[0].ioButtonCondTest1_idx_0_35730522/D_ctr_q[0]_i_1_n_0
    SLICE_X63Y76         FDRE                                         r  forLoop_idx_0_35730522[0].ioButtonCondTest1_idx_0_35730522/D_ctr_q_reg[26]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=634, routed)         1.494    14.898    forLoop_idx_0_35730522[0].ioButtonCondTest1_idx_0_35730522/clk_IBUF_BUFG
    SLICE_X63Y76         FDRE                                         r  forLoop_idx_0_35730522[0].ioButtonCondTest1_idx_0_35730522/D_ctr_q_reg[26]/C
                         clock pessimism              0.258    15.156    
                         clock uncertainty           -0.035    15.121    
    SLICE_X63Y76         FDRE (Setup_fdre_C_CE)      -0.407    14.714    forLoop_idx_0_35730522[0].ioButtonCondTest1_idx_0_35730522/D_ctr_q_reg[26]
  -------------------------------------------------------------------
                         required time                         14.714    
                         arrival time                         -11.192    
  -------------------------------------------------------------------
                         slack                                  3.521    

Slack (MET) :             3.521ns  (required time - arrival time)
  Source:                 forLoop_idx_0_35730522[0].ioButtonCondTest1_idx_0_35730522/D_ctr_q_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            forLoop_idx_0_35730522[0].ioButtonCondTest1_idx_0_35730522/D_ctr_q_reg[27]/CE
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        5.995ns  (logic 0.980ns (16.346%)  route 5.015ns (83.654%))
  Logic Levels:           4  (LUT5=2 LUT6=2)
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.898ns = ( 14.898 - 10.000 ) 
    Source Clock Delay      (SCD):    5.197ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=634, routed)         1.613     5.197    forLoop_idx_0_35730522[0].ioButtonCondTest1_idx_0_35730522/clk_IBUF_BUFG
    SLICE_X63Y70         FDRE                                         r  forLoop_idx_0_35730522[0].ioButtonCondTest1_idx_0_35730522/D_ctr_q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y70         FDRE (Prop_fdre_C_Q)         0.456     5.653 f  forLoop_idx_0_35730522[0].ioButtonCondTest1_idx_0_35730522/D_ctr_q_reg[1]/Q
                         net (fo=2, routed)           0.823     6.476    forLoop_idx_0_35730522[0].ioButtonCondTest1_idx_0_35730522/D_ctr_q_reg[1]
    SLICE_X62Y70         LUT6 (Prop_lut6_I0_O)        0.124     6.600 r  forLoop_idx_0_35730522[0].ioButtonCondTest1_idx_0_35730522/ioLed_OBUF[16]_inst_i_20/O
                         net (fo=1, routed)           0.417     7.018    forLoop_idx_0_35730522[0].ioButtonCondTest1_idx_0_35730522/ioLed_OBUF[16]_inst_i_20_n_0
    SLICE_X62Y72         LUT6 (Prop_lut6_I0_O)        0.124     7.142 r  forLoop_idx_0_35730522[0].ioButtonCondTest1_idx_0_35730522/ioLed_OBUF[16]_inst_i_7/O
                         net (fo=1, routed)           1.206     8.347    forLoop_idx_0_35730522[0].ioButtonCondTest1_idx_0_35730522/ioLed_OBUF[16]_inst_i_7_n_0
    SLICE_X62Y78         LUT5 (Prop_lut5_I0_O)        0.124     8.471 r  forLoop_idx_0_35730522[0].ioButtonCondTest1_idx_0_35730522/ioLed_OBUF[16]_inst_i_2/O
                         net (fo=2, routed)           1.303     9.774    forLoop_idx_0_35730522[0].ioButtonCondTest1_idx_0_35730522/ioLed_OBUF[16]_inst_i_2_n_0
    SLICE_X62Y87         LUT5 (Prop_lut5_I4_O)        0.152     9.926 r  forLoop_idx_0_35730522[0].ioButtonCondTest1_idx_0_35730522/D_ctr_q[0]_i_1/O
                         net (fo=110, routed)         1.266    11.192    forLoop_idx_0_35730522[0].ioButtonCondTest1_idx_0_35730522/D_ctr_q[0]_i_1_n_0
    SLICE_X63Y76         FDRE                                         r  forLoop_idx_0_35730522[0].ioButtonCondTest1_idx_0_35730522/D_ctr_q_reg[27]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=634, routed)         1.494    14.898    forLoop_idx_0_35730522[0].ioButtonCondTest1_idx_0_35730522/clk_IBUF_BUFG
    SLICE_X63Y76         FDRE                                         r  forLoop_idx_0_35730522[0].ioButtonCondTest1_idx_0_35730522/D_ctr_q_reg[27]/C
                         clock pessimism              0.258    15.156    
                         clock uncertainty           -0.035    15.121    
    SLICE_X63Y76         FDRE (Setup_fdre_C_CE)      -0.407    14.714    forLoop_idx_0_35730522[0].ioButtonCondTest1_idx_0_35730522/D_ctr_q_reg[27]
  -------------------------------------------------------------------
                         required time                         14.714    
                         arrival time                         -11.192    
  -------------------------------------------------------------------
                         slack                                  3.521    

Slack (MET) :             3.579ns  (required time - arrival time)
  Source:                 forLoop_idx_0_35730522[0].ioButtonCondTest1_idx_0_35730522/D_ctr_q_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            forLoop_idx_0_35730522[0].ioButtonCondTest1_idx_0_35730522/D_ctr_q_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        5.979ns  (logic 0.980ns (16.392%)  route 4.999ns (83.608%))
  Logic Levels:           4  (LUT5=2 LUT6=2)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.902ns = ( 14.902 - 10.000 ) 
    Source Clock Delay      (SCD):    5.197ns
    Clock Pessimism Removal (CPR):    0.295ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=634, routed)         1.613     5.197    forLoop_idx_0_35730522[0].ioButtonCondTest1_idx_0_35730522/clk_IBUF_BUFG
    SLICE_X63Y70         FDRE                                         r  forLoop_idx_0_35730522[0].ioButtonCondTest1_idx_0_35730522/D_ctr_q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y70         FDRE (Prop_fdre_C_Q)         0.456     5.653 f  forLoop_idx_0_35730522[0].ioButtonCondTest1_idx_0_35730522/D_ctr_q_reg[1]/Q
                         net (fo=2, routed)           0.823     6.476    forLoop_idx_0_35730522[0].ioButtonCondTest1_idx_0_35730522/D_ctr_q_reg[1]
    SLICE_X62Y70         LUT6 (Prop_lut6_I0_O)        0.124     6.600 r  forLoop_idx_0_35730522[0].ioButtonCondTest1_idx_0_35730522/ioLed_OBUF[16]_inst_i_20/O
                         net (fo=1, routed)           0.417     7.018    forLoop_idx_0_35730522[0].ioButtonCondTest1_idx_0_35730522/ioLed_OBUF[16]_inst_i_20_n_0
    SLICE_X62Y72         LUT6 (Prop_lut6_I0_O)        0.124     7.142 r  forLoop_idx_0_35730522[0].ioButtonCondTest1_idx_0_35730522/ioLed_OBUF[16]_inst_i_7/O
                         net (fo=1, routed)           1.206     8.347    forLoop_idx_0_35730522[0].ioButtonCondTest1_idx_0_35730522/ioLed_OBUF[16]_inst_i_7_n_0
    SLICE_X62Y78         LUT5 (Prop_lut5_I0_O)        0.124     8.471 r  forLoop_idx_0_35730522[0].ioButtonCondTest1_idx_0_35730522/ioLed_OBUF[16]_inst_i_2/O
                         net (fo=2, routed)           1.303     9.774    forLoop_idx_0_35730522[0].ioButtonCondTest1_idx_0_35730522/ioLed_OBUF[16]_inst_i_2_n_0
    SLICE_X62Y87         LUT5 (Prop_lut5_I4_O)        0.152     9.926 r  forLoop_idx_0_35730522[0].ioButtonCondTest1_idx_0_35730522/D_ctr_q[0]_i_1/O
                         net (fo=110, routed)         1.250    11.176    forLoop_idx_0_35730522[0].ioButtonCondTest1_idx_0_35730522/D_ctr_q[0]_i_1_n_0
    SLICE_X63Y70         FDRE                                         r  forLoop_idx_0_35730522[0].ioButtonCondTest1_idx_0_35730522/D_ctr_q_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=634, routed)         1.498    14.902    forLoop_idx_0_35730522[0].ioButtonCondTest1_idx_0_35730522/clk_IBUF_BUFG
    SLICE_X63Y70         FDRE                                         r  forLoop_idx_0_35730522[0].ioButtonCondTest1_idx_0_35730522/D_ctr_q_reg[0]/C
                         clock pessimism              0.295    15.197    
                         clock uncertainty           -0.035    15.162    
    SLICE_X63Y70         FDRE (Setup_fdre_C_CE)      -0.407    14.755    forLoop_idx_0_35730522[0].ioButtonCondTest1_idx_0_35730522/D_ctr_q_reg[0]
  -------------------------------------------------------------------
                         required time                         14.755    
                         arrival time                         -11.176    
  -------------------------------------------------------------------
                         slack                                  3.579    

Slack (MET) :             3.579ns  (required time - arrival time)
  Source:                 forLoop_idx_0_35730522[0].ioButtonCondTest1_idx_0_35730522/D_ctr_q_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            forLoop_idx_0_35730522[0].ioButtonCondTest1_idx_0_35730522/D_ctr_q_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        5.979ns  (logic 0.980ns (16.392%)  route 4.999ns (83.608%))
  Logic Levels:           4  (LUT5=2 LUT6=2)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.902ns = ( 14.902 - 10.000 ) 
    Source Clock Delay      (SCD):    5.197ns
    Clock Pessimism Removal (CPR):    0.295ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=634, routed)         1.613     5.197    forLoop_idx_0_35730522[0].ioButtonCondTest1_idx_0_35730522/clk_IBUF_BUFG
    SLICE_X63Y70         FDRE                                         r  forLoop_idx_0_35730522[0].ioButtonCondTest1_idx_0_35730522/D_ctr_q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y70         FDRE (Prop_fdre_C_Q)         0.456     5.653 f  forLoop_idx_0_35730522[0].ioButtonCondTest1_idx_0_35730522/D_ctr_q_reg[1]/Q
                         net (fo=2, routed)           0.823     6.476    forLoop_idx_0_35730522[0].ioButtonCondTest1_idx_0_35730522/D_ctr_q_reg[1]
    SLICE_X62Y70         LUT6 (Prop_lut6_I0_O)        0.124     6.600 r  forLoop_idx_0_35730522[0].ioButtonCondTest1_idx_0_35730522/ioLed_OBUF[16]_inst_i_20/O
                         net (fo=1, routed)           0.417     7.018    forLoop_idx_0_35730522[0].ioButtonCondTest1_idx_0_35730522/ioLed_OBUF[16]_inst_i_20_n_0
    SLICE_X62Y72         LUT6 (Prop_lut6_I0_O)        0.124     7.142 r  forLoop_idx_0_35730522[0].ioButtonCondTest1_idx_0_35730522/ioLed_OBUF[16]_inst_i_7/O
                         net (fo=1, routed)           1.206     8.347    forLoop_idx_0_35730522[0].ioButtonCondTest1_idx_0_35730522/ioLed_OBUF[16]_inst_i_7_n_0
    SLICE_X62Y78         LUT5 (Prop_lut5_I0_O)        0.124     8.471 r  forLoop_idx_0_35730522[0].ioButtonCondTest1_idx_0_35730522/ioLed_OBUF[16]_inst_i_2/O
                         net (fo=2, routed)           1.303     9.774    forLoop_idx_0_35730522[0].ioButtonCondTest1_idx_0_35730522/ioLed_OBUF[16]_inst_i_2_n_0
    SLICE_X62Y87         LUT5 (Prop_lut5_I4_O)        0.152     9.926 r  forLoop_idx_0_35730522[0].ioButtonCondTest1_idx_0_35730522/D_ctr_q[0]_i_1/O
                         net (fo=110, routed)         1.250    11.176    forLoop_idx_0_35730522[0].ioButtonCondTest1_idx_0_35730522/D_ctr_q[0]_i_1_n_0
    SLICE_X63Y70         FDRE                                         r  forLoop_idx_0_35730522[0].ioButtonCondTest1_idx_0_35730522/D_ctr_q_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=634, routed)         1.498    14.902    forLoop_idx_0_35730522[0].ioButtonCondTest1_idx_0_35730522/clk_IBUF_BUFG
    SLICE_X63Y70         FDRE                                         r  forLoop_idx_0_35730522[0].ioButtonCondTest1_idx_0_35730522/D_ctr_q_reg[1]/C
                         clock pessimism              0.295    15.197    
                         clock uncertainty           -0.035    15.162    
    SLICE_X63Y70         FDRE (Setup_fdre_C_CE)      -0.407    14.755    forLoop_idx_0_35730522[0].ioButtonCondTest1_idx_0_35730522/D_ctr_q_reg[1]
  -------------------------------------------------------------------
                         required time                         14.755    
                         arrival time                         -11.176    
  -------------------------------------------------------------------
                         slack                                  3.579    

Slack (MET) :             3.579ns  (required time - arrival time)
  Source:                 forLoop_idx_0_35730522[0].ioButtonCondTest1_idx_0_35730522/D_ctr_q_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            forLoop_idx_0_35730522[0].ioButtonCondTest1_idx_0_35730522/D_ctr_q_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        5.979ns  (logic 0.980ns (16.392%)  route 4.999ns (83.608%))
  Logic Levels:           4  (LUT5=2 LUT6=2)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.902ns = ( 14.902 - 10.000 ) 
    Source Clock Delay      (SCD):    5.197ns
    Clock Pessimism Removal (CPR):    0.295ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=634, routed)         1.613     5.197    forLoop_idx_0_35730522[0].ioButtonCondTest1_idx_0_35730522/clk_IBUF_BUFG
    SLICE_X63Y70         FDRE                                         r  forLoop_idx_0_35730522[0].ioButtonCondTest1_idx_0_35730522/D_ctr_q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y70         FDRE (Prop_fdre_C_Q)         0.456     5.653 f  forLoop_idx_0_35730522[0].ioButtonCondTest1_idx_0_35730522/D_ctr_q_reg[1]/Q
                         net (fo=2, routed)           0.823     6.476    forLoop_idx_0_35730522[0].ioButtonCondTest1_idx_0_35730522/D_ctr_q_reg[1]
    SLICE_X62Y70         LUT6 (Prop_lut6_I0_O)        0.124     6.600 r  forLoop_idx_0_35730522[0].ioButtonCondTest1_idx_0_35730522/ioLed_OBUF[16]_inst_i_20/O
                         net (fo=1, routed)           0.417     7.018    forLoop_idx_0_35730522[0].ioButtonCondTest1_idx_0_35730522/ioLed_OBUF[16]_inst_i_20_n_0
    SLICE_X62Y72         LUT6 (Prop_lut6_I0_O)        0.124     7.142 r  forLoop_idx_0_35730522[0].ioButtonCondTest1_idx_0_35730522/ioLed_OBUF[16]_inst_i_7/O
                         net (fo=1, routed)           1.206     8.347    forLoop_idx_0_35730522[0].ioButtonCondTest1_idx_0_35730522/ioLed_OBUF[16]_inst_i_7_n_0
    SLICE_X62Y78         LUT5 (Prop_lut5_I0_O)        0.124     8.471 r  forLoop_idx_0_35730522[0].ioButtonCondTest1_idx_0_35730522/ioLed_OBUF[16]_inst_i_2/O
                         net (fo=2, routed)           1.303     9.774    forLoop_idx_0_35730522[0].ioButtonCondTest1_idx_0_35730522/ioLed_OBUF[16]_inst_i_2_n_0
    SLICE_X62Y87         LUT5 (Prop_lut5_I4_O)        0.152     9.926 r  forLoop_idx_0_35730522[0].ioButtonCondTest1_idx_0_35730522/D_ctr_q[0]_i_1/O
                         net (fo=110, routed)         1.250    11.176    forLoop_idx_0_35730522[0].ioButtonCondTest1_idx_0_35730522/D_ctr_q[0]_i_1_n_0
    SLICE_X63Y70         FDRE                                         r  forLoop_idx_0_35730522[0].ioButtonCondTest1_idx_0_35730522/D_ctr_q_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=634, routed)         1.498    14.902    forLoop_idx_0_35730522[0].ioButtonCondTest1_idx_0_35730522/clk_IBUF_BUFG
    SLICE_X63Y70         FDRE                                         r  forLoop_idx_0_35730522[0].ioButtonCondTest1_idx_0_35730522/D_ctr_q_reg[2]/C
                         clock pessimism              0.295    15.197    
                         clock uncertainty           -0.035    15.162    
    SLICE_X63Y70         FDRE (Setup_fdre_C_CE)      -0.407    14.755    forLoop_idx_0_35730522[0].ioButtonCondTest1_idx_0_35730522/D_ctr_q_reg[2]
  -------------------------------------------------------------------
                         required time                         14.755    
                         arrival time                         -11.176    
  -------------------------------------------------------------------
                         slack                                  3.579    

Slack (MET) :             3.579ns  (required time - arrival time)
  Source:                 forLoop_idx_0_35730522[0].ioButtonCondTest1_idx_0_35730522/D_ctr_q_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            forLoop_idx_0_35730522[0].ioButtonCondTest1_idx_0_35730522/D_ctr_q_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        5.979ns  (logic 0.980ns (16.392%)  route 4.999ns (83.608%))
  Logic Levels:           4  (LUT5=2 LUT6=2)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.902ns = ( 14.902 - 10.000 ) 
    Source Clock Delay      (SCD):    5.197ns
    Clock Pessimism Removal (CPR):    0.295ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=634, routed)         1.613     5.197    forLoop_idx_0_35730522[0].ioButtonCondTest1_idx_0_35730522/clk_IBUF_BUFG
    SLICE_X63Y70         FDRE                                         r  forLoop_idx_0_35730522[0].ioButtonCondTest1_idx_0_35730522/D_ctr_q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y70         FDRE (Prop_fdre_C_Q)         0.456     5.653 f  forLoop_idx_0_35730522[0].ioButtonCondTest1_idx_0_35730522/D_ctr_q_reg[1]/Q
                         net (fo=2, routed)           0.823     6.476    forLoop_idx_0_35730522[0].ioButtonCondTest1_idx_0_35730522/D_ctr_q_reg[1]
    SLICE_X62Y70         LUT6 (Prop_lut6_I0_O)        0.124     6.600 r  forLoop_idx_0_35730522[0].ioButtonCondTest1_idx_0_35730522/ioLed_OBUF[16]_inst_i_20/O
                         net (fo=1, routed)           0.417     7.018    forLoop_idx_0_35730522[0].ioButtonCondTest1_idx_0_35730522/ioLed_OBUF[16]_inst_i_20_n_0
    SLICE_X62Y72         LUT6 (Prop_lut6_I0_O)        0.124     7.142 r  forLoop_idx_0_35730522[0].ioButtonCondTest1_idx_0_35730522/ioLed_OBUF[16]_inst_i_7/O
                         net (fo=1, routed)           1.206     8.347    forLoop_idx_0_35730522[0].ioButtonCondTest1_idx_0_35730522/ioLed_OBUF[16]_inst_i_7_n_0
    SLICE_X62Y78         LUT5 (Prop_lut5_I0_O)        0.124     8.471 r  forLoop_idx_0_35730522[0].ioButtonCondTest1_idx_0_35730522/ioLed_OBUF[16]_inst_i_2/O
                         net (fo=2, routed)           1.303     9.774    forLoop_idx_0_35730522[0].ioButtonCondTest1_idx_0_35730522/ioLed_OBUF[16]_inst_i_2_n_0
    SLICE_X62Y87         LUT5 (Prop_lut5_I4_O)        0.152     9.926 r  forLoop_idx_0_35730522[0].ioButtonCondTest1_idx_0_35730522/D_ctr_q[0]_i_1/O
                         net (fo=110, routed)         1.250    11.176    forLoop_idx_0_35730522[0].ioButtonCondTest1_idx_0_35730522/D_ctr_q[0]_i_1_n_0
    SLICE_X63Y70         FDRE                                         r  forLoop_idx_0_35730522[0].ioButtonCondTest1_idx_0_35730522/D_ctr_q_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=634, routed)         1.498    14.902    forLoop_idx_0_35730522[0].ioButtonCondTest1_idx_0_35730522/clk_IBUF_BUFG
    SLICE_X63Y70         FDRE                                         r  forLoop_idx_0_35730522[0].ioButtonCondTest1_idx_0_35730522/D_ctr_q_reg[3]/C
                         clock pessimism              0.295    15.197    
                         clock uncertainty           -0.035    15.162    
    SLICE_X63Y70         FDRE (Setup_fdre_C_CE)      -0.407    14.755    forLoop_idx_0_35730522[0].ioButtonCondTest1_idx_0_35730522/D_ctr_q_reg[3]
  -------------------------------------------------------------------
                         required time                         14.755    
                         arrival time                         -11.176    
  -------------------------------------------------------------------
                         slack                                  3.579    

Slack (MET) :             3.597ns  (required time - arrival time)
  Source:                 forLoop_idx_0_35730522[0].ioButtonCondTest1_idx_0_35730522/D_ctr_q_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            forLoop_idx_0_35730522[0].ioButtonCondTest1_idx_0_35730522/D_ctr_q_reg[10]/CE
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        5.935ns  (logic 0.980ns (16.513%)  route 4.955ns (83.487%))
  Logic Levels:           4  (LUT5=2 LUT6=2)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.899ns = ( 14.899 - 10.000 ) 
    Source Clock Delay      (SCD):    5.197ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=634, routed)         1.613     5.197    forLoop_idx_0_35730522[0].ioButtonCondTest1_idx_0_35730522/clk_IBUF_BUFG
    SLICE_X63Y70         FDRE                                         r  forLoop_idx_0_35730522[0].ioButtonCondTest1_idx_0_35730522/D_ctr_q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y70         FDRE (Prop_fdre_C_Q)         0.456     5.653 f  forLoop_idx_0_35730522[0].ioButtonCondTest1_idx_0_35730522/D_ctr_q_reg[1]/Q
                         net (fo=2, routed)           0.823     6.476    forLoop_idx_0_35730522[0].ioButtonCondTest1_idx_0_35730522/D_ctr_q_reg[1]
    SLICE_X62Y70         LUT6 (Prop_lut6_I0_O)        0.124     6.600 r  forLoop_idx_0_35730522[0].ioButtonCondTest1_idx_0_35730522/ioLed_OBUF[16]_inst_i_20/O
                         net (fo=1, routed)           0.417     7.018    forLoop_idx_0_35730522[0].ioButtonCondTest1_idx_0_35730522/ioLed_OBUF[16]_inst_i_20_n_0
    SLICE_X62Y72         LUT6 (Prop_lut6_I0_O)        0.124     7.142 r  forLoop_idx_0_35730522[0].ioButtonCondTest1_idx_0_35730522/ioLed_OBUF[16]_inst_i_7/O
                         net (fo=1, routed)           1.206     8.347    forLoop_idx_0_35730522[0].ioButtonCondTest1_idx_0_35730522/ioLed_OBUF[16]_inst_i_7_n_0
    SLICE_X62Y78         LUT5 (Prop_lut5_I0_O)        0.124     8.471 r  forLoop_idx_0_35730522[0].ioButtonCondTest1_idx_0_35730522/ioLed_OBUF[16]_inst_i_2/O
                         net (fo=2, routed)           1.303     9.774    forLoop_idx_0_35730522[0].ioButtonCondTest1_idx_0_35730522/ioLed_OBUF[16]_inst_i_2_n_0
    SLICE_X62Y87         LUT5 (Prop_lut5_I4_O)        0.152     9.926 r  forLoop_idx_0_35730522[0].ioButtonCondTest1_idx_0_35730522/D_ctr_q[0]_i_1/O
                         net (fo=110, routed)         1.206    11.132    forLoop_idx_0_35730522[0].ioButtonCondTest1_idx_0_35730522/D_ctr_q[0]_i_1_n_0
    SLICE_X63Y72         FDRE                                         r  forLoop_idx_0_35730522[0].ioButtonCondTest1_idx_0_35730522/D_ctr_q_reg[10]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=634, routed)         1.495    14.899    forLoop_idx_0_35730522[0].ioButtonCondTest1_idx_0_35730522/clk_IBUF_BUFG
    SLICE_X63Y72         FDRE                                         r  forLoop_idx_0_35730522[0].ioButtonCondTest1_idx_0_35730522/D_ctr_q_reg[10]/C
                         clock pessimism              0.272    15.171    
                         clock uncertainty           -0.035    15.136    
    SLICE_X63Y72         FDRE (Setup_fdre_C_CE)      -0.407    14.729    forLoop_idx_0_35730522[0].ioButtonCondTest1_idx_0_35730522/D_ctr_q_reg[10]
  -------------------------------------------------------------------
                         required time                         14.729    
                         arrival time                         -11.132    
  -------------------------------------------------------------------
                         slack                                  3.597    

Slack (MET) :             3.597ns  (required time - arrival time)
  Source:                 forLoop_idx_0_35730522[0].ioButtonCondTest1_idx_0_35730522/D_ctr_q_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            forLoop_idx_0_35730522[0].ioButtonCondTest1_idx_0_35730522/D_ctr_q_reg[11]/CE
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        5.935ns  (logic 0.980ns (16.513%)  route 4.955ns (83.487%))
  Logic Levels:           4  (LUT5=2 LUT6=2)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.899ns = ( 14.899 - 10.000 ) 
    Source Clock Delay      (SCD):    5.197ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=634, routed)         1.613     5.197    forLoop_idx_0_35730522[0].ioButtonCondTest1_idx_0_35730522/clk_IBUF_BUFG
    SLICE_X63Y70         FDRE                                         r  forLoop_idx_0_35730522[0].ioButtonCondTest1_idx_0_35730522/D_ctr_q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y70         FDRE (Prop_fdre_C_Q)         0.456     5.653 f  forLoop_idx_0_35730522[0].ioButtonCondTest1_idx_0_35730522/D_ctr_q_reg[1]/Q
                         net (fo=2, routed)           0.823     6.476    forLoop_idx_0_35730522[0].ioButtonCondTest1_idx_0_35730522/D_ctr_q_reg[1]
    SLICE_X62Y70         LUT6 (Prop_lut6_I0_O)        0.124     6.600 r  forLoop_idx_0_35730522[0].ioButtonCondTest1_idx_0_35730522/ioLed_OBUF[16]_inst_i_20/O
                         net (fo=1, routed)           0.417     7.018    forLoop_idx_0_35730522[0].ioButtonCondTest1_idx_0_35730522/ioLed_OBUF[16]_inst_i_20_n_0
    SLICE_X62Y72         LUT6 (Prop_lut6_I0_O)        0.124     7.142 r  forLoop_idx_0_35730522[0].ioButtonCondTest1_idx_0_35730522/ioLed_OBUF[16]_inst_i_7/O
                         net (fo=1, routed)           1.206     8.347    forLoop_idx_0_35730522[0].ioButtonCondTest1_idx_0_35730522/ioLed_OBUF[16]_inst_i_7_n_0
    SLICE_X62Y78         LUT5 (Prop_lut5_I0_O)        0.124     8.471 r  forLoop_idx_0_35730522[0].ioButtonCondTest1_idx_0_35730522/ioLed_OBUF[16]_inst_i_2/O
                         net (fo=2, routed)           1.303     9.774    forLoop_idx_0_35730522[0].ioButtonCondTest1_idx_0_35730522/ioLed_OBUF[16]_inst_i_2_n_0
    SLICE_X62Y87         LUT5 (Prop_lut5_I4_O)        0.152     9.926 r  forLoop_idx_0_35730522[0].ioButtonCondTest1_idx_0_35730522/D_ctr_q[0]_i_1/O
                         net (fo=110, routed)         1.206    11.132    forLoop_idx_0_35730522[0].ioButtonCondTest1_idx_0_35730522/D_ctr_q[0]_i_1_n_0
    SLICE_X63Y72         FDRE                                         r  forLoop_idx_0_35730522[0].ioButtonCondTest1_idx_0_35730522/D_ctr_q_reg[11]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=634, routed)         1.495    14.899    forLoop_idx_0_35730522[0].ioButtonCondTest1_idx_0_35730522/clk_IBUF_BUFG
    SLICE_X63Y72         FDRE                                         r  forLoop_idx_0_35730522[0].ioButtonCondTest1_idx_0_35730522/D_ctr_q_reg[11]/C
                         clock pessimism              0.272    15.171    
                         clock uncertainty           -0.035    15.136    
    SLICE_X63Y72         FDRE (Setup_fdre_C_CE)      -0.407    14.729    forLoop_idx_0_35730522[0].ioButtonCondTest1_idx_0_35730522/D_ctr_q_reg[11]
  -------------------------------------------------------------------
                         required time                         14.729    
                         arrival time                         -11.132    
  -------------------------------------------------------------------
                         slack                                  3.597    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.057ns  (arrival time - required time)
  Source:                 forLoop_idx_0_35730522[3].ioButtonCondTest1_idx_0_35730522/D_ctr_q_reg[80]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            forLoop_idx_0_35730522[3].ioButtonCondTest1_idx_0_35730522/D_ctr_q_reg[84]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.510ns  (logic 0.392ns (76.863%)  route 0.118ns (23.137%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.348ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.110ns
    Source Clock Delay      (SCD):    1.511ns
    Clock Pessimism Removal (CPR):    0.251ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=634, routed)         0.567     1.511    forLoop_idx_0_35730522[3].ioButtonCondTest1_idx_0_35730522/clk_IBUF_BUFG
    SLICE_X57Y99         FDRE                                         r  forLoop_idx_0_35730522[3].ioButtonCondTest1_idx_0_35730522/D_ctr_q_reg[80]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y99         FDRE (Prop_fdre_C_Q)         0.141     1.652 r  forLoop_idx_0_35730522[3].ioButtonCondTest1_idx_0_35730522/D_ctr_q_reg[80]/Q
                         net (fo=2, routed)           0.117     1.769    forLoop_idx_0_35730522[3].ioButtonCondTest1_idx_0_35730522/D_ctr_q_reg[80]
    SLICE_X57Y99         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.197     1.966 r  forLoop_idx_0_35730522[3].ioButtonCondTest1_idx_0_35730522/D_ctr_q_reg[80]_i_1__2/CO[3]
                         net (fo=1, routed)           0.001     1.967    forLoop_idx_0_35730522[3].ioButtonCondTest1_idx_0_35730522/D_ctr_q_reg[80]_i_1__2_n_0
    SLICE_X57Y100        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.054     2.021 r  forLoop_idx_0_35730522[3].ioButtonCondTest1_idx_0_35730522/D_ctr_q_reg[84]_i_1__2/O[0]
                         net (fo=1, routed)           0.000     2.021    forLoop_idx_0_35730522[3].ioButtonCondTest1_idx_0_35730522/D_ctr_q_reg[84]_i_1__2_n_7
    SLICE_X57Y100        FDRE                                         r  forLoop_idx_0_35730522[3].ioButtonCondTest1_idx_0_35730522/D_ctr_q_reg[84]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=634, routed)         0.920     2.110    forLoop_idx_0_35730522[3].ioButtonCondTest1_idx_0_35730522/clk_IBUF_BUFG
    SLICE_X57Y100        FDRE                                         r  forLoop_idx_0_35730522[3].ioButtonCondTest1_idx_0_35730522/D_ctr_q_reg[84]/C
                         clock pessimism             -0.251     1.859    
    SLICE_X57Y100        FDRE (Hold_fdre_C_D)         0.105     1.964    forLoop_idx_0_35730522[3].ioButtonCondTest1_idx_0_35730522/D_ctr_q_reg[84]
  -------------------------------------------------------------------
                         required time                         -1.964    
                         arrival time                           2.021    
  -------------------------------------------------------------------
                         slack                                  0.057    

Slack (MET) :             0.058ns  (arrival time - required time)
  Source:                 forLoop_idx_0_35730522[2].ioButtonCondTest1_idx_0_35730522/D_ctr_q_reg[82]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            forLoop_idx_0_35730522[2].ioButtonCondTest1_idx_0_35730522/D_ctr_q_reg[88]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.540ns  (logic 0.413ns (76.452%)  route 0.127ns (23.548%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        0.348ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.110ns
    Source Clock Delay      (SCD):    1.511ns
    Clock Pessimism Removal (CPR):    0.251ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=634, routed)         0.567     1.511    forLoop_idx_0_35730522[2].ioButtonCondTest1_idx_0_35730522/clk_IBUF_BUFG
    SLICE_X56Y98         FDRE                                         r  forLoop_idx_0_35730522[2].ioButtonCondTest1_idx_0_35730522/D_ctr_q_reg[82]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y98         FDRE (Prop_fdre_C_Q)         0.164     1.675 r  forLoop_idx_0_35730522[2].ioButtonCondTest1_idx_0_35730522/D_ctr_q_reg[82]/Q
                         net (fo=2, routed)           0.127     1.801    forLoop_idx_0_35730522[2].ioButtonCondTest1_idx_0_35730522/D_ctr_q_reg[82]
    SLICE_X56Y98         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.156     1.957 r  forLoop_idx_0_35730522[2].ioButtonCondTest1_idx_0_35730522/D_ctr_q_reg[80]_i_1__1/CO[3]
                         net (fo=1, routed)           0.000     1.957    forLoop_idx_0_35730522[2].ioButtonCondTest1_idx_0_35730522/D_ctr_q_reg[80]_i_1__1_n_0
    SLICE_X56Y99         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.040     1.997 r  forLoop_idx_0_35730522[2].ioButtonCondTest1_idx_0_35730522/D_ctr_q_reg[84]_i_1__1/CO[3]
                         net (fo=1, routed)           0.001     1.998    forLoop_idx_0_35730522[2].ioButtonCondTest1_idx_0_35730522/D_ctr_q_reg[84]_i_1__1_n_0
    SLICE_X56Y100        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.053     2.051 r  forLoop_idx_0_35730522[2].ioButtonCondTest1_idx_0_35730522/D_ctr_q_reg[88]_i_1__1/O[0]
                         net (fo=1, routed)           0.000     2.051    forLoop_idx_0_35730522[2].ioButtonCondTest1_idx_0_35730522/D_ctr_q_reg[88]_i_1__1_n_7
    SLICE_X56Y100        FDRE                                         r  forLoop_idx_0_35730522[2].ioButtonCondTest1_idx_0_35730522/D_ctr_q_reg[88]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=634, routed)         0.920     2.110    forLoop_idx_0_35730522[2].ioButtonCondTest1_idx_0_35730522/clk_IBUF_BUFG
    SLICE_X56Y100        FDRE                                         r  forLoop_idx_0_35730522[2].ioButtonCondTest1_idx_0_35730522/D_ctr_q_reg[88]/C
                         clock pessimism             -0.251     1.859    
    SLICE_X56Y100        FDRE (Hold_fdre_C_D)         0.134     1.993    forLoop_idx_0_35730522[2].ioButtonCondTest1_idx_0_35730522/D_ctr_q_reg[88]
  -------------------------------------------------------------------
                         required time                         -1.993    
                         arrival time                           2.051    
  -------------------------------------------------------------------
                         slack                                  0.058    

Slack (MET) :             0.068ns  (arrival time - required time)
  Source:                 forLoop_idx_0_35730522[3].ioButtonCondTest1_idx_0_35730522/D_ctr_q_reg[80]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            forLoop_idx_0_35730522[3].ioButtonCondTest1_idx_0_35730522/D_ctr_q_reg[86]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.521ns  (logic 0.403ns (77.351%)  route 0.118ns (22.649%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.348ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.110ns
    Source Clock Delay      (SCD):    1.511ns
    Clock Pessimism Removal (CPR):    0.251ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=634, routed)         0.567     1.511    forLoop_idx_0_35730522[3].ioButtonCondTest1_idx_0_35730522/clk_IBUF_BUFG
    SLICE_X57Y99         FDRE                                         r  forLoop_idx_0_35730522[3].ioButtonCondTest1_idx_0_35730522/D_ctr_q_reg[80]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y99         FDRE (Prop_fdre_C_Q)         0.141     1.652 r  forLoop_idx_0_35730522[3].ioButtonCondTest1_idx_0_35730522/D_ctr_q_reg[80]/Q
                         net (fo=2, routed)           0.117     1.769    forLoop_idx_0_35730522[3].ioButtonCondTest1_idx_0_35730522/D_ctr_q_reg[80]
    SLICE_X57Y99         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.197     1.966 r  forLoop_idx_0_35730522[3].ioButtonCondTest1_idx_0_35730522/D_ctr_q_reg[80]_i_1__2/CO[3]
                         net (fo=1, routed)           0.001     1.967    forLoop_idx_0_35730522[3].ioButtonCondTest1_idx_0_35730522/D_ctr_q_reg[80]_i_1__2_n_0
    SLICE_X57Y100        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.065     2.032 r  forLoop_idx_0_35730522[3].ioButtonCondTest1_idx_0_35730522/D_ctr_q_reg[84]_i_1__2/O[2]
                         net (fo=1, routed)           0.000     2.032    forLoop_idx_0_35730522[3].ioButtonCondTest1_idx_0_35730522/D_ctr_q_reg[84]_i_1__2_n_5
    SLICE_X57Y100        FDRE                                         r  forLoop_idx_0_35730522[3].ioButtonCondTest1_idx_0_35730522/D_ctr_q_reg[86]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=634, routed)         0.920     2.110    forLoop_idx_0_35730522[3].ioButtonCondTest1_idx_0_35730522/clk_IBUF_BUFG
    SLICE_X57Y100        FDRE                                         r  forLoop_idx_0_35730522[3].ioButtonCondTest1_idx_0_35730522/D_ctr_q_reg[86]/C
                         clock pessimism             -0.251     1.859    
    SLICE_X57Y100        FDRE (Hold_fdre_C_D)         0.105     1.964    forLoop_idx_0_35730522[3].ioButtonCondTest1_idx_0_35730522/D_ctr_q_reg[86]
  -------------------------------------------------------------------
                         required time                         -1.964    
                         arrival time                           2.032    
  -------------------------------------------------------------------
                         slack                                  0.068    

Slack (MET) :             0.071ns  (arrival time - required time)
  Source:                 forLoop_idx_0_35730522[2].ioButtonCondTest1_idx_0_35730522/D_ctr_q_reg[82]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            forLoop_idx_0_35730522[2].ioButtonCondTest1_idx_0_35730522/D_ctr_q_reg[90]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.553ns  (logic 0.426ns (77.005%)  route 0.127ns (22.995%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        0.348ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.110ns
    Source Clock Delay      (SCD):    1.511ns
    Clock Pessimism Removal (CPR):    0.251ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=634, routed)         0.567     1.511    forLoop_idx_0_35730522[2].ioButtonCondTest1_idx_0_35730522/clk_IBUF_BUFG
    SLICE_X56Y98         FDRE                                         r  forLoop_idx_0_35730522[2].ioButtonCondTest1_idx_0_35730522/D_ctr_q_reg[82]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y98         FDRE (Prop_fdre_C_Q)         0.164     1.675 r  forLoop_idx_0_35730522[2].ioButtonCondTest1_idx_0_35730522/D_ctr_q_reg[82]/Q
                         net (fo=2, routed)           0.127     1.801    forLoop_idx_0_35730522[2].ioButtonCondTest1_idx_0_35730522/D_ctr_q_reg[82]
    SLICE_X56Y98         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.156     1.957 r  forLoop_idx_0_35730522[2].ioButtonCondTest1_idx_0_35730522/D_ctr_q_reg[80]_i_1__1/CO[3]
                         net (fo=1, routed)           0.000     1.957    forLoop_idx_0_35730522[2].ioButtonCondTest1_idx_0_35730522/D_ctr_q_reg[80]_i_1__1_n_0
    SLICE_X56Y99         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.040     1.997 r  forLoop_idx_0_35730522[2].ioButtonCondTest1_idx_0_35730522/D_ctr_q_reg[84]_i_1__1/CO[3]
                         net (fo=1, routed)           0.001     1.998    forLoop_idx_0_35730522[2].ioButtonCondTest1_idx_0_35730522/D_ctr_q_reg[84]_i_1__1_n_0
    SLICE_X56Y100        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.066     2.064 r  forLoop_idx_0_35730522[2].ioButtonCondTest1_idx_0_35730522/D_ctr_q_reg[88]_i_1__1/O[2]
                         net (fo=1, routed)           0.000     2.064    forLoop_idx_0_35730522[2].ioButtonCondTest1_idx_0_35730522/D_ctr_q_reg[88]_i_1__1_n_5
    SLICE_X56Y100        FDRE                                         r  forLoop_idx_0_35730522[2].ioButtonCondTest1_idx_0_35730522/D_ctr_q_reg[90]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=634, routed)         0.920     2.110    forLoop_idx_0_35730522[2].ioButtonCondTest1_idx_0_35730522/clk_IBUF_BUFG
    SLICE_X56Y100        FDRE                                         r  forLoop_idx_0_35730522[2].ioButtonCondTest1_idx_0_35730522/D_ctr_q_reg[90]/C
                         clock pessimism             -0.251     1.859    
    SLICE_X56Y100        FDRE (Hold_fdre_C_D)         0.134     1.993    forLoop_idx_0_35730522[2].ioButtonCondTest1_idx_0_35730522/D_ctr_q_reg[90]
  -------------------------------------------------------------------
                         required time                         -1.993    
                         arrival time                           2.064    
  -------------------------------------------------------------------
                         slack                                  0.071    

Slack (MET) :             0.093ns  (arrival time - required time)
  Source:                 forLoop_idx_0_35730522[3].ioButtonCondTest1_idx_0_35730522/D_ctr_q_reg[80]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            forLoop_idx_0_35730522[3].ioButtonCondTest1_idx_0_35730522/D_ctr_q_reg[85]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.546ns  (logic 0.428ns (78.388%)  route 0.118ns (21.612%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.348ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.110ns
    Source Clock Delay      (SCD):    1.511ns
    Clock Pessimism Removal (CPR):    0.251ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=634, routed)         0.567     1.511    forLoop_idx_0_35730522[3].ioButtonCondTest1_idx_0_35730522/clk_IBUF_BUFG
    SLICE_X57Y99         FDRE                                         r  forLoop_idx_0_35730522[3].ioButtonCondTest1_idx_0_35730522/D_ctr_q_reg[80]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y99         FDRE (Prop_fdre_C_Q)         0.141     1.652 r  forLoop_idx_0_35730522[3].ioButtonCondTest1_idx_0_35730522/D_ctr_q_reg[80]/Q
                         net (fo=2, routed)           0.117     1.769    forLoop_idx_0_35730522[3].ioButtonCondTest1_idx_0_35730522/D_ctr_q_reg[80]
    SLICE_X57Y99         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.197     1.966 r  forLoop_idx_0_35730522[3].ioButtonCondTest1_idx_0_35730522/D_ctr_q_reg[80]_i_1__2/CO[3]
                         net (fo=1, routed)           0.001     1.967    forLoop_idx_0_35730522[3].ioButtonCondTest1_idx_0_35730522/D_ctr_q_reg[80]_i_1__2_n_0
    SLICE_X57Y100        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.090     2.057 r  forLoop_idx_0_35730522[3].ioButtonCondTest1_idx_0_35730522/D_ctr_q_reg[84]_i_1__2/O[1]
                         net (fo=1, routed)           0.000     2.057    forLoop_idx_0_35730522[3].ioButtonCondTest1_idx_0_35730522/D_ctr_q_reg[84]_i_1__2_n_6
    SLICE_X57Y100        FDRE                                         r  forLoop_idx_0_35730522[3].ioButtonCondTest1_idx_0_35730522/D_ctr_q_reg[85]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=634, routed)         0.920     2.110    forLoop_idx_0_35730522[3].ioButtonCondTest1_idx_0_35730522/clk_IBUF_BUFG
    SLICE_X57Y100        FDRE                                         r  forLoop_idx_0_35730522[3].ioButtonCondTest1_idx_0_35730522/D_ctr_q_reg[85]/C
                         clock pessimism             -0.251     1.859    
    SLICE_X57Y100        FDRE (Hold_fdre_C_D)         0.105     1.964    forLoop_idx_0_35730522[3].ioButtonCondTest1_idx_0_35730522/D_ctr_q_reg[85]
  -------------------------------------------------------------------
                         required time                         -1.964    
                         arrival time                           2.057    
  -------------------------------------------------------------------
                         slack                                  0.093    

Slack (MET) :             0.093ns  (arrival time - required time)
  Source:                 forLoop_idx_0_35730522[3].ioButtonCondTest1_idx_0_35730522/D_ctr_q_reg[80]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            forLoop_idx_0_35730522[3].ioButtonCondTest1_idx_0_35730522/D_ctr_q_reg[87]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.546ns  (logic 0.428ns (78.388%)  route 0.118ns (21.612%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.348ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.110ns
    Source Clock Delay      (SCD):    1.511ns
    Clock Pessimism Removal (CPR):    0.251ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=634, routed)         0.567     1.511    forLoop_idx_0_35730522[3].ioButtonCondTest1_idx_0_35730522/clk_IBUF_BUFG
    SLICE_X57Y99         FDRE                                         r  forLoop_idx_0_35730522[3].ioButtonCondTest1_idx_0_35730522/D_ctr_q_reg[80]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y99         FDRE (Prop_fdre_C_Q)         0.141     1.652 r  forLoop_idx_0_35730522[3].ioButtonCondTest1_idx_0_35730522/D_ctr_q_reg[80]/Q
                         net (fo=2, routed)           0.117     1.769    forLoop_idx_0_35730522[3].ioButtonCondTest1_idx_0_35730522/D_ctr_q_reg[80]
    SLICE_X57Y99         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.197     1.966 r  forLoop_idx_0_35730522[3].ioButtonCondTest1_idx_0_35730522/D_ctr_q_reg[80]_i_1__2/CO[3]
                         net (fo=1, routed)           0.001     1.967    forLoop_idx_0_35730522[3].ioButtonCondTest1_idx_0_35730522/D_ctr_q_reg[80]_i_1__2_n_0
    SLICE_X57Y100        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.090     2.057 r  forLoop_idx_0_35730522[3].ioButtonCondTest1_idx_0_35730522/D_ctr_q_reg[84]_i_1__2/O[3]
                         net (fo=1, routed)           0.000     2.057    forLoop_idx_0_35730522[3].ioButtonCondTest1_idx_0_35730522/D_ctr_q_reg[84]_i_1__2_n_4
    SLICE_X57Y100        FDRE                                         r  forLoop_idx_0_35730522[3].ioButtonCondTest1_idx_0_35730522/D_ctr_q_reg[87]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=634, routed)         0.920     2.110    forLoop_idx_0_35730522[3].ioButtonCondTest1_idx_0_35730522/clk_IBUF_BUFG
    SLICE_X57Y100        FDRE                                         r  forLoop_idx_0_35730522[3].ioButtonCondTest1_idx_0_35730522/D_ctr_q_reg[87]/C
                         clock pessimism             -0.251     1.859    
    SLICE_X57Y100        FDRE (Hold_fdre_C_D)         0.105     1.964    forLoop_idx_0_35730522[3].ioButtonCondTest1_idx_0_35730522/D_ctr_q_reg[87]
  -------------------------------------------------------------------
                         required time                         -1.964    
                         arrival time                           2.057    
  -------------------------------------------------------------------
                         slack                                  0.093    

Slack (MET) :             0.094ns  (arrival time - required time)
  Source:                 forLoop_idx_0_35730522[2].ioButtonCondTest1_idx_0_35730522/D_ctr_q_reg[82]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            forLoop_idx_0_35730522[2].ioButtonCondTest1_idx_0_35730522/D_ctr_q_reg[89]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.576ns  (logic 0.449ns (77.923%)  route 0.127ns (22.077%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        0.348ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.110ns
    Source Clock Delay      (SCD):    1.511ns
    Clock Pessimism Removal (CPR):    0.251ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=634, routed)         0.567     1.511    forLoop_idx_0_35730522[2].ioButtonCondTest1_idx_0_35730522/clk_IBUF_BUFG
    SLICE_X56Y98         FDRE                                         r  forLoop_idx_0_35730522[2].ioButtonCondTest1_idx_0_35730522/D_ctr_q_reg[82]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y98         FDRE (Prop_fdre_C_Q)         0.164     1.675 r  forLoop_idx_0_35730522[2].ioButtonCondTest1_idx_0_35730522/D_ctr_q_reg[82]/Q
                         net (fo=2, routed)           0.127     1.801    forLoop_idx_0_35730522[2].ioButtonCondTest1_idx_0_35730522/D_ctr_q_reg[82]
    SLICE_X56Y98         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.156     1.957 r  forLoop_idx_0_35730522[2].ioButtonCondTest1_idx_0_35730522/D_ctr_q_reg[80]_i_1__1/CO[3]
                         net (fo=1, routed)           0.000     1.957    forLoop_idx_0_35730522[2].ioButtonCondTest1_idx_0_35730522/D_ctr_q_reg[80]_i_1__1_n_0
    SLICE_X56Y99         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.040     1.997 r  forLoop_idx_0_35730522[2].ioButtonCondTest1_idx_0_35730522/D_ctr_q_reg[84]_i_1__1/CO[3]
                         net (fo=1, routed)           0.001     1.998    forLoop_idx_0_35730522[2].ioButtonCondTest1_idx_0_35730522/D_ctr_q_reg[84]_i_1__1_n_0
    SLICE_X56Y100        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.089     2.087 r  forLoop_idx_0_35730522[2].ioButtonCondTest1_idx_0_35730522/D_ctr_q_reg[88]_i_1__1/O[1]
                         net (fo=1, routed)           0.000     2.087    forLoop_idx_0_35730522[2].ioButtonCondTest1_idx_0_35730522/D_ctr_q_reg[88]_i_1__1_n_6
    SLICE_X56Y100        FDRE                                         r  forLoop_idx_0_35730522[2].ioButtonCondTest1_idx_0_35730522/D_ctr_q_reg[89]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=634, routed)         0.920     2.110    forLoop_idx_0_35730522[2].ioButtonCondTest1_idx_0_35730522/clk_IBUF_BUFG
    SLICE_X56Y100        FDRE                                         r  forLoop_idx_0_35730522[2].ioButtonCondTest1_idx_0_35730522/D_ctr_q_reg[89]/C
                         clock pessimism             -0.251     1.859    
    SLICE_X56Y100        FDRE (Hold_fdre_C_D)         0.134     1.993    forLoop_idx_0_35730522[2].ioButtonCondTest1_idx_0_35730522/D_ctr_q_reg[89]
  -------------------------------------------------------------------
                         required time                         -1.993    
                         arrival time                           2.087    
  -------------------------------------------------------------------
                         slack                                  0.094    

Slack (MET) :             0.096ns  (arrival time - required time)
  Source:                 forLoop_idx_0_35730522[3].ioButtonCondTest1_idx_0_35730522/D_ctr_q_reg[80]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            forLoop_idx_0_35730522[3].ioButtonCondTest1_idx_0_35730522/D_ctr_q_reg[88]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.549ns  (logic 0.431ns (78.506%)  route 0.118ns (21.494%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        0.348ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.110ns
    Source Clock Delay      (SCD):    1.511ns
    Clock Pessimism Removal (CPR):    0.251ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=634, routed)         0.567     1.511    forLoop_idx_0_35730522[3].ioButtonCondTest1_idx_0_35730522/clk_IBUF_BUFG
    SLICE_X57Y99         FDRE                                         r  forLoop_idx_0_35730522[3].ioButtonCondTest1_idx_0_35730522/D_ctr_q_reg[80]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y99         FDRE (Prop_fdre_C_Q)         0.141     1.652 r  forLoop_idx_0_35730522[3].ioButtonCondTest1_idx_0_35730522/D_ctr_q_reg[80]/Q
                         net (fo=2, routed)           0.117     1.769    forLoop_idx_0_35730522[3].ioButtonCondTest1_idx_0_35730522/D_ctr_q_reg[80]
    SLICE_X57Y99         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.197     1.966 r  forLoop_idx_0_35730522[3].ioButtonCondTest1_idx_0_35730522/D_ctr_q_reg[80]_i_1__2/CO[3]
                         net (fo=1, routed)           0.001     1.967    forLoop_idx_0_35730522[3].ioButtonCondTest1_idx_0_35730522/D_ctr_q_reg[80]_i_1__2_n_0
    SLICE_X57Y100        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     2.006 r  forLoop_idx_0_35730522[3].ioButtonCondTest1_idx_0_35730522/D_ctr_q_reg[84]_i_1__2/CO[3]
                         net (fo=1, routed)           0.000     2.006    forLoop_idx_0_35730522[3].ioButtonCondTest1_idx_0_35730522/D_ctr_q_reg[84]_i_1__2_n_0
    SLICE_X57Y101        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.054     2.060 r  forLoop_idx_0_35730522[3].ioButtonCondTest1_idx_0_35730522/D_ctr_q_reg[88]_i_1__2/O[0]
                         net (fo=1, routed)           0.000     2.060    forLoop_idx_0_35730522[3].ioButtonCondTest1_idx_0_35730522/D_ctr_q_reg[88]_i_1__2_n_7
    SLICE_X57Y101        FDRE                                         r  forLoop_idx_0_35730522[3].ioButtonCondTest1_idx_0_35730522/D_ctr_q_reg[88]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=634, routed)         0.920     2.110    forLoop_idx_0_35730522[3].ioButtonCondTest1_idx_0_35730522/clk_IBUF_BUFG
    SLICE_X57Y101        FDRE                                         r  forLoop_idx_0_35730522[3].ioButtonCondTest1_idx_0_35730522/D_ctr_q_reg[88]/C
                         clock pessimism             -0.251     1.859    
    SLICE_X57Y101        FDRE (Hold_fdre_C_D)         0.105     1.964    forLoop_idx_0_35730522[3].ioButtonCondTest1_idx_0_35730522/D_ctr_q_reg[88]
  -------------------------------------------------------------------
                         required time                         -1.964    
                         arrival time                           2.060    
  -------------------------------------------------------------------
                         slack                                  0.096    

Slack (MET) :             0.096ns  (arrival time - required time)
  Source:                 forLoop_idx_0_35730522[2].ioButtonCondTest1_idx_0_35730522/D_ctr_q_reg[82]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            forLoop_idx_0_35730522[2].ioButtonCondTest1_idx_0_35730522/D_ctr_q_reg[91]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.578ns  (logic 0.451ns (78.000%)  route 0.127ns (22.000%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        0.348ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.110ns
    Source Clock Delay      (SCD):    1.511ns
    Clock Pessimism Removal (CPR):    0.251ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=634, routed)         0.567     1.511    forLoop_idx_0_35730522[2].ioButtonCondTest1_idx_0_35730522/clk_IBUF_BUFG
    SLICE_X56Y98         FDRE                                         r  forLoop_idx_0_35730522[2].ioButtonCondTest1_idx_0_35730522/D_ctr_q_reg[82]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y98         FDRE (Prop_fdre_C_Q)         0.164     1.675 r  forLoop_idx_0_35730522[2].ioButtonCondTest1_idx_0_35730522/D_ctr_q_reg[82]/Q
                         net (fo=2, routed)           0.127     1.801    forLoop_idx_0_35730522[2].ioButtonCondTest1_idx_0_35730522/D_ctr_q_reg[82]
    SLICE_X56Y98         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.156     1.957 r  forLoop_idx_0_35730522[2].ioButtonCondTest1_idx_0_35730522/D_ctr_q_reg[80]_i_1__1/CO[3]
                         net (fo=1, routed)           0.000     1.957    forLoop_idx_0_35730522[2].ioButtonCondTest1_idx_0_35730522/D_ctr_q_reg[80]_i_1__1_n_0
    SLICE_X56Y99         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.040     1.997 r  forLoop_idx_0_35730522[2].ioButtonCondTest1_idx_0_35730522/D_ctr_q_reg[84]_i_1__1/CO[3]
                         net (fo=1, routed)           0.001     1.998    forLoop_idx_0_35730522[2].ioButtonCondTest1_idx_0_35730522/D_ctr_q_reg[84]_i_1__1_n_0
    SLICE_X56Y100        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.091     2.089 r  forLoop_idx_0_35730522[2].ioButtonCondTest1_idx_0_35730522/D_ctr_q_reg[88]_i_1__1/O[3]
                         net (fo=1, routed)           0.000     2.089    forLoop_idx_0_35730522[2].ioButtonCondTest1_idx_0_35730522/D_ctr_q_reg[88]_i_1__1_n_4
    SLICE_X56Y100        FDRE                                         r  forLoop_idx_0_35730522[2].ioButtonCondTest1_idx_0_35730522/D_ctr_q_reg[91]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=634, routed)         0.920     2.110    forLoop_idx_0_35730522[2].ioButtonCondTest1_idx_0_35730522/clk_IBUF_BUFG
    SLICE_X56Y100        FDRE                                         r  forLoop_idx_0_35730522[2].ioButtonCondTest1_idx_0_35730522/D_ctr_q_reg[91]/C
                         clock pessimism             -0.251     1.859    
    SLICE_X56Y100        FDRE (Hold_fdre_C_D)         0.134     1.993    forLoop_idx_0_35730522[2].ioButtonCondTest1_idx_0_35730522/D_ctr_q_reg[91]
  -------------------------------------------------------------------
                         required time                         -1.993    
                         arrival time                           2.089    
  -------------------------------------------------------------------
                         slack                                  0.096    

Slack (MET) :             0.097ns  (arrival time - required time)
  Source:                 forLoop_idx_0_35730522[4].ioButtonCondTest1_idx_0_35730522/D_ctr_q_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            forLoop_idx_0_35730522[4].ioButtonCondTest1_idx_0_35730522/D_ctr_q_reg[20]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.500ns  (logic 0.373ns (74.667%)  route 0.127ns (25.333%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.269ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.054ns
    Source Clock Delay      (SCD):    1.540ns
    Clock Pessimism Removal (CPR):    0.246ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=634, routed)         0.596     1.540    forLoop_idx_0_35730522[4].ioButtonCondTest1_idx_0_35730522/clk_IBUF_BUFG
    SLICE_X64Y49         FDRE                                         r  forLoop_idx_0_35730522[4].ioButtonCondTest1_idx_0_35730522/D_ctr_q_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y49         FDRE (Prop_fdre_C_Q)         0.164     1.704 r  forLoop_idx_0_35730522[4].ioButtonCondTest1_idx_0_35730522/D_ctr_q_reg[18]/Q
                         net (fo=2, routed)           0.126     1.830    forLoop_idx_0_35730522[4].ioButtonCondTest1_idx_0_35730522/D_ctr_q_reg[18]
    SLICE_X64Y49         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.156     1.986 r  forLoop_idx_0_35730522[4].ioButtonCondTest1_idx_0_35730522/D_ctr_q_reg[16]_i_1__3/CO[3]
                         net (fo=1, routed)           0.001     1.986    forLoop_idx_0_35730522[4].ioButtonCondTest1_idx_0_35730522/D_ctr_q_reg[16]_i_1__3_n_0
    SLICE_X64Y50         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.053     2.039 r  forLoop_idx_0_35730522[4].ioButtonCondTest1_idx_0_35730522/D_ctr_q_reg[20]_i_1__3/O[0]
                         net (fo=1, routed)           0.000     2.039    forLoop_idx_0_35730522[4].ioButtonCondTest1_idx_0_35730522/D_ctr_q_reg[20]_i_1__3_n_7
    SLICE_X64Y50         FDRE                                         r  forLoop_idx_0_35730522[4].ioButtonCondTest1_idx_0_35730522/D_ctr_q_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=634, routed)         0.864     2.054    forLoop_idx_0_35730522[4].ioButtonCondTest1_idx_0_35730522/clk_IBUF_BUFG
    SLICE_X64Y50         FDRE                                         r  forLoop_idx_0_35730522[4].ioButtonCondTest1_idx_0_35730522/D_ctr_q_reg[20]/C
                         clock pessimism             -0.246     1.809    
    SLICE_X64Y50         FDRE (Hold_fdre_C_D)         0.134     1.943    forLoop_idx_0_35730522[4].ioButtonCondTest1_idx_0_35730522/D_ctr_q_reg[20]
  -------------------------------------------------------------------
                         required time                         -1.943    
                         arrival time                           2.039    
  -------------------------------------------------------------------
                         slack                                  0.097    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y0  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X58Y87   buttonCond0/D_ctr_q_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X58Y89   buttonCond0/D_ctr_q_reg[10]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X58Y89   buttonCond0/D_ctr_q_reg[11]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X58Y90   buttonCond0/D_ctr_q_reg[12]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X58Y90   buttonCond0/D_ctr_q_reg[13]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X58Y87   buttonCond0/D_ctr_q_reg[1]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X58Y87   buttonCond0/D_ctr_q_reg[2]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X58Y87   buttonCond0/D_ctr_q_reg[3]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X58Y88   buttonCond0/D_ctr_q_reg[4]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X58Y87   buttonCond0/D_ctr_q_reg[0]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X58Y87   buttonCond0/D_ctr_q_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X58Y89   buttonCond0/D_ctr_q_reg[10]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X58Y89   buttonCond0/D_ctr_q_reg[10]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X58Y89   buttonCond0/D_ctr_q_reg[11]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X58Y89   buttonCond0/D_ctr_q_reg[11]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X58Y90   buttonCond0/D_ctr_q_reg[12]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X58Y90   buttonCond0/D_ctr_q_reg[12]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X58Y90   buttonCond0/D_ctr_q_reg[13]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X58Y90   buttonCond0/D_ctr_q_reg[13]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X58Y87   buttonCond0/D_ctr_q_reg[0]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X58Y87   buttonCond0/D_ctr_q_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X58Y89   buttonCond0/D_ctr_q_reg[10]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X58Y89   buttonCond0/D_ctr_q_reg[10]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X58Y89   buttonCond0/D_ctr_q_reg[11]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X58Y89   buttonCond0/D_ctr_q_reg[11]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X58Y90   buttonCond0/D_ctr_q_reg[12]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X58Y90   buttonCond0/D_ctr_q_reg[12]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X58Y90   buttonCond0/D_ctr_q_reg[13]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X58Y90   buttonCond0/D_ctr_q_reg[13]/C



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 usbRx
                            (input port)
  Destination:            usbTx
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.972ns  (logic 5.041ns (72.308%)  route 1.931ns (27.692%))
  Logic Levels:           2  (IBUF=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P15                                               0.000     0.000 r  usbRx (IN)
                         net (fo=0)                   0.000     0.000    usbRx
    P15                  IBUF (Prop_ibuf_I_O)         1.495     1.495 r  usbRx_IBUF_inst/O
                         net (fo=1, routed)           1.931     3.426    usbTx_OBUF
    P16                  OBUF (Prop_obuf_I_O)         3.546     6.972 r  usbTx_OBUF_inst/O
                         net (fo=0)                   0.000     6.972    usbTx
    P16                                                               r  usbTx (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 usbRx
                            (input port)
  Destination:            usbTx
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.872ns  (logic 1.510ns (80.671%)  route 0.362ns (19.329%))
  Logic Levels:           2  (IBUF=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P15                                               0.000     0.000 r  usbRx (IN)
                         net (fo=0)                   0.000     0.000    usbRx
    P15                  IBUF (Prop_ibuf_I_O)         0.263     0.263 r  usbRx_IBUF_inst/O
                         net (fo=1, routed)           0.362     0.625    usbTx_OBUF
    P16                  OBUF (Prop_obuf_I_O)         1.247     1.872 r  usbTx_OBUF_inst/O
                         net (fo=0)                   0.000     1.872    usbTx
    P16                                                               r  usbTx (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk_0
  To Clock:  

Max Delay            16 Endpoints
Min Delay            16 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 forLoop_idx_0_35730522[2].ioButtonCondTest1_idx_0_35730522/D_ctr_q_reg[107]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ioLed[18]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.959ns  (logic 4.765ns (43.482%)  route 6.194ns (56.518%))
  Logic Levels:           5  (LUT4=1 LUT5=2 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=634, routed)         1.739     5.323    forLoop_idx_0_35730522[2].ioButtonCondTest1_idx_0_35730522/clk_IBUF_BUFG
    SLICE_X56Y104        FDRE                                         r  forLoop_idx_0_35730522[2].ioButtonCondTest1_idx_0_35730522/D_ctr_q_reg[107]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y104        FDRE (Prop_fdre_C_Q)         0.518     5.841 r  forLoop_idx_0_35730522[2].ioButtonCondTest1_idx_0_35730522/D_ctr_q_reg[107]/Q
                         net (fo=2, routed)           0.827     6.669    forLoop_idx_0_35730522[2].ioButtonCondTest1_idx_0_35730522/D_ctr_q_reg[107]
    SLICE_X55Y104        LUT4 (Prop_lut4_I0_O)        0.124     6.793 f  forLoop_idx_0_35730522[2].ioButtonCondTest1_idx_0_35730522/ioLed_OBUF[18]_inst_i_27/O
                         net (fo=1, routed)           0.433     7.226    forLoop_idx_0_35730522[2].ioButtonCondTest1_idx_0_35730522/ioLed_OBUF[18]_inst_i_27_n_0
    SLICE_X55Y104        LUT5 (Prop_lut5_I4_O)        0.124     7.350 f  forLoop_idx_0_35730522[2].ioButtonCondTest1_idx_0_35730522/ioLed_OBUF[18]_inst_i_15/O
                         net (fo=1, routed)           0.405     7.754    forLoop_idx_0_35730522[2].ioButtonCondTest1_idx_0_35730522/ioLed_OBUF[18]_inst_i_15_n_0
    SLICE_X55Y102        LUT6 (Prop_lut6_I5_O)        0.124     7.878 f  forLoop_idx_0_35730522[2].ioButtonCondTest1_idx_0_35730522/ioLed_OBUF[18]_inst_i_4/O
                         net (fo=2, routed)           1.144     9.022    forLoop_idx_0_35730522[2].ioButtonCondTest1_idx_0_35730522/ioLed_OBUF[18]_inst_i_4_n_0
    SLICE_X55Y94         LUT5 (Prop_lut5_I2_O)        0.152     9.174 r  forLoop_idx_0_35730522[2].ioButtonCondTest1_idx_0_35730522/ioLed_OBUF[18]_inst_i_1/O
                         net (fo=2, routed)           3.385    12.559    ioLed_OBUF[10]
    H2                   OBUF (Prop_obuf_I_O)         3.723    16.283 r  ioLed_OBUF[18]_inst/O
                         net (fo=0)                   0.000    16.283    ioLed[18]
    H2                                                                r  ioLed[18] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 forLoop_idx_0_35730522[3].ioButtonCondTest1_idx_0_35730522/D_ctr_q_reg[91]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ioLed[19]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.743ns  (logic 4.704ns (43.788%)  route 6.039ns (56.212%))
  Logic Levels:           5  (LUT4=1 LUT5=2 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=634, routed)         1.740     5.324    forLoop_idx_0_35730522[3].ioButtonCondTest1_idx_0_35730522/clk_IBUF_BUFG
    SLICE_X57Y101        FDRE                                         r  forLoop_idx_0_35730522[3].ioButtonCondTest1_idx_0_35730522/D_ctr_q_reg[91]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y101        FDRE (Prop_fdre_C_Q)         0.456     5.780 r  forLoop_idx_0_35730522[3].ioButtonCondTest1_idx_0_35730522/D_ctr_q_reg[91]/Q
                         net (fo=2, routed)           0.829     6.609    forLoop_idx_0_35730522[3].ioButtonCondTest1_idx_0_35730522/D_ctr_q_reg[91]
    SLICE_X55Y101        LUT4 (Prop_lut4_I0_O)        0.124     6.733 f  forLoop_idx_0_35730522[3].ioButtonCondTest1_idx_0_35730522/ioLed_OBUF[19]_inst_i_26/O
                         net (fo=1, routed)           0.433     7.166    forLoop_idx_0_35730522[3].ioButtonCondTest1_idx_0_35730522/ioLed_OBUF[19]_inst_i_26_n_0
    SLICE_X55Y101        LUT5 (Prop_lut5_I4_O)        0.124     7.290 f  forLoop_idx_0_35730522[3].ioButtonCondTest1_idx_0_35730522/ioLed_OBUF[19]_inst_i_13/O
                         net (fo=1, routed)           0.406     7.696    forLoop_idx_0_35730522[3].ioButtonCondTest1_idx_0_35730522/ioLed_OBUF[19]_inst_i_13_n_0
    SLICE_X55Y99         LUT6 (Prop_lut6_I5_O)        0.124     7.820 f  forLoop_idx_0_35730522[3].ioButtonCondTest1_idx_0_35730522/ioLed_OBUF[19]_inst_i_3/O
                         net (fo=2, routed)           1.160     8.980    forLoop_idx_0_35730522[3].ioButtonCondTest1_idx_0_35730522/ioLed_OBUF[19]_inst_i_3_n_0
    SLICE_X55Y95         LUT5 (Prop_lut5_I1_O)        0.152     9.132 r  forLoop_idx_0_35730522[3].ioButtonCondTest1_idx_0_35730522/ioLed_OBUF[19]_inst_i_1/O
                         net (fo=2, routed)           3.211    12.343    ioLed_OBUF[11]
    H1                   OBUF (Prop_obuf_I_O)         3.724    16.068 r  ioLed_OBUF[19]_inst/O
                         net (fo=0)                   0.000    16.068    ioLed[19]
    H1                                                                r  ioLed[19] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 forLoop_idx_0_35730522[0].ioButtonCondTest1_idx_0_35730522/D_ctr_q_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ioLed[16]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.728ns  (logic 4.477ns (41.729%)  route 6.251ns (58.271%))
  Logic Levels:           5  (LUT5=2 LUT6=2 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=634, routed)         1.613     5.197    forLoop_idx_0_35730522[0].ioButtonCondTest1_idx_0_35730522/clk_IBUF_BUFG
    SLICE_X63Y70         FDRE                                         r  forLoop_idx_0_35730522[0].ioButtonCondTest1_idx_0_35730522/D_ctr_q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y70         FDRE (Prop_fdre_C_Q)         0.456     5.653 r  forLoop_idx_0_35730522[0].ioButtonCondTest1_idx_0_35730522/D_ctr_q_reg[1]/Q
                         net (fo=2, routed)           0.823     6.476    forLoop_idx_0_35730522[0].ioButtonCondTest1_idx_0_35730522/D_ctr_q_reg[1]
    SLICE_X62Y70         LUT6 (Prop_lut6_I0_O)        0.124     6.600 f  forLoop_idx_0_35730522[0].ioButtonCondTest1_idx_0_35730522/ioLed_OBUF[16]_inst_i_20/O
                         net (fo=1, routed)           0.417     7.018    forLoop_idx_0_35730522[0].ioButtonCondTest1_idx_0_35730522/ioLed_OBUF[16]_inst_i_20_n_0
    SLICE_X62Y72         LUT6 (Prop_lut6_I0_O)        0.124     7.142 f  forLoop_idx_0_35730522[0].ioButtonCondTest1_idx_0_35730522/ioLed_OBUF[16]_inst_i_7/O
                         net (fo=1, routed)           1.206     8.347    forLoop_idx_0_35730522[0].ioButtonCondTest1_idx_0_35730522/ioLed_OBUF[16]_inst_i_7_n_0
    SLICE_X62Y78         LUT5 (Prop_lut5_I0_O)        0.124     8.471 f  forLoop_idx_0_35730522[0].ioButtonCondTest1_idx_0_35730522/ioLed_OBUF[16]_inst_i_2/O
                         net (fo=2, routed)           1.303     9.774    forLoop_idx_0_35730522[0].ioButtonCondTest1_idx_0_35730522/ioLed_OBUF[16]_inst_i_2_n_0
    SLICE_X62Y87         LUT5 (Prop_lut5_I0_O)        0.124     9.898 r  forLoop_idx_0_35730522[0].ioButtonCondTest1_idx_0_35730522/ioLed_OBUF[16]_inst_i_1/O
                         net (fo=2, routed)           2.503    12.400    ioLed_OBUF[8]
    G2                   OBUF (Prop_obuf_I_O)         3.525    15.925 r  ioLed_OBUF[16]_inst/O
                         net (fo=0)                   0.000    15.925    ioLed[16]
    G2                                                                r  ioLed[16] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 forLoop_idx_0_35730522[1].ioButtonCondTest1_idx_0_35730522/D_ctr_q_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ioLed[17]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.593ns  (logic 4.674ns (44.119%)  route 5.920ns (55.881%))
  Logic Levels:           5  (LUT5=2 LUT6=2 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=634, routed)         1.613     5.197    forLoop_idx_0_35730522[1].ioButtonCondTest1_idx_0_35730522/clk_IBUF_BUFG
    SLICE_X65Y70         FDRE                                         r  forLoop_idx_0_35730522[1].ioButtonCondTest1_idx_0_35730522/D_ctr_q_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y70         FDRE (Prop_fdre_C_Q)         0.456     5.653 r  forLoop_idx_0_35730522[1].ioButtonCondTest1_idx_0_35730522/D_ctr_q_reg[2]/Q
                         net (fo=2, routed)           0.812     6.465    forLoop_idx_0_35730522[1].ioButtonCondTest1_idx_0_35730522/D_ctr_q_reg[2]
    SLICE_X62Y70         LUT6 (Prop_lut6_I4_O)        0.124     6.589 f  forLoop_idx_0_35730522[1].ioButtonCondTest1_idx_0_35730522/ioLed_OBUF[17]_inst_i_20/O
                         net (fo=1, routed)           0.801     7.390    forLoop_idx_0_35730522[1].ioButtonCondTest1_idx_0_35730522/ioLed_OBUF[17]_inst_i_20_n_0
    SLICE_X62Y72         LUT6 (Prop_lut6_I0_O)        0.124     7.514 f  forLoop_idx_0_35730522[1].ioButtonCondTest1_idx_0_35730522/ioLed_OBUF[17]_inst_i_7/O
                         net (fo=1, routed)           1.175     8.689    forLoop_idx_0_35730522[1].ioButtonCondTest1_idx_0_35730522/ioLed_OBUF[17]_inst_i_7_n_0
    SLICE_X64Y78         LUT5 (Prop_lut5_I0_O)        0.124     8.813 f  forLoop_idx_0_35730522[1].ioButtonCondTest1_idx_0_35730522/ioLed_OBUF[17]_inst_i_2/O
                         net (fo=2, routed)           0.613     9.427    forLoop_idx_0_35730522[1].ioButtonCondTest1_idx_0_35730522/ioLed_OBUF[17]_inst_i_2_n_0
    SLICE_X64Y86         LUT5 (Prop_lut5_I0_O)        0.116     9.543 r  forLoop_idx_0_35730522[1].ioButtonCondTest1_idx_0_35730522/ioLed_OBUF[17]_inst_i_1/O
                         net (fo=2, routed)           2.518    12.061    ioLed_OBUF[9]
    G1                   OBUF (Prop_obuf_I_O)         3.730    15.790 r  ioLed_OBUF[17]_inst/O
                         net (fo=0)                   0.000    15.790    ioLed[17]
    G1                                                                r  ioLed[17] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 forLoop_idx_0_35730522[0].ioButtonCondTest1_idx_0_35730522/D_ctr_q_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ioLed[8]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.559ns  (logic 4.499ns (42.614%)  route 6.059ns (57.386%))
  Logic Levels:           5  (LUT5=2 LUT6=2 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=634, routed)         1.613     5.197    forLoop_idx_0_35730522[0].ioButtonCondTest1_idx_0_35730522/clk_IBUF_BUFG
    SLICE_X63Y70         FDRE                                         r  forLoop_idx_0_35730522[0].ioButtonCondTest1_idx_0_35730522/D_ctr_q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y70         FDRE (Prop_fdre_C_Q)         0.456     5.653 r  forLoop_idx_0_35730522[0].ioButtonCondTest1_idx_0_35730522/D_ctr_q_reg[1]/Q
                         net (fo=2, routed)           0.823     6.476    forLoop_idx_0_35730522[0].ioButtonCondTest1_idx_0_35730522/D_ctr_q_reg[1]
    SLICE_X62Y70         LUT6 (Prop_lut6_I0_O)        0.124     6.600 f  forLoop_idx_0_35730522[0].ioButtonCondTest1_idx_0_35730522/ioLed_OBUF[16]_inst_i_20/O
                         net (fo=1, routed)           0.417     7.018    forLoop_idx_0_35730522[0].ioButtonCondTest1_idx_0_35730522/ioLed_OBUF[16]_inst_i_20_n_0
    SLICE_X62Y72         LUT6 (Prop_lut6_I0_O)        0.124     7.142 f  forLoop_idx_0_35730522[0].ioButtonCondTest1_idx_0_35730522/ioLed_OBUF[16]_inst_i_7/O
                         net (fo=1, routed)           1.206     8.347    forLoop_idx_0_35730522[0].ioButtonCondTest1_idx_0_35730522/ioLed_OBUF[16]_inst_i_7_n_0
    SLICE_X62Y78         LUT5 (Prop_lut5_I0_O)        0.124     8.471 f  forLoop_idx_0_35730522[0].ioButtonCondTest1_idx_0_35730522/ioLed_OBUF[16]_inst_i_2/O
                         net (fo=2, routed)           1.303     9.774    forLoop_idx_0_35730522[0].ioButtonCondTest1_idx_0_35730522/ioLed_OBUF[16]_inst_i_2_n_0
    SLICE_X62Y87         LUT5 (Prop_lut5_I0_O)        0.124     9.898 r  forLoop_idx_0_35730522[0].ioButtonCondTest1_idx_0_35730522/ioLed_OBUF[16]_inst_i_1/O
                         net (fo=2, routed)           2.310    12.208    ioLed_OBUF[8]
    F2                   OBUF (Prop_obuf_I_O)         3.547    15.756 r  ioLed_OBUF[8]_inst/O
                         net (fo=0)                   0.000    15.756    ioLed[8]
    F2                                                                r  ioLed[8] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 forLoop_idx_0_35730522[1].ioButtonCondTest1_idx_0_35730522/D_ctr_q_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ioLed[9]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.426ns  (logic 4.697ns (45.053%)  route 5.729ns (54.947%))
  Logic Levels:           5  (LUT5=2 LUT6=2 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=634, routed)         1.613     5.197    forLoop_idx_0_35730522[1].ioButtonCondTest1_idx_0_35730522/clk_IBUF_BUFG
    SLICE_X65Y70         FDRE                                         r  forLoop_idx_0_35730522[1].ioButtonCondTest1_idx_0_35730522/D_ctr_q_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y70         FDRE (Prop_fdre_C_Q)         0.456     5.653 r  forLoop_idx_0_35730522[1].ioButtonCondTest1_idx_0_35730522/D_ctr_q_reg[2]/Q
                         net (fo=2, routed)           0.812     6.465    forLoop_idx_0_35730522[1].ioButtonCondTest1_idx_0_35730522/D_ctr_q_reg[2]
    SLICE_X62Y70         LUT6 (Prop_lut6_I4_O)        0.124     6.589 f  forLoop_idx_0_35730522[1].ioButtonCondTest1_idx_0_35730522/ioLed_OBUF[17]_inst_i_20/O
                         net (fo=1, routed)           0.801     7.390    forLoop_idx_0_35730522[1].ioButtonCondTest1_idx_0_35730522/ioLed_OBUF[17]_inst_i_20_n_0
    SLICE_X62Y72         LUT6 (Prop_lut6_I0_O)        0.124     7.514 f  forLoop_idx_0_35730522[1].ioButtonCondTest1_idx_0_35730522/ioLed_OBUF[17]_inst_i_7/O
                         net (fo=1, routed)           1.175     8.689    forLoop_idx_0_35730522[1].ioButtonCondTest1_idx_0_35730522/ioLed_OBUF[17]_inst_i_7_n_0
    SLICE_X64Y78         LUT5 (Prop_lut5_I0_O)        0.124     8.813 f  forLoop_idx_0_35730522[1].ioButtonCondTest1_idx_0_35730522/ioLed_OBUF[17]_inst_i_2/O
                         net (fo=2, routed)           0.613     9.427    forLoop_idx_0_35730522[1].ioButtonCondTest1_idx_0_35730522/ioLed_OBUF[17]_inst_i_2_n_0
    SLICE_X64Y86         LUT5 (Prop_lut5_I0_O)        0.116     9.543 r  forLoop_idx_0_35730522[1].ioButtonCondTest1_idx_0_35730522/ioLed_OBUF[17]_inst_i_1/O
                         net (fo=2, routed)           2.327    11.870    ioLed_OBUF[9]
    E1                   OBUF (Prop_obuf_I_O)         3.753    15.623 r  ioLed_OBUF[9]_inst/O
                         net (fo=0)                   0.000    15.623    ioLed[9]
    E1                                                                r  ioLed[9] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 forLoop_idx_0_35730522[2].ioButtonCondTest1_idx_0_35730522/D_ctr_q_reg[107]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ioLed[10]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.942ns  (logic 4.794ns (48.218%)  route 5.148ns (51.782%))
  Logic Levels:           5  (LUT4=1 LUT5=2 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=634, routed)         1.739     5.323    forLoop_idx_0_35730522[2].ioButtonCondTest1_idx_0_35730522/clk_IBUF_BUFG
    SLICE_X56Y104        FDRE                                         r  forLoop_idx_0_35730522[2].ioButtonCondTest1_idx_0_35730522/D_ctr_q_reg[107]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y104        FDRE (Prop_fdre_C_Q)         0.518     5.841 r  forLoop_idx_0_35730522[2].ioButtonCondTest1_idx_0_35730522/D_ctr_q_reg[107]/Q
                         net (fo=2, routed)           0.827     6.669    forLoop_idx_0_35730522[2].ioButtonCondTest1_idx_0_35730522/D_ctr_q_reg[107]
    SLICE_X55Y104        LUT4 (Prop_lut4_I0_O)        0.124     6.793 f  forLoop_idx_0_35730522[2].ioButtonCondTest1_idx_0_35730522/ioLed_OBUF[18]_inst_i_27/O
                         net (fo=1, routed)           0.433     7.226    forLoop_idx_0_35730522[2].ioButtonCondTest1_idx_0_35730522/ioLed_OBUF[18]_inst_i_27_n_0
    SLICE_X55Y104        LUT5 (Prop_lut5_I4_O)        0.124     7.350 f  forLoop_idx_0_35730522[2].ioButtonCondTest1_idx_0_35730522/ioLed_OBUF[18]_inst_i_15/O
                         net (fo=1, routed)           0.405     7.754    forLoop_idx_0_35730522[2].ioButtonCondTest1_idx_0_35730522/ioLed_OBUF[18]_inst_i_15_n_0
    SLICE_X55Y102        LUT6 (Prop_lut6_I5_O)        0.124     7.878 f  forLoop_idx_0_35730522[2].ioButtonCondTest1_idx_0_35730522/ioLed_OBUF[18]_inst_i_4/O
                         net (fo=2, routed)           1.144     9.022    forLoop_idx_0_35730522[2].ioButtonCondTest1_idx_0_35730522/ioLed_OBUF[18]_inst_i_4_n_0
    SLICE_X55Y94         LUT5 (Prop_lut5_I2_O)        0.152     9.174 r  forLoop_idx_0_35730522[2].ioButtonCondTest1_idx_0_35730522/ioLed_OBUF[18]_inst_i_1/O
                         net (fo=2, routed)           2.339    11.514    ioLed_OBUF[10]
    B2                   OBUF (Prop_obuf_I_O)         3.752    15.265 r  ioLed_OBUF[10]_inst/O
                         net (fo=0)                   0.000    15.265    ioLed[10]
    B2                                                                r  ioLed[10] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 forLoop_idx_0_35730522[3].ioButtonCondTest1_idx_0_35730522/D_ctr_q_reg[91]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ioLed[11]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.934ns  (logic 4.741ns (47.723%)  route 5.193ns (52.277%))
  Logic Levels:           5  (LUT4=1 LUT5=2 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=634, routed)         1.740     5.324    forLoop_idx_0_35730522[3].ioButtonCondTest1_idx_0_35730522/clk_IBUF_BUFG
    SLICE_X57Y101        FDRE                                         r  forLoop_idx_0_35730522[3].ioButtonCondTest1_idx_0_35730522/D_ctr_q_reg[91]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y101        FDRE (Prop_fdre_C_Q)         0.456     5.780 r  forLoop_idx_0_35730522[3].ioButtonCondTest1_idx_0_35730522/D_ctr_q_reg[91]/Q
                         net (fo=2, routed)           0.829     6.609    forLoop_idx_0_35730522[3].ioButtonCondTest1_idx_0_35730522/D_ctr_q_reg[91]
    SLICE_X55Y101        LUT4 (Prop_lut4_I0_O)        0.124     6.733 f  forLoop_idx_0_35730522[3].ioButtonCondTest1_idx_0_35730522/ioLed_OBUF[19]_inst_i_26/O
                         net (fo=1, routed)           0.433     7.166    forLoop_idx_0_35730522[3].ioButtonCondTest1_idx_0_35730522/ioLed_OBUF[19]_inst_i_26_n_0
    SLICE_X55Y101        LUT5 (Prop_lut5_I4_O)        0.124     7.290 f  forLoop_idx_0_35730522[3].ioButtonCondTest1_idx_0_35730522/ioLed_OBUF[19]_inst_i_13/O
                         net (fo=1, routed)           0.406     7.696    forLoop_idx_0_35730522[3].ioButtonCondTest1_idx_0_35730522/ioLed_OBUF[19]_inst_i_13_n_0
    SLICE_X55Y99         LUT6 (Prop_lut6_I5_O)        0.124     7.820 f  forLoop_idx_0_35730522[3].ioButtonCondTest1_idx_0_35730522/ioLed_OBUF[19]_inst_i_3/O
                         net (fo=2, routed)           1.160     8.980    forLoop_idx_0_35730522[3].ioButtonCondTest1_idx_0_35730522/ioLed_OBUF[19]_inst_i_3_n_0
    SLICE_X55Y95         LUT5 (Prop_lut5_I1_O)        0.152     9.132 r  forLoop_idx_0_35730522[3].ioButtonCondTest1_idx_0_35730522/ioLed_OBUF[19]_inst_i_1/O
                         net (fo=2, routed)           2.365    11.497    ioLed_OBUF[11]
    A2                   OBUF (Prop_obuf_I_O)         3.761    15.258 r  ioLed_OBUF[11]_inst/O
                         net (fo=0)                   0.000    15.258    ioLed[11]
    A2                                                                r  ioLed[11] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 forLoop_idx_0_35730522[4].ioButtonCondTest1_idx_0_35730522/D_ctr_q_reg[59]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ioLed[12]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.988ns  (logic 4.558ns (45.635%)  route 5.430ns (54.365%))
  Logic Levels:           5  (LUT4=1 LUT5=2 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=634, routed)         1.624     5.208    forLoop_idx_0_35730522[4].ioButtonCondTest1_idx_0_35730522/clk_IBUF_BUFG
    SLICE_X64Y59         FDRE                                         r  forLoop_idx_0_35730522[4].ioButtonCondTest1_idx_0_35730522/D_ctr_q_reg[59]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y59         FDRE (Prop_fdre_C_Q)         0.518     5.726 r  forLoop_idx_0_35730522[4].ioButtonCondTest1_idx_0_35730522/D_ctr_q_reg[59]/Q
                         net (fo=2, routed)           1.137     6.863    forLoop_idx_0_35730522[4].ioButtonCondTest1_idx_0_35730522/D_ctr_q_reg[59]
    SLICE_X65Y59         LUT4 (Prop_lut4_I0_O)        0.124     6.987 f  forLoop_idx_0_35730522[4].ioButtonCondTest1_idx_0_35730522/ioLed_OBUF[20]_inst_i_28/O
                         net (fo=1, routed)           0.433     7.420    forLoop_idx_0_35730522[4].ioButtonCondTest1_idx_0_35730522/ioLed_OBUF[20]_inst_i_28_n_0
    SLICE_X65Y59         LUT5 (Prop_lut5_I4_O)        0.124     7.544 f  forLoop_idx_0_35730522[4].ioButtonCondTest1_idx_0_35730522/ioLed_OBUF[20]_inst_i_17/O
                         net (fo=1, routed)           0.405     7.949    forLoop_idx_0_35730522[4].ioButtonCondTest1_idx_0_35730522/ioLed_OBUF[20]_inst_i_17_n_0
    SLICE_X65Y57         LUT6 (Prop_lut6_I5_O)        0.124     8.073 f  forLoop_idx_0_35730522[4].ioButtonCondTest1_idx_0_35730522/ioLed_OBUF[20]_inst_i_5/O
                         net (fo=2, routed)           1.140     9.212    forLoop_idx_0_35730522[4].ioButtonCondTest1_idx_0_35730522/ioLed_OBUF[20]_inst_i_5_n_0
    SLICE_X65Y61         LUT5 (Prop_lut5_I3_O)        0.124     9.336 r  forLoop_idx_0_35730522[4].ioButtonCondTest1_idx_0_35730522/ioLed_OBUF[20]_inst_i_1/O
                         net (fo=2, routed)           2.316    11.652    ioLed_OBUF[12]
    E2                   OBUF (Prop_obuf_I_O)         3.544    15.196 r  ioLed_OBUF[12]_inst/O
                         net (fo=0)                   0.000    15.196    ioLed[12]
    E2                                                                r  ioLed[12] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 forLoop_idx_0_35730522[4].ioButtonCondTest1_idx_0_35730522/D_ctr_q_reg[59]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ioLed[20]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.525ns  (logic 4.548ns (47.742%)  route 4.978ns (52.258%))
  Logic Levels:           5  (LUT4=1 LUT5=2 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=634, routed)         1.624     5.208    forLoop_idx_0_35730522[4].ioButtonCondTest1_idx_0_35730522/clk_IBUF_BUFG
    SLICE_X64Y59         FDRE                                         r  forLoop_idx_0_35730522[4].ioButtonCondTest1_idx_0_35730522/D_ctr_q_reg[59]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y59         FDRE (Prop_fdre_C_Q)         0.518     5.726 r  forLoop_idx_0_35730522[4].ioButtonCondTest1_idx_0_35730522/D_ctr_q_reg[59]/Q
                         net (fo=2, routed)           1.137     6.863    forLoop_idx_0_35730522[4].ioButtonCondTest1_idx_0_35730522/D_ctr_q_reg[59]
    SLICE_X65Y59         LUT4 (Prop_lut4_I0_O)        0.124     6.987 f  forLoop_idx_0_35730522[4].ioButtonCondTest1_idx_0_35730522/ioLed_OBUF[20]_inst_i_28/O
                         net (fo=1, routed)           0.433     7.420    forLoop_idx_0_35730522[4].ioButtonCondTest1_idx_0_35730522/ioLed_OBUF[20]_inst_i_28_n_0
    SLICE_X65Y59         LUT5 (Prop_lut5_I4_O)        0.124     7.544 f  forLoop_idx_0_35730522[4].ioButtonCondTest1_idx_0_35730522/ioLed_OBUF[20]_inst_i_17/O
                         net (fo=1, routed)           0.405     7.949    forLoop_idx_0_35730522[4].ioButtonCondTest1_idx_0_35730522/ioLed_OBUF[20]_inst_i_17_n_0
    SLICE_X65Y57         LUT6 (Prop_lut6_I5_O)        0.124     8.073 f  forLoop_idx_0_35730522[4].ioButtonCondTest1_idx_0_35730522/ioLed_OBUF[20]_inst_i_5/O
                         net (fo=2, routed)           1.140     9.212    forLoop_idx_0_35730522[4].ioButtonCondTest1_idx_0_35730522/ioLed_OBUF[20]_inst_i_5_n_0
    SLICE_X65Y61         LUT5 (Prop_lut5_I3_O)        0.124     9.336 r  forLoop_idx_0_35730522[4].ioButtonCondTest1_idx_0_35730522/ioLed_OBUF[20]_inst_i_1/O
                         net (fo=2, routed)           1.863    11.200    ioLed_OBUF[12]
    K1                   OBUF (Prop_obuf_I_O)         3.534    14.733 r  ioLed_OBUF[20]_inst/O
                         net (fo=0)                   0.000    14.733    ioLed[20]
    K1                                                                r  ioLed[20] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 resetCond/D_stage_q_reg[3]/C
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led[7]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.761ns  (logic 1.394ns (79.156%)  route 0.367ns (20.844%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=634, routed)         0.586     1.530    resetCond/clk_IBUF_BUFG
    SLICE_X0Y29          FDSE                                         r  resetCond/D_stage_q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y29          FDSE (Prop_fdse_C_Q)         0.141     1.671 r  resetCond/D_stage_q_reg[3]/Q
                         net (fo=1, routed)           0.367     2.038    led_OBUF[7]
    N16                  OBUF (Prop_obuf_I_O)         1.253     3.291 r  led_OBUF[7]_inst/O
                         net (fo=0)                   0.000     3.291    led[7]
    N16                                                               r  led[7] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 buttonCond3/D_ctr_q_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ioLed[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.858ns  (logic 1.436ns (77.311%)  route 0.421ns (22.689%))
  Logic Levels:           2  (LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=634, routed)         0.592     1.536    buttonCond3/clk_IBUF_BUFG
    SLICE_X58Y94         FDRE                                         r  buttonCond3/D_ctr_q_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y94         FDRE (Prop_fdre_C_Q)         0.141     1.677 r  buttonCond3/D_ctr_q_reg[8]/Q
                         net (fo=3, routed)           0.099     1.776    buttonCond3/D_ctr_q_reg[8]
    SLICE_X59Y94         LUT6 (Prop_lut6_I5_O)        0.045     1.821 r  buttonCond3/ioLed_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           0.323     2.143    ioLed_OBUF[3]
    A4                   OBUF (Prop_obuf_I_O)         1.250     3.393 r  ioLed_OBUF[3]_inst/O
                         net (fo=0)                   0.000     3.393    ioLed[3]
    A4                                                                r  ioLed[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 buttonCond2/D_ctr_q_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ioLed[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.983ns  (logic 1.460ns (73.641%)  route 0.523ns (26.359%))
  Logic Levels:           2  (LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=634, routed)         0.591     1.535    buttonCond2/clk_IBUF_BUFG
    SLICE_X60Y92         FDRE                                         r  buttonCond2/D_ctr_q_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y92         FDRE (Prop_fdre_C_Q)         0.164     1.699 r  buttonCond2/D_ctr_q_reg[8]/Q
                         net (fo=3, routed)           0.165     1.864    buttonCond2/D_ctr_q_reg[8]
    SLICE_X61Y90         LUT6 (Prop_lut6_I5_O)        0.045     1.909 r  buttonCond2/ioLed_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           0.358     2.267    ioLed_OBUF[2]
    A5                   OBUF (Prop_obuf_I_O)         1.251     3.518 r  ioLed_OBUF[2]_inst/O
                         net (fo=0)                   0.000     3.518    ioLed[2]
    A5                                                                r  ioLed[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 buttonCond0/D_ctr_q_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ioLed[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.984ns  (logic 1.432ns (72.183%)  route 0.552ns (27.817%))
  Logic Levels:           2  (LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=634, routed)         0.590     1.534    buttonCond0/clk_IBUF_BUFG
    SLICE_X58Y88         FDRE                                         r  buttonCond0/D_ctr_q_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y88         FDRE (Prop_fdre_C_Q)         0.141     1.675 r  buttonCond0/D_ctr_q_reg[6]/Q
                         net (fo=3, routed)           0.076     1.751    buttonCond0/D_ctr_q_reg[6]
    SLICE_X59Y88         LUT6 (Prop_lut6_I3_O)        0.045     1.796 r  buttonCond0/ioLed_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           0.476     2.272    ioLed_OBUF[0]
    B6                   OBUF (Prop_obuf_I_O)         1.246     3.518 r  ioLed_OBUF[0]_inst/O
                         net (fo=0)                   0.000     3.518    ioLed[0]
    B6                                                                r  ioLed[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 buttonCond1/D_ctr_q_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ioLed[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.130ns  (logic 1.432ns (67.265%)  route 0.697ns (32.735%))
  Logic Levels:           2  (LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=634, routed)         0.589     1.533    buttonCond1/clk_IBUF_BUFG
    SLICE_X62Y85         FDRE                                         r  buttonCond1/D_ctr_q_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y85         FDRE (Prop_fdre_C_Q)         0.141     1.674 r  buttonCond1/D_ctr_q_reg[8]/Q
                         net (fo=3, routed)           0.210     1.884    buttonCond1/D_ctr_q_reg[8]
    SLICE_X64Y85         LUT6 (Prop_lut6_I5_O)        0.045     1.929 r  buttonCond1/ioLed_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           0.487     2.416    ioLed_OBUF[1]
    B5                   OBUF (Prop_obuf_I_O)         1.246     3.662 r  ioLed_OBUF[1]_inst/O
                         net (fo=0)                   0.000     3.662    ioLed[1]
    B5                                                                r  ioLed[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 forLoop_idx_0_35730522[4].ioButtonCondTest1_idx_0_35730522/D_ctr_q_reg[62]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ioLed[20]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.242ns  (logic 1.489ns (66.397%)  route 0.753ns (33.603%))
  Logic Levels:           3  (LUT5=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=634, routed)         0.591     1.535    forLoop_idx_0_35730522[4].ioButtonCondTest1_idx_0_35730522/clk_IBUF_BUFG
    SLICE_X64Y60         FDRE                                         r  forLoop_idx_0_35730522[4].ioButtonCondTest1_idx_0_35730522/D_ctr_q_reg[62]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y60         FDRE (Prop_fdre_C_Q)         0.164     1.699 r  forLoop_idx_0_35730522[4].ioButtonCondTest1_idx_0_35730522/D_ctr_q_reg[62]/Q
                         net (fo=2, routed)           0.200     1.899    forLoop_idx_0_35730522[4].ioButtonCondTest1_idx_0_35730522/D_ctr_q_reg[62]
    SLICE_X65Y61         LUT6 (Prop_lut6_I2_O)        0.045     1.944 f  forLoop_idx_0_35730522[4].ioButtonCondTest1_idx_0_35730522/ioLed_OBUF[20]_inst_i_6/O
                         net (fo=2, routed)           0.135     2.079    forLoop_idx_0_35730522[4].ioButtonCondTest1_idx_0_35730522/ioLed_OBUF[20]_inst_i_6_n_0
    SLICE_X65Y61         LUT5 (Prop_lut5_I4_O)        0.045     2.124 r  forLoop_idx_0_35730522[4].ioButtonCondTest1_idx_0_35730522/ioLed_OBUF[20]_inst_i_1/O
                         net (fo=2, routed)           0.418     2.542    ioLed_OBUF[12]
    K1                   OBUF (Prop_obuf_I_O)         1.235     3.777 r  ioLed_OBUF[20]_inst/O
                         net (fo=0)                   0.000     3.777    ioLed[20]
    K1                                                                r  ioLed[20] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 buttonCond4/D_ctr_q_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ioLed[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.317ns  (logic 1.437ns (62.012%)  route 0.880ns (37.988%))
  Logic Levels:           2  (LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=634, routed)         0.592     1.536    buttonCond4/clk_IBUF_BUFG
    SLICE_X62Y59         FDRE                                         r  buttonCond4/D_ctr_q_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y59         FDRE (Prop_fdre_C_Q)         0.141     1.677 r  buttonCond4/D_ctr_q_reg[6]/Q
                         net (fo=3, routed)           0.076     1.753    buttonCond4/D_ctr_q_reg[6]
    SLICE_X63Y59         LUT6 (Prop_lut6_I3_O)        0.045     1.798 r  buttonCond4/ioLed_OBUF[4]_inst_i_1/O
                         net (fo=1, routed)           0.804     2.602    ioLed_OBUF[4]
    B4                   OBUF (Prop_obuf_I_O)         1.251     3.853 r  ioLed_OBUF[4]_inst/O
                         net (fo=0)                   0.000     3.853    ioLed[4]
    B4                                                                r  ioLed[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 forLoop_idx_0_35730522[0].ioButtonCondTest1_idx_0_35730522/D_ctr_q_reg[96]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ioLed[8]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.433ns  (logic 1.479ns (60.792%)  route 0.954ns (39.208%))
  Logic Levels:           3  (LUT5=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=634, routed)         0.593     1.537    forLoop_idx_0_35730522[0].ioButtonCondTest1_idx_0_35730522/clk_IBUF_BUFG
    SLICE_X63Y94         FDRE                                         r  forLoop_idx_0_35730522[0].ioButtonCondTest1_idx_0_35730522/D_ctr_q_reg[96]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y94         FDRE (Prop_fdre_C_Q)         0.141     1.678 r  forLoop_idx_0_35730522[0].ioButtonCondTest1_idx_0_35730522/D_ctr_q_reg[96]/Q
                         net (fo=2, routed)           0.109     1.787    forLoop_idx_0_35730522[0].ioButtonCondTest1_idx_0_35730522/D_ctr_q_reg[96]
    SLICE_X62Y94         LUT6 (Prop_lut6_I4_O)        0.045     1.832 f  forLoop_idx_0_35730522[0].ioButtonCondTest1_idx_0_35730522/ioLed_OBUF[16]_inst_i_4/O
                         net (fo=2, routed)           0.236     2.067    forLoop_idx_0_35730522[0].ioButtonCondTest1_idx_0_35730522/ioLed_OBUF[16]_inst_i_4_n_0
    SLICE_X62Y87         LUT5 (Prop_lut5_I2_O)        0.045     2.112 r  forLoop_idx_0_35730522[0].ioButtonCondTest1_idx_0_35730522/ioLed_OBUF[16]_inst_i_1/O
                         net (fo=2, routed)           0.609     2.722    ioLed_OBUF[8]
    F2                   OBUF (Prop_obuf_I_O)         1.248     3.970 r  ioLed_OBUF[8]_inst/O
                         net (fo=0)                   0.000     3.970    ioLed[8]
    F2                                                                r  ioLed[8] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 forLoop_idx_0_35730522[4].ioButtonCondTest1_idx_0_35730522/D_ctr_q_reg[62]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ioLed[12]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.464ns  (logic 1.499ns (60.818%)  route 0.966ns (39.182%))
  Logic Levels:           3  (LUT5=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=634, routed)         0.591     1.535    forLoop_idx_0_35730522[4].ioButtonCondTest1_idx_0_35730522/clk_IBUF_BUFG
    SLICE_X64Y60         FDRE                                         r  forLoop_idx_0_35730522[4].ioButtonCondTest1_idx_0_35730522/D_ctr_q_reg[62]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y60         FDRE (Prop_fdre_C_Q)         0.164     1.699 r  forLoop_idx_0_35730522[4].ioButtonCondTest1_idx_0_35730522/D_ctr_q_reg[62]/Q
                         net (fo=2, routed)           0.200     1.899    forLoop_idx_0_35730522[4].ioButtonCondTest1_idx_0_35730522/D_ctr_q_reg[62]
    SLICE_X65Y61         LUT6 (Prop_lut6_I2_O)        0.045     1.944 f  forLoop_idx_0_35730522[4].ioButtonCondTest1_idx_0_35730522/ioLed_OBUF[20]_inst_i_6/O
                         net (fo=2, routed)           0.135     2.079    forLoop_idx_0_35730522[4].ioButtonCondTest1_idx_0_35730522/ioLed_OBUF[20]_inst_i_6_n_0
    SLICE_X65Y61         LUT5 (Prop_lut5_I4_O)        0.045     2.124 r  forLoop_idx_0_35730522[4].ioButtonCondTest1_idx_0_35730522/ioLed_OBUF[20]_inst_i_1/O
                         net (fo=2, routed)           0.631     2.754    ioLed_OBUF[12]
    E2                   OBUF (Prop_obuf_I_O)         1.245     3.999 r  ioLed_OBUF[12]_inst/O
                         net (fo=0)                   0.000     3.999    ioLed[12]
    E2                                                                r  ioLed[12] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 forLoop_idx_0_35730522[3].ioButtonCondTest1_idx_0_35730522/D_ctr_q_reg[65]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ioLed[11]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.502ns  (logic 1.553ns (62.074%)  route 0.949ns (37.926%))
  Logic Levels:           3  (LUT5=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=634, routed)         0.566     1.510    forLoop_idx_0_35730522[3].ioButtonCondTest1_idx_0_35730522/clk_IBUF_BUFG
    SLICE_X57Y95         FDRE                                         r  forLoop_idx_0_35730522[3].ioButtonCondTest1_idx_0_35730522/D_ctr_q_reg[65]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y95         FDRE (Prop_fdre_C_Q)         0.141     1.651 r  forLoop_idx_0_35730522[3].ioButtonCondTest1_idx_0_35730522/D_ctr_q_reg[65]/Q
                         net (fo=2, routed)           0.123     1.774    forLoop_idx_0_35730522[3].ioButtonCondTest1_idx_0_35730522/D_ctr_q_reg[65]
    SLICE_X55Y95         LUT6 (Prop_lut6_I3_O)        0.045     1.819 f  forLoop_idx_0_35730522[3].ioButtonCondTest1_idx_0_35730522/ioLed_OBUF[19]_inst_i_6/O
                         net (fo=2, routed)           0.135     1.954    forLoop_idx_0_35730522[3].ioButtonCondTest1_idx_0_35730522/ioLed_OBUF[19]_inst_i_6_n_0
    SLICE_X55Y95         LUT5 (Prop_lut5_I4_O)        0.046     2.000 r  forLoop_idx_0_35730522[3].ioButtonCondTest1_idx_0_35730522/ioLed_OBUF[19]_inst_i_1/O
                         net (fo=2, routed)           0.691     2.691    ioLed_OBUF[11]
    A2                   OBUF (Prop_obuf_I_O)         1.321     4.012 r  ioLed_OBUF[11]_inst/O
                         net (fo=0)                   0.000     4.012    ioLed[11]
    A2                                                                r  ioLed[11] (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  clk_0

Max Delay             9 Endpoints
Min Delay             9 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 ioButton[4]
                            (input port)
  Destination:            forLoop_idx_0_35730522[4].ioButtonCondTest1_idx_0_35730522/sync/D_pipe_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.990ns  (logic 1.529ns (30.644%)  route 3.461ns (69.356%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.914ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.914ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P11                                               0.000     0.000 r  ioButton[4] (IN)
                         net (fo=0)                   0.000     0.000    ioButton[4]
    P11                  IBUF (Prop_ibuf_I_O)         1.529     1.529 r  ioButton_IBUF[4]_inst/O
                         net (fo=1, routed)           3.461     4.990    forLoop_idx_0_35730522[4].ioButtonCondTest1_idx_0_35730522/sync/ioButton_IBUF[0]
    SLICE_X62Y51         FDRE                                         r  forLoop_idx_0_35730522[4].ioButtonCondTest1_idx_0_35730522/sync/D_pipe_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=634, routed)         1.510     4.914    forLoop_idx_0_35730522[4].ioButtonCondTest1_idx_0_35730522/sync/clk_IBUF_BUFG
    SLICE_X62Y51         FDRE                                         r  forLoop_idx_0_35730522[4].ioButtonCondTest1_idx_0_35730522/sync/D_pipe_q_reg[0]/C

Slack:                    inf
  Source:                 rstN
                            (input port)
  Destination:            resetCond/D_stage_q_reg[2]/S
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.432ns  (logic 1.634ns (36.869%)  route 2.798ns (63.131%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.913ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.913ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P6                                                0.000     0.000 f  rstN (IN)
                         net (fo=0)                   0.000     0.000    rstN
    P6                   IBUF (Prop_ibuf_I_O)         1.510     1.510 f  rstN_IBUF_inst/O
                         net (fo=1, routed)           2.023     3.533    resetCond/rstN_IBUF
    SLICE_X0Y25          LUT1 (Prop_lut1_I0_O)        0.124     3.657 r  resetCond/D_stage_q[3]_i_1/O
                         net (fo=4, routed)           0.774     4.432    resetCond/M_resetCond_in
    SLICE_X0Y29          FDSE                                         r  resetCond/D_stage_q_reg[2]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=634, routed)         1.508     4.913    resetCond/clk_IBUF_BUFG
    SLICE_X0Y29          FDSE                                         r  resetCond/D_stage_q_reg[2]/C

Slack:                    inf
  Source:                 rstN
                            (input port)
  Destination:            resetCond/D_stage_q_reg[3]/S
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.432ns  (logic 1.634ns (36.869%)  route 2.798ns (63.131%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.913ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.913ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P6                                                0.000     0.000 f  rstN (IN)
                         net (fo=0)                   0.000     0.000    rstN
    P6                   IBUF (Prop_ibuf_I_O)         1.510     1.510 f  rstN_IBUF_inst/O
                         net (fo=1, routed)           2.023     3.533    resetCond/rstN_IBUF
    SLICE_X0Y25          LUT1 (Prop_lut1_I0_O)        0.124     3.657 r  resetCond/D_stage_q[3]_i_1/O
                         net (fo=4, routed)           0.774     4.432    resetCond/M_resetCond_in
    SLICE_X0Y29          FDSE                                         r  resetCond/D_stage_q_reg[3]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=634, routed)         1.508     4.913    resetCond/clk_IBUF_BUFG
    SLICE_X0Y29          FDSE                                         r  resetCond/D_stage_q_reg[3]/C

Slack:                    inf
  Source:                 rstN
                            (input port)
  Destination:            resetCond/D_stage_q_reg[0]/S
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.427ns  (logic 1.634ns (36.905%)  route 2.793ns (63.095%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.913ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.913ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P6                                                0.000     0.000 f  rstN (IN)
                         net (fo=0)                   0.000     0.000    rstN
    P6                   IBUF (Prop_ibuf_I_O)         1.510     1.510 f  rstN_IBUF_inst/O
                         net (fo=1, routed)           2.023     3.533    resetCond/rstN_IBUF
    SLICE_X0Y25          LUT1 (Prop_lut1_I0_O)        0.124     3.657 r  resetCond/D_stage_q[3]_i_1/O
                         net (fo=4, routed)           0.770     4.427    resetCond/M_resetCond_in
    SLICE_X1Y29          FDSE                                         r  resetCond/D_stage_q_reg[0]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=634, routed)         1.508     4.913    resetCond/clk_IBUF_BUFG
    SLICE_X1Y29          FDSE                                         r  resetCond/D_stage_q_reg[0]/C

Slack:                    inf
  Source:                 rstN
                            (input port)
  Destination:            resetCond/D_stage_q_reg[1]/S
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.427ns  (logic 1.634ns (36.905%)  route 2.793ns (63.095%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.913ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.913ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P6                                                0.000     0.000 f  rstN (IN)
                         net (fo=0)                   0.000     0.000    rstN
    P6                   IBUF (Prop_ibuf_I_O)         1.510     1.510 f  rstN_IBUF_inst/O
                         net (fo=1, routed)           2.023     3.533    resetCond/rstN_IBUF
    SLICE_X0Y25          LUT1 (Prop_lut1_I0_O)        0.124     3.657 r  resetCond/D_stage_q[3]_i_1/O
                         net (fo=4, routed)           0.770     4.427    resetCond/M_resetCond_in
    SLICE_X1Y29          FDSE                                         r  resetCond/D_stage_q_reg[1]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=634, routed)         1.508     4.913    resetCond/clk_IBUF_BUFG
    SLICE_X1Y29          FDSE                                         r  resetCond/D_stage_q_reg[1]/C

Slack:                    inf
  Source:                 ioButton[3]
                            (input port)
  Destination:            forLoop_idx_0_35730522[3].ioButtonCondTest1_idx_0_35730522/sync/D_pipe_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.413ns  (logic 1.502ns (62.238%)  route 0.911ns (37.762%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.913ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.913ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    B7                                                0.000     0.000 r  ioButton[3] (IN)
                         net (fo=0)                   0.000     0.000    ioButton[3]
    B7                   IBUF (Prop_ibuf_I_O)         1.502     1.502 r  ioButton_IBUF[3]_inst/O
                         net (fo=1, routed)           0.911     2.413    forLoop_idx_0_35730522[3].ioButtonCondTest1_idx_0_35730522/sync/ioButton_IBUF[0]
    SLICE_X60Y98         FDRE                                         r  forLoop_idx_0_35730522[3].ioButtonCondTest1_idx_0_35730522/sync/D_pipe_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=634, routed)         1.509     4.913    forLoop_idx_0_35730522[3].ioButtonCondTest1_idx_0_35730522/sync/clk_IBUF_BUFG
    SLICE_X60Y98         FDRE                                         r  forLoop_idx_0_35730522[3].ioButtonCondTest1_idx_0_35730522/sync/D_pipe_q_reg[0]/C

Slack:                    inf
  Source:                 ioButton[2]
                            (input port)
  Destination:            forLoop_idx_0_35730522[2].ioButtonCondTest1_idx_0_35730522/sync/D_pipe_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.411ns  (logic 1.501ns (62.234%)  route 0.911ns (37.766%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.913ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.913ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A7                                                0.000     0.000 r  ioButton[2] (IN)
                         net (fo=0)                   0.000     0.000    ioButton[2]
    A7                   IBUF (Prop_ibuf_I_O)         1.501     1.501 r  ioButton_IBUF[2]_inst/O
                         net (fo=1, routed)           0.911     2.411    forLoop_idx_0_35730522[2].ioButtonCondTest1_idx_0_35730522/sync/ioButton_IBUF[0]
    SLICE_X62Y96         FDRE                                         r  forLoop_idx_0_35730522[2].ioButtonCondTest1_idx_0_35730522/sync/D_pipe_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=634, routed)         1.509     4.913    forLoop_idx_0_35730522[2].ioButtonCondTest1_idx_0_35730522/sync/clk_IBUF_BUFG
    SLICE_X62Y96         FDRE                                         r  forLoop_idx_0_35730522[2].ioButtonCondTest1_idx_0_35730522/sync/D_pipe_q_reg[0]/C

Slack:                    inf
  Source:                 ioButton[0]
                            (input port)
  Destination:            forLoop_idx_0_35730522[0].ioButtonCondTest1_idx_0_35730522/sync/D_pipe_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.250ns  (logic 1.492ns (66.321%)  route 0.758ns (33.679%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.911ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.911ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C6                                                0.000     0.000 r  ioButton[0] (IN)
                         net (fo=0)                   0.000     0.000    ioButton[0]
    C6                   IBUF (Prop_ibuf_I_O)         1.492     1.492 r  ioButton_IBUF[0]_inst/O
                         net (fo=1, routed)           0.758     2.250    forLoop_idx_0_35730522[0].ioButtonCondTest1_idx_0_35730522/sync/ioButton_IBUF[0]
    SLICE_X64Y89         FDRE                                         r  forLoop_idx_0_35730522[0].ioButtonCondTest1_idx_0_35730522/sync/D_pipe_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=634, routed)         1.507     4.911    forLoop_idx_0_35730522[0].ioButtonCondTest1_idx_0_35730522/sync/clk_IBUF_BUFG
    SLICE_X64Y89         FDRE                                         r  forLoop_idx_0_35730522[0].ioButtonCondTest1_idx_0_35730522/sync/D_pipe_q_reg[0]/C

Slack:                    inf
  Source:                 ioButton[1]
                            (input port)
  Destination:            forLoop_idx_0_35730522[1].ioButtonCondTest1_idx_0_35730522/sync/D_pipe_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.247ns  (logic 1.489ns (66.273%)  route 0.758ns (33.727%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.911ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.911ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C7                                                0.000     0.000 r  ioButton[1] (IN)
                         net (fo=0)                   0.000     0.000    ioButton[1]
    C7                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  ioButton_IBUF[1]_inst/O
                         net (fo=1, routed)           0.758     2.247    forLoop_idx_0_35730522[1].ioButtonCondTest1_idx_0_35730522/sync/ioButton_IBUF[0]
    SLICE_X64Y90         FDRE                                         r  forLoop_idx_0_35730522[1].ioButtonCondTest1_idx_0_35730522/sync/D_pipe_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=634, routed)         1.507     4.911    forLoop_idx_0_35730522[1].ioButtonCondTest1_idx_0_35730522/sync/clk_IBUF_BUFG
    SLICE_X64Y90         FDRE                                         r  forLoop_idx_0_35730522[1].ioButtonCondTest1_idx_0_35730522/sync/D_pipe_q_reg[0]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 ioButton[1]
                            (input port)
  Destination:            forLoop_idx_0_35730522[1].ioButtonCondTest1_idx_0_35730522/sync/D_pipe_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.552ns  (logic 0.257ns (46.464%)  route 0.296ns (53.536%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.052ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.052ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C7                                                0.000     0.000 r  ioButton[1] (IN)
                         net (fo=0)                   0.000     0.000    ioButton[1]
    C7                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  ioButton_IBUF[1]_inst/O
                         net (fo=1, routed)           0.296     0.552    forLoop_idx_0_35730522[1].ioButtonCondTest1_idx_0_35730522/sync/ioButton_IBUF[0]
    SLICE_X64Y90         FDRE                                         r  forLoop_idx_0_35730522[1].ioButtonCondTest1_idx_0_35730522/sync/D_pipe_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=634, routed)         0.862     2.052    forLoop_idx_0_35730522[1].ioButtonCondTest1_idx_0_35730522/sync/clk_IBUF_BUFG
    SLICE_X64Y90         FDRE                                         r  forLoop_idx_0_35730522[1].ioButtonCondTest1_idx_0_35730522/sync/D_pipe_q_reg[0]/C

Slack:                    inf
  Source:                 ioButton[0]
                            (input port)
  Destination:            forLoop_idx_0_35730522[0].ioButtonCondTest1_idx_0_35730522/sync/D_pipe_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.556ns  (logic 0.260ns (46.771%)  route 0.296ns (53.229%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.051ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.051ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C6                                                0.000     0.000 r  ioButton[0] (IN)
                         net (fo=0)                   0.000     0.000    ioButton[0]
    C6                   IBUF (Prop_ibuf_I_O)         0.260     0.260 r  ioButton_IBUF[0]_inst/O
                         net (fo=1, routed)           0.296     0.556    forLoop_idx_0_35730522[0].ioButtonCondTest1_idx_0_35730522/sync/ioButton_IBUF[0]
    SLICE_X64Y89         FDRE                                         r  forLoop_idx_0_35730522[0].ioButtonCondTest1_idx_0_35730522/sync/D_pipe_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=634, routed)         0.861     2.051    forLoop_idx_0_35730522[0].ioButtonCondTest1_idx_0_35730522/sync/clk_IBUF_BUFG
    SLICE_X64Y89         FDRE                                         r  forLoop_idx_0_35730522[0].ioButtonCondTest1_idx_0_35730522/sync/D_pipe_q_reg[0]/C

Slack:                    inf
  Source:                 ioButton[2]
                            (input port)
  Destination:            forLoop_idx_0_35730522[2].ioButtonCondTest1_idx_0_35730522/sync/D_pipe_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.613ns  (logic 0.268ns (43.777%)  route 0.345ns (56.223%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.053ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.053ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A7                                                0.000     0.000 r  ioButton[2] (IN)
                         net (fo=0)                   0.000     0.000    ioButton[2]
    A7                   IBUF (Prop_ibuf_I_O)         0.268     0.268 r  ioButton_IBUF[2]_inst/O
                         net (fo=1, routed)           0.345     0.613    forLoop_idx_0_35730522[2].ioButtonCondTest1_idx_0_35730522/sync/ioButton_IBUF[0]
    SLICE_X62Y96         FDRE                                         r  forLoop_idx_0_35730522[2].ioButtonCondTest1_idx_0_35730522/sync/D_pipe_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=634, routed)         0.863     2.053    forLoop_idx_0_35730522[2].ioButtonCondTest1_idx_0_35730522/sync/clk_IBUF_BUFG
    SLICE_X62Y96         FDRE                                         r  forLoop_idx_0_35730522[2].ioButtonCondTest1_idx_0_35730522/sync/D_pipe_q_reg[0]/C

Slack:                    inf
  Source:                 ioButton[3]
                            (input port)
  Destination:            forLoop_idx_0_35730522[3].ioButtonCondTest1_idx_0_35730522/sync/D_pipe_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.628ns  (logic 0.270ns (42.935%)  route 0.358ns (57.065%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.052ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.052ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    B7                                                0.000     0.000 r  ioButton[3] (IN)
                         net (fo=0)                   0.000     0.000    ioButton[3]
    B7                   IBUF (Prop_ibuf_I_O)         0.270     0.270 r  ioButton_IBUF[3]_inst/O
                         net (fo=1, routed)           0.358     0.628    forLoop_idx_0_35730522[3].ioButtonCondTest1_idx_0_35730522/sync/ioButton_IBUF[0]
    SLICE_X60Y98         FDRE                                         r  forLoop_idx_0_35730522[3].ioButtonCondTest1_idx_0_35730522/sync/D_pipe_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=634, routed)         0.863     2.052    forLoop_idx_0_35730522[3].ioButtonCondTest1_idx_0_35730522/sync/clk_IBUF_BUFG
    SLICE_X60Y98         FDRE                                         r  forLoop_idx_0_35730522[3].ioButtonCondTest1_idx_0_35730522/sync/D_pipe_q_reg[0]/C

Slack:                    inf
  Source:                 rstN
                            (input port)
  Destination:            resetCond/D_stage_q_reg[0]/S
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.435ns  (logic 0.322ns (22.472%)  route 1.112ns (77.528%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        2.045ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.045ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P6                                                0.000     0.000 f  rstN (IN)
                         net (fo=0)                   0.000     0.000    rstN
    P6                   IBUF (Prop_ibuf_I_O)         0.277     0.277 f  rstN_IBUF_inst/O
                         net (fo=1, routed)           0.822     1.100    resetCond/rstN_IBUF
    SLICE_X0Y25          LUT1 (Prop_lut1_I0_O)        0.045     1.145 r  resetCond/D_stage_q[3]_i_1/O
                         net (fo=4, routed)           0.290     1.435    resetCond/M_resetCond_in
    SLICE_X1Y29          FDSE                                         r  resetCond/D_stage_q_reg[0]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=634, routed)         0.855     2.045    resetCond/clk_IBUF_BUFG
    SLICE_X1Y29          FDSE                                         r  resetCond/D_stage_q_reg[0]/C

Slack:                    inf
  Source:                 rstN
                            (input port)
  Destination:            resetCond/D_stage_q_reg[1]/S
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.435ns  (logic 0.322ns (22.472%)  route 1.112ns (77.528%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        2.045ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.045ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P6                                                0.000     0.000 f  rstN (IN)
                         net (fo=0)                   0.000     0.000    rstN
    P6                   IBUF (Prop_ibuf_I_O)         0.277     0.277 f  rstN_IBUF_inst/O
                         net (fo=1, routed)           0.822     1.100    resetCond/rstN_IBUF
    SLICE_X0Y25          LUT1 (Prop_lut1_I0_O)        0.045     1.145 r  resetCond/D_stage_q[3]_i_1/O
                         net (fo=4, routed)           0.290     1.435    resetCond/M_resetCond_in
    SLICE_X1Y29          FDSE                                         r  resetCond/D_stage_q_reg[1]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=634, routed)         0.855     2.045    resetCond/clk_IBUF_BUFG
    SLICE_X1Y29          FDSE                                         r  resetCond/D_stage_q_reg[1]/C

Slack:                    inf
  Source:                 rstN
                            (input port)
  Destination:            resetCond/D_stage_q_reg[2]/S
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.439ns  (logic 0.322ns (22.404%)  route 1.117ns (77.596%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        2.045ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.045ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P6                                                0.000     0.000 f  rstN (IN)
                         net (fo=0)                   0.000     0.000    rstN
    P6                   IBUF (Prop_ibuf_I_O)         0.277     0.277 f  rstN_IBUF_inst/O
                         net (fo=1, routed)           0.822     1.100    resetCond/rstN_IBUF
    SLICE_X0Y25          LUT1 (Prop_lut1_I0_O)        0.045     1.145 r  resetCond/D_stage_q[3]_i_1/O
                         net (fo=4, routed)           0.294     1.439    resetCond/M_resetCond_in
    SLICE_X0Y29          FDSE                                         r  resetCond/D_stage_q_reg[2]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=634, routed)         0.855     2.045    resetCond/clk_IBUF_BUFG
    SLICE_X0Y29          FDSE                                         r  resetCond/D_stage_q_reg[2]/C

Slack:                    inf
  Source:                 rstN
                            (input port)
  Destination:            resetCond/D_stage_q_reg[3]/S
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.439ns  (logic 0.322ns (22.404%)  route 1.117ns (77.596%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        2.045ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.045ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P6                                                0.000     0.000 f  rstN (IN)
                         net (fo=0)                   0.000     0.000    rstN
    P6                   IBUF (Prop_ibuf_I_O)         0.277     0.277 f  rstN_IBUF_inst/O
                         net (fo=1, routed)           0.822     1.100    resetCond/rstN_IBUF
    SLICE_X0Y25          LUT1 (Prop_lut1_I0_O)        0.045     1.145 r  resetCond/D_stage_q[3]_i_1/O
                         net (fo=4, routed)           0.294     1.439    resetCond/M_resetCond_in
    SLICE_X0Y29          FDSE                                         r  resetCond/D_stage_q_reg[3]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=634, routed)         0.855     2.045    resetCond/clk_IBUF_BUFG
    SLICE_X0Y29          FDSE                                         r  resetCond/D_stage_q_reg[3]/C

Slack:                    inf
  Source:                 ioButton[4]
                            (input port)
  Destination:            forLoop_idx_0_35730522[4].ioButtonCondTest1_idx_0_35730522/sync/D_pipe_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.960ns  (logic 0.296ns (15.122%)  route 1.664ns (84.878%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.054ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.054ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P11                                               0.000     0.000 r  ioButton[4] (IN)
                         net (fo=0)                   0.000     0.000    ioButton[4]
    P11                  IBUF (Prop_ibuf_I_O)         0.296     0.296 r  ioButton_IBUF[4]_inst/O
                         net (fo=1, routed)           1.664     1.960    forLoop_idx_0_35730522[4].ioButtonCondTest1_idx_0_35730522/sync/ioButton_IBUF[0]
    SLICE_X62Y51         FDRE                                         r  forLoop_idx_0_35730522[4].ioButtonCondTest1_idx_0_35730522/sync/D_pipe_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=634, routed)         0.864     2.054    forLoop_idx_0_35730522[4].ioButtonCondTest1_idx_0_35730522/sync/clk_IBUF_BUFG
    SLICE_X62Y51         FDRE                                         r  forLoop_idx_0_35730522[4].ioButtonCondTest1_idx_0_35730522/sync/D_pipe_q_reg[0]/C





