$date
	Tue Sep  2 22:34:44 2025
$end
$version
	Icarus Verilog
$end
$timescale
	1ps
$end
$scope module tb_imm_gen $end
$var wire 32 ! imm_out [31:0] $end
$var reg 32 " instr [31:0] $end
$scope module uut $end
$var wire 32 # instr [31:0] $end
$var wire 7 $ opcode [6:0] $end
$var reg 32 % imm_out [31:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
b101 %
b10011 $
b10100000000000010010011 #
b10100000000000010010011 "
b101 !
$end
#10000
b1000 !
b1000 %
b100011 $
b100010010010000100011 "
b100010010010000100011 #
#20000
b11111111111111111111011111111100 !
b11111111111111111111011111111100 %
b1100011 $
b11111110001000001000111001100011 "
b11111110001000001000111001100011 #
#30000
b10010001101000101000000000000 !
b10010001101000101000000000000 %
b110111 $
b10010001101000101000010110111 "
b10010001101000101000010110111 #
#40000
b1000000000010 !
b1000000000010 %
b1101111 $
b1000000001000011101111 "
b1000000001000011101111 #
#50000
