// Seed: 635506212
module module_0 (
    output wor   id_0,
    input  tri   id_1,
    output tri1  id_2,
    input  uwire id_3,
    input  tri   id_4
);
  tri id_6;
  assign id_6 = id_1;
  id_7 :
  assert property (@(posedge id_3) 1)
  else $display(id_3, 1'b0);
endmodule
module module_1 (
    input wor id_0,
    output wor id_1,
    output supply0 id_2,
    output supply0 id_3,
    output wor id_4,
    input wor id_5
);
  wire id_7;
  module_0(
      id_3, id_5, id_4, id_0, id_5
  );
  assign id_7 = 1;
  wire id_8 = id_8;
endmodule
