 0000           ;;*****************************************************************************
 0000           ;;*****************************************************************************
 0000           ;;  FILENAME: I2Cm.asm
 0000           ;;   Version: 1.4, Updated on 2012/3/2 at 9:14:44
 0000           ;;  Generated by PSoC Designer 5.2.2551
 0000           ;;
 0000           ;;  DESCRIPTION: I2Cm User Module software implementation file.
 0000           ;;
 0000           ;;  NOTE: User Module APIs conform to the fastcall16 convention for marshalling
 0000           ;;        arguments and observe the associated "Registers are volatile" policy.
 0000           ;;        This means it is the caller's responsibility to preserve any values
 0000           ;;        in the X and A registers that are still needed after the API functions
 0000           ;;        returns. For Large Memory Model devices it is also the caller's 
 0000           ;;        responsibility to perserve any value in the CUR_PP, IDX_PP, MVR_PP and 
 0000           ;;        MVW_PP registers. Even though some of these registers may not be modified
 0000           ;;        now, there is no guarantee that will remain the case in future releases.
 0000           ;;-----------------------------------------------------------------------------
 0000           ;;  Copyright (c) Cypress Semiconductor 2012. All Rights Reserved.
 0000           ;;*****************************************************************************
 0000           ;;*****************************************************************************
 0000           
 0010           FLAG_XIO_MASK:  equ 10h
 0008           FLAG_SUPER:     equ 08h
 0004           FLAG_CARRY:     equ 04h
 0002           FLAG_ZERO:      equ 02h
 0001           FLAG_GLOBAL_IE: equ 01h
 0000           
 0000           
 0000           ;;=============================================================================
 0000           ;;      Register Space, Bank 0
 0000           ;;=============================================================================
 0000           
 0000           ;------------------------------------------------
 0000           ;  Port Registers
 0000           ;  Note: Also see this address range in Bank 1.
 0000           ;------------------------------------------------
 0000           ; Port 0
 0000           PRT0DR:       equ 00h          ; Port 0 Data Register                     (RW)
 0001           PRT0IE:       equ 01h          ; Port 0 Interrupt Enable Register         (RW)
 0002           PRT0GS:       equ 02h          ; Port 0 Global Select Register            (RW)
 0003           PRT0DM2:      equ 03h          ; Port 0 Drive Mode 2                      (RW)
 0000           ; Port 1
 0004           PRT1DR:       equ 04h          ; Port 1 Data Register                     (RW)
 0005           PRT1IE:       equ 05h          ; Port 1 Interrupt Enable Register         (RW)
 0006           PRT1GS:       equ 06h          ; Port 1 Global Select Register            (RW)
 0007           PRT1DM2:      equ 07h          ; Port 1 Drive Mode 2                      (RW)
 0000           ; Port 2
 0008           PRT2DR:       equ 08h          ; Port 2 Data Register                     (RW)
 0009           PRT2IE:       equ 09h          ; Port 2 Interrupt Enable Register         (RW)
 000A           PRT2GS:       equ 0Ah          ; Port 2 Global Select Register            (RW)
 000B           PRT2DM2:      equ 0Bh          ; Port 2 Drive Mode 2                      (RW)
 0000           ; Port 3
 000C           PRT3DR:       equ 0Ch          ; Port 3 Data Register                     (RW)
 000D           PRT3IE:       equ 0Dh          ; Port 3 Interrupt Enable Register         (RW)
 000E           PRT3GS:       equ 0Eh          ; Port 3 Global Select Register            (RW)
 000F           PRT3DM2:      equ 0Fh          ; Port 3 Drive Mode 2                      (RW)
 0000           ; Port 4
 0010           PRT4DR:       equ 10h          ; Port 4 Data Register                     (RW)
 0011           PRT4IE:       equ 11h          ; Port 4 Interrupt Enable Register         (RW)
 0012           PRT4GS:       equ 12h          ; Port 4 Global Select Register            (RW)
 0013           PRT4DM2:      equ 13h          ; Port 4 Drive Mode 2                      (RW)
 0000           ; Port 5
 0014           PRT5DR:       equ 14h          ; Port 5 Data Register                     (RW)
 0015           PRT5IE:       equ 15h          ; Port 5 Interrupt Enable Register         (RW)
 0016           PRT5GS:       equ 16h          ; Port 5 Global Select Register            (RW)
 0017           PRT5DM2:      equ 17h          ; Port 5 Drive Mode 2                      (RW)
 0000           
 0000           ;------------------------------------------------
 0000           ;  Digital PSoC(tm) block Registers
 0000           ;  Note: Also see this address range in Bank 1.
 0000           ;------------------------------------------------
 0000           ; Digital PSoC block 00, Basic Type B
 0020           DBB00DR0:     equ 20h          ; data register 0                          (#)
 0021           DBB00DR1:     equ 21h          ; data register 1                          (W)
 0022           DBB00DR2:     equ 22h          ; data register 2                          (RW)
 0023           DBB00CR0:     equ 23h          ; control & status register 0              (#)
 0000           
 0000           ; Digital PSoC block 01, Basic Type B
 0024           DBB01DR0:     equ 24h          ; data register 0                          (#)
 0025           DBB01DR1:     equ 25h          ; data register 1                          (W)
 0026           DBB01DR2:     equ 26h          ; data register 2                          (RW)
 0027           DBB01CR0:     equ 27h          ; control & status register 0              (#)
 0000           
 0000           ; Digital PSoC block 02, Communications Type B
 0028           DCB02DR0:     equ 28h          ; data register 0                          (#)
 0029           DCB02DR1:     equ 29h          ; data register 1                          (W)
 002A           DCB02DR2:     equ 2Ah          ; data register 2                          (RW)
 002B           DCB02CR0:     equ 2Bh          ; control & status register 0              (#)
 0000           
 0000           ; Digital PSoC block 03, Communications Type B
 002C           DCB03DR0:     equ 2Ch          ; data register 0                          (#)
 002D           DCB03DR1:     equ 2Dh          ; data register 1                          (W)
 002E           DCB03DR2:     equ 2Eh          ; data register 2                          (RW)
 002F           DCB03CR0:     equ 2Fh          ; control & status register 0              (#)
 0000           
 0000           ; Digital PSoC block 10, Basic Type B
 0030           DBB10DR0:     equ 30h          ; data register 0                          (#)
 0031           DBB10DR1:     equ 31h          ; data register 1                          (W)
 0032           DBB10DR2:     equ 32h          ; data register 2                          (RW)
 0033           DBB10CR0:     equ 33h          ; control & status register 0              (#)
 0000           
 0000           ; Digital PSoC block 11, Basic Type B
 0034           DBB11DR0:     equ 34h          ; data register 0                          (#)
 0035           DBB11DR1:     equ 35h          ; data register 1                          (W)
 0036           DBB11DR2:     equ 36h          ; data register 2                          (RW)
 0037           DBB11CR0:     equ 37h          ; control & status register 0              (#)
 0000           
 0000           ; Digital PSoC block 12, Communications Type B
 0038           DCB12DR0:     equ 38h          ; data register 0                          (#)
 0039           DCB12DR1:     equ 39h          ; data register 1                          (W)
 003A           DCB12DR2:     equ 3Ah          ; data register 2                          (RW)
 003B           DCB12CR0:     equ 3Bh          ; control & status register 0              (#)
 0000           
 0000           ; Digital PSoC block 13, Communications Type B
 003C           DCB13DR0:     equ 3Ch          ; data register 0                          (#)
 003D           DCB13DR1:     equ 3Dh          ; data register 1                          (W)
 003E           DCB13DR2:     equ 3Eh          ; data register 2                          (RW)
 003F           DCB13CR0:     equ 3Fh          ; control & status register 0              (#)
 0000           
 0000           ;-------------------------------------
 0000           ;  Analog Resource Control Registers
 0000           ;-------------------------------------
 0060           AMX_IN:       equ 60h          ; Analog Input Multiplexor Control         (RW)
 00C0           AMX_IN_ACI3:          equ 0C0h    ; MASK: column 3 input mux
 0030           AMX_IN_ACI2:          equ 30h    ; MASK: column 2 input mux
 000C           AMX_IN_ACI1:          equ 0Ch    ; MASK: column 1 input mux
 0003           AMX_IN_ACI0:          equ 03h    ; MASK: column 0 input mux
 0000           
 0063           ARF_CR:       equ 63h          ; Analog Reference Control Register        (RW)
 0040           ARF_CR_HBE:           equ 40h    ; MASK: Bias level control
 0038           ARF_CR_REF:           equ 38h    ; MASK: Analog Reference controls
 0007           ARF_CR_REFPWR:        equ 07h    ; MASK: Analog Reference power
 0004           ARF_CR_APWR:          equ 04h    ; MASK: use deprecated; see datasheet
 0003           ARF_CR_SCPWR:         equ 03h    ; MASK: Switched Cap block power
 0000           
 0064           CMP_CR0:      equ 64h          ; Analog Comparator Bus 0 Register         (#)
 0080           CMP_CR0_COMP3:        equ 80h    ; MASK: Column 3 comparator state        (R)
 0040           CMP_CR0_COMP2:        equ 40h    ; MASK: Column 2 comparator state        (R)
 0020           CMP_CR0_COMP1:        equ 20h    ; MASK: Column 1 comparator state        (R)
 0010           CMP_CR0_COMP0:        equ 10h    ; MASK: Column 0 comparator state        (R)
 0008           CMP_CR0_AINT3:        equ 08h    ; MASK: Column 3 interrupt source        (RW)
 0004           CMP_CR0_AINT2:        equ 04h    ; MASK: Column 2 interrupt source        (RW)
 0002           CMP_CR0_AINT1:        equ 02h    ; MASK: Column 1 interrupt source        (RW)
 0001           CMP_CR0_AINT0:        equ 01h    ; MASK: Column 0 interrupt source        (RW)
 0000           
 0065           ASY_CR:       equ 65h          ; Analog Synchronizaton Control            (#)
 0070           ASY_CR_SARCOUNT:      equ 70h    ; MASK: SAR support: resolution count    (W)
 0008           ASY_CR_SARSIGN:       equ 08h    ; MASK: SAR support: sign                (RW)
 0006           ASY_CR_SARCOL:        equ 06h    ; MASK: SAR support: column spec         (RW)
 0001           ASY_CR_SYNCEN:        equ 01h    ; MASK: Stall bit                        (RW)
 0000           
 0066           CMP_CR1:      equ 66h          ; Analog Comparator Bus 1 Register         (RW)
 0080           CMP_CR1_ASYNCH3:      equ 80h    ; MASK: Column 3 comparator bus synch
 0040           CMP_CR1_ASYNCH2:      equ 40h    ; MASK: Column 2 comparator bus synch
 0020           CMP_CR1_ASYNCH1:      equ 20h    ; MASK: Column 1 comparator bus synch
 0010           CMP_CR1_ASYNCH0:      equ 10h    ; MASK: Column 0 comparator bus synch
 0000           
 0000           ;---------------------------------------------------
 0000           ;  Analog PSoC block Registers
 0000           ;
 0000           ;  Note: the following registers are mapped into
 0000           ;  both register bank 0 AND register bank 1.
 0000           ;---------------------------------------------------
 0000           
 0000           ; Continuous Time PSoC block Type B Row 0 Col 0
 0070           ACB00CR3:     equ 70h          ; Control register 3                       (RW)
 0071           ACB00CR0:     equ 71h          ; Control register 0                       (RW)
 0072           ACB00CR1:     equ 72h          ; Control register 1                       (RW)
 0073           ACB00CR2:     equ 73h          ; Control register 2                       (RW)
 0000           
 0000           ; Continuous Time PSoC block Type B Row 0 Col 1
 0074           ACB01CR3:     equ 74h          ; Control register 3                       (RW)
 0075           ACB01CR0:     equ 75h          ; Control register 0                       (RW)
 0076           ACB01CR1:     equ 76h          ; Control register 1                       (RW)
 0077           ACB01CR2:     equ 77h          ; Control register 2                       (RW)
 0000           
 0000           ; Continuous Time PSoC block Type B Row 0 Col 2
 0078           ACB02CR3:     equ 78h          ; Control register 3                       (RW)
 0079           ACB02CR0:     equ 79h          ; Control register 0                       (RW)
 007A           ACB02CR1:     equ 7Ah          ; Control register 1                       (RW)
 007B           ACB02CR2:     equ 7Bh          ; Control register 2                       (RW)
 0000           
 0000           ; Continuous Time PSoC block Type B Row 0 Col 3
 007C           ACB03CR3:     equ 7Ch          ; Control register 3                       (RW)
 007D           ACB03CR0:     equ 7Dh          ; Control register 0                       (RW)
 007E           ACB03CR1:     equ 7Eh          ; Control register 1                       (RW)
 007F           ACB03CR2:     equ 7Fh          ; Control register 2                       (RW)
 0000           
 0000           ; Switched Cap PSoC blockType C Row 1 Col 0
 0080           ASC10CR0:     equ 80h          ; Control register 0                       (RW)
 0081           ASC10CR1:     equ 81h          ; Control register 1                       (RW)
 0082           ASC10CR2:     equ 82h          ; Control register 2                       (RW)
 0083           ASC10CR3:     equ 83h          ; Control register 3                       (RW)
 0000           
 0000           ; Switched Cap PSoC blockType D Row 1 Col 1
 0084           ASD11CR0:     equ 84h          ; Control register 0                       (RW)
 0085           ASD11CR1:     equ 85h          ; Control register 1                       (RW)
 0086           ASD11CR2:     equ 86h          ; Control register 2                       (RW)
 0087           ASD11CR3:     equ 87h          ; Control register 3                       (RW)
 0000           
 0000           ; Switched Cap PSoC blockType C Row 1 Col 2
 0088           ASC12CR0:     equ 88h          ; Control register 0                       (RW)
 0089           ASC12CR1:     equ 89h          ; Control register 1                       (RW)
 008A           ASC12CR2:     equ 8Ah          ; Control register 2                       (RW)
 008B           ASC12CR3:     equ 8Bh          ; Control register 3                       (RW)
 0000           
 0000           ; Switched Cap PSoC blockType D Row 1 Col 3
 008C           ASD13CR0:     equ 8Ch          ; Control register 0                       (RW)
 008D           ASD13CR1:     equ 8Dh          ; Control register 1                       (RW)
 008E           ASD13CR2:     equ 8Eh          ; Control register 2                       (RW)
 008F           ASD13CR3:     equ 8Fh          ; Control register 3                       (RW)
 0000           
 0000           ; Switched Cap PSoC blockType D Row 2 Col 0
 0090           ASD20CR0:     equ 90h          ; Control register 0                       (RW)
 0091           ASD20CR1:     equ 91h          ; Control register 1                       (RW)
 0092           ASD20CR2:     equ 92h          ; Control register 2                       (RW)
 0093           ASD20CR3:     equ 93h          ; Control register 3                       (RW)
 0000           
 0000           ; Switched Cap PSoC blockType C Row 2 Col 1
 0094           ASC21CR0:     equ 94h          ; Control register 0                       (RW)
 0095           ASC21CR1:     equ 95h          ; Control register 1                       (RW)
 0096           ASC21CR2:     equ 96h          ; Control register 2                       (RW)
 0097           ASC21CR3:     equ 97h          ; Control register 3                       (RW)
 0000           
 0000           ; Switched Cap PSoC blockType D Row 2 Col 2
 0098           ASD22CR0:     equ 98h          ; Control register 0                       (RW)
 0099           ASD22CR1:     equ 99h          ; Control register 1                       (RW)
 009A           ASD22CR2:     equ 9Ah          ; Control register 2                       (RW)
 009B           ASD22CR3:     equ 9Bh          ; Control register 3                       (RW)
 0000           
 0000           ; Switched Cap PSoC blockType C Row 2 Col 3
 009C           ASC23CR0:     equ 9Ch          ; Control register 0                       (RW)
 009D           ASC23CR1:     equ 9Dh          ; Control register 1                       (RW)
 009E           ASC23CR2:     equ 9Eh          ; Control register 2                       (RW)
 009F           ASC23CR3:     equ 9Fh          ; Control register 3                       (RW)
 0000           
 0000           ;------------------------------------------------
 0000           ;  Row Digital Interconnects
 0000           ;
 0000           ;  Note: the following registers are mapped into
 0000           ;  both register bank 0 AND register bank 1.
 0000           ;------------------------------------------------
 0000           
 00B0           RDI0RI:       equ 0B0h          ; Row Digital Interconnect Row 0 Input Reg (RW)
 00B1           RDI0SYN:      equ 0B1h          ; Row Digital Interconnect Row 0 Sync Reg  (RW)
 00B2           RDI0IS:       equ 0B2h          ; Row 0 Input Select Register              (RW)
 00B3           RDI0LT0:      equ 0B3h          ; Row 0 Look Up Table Register 0           (RW)
 00B4           RDI0LT1:      equ 0B4h          ; Row 0 Look Up Table Register 1           (RW)
 00B5           RDI0RO0:      equ 0B5h          ; Row 0 Output Register 0                  (RW)
 00B6           RDI0RO1:      equ 0B6h          ; Row 0 Output Register 1                  (RW)
 0000           
 00B8           RDI1RI:       equ 0B8h          ; Row Digital Interconnect Row 1 Input Reg (RW)
 00B9           RDI1SYN:      equ 0B9h          ; Row Digital Interconnect Row 1 Sync Reg  (RW)
 00BA           RDI1IS:       equ 0BAh          ; Row 1 Input Select Register              (RW)
 00BB           RDI1LT0:      equ 0BBh          ; Row 1 Look Up Table Register 0           (RW)
 00BC           RDI1LT1:      equ 0BCh          ; Row 1 Look Up Table Register 1           (RW)
 00BD           RDI1RO0:      equ 0BDh          ; Row 1 Output Register 0                  (RW)
 00BE           RDI1RO1:      equ 0BEh          ; Row 1 Output Register 1                  (RW)
 0000           
 0000           ;------------------------------------------------
 0000           ;  I2C Configuration Registers
 0000           ;------------------------------------------------
 00D6           I2C_CFG:      equ 0D6h          ; I2C Configuration Register               (RW)
 0040           I2C_CFG_PINSEL:         equ 40h  ; MASK: Select P1[0] and P1[1] for I2C
 0020           I2C_CFG_BUSERR_IE:      equ 20h  ; MASK: Enable interrupt on Bus Error
 0010           I2C_CFG_STOP_IE:        equ 10h  ; MASK: Enable interrupt on Stop
 0000           I2C_CFG_CLK_RATE_100K:  equ 00h  ; MASK: I2C clock set at 100K
 0004           I2C_CFG_CLK_RATE_400K:  equ 04h  ; MASK: I2C clock set at 400K
 0008           I2C_CFG_CLK_RATE_50K:   equ 08h  ; MASK: I2C clock set at 50K
 000C           I2C_CFG_CLK_RATE_1M6:   equ 0Ch  ; MASK: I2C clock set at 1.6M
 000C           I2C_CFG_CLK_RATE:       equ 0Ch  ; MASK: I2C clock rate setting mask
 0002           I2C_CFG_PSELECT_MASTER: equ 02h  ; MASK: Enable I2C Master
 0001           I2C_CFG_PSELECT_SLAVE:  equ 01h  ; MASK: Enable I2C Slave
 0000           
 00D7           I2C_SCR:      equ 0D7h          ; I2C Status and Control Register          (#)
 0080           I2C_SCR_BUSERR:        equ 80h   ; MASK: I2C Bus Error detected           (RC)
 0040           I2C_SCR_LOSTARB:       equ 40h   ; MASK: I2C Arbitration lost             (RC)
 0020           I2C_SCR_STOP:          equ 20h   ; MASK: I2C Stop detected                (RC)
 0010           I2C_SCR_ACK:           equ 10h   ; MASK: ACK the last byte                (RW)
 0008           I2C_SCR_ADDR:          equ 08h   ; MASK: Address rcv'd is Slave address   (RC)
 0004           I2C_SCR_XMIT:          equ 04h   ; MASK: Set transfer to tranmit mode     (RW)
 0002           I2C_SCR_LRB:           equ 02h   ; MASK: Last recieved bit                (RC)
 0001           I2C_SCR_BYTECOMPLETE:  equ 01h   ; MASK: Transfer of byte complete        (RC)
 0000           
 00D8           I2C_DR:       equ 0D8h          ; I2C Data Register                        (RW)
 0000           
 00D9           I2C_MSCR:     equ 0D9h          ; I2C Master Status and Control Register   (#)
 0008           I2C_MSCR_BUSY:         equ 08h   ; MASK: I2C Busy (Start detected)        (R)
 0004           I2C_MSCR_MODE:         equ 04h   ; MASK: Start has been generated         (R)
 0002           I2C_MSCR_RESTART:      equ 02h   ; MASK: Generate a Restart condition     (RW)
 0001           I2C_MSCR_START:        equ 01h   ; MASK: Generate a Start condition       (RW)
 0000           
 0000           ;------------------------------------------------
 0000           ;  System and Global Resource Registers
 0000           ;------------------------------------------------
 00DA           INT_CLR0:     equ 0DAh          ; Interrupt Clear Register 0               (RW)
 0000                                          ; Use INT_MSK0 bit field masks
 00DB           INT_CLR1:     equ 0DBh          ; Interrupt Clear Register 1               (RW)
 0000                                          ; Use INT_MSK1 bit field masks
 00DD           INT_CLR3:     equ 0DDh          ; Interrupt Clear Register 3               (RW)
 0000                                          ; Use INT_MSK3 bit field masks
 0000           
 00DE           INT_MSK3:     equ 0DEh          ; I2C and Software Mask Register           (RW)
 0080           INT_MSK3_ENSWINT:          equ 80h ; MASK: enable/disable SW interrupt
 0001           INT_MSK3_I2C:              equ 01h ; MASK: enable/disable I2C interrupt
 0000           
 00E0           INT_MSK0:     equ 0E0h          ; General Interrupt Mask Register          (RW)
 0080           INT_MSK0_VC3:              equ 80h ; MASK: enable/disable VC3 interrupt
 0040           INT_MSK0_SLEEP:            equ 40h ; MASK: enable/disable sleep interrupt
 0020           INT_MSK0_GPIO:             equ 20h ; MASK: enable/disable GPIO  interrupt
 0010           INT_MSK0_ACOLUMN_3:        equ 10h ; MASK: enable/disable Analog col 3 interrupt
 0008           INT_MSK0_ACOLUMN_2:        equ 08h ; MASK: enable/disable Analog col 2 interrupt
 0004           INT_MSK0_ACOLUMN_1:        equ 04h ; MASK: enable/disable Analog col 1 interrupt
 0002           INT_MSK0_ACOLUMN_0:        equ 02h ; MASK: enable/disable Analog col 0 interrupt
 0001           INT_MSK0_VOLTAGE_MONITOR:  equ 01h ; MASK: enable/disable Volts interrupt
 0000           
 00E1           INT_MSK1:     equ 0E1h          ; Digital PSoC block Mask Register         (RW)
 0080           INT_MSK1_DCB13:            equ 80h ; MASK: enable/disable DCB13 block interrupt
 0040           INT_MSK1_DCB12:            equ 40h ; MASK: enable/disable DCB12 block interrupt
 0020           INT_MSK1_DBB11:            equ 20h ; MASK: enable/disable DBB11 block interrupt
 0010           INT_MSK1_DBB10:            equ 10h ; MASK: enable/disable DBB10 block interrupt
 0008           INT_MSK1_DCB03:            equ 08h ; MASK: enable/disable DCB03 block interrupt
 0004           INT_MSK1_DCB02:            equ 04h ; MASK: enable/disable DCB02 block interrupt
 0002           INT_MSK1_DBB01:            equ 02h ; MASK: enable/disable DBB01 block interrupt
 0001           INT_MSK1_DBB00:            equ 01h ; MASK: enable/disable DBB00 block interrupt
 0000           
 00E2           INT_VC:       equ 0E2h          ; Interrupt vector register                (RC)
 00E3           RES_WDT:      equ 0E3h          ; Watch Dog Timer Register                 (W)
 0000           
 0000           ; DECIMATOR Registers
 00E4           DEC_DH:       equ 0E4h          ; Data Register (high byte)                (RC)
 00E5           DEC_DL:       equ 0E5h          ; Data Register ( low byte)                (RC)
 00E6           DEC_CR0:      equ 0E6h          ; Data Control Register 0                  (RW)
 00E7           DEC_CR1:      equ 0E7h          ; Data Control Register 1                  (RW)
 0000           
 0000           ; Multiplier and MAC (Multiply/Accumulate) Unit
 00E8           MUL_X:        equ 0E8h          ; Multiplier X Register (write)            (W)
 00E9           MUL_Y:        equ 0E9h          ; Multiplier Y Register (write)            (W)
 00EA           MUL_DH:       equ 0EAh          ; Multiplier Result Data (high byte read)  (R)
 00EB           MUL_DL:       equ 0EBh          ; Multiplier Result Data ( low byte read)  (R)
 00EC           MAC_X:        equ 0ECh          ; write = MAC X register [also see ACC_DR1]
 00EC           ACC_DR1:      equ MAC_X        ; read =  MAC Accumulator, byte 1          (RW)
 00ED           MAC_Y:        equ 0EDh          ; write = MAC Y register [also see ACC_DR0]
 00ED           ACC_DR0:      equ MAC_Y        ; read =  MAC Accumulator, byte 0          (RW)
 00EE           MAC_CL0:      equ 0EEh          ; write = MAC Clear Accum [also see ACC_DR3]
 00EE           ACC_DR3:      equ MAC_CL0      ; read =  MAC Accumulator, byte 3          (RW)
 00EF           MAC_CL1:      equ 0EFh          ; write = MAC Clear Accum [also see ACC_DR2]
 00EF           ACC_DR2:      equ MAC_CL1      ; read =  MAC Accumulator, byte 2          (RW)
 0000           
 0000           ;------------------------------------------------------
 0000           ;  System Status and Control Registers
 0000           ;
 0000           ;  Note: The following registers are mapped into both
 0000           ;        register bank 0 AND register bank 1.
 0000           ;------------------------------------------------------
 00F7           CPU_F:        equ 0F7h          ; CPU Flag Register Access                 (RO)
 0000                                              ; Use FLAG_ masks defined at top of file
 0000           
 00FE           CPU_SCR1:     equ 0FEh          ; CPU Status and Control Register #1       (#)
 0010           CPU_SCR1_SLIMO:         equ 10h	   ; MASK: Slow IMO (internal main osc) enable
 0080           CPU_SCR1_IRESS:         equ 80h    ; MASK: flag, Internal Reset Status bit
 0008           CPU_SCR1_ECO_ALWD_WR:   equ 08h    ; MASK: flag, ECO allowed has been written
 0004           CPU_SCR1_ECO_ALLOWED:   equ 04h    ; MASK: ECO allowed to be enabled
 0001           CPU_SCR1_IRAMDIS:       equ 01h    ; MASK: Disable RAM initialization on WDR
 0000           
 00FF           CPU_SCR0:     equ 0FFh          ; CPU Status and Control Register #2       (#)
 0080           CPU_SCR0_GIE_MASK:      equ 80h    ; MASK: Global Interrupt Enable shadow
 0020           CPU_SCR0_WDRS_MASK:     equ 20h    ; MASK: Watch Dog Timer Reset
 0010           CPU_SCR0_PORS_MASK:     equ 10h    ; MASK: power-on reset bit PORS
 0008           CPU_SCR0_SLEEP_MASK:    equ 08h    ; MASK: Enable Sleep
 0001           CPU_SCR0_STOP_MASK:     equ 01h    ; MASK: Halt CPU bit
 0000           
 0000           
 0000           ;;=============================================================================
 0000           ;;      Register Space, Bank 1
 0000           ;;=============================================================================
 0000           
 0000           ;------------------------------------------------
 0000           ;  Port Registers
 0000           ;  Note: Also see this address range in Bank 0.
 0000           ;------------------------------------------------
 0000           ; Port 0
 0000           PRT0DM0:      equ 00h          ; Port 0 Drive Mode 0                      (RW)
 0001           PRT0DM1:      equ 01h          ; Port 0 Drive Mode 1                      (RW)
 0002           PRT0IC0:      equ 02h          ; Port 0 Interrupt Control 0               (RW)
 0003           PRT0IC1:      equ 03h          ; Port 0 Interrupt Control 1               (RW)
 0000           
 0000           ; Port 1
 0004           PRT1DM0:      equ 04h          ; Port 1 Drive Mode 0                      (RW)
 0005           PRT1DM1:      equ 05h          ; Port 1 Drive Mode 1                      (RW)
 0006           PRT1IC0:      equ 06h          ; Port 1 Interrupt Control 0               (RW)
 0007           PRT1IC1:      equ 07h          ; Port 1 Interrupt Control 1               (RW)
 0000           
 0000           ; Port 2
 0008           PRT2DM0:      equ 08h          ; Port 2 Drive Mode 0                      (RW)
 0009           PRT2DM1:      equ 09h          ; Port 2 Drive Mode 1                      (RW)
 000A           PRT2IC0:      equ 0Ah          ; Port 2 Interrupt Control 0               (RW)
 000B           PRT2IC1:      equ 0Bh          ; Port 2 Interrupt Control 1               (RW)
 0000           
 0000           ; Port 3
 000C           PRT3DM0:      equ 0Ch          ; Port 3 Drive Mode 0                      (RW)
 000D           PRT3DM1:      equ 0Dh          ; Port 3 Drive Mode 1                      (RW)
 000E           PRT3IC0:      equ 0Eh          ; Port 3 Interrupt Control 0               (RW)
 000F           PRT3IC1:      equ 0Fh          ; Port 3 Interrupt Control 1               (RW)
 0000           
 0000           ; Port 4
 0010           PRT4DM0:      equ 10h          ; Port 4 Drive Mode 0                      (RW)
 0011           PRT4DM1:      equ 11h          ; Port 4 Drive Mode 1                      (RW)
 0012           PRT4IC0:      equ 12h          ; Port 4 Interrupt Control 0               (RW)
 0013           PRT4IC1:      equ 13h          ; Port 4 Interrupt Control 1               (RW)
 0000           
 0000           ; Port 5
 0014           PRT5DM0:      equ 14h          ; Port 5 Drive Mode 0                      (RW)
 0015           PRT5DM1:      equ 15h          ; Port 5 Drive Mode 1                      (RW)
 0016           PRT5IC0:      equ 16h          ; Port 5 Interrupt Control 0               (RW)
 0017           PRT5IC1:      equ 17h          ; Port 5 Interrupt Control 1               (RW)
 0000           
 0000           ;------------------------------------------------
 0000           ;  Digital PSoC(tm) block Registers
 0000           ;  Note: Also see this address range in Bank 0.
 0000           ;------------------------------------------------
 0000           
 0000           ; Digital PSoC block 00, Basic Type B
 0020           DBB00FN:      equ 20h          ; Function Register                        (RW)
 0021           DBB00IN:      equ 21h          ;    Input Register                        (RW)
 0022           DBB00OU:      equ 22h          ;   Output Register                        (RW)
 0000           
 0000           ; Digital PSoC block 01, Basic Type B
 0024           DBB01FN:      equ 24h          ; Function Register                        (RW)
 0025           DBB01IN:      equ 25h          ;    Input Register                        (RW)
 0026           DBB01OU:      equ 26h          ;   Output Register                        (RW)
 0000           
 0000           ; Digital PSoC block 02, Communications Type B
 0028           DCB02FN:      equ 28h          ; Function Register                        (RW)
 0029           DCB02IN:      equ 29h          ;    Input Register                        (RW)
 002A           DCB02OU:      equ 2Ah          ;   Output Register                        (RW)
 0000           
 0000           ; Digital PSoC block 03, Communications Type B
 002C           DCB03FN:      equ 2Ch          ; Function Register                        (RW)
 002D           DCB03IN:      equ 2Dh          ;    Input Register                        (RW)
 002E           DCB03OU:      equ 2Eh          ;   Output Register                        (RW)
 0000           
 0000           ; Digital PSoC block 10, Basic Type B
 0030           DBB10FN:      equ 30h          ; Function Register                        (RW)
 0031           DBB10IN:      equ 31h          ;    Input Register                        (RW)
 0032           DBB10OU:      equ 32h          ;   Output Register                        (RW)
 0000           
 0000           ; Digital PSoC block 11, Basic Type B
 0034           DBB11FN:      equ 34h          ; Function Register                        (RW)
 0035           DBB11IN:      equ 35h          ;    Input Register                        (RW)
 0036           DBB11OU:      equ 36h          ;   Output Register                        (RW)
 0000           
 0000           ; Digital PSoC block 12, Communications Type B
 0038           DCB12FN:      equ 38h          ; Function Register                        (RW)
 0039           DCB12IN:      equ 39h          ;    Input Register                        (RW)
 003A           DCB12OU:      equ 3Ah          ;   Output Register                        (RW)
 0000           
 0000           ; Digital PSoC block 13, Communications Type B
 003C           DCB13FN:      equ 3Ch          ; Function Register                        (RW)
 003D           DCB13IN:      equ 3Dh          ;    Input Register                        (RW)
 003E           DCB13OU:      equ 3Eh          ;   Output Register                        (RW)
 0000           
 0000           ;------------------------------------------------
 0000           ;  System and Global Resource Registers
 0000           ;  Note: Also see this address range in Bank 0.
 0000           ;------------------------------------------------
 0000           
 0060           CLK_CR0:      equ 60h          ; Analog Column Clock Select Register 0    (RW)
 00C0           CLK_CR0_ACOLUMN_3:    equ 0C0h    ; MASK: Specify clock for analog cloumn
 0030           CLK_CR0_ACOLUMN_2:    equ 30h    ; MASK: Specify clock for analog cloumn
 000C           CLK_CR0_ACOLUMN_1:    equ 0Ch    ; MASK: Specify clock for analog cloumn
 0003           CLK_CR0_ACOLUMN_0:    equ 03h    ; MASK: Specify clock for analog cloumn
 0000           
 0061           CLK_CR1:      equ 61h          ; Analog Clock Source Select Register 1    (RW)
 0040           CLK_CR1_SHDIS:        equ 40h    ; MASK: Sample and Hold Disable (all Columns)
 0038           CLK_CR1_ACLK1:        equ 38h    ; MASK: Digital PSoC block for analog source
 0007           CLK_CR1_ACLK2:        equ 07h    ; MASK: Digital PSoC block for analog source
 0000           
 0062           ABF_CR0:      equ 62h          ; Analog Output Buffer Control Register 0  (RW)
 0080           ABF_CR0_ACOL1MUX:     equ 80h    ; MASK: Analog Column 1 Mux control
 0040           ABF_CR0_ACOL2MUX:     equ 40h    ; MASK: Analog Column 2 Mux control
 0020           ABF_CR0_ABUF1EN:      equ 20h    ; MASK: Enable ACol 1 analog buffer (P0[5])
 0010           ABF_CR0_ABUF2EN:      equ 10h    ; MASK: Enable ACol 2 analog buffer (P0[4])
 0008           ABF_CR0_ABUF0EN:      equ 08h    ; MASK: Enable ACol 0 analog buffer (P0[3])
 0004           ABF_CR0_ABUF3EN:      equ 04h    ; MASK: Enable ACol 3 analog buffer (P0[2])
 0002           ABF_CR0_BYPASS:       equ 02h    ; MASK: Bypass the analog buffers
 0001           ABF_CR0_PWR:          equ 01h    ; MASK: High power mode on all analog buffers
 0000           
 0063           AMD_CR0:      equ 63h          ; Analog Modulator Control Register 0      (RW)
 0070           AMD_CR0_AMOD2:        equ 70h    ; MASK: Modulation source for analog column 2
 0007           AMD_CR0_AMOD0:        equ 07h    ; MASK: Modulation source for analog column 1
 0000           
 0066           AMD_CR1:      equ 66h          ; Analog Modulator Control Register 1      (RW)
 0070           AMD_CR1_AMOD3:        equ 70h    ; MASK: Modulation ctrl for analog column 3
 0007           AMD_CR1_AMOD1:        equ 07h    ; MASK: Modulation ctrl for analog column 1
 0000           
 0067           ALT_CR0:      equ 67h          ; Analog Look Up Table (LUT) Register 0    (RW)
 00F0           ALT_CR0_LUT1:         equ 0F0h    ; MASK: Look up table 1 selection
 000F           ALT_CR0_LUT0:         equ 0Fh    ; MASK: Look up table 0 selection
 0000           
 0068           ALT_CR1:      equ 68h          ; Analog Look Up Table (LUT) Register 1    (RW)
 00F0           ALT_CR1_LUT3:         equ 0F0h    ; MASK: Look up table 3 selection
 000F           ALT_CR1_LUT2:         equ 0Fh    ; MASK: Look up table 2 selection
 0000           
 0069           CLK_CR2:      equ 69h          ; Analog Clock Source Control Register 2   (RW)
 0008           CLK_CR2_ACLK1R:       equ 08h    ; MASK: Analog Clock 1 selection range
 0001           CLK_CR2_ACLK0R:       equ 01h    ; MASK: Analog Clock 0 selection range
 0000           
 0000           ;------------------------------------------------
 0000           ;  Global Digital Interconnects
 0000           ;------------------------------------------------
 0000           
 00D0           GDI_O_IN:     equ 0D0h          ; Global Dig Interconnect Odd Inputs Reg   (RW)
 00D1           GDI_E_IN:     equ 0D1h          ; Global Dig Interconnect Even Inputs Reg  (RW)
 00D2           GDI_O_OU:     equ 0D2h          ; Global Dig Interconnect Odd Outputs Reg  (RW)
 00D3           GDI_E_OU:     equ 0D3h          ; Global Dig Interconnect Even Outputs Reg (RW)
 0000           
 0000           ;------------------------------------------------
 0000           ;  Clock and System Control Registers
 0000           ;------------------------------------------------
 0000           
 00DD           OSC_GO_EN:    equ 0DDh          ; Oscillator to Global Outputs Enable Register (RW)
 0080           OSC_GOEN_SLPINT:      equ 80h	 ; Enable Sleep Timer onto GOE[7]
 0040           OSC_GOEN_VC3:         equ 40h    ; Enable VC3 onto GOE[6]
 0020           OSC_GOEN_VC2:         equ 20h    ; Enable VC2 onto GOE[5]
 0010           OSC_GOEN_VC1:         equ 10h    ; Enable VC1 onto GOE[4]
 0008           OSC_GOEN_SYSCLKX2:    equ 08h    ; Enable 2X SysClk onto GOE[3]
 0004           OSC_GOEN_SYSCLK:      equ 04h    ; Enable 1X SysClk onto GOE[2]
 0002           OSC_GOEN_CLK24M:      equ 02h    ; Enable 24 MHz clock onto GOE[1]
 0001           OSC_GOEN_CLK32K:      equ 01h    ; Enable 32 kHz clock onto GOE[0]
 0000           
 00DE           OSC_CR4:      equ 0DEh          ; Oscillator Control Register 4            (RW)
 0003           OSC_CR4_VC3:          equ 03h    ; MASK: System VC3 Clock source
 0000           
 00DF           OSC_CR3:      equ 0DFh          ; Oscillator Control Register 3            (RW)
 0000           
 00E0           OSC_CR0:      equ 0E0h          ; System Oscillator Control Register 0     (RW)
 0080           OSC_CR0_32K_SELECT:   equ 80h    ; MASK: Enable/Disable External XTAL Osc
 0040           OSC_CR0_PLL_MODE:     equ 40h    ; MASK: Enable/Disable PLL
 0020           OSC_CR0_NO_BUZZ:      equ 20h    ; MASK: Bandgap always powered/BUZZ bandgap
 0018           OSC_CR0_SLEEP:        equ 18h    ; MASK: Set Sleep timer freq/period
 0000           OSC_CR0_SLEEP_512Hz:  equ 00h    ;     Set sleep bits for 1.95ms period
 0008           OSC_CR0_SLEEP_64Hz:   equ 08h    ;     Set sleep bits for 15.6ms period
 0010           OSC_CR0_SLEEP_8Hz:    equ 10h    ;     Set sleep bits for 125ms period
 0018           OSC_CR0_SLEEP_1Hz:    equ 18h    ;     Set sleep bits for 1 sec period
 0007           OSC_CR0_CPU:          equ 07h    ; MASK: Set CPU Frequency
 0000           OSC_CR0_CPU_3MHz:     equ 00h    ;     set CPU Freq bits for 3MHz Operation
 0001           OSC_CR0_CPU_6MHz:     equ 01h    ;     set CPU Freq bits for 6MHz Operation
 0002           OSC_CR0_CPU_12MHz:    equ 02h    ;     set CPU Freq bits for 12MHz Operation
 0003           OSC_CR0_CPU_24MHz:    equ 03h    ;     set CPU Freq bits for 24MHz Operation
 0004           OSC_CR0_CPU_1d5MHz:   equ 04h    ;     set CPU Freq bits for 1.5MHz Operation
 0005           OSC_CR0_CPU_750kHz:   equ 05h    ;     set CPU Freq bits for 750kHz Operation
 0006           OSC_CR0_CPU_187d5kHz: equ 06h    ;     set CPU Freq bits for 187.5kHz Operation
 0007           OSC_CR0_CPU_93d7kHz:  equ 07h    ;     set CPU Freq bits for 93.7kHz Operation
 0000           
 00E1           OSC_CR1:      equ 0E1h          ; System VC1/VC2 Divider Control Register  (RW)
 00F0           OSC_CR1_VC1:          equ 0F0h    ; MASK: System VC1 24MHz/External Clk divider
 000F           OSC_CR1_VC2:          equ 0Fh    ; MASK: System VC2 24MHz/External Clk divider
 0000           
 00E2           OSC_CR2:      equ 0E2h          ; Oscillator Control Register 2            (RW)
 0080           OSC_CR2_PLLGAIN:      equ 80h    ; MASK: High/Low gain
 0004           OSC_CR2_EXTCLKEN:     equ 04h    ; MASK: Enable/Disable External Clock
 0002           OSC_CR2_IMODIS:       equ 02h    ; MASK: Enable/Disable System (IMO) Clock Net
 0001           OSC_CR2_SYSCLKX2DIS:  equ 01h    ; MASK: Enable/Disable 48MHz clock source
 0000           
 00E3           VLT_CR:       equ 0E3h          ; Voltage Monitor Control Register         (RW)
 0080           VLT_CR_SMP:           equ 80h    ; MASK: Enable Switch Mode Pump
 0030           VLT_CR_PORLEV:        equ 30h    ; MASK: Mask for Power on Reset level control
 0000           VLT_CR_POR_LOW:       equ 00h    ;   Lowest  Precision Power-on Reset trip point
 0010           VLT_CR_POR_MID:       equ 10h    ;   Middle  Precision Power-on Reset trip point
 0020           VLT_CR_POR_HIGH:      equ 20h    ;   Highest Precision Power-on Reset trip point
 0008           VLT_CR_LVDTBEN:       equ 08h    ; MASK: Enable the CPU Throttle Back on LVD
 0007           VLT_CR_VM:            equ 07h    ; MASK: Mask for Voltage Monitor level setting
 0000           VLT_CR_3V0_POR:       equ 00h    ; -- deprecated symbols --
 0010           VLT_CR_4V5_POR:       equ 10h    ;    deprecated
 0020           VLT_CR_4V75_POR:      equ 20h    ;    deprecated
 0030           VLT_CR_DISABLE:       equ 30h    ;    deprecated
 0000           
 00E4           VLT_CMP:      equ 0E4h          ; Voltage Monitor Comparators Register     (R)
 0004           VLT_CMP_PUMP:         equ 04h    ; MASK: Vcc below SMP trip level
 0002           VLT_CMP_LVD:          equ 02h    ; MASK: Vcc below LVD trip level
 0001           VLT_CMP_PPOR:         equ 01h    ; MASK: Vcc below PPOR trip level
 0000           
 00E8           IMO_TR:       equ 0E8h          ; Internal Main Oscillator Trim Register   (W)
 00E9           ILO_TR:       equ 0E9h          ; Internal Low-speed Oscillator Trim       (W)
 00EA           BDG_TR:       equ 0EAh          ; Band Gap Trim Register                   (W)
 00EB           ECO_TR:       equ 0EBh          ; External Oscillator Trim Register        (W)
 0000           
 0000           ;;=============================================================================
 0000           ;;      M8C System Macros
 0000           ;;  These macros should be used when their functions are needed.
 0000           ;;=============================================================================
 0000           
 0000           ;----------------------------------------------------
 0000           ;  Swapping Register Banks
 0000           ;----------------------------------------------------
 0000               macro M8C_SetBank0
 0000               and   F, ~FLAG_XIO_MASK
 0000               macro M8C_SetBank1
 0000               or    F, FLAG_XIO_MASK
 0000               macro M8C_EnableGInt
 0000               or    F, FLAG_GLOBAL_IE
 0000               macro M8C_DisableGInt
 0000               and   F, ~FLAG_GLOBAL_IE
 0000               macro M8C_DisableIntMask
 0000               and   reg[@0], ~@1              ; disable specified interrupt enable bit
 0000               macro M8C_EnableIntMask
 0000               or    reg[@0], @1               ; enable specified interrupt enable bit
 0000               macro M8C_ClearIntFlag
 0000               mov   reg[@0], ~@1              ; clear specified interrupt enable bit
 0000               macro M8C_EnableWatchDog
 0000               and   reg[CPU_SCR0], ~CPU_SCR0_PORS_MASK
 0000               macro M8C_ClearWDT
 0000               mov   reg[RES_WDT], 00h
 0000               macro M8C_ClearWDTAndSleep
 0000               mov   reg[RES_WDT], 38h
 0000               macro M8C_Stall
 0000               or    reg[ASY_CR], ASY_CR_SYNCEN
 0000               macro M8C_Unstall
 0000               and   reg[ASY_CR], ~ASY_CR_SYNCEN
 0000               macro M8C_Sleep
 0000               or    reg[CPU_SCR0], CPU_SCR0_SLEEP_MASK
 0000               ; The next instruction to be executed depends on the state of the
 0000               ; various interrupt enable bits. If some interrupts are enabled
 0000               ; and the global interrupts are disabled, the next instruction will
 0000               ; be the one that follows the invocation of this macro. If global
 0000               ; interrupts are also enabled then the next instruction will be
 0000               ; from the interrupt vector table. If no interrupts are enabled
 0000               ; then the CPU sleeps forever.
 0000               macro M8C_Stop
 0000               ; In general, you probably don't want to do this, but here's how:
 0000               or    reg[CPU_SCR0], CPU_SCR0_STOP_MASK
 0000               ; Next instruction to be executed is located in the interrupt
 0000               ; vector table entry for Power-On Reset.
 0000               macro M8C_Reset
 0000               ; Restore CPU to the power-on reset state.
 0000               mov A, 0
 0000               SSC
 0000               ; Next non-supervisor instruction will be at interrupt vector 0.
 0000               macro Suspend_CodeCompressor
 0000               or   F, 0
 0000               macro Resume_CodeCompressor
 0000               add  SP, 0
 0000           SYSTEM_STACK_PAGE: equ 0   
 0000           SYSTEM_STACK_BASE_ADDR: equ 0h   
 0000           SYSTEM_LARGE_MEMORY_MODEL: equ 0   
 0001           SYSTEM_SMALL_MEMORY_MODEL: equ 1   
 0001           IMAGECRAFT: equ 1   
 0002           HITECH: equ 2   
 0001           TOOLCHAIN: equ IMAGECRAFT   
 0001           SYSTEM_TOOLS: equ 1   
 0001           SYSTEM_IDXPG_TRACKS_STK_PP: equ 1   
 0000           SYSTEM_IDXPG_TRACKS_IDX_PP: equ 0   
 0000           SYSTEM_MULTIPAGE_STACK: equ 0 
 0000           
 0000           
 0000           ;  ******* Function Class Definitions *******
 0000           ;
 0000           ;  These definitions are used to describe RAM access patterns. They provide
 0000           ;  documentation and they control prologue and epilogue macros that perform
 0000           ;  the necessary housekeeping functions for large memory model devices like
 0000           ;  the CY8C27000.
 0000           
 0001           RAM_USE_CLASS_1:               equ 1   ; PUSH, POP & I/O access
 0002           RAM_USE_CLASS_2:               equ 2   ; Indexed address mode on stack page
 0004           RAM_USE_CLASS_3:               equ 4   ; Indexed address mode to any page
 0008           RAM_USE_CLASS_4:               equ 8   ; Direct/Indirect address mode access
 0000           
 0000           ; ******* Hi Tech Specific *******
 0000           ; Turn on the expansion of all macros by default
                IF (TOOLCHAIN & HITECH)
                OPT EXPAND
                ENDIF
                ;  ******* Page Pointer Manipulation Macros *******
                ;
                ;  Most of the following macros are conditionally compiled so they only
                ;  produce code if the large memory model is selected.
                
                   ;-----------------------------------------------
                   ;  Set Stack Page Macro
                   ;-----------------------------------------------
                   ;
                   ;  DESC: Modify STK_PP in the large or small memory Models.
                   ;
                   ; INPUT: Constant (e.g., SYSTEM_STACK_PAGE) that specifies the RAM page on
                   ;        which stack operations like PUSH and POP store and retrieve their
                   ;        data
                   ;
                   ;  COST: 8 instruction cycles (in LMM only)
                
 0000              macro RAM_SETPAGE_STK( PG_NUMBER )
 0000              IF ( SYSTEM_LARGE_MEMORY_MODEL )
 0000                 mov reg[STK_PP], @PG_NUMBER
 0000              ENDIF
 0000              macro RAM_SETPAGE_CUR( PG_NUMBER )
 0000              IF ( SYSTEM_LARGE_MEMORY_MODEL )
 0000                 mov reg[CUR_PP], @PG_NUMBER
 0000              ENDIF
 0000              macro RAM_SETPAGE_IDX( PG_NUMBER )
 0000              IF ( SYSTEM_LARGE_MEMORY_MODEL )
 0000                 mov reg[IDX_PP], @PG_NUMBER
 0000              ENDIF
 0000              macro RAM_SETPAGE_MVR( PG_NUMBER )
 0000              IF ( SYSTEM_LARGE_MEMORY_MODEL )
 0000                 mov reg[MVR_PP], @PG_NUMBER
 0000              ENDIF
 0000              macro RAM_SETPAGE_MVW( PG_NUMBER )
 0000              IF ( SYSTEM_LARGE_MEMORY_MODEL )
 0000                 mov reg[MVW_PP], @PG_NUMBER
 0000              ENDIF
 0000              macro RAM_SETPAGE_IDX2STK
 0000              IF ( SYSTEM_LARGE_MEMORY_MODEL )
 0000                 IF ( SYSTEM_MULTIPAGE_STACK )
 0000                    mov   A, reg[STK_PP]
 0000                    mov   reg[IDX_PP], A
 0000                 ELSE
 0000                    RAM_SETPAGE_IDX SYSTEM_STACK_PAGE
 0000                 ENDIF
 0000              ENDIF
 0000              macro RAM_CHANGE_PAGE_MODE( MODE )
 0000              IF ( SYSTEM_LARGE_MEMORY_MODEL )
 0000                 and   F, ~FLAG_PGMODE_MASK        ; NOTE: transition thru 00b state
 0000                 or    F,  FLAG_PGMODE_MASK & @MODE
 0000              ENDIF
 0000              macro RAM_SET_NATIVE_PAGING
 0000              IF ( SYSTEM_LARGE_MEMORY_MODEL )
 0000              IF ( SYSTEM_IDXPG_TRACKS_STK_PP )
 0000                 or    F,  FLAG_PGMODE_11b            ; LMM w/ IndexPage<==>StackPage
 0000              ENDIF ;  PGMODE LOCKED
 0000              IF ( SYSTEM_IDXPG_TRACKS_IDX_PP )
 0000                 or    F,  FLAG_PGMODE_10b            ; LMM with independent IndexPage
 0000              ENDIF ; PGMODE FREE
 0000              ENDIF ; SYSTEM_LARGE_MEMORY_MODEL
 0000              macro RAM_RESTORE_NATIVE_PAGING
 0000              IF ( SYSTEM_LARGE_MEMORY_MODEL )
 0000              IF ( SYSTEM_IDXPG_TRACKS_STK_PP )
 0000                 RAM_CHANGE_PAGE_MODE FLAG_PGMODE_11b ; LMM w/ IndexPage<==>StackPage
 0000              ENDIF ;  PGMODE LOCKED
 0000              IF ( SYSTEM_IDXPG_TRACKS_IDX_PP )
 0000                 RAM_CHANGE_PAGE_MODE FLAG_PGMODE_10b ; LMM with independent IndexPage
 0000              ENDIF ; PGMODE FREE
 0000              ENDIF ; SYSTEM_LARGE_MEMORY_MODEL
 0000              macro RAM_X_POINTS_TO_STACKPAGE
 0000              IF ( SYSTEM_LARGE_MEMORY_MODEL )
 0000                 or   F, FLAG_PGMODE_01b
 0000              ENDIF ;  SYSTEM_LARGE_MEMORY_MODEL
 0000              macro RAM_X_POINTS_TO_INDEXPAGE
 0000              IF ( SYSTEM_LARGE_MEMORY_MODEL )
 0000                 and  F, ~FLAG_PGMODE_01b
 0000              ENDIF ;  SYSTEM_LARGE_MEMORY_MODEL
 0000              macro RAM_PROLOGUE( ACTUAL_CLASS )
 0000           
 0000              IF ( @ACTUAL_CLASS & RAM_USE_CLASS_1 )
 0000              ; Nothing to do
 0000              ENDIF ; RAM_USE_CLASS_1
 0000           
 0000              IF ( @ACTUAL_CLASS & RAM_USE_CLASS_2 )
 0000                 IF ( SYSTEM_IDXPG_TRACKS_IDX_PP )
 0000                    RAM_X_POINTS_TO_STACKPAGE         ; exit native paging mode!
 0000                 ENDIF
 0000              ENDIF ; RAM_USE_CLASS_2
 0000           
 0000              IF ( @ACTUAL_CLASS & RAM_USE_CLASS_3 )
 0000                 IF ( SYSTEM_IDXPG_TRACKS_STK_PP )
 0000                    RAM_X_POINTS_TO_INDEXPAGE         ; exit native paging mode!
 0000                 ENDIF
 0000              ENDIF ; RAM_USE_CLASS_3
 0000           
 0000              IF ( @ACTUAL_CLASS & RAM_USE_CLASS_4 )
 0000              ; Nothing to do
 0000              ENDIF ; RAM_USE_CLASS_4
 0000           
 0000              macro RAM_EPILOGUE( ACTUAL_CLASS )
 0000           
 0000              IF ( @ACTUAL_CLASS & RAM_USE_CLASS_1 )
 0000              ; Nothing to do
 0000              ENDIF ; RAM_USE_CLASS_1
 0000           
 0000              IF ( @ACTUAL_CLASS & RAM_USE_CLASS_2 )
 0000                 RAM_RESTORE_NATIVE_PAGING
 0000              ENDIF ; RAM_USE_CLASS_2
 0000           
 0000              IF ( @ACTUAL_CLASS & RAM_USE_CLASS_3 )
 0000                 RAM_RESTORE_NATIVE_PAGING
 0000              ENDIF ; RAM_USE_CLASS_3
 0000           
 0000              IF ( @ACTUAL_CLASS & RAM_USE_CLASS_4 )
 0000              ; Nothing to do
 0000              ENDIF ; RAM_USE_CLASS_4
 0000           
 0000              macro REG_PRESERVE( IOReg )
 0000              mov   A, reg[ @IOReg ]
 0000              push  A
 0000              macro REG_RESTORE( IOReg )
 0000              pop   A
 0000              mov   reg[ @IOReg ], A
 0000              macro ISR_PRESERVE_PAGE_POINTERS
 0000              IF ( SYSTEM_LARGE_MEMORY_MODEL )
 0000                 REG_PRESERVE CUR_PP
 0000                 REG_PRESERVE IDX_PP
 0000                 REG_PRESERVE MVR_PP
 0000                 REG_PRESERVE MVW_PP
 0000              ENDIF
 0000              macro ISR_RESTORE_PAGE_POINTERS
 0000              IF ( SYSTEM_LARGE_MEMORY_MODEL )
 0000                 REG_RESTORE MVW_PP
 0000                 REG_RESTORE MVR_PP
 0000                 REG_RESTORE IDX_PP
 0000                 REG_RESTORE CUR_PP
 0000              ENDIF
 0000           macro PRESERVE_CPU_CONTEXT
 0000           IF ( TOOLCHAIN & IMAGECRAFT )
 0000             PUSH A
 0000             IF ( SYSTEM_LARGE_MEMORY_MODEL )
 0000               ISR_PRESERVE_PAGE_POINTERS
 0000               RAM_RESTORE_NATIVE_PAGING
 0000               MOV reg[CUR_PP], >__r0 ;Set CUR_PP to same page as virtual registers
 0000             ENDIF
 0000             MOV A, [__r0]
 0000             PUSH A
 0000             MOV A, [__r1]
 0000             PUSH A
 0000             MOV A, [__r2]
 0000             PUSH A
 0000             MOV A, [__r3]
 0000             PUSH A
 0000             MOV A, [__r4]
 0000             PUSH A
 0000             MOV A, [__r5]
 0000             PUSH A
 0000             MOV A, [__r6]
 0000             PUSH A
 0000             MOV A, [__r7]
 0000             PUSH A
 0000             MOV A, [__r8]
 0000             PUSH A
 0000             MOV A, [__r9]
 0000             PUSH A
 0000             MOV A, [__r10]
 0000             PUSH A
 0000             MOV A, [__r11]
 0000             PUSH A
 0000             MOV A, [__rX]
 0000             PUSH A
 0000             MOV A, [__rY]
 0000             PUSH A
 0000             MOV A, [__rZ]
 0000             PUSH A
 0000             IF ( SYSTEM_LARGE_MEMORY_MODEL )
 0000               MOV REG[CUR_PP], 0
 0000             ENDIF
 0000           ENDIF
 0000           macro RESTORE_CPU_CONTEXT
 0000           IF ( TOOLCHAIN & IMAGECRAFT )
 0000             IF ( SYSTEM_LARGE_MEMORY_MODEL )
 0000               RAM_RESTORE_NATIVE_PAGING
 0000               MOV reg[CUR_PP], >__r0 ;Set CUR_PP to same page as virtual registers
 0000             ENDIF
 0000             POP A
 0000             MOV [__rZ], A
 0000             POP A
 0000             MOV [__rY], A
 0000             POP A
 0000             MOV [__rX], A
 0000             POP A
 0000             MOV [__r11], A
 0000             POP A
 0000             MOV [__r10], A
 0000             POP A
 0000             MOV [__r9], A
 0000             POP A
 0000             MOV [__r8], A
 0000             POP A
 0000             MOV [__r7], A
 0000             POP A
 0000             MOV [__r6], A
 0000             POP A
 0000             MOV [__r5], A
 0000             POP A
 0000             MOV [__r4], A
 0000             POP A
 0000             MOV [__r3], A
 0000             POP A
 0000             MOV [__r2], A
 0000             POP A
 0000             MOV [__r1], A
 0000             POP A
 0000             MOV [__r0], A
 0000             IF ( SYSTEM_LARGE_MEMORY_MODEL )
 0000               ISR_RESTORE_PAGE_POINTERS
 0000               AND F, FLAG_PGMODE_0
 0000             ENDIF
 0000             POP A
 0000           ENDIF
 0002           I2Cm_delayqtr:     equ   2            ; Define delays for proper timing at 24 MHz
 0005           I2Cm_delayhalf:    equ   5
 000C           I2Cm_delay3qtr:    equ   12
 0000           
 0000           ;12 MHz
 0000           ;I2Cm_delayqtr:    equ   3
 0000           ;I2Cm_delayhalf:   equ   3
 0000           ;I2Cm_delay3qtr:   equ   3
 0000           
 0040           I2Cm_SDA_pin:      equ   40h ; bit number of for SDA
 0080           I2Cm_SCL_pin:      equ   80h ; bit number of for SCL
 0000           I2Cm_I2CPortNum:   equ   0h     ; Port number to use for I2C Both pins will be on this port
 0000           
 0000           
 0000           ;-----------------
 0000           ; Bank 0
 0000           ;-----------------
 0000           I2Cm_I2CPRTDR:     equ   PRT0DR  ; Port number to use for I2C Both pins will be on this port
 0000           
 0000           ;-----------------
 0000           ; Bank 1
 0000           ;-----------------
 0000           
 0000           I2Cm_I2CPRTDM0:                        equ   PRT0DM0  ; Port number to use for I2C Both pins will be on this port
 0001           I2Cm_I2CPRTDM1:                        equ   PRT0DM1  ; Port number to use for I2C Both pins will be on this port
 0000           
 0000           ;-----------------
 0000           ; Misc
 0000           ;-----------------
 0001           I2Cm_READ:           equ  0x01 ; Set the R/W flag after the slave address.
 0000           I2Cm_WRITE:          equ  0x00 ; Clear the R/W flag after the slave address.
 0000           I2Cm_XFER_ERROR:     equ  0x00 ; Slave did not ACK
 0001           I2Cm_XFER_COMPLETE:  equ  0x01 ; Returned if Slave did ACK
 0000           
 0000           I2Cm_CompleteXfer:   equ  0x00 ; Perform a complete I2C transfer
 0001           I2Cm_RepStart:       equ  0x01 ; Perform a complete transfer with a Repeat Start
 0002           I2Cm_NoStop:         equ  0x02 ; Perform a complete transfer, but leave off the stop.
 0000           
 0000           I2Cm_NAKslave:       equ  0x00 ; NAK the slave after a read
 0001           I2Cm_ACKslave:       equ  0x01 ; ACK the slave after a read
 0000           
 0000           ; end of file I2Cm.inc
 0000           
 0000           ;-----------------------------------------------
 0000           ;  Global Symbols
 0000           ;-----------------------------------------------
 0000           
                export   I2Cm_Start
                export  _I2Cm_Start
                export   I2Cm_Stop
                export  _I2Cm_Stop
                export   I2Cm_fSendRepeatStart
                export  _I2Cm_fSendRepeatStart
                export   I2Cm_fSendStart
                export  _I2Cm_fSendStart
                export   I2Cm_SendStop
                export  _I2Cm_SendStop
                ; export the following 3 functions for C-implementations large or small mem models 
                export  _I2Cm_fReadBytes
                export  _I2Cm_bWriteBytes
                export  _I2Cm_bWriteCBytes
                
                export   I2Cm_fWrite
                export  _I2Cm_fWrite
                
                export   I2Cm_bRead
                export  _I2Cm_bRead
                
                IF SYSTEM_SMALL_MEMORY_MODEL
                
                export   I2Cm_fReadBytes
                export   I2Cm_bWriteBytes
                export   I2Cm_bWriteCBytes
                
                ENDIF    ;SYSTEM_SMALL_MEMORY_MODEL
                
                ;-------------------------------------------------------------------
                ;  Declare the varables for both the assembler and C compiler.
                ;
                ;-------------------------------------------------------------------
                export  I2Cm_bStatus
                export _I2Cm_bStatus
                export  I2Cm_bData
                export _I2Cm_bData
                export  I2Cm_bAddr
                export _I2Cm_bAddr
                
                ;-----------------------------------------------
                ; Variable Allocation
                ;-----------------------------------------------
                area weather_station_RAM(RAM, REL, CON)
                
 0000           _I2Cm_bStatus:
 0000            I2Cm_bStatus:                         blk   1  ; Status during transfers
 0001           _I2Cm_bData:
 0001            I2Cm_bData:                           blk   1  ; Data transfered
 0002           _I2Cm_bXferCnt:
 0002            I2Cm_bXferCnt:                                  ; Reused variable for counting transfered
 0002           _I2Cm_bAddr:                                     ; Bytes
 0002            I2Cm_bAddr:                           blk   1  ; Slave Address
 0003           _I2Cm_bit_count:
 0003            I2Cm_bit_count:                       blk   1  ; Bit counter
 0004           
                AREA UserModules (ROM, REL)
                ;-----------------------------------------------
                ;  EQUATES
                ;-----------------------------------------------
 0001           I2Cm_SLAVE_ACKed:                      equ 0x01 ; This bit set if Slave ACKed Master
 0010           I2Cm_SEND_ACK:                         equ 0x10 ; If this flag set, Master should send ACK
 0000           
 0000           .SECTION
 0000           ;-----------------------------------------------------------------------------
 0000           ;  FUNCTION NAME: I2Cm_Start
 0000           ;
 0000           ;  DESCRIPTION:
 0000           ;
 0000           ;-----------------------------------------------------------------------------
 0000           ;
 0000           ;  ARGUMENTS: none
 0000           ;
 0000           ;  RETURNS: none
 0000           ;
 0000           ;  SIDE EFFECTS:
 0000           ;    The A and X registers may be modified by this or future implementations
 0000           ;    of this function.  The same is true for all RAM page pointer registers in
 0000           ;    the Large Memory Model.  When necessary, it is the calling function's
 0000           ;    responsibility to perserve their values across calls to fastcall16 
 0000           ;    functions.
 0000           ;          
 0000           ;    Currently only the page pointer registers listed below are modified: 
 0000           ;          CUR_PP
 0000           ;
 0000           ;    Resets all pins on the I2C master port to the pulldown drive
 0000           ;
 0000           ;  THEORY of OPERATION or PROCEDURE:
 0000           ;
 0000           ;-----------------------------------------------------------------------------
 0000            I2Cm_Start:
 0000           _I2Cm_Start:
                   IF ( RAM_USE_CLASS_4 & RAM_USE_CLASS_1 )
                   ; Nothing to do
                   ENDIF ; RAM_USE_CLASS_1
                
                   IF ( RAM_USE_CLASS_4 & RAM_USE_CLASS_2 )
                      IF ( SYSTEM_IDXPG_TRACKS_IDX_PP )
                   IF ( SYSTEM_LARGE_MEMORY_MODEL )
                      or   F, FLAG_PGMODE_01b
                   ENDIF ;  SYSTEM_LARGE_MEMORY_MODEL
                      ENDIF
                   ENDIF ; RAM_USE_CLASS_2
                
                   IF ( RAM_USE_CLASS_4 & RAM_USE_CLASS_3 )
                      IF ( SYSTEM_IDXPG_TRACKS_STK_PP )
                   IF ( SYSTEM_LARGE_MEMORY_MODEL )
                      and  F, ~FLAG_PGMODE_01b
                   ENDIF ;  SYSTEM_LARGE_MEMORY_MODEL
                      ENDIF
                   ENDIF ; RAM_USE_CLASS_3
                
                   IF ( RAM_USE_CLASS_4 & RAM_USE_CLASS_4 )
                   ; Nothing to do
                   ENDIF ; RAM_USE_CLASS_4
                
                   IF ( SYSTEM_LARGE_MEMORY_MODEL )
                      mov reg[CUR_PP], >Port_0_DriveMode_1_SHADE
                   ENDIF
                    ; Set pins to drive mode high Z
 0000 2E00C0        or   [Port_0_DriveMode_1_SHADE],I2Cm_SDA_pin|I2Cm_SCL_pin
 0003 26003F        and  [Port_0_DriveMode_0_SHADE],~(I2Cm_SDA_pin|I2Cm_SCL_pin)
 0006           
 0006 7110          or    F, FLAG_XIO_MASK
 0008 5100          mov  A,[Port_0_DriveMode_1_SHADE]
 000A 6001          mov  reg[I2Cm_I2CPRTDM1],A
 000C 5100          mov  A,[Port_0_DriveMode_0_SHADE]
 000E 6000          mov  reg[I2Cm_I2CPRTDM0],A
 0010 70EF          and   F, ~FLAG_XIO_MASK
 0012                                                                ; Set both pins, low so that only the port
 0012                                                                ; mode has to be changed from a 0 to a 1
 0012 26003F        and  [Port_0_Data_SHADE],~(I2Cm_SDA_pin|I2Cm_SCL_pin)
 0015 5100          mov  A,[Port_0_Data_SHADE]
 0017 6000          mov  reg[I2Cm_I2CPRTDR],A
                   IF ( RAM_USE_CLASS_4 & RAM_USE_CLASS_1 )
                   ; Nothing to do
                   ENDIF ; RAM_USE_CLASS_1
                
                   IF ( RAM_USE_CLASS_4 & RAM_USE_CLASS_2 )
                   IF ( SYSTEM_LARGE_MEMORY_MODEL )
                   IF ( SYSTEM_IDXPG_TRACKS_STK_PP )
                   IF ( SYSTEM_LARGE_MEMORY_MODEL )
                      and   F, ~FLAG_PGMODE_MASK        ; NOTE: transition thru 00b state
                      or    F,  FLAG_PGMODE_MASK & FLAG_PGMODE_11b
                   ENDIF
                   ENDIF ;  PGMODE LOCKED
                   IF ( SYSTEM_IDXPG_TRACKS_IDX_PP )
                   IF ( SYSTEM_LARGE_MEMORY_MODEL )
                      and   F, ~FLAG_PGMODE_MASK        ; NOTE: transition thru 00b state
                      or    F,  FLAG_PGMODE_MASK & FLAG_PGMODE_10b
                   ENDIF
                   ENDIF ; PGMODE FREE
                   ENDIF ; SYSTEM_LARGE_MEMORY_MODEL
                   ENDIF ; RAM_USE_CLASS_2
                
                   IF ( RAM_USE_CLASS_4 & RAM_USE_CLASS_3 )
                   IF ( SYSTEM_LARGE_MEMORY_MODEL )
                   IF ( SYSTEM_IDXPG_TRACKS_STK_PP )
                   IF ( SYSTEM_LARGE_MEMORY_MODEL )
                      and   F, ~FLAG_PGMODE_MASK        ; NOTE: transition thru 00b state
                      or    F,  FLAG_PGMODE_MASK & FLAG_PGMODE_11b
                   ENDIF
                   ENDIF ;  PGMODE LOCKED
                   IF ( SYSTEM_IDXPG_TRACKS_IDX_PP )
                   IF ( SYSTEM_LARGE_MEMORY_MODEL )
                      and   F, ~FLAG_PGMODE_MASK        ; NOTE: transition thru 00b state
                      or    F,  FLAG_PGMODE_MASK & FLAG_PGMODE_10b
                   ENDIF
                   ENDIF ; PGMODE FREE
                   ENDIF ; SYSTEM_LARGE_MEMORY_MODEL
                   ENDIF ; RAM_USE_CLASS_3
                
                   IF ( RAM_USE_CLASS_4 & RAM_USE_CLASS_4 )
                   ; Nothing to do
                   ENDIF ; RAM_USE_CLASS_4
                
 0019 7F            ret
 001A           .ENDSECTION
 001A           
 001A           .SECTION
 001A           ;-----------------------------------------------------------------------------
 001A           ;  FUNCTION NAME: I2Cm_Stop
 001A           ;
 001A           ;  DESCRIPTION:
 001A           ;    This function performs no operation and is used for future
 001A           ;    module compatibility.
 001A           ;
 001A           ;-----------------------------------------------------------------------------
 001A           ;
 001A           ;  ARGUMENTS: none
 001A           ;
 001A           ;  RETURNS: none
 001A           ;
 001A           ;  SIDE EFFECTS:
 001A           ;    The A and X registers may be modified by this or future implementations
 001A           ;    of this function.  The same is true for all RAM page pointer registers in
 001A           ;    the Large Memory Model.  When necessary, it is the calling function's
 001A           ;    responsibility to perserve their values across calls to fastcall16 
 001A           ;    functions.
 001A           ;          
 001A            I2Cm_Stop:
 001A           _I2Cm_Stop:
                   IF ( RAM_USE_CLASS_1 & RAM_USE_CLASS_1 )
                   ; Nothing to do
                   ENDIF ; RAM_USE_CLASS_1
                
                   IF ( RAM_USE_CLASS_1 & RAM_USE_CLASS_2 )
                      IF ( SYSTEM_IDXPG_TRACKS_IDX_PP )
                   IF ( SYSTEM_LARGE_MEMORY_MODEL )
                      or   F, FLAG_PGMODE_01b
                   ENDIF ;  SYSTEM_LARGE_MEMORY_MODEL
                      ENDIF
                   ENDIF ; RAM_USE_CLASS_2
                
                   IF ( RAM_USE_CLASS_1 & RAM_USE_CLASS_3 )
                      IF ( SYSTEM_IDXPG_TRACKS_STK_PP )
                   IF ( SYSTEM_LARGE_MEMORY_MODEL )
                      and  F, ~FLAG_PGMODE_01b
                   ENDIF ;  SYSTEM_LARGE_MEMORY_MODEL
                      ENDIF
                   ENDIF ; RAM_USE_CLASS_3
                
                   IF ( RAM_USE_CLASS_1 & RAM_USE_CLASS_4 )
                   ; Nothing to do
                   ENDIF ; RAM_USE_CLASS_4
                
                   IF ( RAM_USE_CLASS_1 & RAM_USE_CLASS_1 )
                   ; Nothing to do
                   ENDIF ; RAM_USE_CLASS_1
                
                   IF ( RAM_USE_CLASS_1 & RAM_USE_CLASS_2 )
                   IF ( SYSTEM_LARGE_MEMORY_MODEL )
                   IF ( SYSTEM_IDXPG_TRACKS_STK_PP )
                   IF ( SYSTEM_LARGE_MEMORY_MODEL )
                      and   F, ~FLAG_PGMODE_MASK        ; NOTE: transition thru 00b state
                      or    F,  FLAG_PGMODE_MASK & FLAG_PGMODE_11b
                   ENDIF
                   ENDIF ;  PGMODE LOCKED
                   IF ( SYSTEM_IDXPG_TRACKS_IDX_PP )
                   IF ( SYSTEM_LARGE_MEMORY_MODEL )
                      and   F, ~FLAG_PGMODE_MASK        ; NOTE: transition thru 00b state
                      or    F,  FLAG_PGMODE_MASK & FLAG_PGMODE_10b
                   ENDIF
                   ENDIF ; PGMODE FREE
                   ENDIF ; SYSTEM_LARGE_MEMORY_MODEL
                   ENDIF ; RAM_USE_CLASS_2
                
                   IF ( RAM_USE_CLASS_1 & RAM_USE_CLASS_3 )
                   IF ( SYSTEM_LARGE_MEMORY_MODEL )
                   IF ( SYSTEM_IDXPG_TRACKS_STK_PP )
                   IF ( SYSTEM_LARGE_MEMORY_MODEL )
                      and   F, ~FLAG_PGMODE_MASK        ; NOTE: transition thru 00b state
                      or    F,  FLAG_PGMODE_MASK & FLAG_PGMODE_11b
                   ENDIF
                   ENDIF ;  PGMODE LOCKED
                   IF ( SYSTEM_IDXPG_TRACKS_IDX_PP )
                   IF ( SYSTEM_LARGE_MEMORY_MODEL )
                      and   F, ~FLAG_PGMODE_MASK        ; NOTE: transition thru 00b state
                      or    F,  FLAG_PGMODE_MASK & FLAG_PGMODE_10b
                   ENDIF
                   ENDIF ; PGMODE FREE
                   ENDIF ; SYSTEM_LARGE_MEMORY_MODEL
                   ENDIF ; RAM_USE_CLASS_3
                
                   IF ( RAM_USE_CLASS_1 & RAM_USE_CLASS_4 )
                   ; Nothing to do
                   ENDIF ; RAM_USE_CLASS_4
                
 001A 7F            ret
 001B           .ENDSECTION
 001B           
 001B           .SECTION
 001B           ;-----------------------------------------------------------------------------
 001B           ;  FUNCTION NAME: I2Cm_fReadBytes
 001B           ;
 001B           ;  DESCRIPTION:
 001B           ;
 001B           ;-----------------------------------------------------------------------------
 001B           ;
 001B           ;  ARGUMENTS:
 001B           ;  [SP-3]=> Address of slave
 001B           ;  [SP-4]=> LSB of Array address to put data in.
 001B           ;  [SP-5]=> MSB of Array address to put data in.
 001B           ;  [SP-6]=> Count of bytes to read.
 001B           ;  [SP-7]=> Mode flags that allow the programmer to set flags
 001B           ;           to determine if:
 001B           ;             0x01 => Use RepeatStart instead of Start
 001B           ;             0x02 => Don't send Stop
 001B           ;
 001B           ;  RETURNS:
 001B           ;    I2Cm_bStatus - Cleared if a slave responds to a request. Set otherwise
 001B           ;
 001B           ;  SIDE EFFECTS:
 001B           ;    The A and X registers may be modified by this or future implementations
 001B           ;    of this function.  The same is true for all RAM page pointer registers in
 001B           ;    the Large Memory Model.  When necessary, it is the calling function's
 001B           ;    responsibility to perserve their values across calls to fastcall16 
 001B           ;    functions.
 001B           ;          
 001B           ;    Currently only the page pointer registers listed below are modified: 
 001B           ;          CUR_PP
 001B           ;                  IDX_PP
 001B           ;
 FFFFFFFD           SlaveAdr:     equ  -3
 FFFFFFFC           RxArrayLSB:   equ  -4
 FFFFFFFB           RxArrayMSB:   equ  -5
 FFFFFFFA           RxByteCount:  equ  -6
 FFFFFFF9           RxMode:       equ  -7
 001B           
 001B           _I2Cm_fReadBytes:
                   IF ( RAM_USE_CLASS_4 & RAM_USE_CLASS_1 )
                   ; Nothing to do
                   ENDIF ; RAM_USE_CLASS_1
                
                   IF ( RAM_USE_CLASS_4 & RAM_USE_CLASS_2 )
                      IF ( SYSTEM_IDXPG_TRACKS_IDX_PP )
                   IF ( SYSTEM_LARGE_MEMORY_MODEL )
                      or   F, FLAG_PGMODE_01b
                   ENDIF ;  SYSTEM_LARGE_MEMORY_MODEL
                      ENDIF
                   ENDIF ; RAM_USE_CLASS_2
                
                   IF ( RAM_USE_CLASS_4 & RAM_USE_CLASS_3 )
                      IF ( SYSTEM_IDXPG_TRACKS_STK_PP )
                   IF ( SYSTEM_LARGE_MEMORY_MODEL )
                      and  F, ~FLAG_PGMODE_01b
                   ENDIF ;  SYSTEM_LARGE_MEMORY_MODEL
                      ENDIF
                   ENDIF ; RAM_USE_CLASS_3
                
                   IF ( RAM_USE_CLASS_4 & RAM_USE_CLASS_4 )
                   ; Nothing to do
                   ENDIF ; RAM_USE_CLASS_4
                
                   IF ( RAM_USE_CLASS_3 & RAM_USE_CLASS_1 )
                   ; Nothing to do
                   ENDIF ; RAM_USE_CLASS_1
                
                   IF ( RAM_USE_CLASS_3 & RAM_USE_CLASS_2 )
                      IF ( SYSTEM_IDXPG_TRACKS_IDX_PP )
                   IF ( SYSTEM_LARGE_MEMORY_MODEL )
                      or   F, FLAG_PGMODE_01b
                   ENDIF ;  SYSTEM_LARGE_MEMORY_MODEL
                      ENDIF
                   ENDIF ; RAM_USE_CLASS_2
                
                   IF ( RAM_USE_CLASS_3 & RAM_USE_CLASS_3 )
                      IF ( SYSTEM_IDXPG_TRACKS_STK_PP )
                   IF ( SYSTEM_LARGE_MEMORY_MODEL )
                      and  F, ~FLAG_PGMODE_01b
                   ENDIF ;  SYSTEM_LARGE_MEMORY_MODEL
                      ENDIF
                   ENDIF ; RAM_USE_CLASS_3
                
                   IF ( RAM_USE_CLASS_3 & RAM_USE_CLASS_4 )
                   ; Nothing to do
                   ENDIF ; RAM_USE_CLASS_4
                
                   IF ( SYSTEM_LARGE_MEMORY_MODEL )
                      IF ( SYSTEM_MULTIPAGE_STACK )
                         mov   A, reg[STK_PP]
                         mov   reg[IDX_PP], A
                      ELSE
                   IF ( SYSTEM_LARGE_MEMORY_MODEL )
                      mov reg[IDX_PP], SYSTEM_STACK_PAGE
                   ENDIF
                      ENDIF
                   ENDIF
                   IF ( SYSTEM_LARGE_MEMORY_MODEL )
                      mov reg[CUR_PP], >I2Cm_bStatus
                   ENDIF
 001B 4F            mov   X, SP
 001C               
 001C 52FD          mov   A, [X+SlaveAdr]
 001E 64            asl   A                                                ; Shift address to the left to make
 001F                                                                      ; a complete byte with the R/W bit.
 001F 2901          or    A,0x01                                           ; OR the address with the Read bit.
 0021 550000        mov   [I2Cm_bStatus],0x00                              ; Clear all flags
 0024 48F901        tst   [x+RxMode],I2Cm_RepStart
 0027 B005          jnz   DoRestartRx
 0029 91AE          call  I2C_DoStart                                      ; Send a start and address.
 002B 8003          jmp   CheckRxAck
 002D           DoRestartRx:
 002D 9177          call  I2C_DoRepeatStart                                ; Send a repeat start and address.
 002F           CheckRxAck:                                                ; Test to see if Slave ACKed
                   IF ( SYSTEM_LARGE_MEMORY_MODEL )
                      mov reg[CUR_PP], >I2Cm_bStatus
                   ENDIF
 002F 470001        tst   [I2Cm_bStatus],I2Cm_SLAVE_ACKed
 0032 A020          jz    End_RD_Loop
 0034                                                                      ; Send ACK until last byte
 0034 2E0010        or    [I2Cm_bStatus],I2Cm_SEND_ACK                     ; Send ACK until last byte
 0037           RD_Loop:                                                   ; Loop through bytes
 0037 10            push  x                                                ; Save X for later
 0038 7BFA          dec   [x+RxByteCount]                                  ; Decrement data counter
 003A B004          jnz   I2C_READ
 003C 2600EF        and   [I2Cm_bStatus],~I2Cm_SEND_ACK                    ; If last Byte, don't ACK
 003F           I2C_READ:
 003F 9249          call  I2Cm_read                                        ; Read a byte
                   IF ( SYSTEM_LARGE_MEMORY_MODEL )
                      mov reg[CUR_PP], >I2Cm_bStatus
                   ENDIF
 0041 20            pop   x                                                ; Restore x
 0042 10            push  x
 0043 52FC          mov   a,[x+RxArrayLSB]                                 ; Get pointer to data and put it in X
 0045 08            push  a                                                ; push the index pointer onto the stack (will be popped to x) 
                IF SYSTEM_LARGE_MEMORY_MODEL
                    mov   A,[x+RxArrayMSB]
                   IF ( SYSTEM_LARGE_MEMORY_MODEL )
                      mov reg[IDX_PP], A
                   ENDIF
                ENDIF
 0046 20            pop   x                                                ; restores the index pointer pushed a few lines above
 0047 5101          mov   a,[I2Cm_bData]                                   ; Save data in data array
 0049 5400          mov   [x],a                                            ; Put read data in array
 004B 20            pop   x                                                ; Restore the original pointer (for the subrtn params)
                   IF ( SYSTEM_LARGE_MEMORY_MODEL )
                      IF ( SYSTEM_MULTIPAGE_STACK )
                         mov   A, reg[STK_PP]
                         mov   reg[IDX_PP], A
                      ELSE
                   IF ( SYSTEM_LARGE_MEMORY_MODEL )
                      mov reg[IDX_PP], SYSTEM_STACK_PAGE
                   ENDIF
                      ENDIF
                   ENDIF
 004C 77FC          inc   [x+RxArrayLSB]                                   ; Advance data pointer
 004E 48FAFF        tst   [x+RxByteCount],FFh                              ; Decrement data counter
 0051 BFE5          jnz   RD_Loop                                          ; Not finished, do another byte.
 0053           End_RD_Loop:                                               ; Endloop
 0053 48F902        tst   [x+RxMode],I2Cm_NoStop
 0056 B003          jnz   SkipRxStop
 0058 92B6          call  I2Cm_SendStop
 005A           SkipRxStop:
                   IF ( SYSTEM_LARGE_MEMORY_MODEL )
                      mov reg[CUR_PP], >I2Cm_bStatus
                   ENDIF
 005A 5000          mov   a,I2Cm_XFER_ERROR                                ; Clear return value until we test if slave ACKed
 005C 470001        tst   [I2Cm_bStatus],I2Cm_SLAVE_ACKed                  ; Test to see if Slave ACKed
 005F A003          jz    End_ReadBytes
 0061 5001          mov   a,I2Cm_XFER_COMPLETE                             ; Return ACKed True
 0063           End_ReadBytes:
                   IF ( RAM_USE_CLASS_3 & RAM_USE_CLASS_1 )
                   ; Nothing to do
                   ENDIF ; RAM_USE_CLASS_1
                
                   IF ( RAM_USE_CLASS_3 & RAM_USE_CLASS_2 )
                   IF ( SYSTEM_LARGE_MEMORY_MODEL )
                   IF ( SYSTEM_IDXPG_TRACKS_STK_PP )
                   IF ( SYSTEM_LARGE_MEMORY_MODEL )
                      and   F, ~FLAG_PGMODE_MASK        ; NOTE: transition thru 00b state
                      or    F,  FLAG_PGMODE_MASK & FLAG_PGMODE_11b
                   ENDIF
                   ENDIF ;  PGMODE LOCKED
                   IF ( SYSTEM_IDXPG_TRACKS_IDX_PP )
                   IF ( SYSTEM_LARGE_MEMORY_MODEL )
                      and   F, ~FLAG_PGMODE_MASK        ; NOTE: transition thru 00b state
                      or    F,  FLAG_PGMODE_MASK & FLAG_PGMODE_10b
                   ENDIF
                   ENDIF ; PGMODE FREE
                   ENDIF ; SYSTEM_LARGE_MEMORY_MODEL
                   ENDIF ; RAM_USE_CLASS_2
                
                   IF ( RAM_USE_CLASS_3 & RAM_USE_CLASS_3 )
                   IF ( SYSTEM_LARGE_MEMORY_MODEL )
                   IF ( SYSTEM_IDXPG_TRACKS_STK_PP )
                   IF ( SYSTEM_LARGE_MEMORY_MODEL )
                      and   F, ~FLAG_PGMODE_MASK        ; NOTE: transition thru 00b state
                      or    F,  FLAG_PGMODE_MASK & FLAG_PGMODE_11b
                   ENDIF
                   ENDIF ;  PGMODE LOCKED
                   IF ( SYSTEM_IDXPG_TRACKS_IDX_PP )
                   IF ( SYSTEM_LARGE_MEMORY_MODEL )
                      and   F, ~FLAG_PGMODE_MASK        ; NOTE: transition thru 00b state
                      or    F,  FLAG_PGMODE_MASK & FLAG_PGMODE_10b
                   ENDIF
                   ENDIF ; PGMODE FREE
                   ENDIF ; SYSTEM_LARGE_MEMORY_MODEL
                   ENDIF ; RAM_USE_CLASS_3
                
                   IF ( RAM_USE_CLASS_3 & RAM_USE_CLASS_4 )
                   ; Nothing to do
                   ENDIF ; RAM_USE_CLASS_4
                
                   IF ( RAM_USE_CLASS_4 & RAM_USE_CLASS_1 )
                   ; Nothing to do
                   ENDIF ; RAM_USE_CLASS_1
                
                   IF ( RAM_USE_CLASS_4 & RAM_USE_CLASS_2 )
                   IF ( SYSTEM_LARGE_MEMORY_MODEL )
                   IF ( SYSTEM_IDXPG_TRACKS_STK_PP )
                   IF ( SYSTEM_LARGE_MEMORY_MODEL )
                      and   F, ~FLAG_PGMODE_MASK        ; NOTE: transition thru 00b state
                      or    F,  FLAG_PGMODE_MASK & FLAG_PGMODE_11b
                   ENDIF
                   ENDIF ;  PGMODE LOCKED
                   IF ( SYSTEM_IDXPG_TRACKS_IDX_PP )
                   IF ( SYSTEM_LARGE_MEMORY_MODEL )
                      and   F, ~FLAG_PGMODE_MASK        ; NOTE: transition thru 00b state
                      or    F,  FLAG_PGMODE_MASK & FLAG_PGMODE_10b
                   ENDIF
                   ENDIF ; PGMODE FREE
                   ENDIF ; SYSTEM_LARGE_MEMORY_MODEL
                   ENDIF ; RAM_USE_CLASS_2
                
                   IF ( RAM_USE_CLASS_4 & RAM_USE_CLASS_3 )
                   IF ( SYSTEM_LARGE_MEMORY_MODEL )
                   IF ( SYSTEM_IDXPG_TRACKS_STK_PP )
                   IF ( SYSTEM_LARGE_MEMORY_MODEL )
                      and   F, ~FLAG_PGMODE_MASK        ; NOTE: transition thru 00b state
                      or    F,  FLAG_PGMODE_MASK & FLAG_PGMODE_11b
                   ENDIF
                   ENDIF ;  PGMODE LOCKED
                   IF ( SYSTEM_IDXPG_TRACKS_IDX_PP )
                   IF ( SYSTEM_LARGE_MEMORY_MODEL )
                      and   F, ~FLAG_PGMODE_MASK        ; NOTE: transition thru 00b state
                      or    F,  FLAG_PGMODE_MASK & FLAG_PGMODE_10b
                   ENDIF
                   ENDIF ; PGMODE FREE
                   ENDIF ; SYSTEM_LARGE_MEMORY_MODEL
                   ENDIF ; RAM_USE_CLASS_3
                
                   IF ( RAM_USE_CLASS_4 & RAM_USE_CLASS_4 )
                   ; Nothing to do
                   ENDIF ; RAM_USE_CLASS_4
                
 0063 7F            ret
 0064           .ENDSECTION
 0064           
                IF SYSTEM_SMALL_MEMORY_MODEL
 0064           .SECTION
 0064           ;-----------------------------------------------------------------------------
 0064           ;  FUNCTION NAME: I2Cm_fReadBytes
 0064           ;
 0064           ;  DESCRIPTION:
 0064           ;
 0064           ;-----------------------------------------------------------------------------
 0064           ;
 0064           ;  ARGUMENTS:
 0064           ;      A => Address of slave
 0064           ;      X => Pointer to other arguments.
 0064           ;    [x] => LSB of Array address to put data in.
 0064           ;  [X-1] => MSB of Array address to put data in (ignorned)
 0064           ;  [X-2] => Count of bytes to read.
 0064           ;  [X-3] => Mode flags that allow the programmer to set flags
 0064           ;           to determine if:
 0064           ;             0x01 => Use RepeatStart instead of Start
 0064           ;             0x02 => Don't send Stop
 0064           ;
 0064           ;  RETURNS:
 0064           ;    I2Cm_bStatus - Cleared if a slave responds to a request. Set otherwise
 0064           ;
 0064           ;  SIDE EFFECTS:
 0064           ;    The A and X registers may be modified by this or future implementations
 0064           ;    of this function.  The same is true for all RAM page pointer registers in
 0064           ;    the Large Memory Model.  When necessary, it is the calling function's
 0064           ;    responsibility to perserve their values across calls to fastcall16 
 0064           ;    functions.
 0064           ;          
 0000           RxArray_X:      equ   0
 FFFFFFFE           RxByteCount_X:  equ  -2
 FFFFFFFD           RxMode_X:       equ  -3
 0064           
 0064            I2Cm_fReadBytes:		                 
 0064 64            asl   A                                            ; Shift address to the left to make
 0065                                                                  ; a complete byte with the R/W bit.
 0065 2901          or    A,0x01                                       ; OR the address with the Read bit.
 0067 550000        mov   [I2Cm_bStatus],0x00                              ; Clear all flags
 006A 48FD01        tst   [x+RxMode_X],I2Cm_RepStart
 006D B005          jnz   DoRestartRxSmm
 006F 9168          call  I2C_DoStart                                      ; Send a start and address.
 0071 8003          jmp   CheckRxAckSmm
 0073           DoRestartRxSmm:
 0073 9131          call  I2C_DoRepeatStart                                ; Send a repeat start and address.
 0075           CheckRxAckSmm:                                                ; Test to see if Slave ACKed
 0075 470001        tst   [I2Cm_bStatus],I2Cm_SLAVE_ACKed
 0078 A01E          jz    End_RD_LoopSmm
 007A                                                                      ; Send ACK until last byte
 007A 2E0010        or    [I2Cm_bStatus],I2Cm_SEND_ACK                     ; Send ACK until last byte
 007D           RD_LoopSmm:                                                   ; Loop through bytes
 007D 10            push  x                                                ; Save X for later
 007E 7BFE          dec   [x+RxByteCount_X]                                ; Decrement data counter
 0080 B004          jnz   I2C_READSmm
 0082 2600EF        and   [I2Cm_bStatus],~I2Cm_SEND_ACK                    ; If last Byte, don't ACK
 0085           I2C_READSmm:
 0085 9203          call  I2Cm_read                                        ; Read a byte
 0087 20            pop   x                                                ; Restore x
 0088 10            push  x                                                ; Store x
 0089 5900          mov   x,[x+RxArray_X]                                  ; Get pointer to data and put it in X
 008B 5101          mov   a,[I2Cm_bData]                                   ; Save data in data array
 008D 5400          mov   [x+RxArray_X],a                                  ; Put read data in array
 008F 20            pop   x                                                ; Restore the original pointer
 0090 7700          inc   [x+RxArray_X]                                    ; Advance data pointer
 0092 48FEFF        tst   [x+RxByteCount_X],FFh                            ; Decrement data counter
 0095 BFE7          jnz   RD_LoopSmm                                       ; Not finished, do another byte.
 0097           End_RD_LoopSmm:                                            ; Endloop
 0097 48FD02        tst   [x+RxMode_X],I2Cm_NoStop
 009A B003          jnz   SkipRxStopSmm
 009C 9272          call  I2Cm_SendStop
 009E           SkipRxStopSmm:
 009E 5000          mov   a,I2Cm_XFER_ERROR                                ; Clear return value until we test if slave ACKed
 00A0 470001        tst   [I2Cm_bStatus],I2Cm_SLAVE_ACKed                  ; Test to see if Slave ACKed
 00A3 A003          jz    End_ReadBytesSmm
 00A5 5001          mov   a,I2Cm_XFER_COMPLETE                             ; Return ACKed True
 00A7           End_ReadBytesSmm:
 00A7 7F            ret
 00A8           .ENDSECTION
                ENDIF
                
 00A8           .SECTION
 00A8           ;-----------------------------------------------------------------------------
 00A8           ;  FUNCTION NAME: I2Cm_bWriteBytes
 00A8           ;
 00A8           ;  DESCRIPTION:
 00A8           ;    Write multiple data bits to slave device.
 00A8           ;
 00A8           ;-----------------------------------------------------------------------------
 00A8           ;
 00A8           ;  ARGUMENTS:
 00A8           ; [SP-3] => Address of slave
 00A8           ; [SP-4] => LSB of Array address to put data in.
 00A8           ; [SP-5] => MSB of Array address to put data in.
 00A8           ; [SP-6] => Count of bytes to write.
 00A8           ; [SP-7] => Mode flags that allow the programmer to set flags
 00A8           ;           to determine if:
 00A8           ;              0x01 => Use RePeatStart instead of Start
 00A8           ;              0x02 => Don't send Stop
 00A8           ;
 00A8           ;
 00A8           ;  RETURNS:
 00A8           ;    I2Cm_bStatus - Cleared if a slave responds to a request. Set otherwise
 00A8           ;
 00A8           ;  SIDE EFFECTS:
 00A8           ;    The A and X registers may be modified by this or future implementations
 00A8           ;    of this function.  The same is true for all RAM page pointer registers in
 00A8           ;    the Large Memory Model.  When necessary, it is the calling function's
 00A8           ;    responsibility to perserve their values across calls to fastcall16 
 00A8           ;    functions.
 00A8           ;          
 00A8           ;    Currently only the page pointer registers listed below are modified: 
 00A8           ;          CUR_PP
 00A8           ;                  IDX_PP
 00A8           ;
 FFFFFFFD           TxSlaveAdr:   equ  -3
 FFFFFFFC           TxArrayLSB:   equ  -4
 FFFFFFFB           TxArrayMSB:   equ  -5
 FFFFFFFA           TxByteCount:  equ  -6
 FFFFFFF9           TxMode:       equ  -7
 00A8           
 00A8           _I2Cm_bWriteBytes:
                   IF ( RAM_USE_CLASS_4 & RAM_USE_CLASS_1 )
                   ; Nothing to do
                   ENDIF ; RAM_USE_CLASS_1
                
                   IF ( RAM_USE_CLASS_4 & RAM_USE_CLASS_2 )
                      IF ( SYSTEM_IDXPG_TRACKS_IDX_PP )
                   IF ( SYSTEM_LARGE_MEMORY_MODEL )
                      or   F, FLAG_PGMODE_01b
                   ENDIF ;  SYSTEM_LARGE_MEMORY_MODEL
                      ENDIF
                   ENDIF ; RAM_USE_CLASS_2
                
                   IF ( RAM_USE_CLASS_4 & RAM_USE_CLASS_3 )
                      IF ( SYSTEM_IDXPG_TRACKS_STK_PP )
                   IF ( SYSTEM_LARGE_MEMORY_MODEL )
                      and  F, ~FLAG_PGMODE_01b
                   ENDIF ;  SYSTEM_LARGE_MEMORY_MODEL
                      ENDIF
                   ENDIF ; RAM_USE_CLASS_3
                
                   IF ( RAM_USE_CLASS_4 & RAM_USE_CLASS_4 )
                   ; Nothing to do
                   ENDIF ; RAM_USE_CLASS_4
                
                   IF ( RAM_USE_CLASS_3 & RAM_USE_CLASS_1 )
                   ; Nothing to do
                   ENDIF ; RAM_USE_CLASS_1
                
                   IF ( RAM_USE_CLASS_3 & RAM_USE_CLASS_2 )
                      IF ( SYSTEM_IDXPG_TRACKS_IDX_PP )
                   IF ( SYSTEM_LARGE_MEMORY_MODEL )
                      or   F, FLAG_PGMODE_01b
                   ENDIF ;  SYSTEM_LARGE_MEMORY_MODEL
                      ENDIF
                   ENDIF ; RAM_USE_CLASS_2
                
                   IF ( RAM_USE_CLASS_3 & RAM_USE_CLASS_3 )
                      IF ( SYSTEM_IDXPG_TRACKS_STK_PP )
                   IF ( SYSTEM_LARGE_MEMORY_MODEL )
                      and  F, ~FLAG_PGMODE_01b
                   ENDIF ;  SYSTEM_LARGE_MEMORY_MODEL
                      ENDIF
                   ENDIF ; RAM_USE_CLASS_3
                
                   IF ( RAM_USE_CLASS_3 & RAM_USE_CLASS_4 )
                   ; Nothing to do
                   ENDIF ; RAM_USE_CLASS_4
                
                   IF ( SYSTEM_LARGE_MEMORY_MODEL )
                      IF ( SYSTEM_MULTIPAGE_STACK )
                         mov   A, reg[STK_PP]
                         mov   reg[IDX_PP], A
                      ELSE
                   IF ( SYSTEM_LARGE_MEMORY_MODEL )
                      mov reg[IDX_PP], SYSTEM_STACK_PAGE
                   ENDIF
                      ENDIF
                   ENDIF
                   IF ( SYSTEM_LARGE_MEMORY_MODEL )
                      mov reg[CUR_PP], >I2Cm_bStatus
                   ENDIF
 00A8 4F            mov   X, SP
 00A9               
 00A9 52FD          mov   A,[x+TxSlaveAdr]
 00AB 64            asl   A                                           ; Shift address to the left to make
 00AC                                                                 ; a complete byte with the R/W bit.
 00AC                                                                 ; The ASL takes care of clearing bit 0.
 00AC 550000        mov   [I2Cm_bStatus],0x00                         ; Clear all flags
 00AF           
 00AF           
 00AF 48F901        tst   [x+TxMode],I2Cm_RepStart
 00B2 B005          jnz   DoRestartTx
 00B4 9123          call  I2C_DoStart                                 ; Send a start and address.
 00B6 8003          jmp   DoTxAck
 00B8           DoRestartTx:
 00B8 90EC          call  I2C_DoRepeatStart                           ; Send a repeat start and address.
 00BA           DoTxAck:
                   IF ( SYSTEM_LARGE_MEMORY_MODEL )
                      mov reg[CUR_PP], >I2Cm_bStatus
                   ENDIF
 00BA 550200        mov   [I2Cm_bXferCnt],0x00                        ; Zero out byte count first
 00BD 470001        tst   [I2Cm_bStatus],I2Cm_SLAVE_ACKed             ; Test to see if Slave ACKed
 00C0 A01A          jz    End_WR_Loop
 00C2           WR_Loop:                                              ; Loop through bytes
                   IF ( SYSTEM_LARGE_MEMORY_MODEL )
                      IF ( SYSTEM_MULTIPAGE_STACK )
                         mov   A, reg[STK_PP]
                         mov   reg[IDX_PP], A
                      ELSE
                   IF ( SYSTEM_LARGE_MEMORY_MODEL )
                      mov reg[IDX_PP], SYSTEM_STACK_PAGE
                   ENDIF
                      ENDIF
                   ENDIF
 00C2 10            push  x                                           ; Save X for later
 00C3 52FC          mov   a,[x+TxArrayLSB]                            ; Get pointer to data and put it in X
 00C5 08                push  a                                           ; save the address on the stack (will pop it back into X)
                IF SYSTEM_LARGE_MEMORY_MODEL
                    mov   a,[x+TxArrayMSB]
                   IF ( SYSTEM_LARGE_MEMORY_MODEL )
                      mov reg[IDX_PP], a
                   ENDIF
                ENDIF
 00C6 20            pop   x                                           ; this recovers the address previously stoed on teh stack
 00C7 5200          mov   a,[x]                                       ; Get data pointer to by X
 00C9 5301          mov   [I2Cm_bData],a                              ; Save data in temp location
 00CB 9136          call  I2Cm_write                                  ; Write the data
                   IF ( SYSTEM_LARGE_MEMORY_MODEL )
                      mov reg[CUR_PP], >I2Cm_bStatus
                   ENDIF
                   IF ( SYSTEM_LARGE_MEMORY_MODEL )
                      IF ( SYSTEM_MULTIPAGE_STACK )
                         mov   A, reg[STK_PP]
                         mov   reg[IDX_PP], A
                      ELSE
                   IF ( SYSTEM_LARGE_MEMORY_MODEL )
                      mov reg[IDX_PP], SYSTEM_STACK_PAGE
                   ENDIF
                      ENDIF
                   ENDIF
 00CD 20            pop   x
 00CE 470001        tst   [I2Cm_bStatus],I2Cm_SLAVE_ACKed
 00D1 A00E          jz    DoWBstop                                    ; Stop transfer if NAKed
 00D3 7602          inc   [I2Cm_bXferCnt]                             ; Increment transfer byte count
 00D5 77FC          inc   [x+TxArrayLSB]                              ; Advance pointer
 00D7 7BFA          dec   [x+TxByteCount]                             ; Decrement byte counter
 00D9 BFE8          jnz   WR_Loop                                     ; Not finished, do another byte.
 00DB           End_WR_Loop:                                          ; Endloop
 00DB 48F902        tst   [x+TxMode],I2Cm_NoStop
 00DE B003          jnz   SkipTxStop
 00E0           DoWBstop:
 00E0 922E          call  I2Cm_SendStop
 00E2           SkipTxStop:
                   IF ( SYSTEM_LARGE_MEMORY_MODEL )
                      mov reg[CUR_PP], >I2Cm_bStatus
                   ENDIF
 00E2 5102          mov   a,[I2Cm_bXferCnt]                           ; Return bytes transfered
 00E4           End_WriteBytes:
                   IF ( RAM_USE_CLASS_3 & RAM_USE_CLASS_1 )
                   ; Nothing to do
                   ENDIF ; RAM_USE_CLASS_1
                
                   IF ( RAM_USE_CLASS_3 & RAM_USE_CLASS_2 )
                   IF ( SYSTEM_LARGE_MEMORY_MODEL )
                   IF ( SYSTEM_IDXPG_TRACKS_STK_PP )
                   IF ( SYSTEM_LARGE_MEMORY_MODEL )
                      and   F, ~FLAG_PGMODE_MASK        ; NOTE: transition thru 00b state
                      or    F,  FLAG_PGMODE_MASK & FLAG_PGMODE_11b
                   ENDIF
                   ENDIF ;  PGMODE LOCKED
                   IF ( SYSTEM_IDXPG_TRACKS_IDX_PP )
                   IF ( SYSTEM_LARGE_MEMORY_MODEL )
                      and   F, ~FLAG_PGMODE_MASK        ; NOTE: transition thru 00b state
                      or    F,  FLAG_PGMODE_MASK & FLAG_PGMODE_10b
                   ENDIF
                   ENDIF ; PGMODE FREE
                   ENDIF ; SYSTEM_LARGE_MEMORY_MODEL
                   ENDIF ; RAM_USE_CLASS_2
                
                   IF ( RAM_USE_CLASS_3 & RAM_USE_CLASS_3 )
                   IF ( SYSTEM_LARGE_MEMORY_MODEL )
                   IF ( SYSTEM_IDXPG_TRACKS_STK_PP )
                   IF ( SYSTEM_LARGE_MEMORY_MODEL )
                      and   F, ~FLAG_PGMODE_MASK        ; NOTE: transition thru 00b state
                      or    F,  FLAG_PGMODE_MASK & FLAG_PGMODE_11b
                   ENDIF
                   ENDIF ;  PGMODE LOCKED
                   IF ( SYSTEM_IDXPG_TRACKS_IDX_PP )
                   IF ( SYSTEM_LARGE_MEMORY_MODEL )
                      and   F, ~FLAG_PGMODE_MASK        ; NOTE: transition thru 00b state
                      or    F,  FLAG_PGMODE_MASK & FLAG_PGMODE_10b
                   ENDIF
                   ENDIF ; PGMODE FREE
                   ENDIF ; SYSTEM_LARGE_MEMORY_MODEL
                   ENDIF ; RAM_USE_CLASS_3
                
                   IF ( RAM_USE_CLASS_3 & RAM_USE_CLASS_4 )
                   ; Nothing to do
                   ENDIF ; RAM_USE_CLASS_4
                
                   IF ( RAM_USE_CLASS_4 & RAM_USE_CLASS_1 )
                   ; Nothing to do
                   ENDIF ; RAM_USE_CLASS_1
                
                   IF ( RAM_USE_CLASS_4 & RAM_USE_CLASS_2 )
                   IF ( SYSTEM_LARGE_MEMORY_MODEL )
                   IF ( SYSTEM_IDXPG_TRACKS_STK_PP )
                   IF ( SYSTEM_LARGE_MEMORY_MODEL )
                      and   F, ~FLAG_PGMODE_MASK        ; NOTE: transition thru 00b state
                      or    F,  FLAG_PGMODE_MASK & FLAG_PGMODE_11b
                   ENDIF
                   ENDIF ;  PGMODE LOCKED
                   IF ( SYSTEM_IDXPG_TRACKS_IDX_PP )
                   IF ( SYSTEM_LARGE_MEMORY_MODEL )
                      and   F, ~FLAG_PGMODE_MASK        ; NOTE: transition thru 00b state
                      or    F,  FLAG_PGMODE_MASK & FLAG_PGMODE_10b
                   ENDIF
                   ENDIF ; PGMODE FREE
                   ENDIF ; SYSTEM_LARGE_MEMORY_MODEL
                   ENDIF ; RAM_USE_CLASS_2
                
                   IF ( RAM_USE_CLASS_4 & RAM_USE_CLASS_3 )
                   IF ( SYSTEM_LARGE_MEMORY_MODEL )
                   IF ( SYSTEM_IDXPG_TRACKS_STK_PP )
                   IF ( SYSTEM_LARGE_MEMORY_MODEL )
                      and   F, ~FLAG_PGMODE_MASK        ; NOTE: transition thru 00b state
                      or    F,  FLAG_PGMODE_MASK & FLAG_PGMODE_11b
                   ENDIF
                   ENDIF ;  PGMODE LOCKED
                   IF ( SYSTEM_IDXPG_TRACKS_IDX_PP )
                   IF ( SYSTEM_LARGE_MEMORY_MODEL )
                      and   F, ~FLAG_PGMODE_MASK        ; NOTE: transition thru 00b state
                      or    F,  FLAG_PGMODE_MASK & FLAG_PGMODE_10b
                   ENDIF
                   ENDIF ; PGMODE FREE
                   ENDIF ; SYSTEM_LARGE_MEMORY_MODEL
                   ENDIF ; RAM_USE_CLASS_3
                
                   IF ( RAM_USE_CLASS_4 & RAM_USE_CLASS_4 )
                   ; Nothing to do
                   ENDIF ; RAM_USE_CLASS_4
                
 00E4 7F            ret
 00E5           .ENDSECTION
 00E5           
 00E5           
                IF SYSTEM_SMALL_MEMORY_MODEL
 00E5           .SECTION
 00E5           ;-----------------------------------------------------------------------------
 00E5           ;  FUNCTION NAME: I2Cm_bWriteBytes
 00E5           ;
 00E5           ;  DESCRIPTION:
 00E5           ;    Write multiple data bits to slave device.
 00E5           ;
 00E5           ;-----------------------------------------------------------------------------
 00E5           ;
 00E5           ;  ARGUMENTS:
 00E5           ;     A => Address of slave
 00E5           ;     X => Pointer to other arguments.
 00E5           ;   [x] => LSB of Array address to put data in.
 00E5           ; [X-1] => MSB of Array address to put data in (ignorned)
 00E5           ; [X-2] => Count of bytes to write.
 00E5           ; [X-3] => Mode flags that allow the programmer to set flags
 00E5           ;          to determine if:
 00E5           ;              0x01 => Use RePeatStart instead of Start
 00E5           ;              0x02 => Don't send Stop
 00E5           ;
 00E5           ;
 00E5           ;  RETURNS:
 00E5           ;    I2Cm_bStatus - Cleared if a slave responds to a request. Set otherwise
 00E5           ;
 00E5           ;  SIDE EFFECTS:
 00E5           ;    The A and X registers may be modified by this or future implementations
 00E5           ;    of this function.  The same is true for all RAM page pointer registers in
 00E5           ;    the Large Memory Model.  When necessary, it is the calling function's
 00E5           ;    responsibility to perserve their values across calls to fastcall16 
 00E5           ;    functions.
 00E5           ;          
 0000           TxArray_X:      equ   0
 FFFFFFFE           TxByteCount_X:  equ  -2
 FFFFFFFD           TxMode_X:       equ  -3
 00E5           
 00E5            I2Cm_bWriteBytes:						       
 00E5 64            asl   A                                           ; Shift address to the left to make
 00E6                                                                 ; a complete byte with the R/W bit.
 00E6                                                                 ; The ASL takes care of clearing bit 0.
 00E6 550000        mov   [I2Cm_bStatus],0x00                         ; Clear all flags
 00E9           
 00E9           
 00E9 48FD01        tst   [x+TxMode_X],I2Cm_RepStart
 00EC B005          jnz   DoRestartTxSmm
 00EE 90E9          call  I2C_DoStart                                 ; Send a start and address.
 00F0 8003          jmp   DoTxAckSmm
 00F2           DoRestartTxSmm:
 00F2 90B2          call  I2C_DoRepeatStart                           ; Send a repeat start and address.
 00F4           DoTxAckSmm:
 00F4 550200        mov   [I2Cm_bXferCnt],0x00                        ; Zero out byte count first
 00F7 470001        tst   [I2Cm_bStatus],I2Cm_SLAVE_ACKed             ; Test to see if Slave ACKed
 00FA A018          jz    End_WR_LoopSmm
 00FC           WR_LoopSmm:                                              ; Loop through bytes
 00FC 10            push  x                                           ; Save X for later
 00FD 5900          mov   x,[x+TxArray_X]                               ; Get pointer to data and put it in X
 00FF 5200          mov   a,[x]                                       ; Get data pointer to by X
 0101 5301          mov   [I2Cm_bData],a                              ; Save data in temp location
 0103 90FE          call  I2Cm_write                                  ; Write the data
 0105 20            pop   x
 0106 470001        tst   [I2Cm_bStatus],I2Cm_SLAVE_ACKed
 0109 A00E          jz    DoWBstopSmm                                    ; Stop transfer if NAKed
 010B 7602          inc   [I2Cm_bXferCnt]                             ; Increment transfer byte count
 010D 7700          inc   [x+TxArray_X]                                 ; Advance pointer
 010F 7BFE          dec   [x+TxByteCount_X]                             ; Decrement byte counter
 0111 BFEA          jnz   WR_LoopSmm                                     ; Not finished, do another byte.
 0113           End_WR_LoopSmm:                                          ; Endloop
 0113 48FD02        tst   [x+TxMode_X],I2Cm_NoStop
 0116 B003          jnz   SkipTxStopSmm
 0118           DoWBstopSmm:
 0118 91F6          call  I2Cm_SendStop
 011A           SkipTxStopSmm:
 011A 5102          mov   a,[I2Cm_bXferCnt]                           ; Return bytes transfered
 011C           End_WriteBytesSmm:
 011C 7F            ret
 011D           .ENDSECTION
                ENDIF
                
 011D           .SECTION
 011D           ;-----------------------------------------------------------------------------
 011D           ;  FUNCTION NAME: I2Cm_bWriteCBytes
 011D           ;
 011D           ;  DESCRIPTION:
 011D           ;    Write multiple data bits to slave device from ROM
 011D           ;
 011D           ;-----------------------------------------------------------------------------
 011D           ;
 011D           ;  ARGUMENTS:
 011D           ;   [SP-3] => Address of slave
 011D           ;   [SP-4] => LSB of ROM Array address to put data in.
 011D           ;   [SP-5] => MSB of ROM Array address to put data in (ignorned)
 011D           ;   [SP-6] => Count of bytes to write.
 011D           ;   [SP-7] => Mode flags that allow the programmer to set flags
 011D           ;            to determine if:
 011D           ;               0x01 => Use RepeatStart instead of Start
 011D           ;               0x02 => Don't send Stop
 011D           ;
 011D           ;  RETURNS:
 011D           ;    I2Cm_bStatus - Cleared if a slave responds to a request. Set otherwise
 011D           ;
 011D           ;  SIDE EFFECTS:
 011D           ;    The A and X registers may be modified by this or future implementations
 011D           ;    of this function.  The same is true for all RAM page pointer registers in
 011D           ;    the Large Memory Model.  When necessary, it is the calling function's
 011D           ;    responsibility to perserve their values across calls to fastcall16 
 011D           ;    functions.
 011D           ;          
 011D           ;    Currently only the page pointer registers listed below are modified: 
 011D           ;          CUR_PP
 011D           ;
 FFFFFFFD           TxCSlaveAdr:   equ  -3
 FFFFFFFC           TxCArrayLSB:   equ  -4
 FFFFFFFB           TxCArrayMSB:   equ  -5
 FFFFFFFA           TxCByteCount:  equ  -6
 FFFFFFF9           TxCMode:       equ  -7
 011D           
 011D           _I2Cm_bWriteCBytes:
                   IF ( RAM_USE_CLASS_4 & RAM_USE_CLASS_1 )
                   ; Nothing to do
                   ENDIF ; RAM_USE_CLASS_1
                
                   IF ( RAM_USE_CLASS_4 & RAM_USE_CLASS_2 )
                      IF ( SYSTEM_IDXPG_TRACKS_IDX_PP )
                   IF ( SYSTEM_LARGE_MEMORY_MODEL )
                      or   F, FLAG_PGMODE_01b
                   ENDIF ;  SYSTEM_LARGE_MEMORY_MODEL
                      ENDIF
                   ENDIF ; RAM_USE_CLASS_2
                
                   IF ( RAM_USE_CLASS_4 & RAM_USE_CLASS_3 )
                      IF ( SYSTEM_IDXPG_TRACKS_STK_PP )
                   IF ( SYSTEM_LARGE_MEMORY_MODEL )
                      and  F, ~FLAG_PGMODE_01b
                   ENDIF ;  SYSTEM_LARGE_MEMORY_MODEL
                      ENDIF
                   ENDIF ; RAM_USE_CLASS_3
                
                   IF ( RAM_USE_CLASS_4 & RAM_USE_CLASS_4 )
                   ; Nothing to do
                   ENDIF ; RAM_USE_CLASS_4
                
                   IF ( RAM_USE_CLASS_2 & RAM_USE_CLASS_1 )
                   ; Nothing to do
                   ENDIF ; RAM_USE_CLASS_1
                
                   IF ( RAM_USE_CLASS_2 & RAM_USE_CLASS_2 )
                      IF ( SYSTEM_IDXPG_TRACKS_IDX_PP )
                   IF ( SYSTEM_LARGE_MEMORY_MODEL )
                      or   F, FLAG_PGMODE_01b
                   ENDIF ;  SYSTEM_LARGE_MEMORY_MODEL
                      ENDIF
                   ENDIF ; RAM_USE_CLASS_2
                
                   IF ( RAM_USE_CLASS_2 & RAM_USE_CLASS_3 )
                      IF ( SYSTEM_IDXPG_TRACKS_STK_PP )
                   IF ( SYSTEM_LARGE_MEMORY_MODEL )
                      and  F, ~FLAG_PGMODE_01b
                   ENDIF ;  SYSTEM_LARGE_MEMORY_MODEL
                      ENDIF
                   ENDIF ; RAM_USE_CLASS_3
                
                   IF ( RAM_USE_CLASS_2 & RAM_USE_CLASS_4 )
                   ; Nothing to do
                   ENDIF ; RAM_USE_CLASS_4
                
                   IF ( SYSTEM_LARGE_MEMORY_MODEL )
                      mov reg[CUR_PP], >I2Cm_bStatus
                   ENDIF
 011D 4F            mov   X, SP
 011E           
 011E 52FD          mov   A,[x+TxCSlaveAdr]
 0120 64            asl   A                                           ; Shift address to the left to make
 0121                                                                 ; a complete byte with the R/W bit.
 0121                                                                 ; The ASL takes care of clearing bit 0.
 0121 550000        mov   [I2Cm_bStatus],0x00                         ; Clear all flags
 0124           
 0124           
 0124 48F901        tst   [x+TxCMode],I2Cm_RepStart                   ; Check if a Start or RepeatStart
 0127 B005          jnz   DoCRestartTx                                ; should executed.
 0129 90AE          call  I2C_DoStart                                 ; Send a start and address.
 012B 8003          jmp   DoCTxAck
 012D           DoCRestartTx:
 012D 9077          call  I2C_DoRepeatStart                           ; Send a repeat start and address.
 012F           
 012F           DoCTxAck:                                             ; Test to see if Slave is ACKed
                   IF ( SYSTEM_LARGE_MEMORY_MODEL )
                      mov reg[CUR_PP], >I2Cm_bStatus
                   ENDIF
 012F 550200        mov   [I2Cm_bXferCnt],0x00            ; Zero out byte count first
 0132 470001        tst   [I2Cm_bStatus],I2Cm_SLAVE_ACKed
 0135 A01D          jz    End_WRC_Loop
 0137           WRC_Loop:                                             ; Loop through bytes
 0137 10            push  x                                           ; Save X for later
 0138           
 0138 52FB          mov   a,[x+TxCArrayMSB]                           ; Get data pointer to by X
 013A 59FC          mov   x,[x+TxCArrayLSB]                           ; Get pointer to data and put it in X
 013C 28            romx                                              ; Put ROM Data in a
 013D 5301          mov   [I2Cm_bData],a                              ; Save data in temp location
 013F 90C2          call  I2Cm_write                                  ; Write the data
                   IF ( SYSTEM_LARGE_MEMORY_MODEL )
                      mov reg[CUR_PP], >I2Cm_bStatus
                   ENDIF
 0141 20            pop   x
 0142 470001        tst   [I2Cm_bStatus],I2Cm_SLAVE_ACKed
 0145 A012          jz    DoWCBstop                                    ; Stop transfer if NAKed
 0147 7602          inc   [I2Cm_bXferCnt]                             ; Increment transfer byte count
 0149 77FC          inc   [x+TxCArrayLSB]                             ; Advance LSB of pointer
 014B D003          jnc   DecBCnt
 014D 77FB          inc   [x+TxCArrayMSB]                             ; Advance MSB of pointer
 014F           
 014F           DecBCnt:
 014F 7BFA          dec   [x+TxCByteCount]                            ; Decrement byte counter
 0151 BFE5          jnz   WRC_Loop                                    ; Not finished, do another byte.
 0153           End_WRC_Loop:                                         ; Endloop
 0153 48F902        tst   [x+TxCMode],I2Cm_NoStop
 0156 B003          jnz   SkipTxCStop
 0158           DoWCBstop:
 0158 91B6          call  I2Cm_SendStop
 015A           SkipTxCStop:
                   IF ( SYSTEM_LARGE_MEMORY_MODEL )
                      mov reg[CUR_PP], >I2Cm_bStatus
                   ENDIF
 015A 5102          mov   a,[I2Cm_bXferCnt]                           ; Return bytes transfered
 015C           End_WriteCBytes:
                   IF ( RAM_USE_CLASS_2 & RAM_USE_CLASS_1 )
                   ; Nothing to do
                   ENDIF ; RAM_USE_CLASS_1
                
                   IF ( RAM_USE_CLASS_2 & RAM_USE_CLASS_2 )
                   IF ( SYSTEM_LARGE_MEMORY_MODEL )
                   IF ( SYSTEM_IDXPG_TRACKS_STK_PP )
                   IF ( SYSTEM_LARGE_MEMORY_MODEL )
                      and   F, ~FLAG_PGMODE_MASK        ; NOTE: transition thru 00b state
                      or    F,  FLAG_PGMODE_MASK & FLAG_PGMODE_11b
                   ENDIF
                   ENDIF ;  PGMODE LOCKED
                   IF ( SYSTEM_IDXPG_TRACKS_IDX_PP )
                   IF ( SYSTEM_LARGE_MEMORY_MODEL )
                      and   F, ~FLAG_PGMODE_MASK        ; NOTE: transition thru 00b state
                      or    F,  FLAG_PGMODE_MASK & FLAG_PGMODE_10b
                   ENDIF
                   ENDIF ; PGMODE FREE
                   ENDIF ; SYSTEM_LARGE_MEMORY_MODEL
                   ENDIF ; RAM_USE_CLASS_2
                
                   IF ( RAM_USE_CLASS_2 & RAM_USE_CLASS_3 )
                   IF ( SYSTEM_LARGE_MEMORY_MODEL )
                   IF ( SYSTEM_IDXPG_TRACKS_STK_PP )
                   IF ( SYSTEM_LARGE_MEMORY_MODEL )
                      and   F, ~FLAG_PGMODE_MASK        ; NOTE: transition thru 00b state
                      or    F,  FLAG_PGMODE_MASK & FLAG_PGMODE_11b
                   ENDIF
                   ENDIF ;  PGMODE LOCKED
                   IF ( SYSTEM_IDXPG_TRACKS_IDX_PP )
                   IF ( SYSTEM_LARGE_MEMORY_MODEL )
                      and   F, ~FLAG_PGMODE_MASK        ; NOTE: transition thru 00b state
                      or    F,  FLAG_PGMODE_MASK & FLAG_PGMODE_10b
                   ENDIF
                   ENDIF ; PGMODE FREE
                   ENDIF ; SYSTEM_LARGE_MEMORY_MODEL
                   ENDIF ; RAM_USE_CLASS_3
                
                   IF ( RAM_USE_CLASS_2 & RAM_USE_CLASS_4 )
                   ; Nothing to do
                   ENDIF ; RAM_USE_CLASS_4
                
                   IF ( RAM_USE_CLASS_4 & RAM_USE_CLASS_1 )
                   ; Nothing to do
                   ENDIF ; RAM_USE_CLASS_1
                
                   IF ( RAM_USE_CLASS_4 & RAM_USE_CLASS_2 )
                   IF ( SYSTEM_LARGE_MEMORY_MODEL )
                   IF ( SYSTEM_IDXPG_TRACKS_STK_PP )
                   IF ( SYSTEM_LARGE_MEMORY_MODEL )
                      and   F, ~FLAG_PGMODE_MASK        ; NOTE: transition thru 00b state
                      or    F,  FLAG_PGMODE_MASK & FLAG_PGMODE_11b
                   ENDIF
                   ENDIF ;  PGMODE LOCKED
                   IF ( SYSTEM_IDXPG_TRACKS_IDX_PP )
                   IF ( SYSTEM_LARGE_MEMORY_MODEL )
                      and   F, ~FLAG_PGMODE_MASK        ; NOTE: transition thru 00b state
                      or    F,  FLAG_PGMODE_MASK & FLAG_PGMODE_10b
                   ENDIF
                   ENDIF ; PGMODE FREE
                   ENDIF ; SYSTEM_LARGE_MEMORY_MODEL
                   ENDIF ; RAM_USE_CLASS_2
                
                   IF ( RAM_USE_CLASS_4 & RAM_USE_CLASS_3 )
                   IF ( SYSTEM_LARGE_MEMORY_MODEL )
                   IF ( SYSTEM_IDXPG_TRACKS_STK_PP )
                   IF ( SYSTEM_LARGE_MEMORY_MODEL )
                      and   F, ~FLAG_PGMODE_MASK        ; NOTE: transition thru 00b state
                      or    F,  FLAG_PGMODE_MASK & FLAG_PGMODE_11b
                   ENDIF
                   ENDIF ;  PGMODE LOCKED
                   IF ( SYSTEM_IDXPG_TRACKS_IDX_PP )
                   IF ( SYSTEM_LARGE_MEMORY_MODEL )
                      and   F, ~FLAG_PGMODE_MASK        ; NOTE: transition thru 00b state
                      or    F,  FLAG_PGMODE_MASK & FLAG_PGMODE_10b
                   ENDIF
                   ENDIF ; PGMODE FREE
                   ENDIF ; SYSTEM_LARGE_MEMORY_MODEL
                   ENDIF ; RAM_USE_CLASS_3
                
                   IF ( RAM_USE_CLASS_4 & RAM_USE_CLASS_4 )
                   ; Nothing to do
                   ENDIF ; RAM_USE_CLASS_4
                
 015C 7F            ret
 015D           .ENDSECTION
 015D           
                IF SYSTEM_SMALL_MEMORY_MODEL
 015D           .SECTION
 015D           ;-----------------------------------------------------------------------------
 015D           ;  FUNCTION NAME: I2Cm_bWriteCBytes
 015D           ;
 015D           ;  DESCRIPTION:
 015D           ;    Write multiple data bits to slave device from ROM
 015D           ;
 015D           ;-----------------------------------------------------------------------------
 015D           ;
 015D           ;  ARGUMENTS:
 015D           ;      A => Address of slave
 015D           ;      X => Pointer to other arguments.
 015D           ;     [x] => LSB of ROM Array address to put data in.
 015D           ;   [X-1] => MSB of ROM Array address to put data in (ignorned)
 015D           ;   [X-2] => Count of bytes to write.
 015D           ;   [X-3] => Mode flags that allow the programmer to set flags
 015D           ;            to determine if:
 015D           ;               0x01 => Use RepeatStart instead of Start
 015D           ;               0x02 => Don't send Stop
 015D           ;
 015D           ;  RETURNS:
 015D           ;    I2Cm_bStatus - Cleared if a slave responds to a request. Set otherwise
 015D           ;
 015D           ;  SIDE EFFECTS:
 015D           ;    The A and X registers may be modified by this or future implementations
 015D           ;    of this function.  The same is true for all RAM page pointer registers in
 015D           ;    the Large Memory Model.  When necessary, it is the calling function's
 015D           ;    responsibility to perserve their values across calls to fastcall16 
 015D           ;    functions.
 015D           ;          
 0000           TxCArrayLSB_x:   equ   0
 FFFFFFFF           TxCArrayMSB_x:   equ  -1
 FFFFFFFE           TxCByteCount_x:  equ  -2
 FFFFFFFD           TxCMode_x:       equ  -3
 015D           
 015D            I2Cm_bWriteCBytes:					        
 015D 64            asl   A                                           ; Shift address to the left to make
 015E                                                                 ; a complete byte with the R/W bit.
 015E                                                                 ; The ASL takes care of clearing bit 0.
 015E 550000        mov   [I2Cm_bStatus],0x00                         ; Clear all flags
 0161           
 0161           
 0161 48FD01        tst   [x+TxCMode_x],I2Cm_RepStart                 ; Check if a Start or RepeatStart
 0164 B005          jnz   DoCRestartTxSmm                                ; should executed.
 0166 9071          call  I2C_DoStart                                 ; Send a start and address.
 0168 8003          jmp   DoCTxAckSmm
 016A           DoCRestartTxSmm:
 016A 903A          call  I2C_DoRepeatStart                           ; Send a repeat start and address.
 016C           
 016C           DoCTxAckSmm:                                             ; Test to see if Slave is ACKed
 016C 550200        mov   [I2Cm_bXferCnt],0x00            ; Zero out byte count first
 016F 470001        tst   [I2Cm_bStatus],I2Cm_SLAVE_ACKed
 0172 A01D          jz    End_WRC_LoopSmm
 0174           WRC_LoopSmm:                                             ; Loop through bytes
 0174 10            push  x                                           ; Save X for later
 0175           
 0175 52FF          mov   a,[x+TxCArrayMSB_x]                           ; Get data pointer to by X
 0177 5900          mov   x,[x+TxCArrayLSB_x]                           ; Get pointer to data and put it in X
 0179 28            romx                                              ; Put ROM Data in a
 017A 5301          mov   [I2Cm_bData],a                              ; Save data in temp location
 017C 9085          call  I2Cm_write                                  ; Write the data
 017E 20            pop   x
 017F 470001        tst   [I2Cm_bStatus],I2Cm_SLAVE_ACKed
 0182 A012          jz    DoWCBstopSmm                                ; Stop transfer if NAKed
 0184 7602          inc   [I2Cm_bXferCnt]                             ; Increment transfer byte count
 0186 7700          inc   [x+TxCArrayLSB_x]                             ; Advance LSB of pointer
 0188 D003          jnc   DecBCntSmm
 018A 77FF          inc   [x+TxCArrayMSB_x]                             ; Advance MSB of pointer
 018C           
 018C           DecBCntSmm:
 018C 7BFE          dec   [x+TxCByteCount_x]                            ; Decrement byte counter
 018E BFE5          jnz   WRC_LoopSmm                                    ; Not finished, do another byte.
 0190           End_WRC_LoopSmm:                                         ; Endloop
 0190 48FD02        tst   [x+TxCMode_x],I2Cm_NoStop
 0193 B003          jnz   SkipTxCStopSmm
 0195           DoWCBstopSmm:
 0195 9179          call  I2Cm_SendStop
 0197           SkipTxCStopSmm:
 0197 5102          mov   a,[I2Cm_bXferCnt]                           ; Return bytes transfered
 0199           End_WriteCBytesSmm:
 0199 7F            ret
 019A           .ENDSECTION
                ENDIF
                
 019A           .SECTION
 019A           ;-----------------------------------------------------------------------------
 019A           ;  FUNCTION NAME: I2Cm_fSendRepeatStart
 019A           ;
 019A           ;  DESCRIPTION:
 019A           ;    Send repeated start condition and send slave address.
 019A           ;
 019A           ;-----------------------------------------------------------------------------
 019A           ;
 019A           ;  ARGUMENTS:
 019A           ;    I2Cm_bAddr - Contains the slave address and transfer direction.
 019A           ;
 019A           ;  RETURNS:
 019A           ;    I2Cm_bSTatus - Cleared if a slave responds to a request. Set otherwise
 019A           ;
 019A           ;  SIDE EFFECTS:
 019A           ;    The A and X registers may be modified by this or future implementations
 019A           ;    of this function.  The same is true for all RAM page pointer registers in
 019A           ;    the Large Memory Model.  When necessary, it is the calling function's
 019A           ;    responsibility to perserve their values across calls to fastcall16 
 019A           ;    functions.
 019A           ;          
 019A           ;    Currently only the page pointer registers listed below are modified: 
 019A           ;          CUR_PP
 019A           ;
 019A           ;  THEORY of OPERATION or PROCEDURE:
 019A           ;    Prepare to send start by setting SCl and SDA high.
 019A           ;    must be followed directly by I2Cm_start.
 019A           ;
 019A            I2Cm_fSendRepeatStart:
 019A           _I2Cm_fSendRepeatStart:
                   IF ( RAM_USE_CLASS_4 & RAM_USE_CLASS_1 )
                   ; Nothing to do
                   ENDIF ; RAM_USE_CLASS_1
                
                   IF ( RAM_USE_CLASS_4 & RAM_USE_CLASS_2 )
                      IF ( SYSTEM_IDXPG_TRACKS_IDX_PP )
                   IF ( SYSTEM_LARGE_MEMORY_MODEL )
                      or   F, FLAG_PGMODE_01b
                   ENDIF ;  SYSTEM_LARGE_MEMORY_MODEL
                      ENDIF
                   ENDIF ; RAM_USE_CLASS_2
                
                   IF ( RAM_USE_CLASS_4 & RAM_USE_CLASS_3 )
                      IF ( SYSTEM_IDXPG_TRACKS_STK_PP )
                   IF ( SYSTEM_LARGE_MEMORY_MODEL )
                      and  F, ~FLAG_PGMODE_01b
                   ENDIF ;  SYSTEM_LARGE_MEMORY_MODEL
                      ENDIF
                   ENDIF ; RAM_USE_CLASS_3
                
                   IF ( RAM_USE_CLASS_4 & RAM_USE_CLASS_4 )
                   ; Nothing to do
                   ENDIF ; RAM_USE_CLASS_4
                
 019A 64            asl   a                                                ; Shift address to the left
 019B 79            dec   x                                                ; If zero, C flag will be set
 019C D004          jnc   .setRead                                ; Do a write if zero
 019E 9006          call  I2C_DoRepeatStart
                   IF ( RAM_USE_CLASS_4 & RAM_USE_CLASS_1 )
                   ; Nothing to do
                   ENDIF ; RAM_USE_CLASS_1
                
                   IF ( RAM_USE_CLASS_4 & RAM_USE_CLASS_2 )
                   IF ( SYSTEM_LARGE_MEMORY_MODEL )
                   IF ( SYSTEM_IDXPG_TRACKS_STK_PP )
                   IF ( SYSTEM_LARGE_MEMORY_MODEL )
                      and   F, ~FLAG_PGMODE_MASK        ; NOTE: transition thru 00b state
                      or    F,  FLAG_PGMODE_MASK & FLAG_PGMODE_11b
                   ENDIF
                   ENDIF ;  PGMODE LOCKED
                   IF ( SYSTEM_IDXPG_TRACKS_IDX_PP )
                   IF ( SYSTEM_LARGE_MEMORY_MODEL )
                      and   F, ~FLAG_PGMODE_MASK        ; NOTE: transition thru 00b state
                      or    F,  FLAG_PGMODE_MASK & FLAG_PGMODE_10b
                   ENDIF
                   ENDIF ; PGMODE FREE
                   ENDIF ; SYSTEM_LARGE_MEMORY_MODEL
                   ENDIF ; RAM_USE_CLASS_2
                
                   IF ( RAM_USE_CLASS_4 & RAM_USE_CLASS_3 )
                   IF ( SYSTEM_LARGE_MEMORY_MODEL )
                   IF ( SYSTEM_IDXPG_TRACKS_STK_PP )
                   IF ( SYSTEM_LARGE_MEMORY_MODEL )
                      and   F, ~FLAG_PGMODE_MASK        ; NOTE: transition thru 00b state
                      or    F,  FLAG_PGMODE_MASK & FLAG_PGMODE_11b
                   ENDIF
                   ENDIF ;  PGMODE LOCKED
                   IF ( SYSTEM_IDXPG_TRACKS_IDX_PP )
                   IF ( SYSTEM_LARGE_MEMORY_MODEL )
                      and   F, ~FLAG_PGMODE_MASK        ; NOTE: transition thru 00b state
                      or    F,  FLAG_PGMODE_MASK & FLAG_PGMODE_10b
                   ENDIF
                   ENDIF ; PGMODE FREE
                   ENDIF ; SYSTEM_LARGE_MEMORY_MODEL
                   ENDIF ; RAM_USE_CLASS_3
                
                   IF ( RAM_USE_CLASS_4 & RAM_USE_CLASS_4 )
                   ; Nothing to do
                   ENDIF ; RAM_USE_CLASS_4
                
 01A0 7F            ret
 01A1           .setRead:
 01A1 2901          or    a,0x01                                           ; Set Read flag
 01A3 9001          call  I2C_DoRepeatStart
                   IF ( RAM_USE_CLASS_4 & RAM_USE_CLASS_1 )
                   ; Nothing to do
                   ENDIF ; RAM_USE_CLASS_1
                
                   IF ( RAM_USE_CLASS_4 & RAM_USE_CLASS_2 )
                   IF ( SYSTEM_LARGE_MEMORY_MODEL )
                   IF ( SYSTEM_IDXPG_TRACKS_STK_PP )
                   IF ( SYSTEM_LARGE_MEMORY_MODEL )
                      and   F, ~FLAG_PGMODE_MASK        ; NOTE: transition thru 00b state
                      or    F,  FLAG_PGMODE_MASK & FLAG_PGMODE_11b
                   ENDIF
                   ENDIF ;  PGMODE LOCKED
                   IF ( SYSTEM_IDXPG_TRACKS_IDX_PP )
                   IF ( SYSTEM_LARGE_MEMORY_MODEL )
                      and   F, ~FLAG_PGMODE_MASK        ; NOTE: transition thru 00b state
                      or    F,  FLAG_PGMODE_MASK & FLAG_PGMODE_10b
                   ENDIF
                   ENDIF ; PGMODE FREE
                   ENDIF ; SYSTEM_LARGE_MEMORY_MODEL
                   ENDIF ; RAM_USE_CLASS_2
                
                   IF ( RAM_USE_CLASS_4 & RAM_USE_CLASS_3 )
                   IF ( SYSTEM_LARGE_MEMORY_MODEL )
                   IF ( SYSTEM_IDXPG_TRACKS_STK_PP )
                   IF ( SYSTEM_LARGE_MEMORY_MODEL )
                      and   F, ~FLAG_PGMODE_MASK        ; NOTE: transition thru 00b state
                      or    F,  FLAG_PGMODE_MASK & FLAG_PGMODE_11b
                   ENDIF
                   ENDIF ;  PGMODE LOCKED
                   IF ( SYSTEM_IDXPG_TRACKS_IDX_PP )
                   IF ( SYSTEM_LARGE_MEMORY_MODEL )
                      and   F, ~FLAG_PGMODE_MASK        ; NOTE: transition thru 00b state
                      or    F,  FLAG_PGMODE_MASK & FLAG_PGMODE_10b
                   ENDIF
                   ENDIF ; PGMODE FREE
                   ENDIF ; SYSTEM_LARGE_MEMORY_MODEL
                   ENDIF ; RAM_USE_CLASS_3
                
                   IF ( RAM_USE_CLASS_4 & RAM_USE_CLASS_4 )
                   ; Nothing to do
                   ENDIF ; RAM_USE_CLASS_4
                
 01A5 7F            ret  
 01A6           
 01A6           I2C_DoRepeatStart:
                   IF ( RAM_USE_CLASS_4 & RAM_USE_CLASS_1 )
                   ; Nothing to do
                   ENDIF ; RAM_USE_CLASS_1
                
                   IF ( RAM_USE_CLASS_4 & RAM_USE_CLASS_2 )
                      IF ( SYSTEM_IDXPG_TRACKS_IDX_PP )
                   IF ( SYSTEM_LARGE_MEMORY_MODEL )
                      or   F, FLAG_PGMODE_01b
                   ENDIF ;  SYSTEM_LARGE_MEMORY_MODEL
                      ENDIF
                   ENDIF ; RAM_USE_CLASS_2
                
                   IF ( RAM_USE_CLASS_4 & RAM_USE_CLASS_3 )
                      IF ( SYSTEM_IDXPG_TRACKS_STK_PP )
                   IF ( SYSTEM_LARGE_MEMORY_MODEL )
                      and  F, ~FLAG_PGMODE_01b
                   ENDIF ;  SYSTEM_LARGE_MEMORY_MODEL
                      ENDIF
                   ENDIF ; RAM_USE_CLASS_3
                
                   IF ( RAM_USE_CLASS_4 & RAM_USE_CLASS_4 )
                   ; Nothing to do
                   ENDIF ; RAM_USE_CLASS_4
                
                   IF ( SYSTEM_LARGE_MEMORY_MODEL )
                      mov reg[CUR_PP], >Port_0_DriveMode_0_SHADE
                   ENDIF
 01A6 08            push  a
 01A7 7110          or    F, FLAG_XIO_MASK
 01A9 2E0080        or    [Port_0_DriveMode_0_SHADE],I2Cm_SCL_pin          ; Assert SCL low
 01AC 2600BF        and   [Port_0_DriveMode_0_SHADE],~I2Cm_SDA_pin         ; Release SDA high
 01AF 5100          mov   A,[Port_0_DriveMode_0_SHADE]
 01B1 6000          mov   reg[I2Cm_I2CPRTDM0],A
 01B3           
 01B3                                                                      ; Delay 3/4 period
 01B3 500C          mov   A,I2Cm_delay3qtr
 01B5 9188          call  I2Cm_delay
 01B7                                                                      ; Release SCL high
 01B7 26007F        and   [Port_0_DriveMode_0_SHADE],~I2Cm_SCL_pin
 01BA 5100          mov   A,[Port_0_DriveMode_0_SHADE]
 01BC 6000          mov   reg[I2Cm_I2CPRTDM0],A
 01BE           
 01BE 70EF          and   F, ~FLAG_XIO_MASK
 01C0           clockstretch1:                                             ; Wait for SCL high in case of wait
 01C0                                                                      ; states adde by slave
 01C0 490080        tst   reg[I2Cm_I2CPRTDR],I2Cm_SCL_pin
 01C3 AFFC          jz    clockstretch1
 01C5           
 01C5 500C          mov   A,I2Cm_delay3qtr                                 ; Delay 1/2 period
 01C7 9176          call  I2Cm_delay
 01C9 18            pop   a
 01CA 900D          call  I2C_DoStart                                      ; Jump through to I2C_DoStart
                   IF ( RAM_USE_CLASS_4 & RAM_USE_CLASS_1 )
                   ; Nothing to do
                   ENDIF ; RAM_USE_CLASS_1
                
                   IF ( RAM_USE_CLASS_4 & RAM_USE_CLASS_2 )
                   IF ( SYSTEM_LARGE_MEMORY_MODEL )
                   IF ( SYSTEM_IDXPG_TRACKS_STK_PP )
                   IF ( SYSTEM_LARGE_MEMORY_MODEL )
                      and   F, ~FLAG_PGMODE_MASK        ; NOTE: transition thru 00b state
                      or    F,  FLAG_PGMODE_MASK & FLAG_PGMODE_11b
                   ENDIF
                   ENDIF ;  PGMODE LOCKED
                   IF ( SYSTEM_IDXPG_TRACKS_IDX_PP )
                   IF ( SYSTEM_LARGE_MEMORY_MODEL )
                      and   F, ~FLAG_PGMODE_MASK        ; NOTE: transition thru 00b state
                      or    F,  FLAG_PGMODE_MASK & FLAG_PGMODE_10b
                   ENDIF
                   ENDIF ; PGMODE FREE
                   ENDIF ; SYSTEM_LARGE_MEMORY_MODEL
                   ENDIF ; RAM_USE_CLASS_2
                
                   IF ( RAM_USE_CLASS_4 & RAM_USE_CLASS_3 )
                   IF ( SYSTEM_LARGE_MEMORY_MODEL )
                   IF ( SYSTEM_IDXPG_TRACKS_STK_PP )
                   IF ( SYSTEM_LARGE_MEMORY_MODEL )
                      and   F, ~FLAG_PGMODE_MASK        ; NOTE: transition thru 00b state
                      or    F,  FLAG_PGMODE_MASK & FLAG_PGMODE_11b
                   ENDIF
                   ENDIF ;  PGMODE LOCKED
                   IF ( SYSTEM_IDXPG_TRACKS_IDX_PP )
                   IF ( SYSTEM_LARGE_MEMORY_MODEL )
                      and   F, ~FLAG_PGMODE_MASK        ; NOTE: transition thru 00b state
                      or    F,  FLAG_PGMODE_MASK & FLAG_PGMODE_10b
                   ENDIF
                   ENDIF ; PGMODE FREE
                   ENDIF ; SYSTEM_LARGE_MEMORY_MODEL
                   ENDIF ; RAM_USE_CLASS_3
                
                   IF ( RAM_USE_CLASS_4 & RAM_USE_CLASS_4 )
                   ; Nothing to do
                   ENDIF ; RAM_USE_CLASS_4
                
 01CC 7F            ret
 01CD           .ENDSECTION
 01CD           
 01CD           .SECTION
 01CD           ;-----------------------------------------------------------------------------
 01CD           ;  FUNCTION NAME: I2Cm_fSendStart
 01CD           ;
 01CD           ;  DESCRIPTION:
 01CD           ;    Generates start condition and sends slave address.
 01CD           ;
 01CD           ;-----------------------------------------------------------------------------
 01CD           ;
 01CD           ;  ARGUMENTS:
 01CD           ;    A => Contains the slave address.
 01CD           ;
 01CD           ;  RETURNS:
 01CD           ;    I2Cm_bStatus - Cleared if a slave responds to a request. Set otherwise
 01CD           ;
 01CD           ;  SIDE EFFECTS:
 01CD           ;    The A and X registers may be modified by this or future implementations
 01CD           ;    of this function.  The same is true for all RAM page pointer registers in
 01CD           ;    the Large Memory Model.  When necessary, it is the calling function's
 01CD           ;    responsibility to perserve their values across calls to fastcall16 
 01CD           ;    functions.
 01CD           ;          
 01CD           ;    Currently only the page pointer registers listed below are modified: 
 01CD           ;          CUR_PP
 01CD           ;
 01CD           ;  THEORY of OPERATION or PROCEDURE:
 01CD           ;   Send start by setting SDA low while SCL is high. Set
 01CD           ;   SCL low in preparation to send address. Must be followed
 01CD           ;   by I2Cm_write.
 01CD           ;
 01CD            I2Cm_fSendStart:
 01CD           _I2Cm_fSendStart:
                   IF ( RAM_USE_CLASS_4 & RAM_USE_CLASS_1 )
                   ; Nothing to do
                   ENDIF ; RAM_USE_CLASS_1
                
                   IF ( RAM_USE_CLASS_4 & RAM_USE_CLASS_2 )
                      IF ( SYSTEM_IDXPG_TRACKS_IDX_PP )
                   IF ( SYSTEM_LARGE_MEMORY_MODEL )
                      or   F, FLAG_PGMODE_01b
                   ENDIF ;  SYSTEM_LARGE_MEMORY_MODEL
                      ENDIF
                   ENDIF ; RAM_USE_CLASS_2
                
                   IF ( RAM_USE_CLASS_4 & RAM_USE_CLASS_3 )
                      IF ( SYSTEM_IDXPG_TRACKS_STK_PP )
                   IF ( SYSTEM_LARGE_MEMORY_MODEL )
                      and  F, ~FLAG_PGMODE_01b
                   ENDIF ;  SYSTEM_LARGE_MEMORY_MODEL
                      ENDIF
                   ENDIF ; RAM_USE_CLASS_3
                
                   IF ( RAM_USE_CLASS_4 & RAM_USE_CLASS_4 )
                   ; Nothing to do
                   ENDIF ; RAM_USE_CLASS_4
                
 01CD 64            asl   a                                                     ; Shift address to the left
 01CE 79            dec   x                                                     ; If zero, C flag will be set
 01CF D004          jnc   .SetRead
 01D1 9006          call  I2C_DoStart                                           ; Do a write if zero
                   IF ( RAM_USE_CLASS_4 & RAM_USE_CLASS_1 )
                   ; Nothing to do
                   ENDIF ; RAM_USE_CLASS_1
                
                   IF ( RAM_USE_CLASS_4 & RAM_USE_CLASS_2 )
                   IF ( SYSTEM_LARGE_MEMORY_MODEL )
                   IF ( SYSTEM_IDXPG_TRACKS_STK_PP )
                   IF ( SYSTEM_LARGE_MEMORY_MODEL )
                      and   F, ~FLAG_PGMODE_MASK        ; NOTE: transition thru 00b state
                      or    F,  FLAG_PGMODE_MASK & FLAG_PGMODE_11b
                   ENDIF
                   ENDIF ;  PGMODE LOCKED
                   IF ( SYSTEM_IDXPG_TRACKS_IDX_PP )
                   IF ( SYSTEM_LARGE_MEMORY_MODEL )
                      and   F, ~FLAG_PGMODE_MASK        ; NOTE: transition thru 00b state
                      or    F,  FLAG_PGMODE_MASK & FLAG_PGMODE_10b
                   ENDIF
                   ENDIF ; PGMODE FREE
                   ENDIF ; SYSTEM_LARGE_MEMORY_MODEL
                   ENDIF ; RAM_USE_CLASS_2
                
                   IF ( RAM_USE_CLASS_4 & RAM_USE_CLASS_3 )
                   IF ( SYSTEM_LARGE_MEMORY_MODEL )
                   IF ( SYSTEM_IDXPG_TRACKS_STK_PP )
                   IF ( SYSTEM_LARGE_MEMORY_MODEL )
                      and   F, ~FLAG_PGMODE_MASK        ; NOTE: transition thru 00b state
                      or    F,  FLAG_PGMODE_MASK & FLAG_PGMODE_11b
                   ENDIF
                   ENDIF ;  PGMODE LOCKED
                   IF ( SYSTEM_IDXPG_TRACKS_IDX_PP )
                   IF ( SYSTEM_LARGE_MEMORY_MODEL )
                      and   F, ~FLAG_PGMODE_MASK        ; NOTE: transition thru 00b state
                      or    F,  FLAG_PGMODE_MASK & FLAG_PGMODE_10b
                   ENDIF
                   ENDIF ; PGMODE FREE
                   ENDIF ; SYSTEM_LARGE_MEMORY_MODEL
                   ENDIF ; RAM_USE_CLASS_3
                
                   IF ( RAM_USE_CLASS_4 & RAM_USE_CLASS_4 )
                   ; Nothing to do
                   ENDIF ; RAM_USE_CLASS_4
                
 01D3 7F            ret
 01D4           .SetRead:
 01D4 2901          or    a,0x01                                                ; Set Read flag
 01D6 9001          call  I2C_DoStart                                           ; Do a write if zero
                   IF ( RAM_USE_CLASS_4 & RAM_USE_CLASS_1 )
                   ; Nothing to do
                   ENDIF ; RAM_USE_CLASS_1
                
                   IF ( RAM_USE_CLASS_4 & RAM_USE_CLASS_2 )
                   IF ( SYSTEM_LARGE_MEMORY_MODEL )
                   IF ( SYSTEM_IDXPG_TRACKS_STK_PP )
                   IF ( SYSTEM_LARGE_MEMORY_MODEL )
                      and   F, ~FLAG_PGMODE_MASK        ; NOTE: transition thru 00b state
                      or    F,  FLAG_PGMODE_MASK & FLAG_PGMODE_11b
                   ENDIF
                   ENDIF ;  PGMODE LOCKED
                   IF ( SYSTEM_IDXPG_TRACKS_IDX_PP )
                   IF ( SYSTEM_LARGE_MEMORY_MODEL )
                      and   F, ~FLAG_PGMODE_MASK        ; NOTE: transition thru 00b state
                      or    F,  FLAG_PGMODE_MASK & FLAG_PGMODE_10b
                   ENDIF
                   ENDIF ; PGMODE FREE
                   ENDIF ; SYSTEM_LARGE_MEMORY_MODEL
                   ENDIF ; RAM_USE_CLASS_2
                
                   IF ( RAM_USE_CLASS_4 & RAM_USE_CLASS_3 )
                   IF ( SYSTEM_LARGE_MEMORY_MODEL )
                   IF ( SYSTEM_IDXPG_TRACKS_STK_PP )
                   IF ( SYSTEM_LARGE_MEMORY_MODEL )
                      and   F, ~FLAG_PGMODE_MASK        ; NOTE: transition thru 00b state
                      or    F,  FLAG_PGMODE_MASK & FLAG_PGMODE_11b
                   ENDIF
                   ENDIF ;  PGMODE LOCKED
                   IF ( SYSTEM_IDXPG_TRACKS_IDX_PP )
                   IF ( SYSTEM_LARGE_MEMORY_MODEL )
                      and   F, ~FLAG_PGMODE_MASK        ; NOTE: transition thru 00b state
                      or    F,  FLAG_PGMODE_MASK & FLAG_PGMODE_10b
                   ENDIF
                   ENDIF ; PGMODE FREE
                   ENDIF ; SYSTEM_LARGE_MEMORY_MODEL
                   ENDIF ; RAM_USE_CLASS_3
                
                   IF ( RAM_USE_CLASS_4 & RAM_USE_CLASS_4 )
                   ; Nothing to do
                   ENDIF ; RAM_USE_CLASS_4
                
 01D8 7F            ret
 01D9           
 01D9           I2C_DoStart:
                   IF ( RAM_USE_CLASS_4 & RAM_USE_CLASS_1 )
                   ; Nothing to do
                   ENDIF ; RAM_USE_CLASS_1
                
                   IF ( RAM_USE_CLASS_4 & RAM_USE_CLASS_2 )
                      IF ( SYSTEM_IDXPG_TRACKS_IDX_PP )
                   IF ( SYSTEM_LARGE_MEMORY_MODEL )
                      or   F, FLAG_PGMODE_01b
                   ENDIF ;  SYSTEM_LARGE_MEMORY_MODEL
                      ENDIF
                   ENDIF ; RAM_USE_CLASS_2
                
                   IF ( RAM_USE_CLASS_4 & RAM_USE_CLASS_3 )
                      IF ( SYSTEM_IDXPG_TRACKS_STK_PP )
                   IF ( SYSTEM_LARGE_MEMORY_MODEL )
                      and  F, ~FLAG_PGMODE_01b
                   ENDIF ;  SYSTEM_LARGE_MEMORY_MODEL
                      ENDIF
                   ENDIF ; RAM_USE_CLASS_3
                
                   IF ( RAM_USE_CLASS_4 & RAM_USE_CLASS_4 )
                   ; Nothing to do
                   ENDIF ; RAM_USE_CLASS_4
                
                   IF ( SYSTEM_LARGE_MEMORY_MODEL )
                      mov reg[CUR_PP], >Port_0_DriveMode_0_SHADE
                   ENDIF
 01D9 7110          or    F, FLAG_XIO_MASK
 01DB 08            push  A                                                     ; Save the slave address
 01DC 2E0040        or    [Port_0_DriveMode_0_SHADE],I2Cm_SDA_pin               ; Assert SDA low
 01DF 5100          mov   A,[Port_0_DriveMode_0_SHADE]
 01E1 6000          mov   reg[I2Cm_I2CPRTDM0],A
 01E3           
 01E3 5005          mov   A,I2Cm_delayhalf                                      ; Delay 1/2 period
 01E5 9158          call  I2Cm_delay
 01E7 18            pop   A                                                     ; Restore slave address to A
 01E8 70EF          and   F, ~FLAG_XIO_MASK
                   IF ( SYSTEM_LARGE_MEMORY_MODEL )
                      mov reg[CUR_PP], >I2Cm_bData
                   ENDIF
 01EA 5301          mov   [I2Cm_bData],A
 01EC           
                   IF ( SYSTEM_LARGE_MEMORY_MODEL )
                      mov reg[CUR_PP], >Port_0_DriveMode_0_SHADE
                   ENDIF
 01EC 7110          or    F, FLAG_XIO_MASK
 01EE 2E0080        or    [Port_0_DriveMode_0_SHADE],I2Cm_SCL_pin               ; Set SCL low
 01F1 5100          mov   A,[Port_0_DriveMode_0_SHADE]
 01F3 6000          mov   reg[I2Cm_I2CPRTDM0],A
 01F5 70EF          and   F, ~FLAG_XIO_MASK
 01F7           
 01F7 5002          mov   A,I2Cm_delayqtr                                       ; Delay 1/4 period
 01F9 9144          call  I2Cm_delay
 01FB 9006          call   I2Cm_write                                           ; Write the byte.
                   IF ( RAM_USE_CLASS_4 & RAM_USE_CLASS_1 )
                   ; Nothing to do
                   ENDIF ; RAM_USE_CLASS_1
                
                   IF ( RAM_USE_CLASS_4 & RAM_USE_CLASS_2 )
                   IF ( SYSTEM_LARGE_MEMORY_MODEL )
                   IF ( SYSTEM_IDXPG_TRACKS_STK_PP )
                   IF ( SYSTEM_LARGE_MEMORY_MODEL )
                      and   F, ~FLAG_PGMODE_MASK        ; NOTE: transition thru 00b state
                      or    F,  FLAG_PGMODE_MASK & FLAG_PGMODE_11b
                   ENDIF
                   ENDIF ;  PGMODE LOCKED
                   IF ( SYSTEM_IDXPG_TRACKS_IDX_PP )
                   IF ( SYSTEM_LARGE_MEMORY_MODEL )
                      and   F, ~FLAG_PGMODE_MASK        ; NOTE: transition thru 00b state
                      or    F,  FLAG_PGMODE_MASK & FLAG_PGMODE_10b
                   ENDIF
                   ENDIF ; PGMODE FREE
                   ENDIF ; SYSTEM_LARGE_MEMORY_MODEL
                   ENDIF ; RAM_USE_CLASS_2
                
                   IF ( RAM_USE_CLASS_4 & RAM_USE_CLASS_3 )
                   IF ( SYSTEM_LARGE_MEMORY_MODEL )
                   IF ( SYSTEM_IDXPG_TRACKS_STK_PP )
                   IF ( SYSTEM_LARGE_MEMORY_MODEL )
                      and   F, ~FLAG_PGMODE_MASK        ; NOTE: transition thru 00b state
                      or    F,  FLAG_PGMODE_MASK & FLAG_PGMODE_11b
                   ENDIF
                   ENDIF ;  PGMODE LOCKED
                   IF ( SYSTEM_IDXPG_TRACKS_IDX_PP )
                   IF ( SYSTEM_LARGE_MEMORY_MODEL )
                      and   F, ~FLAG_PGMODE_MASK        ; NOTE: transition thru 00b state
                      or    F,  FLAG_PGMODE_MASK & FLAG_PGMODE_10b
                   ENDIF
                   ENDIF ; PGMODE FREE
                   ENDIF ; SYSTEM_LARGE_MEMORY_MODEL
                   ENDIF ; RAM_USE_CLASS_3
                
                   IF ( RAM_USE_CLASS_4 & RAM_USE_CLASS_4 )
                   ; Nothing to do
                   ENDIF ; RAM_USE_CLASS_4
                
 01FD 7F            ret
 01FE           .ENDSECTION
 01FE           
 01FE           .SECTION
 01FE           ;-----------------------------------------------------------------------------
 01FE           ;  FUNCTION NAME: I2Cm_fWrite
 01FE           ;
 01FE           ;  DESCRIPTION:
 01FE           ;    Writes a byte to the I2C master bus.
 01FE           ;
 01FE           ;-----------------------------------------------------------------------------
 01FE           ;
 01FE           ;  ARGUMENTS:
 01FE           ;    A contains Data to be written to I2C slave.
 01FE           ;
 01FE           ;  RETURNS:
 01FE           ;    1 If ACKed, else 0
 01FE           ;
 01FE           ;  SIDE EFFECTS:
 01FE           ;    REGISTERS ARE VOLATILE: THE A AND X REGISTERS MAY BE MODIFIED!
 01FE           ;
 01FE           ; - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - -
 01FE           ;
 01FE           ;  FUNCTION NAME: I2Cm_write
 01FE           ;
 01FE           ;  DESCRIPTION:
 01FE           ;    Writes a byte to the I2C master bus. Also used for sending the address.
 01FE           ;
 01FE           ;  ARGUMENTS:
 01FE           ;    Reg A contains slave address.
 01FE           ;    I2Cm_bData - Contains data to be transmitted.
 01FE           ;
 01FE           ;  RETURNS:
 01FE           ;    I2Cm_bStatus - Cleared if a slave responds to a request. Set otherwise
 01FE           ;
 01FE           ;  SIDE EFFECTS:
 01FE           ;    The A and X registers may be modified by this or future implementations
 01FE           ;    of this function.  The same is true for all RAM page pointer registers in
 01FE           ;    the Large Memory Model.  When necessary, it is the calling function's
 01FE           ;    responsibility to perserve their values across calls to fastcall16 
 01FE           ;    functions.
 01FE           ;          
 01FE           ;    Currently only the page pointer registers listed below are modified: 
 01FE           ;          CUR_PP
 01FE           ;
 01FE           ;    Send data byte to slave. Must be followed by I2Cm_get_ack.
 01FE           ;
 01FE           I2Cm_fWrite:
 01FE           _I2Cm_fWrite:
                   IF ( RAM_USE_CLASS_4 & RAM_USE_CLASS_1 )
                   ; Nothing to do
                   ENDIF ; RAM_USE_CLASS_1
                
                   IF ( RAM_USE_CLASS_4 & RAM_USE_CLASS_2 )
                      IF ( SYSTEM_IDXPG_TRACKS_IDX_PP )
                   IF ( SYSTEM_LARGE_MEMORY_MODEL )
                      or   F, FLAG_PGMODE_01b
                   ENDIF ;  SYSTEM_LARGE_MEMORY_MODEL
                      ENDIF
                   ENDIF ; RAM_USE_CLASS_2
                
                   IF ( RAM_USE_CLASS_4 & RAM_USE_CLASS_3 )
                      IF ( SYSTEM_IDXPG_TRACKS_STK_PP )
                   IF ( SYSTEM_LARGE_MEMORY_MODEL )
                      and  F, ~FLAG_PGMODE_01b
                   ENDIF ;  SYSTEM_LARGE_MEMORY_MODEL
                      ENDIF
                   ENDIF ; RAM_USE_CLASS_3
                
                   IF ( RAM_USE_CLASS_4 & RAM_USE_CLASS_4 )
                   ; Nothing to do
                   ENDIF ; RAM_USE_CLASS_4
                
                   IF ( SYSTEM_LARGE_MEMORY_MODEL )
                      mov reg[CUR_PP], >I2Cm_bData
                   ENDIF
 01FE 5301          mov   [I2Cm_bData],A                                   ; Put data in bData
 0200 9001          call  I2Cm_write
                   IF ( RAM_USE_CLASS_4 & RAM_USE_CLASS_1 )
                   ; Nothing to do
                   ENDIF ; RAM_USE_CLASS_1
                
                   IF ( RAM_USE_CLASS_4 & RAM_USE_CLASS_2 )
                   IF ( SYSTEM_LARGE_MEMORY_MODEL )
                   IF ( SYSTEM_IDXPG_TRACKS_STK_PP )
                   IF ( SYSTEM_LARGE_MEMORY_MODEL )
                      and   F, ~FLAG_PGMODE_MASK        ; NOTE: transition thru 00b state
                      or    F,  FLAG_PGMODE_MASK & FLAG_PGMODE_11b
                   ENDIF
                   ENDIF ;  PGMODE LOCKED
                   IF ( SYSTEM_IDXPG_TRACKS_IDX_PP )
                   IF ( SYSTEM_LARGE_MEMORY_MODEL )
                      and   F, ~FLAG_PGMODE_MASK        ; NOTE: transition thru 00b state
                      or    F,  FLAG_PGMODE_MASK & FLAG_PGMODE_10b
                   ENDIF
                   ENDIF ; PGMODE FREE
                   ENDIF ; SYSTEM_LARGE_MEMORY_MODEL
                   ENDIF ; RAM_USE_CLASS_2
                
                   IF ( RAM_USE_CLASS_4 & RAM_USE_CLASS_3 )
                   IF ( SYSTEM_LARGE_MEMORY_MODEL )
                   IF ( SYSTEM_IDXPG_TRACKS_STK_PP )
                   IF ( SYSTEM_LARGE_MEMORY_MODEL )
                      and   F, ~FLAG_PGMODE_MASK        ; NOTE: transition thru 00b state
                      or    F,  FLAG_PGMODE_MASK & FLAG_PGMODE_11b
                   ENDIF
                   ENDIF ;  PGMODE LOCKED
                   IF ( SYSTEM_IDXPG_TRACKS_IDX_PP )
                   IF ( SYSTEM_LARGE_MEMORY_MODEL )
                      and   F, ~FLAG_PGMODE_MASK        ; NOTE: transition thru 00b state
                      or    F,  FLAG_PGMODE_MASK & FLAG_PGMODE_10b
                   ENDIF
                   ENDIF ; PGMODE FREE
                   ENDIF ; SYSTEM_LARGE_MEMORY_MODEL
                   ENDIF ; RAM_USE_CLASS_3
                
                   IF ( RAM_USE_CLASS_4 & RAM_USE_CLASS_4 )
                   ; Nothing to do
                   ENDIF ; RAM_USE_CLASS_4
                
 0202 7F            ret
 0203           
 0203           I2Cm_write:
 0203           _I2Cm_write:
                   IF ( RAM_USE_CLASS_4 & RAM_USE_CLASS_1 )
                   ; Nothing to do
                   ENDIF ; RAM_USE_CLASS_1
                
                   IF ( RAM_USE_CLASS_4 & RAM_USE_CLASS_2 )
                      IF ( SYSTEM_IDXPG_TRACKS_IDX_PP )
                   IF ( SYSTEM_LARGE_MEMORY_MODEL )
                      or   F, FLAG_PGMODE_01b
                   ENDIF ;  SYSTEM_LARGE_MEMORY_MODEL
                      ENDIF
                   ENDIF ; RAM_USE_CLASS_2
                
                   IF ( RAM_USE_CLASS_4 & RAM_USE_CLASS_3 )
                      IF ( SYSTEM_IDXPG_TRACKS_STK_PP )
                   IF ( SYSTEM_LARGE_MEMORY_MODEL )
                      and  F, ~FLAG_PGMODE_01b
                   ENDIF ;  SYSTEM_LARGE_MEMORY_MODEL
                      ENDIF
                   ENDIF ; RAM_USE_CLASS_3
                
                   IF ( RAM_USE_CLASS_4 & RAM_USE_CLASS_4 )
                   ; Nothing to do
                   ENDIF ; RAM_USE_CLASS_4
                
                   IF ( SYSTEM_LARGE_MEMORY_MODEL )
                      mov reg[CUR_PP], >I2Cm_bit_count
                   ENDIF
                    
 0203 550308        mov   [I2Cm_bit_count],8                                ; Set up count to xmit 8 bits
 0206           writenextbit:
 0206 7A03          dec   [I2Cm_bit_count]
 0208           
                   IF ( SYSTEM_LARGE_MEMORY_MODEL )
                      mov reg[CUR_PP], >Port_0_DriveMode_0_SHADE
                   ENDIF
                                                                           ; Assert SCL low
 0208 7110          or    F, FLAG_XIO_MASK
 020A 2E0080        or    [Port_0_DriveMode_0_SHADE],I2Cm_SCL_pin
 020D 5100          mov   A,[Port_0_DriveMode_0_SHADE]
 020F 6000          mov   reg[I2Cm_I2CPRTDM0],A
 0211 70EF          and   F, ~FLAG_XIO_MASK
 0213           
                   IF ( SYSTEM_LARGE_MEMORY_MODEL )
                      mov reg[CUR_PP], >I2Cm_bit_count
                   ENDIF
 0213 6B01          rlc   [I2Cm_bData]
                   IF ( SYSTEM_LARGE_MEMORY_MODEL )
                      mov reg[CUR_PP], >Port_0_DriveMode_0_SHADE
                   ENDIF
 0215 7110          or    F, FLAG_XIO_MASK
 0217 C00A          jc    write_bit                                        ; Assert SDA low for data 0    
 0219 2E0040        or    [Port_0_DriveMode_0_SHADE],I2Cm_SDA_pin
 021C 5100          mov   A,[Port_0_DriveMode_0_SHADE]
 021E 6000          mov   reg[I2Cm_I2CPRTDM0],A
 0220           
 0220 8008          jmp   writestartclock
 0222           write_bit:                                                 ; Release SDA high for data 1
 0222 2600BF        and   [Port_0_DriveMode_0_SHADE],~I2Cm_SDA_pin      
 0225 5100          mov   A,[Port_0_DriveMode_0_SHADE]
 0227 6000          mov   reg[I2Cm_I2CPRTDM0],A
 0229           
 0229           writestartclock:
 0229 5005          mov   A,I2Cm_delayhalf                                 ; Delay 1/2 period
 022B 9112          call  I2Cm_delay
 022D                                                                      ; Release SCL High
 022D 26007F        and   [Port_0_DriveMode_0_SHADE],~I2Cm_SCL_pin
 0230 5100          mov   A,[Port_0_DriveMode_0_SHADE]
 0232 6000          mov   reg[I2Cm_I2CPRTDM0],A
 0234           
 0234 70EF          and   F, ~FLAG_XIO_MASK
 0236           clockstretch2:                                             ; Wait for SCL high in case of wait states
 0236                                                                      ; are added by slave.
 0236 490080        tst   reg[I2Cm_I2CPRTDR],I2Cm_SCL_pin
 0239 AFFC          jz    clockstretch2
 023B                                                                      ; Delay for 1/2 period
 023B 5005          mov   A,I2Cm_delayhalf
 023D 9100          call  I2Cm_delay
 023F           
                   IF ( SYSTEM_LARGE_MEMORY_MODEL )
                      mov reg[CUR_PP], >I2Cm_bit_count
                   ENDIF
 023F 3C0300        cmp   [I2Cm_bit_count],0
 0242 BFC3          jnz   writenextbit
 0244 9001          call  I2Cm_get_ack                
 0246           
                   IF ( RAM_USE_CLASS_4 & RAM_USE_CLASS_1 )
                   ; Nothing to do
                   ENDIF ; RAM_USE_CLASS_1
                
                   IF ( RAM_USE_CLASS_4 & RAM_USE_CLASS_2 )
                   IF ( SYSTEM_LARGE_MEMORY_MODEL )
                   IF ( SYSTEM_IDXPG_TRACKS_STK_PP )
                   IF ( SYSTEM_LARGE_MEMORY_MODEL )
                      and   F, ~FLAG_PGMODE_MASK        ; NOTE: transition thru 00b state
                      or    F,  FLAG_PGMODE_MASK & FLAG_PGMODE_11b
                   ENDIF
                   ENDIF ;  PGMODE LOCKED
                   IF ( SYSTEM_IDXPG_TRACKS_IDX_PP )
                   IF ( SYSTEM_LARGE_MEMORY_MODEL )
                      and   F, ~FLAG_PGMODE_MASK        ; NOTE: transition thru 00b state
                      or    F,  FLAG_PGMODE_MASK & FLAG_PGMODE_10b
                   ENDIF
                   ENDIF ; PGMODE FREE
                   ENDIF ; SYSTEM_LARGE_MEMORY_MODEL
                   ENDIF ; RAM_USE_CLASS_2
                
                   IF ( RAM_USE_CLASS_4 & RAM_USE_CLASS_3 )
                   IF ( SYSTEM_LARGE_MEMORY_MODEL )
                   IF ( SYSTEM_IDXPG_TRACKS_STK_PP )
                   IF ( SYSTEM_LARGE_MEMORY_MODEL )
                      and   F, ~FLAG_PGMODE_MASK        ; NOTE: transition thru 00b state
                      or    F,  FLAG_PGMODE_MASK & FLAG_PGMODE_11b
                   ENDIF
                   ENDIF ;  PGMODE LOCKED
                   IF ( SYSTEM_IDXPG_TRACKS_IDX_PP )
                   IF ( SYSTEM_LARGE_MEMORY_MODEL )
                      and   F, ~FLAG_PGMODE_MASK        ; NOTE: transition thru 00b state
                      or    F,  FLAG_PGMODE_MASK & FLAG_PGMODE_10b
                   ENDIF
                   ENDIF ; PGMODE FREE
                   ENDIF ; SYSTEM_LARGE_MEMORY_MODEL
                   ENDIF ; RAM_USE_CLASS_3
                
                   IF ( RAM_USE_CLASS_4 & RAM_USE_CLASS_4 )
                   ; Nothing to do
                   ENDIF ; RAM_USE_CLASS_4
                
 0246 7F            ret
 0247           .ENDSECTION
 0247           
 0247           .SECTION
 0247           ;-----------------------------------------------------------------------------
 0247           ;  FUNCTION NAME: I2Cm_get_ack
 0247           ;
 0247           ;  DESCRIPTION:
 0247           ;    Get slave acknowledge response. Used only by I2Cm_write.
 0247           ;
 0247           ;-----------------------------------------------------------------------------
 0247           ;
 0247           ;  ARGUMENTS:
 0247           ;    I2Cm_bData - Contains data to be transmitted.
 0247           ;
 0247           ;  RETURNS:
 0247           ;    Sets flag in I2Cm_bStatus if ACKed by Slave.
 0247           ;
 0247           ;  SIDE EFFECTS:
 0247           ;    The A and X registers may be modified by this or future implementations
 0247           ;    of this function.  The same is true for all RAM page pointer registers in
 0247           ;    the Large Memory Model.  When necessary, it is the calling function's
 0247           ;    responsibility to perserve their values across calls to fastcall16 
 0247           ;    functions.
 0247           ;          
 0247           ;    Currently only the page pointer registers listed below are modified: 
 0247           ;          CUR_PP
 0247           ;
 0247           I2Cm_get_ack:
 0247           _I2Cm_get_ack:
                   IF ( RAM_USE_CLASS_4 & RAM_USE_CLASS_1 )
                   ; Nothing to do
                   ENDIF ; RAM_USE_CLASS_1
                
                   IF ( RAM_USE_CLASS_4 & RAM_USE_CLASS_2 )
                      IF ( SYSTEM_IDXPG_TRACKS_IDX_PP )
                   IF ( SYSTEM_LARGE_MEMORY_MODEL )
                      or   F, FLAG_PGMODE_01b
                   ENDIF ;  SYSTEM_LARGE_MEMORY_MODEL
                      ENDIF
                   ENDIF ; RAM_USE_CLASS_2
                
                   IF ( RAM_USE_CLASS_4 & RAM_USE_CLASS_3 )
                      IF ( SYSTEM_IDXPG_TRACKS_STK_PP )
                   IF ( SYSTEM_LARGE_MEMORY_MODEL )
                      and  F, ~FLAG_PGMODE_01b
                   ENDIF ;  SYSTEM_LARGE_MEMORY_MODEL
                      ENDIF
                   ENDIF ; RAM_USE_CLASS_3
                
                   IF ( RAM_USE_CLASS_4 & RAM_USE_CLASS_4 )
                   ; Nothing to do
                   ENDIF ; RAM_USE_CLASS_4
                
                   IF ( SYSTEM_LARGE_MEMORY_MODEL )
                      mov reg[CUR_PP], >Port_0_DriveMode_0_SHADE
                   ENDIF
 0247 7110          or    F, FLAG_XIO_MASK
 0249 2E0080        or    [Port_0_DriveMode_0_SHADE],I2Cm_SCL_pin
 024C 5100          mov   A,[Port_0_DriveMode_0_SHADE]
 024E 6000          mov   reg[I2Cm_I2CPRTDM0],A
 0250                                                                      ; Release SDA high so slave may ACK
 0250 2600BF        and   [Port_0_DriveMode_0_SHADE],~I2Cm_SDA_pin
 0253 5100          mov   A,[Port_0_DriveMode_0_SHADE]
 0255 6000          mov   reg[I2Cm_I2CPRTDM0],A
 0257                                                                      ; Delay 3/4 period
 0257 500C          mov   A,I2Cm_delay3qtr
 0259 90E4          call  I2Cm_delay
 025B                                                                      ; Release SCL high
 025B 26007F        and   [Port_0_DriveMode_0_SHADE],~I2Cm_SCL_pin
 025E 5100          mov   A,[Port_0_DriveMode_0_SHADE]
 0260 6000          mov   reg[I2Cm_I2CPRTDM0],A
 0262           
 0262 70EF          and   F, ~FLAG_XIO_MASK
 0264           clockstretch3:                                             ; Wait for SCL to go high in case wait states
 0264                                                                      ; are added my slave.
 0264 490080        tst   reg[I2Cm_I2CPRTDR],I2Cm_SCL_pin
 0267 AFFC          jz    clockstretch3
 0269               
                   IF ( SYSTEM_LARGE_MEMORY_MODEL )
                      mov reg[CUR_PP], >I2Cm_bStatus
                   ENDIF
                                                                       ; Clear ACK bit
 0269 2600FE        and   [I2Cm_bStatus],~I2Cm_SLAVE_ACKed
 026C 490040        tst   reg[I2Cm_I2CPRTDR],I2Cm_SDA_pin
 026F B004          jnz    getack2                                         ; If ACKed, set flag
 0271 2E0001        or    [I2Cm_bStatus],I2Cm_SLAVE_ACKed
 0274           
 0274           getack2:
 0274 5005          mov   A,I2Cm_delayhalf                                 ; Delay 1/2 period
 0276 90C7          call  I2Cm_delay
 0278           
 0278 5100          mov   A,[I2Cm_bStatus]                                 ; Get result and put it in A
 027A 2101          and   A,I2Cm_SLAVE_ACKed                               ; Mask off just the ACK flag.
                   IF ( RAM_USE_CLASS_4 & RAM_USE_CLASS_1 )
                   ; Nothing to do
                   ENDIF ; RAM_USE_CLASS_1
                
                   IF ( RAM_USE_CLASS_4 & RAM_USE_CLASS_2 )
                   IF ( SYSTEM_LARGE_MEMORY_MODEL )
                   IF ( SYSTEM_IDXPG_TRACKS_STK_PP )
                   IF ( SYSTEM_LARGE_MEMORY_MODEL )
                      and   F, ~FLAG_PGMODE_MASK        ; NOTE: transition thru 00b state
                      or    F,  FLAG_PGMODE_MASK & FLAG_PGMODE_11b
                   ENDIF
                   ENDIF ;  PGMODE LOCKED
                   IF ( SYSTEM_IDXPG_TRACKS_IDX_PP )
                   IF ( SYSTEM_LARGE_MEMORY_MODEL )
                      and   F, ~FLAG_PGMODE_MASK        ; NOTE: transition thru 00b state
                      or    F,  FLAG_PGMODE_MASK & FLAG_PGMODE_10b
                   ENDIF
                   ENDIF ; PGMODE FREE
                   ENDIF ; SYSTEM_LARGE_MEMORY_MODEL
                   ENDIF ; RAM_USE_CLASS_2
                
                   IF ( RAM_USE_CLASS_4 & RAM_USE_CLASS_3 )
                   IF ( SYSTEM_LARGE_MEMORY_MODEL )
                   IF ( SYSTEM_IDXPG_TRACKS_STK_PP )
                   IF ( SYSTEM_LARGE_MEMORY_MODEL )
                      and   F, ~FLAG_PGMODE_MASK        ; NOTE: transition thru 00b state
                      or    F,  FLAG_PGMODE_MASK & FLAG_PGMODE_11b
                   ENDIF
                   ENDIF ;  PGMODE LOCKED
                   IF ( SYSTEM_IDXPG_TRACKS_IDX_PP )
                   IF ( SYSTEM_LARGE_MEMORY_MODEL )
                      and   F, ~FLAG_PGMODE_MASK        ; NOTE: transition thru 00b state
                      or    F,  FLAG_PGMODE_MASK & FLAG_PGMODE_10b
                   ENDIF
                   ENDIF ; PGMODE FREE
                   ENDIF ; SYSTEM_LARGE_MEMORY_MODEL
                   ENDIF ; RAM_USE_CLASS_3
                
                   IF ( RAM_USE_CLASS_4 & RAM_USE_CLASS_4 )
                   ; Nothing to do
                   ENDIF ; RAM_USE_CLASS_4
                
 027C 7F            ret
 027D           .ENDSECTION
 027D           
 027D           .SECTION
 027D           ;-----------------------------------------------------------------------------
 027D           ;  FUNCTION NAME: I2Cm_bRead
 027D           ;
 027D           ;  DESCRIPTION:
 027D           ;    Reads 1 data byte from the I2C master bus.
 027D           ;
 027D           ;-----------------------------------------------------------------------------
 027D           ;
 027D           ;  ARGUMENTS:
 027D           ;    Reg A Contains the Slave Address.
 027D           ;    I2Cm_bStatus - Set for no ack to be followed by stop.
 027D           ;    Clear for ack to indicate more data to follow.
 027D           ;
 027D           ;  RETURNS:
 027D           ;    I2Cm_bData - Contains received data.
 027D           ;
 027D           ;  SIDE EFFECTS:
 027D           ;    The A and X registers may be modified by this or future implementations
 027D           ;    of this function.  The same is true for all RAM page pointer registers in
 027D           ;    the Large Memory Model.  When necessary, it is the calling function's
 027D           ;    responsibility to perserve their values across calls to fastcall16 
 027D           ;    functions.
 027D           ;          
 027D           ;    Currently only the page pointer registers listed below are modified: 
 027D           ;          CUR_PP
 027D           ;
 027D           ;    Must be followed by I2Cm_put_ack.
 027D           ;
 027D           I2Cm_bRead:
 027D           _I2Cm_bRead:
                   IF ( RAM_USE_CLASS_4 & RAM_USE_CLASS_1 )
                   ; Nothing to do
                   ENDIF ; RAM_USE_CLASS_1
                
                   IF ( RAM_USE_CLASS_4 & RAM_USE_CLASS_2 )
                      IF ( SYSTEM_IDXPG_TRACKS_IDX_PP )
                   IF ( SYSTEM_LARGE_MEMORY_MODEL )
                      or   F, FLAG_PGMODE_01b
                   ENDIF ;  SYSTEM_LARGE_MEMORY_MODEL
                      ENDIF
                   ENDIF ; RAM_USE_CLASS_2
                
                   IF ( RAM_USE_CLASS_4 & RAM_USE_CLASS_3 )
                      IF ( SYSTEM_IDXPG_TRACKS_STK_PP )
                   IF ( SYSTEM_LARGE_MEMORY_MODEL )
                      and  F, ~FLAG_PGMODE_01b
                   ENDIF ;  SYSTEM_LARGE_MEMORY_MODEL
                      ENDIF
                   ENDIF ; RAM_USE_CLASS_3
                
                   IF ( RAM_USE_CLASS_4 & RAM_USE_CLASS_4 )
                   ; Nothing to do
                   ENDIF ; RAM_USE_CLASS_4
                
                   IF ( SYSTEM_LARGE_MEMORY_MODEL )
                      mov reg[CUR_PP], >I2Cm_bStatus
                   ENDIF
 027D 550000        mov   [I2Cm_bStatus],0x00                              ; Clear ACK flag
 0280 21FF          and   A,0xFF                                           ; Is Ack flag set"
 0282 A007          jz    I2Cm_read                                        ; Don't ACK
 0284 2E0010        or    [I2Cm_bStatus],I2Cm_SEND_ACK                     ; Set ACK flag
 0287 9001          call  I2Cm_read
                   IF ( RAM_USE_CLASS_4 & RAM_USE_CLASS_1 )
                   ; Nothing to do
                   ENDIF ; RAM_USE_CLASS_1
                
                   IF ( RAM_USE_CLASS_4 & RAM_USE_CLASS_2 )
                   IF ( SYSTEM_LARGE_MEMORY_MODEL )
                   IF ( SYSTEM_IDXPG_TRACKS_STK_PP )
                   IF ( SYSTEM_LARGE_MEMORY_MODEL )
                      and   F, ~FLAG_PGMODE_MASK        ; NOTE: transition thru 00b state
                      or    F,  FLAG_PGMODE_MASK & FLAG_PGMODE_11b
                   ENDIF
                   ENDIF ;  PGMODE LOCKED
                   IF ( SYSTEM_IDXPG_TRACKS_IDX_PP )
                   IF ( SYSTEM_LARGE_MEMORY_MODEL )
                      and   F, ~FLAG_PGMODE_MASK        ; NOTE: transition thru 00b state
                      or    F,  FLAG_PGMODE_MASK & FLAG_PGMODE_10b
                   ENDIF
                   ENDIF ; PGMODE FREE
                   ENDIF ; SYSTEM_LARGE_MEMORY_MODEL
                   ENDIF ; RAM_USE_CLASS_2
                
                   IF ( RAM_USE_CLASS_4 & RAM_USE_CLASS_3 )
                   IF ( SYSTEM_LARGE_MEMORY_MODEL )
                   IF ( SYSTEM_IDXPG_TRACKS_STK_PP )
                   IF ( SYSTEM_LARGE_MEMORY_MODEL )
                      and   F, ~FLAG_PGMODE_MASK        ; NOTE: transition thru 00b state
                      or    F,  FLAG_PGMODE_MASK & FLAG_PGMODE_11b
                   ENDIF
                   ENDIF ;  PGMODE LOCKED
                   IF ( SYSTEM_IDXPG_TRACKS_IDX_PP )
                   IF ( SYSTEM_LARGE_MEMORY_MODEL )
                      and   F, ~FLAG_PGMODE_MASK        ; NOTE: transition thru 00b state
                      or    F,  FLAG_PGMODE_MASK & FLAG_PGMODE_10b
                   ENDIF
                   ENDIF ; PGMODE FREE
                   ENDIF ; SYSTEM_LARGE_MEMORY_MODEL
                   ENDIF ; RAM_USE_CLASS_3
                
                   IF ( RAM_USE_CLASS_4 & RAM_USE_CLASS_4 )
                   ; Nothing to do
                   ENDIF ; RAM_USE_CLASS_4
                
 0289 7F            ret
 028A           
 028A           I2Cm_read:
 028A           _I2Cm_read:
                   IF ( RAM_USE_CLASS_4 & RAM_USE_CLASS_1 )
                   ; Nothing to do
                   ENDIF ; RAM_USE_CLASS_1
                
                   IF ( RAM_USE_CLASS_4 & RAM_USE_CLASS_2 )
                      IF ( SYSTEM_IDXPG_TRACKS_IDX_PP )
                   IF ( SYSTEM_LARGE_MEMORY_MODEL )
                      or   F, FLAG_PGMODE_01b
                   ENDIF ;  SYSTEM_LARGE_MEMORY_MODEL
                      ENDIF
                   ENDIF ; RAM_USE_CLASS_2
                
                   IF ( RAM_USE_CLASS_4 & RAM_USE_CLASS_3 )
                      IF ( SYSTEM_IDXPG_TRACKS_STK_PP )
                   IF ( SYSTEM_LARGE_MEMORY_MODEL )
                      and  F, ~FLAG_PGMODE_01b
                   ENDIF ;  SYSTEM_LARGE_MEMORY_MODEL
                      ENDIF
                   ENDIF ; RAM_USE_CLASS_3
                
                   IF ( RAM_USE_CLASS_4 & RAM_USE_CLASS_4 )
                   ; Nothing to do
                   ENDIF ; RAM_USE_CLASS_4
                
                   IF ( SYSTEM_LARGE_MEMORY_MODEL )
                      mov reg[CUR_PP], >I2Cm_bStatus
                   ENDIF
 028A 550308        mov   [I2Cm_bit_count],8                               ; Count and prepare bits to read
 028D           readnextbit:
 028D 7A03          dec   [I2Cm_bit_count]
 028F 6B01          rlc   [I2Cm_bData]
 0291               
                   IF ( SYSTEM_LARGE_MEMORY_MODEL )
                      mov reg[CUR_PP], >Port_0_DriveMode_0_SHADE
                   ENDIF
 0291 7110          or    F, FLAG_XIO_MASK
 0293 2E0080        or    [Port_0_DriveMode_0_SHADE],I2Cm_SCL_pin
 0296 5100          mov   A,[Port_0_DriveMode_0_SHADE]
 0298 6000          mov   reg[I2Cm_I2CPRTDM0],A
 029A                                                                      ; Delay 1/2 period
 029A 5005          mov   A,I2Cm_delayhalf
 029C 90A1          call  I2Cm_delay
 029E                                                                      ; Release SCL high
 029E 26007F        and   [Port_0_DriveMode_0_SHADE],~I2Cm_SCL_pin
 02A1 5100          mov   A,[Port_0_DriveMode_0_SHADE]
 02A3 6000          mov   reg[I2Cm_I2CPRTDM0],A
 02A5           
 02A5 70EF          and   F, ~FLAG_XIO_MASK
                   IF ( SYSTEM_LARGE_MEMORY_MODEL )
                      mov reg[CUR_PP], >I2Cm_bStatus
                   ENDIF
 02A7           clockstretch4:                                             ; Wait for SCL to go high in case slave
 02A7                                                                      ; addes wait states.
 02A7           
 02A7 490080        tst   reg[I2Cm_I2CPRTDR],I2Cm_SCL_pin
 02AA AFFC          jz    clockstretch4
 02AC                                                                      ; Delay 1/4 period
 02AC 5002          mov   A,I2Cm_delayqtr
 02AE 908F          call  I2Cm_delay
 02B0           
 02B0 2601FE        and   [I2Cm_bData],~01h                                ; Record bit received
 02B3 490040        tst   reg[I2Cm_I2CPRTDR],I2Cm_SDA_pin
 02B6 A004          jz    readnobit
 02B8 2E0101        or    [I2Cm_bData],01h
 02BB           readnobit:
 02BB 3C0300        cmp   [I2Cm_bit_count],0
 02BE BFCE          jnz   readnextbit                                      ; Check for byte complete
 02C0           
 02C0 9001          call   I2Cm_put_ack                
                   IF ( RAM_USE_CLASS_4 & RAM_USE_CLASS_1 )
                   ; Nothing to do
                   ENDIF ; RAM_USE_CLASS_1
                
                   IF ( RAM_USE_CLASS_4 & RAM_USE_CLASS_2 )
                   IF ( SYSTEM_LARGE_MEMORY_MODEL )
                   IF ( SYSTEM_IDXPG_TRACKS_STK_PP )
                   IF ( SYSTEM_LARGE_MEMORY_MODEL )
                      and   F, ~FLAG_PGMODE_MASK        ; NOTE: transition thru 00b state
                      or    F,  FLAG_PGMODE_MASK & FLAG_PGMODE_11b
                   ENDIF
                   ENDIF ;  PGMODE LOCKED
                   IF ( SYSTEM_IDXPG_TRACKS_IDX_PP )
                   IF ( SYSTEM_LARGE_MEMORY_MODEL )
                      and   F, ~FLAG_PGMODE_MASK        ; NOTE: transition thru 00b state
                      or    F,  FLAG_PGMODE_MASK & FLAG_PGMODE_10b
                   ENDIF
                   ENDIF ; PGMODE FREE
                   ENDIF ; SYSTEM_LARGE_MEMORY_MODEL
                   ENDIF ; RAM_USE_CLASS_2
                
                   IF ( RAM_USE_CLASS_4 & RAM_USE_CLASS_3 )
                   IF ( SYSTEM_LARGE_MEMORY_MODEL )
                   IF ( SYSTEM_IDXPG_TRACKS_STK_PP )
                   IF ( SYSTEM_LARGE_MEMORY_MODEL )
                      and   F, ~FLAG_PGMODE_MASK        ; NOTE: transition thru 00b state
                      or    F,  FLAG_PGMODE_MASK & FLAG_PGMODE_11b
                   ENDIF
                   ENDIF ;  PGMODE LOCKED
                   IF ( SYSTEM_IDXPG_TRACKS_IDX_PP )
                   IF ( SYSTEM_LARGE_MEMORY_MODEL )
                      and   F, ~FLAG_PGMODE_MASK        ; NOTE: transition thru 00b state
                      or    F,  FLAG_PGMODE_MASK & FLAG_PGMODE_10b
                   ENDIF
                   ENDIF ; PGMODE FREE
                   ENDIF ; SYSTEM_LARGE_MEMORY_MODEL
                   ENDIF ; RAM_USE_CLASS_3
                
                   IF ( RAM_USE_CLASS_4 & RAM_USE_CLASS_4 )
                   ; Nothing to do
                   ENDIF ; RAM_USE_CLASS_4
                
 02C2 7F            ret
 02C3           .ENDSECTION
 02C3                                                                    
 02C3           .SECTION
 02C3           ;-----------------------------------------------------------------------------
 02C3           ;  FUNCTION NAME: I2Cm_put_ack
 02C3           ;
 02C3           ;  DESCRIPTION:
 02C3           ;    Send acknowledge to slave. Used only by I2Cm_read
 02C3           ;
 02C3           ;-----------------------------------------------------------------------------
 02C3           ;
 02C3           ;  ARGUMENTS:
 02C3           ;    I2Cm_bStatus - Set for no ack to be followed by stop. Clear for ack
 02C3           ;    to indicate more data to follow.
 02C3           ;
 02C3           ;  RETURNS:
 02C3           ;    I2Cm_bData - Contains received data.
 02C3           ;
 02C3           ;  SIDE EFFECTS:
 02C3           ;    The A and X registers may be modified by this or future implementations
 02C3           ;    of this function.  The same is true for all RAM page pointer registers in
 02C3           ;    the Large Memory Model.  When necessary, it is the calling function's
 02C3           ;    responsibility to perserve their values across calls to fastcall16 
 02C3           ;    functions.
 02C3           ;          
 02C3           ;    Currently only the page pointer registers listed below are modified: 
 02C3           ;          CUR_PP
 02C3           ;
 02C3           ;    Send ack if more data will follow.
 02C3           ;
 02C3           I2Cm_put_ack:
 02C3           _I2Cm_put_ack:
                   IF ( RAM_USE_CLASS_4 & RAM_USE_CLASS_1 )
                   ; Nothing to do
                   ENDIF ; RAM_USE_CLASS_1
                
                   IF ( RAM_USE_CLASS_4 & RAM_USE_CLASS_2 )
                      IF ( SYSTEM_IDXPG_TRACKS_IDX_PP )
                   IF ( SYSTEM_LARGE_MEMORY_MODEL )
                      or   F, FLAG_PGMODE_01b
                   ENDIF ;  SYSTEM_LARGE_MEMORY_MODEL
                      ENDIF
                   ENDIF ; RAM_USE_CLASS_2
                
                   IF ( RAM_USE_CLASS_4 & RAM_USE_CLASS_3 )
                      IF ( SYSTEM_IDXPG_TRACKS_STK_PP )
                   IF ( SYSTEM_LARGE_MEMORY_MODEL )
                      and  F, ~FLAG_PGMODE_01b
                   ENDIF ;  SYSTEM_LARGE_MEMORY_MODEL
                      ENDIF
                   ENDIF ; RAM_USE_CLASS_3
                
                   IF ( RAM_USE_CLASS_4 & RAM_USE_CLASS_4 )
                   ; Nothing to do
                   ENDIF ; RAM_USE_CLASS_4
                
                   IF ( SYSTEM_LARGE_MEMORY_MODEL )
                      mov reg[CUR_PP], >Port_0_DriveMode_0_SHADE
                   ENDIF
 02C3 7110          or    F, FLAG_XIO_MASK
 02C5 2E0080        or    [Port_0_DriveMode_0_SHADE],I2Cm_SCL_pin
 02C8 5100          mov   A,[Port_0_DriveMode_0_SHADE]
 02CA 6000          mov   reg[I2Cm_I2CPRTDM0],A
 02CC 70EF          and   F, ~FLAG_XIO_MASK
 02CE           
                   IF ( SYSTEM_LARGE_MEMORY_MODEL )
                      mov reg[CUR_PP], >I2Cm_bStatus
                   ENDIF
                                                                       ; Check if ack is to be transmitted
 02CE 470010        tst   [I2Cm_bStatus],I2Cm_SEND_ACK
 02D1           
                   IF ( SYSTEM_LARGE_MEMORY_MODEL )
                      mov reg[CUR_PP], >Port_0_DriveMode_0_SHADE
                   ENDIF
 02D1 7110          or    F, FLAG_XIO_MASK
 02D3           
 02D3 A00A          jz    noputack
 02D5                                                                      ; Assert SDA low
 02D5 2E0040        or    [Port_0_DriveMode_0_SHADE],I2Cm_SDA_pin
 02D8 5100          mov   A,[Port_0_DriveMode_0_SHADE]
 02DA 6000          mov   reg[I2Cm_I2CPRTDM0],A
 02DC           
 02DC 8008          jmp   putack1
 02DE           noputack:                                                  ; Release SDA high
 02DE 2600BF        and   [Port_0_DriveMode_0_SHADE],~I2Cm_SDA_pin
 02E1 5100          mov   A,[Port_0_DriveMode_0_SHADE]
 02E3 6000          mov   reg[I2Cm_I2CPRTDM0],A
 02E5           
 02E5           putack1:
 02E5 5002          mov   A,I2Cm_delayqtr                                  ; Delay 1/4 period
 02E7 9056          call  I2Cm_delay
 02E9                                                                      ; Release SCL high
 02E9 26007F        and   [Port_0_DriveMode_0_SHADE],~I2Cm_SCL_pin
 02EC 5100          mov   A,[Port_0_DriveMode_0_SHADE]
 02EE 6000          mov   reg[I2Cm_I2CPRTDM0],A
 02F0           
 02F0 70EF          and   F, ~FLAG_XIO_MASK
 02F2           clockstretch5:                                             ; Wait for SCL high in case slave
 02F2                                                                      ; adds wait states.
 02F2 490080        tst   reg[I2Cm_I2CPRTDR],I2Cm_SCL_pin
 02F5 AFFC          jz    clockstretch5
 02F7                                                                      ; delay for the high half of the clock.
 02F7 5005          mov   A,I2Cm_delayhalf                                 ; Delay 1/2 period
 02F9 9044          call  I2Cm_delay
 02FB           
 02FB 7110          or    F, FLAG_XIO_MASK
 02FD 2E0080        or    [Port_0_DriveMode_0_SHADE],I2Cm_SCL_pin
 0300 5100          mov   A,[Port_0_DriveMode_0_SHADE]
 0302 6000          mov   reg[I2Cm_I2CPRTDM0],A
 0304                                                                      ; If there is another read pending
 0304                                                                      ; must release SDA for slave
 0304 2600BF        and   [Port_0_DriveMode_0_SHADE],~I2Cm_SDA_pin         ; Release SDA high
 0307 5100          mov   A,[Port_0_DriveMode_0_SHADE]
 0309 6000          mov   reg[I2Cm_I2CPRTDM0],A
 030B 70EF          and   F, ~FLAG_XIO_MASK
 030D           
                   IF ( SYSTEM_LARGE_MEMORY_MODEL )
                      mov reg[CUR_PP], >I2Cm_bStatus
                   ENDIF
 030D 5101          mov   A, [I2Cm_bData]
                   IF ( RAM_USE_CLASS_4 & RAM_USE_CLASS_1 )
                   ; Nothing to do
                   ENDIF ; RAM_USE_CLASS_1
                
                   IF ( RAM_USE_CLASS_4 & RAM_USE_CLASS_2 )
                   IF ( SYSTEM_LARGE_MEMORY_MODEL )
                   IF ( SYSTEM_IDXPG_TRACKS_STK_PP )
                   IF ( SYSTEM_LARGE_MEMORY_MODEL )
                      and   F, ~FLAG_PGMODE_MASK        ; NOTE: transition thru 00b state
                      or    F,  FLAG_PGMODE_MASK & FLAG_PGMODE_11b
                   ENDIF
                   ENDIF ;  PGMODE LOCKED
                   IF ( SYSTEM_IDXPG_TRACKS_IDX_PP )
                   IF ( SYSTEM_LARGE_MEMORY_MODEL )
                      and   F, ~FLAG_PGMODE_MASK        ; NOTE: transition thru 00b state
                      or    F,  FLAG_PGMODE_MASK & FLAG_PGMODE_10b
                   ENDIF
                   ENDIF ; PGMODE FREE
                   ENDIF ; SYSTEM_LARGE_MEMORY_MODEL
                   ENDIF ; RAM_USE_CLASS_2
                
                   IF ( RAM_USE_CLASS_4 & RAM_USE_CLASS_3 )
                   IF ( SYSTEM_LARGE_MEMORY_MODEL )
                   IF ( SYSTEM_IDXPG_TRACKS_STK_PP )
                   IF ( SYSTEM_LARGE_MEMORY_MODEL )
                      and   F, ~FLAG_PGMODE_MASK        ; NOTE: transition thru 00b state
                      or    F,  FLAG_PGMODE_MASK & FLAG_PGMODE_11b
                   ENDIF
                   ENDIF ;  PGMODE LOCKED
                   IF ( SYSTEM_IDXPG_TRACKS_IDX_PP )
                   IF ( SYSTEM_LARGE_MEMORY_MODEL )
                      and   F, ~FLAG_PGMODE_MASK        ; NOTE: transition thru 00b state
                      or    F,  FLAG_PGMODE_MASK & FLAG_PGMODE_10b
                   ENDIF
                   ENDIF ; PGMODE FREE
                   ENDIF ; SYSTEM_LARGE_MEMORY_MODEL
                   ENDIF ; RAM_USE_CLASS_3
                
                   IF ( RAM_USE_CLASS_4 & RAM_USE_CLASS_4 )
                   ; Nothing to do
                   ENDIF ; RAM_USE_CLASS_4
                
 030F 7F            ret
 0310           .ENDSECTION
 0310           
 0310           .SECTION
 0310           ;-----------------------------------------------------------------------------
 0310           ;  FUNCTION NAME: I2Cm_SendStop
 0310           ;
 0310           ;  DESCRIPTION:
 0310           ;    Assert stop condition.
 0310           ;
 0310           ;-----------------------------------------------------------------------------
 0310           ;
 0310           ;  ARGUMENTS: none
 0310           ;
 0310           ;  RETURNS: none
 0310           ;
 0310           ;  SIDE EFFECTS:
 0310           ;    The A and X registers may be modified by this or future implementations
 0310           ;    of this function.  The same is true for all RAM page pointer registers in
 0310           ;    the Large Memory Model.  When necessary, it is the calling function's
 0310           ;    responsibility to perserve their values across calls to fastcall16 
 0310           ;    functions.
 0310           ;          
 0310           ;    Currently only the page pointer registers listed below are modified: 
 0310           ;          CUR_PP
 0310           ;
 0310           ;  THEORY of OPERATION or PROCEDURE:
 0310           ;     Send stop by releasing SDA high while SCL high.ASA21CR1
 0310           ;
 0310            I2Cm_SendStop:
 0310           _I2Cm_SendStop:
                   IF ( RAM_USE_CLASS_4 & RAM_USE_CLASS_1 )
                   ; Nothing to do
                   ENDIF ; RAM_USE_CLASS_1
                
                   IF ( RAM_USE_CLASS_4 & RAM_USE_CLASS_2 )
                      IF ( SYSTEM_IDXPG_TRACKS_IDX_PP )
                   IF ( SYSTEM_LARGE_MEMORY_MODEL )
                      or   F, FLAG_PGMODE_01b
                   ENDIF ;  SYSTEM_LARGE_MEMORY_MODEL
                      ENDIF
                   ENDIF ; RAM_USE_CLASS_2
                
                   IF ( RAM_USE_CLASS_4 & RAM_USE_CLASS_3 )
                      IF ( SYSTEM_IDXPG_TRACKS_STK_PP )
                   IF ( SYSTEM_LARGE_MEMORY_MODEL )
                      and  F, ~FLAG_PGMODE_01b
                   ENDIF ;  SYSTEM_LARGE_MEMORY_MODEL
                      ENDIF
                   ENDIF ; RAM_USE_CLASS_3
                
                   IF ( RAM_USE_CLASS_4 & RAM_USE_CLASS_4 )
                   ; Nothing to do
                   ENDIF ; RAM_USE_CLASS_4
                
                   IF ( SYSTEM_LARGE_MEMORY_MODEL )
                      mov reg[CUR_PP], >Port_0_DriveMode_0_SHADE
                   ENDIF
 0310 7110          or    F, FLAG_XIO_MASK
 0312 2E00C0        or    [Port_0_DriveMode_0_SHADE],I2Cm_SCL_pin|I2Cm_SDA_pin
 0315 5100          mov   A,[Port_0_DriveMode_0_SHADE]
 0317 6000          mov   reg[I2Cm_I2CPRTDM0],A
 0319           
 0319 500C          mov   A,I2Cm_delay3qtr                                 ; Delay 3/4 period
 031B 9022          call  I2Cm_delay
 031D                                                                      ; Release SCL high
 031D 26007F        and   [Port_0_DriveMode_0_SHADE],~I2Cm_SCL_pin
 0320 5100          mov   A,[Port_0_DriveMode_0_SHADE]
 0322 6000          mov   reg[I2Cm_I2CPRTDM0],A
 0324           
 0324 70EF          and   F, ~FLAG_XIO_MASK
 0326           clockstretch6:                                             ; Wait for SCL to go high in case slave
 0326                                                                      ; has added wait states.
 0326 490080        tst   reg[I2Cm_I2CPRTDR],I2Cm_SCL_pin
 0329 AFFC          jz    clockstretch6
 032B 7110          or    F, FLAG_XIO_MASK
 032D           
 032D 500C          mov   A,I2Cm_delay3qtr                                 ; Delay 3/4 period
 032F 900E          call  I2Cm_delay
 0331           
 0331                                                                      ; Release SDA high
 0331 2600BF        and   [Port_0_DriveMode_0_SHADE],~I2Cm_SDA_pin
 0334 5100          mov   A,[Port_0_DriveMode_0_SHADE]
 0336 6000          mov   reg[I2Cm_I2CPRTDM0],A
 0338           
 0338 5005          mov   A,I2Cm_delayhalf                                 ; Delay 1/2 period
 033A 9003          call  I2Cm_delay
 033C 70EF          and   F, ~FLAG_XIO_MASK
 033E               
                   IF ( RAM_USE_CLASS_4 & RAM_USE_CLASS_1 )
                   ; Nothing to do
                   ENDIF ; RAM_USE_CLASS_1
                
                   IF ( RAM_USE_CLASS_4 & RAM_USE_CLASS_2 )
                   IF ( SYSTEM_LARGE_MEMORY_MODEL )
                   IF ( SYSTEM_IDXPG_TRACKS_STK_PP )
                   IF ( SYSTEM_LARGE_MEMORY_MODEL )
                      and   F, ~FLAG_PGMODE_MASK        ; NOTE: transition thru 00b state
                      or    F,  FLAG_PGMODE_MASK & FLAG_PGMODE_11b
                   ENDIF
                   ENDIF ;  PGMODE LOCKED
                   IF ( SYSTEM_IDXPG_TRACKS_IDX_PP )
                   IF ( SYSTEM_LARGE_MEMORY_MODEL )
                      and   F, ~FLAG_PGMODE_MASK        ; NOTE: transition thru 00b state
                      or    F,  FLAG_PGMODE_MASK & FLAG_PGMODE_10b
                   ENDIF
                   ENDIF ; PGMODE FREE
                   ENDIF ; SYSTEM_LARGE_MEMORY_MODEL
                   ENDIF ; RAM_USE_CLASS_2
                
                   IF ( RAM_USE_CLASS_4 & RAM_USE_CLASS_3 )
                   IF ( SYSTEM_LARGE_MEMORY_MODEL )
                   IF ( SYSTEM_IDXPG_TRACKS_STK_PP )
                   IF ( SYSTEM_LARGE_MEMORY_MODEL )
                      and   F, ~FLAG_PGMODE_MASK        ; NOTE: transition thru 00b state
                      or    F,  FLAG_PGMODE_MASK & FLAG_PGMODE_11b
                   ENDIF
                   ENDIF ;  PGMODE LOCKED
                   IF ( SYSTEM_IDXPG_TRACKS_IDX_PP )
                   IF ( SYSTEM_LARGE_MEMORY_MODEL )
                      and   F, ~FLAG_PGMODE_MASK        ; NOTE: transition thru 00b state
                      or    F,  FLAG_PGMODE_MASK & FLAG_PGMODE_10b
                   ENDIF
                   ENDIF ; PGMODE FREE
                   ENDIF ; SYSTEM_LARGE_MEMORY_MODEL
                   ENDIF ; RAM_USE_CLASS_3
                
                   IF ( RAM_USE_CLASS_4 & RAM_USE_CLASS_4 )
                   ; Nothing to do
                   ENDIF ; RAM_USE_CLASS_4
                
 033E 7F            ret
 033F           .ENDSECTION
 033F           
 033F           .SECTION
 033F           ;-----------------------------------------------------------------------------
 033F           ;  FUNCTION NAME: I2Cm_delay
 033F           ;
 033F           ;  DESCRIPTION:
 033F           ;    Create delays for I2Cm routines.
 033F           ;
 033F           ;-----------------------------------------------------------------------------
 033F           ;
 033F           ;  ARGUMENTS: none
 033F           ;
 033F           ;  RETURNS: none
 033F           ;
 033F           ;  SIDE EFFECTS:
 033F           ;    The A and X registers may be modified by this or future implementations
 033F           ;    of this function.  The same is true for all RAM page pointer registers in
 033F           ;    the Large Memory Model.  When necessary, it is the calling function's
 033F           ;    responsibility to perserve their values across calls to fastcall16 
 033F           ;    functions.
 033F           ;          
 033F           I2Cm_delay:                                      ; 11 cycles for call. 32 total.
 033F           I2Cmdelay1:                                      ; Delay 1/4 period at 100 kHz
 033F 78             dec  A                                      ; 4 cycles
 0340 BFFE           jnz  I2Cmdelay1                             ; 5 cycles for jump, 4 no jump.     
 0342 7F             ret                                         ; 8 cycles
 0343             
 0343           .ENDSECTION
 0343           
 0343           
 0343           
 0343           ; End of File I2Cm.asm
 0343           
 0343           
