INFO: [VRFC 10-2263] Analyzing Verilog file "E:/UNIVERSITY/alltext/fpga_teris/demo2/demo2.srcs/sources_1/new/Driver_HDMI.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Driver_HDMI
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/UNIVERSITY/alltext/fpga_teris/demo2/demo2.srcs/sources_1/new/clockdown.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clockdown
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/UNIVERSITY/alltext/fpga_teris/demo2/demo2.srcs/sources_1/new/demo2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module demo2
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/UNIVERSITY/alltext/fpga_teris/demo2/demo2.srcs/sources_1/new/game.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module game
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/UNIVERSITY/alltext/fpga_teris/demo2/demo2.srcs/sources_1/new/key.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module key
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/UNIVERSITY/alltext/fpga_teris/demo2/demo2.srcs/sources_1/new/turn_to_rgb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module turn_to_rgb
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/UNIVERSITY/alltext/fpga_teris/demo2/demo2.srcs/sim_1/new/testbench.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module testbench
