Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.2 (win64) Build 2258646 Thu Jun 14 20:03:12 MDT 2018
| Date         : Tue Feb  5 22:44:40 2019
| Host         : PCPHESEBE02 running 64-bit Service Pack 1  (build 7601)
| Command      : report_design_analysis -timing -setup -max_paths 10 -extend -show_all -logic_level_distribution -logic_level_dist_paths 1000 -complexity -congestion -name design_analysis_1 -file design_analysis.txt
| Design       : wrapper
| Device       : xcvu9p
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Report Design Analysis

Table of Contents
-----------------
1. Setup Path Characteristics 1-10
2. Logic Level Distribution
3. Complexity Characteristics (Cells)
4. Placed Maximum Level Congestion Reporting
5. Initial Estimated Router Congestion Reporting
6. Routed Maximum Level Congestion Reporting
7. SLR Net Crossing Reporting
8. Placed Tile Based Congestion Metric (Vertical)
9. Placed Tile Based Congestion Metric (Horizontal)

1. Setup Path Characteristics 1-10
----------------------------------

Setup Characteristics for Path #1
+---------------------------+---------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------+
|      Characteristics      |   WorstPath to Src  |                                                                        Path #1                                                                        |      WorstPath from Dst     |
+---------------------------+---------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------+
| Requirement               |              12.500 |                                                                                                                                                12.500 |                      12.500 |
| Path Delay                |               0.951 |                                                                                                                                                12.042 |                       0.322 |
| Logic Delay               | 0.097(11%)          | 3.813(32%)                                                                                                                                            | 0.160(50%)                  |
| Net Delay                 | 0.854(89%)          | 8.229(68%)                                                                                                                                            | 0.162(50%)                  |
| Clock Skew                |              -0.142 |                                                                                                                                                -0.079 |                      -0.033 |
| Slack                     |              11.398 |                                                                                                                                                 0.371 |                      12.137 |
| Timing Exception          |                     |                                                                                                                                                       |                             |
| Bounding Box Size         | 4% x 0%             | 13% x 2%                                                                                                                                              | 0% x 0%                     |
| Clock Region Distance     | (0, 0)              | (0, 0)                                                                                                                                                | (0, 0)                      |
| Cumulative Fanout         |                   1 |                                                                                                                                                   260 |                           2 |
| Fixed Loc                 |                   0 |                                                                                                                                                     0 |                           0 |
| Fixed Route               |                   0 |                                                                                                                                                     0 |                           0 |
| Hold Fix Detour           |                   0 |                                                                                                                                                     0 |                           0 |
| Combined LUT Pairs        |                   0 |                                                                                                                                                     0 |                           0 |
| Clock Relationship        | Safely Timed        | Safely Timed                                                                                                                                          | Safely Timed                |
| Logic Levels              |                   0 |                                                                                                                                                    28 |                           1 |
| Routes                    |                   1 |                                                                                                                                                    28 |                           1 |
| Logical Path              | FDRE FDRE           | FDRE LUT6 LUT3 LUT5 LUT5 LUT4 LUT4 LUT5 LUT5 LUT5 LUT6 LUT5 LUT6 LUT5 LUT5 LUT6 LUT6 LUT5 LUT6 LUT5 LUT3 LUT6 LUT4 LUT5 LUT6 LUT4 LUT4 LUT6 LUT6 FDRE | FDRE LUT6 FDRE              |
| Start Point Clock         | clk                 | clk                                                                                                                                                   | clk                         |
| End Point Clock           | clk                 | clk                                                                                                                                                   | clk                         |
| DSP Block                 | None                | None                                                                                                                                                  | None                        |
| BRAM                      | None                | None                                                                                                                                                  | None                        |
| IO Crossings              |                   0 |                                                                                                                                                     0 |                           0 |
| SLR Crossings             |                   0 |                                                                                                                                                     0 |                           0 |
| PBlocks                   |                   0 |                                                                                                                                                     0 |                           0 |
| High Fanout               |                   1 |                                                                                                                                                    46 |                           1 |
| Dont Touch                |                   0 |                                                                                                                                                     0 |                           0 |
| Mark Debug                |                   0 |                                                                                                                                                     0 |                           0 |
| Start Point Pin Primitive | FDRE/C              | FDRE/C                                                                                                                                                | FDRE/C                      |
| End Point Pin Primitive   | FDRE/D              | FDRE/D                                                                                                                                                | FDRE/D                      |
| Start Point Pin           | sr_p.sr_15[134]/C   | muon_cand_8.pt[2]/C                                                                                                                                   | sr_p.sr_1_8.sector_ret_23/C |
| End Point Pin             | muon_cand_8.pt[2]/D | sr_p.sr_1_8.sector_ret_23/D                                                                                                                           | sr_p.sr_2_8.sector[0]/D     |
+---------------------------+---------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------+
* Bounding box calculated as % of dimensions for the target device (3842, 1864)


Setup Characteristics for Path #2
+---------------------------+---------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------+
|      Characteristics      |   WorstPath to Src  |                                                                        Path #2                                                                        |    WorstPath from Dst    |
+---------------------------+---------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------+
| Requirement               |              12.500 |                                                                                                                                                12.500 |                   12.500 |
| Path Delay                |               0.951 |                                                                                                                                                11.851 |                    0.401 |
| Logic Delay               | 0.097(11%)          | 3.777(32%)                                                                                                                                            | 0.213(54%)               |
| Net Delay                 | 0.854(89%)          | 8.074(68%)                                                                                                                                            | 0.188(46%)               |
| Clock Skew                |              -0.142 |                                                                                                                                                -0.097 |                   -0.034 |
| Slack                     |              11.398 |                                                                                                                                                 0.544 |                   12.056 |
| Timing Exception          |                     |                                                                                                                                                       |                          |
| Bounding Box Size         | 4% x 0%             | 13% x 2%                                                                                                                                              | 0% x 0%                  |
| Clock Region Distance     | (0, 0)              | (0, 0)                                                                                                                                                | (0, 0)                   |
| Cumulative Fanout         |                   1 |                                                                                                                                                   260 |                        2 |
| Fixed Loc                 |                   0 |                                                                                                                                                     0 |                        0 |
| Fixed Route               |                   0 |                                                                                                                                                     0 |                        0 |
| Hold Fix Detour           |                   0 |                                                                                                                                                     0 |                        0 |
| Combined LUT Pairs        |                   0 |                                                                                                                                                     0 |                        0 |
| Clock Relationship        | Safely Timed        | Safely Timed                                                                                                                                          | Safely Timed             |
| Logic Levels              |                   0 |                                                                                                                                                    28 |                        1 |
| Routes                    |                   1 |                                                                                                                                                    28 |                        1 |
| Logical Path              | FDRE FDRE           | FDRE LUT6 LUT3 LUT5 LUT5 LUT4 LUT4 LUT5 LUT5 LUT5 LUT6 LUT5 LUT6 LUT5 LUT5 LUT6 LUT6 LUT5 LUT6 LUT5 LUT3 LUT6 LUT4 LUT5 LUT6 LUT4 LUT4 LUT6 LUT6 FDRE | FDRE LUT6 FDRE           |
| Start Point Clock         | clk                 | clk                                                                                                                                                   | clk                      |
| End Point Clock           | clk                 | clk                                                                                                                                                   | clk                      |
| DSP Block                 | None                | None                                                                                                                                                  | None                     |
| BRAM                      | None                | None                                                                                                                                                  | None                     |
| IO Crossings              |                   0 |                                                                                                                                                     0 |                        0 |
| SLR Crossings             |                   0 |                                                                                                                                                     0 |                        0 |
| PBlocks                   |                   0 |                                                                                                                                                     0 |                        0 |
| High Fanout               |                   1 |                                                                                                                                                    46 |                        1 |
| Dont Touch                |                   0 |                                                                                                                                                     0 |                        0 |
| Mark Debug                |                   0 |                                                                                                                                                     0 |                        0 |
| Start Point Pin Primitive | FDRE/C              | FDRE/C                                                                                                                                                | FDRE/C                   |
| End Point Pin Primitive   | FDRE/D              | FDRE/D                                                                                                                                                | FDRE/D                   |
| Start Point Pin           | sr_p.sr_15[134]/C   | muon_cand_8.pt[2]/C                                                                                                                                   | sr_p.sr_1_8.roi_ret_17/C |
| End Point Pin             | muon_cand_8.pt[2]/D | sr_p.sr_1_8.roi_ret_17/D                                                                                                                              | sr_p.sr_2_8.roi[5]/D     |
+---------------------------+---------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------+
* Bounding box calculated as % of dimensions for the target device (3842, 1864)


Setup Characteristics for Path #3
+---------------------------+---------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------+
|      Characteristics      |   WorstPath to Src  |                                                                        Path #3                                                                        |    WorstPath from Dst   |
+---------------------------+---------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------+
| Requirement               |              12.500 |                                                                                                                                                12.500 |                  12.500 |
| Path Delay                |               0.951 |                                                                                                                                                11.765 |                   0.492 |
| Logic Delay               | 0.097(11%)          | 3.862(33%)                                                                                                                                            | 0.195(40%)              |
| Net Delay                 | 0.854(89%)          | 7.903(67%)                                                                                                                                            | 0.297(60%)              |
| Clock Skew                |              -0.142 |                                                                                                                                                -0.108 |                  -0.085 |
| Slack                     |              11.398 |                                                                                                                                                 0.619 |                  11.915 |
| Timing Exception          |                     |                                                                                                                                                       |                         |
| Bounding Box Size         | 4% x 0%             | 13% x 2%                                                                                                                                              | 0% x 0%                 |
| Clock Region Distance     | (0, 0)              | (0, 0)                                                                                                                                                | (0, 0)                  |
| Cumulative Fanout         |                   1 |                                                                                                                                                   260 |                       2 |
| Fixed Loc                 |                   0 |                                                                                                                                                     0 |                       0 |
| Fixed Route               |                   0 |                                                                                                                                                     0 |                       0 |
| Hold Fix Detour           |                   0 |                                                                                                                                                     0 |                       0 |
| Combined LUT Pairs        |                   0 |                                                                                                                                                     0 |                       0 |
| Clock Relationship        | Safely Timed        | Safely Timed                                                                                                                                          | Safely Timed            |
| Logic Levels              |                   0 |                                                                                                                                                    28 |                       1 |
| Routes                    |                   1 |                                                                                                                                                    28 |                       1 |
| Logical Path              | FDRE FDRE           | FDRE LUT6 LUT3 LUT5 LUT5 LUT4 LUT4 LUT5 LUT5 LUT5 LUT6 LUT5 LUT6 LUT5 LUT5 LUT6 LUT6 LUT5 LUT6 LUT5 LUT3 LUT6 LUT4 LUT5 LUT6 LUT4 LUT4 LUT6 LUT6 FDRE | FDRE LUT6 FDRE          |
| Start Point Clock         | clk                 | clk                                                                                                                                                   | clk                     |
| End Point Clock           | clk                 | clk                                                                                                                                                   | clk                     |
| DSP Block                 | None                | None                                                                                                                                                  | None                    |
| BRAM                      | None                | None                                                                                                                                                  | None                    |
| IO Crossings              |                   0 |                                                                                                                                                     0 |                       0 |
| SLR Crossings             |                   0 |                                                                                                                                                     0 |                       0 |
| PBlocks                   |                   0 |                                                                                                                                                     0 |                       0 |
| High Fanout               |                   1 |                                                                                                                                                    46 |                       1 |
| Dont Touch                |                   0 |                                                                                                                                                     0 |                       0 |
| Mark Debug                |                   0 |                                                                                                                                                     0 |                       0 |
| Start Point Pin Primitive | FDRE/C              | FDRE/C                                                                                                                                                | FDRE/C                  |
| End Point Pin Primitive   | FDRE/D              | FDRE/D                                                                                                                                                | FDRE/D                  |
| Start Point Pin           | sr_p.sr_15[134]/C   | muon_cand_8.pt[2]/C                                                                                                                                   | sr_p.sr_1_8.pt_ret_17/C |
| End Point Pin             | muon_cand_8.pt[2]/D | sr_p.sr_1_8.pt_ret_17/D                                                                                                                               | sr_p.sr_2_8.pt[1]/D     |
+---------------------------+---------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------+
* Bounding box calculated as % of dimensions for the target device (3842, 1864)


Setup Characteristics for Path #4
+---------------------------+---------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------+
|      Characteristics      |   WorstPath to Src  |                                                                        Path #4                                                                        |    WorstPath from Dst    |
+---------------------------+---------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------+
| Requirement               |              12.500 |                                                                                                                                                12.500 |                   12.500 |
| Path Delay                |               0.951 |                                                                                                                                                11.761 |                    0.590 |
| Logic Delay               | 0.097(11%)          | 3.699(32%)                                                                                                                                            | 0.134(23%)               |
| Net Delay                 | 0.854(89%)          | 8.062(68%)                                                                                                                                            | 0.456(77%)               |
| Clock Skew                |              -0.142 |                                                                                                                                                -0.097 |                   -0.068 |
| Slack                     |              11.398 |                                                                                                                                                 0.634 |                   11.833 |
| Timing Exception          |                     |                                                                                                                                                       |                          |
| Bounding Box Size         | 4% x 0%             | 13% x 2%                                                                                                                                              | 2% x 0%                  |
| Clock Region Distance     | (0, 0)              | (0, 0)                                                                                                                                                | (0, 0)                   |
| Cumulative Fanout         |                   1 |                                                                                                                                                   260 |                        2 |
| Fixed Loc                 |                   0 |                                                                                                                                                     0 |                        0 |
| Fixed Route               |                   0 |                                                                                                                                                     0 |                        0 |
| Hold Fix Detour           |                   0 |                                                                                                                                                     0 |                        0 |
| Combined LUT Pairs        |                   0 |                                                                                                                                                     0 |                        0 |
| Clock Relationship        | Safely Timed        | Safely Timed                                                                                                                                          | Safely Timed             |
| Logic Levels              |                   0 |                                                                                                                                                    28 |                        1 |
| Routes                    |                   1 |                                                                                                                                                    28 |                        1 |
| Logical Path              | FDRE FDRE           | FDRE LUT6 LUT3 LUT5 LUT5 LUT4 LUT4 LUT5 LUT5 LUT5 LUT6 LUT5 LUT6 LUT5 LUT5 LUT6 LUT6 LUT5 LUT6 LUT5 LUT3 LUT6 LUT4 LUT5 LUT6 LUT4 LUT4 LUT6 LUT6 FDRE | FDRE LUT6 FDRE           |
| Start Point Clock         | clk                 | clk                                                                                                                                                   | clk                      |
| End Point Clock           | clk                 | clk                                                                                                                                                   | clk                      |
| DSP Block                 | None                | None                                                                                                                                                  | None                     |
| BRAM                      | None                | None                                                                                                                                                  | None                     |
| IO Crossings              |                   0 |                                                                                                                                                     0 |                        0 |
| SLR Crossings             |                   0 |                                                                                                                                                     0 |                        0 |
| PBlocks                   |                   0 |                                                                                                                                                     0 |                        0 |
| High Fanout               |                   1 |                                                                                                                                                    46 |                        1 |
| Dont Touch                |                   0 |                                                                                                                                                     0 |                        0 |
| Mark Debug                |                   0 |                                                                                                                                                     0 |                        0 |
| Start Point Pin Primitive | FDRE/C              | FDRE/C                                                                                                                                                | FDRE/C                   |
| End Point Pin Primitive   | FDRE/D              | FDRE/D                                                                                                                                                | FDRE/D                   |
| Start Point Pin           | sr_p.sr_15[134]/C   | muon_cand_8.pt[2]/C                                                                                                                                   | sr_p.sr_1_8.roi_ret_41/C |
| End Point Pin             | muon_cand_8.pt[2]/D | sr_p.sr_1_8.roi_ret_41/D                                                                                                                              | sr_p.sr_2_8.roi[4]/D     |
+---------------------------+---------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------+
* Bounding box calculated as % of dimensions for the target device (3842, 1864)


Setup Characteristics for Path #5
+---------------------------+---------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------+
|      Characteristics      |   WorstPath to Src  |                                                                        Path #5                                                                        |      WorstPath from Dst     |
+---------------------------+---------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------+
| Requirement               |              12.500 |                                                                                                                                                12.500 |                      12.500 |
| Path Delay                |               0.951 |                                                                                                                                                11.727 |                       0.450 |
| Logic Delay               | 0.097(11%)          | 3.689(32%)                                                                                                                                            | 0.194(44%)                  |
| Net Delay                 | 0.854(89%)          | 8.038(68%)                                                                                                                                            | 0.256(56%)                  |
| Clock Skew                |              -0.142 |                                                                                                                                                -0.108 |                      -0.083 |
| Slack                     |              11.398 |                                                                                                                                                 0.657 |                      11.959 |
| Timing Exception          |                     |                                                                                                                                                       |                             |
| Bounding Box Size         | 4% x 0%             | 13% x 2%                                                                                                                                              | 0% x 0%                     |
| Clock Region Distance     | (0, 0)              | (0, 0)                                                                                                                                                | (0, 0)                      |
| Cumulative Fanout         |                   1 |                                                                                                                                                   260 |                           2 |
| Fixed Loc                 |                   0 |                                                                                                                                                     0 |                           0 |
| Fixed Route               |                   0 |                                                                                                                                                     0 |                           0 |
| Hold Fix Detour           |                   0 |                                                                                                                                                     0 |                           0 |
| Combined LUT Pairs        |                   0 |                                                                                                                                                     0 |                           0 |
| Clock Relationship        | Safely Timed        | Safely Timed                                                                                                                                          | Safely Timed                |
| Logic Levels              |                   0 |                                                                                                                                                    28 |                           1 |
| Routes                    |                   1 |                                                                                                                                                    28 |                           1 |
| Logical Path              | FDRE FDRE           | FDRE LUT6 LUT3 LUT5 LUT5 LUT4 LUT4 LUT5 LUT5 LUT5 LUT6 LUT5 LUT6 LUT5 LUT5 LUT6 LUT6 LUT5 LUT6 LUT5 LUT3 LUT6 LUT4 LUT5 LUT6 LUT4 LUT4 LUT6 LUT6 FDRE | FDRE LUT6 FDRE              |
| Start Point Clock         | clk                 | clk                                                                                                                                                   | clk                         |
| End Point Clock           | clk                 | clk                                                                                                                                                   | clk                         |
| DSP Block                 | None                | None                                                                                                                                                  | None                        |
| BRAM                      | None                | None                                                                                                                                                  | None                        |
| IO Crossings              |                   0 |                                                                                                                                                     0 |                           0 |
| SLR Crossings             |                   0 |                                                                                                                                                     0 |                           0 |
| PBlocks                   |                   0 |                                                                                                                                                     0 |                           0 |
| High Fanout               |                   1 |                                                                                                                                                    46 |                           1 |
| Dont Touch                |                   0 |                                                                                                                                                     0 |                           0 |
| Mark Debug                |                   0 |                                                                                                                                                     0 |                           0 |
| Start Point Pin Primitive | FDRE/C              | FDRE/C                                                                                                                                                | FDRE/C                      |
| End Point Pin Primitive   | FDRE/D              | FDRE/D                                                                                                                                                | FDRE/D                      |
| Start Point Pin           | sr_p.sr_15[134]/C   | muon_cand_8.pt[2]/C                                                                                                                                   | sr_p.sr_1_8.sector_ret_17/C |
| End Point Pin             | muon_cand_8.pt[2]/D | sr_p.sr_1_8.sector_ret_17/D                                                                                                                           | sr_p.sr_2_8.sector[3]/D     |
+---------------------------+---------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------+
* Bounding box calculated as % of dimensions for the target device (3842, 1864)


Setup Characteristics for Path #6
+---------------------------+---------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------+
|      Characteristics      |   WorstPath to Src  |                                                                        Path #6                                                                        |    WorstPath from Dst    |
+---------------------------+---------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------+
| Requirement               |              12.500 |                                                                                                                                                12.500 |                   12.500 |
| Path Delay                |               0.951 |                                                                                                                                                11.726 |                    0.338 |
| Logic Delay               | 0.097(11%)          | 3.640(32%)                                                                                                                                            | 0.160(48%)               |
| Net Delay                 | 0.854(89%)          | 8.086(68%)                                                                                                                                            | 0.178(52%)               |
| Clock Skew                |              -0.142 |                                                                                                                                                -0.097 |                   -0.035 |
| Slack                     |              11.398 |                                                                                                                                                 0.669 |                   12.119 |
| Timing Exception          |                     |                                                                                                                                                       |                          |
| Bounding Box Size         | 4% x 0%             | 13% x 2%                                                                                                                                              | 0% x 0%                  |
| Clock Region Distance     | (0, 0)              | (0, 0)                                                                                                                                                | (0, 0)                   |
| Cumulative Fanout         |                   1 |                                                                                                                                                   260 |                        2 |
| Fixed Loc                 |                   0 |                                                                                                                                                     0 |                        0 |
| Fixed Route               |                   0 |                                                                                                                                                     0 |                        0 |
| Hold Fix Detour           |                   0 |                                                                                                                                                     0 |                        0 |
| Combined LUT Pairs        |                   0 |                                                                                                                                                     0 |                        0 |
| Clock Relationship        | Safely Timed        | Safely Timed                                                                                                                                          | Safely Timed             |
| Logic Levels              |                   0 |                                                                                                                                                    28 |                        1 |
| Routes                    |                   1 |                                                                                                                                                    28 |                        1 |
| Logical Path              | FDRE FDRE           | FDRE LUT6 LUT3 LUT5 LUT5 LUT4 LUT4 LUT5 LUT5 LUT5 LUT6 LUT5 LUT6 LUT5 LUT5 LUT6 LUT6 LUT5 LUT6 LUT5 LUT3 LUT6 LUT4 LUT5 LUT6 LUT4 LUT4 LUT6 LUT6 FDRE | FDRE LUT6 FDRE           |
| Start Point Clock         | clk                 | clk                                                                                                                                                   | clk                      |
| End Point Clock           | clk                 | clk                                                                                                                                                   | clk                      |
| DSP Block                 | None                | None                                                                                                                                                  | None                     |
| BRAM                      | None                | None                                                                                                                                                  | None                     |
| IO Crossings              |                   0 |                                                                                                                                                     0 |                        0 |
| SLR Crossings             |                   0 |                                                                                                                                                     0 |                        0 |
| PBlocks                   |                   0 |                                                                                                                                                     0 |                        0 |
| High Fanout               |                   1 |                                                                                                                                                    46 |                        1 |
| Dont Touch                |                   0 |                                                                                                                                                     0 |                        0 |
| Mark Debug                |                   0 |                                                                                                                                                     0 |                        0 |
| Start Point Pin Primitive | FDRE/C              | FDRE/C                                                                                                                                                | FDRE/C                   |
| End Point Pin Primitive   | FDRE/D              | FDRE/D                                                                                                                                                | FDRE/D                   |
| Start Point Pin           | sr_p.sr_15[134]/C   | muon_cand_8.pt[2]/C                                                                                                                                   | sr_p.sr_1_8.roi_ret_11/C |
| End Point Pin             | muon_cand_8.pt[2]/D | sr_p.sr_1_8.roi_ret_11/D                                                                                                                              | sr_p.sr_2_8.roi[2]/D     |
+---------------------------+---------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------+
* Bounding box calculated as % of dimensions for the target device (3842, 1864)


Setup Characteristics for Path #7
+---------------------------+---------------------+---------------------------------------------------------------------------------------------------------------------------------------------+----------------------------+
|      Characteristics      |   WorstPath to Src  |                                                                   Path #7                                                                   |     WorstPath from Dst     |
+---------------------------+---------------------+---------------------------------------------------------------------------------------------------------------------------------------------+----------------------------+
| Requirement               |              12.500 |                                                                                                                                      12.500 |                     12.500 |
| Path Delay                |               0.951 |                                                                                                                                      11.751 |                      0.849 |
| Logic Delay               | 0.097(11%)          | 3.420(30%)                                                                                                                                  | 0.211(25%)                 |
| Net Delay                 | 0.854(89%)          | 8.331(70%)                                                                                                                                  | 0.638(75%)                 |
| Clock Skew                |              -0.142 |                                                                                                                                      -0.059 |                     -0.047 |
| Slack                     |              11.398 |                                                                                                                                       0.681 |                     11.596 |
| Timing Exception          |                     |                                                                                                                                             |                            |
| Bounding Box Size         | 4% x 0%             | 13% x 2%                                                                                                                                    | 0% x 0%                    |
| Clock Region Distance     | (0, 0)              | (0, 0)                                                                                                                                      | (0, 0)                     |
| Cumulative Fanout         |                   1 |                                                                                                                                         263 |                          2 |
| Fixed Loc                 |                   0 |                                                                                                                                           0 |                          0 |
| Fixed Route               |                   0 |                                                                                                                                           0 |                          0 |
| Hold Fix Detour           |                   0 |                                                                                                                                           0 |                          0 |
| Combined LUT Pairs        |                   0 |                                                                                                                                           0 |                          0 |
| Clock Relationship        | Safely Timed        | Safely Timed                                                                                                                                | Safely Timed               |
| Logic Levels              |                   0 |                                                                                                                                          26 |                          1 |
| Routes                    |                   1 |                                                                                                                                          26 |                          1 |
| Logical Path              | FDRE FDRE           | FDRE LUT6 LUT3 LUT5 LUT5 LUT4 LUT4 LUT5 LUT5 LUT5 LUT6 LUT5 LUT6 LUT5 LUT5 LUT6 LUT6 LUT5 LUT6 LUT5 LUT3 LUT6 LUT4 LUT5 LUT4 LUT6 LUT6 FDRE | FDRE LUT6 FDRE             |
| Start Point Clock         | clk                 | clk                                                                                                                                         | clk                        |
| End Point Clock           | clk                 | clk                                                                                                                                         | clk                        |
| DSP Block                 | None                | None                                                                                                                                        | None                       |
| BRAM                      | None                | None                                                                                                                                        | None                       |
| IO Crossings              |                   0 |                                                                                                                                           0 |                          0 |
| SLR Crossings             |                   0 |                                                                                                                                           0 |                          0 |
| PBlocks                   |                   0 |                                                                                                                                           0 |                          0 |
| High Fanout               |                   1 |                                                                                                                                          46 |                          1 |
| Dont Touch                |                   0 |                                                                                                                                           0 |                          0 |
| Mark Debug                |                   0 |                                                                                                                                           0 |                          0 |
| Start Point Pin Primitive | FDRE/C              | FDRE/C                                                                                                                                      | FDRE/C                     |
| End Point Pin Primitive   | FDRE/D              | FDRE/D                                                                                                                                      | FDRE/D                     |
| Start Point Pin           | sr_p.sr_15[134]/C   | muon_cand_8.pt[2]/C                                                                                                                         | sr_p.sr_1_8.sector_ret_5/C |
| End Point Pin             | muon_cand_8.pt[2]/D | sr_p.sr_1_8.sector_ret_5/D                                                                                                                  | sr_p.sr_2_8.sector[1]/D    |
+---------------------------+---------------------+---------------------------------------------------------------------------------------------------------------------------------------------+----------------------------+
* Bounding box calculated as % of dimensions for the target device (3842, 1864)


Setup Characteristics for Path #8
+---------------------------+---------------------+--------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------+
|      Characteristics      |   WorstPath to Src  |                                                                      Path #8                                                                     |    WorstPath from Dst   |
+---------------------------+---------------------+--------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------+
| Requirement               |              12.500 |                                                                                                                                           12.500 |                  12.500 |
| Path Delay                |               0.951 |                                                                                                                                           11.649 |                   0.378 |
| Logic Delay               | 0.097(11%)          | 3.349(29%)                                                                                                                                       | 0.212(57%)              |
| Net Delay                 | 0.854(89%)          | 8.300(71%)                                                                                                                                       | 0.166(43%)              |
| Clock Skew                |              -0.142 |                                                                                                                                           -0.108 |                  -0.029 |
| Slack                     |              11.398 |                                                                                                                                            0.735 |                  12.085 |
| Timing Exception          |                     |                                                                                                                                                  |                         |
| Bounding Box Size         | 4% x 0%             | 11% x 2%                                                                                                                                         | 0% x 0%                 |
| Clock Region Distance     | (0, 0)              | (0, 0)                                                                                                                                           | (0, 0)                  |
| Cumulative Fanout         |                   1 |                                                                                                                                              265 |                       2 |
| Fixed Loc                 |                   0 |                                                                                                                                                0 |                       0 |
| Fixed Route               |                   0 |                                                                                                                                                0 |                       0 |
| Hold Fix Detour           |                   0 |                                                                                                                                                0 |                       0 |
| Combined LUT Pairs        |                   0 |                                                                                                                                                0 |                       0 |
| Clock Relationship        | Safely Timed        | Safely Timed                                                                                                                                     | Safely Timed            |
| Logic Levels              |                   0 |                                                                                                                                               27 |                       1 |
| Routes                    |                   1 |                                                                                                                                               27 |                       1 |
| Logical Path              | FDRE FDRE           | FDRE LUT6 LUT3 LUT5 LUT5 LUT4 LUT4 LUT5 LUT5 LUT5 LUT6 LUT5 LUT6 LUT5 LUT5 LUT6 LUT6 LUT5 LUT6 LUT5 LUT3 LUT5 LUT4 LUT5 LUT6 LUT6 LUT6 LUT6 FDRE | FDRE LUT6 FDRE          |
| Start Point Clock         | clk                 | clk                                                                                                                                              | clk                     |
| End Point Clock           | clk                 | clk                                                                                                                                              | clk                     |
| DSP Block                 | None                | None                                                                                                                                             | None                    |
| BRAM                      | None                | None                                                                                                                                             | None                    |
| IO Crossings              |                   0 |                                                                                                                                                0 |                       0 |
| SLR Crossings             |                   0 |                                                                                                                                                0 |                       0 |
| PBlocks                   |                   0 |                                                                                                                                                0 |                       0 |
| High Fanout               |                   1 |                                                                                                                                               46 |                       1 |
| Dont Touch                |                   0 |                                                                                                                                                0 |                       0 |
| Mark Debug                |                   0 |                                                                                                                                                0 |                       0 |
| Start Point Pin Primitive | FDRE/C              | FDRE/C                                                                                                                                           | FDRE/C                  |
| End Point Pin Primitive   | FDRE/D              | FDRE/D                                                                                                                                           | FDRE/D                  |
| Start Point Pin           | sr_p.sr_15[134]/C   | muon_cand_8.pt[2]/C                                                                                                                              | sr_p.sr_1_8.pt_ret_11/C |
| End Point Pin             | muon_cand_8.pt[2]/D | sr_p.sr_1_8.pt_ret_11/D                                                                                                                          | sr_p.sr_2_8.pt[0]/D     |
+---------------------------+---------------------+--------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------+
* Bounding box calculated as % of dimensions for the target device (3842, 1864)


Setup Characteristics for Path #9
+---------------------------+---------------------+--------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------+
|      Characteristics      |   WorstPath to Src  |                                                                      Path #9                                                                     |    WorstPath from Dst    |
+---------------------------+---------------------+--------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------+
| Requirement               |              12.500 |                                                                                                                                           12.500 |                   12.500 |
| Path Delay                |               0.951 |                                                                                                                                           11.656 |                    1.158 |
| Logic Delay               | 0.097(11%)          | 3.348(29%)                                                                                                                                       | 0.158(14%)               |
| Net Delay                 | 0.854(89%)          | 8.308(71%)                                                                                                                                       | 1.000(86%)               |
| Clock Skew                |              -0.142 |                                                                                                                                           -0.097 |                   -0.036 |
| Slack                     |              11.398 |                                                                                                                                            0.739 |                   11.298 |
| Timing Exception          |                     |                                                                                                                                                  |                          |
| Bounding Box Size         | 4% x 0%             | 11% x 2%                                                                                                                                         | 0% x 0%                  |
| Clock Region Distance     | (0, 0)              | (0, 0)                                                                                                                                           | (0, 0)                   |
| Cumulative Fanout         |                   1 |                                                                                                                                              265 |                        2 |
| Fixed Loc                 |                   0 |                                                                                                                                                0 |                        0 |
| Fixed Route               |                   0 |                                                                                                                                                0 |                        0 |
| Hold Fix Detour           |                   0 |                                                                                                                                                0 |                        0 |
| Combined LUT Pairs        |                   0 |                                                                                                                                                0 |                        0 |
| Clock Relationship        | Safely Timed        | Safely Timed                                                                                                                                     | Safely Timed             |
| Logic Levels              |                   0 |                                                                                                                                               27 |                        1 |
| Routes                    |                   1 |                                                                                                                                               27 |                        1 |
| Logical Path              | FDRE FDRE           | FDRE LUT6 LUT3 LUT5 LUT5 LUT4 LUT4 LUT5 LUT5 LUT5 LUT6 LUT5 LUT6 LUT5 LUT5 LUT6 LUT6 LUT5 LUT6 LUT5 LUT3 LUT5 LUT4 LUT5 LUT6 LUT6 LUT6 LUT6 FDRE | FDRE LUT6 FDRE           |
| Start Point Clock         | clk                 | clk                                                                                                                                              | clk                      |
| End Point Clock           | clk                 | clk                                                                                                                                              | clk                      |
| DSP Block                 | None                | None                                                                                                                                             | None                     |
| BRAM                      | None                | None                                                                                                                                             | None                     |
| IO Crossings              |                   0 |                                                                                                                                                0 |                        0 |
| SLR Crossings             |                   0 |                                                                                                                                                0 |                        0 |
| PBlocks                   |                   0 |                                                                                                                                                0 |                        0 |
| High Fanout               |                   1 |                                                                                                                                               46 |                        1 |
| Dont Touch                |                   0 |                                                                                                                                                0 |                        0 |
| Mark Debug                |                   0 |                                                                                                                                                0 |                        0 |
| Start Point Pin Primitive | FDRE/C              | FDRE/C                                                                                                                                           | FDRE/C                   |
| End Point Pin Primitive   | FDRE/D              | FDRE/D                                                                                                                                           | FDRE/D                   |
| Start Point Pin           | sr_p.sr_15[134]/C   | muon_cand_8.pt[2]/C                                                                                                                              | sr_p.sr_1_8.roi_ret_35/C |
| End Point Pin             | muon_cand_8.pt[2]/D | sr_p.sr_1_8.roi_ret_35/D                                                                                                                         | sr_p.sr_2_8.roi[0]/D     |
+---------------------------+---------------------+--------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------+
* Bounding box calculated as % of dimensions for the target device (3842, 1864)


Setup Characteristics for Path #10
+---------------------------+---------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+
|      Characteristics      |   WorstPath to Src  |                                                                          Path #10                                                                          |   WorstPath from Dst   |
+---------------------------+---------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+
| Requirement               |              12.500 |                                                                                                                                                     12.500 |                 12.500 |
| Path Delay                |               0.951 |                                                                                                                                                     11.662 |                  1.233 |
| Logic Delay               | 0.097(11%)          | 3.434(30%)                                                                                                                                                 | 0.195(16%)             |
| Net Delay                 | 0.854(89%)          | 8.228(70%)                                                                                                                                                 | 1.038(84%)             |
| Clock Skew                |              -0.142 |                                                                                                                                                     -0.060 |                 -0.141 |
| Slack                     |              11.398 |                                                                                                                                                      0.769 |                 11.117 |
| Timing Exception          |                     |                                                                                                                                                            |                        |
| Bounding Box Size         | 4% x 0%             | 13% x 2%                                                                                                                                                   | 3% x 0%                |
| Clock Region Distance     | (0, 0)              | (0, 0)                                                                                                                                                     | (0, 0)                 |
| Cumulative Fanout         |                   1 |                                                                                                                                                        210 |                      2 |
| Fixed Loc                 |                   0 |                                                                                                                                                          0 |                      0 |
| Fixed Route               |                   0 |                                                                                                                                                          0 |                      0 |
| Hold Fix Detour           |                   0 |                                                                                                                                                          0 |                      0 |
| Combined LUT Pairs        |                   0 |                                                                                                                                                          0 |                      0 |
| Clock Relationship        | Safely Timed        | Safely Timed                                                                                                                                               | Safely Timed           |
| Logic Levels              |                   0 |                                                                                                                                                         29 |                      1 |
| Routes                    |                   1 |                                                                                                                                                         29 |                      1 |
| Logical Path              | FDRE FDRE           | FDRE LUT6 LUT3 LUT5 LUT5 LUT4 LUT4 LUT5 LUT5 LUT5 LUT6 LUT5 LUT6 LUT5 LUT5 LUT5 LUT6 LUT5 LUT6 LUT6 LUT5 LUT6 LUT4 LUT4 LUT3 LUT5 LUT6 LUT6 LUT6 LUT6 FDRE | FDRE LUT6 FDRE         |
| Start Point Clock         | clk                 | clk                                                                                                                                                        | clk                    |
| End Point Clock           | clk                 | clk                                                                                                                                                        | clk                    |
| DSP Block                 | None                | None                                                                                                                                                       | None                   |
| BRAM                      | None                | None                                                                                                                                                       | None                   |
| IO Crossings              |                   0 |                                                                                                                                                          0 |                      0 |
| SLR Crossings             |                   0 |                                                                                                                                                          0 |                      0 |
| PBlocks                   |                   0 |                                                                                                                                                          0 |                      0 |
| High Fanout               |                   1 |                                                                                                                                                         26 |                      1 |
| Dont Touch                |                   0 |                                                                                                                                                          0 |                      0 |
| Mark Debug                |                   0 |                                                                                                                                                          0 |                      0 |
| Start Point Pin Primitive | FDRE/C              | FDRE/C                                                                                                                                                     | FDRE/C                 |
| End Point Pin Primitive   | FDRE/D              | FDRE/D                                                                                                                                                     | FDRE/D                 |
| Start Point Pin           | sr_p.sr_15[134]/C   | muon_cand_8.pt[2]/C                                                                                                                                        | sr_p.sr_1_8.pt_ret_5/C |
| End Point Pin             | muon_cand_8.pt[2]/D | sr_p.sr_1_8.pt_ret_5/D                                                                                                                                     | sr_p.sr_2_8.pt[3]/D    |
+---------------------------+---------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+
* Bounding box calculated as % of dimensions for the target device (3842, 1864)


2. Logic Level Distribution
---------------------------

+-----------------+-------------+-----+----+---+---+---+----+----+---+---+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+
| End Point Clock | Requirement |  0  |  1 | 3 | 4 | 5 |  6 |  7 | 8 | 9 | 10 | 11 | 12 | 13 | 14 | 15 | 16 | 17 | 18 | 19 | 20 | 21 | 22 | 23 | 24 | 25 | 26 | 27 | 28 | 29 |
+-----------------+-------------+-----+----+---+---+---+----+----+---+---+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+
| clk             | 12.500ns    | 456 | 16 | 1 | 1 | 7 | 20 | 14 | 5 | 5 |  2 | 25 | 19 | 10 | 11 |  5 | 21 |  7 |  7 |  4 | 12 | 17 | 18 | 55 | 68 | 44 | 46 | 51 | 49 |  4 |
+-----------------+-------------+-----+----+---+---+---+----+----+---+---+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+
* Columns represents the logic levels per end point clock
** Distribution is for top worst 1000 paths


3. Complexity Characteristics (Cells)
-------------------------------------

+------------------+----------------------------------------------------+------+----------------+-----------------+---------+----------+-----------+------------+-------------+-------------+------------+-----+------+------+------+
|     Instance     |                       Module                       | Rent | Average Fanout | Total Instances |   LUT1  |   LUT2   |    LUT3   |    LUT4    |     LUT5    |     LUT6    | Memory LUT | DSP | RAMB | MUXF | URAM |
+------------------+----------------------------------------------------+------+----------------+-----------------+---------+----------+-----------+------------+-------------+-------------+------------+-----+------+------+------+
| (top)            |                                            wrapper | 0.48 |           2.60 |           14750 | 0(0.0%) | 86(1.6%) | 114(2.1%) | 579(10.8%) | 1320(24.6%) | 3256(60.8%) |          0 |   0 |    0 |    0 |    0 |
|  muon_sorter_1   | muon_sorter_I016_O016_D002-freq80retfan10000_rev_1 | 0.65 |           4.22 |            6127 | 0(0.0%) | 85(1.6%) | 114(2.2%) |  494(9.4%) | 1320(25.1%) | 3256(61.8%) |          0 |   0 |    0 |    0 |    0 |
|  shift_reg_tap_i |                                shift_reg_tap_256_4 | 0.00 |           1.00 |            3840 | 0(0.0%) |  0(0.0%) |   0(0.0%) |    0(0.0%) |     0(0.0%) |     0(0.0%) |          0 |   0 |    0 |    0 |    0 |
|  shift_reg_tap_o |                              shift_reg_tap_256_4_0 | 0.00 |           1.00 |            3840 | 0(0.0%) |  0(0.0%) |   0(0.0%) |    0(0.0%) |     0(0.0%) |     0(0.0%) |          0 |   0 |    0 |    0 |    0 |
+------------------+----------------------------------------------------+------+----------------+-----------------+---------+----------+-----------+------------+-------------+-------------+------------+-----+------+------+------+
* Complexity Ranges 
** 0.0 - 0.3 -> Very Low, 0.3 - 0.5 -> low, 0.5 - 0.65 -> normal,  0.65 - 0.85 -> high, 0.85 - 1.0 -> very high
*** -* -> Not computable as cell size is very small


4. Placed Maximum Level Congestion Reporting
--------------------------------------------

+-----------+------------------+------------+-------------------------------+---------------+---------------+---------------+--------------+------------+------+------+------+------+-----+-------+-----+
| Direction | Congestion Level | Congestion |       Congestion Window       |   Cell Names  | Combined LUTs | Avg LUT Input | LUT as logic | Lut Memory | Flop | MUXF | RAMB | URAM | DSP | CARRY | SRL |
+-----------+------------------+------------+-------------------------------+---------------+---------------+---------------+--------------+------------+------+------+------+------+-----+-------+-----+
| North     |                2 |       111% | (CLEL_R_X62Y509,CLEM_X64Y512) | wrapper(100%) |            0% |       5.46875 | 98%          | 0%         |  16% |   0% | NA   | NA   | NA  |    0% |  0% |
| East      |                2 |       122% | (CLEL_R_X62Y506,CLEM_X64Y509) | wrapper(100%) |            0% |       5.45313 | 98%          | 0%         |   0% |   0% | NA   | NA   | NA  |    0% |  0% |
| South     |                1 |       113% | (CLEM_X63Y506,CLEL_R_X63Y507) | wrapper(100%) |            0% |       5.34375 | 100%         | 0%         |   0% |   0% | NA   | NA   | NA  |    0% |  0% |
| West      |                1 |       112% | (CLEM_X54Y495,CLEL_R_X54Y496) | wrapper(100%) |            0% |         5.625 | 100%         | 0%         |   6% |   0% | NA   | NA   | NA  |    0% |  0% |
+-----------+------------------+------------+-------------------------------+---------------+---------------+---------------+--------------+------------+------+------+------+------+-----+-------+-----+


5. Initial Estimated Router Congestion Reporting
------------------------------------------------

+-----------+--------+------------------+------------------+---------------------------------+---------------+---------------+---------------+--------------+------------+------+------+------+------+-----+-------+-----+
| Direction |  Type  | Congestion Level | Percentage Tiles |        Congestion Window        |   Cell Names  | Combined LUTs | Avg LUT Input | LUT as logic | Lut Memory | Flop | MUXF | RAMB | URAM | DSP | CARRY | SRL |
+-----------+--------+------------------+------------------+---------------------------------+---------------+---------------+---------------+--------------+------------+------+------+------+------+-----+-------+-----+
| North     | Global |                0 |           0.001% | (CLEM_X58Y530,CLEM_X58Y530)     | wrapper(100%) |            0% |         6.125 | 87%          | 0%         |   0% |   0% | NA   | NA   | NA  |    0% |  0% |
| South     | Global |                1 |           0.016% | (CLEM_X63Y508,CLEM_X65Y512)     | wrapper(100%) |            0% |       5.48125 | 98%          | 0%         |  15% |   0% | NA   | NA   | 0%  |    0% |  0% |
| East      | Global |                3 |           0.052% | (CLEM_X52Y504,CLEM_X59Y507)     | wrapper(100%) |            0% |       5.22135 | 94%          | 0%         |   9% |   0% | 0%   | NA   | 0%  |    0% |  0% |
| West      | Global |                2 |           0.020% | (CLEL_R_X53Y495,CLEL_R_X55Y500) | wrapper(100%) |            0% |       5.36458 | 97%          | 0%         |   8% |   0% | 0%   | NA   | NA  |    0% |  0% |
| East      | Long   |                1 |           0.002% | (CLEM_X60Y501,CLEM_X60Y503)     | wrapper(100%) |            0% |       4.91667 | 79%          | 0%         |  25% |   0% | NA   | NA   | NA  |    0% |  0% |
| North     | Short  |                2 |           0.032% | (CLEM_X57Y516,CLEM_X58Y526)     | wrapper(100%) |            0% |       4.70833 | 79%          | 0%         |  22% |   0% | NA   | NA   | NA  |    0% |  0% |
| South     | Short  |                3 |           0.126% | (CLEM_X50Y494,CLEM_X57Y505)     | wrapper(100%) |            0% |       4.63447 | 84%          | 0%         |  17% |   0% | 0%   | NA   | 0%  |    0% |  0% |
| East      | Short  |                4 |           0.160% | (CLEM_X48Y498,CLEM_X63Y513)     | wrapper(100%) |            0% |       3.42708 | 60%          | 0%         |  24% |   0% | 0%   | 0%   | 0%  |    0% |  0% |
| West      | Short  |                3 |           0.145% | (CLEM_X56Y515,CLEM_X67Y522)     | wrapper(100%) |            0% |       3.78299 | 65%          | 0%         |  23% |   0% | NA   | NA   | 0%  |    0% |  0% |
+-----------+--------+------------------+------------------+---------------------------------+---------------+---------------+---------------+--------------+------------+------+------+------+------+-----+-------+-----+


6. Routed Maximum Level Congestion Reporting
--------------------------------------------

+-----------+------------------+------------+-------------------+------------+---------------+---------------+--------------+------------+------+------+------+------+-----+-------+-----+
| Direction | Congestion Level | Congestion | Congestion Window | Cell Names | Combined LUTs | Avg LUT Input | LUT as logic | Lut Memory | Flop | MUXF | RAMB | URAM | DSP | CARRY | SRL |
+-----------+------------------+------------+-------------------+------------+---------------+---------------+--------------+------------+------+------+------+------+-----+-------+-----+
* No router congested regions found.


7. SLR Net Crossing Reporting
-----------------------------

+------------+-----------------------------+-------------+-------------+-------------+
| Cell Names | Number of Nets crossing SLR | 0 - 1 Cuts  | 0 - 2 Cuts  | 1 - 2 Cuts  |
+------------+-----------------------------+-------------+-------------+-------------+
* Information not available. There are no nets crossing SLRs.


8. Placed Tile Based Congestion Metric (Vertical)
-------------------------------------------------

+----------------+-----------------+--------------+----------------------+---------------+---------------------+
|    Tile Name   | RPM Grid Column | RPM Grid Row | Congestion in Window |   Cell Names  | Placer Max Overlap? |
+----------------+-----------------+--------------+----------------------+---------------+---------------------+
| CLEM_X64Y513   | 380             | 400          | 39%                  | wrapper(100%) | Y                   |
| CLEL_R_X63Y513 | 379             | 400          | 39%                  | wrapper(100%) | Y                   |
| CLEM_X64Y514   | 380             | 399          | 38%                  | wrapper(100%) | Y                   |
| CLEM_X64Y512   | 380             | 401          | 38%                  | wrapper(100%) | Y                   |
| CLEL_R_X63Y512 | 379             | 401          | 38%                  | wrapper(100%) | Y                   |
| CLEL_R_X63Y514 | 379             | 399          | 37%                  | wrapper(100%) | Y                   |
| CLEM_X64Y515   | 380             | 398          | 36%                  | wrapper(100%) | Y                   |
| CLEM_X64Y511   | 380             | 402          | 36%                  | wrapper(100%) | Y                   |
| CLEM_X64Y516   | 380             | 397          | 36%                  | wrapper(100%) | Y                   |
| CLEL_R_X63Y515 | 379             | 398          | 36%                  | wrapper(100%) | Y                   |
+----------------+-----------------+--------------+----------------------+---------------+---------------------+


9. Placed Tile Based Congestion Metric (Horizontal)
---------------------------------------------------

+----------------+-----------------+--------------+----------------------+---------------+---------------------+
|    Tile Name   | RPM Grid Column | RPM Grid Row | Congestion in Window |   Cell Names  | Placer Max Overlap? |
+----------------+-----------------+--------------+----------------------+---------------+---------------------+
| CLEM_X61Y507   | 368             | 407          | 38%                  | wrapper(100%) | Y                   |
| CLEM_X61Y508   | 368             | 406          | 37%                  | wrapper(100%) | Y                   |
| CLEL_R_X62Y508 | 374             | 406          | 37%                  | wrapper(100%) | Y                   |
| CLEL_R_X60Y508 | 365             | 406          | 37%                  | wrapper(100%) | Y                   |
| CLEM_X63Y508   | 377             | 406          | 36%                  | wrapper(100%) | Y                   |
| CLEM_X59Y507   | 359             | 407          | 36%                  | wrapper(100%) | Y                   |
| CLEL_R_X62Y507 | 374             | 407          | 36%                  | wrapper(100%) | Y                   |
| CLEM_X60Y507   | 363             | 407          | 35%                  | wrapper(100%) | Y                   |
| CLEM_X60Y508   | 363             | 406          | 35%                  | wrapper(100%) | Y                   |
| CLEM_X59Y508   | 359             | 406          | 35%                  | wrapper(100%) | Y                   |
+----------------+-----------------+--------------+----------------------+---------------+---------------------+


