

================================================================
== Vitis HLS Report for 'MultiPixStream2Bytes_Pipeline_VITIS_LOOP_966_4'
================================================================
* Date:           Sat Dec 17 00:28:20 2022

* Version:        2022.1 (Build 3526262 on Mon Apr 18 15:48:16 MDT 2022)
* Project:        prj
* Solution:       sol (Vivado IP Flow Target)
* Product family: zynquplus
* Target device:  xck26-sfvc784-2LV-c


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  4.013 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+----------+-----+-------+---------+
    |  Latency (cycles) |  Latency (absolute)  |   Interval  | Pipeline|
    |   min   |   max   |    min    |    max   | min |  max  |   Type  |
    +---------+---------+-----------+----------+-----+-------+---------+
    |        3|    24579|  30.000 ns|  0.246 ms|    3|  24579|       no|
    +---------+---------+-----------+----------+-----+-------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +--------------------+---------+---------+----------+-----------+-----------+----------+----------+
        |                    |  Latency (cycles) | Iteration|  Initiation Interval  |   Trip   |          |
        |      Loop Name     |   min   |   max   |  Latency |  achieved |   target  |   Count  | Pipelined|
        +--------------------+---------+---------+----------+-----------+-----------+----------+----------+
        |- VITIS_LOOP_966_4  |        1|    24577|         7|          6|          6|  0 ~ 4096|       yes|
        +--------------------+---------+---------+----------+-----------+-----------+----------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+------+--------+--------+-----+
|       Name      | BRAM_18K|  DSP |   FF   |   LUT  | URAM|
+-----------------+---------+------+--------+--------+-----+
|DSP              |        -|     -|       -|       -|    -|
|Expression       |        -|     -|       0|     103|    -|
|FIFO             |        -|     -|       -|       -|    -|
|Instance         |        -|     -|       -|       -|    -|
|Memory           |        -|     -|       -|       -|    -|
|Multiplexer      |        -|     -|       -|     264|    -|
|Register         |        -|     -|     229|       -|    -|
+-----------------+---------+------+--------+--------+-----+
|Total            |        0|     0|     229|     367|    0|
+-----------------+---------+------+--------+--------+-----+
|Available        |      288|  1248|  234240|  117120|   64|
+-----------------+---------+------+--------+--------+-----+
|Utilization (%)  |        0|     0|      ~0|      ~0|    0|
+-----------------+---------+------+--------+--------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +----------------------------------+----------+----+---+----+------------+------------+
    |           Variable Name          | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +----------------------------------+----------+----+---+----+------------+------------+
    |x_2_fu_365_p2                     |         +|   0|  0|  19|          12|           1|
    |ap_block_pp0_stage0_01001         |       and|   0|  0|   2|           1|           1|
    |ap_block_pp0_stage1_11001         |       and|   0|  0|   2|           1|           1|
    |ap_block_pp0_stage2_11001         |       and|   0|  0|   2|           1|           1|
    |ap_block_pp0_stage3_11001         |       and|   0|  0|   2|           1|           1|
    |ap_block_pp0_stage4_11001         |       and|   0|  0|   2|           1|           1|
    |ap_block_pp0_stage5_11001         |       and|   0|  0|   2|           1|           1|
    |ap_block_state2_pp0_stage1_iter0  |       and|   0|  0|   2|           1|           1|
    |ap_block_state3_pp0_stage2_iter0  |       and|   0|  0|   2|           1|           1|
    |ap_block_state4_pp0_stage3_iter0  |       and|   0|  0|   2|           1|           1|
    |ap_block_state5_pp0_stage4_iter0  |       and|   0|  0|   2|           1|           1|
    |ap_block_state6_pp0_stage5_iter0  |       and|   0|  0|   2|           1|           1|
    |ap_condition_227                  |       and|   0|  0|   2|           1|           1|
    |ap_condition_588                  |       and|   0|  0|   2|           1|           1|
    |ap_condition_593                  |       and|   0|  0|   2|           1|           1|
    |ap_condition_597                  |       and|   0|  0|   2|           1|           1|
    |ap_condition_601                  |       and|   0|  0|   2|           1|           1|
    |ap_predicate_op45_read_state2     |       and|   0|  0|   2|           1|           1|
    |ap_predicate_op53_read_state3     |       and|   0|  0|   2|           1|           1|
    |ap_predicate_op64_read_state4     |       and|   0|  0|   2|           1|           1|
    |ap_predicate_op71_read_state5     |       and|   0|  0|   2|           1|           1|
    |ap_predicate_op78_read_state6     |       and|   0|  0|   2|           1|           1|
    |ap_predicate_op85_read_state7     |       and|   0|  0|   2|           1|           1|
    |cmp167_fu_375_p2                  |      icmp|   0|  0|  12|          13|          13|
    |icmp_ln966_fu_359_p2              |      icmp|   0|  0|  12|          12|          12|
    |ap_block_state7_pp0_stage0_iter1  |        or|   0|  0|   2|           1|           1|
    |or_ln971_1_fu_402_p2              |        or|   0|  0|   2|           1|           1|
    |or_ln971_2_fu_410_p2              |        or|   0|  0|   2|           1|           1|
    |or_ln971_3_fu_414_p2              |        or|   0|  0|   2|           1|           1|
    |or_ln971_4_fu_418_p2              |        or|   0|  0|   2|           1|           1|
    |or_ln971_5_fu_422_p2              |        or|   0|  0|   2|           1|           1|
    |or_ln971_fu_381_p2                |        or|   0|  0|   2|           1|           1|
    |ap_enable_pp0                     |       xor|   0|  0|   2|           1|           2|
    +----------------------------------+----------+----+---+----+------------+------------+
    |Total                             |          |   0|  0| 103|          67|          57|
    +----------------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +------------------------------------+----+-----------+-----+-----------+
    |                Name                | LUT| Input Size| Bits| Total Bits|
    +------------------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm                           |  37|          7|    1|          7|
    |ap_done_int                         |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter0             |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter0_reg         |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1             |   9|          2|    1|          2|
    |ap_phi_mux_r_V_10_phi_fu_306_p4     |  14|          3|   10|         30|
    |ap_phi_mux_r_V_11_phi_fu_296_p4     |  14|          3|   10|         30|
    |ap_phi_reg_pp0_iter0_r_V_1_reg_187  |   9|          2|   10|         20|
    |ap_phi_reg_pp0_iter0_r_V_2_reg_218  |   9|          2|   10|         20|
    |ap_phi_reg_pp0_iter0_r_V_3_reg_207  |   9|          2|   10|         20|
    |ap_phi_reg_pp0_iter0_r_V_4_reg_240  |   9|          2|   10|         20|
    |ap_phi_reg_pp0_iter0_r_V_5_reg_229  |   9|          2|   10|         20|
    |ap_phi_reg_pp0_iter0_r_V_6_reg_262  |   9|          2|   10|         20|
    |ap_phi_reg_pp0_iter0_r_V_7_reg_251  |   9|          2|   10|         20|
    |ap_phi_reg_pp0_iter0_r_V_reg_197    |   9|          2|   10|         20|
    |ap_phi_reg_pp0_iter1_r_V_8_reg_283  |  14|          3|   10|         30|
    |ap_phi_reg_pp0_iter1_r_V_9_reg_273  |  14|          3|   10|         30|
    |ap_sig_allocacmp_x_1                |   9|          2|   12|         24|
    |bytePlanes1_blk_n                   |   9|          2|    1|          2|
    |img_blk_n                           |   9|          2|    1|          2|
    |out_pix_V_7_out_o                   |   9|          2|  128|        256|
    |r_V_12_fu_106                       |   9|          2|   10|         20|
    |r_V_13_fu_110                       |   9|          2|   10|         20|
    |x_fu_102                            |   9|          2|   12|         24|
    +------------------------------------+----+-----------+-----+-----------+
    |Total                               | 264|         57|  299|        643|
    +------------------------------------+----+-----------+-----+-----------+

    * Register: 
    +------------------------------------+----+----+-----+-----------+
    |                Name                | FF | LUT| Bits| Const Bits|
    +------------------------------------+----+----+-----+-----------+
    |ap_CS_fsm                           |   6|   0|    6|          0|
    |ap_done_reg                         |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter0_reg         |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1             |   1|   0|    1|          0|
    |ap_phi_reg_pp0_iter0_r_V_1_reg_187  |  10|   0|   10|          0|
    |ap_phi_reg_pp0_iter0_r_V_2_reg_218  |  10|   0|   10|          0|
    |ap_phi_reg_pp0_iter0_r_V_3_reg_207  |  10|   0|   10|          0|
    |ap_phi_reg_pp0_iter0_r_V_4_reg_240  |  10|   0|   10|          0|
    |ap_phi_reg_pp0_iter0_r_V_5_reg_229  |  10|   0|   10|          0|
    |ap_phi_reg_pp0_iter0_r_V_6_reg_262  |  10|   0|   10|          0|
    |ap_phi_reg_pp0_iter0_r_V_7_reg_251  |  10|   0|   10|          0|
    |ap_phi_reg_pp0_iter0_r_V_reg_197    |  10|   0|   10|          0|
    |ap_phi_reg_pp0_iter1_r_V_8_reg_283  |  10|   0|   10|          0|
    |ap_phi_reg_pp0_iter1_r_V_9_reg_273  |  10|   0|   10|          0|
    |cmp167_reg_614                      |   1|   0|    1|          0|
    |icmp_ln966_reg_610                  |   1|   0|    1|          0|
    |or_ln971_1_reg_642                  |   1|   0|    1|          0|
    |or_ln971_2_reg_651                  |   1|   0|    1|          0|
    |or_ln971_3_reg_655                  |   1|   0|    1|          0|
    |or_ln971_4_reg_659                  |   1|   0|    1|          0|
    |or_ln971_5_reg_663                  |   1|   0|    1|          0|
    |or_ln971_reg_623                    |   1|   0|    1|          0|
    |r_V_12_fu_106                       |  10|   0|   10|          0|
    |r_V_13_fu_110                       |  10|   0|   10|          0|
    |r_V_1_reg_187                       |  10|   0|   10|          0|
    |r_V_2_reg_218                       |  10|   0|   10|          0|
    |r_V_3_reg_207                       |  10|   0|   10|          0|
    |r_V_4_reg_240                       |  10|   0|   10|          0|
    |r_V_5_reg_229                       |  10|   0|   10|          0|
    |r_V_6_reg_262                       |  10|   0|   10|          0|
    |r_V_7_reg_251                       |  10|   0|   10|          0|
    |r_V_reg_197                         |  10|   0|   10|          0|
    |x_fu_102                            |  12|   0|   12|          0|
    +------------------------------------+----+----+-----+-----------+
    |Total                               | 229|   0|  229|          0|
    +------------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-----------------------------+-----+-----+------------+------------------------------------------------+--------------+
|          RTL Ports          | Dir | Bits|  Protocol  |                  Source Object                 |    C Type    |
+-----------------------------+-----+-----+------------+------------------------------------------------+--------------+
|ap_clk                       |   in|    1|  ap_ctrl_hs|  MultiPixStream2Bytes_Pipeline_VITIS_LOOP_966_4|  return value|
|ap_rst                       |   in|    1|  ap_ctrl_hs|  MultiPixStream2Bytes_Pipeline_VITIS_LOOP_966_4|  return value|
|ap_start                     |   in|    1|  ap_ctrl_hs|  MultiPixStream2Bytes_Pipeline_VITIS_LOOP_966_4|  return value|
|ap_done                      |  out|    1|  ap_ctrl_hs|  MultiPixStream2Bytes_Pipeline_VITIS_LOOP_966_4|  return value|
|ap_idle                      |  out|    1|  ap_ctrl_hs|  MultiPixStream2Bytes_Pipeline_VITIS_LOOP_966_4|  return value|
|ap_ready                     |  out|    1|  ap_ctrl_hs|  MultiPixStream2Bytes_Pipeline_VITIS_LOOP_966_4|  return value|
|img_dout                     |   in|   60|     ap_fifo|                                             img|       pointer|
|img_num_data_valid           |   in|    2|     ap_fifo|                                             img|       pointer|
|img_fifo_cap                 |   in|    2|     ap_fifo|                                             img|       pointer|
|img_empty_n                  |   in|    1|     ap_fifo|                                             img|       pointer|
|img_read                     |  out|    1|     ap_fifo|                                             img|       pointer|
|p_0_3_0_0_0_5159_lcssa185    |   in|   10|     ap_none|                       p_0_3_0_0_0_5159_lcssa185|        scalar|
|p_0_0_0_0_0_5138_lcssa176    |   in|   10|     ap_none|                       p_0_0_0_0_0_5138_lcssa176|        scalar|
|trunc_ln                     |   in|   12|     ap_none|                                        trunc_ln|        scalar|
|bytePlanes1_din              |  out|  128|     ap_fifo|                                     bytePlanes1|       pointer|
|bytePlanes1_num_data_valid   |   in|   10|     ap_fifo|                                     bytePlanes1|       pointer|
|bytePlanes1_fifo_cap         |   in|   10|     ap_fifo|                                     bytePlanes1|       pointer|
|bytePlanes1_full_n           |   in|    1|     ap_fifo|                                     bytePlanes1|       pointer|
|bytePlanes1_write            |  out|    1|     ap_fifo|                                     bytePlanes1|       pointer|
|cmp169_5                     |   in|    1|     ap_none|                                        cmp169_5|        scalar|
|cmp169_4                     |   in|    1|     ap_none|                                        cmp169_4|        scalar|
|cmp169_3                     |   in|    1|     ap_none|                                        cmp169_3|        scalar|
|cmp169_2                     |   in|    1|     ap_none|                                        cmp169_2|        scalar|
|cmp169_1                     |   in|    1|     ap_none|                                        cmp169_1|        scalar|
|sub166_cast44                |   in|   12|     ap_none|                                   sub166_cast44|        scalar|
|cmp169                       |   in|    1|     ap_none|                                          cmp169|        scalar|
|p_0_3_0_0_0_5158_out         |  out|   10|      ap_vld|                            p_0_3_0_0_0_5158_out|       pointer|
|p_0_3_0_0_0_5158_out_ap_vld  |  out|    1|      ap_vld|                            p_0_3_0_0_0_5158_out|       pointer|
|p_0_0_0_0_0_5137_out         |  out|   10|      ap_vld|                            p_0_0_0_0_0_5137_out|       pointer|
|p_0_0_0_0_0_5137_out_ap_vld  |  out|    1|      ap_vld|                            p_0_0_0_0_0_5137_out|       pointer|
|out_pix_V_7_out_i            |   in|  128|     ap_ovld|                                 out_pix_V_7_out|       pointer|
|out_pix_V_7_out_o            |  out|  128|     ap_ovld|                                 out_pix_V_7_out|       pointer|
|out_pix_V_7_out_o_ap_vld     |  out|    1|     ap_ovld|                                 out_pix_V_7_out|       pointer|
+-----------------------------+-----+-----+------------+------------------------------------------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 6, depth = 7


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 7
* Pipeline : 1
  Pipeline-0 : II = 6, D = 7, States = { 1 2 3 4 5 6 7 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.40>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%x = alloca i32 1"   --->   Operation 10 'alloca' 'x' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%r_V_12 = alloca i32 1"   --->   Operation 11 'alloca' 'r_V_12' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%r_V_13 = alloca i32 1"   --->   Operation 12 'alloca' 'r_V_13' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%cmp169_read = read i1 @_ssdm_op_Read.ap_auto.i1, i1 %cmp169"   --->   Operation 13 'read' 'cmp169_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%sub166_cast44_read = read i12 @_ssdm_op_Read.ap_auto.i12, i12 %sub166_cast44"   --->   Operation 14 'read' 'sub166_cast44_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%cmp169_1_read = read i1 @_ssdm_op_Read.ap_auto.i1, i1 %cmp169_1"   --->   Operation 15 'read' 'cmp169_1_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%cmp169_2_read = read i1 @_ssdm_op_Read.ap_auto.i1, i1 %cmp169_2"   --->   Operation 16 'read' 'cmp169_2_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%cmp169_3_read = read i1 @_ssdm_op_Read.ap_auto.i1, i1 %cmp169_3"   --->   Operation 17 'read' 'cmp169_3_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%cmp169_4_read = read i1 @_ssdm_op_Read.ap_auto.i1, i1 %cmp169_4"   --->   Operation 18 'read' 'cmp169_4_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%cmp169_5_read = read i1 @_ssdm_op_Read.ap_auto.i1, i1 %cmp169_5"   --->   Operation 19 'read' 'cmp169_5_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%trunc_ln_read = read i12 @_ssdm_op_Read.ap_auto.i12, i12 %trunc_ln"   --->   Operation 20 'read' 'trunc_ln_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%p_0_0_0_0_0_5138_lcssa176_read = read i10 @_ssdm_op_Read.ap_auto.i10, i10 %p_0_0_0_0_0_5138_lcssa176"   --->   Operation 21 'read' 'p_0_0_0_0_0_5138_lcssa176_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%p_0_3_0_0_0_5159_lcssa185_read = read i10 @_ssdm_op_Read.ap_auto.i10, i10 %p_0_3_0_0_0_5159_lcssa185"   --->   Operation 22 'read' 'p_0_3_0_0_0_5159_lcssa185_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%sub166_cast44_cast = sext i12 %sub166_cast44_read"   --->   Operation 23 'sext' 'sub166_cast44_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i128 %bytePlanes1, i64 666, i64 8, i64 18446744073709551615"   --->   Operation 24 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i60 %img, void @empty_1, i32 0, i32 0, void @empty_14, i32 0, i32 0, void @empty_14, void @empty_14, void @empty_14, i32 0, i32 0, i32 0, i32 0, void @empty_14, void @empty_14, i32 4294967295, i32 0"   --->   Operation 25 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i128 %bytePlanes1, void @empty_1, i32 0, i32 0, void @empty_14, i32 0, i32 0, void @empty_14, void @empty_14, void @empty_14, i32 0, i32 0, i32 0, i32 0, void @empty_14, void @empty_14, i32 4294967295, i32 0"   --->   Operation 26 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 27 [1/1] (0.42ns)   --->   "%store_ln0 = store i10 %p_0_3_0_0_0_5159_lcssa185_read, i10 %r_V_13"   --->   Operation 27 'store' 'store_ln0' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 28 [1/1] (0.42ns)   --->   "%store_ln0 = store i10 %p_0_0_0_0_0_5138_lcssa176_read, i10 %r_V_12"   --->   Operation 28 'store' 'store_ln0' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 29 [1/1] (0.42ns)   --->   "%store_ln0 = store i12 0, i12 %x"   --->   Operation 29 'store' 'store_ln0' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 30 [1/1] (0.00ns)   --->   "%br_ln0 = br void %for.body165"   --->   Operation 30 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 31 [1/1] (0.00ns)   --->   "%x_1 = load i12 %x" [D:/zynqmp_cam_isp_demo/zynqmp_cam_isp_demo.runs/design_1_v_frm_wr_0_0_synth_1/prj/sol/.autopilot/db/v_frmbuf_wr.cpp:966]   --->   Operation 31 'load' 'x_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 32 [1/1] (0.97ns)   --->   "%icmp_ln966 = icmp_eq  i12 %x_1, i12 %trunc_ln_read" [D:/zynqmp_cam_isp_demo/zynqmp_cam_isp_demo.runs/design_1_v_frm_wr_0_0_synth_1/prj/sol/.autopilot/db/v_frmbuf_wr.cpp:966]   --->   Operation 32 'icmp' 'icmp_ln966' <Predicate = true> <Delay = 0.97> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 33 [1/1] (0.80ns)   --->   "%x_2 = add i12 %x_1, i12 1" [D:/zynqmp_cam_isp_demo/zynqmp_cam_isp_demo.runs/design_1_v_frm_wr_0_0_synth_1/prj/sol/.autopilot/db/v_frmbuf_wr.cpp:966]   --->   Operation 33 'add' 'x_2' <Predicate = true> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 34 [1/1] (0.00ns)   --->   "%br_ln966 = br i1 %icmp_ln966, void %for.body165.split, void %for.inc221.loopexit.exitStub" [D:/zynqmp_cam_isp_demo/zynqmp_cam_isp_demo.runs/design_1_v_frm_wr_0_0_synth_1/prj/sol/.autopilot/db/v_frmbuf_wr.cpp:966]   --->   Operation 34 'br' 'br_ln966' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 35 [1/1] (0.00ns)   --->   "%zext_ln966 = zext i12 %x_1" [D:/zynqmp_cam_isp_demo/zynqmp_cam_isp_demo.runs/design_1_v_frm_wr_0_0_synth_1/prj/sol/.autopilot/db/v_frmbuf_wr.cpp:966]   --->   Operation 35 'zext' 'zext_ln966' <Predicate = (!icmp_ln966)> <Delay = 0.00>
ST_1 : Operation 36 [1/1] (0.97ns)   --->   "%cmp167 = icmp_slt  i13 %zext_ln966, i13 %sub166_cast44_cast" [D:/zynqmp_cam_isp_demo/zynqmp_cam_isp_demo.runs/design_1_v_frm_wr_0_0_synth_1/prj/sol/.autopilot/db/v_frmbuf_wr.cpp:966]   --->   Operation 36 'icmp' 'cmp167' <Predicate = (!icmp_ln966)> <Delay = 0.97> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.00> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 37 [1/1] (0.28ns)   --->   "%or_ln971 = or i1 %cmp167, i1 %cmp169_read" [D:/zynqmp_cam_isp_demo/zynqmp_cam_isp_demo.runs/design_1_v_frm_wr_0_0_synth_1/prj/sol/.autopilot/db/v_frmbuf_wr.cpp:971]   --->   Operation 37 'or' 'or_ln971' <Predicate = (!icmp_ln966)> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 38 [1/1] (0.42ns)   --->   "%store_ln966 = store i12 %x_2, i12 %x" [D:/zynqmp_cam_isp_demo/zynqmp_cam_isp_demo.runs/design_1_v_frm_wr_0_0_synth_1/prj/sol/.autopilot/db/v_frmbuf_wr.cpp:966]   --->   Operation 38 'store' 'store_ln966' <Predicate = (!icmp_ln966)> <Delay = 0.42>

State 2 <SV = 1> <Delay = 1.83>
ST_2 : Operation 39 [1/1] (0.00ns)   --->   "%r_V_12_load = load i10 %r_V_12"   --->   Operation 39 'load' 'r_V_12_load' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 40 [1/1] (0.00ns)   --->   "%r_V_13_load = load i10 %r_V_13"   --->   Operation 40 'load' 'r_V_13_load' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 41 [1/1] (0.00ns)   --->   "%speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 0, i64 4096, i64 0"   --->   Operation 41 'speclooptripcount' 'speclooptripcount_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 42 [1/1] (0.00ns)   --->   "%specpipeline_ln967 = specpipeline void @_ssdm_op_SpecPipeline, i32 6, i32 0, i32 0, i32 0, void @empty_14" [D:/zynqmp_cam_isp_demo/zynqmp_cam_isp_demo.runs/design_1_v_frm_wr_0_0_synth_1/prj/sol/.autopilot/db/v_frmbuf_wr.cpp:967]   --->   Operation 42 'specpipeline' 'specpipeline_ln967' <Predicate = (!icmp_ln966)> <Delay = 0.00>
ST_2 : Operation 43 [1/1] (0.00ns)   --->   "%specloopname_ln960 = specloopname void @_ssdm_op_SpecLoopName, void @empty_9" [D:/zynqmp_cam_isp_demo/zynqmp_cam_isp_demo.runs/design_1_v_frm_wr_0_0_synth_1/prj/sol/.autopilot/db/v_frmbuf_wr.cpp:960]   --->   Operation 43 'specloopname' 'specloopname_ln960' <Predicate = (!icmp_ln966)> <Delay = 0.00>
ST_2 : Operation 44 [1/1] (0.42ns)   --->   "%br_ln971 = br i1 %or_ln971, void %for.inc189, void %if.then170" [D:/zynqmp_cam_isp_demo/zynqmp_cam_isp_demo.runs/design_1_v_frm_wr_0_0_synth_1/prj/sol/.autopilot/db/v_frmbuf_wr.cpp:971]   --->   Operation 44 'br' 'br_ln971' <Predicate = (!icmp_ln966)> <Delay = 0.42>
ST_2 : Operation 45 [1/1] (1.83ns)   --->   "%img_read = read i60 @_ssdm_op_Read.ap_fifo.volatile.i60P0A, i60 %img" [D:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 45 'read' 'img_read' <Predicate = (!icmp_ln966 & or_ln971)> <Delay = 1.83> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.83> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 60> <Depth = 2> <FIFO>
ST_2 : Operation 46 [1/1] (0.00ns)   --->   "%trunc_ln145 = trunc i60 %img_read" [D:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 46 'trunc' 'trunc_ln145' <Predicate = (!icmp_ln966 & or_ln971)> <Delay = 0.00>
ST_2 : Operation 47 [1/1] (0.00ns)   --->   "%trunc_ln145_3 = partselect i10 @_ssdm_op_PartSelect.i10.i60.i32.i32, i60 %img_read, i32 30, i32 39" [D:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 47 'partselect' 'trunc_ln145_3' <Predicate = (!icmp_ln966 & or_ln971)> <Delay = 0.00>
ST_2 : Operation 48 [1/1] (0.42ns)   --->   "%br_ln972 = br void %for.inc189" [D:/zynqmp_cam_isp_demo/zynqmp_cam_isp_demo.runs/design_1_v_frm_wr_0_0_synth_1/prj/sol/.autopilot/db/v_frmbuf_wr.cpp:972]   --->   Operation 48 'br' 'br_ln972' <Predicate = (!icmp_ln966 & or_ln971)> <Delay = 0.42>
ST_2 : Operation 49 [1/1] (0.28ns)   --->   "%or_ln971_1 = or i1 %cmp167, i1 %cmp169_1_read" [D:/zynqmp_cam_isp_demo/zynqmp_cam_isp_demo.runs/design_1_v_frm_wr_0_0_synth_1/prj/sol/.autopilot/db/v_frmbuf_wr.cpp:971]   --->   Operation 49 'or' 'or_ln971_1' <Predicate = (!icmp_ln966)> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 105 [1/1] (0.00ns)   --->   "%store_ln0 = store i10 %r_V_13_load, i10 %p_0_3_0_0_0_5158_out"   --->   Operation 105 'store' 'store_ln0' <Predicate = (icmp_ln966)> <Delay = 0.00>
ST_2 : Operation 106 [1/1] (0.00ns)   --->   "%store_ln0 = store i10 %r_V_12_load, i10 %p_0_0_0_0_0_5137_out"   --->   Operation 106 'store' 'store_ln0' <Predicate = (icmp_ln966)> <Delay = 0.00>
ST_2 : Operation 107 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 107 'ret' 'ret_ln0' <Predicate = (icmp_ln966)> <Delay = 0.00>

State 3 <SV = 2> <Delay = 1.83>
ST_3 : Operation 50 [1/1] (0.00ns)   --->   "%r_V_1 = phi i10 %trunc_ln145_3, void %if.then170, i10 %r_V_13_load, void %for.body165.split" [D:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 50 'phi' 'r_V_1' <Predicate = (!icmp_ln966)> <Delay = 0.00>
ST_3 : Operation 51 [1/1] (0.00ns)   --->   "%r_V = phi i10 %trunc_ln145, void %if.then170, i10 %r_V_12_load, void %for.body165.split" [D:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 51 'phi' 'r_V' <Predicate = (!icmp_ln966)> <Delay = 0.00>
ST_3 : Operation 52 [1/1] (0.42ns)   --->   "%br_ln971 = br i1 %or_ln971_1, void %for.inc189.1, void %if.then170.1" [D:/zynqmp_cam_isp_demo/zynqmp_cam_isp_demo.runs/design_1_v_frm_wr_0_0_synth_1/prj/sol/.autopilot/db/v_frmbuf_wr.cpp:971]   --->   Operation 52 'br' 'br_ln971' <Predicate = (!icmp_ln966)> <Delay = 0.42>
ST_3 : Operation 53 [1/1] (1.83ns)   --->   "%img_read_1 = read i60 @_ssdm_op_Read.ap_fifo.volatile.i60P0A, i60 %img" [D:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 53 'read' 'img_read_1' <Predicate = (!icmp_ln966 & or_ln971_1)> <Delay = 1.83> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.83> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 60> <Depth = 2> <FIFO>
ST_3 : Operation 54 [1/1] (0.00ns)   --->   "%trunc_ln145_1 = trunc i60 %img_read_1" [D:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 54 'trunc' 'trunc_ln145_1' <Predicate = (!icmp_ln966 & or_ln971_1)> <Delay = 0.00>
ST_3 : Operation 55 [1/1] (0.00ns)   --->   "%trunc_ln145_7 = partselect i10 @_ssdm_op_PartSelect.i10.i60.i32.i32, i60 %img_read_1, i32 30, i32 39" [D:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 55 'partselect' 'trunc_ln145_7' <Predicate = (!icmp_ln966 & or_ln971_1)> <Delay = 0.00>
ST_3 : Operation 56 [1/1] (0.42ns)   --->   "%br_ln972 = br void %for.inc189.1" [D:/zynqmp_cam_isp_demo/zynqmp_cam_isp_demo.runs/design_1_v_frm_wr_0_0_synth_1/prj/sol/.autopilot/db/v_frmbuf_wr.cpp:972]   --->   Operation 56 'br' 'br_ln972' <Predicate = (!icmp_ln966 & or_ln971_1)> <Delay = 0.42>
ST_3 : Operation 57 [1/1] (0.28ns)   --->   "%or_ln971_2 = or i1 %cmp167, i1 %cmp169_2_read" [D:/zynqmp_cam_isp_demo/zynqmp_cam_isp_demo.runs/design_1_v_frm_wr_0_0_synth_1/prj/sol/.autopilot/db/v_frmbuf_wr.cpp:971]   --->   Operation 57 'or' 'or_ln971_2' <Predicate = (!icmp_ln966)> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 58 [1/1] (0.28ns)   --->   "%or_ln971_3 = or i1 %cmp167, i1 %cmp169_3_read" [D:/zynqmp_cam_isp_demo/zynqmp_cam_isp_demo.runs/design_1_v_frm_wr_0_0_synth_1/prj/sol/.autopilot/db/v_frmbuf_wr.cpp:971]   --->   Operation 58 'or' 'or_ln971_3' <Predicate = (!icmp_ln966)> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 59 [1/1] (0.28ns)   --->   "%or_ln971_4 = or i1 %cmp167, i1 %cmp169_4_read" [D:/zynqmp_cam_isp_demo/zynqmp_cam_isp_demo.runs/design_1_v_frm_wr_0_0_synth_1/prj/sol/.autopilot/db/v_frmbuf_wr.cpp:971]   --->   Operation 59 'or' 'or_ln971_4' <Predicate = (!icmp_ln966)> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 60 [1/1] (0.28ns)   --->   "%or_ln971_5 = or i1 %cmp167, i1 %cmp169_5_read" [D:/zynqmp_cam_isp_demo/zynqmp_cam_isp_demo.runs/design_1_v_frm_wr_0_0_synth_1/prj/sol/.autopilot/db/v_frmbuf_wr.cpp:971]   --->   Operation 60 'or' 'or_ln971_5' <Predicate = (!icmp_ln966)> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>

State 4 <SV = 3> <Delay = 1.83>
ST_4 : Operation 61 [1/1] (0.00ns)   --->   "%r_V_3 = phi i10 %trunc_ln145_7, void %if.then170.1, i10 %r_V_1, void %for.inc189"   --->   Operation 61 'phi' 'r_V_3' <Predicate = (!icmp_ln966)> <Delay = 0.00>
ST_4 : Operation 62 [1/1] (0.00ns)   --->   "%r_V_2 = phi i10 %trunc_ln145_1, void %if.then170.1, i10 %r_V, void %for.inc189"   --->   Operation 62 'phi' 'r_V_2' <Predicate = (!icmp_ln966)> <Delay = 0.00>
ST_4 : Operation 63 [1/1] (0.42ns)   --->   "%br_ln971 = br i1 %or_ln971_2, void %for.inc189.2, void %if.then170.2" [D:/zynqmp_cam_isp_demo/zynqmp_cam_isp_demo.runs/design_1_v_frm_wr_0_0_synth_1/prj/sol/.autopilot/db/v_frmbuf_wr.cpp:971]   --->   Operation 63 'br' 'br_ln971' <Predicate = (!icmp_ln966)> <Delay = 0.42>
ST_4 : Operation 64 [1/1] (1.83ns)   --->   "%img_read_2 = read i60 @_ssdm_op_Read.ap_fifo.volatile.i60P0A, i60 %img" [D:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 64 'read' 'img_read_2' <Predicate = (!icmp_ln966 & or_ln971_2)> <Delay = 1.83> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.83> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 60> <Depth = 2> <FIFO>
ST_4 : Operation 65 [1/1] (0.00ns)   --->   "%trunc_ln145_2 = trunc i60 %img_read_2" [D:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 65 'trunc' 'trunc_ln145_2' <Predicate = (!icmp_ln966 & or_ln971_2)> <Delay = 0.00>
ST_4 : Operation 66 [1/1] (0.00ns)   --->   "%trunc_ln145_s = partselect i10 @_ssdm_op_PartSelect.i10.i60.i32.i32, i60 %img_read_2, i32 30, i32 39" [D:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 66 'partselect' 'trunc_ln145_s' <Predicate = (!icmp_ln966 & or_ln971_2)> <Delay = 0.00>
ST_4 : Operation 67 [1/1] (0.42ns)   --->   "%br_ln972 = br void %for.inc189.2" [D:/zynqmp_cam_isp_demo/zynqmp_cam_isp_demo.runs/design_1_v_frm_wr_0_0_synth_1/prj/sol/.autopilot/db/v_frmbuf_wr.cpp:972]   --->   Operation 67 'br' 'br_ln972' <Predicate = (!icmp_ln966 & or_ln971_2)> <Delay = 0.42>

State 5 <SV = 4> <Delay = 1.83>
ST_5 : Operation 68 [1/1] (0.00ns)   --->   "%r_V_5 = phi i10 %trunc_ln145_s, void %if.then170.2, i10 %r_V_3, void %for.inc189.1"   --->   Operation 68 'phi' 'r_V_5' <Predicate = (!icmp_ln966)> <Delay = 0.00>
ST_5 : Operation 69 [1/1] (0.00ns)   --->   "%r_V_4 = phi i10 %trunc_ln145_2, void %if.then170.2, i10 %r_V_2, void %for.inc189.1"   --->   Operation 69 'phi' 'r_V_4' <Predicate = (!icmp_ln966)> <Delay = 0.00>
ST_5 : Operation 70 [1/1] (0.42ns)   --->   "%br_ln971 = br i1 %or_ln971_3, void %for.inc189.3, void %if.then170.3" [D:/zynqmp_cam_isp_demo/zynqmp_cam_isp_demo.runs/design_1_v_frm_wr_0_0_synth_1/prj/sol/.autopilot/db/v_frmbuf_wr.cpp:971]   --->   Operation 70 'br' 'br_ln971' <Predicate = (!icmp_ln966)> <Delay = 0.42>
ST_5 : Operation 71 [1/1] (1.83ns)   --->   "%img_read_3 = read i60 @_ssdm_op_Read.ap_fifo.volatile.i60P0A, i60 %img" [D:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 71 'read' 'img_read_3' <Predicate = (!icmp_ln966 & or_ln971_3)> <Delay = 1.83> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.83> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 60> <Depth = 2> <FIFO>
ST_5 : Operation 72 [1/1] (0.00ns)   --->   "%trunc_ln145_4 = trunc i60 %img_read_3" [D:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 72 'trunc' 'trunc_ln145_4' <Predicate = (!icmp_ln966 & or_ln971_3)> <Delay = 0.00>
ST_5 : Operation 73 [1/1] (0.00ns)   --->   "%trunc_ln145_5 = partselect i10 @_ssdm_op_PartSelect.i10.i60.i32.i32, i60 %img_read_3, i32 30, i32 39" [D:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 73 'partselect' 'trunc_ln145_5' <Predicate = (!icmp_ln966 & or_ln971_3)> <Delay = 0.00>
ST_5 : Operation 74 [1/1] (0.42ns)   --->   "%br_ln972 = br void %for.inc189.3" [D:/zynqmp_cam_isp_demo/zynqmp_cam_isp_demo.runs/design_1_v_frm_wr_0_0_synth_1/prj/sol/.autopilot/db/v_frmbuf_wr.cpp:972]   --->   Operation 74 'br' 'br_ln972' <Predicate = (!icmp_ln966 & or_ln971_3)> <Delay = 0.42>

State 6 <SV = 5> <Delay = 1.83>
ST_6 : Operation 75 [1/1] (0.00ns)   --->   "%r_V_7 = phi i10 %trunc_ln145_5, void %if.then170.3, i10 %r_V_5, void %for.inc189.2"   --->   Operation 75 'phi' 'r_V_7' <Predicate = (!icmp_ln966)> <Delay = 0.00>
ST_6 : Operation 76 [1/1] (0.00ns)   --->   "%r_V_6 = phi i10 %trunc_ln145_4, void %if.then170.3, i10 %r_V_4, void %for.inc189.2"   --->   Operation 76 'phi' 'r_V_6' <Predicate = (!icmp_ln966)> <Delay = 0.00>
ST_6 : Operation 77 [1/1] (0.42ns)   --->   "%br_ln971 = br i1 %or_ln971_4, void %for.inc189.4, void %if.then170.4" [D:/zynqmp_cam_isp_demo/zynqmp_cam_isp_demo.runs/design_1_v_frm_wr_0_0_synth_1/prj/sol/.autopilot/db/v_frmbuf_wr.cpp:971]   --->   Operation 77 'br' 'br_ln971' <Predicate = (!icmp_ln966)> <Delay = 0.42>
ST_6 : Operation 78 [1/1] (1.83ns)   --->   "%img_read_4 = read i60 @_ssdm_op_Read.ap_fifo.volatile.i60P0A, i60 %img" [D:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 78 'read' 'img_read_4' <Predicate = (!icmp_ln966 & or_ln971_4)> <Delay = 1.83> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.83> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 60> <Depth = 2> <FIFO>
ST_6 : Operation 79 [1/1] (0.00ns)   --->   "%trunc_ln145_6 = trunc i60 %img_read_4" [D:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 79 'trunc' 'trunc_ln145_6' <Predicate = (!icmp_ln966 & or_ln971_4)> <Delay = 0.00>
ST_6 : Operation 80 [1/1] (0.00ns)   --->   "%trunc_ln145_8 = partselect i10 @_ssdm_op_PartSelect.i10.i60.i32.i32, i60 %img_read_4, i32 30, i32 39" [D:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 80 'partselect' 'trunc_ln145_8' <Predicate = (!icmp_ln966 & or_ln971_4)> <Delay = 0.00>
ST_6 : Operation 81 [1/1] (0.42ns)   --->   "%br_ln972 = br void %for.inc189.4" [D:/zynqmp_cam_isp_demo/zynqmp_cam_isp_demo.runs/design_1_v_frm_wr_0_0_synth_1/prj/sol/.autopilot/db/v_frmbuf_wr.cpp:972]   --->   Operation 81 'br' 'br_ln972' <Predicate = (!icmp_ln966 & or_ln971_4)> <Delay = 0.42>

State 7 <SV = 6> <Delay = 4.01>
ST_7 : Operation 82 [1/1] (0.00ns)   --->   "%r_V_9 = phi i10 %trunc_ln145_8, void %if.then170.4, i10 %r_V_7, void %for.inc189.3"   --->   Operation 82 'phi' 'r_V_9' <Predicate = (!icmp_ln966)> <Delay = 0.00>
ST_7 : Operation 83 [1/1] (0.00ns)   --->   "%r_V_8 = phi i10 %trunc_ln145_6, void %if.then170.4, i10 %r_V_6, void %for.inc189.3"   --->   Operation 83 'phi' 'r_V_8' <Predicate = (!icmp_ln966)> <Delay = 0.00>
ST_7 : Operation 84 [1/1] (0.42ns)   --->   "%br_ln971 = br i1 %or_ln971_5, void %for.inc214, void %if.then170.5" [D:/zynqmp_cam_isp_demo/zynqmp_cam_isp_demo.runs/design_1_v_frm_wr_0_0_synth_1/prj/sol/.autopilot/db/v_frmbuf_wr.cpp:971]   --->   Operation 84 'br' 'br_ln971' <Predicate = (!icmp_ln966)> <Delay = 0.42>
ST_7 : Operation 85 [1/1] (1.83ns)   --->   "%img_read_5 = read i60 @_ssdm_op_Read.ap_fifo.volatile.i60P0A, i60 %img" [D:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 85 'read' 'img_read_5' <Predicate = (!icmp_ln966 & or_ln971_5)> <Delay = 1.83> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.83> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 60> <Depth = 2> <FIFO>
ST_7 : Operation 86 [1/1] (0.00ns)   --->   "%trunc_ln145_9 = trunc i60 %img_read_5" [D:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 86 'trunc' 'trunc_ln145_9' <Predicate = (!icmp_ln966 & or_ln971_5)> <Delay = 0.00>
ST_7 : Operation 87 [1/1] (0.00ns)   --->   "%trunc_ln145_10 = partselect i10 @_ssdm_op_PartSelect.i10.i60.i32.i32, i60 %img_read_5, i32 30, i32 39" [D:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 87 'partselect' 'trunc_ln145_10' <Predicate = (!icmp_ln966 & or_ln971_5)> <Delay = 0.00>
ST_7 : Operation 88 [1/1] (0.42ns)   --->   "%br_ln972 = br void %for.inc214" [D:/zynqmp_cam_isp_demo/zynqmp_cam_isp_demo.runs/design_1_v_frm_wr_0_0_synth_1/prj/sol/.autopilot/db/v_frmbuf_wr.cpp:972]   --->   Operation 88 'br' 'br_ln972' <Predicate = (!icmp_ln966 & or_ln971_5)> <Delay = 0.42>
ST_7 : Operation 89 [1/1] (0.00ns)   --->   "%r_V_11 = phi i10 %trunc_ln145_10, void %if.then170.5, i10 %r_V_9, void %for.inc189.4"   --->   Operation 89 'phi' 'r_V_11' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 90 [1/1] (0.00ns)   --->   "%r_V_10 = phi i10 %trunc_ln145_9, void %if.then170.5, i10 %r_V_8, void %for.inc189.4"   --->   Operation 90 'phi' 'r_V_10' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 91 [1/1] (0.00ns)   --->   "%out_pix_V_7_out_load = load i128 %out_pix_V_7_out"   --->   Operation 91 'load' 'out_pix_V_7_out_load' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 92 [1/1] (0.00ns)   --->   "%tmp_s = bitconcatenate i30 @_ssdm_op_BitConcatenate.i30.i10.i10.i10, i10 %r_V_2, i10 %r_V_1, i10 %r_V"   --->   Operation 92 'bitconcatenate' 'tmp_s' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 93 [1/1] (0.00ns)   --->   "%p_Result_s = partset i128 @_ssdm_op_PartSet.i128.i128.i30.i32.i32, i128 %out_pix_V_7_out_load, i30 %tmp_s, i32 0, i32 29"   --->   Operation 93 'partset' 'p_Result_s' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 94 [1/1] (0.00ns)   --->   "%tmp_1 = bitconcatenate i30 @_ssdm_op_BitConcatenate.i30.i10.i10.i10, i10 %r_V_5, i10 %r_V_4, i10 %r_V_3"   --->   Operation 94 'bitconcatenate' 'tmp_1' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 95 [1/1] (0.00ns)   --->   "%p_Result_1 = partset i128 @_ssdm_op_PartSet.i128.i128.i30.i32.i32, i128 %p_Result_s, i30 %tmp_1, i32 32, i32 61"   --->   Operation 95 'partset' 'p_Result_1' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 96 [1/1] (0.00ns)   --->   "%tmp_2 = bitconcatenate i30 @_ssdm_op_BitConcatenate.i30.i10.i10.i10, i10 %r_V_8, i10 %r_V_7, i10 %r_V_6"   --->   Operation 96 'bitconcatenate' 'tmp_2' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 97 [1/1] (0.00ns)   --->   "%p_Result_2 = partset i128 @_ssdm_op_PartSet.i128.i128.i30.i32.i32, i128 %p_Result_1, i30 %tmp_2, i32 64, i32 93"   --->   Operation 97 'partset' 'p_Result_2' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 98 [1/1] (0.00ns)   --->   "%tmp_3 = bitconcatenate i30 @_ssdm_op_BitConcatenate.i30.i10.i10.i10, i10 %r_V_11, i10 %r_V_10, i10 %r_V_9"   --->   Operation 98 'bitconcatenate' 'tmp_3' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 99 [1/1] (0.00ns)   --->   "%p_Result_3 = partset i128 @_ssdm_op_PartSet.i128.i128.i30.i32.i32, i128 %p_Result_2, i30 %tmp_3, i32 96, i32 125"   --->   Operation 99 'partset' 'p_Result_3' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 100 [1/1] (1.74ns)   --->   "%write_ln174 = write void @_ssdm_op_Write.ap_fifo.volatile.i128P0A, i128 %bytePlanes1, i128 %p_Result_3" [D:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 100 'write' 'write_ln174' <Predicate = true> <Delay = 1.74> <CoreInst = "FIFO_BRAM">   --->   Core 79 'FIFO_BRAM' <Latency = 0> <II = 1> <Delay = 1.74> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 128> <Depth = 480> <FIFO>
ST_7 : Operation 101 [1/1] (0.42ns)   --->   "%store_ln966 = store i10 %r_V_11, i10 %r_V_13" [D:/zynqmp_cam_isp_demo/zynqmp_cam_isp_demo.runs/design_1_v_frm_wr_0_0_synth_1/prj/sol/.autopilot/db/v_frmbuf_wr.cpp:966]   --->   Operation 101 'store' 'store_ln966' <Predicate = true> <Delay = 0.42>
ST_7 : Operation 102 [1/1] (0.42ns)   --->   "%store_ln966 = store i10 %r_V_10, i10 %r_V_12" [D:/zynqmp_cam_isp_demo/zynqmp_cam_isp_demo.runs/design_1_v_frm_wr_0_0_synth_1/prj/sol/.autopilot/db/v_frmbuf_wr.cpp:966]   --->   Operation 102 'store' 'store_ln966' <Predicate = true> <Delay = 0.42>
ST_7 : Operation 103 [1/1] (0.00ns)   --->   "%store_ln966 = store i128 %p_Result_3, i128 %out_pix_V_7_out" [D:/zynqmp_cam_isp_demo/zynqmp_cam_isp_demo.runs/design_1_v_frm_wr_0_0_synth_1/prj/sol/.autopilot/db/v_frmbuf_wr.cpp:966]   --->   Operation 103 'store' 'store_ln966' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 104 [1/1] (0.00ns)   --->   "%br_ln966 = br void %for.body165" [D:/zynqmp_cam_isp_demo/zynqmp_cam_isp_demo.runs/design_1_v_frm_wr_0_0_synth_1/prj/sol/.autopilot/db/v_frmbuf_wr.cpp:966]   --->   Operation 104 'br' 'br_ln966' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ p_0_3_0_0_0_5159_lcssa185]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ p_0_0_0_0_0_5138_lcssa176]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ trunc_ln]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ bytePlanes1]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ cmp169_5]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ cmp169_4]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ cmp169_3]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ cmp169_2]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ cmp169_1]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ sub166_cast44]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ cmp169]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ img]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ p_0_3_0_0_0_5158_out]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
Port [ p_0_0_0_0_0_5137_out]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
Port [ out_pix_V_7_out]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=2; type=0; pingpong=0; private_global=0; IO mode=ap_ovld:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
x                              (alloca           ) [ 01000000]
r_V_12                         (alloca           ) [ 01111111]
r_V_13                         (alloca           ) [ 01111111]
cmp169_read                    (read             ) [ 00000000]
sub166_cast44_read             (read             ) [ 00000000]
cmp169_1_read                  (read             ) [ 00100000]
cmp169_2_read                  (read             ) [ 00110000]
cmp169_3_read                  (read             ) [ 00110000]
cmp169_4_read                  (read             ) [ 00110000]
cmp169_5_read                  (read             ) [ 00110000]
trunc_ln_read                  (read             ) [ 00000000]
p_0_0_0_0_0_5138_lcssa176_read (read             ) [ 00000000]
p_0_3_0_0_0_5159_lcssa185_read (read             ) [ 00000000]
sub166_cast44_cast             (sext             ) [ 00000000]
specmemcore_ln0                (specmemcore      ) [ 00000000]
specinterface_ln0              (specinterface    ) [ 00000000]
specinterface_ln0              (specinterface    ) [ 00000000]
store_ln0                      (store            ) [ 00000000]
store_ln0                      (store            ) [ 00000000]
store_ln0                      (store            ) [ 00000000]
br_ln0                         (br               ) [ 00000000]
x_1                            (load             ) [ 00000000]
icmp_ln966                     (icmp             ) [ 01111111]
x_2                            (add              ) [ 00000000]
br_ln966                       (br               ) [ 00000000]
zext_ln966                     (zext             ) [ 00000000]
cmp167                         (icmp             ) [ 00110000]
or_ln971                       (or               ) [ 01111111]
store_ln966                    (store            ) [ 00000000]
r_V_12_load                    (load             ) [ 00110000]
r_V_13_load                    (load             ) [ 00110000]
speclooptripcount_ln0          (speclooptripcount) [ 00000000]
specpipeline_ln967             (specpipeline     ) [ 00000000]
specloopname_ln960             (specloopname     ) [ 00000000]
br_ln971                       (br               ) [ 00110000]
img_read                       (read             ) [ 00000000]
trunc_ln145                    (trunc            ) [ 00110000]
trunc_ln145_3                  (partselect       ) [ 00110000]
br_ln972                       (br               ) [ 00110000]
or_ln971_1                     (or               ) [ 01011111]
r_V_1                          (phi              ) [ 01011111]
r_V                            (phi              ) [ 01011111]
br_ln971                       (br               ) [ 00011000]
img_read_1                     (read             ) [ 00000000]
trunc_ln145_1                  (trunc            ) [ 00011000]
trunc_ln145_7                  (partselect       ) [ 00011000]
br_ln972                       (br               ) [ 00011000]
or_ln971_2                     (or               ) [ 01001111]
or_ln971_3                     (or               ) [ 01001111]
or_ln971_4                     (or               ) [ 01001111]
or_ln971_5                     (or               ) [ 01001111]
r_V_3                          (phi              ) [ 01001111]
r_V_2                          (phi              ) [ 01001111]
br_ln971                       (br               ) [ 00001100]
img_read_2                     (read             ) [ 00000000]
trunc_ln145_2                  (trunc            ) [ 00001100]
trunc_ln145_s                  (partselect       ) [ 00001100]
br_ln972                       (br               ) [ 00001100]
r_V_5                          (phi              ) [ 01000111]
r_V_4                          (phi              ) [ 01000111]
br_ln971                       (br               ) [ 00000110]
img_read_3                     (read             ) [ 00000000]
trunc_ln145_4                  (trunc            ) [ 00000110]
trunc_ln145_5                  (partselect       ) [ 00000110]
br_ln972                       (br               ) [ 00000110]
r_V_7                          (phi              ) [ 01000011]
r_V_6                          (phi              ) [ 01000011]
br_ln971                       (br               ) [ 01000011]
img_read_4                     (read             ) [ 00000000]
trunc_ln145_6                  (trunc            ) [ 01000011]
trunc_ln145_8                  (partselect       ) [ 01000011]
br_ln972                       (br               ) [ 01000011]
r_V_9                          (phi              ) [ 01000001]
r_V_8                          (phi              ) [ 01000001]
br_ln971                       (br               ) [ 00000000]
img_read_5                     (read             ) [ 00000000]
trunc_ln145_9                  (trunc            ) [ 00000000]
trunc_ln145_10                 (partselect       ) [ 00000000]
br_ln972                       (br               ) [ 00000000]
r_V_11                         (phi              ) [ 00000000]
r_V_10                         (phi              ) [ 00000000]
out_pix_V_7_out_load           (load             ) [ 00000000]
tmp_s                          (bitconcatenate   ) [ 00000000]
p_Result_s                     (partset          ) [ 00000000]
tmp_1                          (bitconcatenate   ) [ 00000000]
p_Result_1                     (partset          ) [ 00000000]
tmp_2                          (bitconcatenate   ) [ 00000000]
p_Result_2                     (partset          ) [ 00000000]
tmp_3                          (bitconcatenate   ) [ 00000000]
p_Result_3                     (partset          ) [ 00000000]
write_ln174                    (write            ) [ 00000000]
store_ln966                    (store            ) [ 00000000]
store_ln966                    (store            ) [ 00000000]
store_ln966                    (store            ) [ 00000000]
br_ln966                       (br               ) [ 00000000]
store_ln0                      (store            ) [ 00000000]
store_ln0                      (store            ) [ 00000000]
ret_ln0                        (ret              ) [ 00000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="p_0_3_0_0_0_5159_lcssa185">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_0_3_0_0_0_5159_lcssa185"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="p_0_0_0_0_0_5138_lcssa176">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_0_0_0_0_0_5138_lcssa176"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="trunc_ln">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="trunc_ln"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="bytePlanes1">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="bytePlanes1"/></StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="cmp169_5">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="cmp169_5"/></StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="cmp169_4">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="cmp169_4"/></StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="cmp169_3">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="cmp169_3"/></StgValue>
</bind>
</comp>

<comp id="14" class="1000" name="cmp169_2">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="cmp169_2"/></StgValue>
</bind>
</comp>

<comp id="16" class="1000" name="cmp169_1">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="cmp169_1"/></StgValue>
</bind>
</comp>

<comp id="18" class="1000" name="sub166_cast44">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="sub166_cast44"/></StgValue>
</bind>
</comp>

<comp id="20" class="1000" name="cmp169">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="cmp169"/></StgValue>
</bind>
</comp>

<comp id="22" class="1000" name="img">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="img"/></StgValue>
</bind>
</comp>

<comp id="24" class="1000" name="p_0_3_0_0_0_5158_out">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_0_3_0_0_0_5158_out"/></StgValue>
</bind>
</comp>

<comp id="26" class="1000" name="p_0_0_0_0_0_5137_out">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_0_0_0_0_0_5137_out"/></StgValue>
</bind>
</comp>

<comp id="28" class="1000" name="out_pix_V_7_out">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="out_pix_V_7_out"/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i1"/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i12"/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i10"/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecMemCore"/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_1"/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_14"/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_9"/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_fifo.volatile.i60P0A"/></StgValue>
</bind>
</comp>

<comp id="76" class="1001" name="const_76">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i10.i60.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="78" class="1001" name="const_78">
<pin_list>
<pin id="79" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="80" class="1001" name="const_80">
<pin_list>
<pin id="81" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="82" class="1001" name="const_82">
<pin_list>
<pin id="83" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i30.i10.i10.i10"/></StgValue>
</bind>
</comp>

<comp id="84" class="1001" name="const_84">
<pin_list>
<pin id="85" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSet.i128.i128.i30.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="86" class="1001" name="const_86">
<pin_list>
<pin id="87" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="88" class="1001" name="const_88">
<pin_list>
<pin id="89" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="90" class="1001" name="const_90">
<pin_list>
<pin id="91" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="92" class="1001" name="const_92">
<pin_list>
<pin id="93" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="94" class="1001" name="const_94">
<pin_list>
<pin id="95" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="96" class="1001" name="const_96">
<pin_list>
<pin id="97" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="98" class="1001" name="const_98">
<pin_list>
<pin id="99" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="100" class="1001" name="const_100">
<pin_list>
<pin id="101" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.ap_fifo.volatile.i128P0A"/></StgValue>
</bind>
</comp>

<comp id="102" class="1004" name="x_fu_102">
<pin_list>
<pin id="103" dir="0" index="0" bw="1" slack="0"/>
<pin id="104" dir="1" index="1" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="x/1 "/>
</bind>
</comp>

<comp id="106" class="1004" name="r_V_12_fu_106">
<pin_list>
<pin id="107" dir="0" index="0" bw="1" slack="0"/>
<pin id="108" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="r_V_12/1 "/>
</bind>
</comp>

<comp id="110" class="1004" name="r_V_13_fu_110">
<pin_list>
<pin id="111" dir="0" index="0" bw="1" slack="0"/>
<pin id="112" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="r_V_13/1 "/>
</bind>
</comp>

<comp id="114" class="1004" name="cmp169_read_read_fu_114">
<pin_list>
<pin id="115" dir="0" index="0" bw="1" slack="0"/>
<pin id="116" dir="0" index="1" bw="1" slack="0"/>
<pin id="117" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="cmp169_read/1 "/>
</bind>
</comp>

<comp id="120" class="1004" name="sub166_cast44_read_read_fu_120">
<pin_list>
<pin id="121" dir="0" index="0" bw="12" slack="0"/>
<pin id="122" dir="0" index="1" bw="12" slack="0"/>
<pin id="123" dir="1" index="2" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="sub166_cast44_read/1 "/>
</bind>
</comp>

<comp id="126" class="1004" name="cmp169_1_read_read_fu_126">
<pin_list>
<pin id="127" dir="0" index="0" bw="1" slack="0"/>
<pin id="128" dir="0" index="1" bw="1" slack="0"/>
<pin id="129" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="cmp169_1_read/1 "/>
</bind>
</comp>

<comp id="132" class="1004" name="cmp169_2_read_read_fu_132">
<pin_list>
<pin id="133" dir="0" index="0" bw="1" slack="0"/>
<pin id="134" dir="0" index="1" bw="1" slack="0"/>
<pin id="135" dir="1" index="2" bw="1" slack="2"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="cmp169_2_read/1 "/>
</bind>
</comp>

<comp id="138" class="1004" name="cmp169_3_read_read_fu_138">
<pin_list>
<pin id="139" dir="0" index="0" bw="1" slack="0"/>
<pin id="140" dir="0" index="1" bw="1" slack="0"/>
<pin id="141" dir="1" index="2" bw="1" slack="2"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="cmp169_3_read/1 "/>
</bind>
</comp>

<comp id="144" class="1004" name="cmp169_4_read_read_fu_144">
<pin_list>
<pin id="145" dir="0" index="0" bw="1" slack="0"/>
<pin id="146" dir="0" index="1" bw="1" slack="0"/>
<pin id="147" dir="1" index="2" bw="1" slack="2"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="cmp169_4_read/1 "/>
</bind>
</comp>

<comp id="150" class="1004" name="cmp169_5_read_read_fu_150">
<pin_list>
<pin id="151" dir="0" index="0" bw="1" slack="0"/>
<pin id="152" dir="0" index="1" bw="1" slack="0"/>
<pin id="153" dir="1" index="2" bw="1" slack="2"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="cmp169_5_read/1 "/>
</bind>
</comp>

<comp id="156" class="1004" name="trunc_ln_read_read_fu_156">
<pin_list>
<pin id="157" dir="0" index="0" bw="12" slack="0"/>
<pin id="158" dir="0" index="1" bw="12" slack="0"/>
<pin id="159" dir="1" index="2" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="trunc_ln_read/1 "/>
</bind>
</comp>

<comp id="162" class="1004" name="p_0_0_0_0_0_5138_lcssa176_read_read_fu_162">
<pin_list>
<pin id="163" dir="0" index="0" bw="10" slack="0"/>
<pin id="164" dir="0" index="1" bw="10" slack="0"/>
<pin id="165" dir="1" index="2" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="p_0_0_0_0_0_5138_lcssa176_read/1 "/>
</bind>
</comp>

<comp id="168" class="1004" name="p_0_3_0_0_0_5159_lcssa185_read_read_fu_168">
<pin_list>
<pin id="169" dir="0" index="0" bw="10" slack="0"/>
<pin id="170" dir="0" index="1" bw="10" slack="0"/>
<pin id="171" dir="1" index="2" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="p_0_3_0_0_0_5159_lcssa185_read/1 "/>
</bind>
</comp>

<comp id="174" class="1004" name="grp_read_fu_174">
<pin_list>
<pin id="175" dir="0" index="0" bw="60" slack="0"/>
<pin id="176" dir="0" index="1" bw="60" slack="0"/>
<pin id="177" dir="1" index="2" bw="60" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="img_read/2 img_read_1/3 img_read_2/4 img_read_3/5 img_read_4/6 img_read_5/7 "/>
</bind>
</comp>

<comp id="180" class="1004" name="write_ln174_write_fu_180">
<pin_list>
<pin id="181" dir="0" index="0" bw="0" slack="0"/>
<pin id="182" dir="0" index="1" bw="128" slack="0"/>
<pin id="183" dir="0" index="2" bw="128" slack="0"/>
<pin id="184" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln174/7 "/>
</bind>
</comp>

<comp id="187" class="1005" name="r_V_1_reg_187">
<pin_list>
<pin id="188" dir="0" index="0" bw="10" slack="1"/>
<pin id="189" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="r_V_1 (phireg) "/>
</bind>
</comp>

<comp id="190" class="1004" name="r_V_1_phi_fu_190">
<pin_list>
<pin id="191" dir="0" index="0" bw="10" slack="1"/>
<pin id="192" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="193" dir="0" index="2" bw="10" slack="1"/>
<pin id="194" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="195" dir="1" index="4" bw="10" slack="1"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="r_V_1/3 "/>
</bind>
</comp>

<comp id="197" class="1005" name="r_V_reg_197">
<pin_list>
<pin id="198" dir="0" index="0" bw="10" slack="1"/>
<pin id="199" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="r_V (phireg) "/>
</bind>
</comp>

<comp id="200" class="1004" name="r_V_phi_fu_200">
<pin_list>
<pin id="201" dir="0" index="0" bw="10" slack="1"/>
<pin id="202" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="203" dir="0" index="2" bw="10" slack="1"/>
<pin id="204" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="205" dir="1" index="4" bw="10" slack="1"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="r_V/3 "/>
</bind>
</comp>

<comp id="207" class="1005" name="r_V_3_reg_207">
<pin_list>
<pin id="208" dir="0" index="0" bw="10" slack="1"/>
<pin id="209" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="r_V_3 (phireg) "/>
</bind>
</comp>

<comp id="210" class="1004" name="r_V_3_phi_fu_210">
<pin_list>
<pin id="211" dir="0" index="0" bw="10" slack="1"/>
<pin id="212" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="213" dir="0" index="2" bw="10" slack="1"/>
<pin id="214" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="215" dir="1" index="4" bw="10" slack="1"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="r_V_3/4 "/>
</bind>
</comp>

<comp id="218" class="1005" name="r_V_2_reg_218">
<pin_list>
<pin id="219" dir="0" index="0" bw="10" slack="1"/>
<pin id="220" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="r_V_2 (phireg) "/>
</bind>
</comp>

<comp id="221" class="1004" name="r_V_2_phi_fu_221">
<pin_list>
<pin id="222" dir="0" index="0" bw="10" slack="1"/>
<pin id="223" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="224" dir="0" index="2" bw="10" slack="1"/>
<pin id="225" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="226" dir="1" index="4" bw="10" slack="1"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="r_V_2/4 "/>
</bind>
</comp>

<comp id="229" class="1005" name="r_V_5_reg_229">
<pin_list>
<pin id="230" dir="0" index="0" bw="10" slack="1"/>
<pin id="231" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="r_V_5 (phireg) "/>
</bind>
</comp>

<comp id="232" class="1004" name="r_V_5_phi_fu_232">
<pin_list>
<pin id="233" dir="0" index="0" bw="10" slack="1"/>
<pin id="234" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="235" dir="0" index="2" bw="10" slack="1"/>
<pin id="236" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="237" dir="1" index="4" bw="10" slack="1"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="r_V_5/5 "/>
</bind>
</comp>

<comp id="240" class="1005" name="r_V_4_reg_240">
<pin_list>
<pin id="241" dir="0" index="0" bw="10" slack="1"/>
<pin id="242" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="r_V_4 (phireg) "/>
</bind>
</comp>

<comp id="243" class="1004" name="r_V_4_phi_fu_243">
<pin_list>
<pin id="244" dir="0" index="0" bw="10" slack="1"/>
<pin id="245" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="246" dir="0" index="2" bw="10" slack="1"/>
<pin id="247" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="248" dir="1" index="4" bw="10" slack="1"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="r_V_4/5 "/>
</bind>
</comp>

<comp id="251" class="1005" name="r_V_7_reg_251">
<pin_list>
<pin id="252" dir="0" index="0" bw="10" slack="1"/>
<pin id="253" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="r_V_7 (phireg) "/>
</bind>
</comp>

<comp id="254" class="1004" name="r_V_7_phi_fu_254">
<pin_list>
<pin id="255" dir="0" index="0" bw="10" slack="1"/>
<pin id="256" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="257" dir="0" index="2" bw="10" slack="1"/>
<pin id="258" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="259" dir="1" index="4" bw="10" slack="1"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="r_V_7/6 "/>
</bind>
</comp>

<comp id="262" class="1005" name="r_V_6_reg_262">
<pin_list>
<pin id="263" dir="0" index="0" bw="10" slack="1"/>
<pin id="264" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="r_V_6 (phireg) "/>
</bind>
</comp>

<comp id="265" class="1004" name="r_V_6_phi_fu_265">
<pin_list>
<pin id="266" dir="0" index="0" bw="10" slack="1"/>
<pin id="267" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="268" dir="0" index="2" bw="10" slack="1"/>
<pin id="269" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="270" dir="1" index="4" bw="10" slack="1"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="r_V_6/6 "/>
</bind>
</comp>

<comp id="273" class="1005" name="r_V_9_reg_273">
<pin_list>
<pin id="274" dir="0" index="0" bw="10" slack="2147483647"/>
<pin id="275" dir="1" index="1" bw="10" slack="2147483647"/>
</pin_list>
<bind>
<opset="r_V_9 (phireg) "/>
</bind>
</comp>

<comp id="276" class="1004" name="r_V_9_phi_fu_276">
<pin_list>
<pin id="277" dir="0" index="0" bw="10" slack="1"/>
<pin id="278" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="279" dir="0" index="2" bw="10" slack="1"/>
<pin id="280" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="281" dir="1" index="4" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="r_V_9/7 "/>
</bind>
</comp>

<comp id="283" class="1005" name="r_V_8_reg_283">
<pin_list>
<pin id="284" dir="0" index="0" bw="10" slack="2147483647"/>
<pin id="285" dir="1" index="1" bw="10" slack="2147483647"/>
</pin_list>
<bind>
<opset="r_V_8 (phireg) "/>
</bind>
</comp>

<comp id="286" class="1004" name="r_V_8_phi_fu_286">
<pin_list>
<pin id="287" dir="0" index="0" bw="10" slack="1"/>
<pin id="288" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="289" dir="0" index="2" bw="10" slack="1"/>
<pin id="290" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="291" dir="1" index="4" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="r_V_8/7 "/>
</bind>
</comp>

<comp id="293" class="1005" name="r_V_11_reg_293">
<pin_list>
<pin id="294" dir="0" index="0" bw="10" slack="2147483647"/>
<pin id="295" dir="1" index="1" bw="10" slack="2147483647"/>
</pin_list>
<bind>
<opset="r_V_11 (phireg) "/>
</bind>
</comp>

<comp id="296" class="1004" name="r_V_11_phi_fu_296">
<pin_list>
<pin id="297" dir="0" index="0" bw="10" slack="0"/>
<pin id="298" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="299" dir="0" index="2" bw="10" slack="0"/>
<pin id="300" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="301" dir="1" index="4" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="r_V_11/7 "/>
</bind>
</comp>

<comp id="303" class="1005" name="r_V_10_reg_303">
<pin_list>
<pin id="304" dir="0" index="0" bw="10" slack="2147483647"/>
<pin id="305" dir="1" index="1" bw="10" slack="2147483647"/>
</pin_list>
<bind>
<opset="r_V_10 (phireg) "/>
</bind>
</comp>

<comp id="306" class="1004" name="r_V_10_phi_fu_306">
<pin_list>
<pin id="307" dir="0" index="0" bw="10" slack="0"/>
<pin id="308" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="309" dir="0" index="2" bw="10" slack="0"/>
<pin id="310" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="311" dir="1" index="4" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="r_V_10/7 "/>
</bind>
</comp>

<comp id="313" class="1004" name="grp_fu_313">
<pin_list>
<pin id="314" dir="0" index="0" bw="10" slack="0"/>
<pin id="315" dir="0" index="1" bw="60" slack="0"/>
<pin id="316" dir="0" index="2" bw="6" slack="0"/>
<pin id="317" dir="0" index="3" bw="7" slack="0"/>
<pin id="318" dir="1" index="4" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln145_3/2 trunc_ln145_7/3 trunc_ln145_s/4 trunc_ln145_5/5 trunc_ln145_8/6 trunc_ln145_10/7 "/>
</bind>
</comp>

<comp id="324" class="1005" name="reg_324">
<pin_list>
<pin id="325" dir="0" index="0" bw="10" slack="1"/>
<pin id="326" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln145_3 trunc_ln145_s trunc_ln145_8 "/>
</bind>
</comp>

<comp id="331" class="1005" name="reg_331">
<pin_list>
<pin id="332" dir="0" index="0" bw="10" slack="1"/>
<pin id="333" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln145_7 trunc_ln145_5 "/>
</bind>
</comp>

<comp id="337" class="1004" name="sub166_cast44_cast_fu_337">
<pin_list>
<pin id="338" dir="0" index="0" bw="12" slack="0"/>
<pin id="339" dir="1" index="1" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sub166_cast44_cast/1 "/>
</bind>
</comp>

<comp id="341" class="1004" name="store_ln0_store_fu_341">
<pin_list>
<pin id="342" dir="0" index="0" bw="10" slack="0"/>
<pin id="343" dir="0" index="1" bw="10" slack="0"/>
<pin id="344" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="346" class="1004" name="store_ln0_store_fu_346">
<pin_list>
<pin id="347" dir="0" index="0" bw="10" slack="0"/>
<pin id="348" dir="0" index="1" bw="10" slack="0"/>
<pin id="349" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="351" class="1004" name="store_ln0_store_fu_351">
<pin_list>
<pin id="352" dir="0" index="0" bw="1" slack="0"/>
<pin id="353" dir="0" index="1" bw="12" slack="0"/>
<pin id="354" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="356" class="1004" name="x_1_load_fu_356">
<pin_list>
<pin id="357" dir="0" index="0" bw="12" slack="0"/>
<pin id="358" dir="1" index="1" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="x_1/1 "/>
</bind>
</comp>

<comp id="359" class="1004" name="icmp_ln966_fu_359">
<pin_list>
<pin id="360" dir="0" index="0" bw="12" slack="0"/>
<pin id="361" dir="0" index="1" bw="12" slack="0"/>
<pin id="362" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln966/1 "/>
</bind>
</comp>

<comp id="365" class="1004" name="x_2_fu_365">
<pin_list>
<pin id="366" dir="0" index="0" bw="12" slack="0"/>
<pin id="367" dir="0" index="1" bw="1" slack="0"/>
<pin id="368" dir="1" index="2" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="x_2/1 "/>
</bind>
</comp>

<comp id="371" class="1004" name="zext_ln966_fu_371">
<pin_list>
<pin id="372" dir="0" index="0" bw="12" slack="0"/>
<pin id="373" dir="1" index="1" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln966/1 "/>
</bind>
</comp>

<comp id="375" class="1004" name="cmp167_fu_375">
<pin_list>
<pin id="376" dir="0" index="0" bw="12" slack="0"/>
<pin id="377" dir="0" index="1" bw="12" slack="0"/>
<pin id="378" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="cmp167/1 "/>
</bind>
</comp>

<comp id="381" class="1004" name="or_ln971_fu_381">
<pin_list>
<pin id="382" dir="0" index="0" bw="1" slack="0"/>
<pin id="383" dir="0" index="1" bw="1" slack="0"/>
<pin id="384" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln971/1 "/>
</bind>
</comp>

<comp id="387" class="1004" name="store_ln966_store_fu_387">
<pin_list>
<pin id="388" dir="0" index="0" bw="12" slack="0"/>
<pin id="389" dir="0" index="1" bw="12" slack="0"/>
<pin id="390" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln966/1 "/>
</bind>
</comp>

<comp id="392" class="1004" name="r_V_12_load_load_fu_392">
<pin_list>
<pin id="393" dir="0" index="0" bw="10" slack="1"/>
<pin id="394" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="r_V_12_load/2 "/>
</bind>
</comp>

<comp id="395" class="1004" name="r_V_13_load_load_fu_395">
<pin_list>
<pin id="396" dir="0" index="0" bw="10" slack="1"/>
<pin id="397" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="r_V_13_load/2 "/>
</bind>
</comp>

<comp id="398" class="1004" name="trunc_ln145_fu_398">
<pin_list>
<pin id="399" dir="0" index="0" bw="60" slack="0"/>
<pin id="400" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln145/2 "/>
</bind>
</comp>

<comp id="402" class="1004" name="or_ln971_1_fu_402">
<pin_list>
<pin id="403" dir="0" index="0" bw="1" slack="1"/>
<pin id="404" dir="0" index="1" bw="1" slack="1"/>
<pin id="405" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln971_1/2 "/>
</bind>
</comp>

<comp id="406" class="1004" name="trunc_ln145_1_fu_406">
<pin_list>
<pin id="407" dir="0" index="0" bw="60" slack="0"/>
<pin id="408" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln145_1/3 "/>
</bind>
</comp>

<comp id="410" class="1004" name="or_ln971_2_fu_410">
<pin_list>
<pin id="411" dir="0" index="0" bw="1" slack="2"/>
<pin id="412" dir="0" index="1" bw="1" slack="2"/>
<pin id="413" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln971_2/3 "/>
</bind>
</comp>

<comp id="414" class="1004" name="or_ln971_3_fu_414">
<pin_list>
<pin id="415" dir="0" index="0" bw="1" slack="2"/>
<pin id="416" dir="0" index="1" bw="1" slack="2"/>
<pin id="417" dir="1" index="2" bw="1" slack="2"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln971_3/3 "/>
</bind>
</comp>

<comp id="418" class="1004" name="or_ln971_4_fu_418">
<pin_list>
<pin id="419" dir="0" index="0" bw="1" slack="2"/>
<pin id="420" dir="0" index="1" bw="1" slack="2"/>
<pin id="421" dir="1" index="2" bw="1" slack="3"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln971_4/3 "/>
</bind>
</comp>

<comp id="422" class="1004" name="or_ln971_5_fu_422">
<pin_list>
<pin id="423" dir="0" index="0" bw="1" slack="2"/>
<pin id="424" dir="0" index="1" bw="1" slack="2"/>
<pin id="425" dir="1" index="2" bw="1" slack="4"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln971_5/3 "/>
</bind>
</comp>

<comp id="426" class="1004" name="trunc_ln145_2_fu_426">
<pin_list>
<pin id="427" dir="0" index="0" bw="60" slack="0"/>
<pin id="428" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln145_2/4 "/>
</bind>
</comp>

<comp id="430" class="1004" name="trunc_ln145_4_fu_430">
<pin_list>
<pin id="431" dir="0" index="0" bw="60" slack="0"/>
<pin id="432" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln145_4/5 "/>
</bind>
</comp>

<comp id="434" class="1004" name="trunc_ln145_6_fu_434">
<pin_list>
<pin id="435" dir="0" index="0" bw="60" slack="0"/>
<pin id="436" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln145_6/6 "/>
</bind>
</comp>

<comp id="438" class="1004" name="trunc_ln145_9_fu_438">
<pin_list>
<pin id="439" dir="0" index="0" bw="60" slack="0"/>
<pin id="440" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln145_9/7 "/>
</bind>
</comp>

<comp id="443" class="1004" name="out_pix_V_7_out_load_load_fu_443">
<pin_list>
<pin id="444" dir="0" index="0" bw="128" slack="0"/>
<pin id="445" dir="1" index="1" bw="128" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="out_pix_V_7_out_load/7 "/>
</bind>
</comp>

<comp id="447" class="1004" name="tmp_s_fu_447">
<pin_list>
<pin id="448" dir="0" index="0" bw="30" slack="0"/>
<pin id="449" dir="0" index="1" bw="10" slack="3"/>
<pin id="450" dir="0" index="2" bw="10" slack="4"/>
<pin id="451" dir="0" index="3" bw="10" slack="4"/>
<pin id="452" dir="1" index="4" bw="30" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_s/7 "/>
</bind>
</comp>

<comp id="457" class="1004" name="p_Result_s_fu_457">
<pin_list>
<pin id="458" dir="0" index="0" bw="128" slack="0"/>
<pin id="459" dir="0" index="1" bw="128" slack="0"/>
<pin id="460" dir="0" index="2" bw="30" slack="0"/>
<pin id="461" dir="0" index="3" bw="1" slack="0"/>
<pin id="462" dir="0" index="4" bw="6" slack="0"/>
<pin id="463" dir="1" index="5" bw="128" slack="0"/>
</pin_list>
<bind>
<opcode="partset(1003) " fcode="partset"/>
<opset="p_Result_s/7 "/>
</bind>
</comp>

<comp id="469" class="1004" name="tmp_1_fu_469">
<pin_list>
<pin id="470" dir="0" index="0" bw="30" slack="0"/>
<pin id="471" dir="0" index="1" bw="10" slack="2"/>
<pin id="472" dir="0" index="2" bw="10" slack="2"/>
<pin id="473" dir="0" index="3" bw="10" slack="3"/>
<pin id="474" dir="1" index="4" bw="30" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_1/7 "/>
</bind>
</comp>

<comp id="479" class="1004" name="p_Result_1_fu_479">
<pin_list>
<pin id="480" dir="0" index="0" bw="128" slack="0"/>
<pin id="481" dir="0" index="1" bw="128" slack="0"/>
<pin id="482" dir="0" index="2" bw="30" slack="0"/>
<pin id="483" dir="0" index="3" bw="7" slack="0"/>
<pin id="484" dir="0" index="4" bw="7" slack="0"/>
<pin id="485" dir="1" index="5" bw="128" slack="0"/>
</pin_list>
<bind>
<opcode="partset(1003) " fcode="partset"/>
<opset="p_Result_1/7 "/>
</bind>
</comp>

<comp id="491" class="1004" name="tmp_2_fu_491">
<pin_list>
<pin id="492" dir="0" index="0" bw="30" slack="0"/>
<pin id="493" dir="0" index="1" bw="10" slack="0"/>
<pin id="494" dir="0" index="2" bw="10" slack="1"/>
<pin id="495" dir="0" index="3" bw="10" slack="1"/>
<pin id="496" dir="1" index="4" bw="30" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_2/7 "/>
</bind>
</comp>

<comp id="501" class="1004" name="p_Result_2_fu_501">
<pin_list>
<pin id="502" dir="0" index="0" bw="128" slack="0"/>
<pin id="503" dir="0" index="1" bw="128" slack="0"/>
<pin id="504" dir="0" index="2" bw="30" slack="0"/>
<pin id="505" dir="0" index="3" bw="8" slack="0"/>
<pin id="506" dir="0" index="4" bw="8" slack="0"/>
<pin id="507" dir="1" index="5" bw="128" slack="0"/>
</pin_list>
<bind>
<opcode="partset(1003) " fcode="partset"/>
<opset="p_Result_2/7 "/>
</bind>
</comp>

<comp id="513" class="1004" name="tmp_3_fu_513">
<pin_list>
<pin id="514" dir="0" index="0" bw="30" slack="0"/>
<pin id="515" dir="0" index="1" bw="10" slack="0"/>
<pin id="516" dir="0" index="2" bw="10" slack="0"/>
<pin id="517" dir="0" index="3" bw="10" slack="0"/>
<pin id="518" dir="1" index="4" bw="30" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_3/7 "/>
</bind>
</comp>

<comp id="523" class="1004" name="p_Result_3_fu_523">
<pin_list>
<pin id="524" dir="0" index="0" bw="128" slack="0"/>
<pin id="525" dir="0" index="1" bw="128" slack="0"/>
<pin id="526" dir="0" index="2" bw="30" slack="0"/>
<pin id="527" dir="0" index="3" bw="8" slack="0"/>
<pin id="528" dir="0" index="4" bw="8" slack="0"/>
<pin id="529" dir="1" index="5" bw="128" slack="0"/>
</pin_list>
<bind>
<opcode="partset(1003) " fcode="partset"/>
<opset="p_Result_3/7 "/>
</bind>
</comp>

<comp id="536" class="1004" name="store_ln966_store_fu_536">
<pin_list>
<pin id="537" dir="0" index="0" bw="10" slack="0"/>
<pin id="538" dir="0" index="1" bw="10" slack="6"/>
<pin id="539" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln966/7 "/>
</bind>
</comp>

<comp id="541" class="1004" name="store_ln966_store_fu_541">
<pin_list>
<pin id="542" dir="0" index="0" bw="10" slack="0"/>
<pin id="543" dir="0" index="1" bw="10" slack="6"/>
<pin id="544" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln966/7 "/>
</bind>
</comp>

<comp id="546" class="1004" name="store_ln966_store_fu_546">
<pin_list>
<pin id="547" dir="0" index="0" bw="128" slack="0"/>
<pin id="548" dir="0" index="1" bw="128" slack="0"/>
<pin id="549" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln966/7 "/>
</bind>
</comp>

<comp id="552" class="1004" name="store_ln0_store_fu_552">
<pin_list>
<pin id="553" dir="0" index="0" bw="10" slack="0"/>
<pin id="554" dir="0" index="1" bw="10" slack="0"/>
<pin id="555" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/2 "/>
</bind>
</comp>

<comp id="558" class="1004" name="store_ln0_store_fu_558">
<pin_list>
<pin id="559" dir="0" index="0" bw="10" slack="0"/>
<pin id="560" dir="0" index="1" bw="10" slack="0"/>
<pin id="561" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/2 "/>
</bind>
</comp>

<comp id="564" class="1005" name="x_reg_564">
<pin_list>
<pin id="565" dir="0" index="0" bw="12" slack="0"/>
<pin id="566" dir="1" index="1" bw="12" slack="0"/>
</pin_list>
<bind>
<opset="x "/>
</bind>
</comp>

<comp id="571" class="1005" name="r_V_12_reg_571">
<pin_list>
<pin id="572" dir="0" index="0" bw="10" slack="0"/>
<pin id="573" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opset="r_V_12 "/>
</bind>
</comp>

<comp id="578" class="1005" name="r_V_13_reg_578">
<pin_list>
<pin id="579" dir="0" index="0" bw="10" slack="0"/>
<pin id="580" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opset="r_V_13 "/>
</bind>
</comp>

<comp id="585" class="1005" name="cmp169_1_read_reg_585">
<pin_list>
<pin id="586" dir="0" index="0" bw="1" slack="1"/>
<pin id="587" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="cmp169_1_read "/>
</bind>
</comp>

<comp id="590" class="1005" name="cmp169_2_read_reg_590">
<pin_list>
<pin id="591" dir="0" index="0" bw="1" slack="2"/>
<pin id="592" dir="1" index="1" bw="1" slack="2"/>
</pin_list>
<bind>
<opset="cmp169_2_read "/>
</bind>
</comp>

<comp id="595" class="1005" name="cmp169_3_read_reg_595">
<pin_list>
<pin id="596" dir="0" index="0" bw="1" slack="2"/>
<pin id="597" dir="1" index="1" bw="1" slack="2"/>
</pin_list>
<bind>
<opset="cmp169_3_read "/>
</bind>
</comp>

<comp id="600" class="1005" name="cmp169_4_read_reg_600">
<pin_list>
<pin id="601" dir="0" index="0" bw="1" slack="2"/>
<pin id="602" dir="1" index="1" bw="1" slack="2"/>
</pin_list>
<bind>
<opset="cmp169_4_read "/>
</bind>
</comp>

<comp id="605" class="1005" name="cmp169_5_read_reg_605">
<pin_list>
<pin id="606" dir="0" index="0" bw="1" slack="2"/>
<pin id="607" dir="1" index="1" bw="1" slack="2"/>
</pin_list>
<bind>
<opset="cmp169_5_read "/>
</bind>
</comp>

<comp id="610" class="1005" name="icmp_ln966_reg_610">
<pin_list>
<pin id="611" dir="0" index="0" bw="1" slack="1"/>
<pin id="612" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln966 "/>
</bind>
</comp>

<comp id="614" class="1005" name="cmp167_reg_614">
<pin_list>
<pin id="615" dir="0" index="0" bw="1" slack="1"/>
<pin id="616" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="cmp167 "/>
</bind>
</comp>

<comp id="623" class="1005" name="or_ln971_reg_623">
<pin_list>
<pin id="624" dir="0" index="0" bw="1" slack="1"/>
<pin id="625" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="or_ln971 "/>
</bind>
</comp>

<comp id="627" class="1005" name="r_V_12_load_reg_627">
<pin_list>
<pin id="628" dir="0" index="0" bw="10" slack="1"/>
<pin id="629" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="r_V_12_load "/>
</bind>
</comp>

<comp id="632" class="1005" name="r_V_13_load_reg_632">
<pin_list>
<pin id="633" dir="0" index="0" bw="10" slack="1"/>
<pin id="634" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="r_V_13_load "/>
</bind>
</comp>

<comp id="637" class="1005" name="trunc_ln145_reg_637">
<pin_list>
<pin id="638" dir="0" index="0" bw="10" slack="1"/>
<pin id="639" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln145 "/>
</bind>
</comp>

<comp id="642" class="1005" name="or_ln971_1_reg_642">
<pin_list>
<pin id="643" dir="0" index="0" bw="1" slack="1"/>
<pin id="644" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="or_ln971_1 "/>
</bind>
</comp>

<comp id="646" class="1005" name="trunc_ln145_1_reg_646">
<pin_list>
<pin id="647" dir="0" index="0" bw="10" slack="1"/>
<pin id="648" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln145_1 "/>
</bind>
</comp>

<comp id="651" class="1005" name="or_ln971_2_reg_651">
<pin_list>
<pin id="652" dir="0" index="0" bw="1" slack="1"/>
<pin id="653" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="or_ln971_2 "/>
</bind>
</comp>

<comp id="655" class="1005" name="or_ln971_3_reg_655">
<pin_list>
<pin id="656" dir="0" index="0" bw="1" slack="2"/>
<pin id="657" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="or_ln971_3 "/>
</bind>
</comp>

<comp id="659" class="1005" name="or_ln971_4_reg_659">
<pin_list>
<pin id="660" dir="0" index="0" bw="1" slack="3"/>
<pin id="661" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="or_ln971_4 "/>
</bind>
</comp>

<comp id="663" class="1005" name="or_ln971_5_reg_663">
<pin_list>
<pin id="664" dir="0" index="0" bw="1" slack="4"/>
<pin id="665" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="or_ln971_5 "/>
</bind>
</comp>

<comp id="667" class="1005" name="trunc_ln145_2_reg_667">
<pin_list>
<pin id="668" dir="0" index="0" bw="10" slack="1"/>
<pin id="669" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln145_2 "/>
</bind>
</comp>

<comp id="672" class="1005" name="trunc_ln145_4_reg_672">
<pin_list>
<pin id="673" dir="0" index="0" bw="10" slack="1"/>
<pin id="674" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln145_4 "/>
</bind>
</comp>

<comp id="677" class="1005" name="trunc_ln145_6_reg_677">
<pin_list>
<pin id="678" dir="0" index="0" bw="10" slack="1"/>
<pin id="679" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln145_6 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="105"><net_src comp="30" pin="0"/><net_sink comp="102" pin=0"/></net>

<net id="109"><net_src comp="30" pin="0"/><net_sink comp="106" pin=0"/></net>

<net id="113"><net_src comp="30" pin="0"/><net_sink comp="110" pin=0"/></net>

<net id="118"><net_src comp="32" pin="0"/><net_sink comp="114" pin=0"/></net>

<net id="119"><net_src comp="20" pin="0"/><net_sink comp="114" pin=1"/></net>

<net id="124"><net_src comp="34" pin="0"/><net_sink comp="120" pin=0"/></net>

<net id="125"><net_src comp="18" pin="0"/><net_sink comp="120" pin=1"/></net>

<net id="130"><net_src comp="32" pin="0"/><net_sink comp="126" pin=0"/></net>

<net id="131"><net_src comp="16" pin="0"/><net_sink comp="126" pin=1"/></net>

<net id="136"><net_src comp="32" pin="0"/><net_sink comp="132" pin=0"/></net>

<net id="137"><net_src comp="14" pin="0"/><net_sink comp="132" pin=1"/></net>

<net id="142"><net_src comp="32" pin="0"/><net_sink comp="138" pin=0"/></net>

<net id="143"><net_src comp="12" pin="0"/><net_sink comp="138" pin=1"/></net>

<net id="148"><net_src comp="32" pin="0"/><net_sink comp="144" pin=0"/></net>

<net id="149"><net_src comp="10" pin="0"/><net_sink comp="144" pin=1"/></net>

<net id="154"><net_src comp="32" pin="0"/><net_sink comp="150" pin=0"/></net>

<net id="155"><net_src comp="8" pin="0"/><net_sink comp="150" pin=1"/></net>

<net id="160"><net_src comp="34" pin="0"/><net_sink comp="156" pin=0"/></net>

<net id="161"><net_src comp="4" pin="0"/><net_sink comp="156" pin=1"/></net>

<net id="166"><net_src comp="36" pin="0"/><net_sink comp="162" pin=0"/></net>

<net id="167"><net_src comp="2" pin="0"/><net_sink comp="162" pin=1"/></net>

<net id="172"><net_src comp="36" pin="0"/><net_sink comp="168" pin=0"/></net>

<net id="173"><net_src comp="0" pin="0"/><net_sink comp="168" pin=1"/></net>

<net id="178"><net_src comp="74" pin="0"/><net_sink comp="174" pin=0"/></net>

<net id="179"><net_src comp="22" pin="0"/><net_sink comp="174" pin=1"/></net>

<net id="185"><net_src comp="100" pin="0"/><net_sink comp="180" pin=0"/></net>

<net id="186"><net_src comp="6" pin="0"/><net_sink comp="180" pin=1"/></net>

<net id="196"><net_src comp="190" pin="4"/><net_sink comp="187" pin=0"/></net>

<net id="206"><net_src comp="200" pin="4"/><net_sink comp="197" pin=0"/></net>

<net id="216"><net_src comp="187" pin="1"/><net_sink comp="210" pin=2"/></net>

<net id="217"><net_src comp="210" pin="4"/><net_sink comp="207" pin=0"/></net>

<net id="227"><net_src comp="197" pin="1"/><net_sink comp="221" pin=2"/></net>

<net id="228"><net_src comp="221" pin="4"/><net_sink comp="218" pin=0"/></net>

<net id="238"><net_src comp="207" pin="1"/><net_sink comp="232" pin=2"/></net>

<net id="239"><net_src comp="232" pin="4"/><net_sink comp="229" pin=0"/></net>

<net id="249"><net_src comp="218" pin="1"/><net_sink comp="243" pin=2"/></net>

<net id="250"><net_src comp="243" pin="4"/><net_sink comp="240" pin=0"/></net>

<net id="260"><net_src comp="229" pin="1"/><net_sink comp="254" pin=2"/></net>

<net id="261"><net_src comp="254" pin="4"/><net_sink comp="251" pin=0"/></net>

<net id="271"><net_src comp="240" pin="1"/><net_sink comp="265" pin=2"/></net>

<net id="272"><net_src comp="265" pin="4"/><net_sink comp="262" pin=0"/></net>

<net id="282"><net_src comp="251" pin="1"/><net_sink comp="276" pin=2"/></net>

<net id="292"><net_src comp="262" pin="1"/><net_sink comp="286" pin=2"/></net>

<net id="302"><net_src comp="276" pin="4"/><net_sink comp="296" pin=2"/></net>

<net id="312"><net_src comp="286" pin="4"/><net_sink comp="306" pin=2"/></net>

<net id="319"><net_src comp="76" pin="0"/><net_sink comp="313" pin=0"/></net>

<net id="320"><net_src comp="174" pin="2"/><net_sink comp="313" pin=1"/></net>

<net id="321"><net_src comp="78" pin="0"/><net_sink comp="313" pin=2"/></net>

<net id="322"><net_src comp="80" pin="0"/><net_sink comp="313" pin=3"/></net>

<net id="323"><net_src comp="313" pin="4"/><net_sink comp="296" pin=0"/></net>

<net id="327"><net_src comp="313" pin="4"/><net_sink comp="324" pin=0"/></net>

<net id="328"><net_src comp="324" pin="1"/><net_sink comp="190" pin=0"/></net>

<net id="329"><net_src comp="324" pin="1"/><net_sink comp="232" pin=0"/></net>

<net id="330"><net_src comp="324" pin="1"/><net_sink comp="276" pin=0"/></net>

<net id="334"><net_src comp="313" pin="4"/><net_sink comp="331" pin=0"/></net>

<net id="335"><net_src comp="331" pin="1"/><net_sink comp="210" pin=0"/></net>

<net id="336"><net_src comp="331" pin="1"/><net_sink comp="254" pin=0"/></net>

<net id="340"><net_src comp="120" pin="2"/><net_sink comp="337" pin=0"/></net>

<net id="345"><net_src comp="168" pin="2"/><net_sink comp="341" pin=0"/></net>

<net id="350"><net_src comp="162" pin="2"/><net_sink comp="346" pin=0"/></net>

<net id="355"><net_src comp="56" pin="0"/><net_sink comp="351" pin=0"/></net>

<net id="363"><net_src comp="356" pin="1"/><net_sink comp="359" pin=0"/></net>

<net id="364"><net_src comp="156" pin="2"/><net_sink comp="359" pin=1"/></net>

<net id="369"><net_src comp="356" pin="1"/><net_sink comp="365" pin=0"/></net>

<net id="370"><net_src comp="58" pin="0"/><net_sink comp="365" pin=1"/></net>

<net id="374"><net_src comp="356" pin="1"/><net_sink comp="371" pin=0"/></net>

<net id="379"><net_src comp="371" pin="1"/><net_sink comp="375" pin=0"/></net>

<net id="380"><net_src comp="337" pin="1"/><net_sink comp="375" pin=1"/></net>

<net id="385"><net_src comp="375" pin="2"/><net_sink comp="381" pin=0"/></net>

<net id="386"><net_src comp="114" pin="2"/><net_sink comp="381" pin=1"/></net>

<net id="391"><net_src comp="365" pin="2"/><net_sink comp="387" pin=0"/></net>

<net id="401"><net_src comp="174" pin="2"/><net_sink comp="398" pin=0"/></net>

<net id="409"><net_src comp="174" pin="2"/><net_sink comp="406" pin=0"/></net>

<net id="429"><net_src comp="174" pin="2"/><net_sink comp="426" pin=0"/></net>

<net id="433"><net_src comp="174" pin="2"/><net_sink comp="430" pin=0"/></net>

<net id="437"><net_src comp="174" pin="2"/><net_sink comp="434" pin=0"/></net>

<net id="441"><net_src comp="174" pin="2"/><net_sink comp="438" pin=0"/></net>

<net id="442"><net_src comp="438" pin="1"/><net_sink comp="306" pin=0"/></net>

<net id="446"><net_src comp="28" pin="0"/><net_sink comp="443" pin=0"/></net>

<net id="453"><net_src comp="82" pin="0"/><net_sink comp="447" pin=0"/></net>

<net id="454"><net_src comp="218" pin="1"/><net_sink comp="447" pin=1"/></net>

<net id="455"><net_src comp="187" pin="1"/><net_sink comp="447" pin=2"/></net>

<net id="456"><net_src comp="197" pin="1"/><net_sink comp="447" pin=3"/></net>

<net id="464"><net_src comp="84" pin="0"/><net_sink comp="457" pin=0"/></net>

<net id="465"><net_src comp="443" pin="1"/><net_sink comp="457" pin=1"/></net>

<net id="466"><net_src comp="447" pin="4"/><net_sink comp="457" pin=2"/></net>

<net id="467"><net_src comp="50" pin="0"/><net_sink comp="457" pin=3"/></net>

<net id="468"><net_src comp="86" pin="0"/><net_sink comp="457" pin=4"/></net>

<net id="475"><net_src comp="82" pin="0"/><net_sink comp="469" pin=0"/></net>

<net id="476"><net_src comp="229" pin="1"/><net_sink comp="469" pin=1"/></net>

<net id="477"><net_src comp="240" pin="1"/><net_sink comp="469" pin=2"/></net>

<net id="478"><net_src comp="207" pin="1"/><net_sink comp="469" pin=3"/></net>

<net id="486"><net_src comp="84" pin="0"/><net_sink comp="479" pin=0"/></net>

<net id="487"><net_src comp="457" pin="5"/><net_sink comp="479" pin=1"/></net>

<net id="488"><net_src comp="469" pin="4"/><net_sink comp="479" pin=2"/></net>

<net id="489"><net_src comp="88" pin="0"/><net_sink comp="479" pin=3"/></net>

<net id="490"><net_src comp="90" pin="0"/><net_sink comp="479" pin=4"/></net>

<net id="497"><net_src comp="82" pin="0"/><net_sink comp="491" pin=0"/></net>

<net id="498"><net_src comp="286" pin="4"/><net_sink comp="491" pin=1"/></net>

<net id="499"><net_src comp="251" pin="1"/><net_sink comp="491" pin=2"/></net>

<net id="500"><net_src comp="262" pin="1"/><net_sink comp="491" pin=3"/></net>

<net id="508"><net_src comp="84" pin="0"/><net_sink comp="501" pin=0"/></net>

<net id="509"><net_src comp="479" pin="5"/><net_sink comp="501" pin=1"/></net>

<net id="510"><net_src comp="491" pin="4"/><net_sink comp="501" pin=2"/></net>

<net id="511"><net_src comp="92" pin="0"/><net_sink comp="501" pin=3"/></net>

<net id="512"><net_src comp="94" pin="0"/><net_sink comp="501" pin=4"/></net>

<net id="519"><net_src comp="82" pin="0"/><net_sink comp="513" pin=0"/></net>

<net id="520"><net_src comp="296" pin="4"/><net_sink comp="513" pin=1"/></net>

<net id="521"><net_src comp="306" pin="4"/><net_sink comp="513" pin=2"/></net>

<net id="522"><net_src comp="276" pin="4"/><net_sink comp="513" pin=3"/></net>

<net id="530"><net_src comp="84" pin="0"/><net_sink comp="523" pin=0"/></net>

<net id="531"><net_src comp="501" pin="5"/><net_sink comp="523" pin=1"/></net>

<net id="532"><net_src comp="513" pin="4"/><net_sink comp="523" pin=2"/></net>

<net id="533"><net_src comp="96" pin="0"/><net_sink comp="523" pin=3"/></net>

<net id="534"><net_src comp="98" pin="0"/><net_sink comp="523" pin=4"/></net>

<net id="535"><net_src comp="523" pin="5"/><net_sink comp="180" pin=2"/></net>

<net id="540"><net_src comp="296" pin="4"/><net_sink comp="536" pin=0"/></net>

<net id="545"><net_src comp="306" pin="4"/><net_sink comp="541" pin=0"/></net>

<net id="550"><net_src comp="523" pin="5"/><net_sink comp="546" pin=0"/></net>

<net id="551"><net_src comp="28" pin="0"/><net_sink comp="546" pin=1"/></net>

<net id="556"><net_src comp="395" pin="1"/><net_sink comp="552" pin=0"/></net>

<net id="557"><net_src comp="24" pin="0"/><net_sink comp="552" pin=1"/></net>

<net id="562"><net_src comp="392" pin="1"/><net_sink comp="558" pin=0"/></net>

<net id="563"><net_src comp="26" pin="0"/><net_sink comp="558" pin=1"/></net>

<net id="567"><net_src comp="102" pin="1"/><net_sink comp="564" pin=0"/></net>

<net id="568"><net_src comp="564" pin="1"/><net_sink comp="351" pin=1"/></net>

<net id="569"><net_src comp="564" pin="1"/><net_sink comp="356" pin=0"/></net>

<net id="570"><net_src comp="564" pin="1"/><net_sink comp="387" pin=1"/></net>

<net id="574"><net_src comp="106" pin="1"/><net_sink comp="571" pin=0"/></net>

<net id="575"><net_src comp="571" pin="1"/><net_sink comp="346" pin=1"/></net>

<net id="576"><net_src comp="571" pin="1"/><net_sink comp="392" pin=0"/></net>

<net id="577"><net_src comp="571" pin="1"/><net_sink comp="541" pin=1"/></net>

<net id="581"><net_src comp="110" pin="1"/><net_sink comp="578" pin=0"/></net>

<net id="582"><net_src comp="578" pin="1"/><net_sink comp="341" pin=1"/></net>

<net id="583"><net_src comp="578" pin="1"/><net_sink comp="395" pin=0"/></net>

<net id="584"><net_src comp="578" pin="1"/><net_sink comp="536" pin=1"/></net>

<net id="588"><net_src comp="126" pin="2"/><net_sink comp="585" pin=0"/></net>

<net id="589"><net_src comp="585" pin="1"/><net_sink comp="402" pin=1"/></net>

<net id="593"><net_src comp="132" pin="2"/><net_sink comp="590" pin=0"/></net>

<net id="594"><net_src comp="590" pin="1"/><net_sink comp="410" pin=1"/></net>

<net id="598"><net_src comp="138" pin="2"/><net_sink comp="595" pin=0"/></net>

<net id="599"><net_src comp="595" pin="1"/><net_sink comp="414" pin=1"/></net>

<net id="603"><net_src comp="144" pin="2"/><net_sink comp="600" pin=0"/></net>

<net id="604"><net_src comp="600" pin="1"/><net_sink comp="418" pin=1"/></net>

<net id="608"><net_src comp="150" pin="2"/><net_sink comp="605" pin=0"/></net>

<net id="609"><net_src comp="605" pin="1"/><net_sink comp="422" pin=1"/></net>

<net id="613"><net_src comp="359" pin="2"/><net_sink comp="610" pin=0"/></net>

<net id="617"><net_src comp="375" pin="2"/><net_sink comp="614" pin=0"/></net>

<net id="618"><net_src comp="614" pin="1"/><net_sink comp="402" pin=0"/></net>

<net id="619"><net_src comp="614" pin="1"/><net_sink comp="410" pin=0"/></net>

<net id="620"><net_src comp="614" pin="1"/><net_sink comp="414" pin=0"/></net>

<net id="621"><net_src comp="614" pin="1"/><net_sink comp="418" pin=0"/></net>

<net id="622"><net_src comp="614" pin="1"/><net_sink comp="422" pin=0"/></net>

<net id="626"><net_src comp="381" pin="2"/><net_sink comp="623" pin=0"/></net>

<net id="630"><net_src comp="392" pin="1"/><net_sink comp="627" pin=0"/></net>

<net id="631"><net_src comp="627" pin="1"/><net_sink comp="200" pin=2"/></net>

<net id="635"><net_src comp="395" pin="1"/><net_sink comp="632" pin=0"/></net>

<net id="636"><net_src comp="632" pin="1"/><net_sink comp="190" pin=2"/></net>

<net id="640"><net_src comp="398" pin="1"/><net_sink comp="637" pin=0"/></net>

<net id="641"><net_src comp="637" pin="1"/><net_sink comp="200" pin=0"/></net>

<net id="645"><net_src comp="402" pin="2"/><net_sink comp="642" pin=0"/></net>

<net id="649"><net_src comp="406" pin="1"/><net_sink comp="646" pin=0"/></net>

<net id="650"><net_src comp="646" pin="1"/><net_sink comp="221" pin=0"/></net>

<net id="654"><net_src comp="410" pin="2"/><net_sink comp="651" pin=0"/></net>

<net id="658"><net_src comp="414" pin="2"/><net_sink comp="655" pin=0"/></net>

<net id="662"><net_src comp="418" pin="2"/><net_sink comp="659" pin=0"/></net>

<net id="666"><net_src comp="422" pin="2"/><net_sink comp="663" pin=0"/></net>

<net id="670"><net_src comp="426" pin="1"/><net_sink comp="667" pin=0"/></net>

<net id="671"><net_src comp="667" pin="1"/><net_sink comp="243" pin=0"/></net>

<net id="675"><net_src comp="430" pin="1"/><net_sink comp="672" pin=0"/></net>

<net id="676"><net_src comp="672" pin="1"/><net_sink comp="265" pin=0"/></net>

<net id="680"><net_src comp="434" pin="1"/><net_sink comp="677" pin=0"/></net>

<net id="681"><net_src comp="677" pin="1"/><net_sink comp="286" pin=0"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: bytePlanes1 | {7 }
	Port: img | {}
	Port: p_0_3_0_0_0_5158_out | {2 }
	Port: p_0_0_0_0_0_5137_out | {2 }
	Port: out_pix_V_7_out | {7 }
 - Input state : 
	Port: MultiPixStream2Bytes_Pipeline_VITIS_LOOP_966_4 : p_0_3_0_0_0_5159_lcssa185 | {1 }
	Port: MultiPixStream2Bytes_Pipeline_VITIS_LOOP_966_4 : p_0_0_0_0_0_5138_lcssa176 | {1 }
	Port: MultiPixStream2Bytes_Pipeline_VITIS_LOOP_966_4 : trunc_ln | {1 }
	Port: MultiPixStream2Bytes_Pipeline_VITIS_LOOP_966_4 : bytePlanes1 | {}
	Port: MultiPixStream2Bytes_Pipeline_VITIS_LOOP_966_4 : cmp169_5 | {1 }
	Port: MultiPixStream2Bytes_Pipeline_VITIS_LOOP_966_4 : cmp169_4 | {1 }
	Port: MultiPixStream2Bytes_Pipeline_VITIS_LOOP_966_4 : cmp169_3 | {1 }
	Port: MultiPixStream2Bytes_Pipeline_VITIS_LOOP_966_4 : cmp169_2 | {1 }
	Port: MultiPixStream2Bytes_Pipeline_VITIS_LOOP_966_4 : cmp169_1 | {1 }
	Port: MultiPixStream2Bytes_Pipeline_VITIS_LOOP_966_4 : sub166_cast44 | {1 }
	Port: MultiPixStream2Bytes_Pipeline_VITIS_LOOP_966_4 : cmp169 | {1 }
	Port: MultiPixStream2Bytes_Pipeline_VITIS_LOOP_966_4 : img | {2 3 4 5 6 7 }
	Port: MultiPixStream2Bytes_Pipeline_VITIS_LOOP_966_4 : out_pix_V_7_out | {7 }
  - Chain level:
	State 1
		store_ln0 : 1
		x_1 : 1
		icmp_ln966 : 2
		x_2 : 2
		br_ln966 : 3
		zext_ln966 : 2
		cmp167 : 3
		or_ln971 : 4
		store_ln966 : 3
	State 2
		store_ln0 : 1
		store_ln0 : 1
	State 3
	State 4
	State 5
	State 6
	State 7
		r_V_11 : 1
		r_V_10 : 1
		p_Result_s : 1
		p_Result_1 : 2
		tmp_2 : 1
		p_Result_2 : 3
		tmp_3 : 2
		p_Result_3 : 4
		write_ln174 : 5
		store_ln966 : 2
		store_ln966 : 2
		store_ln966 : 5


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|--------------------------------------------|---------|---------|
| Operation|               Functional Unit              |    FF   |   LUT   |
|----------|--------------------------------------------|---------|---------|
|   icmp   |              icmp_ln966_fu_359             |    0    |    12   |
|          |                cmp167_fu_375               |    0    |    12   |
|----------|--------------------------------------------|---------|---------|
|    add   |                 x_2_fu_365                 |    0    |    19   |
|----------|--------------------------------------------|---------|---------|
|          |               or_ln971_fu_381              |    0    |    2    |
|          |              or_ln971_1_fu_402             |    0    |    2    |
|    or    |              or_ln971_2_fu_410             |    0    |    2    |
|          |              or_ln971_3_fu_414             |    0    |    2    |
|          |              or_ln971_4_fu_418             |    0    |    2    |
|          |              or_ln971_5_fu_422             |    0    |    2    |
|----------|--------------------------------------------|---------|---------|
|          |           cmp169_read_read_fu_114          |    0    |    0    |
|          |       sub166_cast44_read_read_fu_120       |    0    |    0    |
|          |          cmp169_1_read_read_fu_126         |    0    |    0    |
|          |          cmp169_2_read_read_fu_132         |    0    |    0    |
|          |          cmp169_3_read_read_fu_138         |    0    |    0    |
|   read   |          cmp169_4_read_read_fu_144         |    0    |    0    |
|          |          cmp169_5_read_read_fu_150         |    0    |    0    |
|          |          trunc_ln_read_read_fu_156         |    0    |    0    |
|          | p_0_0_0_0_0_5138_lcssa176_read_read_fu_162 |    0    |    0    |
|          | p_0_3_0_0_0_5159_lcssa185_read_read_fu_168 |    0    |    0    |
|          |               grp_read_fu_174              |    0    |    0    |
|----------|--------------------------------------------|---------|---------|
|   write  |          write_ln174_write_fu_180          |    0    |    0    |
|----------|--------------------------------------------|---------|---------|
|partselect|                 grp_fu_313                 |    0    |    0    |
|----------|--------------------------------------------|---------|---------|
|   sext   |          sub166_cast44_cast_fu_337         |    0    |    0    |
|----------|--------------------------------------------|---------|---------|
|   zext   |              zext_ln966_fu_371             |    0    |    0    |
|----------|--------------------------------------------|---------|---------|
|          |             trunc_ln145_fu_398             |    0    |    0    |
|          |            trunc_ln145_1_fu_406            |    0    |    0    |
|   trunc  |            trunc_ln145_2_fu_426            |    0    |    0    |
|          |            trunc_ln145_4_fu_430            |    0    |    0    |
|          |            trunc_ln145_6_fu_434            |    0    |    0    |
|          |            trunc_ln145_9_fu_438            |    0    |    0    |
|----------|--------------------------------------------|---------|---------|
|          |                tmp_s_fu_447                |    0    |    0    |
|bitconcatenate|                tmp_1_fu_469                |    0    |    0    |
|          |                tmp_2_fu_491                |    0    |    0    |
|          |                tmp_3_fu_513                |    0    |    0    |
|----------|--------------------------------------------|---------|---------|
|          |              p_Result_s_fu_457             |    0    |    0    |
|  partset |              p_Result_1_fu_479             |    0    |    0    |
|          |              p_Result_2_fu_501             |    0    |    0    |
|          |              p_Result_3_fu_523             |    0    |    0    |
|----------|--------------------------------------------|---------|---------|
|   Total  |                                            |    0    |    55   |
|----------|--------------------------------------------|---------|---------|

Memories:
N/A

* Register list:
+---------------------+--------+
|                     |   FF   |
+---------------------+--------+
|    cmp167_reg_614   |    1   |
|cmp169_1_read_reg_585|    1   |
|cmp169_2_read_reg_590|    1   |
|cmp169_3_read_reg_595|    1   |
|cmp169_4_read_reg_600|    1   |
|cmp169_5_read_reg_605|    1   |
|  icmp_ln966_reg_610 |    1   |
|  or_ln971_1_reg_642 |    1   |
|  or_ln971_2_reg_651 |    1   |
|  or_ln971_3_reg_655 |    1   |
|  or_ln971_4_reg_659 |    1   |
|  or_ln971_5_reg_663 |    1   |
|   or_ln971_reg_623  |    1   |
|    r_V_10_reg_303   |   10   |
|    r_V_11_reg_293   |   10   |
| r_V_12_load_reg_627 |   10   |
|    r_V_12_reg_571   |   10   |
| r_V_13_load_reg_632 |   10   |
|    r_V_13_reg_578   |   10   |
|    r_V_1_reg_187    |   10   |
|    r_V_2_reg_218    |   10   |
|    r_V_3_reg_207    |   10   |
|    r_V_4_reg_240    |   10   |
|    r_V_5_reg_229    |   10   |
|    r_V_6_reg_262    |   10   |
|    r_V_7_reg_251    |   10   |
|    r_V_8_reg_283    |   10   |
|    r_V_9_reg_273    |   10   |
|     r_V_reg_197     |   10   |
|       reg_324       |   10   |
|       reg_331       |   10   |
|trunc_ln145_1_reg_646|   10   |
|trunc_ln145_2_reg_667|   10   |
|trunc_ln145_4_reg_672|   10   |
|trunc_ln145_6_reg_677|   10   |
| trunc_ln145_reg_637 |   10   |
|      x_reg_564      |   12   |
+---------------------+--------+
|        Total        |   255  |
+---------------------+--------+

* Multiplexer (MUX) list: 
|--------|------|------|------|--------|
|  Comp  |  Pin | Size |  BW  | S x BW |
|--------|------|------|------|--------|
|  Total |      |      |      |    0   |
|--------|------|------|------|--------|



* Summary:
+-----------+--------+--------+
|           |   FF   |   LUT  |
+-----------+--------+--------+
|  Function |    0   |   55   |
|   Memory  |    -   |    -   |
|Multiplexer|    -   |    -   |
|  Register |   255  |    -   |
+-----------+--------+--------+
|   Total   |   255  |   55   |
+-----------+--------+--------+
