 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : ascon_top
Version: R-2020.09-SP2
Date   : Fri Jun 13 00:51:15 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: NCCOM   Library: tcbn65lplvttc
Wire Load Model Mode: segmented

  Startpoint: mealy_fsm/current_state_reg[0]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: state_reg/state_reg[0][63]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  register_0         ZeroWireload          tcbn65lplvttc
  ascon_sbox_d2_4    ZeroWireload          tcbn65lplvttc
  ascon_sbox_d2_3    ZeroWireload          tcbn65lplvttc
  ascon_sbox_d2_2    ZeroWireload          tcbn65lplvttc
  ascon_sbox_d2_1    ZeroWireload          tcbn65lplvttc
  ascon_sbox_d2_0    ZeroWireload          tcbn65lplvttc
  ascon_sbox_d2_5    ZeroWireload          tcbn65lplvttc
  register_1         ZeroWireload          tcbn65lplvttc
  state_register     ZeroWireload          tcbn65lplvttc
  ascon_top          ZeroWireload          tcbn65lplvttc
  fsm                ZeroWireload          tcbn65lplvttc

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  mealy_fsm/current_state_reg[0]/CP (DFCNQD1LVT)          0.00 #     0.00 r
  mealy_fsm/current_state_reg[0]/Q (DFCNQD1LVT)           0.15       0.15 r
  mealy_fsm/U44/ZN (ND2D0LVT)                             0.03       0.18 f
  mealy_fsm/U22/ZN (NR2XD0LVT)                            0.04       0.21 r
  mealy_fsm/U20/ZN (CKND2D2LVT)                           0.02       0.23 f
  mealy_fsm/U75/ZN (ND2D2LVT)                             0.02       0.26 r
  mealy_fsm/sel_masked_round (fsm)                        0.00       0.26 r
  U4056/ZN (CKND2LVT)                                     0.02       0.27 f
  U4744/Z (BUFFD8LVT)                                     0.04       0.31 f
  U3984/Z (BUFFD8LVT)                                     0.04       0.35 f
  U4608/ZN (INVD2LVT)                                     0.11       0.47 r
  U6324/ZN (MUX2ND0LVT)                                   0.09       0.56 f
  U4504/ZN (XNR2D0LVT)                                    0.09       0.65 r
  U4397/ZN (XNR4D0LVT)                                    0.15       0.80 r
  U6332/ZN (XNR3D0LVT)                                    0.14       0.93 r
  state_reg/in_shifted_1bit[5] (state_register)           0.00       0.93 r
  state_reg/U945/ZN (ND2D1LVT)                            0.02       0.95 f
  state_reg/U949/ZN (ND4D1LVT)                            0.03       0.98 r
  state_reg/state_reg[0][63]/D (DFQD1LVT)                 0.00       0.98 r
  data arrival time                                                  0.98

  clock clk (rise edge)                                   1.00       1.00
  clock network delay (ideal)                             0.00       1.00
  state_reg/state_reg[0][63]/CP (DFQD1LVT)                0.00       1.00 r
  library setup time                                     -0.02       0.98
  data required time                                                 0.98
  --------------------------------------------------------------------------
  data required time                                                 0.98
  data arrival time                                                 -0.98
  --------------------------------------------------------------------------
  slack (MET)                                                        0.00


1
