srcscan starts
=============== Using vdb files for VHDL std libs ===========
INFO: The vhdl library search path for library "std" is now "C:/Xilinx/Vivado/2020.2/data/precomp_hsv/vhdl/std" (VHDL-1505)
INFO: The vhdl library search path for library "synopsys" is now "C:/Xilinx/Vivado/2020.2/data/precomp_hsv/vhdl/synopsys" (VHDL-1505)
INFO: The vhdl library search path for library "ieee" is now "C:/Xilinx/Vivado/2020.2/data/precomp_hsv/vhdl/ieee" (VHDL-1505)
INFO: The vhdl library search path for library "unimacro" is now "C:/Xilinx/Vivado/2020.2/data/precomp_hsv/vhdl/unimacro" (VHDL-1505)
INFO: The vhdl library search path for library "unisim" is now "C:/Xilinx/Vivado/2020.2/data/precomp_hsv/vhdl/unisim" (VHDL-1505)
INFO: The vhdl library search path for library "vl" is now "C:/Xilinx/Vivado/2020.2/data/precomp_hsv/vhdl/vl" (VHDL-1505)
INFO: The vhdl library search path for library "xpm" is now "C:/Xilinx/Vivado/2020.2/data/precomp_hsv/vhdl/xpm" (VHDL-1505)
-- Analyzing VHDL file "C:/Users/Christopher/Desktop/FinalProject/ENSC_452/audio_tutorial/audio_tutorial.gen/sources_1/bd/design_1/hdl/design_1_wrapper.vhd" into library xil_defaultlib (VHDL-9003)
INFO: analyzing entity 'design_1_wrapper' (VHDL-1012)
INFO: analyzing architecture 'STRUCTURE' of entity 'design_1_wrapper' (VHDL-9006)
Listing tops:
VHDLTop: library:xil_defaultlib entity:design_1_wrapper arch:
VHDLTop: library:xil_defaultlib entity:design_1_wrapper arch:
END of tops
C:/Users/Christopher/Desktop/FinalProject/ENSC_452/audio_tutorial/audio_tutorial.gen/sources_1/bd/design_1/hdl/design_1_wrapper.vhd(14): INFO: executing 'design_1_wrapper_default(STRUCTURE)' (VHDL-1067)
C:/Users/Christopher/Desktop/FinalProject/ENSC_452/audio_tutorial/audio_tutorial.gen/sources_1/bd/design_1/hdl/design_1_wrapper.vhd(145): WARNING: 'design_1' remains a black-box since it has no binding entity (VHDL-1250)
srcscan exits with return value 0
