<!DOCTYPE html>
<html lang="en">
<head>
    <meta charset="UTF-8">
    <meta name="viewport" content="width=device-width, initial-scale=1.0">
    <title>Kommalapati Lahari</title>
    <link rel="stylesheet" href="styles.css">
    <link rel="preconnect" href="https://fonts.googleapis.com">
    <link rel="preconnect" href="https://fonts.gstatic.com" crossorigin>
    <link href="https://fonts.googleapis.com/css2?family=Inter:wght@400;500;600&display=swap" rel="stylesheet">
</head>
<body>
    <div class="container">
        <div class="content-box" style="text-align:center;">
            <h1 class="name">Kommalapati Lahari</h1>
            <div class="nav-links" style="margin-top:32px;">
                <a href="mailto:lahari1803ks@gmail.com" class="nav-link nav-with-icon">
                    <img src="mail.png" alt="gmail" class="nav-icon" />
                    <span>gmail</span>
                </a>
                <a href="blog.html" class="nav-link nav-with-icon">
                    <img src="blog.png" alt="Blog" class="nav-icon" />
                    <span>Blog</span>
                </a>
                <a href="https://github.com/LAHARI2003" class="nav-link nav-with-icon" target="_blank">
                    <img src="github.jpg" alt="github" class="nav-icon" />
                    <span>github</span>
                </a>
            </div>
            <section class="about-section">
                <h2>About Me</h2>
                <p>Examining the architectural differences between AI accelerators and traditional GPUs deepened my understanding further. The SIMT/SIMD execution models in NVIDIA GPUs, systolic architectures in TPUs, and SRAM‑centric deterministic pipeline architectures in LPUs each represent distinct approaches to AI workload optimization. These design choices directly affect computational capabilities, reinforcing my interest in how hardware architecture influences AI performance and accessibility.</p>
                <p>This combination of hands‑on experience with hardware constraints and understanding of model architectures has shaped my research direction toward the intersection of hardware‑aware model design and efficient inference systems. I am drawn to work where algorithmic innovations meet architectural optimizations to push computational boundaries. The potential to contribute to both theoretical foundations and practical implementations of AI accelerators—specifically in making advanced AI capabilities more accessible and efficient—represents the research path I want to pursue.</p>
                <section class="pubs-section">
                    <h2>Research Publications</h2>
                    <div class="pub-item">
                        <div class="pub-title">Classification of Driving Styles based on Longitudinal and Lateral Behavior at Exit Ramp Terminals</div>
                        <div class="pub-venue">Transportation Research Board (TRB) Annual Meeting 2025</div>
                        <div class="pub-links">Documentation: <a href="https://drive.google.com/file/d/19-ysAjo7rzFCUO0e0yvFXroGFh5o_q-T/view?usp=sharing" target="_blank" rel="noopener noreferrer">Acceptance Letter</a> | <a href="https://drive.google.com/file/d/1s2zLfvCQIBFVV5fxgzjLjgXjGnv6RdUv/view?usp=sharing" target="_blank" rel="noopener noreferrer">Full Paper</a></div>
                    </div>
                    <div class="pub-item">
                        <div class="pub-title">Autonomous Smart Contract Hardening: The Fusion of LLMs and Invariant-Guided Security Repair</div>
                        <div class="pub-venue">Foundations of Software Engineering (FSE) Conference 2025</div>
                        <div class="pub-links">Documentation: <a href="https://drive.google.com/file/d/1WHfOLI-5aTAJM-4YtiNmkjzrcO96xL_8/view?usp=sharing" target="_blank" rel="noopener noreferrer">Paper Draft</a></div>
                    </div>
                </section>
            </section>
        </div>
    </div>
</body>
</html>
