<?xml version="1.0" encoding="UTF-8"?>
<module id="CPU_NVIC" HW_revision="" XML_version="1.0" description="Cortex-M&#39;s Nested Vectored Interrupt Controller (NVIC)" xmlns:xsi="http://www.w3.org/2001/XMLSchema-instance" xsi:noNamespaceSchemaLocation="setup_parser.xsd">
   <register acronym="ISER0" width="32" description="Enables or reads the enabled state of each group of 32 interrupts" id="ISER0" offset="0x0">
      <bitfield range="" begin="31" width="32" end="0" rwaccess="RO" description="For SETENA[m] in NVIC_ISER*n, indicates whether interrupt 32*n + m is enabled" id="SETENA" resetval="0x0">
      </bitfield>
   </register>
   <register acronym="ISER1" width="32" description="Enables or reads the enabled state of each group of 32 interrupts" id="ISER1" offset="0x4">
      <bitfield range="" begin="31" width="16" end="16" rwaccess="RO" description="Software should not rely on the value of a reserved. Writing any other value than the reset value may result in undefined behavior." id="RESERVED16" resetval="0x0">
      </bitfield>
      <bitfield range="" begin="15" width="16" end="0" rwaccess="RO" description="For SETENA[m] in NVIC_ISER*n, indicates whether interrupt 32*n + m is enabled" id="SETENA" resetval="0x0">
      </bitfield>
   </register>
   <register acronym="ICER0" width="32" description="Clears or reads the enabled state of each group of 32 interrupts" id="ICER0" offset="0x80">
      <bitfield range="" begin="31" width="32" end="0" rwaccess="RO" description="For CLRENA[m] in NVIC_ICER*n, indicates whether interrupt 32*n + m is enabled" id="CLRENA" resetval="0x0">
      </bitfield>
   </register>
   <register acronym="ICER1" width="32" description="Clears or reads the enabled state of each group of 32 interrupts" id="ICER1" offset="0x84">
      <bitfield range="" begin="31" width="16" end="16" rwaccess="RO" description="Software should not rely on the value of a reserved. Writing any other value than the reset value may result in undefined behavior." id="RESERVED16" resetval="0x0">
      </bitfield>
      <bitfield range="" begin="15" width="16" end="0" rwaccess="RO" description="For CLRENA[m] in NVIC_ICER*n, indicates whether interrupt 32*n + m is enabled" id="CLRENA" resetval="0x0">
      </bitfield>
   </register>
   <register acronym="ISPR0" width="32" description="Enables or reads the pending state of each group of 32 interrupts" id="ISPR0" offset="0x100">
      <bitfield range="" begin="31" width="32" end="0" rwaccess="RO" description="For SETPEND[m] in NVIC_ISPR*n, indicates whether interrupt 32*n + m is pending" id="SETPEND" resetval="0x0">
      </bitfield>
   </register>
   <register acronym="ISPR1" width="32" description="Enables or reads the pending state of each group of 32 interrupts" id="ISPR1" offset="0x104">
      <bitfield range="" begin="31" width="16" end="16" rwaccess="RO" description="Software should not rely on the value of a reserved. Writing any other value than the reset value may result in undefined behavior." id="RESERVED16" resetval="0x0">
      </bitfield>
      <bitfield range="" begin="15" width="16" end="0" rwaccess="RO" description="For SETPEND[m] in NVIC_ISPR*n, indicates whether interrupt 32*n + m is pending" id="SETPEND" resetval="0x0">
      </bitfield>
   </register>
   <register acronym="ICPR0" width="32" description="Clears or reads the pending state of each group of 32 interrupts" id="ICPR0" offset="0x180">
      <bitfield range="" begin="31" width="32" end="0" rwaccess="RO" description="For CLRPEND[m] in NVIC_ICPR*n, indicates whether interrupt 32*n + m is pending" id="CLRPEND" resetval="0x0">
      </bitfield>
   </register>
   <register acronym="ICPR1" width="32" description="Clears or reads the pending state of each group of 32 interrupts" id="ICPR1" offset="0x184">
      <bitfield range="" begin="31" width="16" end="16" rwaccess="RO" description="Software should not rely on the value of a reserved. Writing any other value than the reset value may result in undefined behavior." id="RESERVED16" resetval="0x0">
      </bitfield>
      <bitfield range="" begin="15" width="16" end="0" rwaccess="RO" description="For CLRPEND[m] in NVIC_ICPR*n, indicates whether interrupt 32*n + m is pending" id="CLRPEND" resetval="0x0">
      </bitfield>
   </register>
   <register acronym="IABR0" width="32" description="For each group of 32 interrupts, shows the active state of each interrupt" id="IABR0" offset="0x200">
      <bitfield range="" begin="31" width="32" end="0" rwaccess="RO" description="For ACTIVE[m] in NVIC_IABR*n, indicates the active state for interrupt 32*n+m" id="ACTIVE" resetval="0x0">
      </bitfield>
   </register>
   <register acronym="IABR1" width="32" description="For each group of 32 interrupts, shows the active state of each interrupt" id="IABR1" offset="0x204">
      <bitfield range="" begin="31" width="16" end="16" rwaccess="RO" description="Software should not rely on the value of a reserved. Writing any other value than the reset value may result in undefined behavior." id="RESERVED16" resetval="0x0">
      </bitfield>
      <bitfield range="" begin="15" width="16" end="0" rwaccess="RO" description="For ACTIVE[m] in NVIC_IABR*n, indicates the active state for interrupt 32*n+m" id="ACTIVE" resetval="0x0">
      </bitfield>
   </register>
   <register acronym="ITNS0" width="32" description="For each group of 32 interrupts, determines whether each interrupt targets Non-secure or Secure state" id="ITNS0" offset="0x280">
      <bitfield range="" begin="31" width="32" end="0" rwaccess="RW" description="For ITNS[m] in NVIC_ITNS*n, the target Security state for interrupt 32*n+m" id="ITNS" resetval="0x0">
      </bitfield>
   </register>
   <register acronym="ITNS1" width="32" description="For each group of 32 interrupts, determines whether each interrupt targets Non-secure or Secure state" id="ITNS1" offset="0x284">
      <bitfield range="" begin="31" width="16" end="16" rwaccess="RO" description="Software should not rely on the value of a reserved. Writing any other value than the reset value may result in undefined behavior." id="RESERVED16" resetval="0x0">
      </bitfield>
      <bitfield range="" begin="15" width="16" end="0" rwaccess="RW" description="For ITNS[m] in NVIC_ITNS*n, the target Security state for interrupt 32*n+m" id="ITNS" resetval="0x0">
      </bitfield>
   </register>
   <register acronym="IPR0" width="32" description="Sets or reads interrupt priorities" id="IPR0" offset="0x300">
      <bitfield range="" begin="31" width="8" end="24" rwaccess="RW" description="For register NVIC_IPR*0, the priority of interrupt number 4*0+3, or is RES0 if the PE does not implement this interrupt" id="PRI_N3" resetval="0x0">
      </bitfield>
      <bitfield range="" begin="23" width="8" end="16" rwaccess="RW" description="For register NVIC_IPR*0, the priority of interrupt number 4*0+2, or is RES0 if the PE does not implement this interrupt" id="PRI_N2" resetval="0x0">
      </bitfield>
      <bitfield range="" begin="15" width="8" end="8" rwaccess="RW" description="For register NVIC_IPR*0, the priority of interrupt number 4*0+1, or is RES0 if the PE does not implement this interrupt" id="PRI_N1" resetval="0x0">
      </bitfield>
      <bitfield range="" begin="7" width="8" end="0" rwaccess="RW" description="For register NVIC_IPR*0, the priority of interrupt number 4*0+0, or is RES0 if the PE does not implement this interrupt" id="PRI_N0" resetval="0x0">
      </bitfield>
   </register>
   <register acronym="IPR1" width="32" description="Sets or reads interrupt priorities" id="IPR1" offset="0x304">
      <bitfield range="" begin="31" width="8" end="24" rwaccess="RW" description="For register NVIC_IPR*1, the priority of interrupt number 4*1+3, or is RES0 if the PE does not implement this interrupt" id="PRI_N3" resetval="0x0">
      </bitfield>
      <bitfield range="" begin="23" width="8" end="16" rwaccess="RW" description="For register NVIC_IPR*1, the priority of interrupt number 4*1+2, or is RES0 if the PE does not implement this interrupt" id="PRI_N2" resetval="0x0">
      </bitfield>
      <bitfield range="" begin="15" width="8" end="8" rwaccess="RW" description="For register NVIC_IPR*1, the priority of interrupt number 4*1+1, or is RES0 if the PE does not implement this interrupt" id="PRI_N1" resetval="0x0">
      </bitfield>
      <bitfield range="" begin="7" width="8" end="0" rwaccess="RW" description="For register NVIC_IPR*1, the priority of interrupt number 4*1+0, or is RES0 if the PE does not implement this interrupt" id="PRI_N0" resetval="0x0">
      </bitfield>
   </register>
   <register acronym="IPR2" width="32" description="Sets or reads interrupt priorities" id="IPR2" offset="0x308">
      <bitfield range="" begin="31" width="8" end="24" rwaccess="RW" description="For register NVIC_IPR*2, the priority of interrupt number 4*2+3, or is RES0 if the PE does not implement this interrupt" id="PRI_N3" resetval="0x0">
      </bitfield>
      <bitfield range="" begin="23" width="8" end="16" rwaccess="RW" description="For register NVIC_IPR*2, the priority of interrupt number 4*2+2, or is RES0 if the PE does not implement this interrupt" id="PRI_N2" resetval="0x0">
      </bitfield>
      <bitfield range="" begin="15" width="8" end="8" rwaccess="RW" description="For register NVIC_IPR*2, the priority of interrupt number 4*2+1, or is RES0 if the PE does not implement this interrupt" id="PRI_N1" resetval="0x0">
      </bitfield>
      <bitfield range="" begin="7" width="8" end="0" rwaccess="RW" description="For register NVIC_IPR*2, the priority of interrupt number 4*2+0, or is RES0 if the PE does not implement this interrupt" id="PRI_N0" resetval="0x0">
      </bitfield>
   </register>
   <register acronym="IPR3" width="32" description="Sets or reads interrupt priorities" id="IPR3" offset="0x30c">
      <bitfield range="" begin="31" width="8" end="24" rwaccess="RW" description="For register NVIC_IPR*3, the priority of interrupt number 4*3+3, or is RES0 if the PE does not implement this interrupt" id="PRI_N3" resetval="0x0">
      </bitfield>
      <bitfield range="" begin="23" width="8" end="16" rwaccess="RW" description="For register NVIC_IPR*3, the priority of interrupt number 4*3+2, or is RES0 if the PE does not implement this interrupt" id="PRI_N2" resetval="0x0">
      </bitfield>
      <bitfield range="" begin="15" width="8" end="8" rwaccess="RW" description="For register NVIC_IPR*3, the priority of interrupt number 4*3+1, or is RES0 if the PE does not implement this interrupt" id="PRI_N1" resetval="0x0">
      </bitfield>
      <bitfield range="" begin="7" width="8" end="0" rwaccess="RW" description="For register NVIC_IPR*3, the priority of interrupt number 4*3+0, or is RES0 if the PE does not implement this interrupt" id="PRI_N0" resetval="0x0">
      </bitfield>
   </register>
   <register acronym="IPR4" width="32" description="Sets or reads interrupt priorities" id="IPR4" offset="0x310">
      <bitfield range="" begin="31" width="8" end="24" rwaccess="RW" description="For register NVIC_IPR*4, the priority of interrupt number 4*4+3, or is RES0 if the PE does not implement this interrupt" id="PRI_N3" resetval="0x0">
      </bitfield>
      <bitfield range="" begin="23" width="8" end="16" rwaccess="RW" description="For register NVIC_IPR*4, the priority of interrupt number 4*4+2, or is RES0 if the PE does not implement this interrupt" id="PRI_N2" resetval="0x0">
      </bitfield>
      <bitfield range="" begin="15" width="8" end="8" rwaccess="RW" description="For register NVIC_IPR*4, the priority of interrupt number 4*4+1, or is RES0 if the PE does not implement this interrupt" id="PRI_N1" resetval="0x0">
      </bitfield>
      <bitfield range="" begin="7" width="8" end="0" rwaccess="RW" description="For register NVIC_IPR*4, the priority of interrupt number 4*4+0, or is RES0 if the PE does not implement this interrupt" id="PRI_N0" resetval="0x0">
      </bitfield>
   </register>
   <register acronym="IPR5" width="32" description="Sets or reads interrupt priorities" id="IPR5" offset="0x314">
      <bitfield range="" begin="31" width="8" end="24" rwaccess="RW" description="For register NVIC_IPR*5, the priority of interrupt number 4*5+3, or is RES0 if the PE does not implement this interrupt" id="PRI_N3" resetval="0x0">
      </bitfield>
      <bitfield range="" begin="23" width="8" end="16" rwaccess="RW" description="For register NVIC_IPR*5, the priority of interrupt number 4*5+2, or is RES0 if the PE does not implement this interrupt" id="PRI_N2" resetval="0x0">
      </bitfield>
      <bitfield range="" begin="15" width="8" end="8" rwaccess="RW" description="For register NVIC_IPR*5, the priority of interrupt number 4*5+1, or is RES0 if the PE does not implement this interrupt" id="PRI_N1" resetval="0x0">
      </bitfield>
      <bitfield range="" begin="7" width="8" end="0" rwaccess="RW" description="For register NVIC_IPR*5, the priority of interrupt number 4*5+0, or is RES0 if the PE does not implement this interrupt" id="PRI_N0" resetval="0x0">
      </bitfield>
   </register>
   <register acronym="IPR6" width="32" description="Sets or reads interrupt priorities" id="IPR6" offset="0x318">
      <bitfield range="" begin="31" width="8" end="24" rwaccess="RW" description="For register NVIC_IPR*6, the priority of interrupt number 4*6+3, or is RES0 if the PE does not implement this interrupt" id="PRI_N3" resetval="0x0">
      </bitfield>
      <bitfield range="" begin="23" width="8" end="16" rwaccess="RW" description="For register NVIC_IPR*6, the priority of interrupt number 4*6+2, or is RES0 if the PE does not implement this interrupt" id="PRI_N2" resetval="0x0">
      </bitfield>
      <bitfield range="" begin="15" width="8" end="8" rwaccess="RW" description="For register NVIC_IPR*6, the priority of interrupt number 4*6+1, or is RES0 if the PE does not implement this interrupt" id="PRI_N1" resetval="0x0">
      </bitfield>
      <bitfield range="" begin="7" width="8" end="0" rwaccess="RW" description="For register NVIC_IPR*6, the priority of interrupt number 4*6+0, or is RES0 if the PE does not implement this interrupt" id="PRI_N0" resetval="0x0">
      </bitfield>
   </register>
   <register acronym="IPR7" width="32" description="Sets or reads interrupt priorities" id="IPR7" offset="0x31c">
      <bitfield range="" begin="31" width="8" end="24" rwaccess="RW" description="For register NVIC_IPR*7, the priority of interrupt number 4*7+3, or is RES0 if the PE does not implement this interrupt" id="PRI_N3" resetval="0x0">
      </bitfield>
      <bitfield range="" begin="23" width="8" end="16" rwaccess="RW" description="For register NVIC_IPR*7, the priority of interrupt number 4*7+2, or is RES0 if the PE does not implement this interrupt" id="PRI_N2" resetval="0x0">
      </bitfield>
      <bitfield range="" begin="15" width="8" end="8" rwaccess="RW" description="For register NVIC_IPR*7, the priority of interrupt number 4*7+1, or is RES0 if the PE does not implement this interrupt" id="PRI_N1" resetval="0x0">
      </bitfield>
      <bitfield range="" begin="7" width="8" end="0" rwaccess="RW" description="For register NVIC_IPR*7, the priority of interrupt number 4*7+0, or is RES0 if the PE does not implement this interrupt" id="PRI_N0" resetval="0x0">
      </bitfield>
   </register>
   <register acronym="IPR8" width="32" description="Sets or reads interrupt priorities" id="IPR8" offset="0x320">
      <bitfield range="" begin="31" width="8" end="24" rwaccess="RW" description="For register NVIC_IPR*8, the priority of interrupt number 4*8+3, or is RES0 if the PE does not implement this interrupt" id="PRI_N3" resetval="0x0">
      </bitfield>
      <bitfield range="" begin="23" width="8" end="16" rwaccess="RW" description="For register NVIC_IPR*8, the priority of interrupt number 4*8+2, or is RES0 if the PE does not implement this interrupt" id="PRI_N2" resetval="0x0">
      </bitfield>
      <bitfield range="" begin="15" width="8" end="8" rwaccess="RW" description="For register NVIC_IPR*8, the priority of interrupt number 4*8+1, or is RES0 if the PE does not implement this interrupt" id="PRI_N1" resetval="0x0">
      </bitfield>
      <bitfield range="" begin="7" width="8" end="0" rwaccess="RW" description="For register NVIC_IPR*8, the priority of interrupt number 4*8+0, or is RES0 if the PE does not implement this interrupt" id="PRI_N0" resetval="0x0">
      </bitfield>
   </register>
   <register acronym="IPR9" width="32" description="Sets or reads interrupt priorities" id="IPR9" offset="0x324">
      <bitfield range="" begin="31" width="8" end="24" rwaccess="RW" description="For register NVIC_IPR*9, the priority of interrupt number 4*9+3, or is RES0 if the PE does not implement this interrupt" id="PRI_N3" resetval="0x0">
      </bitfield>
      <bitfield range="" begin="23" width="8" end="16" rwaccess="RW" description="For register NVIC_IPR*9, the priority of interrupt number 4*9+2, or is RES0 if the PE does not implement this interrupt" id="PRI_N2" resetval="0x0">
      </bitfield>
      <bitfield range="" begin="15" width="8" end="8" rwaccess="RW" description="For register NVIC_IPR*9, the priority of interrupt number 4*9+1, or is RES0 if the PE does not implement this interrupt" id="PRI_N1" resetval="0x0">
      </bitfield>
      <bitfield range="" begin="7" width="8" end="0" rwaccess="RW" description="For register NVIC_IPR*9, the priority of interrupt number 4*9+0, or is RES0 if the PE does not implement this interrupt" id="PRI_N0" resetval="0x0">
      </bitfield>
   </register>
   <register acronym="IPR10" width="32" description="Sets or reads interrupt priorities" id="IPR10" offset="0x328">
      <bitfield range="" begin="31" width="8" end="24" rwaccess="RW" description="For register NVIC_IPR*10, the priority of interrupt number 4*10+3, or is RES0 if the PE does not implement this interrupt" id="PRI_N3" resetval="0x0">
      </bitfield>
      <bitfield range="" begin="23" width="8" end="16" rwaccess="RW" description="For register NVIC_IPR*10, the priority of interrupt number 4*10+2, or is RES0 if the PE does not implement this interrupt" id="PRI_N2" resetval="0x0">
      </bitfield>
      <bitfield range="" begin="15" width="8" end="8" rwaccess="RW" description="For register NVIC_IPR*10, the priority of interrupt number 4*10+1, or is RES0 if the PE does not implement this interrupt" id="PRI_N1" resetval="0x0">
      </bitfield>
      <bitfield range="" begin="7" width="8" end="0" rwaccess="RW" description="For register NVIC_IPR*10, the priority of interrupt number 4*10+0, or is RES0 if the PE does not implement this interrupt" id="PRI_N0" resetval="0x0">
      </bitfield>
   </register>
   <register acronym="IPR11" width="32" description="Sets or reads interrupt priorities" id="IPR11" offset="0x32c">
      <bitfield range="" begin="31" width="8" end="24" rwaccess="RW" description="For register NVIC_IPR*11, the priority of interrupt number 4*11+3, or is RES0 if the PE does not implement this interrupt" id="PRI_N3" resetval="0x0">
      </bitfield>
      <bitfield range="" begin="23" width="8" end="16" rwaccess="RW" description="For register NVIC_IPR*11, the priority of interrupt number 4*11+2, or is RES0 if the PE does not implement this interrupt" id="PRI_N2" resetval="0x0">
      </bitfield>
      <bitfield range="" begin="15" width="8" end="8" rwaccess="RW" description="For register NVIC_IPR*11, the priority of interrupt number 4*11+1, or is RES0 if the PE does not implement this interrupt" id="PRI_N1" resetval="0x0">
      </bitfield>
      <bitfield range="" begin="7" width="8" end="0" rwaccess="RW" description="For register NVIC_IPR*11, the priority of interrupt number 4*11+0, or is RES0 if the PE does not implement this interrupt" id="PRI_N0" resetval="0x0">
      </bitfield>
   </register>
</module>
