Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.2 (win64) Build 2258646 Thu Jun 14 20:03:12 MDT 2018
| Date         : Thu Nov  6 23:34:41 2025
| Host         : Eldentop running 64-bit major release  (build 9200)
| Command      : report_drc -file sorting_visualizer_top_drc_routed.rpt -pb sorting_visualizer_top_drc_routed.pb -rpx sorting_visualizer_top_drc_routed.rpx
| Design       : sorting_visualizer_top
| Device       : xc7a35tcpg236-1
| Speed File   : -1
| Design State : Routed
------------------------------------------------------------------------------------------------------------------------------------------------------------

Report DRC

Table of Contents
-----------------
1. REPORT SUMMARY
2. REPORT DETAILS

1. REPORT SUMMARY
-----------------
            Netlist: netlist
          Floorplan: design_1
      Design limits: <entire design considered>
           Ruledeck: default
             Max violations: <unlimited>
             Violations found: 1
+--------+----------+------------------------------------------------+------------+
| Rule   | Severity | Description                                    | Violations |
+--------+----------+------------------------------------------------+------------+
| PLIO-3 | Warning  | Placement Constraints Check for IO constraints | 1          |
+--------+----------+------------------------------------------------+------------+

2. REPORT DETAILS
-----------------
PLIO-3#1 Warning
Placement Constraints Check for IO constraints  
Partially locked IO Bus is found. Following components of the IO Bus sw[15:0] are not locked:  sw[11] sw[9] sw[8] sw[7] sw[6] sw[5]
Related violations: <none>


