vhdl xil_defaultlib  \
"../../../bd/system/ip/system_axi_iic_main_0/sim/system_axi_iic_main_0.vhd" \
"../../../bd/system/ip/system_sys_rstgen_0/sim/system_sys_rstgen_0.vhd" \
"../../../bd/system/ip/system_util_ad9361_divclk_reset_0/sim/system_util_ad9361_divclk_reset_0.vhd" \
"../../../bd/system/ip/system_axi_hp1_interconnect_0/bd_0/ip/ip_1/sim/bd_31bd_psr_aclk_0.vhd" \
"../../../bd/system/ip/system_axi_hp2_interconnect_0/bd_0/ip/ip_1/sim/bd_c0fd_psr_aclk_0.vhd" \
"../../../bd/system/ip/system_rst_sys_ps7_200M_1_0/sim/system_rst_sys_ps7_200M_1_0.vhd" \
"../../../bd/system/ip/system_axi_f9_uart_0/sim/system_axi_f9_uart_0.vhd" \
"../../../bd/system/ip/system_axi_pltfm_uart_0/sim/system_axi_pltfm_uart_0.vhd" \
"../../../bd/system/ip/system_axi_fipy_uart_0/sim/system_axi_fipy_uart_0.vhd" \

nosort
