# compile vhdl design source files
vhdl xil_defaultlib  \
"../../../../guia_06.srcs/sources_1/new/myDeco7Seg.vhd" \
"../../../../guia_06.srcs/sim_1/imports/capitulo06/myDeco7Seg_tb.vhd" \

# Do not sort compile order
nosort
