#-----------------------------------------------------------
# Vivado v2019.2 (64-bit)
# SW Build 2708876 on Wed Nov  6 21:40:23 MST 2019
# IP Build 2700528 on Thu Nov  7 00:09:20 MST 2019
# Start of session at: Fri Jun 10 12:31:21 2022
# Process ID: 3460
# Current directory: D:/GitHub/VBTech/VBTech/BISTEthernetPacket/BISTEthernetPacket.runs/synth_1
# Command line: vivado.exe -log transmitter.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source transmitter.tcl
# Log file: D:/GitHub/VBTech/VBTech/BISTEthernetPacket/BISTEthernetPacket.runs/synth_1/transmitter.vds
# Journal file: D:/GitHub/VBTech/VBTech/BISTEthernetPacket/BISTEthernetPacket.runs/synth_1\vivado.jou
#-----------------------------------------------------------
source transmitter.tcl -notrace
Command: synth_design -top transmitter -part xcku5p-ffvb676-2-e
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xcku5p'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xcku5p'
INFO: [Device 21-403] Loading part xcku5p-ffvb676-2-e
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 6848 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 1557.938 ; gain = 98.914
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'transmitter' [D:/GitHub/VBTech/VBTech/BISTEthernetPacket/BISTEthernetPacket.srcs/sources_1/new/transmitter.v:21]
	Parameter CHID_NUM bound to: 4 - type: integer 
	Parameter LENGTH_W bound to: 16 - type: integer 
	Parameter NUM_PKT_W bound to: 16 - type: integer 
	Parameter D_W bound to: 32 - type: integer 
	Parameter PKT_CH_W bound to: 2 - type: integer 
	Parameter PAYLOAD_W bound to: 1500 - type: integer 
	Parameter DA bound to: 48'b101010101010101010101010101010101010101010101010 
	Parameter SA bound to: 48'b010101010101010101010101010101010101010101010101 
	Parameter VLAN bound to: 286331153 - type: integer 
	Parameter TYPE bound to: 8738 - type: integer 
	Parameter s0 bound to: 3'b000 
	Parameter s1 bound to: 3'b001 
	Parameter s2 bound to: 3'b010 
	Parameter s3 bound to: 3'b011 
	Parameter s4 bound to: 3'b100 
INFO: [Synth 8-155] case statement is not full and has no default [D:/GitHub/VBTech/VBTech/BISTEthernetPacket/BISTEthernetPacket.srcs/sources_1/new/transmitter.v:193]
INFO: [Synth 8-6155] done synthesizing module 'transmitter' (1#1) [D:/GitHub/VBTech/VBTech/BISTEthernetPacket/BISTEthernetPacket.srcs/sources_1/new/transmitter.v:21]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:06 ; elapsed = 00:00:09 . Memory (MB): peak = 1688.941 ; gain = 229.918
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:10 ; elapsed = 00:00:13 . Memory (MB): peak = 1688.941 ; gain = 229.918
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:10 ; elapsed = 00:00:13 . Memory (MB): peak = 1688.941 ; gain = 229.918
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 1688.941 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [D:/GitHub/VBTech/VBTech/BISTEthernetPacket/BISTEthernetPacket.srcs/constrs_1/new/constraint.xdc]
create_clock: Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 2178.078 ; gain = 21.105
Finished Parsing XDC File [D:/GitHub/VBTech/VBTech/BISTEthernetPacket/BISTEthernetPacket.srcs/constrs_1/new/constraint.xdc]
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.010 . Memory (MB): peak = 2178.078 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.853 . Memory (MB): peak = 2178.078 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:51 ; elapsed = 00:00:58 . Memory (MB): peak = 2178.078 ; gain = 719.055
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xcku5p-ffvb676-2-e
INFO: [Synth 8-6742] Reading net delay rules and data
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:51 ; elapsed = 00:00:58 . Memory (MB): peak = 2178.078 ; gain = 719.055
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:52 ; elapsed = 00:00:58 . Memory (MB): peak = 2178.078 ; gain = 719.055
---------------------------------------------------------------------------------
INFO: [Synth 8-802] inferred FSM for state register 'state_reg_reg' in module 'transmitter'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                      s0 |                              000 |                              000
                      s1 |                              001 |                              001
                      s2 |                              010 |                              010
                      s3 |                              011 |                              011
                      s4 |                              100 |                              100
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg_reg' using encoding 'sequential' in module 'transmitter'
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:02:16 ; elapsed = 00:02:27 . Memory (MB): peak = 3137.348 ; gain = 1678.324
---------------------------------------------------------------------------------

Report RTL Partitions: 
+------+-----------------------------+------------+----------+
|      |RTL Partition                |Replication |Instances |
+------+-----------------------------+------------+----------+
|1     |case__26_transmitter__GD     |           1|     24290|
|2     |fsm__GB1                     |           1|     36150|
|3     |datapath__10_transmitter__GD |           1|    198560|
|4     |case__40_transmitter__GD     |           1|     65280|
|5     |datapath__9_transmitter__GD  |           1|    196400|
|6     |transmitter__GCB3            |           1|     44831|
|7     |reg__2_transmitter           |           1|     12000|
|8     |case__41_transmitter__GD     |           1|     65280|
|9     |case__42_transmitter__GD     |           1|     65280|
|10    |case__43_transmitter__GD     |           1|     65280|
|11    |case__44_transmitter__GD     |           1|     65280|
|12    |case__45_transmitter__GD     |           1|     65280|
|13    |case__46_transmitter__GD     |           1|     65280|
|14    |case__47_transmitter__GD     |           1|     65280|
|15    |case__48_transmitter__GD     |           1|     65280|
|16    |case__49_transmitter__GD     |           1|     65280|
|17    |case__50_transmitter__GD     |           1|     65280|
|18    |case__51_transmitter__GD     |           1|     65280|
|19    |case__53_transmitter__GD     |           1|     65280|
|20    |case__52_transmitter__GD     |           1|     65280|
|21    |case__54_transmitter__GD     |           1|     65280|
|22    |transmitter__GCB19           |           1|       124|
|23    |case__55_transmitter__GD     |           1|     65280|
|24    |case__56_transmitter__GD     |           1|     65280|
|25    |case__57_transmitter__GD     |           1|     65280|
|26    |case__58_transmitter__GD     |           1|     65280|
|27    |case__59_transmitter__GD     |           1|     65280|
|28    |case__60_transmitter__GD     |           1|     65280|
|29    |case__61_transmitter__GD     |           1|     65280|
|30    |case__62_transmitter__GD     |           1|     65280|
|31    |case__64_transmitter__GD     |           1|     65280|
|32    |case__63_transmitter__GD     |           1|     65280|
|33    |case__65_transmitter__GD     |           1|     65280|
|34    |case__66_transmitter__GD     |           1|     65280|
|35    |case__67_transmitter__GD     |           1|     65280|
|36    |case__39_transmitter__GD     |           1|     65280|
|37    |muxpart__13_transmitter      |           1|     16128|
|38    |case__68_transmitter__GD     |           1|     65280|
|39    |case__69_transmitter__GD     |           1|     65280|
|40    |case__70_transmitter__GD     |           1|     65280|
|41    |case__71_transmitter__GD     |           1|     65280|
|42    |case__72_transmitter__GD     |           1|     65280|
|43    |case__73_transmitter__GD     |           1|     65280|
|44    |case__74_transmitter__GD     |           1|     65280|
|45    |case__75_transmitter__GD     |           1|     65280|
|46    |case__76_transmitter__GD     |           1|     65280|
|47    |case__77_transmitter__GD     |           1|     65280|
|48    |reg__3_transmitter           |           1|     12144|
|49    |case__78_transmitter__GD     |           1|     65280|
|50    |case__79_transmitter__GD     |           1|     65280|
|51    |case__80_transmitter__GD     |           1|     65280|
|52    |case__81_transmitter__GD     |           1|     65280|
|53    |case__82_transmitter__GD     |           1|     65280|
|54    |case__83_transmitter__GD     |           1|     65280|
|55    |case__84_transmitter__GD     |           1|     65280|
|56    |case__85_transmitter__GD     |           1|     65280|
|57    |transmitter__GCB54           |           1|       262|
|58    |case__86_transmitter__GD     |           1|     65280|
|59    |case__102_transmitter__GD    |           1|     65280|
|60    |case__101_transmitter__GD    |           1|     65280|
|61    |case__100_transmitter__GD    |           1|     65280|
|62    |case__99_transmitter__GD     |           1|     65280|
|63    |case__98_transmitter__GD     |           1|     65280|
|64    |case__97_transmitter__GD     |           1|     65280|
|65    |case__96_transmitter__GD     |           1|     65280|
|66    |case__95_transmitter__GD     |           1|     65280|
|67    |case__94_transmitter__GD     |           1|     65280|
|68    |case__93_transmitter__GD     |           1|     65280|
|69    |case__92_transmitter__GD     |           1|     65280|
|70    |case__91_transmitter__GD     |           1|     65280|
|71    |case__90_transmitter__GD     |           1|     65280|
|72    |case__89_transmitter__GD     |           1|     65280|
|73    |case__88_transmitter__GD     |           1|     65280|
|74    |case__87_transmitter__GD     |           1|     65280|
|75    |transmitter__GCB72           |           1|       681|
|76    |transmitter__GCB73           |           1|     60000|
|77    |logic__26_transmitter__GD    |           1|     12000|
|78    |datapath__12_transmitter__GD |           1|     44769|
+------+-----------------------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
INFO: [Synth 8-3538] Detected potentially large (wide) register payload_reg_reg [D:/GitHub/VBTech/VBTech/BISTEthernetPacket/BISTEthernetPacket.srcs/sources_1/new/transmitter.v:104]
INFO: [Synth 8-3538] Detected potentially large (wide) register data_out_reg_reg [D:/GitHub/VBTech/VBTech/BISTEthernetPacket/BISTEthernetPacket.srcs/sources_1/new/transmitter.v:106]
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 4     
	   2 Input     16 Bit       Adders := 2     
	   3 Input      8 Bit       Adders := 1     
+---Registers : 
	            12144 Bit    Registers := 1     
	            12000 Bit    Registers := 1     
	              256 Bit    Registers := 1     
	               16 Bit    Registers := 3     
	                6 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   5 Input  12144 Bit        Muxes := 1     
	   5 Input  12000 Bit        Muxes := 2     
	   2 Input  12000 Bit        Muxes := 1     
	   5 Input     16 Bit        Muxes := 2     
	   2 Input     16 Bit        Muxes := 3     
	   2 Input      6 Bit        Muxes := 1     
	   5 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 4     
	   5 Input      1 Bit        Muxes := 8     
	   2 Input      1 Bit        Muxes := 26    
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
INFO: [Synth 8-3538] Detected potentially large (wide) register payload_reg_reg [D:/GitHub/VBTech/VBTech/BISTEthernetPacket/BISTEthernetPacket.srcs/sources_1/new/transmitter.v:104]
INFO: [Synth 8-3538] Detected potentially large (wide) register data_out_reg_reg [D:/GitHub/VBTech/VBTech/BISTEthernetPacket/BISTEthernetPacket.srcs/sources_1/new/transmitter.v:106]
Hierarchical RTL Component report 
Module transmitter 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 4     
	   2 Input     16 Bit       Adders := 2     
	   3 Input      8 Bit       Adders := 1     
+---Registers : 
	            12144 Bit    Registers := 1     
	            12000 Bit    Registers := 1     
	              256 Bit    Registers := 1     
	               16 Bit    Registers := 3     
	                6 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   5 Input  12144 Bit        Muxes := 1     
	   5 Input  12000 Bit        Muxes := 2     
	   2 Input  12000 Bit        Muxes := 1     
	   5 Input     16 Bit        Muxes := 2     
	   2 Input     16 Bit        Muxes := 3     
	   2 Input      6 Bit        Muxes := 1     
	   5 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 4     
	   5 Input      1 Bit        Muxes := 8     
	   2 Input      1 Bit        Muxes := 26    
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 1824 (col length:96)
BRAMs: 960 (col length: RAMB18 96 RAMB36 48)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
INFO: [Synth 8-5580] Multithreading enabled for synth_design using a maximum of 2 processes.
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
INFO: [Synth 8-4471] merging register 'counter_reg_reg[15:0]' into 'counter_reg_reg[15:0]' [D:/GitHub/VBTech/VBTech/BISTEthernetPacket/BISTEthernetPacket.srcs/sources_1/new/transmitter.v:108]
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:05:43 ; elapsed = 00:08:03 . Memory (MB): peak = 3272.441 ; gain = 1813.418
---------------------------------------------------------------------------------

Report RTL Partitions: 
+------+-----------------------------+------------+----------+
|      |RTL Partition                |Replication |Instances |
+------+-----------------------------+------------+----------+
|1     |case__26_transmitter__GD     |           1|     24288|
|2     |fsm__GB1                     |           1|     36162|
|3     |datapath__10_transmitter__GD |           1|    198560|
|4     |case__40_transmitter__GD     |           1|      2295|
|5     |datapath__9_transmitter__GD  |           1|    196400|
|6     |transmitter__GCB3            |           1|     44806|
|7     |reg__2_transmitter           |           1|     12000|
|8     |case__41_transmitter__GD     |           1|      2295|
|9     |case__42_transmitter__GD     |           1|      2295|
|10    |case__43_transmitter__GD     |           1|      2295|
|11    |case__44_transmitter__GD     |           1|      2295|
|12    |case__45_transmitter__GD     |           1|      2295|
|13    |case__46_transmitter__GD     |           1|      2295|
|14    |case__47_transmitter__GD     |           1|      2295|
|15    |case__48_transmitter__GD     |           1|      2295|
|16    |case__49_transmitter__GD     |           1|      2295|
|17    |case__50_transmitter__GD     |           1|      2295|
|18    |case__51_transmitter__GD     |           1|      2295|
|19    |case__53_transmitter__GD     |           1|      2295|
|20    |case__52_transmitter__GD     |           1|      2295|
|21    |case__54_transmitter__GD     |           1|      2295|
|22    |transmitter__GCB19           |           1|        21|
|23    |case__55_transmitter__GD     |           1|      2295|
|24    |case__56_transmitter__GD     |           1|      2295|
|25    |case__57_transmitter__GD     |           1|      2295|
|26    |case__58_transmitter__GD     |           1|      2295|
|27    |case__59_transmitter__GD     |           1|      2295|
|28    |case__60_transmitter__GD     |           1|      2295|
|29    |case__61_transmitter__GD     |           1|      2295|
|30    |case__62_transmitter__GD     |           1|      2295|
|31    |case__64_transmitter__GD     |           1|      2295|
|32    |case__63_transmitter__GD     |           1|      2295|
|33    |case__65_transmitter__GD     |           1|      2295|
|34    |case__66_transmitter__GD     |           1|      2295|
|35    |case__67_transmitter__GD     |           1|      2295|
|36    |case__39_transmitter__GD     |           1|      2295|
|37    |muxpart__13_transmitter      |           1|     16128|
|38    |case__68_transmitter__GD     |           1|      2295|
|39    |case__69_transmitter__GD     |           1|      2295|
|40    |case__70_transmitter__GD     |           1|      2295|
|41    |case__71_transmitter__GD     |           1|      2295|
|42    |case__72_transmitter__GD     |           1|      2295|
|43    |case__73_transmitter__GD     |           1|      2295|
|44    |case__74_transmitter__GD     |           1|      2295|
|45    |case__75_transmitter__GD     |           1|      2295|
|46    |case__76_transmitter__GD     |           1|      2295|
|47    |case__77_transmitter__GD     |           1|      2295|
|48    |reg__3_transmitter           |           1|     12144|
|49    |case__78_transmitter__GD     |           1|      2295|
|50    |case__79_transmitter__GD     |           1|      2295|
|51    |case__80_transmitter__GD     |           1|      2295|
|52    |case__81_transmitter__GD     |           1|      2295|
|53    |case__82_transmitter__GD     |           1|      2295|
|54    |case__83_transmitter__GD     |           1|      2295|
|55    |case__84_transmitter__GD     |           1|      2295|
|56    |case__85_transmitter__GD     |           1|      2295|
|57    |transmitter__GCB54           |           1|       262|
|58    |case__86_transmitter__GD     |           1|      2295|
|59    |case__102_transmitter__GD    |           1|      2295|
|60    |case__101_transmitter__GD    |           1|      2295|
|61    |case__100_transmitter__GD    |           1|      2295|
|62    |case__99_transmitter__GD     |           1|      2295|
|63    |case__98_transmitter__GD     |           1|      2295|
|64    |case__97_transmitter__GD     |           1|      2295|
|65    |case__96_transmitter__GD     |           1|      2295|
|66    |case__95_transmitter__GD     |           1|      2295|
|67    |case__94_transmitter__GD     |           1|      2295|
|68    |case__93_transmitter__GD     |           1|      2295|
|69    |case__92_transmitter__GD     |           1|      2295|
|70    |case__91_transmitter__GD     |           1|      2295|
|71    |case__90_transmitter__GD     |           1|      2295|
|72    |case__89_transmitter__GD     |           1|      2295|
|73    |case__88_transmitter__GD     |           1|      2295|
|74    |case__87_transmitter__GD     |           1|      2295|
|75    |transmitter__GCB72           |           1|       474|
|76    |transmitter__GCB73           |           1|     72000|
|77    |logic__26_transmitter__GD    |           1|         0|
|78    |datapath__12_transmitter__GD |           1|      1882|
+------+-----------------------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:06:08 ; elapsed = 00:08:44 . Memory (MB): peak = 3272.441 ; gain = 1813.418
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
