$date
	Fri Oct 14 19:48:27 2022
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module siso_shift_register_tb $end
$var wire 8 ! so_o [7:0] $end
$var reg 1 " clk $end
$var reg 1 # reset $end
$var reg 1 $ si_i $end
$scope module siso_shift_register1 $end
$var wire 1 " clk $end
$var wire 1 # reset $end
$var wire 1 $ si_i $end
$var reg 8 % so_o [7:0] $end
$scope begin counter $end
$upscope $end
$upscope $end
$scope begin $ivl_for_loop0 $end
$var integer 32 & i [31:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
b0 &
bx0 %
0$
0#
1"
bx0 !
$end
#1
b0 !
b0 %
1#
0"
#2
0#
1"
#3
1$
0"
#4
b1 !
b1 %
1"
#5
0"
0$
#6
b10 !
b10 %
1"
#7
0"
b1 &
#8
b100 !
b100 %
1"
b10 &
#9
0"
b11 &
#10
b1000 !
b1000 %
1"
b100 &
#11
0"
b101 &
#12
b10000 !
b10000 %
1"
b110 &
#13
0"
b111 &
#14
b100000 !
b100000 %
1"
b1000 &
#15
0"
b1001 &
#16
b1000000 !
b1000000 %
1"
b1010 &
#17
0"
b1011 &
#18
b10000000 !
b10000000 %
1"
b1100 &
#19
0"
b1101 &
#20
b0 !
b0 %
1"
b1110 &
#21
0"
b1111 &
#22
1"
b10000 &
