Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version     : Vivado v.2020.2 (win64) Build 3064766 Wed Nov 18 09:12:45 MST 2020
| Date             : Mon Nov 20 01:34:22 2023
| Host             : LAPTOP-UGQ0I2VJ running 64-bit major release  (build 9200)
| Command          : report_power -file RF_transceiver_3module_power_routed.rpt -pb RF_transceiver_3module_power_summary_routed.pb -rpx RF_transceiver_3module_power_routed.rpx
| Design           : RF_transceiver_3module
| Device           : xc7z020clg400-1
| Design State     : routed
| Grade            : commercial
| Process          : typical
| Characterization : Production
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Power Report

Table of Contents
-----------------
1. Summary
1.1 On-Chip Components
1.2 Power Supply Summary
1.3 Confidence Level
2. Settings
2.1 Environment
2.2 Clock Constraints
3. Detailed Reports
3.1 By Hierarchy

1. Summary
----------

+--------------------------+----------------------------------+
| Total On-Chip Power (W)  | 12.568 (Junction temp exceeded!) |
| Design Power Budget (W)  | Unspecified*                     |
| Power Budget Margin (W)  | NA                               |
| Dynamic (W)              | 11.527                           |
| Device Static (W)        | 1.041                            |
| Effective TJA (C/W)      | 11.5                             |
| Max Ambient (C)          | 0.0                              |
| Junction Temperature (C) | 125.0                            |
| Confidence Level         | Low                              |
| Setting File             | ---                              |
| Simulation Activity File | ---                              |
| Design Nets Matched      | NA                               |
+--------------------------+----------------------------------+
* Specify Design Power Budget using, set_operating_conditions -design_power_budget <value in Watts>


1.1 On-Chip Components
----------------------

+--------------------------+-----------+----------+-----------+-----------------+
| On-Chip                  | Power (W) | Used     | Available | Utilization (%) |
+--------------------------+-----------+----------+-----------+-----------------+
| Slice Logic              |     4.886 |     3013 |       --- |             --- |
|   LUT as Logic           |     4.216 |     1514 |     53200 |            2.85 |
|   CARRY4                 |     0.488 |      102 |     13300 |            0.77 |
|   Register               |     0.176 |      879 |    106400 |            0.83 |
|   BUFG                   |     0.006 |        1 |        32 |            3.13 |
|   LUT as Distributed RAM |    <0.001 |      108 |     17400 |            0.62 |
|   Others                 |     0.000 |       90 |       --- |             --- |
| Signals                  |     4.410 |     2185 |       --- |             --- |
| I/O                      |     2.230 |       23 |       125 |           18.40 |
| Static Power             |     1.041 |          |           |                 |
| Total                    |    12.568 |          |           |                 |
+--------------------------+-----------+----------+-----------+-----------------+


1.2 Power Supply Summary
------------------------

+-----------+-------------+-----------+-------------+------------+-------------+-------------+------------+
| Source    | Voltage (V) | Total (A) | Dynamic (A) | Static (A) | Powerup (A) | Budget (A)  | Margin (A) |
+-----------+-------------+-----------+-------------+------------+-------------+-------------+------------+
| Vccint    |       1.000 |     9.647 |       9.348 |      0.299 |       NA    | Unspecified | NA         |
| Vccaux    |       1.800 |     0.180 |       0.080 |      0.100 |       NA    | Unspecified | NA         |
| Vcco33    |       3.300 |     0.618 |       0.617 |      0.001 |       NA    | Unspecified | NA         |
| Vcco25    |       2.500 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| Vcco18    |       1.800 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| Vcco15    |       1.500 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| Vcco135   |       1.350 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| Vcco12    |       1.200 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| Vccaux_io |       1.800 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| Vccbram   |       1.000 |     0.026 |       0.000 |      0.026 |       NA    | Unspecified | NA         |
| MGTAVcc   |       1.000 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| MGTAVtt   |       1.200 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| MGTVccaux |       1.800 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| Vccpint   |       1.000 |     0.473 |       0.000 |      0.473 |       NA    | Unspecified | NA         |
| Vccpaux   |       1.800 |     0.010 |       0.000 |      0.010 |       NA    | Unspecified | NA         |
| Vccpll    |       1.800 |     0.003 |       0.000 |      0.003 |       NA    | Unspecified | NA         |
| Vcco_ddr  |       1.500 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| Vcco_mio0 |       1.800 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| Vcco_mio1 |       1.800 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| Vccadc    |       1.800 |     0.020 |       0.000 |      0.020 |       NA    | Unspecified | NA         |
+-----------+-------------+-----------+-------------+------------+-------------+-------------+------------+


1.3 Confidence Level
--------------------

+-----------------------------+------------+--------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------+
| User Input Data             | Confidence | Details                                                | Action                                                                                                             |
+-----------------------------+------------+--------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------+
| Design implementation state | High       | Design is routed                                       |                                                                                                                    |
| Clock nodes activity        | Low        | User specified less than 75% of clocks                 | Provide missing clock activity with a constraint file, simulation results or by editing the "By Clock Domain" view |
| I/O nodes activity          | Low        | More than 75% of inputs are missing user specification | Provide missing input activity with simulation results or by editing the "By Resource Type -> I/Os" view           |
| Internal nodes activity     | Medium     | User specified less than 25% of internal nodes         | Provide missing internal nodes activity with simulation results or by editing the "By Resource Type" views         |
| Device models               | High       | Device models are Production                           |                                                                                                                    |
|                             |            |                                                        |                                                                                                                    |
| Overall confidence level    | Low        |                                                        |                                                                                                                    |
+-----------------------------+------------+--------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------+


2. Settings
-----------

2.1 Environment
---------------

+-----------------------+------------------------+
| Ambient Temp (C)      | 25.0                   |
| ThetaJA (C/W)         | 11.5                   |
| Airflow (LFM)         | 250                    |
| Heat Sink             | none                   |
| ThetaSA (C/W)         | 0.0                    |
| Board Selection       | medium (10"x10")       |
| # of Board Layers     | 8to11 (8 to 11 Layers) |
| Board Temperature (C) | 25.0                   |
+-----------------------+------------------------+


2.2 Clock Constraints
---------------------

+-------+--------+-----------------+
| Clock | Domain | Constraint (ns) |
+-------+--------+-----------------+


3. Detailed Reports
-------------------

3.1 By Hierarchy
----------------

+-----------------------------+-----------+
| Name                        | Power (W) |
+-----------------------------+-----------+
| RF_transceiver_3module      |    11.527 |
|   rf_transceiver_1          |     3.028 |
|     controller              |     0.733 |
|       buffer_mcu            |     0.401 |
|       waiting_module        |     0.061 |
|     uart_mcu                |     0.991 |
|       fifo_tx               |     0.330 |
|       rx_baudrate_generator |     0.243 |
|       rx_controller         |     0.050 |
|       tx_baudrate_generator |     0.231 |
|       tx_controller         |     0.135 |
|     uart_node               |     1.303 |
|       fifo_rx               |     0.306 |
|       fifo_tx               |     0.353 |
|       rx_baudrate_generator |     0.225 |
|       rx_controller         |     0.055 |
|       tx_baudrate_generator |     0.235 |
|       tx_controller         |     0.129 |
|   rf_transceiver_2          |     3.027 |
|     controller              |     0.731 |
|       buffer_mcu            |     0.398 |
|       waiting_module        |     0.065 |
|     uart_mcu                |     0.987 |
|       fifo_tx               |     0.333 |
|       rx_baudrate_generator |     0.246 |
|       rx_controller         |     0.052 |
|       tx_baudrate_generator |     0.230 |
|       tx_controller         |     0.124 |
|     uart_node               |     1.309 |
|       fifo_rx               |     0.290 |
|       fifo_tx               |     0.352 |
|       rx_baudrate_generator |     0.219 |
|       rx_controller         |     0.060 |
|       tx_baudrate_generator |     0.254 |
|       tx_controller         |     0.132 |
|   rf_transceiver_3          |     3.052 |
|     controller              |     0.719 |
|       buffer_mcu            |     0.385 |
|       waiting_module        |     0.063 |
|     uart_mcu                |     0.985 |
|       fifo_tx               |     0.337 |
|       rx_baudrate_generator |     0.248 |
|       rx_controller         |     0.055 |
|       tx_baudrate_generator |     0.223 |
|       tx_controller         |     0.120 |
|     uart_node               |     1.348 |
|       fifo_rx               |     0.334 |
|       fifo_tx               |     0.350 |
|       rx_baudrate_generator |     0.238 |
|       rx_controller         |     0.059 |
|       tx_baudrate_generator |     0.232 |
|       tx_controller         |     0.134 |
+-----------------------------+-----------+


