<head>
  <style>
    .log { font-family: "Courier New", Consolas, monospace; font-size: 80%; }
    .test-failed { background-color: #ffaaaa; }
    .test-passed { background-color: #aaffaa; }
  </style>
</head>
<body>
<h3><a href="https://github.com/zachjs/sv2v" target="_blank">zachjs-sv2v</a></h3>
<pre class="test-passed">
description: Tests imported from basejump
rc: 0 (means success: 1)
tags: basejump
incdirs: /tmpfs/src/github/sv-tests/third_party/cores/basejump_stl/bsg_noc /tmpfs/src/github/sv-tests/third_party/cores/basejump_stl/bsg_misc /tmpfs/src/github/sv-tests/third_party/cores/basejump_stl/bsg_cache
top_module: 
type: parsing
mode: parsing
files: <a href="../../../../third_party/cores/basejump_stl/bsg_cache/bsg_cache_non_blocking_pkg.v.html" target="file-frame">third_party/cores/basejump_stl/bsg_cache/bsg_cache_non_blocking_pkg.v</a> <a href="../../../../third_party/cores/basejump_stl/bsg_cache/bsg_cache_pkg.v.html" target="file-frame">third_party/cores/basejump_stl/bsg_cache/bsg_cache_pkg.v</a> <a href="../../../../third_party/cores/basejump_stl/bsg_misc/bsg_defines.v.html" target="file-frame">third_party/cores/basejump_stl/bsg_misc/bsg_defines.v</a> <a href="../../../../third_party/cores/basejump_stl/bsg_cache/bsg_cache_to_test_dram_tx.v.html" target="file-frame">third_party/cores/basejump_stl/bsg_cache/bsg_cache_to_test_dram_tx.v</a>
defines: 
time_elapsed: 0.319s
ram usage: 14636 KB
</pre>
<pre class="log">

zachjs-sv2v -I/tmpfs/src/github/sv-tests/third_party/cores/basejump_stl/bsg_noc -I/tmpfs/src/github/sv-tests/third_party/cores/basejump_stl/bsg_misc -I/tmpfs/src/github/sv-tests/third_party/cores/basejump_stl/bsg_cache <a href="../../../../third_party/cores/basejump_stl/bsg_cache/bsg_cache_non_blocking_pkg.v.html" target="file-frame">third_party/cores/basejump_stl/bsg_cache/bsg_cache_non_blocking_pkg.v</a> <a href="../../../../third_party/cores/basejump_stl/bsg_cache/bsg_cache_pkg.v.html" target="file-frame">third_party/cores/basejump_stl/bsg_cache/bsg_cache_pkg.v</a> <a href="../../../../third_party/cores/basejump_stl/bsg_misc/bsg_defines.v.html" target="file-frame">third_party/cores/basejump_stl/bsg_misc/bsg_defines.v</a> <a href="../../../../third_party/cores/basejump_stl/bsg_cache/bsg_cache_to_test_dram_tx.v.html" target="file-frame">third_party/cores/basejump_stl/bsg_cache/bsg_cache_to_test_dram_tx.v</a>
module bsg_cache_to_test_dram_tx (
	core_clk_i,
	core_reset_i,
	v_i,
	tag_i,
	ready_o,
	dma_data_i,
	dma_data_v_i,
	dma_data_yumi_o,
	dram_clk_i,
	dram_reset_i,
	dram_data_v_o,
	dram_data_o,
	dram_data_yumi_i
);
	parameter _sv2v_width_num_cache_p = 24;
	parameter [_sv2v_width_num_cache_p - 1:0] num_cache_p = &#34;inv&#34;;
	parameter _sv2v_width_data_width_p = 24;
	parameter [_sv2v_width_data_width_p - 1:0] data_width_p = &#34;inv&#34;;
	parameter _sv2v_width_block_size_in_words_p = 24;
	parameter [_sv2v_width_block_size_in_words_p - 1:0] block_size_in_words_p = &#34;inv&#34;;
	parameter _sv2v_width_dma_data_width_p = 24;
	parameter [_sv2v_width_dma_data_width_p - 1:0] dma_data_width_p = &#34;inv&#34;;
	parameter _sv2v_width_dram_data_width_p = 24;
	parameter [_sv2v_width_dram_data_width_p - 1:0] dram_data_width_p = &#34;inv&#34;;
	parameter num_req_lp = (block_size_in_words_p * data_width_p) / dram_data_width_p;
	parameter lg_num_cache_lp = (num_cache_p == 1 ? 1 : $clog2(num_cache_p));
	input core_clk_i;
	input core_reset_i;
	input v_i;
	input [lg_num_cache_lp - 1:0] tag_i;
	output wire ready_o;
	input [(num_cache_p * dma_data_width_p) - 1:0] dma_data_i;
	input [num_cache_p - 1:0] dma_data_v_i;
	output wire [num_cache_p - 1:0] dma_data_yumi_o;
	input dram_clk_i;
	input dram_reset_i;
	output wire dram_data_v_o;
	output wire [dram_data_width_p - 1:0] dram_data_o;
	input dram_data_yumi_i;
	wire tag_v_lo;
	wire [lg_num_cache_lp - 1:0] tag_lo;
	wire tag_yumi_li;
	bsg_fifo_1r1w_small #(
		.width_p(lg_num_cache_lp),
		.els_p(num_cache_p * num_req_lp)
	) tag_fifo(
		.clk_i(core_clk_i),
		.reset_i(core_reset_i),
		.v_i(v_i),
		.ready_o(ready_o),
		.data_i(tag_i),
		.v_o(tag_v_lo),
		.data_o(tag_lo),
		.yumi_i(tag_yumi_li)
	);
	wire [num_cache_p - 1:0] cache_sel;
	bsg_decode_with_v #(.num_out_p(num_cache_p)) demux(
		.i(tag_lo),
		.v_i(tag_v_lo),
		.o(cache_sel)
	);
	wire [num_cache_p - 1:0] sipo_v_li;
	wire [num_cache_p - 1:0] sipo_ready_lo;
	wire [(num_cache_p * dma_data_width_p) - 1:0] sipo_data_li;
	wire [num_cache_p - 1:0] sipo_v_lo;
	wire [(num_cache_p * dram_data_width_p) - 1:0] sipo_data_lo;
	wire [num_cache_p - 1:0] sipo_yumi_li;
	generate
		genvar i;
		for (i = 0; i &lt; num_cache_p; i = i + 1) bsg_serial_in_parallel_out_full #(
			.width_p(dma_data_width_p),
			.els_p(dram_data_width_p / dma_data_width_p)
		) sipo(
			.clk_i(core_clk_i),
			.reset_i(core_reset_i),
			.v_i(sipo_v_li[i]),
			.data_i(sipo_data_li[i * dma_data_width_p+:dma_data_width_p]),
			.ready_o(sipo_ready_lo[i]),
			.v_o(sipo_v_lo[i]),
			.data_o(sipo_data_lo[i * dram_data_width_p+:dram_data_width_p]),
			.yumi_i(sipo_yumi_li[i])
		);
	endgenerate
	generate
		if (num_req_lp == 1) begin
			assign sipo_v_li = dma_data_v_i;
			assign sipo_data_li = dma_data_i;
			assign dma_data_yumi_o = dma_data_v_i &amp; sipo_ready_lo;
		end
		else begin
			wire [num_cache_p - 1:0] fifo_ready_lo;
			for (i = 0; i &lt; num_cache_p; i = i + 1) begin
				bsg_fifo_1r1w_small #(
					.width_p(dma_data_width_p),
					.els_p((block_size_in_words_p * data_width_p) / dma_data_width_p)
				) fifo0(
					.clk_i(core_clk_i),
					.reset_i(core_reset_i),
					.v_i(dma_data_v_i[i]),
					.ready_o(fifo_ready_lo[i]),
					.data_i(dma_data_i[i * dma_data_width_p+:dma_data_width_p]),
					.v_o(sipo_v_li[i]),
					.data_o(sipo_data_li[i * dma_data_width_p+:dma_data_width_p]),
					.yumi_i(sipo_v_li[i] &amp; sipo_ready_lo[i])
				);
				assign dma_data_yumi_o[i] = fifo_ready_lo[i] &amp; dma_data_v_i[i];
			end
		end
	endgenerate
	wire afifo_full;
	wire [dram_data_width_p - 1:0] afifo_data_li;
	wire afifo_enq;
	bsg_async_fifo #(
		.lg_size_p((((num_cache_p * num_req_lp) &gt; 4 ? num_cache_p * num_req_lp : 4) == 1 ? 1 : $clog2(((num_cache_p * num_req_lp) &gt; 4 ? num_cache_p * num_req_lp : 4)))),
		.width_p(dram_data_width_p)
	) data_afifo(
		.w_clk_i(core_clk_i),
		.w_reset_i(core_reset_i),
		.w_enq_i(afifo_enq),
		.w_data_i(afifo_data_li),
		.w_full_o(afifo_full),
		.r_clk_i(dram_clk_i),
		.r_reset_i(dram_reset_i),
		.r_deq_i(dram_data_yumi_i),
		.r_data_o(dram_data_o),
		.r_valid_o(dram_data_v_o)
	);
	wire send_data = (tag_v_lo &amp; ~afifo_full) &amp; sipo_v_lo[tag_lo];
	assign afifo_enq = send_data;
	assign tag_yumi_li = send_data;
	assign afifo_data_li = sipo_data_lo[tag_lo * dram_data_width_p+:dram_data_width_p];
	bsg_decode_with_v #(.num_out_p(num_cache_p)) demux0(
		.i(tag_lo),
		.v_i(send_data),
		.o(sipo_yumi_li)
	);
endmodule

</pre>
</body>