

================================================================
== Vitis HLS Report for 'CNN_Pipeline_loop_for_3_channel_pad_1_loop_for_channel_pad_1'
================================================================
* Date:           Fri Jun  7 16:44:09 2024

* Version:        2023.2 (Build 4023990 on Oct 11 2023)
* Project:        project2
* Solution:       solution2 (Vivado IP Flow Target)
* Product family: zynquplus
* Target device:  xck26-sfvc784-2LV-c


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  5.00 ns|  2.990 ns|     1.35 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+------+------+---------+
    |  Latency (cycles) |  Latency (absolute) |   Interval  | Pipeline|
    |   min   |   max   |    min   |    max   |  min |  max |   Type  |
    +---------+---------+----------+----------+------+------+---------+
    |     1299|     1299|  6.495 us|  6.495 us|  1299|  1299|       no|
    +---------+---------+----------+----------+------+------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +---------------------------------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                                                   |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |                     Loop Name                     |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +---------------------------------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- loop_for_3_channel_pad_1_loop_for_channel_pad_1  |     1297|     1297|         3|          1|          1|  1296|       yes|
        +---------------------------------------------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+------+--------+--------+-----+
|       Name      | BRAM_18K|  DSP |   FF   |   LUT  | URAM|
+-----------------+---------+------+--------+--------+-----+
|DSP              |        -|     -|       -|       -|    -|
|Expression       |        -|     -|       0|     194|    -|
|FIFO             |        -|     -|       -|       -|    -|
|Instance         |        -|     0|       0|      62|    -|
|Memory           |        -|     -|       -|       -|    -|
|Multiplexer      |        -|     -|       -|      63|    -|
|Register         |        -|     -|      59|       -|    -|
+-----------------+---------+------+--------+--------+-----+
|Total            |        0|     0|      59|     319|    0|
+-----------------+---------+------+--------+--------+-----+
|Available        |      288|  1248|  234240|  117120|   64|
+-----------------+---------+------+--------+--------+-----+
|Utilization (%)  |        0|     0|      ~0|      ~0|    0|
+-----------------+---------+------+--------+--------+-----+

+ Detail: 
    * Instance: 
    +-------------------------+---------------------+---------+----+---+----+-----+
    |         Instance        |        Module       | BRAM_18K| DSP| FF| LUT| URAM|
    +-------------------------+---------------------+---------+----+---+----+-----+
    |mul_3ns_10ns_10_1_1_U13  |mul_3ns_10ns_10_1_1  |        0|   0|  0|  62|    0|
    +-------------------------+---------------------+---------+----+---+----+-----+
    |Total                    |                     |        0|   0|  0|  62|    0|
    +-------------------------+---------------------+---------+----+---+----+-----+

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +-------------------------+----------+----+---+----+------------+------------+
    |      Variable Name      | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +-------------------------+----------+----+---+----+------------+------------+
    |add_ln31_1_fu_178_p2     |         +|   0|  0|  10|           3|           1|
    |add_ln31_fu_120_p2       |         +|   0|  0|  18|          11|           1|
    |add_ln33_fu_159_p2       |         +|   0|  0|  16|           9|           1|
    |add_ln34_1_fu_222_p2     |         +|   0|  0|  17|          10|           3|
    |add_ln34_2_fu_232_p2     |         +|   0|  0|  18|          11|          11|
    |add_ln34_fu_264_p2       |         +|   0|  0|  18|          11|          11|
    |icmp_ln31_fu_114_p2      |      icmp|   0|  0|  18|          11|          11|
    |icmp_ln33_fu_129_p2      |      icmp|   0|  0|  16|           9|           9|
    |icmp_ln34_1_fu_254_p2    |      icmp|   0|  0|  16|           9|           9|
    |icmp_ln34_fu_153_p2      |      icmp|   0|  0|  15|           8|           1|
    |or_ln34_fu_259_p2        |        or|   0|  0|   2|           1|           1|
    |OutPadConv1_d0           |    select|   0|  0|  16|           1|           1|
    |select_ln31_1_fu_184_p3  |    select|   0|  0|   3|           1|           3|
    |select_ln31_fu_135_p3    |    select|   0|  0|   9|           1|           1|
    |ap_enable_pp0            |       xor|   0|  0|   2|           1|           2|
    +-------------------------+----------+----+---+----+------------+------------+
    |Total                    |          |   0|  0| 194|          97|          66|
    +-------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +---------------------------------------+----+-----------+-----+-----------+
    |                  Name                 | LUT| Input Size| Bits| Total Bits|
    +---------------------------------------+----+-----------+-----+-----------+
    |ap_done_int                            |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1                |   9|          2|    1|          2|
    |ap_sig_allocacmp_indvar_flatten6_load  |   9|          2|   11|         22|
    |ap_sig_allocacmp_n_load                |   9|          2|    9|         18|
    |c_fu_62                                |   9|          2|    3|          6|
    |indvar_flatten6_fu_66                  |   9|          2|   11|         22|
    |n_fu_58                                |   9|          2|    9|         18|
    +---------------------------------------+----+-----------+-----+-----------+
    |Total                                  |  63|         14|   45|         90|
    +---------------------------------------+----+-----------+-----+-----------+

    * Register: 
    +-----------------------------------+----+----+-----+-----------+
    |                Name               | FF | LUT| Bits| Const Bits|
    +-----------------------------------+----+----+-----+-----------+
    |ap_CS_fsm                          |   1|   0|    1|          0|
    |ap_done_reg                        |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1            |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2            |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter1_reg   |   1|   0|    1|          0|
    |c_fu_62                            |   3|   0|    3|          0|
    |icmp_ln33_reg_309                  |   1|   0|    1|          0|
    |icmp_ln34_reg_321                  |   1|   0|    1|          0|
    |icmp_ln34_reg_321_pp0_iter1_reg    |   1|   0|    1|          0|
    |indvar_flatten6_fu_66              |  11|   0|   11|          0|
    |mul_ln33_reg_326                   |  10|   0|   10|          0|
    |n_fu_58                            |   9|   0|    9|          0|
    |select_ln31_reg_314                |   9|   0|    9|          0|
    |select_ln31_reg_314_pp0_iter1_reg  |   9|   0|    9|          0|
    +-----------------------------------+----+----+-----+-----------+
    |Total                              |  59|   0|   59|          0|
    +-----------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+----------------------+-----+-----+------------+--------------------------------------------------------------+--------------+
|       RTL Ports      | Dir | Bits|  Protocol  |                         Source Object                        |    C Type    |
+----------------------+-----+-----+------------+--------------------------------------------------------------+--------------+
|ap_clk                |   in|    1|  ap_ctrl_hs|  CNN_Pipeline_loop_for_3_channel_pad_1_loop_for_channel_pad_1|  return value|
|ap_rst                |   in|    1|  ap_ctrl_hs|  CNN_Pipeline_loop_for_3_channel_pad_1_loop_for_channel_pad_1|  return value|
|ap_start              |   in|    1|  ap_ctrl_hs|  CNN_Pipeline_loop_for_3_channel_pad_1_loop_for_channel_pad_1|  return value|
|ap_done               |  out|    1|  ap_ctrl_hs|  CNN_Pipeline_loop_for_3_channel_pad_1_loop_for_channel_pad_1|  return value|
|ap_idle               |  out|    1|  ap_ctrl_hs|  CNN_Pipeline_loop_for_3_channel_pad_1_loop_for_channel_pad_1|  return value|
|ap_ready              |  out|    1|  ap_ctrl_hs|  CNN_Pipeline_loop_for_3_channel_pad_1_loop_for_channel_pad_1|  return value|
|OutPadConv1_address0  |  out|   11|   ap_memory|                                                   OutPadConv1|         array|
|OutPadConv1_ce0       |  out|    1|   ap_memory|                                                   OutPadConv1|         array|
|OutPadConv1_we0       |  out|    1|   ap_memory|                                                   OutPadConv1|         array|
|OutPadConv1_d0        |  out|   16|   ap_memory|                                                   OutPadConv1|         array|
|OutConv0_address0     |  out|   11|   ap_memory|                                                      OutConv0|         array|
|OutConv0_ce0          |  out|    1|   ap_memory|                                                      OutConv0|         array|
|OutConv0_q0           |   in|   16|   ap_memory|                                                      OutConv0|         array|
+----------------------+-----+-----+------------+--------------------------------------------------------------+--------------+

