arch                    	circuit	script_params	vtr_flow_elapsed_time	error	odin_synth_time	max_odin_mem	abc_depth	abc_synth_time	abc_cec_time	abc_sec_time	max_abc_mem	ace_time	max_ace_mem	num_clb	num_io	num_memories	num_mult	vpr_revision            	vpr_status	max_vpr_mem	num_primary_inputs	num_primary_outputs	num_pre_packed_nets	num_pre_packed_blocks	num_netlist_clocks	num_post_packed_nets	num_post_packed_blocks	device_width	device_height	device_grid_tiles	device_limiting_resources	device_name	pack_time	placed_wirelength_est	place_time	placed_CPD_est	placed_setup_TNS_est	placed_setup_WNS_est	routed_wirelength	total_nets_routed	total_connections_routed	total_heap_pushes	total_heap_pops	logic_block_area_total	logic_block_area_used	routing_area_total	routing_area_per_tile	crit_path_route_success_iteration	critical_path_delay	setup_TNS	setup_WNS	hold_TNS	hold_WNS	crit_path_route_time
soft_fpu_arch_timing.xml	bfly.v 	common       	171.87               	     	4.88           	182664      	60       	64.03         	-1          	-1          	71140      	-1      	-1         	5934   	193   	-1          	-1      	v8.0.0-rc2-17-gbd4bdd9db	success   	285236     	193               	64                 	20292              	20356                	1                 	15415               	6191                  	80          	80           	6400             	clb                      	auto       	4.34     	198367               	75.48     	37.5111       	-9610.87            	-37.5111            	318775           	125386           	360435                  	59426612         	6446365        	1.3945e+07            	1.36012e+07          	1.53163e+07       	2393.18              	32                               	39.5989            	-10088.9 	-39.5989 	-44.926 	-0.0851 	10.79               
soft_fpu_arch_timing.xml	bgm.v  	common       	874.88               	     	70.48          	435432      	59       	412.33        	-1          	-1          	176112     	-1      	-1         	13314  	257   	-1          	-1      	v8.0.0-rc2-17-gbd4bdd9db	success   	620352     	257               	32                 	44625              	44657                	1                 	34007               	13603                 	118         	118          	13924            	clb                      	auto       	12.74    	458383               	325.42    	37.8207       	-22814              	-37.8207            	719056           	240905           	737506                  	119962113        	13164440       	3.08416e+07           	3.05161e+07          	3.35933e+07       	2412.62              	49                               	41.2995            	-24052.9 	-41.2995 	-64.5728	-0.0851 	27.97               
soft_fpu_arch_timing.xml	dscg.v 	common       	136.69               	     	5.19           	182820      	60       	53.85         	-1          	-1          	71068      	-1      	-1         	4880   	129   	-1          	-1      	v8.0.0-rc2-17-gbd4bdd9db	success   	234392     	129               	64                 	16364              	16428                	1                 	12222               	5073                  	72          	72           	5184             	clb                      	auto       	3.84     	154678               	53.77     	32.9928       	-7943.67            	-32.9928            	252311           	93614            	287185                  	46823703         	5120480        	1.12312e+07           	1.11854e+07          	1.23715e+07       	2386.47              	35                               	35.1701            	-8357.57 	-35.1701 	-43.6052	-0.0851 	9.30                
soft_fpu_arch_timing.xml	fir.v  	common       	151.71               	     	3.74           	159924      	60       	56.11         	-1          	-1          	69960      	-1      	-1         	5680   	161   	-1          	-1      	v8.0.0-rc2-17-gbd4bdd9db	success   	272940     	161               	32                 	19661              	19693                	1                 	14948               	5873                  	78          	78           	6084             	clb                      	auto       	5.68     	177787               	62.46     	34.7768       	-9663.31            	-34.7768            	292898           	119142           	341797                  	54406211         	6058738        	1.3239e+07            	1.3019e+07           	1.45507e+07       	2391.63              	29                               	36.692             	-10189.9 	-36.692  	-48.4444	-0.0851 	11.92               
soft_fpu_arch_timing.xml	mm3.v  	common       	96.30                	     	2.19           	116256      	59       	33.50         	-1          	-1          	58672      	-1      	-1         	4257   	193   	-1          	-1      	v8.0.0-rc2-17-gbd4bdd9db	success   	209200     	193               	32                 	14771              	14803                	1                 	11325               	4482                  	68          	68           	4624             	clb                      	auto       	3.30     	128395               	41.37     	34.6249       	-6781.21            	-34.6249            	215633           	97293            	268934                  	41746747         	4713792        	9.98439e+06           	9.75748e+06          	1.10168e+07       	2382.52              	32                               	36.6294            	-7139.11 	-36.6294 	-25.6989	-0.0851 	7.33                
soft_fpu_arch_timing.xml	ode.v  	common       	50.11                	     	2.12           	121252      	59       	15.37         	-1          	-1          	49676      	-1      	-1         	2816   	130   	-1          	-1      	v8.0.0-rc2-17-gbd4bdd9db	success   	141440     	130               	72                 	9527               	9599                 	1                 	7065                	3018                  	56          	56           	3136             	clb                      	auto       	2.36     	83936                	18.15     	35.858        	-4731.09            	-35.858             	136838           	47882            	145610                  	23408327         	2589664        	6.68391e+06           	6.45471e+06          	7.42423e+06       	2367.42              	31                               	38.345             	-4968.44 	-38.345  	-41.2679	-0.0851 	5.14                
soft_fpu_arch_timing.xml	syn2.v 	common       	163.67               	     	6.16           	204684      	60       	66.05         	-1          	-1          	76252      	-1      	-1         	5454   	161   	-1          	-1      	v8.0.0-rc2-17-gbd4bdd9db	success   	259352     	161               	128                	18355              	18483                	1                 	13877               	5743                  	76          	76           	5776             	clb                      	auto       	4.51     	176339               	65.20     	34.2259       	-8660.66            	-34.2259            	286426           	107794           	326169                  	52552905         	5774460        	1.25514e+07           	1.2501e+07           	1.38046e+07       	2390.00              	32                               	36.2095            	-9084.22 	-36.2095 	-31.3039	-0.0851 	10.68               
