$date
	Thu Mar 20 16:48:19 2025
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module tb_greg16 $end
$var wire 16 ! y [15:0] $end
$var reg 1 " clk $end
$var reg 1 # load $end
$var reg 16 $ w [15:0] $end
$scope module uut $end
$var wire 1 " clk $end
$var wire 1 # load $end
$var wire 16 % w [15:0] $end
$var reg 16 & y [15:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
b0 &
b0 %
b0 $
0#
0"
b0 !
$end
#1
b1010101010101010 !
b1010101010101010 &
1"
b1010101010101010 $
b1010101010101010 %
1#
#2
0"
0#
#3
1"
#4
0"
b101010101010101 $
b101010101010101 %
#5
1"
#6
0"
1#
#7
b101010101010101 !
b101010101010101 &
1"
#8
0"
0#
#9
1"
#10
0"
b1111000011110000 $
b1111000011110000 %
#11
1"
#12
0"
1#
#13
b1111000011110000 !
b1111000011110000 &
1"
#14
0"
0#
#15
1"
#16
0"
#17
1"
#18
0"
#19
1"
