{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1714042587796 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Standard Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Standard Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1714042587802 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Apr 25 18:56:27 2024 " "Processing started: Thu Apr 25 18:56:27 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1714042587802 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1714042587802 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off dsp_lab -c dsp_lab " "Command: quartus_map --read_settings_files=on --write_settings_files=off dsp_lab -c dsp_lab" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1714042587802 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1714042588106 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1714042588106 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "butterfly.v 1 1 " "Found 1 design units, including 1 entities, in source file butterfly.v" { { "Info" "ISGN_ENTITY_NAME" "1 butterfly " "Found entity 1: butterfly" {  } { { "butterfly.v" "" { Text "C:/Users/30226/Desktop/git/workpace/DSP/butterfly.v" 14 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1714042597345 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1714042597345 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "test.sv 1 1 " "Found 1 design units, including 1 entities, in source file test.sv" { { "Info" "ISGN_ENTITY_NAME" "1 test " "Found entity 1: test" {  } { { "test.sv" "" { Text "C:/Users/30226/Desktop/git/workpace/DSP/test.sv" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1714042597349 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1714042597349 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fft8.v 1 1 " "Found 1 design units, including 1 entities, in source file fft8.v" { { "Info" "ISGN_ENTITY_NAME" "1 fft8 " "Found entity 1: fft8" {  } { { "fft8.v" "" { Text "C:/Users/30226/Desktop/git/workpace/DSP/fft8.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1714042597353 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1714042597353 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "butterfly.v(59) " "Verilog HDL or VHDL warning at butterfly.v(59): conditional expression evaluates to a constant" {  } { { "butterfly.v" "" { Text "C:/Users/30226/Desktop/git/workpace/DSP/butterfly.v" 59 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 0 0 "Analysis & Synthesis" 0 -1 1714042597353 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "butterfly.v(81) " "Verilog HDL or VHDL warning at butterfly.v(81): conditional expression evaluates to a constant" {  } { { "butterfly.v" "" { Text "C:/Users/30226/Desktop/git/workpace/DSP/butterfly.v" 81 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 0 0 "Analysis & Synthesis" 0 -1 1714042597353 ""}
{ "Warning" "WVRFX_VERI_PORT_DECL_WITHOUT_DIMS" "seg8 packed fft8.v(10) " "Verilog HDL Port Declaration warning at fft8.v(10): data type declaration for \"seg8\" declares packed dimensions but the port declaration declaration does not" {  } { { "fft8.v" "" { Text "C:/Users/30226/Desktop/git/workpace/DSP/fft8.v" 10 0 0 } }  } 0 10227 "Verilog HDL Port Declaration warning at %3!s!: data type declaration for \"%1!s!\" declares %2!s! dimensions but the port declaration declaration does not" 0 0 "Analysis & Synthesis" 0 -1 1714042597354 ""}
{ "Info" "IVRFX_HDL_SEE_DECLARATION" "seg8 fft8.v(8) " "HDL info at fft8.v(8): see declaration for object \"seg8\"" {  } { { "fft8.v" "" { Text "C:/Users/30226/Desktop/git/workpace/DSP/fft8.v" 8 0 0 } }  } 0 10499 "HDL info at %2!s!: see declaration for object \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1714042597354 ""}
{ "Warning" "WVRFX_VERI_PORT_DECL_WITHOUT_DIMS" "BT packed fft8.v(11) " "Verilog HDL Port Declaration warning at fft8.v(11): data type declaration for \"BT\" declares packed dimensions but the port declaration declaration does not" {  } { { "fft8.v" "" { Text "C:/Users/30226/Desktop/git/workpace/DSP/fft8.v" 11 0 0 } }  } 0 10227 "Verilog HDL Port Declaration warning at %3!s!: data type declaration for \"%1!s!\" declares %2!s! dimensions but the port declaration declaration does not" 0 0 "Analysis & Synthesis" 0 -1 1714042597354 ""}
{ "Info" "IVRFX_HDL_SEE_DECLARATION" "BT fft8.v(9) " "HDL info at fft8.v(9): see declaration for object \"BT\"" {  } { { "fft8.v" "" { Text "C:/Users/30226/Desktop/git/workpace/DSP/fft8.v" 9 0 0 } }  } 0 10499 "HDL info at %2!s!: see declaration for object \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1714042597354 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "fft8 " "Elaborating entity \"fft8\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1714042597427 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "valid fft8.v(60) " "Verilog HDL or VHDL warning at fft8.v(60): object \"valid\" assigned a value but never read" {  } { { "fft8.v" "" { Text "C:/Users/30226/Desktop/git/workpace/DSP/fft8.v" 60 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1714042597439 "|fft8"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 fft8.v(227) " "Verilog HDL assignment warning at fft8.v(227): truncated value with size 32 to match size of target (4)" {  } { { "fft8.v" "" { Text "C:/Users/30226/Desktop/git/workpace/DSP/fft8.v" 227 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714042597439 "|fft8"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 fft8.v(228) " "Verilog HDL assignment warning at fft8.v(228): truncated value with size 32 to match size of target (4)" {  } { { "fft8.v" "" { Text "C:/Users/30226/Desktop/git/workpace/DSP/fft8.v" 228 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714042597439 "|fft8"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 fft8.v(229) " "Verilog HDL assignment warning at fft8.v(229): truncated value with size 32 to match size of target (4)" {  } { { "fft8.v" "" { Text "C:/Users/30226/Desktop/git/workpace/DSP/fft8.v" 229 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714042597439 "|fft8"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 fft8.v(230) " "Verilog HDL assignment warning at fft8.v(230): truncated value with size 32 to match size of target (4)" {  } { { "fft8.v" "" { Text "C:/Users/30226/Desktop/git/workpace/DSP/fft8.v" 230 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714042597439 "|fft8"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 fft8.v(231) " "Verilog HDL assignment warning at fft8.v(231): truncated value with size 32 to match size of target (4)" {  } { { "fft8.v" "" { Text "C:/Users/30226/Desktop/git/workpace/DSP/fft8.v" 231 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714042597439 "|fft8"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 fft8.v(232) " "Verilog HDL assignment warning at fft8.v(232): truncated value with size 32 to match size of target (4)" {  } { { "fft8.v" "" { Text "C:/Users/30226/Desktop/git/workpace/DSP/fft8.v" 232 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714042597439 "|fft8"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 fft8.v(233) " "Verilog HDL assignment warning at fft8.v(233): truncated value with size 32 to match size of target (4)" {  } { { "fft8.v" "" { Text "C:/Users/30226/Desktop/git/workpace/DSP/fft8.v" 233 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714042597439 "|fft8"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 fft8.v(234) " "Verilog HDL assignment warning at fft8.v(234): truncated value with size 32 to match size of target (4)" {  } { { "fft8.v" "" { Text "C:/Users/30226/Desktop/git/workpace/DSP/fft8.v" 234 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714042597439 "|fft8"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 fft8.v(237) " "Verilog HDL assignment warning at fft8.v(237): truncated value with size 32 to match size of target (4)" {  } { { "fft8.v" "" { Text "C:/Users/30226/Desktop/git/workpace/DSP/fft8.v" 237 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714042597439 "|fft8"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 fft8.v(238) " "Verilog HDL assignment warning at fft8.v(238): truncated value with size 32 to match size of target (4)" {  } { { "fft8.v" "" { Text "C:/Users/30226/Desktop/git/workpace/DSP/fft8.v" 238 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714042597439 "|fft8"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 fft8.v(239) " "Verilog HDL assignment warning at fft8.v(239): truncated value with size 32 to match size of target (4)" {  } { { "fft8.v" "" { Text "C:/Users/30226/Desktop/git/workpace/DSP/fft8.v" 239 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714042597439 "|fft8"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 fft8.v(240) " "Verilog HDL assignment warning at fft8.v(240): truncated value with size 32 to match size of target (4)" {  } { { "fft8.v" "" { Text "C:/Users/30226/Desktop/git/workpace/DSP/fft8.v" 240 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714042597439 "|fft8"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 fft8.v(241) " "Verilog HDL assignment warning at fft8.v(241): truncated value with size 32 to match size of target (4)" {  } { { "fft8.v" "" { Text "C:/Users/30226/Desktop/git/workpace/DSP/fft8.v" 241 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714042597439 "|fft8"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 fft8.v(242) " "Verilog HDL assignment warning at fft8.v(242): truncated value with size 32 to match size of target (4)" {  } { { "fft8.v" "" { Text "C:/Users/30226/Desktop/git/workpace/DSP/fft8.v" 242 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714042597439 "|fft8"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 fft8.v(243) " "Verilog HDL assignment warning at fft8.v(243): truncated value with size 32 to match size of target (4)" {  } { { "fft8.v" "" { Text "C:/Users/30226/Desktop/git/workpace/DSP/fft8.v" 243 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714042597439 "|fft8"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 fft8.v(244) " "Verilog HDL assignment warning at fft8.v(244): truncated value with size 32 to match size of target (4)" {  } { { "fft8.v" "" { Text "C:/Users/30226/Desktop/git/workpace/DSP/fft8.v" 244 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714042597439 "|fft8"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 fft8.v(252) " "Verilog HDL assignment warning at fft8.v(252): truncated value with size 32 to match size of target (1)" {  } { { "fft8.v" "" { Text "C:/Users/30226/Desktop/git/workpace/DSP/fft8.v" 252 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714042597439 "|fft8"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "m4 fft8.v(260) " "Verilog HDL Always Construct warning at fft8.v(260): variable \"m4\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "fft8.v" "" { Text "C:/Users/30226/Desktop/git/workpace/DSP/fft8.v" 260 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1714042597440 "|fft8"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "r4 fft8.v(261) " "Verilog HDL Always Construct warning at fft8.v(261): variable \"r4\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "fft8.v" "" { Text "C:/Users/30226/Desktop/git/workpace/DSP/fft8.v" 261 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1714042597440 "|fft8"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "m3 fft8.v(262) " "Verilog HDL Always Construct warning at fft8.v(262): variable \"m3\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "fft8.v" "" { Text "C:/Users/30226/Desktop/git/workpace/DSP/fft8.v" 262 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1714042597440 "|fft8"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "r3 fft8.v(263) " "Verilog HDL Always Construct warning at fft8.v(263): variable \"r3\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "fft8.v" "" { Text "C:/Users/30226/Desktop/git/workpace/DSP/fft8.v" 263 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1714042597440 "|fft8"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "m2 fft8.v(264) " "Verilog HDL Always Construct warning at fft8.v(264): variable \"m2\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "fft8.v" "" { Text "C:/Users/30226/Desktop/git/workpace/DSP/fft8.v" 264 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1714042597440 "|fft8"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "r2 fft8.v(265) " "Verilog HDL Always Construct warning at fft8.v(265): variable \"r2\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "fft8.v" "" { Text "C:/Users/30226/Desktop/git/workpace/DSP/fft8.v" 265 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1714042597440 "|fft8"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "m1 fft8.v(266) " "Verilog HDL Always Construct warning at fft8.v(266): variable \"m1\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "fft8.v" "" { Text "C:/Users/30226/Desktop/git/workpace/DSP/fft8.v" 266 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1714042597440 "|fft8"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "r1 fft8.v(267) " "Verilog HDL Always Construct warning at fft8.v(267): variable \"r1\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "fft8.v" "" { Text "C:/Users/30226/Desktop/git/workpace/DSP/fft8.v" 267 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1714042597440 "|fft8"}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "xm_real " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"xm_real\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1714042597440 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "xm_imag " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"xm_imag\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1714042597440 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "butterfly butterfly:stage\[0\].unit\[0\].u_butter " "Elaborating entity \"butterfly\" for hierarchy \"butterfly:stage\[0\].unit\[0\].u_butter\"" {  } { { "fft8.v" "stage\[0\].unit\[0\].u_butter" { Text "C:/Users/30226/Desktop/git/workpace/DSP/fft8.v" 176 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1714042597442 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "25 24 butterfly.v(112) " "Verilog HDL assignment warning at butterfly.v(112): truncated value with size 25 to match size of target (24)" {  } { { "butterfly.v" "" { Text "C:/Users/30226/Desktop/git/workpace/DSP/butterfly.v" 112 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714042597446 "|fft8|butterfly:stage[0].unit[0].u_butter"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "25 24 butterfly.v(113) " "Verilog HDL assignment warning at butterfly.v(113): truncated value with size 25 to match size of target (24)" {  } { { "butterfly.v" "" { Text "C:/Users/30226/Desktop/git/workpace/DSP/butterfly.v" 113 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714042597446 "|fft8|butterfly:stage[0].unit[0].u_butter"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "25 24 butterfly.v(114) " "Verilog HDL assignment warning at butterfly.v(114): truncated value with size 25 to match size of target (24)" {  } { { "butterfly.v" "" { Text "C:/Users/30226/Desktop/git/workpace/DSP/butterfly.v" 114 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714042597446 "|fft8|butterfly:stage[0].unit[0].u_butter"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "25 24 butterfly.v(115) " "Verilog HDL assignment warning at butterfly.v(115): truncated value with size 25 to match size of target (24)" {  } { { "butterfly.v" "" { Text "C:/Users/30226/Desktop/git/workpace/DSP/butterfly.v" 115 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714042597446 "|fft8|butterfly:stage[0].unit[0].u_butter"}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "seg8\[0\] VCC " "Pin \"seg8\[0\]\" is stuck at VCC" {  } { { "fft8.v" "" { Text "C:/Users/30226/Desktop/git/workpace/DSP/fft8.v" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1714042598572 "|fft8|seg8[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "seg8\[1\] VCC " "Pin \"seg8\[1\]\" is stuck at VCC" {  } { { "fft8.v" "" { Text "C:/Users/30226/Desktop/git/workpace/DSP/fft8.v" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1714042598572 "|fft8|seg8[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "seg8\[2\] VCC " "Pin \"seg8\[2\]\" is stuck at VCC" {  } { { "fft8.v" "" { Text "C:/Users/30226/Desktop/git/workpace/DSP/fft8.v" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1714042598572 "|fft8|seg8[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "seg8\[3\] VCC " "Pin \"seg8\[3\]\" is stuck at VCC" {  } { { "fft8.v" "" { Text "C:/Users/30226/Desktop/git/workpace/DSP/fft8.v" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1714042598572 "|fft8|seg8[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "seg8\[4\] VCC " "Pin \"seg8\[4\]\" is stuck at VCC" {  } { { "fft8.v" "" { Text "C:/Users/30226/Desktop/git/workpace/DSP/fft8.v" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1714042598572 "|fft8|seg8[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "seg8\[5\] VCC " "Pin \"seg8\[5\]\" is stuck at VCC" {  } { { "fft8.v" "" { Text "C:/Users/30226/Desktop/git/workpace/DSP/fft8.v" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1714042598572 "|fft8|seg8[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "seg8\[7\] GND " "Pin \"seg8\[7\]\" is stuck at GND" {  } { { "fft8.v" "" { Text "C:/Users/30226/Desktop/git/workpace/DSP/fft8.v" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1714042598572 "|fft8|seg8[7]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1714042598572 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1714042598627 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "1900 " "1900 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1714042598915 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1714042599162 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1714042599162 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "51 " "Implemented 51 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "4 " "Implemented 4 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1714042599316 ""} { "Info" "ICUT_CUT_TM_OPINS" "16 " "Implemented 16 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1714042599316 ""} { "Info" "ICUT_CUT_TM_LCELLS" "31 " "Implemented 31 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1714042599316 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1714042599316 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 43 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 43 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4779 " "Peak virtual memory: 4779 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1714042599356 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Apr 25 18:56:39 2024 " "Processing ended: Thu Apr 25 18:56:39 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1714042599356 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:12 " "Elapsed time: 00:00:12" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1714042599356 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:09 " "Total CPU time (on all processors): 00:00:09" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1714042599356 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1714042599356 ""}
