### Makerchip:
Makerchip is a free online IDE for developing in Verilog or TL-Verilog with following features:
- Organized waveforms
- Easy pipelining
- Organized diagrams
- Tool Integrations
<br>
The following tasks are all done with Makerchip IDE.
<br>

### TL Verilog:
Transaction Level verilog is the evolution of system verilog. TL-Verilog is specifically designed for modeling hardware
### Calculator Labs
#### 1.Combinational Calculator
<img width="960" alt="Screenshot 2024-08-20 171113" src="https://github.com/user-attachments/assets/662d6cd0-a929-4f33-a465-66fb2bcee8c8">

#### 2.Sequential Calculator
<img width="960" alt="image" src="https://github.com/user-attachments/assets/02e6658b-fd75-4990-ab1a-7fecb51c4fae">

#### 2Cycle Calculator
<img width="960" alt="image" src="https://github.com/user-attachments/assets/9d0b1f89-cab2-4cfc-877e-5de96321ced9">

#### Calculator with counter in pipeline
<img width="960" alt="Screenshot 2024-08-21 071843" src="https://github.com/user-attachments/assets/23ec1f0b-f838-4a41-a55b-f0025736f86d">

#### 2 Cycle calculator with validity

<img width="960" alt="image" src="https://github.com/user-attachments/assets/04f212b6-c04f-4272-870c-5becb6012cbd">

#### 6. Calculator with Single memory

<img width="960" alt="image" src="https://github.com/user-attachments/assets/a9816a48-5275-40af-b2d4-4757e74bca9a">

## RISC-V CPU Microarchitecture
### Next PC
<img width="960" alt="image" src="https://github.com/user-attachments/assets/ba7313d4-d199-4ed3-b5a6-b29e1bc8fbd2">

### Instruction Fetch
<img width="960" alt="image" src="https://github.com/user-attachments/assets/3ed3f427-98a1-420f-a9c8-15873a0beafa">

### Instruction Decode
<img width="960" alt="Screenshot 2024-08-21 111020" src="https://github.com/user-attachments/assets/0cae9d22-f20c-473b-80c8-c8a9a5dd31cc">

### Register File Read
<img width="960" alt="Screenshot 2024-08-21 111643" src="https://github.com/user-attachments/assets/7ffff4cc-d5f7-4079-90a3-b6c6e2913707">
<img width="960" alt="image" src="https://github.com/user-attachments/assets/c0f42897-4e34-49d6-9ecd-aec14a06c0c2">

### Branch Instruction
<img width="960" alt="Screenshot 2024-08-21 112334" src="https://github.com/user-attachments/assets/160e4e8c-94c4-44c7-8640-c872ff25ed01">
<img width="960" alt="image" src="https://github.com/user-attachments/assets/7bdd31f5-c8e3-49c5-8ac3-531555c9b0bc">
<img width="960" alt="Screenshot 2024-08-21 194140" src="https://github.com/user-attachments/assets/a446e7da-cd4d-4d58-b509-e6b71a897486">


### Complete Pipelined CPU
Calculating the sum of nummbers from 1 to 9:
<br> 

<img width="960" alt="image" src="https://github.com/user-attachments/assets/f3b3efb3-8a16-4b1d-bb32-e1dcd33c69e0">
<img width="870" alt="Screenshot 2024-08-21 192544" src="https://github.com/user-attachments/assets/d699bf3c-3126-4eb4-86ff-b2914465ecb6">

<br>

Iterative addition of numbers from 1 to 9:
<img width="818" alt="Screenshot 2024-08-21 192152" src="https://github.com/user-attachments/assets/9ce2cfe5-38d2-495a-ade7-c01dc9d85bb3">

<img width="859" alt="Screenshot 2024-08-21 192348" src="https://github.com/user-attachments/assets/0412f614-56de-42ad-a2e9-d7da25a6386a">

<img width="874" alt="Screenshot 2024-08-21 192406" src="https://github.com/user-attachments/assets/ece17b58-9a04-4d42-9274-c1a9e6213e72">
<img width="857" alt="Screenshot 2024-08-21 192420" src="https://github.com/user-attachments/assets/022fe8f8-6e2c-420d-a0a6-092c7dca3488">

<br>

Similarly after 56 cycles, the total sum of numbers from 1 to 9 is calculated and stored in reg10 as shown in below image. 
<img width="877" alt="Screenshot 2024-08-21 192246" src="https://github.com/user-attachments/assets/bc8427f7-fb82-4c84-a9a1-584a75864226">



