# Phase 3 — FPGA decode path (research + plan)

## Goal

Move **decode off dual-A9 FFmpeg** for Profile MiSTerPlex-1 so ARM is protocol/demux only and **FPGA owns unique frames + present + audio FIFO**.

Phase 2 remains valid bootstrap: FFmpeg → `/dev/fb0` + `/dev/MrAudio`.

## Profile MiSTerPlex-1 (initial)

| Field | Target |
|-------|--------|
| Video | H.264 Baseline/Main, progressive |
| Resolution | ≤ 720p30 or 480p60 (raise after timing) |
| Audio | AAC-LC stereo or PCM s16le @ 48 kHz |
| Container | MP4/fMP4; ARM demux → elementary NAL + audio |
| Bitrate | Soft cap; PMS weak ladder on direct-play fail |

## Attack order

1. **ARM demux + elementary feed** into FPGA FIFO (clean boundaries; reuse Phase 2 resolve).
2. **Frame store in SDRAM** (triple buffer unique frames) + present engine already proven (Phase 1 cadence).
3. **H.264 decode soft-core / open IP** sized for Cyclone V:
   - Evaluate open cores (e.g. hardh264-class / simplified Baseline pipelines) for ALM/BRAM cost.
   - Fallback: hybrid ARM NEON decode of intra-only profiles is temporary only.
4. **Audio FIFO in present domain** (replace dual-process MrAudio pump for lip-sync ≤±40 ms).

## Memory map (Phase 3)

| Resource | Role |
|----------|------|
| BRAM | NAL/entropy FIFOs, linebufs, audio ring |
| SDRAM | Decoded unique frame store (console VRAM pattern) |
| DDR3 | Stream buffers, ARM↔FPGA bulk, large modes |
| FPGA | Decode + cadence present + AUDIO_L/R |
| ARM | GDM/companion/resolve/demux, not pixel loop |

## Intermediate milestone (before full H.264 IP)

**RGB frame store on FPGA** (still FFmpeg decode on ARM; present is FPGA vsync):

```text
Phase 3.0 (in tree now):
  F1 / ioctl raw RGB565 320×240 → frame_ingest → dual-bank BRAM frame_store
  present_core mux: Bars | Frame store (OSD O[9])
  cadence + tone unchanged

Phase 3.1 (done this fire):
  `fpga_spi` + `push_frame` — HPS SPI FIO_FILE_TX → frame_ingest
  PRESENT=fb0|fpga|both conf; dual present throttles SPI to every 4th frame
  HW: push_frame 153600B in ~99–127ms; continuous frame_tx during testsrc play
  Auto-present: frame_store shows as soon as has_frame (O[9]=Force bars for debug)

Phase 3.2 (done):
  `audio_fifo` + `audio_ingest` — F2 s16le stereo @48k → present-domain ring
  Prefers FIFO over OSD tone; underrun sticky; HW push index=2
  Continuous misterplexd: MrAudio + F2 SPI chunks (8 KiB = DEPTH 2048 samples)
  audio_ingest **append-mode** (no per-chunk flush); status[10] flush on play start
  M10K fit: ALMs ~19%, block memory ~51%, RAM blocks ~67% (DEPTH 2048)
  HW: multi-chunk F2 OK (~17 ms/16 KiB); live play f2==audio bytes
  `tests/hw/test_f2_append.sh`

Phase 3.3 scaffold (HW-green):
  F3 ioctl → stream_ingest (append) → bitstream_fifo 32 KiB M10K → nalu_scanner
  Scanner counts annex-B start codes (00 00 01 / 00 00 00 01); LED on has_stream
  ARM: `sendBitstreamChunk` / push_frame --index 3; `scripts/gen_test_annexb.py`
  HW: `tests/hw/test_f3_bitstream.sh`; unit `test_annexb_count`
  Fit: block mem ~56%, RAM blocks ~73% (bitstream 262144 bits / 32 M10K)
  Core status readback (UIO_GET_STATUS 0x29 / status_in) — see 3.3b layout below
  `push_frame --status` dumps fields; HW test asserts nalu≥4 after F3 push

Phase 3.3b (done this fire — decode_stub + typed NAL + STREAM path):
  nalu_scanner classifies SPS/PPS/IDR/slice; vcl_pulse on types 1/5
  decode_stub: on VCL → paint 320×240 RGB565 diagnostic → frame_store swap
    (green border=IDR, cyan=P; top strip encodes type/idr_count)
  Same write interface as future Baseline IP (wr_en/pixel/reset/swap)
  Status layout:
    [0] has_frame [1] has_audio [2] has_stream [3] underrun
    [4] has_idr [5] stub_busy
    [15:8] last_nal_type  [31:16] nalu_count  [47:32] fifo_level
    [55:48] idr_count  [63:56] stub_frames[7:0]
    [95:64] bytes_seen  [127:96] bytes_in
  ARM: STREAM=1 conf → second ffmpeg copy-demux annex-B → F3 chunks
  HW: `tests/hw/test_f3_decode_stub.sh` (has_idr + stub_frames + has_frame)

Phase 3.3c (done this fire — SPS RBSP parse + real Baseline vector):
  Host: `host/libmisterplex/h264_sps.hpp` + `test_sps_parse` (320×240 profile=66)
  FPGA: `sps_parser` multi-cycle bit-walker (ue/u); nalu_scanner captures SPS + EPB strip
  Status: [6] sps_valid; [95:80] sps_width; [79:64] sps_height (bytes_seen dropped)
  Scripts: `gen_test_annexb_real.py` (ffmpeg Baseline annex-B)
  HW: `tests/hw/test_f3_sps.sh` — real F3 push → sps_valid + sps=320x240 + has_frame
  Still not a decoder — dimensions only; decode_stub still paints diagnostics on VCL

Phase 3.3d (done this fire — PPS + I-slice header + MB-grid stub):
  Host: `h264_nal.hpp` PPS + slice_header; `test_slice_hdr` (type=7 I/IDR, CAVLC)
  FPGA: `pps_parser` (CAVLC-only), `slice_hdr_parser` (first_mb/type/pps/frame_num/idr_pic)
  SPS exports log2_max_frame_num, poc_type, mb_width/height
  nalu_scanner captures SPS/PPS/slice-hdr RBSP (slice cap 32B + EPB)
  decode_stub: MB grid overlay from SPS; I-slice green grid
  Status: [7] pps_valid; [63:56] slice_type (was stub_frames)
  HW: `tests/hw/test_f3_slice_hdr.sh` — sps+pps+slice_type=7 + has_frame
  Still not residual decode — headers only; CAVLC/IDCT next

Phase 3.3e (done — slice QP/deblock + first mb_type probe):
  Host/FPGA: full slice header; **IDR `dec_ref_pic_marking` (2 flags) required before qp_delta**
  Real baseline golden (corrected): mb0=0 (I_NxN), slice_qp=25 (init 23 + delta 2)
  Status: first_mb_type [55:48], slice_type [63:56], slice_qp in [47:40]
  HW: `tests/hw/test_f3_mb0.sh` — mb0 + qp + sps+pps+has_frame

Phase 3.3f (done — first-MB CAVLC residual token probe):
  Host: `h264_cavlc.hpp` residual_block + first residual probe (I_NxN or I16)
  FPGA: after I_16x16 mb_type + mb_qp_delta, CAVLC nC=0 coeff_token + T1 signs
  Status: res_ok / res_tc / res_t1 (I16 path; I_NxN first MB may leave res_ok=0 until extended)
  Full slice residual + inv quant/IDCT/recon still next

Phase 3.3g (done — first-MB inv-quant recon stub):
  Host: FFmpeg-table CAVLC residual_block; invQuantHadamardDc4x4; reconFirstI16DcMeanY
  FPGA: residual_ok paints top-left 16×16 recon-gray (128+tc) in decode_stub

Phase 3.3h (host I-slice recon **bit-exact** vs FFmpeg no-deblock — done this fire):
  **Root causes fixed this arc:**
    1. I_16x16 missing `intra_chroma_pred_mode` → walk desync
    2. I4 MPM: unavailable neighbour → pred=DC(2)
    3. I4 top-right sample availability (scan order / `lumaReady`)
    4. I16 DC Hadamard butterfly = FFmpeg `ff_h264_luma_dc_dequant_idct`
    5. **I16 DC scan layout:** CAVLC zigzag must be loaded with FFmpeg `TRANSPOSE(zz[i])`
       into the Hadamard (column-major). ITU raster alone mapped scan-pos 2 → vertical
       frequency; FFmpeg places it at input[1] → gold top/bot pattern. Fixed
       `invQuantHadamardDc4x4` → **maeY=0 exact 300/300**.
    6. **Chroma DC pred rounding:** TL/BR 4x4 must use single-sum `(sA+sL+4)>>3`, not
       nested avgs. Fixed `predChroma8` mode 0 → **maeU=maeV=0** (full YUV exact).
  Host: FULL residual walk 300/300; recon real baseline **maeY=U=V=0** vs FFmpeg
        `-skip_loop_filter all`; tiny/gray mae=0; `h264_recon.hpp` → YUV420 + RGB565
  FPGA: ST_CHRPRED (I16) + ST_I4MODE/ST_CBP (I_NxN); gray I16 HW green earlier
  **Next was 3.3i (now done):** host SPI present + STREAM wire — see below.
    - Optional deblock filter (not needed for no-LF gold)
    - FPGA full MB residual + inv quant/IDCT path (extend beyond first-residual probe)

Phase 3.3i (done — host I-slice recon → F1 in misterplexd STREAM path):
  STREAM=1: annex-B demux → retain SPS/PPS → IDR/I VCL → `recon::reconISlice`
    → YUV420 → RGB565 → scale 320×240 → **F1** `sendRgb565Frame` (frame_store)
  Still feeds **F3** for FPGA decode_stub / residual probes (diagnostic)
  FFmpeg RGB: fallback F1 until first recon present; then recon owns F1
  PRESENT=both: FFmpeg continuous fb0 + recon F1; companion :3005 unchanged
  Logs: `recon frame ok #N WxH mb=…`; session `recon=N`
  Unit: `test_cavlc_dc` FULL walk + recon + maeY=U=V=0 vs FFmpeg; ARM `-I host`
  **HW lab 192.168.1.183 (this fire):**
    - Baseline smoke: `recon_ok=3 recon_fail=0 present=3` f1ms≈170
    - High/CABAC `test.mp4`: fail_reason=`cabac` → FFmpeg RGB F1 continues (frames>0)
    - Manual F1 push recon RGB565: `has_frame=1` (~172–200 ms / 153600 B ≈ 0.75–0.9 MB/s SPI)
    - F3 residual: `res_ok=1 res_tc=8 res_t1=3` (test_f3_residual.sh green)

Phase 3.3j (done this fire — hybrid present + residual-ready stub paint):
  **Product path (hybrid):** host I-slice recon owns F1 present (3.3i). FPGA keeps
  NAL/SPS/PPS/slice/residual **status** + F3-only diagnostic paint. Do not replace
  host recon until FPGA mae is competitive.

  **Fit (Cyclone V 5CSEBA6, 3.3j RBF 2026-07-24):**
    ALMs ~21% (8.8k/41.9k) — logic headroom for more CAVLC
    Block mem bits ~56%, **M10K 73% (405/553)** — BRAM is the hard limit
      (frame_store dual-bank + bitstream 32 KiB + audio + sys/ascal)
    DSP ~33%. Full I-slice residual walk + inv quant/IDCT/pred + pixel write
    would need substantial extra BRAM (coeff buffers, neighbour rows) and is
    deferred; first-MB probe stays in the 48B slice RBSP capture.

  **FPGA changes this fire:**
    1. `host_owns_fs` sticky after any F1 swap — decode_stub cannot wipe STREAM recon
    2. `decode_stub` waits for residual_ok/slice_valid **rising** (or timeout) so MB0
       gray (128+tc) latches this NAL's probe, not a stale sticky residual
    3. `slice_hdr_parser` clears residual/valid on `cap_clear` (new VCL capture)
    4. Residual token path unchanged (I_NxN tc=8 t1=3 / I16 tokens) — HW-green

  **RBF rebuild (this fire):** Quartus fit OK (ALMs 21%, M10K 73%); flow race killed
    asm once — assembler re-run produced `Plex.rbf` (3.42 MiB). Deployed lab;
    `test_f3_residual.sh` green on new core. Hybrid F1+F3 status smoke OK.
  **Was open → 3.3k residual:** CAVLC levels/runs for first residual; inv quant/IDCT/pred still deferred (M10K).

Phase 3.3k (product path polish — done earlier this arc):
  **STREAM=1 host recon → F1 robust:**
    - multi-IDR: retain/update SPS+PPS; recon every I/IDR; overflow keeps last headers
    - seek/stop: kill both RGB/audio + STREAM demux process groups; pause SIGSTOP both
    - CABAC sticky: PPS `entropy_coding_mode=1` sets skip immediately (no residual walk);
      in-band SPS alone does **not** clear sticky (IDR often repeats SPS/PPS);
      CAVLC PPS clears for re-probe; backup path still sets sticky on `fail_reason=cabac`
  **Prefer direct elementary H.264 for STREAM:**
    - resolve `preferDirectH264` when STREAM=1 → direct Part if Media/Stream is h264/avc
    - avoids Chrome universal High/CABAC that host CAVLC cannot recon
    - local `.264` demux skips `h264_mp4toannexb` BSF
  **Optional skip heavy FFmpeg RGB** (`STREAM_SKIP_RGB=auto|on|off`):
    - auto/on + PRESENT=fpga: skip RGB **from session start** (audio + demux; recon owns F1)
    - PRESENT=both/fb0: always keep RGB (continuous fb0 / STREAM=0 path intact)
    - Logs: `STREAM skip RGB…` vs `STREAM keep FFmpeg RGB (PRESENT=… STREAM_SKIP_RGB=…)`
    - CABAC + skip → no F1: log warns to set `STREAM_SKIP_RGB=0` or `PRESENT=both`
  Unit: `mediaVideoIsH264` + resolve helpers; HW: STREAM=1 PRESENT=both smoke.

Phase 3.3k (FPGA residual advance — this fire):
  **Goal:** extend first-MB residual beyond coeff_token+T1 if BRAM allows; else status/docs.
  **Approach (logic-only, no new M10K):** `slice_hdr_parser` continues after T1 signs into
    non-T1 level prefix/suffix, total_zeros (nC=0), run_before, reverse-scan place →
    `residual_dc` = scan-order coeff[0] (golden Baseline: tc=8 t1=3 **dc=-24**).
  First residual ends ~bit 130 (~17 B) inside existing MAXB=48 RBSP capture — no capture growth.
  **Status:** `[127:96] = {residual_dc[7:0], stream_bytes_in[23:0]}`; host `res_dc=` in
    `push_frame --status`. Existing res_ok/tc/t1 + qp/mb0/ddr_busy unchanged.
  **Paint (F3-only):** MB0 gray = clamp(128 + residual_dc, 0, 255) when residual_ok
    (≈104 on golden; not full inv-quant/IDCT recon — hybrid host F1 still product path).
  **Hybrid confirmed:** `host_owns_fs` still blocks stub wipe of STREAM F1 recon.
  **Fit / HW (lab 2026-07-24 — GREEN):**
    - Analysis & Synthesis **Successful** (regs ~13.9k; block mem bits ~3.17M — **no new M10K**).
    - Sole Quartus fit→RBF OK (NUM_PARALLEL=2, ALMs 22%, M10K 74%) after earlier concurrent-build OOM
      (exit 137) on the 16 GB host — not a device BRAM over-util failure.
    - Deployed `releases/Plex.rbf` → `/media/fat/_Utility/Plex.rbf` (Template HSync + residual_dc + runv-clear).
    - HW: `test_f3_residual.sh` **hard-gates** `res_ok=1 res_tc=8 res_t1=3 res_dc=-24` (golden coeff0).
  **Hybrid confirmed:** host recon owns F1 present (`host_owns_fs`); FPGA residual status/paint
    is F3 diagnostic only until inv-quant/IDCT mae is competitive.
  **Still open (3.3l+):** inv quant + 4x4 IDCT + Intra pred into frame_store for all MBs;
    optional deblock; full-slice residual walk on FPGA (BRAM neighbour/coeff buffers).

Phase 3.3l (plan — inv quant + 4×4 IDCT + Intra pred):
  **Full implementation plan:** `docs/phase3-3l-idct.md`
  **Scope:** first residual → inv quant + IDCT + pred; then first full MB; then all MBs.
  **BRAM (5CSEBA6, post-3.3k fit):** M10K 74% (407/553) free ~146; first-MB path is
    **logic-only** (coeff/IDCT/pred regs). All-MB adds ~2–4 M10K (top Y/UV rows + TC cache).
    Do **not** grow slice MAXB to full IDR or dual YUV framebuffers — stream residual,
    write RGB565 into existing `frame_store`.
  **3.3l-0 done:** `tests/unit/test_idct_quant.cpp` locks synth DC y=62 + real first 4×4
    (tc=8 t1=3 coeff0=-24 → y00=73 mean=62; full y[][] golden) via dequant4x4/idct4x4_add.
  **3.3l-1 host+status wire done; silicon HARD FAIL on dabdaeb0 (still FAIL reference):**
    `h264_residual_gold.hpp` locks full scan + `res_csum8=0x14` (XOR sat8); unit `FPGA_GOLD`;
    host `res_csum=`; **R-csum1 APPLIED** (running XOR+lev, commit `7bee0a6`, RBF **`dabdaeb0`**
    sole-deployed); FBAR PASS + res_dc=-24 OK; **res_csum HARD FAIL** — H-gate
    **0x53/0xa6/0xf9** (+0x53/push) and/or unstable **0x8b/de/31** (never 0x14);
    **soft-skip ≠ hard PASS**. Do **not** thrash-redeploy dabdaeb0.
    RCA guard added: `tests/unit/test_status_telemetry.cpp` + `test_rtl_invariants.py`
    lock the status ABI so `raw[12]=residual_dc`, `raw[13]=residual_csum`, and
    (pre-3.3l-2) `raw[14]=stream_bytes[7:0]`; the old pre-3.3l-1 layout preserved dc but put
    stream low at raw[13], explaining the +file_size%256 walk without implicating
    XOR residual math. Scheduled hardware discriminator:
    `MISTER_HOST=... scripts/res_csum_size_probe.sh` (no deploy) pushes baseline
    and padded vectors; product PASS requires raw[13]=0x14 for both.
    Host (**A-csum-probe2**): progressive residual XOR ends **0x14**; **0x53 ≠ residual intermediate**.
    RCA (**R-csum-rtl2**): one-cycle combo XOR over array (`tmpc`/`lev`) unreliable on this
    Quartus path → multi-cycle scalar RMW fold + `st_res_word` pack harden.
    **R-csum-diagrtl** DIAG force-0x14 pack bisect stacked (dirty; pack path only).
    **R-csum2** (multi-cycle + DIAG force 0x14): LIVE from 12:30:36; log **BUILD END 12:37:32
    exit=0** → host RBF **`4deaf6cc`** ≠ dabdaeb0 (log-proven only; no lab hard PASS invent).
    Detail: `docs/phase3-3l-idct.md` **L-csum-note5** (+ concurrent note6 banner).
  **3.3l-2 RTL module + reference-model prep done (W-REL 2026-07-27; no hardware/no Quartus):**
    `fpga/Plex_MiSTer/rtl/h264_iq_idct_4x4.sv` adds combinational inverse-quant, 4×4 IDCT
    residual, and prediction-add modules for the first residual handoff. Unit
    `test_p3_idct_reference_model` is wired into `make unit`; it is explicitly a C++ reference
    model / source-integration check, **not** a Verilog simulator. It drives the checked-in
    6739-byte Annex-B vector, compares all 16 block-0 `dequant`, signed post-IDCT, and
    reconstructed samples against `tests/fixtures/p3_host_recon/mb0_luma_v1.json`, checks all
    16 MB0 block pred+IDCT→recon rows, and grades all 300 frame-MAE rows from
    `frame_mae_v1.csv`. Evidence: green output
    `vector_bytes=6739 coeff_csum=0x14 ... mb0_blocks=16 ... frame_mae_rows=300 maeY=0.000000 y00=73 mean=62`;
    red directions perturb AC dequant and frame-MAE grading. This does **not** replace the
    Verilator behavioural RTL testbench.
  **3.3l-2 product RTL staged (W-CAP):** `decode_stub.sv` now consumes proven
    `residual_coeff[0:15]` + `slice_qp` and instantiates the shared
    `h264_iq_idct_4x4.sv` modules for first-4×4 inverse quant + H.264 integer IDCT onto
    **pred=128**. It paints the true first 4×4 into F3 diagnostic MB0 and publishes
    `recon_sig=0x3b` (XOR of reconstructed Y samples) at `raw[14]/status[119:112]`.
    P3-3l2 RCA ABI: `raw[12]=res_dc`, `raw[13]=res_csum`, `raw[14]=recon_sig`,
    `raw[15]=recon_dbg` (usable bits avoid AR-masked bits [2:1]: coeff/dequant/IDCT/recon
    non-zero plus residual-wait flags). Unit `test_p3_idct_rtl_model.py`
    locks product integration and promotes the Verilator path to a hard failure with
    `P3_IDCT_REQUIRE_RTL_SIM=1`; `make rtl-sim` elaborates the real product RTL source and
    the integrated `stream_path` handoff (`slice_hdr_parser` → `decode_stub`).
    `decode_stub` consumes sticky `residual_place_*` payload latched at `ST_PLACE` and
    wakes on `residual_place_pulse`; it must not race transient `residual_ok` or slice-valid.
    **Gate design before fit:** push baseline 6739B and padded 6776B vectors; PASS requires
    `res_csum=0x14`, `recon_sig=0x3b`, and `recon_dbg&~0x06=0xf9` invariant for both
    while the existing nalu_count/status witness changes.
    This is the P3-3l2 analogue of the size-invariant csum gate; no DIAG/constant force.

  **3.3l-3 host full-MB golden done (W-REL 2026-07-26):** `h264_recon.hpp` now has an optional
    `ReconTrace` that records MB0 luma prediction, 16 dequantized coefficients per 4×4, signed
    post-IDCT residual samples, and final reconstructed pixels. Stable RTL fixture:
    `tests/fixtures/p3_host_recon/mb0_luma_v1.json` (`format=misterplex.p3.luma_mb.v1`).
    The checked-in source vector is `tests/fixtures/p3_host_recon/plex_real_baseline_320x240_1f.264`
    and remains **6739 bytes**; no existing generated vector is resized.
  **3.3l-4 host frame-MAE golden done (W-REL 2026-07-26):** `test_p3_host_recon_vectors`
    reconstructs the whole 320×240 IDR, compares it to FFmpeg
    `-skip_loop_filter all`, and emits `tests/fixtures/p3_host_recon/frame_mae_v1.csv`
    (`format=misterplex.p3.frame_mae.v1`). Evidence command:
    `build/test_p3_host_recon_vectors` → `vector_bytes=6739 mb=300/300 frame=320x240 maeY=0.000000`.
    Every MB row has `sum_abs_y=0`, `mae_y=0.000000`, `max_abs_y=0`; generated copies land in
    `build/p3_host_recon_mb0_luma_v1.json` and `build/p3_host_recon_frame_mae_v1.csv`.
  **Milestones:** 3.3l-0 ✅ → 3.3l-1 host/status ✅ / RBF dabdaeb0 hard csum FAIL → 3.3l-2 host+handoff ✅ / paint **BLOCKED** →
    3.3l-3 host first full MB ✅ → 3.3l-4 host all-MB frame MAE ✅ → FPGA 3.3l-3/4 remain blocked behind residual checksum gate → 3.3l-5 hybrid gate.
  **Product:** host F1 recon stays until FPGA mae competitive; F3 diagnostic until then.
  **Non-goals:** deblock, P-slice/MC, CABAC, Quartus-only bring-up without unit goldens.

Phase 3.3m (inter-prediction scope/model — W-REL 2026-07-26 host-only):
  **Survey result:** checked-in Plex/test MP4 assets are Constrained Baseline **I/P only** with
  no B-frames, but still use quarter-pel motion (`motion_scale=4`). Natural encodes include mostly
  P16×16 plus small counts of P16×8/P8×16/P8×8; see `docs/phase3-inter-prediction.md`.
  **Profile lever:** `scripts/gen_test_annexb_inter.py` demonstrates the narrow hardware target:
  Baseline/CAVLC, `bframes=0`, `ref=1`, `weightp=0`, `partitions=none` → deterministic
  12-frame Annex-B vector (`27653` bytes, md5 `fe5ba815b4d67b5b24d7de496facb15b`) with
  `I=1 P=11 B=0`, refs=1, only P16×16 motion vectors, max motion 18×9 px.
  **PMS profile update:** `main` now requests 480p PMS universal as
  `videoResolution=640x480&maxVideoBitrate=2500&videoCodec=h264&videoProfile=baseline&videoLevel=30`.
  Baseline makes inter prediction tractable: no B-slices, no CABAC, no weighted prediction, no
  field/interlaced coding. Treat this as a request until delivered-stream probing proves profile_idc=66
  and CAVLC PPS; source XML may still describe the original Main-profile input.
  **Actual PMS probe (W-A4 2026-07-26):** the server did **not** honor Baseline. Delivered stream
  probed on `feat/a4-sps-baseline` @ `b28e863` as H.264 High, `profile_idc=100`, `level_idc=30`,
  `width=618`, `height=480`, PPS `entropy_cabac=1`, video-only bitrate ~1344.3 kbps, and a 12 s
  slice scan found `i=22 p=165 b=115`. The request still carried `videoResolution=640x480`,
  `maxVideoBitrate=2500`, `videoProfile=baseline`, `videoLevel=30`; PMS mpegts universal target
  produced data while final mp4 returned an empty body. Therefore Baseline-only FPGA inter decode
  is architecturally tractable but **not yet product-safe for PMS 480p**; product must fail closed /
  fall back on High/CABAC/B until PMS delivery is constrained or a broader decoder exists.
  **Goldens:** `tests/fixtures/p3_inter_pred/` adds the checked-in vector, `pframe1_mb_v1.json`
  (`format=misterplex.p3.inter_mb.v1`) and `frame_mae_v1.csv`
  (`format=misterplex.p3.inter_frame_mae.v1`, 12×300 MB rows, maeY=0). Unit
  `test_p3_inter_pred_vectors` regenerates byte-identically, exports libav motion vectors, and
  verifies Baseline/CAVLC/profile constraints plus the fixtures; red perturbations cover MV, MAE rows,
  and unsupported-profile handling.
  **Architecture:** inter prediction requires DDR3-backed YUV reference storage; BRAM is not viable
  for 480p references. Level 3.0 worst-case DPB is `floor(8100 / 1200) = 6` 640×480 refs:
  2.76 MB YUV420 for references, ~3.23 MB including current reconstruction. One-ref P16×16 480p
  is roughly 1.6 MB/frame with native YUV420 DDR/present (~94 MB/s @60 before inefficiency) or
  ~1.8 MB/frame with RGB565 output (~108 MB/s @60). Sub-MB partitions raise that toward
  ~132–156 MB/s at 60 on the RGB565 path, ~25% less if `w-c2` YUV420 DDR lands. Current ~160 MB/s
  DDR3 is plausible for the narrow Baseline/YUV path; faster DDRAM clock makes it comfortable.
  SDRAM remains unsuitable until its hardware bring-up is green.
  **Detection rule:** unexpected B-slice, CABAC PPS, non-Baseline profile, over-level stream, or
  `max_num_ref_frames` above the implemented DPB must fail closed and report unsupported; unit
  `test_p3_inter_pred_vectors` includes a generated High/CABAC/B probe for this guard.

Phase 3.3n (real PMS High/CABAC/B sizing — W-REL 2026-07-26 host-only):
  `docs/phase3-high-cabac-scope.md` sizes the final W-A4 sweep result: client-only Baseline forcing
  failed, delivered stream is High/CABAC/B with 624×480 coded / 618×480 display, 39×30=1170 macroblocks,
  25 fps, `max_num_ref_frames=4`, PPS CABAC, and `i=22 p=165 b=115` over 12 s. CABAC planning
  number is **8.775 Mbin/s** (300 bins/macroblock); stress is **17.550 Mbin/s** (600 bins/macroblock). At current
  20 MHz `clk_sys`/DDRAM clock, an optimistic 1-bin/cycle CABAC engine barely covers stress
  (1.14×), a 2-cycle engine fails stress, and a 3-cycle engine fails planning. 4 refs + current
  YUV420 is 2.25 MB; +present/reorder is 2.70 MB, so DDR3 is required and SDRAM/BRAM are not viable.
  Existing 4×4 IQ/IDCT/recon survives below the entropy layer, but the CAVLC walker does not; High
  also requires detection/support for 8×8 transform and B-slice DPB/list machinery. Verdict:
  decoding PMS as delivered is a full High-profile decoder project and not a sane near-term path
  without a faster/proven clock+DDR plan; server-side Baseline XML or ARM/FFmpeg fallback is now a
  hard strategic requirement.
Phase 3.3p (P-slice inter prediction RTL — W-REL 2026-07-26 host-only):
  Server-side PMS XML profile is now the required path: W-A4 proved delivered Baseline/L3.0 with
  `profile_idc=66`, `max_num_ref_frames=1`, `entropy_cabac=0`, `i=6 p=294 b=0`, coded
  **624×480** (39×30=1170 macroblocks) and display 618×480. Client-only Baseline forcing remains failed,
  so unsupported-stream guards stay mandatory. Local x264 proxy with the exact `VideoEncodeFlags`
  plus `partitions=none` measured P frames as intra 4.8%, **P16×16 17.6%**, sub-MB partitions 0%,
  **skip 77.7%**; first RTL rung implements only P_Skip + P_L0_16x16.
  RTL: `h264_inter_pred.sv` adds MV median predictor/MVD add/P_Skip zero rule, luma qpel six-tap
  interpolation, chroma eighth-pel bilinear interpolation, and 9×9 reference fetch address
  clamping. `decode_stub.sv` instantiates the inter RTL in the shipped artifact and paints a
  top-row MB1 diagnostic tile as four green/red stage bands (MV, luma qpel, chroma epel, fetch; aggregate signature `0x56`).
  Verilator: `tests/unit/test_p3_inter_rtl_sim.sh` elaborates the real product RTL listed in
  `files.qip` through `tests/rtl/h264_inter_pred_tb_top.sv`, compares against
  `tests/fixtures/p3_inter_pred/inter_mc_v1.json`, and red-checks bad interpolation rounding via a
  testbench-only fault. The integrated gate `tests/unit/test_p3_inter_stream_path_rtl_sim.sh` now
  elaborates product `stream_path.sv` plus parsers/`decode_stub`/inter RTL, feeds paced multi-NAL
  Annex-B vectors, and requires idle return after each VCL: IDR fixture `nals=4 frames=1`, P fixture
  `nals=15 idr=1 p=11 frames=12`, all four MB1 inter diagnostic bands green. This is a
  stream-path/diagnostic gate; parsed P MB syntax is not yet driving MC. DDR/YUV update: one
  624×480 YUV420 ref + current = 898,560 B; +present = 1,347,840 B. At 25 fps, narrow P16×16/P_Skip
  YUV traffic is ~40 MB/s before overhead (~50–70 MB/s planning), comfortable for the validated
  80 MHz DDR/YUV path; SDRAM remains out of scope.


Phase 3.1b (DDR bulk path — implemented this fire):
  **Measured F1 (lab 2026-07-24, 192.168.1.183, 320×240 RGB565 = 153600 B):**
    Historical SPI chunk sweep (earlier lab):
    | chunk | wall time | effective |
    |-------|-----------|-----------|
    | 8 KiB | ~220 ms   | ~0.70 MB/s |
    | 32 KiB| ~194 ms   | ~0.79 MB/s |  ← SPI default
    | 64–128 KiB | ~196–202 ms | ~0.76 MB/s |
    **Wall time after ARM kick batching + kick/frame verify (not busy-only):**
    | path | wall time | effective | unique fps |
    |------|-----------|-----------|------------|
    | SPI F1 `push_frame --index 1` | **~112 ms** (5 runs: 110.9–116.6) | **~1.37 MB/s** | **≈8.9 fps** |
    | DDR `push_frame --ddr` | **~16.5 ms** (5 runs: 16.0–16.8) | **~9.3 MB/s** | **≈60 fps** |
    mmap alone ~1.9 ms; remainder is one MainPause SPI session + DMA settle.
    Log: `/tmp/misterplex-ddr-agent.txt`. DDR ≈ **7× SPI** → real-time 24/30 @320×240 OK.
  **Why SPI is slow:** FIO_FILE_TX over HPS SPI with Main pause + per-chunk
    CS sessions; not a streaming DMA.

  **DDR path:**
    HPS `mmap(/dev/mem)` → bank @ **0x30000000** / **0x30040000** (256 KiB stride)
    → pulse **status[12]** start (status[13]=bank) → `ddram_frame_rd` Avalon
    burst-reads f2sdram → dual-bank BRAM `frame_store` → present (same as F1).
    - RTL: `rtl/ddram_frame_rd.sv`; Plex.sv no longer ties DDRAM_* to 0
    - ARM: `FpgaSpi::sendRgb565FrameDdr` / `sendRgb24FrameDdr` (single SpiExclusive kick)
    - Tool: `push_frame --ddr [--bank 0|1] file.rgb565`
    - Verify: `ddr_busy` **or** (status[12] echo in status_in + `has_frame`); busy-only
      was a false negative — see diagnosis below
    - status_in[79] = ddr_busy during copy (`{ddr_busy,0,qp}` @ [79:72])
  **Diagnosis (ddr_busy never seen via UIO_GET_STATUS):**
    - RBF has `ddram_frame_rd` (map/fit + md5 match deployed).
    - status_in v2: kick bits [12]/[13] **work** (`lo=0x1000` after set; survives status_set).
    - Functional proof: after reset `has_frame=0` → mmap + status[12] 0→1 → `has_frame=1`.
    - `ddr_busy` rarely latched: status_req updates only on status_set; DMA ~1–3 ms so
      busy clears before SPI poll samples. Idle busy=0 is expected, not missing IP.
  **Does not break** Phase 2: PRESENT=fb0 never opens FPGA path; SPI F1 still works.

  **RBF rebuild status (lab 2026-07-24):** Sole Quartus with `NUM_PARALLEL_PROCESSORS=2`
  completed map→fit→asm (ALMs ~22%, M10K ~74%). Deployed `_Utility/Plex.rbf` includes
  Template HSync, residual_dc, and `ddram_frame_rd` RTL. Product **prefers DDR
  with SPI fallback** (fallback only if kick/frame verify fails).

  **Build / lab status:**
    - ARM static: `make arm-plexd` green (`misterplexd` + `push_frame --ddr` OK ~16 ms)
    - Residual HW: `test_f3_residual.sh` → `res_dc=-24` on lab DE10
    - Avoid concurrent raetro/quartus containers (OOM root cause earlier)

  **Still open after 3.1b:**
    1. Optional: sticky `ddr_done` / frames_done in status_in for tighter verify (RTL)
    2. Optional: present directly from DDR (skip BRAM) for larger modes
    3. Async double-buffer SPI — small gain only; deprioritized
```

### 3.0 HW bring-up

1. Build RBF: `make build-rbf` (Quartus via misterfpga-dev).
2. Deploy: `./scripts/deploy_plex_core.sh`.
3. `python3 scripts/gen_test_frame.py /tmp/plex_test_320x240.rgb565` and copy to SD.
4. OSD: load frame via **F1**, set **Video source = Frame store**.
5. Expect yellow border + color bars + orange diagonal (not internal pattern block).

## H.264 soft-core evaluation notes

| Option | Pros | Cons for Cyclone V 5CSEBA6 |
|--------|------|----------------------------|
| Open hardh264-class / VexRiscv+accel | Real Baseline | ALM/BRAM cost; integration effort |
| Simplified Baseline intra-only | Fits fabric | Limited library titles |
| ARM demux + FPGA IDCT/MC only | Incremental | Still ARM-heavy |
| PMS ladder → Profile-1 elementary | Product path | Needs soft-core ready |

**Bring-up order:** F3 byte path (done scaffold) → NAL parse stats → Baseline decode IP → YUV→RGB565 → frame_store swap.

## Acceptance

- Same titles as Phase 2 cast path
- ARM CPU mostly idle during play (protocol + demux)
- A/V sync ≤ ±40 ms; audioUnderrun ≈ 0; no stuck frame
- Kill daemon / stop never hangs core

## Non-goals (Phase 3)

- Arbitrary 4K HEVC remux without PMS ladder
- Optical-flow interpolation
- Replacing PMS
