----------------------------------------------------------------------------------------------- Cycle 1 ------------------------------------------------------------------------------------------------

Instruction Status
Instruction              | Issue  | ExecStart  | ReadMem  | WriteCDB  | Commit  
--------------------------------------------------------------------------------
LOAD  R2, 0(R10)         | 1      | -          | -        | -         | -       
LOAD  R3, 0(R12)         | -      | -          | -        | -         | -       
ADD   R4, R10, R11       | -      | -          | -        | -         | -       
MUL   R5, R12, R13       | -      | -          | -        | -         | -       
LOAD  R6, 0(R14)         | -      | -          | -        | -         | -       
LOAD  R7, 0(R16)         | -      | -          | -        | -         | -       
ADD   R8, R14, R15       | -      | -          | -        | -         | -       
MUL   R9, R16, R17       | -      | -          | -        | -         | -       
LOAD  R18, 0(R18)        | -      | -          | -        | -         | -       
LOAD  R19, 0(R20)        | -      | -          | -        | -         | -       
ADD   R20, R18, R19      | -      | -          | -        | -         | -       
MUL   R21, R20, R21      | -      | -          | -        | -         | -       
LOAD  R22, 0(R22)        | -      | -          | -        | -         | -       
LOAD  R23, 0(R24)        | -      | -          | -        | -         | -       
ADD   R24, R22, R23      | -      | -          | -        | -         | -       
MUL   R25, R24, R25      | -      | -          | -        | -         | -       
BEQ   R1, R0, LOOP       | -      | -          | -        | -         | -       

Integer-ALU Reservation Stations
Busy  | Op      | Qj      | Qk      | Vj      | Vk      | Dest  
-----------------------------------------------------------------

Multiplier Reservation Stations
Busy  | Op      | Qj      | Qk      | Vj      | Vk      | Dest  
-----------------------------------------------------------------

Divider Reservation Stations
Busy  | Op      | Qj      | Qk      | Vj      | Vk      | Dest  
-----------------------------------------------------------------

Reorder Buffer [ROB : (Head => Tail) OR (Oldest => Newest)]
Entry   | Type    | Dest      | Value     | Done  
--------------------------------------------------
ROB 0   | LOAD    | R2        | -         | No    

Load/Store Queue [LSQ : (Head => Tail) OR (Oldest => Newest)]
Entry   | Type    | EA    | Value     | Dest      | Offset   | Base Reg Value    | Ready   | CDB Write   
---------------------------------------------------------------------------------------------------------
LSQ 0   | LOAD    | -     | -         | ROB 0     | 0        | 0                 | NO      | -           

Register File & Status
 R0     | R1     | R2     | R3     | R4     | R5     | R6     | R7     | R8     | R9     | R10    | R11    | R12    | R13    | R14    | R15    | R16    | R17    | R18    | R19    | R20    | R21    | R22    | R23    | R24    | R25    | R26    | R27    | R28    | R29    | R30    | R31    |
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
 Ready  | Ready  | ROB 0  | Ready  | Ready  | Ready  | Ready  | Ready  | Ready  | Ready  | Ready  | Ready  | Ready  | Ready  | Ready  | Ready  | Ready  | Ready  | Ready  | Ready  | Ready  | Ready  | Ready  | Ready  | Ready  | Ready  | Ready  | Ready  | Ready  | Ready  | Ready  | Ready  |
 0      | 0      | -      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0      |

Memory State
-



----------------------------------------------------------------------------------------------- Cycle 2 ------------------------------------------------------------------------------------------------

Instruction Status
Instruction              | Issue  | ExecStart  | ReadMem  | WriteCDB  | Commit  
--------------------------------------------------------------------------------
LOAD  R2, 0(R10)         | 1      | 2          | -        | -         | -       
LOAD  R3, 0(R12)         | 2      | -          | -        | -         | -       
ADD   R4, R10, R11       | -      | -          | -        | -         | -       
MUL   R5, R12, R13       | -      | -          | -        | -         | -       
LOAD  R6, 0(R14)         | -      | -          | -        | -         | -       
LOAD  R7, 0(R16)         | -      | -          | -        | -         | -       
ADD   R8, R14, R15       | -      | -          | -        | -         | -       
MUL   R9, R16, R17       | -      | -          | -        | -         | -       
LOAD  R18, 0(R18)        | -      | -          | -        | -         | -       
LOAD  R19, 0(R20)        | -      | -          | -        | -         | -       
ADD   R20, R18, R19      | -      | -          | -        | -         | -       
MUL   R21, R20, R21      | -      | -          | -        | -         | -       
LOAD  R22, 0(R22)        | -      | -          | -        | -         | -       
LOAD  R23, 0(R24)        | -      | -          | -        | -         | -       
ADD   R24, R22, R23      | -      | -          | -        | -         | -       
MUL   R25, R24, R25      | -      | -          | -        | -         | -       
BEQ   R1, R0, LOOP       | -      | -          | -        | -         | -       

Integer-ALU Reservation Stations
Busy  | Op      | Qj      | Qk      | Vj      | Vk      | Dest  
-----------------------------------------------------------------

Multiplier Reservation Stations
Busy  | Op      | Qj      | Qk      | Vj      | Vk      | Dest  
-----------------------------------------------------------------

Divider Reservation Stations
Busy  | Op      | Qj      | Qk      | Vj      | Vk      | Dest  
-----------------------------------------------------------------

Reorder Buffer [ROB : (Head => Tail) OR (Oldest => Newest)]
Entry   | Type    | Dest      | Value     | Done  
--------------------------------------------------
ROB 0   | LOAD    | R2        | -         | No    
ROB 1   | LOAD    | R3        | -         | No    

Load/Store Queue [LSQ : (Head => Tail) OR (Oldest => Newest)]
Entry   | Type    | EA    | Value     | Dest      | Offset   | Base Reg Value    | Ready   | CDB Write   
---------------------------------------------------------------------------------------------------------
LSQ 0   | LOAD    | 0     | -         | ROB 0     | 0        | 0                 | NO      | -           
LSQ 1   | LOAD    | -     | -         | ROB 1     | 0        | 0                 | NO      | -           

Register File & Status
 R0     | R1     | R2     | R3     | R4     | R5     | R6     | R7     | R8     | R9     | R10    | R11    | R12    | R13    | R14    | R15    | R16    | R17    | R18    | R19    | R20    | R21    | R22    | R23    | R24    | R25    | R26    | R27    | R28    | R29    | R30    | R31    |
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
 Ready  | Ready  | ROB 0  | ROB 1  | Ready  | Ready  | Ready  | Ready  | Ready  | Ready  | Ready  | Ready  | Ready  | Ready  | Ready  | Ready  | Ready  | Ready  | Ready  | Ready  | Ready  | Ready  | Ready  | Ready  | Ready  | Ready  | Ready  | Ready  | Ready  | Ready  | Ready  | Ready  |
 0      | 0      | -      | -      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0      |

Memory State
-



----------------------------------------------------------------------------------------------- Cycle 3 ------------------------------------------------------------------------------------------------

Instruction Status
Instruction              | Issue  | ExecStart  | ReadMem  | WriteCDB  | Commit  
--------------------------------------------------------------------------------
LOAD  R2, 0(R10)         | 1      | 2          | -        | -         | -       
LOAD  R3, 0(R12)         | 2      | 3          | -        | -         | -       
ADD   R4, R10, R11       | 3      | -          | -        | -         | -       
MUL   R5, R12, R13       | -      | -          | -        | -         | -       
LOAD  R6, 0(R14)         | -      | -          | -        | -         | -       
LOAD  R7, 0(R16)         | -      | -          | -        | -         | -       
ADD   R8, R14, R15       | -      | -          | -        | -         | -       
MUL   R9, R16, R17       | -      | -          | -        | -         | -       
LOAD  R18, 0(R18)        | -      | -          | -        | -         | -       
LOAD  R19, 0(R20)        | -      | -          | -        | -         | -       
ADD   R20, R18, R19      | -      | -          | -        | -         | -       
MUL   R21, R20, R21      | -      | -          | -        | -         | -       
LOAD  R22, 0(R22)        | -      | -          | -        | -         | -       
LOAD  R23, 0(R24)        | -      | -          | -        | -         | -       
ADD   R24, R22, R23      | -      | -          | -        | -         | -       
MUL   R25, R24, R25      | -      | -          | -        | -         | -       
BEQ   R1, R0, LOOP       | -      | -          | -        | -         | -       

Integer-ALU Reservation Stations
Busy  | Op      | Qj      | Qk      | Vj      | Vk      | Dest  
-----------------------------------------------------------------
Yes   | ADD     | -       | -       | 0       | 0       | ROB 2 

Multiplier Reservation Stations
Busy  | Op      | Qj      | Qk      | Vj      | Vk      | Dest  
-----------------------------------------------------------------

Divider Reservation Stations
Busy  | Op      | Qj      | Qk      | Vj      | Vk      | Dest  
-----------------------------------------------------------------

Reorder Buffer [ROB : (Head => Tail) OR (Oldest => Newest)]
Entry   | Type    | Dest      | Value     | Done  
--------------------------------------------------
ROB 0   | LOAD    | R2        | -         | No    
ROB 1   | LOAD    | R3        | -         | No    
ROB 2   | ADD     | R4        | -         | No    

Load/Store Queue [LSQ : (Head => Tail) OR (Oldest => Newest)]
Entry   | Type    | EA    | Value     | Dest      | Offset   | Base Reg Value    | Ready   | CDB Write   
---------------------------------------------------------------------------------------------------------
LSQ 0   | LOAD    | 0     | -         | ROB 0     | 0        | 0                 | NO      | -           
LSQ 1   | LOAD    | 0     | -         | ROB 1     | 0        | 0                 | NO      | -           

Register File & Status
 R0     | R1     | R2     | R3     | R4     | R5     | R6     | R7     | R8     | R9     | R10    | R11    | R12    | R13    | R14    | R15    | R16    | R17    | R18    | R19    | R20    | R21    | R22    | R23    | R24    | R25    | R26    | R27    | R28    | R29    | R30    | R31    |
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
 Ready  | Ready  | ROB 0  | ROB 1  | ROB 2  | Ready  | Ready  | Ready  | Ready  | Ready  | Ready  | Ready  | Ready  | Ready  | Ready  | Ready  | Ready  | Ready  | Ready  | Ready  | Ready  | Ready  | Ready  | Ready  | Ready  | Ready  | Ready  | Ready  | Ready  | Ready  | Ready  | Ready  |
 0      | 0      | -      | -      | -      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0      |

Memory State
-



----------------------------------------------------------------------------------------------- Cycle 4 ------------------------------------------------------------------------------------------------

Instruction Status
Instruction              | Issue  | ExecStart  | ReadMem  | WriteCDB  | Commit  
--------------------------------------------------------------------------------
LOAD  R2, 0(R10)         | 1      | 2          | -        | -         | -       
LOAD  R3, 0(R12)         | 2      | 3          | -        | -         | -       
ADD   R4, R10, R11       | 3      | 4          | -        | -         | -       
MUL   R5, R12, R13       | 4      | -          | -        | -         | -       
LOAD  R6, 0(R14)         | -      | -          | -        | -         | -       
LOAD  R7, 0(R16)         | -      | -          | -        | -         | -       
ADD   R8, R14, R15       | -      | -          | -        | -         | -       
MUL   R9, R16, R17       | -      | -          | -        | -         | -       
LOAD  R18, 0(R18)        | -      | -          | -        | -         | -       
LOAD  R19, 0(R20)        | -      | -          | -        | -         | -       
ADD   R20, R18, R19      | -      | -          | -        | -         | -       
MUL   R21, R20, R21      | -      | -          | -        | -         | -       
LOAD  R22, 0(R22)        | -      | -          | -        | -         | -       
LOAD  R23, 0(R24)        | -      | -          | -        | -         | -       
ADD   R24, R22, R23      | -      | -          | -        | -         | -       
MUL   R25, R24, R25      | -      | -          | -        | -         | -       
BEQ   R1, R0, LOOP       | -      | -          | -        | -         | -       

Integer-ALU Reservation Stations
Busy  | Op      | Qj      | Qk      | Vj      | Vk      | Dest  
-----------------------------------------------------------------

Multiplier Reservation Stations
Busy  | Op      | Qj      | Qk      | Vj      | Vk      | Dest  
-----------------------------------------------------------------
Yes   | MUL     | -       | -       | 0       | 0       | ROB 3 

Divider Reservation Stations
Busy  | Op      | Qj      | Qk      | Vj      | Vk      | Dest  
-----------------------------------------------------------------

Reorder Buffer [ROB : (Head => Tail) OR (Oldest => Newest)]
Entry   | Type    | Dest      | Value     | Done  
--------------------------------------------------
ROB 0   | LOAD    | R2        | -         | No    
ROB 1   | LOAD    | R3        | -         | No    
ROB 2   | ADD     | R4        | -         | No    
ROB 3   | MUL     | R5        | -         | No    

Load/Store Queue [LSQ : (Head => Tail) OR (Oldest => Newest)]
Entry   | Type    | EA    | Value     | Dest      | Offset   | Base Reg Value    | Ready   | CDB Write   
---------------------------------------------------------------------------------------------------------
LSQ 0   | LOAD    | 0     | -         | ROB 0     | 0        | 0                 | NO      | -           
LSQ 1   | LOAD    | 0     | -         | ROB 1     | 0        | 0                 | NO      | -           

Register File & Status
 R0     | R1     | R2     | R3     | R4     | R5     | R6     | R7     | R8     | R9     | R10    | R11    | R12    | R13    | R14    | R15    | R16    | R17    | R18    | R19    | R20    | R21    | R22    | R23    | R24    | R25    | R26    | R27    | R28    | R29    | R30    | R31    |
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
 Ready  | Ready  | ROB 0  | ROB 1  | ROB 2  | ROB 3  | Ready  | Ready  | Ready  | Ready  | Ready  | Ready  | Ready  | Ready  | Ready  | Ready  | Ready  | Ready  | Ready  | Ready  | Ready  | Ready  | Ready  | Ready  | Ready  | Ready  | Ready  | Ready  | Ready  | Ready  | Ready  | Ready  |
 0      | 0      | -      | -      | -      | -      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0      |

Memory State
-



----------------------------------------------------------------------------------------------- Cycle 5 ------------------------------------------------------------------------------------------------

Instruction Status
Instruction              | Issue  | ExecStart  | ReadMem  | WriteCDB  | Commit  
--------------------------------------------------------------------------------
LOAD  R2, 0(R10)         | 1      | 2          | -        | -         | -       
LOAD  R3, 0(R12)         | 2      | 3          | -        | -         | -       
ADD   R4, R10, R11       | 3      | 4          | -        | 5         | -       
MUL   R5, R12, R13       | 4      | 5          | -        | -         | -       
LOAD  R6, 0(R14)         | 5      | -          | -        | -         | -       
LOAD  R7, 0(R16)         | -      | -          | -        | -         | -       
ADD   R8, R14, R15       | -      | -          | -        | -         | -       
MUL   R9, R16, R17       | -      | -          | -        | -         | -       
LOAD  R18, 0(R18)        | -      | -          | -        | -         | -       
LOAD  R19, 0(R20)        | -      | -          | -        | -         | -       
ADD   R20, R18, R19      | -      | -          | -        | -         | -       
MUL   R21, R20, R21      | -      | -          | -        | -         | -       
LOAD  R22, 0(R22)        | -      | -          | -        | -         | -       
LOAD  R23, 0(R24)        | -      | -          | -        | -         | -       
ADD   R24, R22, R23      | -      | -          | -        | -         | -       
MUL   R25, R24, R25      | -      | -          | -        | -         | -       
BEQ   R1, R0, LOOP       | -      | -          | -        | -         | -       

Integer-ALU Reservation Stations
Busy  | Op      | Qj      | Qk      | Vj      | Vk      | Dest  
-----------------------------------------------------------------

Multiplier Reservation Stations
Busy  | Op      | Qj      | Qk      | Vj      | Vk      | Dest  
-----------------------------------------------------------------

Divider Reservation Stations
Busy  | Op      | Qj      | Qk      | Vj      | Vk      | Dest  
-----------------------------------------------------------------

Reorder Buffer [ROB : (Head => Tail) OR (Oldest => Newest)]
Entry   | Type    | Dest      | Value     | Done  
--------------------------------------------------
ROB 0   | LOAD    | R2        | -         | No    
ROB 1   | LOAD    | R3        | -         | No    
ROB 2   | ADD     | R4        | 0         | Yes   
ROB 3   | MUL     | R5        | -         | No    
ROB 4   | LOAD    | R6        | -         | No    

Load/Store Queue [LSQ : (Head => Tail) OR (Oldest => Newest)]
Entry   | Type    | EA    | Value     | Dest      | Offset   | Base Reg Value    | Ready   | CDB Write   
---------------------------------------------------------------------------------------------------------
LSQ 0   | LOAD    | 0     | -         | ROB 0     | 0        | 0                 | NO      | -           
LSQ 1   | LOAD    | 0     | -         | ROB 1     | 0        | 0                 | NO      | -           
LSQ 2   | LOAD    | -     | -         | ROB 4     | 0        | 0                 | NO      | -           

Register File & Status
 R0     | R1     | R2     | R3     | R4     | R5     | R6     | R7     | R8     | R9     | R10    | R11    | R12    | R13    | R14    | R15    | R16    | R17    | R18    | R19    | R20    | R21    | R22    | R23    | R24    | R25    | R26    | R27    | R28    | R29    | R30    | R31    |
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
 Ready  | Ready  | ROB 0  | ROB 1  | ROB 2  | ROB 3  | ROB 4  | Ready  | Ready  | Ready  | Ready  | Ready  | Ready  | Ready  | Ready  | Ready  | Ready  | Ready  | Ready  | Ready  | Ready  | Ready  | Ready  | Ready  | Ready  | Ready  | Ready  | Ready  | Ready  | Ready  | Ready  | Ready  |
 0      | 0      | -      | -      | -      | -      | -      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0      |

Memory State
-



----------------------------------------------------------------------------------------------- Cycle 6 ------------------------------------------------------------------------------------------------

Instruction Status
Instruction              | Issue  | ExecStart  | ReadMem  | WriteCDB  | Commit  
--------------------------------------------------------------------------------
LOAD  R2, 0(R10)         | 1      | 2          | -        | -         | -       
LOAD  R3, 0(R12)         | 2      | 3          | -        | -         | -       
ADD   R4, R10, R11       | 3      | 4          | -        | 5         | -       
MUL   R5, R12, R13       | 4      | 5          | -        | -         | -       
LOAD  R6, 0(R14)         | 5      | 6          | -        | -         | -       
LOAD  R7, 0(R16)         | 6      | -          | -        | -         | -       
ADD   R8, R14, R15       | -      | -          | -        | -         | -       
MUL   R9, R16, R17       | -      | -          | -        | -         | -       
LOAD  R18, 0(R18)        | -      | -          | -        | -         | -       
LOAD  R19, 0(R20)        | -      | -          | -        | -         | -       
ADD   R20, R18, R19      | -      | -          | -        | -         | -       
MUL   R21, R20, R21      | -      | -          | -        | -         | -       
LOAD  R22, 0(R22)        | -      | -          | -        | -         | -       
LOAD  R23, 0(R24)        | -      | -          | -        | -         | -       
ADD   R24, R22, R23      | -      | -          | -        | -         | -       
MUL   R25, R24, R25      | -      | -          | -        | -         | -       
BEQ   R1, R0, LOOP       | -      | -          | -        | -         | -       

Integer-ALU Reservation Stations
Busy  | Op      | Qj      | Qk      | Vj      | Vk      | Dest  
-----------------------------------------------------------------

Multiplier Reservation Stations
Busy  | Op      | Qj      | Qk      | Vj      | Vk      | Dest  
-----------------------------------------------------------------

Divider Reservation Stations
Busy  | Op      | Qj      | Qk      | Vj      | Vk      | Dest  
-----------------------------------------------------------------

Reorder Buffer [ROB : (Head => Tail) OR (Oldest => Newest)]
Entry   | Type    | Dest      | Value     | Done  
--------------------------------------------------
ROB 0   | LOAD    | R2        | -         | No    
ROB 1   | LOAD    | R3        | -         | No    
ROB 2   | ADD     | R4        | 0         | Yes   
ROB 3   | MUL     | R5        | -         | No    
ROB 4   | LOAD    | R6        | -         | No    
ROB 5   | LOAD    | R7        | -         | No    

Load/Store Queue [LSQ : (Head => Tail) OR (Oldest => Newest)]
Entry   | Type    | EA    | Value     | Dest      | Offset   | Base Reg Value    | Ready   | CDB Write   
---------------------------------------------------------------------------------------------------------
LSQ 0   | LOAD    | 0     | -         | ROB 0     | 0        | 0                 | NO      | -           
LSQ 1   | LOAD    | 0     | -         | ROB 1     | 0        | 0                 | NO      | -           
LSQ 2   | LOAD    | 0     | -         | ROB 4     | 0        | 0                 | NO      | -           
LSQ 3   | LOAD    | -     | -         | ROB 5     | 0        | 0                 | NO      | -           

Register File & Status
 R0     | R1     | R2     | R3     | R4     | R5     | R6     | R7     | R8     | R9     | R10    | R11    | R12    | R13    | R14    | R15    | R16    | R17    | R18    | R19    | R20    | R21    | R22    | R23    | R24    | R25    | R26    | R27    | R28    | R29    | R30    | R31    |
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
 Ready  | Ready  | ROB 0  | ROB 1  | ROB 2  | ROB 3  | ROB 4  | ROB 5  | Ready  | Ready  | Ready  | Ready  | Ready  | Ready  | Ready  | Ready  | Ready  | Ready  | Ready  | Ready  | Ready  | Ready  | Ready  | Ready  | Ready  | Ready  | Ready  | Ready  | Ready  | Ready  | Ready  | Ready  |
 0      | 0      | -      | -      | -      | -      | -      | -      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0      |

Memory State
-



----------------------------------------------------------------------------------------------- Cycle 7 ------------------------------------------------------------------------------------------------

Instruction Status
Instruction              | Issue  | ExecStart  | ReadMem  | WriteCDB  | Commit  
--------------------------------------------------------------------------------
LOAD  R2, 0(R10)         | 1      | 2          | -        | -         | -       
LOAD  R3, 0(R12)         | 2      | 3          | -        | -         | -       
ADD   R4, R10, R11       | 3      | 4          | -        | 5         | -       
MUL   R5, R12, R13       | 4      | 5          | -        | -         | -       
LOAD  R6, 0(R14)         | 5      | 6          | -        | -         | -       
LOAD  R7, 0(R16)         | 6      | 7          | -        | -         | -       
ADD   R8, R14, R15       | 7      | -          | -        | -         | -       
MUL   R9, R16, R17       | -      | -          | -        | -         | -       
LOAD  R18, 0(R18)        | -      | -          | -        | -         | -       
LOAD  R19, 0(R20)        | -      | -          | -        | -         | -       
ADD   R20, R18, R19      | -      | -          | -        | -         | -       
MUL   R21, R20, R21      | -      | -          | -        | -         | -       
LOAD  R22, 0(R22)        | -      | -          | -        | -         | -       
LOAD  R23, 0(R24)        | -      | -          | -        | -         | -       
ADD   R24, R22, R23      | -      | -          | -        | -         | -       
MUL   R25, R24, R25      | -      | -          | -        | -         | -       
BEQ   R1, R0, LOOP       | -      | -          | -        | -         | -       

Integer-ALU Reservation Stations
Busy  | Op      | Qj      | Qk      | Vj      | Vk      | Dest  
-----------------------------------------------------------------
Yes   | ADD     | -       | -       | 0       | 0       | ROB 6 

Multiplier Reservation Stations
Busy  | Op      | Qj      | Qk      | Vj      | Vk      | Dest  
-----------------------------------------------------------------

Divider Reservation Stations
Busy  | Op      | Qj      | Qk      | Vj      | Vk      | Dest  
-----------------------------------------------------------------

Reorder Buffer [ROB : (Head => Tail) OR (Oldest => Newest)]
Entry   | Type    | Dest      | Value     | Done  
--------------------------------------------------
ROB 0   | LOAD    | R2        | -         | No    
ROB 1   | LOAD    | R3        | -         | No    
ROB 2   | ADD     | R4        | 0         | Yes   
ROB 3   | MUL     | R5        | -         | No    
ROB 4   | LOAD    | R6        | -         | No    
ROB 5   | LOAD    | R7        | -         | No    
ROB 6   | ADD     | R8        | -         | No    

Load/Store Queue [LSQ : (Head => Tail) OR (Oldest => Newest)]
Entry   | Type    | EA    | Value     | Dest      | Offset   | Base Reg Value    | Ready   | CDB Write   
---------------------------------------------------------------------------------------------------------
LSQ 0   | LOAD    | 0     | -         | ROB 0     | 0        | 0                 | NO      | -           
LSQ 1   | LOAD    | 0     | -         | ROB 1     | 0        | 0                 | NO      | -           
LSQ 2   | LOAD    | 0     | -         | ROB 4     | 0        | 0                 | NO      | -           
LSQ 3   | LOAD    | 0     | -         | ROB 5     | 0        | 0                 | NO      | -           

Register File & Status
 R0     | R1     | R2     | R3     | R4     | R5     | R6     | R7     | R8     | R9     | R10    | R11    | R12    | R13    | R14    | R15    | R16    | R17    | R18    | R19    | R20    | R21    | R22    | R23    | R24    | R25    | R26    | R27    | R28    | R29    | R30    | R31    |
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
 Ready  | Ready  | ROB 0  | ROB 1  | ROB 2  | ROB 3  | ROB 4  | ROB 5  | ROB 6  | Ready  | Ready  | Ready  | Ready  | Ready  | Ready  | Ready  | Ready  | Ready  | Ready  | Ready  | Ready  | Ready  | Ready  | Ready  | Ready  | Ready  | Ready  | Ready  | Ready  | Ready  | Ready  | Ready  |
 0      | 0      | -      | -      | -      | -      | -      | -      | -      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0      |

Memory State
-



----------------------------------------------------------------------------------------------- Cycle 8 ------------------------------------------------------------------------------------------------

Instruction Status
Instruction              | Issue  | ExecStart  | ReadMem  | WriteCDB  | Commit  
--------------------------------------------------------------------------------
LOAD  R2, 0(R10)         | 1      | 2          | -        | -         | -       
LOAD  R3, 0(R12)         | 2      | 3          | -        | -         | -       
ADD   R4, R10, R11       | 3      | 4          | -        | 5         | -       
MUL   R5, R12, R13       | 4      | 5          | -        | -         | -       
LOAD  R6, 0(R14)         | 5      | 6          | -        | -         | -       
LOAD  R7, 0(R16)         | 6      | 7          | -        | -         | -       
ADD   R8, R14, R15       | 7      | 8          | -        | -         | -       
MUL   R9, R16, R17       | 8      | -          | -        | -         | -       
LOAD  R18, 0(R18)        | -      | -          | -        | -         | -       
LOAD  R19, 0(R20)        | -      | -          | -        | -         | -       
ADD   R20, R18, R19      | -      | -          | -        | -         | -       
MUL   R21, R20, R21      | -      | -          | -        | -         | -       
LOAD  R22, 0(R22)        | -      | -          | -        | -         | -       
LOAD  R23, 0(R24)        | -      | -          | -        | -         | -       
ADD   R24, R22, R23      | -      | -          | -        | -         | -       
MUL   R25, R24, R25      | -      | -          | -        | -         | -       
BEQ   R1, R0, LOOP       | -      | -          | -        | -         | -       

Integer-ALU Reservation Stations
Busy  | Op      | Qj      | Qk      | Vj      | Vk      | Dest  
-----------------------------------------------------------------

Multiplier Reservation Stations
Busy  | Op      | Qj      | Qk      | Vj      | Vk      | Dest  
-----------------------------------------------------------------
Yes   | MUL     | -       | -       | 0       | 0       | ROB 7 

Divider Reservation Stations
Busy  | Op      | Qj      | Qk      | Vj      | Vk      | Dest  
-----------------------------------------------------------------

Reorder Buffer [ROB : (Head => Tail) OR (Oldest => Newest)]
Entry   | Type    | Dest      | Value     | Done  
--------------------------------------------------
ROB 0   | LOAD    | R2        | -         | No    
ROB 1   | LOAD    | R3        | -         | No    
ROB 2   | ADD     | R4        | 0         | Yes   
ROB 3   | MUL     | R5        | -         | No    
ROB 4   | LOAD    | R6        | -         | No    
ROB 5   | LOAD    | R7        | -         | No    
ROB 6   | ADD     | R8        | -         | No    
ROB 7   | MUL     | R9        | -         | No    

Load/Store Queue [LSQ : (Head => Tail) OR (Oldest => Newest)]
Entry   | Type    | EA    | Value     | Dest      | Offset   | Base Reg Value    | Ready   | CDB Write   
---------------------------------------------------------------------------------------------------------
LSQ 0   | LOAD    | 0     | -         | ROB 0     | 0        | 0                 | NO      | -           
LSQ 1   | LOAD    | 0     | -         | ROB 1     | 0        | 0                 | NO      | -           
LSQ 2   | LOAD    | 0     | -         | ROB 4     | 0        | 0                 | NO      | -           
LSQ 3   | LOAD    | 0     | -         | ROB 5     | 0        | 0                 | NO      | -           

Register File & Status
 R0     | R1     | R2     | R3     | R4     | R5     | R6     | R7     | R8     | R9     | R10    | R11    | R12    | R13    | R14    | R15    | R16    | R17    | R18    | R19    | R20    | R21    | R22    | R23    | R24    | R25    | R26    | R27    | R28    | R29    | R30    | R31    |
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
 Ready  | Ready  | ROB 0  | ROB 1  | ROB 2  | ROB 3  | ROB 4  | ROB 5  | ROB 6  | ROB 7  | Ready  | Ready  | Ready  | Ready  | Ready  | Ready  | Ready  | Ready  | Ready  | Ready  | Ready  | Ready  | Ready  | Ready  | Ready  | Ready  | Ready  | Ready  | Ready  | Ready  | Ready  | Ready  |
 0      | 0      | -      | -      | -      | -      | -      | -      | -      | -      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0      |

Memory State
-



----------------------------------------------------------------------------------------------- Cycle 9 ------------------------------------------------------------------------------------------------

Instruction Status
Instruction              | Issue  | ExecStart  | ReadMem  | WriteCDB  | Commit  
--------------------------------------------------------------------------------
LOAD  R2, 0(R10)         | 1      | 2          | -        | -         | -       
LOAD  R3, 0(R12)         | 2      | 3          | -        | -         | -       
ADD   R4, R10, R11       | 3      | 4          | -        | 5         | -       
MUL   R5, R12, R13       | 4      | 5          | -        | -         | -       
LOAD  R6, 0(R14)         | 5      | 6          | -        | -         | -       
LOAD  R7, 0(R16)         | 6      | 7          | -        | -         | -       
ADD   R8, R14, R15       | 7      | 8          | -        | 9         | -       
MUL   R9, R16, R17       | 8      | -          | -        | -         | -       
LOAD  R18, 0(R18)        | 9      | -          | -        | -         | -       
LOAD  R19, 0(R20)        | -      | -          | -        | -         | -       
ADD   R20, R18, R19      | -      | -          | -        | -         | -       
MUL   R21, R20, R21      | -      | -          | -        | -         | -       
LOAD  R22, 0(R22)        | -      | -          | -        | -         | -       
LOAD  R23, 0(R24)        | -      | -          | -        | -         | -       
ADD   R24, R22, R23      | -      | -          | -        | -         | -       
MUL   R25, R24, R25      | -      | -          | -        | -         | -       
BEQ   R1, R0, LOOP       | -      | -          | -        | -         | -       

Integer-ALU Reservation Stations
Busy  | Op      | Qj      | Qk      | Vj      | Vk      | Dest  
-----------------------------------------------------------------

Multiplier Reservation Stations
Busy  | Op      | Qj      | Qk      | Vj      | Vk      | Dest  
-----------------------------------------------------------------
Yes   | MUL     | -       | -       | 0       | 0       | ROB 7 

Divider Reservation Stations
Busy  | Op      | Qj      | Qk      | Vj      | Vk      | Dest  
-----------------------------------------------------------------

Reorder Buffer [ROB : (Head => Tail) OR (Oldest => Newest)]
Entry   | Type    | Dest      | Value     | Done  
--------------------------------------------------
ROB 0   | LOAD    | R2        | -         | No    
ROB 1   | LOAD    | R3        | -         | No    
ROB 2   | ADD     | R4        | 0         | Yes   
ROB 3   | MUL     | R5        | -         | No    
ROB 4   | LOAD    | R6        | -         | No    
ROB 5   | LOAD    | R7        | -         | No    
ROB 6   | ADD     | R8        | 0         | Yes   
ROB 7   | MUL     | R9        | -         | No    
ROB 8   | LOAD    | R18       | -         | No    

Load/Store Queue [LSQ : (Head => Tail) OR (Oldest => Newest)]
Entry   | Type    | EA    | Value     | Dest      | Offset   | Base Reg Value    | Ready   | CDB Write   
---------------------------------------------------------------------------------------------------------
LSQ 0   | LOAD    | 0     | -         | ROB 0     | 0        | 0                 | NO      | -           
LSQ 1   | LOAD    | 0     | -         | ROB 1     | 0        | 0                 | NO      | -           
LSQ 2   | LOAD    | 0     | -         | ROB 4     | 0        | 0                 | NO      | -           
LSQ 3   | LOAD    | 0     | -         | ROB 5     | 0        | 0                 | NO      | -           
LSQ 4   | LOAD    | -     | -         | ROB 8     | 0        | 0                 | NO      | -           

Register File & Status
 R0     | R1     | R2     | R3     | R4     | R5     | R6     | R7     | R8     | R9     | R10    | R11    | R12    | R13    | R14    | R15    | R16    | R17    | R18    | R19    | R20    | R21    | R22    | R23    | R24    | R25    | R26    | R27    | R28    | R29    | R30    | R31    |
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
 Ready  | Ready  | ROB 0  | ROB 1  | ROB 2  | ROB 3  | ROB 4  | ROB 5  | ROB 6  | ROB 7  | Ready  | Ready  | Ready  | Ready  | Ready  | Ready  | Ready  | Ready  | ROB 8  | Ready  | Ready  | Ready  | Ready  | Ready  | Ready  | Ready  | Ready  | Ready  | Ready  | Ready  | Ready  | Ready  |
 0      | 0      | -      | -      | -      | -      | -      | -      | -      | -      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | -      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0      |

Memory State
-



----------------------------------------------------------------------------------------------- Cycle 10 -----------------------------------------------------------------------------------------------

Instruction Status
Instruction              | Issue  | ExecStart  | ReadMem  | WriteCDB  | Commit  
--------------------------------------------------------------------------------
LOAD  R2, 0(R10)         | 1      | 2          | -        | -         | -       
LOAD  R3, 0(R12)         | 2      | 3          | -        | -         | -       
ADD   R4, R10, R11       | 3      | 4          | -        | 5         | -       
MUL   R5, R12, R13       | 4      | 5          | -        | 10        | -       
LOAD  R6, 0(R14)         | 5      | 6          | -        | -         | -       
LOAD  R7, 0(R16)         | 6      | 7          | -        | -         | -       
ADD   R8, R14, R15       | 7      | 8          | -        | 9         | -       
MUL   R9, R16, R17       | 8      | 10         | -        | -         | -       
LOAD  R18, 0(R18)        | 9      | 10         | -        | -         | -       
LOAD  R19, 0(R20)        | 10     | -          | -        | -         | -       
ADD   R20, R18, R19      | -      | -          | -        | -         | -       
MUL   R21, R20, R21      | -      | -          | -        | -         | -       
LOAD  R22, 0(R22)        | -      | -          | -        | -         | -       
LOAD  R23, 0(R24)        | -      | -          | -        | -         | -       
ADD   R24, R22, R23      | -      | -          | -        | -         | -       
MUL   R25, R24, R25      | -      | -          | -        | -         | -       
BEQ   R1, R0, LOOP       | -      | -          | -        | -         | -       

Integer-ALU Reservation Stations
Busy  | Op      | Qj      | Qk      | Vj      | Vk      | Dest  
-----------------------------------------------------------------

Multiplier Reservation Stations
Busy  | Op      | Qj      | Qk      | Vj      | Vk      | Dest  
-----------------------------------------------------------------

Divider Reservation Stations
Busy  | Op      | Qj      | Qk      | Vj      | Vk      | Dest  
-----------------------------------------------------------------

Reorder Buffer [ROB : (Head => Tail) OR (Oldest => Newest)]
Entry   | Type    | Dest      | Value     | Done  
--------------------------------------------------
ROB 0   | LOAD    | R2        | -         | No    
ROB 1   | LOAD    | R3        | -         | No    
ROB 2   | ADD     | R4        | 0         | Yes   
ROB 3   | MUL     | R5        | 0         | Yes   
ROB 4   | LOAD    | R6        | -         | No    
ROB 5   | LOAD    | R7        | -         | No    
ROB 6   | ADD     | R8        | 0         | Yes   
ROB 7   | MUL     | R9        | -         | No    
ROB 8   | LOAD    | R18       | -         | No    
ROB 9   | LOAD    | R19       | -         | No    

Load/Store Queue [LSQ : (Head => Tail) OR (Oldest => Newest)]
Entry   | Type    | EA    | Value     | Dest      | Offset   | Base Reg Value    | Ready   | CDB Write   
---------------------------------------------------------------------------------------------------------
LSQ 0   | LOAD    | 0     | -         | ROB 0     | 0        | 0                 | NO      | -           
LSQ 1   | LOAD    | 0     | -         | ROB 1     | 0        | 0                 | NO      | -           
LSQ 2   | LOAD    | 0     | -         | ROB 4     | 0        | 0                 | NO      | -           
LSQ 3   | LOAD    | 0     | -         | ROB 5     | 0        | 0                 | NO      | -           
LSQ 4   | LOAD    | 0     | -         | ROB 8     | 0        | 0                 | NO      | -           
LSQ 5   | LOAD    | -     | -         | ROB 9     | 0        | 0                 | NO      | -           

Register File & Status
 R0     | R1     | R2     | R3     | R4     | R5     | R6     | R7     | R8     | R9     | R10    | R11    | R12    | R13    | R14    | R15    | R16    | R17    | R18    | R19    | R20    | R21    | R22    | R23    | R24    | R25    | R26    | R27    | R28    | R29    | R30    | R31    |
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
 Ready  | Ready  | ROB 0  | ROB 1  | ROB 2  | ROB 3  | ROB 4  | ROB 5  | ROB 6  | ROB 7  | Ready  | Ready  | Ready  | Ready  | Ready  | Ready  | Ready  | Ready  | ROB 8  | ROB 9  | Ready  | Ready  | Ready  | Ready  | Ready  | Ready  | Ready  | Ready  | Ready  | Ready  | Ready  | Ready  |
 0      | 0      | -      | -      | -      | -      | -      | -      | -      | -      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | -      | -      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0      |

Memory State
-



----------------------------------------------------------------------------------------------- Cycle 11 -----------------------------------------------------------------------------------------------

Instruction Status
Instruction              | Issue  | ExecStart  | ReadMem  | WriteCDB  | Commit  
--------------------------------------------------------------------------------
LOAD  R2, 0(R10)         | 1      | 2          | -        | -         | -       
LOAD  R3, 0(R12)         | 2      | 3          | -        | -         | -       
ADD   R4, R10, R11       | 3      | 4          | -        | 5         | -       
MUL   R5, R12, R13       | 4      | 5          | -        | 10        | -       
LOAD  R6, 0(R14)         | 5      | 6          | -        | -         | -       
LOAD  R7, 0(R16)         | 6      | 7          | -        | -         | -       
ADD   R8, R14, R15       | 7      | 8          | -        | 9         | -       
MUL   R9, R16, R17       | 8      | 10         | -        | -         | -       
LOAD  R18, 0(R18)        | 9      | 10         | -        | -         | -       
LOAD  R19, 0(R20)        | 10     | 11         | -        | -         | -       
ADD   R20, R18, R19      | 11     | -          | -        | -         | -       
MUL   R21, R20, R21      | -      | -          | -        | -         | -       
LOAD  R22, 0(R22)        | -      | -          | -        | -         | -       
LOAD  R23, 0(R24)        | -      | -          | -        | -         | -       
ADD   R24, R22, R23      | -      | -          | -        | -         | -       
MUL   R25, R24, R25      | -      | -          | -        | -         | -       
BEQ   R1, R0, LOOP       | -      | -          | -        | -         | -       

Integer-ALU Reservation Stations
Busy  | Op      | Qj      | Qk      | Vj      | Vk      | Dest  
-----------------------------------------------------------------
Yes   | ADD     | ROB 8   | ROB 9   | -       | -       | ROB 10

Multiplier Reservation Stations
Busy  | Op      | Qj      | Qk      | Vj      | Vk      | Dest  
-----------------------------------------------------------------

Divider Reservation Stations
Busy  | Op      | Qj      | Qk      | Vj      | Vk      | Dest  
-----------------------------------------------------------------

Reorder Buffer [ROB : (Head => Tail) OR (Oldest => Newest)]
Entry   | Type    | Dest      | Value     | Done  
--------------------------------------------------
ROB 0   | LOAD    | R2        | -         | No    
ROB 1   | LOAD    | R3        | -         | No    
ROB 2   | ADD     | R4        | 0         | Yes   
ROB 3   | MUL     | R5        | 0         | Yes   
ROB 4   | LOAD    | R6        | -         | No    
ROB 5   | LOAD    | R7        | -         | No    
ROB 6   | ADD     | R8        | 0         | Yes   
ROB 7   | MUL     | R9        | -         | No    
ROB 8   | LOAD    | R18       | -         | No    
ROB 9   | LOAD    | R19       | -         | No    
ROB 10  | ADD     | R20       | -         | No    

Load/Store Queue [LSQ : (Head => Tail) OR (Oldest => Newest)]
Entry   | Type    | EA    | Value     | Dest      | Offset   | Base Reg Value    | Ready   | CDB Write   
---------------------------------------------------------------------------------------------------------
LSQ 0   | LOAD    | 0     | -         | ROB 0     | 0        | 0                 | NO      | -           
LSQ 1   | LOAD    | 0     | -         | ROB 1     | 0        | 0                 | NO      | -           
LSQ 2   | LOAD    | 0     | -         | ROB 4     | 0        | 0                 | NO      | -           
LSQ 3   | LOAD    | 0     | -         | ROB 5     | 0        | 0                 | NO      | -           
LSQ 4   | LOAD    | 0     | -         | ROB 8     | 0        | 0                 | NO      | -           
LSQ 5   | LOAD    | 0     | -         | ROB 9     | 0        | 0                 | NO      | -           

Register File & Status
 R0     | R1     | R2     | R3     | R4     | R5     | R6     | R7     | R8     | R9     | R10    | R11    | R12    | R13    | R14    | R15    | R16    | R17    | R18    | R19    | R20    | R21    | R22    | R23    | R24    | R25    | R26    | R27    | R28    | R29    | R30    | R31    |
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
 Ready  | Ready  | ROB 0  | ROB 1  | ROB 2  | ROB 3  | ROB 4  | ROB 5  | ROB 6  | ROB 7  | Ready  | Ready  | Ready  | Ready  | Ready  | Ready  | Ready  | Ready  | ROB 8  | ROB 9  | ROB 10 | Ready  | Ready  | Ready  | Ready  | Ready  | Ready  | Ready  | Ready  | Ready  | Ready  | Ready  |
 0      | 0      | -      | -      | -      | -      | -      | -      | -      | -      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | -      | -      | -      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0      |

Memory State
-



----------------------------------------------------------------------------------------------- Cycle 12 -----------------------------------------------------------------------------------------------

Instruction Status
Instruction              | Issue  | ExecStart  | ReadMem  | WriteCDB  | Commit  
--------------------------------------------------------------------------------
LOAD  R2, 0(R10)         | 1      | 2          | 12       | -         | -       
LOAD  R3, 0(R12)         | 2      | 3          | -        | -         | -       
ADD   R4, R10, R11       | 3      | 4          | -        | 5         | -       
MUL   R5, R12, R13       | 4      | 5          | -        | 10        | -       
LOAD  R6, 0(R14)         | 5      | 6          | -        | -         | -       
LOAD  R7, 0(R16)         | 6      | 7          | -        | -         | -       
ADD   R8, R14, R15       | 7      | 8          | -        | 9         | -       
MUL   R9, R16, R17       | 8      | 10         | -        | -         | -       
LOAD  R18, 0(R18)        | 9      | 10         | -        | -         | -       
LOAD  R19, 0(R20)        | 10     | 11         | -        | -         | -       
ADD   R20, R18, R19      | 11     | -          | -        | -         | -       
MUL   R21, R20, R21      | 12     | -          | -        | -         | -       
LOAD  R22, 0(R22)        | -      | -          | -        | -         | -       
LOAD  R23, 0(R24)        | -      | -          | -        | -         | -       
ADD   R24, R22, R23      | -      | -          | -        | -         | -       
MUL   R25, R24, R25      | -      | -          | -        | -         | -       
BEQ   R1, R0, LOOP       | -      | -          | -        | -         | -       

Integer-ALU Reservation Stations
Busy  | Op      | Qj      | Qk      | Vj      | Vk      | Dest  
-----------------------------------------------------------------
Yes   | ADD     | ROB 8   | ROB 9   | -       | -       | ROB 10

Multiplier Reservation Stations
Busy  | Op      | Qj      | Qk      | Vj      | Vk      | Dest  
-----------------------------------------------------------------
Yes   | MUL     | ROB 10  | -       | -       | 0       | ROB 11

Divider Reservation Stations
Busy  | Op      | Qj      | Qk      | Vj      | Vk      | Dest  
-----------------------------------------------------------------

Reorder Buffer [ROB : (Head => Tail) OR (Oldest => Newest)]
Entry   | Type    | Dest      | Value     | Done  
--------------------------------------------------
ROB 0   | LOAD    | R2        | -         | No    
ROB 1   | LOAD    | R3        | -         | No    
ROB 2   | ADD     | R4        | 0         | Yes   
ROB 3   | MUL     | R5        | 0         | Yes   
ROB 4   | LOAD    | R6        | -         | No    
ROB 5   | LOAD    | R7        | -         | No    
ROB 6   | ADD     | R8        | 0         | Yes   
ROB 7   | MUL     | R9        | -         | No    
ROB 8   | LOAD    | R18       | -         | No    
ROB 9   | LOAD    | R19       | -         | No    
ROB 10  | ADD     | R20       | -         | No    
ROB 11  | MUL     | R21       | -         | No    

Load/Store Queue [LSQ : (Head => Tail) OR (Oldest => Newest)]
Entry   | Type    | EA    | Value     | Dest      | Offset   | Base Reg Value    | Ready   | CDB Write   
---------------------------------------------------------------------------------------------------------
LSQ 0   | LOAD    | 0     | 0         | ROB 0     | 0        | 0                 | YES     | -           
LSQ 1   | LOAD    | 0     | -         | ROB 1     | 0        | 0                 | NO      | -           
LSQ 2   | LOAD    | 0     | -         | ROB 4     | 0        | 0                 | NO      | -           
LSQ 3   | LOAD    | 0     | -         | ROB 5     | 0        | 0                 | NO      | -           
LSQ 4   | LOAD    | 0     | -         | ROB 8     | 0        | 0                 | NO      | -           
LSQ 5   | LOAD    | 0     | -         | ROB 9     | 0        | 0                 | NO      | -           

Register File & Status
 R0     | R1     | R2     | R3     | R4     | R5     | R6     | R7     | R8     | R9     | R10    | R11    | R12    | R13    | R14    | R15    | R16    | R17    | R18    | R19    | R20    | R21    | R22    | R23    | R24    | R25    | R26    | R27    | R28    | R29    | R30    | R31    |
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
 Ready  | Ready  | ROB 0  | ROB 1  | ROB 2  | ROB 3  | ROB 4  | ROB 5  | ROB 6  | ROB 7  | Ready  | Ready  | Ready  | Ready  | Ready  | Ready  | Ready  | Ready  | ROB 8  | ROB 9  | ROB 10 | ROB 11 | Ready  | Ready  | Ready  | Ready  | Ready  | Ready  | Ready  | Ready  | Ready  | Ready  |
 0      | 0      | -      | -      | -      | -      | -      | -      | -      | -      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | -      | -      | -      | -      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0      |

Memory State
-



----------------------------------------------------------------------------------------------- Cycle 13 -----------------------------------------------------------------------------------------------

Instruction Status
Instruction              | Issue  | ExecStart  | ReadMem  | WriteCDB  | Commit  
--------------------------------------------------------------------------------
LOAD  R2, 0(R10)         | 1      | 2          | 12       | 13        | -       
LOAD  R3, 0(R12)         | 2      | 3          | 13       | -         | -       
ADD   R4, R10, R11       | 3      | 4          | -        | 5         | -       
MUL   R5, R12, R13       | 4      | 5          | -        | 10        | -       
LOAD  R6, 0(R14)         | 5      | 6          | -        | -         | -       
LOAD  R7, 0(R16)         | 6      | 7          | -        | -         | -       
ADD   R8, R14, R15       | 7      | 8          | -        | 9         | -       
MUL   R9, R16, R17       | 8      | 10         | -        | -         | -       
LOAD  R18, 0(R18)        | 9      | 10         | -        | -         | -       
LOAD  R19, 0(R20)        | 10     | 11         | -        | -         | -       
ADD   R20, R18, R19      | 11     | -          | -        | -         | -       
MUL   R21, R20, R21      | 12     | -          | -        | -         | -       
LOAD  R22, 0(R22)        | 13     | -          | -        | -         | -       
LOAD  R23, 0(R24)        | -      | -          | -        | -         | -       
ADD   R24, R22, R23      | -      | -          | -        | -         | -       
MUL   R25, R24, R25      | -      | -          | -        | -         | -       
BEQ   R1, R0, LOOP       | -      | -          | -        | -         | -       

Integer-ALU Reservation Stations
Busy  | Op      | Qj      | Qk      | Vj      | Vk      | Dest  
-----------------------------------------------------------------
Yes   | ADD     | ROB 8   | ROB 9   | -       | -       | ROB 10

Multiplier Reservation Stations
Busy  | Op      | Qj      | Qk      | Vj      | Vk      | Dest  
-----------------------------------------------------------------
Yes   | MUL     | ROB 10  | -       | -       | 0       | ROB 11

Divider Reservation Stations
Busy  | Op      | Qj      | Qk      | Vj      | Vk      | Dest  
-----------------------------------------------------------------

Reorder Buffer [ROB : (Head => Tail) OR (Oldest => Newest)]
Entry   | Type    | Dest      | Value     | Done  
--------------------------------------------------
ROB 0   | LOAD    | R2        | 0         | Yes   
ROB 1   | LOAD    | R3        | -         | No    
ROB 2   | ADD     | R4        | 0         | Yes   
ROB 3   | MUL     | R5        | 0         | Yes   
ROB 4   | LOAD    | R6        | -         | No    
ROB 5   | LOAD    | R7        | -         | No    
ROB 6   | ADD     | R8        | 0         | Yes   
ROB 7   | MUL     | R9        | -         | No    
ROB 8   | LOAD    | R18       | -         | No    
ROB 9   | LOAD    | R19       | -         | No    
ROB 10  | ADD     | R20       | -         | No    
ROB 11  | MUL     | R21       | -         | No    
ROB 12  | LOAD    | R22       | -         | No    

Load/Store Queue [LSQ : (Head => Tail) OR (Oldest => Newest)]
Entry   | Type    | EA    | Value     | Dest      | Offset   | Base Reg Value    | Ready   | CDB Write   
---------------------------------------------------------------------------------------------------------
LSQ 0   | LOAD    | 0     | 0         | ROB 0     | 0        | 0                 | YES     | DONE        
LSQ 1   | LOAD    | 0     | 0         | ROB 1     | 0        | 0                 | YES     | -           
LSQ 2   | LOAD    | 0     | -         | ROB 4     | 0        | 0                 | NO      | -           
LSQ 3   | LOAD    | 0     | -         | ROB 5     | 0        | 0                 | NO      | -           
LSQ 4   | LOAD    | 0     | -         | ROB 8     | 0        | 0                 | NO      | -           
LSQ 5   | LOAD    | 0     | -         | ROB 9     | 0        | 0                 | NO      | -           
LSQ 6   | LOAD    | -     | -         | ROB 12    | 0        | 0                 | NO      | -           

Register File & Status
 R0     | R1     | R2     | R3     | R4     | R5     | R6     | R7     | R8     | R9     | R10    | R11    | R12    | R13    | R14    | R15    | R16    | R17    | R18    | R19    | R20    | R21    | R22    | R23    | R24    | R25    | R26    | R27    | R28    | R29    | R30    | R31    |
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
 Ready  | Ready  | ROB 0  | ROB 1  | ROB 2  | ROB 3  | ROB 4  | ROB 5  | ROB 6  | ROB 7  | Ready  | Ready  | Ready  | Ready  | Ready  | Ready  | Ready  | Ready  | ROB 8  | ROB 9  | ROB 10 | ROB 11 | ROB 12 | Ready  | Ready  | Ready  | Ready  | Ready  | Ready  | Ready  | Ready  | Ready  |
 0      | 0      | -      | -      | -      | -      | -      | -      | -      | -      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | -      | -      | -      | -      | -      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0      |

Memory State
-



----------------------------------------------------------------------------------------------- Cycle 14 -----------------------------------------------------------------------------------------------

Instruction Status
Instruction              | Issue  | ExecStart  | ReadMem  | WriteCDB  | Commit  
--------------------------------------------------------------------------------
LOAD  R2, 0(R10)         | 1      | 2          | 12       | 13        | 14      
LOAD  R3, 0(R12)         | 2      | 3          | 13       | 14        | -       
ADD   R4, R10, R11       | 3      | 4          | -        | 5         | -       
MUL   R5, R12, R13       | 4      | 5          | -        | 10        | -       
LOAD  R6, 0(R14)         | 5      | 6          | 14       | -         | -       
LOAD  R7, 0(R16)         | 6      | 7          | -        | -         | -       
ADD   R8, R14, R15       | 7      | 8          | -        | 9         | -       
MUL   R9, R16, R17       | 8      | 10         | -        | -         | -       
LOAD  R18, 0(R18)        | 9      | 10         | -        | -         | -       
LOAD  R19, 0(R20)        | 10     | 11         | -        | -         | -       
ADD   R20, R18, R19      | 11     | -          | -        | -         | -       
MUL   R21, R20, R21      | 12     | -          | -        | -         | -       
LOAD  R22, 0(R22)        | 13     | 14         | -        | -         | -       
LOAD  R23, 0(R24)        | 14     | -          | -        | -         | -       
ADD   R24, R22, R23      | -      | -          | -        | -         | -       
MUL   R25, R24, R25      | -      | -          | -        | -         | -       
BEQ   R1, R0, LOOP       | -      | -          | -        | -         | -       

Integer-ALU Reservation Stations
Busy  | Op      | Qj      | Qk      | Vj      | Vk      | Dest  
-----------------------------------------------------------------
Yes   | ADD     | ROB 8   | ROB 9   | -       | -       | ROB 10

Multiplier Reservation Stations
Busy  | Op      | Qj      | Qk      | Vj      | Vk      | Dest  
-----------------------------------------------------------------
Yes   | MUL     | ROB 10  | -       | -       | 0       | ROB 11

Divider Reservation Stations
Busy  | Op      | Qj      | Qk      | Vj      | Vk      | Dest  
-----------------------------------------------------------------

Reorder Buffer [ROB : (Head => Tail) OR (Oldest => Newest)]
Entry   | Type    | Dest      | Value     | Done  
--------------------------------------------------
ROB 1   | LOAD    | R3        | 0         | Yes   
ROB 2   | ADD     | R4        | 0         | Yes   
ROB 3   | MUL     | R5        | 0         | Yes   
ROB 4   | LOAD    | R6        | -         | No    
ROB 5   | LOAD    | R7        | -         | No    
ROB 6   | ADD     | R8        | 0         | Yes   
ROB 7   | MUL     | R9        | -         | No    
ROB 8   | LOAD    | R18       | -         | No    
ROB 9   | LOAD    | R19       | -         | No    
ROB 10  | ADD     | R20       | -         | No    
ROB 11  | MUL     | R21       | -         | No    
ROB 12  | LOAD    | R22       | -         | No    
ROB 13  | LOAD    | R23       | -         | No    

Load/Store Queue [LSQ : (Head => Tail) OR (Oldest => Newest)]
Entry   | Type    | EA    | Value     | Dest      | Offset   | Base Reg Value    | Ready   | CDB Write   
---------------------------------------------------------------------------------------------------------
LSQ 1   | LOAD    | 0     | 0         | ROB 1     | 0        | 0                 | YES     | DONE        
LSQ 2   | LOAD    | 0     | 0         | ROB 4     | 0        | 0                 | YES     | -           
LSQ 3   | LOAD    | 0     | -         | ROB 5     | 0        | 0                 | NO      | -           
LSQ 4   | LOAD    | 0     | -         | ROB 8     | 0        | 0                 | NO      | -           
LSQ 5   | LOAD    | 0     | -         | ROB 9     | 0        | 0                 | NO      | -           
LSQ 6   | LOAD    | 0     | -         | ROB 12    | 0        | 0                 | NO      | -           
LSQ 7   | LOAD    | -     | -         | ROB 13    | 0        | 0                 | NO      | -           

Register File & Status
 R0     | R1     | R2     | R3     | R4     | R5     | R6     | R7     | R8     | R9     | R10    | R11    | R12    | R13    | R14    | R15    | R16    | R17    | R18    | R19    | R20    | R21    | R22    | R23    | R24    | R25    | R26    | R27    | R28    | R29    | R30    | R31    |
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
 Ready  | Ready  | Ready  | ROB 1  | ROB 2  | ROB 3  | ROB 4  | ROB 5  | ROB 6  | ROB 7  | Ready  | Ready  | Ready  | Ready  | Ready  | Ready  | Ready  | Ready  | ROB 8  | ROB 9  | ROB 10 | ROB 11 | ROB 12 | ROB 13 | Ready  | Ready  | Ready  | Ready  | Ready  | Ready  | Ready  | Ready  |
 0      | 0      | 0      | -      | -      | -      | -      | -      | -      | -      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | -      | -      | -      | -      | -      | -      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0      |

Memory State
-



----------------------------------------------------------------------------------------------- Cycle 15 -----------------------------------------------------------------------------------------------

Instruction Status
Instruction              | Issue  | ExecStart  | ReadMem  | WriteCDB  | Commit  
--------------------------------------------------------------------------------
LOAD  R2, 0(R10)         | 1      | 2          | 12       | 13        | 14      
LOAD  R3, 0(R12)         | 2      | 3          | 13       | 14        | 15      
ADD   R4, R10, R11       | 3      | 4          | -        | 5         | -       
MUL   R5, R12, R13       | 4      | 5          | -        | 10        | -       
LOAD  R6, 0(R14)         | 5      | 6          | 14       | 15        | -       
LOAD  R7, 0(R16)         | 6      | 7          | 15       | -         | -       
ADD   R8, R14, R15       | 7      | 8          | -        | 9         | -       
MUL   R9, R16, R17       | 8      | 10         | -        | -         | -       
LOAD  R18, 0(R18)        | 9      | 10         | -        | -         | -       
LOAD  R19, 0(R20)        | 10     | 11         | -        | -         | -       
ADD   R20, R18, R19      | 11     | -          | -        | -         | -       
MUL   R21, R20, R21      | 12     | -          | -        | -         | -       
LOAD  R22, 0(R22)        | 13     | 14         | -        | -         | -       
LOAD  R23, 0(R24)        | 14     | 15         | -        | -         | -       
ADD   R24, R22, R23      | 15     | -          | -        | -         | -       
MUL   R25, R24, R25      | -      | -          | -        | -         | -       
BEQ   R1, R0, LOOP       | -      | -          | -        | -         | -       

Integer-ALU Reservation Stations
Busy  | Op      | Qj      | Qk      | Vj      | Vk      | Dest  
-----------------------------------------------------------------
Yes   | ADD     | ROB 12  | ROB 13  | -       | -       | ROB 14
Yes   | ADD     | ROB 8   | ROB 9   | -       | -       | ROB 10

Multiplier Reservation Stations
Busy  | Op      | Qj      | Qk      | Vj      | Vk      | Dest  
-----------------------------------------------------------------
Yes   | MUL     | ROB 10  | -       | -       | 0       | ROB 11

Divider Reservation Stations
Busy  | Op      | Qj      | Qk      | Vj      | Vk      | Dest  
-----------------------------------------------------------------

Reorder Buffer [ROB : (Head => Tail) OR (Oldest => Newest)]
Entry   | Type    | Dest      | Value     | Done  
--------------------------------------------------
ROB 2   | ADD     | R4        | 0         | Yes   
ROB 3   | MUL     | R5        | 0         | Yes   
ROB 4   | LOAD    | R6        | 0         | Yes   
ROB 5   | LOAD    | R7        | -         | No    
ROB 6   | ADD     | R8        | 0         | Yes   
ROB 7   | MUL     | R9        | -         | No    
ROB 8   | LOAD    | R18       | -         | No    
ROB 9   | LOAD    | R19       | -         | No    
ROB 10  | ADD     | R20       | -         | No    
ROB 11  | MUL     | R21       | -         | No    
ROB 12  | LOAD    | R22       | -         | No    
ROB 13  | LOAD    | R23       | -         | No    
ROB 14  | ADD     | R24       | -         | No    

Load/Store Queue [LSQ : (Head => Tail) OR (Oldest => Newest)]
Entry   | Type    | EA    | Value     | Dest      | Offset   | Base Reg Value    | Ready   | CDB Write   
---------------------------------------------------------------------------------------------------------
LSQ 2   | LOAD    | 0     | 0         | ROB 4     | 0        | 0                 | YES     | DONE        
LSQ 3   | LOAD    | 0     | 0         | ROB 5     | 0        | 0                 | YES     | -           
LSQ 4   | LOAD    | 0     | -         | ROB 8     | 0        | 0                 | NO      | -           
LSQ 5   | LOAD    | 0     | -         | ROB 9     | 0        | 0                 | NO      | -           
LSQ 6   | LOAD    | 0     | -         | ROB 12    | 0        | 0                 | NO      | -           
LSQ 7   | LOAD    | 0     | -         | ROB 13    | 0        | 0                 | NO      | -           

Register File & Status
 R0     | R1     | R2     | R3     | R4     | R5     | R6     | R7     | R8     | R9     | R10    | R11    | R12    | R13    | R14    | R15    | R16    | R17    | R18    | R19    | R20    | R21    | R22    | R23    | R24    | R25    | R26    | R27    | R28    | R29    | R30    | R31    |
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
 Ready  | Ready  | Ready  | Ready  | ROB 2  | ROB 3  | ROB 4  | ROB 5  | ROB 6  | ROB 7  | Ready  | Ready  | Ready  | Ready  | Ready  | Ready  | Ready  | Ready  | ROB 8  | ROB 9  | ROB 10 | ROB 11 | ROB 12 | ROB 13 | ROB 14 | Ready  | Ready  | Ready  | Ready  | Ready  | Ready  | Ready  |
 0      | 0      | 0      | 0      | -      | -      | -      | -      | -      | -      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | -      | -      | -      | -      | -      | -      | -      | 0      | 0      | 0      | 0      | 0      | 0      | 0      |

Memory State
-



----------------------------------------------------------------------------------------------- Cycle 16 -----------------------------------------------------------------------------------------------

Instruction Status
Instruction              | Issue  | ExecStart  | ReadMem  | WriteCDB  | Commit  
--------------------------------------------------------------------------------
LOAD  R2, 0(R10)         | 1      | 2          | 12       | 13        | 14      
LOAD  R3, 0(R12)         | 2      | 3          | 13       | 14        | 15      
ADD   R4, R10, R11       | 3      | 4          | -        | 5         | 16      
MUL   R5, R12, R13       | 4      | 5          | -        | 10        | -       
LOAD  R6, 0(R14)         | 5      | 6          | 14       | 15        | -       
LOAD  R7, 0(R16)         | 6      | 7          | 15       | 16        | -       
ADD   R8, R14, R15       | 7      | 8          | -        | 9         | -       
MUL   R9, R16, R17       | 8      | 10         | -        | -         | -       
LOAD  R18, 0(R18)        | 9      | 10         | 16       | -         | -       
LOAD  R19, 0(R20)        | 10     | 11         | -        | -         | -       
ADD   R20, R18, R19      | 11     | -          | -        | -         | -       
MUL   R21, R20, R21      | 12     | -          | -        | -         | -       
LOAD  R22, 0(R22)        | 13     | 14         | -        | -         | -       
LOAD  R23, 0(R24)        | 14     | 15         | -        | -         | -       
ADD   R24, R22, R23      | 15     | -          | -        | -         | -       
MUL   R25, R24, R25      | 16     | -          | -        | -         | -       
BEQ   R1, R0, LOOP       | -      | -          | -        | -         | -       

Integer-ALU Reservation Stations
Busy  | Op      | Qj      | Qk      | Vj      | Vk      | Dest  
-----------------------------------------------------------------
Yes   | ADD     | ROB 12  | ROB 13  | -       | -       | ROB 14
Yes   | ADD     | ROB 8   | ROB 9   | -       | -       | ROB 10

Multiplier Reservation Stations
Busy  | Op      | Qj      | Qk      | Vj      | Vk      | Dest  
-----------------------------------------------------------------
Yes   | MUL     | ROB 14  | -       | -       | 0       | ROB 15
Yes   | MUL     | ROB 10  | -       | -       | 0       | ROB 11

Divider Reservation Stations
Busy  | Op      | Qj      | Qk      | Vj      | Vk      | Dest  
-----------------------------------------------------------------

Reorder Buffer [ROB : (Head => Tail) OR (Oldest => Newest)]
Entry   | Type    | Dest      | Value     | Done  
--------------------------------------------------
ROB 3   | MUL     | R5        | 0         | Yes   
ROB 4   | LOAD    | R6        | 0         | Yes   
ROB 5   | LOAD    | R7        | 0         | Yes   
ROB 6   | ADD     | R8        | 0         | Yes   
ROB 7   | MUL     | R9        | -         | No    
ROB 8   | LOAD    | R18       | -         | No    
ROB 9   | LOAD    | R19       | -         | No    
ROB 10  | ADD     | R20       | -         | No    
ROB 11  | MUL     | R21       | -         | No    
ROB 12  | LOAD    | R22       | -         | No    
ROB 13  | LOAD    | R23       | -         | No    
ROB 14  | ADD     | R24       | -         | No    
ROB 15  | MUL     | R25       | -         | No    

Load/Store Queue [LSQ : (Head => Tail) OR (Oldest => Newest)]
Entry   | Type    | EA    | Value     | Dest      | Offset   | Base Reg Value    | Ready   | CDB Write   
---------------------------------------------------------------------------------------------------------
LSQ 2   | LOAD    | 0     | 0         | ROB 4     | 0        | 0                 | YES     | DONE        
LSQ 3   | LOAD    | 0     | 0         | ROB 5     | 0        | 0                 | YES     | DONE        
LSQ 4   | LOAD    | 0     | 0         | ROB 8     | 0        | 0                 | YES     | -           
LSQ 5   | LOAD    | 0     | -         | ROB 9     | 0        | 0                 | NO      | -           
LSQ 6   | LOAD    | 0     | -         | ROB 12    | 0        | 0                 | NO      | -           
LSQ 7   | LOAD    | 0     | -         | ROB 13    | 0        | 0                 | NO      | -           

Register File & Status
 R0     | R1     | R2     | R3     | R4     | R5     | R6     | R7     | R8     | R9     | R10    | R11    | R12    | R13    | R14    | R15    | R16    | R17    | R18    | R19    | R20    | R21    | R22    | R23    | R24    | R25    | R26    | R27    | R28    | R29    | R30    | R31    |
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
 Ready  | Ready  | Ready  | Ready  | Ready  | ROB 3  | ROB 4  | ROB 5  | ROB 6  | ROB 7  | Ready  | Ready  | Ready  | Ready  | Ready  | Ready  | Ready  | Ready  | ROB 8  | ROB 9  | ROB 10 | ROB 11 | ROB 12 | ROB 13 | ROB 14 | ROB 15 | Ready  | Ready  | Ready  | Ready  | Ready  | Ready  |
 0      | 0      | 0      | 0      | 0      | -      | -      | -      | -      | -      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | -      | -      | -      | -      | -      | -      | -      | -      | 0      | 0      | 0      | 0      | 0      | 0      |

Memory State
-



----------------------------------------------------------------------------------------------- Cycle 17 -----------------------------------------------------------------------------------------------

Instruction Status
Instruction              | Issue  | ExecStart  | ReadMem  | WriteCDB  | Commit  
--------------------------------------------------------------------------------
LOAD  R2, 0(R10)         | 1      | 2          | 12       | 13        | 14      
LOAD  R3, 0(R12)         | 2      | 3          | 13       | 14        | 15      
ADD   R4, R10, R11       | 3      | 4          | -        | 5         | 16      
MUL   R5, R12, R13       | 4      | 5          | -        | 10        | 17      
LOAD  R6, 0(R14)         | 5      | 6          | 14       | 15        | -       
LOAD  R7, 0(R16)         | 6      | 7          | 15       | 16        | -       
ADD   R8, R14, R15       | 7      | 8          | -        | 9         | -       
MUL   R9, R16, R17       | 8      | 10         | -        | 17        | -       
LOAD  R18, 0(R18)        | 9      | 10         | 16       | -         | -       
LOAD  R19, 0(R20)        | 10     | 11         | 17       | -         | -       
ADD   R20, R18, R19      | 11     | -          | -        | -         | -       
MUL   R21, R20, R21      | 12     | -          | -        | -         | -       
LOAD  R22, 0(R22)        | 13     | 14         | -        | -         | -       
LOAD  R23, 0(R24)        | 14     | 15         | -        | -         | -       
ADD   R24, R22, R23      | 15     | -          | -        | -         | -       
MUL   R25, R24, R25      | 16     | -          | -        | -         | -       
BEQ   R1, R0, LOOP       | 17     | -          | -        | -         | -       

Integer-ALU Reservation Stations
Busy  | Op      | Qj      | Qk      | Vj      | Vk      | Dest  
-----------------------------------------------------------------
Yes   |         | -       | -       | 0       | 0       | ROB 0 
Yes   | ADD     | ROB 12  | ROB 13  | -       | -       | ROB 14
Yes   | ADD     | ROB 8   | ROB 9   | -       | -       | ROB 10

Multiplier Reservation Stations
Busy  | Op      | Qj      | Qk      | Vj      | Vk      | Dest  
-----------------------------------------------------------------
Yes   | MUL     | ROB 14  | -       | -       | 0       | ROB 15
Yes   | MUL     | ROB 10  | -       | -       | 0       | ROB 11

Divider Reservation Stations
Busy  | Op      | Qj      | Qk      | Vj      | Vk      | Dest  
-----------------------------------------------------------------

Reorder Buffer [ROB : (Head => Tail) OR (Oldest => Newest)]
Entry   | Type    | Dest      | Value     | Done  
--------------------------------------------------
ROB 4   | LOAD    | R6        | 0         | Yes   
ROB 5   | LOAD    | R7        | 0         | Yes   
ROB 6   | ADD     | R8        | 0         | Yes   
ROB 7   | MUL     | R9        | 0         | Yes   
ROB 8   | LOAD    | R18       | -         | No    
ROB 9   | LOAD    | R19       | -         | No    
ROB 10  | ADD     | R20       | -         | No    
ROB 11  | MUL     | R21       | -         | No    
ROB 12  | LOAD    | R22       | -         | No    
ROB 13  | LOAD    | R23       | -         | No    
ROB 14  | ADD     | R24       | -         | No    
ROB 15  | MUL     | R25       | -         | No    
ROB 0   |         | R0        | -         | No    

Load/Store Queue [LSQ : (Head => Tail) OR (Oldest => Newest)]
Entry   | Type    | EA    | Value     | Dest      | Offset   | Base Reg Value    | Ready   | CDB Write   
---------------------------------------------------------------------------------------------------------
LSQ 2   | LOAD    | 0     | 0         | ROB 4     | 0        | 0                 | YES     | DONE        
LSQ 3   | LOAD    | 0     | 0         | ROB 5     | 0        | 0                 | YES     | DONE        
LSQ 4   | LOAD    | 0     | 0         | ROB 8     | 0        | 0                 | YES     | -           
LSQ 5   | LOAD    | 0     | 0         | ROB 9     | 0        | 0                 | YES     | -           
LSQ 6   | LOAD    | 0     | -         | ROB 12    | 0        | 0                 | NO      | -           
LSQ 7   | LOAD    | 0     | -         | ROB 13    | 0        | 0                 | NO      | -           

Register File & Status
 R0     | R1     | R2     | R3     | R4     | R5     | R6     | R7     | R8     | R9     | R10    | R11    | R12    | R13    | R14    | R15    | R16    | R17    | R18    | R19    | R20    | R21    | R22    | R23    | R24    | R25    | R26    | R27    | R28    | R29    | R30    | R31    |
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
 Ready  | Ready  | Ready  | Ready  | Ready  | Ready  | ROB 4  | ROB 5  | ROB 6  | ROB 7  | Ready  | Ready  | Ready  | Ready  | Ready  | Ready  | Ready  | Ready  | ROB 8  | ROB 9  | ROB 10 | ROB 11 | ROB 12 | ROB 13 | ROB 14 | ROB 15 | Ready  | Ready  | Ready  | Ready  | Ready  | Ready  |
 0      | 0      | 0      | 0      | 0      | 0      | -      | -      | -      | -      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | -      | -      | -      | -      | -      | -      | -      | -      | 0      | 0      | 0      | 0      | 0      | 0      |

Memory State
-



----------------------------------------------------------------------------------------------- Cycle 18 -----------------------------------------------------------------------------------------------

Instruction Status
Instruction              | Issue  | ExecStart  | ReadMem  | WriteCDB  | Commit  
--------------------------------------------------------------------------------
LOAD  R2, 0(R10)         | 1      | 2          | 12       | 13        | 14      
LOAD  R3, 0(R12)         | 2      | 3          | 13       | 14        | 15      
ADD   R4, R10, R11       | 3      | 4          | -        | 5         | 16      
MUL   R5, R12, R13       | 4      | 5          | -        | 10        | 17      
LOAD  R6, 0(R14)         | 5      | 6          | 14       | 15        | 18      
LOAD  R7, 0(R16)         | 6      | 7          | 15       | 16        | -       
ADD   R8, R14, R15       | 7      | 8          | -        | 9         | -       
MUL   R9, R16, R17       | 8      | 10         | -        | 17        | -       
LOAD  R18, 0(R18)        | 9      | 10         | 16       | 18        | -       
LOAD  R19, 0(R20)        | 10     | 11         | 17       | -         | -       
ADD   R20, R18, R19      | 11     | -          | -        | -         | -       
MUL   R21, R20, R21      | 12     | -          | -        | -         | -       
LOAD  R22, 0(R22)        | 13     | 14         | 18       | -         | -       
LOAD  R23, 0(R24)        | 14     | 15         | -        | -         | -       
ADD   R24, R22, R23      | 15     | -          | -        | -         | -       
MUL   R25, R24, R25      | 16     | -          | -        | -         | -       
BEQ   R1, R0, LOOP       | 17     | 18         | -        | -         | -       

Integer-ALU Reservation Stations
Busy  | Op      | Qj      | Qk      | Vj      | Vk      | Dest  
-----------------------------------------------------------------
Yes   | ADD     | ROB 12  | ROB 13  | -       | -       | ROB 14
Yes   | ADD     | -       | ROB 9   | 0       | -       | ROB 10

Multiplier Reservation Stations
Busy  | Op      | Qj      | Qk      | Vj      | Vk      | Dest  
-----------------------------------------------------------------
Yes   | MUL     | ROB 14  | -       | -       | 0       | ROB 15
Yes   | MUL     | ROB 10  | -       | -       | 0       | ROB 11

Divider Reservation Stations
Busy  | Op      | Qj      | Qk      | Vj      | Vk      | Dest  
-----------------------------------------------------------------

Reorder Buffer [ROB : (Head => Tail) OR (Oldest => Newest)]
Entry   | Type    | Dest      | Value     | Done  
--------------------------------------------------
ROB 5   | LOAD    | R7        | 0         | Yes   
ROB 6   | ADD     | R8        | 0         | Yes   
ROB 7   | MUL     | R9        | 0         | Yes   
ROB 8   | LOAD    | R18       | 0         | Yes   
ROB 9   | LOAD    | R19       | -         | No    
ROB 10  | ADD     | R20       | -         | No    
ROB 11  | MUL     | R21       | -         | No    
ROB 12  | LOAD    | R22       | -         | No    
ROB 13  | LOAD    | R23       | -         | No    
ROB 14  | ADD     | R24       | -         | No    
ROB 15  | MUL     | R25       | -         | No    
ROB 0   |         | R0        | 0         | Yes   

Load/Store Queue [LSQ : (Head => Tail) OR (Oldest => Newest)]
Entry   | Type    | EA    | Value     | Dest      | Offset   | Base Reg Value    | Ready   | CDB Write   
---------------------------------------------------------------------------------------------------------
LSQ 3   | LOAD    | 0     | 0         | ROB 5     | 0        | 0                 | YES     | DONE        
LSQ 4   | LOAD    | 0     | 0         | ROB 8     | 0        | 0                 | YES     | DONE        
LSQ 5   | LOAD    | 0     | 0         | ROB 9     | 0        | 0                 | YES     | -           
LSQ 6   | LOAD    | 0     | 0         | ROB 12    | 0        | 0                 | YES     | -           
LSQ 7   | LOAD    | 0     | -         | ROB 13    | 0        | 0                 | NO      | -           

Register File & Status
 R0     | R1     | R2     | R3     | R4     | R5     | R6     | R7     | R8     | R9     | R10    | R11    | R12    | R13    | R14    | R15    | R16    | R17    | R18    | R19    | R20    | R21    | R22    | R23    | R24    | R25    | R26    | R27    | R28    | R29    | R30    | R31    |
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
 Ready  | Ready  | Ready  | Ready  | Ready  | Ready  | Ready  | ROB 5  | ROB 6  | ROB 7  | Ready  | Ready  | Ready  | Ready  | Ready  | Ready  | Ready  | Ready  | ROB 8  | ROB 9  | ROB 10 | ROB 11 | ROB 12 | ROB 13 | ROB 14 | ROB 15 | Ready  | Ready  | Ready  | Ready  | Ready  | Ready  |
 0      | 0      | 0      | 0      | 0      | 0      | 0      | -      | -      | -      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | -      | -      | -      | -      | -      | -      | -      | -      | 0      | 0      | 0      | 0      | 0      | 0      |

Memory State
-



----------------------------------------------------------------------------------------------- Cycle 19 -----------------------------------------------------------------------------------------------

Instruction Status
Instruction              | Issue  | ExecStart  | ReadMem  | WriteCDB  | Commit  
--------------------------------------------------------------------------------
LOAD  R2, 0(R10)         | 1      | 2          | 12       | 13        | 14      
LOAD  R3, 0(R12)         | 2      | 3          | 13       | 14        | 15      
ADD   R4, R10, R11       | 3      | 4          | -        | 5         | 16      
MUL   R5, R12, R13       | 4      | 5          | -        | 10        | 17      
LOAD  R6, 0(R14)         | 5      | 6          | 14       | 15        | 18      
LOAD  R7, 0(R16)         | 6      | 7          | 15       | 16        | 19      
ADD   R8, R14, R15       | 7      | 8          | -        | 9         | -       
MUL   R9, R16, R17       | 8      | 10         | -        | 17        | -       
LOAD  R18, 0(R18)        | 9      | 10         | 16       | 18        | -       
LOAD  R19, 0(R20)        | 10     | 11         | 17       | 19        | -       
ADD   R20, R18, R19      | 11     | -          | -        | -         | -       
MUL   R21, R20, R21      | 12     | -          | -        | -         | -       
LOAD  R22, 0(R22)        | 13     | 14         | 18       | -         | -       
LOAD  R23, 0(R24)        | 14     | 15         | 19       | -         | -       
ADD   R24, R22, R23      | 15     | -          | -        | -         | -       
MUL   R25, R24, R25      | 16     | -          | -        | -         | -       
BEQ   R1, R0, LOOP       | 17     | 18         | -        | -         | -       

Integer-ALU Reservation Stations
Busy  | Op      | Qj      | Qk      | Vj      | Vk      | Dest  
-----------------------------------------------------------------
Yes   | ADD     | ROB 12  | ROB 13  | -       | -       | ROB 14
Yes   | ADD     | -       | -       | 0       | 0       | ROB 10

Multiplier Reservation Stations
Busy  | Op      | Qj      | Qk      | Vj      | Vk      | Dest  
-----------------------------------------------------------------
Yes   | MUL     | ROB 14  | -       | -       | 0       | ROB 15
Yes   | MUL     | ROB 10  | -       | -       | 0       | ROB 11

Divider Reservation Stations
Busy  | Op      | Qj      | Qk      | Vj      | Vk      | Dest  
-----------------------------------------------------------------

Reorder Buffer [ROB : (Head => Tail) OR (Oldest => Newest)]
Entry   | Type    | Dest      | Value     | Done  
--------------------------------------------------
ROB 6   | ADD     | R8        | 0         | Yes   
ROB 7   | MUL     | R9        | 0         | Yes   
ROB 8   | LOAD    | R18       | 0         | Yes   
ROB 9   | LOAD    | R19       | 0         | Yes   
ROB 10  | ADD     | R20       | -         | No    
ROB 11  | MUL     | R21       | -         | No    
ROB 12  | LOAD    | R22       | -         | No    
ROB 13  | LOAD    | R23       | -         | No    
ROB 14  | ADD     | R24       | -         | No    
ROB 15  | MUL     | R25       | -         | No    
ROB 0   |         | R0        | 0         | Yes   

Load/Store Queue [LSQ : (Head => Tail) OR (Oldest => Newest)]
Entry   | Type    | EA    | Value     | Dest      | Offset   | Base Reg Value    | Ready   | CDB Write   
---------------------------------------------------------------------------------------------------------
LSQ 4   | LOAD    | 0     | 0         | ROB 8     | 0        | 0                 | YES     | DONE        
LSQ 5   | LOAD    | 0     | 0         | ROB 9     | 0        | 0                 | YES     | DONE        
LSQ 6   | LOAD    | 0     | 0         | ROB 12    | 0        | 0                 | YES     | -           
LSQ 7   | LOAD    | 0     | 0         | ROB 13    | 0        | 0                 | YES     | -           

Register File & Status
 R0     | R1     | R2     | R3     | R4     | R5     | R6     | R7     | R8     | R9     | R10    | R11    | R12    | R13    | R14    | R15    | R16    | R17    | R18    | R19    | R20    | R21    | R22    | R23    | R24    | R25    | R26    | R27    | R28    | R29    | R30    | R31    |
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
 Ready  | Ready  | Ready  | Ready  | Ready  | Ready  | Ready  | Ready  | ROB 6  | ROB 7  | Ready  | Ready  | Ready  | Ready  | Ready  | Ready  | Ready  | Ready  | ROB 8  | ROB 9  | ROB 10 | ROB 11 | ROB 12 | ROB 13 | ROB 14 | ROB 15 | Ready  | Ready  | Ready  | Ready  | Ready  | Ready  |
 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | -      | -      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | -      | -      | -      | -      | -      | -      | -      | -      | 0      | 0      | 0      | 0      | 0      | 0      |

Memory State
-



----------------------------------------------------------------------------------------------- Cycle 20 -----------------------------------------------------------------------------------------------

Instruction Status
Instruction              | Issue  | ExecStart  | ReadMem  | WriteCDB  | Commit  
--------------------------------------------------------------------------------
LOAD  R2, 0(R10)         | 1      | 2          | 12       | 13        | 14      
LOAD  R3, 0(R12)         | 2      | 3          | 13       | 14        | 15      
ADD   R4, R10, R11       | 3      | 4          | -        | 5         | 16      
MUL   R5, R12, R13       | 4      | 5          | -        | 10        | 17      
LOAD  R6, 0(R14)         | 5      | 6          | 14       | 15        | 18      
LOAD  R7, 0(R16)         | 6      | 7          | 15       | 16        | 19      
ADD   R8, R14, R15       | 7      | 8          | -        | 9         | 20      
MUL   R9, R16, R17       | 8      | 10         | -        | 17        | -       
LOAD  R18, 0(R18)        | 9      | 10         | 16       | 18        | -       
LOAD  R19, 0(R20)        | 10     | 11         | 17       | 19        | -       
ADD   R20, R18, R19      | 11     | 20         | -        | -         | -       
MUL   R21, R20, R21      | 12     | -          | -        | -         | -       
LOAD  R22, 0(R22)        | 13     | 14         | 18       | 20        | -       
LOAD  R23, 0(R24)        | 14     | 15         | 19       | -         | -       
ADD   R24, R22, R23      | 15     | -          | -        | -         | -       
MUL   R25, R24, R25      | 16     | -          | -        | -         | -       
BEQ   R1, R0, LOOP       | 17     | 18         | -        | -         | -       

Integer-ALU Reservation Stations
Busy  | Op      | Qj      | Qk      | Vj      | Vk      | Dest  
-----------------------------------------------------------------
Yes   | ADD     | -       | ROB 13  | 0       | -       | ROB 14

Multiplier Reservation Stations
Busy  | Op      | Qj      | Qk      | Vj      | Vk      | Dest  
-----------------------------------------------------------------
Yes   | MUL     | ROB 14  | -       | -       | 0       | ROB 15
Yes   | MUL     | ROB 10  | -       | -       | 0       | ROB 11

Divider Reservation Stations
Busy  | Op      | Qj      | Qk      | Vj      | Vk      | Dest  
-----------------------------------------------------------------

Reorder Buffer [ROB : (Head => Tail) OR (Oldest => Newest)]
Entry   | Type    | Dest      | Value     | Done  
--------------------------------------------------
ROB 7   | MUL     | R9        | 0         | Yes   
ROB 8   | LOAD    | R18       | 0         | Yes   
ROB 9   | LOAD    | R19       | 0         | Yes   
ROB 10  | ADD     | R20       | -         | No    
ROB 11  | MUL     | R21       | -         | No    
ROB 12  | LOAD    | R22       | 0         | Yes   
ROB 13  | LOAD    | R23       | -         | No    
ROB 14  | ADD     | R24       | -         | No    
ROB 15  | MUL     | R25       | -         | No    
ROB 0   |         | R0        | 0         | Yes   

Load/Store Queue [LSQ : (Head => Tail) OR (Oldest => Newest)]
Entry   | Type    | EA    | Value     | Dest      | Offset   | Base Reg Value    | Ready   | CDB Write   
---------------------------------------------------------------------------------------------------------
LSQ 4   | LOAD    | 0     | 0         | ROB 8     | 0        | 0                 | YES     | DONE        
LSQ 5   | LOAD    | 0     | 0         | ROB 9     | 0        | 0                 | YES     | DONE        
LSQ 6   | LOAD    | 0     | 0         | ROB 12    | 0        | 0                 | YES     | DONE        
LSQ 7   | LOAD    | 0     | 0         | ROB 13    | 0        | 0                 | YES     | -           

Register File & Status
 R0     | R1     | R2     | R3     | R4     | R5     | R6     | R7     | R8     | R9     | R10    | R11    | R12    | R13    | R14    | R15    | R16    | R17    | R18    | R19    | R20    | R21    | R22    | R23    | R24    | R25    | R26    | R27    | R28    | R29    | R30    | R31    |
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
 Ready  | Ready  | Ready  | Ready  | Ready  | Ready  | Ready  | Ready  | Ready  | ROB 7  | Ready  | Ready  | Ready  | Ready  | Ready  | Ready  | Ready  | Ready  | ROB 8  | ROB 9  | ROB 10 | ROB 11 | ROB 12 | ROB 13 | ROB 14 | ROB 15 | Ready  | Ready  | Ready  | Ready  | Ready  | Ready  |
 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | -      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | -      | -      | -      | -      | -      | -      | -      | -      | 0      | 0      | 0      | 0      | 0      | 0      |

Memory State
-



----------------------------------------------------------------------------------------------- Cycle 21 -----------------------------------------------------------------------------------------------

Instruction Status
Instruction              | Issue  | ExecStart  | ReadMem  | WriteCDB  | Commit  
--------------------------------------------------------------------------------
LOAD  R2, 0(R10)         | 1      | 2          | 12       | 13        | 14      
LOAD  R3, 0(R12)         | 2      | 3          | 13       | 14        | 15      
ADD   R4, R10, R11       | 3      | 4          | -        | 5         | 16      
MUL   R5, R12, R13       | 4      | 5          | -        | 10        | 17      
LOAD  R6, 0(R14)         | 5      | 6          | 14       | 15        | 18      
LOAD  R7, 0(R16)         | 6      | 7          | 15       | 16        | 19      
ADD   R8, R14, R15       | 7      | 8          | -        | 9         | 20      
MUL   R9, R16, R17       | 8      | 10         | -        | 17        | 21      
LOAD  R18, 0(R18)        | 9      | 10         | 16       | 18        | -       
LOAD  R19, 0(R20)        | 10     | 11         | 17       | 19        | -       
ADD   R20, R18, R19      | 11     | 20         | -        | 21        | -       
MUL   R21, R20, R21      | 12     | -          | -        | -         | -       
LOAD  R22, 0(R22)        | 13     | 14         | 18       | 20        | -       
LOAD  R23, 0(R24)        | 14     | 15         | 19       | -         | -       
ADD   R24, R22, R23      | 15     | -          | -        | -         | -       
MUL   R25, R24, R25      | 16     | -          | -        | -         | -       
BEQ   R1, R0, LOOP       | 17     | 18         | -        | -         | -       

Integer-ALU Reservation Stations
Busy  | Op      | Qj      | Qk      | Vj      | Vk      | Dest  
-----------------------------------------------------------------
Yes   | ADD     | -       | ROB 13  | 0       | -       | ROB 14

Multiplier Reservation Stations
Busy  | Op      | Qj      | Qk      | Vj      | Vk      | Dest  
-----------------------------------------------------------------
Yes   | MUL     | ROB 14  | -       | -       | 0       | ROB 15
Yes   | MUL     | -       | -       | 0       | 0       | ROB 11

Divider Reservation Stations
Busy  | Op      | Qj      | Qk      | Vj      | Vk      | Dest  
-----------------------------------------------------------------

Reorder Buffer [ROB : (Head => Tail) OR (Oldest => Newest)]
Entry   | Type    | Dest      | Value     | Done  
--------------------------------------------------
ROB 8   | LOAD    | R18       | 0         | Yes   
ROB 9   | LOAD    | R19       | 0         | Yes   
ROB 10  | ADD     | R20       | 0         | Yes   
ROB 11  | MUL     | R21       | -         | No    
ROB 12  | LOAD    | R22       | 0         | Yes   
ROB 13  | LOAD    | R23       | -         | No    
ROB 14  | ADD     | R24       | -         | No    
ROB 15  | MUL     | R25       | -         | No    
ROB 0   |         | R0        | 0         | Yes   

Load/Store Queue [LSQ : (Head => Tail) OR (Oldest => Newest)]
Entry   | Type    | EA    | Value     | Dest      | Offset   | Base Reg Value    | Ready   | CDB Write   
---------------------------------------------------------------------------------------------------------
LSQ 4   | LOAD    | 0     | 0         | ROB 8     | 0        | 0                 | YES     | DONE        
LSQ 5   | LOAD    | 0     | 0         | ROB 9     | 0        | 0                 | YES     | DONE        
LSQ 6   | LOAD    | 0     | 0         | ROB 12    | 0        | 0                 | YES     | DONE        
LSQ 7   | LOAD    | 0     | 0         | ROB 13    | 0        | 0                 | YES     | -           

Register File & Status
 R0     | R1     | R2     | R3     | R4     | R5     | R6     | R7     | R8     | R9     | R10    | R11    | R12    | R13    | R14    | R15    | R16    | R17    | R18    | R19    | R20    | R21    | R22    | R23    | R24    | R25    | R26    | R27    | R28    | R29    | R30    | R31    |
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
 Ready  | Ready  | Ready  | Ready  | Ready  | Ready  | Ready  | Ready  | Ready  | Ready  | Ready  | Ready  | Ready  | Ready  | Ready  | Ready  | Ready  | Ready  | ROB 8  | ROB 9  | ROB 10 | ROB 11 | ROB 12 | ROB 13 | ROB 14 | ROB 15 | Ready  | Ready  | Ready  | Ready  | Ready  | Ready  |
 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | -      | -      | -      | -      | -      | -      | -      | -      | 0      | 0      | 0      | 0      | 0      | 0      |

Memory State
-



----------------------------------------------------------------------------------------------- Cycle 22 -----------------------------------------------------------------------------------------------

Instruction Status
Instruction              | Issue  | ExecStart  | ReadMem  | WriteCDB  | Commit  
--------------------------------------------------------------------------------
LOAD  R2, 0(R10)         | 1      | 2          | 12       | 13        | 14      
LOAD  R3, 0(R12)         | 2      | 3          | 13       | 14        | 15      
ADD   R4, R10, R11       | 3      | 4          | -        | 5         | 16      
MUL   R5, R12, R13       | 4      | 5          | -        | 10        | 17      
LOAD  R6, 0(R14)         | 5      | 6          | 14       | 15        | 18      
LOAD  R7, 0(R16)         | 6      | 7          | 15       | 16        | 19      
ADD   R8, R14, R15       | 7      | 8          | -        | 9         | 20      
MUL   R9, R16, R17       | 8      | 10         | -        | 17        | 21      
LOAD  R18, 0(R18)        | 9      | 10         | 16       | 18        | 22      
LOAD  R19, 0(R20)        | 10     | 11         | 17       | 19        | -       
ADD   R20, R18, R19      | 11     | 20         | -        | 21        | -       
MUL   R21, R20, R21      | 12     | 22         | -        | -         | -       
LOAD  R22, 0(R22)        | 13     | 14         | 18       | 20        | -       
LOAD  R23, 0(R24)        | 14     | 15         | 19       | 22        | -       
ADD   R24, R22, R23      | 15     | -          | -        | -         | -       
MUL   R25, R24, R25      | 16     | -          | -        | -         | -       
BEQ   R1, R0, LOOP       | 17     | 18         | -        | -         | -       

Integer-ALU Reservation Stations
Busy  | Op      | Qj      | Qk      | Vj      | Vk      | Dest  
-----------------------------------------------------------------
Yes   | ADD     | -       | -       | 0       | 0       | ROB 14

Multiplier Reservation Stations
Busy  | Op      | Qj      | Qk      | Vj      | Vk      | Dest  
-----------------------------------------------------------------
Yes   | MUL     | ROB 14  | -       | -       | 0       | ROB 15

Divider Reservation Stations
Busy  | Op      | Qj      | Qk      | Vj      | Vk      | Dest  
-----------------------------------------------------------------

Reorder Buffer [ROB : (Head => Tail) OR (Oldest => Newest)]
Entry   | Type    | Dest      | Value     | Done  
--------------------------------------------------
ROB 9   | LOAD    | R19       | 0         | Yes   
ROB 10  | ADD     | R20       | 0         | Yes   
ROB 11  | MUL     | R21       | -         | No    
ROB 12  | LOAD    | R22       | 0         | Yes   
ROB 13  | LOAD    | R23       | 0         | Yes   
ROB 14  | ADD     | R24       | -         | No    
ROB 15  | MUL     | R25       | -         | No    
ROB 0   |         | R0        | 0         | Yes   

Load/Store Queue [LSQ : (Head => Tail) OR (Oldest => Newest)]
Entry   | Type    | EA    | Value     | Dest      | Offset   | Base Reg Value    | Ready   | CDB Write   
---------------------------------------------------------------------------------------------------------
LSQ 5   | LOAD    | 0     | 0         | ROB 9     | 0        | 0                 | YES     | DONE        
LSQ 6   | LOAD    | 0     | 0         | ROB 12    | 0        | 0                 | YES     | DONE        
LSQ 7   | LOAD    | 0     | 0         | ROB 13    | 0        | 0                 | YES     | DONE        

Register File & Status
 R0     | R1     | R2     | R3     | R4     | R5     | R6     | R7     | R8     | R9     | R10    | R11    | R12    | R13    | R14    | R15    | R16    | R17    | R18    | R19    | R20    | R21    | R22    | R23    | R24    | R25    | R26    | R27    | R28    | R29    | R30    | R31    |
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
 Ready  | Ready  | Ready  | Ready  | Ready  | Ready  | Ready  | Ready  | Ready  | Ready  | Ready  | Ready  | Ready  | Ready  | Ready  | Ready  | Ready  | Ready  | Ready  | ROB 9  | ROB 10 | ROB 11 | ROB 12 | ROB 13 | ROB 14 | ROB 15 | Ready  | Ready  | Ready  | Ready  | Ready  | Ready  |
 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | -      | -      | -      | -      | -      | -      | -      | 0      | 0      | 0      | 0      | 0      | 0      |

Memory State
-



----------------------------------------------------------------------------------------------- Cycle 23 -----------------------------------------------------------------------------------------------

Instruction Status
Instruction              | Issue  | ExecStart  | ReadMem  | WriteCDB  | Commit  
--------------------------------------------------------------------------------
LOAD  R2, 0(R10)         | 1      | 2          | 12       | 13        | 14      
LOAD  R3, 0(R12)         | 2      | 3          | 13       | 14        | 15      
ADD   R4, R10, R11       | 3      | 4          | -        | 5         | 16      
MUL   R5, R12, R13       | 4      | 5          | -        | 10        | 17      
LOAD  R6, 0(R14)         | 5      | 6          | 14       | 15        | 18      
LOAD  R7, 0(R16)         | 6      | 7          | 15       | 16        | 19      
ADD   R8, R14, R15       | 7      | 8          | -        | 9         | 20      
MUL   R9, R16, R17       | 8      | 10         | -        | 17        | 21      
LOAD  R18, 0(R18)        | 9      | 10         | 16       | 18        | 22      
LOAD  R19, 0(R20)        | 10     | 11         | 17       | 19        | 23      
ADD   R20, R18, R19      | 11     | 20         | -        | 21        | -       
MUL   R21, R20, R21      | 12     | 22         | -        | -         | -       
LOAD  R22, 0(R22)        | 13     | 14         | 18       | 20        | -       
LOAD  R23, 0(R24)        | 14     | 15         | 19       | 22        | -       
ADD   R24, R22, R23      | 15     | 23         | -        | -         | -       
MUL   R25, R24, R25      | 16     | -          | -        | -         | -       
BEQ   R1, R0, LOOP       | 17     | 18         | -        | -         | -       

Integer-ALU Reservation Stations
Busy  | Op      | Qj      | Qk      | Vj      | Vk      | Dest  
-----------------------------------------------------------------

Multiplier Reservation Stations
Busy  | Op      | Qj      | Qk      | Vj      | Vk      | Dest  
-----------------------------------------------------------------
Yes   | MUL     | ROB 14  | -       | -       | 0       | ROB 15

Divider Reservation Stations
Busy  | Op      | Qj      | Qk      | Vj      | Vk      | Dest  
-----------------------------------------------------------------

Reorder Buffer [ROB : (Head => Tail) OR (Oldest => Newest)]
Entry   | Type    | Dest      | Value     | Done  
--------------------------------------------------
ROB 10  | ADD     | R20       | 0         | Yes   
ROB 11  | MUL     | R21       | -         | No    
ROB 12  | LOAD    | R22       | 0         | Yes   
ROB 13  | LOAD    | R23       | 0         | Yes   
ROB 14  | ADD     | R24       | -         | No    
ROB 15  | MUL     | R25       | -         | No    
ROB 0   |         | R0        | 0         | Yes   

Load/Store Queue [LSQ : (Head => Tail) OR (Oldest => Newest)]
Entry   | Type    | EA    | Value     | Dest      | Offset   | Base Reg Value    | Ready   | CDB Write   
---------------------------------------------------------------------------------------------------------
LSQ 6   | LOAD    | 0     | 0         | ROB 12    | 0        | 0                 | YES     | DONE        
LSQ 7   | LOAD    | 0     | 0         | ROB 13    | 0        | 0                 | YES     | DONE        

Register File & Status
 R0     | R1     | R2     | R3     | R4     | R5     | R6     | R7     | R8     | R9     | R10    | R11    | R12    | R13    | R14    | R15    | R16    | R17    | R18    | R19    | R20    | R21    | R22    | R23    | R24    | R25    | R26    | R27    | R28    | R29    | R30    | R31    |
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
 Ready  | Ready  | Ready  | Ready  | Ready  | Ready  | Ready  | Ready  | Ready  | Ready  | Ready  | Ready  | Ready  | Ready  | Ready  | Ready  | Ready  | Ready  | Ready  | Ready  | ROB 10 | ROB 11 | ROB 12 | ROB 13 | ROB 14 | ROB 15 | Ready  | Ready  | Ready  | Ready  | Ready  | Ready  |
 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | -      | -      | -      | -      | -      | -      | 0      | 0      | 0      | 0      | 0      | 0      |

Memory State
-



----------------------------------------------------------------------------------------------- Cycle 24 -----------------------------------------------------------------------------------------------

Instruction Status
Instruction              | Issue  | ExecStart  | ReadMem  | WriteCDB  | Commit  
--------------------------------------------------------------------------------
LOAD  R2, 0(R10)         | 1      | 2          | 12       | 13        | 14      
LOAD  R3, 0(R12)         | 2      | 3          | 13       | 14        | 15      
ADD   R4, R10, R11       | 3      | 4          | -        | 5         | 16      
MUL   R5, R12, R13       | 4      | 5          | -        | 10        | 17      
LOAD  R6, 0(R14)         | 5      | 6          | 14       | 15        | 18      
LOAD  R7, 0(R16)         | 6      | 7          | 15       | 16        | 19      
ADD   R8, R14, R15       | 7      | 8          | -        | 9         | 20      
MUL   R9, R16, R17       | 8      | 10         | -        | 17        | 21      
LOAD  R18, 0(R18)        | 9      | 10         | 16       | 18        | 22      
LOAD  R19, 0(R20)        | 10     | 11         | 17       | 19        | 23      
ADD   R20, R18, R19      | 11     | 20         | -        | 21        | 24      
MUL   R21, R20, R21      | 12     | 22         | -        | -         | -       
LOAD  R22, 0(R22)        | 13     | 14         | 18       | 20        | -       
LOAD  R23, 0(R24)        | 14     | 15         | 19       | 22        | -       
ADD   R24, R22, R23      | 15     | 23         | -        | 24        | -       
MUL   R25, R24, R25      | 16     | -          | -        | -         | -       
BEQ   R1, R0, LOOP       | 17     | 18         | -        | -         | -       

Integer-ALU Reservation Stations
Busy  | Op      | Qj      | Qk      | Vj      | Vk      | Dest  
-----------------------------------------------------------------

Multiplier Reservation Stations
Busy  | Op      | Qj      | Qk      | Vj      | Vk      | Dest  
-----------------------------------------------------------------
Yes   | MUL     | -       | -       | 0       | 0       | ROB 15

Divider Reservation Stations
Busy  | Op      | Qj      | Qk      | Vj      | Vk      | Dest  
-----------------------------------------------------------------

Reorder Buffer [ROB : (Head => Tail) OR (Oldest => Newest)]
Entry   | Type    | Dest      | Value     | Done  
--------------------------------------------------
ROB 11  | MUL     | R21       | -         | No    
ROB 12  | LOAD    | R22       | 0         | Yes   
ROB 13  | LOAD    | R23       | 0         | Yes   
ROB 14  | ADD     | R24       | 0         | Yes   
ROB 15  | MUL     | R25       | -         | No    
ROB 0   |         | R0        | 0         | Yes   

Load/Store Queue [LSQ : (Head => Tail) OR (Oldest => Newest)]
Entry   | Type    | EA    | Value     | Dest      | Offset   | Base Reg Value    | Ready   | CDB Write   
---------------------------------------------------------------------------------------------------------
LSQ 6   | LOAD    | 0     | 0         | ROB 12    | 0        | 0                 | YES     | DONE        
LSQ 7   | LOAD    | 0     | 0         | ROB 13    | 0        | 0                 | YES     | DONE        

Register File & Status
 R0     | R1     | R2     | R3     | R4     | R5     | R6     | R7     | R8     | R9     | R10    | R11    | R12    | R13    | R14    | R15    | R16    | R17    | R18    | R19    | R20    | R21    | R22    | R23    | R24    | R25    | R26    | R27    | R28    | R29    | R30    | R31    |
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
 Ready  | Ready  | Ready  | Ready  | Ready  | Ready  | Ready  | Ready  | Ready  | Ready  | Ready  | Ready  | Ready  | Ready  | Ready  | Ready  | Ready  | Ready  | Ready  | Ready  | Ready  | ROB 11 | ROB 12 | ROB 13 | ROB 14 | ROB 15 | Ready  | Ready  | Ready  | Ready  | Ready  | Ready  |
 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | -      | -      | -      | -      | -      | 0      | 0      | 0      | 0      | 0      | 0      |

Memory State
-



----------------------------------------------------------------------------------------------- Cycle 25 -----------------------------------------------------------------------------------------------

Instruction Status
Instruction              | Issue  | ExecStart  | ReadMem  | WriteCDB  | Commit  
--------------------------------------------------------------------------------
LOAD  R2, 0(R10)         | 1      | 2          | 12       | 13        | 14      
LOAD  R3, 0(R12)         | 2      | 3          | 13       | 14        | 15      
ADD   R4, R10, R11       | 3      | 4          | -        | 5         | 16      
MUL   R5, R12, R13       | 4      | 5          | -        | 10        | 17      
LOAD  R6, 0(R14)         | 5      | 6          | 14       | 15        | 18      
LOAD  R7, 0(R16)         | 6      | 7          | 15       | 16        | 19      
ADD   R8, R14, R15       | 7      | 8          | -        | 9         | 20      
MUL   R9, R16, R17       | 8      | 10         | -        | 17        | 21      
LOAD  R18, 0(R18)        | 9      | 10         | 16       | 18        | 22      
LOAD  R19, 0(R20)        | 10     | 11         | 17       | 19        | 23      
ADD   R20, R18, R19      | 11     | 20         | -        | 21        | 24      
MUL   R21, R20, R21      | 12     | 22         | -        | -         | -       
LOAD  R22, 0(R22)        | 13     | 14         | 18       | 20        | -       
LOAD  R23, 0(R24)        | 14     | 15         | 19       | 22        | -       
ADD   R24, R22, R23      | 15     | 23         | -        | 24        | -       
MUL   R25, R24, R25      | 16     | -          | -        | -         | -       
BEQ   R1, R0, LOOP       | 17     | 18         | -        | -         | -       

Integer-ALU Reservation Stations
Busy  | Op      | Qj      | Qk      | Vj      | Vk      | Dest  
-----------------------------------------------------------------

Multiplier Reservation Stations
Busy  | Op      | Qj      | Qk      | Vj      | Vk      | Dest  
-----------------------------------------------------------------
Yes   | MUL     | -       | -       | 0       | 0       | ROB 15

Divider Reservation Stations
Busy  | Op      | Qj      | Qk      | Vj      | Vk      | Dest  
-----------------------------------------------------------------

Reorder Buffer [ROB : (Head => Tail) OR (Oldest => Newest)]
Entry   | Type    | Dest      | Value     | Done  
--------------------------------------------------
ROB 11  | MUL     | R21       | -         | No    
ROB 12  | LOAD    | R22       | 0         | Yes   
ROB 13  | LOAD    | R23       | 0         | Yes   
ROB 14  | ADD     | R24       | 0         | Yes   
ROB 15  | MUL     | R25       | -         | No    
ROB 0   |         | R0        | 0         | Yes   

Load/Store Queue [LSQ : (Head => Tail) OR (Oldest => Newest)]
Entry   | Type    | EA    | Value     | Dest      | Offset   | Base Reg Value    | Ready   | CDB Write   
---------------------------------------------------------------------------------------------------------
LSQ 6   | LOAD    | 0     | 0         | ROB 12    | 0        | 0                 | YES     | DONE        
LSQ 7   | LOAD    | 0     | 0         | ROB 13    | 0        | 0                 | YES     | DONE        

Register File & Status
 R0     | R1     | R2     | R3     | R4     | R5     | R6     | R7     | R8     | R9     | R10    | R11    | R12    | R13    | R14    | R15    | R16    | R17    | R18    | R19    | R20    | R21    | R22    | R23    | R24    | R25    | R26    | R27    | R28    | R29    | R30    | R31    |
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
 Ready  | Ready  | Ready  | Ready  | Ready  | Ready  | Ready  | Ready  | Ready  | Ready  | Ready  | Ready  | Ready  | Ready  | Ready  | Ready  | Ready  | Ready  | Ready  | Ready  | Ready  | ROB 11 | ROB 12 | ROB 13 | ROB 14 | ROB 15 | Ready  | Ready  | Ready  | Ready  | Ready  | Ready  |
 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | -      | -      | -      | -      | -      | 0      | 0      | 0      | 0      | 0      | 0      |

Memory State
-



----------------------------------------------------------------------------------------------- Cycle 26 -----------------------------------------------------------------------------------------------

Instruction Status
Instruction              | Issue  | ExecStart  | ReadMem  | WriteCDB  | Commit  
--------------------------------------------------------------------------------
LOAD  R2, 0(R10)         | 1      | 2          | 12       | 13        | 14      
LOAD  R3, 0(R12)         | 2      | 3          | 13       | 14        | 15      
ADD   R4, R10, R11       | 3      | 4          | -        | 5         | 16      
MUL   R5, R12, R13       | 4      | 5          | -        | 10        | 17      
LOAD  R6, 0(R14)         | 5      | 6          | 14       | 15        | 18      
LOAD  R7, 0(R16)         | 6      | 7          | 15       | 16        | 19      
ADD   R8, R14, R15       | 7      | 8          | -        | 9         | 20      
MUL   R9, R16, R17       | 8      | 10         | -        | 17        | 21      
LOAD  R18, 0(R18)        | 9      | 10         | 16       | 18        | 22      
LOAD  R19, 0(R20)        | 10     | 11         | 17       | 19        | 23      
ADD   R20, R18, R19      | 11     | 20         | -        | 21        | 24      
MUL   R21, R20, R21      | 12     | 22         | -        | -         | -       
LOAD  R22, 0(R22)        | 13     | 14         | 18       | 20        | -       
LOAD  R23, 0(R24)        | 14     | 15         | 19       | 22        | -       
ADD   R24, R22, R23      | 15     | 23         | -        | 24        | -       
MUL   R25, R24, R25      | 16     | -          | -        | -         | -       
BEQ   R1, R0, LOOP       | 17     | 18         | -        | -         | -       

Integer-ALU Reservation Stations
Busy  | Op      | Qj      | Qk      | Vj      | Vk      | Dest  
-----------------------------------------------------------------

Multiplier Reservation Stations
Busy  | Op      | Qj      | Qk      | Vj      | Vk      | Dest  
-----------------------------------------------------------------
Yes   | MUL     | -       | -       | 0       | 0       | ROB 15

Divider Reservation Stations
Busy  | Op      | Qj      | Qk      | Vj      | Vk      | Dest  
-----------------------------------------------------------------

Reorder Buffer [ROB : (Head => Tail) OR (Oldest => Newest)]
Entry   | Type    | Dest      | Value     | Done  
--------------------------------------------------
ROB 11  | MUL     | R21       | -         | No    
ROB 12  | LOAD    | R22       | 0         | Yes   
ROB 13  | LOAD    | R23       | 0         | Yes   
ROB 14  | ADD     | R24       | 0         | Yes   
ROB 15  | MUL     | R25       | -         | No    
ROB 0   |         | R0        | 0         | Yes   

Load/Store Queue [LSQ : (Head => Tail) OR (Oldest => Newest)]
Entry   | Type    | EA    | Value     | Dest      | Offset   | Base Reg Value    | Ready   | CDB Write   
---------------------------------------------------------------------------------------------------------
LSQ 6   | LOAD    | 0     | 0         | ROB 12    | 0        | 0                 | YES     | DONE        
LSQ 7   | LOAD    | 0     | 0         | ROB 13    | 0        | 0                 | YES     | DONE        

Register File & Status
 R0     | R1     | R2     | R3     | R4     | R5     | R6     | R7     | R8     | R9     | R10    | R11    | R12    | R13    | R14    | R15    | R16    | R17    | R18    | R19    | R20    | R21    | R22    | R23    | R24    | R25    | R26    | R27    | R28    | R29    | R30    | R31    |
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
 Ready  | Ready  | Ready  | Ready  | Ready  | Ready  | Ready  | Ready  | Ready  | Ready  | Ready  | Ready  | Ready  | Ready  | Ready  | Ready  | Ready  | Ready  | Ready  | Ready  | Ready  | ROB 11 | ROB 12 | ROB 13 | ROB 14 | ROB 15 | Ready  | Ready  | Ready  | Ready  | Ready  | Ready  |
 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | -      | -      | -      | -      | -      | 0      | 0      | 0      | 0      | 0      | 0      |

Memory State
-



----------------------------------------------------------------------------------------------- Cycle 27 -----------------------------------------------------------------------------------------------

Instruction Status
Instruction              | Issue  | ExecStart  | ReadMem  | WriteCDB  | Commit  
--------------------------------------------------------------------------------
LOAD  R2, 0(R10)         | 1      | 2          | 12       | 13        | 14      
LOAD  R3, 0(R12)         | 2      | 3          | 13       | 14        | 15      
ADD   R4, R10, R11       | 3      | 4          | -        | 5         | 16      
MUL   R5, R12, R13       | 4      | 5          | -        | 10        | 17      
LOAD  R6, 0(R14)         | 5      | 6          | 14       | 15        | 18      
LOAD  R7, 0(R16)         | 6      | 7          | 15       | 16        | 19      
ADD   R8, R14, R15       | 7      | 8          | -        | 9         | 20      
MUL   R9, R16, R17       | 8      | 10         | -        | 17        | 21      
LOAD  R18, 0(R18)        | 9      | 10         | 16       | 18        | 22      
LOAD  R19, 0(R20)        | 10     | 11         | 17       | 19        | 23      
ADD   R20, R18, R19      | 11     | 20         | -        | 21        | 24      
MUL   R21, R20, R21      | 12     | 22         | -        | 27        | -       
LOAD  R22, 0(R22)        | 13     | 14         | 18       | 20        | -       
LOAD  R23, 0(R24)        | 14     | 15         | 19       | 22        | -       
ADD   R24, R22, R23      | 15     | 23         | -        | 24        | -       
MUL   R25, R24, R25      | 16     | 27         | -        | -         | -       
BEQ   R1, R0, LOOP       | 17     | 18         | -        | -         | -       

Integer-ALU Reservation Stations
Busy  | Op      | Qj      | Qk      | Vj      | Vk      | Dest  
-----------------------------------------------------------------

Multiplier Reservation Stations
Busy  | Op      | Qj      | Qk      | Vj      | Vk      | Dest  
-----------------------------------------------------------------

Divider Reservation Stations
Busy  | Op      | Qj      | Qk      | Vj      | Vk      | Dest  
-----------------------------------------------------------------

Reorder Buffer [ROB : (Head => Tail) OR (Oldest => Newest)]
Entry   | Type    | Dest      | Value     | Done  
--------------------------------------------------
ROB 11  | MUL     | R21       | 0         | Yes   
ROB 12  | LOAD    | R22       | 0         | Yes   
ROB 13  | LOAD    | R23       | 0         | Yes   
ROB 14  | ADD     | R24       | 0         | Yes   
ROB 15  | MUL     | R25       | -         | No    
ROB 0   |         | R0        | 0         | Yes   

Load/Store Queue [LSQ : (Head => Tail) OR (Oldest => Newest)]
Entry   | Type    | EA    | Value     | Dest      | Offset   | Base Reg Value    | Ready   | CDB Write   
---------------------------------------------------------------------------------------------------------
LSQ 6   | LOAD    | 0     | 0         | ROB 12    | 0        | 0                 | YES     | DONE        
LSQ 7   | LOAD    | 0     | 0         | ROB 13    | 0        | 0                 | YES     | DONE        

Register File & Status
 R0     | R1     | R2     | R3     | R4     | R5     | R6     | R7     | R8     | R9     | R10    | R11    | R12    | R13    | R14    | R15    | R16    | R17    | R18    | R19    | R20    | R21    | R22    | R23    | R24    | R25    | R26    | R27    | R28    | R29    | R30    | R31    |
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
 Ready  | Ready  | Ready  | Ready  | Ready  | Ready  | Ready  | Ready  | Ready  | Ready  | Ready  | Ready  | Ready  | Ready  | Ready  | Ready  | Ready  | Ready  | Ready  | Ready  | Ready  | ROB 11 | ROB 12 | ROB 13 | ROB 14 | ROB 15 | Ready  | Ready  | Ready  | Ready  | Ready  | Ready  |
 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | -      | -      | -      | -      | -      | 0      | 0      | 0      | 0      | 0      | 0      |

Memory State
-



----------------------------------------------------------------------------------------------- Cycle 28 -----------------------------------------------------------------------------------------------

Instruction Status
Instruction              | Issue  | ExecStart  | ReadMem  | WriteCDB  | Commit  
--------------------------------------------------------------------------------
LOAD  R2, 0(R10)         | 1      | 2          | 12       | 13        | 14      
LOAD  R3, 0(R12)         | 2      | 3          | 13       | 14        | 15      
ADD   R4, R10, R11       | 3      | 4          | -        | 5         | 16      
MUL   R5, R12, R13       | 4      | 5          | -        | 10        | 17      
LOAD  R6, 0(R14)         | 5      | 6          | 14       | 15        | 18      
LOAD  R7, 0(R16)         | 6      | 7          | 15       | 16        | 19      
ADD   R8, R14, R15       | 7      | 8          | -        | 9         | 20      
MUL   R9, R16, R17       | 8      | 10         | -        | 17        | 21      
LOAD  R18, 0(R18)        | 9      | 10         | 16       | 18        | 22      
LOAD  R19, 0(R20)        | 10     | 11         | 17       | 19        | 23      
ADD   R20, R18, R19      | 11     | 20         | -        | 21        | 24      
MUL   R21, R20, R21      | 12     | 22         | -        | 27        | 28      
LOAD  R22, 0(R22)        | 13     | 14         | 18       | 20        | -       
LOAD  R23, 0(R24)        | 14     | 15         | 19       | 22        | -       
ADD   R24, R22, R23      | 15     | 23         | -        | 24        | -       
MUL   R25, R24, R25      | 16     | 27         | -        | -         | -       
BEQ   R1, R0, LOOP       | 17     | 18         | -        | -         | -       

Integer-ALU Reservation Stations
Busy  | Op      | Qj      | Qk      | Vj      | Vk      | Dest  
-----------------------------------------------------------------

Multiplier Reservation Stations
Busy  | Op      | Qj      | Qk      | Vj      | Vk      | Dest  
-----------------------------------------------------------------

Divider Reservation Stations
Busy  | Op      | Qj      | Qk      | Vj      | Vk      | Dest  
-----------------------------------------------------------------

Reorder Buffer [ROB : (Head => Tail) OR (Oldest => Newest)]
Entry   | Type    | Dest      | Value     | Done  
--------------------------------------------------
ROB 12  | LOAD    | R22       | 0         | Yes   
ROB 13  | LOAD    | R23       | 0         | Yes   
ROB 14  | ADD     | R24       | 0         | Yes   
ROB 15  | MUL     | R25       | -         | No    
ROB 0   |         | R0        | 0         | Yes   

Load/Store Queue [LSQ : (Head => Tail) OR (Oldest => Newest)]
Entry   | Type    | EA    | Value     | Dest      | Offset   | Base Reg Value    | Ready   | CDB Write   
---------------------------------------------------------------------------------------------------------
LSQ 6   | LOAD    | 0     | 0         | ROB 12    | 0        | 0                 | YES     | DONE        
LSQ 7   | LOAD    | 0     | 0         | ROB 13    | 0        | 0                 | YES     | DONE        

Register File & Status
 R0     | R1     | R2     | R3     | R4     | R5     | R6     | R7     | R8     | R9     | R10    | R11    | R12    | R13    | R14    | R15    | R16    | R17    | R18    | R19    | R20    | R21    | R22    | R23    | R24    | R25    | R26    | R27    | R28    | R29    | R30    | R31    |
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
 Ready  | Ready  | Ready  | Ready  | Ready  | Ready  | Ready  | Ready  | Ready  | Ready  | Ready  | Ready  | Ready  | Ready  | Ready  | Ready  | Ready  | Ready  | Ready  | Ready  | Ready  | Ready  | ROB 12 | ROB 13 | ROB 14 | ROB 15 | Ready  | Ready  | Ready  | Ready  | Ready  | Ready  |
 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | -      | -      | -      | -      | 0      | 0      | 0      | 0      | 0      | 0      |

Memory State
-



----------------------------------------------------------------------------------------------- Cycle 29 -----------------------------------------------------------------------------------------------

Instruction Status
Instruction              | Issue  | ExecStart  | ReadMem  | WriteCDB  | Commit  
--------------------------------------------------------------------------------
LOAD  R2, 0(R10)         | 1      | 2          | 12       | 13        | 14      
LOAD  R3, 0(R12)         | 2      | 3          | 13       | 14        | 15      
ADD   R4, R10, R11       | 3      | 4          | -        | 5         | 16      
MUL   R5, R12, R13       | 4      | 5          | -        | 10        | 17      
LOAD  R6, 0(R14)         | 5      | 6          | 14       | 15        | 18      
LOAD  R7, 0(R16)         | 6      | 7          | 15       | 16        | 19      
ADD   R8, R14, R15       | 7      | 8          | -        | 9         | 20      
MUL   R9, R16, R17       | 8      | 10         | -        | 17        | 21      
LOAD  R18, 0(R18)        | 9      | 10         | 16       | 18        | 22      
LOAD  R19, 0(R20)        | 10     | 11         | 17       | 19        | 23      
ADD   R20, R18, R19      | 11     | 20         | -        | 21        | 24      
MUL   R21, R20, R21      | 12     | 22         | -        | 27        | 28      
LOAD  R22, 0(R22)        | 13     | 14         | 18       | 20        | 29      
LOAD  R23, 0(R24)        | 14     | 15         | 19       | 22        | -       
ADD   R24, R22, R23      | 15     | 23         | -        | 24        | -       
MUL   R25, R24, R25      | 16     | 27         | -        | -         | -       
BEQ   R1, R0, LOOP       | 17     | 18         | -        | -         | -       

Integer-ALU Reservation Stations
Busy  | Op      | Qj      | Qk      | Vj      | Vk      | Dest  
-----------------------------------------------------------------

Multiplier Reservation Stations
Busy  | Op      | Qj      | Qk      | Vj      | Vk      | Dest  
-----------------------------------------------------------------

Divider Reservation Stations
Busy  | Op      | Qj      | Qk      | Vj      | Vk      | Dest  
-----------------------------------------------------------------

Reorder Buffer [ROB : (Head => Tail) OR (Oldest => Newest)]
Entry   | Type    | Dest      | Value     | Done  
--------------------------------------------------
ROB 13  | LOAD    | R23       | 0         | Yes   
ROB 14  | ADD     | R24       | 0         | Yes   
ROB 15  | MUL     | R25       | -         | No    
ROB 0   |         | R0        | 0         | Yes   

Load/Store Queue [LSQ : (Head => Tail) OR (Oldest => Newest)]
Entry   | Type    | EA    | Value     | Dest      | Offset   | Base Reg Value    | Ready   | CDB Write   
---------------------------------------------------------------------------------------------------------
LSQ 7   | LOAD    | 0     | 0         | ROB 13    | 0        | 0                 | YES     | DONE        

Register File & Status
 R0     | R1     | R2     | R3     | R4     | R5     | R6     | R7     | R8     | R9     | R10    | R11    | R12    | R13    | R14    | R15    | R16    | R17    | R18    | R19    | R20    | R21    | R22    | R23    | R24    | R25    | R26    | R27    | R28    | R29    | R30    | R31    |
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
 Ready  | Ready  | Ready  | Ready  | Ready  | Ready  | Ready  | Ready  | Ready  | Ready  | Ready  | Ready  | Ready  | Ready  | Ready  | Ready  | Ready  | Ready  | Ready  | Ready  | Ready  | Ready  | Ready  | ROB 13 | ROB 14 | ROB 15 | Ready  | Ready  | Ready  | Ready  | Ready  | Ready  |
 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | -      | -      | -      | 0      | 0      | 0      | 0      | 0      | 0      |

Memory State
-



----------------------------------------------------------------------------------------------- Cycle 30 -----------------------------------------------------------------------------------------------

Instruction Status
Instruction              | Issue  | ExecStart  | ReadMem  | WriteCDB  | Commit  
--------------------------------------------------------------------------------
LOAD  R2, 0(R10)         | 1      | 2          | 12       | 13        | 14      
LOAD  R3, 0(R12)         | 2      | 3          | 13       | 14        | 15      
ADD   R4, R10, R11       | 3      | 4          | -        | 5         | 16      
MUL   R5, R12, R13       | 4      | 5          | -        | 10        | 17      
LOAD  R6, 0(R14)         | 5      | 6          | 14       | 15        | 18      
LOAD  R7, 0(R16)         | 6      | 7          | 15       | 16        | 19      
ADD   R8, R14, R15       | 7      | 8          | -        | 9         | 20      
MUL   R9, R16, R17       | 8      | 10         | -        | 17        | 21      
LOAD  R18, 0(R18)        | 9      | 10         | 16       | 18        | 22      
LOAD  R19, 0(R20)        | 10     | 11         | 17       | 19        | 23      
ADD   R20, R18, R19      | 11     | 20         | -        | 21        | 24      
MUL   R21, R20, R21      | 12     | 22         | -        | 27        | 28      
LOAD  R22, 0(R22)        | 13     | 14         | 18       | 20        | 29      
LOAD  R23, 0(R24)        | 14     | 15         | 19       | 22        | 30      
ADD   R24, R22, R23      | 15     | 23         | -        | 24        | -       
MUL   R25, R24, R25      | 16     | 27         | -        | -         | -       
BEQ   R1, R0, LOOP       | 17     | 18         | -        | -         | -       

Integer-ALU Reservation Stations
Busy  | Op      | Qj      | Qk      | Vj      | Vk      | Dest  
-----------------------------------------------------------------

Multiplier Reservation Stations
Busy  | Op      | Qj      | Qk      | Vj      | Vk      | Dest  
-----------------------------------------------------------------

Divider Reservation Stations
Busy  | Op      | Qj      | Qk      | Vj      | Vk      | Dest  
-----------------------------------------------------------------

Reorder Buffer [ROB : (Head => Tail) OR (Oldest => Newest)]
Entry   | Type    | Dest      | Value     | Done  
--------------------------------------------------
ROB 14  | ADD     | R24       | 0         | Yes   
ROB 15  | MUL     | R25       | -         | No    
ROB 0   |         | R0        | 0         | Yes   

Load/Store Queue [LSQ : (Head => Tail) OR (Oldest => Newest)]
Entry   | Type    | EA    | Value     | Dest      | Offset   | Base Reg Value    | Ready   | CDB Write   
---------------------------------------------------------------------------------------------------------

Register File & Status
 R0     | R1     | R2     | R3     | R4     | R5     | R6     | R7     | R8     | R9     | R10    | R11    | R12    | R13    | R14    | R15    | R16    | R17    | R18    | R19    | R20    | R21    | R22    | R23    | R24    | R25    | R26    | R27    | R28    | R29    | R30    | R31    |
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
 Ready  | Ready  | Ready  | Ready  | Ready  | Ready  | Ready  | Ready  | Ready  | Ready  | Ready  | Ready  | Ready  | Ready  | Ready  | Ready  | Ready  | Ready  | Ready  | Ready  | Ready  | Ready  | Ready  | Ready  | ROB 14 | ROB 15 | Ready  | Ready  | Ready  | Ready  | Ready  | Ready  |
 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | -      | -      | 0      | 0      | 0      | 0      | 0      | 0      |

Memory State
-



----------------------------------------------------------------------------------------------- Cycle 31 -----------------------------------------------------------------------------------------------

Instruction Status
Instruction              | Issue  | ExecStart  | ReadMem  | WriteCDB  | Commit  
--------------------------------------------------------------------------------
LOAD  R2, 0(R10)         | 1      | 2          | 12       | 13        | 14      
LOAD  R3, 0(R12)         | 2      | 3          | 13       | 14        | 15      
ADD   R4, R10, R11       | 3      | 4          | -        | 5         | 16      
MUL   R5, R12, R13       | 4      | 5          | -        | 10        | 17      
LOAD  R6, 0(R14)         | 5      | 6          | 14       | 15        | 18      
LOAD  R7, 0(R16)         | 6      | 7          | 15       | 16        | 19      
ADD   R8, R14, R15       | 7      | 8          | -        | 9         | 20      
MUL   R9, R16, R17       | 8      | 10         | -        | 17        | 21      
LOAD  R18, 0(R18)        | 9      | 10         | 16       | 18        | 22      
LOAD  R19, 0(R20)        | 10     | 11         | 17       | 19        | 23      
ADD   R20, R18, R19      | 11     | 20         | -        | 21        | 24      
MUL   R21, R20, R21      | 12     | 22         | -        | 27        | 28      
LOAD  R22, 0(R22)        | 13     | 14         | 18       | 20        | 29      
LOAD  R23, 0(R24)        | 14     | 15         | 19       | 22        | 30      
ADD   R24, R22, R23      | 15     | 23         | -        | 24        | 31      
MUL   R25, R24, R25      | 16     | 27         | -        | -         | -       
BEQ   R1, R0, LOOP       | 17     | 18         | -        | -         | -       

Integer-ALU Reservation Stations
Busy  | Op      | Qj      | Qk      | Vj      | Vk      | Dest  
-----------------------------------------------------------------

Multiplier Reservation Stations
Busy  | Op      | Qj      | Qk      | Vj      | Vk      | Dest  
-----------------------------------------------------------------

Divider Reservation Stations
Busy  | Op      | Qj      | Qk      | Vj      | Vk      | Dest  
-----------------------------------------------------------------

Reorder Buffer [ROB : (Head => Tail) OR (Oldest => Newest)]
Entry   | Type    | Dest      | Value     | Done  
--------------------------------------------------
ROB 15  | MUL     | R25       | -         | No    
ROB 0   |         | R0        | 0         | Yes   

Load/Store Queue [LSQ : (Head => Tail) OR (Oldest => Newest)]
Entry   | Type    | EA    | Value     | Dest      | Offset   | Base Reg Value    | Ready   | CDB Write   
---------------------------------------------------------------------------------------------------------

Register File & Status
 R0     | R1     | R2     | R3     | R4     | R5     | R6     | R7     | R8     | R9     | R10    | R11    | R12    | R13    | R14    | R15    | R16    | R17    | R18    | R19    | R20    | R21    | R22    | R23    | R24    | R25    | R26    | R27    | R28    | R29    | R30    | R31    |
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
 Ready  | Ready  | Ready  | Ready  | Ready  | Ready  | Ready  | Ready  | Ready  | Ready  | Ready  | Ready  | Ready  | Ready  | Ready  | Ready  | Ready  | Ready  | Ready  | Ready  | Ready  | Ready  | Ready  | Ready  | Ready  | ROB 15 | Ready  | Ready  | Ready  | Ready  | Ready  | Ready  |
 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | -      | 0      | 0      | 0      | 0      | 0      | 0      |

Memory State
-



----------------------------------------------------------------------------------------------- Cycle 32 -----------------------------------------------------------------------------------------------

Instruction Status
Instruction              | Issue  | ExecStart  | ReadMem  | WriteCDB  | Commit  
--------------------------------------------------------------------------------
LOAD  R2, 0(R10)         | 1      | 2          | 12       | 13        | 14      
LOAD  R3, 0(R12)         | 2      | 3          | 13       | 14        | 15      
ADD   R4, R10, R11       | 3      | 4          | -        | 5         | 16      
MUL   R5, R12, R13       | 4      | 5          | -        | 10        | 17      
LOAD  R6, 0(R14)         | 5      | 6          | 14       | 15        | 18      
LOAD  R7, 0(R16)         | 6      | 7          | 15       | 16        | 19      
ADD   R8, R14, R15       | 7      | 8          | -        | 9         | 20      
MUL   R9, R16, R17       | 8      | 10         | -        | 17        | 21      
LOAD  R18, 0(R18)        | 9      | 10         | 16       | 18        | 22      
LOAD  R19, 0(R20)        | 10     | 11         | 17       | 19        | 23      
ADD   R20, R18, R19      | 11     | 20         | -        | 21        | 24      
MUL   R21, R20, R21      | 12     | 22         | -        | 27        | 28      
LOAD  R22, 0(R22)        | 13     | 14         | 18       | 20        | 29      
LOAD  R23, 0(R24)        | 14     | 15         | 19       | 22        | 30      
ADD   R24, R22, R23      | 15     | 23         | -        | 24        | 31      
MUL   R25, R24, R25      | 16     | 27         | -        | 32        | -       
BEQ   R1, R0, LOOP       | 17     | 18         | -        | -         | -       

Integer-ALU Reservation Stations
Busy  | Op      | Qj      | Qk      | Vj      | Vk      | Dest  
-----------------------------------------------------------------

Multiplier Reservation Stations
Busy  | Op      | Qj      | Qk      | Vj      | Vk      | Dest  
-----------------------------------------------------------------

Divider Reservation Stations
Busy  | Op      | Qj      | Qk      | Vj      | Vk      | Dest  
-----------------------------------------------------------------

Reorder Buffer [ROB : (Head => Tail) OR (Oldest => Newest)]
Entry   | Type    | Dest      | Value     | Done  
--------------------------------------------------
ROB 15  | MUL     | R25       | 0         | Yes   
ROB 0   |         | R0        | 0         | Yes   

Load/Store Queue [LSQ : (Head => Tail) OR (Oldest => Newest)]
Entry   | Type    | EA    | Value     | Dest      | Offset   | Base Reg Value    | Ready   | CDB Write   
---------------------------------------------------------------------------------------------------------

Register File & Status
 R0     | R1     | R2     | R3     | R4     | R5     | R6     | R7     | R8     | R9     | R10    | R11    | R12    | R13    | R14    | R15    | R16    | R17    | R18    | R19    | R20    | R21    | R22    | R23    | R24    | R25    | R26    | R27    | R28    | R29    | R30    | R31    |
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
 Ready  | Ready  | Ready  | Ready  | Ready  | Ready  | Ready  | Ready  | Ready  | Ready  | Ready  | Ready  | Ready  | Ready  | Ready  | Ready  | Ready  | Ready  | Ready  | Ready  | Ready  | Ready  | Ready  | Ready  | Ready  | ROB 15 | Ready  | Ready  | Ready  | Ready  | Ready  | Ready  |
 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | -      | 0      | 0      | 0      | 0      | 0      | 0      |

Memory State
-



----------------------------------------------------------------------------------------------- Cycle 33 -----------------------------------------------------------------------------------------------

Instruction Status
Instruction              | Issue  | ExecStart  | ReadMem  | WriteCDB  | Commit  
--------------------------------------------------------------------------------
LOAD  R2, 0(R10)         | 1      | 2          | 12       | 13        | 14      
LOAD  R3, 0(R12)         | 2      | 3          | 13       | 14        | 15      
ADD   R4, R10, R11       | 3      | 4          | -        | 5         | 16      
MUL   R5, R12, R13       | 4      | 5          | -        | 10        | 17      
LOAD  R6, 0(R14)         | 5      | 6          | 14       | 15        | 18      
LOAD  R7, 0(R16)         | 6      | 7          | 15       | 16        | 19      
ADD   R8, R14, R15       | 7      | 8          | -        | 9         | 20      
MUL   R9, R16, R17       | 8      | 10         | -        | 17        | 21      
LOAD  R18, 0(R18)        | 9      | 10         | 16       | 18        | 22      
LOAD  R19, 0(R20)        | 10     | 11         | 17       | 19        | 23      
ADD   R20, R18, R19      | 11     | 20         | -        | 21        | 24      
MUL   R21, R20, R21      | 12     | 22         | -        | 27        | 28      
LOAD  R22, 0(R22)        | 13     | 14         | 18       | 20        | 29      
LOAD  R23, 0(R24)        | 14     | 15         | 19       | 22        | 30      
ADD   R24, R22, R23      | 15     | 23         | -        | 24        | 31      
MUL   R25, R24, R25      | 16     | 27         | -        | 32        | 33      
BEQ   R1, R0, LOOP       | 17     | 18         | -        | -         | -       

Integer-ALU Reservation Stations
Busy  | Op      | Qj      | Qk      | Vj      | Vk      | Dest  
-----------------------------------------------------------------

Multiplier Reservation Stations
Busy  | Op      | Qj      | Qk      | Vj      | Vk      | Dest  
-----------------------------------------------------------------

Divider Reservation Stations
Busy  | Op      | Qj      | Qk      | Vj      | Vk      | Dest  
-----------------------------------------------------------------

Reorder Buffer [ROB : (Head => Tail) OR (Oldest => Newest)]
Entry   | Type    | Dest      | Value     | Done  
--------------------------------------------------
ROB 0   |         | R0        | 0         | Yes   

Load/Store Queue [LSQ : (Head => Tail) OR (Oldest => Newest)]
Entry   | Type    | EA    | Value     | Dest      | Offset   | Base Reg Value    | Ready   | CDB Write   
---------------------------------------------------------------------------------------------------------

Register File & Status
 R0     | R1     | R2     | R3     | R4     | R5     | R6     | R7     | R8     | R9     | R10    | R11    | R12    | R13    | R14    | R15    | R16    | R17    | R18    | R19    | R20    | R21    | R22    | R23    | R24    | R25    | R26    | R27    | R28    | R29    | R30    | R31    |
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
 Ready  | Ready  | Ready  | Ready  | Ready  | Ready  | Ready  | Ready  | Ready  | Ready  | Ready  | Ready  | Ready  | Ready  | Ready  | Ready  | Ready  | Ready  | Ready  | Ready  | Ready  | Ready  | Ready  | Ready  | Ready  | Ready  | Ready  | Ready  | Ready  | Ready  | Ready  | Ready  |
 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0      |

Memory State
-



----------------------------------------------------------------------------------------------- Cycle 34 -----------------------------------------------------------------------------------------------

Instruction Status
Instruction              | Issue  | ExecStart  | ReadMem  | WriteCDB  | Commit  
--------------------------------------------------------------------------------
LOAD  R2, 0(R10)         | 1      | 2          | 12       | 13        | 14      
LOAD  R3, 0(R12)         | 2      | 3          | 13       | 14        | 15      
ADD   R4, R10, R11       | 3      | 4          | -        | 5         | 16      
MUL   R5, R12, R13       | 4      | 5          | -        | 10        | 17      
LOAD  R6, 0(R14)         | 5      | 6          | 14       | 15        | 18      
LOAD  R7, 0(R16)         | 6      | 7          | 15       | 16        | 19      
ADD   R8, R14, R15       | 7      | 8          | -        | 9         | 20      
MUL   R9, R16, R17       | 8      | 10         | -        | 17        | 21      
LOAD  R18, 0(R18)        | 9      | 10         | 16       | 18        | 22      
LOAD  R19, 0(R20)        | 10     | 11         | 17       | 19        | 23      
ADD   R20, R18, R19      | 11     | 20         | -        | 21        | 24      
MUL   R21, R20, R21      | 12     | 22         | -        | 27        | 28      
LOAD  R22, 0(R22)        | 13     | 14         | 18       | 20        | 29      
LOAD  R23, 0(R24)        | 14     | 15         | 19       | 22        | 30      
ADD   R24, R22, R23      | 15     | 23         | -        | 24        | 31      
MUL   R25, R24, R25      | 16     | 27         | -        | 32        | 33      
BEQ   R1, R0, LOOP       | 17     | 18         | -        | -         | 34      

Integer-ALU Reservation Stations
Busy  | Op      | Qj      | Qk      | Vj      | Vk      | Dest  
-----------------------------------------------------------------

Multiplier Reservation Stations
Busy  | Op      | Qj      | Qk      | Vj      | Vk      | Dest  
-----------------------------------------------------------------

Divider Reservation Stations
Busy  | Op      | Qj      | Qk      | Vj      | Vk      | Dest  
-----------------------------------------------------------------

Reorder Buffer [ROB : (Head => Tail) OR (Oldest => Newest)]
Entry   | Type    | Dest      | Value     | Done  
--------------------------------------------------

Load/Store Queue [LSQ : (Head => Tail) OR (Oldest => Newest)]
Entry   | Type    | EA    | Value     | Dest      | Offset   | Base Reg Value    | Ready   | CDB Write   
---------------------------------------------------------------------------------------------------------

Register File & Status
 R0     | R1     | R2     | R3     | R4     | R5     | R6     | R7     | R8     | R9     | R10    | R11    | R12    | R13    | R14    | R15    | R16    | R17    | R18    | R19    | R20    | R21    | R22    | R23    | R24    | R25    | R26    | R27    | R28    | R29    | R30    | R31    |
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
 Ready  | Ready  | Ready  | Ready  | Ready  | Ready  | Ready  | Ready  | Ready  | Ready  | Ready  | Ready  | Ready  | Ready  | Ready  | Ready  | Ready  | Ready  | Ready  | Ready  | Ready  | Ready  | Ready  | Ready  | Ready  | Ready  | Ready  | Ready  | Ready  | Ready  | Ready  | Ready  |
 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0      |

Memory State
-



