Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version      : Vivado v.2022.1 (win64) Build 3526262 Mon Apr 18 15:48:16 MDT 2022
| Date              : Thu Jun  6 20:41:01 2024
| Host              : Maciek running 64-bit major release  (build 9200)
| Command           : report_timing_summary -max_paths 10 -report_unconstrained -file fft_seq_wrapper_timing_summary_routed.rpt -pb fft_seq_wrapper_timing_summary_routed.pb -rpx fft_seq_wrapper_timing_summary_routed.rpx -warn_on_violation
| Design            : fft_seq_wrapper
| Device            : xck26-sfvc784
| Speed File        : -2LV  PRODUCTION 1.29 08-03-2020
| Temperature Grade : C
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule     Severity  Description                   Violations  
-------  --------  ----------------------------  ----------  
LUTAR-1  Warning   LUT drives async reset alert  6           

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (0)
6. checking no_output_delay (0)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (0)
------------------------------
 There are 0 input ports with no input delay specified.

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (0)
-------------------------------
 There are 0 ports with no output delay specified.

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      4.846        0.000                      0                10366        0.011        0.000                      0                10366        3.500        0.000                       0                  4073  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock     Waveform(ns)       Period(ns)      Frequency(MHz)
-----     ------------       ----------      --------------
clk_pl_0  {0.000 5.000}      10.000          100.000         
clk_pl_1  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk_pl_0            4.846        0.000                      0                10174        0.011        0.000                      0                10174        3.500        0.000                       0                  4073  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group         From Clock         To Clock               WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------         ----------         --------               -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**  clk_pl_0           clk_pl_0                 8.280        0.000                      0                  192        0.239        0.000                      0                  192  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                      clk_pl_0      
(none)        clk_pl_0      clk_pl_0      


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                      clk_pl_0      


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk_pl_0
  To Clock:  clk_pl_0

Setup :            0  Failing Endpoints,  Worst Slack        4.846ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.011ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.846ns  (required time - arrival time)
  Source:                 fft_seq_i/fft_seq_ip_0/inst/fft_seq_ip_v3_0_S00_AXI_inst/fft_seq/butterfly/mul1I_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fft_seq_i/fft_seq_ip_0/inst/fft_seq_ip_v3_0_S00_AXI_inst/fft_seq/butterfly/mul/aMinusBtimesD_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_pl_0 rise@10.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        4.793ns  (logic 2.803ns (58.481%)  route 1.990ns (41.519%))
  Logic Levels:           9  (CARRY8=2 DSP_A_B_DATA=1 DSP_ALU=1 DSP_M_DATA=1 DSP_MULTIPLIER=1 DSP_OUTPUT=1 DSP_PREADD_DATA=1 LUT2=1)
  Clock Path Skew:        -0.246ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.109ns = ( 12.109 - 10.000 ) 
    Source Clock Delay      (SCD):    2.496ns
    Clock Pessimism Removal (CPR):    0.141ns
  Clock Uncertainty:      0.160ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.312ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.229ns (routing 1.045ns, distribution 1.184ns)
  Clock Net Delay (Destination): 1.893ns (routing 0.955ns, distribution 0.938ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  fft_seq_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.229     0.229    fft_seq_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.038     0.267 r  fft_seq_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=4102, routed)        2.229     2.496    fft_seq_i/fft_seq_ip_0/inst/fft_seq_ip_v3_0_S00_AXI_inst/fft_seq/butterfly/s00_axi_aclk
    SLICE_X16Y124        FDRE                                         r  fft_seq_i/fft_seq_ip_0/inst/fft_seq_ip_v3_0_S00_AXI_inst/fft_seq/butterfly/mul1I_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y124        FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.114     2.610 r  fft_seq_i/fft_seq_ip_0/inst/fft_seq_ip_v3_0_S00_AXI_inst/fft_seq/butterfly/mul1I_reg[1]/Q
                         net (fo=1, routed)           0.570     3.180    fft_seq_i/fft_seq_ip_0/inst/fft_seq_ip_v3_0_S00_AXI_inst/fft_seq/butterfly/mul/aMinusB_carry__1_1[1]
    SLICE_X7Y121         LUT2 (Prop_B6LUT_SLICEM_I1_O)
                                                      0.225     3.405 r  fft_seq_i/fft_seq_ip_0/inst/fft_seq_ip_v3_0_S00_AXI_inst/fft_seq/butterfly/mul/aMinusB_carry_i_7/O
                         net (fo=1, routed)           0.022     3.427    fft_seq_i/fft_seq_ip_0/inst/fft_seq_ip_v3_0_S00_AXI_inst/fft_seq/butterfly/mul/aMinusB_carry_i_7_n_0
    SLICE_X7Y121         CARRY8 (Prop_CARRY8_SLICEM_S[1]_CO[7])
                                                      0.267     3.694 r  fft_seq_i/fft_seq_ip_0/inst/fft_seq_ip_v3_0_S00_AXI_inst/fft_seq/butterfly/mul/aMinusB_carry/CO[7]
                         net (fo=1, routed)           0.030     3.724    fft_seq_i/fft_seq_ip_0/inst/fft_seq_ip_v3_0_S00_AXI_inst/fft_seq/butterfly/mul/aMinusB_carry_n_0
    SLICE_X7Y122         CARRY8 (Prop_CARRY8_SLICEM_CI_O[7])
                                                      0.171     3.895 f  fft_seq_i/fft_seq_ip_0/inst/fft_seq_ip_v3_0_S00_AXI_inst/fft_seq/butterfly/mul/aMinusB_carry__0/O[7]
                         net (fo=1, routed)           0.428     4.323    fft_seq_i/fft_seq_ip_0/inst/fft_seq_ip_v3_0_S00_AXI_inst/fft_seq/butterfly/mul/aMinusBtimesD0/B[15]
    DSP48E2_X2Y48        DSP_A_B_DATA (Prop_DSP_A_B_DATA_DSP48E2_B[15]_B2_DATA[15])
                                                      0.216     4.539 r  fft_seq_i/fft_seq_ip_0/inst/fft_seq_ip_v3_0_S00_AXI_inst/fft_seq/butterfly/mul/aMinusBtimesD0/DSP_A_B_DATA_INST/B2_DATA[15]
                         net (fo=1, routed)           0.000     4.539    fft_seq_i/fft_seq_ip_0/inst/fft_seq_ip_v3_0_S00_AXI_inst/fft_seq/butterfly/mul/aMinusBtimesD0/DSP_A_B_DATA.B2_DATA<15>
    DSP48E2_X2Y48        DSP_PREADD_DATA (Prop_DSP_PREADD_DATA_DSP48E2_B2_DATA[15]_B2B1[15])
                                                      0.097     4.636 r  fft_seq_i/fft_seq_ip_0/inst/fft_seq_ip_v3_0_S00_AXI_inst/fft_seq/butterfly/mul/aMinusBtimesD0/DSP_PREADD_DATA_INST/B2B1[15]
                         net (fo=1, routed)           0.000     4.636    fft_seq_i/fft_seq_ip_0/inst/fft_seq_ip_v3_0_S00_AXI_inst/fft_seq/butterfly/mul/aMinusBtimesD0/DSP_PREADD_DATA.B2B1<15>
    DSP48E2_X2Y48        DSP_MULTIPLIER (Prop_DSP_MULTIPLIER_DSP48E2_B2B1[15]_U[15])
                                                      0.773     5.409 f  fft_seq_i/fft_seq_ip_0/inst/fft_seq_ip_v3_0_S00_AXI_inst/fft_seq/butterfly/mul/aMinusBtimesD0/DSP_MULTIPLIER_INST/U[15]
                         net (fo=1, routed)           0.000     5.409    fft_seq_i/fft_seq_ip_0/inst/fft_seq_ip_v3_0_S00_AXI_inst/fft_seq/butterfly/mul/aMinusBtimesD0/DSP_MULTIPLIER.U<15>
    DSP48E2_X2Y48        DSP_M_DATA (Prop_DSP_M_DATA_DSP48E2_U[15]_U_DATA[15])
                                                      0.067     5.476 r  fft_seq_i/fft_seq_ip_0/inst/fft_seq_ip_v3_0_S00_AXI_inst/fft_seq/butterfly/mul/aMinusBtimesD0/DSP_M_DATA_INST/U_DATA[15]
                         net (fo=1, routed)           0.000     5.476    fft_seq_i/fft_seq_ip_0/inst/fft_seq_ip_v3_0_S00_AXI_inst/fft_seq/butterfly/mul/aMinusBtimesD0/DSP_M_DATA.U_DATA<15>
    DSP48E2_X2Y48        DSP_ALU (Prop_DSP_ALU_DSP48E2_U_DATA[15]_ALU_OUT[15])
                                                      0.727     6.203 f  fft_seq_i/fft_seq_ip_0/inst/fft_seq_ip_v3_0_S00_AXI_inst/fft_seq/butterfly/mul/aMinusBtimesD0/DSP_ALU_INST/ALU_OUT[15]
                         net (fo=1, routed)           0.000     6.203    fft_seq_i/fft_seq_ip_0/inst/fft_seq_ip_v3_0_S00_AXI_inst/fft_seq/butterfly/mul/aMinusBtimesD0/DSP_ALU.ALU_OUT<15>
    DSP48E2_X2Y48        DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[15]_P[15])
                                                      0.146     6.349 r  fft_seq_i/fft_seq_ip_0/inst/fft_seq_ip_v3_0_S00_AXI_inst/fft_seq/butterfly/mul/aMinusBtimesD0/DSP_OUTPUT_INST/P[15]
                         net (fo=1, routed)           0.940     7.289    fft_seq_i/fft_seq_ip_0/inst/fft_seq_ip_v3_0_S00_AXI_inst/fft_seq/butterfly/mul/aMinusBtimesD0_n_90
    SLICE_X10Y119        FDRE                                         r  fft_seq_i/fft_seq_ip_0/inst/fft_seq_ip_v3_0_S00_AXI_inst/fft_seq/butterfly/mul/aMinusBtimesD_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                     10.000    10.000 r  
    PS8_X0Y0             PS8                          0.000    10.000 r  fft_seq_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.181    10.181    fft_seq_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.035    10.216 r  fft_seq_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=4102, routed)        1.893    12.109    fft_seq_i/fft_seq_ip_0/inst/fft_seq_ip_v3_0_S00_AXI_inst/fft_seq/butterfly/mul/s00_axi_aclk
    SLICE_X10Y119        FDRE                                         r  fft_seq_i/fft_seq_ip_0/inst/fft_seq_ip_v3_0_S00_AXI_inst/fft_seq/butterfly/mul/aMinusBtimesD_reg[15]/C
                         clock pessimism              0.141    12.250    
                         clock uncertainty           -0.160    12.090    
    SLICE_X10Y119        FDRE (Setup_AFF2_SLICEM_C_D)
                                                      0.045    12.135    fft_seq_i/fft_seq_ip_0/inst/fft_seq_ip_v3_0_S00_AXI_inst/fft_seq/butterfly/mul/aMinusBtimesD_reg[15]
  -------------------------------------------------------------------
                         required time                         12.135    
                         arrival time                          -7.289    
  -------------------------------------------------------------------
                         slack                                  4.846    

Slack (MET) :             4.970ns  (required time - arrival time)
  Source:                 fft_seq_i/fft_seq_ip_0/inst/fft_seq_ip_v3_0_S00_AXI_inst/fft_seq/butterfly/mul2R_reg[22]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fft_seq_i/fft_seq_ip_0/inst/fft_seq_ip_v3_0_S00_AXI_inst/fft_seq/butterfly/mul/cMinusDtimesA_reg/DSP_OUTPUT_INST/ALU_OUT[0]
                            (rising edge-triggered cell DSP_OUTPUT clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_pl_0 rise@10.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        4.697ns  (logic 3.344ns (71.191%)  route 1.353ns (28.809%))
  Logic Levels:           10  (CARRY8=2 DSP_A_B_DATA=1 DSP_ALU=2 DSP_M_DATA=1 DSP_MULTIPLIER=1 DSP_OUTPUT=1 DSP_PREADD_DATA=1 LUT2=1)
  Clock Path Skew:        -0.186ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.119ns = ( 12.119 - 10.000 ) 
    Source Clock Delay      (SCD):    2.447ns
    Clock Pessimism Removal (CPR):    0.141ns
  Clock Uncertainty:      0.160ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.312ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.180ns (routing 1.045ns, distribution 1.135ns)
  Clock Net Delay (Destination): 1.903ns (routing 0.955ns, distribution 0.948ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  fft_seq_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.229     0.229    fft_seq_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.038     0.267 r  fft_seq_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=4102, routed)        2.180     2.447    fft_seq_i/fft_seq_ip_0/inst/fft_seq_ip_v3_0_S00_AXI_inst/fft_seq/butterfly/s00_axi_aclk
    SLICE_X9Y125         FDRE                                         r  fft_seq_i/fft_seq_ip_0/inst/fft_seq_ip_v3_0_S00_AXI_inst/fft_seq/butterfly/mul2R_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y125         FDRE (Prop_BFF2_SLICEL_C_Q)
                                                      0.115     2.562 r  fft_seq_i/fft_seq_ip_0/inst/fft_seq_ip_v3_0_S00_AXI_inst/fft_seq/butterfly/mul2R_reg[22]/Q
                         net (fo=62, routed)          1.004     3.566    fft_seq_i/fft_seq_ip_0/inst/fft_seq_ip_v3_0_S00_AXI_inst/fft_seq/butterfly/mul/mul2R[3]
    SLICE_X8Y116         LUT2 (Prop_B6LUT_SLICEM_I0_O)
                                                      0.057     3.623 r  fft_seq_i/fft_seq_ip_0/inst/fft_seq_ip_v3_0_S00_AXI_inst/fft_seq/butterfly/mul/cMinusD_carry_i_7/O
                         net (fo=1, routed)           0.022     3.645    fft_seq_i/fft_seq_ip_0/inst/fft_seq_ip_v3_0_S00_AXI_inst/fft_seq/butterfly/mul/cMinusD_carry_i_7_n_0
    SLICE_X8Y116         CARRY8 (Prop_CARRY8_SLICEM_S[1]_CO[7])
                                                      0.267     3.912 r  fft_seq_i/fft_seq_ip_0/inst/fft_seq_ip_v3_0_S00_AXI_inst/fft_seq/butterfly/mul/cMinusD_carry/CO[7]
                         net (fo=1, routed)           0.030     3.942    fft_seq_i/fft_seq_ip_0/inst/fft_seq_ip_v3_0_S00_AXI_inst/fft_seq/butterfly/mul/cMinusD_carry_n_0
    SLICE_X8Y117         CARRY8 (Prop_CARRY8_SLICEM_CI_O[4])
                                                      0.119     4.061 f  fft_seq_i/fft_seq_ip_0/inst/fft_seq_ip_v3_0_S00_AXI_inst/fft_seq/butterfly/mul/cMinusD_carry__0/O[4]
                         net (fo=1, routed)           0.283     4.344    fft_seq_i/fft_seq_ip_0/inst/fft_seq_ip_v3_0_S00_AXI_inst/fft_seq/butterfly/mul/cMinusDtimesA0/B[14]
    DSP48E2_X2Y46        DSP_A_B_DATA (Prop_DSP_A_B_DATA_DSP48E2_B[14]_B2_DATA[14])
                                                      0.216     4.560 r  fft_seq_i/fft_seq_ip_0/inst/fft_seq_ip_v3_0_S00_AXI_inst/fft_seq/butterfly/mul/cMinusDtimesA0/DSP_A_B_DATA_INST/B2_DATA[14]
                         net (fo=1, routed)           0.000     4.560    fft_seq_i/fft_seq_ip_0/inst/fft_seq_ip_v3_0_S00_AXI_inst/fft_seq/butterfly/mul/cMinusDtimesA0/DSP_A_B_DATA.B2_DATA<14>
    DSP48E2_X2Y46        DSP_PREADD_DATA (Prop_DSP_PREADD_DATA_DSP48E2_B2_DATA[14]_B2B1[14])
                                                      0.097     4.657 r  fft_seq_i/fft_seq_ip_0/inst/fft_seq_ip_v3_0_S00_AXI_inst/fft_seq/butterfly/mul/cMinusDtimesA0/DSP_PREADD_DATA_INST/B2B1[14]
                         net (fo=1, routed)           0.000     4.657    fft_seq_i/fft_seq_ip_0/inst/fft_seq_ip_v3_0_S00_AXI_inst/fft_seq/butterfly/mul/cMinusDtimesA0/DSP_PREADD_DATA.B2B1<14>
    DSP48E2_X2Y46        DSP_MULTIPLIER (Prop_DSP_MULTIPLIER_DSP48E2_B2B1[14]_U[42])
                                                      0.773     5.430 f  fft_seq_i/fft_seq_ip_0/inst/fft_seq_ip_v3_0_S00_AXI_inst/fft_seq/butterfly/mul/cMinusDtimesA0/DSP_MULTIPLIER_INST/U[42]
                         net (fo=1, routed)           0.000     5.430    fft_seq_i/fft_seq_ip_0/inst/fft_seq_ip_v3_0_S00_AXI_inst/fft_seq/butterfly/mul/cMinusDtimesA0/DSP_MULTIPLIER.U<42>
    DSP48E2_X2Y46        DSP_M_DATA (Prop_DSP_M_DATA_DSP48E2_U[42]_U_DATA[42])
                                                      0.067     5.497 r  fft_seq_i/fft_seq_ip_0/inst/fft_seq_ip_v3_0_S00_AXI_inst/fft_seq/butterfly/mul/cMinusDtimesA0/DSP_M_DATA_INST/U_DATA[42]
                         net (fo=1, routed)           0.000     5.497    fft_seq_i/fft_seq_ip_0/inst/fft_seq_ip_v3_0_S00_AXI_inst/fft_seq/butterfly/mul/cMinusDtimesA0/DSP_M_DATA.U_DATA<42>
    DSP48E2_X2Y46        DSP_ALU (Prop_DSP_ALU_DSP48E2_U_DATA[42]_ALU_OUT[47])
                                                      0.727     6.224 f  fft_seq_i/fft_seq_ip_0/inst/fft_seq_ip_v3_0_S00_AXI_inst/fft_seq/butterfly/mul/cMinusDtimesA0/DSP_ALU_INST/ALU_OUT[47]
                         net (fo=1, routed)           0.000     6.224    fft_seq_i/fft_seq_ip_0/inst/fft_seq_ip_v3_0_S00_AXI_inst/fft_seq/butterfly/mul/cMinusDtimesA0/DSP_ALU.ALU_OUT<47>
    DSP48E2_X2Y46        DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[47]_PCOUT[47])
                                                      0.167     6.391 r  fft_seq_i/fft_seq_ip_0/inst/fft_seq_ip_v3_0_S00_AXI_inst/fft_seq/butterfly/mul/cMinusDtimesA0/DSP_OUTPUT_INST/PCOUT[47]
                         net (fo=1, routed)           0.014     6.405    fft_seq_i/fft_seq_ip_0/inst/fft_seq_ip_v3_0_S00_AXI_inst/fft_seq/butterfly/mul/cMinusDtimesA_reg/PCIN[47]
    DSP48E2_X2Y47        DSP_ALU (Prop_DSP_ALU_DSP48E2_PCIN[47]_ALU_OUT[0])
                                                      0.739     7.144 r  fft_seq_i/fft_seq_ip_0/inst/fft_seq_ip_v3_0_S00_AXI_inst/fft_seq/butterfly/mul/cMinusDtimesA_reg/DSP_ALU_INST/ALU_OUT[0]
                         net (fo=1, routed)           0.000     7.144    fft_seq_i/fft_seq_ip_0/inst/fft_seq_ip_v3_0_S00_AXI_inst/fft_seq/butterfly/mul/cMinusDtimesA_reg/DSP_ALU.ALU_OUT<0>
    DSP48E2_X2Y47        DSP_OUTPUT                                   r  fft_seq_i/fft_seq_ip_0/inst/fft_seq_ip_v3_0_S00_AXI_inst/fft_seq/butterfly/mul/cMinusDtimesA_reg/DSP_OUTPUT_INST/ALU_OUT[0]
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                     10.000    10.000 r  
    PS8_X0Y0             PS8                          0.000    10.000 r  fft_seq_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.181    10.181    fft_seq_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.035    10.216 r  fft_seq_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=4102, routed)        1.903    12.119    fft_seq_i/fft_seq_ip_0/inst/fft_seq_ip_v3_0_S00_AXI_inst/fft_seq/butterfly/mul/cMinusDtimesA_reg/CLK
    DSP48E2_X2Y47        DSP_OUTPUT                                   r  fft_seq_i/fft_seq_ip_0/inst/fft_seq_ip_v3_0_S00_AXI_inst/fft_seq/butterfly/mul/cMinusDtimesA_reg/DSP_OUTPUT_INST/CLK
                         clock pessimism              0.141    12.260    
                         clock uncertainty           -0.160    12.100    
    DSP48E2_X2Y47        DSP_OUTPUT (Setup_DSP_OUTPUT_DSP48E2_CLK_ALU_OUT[0])
                                                      0.014    12.114    fft_seq_i/fft_seq_ip_0/inst/fft_seq_ip_v3_0_S00_AXI_inst/fft_seq/butterfly/mul/cMinusDtimesA_reg/DSP_OUTPUT_INST
  -------------------------------------------------------------------
                         required time                         12.114    
                         arrival time                          -7.144    
  -------------------------------------------------------------------
                         slack                                  4.970    

Slack (MET) :             4.970ns  (required time - arrival time)
  Source:                 fft_seq_i/fft_seq_ip_0/inst/fft_seq_ip_v3_0_S00_AXI_inst/fft_seq/butterfly/mul2R_reg[22]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fft_seq_i/fft_seq_ip_0/inst/fft_seq_ip_v3_0_S00_AXI_inst/fft_seq/butterfly/mul/cMinusDtimesA_reg/DSP_OUTPUT_INST/ALU_OUT[10]
                            (rising edge-triggered cell DSP_OUTPUT clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_pl_0 rise@10.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        4.697ns  (logic 3.344ns (71.191%)  route 1.353ns (28.809%))
  Logic Levels:           10  (CARRY8=2 DSP_A_B_DATA=1 DSP_ALU=2 DSP_M_DATA=1 DSP_MULTIPLIER=1 DSP_OUTPUT=1 DSP_PREADD_DATA=1 LUT2=1)
  Clock Path Skew:        -0.186ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.119ns = ( 12.119 - 10.000 ) 
    Source Clock Delay      (SCD):    2.447ns
    Clock Pessimism Removal (CPR):    0.141ns
  Clock Uncertainty:      0.160ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.312ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.180ns (routing 1.045ns, distribution 1.135ns)
  Clock Net Delay (Destination): 1.903ns (routing 0.955ns, distribution 0.948ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  fft_seq_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.229     0.229    fft_seq_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.038     0.267 r  fft_seq_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=4102, routed)        2.180     2.447    fft_seq_i/fft_seq_ip_0/inst/fft_seq_ip_v3_0_S00_AXI_inst/fft_seq/butterfly/s00_axi_aclk
    SLICE_X9Y125         FDRE                                         r  fft_seq_i/fft_seq_ip_0/inst/fft_seq_ip_v3_0_S00_AXI_inst/fft_seq/butterfly/mul2R_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y125         FDRE (Prop_BFF2_SLICEL_C_Q)
                                                      0.115     2.562 r  fft_seq_i/fft_seq_ip_0/inst/fft_seq_ip_v3_0_S00_AXI_inst/fft_seq/butterfly/mul2R_reg[22]/Q
                         net (fo=62, routed)          1.004     3.566    fft_seq_i/fft_seq_ip_0/inst/fft_seq_ip_v3_0_S00_AXI_inst/fft_seq/butterfly/mul/mul2R[3]
    SLICE_X8Y116         LUT2 (Prop_B6LUT_SLICEM_I0_O)
                                                      0.057     3.623 r  fft_seq_i/fft_seq_ip_0/inst/fft_seq_ip_v3_0_S00_AXI_inst/fft_seq/butterfly/mul/cMinusD_carry_i_7/O
                         net (fo=1, routed)           0.022     3.645    fft_seq_i/fft_seq_ip_0/inst/fft_seq_ip_v3_0_S00_AXI_inst/fft_seq/butterfly/mul/cMinusD_carry_i_7_n_0
    SLICE_X8Y116         CARRY8 (Prop_CARRY8_SLICEM_S[1]_CO[7])
                                                      0.267     3.912 r  fft_seq_i/fft_seq_ip_0/inst/fft_seq_ip_v3_0_S00_AXI_inst/fft_seq/butterfly/mul/cMinusD_carry/CO[7]
                         net (fo=1, routed)           0.030     3.942    fft_seq_i/fft_seq_ip_0/inst/fft_seq_ip_v3_0_S00_AXI_inst/fft_seq/butterfly/mul/cMinusD_carry_n_0
    SLICE_X8Y117         CARRY8 (Prop_CARRY8_SLICEM_CI_O[4])
                                                      0.119     4.061 f  fft_seq_i/fft_seq_ip_0/inst/fft_seq_ip_v3_0_S00_AXI_inst/fft_seq/butterfly/mul/cMinusD_carry__0/O[4]
                         net (fo=1, routed)           0.283     4.344    fft_seq_i/fft_seq_ip_0/inst/fft_seq_ip_v3_0_S00_AXI_inst/fft_seq/butterfly/mul/cMinusDtimesA0/B[14]
    DSP48E2_X2Y46        DSP_A_B_DATA (Prop_DSP_A_B_DATA_DSP48E2_B[14]_B2_DATA[14])
                                                      0.216     4.560 r  fft_seq_i/fft_seq_ip_0/inst/fft_seq_ip_v3_0_S00_AXI_inst/fft_seq/butterfly/mul/cMinusDtimesA0/DSP_A_B_DATA_INST/B2_DATA[14]
                         net (fo=1, routed)           0.000     4.560    fft_seq_i/fft_seq_ip_0/inst/fft_seq_ip_v3_0_S00_AXI_inst/fft_seq/butterfly/mul/cMinusDtimesA0/DSP_A_B_DATA.B2_DATA<14>
    DSP48E2_X2Y46        DSP_PREADD_DATA (Prop_DSP_PREADD_DATA_DSP48E2_B2_DATA[14]_B2B1[14])
                                                      0.097     4.657 r  fft_seq_i/fft_seq_ip_0/inst/fft_seq_ip_v3_0_S00_AXI_inst/fft_seq/butterfly/mul/cMinusDtimesA0/DSP_PREADD_DATA_INST/B2B1[14]
                         net (fo=1, routed)           0.000     4.657    fft_seq_i/fft_seq_ip_0/inst/fft_seq_ip_v3_0_S00_AXI_inst/fft_seq/butterfly/mul/cMinusDtimesA0/DSP_PREADD_DATA.B2B1<14>
    DSP48E2_X2Y46        DSP_MULTIPLIER (Prop_DSP_MULTIPLIER_DSP48E2_B2B1[14]_U[42])
                                                      0.773     5.430 f  fft_seq_i/fft_seq_ip_0/inst/fft_seq_ip_v3_0_S00_AXI_inst/fft_seq/butterfly/mul/cMinusDtimesA0/DSP_MULTIPLIER_INST/U[42]
                         net (fo=1, routed)           0.000     5.430    fft_seq_i/fft_seq_ip_0/inst/fft_seq_ip_v3_0_S00_AXI_inst/fft_seq/butterfly/mul/cMinusDtimesA0/DSP_MULTIPLIER.U<42>
    DSP48E2_X2Y46        DSP_M_DATA (Prop_DSP_M_DATA_DSP48E2_U[42]_U_DATA[42])
                                                      0.067     5.497 r  fft_seq_i/fft_seq_ip_0/inst/fft_seq_ip_v3_0_S00_AXI_inst/fft_seq/butterfly/mul/cMinusDtimesA0/DSP_M_DATA_INST/U_DATA[42]
                         net (fo=1, routed)           0.000     5.497    fft_seq_i/fft_seq_ip_0/inst/fft_seq_ip_v3_0_S00_AXI_inst/fft_seq/butterfly/mul/cMinusDtimesA0/DSP_M_DATA.U_DATA<42>
    DSP48E2_X2Y46        DSP_ALU (Prop_DSP_ALU_DSP48E2_U_DATA[42]_ALU_OUT[47])
                                                      0.727     6.224 f  fft_seq_i/fft_seq_ip_0/inst/fft_seq_ip_v3_0_S00_AXI_inst/fft_seq/butterfly/mul/cMinusDtimesA0/DSP_ALU_INST/ALU_OUT[47]
                         net (fo=1, routed)           0.000     6.224    fft_seq_i/fft_seq_ip_0/inst/fft_seq_ip_v3_0_S00_AXI_inst/fft_seq/butterfly/mul/cMinusDtimesA0/DSP_ALU.ALU_OUT<47>
    DSP48E2_X2Y46        DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[47]_PCOUT[47])
                                                      0.167     6.391 r  fft_seq_i/fft_seq_ip_0/inst/fft_seq_ip_v3_0_S00_AXI_inst/fft_seq/butterfly/mul/cMinusDtimesA0/DSP_OUTPUT_INST/PCOUT[47]
                         net (fo=1, routed)           0.014     6.405    fft_seq_i/fft_seq_ip_0/inst/fft_seq_ip_v3_0_S00_AXI_inst/fft_seq/butterfly/mul/cMinusDtimesA_reg/PCIN[47]
    DSP48E2_X2Y47        DSP_ALU (Prop_DSP_ALU_DSP48E2_PCIN[47]_ALU_OUT[10])
                                                      0.739     7.144 r  fft_seq_i/fft_seq_ip_0/inst/fft_seq_ip_v3_0_S00_AXI_inst/fft_seq/butterfly/mul/cMinusDtimesA_reg/DSP_ALU_INST/ALU_OUT[10]
                         net (fo=1, routed)           0.000     7.144    fft_seq_i/fft_seq_ip_0/inst/fft_seq_ip_v3_0_S00_AXI_inst/fft_seq/butterfly/mul/cMinusDtimesA_reg/DSP_ALU.ALU_OUT<10>
    DSP48E2_X2Y47        DSP_OUTPUT                                   r  fft_seq_i/fft_seq_ip_0/inst/fft_seq_ip_v3_0_S00_AXI_inst/fft_seq/butterfly/mul/cMinusDtimesA_reg/DSP_OUTPUT_INST/ALU_OUT[10]
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                     10.000    10.000 r  
    PS8_X0Y0             PS8                          0.000    10.000 r  fft_seq_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.181    10.181    fft_seq_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.035    10.216 r  fft_seq_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=4102, routed)        1.903    12.119    fft_seq_i/fft_seq_ip_0/inst/fft_seq_ip_v3_0_S00_AXI_inst/fft_seq/butterfly/mul/cMinusDtimesA_reg/CLK
    DSP48E2_X2Y47        DSP_OUTPUT                                   r  fft_seq_i/fft_seq_ip_0/inst/fft_seq_ip_v3_0_S00_AXI_inst/fft_seq/butterfly/mul/cMinusDtimesA_reg/DSP_OUTPUT_INST/CLK
                         clock pessimism              0.141    12.260    
                         clock uncertainty           -0.160    12.100    
    DSP48E2_X2Y47        DSP_OUTPUT (Setup_DSP_OUTPUT_DSP48E2_CLK_ALU_OUT[10])
                                                      0.014    12.114    fft_seq_i/fft_seq_ip_0/inst/fft_seq_ip_v3_0_S00_AXI_inst/fft_seq/butterfly/mul/cMinusDtimesA_reg/DSP_OUTPUT_INST
  -------------------------------------------------------------------
                         required time                         12.114    
                         arrival time                          -7.144    
  -------------------------------------------------------------------
                         slack                                  4.970    

Slack (MET) :             4.970ns  (required time - arrival time)
  Source:                 fft_seq_i/fft_seq_ip_0/inst/fft_seq_ip_v3_0_S00_AXI_inst/fft_seq/butterfly/mul2R_reg[22]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fft_seq_i/fft_seq_ip_0/inst/fft_seq_ip_v3_0_S00_AXI_inst/fft_seq/butterfly/mul/cMinusDtimesA_reg/DSP_OUTPUT_INST/ALU_OUT[11]
                            (rising edge-triggered cell DSP_OUTPUT clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_pl_0 rise@10.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        4.697ns  (logic 3.344ns (71.191%)  route 1.353ns (28.809%))
  Logic Levels:           10  (CARRY8=2 DSP_A_B_DATA=1 DSP_ALU=2 DSP_M_DATA=1 DSP_MULTIPLIER=1 DSP_OUTPUT=1 DSP_PREADD_DATA=1 LUT2=1)
  Clock Path Skew:        -0.186ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.119ns = ( 12.119 - 10.000 ) 
    Source Clock Delay      (SCD):    2.447ns
    Clock Pessimism Removal (CPR):    0.141ns
  Clock Uncertainty:      0.160ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.312ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.180ns (routing 1.045ns, distribution 1.135ns)
  Clock Net Delay (Destination): 1.903ns (routing 0.955ns, distribution 0.948ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  fft_seq_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.229     0.229    fft_seq_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.038     0.267 r  fft_seq_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=4102, routed)        2.180     2.447    fft_seq_i/fft_seq_ip_0/inst/fft_seq_ip_v3_0_S00_AXI_inst/fft_seq/butterfly/s00_axi_aclk
    SLICE_X9Y125         FDRE                                         r  fft_seq_i/fft_seq_ip_0/inst/fft_seq_ip_v3_0_S00_AXI_inst/fft_seq/butterfly/mul2R_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y125         FDRE (Prop_BFF2_SLICEL_C_Q)
                                                      0.115     2.562 r  fft_seq_i/fft_seq_ip_0/inst/fft_seq_ip_v3_0_S00_AXI_inst/fft_seq/butterfly/mul2R_reg[22]/Q
                         net (fo=62, routed)          1.004     3.566    fft_seq_i/fft_seq_ip_0/inst/fft_seq_ip_v3_0_S00_AXI_inst/fft_seq/butterfly/mul/mul2R[3]
    SLICE_X8Y116         LUT2 (Prop_B6LUT_SLICEM_I0_O)
                                                      0.057     3.623 r  fft_seq_i/fft_seq_ip_0/inst/fft_seq_ip_v3_0_S00_AXI_inst/fft_seq/butterfly/mul/cMinusD_carry_i_7/O
                         net (fo=1, routed)           0.022     3.645    fft_seq_i/fft_seq_ip_0/inst/fft_seq_ip_v3_0_S00_AXI_inst/fft_seq/butterfly/mul/cMinusD_carry_i_7_n_0
    SLICE_X8Y116         CARRY8 (Prop_CARRY8_SLICEM_S[1]_CO[7])
                                                      0.267     3.912 r  fft_seq_i/fft_seq_ip_0/inst/fft_seq_ip_v3_0_S00_AXI_inst/fft_seq/butterfly/mul/cMinusD_carry/CO[7]
                         net (fo=1, routed)           0.030     3.942    fft_seq_i/fft_seq_ip_0/inst/fft_seq_ip_v3_0_S00_AXI_inst/fft_seq/butterfly/mul/cMinusD_carry_n_0
    SLICE_X8Y117         CARRY8 (Prop_CARRY8_SLICEM_CI_O[4])
                                                      0.119     4.061 f  fft_seq_i/fft_seq_ip_0/inst/fft_seq_ip_v3_0_S00_AXI_inst/fft_seq/butterfly/mul/cMinusD_carry__0/O[4]
                         net (fo=1, routed)           0.283     4.344    fft_seq_i/fft_seq_ip_0/inst/fft_seq_ip_v3_0_S00_AXI_inst/fft_seq/butterfly/mul/cMinusDtimesA0/B[14]
    DSP48E2_X2Y46        DSP_A_B_DATA (Prop_DSP_A_B_DATA_DSP48E2_B[14]_B2_DATA[14])
                                                      0.216     4.560 r  fft_seq_i/fft_seq_ip_0/inst/fft_seq_ip_v3_0_S00_AXI_inst/fft_seq/butterfly/mul/cMinusDtimesA0/DSP_A_B_DATA_INST/B2_DATA[14]
                         net (fo=1, routed)           0.000     4.560    fft_seq_i/fft_seq_ip_0/inst/fft_seq_ip_v3_0_S00_AXI_inst/fft_seq/butterfly/mul/cMinusDtimesA0/DSP_A_B_DATA.B2_DATA<14>
    DSP48E2_X2Y46        DSP_PREADD_DATA (Prop_DSP_PREADD_DATA_DSP48E2_B2_DATA[14]_B2B1[14])
                                                      0.097     4.657 r  fft_seq_i/fft_seq_ip_0/inst/fft_seq_ip_v3_0_S00_AXI_inst/fft_seq/butterfly/mul/cMinusDtimesA0/DSP_PREADD_DATA_INST/B2B1[14]
                         net (fo=1, routed)           0.000     4.657    fft_seq_i/fft_seq_ip_0/inst/fft_seq_ip_v3_0_S00_AXI_inst/fft_seq/butterfly/mul/cMinusDtimesA0/DSP_PREADD_DATA.B2B1<14>
    DSP48E2_X2Y46        DSP_MULTIPLIER (Prop_DSP_MULTIPLIER_DSP48E2_B2B1[14]_U[42])
                                                      0.773     5.430 f  fft_seq_i/fft_seq_ip_0/inst/fft_seq_ip_v3_0_S00_AXI_inst/fft_seq/butterfly/mul/cMinusDtimesA0/DSP_MULTIPLIER_INST/U[42]
                         net (fo=1, routed)           0.000     5.430    fft_seq_i/fft_seq_ip_0/inst/fft_seq_ip_v3_0_S00_AXI_inst/fft_seq/butterfly/mul/cMinusDtimesA0/DSP_MULTIPLIER.U<42>
    DSP48E2_X2Y46        DSP_M_DATA (Prop_DSP_M_DATA_DSP48E2_U[42]_U_DATA[42])
                                                      0.067     5.497 r  fft_seq_i/fft_seq_ip_0/inst/fft_seq_ip_v3_0_S00_AXI_inst/fft_seq/butterfly/mul/cMinusDtimesA0/DSP_M_DATA_INST/U_DATA[42]
                         net (fo=1, routed)           0.000     5.497    fft_seq_i/fft_seq_ip_0/inst/fft_seq_ip_v3_0_S00_AXI_inst/fft_seq/butterfly/mul/cMinusDtimesA0/DSP_M_DATA.U_DATA<42>
    DSP48E2_X2Y46        DSP_ALU (Prop_DSP_ALU_DSP48E2_U_DATA[42]_ALU_OUT[47])
                                                      0.727     6.224 f  fft_seq_i/fft_seq_ip_0/inst/fft_seq_ip_v3_0_S00_AXI_inst/fft_seq/butterfly/mul/cMinusDtimesA0/DSP_ALU_INST/ALU_OUT[47]
                         net (fo=1, routed)           0.000     6.224    fft_seq_i/fft_seq_ip_0/inst/fft_seq_ip_v3_0_S00_AXI_inst/fft_seq/butterfly/mul/cMinusDtimesA0/DSP_ALU.ALU_OUT<47>
    DSP48E2_X2Y46        DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[47]_PCOUT[47])
                                                      0.167     6.391 r  fft_seq_i/fft_seq_ip_0/inst/fft_seq_ip_v3_0_S00_AXI_inst/fft_seq/butterfly/mul/cMinusDtimesA0/DSP_OUTPUT_INST/PCOUT[47]
                         net (fo=1, routed)           0.014     6.405    fft_seq_i/fft_seq_ip_0/inst/fft_seq_ip_v3_0_S00_AXI_inst/fft_seq/butterfly/mul/cMinusDtimesA_reg/PCIN[47]
    DSP48E2_X2Y47        DSP_ALU (Prop_DSP_ALU_DSP48E2_PCIN[47]_ALU_OUT[11])
                                                      0.739     7.144 r  fft_seq_i/fft_seq_ip_0/inst/fft_seq_ip_v3_0_S00_AXI_inst/fft_seq/butterfly/mul/cMinusDtimesA_reg/DSP_ALU_INST/ALU_OUT[11]
                         net (fo=1, routed)           0.000     7.144    fft_seq_i/fft_seq_ip_0/inst/fft_seq_ip_v3_0_S00_AXI_inst/fft_seq/butterfly/mul/cMinusDtimesA_reg/DSP_ALU.ALU_OUT<11>
    DSP48E2_X2Y47        DSP_OUTPUT                                   r  fft_seq_i/fft_seq_ip_0/inst/fft_seq_ip_v3_0_S00_AXI_inst/fft_seq/butterfly/mul/cMinusDtimesA_reg/DSP_OUTPUT_INST/ALU_OUT[11]
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                     10.000    10.000 r  
    PS8_X0Y0             PS8                          0.000    10.000 r  fft_seq_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.181    10.181    fft_seq_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.035    10.216 r  fft_seq_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=4102, routed)        1.903    12.119    fft_seq_i/fft_seq_ip_0/inst/fft_seq_ip_v3_0_S00_AXI_inst/fft_seq/butterfly/mul/cMinusDtimesA_reg/CLK
    DSP48E2_X2Y47        DSP_OUTPUT                                   r  fft_seq_i/fft_seq_ip_0/inst/fft_seq_ip_v3_0_S00_AXI_inst/fft_seq/butterfly/mul/cMinusDtimesA_reg/DSP_OUTPUT_INST/CLK
                         clock pessimism              0.141    12.260    
                         clock uncertainty           -0.160    12.100    
    DSP48E2_X2Y47        DSP_OUTPUT (Setup_DSP_OUTPUT_DSP48E2_CLK_ALU_OUT[11])
                                                      0.014    12.114    fft_seq_i/fft_seq_ip_0/inst/fft_seq_ip_v3_0_S00_AXI_inst/fft_seq/butterfly/mul/cMinusDtimesA_reg/DSP_OUTPUT_INST
  -------------------------------------------------------------------
                         required time                         12.114    
                         arrival time                          -7.144    
  -------------------------------------------------------------------
                         slack                                  4.970    

Slack (MET) :             4.970ns  (required time - arrival time)
  Source:                 fft_seq_i/fft_seq_ip_0/inst/fft_seq_ip_v3_0_S00_AXI_inst/fft_seq/butterfly/mul2R_reg[22]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fft_seq_i/fft_seq_ip_0/inst/fft_seq_ip_v3_0_S00_AXI_inst/fft_seq/butterfly/mul/cMinusDtimesA_reg/DSP_OUTPUT_INST/ALU_OUT[12]
                            (rising edge-triggered cell DSP_OUTPUT clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_pl_0 rise@10.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        4.697ns  (logic 3.344ns (71.191%)  route 1.353ns (28.809%))
  Logic Levels:           10  (CARRY8=2 DSP_A_B_DATA=1 DSP_ALU=2 DSP_M_DATA=1 DSP_MULTIPLIER=1 DSP_OUTPUT=1 DSP_PREADD_DATA=1 LUT2=1)
  Clock Path Skew:        -0.186ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.119ns = ( 12.119 - 10.000 ) 
    Source Clock Delay      (SCD):    2.447ns
    Clock Pessimism Removal (CPR):    0.141ns
  Clock Uncertainty:      0.160ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.312ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.180ns (routing 1.045ns, distribution 1.135ns)
  Clock Net Delay (Destination): 1.903ns (routing 0.955ns, distribution 0.948ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  fft_seq_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.229     0.229    fft_seq_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.038     0.267 r  fft_seq_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=4102, routed)        2.180     2.447    fft_seq_i/fft_seq_ip_0/inst/fft_seq_ip_v3_0_S00_AXI_inst/fft_seq/butterfly/s00_axi_aclk
    SLICE_X9Y125         FDRE                                         r  fft_seq_i/fft_seq_ip_0/inst/fft_seq_ip_v3_0_S00_AXI_inst/fft_seq/butterfly/mul2R_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y125         FDRE (Prop_BFF2_SLICEL_C_Q)
                                                      0.115     2.562 r  fft_seq_i/fft_seq_ip_0/inst/fft_seq_ip_v3_0_S00_AXI_inst/fft_seq/butterfly/mul2R_reg[22]/Q
                         net (fo=62, routed)          1.004     3.566    fft_seq_i/fft_seq_ip_0/inst/fft_seq_ip_v3_0_S00_AXI_inst/fft_seq/butterfly/mul/mul2R[3]
    SLICE_X8Y116         LUT2 (Prop_B6LUT_SLICEM_I0_O)
                                                      0.057     3.623 r  fft_seq_i/fft_seq_ip_0/inst/fft_seq_ip_v3_0_S00_AXI_inst/fft_seq/butterfly/mul/cMinusD_carry_i_7/O
                         net (fo=1, routed)           0.022     3.645    fft_seq_i/fft_seq_ip_0/inst/fft_seq_ip_v3_0_S00_AXI_inst/fft_seq/butterfly/mul/cMinusD_carry_i_7_n_0
    SLICE_X8Y116         CARRY8 (Prop_CARRY8_SLICEM_S[1]_CO[7])
                                                      0.267     3.912 r  fft_seq_i/fft_seq_ip_0/inst/fft_seq_ip_v3_0_S00_AXI_inst/fft_seq/butterfly/mul/cMinusD_carry/CO[7]
                         net (fo=1, routed)           0.030     3.942    fft_seq_i/fft_seq_ip_0/inst/fft_seq_ip_v3_0_S00_AXI_inst/fft_seq/butterfly/mul/cMinusD_carry_n_0
    SLICE_X8Y117         CARRY8 (Prop_CARRY8_SLICEM_CI_O[4])
                                                      0.119     4.061 f  fft_seq_i/fft_seq_ip_0/inst/fft_seq_ip_v3_0_S00_AXI_inst/fft_seq/butterfly/mul/cMinusD_carry__0/O[4]
                         net (fo=1, routed)           0.283     4.344    fft_seq_i/fft_seq_ip_0/inst/fft_seq_ip_v3_0_S00_AXI_inst/fft_seq/butterfly/mul/cMinusDtimesA0/B[14]
    DSP48E2_X2Y46        DSP_A_B_DATA (Prop_DSP_A_B_DATA_DSP48E2_B[14]_B2_DATA[14])
                                                      0.216     4.560 r  fft_seq_i/fft_seq_ip_0/inst/fft_seq_ip_v3_0_S00_AXI_inst/fft_seq/butterfly/mul/cMinusDtimesA0/DSP_A_B_DATA_INST/B2_DATA[14]
                         net (fo=1, routed)           0.000     4.560    fft_seq_i/fft_seq_ip_0/inst/fft_seq_ip_v3_0_S00_AXI_inst/fft_seq/butterfly/mul/cMinusDtimesA0/DSP_A_B_DATA.B2_DATA<14>
    DSP48E2_X2Y46        DSP_PREADD_DATA (Prop_DSP_PREADD_DATA_DSP48E2_B2_DATA[14]_B2B1[14])
                                                      0.097     4.657 r  fft_seq_i/fft_seq_ip_0/inst/fft_seq_ip_v3_0_S00_AXI_inst/fft_seq/butterfly/mul/cMinusDtimesA0/DSP_PREADD_DATA_INST/B2B1[14]
                         net (fo=1, routed)           0.000     4.657    fft_seq_i/fft_seq_ip_0/inst/fft_seq_ip_v3_0_S00_AXI_inst/fft_seq/butterfly/mul/cMinusDtimesA0/DSP_PREADD_DATA.B2B1<14>
    DSP48E2_X2Y46        DSP_MULTIPLIER (Prop_DSP_MULTIPLIER_DSP48E2_B2B1[14]_U[42])
                                                      0.773     5.430 f  fft_seq_i/fft_seq_ip_0/inst/fft_seq_ip_v3_0_S00_AXI_inst/fft_seq/butterfly/mul/cMinusDtimesA0/DSP_MULTIPLIER_INST/U[42]
                         net (fo=1, routed)           0.000     5.430    fft_seq_i/fft_seq_ip_0/inst/fft_seq_ip_v3_0_S00_AXI_inst/fft_seq/butterfly/mul/cMinusDtimesA0/DSP_MULTIPLIER.U<42>
    DSP48E2_X2Y46        DSP_M_DATA (Prop_DSP_M_DATA_DSP48E2_U[42]_U_DATA[42])
                                                      0.067     5.497 r  fft_seq_i/fft_seq_ip_0/inst/fft_seq_ip_v3_0_S00_AXI_inst/fft_seq/butterfly/mul/cMinusDtimesA0/DSP_M_DATA_INST/U_DATA[42]
                         net (fo=1, routed)           0.000     5.497    fft_seq_i/fft_seq_ip_0/inst/fft_seq_ip_v3_0_S00_AXI_inst/fft_seq/butterfly/mul/cMinusDtimesA0/DSP_M_DATA.U_DATA<42>
    DSP48E2_X2Y46        DSP_ALU (Prop_DSP_ALU_DSP48E2_U_DATA[42]_ALU_OUT[47])
                                                      0.727     6.224 f  fft_seq_i/fft_seq_ip_0/inst/fft_seq_ip_v3_0_S00_AXI_inst/fft_seq/butterfly/mul/cMinusDtimesA0/DSP_ALU_INST/ALU_OUT[47]
                         net (fo=1, routed)           0.000     6.224    fft_seq_i/fft_seq_ip_0/inst/fft_seq_ip_v3_0_S00_AXI_inst/fft_seq/butterfly/mul/cMinusDtimesA0/DSP_ALU.ALU_OUT<47>
    DSP48E2_X2Y46        DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[47]_PCOUT[47])
                                                      0.167     6.391 r  fft_seq_i/fft_seq_ip_0/inst/fft_seq_ip_v3_0_S00_AXI_inst/fft_seq/butterfly/mul/cMinusDtimesA0/DSP_OUTPUT_INST/PCOUT[47]
                         net (fo=1, routed)           0.014     6.405    fft_seq_i/fft_seq_ip_0/inst/fft_seq_ip_v3_0_S00_AXI_inst/fft_seq/butterfly/mul/cMinusDtimesA_reg/PCIN[47]
    DSP48E2_X2Y47        DSP_ALU (Prop_DSP_ALU_DSP48E2_PCIN[47]_ALU_OUT[12])
                                                      0.739     7.144 r  fft_seq_i/fft_seq_ip_0/inst/fft_seq_ip_v3_0_S00_AXI_inst/fft_seq/butterfly/mul/cMinusDtimesA_reg/DSP_ALU_INST/ALU_OUT[12]
                         net (fo=1, routed)           0.000     7.144    fft_seq_i/fft_seq_ip_0/inst/fft_seq_ip_v3_0_S00_AXI_inst/fft_seq/butterfly/mul/cMinusDtimesA_reg/DSP_ALU.ALU_OUT<12>
    DSP48E2_X2Y47        DSP_OUTPUT                                   r  fft_seq_i/fft_seq_ip_0/inst/fft_seq_ip_v3_0_S00_AXI_inst/fft_seq/butterfly/mul/cMinusDtimesA_reg/DSP_OUTPUT_INST/ALU_OUT[12]
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                     10.000    10.000 r  
    PS8_X0Y0             PS8                          0.000    10.000 r  fft_seq_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.181    10.181    fft_seq_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.035    10.216 r  fft_seq_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=4102, routed)        1.903    12.119    fft_seq_i/fft_seq_ip_0/inst/fft_seq_ip_v3_0_S00_AXI_inst/fft_seq/butterfly/mul/cMinusDtimesA_reg/CLK
    DSP48E2_X2Y47        DSP_OUTPUT                                   r  fft_seq_i/fft_seq_ip_0/inst/fft_seq_ip_v3_0_S00_AXI_inst/fft_seq/butterfly/mul/cMinusDtimesA_reg/DSP_OUTPUT_INST/CLK
                         clock pessimism              0.141    12.260    
                         clock uncertainty           -0.160    12.100    
    DSP48E2_X2Y47        DSP_OUTPUT (Setup_DSP_OUTPUT_DSP48E2_CLK_ALU_OUT[12])
                                                      0.014    12.114    fft_seq_i/fft_seq_ip_0/inst/fft_seq_ip_v3_0_S00_AXI_inst/fft_seq/butterfly/mul/cMinusDtimesA_reg/DSP_OUTPUT_INST
  -------------------------------------------------------------------
                         required time                         12.114    
                         arrival time                          -7.144    
  -------------------------------------------------------------------
                         slack                                  4.970    

Slack (MET) :             4.970ns  (required time - arrival time)
  Source:                 fft_seq_i/fft_seq_ip_0/inst/fft_seq_ip_v3_0_S00_AXI_inst/fft_seq/butterfly/mul2R_reg[22]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fft_seq_i/fft_seq_ip_0/inst/fft_seq_ip_v3_0_S00_AXI_inst/fft_seq/butterfly/mul/cMinusDtimesA_reg/DSP_OUTPUT_INST/ALU_OUT[13]
                            (rising edge-triggered cell DSP_OUTPUT clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_pl_0 rise@10.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        4.697ns  (logic 3.344ns (71.191%)  route 1.353ns (28.809%))
  Logic Levels:           10  (CARRY8=2 DSP_A_B_DATA=1 DSP_ALU=2 DSP_M_DATA=1 DSP_MULTIPLIER=1 DSP_OUTPUT=1 DSP_PREADD_DATA=1 LUT2=1)
  Clock Path Skew:        -0.186ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.119ns = ( 12.119 - 10.000 ) 
    Source Clock Delay      (SCD):    2.447ns
    Clock Pessimism Removal (CPR):    0.141ns
  Clock Uncertainty:      0.160ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.312ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.180ns (routing 1.045ns, distribution 1.135ns)
  Clock Net Delay (Destination): 1.903ns (routing 0.955ns, distribution 0.948ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  fft_seq_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.229     0.229    fft_seq_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.038     0.267 r  fft_seq_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=4102, routed)        2.180     2.447    fft_seq_i/fft_seq_ip_0/inst/fft_seq_ip_v3_0_S00_AXI_inst/fft_seq/butterfly/s00_axi_aclk
    SLICE_X9Y125         FDRE                                         r  fft_seq_i/fft_seq_ip_0/inst/fft_seq_ip_v3_0_S00_AXI_inst/fft_seq/butterfly/mul2R_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y125         FDRE (Prop_BFF2_SLICEL_C_Q)
                                                      0.115     2.562 r  fft_seq_i/fft_seq_ip_0/inst/fft_seq_ip_v3_0_S00_AXI_inst/fft_seq/butterfly/mul2R_reg[22]/Q
                         net (fo=62, routed)          1.004     3.566    fft_seq_i/fft_seq_ip_0/inst/fft_seq_ip_v3_0_S00_AXI_inst/fft_seq/butterfly/mul/mul2R[3]
    SLICE_X8Y116         LUT2 (Prop_B6LUT_SLICEM_I0_O)
                                                      0.057     3.623 r  fft_seq_i/fft_seq_ip_0/inst/fft_seq_ip_v3_0_S00_AXI_inst/fft_seq/butterfly/mul/cMinusD_carry_i_7/O
                         net (fo=1, routed)           0.022     3.645    fft_seq_i/fft_seq_ip_0/inst/fft_seq_ip_v3_0_S00_AXI_inst/fft_seq/butterfly/mul/cMinusD_carry_i_7_n_0
    SLICE_X8Y116         CARRY8 (Prop_CARRY8_SLICEM_S[1]_CO[7])
                                                      0.267     3.912 r  fft_seq_i/fft_seq_ip_0/inst/fft_seq_ip_v3_0_S00_AXI_inst/fft_seq/butterfly/mul/cMinusD_carry/CO[7]
                         net (fo=1, routed)           0.030     3.942    fft_seq_i/fft_seq_ip_0/inst/fft_seq_ip_v3_0_S00_AXI_inst/fft_seq/butterfly/mul/cMinusD_carry_n_0
    SLICE_X8Y117         CARRY8 (Prop_CARRY8_SLICEM_CI_O[4])
                                                      0.119     4.061 f  fft_seq_i/fft_seq_ip_0/inst/fft_seq_ip_v3_0_S00_AXI_inst/fft_seq/butterfly/mul/cMinusD_carry__0/O[4]
                         net (fo=1, routed)           0.283     4.344    fft_seq_i/fft_seq_ip_0/inst/fft_seq_ip_v3_0_S00_AXI_inst/fft_seq/butterfly/mul/cMinusDtimesA0/B[14]
    DSP48E2_X2Y46        DSP_A_B_DATA (Prop_DSP_A_B_DATA_DSP48E2_B[14]_B2_DATA[14])
                                                      0.216     4.560 r  fft_seq_i/fft_seq_ip_0/inst/fft_seq_ip_v3_0_S00_AXI_inst/fft_seq/butterfly/mul/cMinusDtimesA0/DSP_A_B_DATA_INST/B2_DATA[14]
                         net (fo=1, routed)           0.000     4.560    fft_seq_i/fft_seq_ip_0/inst/fft_seq_ip_v3_0_S00_AXI_inst/fft_seq/butterfly/mul/cMinusDtimesA0/DSP_A_B_DATA.B2_DATA<14>
    DSP48E2_X2Y46        DSP_PREADD_DATA (Prop_DSP_PREADD_DATA_DSP48E2_B2_DATA[14]_B2B1[14])
                                                      0.097     4.657 r  fft_seq_i/fft_seq_ip_0/inst/fft_seq_ip_v3_0_S00_AXI_inst/fft_seq/butterfly/mul/cMinusDtimesA0/DSP_PREADD_DATA_INST/B2B1[14]
                         net (fo=1, routed)           0.000     4.657    fft_seq_i/fft_seq_ip_0/inst/fft_seq_ip_v3_0_S00_AXI_inst/fft_seq/butterfly/mul/cMinusDtimesA0/DSP_PREADD_DATA.B2B1<14>
    DSP48E2_X2Y46        DSP_MULTIPLIER (Prop_DSP_MULTIPLIER_DSP48E2_B2B1[14]_U[42])
                                                      0.773     5.430 f  fft_seq_i/fft_seq_ip_0/inst/fft_seq_ip_v3_0_S00_AXI_inst/fft_seq/butterfly/mul/cMinusDtimesA0/DSP_MULTIPLIER_INST/U[42]
                         net (fo=1, routed)           0.000     5.430    fft_seq_i/fft_seq_ip_0/inst/fft_seq_ip_v3_0_S00_AXI_inst/fft_seq/butterfly/mul/cMinusDtimesA0/DSP_MULTIPLIER.U<42>
    DSP48E2_X2Y46        DSP_M_DATA (Prop_DSP_M_DATA_DSP48E2_U[42]_U_DATA[42])
                                                      0.067     5.497 r  fft_seq_i/fft_seq_ip_0/inst/fft_seq_ip_v3_0_S00_AXI_inst/fft_seq/butterfly/mul/cMinusDtimesA0/DSP_M_DATA_INST/U_DATA[42]
                         net (fo=1, routed)           0.000     5.497    fft_seq_i/fft_seq_ip_0/inst/fft_seq_ip_v3_0_S00_AXI_inst/fft_seq/butterfly/mul/cMinusDtimesA0/DSP_M_DATA.U_DATA<42>
    DSP48E2_X2Y46        DSP_ALU (Prop_DSP_ALU_DSP48E2_U_DATA[42]_ALU_OUT[47])
                                                      0.727     6.224 f  fft_seq_i/fft_seq_ip_0/inst/fft_seq_ip_v3_0_S00_AXI_inst/fft_seq/butterfly/mul/cMinusDtimesA0/DSP_ALU_INST/ALU_OUT[47]
                         net (fo=1, routed)           0.000     6.224    fft_seq_i/fft_seq_ip_0/inst/fft_seq_ip_v3_0_S00_AXI_inst/fft_seq/butterfly/mul/cMinusDtimesA0/DSP_ALU.ALU_OUT<47>
    DSP48E2_X2Y46        DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[47]_PCOUT[47])
                                                      0.167     6.391 r  fft_seq_i/fft_seq_ip_0/inst/fft_seq_ip_v3_0_S00_AXI_inst/fft_seq/butterfly/mul/cMinusDtimesA0/DSP_OUTPUT_INST/PCOUT[47]
                         net (fo=1, routed)           0.014     6.405    fft_seq_i/fft_seq_ip_0/inst/fft_seq_ip_v3_0_S00_AXI_inst/fft_seq/butterfly/mul/cMinusDtimesA_reg/PCIN[47]
    DSP48E2_X2Y47        DSP_ALU (Prop_DSP_ALU_DSP48E2_PCIN[47]_ALU_OUT[13])
                                                      0.739     7.144 r  fft_seq_i/fft_seq_ip_0/inst/fft_seq_ip_v3_0_S00_AXI_inst/fft_seq/butterfly/mul/cMinusDtimesA_reg/DSP_ALU_INST/ALU_OUT[13]
                         net (fo=1, routed)           0.000     7.144    fft_seq_i/fft_seq_ip_0/inst/fft_seq_ip_v3_0_S00_AXI_inst/fft_seq/butterfly/mul/cMinusDtimesA_reg/DSP_ALU.ALU_OUT<13>
    DSP48E2_X2Y47        DSP_OUTPUT                                   r  fft_seq_i/fft_seq_ip_0/inst/fft_seq_ip_v3_0_S00_AXI_inst/fft_seq/butterfly/mul/cMinusDtimesA_reg/DSP_OUTPUT_INST/ALU_OUT[13]
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                     10.000    10.000 r  
    PS8_X0Y0             PS8                          0.000    10.000 r  fft_seq_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.181    10.181    fft_seq_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.035    10.216 r  fft_seq_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=4102, routed)        1.903    12.119    fft_seq_i/fft_seq_ip_0/inst/fft_seq_ip_v3_0_S00_AXI_inst/fft_seq/butterfly/mul/cMinusDtimesA_reg/CLK
    DSP48E2_X2Y47        DSP_OUTPUT                                   r  fft_seq_i/fft_seq_ip_0/inst/fft_seq_ip_v3_0_S00_AXI_inst/fft_seq/butterfly/mul/cMinusDtimesA_reg/DSP_OUTPUT_INST/CLK
                         clock pessimism              0.141    12.260    
                         clock uncertainty           -0.160    12.100    
    DSP48E2_X2Y47        DSP_OUTPUT (Setup_DSP_OUTPUT_DSP48E2_CLK_ALU_OUT[13])
                                                      0.014    12.114    fft_seq_i/fft_seq_ip_0/inst/fft_seq_ip_v3_0_S00_AXI_inst/fft_seq/butterfly/mul/cMinusDtimesA_reg/DSP_OUTPUT_INST
  -------------------------------------------------------------------
                         required time                         12.114    
                         arrival time                          -7.144    
  -------------------------------------------------------------------
                         slack                                  4.970    

Slack (MET) :             4.970ns  (required time - arrival time)
  Source:                 fft_seq_i/fft_seq_ip_0/inst/fft_seq_ip_v3_0_S00_AXI_inst/fft_seq/butterfly/mul2R_reg[22]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fft_seq_i/fft_seq_ip_0/inst/fft_seq_ip_v3_0_S00_AXI_inst/fft_seq/butterfly/mul/cMinusDtimesA_reg/DSP_OUTPUT_INST/ALU_OUT[14]
                            (rising edge-triggered cell DSP_OUTPUT clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_pl_0 rise@10.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        4.697ns  (logic 3.344ns (71.191%)  route 1.353ns (28.809%))
  Logic Levels:           10  (CARRY8=2 DSP_A_B_DATA=1 DSP_ALU=2 DSP_M_DATA=1 DSP_MULTIPLIER=1 DSP_OUTPUT=1 DSP_PREADD_DATA=1 LUT2=1)
  Clock Path Skew:        -0.186ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.119ns = ( 12.119 - 10.000 ) 
    Source Clock Delay      (SCD):    2.447ns
    Clock Pessimism Removal (CPR):    0.141ns
  Clock Uncertainty:      0.160ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.312ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.180ns (routing 1.045ns, distribution 1.135ns)
  Clock Net Delay (Destination): 1.903ns (routing 0.955ns, distribution 0.948ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  fft_seq_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.229     0.229    fft_seq_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.038     0.267 r  fft_seq_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=4102, routed)        2.180     2.447    fft_seq_i/fft_seq_ip_0/inst/fft_seq_ip_v3_0_S00_AXI_inst/fft_seq/butterfly/s00_axi_aclk
    SLICE_X9Y125         FDRE                                         r  fft_seq_i/fft_seq_ip_0/inst/fft_seq_ip_v3_0_S00_AXI_inst/fft_seq/butterfly/mul2R_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y125         FDRE (Prop_BFF2_SLICEL_C_Q)
                                                      0.115     2.562 r  fft_seq_i/fft_seq_ip_0/inst/fft_seq_ip_v3_0_S00_AXI_inst/fft_seq/butterfly/mul2R_reg[22]/Q
                         net (fo=62, routed)          1.004     3.566    fft_seq_i/fft_seq_ip_0/inst/fft_seq_ip_v3_0_S00_AXI_inst/fft_seq/butterfly/mul/mul2R[3]
    SLICE_X8Y116         LUT2 (Prop_B6LUT_SLICEM_I0_O)
                                                      0.057     3.623 r  fft_seq_i/fft_seq_ip_0/inst/fft_seq_ip_v3_0_S00_AXI_inst/fft_seq/butterfly/mul/cMinusD_carry_i_7/O
                         net (fo=1, routed)           0.022     3.645    fft_seq_i/fft_seq_ip_0/inst/fft_seq_ip_v3_0_S00_AXI_inst/fft_seq/butterfly/mul/cMinusD_carry_i_7_n_0
    SLICE_X8Y116         CARRY8 (Prop_CARRY8_SLICEM_S[1]_CO[7])
                                                      0.267     3.912 r  fft_seq_i/fft_seq_ip_0/inst/fft_seq_ip_v3_0_S00_AXI_inst/fft_seq/butterfly/mul/cMinusD_carry/CO[7]
                         net (fo=1, routed)           0.030     3.942    fft_seq_i/fft_seq_ip_0/inst/fft_seq_ip_v3_0_S00_AXI_inst/fft_seq/butterfly/mul/cMinusD_carry_n_0
    SLICE_X8Y117         CARRY8 (Prop_CARRY8_SLICEM_CI_O[4])
                                                      0.119     4.061 f  fft_seq_i/fft_seq_ip_0/inst/fft_seq_ip_v3_0_S00_AXI_inst/fft_seq/butterfly/mul/cMinusD_carry__0/O[4]
                         net (fo=1, routed)           0.283     4.344    fft_seq_i/fft_seq_ip_0/inst/fft_seq_ip_v3_0_S00_AXI_inst/fft_seq/butterfly/mul/cMinusDtimesA0/B[14]
    DSP48E2_X2Y46        DSP_A_B_DATA (Prop_DSP_A_B_DATA_DSP48E2_B[14]_B2_DATA[14])
                                                      0.216     4.560 r  fft_seq_i/fft_seq_ip_0/inst/fft_seq_ip_v3_0_S00_AXI_inst/fft_seq/butterfly/mul/cMinusDtimesA0/DSP_A_B_DATA_INST/B2_DATA[14]
                         net (fo=1, routed)           0.000     4.560    fft_seq_i/fft_seq_ip_0/inst/fft_seq_ip_v3_0_S00_AXI_inst/fft_seq/butterfly/mul/cMinusDtimesA0/DSP_A_B_DATA.B2_DATA<14>
    DSP48E2_X2Y46        DSP_PREADD_DATA (Prop_DSP_PREADD_DATA_DSP48E2_B2_DATA[14]_B2B1[14])
                                                      0.097     4.657 r  fft_seq_i/fft_seq_ip_0/inst/fft_seq_ip_v3_0_S00_AXI_inst/fft_seq/butterfly/mul/cMinusDtimesA0/DSP_PREADD_DATA_INST/B2B1[14]
                         net (fo=1, routed)           0.000     4.657    fft_seq_i/fft_seq_ip_0/inst/fft_seq_ip_v3_0_S00_AXI_inst/fft_seq/butterfly/mul/cMinusDtimesA0/DSP_PREADD_DATA.B2B1<14>
    DSP48E2_X2Y46        DSP_MULTIPLIER (Prop_DSP_MULTIPLIER_DSP48E2_B2B1[14]_U[42])
                                                      0.773     5.430 f  fft_seq_i/fft_seq_ip_0/inst/fft_seq_ip_v3_0_S00_AXI_inst/fft_seq/butterfly/mul/cMinusDtimesA0/DSP_MULTIPLIER_INST/U[42]
                         net (fo=1, routed)           0.000     5.430    fft_seq_i/fft_seq_ip_0/inst/fft_seq_ip_v3_0_S00_AXI_inst/fft_seq/butterfly/mul/cMinusDtimesA0/DSP_MULTIPLIER.U<42>
    DSP48E2_X2Y46        DSP_M_DATA (Prop_DSP_M_DATA_DSP48E2_U[42]_U_DATA[42])
                                                      0.067     5.497 r  fft_seq_i/fft_seq_ip_0/inst/fft_seq_ip_v3_0_S00_AXI_inst/fft_seq/butterfly/mul/cMinusDtimesA0/DSP_M_DATA_INST/U_DATA[42]
                         net (fo=1, routed)           0.000     5.497    fft_seq_i/fft_seq_ip_0/inst/fft_seq_ip_v3_0_S00_AXI_inst/fft_seq/butterfly/mul/cMinusDtimesA0/DSP_M_DATA.U_DATA<42>
    DSP48E2_X2Y46        DSP_ALU (Prop_DSP_ALU_DSP48E2_U_DATA[42]_ALU_OUT[47])
                                                      0.727     6.224 f  fft_seq_i/fft_seq_ip_0/inst/fft_seq_ip_v3_0_S00_AXI_inst/fft_seq/butterfly/mul/cMinusDtimesA0/DSP_ALU_INST/ALU_OUT[47]
                         net (fo=1, routed)           0.000     6.224    fft_seq_i/fft_seq_ip_0/inst/fft_seq_ip_v3_0_S00_AXI_inst/fft_seq/butterfly/mul/cMinusDtimesA0/DSP_ALU.ALU_OUT<47>
    DSP48E2_X2Y46        DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[47]_PCOUT[47])
                                                      0.167     6.391 r  fft_seq_i/fft_seq_ip_0/inst/fft_seq_ip_v3_0_S00_AXI_inst/fft_seq/butterfly/mul/cMinusDtimesA0/DSP_OUTPUT_INST/PCOUT[47]
                         net (fo=1, routed)           0.014     6.405    fft_seq_i/fft_seq_ip_0/inst/fft_seq_ip_v3_0_S00_AXI_inst/fft_seq/butterfly/mul/cMinusDtimesA_reg/PCIN[47]
    DSP48E2_X2Y47        DSP_ALU (Prop_DSP_ALU_DSP48E2_PCIN[47]_ALU_OUT[14])
                                                      0.739     7.144 r  fft_seq_i/fft_seq_ip_0/inst/fft_seq_ip_v3_0_S00_AXI_inst/fft_seq/butterfly/mul/cMinusDtimesA_reg/DSP_ALU_INST/ALU_OUT[14]
                         net (fo=1, routed)           0.000     7.144    fft_seq_i/fft_seq_ip_0/inst/fft_seq_ip_v3_0_S00_AXI_inst/fft_seq/butterfly/mul/cMinusDtimesA_reg/DSP_ALU.ALU_OUT<14>
    DSP48E2_X2Y47        DSP_OUTPUT                                   r  fft_seq_i/fft_seq_ip_0/inst/fft_seq_ip_v3_0_S00_AXI_inst/fft_seq/butterfly/mul/cMinusDtimesA_reg/DSP_OUTPUT_INST/ALU_OUT[14]
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                     10.000    10.000 r  
    PS8_X0Y0             PS8                          0.000    10.000 r  fft_seq_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.181    10.181    fft_seq_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.035    10.216 r  fft_seq_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=4102, routed)        1.903    12.119    fft_seq_i/fft_seq_ip_0/inst/fft_seq_ip_v3_0_S00_AXI_inst/fft_seq/butterfly/mul/cMinusDtimesA_reg/CLK
    DSP48E2_X2Y47        DSP_OUTPUT                                   r  fft_seq_i/fft_seq_ip_0/inst/fft_seq_ip_v3_0_S00_AXI_inst/fft_seq/butterfly/mul/cMinusDtimesA_reg/DSP_OUTPUT_INST/CLK
                         clock pessimism              0.141    12.260    
                         clock uncertainty           -0.160    12.100    
    DSP48E2_X2Y47        DSP_OUTPUT (Setup_DSP_OUTPUT_DSP48E2_CLK_ALU_OUT[14])
                                                      0.014    12.114    fft_seq_i/fft_seq_ip_0/inst/fft_seq_ip_v3_0_S00_AXI_inst/fft_seq/butterfly/mul/cMinusDtimesA_reg/DSP_OUTPUT_INST
  -------------------------------------------------------------------
                         required time                         12.114    
                         arrival time                          -7.144    
  -------------------------------------------------------------------
                         slack                                  4.970    

Slack (MET) :             4.970ns  (required time - arrival time)
  Source:                 fft_seq_i/fft_seq_ip_0/inst/fft_seq_ip_v3_0_S00_AXI_inst/fft_seq/butterfly/mul2R_reg[22]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fft_seq_i/fft_seq_ip_0/inst/fft_seq_ip_v3_0_S00_AXI_inst/fft_seq/butterfly/mul/cMinusDtimesA_reg/DSP_OUTPUT_INST/ALU_OUT[15]
                            (rising edge-triggered cell DSP_OUTPUT clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_pl_0 rise@10.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        4.697ns  (logic 3.344ns (71.191%)  route 1.353ns (28.809%))
  Logic Levels:           10  (CARRY8=2 DSP_A_B_DATA=1 DSP_ALU=2 DSP_M_DATA=1 DSP_MULTIPLIER=1 DSP_OUTPUT=1 DSP_PREADD_DATA=1 LUT2=1)
  Clock Path Skew:        -0.186ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.119ns = ( 12.119 - 10.000 ) 
    Source Clock Delay      (SCD):    2.447ns
    Clock Pessimism Removal (CPR):    0.141ns
  Clock Uncertainty:      0.160ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.312ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.180ns (routing 1.045ns, distribution 1.135ns)
  Clock Net Delay (Destination): 1.903ns (routing 0.955ns, distribution 0.948ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  fft_seq_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.229     0.229    fft_seq_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.038     0.267 r  fft_seq_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=4102, routed)        2.180     2.447    fft_seq_i/fft_seq_ip_0/inst/fft_seq_ip_v3_0_S00_AXI_inst/fft_seq/butterfly/s00_axi_aclk
    SLICE_X9Y125         FDRE                                         r  fft_seq_i/fft_seq_ip_0/inst/fft_seq_ip_v3_0_S00_AXI_inst/fft_seq/butterfly/mul2R_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y125         FDRE (Prop_BFF2_SLICEL_C_Q)
                                                      0.115     2.562 r  fft_seq_i/fft_seq_ip_0/inst/fft_seq_ip_v3_0_S00_AXI_inst/fft_seq/butterfly/mul2R_reg[22]/Q
                         net (fo=62, routed)          1.004     3.566    fft_seq_i/fft_seq_ip_0/inst/fft_seq_ip_v3_0_S00_AXI_inst/fft_seq/butterfly/mul/mul2R[3]
    SLICE_X8Y116         LUT2 (Prop_B6LUT_SLICEM_I0_O)
                                                      0.057     3.623 r  fft_seq_i/fft_seq_ip_0/inst/fft_seq_ip_v3_0_S00_AXI_inst/fft_seq/butterfly/mul/cMinusD_carry_i_7/O
                         net (fo=1, routed)           0.022     3.645    fft_seq_i/fft_seq_ip_0/inst/fft_seq_ip_v3_0_S00_AXI_inst/fft_seq/butterfly/mul/cMinusD_carry_i_7_n_0
    SLICE_X8Y116         CARRY8 (Prop_CARRY8_SLICEM_S[1]_CO[7])
                                                      0.267     3.912 r  fft_seq_i/fft_seq_ip_0/inst/fft_seq_ip_v3_0_S00_AXI_inst/fft_seq/butterfly/mul/cMinusD_carry/CO[7]
                         net (fo=1, routed)           0.030     3.942    fft_seq_i/fft_seq_ip_0/inst/fft_seq_ip_v3_0_S00_AXI_inst/fft_seq/butterfly/mul/cMinusD_carry_n_0
    SLICE_X8Y117         CARRY8 (Prop_CARRY8_SLICEM_CI_O[4])
                                                      0.119     4.061 f  fft_seq_i/fft_seq_ip_0/inst/fft_seq_ip_v3_0_S00_AXI_inst/fft_seq/butterfly/mul/cMinusD_carry__0/O[4]
                         net (fo=1, routed)           0.283     4.344    fft_seq_i/fft_seq_ip_0/inst/fft_seq_ip_v3_0_S00_AXI_inst/fft_seq/butterfly/mul/cMinusDtimesA0/B[14]
    DSP48E2_X2Y46        DSP_A_B_DATA (Prop_DSP_A_B_DATA_DSP48E2_B[14]_B2_DATA[14])
                                                      0.216     4.560 r  fft_seq_i/fft_seq_ip_0/inst/fft_seq_ip_v3_0_S00_AXI_inst/fft_seq/butterfly/mul/cMinusDtimesA0/DSP_A_B_DATA_INST/B2_DATA[14]
                         net (fo=1, routed)           0.000     4.560    fft_seq_i/fft_seq_ip_0/inst/fft_seq_ip_v3_0_S00_AXI_inst/fft_seq/butterfly/mul/cMinusDtimesA0/DSP_A_B_DATA.B2_DATA<14>
    DSP48E2_X2Y46        DSP_PREADD_DATA (Prop_DSP_PREADD_DATA_DSP48E2_B2_DATA[14]_B2B1[14])
                                                      0.097     4.657 r  fft_seq_i/fft_seq_ip_0/inst/fft_seq_ip_v3_0_S00_AXI_inst/fft_seq/butterfly/mul/cMinusDtimesA0/DSP_PREADD_DATA_INST/B2B1[14]
                         net (fo=1, routed)           0.000     4.657    fft_seq_i/fft_seq_ip_0/inst/fft_seq_ip_v3_0_S00_AXI_inst/fft_seq/butterfly/mul/cMinusDtimesA0/DSP_PREADD_DATA.B2B1<14>
    DSP48E2_X2Y46        DSP_MULTIPLIER (Prop_DSP_MULTIPLIER_DSP48E2_B2B1[14]_U[42])
                                                      0.773     5.430 f  fft_seq_i/fft_seq_ip_0/inst/fft_seq_ip_v3_0_S00_AXI_inst/fft_seq/butterfly/mul/cMinusDtimesA0/DSP_MULTIPLIER_INST/U[42]
                         net (fo=1, routed)           0.000     5.430    fft_seq_i/fft_seq_ip_0/inst/fft_seq_ip_v3_0_S00_AXI_inst/fft_seq/butterfly/mul/cMinusDtimesA0/DSP_MULTIPLIER.U<42>
    DSP48E2_X2Y46        DSP_M_DATA (Prop_DSP_M_DATA_DSP48E2_U[42]_U_DATA[42])
                                                      0.067     5.497 r  fft_seq_i/fft_seq_ip_0/inst/fft_seq_ip_v3_0_S00_AXI_inst/fft_seq/butterfly/mul/cMinusDtimesA0/DSP_M_DATA_INST/U_DATA[42]
                         net (fo=1, routed)           0.000     5.497    fft_seq_i/fft_seq_ip_0/inst/fft_seq_ip_v3_0_S00_AXI_inst/fft_seq/butterfly/mul/cMinusDtimesA0/DSP_M_DATA.U_DATA<42>
    DSP48E2_X2Y46        DSP_ALU (Prop_DSP_ALU_DSP48E2_U_DATA[42]_ALU_OUT[47])
                                                      0.727     6.224 f  fft_seq_i/fft_seq_ip_0/inst/fft_seq_ip_v3_0_S00_AXI_inst/fft_seq/butterfly/mul/cMinusDtimesA0/DSP_ALU_INST/ALU_OUT[47]
                         net (fo=1, routed)           0.000     6.224    fft_seq_i/fft_seq_ip_0/inst/fft_seq_ip_v3_0_S00_AXI_inst/fft_seq/butterfly/mul/cMinusDtimesA0/DSP_ALU.ALU_OUT<47>
    DSP48E2_X2Y46        DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[47]_PCOUT[47])
                                                      0.167     6.391 r  fft_seq_i/fft_seq_ip_0/inst/fft_seq_ip_v3_0_S00_AXI_inst/fft_seq/butterfly/mul/cMinusDtimesA0/DSP_OUTPUT_INST/PCOUT[47]
                         net (fo=1, routed)           0.014     6.405    fft_seq_i/fft_seq_ip_0/inst/fft_seq_ip_v3_0_S00_AXI_inst/fft_seq/butterfly/mul/cMinusDtimesA_reg/PCIN[47]
    DSP48E2_X2Y47        DSP_ALU (Prop_DSP_ALU_DSP48E2_PCIN[47]_ALU_OUT[15])
                                                      0.739     7.144 r  fft_seq_i/fft_seq_ip_0/inst/fft_seq_ip_v3_0_S00_AXI_inst/fft_seq/butterfly/mul/cMinusDtimesA_reg/DSP_ALU_INST/ALU_OUT[15]
                         net (fo=1, routed)           0.000     7.144    fft_seq_i/fft_seq_ip_0/inst/fft_seq_ip_v3_0_S00_AXI_inst/fft_seq/butterfly/mul/cMinusDtimesA_reg/DSP_ALU.ALU_OUT<15>
    DSP48E2_X2Y47        DSP_OUTPUT                                   r  fft_seq_i/fft_seq_ip_0/inst/fft_seq_ip_v3_0_S00_AXI_inst/fft_seq/butterfly/mul/cMinusDtimesA_reg/DSP_OUTPUT_INST/ALU_OUT[15]
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                     10.000    10.000 r  
    PS8_X0Y0             PS8                          0.000    10.000 r  fft_seq_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.181    10.181    fft_seq_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.035    10.216 r  fft_seq_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=4102, routed)        1.903    12.119    fft_seq_i/fft_seq_ip_0/inst/fft_seq_ip_v3_0_S00_AXI_inst/fft_seq/butterfly/mul/cMinusDtimesA_reg/CLK
    DSP48E2_X2Y47        DSP_OUTPUT                                   r  fft_seq_i/fft_seq_ip_0/inst/fft_seq_ip_v3_0_S00_AXI_inst/fft_seq/butterfly/mul/cMinusDtimesA_reg/DSP_OUTPUT_INST/CLK
                         clock pessimism              0.141    12.260    
                         clock uncertainty           -0.160    12.100    
    DSP48E2_X2Y47        DSP_OUTPUT (Setup_DSP_OUTPUT_DSP48E2_CLK_ALU_OUT[15])
                                                      0.014    12.114    fft_seq_i/fft_seq_ip_0/inst/fft_seq_ip_v3_0_S00_AXI_inst/fft_seq/butterfly/mul/cMinusDtimesA_reg/DSP_OUTPUT_INST
  -------------------------------------------------------------------
                         required time                         12.114    
                         arrival time                          -7.144    
  -------------------------------------------------------------------
                         slack                                  4.970    

Slack (MET) :             4.970ns  (required time - arrival time)
  Source:                 fft_seq_i/fft_seq_ip_0/inst/fft_seq_ip_v3_0_S00_AXI_inst/fft_seq/butterfly/mul2R_reg[22]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fft_seq_i/fft_seq_ip_0/inst/fft_seq_ip_v3_0_S00_AXI_inst/fft_seq/butterfly/mul/cMinusDtimesA_reg/DSP_OUTPUT_INST/ALU_OUT[16]
                            (rising edge-triggered cell DSP_OUTPUT clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_pl_0 rise@10.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        4.697ns  (logic 3.344ns (71.191%)  route 1.353ns (28.809%))
  Logic Levels:           10  (CARRY8=2 DSP_A_B_DATA=1 DSP_ALU=2 DSP_M_DATA=1 DSP_MULTIPLIER=1 DSP_OUTPUT=1 DSP_PREADD_DATA=1 LUT2=1)
  Clock Path Skew:        -0.186ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.119ns = ( 12.119 - 10.000 ) 
    Source Clock Delay      (SCD):    2.447ns
    Clock Pessimism Removal (CPR):    0.141ns
  Clock Uncertainty:      0.160ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.312ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.180ns (routing 1.045ns, distribution 1.135ns)
  Clock Net Delay (Destination): 1.903ns (routing 0.955ns, distribution 0.948ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  fft_seq_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.229     0.229    fft_seq_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.038     0.267 r  fft_seq_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=4102, routed)        2.180     2.447    fft_seq_i/fft_seq_ip_0/inst/fft_seq_ip_v3_0_S00_AXI_inst/fft_seq/butterfly/s00_axi_aclk
    SLICE_X9Y125         FDRE                                         r  fft_seq_i/fft_seq_ip_0/inst/fft_seq_ip_v3_0_S00_AXI_inst/fft_seq/butterfly/mul2R_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y125         FDRE (Prop_BFF2_SLICEL_C_Q)
                                                      0.115     2.562 r  fft_seq_i/fft_seq_ip_0/inst/fft_seq_ip_v3_0_S00_AXI_inst/fft_seq/butterfly/mul2R_reg[22]/Q
                         net (fo=62, routed)          1.004     3.566    fft_seq_i/fft_seq_ip_0/inst/fft_seq_ip_v3_0_S00_AXI_inst/fft_seq/butterfly/mul/mul2R[3]
    SLICE_X8Y116         LUT2 (Prop_B6LUT_SLICEM_I0_O)
                                                      0.057     3.623 r  fft_seq_i/fft_seq_ip_0/inst/fft_seq_ip_v3_0_S00_AXI_inst/fft_seq/butterfly/mul/cMinusD_carry_i_7/O
                         net (fo=1, routed)           0.022     3.645    fft_seq_i/fft_seq_ip_0/inst/fft_seq_ip_v3_0_S00_AXI_inst/fft_seq/butterfly/mul/cMinusD_carry_i_7_n_0
    SLICE_X8Y116         CARRY8 (Prop_CARRY8_SLICEM_S[1]_CO[7])
                                                      0.267     3.912 r  fft_seq_i/fft_seq_ip_0/inst/fft_seq_ip_v3_0_S00_AXI_inst/fft_seq/butterfly/mul/cMinusD_carry/CO[7]
                         net (fo=1, routed)           0.030     3.942    fft_seq_i/fft_seq_ip_0/inst/fft_seq_ip_v3_0_S00_AXI_inst/fft_seq/butterfly/mul/cMinusD_carry_n_0
    SLICE_X8Y117         CARRY8 (Prop_CARRY8_SLICEM_CI_O[4])
                                                      0.119     4.061 f  fft_seq_i/fft_seq_ip_0/inst/fft_seq_ip_v3_0_S00_AXI_inst/fft_seq/butterfly/mul/cMinusD_carry__0/O[4]
                         net (fo=1, routed)           0.283     4.344    fft_seq_i/fft_seq_ip_0/inst/fft_seq_ip_v3_0_S00_AXI_inst/fft_seq/butterfly/mul/cMinusDtimesA0/B[14]
    DSP48E2_X2Y46        DSP_A_B_DATA (Prop_DSP_A_B_DATA_DSP48E2_B[14]_B2_DATA[14])
                                                      0.216     4.560 r  fft_seq_i/fft_seq_ip_0/inst/fft_seq_ip_v3_0_S00_AXI_inst/fft_seq/butterfly/mul/cMinusDtimesA0/DSP_A_B_DATA_INST/B2_DATA[14]
                         net (fo=1, routed)           0.000     4.560    fft_seq_i/fft_seq_ip_0/inst/fft_seq_ip_v3_0_S00_AXI_inst/fft_seq/butterfly/mul/cMinusDtimesA0/DSP_A_B_DATA.B2_DATA<14>
    DSP48E2_X2Y46        DSP_PREADD_DATA (Prop_DSP_PREADD_DATA_DSP48E2_B2_DATA[14]_B2B1[14])
                                                      0.097     4.657 r  fft_seq_i/fft_seq_ip_0/inst/fft_seq_ip_v3_0_S00_AXI_inst/fft_seq/butterfly/mul/cMinusDtimesA0/DSP_PREADD_DATA_INST/B2B1[14]
                         net (fo=1, routed)           0.000     4.657    fft_seq_i/fft_seq_ip_0/inst/fft_seq_ip_v3_0_S00_AXI_inst/fft_seq/butterfly/mul/cMinusDtimesA0/DSP_PREADD_DATA.B2B1<14>
    DSP48E2_X2Y46        DSP_MULTIPLIER (Prop_DSP_MULTIPLIER_DSP48E2_B2B1[14]_U[42])
                                                      0.773     5.430 f  fft_seq_i/fft_seq_ip_0/inst/fft_seq_ip_v3_0_S00_AXI_inst/fft_seq/butterfly/mul/cMinusDtimesA0/DSP_MULTIPLIER_INST/U[42]
                         net (fo=1, routed)           0.000     5.430    fft_seq_i/fft_seq_ip_0/inst/fft_seq_ip_v3_0_S00_AXI_inst/fft_seq/butterfly/mul/cMinusDtimesA0/DSP_MULTIPLIER.U<42>
    DSP48E2_X2Y46        DSP_M_DATA (Prop_DSP_M_DATA_DSP48E2_U[42]_U_DATA[42])
                                                      0.067     5.497 r  fft_seq_i/fft_seq_ip_0/inst/fft_seq_ip_v3_0_S00_AXI_inst/fft_seq/butterfly/mul/cMinusDtimesA0/DSP_M_DATA_INST/U_DATA[42]
                         net (fo=1, routed)           0.000     5.497    fft_seq_i/fft_seq_ip_0/inst/fft_seq_ip_v3_0_S00_AXI_inst/fft_seq/butterfly/mul/cMinusDtimesA0/DSP_M_DATA.U_DATA<42>
    DSP48E2_X2Y46        DSP_ALU (Prop_DSP_ALU_DSP48E2_U_DATA[42]_ALU_OUT[47])
                                                      0.727     6.224 f  fft_seq_i/fft_seq_ip_0/inst/fft_seq_ip_v3_0_S00_AXI_inst/fft_seq/butterfly/mul/cMinusDtimesA0/DSP_ALU_INST/ALU_OUT[47]
                         net (fo=1, routed)           0.000     6.224    fft_seq_i/fft_seq_ip_0/inst/fft_seq_ip_v3_0_S00_AXI_inst/fft_seq/butterfly/mul/cMinusDtimesA0/DSP_ALU.ALU_OUT<47>
    DSP48E2_X2Y46        DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[47]_PCOUT[47])
                                                      0.167     6.391 r  fft_seq_i/fft_seq_ip_0/inst/fft_seq_ip_v3_0_S00_AXI_inst/fft_seq/butterfly/mul/cMinusDtimesA0/DSP_OUTPUT_INST/PCOUT[47]
                         net (fo=1, routed)           0.014     6.405    fft_seq_i/fft_seq_ip_0/inst/fft_seq_ip_v3_0_S00_AXI_inst/fft_seq/butterfly/mul/cMinusDtimesA_reg/PCIN[47]
    DSP48E2_X2Y47        DSP_ALU (Prop_DSP_ALU_DSP48E2_PCIN[47]_ALU_OUT[16])
                                                      0.739     7.144 r  fft_seq_i/fft_seq_ip_0/inst/fft_seq_ip_v3_0_S00_AXI_inst/fft_seq/butterfly/mul/cMinusDtimesA_reg/DSP_ALU_INST/ALU_OUT[16]
                         net (fo=1, routed)           0.000     7.144    fft_seq_i/fft_seq_ip_0/inst/fft_seq_ip_v3_0_S00_AXI_inst/fft_seq/butterfly/mul/cMinusDtimesA_reg/DSP_ALU.ALU_OUT<16>
    DSP48E2_X2Y47        DSP_OUTPUT                                   r  fft_seq_i/fft_seq_ip_0/inst/fft_seq_ip_v3_0_S00_AXI_inst/fft_seq/butterfly/mul/cMinusDtimesA_reg/DSP_OUTPUT_INST/ALU_OUT[16]
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                     10.000    10.000 r  
    PS8_X0Y0             PS8                          0.000    10.000 r  fft_seq_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.181    10.181    fft_seq_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.035    10.216 r  fft_seq_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=4102, routed)        1.903    12.119    fft_seq_i/fft_seq_ip_0/inst/fft_seq_ip_v3_0_S00_AXI_inst/fft_seq/butterfly/mul/cMinusDtimesA_reg/CLK
    DSP48E2_X2Y47        DSP_OUTPUT                                   r  fft_seq_i/fft_seq_ip_0/inst/fft_seq_ip_v3_0_S00_AXI_inst/fft_seq/butterfly/mul/cMinusDtimesA_reg/DSP_OUTPUT_INST/CLK
                         clock pessimism              0.141    12.260    
                         clock uncertainty           -0.160    12.100    
    DSP48E2_X2Y47        DSP_OUTPUT (Setup_DSP_OUTPUT_DSP48E2_CLK_ALU_OUT[16])
                                                      0.014    12.114    fft_seq_i/fft_seq_ip_0/inst/fft_seq_ip_v3_0_S00_AXI_inst/fft_seq/butterfly/mul/cMinusDtimesA_reg/DSP_OUTPUT_INST
  -------------------------------------------------------------------
                         required time                         12.114    
                         arrival time                          -7.144    
  -------------------------------------------------------------------
                         slack                                  4.970    

Slack (MET) :             4.970ns  (required time - arrival time)
  Source:                 fft_seq_i/fft_seq_ip_0/inst/fft_seq_ip_v3_0_S00_AXI_inst/fft_seq/butterfly/mul2R_reg[22]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fft_seq_i/fft_seq_ip_0/inst/fft_seq_ip_v3_0_S00_AXI_inst/fft_seq/butterfly/mul/cMinusDtimesA_reg/DSP_OUTPUT_INST/ALU_OUT[17]
                            (rising edge-triggered cell DSP_OUTPUT clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_pl_0 rise@10.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        4.697ns  (logic 3.344ns (71.191%)  route 1.353ns (28.809%))
  Logic Levels:           10  (CARRY8=2 DSP_A_B_DATA=1 DSP_ALU=2 DSP_M_DATA=1 DSP_MULTIPLIER=1 DSP_OUTPUT=1 DSP_PREADD_DATA=1 LUT2=1)
  Clock Path Skew:        -0.186ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.119ns = ( 12.119 - 10.000 ) 
    Source Clock Delay      (SCD):    2.447ns
    Clock Pessimism Removal (CPR):    0.141ns
  Clock Uncertainty:      0.160ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.312ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.180ns (routing 1.045ns, distribution 1.135ns)
  Clock Net Delay (Destination): 1.903ns (routing 0.955ns, distribution 0.948ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  fft_seq_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.229     0.229    fft_seq_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.038     0.267 r  fft_seq_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=4102, routed)        2.180     2.447    fft_seq_i/fft_seq_ip_0/inst/fft_seq_ip_v3_0_S00_AXI_inst/fft_seq/butterfly/s00_axi_aclk
    SLICE_X9Y125         FDRE                                         r  fft_seq_i/fft_seq_ip_0/inst/fft_seq_ip_v3_0_S00_AXI_inst/fft_seq/butterfly/mul2R_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y125         FDRE (Prop_BFF2_SLICEL_C_Q)
                                                      0.115     2.562 r  fft_seq_i/fft_seq_ip_0/inst/fft_seq_ip_v3_0_S00_AXI_inst/fft_seq/butterfly/mul2R_reg[22]/Q
                         net (fo=62, routed)          1.004     3.566    fft_seq_i/fft_seq_ip_0/inst/fft_seq_ip_v3_0_S00_AXI_inst/fft_seq/butterfly/mul/mul2R[3]
    SLICE_X8Y116         LUT2 (Prop_B6LUT_SLICEM_I0_O)
                                                      0.057     3.623 r  fft_seq_i/fft_seq_ip_0/inst/fft_seq_ip_v3_0_S00_AXI_inst/fft_seq/butterfly/mul/cMinusD_carry_i_7/O
                         net (fo=1, routed)           0.022     3.645    fft_seq_i/fft_seq_ip_0/inst/fft_seq_ip_v3_0_S00_AXI_inst/fft_seq/butterfly/mul/cMinusD_carry_i_7_n_0
    SLICE_X8Y116         CARRY8 (Prop_CARRY8_SLICEM_S[1]_CO[7])
                                                      0.267     3.912 r  fft_seq_i/fft_seq_ip_0/inst/fft_seq_ip_v3_0_S00_AXI_inst/fft_seq/butterfly/mul/cMinusD_carry/CO[7]
                         net (fo=1, routed)           0.030     3.942    fft_seq_i/fft_seq_ip_0/inst/fft_seq_ip_v3_0_S00_AXI_inst/fft_seq/butterfly/mul/cMinusD_carry_n_0
    SLICE_X8Y117         CARRY8 (Prop_CARRY8_SLICEM_CI_O[4])
                                                      0.119     4.061 f  fft_seq_i/fft_seq_ip_0/inst/fft_seq_ip_v3_0_S00_AXI_inst/fft_seq/butterfly/mul/cMinusD_carry__0/O[4]
                         net (fo=1, routed)           0.283     4.344    fft_seq_i/fft_seq_ip_0/inst/fft_seq_ip_v3_0_S00_AXI_inst/fft_seq/butterfly/mul/cMinusDtimesA0/B[14]
    DSP48E2_X2Y46        DSP_A_B_DATA (Prop_DSP_A_B_DATA_DSP48E2_B[14]_B2_DATA[14])
                                                      0.216     4.560 r  fft_seq_i/fft_seq_ip_0/inst/fft_seq_ip_v3_0_S00_AXI_inst/fft_seq/butterfly/mul/cMinusDtimesA0/DSP_A_B_DATA_INST/B2_DATA[14]
                         net (fo=1, routed)           0.000     4.560    fft_seq_i/fft_seq_ip_0/inst/fft_seq_ip_v3_0_S00_AXI_inst/fft_seq/butterfly/mul/cMinusDtimesA0/DSP_A_B_DATA.B2_DATA<14>
    DSP48E2_X2Y46        DSP_PREADD_DATA (Prop_DSP_PREADD_DATA_DSP48E2_B2_DATA[14]_B2B1[14])
                                                      0.097     4.657 r  fft_seq_i/fft_seq_ip_0/inst/fft_seq_ip_v3_0_S00_AXI_inst/fft_seq/butterfly/mul/cMinusDtimesA0/DSP_PREADD_DATA_INST/B2B1[14]
                         net (fo=1, routed)           0.000     4.657    fft_seq_i/fft_seq_ip_0/inst/fft_seq_ip_v3_0_S00_AXI_inst/fft_seq/butterfly/mul/cMinusDtimesA0/DSP_PREADD_DATA.B2B1<14>
    DSP48E2_X2Y46        DSP_MULTIPLIER (Prop_DSP_MULTIPLIER_DSP48E2_B2B1[14]_U[42])
                                                      0.773     5.430 f  fft_seq_i/fft_seq_ip_0/inst/fft_seq_ip_v3_0_S00_AXI_inst/fft_seq/butterfly/mul/cMinusDtimesA0/DSP_MULTIPLIER_INST/U[42]
                         net (fo=1, routed)           0.000     5.430    fft_seq_i/fft_seq_ip_0/inst/fft_seq_ip_v3_0_S00_AXI_inst/fft_seq/butterfly/mul/cMinusDtimesA0/DSP_MULTIPLIER.U<42>
    DSP48E2_X2Y46        DSP_M_DATA (Prop_DSP_M_DATA_DSP48E2_U[42]_U_DATA[42])
                                                      0.067     5.497 r  fft_seq_i/fft_seq_ip_0/inst/fft_seq_ip_v3_0_S00_AXI_inst/fft_seq/butterfly/mul/cMinusDtimesA0/DSP_M_DATA_INST/U_DATA[42]
                         net (fo=1, routed)           0.000     5.497    fft_seq_i/fft_seq_ip_0/inst/fft_seq_ip_v3_0_S00_AXI_inst/fft_seq/butterfly/mul/cMinusDtimesA0/DSP_M_DATA.U_DATA<42>
    DSP48E2_X2Y46        DSP_ALU (Prop_DSP_ALU_DSP48E2_U_DATA[42]_ALU_OUT[47])
                                                      0.727     6.224 f  fft_seq_i/fft_seq_ip_0/inst/fft_seq_ip_v3_0_S00_AXI_inst/fft_seq/butterfly/mul/cMinusDtimesA0/DSP_ALU_INST/ALU_OUT[47]
                         net (fo=1, routed)           0.000     6.224    fft_seq_i/fft_seq_ip_0/inst/fft_seq_ip_v3_0_S00_AXI_inst/fft_seq/butterfly/mul/cMinusDtimesA0/DSP_ALU.ALU_OUT<47>
    DSP48E2_X2Y46        DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[47]_PCOUT[47])
                                                      0.167     6.391 r  fft_seq_i/fft_seq_ip_0/inst/fft_seq_ip_v3_0_S00_AXI_inst/fft_seq/butterfly/mul/cMinusDtimesA0/DSP_OUTPUT_INST/PCOUT[47]
                         net (fo=1, routed)           0.014     6.405    fft_seq_i/fft_seq_ip_0/inst/fft_seq_ip_v3_0_S00_AXI_inst/fft_seq/butterfly/mul/cMinusDtimesA_reg/PCIN[47]
    DSP48E2_X2Y47        DSP_ALU (Prop_DSP_ALU_DSP48E2_PCIN[47]_ALU_OUT[17])
                                                      0.739     7.144 r  fft_seq_i/fft_seq_ip_0/inst/fft_seq_ip_v3_0_S00_AXI_inst/fft_seq/butterfly/mul/cMinusDtimesA_reg/DSP_ALU_INST/ALU_OUT[17]
                         net (fo=1, routed)           0.000     7.144    fft_seq_i/fft_seq_ip_0/inst/fft_seq_ip_v3_0_S00_AXI_inst/fft_seq/butterfly/mul/cMinusDtimesA_reg/DSP_ALU.ALU_OUT<17>
    DSP48E2_X2Y47        DSP_OUTPUT                                   r  fft_seq_i/fft_seq_ip_0/inst/fft_seq_ip_v3_0_S00_AXI_inst/fft_seq/butterfly/mul/cMinusDtimesA_reg/DSP_OUTPUT_INST/ALU_OUT[17]
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                     10.000    10.000 r  
    PS8_X0Y0             PS8                          0.000    10.000 r  fft_seq_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.181    10.181    fft_seq_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.035    10.216 r  fft_seq_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=4102, routed)        1.903    12.119    fft_seq_i/fft_seq_ip_0/inst/fft_seq_ip_v3_0_S00_AXI_inst/fft_seq/butterfly/mul/cMinusDtimesA_reg/CLK
    DSP48E2_X2Y47        DSP_OUTPUT                                   r  fft_seq_i/fft_seq_ip_0/inst/fft_seq_ip_v3_0_S00_AXI_inst/fft_seq/butterfly/mul/cMinusDtimesA_reg/DSP_OUTPUT_INST/CLK
                         clock pessimism              0.141    12.260    
                         clock uncertainty           -0.160    12.100    
    DSP48E2_X2Y47        DSP_OUTPUT (Setup_DSP_OUTPUT_DSP48E2_CLK_ALU_OUT[17])
                                                      0.014    12.114    fft_seq_i/fft_seq_ip_0/inst/fft_seq_ip_v3_0_S00_AXI_inst/fft_seq/butterfly/mul/cMinusDtimesA_reg/DSP_OUTPUT_INST
  -------------------------------------------------------------------
                         required time                         12.114    
                         arrival time                          -7.144    
  -------------------------------------------------------------------
                         slack                                  4.970    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.011ns  (arrival time - required time)
  Source:                 fft_seq_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fft_seq_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.231ns  (logic 0.115ns (49.784%)  route 0.116ns (50.216%))
  Logic Levels:           0  
  Clock Path Skew:        0.118ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.391ns
    Source Clock Delay      (SCD):    2.099ns
    Clock Pessimism Removal (CPR):    0.173ns
  Clock Net Delay (Source):      1.883ns (routing 0.955ns, distribution 0.928ns)
  Clock Net Delay (Destination): 2.124ns (routing 1.045ns, distribution 1.079ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  fft_seq_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.181     0.181    fft_seq_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.035     0.216 r  fft_seq_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=4102, routed)        1.883     2.099    fft_seq_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/clk
    SLICE_X4Y86          FDRE                                         r  fft_seq_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y86          FDRE (Prop_DFF2_SLICEM_C_Q)
                                                      0.115     2.214 r  fft_seq_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[6]/Q
                         net (fo=1, routed)           0.116     2.330    fft_seq_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/dout_i[6]
    SLICE_X5Y86          FDRE                                         r  fft_seq_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  fft_seq_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.229     0.229    fft_seq_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.038     0.267 r  fft_seq_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=4102, routed)        2.124     2.391    fft_seq_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/clk
    SLICE_X5Y86          FDRE                                         r  fft_seq_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[6]/C
                         clock pessimism             -0.173     2.218    
    SLICE_X5Y86          FDRE (Hold_EFF2_SLICEM_C_D)
                                                      0.102     2.320    fft_seq_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[6]
  -------------------------------------------------------------------
                         required time                         -2.320    
                         arrival time                           2.330    
  -------------------------------------------------------------------
                         slack                                  0.011    

Slack (MET) :             0.013ns  (arrival time - required time)
  Source:                 fft_seq_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fft_seq_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.243ns  (logic 0.113ns (46.502%)  route 0.130ns (53.498%))
  Logic Levels:           0  
  Clock Path Skew:        0.128ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.395ns
    Source Clock Delay      (SCD):    2.093ns
    Clock Pessimism Removal (CPR):    0.173ns
  Clock Net Delay (Source):      1.877ns (routing 0.955ns, distribution 0.922ns)
  Clock Net Delay (Destination): 2.128ns (routing 1.045ns, distribution 1.083ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  fft_seq_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.181     0.181    fft_seq_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.035     0.216 r  fft_seq_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=4102, routed)        1.877     2.093    fft_seq_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/clk
    SLICE_X7Y105         FDRE                                         r  fft_seq_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y105         FDRE (Prop_CFF2_SLICEM_C_Q)
                                                      0.113     2.206 r  fft_seq_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[4]/Q
                         net (fo=1, routed)           0.130     2.336    fft_seq_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/dout_i[4]
    SLICE_X8Y105         FDRE                                         r  fft_seq_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  fft_seq_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.229     0.229    fft_seq_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.038     0.267 r  fft_seq_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=4102, routed)        2.128     2.395    fft_seq_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/clk
    SLICE_X8Y105         FDRE                                         r  fft_seq_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[4]/C
                         clock pessimism             -0.173     2.222    
    SLICE_X8Y105         FDRE (Hold_GFF2_SLICEM_C_D)
                                                      0.102     2.324    fft_seq_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[4]
  -------------------------------------------------------------------
                         required time                         -2.324    
                         arrival time                           2.336    
  -------------------------------------------------------------------
                         slack                                  0.013    

Slack (MET) :             0.017ns  (arrival time - required time)
  Source:                 fft_seq_i/fft_seq_ip_0/inst/fft_seq_ip_v3_0_S00_AXI_inst/fft_seq/mul1Q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fft_seq_i/fft_seq_ip_0/inst/fft_seq_ip_v3_0_S00_AXI_inst/fft_seq/butterfly/tempI_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.313ns  (logic 0.112ns (35.834%)  route 0.201ns (64.166%))
  Logic Levels:           0  
  Clock Path Skew:        0.193ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.481ns
    Source Clock Delay      (SCD):    2.147ns
    Clock Pessimism Removal (CPR):    0.141ns
  Clock Net Delay (Source):      1.931ns (routing 0.955ns, distribution 0.976ns)
  Clock Net Delay (Destination): 2.214ns (routing 1.045ns, distribution 1.169ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  fft_seq_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.181     0.181    fft_seq_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.035     0.216 r  fft_seq_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=4102, routed)        1.931     2.147    fft_seq_i/fft_seq_ip_0/inst/fft_seq_ip_v3_0_S00_AXI_inst/fft_seq/s00_axi_aclk
    SLICE_X13Y117        FDRE                                         r  fft_seq_i/fft_seq_ip_0/inst/fft_seq_ip_v3_0_S00_AXI_inst/fft_seq/mul1Q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y117        FDRE (Prop_HFF_SLICEM_C_Q)
                                                      0.112     2.259 r  fft_seq_i/fft_seq_ip_0/inst/fft_seq_ip_v3_0_S00_AXI_inst/fft_seq/mul1Q_reg[0]/Q
                         net (fo=3, routed)           0.201     2.460    fft_seq_i/fft_seq_ip_0/inst/fft_seq_ip_v3_0_S00_AXI_inst/fft_seq/butterfly/tempI_reg[23]_0[0]
    SLICE_X15Y120        FDRE                                         r  fft_seq_i/fft_seq_ip_0/inst/fft_seq_ip_v3_0_S00_AXI_inst/fft_seq/butterfly/tempI_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  fft_seq_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.229     0.229    fft_seq_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.038     0.267 r  fft_seq_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=4102, routed)        2.214     2.481    fft_seq_i/fft_seq_ip_0/inst/fft_seq_ip_v3_0_S00_AXI_inst/fft_seq/butterfly/s00_axi_aclk
    SLICE_X15Y120        FDRE                                         r  fft_seq_i/fft_seq_ip_0/inst/fft_seq_ip_v3_0_S00_AXI_inst/fft_seq/butterfly/tempI_reg[0]/C
                         clock pessimism             -0.141     2.340    
    SLICE_X15Y120        FDRE (Hold_EFF2_SLICEL_C_D)
                                                      0.102     2.442    fft_seq_i/fft_seq_ip_0/inst/fft_seq_ip_v3_0_S00_AXI_inst/fft_seq/butterfly/tempI_reg[0]
  -------------------------------------------------------------------
                         required time                         -2.442    
                         arrival time                           2.460    
  -------------------------------------------------------------------
                         slack                                  0.017    

Slack (MET) :             0.018ns  (arrival time - required time)
  Source:                 fft_seq_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fft_seq_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.249ns  (logic 0.111ns (44.578%)  route 0.138ns (55.422%))
  Logic Levels:           0  
  Clock Path Skew:        0.128ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.395ns
    Source Clock Delay      (SCD):    2.093ns
    Clock Pessimism Removal (CPR):    0.173ns
  Clock Net Delay (Source):      1.877ns (routing 0.955ns, distribution 0.922ns)
  Clock Net Delay (Destination): 2.128ns (routing 1.045ns, distribution 1.083ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  fft_seq_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.181     0.181    fft_seq_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.035     0.216 r  fft_seq_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=4102, routed)        1.877     2.093    fft_seq_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/clk
    SLICE_X7Y105         FDRE                                         r  fft_seq_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y105         FDRE (Prop_BFF_SLICEM_C_Q)
                                                      0.111     2.204 r  fft_seq_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[3]/Q
                         net (fo=1, routed)           0.138     2.342    fft_seq_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/dout_i[3]
    SLICE_X8Y105         FDRE                                         r  fft_seq_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  fft_seq_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.229     0.229    fft_seq_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.038     0.267 r  fft_seq_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=4102, routed)        2.128     2.395    fft_seq_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/clk
    SLICE_X8Y105         FDRE                                         r  fft_seq_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[3]/C
                         clock pessimism             -0.173     2.222    
    SLICE_X8Y105         FDRE (Hold_HFF2_SLICEM_C_D)
                                                      0.103     2.325    fft_seq_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[3]
  -------------------------------------------------------------------
                         required time                         -2.325    
                         arrival time                           2.342    
  -------------------------------------------------------------------
                         slack                                  0.018    

Slack (MET) :             0.019ns  (arrival time - required time)
  Source:                 fft_seq_i/fft_seq_ip_0/inst/fft_seq_ip_v3_0_S00_AXI_inst/axi_araddr_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fft_seq_i/fft_seq_ip_0/inst/fft_seq_ip_v3_0_S00_AXI_inst/axi_rdata_reg[24]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.320ns  (logic 0.148ns (46.253%)  route 0.172ns (53.747%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.201ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.442ns
    Source Clock Delay      (SCD):    2.100ns
    Clock Pessimism Removal (CPR):    0.141ns
  Clock Net Delay (Source):      1.884ns (routing 0.955ns, distribution 0.929ns)
  Clock Net Delay (Destination): 2.175ns (routing 1.045ns, distribution 1.130ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  fft_seq_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.181     0.181    fft_seq_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.035     0.216 r  fft_seq_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=4102, routed)        1.884     2.100    fft_seq_i/fft_seq_ip_0/inst/fft_seq_ip_v3_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X4Y118         FDRE                                         r  fft_seq_i/fft_seq_ip_0/inst/fft_seq_ip_v3_0_S00_AXI_inst/axi_araddr_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y118         FDRE (Prop_FFF2_SLICEM_C_Q)
                                                      0.115     2.215 f  fft_seq_i/fft_seq_ip_0/inst/fft_seq_ip_v3_0_S00_AXI_inst/axi_araddr_reg[4]/Q
                         net (fo=64, routed)          0.124     2.339    fft_seq_i/fft_seq_ip_0/inst/fft_seq_ip_v3_0_S00_AXI_inst/sel0[2]
    SLICE_X2Y120         LUT6 (Prop_D6LUT_SLICEM_I3_O)
                                                      0.033     2.372 r  fft_seq_i/fft_seq_ip_0/inst/fft_seq_ip_v3_0_S00_AXI_inst/axi_rdata[24]_i_1/O
                         net (fo=1, routed)           0.048     2.420    fft_seq_i/fft_seq_ip_0/inst/fft_seq_ip_v3_0_S00_AXI_inst/reg_data_out[24]
    SLICE_X2Y120         FDRE                                         r  fft_seq_i/fft_seq_ip_0/inst/fft_seq_ip_v3_0_S00_AXI_inst/axi_rdata_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  fft_seq_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.229     0.229    fft_seq_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.038     0.267 r  fft_seq_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=4102, routed)        2.175     2.442    fft_seq_i/fft_seq_ip_0/inst/fft_seq_ip_v3_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X2Y120         FDRE                                         r  fft_seq_i/fft_seq_ip_0/inst/fft_seq_ip_v3_0_S00_AXI_inst/axi_rdata_reg[24]/C
                         clock pessimism             -0.141     2.301    
    SLICE_X2Y120         FDRE (Hold_DFF_SLICEM_C_D)
                                                      0.100     2.401    fft_seq_i/fft_seq_ip_0/inst/fft_seq_ip_v3_0_S00_AXI_inst/axi_rdata_reg[24]
  -------------------------------------------------------------------
                         required time                         -2.401    
                         arrival time                           2.420    
  -------------------------------------------------------------------
                         slack                                  0.019    

Slack (MET) :             0.024ns  (arrival time - required time)
  Source:                 fft_seq_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fft_seq_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.248ns  (logic 0.112ns (45.161%)  route 0.136ns (54.839%))
  Logic Levels:           0  
  Clock Path Skew:        0.121ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.422ns
    Source Clock Delay      (SCD):    2.124ns
    Clock Pessimism Removal (CPR):    0.176ns
  Clock Net Delay (Source):      1.908ns (routing 0.955ns, distribution 0.953ns)
  Clock Net Delay (Destination): 2.155ns (routing 1.045ns, distribution 1.110ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  fft_seq_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.181     0.181    fft_seq_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.035     0.216 r  fft_seq_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=4102, routed)        1.908     2.124    fft_seq_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/clk
    SLICE_X4Y150         FDRE                                         r  fft_seq_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y150         FDRE (Prop_DFF_SLICEM_C_Q)
                                                      0.112     2.236 r  fft_seq_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[7]/Q
                         net (fo=1, routed)           0.136     2.372    fft_seq_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/dout_i[7]
    SLICE_X3Y150         FDRE                                         r  fft_seq_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  fft_seq_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.229     0.229    fft_seq_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.038     0.267 r  fft_seq_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=4102, routed)        2.155     2.422    fft_seq_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/clk
    SLICE_X3Y150         FDRE                                         r  fft_seq_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[7]/C
                         clock pessimism             -0.176     2.245    
    SLICE_X3Y150         FDRE (Hold_GFF2_SLICEL_C_D)
                                                      0.103     2.348    fft_seq_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[7]
  -------------------------------------------------------------------
                         required time                         -2.348    
                         arrival time                           2.372    
  -------------------------------------------------------------------
                         slack                                  0.024    

Slack (MET) :             0.025ns  (arrival time - required time)
  Source:                 fft_seq_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[20]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fft_seq_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[20]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.230ns  (logic 0.115ns (50.000%)  route 0.115ns (50.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.103ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.419ns
    Source Clock Delay      (SCD):    2.140ns
    Clock Pessimism Removal (CPR):    0.176ns
  Clock Net Delay (Source):      1.924ns (routing 0.955ns, distribution 0.969ns)
  Clock Net Delay (Destination): 2.152ns (routing 1.045ns, distribution 1.107ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  fft_seq_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.181     0.181    fft_seq_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.035     0.216 r  fft_seq_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=4102, routed)        1.924     2.140    fft_seq_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/clk
    SLICE_X4Y149         FDRE                                         r  fft_seq_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y149         FDRE (Prop_DFF2_SLICEM_C_Q)
                                                      0.115     2.255 r  fft_seq_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[20]/Q
                         net (fo=1, routed)           0.115     2.370    fft_seq_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/dout_i[20]
    SLICE_X2Y149         FDRE                                         r  fft_seq_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  fft_seq_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.229     0.229    fft_seq_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.038     0.267 r  fft_seq_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=4102, routed)        2.152     2.419    fft_seq_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/clk
    SLICE_X2Y149         FDRE                                         r  fft_seq_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[20]/C
                         clock pessimism             -0.176     2.243    
    SLICE_X2Y149         FDRE (Hold_EFF2_SLICEM_C_D)
                                                      0.102     2.345    fft_seq_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[20]
  -------------------------------------------------------------------
                         required time                         -2.345    
                         arrival time                           2.370    
  -------------------------------------------------------------------
                         slack                                  0.025    

Slack (MET) :             0.028ns  (arrival time - required time)
  Source:                 fft_seq_i/fft_seq_ip_0/inst/fft_seq_ip_v3_0_S00_AXI_inst/fft_seq/mul2Q_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fft_seq_i/fft_seq_ip_0/inst/fft_seq_ip_v3_0_S00_AXI_inst/fft_seq/butterfly/mul1I_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.222ns  (logic 0.112ns (50.450%)  route 0.110ns (49.550%))
  Logic Levels:           0  
  Clock Path Skew:        0.093ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.453ns
    Source Clock Delay      (SCD):    2.184ns
    Clock Pessimism Removal (CPR):    0.176ns
  Clock Net Delay (Source):      1.968ns (routing 0.955ns, distribution 1.013ns)
  Clock Net Delay (Destination): 2.186ns (routing 1.045ns, distribution 1.141ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  fft_seq_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.181     0.181    fft_seq_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.035     0.216 r  fft_seq_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=4102, routed)        1.968     2.184    fft_seq_i/fft_seq_ip_0/inst/fft_seq_ip_v3_0_S00_AXI_inst/fft_seq/s00_axi_aclk
    SLICE_X12Y127        FDRE                                         r  fft_seq_i/fft_seq_ip_0/inst/fft_seq_ip_v3_0_S00_AXI_inst/fft_seq/mul2Q_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y127        FDRE (Prop_DFF_SLICEM_C_Q)
                                                      0.112     2.296 r  fft_seq_i/fft_seq_ip_0/inst/fft_seq_ip_v3_0_S00_AXI_inst/fft_seq/mul2Q_reg[14]/Q
                         net (fo=1, routed)           0.110     2.406    fft_seq_i/fft_seq_ip_0/inst/fft_seq_ip_v3_0_S00_AXI_inst/fft_seq/butterfly/mul1I_reg[23]_0[14]
    SLICE_X11Y127        FDRE                                         r  fft_seq_i/fft_seq_ip_0/inst/fft_seq_ip_v3_0_S00_AXI_inst/fft_seq/butterfly/mul1I_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  fft_seq_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.229     0.229    fft_seq_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.038     0.267 r  fft_seq_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=4102, routed)        2.186     2.453    fft_seq_i/fft_seq_ip_0/inst/fft_seq_ip_v3_0_S00_AXI_inst/fft_seq/butterfly/s00_axi_aclk
    SLICE_X11Y127        FDRE                                         r  fft_seq_i/fft_seq_ip_0/inst/fft_seq_ip_v3_0_S00_AXI_inst/fft_seq/butterfly/mul1I_reg[14]/C
                         clock pessimism             -0.176     2.277    
    SLICE_X11Y127        FDRE (Hold_EFF_SLICEL_C_D)
                                                      0.101     2.378    fft_seq_i/fft_seq_ip_0/inst/fft_seq_ip_v3_0_S00_AXI_inst/fft_seq/butterfly/mul1I_reg[14]
  -------------------------------------------------------------------
                         required time                         -2.378    
                         arrival time                           2.406    
  -------------------------------------------------------------------
                         slack                                  0.028    

Slack (MET) :             0.028ns  (arrival time - required time)
  Source:                 fft_seq_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fft_seq_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.226ns  (logic 0.114ns (50.443%)  route 0.112ns (49.558%))
  Logic Levels:           0  
  Clock Path Skew:        0.097ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.413ns
    Source Clock Delay      (SCD):    2.140ns
    Clock Pessimism Removal (CPR):    0.176ns
  Clock Net Delay (Source):      1.924ns (routing 0.955ns, distribution 0.969ns)
  Clock Net Delay (Destination): 2.146ns (routing 1.045ns, distribution 1.101ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  fft_seq_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.181     0.181    fft_seq_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.035     0.216 r  fft_seq_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=4102, routed)        1.924     2.140    fft_seq_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/clk
    SLICE_X4Y149         FDRE                                         r  fft_seq_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y149         FDRE (Prop_BFF2_SLICEM_C_Q)
                                                      0.114     2.254 r  fft_seq_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[16]/Q
                         net (fo=1, routed)           0.112     2.366    fft_seq_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/dout_i[16]
    SLICE_X3Y149         FDRE                                         r  fft_seq_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  fft_seq_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.229     0.229    fft_seq_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.038     0.267 r  fft_seq_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=4102, routed)        2.146     2.413    fft_seq_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/clk
    SLICE_X3Y149         FDRE                                         r  fft_seq_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[16]/C
                         clock pessimism             -0.176     2.237    
    SLICE_X3Y149         FDRE (Hold_EFF_SLICEL_C_D)
                                                      0.101     2.338    fft_seq_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[16]
  -------------------------------------------------------------------
                         required time                         -2.338    
                         arrival time                           2.366    
  -------------------------------------------------------------------
                         slack                                  0.028    

Slack (MET) :             0.030ns  (arrival time - required time)
  Source:                 fft_seq_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fft_seq_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.255ns  (logic 0.111ns (43.529%)  route 0.144ns (56.471%))
  Logic Levels:           0  
  Clock Path Skew:        0.124ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.425ns
    Source Clock Delay      (SCD):    2.124ns
    Clock Pessimism Removal (CPR):    0.176ns
  Clock Net Delay (Source):      1.908ns (routing 0.955ns, distribution 0.953ns)
  Clock Net Delay (Destination): 2.158ns (routing 1.045ns, distribution 1.113ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  fft_seq_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.181     0.181    fft_seq_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.035     0.216 r  fft_seq_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=4102, routed)        1.908     2.124    fft_seq_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/clk
    SLICE_X4Y150         FDRE                                         r  fft_seq_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y150         FDRE (Prop_FFF_SLICEM_C_Q)
                                                      0.111     2.235 r  fft_seq_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[11]/Q
                         net (fo=1, routed)           0.144     2.379    fft_seq_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/dout_i[11]
    SLICE_X3Y152         FDRE                                         r  fft_seq_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  fft_seq_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.229     0.229    fft_seq_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.038     0.267 r  fft_seq_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=4102, routed)        2.158     2.425    fft_seq_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/clk
    SLICE_X3Y152         FDRE                                         r  fft_seq_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[11]/C
                         clock pessimism             -0.176     2.248    
    SLICE_X3Y152         FDRE (Hold_EFF_SLICEL_C_D)
                                                      0.101     2.349    fft_seq_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[11]
  -------------------------------------------------------------------
                         required time                         -2.349    
                         arrival time                           2.379    
  -------------------------------------------------------------------
                         slack                                  0.030    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_pl_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { fft_seq_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0] }

Check Type        Corner  Lib Pin          Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location      Pin
Min Period        n/a     PS8/MAXIGP0ACLK  n/a            3.000         10.000      7.000      PS8_X0Y0      fft_seq_i/zynq_ultra_ps_e_0/inst/PS8_i/MAXIGP0ACLK
Min Period        n/a     PS8/MAXIGP1ACLK  n/a            3.000         10.000      7.000      PS8_X0Y0      fft_seq_i/zynq_ultra_ps_e_0/inst/PS8_i/MAXIGP1ACLK
Min Period        n/a     RAMD32/CLK       n/a            1.524         10.000      8.476      SLICE_X7Y105  fft_seq_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_13/RAMA/CLK
Min Period        n/a     RAMD32/CLK       n/a            1.524         10.000      8.476      SLICE_X7Y105  fft_seq_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_13/RAMA_D1/CLK
Min Period        n/a     RAMD32/CLK       n/a            1.524         10.000      8.476      SLICE_X7Y105  fft_seq_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_13/RAMB/CLK
Min Period        n/a     RAMD32/CLK       n/a            1.524         10.000      8.476      SLICE_X7Y105  fft_seq_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_13/RAMB_D1/CLK
Min Period        n/a     RAMD32/CLK       n/a            1.524         10.000      8.476      SLICE_X7Y105  fft_seq_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_13/RAMC/CLK
Min Period        n/a     RAMD32/CLK       n/a            1.524         10.000      8.476      SLICE_X7Y105  fft_seq_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_13/RAMC_D1/CLK
Min Period        n/a     RAMD32/CLK       n/a            1.524         10.000      8.476      SLICE_X7Y105  fft_seq_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_13/RAMD/CLK
Min Period        n/a     RAMD32/CLK       n/a            1.524         10.000      8.476      SLICE_X7Y105  fft_seq_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_13/RAMD_D1/CLK
Low Pulse Width   Slow    PS8/MAXIGP0ACLK  n/a            1.500         5.000       3.500      PS8_X0Y0      fft_seq_i/zynq_ultra_ps_e_0/inst/PS8_i/MAXIGP0ACLK
Low Pulse Width   Fast    PS8/MAXIGP0ACLK  n/a            1.500         5.000       3.500      PS8_X0Y0      fft_seq_i/zynq_ultra_ps_e_0/inst/PS8_i/MAXIGP0ACLK
Low Pulse Width   Slow    PS8/MAXIGP1ACLK  n/a            1.500         5.000       3.500      PS8_X0Y0      fft_seq_i/zynq_ultra_ps_e_0/inst/PS8_i/MAXIGP1ACLK
Low Pulse Width   Fast    PS8/MAXIGP1ACLK  n/a            1.500         5.000       3.500      PS8_X0Y0      fft_seq_i/zynq_ultra_ps_e_0/inst/PS8_i/MAXIGP1ACLK
Low Pulse Width   Slow    RAMD32/CLK       n/a            0.762         5.000       4.238      SLICE_X7Y105  fft_seq_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_13/RAMA/CLK
Low Pulse Width   Fast    RAMD32/CLK       n/a            0.762         5.000       4.238      SLICE_X7Y105  fft_seq_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_13/RAMA/CLK
Low Pulse Width   Slow    RAMD32/CLK       n/a            0.762         5.000       4.238      SLICE_X7Y105  fft_seq_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_13/RAMA_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK       n/a            0.762         5.000       4.238      SLICE_X7Y105  fft_seq_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_13/RAMA_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK       n/a            0.762         5.000       4.238      SLICE_X7Y105  fft_seq_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_13/RAMB/CLK
Low Pulse Width   Fast    RAMD32/CLK       n/a            0.762         5.000       4.238      SLICE_X7Y105  fft_seq_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_13/RAMB/CLK
High Pulse Width  Slow    PS8/MAXIGP0ACLK  n/a            1.500         5.000       3.500      PS8_X0Y0      fft_seq_i/zynq_ultra_ps_e_0/inst/PS8_i/MAXIGP0ACLK
High Pulse Width  Fast    PS8/MAXIGP0ACLK  n/a            1.500         5.000       3.500      PS8_X0Y0      fft_seq_i/zynq_ultra_ps_e_0/inst/PS8_i/MAXIGP0ACLK
High Pulse Width  Slow    PS8/MAXIGP1ACLK  n/a            1.500         5.000       3.500      PS8_X0Y0      fft_seq_i/zynq_ultra_ps_e_0/inst/PS8_i/MAXIGP1ACLK
High Pulse Width  Fast    PS8/MAXIGP1ACLK  n/a            1.500         5.000       3.500      PS8_X0Y0      fft_seq_i/zynq_ultra_ps_e_0/inst/PS8_i/MAXIGP1ACLK
High Pulse Width  Slow    RAMD32/CLK       n/a            0.762         5.000       4.238      SLICE_X7Y105  fft_seq_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_13/RAMA/CLK
High Pulse Width  Fast    RAMD32/CLK       n/a            0.762         5.000       4.238      SLICE_X7Y105  fft_seq_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_13/RAMA/CLK
High Pulse Width  Slow    RAMD32/CLK       n/a            0.762         5.000       4.238      SLICE_X7Y105  fft_seq_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_13/RAMA_D1/CLK
High Pulse Width  Fast    RAMD32/CLK       n/a            0.762         5.000       4.238      SLICE_X7Y105  fft_seq_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_13/RAMA_D1/CLK
High Pulse Width  Slow    RAMD32/CLK       n/a            0.762         5.000       4.238      SLICE_X7Y105  fft_seq_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_13/RAMB/CLK
High Pulse Width  Fast    RAMD32/CLK       n/a            0.762         5.000       4.238      SLICE_X7Y105  fft_seq_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_13/RAMB/CLK



---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_pl_0
  To Clock:  clk_pl_0

Setup :            0  Failing Endpoints,  Worst Slack        8.280ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.239ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             8.280ns  (required time - arrival time)
  Source:                 fft_seq_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fft_seq_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_i_reg/CLR
                            (recovery check against rising-edge clock clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_pl_0 rise@10.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        1.398ns  (logic 0.270ns (19.309%)  route 1.128ns (80.691%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.069ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.103ns = ( 12.103 - 10.000 ) 
    Source Clock Delay      (SCD):    2.397ns
    Clock Pessimism Removal (CPR):    0.224ns
  Clock Uncertainty:      0.160ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.312ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.130ns (routing 1.045ns, distribution 1.085ns)
  Clock Net Delay (Destination): 1.887ns (routing 0.955ns, distribution 0.932ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  fft_seq_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.229     0.229    fft_seq_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.038     0.267 r  fft_seq_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=4102, routed)        2.130     2.397    fft_seq_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X8Y105         FDPE                                         r  fft_seq_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y105         FDPE (Prop_AFF2_SLICEM_C_Q)
                                                      0.118     2.515 f  fft_seq_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=3, routed)           0.188     2.702    fft_seq_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.rst_wr_reg2
    SLICE_X8Y105         LUT3 (Prop_G6LUT_SLICEM_I2_O)
                                                      0.152     2.854 f  fft_seq_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gpregsm1.curr_fwft_state[1]_i_2/O
                         net (fo=32, routed)          0.941     3.795    fft_seq_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/AR[0]
    SLICE_X8Y102         FDCE                                         f  fft_seq_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_i_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                     10.000    10.000 r  
    PS8_X0Y0             PS8                          0.000    10.000 r  fft_seq_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.181    10.181    fft_seq_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.035    10.216 r  fft_seq_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=4102, routed)        1.887    12.103    fft_seq_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/clk
    SLICE_X8Y102         FDCE                                         r  fft_seq_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_i_reg/C
                         clock pessimism              0.224    12.328    
                         clock uncertainty           -0.160    12.167    
    SLICE_X8Y102         FDCE (Recov_EFF_SLICEM_C_CLR)
                                                     -0.093    12.074    fft_seq_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_i_reg
  -------------------------------------------------------------------
                         required time                         12.074    
                         arrival time                          -3.795    
  -------------------------------------------------------------------
                         slack                                  8.280    

Slack (MET) :             8.291ns  (required time - arrival time)
  Source:                 fft_seq_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fft_seq_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_fb_o_i_reg/PRE
                            (recovery check against rising-edge clock clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_pl_0 rise@10.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        1.383ns  (logic 0.270ns (19.519%)  route 1.113ns (80.481%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.073ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.099ns = ( 12.099 - 10.000 ) 
    Source Clock Delay      (SCD):    2.397ns
    Clock Pessimism Removal (CPR):    0.224ns
  Clock Uncertainty:      0.160ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.312ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.130ns (routing 1.045ns, distribution 1.085ns)
  Clock Net Delay (Destination): 1.883ns (routing 0.955ns, distribution 0.928ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  fft_seq_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.229     0.229    fft_seq_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.038     0.267 r  fft_seq_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=4102, routed)        2.130     2.397    fft_seq_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X8Y105         FDPE                                         r  fft_seq_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y105         FDPE (Prop_AFF2_SLICEM_C_Q)
                                                      0.118     2.515 f  fft_seq_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=3, routed)           0.188     2.702    fft_seq_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.rst_wr_reg2
    SLICE_X8Y105         LUT3 (Prop_G6LUT_SLICEM_I2_O)
                                                      0.152     2.854 f  fft_seq_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gpregsm1.curr_fwft_state[1]_i_2/O
                         net (fo=32, routed)          0.926     3.780    fft_seq_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_reg_0
    SLICE_X9Y102         FDPE                                         f  fft_seq_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_fb_o_i_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                     10.000    10.000 r  
    PS8_X0Y0             PS8                          0.000    10.000 r  fft_seq_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.181    10.181    fft_seq_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.035    10.216 r  fft_seq_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=4102, routed)        1.883    12.099    fft_seq_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/clk
    SLICE_X9Y102         FDPE                                         r  fft_seq_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_fb_o_i_reg/C
                         clock pessimism              0.224    12.324    
                         clock uncertainty           -0.160    12.163    
    SLICE_X9Y102         FDPE (Recov_DFF2_SLICEL_C_PRE)
                                                     -0.093    12.070    fft_seq_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_fb_o_i_reg
  -------------------------------------------------------------------
                         required time                         12.070    
                         arrival time                          -3.780    
  -------------------------------------------------------------------
                         slack                                  8.291    

Slack (MET) :             8.291ns  (required time - arrival time)
  Source:                 fft_seq_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fft_seq_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.curr_fwft_state_reg[0]/CLR
                            (recovery check against rising-edge clock clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_pl_0 rise@10.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        1.383ns  (logic 0.270ns (19.519%)  route 1.113ns (80.481%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.073ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.099ns = ( 12.099 - 10.000 ) 
    Source Clock Delay      (SCD):    2.397ns
    Clock Pessimism Removal (CPR):    0.224ns
  Clock Uncertainty:      0.160ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.312ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.130ns (routing 1.045ns, distribution 1.085ns)
  Clock Net Delay (Destination): 1.883ns (routing 0.955ns, distribution 0.928ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  fft_seq_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.229     0.229    fft_seq_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.038     0.267 r  fft_seq_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=4102, routed)        2.130     2.397    fft_seq_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X8Y105         FDPE                                         r  fft_seq_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y105         FDPE (Prop_AFF2_SLICEM_C_Q)
                                                      0.118     2.515 f  fft_seq_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=3, routed)           0.188     2.702    fft_seq_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.rst_wr_reg2
    SLICE_X8Y105         LUT3 (Prop_G6LUT_SLICEM_I2_O)
                                                      0.152     2.854 f  fft_seq_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gpregsm1.curr_fwft_state[1]_i_2/O
                         net (fo=32, routed)          0.926     3.780    fft_seq_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_reg_0
    SLICE_X9Y102         FDCE                                         f  fft_seq_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.curr_fwft_state_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                     10.000    10.000 r  
    PS8_X0Y0             PS8                          0.000    10.000 r  fft_seq_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.181    10.181    fft_seq_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.035    10.216 r  fft_seq_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=4102, routed)        1.883    12.099    fft_seq_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/clk
    SLICE_X9Y102         FDCE                                         r  fft_seq_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.curr_fwft_state_reg[0]/C
                         clock pessimism              0.224    12.324    
                         clock uncertainty           -0.160    12.163    
    SLICE_X9Y102         FDCE (Recov_CFF_SLICEL_C_CLR)
                                                     -0.093    12.070    fft_seq_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.curr_fwft_state_reg[0]
  -------------------------------------------------------------------
                         required time                         12.070    
                         arrival time                          -3.780    
  -------------------------------------------------------------------
                         slack                                  8.291    

Slack (MET) :             8.291ns  (required time - arrival time)
  Source:                 fft_seq_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fft_seq_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.curr_fwft_state_reg[1]/CLR
                            (recovery check against rising-edge clock clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_pl_0 rise@10.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        1.383ns  (logic 0.270ns (19.519%)  route 1.113ns (80.481%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.073ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.099ns = ( 12.099 - 10.000 ) 
    Source Clock Delay      (SCD):    2.397ns
    Clock Pessimism Removal (CPR):    0.224ns
  Clock Uncertainty:      0.160ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.312ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.130ns (routing 1.045ns, distribution 1.085ns)
  Clock Net Delay (Destination): 1.883ns (routing 0.955ns, distribution 0.928ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  fft_seq_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.229     0.229    fft_seq_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.038     0.267 r  fft_seq_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=4102, routed)        2.130     2.397    fft_seq_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X8Y105         FDPE                                         r  fft_seq_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y105         FDPE (Prop_AFF2_SLICEM_C_Q)
                                                      0.118     2.515 f  fft_seq_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=3, routed)           0.188     2.702    fft_seq_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.rst_wr_reg2
    SLICE_X8Y105         LUT3 (Prop_G6LUT_SLICEM_I2_O)
                                                      0.152     2.854 f  fft_seq_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gpregsm1.curr_fwft_state[1]_i_2/O
                         net (fo=32, routed)          0.926     3.780    fft_seq_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_reg_0
    SLICE_X9Y102         FDCE                                         f  fft_seq_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.curr_fwft_state_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                     10.000    10.000 r  
    PS8_X0Y0             PS8                          0.000    10.000 r  fft_seq_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.181    10.181    fft_seq_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.035    10.216 r  fft_seq_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=4102, routed)        1.883    12.099    fft_seq_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/clk
    SLICE_X9Y102         FDCE                                         r  fft_seq_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.curr_fwft_state_reg[1]/C
                         clock pessimism              0.224    12.324    
                         clock uncertainty           -0.160    12.163    
    SLICE_X9Y102         FDCE (Recov_CFF2_SLICEL_C_CLR)
                                                     -0.093    12.070    fft_seq_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.curr_fwft_state_reg[1]
  -------------------------------------------------------------------
                         required time                         12.070    
                         arrival time                          -3.780    
  -------------------------------------------------------------------
                         slack                                  8.291    

Slack (MET) :             8.291ns  (required time - arrival time)
  Source:                 fft_seq_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fft_seq_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_reg/CLR
                            (recovery check against rising-edge clock clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_pl_0 rise@10.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        1.383ns  (logic 0.270ns (19.519%)  route 1.113ns (80.481%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.073ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.099ns = ( 12.099 - 10.000 ) 
    Source Clock Delay      (SCD):    2.397ns
    Clock Pessimism Removal (CPR):    0.224ns
  Clock Uncertainty:      0.160ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.312ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.130ns (routing 1.045ns, distribution 1.085ns)
  Clock Net Delay (Destination): 1.883ns (routing 0.955ns, distribution 0.928ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  fft_seq_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.229     0.229    fft_seq_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.038     0.267 r  fft_seq_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=4102, routed)        2.130     2.397    fft_seq_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X8Y105         FDPE                                         r  fft_seq_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y105         FDPE (Prop_AFF2_SLICEM_C_Q)
                                                      0.118     2.515 f  fft_seq_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=3, routed)           0.188     2.702    fft_seq_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.rst_wr_reg2
    SLICE_X8Y105         LUT3 (Prop_G6LUT_SLICEM_I2_O)
                                                      0.152     2.854 f  fft_seq_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gpregsm1.curr_fwft_state[1]_i_2/O
                         net (fo=32, routed)          0.926     3.780    fft_seq_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_reg_0
    SLICE_X9Y102         FDCE                                         f  fft_seq_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                     10.000    10.000 r  
    PS8_X0Y0             PS8                          0.000    10.000 r  fft_seq_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.181    10.181    fft_seq_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.035    10.216 r  fft_seq_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=4102, routed)        1.883    12.099    fft_seq_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/clk
    SLICE_X9Y102         FDCE                                         r  fft_seq_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_reg/C
                         clock pessimism              0.224    12.324    
                         clock uncertainty           -0.160    12.163    
    SLICE_X9Y102         FDCE (Recov_BFF2_SLICEL_C_CLR)
                                                     -0.093    12.070    fft_seq_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_reg
  -------------------------------------------------------------------
                         required time                         12.070    
                         arrival time                          -3.780    
  -------------------------------------------------------------------
                         slack                                  8.291    

Slack (MET) :             8.293ns  (required time - arrival time)
  Source:                 fft_seq_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fft_seq_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_fb_i_reg/PRE
                            (recovery check against rising-edge clock clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_pl_0 rise@10.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        1.383ns  (logic 0.270ns (19.519%)  route 1.113ns (80.481%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.070ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.102ns = ( 12.102 - 10.000 ) 
    Source Clock Delay      (SCD):    2.397ns
    Clock Pessimism Removal (CPR):    0.224ns
  Clock Uncertainty:      0.160ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.312ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.130ns (routing 1.045ns, distribution 1.085ns)
  Clock Net Delay (Destination): 1.886ns (routing 0.955ns, distribution 0.931ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  fft_seq_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.229     0.229    fft_seq_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.038     0.267 r  fft_seq_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=4102, routed)        2.130     2.397    fft_seq_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X8Y105         FDPE                                         r  fft_seq_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y105         FDPE (Prop_AFF2_SLICEM_C_Q)
                                                      0.118     2.515 f  fft_seq_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=3, routed)           0.188     2.702    fft_seq_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.rst_wr_reg2
    SLICE_X8Y105         LUT3 (Prop_G6LUT_SLICEM_I2_O)
                                                      0.152     2.854 f  fft_seq_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gpregsm1.curr_fwft_state[1]_i_2/O
                         net (fo=32, routed)          0.926     3.780    fft_seq_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_reg_0
    SLICE_X9Y102         FDPE                                         f  fft_seq_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_fb_i_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                     10.000    10.000 r  
    PS8_X0Y0             PS8                          0.000    10.000 r  fft_seq_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.181    10.181    fft_seq_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.035    10.216 r  fft_seq_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=4102, routed)        1.886    12.102    fft_seq_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/clk
    SLICE_X9Y102         FDPE                                         r  fft_seq_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_fb_i_reg/C
                         clock pessimism              0.224    12.327    
                         clock uncertainty           -0.160    12.166    
    SLICE_X9Y102         FDPE (Recov_EFF_SLICEL_C_PRE)
                                                     -0.093    12.073    fft_seq_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_fb_i_reg
  -------------------------------------------------------------------
                         required time                         12.073    
                         arrival time                          -3.780    
  -------------------------------------------------------------------
                         slack                                  8.293    

Slack (MET) :             8.293ns  (required time - arrival time)
  Source:                 fft_seq_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fft_seq_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_i_reg/PRE
                            (recovery check against rising-edge clock clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_pl_0 rise@10.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        1.383ns  (logic 0.270ns (19.519%)  route 1.113ns (80.481%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.070ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.102ns = ( 12.102 - 10.000 ) 
    Source Clock Delay      (SCD):    2.397ns
    Clock Pessimism Removal (CPR):    0.224ns
  Clock Uncertainty:      0.160ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.312ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.130ns (routing 1.045ns, distribution 1.085ns)
  Clock Net Delay (Destination): 1.886ns (routing 0.955ns, distribution 0.931ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  fft_seq_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.229     0.229    fft_seq_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.038     0.267 r  fft_seq_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=4102, routed)        2.130     2.397    fft_seq_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X8Y105         FDPE                                         r  fft_seq_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y105         FDPE (Prop_AFF2_SLICEM_C_Q)
                                                      0.118     2.515 f  fft_seq_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=3, routed)           0.188     2.702    fft_seq_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.rst_wr_reg2
    SLICE_X8Y105         LUT3 (Prop_G6LUT_SLICEM_I2_O)
                                                      0.152     2.854 f  fft_seq_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gpregsm1.curr_fwft_state[1]_i_2/O
                         net (fo=32, routed)          0.926     3.780    fft_seq_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_reg_0
    SLICE_X9Y102         FDPE                                         f  fft_seq_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_i_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                     10.000    10.000 r  
    PS8_X0Y0             PS8                          0.000    10.000 r  fft_seq_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.181    10.181    fft_seq_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.035    10.216 r  fft_seq_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=4102, routed)        1.886    12.102    fft_seq_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/clk
    SLICE_X9Y102         FDPE                                         r  fft_seq_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_i_reg/C
                         clock pessimism              0.224    12.327    
                         clock uncertainty           -0.160    12.166    
    SLICE_X9Y102         FDPE (Recov_EFF2_SLICEL_C_PRE)
                                                     -0.093    12.073    fft_seq_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_i_reg
  -------------------------------------------------------------------
                         required time                         12.073    
                         arrival time                          -3.780    
  -------------------------------------------------------------------
                         slack                                  8.293    

Slack (MET) :             8.293ns  (required time - arrival time)
  Source:                 fft_seq_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fft_seq_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_fb_i_reg/PRE
                            (recovery check against rising-edge clock clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_pl_0 rise@10.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        1.383ns  (logic 0.270ns (19.519%)  route 1.113ns (80.481%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.070ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.102ns = ( 12.102 - 10.000 ) 
    Source Clock Delay      (SCD):    2.397ns
    Clock Pessimism Removal (CPR):    0.224ns
  Clock Uncertainty:      0.160ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.312ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.130ns (routing 1.045ns, distribution 1.085ns)
  Clock Net Delay (Destination): 1.886ns (routing 0.955ns, distribution 0.931ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  fft_seq_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.229     0.229    fft_seq_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.038     0.267 r  fft_seq_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=4102, routed)        2.130     2.397    fft_seq_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X8Y105         FDPE                                         r  fft_seq_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y105         FDPE (Prop_AFF2_SLICEM_C_Q)
                                                      0.118     2.515 f  fft_seq_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=3, routed)           0.188     2.702    fft_seq_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.rst_wr_reg2
    SLICE_X8Y105         LUT3 (Prop_G6LUT_SLICEM_I2_O)
                                                      0.152     2.854 f  fft_seq_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gpregsm1.curr_fwft_state[1]_i_2/O
                         net (fo=32, routed)          0.926     3.780    fft_seq_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_reg_0
    SLICE_X9Y102         FDPE                                         f  fft_seq_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_fb_i_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                     10.000    10.000 r  
    PS8_X0Y0             PS8                          0.000    10.000 r  fft_seq_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.181    10.181    fft_seq_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.035    10.216 r  fft_seq_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=4102, routed)        1.886    12.102    fft_seq_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/clk
    SLICE_X9Y102         FDPE                                         r  fft_seq_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_fb_i_reg/C
                         clock pessimism              0.224    12.327    
                         clock uncertainty           -0.160    12.166    
    SLICE_X9Y102         FDPE (Recov_FFF_SLICEL_C_PRE)
                                                     -0.093    12.073    fft_seq_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_fb_i_reg
  -------------------------------------------------------------------
                         required time                         12.073    
                         arrival time                          -3.780    
  -------------------------------------------------------------------
                         slack                                  8.293    

Slack (MET) :             8.293ns  (required time - arrival time)
  Source:                 fft_seq_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fft_seq_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_i_reg/PRE
                            (recovery check against rising-edge clock clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_pl_0 rise@10.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        1.383ns  (logic 0.270ns (19.519%)  route 1.113ns (80.481%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.070ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.102ns = ( 12.102 - 10.000 ) 
    Source Clock Delay      (SCD):    2.397ns
    Clock Pessimism Removal (CPR):    0.224ns
  Clock Uncertainty:      0.160ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.312ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.130ns (routing 1.045ns, distribution 1.085ns)
  Clock Net Delay (Destination): 1.886ns (routing 0.955ns, distribution 0.931ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  fft_seq_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.229     0.229    fft_seq_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.038     0.267 r  fft_seq_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=4102, routed)        2.130     2.397    fft_seq_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X8Y105         FDPE                                         r  fft_seq_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y105         FDPE (Prop_AFF2_SLICEM_C_Q)
                                                      0.118     2.515 f  fft_seq_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=3, routed)           0.188     2.702    fft_seq_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.rst_wr_reg2
    SLICE_X8Y105         LUT3 (Prop_G6LUT_SLICEM_I2_O)
                                                      0.152     2.854 f  fft_seq_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gpregsm1.curr_fwft_state[1]_i_2/O
                         net (fo=32, routed)          0.926     3.780    fft_seq_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_reg_0
    SLICE_X9Y102         FDPE                                         f  fft_seq_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_i_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                     10.000    10.000 r  
    PS8_X0Y0             PS8                          0.000    10.000 r  fft_seq_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.181    10.181    fft_seq_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.035    10.216 r  fft_seq_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=4102, routed)        1.886    12.102    fft_seq_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/clk
    SLICE_X9Y102         FDPE                                         r  fft_seq_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_i_reg/C
                         clock pessimism              0.224    12.327    
                         clock uncertainty           -0.160    12.166    
    SLICE_X9Y102         FDPE (Recov_FFF2_SLICEL_C_PRE)
                                                     -0.093    12.073    fft_seq_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_i_reg
  -------------------------------------------------------------------
                         required time                         12.073    
                         arrival time                          -3.780    
  -------------------------------------------------------------------
                         slack                                  8.293    

Slack (MET) :             8.519ns  (required time - arrival time)
  Source:                 fft_seq_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fft_seq_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[2]/CLR
                            (recovery check against rising-edge clock clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_pl_0 rise@10.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        1.114ns  (logic 0.270ns (24.232%)  route 0.844ns (75.768%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.114ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.155ns = ( 12.155 - 10.000 ) 
    Source Clock Delay      (SCD):    2.445ns
    Clock Pessimism Removal (CPR):    0.176ns
  Clock Uncertainty:      0.160ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.312ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.178ns (routing 1.045ns, distribution 1.133ns)
  Clock Net Delay (Destination): 1.939ns (routing 0.955ns, distribution 0.984ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  fft_seq_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.229     0.229    fft_seq_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.038     0.267 r  fft_seq_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=4102, routed)        2.178     2.445    fft_seq_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X8Y144         FDPE                                         r  fft_seq_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y144         FDPE (Prop_AFF2_SLICEM_C_Q)
                                                      0.118     2.563 f  fft_seq_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=3, routed)           0.234     2.797    fft_seq_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.rst_wr_reg2
    SLICE_X6Y144         LUT3 (Prop_A6LUT_SLICEL_I2_O)
                                                      0.152     2.949 f  fft_seq_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gpregsm1.curr_fwft_state[1]_i_2/O
                         net (fo=32, routed)          0.610     3.559    fft_seq_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/AR[0]
    SLICE_X5Y142         FDCE                                         f  fft_seq_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                     10.000    10.000 r  
    PS8_X0Y0             PS8                          0.000    10.000 r  fft_seq_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.181    10.181    fft_seq_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.035    10.216 r  fft_seq_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=4102, routed)        1.939    12.155    fft_seq_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X5Y142         FDCE                                         r  fft_seq_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[2]/C
                         clock pessimism              0.176    12.331    
                         clock uncertainty           -0.160    12.170    
    SLICE_X5Y142         FDCE (Recov_BFF2_SLICEM_C_CLR)
                                                     -0.093    12.077    fft_seq_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[2]
  -------------------------------------------------------------------
                         required time                         12.077    
                         arrival time                          -3.559    
  -------------------------------------------------------------------
                         slack                                  8.519    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.239ns  (arrival time - required time)
  Source:                 fft_seq_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fft_seq_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_fb_i_reg/PRE
                            (removal check against rising-edge clock clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.252ns  (logic 0.121ns (47.955%)  route 0.131ns (52.045%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.031ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.500ns
    Source Clock Delay      (SCD):    1.338ns
    Clock Pessimism Removal (CPR):    0.131ns
  Clock Net Delay (Source):      1.187ns (routing 0.572ns, distribution 0.615ns)
  Clock Net Delay (Destination): 1.313ns (routing 0.623ns, distribution 0.690ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  fft_seq_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.129     0.129    fft_seq_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.022     0.151 r  fft_seq_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=4102, routed)        1.187     1.338    fft_seq_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X13Y145        FDPE                                         r  fft_seq_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y145        FDPE (Prop_AFF2_SLICEM_C_Q)
                                                      0.084     1.422 f  fft_seq_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=3, routed)           0.055     1.477    fft_seq_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.rst_wr_reg2
    SLICE_X13Y144        LUT3 (Prop_C6LUT_SLICEM_I2_O)
                                                      0.037     1.514 f  fft_seq_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gpregsm1.curr_fwft_state[1]_i_2/O
                         net (fo=32, routed)          0.077     1.590    fft_seq_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_reg_0
    SLICE_X14Y144        FDPE                                         f  fft_seq_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_fb_i_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  fft_seq_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.164     0.164    fft_seq_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.023     0.187 r  fft_seq_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=4102, routed)        1.313     1.500    fft_seq_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/clk
    SLICE_X14Y144        FDPE                                         r  fft_seq_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_fb_i_reg/C
                         clock pessimism             -0.131     1.369    
    SLICE_X14Y144        FDPE (Remov_EFF_SLICEL_C_PRE)
                                                     -0.018     1.351    fft_seq_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_fb_i_reg
  -------------------------------------------------------------------
                         required time                         -1.351    
                         arrival time                           1.590    
  -------------------------------------------------------------------
                         slack                                  0.239    

Slack (MET) :             0.239ns  (arrival time - required time)
  Source:                 fft_seq_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fft_seq_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_i_reg/PRE
                            (removal check against rising-edge clock clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.252ns  (logic 0.121ns (47.955%)  route 0.131ns (52.045%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.031ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.500ns
    Source Clock Delay      (SCD):    1.338ns
    Clock Pessimism Removal (CPR):    0.131ns
  Clock Net Delay (Source):      1.187ns (routing 0.572ns, distribution 0.615ns)
  Clock Net Delay (Destination): 1.313ns (routing 0.623ns, distribution 0.690ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  fft_seq_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.129     0.129    fft_seq_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.022     0.151 r  fft_seq_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=4102, routed)        1.187     1.338    fft_seq_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X13Y145        FDPE                                         r  fft_seq_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y145        FDPE (Prop_AFF2_SLICEM_C_Q)
                                                      0.084     1.422 f  fft_seq_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=3, routed)           0.055     1.477    fft_seq_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.rst_wr_reg2
    SLICE_X13Y144        LUT3 (Prop_C6LUT_SLICEM_I2_O)
                                                      0.037     1.514 f  fft_seq_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gpregsm1.curr_fwft_state[1]_i_2/O
                         net (fo=32, routed)          0.077     1.590    fft_seq_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_reg_0
    SLICE_X14Y144        FDPE                                         f  fft_seq_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_i_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  fft_seq_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.164     0.164    fft_seq_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.023     0.187 r  fft_seq_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=4102, routed)        1.313     1.500    fft_seq_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/clk
    SLICE_X14Y144        FDPE                                         r  fft_seq_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_i_reg/C
                         clock pessimism             -0.131     1.369    
    SLICE_X14Y144        FDPE (Remov_EFF2_SLICEL_C_PRE)
                                                     -0.018     1.351    fft_seq_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_i_reg
  -------------------------------------------------------------------
                         required time                         -1.351    
                         arrival time                           1.590    
  -------------------------------------------------------------------
                         slack                                  0.239    

Slack (MET) :             0.241ns  (arrival time - required time)
  Source:                 fft_seq_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fft_seq_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_fb_i_reg/PRE
                            (removal check against rising-edge clock clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.258ns  (logic 0.121ns (46.841%)  route 0.137ns (53.159%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.504ns
    Source Clock Delay      (SCD):    1.338ns
    Clock Pessimism Removal (CPR):    0.131ns
  Clock Net Delay (Source):      1.187ns (routing 0.572ns, distribution 0.615ns)
  Clock Net Delay (Destination): 1.317ns (routing 0.623ns, distribution 0.694ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  fft_seq_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.129     0.129    fft_seq_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.022     0.151 r  fft_seq_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=4102, routed)        1.187     1.338    fft_seq_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X13Y145        FDPE                                         r  fft_seq_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y145        FDPE (Prop_AFF2_SLICEM_C_Q)
                                                      0.084     1.422 f  fft_seq_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=3, routed)           0.055     1.477    fft_seq_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.rst_wr_reg2
    SLICE_X13Y144        LUT3 (Prop_C6LUT_SLICEM_I2_O)
                                                      0.037     1.514 f  fft_seq_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gpregsm1.curr_fwft_state[1]_i_2/O
                         net (fo=32, routed)          0.083     1.596    fft_seq_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_reg_0
    SLICE_X13Y144        FDPE                                         f  fft_seq_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_fb_i_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  fft_seq_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.164     0.164    fft_seq_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.023     0.187 r  fft_seq_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=4102, routed)        1.317     1.504    fft_seq_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/clk
    SLICE_X13Y144        FDPE                                         r  fft_seq_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_fb_i_reg/C
                         clock pessimism             -0.131     1.373    
    SLICE_X13Y144        FDPE (Remov_EFF_SLICEM_C_PRE)
                                                     -0.018     1.355    fft_seq_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_fb_i_reg
  -------------------------------------------------------------------
                         required time                         -1.355    
                         arrival time                           1.596    
  -------------------------------------------------------------------
                         slack                                  0.241    

Slack (MET) :             0.241ns  (arrival time - required time)
  Source:                 fft_seq_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fft_seq_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_i_reg/PRE
                            (removal check against rising-edge clock clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.258ns  (logic 0.121ns (46.841%)  route 0.137ns (53.159%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.504ns
    Source Clock Delay      (SCD):    1.338ns
    Clock Pessimism Removal (CPR):    0.131ns
  Clock Net Delay (Source):      1.187ns (routing 0.572ns, distribution 0.615ns)
  Clock Net Delay (Destination): 1.317ns (routing 0.623ns, distribution 0.694ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  fft_seq_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.129     0.129    fft_seq_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.022     0.151 r  fft_seq_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=4102, routed)        1.187     1.338    fft_seq_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X13Y145        FDPE                                         r  fft_seq_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y145        FDPE (Prop_AFF2_SLICEM_C_Q)
                                                      0.084     1.422 f  fft_seq_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=3, routed)           0.055     1.477    fft_seq_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.rst_wr_reg2
    SLICE_X13Y144        LUT3 (Prop_C6LUT_SLICEM_I2_O)
                                                      0.037     1.514 f  fft_seq_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gpregsm1.curr_fwft_state[1]_i_2/O
                         net (fo=32, routed)          0.083     1.596    fft_seq_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_reg_0
    SLICE_X13Y144        FDPE                                         f  fft_seq_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_i_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  fft_seq_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.164     0.164    fft_seq_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.023     0.187 r  fft_seq_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=4102, routed)        1.317     1.504    fft_seq_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/clk
    SLICE_X13Y144        FDPE                                         r  fft_seq_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_i_reg/C
                         clock pessimism             -0.131     1.373    
    SLICE_X13Y144        FDPE (Remov_EFF2_SLICEM_C_PRE)
                                                     -0.018     1.355    fft_seq_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_i_reg
  -------------------------------------------------------------------
                         required time                         -1.355    
                         arrival time                           1.596    
  -------------------------------------------------------------------
                         slack                                  0.241    

Slack (MET) :             0.243ns  (arrival time - required time)
  Source:                 fft_seq_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fft_seq_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_fb_o_i_reg/PRE
                            (removal check against rising-edge clock clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.252ns  (logic 0.121ns (47.955%)  route 0.131ns (52.045%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.027ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.496ns
    Source Clock Delay      (SCD):    1.338ns
    Clock Pessimism Removal (CPR):    0.131ns
  Clock Net Delay (Source):      1.187ns (routing 0.572ns, distribution 0.615ns)
  Clock Net Delay (Destination): 1.309ns (routing 0.623ns, distribution 0.686ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  fft_seq_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.129     0.129    fft_seq_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.022     0.151 r  fft_seq_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=4102, routed)        1.187     1.338    fft_seq_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X13Y145        FDPE                                         r  fft_seq_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y145        FDPE (Prop_AFF2_SLICEM_C_Q)
                                                      0.084     1.422 f  fft_seq_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=3, routed)           0.055     1.477    fft_seq_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.rst_wr_reg2
    SLICE_X13Y144        LUT3 (Prop_C6LUT_SLICEM_I2_O)
                                                      0.037     1.514 f  fft_seq_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gpregsm1.curr_fwft_state[1]_i_2/O
                         net (fo=32, routed)          0.077     1.590    fft_seq_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_reg_0
    SLICE_X14Y144        FDPE                                         f  fft_seq_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_fb_o_i_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  fft_seq_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.164     0.164    fft_seq_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.023     0.187 r  fft_seq_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=4102, routed)        1.309     1.496    fft_seq_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/clk
    SLICE_X14Y144        FDPE                                         r  fft_seq_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_fb_o_i_reg/C
                         clock pessimism             -0.131     1.365    
    SLICE_X14Y144        FDPE (Remov_DFF2_SLICEL_C_PRE)
                                                     -0.018     1.347    fft_seq_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_fb_o_i_reg
  -------------------------------------------------------------------
                         required time                         -1.347    
                         arrival time                           1.590    
  -------------------------------------------------------------------
                         slack                                  0.243    

Slack (MET) :             0.243ns  (arrival time - required time)
  Source:                 fft_seq_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fft_seq_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.curr_fwft_state_reg[0]/CLR
                            (removal check against rising-edge clock clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.252ns  (logic 0.121ns (47.955%)  route 0.131ns (52.045%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.027ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.496ns
    Source Clock Delay      (SCD):    1.338ns
    Clock Pessimism Removal (CPR):    0.131ns
  Clock Net Delay (Source):      1.187ns (routing 0.572ns, distribution 0.615ns)
  Clock Net Delay (Destination): 1.309ns (routing 0.623ns, distribution 0.686ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  fft_seq_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.129     0.129    fft_seq_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.022     0.151 r  fft_seq_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=4102, routed)        1.187     1.338    fft_seq_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X13Y145        FDPE                                         r  fft_seq_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y145        FDPE (Prop_AFF2_SLICEM_C_Q)
                                                      0.084     1.422 f  fft_seq_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=3, routed)           0.055     1.477    fft_seq_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.rst_wr_reg2
    SLICE_X13Y144        LUT3 (Prop_C6LUT_SLICEM_I2_O)
                                                      0.037     1.514 f  fft_seq_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gpregsm1.curr_fwft_state[1]_i_2/O
                         net (fo=32, routed)          0.077     1.590    fft_seq_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_reg_0
    SLICE_X14Y144        FDCE                                         f  fft_seq_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.curr_fwft_state_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  fft_seq_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.164     0.164    fft_seq_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.023     0.187 r  fft_seq_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=4102, routed)        1.309     1.496    fft_seq_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/clk
    SLICE_X14Y144        FDCE                                         r  fft_seq_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.curr_fwft_state_reg[0]/C
                         clock pessimism             -0.131     1.365    
    SLICE_X14Y144        FDCE (Remov_CFF_SLICEL_C_CLR)
                                                     -0.018     1.347    fft_seq_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.curr_fwft_state_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.347    
                         arrival time                           1.590    
  -------------------------------------------------------------------
                         slack                                  0.243    

Slack (MET) :             0.243ns  (arrival time - required time)
  Source:                 fft_seq_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fft_seq_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.curr_fwft_state_reg[1]/CLR
                            (removal check against rising-edge clock clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.252ns  (logic 0.121ns (47.955%)  route 0.131ns (52.045%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.027ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.496ns
    Source Clock Delay      (SCD):    1.338ns
    Clock Pessimism Removal (CPR):    0.131ns
  Clock Net Delay (Source):      1.187ns (routing 0.572ns, distribution 0.615ns)
  Clock Net Delay (Destination): 1.309ns (routing 0.623ns, distribution 0.686ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  fft_seq_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.129     0.129    fft_seq_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.022     0.151 r  fft_seq_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=4102, routed)        1.187     1.338    fft_seq_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X13Y145        FDPE                                         r  fft_seq_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y145        FDPE (Prop_AFF2_SLICEM_C_Q)
                                                      0.084     1.422 f  fft_seq_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=3, routed)           0.055     1.477    fft_seq_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.rst_wr_reg2
    SLICE_X13Y144        LUT3 (Prop_C6LUT_SLICEM_I2_O)
                                                      0.037     1.514 f  fft_seq_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gpregsm1.curr_fwft_state[1]_i_2/O
                         net (fo=32, routed)          0.077     1.590    fft_seq_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_reg_0
    SLICE_X14Y144        FDCE                                         f  fft_seq_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.curr_fwft_state_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  fft_seq_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.164     0.164    fft_seq_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.023     0.187 r  fft_seq_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=4102, routed)        1.309     1.496    fft_seq_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/clk
    SLICE_X14Y144        FDCE                                         r  fft_seq_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.curr_fwft_state_reg[1]/C
                         clock pessimism             -0.131     1.365    
    SLICE_X14Y144        FDCE (Remov_CFF2_SLICEL_C_CLR)
                                                     -0.018     1.347    fft_seq_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.curr_fwft_state_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.347    
                         arrival time                           1.590    
  -------------------------------------------------------------------
                         slack                                  0.243    

Slack (MET) :             0.243ns  (arrival time - required time)
  Source:                 fft_seq_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fft_seq_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_reg/CLR
                            (removal check against rising-edge clock clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.252ns  (logic 0.121ns (47.955%)  route 0.131ns (52.045%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.027ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.496ns
    Source Clock Delay      (SCD):    1.338ns
    Clock Pessimism Removal (CPR):    0.131ns
  Clock Net Delay (Source):      1.187ns (routing 0.572ns, distribution 0.615ns)
  Clock Net Delay (Destination): 1.309ns (routing 0.623ns, distribution 0.686ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  fft_seq_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.129     0.129    fft_seq_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.022     0.151 r  fft_seq_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=4102, routed)        1.187     1.338    fft_seq_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X13Y145        FDPE                                         r  fft_seq_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y145        FDPE (Prop_AFF2_SLICEM_C_Q)
                                                      0.084     1.422 f  fft_seq_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=3, routed)           0.055     1.477    fft_seq_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.rst_wr_reg2
    SLICE_X13Y144        LUT3 (Prop_C6LUT_SLICEM_I2_O)
                                                      0.037     1.514 f  fft_seq_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gpregsm1.curr_fwft_state[1]_i_2/O
                         net (fo=32, routed)          0.077     1.590    fft_seq_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_reg_0
    SLICE_X14Y144        FDCE                                         f  fft_seq_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  fft_seq_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.164     0.164    fft_seq_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.023     0.187 r  fft_seq_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=4102, routed)        1.309     1.496    fft_seq_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/clk
    SLICE_X14Y144        FDCE                                         r  fft_seq_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_reg/C
                         clock pessimism             -0.131     1.365    
    SLICE_X14Y144        FDCE (Remov_BFF2_SLICEL_C_CLR)
                                                     -0.018     1.347    fft_seq_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_reg
  -------------------------------------------------------------------
                         required time                         -1.347    
                         arrival time                           1.590    
  -------------------------------------------------------------------
                         slack                                  0.243    

Slack (MET) :             0.251ns  (arrival time - required time)
  Source:                 fft_seq_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fft_seq_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[0]/CLR
                            (removal check against rising-edge clock clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.271ns  (logic 0.121ns (44.636%)  route 0.150ns (55.364%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.038ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.507ns
    Source Clock Delay      (SCD):    1.338ns
    Clock Pessimism Removal (CPR):    0.131ns
  Clock Net Delay (Source):      1.187ns (routing 0.572ns, distribution 0.615ns)
  Clock Net Delay (Destination): 1.320ns (routing 0.623ns, distribution 0.697ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  fft_seq_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.129     0.129    fft_seq_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.022     0.151 r  fft_seq_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=4102, routed)        1.187     1.338    fft_seq_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X13Y145        FDPE                                         r  fft_seq_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y145        FDPE (Prop_AFF2_SLICEM_C_Q)
                                                      0.084     1.422 f  fft_seq_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=3, routed)           0.055     1.477    fft_seq_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.rst_wr_reg2
    SLICE_X13Y144        LUT3 (Prop_C6LUT_SLICEM_I2_O)
                                                      0.037     1.514 f  fft_seq_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gpregsm1.curr_fwft_state[1]_i_2/O
                         net (fo=32, routed)          0.095     1.609    fft_seq_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[4]_1
    SLICE_X14Y142        FDCE                                         f  fft_seq_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  fft_seq_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.164     0.164    fft_seq_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.023     0.187 r  fft_seq_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=4102, routed)        1.320     1.507    fft_seq_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/clk
    SLICE_X14Y142        FDCE                                         r  fft_seq_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[0]/C
                         clock pessimism             -0.131     1.376    
    SLICE_X14Y142        FDCE (Remov_HFF_SLICEL_C_CLR)
                                                     -0.018     1.358    fft_seq_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.358    
                         arrival time                           1.609    
  -------------------------------------------------------------------
                         slack                                  0.251    

Slack (MET) :             0.251ns  (arrival time - required time)
  Source:                 fft_seq_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fft_seq_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_fb_i_reg/CLR
                            (removal check against rising-edge clock clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.271ns  (logic 0.121ns (44.636%)  route 0.150ns (55.364%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.038ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.507ns
    Source Clock Delay      (SCD):    1.338ns
    Clock Pessimism Removal (CPR):    0.131ns
  Clock Net Delay (Source):      1.187ns (routing 0.572ns, distribution 0.615ns)
  Clock Net Delay (Destination): 1.320ns (routing 0.623ns, distribution 0.697ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  fft_seq_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.129     0.129    fft_seq_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.022     0.151 r  fft_seq_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=4102, routed)        1.187     1.338    fft_seq_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X13Y145        FDPE                                         r  fft_seq_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y145        FDPE (Prop_AFF2_SLICEM_C_Q)
                                                      0.084     1.422 f  fft_seq_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=3, routed)           0.055     1.477    fft_seq_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.rst_wr_reg2
    SLICE_X13Y144        LUT3 (Prop_C6LUT_SLICEM_I2_O)
                                                      0.037     1.514 f  fft_seq_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gpregsm1.curr_fwft_state[1]_i_2/O
                         net (fo=32, routed)          0.095     1.609    fft_seq_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/AR[0]
    SLICE_X14Y142        FDCE                                         f  fft_seq_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_fb_i_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  fft_seq_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.164     0.164    fft_seq_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.023     0.187 r  fft_seq_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=4102, routed)        1.320     1.507    fft_seq_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/clk
    SLICE_X14Y142        FDCE                                         r  fft_seq_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_fb_i_reg/C
                         clock pessimism             -0.131     1.376    
    SLICE_X14Y142        FDCE (Remov_HFF2_SLICEL_C_CLR)
                                                     -0.018     1.358    fft_seq_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_fb_i_reg
  -------------------------------------------------------------------
                         required time                         -1.358    
                         arrival time                           1.609    
  -------------------------------------------------------------------
                         slack                                  0.251    





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  clk_pl_0

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 fft_seq_i/zynq_ultra_ps_e_0/inst/PS8_i/EMIOGPIOO[95]
                            (internal pin)
  Destination:            fft_seq_i/rst_ps8_0_99M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.505ns  (logic 0.057ns (3.787%)  route 1.448ns (96.213%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.158ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.312ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 1.916ns (routing 0.955ns, distribution 0.961ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    PS8_X0Y0             PS8                          0.000     0.000 f  fft_seq_i/zynq_ultra_ps_e_0/inst/PS8_i/EMIOGPIOO[95]
                         net (fo=1, routed)           1.205     1.205    fft_seq_i/rst_ps8_0_99M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/ext_reset_in
    SLICE_X5Y152         LUT1 (Prop_G6LUT_SLICEM_I0_O)
                                                      0.057     1.262 r  fft_seq_i/rst_ps8_0_99M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to_i_1/O
                         net (fo=1, routed)           0.243     1.505    fft_seq_i/rst_ps8_0_99M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/exr_d1
    SLICE_X5Y152         FDRE                                         r  fft_seq_i/rst_ps8_0_99M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  fft_seq_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.181     0.181    fft_seq_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.035     0.216 r  fft_seq_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=4102, routed)        1.916     2.132    fft_seq_i/rst_ps8_0_99M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/slowest_sync_clk
    SLICE_X5Y152         FDRE                                         r  fft_seq_i/rst_ps8_0_99M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 fft_seq_i/zynq_ultra_ps_e_0/inst/PS8_i/EMIOGPIOO[95]
                            (internal pin)
  Destination:            fft_seq_i/rst_ps8_0_99M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.577ns  (logic 0.021ns (3.640%)  route 0.556ns (96.360%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.158ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.312ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 1.278ns (routing 0.623ns, distribution 0.655ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    PS8_X0Y0             PS8                          0.000     0.000 f  fft_seq_i/zynq_ultra_ps_e_0/inst/PS8_i/EMIOGPIOO[95]
                         net (fo=1, routed)           0.487     0.487    fft_seq_i/rst_ps8_0_99M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/ext_reset_in
    SLICE_X5Y152         LUT1 (Prop_G6LUT_SLICEM_I0_O)
                                                      0.021     0.508 r  fft_seq_i/rst_ps8_0_99M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to_i_1/O
                         net (fo=1, routed)           0.069     0.577    fft_seq_i/rst_ps8_0_99M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/exr_d1
    SLICE_X5Y152         FDRE                                         r  fft_seq_i/rst_ps8_0_99M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  fft_seq_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.164     0.164    fft_seq_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.023     0.187 r  fft_seq_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=4102, routed)        1.278     1.465    fft_seq_i/rst_ps8_0_99M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/slowest_sync_clk
    SLICE_X5Y152         FDRE                                         r  fft_seq_i/rst_ps8_0_99M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk_pl_0
  To Clock:  clk_pl_0

Max Delay            12 Endpoints
Min Delay            12 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 fft_seq_i/rst_ps8_0_99M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fft_seq_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[0]/PRE
                            (recovery check against rising-edge clock clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        2.965ns  (logic 0.114ns (3.845%)  route 2.851ns (96.155%))
  Logic Levels:           0  
  Clock Path Skew:        -0.338ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.108ns
    Source Clock Delay      (SCD):    2.445ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.160ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.312ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.178ns (routing 1.045ns, distribution 1.133ns)
  Clock Net Delay (Destination): 1.892ns (routing 0.955ns, distribution 0.937ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  fft_seq_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.229     0.229    fft_seq_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.038     0.267 r  fft_seq_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=4102, routed)        2.178     2.445    fft_seq_i/rst_ps8_0_99M/U0/slowest_sync_clk
    SLICE_X15Y148        FDRE                                         r  fft_seq_i/rst_ps8_0_99M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y148        FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.114     2.559 r  fft_seq_i/rst_ps8_0_99M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=1022, routed)        2.851     5.410    fft_seq_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/src_arst
    SLICE_X5Y85          FDPE                                         f  fft_seq_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[0]/PRE  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  fft_seq_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.181     0.181    fft_seq_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.035     0.216 r  fft_seq_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=4102, routed)        1.892     2.108    fft_seq_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X5Y85          FDPE                                         r  fft_seq_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[0]/C

Slack:                    inf
  Source:                 fft_seq_i/rst_ps8_0_99M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fft_seq_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/PRE
                            (recovery check against rising-edge clock clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        2.965ns  (logic 0.114ns (3.845%)  route 2.851ns (96.155%))
  Logic Levels:           0  
  Clock Path Skew:        -0.338ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.108ns
    Source Clock Delay      (SCD):    2.445ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.160ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.312ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.178ns (routing 1.045ns, distribution 1.133ns)
  Clock Net Delay (Destination): 1.892ns (routing 0.955ns, distribution 0.937ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  fft_seq_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.229     0.229    fft_seq_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.038     0.267 r  fft_seq_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=4102, routed)        2.178     2.445    fft_seq_i/rst_ps8_0_99M/U0/slowest_sync_clk
    SLICE_X15Y148        FDRE                                         r  fft_seq_i/rst_ps8_0_99M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y148        FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.114     2.559 r  fft_seq_i/rst_ps8_0_99M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=1022, routed)        2.851     5.410    fft_seq_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/src_arst
    SLICE_X5Y85          FDPE                                         f  fft_seq_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/PRE  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  fft_seq_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.181     0.181    fft_seq_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.035     0.216 r  fft_seq_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=4102, routed)        1.892     2.108    fft_seq_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X5Y85          FDPE                                         r  fft_seq_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C

Slack:                    inf
  Source:                 fft_seq_i/rst_ps8_0_99M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fft_seq_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[0]/PRE
                            (recovery check against rising-edge clock clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        2.920ns  (logic 0.114ns (3.904%)  route 2.806ns (96.096%))
  Logic Levels:           0  
  Clock Path Skew:        -0.345ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.101ns
    Source Clock Delay      (SCD):    2.445ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.160ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.312ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.178ns (routing 1.045ns, distribution 1.133ns)
  Clock Net Delay (Destination): 1.885ns (routing 0.955ns, distribution 0.930ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  fft_seq_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.229     0.229    fft_seq_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.038     0.267 r  fft_seq_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=4102, routed)        2.178     2.445    fft_seq_i/rst_ps8_0_99M/U0/slowest_sync_clk
    SLICE_X15Y148        FDRE                                         r  fft_seq_i/rst_ps8_0_99M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y148        FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.114     2.559 r  fft_seq_i/rst_ps8_0_99M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=1022, routed)        2.806     5.366    fft_seq_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/src_arst
    SLICE_X6Y83          FDPE                                         f  fft_seq_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[0]/PRE  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  fft_seq_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.181     0.181    fft_seq_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.035     0.216 r  fft_seq_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=4102, routed)        1.885     2.101    fft_seq_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X6Y83          FDPE                                         r  fft_seq_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[0]/C

Slack:                    inf
  Source:                 fft_seq_i/rst_ps8_0_99M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fft_seq_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/PRE
                            (recovery check against rising-edge clock clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        2.920ns  (logic 0.114ns (3.904%)  route 2.806ns (96.096%))
  Logic Levels:           0  
  Clock Path Skew:        -0.345ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.101ns
    Source Clock Delay      (SCD):    2.445ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.160ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.312ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.178ns (routing 1.045ns, distribution 1.133ns)
  Clock Net Delay (Destination): 1.885ns (routing 0.955ns, distribution 0.930ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  fft_seq_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.229     0.229    fft_seq_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.038     0.267 r  fft_seq_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=4102, routed)        2.178     2.445    fft_seq_i/rst_ps8_0_99M/U0/slowest_sync_clk
    SLICE_X15Y148        FDRE                                         r  fft_seq_i/rst_ps8_0_99M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y148        FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.114     2.559 r  fft_seq_i/rst_ps8_0_99M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=1022, routed)        2.806     5.366    fft_seq_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/src_arst
    SLICE_X6Y83          FDPE                                         f  fft_seq_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/PRE  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  fft_seq_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.181     0.181    fft_seq_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.035     0.216 r  fft_seq_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=4102, routed)        1.885     2.101    fft_seq_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X6Y83          FDPE                                         r  fft_seq_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C

Slack:                    inf
  Source:                 fft_seq_i/rst_ps8_0_99M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fft_seq_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[0]/PRE
                            (recovery check against rising-edge clock clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        2.391ns  (logic 0.114ns (4.768%)  route 2.277ns (95.232%))
  Logic Levels:           0  
  Clock Path Skew:        -0.334ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.111ns
    Source Clock Delay      (SCD):    2.445ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.160ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.312ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.178ns (routing 1.045ns, distribution 1.133ns)
  Clock Net Delay (Destination): 1.895ns (routing 0.955ns, distribution 0.940ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  fft_seq_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.229     0.229    fft_seq_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.038     0.267 r  fft_seq_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=4102, routed)        2.178     2.445    fft_seq_i/rst_ps8_0_99M/U0/slowest_sync_clk
    SLICE_X15Y148        FDRE                                         r  fft_seq_i/rst_ps8_0_99M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y148        FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.114     2.559 r  fft_seq_i/rst_ps8_0_99M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=1022, routed)        2.277     4.836    fft_seq_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/src_arst
    SLICE_X8Y105         FDPE                                         f  fft_seq_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[0]/PRE  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  fft_seq_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.181     0.181    fft_seq_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.035     0.216 r  fft_seq_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=4102, routed)        1.895     2.111    fft_seq_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X8Y105         FDPE                                         r  fft_seq_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[0]/C

Slack:                    inf
  Source:                 fft_seq_i/rst_ps8_0_99M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fft_seq_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/PRE
                            (recovery check against rising-edge clock clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        2.391ns  (logic 0.114ns (4.768%)  route 2.277ns (95.232%))
  Logic Levels:           0  
  Clock Path Skew:        -0.334ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.111ns
    Source Clock Delay      (SCD):    2.445ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.160ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.312ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.178ns (routing 1.045ns, distribution 1.133ns)
  Clock Net Delay (Destination): 1.895ns (routing 0.955ns, distribution 0.940ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  fft_seq_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.229     0.229    fft_seq_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.038     0.267 r  fft_seq_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=4102, routed)        2.178     2.445    fft_seq_i/rst_ps8_0_99M/U0/slowest_sync_clk
    SLICE_X15Y148        FDRE                                         r  fft_seq_i/rst_ps8_0_99M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y148        FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.114     2.559 r  fft_seq_i/rst_ps8_0_99M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=1022, routed)        2.277     4.836    fft_seq_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/src_arst
    SLICE_X8Y105         FDPE                                         f  fft_seq_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/PRE  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  fft_seq_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.181     0.181    fft_seq_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.035     0.216 r  fft_seq_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=4102, routed)        1.895     2.111    fft_seq_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X8Y105         FDPE                                         r  fft_seq_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C

Slack:                    inf
  Source:                 fft_seq_i/rst_ps8_0_99M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fft_seq_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[0]/PRE
                            (recovery check against rising-edge clock clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        1.970ns  (logic 0.114ns (5.788%)  route 1.856ns (94.212%))
  Logic Levels:           0  
  Clock Path Skew:        -0.308ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.137ns
    Source Clock Delay      (SCD):    2.445ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.160ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.312ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.178ns (routing 1.045ns, distribution 1.133ns)
  Clock Net Delay (Destination): 1.921ns (routing 0.955ns, distribution 0.966ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  fft_seq_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.229     0.229    fft_seq_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.038     0.267 r  fft_seq_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=4102, routed)        2.178     2.445    fft_seq_i/rst_ps8_0_99M/U0/slowest_sync_clk
    SLICE_X15Y148        FDRE                                         r  fft_seq_i/rst_ps8_0_99M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y148        FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.114     2.559 r  fft_seq_i/rst_ps8_0_99M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=1022, routed)        1.856     4.415    fft_seq_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/src_arst
    SLICE_X5Y151         FDPE                                         f  fft_seq_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[0]/PRE  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  fft_seq_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.181     0.181    fft_seq_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.035     0.216 r  fft_seq_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=4102, routed)        1.921     2.137    fft_seq_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X5Y151         FDPE                                         r  fft_seq_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[0]/C

Slack:                    inf
  Source:                 fft_seq_i/rst_ps8_0_99M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fft_seq_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/PRE
                            (recovery check against rising-edge clock clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        1.970ns  (logic 0.114ns (5.788%)  route 1.856ns (94.212%))
  Logic Levels:           0  
  Clock Path Skew:        -0.308ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.137ns
    Source Clock Delay      (SCD):    2.445ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.160ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.312ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.178ns (routing 1.045ns, distribution 1.133ns)
  Clock Net Delay (Destination): 1.921ns (routing 0.955ns, distribution 0.966ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  fft_seq_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.229     0.229    fft_seq_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.038     0.267 r  fft_seq_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=4102, routed)        2.178     2.445    fft_seq_i/rst_ps8_0_99M/U0/slowest_sync_clk
    SLICE_X15Y148        FDRE                                         r  fft_seq_i/rst_ps8_0_99M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y148        FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.114     2.559 r  fft_seq_i/rst_ps8_0_99M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=1022, routed)        1.856     4.415    fft_seq_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/src_arst
    SLICE_X5Y151         FDPE                                         f  fft_seq_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/PRE  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  fft_seq_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.181     0.181    fft_seq_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.035     0.216 r  fft_seq_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=4102, routed)        1.921     2.137    fft_seq_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X5Y151         FDPE                                         r  fft_seq_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C

Slack:                    inf
  Source:                 fft_seq_i/rst_ps8_0_99M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fft_seq_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[0]/PRE
                            (recovery check against rising-edge clock clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        1.628ns  (logic 0.114ns (7.002%)  route 1.514ns (92.998%))
  Logic Levels:           0  
  Clock Path Skew:        -0.289ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.157ns
    Source Clock Delay      (SCD):    2.445ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.160ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.312ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.178ns (routing 1.045ns, distribution 1.133ns)
  Clock Net Delay (Destination): 1.941ns (routing 0.955ns, distribution 0.986ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  fft_seq_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.229     0.229    fft_seq_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.038     0.267 r  fft_seq_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=4102, routed)        2.178     2.445    fft_seq_i/rst_ps8_0_99M/U0/slowest_sync_clk
    SLICE_X15Y148        FDRE                                         r  fft_seq_i/rst_ps8_0_99M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y148        FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.114     2.559 r  fft_seq_i/rst_ps8_0_99M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=1022, routed)        1.514     4.073    fft_seq_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/src_arst
    SLICE_X8Y144         FDPE                                         f  fft_seq_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[0]/PRE  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  fft_seq_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.181     0.181    fft_seq_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.035     0.216 r  fft_seq_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=4102, routed)        1.941     2.157    fft_seq_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X8Y144         FDPE                                         r  fft_seq_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[0]/C

Slack:                    inf
  Source:                 fft_seq_i/rst_ps8_0_99M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fft_seq_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/PRE
                            (recovery check against rising-edge clock clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        1.628ns  (logic 0.114ns (7.002%)  route 1.514ns (92.998%))
  Logic Levels:           0  
  Clock Path Skew:        -0.289ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.157ns
    Source Clock Delay      (SCD):    2.445ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.160ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.312ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.178ns (routing 1.045ns, distribution 1.133ns)
  Clock Net Delay (Destination): 1.941ns (routing 0.955ns, distribution 0.986ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  fft_seq_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.229     0.229    fft_seq_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.038     0.267 r  fft_seq_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=4102, routed)        2.178     2.445    fft_seq_i/rst_ps8_0_99M/U0/slowest_sync_clk
    SLICE_X15Y148        FDRE                                         r  fft_seq_i/rst_ps8_0_99M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y148        FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.114     2.559 r  fft_seq_i/rst_ps8_0_99M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=1022, routed)        1.514     4.073    fft_seq_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/src_arst
    SLICE_X8Y144         FDPE                                         f  fft_seq_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/PRE  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  fft_seq_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.181     0.181    fft_seq_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.035     0.216 r  fft_seq_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=4102, routed)        1.941     2.157    fft_seq_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X8Y144         FDPE                                         r  fft_seq_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 fft_seq_i/rst_ps8_0_99M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fft_seq_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[0]/PRE
                            (removal check against rising-edge clock clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.509ns  (logic 0.084ns (16.487%)  route 0.425ns (83.513%))
  Logic Levels:           0  
  Clock Path Skew:        0.148ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.488ns
    Source Clock Delay      (SCD):    1.340ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.160ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.312ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.189ns (routing 0.572ns, distribution 0.617ns)
  Clock Net Delay (Destination): 1.301ns (routing 0.623ns, distribution 0.678ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  fft_seq_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.129     0.129    fft_seq_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.022     0.151 r  fft_seq_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=4102, routed)        1.189     1.340    fft_seq_i/rst_ps8_0_99M/U0/slowest_sync_clk
    SLICE_X15Y148        FDRE                                         r  fft_seq_i/rst_ps8_0_99M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y148        FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.084     1.424 r  fft_seq_i/rst_ps8_0_99M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=1022, routed)        0.425     1.849    fft_seq_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/src_arst
    SLICE_X13Y145        FDPE                                         f  fft_seq_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[0]/PRE  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  fft_seq_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.164     0.164    fft_seq_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.023     0.187 r  fft_seq_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=4102, routed)        1.301     1.488    fft_seq_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X13Y145        FDPE                                         r  fft_seq_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[0]/C

Slack:                    inf
  Source:                 fft_seq_i/rst_ps8_0_99M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fft_seq_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/PRE
                            (removal check against rising-edge clock clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.509ns  (logic 0.084ns (16.487%)  route 0.425ns (83.513%))
  Logic Levels:           0  
  Clock Path Skew:        0.148ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.488ns
    Source Clock Delay      (SCD):    1.340ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.160ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.312ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.189ns (routing 0.572ns, distribution 0.617ns)
  Clock Net Delay (Destination): 1.301ns (routing 0.623ns, distribution 0.678ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  fft_seq_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.129     0.129    fft_seq_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.022     0.151 r  fft_seq_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=4102, routed)        1.189     1.340    fft_seq_i/rst_ps8_0_99M/U0/slowest_sync_clk
    SLICE_X15Y148        FDRE                                         r  fft_seq_i/rst_ps8_0_99M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y148        FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.084     1.424 r  fft_seq_i/rst_ps8_0_99M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=1022, routed)        0.425     1.849    fft_seq_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/src_arst
    SLICE_X13Y145        FDPE                                         f  fft_seq_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/PRE  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  fft_seq_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.164     0.164    fft_seq_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.023     0.187 r  fft_seq_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=4102, routed)        1.301     1.488    fft_seq_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X13Y145        FDPE                                         r  fft_seq_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C

Slack:                    inf
  Source:                 fft_seq_i/rst_ps8_0_99M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fft_seq_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[0]/PRE
                            (removal check against rising-edge clock clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.920ns  (logic 0.084ns (9.126%)  route 0.836ns (90.874%))
  Logic Levels:           0  
  Clock Path Skew:        0.142ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.482ns
    Source Clock Delay      (SCD):    1.340ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.160ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.312ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.189ns (routing 0.572ns, distribution 0.617ns)
  Clock Net Delay (Destination): 1.295ns (routing 0.623ns, distribution 0.672ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  fft_seq_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.129     0.129    fft_seq_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.022     0.151 r  fft_seq_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=4102, routed)        1.189     1.340    fft_seq_i/rst_ps8_0_99M/U0/slowest_sync_clk
    SLICE_X15Y148        FDRE                                         r  fft_seq_i/rst_ps8_0_99M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y148        FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.084     1.424 r  fft_seq_i/rst_ps8_0_99M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=1022, routed)        0.836     2.260    fft_seq_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/src_arst
    SLICE_X8Y144         FDPE                                         f  fft_seq_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[0]/PRE  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  fft_seq_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.164     0.164    fft_seq_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.023     0.187 r  fft_seq_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=4102, routed)        1.295     1.482    fft_seq_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X8Y144         FDPE                                         r  fft_seq_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[0]/C

Slack:                    inf
  Source:                 fft_seq_i/rst_ps8_0_99M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fft_seq_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/PRE
                            (removal check against rising-edge clock clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.920ns  (logic 0.084ns (9.126%)  route 0.836ns (90.874%))
  Logic Levels:           0  
  Clock Path Skew:        0.142ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.482ns
    Source Clock Delay      (SCD):    1.340ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.160ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.312ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.189ns (routing 0.572ns, distribution 0.617ns)
  Clock Net Delay (Destination): 1.295ns (routing 0.623ns, distribution 0.672ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  fft_seq_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.129     0.129    fft_seq_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.022     0.151 r  fft_seq_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=4102, routed)        1.189     1.340    fft_seq_i/rst_ps8_0_99M/U0/slowest_sync_clk
    SLICE_X15Y148        FDRE                                         r  fft_seq_i/rst_ps8_0_99M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y148        FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.084     1.424 r  fft_seq_i/rst_ps8_0_99M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=1022, routed)        0.836     2.260    fft_seq_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/src_arst
    SLICE_X8Y144         FDPE                                         f  fft_seq_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/PRE  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  fft_seq_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.164     0.164    fft_seq_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.023     0.187 r  fft_seq_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=4102, routed)        1.295     1.482    fft_seq_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X8Y144         FDPE                                         r  fft_seq_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C

Slack:                    inf
  Source:                 fft_seq_i/rst_ps8_0_99M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fft_seq_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[0]/PRE
                            (removal check against rising-edge clock clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.091ns  (logic 0.084ns (7.698%)  route 1.007ns (92.302%))
  Logic Levels:           0  
  Clock Path Skew:        0.130ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.470ns
    Source Clock Delay      (SCD):    1.340ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.160ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.312ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.189ns (routing 0.572ns, distribution 0.617ns)
  Clock Net Delay (Destination): 1.283ns (routing 0.623ns, distribution 0.660ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  fft_seq_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.129     0.129    fft_seq_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.022     0.151 r  fft_seq_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=4102, routed)        1.189     1.340    fft_seq_i/rst_ps8_0_99M/U0/slowest_sync_clk
    SLICE_X15Y148        FDRE                                         r  fft_seq_i/rst_ps8_0_99M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y148        FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.084     1.424 r  fft_seq_i/rst_ps8_0_99M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=1022, routed)        1.007     2.431    fft_seq_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/src_arst
    SLICE_X5Y151         FDPE                                         f  fft_seq_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[0]/PRE  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  fft_seq_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.164     0.164    fft_seq_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.023     0.187 r  fft_seq_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=4102, routed)        1.283     1.470    fft_seq_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X5Y151         FDPE                                         r  fft_seq_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[0]/C

Slack:                    inf
  Source:                 fft_seq_i/rst_ps8_0_99M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fft_seq_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/PRE
                            (removal check against rising-edge clock clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.091ns  (logic 0.084ns (7.698%)  route 1.007ns (92.302%))
  Logic Levels:           0  
  Clock Path Skew:        0.130ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.470ns
    Source Clock Delay      (SCD):    1.340ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.160ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.312ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.189ns (routing 0.572ns, distribution 0.617ns)
  Clock Net Delay (Destination): 1.283ns (routing 0.623ns, distribution 0.660ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  fft_seq_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.129     0.129    fft_seq_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.022     0.151 r  fft_seq_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=4102, routed)        1.189     1.340    fft_seq_i/rst_ps8_0_99M/U0/slowest_sync_clk
    SLICE_X15Y148        FDRE                                         r  fft_seq_i/rst_ps8_0_99M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y148        FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.084     1.424 r  fft_seq_i/rst_ps8_0_99M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=1022, routed)        1.007     2.431    fft_seq_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/src_arst
    SLICE_X5Y151         FDPE                                         f  fft_seq_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/PRE  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  fft_seq_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.164     0.164    fft_seq_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.023     0.187 r  fft_seq_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=4102, routed)        1.283     1.470    fft_seq_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X5Y151         FDPE                                         r  fft_seq_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C

Slack:                    inf
  Source:                 fft_seq_i/rst_ps8_0_99M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fft_seq_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[0]/PRE
                            (removal check against rising-edge clock clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.130ns  (logic 0.084ns (7.433%)  route 1.046ns (92.567%))
  Logic Levels:           0  
  Clock Path Skew:        0.110ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.450ns
    Source Clock Delay      (SCD):    1.340ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.160ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.312ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.189ns (routing 0.572ns, distribution 0.617ns)
  Clock Net Delay (Destination): 1.263ns (routing 0.623ns, distribution 0.640ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  fft_seq_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.129     0.129    fft_seq_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.022     0.151 r  fft_seq_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=4102, routed)        1.189     1.340    fft_seq_i/rst_ps8_0_99M/U0/slowest_sync_clk
    SLICE_X15Y148        FDRE                                         r  fft_seq_i/rst_ps8_0_99M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y148        FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.084     1.424 r  fft_seq_i/rst_ps8_0_99M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=1022, routed)        1.046     2.470    fft_seq_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/src_arst
    SLICE_X8Y105         FDPE                                         f  fft_seq_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[0]/PRE  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  fft_seq_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.164     0.164    fft_seq_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.023     0.187 r  fft_seq_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=4102, routed)        1.263     1.450    fft_seq_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X8Y105         FDPE                                         r  fft_seq_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[0]/C

Slack:                    inf
  Source:                 fft_seq_i/rst_ps8_0_99M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fft_seq_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/PRE
                            (removal check against rising-edge clock clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.130ns  (logic 0.084ns (7.433%)  route 1.046ns (92.567%))
  Logic Levels:           0  
  Clock Path Skew:        0.110ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.450ns
    Source Clock Delay      (SCD):    1.340ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.160ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.312ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.189ns (routing 0.572ns, distribution 0.617ns)
  Clock Net Delay (Destination): 1.263ns (routing 0.623ns, distribution 0.640ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  fft_seq_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.129     0.129    fft_seq_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.022     0.151 r  fft_seq_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=4102, routed)        1.189     1.340    fft_seq_i/rst_ps8_0_99M/U0/slowest_sync_clk
    SLICE_X15Y148        FDRE                                         r  fft_seq_i/rst_ps8_0_99M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y148        FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.084     1.424 r  fft_seq_i/rst_ps8_0_99M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=1022, routed)        1.046     2.470    fft_seq_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/src_arst
    SLICE_X8Y105         FDPE                                         f  fft_seq_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/PRE  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  fft_seq_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.164     0.164    fft_seq_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.023     0.187 r  fft_seq_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=4102, routed)        1.263     1.450    fft_seq_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X8Y105         FDPE                                         r  fft_seq_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C

Slack:                    inf
  Source:                 fft_seq_i/rst_ps8_0_99M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fft_seq_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[0]/PRE
                            (removal check against rising-edge clock clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.516ns  (logic 0.084ns (5.542%)  route 1.432ns (94.458%))
  Logic Levels:           0  
  Clock Path Skew:        0.097ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.437ns
    Source Clock Delay      (SCD):    1.340ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.160ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.312ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.189ns (routing 0.572ns, distribution 0.617ns)
  Clock Net Delay (Destination): 1.250ns (routing 0.623ns, distribution 0.627ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  fft_seq_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.129     0.129    fft_seq_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.022     0.151 r  fft_seq_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=4102, routed)        1.189     1.340    fft_seq_i/rst_ps8_0_99M/U0/slowest_sync_clk
    SLICE_X15Y148        FDRE                                         r  fft_seq_i/rst_ps8_0_99M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y148        FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.084     1.424 r  fft_seq_i/rst_ps8_0_99M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=1022, routed)        1.432     2.855    fft_seq_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/src_arst
    SLICE_X6Y83          FDPE                                         f  fft_seq_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[0]/PRE  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  fft_seq_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.164     0.164    fft_seq_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.023     0.187 r  fft_seq_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=4102, routed)        1.250     1.437    fft_seq_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X6Y83          FDPE                                         r  fft_seq_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[0]/C

Slack:                    inf
  Source:                 fft_seq_i/rst_ps8_0_99M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fft_seq_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/PRE
                            (removal check against rising-edge clock clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.516ns  (logic 0.084ns (5.542%)  route 1.432ns (94.458%))
  Logic Levels:           0  
  Clock Path Skew:        0.097ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.437ns
    Source Clock Delay      (SCD):    1.340ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.160ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.312ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.189ns (routing 0.572ns, distribution 0.617ns)
  Clock Net Delay (Destination): 1.250ns (routing 0.623ns, distribution 0.627ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  fft_seq_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.129     0.129    fft_seq_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.022     0.151 r  fft_seq_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=4102, routed)        1.189     1.340    fft_seq_i/rst_ps8_0_99M/U0/slowest_sync_clk
    SLICE_X15Y148        FDRE                                         r  fft_seq_i/rst_ps8_0_99M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y148        FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.084     1.424 r  fft_seq_i/rst_ps8_0_99M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=1022, routed)        1.432     2.855    fft_seq_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/src_arst
    SLICE_X6Y83          FDPE                                         f  fft_seq_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/PRE  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  fft_seq_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.164     0.164    fft_seq_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.023     0.187 r  fft_seq_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=4102, routed)        1.250     1.437    fft_seq_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X6Y83          FDPE                                         r  fft_seq_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  clk_pl_0

Max Delay            15 Endpoints
Min Delay            15 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 fft_seq_i/fft_seq_ip_0/inst/fft_seq_ip_v3_0_S00_AXI_inst/fft_seq/butterfly/mul/cPlusDtimesB0/DSP_A_B_DATA_INST/B2_DATA[2]
                            (internal pin)
  Destination:            fft_seq_i/fft_seq_ip_0/inst/fft_seq_ip_v3_0_S00_AXI_inst/fft_seq/butterfly/mul/cPlusDtimesB_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.432ns  (logic 1.810ns (74.424%)  route 0.622ns (25.576%))
  Logic Levels:           5  (DSP_ALU=1 DSP_M_DATA=1 DSP_MULTIPLIER=1 DSP_OUTPUT=1 DSP_PREADD_DATA=1)
  Clock Uncertainty:      0.158ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.312ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 1.921ns (routing 0.955ns, distribution 0.966ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    DSP48E2_X3Y48        DSP_A_B_DATA                 0.000     0.000 r  fft_seq_i/fft_seq_ip_0/inst/fft_seq_ip_v3_0_S00_AXI_inst/fft_seq/butterfly/mul/cPlusDtimesB0/DSP_A_B_DATA_INST/B2_DATA[2]
                         net (fo=1, routed)           0.000     0.000    fft_seq_i/fft_seq_ip_0/inst/fft_seq_ip_v3_0_S00_AXI_inst/fft_seq/butterfly/mul/cPlusDtimesB0/DSP_A_B_DATA.B2_DATA<2>
    DSP48E2_X3Y48        DSP_PREADD_DATA (Prop_DSP_PREADD_DATA_DSP48E2_B2_DATA[2]_B2B1[2])
                                                      0.097     0.097 r  fft_seq_i/fft_seq_ip_0/inst/fft_seq_ip_v3_0_S00_AXI_inst/fft_seq/butterfly/mul/cPlusDtimesB0/DSP_PREADD_DATA_INST/B2B1[2]
                         net (fo=1, routed)           0.000     0.097    fft_seq_i/fft_seq_ip_0/inst/fft_seq_ip_v3_0_S00_AXI_inst/fft_seq/butterfly/mul/cPlusDtimesB0/DSP_PREADD_DATA.B2B1<2>
    DSP48E2_X3Y48        DSP_MULTIPLIER (Prop_DSP_MULTIPLIER_DSP48E2_B2B1[2]_U[14])
                                                      0.773     0.870 f  fft_seq_i/fft_seq_ip_0/inst/fft_seq_ip_v3_0_S00_AXI_inst/fft_seq/butterfly/mul/cPlusDtimesB0/DSP_MULTIPLIER_INST/U[14]
                         net (fo=1, routed)           0.000     0.870    fft_seq_i/fft_seq_ip_0/inst/fft_seq_ip_v3_0_S00_AXI_inst/fft_seq/butterfly/mul/cPlusDtimesB0/DSP_MULTIPLIER.U<14>
    DSP48E2_X3Y48        DSP_M_DATA (Prop_DSP_M_DATA_DSP48E2_U[14]_U_DATA[14])
                                                      0.067     0.937 r  fft_seq_i/fft_seq_ip_0/inst/fft_seq_ip_v3_0_S00_AXI_inst/fft_seq/butterfly/mul/cPlusDtimesB0/DSP_M_DATA_INST/U_DATA[14]
                         net (fo=1, routed)           0.000     0.937    fft_seq_i/fft_seq_ip_0/inst/fft_seq_ip_v3_0_S00_AXI_inst/fft_seq/butterfly/mul/cPlusDtimesB0/DSP_M_DATA.U_DATA<14>
    DSP48E2_X3Y48        DSP_ALU (Prop_DSP_ALU_DSP48E2_U_DATA[14]_ALU_OUT[14])
                                                      0.727     1.664 f  fft_seq_i/fft_seq_ip_0/inst/fft_seq_ip_v3_0_S00_AXI_inst/fft_seq/butterfly/mul/cPlusDtimesB0/DSP_ALU_INST/ALU_OUT[14]
                         net (fo=1, routed)           0.000     1.664    fft_seq_i/fft_seq_ip_0/inst/fft_seq_ip_v3_0_S00_AXI_inst/fft_seq/butterfly/mul/cPlusDtimesB0/DSP_ALU.ALU_OUT<14>
    DSP48E2_X3Y48        DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[14]_P[14])
                                                      0.146     1.810 r  fft_seq_i/fft_seq_ip_0/inst/fft_seq_ip_v3_0_S00_AXI_inst/fft_seq/butterfly/mul/cPlusDtimesB0/DSP_OUTPUT_INST/P[14]
                         net (fo=1, routed)           0.622     2.432    fft_seq_i/fft_seq_ip_0/inst/fft_seq_ip_v3_0_S00_AXI_inst/fft_seq/butterfly/mul/cPlusDtimesB0_n_91
    SLICE_X12Y119        FDRE                                         r  fft_seq_i/fft_seq_ip_0/inst/fft_seq_ip_v3_0_S00_AXI_inst/fft_seq/butterfly/mul/cPlusDtimesB_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  fft_seq_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.181     0.181    fft_seq_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.035     0.216 r  fft_seq_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=4102, routed)        1.921     2.137    fft_seq_i/fft_seq_ip_0/inst/fft_seq_ip_v3_0_S00_AXI_inst/fft_seq/butterfly/mul/s00_axi_aclk
    SLICE_X12Y119        FDRE                                         r  fft_seq_i/fft_seq_ip_0/inst/fft_seq_ip_v3_0_S00_AXI_inst/fft_seq/butterfly/mul/cPlusDtimesB_reg[14]/C

Slack:                    inf
  Source:                 fft_seq_i/fft_seq_ip_0/inst/fft_seq_ip_v3_0_S00_AXI_inst/fft_seq/butterfly/mul/cPlusDtimesB0/DSP_A_B_DATA_INST/B2_DATA[2]
                            (internal pin)
  Destination:            fft_seq_i/fft_seq_ip_0/inst/fft_seq_ip_v3_0_S00_AXI_inst/fft_seq/butterfly/mul/cPlusDtimesB_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.323ns  (logic 1.810ns (77.916%)  route 0.513ns (22.084%))
  Logic Levels:           5  (DSP_ALU=1 DSP_M_DATA=1 DSP_MULTIPLIER=1 DSP_OUTPUT=1 DSP_PREADD_DATA=1)
  Clock Uncertainty:      0.158ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.312ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 1.921ns (routing 0.955ns, distribution 0.966ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    DSP48E2_X3Y48        DSP_A_B_DATA                 0.000     0.000 r  fft_seq_i/fft_seq_ip_0/inst/fft_seq_ip_v3_0_S00_AXI_inst/fft_seq/butterfly/mul/cPlusDtimesB0/DSP_A_B_DATA_INST/B2_DATA[2]
                         net (fo=1, routed)           0.000     0.000    fft_seq_i/fft_seq_ip_0/inst/fft_seq_ip_v3_0_S00_AXI_inst/fft_seq/butterfly/mul/cPlusDtimesB0/DSP_A_B_DATA.B2_DATA<2>
    DSP48E2_X3Y48        DSP_PREADD_DATA (Prop_DSP_PREADD_DATA_DSP48E2_B2_DATA[2]_B2B1[2])
                                                      0.097     0.097 r  fft_seq_i/fft_seq_ip_0/inst/fft_seq_ip_v3_0_S00_AXI_inst/fft_seq/butterfly/mul/cPlusDtimesB0/DSP_PREADD_DATA_INST/B2B1[2]
                         net (fo=1, routed)           0.000     0.097    fft_seq_i/fft_seq_ip_0/inst/fft_seq_ip_v3_0_S00_AXI_inst/fft_seq/butterfly/mul/cPlusDtimesB0/DSP_PREADD_DATA.B2B1<2>
    DSP48E2_X3Y48        DSP_MULTIPLIER (Prop_DSP_MULTIPLIER_DSP48E2_B2B1[2]_U[13])
                                                      0.773     0.870 f  fft_seq_i/fft_seq_ip_0/inst/fft_seq_ip_v3_0_S00_AXI_inst/fft_seq/butterfly/mul/cPlusDtimesB0/DSP_MULTIPLIER_INST/U[13]
                         net (fo=1, routed)           0.000     0.870    fft_seq_i/fft_seq_ip_0/inst/fft_seq_ip_v3_0_S00_AXI_inst/fft_seq/butterfly/mul/cPlusDtimesB0/DSP_MULTIPLIER.U<13>
    DSP48E2_X3Y48        DSP_M_DATA (Prop_DSP_M_DATA_DSP48E2_U[13]_U_DATA[13])
                                                      0.067     0.937 r  fft_seq_i/fft_seq_ip_0/inst/fft_seq_ip_v3_0_S00_AXI_inst/fft_seq/butterfly/mul/cPlusDtimesB0/DSP_M_DATA_INST/U_DATA[13]
                         net (fo=1, routed)           0.000     0.937    fft_seq_i/fft_seq_ip_0/inst/fft_seq_ip_v3_0_S00_AXI_inst/fft_seq/butterfly/mul/cPlusDtimesB0/DSP_M_DATA.U_DATA<13>
    DSP48E2_X3Y48        DSP_ALU (Prop_DSP_ALU_DSP48E2_U_DATA[13]_ALU_OUT[13])
                                                      0.727     1.664 f  fft_seq_i/fft_seq_ip_0/inst/fft_seq_ip_v3_0_S00_AXI_inst/fft_seq/butterfly/mul/cPlusDtimesB0/DSP_ALU_INST/ALU_OUT[13]
                         net (fo=1, routed)           0.000     1.664    fft_seq_i/fft_seq_ip_0/inst/fft_seq_ip_v3_0_S00_AXI_inst/fft_seq/butterfly/mul/cPlusDtimesB0/DSP_ALU.ALU_OUT<13>
    DSP48E2_X3Y48        DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[13]_P[13])
                                                      0.146     1.810 r  fft_seq_i/fft_seq_ip_0/inst/fft_seq_ip_v3_0_S00_AXI_inst/fft_seq/butterfly/mul/cPlusDtimesB0/DSP_OUTPUT_INST/P[13]
                         net (fo=1, routed)           0.513     2.323    fft_seq_i/fft_seq_ip_0/inst/fft_seq_ip_v3_0_S00_AXI_inst/fft_seq/butterfly/mul/cPlusDtimesB0_n_92
    SLICE_X12Y119        FDRE                                         r  fft_seq_i/fft_seq_ip_0/inst/fft_seq_ip_v3_0_S00_AXI_inst/fft_seq/butterfly/mul/cPlusDtimesB_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  fft_seq_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.181     0.181    fft_seq_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.035     0.216 r  fft_seq_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=4102, routed)        1.921     2.137    fft_seq_i/fft_seq_ip_0/inst/fft_seq_ip_v3_0_S00_AXI_inst/fft_seq/butterfly/mul/s00_axi_aclk
    SLICE_X12Y119        FDRE                                         r  fft_seq_i/fft_seq_ip_0/inst/fft_seq_ip_v3_0_S00_AXI_inst/fft_seq/butterfly/mul/cPlusDtimesB_reg[13]/C

Slack:                    inf
  Source:                 fft_seq_i/fft_seq_ip_0/inst/fft_seq_ip_v3_0_S00_AXI_inst/fft_seq/butterfly/mul/cMinusDtimesA0/DSP_A_B_DATA_INST/B2_DATA[2]
                            (internal pin)
  Destination:            fft_seq_i/fft_seq_ip_0/inst/fft_seq_ip_v3_0_S00_AXI_inst/fft_seq/butterfly/mul/cMinusDtimesA_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.291ns  (logic 1.810ns (79.005%)  route 0.481ns (20.995%))
  Logic Levels:           5  (DSP_ALU=1 DSP_M_DATA=1 DSP_MULTIPLIER=1 DSP_OUTPUT=1 DSP_PREADD_DATA=1)
  Clock Uncertainty:      0.158ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.312ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 1.887ns (routing 0.955ns, distribution 0.932ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    DSP48E2_X2Y46        DSP_A_B_DATA                 0.000     0.000 r  fft_seq_i/fft_seq_ip_0/inst/fft_seq_ip_v3_0_S00_AXI_inst/fft_seq/butterfly/mul/cMinusDtimesA0/DSP_A_B_DATA_INST/B2_DATA[2]
                         net (fo=1, routed)           0.000     0.000    fft_seq_i/fft_seq_ip_0/inst/fft_seq_ip_v3_0_S00_AXI_inst/fft_seq/butterfly/mul/cMinusDtimesA0/DSP_A_B_DATA.B2_DATA<2>
    DSP48E2_X2Y46        DSP_PREADD_DATA (Prop_DSP_PREADD_DATA_DSP48E2_B2_DATA[2]_B2B1[2])
                                                      0.097     0.097 r  fft_seq_i/fft_seq_ip_0/inst/fft_seq_ip_v3_0_S00_AXI_inst/fft_seq/butterfly/mul/cMinusDtimesA0/DSP_PREADD_DATA_INST/B2B1[2]
                         net (fo=1, routed)           0.000     0.097    fft_seq_i/fft_seq_ip_0/inst/fft_seq_ip_v3_0_S00_AXI_inst/fft_seq/butterfly/mul/cMinusDtimesA0/DSP_PREADD_DATA.B2B1<2>
    DSP48E2_X2Y46        DSP_MULTIPLIER (Prop_DSP_MULTIPLIER_DSP48E2_B2B1[2]_U[12])
                                                      0.773     0.870 f  fft_seq_i/fft_seq_ip_0/inst/fft_seq_ip_v3_0_S00_AXI_inst/fft_seq/butterfly/mul/cMinusDtimesA0/DSP_MULTIPLIER_INST/U[12]
                         net (fo=1, routed)           0.000     0.870    fft_seq_i/fft_seq_ip_0/inst/fft_seq_ip_v3_0_S00_AXI_inst/fft_seq/butterfly/mul/cMinusDtimesA0/DSP_MULTIPLIER.U<12>
    DSP48E2_X2Y46        DSP_M_DATA (Prop_DSP_M_DATA_DSP48E2_U[12]_U_DATA[12])
                                                      0.067     0.937 r  fft_seq_i/fft_seq_ip_0/inst/fft_seq_ip_v3_0_S00_AXI_inst/fft_seq/butterfly/mul/cMinusDtimesA0/DSP_M_DATA_INST/U_DATA[12]
                         net (fo=1, routed)           0.000     0.937    fft_seq_i/fft_seq_ip_0/inst/fft_seq_ip_v3_0_S00_AXI_inst/fft_seq/butterfly/mul/cMinusDtimesA0/DSP_M_DATA.U_DATA<12>
    DSP48E2_X2Y46        DSP_ALU (Prop_DSP_ALU_DSP48E2_U_DATA[12]_ALU_OUT[12])
                                                      0.727     1.664 f  fft_seq_i/fft_seq_ip_0/inst/fft_seq_ip_v3_0_S00_AXI_inst/fft_seq/butterfly/mul/cMinusDtimesA0/DSP_ALU_INST/ALU_OUT[12]
                         net (fo=1, routed)           0.000     1.664    fft_seq_i/fft_seq_ip_0/inst/fft_seq_ip_v3_0_S00_AXI_inst/fft_seq/butterfly/mul/cMinusDtimesA0/DSP_ALU.ALU_OUT<12>
    DSP48E2_X2Y46        DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[12]_P[12])
                                                      0.146     1.810 r  fft_seq_i/fft_seq_ip_0/inst/fft_seq_ip_v3_0_S00_AXI_inst/fft_seq/butterfly/mul/cMinusDtimesA0/DSP_OUTPUT_INST/P[12]
                         net (fo=1, routed)           0.481     2.291    fft_seq_i/fft_seq_ip_0/inst/fft_seq_ip_v3_0_S00_AXI_inst/fft_seq/butterfly/mul/cMinusDtimesA0_n_93
    SLICE_X9Y117         FDRE                                         r  fft_seq_i/fft_seq_ip_0/inst/fft_seq_ip_v3_0_S00_AXI_inst/fft_seq/butterfly/mul/cMinusDtimesA_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  fft_seq_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.181     0.181    fft_seq_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.035     0.216 r  fft_seq_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=4102, routed)        1.887     2.103    fft_seq_i/fft_seq_ip_0/inst/fft_seq_ip_v3_0_S00_AXI_inst/fft_seq/butterfly/mul/s00_axi_aclk
    SLICE_X9Y117         FDRE                                         r  fft_seq_i/fft_seq_ip_0/inst/fft_seq_ip_v3_0_S00_AXI_inst/fft_seq/butterfly/mul/cMinusDtimesA_reg[12]/C

Slack:                    inf
  Source:                 fft_seq_i/fft_seq_ip_0/inst/fft_seq_ip_v3_0_S00_AXI_inst/fft_seq/butterfly/mul/cPlusDtimesB0/DSP_A_B_DATA_INST/B2_DATA[2]
                            (internal pin)
  Destination:            fft_seq_i/fft_seq_ip_0/inst/fft_seq_ip_v3_0_S00_AXI_inst/fft_seq/butterfly/mul/cPlusDtimesB_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.269ns  (logic 1.810ns (79.771%)  route 0.459ns (20.229%))
  Logic Levels:           5  (DSP_ALU=1 DSP_M_DATA=1 DSP_MULTIPLIER=1 DSP_OUTPUT=1 DSP_PREADD_DATA=1)
  Clock Uncertainty:      0.158ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.312ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 1.982ns (routing 0.955ns, distribution 1.027ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    DSP48E2_X3Y48        DSP_A_B_DATA                 0.000     0.000 r  fft_seq_i/fft_seq_ip_0/inst/fft_seq_ip_v3_0_S00_AXI_inst/fft_seq/butterfly/mul/cPlusDtimesB0/DSP_A_B_DATA_INST/B2_DATA[2]
                         net (fo=1, routed)           0.000     0.000    fft_seq_i/fft_seq_ip_0/inst/fft_seq_ip_v3_0_S00_AXI_inst/fft_seq/butterfly/mul/cPlusDtimesB0/DSP_A_B_DATA.B2_DATA<2>
    DSP48E2_X3Y48        DSP_PREADD_DATA (Prop_DSP_PREADD_DATA_DSP48E2_B2_DATA[2]_B2B1[2])
                                                      0.097     0.097 r  fft_seq_i/fft_seq_ip_0/inst/fft_seq_ip_v3_0_S00_AXI_inst/fft_seq/butterfly/mul/cPlusDtimesB0/DSP_PREADD_DATA_INST/B2B1[2]
                         net (fo=1, routed)           0.000     0.097    fft_seq_i/fft_seq_ip_0/inst/fft_seq_ip_v3_0_S00_AXI_inst/fft_seq/butterfly/mul/cPlusDtimesB0/DSP_PREADD_DATA.B2B1<2>
    DSP48E2_X3Y48        DSP_MULTIPLIER (Prop_DSP_MULTIPLIER_DSP48E2_B2B1[2]_U[16])
                                                      0.773     0.870 f  fft_seq_i/fft_seq_ip_0/inst/fft_seq_ip_v3_0_S00_AXI_inst/fft_seq/butterfly/mul/cPlusDtimesB0/DSP_MULTIPLIER_INST/U[16]
                         net (fo=1, routed)           0.000     0.870    fft_seq_i/fft_seq_ip_0/inst/fft_seq_ip_v3_0_S00_AXI_inst/fft_seq/butterfly/mul/cPlusDtimesB0/DSP_MULTIPLIER.U<16>
    DSP48E2_X3Y48        DSP_M_DATA (Prop_DSP_M_DATA_DSP48E2_U[16]_U_DATA[16])
                                                      0.067     0.937 r  fft_seq_i/fft_seq_ip_0/inst/fft_seq_ip_v3_0_S00_AXI_inst/fft_seq/butterfly/mul/cPlusDtimesB0/DSP_M_DATA_INST/U_DATA[16]
                         net (fo=1, routed)           0.000     0.937    fft_seq_i/fft_seq_ip_0/inst/fft_seq_ip_v3_0_S00_AXI_inst/fft_seq/butterfly/mul/cPlusDtimesB0/DSP_M_DATA.U_DATA<16>
    DSP48E2_X3Y48        DSP_ALU (Prop_DSP_ALU_DSP48E2_U_DATA[16]_ALU_OUT[16])
                                                      0.727     1.664 f  fft_seq_i/fft_seq_ip_0/inst/fft_seq_ip_v3_0_S00_AXI_inst/fft_seq/butterfly/mul/cPlusDtimesB0/DSP_ALU_INST/ALU_OUT[16]
                         net (fo=1, routed)           0.000     1.664    fft_seq_i/fft_seq_ip_0/inst/fft_seq_ip_v3_0_S00_AXI_inst/fft_seq/butterfly/mul/cPlusDtimesB0/DSP_ALU.ALU_OUT<16>
    DSP48E2_X3Y48        DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[16]_P[16])
                                                      0.146     1.810 r  fft_seq_i/fft_seq_ip_0/inst/fft_seq_ip_v3_0_S00_AXI_inst/fft_seq/butterfly/mul/cPlusDtimesB0/DSP_OUTPUT_INST/P[16]
                         net (fo=1, routed)           0.459     2.269    fft_seq_i/fft_seq_ip_0/inst/fft_seq_ip_v3_0_S00_AXI_inst/fft_seq/butterfly/mul/cPlusDtimesB0_n_89
    SLICE_X15Y122        FDRE                                         r  fft_seq_i/fft_seq_ip_0/inst/fft_seq_ip_v3_0_S00_AXI_inst/fft_seq/butterfly/mul/cPlusDtimesB_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  fft_seq_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.181     0.181    fft_seq_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.035     0.216 r  fft_seq_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=4102, routed)        1.982     2.198    fft_seq_i/fft_seq_ip_0/inst/fft_seq_ip_v3_0_S00_AXI_inst/fft_seq/butterfly/mul/s00_axi_aclk
    SLICE_X15Y122        FDRE                                         r  fft_seq_i/fft_seq_ip_0/inst/fft_seq_ip_v3_0_S00_AXI_inst/fft_seq/butterfly/mul/cPlusDtimesB_reg[16]/C

Slack:                    inf
  Source:                 fft_seq_i/fft_seq_ip_0/inst/fft_seq_ip_v3_0_S00_AXI_inst/fft_seq/butterfly/mul/cMinusDtimesA0/DSP_A_B_DATA_INST/B2_DATA[2]
                            (internal pin)
  Destination:            fft_seq_i/fft_seq_ip_0/inst/fft_seq_ip_v3_0_S00_AXI_inst/fft_seq/butterfly/mul/cMinusDtimesA_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.260ns  (logic 1.810ns (80.089%)  route 0.450ns (19.912%))
  Logic Levels:           5  (DSP_ALU=1 DSP_M_DATA=1 DSP_MULTIPLIER=1 DSP_OUTPUT=1 DSP_PREADD_DATA=1)
  Clock Uncertainty:      0.158ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.312ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 1.887ns (routing 0.955ns, distribution 0.932ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    DSP48E2_X2Y46        DSP_A_B_DATA                 0.000     0.000 r  fft_seq_i/fft_seq_ip_0/inst/fft_seq_ip_v3_0_S00_AXI_inst/fft_seq/butterfly/mul/cMinusDtimesA0/DSP_A_B_DATA_INST/B2_DATA[2]
                         net (fo=1, routed)           0.000     0.000    fft_seq_i/fft_seq_ip_0/inst/fft_seq_ip_v3_0_S00_AXI_inst/fft_seq/butterfly/mul/cMinusDtimesA0/DSP_A_B_DATA.B2_DATA<2>
    DSP48E2_X2Y46        DSP_PREADD_DATA (Prop_DSP_PREADD_DATA_DSP48E2_B2_DATA[2]_B2B1[2])
                                                      0.097     0.097 r  fft_seq_i/fft_seq_ip_0/inst/fft_seq_ip_v3_0_S00_AXI_inst/fft_seq/butterfly/mul/cMinusDtimesA0/DSP_PREADD_DATA_INST/B2B1[2]
                         net (fo=1, routed)           0.000     0.097    fft_seq_i/fft_seq_ip_0/inst/fft_seq_ip_v3_0_S00_AXI_inst/fft_seq/butterfly/mul/cMinusDtimesA0/DSP_PREADD_DATA.B2B1<2>
    DSP48E2_X2Y46        DSP_MULTIPLIER (Prop_DSP_MULTIPLIER_DSP48E2_B2B1[2]_U[15])
                                                      0.773     0.870 f  fft_seq_i/fft_seq_ip_0/inst/fft_seq_ip_v3_0_S00_AXI_inst/fft_seq/butterfly/mul/cMinusDtimesA0/DSP_MULTIPLIER_INST/U[15]
                         net (fo=1, routed)           0.000     0.870    fft_seq_i/fft_seq_ip_0/inst/fft_seq_ip_v3_0_S00_AXI_inst/fft_seq/butterfly/mul/cMinusDtimesA0/DSP_MULTIPLIER.U<15>
    DSP48E2_X2Y46        DSP_M_DATA (Prop_DSP_M_DATA_DSP48E2_U[15]_U_DATA[15])
                                                      0.067     0.937 r  fft_seq_i/fft_seq_ip_0/inst/fft_seq_ip_v3_0_S00_AXI_inst/fft_seq/butterfly/mul/cMinusDtimesA0/DSP_M_DATA_INST/U_DATA[15]
                         net (fo=1, routed)           0.000     0.937    fft_seq_i/fft_seq_ip_0/inst/fft_seq_ip_v3_0_S00_AXI_inst/fft_seq/butterfly/mul/cMinusDtimesA0/DSP_M_DATA.U_DATA<15>
    DSP48E2_X2Y46        DSP_ALU (Prop_DSP_ALU_DSP48E2_U_DATA[15]_ALU_OUT[15])
                                                      0.727     1.664 f  fft_seq_i/fft_seq_ip_0/inst/fft_seq_ip_v3_0_S00_AXI_inst/fft_seq/butterfly/mul/cMinusDtimesA0/DSP_ALU_INST/ALU_OUT[15]
                         net (fo=1, routed)           0.000     1.664    fft_seq_i/fft_seq_ip_0/inst/fft_seq_ip_v3_0_S00_AXI_inst/fft_seq/butterfly/mul/cMinusDtimesA0/DSP_ALU.ALU_OUT<15>
    DSP48E2_X2Y46        DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[15]_P[15])
                                                      0.146     1.810 r  fft_seq_i/fft_seq_ip_0/inst/fft_seq_ip_v3_0_S00_AXI_inst/fft_seq/butterfly/mul/cMinusDtimesA0/DSP_OUTPUT_INST/P[15]
                         net (fo=1, routed)           0.450     2.260    fft_seq_i/fft_seq_ip_0/inst/fft_seq_ip_v3_0_S00_AXI_inst/fft_seq/butterfly/mul/cMinusDtimesA0_n_90
    SLICE_X9Y117         FDRE                                         r  fft_seq_i/fft_seq_ip_0/inst/fft_seq_ip_v3_0_S00_AXI_inst/fft_seq/butterfly/mul/cMinusDtimesA_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  fft_seq_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.181     0.181    fft_seq_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.035     0.216 r  fft_seq_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=4102, routed)        1.887     2.103    fft_seq_i/fft_seq_ip_0/inst/fft_seq_ip_v3_0_S00_AXI_inst/fft_seq/butterfly/mul/s00_axi_aclk
    SLICE_X9Y117         FDRE                                         r  fft_seq_i/fft_seq_ip_0/inst/fft_seq_ip_v3_0_S00_AXI_inst/fft_seq/butterfly/mul/cMinusDtimesA_reg[15]/C

Slack:                    inf
  Source:                 fft_seq_i/fft_seq_ip_0/inst/fft_seq_ip_v3_0_S00_AXI_inst/fft_seq/butterfly/mul/cMinusDtimesA0/DSP_A_B_DATA_INST/B2_DATA[2]
                            (internal pin)
  Destination:            fft_seq_i/fft_seq_ip_0/inst/fft_seq_ip_v3_0_S00_AXI_inst/fft_seq/butterfly/mul/cMinusDtimesA_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.258ns  (logic 1.810ns (80.159%)  route 0.448ns (19.841%))
  Logic Levels:           5  (DSP_ALU=1 DSP_M_DATA=1 DSP_MULTIPLIER=1 DSP_OUTPUT=1 DSP_PREADD_DATA=1)
  Clock Uncertainty:      0.158ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.312ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 1.887ns (routing 0.955ns, distribution 0.932ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    DSP48E2_X2Y46        DSP_A_B_DATA                 0.000     0.000 r  fft_seq_i/fft_seq_ip_0/inst/fft_seq_ip_v3_0_S00_AXI_inst/fft_seq/butterfly/mul/cMinusDtimesA0/DSP_A_B_DATA_INST/B2_DATA[2]
                         net (fo=1, routed)           0.000     0.000    fft_seq_i/fft_seq_ip_0/inst/fft_seq_ip_v3_0_S00_AXI_inst/fft_seq/butterfly/mul/cMinusDtimesA0/DSP_A_B_DATA.B2_DATA<2>
    DSP48E2_X2Y46        DSP_PREADD_DATA (Prop_DSP_PREADD_DATA_DSP48E2_B2_DATA[2]_B2B1[2])
                                                      0.097     0.097 r  fft_seq_i/fft_seq_ip_0/inst/fft_seq_ip_v3_0_S00_AXI_inst/fft_seq/butterfly/mul/cMinusDtimesA0/DSP_PREADD_DATA_INST/B2B1[2]
                         net (fo=1, routed)           0.000     0.097    fft_seq_i/fft_seq_ip_0/inst/fft_seq_ip_v3_0_S00_AXI_inst/fft_seq/butterfly/mul/cMinusDtimesA0/DSP_PREADD_DATA.B2B1<2>
    DSP48E2_X2Y46        DSP_MULTIPLIER (Prop_DSP_MULTIPLIER_DSP48E2_B2B1[2]_U[16])
                                                      0.773     0.870 f  fft_seq_i/fft_seq_ip_0/inst/fft_seq_ip_v3_0_S00_AXI_inst/fft_seq/butterfly/mul/cMinusDtimesA0/DSP_MULTIPLIER_INST/U[16]
                         net (fo=1, routed)           0.000     0.870    fft_seq_i/fft_seq_ip_0/inst/fft_seq_ip_v3_0_S00_AXI_inst/fft_seq/butterfly/mul/cMinusDtimesA0/DSP_MULTIPLIER.U<16>
    DSP48E2_X2Y46        DSP_M_DATA (Prop_DSP_M_DATA_DSP48E2_U[16]_U_DATA[16])
                                                      0.067     0.937 r  fft_seq_i/fft_seq_ip_0/inst/fft_seq_ip_v3_0_S00_AXI_inst/fft_seq/butterfly/mul/cMinusDtimesA0/DSP_M_DATA_INST/U_DATA[16]
                         net (fo=1, routed)           0.000     0.937    fft_seq_i/fft_seq_ip_0/inst/fft_seq_ip_v3_0_S00_AXI_inst/fft_seq/butterfly/mul/cMinusDtimesA0/DSP_M_DATA.U_DATA<16>
    DSP48E2_X2Y46        DSP_ALU (Prop_DSP_ALU_DSP48E2_U_DATA[16]_ALU_OUT[16])
                                                      0.727     1.664 f  fft_seq_i/fft_seq_ip_0/inst/fft_seq_ip_v3_0_S00_AXI_inst/fft_seq/butterfly/mul/cMinusDtimesA0/DSP_ALU_INST/ALU_OUT[16]
                         net (fo=1, routed)           0.000     1.664    fft_seq_i/fft_seq_ip_0/inst/fft_seq_ip_v3_0_S00_AXI_inst/fft_seq/butterfly/mul/cMinusDtimesA0/DSP_ALU.ALU_OUT<16>
    DSP48E2_X2Y46        DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[16]_P[16])
                                                      0.146     1.810 r  fft_seq_i/fft_seq_ip_0/inst/fft_seq_ip_v3_0_S00_AXI_inst/fft_seq/butterfly/mul/cMinusDtimesA0/DSP_OUTPUT_INST/P[16]
                         net (fo=1, routed)           0.448     2.258    fft_seq_i/fft_seq_ip_0/inst/fft_seq_ip_v3_0_S00_AXI_inst/fft_seq/butterfly/mul/cMinusDtimesA0_n_89
    SLICE_X9Y117         FDRE                                         r  fft_seq_i/fft_seq_ip_0/inst/fft_seq_ip_v3_0_S00_AXI_inst/fft_seq/butterfly/mul/cMinusDtimesA_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  fft_seq_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.181     0.181    fft_seq_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.035     0.216 r  fft_seq_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=4102, routed)        1.887     2.103    fft_seq_i/fft_seq_ip_0/inst/fft_seq_ip_v3_0_S00_AXI_inst/fft_seq/butterfly/mul/s00_axi_aclk
    SLICE_X9Y117         FDRE                                         r  fft_seq_i/fft_seq_ip_0/inst/fft_seq_ip_v3_0_S00_AXI_inst/fft_seq/butterfly/mul/cMinusDtimesA_reg[16]/C

Slack:                    inf
  Source:                 fft_seq_i/fft_seq_ip_0/inst/fft_seq_ip_v3_0_S00_AXI_inst/fft_seq/butterfly/mul/aMinusBtimesD0/DSP_A_B_DATA_INST/B2_DATA[17]
                            (internal pin)
  Destination:            fft_seq_i/fft_seq_ip_0/inst/fft_seq_ip_v3_0_S00_AXI_inst/fft_seq/butterfly/mul/aMinusBtimesD_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.253ns  (logic 1.808ns (80.249%)  route 0.445ns (19.751%))
  Logic Levels:           5  (DSP_ALU=1 DSP_M_DATA=1 DSP_MULTIPLIER=1 DSP_OUTPUT=1 DSP_PREADD_DATA=1)
  Clock Uncertainty:      0.158ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.312ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 1.936ns (routing 0.955ns, distribution 0.981ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    DSP48E2_X2Y48        DSP_A_B_DATA                 0.000     0.000 r  fft_seq_i/fft_seq_ip_0/inst/fft_seq_ip_v3_0_S00_AXI_inst/fft_seq/butterfly/mul/aMinusBtimesD0/DSP_A_B_DATA_INST/B2_DATA[17]
                         net (fo=1, routed)           0.000     0.000    fft_seq_i/fft_seq_ip_0/inst/fft_seq_ip_v3_0_S00_AXI_inst/fft_seq/butterfly/mul/aMinusBtimesD0/DSP_A_B_DATA.B2_DATA<17>
    DSP48E2_X2Y48        DSP_PREADD_DATA (Prop_DSP_PREADD_DATA_DSP48E2_B2_DATA[17]_B2B1[17])
                                                      0.097     0.097 r  fft_seq_i/fft_seq_ip_0/inst/fft_seq_ip_v3_0_S00_AXI_inst/fft_seq/butterfly/mul/aMinusBtimesD0/DSP_PREADD_DATA_INST/B2B1[17]
                         net (fo=1, routed)           0.000     0.097    fft_seq_i/fft_seq_ip_0/inst/fft_seq_ip_v3_0_S00_AXI_inst/fft_seq/butterfly/mul/aMinusBtimesD0/DSP_PREADD_DATA.B2B1<17>
    DSP48E2_X2Y48        DSP_MULTIPLIER (Prop_DSP_MULTIPLIER_DSP48E2_B2B1[17]_V[16])
                                                      0.778     0.875 f  fft_seq_i/fft_seq_ip_0/inst/fft_seq_ip_v3_0_S00_AXI_inst/fft_seq/butterfly/mul/aMinusBtimesD0/DSP_MULTIPLIER_INST/V[16]
                         net (fo=1, routed)           0.000     0.875    fft_seq_i/fft_seq_ip_0/inst/fft_seq_ip_v3_0_S00_AXI_inst/fft_seq/butterfly/mul/aMinusBtimesD0/DSP_MULTIPLIER.V<16>
    DSP48E2_X2Y48        DSP_M_DATA (Prop_DSP_M_DATA_DSP48E2_V[16]_V_DATA[16])
                                                      0.065     0.940 r  fft_seq_i/fft_seq_ip_0/inst/fft_seq_ip_v3_0_S00_AXI_inst/fft_seq/butterfly/mul/aMinusBtimesD0/DSP_M_DATA_INST/V_DATA[16]
                         net (fo=1, routed)           0.000     0.940    fft_seq_i/fft_seq_ip_0/inst/fft_seq_ip_v3_0_S00_AXI_inst/fft_seq/butterfly/mul/aMinusBtimesD0/DSP_M_DATA.V_DATA<16>
    DSP48E2_X2Y48        DSP_ALU (Prop_DSP_ALU_DSP48E2_V_DATA[16]_ALU_OUT[16])
                                                      0.722     1.662 f  fft_seq_i/fft_seq_ip_0/inst/fft_seq_ip_v3_0_S00_AXI_inst/fft_seq/butterfly/mul/aMinusBtimesD0/DSP_ALU_INST/ALU_OUT[16]
                         net (fo=1, routed)           0.000     1.662    fft_seq_i/fft_seq_ip_0/inst/fft_seq_ip_v3_0_S00_AXI_inst/fft_seq/butterfly/mul/aMinusBtimesD0/DSP_ALU.ALU_OUT<16>
    DSP48E2_X2Y48        DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[16]_P[16])
                                                      0.146     1.808 r  fft_seq_i/fft_seq_ip_0/inst/fft_seq_ip_v3_0_S00_AXI_inst/fft_seq/butterfly/mul/aMinusBtimesD0/DSP_OUTPUT_INST/P[16]
                         net (fo=1, routed)           0.445     2.253    fft_seq_i/fft_seq_ip_0/inst/fft_seq_ip_v3_0_S00_AXI_inst/fft_seq/butterfly/mul/aMinusBtimesD0_n_89
    SLICE_X7Y120         FDRE                                         r  fft_seq_i/fft_seq_ip_0/inst/fft_seq_ip_v3_0_S00_AXI_inst/fft_seq/butterfly/mul/aMinusBtimesD_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  fft_seq_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.181     0.181    fft_seq_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.035     0.216 r  fft_seq_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=4102, routed)        1.936     2.152    fft_seq_i/fft_seq_ip_0/inst/fft_seq_ip_v3_0_S00_AXI_inst/fft_seq/butterfly/mul/s00_axi_aclk
    SLICE_X7Y120         FDRE                                         r  fft_seq_i/fft_seq_ip_0/inst/fft_seq_ip_v3_0_S00_AXI_inst/fft_seq/butterfly/mul/aMinusBtimesD_reg[16]/C

Slack:                    inf
  Source:                 fft_seq_i/fft_seq_ip_0/inst/fft_seq_ip_v3_0_S00_AXI_inst/fft_seq/butterfly/mul/cPlusDtimesB0/DSP_A_B_DATA_INST/B2_DATA[2]
                            (internal pin)
  Destination:            fft_seq_i/fft_seq_ip_0/inst/fft_seq_ip_v3_0_S00_AXI_inst/fft_seq/butterfly/mul/cPlusDtimesB_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.251ns  (logic 1.810ns (80.409%)  route 0.441ns (19.591%))
  Logic Levels:           5  (DSP_ALU=1 DSP_M_DATA=1 DSP_MULTIPLIER=1 DSP_OUTPUT=1 DSP_PREADD_DATA=1)
  Clock Uncertainty:      0.158ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.312ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 1.979ns (routing 0.955ns, distribution 1.024ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    DSP48E2_X3Y48        DSP_A_B_DATA                 0.000     0.000 r  fft_seq_i/fft_seq_ip_0/inst/fft_seq_ip_v3_0_S00_AXI_inst/fft_seq/butterfly/mul/cPlusDtimesB0/DSP_A_B_DATA_INST/B2_DATA[2]
                         net (fo=1, routed)           0.000     0.000    fft_seq_i/fft_seq_ip_0/inst/fft_seq_ip_v3_0_S00_AXI_inst/fft_seq/butterfly/mul/cPlusDtimesB0/DSP_A_B_DATA.B2_DATA<2>
    DSP48E2_X3Y48        DSP_PREADD_DATA (Prop_DSP_PREADD_DATA_DSP48E2_B2_DATA[2]_B2B1[2])
                                                      0.097     0.097 r  fft_seq_i/fft_seq_ip_0/inst/fft_seq_ip_v3_0_S00_AXI_inst/fft_seq/butterfly/mul/cPlusDtimesB0/DSP_PREADD_DATA_INST/B2B1[2]
                         net (fo=1, routed)           0.000     0.097    fft_seq_i/fft_seq_ip_0/inst/fft_seq_ip_v3_0_S00_AXI_inst/fft_seq/butterfly/mul/cPlusDtimesB0/DSP_PREADD_DATA.B2B1<2>
    DSP48E2_X3Y48        DSP_MULTIPLIER (Prop_DSP_MULTIPLIER_DSP48E2_B2B1[2]_U[10])
                                                      0.773     0.870 f  fft_seq_i/fft_seq_ip_0/inst/fft_seq_ip_v3_0_S00_AXI_inst/fft_seq/butterfly/mul/cPlusDtimesB0/DSP_MULTIPLIER_INST/U[10]
                         net (fo=1, routed)           0.000     0.870    fft_seq_i/fft_seq_ip_0/inst/fft_seq_ip_v3_0_S00_AXI_inst/fft_seq/butterfly/mul/cPlusDtimesB0/DSP_MULTIPLIER.U<10>
    DSP48E2_X3Y48        DSP_M_DATA (Prop_DSP_M_DATA_DSP48E2_U[10]_U_DATA[10])
                                                      0.067     0.937 r  fft_seq_i/fft_seq_ip_0/inst/fft_seq_ip_v3_0_S00_AXI_inst/fft_seq/butterfly/mul/cPlusDtimesB0/DSP_M_DATA_INST/U_DATA[10]
                         net (fo=1, routed)           0.000     0.937    fft_seq_i/fft_seq_ip_0/inst/fft_seq_ip_v3_0_S00_AXI_inst/fft_seq/butterfly/mul/cPlusDtimesB0/DSP_M_DATA.U_DATA<10>
    DSP48E2_X3Y48        DSP_ALU (Prop_DSP_ALU_DSP48E2_U_DATA[10]_ALU_OUT[10])
                                                      0.727     1.664 f  fft_seq_i/fft_seq_ip_0/inst/fft_seq_ip_v3_0_S00_AXI_inst/fft_seq/butterfly/mul/cPlusDtimesB0/DSP_ALU_INST/ALU_OUT[10]
                         net (fo=1, routed)           0.000     1.664    fft_seq_i/fft_seq_ip_0/inst/fft_seq_ip_v3_0_S00_AXI_inst/fft_seq/butterfly/mul/cPlusDtimesB0/DSP_ALU.ALU_OUT<10>
    DSP48E2_X3Y48        DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[10]_P[10])
                                                      0.146     1.810 r  fft_seq_i/fft_seq_ip_0/inst/fft_seq_ip_v3_0_S00_AXI_inst/fft_seq/butterfly/mul/cPlusDtimesB0/DSP_OUTPUT_INST/P[10]
                         net (fo=1, routed)           0.441     2.251    fft_seq_i/fft_seq_ip_0/inst/fft_seq_ip_v3_0_S00_AXI_inst/fft_seq/butterfly/mul/cPlusDtimesB0_n_95
    SLICE_X15Y121        FDRE                                         r  fft_seq_i/fft_seq_ip_0/inst/fft_seq_ip_v3_0_S00_AXI_inst/fft_seq/butterfly/mul/cPlusDtimesB_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  fft_seq_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.181     0.181    fft_seq_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.035     0.216 r  fft_seq_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=4102, routed)        1.979     2.195    fft_seq_i/fft_seq_ip_0/inst/fft_seq_ip_v3_0_S00_AXI_inst/fft_seq/butterfly/mul/s00_axi_aclk
    SLICE_X15Y121        FDRE                                         r  fft_seq_i/fft_seq_ip_0/inst/fft_seq_ip_v3_0_S00_AXI_inst/fft_seq/butterfly/mul/cPlusDtimesB_reg[10]/C

Slack:                    inf
  Source:                 fft_seq_i/fft_seq_ip_0/inst/fft_seq_ip_v3_0_S00_AXI_inst/fft_seq/butterfly/mul/cPlusDtimesB0/DSP_A_B_DATA_INST/B2_DATA[2]
                            (internal pin)
  Destination:            fft_seq_i/fft_seq_ip_0/inst/fft_seq_ip_v3_0_S00_AXI_inst/fft_seq/butterfly/mul/cPlusDtimesB_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.248ns  (logic 1.810ns (80.516%)  route 0.438ns (19.484%))
  Logic Levels:           5  (DSP_ALU=1 DSP_M_DATA=1 DSP_MULTIPLIER=1 DSP_OUTPUT=1 DSP_PREADD_DATA=1)
  Clock Uncertainty:      0.158ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.312ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 1.921ns (routing 0.955ns, distribution 0.966ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    DSP48E2_X3Y48        DSP_A_B_DATA                 0.000     0.000 r  fft_seq_i/fft_seq_ip_0/inst/fft_seq_ip_v3_0_S00_AXI_inst/fft_seq/butterfly/mul/cPlusDtimesB0/DSP_A_B_DATA_INST/B2_DATA[2]
                         net (fo=1, routed)           0.000     0.000    fft_seq_i/fft_seq_ip_0/inst/fft_seq_ip_v3_0_S00_AXI_inst/fft_seq/butterfly/mul/cPlusDtimesB0/DSP_A_B_DATA.B2_DATA<2>
    DSP48E2_X3Y48        DSP_PREADD_DATA (Prop_DSP_PREADD_DATA_DSP48E2_B2_DATA[2]_B2B1[2])
                                                      0.097     0.097 r  fft_seq_i/fft_seq_ip_0/inst/fft_seq_ip_v3_0_S00_AXI_inst/fft_seq/butterfly/mul/cPlusDtimesB0/DSP_PREADD_DATA_INST/B2B1[2]
                         net (fo=1, routed)           0.000     0.097    fft_seq_i/fft_seq_ip_0/inst/fft_seq_ip_v3_0_S00_AXI_inst/fft_seq/butterfly/mul/cPlusDtimesB0/DSP_PREADD_DATA.B2B1<2>
    DSP48E2_X3Y48        DSP_MULTIPLIER (Prop_DSP_MULTIPLIER_DSP48E2_B2B1[2]_U[12])
                                                      0.773     0.870 f  fft_seq_i/fft_seq_ip_0/inst/fft_seq_ip_v3_0_S00_AXI_inst/fft_seq/butterfly/mul/cPlusDtimesB0/DSP_MULTIPLIER_INST/U[12]
                         net (fo=1, routed)           0.000     0.870    fft_seq_i/fft_seq_ip_0/inst/fft_seq_ip_v3_0_S00_AXI_inst/fft_seq/butterfly/mul/cPlusDtimesB0/DSP_MULTIPLIER.U<12>
    DSP48E2_X3Y48        DSP_M_DATA (Prop_DSP_M_DATA_DSP48E2_U[12]_U_DATA[12])
                                                      0.067     0.937 r  fft_seq_i/fft_seq_ip_0/inst/fft_seq_ip_v3_0_S00_AXI_inst/fft_seq/butterfly/mul/cPlusDtimesB0/DSP_M_DATA_INST/U_DATA[12]
                         net (fo=1, routed)           0.000     0.937    fft_seq_i/fft_seq_ip_0/inst/fft_seq_ip_v3_0_S00_AXI_inst/fft_seq/butterfly/mul/cPlusDtimesB0/DSP_M_DATA.U_DATA<12>
    DSP48E2_X3Y48        DSP_ALU (Prop_DSP_ALU_DSP48E2_U_DATA[12]_ALU_OUT[12])
                                                      0.727     1.664 f  fft_seq_i/fft_seq_ip_0/inst/fft_seq_ip_v3_0_S00_AXI_inst/fft_seq/butterfly/mul/cPlusDtimesB0/DSP_ALU_INST/ALU_OUT[12]
                         net (fo=1, routed)           0.000     1.664    fft_seq_i/fft_seq_ip_0/inst/fft_seq_ip_v3_0_S00_AXI_inst/fft_seq/butterfly/mul/cPlusDtimesB0/DSP_ALU.ALU_OUT<12>
    DSP48E2_X3Y48        DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[12]_P[12])
                                                      0.146     1.810 r  fft_seq_i/fft_seq_ip_0/inst/fft_seq_ip_v3_0_S00_AXI_inst/fft_seq/butterfly/mul/cPlusDtimesB0/DSP_OUTPUT_INST/P[12]
                         net (fo=1, routed)           0.438     2.248    fft_seq_i/fft_seq_ip_0/inst/fft_seq_ip_v3_0_S00_AXI_inst/fft_seq/butterfly/mul/cPlusDtimesB0_n_93
    SLICE_X12Y119        FDRE                                         r  fft_seq_i/fft_seq_ip_0/inst/fft_seq_ip_v3_0_S00_AXI_inst/fft_seq/butterfly/mul/cPlusDtimesB_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  fft_seq_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.181     0.181    fft_seq_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.035     0.216 r  fft_seq_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=4102, routed)        1.921     2.137    fft_seq_i/fft_seq_ip_0/inst/fft_seq_ip_v3_0_S00_AXI_inst/fft_seq/butterfly/mul/s00_axi_aclk
    SLICE_X12Y119        FDRE                                         r  fft_seq_i/fft_seq_ip_0/inst/fft_seq_ip_v3_0_S00_AXI_inst/fft_seq/butterfly/mul/cPlusDtimesB_reg[12]/C

Slack:                    inf
  Source:                 fft_seq_i/fft_seq_ip_0/inst/fft_seq_ip_v3_0_S00_AXI_inst/fft_seq/butterfly/mul/cMinusDtimesA0/DSP_A_B_DATA_INST/B2_DATA[2]
                            (internal pin)
  Destination:            fft_seq_i/fft_seq_ip_0/inst/fft_seq_ip_v3_0_S00_AXI_inst/fft_seq/butterfly/mul/cMinusDtimesA_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.223ns  (logic 1.810ns (81.422%)  route 0.413ns (18.578%))
  Logic Levels:           5  (DSP_ALU=1 DSP_M_DATA=1 DSP_MULTIPLIER=1 DSP_OUTPUT=1 DSP_PREADD_DATA=1)
  Clock Uncertainty:      0.158ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.312ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 1.887ns (routing 0.955ns, distribution 0.932ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    DSP48E2_X2Y46        DSP_A_B_DATA                 0.000     0.000 r  fft_seq_i/fft_seq_ip_0/inst/fft_seq_ip_v3_0_S00_AXI_inst/fft_seq/butterfly/mul/cMinusDtimesA0/DSP_A_B_DATA_INST/B2_DATA[2]
                         net (fo=1, routed)           0.000     0.000    fft_seq_i/fft_seq_ip_0/inst/fft_seq_ip_v3_0_S00_AXI_inst/fft_seq/butterfly/mul/cMinusDtimesA0/DSP_A_B_DATA.B2_DATA<2>
    DSP48E2_X2Y46        DSP_PREADD_DATA (Prop_DSP_PREADD_DATA_DSP48E2_B2_DATA[2]_B2B1[2])
                                                      0.097     0.097 r  fft_seq_i/fft_seq_ip_0/inst/fft_seq_ip_v3_0_S00_AXI_inst/fft_seq/butterfly/mul/cMinusDtimesA0/DSP_PREADD_DATA_INST/B2B1[2]
                         net (fo=1, routed)           0.000     0.097    fft_seq_i/fft_seq_ip_0/inst/fft_seq_ip_v3_0_S00_AXI_inst/fft_seq/butterfly/mul/cMinusDtimesA0/DSP_PREADD_DATA.B2B1<2>
    DSP48E2_X2Y46        DSP_MULTIPLIER (Prop_DSP_MULTIPLIER_DSP48E2_B2B1[2]_U[10])
                                                      0.773     0.870 f  fft_seq_i/fft_seq_ip_0/inst/fft_seq_ip_v3_0_S00_AXI_inst/fft_seq/butterfly/mul/cMinusDtimesA0/DSP_MULTIPLIER_INST/U[10]
                         net (fo=1, routed)           0.000     0.870    fft_seq_i/fft_seq_ip_0/inst/fft_seq_ip_v3_0_S00_AXI_inst/fft_seq/butterfly/mul/cMinusDtimesA0/DSP_MULTIPLIER.U<10>
    DSP48E2_X2Y46        DSP_M_DATA (Prop_DSP_M_DATA_DSP48E2_U[10]_U_DATA[10])
                                                      0.067     0.937 r  fft_seq_i/fft_seq_ip_0/inst/fft_seq_ip_v3_0_S00_AXI_inst/fft_seq/butterfly/mul/cMinusDtimesA0/DSP_M_DATA_INST/U_DATA[10]
                         net (fo=1, routed)           0.000     0.937    fft_seq_i/fft_seq_ip_0/inst/fft_seq_ip_v3_0_S00_AXI_inst/fft_seq/butterfly/mul/cMinusDtimesA0/DSP_M_DATA.U_DATA<10>
    DSP48E2_X2Y46        DSP_ALU (Prop_DSP_ALU_DSP48E2_U_DATA[10]_ALU_OUT[10])
                                                      0.727     1.664 f  fft_seq_i/fft_seq_ip_0/inst/fft_seq_ip_v3_0_S00_AXI_inst/fft_seq/butterfly/mul/cMinusDtimesA0/DSP_ALU_INST/ALU_OUT[10]
                         net (fo=1, routed)           0.000     1.664    fft_seq_i/fft_seq_ip_0/inst/fft_seq_ip_v3_0_S00_AXI_inst/fft_seq/butterfly/mul/cMinusDtimesA0/DSP_ALU.ALU_OUT<10>
    DSP48E2_X2Y46        DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[10]_P[10])
                                                      0.146     1.810 r  fft_seq_i/fft_seq_ip_0/inst/fft_seq_ip_v3_0_S00_AXI_inst/fft_seq/butterfly/mul/cMinusDtimesA0/DSP_OUTPUT_INST/P[10]
                         net (fo=1, routed)           0.413     2.223    fft_seq_i/fft_seq_ip_0/inst/fft_seq_ip_v3_0_S00_AXI_inst/fft_seq/butterfly/mul/cMinusDtimesA0_n_95
    SLICE_X9Y117         FDRE                                         r  fft_seq_i/fft_seq_ip_0/inst/fft_seq_ip_v3_0_S00_AXI_inst/fft_seq/butterfly/mul/cMinusDtimesA_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  fft_seq_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.181     0.181    fft_seq_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.035     0.216 r  fft_seq_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=4102, routed)        1.887     2.103    fft_seq_i/fft_seq_ip_0/inst/fft_seq_ip_v3_0_S00_AXI_inst/fft_seq/butterfly/mul/s00_axi_aclk
    SLICE_X9Y117         FDRE                                         r  fft_seq_i/fft_seq_ip_0/inst/fft_seq_ip_v3_0_S00_AXI_inst/fft_seq/butterfly/mul/cMinusDtimesA_reg[10]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 fft_seq_i/fft_seq_ip_0/inst/fft_seq_ip_v3_0_S00_AXI_inst/fft_seq/butterfly/mul/cPlusDtimesB0/DSP_A_B_DATA_INST/B2_DATA[2]
                            (internal pin)
  Destination:            fft_seq_i/fft_seq_ip_0/inst/fft_seq_ip_v3_0_S00_AXI_inst/fft_seq/butterfly/mul/cPlusDtimesB_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.380ns  (logic 0.280ns (73.684%)  route 0.100ns (26.316%))
  Logic Levels:           5  (DSP_ALU=1 DSP_M_DATA=1 DSP_MULTIPLIER=1 DSP_OUTPUT=1 DSP_PREADD_DATA=1)
  Clock Uncertainty:      0.158ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.312ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 1.273ns (routing 0.623ns, distribution 0.650ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    DSP48E2_X3Y48        DSP_A_B_DATA                 0.000     0.000 r  fft_seq_i/fft_seq_ip_0/inst/fft_seq_ip_v3_0_S00_AXI_inst/fft_seq/butterfly/mul/cPlusDtimesB0/DSP_A_B_DATA_INST/B2_DATA[2]
                         net (fo=1, routed)           0.000     0.000    fft_seq_i/fft_seq_ip_0/inst/fft_seq_ip_v3_0_S00_AXI_inst/fft_seq/butterfly/mul/cPlusDtimesB0/DSP_A_B_DATA.B2_DATA<2>
    DSP48E2_X3Y48        DSP_PREADD_DATA (Prop_DSP_PREADD_DATA_DSP48E2_B2_DATA[2]_B2B1[2])
                                                      0.022     0.022 r  fft_seq_i/fft_seq_ip_0/inst/fft_seq_ip_v3_0_S00_AXI_inst/fft_seq/butterfly/mul/cPlusDtimesB0/DSP_PREADD_DATA_INST/B2B1[2]
                         net (fo=1, routed)           0.000     0.022    fft_seq_i/fft_seq_ip_0/inst/fft_seq_ip_v3_0_S00_AXI_inst/fft_seq/butterfly/mul/cPlusDtimesB0/DSP_PREADD_DATA.B2B1<2>
    DSP48E2_X3Y48        DSP_MULTIPLIER (Prop_DSP_MULTIPLIER_DSP48E2_B2B1[2]_U[15])
                                                      0.084     0.106 f  fft_seq_i/fft_seq_ip_0/inst/fft_seq_ip_v3_0_S00_AXI_inst/fft_seq/butterfly/mul/cPlusDtimesB0/DSP_MULTIPLIER_INST/U[15]
                         net (fo=1, routed)           0.000     0.106    fft_seq_i/fft_seq_ip_0/inst/fft_seq_ip_v3_0_S00_AXI_inst/fft_seq/butterfly/mul/cPlusDtimesB0/DSP_MULTIPLIER.U<15>
    DSP48E2_X3Y48        DSP_M_DATA (Prop_DSP_M_DATA_DSP48E2_U[15]_U_DATA[15])
                                                      0.014     0.120 r  fft_seq_i/fft_seq_ip_0/inst/fft_seq_ip_v3_0_S00_AXI_inst/fft_seq/butterfly/mul/cPlusDtimesB0/DSP_M_DATA_INST/U_DATA[15]
                         net (fo=1, routed)           0.000     0.120    fft_seq_i/fft_seq_ip_0/inst/fft_seq_ip_v3_0_S00_AXI_inst/fft_seq/butterfly/mul/cPlusDtimesB0/DSP_M_DATA.U_DATA<15>
    DSP48E2_X3Y48        DSP_ALU (Prop_DSP_ALU_DSP48E2_U_DATA[15]_ALU_OUT[15])
                                                      0.127     0.247 f  fft_seq_i/fft_seq_ip_0/inst/fft_seq_ip_v3_0_S00_AXI_inst/fft_seq/butterfly/mul/cPlusDtimesB0/DSP_ALU_INST/ALU_OUT[15]
                         net (fo=1, routed)           0.000     0.247    fft_seq_i/fft_seq_ip_0/inst/fft_seq_ip_v3_0_S00_AXI_inst/fft_seq/butterfly/mul/cPlusDtimesB0/DSP_ALU.ALU_OUT<15>
    DSP48E2_X3Y48        DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[15]_P[15])
                                                      0.033     0.280 r  fft_seq_i/fft_seq_ip_0/inst/fft_seq_ip_v3_0_S00_AXI_inst/fft_seq/butterfly/mul/cPlusDtimesB0/DSP_OUTPUT_INST/P[15]
                         net (fo=1, routed)           0.100     0.380    fft_seq_i/fft_seq_ip_0/inst/fft_seq_ip_v3_0_S00_AXI_inst/fft_seq/butterfly/mul/cPlusDtimesB0_n_90
    SLICE_X12Y119        FDRE                                         r  fft_seq_i/fft_seq_ip_0/inst/fft_seq_ip_v3_0_S00_AXI_inst/fft_seq/butterfly/mul/cPlusDtimesB_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  fft_seq_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.164     0.164    fft_seq_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.023     0.187 r  fft_seq_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=4102, routed)        1.273     1.460    fft_seq_i/fft_seq_ip_0/inst/fft_seq_ip_v3_0_S00_AXI_inst/fft_seq/butterfly/mul/s00_axi_aclk
    SLICE_X12Y119        FDRE                                         r  fft_seq_i/fft_seq_ip_0/inst/fft_seq_ip_v3_0_S00_AXI_inst/fft_seq/butterfly/mul/cPlusDtimesB_reg[15]/C

Slack:                    inf
  Source:                 fft_seq_i/fft_seq_ip_0/inst/fft_seq_ip_v3_0_S00_AXI_inst/fft_seq/butterfly/mul/cMinusDtimesA0/DSP_A_B_DATA_INST/B2_DATA[2]
                            (internal pin)
  Destination:            fft_seq_i/fft_seq_ip_0/inst/fft_seq_ip_v3_0_S00_AXI_inst/fft_seq/butterfly/mul/cMinusDtimesA_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.382ns  (logic 0.280ns (73.298%)  route 0.102ns (26.702%))
  Logic Levels:           5  (DSP_ALU=1 DSP_M_DATA=1 DSP_MULTIPLIER=1 DSP_OUTPUT=1 DSP_PREADD_DATA=1)
  Clock Uncertainty:      0.158ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.312ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 1.258ns (routing 0.623ns, distribution 0.635ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    DSP48E2_X2Y46        DSP_A_B_DATA                 0.000     0.000 r  fft_seq_i/fft_seq_ip_0/inst/fft_seq_ip_v3_0_S00_AXI_inst/fft_seq/butterfly/mul/cMinusDtimesA0/DSP_A_B_DATA_INST/B2_DATA[2]
                         net (fo=1, routed)           0.000     0.000    fft_seq_i/fft_seq_ip_0/inst/fft_seq_ip_v3_0_S00_AXI_inst/fft_seq/butterfly/mul/cMinusDtimesA0/DSP_A_B_DATA.B2_DATA<2>
    DSP48E2_X2Y46        DSP_PREADD_DATA (Prop_DSP_PREADD_DATA_DSP48E2_B2_DATA[2]_B2B1[2])
                                                      0.022     0.022 r  fft_seq_i/fft_seq_ip_0/inst/fft_seq_ip_v3_0_S00_AXI_inst/fft_seq/butterfly/mul/cMinusDtimesA0/DSP_PREADD_DATA_INST/B2B1[2]
                         net (fo=1, routed)           0.000     0.022    fft_seq_i/fft_seq_ip_0/inst/fft_seq_ip_v3_0_S00_AXI_inst/fft_seq/butterfly/mul/cMinusDtimesA0/DSP_PREADD_DATA.B2B1<2>
    DSP48E2_X2Y46        DSP_MULTIPLIER (Prop_DSP_MULTIPLIER_DSP48E2_B2B1[2]_U[13])
                                                      0.084     0.106 f  fft_seq_i/fft_seq_ip_0/inst/fft_seq_ip_v3_0_S00_AXI_inst/fft_seq/butterfly/mul/cMinusDtimesA0/DSP_MULTIPLIER_INST/U[13]
                         net (fo=1, routed)           0.000     0.106    fft_seq_i/fft_seq_ip_0/inst/fft_seq_ip_v3_0_S00_AXI_inst/fft_seq/butterfly/mul/cMinusDtimesA0/DSP_MULTIPLIER.U<13>
    DSP48E2_X2Y46        DSP_M_DATA (Prop_DSP_M_DATA_DSP48E2_U[13]_U_DATA[13])
                                                      0.014     0.120 r  fft_seq_i/fft_seq_ip_0/inst/fft_seq_ip_v3_0_S00_AXI_inst/fft_seq/butterfly/mul/cMinusDtimesA0/DSP_M_DATA_INST/U_DATA[13]
                         net (fo=1, routed)           0.000     0.120    fft_seq_i/fft_seq_ip_0/inst/fft_seq_ip_v3_0_S00_AXI_inst/fft_seq/butterfly/mul/cMinusDtimesA0/DSP_M_DATA.U_DATA<13>
    DSP48E2_X2Y46        DSP_ALU (Prop_DSP_ALU_DSP48E2_U_DATA[13]_ALU_OUT[13])
                                                      0.127     0.247 f  fft_seq_i/fft_seq_ip_0/inst/fft_seq_ip_v3_0_S00_AXI_inst/fft_seq/butterfly/mul/cMinusDtimesA0/DSP_ALU_INST/ALU_OUT[13]
                         net (fo=1, routed)           0.000     0.247    fft_seq_i/fft_seq_ip_0/inst/fft_seq_ip_v3_0_S00_AXI_inst/fft_seq/butterfly/mul/cMinusDtimesA0/DSP_ALU.ALU_OUT<13>
    DSP48E2_X2Y46        DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[13]_P[13])
                                                      0.033     0.280 r  fft_seq_i/fft_seq_ip_0/inst/fft_seq_ip_v3_0_S00_AXI_inst/fft_seq/butterfly/mul/cMinusDtimesA0/DSP_OUTPUT_INST/P[13]
                         net (fo=1, routed)           0.102     0.382    fft_seq_i/fft_seq_ip_0/inst/fft_seq_ip_v3_0_S00_AXI_inst/fft_seq/butterfly/mul/cMinusDtimesA0_n_92
    SLICE_X9Y118         FDRE                                         r  fft_seq_i/fft_seq_ip_0/inst/fft_seq_ip_v3_0_S00_AXI_inst/fft_seq/butterfly/mul/cMinusDtimesA_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  fft_seq_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.164     0.164    fft_seq_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.023     0.187 r  fft_seq_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=4102, routed)        1.258     1.445    fft_seq_i/fft_seq_ip_0/inst/fft_seq_ip_v3_0_S00_AXI_inst/fft_seq/butterfly/mul/s00_axi_aclk
    SLICE_X9Y118         FDRE                                         r  fft_seq_i/fft_seq_ip_0/inst/fft_seq_ip_v3_0_S00_AXI_inst/fft_seq/butterfly/mul/cMinusDtimesA_reg[13]/C

Slack:                    inf
  Source:                 fft_seq_i/fft_seq_ip_0/inst/fft_seq_ip_v3_0_S00_AXI_inst/fft_seq/butterfly/mul/cMinusDtimesA0/DSP_A_B_DATA_INST/B2_DATA[2]
                            (internal pin)
  Destination:            fft_seq_i/fft_seq_ip_0/inst/fft_seq_ip_v3_0_S00_AXI_inst/fft_seq/butterfly/mul/cMinusDtimesA_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.382ns  (logic 0.280ns (73.298%)  route 0.102ns (26.702%))
  Logic Levels:           5  (DSP_ALU=1 DSP_M_DATA=1 DSP_MULTIPLIER=1 DSP_OUTPUT=1 DSP_PREADD_DATA=1)
  Clock Uncertainty:      0.158ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.312ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 1.249ns (routing 0.623ns, distribution 0.626ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    DSP48E2_X2Y46        DSP_A_B_DATA                 0.000     0.000 r  fft_seq_i/fft_seq_ip_0/inst/fft_seq_ip_v3_0_S00_AXI_inst/fft_seq/butterfly/mul/cMinusDtimesA0/DSP_A_B_DATA_INST/B2_DATA[2]
                         net (fo=1, routed)           0.000     0.000    fft_seq_i/fft_seq_ip_0/inst/fft_seq_ip_v3_0_S00_AXI_inst/fft_seq/butterfly/mul/cMinusDtimesA0/DSP_A_B_DATA.B2_DATA<2>
    DSP48E2_X2Y46        DSP_PREADD_DATA (Prop_DSP_PREADD_DATA_DSP48E2_B2_DATA[2]_B2B1[2])
                                                      0.022     0.022 r  fft_seq_i/fft_seq_ip_0/inst/fft_seq_ip_v3_0_S00_AXI_inst/fft_seq/butterfly/mul/cMinusDtimesA0/DSP_PREADD_DATA_INST/B2B1[2]
                         net (fo=1, routed)           0.000     0.022    fft_seq_i/fft_seq_ip_0/inst/fft_seq_ip_v3_0_S00_AXI_inst/fft_seq/butterfly/mul/cMinusDtimesA0/DSP_PREADD_DATA.B2B1<2>
    DSP48E2_X2Y46        DSP_MULTIPLIER (Prop_DSP_MULTIPLIER_DSP48E2_B2B1[2]_U[11])
                                                      0.084     0.106 f  fft_seq_i/fft_seq_ip_0/inst/fft_seq_ip_v3_0_S00_AXI_inst/fft_seq/butterfly/mul/cMinusDtimesA0/DSP_MULTIPLIER_INST/U[11]
                         net (fo=1, routed)           0.000     0.106    fft_seq_i/fft_seq_ip_0/inst/fft_seq_ip_v3_0_S00_AXI_inst/fft_seq/butterfly/mul/cMinusDtimesA0/DSP_MULTIPLIER.U<11>
    DSP48E2_X2Y46        DSP_M_DATA (Prop_DSP_M_DATA_DSP48E2_U[11]_U_DATA[11])
                                                      0.014     0.120 r  fft_seq_i/fft_seq_ip_0/inst/fft_seq_ip_v3_0_S00_AXI_inst/fft_seq/butterfly/mul/cMinusDtimesA0/DSP_M_DATA_INST/U_DATA[11]
                         net (fo=1, routed)           0.000     0.120    fft_seq_i/fft_seq_ip_0/inst/fft_seq_ip_v3_0_S00_AXI_inst/fft_seq/butterfly/mul/cMinusDtimesA0/DSP_M_DATA.U_DATA<11>
    DSP48E2_X2Y46        DSP_ALU (Prop_DSP_ALU_DSP48E2_U_DATA[11]_ALU_OUT[11])
                                                      0.127     0.247 f  fft_seq_i/fft_seq_ip_0/inst/fft_seq_ip_v3_0_S00_AXI_inst/fft_seq/butterfly/mul/cMinusDtimesA0/DSP_ALU_INST/ALU_OUT[11]
                         net (fo=1, routed)           0.000     0.247    fft_seq_i/fft_seq_ip_0/inst/fft_seq_ip_v3_0_S00_AXI_inst/fft_seq/butterfly/mul/cMinusDtimesA0/DSP_ALU.ALU_OUT<11>
    DSP48E2_X2Y46        DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[11]_P[11])
                                                      0.033     0.280 r  fft_seq_i/fft_seq_ip_0/inst/fft_seq_ip_v3_0_S00_AXI_inst/fft_seq/butterfly/mul/cMinusDtimesA0/DSP_OUTPUT_INST/P[11]
                         net (fo=1, routed)           0.102     0.382    fft_seq_i/fft_seq_ip_0/inst/fft_seq_ip_v3_0_S00_AXI_inst/fft_seq/butterfly/mul/cMinusDtimesA0_n_94
    SLICE_X9Y117         FDRE                                         r  fft_seq_i/fft_seq_ip_0/inst/fft_seq_ip_v3_0_S00_AXI_inst/fft_seq/butterfly/mul/cMinusDtimesA_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  fft_seq_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.164     0.164    fft_seq_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.023     0.187 r  fft_seq_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=4102, routed)        1.249     1.436    fft_seq_i/fft_seq_ip_0/inst/fft_seq_ip_v3_0_S00_AXI_inst/fft_seq/butterfly/mul/s00_axi_aclk
    SLICE_X9Y117         FDRE                                         r  fft_seq_i/fft_seq_ip_0/inst/fft_seq_ip_v3_0_S00_AXI_inst/fft_seq/butterfly/mul/cMinusDtimesA_reg[11]/C

Slack:                    inf
  Source:                 fft_seq_i/fft_seq_ip_0/inst/fft_seq_ip_v3_0_S00_AXI_inst/fft_seq/butterfly/mul/cMinusDtimesA0/DSP_A_B_DATA_INST/B2_DATA[2]
                            (internal pin)
  Destination:            fft_seq_i/fft_seq_ip_0/inst/fft_seq_ip_v3_0_S00_AXI_inst/fft_seq/butterfly/mul/cMinusDtimesA_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.385ns  (logic 0.280ns (72.727%)  route 0.105ns (27.273%))
  Logic Levels:           5  (DSP_ALU=1 DSP_M_DATA=1 DSP_MULTIPLIER=1 DSP_OUTPUT=1 DSP_PREADD_DATA=1)
  Clock Uncertainty:      0.158ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.312ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 1.258ns (routing 0.623ns, distribution 0.635ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    DSP48E2_X2Y46        DSP_A_B_DATA                 0.000     0.000 r  fft_seq_i/fft_seq_ip_0/inst/fft_seq_ip_v3_0_S00_AXI_inst/fft_seq/butterfly/mul/cMinusDtimesA0/DSP_A_B_DATA_INST/B2_DATA[2]
                         net (fo=1, routed)           0.000     0.000    fft_seq_i/fft_seq_ip_0/inst/fft_seq_ip_v3_0_S00_AXI_inst/fft_seq/butterfly/mul/cMinusDtimesA0/DSP_A_B_DATA.B2_DATA<2>
    DSP48E2_X2Y46        DSP_PREADD_DATA (Prop_DSP_PREADD_DATA_DSP48E2_B2_DATA[2]_B2B1[2])
                                                      0.022     0.022 r  fft_seq_i/fft_seq_ip_0/inst/fft_seq_ip_v3_0_S00_AXI_inst/fft_seq/butterfly/mul/cMinusDtimesA0/DSP_PREADD_DATA_INST/B2B1[2]
                         net (fo=1, routed)           0.000     0.022    fft_seq_i/fft_seq_ip_0/inst/fft_seq_ip_v3_0_S00_AXI_inst/fft_seq/butterfly/mul/cMinusDtimesA0/DSP_PREADD_DATA.B2B1<2>
    DSP48E2_X2Y46        DSP_MULTIPLIER (Prop_DSP_MULTIPLIER_DSP48E2_B2B1[2]_U[14])
                                                      0.084     0.106 f  fft_seq_i/fft_seq_ip_0/inst/fft_seq_ip_v3_0_S00_AXI_inst/fft_seq/butterfly/mul/cMinusDtimesA0/DSP_MULTIPLIER_INST/U[14]
                         net (fo=1, routed)           0.000     0.106    fft_seq_i/fft_seq_ip_0/inst/fft_seq_ip_v3_0_S00_AXI_inst/fft_seq/butterfly/mul/cMinusDtimesA0/DSP_MULTIPLIER.U<14>
    DSP48E2_X2Y46        DSP_M_DATA (Prop_DSP_M_DATA_DSP48E2_U[14]_U_DATA[14])
                                                      0.014     0.120 r  fft_seq_i/fft_seq_ip_0/inst/fft_seq_ip_v3_0_S00_AXI_inst/fft_seq/butterfly/mul/cMinusDtimesA0/DSP_M_DATA_INST/U_DATA[14]
                         net (fo=1, routed)           0.000     0.120    fft_seq_i/fft_seq_ip_0/inst/fft_seq_ip_v3_0_S00_AXI_inst/fft_seq/butterfly/mul/cMinusDtimesA0/DSP_M_DATA.U_DATA<14>
    DSP48E2_X2Y46        DSP_ALU (Prop_DSP_ALU_DSP48E2_U_DATA[14]_ALU_OUT[14])
                                                      0.127     0.247 f  fft_seq_i/fft_seq_ip_0/inst/fft_seq_ip_v3_0_S00_AXI_inst/fft_seq/butterfly/mul/cMinusDtimesA0/DSP_ALU_INST/ALU_OUT[14]
                         net (fo=1, routed)           0.000     0.247    fft_seq_i/fft_seq_ip_0/inst/fft_seq_ip_v3_0_S00_AXI_inst/fft_seq/butterfly/mul/cMinusDtimesA0/DSP_ALU.ALU_OUT<14>
    DSP48E2_X2Y46        DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[14]_P[14])
                                                      0.033     0.280 r  fft_seq_i/fft_seq_ip_0/inst/fft_seq_ip_v3_0_S00_AXI_inst/fft_seq/butterfly/mul/cMinusDtimesA0/DSP_OUTPUT_INST/P[14]
                         net (fo=1, routed)           0.105     0.385    fft_seq_i/fft_seq_ip_0/inst/fft_seq_ip_v3_0_S00_AXI_inst/fft_seq/butterfly/mul/cMinusDtimesA0_n_91
    SLICE_X9Y118         FDRE                                         r  fft_seq_i/fft_seq_ip_0/inst/fft_seq_ip_v3_0_S00_AXI_inst/fft_seq/butterfly/mul/cMinusDtimesA_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  fft_seq_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.164     0.164    fft_seq_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.023     0.187 r  fft_seq_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=4102, routed)        1.258     1.445    fft_seq_i/fft_seq_ip_0/inst/fft_seq_ip_v3_0_S00_AXI_inst/fft_seq/butterfly/mul/s00_axi_aclk
    SLICE_X9Y118         FDRE                                         r  fft_seq_i/fft_seq_ip_0/inst/fft_seq_ip_v3_0_S00_AXI_inst/fft_seq/butterfly/mul/cMinusDtimesA_reg[14]/C

Slack:                    inf
  Source:                 fft_seq_i/fft_seq_ip_0/inst/fft_seq_ip_v3_0_S00_AXI_inst/fft_seq/butterfly/mul/cPlusDtimesB0/DSP_A_B_DATA_INST/B2_DATA[2]
                            (internal pin)
  Destination:            fft_seq_i/fft_seq_ip_0/inst/fft_seq_ip_v3_0_S00_AXI_inst/fft_seq/butterfly/mul/cPlusDtimesB_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.391ns  (logic 0.280ns (71.611%)  route 0.111ns (28.389%))
  Logic Levels:           5  (DSP_ALU=1 DSP_M_DATA=1 DSP_MULTIPLIER=1 DSP_OUTPUT=1 DSP_PREADD_DATA=1)
  Clock Uncertainty:      0.158ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.312ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 1.315ns (routing 0.623ns, distribution 0.692ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    DSP48E2_X3Y48        DSP_A_B_DATA                 0.000     0.000 r  fft_seq_i/fft_seq_ip_0/inst/fft_seq_ip_v3_0_S00_AXI_inst/fft_seq/butterfly/mul/cPlusDtimesB0/DSP_A_B_DATA_INST/B2_DATA[2]
                         net (fo=1, routed)           0.000     0.000    fft_seq_i/fft_seq_ip_0/inst/fft_seq_ip_v3_0_S00_AXI_inst/fft_seq/butterfly/mul/cPlusDtimesB0/DSP_A_B_DATA.B2_DATA<2>
    DSP48E2_X3Y48        DSP_PREADD_DATA (Prop_DSP_PREADD_DATA_DSP48E2_B2_DATA[2]_B2B1[2])
                                                      0.022     0.022 r  fft_seq_i/fft_seq_ip_0/inst/fft_seq_ip_v3_0_S00_AXI_inst/fft_seq/butterfly/mul/cPlusDtimesB0/DSP_PREADD_DATA_INST/B2B1[2]
                         net (fo=1, routed)           0.000     0.022    fft_seq_i/fft_seq_ip_0/inst/fft_seq_ip_v3_0_S00_AXI_inst/fft_seq/butterfly/mul/cPlusDtimesB0/DSP_PREADD_DATA.B2B1<2>
    DSP48E2_X3Y48        DSP_MULTIPLIER (Prop_DSP_MULTIPLIER_DSP48E2_B2B1[2]_U[11])
                                                      0.084     0.106 f  fft_seq_i/fft_seq_ip_0/inst/fft_seq_ip_v3_0_S00_AXI_inst/fft_seq/butterfly/mul/cPlusDtimesB0/DSP_MULTIPLIER_INST/U[11]
                         net (fo=1, routed)           0.000     0.106    fft_seq_i/fft_seq_ip_0/inst/fft_seq_ip_v3_0_S00_AXI_inst/fft_seq/butterfly/mul/cPlusDtimesB0/DSP_MULTIPLIER.U<11>
    DSP48E2_X3Y48        DSP_M_DATA (Prop_DSP_M_DATA_DSP48E2_U[11]_U_DATA[11])
                                                      0.014     0.120 r  fft_seq_i/fft_seq_ip_0/inst/fft_seq_ip_v3_0_S00_AXI_inst/fft_seq/butterfly/mul/cPlusDtimesB0/DSP_M_DATA_INST/U_DATA[11]
                         net (fo=1, routed)           0.000     0.120    fft_seq_i/fft_seq_ip_0/inst/fft_seq_ip_v3_0_S00_AXI_inst/fft_seq/butterfly/mul/cPlusDtimesB0/DSP_M_DATA.U_DATA<11>
    DSP48E2_X3Y48        DSP_ALU (Prop_DSP_ALU_DSP48E2_U_DATA[11]_ALU_OUT[11])
                                                      0.127     0.247 f  fft_seq_i/fft_seq_ip_0/inst/fft_seq_ip_v3_0_S00_AXI_inst/fft_seq/butterfly/mul/cPlusDtimesB0/DSP_ALU_INST/ALU_OUT[11]
                         net (fo=1, routed)           0.000     0.247    fft_seq_i/fft_seq_ip_0/inst/fft_seq_ip_v3_0_S00_AXI_inst/fft_seq/butterfly/mul/cPlusDtimesB0/DSP_ALU.ALU_OUT<11>
    DSP48E2_X3Y48        DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[11]_P[11])
                                                      0.033     0.280 r  fft_seq_i/fft_seq_ip_0/inst/fft_seq_ip_v3_0_S00_AXI_inst/fft_seq/butterfly/mul/cPlusDtimesB0/DSP_OUTPUT_INST/P[11]
                         net (fo=1, routed)           0.111     0.391    fft_seq_i/fft_seq_ip_0/inst/fft_seq_ip_v3_0_S00_AXI_inst/fft_seq/butterfly/mul/cPlusDtimesB0_n_94
    SLICE_X15Y121        FDRE                                         r  fft_seq_i/fft_seq_ip_0/inst/fft_seq_ip_v3_0_S00_AXI_inst/fft_seq/butterfly/mul/cPlusDtimesB_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  fft_seq_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.164     0.164    fft_seq_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.023     0.187 r  fft_seq_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=4102, routed)        1.315     1.502    fft_seq_i/fft_seq_ip_0/inst/fft_seq_ip_v3_0_S00_AXI_inst/fft_seq/butterfly/mul/s00_axi_aclk
    SLICE_X15Y121        FDRE                                         r  fft_seq_i/fft_seq_ip_0/inst/fft_seq_ip_v3_0_S00_AXI_inst/fft_seq/butterfly/mul/cPlusDtimesB_reg[11]/C

Slack:                    inf
  Source:                 fft_seq_i/fft_seq_ip_0/inst/fft_seq_ip_v3_0_S00_AXI_inst/fft_seq/butterfly/mul/cPlusDtimesB0/DSP_A_B_DATA_INST/B2_DATA[2]
                            (internal pin)
  Destination:            fft_seq_i/fft_seq_ip_0/inst/fft_seq_ip_v3_0_S00_AXI_inst/fft_seq/butterfly/mul/cPlusDtimesB_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.396ns  (logic 0.280ns (70.707%)  route 0.116ns (29.293%))
  Logic Levels:           5  (DSP_ALU=1 DSP_M_DATA=1 DSP_MULTIPLIER=1 DSP_OUTPUT=1 DSP_PREADD_DATA=1)
  Clock Uncertainty:      0.158ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.312ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 1.315ns (routing 0.623ns, distribution 0.692ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    DSP48E2_X3Y48        DSP_A_B_DATA                 0.000     0.000 r  fft_seq_i/fft_seq_ip_0/inst/fft_seq_ip_v3_0_S00_AXI_inst/fft_seq/butterfly/mul/cPlusDtimesB0/DSP_A_B_DATA_INST/B2_DATA[2]
                         net (fo=1, routed)           0.000     0.000    fft_seq_i/fft_seq_ip_0/inst/fft_seq_ip_v3_0_S00_AXI_inst/fft_seq/butterfly/mul/cPlusDtimesB0/DSP_A_B_DATA.B2_DATA<2>
    DSP48E2_X3Y48        DSP_PREADD_DATA (Prop_DSP_PREADD_DATA_DSP48E2_B2_DATA[2]_B2B1[2])
                                                      0.022     0.022 r  fft_seq_i/fft_seq_ip_0/inst/fft_seq_ip_v3_0_S00_AXI_inst/fft_seq/butterfly/mul/cPlusDtimesB0/DSP_PREADD_DATA_INST/B2B1[2]
                         net (fo=1, routed)           0.000     0.022    fft_seq_i/fft_seq_ip_0/inst/fft_seq_ip_v3_0_S00_AXI_inst/fft_seq/butterfly/mul/cPlusDtimesB0/DSP_PREADD_DATA.B2B1<2>
    DSP48E2_X3Y48        DSP_MULTIPLIER (Prop_DSP_MULTIPLIER_DSP48E2_B2B1[2]_U[10])
                                                      0.084     0.106 f  fft_seq_i/fft_seq_ip_0/inst/fft_seq_ip_v3_0_S00_AXI_inst/fft_seq/butterfly/mul/cPlusDtimesB0/DSP_MULTIPLIER_INST/U[10]
                         net (fo=1, routed)           0.000     0.106    fft_seq_i/fft_seq_ip_0/inst/fft_seq_ip_v3_0_S00_AXI_inst/fft_seq/butterfly/mul/cPlusDtimesB0/DSP_MULTIPLIER.U<10>
    DSP48E2_X3Y48        DSP_M_DATA (Prop_DSP_M_DATA_DSP48E2_U[10]_U_DATA[10])
                                                      0.014     0.120 r  fft_seq_i/fft_seq_ip_0/inst/fft_seq_ip_v3_0_S00_AXI_inst/fft_seq/butterfly/mul/cPlusDtimesB0/DSP_M_DATA_INST/U_DATA[10]
                         net (fo=1, routed)           0.000     0.120    fft_seq_i/fft_seq_ip_0/inst/fft_seq_ip_v3_0_S00_AXI_inst/fft_seq/butterfly/mul/cPlusDtimesB0/DSP_M_DATA.U_DATA<10>
    DSP48E2_X3Y48        DSP_ALU (Prop_DSP_ALU_DSP48E2_U_DATA[10]_ALU_OUT[10])
                                                      0.127     0.247 f  fft_seq_i/fft_seq_ip_0/inst/fft_seq_ip_v3_0_S00_AXI_inst/fft_seq/butterfly/mul/cPlusDtimesB0/DSP_ALU_INST/ALU_OUT[10]
                         net (fo=1, routed)           0.000     0.247    fft_seq_i/fft_seq_ip_0/inst/fft_seq_ip_v3_0_S00_AXI_inst/fft_seq/butterfly/mul/cPlusDtimesB0/DSP_ALU.ALU_OUT<10>
    DSP48E2_X3Y48        DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[10]_P[10])
                                                      0.033     0.280 r  fft_seq_i/fft_seq_ip_0/inst/fft_seq_ip_v3_0_S00_AXI_inst/fft_seq/butterfly/mul/cPlusDtimesB0/DSP_OUTPUT_INST/P[10]
                         net (fo=1, routed)           0.116     0.396    fft_seq_i/fft_seq_ip_0/inst/fft_seq_ip_v3_0_S00_AXI_inst/fft_seq/butterfly/mul/cPlusDtimesB0_n_95
    SLICE_X15Y121        FDRE                                         r  fft_seq_i/fft_seq_ip_0/inst/fft_seq_ip_v3_0_S00_AXI_inst/fft_seq/butterfly/mul/cPlusDtimesB_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  fft_seq_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.164     0.164    fft_seq_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.023     0.187 r  fft_seq_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=4102, routed)        1.315     1.502    fft_seq_i/fft_seq_ip_0/inst/fft_seq_ip_v3_0_S00_AXI_inst/fft_seq/butterfly/mul/s00_axi_aclk
    SLICE_X15Y121        FDRE                                         r  fft_seq_i/fft_seq_ip_0/inst/fft_seq_ip_v3_0_S00_AXI_inst/fft_seq/butterfly/mul/cPlusDtimesB_reg[10]/C

Slack:                    inf
  Source:                 fft_seq_i/fft_seq_ip_0/inst/fft_seq_ip_v3_0_S00_AXI_inst/fft_seq/butterfly/mul/cMinusDtimesA0/DSP_A_B_DATA_INST/B2_DATA[2]
                            (internal pin)
  Destination:            fft_seq_i/fft_seq_ip_0/inst/fft_seq_ip_v3_0_S00_AXI_inst/fft_seq/butterfly/mul/cMinusDtimesA_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.401ns  (logic 0.280ns (69.825%)  route 0.121ns (30.175%))
  Logic Levels:           5  (DSP_ALU=1 DSP_M_DATA=1 DSP_MULTIPLIER=1 DSP_OUTPUT=1 DSP_PREADD_DATA=1)
  Clock Uncertainty:      0.158ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.312ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 1.253ns (routing 0.623ns, distribution 0.630ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    DSP48E2_X2Y46        DSP_A_B_DATA                 0.000     0.000 r  fft_seq_i/fft_seq_ip_0/inst/fft_seq_ip_v3_0_S00_AXI_inst/fft_seq/butterfly/mul/cMinusDtimesA0/DSP_A_B_DATA_INST/B2_DATA[2]
                         net (fo=1, routed)           0.000     0.000    fft_seq_i/fft_seq_ip_0/inst/fft_seq_ip_v3_0_S00_AXI_inst/fft_seq/butterfly/mul/cMinusDtimesA0/DSP_A_B_DATA.B2_DATA<2>
    DSP48E2_X2Y46        DSP_PREADD_DATA (Prop_DSP_PREADD_DATA_DSP48E2_B2_DATA[2]_B2B1[2])
                                                      0.022     0.022 r  fft_seq_i/fft_seq_ip_0/inst/fft_seq_ip_v3_0_S00_AXI_inst/fft_seq/butterfly/mul/cMinusDtimesA0/DSP_PREADD_DATA_INST/B2B1[2]
                         net (fo=1, routed)           0.000     0.022    fft_seq_i/fft_seq_ip_0/inst/fft_seq_ip_v3_0_S00_AXI_inst/fft_seq/butterfly/mul/cMinusDtimesA0/DSP_PREADD_DATA.B2B1<2>
    DSP48E2_X2Y46        DSP_MULTIPLIER (Prop_DSP_MULTIPLIER_DSP48E2_B2B1[2]_U[10])
                                                      0.084     0.106 f  fft_seq_i/fft_seq_ip_0/inst/fft_seq_ip_v3_0_S00_AXI_inst/fft_seq/butterfly/mul/cMinusDtimesA0/DSP_MULTIPLIER_INST/U[10]
                         net (fo=1, routed)           0.000     0.106    fft_seq_i/fft_seq_ip_0/inst/fft_seq_ip_v3_0_S00_AXI_inst/fft_seq/butterfly/mul/cMinusDtimesA0/DSP_MULTIPLIER.U<10>
    DSP48E2_X2Y46        DSP_M_DATA (Prop_DSP_M_DATA_DSP48E2_U[10]_U_DATA[10])
                                                      0.014     0.120 r  fft_seq_i/fft_seq_ip_0/inst/fft_seq_ip_v3_0_S00_AXI_inst/fft_seq/butterfly/mul/cMinusDtimesA0/DSP_M_DATA_INST/U_DATA[10]
                         net (fo=1, routed)           0.000     0.120    fft_seq_i/fft_seq_ip_0/inst/fft_seq_ip_v3_0_S00_AXI_inst/fft_seq/butterfly/mul/cMinusDtimesA0/DSP_M_DATA.U_DATA<10>
    DSP48E2_X2Y46        DSP_ALU (Prop_DSP_ALU_DSP48E2_U_DATA[10]_ALU_OUT[10])
                                                      0.127     0.247 f  fft_seq_i/fft_seq_ip_0/inst/fft_seq_ip_v3_0_S00_AXI_inst/fft_seq/butterfly/mul/cMinusDtimesA0/DSP_ALU_INST/ALU_OUT[10]
                         net (fo=1, routed)           0.000     0.247    fft_seq_i/fft_seq_ip_0/inst/fft_seq_ip_v3_0_S00_AXI_inst/fft_seq/butterfly/mul/cMinusDtimesA0/DSP_ALU.ALU_OUT<10>
    DSP48E2_X2Y46        DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[10]_P[10])
                                                      0.033     0.280 r  fft_seq_i/fft_seq_ip_0/inst/fft_seq_ip_v3_0_S00_AXI_inst/fft_seq/butterfly/mul/cMinusDtimesA0/DSP_OUTPUT_INST/P[10]
                         net (fo=1, routed)           0.121     0.401    fft_seq_i/fft_seq_ip_0/inst/fft_seq_ip_v3_0_S00_AXI_inst/fft_seq/butterfly/mul/cMinusDtimesA0_n_95
    SLICE_X9Y117         FDRE                                         r  fft_seq_i/fft_seq_ip_0/inst/fft_seq_ip_v3_0_S00_AXI_inst/fft_seq/butterfly/mul/cMinusDtimesA_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  fft_seq_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.164     0.164    fft_seq_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.023     0.187 r  fft_seq_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=4102, routed)        1.253     1.440    fft_seq_i/fft_seq_ip_0/inst/fft_seq_ip_v3_0_S00_AXI_inst/fft_seq/butterfly/mul/s00_axi_aclk
    SLICE_X9Y117         FDRE                                         r  fft_seq_i/fft_seq_ip_0/inst/fft_seq_ip_v3_0_S00_AXI_inst/fft_seq/butterfly/mul/cMinusDtimesA_reg[10]/C

Slack:                    inf
  Source:                 fft_seq_i/fft_seq_ip_0/inst/fft_seq_ip_v3_0_S00_AXI_inst/fft_seq/butterfly/mul/cPlusDtimesB0/DSP_A_B_DATA_INST/B2_DATA[2]
                            (internal pin)
  Destination:            fft_seq_i/fft_seq_ip_0/inst/fft_seq_ip_v3_0_S00_AXI_inst/fft_seq/butterfly/mul/cPlusDtimesB_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.403ns  (logic 0.280ns (69.479%)  route 0.123ns (30.521%))
  Logic Levels:           5  (DSP_ALU=1 DSP_M_DATA=1 DSP_MULTIPLIER=1 DSP_OUTPUT=1 DSP_PREADD_DATA=1)
  Clock Uncertainty:      0.158ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.312ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 1.273ns (routing 0.623ns, distribution 0.650ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    DSP48E2_X3Y48        DSP_A_B_DATA                 0.000     0.000 r  fft_seq_i/fft_seq_ip_0/inst/fft_seq_ip_v3_0_S00_AXI_inst/fft_seq/butterfly/mul/cPlusDtimesB0/DSP_A_B_DATA_INST/B2_DATA[2]
                         net (fo=1, routed)           0.000     0.000    fft_seq_i/fft_seq_ip_0/inst/fft_seq_ip_v3_0_S00_AXI_inst/fft_seq/butterfly/mul/cPlusDtimesB0/DSP_A_B_DATA.B2_DATA<2>
    DSP48E2_X3Y48        DSP_PREADD_DATA (Prop_DSP_PREADD_DATA_DSP48E2_B2_DATA[2]_B2B1[2])
                                                      0.022     0.022 r  fft_seq_i/fft_seq_ip_0/inst/fft_seq_ip_v3_0_S00_AXI_inst/fft_seq/butterfly/mul/cPlusDtimesB0/DSP_PREADD_DATA_INST/B2B1[2]
                         net (fo=1, routed)           0.000     0.022    fft_seq_i/fft_seq_ip_0/inst/fft_seq_ip_v3_0_S00_AXI_inst/fft_seq/butterfly/mul/cPlusDtimesB0/DSP_PREADD_DATA.B2B1<2>
    DSP48E2_X3Y48        DSP_MULTIPLIER (Prop_DSP_MULTIPLIER_DSP48E2_B2B1[2]_U[12])
                                                      0.084     0.106 f  fft_seq_i/fft_seq_ip_0/inst/fft_seq_ip_v3_0_S00_AXI_inst/fft_seq/butterfly/mul/cPlusDtimesB0/DSP_MULTIPLIER_INST/U[12]
                         net (fo=1, routed)           0.000     0.106    fft_seq_i/fft_seq_ip_0/inst/fft_seq_ip_v3_0_S00_AXI_inst/fft_seq/butterfly/mul/cPlusDtimesB0/DSP_MULTIPLIER.U<12>
    DSP48E2_X3Y48        DSP_M_DATA (Prop_DSP_M_DATA_DSP48E2_U[12]_U_DATA[12])
                                                      0.014     0.120 r  fft_seq_i/fft_seq_ip_0/inst/fft_seq_ip_v3_0_S00_AXI_inst/fft_seq/butterfly/mul/cPlusDtimesB0/DSP_M_DATA_INST/U_DATA[12]
                         net (fo=1, routed)           0.000     0.120    fft_seq_i/fft_seq_ip_0/inst/fft_seq_ip_v3_0_S00_AXI_inst/fft_seq/butterfly/mul/cPlusDtimesB0/DSP_M_DATA.U_DATA<12>
    DSP48E2_X3Y48        DSP_ALU (Prop_DSP_ALU_DSP48E2_U_DATA[12]_ALU_OUT[12])
                                                      0.127     0.247 f  fft_seq_i/fft_seq_ip_0/inst/fft_seq_ip_v3_0_S00_AXI_inst/fft_seq/butterfly/mul/cPlusDtimesB0/DSP_ALU_INST/ALU_OUT[12]
                         net (fo=1, routed)           0.000     0.247    fft_seq_i/fft_seq_ip_0/inst/fft_seq_ip_v3_0_S00_AXI_inst/fft_seq/butterfly/mul/cPlusDtimesB0/DSP_ALU.ALU_OUT<12>
    DSP48E2_X3Y48        DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[12]_P[12])
                                                      0.033     0.280 r  fft_seq_i/fft_seq_ip_0/inst/fft_seq_ip_v3_0_S00_AXI_inst/fft_seq/butterfly/mul/cPlusDtimesB0/DSP_OUTPUT_INST/P[12]
                         net (fo=1, routed)           0.123     0.403    fft_seq_i/fft_seq_ip_0/inst/fft_seq_ip_v3_0_S00_AXI_inst/fft_seq/butterfly/mul/cPlusDtimesB0_n_93
    SLICE_X12Y119        FDRE                                         r  fft_seq_i/fft_seq_ip_0/inst/fft_seq_ip_v3_0_S00_AXI_inst/fft_seq/butterfly/mul/cPlusDtimesB_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  fft_seq_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.164     0.164    fft_seq_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.023     0.187 r  fft_seq_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=4102, routed)        1.273     1.460    fft_seq_i/fft_seq_ip_0/inst/fft_seq_ip_v3_0_S00_AXI_inst/fft_seq/butterfly/mul/s00_axi_aclk
    SLICE_X12Y119        FDRE                                         r  fft_seq_i/fft_seq_ip_0/inst/fft_seq_ip_v3_0_S00_AXI_inst/fft_seq/butterfly/mul/cPlusDtimesB_reg[12]/C

Slack:                    inf
  Source:                 fft_seq_i/fft_seq_ip_0/inst/fft_seq_ip_v3_0_S00_AXI_inst/fft_seq/butterfly/mul/cPlusDtimesB0/DSP_A_B_DATA_INST/B2_DATA[2]
                            (internal pin)
  Destination:            fft_seq_i/fft_seq_ip_0/inst/fft_seq_ip_v3_0_S00_AXI_inst/fft_seq/butterfly/mul/cPlusDtimesB_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.405ns  (logic 0.280ns (69.136%)  route 0.125ns (30.864%))
  Logic Levels:           5  (DSP_ALU=1 DSP_M_DATA=1 DSP_MULTIPLIER=1 DSP_OUTPUT=1 DSP_PREADD_DATA=1)
  Clock Uncertainty:      0.158ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.312ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 1.319ns (routing 0.623ns, distribution 0.696ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    DSP48E2_X3Y48        DSP_A_B_DATA                 0.000     0.000 r  fft_seq_i/fft_seq_ip_0/inst/fft_seq_ip_v3_0_S00_AXI_inst/fft_seq/butterfly/mul/cPlusDtimesB0/DSP_A_B_DATA_INST/B2_DATA[2]
                         net (fo=1, routed)           0.000     0.000    fft_seq_i/fft_seq_ip_0/inst/fft_seq_ip_v3_0_S00_AXI_inst/fft_seq/butterfly/mul/cPlusDtimesB0/DSP_A_B_DATA.B2_DATA<2>
    DSP48E2_X3Y48        DSP_PREADD_DATA (Prop_DSP_PREADD_DATA_DSP48E2_B2_DATA[2]_B2B1[2])
                                                      0.022     0.022 r  fft_seq_i/fft_seq_ip_0/inst/fft_seq_ip_v3_0_S00_AXI_inst/fft_seq/butterfly/mul/cPlusDtimesB0/DSP_PREADD_DATA_INST/B2B1[2]
                         net (fo=1, routed)           0.000     0.022    fft_seq_i/fft_seq_ip_0/inst/fft_seq_ip_v3_0_S00_AXI_inst/fft_seq/butterfly/mul/cPlusDtimesB0/DSP_PREADD_DATA.B2B1<2>
    DSP48E2_X3Y48        DSP_MULTIPLIER (Prop_DSP_MULTIPLIER_DSP48E2_B2B1[2]_U[16])
                                                      0.084     0.106 f  fft_seq_i/fft_seq_ip_0/inst/fft_seq_ip_v3_0_S00_AXI_inst/fft_seq/butterfly/mul/cPlusDtimesB0/DSP_MULTIPLIER_INST/U[16]
                         net (fo=1, routed)           0.000     0.106    fft_seq_i/fft_seq_ip_0/inst/fft_seq_ip_v3_0_S00_AXI_inst/fft_seq/butterfly/mul/cPlusDtimesB0/DSP_MULTIPLIER.U<16>
    DSP48E2_X3Y48        DSP_M_DATA (Prop_DSP_M_DATA_DSP48E2_U[16]_U_DATA[16])
                                                      0.014     0.120 r  fft_seq_i/fft_seq_ip_0/inst/fft_seq_ip_v3_0_S00_AXI_inst/fft_seq/butterfly/mul/cPlusDtimesB0/DSP_M_DATA_INST/U_DATA[16]
                         net (fo=1, routed)           0.000     0.120    fft_seq_i/fft_seq_ip_0/inst/fft_seq_ip_v3_0_S00_AXI_inst/fft_seq/butterfly/mul/cPlusDtimesB0/DSP_M_DATA.U_DATA<16>
    DSP48E2_X3Y48        DSP_ALU (Prop_DSP_ALU_DSP48E2_U_DATA[16]_ALU_OUT[16])
                                                      0.127     0.247 f  fft_seq_i/fft_seq_ip_0/inst/fft_seq_ip_v3_0_S00_AXI_inst/fft_seq/butterfly/mul/cPlusDtimesB0/DSP_ALU_INST/ALU_OUT[16]
                         net (fo=1, routed)           0.000     0.247    fft_seq_i/fft_seq_ip_0/inst/fft_seq_ip_v3_0_S00_AXI_inst/fft_seq/butterfly/mul/cPlusDtimesB0/DSP_ALU.ALU_OUT<16>
    DSP48E2_X3Y48        DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[16]_P[16])
                                                      0.033     0.280 r  fft_seq_i/fft_seq_ip_0/inst/fft_seq_ip_v3_0_S00_AXI_inst/fft_seq/butterfly/mul/cPlusDtimesB0/DSP_OUTPUT_INST/P[16]
                         net (fo=1, routed)           0.125     0.405    fft_seq_i/fft_seq_ip_0/inst/fft_seq_ip_v3_0_S00_AXI_inst/fft_seq/butterfly/mul/cPlusDtimesB0_n_89
    SLICE_X15Y122        FDRE                                         r  fft_seq_i/fft_seq_ip_0/inst/fft_seq_ip_v3_0_S00_AXI_inst/fft_seq/butterfly/mul/cPlusDtimesB_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  fft_seq_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.164     0.164    fft_seq_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.023     0.187 r  fft_seq_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=4102, routed)        1.319     1.506    fft_seq_i/fft_seq_ip_0/inst/fft_seq_ip_v3_0_S00_AXI_inst/fft_seq/butterfly/mul/s00_axi_aclk
    SLICE_X15Y122        FDRE                                         r  fft_seq_i/fft_seq_ip_0/inst/fft_seq_ip_v3_0_S00_AXI_inst/fft_seq/butterfly/mul/cPlusDtimesB_reg[16]/C

Slack:                    inf
  Source:                 fft_seq_i/fft_seq_ip_0/inst/fft_seq_ip_v3_0_S00_AXI_inst/fft_seq/butterfly/mul/cMinusDtimesA0/DSP_A_B_DATA_INST/B2_DATA[2]
                            (internal pin)
  Destination:            fft_seq_i/fft_seq_ip_0/inst/fft_seq_ip_v3_0_S00_AXI_inst/fft_seq/butterfly/mul/cMinusDtimesA_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.410ns  (logic 0.280ns (68.293%)  route 0.130ns (31.707%))
  Logic Levels:           5  (DSP_ALU=1 DSP_M_DATA=1 DSP_MULTIPLIER=1 DSP_OUTPUT=1 DSP_PREADD_DATA=1)
  Clock Uncertainty:      0.158ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.312ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 1.253ns (routing 0.623ns, distribution 0.630ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    DSP48E2_X2Y46        DSP_A_B_DATA                 0.000     0.000 r  fft_seq_i/fft_seq_ip_0/inst/fft_seq_ip_v3_0_S00_AXI_inst/fft_seq/butterfly/mul/cMinusDtimesA0/DSP_A_B_DATA_INST/B2_DATA[2]
                         net (fo=1, routed)           0.000     0.000    fft_seq_i/fft_seq_ip_0/inst/fft_seq_ip_v3_0_S00_AXI_inst/fft_seq/butterfly/mul/cMinusDtimesA0/DSP_A_B_DATA.B2_DATA<2>
    DSP48E2_X2Y46        DSP_PREADD_DATA (Prop_DSP_PREADD_DATA_DSP48E2_B2_DATA[2]_B2B1[2])
                                                      0.022     0.022 r  fft_seq_i/fft_seq_ip_0/inst/fft_seq_ip_v3_0_S00_AXI_inst/fft_seq/butterfly/mul/cMinusDtimesA0/DSP_PREADD_DATA_INST/B2B1[2]
                         net (fo=1, routed)           0.000     0.022    fft_seq_i/fft_seq_ip_0/inst/fft_seq_ip_v3_0_S00_AXI_inst/fft_seq/butterfly/mul/cMinusDtimesA0/DSP_PREADD_DATA.B2B1<2>
    DSP48E2_X2Y46        DSP_MULTIPLIER (Prop_DSP_MULTIPLIER_DSP48E2_B2B1[2]_U[15])
                                                      0.084     0.106 f  fft_seq_i/fft_seq_ip_0/inst/fft_seq_ip_v3_0_S00_AXI_inst/fft_seq/butterfly/mul/cMinusDtimesA0/DSP_MULTIPLIER_INST/U[15]
                         net (fo=1, routed)           0.000     0.106    fft_seq_i/fft_seq_ip_0/inst/fft_seq_ip_v3_0_S00_AXI_inst/fft_seq/butterfly/mul/cMinusDtimesA0/DSP_MULTIPLIER.U<15>
    DSP48E2_X2Y46        DSP_M_DATA (Prop_DSP_M_DATA_DSP48E2_U[15]_U_DATA[15])
                                                      0.014     0.120 r  fft_seq_i/fft_seq_ip_0/inst/fft_seq_ip_v3_0_S00_AXI_inst/fft_seq/butterfly/mul/cMinusDtimesA0/DSP_M_DATA_INST/U_DATA[15]
                         net (fo=1, routed)           0.000     0.120    fft_seq_i/fft_seq_ip_0/inst/fft_seq_ip_v3_0_S00_AXI_inst/fft_seq/butterfly/mul/cMinusDtimesA0/DSP_M_DATA.U_DATA<15>
    DSP48E2_X2Y46        DSP_ALU (Prop_DSP_ALU_DSP48E2_U_DATA[15]_ALU_OUT[15])
                                                      0.127     0.247 f  fft_seq_i/fft_seq_ip_0/inst/fft_seq_ip_v3_0_S00_AXI_inst/fft_seq/butterfly/mul/cMinusDtimesA0/DSP_ALU_INST/ALU_OUT[15]
                         net (fo=1, routed)           0.000     0.247    fft_seq_i/fft_seq_ip_0/inst/fft_seq_ip_v3_0_S00_AXI_inst/fft_seq/butterfly/mul/cMinusDtimesA0/DSP_ALU.ALU_OUT<15>
    DSP48E2_X2Y46        DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[15]_P[15])
                                                      0.033     0.280 r  fft_seq_i/fft_seq_ip_0/inst/fft_seq_ip_v3_0_S00_AXI_inst/fft_seq/butterfly/mul/cMinusDtimesA0/DSP_OUTPUT_INST/P[15]
                         net (fo=1, routed)           0.130     0.410    fft_seq_i/fft_seq_ip_0/inst/fft_seq_ip_v3_0_S00_AXI_inst/fft_seq/butterfly/mul/cMinusDtimesA0_n_90
    SLICE_X9Y117         FDRE                                         r  fft_seq_i/fft_seq_ip_0/inst/fft_seq_ip_v3_0_S00_AXI_inst/fft_seq/butterfly/mul/cMinusDtimesA_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  fft_seq_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.164     0.164    fft_seq_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.023     0.187 r  fft_seq_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=4102, routed)        1.253     1.440    fft_seq_i/fft_seq_ip_0/inst/fft_seq_ip_v3_0_S00_AXI_inst/fft_seq/butterfly/mul/s00_axi_aclk
    SLICE_X9Y117         FDRE                                         r  fft_seq_i/fft_seq_ip_0/inst/fft_seq_ip_v3_0_S00_AXI_inst/fft_seq/butterfly/mul/cMinusDtimesA_reg[15]/C





