{
 "Device" : "GW2AR-18C",
 "Files" : [
  {
   "Path" : "C:/Users/Martin Stoyanov/IdeaProjects/va3aui/verilog/rx/src/cic_filter.v",
   "Type" : "verilog"
  },
  {
   "Path" : "C:/Users/Martin Stoyanov/IdeaProjects/va3aui/verilog/rx/src/data_width_converter.v",
   "Type" : "verilog"
  },
  {
   "Path" : "C:/Users/Martin Stoyanov/IdeaProjects/va3aui/verilog/rx/src/dds_ii.v",
   "Type" : "verilog"
  },
  {
   "Path" : "C:/Users/Martin Stoyanov/IdeaProjects/va3aui/verilog/rx/src/fir_decimator.v",
   "Type" : "verilog"
  },
  {
   "Path" : "C:/Users/Martin Stoyanov/IdeaProjects/va3aui/verilog/rx/src/fir_hilbert.v",
   "Type" : "verilog"
  },
  {
   "Path" : "C:/Users/Martin Stoyanov/IdeaProjects/va3aui/verilog/rx/src/integer_multiplier.v",
   "Type" : "verilog"
  },
  {
   "Path" : "C:/Users/Martin Stoyanov/IdeaProjects/va3aui/verilog/rx/src/top.v",
   "Type" : "verilog"
  },
  {
   "Path" : "C:/Users/Martin Stoyanov/IdeaProjects/va3aui/verilog/rx/src/adc.v",
   "Type" : "verilog"
  }
 ],
 "IncludePath" : [

 ],
 "LoopLimit" : 2000,
 "ResultFile" : "C:/Users/Martin Stoyanov/IdeaProjects/va3aui/verilog/rx/impl/temp/rtl_parser.result",
 "Top" : "",
 "VerilogStd" : "verilog_2001",
 "VhdlStd" : "vhdl_93"
}