#! /usr/local/bin/vvp
:ivl_version "13.0 (devel)" "(s20221226-331-g77d7f0b8f)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "/usr/local/lib/ivl/system.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_sys.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_textio.vpi";
:vpi_module "/usr/local/lib/ivl/v2005_math.vpi";
:vpi_module "/usr/local/lib/ivl/va_math.vpi";
:vpi_module "/usr/local/lib/ivl/v2009.vpi";
S_0x1052490 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_0x102e160 .scope module, "tb" "tb" 3 29;
 .timescale -12 -12;
L_0x1078a40 .functor NOT 1, L_0x107b730, C4<0>, C4<0>, C4<0>;
L_0x107b4c0 .functor XOR 5, L_0x107b380, L_0x107b420, C4<00000>, C4<00000>;
L_0x107b620 .functor XOR 5, L_0x107b4c0, L_0x107b580, C4<00000>, C4<00000>;
v0x1077dc0_0 .net *"_ivl_10", 4 0, L_0x107b580;  1 drivers
v0x1077ec0_0 .net *"_ivl_12", 4 0, L_0x107b620;  1 drivers
v0x1077fa0_0 .net *"_ivl_2", 4 0, L_0x107b2e0;  1 drivers
v0x1078060_0 .net *"_ivl_4", 4 0, L_0x107b380;  1 drivers
v0x1078140_0 .net *"_ivl_6", 4 0, L_0x107b420;  1 drivers
v0x1078270_0 .net *"_ivl_8", 4 0, L_0x107b4c0;  1 drivers
v0x1078350_0 .var "clk", 0 0;
v0x10783f0_0 .var/2u "stats1", 159 0;
v0x10784b0_0 .var/2u "strobe", 0 0;
v0x1078600_0 .net "sum_dut", 4 0, L_0x107b090;  1 drivers
v0x10786c0_0 .net "sum_ref", 4 0, L_0x1078de0;  1 drivers
v0x1078760_0 .net "tb_match", 0 0, L_0x107b730;  1 drivers
v0x1078800_0 .net "tb_mismatch", 0 0, L_0x1078a40;  1 drivers
v0x10788c0_0 .net "x", 3 0, v0x10740b0_0;  1 drivers
v0x1078980_0 .net "y", 3 0, v0x1074170_0;  1 drivers
L_0x107b2e0 .concat [ 5 0 0 0], L_0x1078de0;
L_0x107b380 .concat [ 5 0 0 0], L_0x1078de0;
L_0x107b420 .concat [ 5 0 0 0], L_0x107b090;
L_0x107b580 .concat [ 5 0 0 0], L_0x1078de0;
L_0x107b730 .cmp/eeq 5, L_0x107b2e0, L_0x107b620;
S_0x1037f00 .scope module, "good1" "reference_module" 3 70, 3 4 0, S_0x102e160;
 .timescale -12 -12;
    .port_info 0 /INPUT 4 "x";
    .port_info 1 /INPUT 4 "y";
    .port_info 2 /OUTPUT 5 "sum";
v0x103b2d0_0 .net *"_ivl_0", 4 0, L_0x1078ad0;  1 drivers
L_0x7f83b6ebd018 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x1038a30_0 .net *"_ivl_3", 0 0, L_0x7f83b6ebd018;  1 drivers
v0x10738a0_0 .net *"_ivl_4", 4 0, L_0x1078c60;  1 drivers
L_0x7f83b6ebd060 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x1073960_0 .net *"_ivl_7", 0 0, L_0x7f83b6ebd060;  1 drivers
v0x1073a40_0 .net "sum", 4 0, L_0x1078de0;  alias, 1 drivers
v0x1073b70_0 .net "x", 3 0, v0x10740b0_0;  alias, 1 drivers
v0x1073c50_0 .net "y", 3 0, v0x1074170_0;  alias, 1 drivers
L_0x1078ad0 .concat [ 4 1 0 0], v0x10740b0_0, L_0x7f83b6ebd018;
L_0x1078c60 .concat [ 4 1 0 0], v0x1074170_0, L_0x7f83b6ebd060;
L_0x1078de0 .arith/sum 5, L_0x1078ad0, L_0x1078c60;
S_0x1073db0 .scope module, "stim1" "stimulus_gen" 3 65, 3 14 0, S_0x102e160;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /OUTPUT 4 "x";
    .port_info 2 /OUTPUT 4 "y";
v0x1073fd0_0 .net "clk", 0 0, v0x1078350_0;  1 drivers
v0x10740b0_0 .var "x", 3 0;
v0x1074170_0 .var "y", 3 0;
E_0x1041950/0 .event negedge, v0x1073fd0_0;
E_0x1041950/1 .event posedge, v0x1073fd0_0;
E_0x1041950 .event/or E_0x1041950/0, E_0x1041950/1;
S_0x1074250 .scope module, "top_module1" "top_module" 3 75, 4 1 0, S_0x102e160;
 .timescale 0 0;
    .port_info 0 /INPUT 4 "x";
    .port_info 1 /INPUT 4 "y";
    .port_info 2 /OUTPUT 5 "sum";
L_0x107b220 .functor BUFZ 1, L_0x107ac00, C4<0>, C4<0>, C4<0>;
v0x1077410_0 .net *"_ivl_30", 0 0, L_0x107b220;  1 drivers
v0x1077510_0 .net "c1", 0 0, L_0x1079440;  1 drivers
v0x10775d0_0 .net "c2", 0 0, L_0x1079c30;  1 drivers
v0x10776c0_0 .net "c3", 0 0, L_0x107a410;  1 drivers
v0x10777b0_0 .net "c4", 0 0, L_0x107ac00;  1 drivers
v0x10778a0_0 .net "sum", 4 0, L_0x107b090;  alias, 1 drivers
v0x1077940_0 .net "x", 3 0, v0x10740b0_0;  alias, 1 drivers
v0x1077a30_0 .net "y", 3 0, v0x1074170_0;  alias, 1 drivers
L_0x1079550 .part v0x10740b0_0, 0, 1;
L_0x1079680 .part v0x1074170_0, 0, 1;
L_0x1079d40 .part v0x10740b0_0, 1, 1;
L_0x1079e70 .part v0x1074170_0, 1, 1;
L_0x107a520 .part v0x10740b0_0, 2, 1;
L_0x107a650 .part v0x1074170_0, 2, 1;
L_0x107ad60 .part v0x10740b0_0, 3, 1;
L_0x107ae90 .part v0x1074170_0, 3, 1;
LS_0x107b090_0_0 .concat8 [ 1 1 1 1], L_0x1078f90, L_0x10798b0, L_0x107a040, L_0x107a830;
LS_0x107b090_0_4 .concat8 [ 1 0 0 0], L_0x107b220;
L_0x107b090 .concat8 [ 4 1 0 0], LS_0x107b090_0_0, LS_0x107b090_0_4;
S_0x1074430 .scope module, "fa0" "full_adder" 4 10, 4 18 0, S_0x1074250;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "sum";
    .port_info 4 /OUTPUT 1 "cout";
L_0x1078e80 .functor XOR 1, L_0x1079550, L_0x1079680, C4<0>, C4<0>;
L_0x7f83b6ebd0a8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0x1078f90 .functor XOR 1, L_0x1078e80, L_0x7f83b6ebd0a8, C4<0>, C4<0>;
L_0x1079050 .functor AND 1, L_0x1079550, L_0x1079680, C4<1>, C4<1>;
L_0x1079190 .functor AND 1, L_0x1079680, L_0x7f83b6ebd0a8, C4<1>, C4<1>;
L_0x1079280 .functor OR 1, L_0x1079050, L_0x1079190, C4<0>, C4<0>;
L_0x1079390 .functor AND 1, L_0x1079550, L_0x7f83b6ebd0a8, C4<1>, C4<1>;
L_0x1079440 .functor OR 1, L_0x1079280, L_0x1079390, C4<0>, C4<0>;
v0x10746c0_0 .net *"_ivl_0", 0 0, L_0x1078e80;  1 drivers
v0x10747c0_0 .net *"_ivl_10", 0 0, L_0x1079390;  1 drivers
v0x10748a0_0 .net *"_ivl_4", 0 0, L_0x1079050;  1 drivers
v0x1074990_0 .net *"_ivl_6", 0 0, L_0x1079190;  1 drivers
v0x1074a70_0 .net *"_ivl_8", 0 0, L_0x1079280;  1 drivers
v0x1074ba0_0 .net "a", 0 0, L_0x1079550;  1 drivers
v0x1074c60_0 .net "b", 0 0, L_0x1079680;  1 drivers
v0x1074d20_0 .net "cin", 0 0, L_0x7f83b6ebd0a8;  1 drivers
v0x1074de0_0 .net "cout", 0 0, L_0x1079440;  alias, 1 drivers
v0x1074ea0_0 .net "sum", 0 0, L_0x1078f90;  1 drivers
S_0x1075000 .scope module, "fa1" "full_adder" 4 11, 4 18 0, S_0x1074250;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "sum";
    .port_info 4 /OUTPUT 1 "cout";
L_0x1079840 .functor XOR 1, L_0x1079d40, L_0x1079e70, C4<0>, C4<0>;
L_0x10798b0 .functor XOR 1, L_0x1079840, L_0x1079440, C4<0>, C4<0>;
L_0x10799b0 .functor AND 1, L_0x1079d40, L_0x1079e70, C4<1>, C4<1>;
L_0x1079a20 .functor AND 1, L_0x1079e70, L_0x1079440, C4<1>, C4<1>;
L_0x1079ac0 .functor OR 1, L_0x10799b0, L_0x1079a20, C4<0>, C4<0>;
L_0x1079b80 .functor AND 1, L_0x1079d40, L_0x1079440, C4<1>, C4<1>;
L_0x1079c30 .functor OR 1, L_0x1079ac0, L_0x1079b80, C4<0>, C4<0>;
v0x1075260_0 .net *"_ivl_0", 0 0, L_0x1079840;  1 drivers
v0x1075340_0 .net *"_ivl_10", 0 0, L_0x1079b80;  1 drivers
v0x1075420_0 .net *"_ivl_4", 0 0, L_0x10799b0;  1 drivers
v0x1075510_0 .net *"_ivl_6", 0 0, L_0x1079a20;  1 drivers
v0x10755f0_0 .net *"_ivl_8", 0 0, L_0x1079ac0;  1 drivers
v0x1075720_0 .net "a", 0 0, L_0x1079d40;  1 drivers
v0x10757e0_0 .net "b", 0 0, L_0x1079e70;  1 drivers
v0x10758a0_0 .net "cin", 0 0, L_0x1079440;  alias, 1 drivers
v0x1075940_0 .net "cout", 0 0, L_0x1079c30;  alias, 1 drivers
v0x1075a70_0 .net "sum", 0 0, L_0x10798b0;  1 drivers
S_0x1075c00 .scope module, "fa2" "full_adder" 4 12, 4 18 0, S_0x1074250;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "sum";
    .port_info 4 /OUTPUT 1 "cout";
L_0x1079fd0 .functor XOR 1, L_0x107a520, L_0x107a650, C4<0>, C4<0>;
L_0x107a040 .functor XOR 1, L_0x1079fd0, L_0x1079c30, C4<0>, C4<0>;
L_0x107a140 .functor AND 1, L_0x107a520, L_0x107a650, C4<1>, C4<1>;
L_0x107a1b0 .functor AND 1, L_0x107a650, L_0x1079c30, C4<1>, C4<1>;
L_0x107a250 .functor OR 1, L_0x107a140, L_0x107a1b0, C4<0>, C4<0>;
L_0x107a360 .functor AND 1, L_0x107a520, L_0x1079c30, C4<1>, C4<1>;
L_0x107a410 .functor OR 1, L_0x107a250, L_0x107a360, C4<0>, C4<0>;
v0x1075e70_0 .net *"_ivl_0", 0 0, L_0x1079fd0;  1 drivers
v0x1075f50_0 .net *"_ivl_10", 0 0, L_0x107a360;  1 drivers
v0x1076030_0 .net *"_ivl_4", 0 0, L_0x107a140;  1 drivers
v0x1076120_0 .net *"_ivl_6", 0 0, L_0x107a1b0;  1 drivers
v0x1076200_0 .net *"_ivl_8", 0 0, L_0x107a250;  1 drivers
v0x1076330_0 .net "a", 0 0, L_0x107a520;  1 drivers
v0x10763f0_0 .net "b", 0 0, L_0x107a650;  1 drivers
v0x10764b0_0 .net "cin", 0 0, L_0x1079c30;  alias, 1 drivers
v0x1076550_0 .net "cout", 0 0, L_0x107a410;  alias, 1 drivers
v0x1076680_0 .net "sum", 0 0, L_0x107a040;  1 drivers
S_0x1076810 .scope module, "fa3" "full_adder" 4 13, 4 18 0, S_0x1074250;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "sum";
    .port_info 4 /OUTPUT 1 "cout";
L_0x107a7c0 .functor XOR 1, L_0x107ad60, L_0x107ae90, C4<0>, C4<0>;
L_0x107a830 .functor XOR 1, L_0x107a7c0, L_0x107a410, C4<0>, C4<0>;
L_0x107a930 .functor AND 1, L_0x107ad60, L_0x107ae90, C4<1>, C4<1>;
L_0x107a9a0 .functor AND 1, L_0x107ae90, L_0x107a410, C4<1>, C4<1>;
L_0x107aa40 .functor OR 1, L_0x107a930, L_0x107a9a0, C4<0>, C4<0>;
L_0x107ab50 .functor AND 1, L_0x107ad60, L_0x107a410, C4<1>, C4<1>;
L_0x107ac00 .functor OR 1, L_0x107aa40, L_0x107ab50, C4<0>, C4<0>;
v0x1076a50_0 .net *"_ivl_0", 0 0, L_0x107a7c0;  1 drivers
v0x1076b50_0 .net *"_ivl_10", 0 0, L_0x107ab50;  1 drivers
v0x1076c30_0 .net *"_ivl_4", 0 0, L_0x107a930;  1 drivers
v0x1076d20_0 .net *"_ivl_6", 0 0, L_0x107a9a0;  1 drivers
v0x1076e00_0 .net *"_ivl_8", 0 0, L_0x107aa40;  1 drivers
v0x1076f30_0 .net "a", 0 0, L_0x107ad60;  1 drivers
v0x1076ff0_0 .net "b", 0 0, L_0x107ae90;  1 drivers
v0x10770b0_0 .net "cin", 0 0, L_0x107a410;  alias, 1 drivers
v0x1077150_0 .net "cout", 0 0, L_0x107ac00;  alias, 1 drivers
v0x1077280_0 .net "sum", 0 0, L_0x107a830;  1 drivers
S_0x1077bc0 .scope task, "wait_for_end_of_timestep" "wait_for_end_of_timestep" 3 82, 3 82 0, S_0x102e160;
 .timescale -12 -12;
E_0x1041e00 .event anyedge, v0x10784b0_0;
TD_tb.wait_for_end_of_timestep ;
    %pushi/vec4 5, 0, 32;
T_0.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_0.1, 5;
    %jmp/1 T_0.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %load/vec4 v0x10784b0_0;
    %nor/r;
    %assign/vec4 v0x10784b0_0, 0;
    %wait E_0x1041e00;
    %jmp T_0.0;
T_0.1 ;
    %pop/vec4 1;
    %end;
    .scope S_0x1073db0;
T_1 ;
    %pushi/vec4 100, 0, 32;
T_1.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_1.1, 5;
    %jmp/1 T_1.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x1041950;
    %vpi_func 3 21 "$random" 32 {0 0 0};
    %pad/s 8;
    %split/vec4 4;
    %assign/vec4 v0x1074170_0, 0;
    %assign/vec4 v0x10740b0_0, 0;
    %jmp T_1.0;
T_1.1 ;
    %pop/vec4 1;
    %delay 1, 0;
    %vpi_call/w 3 24 "$finish" {0 0 0};
    %end;
    .thread T_1;
    .scope S_0x102e160;
T_2 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1078350_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x10784b0_0, 0, 1;
    %end;
    .thread T_2, $init;
    .scope S_0x102e160;
T_3 ;
T_3.0 ;
    %delay 5, 0;
    %load/vec4 v0x1078350_0;
    %inv;
    %store/vec4 v0x1078350_0, 0, 1;
    %jmp T_3.0;
T_3.1 ;
    %end;
    .thread T_3;
    .scope S_0x102e160;
T_4 ;
    %vpi_call/w 3 57 "$dumpfile", "wave.vcd" {0 0 0};
    %vpi_call/w 3 58 "$dumpvars", 32'sb00000000000000000000000000000001, v0x1073fd0_0, v0x1078800_0, v0x10788c0_0, v0x1078980_0, v0x10786c0_0, v0x1078600_0 {0 0 0};
    %end;
    .thread T_4;
    .scope S_0x102e160;
T_5 ;
    %load/vec4 v0x10783f0_0;
    %parti/u 32, 64, 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_5.0, 4;
    %load/vec4 v0x10783f0_0;
    %parti/u 32, 64, 32;
    %load/vec4 v0x10783f0_0;
    %parti/u 32, 32, 32;
    %vpi_call/w 3 91 "$display", "Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "sum", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %jmp T_5.1;
T_5.0 ;
    %vpi_call/w 3 92 "$display", "Hint: Output '%s' has no mismatches.", "sum" {0 0 0};
T_5.1 ;
    %load/vec4 v0x10783f0_0;
    %parti/u 32, 128, 32;
    %load/vec4 v0x10783f0_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 94 "$display", "Hint: Total mismatched samples is %1d out of %1d samples\012", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %vpi_call/w 3 95 "$display", "Simulation finished at %0d ps", $time {0 0 0};
    %load/vec4 v0x10783f0_0;
    %parti/u 32, 128, 32;
    %load/vec4 v0x10783f0_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 96 "$display", "Mismatches: %1d in %1d samples", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %end;
    .thread T_5, $final;
    .scope S_0x102e160;
T_6 ;
    %wait E_0x1041950;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x10783f0_0;
    %pushi/vec4 0, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x10783f0_0, 4, 32;
    %load/vec4 v0x1078760_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.0, 8;
    %load/vec4 v0x10783f0_0;
    %parti/u 32, 128, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_6.2, 4;
    %vpi_func 3 107 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 96, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x10783f0_0, 4, 32;
T_6.2 ;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x10783f0_0;
    %pushi/vec4 128, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 128, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x10783f0_0, 4, 32;
T_6.0 ;
    %load/vec4 v0x10786c0_0;
    %load/vec4 v0x10786c0_0;
    %load/vec4 v0x1078600_0;
    %xor;
    %load/vec4 v0x10786c0_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_6.4, 6;
    %load/vec4 v0x10783f0_0;
    %parti/u 32, 64, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_6.6, 4;
    %vpi_func 3 111 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 32, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x10783f0_0, 4, 32;
T_6.6 ;
    %load/vec4 v0x10783f0_0;
    %parti/u 32, 64, 32;
    %addi 1, 0, 32;
    %ix/load 4, 64, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x10783f0_0, 4, 32;
T_6.4 ;
    %jmp T_6;
    .thread T_6;
# The file index is used to find the file name in the following table.
:file_names 5;
    "N/A";
    "<interactive>";
    "-";
    "/home/jmb9986/AutoChip/autochip_scripts/../verilogeval_prompts_tbs/ve_testbenches_human/m2014_q4j/m2014_q4j_tb.sv";
    "/home/jmb9986/AutoChip/autochip_scripts/outputs/gpt-4o/can30_depth0/human/m2014_q4j/iter0/response16/top_module.sv";
