#-----------------------------------------------------------
# Vivado v2023.2 (64-bit)
# SW Build 4029153 on Fri Oct 13 20:14:34 MDT 2023
# IP Build 4028589 on Sat Oct 14 00:45:43 MDT 2023
# SharedData Build 4025554 on Tue Oct 10 17:18:54 MDT 2023
# Start of session at: Sat Nov  2 09:28:09 2024
# Process ID: 18084
# Current directory: C:/Git/GitHub/MCS/Drivers/xADC_external/Vivado
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent2792 C:\Git\GitHub\MCS\Drivers\xADC_external\Vivado\xADC_external.xpr
# Log file: C:/Git/GitHub/MCS/Drivers/xADC_external/Vivado/vivado.log
# Journal file: C:/Git/GitHub/MCS/Drivers/xADC_external/Vivado\vivado.jou
# Running On: Soeren-Laptop, OS: Windows, CPU Frequency: 2803 MHz, CPU Physical cores: 4, Host memory: 16969 MB
#-----------------------------------------------------------
start_gui
open_project C:/Git/GitHub/MCS/Drivers/xADC_external/Vivado/xADC_external.xpr
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2023.2/data/ip'.
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vek280_es:part0:1.0 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vek280/es/rev_a/1.0/board.xml as part xcve2802-vsvh1760-2lp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vek280_es:part0:1.1 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vek280/es/rev_a/1.1/board.xml as part xcve2802-vsvh1760-2lp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vek280_es_revb:part0:1.0 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vek280/es/rev_b/1.0/board.xml as part xcve2802-vsvh1760-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vek280_es_revb:part0:1.1 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vek280/es/rev_b/1.1/board.xml as part xcve2802-vsvh1760-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vhk158_es:part0:1.0 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vhk158/es/1.0/board.xml as part xcvh1582-vsva3697-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vhk158_es:part0:1.1 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vhk158/es/1.1/board.xml as part xcvh1582-vsva3697-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu208ld:part0:2.0 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu208ld/production/2.0/board.xml as part xczu58dr-fsvg1517-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu216ld:part0:2.0 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu216ld/production/2.0/board.xml as part xczu59dr-ffvf1760-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu670:part0:2.0 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu670/2.0/board.xml as part xczu67dr-fsve1156-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu670ld:part0:1.0 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu670ld/1.0/board.xml as part xczu57dr-fsve1156-2-i specified in board_part file is either invalid or not available
open_project: Time (s): cpu = 00:00:24 ; elapsed = 00:00:28 . Memory (MB): peak = 1587.867 ; gain = 452.992
update_compile_order -fileset sources_1
open_bd_design {C:/Git/GitHub/MCS/Drivers/xADC_external/Vivado/xADC_external.srcs/sources_1/bd/design_1/design_1.bd}
Reading block design file <C:/Git/GitHub/MCS/Drivers/xADC_external/Vivado/xADC_external.srcs/sources_1/bd/design_1/design_1.bd>...
Adding component instance block -- xilinx.com:ip:processing_system7:5.5 - processing_system7_0
Adding component instance block -- xilinx.com:ip:xadc_wiz:3.3 - xadc_wiz_0
Adding component instance block -- xilinx.com:ip:axi_interconnect:2.1 - ps7_0_axi_periph
Adding component instance block -- xilinx.com:ip:axi_protocol_converter:2.1 - auto_pc
Adding component instance block -- xilinx.com:ip:proc_sys_reset:5.0 - rst_ps7_0_100M
Successfully read diagram <design_1> from block design file <C:/Git/GitHub/MCS/Drivers/xADC_external/Vivado/xADC_external.srcs/sources_1/bd/design_1/design_1.bd>
open_bd_design: Time (s): cpu = 00:00:03 ; elapsed = 00:00:10 . Memory (MB): peak = 1705.188 ; gain = 111.812
INFO: [Device 21-403] Loading part xc7z010clg400-1
startgroup
set_property -dict [list \
  CONFIG.BIPOLAR_OPERATION {false} \
  CONFIG.EXTERNAL_MUX_CHANNEL {VP_VN} \
  CONFIG.SEQUENCER_MODE {Off} \
  CONFIG.SINGLE_CHANNEL_SELECTION {VAUXP14_VAUXN14} \
  CONFIG.XADC_STARUP_SELECTION {single_channel} \
] [get_bd_cells xadc_wiz_0]
endgroup
startgroup
set_property CONFIG.BIPOLAR_OPERATION {true} [get_bd_cells xadc_wiz_0]
endgroup
save_bd_design
Wrote  : <C:\Git\GitHub\MCS\Drivers\xADC_external\Vivado\xADC_external.srcs\sources_1\bd\design_1\design_1.bd> 
Wrote  : <C:/Git/GitHub/MCS/Drivers/xADC_external/Vivado/xADC_external.srcs/sources_1/bd/design_1/ui/bd_1f5defd0.ui> 
open_run synth_1 -name synth_1
Design is defaulting to impl run constrset: constrs_1
Design is defaulting to synth run part: xc7z010clg400-1
INFO: [Project 1-454] Reading design checkpoint 'c:/Git/GitHub/MCS/Drivers/xADC_external/Vivado/xADC_external.gen/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0.dcp' for cell 'design_1_i/processing_system7_0'
INFO: [Project 1-454] Reading design checkpoint 'c:/Git/GitHub/MCS/Drivers/xADC_external/Vivado/xADC_external.gen/sources_1/bd/design_1/ip/design_1_rst_ps7_0_100M_0/design_1_rst_ps7_0_100M_0.dcp' for cell 'design_1_i/rst_ps7_0_100M'
INFO: [Project 1-454] Reading design checkpoint 'c:/Git/GitHub/MCS/Drivers/xADC_external/Vivado/xADC_external.gen/sources_1/bd/design_1/ip/design_1_xadc_wiz_0_0/design_1_xadc_wiz_0_0.dcp' for cell 'design_1_i/xadc_wiz_0'
INFO: [Project 1-454] Reading design checkpoint 'c:/Git/GitHub/MCS/Drivers/xADC_external/Vivado/xADC_external.gen/sources_1/bd/design_1/ip/design_1_auto_pc_0/design_1_auto_pc_0.dcp' for cell 'design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc'
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.049 . Memory (MB): peak = 2167.020 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 19 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2023.2
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [c:/Git/GitHub/MCS/Drivers/xADC_external/Vivado/xADC_external.gen/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0.xdc] for cell 'design_1_i/processing_system7_0/inst'
Finished Parsing XDC File [c:/Git/GitHub/MCS/Drivers/xADC_external/Vivado/xADC_external.gen/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0.xdc] for cell 'design_1_i/processing_system7_0/inst'
Parsing XDC File [c:/Git/GitHub/MCS/Drivers/xADC_external/Vivado/xADC_external.gen/sources_1/bd/design_1/ip/design_1_xadc_wiz_0_0/design_1_xadc_wiz_0_0.xdc] for cell 'design_1_i/xadc_wiz_0/inst'
Finished Parsing XDC File [c:/Git/GitHub/MCS/Drivers/xADC_external/Vivado/xADC_external.gen/sources_1/bd/design_1/ip/design_1_xadc_wiz_0_0/design_1_xadc_wiz_0_0.xdc] for cell 'design_1_i/xadc_wiz_0/inst'
Parsing XDC File [c:/Git/GitHub/MCS/Drivers/xADC_external/Vivado/xADC_external.gen/sources_1/bd/design_1/ip/design_1_rst_ps7_0_100M_0/design_1_rst_ps7_0_100M_0_board.xdc] for cell 'design_1_i/rst_ps7_0_100M/U0'
Finished Parsing XDC File [c:/Git/GitHub/MCS/Drivers/xADC_external/Vivado/xADC_external.gen/sources_1/bd/design_1/ip/design_1_rst_ps7_0_100M_0/design_1_rst_ps7_0_100M_0_board.xdc] for cell 'design_1_i/rst_ps7_0_100M/U0'
Parsing XDC File [c:/Git/GitHub/MCS/Drivers/xADC_external/Vivado/xADC_external.gen/sources_1/bd/design_1/ip/design_1_rst_ps7_0_100M_0/design_1_rst_ps7_0_100M_0.xdc] for cell 'design_1_i/rst_ps7_0_100M/U0'
Finished Parsing XDC File [c:/Git/GitHub/MCS/Drivers/xADC_external/Vivado/xADC_external.gen/sources_1/bd/design_1/ip/design_1_rst_ps7_0_100M_0/design_1_rst_ps7_0_100M_0.xdc] for cell 'design_1_i/rst_ps7_0_100M/U0'
Parsing XDC File [C:/Git/GitHub/MCS/Drivers/xADC_external/Vivado/xADC_external.srcs/constrs_1/new/constraints.xdc]
Finished Parsing XDC File [C:/Git/GitHub/MCS/Drivers/xADC_external/Vivado/xADC_external.srcs/constrs_1/new/constraints.xdc]
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 2259.918 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

open_run: Time (s): cpu = 00:00:03 ; elapsed = 00:00:07 . Memory (MB): peak = 3336.676 ; gain = 1185.766
open_bd_design {C:/Git/GitHub/MCS/Drivers/xADC_external/Vivado/xADC_external.srcs/sources_1/bd/design_1/design_1.bd}
open_example_project -force -dir C:/Git/GitHub/MCS/Drivers/xADC_external [get_ips  design_1_xadc_wiz_0_0]
INFO: [IP_Flow 19-1686] Generating 'Examples' target for IP 'xadc_wiz_0'...
open_example_project: Time (s): cpu = 00:00:03 ; elapsed = 00:01:02 . Memory (MB): peak = 3364.109 ; gain = 0.000
reset_run synth_1
INFO: [Project 1-1161] Replacing file C:/Git/GitHub/MCS/Drivers/xADC_external/Vivado/xADC_external.srcs/utils_1/imports/synth_1/design_1_wrapper.dcp with file C:/Git/GitHub/MCS/Drivers/xADC_external/Vivado/xADC_external.runs/synth_1/design_1_wrapper.dcp
launch_runs impl_1 -jobs 6
Wrote  : <C:\Git\GitHub\MCS\Drivers\xADC_external\Vivado\xADC_external.srcs\sources_1\bd\design_1\design_1.bd> 
Wrote  : <C:/Git/GitHub/MCS/Drivers/xADC_external/Vivado/xADC_external.srcs/sources_1/bd/design_1/ui/bd_1f5defd0.ui> 
Verilog Output written to : c:/Git/GitHub/MCS/Drivers/xADC_external/Vivado/xADC_external.gen/sources_1/bd/design_1/synth/design_1.v
Verilog Output written to : c:/Git/GitHub/MCS/Drivers/xADC_external/Vivado/xADC_external.gen/sources_1/bd/design_1/sim/design_1.v
Verilog Output written to : c:/Git/GitHub/MCS/Drivers/xADC_external/Vivado/xADC_external.gen/sources_1/bd/design_1/hdl/design_1_wrapper.v
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file 'c:/Git/GitHub/MCS/Drivers/xADC_external/Vivado/xADC_external.gen/sources_1/bd/design_1/ip/design_1_auto_pc_0/design_1_auto_pc_0_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block ps7_0_axi_periph/s00_couplers/auto_pc .
Exporting to file c:/Git/GitHub/MCS/Drivers/xADC_external/Vivado/xADC_external.gen/sources_1/bd/design_1/hw_handoff/design_1.hwh
Generated Hardware Definition File c:/Git/GitHub/MCS/Drivers/xADC_external/Vivado/xADC_external.gen/sources_1/bd/design_1/synth/design_1.hwdef
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: design_1_auto_pc_0
INFO: [IP_Flow 19-6922] IPCACHE: Exporting cached entry 59ff96bc2716520f to dir: c:/Git/GitHub/MCS/Drivers/xADC_external/Vivado/xADC_external.gen/sources_1/bd/design_1/ip/design_1_auto_pc_0
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file c:/Git/GitHub/MCS/Drivers/xADC_external/Vivado/xADC_external.cache/ip/2023.2/5/9/59ff96bc2716520f/design_1_auto_pc_0.dcp to c:/Git/GitHub/MCS/Drivers/xADC_external/Vivado/xADC_external.gen/sources_1/bd/design_1/ip/design_1_auto_pc_0/design_1_auto_pc_0.dcp.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: c:/Git/GitHub/MCS/Drivers/xADC_external/Vivado/xADC_external.gen/sources_1/bd/design_1/ip/design_1_auto_pc_0/design_1_auto_pc_0.dcp
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file c:/Git/GitHub/MCS/Drivers/xADC_external/Vivado/xADC_external.cache/ip/2023.2/5/9/59ff96bc2716520f/design_1_auto_pc_0_sim_netlist.v to c:/Git/GitHub/MCS/Drivers/xADC_external/Vivado/xADC_external.gen/sources_1/bd/design_1/ip/design_1_auto_pc_0/design_1_auto_pc_0_sim_netlist.v.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: c:/Git/GitHub/MCS/Drivers/xADC_external/Vivado/xADC_external.gen/sources_1/bd/design_1/ip/design_1_auto_pc_0/design_1_auto_pc_0_sim_netlist.v
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file c:/Git/GitHub/MCS/Drivers/xADC_external/Vivado/xADC_external.cache/ip/2023.2/5/9/59ff96bc2716520f/design_1_auto_pc_0_sim_netlist.vhdl to c:/Git/GitHub/MCS/Drivers/xADC_external/Vivado/xADC_external.gen/sources_1/bd/design_1/ip/design_1_auto_pc_0/design_1_auto_pc_0_sim_netlist.vhdl.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: c:/Git/GitHub/MCS/Drivers/xADC_external/Vivado/xADC_external.gen/sources_1/bd/design_1/ip/design_1_auto_pc_0/design_1_auto_pc_0_sim_netlist.vhdl
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file c:/Git/GitHub/MCS/Drivers/xADC_external/Vivado/xADC_external.cache/ip/2023.2/5/9/59ff96bc2716520f/design_1_auto_pc_0_stub.v to c:/Git/GitHub/MCS/Drivers/xADC_external/Vivado/xADC_external.gen/sources_1/bd/design_1/ip/design_1_auto_pc_0/design_1_auto_pc_0_stub.v.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: c:/Git/GitHub/MCS/Drivers/xADC_external/Vivado/xADC_external.gen/sources_1/bd/design_1/ip/design_1_auto_pc_0/design_1_auto_pc_0_stub.v
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file c:/Git/GitHub/MCS/Drivers/xADC_external/Vivado/xADC_external.cache/ip/2023.2/5/9/59ff96bc2716520f/design_1_auto_pc_0_stub.vhdl to c:/Git/GitHub/MCS/Drivers/xADC_external/Vivado/xADC_external.gen/sources_1/bd/design_1/ip/design_1_auto_pc_0/design_1_auto_pc_0_stub.vhdl.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: c:/Git/GitHub/MCS/Drivers/xADC_external/Vivado/xADC_external.gen/sources_1/bd/design_1/ip/design_1_auto_pc_0/design_1_auto_pc_0_stub.vhdl
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP design_1_auto_pc_0, cache-ID = 59ff96bc2716520f; cache size = 3.880 MB.
WARNING: [Project 1-478] Design 'synth_1' is stale and will not be used when launching 'impl_1'
[Sat Nov  2 12:46:58 2024] Launched synth_1...
Run output will be captured here: C:/Git/GitHub/MCS/Drivers/xADC_external/Vivado/xADC_external.runs/synth_1/runme.log
[Sat Nov  2 12:46:58 2024] Launched impl_1...
Run output will be captured here: C:/Git/GitHub/MCS/Drivers/xADC_external/Vivado/xADC_external.runs/impl_1/runme.log
launch_runs: Time (s): cpu = 00:00:02 ; elapsed = 00:00:06 . Memory (MB): peak = 3364.109 ; gain = 0.000
reset_run impl_1
launch_runs impl_1 -jobs 6
WARNING: [Project 1-478] Design 'synth_1' is stale and will not be used when launching 'impl_1'
[Sat Nov  2 12:52:09 2024] Launched impl_1...
Run output will be captured here: C:/Git/GitHub/MCS/Drivers/xADC_external/Vivado/xADC_external.runs/impl_1/runme.log
open_run impl_1
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.063 . Memory (MB): peak = 3364.109 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 19 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2023.2
INFO: [Project 1-570] Preparing netlist for logic optimization
Read ShapeDB Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.019 . Memory (MB): peak = 3364.109 ; gain = 0.000
INFO: [Timing 38-478] Restoring timing data from binary archive.
INFO: [Timing 38-479] Binary timing data restore complete.
INFO: [Project 1-856] Restoring constraints from binary archive.
INFO: [Project 1-853] Binary constraint restore complete.
INFO: [Designutils 20-5722] Start Reading Physical Databases.
Reading placement.
Read Netlist Cache: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.005 . Memory (MB): peak = 3364.109 ; gain = 0.000
Reading placer database...
Read Device Cache: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.020 . Memory (MB): peak = 3364.109 ; gain = 0.000
Read PlaceDB: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.175 . Memory (MB): peak = 3364.109 ; gain = 0.000
Read PulsedLatchDB: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 3364.109 ; gain = 0.000
Reading routing.
Read RouteStorage: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.066 . Memory (MB): peak = 3364.109 ; gain = 0.000
Read Physdb Files: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.286 . Memory (MB): peak = 3364.109 ; gain = 0.000
Restored from archive | CPU: 0.000000 secs | Memory: 0.000000 MB |
Finished XDEF File Restore: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.287 . Memory (MB): peak = 3364.109 ; gain = 0.000
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 3364.109 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

open_run: Time (s): cpu = 00:00:09 ; elapsed = 00:00:13 . Memory (MB): peak = 3364.109 ; gain = 0.000
CRITICAL WARNING: [Chipscope 16-3] Cannot debug net 'Vaux14_v_n'; it is not accessible from the fabric routing.
launch_runs impl_1 -to_step write_bitstream -jobs 6
[Sat Nov  2 12:59:54 2024] Launched impl_1...
Run output will be captured here: C:/Git/GitHub/MCS/Drivers/xADC_external/Vivado/xADC_external.runs/impl_1/runme.log
open_hw_manager
connect_hw_server -allow_non_jtag
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
INFO: [Labtools 27-2222] Launching hw_server...
INFO: [Labtools 27-2221] Launch Output:

****** Xilinx hw_server v2023.2
  **** Build date : Oct 13 2023 at 21:31:40
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.


INFO: [Labtools 27-3415] Connecting to cs_server url TCP:localhost:0
INFO: [Labtools 27-3417] Launching cs_server...
INFO: [Labtools 27-2221] Launch Output:


******** Xilinx cs_server v2023.2.0
  ****** Build date   : Oct 10 2023-06:01:56
    **** Build number : 2023.2.1696910516
      ** Copyright 2017-2022 Xilinx, Inc. All Rights Reserved.
      ** Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.



connect_hw_server: Time (s): cpu = 00:00:00 ; elapsed = 00:00:06 . Memory (MB): peak = 3656.750 ; gain = 0.000
open_hw_target
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/210279772532A
set_property PROGRAM.FILE {C:/Git/GitHub/MCS/Drivers/xADC_external/Vivado/xADC_external.runs/impl_1/design_1_wrapper.bit} [get_hw_devices xc7z010_1]
current_hw_device [get_hw_devices xc7z010_1]
refresh_hw_device -update_hw_probes false [lindex [get_hw_devices xc7z010_1] 0]
INFO: [Labtools 27-1434] Device xc7z010 (JTAG device index = 1) is programmed with a design that has no supported debug core(s) in it.
set_property PROBES.FILE {} [get_hw_devices xc7z010_1]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7z010_1]
set_property PROGRAM.FILE {C:/Git/GitHub/MCS/Drivers/xADC_external/Vivado/xADC_external.runs/impl_1/design_1_wrapper.bit} [get_hw_devices xc7z010_1]
program_hw_devices [get_hw_devices xc7z010_1]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7z010_1] 0]
INFO: [Labtools 27-1434] Device xc7z010 (JTAG device index = 1) is programmed with a design that has no supported debug core(s) in it.
open_bd_design {C:/Git/GitHub/MCS/Drivers/xADC_external/Vivado/xADC_external.srcs/sources_1/bd/design_1/design_1.bd}
exit
INFO: [Common 17-206] Exiting Vivado at Sat Nov  2 13:04:26 2024...
