// Seed: 1894229015
module module_0 (
    input wand id_0,
    output wire id_1,
    input wor id_2,
    input uwire id_3,
    input uwire id_4,
    output wor id_5
    , id_16, id_17,
    input wor id_6,
    output supply0 id_7,
    input supply1 id_8,
    output wand id_9,
    input supply1 id_10,
    input supply0 id_11,
    input supply1 id_12,
    input tri id_13,
    input tri id_14
);
  always_ff @(negedge -1 or -1'b0) release id_7;
endmodule
module module_1 #(
    parameter id_0 = 32'd67,
    parameter id_4 = 32'd94
) (
    input wor _id_0,
    output tri0 id_1,
    input tri id_2,
    output logic id_3,
    input tri _id_4,
    output wire id_5,
    input supply1 id_6
);
  initial id_3 <= -1'b0;
  wire [id_0 : (  id_4  )] id_8, id_9, id_10, id_11, id_12;
  module_0 modCall_1 (
      id_6,
      id_5,
      id_2,
      id_6,
      id_2,
      id_5,
      id_6,
      id_5,
      id_6,
      id_5,
      id_2,
      id_2,
      id_2,
      id_2,
      id_2
  );
  assign modCall_1.id_0 = 0;
endmodule
