{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Design Software" 0 -1 1699036927594 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "6 6 " "Parallel compilation is enabled and will use 6 of the 6 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Design Software" 0 -1 1699036927595 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "p4_4.v 1 1 " "Found 1 design units, including 1 entities, in source file p4_4.v" { { "Info" "ISGN_ENTITY_NAME" "1 p4_4 " "Found entity 1: p4_4" {  } { { "p4_4.v" "" { Text "C:/Users/SFI19/Downloads/FPGA/4/4.3/output_files/p4_4.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1699036935788 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1699036935788 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "p4_4 " "Elaborating entity \"p4_4\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Design Software" 0 -1 1699036935813 ""}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "R p4_4.v(15) " "Verilog HDL Always Construct warning at p4_4.v(15): variable \"R\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "p4_4.v" "" { Text "C:/Users/SFI19/Downloads/FPGA/4/4.3/output_files/p4_4.v" 15 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Design Software" 0 -1 1699036935825 "|p4_4"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "D p4_4.v(16) " "Verilog HDL Always Construct warning at p4_4.v(16): variable \"D\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "p4_4.v" "" { Text "C:/Users/SFI19/Downloads/FPGA/4/4.3/output_files/p4_4.v" 16 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Design Software" 0 -1 1699036935825 "|p4_4"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "F p4_4.v(16) " "Verilog HDL Always Construct warning at p4_4.v(16): variable \"F\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "p4_4.v" "" { Text "C:/Users/SFI19/Downloads/FPGA/4/4.3/output_files/p4_4.v" 16 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Design Software" 0 -1 1699036935825 "|p4_4"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "D p4_4.v(18) " "Verilog HDL Always Construct warning at p4_4.v(18): variable \"D\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "p4_4.v" "" { Text "C:/Users/SFI19/Downloads/FPGA/4/4.3/output_files/p4_4.v" 18 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Design Software" 0 -1 1699036935825 "|p4_4"}
