#-----------------------------------------------------------
# Vivado v2017.4 (64-bit)
# SW Build 2086221 on Fri Dec 15 20:54:30 MST 2017
# IP Build 2085800 on Fri Dec 15 22:25:07 MST 2017
# Start of session at: Thu May 16 22:20:38 2019
# Process ID: 17549
# Current directory: /home/filipesfreitas/Documentos/calculo_desvio/calculo_desvio.runs/synth_1
# Command line: vivado -log desvio_velocidade.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source desvio_velocidade.tcl
# Log file: /home/filipesfreitas/Documentos/calculo_desvio/calculo_desvio.runs/synth_1/desvio_velocidade.vds
# Journal file: /home/filipesfreitas/Documentos/calculo_desvio/calculo_desvio.runs/synth_1/vivado.jou
#-----------------------------------------------------------
source desvio_velocidade.tcl -notrace
Command: synth_design -top desvio_velocidade -part xc7a35tcpg236-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 17560 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:09 ; elapsed = 00:00:11 . Memory (MB): peak = 1259.164 ; gain = 74.992 ; free physical = 107 ; free virtual = 2726
---------------------------------------------------------------------------------
CRITICAL WARNING: [Synth 8-2488] overwriting existing primary unit multiplierfsm_v2 [/home/filipesfreitas/Circuitos_Reconfiguraveis/operadorFloatingPoint/multiplierfsm_v2.vhd:26]
INFO: [Synth 8-638] synthesizing module 'desvio_velocidade' [/home/filipesfreitas/Documentos/calculo_desvio/calculo_desvio.srcs/sources_1/new/desvio_velocidade.vhd:37]
INFO: [Synth 8-3491] module 'multiplierfsm_v2' declared at '/home/filipesfreitas/Circuitos_Reconfiguraveis/operadorFloatingPoint/multiplierfsm_v2.vhd:26' bound to instance 'vel_calc' of component 'multiplierfsm_v2' [/home/filipesfreitas/Documentos/calculo_desvio/calculo_desvio.srcs/sources_1/new/desvio_velocidade.vhd:52]
INFO: [Synth 8-638] synthesizing module 'multiplierfsm_v2' [/home/filipesfreitas/Circuitos_Reconfiguraveis/operadorFloatingPoint/multiplierfsm_v2.vhd:36]
WARNING: [Synth 8-614] signal 's_mul_man' is read in the process but is not in the sensitivity list [/home/filipesfreitas/Circuitos_Reconfiguraveis/operadorFloatingPoint/multiplierfsm_v2.vhd:64]
WARNING: [Synth 8-614] signal 's_add_exp' is read in the process but is not in the sensitivity list [/home/filipesfreitas/Circuitos_Reconfiguraveis/operadorFloatingPoint/multiplierfsm_v2.vhd:64]
INFO: [Synth 8-256] done synthesizing module 'multiplierfsm_v2' (1#1) [/home/filipesfreitas/Circuitos_Reconfiguraveis/operadorFloatingPoint/multiplierfsm_v2.vhd:36]
INFO: [Synth 8-256] done synthesizing module 'desvio_velocidade' (2#1) [/home/filipesfreitas/Documentos/calculo_desvio/calculo_desvio.srcs/sources_1/new/desvio_velocidade.vhd:37]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:10 ; elapsed = 00:00:12 . Memory (MB): peak = 1299.695 ; gain = 115.523 ; free physical = 160 ; free virtual = 2731
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:10 ; elapsed = 00:00:12 . Memory (MB): peak = 1299.695 ; gain = 115.523 ; free physical = 159 ; free virtual = 2730
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7a35tcpg236-1
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Completed Processing XDC Constraints

INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.13 . Memory (MB): peak = 1612.086 ; gain = 0.000 ; free physical = 105 ; free virtual = 2507
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:30 ; elapsed = 00:00:52 . Memory (MB): peak = 1612.086 ; gain = 427.914 ; free physical = 243 ; free virtual = 2666
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a35tcpg236-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:30 ; elapsed = 00:00:52 . Memory (MB): peak = 1612.086 ; gain = 427.914 ; free physical = 243 ; free virtual = 2666
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:30 ; elapsed = 00:00:52 . Memory (MB): peak = 1612.086 ; gain = 427.914 ; free physical = 245 ; free virtual = 2668
---------------------------------------------------------------------------------
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 2 [/home/filipesfreitas/Circuitos_Reconfiguraveis/operadorFloatingPoint/multiplierfsm_v2.vhd:129]
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:30 ; elapsed = 00:00:53 . Memory (MB): peak = 1612.086 ; gain = 427.914 ; free physical = 237 ; free virtual = 2664
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   3 Input      9 Bit       Adders := 2     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	               32 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   4 Input     32 Bit        Muxes := 1     
	   2 Input     23 Bit        Muxes := 2     
	   2 Input      9 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 1     
	   6 Input      2 Bit        Muxes := 1     
	   4 Input      1 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module multiplierfsm_v2 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input      9 Bit       Adders := 2     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	               32 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   4 Input     32 Bit        Muxes := 1     
	   2 Input     23 Bit        Muxes := 2     
	   2 Input      9 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 1     
	   6 Input      2 Bit        Muxes := 1     
	   4 Input      1 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 90 (col length:60)
BRAMs: 100 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
DSP Report: Generating DSP vel_calc/multOp, operation Mode is: A*(B:0x1bb74).
DSP Report: operator vel_calc/multOp is absorbed into DSP vel_calc/multOp.
DSP Report: operator vel_calc/multOp is absorbed into DSP vel_calc/multOp.
DSP Report: Generating DSP vel_calc/multOp, operation Mode is: (PCIN>>17)+A*(B:0x53).
DSP Report: operator vel_calc/multOp is absorbed into DSP vel_calc/multOp.
DSP Report: operator vel_calc/multOp is absorbed into DSP vel_calc/multOp.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:31 ; elapsed = 00:00:54 . Memory (MB): peak = 1612.086 ; gain = 427.914 ; free physical = 217 ; free virtual = 2652
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

DSP: Preliminary Mapping  Report (see note below)
+-----------------+-----------------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|Module Name      | DSP Mapping           | A Size | B Size | C Size | D Size | P Size | AREG | BREG | CREG | DREG | ADREG | MREG | PREG | 
+-----------------+-----------------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|multiplierfsm_v2 | A*(B:0x1bb74)         | 25     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|multiplierfsm_v2 | (PCIN>>17)+A*(B:0x53) | 25     | 8      | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
+-----------------+-----------------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+

Note: The table above is a preliminary report that shows the DSPs inferred at the current stage of the synthesis flow. Some DSP may be reimplemented as non DSP primitives later in the synthesis flow. Multiple instantiated DSPs are reported only once.
---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:40 ; elapsed = 00:01:06 . Memory (MB): peak = 1625.086 ; gain = 440.914 ; free physical = 106 ; free virtual = 2500
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:40 ; elapsed = 00:01:06 . Memory (MB): peak = 1625.086 ; gain = 440.914 ; free physical = 106 ; free virtual = 2500
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:40 ; elapsed = 00:01:06 . Memory (MB): peak = 1644.117 ; gain = 459.945 ; free physical = 130 ; free virtual = 2497
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:41 ; elapsed = 00:01:07 . Memory (MB): peak = 1644.117 ; gain = 459.945 ; free physical = 130 ; free virtual = 2498
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:41 ; elapsed = 00:01:07 . Memory (MB): peak = 1644.117 ; gain = 459.945 ; free physical = 130 ; free virtual = 2498
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:41 ; elapsed = 00:01:07 . Memory (MB): peak = 1644.117 ; gain = 459.945 ; free physical = 130 ; free virtual = 2498
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:41 ; elapsed = 00:01:07 . Memory (MB): peak = 1644.117 ; gain = 459.945 ; free physical = 130 ; free virtual = 2498
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:41 ; elapsed = 00:01:07 . Memory (MB): peak = 1644.117 ; gain = 459.945 ; free physical = 130 ; free virtual = 2498
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:41 ; elapsed = 00:01:07 . Memory (MB): peak = 1644.117 ; gain = 459.945 ; free physical = 130 ; free virtual = 2498
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+--------+------+
|      |Cell    |Count |
+------+--------+------+
|1     |BUFG    |     1|
|2     |DSP48E1 |     2|
|3     |LUT2    |     3|
|4     |LUT3    |     1|
|5     |LUT4    |     4|
|6     |LUT5    |     8|
|7     |LUT6    |    34|
|8     |FDRE    |    35|
|9     |IBUF    |    35|
|10    |OBUF    |    33|
+------+--------+------+

Report Instance Areas: 
+------+-----------+-----------------+------+
|      |Instance   |Module           |Cells |
+------+-----------+-----------------+------+
|1     |top        |                 |   156|
|2     |  vel_calc |multiplierfsm_v2 |    87|
+------+-----------+-----------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:41 ; elapsed = 00:01:07 . Memory (MB): peak = 1644.117 ; gain = 459.945 ; free physical = 130 ; free virtual = 2498
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 0 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:31 ; elapsed = 00:00:39 . Memory (MB): peak = 1644.117 ; gain = 147.555 ; free physical = 195 ; free virtual = 2563
Synthesis Optimization Complete : Time (s): cpu = 00:00:41 ; elapsed = 00:01:07 . Memory (MB): peak = 1644.125 ; gain = 459.945 ; free physical = 194 ; free virtual = 2563
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 37 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
17 Infos, 3 Warnings, 1 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:44 ; elapsed = 00:01:13 . Memory (MB): peak = 1644.125 ; gain = 473.332 ; free physical = 179 ; free virtual = 2560
INFO: [Common 17-1381] The checkpoint '/home/filipesfreitas/Documentos/calculo_desvio/calculo_desvio.runs/synth_1/desvio_velocidade.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file desvio_velocidade_utilization_synth.rpt -pb desvio_velocidade_utilization_synth.pb
report_utilization: Time (s): cpu = 00:00:00.17 ; elapsed = 00:00:02 . Memory (MB): peak = 1668.129 ; gain = 0.000 ; free physical = 159 ; free virtual = 2560
INFO: [Common 17-206] Exiting Vivado at Thu May 16 22:22:23 2019...
