Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
----------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version     : Vivado v.2019.1 (lin64) Build 2552052 Fri May 24 14:47:09 MDT 2019
| Date             : Thu Oct 17 12:58:53 2019
| Host             : ukaea-fpga running 64-bit KDE neon User Edition 5.16
| Command          : report_power -file system_top_power_routed.rpt -pb system_top_power_summary_routed.pb -rpx system_top_power_routed.rpx
| Design           : system_top
| Device           : xc7z030fbg676-2
| Design State     : routed
| Grade            : commercial
| Process          : typical
| Characterization : Production
----------------------------------------------------------------------------------------------------------------------------------------------------

Power Report

Table of Contents
-----------------
1. Summary
1.1 On-Chip Components
1.2 Power Supply Summary
1.3 Confidence Level
2. Settings
2.1 Environment
2.2 Clock Constraints
3. Detailed Reports
3.1 By Hierarchy

1. Summary
----------

+--------------------------+--------------+
| Total On-Chip Power (W)  | 2.977        |
| Design Power Budget (W)  | Unspecified* |
| Power Budget Margin (W)  | NA           |
| Dynamic (W)              | 2.830        |
| Device Static (W)        | 0.147        |
| Effective TJA (C/W)      | 1.9          |
| Max Ambient (C)          | 79.4         |
| Junction Temperature (C) | 30.6         |
| Confidence Level         | Low          |
| Setting File             | ---          |
| Simulation Activity File | ---          |
| Design Nets Matched      | NA           |
+--------------------------+--------------+
* Specify Design Power Budget using, set_operating_conditions -design_power_budget <value in Watts>


1.1 On-Chip Components
----------------------

+--------------------------+-----------+----------+-----------+-----------------+
| On-Chip                  | Power (W) | Used     | Available | Utilization (%) |
+--------------------------+-----------+----------+-----------+-----------------+
| Clocks                   |     0.159 |       31 |       --- |             --- |
| Slice Logic              |     0.024 |    41206 |       --- |             --- |
|   LUT as Logic           |     0.021 |    13560 |     78600 |           17.25 |
|   Register               |     0.002 |    20315 |    157200 |           12.92 |
|   LUT as Distributed RAM |    <0.001 |      732 |     26600 |            2.75 |
|   CARRY4                 |    <0.001 |      371 |     19650 |            1.89 |
|   LUT as Shift Register  |    <0.001 |      843 |     26600 |            3.17 |
|   F7/F8 Muxes            |    <0.001 |      279 |     78600 |            0.35 |
|   Others                 |    <0.001 |     1641 |       --- |             --- |
| Signals                  |     0.036 |    31528 |       --- |             --- |
| Block RAM                |     0.004 |      3.5 |       265 |            1.32 |
| MMCM                     |     0.201 |        2 |         5 |           40.00 |
| PLL                      |     0.092 |        1 |         5 |           20.00 |
| DSPs                     |     0.001 |       10 |       400 |            2.50 |
| I/O                      |     0.644 |      124 |       250 |           49.60 |
| PHASER                   |     0.134 |       14 |       --- |             --- |
| XADC                     |     0.002 |        1 |       --- |             --- |
| PS7                      |     1.531 |        1 |       --- |             --- |
| Static Power             |     0.147 |          |           |                 |
| Total                    |     2.977 |          |           |                 |
+--------------------------+-----------+----------+-----------+-----------------+


1.2 Power Supply Summary
------------------------

+-----------+-------------+-----------+-------------+------------+
| Source    | Voltage (V) | Total (A) | Dynamic (A) | Static (A) |
+-----------+-------------+-----------+-------------+------------+
| Vccint    |       1.000 |     0.321 |       0.295 |      0.026 |
| Vccaux    |       1.800 |     0.458 |       0.443 |      0.015 |
| Vcco33    |       3.300 |     0.000 |       0.000 |      0.000 |
| Vcco25    |       2.500 |     0.004 |       0.003 |      0.001 |
| Vcco18    |       1.800 |     0.003 |       0.002 |      0.001 |
| Vcco15    |       1.500 |     0.131 |       0.130 |      0.001 |
| Vcco135   |       1.350 |     0.000 |       0.000 |      0.000 |
| Vcco12    |       1.200 |     0.000 |       0.000 |      0.000 |
| Vccaux_io |       1.800 |     0.000 |       0.000 |      0.000 |
| Vccbram   |       1.000 |     0.001 |       0.000 |      0.001 |
| MGTAVcc   |       1.000 |     0.000 |       0.000 |      0.000 |
| MGTAVtt   |       1.200 |     0.000 |       0.000 |      0.000 |
| MGTVccaux |       1.800 |     0.000 |       0.000 |      0.000 |
| Vccpint   |       1.000 |     0.737 |       0.718 |      0.019 |
| Vccpaux   |       1.800 |     0.062 |       0.052 |      0.010 |
| Vccpll    |       1.800 |     0.017 |       0.014 |      0.003 |
| Vcco_ddr  |       1.500 |     0.459 |       0.457 |      0.002 |
| Vcco_mio0 |       2.500 |     0.003 |       0.002 |      0.001 |
| Vcco_mio1 |       2.500 |     0.003 |       0.002 |      0.001 |
| Vccadc    |       1.800 |     0.021 |       0.001 |      0.020 |
+-----------+-------------+-----------+-------------+------------+


1.3 Confidence Level
--------------------

+-----------------------------+------------+--------------------------------------------------------+------------------------------------------------------------------------------------------------------------+
| User Input Data             | Confidence | Details                                                | Action                                                                                                     |
+-----------------------------+------------+--------------------------------------------------------+------------------------------------------------------------------------------------------------------------+
| Design implementation state | High       | Design is routed                                       |                                                                                                            |
| Clock nodes activity        | High       | User specified more than 95% of clocks                 |                                                                                                            |
| I/O nodes activity          | Low        | More than 75% of inputs are missing user specification | Provide missing input activity with simulation results or by editing the "By Resource Type -> I/Os" view   |
| Internal nodes activity     | Medium     | User specified less than 25% of internal nodes         | Provide missing internal nodes activity with simulation results or by editing the "By Resource Type" views |
| Device models               | High       | Device models are Production                           |                                                                                                            |
|                             |            |                                                        |                                                                                                            |
| Overall confidence level    | Low        |                                                        |                                                                                                            |
+-----------------------------+------------+--------------------------------------------------------+------------------------------------------------------------------------------------------------------------+


2. Settings
-----------

2.1 Environment
---------------

+-----------------------+--------------------------+
| Ambient Temp (C)      | 25.0                     |
| ThetaJA (C/W)         | 1.9                      |
| Airflow (LFM)         | 250                      |
| Heat Sink             | medium (Medium Profile)  |
| ThetaSA (C/W)         | 3.4                      |
| Board Selection       | medium (10"x10")         |
| # of Board Layers     | 12to15 (12 to 15 Layers) |
| Board Temperature (C) | 25.0                     |
+-----------------------+--------------------------+


2.2 Clock Constraints
---------------------

+-----------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------+
| Clock                                                                                                                                                     | Domain                                                                                                                                                                                                     | Constraint (ns) |
+-----------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------+
| CLK200_P                                                                                                                                                  | CLK200_P                                                                                                                                                                                                   |             5.0 |
| adc_clk_p0                                                                                                                                                | adc_clk_p[0]                                                                                                                                                                                               |             4.0 |
| adc_clk_p1                                                                                                                                                | adc_clk_p[1]                                                                                                                                                                                               |             4.0 |
| adc_clk_p2                                                                                                                                                | adc_clk_p[2]                                                                                                                                                                                               |             4.0 |
| adc_clk_p3                                                                                                                                                | adc_clk_p[3]                                                                                                                                                                                               |             4.0 |
| clk_fpga_0                                                                                                                                                | i_system/processing_system7_1/inst/FCLK_CLK0                                                                                                                                                               |            10.0 |
| clk_fpga_0                                                                                                                                                | i_system/processing_system7_1/inst/FCLK_CLK_unbuffered[0]                                                                                                                                                  |            10.0 |
| clk_fpga_1                                                                                                                                                | i_system/processing_system7_1/inst/FCLK_CLK_unbuffered[1]                                                                                                                                                  |            20.0 |
| clk_out1_MercuryZX1_clk_wiz_0                                                                                                                             | i_system/clk_wiz/inst/clk_out1_MercuryZX1_clk_wiz_0                                                                                                                                                        |             5.0 |
| clk_pll_i                                                                                                                                                 | i_system/SDRAM/u_MercuryZX1_SDRAM_0_mig/u_ddr3_infrastructure/clk_pll_i                                                                                                                                    |            10.0 |
| clkfbout_MercuryZX1_clk_wiz_0                                                                                                                             | i_system/clk_wiz/inst/clkfbout_MercuryZX1_clk_wiz_0                                                                                                                                                        |            10.0 |
| dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK                                                                | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/tck_bs                                                                                                                                       |            33.0 |
| freq_refclk                                                                                                                                               | i_system/SDRAM/u_MercuryZX1_SDRAM_0_mig/u_ddr3_infrastructure/freq_refclk                                                                                                                                  |             1.2 |
| iserdes_clkdiv                                                                                                                                            | i_system/SDRAM/u_MercuryZX1_SDRAM_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/iserdes_clkdiv       |            10.0 |
| iserdes_clkdiv_1                                                                                                                                          | i_system/SDRAM/u_MercuryZX1_SDRAM_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/iserdes_clkdiv       |            10.0 |
| mem_refclk                                                                                                                                                | i_system/SDRAM/u_MercuryZX1_SDRAM_0_mig/u_ddr3_infrastructure/mem_refclk                                                                                                                                   |             2.5 |
| oserdes_clk                                                                                                                                               | i_system/SDRAM/u_MercuryZX1_SDRAM_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/oserdes_clk          |             2.5 |
| oserdes_clk_1                                                                                                                                             | i_system/SDRAM/u_MercuryZX1_SDRAM_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/oserdes_clk          |             2.5 |
| oserdes_clk_2                                                                                                                                             | i_system/SDRAM/u_MercuryZX1_SDRAM_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/oserdes_clk          |             2.5 |
| oserdes_clk_3                                                                                                                                             | i_system/SDRAM/u_MercuryZX1_SDRAM_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/oserdes_clk          |             2.5 |
| oserdes_clkdiv                                                                                                                                            | i_system/SDRAM/u_MercuryZX1_SDRAM_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/oserdes_clkdiv       |             5.0 |
| oserdes_clkdiv_1                                                                                                                                          | i_system/SDRAM/u_MercuryZX1_SDRAM_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/oserdes_clkdiv       |            10.0 |
| oserdes_clkdiv_2                                                                                                                                          | i_system/SDRAM/u_MercuryZX1_SDRAM_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/oserdes_clkdiv       |            10.0 |
| oserdes_clkdiv_3                                                                                                                                          | i_system/SDRAM/u_MercuryZX1_SDRAM_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/oserdes_clkdiv       |             5.0 |
| pll_clk3_out                                                                                                                                              | i_system/SDRAM/u_MercuryZX1_SDRAM_0_mig/u_ddr3_infrastructure/pll_clk3_out                                                                                                                                 |            10.0 |
| pll_clkfbout                                                                                                                                              | i_system/SDRAM/u_MercuryZX1_SDRAM_0_mig/u_ddr3_infrastructure/pll_clkfbout                                                                                                                                 |             5.0 |
| sync_pulse                                                                                                                                                | i_system/SDRAM/u_MercuryZX1_SDRAM_0_mig/u_ddr3_infrastructure/sync_pulse                                                                                                                                   |            40.0 |
| u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/iserdes_clk | i_system/SDRAM/u_MercuryZX1_SDRAM_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/A_rst_primitives_reg |             2.5 |
| u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/iserdes_clk | i_system/SDRAM/u_MercuryZX1_SDRAM_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/A_rst_primitives_reg |             2.5 |
+-----------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------+


3. Detailed Reports
-------------------

3.1 By Hierarchy
----------------

+-------------------------------------+-----------+
| Name                                | Power (W) |
+-------------------------------------+-----------+
| system_top                          |     2.830 |
|   CLK_GEN[0].INX                    |     0.085 |
|   CLK_GEN[1].INX                    |     0.084 |
|   CLK_GEN[2].INX                    |     0.084 |
|   CLK_GEN[3].INX                    |     0.085 |
|   I2C_SCL_IOBUF_inst                |     0.004 |
|   I2C_SDA_IOBUF_inst                |     0.004 |
|   dbg_hub                           |     0.005 |
|     inst                            |     0.005 |
|       BSCANID.u_xsdbm_id            |     0.005 |
|   i_system                          |     2.478 |
|     SDRAM                           |     0.684 |
|       u_MercuryZX1_SDRAM_0_mig      |     0.684 |
|     adc_ila                         |     0.081 |
|       system_ila_1                  |     0.018 |
|       system_ila_2                  |     0.017 |
|       system_ila_3                  |     0.017 |
|       system_ila_4                  |     0.017 |
|       system_ila_5                  |     0.013 |
|     axi_quad_spi_1                  |     0.005 |
|       U0                            |     0.005 |
|     clk_wiz                         |     0.107 |
|       inst                          |     0.107 |
|     freq_counter                    |     0.018 |
|       labtools_fmeter_0             |     0.003 |
|       vio_0                         |     0.015 |
|     processing_system7_1            |     1.533 |
|       inst                          |     1.533 |
|     processing_system7_1_axi_periph |     0.026 |
|       m00_couplers                  |     0.004 |
|       m01_couplers                  |     0.004 |
|       m02_couplers                  |     0.004 |
|       m03_couplers                  |     0.006 |
|       xbar                          |     0.007 |
|     system_ila_0                    |     0.014 |
|       U0                            |     0.014 |
|     vio_0                           |     0.006 |
|       inst                          |     0.006 |
|     xadc_wiz_0                      |     0.004 |
|       U0                            |     0.004 |
+-------------------------------------+-----------+


