/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  reg [12:0] _00_;
  reg [2:0] _01_;
  reg [5:0] _02_;
  reg [11:0] _03_;
  wire [2:0] celloutsig_0_0z;
  wire [7:0] celloutsig_0_10z;
  wire [5:0] celloutsig_0_11z;
  wire [2:0] celloutsig_0_12z;
  wire [7:0] celloutsig_0_14z;
  wire [2:0] celloutsig_0_18z;
  wire [5:0] celloutsig_0_1z;
  wire celloutsig_0_20z;
  wire [2:0] celloutsig_0_21z;
  wire celloutsig_0_23z;
  wire [6:0] celloutsig_0_27z;
  wire [9:0] celloutsig_0_2z;
  wire [5:0] celloutsig_0_32z;
  wire [7:0] celloutsig_0_33z;
  wire [22:0] celloutsig_0_35z;
  wire [9:0] celloutsig_0_3z;
  wire [2:0] celloutsig_0_41z;
  wire celloutsig_0_45z;
  wire [2:0] celloutsig_0_46z;
  wire [3:0] celloutsig_0_56z;
  wire [13:0] celloutsig_0_5z;
  wire [14:0] celloutsig_0_61z;
  wire celloutsig_0_66z;
  wire [6:0] celloutsig_0_6z;
  wire celloutsig_0_71z;
  wire [3:0] celloutsig_0_72z;
  wire [6:0] celloutsig_0_7z;
  wire [8:0] celloutsig_0_8z;
  wire [13:0] celloutsig_0_9z;
  wire [3:0] celloutsig_1_0z;
  wire celloutsig_1_10z;
  wire celloutsig_1_12z;
  wire [3:0] celloutsig_1_14z;
  wire celloutsig_1_15z;
  wire celloutsig_1_16z;
  wire [11:0] celloutsig_1_17z;
  wire celloutsig_1_18z;
  wire [18:0] celloutsig_1_19z;
  wire [7:0] celloutsig_1_1z;
  wire celloutsig_1_2z;
  wire [6:0] celloutsig_1_3z;
  wire [15:0] celloutsig_1_5z;
  wire [3:0] celloutsig_1_6z;
  wire celloutsig_1_7z;
  wire celloutsig_1_9z;
  input [127:0] clkin_data;
  wire [127:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  always_ff @(negedge clkin_data[0], negedge celloutsig_1_19z[0])
    if (!celloutsig_1_19z[0]) _01_ <= 3'h0;
    else _01_ <= celloutsig_0_3z[2:0];
  always_ff @(posedge clkin_data[32], negedge clkin_data[96])
    if (!clkin_data[96]) _02_ <= 6'h00;
    else _02_ <= { celloutsig_1_3z[5], celloutsig_1_6z, celloutsig_1_7z };
  always_ff @(posedge clkin_data[0], posedge clkin_data[64])
    if (clkin_data[64]) _03_ <= 12'h000;
    else _03_ <= { in_data[21:16], celloutsig_0_11z };
  always_ff @(posedge clkin_data[0], posedge celloutsig_1_19z[0])
    if (celloutsig_1_19z[0]) _00_ <= 13'h0000;
    else _00_ <= { celloutsig_0_7z, celloutsig_0_12z, celloutsig_0_0z };
  assign celloutsig_0_45z = celloutsig_0_33z[0] & ~(_03_[1]);
  assign celloutsig_0_66z = celloutsig_0_61z[4] & ~(celloutsig_0_46z[1]);
  assign celloutsig_0_71z = celloutsig_0_45z & ~(celloutsig_0_35z[16]);
  assign celloutsig_1_2z = celloutsig_1_1z[3] & ~(in_data[96]);
  assign celloutsig_1_7z = celloutsig_1_1z[0] & ~(in_data[137]);
  assign celloutsig_1_9z = celloutsig_1_1z[0] & ~(_02_[5]);
  assign celloutsig_1_10z = celloutsig_1_1z[3] & ~(1'h1);
  assign celloutsig_1_12z = _02_[4] & ~(1'h1);
  assign celloutsig_1_15z = celloutsig_1_0z[0] & ~(celloutsig_1_12z);
  assign celloutsig_1_16z = celloutsig_1_3z[1] & ~(celloutsig_1_5z[13]);
  assign celloutsig_1_18z = celloutsig_1_10z & ~(celloutsig_1_3z[5]);
  assign celloutsig_0_20z = celloutsig_0_5z[10] & ~(celloutsig_0_14z[6]);
  assign celloutsig_0_23z = celloutsig_0_14z[6] & ~(celloutsig_0_20z);
  assign celloutsig_0_0z = in_data[19:17] % { 1'h1, in_data[89:88] };
  assign celloutsig_0_3z = celloutsig_0_2z % { 1'h1, celloutsig_0_2z[8:1], in_data[0] };
  assign celloutsig_0_33z = { celloutsig_0_11z[4:0], celloutsig_0_18z } % { 1'h1, celloutsig_0_10z[6:0] };
  assign celloutsig_0_41z = celloutsig_0_12z % { 1'h1, celloutsig_0_32z[4:3] };
  assign celloutsig_0_46z = celloutsig_0_11z[5:3] % { 1'h1, celloutsig_0_21z[1:0] };
  assign celloutsig_0_56z = celloutsig_0_3z[9:6] % { 1'h1, celloutsig_0_0z };
  assign celloutsig_0_72z = { celloutsig_0_66z, celloutsig_0_41z } % { 1'h1, celloutsig_0_56z[2:0] };
  assign celloutsig_0_7z = celloutsig_0_5z[6:0] % { 1'h1, celloutsig_0_6z[5:0] };
  assign celloutsig_0_10z = celloutsig_0_8z[8:1] % { 1'h1, in_data[83:77] };
  assign celloutsig_0_11z = celloutsig_0_3z[5:0] % { 1'h1, celloutsig_0_6z[5:1] };
  assign celloutsig_0_12z = celloutsig_0_5z[6:4] % { 1'h1, celloutsig_0_2z[2:1] };
  assign celloutsig_0_1z = { in_data[41:39], celloutsig_0_0z } % { 1'h1, in_data[15:11] };
  assign celloutsig_0_14z = in_data[19:12] % { 1'h1, celloutsig_0_2z[7:1] };
  assign celloutsig_0_18z = _03_[3:1] % { 1'h1, celloutsig_0_5z[4:3] };
  assign celloutsig_0_21z = celloutsig_0_1z[2:0] % { 1'h1, celloutsig_0_0z[1:0] };
  assign celloutsig_0_27z = { celloutsig_0_11z[5:2], _01_ } % { 1'h1, _03_[6:2], celloutsig_0_20z };
  assign celloutsig_0_32z = { celloutsig_0_6z[4:0], celloutsig_0_23z } ~^ celloutsig_0_27z[6:1];
  assign celloutsig_0_35z = { _03_[4:3], celloutsig_0_6z, celloutsig_0_10z, celloutsig_0_11z } ~^ { celloutsig_0_1z[4], celloutsig_0_33z, celloutsig_0_9z };
  assign celloutsig_0_5z = { celloutsig_0_1z[4], celloutsig_0_3z, _01_ } ~^ { celloutsig_0_0z[0], _01_, celloutsig_0_3z };
  assign celloutsig_0_61z = { _00_[12:1], celloutsig_0_41z } ~^ { celloutsig_0_2z[5:3], celloutsig_0_56z, celloutsig_0_33z };
  assign celloutsig_0_6z = { celloutsig_0_5z[5], celloutsig_0_1z } ~^ { celloutsig_0_1z[4:1], celloutsig_0_0z };
  assign celloutsig_1_0z = in_data[99:96] ~^ in_data[114:111];
  assign celloutsig_1_1z = in_data[187:180] ~^ in_data[170:163];
  assign celloutsig_1_5z = in_data[124:109] ~^ { in_data[131:125], celloutsig_1_2z, celloutsig_1_1z };
  assign celloutsig_1_6z = celloutsig_1_5z[10:7] ~^ in_data[150:147];
  assign celloutsig_0_8z = { celloutsig_0_5z[8:6], celloutsig_0_1z } ~^ celloutsig_0_2z[9:1];
  assign celloutsig_1_14z = celloutsig_1_6z ~^ { _02_[2:0], celloutsig_1_9z };
  assign celloutsig_1_17z = { celloutsig_1_0z, celloutsig_1_15z, celloutsig_1_12z, celloutsig_1_7z, celloutsig_1_6z, celloutsig_1_16z } ~^ { celloutsig_1_1z[4:3], celloutsig_1_7z, celloutsig_1_14z, celloutsig_1_0z, celloutsig_1_12z };
  assign celloutsig_1_19z = { celloutsig_1_3z[6:2], celloutsig_1_17z, celloutsig_1_9z, celloutsig_1_12z } ~^ { celloutsig_1_17z[5:0], celloutsig_1_12z, _02_, celloutsig_1_12z, celloutsig_1_14z, celloutsig_1_16z };
  assign celloutsig_0_9z = celloutsig_0_5z ~^ { celloutsig_0_3z[8:4], celloutsig_0_8z };
  assign celloutsig_0_2z = in_data[40:31] ~^ { celloutsig_0_1z[5:2], celloutsig_0_1z };
  assign celloutsig_1_3z[6:1] = in_data[109:104] ~^ celloutsig_1_1z[6:1];
  assign celloutsig_1_3z[0] = 1'h1;
  assign { out_data[128], out_data[114:96], out_data[32], out_data[3:0] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_71z, celloutsig_0_72z };
endmodule
