<style>
a
{
  text-decoration : none;
}

a:hover
{
  text-decoration : underline;
}

.container
{
  display        : flex;
  flex-direction : row;
}

.nav
{
  position         : -webkit-sticky;
  position         : sticky;
  flex-basis       : 10%;
  background-color : #f2f3f4;
  padding          : 20px 20px 20px 20px;
  top              : 10vh;
  height           : max-content;
  max-height       : 80vh;
  overflow-y       : auto;
  min-width        : max-content;
  margin           : 3em 3em 3em 3em;
}

.content
{
  flex-basis : 80%;
  max-width  : 1450px;
  margin     : 3em auto 3em auto;
}

.signature
{
  font-family      : monospace;
  background-color : #f2f3f4;
  color            : #373d3f;
  border           : 1px solid #dddddd;
  border-left      : 3px solid #0080ff;
  border-radius    : 5px 5px 5px 5px;
  margin-bottom    : 0.5em;
  padding          : 0.5em 1em 0.5em 1em;
}

.body
{
  font-family : "", sans-serif;
  font-size   : 1em;
  padding     : 10px 10px 10px 10px;
  color       : #1c1b24;
  line-height : 1.4;
}

.docs
{
  padding-left  : 1em;
  margin-top    : -0.4em;
  margin-bottom : 1.4em;
  border-left   : 1px solid #dcdcdc;
}

.docs details
{
  margin-top : 1em;
}

h1, h2, h3, h4
{
  font-family : "", sans-serif;
  color       : #283665;
}

.kanagawa
{
  background-color : #f7f7f7;
  padding          : 1em 1em 1em 1em;
}

.anchor
{
  color : #c5c8c6;
}

.source_link
{
  color : #c5c8c6;
  float : right;
}

.attribute
{
  color : #ffa500;
}

.builtin
{
  color : #cfb017;
}

.identifier
{
  font-weight : bold;
}

.keyword
{
  color : #60ac39;
}

.link
{
  color : #6684e1;
}

.literal
{
  color : #d73737;
}

.modifier
{
  color : #b854d4;
}

.subList
{
  list-style-type : none;
}

code
{
  font-family : monospace;
  font-size   : 1.2em;
}

.nav ul
{
  list-style-type : none;
}

.nav > ul
{
  padding-left : 0px;
}


/* Generated with Clay, http://fvisser.nl/clay */</style>
<div id="body" class="body">
<div id="container" class="container">
<section id="nav" class="nav">
<h2>Index</h2>
<ul>
<li><a href="../../compiler/device/schema.html" id="index-link"
class="link">compiler.device.schema</a>
<ul>
<li><a
href="../../compiler/device/schema.html#compiler-device-schema-MemoryConfiguration"
id="index-link" class="link"><code>MemoryConfiguration</code></a></li>
<li><a
href="../../compiler/device/schema.html#compiler-device-schema-MemoryInitFileType"
id="index-link" class="link"><code>MemoryInitFileType</code></a></li>
<li><a
href="../../compiler/device/schema.html#compiler-device-schema-MemoryResource"
id="index-link" class="link"><code>MemoryResource</code></a></li>
<li><a
href="../../compiler/device/schema.html#compiler-device-schema-MemoryType"
id="index-link" class="link"><code>MemoryType</code></a></li>
<li><a
href="../../compiler/device/schema.html#compiler-device-schema-schema_version"
id="index-link" class="link"><code>schema_version</code></a></li>
</ul></li>
<li><a href="../../xilinx/config.html" id="index-link"
class="link">xilinx.config</a>
<ul>
<li><a
href="../../xilinx/config.html#xilinx-config-array_mux_cost_factor"
id="index-link" class="link"><code>array_mux_cost_factor</code></a></li>
<li><a
href="../../xilinx/config.html#xilinx-config-array_register_cost_factor"
id="index-link"
class="link"><code>array_register_cost_factor</code></a></li>
<li><a
href="../../xilinx/config.html#xilinx-config-array_write_port_cost_factor"
id="index-link"
class="link"><code>array_write_port_cost_factor</code></a></li>
<li><a
href="../../xilinx/config.html#xilinx-config-block_ram_supports_quad_port"
id="index-link"
class="link"><code>block_ram_supports_quad_port</code></a></li>
<li><a
href="../../xilinx/config.html#xilinx-config-memory_init_file_type"
id="index-link" class="link"><code>memory_init_file_type</code></a></li>
<li><a href="../../xilinx/config.html#xilinx-config-vendor"
id="index-link" class="link"><code>vendor</code></a></li>
</ul></li>
<li><a href="../../xilinx/ultrascaleplus/config.html" id="index-link"
class="link">xilinx.ultrascaleplus.config</a>
<ul>
<li><a
href="../../xilinx/ultrascaleplus/config.html#xilinx-ultrascaleplus-config-almost_empty_depth"
id="index-link" class="link"><code>almost_empty_depth</code></a></li>
<li><a
href="../../xilinx/ultrascaleplus/config.html#xilinx-ultrascaleplus-config-block_ram_supports_ecc"
id="index-link"
class="link"><code>block_ram_supports_ecc</code></a></li>
<li><a
href="../../xilinx/ultrascaleplus/config.html#xilinx-ultrascaleplus-config-block_ram_supports_hardened_bypass"
id="index-link"
class="link"><code>block_ram_supports_hardened_bypass</code></a></li>
<li><a
href="../../xilinx/ultrascaleplus/config.html#xilinx-ultrascaleplus-config-block_ram_supports_true_dual_port"
id="index-link"
class="link"><code>block_ram_supports_true_dual_port</code></a></li>
<li><a
href="../../xilinx/ultrascaleplus/config.html#xilinx-ultrascaleplus-config-device_family"
id="index-link" class="link"><code>device_family</code></a></li>
<li><a
href="../../xilinx/ultrascaleplus/config.html#xilinx-ultrascaleplus-config-fifo_bits_per_register"
id="index-link"
class="link"><code>fifo_bits_per_register</code></a></li>
<li><a
href="../../xilinx/ultrascaleplus/config.html#xilinx-ultrascaleplus-config-fifo_depth_alignment"
id="index-link" class="link"><code>fifo_depth_alignment</code></a></li>
<li><a
href="../../xilinx/ultrascaleplus/config.html#xilinx-ultrascaleplus-config-fifo_fixed_cost"
id="index-link" class="link"><code>fifo_fixed_cost</code></a></li>
<li><a
href="../../xilinx/ultrascaleplus/config.html#xilinx-ultrascaleplus-config-fifo_width_alignment"
id="index-link" class="link"><code>fifo_width_alignment</code></a></li>
<li><a
href="../../xilinx/ultrascaleplus/config.html#xilinx-ultrascaleplus-config-global_data_propagation_ram_alignment"
id="index-link"
class="link"><code>global_data_propagation_ram_alignment</code></a></li>
<li><a
href="../../xilinx/ultrascaleplus/config.html#xilinx-ultrascaleplus-config-hal_device_family"
id="index-link" class="link"><code>hal_device_family</code></a></li>
<li><a
href="../../xilinx/ultrascaleplus/config.html#xilinx-ultrascaleplus-config-integer_mul_src_width"
id="index-link" class="link"><code>integer_mul_src_width</code></a></li>
<li><a
href="../../xilinx/ultrascaleplus/config.html#xilinx-ultrascaleplus-config-lut_based_shift_register_available"
id="index-link"
class="link"><code>lut_based_shift_register_available</code></a></li>
<li><a
href="../../xilinx/ultrascaleplus/config.html#xilinx-ultrascaleplus-config-memory_configurations"
id="index-link" class="link"><code>memory_configurations</code></a></li>
<li><a
href="../../xilinx/ultrascaleplus/config.html#xilinx-ultrascaleplus-config-min_almost_full_depth"
id="index-link" class="link"><code>min_almost_full_depth</code></a></li>
<li><a
href="../../xilinx/ultrascaleplus/config.html#xilinx-ultrascaleplus-config-min_dual_clock_fifo_depth"
id="index-link"
class="link"><code>min_dual_clock_fifo_depth</code></a></li>
<li><a
href="../../xilinx/ultrascaleplus/config.html#xilinx-ultrascaleplus-config-min_fifo_depth"
id="index-link" class="link"><code>min_fifo_depth</code></a></li>
<li><a
href="../../xilinx/ultrascaleplus/config.html#xilinx-ultrascaleplus-config-registers_require_power_on_initial_value"
id="index-link"
class="link"><code>registers_require_power_on_initial_value</code></a></li>
<li><a
href="../../xilinx/ultrascaleplus/config.html#xilinx-ultrascaleplus-config-signed_integer_mul_name"
id="index-link"
class="link"><code>signed_integer_mul_name</code></a></li>
<li><a
href="../../xilinx/ultrascaleplus/config.html#xilinx-ultrascaleplus-config-small_lut_size"
id="index-link" class="link"><code>small_lut_size</code></a></li>
<li><a
href="../../xilinx/ultrascaleplus/config.html#xilinx-ultrascaleplus-config-unsigned_integer_mul_name"
id="index-link"
class="link"><code>unsigned_integer_mul_name</code></a></li>
<li><a
href="../../xilinx/ultrascaleplus/config.html#xilinx-ultrascaleplus-config-use_internal_buffer_fifo_optimization"
id="index-link"
class="link"><code>use_internal_buffer_fifo_optimization</code></a></li>
<li><a
href="../../xilinx/ultrascaleplus/config.html#xilinx-ultrascaleplus-config-use_thread_rate_in_fifo_sizing"
id="index-link"
class="link"><code>use_thread_rate_in_fifo_sizing</code></a></li>
<li><a
href="../../xilinx/ultrascaleplus/config.html#xilinx-ultrascaleplus-config-verilog_dont_merge_pragma_name"
id="index-link"
class="link"><code>verilog_dont_merge_pragma_name</code></a></li>
</ul></li>
</ul>
</section>
<section id="content" class="content">
<h1>xilinx.ultrascaleplus.config <a
href="../../index.html">&equiv;</a></h1>
<hr />
<pre class="signature">
<span class="keyword">const</span> <span class="builtin">string</span> <span class="identifier">device_family</span> = <span class="literal">&quot;ultrascaleplus&quot;</span> <a class="anchor" href="#xilinx-ultrascaleplus-config-device_family" id="xilinx-ultrascaleplus-config-device_family">§</a><a class="source_link" href="https://github.com/microsoft/kanagawa/blob/e41314736d50703cb9303af1fc3038c1c48b8ab4/library/xilinx/ultrascaleplus/config.k#L17">source</a>
</pre>
<div class="docs">
<p>Name of the device family into which the target device belongs, for
example ‘Agilex 7’</p>
</div>
<pre class="signature">
<span class="keyword">const</span> <span class="builtin">string</span> <span class="identifier">hal_device_family</span> = <span class="literal">&quot;ultrascaleplus&quot;</span> <a class="anchor" href="#xilinx-ultrascaleplus-config-hal_device_family" id="xilinx-ultrascaleplus-config-hal_device_family">§</a><a class="source_link" href="https://github.com/microsoft/kanagawa/blob/e41314736d50703cb9303af1fc3038c1c48b8ab4/library/xilinx/ultrascaleplus/config.k#L22">source</a>
</pre>
<div class="docs">
<p>Name of the device family that is significant to the Vendor RTL (or
simulation libraries). This value is passed into HAL modules as a
parameter, and in some cases passed down into the Vendor modules or used
to enable or disable some conditional behavior.</p>
</div>
<pre class="signature">
<span class="keyword">const</span> <span class="keyword">auto</span> <span class="identifier">integer_mul_src_width</span> = <span class="literal">18</span> <a class="anchor" href="#xilinx-ultrascaleplus-config-integer_mul_src_width" id="xilinx-ultrascaleplus-config-integer_mul_src_width">§</a><a class="source_link" href="https://github.com/microsoft/kanagawa/blob/e41314736d50703cb9303af1fc3038c1c48b8ab4/library/xilinx/ultrascaleplus/config.k#L30">source</a>
</pre>
<div class="docs">
<p>Width of source operands for an unsigned integer multiplication using
a device DSP</p>
</div>
<pre class="signature">
<span class="keyword">const</span> <span class="builtin">string</span> <span class="identifier">unsigned_integer_mul_name</span> = <span class="literal">&quot;umul18&quot;</span> <a class="anchor" href="#xilinx-ultrascaleplus-config-unsigned_integer_mul_name" id="xilinx-ultrascaleplus-config-unsigned_integer_mul_name">§</a><a class="source_link" href="https://github.com/microsoft/kanagawa/blob/e41314736d50703cb9303af1fc3038c1c48b8ab4/library/xilinx/ultrascaleplus/config.k#L33">source</a>
</pre>
<div class="docs">
<p>Name of the intrinsic operation for 1 unsigned integer multiplication
using a device DSP</p>
</div>
<pre class="signature">
<span class="keyword">const</span> <span class="builtin">string</span> <span class="identifier">signed_integer_mul_name</span> = <span class="literal">&quot;imul18&quot;</span> <a class="anchor" href="#xilinx-ultrascaleplus-config-signed_integer_mul_name" id="xilinx-ultrascaleplus-config-signed_integer_mul_name">§</a><a class="source_link" href="https://github.com/microsoft/kanagawa/blob/e41314736d50703cb9303af1fc3038c1c48b8ab4/library/xilinx/ultrascaleplus/config.k#L36">source</a>
</pre>
<div class="docs">
<p>Name of the intrinsic operation for 1 signed integer multiplication
using a device DSP</p>
</div>
<pre class="signature">
<span class="keyword">const</span> <span class="keyword">auto</span> <span class="identifier">min_fifo_depth</span> = <span class="literal">32</span> <a class="anchor" href="#xilinx-ultrascaleplus-config-min_fifo_depth" id="xilinx-ultrascaleplus-config-min_fifo_depth">§</a><a class="source_link" href="https://github.com/microsoft/kanagawa/blob/e41314736d50703cb9303af1fc3038c1c48b8ab4/library/xilinx/ultrascaleplus/config.k#L43">source</a>
</pre>
<div class="docs">
<p>Minimum depth for a single clock fifo</p>
</div>
<pre class="signature">
<span class="keyword">const</span> <span class="keyword">auto</span> <span class="identifier">min_dual_clock_fifo_depth</span> = <span class="literal">32</span> <a class="anchor" href="#xilinx-ultrascaleplus-config-min_dual_clock_fifo_depth" id="xilinx-ultrascaleplus-config-min_dual_clock_fifo_depth">§</a><a class="source_link" href="https://github.com/microsoft/kanagawa/blob/e41314736d50703cb9303af1fc3038c1c48b8ab4/library/xilinx/ultrascaleplus/config.k#L46">source</a>
</pre>
<div class="docs">
<p>Minimum depth for a dual clock fifo</p>
</div>
<pre class="signature">
<span class="keyword">const</span> <span class="keyword">auto</span> <span class="identifier">min_almost_full_depth</span> = <span class="literal">5</span> <a class="anchor" href="#xilinx-ultrascaleplus-config-min_almost_full_depth" id="xilinx-ultrascaleplus-config-min_almost_full_depth">§</a><a class="source_link" href="https://github.com/microsoft/kanagawa/blob/e41314736d50703cb9303af1fc3038c1c48b8ab4/library/xilinx/ultrascaleplus/config.k#L50">source</a>
</pre>
<div class="docs">
<p>Minimum almost_full value for a fifo. This is the minimum value
needed to overcome fifo read-&gt;almost_full latency</p>
</div>
<pre class="signature">
<span class="keyword">const</span> <span class="keyword">auto</span> <span class="identifier">almost_empty_depth</span> = <span class="literal">5</span> <a class="anchor" href="#xilinx-ultrascaleplus-config-almost_empty_depth" id="xilinx-ultrascaleplus-config-almost_empty_depth">§</a><a class="source_link" href="https://github.com/microsoft/kanagawa/blob/e41314736d50703cb9303af1fc3038c1c48b8ab4/library/xilinx/ultrascaleplus/config.k#L53">source</a>
</pre>
<div class="docs">
<p>Minimum value for the almost empty threshold for a single-clock
FIFO</p>
</div>
<pre class="signature">
<span class="keyword">const</span> <span class="keyword">auto</span> <span class="identifier">fifo_width_alignment</span> = <span class="literal">8</span> <a class="anchor" href="#xilinx-ultrascaleplus-config-fifo_width_alignment" id="xilinx-ultrascaleplus-config-fifo_width_alignment">§</a><a class="source_link" href="https://github.com/microsoft/kanagawa/blob/e41314736d50703cb9303af1fc3038c1c48b8ab4/library/xilinx/ultrascaleplus/config.k#L57">source</a>
</pre>
<div class="docs">
<p>Minimum width of LUTram based FIFO structures below which there are
no area savings. Used in calculations for the local data propagation
optimization</p>
</div>
<pre class="signature">
<span class="keyword">const</span> <span class="keyword">auto</span> <span class="identifier">fifo_depth_alignment</span> = <span class="literal">32</span> <a class="anchor" href="#xilinx-ultrascaleplus-config-fifo_depth_alignment" id="xilinx-ultrascaleplus-config-fifo_depth_alignment">§</a><a class="source_link" href="https://github.com/microsoft/kanagawa/blob/e41314736d50703cb9303af1fc3038c1c48b8ab4/library/xilinx/ultrascaleplus/config.k#L61">source</a>
</pre>
<div class="docs">
<p>Minimum depth of LUTram based FIFO structures below which there are
no area savings. Used in calculations for the local data propagation
optimization</p>
</div>
<pre class="signature">
<span class="keyword">const</span> <span class="keyword">auto</span> <span class="identifier">fifo_fixed_cost</span> = <span class="literal">128</span> <a class="anchor" href="#xilinx-ultrascaleplus-config-fifo_fixed_cost" id="xilinx-ultrascaleplus-config-fifo_fixed_cost">§</a><a class="source_link" href="https://github.com/microsoft/kanagawa/blob/e41314736d50703cb9303af1fc3038c1c48b8ab4/library/xilinx/ultrascaleplus/config.k#L65">source</a>
</pre>
<div class="docs">
<p>Fixed cost of a FIFO used in calculations for the local data
propagation optimization Used in calculations for the local data
propagation optimization</p>
</div>
<pre class="signature">
<span class="keyword">const</span> <span class="keyword">auto</span> <span class="identifier">fifo_bits_per_register</span> = <span class="literal">16</span> <a class="anchor" href="#xilinx-ultrascaleplus-config-fifo_bits_per_register" id="xilinx-ultrascaleplus-config-fifo_bits_per_register">§</a><a class="source_link" href="https://github.com/microsoft/kanagawa/blob/e41314736d50703cb9303af1fc3038c1c48b8ab4/library/xilinx/ultrascaleplus/config.k#L69">source</a>
</pre>
<div class="docs">
<p>The number of bits in an implicit fifo that has the same area cost as
1 pipeline register. Used in calculations for the local data propagation
optimization</p>
</div>
<pre class="signature">
<span class="keyword">const</span> <span class="builtin">bool</span> <span class="identifier">use_internal_buffer_fifo_optimization</span> = <span class="literal">true</span> <a class="anchor" href="#xilinx-ultrascaleplus-config-use_internal_buffer_fifo_optimization" id="xilinx-ultrascaleplus-config-use_internal_buffer_fifo_optimization">§</a><a class="source_link" href="https://github.com/microsoft/kanagawa/blob/e41314736d50703cb9303af1fc3038c1c48b8ab4/library/xilinx/ultrascaleplus/config.k#L73">source</a>
</pre>
<div class="docs">
<p><code>true</code> if it makes sense to use KanagawaInternalBufferFifo
for basic blockswith start conditions as an Fmax optimization</p>
</div>
<pre class="signature">
<span class="keyword">const</span> <span class="builtin">bool</span> <span class="identifier">use_thread_rate_in_fifo_sizing</span> = <span class="literal">true</span> <a class="anchor" href="#xilinx-ultrascaleplus-config-use_thread_rate_in_fifo_sizing" id="xilinx-ultrascaleplus-config-use_thread_rate_in_fifo_sizing">§</a><a class="source_link" href="https://github.com/microsoft/kanagawa/blob/e41314736d50703cb9303af1fc3038c1c48b8ab4/library/xilinx/ultrascaleplus/config.k#L78">source</a>
</pre>
<div class="docs">
<p>true if basic block thread rates should be used when computing fifo
depths. When set to false, a thread rate of 1 is assumed for sizing.
This feature is used to work around an EDA tool bug for certain Intel
devices.</p>
</div>
<pre class="signature">
<span class="keyword">const</span> <span class="builtin">string</span> <span class="identifier">verilog_dont_merge_pragma_name</span> = <span class="literal">&quot;dont_touch&quot;</span> <a class="anchor" href="#xilinx-ultrascaleplus-config-verilog_dont_merge_pragma_name" id="xilinx-ultrascaleplus-config-verilog_dont_merge_pragma_name">§</a><a class="source_link" href="https://github.com/microsoft/kanagawa/blob/e41314736d50703cb9303af1fc3038c1c48b8ab4/library/xilinx/ultrascaleplus/config.k#L85">source</a>
</pre>
<div class="docs">
<p>The Verilog pragma used to tell the synthesis tool not to merge a
register with others</p>
</div>
<pre class="signature">
<span class="keyword">const</span> <span class="keyword">auto</span> <span class="identifier">small_lut_size</span> = <span class="literal">6</span> <a class="anchor" href="#xilinx-ultrascaleplus-config-small_lut_size" id="xilinx-ultrascaleplus-config-small_lut_size">§</a><a class="source_link" href="https://github.com/microsoft/kanagawa/blob/e41314736d50703cb9303af1fc3038c1c48b8ab4/library/xilinx/ultrascaleplus/config.k#L88">source</a>
</pre>
<div class="docs">
<p>//| Multiple LUTs of this size can fit into 1 resource (ALM, CLB)</p>
</div>
<pre class="signature">
<span class="keyword">const</span> <span class="builtin">bool</span> <span class="identifier">lut_based_shift_register_available</span> = <span class="literal">true</span> <a class="anchor" href="#xilinx-ultrascaleplus-config-lut_based_shift_register_available" id="xilinx-ultrascaleplus-config-lut_based_shift_register_available">§</a><a class="source_link" href="https://github.com/microsoft/kanagawa/blob/e41314736d50703cb9303af1fc3038c1c48b8ab4/library/xilinx/ultrascaleplus/config.k#L92">source</a>
</pre>
<div class="docs">
<p>true if the platform supports a RAM-based shift register. Used in
calculations for the local data propagation optimization</p>
</div>
<pre class="signature">
<span class="keyword">const</span> <span class="builtin">bool</span> <span class="identifier">registers_require_power_on_initial_value</span> = <span class="literal">false</span> <a class="anchor" href="#xilinx-ultrascaleplus-config-registers_require_power_on_initial_value" id="xilinx-ultrascaleplus-config-registers_require_power_on_initial_value">§</a><a class="source_link" href="https://github.com/microsoft/kanagawa/blob/e41314736d50703cb9303af1fc3038c1c48b8ab4/library/xilinx/ultrascaleplus/config.k#L95">source</a>
</pre>
<div class="docs">
<p>true if control signals should have power-on value specified</p>
</div>
<pre class="signature">
<span class="keyword">const</span> <span class="builtin">bool</span> <span class="identifier">block_ram_supports_hardened_bypass</span> = <span class="literal">false</span> <a class="anchor" href="#xilinx-ultrascaleplus-config-block_ram_supports_hardened_bypass" id="xilinx-ultrascaleplus-config-block_ram_supports_hardened_bypass">§</a><a class="source_link" href="https://github.com/microsoft/kanagawa/blob/e41314736d50703cb9303af1fc3038c1c48b8ab4/library/xilinx/ultrascaleplus/config.k#L102">source</a>
</pre>
<div class="docs">
<p>If the block RAMs in the device support pipeline bypass (aka memory
forwarding) for at least 2 stages</p>
</div>
<pre class="signature">
<span class="keyword">const</span> <span class="builtin">bool</span> <span class="identifier">block_ram_supports_ecc</span> = <span class="literal">true</span> <a class="anchor" href="#xilinx-ultrascaleplus-config-block_ram_supports_ecc" id="xilinx-ultrascaleplus-config-block_ram_supports_ecc">§</a><a class="source_link" href="https://github.com/microsoft/kanagawa/blob/e41314736d50703cb9303af1fc3038c1c48b8ab4/library/xilinx/ultrascaleplus/config.k#L105">source</a>
</pre>
<div class="docs">
<p>true if the device supports ECC for block RAMs</p>
</div>
<pre class="signature">
<span class="keyword">const</span> <span class="builtin">bool</span> <span class="identifier">block_ram_supports_true_dual_port</span> = <span class="literal">true</span> <a class="anchor" href="#xilinx-ultrascaleplus-config-block_ram_supports_true_dual_port" id="xilinx-ultrascaleplus-config-block_ram_supports_true_dual_port">§</a><a class="source_link" href="https://github.com/microsoft/kanagawa/blob/e41314736d50703cb9303af1fc3038c1c48b8ab4/library/xilinx/ultrascaleplus/config.k#L108">source</a>
</pre>
<div class="docs">
<p>true if the device supports block RAMs in a true dual-port
configuration (i.e. two independent read/write ports).</p>
</div>
<pre class="signature">
<span class="keyword">const</span> <span class="keyword">auto</span> <span class="identifier">global_data_propagation_ram_alignment</span> = <span class="literal">36</span> <a class="anchor" href="#xilinx-ultrascaleplus-config-global_data_propagation_ram_alignment" id="xilinx-ultrascaleplus-config-global_data_propagation_ram_alignment">§</a><a class="source_link" href="https://github.com/microsoft/kanagawa/blob/e41314736d50703cb9303af1fc3038c1c48b8ab4/library/xilinx/ultrascaleplus/config.k#L111">source</a>
</pre>
<div class="docs">
<p>For data propagation memories, the minimum width of 1 memory</p>
</div>
<pre class="signature">
<span class="keyword">const</span> <a class="link" href="../../compiler/device/schema.html#compiler-device-schema-MemoryConfiguration"><span class="identifier">MemoryConfiguration</span></a>[<span class="literal">12</span>] <span class="identifier">memory_configurations</span> = {{.<span class="identifier">type_id</span> = <a class="link" href="../../compiler/device/schema.html#compiler-device-schema-MemoryType"><span class="identifier">MemoryType</span></a>::<a class="link" href="../../compiler/device/schema.html#compiler-device-schema-MemoryType-LUT"><span class="identifier">LUT</span></a>
                                                       ,.<span class="identifier">cost</span> = <span class="literal">2.0</span>
                                                       ,.<span class="identifier">width</span> = <span class="literal">8</span>
                                                       ,.<span class="identifier">depth</span> = <span class="literal">64</span>}
                                                      ,{.<span class="identifier">type_id</span> = <a class="link" href="../../compiler/device/schema.html#compiler-device-schema-MemoryType"><span class="identifier">MemoryType</span></a>::<a class="link" href="../../compiler/device/schema.html#compiler-device-schema-MemoryType-LUT"><span class="identifier">LUT</span></a>
                                                       ,.<span class="identifier">cost</span> = <span class="literal">2.0</span>
                                                       ,.<span class="identifier">width</span> = <span class="literal">16</span>
                                                       ,.<span class="identifier">depth</span> = <span class="literal">32</span>}
                                                      ,{.<span class="identifier">type_id</span> = <a class="link" href="../../compiler/device/schema.html#compiler-device-schema-MemoryType"><span class="identifier">MemoryType</span></a>::<a class="link" href="../../compiler/device/schema.html#compiler-device-schema-MemoryType-Block"><span class="identifier">Block</span></a>
                                                       ,.<span class="identifier">cost</span> = <span class="literal">36.0</span>
                                                       ,.<span class="identifier">width</span> = <span class="literal">1</span>
                                                       ,.<span class="identifier">depth</span> = <span class="literal">16384</span>}
                                                      ,{.<span class="identifier">type_id</span> = <a class="link" href="../../compiler/device/schema.html#compiler-device-schema-MemoryType"><span class="identifier">MemoryType</span></a>::<a class="link" href="../../compiler/device/schema.html#compiler-device-schema-MemoryType-Block"><span class="identifier">Block</span></a>
                                                       ,.<span class="identifier">cost</span> = <span class="literal">36.0</span>
                                                       ,.<span class="identifier">width</span> = <span class="literal">2</span>
                                                       ,.<span class="identifier">depth</span> = <span class="literal">8192</span>}
                                                      ,{.<span class="identifier">type_id</span> = <a class="link" href="../../compiler/device/schema.html#compiler-device-schema-MemoryType"><span class="identifier">MemoryType</span></a>::<a class="link" href="../../compiler/device/schema.html#compiler-device-schema-MemoryType-Block"><span class="identifier">Block</span></a>
                                                       ,.<span class="identifier">cost</span> = <span class="literal">36.0</span>
                                                       ,.<span class="identifier">width</span> = <span class="literal">4</span>
                                                       ,.<span class="identifier">depth</span> = <span class="literal">4096</span>}
                                                      ,{.<span class="identifier">type_id</span> = <a class="link" href="../../compiler/device/schema.html#compiler-device-schema-MemoryType"><span class="identifier">MemoryType</span></a>::<a class="link" href="../../compiler/device/schema.html#compiler-device-schema-MemoryType-Block"><span class="identifier">Block</span></a>
                                                       ,.<span class="identifier">cost</span> = <span class="literal">36.0</span>
                                                       ,.<span class="identifier">width</span> = <span class="literal">9</span>
                                                       ,.<span class="identifier">depth</span> = <span class="literal">2048</span>}
                                                      ,{.<span class="identifier">type_id</span> = <a class="link" href="../../compiler/device/schema.html#compiler-device-schema-MemoryType"><span class="identifier">MemoryType</span></a>::<a class="link" href="../../compiler/device/schema.html#compiler-device-schema-MemoryType-Block"><span class="identifier">Block</span></a>
                                                       ,.<span class="identifier">cost</span> = <span class="literal">36.0</span>
                                                       ,.<span class="identifier">width</span> = <span class="literal">18</span>
                                                       ,.<span class="identifier">depth</span> = <span class="literal">1024</span>}
                                                      ,{.<span class="identifier">type_id</span> = <a class="link" href="../../compiler/device/schema.html#compiler-device-schema-MemoryType"><span class="identifier">MemoryType</span></a>::<a class="link" href="../../compiler/device/schema.html#compiler-device-schema-MemoryType-Block"><span class="identifier">Block</span></a>
                                                       ,.<span class="identifier">cost</span> = <span class="literal">36.0</span>
                                                       ,.<span class="identifier">width</span> = <span class="literal">36</span>
                                                       ,.<span class="identifier">depth</span> = <span class="literal">512</span>}
                                                      ,{.<span class="identifier">type_id</span> = <a class="link" href="../../compiler/device/schema.html#compiler-device-schema-MemoryType"><span class="identifier">MemoryType</span></a>::<a class="link" href="../../compiler/device/schema.html#compiler-device-schema-MemoryType-Deep"><span class="identifier">Deep</span></a>
                                                       ,.<span class="identifier">cost</span> = <span class="literal">576.0</span>
                                                       ,.<span class="identifier">width</span> = <span class="literal">9</span>
                                                       ,.<span class="identifier">depth</span> = <span class="literal">32768</span>}
                                                      ,{.<span class="identifier">type_id</span> = <a class="link" href="../../compiler/device/schema.html#compiler-device-schema-MemoryType"><span class="identifier">MemoryType</span></a>::<a class="link" href="../../compiler/device/schema.html#compiler-device-schema-MemoryType-Deep"><span class="identifier">Deep</span></a>
                                                       ,.<span class="identifier">cost</span> = <span class="literal">576.0</span>
                                                       ,.<span class="identifier">width</span> = <span class="literal">18</span>
                                                       ,.<span class="identifier">depth</span> = <span class="literal">16384</span>}
                                                      ,{.<span class="identifier">type_id</span> = <a class="link" href="../../compiler/device/schema.html#compiler-device-schema-MemoryType"><span class="identifier">MemoryType</span></a>::<a class="link" href="../../compiler/device/schema.html#compiler-device-schema-MemoryType-Deep"><span class="identifier">Deep</span></a>
                                                       ,.<span class="identifier">cost</span> = <span class="literal">576.0</span>
                                                       ,.<span class="identifier">width</span> = <span class="literal">36</span>
                                                       ,.<span class="identifier">depth</span> = <span class="literal">8192</span>}
                                                      ,{.<span class="identifier">type_id</span> = <a class="link" href="../../compiler/device/schema.html#compiler-device-schema-MemoryType"><span class="identifier">MemoryType</span></a>::<a class="link" href="../../compiler/device/schema.html#compiler-device-schema-MemoryType-Deep"><span class="identifier">Deep</span></a>
                                                       ,.<span class="identifier">cost</span> = <span class="literal">576.0</span>
                                                       ,.<span class="identifier">width</span> = <span class="literal">72</span>
                                                       ,.<span class="identifier">depth</span> = <span class="literal">4096</span>}} <a class="anchor" href="#xilinx-ultrascaleplus-config-memory_configurations" id="xilinx-ultrascaleplus-config-memory_configurations">§</a><a class="source_link" href="https://github.com/microsoft/kanagawa/blob/e41314736d50703cb9303af1fc3038c1c48b8ab4/library/xilinx/ultrascaleplus/config.k#L114">source</a>
</pre>
<div class="docs">
<p>Valid memory configurations</p>
</div>
</section>
</div>
</div>