// Seed: 1338177574
`timescale 1 ps / 1ps
`define pp_4 0
module module_0 (
    output logic id_0,
    output id_1,
    output id_2
    , id_4,
    input id_3
);
  always @(1 or posedge id_3) begin
    id_4 <= id_4;
    if (1) if (id_3) id_2 <= id_4;
  end
  logic id_5;
  generate
    type_9 id_6 (
        1'b0,
        1
    );
  endgenerate
endmodule
