
----------------------------------- FullProof -----------------------------------

PRE	S0= CP0[ASID]=pid                                           Premise(F0)
	S1= PC[Out]=addr                                            Premise(F1)
	S2= IMem[{pid,addr}]={35,rS,rT,offset}                      Premise(F2)
	S3= ICache[addr]={35,rS,rT,offset}                          Premise(F3)
	S4= GPR[rS]=base                                            Premise(F4)
	S5= DMem[{pid,FU(base)+{16{offset[15]},offset}}]=a          Premise(F5)
	S6= DCache[DCacheRLineEA(FU(base)+{16{offset[15]},offset})]=dataPremise(F6)

IF	S7= CP0.ASID=pid                                            CP0-Read-ASID(S0)
	S8= PC.Out=addr                                             PC-Out(S1)
	S9= DCache.RLineEA=DCacheRLineEA()                          DCache-WriteBack()
	S10= DCache.RLineData=DCacheRLineData()                     DCache-WriteBack()
	S11= DCache.RLineDirty=DCacheRLineDirty()                   DCache-WriteBack()
	S12= A_EX.Out=>ALU.A                                        Premise(F7)
	S13= B_EX.Out=>ALU.B                                        Premise(F8)
	S14= ALUOut_MEM.Out=>ALUOut_DMMU1.In                        Premise(F9)
	S15= ALUOut_DMMU1.Out=>ALUOut_DMMU2.In                      Premise(F10)
	S16= ALU.Out=>ALUOut_MEM.In                                 Premise(F11)
	S17= ALUOut_DMMU2.Out=>ALUOut_WB.In                         Premise(F12)
	S18= FU.OutID1=>A_EX.In                                     Premise(F13)
	S19= IMMEXT.Out=>B_EX.In                                    Premise(F14)
	S20= CU_MEM.DCacheHitOut=>CU_DMMU1.DCacheHit                Premise(F15)
	S21= DCache.RLineDirty=>CU_DMMU1.DCacheWriteBack            Premise(F16)
	S22= CU_DMMU1.DCacheWriteBack=DCacheRLineDirty()            Path(S11,S21)
	S23= CU_MEM.DMMUHitOut=>CU_DMMU1.DMMUHit                    Premise(F17)
	S24= CU_MEM.ICacheHitOut=>CU_DMMU1.ICacheHit                Premise(F18)
	S25= CU_MEM.IMMUHitOut=>CU_DMMU1.IMMUHit                    Premise(F19)
	S26= CU_DMMU1.DCacheHitOut=>CU_DMMU2.DCacheHit              Premise(F20)
	S27= CU_DMMU1.DMMUHitOut=>CU_DMMU2.DMMUHit                  Premise(F21)
	S28= CU_DMMU1.ICacheHitOut=>CU_DMMU2.ICacheHit              Premise(F22)
	S29= CU_DMMU1.IMMUHitOut=>CU_DMMU2.IMMUHit                  Premise(F23)
	S30= CU_ID.ICacheHitOut=>CU_EX.ICacheHit                    Premise(F24)
	S31= CU_ID.IMMUHitOut=>CU_EX.IMMUHit                        Premise(F25)
	S32= FU.Bub_ID=>CU_ID.Bub                                   Premise(F26)
	S33= FU.Halt_ID=>CU_ID.Halt                                 Premise(F27)
	S34= CU_IF.ICacheHitOut=>CU_ID.ICacheHit                    Premise(F28)
	S35= CU_IF.IMMUHitOut=>CU_ID.IMMUHit                        Premise(F29)
	S36= FU.Bub_IF=>CU_IF.Bub                                   Premise(F30)
	S37= FU.Halt_IF=>CU_IF.Halt                                 Premise(F31)
	S38= ICache.Hit=>CU_IF.ICacheHit                            Premise(F32)
	S39= IMMU.Hit=>CU_IF.IMMUHit                                Premise(F33)
	S40= CU_IF.ICacheHitOut=>CU_IMMU.ICacheHit                  Premise(F34)
	S41= CU_IF.IMMUHitOut=>CU_IMMU.IMMUHit                      Premise(F35)
	S42= DCache.Hit=>CU_MEM.DCacheHit                           Premise(F36)
	S43= DMMU.Hit=>CU_MEM.DMMUHit                               Premise(F37)
	S44= CU_EX.ICacheHitOut=>CU_MEM.ICacheHit                   Premise(F38)
	S45= CU_EX.IMMUHitOut=>CU_MEM.IMMUHit                       Premise(F39)
	S46= CU_DMMU2.ICacheHitOut=>CU_WB.ICacheHit                 Premise(F40)
	S47= CU_MEM.ICacheHitOut=>CU_WB.ICacheHit                   Premise(F41)
	S48= CU_DMMU2.IMMUHitOut=>CU_WB.IMMUHit                     Premise(F42)
	S49= CU_MEM.IMMUHitOut=>CU_WB.IMMUHit                       Premise(F43)
	S50= DMMU.Addr=>DAddrReg_DMMU1.In                           Premise(F44)
	S51= DAddrReg_DMMU1.Out=>DAddrReg_DMMU2.In                  Premise(F45)
	S52= ALUOut_DMMU2.Out=>DCache.IEA                           Premise(F46)
	S53= ALUOut_MEM.Out=>DCache.IEA                             Premise(F47)
	S54= DMem.MEM8WordOut=>DCache.WData                         Premise(F48)
	S55= DCache.Out=>DCacheReg.In                               Premise(F49)
	S56= ALUOut_MEM.Out=>DMMU.IEA                               Premise(F50)
	S57= DCache.RLineEA=>DMMU.IEAR                              Premise(F51)
	S58= DMMU.IEAR=DCacheRLineEA()                              Path(S9,S57)
	S59= CP0.ASID=>DMMU.PID                                     Premise(F52)
	S60= DMMU.PID=pid                                           Path(S7,S59)
	S61= DMMU.AddrR={pid,DCacheRLineEA()}                       DMMU-RSearch(S60,S58)
	S62= CP0.ASID=>DMMU.PID                                     Premise(F53)
	S63= DMMU.AddrR=>DMem.MEM8WordWAddr                         Premise(F54)
	S64= DMem.MEM8WordWAddr={pid,DCacheRLineEA()}               Path(S61,S63)
	S65= DCache.RLineData=>DMem.MEM8WordWData                   Premise(F55)
	S66= DMem.MEM8WordWData=DCacheRLineData()                   Path(S10,S65)
	S67= DAddrReg_DMMU2.Out=>DMem.RAddr                         Premise(F56)
	S68= DCache.Out=>DR_DMMU1.In                                Premise(F57)
	S69= DCacheReg.Out=>DR_DMMU2.In                             Premise(F58)
	S70= DMem.Out=>DR_WB.In                                     Premise(F59)
	S71= DCache.Hit=>FU.DCacheHit                               Premise(F60)
	S72= CU_DMMU1.DCacheHitOut=>FU.DCacheHit2                   Premise(F61)
	S73= ICache.Hit=>FU.ICacheHit                               Premise(F62)
	S74= IR_DMMU1.Out=>FU.IR_DMMU1                              Premise(F63)
	S75= IR_DMMU2.Out=>FU.IR_DMMU2                              Premise(F64)
	S76= IR_EX.Out=>FU.IR_EX                                    Premise(F65)
	S77= IR_ID.Out=>FU.IR_ID                                    Premise(F66)
	S78= IR_MEM.Out=>FU.IR_MEM                                  Premise(F67)
	S79= IR_WB.Out=>FU.IR_WB                                    Premise(F68)
	S80= IR_DMMU1.Out20_16=>FU.InDMMU1_WReg                     Premise(F69)
	S81= IR_DMMU2.Out20_16=>FU.InDMMU2_WReg                     Premise(F70)
	S82= IR_EX.Out20_16=>FU.InEX_WReg                           Premise(F71)
	S83= GPR.Rdata1=>FU.InID1                                   Premise(F72)
	S84= IR_ID.Out25_21=>FU.InID1_RReg                          Premise(F73)
	S85= IR_MEM.Out20_16=>FU.InMEM_WReg                         Premise(F74)
	S86= MemDataSelL.Out=>FU.InWB                               Premise(F75)
	S87= IR_WB.Out20_16=>FU.InWB_WReg                           Premise(F76)
	S88= IR_ID.Out25_21=>GPR.RReg1                              Premise(F77)
	S89= MemDataSelL.Out=>GPR.WData                             Premise(F78)
	S90= IR_WB.Out20_16=>GPR.WReg                               Premise(F79)
	S91= IMMU.Addr=>IAddrReg.In                                 Premise(F80)
	S92= PC.Out=>ICache.IEA                                     Premise(F81)
	S93= ICache.IEA=addr                                        Path(S8,S92)
	S94= ICache.Hit=ICacheHit(addr)                             ICache-Search(S93)
	S95= ICache.Out={35,rS,rT,offset}                           ICache-Search(S93,S3)
	S96= CU_IF.ICacheHit=ICacheHit(addr)                        Path(S94,S38)
	S97= FU.ICacheHit=ICacheHit(addr)                           Path(S94,S73)
	S98= ICache.Out=>ICacheReg.In                               Premise(F82)
	S99= ICacheReg.In={35,rS,rT,offset}                         Path(S95,S98)
	S100= IR_ID.Out15_0=>IMMEXT.In                              Premise(F83)
	S101= PC.Out=>IMMU.IEA                                      Premise(F84)
	S102= IMMU.IEA=addr                                         Path(S8,S101)
	S103= CP0.ASID=>IMMU.PID                                    Premise(F85)
	S104= IMMU.PID=pid                                          Path(S7,S103)
	S105= IMMU.Addr={pid,addr}                                  IMMU-Search(S104,S102)
	S106= IAddrReg.In={pid,addr}                                Path(S105,S91)
	S107= IMMU.Hit=IMMUHit(pid,addr)                            IMMU-Search(S104,S102)
	S108= CU_IF.IMMUHit=IMMUHit(pid,addr)                       Path(S107,S39)
	S109= IR_MEM.Out=>IR_DMMU1.In                               Premise(F86)
	S110= IR_DMMU1.Out=>IR_DMMU2.In                             Premise(F87)
	S111= IR_ID.Out=>IR_EX.In                                   Premise(F88)
	S112= ICache.Out=>IR_ID.In                                  Premise(F89)
	S113= IR_ID.In={35,rS,rT,offset}                            Path(S95,S112)
	S114= ICache.Out=>IR_IMMU.In                                Premise(F90)
	S115= IR_IMMU.In={35,rS,rT,offset}                          Path(S95,S114)
	S116= IR_EX.Out=>IR_MEM.In                                  Premise(F91)
	S117= IR_DMMU2.Out=>IR_WB.In                                Premise(F92)
	S118= ALUOut_WB.Out1_0=>MemDataSelL.Addr                    Premise(F93)
	S119= DR_WB.Out=>MemDataSelL.In                             Premise(F94)
	S120= IR_DMMU1.Out20_16=>CU_DMMU1.IRFunc1                   Premise(F95)
	S121= IR_DMMU1.Out25_21=>CU_DMMU1.IRFunc2                   Premise(F96)
	S122= IR_DMMU1.Out31_26=>CU_DMMU1.Op                        Premise(F97)
	S123= IR_DMMU1.Out5_0=>CU_DMMU1.IRFunc                      Premise(F98)
	S124= IR_DMMU2.Out20_16=>CU_DMMU2.IRFunc1                   Premise(F99)
	S125= IR_DMMU2.Out25_21=>CU_DMMU2.IRFunc2                   Premise(F100)
	S126= IR_DMMU2.Out31_26=>CU_DMMU2.Op                        Premise(F101)
	S127= IR_DMMU2.Out5_0=>CU_DMMU2.IRFunc                      Premise(F102)
	S128= IR_EX.Out20_16=>CU_EX.IRFunc1                         Premise(F103)
	S129= IR_EX.Out25_21=>CU_EX.IRFunc2                         Premise(F104)
	S130= IR_EX.Out31_26=>CU_EX.Op                              Premise(F105)
	S131= IR_EX.Out5_0=>CU_EX.IRFunc                            Premise(F106)
	S132= IR_ID.Out20_16=>CU_ID.IRFunc1                         Premise(F107)
	S133= IR_ID.Out25_21=>CU_ID.IRFunc2                         Premise(F108)
	S134= IR_ID.Out31_26=>CU_ID.Op                              Premise(F109)
	S135= IR_ID.Out5_0=>CU_ID.IRFunc                            Premise(F110)
	S136= IR_MEM.Out20_16=>CU_MEM.IRFunc1                       Premise(F111)
	S137= IR_MEM.Out25_21=>CU_MEM.IRFunc2                       Premise(F112)
	S138= IR_MEM.Out31_26=>CU_MEM.Op                            Premise(F113)
	S139= IR_MEM.Out5_0=>CU_MEM.IRFunc                          Premise(F114)
	S140= IR_WB.Out20_16=>CU_WB.IRFunc1                         Premise(F115)
	S141= IR_WB.Out25_21=>CU_WB.IRFunc2                         Premise(F116)
	S142= IR_WB.Out31_26=>CU_WB.Op                              Premise(F117)
	S143= IR_WB.Out5_0=>CU_WB.IRFunc                            Premise(F118)
	S144= CtrlA_EX=0                                            Premise(F119)
	S145= CtrlB_EX=0                                            Premise(F120)
	S146= CtrlALUOut_MEM=0                                      Premise(F121)
	S147= CtrlALUOut_DMMU1=0                                    Premise(F122)
	S148= CtrlALUOut_DMMU2=0                                    Premise(F123)
	S149= CtrlALUOut_WB=0                                       Premise(F124)
	S150= CtrlA_MEM=0                                           Premise(F125)
	S151= CtrlA_WB=0                                            Premise(F126)
	S152= CtrlB_MEM=0                                           Premise(F127)
	S153= CtrlB_WB=0                                            Premise(F128)
	S154= CtrlDCache=0                                          Premise(F129)
	S155= DCache[DCacheRLineEA(FU(base)+{16{offset[15]},offset})]=dataDCache-Hold(S6,S154)
	S156= CtrlICache=0                                          Premise(F130)
	S157= ICache[addr]={35,rS,rT,offset}                        ICache-Hold(S3,S156)
	S158= CtrlIMMU=0                                            Premise(F131)
	S159= CtrlDMMU=0                                            Premise(F132)
	S160= CtrlDAddrReg_DMMU1=0                                  Premise(F133)
	S161= CtrlDAddrReg_DMMU2=0                                  Premise(F134)
	S162= CtrlDAddrReg_MEM=0                                    Premise(F135)
	S163= CtrlDAddrReg_WB=0                                     Premise(F136)
	S164= CtrlDMem=0                                            Premise(F137)
	S165= DMem[{pid,FU(base)+{16{offset[15]},offset}}]=a        DMem-Hold(S5,S164)
	S166= CtrlDMem8Word=0                                       Premise(F138)
	S167= CtrlDCacheReg=0                                       Premise(F139)
	S168= CtrlASIDIn=0                                          Premise(F140)
	S169= CtrlCP0=0                                             Premise(F141)
	S170= CP0[ASID]=pid                                         CP0-Hold(S0,S169)
	S171= CtrlEPCIn=0                                           Premise(F142)
	S172= CtrlExCodeIn=0                                        Premise(F143)
	S173= CtrlDR_DMMU1=0                                        Premise(F144)
	S174= CtrlDR_DMMU2=0                                        Premise(F145)
	S175= CtrlDR_WB=0                                           Premise(F146)
	S176= CtrlIR_DMMU1=0                                        Premise(F147)
	S177= CtrlIR_DMMU2=0                                        Premise(F148)
	S178= CtrlIR_EX=0                                           Premise(F149)
	S179= CtrlIR_ID=1                                           Premise(F150)
	S180= [IR_ID]={35,rS,rT,offset}                             IR_ID-Write(S113,S179)
	S181= CtrlIR_IMMU=0                                         Premise(F151)
	S182= CtrlIR_MEM=0                                          Premise(F152)
	S183= CtrlIR_WB=0                                           Premise(F153)
	S184= CtrlGPR=0                                             Premise(F154)
	S185= GPR[rS]=base                                          GPR-Hold(S4,S184)
	S186= CtrlIAddrReg=0                                        Premise(F155)
	S187= CtrlPC=0                                              Premise(F156)
	S188= CtrlPCInc=1                                           Premise(F157)
	S189= PC[Out]=addr+4                                        PC-Inc(S1,S187,S188)
	S190= PC[CIA]=addr                                          PC-Inc(S1,S187,S188)
	S191= CtrlIMem=0                                            Premise(F158)
	S192= IMem[{pid,addr}]={35,rS,rT,offset}                    IMem-Hold(S2,S191)
	S193= CtrlICacheReg=0                                       Premise(F159)
	S194= CtrlIRMux=0                                           Premise(F160)

ID	S195= DCache.RLineEA=DCacheRLineEA()                        DCache-WriteBack()
	S196= DCache.RLineData=DCacheRLineData()                    DCache-WriteBack()
	S197= DCache.RLineDirty=DCacheRLineDirty()                  DCache-WriteBack()
	S198= CP0.ASID=pid                                          CP0-Read-ASID(S170)
	S199= IR_ID.Out={35,rS,rT,offset}                           IR-Out(S180)
	S200= IR_ID.Out31_26=35                                     IR-Out(S180)
	S201= IR_ID.Out25_21=rS                                     IR-Out(S180)
	S202= IR_ID.Out20_16=rT                                     IR-Out(S180)
	S203= IR_ID.Out15_0=offset                                  IR-Out(S180)
	S204= PC.Out=addr+4                                         PC-Out(S189)
	S205= PC.CIA=addr                                           PC-Out(S190)
	S206= PC.CIA31_28=addr[31:28]                               PC-Out(S190)
	S207= A_EX.Out=>ALU.A                                       Premise(F315)
	S208= B_EX.Out=>ALU.B                                       Premise(F316)
	S209= ALUOut_MEM.Out=>ALUOut_DMMU1.In                       Premise(F317)
	S210= ALUOut_DMMU1.Out=>ALUOut_DMMU2.In                     Premise(F318)
	S211= ALU.Out=>ALUOut_MEM.In                                Premise(F319)
	S212= ALUOut_DMMU2.Out=>ALUOut_WB.In                        Premise(F320)
	S213= FU.OutID1=>A_EX.In                                    Premise(F321)
	S214= IMMEXT.Out=>B_EX.In                                   Premise(F322)
	S215= CU_MEM.DCacheHitOut=>CU_DMMU1.DCacheHit               Premise(F323)
	S216= DCache.RLineDirty=>CU_DMMU1.DCacheWriteBack           Premise(F324)
	S217= CU_DMMU1.DCacheWriteBack=DCacheRLineDirty()           Path(S197,S216)
	S218= CU_MEM.DMMUHitOut=>CU_DMMU1.DMMUHit                   Premise(F325)
	S219= CU_MEM.ICacheHitOut=>CU_DMMU1.ICacheHit               Premise(F326)
	S220= CU_MEM.IMMUHitOut=>CU_DMMU1.IMMUHit                   Premise(F327)
	S221= CU_DMMU1.DCacheHitOut=>CU_DMMU2.DCacheHit             Premise(F328)
	S222= CU_DMMU1.DMMUHitOut=>CU_DMMU2.DMMUHit                 Premise(F329)
	S223= CU_DMMU1.ICacheHitOut=>CU_DMMU2.ICacheHit             Premise(F330)
	S224= CU_DMMU1.IMMUHitOut=>CU_DMMU2.IMMUHit                 Premise(F331)
	S225= CU_ID.ICacheHitOut=>CU_EX.ICacheHit                   Premise(F332)
	S226= CU_ID.IMMUHitOut=>CU_EX.IMMUHit                       Premise(F333)
	S227= FU.Bub_ID=>CU_ID.Bub                                  Premise(F334)
	S228= FU.Halt_ID=>CU_ID.Halt                                Premise(F335)
	S229= CU_IF.ICacheHitOut=>CU_ID.ICacheHit                   Premise(F336)
	S230= CU_IF.IMMUHitOut=>CU_ID.IMMUHit                       Premise(F337)
	S231= FU.Bub_IF=>CU_IF.Bub                                  Premise(F338)
	S232= FU.Halt_IF=>CU_IF.Halt                                Premise(F339)
	S233= ICache.Hit=>CU_IF.ICacheHit                           Premise(F340)
	S234= IMMU.Hit=>CU_IF.IMMUHit                               Premise(F341)
	S235= CU_IF.ICacheHitOut=>CU_IMMU.ICacheHit                 Premise(F342)
	S236= CU_IF.IMMUHitOut=>CU_IMMU.IMMUHit                     Premise(F343)
	S237= DCache.Hit=>CU_MEM.DCacheHit                          Premise(F344)
	S238= DMMU.Hit=>CU_MEM.DMMUHit                              Premise(F345)
	S239= CU_EX.ICacheHitOut=>CU_MEM.ICacheHit                  Premise(F346)
	S240= CU_EX.IMMUHitOut=>CU_MEM.IMMUHit                      Premise(F347)
	S241= CU_DMMU2.ICacheHitOut=>CU_WB.ICacheHit                Premise(F348)
	S242= CU_MEM.ICacheHitOut=>CU_WB.ICacheHit                  Premise(F349)
	S243= CU_DMMU2.IMMUHitOut=>CU_WB.IMMUHit                    Premise(F350)
	S244= CU_MEM.IMMUHitOut=>CU_WB.IMMUHit                      Premise(F351)
	S245= DMMU.Addr=>DAddrReg_DMMU1.In                          Premise(F352)
	S246= DAddrReg_DMMU1.Out=>DAddrReg_DMMU2.In                 Premise(F353)
	S247= ALUOut_DMMU2.Out=>DCache.IEA                          Premise(F354)
	S248= ALUOut_MEM.Out=>DCache.IEA                            Premise(F355)
	S249= DMem.MEM8WordOut=>DCache.WData                        Premise(F356)
	S250= DCache.Out=>DCacheReg.In                              Premise(F357)
	S251= ALUOut_MEM.Out=>DMMU.IEA                              Premise(F358)
	S252= DCache.RLineEA=>DMMU.IEAR                             Premise(F359)
	S253= DMMU.IEAR=DCacheRLineEA()                             Path(S195,S252)
	S254= CP0.ASID=>DMMU.PID                                    Premise(F360)
	S255= DMMU.PID=pid                                          Path(S198,S254)
	S256= DMMU.AddrR={pid,DCacheRLineEA()}                      DMMU-RSearch(S255,S253)
	S257= CP0.ASID=>DMMU.PID                                    Premise(F361)
	S258= DMMU.AddrR=>DMem.MEM8WordWAddr                        Premise(F362)
	S259= DMem.MEM8WordWAddr={pid,DCacheRLineEA()}              Path(S256,S258)
	S260= DCache.RLineData=>DMem.MEM8WordWData                  Premise(F363)
	S261= DMem.MEM8WordWData=DCacheRLineData()                  Path(S196,S260)
	S262= DAddrReg_DMMU2.Out=>DMem.RAddr                        Premise(F364)
	S263= DCache.Out=>DR_DMMU1.In                               Premise(F365)
	S264= DCacheReg.Out=>DR_DMMU2.In                            Premise(F366)
	S265= DMem.Out=>DR_WB.In                                    Premise(F367)
	S266= DCache.Hit=>FU.DCacheHit                              Premise(F368)
	S267= CU_DMMU1.DCacheHitOut=>FU.DCacheHit2                  Premise(F369)
	S268= ICache.Hit=>FU.ICacheHit                              Premise(F370)
	S269= IR_DMMU1.Out=>FU.IR_DMMU1                             Premise(F371)
	S270= IR_DMMU2.Out=>FU.IR_DMMU2                             Premise(F372)
	S271= IR_EX.Out=>FU.IR_EX                                   Premise(F373)
	S272= IR_ID.Out=>FU.IR_ID                                   Premise(F374)
	S273= FU.IR_ID={35,rS,rT,offset}                            Path(S199,S272)
	S274= IR_MEM.Out=>FU.IR_MEM                                 Premise(F375)
	S275= IR_WB.Out=>FU.IR_WB                                   Premise(F376)
	S276= IR_DMMU1.Out20_16=>FU.InDMMU1_WReg                    Premise(F377)
	S277= IR_DMMU2.Out20_16=>FU.InDMMU2_WReg                    Premise(F378)
	S278= IR_EX.Out20_16=>FU.InEX_WReg                          Premise(F379)
	S279= GPR.Rdata1=>FU.InID1                                  Premise(F380)
	S280= IR_ID.Out25_21=>FU.InID1_RReg                         Premise(F381)
	S281= FU.InID1_RReg=rS                                      Path(S201,S280)
	S282= FU.InID2_RReg=5'b00000                                Premise(F382)
	S283= IR_MEM.Out20_16=>FU.InMEM_WReg                        Premise(F383)
	S284= MemDataSelL.Out=>FU.InWB                              Premise(F384)
	S285= IR_WB.Out20_16=>FU.InWB_WReg                          Premise(F385)
	S286= IR_ID.Out25_21=>GPR.RReg1                             Premise(F386)
	S287= GPR.RReg1=rS                                          Path(S201,S286)
	S288= GPR.Rdata1=base                                       GPR-Read(S287,S185)
	S289= FU.InID1=base                                         Path(S288,S279)
	S290= FU.OutID1=FU(base)                                    FU-Forward(S289)
	S291= A_EX.In=FU(base)                                      Path(S290,S213)
	S292= MemDataSelL.Out=>GPR.WData                            Premise(F387)
	S293= IR_WB.Out20_16=>GPR.WReg                              Premise(F388)
	S294= IMMU.Addr=>IAddrReg.In                                Premise(F389)
	S295= PC.Out=>ICache.IEA                                    Premise(F390)
	S296= ICache.IEA=addr+4                                     Path(S204,S295)
	S297= ICache.Hit=ICacheHit(addr+4)                          ICache-Search(S296)
	S298= CU_IF.ICacheHit=ICacheHit(addr+4)                     Path(S297,S233)
	S299= FU.ICacheHit=ICacheHit(addr+4)                        Path(S297,S268)
	S300= ICache.Out=>ICacheReg.In                              Premise(F391)
	S301= IR_ID.Out15_0=>IMMEXT.In                              Premise(F392)
	S302= IMMEXT.In=offset                                      Path(S203,S301)
	S303= IMMEXT.Out={16{offset[15]},offset}                    IMMEXT(S302)
	S304= B_EX.In={16{offset[15]},offset}                       Path(S303,S214)
	S305= PC.Out=>IMMU.IEA                                      Premise(F393)
	S306= IMMU.IEA=addr+4                                       Path(S204,S305)
	S307= CP0.ASID=>IMMU.PID                                    Premise(F394)
	S308= IMMU.PID=pid                                          Path(S198,S307)
	S309= IMMU.Addr={pid,addr+4}                                IMMU-Search(S308,S306)
	S310= IAddrReg.In={pid,addr+4}                              Path(S309,S294)
	S311= IMMU.Hit=IMMUHit(pid,addr+4)                          IMMU-Search(S308,S306)
	S312= CU_IF.IMMUHit=IMMUHit(pid,addr+4)                     Path(S311,S234)
	S313= IR_MEM.Out=>IR_DMMU1.In                               Premise(F395)
	S314= IR_DMMU1.Out=>IR_DMMU2.In                             Premise(F396)
	S315= IR_ID.Out=>IR_EX.In                                   Premise(F397)
	S316= IR_EX.In={35,rS,rT,offset}                            Path(S199,S315)
	S317= ICache.Out=>IR_ID.In                                  Premise(F398)
	S318= ICache.Out=>IR_IMMU.In                                Premise(F399)
	S319= IR_EX.Out=>IR_MEM.In                                  Premise(F400)
	S320= IR_DMMU2.Out=>IR_WB.In                                Premise(F401)
	S321= ALUOut_WB.Out1_0=>MemDataSelL.Addr                    Premise(F402)
	S322= DR_WB.Out=>MemDataSelL.In                             Premise(F403)
	S323= IR_DMMU1.Out20_16=>CU_DMMU1.IRFunc1                   Premise(F404)
	S324= IR_DMMU1.Out25_21=>CU_DMMU1.IRFunc2                   Premise(F405)
	S325= IR_DMMU1.Out31_26=>CU_DMMU1.Op                        Premise(F406)
	S326= IR_DMMU1.Out5_0=>CU_DMMU1.IRFunc                      Premise(F407)
	S327= IR_DMMU2.Out20_16=>CU_DMMU2.IRFunc1                   Premise(F408)
	S328= IR_DMMU2.Out25_21=>CU_DMMU2.IRFunc2                   Premise(F409)
	S329= IR_DMMU2.Out31_26=>CU_DMMU2.Op                        Premise(F410)
	S330= IR_DMMU2.Out5_0=>CU_DMMU2.IRFunc                      Premise(F411)
	S331= IR_EX.Out20_16=>CU_EX.IRFunc1                         Premise(F412)
	S332= IR_EX.Out25_21=>CU_EX.IRFunc2                         Premise(F413)
	S333= IR_EX.Out31_26=>CU_EX.Op                              Premise(F414)
	S334= IR_EX.Out5_0=>CU_EX.IRFunc                            Premise(F415)
	S335= IR_ID.Out20_16=>CU_ID.IRFunc1                         Premise(F416)
	S336= CU_ID.IRFunc1=rT                                      Path(S202,S335)
	S337= IR_ID.Out25_21=>CU_ID.IRFunc2                         Premise(F417)
	S338= CU_ID.IRFunc2=rS                                      Path(S201,S337)
	S339= IR_ID.Out31_26=>CU_ID.Op                              Premise(F418)
	S340= CU_ID.Op=35                                           Path(S200,S339)
	S341= CU_ID.Func=alu_add                                    CU_ID(S340)
	S342= CU_ID.MemDataSelFunc=mds_lbz                          CU_ID(S340)
	S343= IR_ID.Out5_0=>CU_ID.IRFunc                            Premise(F419)
	S344= IR_MEM.Out20_16=>CU_MEM.IRFunc1                       Premise(F420)
	S345= IR_MEM.Out25_21=>CU_MEM.IRFunc2                       Premise(F421)
	S346= IR_MEM.Out31_26=>CU_MEM.Op                            Premise(F422)
	S347= IR_MEM.Out5_0=>CU_MEM.IRFunc                          Premise(F423)
	S348= IR_WB.Out20_16=>CU_WB.IRFunc1                         Premise(F424)
	S349= IR_WB.Out25_21=>CU_WB.IRFunc2                         Premise(F425)
	S350= IR_WB.Out31_26=>CU_WB.Op                              Premise(F426)
	S351= IR_WB.Out5_0=>CU_WB.IRFunc                            Premise(F427)
	S352= CtrlA_EX=1                                            Premise(F428)
	S353= [A_EX]=FU(base)                                       A_EX-Write(S291,S352)
	S354= CtrlB_EX=1                                            Premise(F429)
	S355= [B_EX]={16{offset[15]},offset}                        B_EX-Write(S304,S354)
	S356= CtrlALUOut_MEM=0                                      Premise(F430)
	S357= CtrlALUOut_DMMU1=0                                    Premise(F431)
	S358= CtrlALUOut_DMMU2=0                                    Premise(F432)
	S359= CtrlALUOut_WB=0                                       Premise(F433)
	S360= CtrlA_MEM=0                                           Premise(F434)
	S361= CtrlA_WB=0                                            Premise(F435)
	S362= CtrlB_MEM=0                                           Premise(F436)
	S363= CtrlB_WB=0                                            Premise(F437)
	S364= CtrlDCache=0                                          Premise(F438)
	S365= DCache[DCacheRLineEA(FU(base)+{16{offset[15]},offset})]=dataDCache-Hold(S155,S364)
	S366= CtrlICache=0                                          Premise(F439)
	S367= ICache[addr]={35,rS,rT,offset}                        ICache-Hold(S157,S366)
	S368= CtrlIMMU=0                                            Premise(F440)
	S369= CtrlDMMU=0                                            Premise(F441)
	S370= CtrlDAddrReg_DMMU1=0                                  Premise(F442)
	S371= CtrlDAddrReg_DMMU2=0                                  Premise(F443)
	S372= CtrlDAddrReg_MEM=0                                    Premise(F444)
	S373= CtrlDAddrReg_WB=0                                     Premise(F445)
	S374= CtrlDMem=0                                            Premise(F446)
	S375= DMem[{pid,FU(base)+{16{offset[15]},offset}}]=a        DMem-Hold(S165,S374)
	S376= CtrlDMem8Word=0                                       Premise(F447)
	S377= CtrlDCacheReg=0                                       Premise(F448)
	S378= CtrlASIDIn=0                                          Premise(F449)
	S379= CtrlCP0=0                                             Premise(F450)
	S380= CP0[ASID]=pid                                         CP0-Hold(S170,S379)
	S381= CtrlEPCIn=0                                           Premise(F451)
	S382= CtrlExCodeIn=0                                        Premise(F452)
	S383= CtrlDR_DMMU1=0                                        Premise(F453)
	S384= CtrlDR_DMMU2=0                                        Premise(F454)
	S385= CtrlDR_WB=0                                           Premise(F455)
	S386= CtrlIR_DMMU1=0                                        Premise(F456)
	S387= CtrlIR_DMMU2=0                                        Premise(F457)
	S388= CtrlIR_EX=1                                           Premise(F458)
	S389= [IR_EX]={35,rS,rT,offset}                             IR_EX-Write(S316,S388)
	S390= CtrlIR_ID=0                                           Premise(F459)
	S391= [IR_ID]={35,rS,rT,offset}                             IR_ID-Hold(S180,S390)
	S392= CtrlIR_IMMU=0                                         Premise(F460)
	S393= CtrlIR_MEM=0                                          Premise(F461)
	S394= CtrlIR_WB=0                                           Premise(F462)
	S395= CtrlGPR=0                                             Premise(F463)
	S396= GPR[rS]=base                                          GPR-Hold(S185,S395)
	S397= CtrlIAddrReg=0                                        Premise(F464)
	S398= CtrlPC=0                                              Premise(F465)
	S399= CtrlPCInc=0                                           Premise(F466)
	S400= PC[CIA]=addr                                          PC-Hold(S190,S399)
	S401= PC[Out]=addr+4                                        PC-Hold(S189,S398,S399)
	S402= CtrlIMem=0                                            Premise(F467)
	S403= IMem[{pid,addr}]={35,rS,rT,offset}                    IMem-Hold(S192,S402)
	S404= CtrlICacheReg=0                                       Premise(F468)
	S405= CtrlIRMux=0                                           Premise(F469)

EX	S406= A_EX.Out=FU(base)                                     A_EX-Out(S353)
	S407= A_EX.Out1_0={FU(base)}[1:0]                           A_EX-Out(S353)
	S408= A_EX.Out4_0={FU(base)}[4:0]                           A_EX-Out(S353)
	S409= B_EX.Out={16{offset[15]},offset}                      B_EX-Out(S355)
	S410= B_EX.Out1_0={{16{offset[15]},offset}}[1:0]            B_EX-Out(S355)
	S411= B_EX.Out4_0={{16{offset[15]},offset}}[4:0]            B_EX-Out(S355)
	S412= DCache.RLineEA=DCacheRLineEA()                        DCache-WriteBack()
	S413= DCache.RLineData=DCacheRLineData()                    DCache-WriteBack()
	S414= DCache.RLineDirty=DCacheRLineDirty()                  DCache-WriteBack()
	S415= CP0.ASID=pid                                          CP0-Read-ASID(S380)
	S416= IR_EX.Out={35,rS,rT,offset}                           IR_EX-Out(S389)
	S417= IR_EX.Out31_26=35                                     IR_EX-Out(S389)
	S418= IR_EX.Out25_21=rS                                     IR_EX-Out(S389)
	S419= IR_EX.Out20_16=rT                                     IR_EX-Out(S389)
	S420= IR_EX.Out15_0=offset                                  IR_EX-Out(S389)
	S421= IR_ID.Out={35,rS,rT,offset}                           IR-Out(S391)
	S422= IR_ID.Out31_26=35                                     IR-Out(S391)
	S423= IR_ID.Out25_21=rS                                     IR-Out(S391)
	S424= IR_ID.Out20_16=rT                                     IR-Out(S391)
	S425= IR_ID.Out15_0=offset                                  IR-Out(S391)
	S426= PC.CIA=addr                                           PC-Out(S400)
	S427= PC.CIA31_28=addr[31:28]                               PC-Out(S400)
	S428= PC.Out=addr+4                                         PC-Out(S401)
	S429= A_EX.Out=>ALU.A                                       Premise(F470)
	S430= ALU.A=FU(base)                                        Path(S406,S429)
	S431= B_EX.Out=>ALU.B                                       Premise(F471)
	S432= ALU.B={16{offset[15]},offset}                         Path(S409,S431)
	S433= ALU.Func=6'b010010                                    Premise(F472)
	S434= ALU.Out=FU(base)+{16{offset[15]},offset}              ALU(S430,S432)
	S435= ALU.Out1_0={FU(base)+{16{offset[15]},offset}}[1:0]    ALU(S430,S432)
	S436= ALU.CMP=Compare0(FU(base)+{16{offset[15]},offset})    ALU(S430,S432)
	S437= ALU.OV=OverFlow(FU(base)+{16{offset[15]},offset})     ALU(S430,S432)
	S438= ALU.CA=Carry(FU(base)+{16{offset[15]},offset})        ALU(S430,S432)
	S439= ALUOut_MEM.Out=>ALUOut_DMMU1.In                       Premise(F473)
	S440= ALUOut_DMMU1.Out=>ALUOut_DMMU2.In                     Premise(F474)
	S441= ALU.Out=>ALUOut_MEM.In                                Premise(F475)
	S442= ALUOut_MEM.In=FU(base)+{16{offset[15]},offset}        Path(S434,S441)
	S443= ALUOut_DMMU2.Out=>ALUOut_WB.In                        Premise(F476)
	S444= FU.OutID1=>A_EX.In                                    Premise(F477)
	S445= IMMEXT.Out=>B_EX.In                                   Premise(F478)
	S446= CU_MEM.DCacheHitOut=>CU_DMMU1.DCacheHit               Premise(F479)
	S447= DCache.RLineDirty=>CU_DMMU1.DCacheWriteBack           Premise(F480)
	S448= CU_DMMU1.DCacheWriteBack=DCacheRLineDirty()           Path(S414,S447)
	S449= CU_MEM.DMMUHitOut=>CU_DMMU1.DMMUHit                   Premise(F481)
	S450= CU_MEM.ICacheHitOut=>CU_DMMU1.ICacheHit               Premise(F482)
	S451= CU_MEM.IMMUHitOut=>CU_DMMU1.IMMUHit                   Premise(F483)
	S452= CU_DMMU1.DCacheHitOut=>CU_DMMU2.DCacheHit             Premise(F484)
	S453= CU_DMMU1.DMMUHitOut=>CU_DMMU2.DMMUHit                 Premise(F485)
	S454= CU_DMMU1.ICacheHitOut=>CU_DMMU2.ICacheHit             Premise(F486)
	S455= CU_DMMU1.IMMUHitOut=>CU_DMMU2.IMMUHit                 Premise(F487)
	S456= CU_ID.ICacheHitOut=>CU_EX.ICacheHit                   Premise(F488)
	S457= CU_ID.IMMUHitOut=>CU_EX.IMMUHit                       Premise(F489)
	S458= FU.Bub_ID=>CU_ID.Bub                                  Premise(F490)
	S459= FU.Halt_ID=>CU_ID.Halt                                Premise(F491)
	S460= CU_IF.ICacheHitOut=>CU_ID.ICacheHit                   Premise(F492)
	S461= CU_IF.IMMUHitOut=>CU_ID.IMMUHit                       Premise(F493)
	S462= FU.Bub_IF=>CU_IF.Bub                                  Premise(F494)
	S463= FU.Halt_IF=>CU_IF.Halt                                Premise(F495)
	S464= ICache.Hit=>CU_IF.ICacheHit                           Premise(F496)
	S465= IMMU.Hit=>CU_IF.IMMUHit                               Premise(F497)
	S466= CU_IF.ICacheHitOut=>CU_IMMU.ICacheHit                 Premise(F498)
	S467= CU_IF.IMMUHitOut=>CU_IMMU.IMMUHit                     Premise(F499)
	S468= DCache.Hit=>CU_MEM.DCacheHit                          Premise(F500)
	S469= DMMU.Hit=>CU_MEM.DMMUHit                              Premise(F501)
	S470= CU_EX.ICacheHitOut=>CU_MEM.ICacheHit                  Premise(F502)
	S471= CU_EX.IMMUHitOut=>CU_MEM.IMMUHit                      Premise(F503)
	S472= CU_DMMU2.ICacheHitOut=>CU_WB.ICacheHit                Premise(F504)
	S473= CU_MEM.ICacheHitOut=>CU_WB.ICacheHit                  Premise(F505)
	S474= CU_DMMU2.IMMUHitOut=>CU_WB.IMMUHit                    Premise(F506)
	S475= CU_MEM.IMMUHitOut=>CU_WB.IMMUHit                      Premise(F507)
	S476= DMMU.Addr=>DAddrReg_DMMU1.In                          Premise(F508)
	S477= DAddrReg_DMMU1.Out=>DAddrReg_DMMU2.In                 Premise(F509)
	S478= ALUOut_DMMU2.Out=>DCache.IEA                          Premise(F510)
	S479= ALUOut_MEM.Out=>DCache.IEA                            Premise(F511)
	S480= DMem.MEM8WordOut=>DCache.WData                        Premise(F512)
	S481= DCache.Out=>DCacheReg.In                              Premise(F513)
	S482= ALUOut_MEM.Out=>DMMU.IEA                              Premise(F514)
	S483= DCache.RLineEA=>DMMU.IEAR                             Premise(F515)
	S484= DMMU.IEAR=DCacheRLineEA()                             Path(S412,S483)
	S485= CP0.ASID=>DMMU.PID                                    Premise(F516)
	S486= DMMU.PID=pid                                          Path(S415,S485)
	S487= DMMU.AddrR={pid,DCacheRLineEA()}                      DMMU-RSearch(S486,S484)
	S488= CP0.ASID=>DMMU.PID                                    Premise(F517)
	S489= DMMU.AddrR=>DMem.MEM8WordWAddr                        Premise(F518)
	S490= DMem.MEM8WordWAddr={pid,DCacheRLineEA()}              Path(S487,S489)
	S491= DCache.RLineData=>DMem.MEM8WordWData                  Premise(F519)
	S492= DMem.MEM8WordWData=DCacheRLineData()                  Path(S413,S491)
	S493= DAddrReg_DMMU2.Out=>DMem.RAddr                        Premise(F520)
	S494= DCache.Out=>DR_DMMU1.In                               Premise(F521)
	S495= DCacheReg.Out=>DR_DMMU2.In                            Premise(F522)
	S496= DMem.Out=>DR_WB.In                                    Premise(F523)
	S497= DCache.Hit=>FU.DCacheHit                              Premise(F524)
	S498= CU_DMMU1.DCacheHitOut=>FU.DCacheHit2                  Premise(F525)
	S499= ICache.Hit=>FU.ICacheHit                              Premise(F526)
	S500= IR_DMMU1.Out=>FU.IR_DMMU1                             Premise(F527)
	S501= IR_DMMU2.Out=>FU.IR_DMMU2                             Premise(F528)
	S502= IR_EX.Out=>FU.IR_EX                                   Premise(F529)
	S503= FU.IR_EX={35,rS,rT,offset}                            Path(S416,S502)
	S504= IR_ID.Out=>FU.IR_ID                                   Premise(F530)
	S505= FU.IR_ID={35,rS,rT,offset}                            Path(S421,S504)
	S506= IR_MEM.Out=>FU.IR_MEM                                 Premise(F531)
	S507= IR_WB.Out=>FU.IR_WB                                   Premise(F532)
	S508= IR_DMMU1.Out20_16=>FU.InDMMU1_WReg                    Premise(F533)
	S509= IR_DMMU2.Out20_16=>FU.InDMMU2_WReg                    Premise(F534)
	S510= IR_EX.Out20_16=>FU.InEX_WReg                          Premise(F535)
	S511= FU.InEX_WReg=rT                                       Path(S419,S510)
	S512= GPR.Rdata1=>FU.InID1                                  Premise(F536)
	S513= IR_ID.Out25_21=>FU.InID1_RReg                         Premise(F537)
	S514= FU.InID1_RReg=rS                                      Path(S423,S513)
	S515= IR_MEM.Out20_16=>FU.InMEM_WReg                        Premise(F538)
	S516= MemDataSelL.Out=>FU.InWB                              Premise(F539)
	S517= IR_WB.Out20_16=>FU.InWB_WReg                          Premise(F540)
	S518= IR_ID.Out25_21=>GPR.RReg1                             Premise(F541)
	S519= GPR.RReg1=rS                                          Path(S423,S518)
	S520= GPR.Rdata1=base                                       GPR-Read(S519,S396)
	S521= FU.InID1=base                                         Path(S520,S512)
	S522= FU.OutID1=FU(base)                                    FU-Forward(S521)
	S523= A_EX.In=FU(base)                                      Path(S522,S444)
	S524= MemDataSelL.Out=>GPR.WData                            Premise(F542)
	S525= IR_WB.Out20_16=>GPR.WReg                              Premise(F543)
	S526= IMMU.Addr=>IAddrReg.In                                Premise(F544)
	S527= PC.Out=>ICache.IEA                                    Premise(F545)
	S528= ICache.IEA=addr+4                                     Path(S428,S527)
	S529= ICache.Hit=ICacheHit(addr+4)                          ICache-Search(S528)
	S530= CU_IF.ICacheHit=ICacheHit(addr+4)                     Path(S529,S464)
	S531= FU.ICacheHit=ICacheHit(addr+4)                        Path(S529,S499)
	S532= ICache.Out=>ICacheReg.In                              Premise(F546)
	S533= IR_ID.Out15_0=>IMMEXT.In                              Premise(F547)
	S534= IMMEXT.In=offset                                      Path(S425,S533)
	S535= IMMEXT.Out={16{offset[15]},offset}                    IMMEXT(S534)
	S536= B_EX.In={16{offset[15]},offset}                       Path(S535,S445)
	S537= PC.Out=>IMMU.IEA                                      Premise(F548)
	S538= IMMU.IEA=addr+4                                       Path(S428,S537)
	S539= CP0.ASID=>IMMU.PID                                    Premise(F549)
	S540= IMMU.PID=pid                                          Path(S415,S539)
	S541= IMMU.Addr={pid,addr+4}                                IMMU-Search(S540,S538)
	S542= IAddrReg.In={pid,addr+4}                              Path(S541,S526)
	S543= IMMU.Hit=IMMUHit(pid,addr+4)                          IMMU-Search(S540,S538)
	S544= CU_IF.IMMUHit=IMMUHit(pid,addr+4)                     Path(S543,S465)
	S545= IR_MEM.Out=>IR_DMMU1.In                               Premise(F550)
	S546= IR_DMMU1.Out=>IR_DMMU2.In                             Premise(F551)
	S547= IR_ID.Out=>IR_EX.In                                   Premise(F552)
	S548= IR_EX.In={35,rS,rT,offset}                            Path(S421,S547)
	S549= ICache.Out=>IR_ID.In                                  Premise(F553)
	S550= ICache.Out=>IR_IMMU.In                                Premise(F554)
	S551= IR_EX.Out=>IR_MEM.In                                  Premise(F555)
	S552= IR_MEM.In={35,rS,rT,offset}                           Path(S416,S551)
	S553= IR_DMMU2.Out=>IR_WB.In                                Premise(F556)
	S554= ALUOut_WB.Out1_0=>MemDataSelL.Addr                    Premise(F557)
	S555= DR_WB.Out=>MemDataSelL.In                             Premise(F558)
	S556= IR_DMMU1.Out20_16=>CU_DMMU1.IRFunc1                   Premise(F559)
	S557= IR_DMMU1.Out25_21=>CU_DMMU1.IRFunc2                   Premise(F560)
	S558= IR_DMMU1.Out31_26=>CU_DMMU1.Op                        Premise(F561)
	S559= IR_DMMU1.Out5_0=>CU_DMMU1.IRFunc                      Premise(F562)
	S560= IR_DMMU2.Out20_16=>CU_DMMU2.IRFunc1                   Premise(F563)
	S561= IR_DMMU2.Out25_21=>CU_DMMU2.IRFunc2                   Premise(F564)
	S562= IR_DMMU2.Out31_26=>CU_DMMU2.Op                        Premise(F565)
	S563= IR_DMMU2.Out5_0=>CU_DMMU2.IRFunc                      Premise(F566)
	S564= IR_EX.Out20_16=>CU_EX.IRFunc1                         Premise(F567)
	S565= CU_EX.IRFunc1=rT                                      Path(S419,S564)
	S566= IR_EX.Out25_21=>CU_EX.IRFunc2                         Premise(F568)
	S567= CU_EX.IRFunc2=rS                                      Path(S418,S566)
	S568= IR_EX.Out31_26=>CU_EX.Op                              Premise(F569)
	S569= CU_EX.Op=35                                           Path(S417,S568)
	S570= CU_EX.Func=alu_add                                    CU_EX(S569)
	S571= CU_EX.MemDataSelFunc=mds_lbz                          CU_EX(S569)
	S572= IR_EX.Out5_0=>CU_EX.IRFunc                            Premise(F570)
	S573= IR_ID.Out20_16=>CU_ID.IRFunc1                         Premise(F571)
	S574= CU_ID.IRFunc1=rT                                      Path(S424,S573)
	S575= IR_ID.Out25_21=>CU_ID.IRFunc2                         Premise(F572)
	S576= CU_ID.IRFunc2=rS                                      Path(S423,S575)
	S577= IR_ID.Out31_26=>CU_ID.Op                              Premise(F573)
	S578= CU_ID.Op=35                                           Path(S422,S577)
	S579= CU_ID.Func=alu_add                                    CU_ID(S578)
	S580= CU_ID.MemDataSelFunc=mds_lbz                          CU_ID(S578)
	S581= IR_ID.Out5_0=>CU_ID.IRFunc                            Premise(F574)
	S582= IR_MEM.Out20_16=>CU_MEM.IRFunc1                       Premise(F575)
	S583= IR_MEM.Out25_21=>CU_MEM.IRFunc2                       Premise(F576)
	S584= IR_MEM.Out31_26=>CU_MEM.Op                            Premise(F577)
	S585= IR_MEM.Out5_0=>CU_MEM.IRFunc                          Premise(F578)
	S586= IR_WB.Out20_16=>CU_WB.IRFunc1                         Premise(F579)
	S587= IR_WB.Out25_21=>CU_WB.IRFunc2                         Premise(F580)
	S588= IR_WB.Out31_26=>CU_WB.Op                              Premise(F581)
	S589= IR_WB.Out5_0=>CU_WB.IRFunc                            Premise(F582)
	S590= CtrlA_EX=0                                            Premise(F583)
	S591= [A_EX]=FU(base)                                       A_EX-Hold(S353,S590)
	S592= CtrlB_EX=0                                            Premise(F584)
	S593= [B_EX]={16{offset[15]},offset}                        B_EX-Hold(S355,S592)
	S594= CtrlALUOut_MEM=1                                      Premise(F585)
	S595= [ALUOut_MEM]=FU(base)+{16{offset[15]},offset}         ALUOut_MEM-Write(S442,S594)
	S596= CtrlALUOut_DMMU1=0                                    Premise(F586)
	S597= CtrlALUOut_DMMU2=0                                    Premise(F587)
	S598= CtrlALUOut_WB=0                                       Premise(F588)
	S599= CtrlA_MEM=0                                           Premise(F589)
	S600= CtrlA_WB=0                                            Premise(F590)
	S601= CtrlB_MEM=0                                           Premise(F591)
	S602= CtrlB_WB=0                                            Premise(F592)
	S603= CtrlDCache=0                                          Premise(F593)
	S604= DCache[DCacheRLineEA(FU(base)+{16{offset[15]},offset})]=dataDCache-Hold(S365,S603)
	S605= CtrlICache=0                                          Premise(F594)
	S606= ICache[addr]={35,rS,rT,offset}                        ICache-Hold(S367,S605)
	S607= CtrlIMMU=0                                            Premise(F595)
	S608= CtrlDMMU=0                                            Premise(F596)
	S609= CtrlDAddrReg_DMMU1=0                                  Premise(F597)
	S610= CtrlDAddrReg_DMMU2=0                                  Premise(F598)
	S611= CtrlDAddrReg_MEM=0                                    Premise(F599)
	S612= CtrlDAddrReg_WB=0                                     Premise(F600)
	S613= CtrlDMem=0                                            Premise(F601)
	S614= DMem[{pid,FU(base)+{16{offset[15]},offset}}]=a        DMem-Hold(S375,S613)
	S615= CtrlDMem8Word=0                                       Premise(F602)
	S616= CtrlDCacheReg=0                                       Premise(F603)
	S617= CtrlASIDIn=0                                          Premise(F604)
	S618= CtrlCP0=0                                             Premise(F605)
	S619= CP0[ASID]=pid                                         CP0-Hold(S380,S618)
	S620= CtrlEPCIn=0                                           Premise(F606)
	S621= CtrlExCodeIn=0                                        Premise(F607)
	S622= CtrlDR_DMMU1=0                                        Premise(F608)
	S623= CtrlDR_DMMU2=0                                        Premise(F609)
	S624= CtrlDR_WB=0                                           Premise(F610)
	S625= CtrlIR_DMMU1=0                                        Premise(F611)
	S626= CtrlIR_DMMU2=0                                        Premise(F612)
	S627= CtrlIR_EX=0                                           Premise(F613)
	S628= [IR_EX]={35,rS,rT,offset}                             IR_EX-Hold(S389,S627)
	S629= CtrlIR_ID=0                                           Premise(F614)
	S630= [IR_ID]={35,rS,rT,offset}                             IR_ID-Hold(S391,S629)
	S631= CtrlIR_IMMU=0                                         Premise(F615)
	S632= CtrlIR_MEM=1                                          Premise(F616)
	S633= [IR_MEM]={35,rS,rT,offset}                            IR_MEM-Write(S552,S632)
	S634= CtrlIR_WB=0                                           Premise(F617)
	S635= CtrlGPR=0                                             Premise(F618)
	S636= GPR[rS]=base                                          GPR-Hold(S396,S635)
	S637= CtrlIAddrReg=0                                        Premise(F619)
	S638= CtrlPC=0                                              Premise(F620)
	S639= CtrlPCInc=0                                           Premise(F621)
	S640= PC[CIA]=addr                                          PC-Hold(S400,S639)
	S641= PC[Out]=addr+4                                        PC-Hold(S401,S638,S639)
	S642= CtrlIMem=0                                            Premise(F622)
	S643= IMem[{pid,addr}]={35,rS,rT,offset}                    IMem-Hold(S403,S642)
	S644= CtrlICacheReg=0                                       Premise(F623)
	S645= CtrlIRMux=0                                           Premise(F624)

MEM	S646= A_EX.Out=FU(base)                                     A_EX-Out(S591)
	S647= A_EX.Out1_0={FU(base)}[1:0]                           A_EX-Out(S591)
	S648= A_EX.Out4_0={FU(base)}[4:0]                           A_EX-Out(S591)
	S649= B_EX.Out={16{offset[15]},offset}                      B_EX-Out(S593)
	S650= B_EX.Out1_0={{16{offset[15]},offset}}[1:0]            B_EX-Out(S593)
	S651= B_EX.Out4_0={{16{offset[15]},offset}}[4:0]            B_EX-Out(S593)
	S652= ALUOut_MEM.Out=FU(base)+{16{offset[15]},offset}       ALUOut_MEM-Out(S595)
	S653= ALUOut_MEM.Out1_0={FU(base)+{16{offset[15]},offset}}[1:0]ALUOut_MEM-Out(S595)
	S654= ALUOut_MEM.Out4_0={FU(base)+{16{offset[15]},offset}}[4:0]ALUOut_MEM-Out(S595)
	S655= DCache.RLineEA=DCacheRLineEA()                        DCache-WriteBack()
	S656= DCache.RLineData=DCacheRLineData()                    DCache-WriteBack()
	S657= DCache.RLineDirty=DCacheRLineDirty()                  DCache-WriteBack()
	S658= CP0.ASID=pid                                          CP0-Read-ASID(S619)
	S659= IR_EX.Out={35,rS,rT,offset}                           IR_EX-Out(S628)
	S660= IR_EX.Out31_26=35                                     IR_EX-Out(S628)
	S661= IR_EX.Out25_21=rS                                     IR_EX-Out(S628)
	S662= IR_EX.Out20_16=rT                                     IR_EX-Out(S628)
	S663= IR_EX.Out15_0=offset                                  IR_EX-Out(S628)
	S664= IR_ID.Out={35,rS,rT,offset}                           IR-Out(S630)
	S665= IR_ID.Out31_26=35                                     IR-Out(S630)
	S666= IR_ID.Out25_21=rS                                     IR-Out(S630)
	S667= IR_ID.Out20_16=rT                                     IR-Out(S630)
	S668= IR_ID.Out15_0=offset                                  IR-Out(S630)
	S669= IR_MEM.Out={35,rS,rT,offset}                          IR_MEM-Out(S633)
	S670= IR_MEM.Out31_26=35                                    IR_MEM-Out(S633)
	S671= IR_MEM.Out25_21=rS                                    IR_MEM-Out(S633)
	S672= IR_MEM.Out20_16=rT                                    IR_MEM-Out(S633)
	S673= IR_MEM.Out15_0=offset                                 IR_MEM-Out(S633)
	S674= PC.CIA=addr                                           PC-Out(S640)
	S675= PC.CIA31_28=addr[31:28]                               PC-Out(S640)
	S676= PC.Out=addr+4                                         PC-Out(S641)
	S677= A_EX.Out=>ALU.A                                       Premise(F625)
	S678= ALU.A=FU(base)                                        Path(S646,S677)
	S679= B_EX.Out=>ALU.B                                       Premise(F626)
	S680= ALU.B={16{offset[15]},offset}                         Path(S649,S679)
	S681= ALUOut_MEM.Out=>ALUOut_DMMU1.In                       Premise(F627)
	S682= ALUOut_DMMU1.In=FU(base)+{16{offset[15]},offset}      Path(S652,S681)
	S683= ALUOut_DMMU1.Out=>ALUOut_DMMU2.In                     Premise(F628)
	S684= ALU.Out=>ALUOut_MEM.In                                Premise(F629)
	S685= ALUOut_DMMU2.Out=>ALUOut_WB.In                        Premise(F630)
	S686= FU.OutID1=>A_EX.In                                    Premise(F631)
	S687= IMMEXT.Out=>B_EX.In                                   Premise(F632)
	S688= CU_MEM.DCacheHitOut=>CU_DMMU1.DCacheHit               Premise(F633)
	S689= DCache.RLineDirty=>CU_DMMU1.DCacheWriteBack           Premise(F634)
	S690= CU_DMMU1.DCacheWriteBack=DCacheRLineDirty()           Path(S657,S689)
	S691= CU_MEM.DMMUHitOut=>CU_DMMU1.DMMUHit                   Premise(F635)
	S692= CU_MEM.ICacheHitOut=>CU_DMMU1.ICacheHit               Premise(F636)
	S693= CU_MEM.IMMUHitOut=>CU_DMMU1.IMMUHit                   Premise(F637)
	S694= CU_DMMU1.DCacheHitOut=>CU_DMMU2.DCacheHit             Premise(F638)
	S695= CU_DMMU1.DMMUHitOut=>CU_DMMU2.DMMUHit                 Premise(F639)
	S696= CU_DMMU1.ICacheHitOut=>CU_DMMU2.ICacheHit             Premise(F640)
	S697= CU_DMMU1.IMMUHitOut=>CU_DMMU2.IMMUHit                 Premise(F641)
	S698= CU_ID.ICacheHitOut=>CU_EX.ICacheHit                   Premise(F642)
	S699= CU_ID.IMMUHitOut=>CU_EX.IMMUHit                       Premise(F643)
	S700= FU.Bub_ID=>CU_ID.Bub                                  Premise(F644)
	S701= FU.Halt_ID=>CU_ID.Halt                                Premise(F645)
	S702= CU_IF.ICacheHitOut=>CU_ID.ICacheHit                   Premise(F646)
	S703= CU_IF.IMMUHitOut=>CU_ID.IMMUHit                       Premise(F647)
	S704= FU.Bub_IF=>CU_IF.Bub                                  Premise(F648)
	S705= FU.Halt_IF=>CU_IF.Halt                                Premise(F649)
	S706= ICache.Hit=>CU_IF.ICacheHit                           Premise(F650)
	S707= IMMU.Hit=>CU_IF.IMMUHit                               Premise(F651)
	S708= CU_IF.ICacheHitOut=>CU_IMMU.ICacheHit                 Premise(F652)
	S709= CU_IF.IMMUHitOut=>CU_IMMU.IMMUHit                     Premise(F653)
	S710= DCache.Hit=>CU_MEM.DCacheHit                          Premise(F654)
	S711= DMMU.Hit=>CU_MEM.DMMUHit                              Premise(F655)
	S712= CU_EX.ICacheHitOut=>CU_MEM.ICacheHit                  Premise(F656)
	S713= CU_EX.IMMUHitOut=>CU_MEM.IMMUHit                      Premise(F657)
	S714= CU_DMMU2.ICacheHitOut=>CU_WB.ICacheHit                Premise(F658)
	S715= CU_MEM.ICacheHitOut=>CU_WB.ICacheHit                  Premise(F659)
	S716= CU_DMMU2.IMMUHitOut=>CU_WB.IMMUHit                    Premise(F660)
	S717= CU_MEM.IMMUHitOut=>CU_WB.IMMUHit                      Premise(F661)
	S718= DMMU.Addr=>DAddrReg_DMMU1.In                          Premise(F662)
	S719= DAddrReg_DMMU1.Out=>DAddrReg_DMMU2.In                 Premise(F663)
	S720= ALUOut_DMMU2.Out=>DCache.IEA                          Premise(F664)
	S721= ALUOut_MEM.Out=>DCache.IEA                            Premise(F665)
	S722= DCache.IEA=FU(base)+{16{offset[15]},offset}           Path(S652,S721)
	S723= DCache.Hit=DCacheHit(FU(base)+{16{offset[15]},offset})DCache-Search(S722)
	S724= CU_MEM.DCacheHit=DCacheHit(FU(base)+{16{offset[15]},offset})Path(S723,S710)
	S725= DMem.MEM8WordOut=>DCache.WData                        Premise(F666)
	S726= DCache.Out=>DCacheReg.In                              Premise(F667)
	S727= ALUOut_MEM.Out=>DMMU.IEA                              Premise(F668)
	S728= DMMU.IEA=FU(base)+{16{offset[15]},offset}             Path(S652,S727)
	S729= DCache.RLineEA=>DMMU.IEAR                             Premise(F669)
	S730= DMMU.IEAR=DCacheRLineEA()                             Path(S655,S729)
	S731= CP0.ASID=>DMMU.PID                                    Premise(F670)
	S732= DMMU.PID=pid                                          Path(S658,S731)
	S733= DMMU.Addr={pid,FU(base)+{16{offset[15]},offset}}      DMMU-Search(S732,S728)
	S734= DMMU.AddrR={pid,DCacheRLineEA()}                      DMMU-RSearch(S732,S730)
	S735= DAddrReg_DMMU1.In={pid,FU(base)+{16{offset[15]},offset}}Path(S733,S718)
	S736= DMMU.Hit=DMMUHit(pid,FU(base)+{16{offset[15]},offset})DMMU-Search(S732,S728)
	S737= CU_MEM.DMMUHit=DMMUHit(pid,FU(base)+{16{offset[15]},offset})Path(S736,S711)
	S738= CP0.ASID=>DMMU.PID                                    Premise(F671)
	S739= DMMU.AddrR=>DMem.MEM8WordWAddr                        Premise(F672)
	S740= DMem.MEM8WordWAddr={pid,DCacheRLineEA()}              Path(S734,S739)
	S741= DCache.RLineData=>DMem.MEM8WordWData                  Premise(F673)
	S742= DMem.MEM8WordWData=DCacheRLineData()                  Path(S656,S741)
	S743= DAddrReg_DMMU2.Out=>DMem.RAddr                        Premise(F674)
	S744= DCache.Out=>DR_DMMU1.In                               Premise(F675)
	S745= DCacheReg.Out=>DR_DMMU2.In                            Premise(F676)
	S746= DMem.Out=>DR_WB.In                                    Premise(F677)
	S747= DCache.Hit=>FU.DCacheHit                              Premise(F678)
	S748= FU.DCacheHit=DCacheHit(FU(base)+{16{offset[15]},offset})Path(S723,S747)
	S749= CU_DMMU1.DCacheHitOut=>FU.DCacheHit2                  Premise(F679)
	S750= ICache.Hit=>FU.ICacheHit                              Premise(F680)
	S751= IR_DMMU1.Out=>FU.IR_DMMU1                             Premise(F681)
	S752= IR_DMMU2.Out=>FU.IR_DMMU2                             Premise(F682)
	S753= IR_EX.Out=>FU.IR_EX                                   Premise(F683)
	S754= FU.IR_EX={35,rS,rT,offset}                            Path(S659,S753)
	S755= IR_ID.Out=>FU.IR_ID                                   Premise(F684)
	S756= FU.IR_ID={35,rS,rT,offset}                            Path(S664,S755)
	S757= IR_MEM.Out=>FU.IR_MEM                                 Premise(F685)
	S758= FU.IR_MEM={35,rS,rT,offset}                           Path(S669,S757)
	S759= IR_WB.Out=>FU.IR_WB                                   Premise(F686)
	S760= IR_DMMU1.Out20_16=>FU.InDMMU1_WReg                    Premise(F687)
	S761= IR_DMMU2.Out20_16=>FU.InDMMU2_WReg                    Premise(F688)
	S762= IR_EX.Out20_16=>FU.InEX_WReg                          Premise(F689)
	S763= FU.InEX_WReg=rT                                       Path(S662,S762)
	S764= GPR.Rdata1=>FU.InID1                                  Premise(F690)
	S765= IR_ID.Out25_21=>FU.InID1_RReg                         Premise(F691)
	S766= FU.InID1_RReg=rS                                      Path(S666,S765)
	S767= IR_MEM.Out20_16=>FU.InMEM_WReg                        Premise(F692)
	S768= FU.InMEM_WReg=rT                                      Path(S672,S767)
	S769= MemDataSelL.Out=>FU.InWB                              Premise(F693)
	S770= IR_WB.Out20_16=>FU.InWB_WReg                          Premise(F694)
	S771= IR_ID.Out25_21=>GPR.RReg1                             Premise(F695)
	S772= GPR.RReg1=rS                                          Path(S666,S771)
	S773= GPR.Rdata1=base                                       GPR-Read(S772,S636)
	S774= FU.InID1=base                                         Path(S773,S764)
	S775= FU.OutID1=FU(base)                                    FU-Forward(S774)
	S776= A_EX.In=FU(base)                                      Path(S775,S686)
	S777= MemDataSelL.Out=>GPR.WData                            Premise(F696)
	S778= IR_WB.Out20_16=>GPR.WReg                              Premise(F697)
	S779= IMMU.Addr=>IAddrReg.In                                Premise(F698)
	S780= PC.Out=>ICache.IEA                                    Premise(F699)
	S781= ICache.IEA=addr+4                                     Path(S676,S780)
	S782= ICache.Hit=ICacheHit(addr+4)                          ICache-Search(S781)
	S783= CU_IF.ICacheHit=ICacheHit(addr+4)                     Path(S782,S706)
	S784= FU.ICacheHit=ICacheHit(addr+4)                        Path(S782,S750)
	S785= ICache.Out=>ICacheReg.In                              Premise(F700)
	S786= IR_ID.Out15_0=>IMMEXT.In                              Premise(F701)
	S787= IMMEXT.In=offset                                      Path(S668,S786)
	S788= IMMEXT.Out={16{offset[15]},offset}                    IMMEXT(S787)
	S789= B_EX.In={16{offset[15]},offset}                       Path(S788,S687)
	S790= PC.Out=>IMMU.IEA                                      Premise(F702)
	S791= IMMU.IEA=addr+4                                       Path(S676,S790)
	S792= CP0.ASID=>IMMU.PID                                    Premise(F703)
	S793= IMMU.PID=pid                                          Path(S658,S792)
	S794= IMMU.Addr={pid,addr+4}                                IMMU-Search(S793,S791)
	S795= IAddrReg.In={pid,addr+4}                              Path(S794,S779)
	S796= IMMU.Hit=IMMUHit(pid,addr+4)                          IMMU-Search(S793,S791)
	S797= CU_IF.IMMUHit=IMMUHit(pid,addr+4)                     Path(S796,S707)
	S798= IR_MEM.Out=>IR_DMMU1.In                               Premise(F704)
	S799= IR_DMMU1.In={35,rS,rT,offset}                         Path(S669,S798)
	S800= IR_DMMU1.Out=>IR_DMMU2.In                             Premise(F705)
	S801= IR_ID.Out=>IR_EX.In                                   Premise(F706)
	S802= IR_EX.In={35,rS,rT,offset}                            Path(S664,S801)
	S803= ICache.Out=>IR_ID.In                                  Premise(F707)
	S804= ICache.Out=>IR_IMMU.In                                Premise(F708)
	S805= IR_EX.Out=>IR_MEM.In                                  Premise(F709)
	S806= IR_MEM.In={35,rS,rT,offset}                           Path(S659,S805)
	S807= IR_DMMU2.Out=>IR_WB.In                                Premise(F710)
	S808= ALUOut_WB.Out1_0=>MemDataSelL.Addr                    Premise(F711)
	S809= DR_WB.Out=>MemDataSelL.In                             Premise(F712)
	S810= IR_DMMU1.Out20_16=>CU_DMMU1.IRFunc1                   Premise(F713)
	S811= IR_DMMU1.Out25_21=>CU_DMMU1.IRFunc2                   Premise(F714)
	S812= IR_DMMU1.Out31_26=>CU_DMMU1.Op                        Premise(F715)
	S813= IR_DMMU1.Out5_0=>CU_DMMU1.IRFunc                      Premise(F716)
	S814= IR_DMMU2.Out20_16=>CU_DMMU2.IRFunc1                   Premise(F717)
	S815= IR_DMMU2.Out25_21=>CU_DMMU2.IRFunc2                   Premise(F718)
	S816= IR_DMMU2.Out31_26=>CU_DMMU2.Op                        Premise(F719)
	S817= IR_DMMU2.Out5_0=>CU_DMMU2.IRFunc                      Premise(F720)
	S818= IR_EX.Out20_16=>CU_EX.IRFunc1                         Premise(F721)
	S819= CU_EX.IRFunc1=rT                                      Path(S662,S818)
	S820= IR_EX.Out25_21=>CU_EX.IRFunc2                         Premise(F722)
	S821= CU_EX.IRFunc2=rS                                      Path(S661,S820)
	S822= IR_EX.Out31_26=>CU_EX.Op                              Premise(F723)
	S823= CU_EX.Op=35                                           Path(S660,S822)
	S824= CU_EX.Func=alu_add                                    CU_EX(S823)
	S825= CU_EX.MemDataSelFunc=mds_lbz                          CU_EX(S823)
	S826= IR_EX.Out5_0=>CU_EX.IRFunc                            Premise(F724)
	S827= IR_ID.Out20_16=>CU_ID.IRFunc1                         Premise(F725)
	S828= CU_ID.IRFunc1=rT                                      Path(S667,S827)
	S829= IR_ID.Out25_21=>CU_ID.IRFunc2                         Premise(F726)
	S830= CU_ID.IRFunc2=rS                                      Path(S666,S829)
	S831= IR_ID.Out31_26=>CU_ID.Op                              Premise(F727)
	S832= CU_ID.Op=35                                           Path(S665,S831)
	S833= CU_ID.Func=alu_add                                    CU_ID(S832)
	S834= CU_ID.MemDataSelFunc=mds_lbz                          CU_ID(S832)
	S835= IR_ID.Out5_0=>CU_ID.IRFunc                            Premise(F728)
	S836= IR_MEM.Out20_16=>CU_MEM.IRFunc1                       Premise(F729)
	S837= CU_MEM.IRFunc1=rT                                     Path(S672,S836)
	S838= IR_MEM.Out25_21=>CU_MEM.IRFunc2                       Premise(F730)
	S839= CU_MEM.IRFunc2=rS                                     Path(S671,S838)
	S840= IR_MEM.Out31_26=>CU_MEM.Op                            Premise(F731)
	S841= CU_MEM.Op=35                                          Path(S670,S840)
	S842= CU_MEM.Func=alu_add                                   CU_MEM(S841)
	S843= CU_MEM.MemDataSelFunc=mds_lbz                         CU_MEM(S841)
	S844= IR_MEM.Out5_0=>CU_MEM.IRFunc                          Premise(F732)
	S845= IR_WB.Out20_16=>CU_WB.IRFunc1                         Premise(F733)
	S846= IR_WB.Out25_21=>CU_WB.IRFunc2                         Premise(F734)
	S847= IR_WB.Out31_26=>CU_WB.Op                              Premise(F735)
	S848= IR_WB.Out5_0=>CU_WB.IRFunc                            Premise(F736)
	S849= CtrlA_EX=0                                            Premise(F737)
	S850= [A_EX]=FU(base)                                       A_EX-Hold(S591,S849)
	S851= CtrlB_EX=0                                            Premise(F738)
	S852= [B_EX]={16{offset[15]},offset}                        B_EX-Hold(S593,S851)
	S853= CtrlALUOut_MEM=0                                      Premise(F739)
	S854= [ALUOut_MEM]=FU(base)+{16{offset[15]},offset}         ALUOut_MEM-Hold(S595,S853)
	S855= CtrlALUOut_DMMU1=1                                    Premise(F740)
	S856= [ALUOut_DMMU1]=FU(base)+{16{offset[15]},offset}       ALUOut_DMMU1-Write(S682,S855)
	S857= CtrlALUOut_DMMU2=0                                    Premise(F741)
	S858= CtrlALUOut_WB=0                                       Premise(F742)
	S859= CtrlA_MEM=0                                           Premise(F743)
	S860= CtrlA_WB=0                                            Premise(F744)
	S861= CtrlB_MEM=0                                           Premise(F745)
	S862= CtrlB_WB=0                                            Premise(F746)
	S863= CtrlDCache=0                                          Premise(F747)
	S864= DCache[DCacheRLineEA(FU(base)+{16{offset[15]},offset})]=dataDCache-Hold(S604,S863)
	S865= CtrlICache=0                                          Premise(F748)
	S866= ICache[addr]={35,rS,rT,offset}                        ICache-Hold(S606,S865)
	S867= CtrlIMMU=0                                            Premise(F749)
	S868= CtrlDMMU=0                                            Premise(F750)
	S869= CtrlDAddrReg_DMMU1=1                                  Premise(F751)
	S870= [DAddrReg_DMMU1]={pid,FU(base)+{16{offset[15]},offset}}DAddrReg_DMMU1-Write(S735,S869)
	S871= CtrlDAddrReg_DMMU2=0                                  Premise(F752)
	S872= CtrlDAddrReg_MEM=0                                    Premise(F753)
	S873= CtrlDAddrReg_WB=0                                     Premise(F754)
	S874= CtrlDMem=0                                            Premise(F755)
	S875= DMem[{pid,FU(base)+{16{offset[15]},offset}}]=a        DMem-Hold(S614,S874)
	S876= CtrlDMem8Word=0                                       Premise(F756)
	S877= CtrlDCacheReg=1                                       Premise(F757)
	S878= CtrlASIDIn=0                                          Premise(F758)
	S879= CtrlCP0=0                                             Premise(F759)
	S880= CP0[ASID]=pid                                         CP0-Hold(S619,S879)
	S881= CtrlEPCIn=0                                           Premise(F760)
	S882= CtrlExCodeIn=0                                        Premise(F761)
	S883= CtrlDR_DMMU1=1                                        Premise(F762)
	S884= CtrlDR_DMMU2=0                                        Premise(F763)
	S885= CtrlDR_WB=0                                           Premise(F764)
	S886= CtrlIR_DMMU1=1                                        Premise(F765)
	S887= [IR_DMMU1]={35,rS,rT,offset}                          IR_DMMU1-Write(S799,S886)
	S888= CtrlIR_DMMU2=0                                        Premise(F766)
	S889= CtrlIR_EX=0                                           Premise(F767)
	S890= [IR_EX]={35,rS,rT,offset}                             IR_EX-Hold(S628,S889)
	S891= CtrlIR_ID=0                                           Premise(F768)
	S892= [IR_ID]={35,rS,rT,offset}                             IR_ID-Hold(S630,S891)
	S893= CtrlIR_IMMU=0                                         Premise(F769)
	S894= CtrlIR_MEM=0                                          Premise(F770)
	S895= [IR_MEM]={35,rS,rT,offset}                            IR_MEM-Hold(S633,S894)
	S896= CtrlIR_WB=0                                           Premise(F771)
	S897= CtrlGPR=0                                             Premise(F772)
	S898= GPR[rS]=base                                          GPR-Hold(S636,S897)
	S899= CtrlIAddrReg=0                                        Premise(F773)
	S900= CtrlPC=0                                              Premise(F774)
	S901= CtrlPCInc=0                                           Premise(F775)
	S902= PC[CIA]=addr                                          PC-Hold(S640,S901)
	S903= PC[Out]=addr+4                                        PC-Hold(S641,S900,S901)
	S904= CtrlIMem=0                                            Premise(F776)
	S905= IMem[{pid,addr}]={35,rS,rT,offset}                    IMem-Hold(S643,S904)
	S906= CtrlICacheReg=0                                       Premise(F777)
	S907= CtrlIRMux=0                                           Premise(F778)

DMMU1	S908= A_EX.Out=FU(base)                                     A_EX-Out(S850)
	S909= A_EX.Out1_0={FU(base)}[1:0]                           A_EX-Out(S850)
	S910= A_EX.Out4_0={FU(base)}[4:0]                           A_EX-Out(S850)
	S911= B_EX.Out={16{offset[15]},offset}                      B_EX-Out(S852)
	S912= B_EX.Out1_0={{16{offset[15]},offset}}[1:0]            B_EX-Out(S852)
	S913= B_EX.Out4_0={{16{offset[15]},offset}}[4:0]            B_EX-Out(S852)
	S914= ALUOut_MEM.Out=FU(base)+{16{offset[15]},offset}       ALUOut_MEM-Out(S854)
	S915= ALUOut_MEM.Out1_0={FU(base)+{16{offset[15]},offset}}[1:0]ALUOut_MEM-Out(S854)
	S916= ALUOut_MEM.Out4_0={FU(base)+{16{offset[15]},offset}}[4:0]ALUOut_MEM-Out(S854)
	S917= ALUOut_DMMU1.Out=FU(base)+{16{offset[15]},offset}     ALUOut_DMMU1-Out(S856)
	S918= ALUOut_DMMU1.Out1_0={FU(base)+{16{offset[15]},offset}}[1:0]ALUOut_DMMU1-Out(S856)
	S919= ALUOut_DMMU1.Out4_0={FU(base)+{16{offset[15]},offset}}[4:0]ALUOut_DMMU1-Out(S856)
	S920= DCache.RLineEA=DCacheRLineEA()                        DCache-WriteBack()
	S921= DCache.RLineData=DCacheRLineData()                    DCache-WriteBack()
	S922= DCache.RLineDirty=DCacheRLineDirty()                  DCache-WriteBack()
	S923= DAddrReg_DMMU1.Out={pid,FU(base)+{16{offset[15]},offset}}DAddrReg_DMMU1-Out(S870)
	S924= DAddrReg_DMMU1.Out1_0={{pid,FU(base)+{16{offset[15]},offset}}}[1:0]DAddrReg_DMMU1-Out(S870)
	S925= DAddrReg_DMMU1.Out4_0={{pid,FU(base)+{16{offset[15]},offset}}}[4:0]DAddrReg_DMMU1-Out(S870)
	S926= CP0.ASID=pid                                          CP0-Read-ASID(S880)
	S927= IR_DMMU1.Out={35,rS,rT,offset}                        IR_DMMU1-Out(S887)
	S928= IR_DMMU1.Out31_26=35                                  IR_DMMU1-Out(S887)
	S929= IR_DMMU1.Out25_21=rS                                  IR_DMMU1-Out(S887)
	S930= IR_DMMU1.Out20_16=rT                                  IR_DMMU1-Out(S887)
	S931= IR_DMMU1.Out15_0=offset                               IR_DMMU1-Out(S887)
	S932= IR_EX.Out={35,rS,rT,offset}                           IR_EX-Out(S890)
	S933= IR_EX.Out31_26=35                                     IR_EX-Out(S890)
	S934= IR_EX.Out25_21=rS                                     IR_EX-Out(S890)
	S935= IR_EX.Out20_16=rT                                     IR_EX-Out(S890)
	S936= IR_EX.Out15_0=offset                                  IR_EX-Out(S890)
	S937= IR_ID.Out={35,rS,rT,offset}                           IR-Out(S892)
	S938= IR_ID.Out31_26=35                                     IR-Out(S892)
	S939= IR_ID.Out25_21=rS                                     IR-Out(S892)
	S940= IR_ID.Out20_16=rT                                     IR-Out(S892)
	S941= IR_ID.Out15_0=offset                                  IR-Out(S892)
	S942= IR_MEM.Out={35,rS,rT,offset}                          IR_MEM-Out(S895)
	S943= IR_MEM.Out31_26=35                                    IR_MEM-Out(S895)
	S944= IR_MEM.Out25_21=rS                                    IR_MEM-Out(S895)
	S945= IR_MEM.Out20_16=rT                                    IR_MEM-Out(S895)
	S946= IR_MEM.Out15_0=offset                                 IR_MEM-Out(S895)
	S947= PC.CIA=addr                                           PC-Out(S902)
	S948= PC.CIA31_28=addr[31:28]                               PC-Out(S902)
	S949= PC.Out=addr+4                                         PC-Out(S903)
	S950= A_EX.Out=>ALU.A                                       Premise(F779)
	S951= ALU.A=FU(base)                                        Path(S908,S950)
	S952= B_EX.Out=>ALU.B                                       Premise(F780)
	S953= ALU.B={16{offset[15]},offset}                         Path(S911,S952)
	S954= ALUOut_MEM.Out=>ALUOut_DMMU1.In                       Premise(F781)
	S955= ALUOut_DMMU1.In=FU(base)+{16{offset[15]},offset}      Path(S914,S954)
	S956= ALUOut_DMMU1.Out=>ALUOut_DMMU2.In                     Premise(F782)
	S957= ALUOut_DMMU2.In=FU(base)+{16{offset[15]},offset}      Path(S917,S956)
	S958= ALU.Out=>ALUOut_MEM.In                                Premise(F783)
	S959= ALUOut_DMMU2.Out=>ALUOut_WB.In                        Premise(F784)
	S960= FU.OutID1=>A_EX.In                                    Premise(F785)
	S961= IMMEXT.Out=>B_EX.In                                   Premise(F786)
	S962= CU_MEM.DCacheHitOut=>CU_DMMU1.DCacheHit               Premise(F787)
	S963= DCache.RLineDirty=>CU_DMMU1.DCacheWriteBack           Premise(F788)
	S964= CU_DMMU1.DCacheWriteBack=DCacheRLineDirty()           Path(S922,S963)
	S965= CU_MEM.DMMUHitOut=>CU_DMMU1.DMMUHit                   Premise(F789)
	S966= CU_MEM.ICacheHitOut=>CU_DMMU1.ICacheHit               Premise(F790)
	S967= CU_MEM.IMMUHitOut=>CU_DMMU1.IMMUHit                   Premise(F791)
	S968= CU_DMMU1.DCacheHitOut=>CU_DMMU2.DCacheHit             Premise(F792)
	S969= CU_DMMU1.DMMUHitOut=>CU_DMMU2.DMMUHit                 Premise(F793)
	S970= CU_DMMU1.ICacheHitOut=>CU_DMMU2.ICacheHit             Premise(F794)
	S971= CU_DMMU1.IMMUHitOut=>CU_DMMU2.IMMUHit                 Premise(F795)
	S972= CU_ID.ICacheHitOut=>CU_EX.ICacheHit                   Premise(F796)
	S973= CU_ID.IMMUHitOut=>CU_EX.IMMUHit                       Premise(F797)
	S974= FU.Bub_ID=>CU_ID.Bub                                  Premise(F798)
	S975= FU.Halt_ID=>CU_ID.Halt                                Premise(F799)
	S976= CU_IF.ICacheHitOut=>CU_ID.ICacheHit                   Premise(F800)
	S977= CU_IF.IMMUHitOut=>CU_ID.IMMUHit                       Premise(F801)
	S978= FU.Bub_IF=>CU_IF.Bub                                  Premise(F802)
	S979= FU.Halt_IF=>CU_IF.Halt                                Premise(F803)
	S980= ICache.Hit=>CU_IF.ICacheHit                           Premise(F804)
	S981= IMMU.Hit=>CU_IF.IMMUHit                               Premise(F805)
	S982= CU_IF.ICacheHitOut=>CU_IMMU.ICacheHit                 Premise(F806)
	S983= CU_IF.IMMUHitOut=>CU_IMMU.IMMUHit                     Premise(F807)
	S984= DCache.Hit=>CU_MEM.DCacheHit                          Premise(F808)
	S985= DMMU.Hit=>CU_MEM.DMMUHit                              Premise(F809)
	S986= CU_EX.ICacheHitOut=>CU_MEM.ICacheHit                  Premise(F810)
	S987= CU_EX.IMMUHitOut=>CU_MEM.IMMUHit                      Premise(F811)
	S988= CU_DMMU2.ICacheHitOut=>CU_WB.ICacheHit                Premise(F812)
	S989= CU_MEM.ICacheHitOut=>CU_WB.ICacheHit                  Premise(F813)
	S990= CU_DMMU2.IMMUHitOut=>CU_WB.IMMUHit                    Premise(F814)
	S991= CU_MEM.IMMUHitOut=>CU_WB.IMMUHit                      Premise(F815)
	S992= DMMU.Addr=>DAddrReg_DMMU1.In                          Premise(F816)
	S993= DAddrReg_DMMU1.Out=>DAddrReg_DMMU2.In                 Premise(F817)
	S994= DAddrReg_DMMU2.In={pid,FU(base)+{16{offset[15]},offset}}Path(S923,S993)
	S995= ALUOut_DMMU2.Out=>DCache.IEA                          Premise(F818)
	S996= ALUOut_MEM.Out=>DCache.IEA                            Premise(F819)
	S997= DCache.IEA=FU(base)+{16{offset[15]},offset}           Path(S914,S996)
	S998= DCache.Hit=DCacheHit(FU(base)+{16{offset[15]},offset})DCache-Search(S997)
	S999= CU_MEM.DCacheHit=DCacheHit(FU(base)+{16{offset[15]},offset})Path(S998,S984)
	S1000= DMem.MEM8WordOut=>DCache.WData                       Premise(F820)
	S1001= DCache.Out=>DCacheReg.In                             Premise(F821)
	S1002= ALUOut_MEM.Out=>DMMU.IEA                             Premise(F822)
	S1003= DMMU.IEA=FU(base)+{16{offset[15]},offset}            Path(S914,S1002)
	S1004= DCache.RLineEA=>DMMU.IEAR                            Premise(F823)
	S1005= DMMU.IEAR=DCacheRLineEA()                            Path(S920,S1004)
	S1006= CP0.ASID=>DMMU.PID                                   Premise(F824)
	S1007= DMMU.PID=pid                                         Path(S926,S1006)
	S1008= DMMU.Addr={pid,FU(base)+{16{offset[15]},offset}}     DMMU-Search(S1007,S1003)
	S1009= DMMU.AddrR={pid,DCacheRLineEA()}                     DMMU-RSearch(S1007,S1005)
	S1010= DAddrReg_DMMU1.In={pid,FU(base)+{16{offset[15]},offset}}Path(S1008,S992)
	S1011= DMMU.Hit=DMMUHit(pid,FU(base)+{16{offset[15]},offset})DMMU-Search(S1007,S1003)
	S1012= CU_MEM.DMMUHit=DMMUHit(pid,FU(base)+{16{offset[15]},offset})Path(S1011,S985)
	S1013= CP0.ASID=>DMMU.PID                                   Premise(F825)
	S1014= DMMU.AddrR=>DMem.MEM8WordWAddr                       Premise(F826)
	S1015= DMem.MEM8WordWAddr={pid,DCacheRLineEA()}             Path(S1009,S1014)
	S1016= DCache.RLineData=>DMem.MEM8WordWData                 Premise(F827)
	S1017= DMem.MEM8WordWData=DCacheRLineData()                 Path(S921,S1016)
	S1018= DAddrReg_DMMU2.Out=>DMem.RAddr                       Premise(F828)
	S1019= DCache.Out=>DR_DMMU1.In                              Premise(F829)
	S1020= DCacheReg.Out=>DR_DMMU2.In                           Premise(F830)
	S1021= DMem.Out=>DR_WB.In                                   Premise(F831)
	S1022= DCache.Hit=>FU.DCacheHit                             Premise(F832)
	S1023= FU.DCacheHit=DCacheHit(FU(base)+{16{offset[15]},offset})Path(S998,S1022)
	S1024= CU_DMMU1.DCacheHitOut=>FU.DCacheHit2                 Premise(F833)
	S1025= ICache.Hit=>FU.ICacheHit                             Premise(F834)
	S1026= IR_DMMU1.Out=>FU.IR_DMMU1                            Premise(F835)
	S1027= FU.IR_DMMU1={35,rS,rT,offset}                        Path(S927,S1026)
	S1028= IR_DMMU2.Out=>FU.IR_DMMU2                            Premise(F836)
	S1029= IR_EX.Out=>FU.IR_EX                                  Premise(F837)
	S1030= FU.IR_EX={35,rS,rT,offset}                           Path(S932,S1029)
	S1031= IR_ID.Out=>FU.IR_ID                                  Premise(F838)
	S1032= FU.IR_ID={35,rS,rT,offset}                           Path(S937,S1031)
	S1033= IR_MEM.Out=>FU.IR_MEM                                Premise(F839)
	S1034= FU.IR_MEM={35,rS,rT,offset}                          Path(S942,S1033)
	S1035= IR_WB.Out=>FU.IR_WB                                  Premise(F840)
	S1036= IR_DMMU1.Out20_16=>FU.InDMMU1_WReg                   Premise(F841)
	S1037= FU.InDMMU1_WReg=rT                                   Path(S930,S1036)
	S1038= IR_DMMU2.Out20_16=>FU.InDMMU2_WReg                   Premise(F842)
	S1039= IR_EX.Out20_16=>FU.InEX_WReg                         Premise(F843)
	S1040= FU.InEX_WReg=rT                                      Path(S935,S1039)
	S1041= GPR.Rdata1=>FU.InID1                                 Premise(F844)
	S1042= IR_ID.Out25_21=>FU.InID1_RReg                        Premise(F845)
	S1043= FU.InID1_RReg=rS                                     Path(S939,S1042)
	S1044= IR_MEM.Out20_16=>FU.InMEM_WReg                       Premise(F846)
	S1045= FU.InMEM_WReg=rT                                     Path(S945,S1044)
	S1046= MemDataSelL.Out=>FU.InWB                             Premise(F847)
	S1047= IR_WB.Out20_16=>FU.InWB_WReg                         Premise(F848)
	S1048= IR_ID.Out25_21=>GPR.RReg1                            Premise(F849)
	S1049= GPR.RReg1=rS                                         Path(S939,S1048)
	S1050= GPR.Rdata1=base                                      GPR-Read(S1049,S898)
	S1051= FU.InID1=base                                        Path(S1050,S1041)
	S1052= FU.OutID1=FU(base)                                   FU-Forward(S1051)
	S1053= A_EX.In=FU(base)                                     Path(S1052,S960)
	S1054= MemDataSelL.Out=>GPR.WData                           Premise(F850)
	S1055= IR_WB.Out20_16=>GPR.WReg                             Premise(F851)
	S1056= IMMU.Addr=>IAddrReg.In                               Premise(F852)
	S1057= PC.Out=>ICache.IEA                                   Premise(F853)
	S1058= ICache.IEA=addr+4                                    Path(S949,S1057)
	S1059= ICache.Hit=ICacheHit(addr+4)                         ICache-Search(S1058)
	S1060= CU_IF.ICacheHit=ICacheHit(addr+4)                    Path(S1059,S980)
	S1061= FU.ICacheHit=ICacheHit(addr+4)                       Path(S1059,S1025)
	S1062= ICache.Out=>ICacheReg.In                             Premise(F854)
	S1063= IR_ID.Out15_0=>IMMEXT.In                             Premise(F855)
	S1064= IMMEXT.In=offset                                     Path(S941,S1063)
	S1065= IMMEXT.Out={16{offset[15]},offset}                   IMMEXT(S1064)
	S1066= B_EX.In={16{offset[15]},offset}                      Path(S1065,S961)
	S1067= PC.Out=>IMMU.IEA                                     Premise(F856)
	S1068= IMMU.IEA=addr+4                                      Path(S949,S1067)
	S1069= CP0.ASID=>IMMU.PID                                   Premise(F857)
	S1070= IMMU.PID=pid                                         Path(S926,S1069)
	S1071= IMMU.Addr={pid,addr+4}                               IMMU-Search(S1070,S1068)
	S1072= IAddrReg.In={pid,addr+4}                             Path(S1071,S1056)
	S1073= IMMU.Hit=IMMUHit(pid,addr+4)                         IMMU-Search(S1070,S1068)
	S1074= CU_IF.IMMUHit=IMMUHit(pid,addr+4)                    Path(S1073,S981)
	S1075= IR_MEM.Out=>IR_DMMU1.In                              Premise(F858)
	S1076= IR_DMMU1.In={35,rS,rT,offset}                        Path(S942,S1075)
	S1077= IR_DMMU1.Out=>IR_DMMU2.In                            Premise(F859)
	S1078= IR_DMMU2.In={35,rS,rT,offset}                        Path(S927,S1077)
	S1079= IR_ID.Out=>IR_EX.In                                  Premise(F860)
	S1080= IR_EX.In={35,rS,rT,offset}                           Path(S937,S1079)
	S1081= ICache.Out=>IR_ID.In                                 Premise(F861)
	S1082= ICache.Out=>IR_IMMU.In                               Premise(F862)
	S1083= IR_EX.Out=>IR_MEM.In                                 Premise(F863)
	S1084= IR_MEM.In={35,rS,rT,offset}                          Path(S932,S1083)
	S1085= IR_DMMU2.Out=>IR_WB.In                               Premise(F864)
	S1086= ALUOut_WB.Out1_0=>MemDataSelL.Addr                   Premise(F865)
	S1087= DR_WB.Out=>MemDataSelL.In                            Premise(F866)
	S1088= IR_DMMU1.Out20_16=>CU_DMMU1.IRFunc1                  Premise(F867)
	S1089= CU_DMMU1.IRFunc1=rT                                  Path(S930,S1088)
	S1090= IR_DMMU1.Out25_21=>CU_DMMU1.IRFunc2                  Premise(F868)
	S1091= CU_DMMU1.IRFunc2=rS                                  Path(S929,S1090)
	S1092= IR_DMMU1.Out31_26=>CU_DMMU1.Op                       Premise(F869)
	S1093= CU_DMMU1.Op=35                                       Path(S928,S1092)
	S1094= CU_DMMU1.Func=alu_add                                CU_DMMU1(S1093)
	S1095= CU_DMMU1.MemDataSelFunc=mds_lbz                      CU_DMMU1(S1093)
	S1096= IR_DMMU1.Out5_0=>CU_DMMU1.IRFunc                     Premise(F870)
	S1097= IR_DMMU2.Out20_16=>CU_DMMU2.IRFunc1                  Premise(F871)
	S1098= IR_DMMU2.Out25_21=>CU_DMMU2.IRFunc2                  Premise(F872)
	S1099= IR_DMMU2.Out31_26=>CU_DMMU2.Op                       Premise(F873)
	S1100= IR_DMMU2.Out5_0=>CU_DMMU2.IRFunc                     Premise(F874)
	S1101= IR_EX.Out20_16=>CU_EX.IRFunc1                        Premise(F875)
	S1102= CU_EX.IRFunc1=rT                                     Path(S935,S1101)
	S1103= IR_EX.Out25_21=>CU_EX.IRFunc2                        Premise(F876)
	S1104= CU_EX.IRFunc2=rS                                     Path(S934,S1103)
	S1105= IR_EX.Out31_26=>CU_EX.Op                             Premise(F877)
	S1106= CU_EX.Op=35                                          Path(S933,S1105)
	S1107= CU_EX.Func=alu_add                                   CU_EX(S1106)
	S1108= CU_EX.MemDataSelFunc=mds_lbz                         CU_EX(S1106)
	S1109= IR_EX.Out5_0=>CU_EX.IRFunc                           Premise(F878)
	S1110= IR_ID.Out20_16=>CU_ID.IRFunc1                        Premise(F879)
	S1111= CU_ID.IRFunc1=rT                                     Path(S940,S1110)
	S1112= IR_ID.Out25_21=>CU_ID.IRFunc2                        Premise(F880)
	S1113= CU_ID.IRFunc2=rS                                     Path(S939,S1112)
	S1114= IR_ID.Out31_26=>CU_ID.Op                             Premise(F881)
	S1115= CU_ID.Op=35                                          Path(S938,S1114)
	S1116= CU_ID.Func=alu_add                                   CU_ID(S1115)
	S1117= CU_ID.MemDataSelFunc=mds_lbz                         CU_ID(S1115)
	S1118= IR_ID.Out5_0=>CU_ID.IRFunc                           Premise(F882)
	S1119= IR_MEM.Out20_16=>CU_MEM.IRFunc1                      Premise(F883)
	S1120= CU_MEM.IRFunc1=rT                                    Path(S945,S1119)
	S1121= IR_MEM.Out25_21=>CU_MEM.IRFunc2                      Premise(F884)
	S1122= CU_MEM.IRFunc2=rS                                    Path(S944,S1121)
	S1123= IR_MEM.Out31_26=>CU_MEM.Op                           Premise(F885)
	S1124= CU_MEM.Op=35                                         Path(S943,S1123)
	S1125= CU_MEM.Func=alu_add                                  CU_MEM(S1124)
	S1126= CU_MEM.MemDataSelFunc=mds_lbz                        CU_MEM(S1124)
	S1127= IR_MEM.Out5_0=>CU_MEM.IRFunc                         Premise(F886)
	S1128= IR_WB.Out20_16=>CU_WB.IRFunc1                        Premise(F887)
	S1129= IR_WB.Out25_21=>CU_WB.IRFunc2                        Premise(F888)
	S1130= IR_WB.Out31_26=>CU_WB.Op                             Premise(F889)
	S1131= IR_WB.Out5_0=>CU_WB.IRFunc                           Premise(F890)
	S1132= CtrlA_EX=0                                           Premise(F891)
	S1133= [A_EX]=FU(base)                                      A_EX-Hold(S850,S1132)
	S1134= CtrlB_EX=0                                           Premise(F892)
	S1135= [B_EX]={16{offset[15]},offset}                       B_EX-Hold(S852,S1134)
	S1136= CtrlALUOut_MEM=0                                     Premise(F893)
	S1137= [ALUOut_MEM]=FU(base)+{16{offset[15]},offset}        ALUOut_MEM-Hold(S854,S1136)
	S1138= CtrlALUOut_DMMU1=0                                   Premise(F894)
	S1139= [ALUOut_DMMU1]=FU(base)+{16{offset[15]},offset}      ALUOut_DMMU1-Hold(S856,S1138)
	S1140= CtrlALUOut_DMMU2=1                                   Premise(F895)
	S1141= [ALUOut_DMMU2]=FU(base)+{16{offset[15]},offset}      ALUOut_DMMU2-Write(S957,S1140)
	S1142= CtrlALUOut_WB=0                                      Premise(F896)
	S1143= CtrlA_MEM=0                                          Premise(F897)
	S1144= CtrlA_WB=0                                           Premise(F898)
	S1145= CtrlB_MEM=0                                          Premise(F899)
	S1146= CtrlB_WB=0                                           Premise(F900)
	S1147= CtrlDCache=0                                         Premise(F901)
	S1148= DCache[DCacheRLineEA(FU(base)+{16{offset[15]},offset})]=dataDCache-Hold(S864,S1147)
	S1149= CtrlICache=0                                         Premise(F902)
	S1150= ICache[addr]={35,rS,rT,offset}                       ICache-Hold(S866,S1149)
	S1151= CtrlIMMU=0                                           Premise(F903)
	S1152= CtrlDMMU=0                                           Premise(F904)
	S1153= CtrlDAddrReg_DMMU1=0                                 Premise(F905)
	S1154= [DAddrReg_DMMU1]={pid,FU(base)+{16{offset[15]},offset}}DAddrReg_DMMU1-Hold(S870,S1153)
	S1155= CtrlDAddrReg_DMMU2=1                                 Premise(F906)
	S1156= [DAddrReg_DMMU2]={pid,FU(base)+{16{offset[15]},offset}}DAddrReg_DMMU2-Write(S994,S1155)
	S1157= CtrlDAddrReg_MEM=0                                   Premise(F907)
	S1158= CtrlDAddrReg_WB=0                                    Premise(F908)
	S1159= CtrlDMem=0                                           Premise(F909)
	S1160= DMem[{pid,FU(base)+{16{offset[15]},offset}}]=a       DMem-Hold(S875,S1159)
	S1161= CtrlDMem8Word=1                                      Premise(F910)
	S1162= DMem[line_{pid,DCacheRLineEA()}]=DCacheRLineData()   DMem-Write8Word(S1015,S1017,S1161)
	S1163= CtrlDCacheReg=0                                      Premise(F911)
	S1164= CtrlASIDIn=0                                         Premise(F912)
	S1165= CtrlCP0=0                                            Premise(F913)
	S1166= CP0[ASID]=pid                                        CP0-Hold(S880,S1165)
	S1167= CtrlEPCIn=0                                          Premise(F914)
	S1168= CtrlExCodeIn=0                                       Premise(F915)
	S1169= CtrlDR_DMMU1=0                                       Premise(F916)
	S1170= CtrlDR_DMMU2=1                                       Premise(F917)
	S1171= CtrlDR_WB=0                                          Premise(F918)
	S1172= CtrlIR_DMMU1=0                                       Premise(F919)
	S1173= [IR_DMMU1]={35,rS,rT,offset}                         IR_DMMU1-Hold(S887,S1172)
	S1174= CtrlIR_DMMU2=1                                       Premise(F920)
	S1175= [IR_DMMU2]={35,rS,rT,offset}                         IR_DMMU2-Write(S1078,S1174)
	S1176= CtrlIR_EX=0                                          Premise(F921)
	S1177= [IR_EX]={35,rS,rT,offset}                            IR_EX-Hold(S890,S1176)
	S1178= CtrlIR_ID=0                                          Premise(F922)
	S1179= [IR_ID]={35,rS,rT,offset}                            IR_ID-Hold(S892,S1178)
	S1180= CtrlIR_IMMU=0                                        Premise(F923)
	S1181= CtrlIR_MEM=0                                         Premise(F924)
	S1182= [IR_MEM]={35,rS,rT,offset}                           IR_MEM-Hold(S895,S1181)
	S1183= CtrlIR_WB=0                                          Premise(F925)
	S1184= CtrlGPR=0                                            Premise(F926)
	S1185= GPR[rS]=base                                         GPR-Hold(S898,S1184)
	S1186= CtrlIAddrReg=0                                       Premise(F927)
	S1187= CtrlPC=0                                             Premise(F928)
	S1188= CtrlPCInc=0                                          Premise(F929)
	S1189= PC[CIA]=addr                                         PC-Hold(S902,S1188)
	S1190= PC[Out]=addr+4                                       PC-Hold(S903,S1187,S1188)
	S1191= CtrlIMem=0                                           Premise(F930)
	S1192= IMem[{pid,addr}]={35,rS,rT,offset}                   IMem-Hold(S905,S1191)
	S1193= CtrlICacheReg=0                                      Premise(F931)
	S1194= CtrlIRMux=0                                          Premise(F932)

DMMU2	S1195= A_EX.Out=FU(base)                                    A_EX-Out(S1133)
	S1196= A_EX.Out1_0={FU(base)}[1:0]                          A_EX-Out(S1133)
	S1197= A_EX.Out4_0={FU(base)}[4:0]                          A_EX-Out(S1133)
	S1198= B_EX.Out={16{offset[15]},offset}                     B_EX-Out(S1135)
	S1199= B_EX.Out1_0={{16{offset[15]},offset}}[1:0]           B_EX-Out(S1135)
	S1200= B_EX.Out4_0={{16{offset[15]},offset}}[4:0]           B_EX-Out(S1135)
	S1201= ALUOut_MEM.Out=FU(base)+{16{offset[15]},offset}      ALUOut_MEM-Out(S1137)
	S1202= ALUOut_MEM.Out1_0={FU(base)+{16{offset[15]},offset}}[1:0]ALUOut_MEM-Out(S1137)
	S1203= ALUOut_MEM.Out4_0={FU(base)+{16{offset[15]},offset}}[4:0]ALUOut_MEM-Out(S1137)
	S1204= ALUOut_DMMU1.Out=FU(base)+{16{offset[15]},offset}    ALUOut_DMMU1-Out(S1139)
	S1205= ALUOut_DMMU1.Out1_0={FU(base)+{16{offset[15]},offset}}[1:0]ALUOut_DMMU1-Out(S1139)
	S1206= ALUOut_DMMU1.Out4_0={FU(base)+{16{offset[15]},offset}}[4:0]ALUOut_DMMU1-Out(S1139)
	S1207= ALUOut_DMMU2.Out=FU(base)+{16{offset[15]},offset}    ALUOut_DMMU2-Out(S1141)
	S1208= ALUOut_DMMU2.Out1_0={FU(base)+{16{offset[15]},offset}}[1:0]ALUOut_DMMU2-Out(S1141)
	S1209= ALUOut_DMMU2.Out4_0={FU(base)+{16{offset[15]},offset}}[4:0]ALUOut_DMMU2-Out(S1141)
	S1210= DCache.RLineEA=DCacheRLineEA()                       DCache-WriteBack()
	S1211= DCache.RLineData=DCacheRLineData()                   DCache-WriteBack()
	S1212= DCache.RLineDirty=DCacheRLineDirty()                 DCache-WriteBack()
	S1213= DAddrReg_DMMU1.Out={pid,FU(base)+{16{offset[15]},offset}}DAddrReg_DMMU1-Out(S1154)
	S1214= DAddrReg_DMMU1.Out1_0={{pid,FU(base)+{16{offset[15]},offset}}}[1:0]DAddrReg_DMMU1-Out(S1154)
	S1215= DAddrReg_DMMU1.Out4_0={{pid,FU(base)+{16{offset[15]},offset}}}[4:0]DAddrReg_DMMU1-Out(S1154)
	S1216= DAddrReg_DMMU2.Out={pid,FU(base)+{16{offset[15]},offset}}DAddrReg_DMMU2-Out(S1156)
	S1217= DAddrReg_DMMU2.Out1_0={{pid,FU(base)+{16{offset[15]},offset}}}[1:0]DAddrReg_DMMU2-Out(S1156)
	S1218= DAddrReg_DMMU2.Out4_0={{pid,FU(base)+{16{offset[15]},offset}}}[4:0]DAddrReg_DMMU2-Out(S1156)
	S1219= CP0.ASID=pid                                         CP0-Read-ASID(S1166)
	S1220= IR_DMMU1.Out={35,rS,rT,offset}                       IR_DMMU1-Out(S1173)
	S1221= IR_DMMU1.Out31_26=35                                 IR_DMMU1-Out(S1173)
	S1222= IR_DMMU1.Out25_21=rS                                 IR_DMMU1-Out(S1173)
	S1223= IR_DMMU1.Out20_16=rT                                 IR_DMMU1-Out(S1173)
	S1224= IR_DMMU1.Out15_0=offset                              IR_DMMU1-Out(S1173)
	S1225= IR_DMMU2.Out={35,rS,rT,offset}                       IR_DMMU2-Out(S1175)
	S1226= IR_DMMU2.Out31_26=35                                 IR_DMMU2-Out(S1175)
	S1227= IR_DMMU2.Out25_21=rS                                 IR_DMMU2-Out(S1175)
	S1228= IR_DMMU2.Out20_16=rT                                 IR_DMMU2-Out(S1175)
	S1229= IR_DMMU2.Out15_0=offset                              IR_DMMU2-Out(S1175)
	S1230= IR_EX.Out={35,rS,rT,offset}                          IR_EX-Out(S1177)
	S1231= IR_EX.Out31_26=35                                    IR_EX-Out(S1177)
	S1232= IR_EX.Out25_21=rS                                    IR_EX-Out(S1177)
	S1233= IR_EX.Out20_16=rT                                    IR_EX-Out(S1177)
	S1234= IR_EX.Out15_0=offset                                 IR_EX-Out(S1177)
	S1235= IR_ID.Out={35,rS,rT,offset}                          IR-Out(S1179)
	S1236= IR_ID.Out31_26=35                                    IR-Out(S1179)
	S1237= IR_ID.Out25_21=rS                                    IR-Out(S1179)
	S1238= IR_ID.Out20_16=rT                                    IR-Out(S1179)
	S1239= IR_ID.Out15_0=offset                                 IR-Out(S1179)
	S1240= IR_MEM.Out={35,rS,rT,offset}                         IR_MEM-Out(S1182)
	S1241= IR_MEM.Out31_26=35                                   IR_MEM-Out(S1182)
	S1242= IR_MEM.Out25_21=rS                                   IR_MEM-Out(S1182)
	S1243= IR_MEM.Out20_16=rT                                   IR_MEM-Out(S1182)
	S1244= IR_MEM.Out15_0=offset                                IR_MEM-Out(S1182)
	S1245= PC.CIA=addr                                          PC-Out(S1189)
	S1246= PC.CIA31_28=addr[31:28]                              PC-Out(S1189)
	S1247= PC.Out=addr+4                                        PC-Out(S1190)
	S1248= A_EX.Out=>ALU.A                                      Premise(F933)
	S1249= ALU.A=FU(base)                                       Path(S1195,S1248)
	S1250= B_EX.Out=>ALU.B                                      Premise(F934)
	S1251= ALU.B={16{offset[15]},offset}                        Path(S1198,S1250)
	S1252= ALUOut_MEM.Out=>ALUOut_DMMU1.In                      Premise(F935)
	S1253= ALUOut_DMMU1.In=FU(base)+{16{offset[15]},offset}     Path(S1201,S1252)
	S1254= ALUOut_DMMU1.Out=>ALUOut_DMMU2.In                    Premise(F936)
	S1255= ALUOut_DMMU2.In=FU(base)+{16{offset[15]},offset}     Path(S1204,S1254)
	S1256= ALU.Out=>ALUOut_MEM.In                               Premise(F937)
	S1257= ALUOut_DMMU2.Out=>ALUOut_WB.In                       Premise(F938)
	S1258= ALUOut_WB.In=FU(base)+{16{offset[15]},offset}        Path(S1207,S1257)
	S1259= FU.OutID1=>A_EX.In                                   Premise(F939)
	S1260= IMMEXT.Out=>B_EX.In                                  Premise(F940)
	S1261= CU_MEM.DCacheHitOut=>CU_DMMU1.DCacheHit              Premise(F941)
	S1262= DCache.RLineDirty=>CU_DMMU1.DCacheWriteBack          Premise(F942)
	S1263= CU_DMMU1.DCacheWriteBack=DCacheRLineDirty()          Path(S1212,S1262)
	S1264= CU_MEM.DMMUHitOut=>CU_DMMU1.DMMUHit                  Premise(F943)
	S1265= CU_MEM.ICacheHitOut=>CU_DMMU1.ICacheHit              Premise(F944)
	S1266= CU_MEM.IMMUHitOut=>CU_DMMU1.IMMUHit                  Premise(F945)
	S1267= CU_DMMU1.DCacheHitOut=>CU_DMMU2.DCacheHit            Premise(F946)
	S1268= CU_DMMU1.DMMUHitOut=>CU_DMMU2.DMMUHit                Premise(F947)
	S1269= CU_DMMU1.ICacheHitOut=>CU_DMMU2.ICacheHit            Premise(F948)
	S1270= CU_DMMU1.IMMUHitOut=>CU_DMMU2.IMMUHit                Premise(F949)
	S1271= CU_ID.ICacheHitOut=>CU_EX.ICacheHit                  Premise(F950)
	S1272= CU_ID.IMMUHitOut=>CU_EX.IMMUHit                      Premise(F951)
	S1273= FU.Bub_ID=>CU_ID.Bub                                 Premise(F952)
	S1274= FU.Halt_ID=>CU_ID.Halt                               Premise(F953)
	S1275= CU_IF.ICacheHitOut=>CU_ID.ICacheHit                  Premise(F954)
	S1276= CU_IF.IMMUHitOut=>CU_ID.IMMUHit                      Premise(F955)
	S1277= FU.Bub_IF=>CU_IF.Bub                                 Premise(F956)
	S1278= FU.Halt_IF=>CU_IF.Halt                               Premise(F957)
	S1279= ICache.Hit=>CU_IF.ICacheHit                          Premise(F958)
	S1280= IMMU.Hit=>CU_IF.IMMUHit                              Premise(F959)
	S1281= CU_IF.ICacheHitOut=>CU_IMMU.ICacheHit                Premise(F960)
	S1282= CU_IF.IMMUHitOut=>CU_IMMU.IMMUHit                    Premise(F961)
	S1283= DCache.Hit=>CU_MEM.DCacheHit                         Premise(F962)
	S1284= DMMU.Hit=>CU_MEM.DMMUHit                             Premise(F963)
	S1285= CU_EX.ICacheHitOut=>CU_MEM.ICacheHit                 Premise(F964)
	S1286= CU_EX.IMMUHitOut=>CU_MEM.IMMUHit                     Premise(F965)
	S1287= CU_DMMU2.ICacheHitOut=>CU_WB.ICacheHit               Premise(F966)
	S1288= CU_MEM.ICacheHitOut=>CU_WB.ICacheHit                 Premise(F967)
	S1289= CU_DMMU2.IMMUHitOut=>CU_WB.IMMUHit                   Premise(F968)
	S1290= CU_MEM.IMMUHitOut=>CU_WB.IMMUHit                     Premise(F969)
	S1291= DMMU.Addr=>DAddrReg_DMMU1.In                         Premise(F970)
	S1292= DAddrReg_DMMU1.Out=>DAddrReg_DMMU2.In                Premise(F971)
	S1293= DAddrReg_DMMU2.In={pid,FU(base)+{16{offset[15]},offset}}Path(S1213,S1292)
	S1294= ALUOut_DMMU2.Out=>DCache.IEA                         Premise(F972)
	S1295= DCache.IEA=FU(base)+{16{offset[15]},offset}          Path(S1207,S1294)
	S1296= DCache.Hit=DCacheHit(FU(base)+{16{offset[15]},offset})DCache-Search(S1295)
	S1297= CU_MEM.DCacheHit=DCacheHit(FU(base)+{16{offset[15]},offset})Path(S1296,S1283)
	S1298= ALUOut_MEM.Out=>DCache.IEA                           Premise(F973)
	S1299= DMem.MEM8WordOut=>DCache.WData                       Premise(F974)
	S1300= DCache.Out=>DCacheReg.In                             Premise(F975)
	S1301= ALUOut_MEM.Out=>DMMU.IEA                             Premise(F976)
	S1302= DMMU.IEA=FU(base)+{16{offset[15]},offset}            Path(S1201,S1301)
	S1303= DCache.RLineEA=>DMMU.IEAR                            Premise(F977)
	S1304= DMMU.IEAR=DCacheRLineEA()                            Path(S1210,S1303)
	S1305= CP0.ASID=>DMMU.PID                                   Premise(F978)
	S1306= DMMU.PID=pid                                         Path(S1219,S1305)
	S1307= DMMU.Addr={pid,FU(base)+{16{offset[15]},offset}}     DMMU-Search(S1306,S1302)
	S1308= DMMU.AddrR={pid,DCacheRLineEA()}                     DMMU-RSearch(S1306,S1304)
	S1309= DAddrReg_DMMU1.In={pid,FU(base)+{16{offset[15]},offset}}Path(S1307,S1291)
	S1310= DMMU.Hit=DMMUHit(pid,FU(base)+{16{offset[15]},offset})DMMU-Search(S1306,S1302)
	S1311= CU_MEM.DMMUHit=DMMUHit(pid,FU(base)+{16{offset[15]},offset})Path(S1310,S1284)
	S1312= CP0.ASID=>DMMU.PID                                   Premise(F979)
	S1313= DMMU.AddrR=>DMem.MEM8WordWAddr                       Premise(F980)
	S1314= DMem.MEM8WordWAddr={pid,DCacheRLineEA()}             Path(S1308,S1313)
	S1315= DCache.RLineData=>DMem.MEM8WordWData                 Premise(F981)
	S1316= DMem.MEM8WordWData=DCacheRLineData()                 Path(S1211,S1315)
	S1317= DAddrReg_DMMU2.Out=>DMem.RAddr                       Premise(F982)
	S1318= DMem.RAddr={pid,FU(base)+{16{offset[15]},offset}}    Path(S1216,S1317)
	S1319= DCache.Out=>DR_DMMU1.In                              Premise(F983)
	S1320= DCacheReg.Out=>DR_DMMU2.In                           Premise(F984)
	S1321= DMem.Out=>DR_WB.In                                   Premise(F985)
	S1322= DCache.Hit=>FU.DCacheHit                             Premise(F986)
	S1323= FU.DCacheHit=DCacheHit(FU(base)+{16{offset[15]},offset})Path(S1296,S1322)
	S1324= CU_DMMU1.DCacheHitOut=>FU.DCacheHit2                 Premise(F987)
	S1325= ICache.Hit=>FU.ICacheHit                             Premise(F988)
	S1326= IR_DMMU1.Out=>FU.IR_DMMU1                            Premise(F989)
	S1327= FU.IR_DMMU1={35,rS,rT,offset}                        Path(S1220,S1326)
	S1328= IR_DMMU2.Out=>FU.IR_DMMU2                            Premise(F990)
	S1329= FU.IR_DMMU2={35,rS,rT,offset}                        Path(S1225,S1328)
	S1330= IR_EX.Out=>FU.IR_EX                                  Premise(F991)
	S1331= FU.IR_EX={35,rS,rT,offset}                           Path(S1230,S1330)
	S1332= IR_ID.Out=>FU.IR_ID                                  Premise(F992)
	S1333= FU.IR_ID={35,rS,rT,offset}                           Path(S1235,S1332)
	S1334= IR_MEM.Out=>FU.IR_MEM                                Premise(F993)
	S1335= FU.IR_MEM={35,rS,rT,offset}                          Path(S1240,S1334)
	S1336= IR_WB.Out=>FU.IR_WB                                  Premise(F994)
	S1337= IR_DMMU1.Out20_16=>FU.InDMMU1_WReg                   Premise(F995)
	S1338= FU.InDMMU1_WReg=rT                                   Path(S1223,S1337)
	S1339= IR_DMMU2.Out20_16=>FU.InDMMU2_WReg                   Premise(F996)
	S1340= FU.InDMMU2_WReg=rT                                   Path(S1228,S1339)
	S1341= IR_EX.Out20_16=>FU.InEX_WReg                         Premise(F997)
	S1342= FU.InEX_WReg=rT                                      Path(S1233,S1341)
	S1343= GPR.Rdata1=>FU.InID1                                 Premise(F998)
	S1344= IR_ID.Out25_21=>FU.InID1_RReg                        Premise(F999)
	S1345= FU.InID1_RReg=rS                                     Path(S1237,S1344)
	S1346= IR_MEM.Out20_16=>FU.InMEM_WReg                       Premise(F1000)
	S1347= FU.InMEM_WReg=rT                                     Path(S1243,S1346)
	S1348= MemDataSelL.Out=>FU.InWB                             Premise(F1001)
	S1349= IR_WB.Out20_16=>FU.InWB_WReg                         Premise(F1002)
	S1350= IR_ID.Out25_21=>GPR.RReg1                            Premise(F1003)
	S1351= GPR.RReg1=rS                                         Path(S1237,S1350)
	S1352= GPR.Rdata1=base                                      GPR-Read(S1351,S1185)
	S1353= FU.InID1=base                                        Path(S1352,S1343)
	S1354= FU.OutID1=FU(base)                                   FU-Forward(S1353)
	S1355= A_EX.In=FU(base)                                     Path(S1354,S1259)
	S1356= MemDataSelL.Out=>GPR.WData                           Premise(F1004)
	S1357= IR_WB.Out20_16=>GPR.WReg                             Premise(F1005)
	S1358= IMMU.Addr=>IAddrReg.In                               Premise(F1006)
	S1359= PC.Out=>ICache.IEA                                   Premise(F1007)
	S1360= ICache.IEA=addr+4                                    Path(S1247,S1359)
	S1361= ICache.Hit=ICacheHit(addr+4)                         ICache-Search(S1360)
	S1362= CU_IF.ICacheHit=ICacheHit(addr+4)                    Path(S1361,S1279)
	S1363= FU.ICacheHit=ICacheHit(addr+4)                       Path(S1361,S1325)
	S1364= ICache.Out=>ICacheReg.In                             Premise(F1008)
	S1365= IR_ID.Out15_0=>IMMEXT.In                             Premise(F1009)
	S1366= IMMEXT.In=offset                                     Path(S1239,S1365)
	S1367= IMMEXT.Out={16{offset[15]},offset}                   IMMEXT(S1366)
	S1368= B_EX.In={16{offset[15]},offset}                      Path(S1367,S1260)
	S1369= PC.Out=>IMMU.IEA                                     Premise(F1010)
	S1370= IMMU.IEA=addr+4                                      Path(S1247,S1369)
	S1371= CP0.ASID=>IMMU.PID                                   Premise(F1011)
	S1372= IMMU.PID=pid                                         Path(S1219,S1371)
	S1373= IMMU.Addr={pid,addr+4}                               IMMU-Search(S1372,S1370)
	S1374= IAddrReg.In={pid,addr+4}                             Path(S1373,S1358)
	S1375= IMMU.Hit=IMMUHit(pid,addr+4)                         IMMU-Search(S1372,S1370)
	S1376= CU_IF.IMMUHit=IMMUHit(pid,addr+4)                    Path(S1375,S1280)
	S1377= IR_MEM.Out=>IR_DMMU1.In                              Premise(F1012)
	S1378= IR_DMMU1.In={35,rS,rT,offset}                        Path(S1240,S1377)
	S1379= IR_DMMU1.Out=>IR_DMMU2.In                            Premise(F1013)
	S1380= IR_DMMU2.In={35,rS,rT,offset}                        Path(S1220,S1379)
	S1381= IR_ID.Out=>IR_EX.In                                  Premise(F1014)
	S1382= IR_EX.In={35,rS,rT,offset}                           Path(S1235,S1381)
	S1383= ICache.Out=>IR_ID.In                                 Premise(F1015)
	S1384= ICache.Out=>IR_IMMU.In                               Premise(F1016)
	S1385= IR_EX.Out=>IR_MEM.In                                 Premise(F1017)
	S1386= IR_MEM.In={35,rS,rT,offset}                          Path(S1230,S1385)
	S1387= IR_DMMU2.Out=>IR_WB.In                               Premise(F1018)
	S1388= IR_WB.In={35,rS,rT,offset}                           Path(S1225,S1387)
	S1389= ALUOut_WB.Out1_0=>MemDataSelL.Addr                   Premise(F1019)
	S1390= DR_WB.Out=>MemDataSelL.In                            Premise(F1020)
	S1391= IR_DMMU1.Out20_16=>CU_DMMU1.IRFunc1                  Premise(F1021)
	S1392= CU_DMMU1.IRFunc1=rT                                  Path(S1223,S1391)
	S1393= IR_DMMU1.Out25_21=>CU_DMMU1.IRFunc2                  Premise(F1022)
	S1394= CU_DMMU1.IRFunc2=rS                                  Path(S1222,S1393)
	S1395= IR_DMMU1.Out31_26=>CU_DMMU1.Op                       Premise(F1023)
	S1396= CU_DMMU1.Op=35                                       Path(S1221,S1395)
	S1397= CU_DMMU1.Func=alu_add                                CU_DMMU1(S1396)
	S1398= CU_DMMU1.MemDataSelFunc=mds_lbz                      CU_DMMU1(S1396)
	S1399= IR_DMMU1.Out5_0=>CU_DMMU1.IRFunc                     Premise(F1024)
	S1400= IR_DMMU2.Out20_16=>CU_DMMU2.IRFunc1                  Premise(F1025)
	S1401= CU_DMMU2.IRFunc1=rT                                  Path(S1228,S1400)
	S1402= IR_DMMU2.Out25_21=>CU_DMMU2.IRFunc2                  Premise(F1026)
	S1403= CU_DMMU2.IRFunc2=rS                                  Path(S1227,S1402)
	S1404= IR_DMMU2.Out31_26=>CU_DMMU2.Op                       Premise(F1027)
	S1405= CU_DMMU2.Op=35                                       Path(S1226,S1404)
	S1406= CU_DMMU2.Func=alu_add                                CU_DMMU2(S1405)
	S1407= CU_DMMU2.MemDataSelFunc=mds_lbz                      CU_DMMU2(S1405)
	S1408= IR_DMMU2.Out5_0=>CU_DMMU2.IRFunc                     Premise(F1028)
	S1409= IR_EX.Out20_16=>CU_EX.IRFunc1                        Premise(F1029)
	S1410= CU_EX.IRFunc1=rT                                     Path(S1233,S1409)
	S1411= IR_EX.Out25_21=>CU_EX.IRFunc2                        Premise(F1030)
	S1412= CU_EX.IRFunc2=rS                                     Path(S1232,S1411)
	S1413= IR_EX.Out31_26=>CU_EX.Op                             Premise(F1031)
	S1414= CU_EX.Op=35                                          Path(S1231,S1413)
	S1415= CU_EX.Func=alu_add                                   CU_EX(S1414)
	S1416= CU_EX.MemDataSelFunc=mds_lbz                         CU_EX(S1414)
	S1417= IR_EX.Out5_0=>CU_EX.IRFunc                           Premise(F1032)
	S1418= IR_ID.Out20_16=>CU_ID.IRFunc1                        Premise(F1033)
	S1419= CU_ID.IRFunc1=rT                                     Path(S1238,S1418)
	S1420= IR_ID.Out25_21=>CU_ID.IRFunc2                        Premise(F1034)
	S1421= CU_ID.IRFunc2=rS                                     Path(S1237,S1420)
	S1422= IR_ID.Out31_26=>CU_ID.Op                             Premise(F1035)
	S1423= CU_ID.Op=35                                          Path(S1236,S1422)
	S1424= CU_ID.Func=alu_add                                   CU_ID(S1423)
	S1425= CU_ID.MemDataSelFunc=mds_lbz                         CU_ID(S1423)
	S1426= IR_ID.Out5_0=>CU_ID.IRFunc                           Premise(F1036)
	S1427= IR_MEM.Out20_16=>CU_MEM.IRFunc1                      Premise(F1037)
	S1428= CU_MEM.IRFunc1=rT                                    Path(S1243,S1427)
	S1429= IR_MEM.Out25_21=>CU_MEM.IRFunc2                      Premise(F1038)
	S1430= CU_MEM.IRFunc2=rS                                    Path(S1242,S1429)
	S1431= IR_MEM.Out31_26=>CU_MEM.Op                           Premise(F1039)
	S1432= CU_MEM.Op=35                                         Path(S1241,S1431)
	S1433= CU_MEM.Func=alu_add                                  CU_MEM(S1432)
	S1434= CU_MEM.MemDataSelFunc=mds_lbz                        CU_MEM(S1432)
	S1435= IR_MEM.Out5_0=>CU_MEM.IRFunc                         Premise(F1040)
	S1436= IR_WB.Out20_16=>CU_WB.IRFunc1                        Premise(F1041)
	S1437= IR_WB.Out25_21=>CU_WB.IRFunc2                        Premise(F1042)
	S1438= IR_WB.Out31_26=>CU_WB.Op                             Premise(F1043)
	S1439= IR_WB.Out5_0=>CU_WB.IRFunc                           Premise(F1044)
	S1440= CtrlA_EX=0                                           Premise(F1045)
	S1441= [A_EX]=FU(base)                                      A_EX-Hold(S1133,S1440)
	S1442= CtrlB_EX=0                                           Premise(F1046)
	S1443= [B_EX]={16{offset[15]},offset}                       B_EX-Hold(S1135,S1442)
	S1444= CtrlALUOut_MEM=0                                     Premise(F1047)
	S1445= [ALUOut_MEM]=FU(base)+{16{offset[15]},offset}        ALUOut_MEM-Hold(S1137,S1444)
	S1446= CtrlALUOut_DMMU1=0                                   Premise(F1048)
	S1447= [ALUOut_DMMU1]=FU(base)+{16{offset[15]},offset}      ALUOut_DMMU1-Hold(S1139,S1446)
	S1448= CtrlALUOut_DMMU2=0                                   Premise(F1049)
	S1449= [ALUOut_DMMU2]=FU(base)+{16{offset[15]},offset}      ALUOut_DMMU2-Hold(S1141,S1448)
	S1450= CtrlALUOut_WB=1                                      Premise(F1050)
	S1451= [ALUOut_WB]=FU(base)+{16{offset[15]},offset}         ALUOut_WB-Write(S1258,S1450)
	S1452= CtrlA_MEM=0                                          Premise(F1051)
	S1453= CtrlA_WB=0                                           Premise(F1052)
	S1454= CtrlB_MEM=0                                          Premise(F1053)
	S1455= CtrlB_WB=0                                           Premise(F1054)
	S1456= CtrlDCache=1                                         Premise(F1055)
	S1457= CtrlICache=0                                         Premise(F1056)
	S1458= ICache[addr]={35,rS,rT,offset}                       ICache-Hold(S1150,S1457)
	S1459= CtrlIMMU=0                                           Premise(F1057)
	S1460= CtrlDMMU=0                                           Premise(F1058)
	S1461= CtrlDAddrReg_DMMU1=0                                 Premise(F1059)
	S1462= [DAddrReg_DMMU1]={pid,FU(base)+{16{offset[15]},offset}}DAddrReg_DMMU1-Hold(S1154,S1461)
	S1463= CtrlDAddrReg_DMMU2=0                                 Premise(F1060)
	S1464= [DAddrReg_DMMU2]={pid,FU(base)+{16{offset[15]},offset}}DAddrReg_DMMU2-Hold(S1156,S1463)
	S1465= CtrlDAddrReg_MEM=0                                   Premise(F1061)
	S1466= CtrlDAddrReg_WB=0                                    Premise(F1062)
	S1467= CtrlDMem=0                                           Premise(F1063)
	S1468= DMem[{pid,FU(base)+{16{offset[15]},offset}}]=a       DMem-Hold(S1160,S1467)
	S1469= CtrlDMem8Word=0                                      Premise(F1064)
	S1470= DMem[line_{pid,DCacheRLineEA()}]=DCacheRLineData()   DMem-Hold8Word(S1162,S1469)
	S1471= DMem.Out=a                                           DMem-Read(S1318,S1160,S1467,S1469)
	S1472= DR_WB.In=a                                           Path(S1471,S1321)
	S1473= DMem.MEM8WordOut=DMemGet8Word({pid,FU(base)+{16{offset[15]},offset}})DMem-Read(S1318,S1160,S1467,S1469)
	S1474= DCache.WData=DMemGet8Word({pid,FU(base)+{16{offset[15]},offset}})Path(S1473,S1299)
	S1475= DCache[line_FU(base)+{16{offset[15]},offset}]=DMemGet8Word({pid,FU(base)+{16{offset[15]},offset}})DCache-Write8Word(S1295,S1474,S1456)
	S1476= CtrlDCacheReg=0                                      Premise(F1065)
	S1477= CtrlASIDIn=0                                         Premise(F1066)
	S1478= CtrlCP0=0                                            Premise(F1067)
	S1479= CP0[ASID]=pid                                        CP0-Hold(S1166,S1478)
	S1480= CtrlEPCIn=0                                          Premise(F1068)
	S1481= CtrlExCodeIn=0                                       Premise(F1069)
	S1482= CtrlDR_DMMU1=0                                       Premise(F1070)
	S1483= CtrlDR_DMMU2=0                                       Premise(F1071)
	S1484= CtrlDR_WB=1                                          Premise(F1072)
	S1485= [DR_WB]=a                                            DR_WB-Write(S1472,S1484)
	S1486= CtrlIR_DMMU1=0                                       Premise(F1073)
	S1487= [IR_DMMU1]={35,rS,rT,offset}                         IR_DMMU1-Hold(S1173,S1486)
	S1488= CtrlIR_DMMU2=0                                       Premise(F1074)
	S1489= [IR_DMMU2]={35,rS,rT,offset}                         IR_DMMU2-Hold(S1175,S1488)
	S1490= CtrlIR_EX=0                                          Premise(F1075)
	S1491= [IR_EX]={35,rS,rT,offset}                            IR_EX-Hold(S1177,S1490)
	S1492= CtrlIR_ID=0                                          Premise(F1076)
	S1493= [IR_ID]={35,rS,rT,offset}                            IR_ID-Hold(S1179,S1492)
	S1494= CtrlIR_IMMU=0                                        Premise(F1077)
	S1495= CtrlIR_MEM=0                                         Premise(F1078)
	S1496= [IR_MEM]={35,rS,rT,offset}                           IR_MEM-Hold(S1182,S1495)
	S1497= CtrlIR_WB=1                                          Premise(F1079)
	S1498= [IR_WB]={35,rS,rT,offset}                            IR_WB-Write(S1388,S1497)
	S1499= CtrlGPR=0                                            Premise(F1080)
	S1500= GPR[rS]=base                                         GPR-Hold(S1185,S1499)
	S1501= CtrlIAddrReg=0                                       Premise(F1081)
	S1502= CtrlPC=0                                             Premise(F1082)
	S1503= CtrlPCInc=0                                          Premise(F1083)
	S1504= PC[CIA]=addr                                         PC-Hold(S1189,S1503)
	S1505= PC[Out]=addr+4                                       PC-Hold(S1190,S1502,S1503)
	S1506= CtrlIMem=0                                           Premise(F1084)
	S1507= IMem[{pid,addr}]={35,rS,rT,offset}                   IMem-Hold(S1192,S1506)
	S1508= CtrlICacheReg=0                                      Premise(F1085)
	S1509= CtrlIRMux=0                                          Premise(F1086)

WB	S1510= A_EX.Out=FU(base)                                    A_EX-Out(S1441)
	S1511= A_EX.Out1_0={FU(base)}[1:0]                          A_EX-Out(S1441)
	S1512= A_EX.Out4_0={FU(base)}[4:0]                          A_EX-Out(S1441)
	S1513= B_EX.Out={16{offset[15]},offset}                     B_EX-Out(S1443)
	S1514= B_EX.Out1_0={{16{offset[15]},offset}}[1:0]           B_EX-Out(S1443)
	S1515= B_EX.Out4_0={{16{offset[15]},offset}}[4:0]           B_EX-Out(S1443)
	S1516= ALUOut_MEM.Out=FU(base)+{16{offset[15]},offset}      ALUOut_MEM-Out(S1445)
	S1517= ALUOut_MEM.Out1_0={FU(base)+{16{offset[15]},offset}}[1:0]ALUOut_MEM-Out(S1445)
	S1518= ALUOut_MEM.Out4_0={FU(base)+{16{offset[15]},offset}}[4:0]ALUOut_MEM-Out(S1445)
	S1519= ALUOut_DMMU1.Out=FU(base)+{16{offset[15]},offset}    ALUOut_DMMU1-Out(S1447)
	S1520= ALUOut_DMMU1.Out1_0={FU(base)+{16{offset[15]},offset}}[1:0]ALUOut_DMMU1-Out(S1447)
	S1521= ALUOut_DMMU1.Out4_0={FU(base)+{16{offset[15]},offset}}[4:0]ALUOut_DMMU1-Out(S1447)
	S1522= ALUOut_DMMU2.Out=FU(base)+{16{offset[15]},offset}    ALUOut_DMMU2-Out(S1449)
	S1523= ALUOut_DMMU2.Out1_0={FU(base)+{16{offset[15]},offset}}[1:0]ALUOut_DMMU2-Out(S1449)
	S1524= ALUOut_DMMU2.Out4_0={FU(base)+{16{offset[15]},offset}}[4:0]ALUOut_DMMU2-Out(S1449)
	S1525= ALUOut_WB.Out=FU(base)+{16{offset[15]},offset}       ALUOut_WB-Out(S1451)
	S1526= ALUOut_WB.Out1_0={FU(base)+{16{offset[15]},offset}}[1:0]ALUOut_WB-Out(S1451)
	S1527= ALUOut_WB.Out4_0={FU(base)+{16{offset[15]},offset}}[4:0]ALUOut_WB-Out(S1451)
	S1528= DAddrReg_DMMU1.Out={pid,FU(base)+{16{offset[15]},offset}}DAddrReg_DMMU1-Out(S1462)
	S1529= DAddrReg_DMMU1.Out1_0={{pid,FU(base)+{16{offset[15]},offset}}}[1:0]DAddrReg_DMMU1-Out(S1462)
	S1530= DAddrReg_DMMU1.Out4_0={{pid,FU(base)+{16{offset[15]},offset}}}[4:0]DAddrReg_DMMU1-Out(S1462)
	S1531= DAddrReg_DMMU2.Out={pid,FU(base)+{16{offset[15]},offset}}DAddrReg_DMMU2-Out(S1464)
	S1532= DAddrReg_DMMU2.Out1_0={{pid,FU(base)+{16{offset[15]},offset}}}[1:0]DAddrReg_DMMU2-Out(S1464)
	S1533= DAddrReg_DMMU2.Out4_0={{pid,FU(base)+{16{offset[15]},offset}}}[4:0]DAddrReg_DMMU2-Out(S1464)
	S1534= DCache.RLineEA=DCacheRLineEA()                       DCache-WriteBack()
	S1535= DCache.RLineData=DCacheRLineData()                   DCache-WriteBack()
	S1536= DCache.RLineDirty=DCacheRLineDirty()                 DCache-WriteBack()
	S1537= CP0.ASID=pid                                         CP0-Read-ASID(S1479)
	S1538= DR_WB.Out=a                                          DR_WB-Out(S1485)
	S1539= DR_WB.Out1_0={a}[1:0]                                DR_WB-Out(S1485)
	S1540= DR_WB.Out4_0={a}[4:0]                                DR_WB-Out(S1485)
	S1541= IR_DMMU1.Out={35,rS,rT,offset}                       IR_DMMU1-Out(S1487)
	S1542= IR_DMMU1.Out31_26=35                                 IR_DMMU1-Out(S1487)
	S1543= IR_DMMU1.Out25_21=rS                                 IR_DMMU1-Out(S1487)
	S1544= IR_DMMU1.Out20_16=rT                                 IR_DMMU1-Out(S1487)
	S1545= IR_DMMU1.Out15_0=offset                              IR_DMMU1-Out(S1487)
	S1546= IR_DMMU2.Out={35,rS,rT,offset}                       IR_DMMU2-Out(S1489)
	S1547= IR_DMMU2.Out31_26=35                                 IR_DMMU2-Out(S1489)
	S1548= IR_DMMU2.Out25_21=rS                                 IR_DMMU2-Out(S1489)
	S1549= IR_DMMU2.Out20_16=rT                                 IR_DMMU2-Out(S1489)
	S1550= IR_DMMU2.Out15_0=offset                              IR_DMMU2-Out(S1489)
	S1551= IR_EX.Out={35,rS,rT,offset}                          IR_EX-Out(S1491)
	S1552= IR_EX.Out31_26=35                                    IR_EX-Out(S1491)
	S1553= IR_EX.Out25_21=rS                                    IR_EX-Out(S1491)
	S1554= IR_EX.Out20_16=rT                                    IR_EX-Out(S1491)
	S1555= IR_EX.Out15_0=offset                                 IR_EX-Out(S1491)
	S1556= IR_ID.Out={35,rS,rT,offset}                          IR-Out(S1493)
	S1557= IR_ID.Out31_26=35                                    IR-Out(S1493)
	S1558= IR_ID.Out25_21=rS                                    IR-Out(S1493)
	S1559= IR_ID.Out20_16=rT                                    IR-Out(S1493)
	S1560= IR_ID.Out15_0=offset                                 IR-Out(S1493)
	S1561= IR_MEM.Out={35,rS,rT,offset}                         IR_MEM-Out(S1496)
	S1562= IR_MEM.Out31_26=35                                   IR_MEM-Out(S1496)
	S1563= IR_MEM.Out25_21=rS                                   IR_MEM-Out(S1496)
	S1564= IR_MEM.Out20_16=rT                                   IR_MEM-Out(S1496)
	S1565= IR_MEM.Out15_0=offset                                IR_MEM-Out(S1496)
	S1566= IR_WB.Out={35,rS,rT,offset}                          IR-Out(S1498)
	S1567= IR_WB.Out31_26=35                                    IR-Out(S1498)
	S1568= IR_WB.Out25_21=rS                                    IR-Out(S1498)
	S1569= IR_WB.Out20_16=rT                                    IR-Out(S1498)
	S1570= IR_WB.Out15_0=offset                                 IR-Out(S1498)
	S1571= PC.CIA=addr                                          PC-Out(S1504)
	S1572= PC.CIA31_28=addr[31:28]                              PC-Out(S1504)
	S1573= PC.Out=addr+4                                        PC-Out(S1505)
	S1574= A_EX.Out=>ALU.A                                      Premise(F1087)
	S1575= ALU.A=FU(base)                                       Path(S1510,S1574)
	S1576= B_EX.Out=>ALU.B                                      Premise(F1088)
	S1577= ALU.B={16{offset[15]},offset}                        Path(S1513,S1576)
	S1578= ALUOut_MEM.Out=>ALUOut_DMMU1.In                      Premise(F1089)
	S1579= ALUOut_DMMU1.In=FU(base)+{16{offset[15]},offset}     Path(S1516,S1578)
	S1580= ALUOut_DMMU1.Out=>ALUOut_DMMU2.In                    Premise(F1090)
	S1581= ALUOut_DMMU2.In=FU(base)+{16{offset[15]},offset}     Path(S1519,S1580)
	S1582= ALU.Out=>ALUOut_MEM.In                               Premise(F1091)
	S1583= ALUOut_DMMU2.Out=>ALUOut_WB.In                       Premise(F1092)
	S1584= ALUOut_WB.In=FU(base)+{16{offset[15]},offset}        Path(S1522,S1583)
	S1585= FU.OutID1=>A_EX.In                                   Premise(F1093)
	S1586= IMMEXT.Out=>B_EX.In                                  Premise(F1094)
	S1587= CU_MEM.DCacheHitOut=>CU_DMMU1.DCacheHit              Premise(F1095)
	S1588= DCache.RLineDirty=>CU_DMMU1.DCacheWriteBack          Premise(F1096)
	S1589= CU_DMMU1.DCacheWriteBack=DCacheRLineDirty()          Path(S1536,S1588)
	S1590= CU_MEM.DMMUHitOut=>CU_DMMU1.DMMUHit                  Premise(F1097)
	S1591= CU_MEM.ICacheHitOut=>CU_DMMU1.ICacheHit              Premise(F1098)
	S1592= CU_MEM.IMMUHitOut=>CU_DMMU1.IMMUHit                  Premise(F1099)
	S1593= CU_DMMU1.DCacheHitOut=>CU_DMMU2.DCacheHit            Premise(F1100)
	S1594= CU_DMMU1.DMMUHitOut=>CU_DMMU2.DMMUHit                Premise(F1101)
	S1595= CU_DMMU1.ICacheHitOut=>CU_DMMU2.ICacheHit            Premise(F1102)
	S1596= CU_DMMU1.IMMUHitOut=>CU_DMMU2.IMMUHit                Premise(F1103)
	S1597= CU_ID.ICacheHitOut=>CU_EX.ICacheHit                  Premise(F1104)
	S1598= CU_ID.IMMUHitOut=>CU_EX.IMMUHit                      Premise(F1105)
	S1599= FU.Bub_ID=>CU_ID.Bub                                 Premise(F1106)
	S1600= FU.Halt_ID=>CU_ID.Halt                               Premise(F1107)
	S1601= CU_IF.ICacheHitOut=>CU_ID.ICacheHit                  Premise(F1108)
	S1602= CU_IF.IMMUHitOut=>CU_ID.IMMUHit                      Premise(F1109)
	S1603= FU.Bub_IF=>CU_IF.Bub                                 Premise(F1110)
	S1604= FU.Halt_IF=>CU_IF.Halt                               Premise(F1111)
	S1605= ICache.Hit=>CU_IF.ICacheHit                          Premise(F1112)
	S1606= IMMU.Hit=>CU_IF.IMMUHit                              Premise(F1113)
	S1607= CU_IF.ICacheHitOut=>CU_IMMU.ICacheHit                Premise(F1114)
	S1608= CU_IF.IMMUHitOut=>CU_IMMU.IMMUHit                    Premise(F1115)
	S1609= DCache.Hit=>CU_MEM.DCacheHit                         Premise(F1116)
	S1610= DMMU.Hit=>CU_MEM.DMMUHit                             Premise(F1117)
	S1611= CU_EX.ICacheHitOut=>CU_MEM.ICacheHit                 Premise(F1118)
	S1612= CU_EX.IMMUHitOut=>CU_MEM.IMMUHit                     Premise(F1119)
	S1613= CU_DMMU2.ICacheHitOut=>CU_WB.ICacheHit               Premise(F1120)
	S1614= CU_MEM.ICacheHitOut=>CU_WB.ICacheHit                 Premise(F1121)
	S1615= CU_DMMU2.IMMUHitOut=>CU_WB.IMMUHit                   Premise(F1122)
	S1616= CU_MEM.IMMUHitOut=>CU_WB.IMMUHit                     Premise(F1123)
	S1617= DMMU.Addr=>DAddrReg_DMMU1.In                         Premise(F1124)
	S1618= DAddrReg_DMMU1.Out=>DAddrReg_DMMU2.In                Premise(F1125)
	S1619= DAddrReg_DMMU2.In={pid,FU(base)+{16{offset[15]},offset}}Path(S1528,S1618)
	S1620= ALUOut_DMMU2.Out=>DCache.IEA                         Premise(F1126)
	S1621= DCache.IEA=FU(base)+{16{offset[15]},offset}          Path(S1522,S1620)
	S1622= DCache.Hit=DCacheHit(FU(base)+{16{offset[15]},offset})DCache-Search(S1621)
	S1623= CU_MEM.DCacheHit=DCacheHit(FU(base)+{16{offset[15]},offset})Path(S1622,S1609)
	S1624= ALUOut_MEM.Out=>DCache.IEA                           Premise(F1127)
	S1625= DMem.MEM8WordOut=>DCache.WData                       Premise(F1128)
	S1626= DCache.Out=>DCacheReg.In                             Premise(F1129)
	S1627= ALUOut_MEM.Out=>DMMU.IEA                             Premise(F1130)
	S1628= DMMU.IEA=FU(base)+{16{offset[15]},offset}            Path(S1516,S1627)
	S1629= DCache.RLineEA=>DMMU.IEAR                            Premise(F1131)
	S1630= DMMU.IEAR=DCacheRLineEA()                            Path(S1534,S1629)
	S1631= CP0.ASID=>DMMU.PID                                   Premise(F1132)
	S1632= DMMU.PID=pid                                         Path(S1537,S1631)
	S1633= DMMU.Addr={pid,FU(base)+{16{offset[15]},offset}}     DMMU-Search(S1632,S1628)
	S1634= DMMU.AddrR={pid,DCacheRLineEA()}                     DMMU-RSearch(S1632,S1630)
	S1635= DAddrReg_DMMU1.In={pid,FU(base)+{16{offset[15]},offset}}Path(S1633,S1617)
	S1636= DMMU.Hit=DMMUHit(pid,FU(base)+{16{offset[15]},offset})DMMU-Search(S1632,S1628)
	S1637= CU_MEM.DMMUHit=DMMUHit(pid,FU(base)+{16{offset[15]},offset})Path(S1636,S1610)
	S1638= CP0.ASID=>DMMU.PID                                   Premise(F1133)
	S1639= DMMU.AddrR=>DMem.MEM8WordWAddr                       Premise(F1134)
	S1640= DMem.MEM8WordWAddr={pid,DCacheRLineEA()}             Path(S1634,S1639)
	S1641= DCache.RLineData=>DMem.MEM8WordWData                 Premise(F1135)
	S1642= DMem.MEM8WordWData=DCacheRLineData()                 Path(S1535,S1641)
	S1643= DAddrReg_DMMU2.Out=>DMem.RAddr                       Premise(F1136)
	S1644= DMem.RAddr={pid,FU(base)+{16{offset[15]},offset}}    Path(S1531,S1643)
	S1645= DCache.Out=>DR_DMMU1.In                              Premise(F1137)
	S1646= DCacheReg.Out=>DR_DMMU2.In                           Premise(F1138)
	S1647= DMem.Out=>DR_WB.In                                   Premise(F1139)
	S1648= DCache.Hit=>FU.DCacheHit                             Premise(F1140)
	S1649= FU.DCacheHit=DCacheHit(FU(base)+{16{offset[15]},offset})Path(S1622,S1648)
	S1650= CU_DMMU1.DCacheHitOut=>FU.DCacheHit2                 Premise(F1141)
	S1651= ICache.Hit=>FU.ICacheHit                             Premise(F1142)
	S1652= IR_DMMU1.Out=>FU.IR_DMMU1                            Premise(F1143)
	S1653= FU.IR_DMMU1={35,rS,rT,offset}                        Path(S1541,S1652)
	S1654= IR_DMMU2.Out=>FU.IR_DMMU2                            Premise(F1144)
	S1655= FU.IR_DMMU2={35,rS,rT,offset}                        Path(S1546,S1654)
	S1656= IR_EX.Out=>FU.IR_EX                                  Premise(F1145)
	S1657= FU.IR_EX={35,rS,rT,offset}                           Path(S1551,S1656)
	S1658= IR_ID.Out=>FU.IR_ID                                  Premise(F1146)
	S1659= FU.IR_ID={35,rS,rT,offset}                           Path(S1556,S1658)
	S1660= IR_MEM.Out=>FU.IR_MEM                                Premise(F1147)
	S1661= FU.IR_MEM={35,rS,rT,offset}                          Path(S1561,S1660)
	S1662= IR_WB.Out=>FU.IR_WB                                  Premise(F1148)
	S1663= FU.IR_WB={35,rS,rT,offset}                           Path(S1566,S1662)
	S1664= IR_DMMU1.Out20_16=>FU.InDMMU1_WReg                   Premise(F1149)
	S1665= FU.InDMMU1_WReg=rT                                   Path(S1544,S1664)
	S1666= IR_DMMU2.Out20_16=>FU.InDMMU2_WReg                   Premise(F1150)
	S1667= FU.InDMMU2_WReg=rT                                   Path(S1549,S1666)
	S1668= IR_EX.Out20_16=>FU.InEX_WReg                         Premise(F1151)
	S1669= FU.InEX_WReg=rT                                      Path(S1554,S1668)
	S1670= GPR.Rdata1=>FU.InID1                                 Premise(F1152)
	S1671= IR_ID.Out25_21=>FU.InID1_RReg                        Premise(F1153)
	S1672= FU.InID1_RReg=rS                                     Path(S1558,S1671)
	S1673= IR_MEM.Out20_16=>FU.InMEM_WReg                       Premise(F1154)
	S1674= FU.InMEM_WReg=rT                                     Path(S1564,S1673)
	S1675= MemDataSelL.Out=>FU.InWB                             Premise(F1155)
	S1676= IR_WB.Out20_16=>FU.InWB_WReg                         Premise(F1156)
	S1677= FU.InWB_WReg=rT                                      Path(S1569,S1676)
	S1678= IR_ID.Out25_21=>GPR.RReg1                            Premise(F1157)
	S1679= GPR.RReg1=rS                                         Path(S1558,S1678)
	S1680= GPR.Rdata1=base                                      GPR-Read(S1679,S1500)
	S1681= FU.InID1=base                                        Path(S1680,S1670)
	S1682= FU.OutID1=FU(base)                                   FU-Forward(S1681)
	S1683= A_EX.In=FU(base)                                     Path(S1682,S1585)
	S1684= MemDataSelL.Out=>GPR.WData                           Premise(F1158)
	S1685= IR_WB.Out20_16=>GPR.WReg                             Premise(F1159)
	S1686= GPR.WReg=rT                                          Path(S1569,S1685)
	S1687= IMMU.Addr=>IAddrReg.In                               Premise(F1160)
	S1688= PC.Out=>ICache.IEA                                   Premise(F1161)
	S1689= ICache.IEA=addr+4                                    Path(S1573,S1688)
	S1690= ICache.Hit=ICacheHit(addr+4)                         ICache-Search(S1689)
	S1691= CU_IF.ICacheHit=ICacheHit(addr+4)                    Path(S1690,S1605)
	S1692= FU.ICacheHit=ICacheHit(addr+4)                       Path(S1690,S1651)
	S1693= ICache.Out=>ICacheReg.In                             Premise(F1162)
	S1694= IR_ID.Out15_0=>IMMEXT.In                             Premise(F1163)
	S1695= IMMEXT.In=offset                                     Path(S1560,S1694)
	S1696= IMMEXT.Out={16{offset[15]},offset}                   IMMEXT(S1695)
	S1697= B_EX.In={16{offset[15]},offset}                      Path(S1696,S1586)
	S1698= PC.Out=>IMMU.IEA                                     Premise(F1164)
	S1699= IMMU.IEA=addr+4                                      Path(S1573,S1698)
	S1700= CP0.ASID=>IMMU.PID                                   Premise(F1165)
	S1701= IMMU.PID=pid                                         Path(S1537,S1700)
	S1702= IMMU.Addr={pid,addr+4}                               IMMU-Search(S1701,S1699)
	S1703= IAddrReg.In={pid,addr+4}                             Path(S1702,S1687)
	S1704= IMMU.Hit=IMMUHit(pid,addr+4)                         IMMU-Search(S1701,S1699)
	S1705= CU_IF.IMMUHit=IMMUHit(pid,addr+4)                    Path(S1704,S1606)
	S1706= IR_MEM.Out=>IR_DMMU1.In                              Premise(F1166)
	S1707= IR_DMMU1.In={35,rS,rT,offset}                        Path(S1561,S1706)
	S1708= IR_DMMU1.Out=>IR_DMMU2.In                            Premise(F1167)
	S1709= IR_DMMU2.In={35,rS,rT,offset}                        Path(S1541,S1708)
	S1710= IR_ID.Out=>IR_EX.In                                  Premise(F1168)
	S1711= IR_EX.In={35,rS,rT,offset}                           Path(S1556,S1710)
	S1712= ICache.Out=>IR_ID.In                                 Premise(F1169)
	S1713= ICache.Out=>IR_IMMU.In                               Premise(F1170)
	S1714= IR_EX.Out=>IR_MEM.In                                 Premise(F1171)
	S1715= IR_MEM.In={35,rS,rT,offset}                          Path(S1551,S1714)
	S1716= IR_DMMU2.Out=>IR_WB.In                               Premise(F1172)
	S1717= IR_WB.In={35,rS,rT,offset}                           Path(S1546,S1716)
	S1718= ALUOut_WB.Out1_0=>MemDataSelL.Addr                   Premise(F1173)
	S1719= MemDataSelL.Addr={FU(base)+{16{offset[15]},offset}}[1:0]Path(S1526,S1718)
	S1720= MemDataSelL.Func=6'b000101                           Premise(F1174)
	S1721= DR_WB.Out=>MemDataSelL.In                            Premise(F1175)
	S1722= MemDataSelL.In=a                                     Path(S1538,S1721)
	S1723= MemDataSelL.Out=a                                    MemDataSelL(S1722,S1719)
	S1724= FU.InWB=a                                            Path(S1723,S1675)
	S1725= GPR.WData=a                                          Path(S1723,S1684)
	S1726= IR_DMMU1.Out20_16=>CU_DMMU1.IRFunc1                  Premise(F1176)
	S1727= CU_DMMU1.IRFunc1=rT                                  Path(S1544,S1726)
	S1728= IR_DMMU1.Out25_21=>CU_DMMU1.IRFunc2                  Premise(F1177)
	S1729= CU_DMMU1.IRFunc2=rS                                  Path(S1543,S1728)
	S1730= IR_DMMU1.Out31_26=>CU_DMMU1.Op                       Premise(F1178)
	S1731= CU_DMMU1.Op=35                                       Path(S1542,S1730)
	S1732= CU_DMMU1.Func=alu_add                                CU_DMMU1(S1731)
	S1733= CU_DMMU1.MemDataSelFunc=mds_lbz                      CU_DMMU1(S1731)
	S1734= IR_DMMU1.Out5_0=>CU_DMMU1.IRFunc                     Premise(F1179)
	S1735= IR_DMMU2.Out20_16=>CU_DMMU2.IRFunc1                  Premise(F1180)
	S1736= CU_DMMU2.IRFunc1=rT                                  Path(S1549,S1735)
	S1737= IR_DMMU2.Out25_21=>CU_DMMU2.IRFunc2                  Premise(F1181)
	S1738= CU_DMMU2.IRFunc2=rS                                  Path(S1548,S1737)
	S1739= IR_DMMU2.Out31_26=>CU_DMMU2.Op                       Premise(F1182)
	S1740= CU_DMMU2.Op=35                                       Path(S1547,S1739)
	S1741= CU_DMMU2.Func=alu_add                                CU_DMMU2(S1740)
	S1742= CU_DMMU2.MemDataSelFunc=mds_lbz                      CU_DMMU2(S1740)
	S1743= IR_DMMU2.Out5_0=>CU_DMMU2.IRFunc                     Premise(F1183)
	S1744= IR_EX.Out20_16=>CU_EX.IRFunc1                        Premise(F1184)
	S1745= CU_EX.IRFunc1=rT                                     Path(S1554,S1744)
	S1746= IR_EX.Out25_21=>CU_EX.IRFunc2                        Premise(F1185)
	S1747= CU_EX.IRFunc2=rS                                     Path(S1553,S1746)
	S1748= IR_EX.Out31_26=>CU_EX.Op                             Premise(F1186)
	S1749= CU_EX.Op=35                                          Path(S1552,S1748)
	S1750= CU_EX.Func=alu_add                                   CU_EX(S1749)
	S1751= CU_EX.MemDataSelFunc=mds_lbz                         CU_EX(S1749)
	S1752= IR_EX.Out5_0=>CU_EX.IRFunc                           Premise(F1187)
	S1753= IR_ID.Out20_16=>CU_ID.IRFunc1                        Premise(F1188)
	S1754= CU_ID.IRFunc1=rT                                     Path(S1559,S1753)
	S1755= IR_ID.Out25_21=>CU_ID.IRFunc2                        Premise(F1189)
	S1756= CU_ID.IRFunc2=rS                                     Path(S1558,S1755)
	S1757= IR_ID.Out31_26=>CU_ID.Op                             Premise(F1190)
	S1758= CU_ID.Op=35                                          Path(S1557,S1757)
	S1759= CU_ID.Func=alu_add                                   CU_ID(S1758)
	S1760= CU_ID.MemDataSelFunc=mds_lbz                         CU_ID(S1758)
	S1761= IR_ID.Out5_0=>CU_ID.IRFunc                           Premise(F1191)
	S1762= IR_MEM.Out20_16=>CU_MEM.IRFunc1                      Premise(F1192)
	S1763= CU_MEM.IRFunc1=rT                                    Path(S1564,S1762)
	S1764= IR_MEM.Out25_21=>CU_MEM.IRFunc2                      Premise(F1193)
	S1765= CU_MEM.IRFunc2=rS                                    Path(S1563,S1764)
	S1766= IR_MEM.Out31_26=>CU_MEM.Op                           Premise(F1194)
	S1767= CU_MEM.Op=35                                         Path(S1562,S1766)
	S1768= CU_MEM.Func=alu_add                                  CU_MEM(S1767)
	S1769= CU_MEM.MemDataSelFunc=mds_lbz                        CU_MEM(S1767)
	S1770= IR_MEM.Out5_0=>CU_MEM.IRFunc                         Premise(F1195)
	S1771= IR_WB.Out20_16=>CU_WB.IRFunc1                        Premise(F1196)
	S1772= CU_WB.IRFunc1=rT                                     Path(S1569,S1771)
	S1773= IR_WB.Out25_21=>CU_WB.IRFunc2                        Premise(F1197)
	S1774= CU_WB.IRFunc2=rS                                     Path(S1568,S1773)
	S1775= IR_WB.Out31_26=>CU_WB.Op                             Premise(F1198)
	S1776= CU_WB.Op=35                                          Path(S1567,S1775)
	S1777= CU_WB.Func=alu_add                                   CU_WB(S1776)
	S1778= CU_WB.MemDataSelFunc=mds_lbz                         CU_WB(S1776)
	S1779= IR_WB.Out5_0=>CU_WB.IRFunc                           Premise(F1199)
	S1780= CtrlA_EX=0                                           Premise(F1200)
	S1781= [A_EX]=FU(base)                                      A_EX-Hold(S1441,S1780)
	S1782= CtrlB_EX=0                                           Premise(F1201)
	S1783= [B_EX]={16{offset[15]},offset}                       B_EX-Hold(S1443,S1782)
	S1784= CtrlALUOut_MEM=0                                     Premise(F1202)
	S1785= [ALUOut_MEM]=FU(base)+{16{offset[15]},offset}        ALUOut_MEM-Hold(S1445,S1784)
	S1786= CtrlALUOut_DMMU1=0                                   Premise(F1203)
	S1787= [ALUOut_DMMU1]=FU(base)+{16{offset[15]},offset}      ALUOut_DMMU1-Hold(S1447,S1786)
	S1788= CtrlALUOut_DMMU2=0                                   Premise(F1204)
	S1789= [ALUOut_DMMU2]=FU(base)+{16{offset[15]},offset}      ALUOut_DMMU2-Hold(S1449,S1788)
	S1790= CtrlALUOut_WB=0                                      Premise(F1205)
	S1791= [ALUOut_WB]=FU(base)+{16{offset[15]},offset}         ALUOut_WB-Hold(S1451,S1790)
	S1792= CtrlA_MEM=0                                          Premise(F1206)
	S1793= CtrlA_WB=0                                           Premise(F1207)
	S1794= CtrlB_MEM=0                                          Premise(F1208)
	S1795= CtrlB_WB=0                                           Premise(F1209)
	S1796= CtrlDCache=0                                         Premise(F1210)
	S1797= DCache[line_FU(base)+{16{offset[15]},offset}]=DMemGet8Word({pid,FU(base)+{16{offset[15]},offset}})DCache-Hold(S1475,S1796)
	S1798= CtrlICache=0                                         Premise(F1211)
	S1799= ICache[addr]={35,rS,rT,offset}                       ICache-Hold(S1458,S1798)
	S1800= CtrlIMMU=0                                           Premise(F1212)
	S1801= CtrlDMMU=0                                           Premise(F1213)
	S1802= CtrlDAddrReg_DMMU1=0                                 Premise(F1214)
	S1803= [DAddrReg_DMMU1]={pid,FU(base)+{16{offset[15]},offset}}DAddrReg_DMMU1-Hold(S1462,S1802)
	S1804= CtrlDAddrReg_DMMU2=0                                 Premise(F1215)
	S1805= [DAddrReg_DMMU2]={pid,FU(base)+{16{offset[15]},offset}}DAddrReg_DMMU2-Hold(S1464,S1804)
	S1806= CtrlDAddrReg_MEM=0                                   Premise(F1216)
	S1807= CtrlDAddrReg_WB=0                                    Premise(F1217)
	S1808= CtrlDMem=0                                           Premise(F1218)
	S1809= DMem[{pid,FU(base)+{16{offset[15]},offset}}]=a       DMem-Hold(S1468,S1808)
	S1810= CtrlDMem8Word=0                                      Premise(F1219)
	S1811= DMem[line_{pid,DCacheRLineEA()}]=DCacheRLineData()   DMem-Hold8Word(S1470,S1810)
	S1812= DMem.Out=a                                           DMem-Read(S1644,S1468,S1808,S1810)
	S1813= DR_WB.In=a                                           Path(S1812,S1647)
	S1814= DMem.MEM8WordOut=DMemGet8Word({pid,FU(base)+{16{offset[15]},offset}})DMem-Read(S1644,S1468,S1808,S1810)
	S1815= DCache.WData=DMemGet8Word({pid,FU(base)+{16{offset[15]},offset}})Path(S1814,S1625)
	S1816= CtrlDCacheReg=0                                      Premise(F1220)
	S1817= CtrlASIDIn=0                                         Premise(F1221)
	S1818= CtrlCP0=0                                            Premise(F1222)
	S1819= CP0[ASID]=pid                                        CP0-Hold(S1479,S1818)
	S1820= CtrlEPCIn=0                                          Premise(F1223)
	S1821= CtrlExCodeIn=0                                       Premise(F1224)
	S1822= CtrlDR_DMMU1=0                                       Premise(F1225)
	S1823= CtrlDR_DMMU2=0                                       Premise(F1226)
	S1824= CtrlDR_WB=0                                          Premise(F1227)
	S1825= [DR_WB]=a                                            DR_WB-Hold(S1485,S1824)
	S1826= CtrlIR_DMMU1=0                                       Premise(F1228)
	S1827= [IR_DMMU1]={35,rS,rT,offset}                         IR_DMMU1-Hold(S1487,S1826)
	S1828= CtrlIR_DMMU2=0                                       Premise(F1229)
	S1829= [IR_DMMU2]={35,rS,rT,offset}                         IR_DMMU2-Hold(S1489,S1828)
	S1830= CtrlIR_EX=0                                          Premise(F1230)
	S1831= [IR_EX]={35,rS,rT,offset}                            IR_EX-Hold(S1491,S1830)
	S1832= CtrlIR_ID=0                                          Premise(F1231)
	S1833= [IR_ID]={35,rS,rT,offset}                            IR_ID-Hold(S1493,S1832)
	S1834= CtrlIR_IMMU=0                                        Premise(F1232)
	S1835= CtrlIR_MEM=0                                         Premise(F1233)
	S1836= [IR_MEM]={35,rS,rT,offset}                           IR_MEM-Hold(S1496,S1835)
	S1837= CtrlIR_WB=0                                          Premise(F1234)
	S1838= [IR_WB]={35,rS,rT,offset}                            IR_WB-Hold(S1498,S1837)
	S1839= CtrlGPR=1                                            Premise(F1235)
	S1840= GPR[rT]=a                                            GPR-Write(S1686,S1725,S1839)
	S1841= CtrlIAddrReg=0                                       Premise(F1236)
	S1842= CtrlPC=0                                             Premise(F1237)
	S1843= CtrlPCInc=0                                          Premise(F1238)
	S1844= PC[CIA]=addr                                         PC-Hold(S1504,S1843)
	S1845= PC[Out]=addr+4                                       PC-Hold(S1505,S1842,S1843)
	S1846= CtrlIMem=0                                           Premise(F1239)
	S1847= IMem[{pid,addr}]={35,rS,rT,offset}                   IMem-Hold(S1507,S1846)
	S1848= CtrlICacheReg=0                                      Premise(F1240)
	S1849= CtrlIRMux=0                                          Premise(F1241)

POST	S1781= [A_EX]=FU(base)                                      A_EX-Hold(S1441,S1780)
	S1783= [B_EX]={16{offset[15]},offset}                       B_EX-Hold(S1443,S1782)
	S1785= [ALUOut_MEM]=FU(base)+{16{offset[15]},offset}        ALUOut_MEM-Hold(S1445,S1784)
	S1787= [ALUOut_DMMU1]=FU(base)+{16{offset[15]},offset}      ALUOut_DMMU1-Hold(S1447,S1786)
	S1789= [ALUOut_DMMU2]=FU(base)+{16{offset[15]},offset}      ALUOut_DMMU2-Hold(S1449,S1788)
	S1791= [ALUOut_WB]=FU(base)+{16{offset[15]},offset}         ALUOut_WB-Hold(S1451,S1790)
	S1797= DCache[line_FU(base)+{16{offset[15]},offset}]=DMemGet8Word({pid,FU(base)+{16{offset[15]},offset}})DCache-Hold(S1475,S1796)
	S1799= ICache[addr]={35,rS,rT,offset}                       ICache-Hold(S1458,S1798)
	S1803= [DAddrReg_DMMU1]={pid,FU(base)+{16{offset[15]},offset}}DAddrReg_DMMU1-Hold(S1462,S1802)
	S1805= [DAddrReg_DMMU2]={pid,FU(base)+{16{offset[15]},offset}}DAddrReg_DMMU2-Hold(S1464,S1804)
	S1809= DMem[{pid,FU(base)+{16{offset[15]},offset}}]=a       DMem-Hold(S1468,S1808)
	S1811= DMem[line_{pid,DCacheRLineEA()}]=DCacheRLineData()   DMem-Hold8Word(S1470,S1810)
	S1819= CP0[ASID]=pid                                        CP0-Hold(S1479,S1818)
	S1825= [DR_WB]=a                                            DR_WB-Hold(S1485,S1824)
	S1827= [IR_DMMU1]={35,rS,rT,offset}                         IR_DMMU1-Hold(S1487,S1826)
	S1829= [IR_DMMU2]={35,rS,rT,offset}                         IR_DMMU2-Hold(S1489,S1828)
	S1831= [IR_EX]={35,rS,rT,offset}                            IR_EX-Hold(S1491,S1830)
	S1833= [IR_ID]={35,rS,rT,offset}                            IR_ID-Hold(S1493,S1832)
	S1836= [IR_MEM]={35,rS,rT,offset}                           IR_MEM-Hold(S1496,S1835)
	S1838= [IR_WB]={35,rS,rT,offset}                            IR_WB-Hold(S1498,S1837)
	S1840= GPR[rT]=a                                            GPR-Write(S1686,S1725,S1839)
	S1844= PC[CIA]=addr                                         PC-Hold(S1504,S1843)
	S1845= PC[Out]=addr+4                                       PC-Hold(S1505,S1842,S1843)
	S1847= IMem[{pid,addr}]={35,rS,rT,offset}                   IMem-Hold(S1507,S1846)

