#!/bin/sh -e
# This file is automatically generated by VCS.  Any changes you make
# to it will be overwritten the next time VCS is run.
vcs '-full64' '-notice' '-line' '+lint=all,noVCDE,noONGS,noUI' '+warn=noTMR' '-error=PCWM-L' '-timescale=1ns/10ps' '-quiet' '+incdir+../src' '+v2k' '+vcs+lic+wait' '+vcs+initreg+0' '+vcs+initmem+0' '+define+no_cache_mem' '+rad' '-top' 'rocketTestHarness' '-debug_pp' '+define+INPUT_DELAY=0.24' '+define+CLOCK_PERIOD=1.6' '../src/ALUop.vh' '../src/const.vh' '../src/Opcode.vh' '../src/ALUdec.v' '../src/ALUTestbench.v' '../src/ALUTestVectorTestbench.v' '../src/ALU.v' '../src/backup_mem.v' '../src/Cache.v' '../src/controller.v' '../src/datapath.v' '../src/Memory141.v' '../src/no_cache_mem.v' '../src/Riscv141.v' '../src/riscv_arbiter.v' '../src/riscv_test_harness.v' '../src/riscv_top.v' '/home/ff/eecs151/stdcells/synopsys-32nm/multi_vt/verilog/sram.v' '/home/ff/eecs151/stdcells/synopsys-32nm/multi_vt/verilog/SRAM1RW256x128_new.v' '/home/ff/eecs151/stdcells/synopsys-32nm/multi_vt/verilog/SRAM1RW64x32_new.v' '-o' 'simv-alu-vlsi' '-top' 'ALUTestbench'  -static_dbgen_only -daidir=$1 2>&1
