INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -3, Delay Type: max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
WARNING: [Timing 38-242] The property HD.CLK_SRC of clock port "clk" is not set. In out-of-context mode, this prevents timing estimation for clock delay/skew
Resolution: Set the HD.CLK_SRC property of the out-of-context port to the location of the clock buffer instance in the top-level design
INFO: [Timing 38-78] ReportTimingParams: -max_paths 1 -nworst 1 -delay_type max -sort_by slack.
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.2 (lin64) Build 5239630 Fri Nov 08 22:34:34 MST 2024
| Date         : Tue Dec 16 16:48:19 2025
| Host         : lap-inf133 running 64-bit Ubuntu 24.04.3 LTS
| Command      : report_timing
| Design       : kernel_3mm
| Device       : 7k160t-fbg484
| Speed File   : -3  PRODUCTION 1.12 2017-02-17
| Design State : Routed
---------------------------------------------------------------------------------------------------------------------------------------------

Timing Report

Slack (VIOLATED) :        -0.091ns  (required time - arrival time)
  Source:                 lsq3/handshake_lsq_lsq3_core/ldq_addr_2_q_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.535ns period=5.070ns})
  Destination:            lsq3/handshake_lsq_lsq3_core/ldq_data_2_q_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.535ns period=5.070ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.070ns  (clk rise@5.070ns - clk rise@0.000ns)
  Data Path Delay:        4.906ns  (logic 1.051ns (21.421%)  route 3.855ns (78.579%))
  Logic Levels:           11  (CARRY4=2 LUT1=1 LUT3=1 LUT4=2 LUT5=1 LUT6=4)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.483ns = ( 5.553 - 5.070 ) 
    Source Clock Delay      (SCD):    0.508ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=3965, unset)         0.508     0.508    lsq3/handshake_lsq_lsq3_core/clk
    SLICE_X78Y143        FDRE                                         r  lsq3/handshake_lsq_lsq3_core/ldq_addr_2_q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X78Y143        FDRE (Prop_fdre_C_Q)         0.254     0.762 r  lsq3/handshake_lsq_lsq3_core/ldq_addr_2_q_reg[3]/Q
                         net (fo=9, routed)           0.679     1.441    lsq3/handshake_lsq_lsq3_core/ldq_addr_2_q[3]
    SLICE_X74Y143        LUT6 (Prop_lut6_I0_O)        0.043     1.484 r  lsq3/handshake_lsq_lsq3_core/G_loadEn_INST_0_i_164/O
                         net (fo=1, routed)           0.359     1.843    lsq3/handshake_lsq_lsq3_core/G_loadEn_INST_0_i_164_n_0
    SLICE_X74Y143        LUT4 (Prop_lut4_I3_O)        0.043     1.886 f  lsq3/handshake_lsq_lsq3_core/G_loadEn_INST_0_i_106/O
                         net (fo=4, routed)           0.314     2.200    lsq3/handshake_lsq_lsq3_core/G_loadEn_INST_0_i_106_n_0
    SLICE_X71Y143        LUT4 (Prop_lut4_I1_O)        0.043     2.243 f  lsq3/handshake_lsq_lsq3_core/G_loadEn_INST_0_i_48/O
                         net (fo=5, routed)           0.398     2.641    lsq3/handshake_lsq_lsq3_core/ld_st_conflict_2_5
    SLICE_X71Y147        LUT1 (Prop_lut1_I0_O)        0.043     2.684 r  lsq3/handshake_lsq_lsq3_core/ldq_data_2_q[31]_i_17/O
                         net (fo=1, routed)           0.000     2.684    lsq3/handshake_lsq_lsq3_core/ldq_data_2_q[31]_i_17_n_0
    SLICE_X71Y147        CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.188     2.872 r  lsq3/handshake_lsq_lsq3_core/ldq_data_2_q_reg[31]_i_10/CO[3]
                         net (fo=1, routed)           0.000     2.872    lsq3/handshake_lsq_lsq3_core/ldq_data_2_q_reg[31]_i_10_n_0
    SLICE_X71Y148        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.145     3.017 f  lsq3/handshake_lsq_lsq3_core/ldq_data_2_q_reg[21]_i_6/O[3]
                         net (fo=1, routed)           0.263     3.281    lsq3/handshake_lsq_lsq3_core/TEMP_40_double_out1[15]
    SLICE_X67Y146        LUT3 (Prop_lut3_I0_O)        0.120     3.401 f  lsq3/handshake_lsq_lsq3_core/ldq_data_2_q[21]_i_4/O
                         net (fo=33, routed)          0.173     3.573    lsq3/handshake_lsq_lsq3_core/ldq_data_2_q[21]_i_4_n_0
    SLICE_X66Y145        LUT6 (Prop_lut6_I0_O)        0.043     3.616 r  lsq3/handshake_lsq_lsq3_core/ldq_issue_2_q_i_11/O
                         net (fo=1, routed)           0.269     3.885    lsq3/handshake_lsq_lsq3_core/ldq_issue_2_q_i_11_n_0
    SLICE_X66Y145        LUT6 (Prop_lut6_I5_O)        0.043     3.928 r  lsq3/handshake_lsq_lsq3_core/ldq_issue_2_q_i_8/O
                         net (fo=1, routed)           0.426     4.354    lsq3/handshake_lsq_lsq3_core/ldq_issue_2_q_i_8_n_0
    SLICE_X63Y144        LUT6 (Prop_lut6_I4_O)        0.043     4.397 r  lsq3/handshake_lsq_lsq3_core/ldq_issue_2_q_i_3/O
                         net (fo=2, routed)           0.169     4.566    lsq3/handshake_lsq_lsq3_core/ldq_issue_2_q_i_3_n_0
    SLICE_X63Y145        LUT5 (Prop_lut5_I0_O)        0.043     4.609 r  lsq3/handshake_lsq_lsq3_core/ldq_data_2_q[31]_i_1/O
                         net (fo=33, routed)          0.805     5.414    lsq3/handshake_lsq_lsq3_core/p_31_in
    SLICE_X43Y135        FDRE                                         r  lsq3/handshake_lsq_lsq3_core/ldq_data_2_q_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        5.070     5.070 r  
                                                      0.000     5.070 r  clk (IN)
                         net (fo=3965, unset)         0.483     5.553    lsq3/handshake_lsq_lsq3_core/clk
    SLICE_X43Y135        FDRE                                         r  lsq3/handshake_lsq_lsq3_core/ldq_data_2_q_reg[3]/C
                         clock pessimism              0.000     5.553    
                         clock uncertainty           -0.035     5.517    
    SLICE_X43Y135        FDRE (Setup_fdre_C_CE)      -0.194     5.323    lsq3/handshake_lsq_lsq3_core/ldq_data_2_q_reg[3]
  -------------------------------------------------------------------
                         required time                          5.323    
                         arrival time                          -5.414    
  -------------------------------------------------------------------
                         slack                                 -0.091    




