#-----------------------------------------------------------
# Vivado v2018.3 (64-bit)
# SW Build 2405991 on Thu Dec  6 23:36:41 MST 2018
# IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
# Start of session at: Sat Mar 14 13:34:36 2020
# Process ID: 18447
# Current directory: /home/gsaied/Desktop/old_rtl/fire4_5_expand1
# Command line: vivado -mode tcl -source synth.tcl
# Log file: /home/gsaied/Desktop/old_rtl/fire4_5_expand1/vivado.log
# Journal file: /home/gsaied/Desktop/old_rtl/fire4_5_expand1/vivado.jou
#-----------------------------------------------------------
source synth.tcl
# read_verilog -sv [ glob *.sv ] 
# create_fileset -constrset constr
# add_files -fileset constr temp.xdc
# set_param synth.elaboration.rodinMoreOptions "rt::set_parameter var_size_limit 4194304"
# synth_design -top [lindex [find_top] 0] -part xc7vx690t -flatten_hierarchy rebuilt -directive AreaOptimized_high -constrset constr -mode out_of_context
Command: synth_design -top fire4_5_expand_1 -part xc7vx690t -flatten_hierarchy rebuilt -directive AreaOptimized_high -constrset constr -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7vx690t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7vx690t'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 18489 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:04 . Memory (MB): peak = 1426.727 ; gain = 55.000 ; free physical = 2043 ; free virtual = 7059
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'fire4_5_expand_1' [/home/gsaied/Desktop/old_rtl/fire4_5_expand1/fire4_5_expand1.sv:10]
	Parameter WOUT bound to: 32 - type: integer 
	Parameter DSP_NO bound to: 128 - type: integer 
	Parameter W_IN bound to: 32 - type: integer 
	Parameter WIDTH bound to: 16 - type: integer 
	Parameter CHIN bound to: 32 - type: integer 
	Parameter KERNEL_DIM bound to: 1 - type: integer 
	Parameter CHOUT bound to: 128 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'mac' [/home/gsaied/Desktop/old_rtl/fire4_5_expand1/mac.sv:1]
INFO: [Synth 8-6155] done synthesizing module 'mac' (1#1) [/home/gsaied/Desktop/old_rtl/fire4_5_expand1/mac.sv:1]
INFO: [Synth 8-5534] Detected attribute (* dont_touch = "yes" *) [/home/gsaied/Desktop/old_rtl/fire4_5_expand1/fire4_5_expand1.sv:221]
INFO: [Synth 8-5534] Detected attribute (* dont_touch = "yes" *) [/home/gsaied/Desktop/old_rtl/fire4_5_expand1/fire4_5_expand1.sv:222]
INFO: [Synth 8-6157] synthesizing module 'biasing_fire4_expand1' [/home/gsaied/Desktop/old_rtl/fire4_5_expand1/biasing_fire4_expand1.sv:2]
INFO: [Synth 8-6155] done synthesizing module 'biasing_fire4_expand1' (2#1) [/home/gsaied/Desktop/old_rtl/fire4_5_expand1/biasing_fire4_expand1.sv:2]
INFO: [Synth 8-6157] synthesizing module 'biasing_fire5_expand1' [/home/gsaied/Desktop/old_rtl/fire4_5_expand1/biasing_fire5_expand1.sv:2]
INFO: [Synth 8-6155] done synthesizing module 'biasing_fire5_expand1' (3#1) [/home/gsaied/Desktop/old_rtl/fire4_5_expand1/biasing_fire5_expand1.sv:2]
INFO: [Synth 8-6157] synthesizing module 'rom_fire4_expand1' [/home/gsaied/Desktop/old_rtl/fire4_5_expand1/rom_fire4_expand1.sv:3]
	Parameter WIDTH bound to: 16 - type: integer 
	Parameter KERNEL bound to: 1 - type: integer 
	Parameter ADDR bound to: 5 - type: integer 
	Parameter NUM bound to: 128 - type: integer 
INFO: [Synth 8-5534] Detected attribute (* rom_style = "{distributed}" *) [/home/gsaied/Desktop/old_rtl/fire4_5_expand1/rom_fire4_expand1.sv:16]
INFO: [Synth 8-5534] Detected attribute (* rom_style = "{distributed}" *) [/home/gsaied/Desktop/old_rtl/fire4_5_expand1/rom_fire4_expand1.sv:19]
INFO: [Synth 8-5534] Detected attribute (* rom_style = "{distributed}" *) [/home/gsaied/Desktop/old_rtl/fire4_5_expand1/rom_fire4_expand1.sv:22]
INFO: [Synth 8-5534] Detected attribute (* rom_style = "{distributed}" *) [/home/gsaied/Desktop/old_rtl/fire4_5_expand1/rom_fire4_expand1.sv:25]
INFO: [Synth 8-5534] Detected attribute (* rom_style = "{distributed}" *) [/home/gsaied/Desktop/old_rtl/fire4_5_expand1/rom_fire4_expand1.sv:28]
INFO: [Synth 8-5534] Detected attribute (* rom_style = "{distributed}" *) [/home/gsaied/Desktop/old_rtl/fire4_5_expand1/rom_fire4_expand1.sv:31]
INFO: [Synth 8-5534] Detected attribute (* rom_style = "{distributed}" *) [/home/gsaied/Desktop/old_rtl/fire4_5_expand1/rom_fire4_expand1.sv:34]
INFO: [Synth 8-5534] Detected attribute (* rom_style = "{distributed}" *) [/home/gsaied/Desktop/old_rtl/fire4_5_expand1/rom_fire4_expand1.sv:37]
INFO: [Synth 8-5534] Detected attribute (* rom_style = "{distributed}" *) [/home/gsaied/Desktop/old_rtl/fire4_5_expand1/rom_fire4_expand1.sv:40]
INFO: [Synth 8-5534] Detected attribute (* rom_style = "{distributed}" *) [/home/gsaied/Desktop/old_rtl/fire4_5_expand1/rom_fire4_expand1.sv:43]
INFO: [Synth 8-5534] Detected attribute (* rom_style = "{distributed}" *) [/home/gsaied/Desktop/old_rtl/fire4_5_expand1/rom_fire4_expand1.sv:46]
INFO: [Synth 8-5534] Detected attribute (* rom_style = "{distributed}" *) [/home/gsaied/Desktop/old_rtl/fire4_5_expand1/rom_fire4_expand1.sv:49]
INFO: [Synth 8-5534] Detected attribute (* rom_style = "{distributed}" *) [/home/gsaied/Desktop/old_rtl/fire4_5_expand1/rom_fire4_expand1.sv:52]
INFO: [Synth 8-5534] Detected attribute (* rom_style = "{distributed}" *) [/home/gsaied/Desktop/old_rtl/fire4_5_expand1/rom_fire4_expand1.sv:55]
INFO: [Synth 8-5534] Detected attribute (* rom_style = "{distributed}" *) [/home/gsaied/Desktop/old_rtl/fire4_5_expand1/rom_fire4_expand1.sv:58]
INFO: [Synth 8-5534] Detected attribute (* rom_style = "{distributed}" *) [/home/gsaied/Desktop/old_rtl/fire4_5_expand1/rom_fire4_expand1.sv:61]
INFO: [Synth 8-5534] Detected attribute (* rom_style = "{distributed}" *) [/home/gsaied/Desktop/old_rtl/fire4_5_expand1/rom_fire4_expand1.sv:64]
INFO: [Synth 8-5534] Detected attribute (* rom_style = "{distributed}" *) [/home/gsaied/Desktop/old_rtl/fire4_5_expand1/rom_fire4_expand1.sv:67]
INFO: [Synth 8-5534] Detected attribute (* rom_style = "{distributed}" *) [/home/gsaied/Desktop/old_rtl/fire4_5_expand1/rom_fire4_expand1.sv:70]
INFO: [Synth 8-5534] Detected attribute (* rom_style = "{distributed}" *) [/home/gsaied/Desktop/old_rtl/fire4_5_expand1/rom_fire4_expand1.sv:73]
INFO: [Synth 8-5534] Detected attribute (* rom_style = "{distributed}" *) [/home/gsaied/Desktop/old_rtl/fire4_5_expand1/rom_fire4_expand1.sv:76]
INFO: [Synth 8-5534] Detected attribute (* rom_style = "{distributed}" *) [/home/gsaied/Desktop/old_rtl/fire4_5_expand1/rom_fire4_expand1.sv:79]
INFO: [Synth 8-5534] Detected attribute (* rom_style = "{distributed}" *) [/home/gsaied/Desktop/old_rtl/fire4_5_expand1/rom_fire4_expand1.sv:82]
INFO: [Synth 8-5534] Detected attribute (* rom_style = "{distributed}" *) [/home/gsaied/Desktop/old_rtl/fire4_5_expand1/rom_fire4_expand1.sv:85]
INFO: [Synth 8-5534] Detected attribute (* rom_style = "{distributed}" *) [/home/gsaied/Desktop/old_rtl/fire4_5_expand1/rom_fire4_expand1.sv:88]
INFO: [Synth 8-5534] Detected attribute (* rom_style = "{distributed}" *) [/home/gsaied/Desktop/old_rtl/fire4_5_expand1/rom_fire4_expand1.sv:91]
INFO: [Synth 8-5534] Detected attribute (* rom_style = "{distributed}" *) [/home/gsaied/Desktop/old_rtl/fire4_5_expand1/rom_fire4_expand1.sv:94]
INFO: [Synth 8-5534] Detected attribute (* rom_style = "{distributed}" *) [/home/gsaied/Desktop/old_rtl/fire4_5_expand1/rom_fire4_expand1.sv:97]
INFO: [Synth 8-5534] Detected attribute (* rom_style = "{distributed}" *) [/home/gsaied/Desktop/old_rtl/fire4_5_expand1/rom_fire4_expand1.sv:100]
INFO: [Synth 8-5534] Detected attribute (* rom_style = "{distributed}" *) [/home/gsaied/Desktop/old_rtl/fire4_5_expand1/rom_fire4_expand1.sv:103]
INFO: [Synth 8-5534] Detected attribute (* rom_style = "{distributed}" *) [/home/gsaied/Desktop/old_rtl/fire4_5_expand1/rom_fire4_expand1.sv:106]
INFO: [Synth 8-5534] Detected attribute (* rom_style = "{distributed}" *) [/home/gsaied/Desktop/old_rtl/fire4_5_expand1/rom_fire4_expand1.sv:109]
INFO: [Synth 8-5534] Detected attribute (* rom_style = "{distributed}" *) [/home/gsaied/Desktop/old_rtl/fire4_5_expand1/rom_fire4_expand1.sv:112]
INFO: [Synth 8-5534] Detected attribute (* rom_style = "{distributed}" *) [/home/gsaied/Desktop/old_rtl/fire4_5_expand1/rom_fire4_expand1.sv:115]
INFO: [Synth 8-5534] Detected attribute (* rom_style = "{distributed}" *) [/home/gsaied/Desktop/old_rtl/fire4_5_expand1/rom_fire4_expand1.sv:118]
INFO: [Synth 8-5534] Detected attribute (* rom_style = "{distributed}" *) [/home/gsaied/Desktop/old_rtl/fire4_5_expand1/rom_fire4_expand1.sv:121]
INFO: [Synth 8-5534] Detected attribute (* rom_style = "{distributed}" *) [/home/gsaied/Desktop/old_rtl/fire4_5_expand1/rom_fire4_expand1.sv:124]
INFO: [Synth 8-5534] Detected attribute (* rom_style = "{distributed}" *) [/home/gsaied/Desktop/old_rtl/fire4_5_expand1/rom_fire4_expand1.sv:127]
INFO: [Synth 8-5534] Detected attribute (* rom_style = "{distributed}" *) [/home/gsaied/Desktop/old_rtl/fire4_5_expand1/rom_fire4_expand1.sv:130]
INFO: [Synth 8-5534] Detected attribute (* rom_style = "{distributed}" *) [/home/gsaied/Desktop/old_rtl/fire4_5_expand1/rom_fire4_expand1.sv:133]
INFO: [Synth 8-5534] Detected attribute (* rom_style = "{distributed}" *) [/home/gsaied/Desktop/old_rtl/fire4_5_expand1/rom_fire4_expand1.sv:136]
INFO: [Synth 8-5534] Detected attribute (* rom_style = "{distributed}" *) [/home/gsaied/Desktop/old_rtl/fire4_5_expand1/rom_fire4_expand1.sv:139]
INFO: [Synth 8-5534] Detected attribute (* rom_style = "{distributed}" *) [/home/gsaied/Desktop/old_rtl/fire4_5_expand1/rom_fire4_expand1.sv:142]
INFO: [Synth 8-5534] Detected attribute (* rom_style = "{distributed}" *) [/home/gsaied/Desktop/old_rtl/fire4_5_expand1/rom_fire4_expand1.sv:145]
INFO: [Synth 8-5534] Detected attribute (* rom_style = "{distributed}" *) [/home/gsaied/Desktop/old_rtl/fire4_5_expand1/rom_fire4_expand1.sv:148]
INFO: [Synth 8-5534] Detected attribute (* rom_style = "{distributed}" *) [/home/gsaied/Desktop/old_rtl/fire4_5_expand1/rom_fire4_expand1.sv:151]
INFO: [Synth 8-5534] Detected attribute (* rom_style = "{distributed}" *) [/home/gsaied/Desktop/old_rtl/fire4_5_expand1/rom_fire4_expand1.sv:154]
INFO: [Synth 8-5534] Detected attribute (* rom_style = "{distributed}" *) [/home/gsaied/Desktop/old_rtl/fire4_5_expand1/rom_fire4_expand1.sv:157]
INFO: [Synth 8-5534] Detected attribute (* rom_style = "{distributed}" *) [/home/gsaied/Desktop/old_rtl/fire4_5_expand1/rom_fire4_expand1.sv:160]
INFO: [Synth 8-5534] Detected attribute (* rom_style = "{distributed}" *) [/home/gsaied/Desktop/old_rtl/fire4_5_expand1/rom_fire4_expand1.sv:163]
INFO: [Synth 8-5534] Detected attribute (* rom_style = "{distributed}" *) [/home/gsaied/Desktop/old_rtl/fire4_5_expand1/rom_fire4_expand1.sv:166]
INFO: [Synth 8-5534] Detected attribute (* rom_style = "{distributed}" *) [/home/gsaied/Desktop/old_rtl/fire4_5_expand1/rom_fire4_expand1.sv:169]
INFO: [Synth 8-5534] Detected attribute (* rom_style = "{distributed}" *) [/home/gsaied/Desktop/old_rtl/fire4_5_expand1/rom_fire4_expand1.sv:172]
INFO: [Synth 8-5534] Detected attribute (* rom_style = "{distributed}" *) [/home/gsaied/Desktop/old_rtl/fire4_5_expand1/rom_fire4_expand1.sv:175]
INFO: [Synth 8-5534] Detected attribute (* rom_style = "{distributed}" *) [/home/gsaied/Desktop/old_rtl/fire4_5_expand1/rom_fire4_expand1.sv:178]
INFO: [Synth 8-5534] Detected attribute (* rom_style = "{distributed}" *) [/home/gsaied/Desktop/old_rtl/fire4_5_expand1/rom_fire4_expand1.sv:181]
INFO: [Synth 8-5534] Detected attribute (* rom_style = "{distributed}" *) [/home/gsaied/Desktop/old_rtl/fire4_5_expand1/rom_fire4_expand1.sv:184]
INFO: [Synth 8-5534] Detected attribute (* rom_style = "{distributed}" *) [/home/gsaied/Desktop/old_rtl/fire4_5_expand1/rom_fire4_expand1.sv:187]
INFO: [Synth 8-5534] Detected attribute (* rom_style = "{distributed}" *) [/home/gsaied/Desktop/old_rtl/fire4_5_expand1/rom_fire4_expand1.sv:190]
INFO: [Synth 8-5534] Detected attribute (* rom_style = "{distributed}" *) [/home/gsaied/Desktop/old_rtl/fire4_5_expand1/rom_fire4_expand1.sv:193]
INFO: [Synth 8-5534] Detected attribute (* rom_style = "{distributed}" *) [/home/gsaied/Desktop/old_rtl/fire4_5_expand1/rom_fire4_expand1.sv:196]
INFO: [Synth 8-5534] Detected attribute (* rom_style = "{distributed}" *) [/home/gsaied/Desktop/old_rtl/fire4_5_expand1/rom_fire4_expand1.sv:199]
INFO: [Synth 8-5534] Detected attribute (* rom_style = "{distributed}" *) [/home/gsaied/Desktop/old_rtl/fire4_5_expand1/rom_fire4_expand1.sv:202]
INFO: [Synth 8-5534] Detected attribute (* rom_style = "{distributed}" *) [/home/gsaied/Desktop/old_rtl/fire4_5_expand1/rom_fire4_expand1.sv:205]
INFO: [Synth 8-5534] Detected attribute (* rom_style = "{distributed}" *) [/home/gsaied/Desktop/old_rtl/fire4_5_expand1/rom_fire4_expand1.sv:208]
INFO: [Synth 8-5534] Detected attribute (* rom_style = "{distributed}" *) [/home/gsaied/Desktop/old_rtl/fire4_5_expand1/rom_fire4_expand1.sv:211]
INFO: [Synth 8-5534] Detected attribute (* rom_style = "{distributed}" *) [/home/gsaied/Desktop/old_rtl/fire4_5_expand1/rom_fire4_expand1.sv:214]
INFO: [Synth 8-5534] Detected attribute (* rom_style = "{distributed}" *) [/home/gsaied/Desktop/old_rtl/fire4_5_expand1/rom_fire4_expand1.sv:217]
INFO: [Synth 8-5534] Detected attribute (* rom_style = "{distributed}" *) [/home/gsaied/Desktop/old_rtl/fire4_5_expand1/rom_fire4_expand1.sv:220]
INFO: [Synth 8-5534] Detected attribute (* rom_style = "{distributed}" *) [/home/gsaied/Desktop/old_rtl/fire4_5_expand1/rom_fire4_expand1.sv:223]
INFO: [Synth 8-5534] Detected attribute (* rom_style = "{distributed}" *) [/home/gsaied/Desktop/old_rtl/fire4_5_expand1/rom_fire4_expand1.sv:226]
INFO: [Synth 8-5534] Detected attribute (* rom_style = "{distributed}" *) [/home/gsaied/Desktop/old_rtl/fire4_5_expand1/rom_fire4_expand1.sv:229]
INFO: [Synth 8-5534] Detected attribute (* rom_style = "{distributed}" *) [/home/gsaied/Desktop/old_rtl/fire4_5_expand1/rom_fire4_expand1.sv:232]
INFO: [Synth 8-5534] Detected attribute (* rom_style = "{distributed}" *) [/home/gsaied/Desktop/old_rtl/fire4_5_expand1/rom_fire4_expand1.sv:235]
INFO: [Synth 8-5534] Detected attribute (* rom_style = "{distributed}" *) [/home/gsaied/Desktop/old_rtl/fire4_5_expand1/rom_fire4_expand1.sv:238]
INFO: [Synth 8-5534] Detected attribute (* rom_style = "{distributed}" *) [/home/gsaied/Desktop/old_rtl/fire4_5_expand1/rom_fire4_expand1.sv:241]
INFO: [Synth 8-5534] Detected attribute (* rom_style = "{distributed}" *) [/home/gsaied/Desktop/old_rtl/fire4_5_expand1/rom_fire4_expand1.sv:244]
INFO: [Synth 8-5534] Detected attribute (* rom_style = "{distributed}" *) [/home/gsaied/Desktop/old_rtl/fire4_5_expand1/rom_fire4_expand1.sv:247]
INFO: [Synth 8-5534] Detected attribute (* rom_style = "{distributed}" *) [/home/gsaied/Desktop/old_rtl/fire4_5_expand1/rom_fire4_expand1.sv:250]
INFO: [Synth 8-5534] Detected attribute (* rom_style = "{distributed}" *) [/home/gsaied/Desktop/old_rtl/fire4_5_expand1/rom_fire4_expand1.sv:253]
INFO: [Synth 8-5534] Detected attribute (* rom_style = "{distributed}" *) [/home/gsaied/Desktop/old_rtl/fire4_5_expand1/rom_fire4_expand1.sv:256]
INFO: [Synth 8-5534] Detected attribute (* rom_style = "{distributed}" *) [/home/gsaied/Desktop/old_rtl/fire4_5_expand1/rom_fire4_expand1.sv:259]
INFO: [Synth 8-5534] Detected attribute (* rom_style = "{distributed}" *) [/home/gsaied/Desktop/old_rtl/fire4_5_expand1/rom_fire4_expand1.sv:262]
INFO: [Synth 8-5534] Detected attribute (* rom_style = "{distributed}" *) [/home/gsaied/Desktop/old_rtl/fire4_5_expand1/rom_fire4_expand1.sv:265]
INFO: [Synth 8-5534] Detected attribute (* rom_style = "{distributed}" *) [/home/gsaied/Desktop/old_rtl/fire4_5_expand1/rom_fire4_expand1.sv:268]
INFO: [Synth 8-5534] Detected attribute (* rom_style = "{distributed}" *) [/home/gsaied/Desktop/old_rtl/fire4_5_expand1/rom_fire4_expand1.sv:271]
INFO: [Synth 8-5534] Detected attribute (* rom_style = "{distributed}" *) [/home/gsaied/Desktop/old_rtl/fire4_5_expand1/rom_fire4_expand1.sv:274]
INFO: [Synth 8-5534] Detected attribute (* rom_style = "{distributed}" *) [/home/gsaied/Desktop/old_rtl/fire4_5_expand1/rom_fire4_expand1.sv:277]
INFO: [Synth 8-5534] Detected attribute (* rom_style = "{distributed}" *) [/home/gsaied/Desktop/old_rtl/fire4_5_expand1/rom_fire4_expand1.sv:280]
INFO: [Synth 8-5534] Detected attribute (* rom_style = "{distributed}" *) [/home/gsaied/Desktop/old_rtl/fire4_5_expand1/rom_fire4_expand1.sv:283]
INFO: [Synth 8-5534] Detected attribute (* rom_style = "{distributed}" *) [/home/gsaied/Desktop/old_rtl/fire4_5_expand1/rom_fire4_expand1.sv:286]
INFO: [Synth 8-5534] Detected attribute (* rom_style = "{distributed}" *) [/home/gsaied/Desktop/old_rtl/fire4_5_expand1/rom_fire4_expand1.sv:289]
INFO: [Synth 8-5534] Detected attribute (* rom_style = "{distributed}" *) [/home/gsaied/Desktop/old_rtl/fire4_5_expand1/rom_fire4_expand1.sv:292]
INFO: [Synth 8-5534] Detected attribute (* rom_style = "{distributed}" *) [/home/gsaied/Desktop/old_rtl/fire4_5_expand1/rom_fire4_expand1.sv:295]
INFO: [Synth 8-5534] Detected attribute (* rom_style = "{distributed}" *) [/home/gsaied/Desktop/old_rtl/fire4_5_expand1/rom_fire4_expand1.sv:298]
INFO: [Synth 8-5534] Detected attribute (* rom_style = "{distributed}" *) [/home/gsaied/Desktop/old_rtl/fire4_5_expand1/rom_fire4_expand1.sv:301]
INFO: [Synth 8-5534] Detected attribute (* rom_style = "{distributed}" *) [/home/gsaied/Desktop/old_rtl/fire4_5_expand1/rom_fire4_expand1.sv:304]
INFO: [Synth 8-5534] Detected attribute (* rom_style = "{distributed}" *) [/home/gsaied/Desktop/old_rtl/fire4_5_expand1/rom_fire4_expand1.sv:307]
INFO: [Common 17-14] Message 'Synth 8-5534' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-3876] $readmem data file 'file_fire4_expand1_1.mem' is read successfully [/home/gsaied/Desktop/old_rtl/fire4_5_expand1/rom_fire4_expand1.sv:399]
INFO: [Synth 8-3876] $readmem data file 'file_fire4_expand1_2.mem' is read successfully [/home/gsaied/Desktop/old_rtl/fire4_5_expand1/rom_fire4_expand1.sv:400]
INFO: [Synth 8-3876] $readmem data file 'file_fire4_expand1_3.mem' is read successfully [/home/gsaied/Desktop/old_rtl/fire4_5_expand1/rom_fire4_expand1.sv:401]
INFO: [Synth 8-3876] $readmem data file 'file_fire4_expand1_4.mem' is read successfully [/home/gsaied/Desktop/old_rtl/fire4_5_expand1/rom_fire4_expand1.sv:402]
INFO: [Synth 8-3876] $readmem data file 'file_fire4_expand1_5.mem' is read successfully [/home/gsaied/Desktop/old_rtl/fire4_5_expand1/rom_fire4_expand1.sv:403]
INFO: [Synth 8-3876] $readmem data file 'file_fire4_expand1_6.mem' is read successfully [/home/gsaied/Desktop/old_rtl/fire4_5_expand1/rom_fire4_expand1.sv:404]
INFO: [Synth 8-3876] $readmem data file 'file_fire4_expand1_7.mem' is read successfully [/home/gsaied/Desktop/old_rtl/fire4_5_expand1/rom_fire4_expand1.sv:405]
INFO: [Synth 8-3876] $readmem data file 'file_fire4_expand1_8.mem' is read successfully [/home/gsaied/Desktop/old_rtl/fire4_5_expand1/rom_fire4_expand1.sv:406]
INFO: [Synth 8-3876] $readmem data file 'file_fire4_expand1_9.mem' is read successfully [/home/gsaied/Desktop/old_rtl/fire4_5_expand1/rom_fire4_expand1.sv:407]
INFO: [Synth 8-3876] $readmem data file 'file_fire4_expand1_10.mem' is read successfully [/home/gsaied/Desktop/old_rtl/fire4_5_expand1/rom_fire4_expand1.sv:408]
INFO: [Synth 8-3876] $readmem data file 'file_fire4_expand1_11.mem' is read successfully [/home/gsaied/Desktop/old_rtl/fire4_5_expand1/rom_fire4_expand1.sv:409]
INFO: [Synth 8-3876] $readmem data file 'file_fire4_expand1_12.mem' is read successfully [/home/gsaied/Desktop/old_rtl/fire4_5_expand1/rom_fire4_expand1.sv:410]
INFO: [Synth 8-3876] $readmem data file 'file_fire4_expand1_13.mem' is read successfully [/home/gsaied/Desktop/old_rtl/fire4_5_expand1/rom_fire4_expand1.sv:411]
INFO: [Synth 8-3876] $readmem data file 'file_fire4_expand1_14.mem' is read successfully [/home/gsaied/Desktop/old_rtl/fire4_5_expand1/rom_fire4_expand1.sv:412]
INFO: [Synth 8-3876] $readmem data file 'file_fire4_expand1_15.mem' is read successfully [/home/gsaied/Desktop/old_rtl/fire4_5_expand1/rom_fire4_expand1.sv:413]
INFO: [Synth 8-3876] $readmem data file 'file_fire4_expand1_16.mem' is read successfully [/home/gsaied/Desktop/old_rtl/fire4_5_expand1/rom_fire4_expand1.sv:414]
INFO: [Synth 8-3876] $readmem data file 'file_fire4_expand1_17.mem' is read successfully [/home/gsaied/Desktop/old_rtl/fire4_5_expand1/rom_fire4_expand1.sv:415]
INFO: [Synth 8-3876] $readmem data file 'file_fire4_expand1_18.mem' is read successfully [/home/gsaied/Desktop/old_rtl/fire4_5_expand1/rom_fire4_expand1.sv:416]
INFO: [Synth 8-3876] $readmem data file 'file_fire4_expand1_19.mem' is read successfully [/home/gsaied/Desktop/old_rtl/fire4_5_expand1/rom_fire4_expand1.sv:417]
INFO: [Synth 8-3876] $readmem data file 'file_fire4_expand1_20.mem' is read successfully [/home/gsaied/Desktop/old_rtl/fire4_5_expand1/rom_fire4_expand1.sv:418]
INFO: [Synth 8-3876] $readmem data file 'file_fire4_expand1_21.mem' is read successfully [/home/gsaied/Desktop/old_rtl/fire4_5_expand1/rom_fire4_expand1.sv:419]
INFO: [Synth 8-3876] $readmem data file 'file_fire4_expand1_22.mem' is read successfully [/home/gsaied/Desktop/old_rtl/fire4_5_expand1/rom_fire4_expand1.sv:420]
INFO: [Synth 8-3876] $readmem data file 'file_fire4_expand1_23.mem' is read successfully [/home/gsaied/Desktop/old_rtl/fire4_5_expand1/rom_fire4_expand1.sv:421]
INFO: [Synth 8-3876] $readmem data file 'file_fire4_expand1_24.mem' is read successfully [/home/gsaied/Desktop/old_rtl/fire4_5_expand1/rom_fire4_expand1.sv:422]
INFO: [Synth 8-3876] $readmem data file 'file_fire4_expand1_25.mem' is read successfully [/home/gsaied/Desktop/old_rtl/fire4_5_expand1/rom_fire4_expand1.sv:423]
INFO: [Synth 8-3876] $readmem data file 'file_fire4_expand1_26.mem' is read successfully [/home/gsaied/Desktop/old_rtl/fire4_5_expand1/rom_fire4_expand1.sv:424]
INFO: [Synth 8-3876] $readmem data file 'file_fire4_expand1_27.mem' is read successfully [/home/gsaied/Desktop/old_rtl/fire4_5_expand1/rom_fire4_expand1.sv:425]
INFO: [Synth 8-3876] $readmem data file 'file_fire4_expand1_28.mem' is read successfully [/home/gsaied/Desktop/old_rtl/fire4_5_expand1/rom_fire4_expand1.sv:426]
INFO: [Synth 8-3876] $readmem data file 'file_fire4_expand1_29.mem' is read successfully [/home/gsaied/Desktop/old_rtl/fire4_5_expand1/rom_fire4_expand1.sv:427]
INFO: [Synth 8-3876] $readmem data file 'file_fire4_expand1_30.mem' is read successfully [/home/gsaied/Desktop/old_rtl/fire4_5_expand1/rom_fire4_expand1.sv:428]
INFO: [Synth 8-3876] $readmem data file 'file_fire4_expand1_31.mem' is read successfully [/home/gsaied/Desktop/old_rtl/fire4_5_expand1/rom_fire4_expand1.sv:429]
INFO: [Synth 8-3876] $readmem data file 'file_fire4_expand1_32.mem' is read successfully [/home/gsaied/Desktop/old_rtl/fire4_5_expand1/rom_fire4_expand1.sv:430]
INFO: [Synth 8-3876] $readmem data file 'file_fire4_expand1_33.mem' is read successfully [/home/gsaied/Desktop/old_rtl/fire4_5_expand1/rom_fire4_expand1.sv:431]
INFO: [Synth 8-3876] $readmem data file 'file_fire4_expand1_34.mem' is read successfully [/home/gsaied/Desktop/old_rtl/fire4_5_expand1/rom_fire4_expand1.sv:432]
INFO: [Synth 8-3876] $readmem data file 'file_fire4_expand1_35.mem' is read successfully [/home/gsaied/Desktop/old_rtl/fire4_5_expand1/rom_fire4_expand1.sv:433]
INFO: [Synth 8-3876] $readmem data file 'file_fire4_expand1_36.mem' is read successfully [/home/gsaied/Desktop/old_rtl/fire4_5_expand1/rom_fire4_expand1.sv:434]
INFO: [Synth 8-3876] $readmem data file 'file_fire4_expand1_37.mem' is read successfully [/home/gsaied/Desktop/old_rtl/fire4_5_expand1/rom_fire4_expand1.sv:435]
INFO: [Synth 8-3876] $readmem data file 'file_fire4_expand1_38.mem' is read successfully [/home/gsaied/Desktop/old_rtl/fire4_5_expand1/rom_fire4_expand1.sv:436]
INFO: [Synth 8-3876] $readmem data file 'file_fire4_expand1_39.mem' is read successfully [/home/gsaied/Desktop/old_rtl/fire4_5_expand1/rom_fire4_expand1.sv:437]
INFO: [Synth 8-3876] $readmem data file 'file_fire4_expand1_40.mem' is read successfully [/home/gsaied/Desktop/old_rtl/fire4_5_expand1/rom_fire4_expand1.sv:438]
INFO: [Synth 8-3876] $readmem data file 'file_fire4_expand1_41.mem' is read successfully [/home/gsaied/Desktop/old_rtl/fire4_5_expand1/rom_fire4_expand1.sv:439]
INFO: [Synth 8-3876] $readmem data file 'file_fire4_expand1_42.mem' is read successfully [/home/gsaied/Desktop/old_rtl/fire4_5_expand1/rom_fire4_expand1.sv:440]
INFO: [Synth 8-3876] $readmem data file 'file_fire4_expand1_43.mem' is read successfully [/home/gsaied/Desktop/old_rtl/fire4_5_expand1/rom_fire4_expand1.sv:441]
INFO: [Synth 8-3876] $readmem data file 'file_fire4_expand1_44.mem' is read successfully [/home/gsaied/Desktop/old_rtl/fire4_5_expand1/rom_fire4_expand1.sv:442]
INFO: [Synth 8-3876] $readmem data file 'file_fire4_expand1_45.mem' is read successfully [/home/gsaied/Desktop/old_rtl/fire4_5_expand1/rom_fire4_expand1.sv:443]
INFO: [Synth 8-3876] $readmem data file 'file_fire4_expand1_46.mem' is read successfully [/home/gsaied/Desktop/old_rtl/fire4_5_expand1/rom_fire4_expand1.sv:444]
INFO: [Synth 8-3876] $readmem data file 'file_fire4_expand1_47.mem' is read successfully [/home/gsaied/Desktop/old_rtl/fire4_5_expand1/rom_fire4_expand1.sv:445]
INFO: [Synth 8-3876] $readmem data file 'file_fire4_expand1_48.mem' is read successfully [/home/gsaied/Desktop/old_rtl/fire4_5_expand1/rom_fire4_expand1.sv:446]
INFO: [Synth 8-3876] $readmem data file 'file_fire4_expand1_49.mem' is read successfully [/home/gsaied/Desktop/old_rtl/fire4_5_expand1/rom_fire4_expand1.sv:447]
INFO: [Synth 8-3876] $readmem data file 'file_fire4_expand1_50.mem' is read successfully [/home/gsaied/Desktop/old_rtl/fire4_5_expand1/rom_fire4_expand1.sv:448]
INFO: [Synth 8-3876] $readmem data file 'file_fire4_expand1_51.mem' is read successfully [/home/gsaied/Desktop/old_rtl/fire4_5_expand1/rom_fire4_expand1.sv:449]
INFO: [Synth 8-3876] $readmem data file 'file_fire4_expand1_52.mem' is read successfully [/home/gsaied/Desktop/old_rtl/fire4_5_expand1/rom_fire4_expand1.sv:450]
INFO: [Synth 8-3876] $readmem data file 'file_fire4_expand1_53.mem' is read successfully [/home/gsaied/Desktop/old_rtl/fire4_5_expand1/rom_fire4_expand1.sv:451]
INFO: [Synth 8-3876] $readmem data file 'file_fire4_expand1_54.mem' is read successfully [/home/gsaied/Desktop/old_rtl/fire4_5_expand1/rom_fire4_expand1.sv:452]
INFO: [Synth 8-3876] $readmem data file 'file_fire4_expand1_55.mem' is read successfully [/home/gsaied/Desktop/old_rtl/fire4_5_expand1/rom_fire4_expand1.sv:453]
INFO: [Synth 8-3876] $readmem data file 'file_fire4_expand1_56.mem' is read successfully [/home/gsaied/Desktop/old_rtl/fire4_5_expand1/rom_fire4_expand1.sv:454]
INFO: [Synth 8-3876] $readmem data file 'file_fire4_expand1_57.mem' is read successfully [/home/gsaied/Desktop/old_rtl/fire4_5_expand1/rom_fire4_expand1.sv:455]
INFO: [Synth 8-3876] $readmem data file 'file_fire4_expand1_58.mem' is read successfully [/home/gsaied/Desktop/old_rtl/fire4_5_expand1/rom_fire4_expand1.sv:456]
INFO: [Synth 8-3876] $readmem data file 'file_fire4_expand1_59.mem' is read successfully [/home/gsaied/Desktop/old_rtl/fire4_5_expand1/rom_fire4_expand1.sv:457]
INFO: [Synth 8-3876] $readmem data file 'file_fire4_expand1_60.mem' is read successfully [/home/gsaied/Desktop/old_rtl/fire4_5_expand1/rom_fire4_expand1.sv:458]
INFO: [Synth 8-3876] $readmem data file 'file_fire4_expand1_61.mem' is read successfully [/home/gsaied/Desktop/old_rtl/fire4_5_expand1/rom_fire4_expand1.sv:459]
INFO: [Synth 8-3876] $readmem data file 'file_fire4_expand1_62.mem' is read successfully [/home/gsaied/Desktop/old_rtl/fire4_5_expand1/rom_fire4_expand1.sv:460]
INFO: [Synth 8-3876] $readmem data file 'file_fire4_expand1_63.mem' is read successfully [/home/gsaied/Desktop/old_rtl/fire4_5_expand1/rom_fire4_expand1.sv:461]
INFO: [Synth 8-3876] $readmem data file 'file_fire4_expand1_64.mem' is read successfully [/home/gsaied/Desktop/old_rtl/fire4_5_expand1/rom_fire4_expand1.sv:462]
INFO: [Synth 8-3876] $readmem data file 'file_fire4_expand1_65.mem' is read successfully [/home/gsaied/Desktop/old_rtl/fire4_5_expand1/rom_fire4_expand1.sv:463]
INFO: [Synth 8-3876] $readmem data file 'file_fire4_expand1_66.mem' is read successfully [/home/gsaied/Desktop/old_rtl/fire4_5_expand1/rom_fire4_expand1.sv:464]
INFO: [Synth 8-3876] $readmem data file 'file_fire4_expand1_67.mem' is read successfully [/home/gsaied/Desktop/old_rtl/fire4_5_expand1/rom_fire4_expand1.sv:465]
INFO: [Synth 8-3876] $readmem data file 'file_fire4_expand1_68.mem' is read successfully [/home/gsaied/Desktop/old_rtl/fire4_5_expand1/rom_fire4_expand1.sv:466]
INFO: [Synth 8-3876] $readmem data file 'file_fire4_expand1_69.mem' is read successfully [/home/gsaied/Desktop/old_rtl/fire4_5_expand1/rom_fire4_expand1.sv:467]
INFO: [Synth 8-3876] $readmem data file 'file_fire4_expand1_70.mem' is read successfully [/home/gsaied/Desktop/old_rtl/fire4_5_expand1/rom_fire4_expand1.sv:468]
INFO: [Synth 8-3876] $readmem data file 'file_fire4_expand1_71.mem' is read successfully [/home/gsaied/Desktop/old_rtl/fire4_5_expand1/rom_fire4_expand1.sv:469]
INFO: [Synth 8-3876] $readmem data file 'file_fire4_expand1_72.mem' is read successfully [/home/gsaied/Desktop/old_rtl/fire4_5_expand1/rom_fire4_expand1.sv:470]
INFO: [Synth 8-3876] $readmem data file 'file_fire4_expand1_73.mem' is read successfully [/home/gsaied/Desktop/old_rtl/fire4_5_expand1/rom_fire4_expand1.sv:471]
INFO: [Synth 8-3876] $readmem data file 'file_fire4_expand1_74.mem' is read successfully [/home/gsaied/Desktop/old_rtl/fire4_5_expand1/rom_fire4_expand1.sv:472]
INFO: [Synth 8-3876] $readmem data file 'file_fire4_expand1_75.mem' is read successfully [/home/gsaied/Desktop/old_rtl/fire4_5_expand1/rom_fire4_expand1.sv:473]
INFO: [Synth 8-3876] $readmem data file 'file_fire4_expand1_76.mem' is read successfully [/home/gsaied/Desktop/old_rtl/fire4_5_expand1/rom_fire4_expand1.sv:474]
INFO: [Synth 8-3876] $readmem data file 'file_fire4_expand1_77.mem' is read successfully [/home/gsaied/Desktop/old_rtl/fire4_5_expand1/rom_fire4_expand1.sv:475]
INFO: [Synth 8-3876] $readmem data file 'file_fire4_expand1_78.mem' is read successfully [/home/gsaied/Desktop/old_rtl/fire4_5_expand1/rom_fire4_expand1.sv:476]
INFO: [Synth 8-3876] $readmem data file 'file_fire4_expand1_79.mem' is read successfully [/home/gsaied/Desktop/old_rtl/fire4_5_expand1/rom_fire4_expand1.sv:477]
INFO: [Synth 8-3876] $readmem data file 'file_fire4_expand1_80.mem' is read successfully [/home/gsaied/Desktop/old_rtl/fire4_5_expand1/rom_fire4_expand1.sv:478]
INFO: [Synth 8-3876] $readmem data file 'file_fire4_expand1_81.mem' is read successfully [/home/gsaied/Desktop/old_rtl/fire4_5_expand1/rom_fire4_expand1.sv:479]
INFO: [Synth 8-3876] $readmem data file 'file_fire4_expand1_82.mem' is read successfully [/home/gsaied/Desktop/old_rtl/fire4_5_expand1/rom_fire4_expand1.sv:480]
INFO: [Synth 8-3876] $readmem data file 'file_fire4_expand1_83.mem' is read successfully [/home/gsaied/Desktop/old_rtl/fire4_5_expand1/rom_fire4_expand1.sv:481]
INFO: [Synth 8-3876] $readmem data file 'file_fire4_expand1_84.mem' is read successfully [/home/gsaied/Desktop/old_rtl/fire4_5_expand1/rom_fire4_expand1.sv:482]
INFO: [Synth 8-3876] $readmem data file 'file_fire4_expand1_85.mem' is read successfully [/home/gsaied/Desktop/old_rtl/fire4_5_expand1/rom_fire4_expand1.sv:483]
INFO: [Synth 8-3876] $readmem data file 'file_fire4_expand1_86.mem' is read successfully [/home/gsaied/Desktop/old_rtl/fire4_5_expand1/rom_fire4_expand1.sv:484]
INFO: [Synth 8-3876] $readmem data file 'file_fire4_expand1_87.mem' is read successfully [/home/gsaied/Desktop/old_rtl/fire4_5_expand1/rom_fire4_expand1.sv:485]
INFO: [Synth 8-3876] $readmem data file 'file_fire4_expand1_88.mem' is read successfully [/home/gsaied/Desktop/old_rtl/fire4_5_expand1/rom_fire4_expand1.sv:486]
INFO: [Synth 8-3876] $readmem data file 'file_fire4_expand1_89.mem' is read successfully [/home/gsaied/Desktop/old_rtl/fire4_5_expand1/rom_fire4_expand1.sv:487]
INFO: [Synth 8-3876] $readmem data file 'file_fire4_expand1_90.mem' is read successfully [/home/gsaied/Desktop/old_rtl/fire4_5_expand1/rom_fire4_expand1.sv:488]
INFO: [Synth 8-3876] $readmem data file 'file_fire4_expand1_91.mem' is read successfully [/home/gsaied/Desktop/old_rtl/fire4_5_expand1/rom_fire4_expand1.sv:489]
INFO: [Synth 8-3876] $readmem data file 'file_fire4_expand1_92.mem' is read successfully [/home/gsaied/Desktop/old_rtl/fire4_5_expand1/rom_fire4_expand1.sv:490]
INFO: [Synth 8-3876] $readmem data file 'file_fire4_expand1_93.mem' is read successfully [/home/gsaied/Desktop/old_rtl/fire4_5_expand1/rom_fire4_expand1.sv:491]
INFO: [Synth 8-3876] $readmem data file 'file_fire4_expand1_94.mem' is read successfully [/home/gsaied/Desktop/old_rtl/fire4_5_expand1/rom_fire4_expand1.sv:492]
INFO: [Synth 8-3876] $readmem data file 'file_fire4_expand1_95.mem' is read successfully [/home/gsaied/Desktop/old_rtl/fire4_5_expand1/rom_fire4_expand1.sv:493]
INFO: [Synth 8-3876] $readmem data file 'file_fire4_expand1_96.mem' is read successfully [/home/gsaied/Desktop/old_rtl/fire4_5_expand1/rom_fire4_expand1.sv:494]
INFO: [Synth 8-3876] $readmem data file 'file_fire4_expand1_97.mem' is read successfully [/home/gsaied/Desktop/old_rtl/fire4_5_expand1/rom_fire4_expand1.sv:495]
INFO: [Synth 8-3876] $readmem data file 'file_fire4_expand1_98.mem' is read successfully [/home/gsaied/Desktop/old_rtl/fire4_5_expand1/rom_fire4_expand1.sv:496]
INFO: [Synth 8-3876] $readmem data file 'file_fire4_expand1_99.mem' is read successfully [/home/gsaied/Desktop/old_rtl/fire4_5_expand1/rom_fire4_expand1.sv:497]
INFO: [Synth 8-3876] $readmem data file 'file_fire4_expand1_100.mem' is read successfully [/home/gsaied/Desktop/old_rtl/fire4_5_expand1/rom_fire4_expand1.sv:498]
INFO: [Common 17-14] Message 'Synth 8-3876' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-6155] done synthesizing module 'rom_fire4_expand1' (4#1) [/home/gsaied/Desktop/old_rtl/fire4_5_expand1/rom_fire4_expand1.sv:3]
INFO: [Synth 8-6157] synthesizing module 'rom_fire5_expand1' [/home/gsaied/Desktop/old_rtl/fire4_5_expand1/rom_fire5_expand1.sv:3]
	Parameter WIDTH bound to: 16 - type: integer 
	Parameter KERNEL bound to: 1 - type: integer 
	Parameter ADDR bound to: 5 - type: integer 
	Parameter NUM bound to: 128 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'rom_fire5_expand1' (5#1) [/home/gsaied/Desktop/old_rtl/fire4_5_expand1/rom_fire5_expand1.sv:3]
INFO: [Synth 8-6155] done synthesizing module 'fire4_5_expand_1' (6#1) [/home/gsaied/Desktop/old_rtl/fire4_5_expand1/fire4_5_expand1.sv:10]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 1520.477 ; gain = 148.750 ; free physical = 1915 ; free virtual = 6937
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:06 ; elapsed = 00:00:08 . Memory (MB): peak = 1520.477 ; gain = 148.750 ; free physical = 1918 ; free virtual = 6944
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:06 ; elapsed = 00:00:08 . Memory (MB): peak = 1520.477 ; gain = 148.750 ; free physical = 1918 ; free virtual = 6944
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7vx690tffg1157-3
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [/home/gsaied/Desktop/old_rtl/fire4_5_expand1/temp.xdc]
Finished Parsing XDC File [/home/gsaied/Desktop/old_rtl/fire4_5_expand1/temp.xdc]
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 2047.750 ; gain = 0.000 ; free physical = 1184 ; free virtual = 6199
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 2049.750 ; gain = 0.000 ; free physical = 1175 ; free virtual = 6190
Constraint Validation Runtime : Time (s): cpu = 00:00:00.23 ; elapsed = 00:00:00.26 . Memory (MB): peak = 2049.750 ; gain = 2.000 ; free physical = 1176 ; free virtual = 6191
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:34 ; elapsed = 00:00:39 . Memory (MB): peak = 2049.750 ; gain = 678.023 ; free physical = 1250 ; free virtual = 6265
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7vx690tffg1157-3
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:34 ; elapsed = 00:00:39 . Memory (MB): peak = 2049.750 ; gain = 678.023 ; free physical = 1250 ; free virtual = 6265
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:34 ; elapsed = 00:00:39 . Memory (MB): peak = 2049.750 ; gain = 678.023 ; free physical = 1251 ; free virtual = 6266
---------------------------------------------------------------------------------
INFO: [Synth 8-5546] ROM "rom_clr_pulse" won't be mapped to RAM because it is too sparse
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:41 ; elapsed = 00:00:48 . Memory (MB): peak = 2049.750 ; gain = 678.023 ; free physical = 1111 ; free virtual = 6142
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 128   
	   2 Input     11 Bit       Adders := 2     
	   2 Input      6 Bit       Adders := 1     
	   2 Input      5 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 128   
	               16 Bit    Registers := 386   
	               11 Bit    Registers := 2     
	                6 Bit    Registers := 1     
	                5 Bit    Registers := 1     
	                1 Bit    Registers := 7     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 128   
	   2 Input     16 Bit        Muxes := 129   
	   3 Input      6 Bit        Muxes := 1     
	   3 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 4     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module fire4_5_expand_1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 128   
	   2 Input     11 Bit       Adders := 2     
	   2 Input      6 Bit       Adders := 1     
	   2 Input      5 Bit       Adders := 1     
+---Registers : 
	               16 Bit    Registers := 386   
	               11 Bit    Registers := 2     
	                6 Bit    Registers := 1     
	                5 Bit    Registers := 1     
	                1 Bit    Registers := 7     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 128   
	   2 Input     16 Bit        Muxes := 129   
	   3 Input      6 Bit        Muxes := 1     
	   3 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 4     
Module mac 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 3600 (col length:200)
BRAMs: 2940 (col length: RAMB18 200 RAMB36 100)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
INFO: [Synth 8-5546] ROM "rom_clr_pulse" won't be mapped to RAM because it is too sparse
DSP Report: Generating DSP genblk1[0].mac_i/mul_out_reg, operation Mode is: (P+A*B2)'.
DSP Report: register kernel_regs_reg[0] is absorbed into DSP genblk1[0].mac_i/mul_out_reg.
DSP Report: register genblk1[0].mac_i/mul_out_reg is absorbed into DSP genblk1[0].mac_i/mul_out_reg.
DSP Report: operator genblk1[0].mac_i/intermed is absorbed into DSP genblk1[0].mac_i/mul_out_reg.
DSP Report: operator genblk1[0].mac_i/intermed0 is absorbed into DSP genblk1[0].mac_i/mul_out_reg.
DSP Report: Generating DSP genblk1[1].mac_i/mul_out_reg, operation Mode is: (P+A*B2)'.
DSP Report: register kernel_regs_reg[1] is absorbed into DSP genblk1[1].mac_i/mul_out_reg.
DSP Report: register genblk1[1].mac_i/mul_out_reg is absorbed into DSP genblk1[1].mac_i/mul_out_reg.
DSP Report: operator genblk1[1].mac_i/intermed is absorbed into DSP genblk1[1].mac_i/mul_out_reg.
DSP Report: operator genblk1[1].mac_i/intermed0 is absorbed into DSP genblk1[1].mac_i/mul_out_reg.
DSP Report: Generating DSP genblk1[2].mac_i/mul_out_reg, operation Mode is: (P+A*B2)'.
DSP Report: register kernel_regs_reg[2] is absorbed into DSP genblk1[2].mac_i/mul_out_reg.
DSP Report: register genblk1[2].mac_i/mul_out_reg is absorbed into DSP genblk1[2].mac_i/mul_out_reg.
DSP Report: operator genblk1[2].mac_i/intermed is absorbed into DSP genblk1[2].mac_i/mul_out_reg.
DSP Report: operator genblk1[2].mac_i/intermed0 is absorbed into DSP genblk1[2].mac_i/mul_out_reg.
DSP Report: Generating DSP genblk1[3].mac_i/mul_out_reg, operation Mode is: (P+A*B2)'.
DSP Report: register kernel_regs_reg[3] is absorbed into DSP genblk1[3].mac_i/mul_out_reg.
DSP Report: register genblk1[3].mac_i/mul_out_reg is absorbed into DSP genblk1[3].mac_i/mul_out_reg.
DSP Report: operator genblk1[3].mac_i/intermed is absorbed into DSP genblk1[3].mac_i/mul_out_reg.
DSP Report: operator genblk1[3].mac_i/intermed0 is absorbed into DSP genblk1[3].mac_i/mul_out_reg.
DSP Report: Generating DSP genblk1[4].mac_i/mul_out_reg, operation Mode is: (P+A*B2)'.
DSP Report: register kernel_regs_reg[4] is absorbed into DSP genblk1[4].mac_i/mul_out_reg.
DSP Report: register genblk1[4].mac_i/mul_out_reg is absorbed into DSP genblk1[4].mac_i/mul_out_reg.
DSP Report: operator genblk1[4].mac_i/intermed is absorbed into DSP genblk1[4].mac_i/mul_out_reg.
DSP Report: operator genblk1[4].mac_i/intermed0 is absorbed into DSP genblk1[4].mac_i/mul_out_reg.
DSP Report: Generating DSP genblk1[5].mac_i/mul_out_reg, operation Mode is: (P+A*B2)'.
DSP Report: register kernel_regs_reg[5] is absorbed into DSP genblk1[5].mac_i/mul_out_reg.
DSP Report: register genblk1[5].mac_i/mul_out_reg is absorbed into DSP genblk1[5].mac_i/mul_out_reg.
DSP Report: operator genblk1[5].mac_i/intermed is absorbed into DSP genblk1[5].mac_i/mul_out_reg.
DSP Report: operator genblk1[5].mac_i/intermed0 is absorbed into DSP genblk1[5].mac_i/mul_out_reg.
DSP Report: Generating DSP genblk1[6].mac_i/mul_out_reg, operation Mode is: (P+A*B2)'.
DSP Report: register kernel_regs_reg[6] is absorbed into DSP genblk1[6].mac_i/mul_out_reg.
DSP Report: register genblk1[6].mac_i/mul_out_reg is absorbed into DSP genblk1[6].mac_i/mul_out_reg.
DSP Report: operator genblk1[6].mac_i/intermed is absorbed into DSP genblk1[6].mac_i/mul_out_reg.
DSP Report: operator genblk1[6].mac_i/intermed0 is absorbed into DSP genblk1[6].mac_i/mul_out_reg.
DSP Report: Generating DSP genblk1[7].mac_i/mul_out_reg, operation Mode is: (P+A*B2)'.
DSP Report: register kernel_regs_reg[7] is absorbed into DSP genblk1[7].mac_i/mul_out_reg.
DSP Report: register genblk1[7].mac_i/mul_out_reg is absorbed into DSP genblk1[7].mac_i/mul_out_reg.
DSP Report: operator genblk1[7].mac_i/intermed is absorbed into DSP genblk1[7].mac_i/mul_out_reg.
DSP Report: operator genblk1[7].mac_i/intermed0 is absorbed into DSP genblk1[7].mac_i/mul_out_reg.
DSP Report: Generating DSP genblk1[8].mac_i/mul_out_reg, operation Mode is: (P+A*B2)'.
DSP Report: register kernel_regs_reg[8] is absorbed into DSP genblk1[8].mac_i/mul_out_reg.
DSP Report: register genblk1[8].mac_i/mul_out_reg is absorbed into DSP genblk1[8].mac_i/mul_out_reg.
DSP Report: operator genblk1[8].mac_i/intermed is absorbed into DSP genblk1[8].mac_i/mul_out_reg.
DSP Report: operator genblk1[8].mac_i/intermed0 is absorbed into DSP genblk1[8].mac_i/mul_out_reg.
DSP Report: Generating DSP genblk1[9].mac_i/mul_out_reg, operation Mode is: (P+A*B2)'.
DSP Report: register kernel_regs_reg[9] is absorbed into DSP genblk1[9].mac_i/mul_out_reg.
DSP Report: register genblk1[9].mac_i/mul_out_reg is absorbed into DSP genblk1[9].mac_i/mul_out_reg.
DSP Report: operator genblk1[9].mac_i/intermed is absorbed into DSP genblk1[9].mac_i/mul_out_reg.
DSP Report: operator genblk1[9].mac_i/intermed0 is absorbed into DSP genblk1[9].mac_i/mul_out_reg.
DSP Report: Generating DSP genblk1[10].mac_i/mul_out_reg, operation Mode is: (P+A*B2)'.
DSP Report: register kernel_regs_reg[10] is absorbed into DSP genblk1[10].mac_i/mul_out_reg.
DSP Report: register genblk1[10].mac_i/mul_out_reg is absorbed into DSP genblk1[10].mac_i/mul_out_reg.
DSP Report: operator genblk1[10].mac_i/intermed is absorbed into DSP genblk1[10].mac_i/mul_out_reg.
DSP Report: operator genblk1[10].mac_i/intermed0 is absorbed into DSP genblk1[10].mac_i/mul_out_reg.
DSP Report: Generating DSP genblk1[11].mac_i/mul_out_reg, operation Mode is: (P+A*B2)'.
DSP Report: register kernel_regs_reg[11] is absorbed into DSP genblk1[11].mac_i/mul_out_reg.
DSP Report: register genblk1[11].mac_i/mul_out_reg is absorbed into DSP genblk1[11].mac_i/mul_out_reg.
DSP Report: operator genblk1[11].mac_i/intermed is absorbed into DSP genblk1[11].mac_i/mul_out_reg.
DSP Report: operator genblk1[11].mac_i/intermed0 is absorbed into DSP genblk1[11].mac_i/mul_out_reg.
DSP Report: Generating DSP genblk1[12].mac_i/mul_out_reg, operation Mode is: (P+A*B2)'.
DSP Report: register kernel_regs_reg[12] is absorbed into DSP genblk1[12].mac_i/mul_out_reg.
DSP Report: register genblk1[12].mac_i/mul_out_reg is absorbed into DSP genblk1[12].mac_i/mul_out_reg.
DSP Report: operator genblk1[12].mac_i/intermed is absorbed into DSP genblk1[12].mac_i/mul_out_reg.
DSP Report: operator genblk1[12].mac_i/intermed0 is absorbed into DSP genblk1[12].mac_i/mul_out_reg.
DSP Report: Generating DSP genblk1[13].mac_i/mul_out_reg, operation Mode is: (P+A*B2)'.
DSP Report: register kernel_regs_reg[13] is absorbed into DSP genblk1[13].mac_i/mul_out_reg.
DSP Report: register genblk1[13].mac_i/mul_out_reg is absorbed into DSP genblk1[13].mac_i/mul_out_reg.
DSP Report: operator genblk1[13].mac_i/intermed is absorbed into DSP genblk1[13].mac_i/mul_out_reg.
DSP Report: operator genblk1[13].mac_i/intermed0 is absorbed into DSP genblk1[13].mac_i/mul_out_reg.
DSP Report: Generating DSP genblk1[14].mac_i/mul_out_reg, operation Mode is: (P+A*B2)'.
DSP Report: register kernel_regs_reg[14] is absorbed into DSP genblk1[14].mac_i/mul_out_reg.
DSP Report: register genblk1[14].mac_i/mul_out_reg is absorbed into DSP genblk1[14].mac_i/mul_out_reg.
DSP Report: operator genblk1[14].mac_i/intermed is absorbed into DSP genblk1[14].mac_i/mul_out_reg.
DSP Report: operator genblk1[14].mac_i/intermed0 is absorbed into DSP genblk1[14].mac_i/mul_out_reg.
DSP Report: Generating DSP genblk1[15].mac_i/mul_out_reg, operation Mode is: (P+A*B2)'.
DSP Report: register kernel_regs_reg[15] is absorbed into DSP genblk1[15].mac_i/mul_out_reg.
DSP Report: register genblk1[15].mac_i/mul_out_reg is absorbed into DSP genblk1[15].mac_i/mul_out_reg.
DSP Report: operator genblk1[15].mac_i/intermed is absorbed into DSP genblk1[15].mac_i/mul_out_reg.
DSP Report: operator genblk1[15].mac_i/intermed0 is absorbed into DSP genblk1[15].mac_i/mul_out_reg.
DSP Report: Generating DSP genblk1[16].mac_i/mul_out_reg, operation Mode is: (P+A*B2)'.
DSP Report: register kernel_regs_reg[16] is absorbed into DSP genblk1[16].mac_i/mul_out_reg.
DSP Report: register genblk1[16].mac_i/mul_out_reg is absorbed into DSP genblk1[16].mac_i/mul_out_reg.
DSP Report: operator genblk1[16].mac_i/intermed is absorbed into DSP genblk1[16].mac_i/mul_out_reg.
DSP Report: operator genblk1[16].mac_i/intermed0 is absorbed into DSP genblk1[16].mac_i/mul_out_reg.
DSP Report: Generating DSP genblk1[17].mac_i/mul_out_reg, operation Mode is: (P+A*B2)'.
DSP Report: register kernel_regs_reg[17] is absorbed into DSP genblk1[17].mac_i/mul_out_reg.
DSP Report: register genblk1[17].mac_i/mul_out_reg is absorbed into DSP genblk1[17].mac_i/mul_out_reg.
DSP Report: operator genblk1[17].mac_i/intermed is absorbed into DSP genblk1[17].mac_i/mul_out_reg.
DSP Report: operator genblk1[17].mac_i/intermed0 is absorbed into DSP genblk1[17].mac_i/mul_out_reg.
DSP Report: Generating DSP genblk1[18].mac_i/mul_out_reg, operation Mode is: (P+A*B2)'.
DSP Report: register kernel_regs_reg[18] is absorbed into DSP genblk1[18].mac_i/mul_out_reg.
DSP Report: register genblk1[18].mac_i/mul_out_reg is absorbed into DSP genblk1[18].mac_i/mul_out_reg.
DSP Report: operator genblk1[18].mac_i/intermed is absorbed into DSP genblk1[18].mac_i/mul_out_reg.
DSP Report: operator genblk1[18].mac_i/intermed0 is absorbed into DSP genblk1[18].mac_i/mul_out_reg.
DSP Report: Generating DSP genblk1[19].mac_i/mul_out_reg, operation Mode is: (P+A*B2)'.
DSP Report: register kernel_regs_reg[19] is absorbed into DSP genblk1[19].mac_i/mul_out_reg.
DSP Report: register genblk1[19].mac_i/mul_out_reg is absorbed into DSP genblk1[19].mac_i/mul_out_reg.
DSP Report: operator genblk1[19].mac_i/intermed is absorbed into DSP genblk1[19].mac_i/mul_out_reg.
DSP Report: operator genblk1[19].mac_i/intermed0 is absorbed into DSP genblk1[19].mac_i/mul_out_reg.
DSP Report: Generating DSP genblk1[20].mac_i/mul_out_reg, operation Mode is: (P+A*B2)'.
DSP Report: register kernel_regs_reg[20] is absorbed into DSP genblk1[20].mac_i/mul_out_reg.
DSP Report: register genblk1[20].mac_i/mul_out_reg is absorbed into DSP genblk1[20].mac_i/mul_out_reg.
DSP Report: operator genblk1[20].mac_i/intermed is absorbed into DSP genblk1[20].mac_i/mul_out_reg.
DSP Report: operator genblk1[20].mac_i/intermed0 is absorbed into DSP genblk1[20].mac_i/mul_out_reg.
DSP Report: Generating DSP genblk1[21].mac_i/mul_out_reg, operation Mode is: (P+A*B2)'.
DSP Report: register kernel_regs_reg[21] is absorbed into DSP genblk1[21].mac_i/mul_out_reg.
DSP Report: register genblk1[21].mac_i/mul_out_reg is absorbed into DSP genblk1[21].mac_i/mul_out_reg.
DSP Report: operator genblk1[21].mac_i/intermed is absorbed into DSP genblk1[21].mac_i/mul_out_reg.
DSP Report: operator genblk1[21].mac_i/intermed0 is absorbed into DSP genblk1[21].mac_i/mul_out_reg.
DSP Report: Generating DSP genblk1[22].mac_i/mul_out_reg, operation Mode is: (P+A*B2)'.
DSP Report: register kernel_regs_reg[22] is absorbed into DSP genblk1[22].mac_i/mul_out_reg.
DSP Report: register genblk1[22].mac_i/mul_out_reg is absorbed into DSP genblk1[22].mac_i/mul_out_reg.
DSP Report: operator genblk1[22].mac_i/intermed is absorbed into DSP genblk1[22].mac_i/mul_out_reg.
DSP Report: operator genblk1[22].mac_i/intermed0 is absorbed into DSP genblk1[22].mac_i/mul_out_reg.
DSP Report: Generating DSP genblk1[23].mac_i/mul_out_reg, operation Mode is: (P+A*B2)'.
DSP Report: register kernel_regs_reg[23] is absorbed into DSP genblk1[23].mac_i/mul_out_reg.
DSP Report: register genblk1[23].mac_i/mul_out_reg is absorbed into DSP genblk1[23].mac_i/mul_out_reg.
DSP Report: operator genblk1[23].mac_i/intermed is absorbed into DSP genblk1[23].mac_i/mul_out_reg.
DSP Report: operator genblk1[23].mac_i/intermed0 is absorbed into DSP genblk1[23].mac_i/mul_out_reg.
DSP Report: Generating DSP genblk1[24].mac_i/mul_out_reg, operation Mode is: (P+A*B2)'.
DSP Report: register kernel_regs_reg[24] is absorbed into DSP genblk1[24].mac_i/mul_out_reg.
DSP Report: register genblk1[24].mac_i/mul_out_reg is absorbed into DSP genblk1[24].mac_i/mul_out_reg.
DSP Report: operator genblk1[24].mac_i/intermed is absorbed into DSP genblk1[24].mac_i/mul_out_reg.
DSP Report: operator genblk1[24].mac_i/intermed0 is absorbed into DSP genblk1[24].mac_i/mul_out_reg.
DSP Report: Generating DSP genblk1[25].mac_i/mul_out_reg, operation Mode is: (P+A*B2)'.
DSP Report: register kernel_regs_reg[25] is absorbed into DSP genblk1[25].mac_i/mul_out_reg.
DSP Report: register genblk1[25].mac_i/mul_out_reg is absorbed into DSP genblk1[25].mac_i/mul_out_reg.
DSP Report: operator genblk1[25].mac_i/intermed is absorbed into DSP genblk1[25].mac_i/mul_out_reg.
DSP Report: operator genblk1[25].mac_i/intermed0 is absorbed into DSP genblk1[25].mac_i/mul_out_reg.
DSP Report: Generating DSP genblk1[26].mac_i/mul_out_reg, operation Mode is: (P+A*B2)'.
DSP Report: register kernel_regs_reg[26] is absorbed into DSP genblk1[26].mac_i/mul_out_reg.
DSP Report: register genblk1[26].mac_i/mul_out_reg is absorbed into DSP genblk1[26].mac_i/mul_out_reg.
DSP Report: operator genblk1[26].mac_i/intermed is absorbed into DSP genblk1[26].mac_i/mul_out_reg.
DSP Report: operator genblk1[26].mac_i/intermed0 is absorbed into DSP genblk1[26].mac_i/mul_out_reg.
DSP Report: Generating DSP genblk1[27].mac_i/mul_out_reg, operation Mode is: (P+A*B2)'.
DSP Report: register kernel_regs_reg[27] is absorbed into DSP genblk1[27].mac_i/mul_out_reg.
DSP Report: register genblk1[27].mac_i/mul_out_reg is absorbed into DSP genblk1[27].mac_i/mul_out_reg.
DSP Report: operator genblk1[27].mac_i/intermed is absorbed into DSP genblk1[27].mac_i/mul_out_reg.
DSP Report: operator genblk1[27].mac_i/intermed0 is absorbed into DSP genblk1[27].mac_i/mul_out_reg.
DSP Report: Generating DSP genblk1[28].mac_i/mul_out_reg, operation Mode is: (P+A*B2)'.
DSP Report: register kernel_regs_reg[28] is absorbed into DSP genblk1[28].mac_i/mul_out_reg.
DSP Report: register genblk1[28].mac_i/mul_out_reg is absorbed into DSP genblk1[28].mac_i/mul_out_reg.
DSP Report: operator genblk1[28].mac_i/intermed is absorbed into DSP genblk1[28].mac_i/mul_out_reg.
DSP Report: operator genblk1[28].mac_i/intermed0 is absorbed into DSP genblk1[28].mac_i/mul_out_reg.
DSP Report: Generating DSP genblk1[29].mac_i/mul_out_reg, operation Mode is: (P+A*B2)'.
DSP Report: register kernel_regs_reg[29] is absorbed into DSP genblk1[29].mac_i/mul_out_reg.
DSP Report: register genblk1[29].mac_i/mul_out_reg is absorbed into DSP genblk1[29].mac_i/mul_out_reg.
DSP Report: operator genblk1[29].mac_i/intermed is absorbed into DSP genblk1[29].mac_i/mul_out_reg.
DSP Report: operator genblk1[29].mac_i/intermed0 is absorbed into DSP genblk1[29].mac_i/mul_out_reg.
DSP Report: Generating DSP genblk1[30].mac_i/mul_out_reg, operation Mode is: (P+A*B2)'.
DSP Report: register kernel_regs_reg[30] is absorbed into DSP genblk1[30].mac_i/mul_out_reg.
DSP Report: register genblk1[30].mac_i/mul_out_reg is absorbed into DSP genblk1[30].mac_i/mul_out_reg.
DSP Report: operator genblk1[30].mac_i/intermed is absorbed into DSP genblk1[30].mac_i/mul_out_reg.
DSP Report: operator genblk1[30].mac_i/intermed0 is absorbed into DSP genblk1[30].mac_i/mul_out_reg.
DSP Report: Generating DSP genblk1[31].mac_i/mul_out_reg, operation Mode is: (P+A*B2)'.
DSP Report: register kernel_regs_reg[31] is absorbed into DSP genblk1[31].mac_i/mul_out_reg.
DSP Report: register genblk1[31].mac_i/mul_out_reg is absorbed into DSP genblk1[31].mac_i/mul_out_reg.
DSP Report: operator genblk1[31].mac_i/intermed is absorbed into DSP genblk1[31].mac_i/mul_out_reg.
DSP Report: operator genblk1[31].mac_i/intermed0 is absorbed into DSP genblk1[31].mac_i/mul_out_reg.
DSP Report: Generating DSP genblk1[32].mac_i/mul_out_reg, operation Mode is: (P+A*B2)'.
DSP Report: register kernel_regs_reg[32] is absorbed into DSP genblk1[32].mac_i/mul_out_reg.
DSP Report: register genblk1[32].mac_i/mul_out_reg is absorbed into DSP genblk1[32].mac_i/mul_out_reg.
DSP Report: operator genblk1[32].mac_i/intermed is absorbed into DSP genblk1[32].mac_i/mul_out_reg.
DSP Report: operator genblk1[32].mac_i/intermed0 is absorbed into DSP genblk1[32].mac_i/mul_out_reg.
DSP Report: Generating DSP genblk1[33].mac_i/mul_out_reg, operation Mode is: (P+A*B2)'.
DSP Report: register kernel_regs_reg[33] is absorbed into DSP genblk1[33].mac_i/mul_out_reg.
DSP Report: register genblk1[33].mac_i/mul_out_reg is absorbed into DSP genblk1[33].mac_i/mul_out_reg.
DSP Report: operator genblk1[33].mac_i/intermed is absorbed into DSP genblk1[33].mac_i/mul_out_reg.
DSP Report: operator genblk1[33].mac_i/intermed0 is absorbed into DSP genblk1[33].mac_i/mul_out_reg.
DSP Report: Generating DSP genblk1[34].mac_i/mul_out_reg, operation Mode is: (P+A*B2)'.
DSP Report: register kernel_regs_reg[34] is absorbed into DSP genblk1[34].mac_i/mul_out_reg.
DSP Report: register genblk1[34].mac_i/mul_out_reg is absorbed into DSP genblk1[34].mac_i/mul_out_reg.
DSP Report: operator genblk1[34].mac_i/intermed is absorbed into DSP genblk1[34].mac_i/mul_out_reg.
DSP Report: operator genblk1[34].mac_i/intermed0 is absorbed into DSP genblk1[34].mac_i/mul_out_reg.
DSP Report: Generating DSP genblk1[35].mac_i/mul_out_reg, operation Mode is: (P+A*B2)'.
DSP Report: register kernel_regs_reg[35] is absorbed into DSP genblk1[35].mac_i/mul_out_reg.
DSP Report: register genblk1[35].mac_i/mul_out_reg is absorbed into DSP genblk1[35].mac_i/mul_out_reg.
DSP Report: operator genblk1[35].mac_i/intermed is absorbed into DSP genblk1[35].mac_i/mul_out_reg.
DSP Report: operator genblk1[35].mac_i/intermed0 is absorbed into DSP genblk1[35].mac_i/mul_out_reg.
DSP Report: Generating DSP genblk1[36].mac_i/mul_out_reg, operation Mode is: (P+A*B2)'.
DSP Report: register kernel_regs_reg[36] is absorbed into DSP genblk1[36].mac_i/mul_out_reg.
DSP Report: register genblk1[36].mac_i/mul_out_reg is absorbed into DSP genblk1[36].mac_i/mul_out_reg.
DSP Report: operator genblk1[36].mac_i/intermed is absorbed into DSP genblk1[36].mac_i/mul_out_reg.
DSP Report: operator genblk1[36].mac_i/intermed0 is absorbed into DSP genblk1[36].mac_i/mul_out_reg.
DSP Report: Generating DSP genblk1[37].mac_i/mul_out_reg, operation Mode is: (P+A*B2)'.
DSP Report: register kernel_regs_reg[37] is absorbed into DSP genblk1[37].mac_i/mul_out_reg.
DSP Report: register genblk1[37].mac_i/mul_out_reg is absorbed into DSP genblk1[37].mac_i/mul_out_reg.
DSP Report: operator genblk1[37].mac_i/intermed is absorbed into DSP genblk1[37].mac_i/mul_out_reg.
DSP Report: operator genblk1[37].mac_i/intermed0 is absorbed into DSP genblk1[37].mac_i/mul_out_reg.
DSP Report: Generating DSP genblk1[38].mac_i/mul_out_reg, operation Mode is: (P+A*B2)'.
DSP Report: register kernel_regs_reg[38] is absorbed into DSP genblk1[38].mac_i/mul_out_reg.
DSP Report: register genblk1[38].mac_i/mul_out_reg is absorbed into DSP genblk1[38].mac_i/mul_out_reg.
DSP Report: operator genblk1[38].mac_i/intermed is absorbed into DSP genblk1[38].mac_i/mul_out_reg.
DSP Report: operator genblk1[38].mac_i/intermed0 is absorbed into DSP genblk1[38].mac_i/mul_out_reg.
DSP Report: Generating DSP genblk1[39].mac_i/mul_out_reg, operation Mode is: (P+A*B2)'.
DSP Report: register kernel_regs_reg[39] is absorbed into DSP genblk1[39].mac_i/mul_out_reg.
DSP Report: register genblk1[39].mac_i/mul_out_reg is absorbed into DSP genblk1[39].mac_i/mul_out_reg.
DSP Report: operator genblk1[39].mac_i/intermed is absorbed into DSP genblk1[39].mac_i/mul_out_reg.
DSP Report: operator genblk1[39].mac_i/intermed0 is absorbed into DSP genblk1[39].mac_i/mul_out_reg.
DSP Report: Generating DSP genblk1[40].mac_i/mul_out_reg, operation Mode is: (P+A*B2)'.
DSP Report: register kernel_regs_reg[40] is absorbed into DSP genblk1[40].mac_i/mul_out_reg.
DSP Report: register genblk1[40].mac_i/mul_out_reg is absorbed into DSP genblk1[40].mac_i/mul_out_reg.
DSP Report: operator genblk1[40].mac_i/intermed is absorbed into DSP genblk1[40].mac_i/mul_out_reg.
DSP Report: operator genblk1[40].mac_i/intermed0 is absorbed into DSP genblk1[40].mac_i/mul_out_reg.
DSP Report: Generating DSP genblk1[41].mac_i/mul_out_reg, operation Mode is: (P+A*B2)'.
DSP Report: register kernel_regs_reg[41] is absorbed into DSP genblk1[41].mac_i/mul_out_reg.
DSP Report: register genblk1[41].mac_i/mul_out_reg is absorbed into DSP genblk1[41].mac_i/mul_out_reg.
DSP Report: operator genblk1[41].mac_i/intermed is absorbed into DSP genblk1[41].mac_i/mul_out_reg.
DSP Report: operator genblk1[41].mac_i/intermed0 is absorbed into DSP genblk1[41].mac_i/mul_out_reg.
DSP Report: Generating DSP genblk1[42].mac_i/mul_out_reg, operation Mode is: (P+A*B2)'.
DSP Report: register kernel_regs_reg[42] is absorbed into DSP genblk1[42].mac_i/mul_out_reg.
DSP Report: register genblk1[42].mac_i/mul_out_reg is absorbed into DSP genblk1[42].mac_i/mul_out_reg.
DSP Report: operator genblk1[42].mac_i/intermed is absorbed into DSP genblk1[42].mac_i/mul_out_reg.
DSP Report: operator genblk1[42].mac_i/intermed0 is absorbed into DSP genblk1[42].mac_i/mul_out_reg.
DSP Report: Generating DSP genblk1[43].mac_i/mul_out_reg, operation Mode is: (P+A*B2)'.
DSP Report: register kernel_regs_reg[43] is absorbed into DSP genblk1[43].mac_i/mul_out_reg.
DSP Report: register genblk1[43].mac_i/mul_out_reg is absorbed into DSP genblk1[43].mac_i/mul_out_reg.
DSP Report: operator genblk1[43].mac_i/intermed is absorbed into DSP genblk1[43].mac_i/mul_out_reg.
DSP Report: operator genblk1[43].mac_i/intermed0 is absorbed into DSP genblk1[43].mac_i/mul_out_reg.
DSP Report: Generating DSP genblk1[44].mac_i/mul_out_reg, operation Mode is: (P+A*B2)'.
DSP Report: register kernel_regs_reg[44] is absorbed into DSP genblk1[44].mac_i/mul_out_reg.
DSP Report: register genblk1[44].mac_i/mul_out_reg is absorbed into DSP genblk1[44].mac_i/mul_out_reg.
DSP Report: operator genblk1[44].mac_i/intermed is absorbed into DSP genblk1[44].mac_i/mul_out_reg.
DSP Report: operator genblk1[44].mac_i/intermed0 is absorbed into DSP genblk1[44].mac_i/mul_out_reg.
DSP Report: Generating DSP genblk1[45].mac_i/mul_out_reg, operation Mode is: (P+A*B2)'.
DSP Report: register kernel_regs_reg[45] is absorbed into DSP genblk1[45].mac_i/mul_out_reg.
DSP Report: register genblk1[45].mac_i/mul_out_reg is absorbed into DSP genblk1[45].mac_i/mul_out_reg.
DSP Report: operator genblk1[45].mac_i/intermed is absorbed into DSP genblk1[45].mac_i/mul_out_reg.
DSP Report: operator genblk1[45].mac_i/intermed0 is absorbed into DSP genblk1[45].mac_i/mul_out_reg.
DSP Report: Generating DSP genblk1[46].mac_i/mul_out_reg, operation Mode is: (P+A*B2)'.
DSP Report: register kernel_regs_reg[46] is absorbed into DSP genblk1[46].mac_i/mul_out_reg.
DSP Report: register genblk1[46].mac_i/mul_out_reg is absorbed into DSP genblk1[46].mac_i/mul_out_reg.
DSP Report: operator genblk1[46].mac_i/intermed is absorbed into DSP genblk1[46].mac_i/mul_out_reg.
DSP Report: operator genblk1[46].mac_i/intermed0 is absorbed into DSP genblk1[46].mac_i/mul_out_reg.
DSP Report: Generating DSP genblk1[47].mac_i/mul_out_reg, operation Mode is: (P+A*B2)'.
DSP Report: register kernel_regs_reg[47] is absorbed into DSP genblk1[47].mac_i/mul_out_reg.
DSP Report: register genblk1[47].mac_i/mul_out_reg is absorbed into DSP genblk1[47].mac_i/mul_out_reg.
DSP Report: operator genblk1[47].mac_i/intermed is absorbed into DSP genblk1[47].mac_i/mul_out_reg.
DSP Report: operator genblk1[47].mac_i/intermed0 is absorbed into DSP genblk1[47].mac_i/mul_out_reg.
DSP Report: Generating DSP genblk1[48].mac_i/mul_out_reg, operation Mode is: (P+A*B2)'.
DSP Report: register kernel_regs_reg[48] is absorbed into DSP genblk1[48].mac_i/mul_out_reg.
DSP Report: register genblk1[48].mac_i/mul_out_reg is absorbed into DSP genblk1[48].mac_i/mul_out_reg.
DSP Report: operator genblk1[48].mac_i/intermed is absorbed into DSP genblk1[48].mac_i/mul_out_reg.
DSP Report: operator genblk1[48].mac_i/intermed0 is absorbed into DSP genblk1[48].mac_i/mul_out_reg.
DSP Report: Generating DSP genblk1[49].mac_i/mul_out_reg, operation Mode is: (P+A*B2)'.
DSP Report: register kernel_regs_reg[49] is absorbed into DSP genblk1[49].mac_i/mul_out_reg.
DSP Report: register genblk1[49].mac_i/mul_out_reg is absorbed into DSP genblk1[49].mac_i/mul_out_reg.
DSP Report: operator genblk1[49].mac_i/intermed is absorbed into DSP genblk1[49].mac_i/mul_out_reg.
DSP Report: operator genblk1[49].mac_i/intermed0 is absorbed into DSP genblk1[49].mac_i/mul_out_reg.
DSP Report: Generating DSP genblk1[50].mac_i/mul_out_reg, operation Mode is: (P+A*B2)'.
DSP Report: register kernel_regs_reg[50] is absorbed into DSP genblk1[50].mac_i/mul_out_reg.
DSP Report: register genblk1[50].mac_i/mul_out_reg is absorbed into DSP genblk1[50].mac_i/mul_out_reg.
DSP Report: operator genblk1[50].mac_i/intermed is absorbed into DSP genblk1[50].mac_i/mul_out_reg.
DSP Report: operator genblk1[50].mac_i/intermed0 is absorbed into DSP genblk1[50].mac_i/mul_out_reg.
DSP Report: Generating DSP genblk1[51].mac_i/mul_out_reg, operation Mode is: (P+A*B2)'.
DSP Report: register kernel_regs_reg[51] is absorbed into DSP genblk1[51].mac_i/mul_out_reg.
DSP Report: register genblk1[51].mac_i/mul_out_reg is absorbed into DSP genblk1[51].mac_i/mul_out_reg.
DSP Report: operator genblk1[51].mac_i/intermed is absorbed into DSP genblk1[51].mac_i/mul_out_reg.
DSP Report: operator genblk1[51].mac_i/intermed0 is absorbed into DSP genblk1[51].mac_i/mul_out_reg.
DSP Report: Generating DSP genblk1[52].mac_i/mul_out_reg, operation Mode is: (P+A*B2)'.
DSP Report: register kernel_regs_reg[52] is absorbed into DSP genblk1[52].mac_i/mul_out_reg.
DSP Report: register genblk1[52].mac_i/mul_out_reg is absorbed into DSP genblk1[52].mac_i/mul_out_reg.
DSP Report: operator genblk1[52].mac_i/intermed is absorbed into DSP genblk1[52].mac_i/mul_out_reg.
DSP Report: operator genblk1[52].mac_i/intermed0 is absorbed into DSP genblk1[52].mac_i/mul_out_reg.
DSP Report: Generating DSP genblk1[53].mac_i/mul_out_reg, operation Mode is: (P+A*B2)'.
DSP Report: register kernel_regs_reg[53] is absorbed into DSP genblk1[53].mac_i/mul_out_reg.
DSP Report: register genblk1[53].mac_i/mul_out_reg is absorbed into DSP genblk1[53].mac_i/mul_out_reg.
DSP Report: operator genblk1[53].mac_i/intermed is absorbed into DSP genblk1[53].mac_i/mul_out_reg.
DSP Report: operator genblk1[53].mac_i/intermed0 is absorbed into DSP genblk1[53].mac_i/mul_out_reg.
DSP Report: Generating DSP genblk1[54].mac_i/mul_out_reg, operation Mode is: (P+A*B2)'.
DSP Report: register kernel_regs_reg[54] is absorbed into DSP genblk1[54].mac_i/mul_out_reg.
DSP Report: register genblk1[54].mac_i/mul_out_reg is absorbed into DSP genblk1[54].mac_i/mul_out_reg.
DSP Report: operator genblk1[54].mac_i/intermed is absorbed into DSP genblk1[54].mac_i/mul_out_reg.
DSP Report: operator genblk1[54].mac_i/intermed0 is absorbed into DSP genblk1[54].mac_i/mul_out_reg.
DSP Report: Generating DSP genblk1[55].mac_i/mul_out_reg, operation Mode is: (P+A*B2)'.
DSP Report: register kernel_regs_reg[55] is absorbed into DSP genblk1[55].mac_i/mul_out_reg.
DSP Report: register genblk1[55].mac_i/mul_out_reg is absorbed into DSP genblk1[55].mac_i/mul_out_reg.
DSP Report: operator genblk1[55].mac_i/intermed is absorbed into DSP genblk1[55].mac_i/mul_out_reg.
DSP Report: operator genblk1[55].mac_i/intermed0 is absorbed into DSP genblk1[55].mac_i/mul_out_reg.
DSP Report: Generating DSP genblk1[56].mac_i/mul_out_reg, operation Mode is: (P+A*B2)'.
DSP Report: register kernel_regs_reg[56] is absorbed into DSP genblk1[56].mac_i/mul_out_reg.
DSP Report: register genblk1[56].mac_i/mul_out_reg is absorbed into DSP genblk1[56].mac_i/mul_out_reg.
DSP Report: operator genblk1[56].mac_i/intermed is absorbed into DSP genblk1[56].mac_i/mul_out_reg.
DSP Report: operator genblk1[56].mac_i/intermed0 is absorbed into DSP genblk1[56].mac_i/mul_out_reg.
DSP Report: Generating DSP genblk1[57].mac_i/mul_out_reg, operation Mode is: (P+A*B2)'.
DSP Report: register kernel_regs_reg[57] is absorbed into DSP genblk1[57].mac_i/mul_out_reg.
DSP Report: register genblk1[57].mac_i/mul_out_reg is absorbed into DSP genblk1[57].mac_i/mul_out_reg.
DSP Report: operator genblk1[57].mac_i/intermed is absorbed into DSP genblk1[57].mac_i/mul_out_reg.
DSP Report: operator genblk1[57].mac_i/intermed0 is absorbed into DSP genblk1[57].mac_i/mul_out_reg.
DSP Report: Generating DSP genblk1[58].mac_i/mul_out_reg, operation Mode is: (P+A*B2)'.
DSP Report: register kernel_regs_reg[58] is absorbed into DSP genblk1[58].mac_i/mul_out_reg.
DSP Report: register genblk1[58].mac_i/mul_out_reg is absorbed into DSP genblk1[58].mac_i/mul_out_reg.
DSP Report: operator genblk1[58].mac_i/intermed is absorbed into DSP genblk1[58].mac_i/mul_out_reg.
DSP Report: operator genblk1[58].mac_i/intermed0 is absorbed into DSP genblk1[58].mac_i/mul_out_reg.
DSP Report: Generating DSP genblk1[59].mac_i/mul_out_reg, operation Mode is: (P+A*B2)'.
DSP Report: register kernel_regs_reg[59] is absorbed into DSP genblk1[59].mac_i/mul_out_reg.
DSP Report: register genblk1[59].mac_i/mul_out_reg is absorbed into DSP genblk1[59].mac_i/mul_out_reg.
DSP Report: operator genblk1[59].mac_i/intermed is absorbed into DSP genblk1[59].mac_i/mul_out_reg.
DSP Report: operator genblk1[59].mac_i/intermed0 is absorbed into DSP genblk1[59].mac_i/mul_out_reg.
DSP Report: Generating DSP genblk1[60].mac_i/mul_out_reg, operation Mode is: (P+A*B2)'.
DSP Report: register kernel_regs_reg[60] is absorbed into DSP genblk1[60].mac_i/mul_out_reg.
DSP Report: register genblk1[60].mac_i/mul_out_reg is absorbed into DSP genblk1[60].mac_i/mul_out_reg.
DSP Report: operator genblk1[60].mac_i/intermed is absorbed into DSP genblk1[60].mac_i/mul_out_reg.
DSP Report: operator genblk1[60].mac_i/intermed0 is absorbed into DSP genblk1[60].mac_i/mul_out_reg.
DSP Report: Generating DSP genblk1[61].mac_i/mul_out_reg, operation Mode is: (P+A*B2)'.
DSP Report: register kernel_regs_reg[61] is absorbed into DSP genblk1[61].mac_i/mul_out_reg.
DSP Report: register genblk1[61].mac_i/mul_out_reg is absorbed into DSP genblk1[61].mac_i/mul_out_reg.
DSP Report: operator genblk1[61].mac_i/intermed is absorbed into DSP genblk1[61].mac_i/mul_out_reg.
DSP Report: operator genblk1[61].mac_i/intermed0 is absorbed into DSP genblk1[61].mac_i/mul_out_reg.
DSP Report: Generating DSP genblk1[62].mac_i/mul_out_reg, operation Mode is: (P+A*B2)'.
DSP Report: register kernel_regs_reg[62] is absorbed into DSP genblk1[62].mac_i/mul_out_reg.
DSP Report: register genblk1[62].mac_i/mul_out_reg is absorbed into DSP genblk1[62].mac_i/mul_out_reg.
DSP Report: operator genblk1[62].mac_i/intermed is absorbed into DSP genblk1[62].mac_i/mul_out_reg.
DSP Report: operator genblk1[62].mac_i/intermed0 is absorbed into DSP genblk1[62].mac_i/mul_out_reg.
DSP Report: Generating DSP genblk1[63].mac_i/mul_out_reg, operation Mode is: (P+A*B2)'.
DSP Report: register kernel_regs_reg[63] is absorbed into DSP genblk1[63].mac_i/mul_out_reg.
DSP Report: register genblk1[63].mac_i/mul_out_reg is absorbed into DSP genblk1[63].mac_i/mul_out_reg.
DSP Report: operator genblk1[63].mac_i/intermed is absorbed into DSP genblk1[63].mac_i/mul_out_reg.
DSP Report: operator genblk1[63].mac_i/intermed0 is absorbed into DSP genblk1[63].mac_i/mul_out_reg.
DSP Report: Generating DSP genblk1[64].mac_i/mul_out_reg, operation Mode is: (P+A*B2)'.
DSP Report: register kernel_regs_reg[64] is absorbed into DSP genblk1[64].mac_i/mul_out_reg.
DSP Report: register genblk1[64].mac_i/mul_out_reg is absorbed into DSP genblk1[64].mac_i/mul_out_reg.
DSP Report: operator genblk1[64].mac_i/intermed is absorbed into DSP genblk1[64].mac_i/mul_out_reg.
DSP Report: operator genblk1[64].mac_i/intermed0 is absorbed into DSP genblk1[64].mac_i/mul_out_reg.
DSP Report: Generating DSP genblk1[65].mac_i/mul_out_reg, operation Mode is: (P+A*B2)'.
DSP Report: register kernel_regs_reg[65] is absorbed into DSP genblk1[65].mac_i/mul_out_reg.
DSP Report: register genblk1[65].mac_i/mul_out_reg is absorbed into DSP genblk1[65].mac_i/mul_out_reg.
DSP Report: operator genblk1[65].mac_i/intermed is absorbed into DSP genblk1[65].mac_i/mul_out_reg.
DSP Report: operator genblk1[65].mac_i/intermed0 is absorbed into DSP genblk1[65].mac_i/mul_out_reg.
DSP Report: Generating DSP genblk1[66].mac_i/mul_out_reg, operation Mode is: (P+A*B2)'.
DSP Report: register kernel_regs_reg[66] is absorbed into DSP genblk1[66].mac_i/mul_out_reg.
DSP Report: register genblk1[66].mac_i/mul_out_reg is absorbed into DSP genblk1[66].mac_i/mul_out_reg.
DSP Report: operator genblk1[66].mac_i/intermed is absorbed into DSP genblk1[66].mac_i/mul_out_reg.
DSP Report: operator genblk1[66].mac_i/intermed0 is absorbed into DSP genblk1[66].mac_i/mul_out_reg.
DSP Report: Generating DSP genblk1[67].mac_i/mul_out_reg, operation Mode is: (P+A*B2)'.
DSP Report: register kernel_regs_reg[67] is absorbed into DSP genblk1[67].mac_i/mul_out_reg.
DSP Report: register genblk1[67].mac_i/mul_out_reg is absorbed into DSP genblk1[67].mac_i/mul_out_reg.
DSP Report: operator genblk1[67].mac_i/intermed is absorbed into DSP genblk1[67].mac_i/mul_out_reg.
DSP Report: operator genblk1[67].mac_i/intermed0 is absorbed into DSP genblk1[67].mac_i/mul_out_reg.
DSP Report: Generating DSP genblk1[68].mac_i/mul_out_reg, operation Mode is: (P+A*B2)'.
DSP Report: register kernel_regs_reg[68] is absorbed into DSP genblk1[68].mac_i/mul_out_reg.
DSP Report: register genblk1[68].mac_i/mul_out_reg is absorbed into DSP genblk1[68].mac_i/mul_out_reg.
DSP Report: operator genblk1[68].mac_i/intermed is absorbed into DSP genblk1[68].mac_i/mul_out_reg.
DSP Report: operator genblk1[68].mac_i/intermed0 is absorbed into DSP genblk1[68].mac_i/mul_out_reg.
DSP Report: Generating DSP genblk1[69].mac_i/mul_out_reg, operation Mode is: (P+A*B2)'.
DSP Report: register kernel_regs_reg[69] is absorbed into DSP genblk1[69].mac_i/mul_out_reg.
DSP Report: register genblk1[69].mac_i/mul_out_reg is absorbed into DSP genblk1[69].mac_i/mul_out_reg.
DSP Report: operator genblk1[69].mac_i/intermed is absorbed into DSP genblk1[69].mac_i/mul_out_reg.
DSP Report: operator genblk1[69].mac_i/intermed0 is absorbed into DSP genblk1[69].mac_i/mul_out_reg.
DSP Report: Generating DSP genblk1[70].mac_i/mul_out_reg, operation Mode is: (P+A*B2)'.
DSP Report: register kernel_regs_reg[70] is absorbed into DSP genblk1[70].mac_i/mul_out_reg.
DSP Report: register genblk1[70].mac_i/mul_out_reg is absorbed into DSP genblk1[70].mac_i/mul_out_reg.
DSP Report: operator genblk1[70].mac_i/intermed is absorbed into DSP genblk1[70].mac_i/mul_out_reg.
DSP Report: operator genblk1[70].mac_i/intermed0 is absorbed into DSP genblk1[70].mac_i/mul_out_reg.
DSP Report: Generating DSP genblk1[71].mac_i/mul_out_reg, operation Mode is: (P+A*B2)'.
DSP Report: register kernel_regs_reg[71] is absorbed into DSP genblk1[71].mac_i/mul_out_reg.
DSP Report: register genblk1[71].mac_i/mul_out_reg is absorbed into DSP genblk1[71].mac_i/mul_out_reg.
DSP Report: operator genblk1[71].mac_i/intermed is absorbed into DSP genblk1[71].mac_i/mul_out_reg.
DSP Report: operator genblk1[71].mac_i/intermed0 is absorbed into DSP genblk1[71].mac_i/mul_out_reg.
DSP Report: Generating DSP genblk1[72].mac_i/mul_out_reg, operation Mode is: (P+A*B2)'.
DSP Report: register kernel_regs_reg[72] is absorbed into DSP genblk1[72].mac_i/mul_out_reg.
DSP Report: register genblk1[72].mac_i/mul_out_reg is absorbed into DSP genblk1[72].mac_i/mul_out_reg.
DSP Report: operator genblk1[72].mac_i/intermed is absorbed into DSP genblk1[72].mac_i/mul_out_reg.
DSP Report: operator genblk1[72].mac_i/intermed0 is absorbed into DSP genblk1[72].mac_i/mul_out_reg.
DSP Report: Generating DSP genblk1[73].mac_i/mul_out_reg, operation Mode is: (P+A*B2)'.
DSP Report: register kernel_regs_reg[73] is absorbed into DSP genblk1[73].mac_i/mul_out_reg.
DSP Report: register genblk1[73].mac_i/mul_out_reg is absorbed into DSP genblk1[73].mac_i/mul_out_reg.
DSP Report: operator genblk1[73].mac_i/intermed is absorbed into DSP genblk1[73].mac_i/mul_out_reg.
DSP Report: operator genblk1[73].mac_i/intermed0 is absorbed into DSP genblk1[73].mac_i/mul_out_reg.
DSP Report: Generating DSP genblk1[74].mac_i/mul_out_reg, operation Mode is: (P+A*B2)'.
DSP Report: register kernel_regs_reg[74] is absorbed into DSP genblk1[74].mac_i/mul_out_reg.
DSP Report: register genblk1[74].mac_i/mul_out_reg is absorbed into DSP genblk1[74].mac_i/mul_out_reg.
DSP Report: operator genblk1[74].mac_i/intermed is absorbed into DSP genblk1[74].mac_i/mul_out_reg.
DSP Report: operator genblk1[74].mac_i/intermed0 is absorbed into DSP genblk1[74].mac_i/mul_out_reg.
DSP Report: Generating DSP genblk1[75].mac_i/mul_out_reg, operation Mode is: (P+A*B2)'.
DSP Report: register kernel_regs_reg[75] is absorbed into DSP genblk1[75].mac_i/mul_out_reg.
DSP Report: register genblk1[75].mac_i/mul_out_reg is absorbed into DSP genblk1[75].mac_i/mul_out_reg.
DSP Report: operator genblk1[75].mac_i/intermed is absorbed into DSP genblk1[75].mac_i/mul_out_reg.
DSP Report: operator genblk1[75].mac_i/intermed0 is absorbed into DSP genblk1[75].mac_i/mul_out_reg.
DSP Report: Generating DSP genblk1[76].mac_i/mul_out_reg, operation Mode is: (P+A*B2)'.
DSP Report: register kernel_regs_reg[76] is absorbed into DSP genblk1[76].mac_i/mul_out_reg.
DSP Report: register genblk1[76].mac_i/mul_out_reg is absorbed into DSP genblk1[76].mac_i/mul_out_reg.
DSP Report: operator genblk1[76].mac_i/intermed is absorbed into DSP genblk1[76].mac_i/mul_out_reg.
DSP Report: operator genblk1[76].mac_i/intermed0 is absorbed into DSP genblk1[76].mac_i/mul_out_reg.
DSP Report: Generating DSP genblk1[77].mac_i/mul_out_reg, operation Mode is: (P+A*B2)'.
DSP Report: register kernel_regs_reg[77] is absorbed into DSP genblk1[77].mac_i/mul_out_reg.
DSP Report: register genblk1[77].mac_i/mul_out_reg is absorbed into DSP genblk1[77].mac_i/mul_out_reg.
DSP Report: operator genblk1[77].mac_i/intermed is absorbed into DSP genblk1[77].mac_i/mul_out_reg.
DSP Report: operator genblk1[77].mac_i/intermed0 is absorbed into DSP genblk1[77].mac_i/mul_out_reg.
DSP Report: Generating DSP genblk1[78].mac_i/mul_out_reg, operation Mode is: (P+A*B2)'.
DSP Report: register kernel_regs_reg[78] is absorbed into DSP genblk1[78].mac_i/mul_out_reg.
DSP Report: register genblk1[78].mac_i/mul_out_reg is absorbed into DSP genblk1[78].mac_i/mul_out_reg.
DSP Report: operator genblk1[78].mac_i/intermed is absorbed into DSP genblk1[78].mac_i/mul_out_reg.
DSP Report: operator genblk1[78].mac_i/intermed0 is absorbed into DSP genblk1[78].mac_i/mul_out_reg.
DSP Report: Generating DSP genblk1[79].mac_i/mul_out_reg, operation Mode is: (P+A*B2)'.
DSP Report: register kernel_regs_reg[79] is absorbed into DSP genblk1[79].mac_i/mul_out_reg.
DSP Report: register genblk1[79].mac_i/mul_out_reg is absorbed into DSP genblk1[79].mac_i/mul_out_reg.
DSP Report: operator genblk1[79].mac_i/intermed is absorbed into DSP genblk1[79].mac_i/mul_out_reg.
DSP Report: operator genblk1[79].mac_i/intermed0 is absorbed into DSP genblk1[79].mac_i/mul_out_reg.
DSP Report: Generating DSP genblk1[80].mac_i/mul_out_reg, operation Mode is: (P+A*B2)'.
DSP Report: register kernel_regs_reg[80] is absorbed into DSP genblk1[80].mac_i/mul_out_reg.
DSP Report: register genblk1[80].mac_i/mul_out_reg is absorbed into DSP genblk1[80].mac_i/mul_out_reg.
DSP Report: operator genblk1[80].mac_i/intermed is absorbed into DSP genblk1[80].mac_i/mul_out_reg.
DSP Report: operator genblk1[80].mac_i/intermed0 is absorbed into DSP genblk1[80].mac_i/mul_out_reg.
DSP Report: Generating DSP genblk1[81].mac_i/mul_out_reg, operation Mode is: (P+A*B2)'.
DSP Report: register kernel_regs_reg[81] is absorbed into DSP genblk1[81].mac_i/mul_out_reg.
DSP Report: register genblk1[81].mac_i/mul_out_reg is absorbed into DSP genblk1[81].mac_i/mul_out_reg.
DSP Report: operator genblk1[81].mac_i/intermed is absorbed into DSP genblk1[81].mac_i/mul_out_reg.
DSP Report: operator genblk1[81].mac_i/intermed0 is absorbed into DSP genblk1[81].mac_i/mul_out_reg.
DSP Report: Generating DSP genblk1[82].mac_i/mul_out_reg, operation Mode is: (P+A*B2)'.
DSP Report: register kernel_regs_reg[82] is absorbed into DSP genblk1[82].mac_i/mul_out_reg.
DSP Report: register genblk1[82].mac_i/mul_out_reg is absorbed into DSP genblk1[82].mac_i/mul_out_reg.
DSP Report: operator genblk1[82].mac_i/intermed is absorbed into DSP genblk1[82].mac_i/mul_out_reg.
DSP Report: operator genblk1[82].mac_i/intermed0 is absorbed into DSP genblk1[82].mac_i/mul_out_reg.
DSP Report: Generating DSP genblk1[83].mac_i/mul_out_reg, operation Mode is: (P+A*B2)'.
DSP Report: register kernel_regs_reg[83] is absorbed into DSP genblk1[83].mac_i/mul_out_reg.
DSP Report: register genblk1[83].mac_i/mul_out_reg is absorbed into DSP genblk1[83].mac_i/mul_out_reg.
DSP Report: operator genblk1[83].mac_i/intermed is absorbed into DSP genblk1[83].mac_i/mul_out_reg.
DSP Report: operator genblk1[83].mac_i/intermed0 is absorbed into DSP genblk1[83].mac_i/mul_out_reg.
DSP Report: Generating DSP genblk1[84].mac_i/mul_out_reg, operation Mode is: (P+A*B2)'.
DSP Report: register kernel_regs_reg[84] is absorbed into DSP genblk1[84].mac_i/mul_out_reg.
DSP Report: register genblk1[84].mac_i/mul_out_reg is absorbed into DSP genblk1[84].mac_i/mul_out_reg.
DSP Report: operator genblk1[84].mac_i/intermed is absorbed into DSP genblk1[84].mac_i/mul_out_reg.
DSP Report: operator genblk1[84].mac_i/intermed0 is absorbed into DSP genblk1[84].mac_i/mul_out_reg.
DSP Report: Generating DSP genblk1[85].mac_i/mul_out_reg, operation Mode is: (P+A*B2)'.
DSP Report: register kernel_regs_reg[85] is absorbed into DSP genblk1[85].mac_i/mul_out_reg.
DSP Report: register genblk1[85].mac_i/mul_out_reg is absorbed into DSP genblk1[85].mac_i/mul_out_reg.
DSP Report: operator genblk1[85].mac_i/intermed is absorbed into DSP genblk1[85].mac_i/mul_out_reg.
DSP Report: operator genblk1[85].mac_i/intermed0 is absorbed into DSP genblk1[85].mac_i/mul_out_reg.
DSP Report: Generating DSP genblk1[86].mac_i/mul_out_reg, operation Mode is: (P+A*B2)'.
DSP Report: register kernel_regs_reg[86] is absorbed into DSP genblk1[86].mac_i/mul_out_reg.
DSP Report: register genblk1[86].mac_i/mul_out_reg is absorbed into DSP genblk1[86].mac_i/mul_out_reg.
DSP Report: operator genblk1[86].mac_i/intermed is absorbed into DSP genblk1[86].mac_i/mul_out_reg.
DSP Report: operator genblk1[86].mac_i/intermed0 is absorbed into DSP genblk1[86].mac_i/mul_out_reg.
DSP Report: Generating DSP genblk1[87].mac_i/mul_out_reg, operation Mode is: (P+A*B2)'.
DSP Report: register kernel_regs_reg[87] is absorbed into DSP genblk1[87].mac_i/mul_out_reg.
DSP Report: register genblk1[87].mac_i/mul_out_reg is absorbed into DSP genblk1[87].mac_i/mul_out_reg.
DSP Report: operator genblk1[87].mac_i/intermed is absorbed into DSP genblk1[87].mac_i/mul_out_reg.
DSP Report: operator genblk1[87].mac_i/intermed0 is absorbed into DSP genblk1[87].mac_i/mul_out_reg.
DSP Report: Generating DSP genblk1[88].mac_i/mul_out_reg, operation Mode is: (P+A*B2)'.
DSP Report: register kernel_regs_reg[88] is absorbed into DSP genblk1[88].mac_i/mul_out_reg.
DSP Report: register genblk1[88].mac_i/mul_out_reg is absorbed into DSP genblk1[88].mac_i/mul_out_reg.
DSP Report: operator genblk1[88].mac_i/intermed is absorbed into DSP genblk1[88].mac_i/mul_out_reg.
DSP Report: operator genblk1[88].mac_i/intermed0 is absorbed into DSP genblk1[88].mac_i/mul_out_reg.
DSP Report: Generating DSP genblk1[89].mac_i/mul_out_reg, operation Mode is: (P+A*B2)'.
DSP Report: register kernel_regs_reg[89] is absorbed into DSP genblk1[89].mac_i/mul_out_reg.
DSP Report: register genblk1[89].mac_i/mul_out_reg is absorbed into DSP genblk1[89].mac_i/mul_out_reg.
DSP Report: operator genblk1[89].mac_i/intermed is absorbed into DSP genblk1[89].mac_i/mul_out_reg.
DSP Report: operator genblk1[89].mac_i/intermed0 is absorbed into DSP genblk1[89].mac_i/mul_out_reg.
DSP Report: Generating DSP genblk1[90].mac_i/mul_out_reg, operation Mode is: (P+A*B2)'.
DSP Report: register kernel_regs_reg[90] is absorbed into DSP genblk1[90].mac_i/mul_out_reg.
DSP Report: register genblk1[90].mac_i/mul_out_reg is absorbed into DSP genblk1[90].mac_i/mul_out_reg.
DSP Report: operator genblk1[90].mac_i/intermed is absorbed into DSP genblk1[90].mac_i/mul_out_reg.
DSP Report: operator genblk1[90].mac_i/intermed0 is absorbed into DSP genblk1[90].mac_i/mul_out_reg.
DSP Report: Generating DSP genblk1[91].mac_i/mul_out_reg, operation Mode is: (P+A*B2)'.
DSP Report: register kernel_regs_reg[91] is absorbed into DSP genblk1[91].mac_i/mul_out_reg.
DSP Report: register genblk1[91].mac_i/mul_out_reg is absorbed into DSP genblk1[91].mac_i/mul_out_reg.
DSP Report: operator genblk1[91].mac_i/intermed is absorbed into DSP genblk1[91].mac_i/mul_out_reg.
DSP Report: operator genblk1[91].mac_i/intermed0 is absorbed into DSP genblk1[91].mac_i/mul_out_reg.
DSP Report: Generating DSP genblk1[92].mac_i/mul_out_reg, operation Mode is: (P+A*B2)'.
DSP Report: register kernel_regs_reg[92] is absorbed into DSP genblk1[92].mac_i/mul_out_reg.
DSP Report: register genblk1[92].mac_i/mul_out_reg is absorbed into DSP genblk1[92].mac_i/mul_out_reg.
DSP Report: operator genblk1[92].mac_i/intermed is absorbed into DSP genblk1[92].mac_i/mul_out_reg.
DSP Report: operator genblk1[92].mac_i/intermed0 is absorbed into DSP genblk1[92].mac_i/mul_out_reg.
DSP Report: Generating DSP genblk1[93].mac_i/mul_out_reg, operation Mode is: (P+A*B2)'.
DSP Report: register kernel_regs_reg[93] is absorbed into DSP genblk1[93].mac_i/mul_out_reg.
DSP Report: register genblk1[93].mac_i/mul_out_reg is absorbed into DSP genblk1[93].mac_i/mul_out_reg.
DSP Report: operator genblk1[93].mac_i/intermed is absorbed into DSP genblk1[93].mac_i/mul_out_reg.
DSP Report: operator genblk1[93].mac_i/intermed0 is absorbed into DSP genblk1[93].mac_i/mul_out_reg.
DSP Report: Generating DSP genblk1[94].mac_i/mul_out_reg, operation Mode is: (P+A*B2)'.
DSP Report: register kernel_regs_reg[94] is absorbed into DSP genblk1[94].mac_i/mul_out_reg.
DSP Report: register genblk1[94].mac_i/mul_out_reg is absorbed into DSP genblk1[94].mac_i/mul_out_reg.
DSP Report: operator genblk1[94].mac_i/intermed is absorbed into DSP genblk1[94].mac_i/mul_out_reg.
DSP Report: operator genblk1[94].mac_i/intermed0 is absorbed into DSP genblk1[94].mac_i/mul_out_reg.
DSP Report: Generating DSP genblk1[95].mac_i/mul_out_reg, operation Mode is: (P+A*B2)'.
DSP Report: register kernel_regs_reg[95] is absorbed into DSP genblk1[95].mac_i/mul_out_reg.
DSP Report: register genblk1[95].mac_i/mul_out_reg is absorbed into DSP genblk1[95].mac_i/mul_out_reg.
DSP Report: operator genblk1[95].mac_i/intermed is absorbed into DSP genblk1[95].mac_i/mul_out_reg.
DSP Report: operator genblk1[95].mac_i/intermed0 is absorbed into DSP genblk1[95].mac_i/mul_out_reg.
DSP Report: Generating DSP genblk1[96].mac_i/mul_out_reg, operation Mode is: (P+A*B2)'.
DSP Report: register kernel_regs_reg[96] is absorbed into DSP genblk1[96].mac_i/mul_out_reg.
DSP Report: register genblk1[96].mac_i/mul_out_reg is absorbed into DSP genblk1[96].mac_i/mul_out_reg.
DSP Report: operator genblk1[96].mac_i/intermed is absorbed into DSP genblk1[96].mac_i/mul_out_reg.
DSP Report: operator genblk1[96].mac_i/intermed0 is absorbed into DSP genblk1[96].mac_i/mul_out_reg.
DSP Report: Generating DSP genblk1[97].mac_i/mul_out_reg, operation Mode is: (P+A*B2)'.
DSP Report: register kernel_regs_reg[97] is absorbed into DSP genblk1[97].mac_i/mul_out_reg.
DSP Report: register genblk1[97].mac_i/mul_out_reg is absorbed into DSP genblk1[97].mac_i/mul_out_reg.
DSP Report: operator genblk1[97].mac_i/intermed is absorbed into DSP genblk1[97].mac_i/mul_out_reg.
DSP Report: operator genblk1[97].mac_i/intermed0 is absorbed into DSP genblk1[97].mac_i/mul_out_reg.
DSP Report: Generating DSP genblk1[98].mac_i/mul_out_reg, operation Mode is: (P+A*B2)'.
DSP Report: register kernel_regs_reg[98] is absorbed into DSP genblk1[98].mac_i/mul_out_reg.
DSP Report: register genblk1[98].mac_i/mul_out_reg is absorbed into DSP genblk1[98].mac_i/mul_out_reg.
DSP Report: operator genblk1[98].mac_i/intermed is absorbed into DSP genblk1[98].mac_i/mul_out_reg.
DSP Report: operator genblk1[98].mac_i/intermed0 is absorbed into DSP genblk1[98].mac_i/mul_out_reg.
DSP Report: Generating DSP genblk1[99].mac_i/mul_out_reg, operation Mode is: (P+A*B2)'.
DSP Report: register kernel_regs_reg[99] is absorbed into DSP genblk1[99].mac_i/mul_out_reg.
DSP Report: register genblk1[99].mac_i/mul_out_reg is absorbed into DSP genblk1[99].mac_i/mul_out_reg.
DSP Report: operator genblk1[99].mac_i/intermed is absorbed into DSP genblk1[99].mac_i/mul_out_reg.
DSP Report: operator genblk1[99].mac_i/intermed0 is absorbed into DSP genblk1[99].mac_i/mul_out_reg.
DSP Report: Generating DSP genblk1[100].mac_i/mul_out_reg, operation Mode is: (P+A*B2)'.
DSP Report: register kernel_regs_reg[100] is absorbed into DSP genblk1[100].mac_i/mul_out_reg.
DSP Report: register genblk1[100].mac_i/mul_out_reg is absorbed into DSP genblk1[100].mac_i/mul_out_reg.
DSP Report: operator genblk1[100].mac_i/intermed is absorbed into DSP genblk1[100].mac_i/mul_out_reg.
DSP Report: operator genblk1[100].mac_i/intermed0 is absorbed into DSP genblk1[100].mac_i/mul_out_reg.
DSP Report: Generating DSP genblk1[101].mac_i/mul_out_reg, operation Mode is: (P+A*B2)'.
DSP Report: register kernel_regs_reg[101] is absorbed into DSP genblk1[101].mac_i/mul_out_reg.
DSP Report: register genblk1[101].mac_i/mul_out_reg is absorbed into DSP genblk1[101].mac_i/mul_out_reg.
DSP Report: operator genblk1[101].mac_i/intermed is absorbed into DSP genblk1[101].mac_i/mul_out_reg.
DSP Report: operator genblk1[101].mac_i/intermed0 is absorbed into DSP genblk1[101].mac_i/mul_out_reg.
DSP Report: Generating DSP genblk1[102].mac_i/mul_out_reg, operation Mode is: (P+A*B2)'.
DSP Report: register kernel_regs_reg[102] is absorbed into DSP genblk1[102].mac_i/mul_out_reg.
DSP Report: register genblk1[102].mac_i/mul_out_reg is absorbed into DSP genblk1[102].mac_i/mul_out_reg.
DSP Report: operator genblk1[102].mac_i/intermed is absorbed into DSP genblk1[102].mac_i/mul_out_reg.
DSP Report: operator genblk1[102].mac_i/intermed0 is absorbed into DSP genblk1[102].mac_i/mul_out_reg.
DSP Report: Generating DSP genblk1[103].mac_i/mul_out_reg, operation Mode is: (P+A*B2)'.
DSP Report: register kernel_regs_reg[103] is absorbed into DSP genblk1[103].mac_i/mul_out_reg.
DSP Report: register genblk1[103].mac_i/mul_out_reg is absorbed into DSP genblk1[103].mac_i/mul_out_reg.
DSP Report: operator genblk1[103].mac_i/intermed is absorbed into DSP genblk1[103].mac_i/mul_out_reg.
DSP Report: operator genblk1[103].mac_i/intermed0 is absorbed into DSP genblk1[103].mac_i/mul_out_reg.
DSP Report: Generating DSP genblk1[104].mac_i/mul_out_reg, operation Mode is: (P+A*B2)'.
DSP Report: register kernel_regs_reg[104] is absorbed into DSP genblk1[104].mac_i/mul_out_reg.
DSP Report: register genblk1[104].mac_i/mul_out_reg is absorbed into DSP genblk1[104].mac_i/mul_out_reg.
DSP Report: operator genblk1[104].mac_i/intermed is absorbed into DSP genblk1[104].mac_i/mul_out_reg.
DSP Report: operator genblk1[104].mac_i/intermed0 is absorbed into DSP genblk1[104].mac_i/mul_out_reg.
DSP Report: Generating DSP genblk1[105].mac_i/mul_out_reg, operation Mode is: (P+A*B2)'.
DSP Report: register kernel_regs_reg[105] is absorbed into DSP genblk1[105].mac_i/mul_out_reg.
DSP Report: register genblk1[105].mac_i/mul_out_reg is absorbed into DSP genblk1[105].mac_i/mul_out_reg.
DSP Report: operator genblk1[105].mac_i/intermed is absorbed into DSP genblk1[105].mac_i/mul_out_reg.
DSP Report: operator genblk1[105].mac_i/intermed0 is absorbed into DSP genblk1[105].mac_i/mul_out_reg.
DSP Report: Generating DSP genblk1[106].mac_i/mul_out_reg, operation Mode is: (P+A*B2)'.
DSP Report: register kernel_regs_reg[106] is absorbed into DSP genblk1[106].mac_i/mul_out_reg.
DSP Report: register genblk1[106].mac_i/mul_out_reg is absorbed into DSP genblk1[106].mac_i/mul_out_reg.
DSP Report: operator genblk1[106].mac_i/intermed is absorbed into DSP genblk1[106].mac_i/mul_out_reg.
DSP Report: operator genblk1[106].mac_i/intermed0 is absorbed into DSP genblk1[106].mac_i/mul_out_reg.
DSP Report: Generating DSP genblk1[107].mac_i/mul_out_reg, operation Mode is: (P+A*B2)'.
DSP Report: register kernel_regs_reg[107] is absorbed into DSP genblk1[107].mac_i/mul_out_reg.
DSP Report: register genblk1[107].mac_i/mul_out_reg is absorbed into DSP genblk1[107].mac_i/mul_out_reg.
DSP Report: operator genblk1[107].mac_i/intermed is absorbed into DSP genblk1[107].mac_i/mul_out_reg.
DSP Report: operator genblk1[107].mac_i/intermed0 is absorbed into DSP genblk1[107].mac_i/mul_out_reg.
DSP Report: Generating DSP genblk1[108].mac_i/mul_out_reg, operation Mode is: (P+A*B2)'.
DSP Report: register kernel_regs_reg[108] is absorbed into DSP genblk1[108].mac_i/mul_out_reg.
DSP Report: register genblk1[108].mac_i/mul_out_reg is absorbed into DSP genblk1[108].mac_i/mul_out_reg.
DSP Report: operator genblk1[108].mac_i/intermed is absorbed into DSP genblk1[108].mac_i/mul_out_reg.
DSP Report: operator genblk1[108].mac_i/intermed0 is absorbed into DSP genblk1[108].mac_i/mul_out_reg.
DSP Report: Generating DSP genblk1[109].mac_i/mul_out_reg, operation Mode is: (P+A*B2)'.
DSP Report: register kernel_regs_reg[109] is absorbed into DSP genblk1[109].mac_i/mul_out_reg.
DSP Report: register genblk1[109].mac_i/mul_out_reg is absorbed into DSP genblk1[109].mac_i/mul_out_reg.
DSP Report: operator genblk1[109].mac_i/intermed is absorbed into DSP genblk1[109].mac_i/mul_out_reg.
DSP Report: operator genblk1[109].mac_i/intermed0 is absorbed into DSP genblk1[109].mac_i/mul_out_reg.
DSP Report: Generating DSP genblk1[110].mac_i/mul_out_reg, operation Mode is: (P+A*B2)'.
DSP Report: register kernel_regs_reg[110] is absorbed into DSP genblk1[110].mac_i/mul_out_reg.
DSP Report: register genblk1[110].mac_i/mul_out_reg is absorbed into DSP genblk1[110].mac_i/mul_out_reg.
DSP Report: operator genblk1[110].mac_i/intermed is absorbed into DSP genblk1[110].mac_i/mul_out_reg.
DSP Report: operator genblk1[110].mac_i/intermed0 is absorbed into DSP genblk1[110].mac_i/mul_out_reg.
DSP Report: Generating DSP genblk1[111].mac_i/mul_out_reg, operation Mode is: (P+A*B2)'.
DSP Report: register kernel_regs_reg[111] is absorbed into DSP genblk1[111].mac_i/mul_out_reg.
DSP Report: register genblk1[111].mac_i/mul_out_reg is absorbed into DSP genblk1[111].mac_i/mul_out_reg.
DSP Report: operator genblk1[111].mac_i/intermed is absorbed into DSP genblk1[111].mac_i/mul_out_reg.
DSP Report: operator genblk1[111].mac_i/intermed0 is absorbed into DSP genblk1[111].mac_i/mul_out_reg.
DSP Report: Generating DSP genblk1[112].mac_i/mul_out_reg, operation Mode is: (P+A*B2)'.
DSP Report: register kernel_regs_reg[112] is absorbed into DSP genblk1[112].mac_i/mul_out_reg.
DSP Report: register genblk1[112].mac_i/mul_out_reg is absorbed into DSP genblk1[112].mac_i/mul_out_reg.
DSP Report: operator genblk1[112].mac_i/intermed is absorbed into DSP genblk1[112].mac_i/mul_out_reg.
DSP Report: operator genblk1[112].mac_i/intermed0 is absorbed into DSP genblk1[112].mac_i/mul_out_reg.
DSP Report: Generating DSP genblk1[113].mac_i/mul_out_reg, operation Mode is: (P+A*B2)'.
DSP Report: register kernel_regs_reg[113] is absorbed into DSP genblk1[113].mac_i/mul_out_reg.
DSP Report: register genblk1[113].mac_i/mul_out_reg is absorbed into DSP genblk1[113].mac_i/mul_out_reg.
DSP Report: operator genblk1[113].mac_i/intermed is absorbed into DSP genblk1[113].mac_i/mul_out_reg.
DSP Report: operator genblk1[113].mac_i/intermed0 is absorbed into DSP genblk1[113].mac_i/mul_out_reg.
DSP Report: Generating DSP genblk1[114].mac_i/mul_out_reg, operation Mode is: (P+A*B2)'.
DSP Report: register kernel_regs_reg[114] is absorbed into DSP genblk1[114].mac_i/mul_out_reg.
DSP Report: register genblk1[114].mac_i/mul_out_reg is absorbed into DSP genblk1[114].mac_i/mul_out_reg.
DSP Report: operator genblk1[114].mac_i/intermed is absorbed into DSP genblk1[114].mac_i/mul_out_reg.
DSP Report: operator genblk1[114].mac_i/intermed0 is absorbed into DSP genblk1[114].mac_i/mul_out_reg.
DSP Report: Generating DSP genblk1[115].mac_i/mul_out_reg, operation Mode is: (P+A*B2)'.
DSP Report: register kernel_regs_reg[115] is absorbed into DSP genblk1[115].mac_i/mul_out_reg.
DSP Report: register genblk1[115].mac_i/mul_out_reg is absorbed into DSP genblk1[115].mac_i/mul_out_reg.
DSP Report: operator genblk1[115].mac_i/intermed is absorbed into DSP genblk1[115].mac_i/mul_out_reg.
DSP Report: operator genblk1[115].mac_i/intermed0 is absorbed into DSP genblk1[115].mac_i/mul_out_reg.
DSP Report: Generating DSP genblk1[116].mac_i/mul_out_reg, operation Mode is: (P+A*B2)'.
DSP Report: register kernel_regs_reg[116] is absorbed into DSP genblk1[116].mac_i/mul_out_reg.
DSP Report: register genblk1[116].mac_i/mul_out_reg is absorbed into DSP genblk1[116].mac_i/mul_out_reg.
DSP Report: operator genblk1[116].mac_i/intermed is absorbed into DSP genblk1[116].mac_i/mul_out_reg.
DSP Report: operator genblk1[116].mac_i/intermed0 is absorbed into DSP genblk1[116].mac_i/mul_out_reg.
DSP Report: Generating DSP genblk1[117].mac_i/mul_out_reg, operation Mode is: (P+A*B2)'.
DSP Report: register kernel_regs_reg[117] is absorbed into DSP genblk1[117].mac_i/mul_out_reg.
DSP Report: register genblk1[117].mac_i/mul_out_reg is absorbed into DSP genblk1[117].mac_i/mul_out_reg.
DSP Report: operator genblk1[117].mac_i/intermed is absorbed into DSP genblk1[117].mac_i/mul_out_reg.
DSP Report: operator genblk1[117].mac_i/intermed0 is absorbed into DSP genblk1[117].mac_i/mul_out_reg.
DSP Report: Generating DSP genblk1[118].mac_i/mul_out_reg, operation Mode is: (P+A*B2)'.
DSP Report: register kernel_regs_reg[118] is absorbed into DSP genblk1[118].mac_i/mul_out_reg.
DSP Report: register genblk1[118].mac_i/mul_out_reg is absorbed into DSP genblk1[118].mac_i/mul_out_reg.
DSP Report: operator genblk1[118].mac_i/intermed is absorbed into DSP genblk1[118].mac_i/mul_out_reg.
DSP Report: operator genblk1[118].mac_i/intermed0 is absorbed into DSP genblk1[118].mac_i/mul_out_reg.
DSP Report: Generating DSP genblk1[119].mac_i/mul_out_reg, operation Mode is: (P+A*B2)'.
DSP Report: register kernel_regs_reg[119] is absorbed into DSP genblk1[119].mac_i/mul_out_reg.
DSP Report: register genblk1[119].mac_i/mul_out_reg is absorbed into DSP genblk1[119].mac_i/mul_out_reg.
DSP Report: operator genblk1[119].mac_i/intermed is absorbed into DSP genblk1[119].mac_i/mul_out_reg.
DSP Report: operator genblk1[119].mac_i/intermed0 is absorbed into DSP genblk1[119].mac_i/mul_out_reg.
DSP Report: Generating DSP genblk1[120].mac_i/mul_out_reg, operation Mode is: (P+A*B2)'.
DSP Report: register kernel_regs_reg[120] is absorbed into DSP genblk1[120].mac_i/mul_out_reg.
DSP Report: register genblk1[120].mac_i/mul_out_reg is absorbed into DSP genblk1[120].mac_i/mul_out_reg.
DSP Report: operator genblk1[120].mac_i/intermed is absorbed into DSP genblk1[120].mac_i/mul_out_reg.
DSP Report: operator genblk1[120].mac_i/intermed0 is absorbed into DSP genblk1[120].mac_i/mul_out_reg.
DSP Report: Generating DSP genblk1[121].mac_i/mul_out_reg, operation Mode is: (P+A*B2)'.
DSP Report: register kernel_regs_reg[121] is absorbed into DSP genblk1[121].mac_i/mul_out_reg.
DSP Report: register genblk1[121].mac_i/mul_out_reg is absorbed into DSP genblk1[121].mac_i/mul_out_reg.
DSP Report: operator genblk1[121].mac_i/intermed is absorbed into DSP genblk1[121].mac_i/mul_out_reg.
DSP Report: operator genblk1[121].mac_i/intermed0 is absorbed into DSP genblk1[121].mac_i/mul_out_reg.
DSP Report: Generating DSP genblk1[122].mac_i/mul_out_reg, operation Mode is: (P+A*B2)'.
DSP Report: register kernel_regs_reg[122] is absorbed into DSP genblk1[122].mac_i/mul_out_reg.
DSP Report: register genblk1[122].mac_i/mul_out_reg is absorbed into DSP genblk1[122].mac_i/mul_out_reg.
DSP Report: operator genblk1[122].mac_i/intermed is absorbed into DSP genblk1[122].mac_i/mul_out_reg.
DSP Report: operator genblk1[122].mac_i/intermed0 is absorbed into DSP genblk1[122].mac_i/mul_out_reg.
DSP Report: Generating DSP genblk1[123].mac_i/mul_out_reg, operation Mode is: (P+A*B2)'.
DSP Report: register kernel_regs_reg[123] is absorbed into DSP genblk1[123].mac_i/mul_out_reg.
DSP Report: register genblk1[123].mac_i/mul_out_reg is absorbed into DSP genblk1[123].mac_i/mul_out_reg.
DSP Report: operator genblk1[123].mac_i/intermed is absorbed into DSP genblk1[123].mac_i/mul_out_reg.
DSP Report: operator genblk1[123].mac_i/intermed0 is absorbed into DSP genblk1[123].mac_i/mul_out_reg.
DSP Report: Generating DSP genblk1[124].mac_i/mul_out_reg, operation Mode is: (P+A*B2)'.
DSP Report: register kernel_regs_reg[124] is absorbed into DSP genblk1[124].mac_i/mul_out_reg.
DSP Report: register genblk1[124].mac_i/mul_out_reg is absorbed into DSP genblk1[124].mac_i/mul_out_reg.
DSP Report: operator genblk1[124].mac_i/intermed is absorbed into DSP genblk1[124].mac_i/mul_out_reg.
DSP Report: operator genblk1[124].mac_i/intermed0 is absorbed into DSP genblk1[124].mac_i/mul_out_reg.
DSP Report: Generating DSP genblk1[125].mac_i/mul_out_reg, operation Mode is: (P+A*B2)'.
DSP Report: register kernel_regs_reg[125] is absorbed into DSP genblk1[125].mac_i/mul_out_reg.
DSP Report: register genblk1[125].mac_i/mul_out_reg is absorbed into DSP genblk1[125].mac_i/mul_out_reg.
DSP Report: operator genblk1[125].mac_i/intermed is absorbed into DSP genblk1[125].mac_i/mul_out_reg.
DSP Report: operator genblk1[125].mac_i/intermed0 is absorbed into DSP genblk1[125].mac_i/mul_out_reg.
DSP Report: Generating DSP genblk1[126].mac_i/mul_out_reg, operation Mode is: (P+A*B2)'.
DSP Report: register kernel_regs_reg[126] is absorbed into DSP genblk1[126].mac_i/mul_out_reg.
DSP Report: register genblk1[126].mac_i/mul_out_reg is absorbed into DSP genblk1[126].mac_i/mul_out_reg.
DSP Report: operator genblk1[126].mac_i/intermed is absorbed into DSP genblk1[126].mac_i/mul_out_reg.
DSP Report: operator genblk1[126].mac_i/intermed0 is absorbed into DSP genblk1[126].mac_i/mul_out_reg.
DSP Report: Generating DSP genblk1[127].mac_i/mul_out_reg, operation Mode is: (P+A*B2)'.
DSP Report: register kernel_regs_reg[127] is absorbed into DSP genblk1[127].mac_i/mul_out_reg.
DSP Report: register genblk1[127].mac_i/mul_out_reg is absorbed into DSP genblk1[127].mac_i/mul_out_reg.
DSP Report: operator genblk1[127].mac_i/intermed is absorbed into DSP genblk1[127].mac_i/mul_out_reg.
DSP Report: operator genblk1[127].mac_i/intermed0 is absorbed into DSP genblk1[127].mac_i/mul_out_reg.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:01:56 ; elapsed = 00:02:09 . Memory (MB): peak = 2049.750 ; gain = 678.023 ; free physical = 221 ; free virtual = 4987
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

ROM:
+------------------+------------+---------------+----------------+
|Module Name       | RTL Object | Depth x Width | Implemented As | 
+------------------+------------+---------------+----------------+
|rom_fire4_expand1 | p_0_out    | 32x16         | LUT            | 
|rom_fire4_expand1 | p_0_out    | 32x16         | LUT            | 
|rom_fire4_expand1 | p_0_out    | 32x16         | LUT            | 
|rom_fire4_expand1 | p_0_out    | 32x16         | LUT            | 
|rom_fire4_expand1 | p_0_out    | 32x16         | LUT            | 
|rom_fire4_expand1 | p_0_out    | 32x16         | LUT            | 
|rom_fire4_expand1 | p_0_out    | 32x16         | LUT            | 
|rom_fire4_expand1 | p_0_out    | 32x16         | LUT            | 
|rom_fire4_expand1 | p_0_out    | 32x16         | LUT            | 
|rom_fire4_expand1 | p_0_out    | 32x16         | LUT            | 
|rom_fire4_expand1 | p_0_out    | 32x16         | LUT            | 
|rom_fire4_expand1 | p_0_out    | 32x16         | LUT            | 
|rom_fire4_expand1 | p_0_out    | 32x16         | LUT            | 
|rom_fire4_expand1 | p_0_out    | 32x16         | LUT            | 
|rom_fire4_expand1 | p_0_out    | 32x16         | LUT            | 
|rom_fire4_expand1 | p_0_out    | 32x16         | LUT            | 
|rom_fire4_expand1 | p_0_out    | 32x16         | LUT            | 
|rom_fire4_expand1 | p_0_out    | 32x16         | LUT            | 
|rom_fire4_expand1 | p_0_out    | 32x16         | LUT            | 
|rom_fire4_expand1 | p_0_out    | 32x16         | LUT            | 
|rom_fire4_expand1 | p_0_out    | 32x16         | LUT            | 
|rom_fire4_expand1 | p_0_out    | 32x16         | LUT            | 
|rom_fire4_expand1 | p_0_out    | 32x16         | LUT            | 
|rom_fire4_expand1 | p_0_out    | 32x16         | LUT            | 
|rom_fire4_expand1 | p_0_out    | 32x16         | LUT            | 
|rom_fire4_expand1 | p_0_out    | 32x16         | LUT            | 
|rom_fire4_expand1 | p_0_out    | 32x16         | LUT            | 
|rom_fire4_expand1 | p_0_out    | 32x16         | LUT            | 
|rom_fire4_expand1 | p_0_out    | 32x16         | LUT            | 
|rom_fire4_expand1 | p_0_out    | 32x16         | LUT            | 
|rom_fire4_expand1 | p_0_out    | 32x16         | LUT            | 
|rom_fire4_expand1 | p_0_out    | 32x16         | LUT            | 
|rom_fire4_expand1 | p_0_out    | 32x16         | LUT            | 
|rom_fire4_expand1 | p_0_out    | 32x16         | LUT            | 
|rom_fire4_expand1 | p_0_out    | 32x16         | LUT            | 
|rom_fire4_expand1 | p_0_out    | 32x16         | LUT            | 
|rom_fire4_expand1 | p_0_out    | 32x16         | LUT            | 
|rom_fire4_expand1 | p_0_out    | 32x16         | LUT            | 
|rom_fire4_expand1 | p_0_out    | 32x16         | LUT            | 
|rom_fire4_expand1 | p_0_out    | 32x16         | LUT            | 
|rom_fire4_expand1 | p_0_out    | 32x16         | LUT            | 
|rom_fire4_expand1 | p_0_out    | 32x16         | LUT            | 
|rom_fire4_expand1 | p_0_out    | 32x16         | LUT            | 
|rom_fire4_expand1 | p_0_out    | 32x16         | LUT            | 
|rom_fire4_expand1 | p_0_out    | 32x16         | LUT            | 
|rom_fire4_expand1 | p_0_out    | 32x16         | LUT            | 
|rom_fire4_expand1 | p_0_out    | 32x16         | LUT            | 
|rom_fire4_expand1 | p_0_out    | 32x16         | LUT            | 
|rom_fire4_expand1 | p_0_out    | 32x16         | LUT            | 
|rom_fire4_expand1 | p_0_out    | 32x16         | LUT            | 
|rom_fire4_expand1 | p_0_out    | 32x16         | LUT            | 
|rom_fire4_expand1 | p_0_out    | 32x16         | LUT            | 
|rom_fire4_expand1 | p_0_out    | 32x16         | LUT            | 
|rom_fire4_expand1 | p_0_out    | 32x16         | LUT            | 
|rom_fire4_expand1 | p_0_out    | 32x16         | LUT            | 
|rom_fire4_expand1 | p_0_out    | 32x16         | LUT            | 
|rom_fire4_expand1 | p_0_out    | 32x16         | LUT            | 
|rom_fire4_expand1 | p_0_out    | 32x16         | LUT            | 
|rom_fire4_expand1 | p_0_out    | 32x16         | LUT            | 
|rom_fire4_expand1 | p_0_out    | 32x16         | LUT            | 
|rom_fire4_expand1 | p_0_out    | 32x16         | LUT            | 
|rom_fire4_expand1 | p_0_out    | 32x16         | LUT            | 
|rom_fire4_expand1 | p_0_out    | 32x16         | LUT            | 
|rom_fire4_expand1 | p_0_out    | 32x16         | LUT            | 
|rom_fire4_expand1 | p_0_out    | 32x16         | LUT            | 
|rom_fire4_expand1 | p_0_out    | 32x16         | LUT            | 
|rom_fire4_expand1 | p_0_out    | 32x16         | LUT            | 
|rom_fire4_expand1 | p_0_out    | 32x16         | LUT            | 
|rom_fire4_expand1 | p_0_out    | 32x16         | LUT            | 
|rom_fire4_expand1 | p_0_out    | 32x16         | LUT            | 
|rom_fire4_expand1 | p_0_out    | 32x16         | LUT            | 
|rom_fire4_expand1 | p_0_out    | 32x16         | LUT            | 
|rom_fire4_expand1 | p_0_out    | 32x16         | LUT            | 
|rom_fire4_expand1 | p_0_out    | 32x16         | LUT            | 
|rom_fire4_expand1 | p_0_out    | 32x16         | LUT            | 
|rom_fire4_expand1 | p_0_out    | 32x16         | LUT            | 
|rom_fire4_expand1 | p_0_out    | 32x16         | LUT            | 
|rom_fire4_expand1 | p_0_out    | 32x16         | LUT            | 
|rom_fire4_expand1 | p_0_out    | 32x16         | LUT            | 
|rom_fire4_expand1 | p_0_out    | 32x16         | LUT            | 
|rom_fire4_expand1 | p_0_out    | 32x16         | LUT            | 
|rom_fire4_expand1 | p_0_out    | 32x16         | LUT            | 
|rom_fire4_expand1 | p_0_out    | 32x16         | LUT            | 
|rom_fire4_expand1 | p_0_out    | 32x16         | LUT            | 
|rom_fire4_expand1 | p_0_out    | 32x16         | LUT            | 
|rom_fire4_expand1 | p_0_out    | 32x16         | LUT            | 
|rom_fire4_expand1 | p_0_out    | 32x16         | LUT            | 
|rom_fire4_expand1 | p_0_out    | 32x16         | LUT            | 
|rom_fire4_expand1 | p_0_out    | 32x16         | LUT            | 
|rom_fire4_expand1 | p_0_out    | 32x16         | LUT            | 
|rom_fire4_expand1 | p_0_out    | 32x16         | LUT            | 
|rom_fire4_expand1 | p_0_out    | 32x16         | LUT            | 
|rom_fire4_expand1 | p_0_out    | 32x16         | LUT            | 
|rom_fire4_expand1 | p_0_out    | 32x16         | LUT            | 
|rom_fire4_expand1 | p_0_out    | 32x16         | LUT            | 
|rom_fire4_expand1 | p_0_out    | 32x16         | LUT            | 
|rom_fire4_expand1 | p_0_out    | 32x16         | LUT            | 
|rom_fire4_expand1 | p_0_out    | 32x16         | LUT            | 
|rom_fire4_expand1 | p_0_out    | 32x16         | LUT            | 
|rom_fire4_expand1 | p_0_out    | 32x16         | LUT            | 
|rom_fire4_expand1 | p_0_out    | 32x16         | LUT            | 
|rom_fire4_expand1 | p_0_out    | 32x16         | LUT            | 
|rom_fire4_expand1 | p_0_out    | 32x16         | LUT            | 
|rom_fire4_expand1 | p_0_out    | 32x16         | LUT            | 
|rom_fire4_expand1 | p_0_out    | 32x16         | LUT            | 
|rom_fire4_expand1 | p_0_out    | 32x16         | LUT            | 
|rom_fire4_expand1 | p_0_out    | 32x16         | LUT            | 
|rom_fire4_expand1 | p_0_out    | 32x16         | LUT            | 
|rom_fire4_expand1 | p_0_out    | 32x16         | LUT            | 
|rom_fire4_expand1 | p_0_out    | 32x16         | LUT            | 
|rom_fire4_expand1 | p_0_out    | 32x16         | LUT            | 
|rom_fire4_expand1 | p_0_out    | 32x16         | LUT            | 
|rom_fire4_expand1 | p_0_out    | 32x16         | LUT            | 
|rom_fire4_expand1 | p_0_out    | 32x16         | LUT            | 
|rom_fire4_expand1 | p_0_out    | 32x16         | LUT            | 
|rom_fire4_expand1 | p_0_out    | 32x16         | LUT            | 
|rom_fire4_expand1 | p_0_out    | 32x16         | LUT            | 
|rom_fire4_expand1 | p_0_out    | 32x16         | LUT            | 
|rom_fire4_expand1 | p_0_out    | 32x16         | LUT            | 
|rom_fire4_expand1 | p_0_out    | 32x16         | LUT            | 
|rom_fire4_expand1 | p_0_out    | 32x16         | LUT            | 
|rom_fire4_expand1 | p_0_out    | 32x16         | LUT            | 
|rom_fire4_expand1 | p_0_out    | 32x16         | LUT            | 
|rom_fire4_expand1 | p_0_out    | 32x16         | LUT            | 
|rom_fire4_expand1 | p_0_out    | 32x16         | LUT            | 
|rom_fire4_expand1 | p_0_out    | 32x16         | LUT            | 
|rom_fire4_expand1 | p_0_out    | 32x16         | LUT            | 
|rom_fire4_expand1 | p_0_out    | 32x16         | LUT            | 
|rom_fire5_expand1 | p_0_out    | 32x16         | LUT            | 
|rom_fire5_expand1 | p_0_out    | 32x16         | LUT            | 
|rom_fire5_expand1 | p_0_out    | 32x16         | LUT            | 
|rom_fire5_expand1 | p_0_out    | 32x16         | LUT            | 
|rom_fire5_expand1 | p_0_out    | 32x16         | LUT            | 
|rom_fire5_expand1 | p_0_out    | 32x16         | LUT            | 
|rom_fire5_expand1 | p_0_out    | 32x16         | LUT            | 
|rom_fire5_expand1 | p_0_out    | 32x16         | LUT            | 
|rom_fire5_expand1 | p_0_out    | 32x16         | LUT            | 
|rom_fire5_expand1 | p_0_out    | 32x16         | LUT            | 
|rom_fire5_expand1 | p_0_out    | 32x16         | LUT            | 
|rom_fire5_expand1 | p_0_out    | 32x16         | LUT            | 
|rom_fire5_expand1 | p_0_out    | 32x16         | LUT            | 
|rom_fire5_expand1 | p_0_out    | 32x16         | LUT            | 
|rom_fire5_expand1 | p_0_out    | 32x16         | LUT            | 
|rom_fire5_expand1 | p_0_out    | 32x16         | LUT            | 
|rom_fire5_expand1 | p_0_out    | 32x16         | LUT            | 
|rom_fire5_expand1 | p_0_out    | 32x16         | LUT            | 
|rom_fire5_expand1 | p_0_out    | 32x16         | LUT            | 
|rom_fire5_expand1 | p_0_out    | 32x16         | LUT            | 
|rom_fire5_expand1 | p_0_out    | 32x16         | LUT            | 
|rom_fire5_expand1 | p_0_out    | 32x16         | LUT            | 
|rom_fire5_expand1 | p_0_out    | 32x16         | LUT            | 
|rom_fire5_expand1 | p_0_out    | 32x16         | LUT            | 
|rom_fire5_expand1 | p_0_out    | 32x16         | LUT            | 
|rom_fire5_expand1 | p_0_out    | 32x16         | LUT            | 
|rom_fire5_expand1 | p_0_out    | 32x16         | LUT            | 
|rom_fire5_expand1 | p_0_out    | 32x16         | LUT            | 
|rom_fire5_expand1 | p_0_out    | 32x16         | LUT            | 
|rom_fire5_expand1 | p_0_out    | 32x16         | LUT            | 
|rom_fire5_expand1 | p_0_out    | 32x16         | LUT            | 
|rom_fire5_expand1 | p_0_out    | 32x16         | LUT            | 
|rom_fire5_expand1 | p_0_out    | 32x16         | LUT            | 
|rom_fire5_expand1 | p_0_out    | 32x16         | LUT            | 
|rom_fire5_expand1 | p_0_out    | 32x16         | LUT            | 
|rom_fire5_expand1 | p_0_out    | 32x16         | LUT            | 
|rom_fire5_expand1 | p_0_out    | 32x16         | LUT            | 
|rom_fire5_expand1 | p_0_out    | 32x16         | LUT            | 
|rom_fire5_expand1 | p_0_out    | 32x16         | LUT            | 
|rom_fire5_expand1 | p_0_out    | 32x16         | LUT            | 
|rom_fire5_expand1 | p_0_out    | 32x16         | LUT            | 
|rom_fire5_expand1 | p_0_out    | 32x16         | LUT            | 
|rom_fire5_expand1 | p_0_out    | 32x16         | LUT            | 
|rom_fire5_expand1 | p_0_out    | 32x16         | LUT            | 
|rom_fire5_expand1 | p_0_out    | 32x16         | LUT            | 
|rom_fire5_expand1 | p_0_out    | 32x16         | LUT            | 
|rom_fire5_expand1 | p_0_out    | 32x16         | LUT            | 
|rom_fire5_expand1 | p_0_out    | 32x16         | LUT            | 
|rom_fire5_expand1 | p_0_out    | 32x16         | LUT            | 
|rom_fire5_expand1 | p_0_out    | 32x16         | LUT            | 
|rom_fire5_expand1 | p_0_out    | 32x16         | LUT            | 
|rom_fire5_expand1 | p_0_out    | 32x16         | LUT            | 
|rom_fire5_expand1 | p_0_out    | 32x16         | LUT            | 
|rom_fire5_expand1 | p_0_out    | 32x16         | LUT            | 
|rom_fire5_expand1 | p_0_out    | 32x16         | LUT            | 
|rom_fire5_expand1 | p_0_out    | 32x16         | LUT            | 
|rom_fire5_expand1 | p_0_out    | 32x16         | LUT            | 
|rom_fire5_expand1 | p_0_out    | 32x16         | LUT            | 
|rom_fire5_expand1 | p_0_out    | 32x16         | LUT            | 
|rom_fire5_expand1 | p_0_out    | 32x16         | LUT            | 
|rom_fire5_expand1 | p_0_out    | 32x16         | LUT            | 
|rom_fire5_expand1 | p_0_out    | 32x16         | LUT            | 
|rom_fire5_expand1 | p_0_out    | 32x16         | LUT            | 
|rom_fire5_expand1 | p_0_out    | 32x16         | LUT            | 
|rom_fire5_expand1 | p_0_out    | 32x16         | LUT            | 
|rom_fire5_expand1 | p_0_out    | 32x16         | LUT            | 
|rom_fire5_expand1 | p_0_out    | 32x16         | LUT            | 
|rom_fire5_expand1 | p_0_out    | 32x16         | LUT            | 
|rom_fire5_expand1 | p_0_out    | 32x16         | LUT            | 
|rom_fire5_expand1 | p_0_out    | 32x16         | LUT            | 
|rom_fire5_expand1 | p_0_out    | 32x16         | LUT            | 
|rom_fire5_expand1 | p_0_out    | 32x16         | LUT            | 
|rom_fire5_expand1 | p_0_out    | 32x16         | LUT            | 
|rom_fire5_expand1 | p_0_out    | 32x16         | LUT            | 
|rom_fire5_expand1 | p_0_out    | 32x16         | LUT            | 
|rom_fire5_expand1 | p_0_out    | 32x16         | LUT            | 
|rom_fire5_expand1 | p_0_out    | 32x16         | LUT            | 
|rom_fire5_expand1 | p_0_out    | 32x16         | LUT            | 
|rom_fire5_expand1 | p_0_out    | 32x16         | LUT            | 
|rom_fire5_expand1 | p_0_out    | 32x16         | LUT            | 
|rom_fire5_expand1 | p_0_out    | 32x16         | LUT            | 
|rom_fire5_expand1 | p_0_out    | 32x16         | LUT            | 
|rom_fire5_expand1 | p_0_out    | 32x16         | LUT            | 
|rom_fire5_expand1 | p_0_out    | 32x16         | LUT            | 
|rom_fire5_expand1 | p_0_out    | 32x16         | LUT            | 
|rom_fire5_expand1 | p_0_out    | 32x16         | LUT            | 
|rom_fire5_expand1 | p_0_out    | 32x16         | LUT            | 
|rom_fire5_expand1 | p_0_out    | 32x16         | LUT            | 
|rom_fire5_expand1 | p_0_out    | 32x16         | LUT            | 
|rom_fire5_expand1 | p_0_out    | 32x16         | LUT            | 
|rom_fire5_expand1 | p_0_out    | 32x16         | LUT            | 
|rom_fire5_expand1 | p_0_out    | 32x16         | LUT            | 
|rom_fire5_expand1 | p_0_out    | 32x16         | LUT            | 
|rom_fire5_expand1 | p_0_out    | 32x16         | LUT            | 
|rom_fire5_expand1 | p_0_out    | 32x16         | LUT            | 
|rom_fire5_expand1 | p_0_out    | 32x16         | LUT            | 
|rom_fire5_expand1 | p_0_out    | 32x16         | LUT            | 
|rom_fire5_expand1 | p_0_out    | 32x16         | LUT            | 
|rom_fire5_expand1 | p_0_out    | 32x16         | LUT            | 
|rom_fire5_expand1 | p_0_out    | 32x16         | LUT            | 
|rom_fire5_expand1 | p_0_out    | 32x16         | LUT            | 
|rom_fire5_expand1 | p_0_out    | 32x16         | LUT            | 
|rom_fire5_expand1 | p_0_out    | 32x16         | LUT            | 
|rom_fire5_expand1 | p_0_out    | 32x16         | LUT            | 
|rom_fire5_expand1 | p_0_out    | 32x16         | LUT            | 
|rom_fire5_expand1 | p_0_out    | 32x16         | LUT            | 
|rom_fire5_expand1 | p_0_out    | 32x16         | LUT            | 
|rom_fire5_expand1 | p_0_out    | 32x16         | LUT            | 
|rom_fire5_expand1 | p_0_out    | 32x16         | LUT            | 
|rom_fire5_expand1 | p_0_out    | 32x16         | LUT            | 
|rom_fire5_expand1 | p_0_out    | 32x16         | LUT            | 
|rom_fire5_expand1 | p_0_out    | 32x16         | LUT            | 
|rom_fire5_expand1 | p_0_out    | 32x16         | LUT            | 
|rom_fire5_expand1 | p_0_out    | 32x16         | LUT            | 
|rom_fire5_expand1 | p_0_out    | 32x16         | LUT            | 
|rom_fire5_expand1 | p_0_out    | 32x16         | LUT            | 
|rom_fire5_expand1 | p_0_out    | 32x16         | LUT            | 
|rom_fire5_expand1 | p_0_out    | 32x16         | LUT            | 
|rom_fire5_expand1 | p_0_out    | 32x16         | LUT            | 
|rom_fire5_expand1 | p_0_out    | 32x16         | LUT            | 
|rom_fire5_expand1 | p_0_out    | 32x16         | LUT            | 
|rom_fire5_expand1 | p_0_out    | 32x16         | LUT            | 
|rom_fire5_expand1 | p_0_out    | 32x16         | LUT            | 
|rom_fire5_expand1 | p_0_out    | 32x16         | LUT            | 
|rom_fire5_expand1 | p_0_out    | 32x16         | LUT            | 
|rom_fire5_expand1 | p_0_out    | 32x16         | LUT            | 
|rom_fire5_expand1 | p_0_out    | 32x16         | LUT            | 
|rom_fire5_expand1 | p_0_out    | 32x16         | LUT            | 
|fire4_5_expand_1  | p_0_out    | 32x16         | LUT            | 
|fire4_5_expand_1  | p_0_out    | 32x16         | LUT            | 
|fire4_5_expand_1  | p_0_out    | 32x16         | LUT            | 
|fire4_5_expand_1  | p_0_out    | 32x16         | LUT            | 
|fire4_5_expand_1  | p_0_out    | 32x16         | LUT            | 
|fire4_5_expand_1  | p_0_out    | 32x16         | LUT            | 
|fire4_5_expand_1  | p_0_out    | 32x16         | LUT            | 
|fire4_5_expand_1  | p_0_out    | 32x16         | LUT            | 
|fire4_5_expand_1  | p_0_out    | 32x16         | LUT            | 
|fire4_5_expand_1  | p_0_out    | 32x16         | LUT            | 
|fire4_5_expand_1  | p_0_out    | 32x16         | LUT            | 
|fire4_5_expand_1  | p_0_out    | 32x16         | LUT            | 
|fire4_5_expand_1  | p_0_out    | 32x16         | LUT            | 
|fire4_5_expand_1  | p_0_out    | 32x16         | LUT            | 
|fire4_5_expand_1  | p_0_out    | 32x16         | LUT            | 
|fire4_5_expand_1  | p_0_out    | 32x16         | LUT            | 
|fire4_5_expand_1  | p_0_out    | 32x16         | LUT            | 
|fire4_5_expand_1  | p_0_out    | 32x16         | LUT            | 
|fire4_5_expand_1  | p_0_out    | 32x16         | LUT            | 
|fire4_5_expand_1  | p_0_out    | 32x16         | LUT            | 
|fire4_5_expand_1  | p_0_out    | 32x16         | LUT            | 
|fire4_5_expand_1  | p_0_out    | 32x16         | LUT            | 
|fire4_5_expand_1  | p_0_out    | 32x16         | LUT            | 
|fire4_5_expand_1  | p_0_out    | 32x16         | LUT            | 
|fire4_5_expand_1  | p_0_out    | 32x16         | LUT            | 
|fire4_5_expand_1  | p_0_out    | 32x16         | LUT            | 
|fire4_5_expand_1  | p_0_out    | 32x16         | LUT            | 
|fire4_5_expand_1  | p_0_out    | 32x16         | LUT            | 
|fire4_5_expand_1  | p_0_out    | 32x16         | LUT            | 
|fire4_5_expand_1  | p_0_out    | 32x16         | LUT            | 
|fire4_5_expand_1  | p_0_out    | 32x16         | LUT            | 
|fire4_5_expand_1  | p_0_out    | 32x16         | LUT            | 
|fire4_5_expand_1  | p_0_out    | 32x16         | LUT            | 
|fire4_5_expand_1  | p_0_out    | 32x16         | LUT            | 
|fire4_5_expand_1  | p_0_out    | 32x16         | LUT            | 
|fire4_5_expand_1  | p_0_out    | 32x16         | LUT            | 
|fire4_5_expand_1  | p_0_out    | 32x16         | LUT            | 
|fire4_5_expand_1  | p_0_out    | 32x16         | LUT            | 
|fire4_5_expand_1  | p_0_out    | 32x16         | LUT            | 
|fire4_5_expand_1  | p_0_out    | 32x16         | LUT            | 
|fire4_5_expand_1  | p_0_out    | 32x16         | LUT            | 
|fire4_5_expand_1  | p_0_out    | 32x16         | LUT            | 
|fire4_5_expand_1  | p_0_out    | 32x16         | LUT            | 
|fire4_5_expand_1  | p_0_out    | 32x16         | LUT            | 
|fire4_5_expand_1  | p_0_out    | 32x16         | LUT            | 
|fire4_5_expand_1  | p_0_out    | 32x16         | LUT            | 
|fire4_5_expand_1  | p_0_out    | 32x16         | LUT            | 
|fire4_5_expand_1  | p_0_out    | 32x16         | LUT            | 
|fire4_5_expand_1  | p_0_out    | 32x16         | LUT            | 
|fire4_5_expand_1  | p_0_out    | 32x16         | LUT            | 
|fire4_5_expand_1  | p_0_out    | 32x16         | LUT            | 
|fire4_5_expand_1  | p_0_out    | 32x16         | LUT            | 
|fire4_5_expand_1  | p_0_out    | 32x16         | LUT            | 
|fire4_5_expand_1  | p_0_out    | 32x16         | LUT            | 
|fire4_5_expand_1  | p_0_out    | 32x16         | LUT            | 
|fire4_5_expand_1  | p_0_out    | 32x16         | LUT            | 
|fire4_5_expand_1  | p_0_out    | 32x16         | LUT            | 
|fire4_5_expand_1  | p_0_out    | 32x16         | LUT            | 
|fire4_5_expand_1  | p_0_out    | 32x16         | LUT            | 
|fire4_5_expand_1  | p_0_out    | 32x16         | LUT            | 
|fire4_5_expand_1  | p_0_out    | 32x16         | LUT            | 
|fire4_5_expand_1  | p_0_out    | 32x16         | LUT            | 
|fire4_5_expand_1  | p_0_out    | 32x16         | LUT            | 
|fire4_5_expand_1  | p_0_out    | 32x16         | LUT            | 
|fire4_5_expand_1  | p_0_out    | 32x16         | LUT            | 
|fire4_5_expand_1  | p_0_out    | 32x16         | LUT            | 
|fire4_5_expand_1  | p_0_out    | 32x16         | LUT            | 
|fire4_5_expand_1  | p_0_out    | 32x16         | LUT            | 
|fire4_5_expand_1  | p_0_out    | 32x16         | LUT            | 
|fire4_5_expand_1  | p_0_out    | 32x16         | LUT            | 
|fire4_5_expand_1  | p_0_out    | 32x16         | LUT            | 
|fire4_5_expand_1  | p_0_out    | 32x16         | LUT            | 
|fire4_5_expand_1  | p_0_out    | 32x16         | LUT            | 
|fire4_5_expand_1  | p_0_out    | 32x16         | LUT            | 
|fire4_5_expand_1  | p_0_out    | 32x16         | LUT            | 
|fire4_5_expand_1  | p_0_out    | 32x16         | LUT            | 
|fire4_5_expand_1  | p_0_out    | 32x16         | LUT            | 
|fire4_5_expand_1  | p_0_out    | 32x16         | LUT            | 
|fire4_5_expand_1  | p_0_out    | 32x16         | LUT            | 
|fire4_5_expand_1  | p_0_out    | 32x16         | LUT            | 
|fire4_5_expand_1  | p_0_out    | 32x16         | LUT            | 
|fire4_5_expand_1  | p_0_out    | 32x16         | LUT            | 
|fire4_5_expand_1  | p_0_out    | 32x16         | LUT            | 
|fire4_5_expand_1  | p_0_out    | 32x16         | LUT            | 
|fire4_5_expand_1  | p_0_out    | 32x16         | LUT            | 
|fire4_5_expand_1  | p_0_out    | 32x16         | LUT            | 
|fire4_5_expand_1  | p_0_out    | 32x16         | LUT            | 
|fire4_5_expand_1  | p_0_out    | 32x16         | LUT            | 
|fire4_5_expand_1  | p_0_out    | 32x16         | LUT            | 
|fire4_5_expand_1  | p_0_out    | 32x16         | LUT            | 
|fire4_5_expand_1  | p_0_out    | 32x16         | LUT            | 
|fire4_5_expand_1  | p_0_out    | 32x16         | LUT            | 
|fire4_5_expand_1  | p_0_out    | 32x16         | LUT            | 
|fire4_5_expand_1  | p_0_out    | 32x16         | LUT            | 
|fire4_5_expand_1  | p_0_out    | 32x16         | LUT            | 
|fire4_5_expand_1  | p_0_out    | 32x16         | LUT            | 
|fire4_5_expand_1  | p_0_out    | 32x16         | LUT            | 
|fire4_5_expand_1  | p_0_out    | 32x16         | LUT            | 
|fire4_5_expand_1  | p_0_out    | 32x16         | LUT            | 
|fire4_5_expand_1  | p_0_out    | 32x16         | LUT            | 
|fire4_5_expand_1  | p_0_out    | 32x16         | LUT            | 
|fire4_5_expand_1  | p_0_out    | 32x16         | LUT            | 
|fire4_5_expand_1  | p_0_out    | 32x16         | LUT            | 
|fire4_5_expand_1  | p_0_out    | 32x16         | LUT            | 
|fire4_5_expand_1  | p_0_out    | 32x16         | LUT            | 
|fire4_5_expand_1  | p_0_out    | 32x16         | LUT            | 
|fire4_5_expand_1  | p_0_out    | 32x16         | LUT            | 
|fire4_5_expand_1  | p_0_out    | 32x16         | LUT            | 
|fire4_5_expand_1  | p_0_out    | 32x16         | LUT            | 
|fire4_5_expand_1  | p_0_out    | 32x16         | LUT            | 
|fire4_5_expand_1  | p_0_out    | 32x16         | LUT            | 
|fire4_5_expand_1  | p_0_out    | 32x16         | LUT            | 
|fire4_5_expand_1  | p_0_out    | 32x16         | LUT            | 
|fire4_5_expand_1  | p_0_out    | 32x16         | LUT            | 
|fire4_5_expand_1  | p_0_out    | 32x16         | LUT            | 
|fire4_5_expand_1  | p_0_out    | 32x16         | LUT            | 
|fire4_5_expand_1  | p_0_out    | 32x16         | LUT            | 
|fire4_5_expand_1  | p_0_out    | 32x16         | LUT            | 
|fire4_5_expand_1  | p_0_out    | 32x16         | LUT            | 
|fire4_5_expand_1  | p_0_out    | 32x16         | LUT            | 
|fire4_5_expand_1  | p_0_out    | 32x16         | LUT            | 
|fire4_5_expand_1  | p_0_out    | 32x16         | LUT            | 
|fire4_5_expand_1  | p_0_out    | 32x16         | LUT            | 
|fire4_5_expand_1  | p_0_out    | 32x16         | LUT            | 
|fire4_5_expand_1  | p_0_out    | 32x16         | LUT            | 
|fire4_5_expand_1  | p_0_out    | 32x16         | LUT            | 
|fire4_5_expand_1  | p_0_out    | 32x16         | LUT            | 
|fire4_5_expand_1  | p_0_out    | 32x16         | LUT            | 
|fire4_5_expand_1  | p_0_out    | 32x16         | LUT            | 
|fire4_5_expand_1  | p_0_out    | 32x16         | LUT            | 
|fire4_5_expand_1  | p_0_out    | 32x16         | LUT            | 
|fire4_5_expand_1  | p_0_out    | 32x16         | LUT            | 
|fire4_5_expand_1  | p_0_out    | 32x16         | LUT            | 
|fire4_5_expand_1  | p_0_out    | 32x16         | LUT            | 
|fire4_5_expand_1  | p_0_out    | 32x16         | LUT            | 
|fire4_5_expand_1  | p_0_out    | 32x16         | LUT            | 
|fire4_5_expand_1  | p_0_out    | 32x16         | LUT            | 
|fire4_5_expand_1  | p_0_out    | 32x16         | LUT            | 
|fire4_5_expand_1  | p_0_out    | 32x16         | LUT            | 
|fire4_5_expand_1  | p_0_out    | 32x16         | LUT            | 
|fire4_5_expand_1  | p_0_out    | 32x16         | LUT            | 
|fire4_5_expand_1  | p_0_out    | 32x16         | LUT            | 
|fire4_5_expand_1  | p_0_out    | 32x16         | LUT            | 
|fire4_5_expand_1  | p_0_out    | 32x16         | LUT            | 
|fire4_5_expand_1  | p_0_out    | 32x16         | LUT            | 
|fire4_5_expand_1  | p_0_out    | 32x16         | LUT            | 
|fire4_5_expand_1  | p_0_out    | 32x16         | LUT            | 
|fire4_5_expand_1  | p_0_out    | 32x16         | LUT            | 
|fire4_5_expand_1  | p_0_out    | 32x16         | LUT            | 
|fire4_5_expand_1  | p_0_out    | 32x16         | LUT            | 
|fire4_5_expand_1  | p_0_out    | 32x16         | LUT            | 
|fire4_5_expand_1  | p_0_out    | 32x16         | LUT            | 
|fire4_5_expand_1  | p_0_out    | 32x16         | LUT            | 
|fire4_5_expand_1  | p_0_out    | 32x16         | LUT            | 
|fire4_5_expand_1  | p_0_out    | 32x16         | LUT            | 
|fire4_5_expand_1  | p_0_out    | 32x16         | LUT            | 
|fire4_5_expand_1  | p_0_out    | 32x16         | LUT            | 
|fire4_5_expand_1  | p_0_out    | 32x16         | LUT            | 
|fire4_5_expand_1  | p_0_out    | 32x16         | LUT            | 
|fire4_5_expand_1  | p_0_out    | 32x16         | LUT            | 
|fire4_5_expand_1  | p_0_out    | 32x16         | LUT            | 
|fire4_5_expand_1  | p_0_out    | 32x16         | LUT            | 
|fire4_5_expand_1  | p_0_out    | 32x16         | LUT            | 
|fire4_5_expand_1  | p_0_out    | 32x16         | LUT            | 
|fire4_5_expand_1  | p_0_out    | 32x16         | LUT            | 
|fire4_5_expand_1  | p_0_out    | 32x16         | LUT            | 
|fire4_5_expand_1  | p_0_out    | 32x16         | LUT            | 
|fire4_5_expand_1  | p_0_out    | 32x16         | LUT            | 
|fire4_5_expand_1  | p_0_out    | 32x16         | LUT            | 
|fire4_5_expand_1  | p_0_out    | 32x16         | LUT            | 
|fire4_5_expand_1  | p_0_out    | 32x16         | LUT            | 
|fire4_5_expand_1  | p_0_out    | 32x16         | LUT            | 
|fire4_5_expand_1  | p_0_out    | 32x16         | LUT            | 
|fire4_5_expand_1  | p_0_out    | 32x16         | LUT            | 
|fire4_5_expand_1  | p_0_out    | 32x16         | LUT            | 
|fire4_5_expand_1  | p_0_out    | 32x16         | LUT            | 
|fire4_5_expand_1  | p_0_out    | 32x16         | LUT            | 
|fire4_5_expand_1  | p_0_out    | 32x16         | LUT            | 
|fire4_5_expand_1  | p_0_out    | 32x16         | LUT            | 
|fire4_5_expand_1  | p_0_out    | 32x16         | LUT            | 
|fire4_5_expand_1  | p_0_out    | 32x16         | LUT            | 
|fire4_5_expand_1  | p_0_out    | 32x16         | LUT            | 
|fire4_5_expand_1  | p_0_out    | 32x16         | LUT            | 
|fire4_5_expand_1  | p_0_out    | 32x16         | LUT            | 
|fire4_5_expand_1  | p_0_out    | 32x16         | LUT            | 
|fire4_5_expand_1  | p_0_out    | 32x16         | LUT            | 
|fire4_5_expand_1  | p_0_out    | 32x16         | LUT            | 
|fire4_5_expand_1  | p_0_out    | 32x16         | LUT            | 
|fire4_5_expand_1  | p_0_out    | 32x16         | LUT            | 
|fire4_5_expand_1  | p_0_out    | 32x16         | LUT            | 
|fire4_5_expand_1  | p_0_out    | 32x16         | LUT            | 
|fire4_5_expand_1  | p_0_out    | 32x16         | LUT            | 
|fire4_5_expand_1  | p_0_out    | 32x16         | LUT            | 
|fire4_5_expand_1  | p_0_out    | 32x16         | LUT            | 
|fire4_5_expand_1  | p_0_out    | 32x16         | LUT            | 
|fire4_5_expand_1  | p_0_out    | 32x16         | LUT            | 
|fire4_5_expand_1  | p_0_out    | 32x16         | LUT            | 
|fire4_5_expand_1  | p_0_out    | 32x16         | LUT            | 
|fire4_5_expand_1  | p_0_out    | 32x16         | LUT            | 
|fire4_5_expand_1  | p_0_out    | 32x16         | LUT            | 
|fire4_5_expand_1  | p_0_out    | 32x16         | LUT            | 
|fire4_5_expand_1  | p_0_out    | 32x16         | LUT            | 
|fire4_5_expand_1  | p_0_out    | 32x16         | LUT            | 
|fire4_5_expand_1  | p_0_out    | 32x16         | LUT            | 
|fire4_5_expand_1  | p_0_out    | 32x16         | LUT            | 
|fire4_5_expand_1  | p_0_out    | 32x16         | LUT            | 
|fire4_5_expand_1  | p_0_out    | 32x16         | LUT            | 
|fire4_5_expand_1  | p_0_out    | 32x16         | LUT            | 
|fire4_5_expand_1  | p_0_out    | 32x16         | LUT            | 
|fire4_5_expand_1  | p_0_out    | 32x16         | LUT            | 
|fire4_5_expand_1  | p_0_out    | 32x16         | LUT            | 
|fire4_5_expand_1  | p_0_out    | 32x16         | LUT            | 
|fire4_5_expand_1  | p_0_out    | 32x16         | LUT            | 
|fire4_5_expand_1  | p_0_out    | 32x16         | LUT            | 
|fire4_5_expand_1  | p_0_out    | 32x16         | LUT            | 
|fire4_5_expand_1  | p_0_out    | 32x16         | LUT            | 
|fire4_5_expand_1  | p_0_out    | 32x16         | LUT            | 
|fire4_5_expand_1  | p_0_out    | 32x16         | LUT            | 
|fire4_5_expand_1  | p_0_out    | 32x16         | LUT            | 
|fire4_5_expand_1  | p_0_out    | 32x16         | LUT            | 
|fire4_5_expand_1  | p_0_out    | 32x16         | LUT            | 
+------------------+------------+---------------+----------------+


DSP: Preliminary Mapping  Report (see note below)
+-----------------+-------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|Module Name      | DSP Mapping | A Size | B Size | C Size | D Size | P Size | AREG | BREG | CREG | DREG | ADREG | MREG | PREG | 
+-----------------+-------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|fire4_5_expand_1 | (P+A*B2)'   | 16     | 16     | -      | -      | 32     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|fire4_5_expand_1 | (P+A*B2)'   | 16     | 16     | -      | -      | 32     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|fire4_5_expand_1 | (P+A*B2)'   | 16     | 16     | -      | -      | 32     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|fire4_5_expand_1 | (P+A*B2)'   | 16     | 16     | -      | -      | 32     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|fire4_5_expand_1 | (P+A*B2)'   | 16     | 16     | -      | -      | 32     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|fire4_5_expand_1 | (P+A*B2)'   | 16     | 16     | -      | -      | 32     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|fire4_5_expand_1 | (P+A*B2)'   | 16     | 16     | -      | -      | 32     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|fire4_5_expand_1 | (P+A*B2)'   | 16     | 16     | -      | -      | 32     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|fire4_5_expand_1 | (P+A*B2)'   | 16     | 16     | -      | -      | 32     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|fire4_5_expand_1 | (P+A*B2)'   | 16     | 16     | -      | -      | 32     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|fire4_5_expand_1 | (P+A*B2)'   | 16     | 16     | -      | -      | 32     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|fire4_5_expand_1 | (P+A*B2)'   | 16     | 16     | -      | -      | 32     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|fire4_5_expand_1 | (P+A*B2)'   | 16     | 16     | -      | -      | 32     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|fire4_5_expand_1 | (P+A*B2)'   | 16     | 16     | -      | -      | 32     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|fire4_5_expand_1 | (P+A*B2)'   | 16     | 16     | -      | -      | 32     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|fire4_5_expand_1 | (P+A*B2)'   | 16     | 16     | -      | -      | 32     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|fire4_5_expand_1 | (P+A*B2)'   | 16     | 16     | -      | -      | 32     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|fire4_5_expand_1 | (P+A*B2)'   | 16     | 16     | -      | -      | 32     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|fire4_5_expand_1 | (P+A*B2)'   | 16     | 16     | -      | -      | 32     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|fire4_5_expand_1 | (P+A*B2)'   | 16     | 16     | -      | -      | 32     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|fire4_5_expand_1 | (P+A*B2)'   | 16     | 16     | -      | -      | 32     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|fire4_5_expand_1 | (P+A*B2)'   | 16     | 16     | -      | -      | 32     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|fire4_5_expand_1 | (P+A*B2)'   | 16     | 16     | -      | -      | 32     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|fire4_5_expand_1 | (P+A*B2)'   | 16     | 16     | -      | -      | 32     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|fire4_5_expand_1 | (P+A*B2)'   | 16     | 16     | -      | -      | 32     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|fire4_5_expand_1 | (P+A*B2)'   | 16     | 16     | -      | -      | 32     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|fire4_5_expand_1 | (P+A*B2)'   | 16     | 16     | -      | -      | 32     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|fire4_5_expand_1 | (P+A*B2)'   | 16     | 16     | -      | -      | 32     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|fire4_5_expand_1 | (P+A*B2)'   | 16     | 16     | -      | -      | 32     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|fire4_5_expand_1 | (P+A*B2)'   | 16     | 16     | -      | -      | 32     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|fire4_5_expand_1 | (P+A*B2)'   | 16     | 16     | -      | -      | 32     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|fire4_5_expand_1 | (P+A*B2)'   | 16     | 16     | -      | -      | 32     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|fire4_5_expand_1 | (P+A*B2)'   | 16     | 16     | -      | -      | 32     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|fire4_5_expand_1 | (P+A*B2)'   | 16     | 16     | -      | -      | 32     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|fire4_5_expand_1 | (P+A*B2)'   | 16     | 16     | -      | -      | 32     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|fire4_5_expand_1 | (P+A*B2)'   | 16     | 16     | -      | -      | 32     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|fire4_5_expand_1 | (P+A*B2)'   | 16     | 16     | -      | -      | 32     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|fire4_5_expand_1 | (P+A*B2)'   | 16     | 16     | -      | -      | 32     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|fire4_5_expand_1 | (P+A*B2)'   | 16     | 16     | -      | -      | 32     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|fire4_5_expand_1 | (P+A*B2)'   | 16     | 16     | -      | -      | 32     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|fire4_5_expand_1 | (P+A*B2)'   | 16     | 16     | -      | -      | 32     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|fire4_5_expand_1 | (P+A*B2)'   | 16     | 16     | -      | -      | 32     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|fire4_5_expand_1 | (P+A*B2)'   | 16     | 16     | -      | -      | 32     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|fire4_5_expand_1 | (P+A*B2)'   | 16     | 16     | -      | -      | 32     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|fire4_5_expand_1 | (P+A*B2)'   | 16     | 16     | -      | -      | 32     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|fire4_5_expand_1 | (P+A*B2)'   | 16     | 16     | -      | -      | 32     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|fire4_5_expand_1 | (P+A*B2)'   | 16     | 16     | -      | -      | 32     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|fire4_5_expand_1 | (P+A*B2)'   | 16     | 16     | -      | -      | 32     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|fire4_5_expand_1 | (P+A*B2)'   | 16     | 16     | -      | -      | 32     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|fire4_5_expand_1 | (P+A*B2)'   | 16     | 16     | -      | -      | 32     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|fire4_5_expand_1 | (P+A*B2)'   | 16     | 16     | -      | -      | 32     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|fire4_5_expand_1 | (P+A*B2)'   | 16     | 16     | -      | -      | 32     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|fire4_5_expand_1 | (P+A*B2)'   | 16     | 16     | -      | -      | 32     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|fire4_5_expand_1 | (P+A*B2)'   | 16     | 16     | -      | -      | 32     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|fire4_5_expand_1 | (P+A*B2)'   | 16     | 16     | -      | -      | 32     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|fire4_5_expand_1 | (P+A*B2)'   | 16     | 16     | -      | -      | 32     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|fire4_5_expand_1 | (P+A*B2)'   | 16     | 16     | -      | -      | 32     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|fire4_5_expand_1 | (P+A*B2)'   | 16     | 16     | -      | -      | 32     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|fire4_5_expand_1 | (P+A*B2)'   | 16     | 16     | -      | -      | 32     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|fire4_5_expand_1 | (P+A*B2)'   | 16     | 16     | -      | -      | 32     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|fire4_5_expand_1 | (P+A*B2)'   | 16     | 16     | -      | -      | 32     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|fire4_5_expand_1 | (P+A*B2)'   | 16     | 16     | -      | -      | 32     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|fire4_5_expand_1 | (P+A*B2)'   | 16     | 16     | -      | -      | 32     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|fire4_5_expand_1 | (P+A*B2)'   | 16     | 16     | -      | -      | 32     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|fire4_5_expand_1 | (P+A*B2)'   | 16     | 16     | -      | -      | 32     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|fire4_5_expand_1 | (P+A*B2)'   | 16     | 16     | -      | -      | 32     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|fire4_5_expand_1 | (P+A*B2)'   | 16     | 16     | -      | -      | 32     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|fire4_5_expand_1 | (P+A*B2)'   | 16     | 16     | -      | -      | 32     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|fire4_5_expand_1 | (P+A*B2)'   | 16     | 16     | -      | -      | 32     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|fire4_5_expand_1 | (P+A*B2)'   | 16     | 16     | -      | -      | 32     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|fire4_5_expand_1 | (P+A*B2)'   | 16     | 16     | -      | -      | 32     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|fire4_5_expand_1 | (P+A*B2)'   | 16     | 16     | -      | -      | 32     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|fire4_5_expand_1 | (P+A*B2)'   | 16     | 16     | -      | -      | 32     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|fire4_5_expand_1 | (P+A*B2)'   | 16     | 16     | -      | -      | 32     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|fire4_5_expand_1 | (P+A*B2)'   | 16     | 16     | -      | -      | 32     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|fire4_5_expand_1 | (P+A*B2)'   | 16     | 16     | -      | -      | 32     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|fire4_5_expand_1 | (P+A*B2)'   | 16     | 16     | -      | -      | 32     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|fire4_5_expand_1 | (P+A*B2)'   | 16     | 16     | -      | -      | 32     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|fire4_5_expand_1 | (P+A*B2)'   | 16     | 16     | -      | -      | 32     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|fire4_5_expand_1 | (P+A*B2)'   | 16     | 16     | -      | -      | 32     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|fire4_5_expand_1 | (P+A*B2)'   | 16     | 16     | -      | -      | 32     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|fire4_5_expand_1 | (P+A*B2)'   | 16     | 16     | -      | -      | 32     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|fire4_5_expand_1 | (P+A*B2)'   | 16     | 16     | -      | -      | 32     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|fire4_5_expand_1 | (P+A*B2)'   | 16     | 16     | -      | -      | 32     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|fire4_5_expand_1 | (P+A*B2)'   | 16     | 16     | -      | -      | 32     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|fire4_5_expand_1 | (P+A*B2)'   | 16     | 16     | -      | -      | 32     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|fire4_5_expand_1 | (P+A*B2)'   | 16     | 16     | -      | -      | 32     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|fire4_5_expand_1 | (P+A*B2)'   | 16     | 16     | -      | -      | 32     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|fire4_5_expand_1 | (P+A*B2)'   | 16     | 16     | -      | -      | 32     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|fire4_5_expand_1 | (P+A*B2)'   | 16     | 16     | -      | -      | 32     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|fire4_5_expand_1 | (P+A*B2)'   | 16     | 16     | -      | -      | 32     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|fire4_5_expand_1 | (P+A*B2)'   | 16     | 16     | -      | -      | 32     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|fire4_5_expand_1 | (P+A*B2)'   | 16     | 16     | -      | -      | 32     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|fire4_5_expand_1 | (P+A*B2)'   | 16     | 16     | -      | -      | 32     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|fire4_5_expand_1 | (P+A*B2)'   | 16     | 16     | -      | -      | 32     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|fire4_5_expand_1 | (P+A*B2)'   | 16     | 16     | -      | -      | 32     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|fire4_5_expand_1 | (P+A*B2)'   | 16     | 16     | -      | -      | 32     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|fire4_5_expand_1 | (P+A*B2)'   | 16     | 16     | -      | -      | 32     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|fire4_5_expand_1 | (P+A*B2)'   | 16     | 16     | -      | -      | 32     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|fire4_5_expand_1 | (P+A*B2)'   | 16     | 16     | -      | -      | 32     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|fire4_5_expand_1 | (P+A*B2)'   | 16     | 16     | -      | -      | 32     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|fire4_5_expand_1 | (P+A*B2)'   | 16     | 16     | -      | -      | 32     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|fire4_5_expand_1 | (P+A*B2)'   | 16     | 16     | -      | -      | 32     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|fire4_5_expand_1 | (P+A*B2)'   | 16     | 16     | -      | -      | 32     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|fire4_5_expand_1 | (P+A*B2)'   | 16     | 16     | -      | -      | 32     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|fire4_5_expand_1 | (P+A*B2)'   | 16     | 16     | -      | -      | 32     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|fire4_5_expand_1 | (P+A*B2)'   | 16     | 16     | -      | -      | 32     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|fire4_5_expand_1 | (P+A*B2)'   | 16     | 16     | -      | -      | 32     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|fire4_5_expand_1 | (P+A*B2)'   | 16     | 16     | -      | -      | 32     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|fire4_5_expand_1 | (P+A*B2)'   | 16     | 16     | -      | -      | 32     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|fire4_5_expand_1 | (P+A*B2)'   | 16     | 16     | -      | -      | 32     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|fire4_5_expand_1 | (P+A*B2)'   | 16     | 16     | -      | -      | 32     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|fire4_5_expand_1 | (P+A*B2)'   | 16     | 16     | -      | -      | 32     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|fire4_5_expand_1 | (P+A*B2)'   | 16     | 16     | -      | -      | 32     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|fire4_5_expand_1 | (P+A*B2)'   | 16     | 16     | -      | -      | 32     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|fire4_5_expand_1 | (P+A*B2)'   | 16     | 16     | -      | -      | 32     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|fire4_5_expand_1 | (P+A*B2)'   | 16     | 16     | -      | -      | 32     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|fire4_5_expand_1 | (P+A*B2)'   | 16     | 16     | -      | -      | 32     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|fire4_5_expand_1 | (P+A*B2)'   | 16     | 16     | -      | -      | 32     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|fire4_5_expand_1 | (P+A*B2)'   | 16     | 16     | -      | -      | 32     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|fire4_5_expand_1 | (P+A*B2)'   | 16     | 16     | -      | -      | 32     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|fire4_5_expand_1 | (P+A*B2)'   | 16     | 16     | -      | -      | 32     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|fire4_5_expand_1 | (P+A*B2)'   | 16     | 16     | -      | -      | 32     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|fire4_5_expand_1 | (P+A*B2)'   | 16     | 16     | -      | -      | 32     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|fire4_5_expand_1 | (P+A*B2)'   | 16     | 16     | -      | -      | 32     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|fire4_5_expand_1 | (P+A*B2)'   | 16     | 16     | -      | -      | 32     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|fire4_5_expand_1 | (P+A*B2)'   | 16     | 16     | -      | -      | 32     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|fire4_5_expand_1 | (P+A*B2)'   | 16     | 16     | -      | -      | 32     | 0    | 1    | -    | -    | -     | 0    | 1    | 
+-----------------+-------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+

Note: The table above is a preliminary report that shows the DSPs inferred at the current stage of the synthesis flow. Some DSP may be reimplemented as non DSP primitives later in the synthesis flow. Multiple instantiated DSPs are reported only once.
---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:02:11 ; elapsed = 00:02:24 . Memory (MB): peak = 2049.750 ; gain = 678.023 ; free physical = 134 ; free virtual = 4819
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:02:59 ; elapsed = 00:03:13 . Memory (MB): peak = 2190.070 ; gain = 818.344 ; free physical = 130 ; free virtual = 4715
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:03:08 ; elapsed = 00:03:22 . Memory (MB): peak = 2190.070 ; gain = 818.344 ; free physical = 165 ; free virtual = 4688
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:03:11 ; elapsed = 00:03:25 . Memory (MB): peak = 2190.070 ; gain = 818.344 ; free physical = 150 ; free virtual = 4673
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:03:11 ; elapsed = 00:03:25 . Memory (MB): peak = 2190.070 ; gain = 818.344 ; free physical = 150 ; free virtual = 4673
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:03:14 ; elapsed = 00:03:29 . Memory (MB): peak = 2190.070 ; gain = 818.344 ; free physical = 151 ; free virtual = 4673
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:03:14 ; elapsed = 00:03:29 . Memory (MB): peak = 2190.070 ; gain = 818.344 ; free physical = 151 ; free virtual = 4673
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:03:14 ; elapsed = 00:03:29 . Memory (MB): peak = 2190.070 ; gain = 818.344 ; free physical = 152 ; free virtual = 4674
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:03:14 ; elapsed = 00:03:29 . Memory (MB): peak = 2190.070 ; gain = 818.344 ; free physical = 152 ; free virtual = 4674
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+--------+------+
|      |Cell    |Count |
+------+--------+------+
|1     |CARRY4  |  1024|
|2     |DSP48E1 |   128|
|3     |LUT1    |   604|
|4     |LUT2    |  2071|
|5     |LUT3    |  2476|
|6     |LUT4    |    95|
|7     |LUT5    |  3465|
|8     |LUT6    |     8|
|9     |FDRE    |  4327|
|10    |FDSE    |     1|
+------+--------+------+

Report Instance Areas: 
+------+-----------------------+--------+------+
|      |Instance               |Module  |Cells |
+------+-----------------------+--------+------+
|1     |top                    |        | 14199|
|2     |  \genblk1[0].mac_i    |mac     |    78|
|3     |  \genblk1[100].mac_i  |mac_0   |    82|
|4     |  \genblk1[101].mac_i  |mac_1   |    80|
|5     |  \genblk1[102].mac_i  |mac_2   |    57|
|6     |  \genblk1[103].mac_i  |mac_3   |    83|
|7     |  \genblk1[104].mac_i  |mac_4   |    55|
|8     |  \genblk1[105].mac_i  |mac_5   |    83|
|9     |  \genblk1[106].mac_i  |mac_6   |    80|
|10    |  \genblk1[107].mac_i  |mac_7   |    78|
|11    |  \genblk1[108].mac_i  |mac_8   |    83|
|12    |  \genblk1[109].mac_i  |mac_9   |    80|
|13    |  \genblk1[10].mac_i   |mac_10  |    79|
|14    |  \genblk1[110].mac_i  |mac_11  |    56|
|15    |  \genblk1[111].mac_i  |mac_12  |    78|
|16    |  \genblk1[112].mac_i  |mac_13  |    55|
|17    |  \genblk1[113].mac_i  |mac_14  |    82|
|18    |  \genblk1[114].mac_i  |mac_15  |    79|
|19    |  \genblk1[115].mac_i  |mac_16  |    55|
|20    |  \genblk1[116].mac_i  |mac_17  |    80|
|21    |  \genblk1[117].mac_i  |mac_18  |    83|
|22    |  \genblk1[118].mac_i  |mac_19  |    57|
|23    |  \genblk1[119].mac_i  |mac_20  |    53|
|24    |  \genblk1[11].mac_i   |mac_21  |    79|
|25    |  \genblk1[120].mac_i  |mac_22  |    54|
|26    |  \genblk1[121].mac_i  |mac_23  |    58|
|27    |  \genblk1[122].mac_i  |mac_24  |   101|
|28    |  \genblk1[123].mac_i  |mac_25  |    81|
|29    |  \genblk1[124].mac_i  |mac_26  |    80|
|30    |  \genblk1[125].mac_i  |mac_27  |    56|
|31    |  \genblk1[126].mac_i  |mac_28  |    82|
|32    |  \genblk1[127].mac_i  |mac_29  |    96|
|33    |  \genblk1[12].mac_i   |mac_30  |    60|
|34    |  \genblk1[13].mac_i   |mac_31  |    56|
|35    |  \genblk1[14].mac_i   |mac_32  |    51|
|36    |  \genblk1[15].mac_i   |mac_33  |    79|
|37    |  \genblk1[16].mac_i   |mac_34  |    58|
|38    |  \genblk1[17].mac_i   |mac_35  |    82|
|39    |  \genblk1[18].mac_i   |mac_36  |    52|
|40    |  \genblk1[19].mac_i   |mac_37  |    79|
|41    |  \genblk1[1].mac_i    |mac_38  |    78|
|42    |  \genblk1[20].mac_i   |mac_39  |    55|
|43    |  \genblk1[21].mac_i   |mac_40  |    55|
|44    |  \genblk1[22].mac_i   |mac_41  |    59|
|45    |  \genblk1[23].mac_i   |mac_42  |    56|
|46    |  \genblk1[24].mac_i   |mac_43  |    82|
|47    |  \genblk1[25].mac_i   |mac_44  |    81|
|48    |  \genblk1[26].mac_i   |mac_45  |    50|
|49    |  \genblk1[27].mac_i   |mac_46  |    55|
|50    |  \genblk1[28].mac_i   |mac_47  |    79|
|51    |  \genblk1[29].mac_i   |mac_48  |    78|
|52    |  \genblk1[2].mac_i    |mac_49  |    84|
|53    |  \genblk1[30].mac_i   |mac_50  |    78|
|54    |  \genblk1[31].mac_i   |mac_51  |    75|
|55    |  \genblk1[32].mac_i   |mac_52  |    80|
|56    |  \genblk1[33].mac_i   |mac_53  |    80|
|57    |  \genblk1[34].mac_i   |mac_54  |    75|
|58    |  \genblk1[35].mac_i   |mac_55  |    54|
|59    |  \genblk1[36].mac_i   |mac_56  |    80|
|60    |  \genblk1[37].mac_i   |mac_57  |    55|
|61    |  \genblk1[38].mac_i   |mac_58  |    56|
|62    |  \genblk1[39].mac_i   |mac_59  |    55|
|63    |  \genblk1[3].mac_i    |mac_60  |    78|
|64    |  \genblk1[40].mac_i   |mac_61  |    80|
|65    |  \genblk1[41].mac_i   |mac_62  |    81|
|66    |  \genblk1[42].mac_i   |mac_63  |    79|
|67    |  \genblk1[43].mac_i   |mac_64  |    79|
|68    |  \genblk1[44].mac_i   |mac_65  |    86|
|69    |  \genblk1[45].mac_i   |mac_66  |    82|
|70    |  \genblk1[46].mac_i   |mac_67  |    56|
|71    |  \genblk1[47].mac_i   |mac_68  |    78|
|72    |  \genblk1[48].mac_i   |mac_69  |    80|
|73    |  \genblk1[49].mac_i   |mac_70  |    54|
|74    |  \genblk1[4].mac_i    |mac_71  |    84|
|75    |  \genblk1[50].mac_i   |mac_72  |    76|
|76    |  \genblk1[51].mac_i   |mac_73  |    81|
|77    |  \genblk1[52].mac_i   |mac_74  |    80|
|78    |  \genblk1[53].mac_i   |mac_75  |    55|
|79    |  \genblk1[54].mac_i   |mac_76  |    78|
|80    |  \genblk1[55].mac_i   |mac_77  |    80|
|81    |  \genblk1[56].mac_i   |mac_78  |    56|
|82    |  \genblk1[57].mac_i   |mac_79  |    57|
|83    |  \genblk1[58].mac_i   |mac_80  |    81|
|84    |  \genblk1[59].mac_i   |mac_81  |    81|
|85    |  \genblk1[5].mac_i    |mac_82  |    57|
|86    |  \genblk1[60].mac_i   |mac_83  |    58|
|87    |  \genblk1[61].mac_i   |mac_84  |    79|
|88    |  \genblk1[62].mac_i   |mac_85  |    58|
|89    |  \genblk1[63].mac_i   |mac_86  |    84|
|90    |  \genblk1[64].mac_i   |mac_87  |    85|
|91    |  \genblk1[65].mac_i   |mac_88  |    80|
|92    |  \genblk1[66].mac_i   |mac_89  |    82|
|93    |  \genblk1[67].mac_i   |mac_90  |    81|
|94    |  \genblk1[68].mac_i   |mac_91  |    79|
|95    |  \genblk1[69].mac_i   |mac_92  |    56|
|96    |  \genblk1[6].mac_i    |mac_93  |    56|
|97    |  \genblk1[70].mac_i   |mac_94  |    57|
|98    |  \genblk1[71].mac_i   |mac_95  |    78|
|99    |  \genblk1[72].mac_i   |mac_96  |    55|
|100   |  \genblk1[73].mac_i   |mac_97  |    57|
|101   |  \genblk1[74].mac_i   |mac_98  |    60|
|102   |  \genblk1[75].mac_i   |mac_99  |    85|
|103   |  \genblk1[76].mac_i   |mac_100 |    79|
|104   |  \genblk1[77].mac_i   |mac_101 |    81|
|105   |  \genblk1[78].mac_i   |mac_102 |    78|
|106   |  \genblk1[79].mac_i   |mac_103 |    81|
|107   |  \genblk1[7].mac_i    |mac_104 |    83|
|108   |  \genblk1[80].mac_i   |mac_105 |    53|
|109   |  \genblk1[81].mac_i   |mac_106 |    79|
|110   |  \genblk1[82].mac_i   |mac_107 |    80|
|111   |  \genblk1[83].mac_i   |mac_108 |    79|
|112   |  \genblk1[84].mac_i   |mac_109 |    83|
|113   |  \genblk1[85].mac_i   |mac_110 |    84|
|114   |  \genblk1[86].mac_i   |mac_111 |   102|
|115   |  \genblk1[87].mac_i   |mac_112 |    55|
|116   |  \genblk1[88].mac_i   |mac_113 |    57|
|117   |  \genblk1[89].mac_i   |mac_114 |    55|
|118   |  \genblk1[8].mac_i    |mac_115 |    81|
|119   |  \genblk1[90].mac_i   |mac_116 |    55|
|120   |  \genblk1[91].mac_i   |mac_117 |    51|
|121   |  \genblk1[92].mac_i   |mac_118 |    56|
|122   |  \genblk1[93].mac_i   |mac_119 |    79|
|123   |  \genblk1[94].mac_i   |mac_120 |    56|
|124   |  \genblk1[95].mac_i   |mac_121 |    55|
|125   |  \genblk1[96].mac_i   |mac_122 |    78|
|126   |  \genblk1[97].mac_i   |mac_123 |    81|
|127   |  \genblk1[98].mac_i   |mac_124 |    82|
|128   |  \genblk1[99].mac_i   |mac_125 |    84|
|129   |  \genblk1[9].mac_i    |mac_126 |    51|
+------+-----------------------+--------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:03:14 ; elapsed = 00:03:29 . Memory (MB): peak = 2190.070 ; gain = 818.344 ; free physical = 152 ; free virtual = 4674
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 0 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:02:52 ; elapsed = 00:03:04 . Memory (MB): peak = 2190.070 ; gain = 289.070 ; free physical = 213 ; free virtual = 4735
Synthesis Optimization Complete : Time (s): cpu = 00:03:15 ; elapsed = 00:03:29 . Memory (MB): peak = 2190.078 ; gain = 818.344 ; free physical = 225 ; free virtual = 4746
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 1152 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [/home/gsaied/Desktop/old_rtl/fire4_5_expand1/temp.xdc]
Finished Parsing XDC File [/home/gsaied/Desktop/old_rtl/fire4_5_expand1/temp.xdc]
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2190.078 ; gain = 0.000 ; free physical = 137 ; free virtual = 4660
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
227 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:03:23 ; elapsed = 00:03:37 . Memory (MB): peak = 2190.078 ; gain = 826.344 ; free physical = 249 ; free virtual = 4772
# report_utilization -file utiliziation.rpt
# report_utilization -hierarchical -file hierarchical_utilization.rpt
# report_timing -file post_synth_timing.rpt
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -3, Delay Type: max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 4 CPUs
INFO: [Timing 38-35] Done setting XDC timing constraints.
WARNING: [Timing 38-242] The property HD.CLK_SRC of clock port "clk" is not set. In out-of-context mode, this prevents timing estimation for clock delay/skew
Resolution: Set the HD.CLK_SRC property of the out-of-context port to the location of the clock buffer instance in the top-level design
INFO: [Timing 38-78] ReportTimingParams: -max_paths 1 -nworst 1 -delay_type max -sort_by slack.
report_timing: Time (s): cpu = 00:00:20 ; elapsed = 00:00:21 . Memory (MB): peak = 2641.090 ; gain = 451.012 ; free physical = 151 ; free virtual = 4169
# place_design -no_fanout_opt -directive ExtraTimingOpt
Command: place_design -no_fanout_opt -directive ExtraTimingOpt
Attempting to get a license for feature 'Implementation' and/or device 'xc7vx690t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7vx690t'
INFO: [DRC 23-27] Running DRC with 4 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [DRC 23-27] Running DRC with 4 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.

Starting Placer Task
INFO: [Place 46-5] The placer was invoked with the 'ExtraTimingOpt' directive.
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 4 CPUs

Phase 1 Placer Initialization

Phase 1.1 Placer Initialization Netlist Sorting
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2698.652 ; gain = 0.000 ; free physical = 197 ; free virtual = 4215
Phase 1.1 Placer Initialization Netlist Sorting | Checksum: 5a75b546

Time (s): cpu = 00:00:00.11 ; elapsed = 00:00:00.22 . Memory (MB): peak = 2698.652 ; gain = 0.000 ; free physical = 197 ; free virtual = 4215
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2698.652 ; gain = 0.000 ; free physical = 216 ; free virtual = 4234

Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device
INFO: [Timing 38-35] Done setting XDC timing constraints.
Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device | Checksum: b7f5f45b

Time (s): cpu = 00:00:10 ; elapsed = 00:00:10 . Memory (MB): peak = 2703.207 ; gain = 4.555 ; free physical = 154 ; free virtual = 4173

Phase 1.3 Build Placer Netlist Model
Phase 1.3 Build Placer Netlist Model | Checksum: 15cf2f45d

Time (s): cpu = 00:00:19 ; elapsed = 00:00:19 . Memory (MB): peak = 2710.840 ; gain = 12.188 ; free physical = 217 ; free virtual = 4139

Phase 1.4 Constrain Clocks/Macros
Phase 1.4 Constrain Clocks/Macros | Checksum: 15cf2f45d

Time (s): cpu = 00:00:19 ; elapsed = 00:00:19 . Memory (MB): peak = 2710.840 ; gain = 12.188 ; free physical = 217 ; free virtual = 4139
Phase 1 Placer Initialization | Checksum: 15cf2f45d

Time (s): cpu = 00:00:19 ; elapsed = 00:00:19 . Memory (MB): peak = 2710.840 ; gain = 12.188 ; free physical = 217 ; free virtual = 4139

Phase 2 Global Placement

Phase 2.1 Floorplanning
Phase 2.1 Floorplanning | Checksum: 1103bafe9

Time (s): cpu = 00:00:23 ; elapsed = 00:00:22 . Memory (MB): peak = 2712.840 ; gain = 14.188 ; free physical = 179 ; free virtual = 4101
Phase 2 Global Placement | Checksum: 1735bee6d

Time (s): cpu = 00:07:01 ; elapsed = 00:06:56 . Memory (MB): peak = 2726.402 ; gain = 27.750 ; free physical = 147 ; free virtual = 3127

Phase 3 Detail Placement

Phase 3.1 Commit Multi Column Macros
Phase 3.1 Commit Multi Column Macros | Checksum: 1735bee6d

Time (s): cpu = 00:07:01 ; elapsed = 00:06:56 . Memory (MB): peak = 2726.402 ; gain = 27.750 ; free physical = 147 ; free virtual = 3126

Phase 3.2 Commit Most Macros & LUTRAMs
Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: 1886e7685

Time (s): cpu = 00:07:08 ; elapsed = 00:07:04 . Memory (MB): peak = 2726.402 ; gain = 27.750 ; free physical = 136 ; free virtual = 3116

Phase 3.3 Area Swap Optimization
Phase 3.3 Area Swap Optimization | Checksum: 1a955ab88

Time (s): cpu = 00:07:09 ; elapsed = 00:07:05 . Memory (MB): peak = 2726.402 ; gain = 27.750 ; free physical = 128 ; free virtual = 3108

Phase 3.4 Pipeline Register Optimization
Phase 3.4 Pipeline Register Optimization | Checksum: 156bf5b00

Time (s): cpu = 00:07:09 ; elapsed = 00:07:05 . Memory (MB): peak = 2726.402 ; gain = 27.750 ; free physical = 128 ; free virtual = 3108

Phase 3.5 Fast Optimization
Phase 3.5 Fast Optimization | Checksum: 1a2f62b2b

Time (s): cpu = 00:07:28 ; elapsed = 00:07:25 . Memory (MB): peak = 2726.402 ; gain = 27.750 ; free physical = 127 ; free virtual = 3090

Phase 3.6 Small Shape Detail Placement
Phase 3.6 Small Shape Detail Placement | Checksum: e47948a7

Time (s): cpu = 00:07:35 ; elapsed = 00:07:31 . Memory (MB): peak = 2748.293 ; gain = 49.641 ; free physical = 161 ; free virtual = 3067

Phase 3.7 Re-assign LUT pins
Phase 3.7 Re-assign LUT pins | Checksum: c4a6b7b3

Time (s): cpu = 00:07:35 ; elapsed = 00:07:32 . Memory (MB): peak = 2748.293 ; gain = 49.641 ; free physical = 154 ; free virtual = 3060

Phase 3.8 Pipeline Register Optimization
Phase 3.8 Pipeline Register Optimization | Checksum: 1559db49e

Time (s): cpu = 00:07:36 ; elapsed = 00:07:33 . Memory (MB): peak = 2748.293 ; gain = 49.641 ; free physical = 154 ; free virtual = 3060

Phase 3.9 Fast Optimization
Phase 3.9 Fast Optimization | Checksum: 1b55ce549

Time (s): cpu = 00:07:52 ; elapsed = 00:07:50 . Memory (MB): peak = 2748.293 ; gain = 49.641 ; free physical = 133 ; free virtual = 3039
Phase 3 Detail Placement | Checksum: 1b55ce549

Time (s): cpu = 00:07:52 ; elapsed = 00:07:50 . Memory (MB): peak = 2748.293 ; gain = 49.641 ; free physical = 141 ; free virtual = 3047

Phase 4 Post Placement Optimization and Clean-Up

Phase 4.1 Post Commit Optimization
INFO: [Timing 38-35] Done setting XDC timing constraints.

Phase 4.1.1 Post Placement Optimization
Post Placement Optimization Initialization | Checksum: 1ec917467

Phase 4.1.1.1 BUFG Insertion
INFO: [Place 46-46] BUFG insertion identified 0 candidate nets, 0 success, 0 bufg driver replicated, 0 skipped for placement/routing, 0 skipped for timing, 0 skipped for netlist change reason
Phase 4.1.1.1 BUFG Insertion | Checksum: 1ec917467

Time (s): cpu = 00:08:03 ; elapsed = 00:08:01 . Memory (MB): peak = 2795.297 ; gain = 96.645 ; free physical = 123 ; free virtual = 3029
INFO: [Place 30-746] Post Placement Timing Summary WNS=-1.203. For the most accurate timing information please run report_timing.
Phase 4.1.1 Post Placement Optimization | Checksum: 1a8bf405c

Time (s): cpu = 00:16:08 ; elapsed = 00:16:16 . Memory (MB): peak = 2796.297 ; gain = 97.645 ; free physical = 666 ; free virtual = 3378
Phase 4.1 Post Commit Optimization | Checksum: 1a8bf405c

Time (s): cpu = 00:16:08 ; elapsed = 00:16:16 . Memory (MB): peak = 2796.297 ; gain = 97.645 ; free physical = 666 ; free virtual = 3378
Post Placement Optimization Initialization | Checksum: 10101553e
INFO: [Place 46-46] BUFG insertion identified 0 candidate nets, 0 success, 0 bufg driver replicated, 0 skipped for placement/routing, 0 skipped for timing, 0 skipped for netlist change reason
INFO: [Place 30-746] Post Placement Timing Summary WNS=-1.261. For the most accurate timing information please run report_timing.

Phase 4.2 Post Placement Cleanup
Phase 4.2 Post Placement Cleanup | Checksum: 21055de7e

Time (s): cpu = 00:26:53 ; elapsed = 00:27:17 . Memory (MB): peak = 2816.406 ; gain = 117.754 ; free physical = 171 ; free virtual = 2819

Phase 4.3 Placer Reporting
Phase 4.3 Placer Reporting | Checksum: 21055de7e

Time (s): cpu = 00:26:53 ; elapsed = 00:27:17 . Memory (MB): peak = 2816.406 ; gain = 117.754 ; free physical = 171 ; free virtual = 2819

Phase 4.4 Final Placement Cleanup
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2816.406 ; gain = 0.000 ; free physical = 171 ; free virtual = 2819
Phase 4.4 Final Placement Cleanup | Checksum: 1dd6a55b6

Time (s): cpu = 00:26:53 ; elapsed = 00:27:17 . Memory (MB): peak = 2816.406 ; gain = 117.754 ; free physical = 171 ; free virtual = 2819
Phase 4 Post Placement Optimization and Clean-Up | Checksum: 1dd6a55b6

Time (s): cpu = 00:26:54 ; elapsed = 00:27:17 . Memory (MB): peak = 2816.406 ; gain = 117.754 ; free physical = 171 ; free virtual = 2819
Ending Placer Task | Checksum: 132c4dcfc

Time (s): cpu = 00:26:54 ; elapsed = 00:27:17 . Memory (MB): peak = 2816.406 ; gain = 117.754 ; free physical = 245 ; free virtual = 2894
INFO: [Common 17-83] Releasing license: Implementation
17 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
place_design completed successfully
place_design: Time (s): cpu = 00:26:59 ; elapsed = 00:27:23 . Memory (MB): peak = 2816.406 ; gain = 175.316 ; free physical = 245 ; free virtual = 2894
# if {[get_property SLACK [get_timing_paths -max_paths 1 -nworst 1 -setup]] < 0} {
# puts "Found setup timing violations => running physical optimization"
# report_timing -file slack.rpt
# phys_opt_design -directive AggressiveExplore
# }
WARNING: [Timing 38-242] The property HD.CLK_SRC of clock port "clk" is not set. In out-of-context mode, this prevents timing estimation for clock delay/skew
Resolution: Set the HD.CLK_SRC property of the out-of-context port to the location of the clock buffer instance in the top-level design
get_timing_paths: Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 2816.406 ; gain = 0.000 ; free physical = 212 ; free virtual = 2860
Found setup timing violations => running physical optimization
INFO: [Timing 38-78] ReportTimingParams: -max_paths 1 -nworst 1 -delay_type max -sort_by slack.
Command: phys_opt_design -directive AggressiveExplore
Attempting to get a license for feature 'Implementation' and/or device 'xc7vx690t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7vx690t'
INFO: [Vivado_Tcl 4-137] Directive used for phys_opt_design is: AggressiveExplore
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2816.410 ; gain = 0.000 ; free physical = 211 ; free virtual = 2860

Starting Physical Synthesis Task

Phase 1 Physical Synthesis Initialization
INFO: [Physopt 32-721] Multithreading enabled for phys_opt_design using a maximum of 4 CPUs
WARNING: [Timing 38-242] The property HD.CLK_SRC of clock port "clk" is not set. In out-of-context mode, this prevents timing estimation for clock delay/skew
Resolution: Set the HD.CLK_SRC property of the out-of-context port to the location of the clock buffer instance in the top-level design
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-1.261 | TNS=-4221.031 |
Phase 1 Physical Synthesis Initialization | Checksum: f475275a

Time (s): cpu = 00:00:11 ; elapsed = 00:00:11 . Memory (MB): peak = 2816.410 ; gain = 0.000 ; free physical = 191 ; free virtual = 2840
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-1.261 | TNS=-4221.031 |

Phase 2 Fanout Optimization
INFO: [Physopt 32-76] Pass 1. Identified 27 candidate nets for fanout optimization.
INFO: [Physopt 32-572] Net genblk1[127].mac_i/A[15] was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-81] Processed net genblk1[127].mac_i/A[5]. Replicated 2 times.
INFO: [Physopt 32-81] Processed net genblk1[127].mac_i/A[13]. Replicated 8 times.
INFO: [Physopt 32-81] Processed net fire4_expand_1_en_reg_rep__11_n_0. Replicated 2 times.
INFO: [Physopt 32-81] Processed net genblk1[127].mac_i/A[9]. Replicated 6 times.
INFO: [Physopt 32-81] Processed net genblk1[127].mac_i/A[7]. Replicated 6 times.
INFO: [Physopt 32-81] Processed net genblk1[127].mac_i/A[2]. Replicated 4 times.
INFO: [Physopt 32-81] Processed net genblk1[127].mac_i/A[0]. Replicated 4 times.
INFO: [Physopt 32-81] Processed net genblk1[127].mac_i/A[12]. Replicated 8 times.
INFO: [Physopt 32-572] Net genblk1[127].mac_i/A[3] was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-81] Processed net genblk1[127].mac_i/A[1]. Replicated 4 times.
INFO: [Physopt 32-81] Processed net genblk1[127].mac_i/A[4]. Replicated 9 times.
INFO: [Physopt 32-81] Processed net genblk1[127].mac_i/A[11]. Replicated 8 times.
INFO: [Physopt 32-81] Processed net genblk1[127].mac_i/A[8]. Replicated 8 times.
INFO: [Physopt 32-81] Processed net genblk1[127].mac_i/A[6]. Replicated 9 times.
INFO: [Physopt 32-81] Processed net genblk1[127].mac_i/A[14]. Replicated 4 times.
INFO: [Physopt 32-572] Net genblk1[127].mac_i/A[10] was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-81] Processed net weight_rom_address_reg[0]_rep__1_n_0. Replicated 5 times.
INFO: [Physopt 32-81] Processed net weight_rom_address_reg[0]_rep__12_n_0. Replicated 6 times.
INFO: [Physopt 32-81] Processed net weight_rom_address_reg[1]_rep__9_n_0. Replicated 5 times.
INFO: [Physopt 32-81] Processed net weight_rom_address_reg[0]_rep__14_n_0. Replicated 4 times.
INFO: [Physopt 32-81] Processed net weight_rom_address_reg[4]_rep__9_n_0. Replicated 4 times.
INFO: [Physopt 32-81] Processed net fire4_expand_1_en_reg_rep__5_n_0. Replicated 4 times.
INFO: [Physopt 32-81] Processed net weight_rom_address_reg[1]_rep__2_n_0. Replicated 9 times.
INFO: [Physopt 32-81] Processed net weight_rom_address_reg[3]_rep__13_n_0. Replicated 2 times.
INFO: [Physopt 32-81] Processed net weight_rom_address_reg[2]_rep__20_n_0. Replicated 3 times.
INFO: [Physopt 32-81] Processed net weight_rom_address_reg[3]_rep_n_0. Replicated 6 times.
INFO: [Physopt 32-232] Optimized 24 nets. Created 130 new instances.
INFO: [Physopt 32-775] End 1 Pass. Optimized 24 nets or cells. Created 130 new cells, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-1.261 | TNS=-4043.894 |
Netlist sorting complete. Time (s): cpu = 00:00:00.12 ; elapsed = 00:00:00.15 . Memory (MB): peak = 2816.410 ; gain = 0.000 ; free physical = 220 ; free virtual = 2869
Phase 2 Fanout Optimization | Checksum: 19e1ec9e0

Time (s): cpu = 00:03:26 ; elapsed = 00:03:31 . Memory (MB): peak = 2816.410 ; gain = 0.000 ; free physical = 220 ; free virtual = 2869

Phase 3 Placement Based Optimization
INFO: [Physopt 32-660] Identified 98 candidate nets for placement-based optimization.
INFO: [Physopt 32-663] Processed net genblk1[127].mac_i/A[15].  Re-placed instance genblk1[127].mac_i/mul_out_reg_i_15
INFO: [Physopt 32-663] Processed net ifm_4[15].  Re-placed instance ifm_4_reg[15]
INFO: [Physopt 32-663] Processed net ifm_5[15].  Re-placed instance ifm_5_reg[15]
INFO: [Physopt 32-663] Processed net fire4_expand_1_en_reg_rep__11_n_0.  Re-placed instance fire4_expand_1_en_reg_rep__11
INFO: [Physopt 32-663] Processed net genblk1[127].mac_i/A[5].  Re-placed instance genblk1[127].mac_i/mul_out_reg_i_25
INFO: [Physopt 32-663] Processed net genblk1[127].mac_i/A[3].  Re-placed instance genblk1[127].mac_i/mul_out_reg_i_27
INFO: [Physopt 32-663] Processed net ifm_4[5].  Re-placed instance ifm_4_reg[5]
INFO: [Physopt 32-663] Processed net genblk1[127].mac_i/A[1].  Re-placed instance genblk1[127].mac_i/mul_out_reg_i_29
INFO: [Physopt 32-663] Processed net genblk1[127].mac_i/A[2]_repN_3.  Re-placed instance genblk1[127].mac_i/mul_out_reg_i_28_replica_3
INFO: [Physopt 32-663] Processed net ifm_5[5].  Re-placed instance ifm_5_reg[5]
INFO: [Physopt 32-662] Processed net genblk1[127].mac_i/A[0].  Did not re-place instance genblk1[127].mac_i/mul_out_reg_i_30
INFO: [Physopt 32-662] Processed net genblk1[127].mac_i/A[6]_repN.  Did not re-place instance genblk1[127].mac_i/mul_out_reg_i_24_replica
INFO: [Physopt 32-663] Processed net ofm_5[75][15]_i_2_n_0.  Re-placed instance ofm_5[75][15]_i_2
INFO: [Physopt 32-663] Processed net genblk1[75].mac_i/ofm_4[75][1]_i_18_n_0.  Re-placed instance genblk1[75].mac_i/ofm_4[75][1]_i_18
INFO: [Physopt 32-663] Processed net ofm_5[75][14].  Re-placed instance ofm_5_reg[75][14]
INFO: [Physopt 32-663] Processed net ofm_5[75][15].  Re-placed instance ofm_5_reg[75][15]
INFO: [Physopt 32-663] Processed net ofm_5[75][1].  Re-placed instance ofm_5_reg[75][1]
INFO: [Physopt 32-663] Processed net ofm_5[75][2].  Re-placed instance ofm_5_reg[75][2]
INFO: [Physopt 32-662] Processed net genblk1[127].mac_i/A[10].  Did not re-place instance genblk1[127].mac_i/mul_out_reg_i_20
INFO: [Physopt 32-663] Processed net ifm_4[7].  Re-placed instance ifm_4_reg[7]
INFO: [Physopt 32-663] Processed net genblk1[127].mac_i/A[7]_repN_4.  Re-placed instance genblk1[127].mac_i/mul_out_reg_i_23_replica_4
INFO: [Physopt 32-662] Processed net genblk1[127].mac_i/A[2].  Did not re-place instance genblk1[127].mac_i/mul_out_reg_i_28
INFO: [Physopt 32-663] Processed net ifm_4[9].  Re-placed instance ifm_4_reg[9]
INFO: [Physopt 32-662] Processed net genblk1[127].mac_i/A[9]_repN_4.  Did not re-place instance genblk1[127].mac_i/mul_out_reg_i_21_replica_4
INFO: [Physopt 32-663] Processed net ifm_5[7].  Re-placed instance ifm_5_reg[7]
INFO: [Physopt 32-662] Processed net ifm_4[10].  Did not re-place instance ifm_4_reg[10]
INFO: [Physopt 32-663] Processed net ifm_5[6].  Re-placed instance ifm_5_reg[6]
INFO: [Physopt 32-663] Processed net genblk1[127].mac_i/A[11]_repN_1.  Re-placed instance genblk1[127].mac_i/mul_out_reg_i_19_replica_1
INFO: [Physopt 32-663] Processed net genblk1[127].mac_i/A[5]_repN_1.  Re-placed instance genblk1[127].mac_i/mul_out_reg_i_25_replica_1
INFO: [Physopt 32-663] Processed net genblk1[127].mac_i/A[7].  Re-placed instance genblk1[127].mac_i/mul_out_reg_i_23
INFO: [Physopt 32-663] Processed net ifm_5[11].  Re-placed instance ifm_5_reg[11]
INFO: [Physopt 32-663] Processed net ifm_4[11].  Re-placed instance ifm_4_reg[11]
INFO: [Physopt 32-663] Processed net genblk1[127].mac_i/A[8]_repN_4.  Re-placed instance genblk1[127].mac_i/mul_out_reg_i_22_replica_4
INFO: [Physopt 32-663] Processed net ifm_4[2].  Re-placed instance ifm_4_reg[2]
INFO: [Physopt 32-663] Processed net genblk1[75].mac_i/ofm_4[75][1]_i_14_n_0.  Re-placed instance genblk1[75].mac_i/ofm_4[75][1]_i_14
INFO: [Physopt 32-663] Processed net genblk1[127].mac_i/A[9].  Re-placed instance genblk1[127].mac_i/mul_out_reg_i_21
INFO: [Physopt 32-663] Processed net ifm_5[8].  Re-placed instance ifm_5_reg[8]
INFO: [Physopt 32-663] Processed net genblk1[127].mac_i/A[11]_repN.  Re-placed instance genblk1[127].mac_i/mul_out_reg_i_19_replica
INFO: [Physopt 32-662] Processed net genblk1[127].mac_i/A[4]_repN_4.  Did not re-place instance genblk1[127].mac_i/mul_out_reg_i_26_replica_4
INFO: [Physopt 32-662] Processed net ifm_4[12].  Did not re-place instance ifm_4_reg[12]
INFO: [Physopt 32-663] Processed net genblk1[127].mac_i/A[12]_repN_5.  Re-placed instance genblk1[127].mac_i/mul_out_reg_i_18_replica_5
INFO: [Physopt 32-662] Processed net genblk1[127].mac_i/A[8]_repN_2.  Did not re-place instance genblk1[127].mac_i/mul_out_reg_i_22_replica_2
INFO: [Physopt 32-662] Processed net ifm_4[8].  Did not re-place instance ifm_4_reg[8]
INFO: [Physopt 32-662] Processed net genblk1[127].mac_i/A[12]_repN_4.  Did not re-place instance genblk1[127].mac_i/mul_out_reg_i_18_replica_4
INFO: [Physopt 32-663] Processed net genblk1[127].mac_i/A[8]_repN_5.  Re-placed instance genblk1[127].mac_i/mul_out_reg_i_22_replica_5
INFO: [Physopt 32-663] Processed net genblk1[127].mac_i/A[6]_repN_1.  Re-placed instance genblk1[127].mac_i/mul_out_reg_i_24_replica_1
INFO: [Physopt 32-662] Processed net ifm_4[6].  Did not re-place instance ifm_4_reg[6]
INFO: [Physopt 32-662] Processed net genblk1[127].mac_i/A[14].  Did not re-place instance genblk1[127].mac_i/mul_out_reg_i_16
INFO: [Physopt 32-663] Processed net ifm_4[3].  Re-placed instance ifm_4_reg[3]
INFO: [Physopt 32-663] Processed net genblk1[127].mac_i/A[4]_repN.  Re-placed instance genblk1[127].mac_i/mul_out_reg_i_26_replica
INFO: [Physopt 32-663] Processed net ifm_4[4].  Re-placed instance ifm_4_reg[4]
INFO: [Physopt 32-662] Processed net genblk1[127].mac_i/A[14]_repN_1.  Did not re-place instance genblk1[127].mac_i/mul_out_reg_i_16_replica_1
INFO: [Physopt 32-663] Processed net ifm_5[10].  Re-placed instance ifm_5_reg[10]
INFO: [Physopt 32-662] Processed net ifm_4[13].  Did not re-place instance ifm_4_reg[13]
INFO: [Physopt 32-662] Processed net genblk1[127].mac_i/A[13]_repN_4.  Did not re-place instance genblk1[127].mac_i/mul_out_reg_i_17_replica_4
INFO: [Physopt 32-663] Processed net ofm_5[75][10].  Re-placed instance ofm_5_reg[75][10]
INFO: [Physopt 32-663] Processed net ofm_5[75][11].  Re-placed instance ofm_5_reg[75][11]
INFO: [Physopt 32-663] Processed net ofm_5[75][12].  Re-placed instance ofm_5_reg[75][12]
INFO: [Physopt 32-663] Processed net ofm_5[75][3].  Re-placed instance ofm_5_reg[75][3]
INFO: [Physopt 32-663] Processed net ofm_5[75][4].  Re-placed instance ofm_5_reg[75][4]
INFO: [Physopt 32-663] Processed net ofm_5[75][5].  Re-placed instance ofm_5_reg[75][5]
INFO: [Physopt 32-663] Processed net ofm_5[75][6].  Re-placed instance ofm_5_reg[75][6]
INFO: [Physopt 32-663] Processed net ofm_5[75][9].  Re-placed instance ofm_5_reg[75][9]
INFO: [Physopt 32-662] Processed net genblk1[127].mac_i/A[2]_repN_2.  Did not re-place instance genblk1[127].mac_i/mul_out_reg_i_28_replica_2
INFO: [Physopt 32-663] Processed net ifm_5[12].  Re-placed instance ifm_5_reg[12]
INFO: [Physopt 32-663] Processed net genblk1[127].mac_i/A[1]_repN.  Re-placed instance genblk1[127].mac_i/mul_out_reg_i_29_replica
INFO: [Physopt 32-663] Processed net ifm_4[1].  Re-placed instance ifm_4_reg[1]
INFO: [Physopt 32-663] Processed net genblk1[127].mac_i/A[12]_repN_1.  Re-placed instance genblk1[127].mac_i/mul_out_reg_i_18_replica_1
INFO: [Physopt 32-663] Processed net ofm_5[51][15]_i_1_n_0.  Re-placed instance ofm_5[51][15]_i_1
INFO: [Physopt 32-663] Processed net genblk1[51].mac_i/ofm_4[51][2]_i_15_n_0.  Re-placed instance genblk1[51].mac_i/ofm_4[51][2]_i_15
INFO: [Physopt 32-662] Processed net ofm_5[51][11].  Did not re-place instance ofm_5_reg[51][11]
INFO: [Physopt 32-662] Processed net ofm_5[51][12].  Did not re-place instance ofm_5_reg[51][12]
INFO: [Physopt 32-662] Processed net ofm_5[51][13].  Did not re-place instance ofm_5_reg[51][13]
INFO: [Physopt 32-662] Processed net ofm_5[51][14].  Did not re-place instance ofm_5_reg[51][14]
INFO: [Physopt 32-663] Processed net genblk1[51].mac_i/ofm_4[51][2]_i_14_n_0.  Re-placed instance genblk1[51].mac_i/ofm_4[51][2]_i_14
INFO: [Physopt 32-663] Processed net ofm_4[51][15]_i_1_n_0.  Re-placed instance ofm_4[51][15]_i_1
INFO: [Physopt 32-662] Processed net genblk1[127].mac_i/A[9]_repN_5.  Did not re-place instance genblk1[127].mac_i/mul_out_reg_i_21_replica_5
INFO: [Physopt 32-663] Processed net ofm_4[51][15].  Re-placed instance ofm_4_reg[51][15]
INFO: [Physopt 32-663] Processed net ofm_4[51][0].  Re-placed instance ofm_4_reg[51][0]
INFO: [Physopt 32-663] Processed net ofm_4[51][1].  Re-placed instance ofm_4_reg[51][1]
INFO: [Physopt 32-663] Processed net ofm_4[51][2].  Re-placed instance ofm_4_reg[51][2]
INFO: [Physopt 32-663] Processed net ifm_5[4].  Re-placed instance ifm_5_reg[4]
INFO: [Physopt 32-663] Processed net ifm_5[9].  Re-placed instance ifm_5_reg[9]
INFO: [Physopt 32-662] Processed net ifm_4[14].  Did not re-place instance ifm_4_reg[14]
INFO: [Physopt 32-662] Processed net genblk1[127].mac_i/A[7]_repN.  Did not re-place instance genblk1[127].mac_i/mul_out_reg_i_23_replica
INFO: [Physopt 32-662] Processed net ifm_4[0].  Did not re-place instance ifm_4_reg[0]
INFO: [Physopt 32-663] Processed net genblk1[127].mac_i/A[13]_repN_3.  Re-placed instance genblk1[127].mac_i/mul_out_reg_i_17_replica_3
INFO: [Physopt 32-662] Processed net genblk1[127].mac_i/A[7]_repN_2.  Did not re-place instance genblk1[127].mac_i/mul_out_reg_i_23_replica_2
INFO: [Physopt 32-663] Processed net ifm_5[2].  Re-placed instance ifm_5_reg[2]
INFO: [Physopt 32-662] Processed net genblk1[127].mac_i/A[12]_repN_3.  Did not re-place instance genblk1[127].mac_i/mul_out_reg_i_18_replica_3
INFO: [Physopt 32-663] Processed net genblk1[127].mac_i/A[11]_repN_3.  Re-placed instance genblk1[127].mac_i/mul_out_reg_i_19_replica_3
INFO: [Physopt 32-662] Processed net genblk1[127].mac_i/A[5]_repN.  Did not re-place instance genblk1[127].mac_i/mul_out_reg_i_25_replica
INFO: [Physopt 32-663] Processed net genblk1[51].mac_i/ofm_4[51][2]_i_20_n_0.  Re-placed instance genblk1[51].mac_i/ofm_4[51][2]_i_20
INFO: [Physopt 32-663] Processed net genblk1[127].mac_i/A[4]_repN_2.  Re-placed instance genblk1[127].mac_i/mul_out_reg_i_26_replica_2
INFO: [Physopt 32-663] Processed net ifm_5[14].  Re-placed instance ifm_5_reg[14]
INFO: [Physopt 32-662] Processed net genblk1[127].mac_i/A[12]_repN_2.  Did not re-place instance genblk1[127].mac_i/mul_out_reg_i_18_replica_2
INFO: [Physopt 32-663] Processed net genblk1[51].mac_i/ofm_4[51][14]_i_5_n_0.  Re-placed instance genblk1[51].mac_i/ofm_4[51][14]_i_5
INFO: [Physopt 32-662] Processed net genblk1[127].mac_i/A[8]_repN_1.  Did not re-place instance genblk1[127].mac_i/mul_out_reg_i_22_replica_1
INFO: [Physopt 32-661] Optimized 68 nets.  Re-placed 68 instances.
INFO: [Physopt 32-775] End 1 Pass. Optimized 68 nets or cells. Created 0 new cell, deleted 0 existing cell and moved 68 existing cells
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-1.134 | TNS=-3756.671 |
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2816.410 ; gain = 0.000 ; free physical = 218 ; free virtual = 2868
Phase 3 Placement Based Optimization | Checksum: 1740c8a15

Time (s): cpu = 00:04:53 ; elapsed = 00:04:59 . Memory (MB): peak = 2816.410 ; gain = 0.000 ; free physical = 218 ; free virtual = 2868

Phase 4 MultiInst Placement Optimization
INFO: [Physopt 32-660] Identified 100 candidate nets for placement-based optimization.
INFO: [Physopt 32-662] Processed net ifm_4[15].  Did not re-place instance ifm_4_reg[15]/Q
INFO: [Physopt 32-663] Processed net ifm_4[3].  Re-placed instance ifm_4_reg[3]/Q
INFO: [Physopt 32-663] Processed net ifm_5[1].  Re-placed instance ifm_5_reg[1]/Q
INFO: [Physopt 32-662] Processed net ifm_5[15].  Did not re-place instance ifm_5_reg[15]/Q
INFO: [Physopt 32-663] Processed net ifm_4[1].  Re-placed instance ifm_4_reg[1]/Q
INFO: [Physopt 32-663] Processed net ifm_4[10].  Re-placed instance ifm_4_reg[10]/Q
INFO: [Physopt 32-663] Processed net ifm_4[12].  Re-placed instance ifm_4_reg[12]/Q
INFO: [Physopt 32-663] Processed net ifm_5[3].  Re-placed instance ifm_5_reg[3]/Q
INFO: [Physopt 32-663] Processed net ifm_4[2].  Re-placed instance ifm_4_reg[2]/Q
INFO: [Physopt 32-662] Processed net ifm_4[8].  Did not re-place instance ifm_4_reg[8]/Q
INFO: [Physopt 32-662] Processed net ifm_4[5].  Did not re-place instance ifm_4_reg[5]/Q
INFO: [Physopt 32-662] Processed net ifm_5[5].  Did not re-place instance ifm_5_reg[5]/Q
INFO: [Physopt 32-662] Processed net ifm_4[13].  Did not re-place instance ifm_4_reg[13]/Q
INFO: [Physopt 32-662] Processed net ifm_4[9].  Did not re-place instance ifm_4_reg[9]/Q
INFO: [Physopt 32-663] Processed net ifm_4[4].  Re-placed instance ifm_4_reg[4]/Q
INFO: [Physopt 32-662] Processed net ifm_4[6].  Did not re-place instance ifm_4_reg[6]/Q
INFO: [Physopt 32-662] Processed net ifm_4[11].  Did not re-place instance ifm_4_reg[11]/Q
INFO: [Physopt 32-662] Processed net ifm_5[6].  Did not re-place instance ifm_5_reg[6]/Q
INFO: [Physopt 32-662] Processed net ifm_5[13].  Did not re-place instance ifm_5_reg[13]/Q
INFO: [Physopt 32-662] Processed net ifm_4[7].  Did not re-place instance ifm_4_reg[7]/Q
INFO: [Physopt 32-663] Processed net ifm_5[12].  Re-placed instance ifm_5_reg[12]/Q
INFO: [Physopt 32-662] Processed net ifm_4[14].  Did not re-place instance ifm_4_reg[14]/Q
INFO: [Physopt 32-663] Processed net ifm_5[11].  Re-placed instance ifm_5_reg[11]/Q
INFO: [Physopt 32-662] Processed net ifm_4[0].  Did not re-place instance ifm_4_reg[0]/Q
INFO: [Physopt 32-662] Processed net ifm_5[2].  Did not re-place instance ifm_5_reg[2]/Q
INFO: [Physopt 32-663] Processed net ifm_5[7].  Re-placed instance ifm_5_reg[7]/Q
INFO: [Physopt 32-663] Processed net ifm_5[10].  Re-placed instance ifm_5_reg[10]/Q
INFO: [Physopt 32-662] Processed net ifm_5[8].  Did not re-place instance ifm_5_reg[8]/Q
INFO: [Physopt 32-663] Processed net ifm_5[4].  Re-placed instance ifm_5_reg[4]/Q
INFO: [Physopt 32-662] Processed net ifm_5[9].  Did not re-place instance ifm_5_reg[9]/Q
INFO: [Physopt 32-662] Processed net ifm_5[14].  Did not re-place instance ifm_5_reg[14]/Q
INFO: [Physopt 32-662] Processed net ifm_5[0].  Did not re-place instance ifm_5_reg[0]/Q
INFO: [Physopt 32-661] Optimized 13 nets.  Re-placed 29 instances.
INFO: [Physopt 32-775] End 1 Pass. Optimized 13 nets or cells. Created 0 new cell, deleted 0 existing cell and moved 29 existing cells
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-1.128 | TNS=-3736.221 |
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 2816.410 ; gain = 0.000 ; free physical = 218 ; free virtual = 2420
Phase 4 MultiInst Placement Optimization | Checksum: 129a23437

Time (s): cpu = 00:12:21 ; elapsed = 00:12:33 . Memory (MB): peak = 2816.410 ; gain = 0.000 ; free physical = 216 ; free virtual = 2418

Phase 5 Rewire
INFO: [Physopt 32-246] Starting Signal Push optimization...
INFO: [Physopt 32-241] No nets found for rewiring () optimization.
INFO: [Physopt 32-232] Optimized 0 net. Created 0 new instance.
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 2816.410 ; gain = 0.000 ; free physical = 213 ; free virtual = 2416
Phase 5 Rewire | Checksum: 129a23437

Time (s): cpu = 00:12:21 ; elapsed = 00:12:33 . Memory (MB): peak = 2816.410 ; gain = 0.000 ; free physical = 213 ; free virtual = 2416

Phase 6 Critical Cell Optimization
INFO: [Physopt 32-46] Identified 30 candidate nets for critical-cell optimization.
INFO: [Physopt 32-81] Processed net ifm_4[1]. Replicated 4 times.
INFO: [Physopt 32-81] Processed net genblk1[127].mac_i/A[12]_repN_4. Replicated 1 times.
INFO: [Physopt 32-572] Net genblk1[127].mac_i/A[12]_repN_5 was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-572] Net genblk1[127].mac_i/A[11]_repN_3 was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-572] Net genblk1[127].mac_i/A[2]_repN_3 was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-81] Processed net ifm_4[12]. Replicated 7 times.
INFO: [Physopt 32-572] Net genblk1[127].mac_i/A[12]_repN_1 was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-81] Processed net ifm_5[12]. Replicated 7 times.
INFO: [Physopt 32-572] Net genblk1[127].mac_i/A[9]_repN_4 was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-572] Net genblk1[127].mac_i/A[13]_repN_4 was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-572] Net genblk1[127].mac_i/A[14]_repN_1 was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-81] Processed net ifm_4[11]. Replicated 2 times.
INFO: [Physopt 32-572] Net genblk1[127].mac_i/A[6]_repN was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-81] Processed net ifm_4[2]. Replicated 3 times.
INFO: [Physopt 32-572] Net genblk1[127].mac_i/A[8]_repN_2 was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-81] Processed net ifm_4[8]. Replicated 7 times.
INFO: [Physopt 32-572] Net ifm_4[5] was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-572] Net genblk1[127].mac_i/A[5]_repN_1 was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-572] Net genblk1[127].mac_i/A[8]_repN_4 was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-81] Processed net ifm_5[5]. Replicated 1 times.
INFO: [Physopt 32-572] Net genblk1[127].mac_i/A[2]_repN_2 was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-572] Net genblk1[127].mac_i/A[12]_repN_2 was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-81] Processed net ifm_4[13]. Replicated 5 times.
INFO: [Physopt 32-81] Processed net ifm_4[9]. Replicated 5 times.
INFO: [Physopt 32-572] Net genblk1[127].mac_i/A[9]_repN_3 was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-572] Net genblk1[127].mac_i/A[6]_repN_1 was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-81] Processed net ifm_4[6]. Replicated 3 times.
INFO: [Physopt 32-572] Net genblk1[127].mac_i/A[13]_repN_3 was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-572] Net genblk1[127].mac_i/A[4]_repN_4 was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-572] Net genblk1[127].mac_i/A[9]_repN was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-232] Optimized 11 nets. Created 45 new instances.
INFO: [Physopt 32-775] End 1 Pass. Optimized 11 nets or cells. Created 45 new cells, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-1.123 | TNS=-3701.050 |
Netlist sorting complete. Time (s): cpu = 00:00:00.07 ; elapsed = 00:00:00.10 . Memory (MB): peak = 2816.410 ; gain = 0.000 ; free physical = 512 ; free virtual = 2707
Phase 6 Critical Cell Optimization | Checksum: 99c8ca67

Time (s): cpu = 00:17:00 ; elapsed = 00:17:11 . Memory (MB): peak = 2816.410 ; gain = 0.000 ; free physical = 512 ; free virtual = 2707

Phase 7 Fanout Optimization
INFO: [Physopt 32-76] Pass 1. Identified 23 candidate nets for fanout optimization.
INFO: [Physopt 32-81] Processed net genblk1[127].mac_i/A[15]. Replicated 1 times.
INFO: [Physopt 32-81] Processed net fire4_expand_1_en_reg_rep__11_n_0. Replicated 8 times.
INFO: [Physopt 32-572] Net genblk1[127].mac_i/A[1] was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-81] Processed net genblk1[127].mac_i/A[3]. Replicated 4 times.
INFO: [Physopt 32-81] Processed net genblk1[127].mac_i/A[0]. Replicated 2 times.
INFO: [Physopt 32-572] Net genblk1[127].mac_i/A[10] was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-81] Processed net genblk1[127].mac_i/A[5]. Replicated 4 times.
INFO: [Physopt 32-81] Processed net genblk1[127].mac_i/A[2]. Replicated 6 times.
INFO: [Physopt 32-572] Net genblk1[127].mac_i/A[14] was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-81] Processed net genblk1[127].mac_i/A[7]. Replicated 4 times.
INFO: [Physopt 32-81] Processed net genblk1[127].mac_i/A[12]. Replicated 2 times.
INFO: [Physopt 32-572] Net genblk1[127].mac_i/A[9] was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-81] Processed net weight_rom_address_reg[2]_rep__11_n_0. Replicated 5 times.
INFO: [Physopt 32-81] Processed net weight_rom_address_reg[3]_rep__10_n_0. Replicated 5 times.
INFO: [Physopt 32-81] Processed net weight_rom_address_reg[3]_rep__3_n_0. Replicated 6 times.
INFO: [Physopt 32-81] Processed net weight_rom_address_reg[1]_rep__20_n_0. Replicated 5 times.
INFO: [Physopt 32-81] Processed net weight_rom_address_reg[0]_rep__18_n_0. Replicated 6 times.
INFO: [Physopt 32-81] Processed net fire4_expand_1_en_reg_rep__6_n_0. Replicated 4 times.
INFO: [Physopt 32-81] Processed net weight_rom_address_reg[2]_rep__18_n_0. Replicated 7 times.
INFO: [Physopt 32-81] Processed net weight_rom_address_reg[0]_rep__13_n_0. Replicated 4 times.
INFO: [Physopt 32-81] Processed net weight_rom_address_reg[2]_rep__0_n_0. Replicated 4 times.
INFO: [Physopt 32-81] Processed net weight_rom_address_reg[1]_rep__12_n_0. Replicated 6 times.
INFO: [Physopt 32-81] Processed net weight_rom_address_reg[0]_rep__15_n_0. Replicated 7 times.
INFO: [Physopt 32-232] Optimized 19 nets. Created 90 new instances.
INFO: [Physopt 32-775] End 1 Pass. Optimized 19 nets or cells. Created 90 new cells, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-1.114 | TNS=-3541.822 |
Netlist sorting complete. Time (s): cpu = 00:00:00.12 ; elapsed = 00:00:00.12 . Memory (MB): peak = 2816.410 ; gain = 0.000 ; free physical = 497 ; free virtual = 2693
Phase 7 Fanout Optimization | Checksum: 172d7665b

Time (s): cpu = 00:18:54 ; elapsed = 00:18:36 . Memory (MB): peak = 2816.410 ; gain = 0.000 ; free physical = 497 ; free virtual = 2693

Phase 8 Placement Based Optimization
INFO: [Physopt 32-660] Identified 192 candidate nets for placement-based optimization.
INFO: [Physopt 32-662] Processed net genblk1[127].mac_i/A[15].  Did not re-place instance genblk1[127].mac_i/mul_out_reg_i_15
INFO: [Physopt 32-662] Processed net ifm_4[15].  Did not re-place instance ifm_4_reg[15]
INFO: [Physopt 32-662] Processed net fire4_expand_1_en_reg_rep__11_n_0_repN_2.  Did not re-place instance fire4_expand_1_en_reg_rep__11_replica_2
INFO: [Physopt 32-663] Processed net genblk1[127].mac_i/A[1].  Re-placed instance genblk1[127].mac_i/mul_out_reg_i_29
INFO: [Physopt 32-662] Processed net genblk1[127].mac_i/A[15]_repN.  Did not re-place instance genblk1[127].mac_i/mul_out_reg_i_15_replica
INFO: [Physopt 32-662] Processed net genblk1[127].mac_i/A[10].  Did not re-place instance genblk1[127].mac_i/mul_out_reg_i_20
INFO: [Physopt 32-663] Processed net ifm_4[10].  Re-placed instance ifm_4_reg[10]
INFO: [Physopt 32-663] Processed net ifm_5[15].  Re-placed instance ifm_5_reg[15]
INFO: [Physopt 32-662] Processed net genblk1[127].mac_i/A[5]_repN_1.  Did not re-place instance genblk1[127].mac_i/mul_out_reg_i_25_replica_1
INFO: [Physopt 32-663] Processed net genblk1[127].mac_i/A[4]_repN_4.  Re-placed instance genblk1[127].mac_i/mul_out_reg_i_26_replica_4
INFO: [Physopt 32-663] Processed net genblk1[127].mac_i/A[8]_repN_4.  Re-placed instance genblk1[127].mac_i/mul_out_reg_i_22_replica_4
INFO: [Physopt 32-662] Processed net genblk1[127].mac_i/A[0].  Did not re-place instance genblk1[127].mac_i/mul_out_reg_i_30
INFO: [Physopt 32-663] Processed net ifm_4[5].  Re-placed instance ifm_4_reg[5]
INFO: [Physopt 32-663] Processed net genblk1[127].mac_i/A[2]_repN_3.  Re-placed instance genblk1[127].mac_i/mul_out_reg_i_28_replica_3
INFO: [Physopt 32-663] Processed net genblk1[127].mac_i/A[3]_repN_2.  Re-placed instance genblk1[127].mac_i/mul_out_reg_i_27_replica_2
INFO: [Physopt 32-662] Processed net ifm_4[2]_repN.  Did not re-place instance ifm_4_reg[2]_replica
INFO: [Physopt 32-663] Processed net ifm_5[5]_repN.  Re-placed instance ifm_5_reg[5]_replica
INFO: [Physopt 32-663] Processed net ifm_5[3].  Re-placed instance ifm_5_reg[3]
INFO: [Physopt 32-663] Processed net ifm_4[3].  Re-placed instance ifm_4_reg[3]
INFO: [Physopt 32-662] Processed net genblk1[127].mac_i/A[0]_repN_5.  Did not re-place instance genblk1[127].mac_i/mul_out_reg_i_30_replica_5
INFO: [Physopt 32-663] Processed net genblk1[127].mac_i/A[11]_repN_3.  Re-placed instance genblk1[127].mac_i/mul_out_reg_i_19_replica_3
INFO: [Physopt 32-663] Processed net ifm_4[11].  Re-placed instance ifm_4_reg[11]
INFO: [Physopt 32-662] Processed net genblk1[127].mac_i/A[3]_repN_1.  Did not re-place instance genblk1[127].mac_i/mul_out_reg_i_27_replica_1
INFO: [Physopt 32-662] Processed net ifm_5[10].  Did not re-place instance ifm_5_reg[10]
INFO: [Physopt 32-662] Processed net genblk1[127].mac_i/A[9]_repN_4.  Did not re-place instance genblk1[127].mac_i/mul_out_reg_i_21_replica_4
INFO: [Physopt 32-663] Processed net genblk1[127].mac_i/A[12]_repN_4.  Re-placed instance genblk1[127].mac_i/mul_out_reg_i_18_replica_4
INFO: [Physopt 32-662] Processed net ifm_4[12]_repN_1.  Did not re-place instance ifm_4_reg[12]_replica_1
INFO: [Physopt 32-662] Processed net ifm_4[7].  Did not re-place instance ifm_4_reg[7]
INFO: [Physopt 32-663] Processed net genblk1[127].mac_i/A[7]_repN_4.  Re-placed instance genblk1[127].mac_i/mul_out_reg_i_23_replica_4
INFO: [Physopt 32-662] Processed net genblk1[127].mac_i/A[7]_repN_2.  Did not re-place instance genblk1[127].mac_i/mul_out_reg_i_23_replica_2
INFO: [Physopt 32-662] Processed net genblk1[127].mac_i/A[14].  Did not re-place instance genblk1[127].mac_i/mul_out_reg_i_16
INFO: [Physopt 32-663] Processed net genblk1[127].mac_i/A[6]_repN_1.  Re-placed instance genblk1[127].mac_i/mul_out_reg_i_24_replica_1
INFO: [Physopt 32-662] Processed net ifm_5[6].  Did not re-place instance ifm_5_reg[6]
INFO: [Physopt 32-662] Processed net ifm_4[4].  Did not re-place instance ifm_4_reg[4]
INFO: [Physopt 32-663] Processed net genblk1[127].mac_i/A[4]_repN_2.  Re-placed instance genblk1[127].mac_i/mul_out_reg_i_26_replica_2
INFO: [Physopt 32-663] Processed net genblk1[127].mac_i/A[4]_repN_5.  Re-placed instance genblk1[127].mac_i/mul_out_reg_i_26_replica_5
INFO: [Physopt 32-662] Processed net genblk1[127].mac_i/A[5]_repN_2.  Did not re-place instance genblk1[127].mac_i/mul_out_reg_i_25_replica_2
INFO: [Physopt 32-663] Processed net ifm_5[1].  Re-placed instance ifm_5_reg[1]
INFO: [Common 17-14] Message 'Physopt 32-663' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Physopt 32-662] Processed net ifm_5[13].  Did not re-place instance ifm_5_reg[13]
INFO: [Physopt 32-662] Processed net genblk1[127].mac_i/A[11]_repN_2.  Did not re-place instance genblk1[127].mac_i/mul_out_reg_i_19_replica_2
INFO: [Physopt 32-662] Processed net genblk1[127].mac_i/A[6]_repN.  Did not re-place instance genblk1[127].mac_i/mul_out_reg_i_24_replica
INFO: [Physopt 32-662] Processed net genblk1[127].mac_i/A[7]_repN_1.  Did not re-place instance genblk1[127].mac_i/mul_out_reg_i_23_replica_1
INFO: [Physopt 32-662] Processed net genblk1[127].mac_i/A[2]_repN_6.  Did not re-place instance genblk1[127].mac_i/mul_out_reg_i_28_replica_6
INFO: [Physopt 32-662] Processed net ifm_4[0].  Did not re-place instance ifm_4_reg[0]
INFO: [Physopt 32-662] Processed net genblk1[127].mac_i/A[7]_repN.  Did not re-place instance genblk1[127].mac_i/mul_out_reg_i_23_replica
INFO: [Physopt 32-662] Processed net ifm_4[13]_repN.  Did not re-place instance ifm_4_reg[13]_replica
INFO: [Physopt 32-662] Processed net ifm_4[14].  Did not re-place instance ifm_4_reg[14]
INFO: [Physopt 32-662] Processed net genblk1[127].mac_i/A[11]_repN_1.  Did not re-place instance genblk1[127].mac_i/mul_out_reg_i_19_replica_1
INFO: [Physopt 32-662] Processed net ifm_4[6].  Did not re-place instance ifm_4_reg[6]
INFO: [Physopt 32-662] Processed net fire4_expand_1_en_reg_rep__11_n_0.  Did not re-place instance fire4_expand_1_en_reg_rep__11
INFO: [Physopt 32-662] Processed net genblk1[127].mac_i/A[12]_repN_5.  Did not re-place instance genblk1[127].mac_i/mul_out_reg_i_18_replica_5
INFO: [Physopt 32-662] Processed net ifm_4[9]_repN.  Did not re-place instance ifm_4_reg[9]_replica
INFO: [Physopt 32-662] Processed net genblk1[127].mac_i/A[14]_repN_1.  Did not re-place instance genblk1[127].mac_i/mul_out_reg_i_16_replica_1
INFO: [Physopt 32-662] Processed net ifm_5[12]_repN.  Did not re-place instance ifm_5_reg[12]_replica
INFO: [Physopt 32-662] Processed net genblk1[127].mac_i/A[4]_repN.  Did not re-place instance genblk1[127].mac_i/mul_out_reg_i_26_replica
INFO: [Physopt 32-662] Processed net genblk1[127].mac_i/A[0]_repN_4.  Did not re-place instance genblk1[127].mac_i/mul_out_reg_i_30_replica_4
INFO: [Physopt 32-662] Processed net ifm_5[9].  Did not re-place instance ifm_5_reg[9]
INFO: [Physopt 32-662] Processed net genblk1[127].mac_i/A[2]_repN_7.  Did not re-place instance genblk1[127].mac_i/mul_out_reg_i_28_replica_7
INFO: [Physopt 32-662] Processed net genblk1[127].mac_i/A[14]_repN.  Did not re-place instance genblk1[127].mac_i/mul_out_reg_i_16_replica
INFO: [Physopt 32-662] Processed net genblk1[127].mac_i/A[9].  Did not re-place instance genblk1[127].mac_i/mul_out_reg_i_21
INFO: [Physopt 32-662] Processed net genblk1[127].mac_i/A[0]_repN_1.  Did not re-place instance genblk1[127].mac_i/mul_out_reg_i_30_replica_1
INFO: [Physopt 32-662] Processed net genblk1[127].mac_i/A[6]_repN_3.  Did not re-place instance genblk1[127].mac_i/mul_out_reg_i_24_replica_3
INFO: [Physopt 32-662] Processed net ifm_5[4].  Did not re-place instance ifm_5_reg[4]
INFO: [Physopt 32-662] Processed net genblk1[127].mac_i/A[9]_repN_5.  Did not re-place instance genblk1[127].mac_i/mul_out_reg_i_21_replica_5
INFO: [Physopt 32-662] Processed net ifm_5[0].  Did not re-place instance ifm_5_reg[0]
INFO: [Physopt 32-662] Processed net ifm_5[14].  Did not re-place instance ifm_5_reg[14]
INFO: [Physopt 32-662] Processed net genblk1[127].mac_i/A[11]_repN.  Did not re-place instance genblk1[127].mac_i/mul_out_reg_i_19_replica
INFO: [Physopt 32-662] Processed net genblk1[127].mac_i/A[1]_repN.  Did not re-place instance genblk1[127].mac_i/mul_out_reg_i_29_replica
INFO: [Physopt 32-662] Processed net ofm_5[10][0].  Did not re-place instance ofm_5_reg[10][0]
INFO: [Physopt 32-662] Processed net ofm_5[10][10].  Did not re-place instance ofm_5_reg[10][10]
INFO: [Physopt 32-662] Processed net ofm_5[10][14].  Did not re-place instance ofm_5_reg[10][14]
INFO: [Physopt 32-662] Processed net ofm_5[10][2].  Did not re-place instance ofm_5_reg[10][2]
INFO: [Physopt 32-662] Processed net ofm_5[10][3].  Did not re-place instance ofm_5_reg[10][3]
INFO: [Physopt 32-662] Processed net ofm_5[10][4].  Did not re-place instance ofm_5_reg[10][4]
INFO: [Physopt 32-662] Processed net ofm_5[10][5].  Did not re-place instance ofm_5_reg[10][5]
INFO: [Physopt 32-662] Processed net ofm_5[10][8].  Did not re-place instance ofm_5_reg[10][8]
INFO: [Physopt 32-662] Processed net genblk1[127].mac_i/A[1]_repN_2.  Did not re-place instance genblk1[127].mac_i/mul_out_reg_i_29_replica_2
INFO: [Physopt 32-662] Processed net genblk1[127].mac_i/A[0]_repN.  Did not re-place instance genblk1[127].mac_i/mul_out_reg_i_30_replica
INFO: [Physopt 32-662] Processed net genblk1[127].mac_i/A[0]_repN_2.  Did not re-place instance genblk1[127].mac_i/mul_out_reg_i_30_replica_2
INFO: [Physopt 32-662] Processed net genblk1[127].mac_i/A[1]_repN_1.  Did not re-place instance genblk1[127].mac_i/mul_out_reg_i_29_replica_1
INFO: [Physopt 32-662] Processed net ofm_5[118][15]_i_1_n_0.  Did not re-place instance ofm_5[118][15]_i_1
INFO: [Physopt 32-662] Processed net genblk1[127].mac_i/A[2].  Did not re-place instance genblk1[127].mac_i/mul_out_reg_i_28
INFO: [Physopt 32-662] Processed net genblk1[127].mac_i/A[11]_repN_5.  Did not re-place instance genblk1[127].mac_i/mul_out_reg_i_19_replica_5
INFO: [Physopt 32-662] Processed net genblk1[127].mac_i/A[3]_repN_3.  Did not re-place instance genblk1[127].mac_i/mul_out_reg_i_27_replica_3
INFO: [Physopt 32-662] Processed net genblk1[127].mac_i/A[5]_repN_4.  Did not re-place instance genblk1[127].mac_i/mul_out_reg_i_25_replica_4
INFO: [Physopt 32-662] Processed net genblk1[127].mac_i/A[4]_repN_3.  Did not re-place instance genblk1[127].mac_i/mul_out_reg_i_26_replica_3
INFO: [Physopt 32-662] Processed net genblk1[127].mac_i/A[13]_repN_5.  Did not re-place instance genblk1[127].mac_i/mul_out_reg_i_17_replica_5
INFO: [Physopt 32-662] Processed net ofm_5[118][15].  Did not re-place instance ofm_5_reg[118][15]
INFO: [Physopt 32-662] Processed net genblk1[127].mac_i/A[5]_repN_5.  Did not re-place instance genblk1[127].mac_i/mul_out_reg_i_25_replica_5
INFO: [Physopt 32-662] Processed net genblk1[127].mac_i/A[13]_repN.  Did not re-place instance genblk1[127].mac_i/mul_out_reg_i_17_replica
INFO: [Physopt 32-662] Processed net ofm_5[118][4].  Did not re-place instance ofm_5_reg[118][4]
INFO: [Physopt 32-662] Processed net ofm_5[118][5].  Did not re-place instance ofm_5_reg[118][5]
INFO: [Physopt 32-662] Processed net ofm_5[118][6].  Did not re-place instance ofm_5_reg[118][6]
INFO: [Physopt 32-662] Processed net ofm_5[118][7].  Did not re-place instance ofm_5_reg[118][7]
INFO: [Physopt 32-662] Processed net genblk1[127].mac_i/A[9]_repN_1.  Did not re-place instance genblk1[127].mac_i/mul_out_reg_i_21_replica_1
INFO: [Physopt 32-662] Processed net ofm_4[51][15]_i_1_n_0.  Did not re-place instance ofm_4[51][15]_i_1
INFO: [Physopt 32-662] Processed net genblk1[127].mac_i/A[11]_repN_7.  Did not re-place instance genblk1[127].mac_i/mul_out_reg_i_19_replica_7
INFO: [Physopt 32-662] Processed net genblk1[127].mac_i/A[9]_repN_2.  Did not re-place instance genblk1[127].mac_i/mul_out_reg_i_21_replica_2
INFO: [Physopt 32-662] Processed net genblk1[127].mac_i/A[5]_repN_3.  Did not re-place instance genblk1[127].mac_i/mul_out_reg_i_25_replica_3
INFO: [Physopt 32-662] Processed net genblk1[127].mac_i/A[9]_repN_3.  Did not re-place instance genblk1[127].mac_i/mul_out_reg_i_21_replica_3
INFO: [Physopt 32-662] Processed net genblk1[127].mac_i/A[12]_repN.  Did not re-place instance genblk1[127].mac_i/mul_out_reg_i_18_replica
INFO: [Physopt 32-662] Processed net genblk1[127].mac_i/A[0]_repN_3.  Did not re-place instance genblk1[127].mac_i/mul_out_reg_i_30_replica_3
INFO: [Physopt 32-662] Processed net genblk1[127].mac_i/A[1]_repN_3.  Did not re-place instance genblk1[127].mac_i/mul_out_reg_i_29_replica_3
INFO: [Physopt 32-662] Processed net genblk1[127].mac_i/A[8]_repN_3.  Did not re-place instance genblk1[127].mac_i/mul_out_reg_i_22_replica_3
INFO: [Physopt 32-662] Processed net genblk1[127].mac_i/A[2]_repN_1.  Did not re-place instance genblk1[127].mac_i/mul_out_reg_i_28_replica_1
INFO: [Physopt 32-662] Processed net ofm_5[51][15].  Did not re-place instance ofm_5_reg[51][15]
INFO: [Physopt 32-662] Processed net ofm_5[51][7].  Did not re-place instance ofm_5_reg[51][7]
INFO: [Physopt 32-662] Processed net ofm_5[51][8].  Did not re-place instance ofm_5_reg[51][8]
INFO: [Physopt 32-662] Processed net ofm_5[51][9].  Did not re-place instance ofm_5_reg[51][9]
INFO: [Physopt 32-662] Processed net genblk1[127].mac_i/A[14]_repN_2.  Did not re-place instance genblk1[127].mac_i/mul_out_reg_i_16_replica_2
INFO: [Physopt 32-662] Processed net genblk1[127].mac_i/A[2]_repN.  Did not re-place instance genblk1[127].mac_i/mul_out_reg_i_28_replica
INFO: [Physopt 32-662] Processed net genblk1[127].mac_i/A[14]_repN_3.  Did not re-place instance genblk1[127].mac_i/mul_out_reg_i_16_replica_3
INFO: [Physopt 32-662] Processed net genblk1[127].mac_i/A[8]_repN.  Did not re-place instance genblk1[127].mac_i/mul_out_reg_i_22_replica
INFO: [Physopt 32-662] Processed net genblk1[127].mac_i/A[4]_repN_1.  Did not re-place instance genblk1[127].mac_i/mul_out_reg_i_26_replica_1
INFO: [Physopt 32-662] Processed net genblk1[127].mac_i/A[6]_repN_5.  Did not re-place instance genblk1[127].mac_i/mul_out_reg_i_24_replica_5
INFO: [Physopt 32-662] Processed net genblk1[75].mac_i/ofm_4[75][1]_i_18_n_0.  Did not re-place instance genblk1[75].mac_i/ofm_4[75][1]_i_18
INFO: [Physopt 32-662] Processed net ifm_4[9].  Did not re-place instance ifm_4_reg[9]
INFO: [Physopt 32-662] Processed net genblk1[127].mac_i/A[12]_repN_3.  Did not re-place instance genblk1[127].mac_i/mul_out_reg_i_18_replica_3
INFO: [Physopt 32-662] Processed net genblk1[51].mac_i/ofm_4[51][2]_i_20_n_0.  Did not re-place instance genblk1[51].mac_i/ofm_4[51][2]_i_20
INFO: [Physopt 32-662] Processed net genblk1[127].mac_i/A[8]_repN_1.  Did not re-place instance genblk1[127].mac_i/mul_out_reg_i_22_replica_1
INFO: [Physopt 32-662] Processed net genblk1[127].mac_i/A[2]_repN_9.  Did not re-place instance genblk1[127].mac_i/mul_out_reg_i_28_replica_9
INFO: [Physopt 32-662] Processed net genblk1[127].mac_i/A[7]_repN_7.  Did not re-place instance genblk1[127].mac_i/mul_out_reg_i_23_replica_7
INFO: [Physopt 32-661] Optimized 89 nets.  Re-placed 89 instances.
INFO: [Physopt 32-775] End 1 Pass. Optimized 89 nets or cells. Created 0 new cell, deleted 0 existing cell and moved 89 existing cells
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-1.114 | TNS=-3506.297 |
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2816.410 ; gain = 0.000 ; free physical = 496 ; free virtual = 2691
Phase 8 Placement Based Optimization | Checksum: a6eaf6c0

Time (s): cpu = 00:21:45 ; elapsed = 00:20:38 . Memory (MB): peak = 2816.410 ; gain = 0.000 ; free physical = 496 ; free virtual = 2691

Phase 9 MultiInst Placement Optimization
INFO: [Physopt 32-660] Identified 100 candidate nets for placement-based optimization.
INFO: [Physopt 32-662] Processed net ifm_4[15].  Did not re-place instance ifm_4_reg[15]/Q
INFO: [Physopt 32-662] Processed net ifm_4[10].  Did not re-place instance ifm_4_reg[10]/Q
INFO: [Physopt 32-662] Processed net ifm_5[15].  Did not re-place instance ifm_5_reg[15]/Q
INFO: [Physopt 32-662] Processed net ifm_4[5].  Did not re-place instance ifm_4_reg[5]/Q
INFO: [Physopt 32-662] Processed net ifm_4[3].  Did not re-place instance ifm_4_reg[3]/Q
INFO: [Physopt 32-662] Processed net ifm_5[10].  Did not re-place instance ifm_5_reg[10]/Q
INFO: [Physopt 32-662] Processed net ifm_4[4].  Did not re-place instance ifm_4_reg[4]/Q
INFO: [Physopt 32-662] Processed net ifm_4[0].  Did not re-place instance ifm_4_reg[0]/Q
INFO: [Physopt 32-662] Processed net ifm_4[14].  Did not re-place instance ifm_4_reg[14]/Q
INFO: [Physopt 32-662] Processed net ifm_4[6].  Did not re-place instance ifm_4_reg[6]/Q
INFO: [Physopt 32-662] Processed net ifm_4[11].  Did not re-place instance ifm_4_reg[11]/Q
INFO: [Physopt 32-662] Processed net ifm_4[1]_repN.  Did not re-place instance ifm_4_reg[1]_replica/Q
INFO: [Physopt 32-662] Processed net fire4_expand_1_en_reg_rep__11_n_0.  Did not re-place instance fire4_expand_1_en_reg_rep__11/Q
INFO: [Physopt 32-662] Processed net ifm_5[5]_repN.  Did not re-place instance ifm_5_reg[5]_replica/Q
INFO: [Physopt 32-662] Processed net ifm_4[9]_repN.  Did not re-place instance ifm_4_reg[9]_replica/Q
INFO: [Physopt 32-662] Processed net ifm_5[11].  Did not re-place instance ifm_5_reg[11]/Q
INFO: [Physopt 32-662] Processed net ifm_4[12]_repN_1.  Did not re-place instance ifm_4_reg[12]_replica_1/Q
INFO: [Physopt 32-662] Processed net ifm_5[12]_repN.  Did not re-place instance ifm_5_reg[12]_replica/Q
INFO: [Physopt 32-662] Processed net ifm_5[8].  Did not re-place instance ifm_5_reg[8]/Q
INFO: [Physopt 32-662] Processed net ifm_5[1].  Did not re-place instance ifm_5_reg[1]/Q
INFO: [Physopt 32-662] Processed net ifm_5[4].  Did not re-place instance ifm_5_reg[4]/Q
INFO: [Physopt 32-662] Processed net ifm_5[9].  Did not re-place instance ifm_5_reg[9]/Q
INFO: [Physopt 32-662] Processed net ifm_5[6].  Did not re-place instance ifm_5_reg[6]/Q
INFO: [Physopt 32-662] Processed net fire4_expand_1_en_reg_rep__11_n_0_repN_4.  Did not re-place instance fire4_expand_1_en_reg_rep__11_replica_4/Q
INFO: [Physopt 32-662] Processed net ifm_5[0].  Did not re-place instance ifm_5_reg[0]/Q
INFO: [Physopt 32-662] Processed net ifm_5[14].  Did not re-place instance ifm_5_reg[14]/Q
INFO: [Physopt 32-661] Optimized 6 nets.  Re-placed 14 instances.
INFO: [Physopt 32-775] End 1 Pass. Optimized 6 nets or cells. Created 0 new cell, deleted 0 existing cell and moved 14 existing cells
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-1.114 | TNS=-3509.145 |
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2816.410 ; gain = 0.000 ; free physical = 135 ; free virtual = 2245
Phase 9 MultiInst Placement Optimization | Checksum: c80899af

Time (s): cpu = 00:30:37 ; elapsed = 00:27:04 . Memory (MB): peak = 2816.410 ; gain = 0.000 ; free physical = 135 ; free virtual = 2245

Phase 10 Rewire
INFO: [Physopt 32-246] Starting Signal Push optimization...
INFO: [Physopt 32-241] No nets found for rewiring () optimization.
INFO: [Physopt 32-232] Optimized 0 net. Created 0 new instance.
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2816.410 ; gain = 0.000 ; free physical = 135 ; free virtual = 2245
Phase 10 Rewire | Checksum: c80899af

Time (s): cpu = 00:30:37 ; elapsed = 00:27:04 . Memory (MB): peak = 2816.410 ; gain = 0.000 ; free physical = 135 ; free virtual = 2245

Phase 11 Critical Cell Optimization
INFO: [Physopt 32-46] Identified 30 candidate nets for critical-cell optimization.
INFO: [Physopt 32-81] Processed net ifm_4[15]. Replicated 1 times.
INFO: [Physopt 32-81] Processed net ifm_5[15]. Replicated 1 times.
INFO: [Physopt 32-81] Processed net genblk1[127].mac_i/A[3]_repN_2. Replicated 4 times.
INFO: [Physopt 32-81] Processed net ifm_4[3]. Replicated 6 times.
INFO: [Physopt 32-572] Net genblk1[127].mac_i/A[5]_repN_1 was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-81] Processed net ifm_4[5]. Replicated 4 times.
INFO: [Physopt 32-572] Net genblk1[127].mac_i/A[2]_repN_6 was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-572] Net genblk1[127].mac_i/A[0]_repN_5 was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-572] Net genblk1[127].mac_i/A[2]_repN_3 was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-572] Net genblk1[127].mac_i/A[4]_repN_4 was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-572] Net genblk1[127].mac_i/A[3]_repN_1 was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-81] Processed net ifm_4[4]. Replicated 5 times.
INFO: [Physopt 32-572] Net genblk1[127].mac_i/A[9]_repN_4 was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-81] Processed net ifm_4[7]. Replicated 6 times.
INFO: [Physopt 32-81] Processed net genblk1[127].mac_i/A[7]_repN_2. Replicated 2 times.
INFO: [Physopt 32-81] Processed net ifm_4[2]_repN. Replicated 3 times.
INFO: [Physopt 32-572] Net genblk1[127].mac_i/A[7]_repN_4 was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-572] Net genblk1[127].mac_i/A[6]_repN was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-81] Processed net genblk1[127].mac_i/A[5]_repN_2. Replicated 1 times.
INFO: [Physopt 32-81] Processed net genblk1[127].mac_i/A[7]_repN_1. Replicated 1 times.
INFO: [Physopt 32-81] Processed net ifm_4[0]. Replicated 5 times.
INFO: [Physopt 32-81] Processed net genblk1[127].mac_i/A[7]_repN. Replicated 1 times.
INFO: [Physopt 32-81] Processed net genblk1[127].mac_i/A[8]_repN_4. Replicated 2 times.
INFO: [Physopt 32-81] Processed net ifm_4[14]. Replicated 3 times.
INFO: [Physopt 32-81] Processed net genblk1[127].mac_i/A[11]_repN_1. Replicated 1 times.
INFO: [Physopt 32-81] Processed net genblk1[127].mac_i/A[11]_repN_3. Replicated 1 times.
INFO: [Physopt 32-81] Processed net ifm_4[11]. Replicated 5 times.
INFO: [Physopt 32-81] Processed net fire4_expand_1_en_reg_rep__11_n_0. Replicated 6 times.
INFO: [Physopt 32-81] Processed net genblk1[127].mac_i/A[12]_repN_5. Replicated 2 times.
INFO: [Physopt 32-81] Processed net ifm_5[5]_repN. Replicated 4 times.
INFO: [Physopt 32-232] Optimized 21 nets. Created 64 new instances.
INFO: [Physopt 32-775] End 1 Pass. Optimized 21 nets or cells. Created 64 new cells, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-1.103 | TNS=-3358.253 |
Netlist sorting complete. Time (s): cpu = 00:00:00.12 ; elapsed = 00:00:00.16 . Memory (MB): peak = 2816.410 ; gain = 0.000 ; free physical = 149 ; free virtual = 2140
Phase 11 Critical Cell Optimization | Checksum: 7d9a5b69

Time (s): cpu = 00:34:16 ; elapsed = 00:29:25 . Memory (MB): peak = 2816.410 ; gain = 0.000 ; free physical = 149 ; free virtual = 2140

Phase 12 Slr Crossing Optimization
Phase 12 Slr Crossing Optimization | Checksum: 7d9a5b69

Time (s): cpu = 00:34:16 ; elapsed = 00:29:25 . Memory (MB): peak = 2816.410 ; gain = 0.000 ; free physical = 147 ; free virtual = 2138

Phase 13 Fanout Optimization
INFO: [Physopt 32-76] Pass 1. Identified 4 candidate nets for fanout optimization.
INFO: [Physopt 32-572] Net genblk1[127].mac_i/A[15] was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-81] Processed net fire4_expand_1_en_reg_rep__11_n_0_repN_2. Replicated 7 times.
INFO: [Physopt 32-81] Processed net genblk1[127].mac_i/A[1]. Replicated 6 times.
INFO: [Physopt 32-81] Processed net genblk1[127].mac_i/A[10]. Replicated 6 times.
INFO: [Physopt 32-232] Optimized 3 nets. Created 19 new instances.
INFO: [Physopt 32-775] End 1 Pass. Optimized 3 nets or cells. Created 19 new cells, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-1.103 | TNS=-3358.175 |
Netlist sorting complete. Time (s): cpu = 00:00:00.17 ; elapsed = 00:00:00.19 . Memory (MB): peak = 2816.410 ; gain = 0.000 ; free physical = 238 ; free virtual = 2210
Phase 13 Fanout Optimization | Checksum: 190c15459

Time (s): cpu = 00:34:54 ; elapsed = 00:29:51 . Memory (MB): peak = 2816.410 ; gain = 0.000 ; free physical = 238 ; free virtual = 2210

Phase 14 Placement Based Optimization
INFO: [Physopt 32-660] Identified 181 candidate nets for placement-based optimization.
INFO: [Physopt 32-662] Processed net genblk1[127].mac_i/A[15].  Did not re-place instance genblk1[127].mac_i/mul_out_reg_i_15
INFO: [Physopt 32-662] Processed net ifm_4[15].  Did not re-place instance ifm_4_reg[15]
INFO: [Physopt 32-662] Processed net ifm_5[15].  Did not re-place instance ifm_5_reg[15]
INFO: [Physopt 32-662] Processed net genblk1[127].mac_i/A[0].  Did not re-place instance genblk1[127].mac_i/mul_out_reg_i_30
INFO: [Physopt 32-662] Processed net genblk1[127].mac_i/A[9]_repN_4.  Did not re-place instance genblk1[127].mac_i/mul_out_reg_i_21_replica_4
INFO: [Physopt 32-662] Processed net genblk1[127].mac_i/A[10]_repN_2.  Did not re-place instance genblk1[127].mac_i/mul_out_reg_i_20_replica_2
INFO: [Physopt 32-662] Processed net ifm_4[10].  Did not re-place instance ifm_4_reg[10]
INFO: [Physopt 32-662] Processed net genblk1[127].mac_i/A[14].  Did not re-place instance genblk1[127].mac_i/mul_out_reg_i_16
INFO: [Physopt 32-662] Processed net ifm_5[3].  Did not re-place instance ifm_5_reg[3]
INFO: [Physopt 32-662] Processed net genblk1[127].mac_i/A[6]_repN.  Did not re-place instance genblk1[127].mac_i/mul_out_reg_i_24_replica
INFO: [Physopt 32-662] Processed net ifm_4[2]_repN.  Did not re-place instance ifm_4_reg[2]_replica
INFO: [Physopt 32-662] Processed net genblk1[127].mac_i/A[1]_repN_5.  Did not re-place instance genblk1[127].mac_i/mul_out_reg_i_29_replica_5
INFO: [Physopt 32-662] Processed net ifm_4[6].  Did not re-place instance ifm_4_reg[6]
INFO: [Physopt 32-662] Processed net genblk1[127].mac_i/A[10]_repN_1.  Did not re-place instance genblk1[127].mac_i/mul_out_reg_i_20_replica_1
INFO: [Physopt 32-662] Processed net genblk1[127].mac_i/A[13]_repN_4.  Did not re-place instance genblk1[127].mac_i/mul_out_reg_i_17_replica_4
INFO: [Physopt 32-662] Processed net ifm_4[12]_repN_1.  Did not re-place instance ifm_4_reg[12]_replica_1
INFO: [Physopt 32-662] Processed net genblk1[127].mac_i/A[12]_repN_11.  Did not re-place instance genblk1[127].mac_i/mul_out_reg_i_18_replica_11
INFO: [Physopt 32-662] Processed net ifm_4[14].  Did not re-place instance ifm_4_reg[14]
INFO: [Physopt 32-662] Processed net ifm_5[6].  Did not re-place instance ifm_5_reg[6]
INFO: [Physopt 32-662] Processed net genblk1[127].mac_i/A[11]_repN_1.  Did not re-place instance genblk1[127].mac_i/mul_out_reg_i_19_replica_1
INFO: [Physopt 32-662] Processed net ifm_5[11].  Did not re-place instance ifm_5_reg[11]
INFO: [Physopt 32-662] Processed net genblk1[127].mac_i/A[12]_repN_4.  Did not re-place instance genblk1[127].mac_i/mul_out_reg_i_18_replica_4
INFO: [Physopt 32-662] Processed net genblk1[127].mac_i/A[3]_repN_1.  Did not re-place instance genblk1[127].mac_i/mul_out_reg_i_27_replica_1
INFO: [Physopt 32-662] Processed net genblk1[127].mac_i/A[13]_repN_1.  Did not re-place instance genblk1[127].mac_i/mul_out_reg_i_17_replica_1
INFO: [Physopt 32-662] Processed net genblk1[127].mac_i/A[8]_repN_3.  Did not re-place instance genblk1[127].mac_i/mul_out_reg_i_22_replica_3
INFO: [Physopt 32-662] Processed net genblk1[127].mac_i/A[14]_repN_1.  Did not re-place instance genblk1[127].mac_i/mul_out_reg_i_16_replica_1
INFO: [Physopt 32-662] Processed net genblk1[127].mac_i/A[10]_repN.  Did not re-place instance genblk1[127].mac_i/mul_out_reg_i_20_replica
INFO: [Physopt 32-662] Processed net genblk1[127].mac_i/A[8]_repN_4.  Did not re-place instance genblk1[127].mac_i/mul_out_reg_i_22_replica_4
INFO: [Physopt 32-662] Processed net ifm_5[12]_repN.  Did not re-place instance ifm_5_reg[12]_replica
INFO: [Physopt 32-662] Processed net genblk1[127].mac_i/A[12]_repN_5.  Did not re-place instance genblk1[127].mac_i/mul_out_reg_i_18_replica_5
INFO: [Physopt 32-662] Processed net ifm_4[13]_repN.  Did not re-place instance ifm_4_reg[13]_replica
INFO: [Physopt 32-662] Processed net genblk1[127].mac_i/A[2]_repN_4.  Did not re-place instance genblk1[127].mac_i/mul_out_reg_i_28_replica_4
INFO: [Physopt 32-662] Processed net ifm_4[3].  Did not re-place instance ifm_4_reg[3]
INFO: [Physopt 32-662] Processed net ifm_5[9].  Did not re-place instance ifm_5_reg[9]
INFO: [Physopt 32-662] Processed net ifm_4[0].  Did not re-place instance ifm_4_reg[0]
INFO: [Physopt 32-662] Processed net genblk1[127].mac_i/A[8]_repN_1.  Did not re-place instance genblk1[127].mac_i/mul_out_reg_i_22_replica_1
INFO: [Physopt 32-662] Processed net genblk1[127].mac_i/A[13]_repN_5.  Did not re-place instance genblk1[127].mac_i/mul_out_reg_i_17_replica_5
INFO: [Physopt 32-662] Processed net genblk1[127].mac_i/A[2]_repN_7.  Did not re-place instance genblk1[127].mac_i/mul_out_reg_i_28_replica_7
INFO: [Physopt 32-662] Processed net genblk1[127].mac_i/A[6]_repN_3.  Did not re-place instance genblk1[127].mac_i/mul_out_reg_i_24_replica_3
INFO: [Physopt 32-662] Processed net genblk1[127].mac_i/A[0]_repN_4.  Did not re-place instance genblk1[127].mac_i/mul_out_reg_i_30_replica_4
INFO: [Physopt 32-662] Processed net genblk1[127].mac_i/A[9]_repN.  Did not re-place instance genblk1[127].mac_i/mul_out_reg_i_21_replica
INFO: [Physopt 32-662] Processed net ifm_4[8]_repN_1.  Did not re-place instance ifm_4_reg[8]_replica_1
INFO: [Physopt 32-662] Processed net ifm_4[11]_repN_4.  Did not re-place instance ifm_4_reg[11]_replica_4
INFO: [Physopt 32-662] Processed net ifm_5[7].  Did not re-place instance ifm_5_reg[7]
INFO: [Physopt 32-662] Processed net genblk1[127].mac_i/A[7]_repN.  Did not re-place instance genblk1[127].mac_i/mul_out_reg_i_23_replica
INFO: [Physopt 32-662] Processed net genblk1[127].mac_i/A[9]_repN_5.  Did not re-place instance genblk1[127].mac_i/mul_out_reg_i_21_replica_5
INFO: [Physopt 32-662] Processed net ifm_5[0].  Did not re-place instance ifm_5_reg[0]
INFO: [Physopt 32-662] Processed net genblk1[127].mac_i/A[0]_repN_5.  Did not re-place instance genblk1[127].mac_i/mul_out_reg_i_30_replica_5
INFO: [Physopt 32-662] Processed net genblk1[127].mac_i/A[1]_repN.  Did not re-place instance genblk1[127].mac_i/mul_out_reg_i_29_replica
INFO: [Physopt 32-662] Processed net genblk1[127].mac_i/A[11]_repN.  Did not re-place instance genblk1[127].mac_i/mul_out_reg_i_19_replica
INFO: [Physopt 32-662] Processed net genblk1[127].mac_i/A[12]_repN_12.  Did not re-place instance genblk1[127].mac_i/mul_out_reg_i_18_replica_12
INFO: [Physopt 32-662] Processed net ifm_5[14].  Did not re-place instance ifm_5_reg[14]
INFO: [Physopt 32-662] Processed net genblk1[127].mac_i/A[3]_repN.  Did not re-place instance genblk1[127].mac_i/mul_out_reg_i_27_replica
INFO: [Physopt 32-662] Processed net genblk1[127].mac_i/A[4]_repN_8.  Did not re-place instance genblk1[127].mac_i/mul_out_reg_i_26_replica_8
INFO: [Physopt 32-662] Processed net genblk1[127].mac_i/A[7]_repN_2.  Did not re-place instance genblk1[127].mac_i/mul_out_reg_i_23_replica_2
INFO: [Physopt 32-662] Processed net genblk1[127].mac_i/A[2].  Did not re-place instance genblk1[127].mac_i/mul_out_reg_i_28
INFO: [Physopt 32-662] Processed net genblk1[127].mac_i/A[11]_repN_6.  Did not re-place instance genblk1[127].mac_i/mul_out_reg_i_19_replica_6
INFO: [Physopt 32-662] Processed net genblk1[127].mac_i/A[1]_repN_2.  Did not re-place instance genblk1[127].mac_i/mul_out_reg_i_29_replica_2
INFO: [Physopt 32-662] Processed net genblk1[127].mac_i/A[3]_repN_4.  Did not re-place instance genblk1[127].mac_i/mul_out_reg_i_27_replica_4
INFO: [Physopt 32-662] Processed net genblk1[127].mac_i/A[8]_repN_9.  Did not re-place instance genblk1[127].mac_i/mul_out_reg_i_22_replica_9
INFO: [Physopt 32-662] Processed net genblk1[127].mac_i/A[7]_repN_1.  Did not re-place instance genblk1[127].mac_i/mul_out_reg_i_23_replica_1
INFO: [Physopt 32-662] Processed net genblk1[127].mac_i/A[14]_repN.  Did not re-place instance genblk1[127].mac_i/mul_out_reg_i_16_replica
INFO: [Physopt 32-662] Processed net ofm_4[51][0].  Did not re-place instance ofm_4_reg[51][0]
INFO: [Physopt 32-662] Processed net ofm_4[51][1].  Did not re-place instance ofm_4_reg[51][1]
INFO: [Physopt 32-662] Processed net ofm_4[51][2].  Did not re-place instance ofm_4_reg[51][2]
INFO: [Physopt 32-662] Processed net ofm_4[51][3].  Did not re-place instance ofm_4_reg[51][3]
INFO: [Physopt 32-662] Processed net ofm_4[51][4].  Did not re-place instance ofm_4_reg[51][4]
INFO: [Physopt 32-662] Processed net ofm_4[51][5].  Did not re-place instance ofm_4_reg[51][5]
INFO: [Physopt 32-662] Processed net ofm_4[51][6].  Did not re-place instance ofm_4_reg[51][6]
INFO: [Physopt 32-662] Processed net genblk1[127].mac_i/A[7]_repN_7.  Did not re-place instance genblk1[127].mac_i/mul_out_reg_i_23_replica_7
INFO: [Physopt 32-662] Processed net genblk1[127].mac_i/A[4]_repN.  Did not re-place instance genblk1[127].mac_i/mul_out_reg_i_26_replica
INFO: [Physopt 32-662] Processed net genblk1[127].mac_i/A[13]_repN_2.  Did not re-place instance genblk1[127].mac_i/mul_out_reg_i_17_replica_2
INFO: [Physopt 32-662] Processed net genblk1[127].mac_i/A[8]_repN_8.  Did not re-place instance genblk1[127].mac_i/mul_out_reg_i_22_replica_8
INFO: [Physopt 32-662] Processed net genblk1[127].mac_i/A[7]_repN_6.  Did not re-place instance genblk1[127].mac_i/mul_out_reg_i_23_replica_6
INFO: [Physopt 32-662] Processed net genblk1[127].mac_i/A[11]_repN_7.  Did not re-place instance genblk1[127].mac_i/mul_out_reg_i_19_replica_7
INFO: [Physopt 32-662] Processed net genblk1[127].mac_i/A[7]_repN_5.  Did not re-place instance genblk1[127].mac_i/mul_out_reg_i_23_replica_5
INFO: [Physopt 32-662] Processed net genblk1[127].mac_i/A[7]_repN_3.  Did not re-place instance genblk1[127].mac_i/mul_out_reg_i_23_replica_3
INFO: [Physopt 32-662] Processed net genblk1[127].mac_i/A[4]_repN_3.  Did not re-place instance genblk1[127].mac_i/mul_out_reg_i_26_replica_3
INFO: [Physopt 32-662] Processed net ofm_5[118][15]_i_1_n_0.  Did not re-place instance ofm_5[118][15]_i_1
INFO: [Physopt 32-662] Processed net genblk1[127].mac_i/A[2]_repN_2.  Did not re-place instance genblk1[127].mac_i/mul_out_reg_i_28_replica_2
INFO: [Physopt 32-662] Processed net genblk1[127].mac_i/A[9]_repN_1.  Did not re-place instance genblk1[127].mac_i/mul_out_reg_i_21_replica_1
INFO: [Physopt 32-662] Processed net genblk1[127].mac_i/A[13]_repN.  Did not re-place instance genblk1[127].mac_i/mul_out_reg_i_17_replica
INFO: [Physopt 32-662] Processed net genblk1[127].mac_i/A[10]_repN_4.  Did not re-place instance genblk1[127].mac_i/mul_out_reg_i_20_replica_4
INFO: [Physopt 32-662] Processed net genblk1[127].mac_i/A[11]_repN_8.  Did not re-place instance genblk1[127].mac_i/mul_out_reg_i_19_replica_8
INFO: [Physopt 32-662] Processed net genblk1[127].mac_i/A[8]_repN.  Did not re-place instance genblk1[127].mac_i/mul_out_reg_i_22_replica
INFO: [Physopt 32-662] Processed net genblk1[51].mac_i/ofm_4[51][2]_i_20_n_0.  Did not re-place instance genblk1[51].mac_i/ofm_4[51][2]_i_20
INFO: [Physopt 32-662] Processed net genblk1[127].mac_i/A[8]_repN_7.  Did not re-place instance genblk1[127].mac_i/mul_out_reg_i_22_replica_7
INFO: [Physopt 32-662] Processed net genblk1[127].mac_i/A[9]_repN_2.  Did not re-place instance genblk1[127].mac_i/mul_out_reg_i_21_replica_2
INFO: [Physopt 32-662] Processed net fire4_expand_1_en_reg_rep__11_n_0_repN_10.  Did not re-place instance fire4_expand_1_en_reg_rep__11_replica_10
INFO: [Physopt 32-662] Processed net genblk1[127].mac_i/A[7]_repN_10.  Did not re-place instance genblk1[127].mac_i/mul_out_reg_i_23_replica_10
INFO: [Physopt 32-662] Processed net genblk1[127].mac_i/A[9]_repN_3.  Did not re-place instance genblk1[127].mac_i/mul_out_reg_i_21_replica_3
INFO: [Physopt 32-662] Processed net genblk1[127].mac_i/A[7]_repN_9.  Did not re-place instance genblk1[127].mac_i/mul_out_reg_i_23_replica_9
INFO: [Physopt 32-662] Processed net genblk1[127].mac_i/A[12]_repN.  Did not re-place instance genblk1[127].mac_i/mul_out_reg_i_18_replica
INFO: [Physopt 32-662] Processed net genblk1[127].mac_i/A[13]_repN_6.  Did not re-place instance genblk1[127].mac_i/mul_out_reg_i_17_replica_6
INFO: [Physopt 32-662] Processed net genblk1[127].mac_i/A[2]_repN_1.  Did not re-place instance genblk1[127].mac_i/mul_out_reg_i_28_replica_1
INFO: [Physopt 32-662] Processed net genblk1[127].mac_i/A[5]_repN_3.  Did not re-place instance genblk1[127].mac_i/mul_out_reg_i_25_replica_3
INFO: [Physopt 32-662] Processed net genblk1[127].mac_i/A[10].  Did not re-place instance genblk1[127].mac_i/mul_out_reg_i_20
INFO: [Physopt 32-662] Processed net genblk1[127].mac_i/A[10]_repN_5.  Did not re-place instance genblk1[127].mac_i/mul_out_reg_i_20_replica_5
INFO: [Physopt 32-662] Processed net genblk1[127].mac_i/A[8]_repN_6.  Did not re-place instance genblk1[127].mac_i/mul_out_reg_i_22_replica_6
INFO: [Physopt 32-662] Processed net genblk1[127].mac_i/A[2]_repN.  Did not re-place instance genblk1[127].mac_i/mul_out_reg_i_28_replica
INFO: [Physopt 32-662] Processed net genblk1[127].mac_i/A[6]_repN_5.  Did not re-place instance genblk1[127].mac_i/mul_out_reg_i_24_replica_5
INFO: [Physopt 32-662] Processed net genblk1[127].mac_i/A[12]_repN_3.  Did not re-place instance genblk1[127].mac_i/mul_out_reg_i_18_replica_3
INFO: [Physopt 32-662] Processed net genblk1[127].mac_i/A[4]_repN_1.  Did not re-place instance genblk1[127].mac_i/mul_out_reg_i_26_replica_1
INFO: [Physopt 32-662] Processed net genblk1[127].mac_i/A[0]_repN.  Did not re-place instance genblk1[127].mac_i/mul_out_reg_i_30_replica
INFO: [Physopt 32-662] Processed net genblk1[127].mac_i/A[8]_repN_2.  Did not re-place instance genblk1[127].mac_i/mul_out_reg_i_22_replica_2
INFO: [Physopt 32-662] Processed net genblk1[127].mac_i/A[0]_repN_1.  Did not re-place instance genblk1[127].mac_i/mul_out_reg_i_30_replica_1
INFO: [Physopt 32-662] Processed net genblk1[127].mac_i/A[11]_repN_5.  Did not re-place instance genblk1[127].mac_i/mul_out_reg_i_19_replica_5
INFO: [Physopt 32-662] Processed net genblk1[127].mac_i/A[0]_repN_3.  Did not re-place instance genblk1[127].mac_i/mul_out_reg_i_30_replica_3
INFO: [Physopt 32-662] Processed net genblk1[127].mac_i/A[6]_repN_7.  Did not re-place instance genblk1[127].mac_i/mul_out_reg_i_24_replica_7
INFO: [Physopt 32-662] Processed net genblk1[127].mac_i/A[6]_repN_2.  Did not re-place instance genblk1[127].mac_i/mul_out_reg_i_24_replica_2
INFO: [Physopt 32-662] Processed net genblk1[127].mac_i/A[1]_repN_3.  Did not re-place instance genblk1[127].mac_i/mul_out_reg_i_29_replica_3
INFO: [Physopt 32-662] Processed net genblk1[127].mac_i/A[12]_repN_9.  Did not re-place instance genblk1[127].mac_i/mul_out_reg_i_18_replica_9
INFO: [Physopt 32-662] Processed net genblk1[127].mac_i/A[1]_repN_8.  Did not re-place instance genblk1[127].mac_i/mul_out_reg_i_29_replica_8
INFO: [Physopt 32-661] Optimized 68 nets.  Re-placed 68 instances.
INFO: [Physopt 32-775] End 1 Pass. Optimized 68 nets or cells. Created 0 new cell, deleted 0 existing cell and moved 68 existing cells
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-1.103 | TNS=-3375.111 |
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2816.410 ; gain = 0.000 ; free physical = 197 ; free virtual = 2170
Phase 14 Placement Based Optimization | Checksum: 113934ea5

Time (s): cpu = 00:38:01 ; elapsed = 00:31:50 . Memory (MB): peak = 2816.410 ; gain = 0.000 ; free physical = 197 ; free virtual = 2170

Phase 15 MultiInst Placement Optimization
INFO: [Physopt 32-660] Identified 100 candidate nets for placement-based optimization.
INFO: [Physopt 32-662] Processed net ifm_4[15].  Did not re-place instance ifm_4_reg[15]/Q
INFO: [Physopt 32-662] Processed net ifm_5[15].  Did not re-place instance ifm_5_reg[15]/Q
INFO: [Physopt 32-662] Processed net ifm_4[10].  Did not re-place instance ifm_4_reg[10]/Q
INFO: [Physopt 32-662] Processed net ifm_4[2]_repN.  Did not re-place instance ifm_4_reg[2]_replica/Q
INFO: [Physopt 32-662] Processed net ifm_4[6].  Did not re-place instance ifm_4_reg[6]/Q
INFO: [Physopt 32-662] Processed net ifm_5[5]_repN_1.  Did not re-place instance ifm_5_reg[5]_replica_1/Q
INFO: [Physopt 32-662] Processed net ifm_5[4].  Did not re-place instance ifm_5_reg[4]/Q
INFO: [Physopt 32-662] Processed net ifm_4[9]_repN.  Did not re-place instance ifm_4_reg[9]_replica/Q
INFO: [Physopt 32-662] Processed net ifm_4[14].  Did not re-place instance ifm_4_reg[14]/Q
INFO: [Physopt 32-662] Processed net ifm_5[13].  Did not re-place instance ifm_5_reg[13]/Q
INFO: [Physopt 32-662] Processed net ifm_4[7]_repN_3.  Did not re-place instance ifm_4_reg[7]_replica_3/Q
INFO: [Physopt 32-662] Processed net ifm_5[3].  Did not re-place instance ifm_5_reg[3]/Q
INFO: [Physopt 32-662] Processed net ifm_4[4]_repN.  Did not re-place instance ifm_4_reg[4]_replica/Q
INFO: [Physopt 32-662] Processed net ifm_5[12]_repN.  Did not re-place instance ifm_5_reg[12]_replica/Q
INFO: [Physopt 32-662] Processed net ifm_4[13]_repN.  Did not re-place instance ifm_4_reg[13]_replica/Q
INFO: [Physopt 32-662] Processed net ifm_4[3].  Did not re-place instance ifm_4_reg[3]/Q
INFO: [Physopt 32-662] Processed net ifm_5[9].  Did not re-place instance ifm_5_reg[9]/Q
INFO: [Physopt 32-662] Processed net ifm_4[0].  Did not re-place instance ifm_4_reg[0]/Q
INFO: [Physopt 32-662] Processed net ifm_5[6].  Did not re-place instance ifm_5_reg[6]/Q
INFO: [Physopt 32-662] Processed net ifm_4[8]_repN_1.  Did not re-place instance ifm_4_reg[8]_replica_1/Q
INFO: [Physopt 32-662] Processed net ifm_4[11]_repN_4.  Did not re-place instance ifm_4_reg[11]_replica_4/Q
INFO: [Physopt 32-662] Processed net ifm_5[0].  Did not re-place instance ifm_5_reg[0]/Q
INFO: [Physopt 32-662] Processed net ifm_5[14].  Did not re-place instance ifm_5_reg[14]/Q
INFO: [Physopt 32-661] Optimized 4 nets.  Re-placed 9 instances.
INFO: [Physopt 32-775] End 1 Pass. Optimized 4 nets or cells. Created 0 new cell, deleted 0 existing cell and moved 9 existing cells
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-1.103 | TNS=-3381.790 |
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 2816.410 ; gain = 0.000 ; free physical = 486 ; free virtual = 2460
Phase 15 MultiInst Placement Optimization | Checksum: 171947812

Time (s): cpu = 00:44:48 ; elapsed = 00:35:06 . Memory (MB): peak = 2816.410 ; gain = 0.000 ; free physical = 486 ; free virtual = 2460

Phase 16 Rewire
INFO: [Physopt 32-246] Starting Signal Push optimization...
INFO: [Physopt 32-241] No nets found for rewiring () optimization.
INFO: [Physopt 32-232] Optimized 0 net. Created 0 new instance.
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2816.410 ; gain = 0.000 ; free physical = 486 ; free virtual = 2460
Phase 16 Rewire | Checksum: 171947812

Time (s): cpu = 00:44:49 ; elapsed = 00:35:06 . Memory (MB): peak = 2816.410 ; gain = 0.000 ; free physical = 486 ; free virtual = 2460

Phase 17 Critical Cell Optimization
INFO: [Physopt 32-46] Identified 30 candidate nets for critical-cell optimization.
INFO: [Physopt 32-81] Processed net genblk1[127].mac_i/A[1]_repN_4. Replicated 2 times.
INFO: [Physopt 32-81] Processed net genblk1[127].mac_i/A[6]_repN. Replicated 2 times.
INFO: [Physopt 32-81] Processed net genblk1[127].mac_i/A[13]_repN_4. Replicated 1 times.
INFO: [Physopt 32-572] Net genblk1[127].mac_i/A[10]_repN was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-81] Processed net ifm_4[10]. Replicated 4 times.
INFO: [Physopt 32-572] Net genblk1[127].mac_i/A[4]_repN_4 was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-81] Processed net genblk1[127].mac_i/A[5]_repN_1. Replicated 1 times.
INFO: [Physopt 32-81] Processed net genblk1[127].mac_i/A[3]_repN_1. Replicated 1 times.
INFO: [Physopt 32-81] Processed net ifm_4[5]_repN. Replicated 2 times.
INFO: [Physopt 32-81] Processed net genblk1[127].mac_i/A[10]_repN_3. Replicated 1 times.
INFO: [Physopt 32-572] Net genblk1[127].mac_i/A[2]_repN_3 was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-81] Processed net ifm_4[2]_repN. Replicated 4 times.
INFO: [Physopt 32-81] Processed net ifm_5[1]. Replicated 10 times.
INFO: [Physopt 32-81] Processed net genblk1[127].mac_i/A[9]_repN_4. Replicated 2 times.
INFO: [Physopt 32-572] Net genblk1[127].mac_i/A[2]_repN_6 was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-572] Net genblk1[127].mac_i/A[10]_repN_2 was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-81] Processed net ifm_5[5]_repN_1. Replicated 2 times.
INFO: [Physopt 32-81] Processed net ifm_4[1]_repN. Replicated 7 times.
INFO: [Physopt 32-572] Net genblk1[127].mac_i/A[11]_repN_1 was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-81] Processed net genblk1[127].mac_i/A[7]_repN_4. Replicated 2 times.
INFO: [Physopt 32-572] Net genblk1[127].mac_i/A[8]_repN_4 was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-572] Net genblk1[127].mac_i/A[10]_repN_1 was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-81] Processed net ifm_5[2]. Replicated 8 times.
INFO: [Physopt 32-81] Processed net ifm_5[4]. Replicated 5 times.
INFO: [Physopt 32-81] Processed net genblk1[127].mac_i/A[13]_repN_5. Replicated 1 times.
INFO: [Physopt 32-81] Processed net ifm_5[13]. Replicated 6 times.
INFO: [Physopt 32-81] Processed net genblk1[127].mac_i/A[12]_repN_4. Replicated 1 times.
INFO: [Physopt 32-81] Processed net ifm_4[12]_repN_1. Replicated 4 times.
INFO: [Physopt 32-81] Processed net ifm_4[7]_repN_3. Replicated 2 times.
INFO: [Physopt 32-81] Processed net ifm_5[3]. Replicated 8 times.
INFO: [Common 17-14] Message 'Physopt 32-81' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Physopt 32-232] Optimized 22 nets. Created 76 new instances.
INFO: [Physopt 32-775] End 1 Pass. Optimized 22 nets or cells. Created 76 new cells, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-1.103 | TNS=-3324.872 |
Netlist sorting complete. Time (s): cpu = 00:00:00.07 ; elapsed = 00:00:00.08 . Memory (MB): peak = 2816.410 ; gain = 0.000 ; free physical = 485 ; free virtual = 2459
Phase 17 Critical Cell Optimization | Checksum: baa15680

Time (s): cpu = 00:48:52 ; elapsed = 00:37:02 . Memory (MB): peak = 2816.410 ; gain = 0.000 ; free physical = 485 ; free virtual = 2459

Phase 18 DSP Register Optimization
INFO: [Physopt 32-457] Pass 1. Identified 36 candidate cells for DSP register optimization.
INFO: [Physopt 32-665] Processed cell genblk1[62].mac_i/mul_out_reg. 15 registers were pushed out.
INFO: [Physopt 32-665] Processed cell genblk1[84].mac_i/mul_out_reg. 14 registers were pushed out.
INFO: [Physopt 32-665] Processed cell genblk1[55].mac_i/mul_out_reg. 14 registers were pushed out.
INFO: [Physopt 32-665] Processed cell genblk1[101].mac_i/mul_out_reg. 14 registers were pushed out.
INFO: [Physopt 32-665] Processed cell genblk1[124].mac_i/mul_out_reg. 13 registers were pushed out.
INFO: [Physopt 32-665] Processed cell genblk1[106].mac_i/mul_out_reg. 14 registers were pushed out.
INFO: [Physopt 32-665] Processed cell genblk1[36].mac_i/mul_out_reg. 14 registers were pushed out.
INFO: [Physopt 32-665] Processed cell genblk1[118].mac_i/mul_out_reg. 14 registers were pushed out.
INFO: [Physopt 32-665] Processed cell genblk1[13].mac_i/mul_out_reg. 15 registers were pushed out.
INFO: [Physopt 32-665] Processed cell genblk1[81].mac_i/mul_out_reg. 13 registers were pushed out.
INFO: [Physopt 32-665] Processed cell genblk1[87].mac_i/mul_out_reg. 14 registers were pushed out.
INFO: [Physopt 32-665] Processed cell genblk1[4].mac_i/mul_out_reg. 14 registers were pushed out.
INFO: [Physopt 32-665] Processed cell genblk1[115].mac_i/mul_out_reg. 14 registers were pushed out.
INFO: [Physopt 32-665] Processed cell genblk1[9].mac_i/mul_out_reg. 13 registers were pushed out.
INFO: [Physopt 32-665] Processed cell genblk1[56].mac_i/mul_out_reg. 14 registers were pushed out.
INFO: [Physopt 32-665] Processed cell genblk1[119].mac_i/mul_out_reg. 13 registers were pushed out.
INFO: [Physopt 32-665] Processed cell genblk1[33].mac_i/mul_out_reg. 14 registers were pushed out.
INFO: [Physopt 32-665] Processed cell genblk1[34].mac_i/mul_out_reg. 13 registers were pushed out.
INFO: [Physopt 32-665] Processed cell genblk1[122].mac_i/mul_out_reg. 14 registers were pushed out.
INFO: [Physopt 32-665] Processed cell genblk1[3].mac_i/mul_out_reg. 13 registers were pushed out.
INFO: [Physopt 32-665] Processed cell genblk1[5].mac_i/mul_out_reg. 14 registers were pushed out.
INFO: [Physopt 32-665] Processed cell genblk1[95].mac_i/mul_out_reg. 14 registers were pushed out.
INFO: [Physopt 32-665] Processed cell genblk1[49].mac_i/mul_out_reg. 14 registers were pushed out.
INFO: [Physopt 32-665] Processed cell genblk1[67].mac_i/mul_out_reg. 14 registers were pushed out.
INFO: [Physopt 32-665] Processed cell genblk1[77].mac_i/mul_out_reg. 14 registers were pushed out.
INFO: [Physopt 32-665] Processed cell genblk1[116].mac_i/mul_out_reg. 14 registers were pushed out.
INFO: [Physopt 32-665] Processed cell genblk1[105].mac_i/mul_out_reg. 14 registers were pushed out.
INFO: [Physopt 32-665] Processed cell genblk1[52].mac_i/mul_out_reg. 14 registers were pushed out.
INFO: [Physopt 32-665] Processed cell genblk1[93].mac_i/mul_out_reg. 14 registers were pushed out.
INFO: [Physopt 32-665] Processed cell genblk1[104].mac_i/mul_out_reg. 14 registers were pushed out.
INFO: [Physopt 32-665] Processed cell genblk1[108].mac_i/mul_out_reg. 13 registers were pushed out.
INFO: [Physopt 32-665] Processed cell genblk1[26].mac_i/mul_out_reg. 13 registers were pushed out.
INFO: [Physopt 32-665] Processed cell genblk1[14].mac_i/mul_out_reg. 13 registers were pushed out.
INFO: [Physopt 32-665] Processed cell genblk1[83].mac_i/mul_out_reg. 14 registers were pushed out.
INFO: [Physopt 32-665] Processed cell genblk1[6].mac_i/mul_out_reg. 14 registers were pushed out.
INFO: [Physopt 32-665] Processed cell genblk1[99].mac_i/mul_out_reg. 14 registers were pushed out.
INFO: [Physopt 32-775] End 1 Pass. Optimized 36 nets or cells. Created 497 new cells, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-1.103 | TNS=-3266.492 |
Netlist sorting complete. Time (s): cpu = 00:00:00.03 ; elapsed = 00:00:00.04 . Memory (MB): peak = 2816.410 ; gain = 0.000 ; free physical = 475 ; free virtual = 2449
Phase 18 DSP Register Optimization | Checksum: 164910192

Time (s): cpu = 00:56:22 ; elapsed = 00:40:05 . Memory (MB): peak = 2816.410 ; gain = 0.000 ; free physical = 475 ; free virtual = 2449

Phase 19 BRAM Register Optimization
INFO: [Physopt 32-526] No candidate cells for BRAM register optimization found in the design
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Phase 19 BRAM Register Optimization | Checksum: 164910192

Time (s): cpu = 00:56:22 ; elapsed = 00:40:05 . Memory (MB): peak = 2816.410 ; gain = 0.000 ; free physical = 475 ; free virtual = 2449

Phase 20 URAM Register Optimization
INFO: [Physopt 32-846] No candidate cells for URAM register optimization found in the design
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Phase 20 URAM Register Optimization | Checksum: 164910192

Time (s): cpu = 00:56:22 ; elapsed = 00:40:05 . Memory (MB): peak = 2816.410 ; gain = 0.000 ; free physical = 475 ; free virtual = 2449

Phase 21 Shift Register Optimization
INFO: [Physopt 32-677] No candidate cells for Shift Register optimization found in the design
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Phase 21 Shift Register Optimization | Checksum: 164910192

Time (s): cpu = 00:56:22 ; elapsed = 00:40:05 . Memory (MB): peak = 2816.410 ; gain = 0.000 ; free physical = 475 ; free virtual = 2449

Phase 22 DSP Register Optimization
INFO: [Physopt 32-456] No candidate cells for DSP register optimization found in the design.
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Phase 22 DSP Register Optimization | Checksum: 164910192

Time (s): cpu = 00:56:22 ; elapsed = 00:40:05 . Memory (MB): peak = 2816.410 ; gain = 0.000 ; free physical = 475 ; free virtual = 2449

Phase 23 BRAM Register Optimization
INFO: [Physopt 32-526] No candidate cells for BRAM register optimization found in the design
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Phase 23 BRAM Register Optimization | Checksum: 164910192

Time (s): cpu = 00:56:22 ; elapsed = 00:40:05 . Memory (MB): peak = 2816.410 ; gain = 0.000 ; free physical = 475 ; free virtual = 2449

Phase 24 URAM Register Optimization
INFO: [Physopt 32-846] No candidate cells for URAM register optimization found in the design
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Phase 24 URAM Register Optimization | Checksum: 164910192

Time (s): cpu = 00:56:22 ; elapsed = 00:40:05 . Memory (MB): peak = 2816.410 ; gain = 0.000 ; free physical = 475 ; free virtual = 2449

Phase 25 Shift Register Optimization
INFO: [Physopt 32-677] No candidate cells for Shift Register optimization found in the design
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Phase 25 Shift Register Optimization | Checksum: 164910192

Time (s): cpu = 00:56:22 ; elapsed = 00:40:05 . Memory (MB): peak = 2816.410 ; gain = 0.000 ; free physical = 475 ; free virtual = 2449

Phase 26 Critical Pin Optimization
INFO: [Physopt 32-606] Identified 12 candidate nets for critical-pin optimization.
INFO: [Physopt 32-608] Optimized 0 net.  Swapped 0 pin.
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2816.410 ; gain = 0.000 ; free physical = 475 ; free virtual = 2449
Phase 26 Critical Pin Optimization | Checksum: 164910192

Time (s): cpu = 00:56:23 ; elapsed = 00:40:05 . Memory (MB): peak = 2816.410 ; gain = 0.000 ; free physical = 475 ; free virtual = 2449

Phase 27 Very High Fanout Optimization
INFO: [Physopt 32-76] Pass 1. Identified 1 candidate net for fanout optimization.
INFO: [Physopt 32-572] Net genblk1[127].mac_i/A[15] was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-232] Optimized 0 net. Created 0 new instance.
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Netlist sorting complete. Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.02 . Memory (MB): peak = 2816.410 ; gain = 0.000 ; free physical = 473 ; free virtual = 2448
Phase 27 Very High Fanout Optimization | Checksum: 178f10761

Time (s): cpu = 00:56:35 ; elapsed = 00:40:12 . Memory (MB): peak = 2816.410 ; gain = 0.000 ; free physical = 473 ; free virtual = 2448

Phase 28 Placement Based Optimization
INFO: [Physopt 32-660] Identified 174 candidate nets for placement-based optimization.
INFO: [Physopt 32-662] Processed net genblk1[127].mac_i/A[15].  Did not re-place instance genblk1[127].mac_i/mul_out_reg_i_15
INFO: [Physopt 32-662] Processed net ifm_4[15].  Did not re-place instance ifm_4_reg[15]
INFO: [Physopt 32-662] Processed net fire4_expand_1_en_reg_rep__11_n_0_repN_2.  Did not re-place instance fire4_expand_1_en_reg_rep__11_replica_2
INFO: [Physopt 32-662] Processed net ifm_5[15].  Did not re-place instance ifm_5_reg[15]
INFO: [Physopt 32-662] Processed net genblk1[127].mac_i/A[6]_repN_9.  Did not re-place instance genblk1[127].mac_i/mul_out_reg_i_24_replica_9
INFO: [Physopt 32-662] Processed net genblk1[127].mac_i/A[0].  Did not re-place instance genblk1[127].mac_i/mul_out_reg_i_30
INFO: [Physopt 32-662] Processed net ifm_4[12]_repN_7.  Did not re-place instance ifm_4_reg[12]_replica_7
INFO: [Physopt 32-662] Processed net ifm_5[12]_repN.  Did not re-place instance ifm_5_reg[12]_replica
INFO: [Physopt 32-662] Processed net ifm_4[13]_repN.  Did not re-place instance ifm_4_reg[13]_replica
INFO: [Physopt 32-662] Processed net genblk1[127].mac_i/A[14].  Did not re-place instance genblk1[127].mac_i/mul_out_reg_i_16
INFO: [Physopt 32-662] Processed net genblk1[127].mac_i/A[11]_repN_1.  Did not re-place instance genblk1[127].mac_i/mul_out_reg_i_19_replica_1
INFO: [Physopt 32-662] Processed net genblk1[127].mac_i/A[6]_repN.  Did not re-place instance genblk1[127].mac_i/mul_out_reg_i_24_replica
INFO: [Physopt 32-662] Processed net genblk1[127].mac_i/A[9]_repN_6.  Did not re-place instance genblk1[127].mac_i/mul_out_reg_i_21_replica_6
INFO: [Physopt 32-662] Processed net ifm_4[14].  Did not re-place instance ifm_4_reg[14]
INFO: [Physopt 32-662] Processed net genblk1[127].mac_i/A[7]_repN_14.  Did not re-place instance genblk1[127].mac_i/mul_out_reg_i_23_replica_14
INFO: [Physopt 32-662] Processed net genblk1[127].mac_i/A[3]_repN_8.  Did not re-place instance genblk1[127].mac_i/mul_out_reg_i_27_replica_8
INFO: [Physopt 32-662] Processed net genblk1[127].mac_i/A[13]_repN_4.  Did not re-place instance genblk1[127].mac_i/mul_out_reg_i_17_replica_4
INFO: [Physopt 32-662] Processed net genblk1[127].mac_i/A[10]_repN_2.  Did not re-place instance genblk1[127].mac_i/mul_out_reg_i_20_replica_2
INFO: [Physopt 32-662] Processed net genblk1[127].mac_i/A[14]_repN_1.  Did not re-place instance genblk1[127].mac_i/mul_out_reg_i_16_replica_1
INFO: [Physopt 32-662] Processed net ifm_4[10]_repN_2.  Did not re-place instance ifm_4_reg[10]_replica_2
INFO: [Physopt 32-662] Processed net genblk1[127].mac_i/A[13]_repN.  Did not re-place instance genblk1[127].mac_i/mul_out_reg_i_17_replica
INFO: [Physopt 32-662] Processed net genblk1[127].mac_i/A[9]_repN_3.  Did not re-place instance genblk1[127].mac_i/mul_out_reg_i_21_replica_3
INFO: [Physopt 32-662] Processed net genblk1[127].mac_i/A[9]_repN_2.  Did not re-place instance genblk1[127].mac_i/mul_out_reg_i_21_replica_2
INFO: [Physopt 32-662] Processed net ifm_4[9]_repN.  Did not re-place instance ifm_4_reg[9]_replica
INFO: [Physopt 32-662] Processed net ifm_5[10].  Did not re-place instance ifm_5_reg[10]
INFO: [Physopt 32-662] Processed net genblk1[127].mac_i/A[12]_repN.  Did not re-place instance genblk1[127].mac_i/mul_out_reg_i_18_replica
INFO: [Physopt 32-662] Processed net genblk1[127].mac_i/A[7]_repN_3.  Did not re-place instance genblk1[127].mac_i/mul_out_reg_i_23_replica_3
INFO: [Physopt 32-662] Processed net ifm_4[0].  Did not re-place instance ifm_4_reg[0]
INFO: [Physopt 32-662] Processed net genblk1[127].mac_i/A[7]_repN_4.  Did not re-place instance genblk1[127].mac_i/mul_out_reg_i_23_replica_4
INFO: [Physopt 32-662] Processed net genblk1[127].mac_i/A[1]_repN_5.  Did not re-place instance genblk1[127].mac_i/mul_out_reg_i_29_replica_5
INFO: [Physopt 32-662] Processed net genblk1[127].mac_i/A[6]_repN_3.  Did not re-place instance genblk1[127].mac_i/mul_out_reg_i_24_replica_3
INFO: [Physopt 32-662] Processed net genblk1[127].mac_i/A[9]_repN.  Did not re-place instance genblk1[127].mac_i/mul_out_reg_i_21_replica
INFO: [Physopt 32-662] Processed net genblk1[127].mac_i/A[6]_repN_1.  Did not re-place instance genblk1[127].mac_i/mul_out_reg_i_24_replica_1
INFO: [Physopt 32-662] Processed net ifm_5[7].  Did not re-place instance ifm_5_reg[7]
INFO: [Physopt 32-662] Processed net genblk1[127].mac_i/A[7]_repN.  Did not re-place instance genblk1[127].mac_i/mul_out_reg_i_23_replica
INFO: [Physopt 32-662] Processed net genblk1[127].mac_i/A[0]_repN_4.  Did not re-place instance genblk1[127].mac_i/mul_out_reg_i_30_replica_4
INFO: [Physopt 32-662] Processed net ifm_5[13]_repN_1.  Did not re-place instance ifm_5_reg[13]_replica_1
INFO: [Physopt 32-662] Processed net ifm_4[8]_repN_1.  Did not re-place instance ifm_4_reg[8]_replica_1
INFO: [Physopt 32-662] Processed net ifm_4[11]_repN_4.  Did not re-place instance ifm_4_reg[11]_replica_4
INFO: [Physopt 32-662] Processed net genblk1[127].mac_i/A[12]_repN_3.  Did not re-place instance genblk1[127].mac_i/mul_out_reg_i_18_replica_3
INFO: [Physopt 32-662] Processed net genblk1[127].mac_i/A[13]_repN_5.  Did not re-place instance genblk1[127].mac_i/mul_out_reg_i_17_replica_5
INFO: [Physopt 32-662] Processed net ifm_5[0].  Did not re-place instance ifm_5_reg[0]
INFO: [Physopt 32-662] Processed net genblk1[127].mac_i/A[0]_repN_5.  Did not re-place instance genblk1[127].mac_i/mul_out_reg_i_30_replica_5
INFO: [Physopt 32-662] Processed net genblk1[127].mac_i/A[12]_repN_12.  Did not re-place instance genblk1[127].mac_i/mul_out_reg_i_18_replica_12
INFO: [Physopt 32-662] Processed net genblk1[127].mac_i/A[8]_repN_2.  Did not re-place instance genblk1[127].mac_i/mul_out_reg_i_22_replica_2
INFO: [Physopt 32-662] Processed net ifm_5[11].  Did not re-place instance ifm_5_reg[11]
INFO: [Physopt 32-662] Processed net genblk1[127].mac_i/A[11]_repN.  Did not re-place instance genblk1[127].mac_i/mul_out_reg_i_19_replica
INFO: [Physopt 32-662] Processed net ofm_5[51][15].  Did not re-place instance ofm_5_reg[51][15]
INFO: [Physopt 32-662] Processed net ofm_5[51][7].  Did not re-place instance ofm_5_reg[51][7]
INFO: [Physopt 32-662] Processed net ofm_5[51][8].  Did not re-place instance ofm_5_reg[51][8]
INFO: [Physopt 32-662] Processed net ofm_5[51][9].  Did not re-place instance ofm_5_reg[51][9]
INFO: [Physopt 32-662] Processed net ifm_5[14].  Did not re-place instance ifm_5_reg[14]
INFO: [Physopt 32-662] Processed net genblk1[127].mac_i/A[8]_repN_5.  Did not re-place instance genblk1[127].mac_i/mul_out_reg_i_22_replica_5
INFO: [Physopt 32-662] Processed net genblk1[127].mac_i/A[1]_repN_2.  Did not re-place instance genblk1[127].mac_i/mul_out_reg_i_29_replica_2
INFO: [Physopt 32-662] Processed net genblk1[127].mac_i/A[1]_repN_3.  Did not re-place instance genblk1[127].mac_i/mul_out_reg_i_29_replica_3
INFO: [Physopt 32-662] Processed net genblk1[127].mac_i/A[11]_repN_3.  Did not re-place instance genblk1[127].mac_i/mul_out_reg_i_19_replica_3
INFO: [Physopt 32-662] Processed net genblk1[127].mac_i/A[9]_repN_7.  Did not re-place instance genblk1[127].mac_i/mul_out_reg_i_21_replica_7
INFO: [Physopt 32-662] Processed net genblk1[127].mac_i/A[11]_repN_2.  Did not re-place instance genblk1[127].mac_i/mul_out_reg_i_19_replica_2
INFO: [Physopt 32-662] Processed net genblk1[127].mac_i/A[7]_repN_2.  Did not re-place instance genblk1[127].mac_i/mul_out_reg_i_23_replica_2
INFO: [Physopt 32-662] Processed net genblk1[127].mac_i/A[8]_repN_1.  Did not re-place instance genblk1[127].mac_i/mul_out_reg_i_22_replica_1
INFO: [Physopt 32-662] Processed net genblk1[127].mac_i/A[3]_repN_4.  Did not re-place instance genblk1[127].mac_i/mul_out_reg_i_27_replica_4
INFO: [Physopt 32-662] Processed net genblk1[127].mac_i/A[11]_repN_7.  Did not re-place instance genblk1[127].mac_i/mul_out_reg_i_19_replica_7
INFO: [Physopt 32-662] Processed net genblk1[127].mac_i/A[11]_repN_6.  Did not re-place instance genblk1[127].mac_i/mul_out_reg_i_19_replica_6
INFO: [Physopt 32-662] Processed net genblk1[127].mac_i/A[7]_repN_1.  Did not re-place instance genblk1[127].mac_i/mul_out_reg_i_23_replica_1
INFO: [Physopt 32-662] Processed net genblk1[127].mac_i/A[6]_repN_4.  Did not re-place instance genblk1[127].mac_i/mul_out_reg_i_24_replica_4
INFO: [Physopt 32-662] Processed net genblk1[127].mac_i/A[2].  Did not re-place instance genblk1[127].mac_i/mul_out_reg_i_28
INFO: [Physopt 32-662] Processed net genblk1[127].mac_i/A[7]_repN_15.  Did not re-place instance genblk1[127].mac_i/mul_out_reg_i_23_replica_15
INFO: [Physopt 32-662] Processed net genblk1[127].mac_i/A[7]_repN_6.  Did not re-place instance genblk1[127].mac_i/mul_out_reg_i_23_replica_6
INFO: [Physopt 32-662] Processed net genblk1[51].mac_i/ofm_4[51][2]_i_20_n_0.  Did not re-place instance genblk1[51].mac_i/ofm_4[51][2]_i_20
INFO: [Physopt 32-662] Processed net genblk1[127].mac_i/A[8]_repN_8.  Did not re-place instance genblk1[127].mac_i/mul_out_reg_i_22_replica_8
INFO: [Physopt 32-662] Processed net genblk1[127].mac_i/A[1]_repN_11.  Did not re-place instance genblk1[127].mac_i/mul_out_reg_i_29_replica_11
INFO: [Physopt 32-662] Processed net genblk1[127].mac_i/A[7]_repN_5.  Did not re-place instance genblk1[127].mac_i/mul_out_reg_i_23_replica_5
INFO: [Physopt 32-662] Processed net genblk1[127].mac_i/A[1]_repN_9.  Did not re-place instance genblk1[127].mac_i/mul_out_reg_i_29_replica_9
INFO: [Physopt 32-662] Processed net genblk1[127].mac_i/A[12]_repN_9.  Did not re-place instance genblk1[127].mac_i/mul_out_reg_i_18_replica_9
INFO: [Physopt 32-662] Processed net ifm_5[3]_repN_2.  Did not re-place instance ifm_5_reg[3]_replica_2
INFO: [Physopt 32-662] Processed net genblk1[127].mac_i/A[11]_repN_8.  Did not re-place instance genblk1[127].mac_i/mul_out_reg_i_19_replica_8
INFO: [Physopt 32-662] Processed net genblk1[127].mac_i/A[10].  Did not re-place instance genblk1[127].mac_i/mul_out_reg_i_20
INFO: [Physopt 32-662] Processed net genblk1[127].mac_i/A[7]_repN_10.  Did not re-place instance genblk1[127].mac_i/mul_out_reg_i_23_replica_10
INFO: [Physopt 32-662] Processed net genblk1[127].mac_i/A[7]_repN_9.  Did not re-place instance genblk1[127].mac_i/mul_out_reg_i_23_replica_9
INFO: [Physopt 32-662] Processed net genblk1[127].mac_i/A[2]_repN_1.  Did not re-place instance genblk1[127].mac_i/mul_out_reg_i_28_replica_1
INFO: [Physopt 32-662] Processed net genblk1[127].mac_i/A[6]_repN_5.  Did not re-place instance genblk1[127].mac_i/mul_out_reg_i_24_replica_5
INFO: [Physopt 32-662] Processed net genblk1[127].mac_i/A[14]_repN_2.  Did not re-place instance genblk1[127].mac_i/mul_out_reg_i_16_replica_2
INFO: [Physopt 32-662] Processed net genblk1[127].mac_i/A[8]_repN_3.  Did not re-place instance genblk1[127].mac_i/mul_out_reg_i_22_replica_3
INFO: [Physopt 32-662] Processed net genblk1[127].mac_i/A[10]_repN_1.  Did not re-place instance genblk1[127].mac_i/mul_out_reg_i_20_replica_1
INFO: [Physopt 32-662] Processed net genblk1[127].mac_i/A[11]_repN_4.  Did not re-place instance genblk1[127].mac_i/mul_out_reg_i_19_replica_4
INFO: [Physopt 32-662] Processed net genblk1[127].mac_i/A[14]_repN_3.  Did not re-place instance genblk1[127].mac_i/mul_out_reg_i_16_replica_3
INFO: [Physopt 32-662] Processed net genblk1[127].mac_i/A[13].  Did not re-place instance genblk1[127].mac_i/mul_out_reg_i_17
INFO: [Physopt 32-662] Processed net genblk1[127].mac_i/A[5].  Did not re-place instance genblk1[127].mac_i/mul_out_reg_i_25
INFO: [Physopt 32-662] Processed net genblk1[127].mac_i/A[2]_repN.  Did not re-place instance genblk1[127].mac_i/mul_out_reg_i_28_replica
INFO: [Physopt 32-662] Processed net ifm_4[9].  Did not re-place instance ifm_4_reg[9]
INFO: [Physopt 32-662] Processed net genblk1[127].mac_i/A[11]_repN_5.  Did not re-place instance genblk1[127].mac_i/mul_out_reg_i_19_replica_5
INFO: [Physopt 32-662] Processed net genblk1[127].mac_i/A[8]_repN.  Did not re-place instance genblk1[127].mac_i/mul_out_reg_i_22_replica
INFO: [Physopt 32-662] Processed net genblk1[127].mac_i/A[0]_repN_3.  Did not re-place instance genblk1[127].mac_i/mul_out_reg_i_30_replica_3
INFO: [Physopt 32-662] Processed net genblk1[127].mac_i/A[0]_repN.  Did not re-place instance genblk1[127].mac_i/mul_out_reg_i_30_replica
INFO: [Physopt 32-662] Processed net genblk1[127].mac_i/A[3]_repN_2.  Did not re-place instance genblk1[127].mac_i/mul_out_reg_i_27_replica_2
INFO: [Physopt 32-662] Processed net genblk1[127].mac_i/A[3]_repN_3.  Did not re-place instance genblk1[127].mac_i/mul_out_reg_i_27_replica_3
INFO: [Physopt 32-662] Processed net genblk1[127].mac_i/A[10]_repN_5.  Did not re-place instance genblk1[127].mac_i/mul_out_reg_i_20_replica_5
INFO: [Physopt 32-662] Processed net genblk1[127].mac_i/A[6]_repN_2.  Did not re-place instance genblk1[127].mac_i/mul_out_reg_i_24_replica_2
INFO: [Physopt 32-662] Processed net genblk1[127].mac_i/A[4]_repN_3.  Did not re-place instance genblk1[127].mac_i/mul_out_reg_i_26_replica_3
INFO: [Physopt 32-662] Processed net genblk1[127].mac_i/A[0]_repN_1.  Did not re-place instance genblk1[127].mac_i/mul_out_reg_i_30_replica_1
INFO: [Physopt 32-662] Processed net genblk1[127].mac_i/A[5]_repN_3.  Did not re-place instance genblk1[127].mac_i/mul_out_reg_i_25_replica_3
INFO: [Physopt 32-662] Processed net genblk1[127].mac_i/A[1]_repN_8.  Did not re-place instance genblk1[127].mac_i/mul_out_reg_i_29_replica_8
INFO: [Physopt 32-662] Processed net genblk1[127].mac_i/A[6]_repN_7.  Did not re-place instance genblk1[127].mac_i/mul_out_reg_i_24_replica_7
INFO: [Physopt 32-662] Processed net genblk1[127].mac_i/A[13]_repN_9.  Did not re-place instance genblk1[127].mac_i/mul_out_reg_i_17_replica_9
INFO: [Physopt 32-662] Processed net ifm_4[2]_repN_9.  Did not re-place instance ifm_4_reg[2]_replica_9
INFO: [Physopt 32-662] Processed net ifm_4[1]_repN_6.  Did not re-place instance ifm_4_reg[1]_replica_6
INFO: [Physopt 32-661] Optimized 68 nets.  Re-placed 68 instances.
INFO: [Physopt 32-775] End 1 Pass. Optimized 68 nets or cells. Created 0 new cell, deleted 0 existing cell and moved 68 existing cells
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-1.103 | TNS=-3275.268 |
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 2816.410 ; gain = 0.000 ; free physical = 473 ; free virtual = 2448
Phase 28 Placement Based Optimization | Checksum: 1d201e823

Time (s): cpu = 01:00:00 ; elapsed = 00:41:37 . Memory (MB): peak = 2816.410 ; gain = 0.000 ; free physical = 473 ; free virtual = 2448

Phase 29 MultiInst Placement Optimization
INFO: [Physopt 32-660] Identified 100 candidate nets for placement-based optimization.
INFO: [Physopt 32-662] Processed net ifm_4[15].  Did not re-place instance ifm_4_reg[15]/Q
INFO: [Physopt 32-662] Processed net ifm_5[15].  Did not re-place instance ifm_5_reg[15]/Q
INFO: [Physopt 32-662] Processed net ifm_4[13]_repN.  Did not re-place instance ifm_4_reg[13]_replica/Q
INFO: [Physopt 32-662] Processed net ifm_4[6].  Did not re-place instance ifm_4_reg[6]/Q
INFO: [Physopt 32-662] Processed net ifm_4[14].  Did not re-place instance ifm_4_reg[14]/Q
INFO: [Physopt 32-662] Processed net ifm_4[5]_repN_4.  Did not re-place instance ifm_4_reg[5]_replica_4/Q
INFO: [Physopt 32-662] Processed net ifm_4[10]_repN_2.  Did not re-place instance ifm_4_reg[10]_replica_2/Q
INFO: [Physopt 32-662] Processed net ifm_5[12]_repN.  Did not re-place instance ifm_5_reg[12]_replica/Q
INFO: [Physopt 32-662] Processed net ifm_4[10]_repN.  Did not re-place instance ifm_4_reg[10]_replica/Q
INFO: [Physopt 32-662] Processed net ifm_4[9]_repN.  Did not re-place instance ifm_4_reg[9]_replica/Q
INFO: [Physopt 32-662] Processed net ifm_5[10].  Did not re-place instance ifm_5_reg[10]/Q
INFO: [Physopt 32-662] Processed net ifm_4[3].  Did not re-place instance ifm_4_reg[3]/Q
INFO: [Physopt 32-662] Processed net ifm_4[0].  Did not re-place instance ifm_4_reg[0]/Q
INFO: [Physopt 32-662] Processed net ifm_4[11]_repN_4.  Did not re-place instance ifm_4_reg[11]_replica_4/Q
INFO: [Physopt 32-662] Processed net ifm_5[0].  Did not re-place instance ifm_5_reg[0]/Q
INFO: [Physopt 32-662] Processed net ifm_5[14].  Did not re-place instance ifm_5_reg[14]/Q
INFO: [Physopt 32-662] Processed net ifm_4[1]_repN.  Did not re-place instance ifm_4_reg[1]_replica/Q
INFO: [Physopt 32-662] Processed net ifm_4[8]_repN_1.  Did not re-place instance ifm_4_reg[8]_replica_1/Q
INFO: [Physopt 32-661] Optimized 7 nets.  Re-placed 19 instances.
INFO: [Physopt 32-775] End 1 Pass. Optimized 7 nets or cells. Created 0 new cell, deleted 0 existing cell and moved 19 existing cells
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-1.103 | TNS=-3277.652 |
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2816.410 ; gain = 0.000 ; free physical = 473 ; free virtual = 2447
Phase 29 MultiInst Placement Optimization | Checksum: e365c46f

Time (s): cpu = 01:04:00 ; elapsed = 00:43:21 . Memory (MB): peak = 2816.410 ; gain = 0.000 ; free physical = 473 ; free virtual = 2447

Phase 30 Critical Path Optimization
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-1.103 | TNS=-3277.652 |
INFO: [Physopt 32-702] Processed net genblk1[124].mac_i/mul_out_reg_n_105. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net ifm_4[15].  Did not re-place instance ifm_4_reg[15]
INFO: [Physopt 32-662] Processed net ifm_4[15].  Did not re-place instance ifm_4_reg[15]/Q
INFO: [Physopt 32-702] Processed net ifm_4[15]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-572] Net genblk1[127].mac_i/A[15] was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-662] Processed net genblk1[127].mac_i/A[15].  Did not re-place instance genblk1[127].mac_i/mul_out_reg_i_15
INFO: [Physopt 32-572] Net genblk1[127].mac_i/A[15] was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-702] Processed net genblk1[127].mac_i/A[15]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net genblk1[124].mac_i/mul_out_reg_n_105. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net ifm_4[15].  Did not re-place instance ifm_4_reg[15]
INFO: [Physopt 32-662] Processed net ifm_4[15].  Did not re-place instance ifm_4_reg[15]/Q
INFO: [Physopt 32-702] Processed net ifm_4[15]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net genblk1[127].mac_i/A[15].  Did not re-place instance genblk1[127].mac_i/mul_out_reg_i_15
INFO: [Physopt 32-702] Processed net genblk1[127].mac_i/A[15]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-1.103 | TNS=-3277.652 |
Phase 30 Critical Path Optimization | Checksum: 1f64e2cf3

Time (s): cpu = 01:06:07 ; elapsed = 00:44:26 . Memory (MB): peak = 2816.410 ; gain = 0.000 ; free physical = 472 ; free virtual = 2447

Phase 31 BRAM Enable Optimization
Phase 31 BRAM Enable Optimization | Checksum: 1f64e2cf3

Time (s): cpu = 01:06:07 ; elapsed = 00:44:26 . Memory (MB): peak = 2816.410 ; gain = 0.000 ; free physical = 472 ; free virtual = 2447
Netlist sorting complete. Time (s): cpu = 00:00:00.03 ; elapsed = 00:00:00.03 . Memory (MB): peak = 2816.410 ; gain = 0.000 ; free physical = 472 ; free virtual = 2447
INFO: [Physopt 32-669] Post Physical Optimization Timing Summary | WNS=-1.103 | TNS=-3277.652 | WHS=0.000 | THS=0.000 |

Summary of Physical Synthesis Optimizations
============================================


--------------------------------------------------------------------------------------------------------------------------------------------------------------------
|  Optimization          |  WNS Gain (ns)  |  TNS Gain (ns)  |  Added Cells  |  Removed Cells  |  Optimized Cells/Nets  |  Dont Touch  |  Iterations  |  Elapsed   |
--------------------------------------------------------------------------------------------------------------------------------------------------------------------
|  Fanout                |          0.009  |        336.443  |          239  |              0  |                    46  |           0  |           3  |  00:05:11  |
|  Placement Based       |          0.127  |        297.036  |            0  |              0  |                   293  |           0  |           4  |  00:06:53  |
|  MultiInst Placement   |          0.006  |          8.539  |            0  |              0  |                    30  |           0  |           4  |  00:18:60  |
|  Rewire                |          0.000  |          0.000  |            0  |              0  |                     0  |           0  |           3  |  00:00:00  |
|  Critical Cell         |          0.016  |        242.981  |          185  |              0  |                    54  |           0  |           3  |  00:08:53  |
|  Slr Crossing          |          0.000  |          0.000  |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  DSP Register          |          0.000  |        116.760  |          497  |              0  |                    36  |           0  |           2  |  00:03:03  |
|  BRAM Register         |          0.000  |          0.000  |            0  |              0  |                     0  |           0  |           2  |  00:00:00  |
|  URAM Register         |          0.000  |          0.000  |            0  |              0  |                     0  |           0  |           2  |  00:00:00  |
|  Shift Register        |          0.000  |          0.000  |            0  |              0  |                     0  |           0  |           2  |  00:00:00  |
|  Critical Pin          |          0.000  |          0.000  |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Very High Fanout      |          0.000  |          0.000  |            0  |              0  |                     0  |           0  |           1  |  00:00:07  |
|  BRAM Enable           |          0.000  |          0.000  |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Critical Path         |          0.000  |          0.000  |            0  |              0  |                     0  |           0  |           1  |  00:01:05  |
|  Total                 |          0.158  |       1001.758  |          921  |              0  |                   459  |           0  |          30  |  00:44:12  |
--------------------------------------------------------------------------------------------------------------------------------------------------------------------


Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2816.410 ; gain = 0.000 ; free physical = 472 ; free virtual = 2447
Ending Physical Synthesis Task | Checksum: 1a4e37369

Time (s): cpu = 01:06:08 ; elapsed = 00:44:26 . Memory (MB): peak = 2816.410 ; gain = 0.000 ; free physical = 472 ; free virtual = 2447
INFO: [Common 17-83] Releasing license: Implementation
836 Infos, 2 Warnings, 0 Critical Warnings and 0 Errors encountered.
phys_opt_design completed successfully
phys_opt_design: Time (s): cpu = 01:06:08 ; elapsed = 00:44:27 . Memory (MB): peak = 2816.410 ; gain = 0.004 ; free physical = 503 ; free virtual = 2478
# route_design -directive NoTimingRelaxation -tns_cleanup
Command: route_design -directive NoTimingRelaxation -tns_cleanup
Attempting to get a license for feature 'Implementation' and/or device 'xc7vx690t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7vx690t'
INFO: [DRC 23-27] Running DRC with 4 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command route_design
INFO: [DRC 23-27] Running DRC with 4 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.


Starting Routing Task
INFO: [Route 35-270] Using Router directive 'NoTimingRelaxation'.
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 4 CPUs
Checksum: PlaceDB: d03b6ab8 ConstDB: 0 ShapeSum: 492d66b4 RouteDB: 0

Phase 1 Build RT Design
WARNING: [Route 35-197] Clock port "clk" does not have an associated HD.CLK_SRC. Without this constraint, timing analysis may not be accurate and upstream checks cannot be done to ensure correct clock placement.
WARNING: [Route 35-198] Port "ifm_5_i[2]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "ifm_5_i[2]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "ifm_4_i[1]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "ifm_4_i[1]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "fire4_expand_1_en_i" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "fire4_expand_1_en_i". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "ifm_4_i[7]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "ifm_4_i[7]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "ifm_4_i[9]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "ifm_4_i[9]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "ifm_5_i[4]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "ifm_5_i[4]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "ifm_4_i[0]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "ifm_4_i[0]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "ifm_4_i[2]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "ifm_4_i[2]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "ifm_4_i[8]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "ifm_4_i[8]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "ifm_4_i[13]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "ifm_4_i[13]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "ifm_5_i[13]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "ifm_5_i[13]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "ifm_4_i[5]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "ifm_4_i[5]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "ifm_5_i[5]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "ifm_5_i[5]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "ram_feedback_5" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "ram_feedback_5". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "ram_feedback_4" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "ram_feedback_4". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "ifm_5_i[1]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "ifm_5_i[1]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "ifm_4_i[12]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "ifm_4_i[12]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "ifm_4_i[11]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "ifm_4_i[11]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "ifm_5_i[12]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "ifm_5_i[12]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "fire5_expand_1_en_i" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "fire5_expand_1_en_i". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "ifm_5_i[3]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "ifm_5_i[3]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "ifm_4_i[15]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "ifm_4_i[15]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "ifm_5_i[15]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "ifm_5_i[15]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "ifm_4_i[4]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "ifm_4_i[4]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "ifm_4_i[3]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "ifm_4_i[3]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "ifm_4_i[10]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "ifm_4_i[10]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "ifm_5_i[7]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "ifm_5_i[7]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "ifm_5_i[0]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "ifm_5_i[0]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "ifm_4_i[14]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "ifm_4_i[14]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "ifm_5_i[14]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "ifm_5_i[14]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "ifm_5_i[8]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "ifm_5_i[8]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "ifm_4_i[6]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "ifm_4_i[6]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "ifm_5_i[9]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "ifm_5_i[9]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "ifm_5_i[10]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "ifm_5_i[10]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "ifm_5_i[6]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "ifm_5_i[6]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "ifm_5_i[11]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "ifm_5_i[11]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
Phase 1 Build RT Design | Checksum: 1a99f01b1

Time (s): cpu = 00:02:24 ; elapsed = 00:01:33 . Memory (MB): peak = 3265.559 ; gain = 449.148 ; free physical = 252 ; free virtual = 2068
Post Restoration Checksum: NetGraph: d688ecb8 NumContArr: d31614f9 Constraints: 0 Timing: 0

Phase 2 Router Initialization

Phase 2.1 Create Timer
Phase 2.1 Create Timer | Checksum: 1a99f01b1

Time (s): cpu = 00:02:24 ; elapsed = 00:01:33 . Memory (MB): peak = 3265.559 ; gain = 449.148 ; free physical = 252 ; free virtual = 2069

Phase 2.2 Fix Topology Constraints
Phase 2.2 Fix Topology Constraints | Checksum: 1a99f01b1

Time (s): cpu = 00:02:25 ; elapsed = 00:01:33 . Memory (MB): peak = 3277.305 ; gain = 460.895 ; free physical = 218 ; free virtual = 2034

Phase 2.3 Pre Route Cleanup
Phase 2.3 Pre Route Cleanup | Checksum: 1a99f01b1

Time (s): cpu = 00:02:25 ; elapsed = 00:01:33 . Memory (MB): peak = 3277.305 ; gain = 460.895 ; free physical = 218 ; free virtual = 2034
 Number of Nodes with overlaps = 0

Phase 2.4 Update Timing
Phase 2.4 Update Timing | Checksum: d1ff37d4

Time (s): cpu = 00:02:32 ; elapsed = 00:01:38 . Memory (MB): peak = 3324.883 ; gain = 508.473 ; free physical = 207 ; free virtual = 2024
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-0.963 | TNS=-2451.013| WHS=0.090  | THS=0.000  |

Phase 2 Router Initialization | Checksum: 6a70a8a5

Time (s): cpu = 00:02:35 ; elapsed = 00:01:40 . Memory (MB): peak = 3324.883 ; gain = 508.473 ; free physical = 200 ; free virtual = 2017

Phase 3 Initial Routing
Phase 3 Initial Routing | Checksum: dfc8beb6

Time (s): cpu = 00:02:49 ; elapsed = 00:01:48 . Memory (MB): peak = 3341.117 ; gain = 524.707 ; free physical = 179 ; free virtual = 1996

Phase 4 Rip-up And Reroute

Phase 4.1 Global Iteration 0
 Number of Nodes with overlaps = 804
 Number of Nodes with overlaps = 107
 Number of Nodes with overlaps = 12
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-1.116 | TNS=-3890.430| WHS=N/A    | THS=N/A    |

Phase 4.1 Global Iteration 0 | Checksum: 1d5aa2c24

Time (s): cpu = 00:03:13 ; elapsed = 00:02:04 . Memory (MB): peak = 3341.117 ; gain = 524.707 ; free physical = 174 ; free virtual = 1991

Phase 4.2 Global Iteration 1
 Number of Nodes with overlaps = 16
 Number of Nodes with overlaps = 3
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-1.325 | TNS=-3825.651| WHS=N/A    | THS=N/A    |

Phase 4.2 Global Iteration 1 | Checksum: 20dde2805

Time (s): cpu = 00:03:16 ; elapsed = 00:02:07 . Memory (MB): peak = 3341.117 ; gain = 524.707 ; free physical = 178 ; free virtual = 1995
Phase 4 Rip-up And Reroute | Checksum: 20dde2805

Time (s): cpu = 00:03:16 ; elapsed = 00:02:07 . Memory (MB): peak = 3341.117 ; gain = 524.707 ; free physical = 178 ; free virtual = 1995

Phase 5 Delay and Skew Optimization

Phase 5.1 TNS Cleanup

Phase 5.1.1 Delay CleanUp

Phase 5.1.1.1 Update Timing
Phase 5.1.1.1 Update Timing | Checksum: 20dde2805

Time (s): cpu = 00:03:17 ; elapsed = 00:02:08 . Memory (MB): peak = 3341.117 ; gain = 524.707 ; free physical = 177 ; free virtual = 1994
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-1.116 | TNS=-3890.430| WHS=N/A    | THS=N/A    |

 Number of Nodes with overlaps = 0

Phase 5.1.1.2 Update Timing
Phase 5.1.1.2 Update Timing | Checksum: 276a940ba

Time (s): cpu = 00:03:18 ; elapsed = 00:02:09 . Memory (MB): peak = 3341.117 ; gain = 524.707 ; free physical = 176 ; free virtual = 1992
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-1.116 | TNS=-3879.328| WHS=N/A    | THS=N/A    |

 Number of Nodes with overlaps = 0

Phase 5.1.1.3 Update Timing
Phase 5.1.1.3 Update Timing | Checksum: 143fafd7b

Time (s): cpu = 00:03:20 ; elapsed = 00:02:10 . Memory (MB): peak = 3341.117 ; gain = 524.707 ; free physical = 174 ; free virtual = 1990
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-1.116 | TNS=-3859.655| WHS=N/A    | THS=N/A    |

 Number of Nodes with overlaps = 0

Phase 5.1.1.4 Update Timing
Phase 5.1.1.4 Update Timing | Checksum: 1adb3f890

Time (s): cpu = 00:03:22 ; elapsed = 00:02:11 . Memory (MB): peak = 3341.117 ; gain = 524.707 ; free physical = 172 ; free virtual = 1989
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-1.116 | TNS=-3818.959| WHS=N/A    | THS=N/A    |

 Number of Nodes with overlaps = 0

Phase 5.1.1.5 Update Timing
Phase 5.1.1.5 Update Timing | Checksum: 2813749a5

Time (s): cpu = 00:03:25 ; elapsed = 00:02:12 . Memory (MB): peak = 3341.117 ; gain = 524.707 ; free physical = 165 ; free virtual = 1982
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-1.116 | TNS=-3765.032| WHS=N/A    | THS=N/A    |

 Number of Nodes with overlaps = 0

Phase 5.1.1.6 Update Timing
Phase 5.1.1.6 Update Timing | Checksum: 17768c747

Time (s): cpu = 00:03:27 ; elapsed = 00:02:13 . Memory (MB): peak = 3341.117 ; gain = 524.707 ; free physical = 164 ; free virtual = 1981
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-1.116 | TNS=-3733.319| WHS=N/A    | THS=N/A    |

 Number of Nodes with overlaps = 0

Phase 5.1.1.7 Update Timing
Phase 5.1.1.7 Update Timing | Checksum: 161d5fd0d

Time (s): cpu = 00:03:31 ; elapsed = 00:02:15 . Memory (MB): peak = 3341.117 ; gain = 524.707 ; free physical = 164 ; free virtual = 1981
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-1.116 | TNS=-3683.883| WHS=N/A    | THS=N/A    |

 Number of Nodes with overlaps = 0

Phase 5.1.1.8 Update Timing
Phase 5.1.1.8 Update Timing | Checksum: 1621b0d78

Time (s): cpu = 00:03:36 ; elapsed = 00:02:18 . Memory (MB): peak = 3341.117 ; gain = 524.707 ; free physical = 163 ; free virtual = 1979
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-1.116 | TNS=-3570.189| WHS=N/A    | THS=N/A    |

 Number of Nodes with overlaps = 0

Phase 5.1.1.9 Update Timing
Phase 5.1.1.9 Update Timing | Checksum: 1c01bfe17

Time (s): cpu = 00:03:44 ; elapsed = 00:02:21 . Memory (MB): peak = 3341.117 ; gain = 524.707 ; free physical = 162 ; free virtual = 1979
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-1.116 | TNS=-3499.749| WHS=N/A    | THS=N/A    |

 Number of Nodes with overlaps = 0

Phase 5.1.1.10 Update Timing
Phase 5.1.1.10 Update Timing | Checksum: 16f769253

Time (s): cpu = 00:03:55 ; elapsed = 00:02:26 . Memory (MB): peak = 3341.117 ; gain = 524.707 ; free physical = 159 ; free virtual = 1976
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-1.116 | TNS=-3421.462| WHS=N/A    | THS=N/A    |

 Number of Nodes with overlaps = 0
Phase 5.1.1 Delay CleanUp | Checksum: 17c282284

Time (s): cpu = 00:04:15 ; elapsed = 00:02:34 . Memory (MB): peak = 3341.117 ; gain = 524.707 ; free physical = 158 ; free virtual = 1975
Phase 5.1 TNS Cleanup | Checksum: 17c282284

Time (s): cpu = 00:04:15 ; elapsed = 00:02:34 . Memory (MB): peak = 3341.117 ; gain = 524.707 ; free physical = 158 ; free virtual = 1975

Phase 5.2 Clock Skew Optimization
Phase 5.2 Clock Skew Optimization | Checksum: 17c282284

Time (s): cpu = 00:04:15 ; elapsed = 00:02:34 . Memory (MB): peak = 3341.117 ; gain = 524.707 ; free physical = 158 ; free virtual = 1975
Phase 5 Delay and Skew Optimization | Checksum: 17c282284

Time (s): cpu = 00:04:15 ; elapsed = 00:02:35 . Memory (MB): peak = 3341.117 ; gain = 524.707 ; free physical = 158 ; free virtual = 1975

Phase 6 Post Hold Fix

Phase 6.1 Hold Fix Iter

Phase 6.1.1 Update Timing
Phase 6.1.1 Update Timing | Checksum: 15f77ac36

Time (s): cpu = 00:04:17 ; elapsed = 00:02:36 . Memory (MB): peak = 3341.117 ; gain = 524.707 ; free physical = 158 ; free virtual = 1975
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-1.116 | TNS=-3360.011| WHS=0.119  | THS=0.000  |

Phase 6.1 Hold Fix Iter | Checksum: 15f77ac36

Time (s): cpu = 00:04:17 ; elapsed = 00:02:36 . Memory (MB): peak = 3341.117 ; gain = 524.707 ; free physical = 158 ; free virtual = 1975
Phase 6 Post Hold Fix | Checksum: 15f77ac36

Time (s): cpu = 00:04:17 ; elapsed = 00:02:36 . Memory (MB): peak = 3341.117 ; gain = 524.707 ; free physical = 158 ; free virtual = 1975

Phase 7 Timing Verification

Phase 7.1 Update Timing
Phase 7.1 Update Timing | Checksum: 19faf77be

Time (s): cpu = 00:04:20 ; elapsed = 00:02:38 . Memory (MB): peak = 3341.117 ; gain = 524.707 ; free physical = 160 ; free virtual = 1977
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-1.116 | TNS=-3360.011| WHS=N/A    | THS=N/A    |

Phase 7 Timing Verification | Checksum: 19faf77be

Time (s): cpu = 00:04:20 ; elapsed = 00:02:38 . Memory (MB): peak = 3341.117 ; gain = 524.707 ; free physical = 160 ; free virtual = 1977

Phase 8 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 0.820783 %
  Global Horizontal Routing Utilization  = 0.990062 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Congestion Report
North Dir 1x1 Area, Max Cong = 80.1802%, No Congested Regions.
South Dir 1x1 Area, Max Cong = 86.4865%, Congestion bounded by tiles (Lower Left Tile -> Upper Right Tile):
   INT_L_X46Y16 -> INT_L_X46Y16
East Dir 1x1 Area, Max Cong = 85.2941%, Congestion bounded by tiles (Lower Left Tile -> Upper Right Tile):
   INT_L_X44Y66 -> INT_L_X44Y66
West Dir 1x1 Area, Max Cong = 83.8235%, No Congested Regions.

------------------------------
Reporting congestion hotspots
------------------------------
Direction: North
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 0
Direction: South
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 1
Direction: East
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 1
Direction: West
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 0

Phase 8 Route finalize | Checksum: 19faf77be

Time (s): cpu = 00:04:22 ; elapsed = 00:02:39 . Memory (MB): peak = 3341.117 ; gain = 524.707 ; free physical = 155 ; free virtual = 1972

Phase 9 Verifying routed nets

 Verification completed successfully
Phase 9 Verifying routed nets | Checksum: 19faf77be

Time (s): cpu = 00:04:22 ; elapsed = 00:02:39 . Memory (MB): peak = 3341.117 ; gain = 524.707 ; free physical = 155 ; free virtual = 1972

Phase 10 Depositing Routes
Phase 10 Depositing Routes | Checksum: 104b611a6

Time (s): cpu = 00:04:24 ; elapsed = 00:02:41 . Memory (MB): peak = 3341.117 ; gain = 524.707 ; free physical = 154 ; free virtual = 1971

Phase 11 Incr Placement Change
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3341.117 ; gain = 0.000 ; free physical = 219 ; free virtual = 2037
INFO: [Place 30-746] Post Placement Timing Summary WNS=-1.115. For the most accurate timing information please run report_timing.
Ending IncrPlace Task | Checksum: 1d288f037

Time (s): cpu = 00:00:53 ; elapsed = 00:00:47 . Memory (MB): peak = 3341.117 ; gain = 0.000 ; free physical = 258 ; free virtual = 2076
Phase 11 Incr Placement Change | Checksum: 104b611a6

Time (s): cpu = 00:05:17 ; elapsed = 00:03:29 . Memory (MB): peak = 3341.117 ; gain = 524.707 ; free physical = 258 ; free virtual = 2076

Phase 12 Build RT Design
WARNING: [Route 35-197] Clock port "clk" does not have an associated HD.CLK_SRC. Without this constraint, timing analysis may not be accurate and upstream checks cannot be done to ensure correct clock placement.
WARNING: [Route 35-198] Port "ifm_5_i[2]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "ifm_5_i[2]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "ifm_4_i[1]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "ifm_4_i[1]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "fire4_expand_1_en_i" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "fire4_expand_1_en_i". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "ifm_4_i[7]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "ifm_4_i[7]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "ifm_4_i[9]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "ifm_4_i[9]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "ifm_5_i[4]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "ifm_5_i[4]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "ifm_4_i[0]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "ifm_4_i[0]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "ifm_4_i[2]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "ifm_4_i[2]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "ifm_4_i[8]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "ifm_4_i[8]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "ifm_4_i[13]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "ifm_4_i[13]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "ifm_5_i[13]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "ifm_5_i[13]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "ifm_4_i[5]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "ifm_4_i[5]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "ifm_5_i[5]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "ifm_5_i[5]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "ram_feedback_5" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "ram_feedback_5". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "ram_feedback_4" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "ram_feedback_4". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "ifm_5_i[1]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "ifm_5_i[1]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "ifm_4_i[12]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "ifm_4_i[12]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "ifm_4_i[11]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "ifm_4_i[11]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "ifm_5_i[12]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "ifm_5_i[12]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "fire5_expand_1_en_i" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "fire5_expand_1_en_i". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "ifm_5_i[3]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "ifm_5_i[3]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "ifm_4_i[15]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "ifm_4_i[15]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "ifm_5_i[15]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "ifm_5_i[15]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "ifm_4_i[4]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "ifm_4_i[4]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "ifm_4_i[3]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "ifm_4_i[3]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "ifm_4_i[10]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "ifm_4_i[10]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "ifm_5_i[7]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "ifm_5_i[7]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "ifm_5_i[0]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "ifm_5_i[0]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "ifm_4_i[14]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "ifm_4_i[14]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "ifm_5_i[14]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "ifm_5_i[14]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "ifm_5_i[8]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "ifm_5_i[8]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "ifm_4_i[6]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "ifm_4_i[6]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "ifm_5_i[9]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "ifm_5_i[9]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "ifm_5_i[10]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "ifm_5_i[10]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "ifm_5_i[6]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "ifm_5_i[6]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "ifm_5_i[11]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "ifm_5_i[11]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
Phase 12 Build RT Design | Checksum: 96ddeb1b

Time (s): cpu = 00:05:50 ; elapsed = 00:04:01 . Memory (MB): peak = 3341.117 ; gain = 524.707 ; free physical = 252 ; free virtual = 2070
Post Restoration Checksum: NetGraph: 8183a00a NumContArr: 4fb351fc Constraints: 0 Timing: 0

Phase 13 Router Initialization

Phase 13.1 Create Timer
Phase 13.1 Create Timer | Checksum: d136f206

Time (s): cpu = 00:05:51 ; elapsed = 00:04:02 . Memory (MB): peak = 3341.117 ; gain = 524.707 ; free physical = 219 ; free virtual = 2038

Phase 13.2 Fix Topology Constraints
Phase 13.2 Fix Topology Constraints | Checksum: d136f206

Time (s): cpu = 00:05:51 ; elapsed = 00:04:02 . Memory (MB): peak = 3341.117 ; gain = 524.707 ; free physical = 185 ; free virtual = 2003

Phase 13.3 Pre Route Cleanup
Phase 13.3 Pre Route Cleanup | Checksum: d136f206

Time (s): cpu = 00:05:51 ; elapsed = 00:04:02 . Memory (MB): peak = 3341.117 ; gain = 524.707 ; free physical = 185 ; free virtual = 2003

Phase 13.4 Timing Verification

Phase 13.4.1 Update Timing
Phase 13.4.1 Update Timing | Checksum: fcabe836

Time (s): cpu = 00:06:01 ; elapsed = 00:04:08 . Memory (MB): peak = 3341.117 ; gain = 524.707 ; free physical = 179 ; free virtual = 1997
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-1.115 | TNS=-3349.673| WHS=0.120  | THS=0.000  |

Phase 13.4 Timing Verification | Checksum: fcabe836

Time (s): cpu = 00:06:01 ; elapsed = 00:04:08 . Memory (MB): peak = 3341.117 ; gain = 524.707 ; free physical = 179 ; free virtual = 1997
 Number of Nodes with overlaps = 0

Phase 13.5 Update Timing
Phase 13.5 Update Timing | Checksum: 169d8cc4a

Time (s): cpu = 00:06:09 ; elapsed = 00:04:12 . Memory (MB): peak = 3341.117 ; gain = 524.707 ; free physical = 182 ; free virtual = 2001
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-1.117 | TNS=-3368.683| WHS=0.091  | THS=0.000  |

Phase 13 Router Initialization | Checksum: 1275b2a13

Time (s): cpu = 00:06:12 ; elapsed = 00:04:14 . Memory (MB): peak = 3341.117 ; gain = 524.707 ; free physical = 174 ; free virtual = 1993

Phase 14 Initial Routing
 Number of Nodes with overlaps = 0
Phase 14 Initial Routing | Checksum: 1275b2a13

Time (s): cpu = 00:06:17 ; elapsed = 00:04:17 . Memory (MB): peak = 3341.117 ; gain = 524.707 ; free physical = 161 ; free virtual = 1979

Phase 15 Rip-up And Reroute

Phase 15.1 Global Iteration 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-1.116 | TNS=-3359.993| WHS=N/A    | THS=N/A    |

Phase 15.1 Global Iteration 0 | Checksum: c8230647

Time (s): cpu = 00:06:23 ; elapsed = 00:04:21 . Memory (MB): peak = 3341.117 ; gain = 524.707 ; free physical = 151 ; free virtual = 1970

Phase 15.2 Global Iteration 1
 Number of Nodes with overlaps = 23
 Number of Nodes with overlaps = 5
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-1.148 | TNS=-3340.598| WHS=N/A    | THS=N/A    |

Phase 15.2 Global Iteration 1 | Checksum: 1bb4ffd01

Time (s): cpu = 00:06:27 ; elapsed = 00:04:25 . Memory (MB): peak = 3341.117 ; gain = 524.707 ; free physical = 151 ; free virtual = 1970
Phase 15 Rip-up And Reroute | Checksum: 1bb4ffd01

Time (s): cpu = 00:06:27 ; elapsed = 00:04:25 . Memory (MB): peak = 3341.117 ; gain = 524.707 ; free physical = 151 ; free virtual = 1970

Phase 16 Delay and Skew Optimization

Phase 16.1 TNS Cleanup

Phase 16.1.1 Delay CleanUp

Phase 16.1.1.1 Update Timing
Phase 16.1.1.1 Update Timing | Checksum: 17bb479a8

Time (s): cpu = 00:06:28 ; elapsed = 00:04:26 . Memory (MB): peak = 3341.117 ; gain = 524.707 ; free physical = 151 ; free virtual = 1969
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-1.116 | TNS=-3359.993| WHS=N/A    | THS=N/A    |

 Number of Nodes with overlaps = 0

Phase 16.1.1.2 Update Timing
Phase 16.1.1.2 Update Timing | Checksum: 13aec56ed

Time (s): cpu = 00:06:29 ; elapsed = 00:04:26 . Memory (MB): peak = 3341.117 ; gain = 524.707 ; free physical = 146 ; free virtual = 1964
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-1.116 | TNS=-3359.808| WHS=N/A    | THS=N/A    |

 Number of Nodes with overlaps = 0

Phase 16.1.1.3 Update Timing
Phase 16.1.1.3 Update Timing | Checksum: 26c5cd3b2

Time (s): cpu = 00:06:30 ; elapsed = 00:04:27 . Memory (MB): peak = 3341.117 ; gain = 524.707 ; free physical = 144 ; free virtual = 1963
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-1.116 | TNS=-3359.642| WHS=N/A    | THS=N/A    |

 Number of Nodes with overlaps = 0

Phase 16.1.1.4 Update Timing
Phase 16.1.1.4 Update Timing | Checksum: c65a8b44

Time (s): cpu = 00:06:32 ; elapsed = 00:04:28 . Memory (MB): peak = 3341.117 ; gain = 524.707 ; free physical = 145 ; free virtual = 1963
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-1.116 | TNS=-3358.847| WHS=N/A    | THS=N/A    |

 Number of Nodes with overlaps = 0

Phase 16.1.1.5 Update Timing
Phase 16.1.1.5 Update Timing | Checksum: 190698830

Time (s): cpu = 00:06:33 ; elapsed = 00:04:29 . Memory (MB): peak = 3341.117 ; gain = 524.707 ; free physical = 143 ; free virtual = 1962
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-1.116 | TNS=-3357.743| WHS=N/A    | THS=N/A    |

 Number of Nodes with overlaps = 0

Phase 16.1.1.6 Update Timing
Phase 16.1.1.6 Update Timing | Checksum: 10a4846f1

Time (s): cpu = 00:06:35 ; elapsed = 00:04:30 . Memory (MB): peak = 3341.117 ; gain = 524.707 ; free physical = 142 ; free virtual = 1960
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-1.116 | TNS=-3357.073| WHS=N/A    | THS=N/A    |

 Number of Nodes with overlaps = 0

Phase 16.1.1.7 Update Timing
Phase 16.1.1.7 Update Timing | Checksum: 262638c72

Time (s): cpu = 00:06:37 ; elapsed = 00:04:31 . Memory (MB): peak = 3341.117 ; gain = 524.707 ; free physical = 137 ; free virtual = 1956
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-1.116 | TNS=-3330.773| WHS=N/A    | THS=N/A    |

 Number of Nodes with overlaps = 0

Phase 16.1.1.8 Update Timing
Phase 16.1.1.8 Update Timing | Checksum: 1a9db9b58

Time (s): cpu = 00:06:41 ; elapsed = 00:04:33 . Memory (MB): peak = 3341.117 ; gain = 524.707 ; free physical = 139 ; free virtual = 1958
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-1.116 | TNS=-3283.633| WHS=N/A    | THS=N/A    |

 Number of Nodes with overlaps = 0

Phase 16.1.1.9 Update Timing
Phase 16.1.1.9 Update Timing | Checksum: b9023ebe

Time (s): cpu = 00:06:49 ; elapsed = 00:04:37 . Memory (MB): peak = 3341.117 ; gain = 524.707 ; free physical = 154 ; free virtual = 1945
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-1.116 | TNS=-3232.898| WHS=N/A    | THS=N/A    |

 Number of Nodes with overlaps = 0

Phase 16.1.1.10 Update Timing
Phase 16.1.1.10 Update Timing | Checksum: 74161978

Time (s): cpu = 00:07:02 ; elapsed = 00:04:42 . Memory (MB): peak = 3341.117 ; gain = 524.707 ; free physical = 155 ; free virtual = 1946
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-1.116 | TNS=-3180.948| WHS=N/A    | THS=N/A    |

 Number of Nodes with overlaps = 0
Phase 16.1.1 Delay CleanUp | Checksum: 12d64553f

Time (s): cpu = 00:07:22 ; elapsed = 00:04:51 . Memory (MB): peak = 3341.117 ; gain = 524.707 ; free physical = 155 ; free virtual = 1945
Phase 16.1 TNS Cleanup | Checksum: 12d64553f

Time (s): cpu = 00:07:22 ; elapsed = 00:04:51 . Memory (MB): peak = 3341.117 ; gain = 524.707 ; free physical = 155 ; free virtual = 1945

Phase 16.2 Clock Skew Optimization
Phase 16.2 Clock Skew Optimization | Checksum: 12d64553f

Time (s): cpu = 00:07:22 ; elapsed = 00:04:51 . Memory (MB): peak = 3341.117 ; gain = 524.707 ; free physical = 155 ; free virtual = 1945
Phase 16 Delay and Skew Optimization | Checksum: 12d64553f

Time (s): cpu = 00:07:22 ; elapsed = 00:04:51 . Memory (MB): peak = 3341.117 ; gain = 524.707 ; free physical = 155 ; free virtual = 1945

Phase 17 Post Hold Fix

Phase 17.1 Hold Fix Iter

Phase 17.1.1 Update Timing
Phase 17.1.1 Update Timing | Checksum: 1445d545a

Time (s): cpu = 00:07:24 ; elapsed = 00:04:52 . Memory (MB): peak = 3341.117 ; gain = 524.707 ; free physical = 154 ; free virtual = 1945
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-1.116 | TNS=-3150.558| WHS=0.119  | THS=0.000  |

Phase 17.1 Hold Fix Iter | Checksum: 1445d545a

Time (s): cpu = 00:07:24 ; elapsed = 00:04:52 . Memory (MB): peak = 3341.117 ; gain = 524.707 ; free physical = 154 ; free virtual = 1945
Phase 17 Post Hold Fix | Checksum: 1445d545a

Time (s): cpu = 00:07:24 ; elapsed = 00:04:52 . Memory (MB): peak = 3341.117 ; gain = 524.707 ; free physical = 154 ; free virtual = 1945

Phase 18 Timing Verification

Phase 18.1 Update Timing
Phase 18.1 Update Timing | Checksum: 19f67d52b

Time (s): cpu = 00:07:28 ; elapsed = 00:04:54 . Memory (MB): peak = 3341.117 ; gain = 524.707 ; free physical = 153 ; free virtual = 1944
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-1.116 | TNS=-3150.558| WHS=N/A    | THS=N/A    |

Phase 18 Timing Verification | Checksum: 19f67d52b

Time (s): cpu = 00:07:28 ; elapsed = 00:04:54 . Memory (MB): peak = 3341.117 ; gain = 524.707 ; free physical = 153 ; free virtual = 1944

Phase 19 Reset Design
INFO: [Route 35-307] 18130 nets already restored were skipped.
Post Restoration Checksum: NetGraph: 63a1f835 NumContArr: 4fb351fc Constraints: 0 Timing: 5160c775
Phase 19 Reset Design | Checksum: 104b611a6

Time (s): cpu = 00:07:32 ; elapsed = 00:04:57 . Memory (MB): peak = 3341.117 ; gain = 524.707 ; free physical = 200 ; free virtual = 1990

Phase 20 Post Router Timing
INFO: [Route 35-62] Timer settings changed to match sign-off timing analysis. Setup and Hold analysis on slow, fast Corners with nearest common node skew is enabled.
WARNING: [Timing 38-242] The property HD.CLK_SRC of clock port "clk" is not set. In out-of-context mode, this prevents timing estimation for clock delay/skew
Resolution: Set the HD.CLK_SRC property of the out-of-context port to the location of the clock buffer instance in the top-level design
INFO: [Route 35-20] Post Routing Timing Summary | WNS=-1.115 | TNS=-3349.673| WHS=0.120  | THS=0.000  |

CRITICAL WARNING: [Route 35-39] The design did not meet timing requirements. Please run report_timing_summary for detailed reports.
Resolution: Verify that the timing was met or had small violations at all previous steps (synthesis, placement, power_opt, and phys_opt). Run report_timing_summary and analyze individual timing paths.
INFO: [Route 35-253] TNS is the sum of the worst slack violation on every endpoint in the design. Review the paths with the biggest WNS violations in the timing reports and modify your constraints or your design to improve both WNS and TNS.
Phase 20 Post Router Timing | Checksum: dca698d5

Time (s): cpu = 00:07:42 ; elapsed = 00:05:00 . Memory (MB): peak = 3341.117 ; gain = 524.707 ; free physical = 204 ; free virtual = 1995
INFO: [Route 35-16] Router Completed Successfully

Time (s): cpu = 00:07:42 ; elapsed = 00:05:01 . Memory (MB): peak = 3341.117 ; gain = 524.707 ; free physical = 488 ; free virtual = 2278

Routing Is Done.
INFO: [Common 17-83] Releasing license: Implementation
47 Infos, 75 Warnings, 1 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:07:48 ; elapsed = 00:05:04 . Memory (MB): peak = 3341.117 ; gain = 524.707 ; free physical = 488 ; free virtual = 2278
# report_timing
WARNING: [Timing 38-242] The property HD.CLK_SRC of clock port "clk" is not set. In out-of-context mode, this prevents timing estimation for clock delay/skew
Resolution: Set the HD.CLK_SRC property of the out-of-context port to the location of the clock buffer instance in the top-level design
INFO: [Timing 38-78] ReportTimingParams: -max_paths 1 -nworst 1 -delay_type max -sort_by slack.
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.3 (lin64) Build 2405991 Thu Dec  6 23:36:41 MST 2018
| Date         : Sat Mar 14 14:55:56 2020
| Host         : GCS running 64-bit unknown
| Command      : report_timing
| Design       : fire4_5_expand_1
| Device       : 7vx690t-ffg1157
| Speed File   : -3  PRODUCTION 1.11 2014-09-11
------------------------------------------------------------------------------------

Timing Report

Slack (VIOLATED) :        -1.115ns  (required time - arrival time)
  Source:                 ifm_4_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.600ns period=3.200ns})
  Destination:            genblk1[103].mac_i/mul_out_reg/A[6]
                            (rising edge-triggered cell DSP48E1 clocked by clk  {rise@0.000ns fall@1.600ns period=3.200ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.200ns  (clk rise@3.200ns - clk rise@0.000ns)
  Data Path Delay:        1.934ns  (logic 0.259ns (13.392%)  route 1.675ns (86.608%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.483ns = ( 3.683 - 3.200 ) 
    Source Clock Delay      (SCD):    0.508ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=5231, unset)         0.508     0.508    clk
    SLICE_X79Y38         FDRE                                         r  ifm_4_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X79Y38         FDRE (Prop_fdre_C_Q)         0.216     0.724 r  ifm_4_reg[6]/Q
                         net (fo=7, routed)           0.434     1.158    genblk1[127].mac_i/Q[6]
    SLICE_X77Y42         LUT3 (Prop_lut3_I0_O)        0.043     1.201 r  genblk1[127].mac_i/mul_out_reg_i_24_replica/O
                         net (fo=2, routed)           1.241     2.442    genblk1[103].mac_i/A[6]_repN_alias
    DSP48_X2Y17          DSP48E1                                      r  genblk1[103].mac_i/mul_out_reg/A[6]
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        3.200     3.200 r  
                                                      0.000     3.200 r  clk (IN)
                         net (fo=5231, unset)         0.483     3.683    genblk1[103].mac_i/clk
    DSP48_X2Y17          DSP48E1                                      r  genblk1[103].mac_i/mul_out_reg/CLK
                         clock pessimism              0.000     3.683    
                         clock uncertainty           -0.035     3.647    
    DSP48_X2Y17          DSP48E1 (Setup_dsp48e1_CLK_A[6])
                                                     -2.320     1.327    genblk1[103].mac_i/mul_out_reg
  -------------------------------------------------------------------
                         required time                          1.327    
                         arrival time                          -2.442    
  -------------------------------------------------------------------
                         slack                                 -1.115    




report_timing -file final_slack.rpt
INFO: [Timing 38-78] ReportTimingParams: -max_paths 1 -nworst 1 -delay_type max -sort_by slack.
vi fire4_5_expand1.sv 
WARNING: [Common 17-259] Unknown Tcl command 'vi fire4_5_expand1.sv' sending command to the OS shell for execution. It is recommended to use 'exec' to send the command to the OS shell.
couldn't fork child process: not enough memory
report_high_fanout_nets 
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.3 (lin64) Build 2405991 Thu Dec  6 23:36:41 MST 2018
| Date         : Sat Mar 14 15:46:32 2020
| Host         : GCS running 64-bit Ubuntu 18.04.4 LTS
| Command      : report_high_fanout_nets
| Design       : fire4_5_expand_1
| Device       : xc7vx690t
------------------------------------------------------------------------------------

High Fan-out Nets Information

1. Summary
----------

+---------------------------------------+--------+-------------+
| Net Name                              | Fanout | Driver Type |
+---------------------------------------+--------+-------------+
| genblk1[127].mac_i/A[15]              |   1710 | LUT3        |
| weight_rom_address_reg__0[1]          |    237 | FDRE        |
| layer_en_reg0                         |    230 | LUT2        |
| weight_rom_address0                   |    229 | LUT3        |
| genblk1[127].mac_i/A[15]_repN         |    210 | LUT3        |
| fire4_expand_1_en_reg_rep__4_n_0      |    148 | FDRE        |
| fire4_expand_1_en_reg_rep__8_n_0      |    148 | FDRE        |
| weight_rom_address_reg[0]_rep__10_n_0 |    141 | FDRE        |
| weight_rom_address_reg[0]_rep_n_0     |    141 | FDRE        |
| weight_rom_address_reg[2]_rep__9_n_0  |    140 | FDRE        |
+---------------------------------------+--------+-------------+


report_high_fanout_nets: Time (s): cpu = 00:00:00.65 ; elapsed = 00:00:00.77 . Memory (MB): peak = 3341.117 ; gain = 0.000 ; free physical = 2106 ; free virtual = 4014
vi fire4_5_expand1.sv 
WARNING: [Common 17-259] Unknown Tcl command 'vi fire4_5_expand1.sv' sending command to the OS shell for execution. It is recommended to use 'exec' to send the command to the OS shell.
synth_design -top amc
Command: synth_design -top amc
Starting synth_design
Using part: xc7vx485tffg1157-1
Attempting to get a license for feature 'Synthesis' and/or device 'xc7vx485t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7vx485t'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 7043 
INFO: [Common 17-41] Interrupt caught. Command should exit soon.
INFO: [Common 17-344] 'source' was cancelled
INFO: [Common 17-83] Releasing license: Synthesis
4 Infos, 0 Warnings, 0 Critical Warnings and 1 Errors encountered.
synth_design failed
INFO: [Common 17-344] 'synth_design' was cancelled
synth_design -top mac
Command: synth_design -top mac
Starting synth_design
Using part: xc7vx485tffg1157-1
Attempting to get a license for feature 'Synthesis' and/or device 'xc7vx485t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7vx485t'
---------------------------------------------------------------------------------
Starting Synthesize : Time (s): cpu = 00:00:02 ; elapsed = 00:00:03 . Memory (MB): peak = 3341.117 ; gain = 0.000 ; free physical = 4245 ; free virtual = 6601
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'mac' [/home/gsaied/Desktop/old_rtl/fire4_5_expand1/mac.sv:1]
INFO: [Synth 8-6155] done synthesizing module 'mac' (1#1) [/home/gsaied/Desktop/old_rtl/fire4_5_expand1/mac.sv:1]
---------------------------------------------------------------------------------
Finished Synthesize : Time (s): cpu = 00:00:03 ; elapsed = 00:00:04 . Memory (MB): peak = 3341.117 ; gain = 0.000 ; free physical = 4246 ; free virtual = 6612
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:03 ; elapsed = 00:00:04 . Memory (MB): peak = 3341.117 ; gain = 0.000 ; free physical = 4245 ; free virtual = 6612
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7vx485tffg1157-1
INFO: [Device 21-403] Loading part xc7vx485tffg1157-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:03 ; elapsed = 00:00:04 . Memory (MB): peak = 3341.117 ; gain = 0.000 ; free physical = 4245 ; free virtual = 6611
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:03 ; elapsed = 00:00:04 . Memory (MB): peak = 3341.117 ; gain = 0.000 ; free physical = 4239 ; free virtual = 6611
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
No constraint files found.
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module mac 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 2800 (col length:140)
BRAMs: 2060 (col length: RAMB18 140 RAMB36 70)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
DSP Report: Generating DSP mul_out_reg, operation Mode is: (P+A*B)'.
DSP Report: register mul_out_reg is absorbed into DSP mul_out_reg.
DSP Report: operator intermed is absorbed into DSP mul_out_reg.
DSP Report: operator intermed0 is absorbed into DSP mul_out_reg.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:12 ; elapsed = 00:00:13 . Memory (MB): peak = 3341.117 ; gain = 0.000 ; free physical = 3929 ; free virtual = 6396
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

DSP: Preliminary Mapping  Report (see note below)
+------------+-------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|Module Name | DSP Mapping | A Size | B Size | C Size | D Size | P Size | AREG | BREG | CREG | DREG | ADREG | MREG | PREG | 
+------------+-------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|mac         | (P+A*B)'    | 16     | 16     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 1    | 
+------------+-------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+

Note: The table above is a preliminary report that shows the DSPs inferred at the current stage of the synthesis flow. Some DSP may be reimplemented as non DSP primitives later in the synthesis flow. Multiple instantiated DSPs are reported only once.
---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
No constraint files found.
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:12 ; elapsed = 00:00:13 . Memory (MB): peak = 3341.117 ; gain = 0.000 ; free physical = 3929 ; free virtual = 6396
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:12 ; elapsed = 00:00:13 . Memory (MB): peak = 3341.117 ; gain = 0.000 ; free physical = 3928 ; free virtual = 6395
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:12 ; elapsed = 00:00:14 . Memory (MB): peak = 3341.117 ; gain = 0.000 ; free physical = 3928 ; free virtual = 6395
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:12 ; elapsed = 00:00:14 . Memory (MB): peak = 3341.117 ; gain = 0.000 ; free physical = 3928 ; free virtual = 6395
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:12 ; elapsed = 00:00:14 . Memory (MB): peak = 3341.117 ; gain = 0.000 ; free physical = 3928 ; free virtual = 6395
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:12 ; elapsed = 00:00:14 . Memory (MB): peak = 3341.117 ; gain = 0.000 ; free physical = 3928 ; free virtual = 6396
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:12 ; elapsed = 00:00:14 . Memory (MB): peak = 3341.117 ; gain = 0.000 ; free physical = 3928 ; free virtual = 6396
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:12 ; elapsed = 00:00:14 . Memory (MB): peak = 3341.117 ; gain = 0.000 ; free physical = 3928 ; free virtual = 6396
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+--------+------+
|      |Cell    |Count |
+------+--------+------+
|1     |BUFG    |     1|
|2     |DSP48E1 |     1|
|3     |IBUF    |    35|
|4     |OBUF    |    32|
+------+--------+------+

Report Instance Areas: 
+------+---------+-------+------+
|      |Instance |Module |Cells |
+------+---------+-------+------+
|1     |top      |       |    69|
+------+---------+-------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:12 ; elapsed = 00:00:14 . Memory (MB): peak = 3341.117 ; gain = 0.000 ; free physical = 3928 ; free virtual = 6396
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 0 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:12 ; elapsed = 00:00:14 . Memory (MB): peak = 3341.117 ; gain = 0.000 ; free physical = 3933 ; free virtual = 6401
Synthesis Optimization Complete : Time (s): cpu = 00:00:12 ; elapsed = 00:00:14 . Memory (MB): peak = 3341.117 ; gain = 0.000 ; free physical = 3932 ; free virtual = 6400
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 1 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3341.117 ; gain = 0.000 ; free physical = 3848 ; free virtual = 6329
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
11 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:16 ; elapsed = 00:00:18 . Memory (MB): peak = 3341.117 ; gain = 0.000 ; free physical = 3888 ; free virtual = 6369
design_2
report_timing
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 4 CPUs
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Timing 38-78] ReportTimingParams: -max_paths 1 -nworst 1 -delay_type max -sort_by slack.
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.3 (lin64) Build 2405991 Thu Dec  6 23:36:41 MST 2018
| Date         : Sat Mar 14 15:53:51 2020
| Host         : GCS running 64-bit Ubuntu 18.04.4 LTS
| Command      : report_timing
| Design       : mac
| Device       : 7vx485t-ffg1157
| Speed File   : -1  PRODUCTION 1.12 2014-09-11
------------------------------------------------------------------------------------

Timing Report

Slack:                    inf
  Source:                 mul_out_reg/CLK
                            (rising edge-triggered cell DSP48E1)
  Destination:            mul_out[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.259ns  (logic 2.676ns (82.095%)  route 0.584ns (17.905%))
  Logic Levels:           2  (DSP48E1=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         DSP48E1                      0.000     0.000 r  mul_out_reg/CLK
                         DSP48E1 (Prop_dsp48e1_CLK_P[0])
                                                      0.383     0.383 r  mul_out_reg/P[0]
                         net (fo=1, unplaced)         0.584     0.967    mul_out_OBUF[0]
                         OBUF (Prop_obuf_I_O)         2.293     3.259 r  mul_out_OBUF[0]_inst/O
                         net (fo=0)                   0.000     3.259    mul_out[0]
                                                                      r  mul_out[0] (OUT)
  -------------------------------------------------------------------    -------------------




report_timing: Time (s): cpu = 00:00:11 ; elapsed = 00:00:11 . Memory (MB): peak = 3643.281 ; gain = 302.164 ; free physical = 3404 ; free virtual = 5917
exit
INFO: [Common 17-206] Exiting Vivado at Sat Mar 14 15:54:18 2020...
