$comment
	File created using the following command:
		vcd file example_vhdl.msim.vcd -direction
$end
$date
	Wed Aug 24 11:30:24 2016
$end
$version
	ModelSim Version 10.3d
$end
$timescale
	1ps
$end

$scope module example_vhdl_vlg_vec_tst $end
$var reg 1 ! x1 $end
$var reg 1 " x2 $end
$var reg 1 # x3 $end
$var wire 1 $ f $end
$var wire 1 % sampler $end

$scope module i1 $end
$var wire 1 & gnd $end
$var wire 1 ' vcc $end
$var wire 1 ( unknown $end
$var tri1 1 ) devclrn $end
$var tri1 1 * devpor $end
$var tri1 1 + devoe $end
$var wire 1 , ~QUARTUS_CREATED_GND~I_combout $end
$var wire 1 - x1~input_o $end
$var wire 1 . x3~input_o $end
$var wire 1 / x2~input_o $end
$var wire 1 0 f~0_combout $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
0!
0"
0#
0$
x%
0&
1'
x(
1)
1*
1+
0,
0-
0.
0/
00
$end
#20000
1#
1.
0%
10
1$
#40000
1"
0#
1/
0.
1%
00
0$
#60000
1#
1.
0%
#80000
1!
0"
0#
1-
0/
0.
1%
#100000
1#
1.
0%
10
1$
#120000
1"
0#
1/
0.
1%
#140000
1#
1.
0%
#160000
