# CHRONOMETER_VERILOG_FPGA
chronometer built in Verilog and implemented on a DE0-CV FPGA. It features a reset button and a start/stop button for controlling the timer.
