Guido Araujo , Sharad Malik, Code generation for fixed-point DSPs, ACM Transactions on Design Automation of Electronic Systems (TODAES), v.3 n.2, p.136-161, April 1998[doi>10.1145/290833.290837]
Rajeev Barua , Walter Lee , Saman Amarasinghe , Anant Agarawal, Compiler Support for Scalable and Efficient Memory Systems, IEEE Transactions on Computers, v.50 n.11, p.1234-1247, November 2001[doi>10.1109/12.966497]
Jeonghun Cho , Yunheung Paek , David Whalley, Efficient register and memory assignment for non-orthogonal architectures via graph coloring and MST algorithms, Proceedings of the joint conference on Languages, compilers and tools for embedded systems: software and compilers for embedded systems, June 19-21, 2002, Berlin, Germany[doi>10.1145/513829.513853]
Thomas T. Cormen , Charles E. Leiserson , Ronald L. Rivest, Introduction to algorithms, MIT Press, Cambridge, MA, 1990
Jennifer Eyre , Jeff Bier, DSP Processors Hit the Mainstream, Computer, v.31 n.8, p.51-59, August 1998[doi>10.1109/2.707617]
Gould, H. and Tobochnik, J. 1988. Computer Simulation Methods. Addison-Wesley Publishing Company, Reading, MA.
Sungjoon Jung , Yunheung Paek, The very portable optimizer for digital signal processors, Proceedings of the 2001 international conference on Compilers, architecture, and synthesis for embedded systems, November 16-17, 2001, Atlanta, Georgia, USA[doi>10.1145/502217.502230]
Chunho Lee , Miodrag Potkonjak , William H. Mangione-Smith, MediaBench: a tool for evaluating and synthesizing multimedia and communicatons systems, Proceedings of the 30th annual ACM/IEEE international symposium on Microarchitecture, p.330-335, December 01-03, 1997, Research Triangle Park, North Carolina, USA
R. Leupers , D. Kotte, Variable partitioning for dual memory bank DSPs, Proceedings of the Acoustics, Speech, and Signal Processing, 200. on IEEE International Conference, p.1121-1124, May 07-11, 2001[doi>10.1109/ICASSP.2001.941118]
Clifford Liem, Retargetable Compilers for Embedded Core Processors: Methods and Experience in Industrial Applications, Kluwer Academic Publishers, Norwell, MA, 1997
Motorola Inc. 1995. DSP56000 24-Bit Digital Signal Processor Family Manual. Motorola Inc., Austin, TX.
Preeti Ranjan Panda, Memory bank customization and assignment in behavioral synthesis, Proceedings of the 1999 IEEE/ACM international conference on Computer-aided design, p.477-481, November 07-11, 1999, San Jose, California, USA
Powell, D., Lee, E., and Newman, W. 1992. Direct synthesis of optimizaed DSP assembly code from signal flow block diagrams. In Proceedings of the IEEE International Conference on Acoustics Speech and Signal Processing. 553--556.
Prim, R. 1957. Shortest connection networks and some generalizations. Bell Syst. Tech. J. 36, 6, 1389--1401.
Mazen A. R. Saghir , Paul Chow , Corinna G. Lee, Exploiting dual data-memory banks in digital signal processors, Proceedings of the seventh international conference on Architectural support for programming languages and operating systems, p.234-243, October 01-04, 1996, Cambridge, Massachusetts, USA[doi>10.1145/237090.237193]
Ashok Sudarsanam , Sharad Malik, Code optimization libraries for retargetable compilation for embedded digital signal processors, Princeton University, Princeton, NJ, 1998
Ashok Sudarsanam , Sharad Malik, Simultaneous reference allocation in code generation for dual data memory bank ASIPs, ACM Transactions on Design Automation of Electronic Systems (TODAES), v.5 n.2, p.242-264, April 2000[doi>10.1145/335043.335047]
Zivojnovic, V., Velarde, J., Schager, C., and Meyr, H. 1994. DSPStone---a DSP oriented benchmarking methodology. In Proceedings of the International Conference on Signal Processing Applications and Technology.
