<div id="pf23f" class="pf w0 h0" data-page-no="23f"><div class="pc pc23f w0 h0"><img class="bi x0 y8 w3 h5" alt="" src="bg23f.png"/><div class="t m0 x9 hd y150 ff1 fs7 fc0 sc0 ls0 ws0">32.3<span class="_ _b"> </span>Memory map/register description</div><div class="t m0 x9 hf y2cb5 ff3 fs5 fc0 sc0 ls0 ws0">This section provides a detailed description of all registers accessible in the PIT module.</div><div class="t m0 x10e h8 y333c ff1 fs5 fc0 sc0 ls0">NOTE</div><div class="t m0 x33 hf y333d ff3 fs5 fc0 sc0 ls0 ws0">•<span class="_ _11"> </span>Reserved registers will read as 0, writes will have no effect.</div><div class="t m0 x33 hf y333e ff3 fs5 fc0 sc0 ls0 ws0">•<span class="_ _11"> </span>See the chip configuration details for the number of PIT channels used in this MCU.</div><div class="t m0 x51 h9 y333f ff1 fs2 fc0 sc0 ls0 ws0">Table 32-2.<span class="_ _1a"> </span>Timer Channel n / RTI Channel</div><div class="t m0 x45 h10 y3340 ff1 fs4 fc0 sc0 ls0 ws0">Address Offset<span class="_ _233"> </span>Use<span class="_ _1d1"> </span>Access</div><div class="t m0 x45 h7 y2d19 ff2 fs4 fc0 sc0 ls0 ws0">Channel + 0x00<span class="_ _1d6"> </span>Timer Load Value Register<span class="_ _82"> </span>R/W</div><div class="t m0 x45 h7 yb9b ff2 fs4 fc0 sc0 ls0 ws0">Channel + 0x04<span class="_ _a9"> </span>Current Timer Value Register<span class="_ _70"> </span>R</div><div class="t m0 x45 h7 y3341 ff2 fs4 fc0 sc0 ls0 ws0">Channel + 0x08<span class="_ _ea"> </span>Timer Control Register<span class="_ _dc"> </span>R/W</div><div class="t m0 xac h7 y3342 ff2 fs4 fc0 sc0 ls0 ws0">Channel + 0x0C<span class="_ _e9"> </span>Timer Flag Register<span class="_ _7b"> </span>R/W</div><div class="t m0 xfa h9 y3343 ff1 fs2 fc0 sc0 ls0 ws0">PIT memory map</div><div class="t m0 x88 h10 y2b86 ff1 fs4 fc0 sc0 ls0">Absolute</div><div class="t m0 x33 h10 y2b87 ff1 fs4 fc0 sc0 ls0">address</div><div class="t m0 x50 h10 y3344 ff1 fs4 fc0 sc0 ls0">(hex)</div><div class="t m0 x30 h6f y2b87 ff1 fs4 fc0 sc0 ls0 ws0">Register name<span class="_ _20"> </span><span class="v14">Width</span></div><div class="t m0 x78 h70 y3345 ff1 fs4 fc0 sc0 ls0 ws0">(in bits)<span class="_ _110"> </span><span class="v14">Access<span class="_ _90"> </span>Reset value<span class="_ _20f"> </span><span class="v14">Section/</span></span></div><div class="t m0 x12e h10 y3345 ff1 fs4 fc0 sc0 ls0">page</div><div class="t m0 xf6 h7 y2b89 ff2 fs4 fc0 sc0 ls0 ws0">4003_7000<span class="_ _90"> </span>PIT Module Control Register (PIT_MCR)<span class="_ _16f"> </span>32<span class="_ _53"> </span>R/W<span class="_ _143"> </span>0000_0002h<span class="_ _8"> </span><span class="fc1">32.3.1/575</span></div><div class="t m0 x9a h7 y2b8a ff2 fs4 fc0 sc0 ls0 ws0">4003_70E0<span class="_ _8f"> </span>PIT Upper Lifetime Timer Register (PIT_LTMR64H)<span class="_ _122"> </span>32<span class="_ _42"> </span>R<span class="_ _11f"> </span>0000_0000h<span class="_ _7"> </span><span class="fc1">32.3.2/577</span></div><div class="t m0 x9a h7 y3346 ff2 fs4 fc0 sc0 ls0 ws0">4003_70E4<span class="_ _8f"> </span>PIT Lower Lifetime Timer Register (PIT_LTMR64L)<span class="_ _5d"> </span>32<span class="_ _41"> </span>R<span class="_ _11f"> </span>0000_0000h<span class="_ _7"> </span><span class="fc1">32.3.3/577</span></div><div class="t m0 xf6 h7 y3347 ff2 fs4 fc0 sc0 ls0 ws0">4003_7100<span class="_ _90"> </span>Timer Load Value Register (PIT_LDVAL0)<span class="_ _20d"> </span>32<span class="_ _53"> </span>R/W<span class="_ _143"> </span>0000_0000h<span class="_ _8"> </span><span class="fc1">32.3.4/578</span></div><div class="t m0 xf6 h7 y3348 ff2 fs4 fc0 sc0 ls0 ws0">4003_7104<span class="_ _90"> </span>Current Timer Value Register (PIT_CVAL0)<span class="_ _136"> </span>32<span class="_ _41"> </span>R<span class="_ _3"> </span>0000_0000h<span class="_ _8"> </span><span class="fc1">32.3.5/578</span></div><div class="t m0 xf6 h7 y3349 ff2 fs4 fc0 sc0 ls0 ws0">4003_7108<span class="_ _90"> </span>Timer Control Register (PIT_TCTRL0)<span class="_ _1d3"> </span>32<span class="_ _14b"> </span>R/W<span class="_ _6"> </span>0000_0000h<span class="_ _7"> </span><span class="fc1">32.3.6/579</span></div><div class="t m0 x9a h7 y334a ff2 fs4 fc0 sc0 ls0 ws0">4003_710C<span class="_ _1a"> </span>Timer Flag Register (PIT_TFLG0)<span class="_ _234"> </span>32<span class="_ _14b"> </span>R/W<span class="_ _4"> </span>0000_0000h<span class="_ _8"> </span><span class="fc1">32.3.7/580</span></div><div class="t m0 xf6 h7 y334b ff2 fs4 fc0 sc0 ls0 ws0">4003_7110<span class="_ _90"> </span>Timer Load Value Register (PIT_LDVAL1)<span class="_ _20d"> </span>32<span class="_ _53"> </span>R/W<span class="_ _143"> </span>0000_0000h<span class="_ _8"> </span><span class="fc1">32.3.4/578</span></div><div class="t m0 xf6 h7 y334c ff2 fs4 fc0 sc0 ls0 ws0">4003_7114<span class="_ _90"> </span>Current Timer Value Register (PIT_CVAL1)<span class="_ _136"> </span>32<span class="_ _41"> </span>R<span class="_ _3"> </span>0000_0000h<span class="_ _8"> </span><span class="fc1">32.3.5/578</span></div><div class="t m0 xf6 h7 y334d ff2 fs4 fc0 sc0 ls0 ws0">4003_7118<span class="_ _90"> </span>Timer Control Register (PIT_TCTRL1)<span class="_ _1d3"> </span>32<span class="_ _14b"> </span>R/W<span class="_ _6"> </span>0000_0000h<span class="_ _7"> </span><span class="fc1">32.3.6/579</span></div><div class="t m0 x9a h7 y334e ff2 fs4 fc0 sc0 ls0 ws0">4003_711C<span class="_ _1a"> </span>Timer Flag Register (PIT_TFLG1)<span class="_ _234"> </span>32<span class="_ _14b"> </span>R/W<span class="_ _4"> </span>0000_0000h<span class="_ _8"> </span><span class="fc1">32.3.7/580</span></div><div class="t m0 x9 h1b y334f ff1 fsc fc0 sc0 ls0 ws0">32.3.1<span class="_ _b"> </span>PIT Module Control Register (PIT_MCR)</div><div class="t m0 x9 hf y3350 ff3 fs5 fc0 sc0 ls0 ws0">This register enables or disables the PIT timer clocks and controls the timers when the</div><div class="t m0 x9 hf y3351 ff3 fs5 fc0 sc0 ls0 ws0">PIT enters the Debug mode.</div><div class="t m0 x150 h10 y141 ff1 fs4 fc0 sc0 ls0 ws0">Chapter 32 Periodic Interrupt Timer (PIT)</div><div class="t m0 x8 h6 y9 ff1 fs3 fc0 sc0 ls0 ws0">KL25 Sub-Family Reference Manual, Rev. 3, September 2012</div><div class="t m0 x9 h7 ya ff2 fs4 fc0 sc0 ls0 ws0">Freescale Semiconductor, Inc.<span class="_ _113"> </span>575</div><a class="l" href="#pf23f" data-dest-detail='[575,"XYZ",null,189.5,null]'><div class="d m1" style="border-style:none;position:absolute;left:509.013000px;bottom:371.000000px;width:42.534000px;height:9.000000px;background-color:rgba(255,255,255,0.000001);"></div></a><a class="l" href="#pf241" data-dest-detail='[577,"XYZ",null,711.1,null]'><div class="d m1" style="border-style:none;position:absolute;left:509.013000px;bottom:355.500000px;width:42.534000px;height:9.000000px;background-color:rgba(255,255,255,0.000001);"></div></a><a class="l" href="#pf241" data-dest-detail='[577,"XYZ",null,399.3,null]'><div class="d m1" style="border-style:none;position:absolute;left:509.013000px;bottom:340.000000px;width:42.534000px;height:9.000000px;background-color:rgba(255,255,255,0.000001);"></div></a><a class="l" href="#pf242" data-dest-detail='[578,"XYZ",null,711.1,null]'><div class="d m1" style="border-style:none;position:absolute;left:509.013000px;bottom:324.500000px;width:42.534000px;height:9.000000px;background-color:rgba(255,255,255,0.000001);"></div></a><a class="l" href="#pf242" data-dest-detail='[578,"XYZ",null,439.7,null]'><div class="d m1" style="border-style:none;position:absolute;left:509.013000px;bottom:309.000000px;width:42.534000px;height:9.000000px;background-color:rgba(255,255,255,0.000001);"></div></a><a class="l" href="#pf243" data-dest-detail='[579,"XYZ",null,711.1,null]'><div class="d m1" style="border-style:none;position:absolute;left:509.013000px;bottom:293.500000px;width:42.534000px;height:9.000000px;background-color:rgba(255,255,255,0.000001);"></div></a><a class="l" href="#pf244" data-dest-detail='[580,"XYZ",null,711.1,null]'><div class="d m1" style="border-style:none;position:absolute;left:509.013000px;bottom:278.000000px;width:42.534000px;height:9.000000px;background-color:rgba(255,255,255,0.000001);"></div></a><a class="l" href="#pf242" data-dest-detail='[578,"XYZ",null,711.1,null]'><div class="d m1" style="border-style:none;position:absolute;left:509.013000px;bottom:262.500000px;width:42.534000px;height:9.000000px;background-color:rgba(255,255,255,0.000001);"></div></a><a class="l" href="#pf242" data-dest-detail='[578,"XYZ",null,439.7,null]'><div class="d m1" style="border-style:none;position:absolute;left:509.013000px;bottom:247.000000px;width:42.534000px;height:9.000000px;background-color:rgba(255,255,255,0.000001);"></div></a><a class="l" href="#pf243" data-dest-detail='[579,"XYZ",null,711.1,null]'><div class="d m1" style="border-style:none;position:absolute;left:509.013000px;bottom:231.500000px;width:42.534000px;height:9.000000px;background-color:rgba(255,255,255,0.000001);"></div></a><a class="l" href="#pf244" data-dest-detail='[580,"XYZ",null,711.1,null]'><div class="d m1" style="border-style:none;position:absolute;left:509.013000px;bottom:216.000000px;width:42.534000px;height:9.000000px;background-color:rgba(255,255,255,0.000001);"></div></a></div><div class="pi" data-data='{"ctm":[1.000000,0.000000,0.000000,1.000000,0.000000,0.000000]}'></div></div>
