{
   "ActiveEmotionalView":"No Loops",
   "Default View_ScaleFactor":"1.0",
   "Default View_TopLeft":"-220,-224",
   "DisplayTieOff":"1",
   "ExpandedHierarchyInLayout":"",
   "No Loops_ExpandedHierarchyInLayout":"",
   "No Loops_Layout":"# # String gsaved with Nlview 7.0r4  2019-12-20 bk=1.5203 VDI=41 GEI=36 GUI=JA:10.0 TLS
#  -string -flagsOSRD
preplace port pcie_refclk -pg 1 -lvl 0 -x 0 -y 140 -defaultsOSRD
preplace port pcie_mgt -pg 1 -lvl 0 -x 0 -y 120 -defaultsOSRD -left
preplace port qsfp0_clk -pg 1 -lvl 7 -x 1980 -y 550 -defaultsOSRD -right
preplace port qsfp0_gt -pg 1 -lvl 7 -x 1980 -y 530 -defaultsOSRD
preplace port qsfp1_gt -pg 1 -lvl 7 -x 1980 -y 340 -defaultsOSRD
preplace port qsfp1_clk -pg 1 -lvl 7 -x 1980 -y 360 -defaultsOSRD -right
preplace portBus led_orange_l -pg 1 -lvl 7 -x 1980 -y 750 -defaultsOSRD
preplace portBus led_green_l -pg 1 -lvl 7 -x 1980 -y 770 -defaultsOSRD
preplace inst pcie -pg 1 -lvl 1 -x 160 -y 120 -swap {36 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 64 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 0 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 95 96 97 94} -defaultsOSRD -pinDir M_AXI_B right -pinY M_AXI_B 20R -pinDir S_AXI_LITE right -pinY S_AXI_LITE 40R -pinDir pcie_mgt left -pinY pcie_mgt 0L -pinDir pcie_refclk left -pinY pcie_refclk 20L -pinDir S_AXI_B right -pinY S_AXI_B 0R -pinDir led_pcie_link_up right -pinY led_pcie_link_up 80R -pinDir axi_aclk right -pinY axi_aclk 100R -pinBusDir axi_aresetn right -pinBusY axi_aresetn 120R -pinDir axi_aresetn1 right -pinY axi_aresetn1 60R
preplace inst eth_0 -pg 1 -lvl 6 -x 1830 -y 530 -swap {0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 24 22 23 21} -defaultsOSRD -pinDir qsfp_gt right -pinY qsfp_gt 0R -pinDir qsfp_clk right -pinY qsfp_clk 20R -pinDir axis_tx left -pinY axis_tx 0L -pinDir axis_rx left -pinY axis_rx 20L -pinDir sys_resetn left -pinY sys_resetn 160L -pinDir stream_clk left -pinY stream_clk 120L -pinDir stream_resetn left -pinY stream_resetn 140L -pinDir aligned left -pinY aligned 100L
preplace inst eth_1 -pg 1 -lvl 6 -x 1830 -y 340 -swap {0 1 2 3 4 12 6 7 8 9 10 11 5 13 14 15 16 17 18 19 20 24 21 22 23} -defaultsOSRD -pinDir qsfp_gt right -pinY qsfp_gt 0R -pinDir axis_tx left -pinY axis_tx 20L -pinDir axis_rx left -pinY axis_rx 0L -pinDir qsfp_clk right -pinY qsfp_clk 20R -pinDir sys_resetn left -pinY sys_resetn 100L -pinDir stream_clk left -pinY stream_clk 40L -pinDir stream_resetn left -pinY stream_resetn 60L -pinDir aligned left -pinY aligned 80L
preplace inst cmac_cdc -pg 1 -lvl 5 -x 1490 -y 240 -swap {21 1 2 3 4 5 6 14 8 9 10 11 12 13 0 15 16 17 18 19 20 7 22 23 24 25 26 27 42 29 30 31 32 33 34 28 36 37 38 39 40 41 49 43 44 45 46 47 48 35 50 51 52 53 54 55 57 56 62 63 58 59 61 60 64 65} -defaultsOSRD -pinDir cmac0_rx right -pinY cmac0_rx 310R -pinDir cmac0_tx right -pinY cmac0_tx 290R -pinDir cmac1_rx right -pinY cmac1_rx 100R -pinDir cmac1_tx right -pinY cmac1_tx 120R -pinDir user0_rx left -pinY user0_rx 330L -pinDir user0_tx left -pinY user0_tx 0L -pinDir user1_rx left -pinY user1_rx 350L -pinDir user1_tx left -pinY user1_tx 140L -pinDir user_clk left -pinY user_clk 390L -pinDir user_resetn left -pinY user_resetn 370L -pinDir cmac0_clk right -pinY cmac0_clk 410R -pinDir cmac0_resetn right -pinY cmac0_resetn 430R -pinDir cmac1_clk right -pinY cmac1_clk 330R -pinDir cmac1_resetn right -pinY cmac1_resetn 350R -pinDir cmac0_aligned right -pinY cmac0_aligned 390R -pinDir cmac1_aligned right -pinY cmac1_aligned 370R -pinDir user0_aligned left -pinY user0_aligned 410L -pinDir user1_aligned left -pinY user1_aligned 430L
preplace inst smartconnect -pg 1 -lvl 2 -x 480 -y 120 -swap {38 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 0 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 101 102 103 104 105 106 107 108 109 110 111 112 113 114 115 116 117 118 119 120 121 122 123 124 125 126 127 128 129 130 131 132 133 134 135 136 137 138 139 140 141 142 143 144 145 146 147 148 149 150 151 152 153 154 155 156 157 158 159 160 161 162 163 164 165 166 167 168 169 170 171 172 173 174 175 176 177 178 179 180 181 182 183 184 185 186 187 188 189 190 191 192 193 194 195 196 197 198 199 200 201 202 203 204 205 206 207 208 209 210 211 212 213 214 215 216 217 218 219 220 221 222 223 224 225} -defaultsOSRD -pinDir S00_AXI left -pinY S00_AXI 20L -pinDir S01_AXI left -pinY S01_AXI 0L -pinDir M00_AXI right -pinY M00_AXI 0R -pinDir M01_AXI left -pinY M01_AXI 40L -pinDir M02_AXI right -pinY M02_AXI 20R -pinDir M03_AXI right -pinY M03_AXI 40R -pinDir M04_AXI right -pinY M04_AXI 60R -pinDir M05_AXI right -pinY M05_AXI 350R -pinDir M06_AXI left -pinY M06_AXI 350L -pinDir aclk left -pinY aclk 370L -pinDir aresetn left -pinY aresetn 390L
preplace inst rdmx_xmit_0 -pg 1 -lvl 4 -x 1170 -y 220 -defaultsOSRD -pinDir AXIS_TX right -pinY AXIS_TX 20R -pinDir S_AXI left -pinY S_AXI 0L -pinDir clk left -pinY clk 20L -pinDir resetn left -pinY resetn 40L -pinDir packet_data_fifo_full right -pinY packet_data_fifo_full 40R
preplace inst rdmx_xmit_1 -pg 1 -lvl 4 -x 1170 -y 380 -defaultsOSRD -pinDir AXIS_TX right -pinY AXIS_TX 0R -pinDir S_AXI left -pinY S_AXI 0L -pinDir clk left -pinY clk 20L -pinDir resetn left -pinY resetn 40L -pinDir packet_data_fifo_full right -pinY packet_data_fifo_full 20R
preplace inst mindy -pg 1 -lvl 3 -x 790 -y 60 -swap {20 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 40 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 0 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 101 102 103 104 105 106 107 108 109 110 111 112 113 114 115 116 117 118 119 120 121 122 123 124 125 126 127 128 129 130 131 132 133 134 135 136 137 138 139 140 141 142 143 144 145 146 147 148 149 150 151 152 153 154 155 156 157 158 159 160 161 162 163 164 165 166 167 168 169 170 171 172 173 174 175 176 177 178 179 180 181 182 183 184 185 186 187 188 189 190 191} -defaultsOSRD -pinDir S_AXI_FC left -pinY S_AXI_FC 60L -pinDir S_AXI_DF left -pinY S_AXI_DF 80L -pinDir TO_PCI_BRIDGE left -pinY TO_PCI_BRIDGE 0L -pinDir S_AXI_PP left -pinY S_AXI_PP 100L -pinDir S_AXI_RS left -pinY S_AXI_RS 120L -pinDir TO_RDMX_0 right -pinY TO_RDMX_0 160R -pinDir TO_RDMX_1 right -pinY TO_RDMX_1 320R -pinDir clk left -pinY clk 340L -pinDir resetn left -pinY resetn 360L -pinDir fifo_overflow right -pinY fifo_overflow 340R -pinDir external_resetn right -pinY external_resetn 360R
preplace inst pcie_ila -pg 1 -lvl 1 -x 160 -y 330 -defaultsOSRD -pinDir SLOT_0_AXI right -pinY SLOT_0_AXI 0R -pinDir clk right -pinY clk 20R -pinDir resetn right -pinY resetn 40R
preplace inst receiver -pg 1 -lvl 3 -x 790 -y 570 -defaultsOSRD -pinDir AXIS_RX0 right -pinY AXIS_RX0 0R -pinDir AXIS_RX1 right -pinY AXIS_RX1 20R -pinDir clk left -pinY clk 0L -pinDir resetn left -pinY resetn 20L
preplace inst status_manager -pg 1 -lvl 4 -x 1170 -y 650 -swap {0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 24 21 22 23 20 25 26} -defaultsOSRD -pinDir S_AXI left -pinY S_AXI 0L -pinDir clk left -pinY clk 60L -pinDir resetn left -pinY resetn 40L -pinDir qsfp0_status right -pinY qsfp0_status 0R -pinDir qsfp1_status right -pinY qsfp1_status 20R -pinDir fc_overflow left -pinY fc_overflow 20L -pinBusDir led_orang_l right -pinBusY led_orang_l 100R -pinBusDir led_green_l right -pinBusY led_green_l 120R
preplace inst axi_revision -pg 1 -lvl 1 -x 160 -y 470 -defaultsOSRD -pinDir S_AXI right -pinY S_AXI 0R -pinDir AXI_ACLK right -pinY AXI_ACLK 20R -pinDir AXI_ARESETN left -pinY AXI_ARESETN 0L
preplace netloc cmac_cdc_user0_aligned 1 4 1 N 650
preplace netloc cmac_cdc_user1_aligned 1 4 1 N 670
preplace netloc eth_0_stat_rx_aligned_0 1 5 1 N 630
preplace netloc eth_0_stream_clk 1 5 1 N 650
preplace netloc eth_0_stream_resetn 1 5 1 N 670
preplace netloc eth_1_stat_rx_aligned_0 1 5 1 1680 420n
preplace netloc eth_1_stream_clk 1 5 1 1640 380n
preplace netloc eth_1_stream_resetn 1 5 1 1660 400n
preplace netloc source_200Mhz_clk 1 1 4 340 570 620 490 1020 320 1320
preplace netloc source_200Mhz_resetn 1 1 5 300 590 640 510 960 160 1340 730 1700
preplace netloc status_mgr_0_led_green_l 1 4 3 N 770 NJ 770 NJ
preplace netloc status_mgr_0_led_orang_l 1 4 3 N 750 NJ 750 NJ
preplace netloc mindy_fifo_overflow 1 3 1 1000J 400n
preplace netloc mindy_external_resetn 1 3 1 940J 420n
preplace netloc pcie_axi_aresetn1 1 0 2 20 60 300
preplace netloc AXI_PCIE 1 1 2 320 60 N
preplace netloc cmac_cdc_cmac0_tx 1 5 1 N 530
preplace netloc cmac_cdc_cmac1_tx 1 5 1 N 360
preplace netloc cmac_cdc_user0_rx 1 3 2 NJ 570 N
preplace netloc cmac_cdc_user1_rx 1 3 2 NJ 590 N
preplace netloc cmac_usplus_0_gt_serial_port 1 6 1 NJ 530
preplace netloc eth_0_axis_rx 1 5 1 N 550
preplace netloc eth_1_axis_rx 1 5 1 N 340
preplace netloc eth_1_qsfp_gt 1 6 1 NJ 340
preplace netloc gt_ref_clk_0_1 1 6 1 NJ 550
preplace netloc gt_ref_clk_0_2 1 6 1 NJ 360
preplace netloc mindy_TO_RDMX_0 1 3 1 N 220
preplace netloc mindy_TO_RDMX_1 1 3 1 N 380
preplace netloc pcie_refclk_1 1 0 1 NJ 140
preplace netloc rdmx_xmit_0_AXIS_TX 1 4 1 N 240
preplace netloc rdmx_xmit_1_AXIS_TX 1 4 1 N 380
preplace netloc smartconnect_0_M01_AXI 1 1 1 N 160
preplace netloc smartconnect_M00_AXI1 1 2 1 N 120
preplace netloc smartconnect_M02_AXI 1 2 1 N 140
preplace netloc smartconnect_M03_AXI 1 2 1 N 160
preplace netloc smartconnect_M04_AXI 1 2 1 N 180
preplace netloc smartconnect_M05_AXI 1 2 2 N 470 980J
preplace netloc xdma_0_M_AXI_B 1 1 1 N 140
preplace netloc xdma_0_pcie_mgt 1 0 1 NJ 120
preplace netloc smartconnect_M06_AXI 1 1 1 N 470
levelinfo -pg 1 0 160 480 790 1170 1490 1830 1980
pagesize -pg 1 -db -bbox -sgen -130 0 2160 830
",
   "No Loops_ScaleFactor":"0.568421",
   "No Loops_TopLeft":"-127,-285",
   "guistr":"# # String gsaved with Nlview 7.0r4  2019-12-20 bk=1.5203 VDI=41 GEI=36 GUI=JA:10.0 TLS
#  -string -flagsOSRD
preplace port port-id_clk -pg 1 -lvl 0 -x -10 -y 60 -defaultsOSRD
preplace port port-id_resetn -pg 1 -lvl 0 -x -10 -y 80 -defaultsOSRD
preplace inst packet_gen -pg 1 -lvl 1 -x 190 -y 100 -defaultsOSRD
preplace netloc clk_1 1 0 1 N 60
preplace netloc resetn_1 1 0 1 N 80
levelinfo -pg 1 -10 190 380
pagesize -pg 1 -db -bbox -sgen -110 0 380 200
"
}
{
   "da_axi4_cnt":"4"
}
