// Seed: 1115049566
module module_0 (
    output tri id_0,
    input supply0 id_1,
    output tri id_2,
    input tri0 id_3,
    output tri id_4,
    output tri0 id_5,
    output wire id_6,
    input tri id_7,
    output wire id_8,
    output tri0 id_9
);
  wire id_11 = id_1;
  assign id_8 = id_11;
  assign module_1.id_4 = 0;
endmodule
module module_1 #(
    parameter id_5 = 32'd14
) (
    output logic id_0,
    input tri id_1,
    input wire id_2,
    input uwire id_3,
    input wand id_4,
    output tri _id_5[-1 : -1],
    input tri1 id_6,
    input tri0 id_7,
    output supply0 id_8[-1 'b0 : id_5]
    , id_25 = 1,
    input tri id_9,
    input uwire id_10,
    input wire id_11,
    output tri1 id_12,
    output uwire id_13,
    input supply1 id_14,
    input supply1 id_15,
    input tri1 id_16,
    output wand id_17,
    output uwire id_18,
    input tri0 id_19,
    input wor id_20,
    input uwire id_21,
    input tri1 id_22,
    inout tri0 id_23
);
  assign id_18 = id_4;
  logic id_26;
  always id_0 <= ~-1;
  module_0 modCall_1 (
      id_18,
      id_9,
      id_18,
      id_19,
      id_13,
      id_18,
      id_8,
      id_22,
      id_23,
      id_23
  );
endmodule
