Vivado Simulator v2023.2
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
Running: /home/aquistar/tools/Xilinx/Vivado/2023.2/bin/unwrapped/lnx64.o/xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot NxN_register_tb_behav xil_defaultlib.NxN_register_tb xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3129] assignment to input 'q' [/home/aquistar/Verilog/NxN_register/NxN_register.srcs/sources_1/new/dffn.v:29]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.DFF
Compiling module xil_defaultlib.dffn(BITS=4)
Compiling module xil_defaultlib.NxN_register_default
Compiling module xil_defaultlib.NxN_register_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot NxN_register_tb_behav
