//
// ***********************************************************************
// Unpublished work. Copyright 2021 Siemens
// For use only with Tessent tools
// ***********************************************************************
// File Type:       Tessent Cell Library 
// Generated by:    Tessent Shell -- write_cell_library 
// Tool Version:    2022.4 
// Tool Build Date:   Tue Nov 29 21:19:37 GMT 2022 
// ***********************************************************************
// Library Created : Local Time = Fri Jul  7 15:00:57 2023
//                          GMT = Fri Jul  7 22:00:57 2023


library_format_version = 9;

array_delimiter = "[]";


model INTCdsicore_aoi022rc_0
  (o1, a, c, d,
   b)
(
  model_source = verilog_udp;

  input (a) ( )
  input (c) ( )
  input (d) ( )
  input (b) ( )
  output (o1) ( )
  (
    primitive = _inv mlc_not_a_gate (a, mlc_not_a);
    primitive = _inv mlc_not_c_gate (c, mlc_not_c);
    primitive = _and mlc_sop_product_gate0 (mlc_not_a, mlc_not_c, mlc_product_net0_0);
    primitive = _inv mlc_not_d_gate (d, mlc_not_d);
    primitive = _and mlc_sop_product_gate1 (mlc_not_a, mlc_not_d, mlc_product_net0_1);
    primitive = _inv mlc_not_b_gate (b, mlc_not_b);
    primitive = _and mlc_sop_product_gate2 (mlc_not_d, mlc_not_b, mlc_product_net0_2);
    primitive = _and mlc_sop_product_gate3 (mlc_not_c, mlc_not_b, mlc_product_net0_3);
    primitive = _or mlc_sop_sum_gate0 (mlc_product_net0_0, mlc_product_net0_1, mlc_product_net0_2, mlc_product_net0_3, o1);
  )
) // end model INTCdsicore_aoi022rc_0


model INTCdsicore_cilba2ac_1
  (MGM_EN0, clk)
(
  model_source = verilog_udp;
  simulation_function = inverter;

  input (clk) ( )
  output (MGM_EN0) ( )
  (
    primitive = _inv mlc_gate0 (clk, MGM_EN0);
  )
) // end model INTCdsicore_cilba2ac_1


model INTCdsicore_cilba2ac_2
  (clkout, IQL, clk)
(
  model_source = verilog_udp;
  simulation_function = and;

  input (IQL) ( )
  input (clk) ( )
  output (clkout) ( )
  (
    primitive = _and mlc_gate0 (IQL, clk, clkout);
  )
) // end model INTCdsicore_cilba2ac_2


model INTCdsicore_cilba2ac_N_IQ_LATCH_UDP
  (Q, C, P, CK,
   D, N)
(
  model_source = verilog_udp;
  simulation_function = latch;

  input (C) ( active_high_reset; )
  input (P) ( active_high_set; )
  input (CK) ( active_high_clock; )
  input (D) ( data_in; )
  input (N) ( unused; no_fault = sa0 sa1; )
  output (Q) ( data_out; )
  (
    primitive = _dlat mlc_latch (P, C, CK, D, Q,  );
  )
) // end model INTCdsicore_cilba2ac_N_IQ_LATCH_UDP


model INTCdsicore_cirbc0ac_3
  (MGM_D0, en0, en1)
(
  model_source = verilog_udp;
  simulation_function = nor;

  input (en0) ( )
  input (en1) ( )
  output (MGM_D0) ( )
  (
    primitive = _and mlc_gate0 (mlc_inv_net1, mlc_data_net2, MGM_D0);
    primitive = _inv mlc_gate1 (en0, mlc_inv_net1);
    primitive = _inv mlc_gate3 (en1, mlc_data_net2);
  )
) // end model INTCdsicore_cirbc0ac_3


model INTCdsicore_cirbc5ac_4
  (MGM_D0, enb, teb)
(
  model_source = verilog_udp;
  simulation_function = nand;

  input (enb) ( )
  input (teb) ( )
  output (MGM_D0) ( )
  (
    primitive = _or mlc_gate0 (mlc_inv_net1, mlc_data_net2, MGM_D0);
    primitive = _inv mlc_gate1 (enb, mlc_inv_net1);
    primitive = _inv mlc_gate3 (teb, mlc_data_net2);
  )
) // end model INTCdsicore_cirbc5ac_4


model INTCdsicore_cirbc6ac_5
  (clkout, clk, n0)
(
  model_source = verilog_udp;
  simulation_function = and;

  input (clk) ( )
  input (n0) ( data_in_inv; )
  output (clkout) ( )
  (
    primitive = _and mlc_gate0 (clk, mlc_data_net0, clkout);
    primitive = _inv mlc_gate1 (n0, mlc_data_net0);
  )
) // end model INTCdsicore_cirbc6ac_5


model INTCdsicore_cirbc8ac_6
  (MGM_EN0, clk)
(
  model_source = verilog_udp;
  simulation_function = buffer;

  input (clk) ( )
  output (MGM_EN0) ( )
  (
    primitive = _buf mlc_gate0 (clk, MGM_EN0);
  )
) // end model INTCdsicore_cirbc8ac_6


model INTCdsicore_cirbc8ac_7
  (clkout, clk, n0)
(
  model_source = verilog_udp;
  simulation_function = or;

  input (clk) ( )
  input (n0) ( )
  output (clkout) ( )
  (
    primitive = _or mlc_gate0 (clk, n0, clkout);
  )
) // end model INTCdsicore_cirbc8ac_7


model INTCdsicore_fuy000rc_8
  (MGM_D0, d, si, ssb)
(
  model_source = verilog_udp;
  simulation_function = mux;

  input (d) ( mux_in1; )
  input (si) ( mux_in0; )
  input (ssb) ( mux_select; )
  output (MGM_D0) ( mux_out; )
  (
    primitive = _mux mlc_gate0 (si, d, ssb, MGM_D0);
  )
) // end model INTCdsicore_fuy000rc_8


model INTCdsicore_fuy000rc_N_IQ_FF_UDP
  (Q, C, P, CK,
   D, N)
(
  model_source = verilog_udp;
  simulation_function = dff;

  input (C) ( active_high_reset; )
  input (P) ( active_high_set; )
  input (CK) ( posedge_clock; )
  input (D) ( data_in; )
  input (N) ( unused; no_fault = sa0 sa1; )
  output (Q) ( data_out; )
  (
    primitive = _dff mlc_dff (P, C, CK, D, Q,  );
  )
) // end model INTCdsicore_fuy000rc_N_IQ_FF_UDP


model INTCdsicore_lbz000ac_0
  (clkout, clk, enb)
(
  model_source = verilog_udp;
  simulation_function = nor;

  input (clk) ( )
  input (enb) ( )
  output (clkout) ( )
  (
    primitive = _and mlc_gate0 (mlc_inv_net1, mlc_data_net2, clkout);
    primitive = _inv mlc_gate1 (clk, mlc_inv_net1);
    primitive = _inv mlc_gate3 (enb, mlc_data_net2);
  )
) // end model INTCdsicore_lbz000ac_0


model INTCdsicore_lbz000ac_1
  (o, a)
(
  model_source = verilog_udp;
  simulation_function = buffer;

  input (a) ( )
  output (o) ( )
  (
    primitive = _buf mlc_gate0 (a, o);
  )
) // end model INTCdsicore_lbz000ac_1


model INTCdsicore_lbz000ac_2
  (Q, C, P, CK,
   D, N)
(
  model_source = verilog_udp;
  simulation_function = latch;

  input (C) ( active_high_reset; )
  input (P) ( active_high_set; )
  input (CK) ( active_high_clock; )
  input (D) ( data_in; )
  input (N) ( unused; no_fault = sa0 sa1; )
  output (Q) ( data_out; )
  (
    primitive = _dlat mlc_latch (P, C, CK, D, Q,  );
  )
) // end model INTCdsicore_lbz000ac_2


model INTCdsicore_lbz000ac_3
  (clkout, int1, int2, sb)
(
  model_source = verilog_udp;
  simulation_function = mux;

  input (int1) ( mux_in0; )
  input (int2) ( mux_in1; )
  input (sb) ( mux_select; )
  output (clkout) ( mux_out; )
  (
    primitive = _mux mlc_gate0 (int1, int2, sb, clkout);
  )
) // end model INTCdsicore_lbz000ac_3


model INTCdsicore_lbz200ac_0
  (clkout, clk, enb)
(
  model_source = verilog_udp;
  simulation_function = nor;

  input (clk) ( )
  input (enb) ( )
  output (clkout) ( )
  (
    primitive = _and mlc_gate0 (mlc_inv_net1, mlc_data_net2, clkout);
    primitive = _inv mlc_gate1 (clk, mlc_inv_net1);
    primitive = _inv mlc_gate3 (enb, mlc_data_net2);
  )
) // end model INTCdsicore_lbz200ac_0


model INTCdsicore_lbz200ac_1
  (clkout, clk)
(
  model_source = verilog_udp;
  simulation_function = inverter;

  input (clk) ( )
  output (clkout) ( )
  (
    primitive = _inv mlc_gate0 (clk, clkout);
  )
) // end model INTCdsicore_lbz200ac_1


model INTCdsicore_lbz200ac_2
  (Q, C, P, CK,
   D, N)
(
  model_source = verilog_udp;
  simulation_function = latch;

  input (C) ( active_high_reset; )
  input (P) ( active_high_set; )
  input (CK) ( active_high_clock; )
  input (D) ( data_in; )
  input (N) ( unused; no_fault = sa0 sa1; )
  output (Q) ( data_out; )
  (
    primitive = _dlat mlc_latch (P, C, CK, D, Q,  );
  )
) // end model INTCdsicore_lbz200ac_2


model INTCdsicore_lbz200ac_3
  (o, a)
(
  model_source = verilog_udp;
  simulation_function = buffer;

  input (a) ( )
  output (o) ( )
  (
    primitive = _buf mlc_gate0 (a, o);
  )
) // end model INTCdsicore_lbz200ac_3


model INTCdsicore_lbz200ac_4
  (MGM_D1, IQ1_master, d1, ssb)
(
  model_source = verilog_udp;

  input (IQ1_master) ( )
  input (d1) ( )
  input (ssb) ( )
  output (MGM_D1) ( )
  (
    primitive = _mux mlc_gate0 (IQ1_master, mlc_sel_eq_1_net0, ssb, MGM_D1);
    primitive = _inv mlc_gate1 (d1, mlc_sel_eq_1_net0);
  )
) // end model INTCdsicore_lbz200ac_4


model INTCdsicore_lbz400ac_0
  (clkout, clk, enb)
(
  model_source = verilog_udp;
  simulation_function = nor;

  input (clk) ( )
  input (enb) ( )
  output (clkout) ( )
  (
    primitive = _and mlc_gate0 (mlc_inv_net1, mlc_data_net2, clkout);
    primitive = _inv mlc_gate1 (clk, mlc_inv_net1);
    primitive = _inv mlc_gate3 (enb, mlc_data_net2);
  )
) // end model INTCdsicore_lbz400ac_0


model INTCdsicore_lbz400ac_1
  (clkout, clk)
(
  model_source = verilog_udp;
  simulation_function = inverter;

  input (clk) ( )
  output (clkout) ( )
  (
    primitive = _inv mlc_gate0 (clk, clkout);
  )
) // end model INTCdsicore_lbz400ac_1


model INTCdsicore_lbz400ac_2
  (Q, C, P, CK,
   D, N)
(
  model_source = verilog_udp;
  simulation_function = latch;

  input (C) ( active_high_reset; )
  input (P) ( active_high_set; )
  input (CK) ( active_high_clock; )
  input (D) ( data_in; )
  input (N) ( unused; no_fault = sa0 sa1; )
  output (Q) ( data_out; )
  (
    primitive = _dlat mlc_latch (P, C, CK, D, Q,  );
  )
) // end model INTCdsicore_lbz400ac_2


model INTCdsicore_lbz400ac_3
  (o, a)
(
  model_source = verilog_udp;
  simulation_function = buffer;

  input (a) ( )
  output (o) ( )
  (
    primitive = _buf mlc_gate0 (a, o);
  )
) // end model INTCdsicore_lbz400ac_3


model INTCdsicore_lbz400ac_4
  (MGM_D1, IQ1_master, d1, ssb)
(
  model_source = verilog_udp;

  input (IQ1_master) ( )
  input (d1) ( )
  input (ssb) ( )
  output (MGM_D1) ( )
  (
    primitive = _mux mlc_gate0 (IQ1_master, mlc_sel_eq_1_net0, ssb, MGM_D1);
    primitive = _inv mlc_gate1 (d1, mlc_sel_eq_1_net0);
  )
) // end model INTCdsicore_lbz400ac_4


model i0slmn012ac1d02x4_statetable_IQ
  (IQ, a, clka, b,
   clkb, notifier)
(
  model_source = verilog_udp;

  input (a) ( data_in; )
  input (clka) ( active_high_clock; )
  input (b) ( data_in; )
  input (clkb) ( active_high_clock; )
  input (notifier) ( unused; no_fault = sa0 sa1; )
  output (IQ) ( )
  (
    primitive = _dlat mlc_latch (  ,  , clka, a, clkb, b,  , IQ);
  )
) // end model i0slmn012ac1d02x4_statetable_IQ


model i0slmn013ac1d02x5_statetable_IQ
  (IQ, a, clka, b,
   clkb, c, clkc, notifier)
(
  model_source = verilog_udp;

  input (a) ( data_in; )
  input (clka) ( active_high_clock; )
  input (b) ( data_in; )
  input (clkb) ( active_high_clock; )
  input (c) ( data_in; )
  input (clkc) ( active_high_clock; )
  input (notifier) ( unused; no_fault = sa0 sa1; )
  output (IQ) ( )
  (
    primitive = _dlat mlc_latch (  ,  , clka, a, clkb, b,
      clkc, c,  , IQ);
  )
) // end model i0slmn013ac1d02x5_statetable_IQ


model i0slmn014ac1d02x5_statetable_IQ
  (IQ, a, clka, b,
   clkb, c, clkc, d,
   clkd, notifier)
(
  model_source = verilog_udp;

  input (a) ( data_in; )
  input (clka) ( active_high_clock; )
  input (b) ( data_in; )
  input (clkb) ( active_high_clock; )
  input (c) ( data_in; )
  input (clkc) ( active_high_clock; )
  input (d) ( data_in; )
  input (clkd) ( active_high_clock; )
  input (notifier) ( unused; no_fault = sa0 sa1; )
  output (IQ) ( )
  (
    primitive = _dlat mlc_latch (  ,  , clka, a, clkb, b,
      clkc, c, clkd, d,  , IQ);
  )
) // end model i0slmn014ac1d02x5_statetable_IQ


model i0slmn015ac1d02x5_statetable_IQ
  (IQ, a, clka, b,
   clkb, c, clkc, d,
   clkd, e, clke, notifier)
(
  model_source = verilog_udp;

  input (a) ( data_in; )
  input (clka) ( active_high_clock; )
  input (b) ( data_in; )
  input (clkb) ( active_high_clock; )
  input (c) ( data_in; )
  input (clkc) ( active_high_clock; )
  input (d) ( data_in; )
  input (clkd) ( active_high_clock; )
  input (e) ( data_in; )
  input (clke) ( active_high_clock; )
  input (notifier) ( unused; no_fault = sa0 sa1; )
  output (IQ) ( )
  (
    primitive = _dlat mlc_latch (  ,  , clka, a, clkb, b,
      clkc, c, clkd, d, clke, e,  , IQ);
  )
) // end model i0slmn015ac1d02x5_statetable_IQ


model i0slmn092ac1d02x4_statetable_IQ
  (IQ, a, clkab, b,
   clkbb, notifier)
(
  model_source = verilog_udp;

  input (a) ( data_in; )
  input (clkab) ( active_low_clock; )
  input (b) ( data_in; )
  input (clkbb) ( active_low_clock; )
  input (notifier) ( unused; no_fault = sa0 sa1; )
  output (IQ) ( )
  (
    primitive = _inv mlc_C1_gate (clkab, mlc_clock_1_net);
    primitive = _inv mlc_C2_gate (clkbb, mlc_clock_2_net);
    primitive = _dlat mlc_latch (  ,  , mlc_clock_1_net, a, mlc_clock_2_net, b,  , IQ);
  )
) // end model i0slmn092ac1d02x4_statetable_IQ


model i0slmn093ac1d02x5_statetable_IQ
  (IQ, a, clkab, b,
   clkbb, c, clkcb, notifier)
(
  model_source = verilog_udp;

  input (a) ( data_in; )
  input (clkab) ( active_low_clock; )
  input (b) ( data_in; )
  input (clkbb) ( active_low_clock; )
  input (c) ( data_in; )
  input (clkcb) ( active_low_clock; )
  input (notifier) ( unused; no_fault = sa0 sa1; )
  output (IQ) ( )
  (
    primitive = _inv mlc_C1_gate (clkab, mlc_clock_1_net);
    primitive = _inv mlc_C2_gate (clkbb, mlc_clock_2_net);
    primitive = _inv mlc_C3_gate (clkcb, mlc_clock_3_net);
    primitive = _dlat mlc_latch (  ,  , mlc_clock_1_net, a, mlc_clock_2_net, b,
      mlc_clock_3_net, c,  , IQ);
  )
) // end model i0slmn093ac1d02x5_statetable_IQ


model i0slmn094ac1d02x5_statetable_IQ
  (IQ, a, clkab, b,
   clkbb, c, clkcb, d,
   clkdb, notifier)
(
  model_source = verilog_udp;

  input (a) ( data_in; )
  input (clkab) ( active_low_clock; )
  input (b) ( data_in; )
  input (clkbb) ( active_low_clock; )
  input (c) ( data_in; )
  input (clkcb) ( active_low_clock; )
  input (d) ( data_in; )
  input (clkdb) ( active_low_clock; )
  input (notifier) ( unused; no_fault = sa0 sa1; )
  output (IQ) ( )
  (
    primitive = _inv mlc_C1_gate (clkab, mlc_clock_1_net);
    primitive = _inv mlc_C2_gate (clkbb, mlc_clock_2_net);
    primitive = _inv mlc_C3_gate (clkcb, mlc_clock_3_net);
    primitive = _inv mlc_C4_gate (clkdb, mlc_clock_4_net);
    primitive = _dlat mlc_latch (  ,  , mlc_clock_1_net, a, mlc_clock_2_net, b,
      mlc_clock_3_net, c, mlc_clock_4_net, d,  , IQ);
  )
) // end model i0slmn094ac1d02x5_statetable_IQ


model i0slmnb12ac1d03x5_statetable_IQ
  (IQ, a, clka, b,
   clkb, notifier)
(
  model_source = verilog_udp;

  input (a) ( data_in; )
  input (clka) ( active_high_clock; )
  input (b) ( data_in; )
  input (clkb) ( active_high_clock; )
  input (notifier) ( unused; no_fault = sa0 sa1; )
  output (IQ) ( )
  (
    primitive = _dlat mlc_latch (  ,  , clka, a, clkb, b, IQ,  );
  )
) // end model i0slmnb12ac1d03x5_statetable_IQ


model i0slmnb13ac1d02x5_statetable_IQ
  (IQ, a, clka, b,
   clkb, c, clkc, notifier)
(
  model_source = verilog_udp;

  input (a) ( data_in; )
  input (clka) ( active_high_clock; )
  input (b) ( data_in; )
  input (clkb) ( active_high_clock; )
  input (c) ( data_in; )
  input (clkc) ( active_high_clock; )
  input (notifier) ( unused; no_fault = sa0 sa1; )
  output (IQ) ( )
  (
    primitive = _dlat mlc_latch (  ,  , clka, a, clkb, b,
      clkc, c, IQ,  );
  )
) // end model i0slmnb13ac1d02x5_statetable_IQ


model i0slmnb14ac1d02x5_statetable_IQ
  (IQ, a, clka, b,
   clkb, c, clkc, d,
   clkd, notifier)
(
  model_source = verilog_udp;

  input (a) ( data_in; )
  input (clka) ( active_high_clock; )
  input (b) ( data_in; )
  input (clkb) ( active_high_clock; )
  input (c) ( data_in; )
  input (clkc) ( active_high_clock; )
  input (d) ( data_in; )
  input (clkd) ( active_high_clock; )
  input (notifier) ( unused; no_fault = sa0 sa1; )
  output (IQ) ( )
  (
    primitive = _dlat mlc_latch (  ,  , clka, a, clkb, b,
      clkc, c, clkd, d, IQ,  );
  )
) // end model i0slmnb14ac1d02x5_statetable_IQ


model i0slmnb92ac1d02x5_statetable_IQ
  (IQ, a, clkab, b,
   clkbb, notifier)
(
  model_source = verilog_udp;

  input (a) ( data_in; )
  input (clkab) ( active_low_clock; )
  input (b) ( data_in; )
  input (clkbb) ( active_low_clock; )
  input (notifier) ( unused; no_fault = sa0 sa1; )
  output (IQ) ( )
  (
    primitive = _inv mlc_C1_gate (clkab, mlc_clock_1_net);
    primitive = _inv mlc_C2_gate (clkbb, mlc_clock_2_net);
    primitive = _dlat mlc_latch (  ,  , mlc_clock_1_net, a, mlc_clock_2_net, b, IQ,  );
  )
) // end model i0slmnb92ac1d02x5_statetable_IQ


model i0slmnb93ac1d02x5_statetable_IQ
  (IQ, a, clkab, b,
   clkbb, c, clkcb, notifier)
(
  model_source = verilog_udp;

  input (a) ( data_in; )
  input (clkab) ( active_low_clock; )
  input (b) ( data_in; )
  input (clkbb) ( active_low_clock; )
  input (c) ( data_in; )
  input (clkcb) ( active_low_clock; )
  input (notifier) ( unused; no_fault = sa0 sa1; )
  output (IQ) ( )
  (
    primitive = _inv mlc_C1_gate (clkab, mlc_clock_1_net);
    primitive = _inv mlc_C2_gate (clkbb, mlc_clock_2_net);
    primitive = _inv mlc_C3_gate (clkcb, mlc_clock_3_net);
    primitive = _dlat mlc_latch (  ,  , mlc_clock_1_net, a, mlc_clock_2_net, b,
      mlc_clock_3_net, c, IQ,  );
  )
) // end model i0slmnb93ac1d02x5_statetable_IQ


model INTCdsicore_luz010ac_0
  (MGM_EN0, clk, ssb)
(
  model_source = verilog_udp;
  simulation_function = nor;

  input (clk) ( )
  input (ssb) ( )
  output (MGM_EN0) ( )
  (
    primitive = _and mlc_gate0 (mlc_inv_net1, mlc_data_net2, MGM_EN0);
    primitive = _inv mlc_gate1 (clk, mlc_inv_net1);
    primitive = _inv mlc_gate3 (ssb, mlc_data_net2);
  )
) // end model INTCdsicore_luz010ac_0


model INTCdsicore_luz010ac_1
  (MGM_D0, si)
(
  model_source = verilog_udp;
  simulation_function = inverter;

  input (si) ( )
  output (MGM_D0) ( )
  (
    primitive = _inv mlc_gate0 (si, MGM_D0);
  )
) // end model INTCdsicore_luz010ac_1


model INTCdsicore_luz010ac_2
  (Q, C, P, CK,
   D, N)
(
  model_source = verilog_udp;
  simulation_function = latch;

  input (C) ( active_high_reset; )
  input (P) ( active_high_set; )
  input (CK) ( active_high_clock; )
  input (D) ( data_in; )
  input (N) ( unused; no_fault = sa0 sa1; )
  output (Q) ( data_out; )
  (
    primitive = _dlat mlc_latch (P, C, CK, D, Q,  );
  )
) // end model INTCdsicore_luz010ac_2


model INTCdsicore_luz010ac_3
  (MGM_EN1, clk)
(
  model_source = verilog_udp;
  simulation_function = buffer;

  input (clk) ( )
  output (MGM_EN1) ( )
  (
    primitive = _buf mlc_gate0 (clk, MGM_EN1);
  )
) // end model INTCdsicore_luz010ac_3


model INTCdsicore_luz010ac_4
  (MGM_D1, IQ1, d, ssb)
(
  model_source = verilog_udp;

  input (IQ1) ( )
  input (d) ( )
  input (ssb) ( )
  output (MGM_D1) ( )
  (
    primitive = _mux mlc_gate0 (IQ1, mlc_sel_eq_1_net0, ssb, MGM_D1);
    primitive = _inv mlc_gate1 (d, mlc_sel_eq_1_net0);
  )
) // end model INTCdsicore_luz010ac_4


model INTCdsicore_mden32ac_9
  (o1, a, b, c,
   s)
(
  model_source = verilog_udp;

  input (a) ( )
  input (b) ( )
  input (c) ( )
  input (s) ( )
  output (o1) ( )
  (
    primitive = _mux mlc_gate0 (mlc_sel_eq_0_net0, mlc_inv_net0, s, o1);
    primitive = _inv mlc_inv_gate0 (a, mlc_inv_net0);
    primitive = _or mlc_gate1 (mlc_inv_net2, mlc_data_net3, mlc_sel_eq_0_net0);
    primitive = _inv mlc_gate2 (b, mlc_inv_net2);
    primitive = _inv mlc_gate4 (c, mlc_data_net3);
  )
) // end model INTCdsicore_mden32ac_9


model INTCdsicore_mden42ac_10
  (o1, a, c, d,
   s, b)
(
  model_source = verilog_udp;

  input (a) ( )
  input (c) ( )
  input (d) ( )
  input (s) ( )
  input (b) ( )
  output (o1) ( )
  (
    primitive = _inv mlc_not_a_gate (a, mlc_not_a);
    primitive = _inv mlc_not_c_gate (c, mlc_not_c);
    primitive = _and mlc_sop_product_gate0 (mlc_not_a, mlc_not_c, mlc_product_net0_0);
    primitive = _inv mlc_not_d_gate (d, mlc_not_d);
    primitive = _and mlc_sop_product_gate1 (mlc_not_a, mlc_not_d, mlc_product_net0_1);
    primitive = _and mlc_sop_product_gate2 (mlc_not_a, s, mlc_product_net0_2);
    primitive = _inv mlc_not_s_gate (s, mlc_not_s);
    primitive = _and mlc_sop_product_gate3 (mlc_not_d, mlc_not_s, mlc_product_net0_3);
    primitive = _inv mlc_not_b_gate (b, mlc_not_b);
    primitive = _and mlc_sop_product_gate4 (s, mlc_not_b, mlc_product_net0_4);
    primitive = _and mlc_sop_product_gate5 (mlc_not_c, mlc_not_s, mlc_product_net0_5);
    primitive = _or mlc_sop_sum_gate0 (mlc_product_net0_0, mlc_product_net0_1, mlc_product_net0_2, mlc_product_net0_3, mlc_product_net0_4, mlc_product_net0_5, o1);
  )
) // end model INTCdsicore_mden42ac_10


model INTCdsicore_mdn003ac_11
  (MGM_WB_0, sa, sb, sc,
   a, b, c)
(
  model_source = verilog_udp;

  input (sa) ( )
  input (sb) ( )
  input (sc) ( )
  input (a) ( )
  input (b) ( )
  input (c) ( )
  output (MGM_WB_0) ( )
  (
    primitive = _buf mlc_z_to_x_gate (mlc_z_to_x_net, MGM_WB_0);
    primitive = _tshi pass_a (a, sa, mlc_z_to_x_net);
    primitive = _tshi pass_b (b, sb, mlc_z_to_x_net);
    primitive = _tshi pass_c (c, sc, mlc_z_to_x_net);
  )
) // end model INTCdsicore_mdn003ac_11


model INTCdsicore_mdn003ac_12
  (MGM_WB_1, sa, sb, sc)
(
  model_source = verilog_udp;

  input (sa) ( )
  input (sb) ( )
  input (sc) ( )
  output (MGM_WB_1) ( )
  (
    primitive = _and mlc_gate0 (mlc_inv_net1, mlc_data_net2, mlc_known_net);
    primitive = _inv mlc_gate1 (sa, mlc_inv_net1);
    primitive = _and mlc_gate3 (mlc_inv_net4, mlc_data_net5, mlc_data_net2);
    primitive = _inv mlc_gate4 (sb, mlc_inv_net4);
    primitive = _inv mlc_gate6 (sc, mlc_data_net5);
    primitive = _inv mlc_xgen_not_sa_gate (sa, mlc_xgen_not_sa);
    primitive = _inv mlc_xgen_not_sb_gate (sb, mlc_xgen_not_sb);
    primitive = _and mlc_xgen_sop_product_gate0 (mlc_xgen_not_sa, mlc_xgen_not_sb, mlc_xgen_product_net0_0);
    primitive = _inv mlc_xgen_not_sc_gate (sc, mlc_xgen_not_sc);
    primitive = _and mlc_xgen_sop_product_gate1 (mlc_xgen_not_sa, mlc_xgen_not_sc, mlc_xgen_product_net0_1);
    primitive = _and mlc_xgen_sop_product_gate2 (mlc_xgen_not_sb, mlc_xgen_not_sc, mlc_xgen_product_net0_2);
    primitive = _or mlc_xgen_sop_sum_gate0 (mlc_xgen_product_net0_0, mlc_xgen_product_net0_1, mlc_xgen_product_net0_2, mlc_xgen_net);
    primitive = _tsh mlc_known_to_x_gate (mlc_known_net, mlc_xgen_net, mlc_z_to_x_net);
    primitive = _buf mlc_z_to_x_gate (mlc_z_to_x_net, MGM_WB_1);
  )
) // end model INTCdsicore_mdn003ac_12


model INTCdsicore_mdn004ac_13
  (MGM_WB_0, sa, sb, sc,
   sd, a, b, c,
   d)
(
  model_source = verilog_udp;

  input (sa) ( )
  input (sb) ( )
  input (sc) ( )
  input (sd) ( )
  input (a) ( )
  input (b) ( )
  input (c) ( )
  input (d) ( )
  output (MGM_WB_0) ( )
  (
    primitive = _buf mlc_z_to_x_gate (mlc_z_to_x_net, MGM_WB_0);
    primitive = _tshi pass_a (a, sa, mlc_z_to_x_net);
    primitive = _tshi pass_b (b, sb, mlc_z_to_x_net);
    primitive = _tshi pass_c (c, sc, mlc_z_to_x_net);
    primitive = _tshi pass_d (d, sd, mlc_z_to_x_net);
  )
) // end model INTCdsicore_mdn004ac_13


model INTCdsicore_mdn004ac_14
  (MGM_WB_1, sa, sb, sc,
   sd)
(
  model_source = verilog_udp;

  input (sa) ( )
  input (sb) ( )
  input (sc) ( )
  input (sd) ( )
  output (MGM_WB_1) ( )
  (
    primitive = _and mlc_gate0 (mlc_inv_net1, mlc_data_net2, mlc_known_net);
    primitive = _inv mlc_gate1 (sa, mlc_inv_net1);
    primitive = _and mlc_gate3 (mlc_inv_net4, mlc_data_net5, mlc_data_net2);
    primitive = _inv mlc_gate4 (sb, mlc_inv_net4);
    primitive = _and mlc_gate6 (mlc_inv_net7, mlc_data_net8, mlc_data_net5);
    primitive = _inv mlc_gate7 (sc, mlc_inv_net7);
    primitive = _inv mlc_gate9 (sd, mlc_data_net8);
    primitive = _inv mlc_xgen_not_sa_gate (sa, mlc_xgen_not_sa);
    primitive = _inv mlc_xgen_not_sb_gate (sb, mlc_xgen_not_sb);
    primitive = _inv mlc_xgen_not_sc_gate (sc, mlc_xgen_not_sc);
    primitive = _and mlc_xgen_sop_product_gate0 (mlc_xgen_not_sa, mlc_xgen_not_sb, mlc_xgen_not_sc, mlc_xgen_product_net0_0);
    primitive = _inv mlc_xgen_not_sd_gate (sd, mlc_xgen_not_sd);
    primitive = _and mlc_xgen_sop_product_gate1 (mlc_xgen_not_sa, mlc_xgen_not_sb, mlc_xgen_not_sd, mlc_xgen_product_net0_1);
    primitive = _and mlc_xgen_sop_product_gate2 (mlc_xgen_not_sa, mlc_xgen_not_sc, mlc_xgen_not_sd, mlc_xgen_product_net0_2);
    primitive = _and mlc_xgen_sop_product_gate3 (mlc_xgen_not_sb, mlc_xgen_not_sc, mlc_xgen_not_sd, mlc_xgen_product_net0_3);
    primitive = _or mlc_xgen_sop_sum_gate0 (mlc_xgen_product_net0_0, mlc_xgen_product_net0_1, mlc_xgen_product_net0_2, mlc_xgen_product_net0_3, mlc_xgen_net);
    primitive = _tsh mlc_known_to_x_gate (mlc_known_net, mlc_xgen_net, mlc_z_to_x_net);
    primitive = _buf mlc_z_to_x_gate (mlc_z_to_x_net, MGM_WB_1);
  )
) // end model INTCdsicore_mdn004ac_14


model INTCdsicore_mdn005ac_15
  (MGM_WB_0, sa, sb, sc,
   sd, se, a, b,
   c, d, e)
(
  model_source = verilog_udp;

  input (sa) ( )
  input (sb) ( )
  input (sc) ( )
  input (sd) ( )
  input (se) ( )
  input (a) ( )
  input (b) ( )
  input (c) ( )
  input (d) ( )
  input (e) ( )
  output (MGM_WB_0) ( )
  (
    primitive = _buf mlc_z_to_x_gate (mlc_z_to_x_net, MGM_WB_0);
    primitive = _tshi pass_a (a, sa, mlc_z_to_x_net);
    primitive = _tshi pass_b (b, sb, mlc_z_to_x_net);
    primitive = _tshi pass_c (c, sc, mlc_z_to_x_net);
    primitive = _tshi pass_d (d, sd, mlc_z_to_x_net);
    primitive = _tshi pass_e (e, se, mlc_z_to_x_net);
  )
) // end model INTCdsicore_mdn005ac_15


model INTCdsicore_mdn005ac_16
  (MGM_WB_1, sa, sb, sc,
   sd, se)
(
  model_source = verilog_udp;

  input (sa) ( )
  input (sb) ( )
  input (sc) ( )
  input (sd) ( )
  input (se) ( )
  output (MGM_WB_1) ( )
  (
    primitive = _and mlc_gate0 (mlc_inv_net1, mlc_data_net2, mlc_known_net);
    primitive = _inv mlc_gate1 (sa, mlc_inv_net1);
    primitive = _and mlc_gate3 (mlc_inv_net4, mlc_data_net5, mlc_data_net2);
    primitive = _inv mlc_gate4 (sb, mlc_inv_net4);
    primitive = _and mlc_gate6 (mlc_inv_net7, mlc_data_net8, mlc_data_net5);
    primitive = _inv mlc_gate7 (sc, mlc_inv_net7);
    primitive = _and mlc_gate9 (mlc_inv_net10, mlc_data_net11, mlc_data_net8);
    primitive = _inv mlc_gate10 (sd, mlc_inv_net10);
    primitive = _inv mlc_gate12 (se, mlc_data_net11);
    primitive = _inv mlc_xgen_not_sa_gate (sa, mlc_xgen_not_sa);
    primitive = _inv mlc_xgen_not_sb_gate (sb, mlc_xgen_not_sb);
    primitive = _inv mlc_xgen_not_sc_gate (sc, mlc_xgen_not_sc);
    primitive = _inv mlc_xgen_not_sd_gate (sd, mlc_xgen_not_sd);
    primitive = _and mlc_xgen_sop_product_gate0 (mlc_xgen_not_sa, mlc_xgen_not_sb, mlc_xgen_not_sc, mlc_xgen_not_sd, mlc_xgen_product_net0_0);
    primitive = _inv mlc_xgen_not_se_gate (se, mlc_xgen_not_se);
    primitive = _and mlc_xgen_sop_product_gate1 (mlc_xgen_not_sa, mlc_xgen_not_sb, mlc_xgen_not_sc, mlc_xgen_not_se, mlc_xgen_product_net0_1);
    primitive = _and mlc_xgen_sop_product_gate2 (mlc_xgen_not_sa, mlc_xgen_not_sb, mlc_xgen_not_sd, mlc_xgen_not_se, mlc_xgen_product_net0_2);
    primitive = _and mlc_xgen_sop_product_gate3 (mlc_xgen_not_sa, mlc_xgen_not_sc, mlc_xgen_not_sd, mlc_xgen_not_se, mlc_xgen_product_net0_3);
    primitive = _and mlc_xgen_sop_product_gate4 (mlc_xgen_not_sb, mlc_xgen_not_sc, mlc_xgen_not_sd, mlc_xgen_not_se, mlc_xgen_product_net0_4);
    primitive = _or mlc_xgen_sop_sum_gate0 (mlc_xgen_product_net0_0, mlc_xgen_product_net0_1, mlc_xgen_product_net0_2, mlc_xgen_product_net0_3, mlc_xgen_product_net0_4, mlc_xgen_net);
    primitive = _tsh mlc_known_to_x_gate (mlc_known_net, mlc_xgen_net, mlc_z_to_x_net);
    primitive = _buf mlc_z_to_x_gate (mlc_z_to_x_net, MGM_WB_1);
  )
) // end model INTCdsicore_mdn005ac_16


model INTCdsicore_mdn006ac_17
  (MGM_WB_0, sa, sb, sc,
   sd, se, sf, a,
   b, c, d, e,
   f)
(
  model_source = verilog_udp;

  input (sa) ( )
  input (sb) ( )
  input (sc) ( )
  input (sd) ( )
  input (se) ( )
  input (sf) ( )
  input (a) ( )
  input (b) ( )
  input (c) ( )
  input (d) ( )
  input (e) ( )
  input (f) ( )
  output (MGM_WB_0) ( )
  (
    primitive = _buf mlc_z_to_x_gate (mlc_z_to_x_net, MGM_WB_0);
    primitive = _tshi pass_a (a, sa, mlc_z_to_x_net);
    primitive = _tshi pass_b (b, sb, mlc_z_to_x_net);
    primitive = _tshi pass_c (c, sc, mlc_z_to_x_net);
    primitive = _tshi pass_d (d, sd, mlc_z_to_x_net);
    primitive = _tshi pass_e (e, se, mlc_z_to_x_net);
    primitive = _tshi pass_f (f, sf, mlc_z_to_x_net);
  )
) // end model INTCdsicore_mdn006ac_17


model INTCdsicore_mdn006ac_18
  (MGM_WB_1, sa, sb, sc,
   sd, se, sf)
(
  model_source = verilog_udp;

  input (sa) ( )
  input (sb) ( )
  input (sc) ( )
  input (sd) ( )
  input (se) ( )
  input (sf) ( )
  output (MGM_WB_1) ( )
  (
    primitive = _and mlc_gate0 (mlc_inv_net1, mlc_data_net2, mlc_known_net);
    primitive = _inv mlc_gate1 (sa, mlc_inv_net1);
    primitive = _and mlc_gate3 (mlc_inv_net4, mlc_data_net5, mlc_data_net2);
    primitive = _inv mlc_gate4 (sb, mlc_inv_net4);
    primitive = _and mlc_gate6 (mlc_inv_net7, mlc_data_net8, mlc_data_net5);
    primitive = _inv mlc_gate7 (sc, mlc_inv_net7);
    primitive = _and mlc_gate9 (mlc_inv_net10, mlc_data_net11, mlc_data_net8);
    primitive = _inv mlc_gate10 (sd, mlc_inv_net10);
    primitive = _and mlc_gate12 (mlc_inv_net13, mlc_data_net14, mlc_data_net11);
    primitive = _inv mlc_gate13 (se, mlc_inv_net13);
    primitive = _inv mlc_gate15 (sf, mlc_data_net14);
    primitive = _inv mlc_xgen_not_sa_gate (sa, mlc_xgen_not_sa);
    primitive = _inv mlc_xgen_not_sb_gate (sb, mlc_xgen_not_sb);
    primitive = _inv mlc_xgen_not_sc_gate (sc, mlc_xgen_not_sc);
    primitive = _inv mlc_xgen_not_sd_gate (sd, mlc_xgen_not_sd);
    primitive = _inv mlc_xgen_not_se_gate (se, mlc_xgen_not_se);
    primitive = _and mlc_xgen_sop_product_gate0 (mlc_xgen_not_sa, mlc_xgen_not_sb, mlc_xgen_not_sc, mlc_xgen_not_sd, mlc_xgen_not_se, mlc_xgen_product_net0_0);
    primitive = _inv mlc_xgen_not_sf_gate (sf, mlc_xgen_not_sf);
    primitive = _and mlc_xgen_sop_product_gate1 (mlc_xgen_not_sa, mlc_xgen_not_sb, mlc_xgen_not_sc, mlc_xgen_not_sd, mlc_xgen_not_sf, mlc_xgen_product_net0_1);
    primitive = _and mlc_xgen_sop_product_gate2 (mlc_xgen_not_sa, mlc_xgen_not_sb, mlc_xgen_not_sc, mlc_xgen_not_se, mlc_xgen_not_sf, mlc_xgen_product_net0_2);
    primitive = _and mlc_xgen_sop_product_gate3 (mlc_xgen_not_sa, mlc_xgen_not_sb, mlc_xgen_not_sd, mlc_xgen_not_se, mlc_xgen_not_sf, mlc_xgen_product_net0_3);
    primitive = _and mlc_xgen_sop_product_gate4 (mlc_xgen_not_sa, mlc_xgen_not_sc, mlc_xgen_not_sd, mlc_xgen_not_se, mlc_xgen_not_sf, mlc_xgen_product_net0_4);
    primitive = _and mlc_xgen_sop_product_gate5 (mlc_xgen_not_sb, mlc_xgen_not_sc, mlc_xgen_not_sd, mlc_xgen_not_se, mlc_xgen_not_sf, mlc_xgen_product_net0_5);
    primitive = _or mlc_xgen_sop_sum_gate0 (mlc_xgen_product_net0_0, mlc_xgen_product_net0_1, mlc_xgen_product_net0_2, mlc_xgen_product_net0_3, mlc_xgen_product_net0_4, mlc_xgen_product_net0_5, mlc_xgen_net);
    primitive = _tsh mlc_known_to_x_gate (mlc_known_net, mlc_xgen_net, mlc_z_to_x_net);
    primitive = _buf mlc_z_to_x_gate (mlc_z_to_x_net, MGM_WB_1);
  )
) // end model INTCdsicore_mdn006ac_18


model INTCdsicore_mdn008ac_19
  (MGM_WB_0, sa, sb, sc,
   sd, se, sf, sg,
   sh, a, b, c,
   d, e, f, g,
   h)
(
  model_source = verilog_udp;

  input (sa) ( )
  input (sb) ( )
  input (sc) ( )
  input (sd) ( )
  input (se) ( )
  input (sf) ( )
  input (sg) ( )
  input (sh) ( )
  input (a) ( )
  input (b) ( )
  input (c) ( )
  input (d) ( )
  input (e) ( )
  input (f) ( )
  input (g) ( )
  input (h) ( )
  output (MGM_WB_0) ( )
  (
    primitive = _buf mlc_z_to_x_gate (mlc_z_to_x_net, MGM_WB_0);
    primitive = _tshi pass_a (a, sa, mlc_z_to_x_net);
    primitive = _tshi pass_b (b, sb, mlc_z_to_x_net);
    primitive = _tshi pass_c (c, sc, mlc_z_to_x_net);
    primitive = _tshi pass_d (d, sd, mlc_z_to_x_net);
    primitive = _tshi pass_e (e, se, mlc_z_to_x_net);
    primitive = _tshi pass_f (f, sf, mlc_z_to_x_net);
    primitive = _tshi pass_g (g, sg, mlc_z_to_x_net);
    primitive = _tshi pass_h (h, sh, mlc_z_to_x_net);
  )
) // end model INTCdsicore_mdn008ac_19


model INTCdsicore_mdn008ac_20
  (MGM_WB_1, sa, sb, sc,
   sd, se, sf, sg,
   sh)
(
  model_source = verilog_udp;

  input (sa) ( )
  input (sb) ( )
  input (sc) ( )
  input (sd) ( )
  input (se) ( )
  input (sf) ( )
  input (sg) ( )
  input (sh) ( )
  output (MGM_WB_1) ( )
  (
    primitive = _and mlc_gate0 (mlc_inv_net1, mlc_data_net2, mlc_known_net);
    primitive = _inv mlc_gate1 (sa, mlc_inv_net1);
    primitive = _and mlc_gate3 (mlc_inv_net4, mlc_data_net5, mlc_data_net2);
    primitive = _inv mlc_gate4 (sb, mlc_inv_net4);
    primitive = _and mlc_gate6 (mlc_inv_net7, mlc_data_net8, mlc_data_net5);
    primitive = _inv mlc_gate7 (sc, mlc_inv_net7);
    primitive = _and mlc_gate9 (mlc_inv_net10, mlc_data_net11, mlc_data_net8);
    primitive = _inv mlc_gate10 (sd, mlc_inv_net10);
    primitive = _and mlc_gate12 (mlc_inv_net13, mlc_data_net14, mlc_data_net11);
    primitive = _inv mlc_gate13 (se, mlc_inv_net13);
    primitive = _and mlc_gate15 (mlc_inv_net16, mlc_data_net17, mlc_data_net14);
    primitive = _inv mlc_gate16 (sf, mlc_inv_net16);
    primitive = _and mlc_gate18 (mlc_inv_net19, mlc_data_net20, mlc_data_net17);
    primitive = _inv mlc_gate19 (sg, mlc_inv_net19);
    primitive = _inv mlc_gate21 (sh, mlc_data_net20);
    primitive = _inv mlc_xgen_not_sa_gate (sa, mlc_xgen_not_sa);
    primitive = _inv mlc_xgen_not_sb_gate (sb, mlc_xgen_not_sb);
    primitive = _inv mlc_xgen_not_sc_gate (sc, mlc_xgen_not_sc);
    primitive = _inv mlc_xgen_not_sd_gate (sd, mlc_xgen_not_sd);
    primitive = _inv mlc_xgen_not_se_gate (se, mlc_xgen_not_se);
    primitive = _inv mlc_xgen_not_sf_gate (sf, mlc_xgen_not_sf);
    primitive = _inv mlc_xgen_not_sg_gate (sg, mlc_xgen_not_sg);
    primitive = _and mlc_xgen_sop_product_gate0 (mlc_xgen_not_sa, mlc_xgen_not_sb, mlc_xgen_not_sc, mlc_xgen_not_sd, mlc_xgen_not_se, mlc_xgen_not_sf,
      mlc_xgen_not_sg, mlc_xgen_product_net0_0);
    primitive = _inv mlc_xgen_not_sh_gate (sh, mlc_xgen_not_sh);
    primitive = _and mlc_xgen_sop_product_gate1 (mlc_xgen_not_sa, mlc_xgen_not_sb, mlc_xgen_not_sc, mlc_xgen_not_sd, mlc_xgen_not_se, mlc_xgen_not_sf,
      mlc_xgen_not_sh, mlc_xgen_product_net0_1);
    primitive = _and mlc_xgen_sop_product_gate2 (mlc_xgen_not_sa, mlc_xgen_not_sb, mlc_xgen_not_sc, mlc_xgen_not_sd, mlc_xgen_not_se, mlc_xgen_not_sg,
      mlc_xgen_not_sh, mlc_xgen_product_net0_2);
    primitive = _and mlc_xgen_sop_product_gate3 (mlc_xgen_not_sa, mlc_xgen_not_sb, mlc_xgen_not_sc, mlc_xgen_not_sd, mlc_xgen_not_sf, mlc_xgen_not_sg,
      mlc_xgen_not_sh, mlc_xgen_product_net0_3);
    primitive = _and mlc_xgen_sop_product_gate4 (mlc_xgen_not_sa, mlc_xgen_not_sb, mlc_xgen_not_sc, mlc_xgen_not_se, mlc_xgen_not_sf, mlc_xgen_not_sg,
      mlc_xgen_not_sh, mlc_xgen_product_net0_4);
    primitive = _and mlc_xgen_sop_product_gate5 (mlc_xgen_not_sa, mlc_xgen_not_sb, mlc_xgen_not_sd, mlc_xgen_not_se, mlc_xgen_not_sf, mlc_xgen_not_sg,
      mlc_xgen_not_sh, mlc_xgen_product_net0_5);
    primitive = _and mlc_xgen_sop_product_gate6 (mlc_xgen_not_sa, mlc_xgen_not_sc, mlc_xgen_not_sd, mlc_xgen_not_se, mlc_xgen_not_sf, mlc_xgen_not_sg,
      mlc_xgen_not_sh, mlc_xgen_product_net0_6);
    primitive = _and mlc_xgen_sop_product_gate7 (mlc_xgen_not_sb, mlc_xgen_not_sc, mlc_xgen_not_sd, mlc_xgen_not_se, mlc_xgen_not_sf, mlc_xgen_not_sg,
      mlc_xgen_not_sh, mlc_xgen_product_net0_7);
    primitive = _or mlc_xgen_sop_sum_gate0 (mlc_xgen_product_net0_0, mlc_xgen_product_net0_1, mlc_xgen_product_net0_2, mlc_xgen_product_net0_3, mlc_xgen_product_net0_4, mlc_xgen_product_net0_5,
      mlc_xgen_product_net0_6, mlc_xgen_product_net0_7, mlc_xgen_net);
    primitive = _tsh mlc_known_to_x_gate (mlc_known_net, mlc_xgen_net, mlc_z_to_x_net);
    primitive = _buf mlc_z_to_x_gate (mlc_z_to_x_net, MGM_WB_1);
  )
) // end model INTCdsicore_mdn008ac_20


model INTCdsicore_mdna22ac_21
  (out0, a, b, c)
(
  model_source = verilog_udp;

  input (a) ( )
  input (b) ( )
  input (c) ( )
  output (out0) ( )
  (
    primitive = _xor mlc_gate0 (a, mlc_data_net0, out0);
    primitive = _and mlc_gate1 (b, c, mlc_data_net0);
  )
) // end model INTCdsicore_mdna22ac_21


model INTCdsicore_mdna82ac_22
  (out0, a, b, c)
(
  model_source = verilog_udp;

  input (a) ( )
  input (b) ( )
  input (c) ( )
  output (out0) ( )
  (
    primitive = _xnor mlc_gate0 (a, mlc_data_net0, out0);
    primitive = _and mlc_gate1 (b, c, mlc_data_net0);
  )
) // end model INTCdsicore_mdna82ac_22


model INTCdsicore_mdno22ac_23
  (out0, a, b, c)
(
  model_source = verilog_udp;

  input (a) ( )
  input (b) ( )
  input (c) ( )
  output (out0) ( )
  (
    primitive = _xor mlc_gate0 (a, mlc_data_net0, out0);
    primitive = _or mlc_gate1 (b, c, mlc_data_net0);
  )
) // end model INTCdsicore_mdno22ac_23


model INTCdsicore_mxn022ac_24
  (o1, a, b, sa)
(
  model_source = verilog_udp;

  input (a) ( )
  input (b) ( )
  input (sa) ( )
  output (o1) ( )
  (
    primitive = _mux mlc_gate0 (mlc_inv_net0, mlc_sel_eq_1_net0, sa, o1);
    primitive = _inv mlc_inv_gate0 (b, mlc_inv_net0);
    primitive = _inv mlc_gate1 (a, mlc_sel_eq_1_net0);
  )
) // end model INTCdsicore_mxn022ac_24


model INTCdsicore_rrn042ac_25
  (carry, int1, int2, int3,
   int4, int5, int6, int7,
   int8, int9)
(
  model_source = verilog_udp;
  simulation_function = or;

  input (int1) ( )
  input (int2) ( )
  input (int3) ( )
  input (int4) ( )
  input (int5) ( )
  input (int6) ( )
  input (int7) ( )
  input (int8) ( )
  input (int9) ( )
  output (carry) ( )
  (
    primitive = _or mlc_gate0 (int1, mlc_data_net0, carry);
    primitive = _or mlc_gate1 (int2, mlc_data_net1, mlc_data_net0);
    primitive = _or mlc_gate2 (int3, mlc_data_net2, mlc_data_net1);
    primitive = _or mlc_gate3 (int4, mlc_data_net3, mlc_data_net2);
    primitive = _or mlc_gate4 (int5, mlc_data_net4, mlc_data_net3);
    primitive = _or mlc_gate5 (int6, mlc_data_net5, mlc_data_net4);
    primitive = _or mlc_gate6 (int7, mlc_data_net6, mlc_data_net5);
    primitive = _or mlc_gate7 (int8, int9, mlc_data_net6);
  )
) // end model INTCdsicore_rrn042ac_25


model INTCdsicore_rrn042ac_26
  (carryout, b, c, d)
(
  model_source = verilog_udp;

  input (b) ( )
  input (c) ( )
  input (d) ( )
  output (carryout) ( )
  (
    primitive = _and mlc_sop_product_gate0 (c, d, mlc_product_net0_0);
    primitive = _and mlc_sop_product_gate1 (b, d, mlc_product_net0_1);
    primitive = _and mlc_sop_product_gate2 (b, c, mlc_product_net0_2);
    primitive = _or mlc_sop_sum_gate0 (mlc_product_net0_0, mlc_product_net0_1, mlc_product_net0_2, carryout);
  )
) // end model INTCdsicore_rrn042ac_26


model INTCdsicore_rrn042ac_27
  (int1, b, c, carryin,
   d)
(
  model_source = verilog_udp;
  simulation_function = and;

  input (b) ( data_in_inv; )
  input (c) ( data_in_inv; )
  input (carryin) ( )
  input (d) ( )
  output (int1) ( )
  (
    primitive = _and mlc_gate0 (mlc_inv_net1, mlc_data_net2, int1);
    primitive = _inv mlc_gate1 (b, mlc_inv_net1);
    primitive = _and mlc_gate3 (mlc_inv_net4, mlc_data_net5, mlc_data_net2);
    primitive = _inv mlc_gate4 (c, mlc_inv_net4);
    primitive = _and mlc_gate6 (carryin, d, mlc_data_net5);
  )
) // end model INTCdsicore_rrn042ac_27


model INTCdsicore_rrn042ac_28
  (int2, b, c, carryin,
   d)
(
  model_source = verilog_udp;
  simulation_function = and;

  input (b) ( data_in_inv; )
  input (c) ( )
  input (carryin) ( )
  input (d) ( data_in_inv; )
  output (int2) ( )
  (
    primitive = _and mlc_gate0 (mlc_inv_net1, mlc_data_net2, int2);
    primitive = _inv mlc_gate1 (b, mlc_inv_net1);
    primitive = _and mlc_gate3 (c, mlc_data_net3, mlc_data_net2);
    primitive = _and mlc_gate4 (carryin, mlc_data_net4, mlc_data_net3);
    primitive = _inv mlc_gate5 (d, mlc_data_net4);
  )
) // end model INTCdsicore_rrn042ac_28


model INTCdsicore_rrn042ac_29
  (int3, b, c, carryin,
   d)
(
  model_source = verilog_udp;
  simulation_function = and;

  input (b) ( )
  input (c) ( data_in_inv; )
  input (carryin) ( )
  input (d) ( data_in_inv; )
  output (int3) ( )
  (
    primitive = _and mlc_gate0 (b, mlc_data_net0, int3);
    primitive = _and mlc_gate1 (mlc_inv_net2, mlc_data_net3, mlc_data_net0);
    primitive = _inv mlc_gate2 (c, mlc_inv_net2);
    primitive = _and mlc_gate4 (carryin, mlc_data_net4, mlc_data_net3);
    primitive = _inv mlc_gate5 (d, mlc_data_net4);
  )
) // end model INTCdsicore_rrn042ac_29


model INTCdsicore_rrn042ac_30
  (int4, a, b, c,
   d)
(
  model_source = verilog_udp;
  simulation_function = and;

  input (a) ( )
  input (b) ( data_in_inv; )
  input (c) ( data_in_inv; )
  input (d) ( )
  output (int4) ( )
  (
    primitive = _and mlc_gate0 (a, mlc_data_net0, int4);
    primitive = _and mlc_gate1 (mlc_inv_net2, mlc_data_net3, mlc_data_net0);
    primitive = _inv mlc_gate2 (b, mlc_inv_net2);
    primitive = _and mlc_gate4 (mlc_inv_net5, d, mlc_data_net3);
    primitive = _inv mlc_gate5 (c, mlc_inv_net5);
  )
) // end model INTCdsicore_rrn042ac_30


model INTCdsicore_rrn042ac_31
  (int7, a, b, c,
   d)
(
  model_source = verilog_udp;
  simulation_function = and;

  input (a) ( )
  input (b) ( )
  input (c) ( data_in_inv; )
  input (d) ( data_in_inv; )
  output (int7) ( )
  (
    primitive = _and mlc_gate0 (a, mlc_data_net0, int7);
    primitive = _and mlc_gate1 (b, mlc_data_net1, mlc_data_net0);
    primitive = _and mlc_gate2 (mlc_inv_net3, mlc_data_net4, mlc_data_net1);
    primitive = _inv mlc_gate3 (c, mlc_inv_net3);
    primitive = _inv mlc_gate5 (d, mlc_data_net4);
  )
) // end model INTCdsicore_rrn042ac_31


model INTCdsicore_rrn042ac_32
  (int8, b, c, carryin,
   d)
(
  model_source = verilog_udp;
  simulation_function = and;

  input (b) ( )
  input (c) ( )
  input (carryin) ( )
  input (d) ( )
  output (int8) ( )
  (
    primitive = _and mlc_gate0 (b, mlc_data_net0, int8);
    primitive = _and mlc_gate1 (c, mlc_data_net1, mlc_data_net0);
    primitive = _and mlc_gate2 (carryin, d, mlc_data_net1);
  )
) // end model INTCdsicore_rrn042ac_32


model INTCdsicore_rrn042ac_33
  (sum, a, b, c,
   carryin, d)
(
  model_source = verilog_udp;
  simulation_function = xor;

  input (a) ( )
  input (b) ( )
  input (c) ( )
  input (carryin) ( )
  input (d) ( )
  output (sum) ( )
  (
    primitive = _xor mlc_gate0 (a, mlc_data_net0, sum);
    primitive = _xor mlc_gate1 (b, mlc_data_net1, mlc_data_net0);
    primitive = _xor mlc_gate2 (c, mlc_data_net2, mlc_data_net1);
    primitive = _xor mlc_gate3 (carryin, d, mlc_data_net2);
  )
) // end model INTCdsicore_rrn042ac_33


model INTCdsicore_ru0023ac_34
  (sum, a, b, c)
(
  model_source = verilog_udp;
  simulation_function = xor;

  input (a) ( )
  input (b) ( )
  input (c) ( )
  output (sum) ( )
  (
    primitive = _xor mlc_gate0 (a, mlc_data_net0, sum);
    primitive = _xor mlc_gate1 (b, c, mlc_data_net0);
  )
) // end model INTCdsicore_ru0023ac_34


model INTCdsicore_ru3023ac_35
  (carryb, a, b, c)
(
  model_source = verilog_udp;

  input (a) ( )
  input (b) ( )
  input (c) ( )
  output (carryb) ( )
  (
    primitive = _inv mlc_not_a_gate (a, mlc_not_a);
    primitive = _inv mlc_not_b_gate (b, mlc_not_b);
    primitive = _and mlc_sop_product_gate0 (mlc_not_a, mlc_not_b, mlc_product_net0_0);
    primitive = _inv mlc_not_c_gate (c, mlc_not_c);
    primitive = _and mlc_sop_product_gate1 (mlc_not_a, mlc_not_c, mlc_product_net0_1);
    primitive = _and mlc_sop_product_gate2 (mlc_not_b, mlc_not_c, mlc_product_net0_2);
    primitive = _or mlc_sop_sum_gate0 (mlc_product_net0_0, mlc_product_net0_1, mlc_product_net0_2, carryb);
  )
) // end model INTCdsicore_ru3023ac_35


model INTCdsicore_ru3023ac_36
  (sumb, a, b, c)
(
  model_source = verilog_udp;

  input (a) ( )
  input (b) ( )
  input (c) ( )
  output (sumb) ( )
  (
    primitive = _xnor mlc_gate0 (a, mlc_data_net0, sumb);
    primitive = _xor mlc_gate1 (b, c, mlc_data_net0);
  )
) // end model INTCdsicore_ru3023ac_36


model INTCdsicore_aoi022rc_func
  (a, b, c, d,
   o1)
(
  model_source = verilog_module;

  input (a) ( )
  input (b) ( )
  input (c) ( )
  input (d) ( )
  output (o1) ( )
  (
    instance = INTCdsicore_aoi022rc_0 inst1 (o1, a, c, d, b);
  )
) // end model INTCdsicore_aoi022rc_func


model INTCdsicore_cilba2ac_func
  (clk, clkout, enb, notifier)
(
  model_source = verilog_module;

  input (clk) ( active_low_clock; )
  input (enb) ( )
  input (notifier) ( )
  output (clkout) ( )
  (
    instance = INTCdsicore_cilba2ac_1 inst1 (MGM_EN0, clk);
    instance = INTCdsicore_cilba2ac_1 inst2 (MGM_D0, enb);
    instance = INTCdsicore_cilba2ac_N_IQ_LATCH_UDP inst3 (IQL, mlc_n0, mlc_n1, MGM_EN0, MGM_D0, notifier);
    primitive = _tie0 mlc_tie0_1 (mlc_n0);
    primitive = _tie0 mlc_tie0_2 (mlc_n1);
    instance = INTCdsicore_cilba2ac_2 inst4 (clkout, IQL, clk);
  )
) // end model INTCdsicore_cilba2ac_func


model INTCdsicore_cirbc0ac_func
  (clk, clkout, en0, en1,
   fd, rd, notifier)
(
  model_source = verilog_module;

  input (clk) ( active_low_clock; )
  input (en0) ( )
  input (en1) ( )
  input (fd) ( unused; no_fault = sa0 sa1; )
  input (rd) ( unused; no_fault = sa0 sa1; )
  input (notifier) ( )
  output (clkout) ( )
  (
    instance = INTCdsicore_cilba2ac_1 inst1 (MGM_EN0, clk);
    instance = INTCdsicore_cirbc0ac_3 inst2 (MGM_D0, en0, en1);
    instance = INTCdsicore_cilba2ac_N_IQ_LATCH_UDP inst3 (n0, mlc_n0, mlc_n1, MGM_EN0, MGM_D0, notifier);
    primitive = _tie0 mlc_tie0_1 (mlc_n0);
    primitive = _tie0 mlc_tie0_2 (mlc_n1);
    instance = INTCdsicore_cilba2ac_2 inst4 (clkout, clk, n0);
  )
) // end model INTCdsicore_cirbc0ac_func


model INTCdsicore_cirbc4ac_func
  (clk, clkout, enb, fd,
   rd, notifier)
(
  model_source = verilog_module;

  input (clk) ( active_low_clock; )
  input (enb) ( )
  input (fd) ( unused; no_fault = sa0 sa1; )
  input (rd) ( unused; no_fault = sa0 sa1; )
  input (notifier) ( )
  output (clkout) ( )
  (
    instance = INTCdsicore_cilba2ac_1 inst1 (MGM_EN0, clk);
    instance = INTCdsicore_cilba2ac_1 inst2 (MGM_D0, enb);
    instance = INTCdsicore_cilba2ac_N_IQ_LATCH_UDP inst3 (n0, mlc_n0, mlc_n1, MGM_EN0, MGM_D0, notifier);
    primitive = _tie0 mlc_tie0_1 (mlc_n0);
    primitive = _tie0 mlc_tie0_2 (mlc_n1);
    instance = INTCdsicore_cilba2ac_2 inst4 (clkout, clk, n0);
  )
) // end model INTCdsicore_cirbc4ac_func


model INTCdsicore_cirbc5ac_func
  (clk, clkout, enb, fd,
   rd, teb, notifier)
(
  model_source = verilog_module;

  input (clk) ( active_low_clock; )
  input (enb) ( )
  input (fd) ( unused; no_fault = sa0 sa1; )
  input (rd) ( unused; no_fault = sa0 sa1; )
  input (teb) ( )
  input (notifier) ( )
  output (clkout) ( )
  (
    instance = INTCdsicore_cilba2ac_1 inst1 (MGM_EN0, clk);
    instance = INTCdsicore_cirbc5ac_4 inst2 (MGM_D0, enb, teb);
    instance = INTCdsicore_cilba2ac_N_IQ_LATCH_UDP inst3 (n0, mlc_n0, mlc_n1, MGM_EN0, MGM_D0, notifier);
    primitive = _tie0 mlc_tie0_1 (mlc_n0);
    primitive = _tie0 mlc_tie0_2 (mlc_n1);
    instance = INTCdsicore_cilba2ac_2 inst4 (clkout, clk, n0);
  )
) // end model INTCdsicore_cirbc5ac_func


model INTCdsicore_cirbc6ac_func
  (clk, clkout, en, fd,
   rd, te, notifier)
(
  model_source = verilog_module;

  input (clk) ( active_low_clock; )
  input (en) ( )
  input (fd) ( unused; no_fault = sa0 sa1; )
  input (rd) ( unused; no_fault = sa0 sa1; )
  input (te) ( )
  input (notifier) ( )
  output (clkout) ( )
  (
    instance = INTCdsicore_cilba2ac_1 inst1 (MGM_EN0, clk);
    instance = INTCdsicore_cirbc0ac_3 inst2 (MGM_D0, en, te);
    instance = INTCdsicore_cilba2ac_N_IQ_LATCH_UDP inst3 (n0, mlc_n0, mlc_n1, MGM_EN0, MGM_D0, notifier);
    primitive = _tie0 mlc_tie0_1 (mlc_n0);
    primitive = _tie0 mlc_tie0_2 (mlc_n1);
    instance = INTCdsicore_cirbc6ac_5 inst4 (clkout, clk, n0);
  )
) // end model INTCdsicore_cirbc6ac_func


model INTCdsicore_cirbc8ac_func
  (clk, clkout, en, fd,
   rd, te, notifier)
(
  model_source = verilog_module;

  input (clk) ( active_high_clock; )
  input (en) ( )
  input (fd) ( unused; no_fault = sa0 sa1; )
  input (rd) ( unused; no_fault = sa0 sa1; )
  input (te) ( )
  input (notifier) ( )
  output (clkout) ( )
  (
    instance = INTCdsicore_cirbc8ac_6 inst1 (MGM_EN0, clk);
    instance = INTCdsicore_cirbc0ac_3 inst2 (MGM_D0, en, te);
    instance = INTCdsicore_cilba2ac_N_IQ_LATCH_UDP inst3 (n0, mlc_n0, mlc_n1, MGM_EN0, MGM_D0, notifier);
    primitive = _tie0 mlc_tie0_1 (mlc_n0);
    primitive = _tie0 mlc_tie0_2 (mlc_n1);
    instance = INTCdsicore_cirbc8ac_7 inst4 (clkout, clk, n0);
  )
) // end model INTCdsicore_cirbc8ac_func


model INTCdsicore_clb0a2rc_func
  (clk, clkout, en)
(
  model_source = verilog_module;
  simulation_function = and;

  input (clk) ( )
  input (en) ( )
  output (clkout) ( )
  (
    instance = INTCdsicore_cilba2ac_2 inst1 (clkout, clk, en);
  )
) // end model INTCdsicore_clb0a2rc_func


model INTCdsicore_fuy000rc_func
  (clk, d, o, si,
   ssb, notifier)
(
  model_source = verilog_module;

  input (clk) ( posedge_clock; )
  input (d) ( )
  input (si) ( )
  input (ssb) ( )
  input (notifier) ( )
  output (o) ( )
  (
    instance = INTCdsicore_cirbc8ac_6 inst1 (MGM_CLK0, clk);
    instance = INTCdsicore_fuy000rc_8 inst2 (MGM_D0, d, si, ssb);
    instance = INTCdsicore_fuy000rc_N_IQ_FF_UDP inst3 (IQ, mlc_n0, mlc_n1, MGM_CLK0, MGM_D0, notifier);
    primitive = _tie0 mlc_tie0_1 (mlc_n0);
    primitive = _tie0 mlc_tie0_2 (mlc_n1);
    instance = INTCdsicore_cirbc8ac_6 inst4 (o, IQ);
  )
) // end model INTCdsicore_fuy000rc_func


model INTCdsicore_fuz000rc_func
  (clk, d, o, si,
   so, ssb, notifier)
(
  model_source = verilog_module;

  input (clk) ( posedge_clock; )
  input (d) ( )
  input (si) ( )
  input (ssb) ( )
  input (notifier) ( )
  output (o) ( )
  output (so) ( )
  (
    instance = INTCdsicore_cirbc8ac_6 inst1 (MGM_CLK0, clk);
    instance = INTCdsicore_fuy000rc_8 inst2 (MGM_D0, d, si, ssb);
    instance = INTCdsicore_fuy000rc_N_IQ_FF_UDP inst3 (IQ, mlc_n0, mlc_n1, MGM_CLK0, MGM_D0, notifier);
    primitive = _tie0 mlc_tie0_1 (mlc_n0);
    primitive = _tie0 mlc_tie0_2 (mlc_n1);
    instance = INTCdsicore_cirbc8ac_6 inst4 (o, IQ);
    instance = INTCdsicore_cirbc8ac_6 inst5 (so, IQ);
  )
) // end model INTCdsicore_fuz000rc_func


model INTCdsicore_fvz003rc_func
  (clk, d, o, rb,
   si, so, ssb, notifier)
(
  model_source = verilog_module;

  input (clk) ( posedge_clock; )
  input (d) ( )
  input (rb) ( active_low_reset; )
  input (si) ( )
  input (ssb) ( )
  input (notifier) ( )
  output (o) ( )
  output (so) ( )
  (
    instance = INTCdsicore_cirbc8ac_6 inst1 (MGM_CLK0, clk);
    instance = INTCdsicore_cilba2ac_1 inst2 (MGM_C0, rb);
    instance = INTCdsicore_fuy000rc_8 inst3 (MGM_D0, d, si, ssb);
    instance = INTCdsicore_fuy000rc_N_IQ_FF_UDP inst4 (IQ, MGM_C0, mlc_n0, MGM_CLK0, MGM_D0, notifier);
    primitive = _tie0 mlc_tie0_1 (mlc_n0);
    instance = INTCdsicore_cirbc8ac_6 inst5 (o, IQ);
    instance = INTCdsicore_cirbc8ac_6 inst6 (so, IQ);
  )
) // end model INTCdsicore_fvz003rc_func


model INTCdsicore_inv000rc_func
  (a, o1)
(
  model_source = verilog_module;
  simulation_function = inverter;

  input (a) ( )
  output (o1) ( )
  (
    instance = INTCdsicore_cilba2ac_1 inst1 (o1, a);
  )
) // end model INTCdsicore_inv000rc_func


model INTCdsicore_lbn080ac_func
  (clkb, d, o, notifier)
(
  model_source = verilog_module;

  input (clkb) ( active_low_clock; )
  input (d) ( )
  input (notifier) ( )
  output (o) ( )
  (
    instance = INTCdsicore_cilba2ac_1 inst1 (MGM_EN0, clkb);
    instance = INTCdsicore_cirbc8ac_6 inst2 (MGM_D0, d);
    instance = INTCdsicore_cilba2ac_N_IQ_LATCH_UDP inst3 (IQ, mlc_n0, mlc_n1, MGM_EN0, MGM_D0, notifier);
    primitive = _tie0 mlc_tie0_1 (mlc_n0);
    primitive = _tie0 mlc_tie0_2 (mlc_n1);
    instance = INTCdsicore_cirbc8ac_6 inst4 (o, IQ);
  )
) // end model INTCdsicore_lbn080ac_func


model INTCdsicore_lbn280ac_func
  (clkb, d1, d2, o1,
   o2, notifier0, notifier1)
(
  model_source = verilog_module;

  input (clkb) ( active_low_clock; )
  input (d1) ( )
  input (d2) ( )
  input (notifier0) ( )
  input (notifier1) ( )
  output (o1) ( )
  output (o2) ( )
  (
    instance = INTCdsicore_cilba2ac_1 inst1 (MGM_EN0, clkb);
    instance = INTCdsicore_cirbc8ac_6 inst2 (MGM_D0, d1);
    instance = INTCdsicore_cilba2ac_N_IQ_LATCH_UDP inst3 (IQ1, mlc_n0, mlc_n1, MGM_EN0, MGM_D0, notifier0);
    primitive = _tie0 mlc_tie0_1 (mlc_n0);
    primitive = _tie0 mlc_tie0_2 (mlc_n1);
    instance = INTCdsicore_cilba2ac_1 inst4 (MGM_EN1, clkb);
    instance = INTCdsicore_cirbc8ac_6 inst5 (MGM_D1, d2);
    instance = INTCdsicore_cilba2ac_N_IQ_LATCH_UDP inst6 (IQ2, mlc_n2, mlc_n3, MGM_EN1, MGM_D1, notifier1);
    primitive = _tie0 mlc_tie0_3 (mlc_n2);
    primitive = _tie0 mlc_tie0_4 (mlc_n3);
    instance = INTCdsicore_cirbc8ac_6 inst7 (o1, IQ1);
    instance = INTCdsicore_cirbc8ac_6 inst8 (o2, IQ2);
  )
) // end model INTCdsicore_lbn280ac_func


model INTCdsicore_lbn480ac_func
  (clkb, d1, d2, d3,
   d4, o1, o2, o3,
   o4, notifier0, notifier1, notifier2,
   notifier3)
(
  model_source = verilog_module;

  input (clkb) ( active_low_clock; )
  input (d1) ( )
  input (d2) ( )
  input (d3) ( )
  input (d4) ( )
  input (notifier0) ( )
  input (notifier1) ( )
  input (notifier2) ( )
  input (notifier3) ( )
  output (o1) ( )
  output (o2) ( )
  output (o3) ( )
  output (o4) ( )
  (
    instance = INTCdsicore_cilba2ac_1 inst1 (MGM_EN0, clkb);
    instance = INTCdsicore_cirbc8ac_6 inst2 (MGM_D0, d1);
    instance = INTCdsicore_cilba2ac_N_IQ_LATCH_UDP inst3 (IQ1, mlc_n0, mlc_n1, MGM_EN0, MGM_D0, notifier0);
    primitive = _tie0 mlc_tie0_1 (mlc_n0);
    primitive = _tie0 mlc_tie0_2 (mlc_n1);
    instance = INTCdsicore_cilba2ac_1 inst4 (MGM_EN1, clkb);
    instance = INTCdsicore_cirbc8ac_6 inst5 (MGM_D1, d2);
    instance = INTCdsicore_cilba2ac_N_IQ_LATCH_UDP inst6 (IQ2, mlc_n2, mlc_n3, MGM_EN1, MGM_D1, notifier1);
    primitive = _tie0 mlc_tie0_3 (mlc_n2);
    primitive = _tie0 mlc_tie0_4 (mlc_n3);
    instance = INTCdsicore_cilba2ac_1 inst7 (MGM_EN2, clkb);
    instance = INTCdsicore_cirbc8ac_6 inst8 (MGM_D2, d3);
    instance = INTCdsicore_cilba2ac_N_IQ_LATCH_UDP inst9 (IQ3, mlc_n4, mlc_n5, MGM_EN2, MGM_D2, notifier2);
    primitive = _tie0 mlc_tie0_5 (mlc_n4);
    primitive = _tie0 mlc_tie0_6 (mlc_n5);
    instance = INTCdsicore_cilba2ac_1 inst10 (MGM_EN3, clkb);
    instance = INTCdsicore_cirbc8ac_6 inst11 (MGM_D3, d4);
    instance = INTCdsicore_cilba2ac_N_IQ_LATCH_UDP inst12 (IQ4, mlc_n6, mlc_n7, MGM_EN3, MGM_D3, notifier3);
    primitive = _tie0 mlc_tie0_7 (mlc_n6);
    primitive = _tie0 mlc_tie0_8 (mlc_n7);
    instance = INTCdsicore_cirbc8ac_6 inst13 (o1, IQ1);
    instance = INTCdsicore_cirbc8ac_6 inst14 (o2, IQ2);
    instance = INTCdsicore_cirbc8ac_6 inst15 (o3, IQ3);
    instance = INTCdsicore_cirbc8ac_6 inst16 (o4, IQ4);
  )
) // end model INTCdsicore_lbn480ac_func


model INTCdsicore_lbz000ac_func
  (clk, d, o, si,
   so, ssb, notifier)
(
  model_source = verilog_module;

  input (clk) ( )
  input (d) ( )
  input (si) ( )
  input (ssb) ( )
  input (notifier) ( )
  output (o) ( )
  output (so) ( )
  (
    instance = INTCdsicore_lbz000ac_0 inst1 (MGM_EN0, clk, ssb);
    instance = INTCdsicore_lbz000ac_1 inst2 (MGM_D0, si);
    instance = INTCdsicore_lbz000ac_2 inst3 (IQ1, mlc_n0, mlc_n1, MGM_EN0, MGM_D0, notifier);
    primitive = _tie0 mlc_tie0_1 (mlc_n0);
    primitive = _tie0 mlc_tie0_2 (mlc_n1);
    instance = INTCdsicore_lbz000ac_1 inst4 (MGM_EN1, clk);
    instance = INTCdsicore_lbz000ac_3 inst5 (MGM_D1, IQ1, d, ssb);
    instance = INTCdsicore_lbz000ac_2 inst6 (IQ, mlc_n2, mlc_n3, MGM_EN1, MGM_D1, notifier);
    primitive = _tie0 mlc_tie0_3 (mlc_n2);
    primitive = _tie0 mlc_tie0_4 (mlc_n3);
    instance = INTCdsicore_lbz000ac_1 inst7 (o, IQ);
    instance = INTCdsicore_lbz000ac_1 inst8 (so, IQ);
  )
) // end model INTCdsicore_lbz000ac_func


model INTCdsicore_lbz200ac_func
  (clk, d1, d2, o1,
   o2, si, so, ssb,
   notifier, notifier0, notifier1, notifier2)
(
  model_source = verilog_module;

  input (clk) ( )
  input (d1) ( )
  input (d2) ( )
  input (si) ( )
  input (ssb) ( )
  input (notifier) ( )
  input (notifier0) ( )
  input (notifier1) ( )
  input (notifier2) ( )
  output (o1) ( )
  output (o2) ( )
  output (so) ( )
  (
    instance = INTCdsicore_lbz200ac_0 inst1 (MGM_EN0, clk, ssb);
    instance = INTCdsicore_lbz200ac_1 inst2 (MGM_D0, si);
    instance = INTCdsicore_lbz200ac_2 inst3 (IQ1_master, mlc_n0, mlc_n1, MGM_EN0, MGM_D0, notifier0);
    primitive = _tie0 mlc_tie0_1 (mlc_n0);
    primitive = _tie0 mlc_tie0_2 (mlc_n1);
    instance = INTCdsicore_lbz200ac_3 inst4 (MGM_EN1, clk);
    instance = INTCdsicore_lbz200ac_4 inst5 (MGM_D1, IQ1_master, d1, ssb);
    instance = INTCdsicore_lbz200ac_2 inst6 (IQ1_slave, mlc_n2, mlc_n3, MGM_EN1, MGM_D1, notifier1);
    primitive = _tie0 mlc_tie0_3 (mlc_n2);
    primitive = _tie0 mlc_tie0_4 (mlc_n3);
    instance = INTCdsicore_lbz200ac_0 inst7 (MGM_EN2, clk, ssb);
    instance = INTCdsicore_lbz200ac_3 inst8 (MGM_D2, IQ1_slave);
    instance = INTCdsicore_lbz200ac_2 inst9 (IQ2_master, mlc_n4, mlc_n5, MGM_EN2, MGM_D2, notifier);
    primitive = _tie0 mlc_tie0_5 (mlc_n4);
    primitive = _tie0 mlc_tie0_6 (mlc_n5);
    instance = INTCdsicore_lbz200ac_3 inst10 (MGM_EN3, clk);
    instance = INTCdsicore_lbz200ac_4 inst11 (MGM_D3, IQ2_master, d2, ssb);
    instance = INTCdsicore_lbz200ac_2 inst12 (IQ2_slave, mlc_n6, mlc_n7, MGM_EN3, MGM_D3, notifier2);
    primitive = _tie0 mlc_tie0_7 (mlc_n6);
    primitive = _tie0 mlc_tie0_8 (mlc_n7);
    instance = INTCdsicore_lbz200ac_1 inst13 (o1, IQ1_slave);
    instance = INTCdsicore_lbz200ac_1 inst14 (o2, IQ2_slave);
    instance = INTCdsicore_lbz200ac_1 inst15 (so, IQ2_slave);
  )
) // end model INTCdsicore_lbz200ac_func


model INTCdsicore_lbz400ac_func
  (clk, d1, d2, d3,
   d4, o1, o2, o3,
   o4, si, so, ssb,
   notifier, notifier0, notifier1, notifier2,
   notifier3, notifier4)
(
  model_source = verilog_module;

  input (clk) ( )
  input (d1) ( )
  input (d2) ( )
  input (d3) ( )
  input (d4) ( )
  input (si) ( )
  input (ssb) ( )
  input (notifier) ( )
  input (notifier0) ( )
  input (notifier1) ( )
  input (notifier2) ( )
  input (notifier3) ( )
  input (notifier4) ( )
  output (o1) ( )
  output (o2) ( )
  output (o3) ( )
  output (o4) ( )
  output (so) ( )
  (
    instance = INTCdsicore_lbz400ac_0 inst1 (MGM_EN0, clk, ssb);
    instance = INTCdsicore_lbz400ac_1 inst2 (MGM_D0, si);
    instance = INTCdsicore_lbz400ac_2 inst3 (IQ1_master, mlc_n0, mlc_n1, MGM_EN0, MGM_D0, notifier0);
    primitive = _tie0 mlc_tie0_1 (mlc_n0);
    primitive = _tie0 mlc_tie0_2 (mlc_n1);
    instance = INTCdsicore_lbz400ac_3 inst4 (MGM_EN1, clk);
    instance = INTCdsicore_lbz400ac_4 inst5 (MGM_D1, IQ1_master, d1, ssb);
    instance = INTCdsicore_lbz400ac_2 inst6 (IQ1_slave, mlc_n2, mlc_n3, MGM_EN1, MGM_D1, notifier1);
    primitive = _tie0 mlc_tie0_3 (mlc_n2);
    primitive = _tie0 mlc_tie0_4 (mlc_n3);
    instance = INTCdsicore_lbz400ac_0 inst7 (MGM_EN2, clk, ssb);
    instance = INTCdsicore_lbz400ac_3 inst8 (MGM_D2, IQ1_slave);
    instance = INTCdsicore_lbz400ac_2 inst9 (IQ2_master, mlc_n4, mlc_n5, MGM_EN2, MGM_D2, notifier);
    primitive = _tie0 mlc_tie0_5 (mlc_n4);
    primitive = _tie0 mlc_tie0_6 (mlc_n5);
    instance = INTCdsicore_lbz400ac_3 inst10 (MGM_EN3, clk);
    instance = INTCdsicore_lbz400ac_4 inst11 (MGM_D3, IQ2_master, d2, ssb);
    instance = INTCdsicore_lbz400ac_2 inst12 (IQ2_slave, mlc_n6, mlc_n7, MGM_EN3, MGM_D3, notifier2);
    primitive = _tie0 mlc_tie0_7 (mlc_n6);
    primitive = _tie0 mlc_tie0_8 (mlc_n7);
    instance = INTCdsicore_lbz400ac_0 inst13 (MGM_EN4, clk, ssb);
    instance = INTCdsicore_lbz400ac_3 inst14 (MGM_D4, IQ2_slave);
    instance = INTCdsicore_lbz400ac_2 inst15 (IQ3_master, mlc_n8, mlc_n9, MGM_EN4, MGM_D4, notifier);
    primitive = _tie0 mlc_tie0_9 (mlc_n8);
    primitive = _tie0 mlc_tie0_10 (mlc_n9);
    instance = INTCdsicore_lbz400ac_3 inst16 (MGM_EN5, clk);
    instance = INTCdsicore_lbz400ac_4 inst17 (MGM_D5, IQ3_master, d3, ssb);
    instance = INTCdsicore_lbz400ac_2 inst18 (IQ3_slave, mlc_n10, mlc_n11, MGM_EN5, MGM_D5, notifier3);
    primitive = _tie0 mlc_tie0_11 (mlc_n10);
    primitive = _tie0 mlc_tie0_12 (mlc_n11);
    instance = INTCdsicore_lbz400ac_0 inst19 (MGM_EN6, clk, ssb);
    instance = INTCdsicore_lbz400ac_3 inst20 (MGM_D6, IQ3_slave);
    instance = INTCdsicore_lbz400ac_2 inst21 (IQ4_master, mlc_n12, mlc_n13, MGM_EN6, MGM_D6, notifier);
    primitive = _tie0 mlc_tie0_13 (mlc_n12);
    primitive = _tie0 mlc_tie0_14 (mlc_n13);
    instance = INTCdsicore_lbz400ac_3 inst22 (MGM_EN7, clk);
    instance = INTCdsicore_lbz400ac_4 inst23 (MGM_D7, IQ4_master, d4, ssb);
    instance = INTCdsicore_lbz400ac_2 inst24 (IQ4_slave, mlc_n14, mlc_n15, MGM_EN7, MGM_D7, notifier4);
    primitive = _tie0 mlc_tie0_15 (mlc_n14);
    primitive = _tie0 mlc_tie0_16 (mlc_n15);
    instance = INTCdsicore_lbz400ac_1 inst25 (o1, IQ1_slave);
    instance = INTCdsicore_lbz400ac_1 inst26 (o2, IQ2_slave);
    instance = INTCdsicore_lbz400ac_1 inst27 (o3, IQ3_slave);
    instance = INTCdsicore_lbz400ac_1 inst28 (o4, IQ4_slave);
    instance = INTCdsicore_lbz400ac_1 inst29 (so, IQ4_slave);
  )
) // end model INTCdsicore_lbz400ac_func


model INTCdsicore_lmn012ac_func
  (a, b, clka, clkb,
   ob, notifier)
(
  model_source = verilog_module;

  input (a) ( )
  input (b) ( )
  input (clka) ( )
  input (clkb) ( )
  input (notifier) ( )
  output (ob) ( )
  (
    instance = i0slmn012ac1d02x4_statetable_IQ inst1 (IQ, a, clka, b, clkb, notifier);
    instance = INTCdsicore_cirbc8ac_6 inst2 (ob, IQ);
  )
) // end model INTCdsicore_lmn012ac_func


model INTCdsicore_lmn013ac_func
  (a, b, c, clka,
   clkb, clkc, ob, notifier)
(
  model_source = verilog_module;

  input (a) ( )
  input (b) ( )
  input (c) ( )
  input (clka) ( )
  input (clkb) ( )
  input (clkc) ( )
  input (notifier) ( )
  output (ob) ( )
  (
    instance = i0slmn013ac1d02x5_statetable_IQ inst1 (IQ, a, clka, b, clkb, c,
      clkc, notifier);
    instance = INTCdsicore_cirbc8ac_6 inst2 (ob, IQ);
  )
) // end model INTCdsicore_lmn013ac_func


model INTCdsicore_lmn014ac_func
  (a, b, c, clka,
   clkb, clkc, clkd, d,
   ob, notifier)
(
  model_source = verilog_module;

  input (a) ( )
  input (b) ( )
  input (c) ( )
  input (clka) ( )
  input (clkb) ( )
  input (clkc) ( )
  input (clkd) ( )
  input (d) ( )
  input (notifier) ( )
  output (ob) ( )
  (
    instance = i0slmn014ac1d02x5_statetable_IQ inst1 (IQ, a, clka, b, clkb, c,
      clkc, d, clkd, notifier);
    instance = INTCdsicore_cirbc8ac_6 inst2 (ob, IQ);
  )
) // end model INTCdsicore_lmn014ac_func


model INTCdsicore_lmn015ac_func
  (a, b, c, clka,
   clkb, clkc, clkd, clke,
   d, e, ob, notifier)
(
  model_source = verilog_module;

  input (a) ( )
  input (b) ( )
  input (c) ( )
  input (clka) ( )
  input (clkb) ( )
  input (clkc) ( )
  input (clkd) ( )
  input (clke) ( )
  input (d) ( )
  input (e) ( )
  input (notifier) ( )
  output (ob) ( )
  (
    instance = i0slmn015ac1d02x5_statetable_IQ inst1 (IQ, a, clka, b, clkb, c,
      clkc, d, clkd, e, clke, notifier);
    instance = INTCdsicore_cirbc8ac_6 inst2 (ob, IQ);
  )
) // end model INTCdsicore_lmn015ac_func


model INTCdsicore_lmn092ac_func
  (a, b, clkab, clkbb,
   ob, notifier)
(
  model_source = verilog_module;

  input (a) ( )
  input (b) ( )
  input (clkab) ( )
  input (clkbb) ( )
  input (notifier) ( )
  output (ob) ( )
  (
    instance = i0slmn092ac1d02x4_statetable_IQ inst1 (IQ, a, clkab, b, clkbb, notifier);
    instance = INTCdsicore_cirbc8ac_6 inst2 (ob, IQ);
  )
) // end model INTCdsicore_lmn092ac_func


model INTCdsicore_lmn093ac_func
  (a, b, c, clkab,
   clkbb, clkcb, ob, notifier)
(
  model_source = verilog_module;

  input (a) ( )
  input (b) ( )
  input (c) ( )
  input (clkab) ( )
  input (clkbb) ( )
  input (clkcb) ( )
  input (notifier) ( )
  output (ob) ( )
  (
    instance = i0slmn093ac1d02x5_statetable_IQ inst1 (IQ, a, clkab, b, clkbb, c,
      clkcb, notifier);
    instance = INTCdsicore_cirbc8ac_6 inst2 (ob, IQ);
  )
) // end model INTCdsicore_lmn093ac_func


model INTCdsicore_lmn094ac_func
  (a, b, c, clkab,
   clkbb, clkcb, clkdb, d,
   ob, notifier)
(
  model_source = verilog_module;

  input (a) ( )
  input (b) ( )
  input (c) ( )
  input (clkab) ( )
  input (clkbb) ( )
  input (clkcb) ( )
  input (clkdb) ( )
  input (d) ( )
  input (notifier) ( )
  output (ob) ( )
  (
    instance = i0slmn094ac1d02x5_statetable_IQ inst1 (IQ, a, clkab, b, clkbb, c,
      clkcb, d, clkdb, notifier);
    instance = INTCdsicore_cirbc8ac_6 inst2 (ob, IQ);
  )
) // end model INTCdsicore_lmn094ac_func


model INTCdsicore_lmnb12ac_func
  (a, b, clka, clkb,
   ob, notifier)
(
  model_source = verilog_module;

  input (a) ( )
  input (b) ( )
  input (clka) ( )
  input (clkb) ( )
  input (notifier) ( )
  output (ob) ( )
  (
    instance = i0slmnb12ac1d03x5_statetable_IQ inst1 (IQ, a, clka, b, clkb, notifier);
    instance = INTCdsicore_cilba2ac_1 inst2 (ob, IQ);
  )
) // end model INTCdsicore_lmnb12ac_func


model INTCdsicore_lmnb13ac_func
  (a, b, c, clka,
   clkb, clkc, ob, notifier)
(
  model_source = verilog_module;

  input (a) ( )
  input (b) ( )
  input (c) ( )
  input (clka) ( )
  input (clkb) ( )
  input (clkc) ( )
  input (notifier) ( )
  output (ob) ( )
  (
    instance = i0slmnb13ac1d02x5_statetable_IQ inst1 (IQ, a, clka, b, clkb, c,
      clkc, notifier);
    instance = INTCdsicore_cilba2ac_1 inst2 (ob, IQ);
  )
) // end model INTCdsicore_lmnb13ac_func


model INTCdsicore_lmnb14ac_func
  (a, b, c, clka,
   clkb, clkc, clkd, d,
   ob, notifier)
(
  model_source = verilog_module;

  input (a) ( )
  input (b) ( )
  input (c) ( )
  input (clka) ( )
  input (clkb) ( )
  input (clkc) ( )
  input (clkd) ( )
  input (d) ( )
  input (notifier) ( )
  output (ob) ( )
  (
    instance = i0slmnb14ac1d02x5_statetable_IQ inst1 (IQ, a, clka, b, clkb, c,
      clkc, d, clkd, notifier);
    instance = INTCdsicore_cilba2ac_1 inst2 (ob, IQ);
  )
) // end model INTCdsicore_lmnb14ac_func


model INTCdsicore_lmnb92ac_func
  (a, b, clkab, clkbb,
   ob, notifier)
(
  model_source = verilog_module;

  input (a) ( )
  input (b) ( )
  input (clkab) ( )
  input (clkbb) ( )
  input (notifier) ( )
  output (ob) ( )
  (
    instance = i0slmnb92ac1d02x5_statetable_IQ inst1 (IQ, a, clkab, b, clkbb, notifier);
    instance = INTCdsicore_cilba2ac_1 inst2 (ob, IQ);
  )
) // end model INTCdsicore_lmnb92ac_func


model INTCdsicore_lmnb93ac_func
  (a, b, c, clkab,
   clkbb, clkcb, ob, notifier)
(
  model_source = verilog_module;

  input (a) ( )
  input (b) ( )
  input (c) ( )
  input (clkab) ( )
  input (clkbb) ( )
  input (clkcb) ( )
  input (notifier) ( )
  output (ob) ( )
  (
    instance = i0slmnb93ac1d02x5_statetable_IQ inst1 (IQ, a, clkab, b, clkbb, c,
      clkcb, notifier);
    instance = INTCdsicore_cilba2ac_1 inst2 (ob, IQ);
  )
) // end model INTCdsicore_lmnb93ac_func


model INTCdsicore_lun010ac_func
  (clk, d, ob, notifier)
(
  model_source = verilog_module;

  input (clk) ( active_high_clock; )
  input (d) ( )
  input (notifier) ( )
  output (ob) ( )
  (
    instance = INTCdsicore_cirbc8ac_6 inst1 (MGM_EN0, clk);
    instance = INTCdsicore_cilba2ac_1 inst2 (MGM_D0, d);
    instance = INTCdsicore_cilba2ac_N_IQ_LATCH_UDP inst3 (IQ, mlc_n0, mlc_n1, MGM_EN0, MGM_D0, notifier);
    primitive = _tie0 mlc_tie0_1 (mlc_n0);
    primitive = _tie0 mlc_tie0_2 (mlc_n1);
    instance = INTCdsicore_cirbc8ac_6 inst4 (ob, IQ);
  )
) // end model INTCdsicore_lun010ac_func


model INTCdsicore_lun090ac_func
  (clkb, d, ob, notifier)
(
  model_source = verilog_module;

  input (clkb) ( active_low_clock; )
  input (d) ( )
  input (notifier) ( )
  output (ob) ( )
  (
    instance = INTCdsicore_cilba2ac_1 inst1 (MGM_EN0, clkb);
    instance = INTCdsicore_cilba2ac_1 inst2 (MGM_D0, d);
    instance = INTCdsicore_cilba2ac_N_IQ_LATCH_UDP inst3 (IQ1, mlc_n0, mlc_n1, MGM_EN0, MGM_D0, notifier);
    primitive = _tie0 mlc_tie0_1 (mlc_n0);
    primitive = _tie0 mlc_tie0_2 (mlc_n1);
    instance = INTCdsicore_cirbc8ac_6 inst4 (ob, IQ1);
  )
) // end model INTCdsicore_lun090ac_func


model INTCdsicore_lun210ac_func
  (clk, d1, d2, ob1,
   ob2, notifier0, notifier1)
(
  model_source = verilog_module;

  input (clk) ( active_high_clock; )
  input (d1) ( )
  input (d2) ( )
  input (notifier0) ( )
  input (notifier1) ( )
  output (ob1) ( )
  output (ob2) ( )
  (
    instance = INTCdsicore_cirbc8ac_6 inst1 (MGM_EN0, clk);
    instance = INTCdsicore_cilba2ac_1 inst2 (MGM_D0, d1);
    instance = INTCdsicore_cilba2ac_N_IQ_LATCH_UDP inst3 (IQ1, mlc_n0, mlc_n1, MGM_EN0, MGM_D0, notifier0);
    primitive = _tie0 mlc_tie0_1 (mlc_n0);
    primitive = _tie0 mlc_tie0_2 (mlc_n1);
    instance = INTCdsicore_cirbc8ac_6 inst4 (MGM_EN1, clk);
    instance = INTCdsicore_cilba2ac_1 inst5 (MGM_D1, d2);
    instance = INTCdsicore_cilba2ac_N_IQ_LATCH_UDP inst6 (IQ2, mlc_n2, mlc_n3, MGM_EN1, MGM_D1, notifier1);
    primitive = _tie0 mlc_tie0_3 (mlc_n2);
    primitive = _tie0 mlc_tie0_4 (mlc_n3);
    instance = INTCdsicore_cirbc8ac_6 inst7 (ob1, IQ1);
    instance = INTCdsicore_cirbc8ac_6 inst8 (ob2, IQ2);
  )
) // end model INTCdsicore_lun210ac_func


model INTCdsicore_lun290ac_func
  (clkb, d1, d2, ob1,
   ob2, notifier0, notifier1)
(
  model_source = verilog_module;

  input (clkb) ( active_low_clock; )
  input (d1) ( )
  input (d2) ( )
  input (notifier0) ( )
  input (notifier1) ( )
  output (ob1) ( )
  output (ob2) ( )
  (
    instance = INTCdsicore_cilba2ac_1 inst1 (MGM_EN0, clkb);
    instance = INTCdsicore_cilba2ac_1 inst2 (MGM_D0, d1);
    instance = INTCdsicore_cilba2ac_N_IQ_LATCH_UDP inst3 (IQ1, mlc_n0, mlc_n1, MGM_EN0, MGM_D0, notifier0);
    primitive = _tie0 mlc_tie0_1 (mlc_n0);
    primitive = _tie0 mlc_tie0_2 (mlc_n1);
    instance = INTCdsicore_cilba2ac_1 inst4 (MGM_EN1, clkb);
    instance = INTCdsicore_cilba2ac_1 inst5 (MGM_D1, d2);
    instance = INTCdsicore_cilba2ac_N_IQ_LATCH_UDP inst6 (IQ2, mlc_n2, mlc_n3, MGM_EN1, MGM_D1, notifier1);
    primitive = _tie0 mlc_tie0_3 (mlc_n2);
    primitive = _tie0 mlc_tie0_4 (mlc_n3);
    instance = INTCdsicore_cirbc8ac_6 inst7 (ob1, IQ1);
    instance = INTCdsicore_cirbc8ac_6 inst8 (ob2, IQ2);
  )
) // end model INTCdsicore_lun290ac_func


model INTCdsicore_luna12ac_func
  (clk, da, db, ob,
   notifier)
(
  model_source = verilog_module;

  input (clk) ( active_high_clock; )
  input (da) ( )
  input (db) ( )
  input (notifier) ( )
  output (ob) ( )
  (
    instance = INTCdsicore_cirbc8ac_6 inst1 (MGM_EN0, clk);
    instance = INTCdsicore_cirbc5ac_4 inst2 (MGM_D0, da, db);
    instance = INTCdsicore_cilba2ac_N_IQ_LATCH_UDP inst3 (IQ1, mlc_n0, mlc_n1, MGM_EN0, MGM_D0, notifier);
    primitive = _tie0 mlc_tie0_1 (mlc_n0);
    primitive = _tie0 mlc_tie0_2 (mlc_n1);
    instance = INTCdsicore_cirbc8ac_6 inst4 (ob, IQ1);
  )
) // end model INTCdsicore_luna12ac_func


model INTCdsicore_luna92ac_func
  (clkb, da, db, ob,
   notifier)
(
  model_source = verilog_module;

  input (clkb) ( active_low_clock; )
  input (da) ( )
  input (db) ( )
  input (notifier) ( )
  output (ob) ( )
  (
    instance = INTCdsicore_cilba2ac_1 inst1 (MGM_EN0, clkb);
    instance = INTCdsicore_cirbc5ac_4 inst2 (MGM_D0, da, db);
    instance = INTCdsicore_cilba2ac_N_IQ_LATCH_UDP inst3 (IQ1, mlc_n0, mlc_n1, MGM_EN0, MGM_D0, notifier);
    primitive = _tie0 mlc_tie0_1 (mlc_n0);
    primitive = _tie0 mlc_tie0_2 (mlc_n1);
    instance = INTCdsicore_cirbc8ac_6 inst4 (ob, IQ1);
  )
) // end model INTCdsicore_luna92ac_func


model INTCdsicore_luno12ac_func
  (clk, da, db, ob,
   notifier)
(
  model_source = verilog_module;

  input (clk) ( active_high_clock; )
  input (da) ( )
  input (db) ( )
  input (notifier) ( )
  output (ob) ( )
  (
    instance = INTCdsicore_cirbc8ac_6 inst1 (MGM_EN0, clk);
    instance = INTCdsicore_cirbc0ac_3 inst2 (MGM_D0, da, db);
    instance = INTCdsicore_cilba2ac_N_IQ_LATCH_UDP inst3 (IQ, mlc_n0, mlc_n1, MGM_EN0, MGM_D0, notifier);
    primitive = _tie0 mlc_tie0_1 (mlc_n0);
    primitive = _tie0 mlc_tie0_2 (mlc_n1);
    instance = INTCdsicore_cirbc8ac_6 inst4 (ob, IQ);
  )
) // end model INTCdsicore_luno12ac_func


model INTCdsicore_luno92ac_func
  (clkb, da, db, ob,
   notifier)
(
  model_source = verilog_module;

  input (clkb) ( active_low_clock; )
  input (da) ( )
  input (db) ( )
  input (notifier) ( )
  output (ob) ( )
  (
    instance = INTCdsicore_cilba2ac_1 inst1 (MGM_EN0, clkb);
    instance = INTCdsicore_cirbc0ac_3 inst2 (MGM_D0, da, db);
    instance = INTCdsicore_cilba2ac_N_IQ_LATCH_UDP inst3 (IQ1, mlc_n0, mlc_n1, MGM_EN0, MGM_D0, notifier);
    primitive = _tie0 mlc_tie0_1 (mlc_n0);
    primitive = _tie0 mlc_tie0_2 (mlc_n1);
    instance = INTCdsicore_cirbc8ac_6 inst4 (ob, IQ1);
  )
) // end model INTCdsicore_luno92ac_func


model INTCdsicore_luz010ac_func
  (clk, d, ob, si,
   so, ssb, notifier)
(
  model_source = verilog_module;

  input (clk) ( )
  input (d) ( )
  input (si) ( )
  input (ssb) ( )
  input (notifier) ( )
  output (ob) ( )
  output (so) ( )
  (
    instance = INTCdsicore_luz010ac_0 inst1 (MGM_EN0, clk, ssb);
    instance = INTCdsicore_luz010ac_1 inst2 (MGM_D0, si);
    instance = INTCdsicore_luz010ac_2 inst3 (IQ1, mlc_n0, mlc_n1, MGM_EN0, MGM_D0, notifier);
    primitive = _tie0 mlc_tie0_1 (mlc_n0);
    primitive = _tie0 mlc_tie0_2 (mlc_n1);
    instance = INTCdsicore_luz010ac_3 inst4 (MGM_EN1, clk);
    instance = INTCdsicore_luz010ac_4 inst5 (MGM_D1, IQ1, d, ssb);
    instance = INTCdsicore_luz010ac_2 inst6 (IQ, mlc_n2, mlc_n3, MGM_EN1, MGM_D1, notifier);
    primitive = _tie0 mlc_tie0_3 (mlc_n2);
    primitive = _tie0 mlc_tie0_4 (mlc_n3);
    instance = INTCdsicore_luz010ac_3 inst7 (ob, IQ);
    instance = INTCdsicore_luz010ac_3 inst8 (so, IQ);
  )
) // end model INTCdsicore_luz010ac_func


model INTCdsicore_mden32ac_func
  (a, b, c, o1,
   s)
(
  model_source = verilog_module;

  input (a) ( )
  input (b) ( )
  input (c) ( )
  input (s) ( )
  output (o1) ( )
  (
    instance = INTCdsicore_mden32ac_9 inst1 (o1, a, b, c, s);
  )
) // end model INTCdsicore_mden32ac_func


model INTCdsicore_mden42ac_func
  (a, b, c, d,
   o1, s)
(
  model_source = verilog_module;

  input (a) ( )
  input (b) ( )
  input (c) ( )
  input (d) ( )
  input (s) ( )
  output (o1) ( )
  (
    instance = INTCdsicore_mden42ac_10 inst1 (o1, a, c, d, s, b);
  )
) // end model INTCdsicore_mden42ac_func


model INTCdsicore_mdn003ac_func
  (a, b, c, o1,
   sa, sb, sc)
(
  model_source = verilog_module;

  input (a) ( )
  input (b) ( )
  input (c) ( )
  input (sa) ( )
  input (sb) ( )
  input (sc) ( )
  output (o1) ( )
  (
    instance = INTCdsicore_mdn003ac_11 inst1 (MGM_WB_0, sa, sb, sc, a, b,
      c);
    instance = INTCdsicore_mdn003ac_12 inst2 (MGM_WB_1, sa, sb, sc);
    primitive = _tsl MGM_BG_0 (MGM_WB_0, MGM_WB_1, o1);
  )
) // end model INTCdsicore_mdn003ac_func


model INTCdsicore_mdn004ac_func
  (a, b, c, d,
   o1, sa, sb, sc,
   sd)
(
  model_source = verilog_module;

  input (a) ( )
  input (b) ( )
  input (c) ( )
  input (d) ( )
  input (sa) ( )
  input (sb) ( )
  input (sc) ( )
  input (sd) ( )
  output (o1) ( )
  (
    instance = INTCdsicore_mdn004ac_13 inst1 (MGM_WB_0, sa, sb, sc, sd, a,
      b, c, d);
    instance = INTCdsicore_mdn004ac_14 inst2 (MGM_WB_1, sa, sb, sc, sd);
    primitive = _tsl MGM_BG_0 (MGM_WB_0, MGM_WB_1, o1);
  )
) // end model INTCdsicore_mdn004ac_func


model INTCdsicore_mdn005ac_func
  (a, b, c, d,
   e, o1, sa, sb,
   sc, sd, se)
(
  model_source = verilog_module;

  input (a) ( )
  input (b) ( )
  input (c) ( )
  input (d) ( )
  input (e) ( )
  input (sa) ( )
  input (sb) ( )
  input (sc) ( )
  input (sd) ( )
  input (se) ( )
  output (o1) ( )
  (
    instance = INTCdsicore_mdn005ac_15 inst1 (MGM_WB_0, sa, sb, sc, sd, se,
      a, b, c, d, e);
    instance = INTCdsicore_mdn005ac_16 inst2 (MGM_WB_1, sa, sb, sc, sd, se);
    primitive = _tsl MGM_BG_0 (MGM_WB_0, MGM_WB_1, o1);
  )
) // end model INTCdsicore_mdn005ac_func


model INTCdsicore_mdn006ac_func
  (a, b, c, d,
   e, f, o1, sa,
   sb, sc, sd, se,
   sf)
(
  model_source = verilog_module;

  input (a) ( )
  input (b) ( )
  input (c) ( )
  input (d) ( )
  input (e) ( )
  input (f) ( )
  input (sa) ( )
  input (sb) ( )
  input (sc) ( )
  input (sd) ( )
  input (se) ( )
  input (sf) ( )
  output (o1) ( )
  (
    instance = INTCdsicore_mdn006ac_17 inst1 (MGM_WB_0, sa, sb, sc, sd, se,
      sf, a, b, c, d, e,
      f);
    instance = INTCdsicore_mdn006ac_18 inst2 (MGM_WB_1, sa, sb, sc, sd, se,
      sf);
    primitive = _tsl MGM_BG_0 (MGM_WB_0, MGM_WB_1, o1);
  )
) // end model INTCdsicore_mdn006ac_func


model INTCdsicore_mdn008ac_func
  (a, b, c, d,
   e, f, g, h,
   o1, sa, sb, sc,
   sd, se, sf, sg,
   sh)
(
  model_source = verilog_module;

  input (a) ( )
  input (b) ( )
  input (c) ( )
  input (d) ( )
  input (e) ( )
  input (f) ( )
  input (g) ( )
  input (h) ( )
  input (sa) ( )
  input (sb) ( )
  input (sc) ( )
  input (sd) ( )
  input (se) ( )
  input (sf) ( )
  input (sg) ( )
  input (sh) ( )
  output (o1) ( )
  (
    instance = INTCdsicore_mdn008ac_19 inst1 (MGM_WB_0, sa, sb, sc, sd, se,
      sf, sg, sh, a, b, c,
      d, e, f, g, h);
    instance = INTCdsicore_mdn008ac_20 inst2 (MGM_WB_1, sa, sb, sc, sd, se,
      sf, sg, sh);
    primitive = _tsl MGM_BG_0 (MGM_WB_0, MGM_WB_1, o1);
  )
) // end model INTCdsicore_mdn008ac_func


model INTCdsicore_mdna22ac_func
  (a, b, c, out0)
(
  model_source = verilog_module;

  input (a) ( )
  input (b) ( )
  input (c) ( )
  output (out0) ( )
  (
    instance = INTCdsicore_mdna22ac_21 inst1 (out0, a, b, c);
  )
) // end model INTCdsicore_mdna22ac_func


model INTCdsicore_mdna82ac_func
  (a, b, c, out0)
(
  model_source = verilog_module;

  input (a) ( )
  input (b) ( )
  input (c) ( )
  output (out0) ( )
  (
    instance = INTCdsicore_mdna82ac_22 inst1 (out0, a, b, c);
  )
) // end model INTCdsicore_mdna82ac_func


model INTCdsicore_mdno22ac_func
  (a, b, c, out0)
(
  model_source = verilog_module;

  input (a) ( )
  input (b) ( )
  input (c) ( )
  output (out0) ( )
  (
    instance = INTCdsicore_mdno22ac_23 inst1 (out0, a, b, c);
  )
) // end model INTCdsicore_mdno22ac_func


model INTCdsicore_mxn003ac_func
  (a, b, c, o1,
   sa, sb, sc)
(
  model_source = verilog_module;

  input (a) ( )
  input (b) ( )
  input (c) ( )
  input (sa) ( )
  input (sb) ( )
  input (sc) ( )
  output (o1) ( )
  (
    instance = INTCdsicore_mdn003ac_11 inst1 (MGM_WB_0, sa, sb, sc, a, b,
      c);
    instance = INTCdsicore_mdn003ac_12 inst2 (MGM_WB_1, sa, sb, sc);
    primitive = _tsl MGM_BG_0 (MGM_WB_0, MGM_WB_1, o1);
  )
) // end model INTCdsicore_mxn003ac_func


model INTCdsicore_mxn004ac_func
  (a, b, c, d,
   o1, sa, sb, sc,
   sd)
(
  model_source = verilog_module;

  input (a) ( )
  input (b) ( )
  input (c) ( )
  input (d) ( )
  input (sa) ( )
  input (sb) ( )
  input (sc) ( )
  input (sd) ( )
  output (o1) ( )
  (
    instance = INTCdsicore_mdn004ac_13 inst1 (MGM_WB_0, sa, sb, sc, sd, a,
      b, c, d);
    instance = INTCdsicore_mdn004ac_14 inst2 (MGM_WB_1, sa, sb, sc, sd);
    primitive = _tsl MGM_BG_0 (MGM_WB_0, MGM_WB_1, o1);
  )
) // end model INTCdsicore_mxn004ac_func


model INTCdsicore_mxn005ac_func
  (a, b, c, d,
   e, o1, sa, sb,
   sc, sd, se)
(
  model_source = verilog_module;

  input (a) ( )
  input (b) ( )
  input (c) ( )
  input (d) ( )
  input (e) ( )
  input (sa) ( )
  input (sb) ( )
  input (sc) ( )
  input (sd) ( )
  input (se) ( )
  output (o1) ( )
  (
    instance = INTCdsicore_mdn005ac_15 inst1 (MGM_WB_0, sa, sb, sc, sd, se,
      a, b, c, d, e);
    instance = INTCdsicore_mdn005ac_16 inst2 (MGM_WB_1, sa, sb, sc, sd, se);
    primitive = _tsl MGM_BG_0 (MGM_WB_0, MGM_WB_1, o1);
  )
) // end model INTCdsicore_mxn005ac_func


model INTCdsicore_mxn006ac_func
  (a, b, c, d,
   e, f, o1, sa,
   sb, sc, sd, se,
   sf)
(
  model_source = verilog_module;

  input (a) ( )
  input (b) ( )
  input (c) ( )
  input (d) ( )
  input (e) ( )
  input (f) ( )
  input (sa) ( )
  input (sb) ( )
  input (sc) ( )
  input (sd) ( )
  input (se) ( )
  input (sf) ( )
  output (o1) ( )
  (
    instance = INTCdsicore_mdn006ac_17 inst1 (MGM_WB_0, sa, sb, sc, sd, se,
      sf, a, b, c, d, e,
      f);
    instance = INTCdsicore_mdn006ac_18 inst2 (MGM_WB_1, sa, sb, sc, sd, se,
      sf);
    primitive = _tsl MGM_BG_0 (MGM_WB_0, MGM_WB_1, o1);
  )
) // end model INTCdsicore_mxn006ac_func


model INTCdsicore_mxn022ac_func
  (a, b, o1, sa)
(
  model_source = verilog_module;

  input (a) ( )
  input (b) ( )
  input (sa) ( )
  output (o1) ( )
  (
    instance = INTCdsicore_mxn022ac_24 inst1 (o1, a, b, sa);
  )
) // end model INTCdsicore_mxn022ac_func


model INTCdsicore_rrn042ac_func
  (a, b, c, carry,
   carryin, carryout, d, sum)
(
  model_source = verilog_module;

  input (a) ( )
  input (b) ( )
  input (c) ( )
  input (carryin) ( )
  input (d) ( )
  output (carry) ( )
  output (carryout) ( )
  output (sum) ( )
  (
    instance = INTCdsicore_rrn042ac_25 inst1 (carry, int1, int2, int3, int4, int5,
      int6, int7, int8, int9);
    instance = INTCdsicore_rrn042ac_26 inst2 (carryout, b, c, d);
    instance = INTCdsicore_rrn042ac_27 inst3 (int1, b, c, carryin, d);
    instance = INTCdsicore_rrn042ac_28 inst4 (int2, b, c, carryin, d);
    instance = INTCdsicore_rrn042ac_29 inst5 (int3, b, c, carryin, d);
    instance = INTCdsicore_rrn042ac_30 inst6 (int4, a, b, c, d);
    instance = INTCdsicore_cilba2ac_2 inst7 (int5, a, carryin);
    instance = INTCdsicore_rrn042ac_29 inst8 (int6, a, b, c, d);
    instance = INTCdsicore_rrn042ac_31 inst9 (int7, a, b, c, d);
    instance = INTCdsicore_rrn042ac_32 inst10 (int8, b, c, carryin, d);
    instance = INTCdsicore_rrn042ac_32 inst11 (int9, a, b, c, d);
    instance = INTCdsicore_rrn042ac_33 inst12 (sum, a, b, c, carryin, d);
  )
) // end model INTCdsicore_rrn042ac_func


model INTCdsicore_ru0023ac_func
  (a, b, c, carry,
   sum)
(
  model_source = verilog_module;

  input (a) ( )
  input (b) ( )
  input (c) ( )
  output (carry) ( )
  output (sum) ( )
  (
    instance = INTCdsicore_rrn042ac_26 inst1 (carry, a, b, c);
    instance = INTCdsicore_ru0023ac_34 inst2 (sum, a, b, c);
  )
) // end model INTCdsicore_ru0023ac_func


model INTCdsicore_ru3023ac_func
  (a, b, c, carryb,
   sumb)
(
  model_source = verilog_module;

  input (a) ( )
  input (b) ( )
  input (c) ( )
  output (carryb) ( )
  output (sumb) ( )
  (
    instance = INTCdsicore_ru3023ac_35 inst1 (carryb, a, b, c);
    instance = INTCdsicore_ru3023ac_36 inst2 (sumb, a, b, c);
  )
) // end model INTCdsicore_ru3023ac_func


model i0saoi022rc1n02x5
  (a, b, c, d,
   o1)
(
  model_source = verilog_module;

  input (a) ( )
  input (b) ( )
  input (c) ( )
  input (d) ( )
  output (o1) ( )
  (
    instance = INTCdsicore_aoi022rc_func i0saoi022rc1n02x5_behav_inst (a, b, c, d, o1_tmp);
    primitive = _wire o1 (o1_tmp, o1);
  )
) // end model i0saoi022rc1n02x5


model i0saoi022rc1n03x5
  (a, b, c, d,
   o1)
(
  model_source = verilog_module;

  input (a) ( )
  input (b) ( )
  input (c) ( )
  input (d) ( )
  output (o1) ( )
  (
    instance = INTCdsicore_aoi022rc_func i0saoi022rc1n03x5_behav_inst (a, b, c, d, o1_tmp);
    primitive = _wire o1 (o1_tmp, o1);
  )
) // end model i0saoi022rc1n03x5


model i0scilba2ac1d24x5
  (clk, clkout, enb)
(
  model_source = verilog_module;

  input (clk) ( clock_in; )
  input (enb) ( func_enable_inv; )
  output (clkout) ( clock_out; )
  (
    instance = INTCdsicore_cilba2ac_func i0scilba2ac1d24x5_behav_inst (clk, clkout_tmp, enb, mlc_n0);
    primitive = _tie0 mlc_tie0_1 (mlc_n0);
    primitive = _wire clkout (clkout_random_init, clkout);
    primitive = _wire clkout_random_init (clkout_tmp, clkout_random_init);
  )
) // end model i0scilba2ac1d24x5


model i0scilba2ac1d30x5
  (clk, clkout, enb)
(
  model_source = verilog_module;

  input (clk) ( clock_in; )
  input (enb) ( func_enable_inv; )
  output (clkout) ( clock_out; )
  (
    instance = INTCdsicore_cilba2ac_func i0scilba2ac1d30x5_behav_inst (clk, clkout_tmp, enb, mlc_n0);
    primitive = _tie0 mlc_tie0_1 (mlc_n0);
    primitive = _wire clkout (clkout_random_init, clkout);
    primitive = _wire clkout_random_init (clkout_tmp, clkout_random_init);
  )
) // end model i0scilba2ac1d30x5


model i0scilba2ac1n02x5
  (clk, clkout, enb)
(
  model_source = verilog_module;

  input (clk) ( clock_in; )
  input (enb) ( func_enable_inv; )
  output (clkout) ( clock_out; )
  (
    instance = INTCdsicore_cilba2ac_func i0scilba2ac1n02x5_behav_inst (clk, clkout_tmp, enb, mlc_n0);
    primitive = _tie0 mlc_tie0_1 (mlc_n0);
    primitive = _wire clkout (clkout_random_init, clkout);
    primitive = _wire clkout_random_init (clkout_tmp, clkout_random_init);
  )
) // end model i0scilba2ac1n02x5


model i0scilba2ac1n03x5
  (clk, clkout, enb)
(
  model_source = verilog_module;

  input (clk) ( clock_in; )
  input (enb) ( func_enable_inv; )
  output (clkout) ( clock_out; )
  (
    instance = INTCdsicore_cilba2ac_func i0scilba2ac1n03x5_behav_inst (clk, clkout_tmp, enb, mlc_n0);
    primitive = _tie0 mlc_tie0_1 (mlc_n0);
    primitive = _wire clkout (clkout_random_init, clkout);
    primitive = _wire clkout_random_init (clkout_tmp, clkout_random_init);
  )
) // end model i0scilba2ac1n03x5


model i0scilba2ac1n04x5
  (clk, clkout, enb)
(
  model_source = verilog_module;

  input (clk) ( clock_in; )
  input (enb) ( func_enable_inv; )
  output (clkout) ( clock_out; )
  (
    instance = INTCdsicore_cilba2ac_func i0scilba2ac1n04x5_behav_inst (clk, clkout_tmp, enb, mlc_n0);
    primitive = _tie0 mlc_tie0_1 (mlc_n0);
    primitive = _wire clkout (clkout_random_init, clkout);
    primitive = _wire clkout_random_init (clkout_tmp, clkout_random_init);
  )
) // end model i0scilba2ac1n04x5


model i0scilba2ac1n06x5
  (clk, clkout, enb)
(
  model_source = verilog_module;

  input (clk) ( clock_in; )
  input (enb) ( func_enable_inv; )
  output (clkout) ( clock_out; )
  (
    instance = INTCdsicore_cilba2ac_func i0scilba2ac1n06x5_behav_inst (clk, clkout_tmp, enb, mlc_n0);
    primitive = _tie0 mlc_tie0_1 (mlc_n0);
    primitive = _wire clkout (clkout_random_init, clkout);
    primitive = _wire clkout_random_init (clkout_tmp, clkout_random_init);
  )
) // end model i0scilba2ac1n06x5


model i0scilba2ac1n09x5
  (clk, clkout, enb)
(
  model_source = verilog_module;

  input (clk) ( clock_in; )
  input (enb) ( func_enable_inv; )
  output (clkout) ( clock_out; )
  (
    instance = INTCdsicore_cilba2ac_func i0scilba2ac1n09x5_behav_inst (clk, clkout_tmp, enb, mlc_n0);
    primitive = _tie0 mlc_tie0_1 (mlc_n0);
    primitive = _wire clkout (clkout_random_init, clkout);
    primitive = _wire clkout_random_init (clkout_tmp, clkout_random_init);
  )
) // end model i0scilba2ac1n09x5


model i0scilba2ac1n12x5
  (clk, clkout, enb)
(
  model_source = verilog_module;

  input (clk) ( clock_in; )
  input (enb) ( func_enable_inv; )
  output (clkout) ( clock_out; )
  (
    instance = INTCdsicore_cilba2ac_func i0scilba2ac1n12x5_behav_inst (clk, clkout_tmp, enb, mlc_n0);
    primitive = _tie0 mlc_tie0_1 (mlc_n0);
    primitive = _wire clkout (clkout_random_init, clkout);
    primitive = _wire clkout_random_init (clkout_tmp, clkout_random_init);
  )
) // end model i0scilba2ac1n12x5


model i0scilba2ac1n18x5
  (clk, clkout, enb)
(
  model_source = verilog_module;

  input (clk) ( clock_in; )
  input (enb) ( func_enable_inv; )
  output (clkout) ( clock_out; )
  (
    instance = INTCdsicore_cilba2ac_func i0scilba2ac1n18x5_behav_inst (clk, clkout_tmp, enb, mlc_n0);
    primitive = _tie0 mlc_tie0_1 (mlc_n0);
    primitive = _wire clkout (clkout_random_init, clkout);
    primitive = _wire clkout_random_init (clkout_tmp, clkout_random_init);
  )
) // end model i0scilba2ac1n18x5


model i0scirbc0ac1d02x5
  (clk, clkout, en0, en1,
   fd, rd)
(
  model_source = verilog_module;

  input (clk) ( active_low_clock; )
  input (en0) ( )
  input (en1) ( )
  input (fd) ( )
  input (rd) ( )
  output (clkout) ( )
  (
    instance = INTCdsicore_cirbc0ac_func i0scirbc0ac1d02x5_behav_inst (clk, clkout_tmp, en0, en1, fd, rd,
      mlc_n0);
    primitive = _tie0 mlc_tie0_1 (mlc_n0);
    primitive = _wire clkout (clkout_random_init, clkout);
    primitive = _wire clkout_random_init (clkout_tmp, clkout_random_init);
  )
) // end model i0scirbc0ac1d02x5


model i0scirbc0ac1d03x5
  (clk, clkout, en0, en1,
   fd, rd)
(
  model_source = verilog_module;

  input (clk) ( active_low_clock; )
  input (en0) ( )
  input (en1) ( )
  input (fd) ( )
  input (rd) ( )
  output (clkout) ( )
  (
    instance = INTCdsicore_cirbc0ac_func i0scirbc0ac1d03x5_behav_inst (clk, clkout_tmp, en0, en1, fd, rd,
      mlc_n0);
    primitive = _tie0 mlc_tie0_1 (mlc_n0);
    primitive = _wire clkout (clkout_random_init, clkout);
    primitive = _wire clkout_random_init (clkout_tmp, clkout_random_init);
  )
) // end model i0scirbc0ac1d03x5


model i0scirbc0ac1d04x5
  (clk, clkout, en0, en1,
   fd, rd)
(
  model_source = verilog_module;

  input (clk) ( active_low_clock; )
  input (en0) ( )
  input (en1) ( )
  input (fd) ( )
  input (rd) ( )
  output (clkout) ( )
  (
    instance = INTCdsicore_cirbc0ac_func i0scirbc0ac1d04x5_behav_inst (clk, clkout_tmp, en0, en1, fd, rd,
      mlc_n0);
    primitive = _tie0 mlc_tie0_1 (mlc_n0);
    primitive = _wire clkout (clkout_random_init, clkout);
    primitive = _wire clkout_random_init (clkout_tmp, clkout_random_init);
  )
) // end model i0scirbc0ac1d04x5


model i0scirbc0ac1d06x5
  (clk, clkout, en0, en1,
   fd, rd)
(
  model_source = verilog_module;

  input (clk) ( active_low_clock; )
  input (en0) ( )
  input (en1) ( )
  input (fd) ( )
  input (rd) ( )
  output (clkout) ( )
  (
    instance = INTCdsicore_cirbc0ac_func i0scirbc0ac1d06x5_behav_inst (clk, clkout_tmp, en0, en1, fd, rd,
      mlc_n0);
    primitive = _tie0 mlc_tie0_1 (mlc_n0);
    primitive = _wire clkout (clkout_random_init, clkout);
    primitive = _wire clkout_random_init (clkout_tmp, clkout_random_init);
  )
) // end model i0scirbc0ac1d06x5


model i0scirbc0ac1d09x5
  (clk, clkout, en0, en1,
   fd, rd)
(
  model_source = verilog_module;

  input (clk) ( active_low_clock; )
  input (en0) ( )
  input (en1) ( )
  input (fd) ( )
  input (rd) ( )
  output (clkout) ( )
  (
    instance = INTCdsicore_cirbc0ac_func i0scirbc0ac1d09x5_behav_inst (clk, clkout_tmp, en0, en1, fd, rd,
      mlc_n0);
    primitive = _tie0 mlc_tie0_1 (mlc_n0);
    primitive = _wire clkout (clkout_random_init, clkout);
    primitive = _wire clkout_random_init (clkout_tmp, clkout_random_init);
  )
) // end model i0scirbc0ac1d09x5


model i0scirbc0ac1d12x5
  (clk, clkout, en0, en1,
   fd, rd)
(
  model_source = verilog_module;

  input (clk) ( active_low_clock; )
  input (en0) ( )
  input (en1) ( )
  input (fd) ( )
  input (rd) ( )
  output (clkout) ( )
  (
    instance = INTCdsicore_cirbc0ac_func i0scirbc0ac1d12x5_behav_inst (clk, clkout_tmp, en0, en1, fd, rd,
      mlc_n0);
    primitive = _tie0 mlc_tie0_1 (mlc_n0);
    primitive = _wire clkout (clkout_random_init, clkout);
    primitive = _wire clkout_random_init (clkout_tmp, clkout_random_init);
  )
) // end model i0scirbc0ac1d12x5


model i0scirbc0ac1d15x5
  (clk, clkout, en0, en1,
   fd, rd)
(
  model_source = verilog_module;

  input (clk) ( active_low_clock; )
  input (en0) ( )
  input (en1) ( )
  input (fd) ( )
  input (rd) ( )
  output (clkout) ( )
  (
    instance = INTCdsicore_cirbc0ac_func i0scirbc0ac1d15x5_behav_inst (clk, clkout_tmp, en0, en1, fd, rd,
      mlc_n0);
    primitive = _tie0 mlc_tie0_1 (mlc_n0);
    primitive = _wire clkout (clkout_random_init, clkout);
    primitive = _wire clkout_random_init (clkout_tmp, clkout_random_init);
  )
) // end model i0scirbc0ac1d15x5


model i0scirbc0ac1d18x5
  (clk, clkout, en0, en1,
   fd, rd)
(
  model_source = verilog_module;

  input (clk) ( active_low_clock; )
  input (en0) ( )
  input (en1) ( )
  input (fd) ( )
  input (rd) ( )
  output (clkout) ( )
  (
    instance = INTCdsicore_cirbc0ac_func i0scirbc0ac1d18x5_behav_inst (clk, clkout_tmp, en0, en1, fd, rd,
      mlc_n0);
    primitive = _tie0 mlc_tie0_1 (mlc_n0);
    primitive = _wire clkout (clkout_random_init, clkout);
    primitive = _wire clkout_random_init (clkout_tmp, clkout_random_init);
  )
) // end model i0scirbc0ac1d18x5


model i0scirbc0ac1d24x5
  (clk, clkout, en0, en1,
   fd, rd)
(
  model_source = verilog_module;

  input (clk) ( active_low_clock; )
  input (en0) ( )
  input (en1) ( )
  input (fd) ( )
  input (rd) ( )
  output (clkout) ( )
  (
    instance = INTCdsicore_cirbc0ac_func i0scirbc0ac1d24x5_behav_inst (clk, clkout_tmp, en0, en1, fd, rd,
      mlc_n0);
    primitive = _tie0 mlc_tie0_1 (mlc_n0);
    primitive = _wire clkout (clkout_random_init, clkout);
    primitive = _wire clkout_random_init (clkout_tmp, clkout_random_init);
  )
) // end model i0scirbc0ac1d24x5


model i0scirbc0ac1d30x5
  (clk, clkout, en0, en1,
   fd, rd)
(
  model_source = verilog_module;

  input (clk) ( active_low_clock; )
  input (en0) ( )
  input (en1) ( )
  input (fd) ( )
  input (rd) ( )
  output (clkout) ( )
  (
    instance = INTCdsicore_cirbc0ac_func i0scirbc0ac1d30x5_behav_inst (clk, clkout_tmp, en0, en1, fd, rd,
      mlc_n0);
    primitive = _tie0 mlc_tie0_1 (mlc_n0);
    primitive = _wire clkout (clkout_random_init, clkout);
    primitive = _wire clkout_random_init (clkout_tmp, clkout_random_init);
  )
) // end model i0scirbc0ac1d30x5


model i0scirbc0ac1d36x5
  (clk, clkout, en0, en1,
   fd, rd)
(
  model_source = verilog_module;

  input (clk) ( active_low_clock; )
  input (en0) ( )
  input (en1) ( )
  input (fd) ( )
  input (rd) ( )
  output (clkout) ( )
  (
    instance = INTCdsicore_cirbc0ac_func i0scirbc0ac1d36x5_behav_inst (clk, clkout_tmp, en0, en1, fd, rd,
      mlc_n0);
    primitive = _tie0 mlc_tie0_1 (mlc_n0);
    primitive = _wire clkout (clkout_random_init, clkout);
    primitive = _wire clkout_random_init (clkout_tmp, clkout_random_init);
  )
) // end model i0scirbc0ac1d36x5


model i0scirbc0ac1d42x5
  (clk, clkout, en0, en1,
   fd, rd)
(
  model_source = verilog_module;

  input (clk) ( active_low_clock; )
  input (en0) ( )
  input (en1) ( )
  input (fd) ( )
  input (rd) ( )
  output (clkout) ( )
  (
    instance = INTCdsicore_cirbc0ac_func i0scirbc0ac1d42x5_behav_inst (clk, clkout_tmp, en0, en1, fd, rd,
      mlc_n0);
    primitive = _tie0 mlc_tie0_1 (mlc_n0);
    primitive = _wire clkout (clkout_random_init, clkout);
    primitive = _wire clkout_random_init (clkout_tmp, clkout_random_init);
  )
) // end model i0scirbc0ac1d42x5


model i0scirbc0ac1d48x5
  (clk, clkout, en0, en1,
   fd, rd)
(
  model_source = verilog_module;

  input (clk) ( active_low_clock; )
  input (en0) ( )
  input (en1) ( )
  input (fd) ( )
  input (rd) ( )
  output (clkout) ( )
  (
    instance = INTCdsicore_cirbc0ac_func i0scirbc0ac1d48x5_behav_inst (clk, clkout_tmp, en0, en1, fd, rd,
      mlc_n0);
    primitive = _tie0 mlc_tie0_1 (mlc_n0);
    primitive = _wire clkout (clkout_random_init, clkout);
    primitive = _wire clkout_random_init (clkout_tmp, clkout_random_init);
  )
) // end model i0scirbc0ac1d48x5


model i0scirbc4ac1d02x5
  (clk, clkout, enb, fd,
   rd)
(
  model_source = verilog_module;

  input (clk) ( active_low_clock; )
  input (enb) ( )
  input (fd) ( )
  input (rd) ( )
  output (clkout) ( )
  (
    instance = INTCdsicore_cirbc4ac_func i0scirbc4ac1d02x5_behav_inst (clk, clkout_tmp, enb, fd, rd, mlc_n0);
    primitive = _tie0 mlc_tie0_1 (mlc_n0);
    primitive = _wire clkout (clkout_random_init, clkout);
    primitive = _wire clkout_random_init (clkout_tmp, clkout_random_init);
  )
) // end model i0scirbc4ac1d02x5


model i0scirbc4ac1d03x5
  (clk, clkout, enb, fd,
   rd)
(
  model_source = verilog_module;

  input (clk) ( active_low_clock; )
  input (enb) ( )
  input (fd) ( )
  input (rd) ( )
  output (clkout) ( )
  (
    instance = INTCdsicore_cirbc4ac_func i0scirbc4ac1d03x5_behav_inst (clk, clkout_tmp, enb, fd, rd, mlc_n0);
    primitive = _tie0 mlc_tie0_1 (mlc_n0);
    primitive = _wire clkout (clkout_random_init, clkout);
    primitive = _wire clkout_random_init (clkout_tmp, clkout_random_init);
  )
) // end model i0scirbc4ac1d03x5


model i0scirbc4ac1d04x5
  (clk, clkout, enb, fd,
   rd)
(
  model_source = verilog_module;

  input (clk) ( active_low_clock; )
  input (enb) ( )
  input (fd) ( )
  input (rd) ( )
  output (clkout) ( )
  (
    instance = INTCdsicore_cirbc4ac_func i0scirbc4ac1d04x5_behav_inst (clk, clkout_tmp, enb, fd, rd, mlc_n0);
    primitive = _tie0 mlc_tie0_1 (mlc_n0);
    primitive = _wire clkout (clkout_random_init, clkout);
    primitive = _wire clkout_random_init (clkout_tmp, clkout_random_init);
  )
) // end model i0scirbc4ac1d04x5


model i0scirbc4ac1d06x5
  (clk, clkout, enb, fd,
   rd)
(
  model_source = verilog_module;

  input (clk) ( active_low_clock; )
  input (enb) ( )
  input (fd) ( )
  input (rd) ( )
  output (clkout) ( )
  (
    instance = INTCdsicore_cirbc4ac_func i0scirbc4ac1d06x5_behav_inst (clk, clkout_tmp, enb, fd, rd, mlc_n0);
    primitive = _tie0 mlc_tie0_1 (mlc_n0);
    primitive = _wire clkout (clkout_random_init, clkout);
    primitive = _wire clkout_random_init (clkout_tmp, clkout_random_init);
  )
) // end model i0scirbc4ac1d06x5


model i0scirbc4ac1d09x5
  (clk, clkout, enb, fd,
   rd)
(
  model_source = verilog_module;

  input (clk) ( active_low_clock; )
  input (enb) ( )
  input (fd) ( )
  input (rd) ( )
  output (clkout) ( )
  (
    instance = INTCdsicore_cirbc4ac_func i0scirbc4ac1d09x5_behav_inst (clk, clkout_tmp, enb, fd, rd, mlc_n0);
    primitive = _tie0 mlc_tie0_1 (mlc_n0);
    primitive = _wire clkout (clkout_random_init, clkout);
    primitive = _wire clkout_random_init (clkout_tmp, clkout_random_init);
  )
) // end model i0scirbc4ac1d09x5


model i0scirbc4ac1d12x5
  (clk, clkout, enb, fd,
   rd)
(
  model_source = verilog_module;

  input (clk) ( active_low_clock; )
  input (enb) ( )
  input (fd) ( )
  input (rd) ( )
  output (clkout) ( )
  (
    instance = INTCdsicore_cirbc4ac_func i0scirbc4ac1d12x5_behav_inst (clk, clkout_tmp, enb, fd, rd, mlc_n0);
    primitive = _tie0 mlc_tie0_1 (mlc_n0);
    primitive = _wire clkout (clkout_random_init, clkout);
    primitive = _wire clkout_random_init (clkout_tmp, clkout_random_init);
  )
) // end model i0scirbc4ac1d12x5


model i0scirbc4ac1d15x5
  (clk, clkout, enb, fd,
   rd)
(
  model_source = verilog_module;

  input (clk) ( active_low_clock; )
  input (enb) ( )
  input (fd) ( )
  input (rd) ( )
  output (clkout) ( )
  (
    instance = INTCdsicore_cirbc4ac_func i0scirbc4ac1d15x5_behav_inst (clk, clkout_tmp, enb, fd, rd, mlc_n0);
    primitive = _tie0 mlc_tie0_1 (mlc_n0);
    primitive = _wire clkout (clkout_random_init, clkout);
    primitive = _wire clkout_random_init (clkout_tmp, clkout_random_init);
  )
) // end model i0scirbc4ac1d15x5


model i0scirbc4ac1d18x5
  (clk, clkout, enb, fd,
   rd)
(
  model_source = verilog_module;

  input (clk) ( active_low_clock; )
  input (enb) ( )
  input (fd) ( )
  input (rd) ( )
  output (clkout) ( )
  (
    instance = INTCdsicore_cirbc4ac_func i0scirbc4ac1d18x5_behav_inst (clk, clkout_tmp, enb, fd, rd, mlc_n0);
    primitive = _tie0 mlc_tie0_1 (mlc_n0);
    primitive = _wire clkout (clkout_random_init, clkout);
    primitive = _wire clkout_random_init (clkout_tmp, clkout_random_init);
  )
) // end model i0scirbc4ac1d18x5


model i0scirbc4ac1d24x5
  (clk, clkout, enb, fd,
   rd)
(
  model_source = verilog_module;

  input (clk) ( active_low_clock; )
  input (enb) ( )
  input (fd) ( )
  input (rd) ( )
  output (clkout) ( )
  (
    instance = INTCdsicore_cirbc4ac_func i0scirbc4ac1d24x5_behav_inst (clk, clkout_tmp, enb, fd, rd, mlc_n0);
    primitive = _tie0 mlc_tie0_1 (mlc_n0);
    primitive = _wire clkout (clkout_random_init, clkout);
    primitive = _wire clkout_random_init (clkout_tmp, clkout_random_init);
  )
) // end model i0scirbc4ac1d24x5


model i0scirbc4ac1d30x5
  (clk, clkout, enb, fd,
   rd)
(
  model_source = verilog_module;

  input (clk) ( active_low_clock; )
  input (enb) ( )
  input (fd) ( )
  input (rd) ( )
  output (clkout) ( )
  (
    instance = INTCdsicore_cirbc4ac_func i0scirbc4ac1d30x5_behav_inst (clk, clkout_tmp, enb, fd, rd, mlc_n0);
    primitive = _tie0 mlc_tie0_1 (mlc_n0);
    primitive = _wire clkout (clkout_random_init, clkout);
    primitive = _wire clkout_random_init (clkout_tmp, clkout_random_init);
  )
) // end model i0scirbc4ac1d30x5


model i0scirbc4ac1d36x5
  (clk, clkout, enb, fd,
   rd)
(
  model_source = verilog_module;

  input (clk) ( active_low_clock; )
  input (enb) ( )
  input (fd) ( )
  input (rd) ( )
  output (clkout) ( )
  (
    instance = INTCdsicore_cirbc4ac_func i0scirbc4ac1d36x5_behav_inst (clk, clkout_tmp, enb, fd, rd, mlc_n0);
    primitive = _tie0 mlc_tie0_1 (mlc_n0);
    primitive = _wire clkout (clkout_random_init, clkout);
    primitive = _wire clkout_random_init (clkout_tmp, clkout_random_init);
  )
) // end model i0scirbc4ac1d36x5


model i0scirbc4ac1d42x5
  (clk, clkout, enb, fd,
   rd)
(
  model_source = verilog_module;

  input (clk) ( active_low_clock; )
  input (enb) ( )
  input (fd) ( )
  input (rd) ( )
  output (clkout) ( )
  (
    instance = INTCdsicore_cirbc4ac_func i0scirbc4ac1d42x5_behav_inst (clk, clkout_tmp, enb, fd, rd, mlc_n0);
    primitive = _tie0 mlc_tie0_1 (mlc_n0);
    primitive = _wire clkout (clkout_random_init, clkout);
    primitive = _wire clkout_random_init (clkout_tmp, clkout_random_init);
  )
) // end model i0scirbc4ac1d42x5


model i0scirbc4ac1d48x5
  (clk, clkout, enb, fd,
   rd)
(
  model_source = verilog_module;

  input (clk) ( active_low_clock; )
  input (enb) ( )
  input (fd) ( )
  input (rd) ( )
  output (clkout) ( )
  (
    instance = INTCdsicore_cirbc4ac_func i0scirbc4ac1d48x5_behav_inst (clk, clkout_tmp, enb, fd, rd, mlc_n0);
    primitive = _tie0 mlc_tie0_1 (mlc_n0);
    primitive = _wire clkout (clkout_random_init, clkout);
    primitive = _wire clkout_random_init (clkout_tmp, clkout_random_init);
  )
) // end model i0scirbc4ac1d48x5


model i0scirbc5ac1d02x4
  (clk, clkout, enb, fd,
   rd, teb)
(
  model_source = verilog_module;

  input (clk) ( active_low_clock; )
  input (enb) ( )
  input (fd) ( )
  input (rd) ( )
  input (teb) ( )
  output (clkout) ( clock_out; )
  (
    instance = INTCdsicore_cirbc5ac_func i0scirbc5ac1d02x4_behav_inst (clk, clkout_tmp, enb, fd, rd, teb,
      mlc_n0);
    primitive = _tie0 mlc_tie0_1 (mlc_n0);
    primitive = _wire clkout (clkout_random_init, clkout);
    primitive = _wire clkout_random_init (clkout_tmp, clkout_random_init);
  )
) // end model i0scirbc5ac1d02x4


model i0scirbc5ac1d02x5
  (clk, clkout, enb, fd,
   rd, teb)
(
  model_source = verilog_module;

  input (clk) ( active_low_clock; )
  input (enb) ( )
  input (fd) ( )
  input (rd) ( )
  input (teb) ( )
  output (clkout) ( clock_out; )
  (
    instance = INTCdsicore_cirbc5ac_func i0scirbc5ac1d02x5_behav_inst (clk, clkout_tmp, enb, fd, rd, teb,
      mlc_n0);
    primitive = _tie0 mlc_tie0_1 (mlc_n0);
    primitive = _wire clkout (clkout_random_init, clkout);
    primitive = _wire clkout_random_init (clkout_tmp, clkout_random_init);
  )
) // end model i0scirbc5ac1d02x5


model i0scirbc5ac1d03x5
  (clk, clkout, enb, fd,
   rd, teb)
(
  model_source = verilog_module;

  input (clk) ( active_low_clock; )
  input (enb) ( )
  input (fd) ( )
  input (rd) ( )
  input (teb) ( )
  output (clkout) ( clock_out; )
  (
    instance = INTCdsicore_cirbc5ac_func i0scirbc5ac1d03x5_behav_inst (clk, clkout_tmp, enb, fd, rd, teb,
      mlc_n0);
    primitive = _tie0 mlc_tie0_1 (mlc_n0);
    primitive = _wire clkout (clkout_random_init, clkout);
    primitive = _wire clkout_random_init (clkout_tmp, clkout_random_init);
  )
) // end model i0scirbc5ac1d03x5


model i0scirbc5ac1d04x5
  (clk, clkout, enb, fd,
   rd, teb)
(
  model_source = verilog_module;

  input (clk) ( active_low_clock; )
  input (enb) ( )
  input (fd) ( )
  input (rd) ( )
  input (teb) ( )
  output (clkout) ( clock_out; )
  (
    instance = INTCdsicore_cirbc5ac_func i0scirbc5ac1d04x5_behav_inst (clk, clkout_tmp, enb, fd, rd, teb,
      mlc_n0);
    primitive = _tie0 mlc_tie0_1 (mlc_n0);
    primitive = _wire clkout (clkout_random_init, clkout);
    primitive = _wire clkout_random_init (clkout_tmp, clkout_random_init);
  )
) // end model i0scirbc5ac1d04x5


model i0scirbc5ac1d06x5
  (clk, clkout, enb, fd,
   rd, teb)
(
  model_source = verilog_module;

  input (clk) ( active_low_clock; )
  input (enb) ( )
  input (fd) ( )
  input (rd) ( )
  input (teb) ( )
  output (clkout) ( clock_out; )
  (
    instance = INTCdsicore_cirbc5ac_func i0scirbc5ac1d06x5_behav_inst (clk, clkout_tmp, enb, fd, rd, teb,
      mlc_n0);
    primitive = _tie0 mlc_tie0_1 (mlc_n0);
    primitive = _wire clkout (clkout_random_init, clkout);
    primitive = _wire clkout_random_init (clkout_tmp, clkout_random_init);
  )
) // end model i0scirbc5ac1d06x5


model i0scirbc5ac1d09x5
  (clk, clkout, enb, fd,
   rd, teb)
(
  model_source = verilog_module;

  input (clk) ( active_low_clock; )
  input (enb) ( )
  input (fd) ( )
  input (rd) ( )
  input (teb) ( )
  output (clkout) ( clock_out; )
  (
    instance = INTCdsicore_cirbc5ac_func i0scirbc5ac1d09x5_behav_inst (clk, clkout_tmp, enb, fd, rd, teb,
      mlc_n0);
    primitive = _tie0 mlc_tie0_1 (mlc_n0);
    primitive = _wire clkout (clkout_random_init, clkout);
    primitive = _wire clkout_random_init (clkout_tmp, clkout_random_init);
  )
) // end model i0scirbc5ac1d09x5


model i0scirbc5ac1d12x5
  (clk, clkout, enb, fd,
   rd, teb)
(
  model_source = verilog_module;

  input (clk) ( active_low_clock; )
  input (enb) ( )
  input (fd) ( )
  input (rd) ( )
  input (teb) ( )
  output (clkout) ( clock_out; )
  (
    instance = INTCdsicore_cirbc5ac_func i0scirbc5ac1d12x5_behav_inst (clk, clkout_tmp, enb, fd, rd, teb,
      mlc_n0);
    primitive = _tie0 mlc_tie0_1 (mlc_n0);
    primitive = _wire clkout (clkout_random_init, clkout);
    primitive = _wire clkout_random_init (clkout_tmp, clkout_random_init);
  )
) // end model i0scirbc5ac1d12x5


model i0scirbc5ac1d15x5
  (clk, clkout, enb, fd,
   rd, teb)
(
  model_source = verilog_module;

  input (clk) ( active_low_clock; )
  input (enb) ( )
  input (fd) ( )
  input (rd) ( )
  input (teb) ( )
  output (clkout) ( clock_out; )
  (
    instance = INTCdsicore_cirbc5ac_func i0scirbc5ac1d15x5_behav_inst (clk, clkout_tmp, enb, fd, rd, teb,
      mlc_n0);
    primitive = _tie0 mlc_tie0_1 (mlc_n0);
    primitive = _wire clkout (clkout_random_init, clkout);
    primitive = _wire clkout_random_init (clkout_tmp, clkout_random_init);
  )
) // end model i0scirbc5ac1d15x5


model i0scirbc5ac1d18x5
  (clk, clkout, enb, fd,
   rd, teb)
(
  model_source = verilog_module;

  input (clk) ( active_low_clock; )
  input (enb) ( )
  input (fd) ( )
  input (rd) ( )
  input (teb) ( )
  output (clkout) ( clock_out; )
  (
    instance = INTCdsicore_cirbc5ac_func i0scirbc5ac1d18x5_behav_inst (clk, clkout_tmp, enb, fd, rd, teb,
      mlc_n0);
    primitive = _tie0 mlc_tie0_1 (mlc_n0);
    primitive = _wire clkout (clkout_random_init, clkout);
    primitive = _wire clkout_random_init (clkout_tmp, clkout_random_init);
  )
) // end model i0scirbc5ac1d18x5


model i0scirbc5ac1d24x5
  (clk, clkout, enb, fd,
   rd, teb)
(
  model_source = verilog_module;

  input (clk) ( active_low_clock; )
  input (enb) ( )
  input (fd) ( )
  input (rd) ( )
  input (teb) ( )
  output (clkout) ( clock_out; )
  (
    instance = INTCdsicore_cirbc5ac_func i0scirbc5ac1d24x5_behav_inst (clk, clkout_tmp, enb, fd, rd, teb,
      mlc_n0);
    primitive = _tie0 mlc_tie0_1 (mlc_n0);
    primitive = _wire clkout (clkout_random_init, clkout);
    primitive = _wire clkout_random_init (clkout_tmp, clkout_random_init);
  )
) // end model i0scirbc5ac1d24x5


model i0scirbc5ac1d30x5
  (clk, clkout, enb, fd,
   rd, teb)
(
  model_source = verilog_module;

  input (clk) ( active_low_clock; )
  input (enb) ( )
  input (fd) ( )
  input (rd) ( )
  input (teb) ( )
  output (clkout) ( clock_out; )
  (
    instance = INTCdsicore_cirbc5ac_func i0scirbc5ac1d30x5_behav_inst (clk, clkout_tmp, enb, fd, rd, teb,
      mlc_n0);
    primitive = _tie0 mlc_tie0_1 (mlc_n0);
    primitive = _wire clkout (clkout_random_init, clkout);
    primitive = _wire clkout_random_init (clkout_tmp, clkout_random_init);
  )
) // end model i0scirbc5ac1d30x5


model i0scirbc5ac1d36x5
  (clk, clkout, enb, fd,
   rd, teb)
(
  model_source = verilog_module;

  input (clk) ( active_low_clock; )
  input (enb) ( )
  input (fd) ( )
  input (rd) ( )
  input (teb) ( )
  output (clkout) ( clock_out; )
  (
    instance = INTCdsicore_cirbc5ac_func i0scirbc5ac1d36x5_behav_inst (clk, clkout_tmp, enb, fd, rd, teb,
      mlc_n0);
    primitive = _tie0 mlc_tie0_1 (mlc_n0);
    primitive = _wire clkout (clkout_random_init, clkout);
    primitive = _wire clkout_random_init (clkout_tmp, clkout_random_init);
  )
) // end model i0scirbc5ac1d36x5


model i0scirbc5ac1d42x5
  (clk, clkout, enb, fd,
   rd, teb)
(
  model_source = verilog_module;

  input (clk) ( active_low_clock; )
  input (enb) ( )
  input (fd) ( )
  input (rd) ( )
  input (teb) ( )
  output (clkout) ( clock_out; )
  (
    instance = INTCdsicore_cirbc5ac_func i0scirbc5ac1d42x5_behav_inst (clk, clkout_tmp, enb, fd, rd, teb,
      mlc_n0);
    primitive = _tie0 mlc_tie0_1 (mlc_n0);
    primitive = _wire clkout (clkout_random_init, clkout);
    primitive = _wire clkout_random_init (clkout_tmp, clkout_random_init);
  )
) // end model i0scirbc5ac1d42x5


model i0scirbc5ac1d48x5
  (clk, clkout, enb, fd,
   rd, teb)
(
  model_source = verilog_module;

  input (clk) ( active_low_clock; )
  input (enb) ( )
  input (fd) ( )
  input (rd) ( )
  input (teb) ( )
  output (clkout) ( clock_out; )
  (
    instance = INTCdsicore_cirbc5ac_func i0scirbc5ac1d48x5_behav_inst (clk, clkout_tmp, enb, fd, rd, teb,
      mlc_n0);
    primitive = _tie0 mlc_tie0_1 (mlc_n0);
    primitive = _wire clkout (clkout_random_init, clkout);
    primitive = _wire clkout_random_init (clkout_tmp, clkout_random_init);
  )
) // end model i0scirbc5ac1d48x5


model i0scirbc6ac1d02x5
  (clk, clkout, en, fd,
   rd, te)
(
  model_source = verilog_module;

  input (clk) ( clock_in; )
  input (en) ( func_enable; )
  input (fd) ( )
  input (rd) ( )
  input (te) ( test_enable; )
  output (clkout) ( clock_out; )
  (
    instance = INTCdsicore_cirbc6ac_func i0scirbc6ac1d02x5_behav_inst (clk, clkout_tmp, en, fd, rd, te,
      mlc_n0);
    primitive = _tie0 mlc_tie0_1 (mlc_n0);
    primitive = _wire clkout (clkout_random_init, clkout);
    primitive = _wire clkout_random_init (clkout_tmp, clkout_random_init);
  )
) // end model i0scirbc6ac1d02x5


model i0scirbc6ac1d03x5
  (clk, clkout, en, fd,
   rd, te)
(
  model_source = verilog_module;

  input (clk) ( clock_in; )
  input (en) ( func_enable; )
  input (fd) ( )
  input (rd) ( )
  input (te) ( test_enable; )
  output (clkout) ( clock_out; )
  (
    instance = INTCdsicore_cirbc6ac_func i0scirbc6ac1d03x5_behav_inst (clk, clkout_tmp, en, fd, rd, te,
      mlc_n0);
    primitive = _tie0 mlc_tie0_1 (mlc_n0);
    primitive = _wire clkout (clkout_random_init, clkout);
    primitive = _wire clkout_random_init (clkout_tmp, clkout_random_init);
  )
) // end model i0scirbc6ac1d03x5


model i0scirbc6ac1d04x5
  (clk, clkout, en, fd,
   rd, te)
(
  model_source = verilog_module;

  input (clk) ( clock_in; )
  input (en) ( func_enable; )
  input (fd) ( )
  input (rd) ( )
  input (te) ( test_enable; )
  output (clkout) ( clock_out; )
  (
    instance = INTCdsicore_cirbc6ac_func i0scirbc6ac1d04x5_behav_inst (clk, clkout_tmp, en, fd, rd, te,
      mlc_n0);
    primitive = _tie0 mlc_tie0_1 (mlc_n0);
    primitive = _wire clkout (clkout_random_init, clkout);
    primitive = _wire clkout_random_init (clkout_tmp, clkout_random_init);
  )
) // end model i0scirbc6ac1d04x5


model i0scirbc6ac1d06x5
  (clk, clkout, en, fd,
   rd, te)
(
  model_source = verilog_module;

  input (clk) ( clock_in; )
  input (en) ( func_enable; )
  input (fd) ( )
  input (rd) ( )
  input (te) ( test_enable; )
  output (clkout) ( clock_out; )
  (
    instance = INTCdsicore_cirbc6ac_func i0scirbc6ac1d06x5_behav_inst (clk, clkout_tmp, en, fd, rd, te,
      mlc_n0);
    primitive = _tie0 mlc_tie0_1 (mlc_n0);
    primitive = _wire clkout (clkout_random_init, clkout);
    primitive = _wire clkout_random_init (clkout_tmp, clkout_random_init);
  )
) // end model i0scirbc6ac1d06x5


model i0scirbc6ac1d09x5
  (clk, clkout, en, fd,
   rd, te)
(
  model_source = verilog_module;

  input (clk) ( clock_in; )
  input (en) ( func_enable; )
  input (fd) ( )
  input (rd) ( )
  input (te) ( test_enable; )
  output (clkout) ( clock_out; )
  (
    instance = INTCdsicore_cirbc6ac_func i0scirbc6ac1d09x5_behav_inst (clk, clkout_tmp, en, fd, rd, te,
      mlc_n0);
    primitive = _tie0 mlc_tie0_1 (mlc_n0);
    primitive = _wire clkout (clkout_random_init, clkout);
    primitive = _wire clkout_random_init (clkout_tmp, clkout_random_init);
  )
) // end model i0scirbc6ac1d09x5


model i0scirbc6ac1d12x5
  (clk, clkout, en, fd,
   rd, te)
(
  model_source = verilog_module;

  input (clk) ( clock_in; )
  input (en) ( func_enable; )
  input (fd) ( )
  input (rd) ( )
  input (te) ( test_enable; )
  output (clkout) ( clock_out; )
  (
    instance = INTCdsicore_cirbc6ac_func i0scirbc6ac1d12x5_behav_inst (clk, clkout_tmp, en, fd, rd, te,
      mlc_n0);
    primitive = _tie0 mlc_tie0_1 (mlc_n0);
    primitive = _wire clkout (clkout_random_init, clkout);
    primitive = _wire clkout_random_init (clkout_tmp, clkout_random_init);
  )
) // end model i0scirbc6ac1d12x5


model i0scirbc6ac1d18x5
  (clk, clkout, en, fd,
   rd, te)
(
  model_source = verilog_module;

  input (clk) ( clock_in; )
  input (en) ( func_enable; )
  input (fd) ( )
  input (rd) ( )
  input (te) ( test_enable; )
  output (clkout) ( clock_out; )
  (
    instance = INTCdsicore_cirbc6ac_func i0scirbc6ac1d18x5_behav_inst (clk, clkout_tmp, en, fd, rd, te,
      mlc_n0);
    primitive = _tie0 mlc_tie0_1 (mlc_n0);
    primitive = _wire clkout (clkout_random_init, clkout);
    primitive = _wire clkout_random_init (clkout_tmp, clkout_random_init);
  )
) // end model i0scirbc6ac1d18x5


model i0scirbc8ac1d02x5
  (clk, clkout, en, fd,
   rd, te)
(
  model_source = verilog_module;

  input (clk) ( clock_in; )
  input (en) ( func_enable; )
  input (fd) ( )
  input (rd) ( )
  input (te) ( test_enable; )
  output (clkout) ( clock_out; )
  (
    instance = INTCdsicore_cirbc8ac_func i0scirbc8ac1d02x5_behav_inst (clk, clkout_tmp, en, fd, rd, te,
      mlc_n0);
    primitive = _tie0 mlc_tie0_1 (mlc_n0);
    primitive = _wire clkout (clkout_random_init, clkout);
    primitive = _wire clkout_random_init (clkout_tmp, clkout_random_init);
  )
) // end model i0scirbc8ac1d02x5


model i0scirbc8ac1d03x5
  (clk, clkout, en, fd,
   rd, te)
(
  model_source = verilog_module;

  input (clk) ( clock_in; )
  input (en) ( func_enable; )
  input (fd) ( )
  input (rd) ( )
  input (te) ( test_enable; )
  output (clkout) ( clock_out; )
  (
    instance = INTCdsicore_cirbc8ac_func i0scirbc8ac1d03x5_behav_inst (clk, clkout_tmp, en, fd, rd, te,
      mlc_n0);
    primitive = _tie0 mlc_tie0_1 (mlc_n0);
    primitive = _wire clkout (clkout_random_init, clkout);
    primitive = _wire clkout_random_init (clkout_tmp, clkout_random_init);
  )
) // end model i0scirbc8ac1d03x5


model i0scirbc8ac1d04x5
  (clk, clkout, en, fd,
   rd, te)
(
  model_source = verilog_module;

  input (clk) ( clock_in; )
  input (en) ( func_enable; )
  input (fd) ( )
  input (rd) ( )
  input (te) ( test_enable; )
  output (clkout) ( clock_out; )
  (
    instance = INTCdsicore_cirbc8ac_func i0scirbc8ac1d04x5_behav_inst (clk, clkout_tmp, en, fd, rd, te,
      mlc_n0);
    primitive = _tie0 mlc_tie0_1 (mlc_n0);
    primitive = _wire clkout (clkout_random_init, clkout);
    primitive = _wire clkout_random_init (clkout_tmp, clkout_random_init);
  )
) // end model i0scirbc8ac1d04x5


model i0scirbc8ac1d06x5
  (clk, clkout, en, fd,
   rd, te)
(
  model_source = verilog_module;

  input (clk) ( clock_in; )
  input (en) ( func_enable; )
  input (fd) ( )
  input (rd) ( )
  input (te) ( test_enable; )
  output (clkout) ( clock_out; )
  (
    instance = INTCdsicore_cirbc8ac_func i0scirbc8ac1d06x5_behav_inst (clk, clkout_tmp, en, fd, rd, te,
      mlc_n0);
    primitive = _tie0 mlc_tie0_1 (mlc_n0);
    primitive = _wire clkout (clkout_random_init, clkout);
    primitive = _wire clkout_random_init (clkout_tmp, clkout_random_init);
  )
) // end model i0scirbc8ac1d06x5


model i0scirbc8ac1d09x5
  (clk, clkout, en, fd,
   rd, te)
(
  model_source = verilog_module;

  input (clk) ( clock_in; )
  input (en) ( func_enable; )
  input (fd) ( )
  input (rd) ( )
  input (te) ( test_enable; )
  output (clkout) ( clock_out; )
  (
    instance = INTCdsicore_cirbc8ac_func i0scirbc8ac1d09x5_behav_inst (clk, clkout_tmp, en, fd, rd, te,
      mlc_n0);
    primitive = _tie0 mlc_tie0_1 (mlc_n0);
    primitive = _wire clkout (clkout_random_init, clkout);
    primitive = _wire clkout_random_init (clkout_tmp, clkout_random_init);
  )
) // end model i0scirbc8ac1d09x5


model i0scirbc8ac1d12x5
  (clk, clkout, en, fd,
   rd, te)
(
  model_source = verilog_module;

  input (clk) ( clock_in; )
  input (en) ( func_enable; )
  input (fd) ( )
  input (rd) ( )
  input (te) ( test_enable; )
  output (clkout) ( clock_out; )
  (
    instance = INTCdsicore_cirbc8ac_func i0scirbc8ac1d12x5_behav_inst (clk, clkout_tmp, en, fd, rd, te,
      mlc_n0);
    primitive = _tie0 mlc_tie0_1 (mlc_n0);
    primitive = _wire clkout (clkout_random_init, clkout);
    primitive = _wire clkout_random_init (clkout_tmp, clkout_random_init);
  )
) // end model i0scirbc8ac1d12x5


model i0scirbc8ac1d18x5
  (clk, clkout, en, fd,
   rd, te)
(
  model_source = verilog_module;

  input (clk) ( clock_in; )
  input (en) ( func_enable; )
  input (fd) ( )
  input (rd) ( )
  input (te) ( test_enable; )
  output (clkout) ( clock_out; )
  (
    instance = INTCdsicore_cirbc8ac_func i0scirbc8ac1d18x5_behav_inst (clk, clkout_tmp, en, fd, rd, te,
      mlc_n0);
    primitive = _tie0 mlc_tie0_1 (mlc_n0);
    primitive = _wire clkout (clkout_random_init, clkout);
    primitive = _wire clkout_random_init (clkout_tmp, clkout_random_init);
  )
) // end model i0scirbc8ac1d18x5


model i0sclb0a2rc1d02x5
  (clk, clkout, en)
(
  model_source = verilog_module;
  simulation_function = and;

  input (clk) ( )
  input (en) ( )
  output (clkout) ( )
  (
    instance = INTCdsicore_clb0a2rc_func i0sclb0a2rc1d02x5_behav_inst (clk, clkout_tmp, en);
    primitive = _wire clkout (clkout_tmp, clkout);
  )
) // end model i0sclb0a2rc1d02x5


model i0sclb0a2rc1d03x5
  (clk, clkout, en)
(
  model_source = verilog_module;
  simulation_function = and;

  input (clk) ( )
  input (en) ( )
  output (clkout) ( )
  (
    instance = INTCdsicore_clb0a2rc_func i0sclb0a2rc1d03x5_behav_inst (clk, clkout_tmp, en);
    primitive = _wire clkout (clkout_tmp, clkout);
  )
) // end model i0sclb0a2rc1d03x5


model i0sclb0a2rc1d04x5
  (clk, clkout, en)
(
  model_source = verilog_module;
  simulation_function = and;

  input (clk) ( )
  input (en) ( )
  output (clkout) ( )
  (
    instance = INTCdsicore_clb0a2rc_func i0sclb0a2rc1d04x5_behav_inst (clk, clkout_tmp, en);
    primitive = _wire clkout (clkout_tmp, clkout);
  )
) // end model i0sclb0a2rc1d04x5


model i0sclb0a2rc1d06x5
  (clk, clkout, en)
(
  model_source = verilog_module;
  simulation_function = and;

  input (clk) ( )
  input (en) ( )
  output (clkout) ( )
  (
    instance = INTCdsicore_clb0a2rc_func i0sclb0a2rc1d06x5_behav_inst (clk, clkout_tmp, en);
    primitive = _wire clkout (clkout_tmp, clkout);
  )
) // end model i0sclb0a2rc1d06x5


model i0sclb0a2rc1d09x5
  (clk, clkout, en)
(
  model_source = verilog_module;
  simulation_function = and;

  input (clk) ( )
  input (en) ( )
  output (clkout) ( )
  (
    instance = INTCdsicore_clb0a2rc_func i0sclb0a2rc1d09x5_behav_inst (clk, clkout_tmp, en);
    primitive = _wire clkout (clkout_tmp, clkout);
  )
) // end model i0sclb0a2rc1d09x5


model i0sclb0a2rc1d12x5
  (clk, clkout, en)
(
  model_source = verilog_module;
  simulation_function = and;

  input (clk) ( )
  input (en) ( )
  output (clkout) ( )
  (
    instance = INTCdsicore_clb0a2rc_func i0sclb0a2rc1d12x5_behav_inst (clk, clkout_tmp, en);
    primitive = _wire clkout (clkout_tmp, clkout);
  )
) // end model i0sclb0a2rc1d12x5


model i0sfuy000rc1n02x5
  (clk, d, o, si,
   ssb)
(
  model_source = verilog_module;
  cell_type = scan_cell;
  simulation_function = scan_cell;

  input (clk) ( posedge_clock; )
  input (d) ( data_in; )
  input (si) ( scan_in; )
  input (ssb) ( scan_enable_inv; )
  output (o) ( scan_out; )
  (
    instance = INTCdsicore_fuy000rc_func i0sfuy000rc1n02x5_behav_inst (clk, d, o_tmp, si, ssb, mlc_n0);
    primitive = _tie0 mlc_tie0_1 (mlc_n0);
    primitive = _wire o (o_random_init, o);
    primitive = _wire o_random_init (o_tmp, o_random_init);
  )
) // end model i0sfuy000rc1n02x5


model i0sfuy000rc1n03x5
  (clk, d, o, si,
   ssb)
(
  model_source = verilog_module;
  cell_type = scan_cell;
  simulation_function = scan_cell;

  input (clk) ( posedge_clock; )
  input (d) ( data_in; )
  input (si) ( scan_in; )
  input (ssb) ( scan_enable_inv; )
  output (o) ( scan_out; )
  (
    instance = INTCdsicore_fuy000rc_func i0sfuy000rc1n03x5_behav_inst (clk, d, o_tmp, si, ssb, mlc_n0);
    primitive = _tie0 mlc_tie0_1 (mlc_n0);
    primitive = _wire o (o_random_init, o);
    primitive = _wire o_random_init (o_tmp, o_random_init);
  )
) // end model i0sfuy000rc1n03x5


model i0sfuz000rc1n02x5
  (clk, d, o, si,
   so, ssb)
(
  model_source = verilog_module;
  cell_type = scan_cell;
  simulation_function = scan_cell;

  input (clk) ( posedge_clock; )
  input (d) ( data_in; )
  input (si) ( scan_in; )
  input (ssb) ( scan_enable_inv; )
  output (o) ( data_out; )
  output (so) ( scan_out; )
  (
    instance = INTCdsicore_fuz000rc_func i0sfuz000rc1n02x5_behav_inst (clk, d, o_tmp, si, so_tmp, ssb,
      mlc_n0);
    primitive = _tie0 mlc_tie0_1 (mlc_n0);
    primitive = _wire o (o_random_init, o);
    primitive = _wire o_random_init (o_tmp, o_random_init);
    primitive = _wire so (so_random_init, so);
    primitive = _wire so_random_init (so_tmp, so_random_init);
  )
) // end model i0sfuz000rc1n02x5


model i0sfuz000rc1n03x5
  (clk, d, o, si,
   so, ssb)
(
  model_source = verilog_module;
  cell_type = scan_cell;
  simulation_function = scan_cell;

  input (clk) ( posedge_clock; )
  input (d) ( data_in; )
  input (si) ( scan_in; )
  input (ssb) ( scan_enable_inv; )
  output (o) ( data_out; )
  output (so) ( scan_out; )
  (
    instance = INTCdsicore_fuz000rc_func i0sfuz000rc1n03x5_behav_inst (clk, d, o_tmp, si, so_tmp, ssb,
      mlc_n0);
    primitive = _tie0 mlc_tie0_1 (mlc_n0);
    primitive = _wire o (o_random_init, o);
    primitive = _wire o_random_init (o_tmp, o_random_init);
    primitive = _wire so (so_random_init, so);
    primitive = _wire so_random_init (so_tmp, so_random_init);
  )
) // end model i0sfuz000rc1n03x5


model i0sfvz003rc1n02x5
  (clk, d, o, rb,
   si, so, ssb)
(
  model_source = verilog_module;
  cell_type = scan_cell;
  simulation_function = scan_cell;

  input (clk) ( posedge_clock; )
  input (d) ( data_in; )
  input (rb) ( active_low_reset; )
  input (si) ( scan_in; )
  input (ssb) ( scan_enable_inv; )
  output (o) ( data_out; )
  output (so) ( scan_out; )
  (
    instance = INTCdsicore_fvz003rc_func i0sfvz003rc1n02x5_behav_inst (clk, d, o_tmp, rb, si, so_tmp,
      ssb, mlc_n0);
    primitive = _tie0 mlc_tie0_1 (mlc_n0);
    primitive = _wire o (o_random_init, o);
    primitive = _wire o_random_init (o_tmp, o_random_init);
    primitive = _wire so (so_random_init, so);
    primitive = _wire so_random_init (so_tmp, so_random_init);
  )
) // end model i0sfvz003rc1n02x5


model i0sfvz003rc1n03x5
  (clk, d, o, rb,
   si, so, ssb)
(
  model_source = verilog_module;
  cell_type = scan_cell;
  simulation_function = scan_cell;

  input (clk) ( posedge_clock; )
  input (d) ( data_in; )
  input (rb) ( active_low_reset; )
  input (si) ( scan_in; )
  input (ssb) ( scan_enable_inv; )
  output (o) ( data_out; )
  output (so) ( scan_out; )
  (
    instance = INTCdsicore_fvz003rc_func i0sfvz003rc1n03x5_behav_inst (clk, d, o_tmp, rb, si, so_tmp,
      ssb, mlc_n0);
    primitive = _tie0 mlc_tie0_1 (mlc_n0);
    primitive = _wire o (o_random_init, o);
    primitive = _wire o_random_init (o_tmp, o_random_init);
    primitive = _wire so (so_random_init, so);
    primitive = _wire so_random_init (so_tmp, so_random_init);
  )
) // end model i0sfvz003rc1n03x5


model i0sinv000rc1n02x5
  (a, o1)
(
  model_source = verilog_module;
  cell_type = inverter;
  simulation_function = inverter;

  input (a) ( )
  output (o1) ( )
  (
    instance = INTCdsicore_inv000rc_func i0sinv000rc1n02x5_behav_inst (a, o1_tmp);
    primitive = _wire o1 (o1_tmp, o1);
  )
) // end model i0sinv000rc1n02x5


model i0sinv000rc1n03x5
  (a, o1)
(
  model_source = verilog_module;
  cell_type = inverter;
  simulation_function = inverter;

  input (a) ( )
  output (o1) ( )
  (
    instance = INTCdsicore_inv000rc_func i0sinv000rc1n03x5_behav_inst (a, o1_tmp);
    primitive = _wire o1 (o1_tmp, o1);
  )
) // end model i0sinv000rc1n03x5


model i0sinv000rc1n04x5
  (a, o1)
(
  model_source = verilog_module;
  cell_type = inverter;
  simulation_function = inverter;

  input (a) ( )
  output (o1) ( )
  (
    instance = INTCdsicore_inv000rc_func i0sinv000rc1n04x5_behav_inst (a, o1_tmp);
    primitive = _wire o1 (o1_tmp, o1);
  )
) // end model i0sinv000rc1n04x5


model i0sinv000rc1n06x5
  (a, o1)
(
  model_source = verilog_module;
  cell_type = inverter;
  simulation_function = inverter;

  input (a) ( )
  output (o1) ( )
  (
    instance = INTCdsicore_inv000rc_func i0sinv000rc1n06x5_behav_inst (a, o1_tmp);
    primitive = _wire o1 (o1_tmp, o1);
  )
) // end model i0sinv000rc1n06x5


model i0sinv000rc1n09x5
  (a, o1)
(
  model_source = verilog_module;
  cell_type = inverter;
  simulation_function = inverter;

  input (a) ( )
  output (o1) ( )
  (
    instance = INTCdsicore_inv000rc_func i0sinv000rc1n09x5_behav_inst (a, o1_tmp);
    primitive = _wire o1 (o1_tmp, o1);
  )
) // end model i0sinv000rc1n09x5


model i0sinv000rc1n12x5
  (a, o1)
(
  model_source = verilog_module;
  cell_type = inverter;
  simulation_function = inverter;

  input (a) ( )
  output (o1) ( )
  (
    instance = INTCdsicore_inv000rc_func i0sinv000rc1n12x5_behav_inst (a, o1_tmp);
    primitive = _wire o1 (o1_tmp, o1);
  )
) // end model i0sinv000rc1n12x5


model i0slbn080ac1d02x5
  (clkb, d, o)
(
  model_source = verilog_module;
  cell_type = latch;
  simulation_function = latch;

  input (clkb) ( active_low_clock; )
  input (d) ( data_in; )
  output (o) ( data_out; )
  (
    instance = INTCdsicore_lbn080ac_func i0slbn080ac1d02x5_behav_inst (clkb, d, o_tmp, mlc_n0);
    primitive = _tie0 mlc_tie0_1 (mlc_n0);
    primitive = _wire o (o_random_init, o);
    primitive = _wire o_random_init (o_tmp, o_random_init);
  )
) // end model i0slbn080ac1d02x5


model i0slbn080ac1d03x5
  (clkb, d, o)
(
  model_source = verilog_module;
  cell_type = latch;
  simulation_function = latch;

  input (clkb) ( active_low_clock; )
  input (d) ( data_in; )
  output (o) ( data_out; )
  (
    instance = INTCdsicore_lbn080ac_func i0slbn080ac1d03x5_behav_inst (clkb, d, o_tmp, mlc_n0);
    primitive = _tie0 mlc_tie0_1 (mlc_n0);
    primitive = _wire o (o_random_init, o);
    primitive = _wire o_random_init (o_tmp, o_random_init);
  )
) // end model i0slbn080ac1d03x5


model i0slbn080ac1d04x5
  (clkb, d, o)
(
  model_source = verilog_module;
  cell_type = latch;
  simulation_function = latch;

  input (clkb) ( active_low_clock; )
  input (d) ( data_in; )
  output (o) ( data_out; )
  (
    instance = INTCdsicore_lbn080ac_func i0slbn080ac1d04x5_behav_inst (clkb, d, o_tmp, mlc_n0);
    primitive = _tie0 mlc_tie0_1 (mlc_n0);
    primitive = _wire o (o_random_init, o);
    primitive = _wire o_random_init (o_tmp, o_random_init);
  )
) // end model i0slbn080ac1d04x5


model i0slbn080ac1d06x5
  (clkb, d, o)
(
  model_source = verilog_module;
  cell_type = latch;
  simulation_function = latch;

  input (clkb) ( active_low_clock; )
  input (d) ( data_in; )
  output (o) ( data_out; )
  (
    instance = INTCdsicore_lbn080ac_func i0slbn080ac1d06x5_behav_inst (clkb, d, o_tmp, mlc_n0);
    primitive = _tie0 mlc_tie0_1 (mlc_n0);
    primitive = _wire o (o_random_init, o);
    primitive = _wire o_random_init (o_tmp, o_random_init);
  )
) // end model i0slbn080ac1d06x5


model i0slbn280ac1d02x5
  (clkb, d1, d2, o1,
   o2)
(
  model_source = verilog_module;

  input (clkb) ( active_low_clock; )
  input (d1) ( )
  input (d2) ( )
  output (o1) ( )
  output (o2) ( )
  (
    instance = INTCdsicore_lbn280ac_func i0slbn280ac1d02x5_behav_inst (clkb, d1, d2, o1_tmp, o2_tmp, mlc_n0,
      mlc_n1);
    primitive = _tie0 mlc_tie0_1 (mlc_n0);
    primitive = _tie0 mlc_tie0_2 (mlc_n1);
    primitive = _wire o1 (o1_random_init, o1);
    primitive = _wire o1_random_init (o1_tmp, o1_random_init);
    primitive = _wire o2 (o2_random_init, o2);
    primitive = _wire o2_random_init (o2_tmp, o2_random_init);
  )
) // end model i0slbn280ac1d02x5


model i0slbn280ac1d03x5
  (clkb, d1, d2, o1,
   o2)
(
  model_source = verilog_module;

  input (clkb) ( active_low_clock; )
  input (d1) ( )
  input (d2) ( )
  output (o1) ( )
  output (o2) ( )
  (
    instance = INTCdsicore_lbn280ac_func i0slbn280ac1d03x5_behav_inst (clkb, d1, d2, o1_tmp, o2_tmp, mlc_n0,
      mlc_n1);
    primitive = _tie0 mlc_tie0_1 (mlc_n0);
    primitive = _tie0 mlc_tie0_2 (mlc_n1);
    primitive = _wire o1 (o1_random_init, o1);
    primitive = _wire o1_random_init (o1_tmp, o1_random_init);
    primitive = _wire o2 (o2_random_init, o2);
    primitive = _wire o2_random_init (o2_tmp, o2_random_init);
  )
) // end model i0slbn280ac1d03x5


model i0slbn280ac1d04x5
  (clkb, d1, d2, o1,
   o2)
(
  model_source = verilog_module;

  input (clkb) ( active_low_clock; )
  input (d1) ( )
  input (d2) ( )
  output (o1) ( )
  output (o2) ( )
  (
    instance = INTCdsicore_lbn280ac_func i0slbn280ac1d04x5_behav_inst (clkb, d1, d2, o1_tmp, o2_tmp, mlc_n0,
      mlc_n1);
    primitive = _tie0 mlc_tie0_1 (mlc_n0);
    primitive = _tie0 mlc_tie0_2 (mlc_n1);
    primitive = _wire o1 (o1_random_init, o1);
    primitive = _wire o1_random_init (o1_tmp, o1_random_init);
    primitive = _wire o2 (o2_random_init, o2);
    primitive = _wire o2_random_init (o2_tmp, o2_random_init);
  )
) // end model i0slbn280ac1d04x5


model i0slbn280ac1d06x5
  (clkb, d1, d2, o1,
   o2)
(
  model_source = verilog_module;

  input (clkb) ( active_low_clock; )
  input (d1) ( )
  input (d2) ( )
  output (o1) ( )
  output (o2) ( )
  (
    instance = INTCdsicore_lbn280ac_func i0slbn280ac1d06x5_behav_inst (clkb, d1, d2, o1_tmp, o2_tmp, mlc_n0,
      mlc_n1);
    primitive = _tie0 mlc_tie0_1 (mlc_n0);
    primitive = _tie0 mlc_tie0_2 (mlc_n1);
    primitive = _wire o1 (o1_random_init, o1);
    primitive = _wire o1_random_init (o1_tmp, o1_random_init);
    primitive = _wire o2 (o2_random_init, o2);
    primitive = _wire o2_random_init (o2_tmp, o2_random_init);
  )
) // end model i0slbn280ac1d06x5


model i0slbn480ac1q02x5
  (clkb, d1, d2, d3,
   d4, o1, o2, o3,
   o4)
(
  model_source = verilog_module;

  input (clkb) ( active_low_clock; )
  input (d1) ( )
  input (d2) ( )
  input (d3) ( )
  input (d4) ( )
  output (o1) ( )
  output (o2) ( )
  output (o3) ( )
  output (o4) ( )
  (
    instance = INTCdsicore_lbn480ac_func i0slbn480ac1q02x5_behav_inst (clkb, d1, d2, d3, d4, o1_tmp,
      o2_tmp, o3_tmp, o4_tmp, mlc_n0, mlc_n1, mlc_n2,
      mlc_n3);
    primitive = _tie0 mlc_tie0_1 (mlc_n0);
    primitive = _tie0 mlc_tie0_2 (mlc_n1);
    primitive = _tie0 mlc_tie0_3 (mlc_n2);
    primitive = _tie0 mlc_tie0_4 (mlc_n3);
    primitive = _wire o1 (o1_random_init, o1);
    primitive = _wire o1_random_init (o1_tmp, o1_random_init);
    primitive = _wire o2 (o2_random_init, o2);
    primitive = _wire o2_random_init (o2_tmp, o2_random_init);
    primitive = _wire o3 (o3_random_init, o3);
    primitive = _wire o3_random_init (o3_tmp, o3_random_init);
    primitive = _wire o4 (o4_random_init, o4);
    primitive = _wire o4_random_init (o4_tmp, o4_random_init);
  )
) // end model i0slbn480ac1q02x5


model i0slbn480ac1q03x5
  (clkb, d1, d2, d3,
   d4, o1, o2, o3,
   o4)
(
  model_source = verilog_module;

  input (clkb) ( active_low_clock; )
  input (d1) ( )
  input (d2) ( )
  input (d3) ( )
  input (d4) ( )
  output (o1) ( )
  output (o2) ( )
  output (o3) ( )
  output (o4) ( )
  (
    instance = INTCdsicore_lbn480ac_func i0slbn480ac1q03x5_behav_inst (clkb, d1, d2, d3, d4, o1_tmp,
      o2_tmp, o3_tmp, o4_tmp, mlc_n0, mlc_n1, mlc_n2,
      mlc_n3);
    primitive = _tie0 mlc_tie0_1 (mlc_n0);
    primitive = _tie0 mlc_tie0_2 (mlc_n1);
    primitive = _tie0 mlc_tie0_3 (mlc_n2);
    primitive = _tie0 mlc_tie0_4 (mlc_n3);
    primitive = _wire o1 (o1_random_init, o1);
    primitive = _wire o1_random_init (o1_tmp, o1_random_init);
    primitive = _wire o2 (o2_random_init, o2);
    primitive = _wire o2_random_init (o2_tmp, o2_random_init);
    primitive = _wire o3 (o3_random_init, o3);
    primitive = _wire o3_random_init (o3_tmp, o3_random_init);
    primitive = _wire o4 (o4_random_init, o4);
    primitive = _wire o4_random_init (o4_tmp, o4_random_init);
  )
) // end model i0slbn480ac1q03x5


model i0slbn480ac1q04x5
  (clkb, d1, d2, d3,
   d4, o1, o2, o3,
   o4)
(
  model_source = verilog_module;

  input (clkb) ( active_low_clock; )
  input (d1) ( )
  input (d2) ( )
  input (d3) ( )
  input (d4) ( )
  output (o1) ( )
  output (o2) ( )
  output (o3) ( )
  output (o4) ( )
  (
    instance = INTCdsicore_lbn480ac_func i0slbn480ac1q04x5_behav_inst (clkb, d1, d2, d3, d4, o1_tmp,
      o2_tmp, o3_tmp, o4_tmp, mlc_n0, mlc_n1, mlc_n2,
      mlc_n3);
    primitive = _tie0 mlc_tie0_1 (mlc_n0);
    primitive = _tie0 mlc_tie0_2 (mlc_n1);
    primitive = _tie0 mlc_tie0_3 (mlc_n2);
    primitive = _tie0 mlc_tie0_4 (mlc_n3);
    primitive = _wire o1 (o1_random_init, o1);
    primitive = _wire o1_random_init (o1_tmp, o1_random_init);
    primitive = _wire o2 (o2_random_init, o2);
    primitive = _wire o2_random_init (o2_tmp, o2_random_init);
    primitive = _wire o3 (o3_random_init, o3);
    primitive = _wire o3_random_init (o3_tmp, o3_random_init);
    primitive = _wire o4 (o4_random_init, o4);
    primitive = _wire o4_random_init (o4_tmp, o4_random_init);
  )
) // end model i0slbn480ac1q04x5


model i0slbn480ac1q06x5
  (clkb, d1, d2, d3,
   d4, o1, o2, o3,
   o4)
(
  model_source = verilog_module;

  input (clkb) ( active_low_clock; )
  input (d1) ( )
  input (d2) ( )
  input (d3) ( )
  input (d4) ( )
  output (o1) ( )
  output (o2) ( )
  output (o3) ( )
  output (o4) ( )
  (
    instance = INTCdsicore_lbn480ac_func i0slbn480ac1q06x5_behav_inst (clkb, d1, d2, d3, d4, o1_tmp,
      o2_tmp, o3_tmp, o4_tmp, mlc_n0, mlc_n1, mlc_n2,
      mlc_n3);
    primitive = _tie0 mlc_tie0_1 (mlc_n0);
    primitive = _tie0 mlc_tie0_2 (mlc_n1);
    primitive = _tie0 mlc_tie0_3 (mlc_n2);
    primitive = _tie0 mlc_tie0_4 (mlc_n3);
    primitive = _wire o1 (o1_random_init, o1);
    primitive = _wire o1_random_init (o1_tmp, o1_random_init);
    primitive = _wire o2 (o2_random_init, o2);
    primitive = _wire o2_random_init (o2_tmp, o2_random_init);
    primitive = _wire o3 (o3_random_init, o3);
    primitive = _wire o3_random_init (o3_tmp, o3_random_init);
    primitive = _wire o4 (o4_random_init, o4);
    primitive = _wire o4_random_init (o4_tmp, o4_random_init);
  )
) // end model i0slbn480ac1q06x5


model i0slbz000ac1d02x5
  (clk, d, o, si,
   so, ssb)
(
  model_source = verilog_module;

  input (clk) ( posedge_clock; )
  input (d) ( )
  input (si) ( scan_in; )
  input (ssb) ( scan_enable_inv; )
  output (o) ( )
  output (so) ( scan_out; )
  (
    instance = INTCdsicore_lbz000ac_func i0slbz000ac1d02x5_behav_inst (clk, d, o_tmp, si, so_tmp, ssb,
      mlc_n0);
    primitive = _tie0 mlc_tie0_1 (mlc_n0);
    primitive = _wire o (o_random_init, o);
    primitive = _wire o_random_init (o_tmp, o_random_init);
    primitive = _wire so (so_random_init, so);
    primitive = _wire so_random_init (so_tmp, so_random_init);
  )
) // end model i0slbz000ac1d02x5


model i0slbz000ac1d03x5
  (clk, d, o, si,
   so, ssb)
(
  model_source = verilog_module;

  input (clk) ( posedge_clock; )
  input (d) ( )
  input (si) ( scan_in; )
  input (ssb) ( scan_enable_inv; )
  output (o) ( )
  output (so) ( scan_out; )
  (
    instance = INTCdsicore_lbz000ac_func i0slbz000ac1d03x5_behav_inst (clk, d, o_tmp, si, so_tmp, ssb,
      mlc_n0);
    primitive = _tie0 mlc_tie0_1 (mlc_n0);
    primitive = _wire o (o_random_init, o);
    primitive = _wire o_random_init (o_tmp, o_random_init);
    primitive = _wire so (so_random_init, so);
    primitive = _wire so_random_init (so_tmp, so_random_init);
  )
) // end model i0slbz000ac1d03x5


model i0slbz000ac1d04x5
  (clk, d, o, si,
   so, ssb)
(
  model_source = verilog_module;

  input (clk) ( posedge_clock; )
  input (d) ( )
  input (si) ( scan_in; )
  input (ssb) ( scan_enable_inv; )
  output (o) ( )
  output (so) ( scan_out; )
  (
    instance = INTCdsicore_lbz000ac_func i0slbz000ac1d04x5_behav_inst (clk, d, o_tmp, si, so_tmp, ssb,
      mlc_n0);
    primitive = _tie0 mlc_tie0_1 (mlc_n0);
    primitive = _wire o (o_random_init, o);
    primitive = _wire o_random_init (o_tmp, o_random_init);
    primitive = _wire so (so_random_init, so);
    primitive = _wire so_random_init (so_tmp, so_random_init);
  )
) // end model i0slbz000ac1d04x5


model i0slbz000ac1d06x5
  (clk, d, o, si,
   so, ssb)
(
  model_source = verilog_module;

  input (clk) ( posedge_clock; )
  input (d) ( )
  input (si) ( scan_in; )
  input (ssb) ( scan_enable_inv; )
  output (o) ( )
  output (so) ( scan_out; )
  (
    instance = INTCdsicore_lbz000ac_func i0slbz000ac1d06x5_behav_inst (clk, d, o_tmp, si, so_tmp, ssb,
      mlc_n0);
    primitive = _tie0 mlc_tie0_1 (mlc_n0);
    primitive = _wire o (o_random_init, o);
    primitive = _wire o_random_init (o_tmp, o_random_init);
    primitive = _wire so (so_random_init, so);
    primitive = _wire so_random_init (so_tmp, so_random_init);
  )
) // end model i0slbz000ac1d06x5


model i0slbz200ac1d02x5
  (clk, d1, d2, o1,
   o2, si, so, ssb)
(
  model_source = verilog_module;
  scan_length = 2;

  input (clk) ( posedge_clock; )
  input (d1) ( )
  input (d2) ( )
  input (si) ( scan_in; )
  input (ssb) ( scan_enable_inv; )
  output (o1) ( )
  output (o2) ( )
  output (so) ( scan_out; )
  (
    instance = INTCdsicore_lbz200ac_func i0slbz200ac1d02x5_behav_inst (clk, d1, d2, o1_tmp, o2_tmp, si,
      so_tmp, ssb, mlc_n0, mlc_n1, mlc_n2, mlc_n3);
    primitive = _tie0 mlc_tie0_1 (mlc_n0);
    primitive = _tie0 mlc_tie0_2 (mlc_n1);
    primitive = _tie0 mlc_tie0_3 (mlc_n2);
    primitive = _tie0 mlc_tie0_4 (mlc_n3);
    primitive = _wire so (so_random_init, so);
    primitive = _wire so_random_init (so_tmp, so_random_init);
    primitive = _wire o1 (o1_random_init, o1);
    primitive = _wire o1_random_init (o1_tmp, o1_random_init);
    primitive = _wire o2 (o2_random_init, o2);
    primitive = _wire o2_random_init (o2_tmp, o2_random_init);
  )
) // end model i0slbz200ac1d02x5


model i0slbz200ac1d03x5
  (clk, d1, d2, o1,
   o2, si, so, ssb)
(
  model_source = verilog_module;
  scan_length = 2;

  input (clk) ( posedge_clock; )
  input (d1) ( )
  input (d2) ( )
  input (si) ( scan_in; )
  input (ssb) ( scan_enable_inv; )
  output (o1) ( )
  output (o2) ( )
  output (so) ( scan_out; )
  (
    instance = INTCdsicore_lbz200ac_func i0slbz200ac1d03x5_behav_inst (clk, d1, d2, o1_tmp, o2_tmp, si,
      so_tmp, ssb, mlc_n0, mlc_n1, mlc_n2, mlc_n3);
    primitive = _tie0 mlc_tie0_1 (mlc_n0);
    primitive = _tie0 mlc_tie0_2 (mlc_n1);
    primitive = _tie0 mlc_tie0_3 (mlc_n2);
    primitive = _tie0 mlc_tie0_4 (mlc_n3);
    primitive = _wire so (so_random_init, so);
    primitive = _wire so_random_init (so_tmp, so_random_init);
    primitive = _wire o1 (o1_random_init, o1);
    primitive = _wire o1_random_init (o1_tmp, o1_random_init);
    primitive = _wire o2 (o2_random_init, o2);
    primitive = _wire o2_random_init (o2_tmp, o2_random_init);
  )
) // end model i0slbz200ac1d03x5


model i0slbz200ac1d04x5
  (clk, d1, d2, o1,
   o2, si, so, ssb)
(
  model_source = verilog_module;
  scan_length = 2;

  input (clk) ( posedge_clock; )
  input (d1) ( )
  input (d2) ( )
  input (si) ( scan_in; )
  input (ssb) ( scan_enable_inv; )
  output (o1) ( )
  output (o2) ( )
  output (so) ( scan_out; )
  (
    instance = INTCdsicore_lbz200ac_func i0slbz200ac1d04x5_behav_inst (clk, d1, d2, o1_tmp, o2_tmp, si,
      so_tmp, ssb, mlc_n0, mlc_n1, mlc_n2, mlc_n3);
    primitive = _tie0 mlc_tie0_1 (mlc_n0);
    primitive = _tie0 mlc_tie0_2 (mlc_n1);
    primitive = _tie0 mlc_tie0_3 (mlc_n2);
    primitive = _tie0 mlc_tie0_4 (mlc_n3);
    primitive = _wire so (so_random_init, so);
    primitive = _wire so_random_init (so_tmp, so_random_init);
    primitive = _wire o1 (o1_random_init, o1);
    primitive = _wire o1_random_init (o1_tmp, o1_random_init);
    primitive = _wire o2 (o2_random_init, o2);
    primitive = _wire o2_random_init (o2_tmp, o2_random_init);
  )
) // end model i0slbz200ac1d04x5


model i0slbz200ac1d06x5
  (clk, d1, d2, o1,
   o2, si, so, ssb)
(
  model_source = verilog_module;
  scan_length = 2;

  input (clk) ( posedge_clock; )
  input (d1) ( )
  input (d2) ( )
  input (si) ( scan_in; )
  input (ssb) ( scan_enable_inv; )
  output (o1) ( )
  output (o2) ( )
  output (so) ( scan_out; )
  (
    instance = INTCdsicore_lbz200ac_func i0slbz200ac1d06x5_behav_inst (clk, d1, d2, o1_tmp, o2_tmp, si,
      so_tmp, ssb, mlc_n0, mlc_n1, mlc_n2, mlc_n3);
    primitive = _tie0 mlc_tie0_1 (mlc_n0);
    primitive = _tie0 mlc_tie0_2 (mlc_n1);
    primitive = _tie0 mlc_tie0_3 (mlc_n2);
    primitive = _tie0 mlc_tie0_4 (mlc_n3);
    primitive = _wire so (so_random_init, so);
    primitive = _wire so_random_init (so_tmp, so_random_init);
    primitive = _wire o1 (o1_random_init, o1);
    primitive = _wire o1_random_init (o1_tmp, o1_random_init);
    primitive = _wire o2 (o2_random_init, o2);
    primitive = _wire o2_random_init (o2_tmp, o2_random_init);
  )
) // end model i0slbz200ac1d06x5


model i0slbz400ac1q02x5
  (clk, d1, d2, d3,
   d4, o1, o2, o3,
   o4, si, so, ssb)
(
  model_source = verilog_module;
  scan_length = 4;

  input (clk) ( posedge_clock; )
  input (d1) ( )
  input (d2) ( )
  input (d3) ( )
  input (d4) ( )
  input (si) ( scan_in; )
  input (ssb) ( scan_enable_inv; )
  output (o1) ( )
  output (o2) ( )
  output (o3) ( )
  output (o4) ( )
  output (so) ( scan_out; )
  (
    instance = INTCdsicore_lbz400ac_func i0slbz400ac1q02x5_behav_inst (clk, d1, d2, d3, d4, o1_tmp,
      o2_tmp, o3_tmp, o4_tmp, si, so_tmp, ssb,
      mlc_n0, mlc_n1, mlc_n2, mlc_n3, mlc_n4, mlc_n5);
    primitive = _tie0 mlc_tie0_1 (mlc_n0);
    primitive = _tie0 mlc_tie0_2 (mlc_n1);
    primitive = _tie0 mlc_tie0_3 (mlc_n2);
    primitive = _tie0 mlc_tie0_4 (mlc_n3);
    primitive = _tie0 mlc_tie0_5 (mlc_n4);
    primitive = _tie0 mlc_tie0_6 (mlc_n5);
    primitive = _wire so (so_random_init, so);
    primitive = _wire so_random_init (so_tmp, so_random_init);
    primitive = _wire o1 (o1_random_init, o1);
    primitive = _wire o1_random_init (o1_tmp, o1_random_init);
    primitive = _wire o2 (o2_random_init, o2);
    primitive = _wire o2_random_init (o2_tmp, o2_random_init);
    primitive = _wire o3 (o3_random_init, o3);
    primitive = _wire o3_random_init (o3_tmp, o3_random_init);
    primitive = _wire o4 (o4_random_init, o4);
    primitive = _wire o4_random_init (o4_tmp, o4_random_init);
  )
) // end model i0slbz400ac1q02x5


model i0slbz400ac1q03x5
  (clk, d1, d2, d3,
   d4, o1, o2, o3,
   o4, si, so, ssb)
(
  model_source = verilog_module;
  scan_length = 4;

  input (clk) ( posedge_clock; )
  input (d1) ( )
  input (d2) ( )
  input (d3) ( )
  input (d4) ( )
  input (si) ( scan_in; )
  input (ssb) ( scan_enable_inv; )
  output (o1) ( )
  output (o2) ( )
  output (o3) ( )
  output (o4) ( )
  output (so) ( scan_out; )
  (
    instance = INTCdsicore_lbz400ac_func i0slbz400ac1q03x5_behav_inst (clk, d1, d2, d3, d4, o1_tmp,
      o2_tmp, o3_tmp, o4_tmp, si, so_tmp, ssb,
      mlc_n0, mlc_n1, mlc_n2, mlc_n3, mlc_n4, mlc_n5);
    primitive = _tie0 mlc_tie0_1 (mlc_n0);
    primitive = _tie0 mlc_tie0_2 (mlc_n1);
    primitive = _tie0 mlc_tie0_3 (mlc_n2);
    primitive = _tie0 mlc_tie0_4 (mlc_n3);
    primitive = _tie0 mlc_tie0_5 (mlc_n4);
    primitive = _tie0 mlc_tie0_6 (mlc_n5);
    primitive = _wire so (so_random_init, so);
    primitive = _wire so_random_init (so_tmp, so_random_init);
    primitive = _wire o1 (o1_random_init, o1);
    primitive = _wire o1_random_init (o1_tmp, o1_random_init);
    primitive = _wire o2 (o2_random_init, o2);
    primitive = _wire o2_random_init (o2_tmp, o2_random_init);
    primitive = _wire o3 (o3_random_init, o3);
    primitive = _wire o3_random_init (o3_tmp, o3_random_init);
    primitive = _wire o4 (o4_random_init, o4);
    primitive = _wire o4_random_init (o4_tmp, o4_random_init);
  )
) // end model i0slbz400ac1q03x5


model i0slbz400ac1q04x5
  (clk, d1, d2, d3,
   d4, o1, o2, o3,
   o4, si, so, ssb)
(
  model_source = verilog_module;
  scan_length = 4;

  input (clk) ( posedge_clock; )
  input (d1) ( )
  input (d2) ( )
  input (d3) ( )
  input (d4) ( )
  input (si) ( scan_in; )
  input (ssb) ( scan_enable_inv; )
  output (o1) ( )
  output (o2) ( )
  output (o3) ( )
  output (o4) ( )
  output (so) ( scan_out; )
  (
    instance = INTCdsicore_lbz400ac_func i0slbz400ac1q04x5_behav_inst (clk, d1, d2, d3, d4, o1_tmp,
      o2_tmp, o3_tmp, o4_tmp, si, so_tmp, ssb,
      mlc_n0, mlc_n1, mlc_n2, mlc_n3, mlc_n4, mlc_n5);
    primitive = _tie0 mlc_tie0_1 (mlc_n0);
    primitive = _tie0 mlc_tie0_2 (mlc_n1);
    primitive = _tie0 mlc_tie0_3 (mlc_n2);
    primitive = _tie0 mlc_tie0_4 (mlc_n3);
    primitive = _tie0 mlc_tie0_5 (mlc_n4);
    primitive = _tie0 mlc_tie0_6 (mlc_n5);
    primitive = _wire so (so_random_init, so);
    primitive = _wire so_random_init (so_tmp, so_random_init);
    primitive = _wire o1 (o1_random_init, o1);
    primitive = _wire o1_random_init (o1_tmp, o1_random_init);
    primitive = _wire o2 (o2_random_init, o2);
    primitive = _wire o2_random_init (o2_tmp, o2_random_init);
    primitive = _wire o3 (o3_random_init, o3);
    primitive = _wire o3_random_init (o3_tmp, o3_random_init);
    primitive = _wire o4 (o4_random_init, o4);
    primitive = _wire o4_random_init (o4_tmp, o4_random_init);
  )
) // end model i0slbz400ac1q04x5


model i0slbz400ac1q06x5
  (clk, d1, d2, d3,
   d4, o1, o2, o3,
   o4, si, so, ssb)
(
  model_source = verilog_module;
  scan_length = 4;

  input (clk) ( posedge_clock; )
  input (d1) ( )
  input (d2) ( )
  input (d3) ( )
  input (d4) ( )
  input (si) ( scan_in; )
  input (ssb) ( scan_enable_inv; )
  output (o1) ( )
  output (o2) ( )
  output (o3) ( )
  output (o4) ( )
  output (so) ( scan_out; )
  (
    instance = INTCdsicore_lbz400ac_func i0slbz400ac1q06x5_behav_inst (clk, d1, d2, d3, d4, o1_tmp,
      o2_tmp, o3_tmp, o4_tmp, si, so_tmp, ssb,
      mlc_n0, mlc_n1, mlc_n2, mlc_n3, mlc_n4, mlc_n5);
    primitive = _tie0 mlc_tie0_1 (mlc_n0);
    primitive = _tie0 mlc_tie0_2 (mlc_n1);
    primitive = _tie0 mlc_tie0_3 (mlc_n2);
    primitive = _tie0 mlc_tie0_4 (mlc_n3);
    primitive = _tie0 mlc_tie0_5 (mlc_n4);
    primitive = _tie0 mlc_tie0_6 (mlc_n5);
    primitive = _wire so (so_random_init, so);
    primitive = _wire so_random_init (so_tmp, so_random_init);
    primitive = _wire o1 (o1_random_init, o1);
    primitive = _wire o1_random_init (o1_tmp, o1_random_init);
    primitive = _wire o2 (o2_random_init, o2);
    primitive = _wire o2_random_init (o2_tmp, o2_random_init);
    primitive = _wire o3 (o3_random_init, o3);
    primitive = _wire o3_random_init (o3_tmp, o3_random_init);
    primitive = _wire o4 (o4_random_init, o4);
    primitive = _wire o4_random_init (o4_tmp, o4_random_init);
  )
) // end model i0slbz400ac1q06x5


model i0slmn012ac1d02x4
  (a, b, clka, clkb,
   ob)
(
  model_source = verilog_module;

  input (a) ( )
  input (b) ( )
  input (clka) ( )
  input (clkb) ( )
  output (ob) ( )
  (
    instance = INTCdsicore_lmn012ac_func i0slmn012ac1d02x4_behav_inst (a, b, clka, clkb, ob_tmp, mlc_n0);
    primitive = _tie0 mlc_tie0_1 (mlc_n0);
    primitive = _wire ob (ob_random_init, ob);
    primitive = _wire ob_random_init (ob_tmp, ob_random_init);
  )
) // end model i0slmn012ac1d02x4


model i0slmn012ac1d02x5
  (a, b, clka, clkb,
   ob)
(
  model_source = verilog_module;

  input (a) ( )
  input (b) ( )
  input (clka) ( )
  input (clkb) ( )
  output (ob) ( )
  (
    instance = INTCdsicore_lmn012ac_func i0slmn012ac1d02x5_behav_inst (a, b, clka, clkb, ob_tmp, mlc_n0);
    primitive = _tie0 mlc_tie0_1 (mlc_n0);
    primitive = _wire ob (ob_random_init, ob);
    primitive = _wire ob_random_init (ob_tmp, ob_random_init);
  )
) // end model i0slmn012ac1d02x5


model i0slmn012ac1d03x5
  (a, b, clka, clkb,
   ob)
(
  model_source = verilog_module;

  input (a) ( )
  input (b) ( )
  input (clka) ( )
  input (clkb) ( )
  output (ob) ( )
  (
    instance = INTCdsicore_lmn012ac_func i0slmn012ac1d03x5_behav_inst (a, b, clka, clkb, ob_tmp, mlc_n0);
    primitive = _tie0 mlc_tie0_1 (mlc_n0);
    primitive = _wire ob (ob_random_init, ob);
    primitive = _wire ob_random_init (ob_tmp, ob_random_init);
  )
) // end model i0slmn012ac1d03x5


model i0slmn012ac1d06x5
  (a, b, clka, clkb,
   ob)
(
  model_source = verilog_module;

  input (a) ( )
  input (b) ( )
  input (clka) ( )
  input (clkb) ( )
  output (ob) ( )
  (
    instance = INTCdsicore_lmn012ac_func i0slmn012ac1d06x5_behav_inst (a, b, clka, clkb, ob_tmp, mlc_n0);
    primitive = _tie0 mlc_tie0_1 (mlc_n0);
    primitive = _wire ob (ob_random_init, ob);
    primitive = _wire ob_random_init (ob_tmp, ob_random_init);
  )
) // end model i0slmn012ac1d06x5


model i0slmn012ac1d12x5
  (a, b, clka, clkb,
   ob)
(
  model_source = verilog_module;

  input (a) ( )
  input (b) ( )
  input (clka) ( )
  input (clkb) ( )
  output (ob) ( )
  (
    instance = INTCdsicore_lmn012ac_func i0slmn012ac1d12x5_behav_inst (a, b, clka, clkb, ob_tmp, mlc_n0);
    primitive = _tie0 mlc_tie0_1 (mlc_n0);
    primitive = _wire ob (ob_random_init, ob);
    primitive = _wire ob_random_init (ob_tmp, ob_random_init);
  )
) // end model i0slmn012ac1d12x5


model i0slmn013ac1d02x5
  (a, b, c, clka,
   clkb, clkc, ob)
(
  model_source = verilog_module;

  input (a) ( )
  input (b) ( )
  input (c) ( )
  input (clka) ( )
  input (clkb) ( )
  input (clkc) ( )
  output (ob) ( )
  (
    instance = INTCdsicore_lmn013ac_func i0slmn013ac1d02x5_behav_inst (a, b, c, clka, clkb, clkc,
      ob_tmp, mlc_n0);
    primitive = _tie0 mlc_tie0_1 (mlc_n0);
    primitive = _wire ob (ob_random_init, ob);
    primitive = _wire ob_random_init (ob_tmp, ob_random_init);
  )
) // end model i0slmn013ac1d02x5


model i0slmn013ac1d03x5
  (a, b, c, clka,
   clkb, clkc, ob)
(
  model_source = verilog_module;

  input (a) ( )
  input (b) ( )
  input (c) ( )
  input (clka) ( )
  input (clkb) ( )
  input (clkc) ( )
  output (ob) ( )
  (
    instance = INTCdsicore_lmn013ac_func i0slmn013ac1d03x5_behav_inst (a, b, c, clka, clkb, clkc,
      ob_tmp, mlc_n0);
    primitive = _tie0 mlc_tie0_1 (mlc_n0);
    primitive = _wire ob (ob_random_init, ob);
    primitive = _wire ob_random_init (ob_tmp, ob_random_init);
  )
) // end model i0slmn013ac1d03x5


model i0slmn013ac1d06x5
  (a, b, c, clka,
   clkb, clkc, ob)
(
  model_source = verilog_module;

  input (a) ( )
  input (b) ( )
  input (c) ( )
  input (clka) ( )
  input (clkb) ( )
  input (clkc) ( )
  output (ob) ( )
  (
    instance = INTCdsicore_lmn013ac_func i0slmn013ac1d06x5_behav_inst (a, b, c, clka, clkb, clkc,
      ob_tmp, mlc_n0);
    primitive = _tie0 mlc_tie0_1 (mlc_n0);
    primitive = _wire ob (ob_random_init, ob);
    primitive = _wire ob_random_init (ob_tmp, ob_random_init);
  )
) // end model i0slmn013ac1d06x5


model i0slmn013ac1d12x5
  (a, b, c, clka,
   clkb, clkc, ob)
(
  model_source = verilog_module;

  input (a) ( )
  input (b) ( )
  input (c) ( )
  input (clka) ( )
  input (clkb) ( )
  input (clkc) ( )
  output (ob) ( )
  (
    instance = INTCdsicore_lmn013ac_func i0slmn013ac1d12x5_behav_inst (a, b, c, clka, clkb, clkc,
      ob_tmp, mlc_n0);
    primitive = _tie0 mlc_tie0_1 (mlc_n0);
    primitive = _wire ob (ob_random_init, ob);
    primitive = _wire ob_random_init (ob_tmp, ob_random_init);
  )
) // end model i0slmn013ac1d12x5


model i0slmn014ac1d02x5
  (a, b, c, clka,
   clkb, clkc, clkd, d,
   ob)
(
  model_source = verilog_module;

  input (a) ( )
  input (b) ( )
  input (c) ( )
  input (clka) ( )
  input (clkb) ( )
  input (clkc) ( )
  input (clkd) ( )
  input (d) ( )
  output (ob) ( )
  (
    instance = INTCdsicore_lmn014ac_func i0slmn014ac1d02x5_behav_inst (a, b, c, clka, clkb, clkc,
      clkd, d, ob_tmp, mlc_n0);
    primitive = _tie0 mlc_tie0_1 (mlc_n0);
    primitive = _wire ob (ob_random_init, ob);
    primitive = _wire ob_random_init (ob_tmp, ob_random_init);
  )
) // end model i0slmn014ac1d02x5


model i0slmn014ac1d03x5
  (a, b, c, clka,
   clkb, clkc, clkd, d,
   ob)
(
  model_source = verilog_module;

  input (a) ( )
  input (b) ( )
  input (c) ( )
  input (clka) ( )
  input (clkb) ( )
  input (clkc) ( )
  input (clkd) ( )
  input (d) ( )
  output (ob) ( )
  (
    instance = INTCdsicore_lmn014ac_func i0slmn014ac1d03x5_behav_inst (a, b, c, clka, clkb, clkc,
      clkd, d, ob_tmp, mlc_n0);
    primitive = _tie0 mlc_tie0_1 (mlc_n0);
    primitive = _wire ob (ob_random_init, ob);
    primitive = _wire ob_random_init (ob_tmp, ob_random_init);
  )
) // end model i0slmn014ac1d03x5


model i0slmn014ac1d06x5
  (a, b, c, clka,
   clkb, clkc, clkd, d,
   ob)
(
  model_source = verilog_module;

  input (a) ( )
  input (b) ( )
  input (c) ( )
  input (clka) ( )
  input (clkb) ( )
  input (clkc) ( )
  input (clkd) ( )
  input (d) ( )
  output (ob) ( )
  (
    instance = INTCdsicore_lmn014ac_func i0slmn014ac1d06x5_behav_inst (a, b, c, clka, clkb, clkc,
      clkd, d, ob_tmp, mlc_n0);
    primitive = _tie0 mlc_tie0_1 (mlc_n0);
    primitive = _wire ob (ob_random_init, ob);
    primitive = _wire ob_random_init (ob_tmp, ob_random_init);
  )
) // end model i0slmn014ac1d06x5


model i0slmn014ac1d12x5
  (a, b, c, clka,
   clkb, clkc, clkd, d,
   ob)
(
  model_source = verilog_module;

  input (a) ( )
  input (b) ( )
  input (c) ( )
  input (clka) ( )
  input (clkb) ( )
  input (clkc) ( )
  input (clkd) ( )
  input (d) ( )
  output (ob) ( )
  (
    instance = INTCdsicore_lmn014ac_func i0slmn014ac1d12x5_behav_inst (a, b, c, clka, clkb, clkc,
      clkd, d, ob_tmp, mlc_n0);
    primitive = _tie0 mlc_tie0_1 (mlc_n0);
    primitive = _wire ob (ob_random_init, ob);
    primitive = _wire ob_random_init (ob_tmp, ob_random_init);
  )
) // end model i0slmn014ac1d12x5


model i0slmn015ac1d02x5
  (a, b, c, clka,
   clkb, clkc, clkd, clke,
   d, e, ob)
(
  model_source = verilog_module;

  input (a) ( )
  input (b) ( )
  input (c) ( )
  input (clka) ( )
  input (clkb) ( )
  input (clkc) ( )
  input (clkd) ( )
  input (clke) ( )
  input (d) ( )
  input (e) ( )
  output (ob) ( )
  (
    instance = INTCdsicore_lmn015ac_func i0slmn015ac1d02x5_behav_inst (a, b, c, clka, clkb, clkc,
      clkd, clke, d, e, ob_tmp, mlc_n0);
    primitive = _tie0 mlc_tie0_1 (mlc_n0);
    primitive = _wire ob (ob_random_init, ob);
    primitive = _wire ob_random_init (ob_tmp, ob_random_init);
  )
) // end model i0slmn015ac1d02x5


model i0slmn015ac1d03x5
  (a, b, c, clka,
   clkb, clkc, clkd, clke,
   d, e, ob)
(
  model_source = verilog_module;

  input (a) ( )
  input (b) ( )
  input (c) ( )
  input (clka) ( )
  input (clkb) ( )
  input (clkc) ( )
  input (clkd) ( )
  input (clke) ( )
  input (d) ( )
  input (e) ( )
  output (ob) ( )
  (
    instance = INTCdsicore_lmn015ac_func i0slmn015ac1d03x5_behav_inst (a, b, c, clka, clkb, clkc,
      clkd, clke, d, e, ob_tmp, mlc_n0);
    primitive = _tie0 mlc_tie0_1 (mlc_n0);
    primitive = _wire ob (ob_random_init, ob);
    primitive = _wire ob_random_init (ob_tmp, ob_random_init);
  )
) // end model i0slmn015ac1d03x5


model i0slmn015ac1d06x5
  (a, b, c, clka,
   clkb, clkc, clkd, clke,
   d, e, ob)
(
  model_source = verilog_module;

  input (a) ( )
  input (b) ( )
  input (c) ( )
  input (clka) ( )
  input (clkb) ( )
  input (clkc) ( )
  input (clkd) ( )
  input (clke) ( )
  input (d) ( )
  input (e) ( )
  output (ob) ( )
  (
    instance = INTCdsicore_lmn015ac_func i0slmn015ac1d06x5_behav_inst (a, b, c, clka, clkb, clkc,
      clkd, clke, d, e, ob_tmp, mlc_n0);
    primitive = _tie0 mlc_tie0_1 (mlc_n0);
    primitive = _wire ob (ob_random_init, ob);
    primitive = _wire ob_random_init (ob_tmp, ob_random_init);
  )
) // end model i0slmn015ac1d06x5


model i0slmn015ac1d12x5
  (a, b, c, clka,
   clkb, clkc, clkd, clke,
   d, e, ob)
(
  model_source = verilog_module;

  input (a) ( )
  input (b) ( )
  input (c) ( )
  input (clka) ( )
  input (clkb) ( )
  input (clkc) ( )
  input (clkd) ( )
  input (clke) ( )
  input (d) ( )
  input (e) ( )
  output (ob) ( )
  (
    instance = INTCdsicore_lmn015ac_func i0slmn015ac1d12x5_behav_inst (a, b, c, clka, clkb, clkc,
      clkd, clke, d, e, ob_tmp, mlc_n0);
    primitive = _tie0 mlc_tie0_1 (mlc_n0);
    primitive = _wire ob (ob_random_init, ob);
    primitive = _wire ob_random_init (ob_tmp, ob_random_init);
  )
) // end model i0slmn015ac1d12x5


model i0slmn092ac1d02x4
  (a, b, clkab, clkbb,
   ob)
(
  model_source = verilog_module;

  input (a) ( )
  input (b) ( )
  input (clkab) ( )
  input (clkbb) ( )
  output (ob) ( )
  (
    instance = INTCdsicore_lmn092ac_func i0slmn092ac1d02x4_behav_inst (a, b, clkab, clkbb, ob_tmp, mlc_n0);
    primitive = _tie0 mlc_tie0_1 (mlc_n0);
    primitive = _wire ob (ob_random_init, ob);
    primitive = _wire ob_random_init (ob_tmp, ob_random_init);
  )
) // end model i0slmn092ac1d02x4


model i0slmn092ac1d02x5
  (a, b, clkab, clkbb,
   ob)
(
  model_source = verilog_module;

  input (a) ( )
  input (b) ( )
  input (clkab) ( )
  input (clkbb) ( )
  output (ob) ( )
  (
    instance = INTCdsicore_lmn092ac_func i0slmn092ac1d02x5_behav_inst (a, b, clkab, clkbb, ob_tmp, mlc_n0);
    primitive = _tie0 mlc_tie0_1 (mlc_n0);
    primitive = _wire ob (ob_random_init, ob);
    primitive = _wire ob_random_init (ob_tmp, ob_random_init);
  )
) // end model i0slmn092ac1d02x5


model i0slmn092ac1d03x5
  (a, b, clkab, clkbb,
   ob)
(
  model_source = verilog_module;

  input (a) ( )
  input (b) ( )
  input (clkab) ( )
  input (clkbb) ( )
  output (ob) ( )
  (
    instance = INTCdsicore_lmn092ac_func i0slmn092ac1d03x5_behav_inst (a, b, clkab, clkbb, ob_tmp, mlc_n0);
    primitive = _tie0 mlc_tie0_1 (mlc_n0);
    primitive = _wire ob (ob_random_init, ob);
    primitive = _wire ob_random_init (ob_tmp, ob_random_init);
  )
) // end model i0slmn092ac1d03x5


model i0slmn092ac1d06x5
  (a, b, clkab, clkbb,
   ob)
(
  model_source = verilog_module;

  input (a) ( )
  input (b) ( )
  input (clkab) ( )
  input (clkbb) ( )
  output (ob) ( )
  (
    instance = INTCdsicore_lmn092ac_func i0slmn092ac1d06x5_behav_inst (a, b, clkab, clkbb, ob_tmp, mlc_n0);
    primitive = _tie0 mlc_tie0_1 (mlc_n0);
    primitive = _wire ob (ob_random_init, ob);
    primitive = _wire ob_random_init (ob_tmp, ob_random_init);
  )
) // end model i0slmn092ac1d06x5


model i0slmn092ac1d12x5
  (a, b, clkab, clkbb,
   ob)
(
  model_source = verilog_module;

  input (a) ( )
  input (b) ( )
  input (clkab) ( )
  input (clkbb) ( )
  output (ob) ( )
  (
    instance = INTCdsicore_lmn092ac_func i0slmn092ac1d12x5_behav_inst (a, b, clkab, clkbb, ob_tmp, mlc_n0);
    primitive = _tie0 mlc_tie0_1 (mlc_n0);
    primitive = _wire ob (ob_random_init, ob);
    primitive = _wire ob_random_init (ob_tmp, ob_random_init);
  )
) // end model i0slmn092ac1d12x5


model i0slmn093ac1d02x5
  (a, b, c, clkab,
   clkbb, clkcb, ob)
(
  model_source = verilog_module;

  input (a) ( )
  input (b) ( )
  input (c) ( )
  input (clkab) ( )
  input (clkbb) ( )
  input (clkcb) ( )
  output (ob) ( )
  (
    instance = INTCdsicore_lmn093ac_func i0slmn093ac1d02x5_behav_inst (a, b, c, clkab, clkbb, clkcb,
      ob_tmp, mlc_n0);
    primitive = _tie0 mlc_tie0_1 (mlc_n0);
    primitive = _wire ob (ob_random_init, ob);
    primitive = _wire ob_random_init (ob_tmp, ob_random_init);
  )
) // end model i0slmn093ac1d02x5


model i0slmn093ac1d03x5
  (a, b, c, clkab,
   clkbb, clkcb, ob)
(
  model_source = verilog_module;

  input (a) ( )
  input (b) ( )
  input (c) ( )
  input (clkab) ( )
  input (clkbb) ( )
  input (clkcb) ( )
  output (ob) ( )
  (
    instance = INTCdsicore_lmn093ac_func i0slmn093ac1d03x5_behav_inst (a, b, c, clkab, clkbb, clkcb,
      ob_tmp, mlc_n0);
    primitive = _tie0 mlc_tie0_1 (mlc_n0);
    primitive = _wire ob (ob_random_init, ob);
    primitive = _wire ob_random_init (ob_tmp, ob_random_init);
  )
) // end model i0slmn093ac1d03x5


model i0slmn093ac1d06x5
  (a, b, c, clkab,
   clkbb, clkcb, ob)
(
  model_source = verilog_module;

  input (a) ( )
  input (b) ( )
  input (c) ( )
  input (clkab) ( )
  input (clkbb) ( )
  input (clkcb) ( )
  output (ob) ( )
  (
    instance = INTCdsicore_lmn093ac_func i0slmn093ac1d06x5_behav_inst (a, b, c, clkab, clkbb, clkcb,
      ob_tmp, mlc_n0);
    primitive = _tie0 mlc_tie0_1 (mlc_n0);
    primitive = _wire ob (ob_random_init, ob);
    primitive = _wire ob_random_init (ob_tmp, ob_random_init);
  )
) // end model i0slmn093ac1d06x5


model i0slmn093ac1d12x5
  (a, b, c, clkab,
   clkbb, clkcb, ob)
(
  model_source = verilog_module;

  input (a) ( )
  input (b) ( )
  input (c) ( )
  input (clkab) ( )
  input (clkbb) ( )
  input (clkcb) ( )
  output (ob) ( )
  (
    instance = INTCdsicore_lmn093ac_func i0slmn093ac1d12x5_behav_inst (a, b, c, clkab, clkbb, clkcb,
      ob_tmp, mlc_n0);
    primitive = _tie0 mlc_tie0_1 (mlc_n0);
    primitive = _wire ob (ob_random_init, ob);
    primitive = _wire ob_random_init (ob_tmp, ob_random_init);
  )
) // end model i0slmn093ac1d12x5


model i0slmn094ac1d02x5
  (a, b, c, clkab,
   clkbb, clkcb, clkdb, d,
   ob)
(
  model_source = verilog_module;

  input (a) ( )
  input (b) ( )
  input (c) ( )
  input (clkab) ( )
  input (clkbb) ( )
  input (clkcb) ( )
  input (clkdb) ( )
  input (d) ( )
  output (ob) ( )
  (
    instance = INTCdsicore_lmn094ac_func i0slmn094ac1d02x5_behav_inst (a, b, c, clkab, clkbb, clkcb,
      clkdb, d, ob_tmp, mlc_n0);
    primitive = _tie0 mlc_tie0_1 (mlc_n0);
    primitive = _wire ob (ob_random_init, ob);
    primitive = _wire ob_random_init (ob_tmp, ob_random_init);
  )
) // end model i0slmn094ac1d02x5


model i0slmn094ac1d03x5
  (a, b, c, clkab,
   clkbb, clkcb, clkdb, d,
   ob)
(
  model_source = verilog_module;

  input (a) ( )
  input (b) ( )
  input (c) ( )
  input (clkab) ( )
  input (clkbb) ( )
  input (clkcb) ( )
  input (clkdb) ( )
  input (d) ( )
  output (ob) ( )
  (
    instance = INTCdsicore_lmn094ac_func i0slmn094ac1d03x5_behav_inst (a, b, c, clkab, clkbb, clkcb,
      clkdb, d, ob_tmp, mlc_n0);
    primitive = _tie0 mlc_tie0_1 (mlc_n0);
    primitive = _wire ob (ob_random_init, ob);
    primitive = _wire ob_random_init (ob_tmp, ob_random_init);
  )
) // end model i0slmn094ac1d03x5


model i0slmn094ac1d06x5
  (a, b, c, clkab,
   clkbb, clkcb, clkdb, d,
   ob)
(
  model_source = verilog_module;

  input (a) ( )
  input (b) ( )
  input (c) ( )
  input (clkab) ( )
  input (clkbb) ( )
  input (clkcb) ( )
  input (clkdb) ( )
  input (d) ( )
  output (ob) ( )
  (
    instance = INTCdsicore_lmn094ac_func i0slmn094ac1d06x5_behav_inst (a, b, c, clkab, clkbb, clkcb,
      clkdb, d, ob_tmp, mlc_n0);
    primitive = _tie0 mlc_tie0_1 (mlc_n0);
    primitive = _wire ob (ob_random_init, ob);
    primitive = _wire ob_random_init (ob_tmp, ob_random_init);
  )
) // end model i0slmn094ac1d06x5


model i0slmn094ac1d12x5
  (a, b, c, clkab,
   clkbb, clkcb, clkdb, d,
   ob)
(
  model_source = verilog_module;

  input (a) ( )
  input (b) ( )
  input (c) ( )
  input (clkab) ( )
  input (clkbb) ( )
  input (clkcb) ( )
  input (clkdb) ( )
  input (d) ( )
  output (ob) ( )
  (
    instance = INTCdsicore_lmn094ac_func i0slmn094ac1d12x5_behav_inst (a, b, c, clkab, clkbb, clkcb,
      clkdb, d, ob_tmp, mlc_n0);
    primitive = _tie0 mlc_tie0_1 (mlc_n0);
    primitive = _wire ob (ob_random_init, ob);
    primitive = _wire ob_random_init (ob_tmp, ob_random_init);
  )
) // end model i0slmn094ac1d12x5


model i0slmnb12ac1d03x5
  (a, b, clka, clkb,
   ob)
(
  model_source = verilog_module;

  input (a) ( )
  input (b) ( )
  input (clka) ( )
  input (clkb) ( )
  output (ob) ( )
  (
    instance = INTCdsicore_lmnb12ac_func i0slmnb12ac1d03x5_behav_inst (a, b, clka, clkb, ob_tmp, mlc_n0);
    primitive = _tie0 mlc_tie0_1 (mlc_n0);
    primitive = _wire ob (ob_random_init, ob);
    primitive = _wire ob_random_init (ob_tmp, ob_random_init);
  )
) // end model i0slmnb12ac1d03x5


model i0slmnb12ac1d06x5
  (a, b, clka, clkb,
   ob)
(
  model_source = verilog_module;

  input (a) ( )
  input (b) ( )
  input (clka) ( )
  input (clkb) ( )
  output (ob) ( )
  (
    instance = INTCdsicore_lmnb12ac_func i0slmnb12ac1d06x5_behav_inst (a, b, clka, clkb, ob_tmp, mlc_n0);
    primitive = _tie0 mlc_tie0_1 (mlc_n0);
    primitive = _wire ob (ob_random_init, ob);
    primitive = _wire ob_random_init (ob_tmp, ob_random_init);
  )
) // end model i0slmnb12ac1d06x5


model i0slmnb12ac1d12x5
  (a, b, clka, clkb,
   ob)
(
  model_source = verilog_module;

  input (a) ( )
  input (b) ( )
  input (clka) ( )
  input (clkb) ( )
  output (ob) ( )
  (
    instance = INTCdsicore_lmnb12ac_func i0slmnb12ac1d12x5_behav_inst (a, b, clka, clkb, ob_tmp, mlc_n0);
    primitive = _tie0 mlc_tie0_1 (mlc_n0);
    primitive = _wire ob (ob_random_init, ob);
    primitive = _wire ob_random_init (ob_tmp, ob_random_init);
  )
) // end model i0slmnb12ac1d12x5


model i0slmnb13ac1d02x5
  (a, b, c, clka,
   clkb, clkc, ob)
(
  model_source = verilog_module;

  input (a) ( )
  input (b) ( )
  input (c) ( )
  input (clka) ( )
  input (clkb) ( )
  input (clkc) ( )
  output (ob) ( )
  (
    instance = INTCdsicore_lmnb13ac_func i0slmnb13ac1d02x5_behav_inst (a, b, c, clka, clkb, clkc,
      ob_tmp, mlc_n0);
    primitive = _tie0 mlc_tie0_1 (mlc_n0);
    primitive = _wire ob (ob_random_init, ob);
    primitive = _wire ob_random_init (ob_tmp, ob_random_init);
  )
) // end model i0slmnb13ac1d02x5


model i0slmnb13ac1d03x5
  (a, b, c, clka,
   clkb, clkc, ob)
(
  model_source = verilog_module;

  input (a) ( )
  input (b) ( )
  input (c) ( )
  input (clka) ( )
  input (clkb) ( )
  input (clkc) ( )
  output (ob) ( )
  (
    instance = INTCdsicore_lmnb13ac_func i0slmnb13ac1d03x5_behav_inst (a, b, c, clka, clkb, clkc,
      ob_tmp, mlc_n0);
    primitive = _tie0 mlc_tie0_1 (mlc_n0);
    primitive = _wire ob (ob_random_init, ob);
    primitive = _wire ob_random_init (ob_tmp, ob_random_init);
  )
) // end model i0slmnb13ac1d03x5


model i0slmnb13ac1d06x5
  (a, b, c, clka,
   clkb, clkc, ob)
(
  model_source = verilog_module;

  input (a) ( )
  input (b) ( )
  input (c) ( )
  input (clka) ( )
  input (clkb) ( )
  input (clkc) ( )
  output (ob) ( )
  (
    instance = INTCdsicore_lmnb13ac_func i0slmnb13ac1d06x5_behav_inst (a, b, c, clka, clkb, clkc,
      ob_tmp, mlc_n0);
    primitive = _tie0 mlc_tie0_1 (mlc_n0);
    primitive = _wire ob (ob_random_init, ob);
    primitive = _wire ob_random_init (ob_tmp, ob_random_init);
  )
) // end model i0slmnb13ac1d06x5


model i0slmnb13ac1d12x5
  (a, b, c, clka,
   clkb, clkc, ob)
(
  model_source = verilog_module;

  input (a) ( )
  input (b) ( )
  input (c) ( )
  input (clka) ( )
  input (clkb) ( )
  input (clkc) ( )
  output (ob) ( )
  (
    instance = INTCdsicore_lmnb13ac_func i0slmnb13ac1d12x5_behav_inst (a, b, c, clka, clkb, clkc,
      ob_tmp, mlc_n0);
    primitive = _tie0 mlc_tie0_1 (mlc_n0);
    primitive = _wire ob (ob_random_init, ob);
    primitive = _wire ob_random_init (ob_tmp, ob_random_init);
  )
) // end model i0slmnb13ac1d12x5


model i0slmnb14ac1d02x5
  (a, b, c, clka,
   clkb, clkc, clkd, d,
   ob)
(
  model_source = verilog_module;

  input (a) ( )
  input (b) ( )
  input (c) ( )
  input (clka) ( )
  input (clkb) ( )
  input (clkc) ( )
  input (clkd) ( )
  input (d) ( )
  output (ob) ( )
  (
    instance = INTCdsicore_lmnb14ac_func i0slmnb14ac1d02x5_behav_inst (a, b, c, clka, clkb, clkc,
      clkd, d, ob_tmp, mlc_n0);
    primitive = _tie0 mlc_tie0_1 (mlc_n0);
    primitive = _wire ob (ob_random_init, ob);
    primitive = _wire ob_random_init (ob_tmp, ob_random_init);
  )
) // end model i0slmnb14ac1d02x5


model i0slmnb14ac1d03x5
  (a, b, c, clka,
   clkb, clkc, clkd, d,
   ob)
(
  model_source = verilog_module;

  input (a) ( )
  input (b) ( )
  input (c) ( )
  input (clka) ( )
  input (clkb) ( )
  input (clkc) ( )
  input (clkd) ( )
  input (d) ( )
  output (ob) ( )
  (
    instance = INTCdsicore_lmnb14ac_func i0slmnb14ac1d03x5_behav_inst (a, b, c, clka, clkb, clkc,
      clkd, d, ob_tmp, mlc_n0);
    primitive = _tie0 mlc_tie0_1 (mlc_n0);
    primitive = _wire ob (ob_random_init, ob);
    primitive = _wire ob_random_init (ob_tmp, ob_random_init);
  )
) // end model i0slmnb14ac1d03x5


model i0slmnb14ac1d06x5
  (a, b, c, clka,
   clkb, clkc, clkd, d,
   ob)
(
  model_source = verilog_module;

  input (a) ( )
  input (b) ( )
  input (c) ( )
  input (clka) ( )
  input (clkb) ( )
  input (clkc) ( )
  input (clkd) ( )
  input (d) ( )
  output (ob) ( )
  (
    instance = INTCdsicore_lmnb14ac_func i0slmnb14ac1d06x5_behav_inst (a, b, c, clka, clkb, clkc,
      clkd, d, ob_tmp, mlc_n0);
    primitive = _tie0 mlc_tie0_1 (mlc_n0);
    primitive = _wire ob (ob_random_init, ob);
    primitive = _wire ob_random_init (ob_tmp, ob_random_init);
  )
) // end model i0slmnb14ac1d06x5


model i0slmnb14ac1d12x5
  (a, b, c, clka,
   clkb, clkc, clkd, d,
   ob)
(
  model_source = verilog_module;

  input (a) ( )
  input (b) ( )
  input (c) ( )
  input (clka) ( )
  input (clkb) ( )
  input (clkc) ( )
  input (clkd) ( )
  input (d) ( )
  output (ob) ( )
  (
    instance = INTCdsicore_lmnb14ac_func i0slmnb14ac1d12x5_behav_inst (a, b, c, clka, clkb, clkc,
      clkd, d, ob_tmp, mlc_n0);
    primitive = _tie0 mlc_tie0_1 (mlc_n0);
    primitive = _wire ob (ob_random_init, ob);
    primitive = _wire ob_random_init (ob_tmp, ob_random_init);
  )
) // end model i0slmnb14ac1d12x5


model i0slmnb92ac1d02x5
  (a, b, clkab, clkbb,
   ob)
(
  model_source = verilog_module;

  input (a) ( )
  input (b) ( )
  input (clkab) ( )
  input (clkbb) ( )
  output (ob) ( )
  (
    instance = INTCdsicore_lmnb92ac_func i0slmnb92ac1d02x5_behav_inst (a, b, clkab, clkbb, ob_tmp, mlc_n0);
    primitive = _tie0 mlc_tie0_1 (mlc_n0);
    primitive = _wire ob (ob_random_init, ob);
    primitive = _wire ob_random_init (ob_tmp, ob_random_init);
  )
) // end model i0slmnb92ac1d02x5


model i0slmnb92ac1d03x5
  (a, b, clkab, clkbb,
   ob)
(
  model_source = verilog_module;

  input (a) ( )
  input (b) ( )
  input (clkab) ( )
  input (clkbb) ( )
  output (ob) ( )
  (
    instance = INTCdsicore_lmnb92ac_func i0slmnb92ac1d03x5_behav_inst (a, b, clkab, clkbb, ob_tmp, mlc_n0);
    primitive = _tie0 mlc_tie0_1 (mlc_n0);
    primitive = _wire ob (ob_random_init, ob);
    primitive = _wire ob_random_init (ob_tmp, ob_random_init);
  )
) // end model i0slmnb92ac1d03x5


model i0slmnb92ac1d06x5
  (a, b, clkab, clkbb,
   ob)
(
  model_source = verilog_module;

  input (a) ( )
  input (b) ( )
  input (clkab) ( )
  input (clkbb) ( )
  output (ob) ( )
  (
    instance = INTCdsicore_lmnb92ac_func i0slmnb92ac1d06x5_behav_inst (a, b, clkab, clkbb, ob_tmp, mlc_n0);
    primitive = _tie0 mlc_tie0_1 (mlc_n0);
    primitive = _wire ob (ob_random_init, ob);
    primitive = _wire ob_random_init (ob_tmp, ob_random_init);
  )
) // end model i0slmnb92ac1d06x5


model i0slmnb92ac1d12x5
  (a, b, clkab, clkbb,
   ob)
(
  model_source = verilog_module;

  input (a) ( )
  input (b) ( )
  input (clkab) ( )
  input (clkbb) ( )
  output (ob) ( )
  (
    instance = INTCdsicore_lmnb92ac_func i0slmnb92ac1d12x5_behav_inst (a, b, clkab, clkbb, ob_tmp, mlc_n0);
    primitive = _tie0 mlc_tie0_1 (mlc_n0);
    primitive = _wire ob (ob_random_init, ob);
    primitive = _wire ob_random_init (ob_tmp, ob_random_init);
  )
) // end model i0slmnb92ac1d12x5


model i0slmnb93ac1d02x5
  (a, b, c, clkab,
   clkbb, clkcb, ob)
(
  model_source = verilog_module;

  input (a) ( )
  input (b) ( )
  input (c) ( )
  input (clkab) ( )
  input (clkbb) ( )
  input (clkcb) ( )
  output (ob) ( )
  (
    instance = INTCdsicore_lmnb93ac_func i0slmnb93ac1d02x5_behav_inst (a, b, c, clkab, clkbb, clkcb,
      ob_tmp, mlc_n0);
    primitive = _tie0 mlc_tie0_1 (mlc_n0);
    primitive = _wire ob (ob_random_init, ob);
    primitive = _wire ob_random_init (ob_tmp, ob_random_init);
  )
) // end model i0slmnb93ac1d02x5


model i0slmnb93ac1d03x5
  (a, b, c, clkab,
   clkbb, clkcb, ob)
(
  model_source = verilog_module;

  input (a) ( )
  input (b) ( )
  input (c) ( )
  input (clkab) ( )
  input (clkbb) ( )
  input (clkcb) ( )
  output (ob) ( )
  (
    instance = INTCdsicore_lmnb93ac_func i0slmnb93ac1d03x5_behav_inst (a, b, c, clkab, clkbb, clkcb,
      ob_tmp, mlc_n0);
    primitive = _tie0 mlc_tie0_1 (mlc_n0);
    primitive = _wire ob (ob_random_init, ob);
    primitive = _wire ob_random_init (ob_tmp, ob_random_init);
  )
) // end model i0slmnb93ac1d03x5


model i0slmnb93ac1d06x5
  (a, b, c, clkab,
   clkbb, clkcb, ob)
(
  model_source = verilog_module;

  input (a) ( )
  input (b) ( )
  input (c) ( )
  input (clkab) ( )
  input (clkbb) ( )
  input (clkcb) ( )
  output (ob) ( )
  (
    instance = INTCdsicore_lmnb93ac_func i0slmnb93ac1d06x5_behav_inst (a, b, c, clkab, clkbb, clkcb,
      ob_tmp, mlc_n0);
    primitive = _tie0 mlc_tie0_1 (mlc_n0);
    primitive = _wire ob (ob_random_init, ob);
    primitive = _wire ob_random_init (ob_tmp, ob_random_init);
  )
) // end model i0slmnb93ac1d06x5


model i0slmnb93ac1d12x5
  (a, b, c, clkab,
   clkbb, clkcb, ob)
(
  model_source = verilog_module;

  input (a) ( )
  input (b) ( )
  input (c) ( )
  input (clkab) ( )
  input (clkbb) ( )
  input (clkcb) ( )
  output (ob) ( )
  (
    instance = INTCdsicore_lmnb93ac_func i0slmnb93ac1d12x5_behav_inst (a, b, c, clkab, clkbb, clkcb,
      ob_tmp, mlc_n0);
    primitive = _tie0 mlc_tie0_1 (mlc_n0);
    primitive = _wire ob (ob_random_init, ob);
    primitive = _wire ob_random_init (ob_tmp, ob_random_init);
  )
) // end model i0slmnb93ac1d12x5


model i0slun010ac1d02x4
  (clk, d, ob)
(
  model_source = verilog_module;
  cell_type = latch;
  simulation_function = latch;

  input (clk) ( active_high_clock; )
  input (d) ( data_in; )
  output (ob) ( data_out_inv; )
  (
    instance = INTCdsicore_lun010ac_func i0slun010ac1d02x4_behav_inst (clk, d, ob_tmp, mlc_n0);
    primitive = _tie0 mlc_tie0_1 (mlc_n0);
    primitive = _wire ob (ob_random_init, ob);
    primitive = _wire ob_random_init (ob_tmp, ob_random_init);
  )
) // end model i0slun010ac1d02x4


model i0slun010ac1d02x5
  (clk, d, ob)
(
  model_source = verilog_module;
  cell_type = latch;
  simulation_function = latch;

  input (clk) ( active_high_clock; )
  input (d) ( data_in; )
  output (ob) ( data_out_inv; )
  (
    instance = INTCdsicore_lun010ac_func i0slun010ac1d02x5_behav_inst (clk, d, ob_tmp, mlc_n0);
    primitive = _tie0 mlc_tie0_1 (mlc_n0);
    primitive = _wire ob (ob_random_init, ob);
    primitive = _wire ob_random_init (ob_tmp, ob_random_init);
  )
) // end model i0slun010ac1d02x5


model i0slun010ac1d03x5
  (clk, d, ob)
(
  model_source = verilog_module;
  cell_type = latch;
  simulation_function = latch;

  input (clk) ( active_high_clock; )
  input (d) ( data_in; )
  output (ob) ( data_out_inv; )
  (
    instance = INTCdsicore_lun010ac_func i0slun010ac1d03x5_behav_inst (clk, d, ob_tmp, mlc_n0);
    primitive = _tie0 mlc_tie0_1 (mlc_n0);
    primitive = _wire ob (ob_random_init, ob);
    primitive = _wire ob_random_init (ob_tmp, ob_random_init);
  )
) // end model i0slun010ac1d03x5


model i0slun010ac1d06x5
  (clk, d, ob)
(
  model_source = verilog_module;
  cell_type = latch;
  simulation_function = latch;

  input (clk) ( active_high_clock; )
  input (d) ( data_in; )
  output (ob) ( data_out_inv; )
  (
    instance = INTCdsicore_lun010ac_func i0slun010ac1d06x5_behav_inst (clk, d, ob_tmp, mlc_n0);
    primitive = _tie0 mlc_tie0_1 (mlc_n0);
    primitive = _wire ob (ob_random_init, ob);
    primitive = _wire ob_random_init (ob_tmp, ob_random_init);
  )
) // end model i0slun010ac1d06x5


model i0slun010ac1d12x5
  (clk, d, ob)
(
  model_source = verilog_module;
  cell_type = latch;
  simulation_function = latch;

  input (clk) ( active_high_clock; )
  input (d) ( data_in; )
  output (ob) ( data_out_inv; )
  (
    instance = INTCdsicore_lun010ac_func i0slun010ac1d12x5_behav_inst (clk, d, ob_tmp, mlc_n0);
    primitive = _tie0 mlc_tie0_1 (mlc_n0);
    primitive = _wire ob (ob_random_init, ob);
    primitive = _wire ob_random_init (ob_tmp, ob_random_init);
  )
) // end model i0slun010ac1d12x5


model i0slun010ac1n02x4
  (clk, d, ob)
(
  model_source = verilog_module;
  cell_type = latch;
  simulation_function = latch;

  input (clk) ( active_high_clock; )
  input (d) ( data_in; )
  output (ob) ( data_out_inv; )
  (
    instance = INTCdsicore_lun010ac_func i0slun010ac1n02x4_behav_inst (clk, d, ob_tmp, mlc_n0);
    primitive = _tie0 mlc_tie0_1 (mlc_n0);
    primitive = _wire ob (ob_random_init, ob);
    primitive = _wire ob_random_init (ob_tmp, ob_random_init);
  )
) // end model i0slun010ac1n02x4


model i0slun010ac1n02x5
  (clk, d, ob)
(
  model_source = verilog_module;
  cell_type = latch;
  simulation_function = latch;

  input (clk) ( active_high_clock; )
  input (d) ( data_in; )
  output (ob) ( data_out_inv; )
  (
    instance = INTCdsicore_lun010ac_func i0slun010ac1n02x5_behav_inst (clk, d, ob_tmp, mlc_n0);
    primitive = _tie0 mlc_tie0_1 (mlc_n0);
    primitive = _wire ob (ob_random_init, ob);
    primitive = _wire ob_random_init (ob_tmp, ob_random_init);
  )
) // end model i0slun010ac1n02x5


model i0slun010ac1n03x5
  (clk, d, ob)
(
  model_source = verilog_module;
  cell_type = latch;
  simulation_function = latch;

  input (clk) ( active_high_clock; )
  input (d) ( data_in; )
  output (ob) ( data_out_inv; )
  (
    instance = INTCdsicore_lun010ac_func i0slun010ac1n03x5_behav_inst (clk, d, ob_tmp, mlc_n0);
    primitive = _tie0 mlc_tie0_1 (mlc_n0);
    primitive = _wire ob (ob_random_init, ob);
    primitive = _wire ob_random_init (ob_tmp, ob_random_init);
  )
) // end model i0slun010ac1n03x5


model i0slun090ac1d02x4
  (clkb, d, ob)
(
  model_source = verilog_module;
  cell_type = latch;
  simulation_function = latch;

  input (clkb) ( active_low_clock; )
  input (d) ( data_in; )
  output (ob) ( data_out_inv; )
  (
    instance = INTCdsicore_lun090ac_func i0slun090ac1d02x4_behav_inst (clkb, d, ob_tmp, mlc_n0);
    primitive = _tie0 mlc_tie0_1 (mlc_n0);
    primitive = _wire ob (ob_random_init, ob);
    primitive = _wire ob_random_init (ob_tmp, ob_random_init);
  )
) // end model i0slun090ac1d02x4


model i0slun090ac1d02x5
  (clkb, d, ob)
(
  model_source = verilog_module;
  cell_type = latch;
  simulation_function = latch;

  input (clkb) ( active_low_clock; )
  input (d) ( data_in; )
  output (ob) ( data_out_inv; )
  (
    instance = INTCdsicore_lun090ac_func i0slun090ac1d02x5_behav_inst (clkb, d, ob_tmp, mlc_n0);
    primitive = _tie0 mlc_tie0_1 (mlc_n0);
    primitive = _wire ob (ob_random_init, ob);
    primitive = _wire ob_random_init (ob_tmp, ob_random_init);
  )
) // end model i0slun090ac1d02x5


model i0slun090ac1d03x5
  (clkb, d, ob)
(
  model_source = verilog_module;
  cell_type = latch;
  simulation_function = latch;

  input (clkb) ( active_low_clock; )
  input (d) ( data_in; )
  output (ob) ( data_out_inv; )
  (
    instance = INTCdsicore_lun090ac_func i0slun090ac1d03x5_behav_inst (clkb, d, ob_tmp, mlc_n0);
    primitive = _tie0 mlc_tie0_1 (mlc_n0);
    primitive = _wire ob (ob_random_init, ob);
    primitive = _wire ob_random_init (ob_tmp, ob_random_init);
  )
) // end model i0slun090ac1d03x5


model i0slun090ac1d06x5
  (clkb, d, ob)
(
  model_source = verilog_module;
  cell_type = latch;
  simulation_function = latch;

  input (clkb) ( active_low_clock; )
  input (d) ( data_in; )
  output (ob) ( data_out_inv; )
  (
    instance = INTCdsicore_lun090ac_func i0slun090ac1d06x5_behav_inst (clkb, d, ob_tmp, mlc_n0);
    primitive = _tie0 mlc_tie0_1 (mlc_n0);
    primitive = _wire ob (ob_random_init, ob);
    primitive = _wire ob_random_init (ob_tmp, ob_random_init);
  )
) // end model i0slun090ac1d06x5


model i0slun090ac1d12x5
  (clkb, d, ob)
(
  model_source = verilog_module;
  cell_type = latch;
  simulation_function = latch;

  input (clkb) ( active_low_clock; )
  input (d) ( data_in; )
  output (ob) ( data_out_inv; )
  (
    instance = INTCdsicore_lun090ac_func i0slun090ac1d12x5_behav_inst (clkb, d, ob_tmp, mlc_n0);
    primitive = _tie0 mlc_tie0_1 (mlc_n0);
    primitive = _wire ob (ob_random_init, ob);
    primitive = _wire ob_random_init (ob_tmp, ob_random_init);
  )
) // end model i0slun090ac1d12x5


model i0slun090ac1n02x4
  (clkb, d, ob)
(
  model_source = verilog_module;
  cell_type = latch;
  simulation_function = latch;

  input (clkb) ( active_low_clock; )
  input (d) ( data_in; )
  output (ob) ( data_out_inv; )
  (
    instance = INTCdsicore_lun090ac_func i0slun090ac1n02x4_behav_inst (clkb, d, ob_tmp, mlc_n0);
    primitive = _tie0 mlc_tie0_1 (mlc_n0);
    primitive = _wire ob (ob_random_init, ob);
    primitive = _wire ob_random_init (ob_tmp, ob_random_init);
  )
) // end model i0slun090ac1n02x4


model i0slun090ac1n02x5
  (clkb, d, ob)
(
  model_source = verilog_module;
  cell_type = latch;
  simulation_function = latch;

  input (clkb) ( active_low_clock; )
  input (d) ( data_in; )
  output (ob) ( data_out_inv; )
  (
    instance = INTCdsicore_lun090ac_func i0slun090ac1n02x5_behav_inst (clkb, d, ob_tmp, mlc_n0);
    primitive = _tie0 mlc_tie0_1 (mlc_n0);
    primitive = _wire ob (ob_random_init, ob);
    primitive = _wire ob_random_init (ob_tmp, ob_random_init);
  )
) // end model i0slun090ac1n02x5


model i0slun090ac1n03x5
  (clkb, d, ob)
(
  model_source = verilog_module;
  cell_type = latch;
  simulation_function = latch;

  input (clkb) ( active_low_clock; )
  input (d) ( data_in; )
  output (ob) ( data_out_inv; )
  (
    instance = INTCdsicore_lun090ac_func i0slun090ac1n03x5_behav_inst (clkb, d, ob_tmp, mlc_n0);
    primitive = _tie0 mlc_tie0_1 (mlc_n0);
    primitive = _wire ob (ob_random_init, ob);
    primitive = _wire ob_random_init (ob_tmp, ob_random_init);
  )
) // end model i0slun090ac1n03x5


model i0slun210ac1d02x4
  (clk, d1, d2, ob1,
   ob2)
(
  model_source = verilog_module;

  input (clk) ( active_high_clock; )
  input (d1) ( )
  input (d2) ( )
  output (ob1) ( )
  output (ob2) ( )
  (
    instance = INTCdsicore_lun210ac_func i0slun210ac1d02x4_behav_inst (clk, d1, d2, ob1_tmp, ob2_tmp, mlc_n0,
      mlc_n1);
    primitive = _tie0 mlc_tie0_1 (mlc_n0);
    primitive = _tie0 mlc_tie0_2 (mlc_n1);
    primitive = _wire ob1 (ob1_random_init, ob1);
    primitive = _wire ob1_random_init (ob1_tmp, ob1_random_init);
    primitive = _wire ob2 (ob2_random_init, ob2);
    primitive = _wire ob2_random_init (ob2_tmp, ob2_random_init);
  )
) // end model i0slun210ac1d02x4


model i0slun210ac1d02x5
  (clk, d1, d2, ob1,
   ob2)
(
  model_source = verilog_module;

  input (clk) ( active_high_clock; )
  input (d1) ( )
  input (d2) ( )
  output (ob1) ( )
  output (ob2) ( )
  (
    instance = INTCdsicore_lun210ac_func i0slun210ac1d02x5_behav_inst (clk, d1, d2, ob1_tmp, ob2_tmp, mlc_n0,
      mlc_n1);
    primitive = _tie0 mlc_tie0_1 (mlc_n0);
    primitive = _tie0 mlc_tie0_2 (mlc_n1);
    primitive = _wire ob1 (ob1_random_init, ob1);
    primitive = _wire ob1_random_init (ob1_tmp, ob1_random_init);
    primitive = _wire ob2 (ob2_random_init, ob2);
    primitive = _wire ob2_random_init (ob2_tmp, ob2_random_init);
  )
) // end model i0slun210ac1d02x5


model i0slun210ac1d03x5
  (clk, d1, d2, ob1,
   ob2)
(
  model_source = verilog_module;

  input (clk) ( active_high_clock; )
  input (d1) ( )
  input (d2) ( )
  output (ob1) ( )
  output (ob2) ( )
  (
    instance = INTCdsicore_lun210ac_func i0slun210ac1d03x5_behav_inst (clk, d1, d2, ob1_tmp, ob2_tmp, mlc_n0,
      mlc_n1);
    primitive = _tie0 mlc_tie0_1 (mlc_n0);
    primitive = _tie0 mlc_tie0_2 (mlc_n1);
    primitive = _wire ob1 (ob1_random_init, ob1);
    primitive = _wire ob1_random_init (ob1_tmp, ob1_random_init);
    primitive = _wire ob2 (ob2_random_init, ob2);
    primitive = _wire ob2_random_init (ob2_tmp, ob2_random_init);
  )
) // end model i0slun210ac1d03x5


model i0slun210ac1d06x5
  (clk, d1, d2, ob1,
   ob2)
(
  model_source = verilog_module;

  input (clk) ( active_high_clock; )
  input (d1) ( )
  input (d2) ( )
  output (ob1) ( )
  output (ob2) ( )
  (
    instance = INTCdsicore_lun210ac_func i0slun210ac1d06x5_behav_inst (clk, d1, d2, ob1_tmp, ob2_tmp, mlc_n0,
      mlc_n1);
    primitive = _tie0 mlc_tie0_1 (mlc_n0);
    primitive = _tie0 mlc_tie0_2 (mlc_n1);
    primitive = _wire ob1 (ob1_random_init, ob1);
    primitive = _wire ob1_random_init (ob1_tmp, ob1_random_init);
    primitive = _wire ob2 (ob2_random_init, ob2);
    primitive = _wire ob2_random_init (ob2_tmp, ob2_random_init);
  )
) // end model i0slun210ac1d06x5


model i0slun210ac1d12x5
  (clk, d1, d2, ob1,
   ob2)
(
  model_source = verilog_module;

  input (clk) ( active_high_clock; )
  input (d1) ( )
  input (d2) ( )
  output (ob1) ( )
  output (ob2) ( )
  (
    instance = INTCdsicore_lun210ac_func i0slun210ac1d12x5_behav_inst (clk, d1, d2, ob1_tmp, ob2_tmp, mlc_n0,
      mlc_n1);
    primitive = _tie0 mlc_tie0_1 (mlc_n0);
    primitive = _tie0 mlc_tie0_2 (mlc_n1);
    primitive = _wire ob1 (ob1_random_init, ob1);
    primitive = _wire ob1_random_init (ob1_tmp, ob1_random_init);
    primitive = _wire ob2 (ob2_random_init, ob2);
    primitive = _wire ob2_random_init (ob2_tmp, ob2_random_init);
  )
) // end model i0slun210ac1d12x5


model i0slun290ac1d02x4
  (clkb, d1, d2, ob1,
   ob2)
(
  model_source = verilog_module;

  input (clkb) ( active_low_clock; )
  input (d1) ( )
  input (d2) ( )
  output (ob1) ( )
  output (ob2) ( )
  (
    instance = INTCdsicore_lun290ac_func i0slun290ac1d02x4_behav_inst (clkb, d1, d2, ob1_tmp, ob2_tmp, mlc_n0,
      mlc_n1);
    primitive = _tie0 mlc_tie0_1 (mlc_n0);
    primitive = _tie0 mlc_tie0_2 (mlc_n1);
    primitive = _wire ob1 (ob1_random_init, ob1);
    primitive = _wire ob1_random_init (ob1_tmp, ob1_random_init);
    primitive = _wire ob2 (ob2_random_init, ob2);
    primitive = _wire ob2_random_init (ob2_tmp, ob2_random_init);
  )
) // end model i0slun290ac1d02x4


model i0slun290ac1d02x5
  (clkb, d1, d2, ob1,
   ob2)
(
  model_source = verilog_module;

  input (clkb) ( active_low_clock; )
  input (d1) ( )
  input (d2) ( )
  output (ob1) ( )
  output (ob2) ( )
  (
    instance = INTCdsicore_lun290ac_func i0slun290ac1d02x5_behav_inst (clkb, d1, d2, ob1_tmp, ob2_tmp, mlc_n0,
      mlc_n1);
    primitive = _tie0 mlc_tie0_1 (mlc_n0);
    primitive = _tie0 mlc_tie0_2 (mlc_n1);
    primitive = _wire ob1 (ob1_random_init, ob1);
    primitive = _wire ob1_random_init (ob1_tmp, ob1_random_init);
    primitive = _wire ob2 (ob2_random_init, ob2);
    primitive = _wire ob2_random_init (ob2_tmp, ob2_random_init);
  )
) // end model i0slun290ac1d02x5


model i0slun290ac1d03x5
  (clkb, d1, d2, ob1,
   ob2)
(
  model_source = verilog_module;

  input (clkb) ( active_low_clock; )
  input (d1) ( )
  input (d2) ( )
  output (ob1) ( )
  output (ob2) ( )
  (
    instance = INTCdsicore_lun290ac_func i0slun290ac1d03x5_behav_inst (clkb, d1, d2, ob1_tmp, ob2_tmp, mlc_n0,
      mlc_n1);
    primitive = _tie0 mlc_tie0_1 (mlc_n0);
    primitive = _tie0 mlc_tie0_2 (mlc_n1);
    primitive = _wire ob1 (ob1_random_init, ob1);
    primitive = _wire ob1_random_init (ob1_tmp, ob1_random_init);
    primitive = _wire ob2 (ob2_random_init, ob2);
    primitive = _wire ob2_random_init (ob2_tmp, ob2_random_init);
  )
) // end model i0slun290ac1d03x5


model i0slun290ac1d06x5
  (clkb, d1, d2, ob1,
   ob2)
(
  model_source = verilog_module;

  input (clkb) ( active_low_clock; )
  input (d1) ( )
  input (d2) ( )
  output (ob1) ( )
  output (ob2) ( )
  (
    instance = INTCdsicore_lun290ac_func i0slun290ac1d06x5_behav_inst (clkb, d1, d2, ob1_tmp, ob2_tmp, mlc_n0,
      mlc_n1);
    primitive = _tie0 mlc_tie0_1 (mlc_n0);
    primitive = _tie0 mlc_tie0_2 (mlc_n1);
    primitive = _wire ob1 (ob1_random_init, ob1);
    primitive = _wire ob1_random_init (ob1_tmp, ob1_random_init);
    primitive = _wire ob2 (ob2_random_init, ob2);
    primitive = _wire ob2_random_init (ob2_tmp, ob2_random_init);
  )
) // end model i0slun290ac1d06x5


model i0slun290ac1d12x5
  (clkb, d1, d2, ob1,
   ob2)
(
  model_source = verilog_module;

  input (clkb) ( active_low_clock; )
  input (d1) ( )
  input (d2) ( )
  output (ob1) ( )
  output (ob2) ( )
  (
    instance = INTCdsicore_lun290ac_func i0slun290ac1d12x5_behav_inst (clkb, d1, d2, ob1_tmp, ob2_tmp, mlc_n0,
      mlc_n1);
    primitive = _tie0 mlc_tie0_1 (mlc_n0);
    primitive = _tie0 mlc_tie0_2 (mlc_n1);
    primitive = _wire ob1 (ob1_random_init, ob1);
    primitive = _wire ob1_random_init (ob1_tmp, ob1_random_init);
    primitive = _wire ob2 (ob2_random_init, ob2);
    primitive = _wire ob2_random_init (ob2_tmp, ob2_random_init);
  )
) // end model i0slun290ac1d12x5


model i0sluna12ac1d06x5
  (clk, da, db, ob)
(
  model_source = verilog_module;

  input (clk) ( active_high_clock; )
  input (da) ( )
  input (db) ( )
  output (ob) ( )
  (
    instance = INTCdsicore_luna12ac_func i0sluna12ac1d06x5_behav_inst (clk, da, db, ob_tmp, mlc_n0);
    primitive = _tie0 mlc_tie0_1 (mlc_n0);
    primitive = _wire ob (ob_random_init, ob);
    primitive = _wire ob_random_init (ob_tmp, ob_random_init);
  )
) // end model i0sluna12ac1d06x5


model i0sluna12ac1d12x5
  (clk, da, db, ob)
(
  model_source = verilog_module;

  input (clk) ( active_high_clock; )
  input (da) ( )
  input (db) ( )
  output (ob) ( )
  (
    instance = INTCdsicore_luna12ac_func i0sluna12ac1d12x5_behav_inst (clk, da, db, ob_tmp, mlc_n0);
    primitive = _tie0 mlc_tie0_1 (mlc_n0);
    primitive = _wire ob (ob_random_init, ob);
    primitive = _wire ob_random_init (ob_tmp, ob_random_init);
  )
) // end model i0sluna12ac1d12x5


model i0sluna12ac1n02x5
  (clk, da, db, ob)
(
  model_source = verilog_module;

  input (clk) ( active_high_clock; )
  input (da) ( )
  input (db) ( )
  output (ob) ( )
  (
    instance = INTCdsicore_luna12ac_func i0sluna12ac1n02x5_behav_inst (clk, da, db, ob_tmp, mlc_n0);
    primitive = _tie0 mlc_tie0_1 (mlc_n0);
    primitive = _wire ob (ob_random_init, ob);
    primitive = _wire ob_random_init (ob_tmp, ob_random_init);
  )
) // end model i0sluna12ac1n02x5


model i0sluna12ac1n03x5
  (clk, da, db, ob)
(
  model_source = verilog_module;

  input (clk) ( active_high_clock; )
  input (da) ( )
  input (db) ( )
  output (ob) ( )
  (
    instance = INTCdsicore_luna12ac_func i0sluna12ac1n03x5_behav_inst (clk, da, db, ob_tmp, mlc_n0);
    primitive = _tie0 mlc_tie0_1 (mlc_n0);
    primitive = _wire ob (ob_random_init, ob);
    primitive = _wire ob_random_init (ob_tmp, ob_random_init);
  )
) // end model i0sluna12ac1n03x5


model i0sluna92ac1d06x5
  (clkb, da, db, ob)
(
  model_source = verilog_module;

  input (clkb) ( active_low_clock; )
  input (da) ( )
  input (db) ( )
  output (ob) ( )
  (
    instance = INTCdsicore_luna92ac_func i0sluna92ac1d06x5_behav_inst (clkb, da, db, ob_tmp, mlc_n0);
    primitive = _tie0 mlc_tie0_1 (mlc_n0);
    primitive = _wire ob (ob_random_init, ob);
    primitive = _wire ob_random_init (ob_tmp, ob_random_init);
  )
) // end model i0sluna92ac1d06x5


model i0sluna92ac1d12x5
  (clkb, da, db, ob)
(
  model_source = verilog_module;

  input (clkb) ( active_low_clock; )
  input (da) ( )
  input (db) ( )
  output (ob) ( )
  (
    instance = INTCdsicore_luna92ac_func i0sluna92ac1d12x5_behav_inst (clkb, da, db, ob_tmp, mlc_n0);
    primitive = _tie0 mlc_tie0_1 (mlc_n0);
    primitive = _wire ob (ob_random_init, ob);
    primitive = _wire ob_random_init (ob_tmp, ob_random_init);
  )
) // end model i0sluna92ac1d12x5


model i0sluna92ac1n02x5
  (clkb, da, db, ob)
(
  model_source = verilog_module;

  input (clkb) ( active_low_clock; )
  input (da) ( )
  input (db) ( )
  output (ob) ( )
  (
    instance = INTCdsicore_luna92ac_func i0sluna92ac1n02x5_behav_inst (clkb, da, db, ob_tmp, mlc_n0);
    primitive = _tie0 mlc_tie0_1 (mlc_n0);
    primitive = _wire ob (ob_random_init, ob);
    primitive = _wire ob_random_init (ob_tmp, ob_random_init);
  )
) // end model i0sluna92ac1n02x5


model i0sluna92ac1n03x5
  (clkb, da, db, ob)
(
  model_source = verilog_module;

  input (clkb) ( active_low_clock; )
  input (da) ( )
  input (db) ( )
  output (ob) ( )
  (
    instance = INTCdsicore_luna92ac_func i0sluna92ac1n03x5_behav_inst (clkb, da, db, ob_tmp, mlc_n0);
    primitive = _tie0 mlc_tie0_1 (mlc_n0);
    primitive = _wire ob (ob_random_init, ob);
    primitive = _wire ob_random_init (ob_tmp, ob_random_init);
  )
) // end model i0sluna92ac1n03x5


model i0sluno12ac1d06x5
  (clk, da, db, ob)
(
  model_source = verilog_module;

  input (clk) ( active_high_clock; )
  input (da) ( )
  input (db) ( )
  output (ob) ( )
  (
    instance = INTCdsicore_luno12ac_func i0sluno12ac1d06x5_behav_inst (clk, da, db, ob_tmp, mlc_n0);
    primitive = _tie0 mlc_tie0_1 (mlc_n0);
    primitive = _wire ob (ob_random_init, ob);
    primitive = _wire ob_random_init (ob_tmp, ob_random_init);
  )
) // end model i0sluno12ac1d06x5


model i0sluno12ac1d12x5
  (clk, da, db, ob)
(
  model_source = verilog_module;

  input (clk) ( active_high_clock; )
  input (da) ( )
  input (db) ( )
  output (ob) ( )
  (
    instance = INTCdsicore_luno12ac_func i0sluno12ac1d12x5_behav_inst (clk, da, db, ob_tmp, mlc_n0);
    primitive = _tie0 mlc_tie0_1 (mlc_n0);
    primitive = _wire ob (ob_random_init, ob);
    primitive = _wire ob_random_init (ob_tmp, ob_random_init);
  )
) // end model i0sluno12ac1d12x5


model i0sluno12ac1n02x5
  (clk, da, db, ob)
(
  model_source = verilog_module;

  input (clk) ( active_high_clock; )
  input (da) ( )
  input (db) ( )
  output (ob) ( )
  (
    instance = INTCdsicore_luno12ac_func i0sluno12ac1n02x5_behav_inst (clk, da, db, ob_tmp, mlc_n0);
    primitive = _tie0 mlc_tie0_1 (mlc_n0);
    primitive = _wire ob (ob_random_init, ob);
    primitive = _wire ob_random_init (ob_tmp, ob_random_init);
  )
) // end model i0sluno12ac1n02x5


model i0sluno12ac1n03x5
  (clk, da, db, ob)
(
  model_source = verilog_module;

  input (clk) ( active_high_clock; )
  input (da) ( )
  input (db) ( )
  output (ob) ( )
  (
    instance = INTCdsicore_luno12ac_func i0sluno12ac1n03x5_behav_inst (clk, da, db, ob_tmp, mlc_n0);
    primitive = _tie0 mlc_tie0_1 (mlc_n0);
    primitive = _wire ob (ob_random_init, ob);
    primitive = _wire ob_random_init (ob_tmp, ob_random_init);
  )
) // end model i0sluno12ac1n03x5


model i0sluno92ac1d06x5
  (clkb, da, db, ob)
(
  model_source = verilog_module;

  input (clkb) ( active_low_clock; )
  input (da) ( )
  input (db) ( )
  output (ob) ( )
  (
    instance = INTCdsicore_luno92ac_func i0sluno92ac1d06x5_behav_inst (clkb, da, db, ob_tmp, mlc_n0);
    primitive = _tie0 mlc_tie0_1 (mlc_n0);
    primitive = _wire ob (ob_random_init, ob);
    primitive = _wire ob_random_init (ob_tmp, ob_random_init);
  )
) // end model i0sluno92ac1d06x5


model i0sluno92ac1d12x5
  (clkb, da, db, ob)
(
  model_source = verilog_module;

  input (clkb) ( active_low_clock; )
  input (da) ( )
  input (db) ( )
  output (ob) ( )
  (
    instance = INTCdsicore_luno92ac_func i0sluno92ac1d12x5_behav_inst (clkb, da, db, ob_tmp, mlc_n0);
    primitive = _tie0 mlc_tie0_1 (mlc_n0);
    primitive = _wire ob (ob_random_init, ob);
    primitive = _wire ob_random_init (ob_tmp, ob_random_init);
  )
) // end model i0sluno92ac1d12x5


model i0sluno92ac1n02x5
  (clkb, da, db, ob)
(
  model_source = verilog_module;

  input (clkb) ( active_low_clock; )
  input (da) ( )
  input (db) ( )
  output (ob) ( )
  (
    instance = INTCdsicore_luno92ac_func i0sluno92ac1n02x5_behav_inst (clkb, da, db, ob_tmp, mlc_n0);
    primitive = _tie0 mlc_tie0_1 (mlc_n0);
    primitive = _wire ob (ob_random_init, ob);
    primitive = _wire ob_random_init (ob_tmp, ob_random_init);
  )
) // end model i0sluno92ac1n02x5


model i0sluno92ac1n03x5
  (clkb, da, db, ob)
(
  model_source = verilog_module;

  input (clkb) ( active_low_clock; )
  input (da) ( )
  input (db) ( )
  output (ob) ( )
  (
    instance = INTCdsicore_luno92ac_func i0sluno92ac1n03x5_behav_inst (clkb, da, db, ob_tmp, mlc_n0);
    primitive = _tie0 mlc_tie0_1 (mlc_n0);
    primitive = _wire ob (ob_random_init, ob);
    primitive = _wire ob_random_init (ob_tmp, ob_random_init);
  )
) // end model i0sluno92ac1n03x5


model i0sluz010ac1d02x5
  (clk, d, ob, si,
   so, ssb)
(
  model_source = verilog_module;
  nonscan_model = i0slun010ac1d02x5;

  input (clk) ( posedge_clock; )
  input (d) ( )
  input (si) ( scan_in; )
  input (ssb) ( scan_enable_inv; )
  output (ob) ( )
  output (so) ( scan_out_inv; )
  (
    instance = INTCdsicore_luz010ac_func i0sluz010ac1d02x5_behav_inst (clk, d, ob_tmp, si, so_tmp, ssb,
      mlc_n0);
    primitive = _tie0 mlc_tie0_1 (mlc_n0);
    primitive = _wire ob (ob_random_init, ob);
    primitive = _wire ob_random_init (ob_tmp, ob_random_init);
    primitive = _wire so (so_random_init, so);
    primitive = _wire so_random_init (so_tmp, so_random_init);
  )
) // end model i0sluz010ac1d02x5


model i0sluz010ac1d03x5
  (clk, d, ob, si,
   so, ssb)
(
  model_source = verilog_module;
  nonscan_model = i0slun010ac1d03x5;

  input (clk) ( posedge_clock; )
  input (d) ( )
  input (si) ( scan_in; )
  input (ssb) ( scan_enable_inv; )
  output (ob) ( )
  output (so) ( scan_out_inv; )
  (
    instance = INTCdsicore_luz010ac_func i0sluz010ac1d03x5_behav_inst (clk, d, ob_tmp, si, so_tmp, ssb,
      mlc_n0);
    primitive = _tie0 mlc_tie0_1 (mlc_n0);
    primitive = _wire ob (ob_random_init, ob);
    primitive = _wire ob_random_init (ob_tmp, ob_random_init);
    primitive = _wire so (so_random_init, so);
    primitive = _wire so_random_init (so_tmp, so_random_init);
  )
) // end model i0sluz010ac1d03x5


model i0sluz010ac1d06x5
  (clk, d, ob, si,
   so, ssb)
(
  model_source = verilog_module;
  nonscan_model = i0slun010ac1d06x5;

  input (clk) ( posedge_clock; )
  input (d) ( )
  input (si) ( scan_in; )
  input (ssb) ( scan_enable_inv; )
  output (ob) ( )
  output (so) ( scan_out_inv; )
  (
    instance = INTCdsicore_luz010ac_func i0sluz010ac1d06x5_behav_inst (clk, d, ob_tmp, si, so_tmp, ssb,
      mlc_n0);
    primitive = _tie0 mlc_tie0_1 (mlc_n0);
    primitive = _wire ob (ob_random_init, ob);
    primitive = _wire ob_random_init (ob_tmp, ob_random_init);
    primitive = _wire so (so_random_init, so);
    primitive = _wire so_random_init (so_tmp, so_random_init);
  )
) // end model i0sluz010ac1d06x5


model i0sluz010ac1d12x5
  (clk, d, ob, si,
   so, ssb)
(
  model_source = verilog_module;
  nonscan_model = i0slun010ac1d12x5;

  input (clk) ( posedge_clock; )
  input (d) ( )
  input (si) ( scan_in; )
  input (ssb) ( scan_enable_inv; )
  output (ob) ( )
  output (so) ( scan_out_inv; )
  (
    instance = INTCdsicore_luz010ac_func i0sluz010ac1d12x5_behav_inst (clk, d, ob_tmp, si, so_tmp, ssb,
      mlc_n0);
    primitive = _tie0 mlc_tie0_1 (mlc_n0);
    primitive = _wire ob (ob_random_init, ob);
    primitive = _wire ob_random_init (ob_tmp, ob_random_init);
    primitive = _wire so (so_random_init, so);
    primitive = _wire so_random_init (so_tmp, so_random_init);
  )
) // end model i0sluz010ac1d12x5


model i0smden32ac1d12x5
  (a, b, c, o1,
   s)
(
  model_source = verilog_module;

  input (a) ( )
  input (b) ( )
  input (c) ( )
  input (s) ( )
  output (o1) ( )
  (
    instance = INTCdsicore_mden32ac_func i0smden32ac1d12x5_behav_inst (a, b, c, o1_tmp, s);
    primitive = _wire o1 (o1_tmp, o1);
  )
) // end model i0smden32ac1d12x5


model i0smden32ac1n02x5
  (a, b, c, o1,
   s)
(
  model_source = verilog_module;

  input (a) ( )
  input (b) ( )
  input (c) ( )
  input (s) ( )
  output (o1) ( )
  (
    instance = INTCdsicore_mden32ac_func i0smden32ac1n02x5_behav_inst (a, b, c, o1_tmp, s);
    primitive = _wire o1 (o1_tmp, o1);
  )
) // end model i0smden32ac1n02x5


model i0smden32ac1n03x5
  (a, b, c, o1,
   s)
(
  model_source = verilog_module;

  input (a) ( )
  input (b) ( )
  input (c) ( )
  input (s) ( )
  output (o1) ( )
  (
    instance = INTCdsicore_mden32ac_func i0smden32ac1n03x5_behav_inst (a, b, c, o1_tmp, s);
    primitive = _wire o1 (o1_tmp, o1);
  )
) // end model i0smden32ac1n03x5


model i0smden32ac1n06x5
  (a, b, c, o1,
   s)
(
  model_source = verilog_module;

  input (a) ( )
  input (b) ( )
  input (c) ( )
  input (s) ( )
  output (o1) ( )
  (
    instance = INTCdsicore_mden32ac_func i0smden32ac1n06x5_behav_inst (a, b, c, o1_tmp, s);
    primitive = _wire o1 (o1_tmp, o1);
  )
) // end model i0smden32ac1n06x5


model i0smden42ac1d12x5
  (a, b, c, d,
   o1, s)
(
  model_source = verilog_module;

  input (a) ( )
  input (b) ( )
  input (c) ( )
  input (d) ( )
  input (s) ( )
  output (o1) ( )
  (
    instance = INTCdsicore_mden42ac_func i0smden42ac1d12x5_behav_inst (a, b, c, d, o1_tmp, s);
    primitive = _wire o1 (o1_tmp, o1);
  )
) // end model i0smden42ac1d12x5


model i0smden42ac1n02x5
  (a, b, c, d,
   o1, s)
(
  model_source = verilog_module;

  input (a) ( )
  input (b) ( )
  input (c) ( )
  input (d) ( )
  input (s) ( )
  output (o1) ( )
  (
    instance = INTCdsicore_mden42ac_func i0smden42ac1n02x5_behav_inst (a, b, c, d, o1_tmp, s);
    primitive = _wire o1 (o1_tmp, o1);
  )
) // end model i0smden42ac1n02x5


model i0smden42ac1n03x5
  (a, b, c, d,
   o1, s)
(
  model_source = verilog_module;

  input (a) ( )
  input (b) ( )
  input (c) ( )
  input (d) ( )
  input (s) ( )
  output (o1) ( )
  (
    instance = INTCdsicore_mden42ac_func i0smden42ac1n03x5_behav_inst (a, b, c, d, o1_tmp, s);
    primitive = _wire o1 (o1_tmp, o1);
  )
) // end model i0smden42ac1n03x5


model i0smden42ac1n06x5
  (a, b, c, d,
   o1, s)
(
  model_source = verilog_module;

  input (a) ( )
  input (b) ( )
  input (c) ( )
  input (d) ( )
  input (s) ( )
  output (o1) ( )
  (
    instance = INTCdsicore_mden42ac_func i0smden42ac1n06x5_behav_inst (a, b, c, d, o1_tmp, s);
    primitive = _wire o1 (o1_tmp, o1);
  )
) // end model i0smden42ac1n06x5


model i0smdn003ac1n02x5
  (a, b, c, o1,
   sa, sb, sc)
(
  model_source = verilog_module;

  input (a) ( )
  input (b) ( )
  input (c) ( )
  input (sa) ( )
  input (sb) ( )
  input (sc) ( )
  output (o1) ( )
  (
    instance = INTCdsicore_mdn003ac_func i0smdn003ac1n02x5_behav_inst (a, b, c, o1_tmp, sa, sb,
      sc);
    primitive = _wire o1 (o1_tmp, o1);
  )
) // end model i0smdn003ac1n02x5


model i0smdn003ac1n03x4
  (a, b, c, o1,
   sa, sb, sc)
(
  model_source = verilog_module;

  input (a) ( )
  input (b) ( )
  input (c) ( )
  input (sa) ( )
  input (sb) ( )
  input (sc) ( )
  output (o1) ( )
  (
    instance = INTCdsicore_mdn003ac_func i0smdn003ac1n03x4_behav_inst (a, b, c, o1_tmp, sa, sb,
      sc);
    primitive = _wire o1 (o1_tmp, o1);
  )
) // end model i0smdn003ac1n03x4


model i0smdn003ac1n03x5
  (a, b, c, o1,
   sa, sb, sc)
(
  model_source = verilog_module;

  input (a) ( )
  input (b) ( )
  input (c) ( )
  input (sa) ( )
  input (sb) ( )
  input (sc) ( )
  output (o1) ( )
  (
    instance = INTCdsicore_mdn003ac_func i0smdn003ac1n03x5_behav_inst (a, b, c, o1_tmp, sa, sb,
      sc);
    primitive = _wire o1 (o1_tmp, o1);
  )
) // end model i0smdn003ac1n03x5


model i0smdn003ac1n06x5
  (a, b, c, o1,
   sa, sb, sc)
(
  model_source = verilog_module;

  input (a) ( )
  input (b) ( )
  input (c) ( )
  input (sa) ( )
  input (sb) ( )
  input (sc) ( )
  output (o1) ( )
  (
    instance = INTCdsicore_mdn003ac_func i0smdn003ac1n06x5_behav_inst (a, b, c, o1_tmp, sa, sb,
      sc);
    primitive = _wire o1 (o1_tmp, o1);
  )
) // end model i0smdn003ac1n06x5


model i0smdn003ac1n09x5
  (a, b, c, o1,
   sa, sb, sc)
(
  model_source = verilog_module;

  input (a) ( )
  input (b) ( )
  input (c) ( )
  input (sa) ( )
  input (sb) ( )
  input (sc) ( )
  output (o1) ( )
  (
    instance = INTCdsicore_mdn003ac_func i0smdn003ac1n09x5_behav_inst (a, b, c, o1_tmp, sa, sb,
      sc);
    primitive = _wire o1 (o1_tmp, o1);
  )
) // end model i0smdn003ac1n09x5


model i0smdn003ac1n12x5
  (a, b, c, o1,
   sa, sb, sc)
(
  model_source = verilog_module;

  input (a) ( )
  input (b) ( )
  input (c) ( )
  input (sa) ( )
  input (sb) ( )
  input (sc) ( )
  output (o1) ( )
  (
    instance = INTCdsicore_mdn003ac_func i0smdn003ac1n12x5_behav_inst (a, b, c, o1_tmp, sa, sb,
      sc);
    primitive = _wire o1 (o1_tmp, o1);
  )
) // end model i0smdn003ac1n12x5


model i0smdn004ac1n02x5
  (a, b, c, d,
   o1, sa, sb, sc,
   sd)
(
  model_source = verilog_module;

  input (a) ( )
  input (b) ( )
  input (c) ( )
  input (d) ( )
  input (sa) ( )
  input (sb) ( )
  input (sc) ( )
  input (sd) ( )
  output (o1) ( )
  (
    instance = INTCdsicore_mdn004ac_func i0smdn004ac1n02x5_behav_inst (a, b, c, d, o1_tmp, sa,
      sb, sc, sd);
    primitive = _wire o1 (o1_tmp, o1);
  )
) // end model i0smdn004ac1n02x5


model i0smdn004ac1n03x4
  (a, b, c, d,
   o1, sa, sb, sc,
   sd)
(
  model_source = verilog_module;

  input (a) ( )
  input (b) ( )
  input (c) ( )
  input (d) ( )
  input (sa) ( )
  input (sb) ( )
  input (sc) ( )
  input (sd) ( )
  output (o1) ( )
  (
    instance = INTCdsicore_mdn004ac_func i0smdn004ac1n03x4_behav_inst (a, b, c, d, o1_tmp, sa,
      sb, sc, sd);
    primitive = _wire o1 (o1_tmp, o1);
  )
) // end model i0smdn004ac1n03x4


model i0smdn004ac1n03x5
  (a, b, c, d,
   o1, sa, sb, sc,
   sd)
(
  model_source = verilog_module;

  input (a) ( )
  input (b) ( )
  input (c) ( )
  input (d) ( )
  input (sa) ( )
  input (sb) ( )
  input (sc) ( )
  input (sd) ( )
  output (o1) ( )
  (
    instance = INTCdsicore_mdn004ac_func i0smdn004ac1n03x5_behav_inst (a, b, c, d, o1_tmp, sa,
      sb, sc, sd);
    primitive = _wire o1 (o1_tmp, o1);
  )
) // end model i0smdn004ac1n03x5


model i0smdn004ac1n06x5
  (a, b, c, d,
   o1, sa, sb, sc,
   sd)
(
  model_source = verilog_module;

  input (a) ( )
  input (b) ( )
  input (c) ( )
  input (d) ( )
  input (sa) ( )
  input (sb) ( )
  input (sc) ( )
  input (sd) ( )
  output (o1) ( )
  (
    instance = INTCdsicore_mdn004ac_func i0smdn004ac1n06x5_behav_inst (a, b, c, d, o1_tmp, sa,
      sb, sc, sd);
    primitive = _wire o1 (o1_tmp, o1);
  )
) // end model i0smdn004ac1n06x5


model i0smdn004ac1n09x5
  (a, b, c, d,
   o1, sa, sb, sc,
   sd)
(
  model_source = verilog_module;

  input (a) ( )
  input (b) ( )
  input (c) ( )
  input (d) ( )
  input (sa) ( )
  input (sb) ( )
  input (sc) ( )
  input (sd) ( )
  output (o1) ( )
  (
    instance = INTCdsicore_mdn004ac_func i0smdn004ac1n09x5_behav_inst (a, b, c, d, o1_tmp, sa,
      sb, sc, sd);
    primitive = _wire o1 (o1_tmp, o1);
  )
) // end model i0smdn004ac1n09x5


model i0smdn004ac1n12x5
  (a, b, c, d,
   o1, sa, sb, sc,
   sd)
(
  model_source = verilog_module;

  input (a) ( )
  input (b) ( )
  input (c) ( )
  input (d) ( )
  input (sa) ( )
  input (sb) ( )
  input (sc) ( )
  input (sd) ( )
  output (o1) ( )
  (
    instance = INTCdsicore_mdn004ac_func i0smdn004ac1n12x5_behav_inst (a, b, c, d, o1_tmp, sa,
      sb, sc, sd);
    primitive = _wire o1 (o1_tmp, o1);
  )
) // end model i0smdn004ac1n12x5


model i0smdn005ac1d02x5
  (a, b, c, d,
   e, o1, sa, sb,
   sc, sd, se)
(
  model_source = verilog_module;

  input (a) ( )
  input (b) ( )
  input (c) ( )
  input (d) ( )
  input (e) ( )
  input (sa) ( )
  input (sb) ( )
  input (sc) ( )
  input (sd) ( )
  input (se) ( )
  output (o1) ( )
  (
    instance = INTCdsicore_mdn005ac_func i0smdn005ac1d02x5_behav_inst (a, b, c, d, e, o1_tmp,
      sa, sb, sc, sd, se);
    primitive = _wire o1 (o1_tmp, o1);
  )
) // end model i0smdn005ac1d02x5


model i0smdn005ac1d03x4
  (a, b, c, d,
   e, o1, sa, sb,
   sc, sd, se)
(
  model_source = verilog_module;

  input (a) ( )
  input (b) ( )
  input (c) ( )
  input (d) ( )
  input (e) ( )
  input (sa) ( )
  input (sb) ( )
  input (sc) ( )
  input (sd) ( )
  input (se) ( )
  output (o1) ( )
  (
    instance = INTCdsicore_mdn005ac_func i0smdn005ac1d03x4_behav_inst (a, b, c, d, e, o1_tmp,
      sa, sb, sc, sd, se);
    primitive = _wire o1 (o1_tmp, o1);
  )
) // end model i0smdn005ac1d03x4


model i0smdn005ac1d03x5
  (a, b, c, d,
   e, o1, sa, sb,
   sc, sd, se)
(
  model_source = verilog_module;

  input (a) ( )
  input (b) ( )
  input (c) ( )
  input (d) ( )
  input (e) ( )
  input (sa) ( )
  input (sb) ( )
  input (sc) ( )
  input (sd) ( )
  input (se) ( )
  output (o1) ( )
  (
    instance = INTCdsicore_mdn005ac_func i0smdn005ac1d03x5_behav_inst (a, b, c, d, e, o1_tmp,
      sa, sb, sc, sd, se);
    primitive = _wire o1 (o1_tmp, o1);
  )
) // end model i0smdn005ac1d03x5


model i0smdn005ac1d06x5
  (a, b, c, d,
   e, o1, sa, sb,
   sc, sd, se)
(
  model_source = verilog_module;

  input (a) ( )
  input (b) ( )
  input (c) ( )
  input (d) ( )
  input (e) ( )
  input (sa) ( )
  input (sb) ( )
  input (sc) ( )
  input (sd) ( )
  input (se) ( )
  output (o1) ( )
  (
    instance = INTCdsicore_mdn005ac_func i0smdn005ac1d06x5_behav_inst (a, b, c, d, e, o1_tmp,
      sa, sb, sc, sd, se);
    primitive = _wire o1 (o1_tmp, o1);
  )
) // end model i0smdn005ac1d06x5


model i0smdn005ac1d09x5
  (a, b, c, d,
   e, o1, sa, sb,
   sc, sd, se)
(
  model_source = verilog_module;

  input (a) ( )
  input (b) ( )
  input (c) ( )
  input (d) ( )
  input (e) ( )
  input (sa) ( )
  input (sb) ( )
  input (sc) ( )
  input (sd) ( )
  input (se) ( )
  output (o1) ( )
  (
    instance = INTCdsicore_mdn005ac_func i0smdn005ac1d09x5_behav_inst (a, b, c, d, e, o1_tmp,
      sa, sb, sc, sd, se);
    primitive = _wire o1 (o1_tmp, o1);
  )
) // end model i0smdn005ac1d09x5


model i0smdn005ac1d12x5
  (a, b, c, d,
   e, o1, sa, sb,
   sc, sd, se)
(
  model_source = verilog_module;

  input (a) ( )
  input (b) ( )
  input (c) ( )
  input (d) ( )
  input (e) ( )
  input (sa) ( )
  input (sb) ( )
  input (sc) ( )
  input (sd) ( )
  input (se) ( )
  output (o1) ( )
  (
    instance = INTCdsicore_mdn005ac_func i0smdn005ac1d12x5_behav_inst (a, b, c, d, e, o1_tmp,
      sa, sb, sc, sd, se);
    primitive = _wire o1 (o1_tmp, o1);
  )
) // end model i0smdn005ac1d12x5


model i0smdn006ac1d02x5
  (a, b, c, d,
   e, f, o1, sa,
   sb, sc, sd, se,
   sf)
(
  model_source = verilog_module;

  input (a) ( )
  input (b) ( )
  input (c) ( )
  input (d) ( )
  input (e) ( )
  input (f) ( )
  input (sa) ( )
  input (sb) ( )
  input (sc) ( )
  input (sd) ( )
  input (se) ( )
  input (sf) ( )
  output (o1) ( )
  (
    instance = INTCdsicore_mdn006ac_func i0smdn006ac1d02x5_behav_inst (a, b, c, d, e, f,
      o1_tmp, sa, sb, sc, sd, se,
      sf);
    primitive = _wire o1 (o1_tmp, o1);
  )
) // end model i0smdn006ac1d02x5


model i0smdn006ac1d03x4
  (a, b, c, d,
   e, f, o1, sa,
   sb, sc, sd, se,
   sf)
(
  model_source = verilog_module;

  input (a) ( )
  input (b) ( )
  input (c) ( )
  input (d) ( )
  input (e) ( )
  input (f) ( )
  input (sa) ( )
  input (sb) ( )
  input (sc) ( )
  input (sd) ( )
  input (se) ( )
  input (sf) ( )
  output (o1) ( )
  (
    instance = INTCdsicore_mdn006ac_func i0smdn006ac1d03x4_behav_inst (a, b, c, d, e, f,
      o1_tmp, sa, sb, sc, sd, se,
      sf);
    primitive = _wire o1 (o1_tmp, o1);
  )
) // end model i0smdn006ac1d03x4


model i0smdn006ac1d03x5
  (a, b, c, d,
   e, f, o1, sa,
   sb, sc, sd, se,
   sf)
(
  model_source = verilog_module;

  input (a) ( )
  input (b) ( )
  input (c) ( )
  input (d) ( )
  input (e) ( )
  input (f) ( )
  input (sa) ( )
  input (sb) ( )
  input (sc) ( )
  input (sd) ( )
  input (se) ( )
  input (sf) ( )
  output (o1) ( )
  (
    instance = INTCdsicore_mdn006ac_func i0smdn006ac1d03x5_behav_inst (a, b, c, d, e, f,
      o1_tmp, sa, sb, sc, sd, se,
      sf);
    primitive = _wire o1 (o1_tmp, o1);
  )
) // end model i0smdn006ac1d03x5


model i0smdn006ac1d06x5
  (a, b, c, d,
   e, f, o1, sa,
   sb, sc, sd, se,
   sf)
(
  model_source = verilog_module;

  input (a) ( )
  input (b) ( )
  input (c) ( )
  input (d) ( )
  input (e) ( )
  input (f) ( )
  input (sa) ( )
  input (sb) ( )
  input (sc) ( )
  input (sd) ( )
  input (se) ( )
  input (sf) ( )
  output (o1) ( )
  (
    instance = INTCdsicore_mdn006ac_func i0smdn006ac1d06x5_behav_inst (a, b, c, d, e, f,
      o1_tmp, sa, sb, sc, sd, se,
      sf);
    primitive = _wire o1 (o1_tmp, o1);
  )
) // end model i0smdn006ac1d06x5


model i0smdn006ac1d09x5
  (a, b, c, d,
   e, f, o1, sa,
   sb, sc, sd, se,
   sf)
(
  model_source = verilog_module;

  input (a) ( )
  input (b) ( )
  input (c) ( )
  input (d) ( )
  input (e) ( )
  input (f) ( )
  input (sa) ( )
  input (sb) ( )
  input (sc) ( )
  input (sd) ( )
  input (se) ( )
  input (sf) ( )
  output (o1) ( )
  (
    instance = INTCdsicore_mdn006ac_func i0smdn006ac1d09x5_behav_inst (a, b, c, d, e, f,
      o1_tmp, sa, sb, sc, sd, se,
      sf);
    primitive = _wire o1 (o1_tmp, o1);
  )
) // end model i0smdn006ac1d09x5


model i0smdn006ac1d12x5
  (a, b, c, d,
   e, f, o1, sa,
   sb, sc, sd, se,
   sf)
(
  model_source = verilog_module;

  input (a) ( )
  input (b) ( )
  input (c) ( )
  input (d) ( )
  input (e) ( )
  input (f) ( )
  input (sa) ( )
  input (sb) ( )
  input (sc) ( )
  input (sd) ( )
  input (se) ( )
  input (sf) ( )
  output (o1) ( )
  (
    instance = INTCdsicore_mdn006ac_func i0smdn006ac1d12x5_behav_inst (a, b, c, d, e, f,
      o1_tmp, sa, sb, sc, sd, se,
      sf);
    primitive = _wire o1 (o1_tmp, o1);
  )
) // end model i0smdn006ac1d12x5


model i0smdn008ac1d02x5
  (a, b, c, d,
   e, f, g, h,
   o1, sa, sb, sc,
   sd, se, sf, sg,
   sh)
(
  model_source = verilog_module;

  input (a) ( )
  input (b) ( )
  input (c) ( )
  input (d) ( )
  input (e) ( )
  input (f) ( )
  input (g) ( )
  input (h) ( )
  input (sa) ( )
  input (sb) ( )
  input (sc) ( )
  input (sd) ( )
  input (se) ( )
  input (sf) ( )
  input (sg) ( )
  input (sh) ( )
  output (o1) ( )
  (
    instance = INTCdsicore_mdn008ac_func i0smdn008ac1d02x5_behav_inst (a, b, c, d, e, f,
      g, h, o1_tmp, sa, sb, sc,
      sd, se, sf, sg, sh);
    primitive = _wire o1 (o1_tmp, o1);
  )
) // end model i0smdn008ac1d02x5


model i0smdn008ac1d03x4
  (a, b, c, d,
   e, f, g, h,
   o1, sa, sb, sc,
   sd, se, sf, sg,
   sh)
(
  model_source = verilog_module;

  input (a) ( )
  input (b) ( )
  input (c) ( )
  input (d) ( )
  input (e) ( )
  input (f) ( )
  input (g) ( )
  input (h) ( )
  input (sa) ( )
  input (sb) ( )
  input (sc) ( )
  input (sd) ( )
  input (se) ( )
  input (sf) ( )
  input (sg) ( )
  input (sh) ( )
  output (o1) ( )
  (
    instance = INTCdsicore_mdn008ac_func i0smdn008ac1d03x4_behav_inst (a, b, c, d, e, f,
      g, h, o1_tmp, sa, sb, sc,
      sd, se, sf, sg, sh);
    primitive = _wire o1 (o1_tmp, o1);
  )
) // end model i0smdn008ac1d03x4


model i0smdn008ac1d03x5
  (a, b, c, d,
   e, f, g, h,
   o1, sa, sb, sc,
   sd, se, sf, sg,
   sh)
(
  model_source = verilog_module;

  input (a) ( )
  input (b) ( )
  input (c) ( )
  input (d) ( )
  input (e) ( )
  input (f) ( )
  input (g) ( )
  input (h) ( )
  input (sa) ( )
  input (sb) ( )
  input (sc) ( )
  input (sd) ( )
  input (se) ( )
  input (sf) ( )
  input (sg) ( )
  input (sh) ( )
  output (o1) ( )
  (
    instance = INTCdsicore_mdn008ac_func i0smdn008ac1d03x5_behav_inst (a, b, c, d, e, f,
      g, h, o1_tmp, sa, sb, sc,
      sd, se, sf, sg, sh);
    primitive = _wire o1 (o1_tmp, o1);
  )
) // end model i0smdn008ac1d03x5


model i0smdn008ac1d06x5
  (a, b, c, d,
   e, f, g, h,
   o1, sa, sb, sc,
   sd, se, sf, sg,
   sh)
(
  model_source = verilog_module;

  input (a) ( )
  input (b) ( )
  input (c) ( )
  input (d) ( )
  input (e) ( )
  input (f) ( )
  input (g) ( )
  input (h) ( )
  input (sa) ( )
  input (sb) ( )
  input (sc) ( )
  input (sd) ( )
  input (se) ( )
  input (sf) ( )
  input (sg) ( )
  input (sh) ( )
  output (o1) ( )
  (
    instance = INTCdsicore_mdn008ac_func i0smdn008ac1d06x5_behav_inst (a, b, c, d, e, f,
      g, h, o1_tmp, sa, sb, sc,
      sd, se, sf, sg, sh);
    primitive = _wire o1 (o1_tmp, o1);
  )
) // end model i0smdn008ac1d06x5


model i0smdn008ac1d09x5
  (a, b, c, d,
   e, f, g, h,
   o1, sa, sb, sc,
   sd, se, sf, sg,
   sh)
(
  model_source = verilog_module;

  input (a) ( )
  input (b) ( )
  input (c) ( )
  input (d) ( )
  input (e) ( )
  input (f) ( )
  input (g) ( )
  input (h) ( )
  input (sa) ( )
  input (sb) ( )
  input (sc) ( )
  input (sd) ( )
  input (se) ( )
  input (sf) ( )
  input (sg) ( )
  input (sh) ( )
  output (o1) ( )
  (
    instance = INTCdsicore_mdn008ac_func i0smdn008ac1d09x5_behav_inst (a, b, c, d, e, f,
      g, h, o1_tmp, sa, sb, sc,
      sd, se, sf, sg, sh);
    primitive = _wire o1 (o1_tmp, o1);
  )
) // end model i0smdn008ac1d09x5


model i0smdn008ac1d12x5
  (a, b, c, d,
   e, f, g, h,
   o1, sa, sb, sc,
   sd, se, sf, sg,
   sh)
(
  model_source = verilog_module;

  input (a) ( )
  input (b) ( )
  input (c) ( )
  input (d) ( )
  input (e) ( )
  input (f) ( )
  input (g) ( )
  input (h) ( )
  input (sa) ( )
  input (sb) ( )
  input (sc) ( )
  input (sd) ( )
  input (se) ( )
  input (sf) ( )
  input (sg) ( )
  input (sh) ( )
  output (o1) ( )
  (
    instance = INTCdsicore_mdn008ac_func i0smdn008ac1d12x5_behav_inst (a, b, c, d, e, f,
      g, h, o1_tmp, sa, sb, sc,
      sd, se, sf, sg, sh);
    primitive = _wire o1 (o1_tmp, o1);
  )
) // end model i0smdn008ac1d12x5


model i0smdna22ac1d12x5
  (a, b, c, out0)
(
  model_source = verilog_module;

  input (a) ( )
  input (b) ( )
  input (c) ( )
  output (out0) ( )
  (
    instance = INTCdsicore_mdna22ac_func i0smdna22ac1d12x5_behav_inst (a, b, c, out0_tmp);
    primitive = _wire out0 (out0_tmp, out0);
  )
) // end model i0smdna22ac1d12x5


model i0smdna22ac1n02x5
  (a, b, c, out0)
(
  model_source = verilog_module;

  input (a) ( )
  input (b) ( )
  input (c) ( )
  output (out0) ( )
  (
    instance = INTCdsicore_mdna22ac_func i0smdna22ac1n02x5_behav_inst (a, b, c, out0_tmp);
    primitive = _wire out0 (out0_tmp, out0);
  )
) // end model i0smdna22ac1n02x5


model i0smdna22ac1n03x5
  (a, b, c, out0)
(
  model_source = verilog_module;

  input (a) ( )
  input (b) ( )
  input (c) ( )
  output (out0) ( )
  (
    instance = INTCdsicore_mdna22ac_func i0smdna22ac1n03x5_behav_inst (a, b, c, out0_tmp);
    primitive = _wire out0 (out0_tmp, out0);
  )
) // end model i0smdna22ac1n03x5


model i0smdna22ac1n03x7
  (a, b, c, out0)
(
  model_source = verilog_module;

  input (a) ( )
  input (b) ( )
  input (c) ( )
  output (out0) ( )
  (
    instance = INTCdsicore_mdna22ac_func i0smdna22ac1n03x7_behav_inst (a, b, c, out0_tmp);
    primitive = _wire out0 (out0_tmp, out0);
  )
) // end model i0smdna22ac1n03x7


model i0smdna22ac1n06x5
  (a, b, c, out0)
(
  model_source = verilog_module;

  input (a) ( )
  input (b) ( )
  input (c) ( )
  output (out0) ( )
  (
    instance = INTCdsicore_mdna22ac_func i0smdna22ac1n06x5_behav_inst (a, b, c, out0_tmp);
    primitive = _wire out0 (out0_tmp, out0);
  )
) // end model i0smdna22ac1n06x5


model i0smdna82ac1d12x5
  (a, b, c, out0)
(
  model_source = verilog_module;

  input (a) ( )
  input (b) ( )
  input (c) ( )
  output (out0) ( )
  (
    instance = INTCdsicore_mdna82ac_func i0smdna82ac1d12x5_behav_inst (a, b, c, out0_tmp);
    primitive = _wire out0 (out0_tmp, out0);
  )
) // end model i0smdna82ac1d12x5


model i0smdna82ac1n02x5
  (a, b, c, out0)
(
  model_source = verilog_module;

  input (a) ( )
  input (b) ( )
  input (c) ( )
  output (out0) ( )
  (
    instance = INTCdsicore_mdna82ac_func i0smdna82ac1n02x5_behav_inst (a, b, c, out0_tmp);
    primitive = _wire out0 (out0_tmp, out0);
  )
) // end model i0smdna82ac1n02x5


model i0smdna82ac1n03x5
  (a, b, c, out0)
(
  model_source = verilog_module;

  input (a) ( )
  input (b) ( )
  input (c) ( )
  output (out0) ( )
  (
    instance = INTCdsicore_mdna82ac_func i0smdna82ac1n03x5_behav_inst (a, b, c, out0_tmp);
    primitive = _wire out0 (out0_tmp, out0);
  )
) // end model i0smdna82ac1n03x5


model i0smdna82ac1n03x7
  (a, b, c, out0)
(
  model_source = verilog_module;

  input (a) ( )
  input (b) ( )
  input (c) ( )
  output (out0) ( )
  (
    instance = INTCdsicore_mdna82ac_func i0smdna82ac1n03x7_behav_inst (a, b, c, out0_tmp);
    primitive = _wire out0 (out0_tmp, out0);
  )
) // end model i0smdna82ac1n03x7


model i0smdna82ac1n06x5
  (a, b, c, out0)
(
  model_source = verilog_module;

  input (a) ( )
  input (b) ( )
  input (c) ( )
  output (out0) ( )
  (
    instance = INTCdsicore_mdna82ac_func i0smdna82ac1n06x5_behav_inst (a, b, c, out0_tmp);
    primitive = _wire out0 (out0_tmp, out0);
  )
) // end model i0smdna82ac1n06x5


model i0smdno22ac1d12x5
  (a, b, c, out0)
(
  model_source = verilog_module;

  input (a) ( )
  input (b) ( )
  input (c) ( )
  output (out0) ( )
  (
    instance = INTCdsicore_mdno22ac_func i0smdno22ac1d12x5_behav_inst (a, b, c, out0_tmp);
    primitive = _wire out0 (out0_tmp, out0);
  )
) // end model i0smdno22ac1d12x5


model i0smdno22ac1n02x5
  (a, b, c, out0)
(
  model_source = verilog_module;

  input (a) ( )
  input (b) ( )
  input (c) ( )
  output (out0) ( )
  (
    instance = INTCdsicore_mdno22ac_func i0smdno22ac1n02x5_behav_inst (a, b, c, out0_tmp);
    primitive = _wire out0 (out0_tmp, out0);
  )
) // end model i0smdno22ac1n02x5


model i0smdno22ac1n03x5
  (a, b, c, out0)
(
  model_source = verilog_module;

  input (a) ( )
  input (b) ( )
  input (c) ( )
  output (out0) ( )
  (
    instance = INTCdsicore_mdno22ac_func i0smdno22ac1n03x5_behav_inst (a, b, c, out0_tmp);
    primitive = _wire out0 (out0_tmp, out0);
  )
) // end model i0smdno22ac1n03x5


model i0smdno22ac1n03x7
  (a, b, c, out0)
(
  model_source = verilog_module;

  input (a) ( )
  input (b) ( )
  input (c) ( )
  output (out0) ( )
  (
    instance = INTCdsicore_mdno22ac_func i0smdno22ac1n03x7_behav_inst (a, b, c, out0_tmp);
    primitive = _wire out0 (out0_tmp, out0);
  )
) // end model i0smdno22ac1n03x7


model i0smdno22ac1n06x5
  (a, b, c, out0)
(
  model_source = verilog_module;

  input (a) ( )
  input (b) ( )
  input (c) ( )
  output (out0) ( )
  (
    instance = INTCdsicore_mdno22ac_func i0smdno22ac1n06x5_behav_inst (a, b, c, out0_tmp);
    primitive = _wire out0 (out0_tmp, out0);
  )
) // end model i0smdno22ac1n06x5


model i0smxn003ac1n02x5
  (a, b, c, o1,
   sa, sb, sc)
(
  model_source = verilog_module;

  input (a) ( )
  input (b) ( )
  input (c) ( )
  input (sa) ( )
  input (sb) ( )
  input (sc) ( )
  output (o1) ( )
  (
    instance = INTCdsicore_mxn003ac_func i0smxn003ac1n02x5_behav_inst (a, b, c, o1_tmp, sa, sb,
      sc);
    primitive = _wire o1 (o1_tmp, o1);
  )
) // end model i0smxn003ac1n02x5


model i0smxn003ac1n03x5
  (a, b, c, o1,
   sa, sb, sc)
(
  model_source = verilog_module;

  input (a) ( )
  input (b) ( )
  input (c) ( )
  input (sa) ( )
  input (sb) ( )
  input (sc) ( )
  output (o1) ( )
  (
    instance = INTCdsicore_mxn003ac_func i0smxn003ac1n03x5_behav_inst (a, b, c, o1_tmp, sa, sb,
      sc);
    primitive = _wire o1 (o1_tmp, o1);
  )
) // end model i0smxn003ac1n03x5


model i0smxn003ac1n06x5
  (a, b, c, o1,
   sa, sb, sc)
(
  model_source = verilog_module;

  input (a) ( )
  input (b) ( )
  input (c) ( )
  input (sa) ( )
  input (sb) ( )
  input (sc) ( )
  output (o1) ( )
  (
    instance = INTCdsicore_mxn003ac_func i0smxn003ac1n06x5_behav_inst (a, b, c, o1_tmp, sa, sb,
      sc);
    primitive = _wire o1 (o1_tmp, o1);
  )
) // end model i0smxn003ac1n06x5


model i0smxn003ac1n12x5
  (a, b, c, o1,
   sa, sb, sc)
(
  model_source = verilog_module;

  input (a) ( )
  input (b) ( )
  input (c) ( )
  input (sa) ( )
  input (sb) ( )
  input (sc) ( )
  output (o1) ( )
  (
    instance = INTCdsicore_mxn003ac_func i0smxn003ac1n12x5_behav_inst (a, b, c, o1_tmp, sa, sb,
      sc);
    primitive = _wire o1 (o1_tmp, o1);
  )
) // end model i0smxn003ac1n12x5


model i0smxn004ac1n02x5
  (a, b, c, d,
   o1, sa, sb, sc,
   sd)
(
  model_source = verilog_module;

  input (a) ( )
  input (b) ( )
  input (c) ( )
  input (d) ( )
  input (sa) ( )
  input (sb) ( )
  input (sc) ( )
  input (sd) ( )
  output (o1) ( )
  (
    instance = INTCdsicore_mxn004ac_func i0smxn004ac1n02x5_behav_inst (a, b, c, d, o1_tmp, sa,
      sb, sc, sd);
    primitive = _wire o1 (o1_tmp, o1);
  )
) // end model i0smxn004ac1n02x5


model i0smxn004ac1n03x5
  (a, b, c, d,
   o1, sa, sb, sc,
   sd)
(
  model_source = verilog_module;

  input (a) ( )
  input (b) ( )
  input (c) ( )
  input (d) ( )
  input (sa) ( )
  input (sb) ( )
  input (sc) ( )
  input (sd) ( )
  output (o1) ( )
  (
    instance = INTCdsicore_mxn004ac_func i0smxn004ac1n03x5_behav_inst (a, b, c, d, o1_tmp, sa,
      sb, sc, sd);
    primitive = _wire o1 (o1_tmp, o1);
  )
) // end model i0smxn004ac1n03x5


model i0smxn004ac1n06x5
  (a, b, c, d,
   o1, sa, sb, sc,
   sd)
(
  model_source = verilog_module;

  input (a) ( )
  input (b) ( )
  input (c) ( )
  input (d) ( )
  input (sa) ( )
  input (sb) ( )
  input (sc) ( )
  input (sd) ( )
  output (o1) ( )
  (
    instance = INTCdsicore_mxn004ac_func i0smxn004ac1n06x5_behav_inst (a, b, c, d, o1_tmp, sa,
      sb, sc, sd);
    primitive = _wire o1 (o1_tmp, o1);
  )
) // end model i0smxn004ac1n06x5


model i0smxn004ac1n12x5
  (a, b, c, d,
   o1, sa, sb, sc,
   sd)
(
  model_source = verilog_module;

  input (a) ( )
  input (b) ( )
  input (c) ( )
  input (d) ( )
  input (sa) ( )
  input (sb) ( )
  input (sc) ( )
  input (sd) ( )
  output (o1) ( )
  (
    instance = INTCdsicore_mxn004ac_func i0smxn004ac1n12x5_behav_inst (a, b, c, d, o1_tmp, sa,
      sb, sc, sd);
    primitive = _wire o1 (o1_tmp, o1);
  )
) // end model i0smxn004ac1n12x5


model i0smxn005ac1d02x5
  (a, b, c, d,
   e, o1, sa, sb,
   sc, sd, se)
(
  model_source = verilog_module;

  input (a) ( )
  input (b) ( )
  input (c) ( )
  input (d) ( )
  input (e) ( )
  input (sa) ( )
  input (sb) ( )
  input (sc) ( )
  input (sd) ( )
  input (se) ( )
  output (o1) ( )
  (
    instance = INTCdsicore_mxn005ac_func i0smxn005ac1d02x5_behav_inst (a, b, c, d, e, o1_tmp,
      sa, sb, sc, sd, se);
    primitive = _wire o1 (o1_tmp, o1);
  )
) // end model i0smxn005ac1d02x5


model i0smxn005ac1d03x5
  (a, b, c, d,
   e, o1, sa, sb,
   sc, sd, se)
(
  model_source = verilog_module;

  input (a) ( )
  input (b) ( )
  input (c) ( )
  input (d) ( )
  input (e) ( )
  input (sa) ( )
  input (sb) ( )
  input (sc) ( )
  input (sd) ( )
  input (se) ( )
  output (o1) ( )
  (
    instance = INTCdsicore_mxn005ac_func i0smxn005ac1d03x5_behav_inst (a, b, c, d, e, o1_tmp,
      sa, sb, sc, sd, se);
    primitive = _wire o1 (o1_tmp, o1);
  )
) // end model i0smxn005ac1d03x5


model i0smxn005ac1d06x5
  (a, b, c, d,
   e, o1, sa, sb,
   sc, sd, se)
(
  model_source = verilog_module;

  input (a) ( )
  input (b) ( )
  input (c) ( )
  input (d) ( )
  input (e) ( )
  input (sa) ( )
  input (sb) ( )
  input (sc) ( )
  input (sd) ( )
  input (se) ( )
  output (o1) ( )
  (
    instance = INTCdsicore_mxn005ac_func i0smxn005ac1d06x5_behav_inst (a, b, c, d, e, o1_tmp,
      sa, sb, sc, sd, se);
    primitive = _wire o1 (o1_tmp, o1);
  )
) // end model i0smxn005ac1d06x5


model i0smxn005ac1d12x5
  (a, b, c, d,
   e, o1, sa, sb,
   sc, sd, se)
(
  model_source = verilog_module;

  input (a) ( )
  input (b) ( )
  input (c) ( )
  input (d) ( )
  input (e) ( )
  input (sa) ( )
  input (sb) ( )
  input (sc) ( )
  input (sd) ( )
  input (se) ( )
  output (o1) ( )
  (
    instance = INTCdsicore_mxn005ac_func i0smxn005ac1d12x5_behav_inst (a, b, c, d, e, o1_tmp,
      sa, sb, sc, sd, se);
    primitive = _wire o1 (o1_tmp, o1);
  )
) // end model i0smxn005ac1d12x5


model i0smxn006ac1d02x5
  (a, b, c, d,
   e, f, o1, sa,
   sb, sc, sd, se,
   sf)
(
  model_source = verilog_module;

  input (a) ( )
  input (b) ( )
  input (c) ( )
  input (d) ( )
  input (e) ( )
  input (f) ( )
  input (sa) ( )
  input (sb) ( )
  input (sc) ( )
  input (sd) ( )
  input (se) ( )
  input (sf) ( )
  output (o1) ( )
  (
    instance = INTCdsicore_mxn006ac_func i0smxn006ac1d02x5_behav_inst (a, b, c, d, e, f,
      o1_tmp, sa, sb, sc, sd, se,
      sf);
    primitive = _wire o1 (o1_tmp, o1);
  )
) // end model i0smxn006ac1d02x5


model i0smxn006ac1d03x5
  (a, b, c, d,
   e, f, o1, sa,
   sb, sc, sd, se,
   sf)
(
  model_source = verilog_module;

  input (a) ( )
  input (b) ( )
  input (c) ( )
  input (d) ( )
  input (e) ( )
  input (f) ( )
  input (sa) ( )
  input (sb) ( )
  input (sc) ( )
  input (sd) ( )
  input (se) ( )
  input (sf) ( )
  output (o1) ( )
  (
    instance = INTCdsicore_mxn006ac_func i0smxn006ac1d03x5_behav_inst (a, b, c, d, e, f,
      o1_tmp, sa, sb, sc, sd, se,
      sf);
    primitive = _wire o1 (o1_tmp, o1);
  )
) // end model i0smxn006ac1d03x5


model i0smxn006ac1d06x5
  (a, b, c, d,
   e, f, o1, sa,
   sb, sc, sd, se,
   sf)
(
  model_source = verilog_module;

  input (a) ( )
  input (b) ( )
  input (c) ( )
  input (d) ( )
  input (e) ( )
  input (f) ( )
  input (sa) ( )
  input (sb) ( )
  input (sc) ( )
  input (sd) ( )
  input (se) ( )
  input (sf) ( )
  output (o1) ( )
  (
    instance = INTCdsicore_mxn006ac_func i0smxn006ac1d06x5_behav_inst (a, b, c, d, e, f,
      o1_tmp, sa, sb, sc, sd, se,
      sf);
    primitive = _wire o1 (o1_tmp, o1);
  )
) // end model i0smxn006ac1d06x5


model i0smxn006ac1d12x5
  (a, b, c, d,
   e, f, o1, sa,
   sb, sc, sd, se,
   sf)
(
  model_source = verilog_module;

  input (a) ( )
  input (b) ( )
  input (c) ( )
  input (d) ( )
  input (e) ( )
  input (f) ( )
  input (sa) ( )
  input (sb) ( )
  input (sc) ( )
  input (sd) ( )
  input (se) ( )
  input (sf) ( )
  output (o1) ( )
  (
    instance = INTCdsicore_mxn006ac_func i0smxn006ac1d12x5_behav_inst (a, b, c, d, e, f,
      o1_tmp, sa, sb, sc, sd, se,
      sf);
    primitive = _wire o1 (o1_tmp, o1);
  )
) // end model i0smxn006ac1d12x5


model i0smxn022ac1n02x5
  (a, b, o1, sa)
(
  model_source = verilog_module;

  input (a) ( )
  input (b) ( )
  input (sa) ( )
  output (o1) ( )
  (
    instance = INTCdsicore_mxn022ac_func i0smxn022ac1n02x5_behav_inst (a, b, o1_tmp, sa);
    primitive = _wire o1 (o1_tmp, o1);
  )
) // end model i0smxn022ac1n02x5


model i0smxn022ac1n03x5
  (a, b, o1, sa)
(
  model_source = verilog_module;

  input (a) ( )
  input (b) ( )
  input (sa) ( )
  output (o1) ( )
  (
    instance = INTCdsicore_mxn022ac_func i0smxn022ac1n03x5_behav_inst (a, b, o1_tmp, sa);
    primitive = _wire o1 (o1_tmp, o1);
  )
) // end model i0smxn022ac1n03x5


model i0smxn022ac1n06x5
  (a, b, o1, sa)
(
  model_source = verilog_module;

  input (a) ( )
  input (b) ( )
  input (sa) ( )
  output (o1) ( )
  (
    instance = INTCdsicore_mxn022ac_func i0smxn022ac1n06x5_behav_inst (a, b, o1_tmp, sa);
    primitive = _wire o1 (o1_tmp, o1);
  )
) // end model i0smxn022ac1n06x5


model i0smxn022ac1n09x5
  (a, b, o1, sa)
(
  model_source = verilog_module;

  input (a) ( )
  input (b) ( )
  input (sa) ( )
  output (o1) ( )
  (
    instance = INTCdsicore_mxn022ac_func i0smxn022ac1n09x5_behav_inst (a, b, o1_tmp, sa);
    primitive = _wire o1 (o1_tmp, o1);
  )
) // end model i0smxn022ac1n09x5


model i0smxn022ac1n12x5
  (a, b, o1, sa)
(
  model_source = verilog_module;

  input (a) ( )
  input (b) ( )
  input (sa) ( )
  output (o1) ( )
  (
    instance = INTCdsicore_mxn022ac_func i0smxn022ac1n12x5_behav_inst (a, b, o1_tmp, sa);
    primitive = _wire o1 (o1_tmp, o1);
  )
) // end model i0smxn022ac1n12x5


model i0srrn042ac1d02x5
  (a, b, c, carry,
   carryin, carryout, d, sum)
(
  model_source = verilog_module;

  input (a) ( )
  input (b) ( )
  input (c) ( )
  input (carryin) ( )
  input (d) ( )
  output (carry) ( )
  output (carryout) ( )
  output (sum) ( )
  (
    instance = INTCdsicore_rrn042ac_func i0srrn042ac1d02x5_behav_inst (a, b, c, carry_tmp, carryin, carryout_tmp,
      d, sum_tmp);
    primitive = _wire carry (carry_tmp, carry);
    primitive = _wire carryout (carryout_tmp, carryout);
    primitive = _wire sum (sum_tmp, sum);
  )
) // end model i0srrn042ac1d02x5


model i0srrn042ac1d03x5
  (a, b, c, carry,
   carryin, carryout, d, sum)
(
  model_source = verilog_module;

  input (a) ( )
  input (b) ( )
  input (c) ( )
  input (carryin) ( )
  input (d) ( )
  output (carry) ( )
  output (carryout) ( )
  output (sum) ( )
  (
    instance = INTCdsicore_rrn042ac_func i0srrn042ac1d03x5_behav_inst (a, b, c, carry_tmp, carryin, carryout_tmp,
      d, sum_tmp);
    primitive = _wire carry (carry_tmp, carry);
    primitive = _wire carryout (carryout_tmp, carryout);
    primitive = _wire sum (sum_tmp, sum);
  )
) // end model i0srrn042ac1d03x5


model i0srrn042ac1d03x7
  (a, b, c, carry,
   carryin, carryout, d, sum)
(
  model_source = verilog_module;

  input (a) ( )
  input (b) ( )
  input (c) ( )
  input (carryin) ( )
  input (d) ( )
  output (carry) ( )
  output (carryout) ( )
  output (sum) ( )
  (
    instance = INTCdsicore_rrn042ac_func i0srrn042ac1d03x7_behav_inst (a, b, c, carry_tmp, carryin, carryout_tmp,
      d, sum_tmp);
    primitive = _wire carry (carry_tmp, carry);
    primitive = _wire carryout (carryout_tmp, carryout);
    primitive = _wire sum (sum_tmp, sum);
  )
) // end model i0srrn042ac1d03x7


model i0srrn042ac1d04x5
  (a, b, c, carry,
   carryin, carryout, d, sum)
(
  model_source = verilog_module;

  input (a) ( )
  input (b) ( )
  input (c) ( )
  input (carryin) ( )
  input (d) ( )
  output (carry) ( )
  output (carryout) ( )
  output (sum) ( )
  (
    instance = INTCdsicore_rrn042ac_func i0srrn042ac1d04x5_behav_inst (a, b, c, carry_tmp, carryin, carryout_tmp,
      d, sum_tmp);
    primitive = _wire carry (carry_tmp, carry);
    primitive = _wire carryout (carryout_tmp, carryout);
    primitive = _wire sum (sum_tmp, sum);
  )
) // end model i0srrn042ac1d04x5


model i0srrn042ac1d06x5
  (a, b, c, carry,
   carryin, carryout, d, sum)
(
  model_source = verilog_module;

  input (a) ( )
  input (b) ( )
  input (c) ( )
  input (carryin) ( )
  input (d) ( )
  output (carry) ( )
  output (carryout) ( )
  output (sum) ( )
  (
    instance = INTCdsicore_rrn042ac_func i0srrn042ac1d06x5_behav_inst (a, b, c, carry_tmp, carryin, carryout_tmp,
      d, sum_tmp);
    primitive = _wire carry (carry_tmp, carry);
    primitive = _wire carryout (carryout_tmp, carryout);
    primitive = _wire sum (sum_tmp, sum);
  )
) // end model i0srrn042ac1d06x5


model i0sru0023ac1d02x5
  (a, b, c, carry,
   sum)
(
  model_source = verilog_module;

  input (a) ( )
  input (b) ( )
  input (c) ( )
  output (carry) ( )
  output (sum) ( )
  (
    instance = INTCdsicore_ru0023ac_func i0sru0023ac1d02x5_behav_inst (a, b, c, carry_tmp, sum_tmp);
    primitive = _wire carry (carry_tmp, carry);
    primitive = _wire sum (sum_tmp, sum);
  )
) // end model i0sru0023ac1d02x5


model i0sru0023ac1d03x5
  (a, b, c, carry,
   sum)
(
  model_source = verilog_module;

  input (a) ( )
  input (b) ( )
  input (c) ( )
  output (carry) ( )
  output (sum) ( )
  (
    instance = INTCdsicore_ru0023ac_func i0sru0023ac1d03x5_behav_inst (a, b, c, carry_tmp, sum_tmp);
    primitive = _wire carry (carry_tmp, carry);
    primitive = _wire sum (sum_tmp, sum);
  )
) // end model i0sru0023ac1d03x5


model i0sru0023ac1d03x7
  (a, b, c, carry,
   sum)
(
  model_source = verilog_module;

  input (a) ( )
  input (b) ( )
  input (c) ( )
  output (carry) ( )
  output (sum) ( )
  (
    instance = INTCdsicore_ru0023ac_func i0sru0023ac1d03x7_behav_inst (a, b, c, carry_tmp, sum_tmp);
    primitive = _wire carry (carry_tmp, carry);
    primitive = _wire sum (sum_tmp, sum);
  )
) // end model i0sru0023ac1d03x7


model i0sru0023ac1d06x4
  (a, b, c, carry,
   sum)
(
  model_source = verilog_module;

  input (a) ( )
  input (b) ( )
  input (c) ( )
  output (carry) ( )
  output (sum) ( )
  (
    instance = INTCdsicore_ru0023ac_func i0sru0023ac1d06x4_behav_inst (a, b, c, carry_tmp, sum_tmp);
    primitive = _wire carry (carry_tmp, carry);
    primitive = _wire sum (sum_tmp, sum);
  )
) // end model i0sru0023ac1d06x4


model i0sru0023ac1d06x5
  (a, b, c, carry,
   sum)
(
  model_source = verilog_module;

  input (a) ( )
  input (b) ( )
  input (c) ( )
  output (carry) ( )
  output (sum) ( )
  (
    instance = INTCdsicore_ru0023ac_func i0sru0023ac1d06x5_behav_inst (a, b, c, carry_tmp, sum_tmp);
    primitive = _wire carry (carry_tmp, carry);
    primitive = _wire sum (sum_tmp, sum);
  )
) // end model i0sru0023ac1d06x5


model i0sru0023ac1d09x5
  (a, b, c, carry,
   sum)
(
  model_source = verilog_module;

  input (a) ( )
  input (b) ( )
  input (c) ( )
  output (carry) ( )
  output (sum) ( )
  (
    instance = INTCdsicore_ru0023ac_func i0sru0023ac1d09x5_behav_inst (a, b, c, carry_tmp, sum_tmp);
    primitive = _wire carry (carry_tmp, carry);
    primitive = _wire sum (sum_tmp, sum);
  )
) // end model i0sru0023ac1d09x5


model i0sru0023ac1d12x5
  (a, b, c, carry,
   sum)
(
  model_source = verilog_module;

  input (a) ( )
  input (b) ( )
  input (c) ( )
  output (carry) ( )
  output (sum) ( )
  (
    instance = INTCdsicore_ru0023ac_func i0sru0023ac1d12x5_behav_inst (a, b, c, carry_tmp, sum_tmp);
    primitive = _wire carry (carry_tmp, carry);
    primitive = _wire sum (sum_tmp, sum);
  )
) // end model i0sru0023ac1d12x5


model i0sru3023ac1d02x5
  (a, b, c, carryb,
   sumb)
(
  model_source = verilog_module;

  input (a) ( )
  input (b) ( )
  input (c) ( )
  output (carryb) ( )
  output (sumb) ( )
  (
    instance = INTCdsicore_ru3023ac_func i0sru3023ac1d02x5_behav_inst (a, b, c, carryb_tmp, sumb_tmp);
    primitive = _wire carryb (carryb_tmp, carryb);
    primitive = _wire sumb (sumb_tmp, sumb);
  )
) // end model i0sru3023ac1d02x5


model i0sru3023ac1d03x5
  (a, b, c, carryb,
   sumb)
(
  model_source = verilog_module;

  input (a) ( )
  input (b) ( )
  input (c) ( )
  output (carryb) ( )
  output (sumb) ( )
  (
    instance = INTCdsicore_ru3023ac_func i0sru3023ac1d03x5_behav_inst (a, b, c, carryb_tmp, sumb_tmp);
    primitive = _wire carryb (carryb_tmp, carryb);
    primitive = _wire sumb (sumb_tmp, sumb);
  )
) // end model i0sru3023ac1d03x5


model i0sru3023ac1d06x5
  (a, b, c, carryb,
   sumb)
(
  model_source = verilog_module;

  input (a) ( )
  input (b) ( )
  input (c) ( )
  output (carryb) ( )
  output (sumb) ( )
  (
    instance = INTCdsicore_ru3023ac_func i0sru3023ac1d06x5_behav_inst (a, b, c, carryb_tmp, sumb_tmp);
    primitive = _wire carryb (carryb_tmp, carryb);
    primitive = _wire sumb (sumb_tmp, sumb);
  )
) // end model i0sru3023ac1d06x5


model i0sru3023ac1d12x5
  (a, b, c, carryb,
   sumb)
(
  model_source = verilog_module;

  input (a) ( )
  input (b) ( )
  input (c) ( )
  output (carryb) ( )
  output (sumb) ( )
  (
    instance = INTCdsicore_ru3023ac_func i0sru3023ac1d12x5_behav_inst (a, b, c, carryb_tmp, sumb_tmp);
    primitive = _wire carryb (carryb_tmp, carryb);
    primitive = _wire sumb (sumb_tmp, sumb);
  )
) // end model i0sru3023ac1d12x5
