Analysis & Synthesis report for test1
Wed Mar 16 19:47:42 2016
Quartus Prime Version 15.1.0 Build 185 10/21/2015 SJ Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Source Files Read
  6. Analysis & Synthesis Resource Usage Summary
  7. Analysis & Synthesis Resource Utilization by Entity
  8. Analysis & Synthesis IP Cores Summary
  9. Registers Removed During Synthesis
 10. Removed Registers Triggering Further Register Optimizations
 11. General Register Statistics
 12. Inverted Register Statistics
 13. Multiplexer Restructuring Statistics (Restructuring Performed)
 14. Source assignments for a2d_data_a:a2d_data_a_inst|altsource_probe:altsource_probe_component|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_probe_gen:wider_probe_inst
 15. Parameter Settings for User Entity Instance: a2d_data_a:a2d_data_a_inst|altsource_probe:altsource_probe_component
 16. Parameter Settings for User Entity Instance: lfsr:u1|PLL2:PLL2_inst|altpll:altpll_component
 17. altpll Parameter Settings by Entity Instance
 18. Port Connectivity Checks: "lfsr:u1"
 19. Port Connectivity Checks: "a2d_data_a:a2d_data_a_inst"
 20. Post-Synthesis Netlist Statistics for Top Partition
 21. Elapsed Time Per Partition
 22. Analysis & Synthesis Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2015 Altera Corporation. All rights reserved.
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, the Altera Quartus Prime License Agreement,
the Altera MegaCore Function License Agreement, or other 
applicable license agreement, including, without limitation, 
that your use is for the sole purpose of programming logic 
devices manufactured by Altera and sold by Altera or its 
authorized distributors.  Please refer to the applicable 
agreement for further details.



+----------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                     ;
+------------------------------------+---------------------------------------------+
; Analysis & Synthesis Status        ; Successful - Wed Mar 16 19:47:42 2016       ;
; Quartus Prime Version              ; 15.1.0 Build 185 10/21/2015 SJ Lite Edition ;
; Revision Name                      ; test1                                       ;
; Top-level Entity Name              ; test1                                       ;
; Family                             ; Cyclone IV E                                ;
; Total logic elements               ; 198                                         ;
;     Total combinational functions  ; 170                                         ;
;     Dedicated logic registers      ; 119                                         ;
; Total registers                    ; 119                                         ;
; Total pins                         ; 143                                         ;
; Total virtual pins                 ; 0                                           ;
; Total memory bits                  ; 0                                           ;
; Embedded Multiplier 9-bit elements ; 0                                           ;
; Total PLLs                         ; 1                                           ;
+------------------------------------+---------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                                        ;
+----------------------------------------------------------------------------+--------------------+--------------------+
; Option                                                                     ; Setting            ; Default Value      ;
+----------------------------------------------------------------------------+--------------------+--------------------+
; Device                                                                     ; EP4CE115F29C8      ;                    ;
; Top-level entity name                                                      ; test1              ; test1              ;
; Family name                                                                ; Cyclone IV E       ; Cyclone V          ;
; Use smart compilation                                                      ; Off                ; Off                ;
; Enable parallel Assembler and TimeQuest Timing Analyzer during compilation ; On                 ; On                 ;
; Enable compact report table                                                ; Off                ; Off                ;
; Restructure Multiplexers                                                   ; Auto               ; Auto               ;
; Create Debugging Nodes for IP Cores                                        ; Off                ; Off                ;
; Preserve fewer node names                                                  ; On                 ; On                 ;
; Disable OpenCore Plus hardware evaluation                                  ; Off                ; Off                ;
; Verilog Version                                                            ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                               ; VHDL_1993          ; VHDL_1993          ;
; State Machine Processing                                                   ; Auto               ; Auto               ;
; Safe State Machine                                                         ; Off                ; Off                ;
; Extract Verilog State Machines                                             ; On                 ; On                 ;
; Extract VHDL State Machines                                                ; On                 ; On                 ;
; Ignore Verilog initial constructs                                          ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                                 ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                             ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                                    ; On                 ; On                 ;
; Infer RAMs from Raw Logic                                                  ; On                 ; On                 ;
; Parallel Synthesis                                                         ; On                 ; On                 ;
; DSP Block Balancing                                                        ; Auto               ; Auto               ;
; NOT Gate Push-Back                                                         ; On                 ; On                 ;
; Power-Up Don't Care                                                        ; On                 ; On                 ;
; Remove Redundant Logic Cells                                               ; Off                ; Off                ;
; Remove Duplicate Registers                                                 ; On                 ; On                 ;
; Ignore CARRY Buffers                                                       ; Off                ; Off                ;
; Ignore CASCADE Buffers                                                     ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                                      ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                                  ; Off                ; Off                ;
; Ignore LCELL Buffers                                                       ; Off                ; Off                ;
; Ignore SOFT Buffers                                                        ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                             ; Off                ; Off                ;
; Optimization Technique                                                     ; Balanced           ; Balanced           ;
; Carry Chain Length                                                         ; 70                 ; 70                 ;
; Auto Carry Chains                                                          ; On                 ; On                 ;
; Auto Open-Drain Pins                                                       ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                                      ; Off                ; Off                ;
; Auto ROM Replacement                                                       ; On                 ; On                 ;
; Auto RAM Replacement                                                       ; On                 ; On                 ;
; Auto DSP Block Replacement                                                 ; On                 ; On                 ;
; Auto Shift Register Replacement                                            ; Auto               ; Auto               ;
; Allow Shift Register Merging across Hierarchies                            ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                              ; On                 ; On                 ;
; Strict RAM Replacement                                                     ; Off                ; Off                ;
; Allow Synchronous Control Signals                                          ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                                     ; Off                ; Off                ;
; Auto RAM Block Balancing                                                   ; On                 ; On                 ;
; Auto RAM to Logic Cell Conversion                                          ; Off                ; Off                ;
; Auto Resource Sharing                                                      ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                                         ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                                         ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                              ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing                        ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                          ; Off                ; Off                ;
; Timing-Driven Synthesis                                                    ; On                 ; On                 ;
; Report Parameter Settings                                                  ; On                 ; On                 ;
; Report Source Assignments                                                  ; On                 ; On                 ;
; Report Connectivity Checks                                                 ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                                         ; Off                ; Off                ;
; Synchronization Register Chain Length                                      ; 2                  ; 2                  ;
; PowerPlay Power Optimization During Synthesis                              ; Normal compilation ; Normal compilation ;
; HDL message level                                                          ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                            ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report                   ; 5000               ; 5000               ;
; Number of Swept Nodes Reported in Synthesis Report                         ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report                  ; 100                ; 100                ;
; Clock MUX Protection                                                       ; On                 ; On                 ;
; Auto Gated Clock Conversion                                                ; Off                ; Off                ;
; Block Design Naming                                                        ; Auto               ; Auto               ;
; SDC constraint protection                                                  ; Off                ; Off                ;
; Synthesis Effort                                                           ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal               ; On                 ; On                 ;
; Pre-Mapping Resynthesis Optimization                                       ; Off                ; Off                ;
; Analysis & Synthesis Message Level                                         ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                                ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                                     ; On                 ; On                 ;
; Synthesis Seed                                                             ; 1                  ; 1                  ;
+----------------------------------------------------------------------------+--------------------+--------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 4           ;
; Maximum allowed            ; 4           ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 4           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processors 2-4         ; < 0.1%      ;
+----------------------------+-------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                                                                                                                                                                       ;
+--------------------------------------------------------------------+-----------------+----------------------------------------------+--------------------------------------------------------------------------------------------------------------------------+-------------+
; File Name with User-Entered Path                                   ; Used in Netlist ; File Type                                    ; File Name with Absolute Path                                                                                             ; Library     ;
+--------------------------------------------------------------------+-----------------+----------------------------------------------+--------------------------------------------------------------------------------------------------------------------------+-------------+
; a2d_data_a.v                                                       ; yes             ; User Wizard-Generated File                   ; C:/Users/Ayush/fpga-spreadspectrum-adaptivefilt/test1/a2d_data_a.v                                                       ;             ;
; lfsr.vhd                                                           ; yes             ; User VHDL File                               ; C:/Users/Ayush/fpga-spreadspectrum-adaptivefilt/test1/lfsr.vhd                                                           ;             ;
; PLL2.v                                                             ; yes             ; User Wizard-Generated File                   ; C:/Users/Ayush/fpga-spreadspectrum-adaptivefilt/test1/PLL2.v                                                             ;             ;
; test1.v                                                            ; yes             ; User Verilog HDL File                        ; C:/Users/Ayush/fpga-spreadspectrum-adaptivefilt/test1/test1.v                                                            ;             ;
; altsource_probe.v                                                  ; yes             ; Megafunction                                 ; c:/altera_lite/15.1/quartus/libraries/megafunctions/altsource_probe.v                                                    ;             ;
; sld_jtag_endpoint_adapter.vhd                                      ; yes             ; Encrypted Megafunction                       ; c:/altera_lite/15.1/quartus/libraries/megafunctions/sld_jtag_endpoint_adapter.vhd                                        ;             ;
; sld_jtag_endpoint_adapter_impl.sv                                  ; yes             ; Encrypted Megafunction                       ; c:/altera_lite/15.1/quartus/libraries/megafunctions/sld_jtag_endpoint_adapter_impl.sv                                    ;             ;
; altsource_probe_body.vhd                                           ; yes             ; Megafunction                                 ; c:/altera_lite/15.1/quartus/libraries/megafunctions/altsource_probe_body.vhd                                             ;             ;
; sld_rom_sr.vhd                                                     ; yes             ; Encrypted Megafunction                       ; c:/altera_lite/15.1/quartus/libraries/megafunctions/sld_rom_sr.vhd                                                       ;             ;
; altpll.tdf                                                         ; yes             ; Megafunction                                 ; c:/altera_lite/15.1/quartus/libraries/megafunctions/altpll.tdf                                                           ;             ;
; aglobal151.inc                                                     ; yes             ; Megafunction                                 ; c:/altera_lite/15.1/quartus/libraries/megafunctions/aglobal151.inc                                                       ;             ;
; stratix_pll.inc                                                    ; yes             ; Megafunction                                 ; c:/altera_lite/15.1/quartus/libraries/megafunctions/stratix_pll.inc                                                      ;             ;
; stratixii_pll.inc                                                  ; yes             ; Megafunction                                 ; c:/altera_lite/15.1/quartus/libraries/megafunctions/stratixii_pll.inc                                                    ;             ;
; cycloneii_pll.inc                                                  ; yes             ; Megafunction                                 ; c:/altera_lite/15.1/quartus/libraries/megafunctions/cycloneii_pll.inc                                                    ;             ;
; db/pll2_altpll.v                                                   ; yes             ; Auto-Generated Megafunction                  ; C:/Users/Ayush/fpga-spreadspectrum-adaptivefilt/test1/db/pll2_altpll.v                                                   ;             ;
; sld_hub.vhd                                                        ; yes             ; Encrypted Megafunction                       ; c:/altera_lite/15.1/quartus/libraries/megafunctions/sld_hub.vhd                                                          ; altera_sld  ;
; db/ip/sld60bba180/alt_sld_fab.v                                    ; yes             ; Encrypted Auto-Found Verilog HDL File        ; C:/Users/Ayush/fpga-spreadspectrum-adaptivefilt/test1/db/ip/sld60bba180/alt_sld_fab.v                                    ; alt_sld_fab ;
; db/ip/sld60bba180/submodules/alt_sld_fab_alt_sld_fab.v             ; yes             ; Encrypted Auto-Found Verilog HDL File        ; C:/Users/Ayush/fpga-spreadspectrum-adaptivefilt/test1/db/ip/sld60bba180/submodules/alt_sld_fab_alt_sld_fab.v             ; alt_sld_fab ;
; db/ip/sld60bba180/submodules/alt_sld_fab_alt_sld_fab_ident.sv      ; yes             ; Auto-Found SystemVerilog HDL File            ; C:/Users/Ayush/fpga-spreadspectrum-adaptivefilt/test1/db/ip/sld60bba180/submodules/alt_sld_fab_alt_sld_fab_ident.sv      ; alt_sld_fab ;
; db/ip/sld60bba180/submodules/alt_sld_fab_alt_sld_fab_presplit.sv   ; yes             ; Encrypted Auto-Found SystemVerilog HDL File  ; C:/Users/Ayush/fpga-spreadspectrum-adaptivefilt/test1/db/ip/sld60bba180/submodules/alt_sld_fab_alt_sld_fab_presplit.sv   ; alt_sld_fab ;
; db/ip/sld60bba180/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd ; yes             ; Encrypted Auto-Found VHDL File               ; C:/Users/Ayush/fpga-spreadspectrum-adaptivefilt/test1/db/ip/sld60bba180/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd ; alt_sld_fab ;
; db/ip/sld60bba180/submodules/alt_sld_fab_alt_sld_fab_splitter.sv   ; yes             ; Encrypted Auto-Found SystemVerilog HDL File  ; C:/Users/Ayush/fpga-spreadspectrum-adaptivefilt/test1/db/ip/sld60bba180/submodules/alt_sld_fab_alt_sld_fab_splitter.sv   ; alt_sld_fab ;
; sld_jtag_hub.vhd                                                   ; yes             ; Encrypted Megafunction                       ; c:/altera_lite/15.1/quartus/libraries/megafunctions/sld_jtag_hub.vhd                                                     ;             ;
+--------------------------------------------------------------------+-----------------+----------------------------------------------+--------------------------------------------------------------------------------------------------------------------------+-------------+


+------------------------------------------------------------------------+
; Analysis & Synthesis Resource Usage Summary                            ;
+---------------------------------------------+--------------------------+
; Resource                                    ; Usage                    ;
+---------------------------------------------+--------------------------+
; Estimated Total logic elements              ; 198                      ;
;                                             ;                          ;
; Total combinational functions               ; 170                      ;
; Logic element usage by number of LUT inputs ;                          ;
;     -- 4 input functions                    ; 80                       ;
;     -- 3 input functions                    ; 40                       ;
;     -- <=2 input functions                  ; 50                       ;
;                                             ;                          ;
; Logic elements by mode                      ;                          ;
;     -- normal mode                          ; 162                      ;
;     -- arithmetic mode                      ; 8                        ;
;                                             ;                          ;
; Total registers                             ; 119                      ;
;     -- Dedicated logic registers            ; 119                      ;
;     -- I/O registers                        ; 0                        ;
;                                             ;                          ;
; I/O pins                                    ; 143                      ;
;                                             ;                          ;
; Embedded Multiplier 9-bit elements          ; 0                        ;
;                                             ;                          ;
; Total PLLs                                  ; 1                        ;
;     -- PLLs                                 ; 1                        ;
;                                             ;                          ;
; Maximum fan-out node                        ; altera_internal_jtag~TDO ;
; Maximum fan-out                             ; 125                      ;
; Total fan-out                               ; 1067                     ;
; Average fan-out                             ; 1.77                     ;
+---------------------------------------------+--------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ;
+-----------------------------------------------------------------------------------------------------------------------------------------+-------------------+--------------+-------------+--------------+---------+-----------+------+--------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+
; Compilation Hierarchy Node                                                                                                              ; LC Combinationals ; LC Registers ; Memory Bits ; DSP Elements ; DSP 9x9 ; DSP 18x18 ; Pins ; Virtual Pins ; Full Hierarchy Name                                                                                                                                                                                                                                                                                                                               ; Library Name ;
+-----------------------------------------------------------------------------------------------------------------------------------------+-------------------+--------------+-------------+--------------+---------+-----------+------+--------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+
; |test1                                                                                                                                  ; 170 (3)           ; 119 (0)      ; 0           ; 0            ; 0       ; 0         ; 143  ; 0            ; |test1                                                                                                                                                                                                                                                                                                                                            ; work         ;
;    |a2d_data_a:a2d_data_a_inst|                                                                                                         ; 43 (0)            ; 24 (0)       ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |test1|a2d_data_a:a2d_data_a_inst                                                                                                                                                                                                                                                                                                                 ; work         ;
;       |altsource_probe:altsource_probe_component|                                                                                       ; 43 (0)            ; 24 (0)       ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |test1|a2d_data_a:a2d_data_a_inst|altsource_probe:altsource_probe_component                                                                                                                                                                                                                                                                       ; work         ;
;          |altsource_probe_body:altsource_probe_body_inst|                                                                               ; 43 (3)            ; 24 (0)       ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |test1|a2d_data_a:a2d_data_a_inst|altsource_probe:altsource_probe_component|altsource_probe_body:altsource_probe_body_inst                                                                                                                                                                                                                        ; work         ;
;             |altsource_probe_impl:\wider_probe_gen:wider_probe_inst|                                                                    ; 40 (21)           ; 24 (16)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |test1|a2d_data_a:a2d_data_a_inst|altsource_probe:altsource_probe_component|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_probe_gen:wider_probe_inst                                                                                                                                                                 ; work         ;
;                |sld_rom_sr:\instance_id_gen:rom_info_inst|                                                                              ; 19 (19)           ; 8 (8)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |test1|a2d_data_a:a2d_data_a_inst|altsource_probe:altsource_probe_component|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_probe_gen:wider_probe_inst|sld_rom_sr:\instance_id_gen:rom_info_inst                                                                                                                       ; work         ;
;    |lfsr:u1|                                                                                                                            ; 10 (10)           ; 17 (17)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |test1|lfsr:u1                                                                                                                                                                                                                                                                                                                                    ; work         ;
;       |PLL2:PLL2_inst|                                                                                                                  ; 0 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |test1|lfsr:u1|PLL2:PLL2_inst                                                                                                                                                                                                                                                                                                                     ; work         ;
;          |altpll:altpll_component|                                                                                                      ; 0 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |test1|lfsr:u1|PLL2:PLL2_inst|altpll:altpll_component                                                                                                                                                                                                                                                                                             ; work         ;
;             |PLL2_altpll:auto_generated|                                                                                                ; 0 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |test1|lfsr:u1|PLL2:PLL2_inst|altpll:altpll_component|PLL2_altpll:auto_generated                                                                                                                                                                                                                                                                  ; work         ;
;    |sld_hub:auto_hub|                                                                                                                   ; 114 (1)           ; 78 (0)       ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |test1|sld_hub:auto_hub                                                                                                                                                                                                                                                                                                                           ; altera_sld   ;
;       |alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric| ; 113 (0)           ; 78 (0)       ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |test1|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric                                                                                                                                                                                           ; altera_sld   ;
;          |alt_sld_fab:instrumentation_fabric|                                                                                           ; 113 (0)           ; 78 (0)       ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |test1|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric                                                                                                                                                        ; alt_sld_fab  ;
;             |alt_sld_fab_alt_sld_fab:alt_sld_fab|                                                                                       ; 113 (1)           ; 78 (5)       ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |test1|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab                                                                                                                    ; alt_sld_fab  ;
;                |alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|                                                                            ; 112 (0)           ; 73 (0)       ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |test1|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric                                                                        ; alt_sld_fab  ;
;                   |sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|                                                                        ; 112 (75)          ; 73 (45)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |test1|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub                           ; work         ;
;                      |sld_rom_sr:hub_info_reg|                                                                                          ; 19 (19)           ; 9 (9)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |test1|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg   ; work         ;
;                      |sld_shadow_jsm:shadow_jsm|                                                                                        ; 18 (18)           ; 19 (19)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |test1|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm ; altera_sld   ;
+-----------------------------------------------------------------------------------------------------------------------------------------+-------------------+--------------+-------------+--------------+---------+-----------+------+--------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis IP Cores Summary                                                                                                                                                                                                                                                                                                                        ;
+--------+--------------+---------+--------------+--------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------+
; Vendor ; IP Core Name ; Version ; Release Date ; License Type ; Entity Instance                                                                                                                                                                                                                                                            ; IP Include File ;
+--------+--------------+---------+--------------+--------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------+
; Altera ; Signal Tap   ; N/A     ; N/A          ; Licensed     ; |test1|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric                                                                                 ;                 ;
; Altera ; Signal Tap   ; N/A     ; N/A          ; Licensed     ; |test1|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab                                             ;                 ;
; Altera ; Signal Tap   ; N/A     ; N/A          ; Licensed     ; |test1|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_presplit:presplit   ;                 ;
; Altera ; Signal Tap   ; N/A     ; N/A          ; Licensed     ; |test1|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric ;                 ;
; Altera ; Signal Tap   ; N/A     ; N/A          ; Licensed     ; |test1|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_splitter:splitter   ;                 ;
; Altera ; ALTPLL       ; 15.1    ; N/A          ; N/A          ; |test1|lfsr:u1|PLL2:PLL2_inst                                                                                                                                                                                                                                              ; PLL2.v          ;
+--------+--------------+---------+--------------+--------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------+


+-------------------------------------------------------------------------------+
; Registers Removed During Synthesis                                            ;
+----------------------------------------+--------------------------------------+
; Register name                          ; Reason for Removal                   ;
+----------------------------------------+--------------------------------------+
; a2da_data[0]                           ; Stuck at GND due to stuck port clock ;
; per_a2da_d[0]                          ; Lost fanout                          ;
; a2da_data[13]                          ; Stuck at GND due to stuck port clock ;
; per_a2da_d[13]                         ; Lost fanout                          ;
; a2da_data[12]                          ; Stuck at GND due to stuck port clock ;
; per_a2da_d[12]                         ; Lost fanout                          ;
; a2da_data[11]                          ; Stuck at GND due to stuck port clock ;
; per_a2da_d[11]                         ; Lost fanout                          ;
; a2da_data[10]                          ; Stuck at GND due to stuck port clock ;
; per_a2da_d[10]                         ; Lost fanout                          ;
; a2da_data[9]                           ; Stuck at GND due to stuck port clock ;
; per_a2da_d[9]                          ; Lost fanout                          ;
; a2da_data[8]                           ; Stuck at GND due to stuck port clock ;
; per_a2da_d[8]                          ; Lost fanout                          ;
; a2da_data[7]                           ; Stuck at GND due to stuck port clock ;
; per_a2da_d[7]                          ; Lost fanout                          ;
; a2da_data[6]                           ; Stuck at GND due to stuck port clock ;
; per_a2da_d[6]                          ; Lost fanout                          ;
; a2da_data[5]                           ; Stuck at GND due to stuck port clock ;
; per_a2da_d[5]                          ; Lost fanout                          ;
; a2da_data[4]                           ; Stuck at GND due to stuck port clock ;
; per_a2da_d[4]                          ; Lost fanout                          ;
; a2da_data[3]                           ; Stuck at GND due to stuck port clock ;
; per_a2da_d[3]                          ; Lost fanout                          ;
; a2da_data[2]                           ; Stuck at GND due to stuck port clock ;
; per_a2da_d[2]                          ; Lost fanout                          ;
; a2da_data[1]                           ; Stuck at GND due to stuck port clock ;
; per_a2da_d[1]                          ; Lost fanout                          ;
; Total Number of Removed Registers = 28 ;                                      ;
+----------------------------------------+--------------------------------------+


+----------------------------------------------------------------------------------+
; Removed Registers Triggering Further Register Optimizations                      ;
+---------------+-------------------------+----------------------------------------+
; Register name ; Reason for Removal      ; Registers Removed due to This Register ;
+---------------+-------------------------+----------------------------------------+
; a2da_data[0]  ; Stuck at GND            ; per_a2da_d[0]                          ;
;               ; due to stuck port clock ;                                        ;
; a2da_data[13] ; Stuck at GND            ; per_a2da_d[13]                         ;
;               ; due to stuck port clock ;                                        ;
; a2da_data[12] ; Stuck at GND            ; per_a2da_d[12]                         ;
;               ; due to stuck port clock ;                                        ;
; a2da_data[11] ; Stuck at GND            ; per_a2da_d[11]                         ;
;               ; due to stuck port clock ;                                        ;
; a2da_data[10] ; Stuck at GND            ; per_a2da_d[10]                         ;
;               ; due to stuck port clock ;                                        ;
; a2da_data[9]  ; Stuck at GND            ; per_a2da_d[9]                          ;
;               ; due to stuck port clock ;                                        ;
; a2da_data[8]  ; Stuck at GND            ; per_a2da_d[8]                          ;
;               ; due to stuck port clock ;                                        ;
; a2da_data[7]  ; Stuck at GND            ; per_a2da_d[7]                          ;
;               ; due to stuck port clock ;                                        ;
; a2da_data[6]  ; Stuck at GND            ; per_a2da_d[6]                          ;
;               ; due to stuck port clock ;                                        ;
; a2da_data[5]  ; Stuck at GND            ; per_a2da_d[5]                          ;
;               ; due to stuck port clock ;                                        ;
; a2da_data[4]  ; Stuck at GND            ; per_a2da_d[4]                          ;
;               ; due to stuck port clock ;                                        ;
; a2da_data[3]  ; Stuck at GND            ; per_a2da_d[3]                          ;
;               ; due to stuck port clock ;                                        ;
; a2da_data[2]  ; Stuck at GND            ; per_a2da_d[2]                          ;
;               ; due to stuck port clock ;                                        ;
; a2da_data[1]  ; Stuck at GND            ; per_a2da_d[1]                          ;
;               ; due to stuck port clock ;                                        ;
+---------------+-------------------------+----------------------------------------+


+------------------------------------------------------+
; General Register Statistics                          ;
+----------------------------------------------+-------+
; Statistic                                    ; Value ;
+----------------------------------------------+-------+
; Total registers                              ; 119   ;
; Number of registers using Synchronous Clear  ; 12    ;
; Number of registers using Synchronous Load   ; 11    ;
; Number of registers using Asynchronous Clear ; 41    ;
; Number of registers using Asynchronous Load  ; 0     ;
; Number of registers using Clock Enable       ; 73    ;
; Number of registers using Preset             ; 0     ;
+----------------------------------------------+-------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Inverted Register Statistics                                                                                                                                                                                                                                                                                                              ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+
; Inverted Register                                                                                                                                                                                                                                                                                                               ; Fan out ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+
; lfsr:u1|state[15]                                                                                                                                                                                                                                                                                                               ; 2       ;
; lfsr:u1|state[13]                                                                                                                                                                                                                                                                                                               ; 2       ;
; lfsr:u1|state[11]                                                                                                                                                                                                                                                                                                               ; 1       ;
; lfsr:u1|state[10]                                                                                                                                                                                                                                                                                                               ; 2       ;
; lfsr:u1|state[7]                                                                                                                                                                                                                                                                                                                ; 1       ;
; lfsr:u1|state[6]                                                                                                                                                                                                                                                                                                                ; 1       ;
; lfsr:u1|state[5]                                                                                                                                                                                                                                                                                                                ; 1       ;
; lfsr:u1|state[0]                                                                                                                                                                                                                                                                                                                ; 1       ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo            ; 1       ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[2] ; 2       ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[1] ; 3       ;
; Total number of inverted registers = 11                                                                                                                                                                                                                                                                                         ;         ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Restructuring Statistics (Restructuring Performed)                                                                                                                                                                                                                                                                                            ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Inputs ; Bus Width ; Baseline Area ; Area if Restructured ; Saving if Restructured ; Registered ; Example Multiplexer Output                                                                                                                                                                                                                  ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 4:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |test1|a2d_data_a:a2d_data_a_inst|altsource_probe:altsource_probe_component|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_probe_gen:wider_probe_inst|sld_rom_sr:\instance_id_gen:rom_info_inst|word_counter[0] ;
; 5:1                ; 13 bits   ; 39 LEs        ; 13 LEs               ; 26 LEs                 ; Yes        ; |test1|a2d_data_a:a2d_data_a_inst|altsource_probe:altsource_probe_component|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_probe_gen:wider_probe_inst|shift_reg[1]                                              ;
; 17:1               ; 4 bits    ; 44 LEs        ; 40 LEs               ; 4 LEs                  ; Yes        ; |test1|a2d_data_a:a2d_data_a_inst|altsource_probe:altsource_probe_component|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_probe_gen:wider_probe_inst|sld_rom_sr:\instance_id_gen:rom_info_inst|WORD_SR[0]      ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for a2d_data_a:a2d_data_a_inst|altsource_probe:altsource_probe_component|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_probe_gen:wider_probe_inst ;
+---------------------------------+-------+------+--------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                                                                               ;
+---------------------------------+-------+------+--------------------------------------------------------------------------------------------------------------------------------------------------+
; NOT_GATE_PUSH_BACK              ; OFF   ; -    ; -                                                                                                                                                ;
; POWER_UP_LEVEL                  ; LOW   ; -    ; -                                                                                                                                                ;
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                                                                                ;
; AUTO_CLOCK_ENABLE_RECOGNITION   ; OFF   ; -    ; hold_reg[0]                                                                                                                                      ;
+---------------------------------+-------+------+--------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: a2d_data_a:a2d_data_a_inst|altsource_probe:altsource_probe_component ;
+-------------------------+-----------------+-----------------------------------------------------------------------+
; Parameter Name          ; Value           ; Type                                                                  ;
+-------------------------+-----------------+-----------------------------------------------------------------------+
; lpm_type                ; altsource_probe ; String                                                                ;
; lpm_hint                ; UNUSED          ; String                                                                ;
; sld_auto_instance_index ; YES             ; String                                                                ;
; sld_instance_index      ; 0               ; Signed Integer                                                        ;
; SLD_NODE_INFO           ; 4746752         ; Signed Integer                                                        ;
; sld_ir_width            ; 4               ; Signed Integer                                                        ;
; instance_id             ; a2da            ; String                                                                ;
; probe_width             ; 14              ; Signed Integer                                                        ;
; source_width            ; 1               ; Signed Integer                                                        ;
; source_initial_value    ;  0              ; String                                                                ;
; enable_metastability    ; NO              ; String                                                                ;
+-------------------------+-----------------+-----------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: lfsr:u1|PLL2:PLL2_inst|altpll:altpll_component ;
+-------------------------------+------------------------+------------------------------------+
; Parameter Name                ; Value                  ; Type                               ;
+-------------------------------+------------------------+------------------------------------+
; OPERATION_MODE                ; NORMAL                 ; Untyped                            ;
; PLL_TYPE                      ; AUTO                   ; Untyped                            ;
; LPM_HINT                      ; CBX_MODULE_PREFIX=PLL2 ; Untyped                            ;
; QUALIFY_CONF_DONE             ; OFF                    ; Untyped                            ;
; COMPENSATE_CLOCK              ; CLK0                   ; Untyped                            ;
; SCAN_CHAIN                    ; LONG                   ; Untyped                            ;
; PRIMARY_CLOCK                 ; INCLK0                 ; Untyped                            ;
; INCLK0_INPUT_FREQUENCY        ; 20000                  ; Signed Integer                     ;
; INCLK1_INPUT_FREQUENCY        ; 0                      ; Untyped                            ;
; GATE_LOCK_SIGNAL              ; NO                     ; Untyped                            ;
; GATE_LOCK_COUNTER             ; 0                      ; Untyped                            ;
; LOCK_HIGH                     ; 1                      ; Untyped                            ;
; LOCK_LOW                      ; 1                      ; Untyped                            ;
; VALID_LOCK_MULTIPLIER         ; 1                      ; Untyped                            ;
; INVALID_LOCK_MULTIPLIER       ; 5                      ; Untyped                            ;
; SWITCH_OVER_ON_LOSSCLK        ; OFF                    ; Untyped                            ;
; SWITCH_OVER_ON_GATED_LOCK     ; OFF                    ; Untyped                            ;
; ENABLE_SWITCH_OVER_COUNTER    ; OFF                    ; Untyped                            ;
; SKIP_VCO                      ; OFF                    ; Untyped                            ;
; SWITCH_OVER_COUNTER           ; 0                      ; Untyped                            ;
; SWITCH_OVER_TYPE              ; AUTO                   ; Untyped                            ;
; FEEDBACK_SOURCE               ; EXTCLK0                ; Untyped                            ;
; BANDWIDTH                     ; 0                      ; Untyped                            ;
; BANDWIDTH_TYPE                ; AUTO                   ; Untyped                            ;
; SPREAD_FREQUENCY              ; 0                      ; Untyped                            ;
; DOWN_SPREAD                   ; 0                      ; Untyped                            ;
; SELF_RESET_ON_GATED_LOSS_LOCK ; OFF                    ; Untyped                            ;
; SELF_RESET_ON_LOSS_LOCK       ; OFF                    ; Untyped                            ;
; CLK9_MULTIPLY_BY              ; 0                      ; Untyped                            ;
; CLK8_MULTIPLY_BY              ; 0                      ; Untyped                            ;
; CLK7_MULTIPLY_BY              ; 0                      ; Untyped                            ;
; CLK6_MULTIPLY_BY              ; 0                      ; Untyped                            ;
; CLK5_MULTIPLY_BY              ; 1                      ; Untyped                            ;
; CLK4_MULTIPLY_BY              ; 1                      ; Untyped                            ;
; CLK3_MULTIPLY_BY              ; 1                      ; Untyped                            ;
; CLK2_MULTIPLY_BY              ; 1                      ; Untyped                            ;
; CLK1_MULTIPLY_BY              ; 1                      ; Untyped                            ;
; CLK0_MULTIPLY_BY              ; 1                      ; Signed Integer                     ;
; CLK9_DIVIDE_BY                ; 0                      ; Untyped                            ;
; CLK8_DIVIDE_BY                ; 0                      ; Untyped                            ;
; CLK7_DIVIDE_BY                ; 0                      ; Untyped                            ;
; CLK6_DIVIDE_BY                ; 0                      ; Untyped                            ;
; CLK5_DIVIDE_BY                ; 1                      ; Untyped                            ;
; CLK4_DIVIDE_BY                ; 1                      ; Untyped                            ;
; CLK3_DIVIDE_BY                ; 1                      ; Untyped                            ;
; CLK2_DIVIDE_BY                ; 1                      ; Untyped                            ;
; CLK1_DIVIDE_BY                ; 1                      ; Untyped                            ;
; CLK0_DIVIDE_BY                ; 25                     ; Signed Integer                     ;
; CLK9_PHASE_SHIFT              ; 0                      ; Untyped                            ;
; CLK8_PHASE_SHIFT              ; 0                      ; Untyped                            ;
; CLK7_PHASE_SHIFT              ; 0                      ; Untyped                            ;
; CLK6_PHASE_SHIFT              ; 0                      ; Untyped                            ;
; CLK5_PHASE_SHIFT              ; 0                      ; Untyped                            ;
; CLK4_PHASE_SHIFT              ; 0                      ; Untyped                            ;
; CLK3_PHASE_SHIFT              ; 0                      ; Untyped                            ;
; CLK2_PHASE_SHIFT              ; 0                      ; Untyped                            ;
; CLK1_PHASE_SHIFT              ; 0                      ; Untyped                            ;
; CLK0_PHASE_SHIFT              ; 0                      ; Untyped                            ;
; CLK5_TIME_DELAY               ; 0                      ; Untyped                            ;
; CLK4_TIME_DELAY               ; 0                      ; Untyped                            ;
; CLK3_TIME_DELAY               ; 0                      ; Untyped                            ;
; CLK2_TIME_DELAY               ; 0                      ; Untyped                            ;
; CLK1_TIME_DELAY               ; 0                      ; Untyped                            ;
; CLK0_TIME_DELAY               ; 0                      ; Untyped                            ;
; CLK9_DUTY_CYCLE               ; 50                     ; Untyped                            ;
; CLK8_DUTY_CYCLE               ; 50                     ; Untyped                            ;
; CLK7_DUTY_CYCLE               ; 50                     ; Untyped                            ;
; CLK6_DUTY_CYCLE               ; 50                     ; Untyped                            ;
; CLK5_DUTY_CYCLE               ; 50                     ; Untyped                            ;
; CLK4_DUTY_CYCLE               ; 50                     ; Untyped                            ;
; CLK3_DUTY_CYCLE               ; 50                     ; Untyped                            ;
; CLK2_DUTY_CYCLE               ; 50                     ; Untyped                            ;
; CLK1_DUTY_CYCLE               ; 50                     ; Untyped                            ;
; CLK0_DUTY_CYCLE               ; 50                     ; Signed Integer                     ;
; CLK9_USE_EVEN_COUNTER_MODE    ; OFF                    ; Untyped                            ;
; CLK8_USE_EVEN_COUNTER_MODE    ; OFF                    ; Untyped                            ;
; CLK7_USE_EVEN_COUNTER_MODE    ; OFF                    ; Untyped                            ;
; CLK6_USE_EVEN_COUNTER_MODE    ; OFF                    ; Untyped                            ;
; CLK5_USE_EVEN_COUNTER_MODE    ; OFF                    ; Untyped                            ;
; CLK4_USE_EVEN_COUNTER_MODE    ; OFF                    ; Untyped                            ;
; CLK3_USE_EVEN_COUNTER_MODE    ; OFF                    ; Untyped                            ;
; CLK2_USE_EVEN_COUNTER_MODE    ; OFF                    ; Untyped                            ;
; CLK1_USE_EVEN_COUNTER_MODE    ; OFF                    ; Untyped                            ;
; CLK0_USE_EVEN_COUNTER_MODE    ; OFF                    ; Untyped                            ;
; CLK9_USE_EVEN_COUNTER_VALUE   ; OFF                    ; Untyped                            ;
; CLK8_USE_EVEN_COUNTER_VALUE   ; OFF                    ; Untyped                            ;
; CLK7_USE_EVEN_COUNTER_VALUE   ; OFF                    ; Untyped                            ;
; CLK6_USE_EVEN_COUNTER_VALUE   ; OFF                    ; Untyped                            ;
; CLK5_USE_EVEN_COUNTER_VALUE   ; OFF                    ; Untyped                            ;
; CLK4_USE_EVEN_COUNTER_VALUE   ; OFF                    ; Untyped                            ;
; CLK3_USE_EVEN_COUNTER_VALUE   ; OFF                    ; Untyped                            ;
; CLK2_USE_EVEN_COUNTER_VALUE   ; OFF                    ; Untyped                            ;
; CLK1_USE_EVEN_COUNTER_VALUE   ; OFF                    ; Untyped                            ;
; CLK0_USE_EVEN_COUNTER_VALUE   ; OFF                    ; Untyped                            ;
; LOCK_WINDOW_UI                ;  0.05                  ; Untyped                            ;
; LOCK_WINDOW_UI_BITS           ; UNUSED                 ; Untyped                            ;
; VCO_RANGE_DETECTOR_LOW_BITS   ; UNUSED                 ; Untyped                            ;
; VCO_RANGE_DETECTOR_HIGH_BITS  ; UNUSED                 ; Untyped                            ;
; DPA_MULTIPLY_BY               ; 0                      ; Untyped                            ;
; DPA_DIVIDE_BY                 ; 1                      ; Untyped                            ;
; DPA_DIVIDER                   ; 0                      ; Untyped                            ;
; EXTCLK3_MULTIPLY_BY           ; 1                      ; Untyped                            ;
; EXTCLK2_MULTIPLY_BY           ; 1                      ; Untyped                            ;
; EXTCLK1_MULTIPLY_BY           ; 1                      ; Untyped                            ;
; EXTCLK0_MULTIPLY_BY           ; 1                      ; Untyped                            ;
; EXTCLK3_DIVIDE_BY             ; 1                      ; Untyped                            ;
; EXTCLK2_DIVIDE_BY             ; 1                      ; Untyped                            ;
; EXTCLK1_DIVIDE_BY             ; 1                      ; Untyped                            ;
; EXTCLK0_DIVIDE_BY             ; 1                      ; Untyped                            ;
; EXTCLK3_PHASE_SHIFT           ; 0                      ; Untyped                            ;
; EXTCLK2_PHASE_SHIFT           ; 0                      ; Untyped                            ;
; EXTCLK1_PHASE_SHIFT           ; 0                      ; Untyped                            ;
; EXTCLK0_PHASE_SHIFT           ; 0                      ; Untyped                            ;
; EXTCLK3_TIME_DELAY            ; 0                      ; Untyped                            ;
; EXTCLK2_TIME_DELAY            ; 0                      ; Untyped                            ;
; EXTCLK1_TIME_DELAY            ; 0                      ; Untyped                            ;
; EXTCLK0_TIME_DELAY            ; 0                      ; Untyped                            ;
; EXTCLK3_DUTY_CYCLE            ; 50                     ; Untyped                            ;
; EXTCLK2_DUTY_CYCLE            ; 50                     ; Untyped                            ;
; EXTCLK1_DUTY_CYCLE            ; 50                     ; Untyped                            ;
; EXTCLK0_DUTY_CYCLE            ; 50                     ; Untyped                            ;
; VCO_MULTIPLY_BY               ; 0                      ; Untyped                            ;
; VCO_DIVIDE_BY                 ; 0                      ; Untyped                            ;
; SCLKOUT0_PHASE_SHIFT          ; 0                      ; Untyped                            ;
; SCLKOUT1_PHASE_SHIFT          ; 0                      ; Untyped                            ;
; VCO_MIN                       ; 0                      ; Untyped                            ;
; VCO_MAX                       ; 0                      ; Untyped                            ;
; VCO_CENTER                    ; 0                      ; Untyped                            ;
; PFD_MIN                       ; 0                      ; Untyped                            ;
; PFD_MAX                       ; 0                      ; Untyped                            ;
; M_INITIAL                     ; 0                      ; Untyped                            ;
; M                             ; 0                      ; Untyped                            ;
; N                             ; 1                      ; Untyped                            ;
; M2                            ; 1                      ; Untyped                            ;
; N2                            ; 1                      ; Untyped                            ;
; SS                            ; 1                      ; Untyped                            ;
; C0_HIGH                       ; 0                      ; Untyped                            ;
; C1_HIGH                       ; 0                      ; Untyped                            ;
; C2_HIGH                       ; 0                      ; Untyped                            ;
; C3_HIGH                       ; 0                      ; Untyped                            ;
; C4_HIGH                       ; 0                      ; Untyped                            ;
; C5_HIGH                       ; 0                      ; Untyped                            ;
; C6_HIGH                       ; 0                      ; Untyped                            ;
; C7_HIGH                       ; 0                      ; Untyped                            ;
; C8_HIGH                       ; 0                      ; Untyped                            ;
; C9_HIGH                       ; 0                      ; Untyped                            ;
; C0_LOW                        ; 0                      ; Untyped                            ;
; C1_LOW                        ; 0                      ; Untyped                            ;
; C2_LOW                        ; 0                      ; Untyped                            ;
; C3_LOW                        ; 0                      ; Untyped                            ;
; C4_LOW                        ; 0                      ; Untyped                            ;
; C5_LOW                        ; 0                      ; Untyped                            ;
; C6_LOW                        ; 0                      ; Untyped                            ;
; C7_LOW                        ; 0                      ; Untyped                            ;
; C8_LOW                        ; 0                      ; Untyped                            ;
; C9_LOW                        ; 0                      ; Untyped                            ;
; C0_INITIAL                    ; 0                      ; Untyped                            ;
; C1_INITIAL                    ; 0                      ; Untyped                            ;
; C2_INITIAL                    ; 0                      ; Untyped                            ;
; C3_INITIAL                    ; 0                      ; Untyped                            ;
; C4_INITIAL                    ; 0                      ; Untyped                            ;
; C5_INITIAL                    ; 0                      ; Untyped                            ;
; C6_INITIAL                    ; 0                      ; Untyped                            ;
; C7_INITIAL                    ; 0                      ; Untyped                            ;
; C8_INITIAL                    ; 0                      ; Untyped                            ;
; C9_INITIAL                    ; 0                      ; Untyped                            ;
; C0_MODE                       ; BYPASS                 ; Untyped                            ;
; C1_MODE                       ; BYPASS                 ; Untyped                            ;
; C2_MODE                       ; BYPASS                 ; Untyped                            ;
; C3_MODE                       ; BYPASS                 ; Untyped                            ;
; C4_MODE                       ; BYPASS                 ; Untyped                            ;
; C5_MODE                       ; BYPASS                 ; Untyped                            ;
; C6_MODE                       ; BYPASS                 ; Untyped                            ;
; C7_MODE                       ; BYPASS                 ; Untyped                            ;
; C8_MODE                       ; BYPASS                 ; Untyped                            ;
; C9_MODE                       ; BYPASS                 ; Untyped                            ;
; C0_PH                         ; 0                      ; Untyped                            ;
; C1_PH                         ; 0                      ; Untyped                            ;
; C2_PH                         ; 0                      ; Untyped                            ;
; C3_PH                         ; 0                      ; Untyped                            ;
; C4_PH                         ; 0                      ; Untyped                            ;
; C5_PH                         ; 0                      ; Untyped                            ;
; C6_PH                         ; 0                      ; Untyped                            ;
; C7_PH                         ; 0                      ; Untyped                            ;
; C8_PH                         ; 0                      ; Untyped                            ;
; C9_PH                         ; 0                      ; Untyped                            ;
; L0_HIGH                       ; 1                      ; Untyped                            ;
; L1_HIGH                       ; 1                      ; Untyped                            ;
; G0_HIGH                       ; 1                      ; Untyped                            ;
; G1_HIGH                       ; 1                      ; Untyped                            ;
; G2_HIGH                       ; 1                      ; Untyped                            ;
; G3_HIGH                       ; 1                      ; Untyped                            ;
; E0_HIGH                       ; 1                      ; Untyped                            ;
; E1_HIGH                       ; 1                      ; Untyped                            ;
; E2_HIGH                       ; 1                      ; Untyped                            ;
; E3_HIGH                       ; 1                      ; Untyped                            ;
; L0_LOW                        ; 1                      ; Untyped                            ;
; L1_LOW                        ; 1                      ; Untyped                            ;
; G0_LOW                        ; 1                      ; Untyped                            ;
; G1_LOW                        ; 1                      ; Untyped                            ;
; G2_LOW                        ; 1                      ; Untyped                            ;
; G3_LOW                        ; 1                      ; Untyped                            ;
; E0_LOW                        ; 1                      ; Untyped                            ;
; E1_LOW                        ; 1                      ; Untyped                            ;
; E2_LOW                        ; 1                      ; Untyped                            ;
; E3_LOW                        ; 1                      ; Untyped                            ;
; L0_INITIAL                    ; 1                      ; Untyped                            ;
; L1_INITIAL                    ; 1                      ; Untyped                            ;
; G0_INITIAL                    ; 1                      ; Untyped                            ;
; G1_INITIAL                    ; 1                      ; Untyped                            ;
; G2_INITIAL                    ; 1                      ; Untyped                            ;
; G3_INITIAL                    ; 1                      ; Untyped                            ;
; E0_INITIAL                    ; 1                      ; Untyped                            ;
; E1_INITIAL                    ; 1                      ; Untyped                            ;
; E2_INITIAL                    ; 1                      ; Untyped                            ;
; E3_INITIAL                    ; 1                      ; Untyped                            ;
; L0_MODE                       ; BYPASS                 ; Untyped                            ;
; L1_MODE                       ; BYPASS                 ; Untyped                            ;
; G0_MODE                       ; BYPASS                 ; Untyped                            ;
; G1_MODE                       ; BYPASS                 ; Untyped                            ;
; G2_MODE                       ; BYPASS                 ; Untyped                            ;
; G3_MODE                       ; BYPASS                 ; Untyped                            ;
; E0_MODE                       ; BYPASS                 ; Untyped                            ;
; E1_MODE                       ; BYPASS                 ; Untyped                            ;
; E2_MODE                       ; BYPASS                 ; Untyped                            ;
; E3_MODE                       ; BYPASS                 ; Untyped                            ;
; L0_PH                         ; 0                      ; Untyped                            ;
; L1_PH                         ; 0                      ; Untyped                            ;
; G0_PH                         ; 0                      ; Untyped                            ;
; G1_PH                         ; 0                      ; Untyped                            ;
; G2_PH                         ; 0                      ; Untyped                            ;
; G3_PH                         ; 0                      ; Untyped                            ;
; E0_PH                         ; 0                      ; Untyped                            ;
; E1_PH                         ; 0                      ; Untyped                            ;
; E2_PH                         ; 0                      ; Untyped                            ;
; E3_PH                         ; 0                      ; Untyped                            ;
; M_PH                          ; 0                      ; Untyped                            ;
; C1_USE_CASC_IN                ; OFF                    ; Untyped                            ;
; C2_USE_CASC_IN                ; OFF                    ; Untyped                            ;
; C3_USE_CASC_IN                ; OFF                    ; Untyped                            ;
; C4_USE_CASC_IN                ; OFF                    ; Untyped                            ;
; C5_USE_CASC_IN                ; OFF                    ; Untyped                            ;
; C6_USE_CASC_IN                ; OFF                    ; Untyped                            ;
; C7_USE_CASC_IN                ; OFF                    ; Untyped                            ;
; C8_USE_CASC_IN                ; OFF                    ; Untyped                            ;
; C9_USE_CASC_IN                ; OFF                    ; Untyped                            ;
; CLK0_COUNTER                  ; G0                     ; Untyped                            ;
; CLK1_COUNTER                  ; G0                     ; Untyped                            ;
; CLK2_COUNTER                  ; G0                     ; Untyped                            ;
; CLK3_COUNTER                  ; G0                     ; Untyped                            ;
; CLK4_COUNTER                  ; G0                     ; Untyped                            ;
; CLK5_COUNTER                  ; G0                     ; Untyped                            ;
; CLK6_COUNTER                  ; E0                     ; Untyped                            ;
; CLK7_COUNTER                  ; E1                     ; Untyped                            ;
; CLK8_COUNTER                  ; E2                     ; Untyped                            ;
; CLK9_COUNTER                  ; E3                     ; Untyped                            ;
; L0_TIME_DELAY                 ; 0                      ; Untyped                            ;
; L1_TIME_DELAY                 ; 0                      ; Untyped                            ;
; G0_TIME_DELAY                 ; 0                      ; Untyped                            ;
; G1_TIME_DELAY                 ; 0                      ; Untyped                            ;
; G2_TIME_DELAY                 ; 0                      ; Untyped                            ;
; G3_TIME_DELAY                 ; 0                      ; Untyped                            ;
; E0_TIME_DELAY                 ; 0                      ; Untyped                            ;
; E1_TIME_DELAY                 ; 0                      ; Untyped                            ;
; E2_TIME_DELAY                 ; 0                      ; Untyped                            ;
; E3_TIME_DELAY                 ; 0                      ; Untyped                            ;
; M_TIME_DELAY                  ; 0                      ; Untyped                            ;
; N_TIME_DELAY                  ; 0                      ; Untyped                            ;
; EXTCLK3_COUNTER               ; E3                     ; Untyped                            ;
; EXTCLK2_COUNTER               ; E2                     ; Untyped                            ;
; EXTCLK1_COUNTER               ; E1                     ; Untyped                            ;
; EXTCLK0_COUNTER               ; E0                     ; Untyped                            ;
; ENABLE0_COUNTER               ; L0                     ; Untyped                            ;
; ENABLE1_COUNTER               ; L0                     ; Untyped                            ;
; CHARGE_PUMP_CURRENT           ; 2                      ; Untyped                            ;
; LOOP_FILTER_R                 ;  1.000000              ; Untyped                            ;
; LOOP_FILTER_C                 ; 5                      ; Untyped                            ;
; CHARGE_PUMP_CURRENT_BITS      ; 9999                   ; Untyped                            ;
; LOOP_FILTER_R_BITS            ; 9999                   ; Untyped                            ;
; LOOP_FILTER_C_BITS            ; 9999                   ; Untyped                            ;
; VCO_POST_SCALE                ; 0                      ; Untyped                            ;
; CLK2_OUTPUT_FREQUENCY         ; 0                      ; Untyped                            ;
; CLK1_OUTPUT_FREQUENCY         ; 0                      ; Untyped                            ;
; CLK0_OUTPUT_FREQUENCY         ; 0                      ; Untyped                            ;
; INTENDED_DEVICE_FAMILY        ; Cyclone IV E           ; Untyped                            ;
; PORT_CLKENA0                  ; PORT_UNUSED            ; Untyped                            ;
; PORT_CLKENA1                  ; PORT_UNUSED            ; Untyped                            ;
; PORT_CLKENA2                  ; PORT_UNUSED            ; Untyped                            ;
; PORT_CLKENA3                  ; PORT_UNUSED            ; Untyped                            ;
; PORT_CLKENA4                  ; PORT_UNUSED            ; Untyped                            ;
; PORT_CLKENA5                  ; PORT_UNUSED            ; Untyped                            ;
; PORT_EXTCLKENA0               ; PORT_CONNECTIVITY      ; Untyped                            ;
; PORT_EXTCLKENA1               ; PORT_CONNECTIVITY      ; Untyped                            ;
; PORT_EXTCLKENA2               ; PORT_CONNECTIVITY      ; Untyped                            ;
; PORT_EXTCLKENA3               ; PORT_CONNECTIVITY      ; Untyped                            ;
; PORT_EXTCLK0                  ; PORT_UNUSED            ; Untyped                            ;
; PORT_EXTCLK1                  ; PORT_UNUSED            ; Untyped                            ;
; PORT_EXTCLK2                  ; PORT_UNUSED            ; Untyped                            ;
; PORT_EXTCLK3                  ; PORT_UNUSED            ; Untyped                            ;
; PORT_CLKBAD0                  ; PORT_UNUSED            ; Untyped                            ;
; PORT_CLKBAD1                  ; PORT_UNUSED            ; Untyped                            ;
; PORT_CLK0                     ; PORT_USED              ; Untyped                            ;
; PORT_CLK1                     ; PORT_UNUSED            ; Untyped                            ;
; PORT_CLK2                     ; PORT_UNUSED            ; Untyped                            ;
; PORT_CLK3                     ; PORT_UNUSED            ; Untyped                            ;
; PORT_CLK4                     ; PORT_UNUSED            ; Untyped                            ;
; PORT_CLK5                     ; PORT_UNUSED            ; Untyped                            ;
; PORT_CLK6                     ; PORT_UNUSED            ; Untyped                            ;
; PORT_CLK7                     ; PORT_UNUSED            ; Untyped                            ;
; PORT_CLK8                     ; PORT_UNUSED            ; Untyped                            ;
; PORT_CLK9                     ; PORT_UNUSED            ; Untyped                            ;
; PORT_SCANDATA                 ; PORT_UNUSED            ; Untyped                            ;
; PORT_SCANDATAOUT              ; PORT_UNUSED            ; Untyped                            ;
; PORT_SCANDONE                 ; PORT_UNUSED            ; Untyped                            ;
; PORT_SCLKOUT1                 ; PORT_CONNECTIVITY      ; Untyped                            ;
; PORT_SCLKOUT0                 ; PORT_CONNECTIVITY      ; Untyped                            ;
; PORT_ACTIVECLOCK              ; PORT_UNUSED            ; Untyped                            ;
; PORT_CLKLOSS                  ; PORT_UNUSED            ; Untyped                            ;
; PORT_INCLK1                   ; PORT_UNUSED            ; Untyped                            ;
; PORT_INCLK0                   ; PORT_USED              ; Untyped                            ;
; PORT_FBIN                     ; PORT_UNUSED            ; Untyped                            ;
; PORT_PLLENA                   ; PORT_UNUSED            ; Untyped                            ;
; PORT_CLKSWITCH                ; PORT_UNUSED            ; Untyped                            ;
; PORT_ARESET                   ; PORT_UNUSED            ; Untyped                            ;
; PORT_PFDENA                   ; PORT_UNUSED            ; Untyped                            ;
; PORT_SCANCLK                  ; PORT_UNUSED            ; Untyped                            ;
; PORT_SCANACLR                 ; PORT_UNUSED            ; Untyped                            ;
; PORT_SCANREAD                 ; PORT_UNUSED            ; Untyped                            ;
; PORT_SCANWRITE                ; PORT_UNUSED            ; Untyped                            ;
; PORT_ENABLE0                  ; PORT_CONNECTIVITY      ; Untyped                            ;
; PORT_ENABLE1                  ; PORT_CONNECTIVITY      ; Untyped                            ;
; PORT_LOCKED                   ; PORT_UNUSED            ; Untyped                            ;
; PORT_CONFIGUPDATE             ; PORT_UNUSED            ; Untyped                            ;
; PORT_FBOUT                    ; PORT_CONNECTIVITY      ; Untyped                            ;
; PORT_PHASEDONE                ; PORT_UNUSED            ; Untyped                            ;
; PORT_PHASESTEP                ; PORT_UNUSED            ; Untyped                            ;
; PORT_PHASEUPDOWN              ; PORT_UNUSED            ; Untyped                            ;
; PORT_SCANCLKENA               ; PORT_UNUSED            ; Untyped                            ;
; PORT_PHASECOUNTERSELECT       ; PORT_UNUSED            ; Untyped                            ;
; PORT_VCOOVERRANGE             ; PORT_CONNECTIVITY      ; Untyped                            ;
; PORT_VCOUNDERRANGE            ; PORT_CONNECTIVITY      ; Untyped                            ;
; M_TEST_SOURCE                 ; 5                      ; Untyped                            ;
; C0_TEST_SOURCE                ; 5                      ; Untyped                            ;
; C1_TEST_SOURCE                ; 5                      ; Untyped                            ;
; C2_TEST_SOURCE                ; 5                      ; Untyped                            ;
; C3_TEST_SOURCE                ; 5                      ; Untyped                            ;
; C4_TEST_SOURCE                ; 5                      ; Untyped                            ;
; C5_TEST_SOURCE                ; 5                      ; Untyped                            ;
; C6_TEST_SOURCE                ; 5                      ; Untyped                            ;
; C7_TEST_SOURCE                ; 5                      ; Untyped                            ;
; C8_TEST_SOURCE                ; 5                      ; Untyped                            ;
; C9_TEST_SOURCE                ; 5                      ; Untyped                            ;
; CBXI_PARAMETER                ; PLL2_altpll            ; Untyped                            ;
; VCO_FREQUENCY_CONTROL         ; AUTO                   ; Untyped                            ;
; VCO_PHASE_SHIFT_STEP          ; 0                      ; Untyped                            ;
; WIDTH_CLOCK                   ; 5                      ; Signed Integer                     ;
; WIDTH_PHASECOUNTERSELECT      ; 4                      ; Untyped                            ;
; USING_FBMIMICBIDIR_PORT       ; OFF                    ; Untyped                            ;
; DEVICE_FAMILY                 ; Cyclone IV E           ; Untyped                            ;
; SCAN_CHAIN_MIF_FILE           ; UNUSED                 ; Untyped                            ;
; SIM_GATE_LOCK_DEVICE_BEHAVIOR ; OFF                    ; Untyped                            ;
; AUTO_CARRY_CHAINS             ; ON                     ; AUTO_CARRY                         ;
; IGNORE_CARRY_BUFFERS          ; OFF                    ; IGNORE_CARRY                       ;
; AUTO_CASCADE_CHAINS           ; ON                     ; AUTO_CASCADE                       ;
; IGNORE_CASCADE_BUFFERS        ; OFF                    ; IGNORE_CASCADE                     ;
+-------------------------------+------------------------+------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------+
; altpll Parameter Settings by Entity Instance                                   ;
+-------------------------------+------------------------------------------------+
; Name                          ; Value                                          ;
+-------------------------------+------------------------------------------------+
; Number of entity instances    ; 1                                              ;
; Entity Instance               ; lfsr:u1|PLL2:PLL2_inst|altpll:altpll_component ;
;     -- OPERATION_MODE         ; NORMAL                                         ;
;     -- PLL_TYPE               ; AUTO                                           ;
;     -- PRIMARY_CLOCK          ; INCLK0                                         ;
;     -- INCLK0_INPUT_FREQUENCY ; 20000                                          ;
;     -- INCLK1_INPUT_FREQUENCY ; 0                                              ;
;     -- VCO_MULTIPLY_BY        ; 0                                              ;
;     -- VCO_DIVIDE_BY          ; 0                                              ;
+-------------------------------+------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "lfsr:u1"                                                                                                                                                                        ;
+------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port ; Type  ; Severity ; Details                                                                                                                                                                          ;
+------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; clk  ; Input ; Warning  ; Input port expression (3 bits) is wider than the input port (1 bits) it drives.  The 2 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
+------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------+
; Port Connectivity Checks: "a2d_data_a:a2d_data_a_inst" ;
+--------+--------+----------+---------------------------+
; Port   ; Type   ; Severity ; Details                   ;
+--------+--------+----------+---------------------------+
; source ; Output ; Info     ; Explicitly unconnected    ;
+--------+--------+----------+---------------------------+


+-----------------------------------------------------+
; Post-Synthesis Netlist Statistics for Top Partition ;
+-----------------------+-----------------------------+
; Type                  ; Count                       ;
+-----------------------+-----------------------------+
; boundary_port         ; 164                         ;
; cycloneiii_ff         ; 41                          ;
;     CLR               ; 2                           ;
;     ENA               ; 8                           ;
;     ENA CLR           ; 13                          ;
;     plain             ; 18                          ;
; cycloneiii_io_obuf    ; 17                          ;
; cycloneiii_lcell_comb ; 58                          ;
;     normal            ; 58                          ;
;         0 data inputs ; 2                           ;
;         1 data inputs ; 11                          ;
;         2 data inputs ; 1                           ;
;         3 data inputs ; 10                          ;
;         4 data inputs ; 34                          ;
; cycloneiii_pll        ; 1                           ;
;                       ;                             ;
; Max LUT depth         ; 3.00                        ;
; Average LUT depth     ; 1.18                        ;
+-----------------------+-----------------------------+


+-------------------------------+
; Elapsed Time Per Partition    ;
+----------------+--------------+
; Partition Name ; Elapsed Time ;
+----------------+--------------+
; Top            ; 00:00:00     ;
+----------------+--------------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus Prime Analysis & Synthesis
    Info: Version 15.1.0 Build 185 10/21/2015 SJ Lite Edition
    Info: Processing started: Wed Mar 16 19:47:23 2016
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off test1 -c test1
Warning (125092): Tcl Script File nco_1MHz.qip not found
    Info (125063): set_global_assignment -name QIP_FILE nco_1MHz.qip
Warning (125092): Tcl Script File NCO_10MHz.qip not found
    Info (125063): set_global_assignment -name QIP_FILE NCO_10MHz.qip
Warning (125092): Tcl Script File pll.qip not found
    Info (125063): set_global_assignment -name QIP_FILE pll.qip
Warning (125092): Tcl Script File add.qip not found
    Info (125063): set_global_assignment -name QIP_FILE add.qip
Warning (125092): Tcl Script File FIR_3MHz_low.qip not found
    Info (125063): set_global_assignment -name QIP_FILE FIR_3MHz_low.qip
Warning (125092): Tcl Script File sine_1.qip not found
    Info (125063): set_global_assignment -name QIP_FILE sine_1.qip
Warning (125092): Tcl Script File sine_10.qip not found
    Info (125063): set_global_assignment -name QIP_FILE sine_10.qip
Warning (125092): Tcl Script File p_sine.qip not found
    Info (125063): set_global_assignment -name QIP_FILE p_sine.qip
Warning (125092): Tcl Script File a2d_data_b.qip not found
    Info (125063): set_global_assignment -name QIP_FILE a2d_data_b.qip
Warning (125092): Tcl Script File fir_out.qip not found
    Info (125063): set_global_assignment -name QIP_FILE fir_out.qip
Info (20030): Parallel compilation is enabled and will use 4 of the 4 processors detected
Info (12021): Found 1 design units, including 1 entities, in source file a2d_data_a.v
    Info (12023): Found entity 1: a2d_data_a File: C:/Users/Ayush/fpga-spreadspectrum-adaptivefilt/test1/a2d_data_a.v Line: 39
Info (12021): Found 2 design units, including 1 entities, in source file lfsr.vhd
    Info (12022): Found design unit 1: lfsr-behavior File: C:/Users/Ayush/fpga-spreadspectrum-adaptivefilt/test1/lfsr.vhd Line: 12
    Info (12023): Found entity 1: lfsr File: C:/Users/Ayush/fpga-spreadspectrum-adaptivefilt/test1/lfsr.vhd Line: 4
Info (12021): Found 1 design units, including 1 entities, in source file pll2.v
    Info (12023): Found entity 1: PLL2 File: C:/Users/Ayush/fpga-spreadspectrum-adaptivefilt/test1/PLL2.v Line: 40
Info (12021): Found 1 design units, including 1 entities, in source file test1.v
    Info (12023): Found entity 1: test1 File: C:/Users/Ayush/fpga-spreadspectrum-adaptivefilt/test1/test1.v Line: 1
Info (12127): Elaborating entity "test1" for the top level hierarchy
Warning (10858): Verilog HDL warning at test1.v(131): object sys_clk used but never assigned File: C:/Users/Ayush/fpga-spreadspectrum-adaptivefilt/test1/test1.v Line: 131
Warning (10858): Verilog HDL warning at test1.v(133): object sys_clk_180deg used but never assigned File: C:/Users/Ayush/fpga-spreadspectrum-adaptivefilt/test1/test1.v Line: 133
Warning (10030): Net "sys_clk" at test1.v(131) has no driver or initial value, using a default initial value '0' File: C:/Users/Ayush/fpga-spreadspectrum-adaptivefilt/test1/test1.v Line: 131
Warning (10030): Net "sys_clk_180deg" at test1.v(133) has no driver or initial value, using a default initial value '0' File: C:/Users/Ayush/fpga-spreadspectrum-adaptivefilt/test1/test1.v Line: 133
Warning (10034): Output port "LEDG[8..7]" at test1.v(76) has no driver File: C:/Users/Ayush/fpga-spreadspectrum-adaptivefilt/test1/test1.v Line: 76
Warning (10034): Output port "LEDG[0]" at test1.v(76) has no driver File: C:/Users/Ayush/fpga-spreadspectrum-adaptivefilt/test1/test1.v Line: 76
Warning (10034): Output port "LEDR" at test1.v(77) has no driver File: C:/Users/Ayush/fpga-spreadspectrum-adaptivefilt/test1/test1.v Line: 77
Warning (10034): Output port "DA" at test1.v(116) has no driver File: C:/Users/Ayush/fpga-spreadspectrum-adaptivefilt/test1/test1.v Line: 116
Warning (10034): Output port "DB" at test1.v(117) has no driver File: C:/Users/Ayush/fpga-spreadspectrum-adaptivefilt/test1/test1.v Line: 117
Warning (10034): Output port "AIC_DIN" at test1.v(108) has no driver File: C:/Users/Ayush/fpga-spreadspectrum-adaptivefilt/test1/test1.v Line: 108
Warning (10034): Output port "AIC_SPI_CS" at test1.v(112) has no driver File: C:/Users/Ayush/fpga-spreadspectrum-adaptivefilt/test1/test1.v Line: 112
Warning (10034): Output port "AIC_XCLK" at test1.v(113) has no driver File: C:/Users/Ayush/fpga-spreadspectrum-adaptivefilt/test1/test1.v Line: 113
Warning (10034): Output port "CLKOUT0" at test1.v(115) has no driver File: C:/Users/Ayush/fpga-spreadspectrum-adaptivefilt/test1/test1.v Line: 115
Info (12128): Elaborating entity "a2d_data_a" for hierarchy "a2d_data_a:a2d_data_a_inst" File: C:/Users/Ayush/fpga-spreadspectrum-adaptivefilt/test1/test1.v Line: 210
Info (12128): Elaborating entity "altsource_probe" for hierarchy "a2d_data_a:a2d_data_a_inst|altsource_probe:altsource_probe_component" File: C:/Users/Ayush/fpga-spreadspectrum-adaptivefilt/test1/a2d_data_a.v Line: 72
Info (12130): Elaborated megafunction instantiation "a2d_data_a:a2d_data_a_inst|altsource_probe:altsource_probe_component" File: C:/Users/Ayush/fpga-spreadspectrum-adaptivefilt/test1/a2d_data_a.v Line: 72
Info (12133): Instantiated megafunction "a2d_data_a:a2d_data_a_inst|altsource_probe:altsource_probe_component" with the following parameter: File: C:/Users/Ayush/fpga-spreadspectrum-adaptivefilt/test1/a2d_data_a.v Line: 72
    Info (12134): Parameter "enable_metastability" = "NO"
    Info (12134): Parameter "instance_id" = "a2da"
    Info (12134): Parameter "probe_width" = "14"
    Info (12134): Parameter "sld_auto_instance_index" = "YES"
    Info (12134): Parameter "sld_instance_index" = "0"
    Info (12134): Parameter "source_initial_value" = " 0"
    Info (12134): Parameter "source_width" = "1"
Info (12128): Elaborating entity "sld_jtag_endpoint_adapter" for hierarchy "a2d_data_a:a2d_data_a_inst|altsource_probe:altsource_probe_component|sld_jtag_endpoint_adapter:jtag_signal_adapter" File: c:/altera_lite/15.1/quartus/libraries/megafunctions/altsource_probe.v Line: 169
Info (12128): Elaborating entity "sld_jtag_endpoint_adapter_impl" for hierarchy "a2d_data_a:a2d_data_a_inst|altsource_probe:altsource_probe_component|sld_jtag_endpoint_adapter:jtag_signal_adapter|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst" File: c:/altera_lite/15.1/quartus/libraries/megafunctions/sld_jtag_endpoint_adapter.vhd Line: 228
Info (12128): Elaborating entity "altsource_probe_body" for hierarchy "a2d_data_a:a2d_data_a_inst|altsource_probe:altsource_probe_component|altsource_probe_body:altsource_probe_body_inst" File: c:/altera_lite/15.1/quartus/libraries/megafunctions/altsource_probe.v Line: 205
Info (12128): Elaborating entity "altsource_probe_impl" for hierarchy "a2d_data_a:a2d_data_a_inst|altsource_probe:altsource_probe_component|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_probe_gen:wider_probe_inst" File: c:/altera_lite/15.1/quartus/libraries/megafunctions/altsource_probe_body.vhd Line: 508
Info (12128): Elaborating entity "sld_rom_sr" for hierarchy "a2d_data_a:a2d_data_a_inst|altsource_probe:altsource_probe_component|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_probe_gen:wider_probe_inst|sld_rom_sr:\instance_id_gen:rom_info_inst" File: c:/altera_lite/15.1/quartus/libraries/megafunctions/altsource_probe_body.vhd Line: 756
Info (12128): Elaborating entity "lfsr" for hierarchy "lfsr:u1" File: C:/Users/Ayush/fpga-spreadspectrum-adaptivefilt/test1/test1.v Line: 216
Info (12128): Elaborating entity "PLL2" for hierarchy "lfsr:u1|PLL2:PLL2_inst" File: C:/Users/Ayush/fpga-spreadspectrum-adaptivefilt/test1/lfsr.vhd Line: 26
Info (12128): Elaborating entity "altpll" for hierarchy "lfsr:u1|PLL2:PLL2_inst|altpll:altpll_component" File: C:/Users/Ayush/fpga-spreadspectrum-adaptivefilt/test1/PLL2.v Line: 91
Info (12130): Elaborated megafunction instantiation "lfsr:u1|PLL2:PLL2_inst|altpll:altpll_component" File: C:/Users/Ayush/fpga-spreadspectrum-adaptivefilt/test1/PLL2.v Line: 91
Info (12133): Instantiated megafunction "lfsr:u1|PLL2:PLL2_inst|altpll:altpll_component" with the following parameter: File: C:/Users/Ayush/fpga-spreadspectrum-adaptivefilt/test1/PLL2.v Line: 91
    Info (12134): Parameter "bandwidth_type" = "AUTO"
    Info (12134): Parameter "clk0_divide_by" = "25"
    Info (12134): Parameter "clk0_duty_cycle" = "50"
    Info (12134): Parameter "clk0_multiply_by" = "1"
    Info (12134): Parameter "clk0_phase_shift" = "0"
    Info (12134): Parameter "compensate_clock" = "CLK0"
    Info (12134): Parameter "inclk0_input_frequency" = "20000"
    Info (12134): Parameter "intended_device_family" = "Cyclone IV E"
    Info (12134): Parameter "lpm_hint" = "CBX_MODULE_PREFIX=PLL2"
    Info (12134): Parameter "lpm_type" = "altpll"
    Info (12134): Parameter "operation_mode" = "NORMAL"
    Info (12134): Parameter "pll_type" = "AUTO"
    Info (12134): Parameter "port_activeclock" = "PORT_UNUSED"
    Info (12134): Parameter "port_areset" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkbad0" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkbad1" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkloss" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkswitch" = "PORT_UNUSED"
    Info (12134): Parameter "port_configupdate" = "PORT_UNUSED"
    Info (12134): Parameter "port_fbin" = "PORT_UNUSED"
    Info (12134): Parameter "port_inclk0" = "PORT_USED"
    Info (12134): Parameter "port_inclk1" = "PORT_UNUSED"
    Info (12134): Parameter "port_locked" = "PORT_UNUSED"
    Info (12134): Parameter "port_pfdena" = "PORT_UNUSED"
    Info (12134): Parameter "port_phasecounterselect" = "PORT_UNUSED"
    Info (12134): Parameter "port_phasedone" = "PORT_UNUSED"
    Info (12134): Parameter "port_phasestep" = "PORT_UNUSED"
    Info (12134): Parameter "port_phaseupdown" = "PORT_UNUSED"
    Info (12134): Parameter "port_pllena" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanaclr" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanclk" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanclkena" = "PORT_UNUSED"
    Info (12134): Parameter "port_scandata" = "PORT_UNUSED"
    Info (12134): Parameter "port_scandataout" = "PORT_UNUSED"
    Info (12134): Parameter "port_scandone" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanread" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanwrite" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk0" = "PORT_USED"
    Info (12134): Parameter "port_clk1" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk2" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk3" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk4" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk5" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena0" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena1" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena2" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena3" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena4" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena5" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk0" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk1" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk2" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk3" = "PORT_UNUSED"
    Info (12134): Parameter "width_clock" = "5"
Info (12021): Found 1 design units, including 1 entities, in source file db/pll2_altpll.v
    Info (12023): Found entity 1: PLL2_altpll File: C:/Users/Ayush/fpga-spreadspectrum-adaptivefilt/test1/db/pll2_altpll.v Line: 30
Info (12128): Elaborating entity "PLL2_altpll" for hierarchy "lfsr:u1|PLL2:PLL2_inst|altpll:altpll_component|PLL2_altpll:auto_generated" File: c:/altera_lite/15.1/quartus/libraries/megafunctions/altpll.tdf Line: 898
Info (11170): Start IP generation for the debug fabric within sld_hub.
Info (11172): 2016.03.16.19:47:36 Progress: Loading sld60bba180/alt_sld_fab_wrapper_hw.tcl
Info (11172): Alt_sld_fab.alt_sld_fab: SLD fabric agents which did not specify prefer_host were connected to JTAG
Info (11172): Alt_sld_fab: Generating alt_sld_fab "alt_sld_fab" for QUARTUS_SYNTH
Info (11172): Alt_sld_fab: "alt_sld_fab" instantiated alt_sld_fab "alt_sld_fab"
Info (11172): Presplit: "alt_sld_fab" instantiated altera_super_splitter "presplit"
Info (11172): Splitter: "alt_sld_fab" instantiated altera_sld_splitter "splitter"
Info (11172): Sldfabric: "alt_sld_fab" instantiated altera_sld_jtag_hub "sldfabric"
Info (11172): Ident: "alt_sld_fab" instantiated altera_connection_identification_hub "ident"
Info (11172): Alt_sld_fab: Done "alt_sld_fab" with 6 modules, 6 files
Info (11171): Finished IP generation for the debug fabric within sld_hub.
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/sld60bba180/alt_sld_fab.v
    Info (12023): Found entity 1: alt_sld_fab File: C:/Users/Ayush/fpga-spreadspectrum-adaptivefilt/test1/db/ip/sld60bba180/alt_sld_fab.v Line: 9
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/sld60bba180/submodules/alt_sld_fab_alt_sld_fab.v
    Info (12023): Found entity 1: alt_sld_fab_alt_sld_fab File: C:/Users/Ayush/fpga-spreadspectrum-adaptivefilt/test1/db/ip/sld60bba180/submodules/alt_sld_fab_alt_sld_fab.v Line: 9
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/sld60bba180/submodules/alt_sld_fab_alt_sld_fab_ident.sv
    Info (12023): Found entity 1: alt_sld_fab_alt_sld_fab_ident File: C:/Users/Ayush/fpga-spreadspectrum-adaptivefilt/test1/db/ip/sld60bba180/submodules/alt_sld_fab_alt_sld_fab_ident.sv Line: 33
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/sld60bba180/submodules/alt_sld_fab_alt_sld_fab_presplit.sv
    Info (12023): Found entity 1: alt_sld_fab_alt_sld_fab_presplit File: C:/Users/Ayush/fpga-spreadspectrum-adaptivefilt/test1/db/ip/sld60bba180/submodules/alt_sld_fab_alt_sld_fab_presplit.sv Line: 3
Info (12021): Found 2 design units, including 1 entities, in source file db/ip/sld60bba180/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd
    Info (12022): Found design unit 1: alt_sld_fab_alt_sld_fab_sldfabric-rtl File: C:/Users/Ayush/fpga-spreadspectrum-adaptivefilt/test1/db/ip/sld60bba180/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd Line: 92
    Info (12023): Found entity 1: alt_sld_fab_alt_sld_fab_sldfabric File: C:/Users/Ayush/fpga-spreadspectrum-adaptivefilt/test1/db/ip/sld60bba180/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd Line: 11
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/sld60bba180/submodules/alt_sld_fab_alt_sld_fab_splitter.sv
    Info (12023): Found entity 1: alt_sld_fab_alt_sld_fab_splitter File: C:/Users/Ayush/fpga-spreadspectrum-adaptivefilt/test1/db/ip/sld60bba180/submodules/alt_sld_fab_alt_sld_fab_splitter.sv Line: 3
Warning (12241): 1 hierarchies have connectivity warnings - see the Connectivity Checks report folder
Warning (13034): The following nodes have both tri-state and non-tri-state drivers
    Warning (13035): Inserted always-enabled tri-state buffer between "AD_SCLK" and its non-tri-state driver. File: C:/Users/Ayush/fpga-spreadspectrum-adaptivefilt/test1/test1.v Line: 95
    Warning (13035): Inserted always-enabled tri-state buffer between "AD_SDIO" and its non-tri-state driver. File: C:/Users/Ayush/fpga-spreadspectrum-adaptivefilt/test1/test1.v Line: 96
Warning (13039): The following bidirectional pins have no drivers
    Warning (13040): bidirectional pin "EX_IO[0]" has no driver File: C:/Users/Ayush/fpga-spreadspectrum-adaptivefilt/test1/test1.v Line: 83
    Warning (13040): bidirectional pin "EX_IO[1]" has no driver File: C:/Users/Ayush/fpga-spreadspectrum-adaptivefilt/test1/test1.v Line: 83
    Warning (13040): bidirectional pin "EX_IO[2]" has no driver File: C:/Users/Ayush/fpga-spreadspectrum-adaptivefilt/test1/test1.v Line: 83
    Warning (13040): bidirectional pin "EX_IO[3]" has no driver File: C:/Users/Ayush/fpga-spreadspectrum-adaptivefilt/test1/test1.v Line: 83
    Warning (13040): bidirectional pin "EX_IO[4]" has no driver File: C:/Users/Ayush/fpga-spreadspectrum-adaptivefilt/test1/test1.v Line: 83
    Warning (13040): bidirectional pin "EX_IO[5]" has no driver File: C:/Users/Ayush/fpga-spreadspectrum-adaptivefilt/test1/test1.v Line: 83
    Warning (13040): bidirectional pin "EX_IO[6]" has no driver File: C:/Users/Ayush/fpga-spreadspectrum-adaptivefilt/test1/test1.v Line: 83
    Warning (13040): bidirectional pin "AIC_BCLK" has no driver File: C:/Users/Ayush/fpga-spreadspectrum-adaptivefilt/test1/test1.v Line: 107
    Warning (13040): bidirectional pin "AIC_LRCIN" has no driver File: C:/Users/Ayush/fpga-spreadspectrum-adaptivefilt/test1/test1.v Line: 110
    Warning (13040): bidirectional pin "AIC_LRCOUT" has no driver File: C:/Users/Ayush/fpga-spreadspectrum-adaptivefilt/test1/test1.v Line: 111
    Warning (13040): bidirectional pin "FPGA_CLK_B_N" has no driver File: C:/Users/Ayush/fpga-spreadspectrum-adaptivefilt/test1/test1.v Line: 120
    Warning (13040): bidirectional pin "FPGA_CLK_B_P" has no driver File: C:/Users/Ayush/fpga-spreadspectrum-adaptivefilt/test1/test1.v Line: 121
    Warning (13040): bidirectional pin "J1_152" has no driver File: C:/Users/Ayush/fpga-spreadspectrum-adaptivefilt/test1/test1.v Line: 122
Warning (13032): The following tri-state nodes are fed by constants
    Warning (13033): The pin "FPGA_CLK_A_N" is fed by VCC File: C:/Users/Ayush/fpga-spreadspectrum-adaptivefilt/test1/test1.v Line: 118
    Warning (13033): The pin "FPGA_CLK_A_P" is fed by GND File: C:/Users/Ayush/fpga-spreadspectrum-adaptivefilt/test1/test1.v Line: 119
Warning (13009): TRI or OPNDRN buffers permanently enabled
    Warning (13010): Node "AD_SCLK~synth" File: C:/Users/Ayush/fpga-spreadspectrum-adaptivefilt/test1/test1.v Line: 95
    Warning (13010): Node "AD_SDIO~synth" File: C:/Users/Ayush/fpga-spreadspectrum-adaptivefilt/test1/test1.v Line: 96
    Warning (13010): Node "FPGA_CLK_A_N~synth" File: C:/Users/Ayush/fpga-spreadspectrum-adaptivefilt/test1/test1.v Line: 118
Warning (13024): Output pins are stuck at VCC or GND
    Warning (13410): Pin "LEDG[0]" is stuck at GND File: C:/Users/Ayush/fpga-spreadspectrum-adaptivefilt/test1/test1.v Line: 76
    Warning (13410): Pin "LEDG[7]" is stuck at GND File: C:/Users/Ayush/fpga-spreadspectrum-adaptivefilt/test1/test1.v Line: 76
    Warning (13410): Pin "LEDG[8]" is stuck at GND File: C:/Users/Ayush/fpga-spreadspectrum-adaptivefilt/test1/test1.v Line: 76
    Warning (13410): Pin "LEDR[0]" is stuck at GND File: C:/Users/Ayush/fpga-spreadspectrum-adaptivefilt/test1/test1.v Line: 77
    Warning (13410): Pin "LEDR[1]" is stuck at GND File: C:/Users/Ayush/fpga-spreadspectrum-adaptivefilt/test1/test1.v Line: 77
    Warning (13410): Pin "LEDR[2]" is stuck at GND File: C:/Users/Ayush/fpga-spreadspectrum-adaptivefilt/test1/test1.v Line: 77
    Warning (13410): Pin "LEDR[3]" is stuck at GND File: C:/Users/Ayush/fpga-spreadspectrum-adaptivefilt/test1/test1.v Line: 77
    Warning (13410): Pin "LEDR[4]" is stuck at GND File: C:/Users/Ayush/fpga-spreadspectrum-adaptivefilt/test1/test1.v Line: 77
    Warning (13410): Pin "LEDR[5]" is stuck at GND File: C:/Users/Ayush/fpga-spreadspectrum-adaptivefilt/test1/test1.v Line: 77
    Warning (13410): Pin "LEDR[6]" is stuck at GND File: C:/Users/Ayush/fpga-spreadspectrum-adaptivefilt/test1/test1.v Line: 77
    Warning (13410): Pin "LEDR[7]" is stuck at GND File: C:/Users/Ayush/fpga-spreadspectrum-adaptivefilt/test1/test1.v Line: 77
    Warning (13410): Pin "LEDR[8]" is stuck at GND File: C:/Users/Ayush/fpga-spreadspectrum-adaptivefilt/test1/test1.v Line: 77
    Warning (13410): Pin "LEDR[9]" is stuck at GND File: C:/Users/Ayush/fpga-spreadspectrum-adaptivefilt/test1/test1.v Line: 77
    Warning (13410): Pin "LEDR[10]" is stuck at GND File: C:/Users/Ayush/fpga-spreadspectrum-adaptivefilt/test1/test1.v Line: 77
    Warning (13410): Pin "LEDR[11]" is stuck at GND File: C:/Users/Ayush/fpga-spreadspectrum-adaptivefilt/test1/test1.v Line: 77
    Warning (13410): Pin "LEDR[12]" is stuck at GND File: C:/Users/Ayush/fpga-spreadspectrum-adaptivefilt/test1/test1.v Line: 77
    Warning (13410): Pin "LEDR[13]" is stuck at GND File: C:/Users/Ayush/fpga-spreadspectrum-adaptivefilt/test1/test1.v Line: 77
    Warning (13410): Pin "LEDR[14]" is stuck at GND File: C:/Users/Ayush/fpga-spreadspectrum-adaptivefilt/test1/test1.v Line: 77
    Warning (13410): Pin "LEDR[15]" is stuck at GND File: C:/Users/Ayush/fpga-spreadspectrum-adaptivefilt/test1/test1.v Line: 77
    Warning (13410): Pin "LEDR[16]" is stuck at GND File: C:/Users/Ayush/fpga-spreadspectrum-adaptivefilt/test1/test1.v Line: 77
    Warning (13410): Pin "LEDR[17]" is stuck at GND File: C:/Users/Ayush/fpga-spreadspectrum-adaptivefilt/test1/test1.v Line: 77
    Warning (13410): Pin "ADA_OE" is stuck at GND File: C:/Users/Ayush/fpga-spreadspectrum-adaptivefilt/test1/test1.v Line: 99
    Warning (13410): Pin "ADA_SPI_CS" is stuck at VCC File: C:/Users/Ayush/fpga-spreadspectrum-adaptivefilt/test1/test1.v Line: 101
    Warning (13410): Pin "ADB_OE" is stuck at GND File: C:/Users/Ayush/fpga-spreadspectrum-adaptivefilt/test1/test1.v Line: 104
    Warning (13410): Pin "ADB_SPI_CS" is stuck at VCC File: C:/Users/Ayush/fpga-spreadspectrum-adaptivefilt/test1/test1.v Line: 106
    Warning (13410): Pin "AIC_DIN" is stuck at GND File: C:/Users/Ayush/fpga-spreadspectrum-adaptivefilt/test1/test1.v Line: 108
    Warning (13410): Pin "AIC_SPI_CS" is stuck at GND File: C:/Users/Ayush/fpga-spreadspectrum-adaptivefilt/test1/test1.v Line: 112
    Warning (13410): Pin "AIC_XCLK" is stuck at GND File: C:/Users/Ayush/fpga-spreadspectrum-adaptivefilt/test1/test1.v Line: 113
    Warning (13410): Pin "CLKOUT0" is stuck at GND File: C:/Users/Ayush/fpga-spreadspectrum-adaptivefilt/test1/test1.v Line: 115
    Warning (13410): Pin "DA[0]" is stuck at GND File: C:/Users/Ayush/fpga-spreadspectrum-adaptivefilt/test1/test1.v Line: 116
    Warning (13410): Pin "DA[1]" is stuck at GND File: C:/Users/Ayush/fpga-spreadspectrum-adaptivefilt/test1/test1.v Line: 116
    Warning (13410): Pin "DA[2]" is stuck at GND File: C:/Users/Ayush/fpga-spreadspectrum-adaptivefilt/test1/test1.v Line: 116
    Warning (13410): Pin "DA[3]" is stuck at GND File: C:/Users/Ayush/fpga-spreadspectrum-adaptivefilt/test1/test1.v Line: 116
    Warning (13410): Pin "DA[4]" is stuck at GND File: C:/Users/Ayush/fpga-spreadspectrum-adaptivefilt/test1/test1.v Line: 116
    Warning (13410): Pin "DA[5]" is stuck at GND File: C:/Users/Ayush/fpga-spreadspectrum-adaptivefilt/test1/test1.v Line: 116
    Warning (13410): Pin "DA[6]" is stuck at GND File: C:/Users/Ayush/fpga-spreadspectrum-adaptivefilt/test1/test1.v Line: 116
    Warning (13410): Pin "DA[7]" is stuck at GND File: C:/Users/Ayush/fpga-spreadspectrum-adaptivefilt/test1/test1.v Line: 116
    Warning (13410): Pin "DA[8]" is stuck at GND File: C:/Users/Ayush/fpga-spreadspectrum-adaptivefilt/test1/test1.v Line: 116
    Warning (13410): Pin "DA[9]" is stuck at GND File: C:/Users/Ayush/fpga-spreadspectrum-adaptivefilt/test1/test1.v Line: 116
    Warning (13410): Pin "DA[10]" is stuck at GND File: C:/Users/Ayush/fpga-spreadspectrum-adaptivefilt/test1/test1.v Line: 116
    Warning (13410): Pin "DA[11]" is stuck at GND File: C:/Users/Ayush/fpga-spreadspectrum-adaptivefilt/test1/test1.v Line: 116
    Warning (13410): Pin "DA[12]" is stuck at GND File: C:/Users/Ayush/fpga-spreadspectrum-adaptivefilt/test1/test1.v Line: 116
    Warning (13410): Pin "DA[13]" is stuck at GND File: C:/Users/Ayush/fpga-spreadspectrum-adaptivefilt/test1/test1.v Line: 116
    Warning (13410): Pin "DB[0]" is stuck at GND File: C:/Users/Ayush/fpga-spreadspectrum-adaptivefilt/test1/test1.v Line: 117
    Warning (13410): Pin "DB[1]" is stuck at GND File: C:/Users/Ayush/fpga-spreadspectrum-adaptivefilt/test1/test1.v Line: 117
    Warning (13410): Pin "DB[2]" is stuck at GND File: C:/Users/Ayush/fpga-spreadspectrum-adaptivefilt/test1/test1.v Line: 117
    Warning (13410): Pin "DB[3]" is stuck at GND File: C:/Users/Ayush/fpga-spreadspectrum-adaptivefilt/test1/test1.v Line: 117
    Warning (13410): Pin "DB[4]" is stuck at GND File: C:/Users/Ayush/fpga-spreadspectrum-adaptivefilt/test1/test1.v Line: 117
    Warning (13410): Pin "DB[5]" is stuck at GND File: C:/Users/Ayush/fpga-spreadspectrum-adaptivefilt/test1/test1.v Line: 117
    Warning (13410): Pin "DB[6]" is stuck at GND File: C:/Users/Ayush/fpga-spreadspectrum-adaptivefilt/test1/test1.v Line: 117
    Warning (13410): Pin "DB[7]" is stuck at GND File: C:/Users/Ayush/fpga-spreadspectrum-adaptivefilt/test1/test1.v Line: 117
    Warning (13410): Pin "DB[8]" is stuck at GND File: C:/Users/Ayush/fpga-spreadspectrum-adaptivefilt/test1/test1.v Line: 117
    Warning (13410): Pin "DB[9]" is stuck at GND File: C:/Users/Ayush/fpga-spreadspectrum-adaptivefilt/test1/test1.v Line: 117
    Warning (13410): Pin "DB[10]" is stuck at GND File: C:/Users/Ayush/fpga-spreadspectrum-adaptivefilt/test1/test1.v Line: 117
    Warning (13410): Pin "DB[11]" is stuck at GND File: C:/Users/Ayush/fpga-spreadspectrum-adaptivefilt/test1/test1.v Line: 117
    Warning (13410): Pin "DB[12]" is stuck at GND File: C:/Users/Ayush/fpga-spreadspectrum-adaptivefilt/test1/test1.v Line: 117
    Warning (13410): Pin "DB[13]" is stuck at GND File: C:/Users/Ayush/fpga-spreadspectrum-adaptivefilt/test1/test1.v Line: 117
Info (286031): Timing-Driven Synthesis is running on partition "Top"
Info (17049): 14 registers lost all their fanouts during netlist optimizations.
Info (16010): Generating hard_block partition "hard_block:auto_generated_inst"
    Info (16011): Adding 1 node(s), including 0 DDIO, 1 PLL, 0 transceiver and 0 LCELL
Warning (21074): Design contains 54 input pin(s) that do not drive logic
    Warning (15610): No output dependent on input pin "OSC_50[1]" File: C:/Users/Ayush/fpga-spreadspectrum-adaptivefilt/test1/test1.v Line: 69
    Warning (15610): No output dependent on input pin "OSC_50[2]" File: C:/Users/Ayush/fpga-spreadspectrum-adaptivefilt/test1/test1.v Line: 69
    Warning (15610): No output dependent on input pin "SMA_CLKIN" File: C:/Users/Ayush/fpga-spreadspectrum-adaptivefilt/test1/test1.v Line: 72
    Warning (15610): No output dependent on input pin "KEY[2]" File: C:/Users/Ayush/fpga-spreadspectrum-adaptivefilt/test1/test1.v Line: 80
    Warning (15610): No output dependent on input pin "KEY[3]" File: C:/Users/Ayush/fpga-spreadspectrum-adaptivefilt/test1/test1.v Line: 80
    Warning (15610): No output dependent on input pin "SW[3]" File: C:/Users/Ayush/fpga-spreadspectrum-adaptivefilt/test1/test1.v Line: 86
    Warning (15610): No output dependent on input pin "SW[4]" File: C:/Users/Ayush/fpga-spreadspectrum-adaptivefilt/test1/test1.v Line: 86
    Warning (15610): No output dependent on input pin "SW[5]" File: C:/Users/Ayush/fpga-spreadspectrum-adaptivefilt/test1/test1.v Line: 86
    Warning (15610): No output dependent on input pin "SW[6]" File: C:/Users/Ayush/fpga-spreadspectrum-adaptivefilt/test1/test1.v Line: 86
    Warning (15610): No output dependent on input pin "SW[7]" File: C:/Users/Ayush/fpga-spreadspectrum-adaptivefilt/test1/test1.v Line: 86
    Warning (15610): No output dependent on input pin "SW[8]" File: C:/Users/Ayush/fpga-spreadspectrum-adaptivefilt/test1/test1.v Line: 86
    Warning (15610): No output dependent on input pin "SW[9]" File: C:/Users/Ayush/fpga-spreadspectrum-adaptivefilt/test1/test1.v Line: 86
    Warning (15610): No output dependent on input pin "SW[10]" File: C:/Users/Ayush/fpga-spreadspectrum-adaptivefilt/test1/test1.v Line: 86
    Warning (15610): No output dependent on input pin "SW[11]" File: C:/Users/Ayush/fpga-spreadspectrum-adaptivefilt/test1/test1.v Line: 86
    Warning (15610): No output dependent on input pin "SW[12]" File: C:/Users/Ayush/fpga-spreadspectrum-adaptivefilt/test1/test1.v Line: 86
    Warning (15610): No output dependent on input pin "SW[13]" File: C:/Users/Ayush/fpga-spreadspectrum-adaptivefilt/test1/test1.v Line: 86
    Warning (15610): No output dependent on input pin "SW[14]" File: C:/Users/Ayush/fpga-spreadspectrum-adaptivefilt/test1/test1.v Line: 86
    Warning (15610): No output dependent on input pin "SW[15]" File: C:/Users/Ayush/fpga-spreadspectrum-adaptivefilt/test1/test1.v Line: 86
    Warning (15610): No output dependent on input pin "SW[16]" File: C:/Users/Ayush/fpga-spreadspectrum-adaptivefilt/test1/test1.v Line: 86
    Warning (15610): No output dependent on input pin "SW[17]" File: C:/Users/Ayush/fpga-spreadspectrum-adaptivefilt/test1/test1.v Line: 86
    Warning (15610): No output dependent on input pin "ADA_D[0]" File: C:/Users/Ayush/fpga-spreadspectrum-adaptivefilt/test1/test1.v Line: 97
    Warning (15610): No output dependent on input pin "ADA_D[1]" File: C:/Users/Ayush/fpga-spreadspectrum-adaptivefilt/test1/test1.v Line: 97
    Warning (15610): No output dependent on input pin "ADA_D[2]" File: C:/Users/Ayush/fpga-spreadspectrum-adaptivefilt/test1/test1.v Line: 97
    Warning (15610): No output dependent on input pin "ADA_D[3]" File: C:/Users/Ayush/fpga-spreadspectrum-adaptivefilt/test1/test1.v Line: 97
    Warning (15610): No output dependent on input pin "ADA_D[4]" File: C:/Users/Ayush/fpga-spreadspectrum-adaptivefilt/test1/test1.v Line: 97
    Warning (15610): No output dependent on input pin "ADA_D[5]" File: C:/Users/Ayush/fpga-spreadspectrum-adaptivefilt/test1/test1.v Line: 97
    Warning (15610): No output dependent on input pin "ADA_D[6]" File: C:/Users/Ayush/fpga-spreadspectrum-adaptivefilt/test1/test1.v Line: 97
    Warning (15610): No output dependent on input pin "ADA_D[7]" File: C:/Users/Ayush/fpga-spreadspectrum-adaptivefilt/test1/test1.v Line: 97
    Warning (15610): No output dependent on input pin "ADA_D[8]" File: C:/Users/Ayush/fpga-spreadspectrum-adaptivefilt/test1/test1.v Line: 97
    Warning (15610): No output dependent on input pin "ADA_D[9]" File: C:/Users/Ayush/fpga-spreadspectrum-adaptivefilt/test1/test1.v Line: 97
    Warning (15610): No output dependent on input pin "ADA_D[10]" File: C:/Users/Ayush/fpga-spreadspectrum-adaptivefilt/test1/test1.v Line: 97
    Warning (15610): No output dependent on input pin "ADA_D[11]" File: C:/Users/Ayush/fpga-spreadspectrum-adaptivefilt/test1/test1.v Line: 97
    Warning (15610): No output dependent on input pin "ADA_D[12]" File: C:/Users/Ayush/fpga-spreadspectrum-adaptivefilt/test1/test1.v Line: 97
    Warning (15610): No output dependent on input pin "ADA_D[13]" File: C:/Users/Ayush/fpga-spreadspectrum-adaptivefilt/test1/test1.v Line: 97
    Warning (15610): No output dependent on input pin "ADA_DCO" File: C:/Users/Ayush/fpga-spreadspectrum-adaptivefilt/test1/test1.v Line: 98
    Warning (15610): No output dependent on input pin "ADB_D[0]" File: C:/Users/Ayush/fpga-spreadspectrum-adaptivefilt/test1/test1.v Line: 102
    Warning (15610): No output dependent on input pin "ADB_D[1]" File: C:/Users/Ayush/fpga-spreadspectrum-adaptivefilt/test1/test1.v Line: 102
    Warning (15610): No output dependent on input pin "ADB_D[2]" File: C:/Users/Ayush/fpga-spreadspectrum-adaptivefilt/test1/test1.v Line: 102
    Warning (15610): No output dependent on input pin "ADB_D[3]" File: C:/Users/Ayush/fpga-spreadspectrum-adaptivefilt/test1/test1.v Line: 102
    Warning (15610): No output dependent on input pin "ADB_D[4]" File: C:/Users/Ayush/fpga-spreadspectrum-adaptivefilt/test1/test1.v Line: 102
    Warning (15610): No output dependent on input pin "ADB_D[5]" File: C:/Users/Ayush/fpga-spreadspectrum-adaptivefilt/test1/test1.v Line: 102
    Warning (15610): No output dependent on input pin "ADB_D[6]" File: C:/Users/Ayush/fpga-spreadspectrum-adaptivefilt/test1/test1.v Line: 102
    Warning (15610): No output dependent on input pin "ADB_D[7]" File: C:/Users/Ayush/fpga-spreadspectrum-adaptivefilt/test1/test1.v Line: 102
    Warning (15610): No output dependent on input pin "ADB_D[8]" File: C:/Users/Ayush/fpga-spreadspectrum-adaptivefilt/test1/test1.v Line: 102
    Warning (15610): No output dependent on input pin "ADB_D[9]" File: C:/Users/Ayush/fpga-spreadspectrum-adaptivefilt/test1/test1.v Line: 102
    Warning (15610): No output dependent on input pin "ADB_D[10]" File: C:/Users/Ayush/fpga-spreadspectrum-adaptivefilt/test1/test1.v Line: 102
    Warning (15610): No output dependent on input pin "ADB_D[11]" File: C:/Users/Ayush/fpga-spreadspectrum-adaptivefilt/test1/test1.v Line: 102
    Warning (15610): No output dependent on input pin "ADB_D[12]" File: C:/Users/Ayush/fpga-spreadspectrum-adaptivefilt/test1/test1.v Line: 102
    Warning (15610): No output dependent on input pin "ADB_D[13]" File: C:/Users/Ayush/fpga-spreadspectrum-adaptivefilt/test1/test1.v Line: 102
    Warning (15610): No output dependent on input pin "ADB_DCO" File: C:/Users/Ayush/fpga-spreadspectrum-adaptivefilt/test1/test1.v Line: 103
    Warning (15610): No output dependent on input pin "AIC_DOUT" File: C:/Users/Ayush/fpga-spreadspectrum-adaptivefilt/test1/test1.v Line: 109
    Warning (15610): No output dependent on input pin "CLKIN1" File: C:/Users/Ayush/fpga-spreadspectrum-adaptivefilt/test1/test1.v Line: 114
    Warning (15610): No output dependent on input pin "XT_IN_N" File: C:/Users/Ayush/fpga-spreadspectrum-adaptivefilt/test1/test1.v Line: 123
    Warning (15610): No output dependent on input pin "XT_IN_P" File: C:/Users/Ayush/fpga-spreadspectrum-adaptivefilt/test1/test1.v Line: 124
Info (21057): Implemented 350 device resources after synthesis - the final resource count might be different
    Info (21058): Implemented 65 input pins
    Info (21059): Implemented 65 output pins
    Info (21060): Implemented 17 bidirectional pins
    Info (21061): Implemented 201 logic cells
    Info (21065): Implemented 1 PLLs
Info: Quartus Prime Analysis & Synthesis was successful. 0 errors, 161 warnings
    Info: Peak virtual memory: 878 megabytes
    Info: Processing ended: Wed Mar 16 19:47:42 2016
    Info: Elapsed time: 00:00:19
    Info: Total CPU time (on all processors): 00:00:38


