TimeQuest Timing Analyzer report for prueba3
Tue May 28 12:13:14 2019
Quartus II 64-Bit Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. TimeQuest Timing Analyzer Summary
  3. Parallel Compilation
  4. Clocks
  5. Slow Model Fmax Summary
  6. Slow Model Setup Summary
  7. Slow Model Hold Summary
  8. Slow Model Recovery Summary
  9. Slow Model Removal Summary
 10. Slow Model Minimum Pulse Width Summary
 11. Slow Model Setup: 'divisor:decoder|state'
 12. Slow Model Setup: 'clk'
 13. Slow Model Hold: 'clk'
 14. Slow Model Hold: 'divisor:decoder|state'
 15. Slow Model Minimum Pulse Width: 'divisor:decoder|state'
 16. Slow Model Minimum Pulse Width: 'clk'
 17. Setup Times
 18. Hold Times
 19. Clock to Output Times
 20. Minimum Clock to Output Times
 21. Fast Model Setup Summary
 22. Fast Model Hold Summary
 23. Fast Model Recovery Summary
 24. Fast Model Removal Summary
 25. Fast Model Minimum Pulse Width Summary
 26. Fast Model Setup: 'divisor:decoder|state'
 27. Fast Model Setup: 'clk'
 28. Fast Model Hold: 'clk'
 29. Fast Model Hold: 'divisor:decoder|state'
 30. Fast Model Minimum Pulse Width: 'divisor:decoder|state'
 31. Fast Model Minimum Pulse Width: 'clk'
 32. Setup Times
 33. Hold Times
 34. Clock to Output Times
 35. Minimum Clock to Output Times
 36. Multicorner Timing Analysis Summary
 37. Setup Times
 38. Hold Times
 39. Clock to Output Times
 40. Minimum Clock to Output Times
 41. Setup Transfers
 42. Hold Transfers
 43. Report TCCS
 44. Report RSKM
 45. Unconstrained Paths
 46. TimeQuest Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2013 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+----------------------------------------------------------------------------------------+
; TimeQuest Timing Analyzer Summary                                                      ;
+--------------------+-------------------------------------------------------------------+
; Quartus II Version ; Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition ;
; Revision Name      ; prueba3                                                           ;
; Device Family      ; Cyclone II                                                        ;
; Device Name        ; EP2C20F484C7                                                      ;
; Timing Models      ; Final                                                             ;
; Delay Model        ; Combined                                                          ;
; Rise/Fall Delays   ; Unavailable                                                       ;
+--------------------+-------------------------------------------------------------------+


Parallel compilation was disabled, but you have multiple processors available. Enable parallel compilation to reduce compilation time.
+-------------------------------------+
; Parallel Compilation                ;
+----------------------------+--------+
; Processors                 ; Number ;
+----------------------------+--------+
; Number detected on machine ; 8      ;
; Maximum allowed            ; 1      ;
+----------------------------+--------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clocks                                                                                                                                                                                                       ;
+-----------------------+------+--------+------------+-------+-------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+---------------------------+
; Clock Name            ; Type ; Period ; Frequency  ; Rise  ; Fall  ; Duty Cycle ; Divide by ; Multiply by ; Phase ; Offset ; Edge List ; Edge Shift ; Inverted ; Master ; Source ; Targets                   ;
+-----------------------+------+--------+------------+-------+-------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+---------------------------+
; clk                   ; Base ; 1.000  ; 1000.0 MHz ; 0.000 ; 0.500 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { clk }                   ;
; divisor:decoder|state ; Base ; 1.000  ; 1000.0 MHz ; 0.000 ; 0.500 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { divisor:decoder|state } ;
+-----------------------+------+--------+------------+-------+-------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+---------------------------+


+-----------------------------------------------------------+
; Slow Model Fmax Summary                                   ;
+----------+-----------------+-----------------------+------+
; Fmax     ; Restricted Fmax ; Clock Name            ; Note ;
+----------+-----------------+-----------------------+------+
; 7.17 MHz ; 7.17 MHz        ; divisor:decoder|state ;      ;
+----------+-----------------+-----------------------+------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


+--------------------------------------------------+
; Slow Model Setup Summary                         ;
+-----------------------+----------+---------------+
; Clock                 ; Slack    ; End Point TNS ;
+-----------------------+----------+---------------+
; divisor:decoder|state ; -138.464 ; -2330.375     ;
; clk                   ; 2.116    ; 0.000         ;
+-----------------------+----------+---------------+


+------------------------------------------------+
; Slow Model Hold Summary                        ;
+-----------------------+--------+---------------+
; Clock                 ; Slack  ; End Point TNS ;
+-----------------------+--------+---------------+
; clk                   ; -1.864 ; -1.864        ;
; divisor:decoder|state ; 2.786  ; 0.000         ;
+-----------------------+--------+---------------+


-------------------------------
; Slow Model Recovery Summary ;
-------------------------------
No paths to report.


------------------------------
; Slow Model Removal Summary ;
------------------------------
No paths to report.


+------------------------------------------------+
; Slow Model Minimum Pulse Width Summary         ;
+-----------------------+--------+---------------+
; Clock                 ; Slack  ; End Point TNS ;
+-----------------------+--------+---------------+
; divisor:decoder|state ; -2.064 ; -564.448      ;
; clk                   ; -1.631 ; -2.853        ;
+-----------------------+--------+---------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Setup: 'divisor:decoder|state'                                                                                                                                                                                                                                                                                           ;
+----------+----------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------+-----------------------+-----------------------+--------------+------------+------------+
; Slack    ; From Node                                                                                                      ; To Node                                                                                                        ; Launch Clock          ; Latch Clock           ; Relationship ; Clock Skew ; Data Delay ;
+----------+----------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------+-----------------------+-----------------------+--------------+------------+------------+
; -138.464 ; RegFile:registerFile|altsyncram:array_reg_rtl_1|altsyncram_sng1:auto_generated|ram_block1a0~portb_address_reg1 ; Registro:regAluOut|temp[10]                                                                                    ; divisor:decoder|state ; divisor:decoder|state ; 1.000        ; -0.106     ; 139.396    ;
; -138.464 ; RegFile:registerFile|altsyncram:array_reg_rtl_1|altsyncram_sng1:auto_generated|ram_block1a0~portb_address_reg3 ; Registro:regAluOut|temp[10]                                                                                    ; divisor:decoder|state ; divisor:decoder|state ; 1.000        ; -0.106     ; 139.396    ;
; -138.462 ; RegFile:registerFile|altsyncram:array_reg_rtl_1|altsyncram_sng1:auto_generated|ram_block1a0~portb_address_reg1 ; Registro:regAluOut|temp[12]                                                                                    ; divisor:decoder|state ; divisor:decoder|state ; 1.000        ; -0.106     ; 139.394    ;
; -138.462 ; RegFile:registerFile|altsyncram:array_reg_rtl_1|altsyncram_sng1:auto_generated|ram_block1a0~portb_address_reg3 ; Registro:regAluOut|temp[12]                                                                                    ; divisor:decoder|state ; divisor:decoder|state ; 1.000        ; -0.106     ; 139.394    ;
; -138.323 ; RegFile:registerFile|altsyncram:array_reg_rtl_1|altsyncram_sng1:auto_generated|ram_block1a0~portb_address_reg1 ; Registro:regAluOut|temp[8]                                                                                     ; divisor:decoder|state ; divisor:decoder|state ; 1.000        ; -0.105     ; 139.256    ;
; -138.323 ; RegFile:registerFile|altsyncram:array_reg_rtl_1|altsyncram_sng1:auto_generated|ram_block1a0~portb_address_reg3 ; Registro:regAluOut|temp[8]                                                                                     ; divisor:decoder|state ; divisor:decoder|state ; 1.000        ; -0.105     ; 139.256    ;
; -138.316 ; RegFile:registerFile|altsyncram:array_reg_rtl_1|altsyncram_sng1:auto_generated|ram_block1a0~portb_address_reg1 ; Registro:regAluOut|temp[14]                                                                                    ; divisor:decoder|state ; divisor:decoder|state ; 1.000        ; -0.115     ; 139.239    ;
; -138.316 ; RegFile:registerFile|altsyncram:array_reg_rtl_1|altsyncram_sng1:auto_generated|ram_block1a0~portb_address_reg3 ; Registro:regAluOut|temp[14]                                                                                    ; divisor:decoder|state ; divisor:decoder|state ; 1.000        ; -0.115     ; 139.239    ;
; -138.200 ; RegFile:registerFile|altsyncram:array_reg_rtl_1|altsyncram_sng1:auto_generated|ram_block1a0~portb_address_reg1 ; Registro:regAluOut|temp[1]                                                                                     ; divisor:decoder|state ; divisor:decoder|state ; 1.000        ; -0.105     ; 139.133    ;
; -138.200 ; RegFile:registerFile|altsyncram:array_reg_rtl_1|altsyncram_sng1:auto_generated|ram_block1a0~portb_address_reg1 ; Registro:regAluOut|temp[7]                                                                                     ; divisor:decoder|state ; divisor:decoder|state ; 1.000        ; -0.105     ; 139.133    ;
; -138.200 ; RegFile:registerFile|altsyncram:array_reg_rtl_1|altsyncram_sng1:auto_generated|ram_block1a0~portb_address_reg3 ; Registro:regAluOut|temp[1]                                                                                     ; divisor:decoder|state ; divisor:decoder|state ; 1.000        ; -0.105     ; 139.133    ;
; -138.200 ; RegFile:registerFile|altsyncram:array_reg_rtl_1|altsyncram_sng1:auto_generated|ram_block1a0~portb_address_reg3 ; Registro:regAluOut|temp[7]                                                                                     ; divisor:decoder|state ; divisor:decoder|state ; 1.000        ; -0.105     ; 139.133    ;
; -138.198 ; RegFile:registerFile|altsyncram:array_reg_rtl_1|altsyncram_sng1:auto_generated|ram_block1a0~portb_address_reg1 ; Registro:regAluOut|temp[4]                                                                                     ; divisor:decoder|state ; divisor:decoder|state ; 1.000        ; -0.105     ; 139.131    ;
; -138.198 ; RegFile:registerFile|altsyncram:array_reg_rtl_1|altsyncram_sng1:auto_generated|ram_block1a0~portb_address_reg1 ; Registro:regAluOut|temp[11]                                                                                    ; divisor:decoder|state ; divisor:decoder|state ; 1.000        ; -0.109     ; 139.127    ;
; -138.198 ; RegFile:registerFile|altsyncram:array_reg_rtl_1|altsyncram_sng1:auto_generated|ram_block1a0~portb_address_reg3 ; Registro:regAluOut|temp[4]                                                                                     ; divisor:decoder|state ; divisor:decoder|state ; 1.000        ; -0.105     ; 139.131    ;
; -138.198 ; RegFile:registerFile|altsyncram:array_reg_rtl_1|altsyncram_sng1:auto_generated|ram_block1a0~portb_address_reg3 ; Registro:regAluOut|temp[11]                                                                                    ; divisor:decoder|state ; divisor:decoder|state ; 1.000        ; -0.109     ; 139.127    ;
; -138.196 ; RegFile:registerFile|altsyncram:array_reg_rtl_1|altsyncram_sng1:auto_generated|ram_block1a0~portb_address_reg1 ; Registro:regAluOut|temp[6]                                                                                     ; divisor:decoder|state ; divisor:decoder|state ; 1.000        ; -0.105     ; 139.129    ;
; -138.196 ; RegFile:registerFile|altsyncram:array_reg_rtl_1|altsyncram_sng1:auto_generated|ram_block1a0~portb_address_reg3 ; Registro:regAluOut|temp[6]                                                                                     ; divisor:decoder|state ; divisor:decoder|state ; 1.000        ; -0.105     ; 139.129    ;
; -138.163 ; RegFile:registerFile|altsyncram:array_reg_rtl_1|altsyncram_sng1:auto_generated|ram_block1a0~portb_address_reg1 ; Registro:regAluOut|temp[15]                                                                                    ; divisor:decoder|state ; divisor:decoder|state ; 1.000        ; -0.109     ; 139.092    ;
; -138.163 ; RegFile:registerFile|altsyncram:array_reg_rtl_1|altsyncram_sng1:auto_generated|ram_block1a0~portb_address_reg3 ; Registro:regAluOut|temp[15]                                                                                    ; divisor:decoder|state ; divisor:decoder|state ; 1.000        ; -0.109     ; 139.092    ;
; -138.102 ; RegFile:registerFile|altsyncram:array_reg_rtl_1|altsyncram_sng1:auto_generated|ram_block1a0~portb_address_reg1 ; Registro:regAluOut|temp[9]                                                                                     ; divisor:decoder|state ; divisor:decoder|state ; 1.000        ; -0.117     ; 139.023    ;
; -138.102 ; RegFile:registerFile|altsyncram:array_reg_rtl_1|altsyncram_sng1:auto_generated|ram_block1a0~portb_address_reg3 ; Registro:regAluOut|temp[9]                                                                                     ; divisor:decoder|state ; divisor:decoder|state ; 1.000        ; -0.117     ; 139.023    ;
; -137.855 ; RegFile:registerFile|altsyncram:array_reg_rtl_1|altsyncram_sng1:auto_generated|ram_block1a0~portb_address_reg1 ; Registro:regAluOut|temp[13]                                                                                    ; divisor:decoder|state ; divisor:decoder|state ; 1.000        ; -0.114     ; 138.779    ;
; -137.855 ; RegFile:registerFile|altsyncram:array_reg_rtl_1|altsyncram_sng1:auto_generated|ram_block1a0~portb_address_reg3 ; Registro:regAluOut|temp[13]                                                                                    ; divisor:decoder|state ; divisor:decoder|state ; 1.000        ; -0.114     ; 138.779    ;
; -137.854 ; RegFile:registerFile|altsyncram:array_reg_rtl_1|altsyncram_sng1:auto_generated|ram_block1a0~portb_address_reg1 ; Registro:regAluOut|temp[2]                                                                                     ; divisor:decoder|state ; divisor:decoder|state ; 1.000        ; -0.114     ; 138.778    ;
; -137.854 ; RegFile:registerFile|altsyncram:array_reg_rtl_1|altsyncram_sng1:auto_generated|ram_block1a0~portb_address_reg3 ; Registro:regAluOut|temp[2]                                                                                     ; divisor:decoder|state ; divisor:decoder|state ; 1.000        ; -0.114     ; 138.778    ;
; -137.853 ; RegFile:registerFile|altsyncram:array_reg_rtl_1|altsyncram_sng1:auto_generated|ram_block1a0~portb_address_reg1 ; Registro:regAluOut|temp[3]                                                                                     ; divisor:decoder|state ; divisor:decoder|state ; 1.000        ; -0.114     ; 138.777    ;
; -137.853 ; RegFile:registerFile|altsyncram:array_reg_rtl_1|altsyncram_sng1:auto_generated|ram_block1a0~portb_address_reg3 ; Registro:regAluOut|temp[3]                                                                                     ; divisor:decoder|state ; divisor:decoder|state ; 1.000        ; -0.114     ; 138.777    ;
; -137.848 ; RegFile:registerFile|altsyncram:array_reg_rtl_1|altsyncram_sng1:auto_generated|ram_block1a0~portb_address_reg1 ; Registro:regAluOut|temp[5]                                                                                     ; divisor:decoder|state ; divisor:decoder|state ; 1.000        ; -0.114     ; 138.772    ;
; -137.848 ; RegFile:registerFile|altsyncram:array_reg_rtl_1|altsyncram_sng1:auto_generated|ram_block1a0~portb_address_reg3 ; Registro:regAluOut|temp[5]                                                                                     ; divisor:decoder|state ; divisor:decoder|state ; 1.000        ; -0.114     ; 138.772    ;
; -137.735 ; RegFile:registerFile|altsyncram:array_reg_rtl_1|altsyncram_sng1:auto_generated|ram_block1a0~portb_address_reg1 ; Registro:regAluOut|temp[0]                                                                                     ; divisor:decoder|state ; divisor:decoder|state ; 1.000        ; -0.115     ; 138.658    ;
; -137.735 ; RegFile:registerFile|altsyncram:array_reg_rtl_1|altsyncram_sng1:auto_generated|ram_block1a0~portb_address_reg3 ; Registro:regAluOut|temp[0]                                                                                     ; divisor:decoder|state ; divisor:decoder|state ; 1.000        ; -0.115     ; 138.658    ;
; -133.368 ; RegFile:registerFile|altsyncram:array_reg_rtl_0|altsyncram_sng1:auto_generated|ram_block1a0~portb_address_reg2 ; Registro:regAluOut|temp[10]                                                                                    ; divisor:decoder|state ; divisor:decoder|state ; 1.000        ; -0.101     ; 134.305    ;
; -133.368 ; RegFile:registerFile|altsyncram:array_reg_rtl_0|altsyncram_sng1:auto_generated|ram_block1a0~portb_address_reg3 ; Registro:regAluOut|temp[10]                                                                                    ; divisor:decoder|state ; divisor:decoder|state ; 1.000        ; -0.101     ; 134.305    ;
; -133.366 ; RegFile:registerFile|altsyncram:array_reg_rtl_0|altsyncram_sng1:auto_generated|ram_block1a0~portb_address_reg2 ; Registro:regAluOut|temp[12]                                                                                    ; divisor:decoder|state ; divisor:decoder|state ; 1.000        ; -0.101     ; 134.303    ;
; -133.366 ; RegFile:registerFile|altsyncram:array_reg_rtl_0|altsyncram_sng1:auto_generated|ram_block1a0~portb_address_reg3 ; Registro:regAluOut|temp[12]                                                                                    ; divisor:decoder|state ; divisor:decoder|state ; 1.000        ; -0.101     ; 134.303    ;
; -133.227 ; RegFile:registerFile|altsyncram:array_reg_rtl_0|altsyncram_sng1:auto_generated|ram_block1a0~portb_address_reg2 ; Registro:regAluOut|temp[8]                                                                                     ; divisor:decoder|state ; divisor:decoder|state ; 1.000        ; -0.100     ; 134.165    ;
; -133.227 ; RegFile:registerFile|altsyncram:array_reg_rtl_0|altsyncram_sng1:auto_generated|ram_block1a0~portb_address_reg3 ; Registro:regAluOut|temp[8]                                                                                     ; divisor:decoder|state ; divisor:decoder|state ; 1.000        ; -0.100     ; 134.165    ;
; -133.220 ; RegFile:registerFile|altsyncram:array_reg_rtl_0|altsyncram_sng1:auto_generated|ram_block1a0~portb_address_reg2 ; Registro:regAluOut|temp[14]                                                                                    ; divisor:decoder|state ; divisor:decoder|state ; 1.000        ; -0.110     ; 134.148    ;
; -133.220 ; RegFile:registerFile|altsyncram:array_reg_rtl_0|altsyncram_sng1:auto_generated|ram_block1a0~portb_address_reg3 ; Registro:regAluOut|temp[14]                                                                                    ; divisor:decoder|state ; divisor:decoder|state ; 1.000        ; -0.110     ; 134.148    ;
; -133.104 ; RegFile:registerFile|altsyncram:array_reg_rtl_0|altsyncram_sng1:auto_generated|ram_block1a0~portb_address_reg2 ; Registro:regAluOut|temp[1]                                                                                     ; divisor:decoder|state ; divisor:decoder|state ; 1.000        ; -0.100     ; 134.042    ;
; -133.104 ; RegFile:registerFile|altsyncram:array_reg_rtl_0|altsyncram_sng1:auto_generated|ram_block1a0~portb_address_reg2 ; Registro:regAluOut|temp[7]                                                                                     ; divisor:decoder|state ; divisor:decoder|state ; 1.000        ; -0.100     ; 134.042    ;
; -133.104 ; RegFile:registerFile|altsyncram:array_reg_rtl_0|altsyncram_sng1:auto_generated|ram_block1a0~portb_address_reg3 ; Registro:regAluOut|temp[1]                                                                                     ; divisor:decoder|state ; divisor:decoder|state ; 1.000        ; -0.100     ; 134.042    ;
; -133.104 ; RegFile:registerFile|altsyncram:array_reg_rtl_0|altsyncram_sng1:auto_generated|ram_block1a0~portb_address_reg3 ; Registro:regAluOut|temp[7]                                                                                     ; divisor:decoder|state ; divisor:decoder|state ; 1.000        ; -0.100     ; 134.042    ;
; -133.102 ; RegFile:registerFile|altsyncram:array_reg_rtl_0|altsyncram_sng1:auto_generated|ram_block1a0~portb_address_reg2 ; Registro:regAluOut|temp[4]                                                                                     ; divisor:decoder|state ; divisor:decoder|state ; 1.000        ; -0.100     ; 134.040    ;
; -133.102 ; RegFile:registerFile|altsyncram:array_reg_rtl_0|altsyncram_sng1:auto_generated|ram_block1a0~portb_address_reg2 ; Registro:regAluOut|temp[11]                                                                                    ; divisor:decoder|state ; divisor:decoder|state ; 1.000        ; -0.104     ; 134.036    ;
; -133.102 ; RegFile:registerFile|altsyncram:array_reg_rtl_0|altsyncram_sng1:auto_generated|ram_block1a0~portb_address_reg3 ; Registro:regAluOut|temp[4]                                                                                     ; divisor:decoder|state ; divisor:decoder|state ; 1.000        ; -0.100     ; 134.040    ;
; -133.102 ; RegFile:registerFile|altsyncram:array_reg_rtl_0|altsyncram_sng1:auto_generated|ram_block1a0~portb_address_reg3 ; Registro:regAluOut|temp[11]                                                                                    ; divisor:decoder|state ; divisor:decoder|state ; 1.000        ; -0.104     ; 134.036    ;
; -133.100 ; RegFile:registerFile|altsyncram:array_reg_rtl_0|altsyncram_sng1:auto_generated|ram_block1a0~portb_address_reg2 ; Registro:regAluOut|temp[6]                                                                                     ; divisor:decoder|state ; divisor:decoder|state ; 1.000        ; -0.100     ; 134.038    ;
; -133.100 ; RegFile:registerFile|altsyncram:array_reg_rtl_0|altsyncram_sng1:auto_generated|ram_block1a0~portb_address_reg3 ; Registro:regAluOut|temp[6]                                                                                     ; divisor:decoder|state ; divisor:decoder|state ; 1.000        ; -0.100     ; 134.038    ;
; -133.067 ; RegFile:registerFile|altsyncram:array_reg_rtl_0|altsyncram_sng1:auto_generated|ram_block1a0~portb_address_reg2 ; Registro:regAluOut|temp[15]                                                                                    ; divisor:decoder|state ; divisor:decoder|state ; 1.000        ; -0.104     ; 134.001    ;
; -133.067 ; RegFile:registerFile|altsyncram:array_reg_rtl_0|altsyncram_sng1:auto_generated|ram_block1a0~portb_address_reg3 ; Registro:regAluOut|temp[15]                                                                                    ; divisor:decoder|state ; divisor:decoder|state ; 1.000        ; -0.104     ; 134.001    ;
; -133.006 ; RegFile:registerFile|altsyncram:array_reg_rtl_0|altsyncram_sng1:auto_generated|ram_block1a0~portb_address_reg2 ; Registro:regAluOut|temp[9]                                                                                     ; divisor:decoder|state ; divisor:decoder|state ; 1.000        ; -0.112     ; 133.932    ;
; -133.006 ; RegFile:registerFile|altsyncram:array_reg_rtl_0|altsyncram_sng1:auto_generated|ram_block1a0~portb_address_reg3 ; Registro:regAluOut|temp[9]                                                                                     ; divisor:decoder|state ; divisor:decoder|state ; 1.000        ; -0.112     ; 133.932    ;
; -132.759 ; RegFile:registerFile|altsyncram:array_reg_rtl_0|altsyncram_sng1:auto_generated|ram_block1a0~portb_address_reg2 ; Registro:regAluOut|temp[13]                                                                                    ; divisor:decoder|state ; divisor:decoder|state ; 1.000        ; -0.109     ; 133.688    ;
; -132.759 ; RegFile:registerFile|altsyncram:array_reg_rtl_0|altsyncram_sng1:auto_generated|ram_block1a0~portb_address_reg3 ; Registro:regAluOut|temp[13]                                                                                    ; divisor:decoder|state ; divisor:decoder|state ; 1.000        ; -0.109     ; 133.688    ;
; -132.758 ; RegFile:registerFile|altsyncram:array_reg_rtl_0|altsyncram_sng1:auto_generated|ram_block1a0~portb_address_reg2 ; Registro:regAluOut|temp[2]                                                                                     ; divisor:decoder|state ; divisor:decoder|state ; 1.000        ; -0.109     ; 133.687    ;
; -132.758 ; RegFile:registerFile|altsyncram:array_reg_rtl_0|altsyncram_sng1:auto_generated|ram_block1a0~portb_address_reg3 ; Registro:regAluOut|temp[2]                                                                                     ; divisor:decoder|state ; divisor:decoder|state ; 1.000        ; -0.109     ; 133.687    ;
; -132.757 ; RegFile:registerFile|altsyncram:array_reg_rtl_0|altsyncram_sng1:auto_generated|ram_block1a0~portb_address_reg2 ; Registro:regAluOut|temp[3]                                                                                     ; divisor:decoder|state ; divisor:decoder|state ; 1.000        ; -0.109     ; 133.686    ;
; -132.757 ; RegFile:registerFile|altsyncram:array_reg_rtl_0|altsyncram_sng1:auto_generated|ram_block1a0~portb_address_reg3 ; Registro:regAluOut|temp[3]                                                                                     ; divisor:decoder|state ; divisor:decoder|state ; 1.000        ; -0.109     ; 133.686    ;
; -132.752 ; RegFile:registerFile|altsyncram:array_reg_rtl_0|altsyncram_sng1:auto_generated|ram_block1a0~portb_address_reg2 ; Registro:regAluOut|temp[5]                                                                                     ; divisor:decoder|state ; divisor:decoder|state ; 1.000        ; -0.109     ; 133.681    ;
; -132.752 ; RegFile:registerFile|altsyncram:array_reg_rtl_0|altsyncram_sng1:auto_generated|ram_block1a0~portb_address_reg3 ; Registro:regAluOut|temp[5]                                                                                     ; divisor:decoder|state ; divisor:decoder|state ; 1.000        ; -0.109     ; 133.681    ;
; -132.639 ; RegFile:registerFile|altsyncram:array_reg_rtl_0|altsyncram_sng1:auto_generated|ram_block1a0~portb_address_reg2 ; Registro:regAluOut|temp[0]                                                                                     ; divisor:decoder|state ; divisor:decoder|state ; 1.000        ; -0.110     ; 133.567    ;
; -132.639 ; RegFile:registerFile|altsyncram:array_reg_rtl_0|altsyncram_sng1:auto_generated|ram_block1a0~portb_address_reg3 ; Registro:regAluOut|temp[0]                                                                                     ; divisor:decoder|state ; divisor:decoder|state ; 1.000        ; -0.110     ; 133.567    ;
; -2.076   ; RegFile:registerFile|altsyncram:array_reg_rtl_0|altsyncram_sng1:auto_generated|ram_block1a0~porta_datain_reg2  ; RegFile:registerFile|altsyncram:array_reg_rtl_0|altsyncram_sng1:auto_generated|ram_block1a2~porta_memory_reg0  ; divisor:decoder|state ; divisor:decoder|state ; 1.000        ; -0.022     ; 3.014      ;
; -2.076   ; RegFile:registerFile|altsyncram:array_reg_rtl_0|altsyncram_sng1:auto_generated|ram_block1a0~porta_datain_reg4  ; RegFile:registerFile|altsyncram:array_reg_rtl_0|altsyncram_sng1:auto_generated|ram_block1a4~porta_memory_reg0  ; divisor:decoder|state ; divisor:decoder|state ; 1.000        ; -0.022     ; 3.014      ;
; -2.076   ; RegFile:registerFile|altsyncram:array_reg_rtl_0|altsyncram_sng1:auto_generated|ram_block1a0~porta_datain_reg5  ; RegFile:registerFile|altsyncram:array_reg_rtl_0|altsyncram_sng1:auto_generated|ram_block1a5~porta_memory_reg0  ; divisor:decoder|state ; divisor:decoder|state ; 1.000        ; -0.022     ; 3.014      ;
; -2.076   ; RegFile:registerFile|altsyncram:array_reg_rtl_0|altsyncram_sng1:auto_generated|ram_block1a0~porta_datain_reg6  ; RegFile:registerFile|altsyncram:array_reg_rtl_0|altsyncram_sng1:auto_generated|ram_block1a6~porta_memory_reg0  ; divisor:decoder|state ; divisor:decoder|state ; 1.000        ; -0.022     ; 3.014      ;
; -2.076   ; RegFile:registerFile|altsyncram:array_reg_rtl_0|altsyncram_sng1:auto_generated|ram_block1a0~porta_datain_reg7  ; RegFile:registerFile|altsyncram:array_reg_rtl_0|altsyncram_sng1:auto_generated|ram_block1a7~porta_memory_reg0  ; divisor:decoder|state ; divisor:decoder|state ; 1.000        ; -0.022     ; 3.014      ;
; -2.076   ; RegFile:registerFile|altsyncram:array_reg_rtl_0|altsyncram_sng1:auto_generated|ram_block1a0~porta_datain_reg8  ; RegFile:registerFile|altsyncram:array_reg_rtl_0|altsyncram_sng1:auto_generated|ram_block1a8~porta_memory_reg0  ; divisor:decoder|state ; divisor:decoder|state ; 1.000        ; -0.022     ; 3.014      ;
; -2.076   ; RegFile:registerFile|altsyncram:array_reg_rtl_0|altsyncram_sng1:auto_generated|ram_block1a0~porta_datain_reg9  ; RegFile:registerFile|altsyncram:array_reg_rtl_0|altsyncram_sng1:auto_generated|ram_block1a9~porta_memory_reg0  ; divisor:decoder|state ; divisor:decoder|state ; 1.000        ; -0.022     ; 3.014      ;
; -2.076   ; RegFile:registerFile|altsyncram:array_reg_rtl_0|altsyncram_sng1:auto_generated|ram_block1a0~porta_datain_reg10 ; RegFile:registerFile|altsyncram:array_reg_rtl_0|altsyncram_sng1:auto_generated|ram_block1a10~porta_memory_reg0 ; divisor:decoder|state ; divisor:decoder|state ; 1.000        ; -0.022     ; 3.014      ;
; -2.076   ; RegFile:registerFile|altsyncram:array_reg_rtl_0|altsyncram_sng1:auto_generated|ram_block1a0~porta_datain_reg11 ; RegFile:registerFile|altsyncram:array_reg_rtl_0|altsyncram_sng1:auto_generated|ram_block1a11~porta_memory_reg0 ; divisor:decoder|state ; divisor:decoder|state ; 1.000        ; -0.022     ; 3.014      ;
; -2.076   ; RegFile:registerFile|altsyncram:array_reg_rtl_0|altsyncram_sng1:auto_generated|ram_block1a0~porta_datain_reg12 ; RegFile:registerFile|altsyncram:array_reg_rtl_0|altsyncram_sng1:auto_generated|ram_block1a12~porta_memory_reg0 ; divisor:decoder|state ; divisor:decoder|state ; 1.000        ; -0.022     ; 3.014      ;
; -2.076   ; RegFile:registerFile|altsyncram:array_reg_rtl_0|altsyncram_sng1:auto_generated|ram_block1a0~porta_datain_reg13 ; RegFile:registerFile|altsyncram:array_reg_rtl_0|altsyncram_sng1:auto_generated|ram_block1a13~porta_memory_reg0 ; divisor:decoder|state ; divisor:decoder|state ; 1.000        ; -0.022     ; 3.014      ;
; -2.076   ; RegFile:registerFile|altsyncram:array_reg_rtl_0|altsyncram_sng1:auto_generated|ram_block1a0~porta_datain_reg14 ; RegFile:registerFile|altsyncram:array_reg_rtl_0|altsyncram_sng1:auto_generated|ram_block1a14~porta_memory_reg0 ; divisor:decoder|state ; divisor:decoder|state ; 1.000        ; -0.022     ; 3.014      ;
; -2.076   ; RegFile:registerFile|altsyncram:array_reg_rtl_0|altsyncram_sng1:auto_generated|ram_block1a0~porta_datain_reg15 ; RegFile:registerFile|altsyncram:array_reg_rtl_0|altsyncram_sng1:auto_generated|ram_block1a15~porta_memory_reg0 ; divisor:decoder|state ; divisor:decoder|state ; 1.000        ; -0.022     ; 3.014      ;
; -2.076   ; RegFile:registerFile|altsyncram:array_reg_rtl_0|altsyncram_sng1:auto_generated|ram_block1a0~porta_datain_reg16 ; RegFile:registerFile|altsyncram:array_reg_rtl_0|altsyncram_sng1:auto_generated|ram_block1a16~porta_memory_reg0 ; divisor:decoder|state ; divisor:decoder|state ; 1.000        ; -0.022     ; 3.014      ;
; -2.076   ; RegFile:registerFile|altsyncram:array_reg_rtl_0|altsyncram_sng1:auto_generated|ram_block1a0~porta_datain_reg17 ; RegFile:registerFile|altsyncram:array_reg_rtl_0|altsyncram_sng1:auto_generated|ram_block1a17~porta_memory_reg0 ; divisor:decoder|state ; divisor:decoder|state ; 1.000        ; -0.022     ; 3.014      ;
; -2.076   ; RegFile:registerFile|altsyncram:array_reg_rtl_0|altsyncram_sng1:auto_generated|ram_block1a0~porta_datain_reg18 ; RegFile:registerFile|altsyncram:array_reg_rtl_0|altsyncram_sng1:auto_generated|ram_block1a18~porta_memory_reg0 ; divisor:decoder|state ; divisor:decoder|state ; 1.000        ; -0.022     ; 3.014      ;
; -2.076   ; RegFile:registerFile|altsyncram:array_reg_rtl_0|altsyncram_sng1:auto_generated|ram_block1a0~porta_datain_reg19 ; RegFile:registerFile|altsyncram:array_reg_rtl_0|altsyncram_sng1:auto_generated|ram_block1a19~porta_memory_reg0 ; divisor:decoder|state ; divisor:decoder|state ; 1.000        ; -0.022     ; 3.014      ;
; -2.076   ; RegFile:registerFile|altsyncram:array_reg_rtl_0|altsyncram_sng1:auto_generated|ram_block1a0~porta_datain_reg20 ; RegFile:registerFile|altsyncram:array_reg_rtl_0|altsyncram_sng1:auto_generated|ram_block1a20~porta_memory_reg0 ; divisor:decoder|state ; divisor:decoder|state ; 1.000        ; -0.022     ; 3.014      ;
; -2.076   ; RegFile:registerFile|altsyncram:array_reg_rtl_0|altsyncram_sng1:auto_generated|ram_block1a0~porta_datain_reg21 ; RegFile:registerFile|altsyncram:array_reg_rtl_0|altsyncram_sng1:auto_generated|ram_block1a21~porta_memory_reg0 ; divisor:decoder|state ; divisor:decoder|state ; 1.000        ; -0.022     ; 3.014      ;
; -2.076   ; RegFile:registerFile|altsyncram:array_reg_rtl_0|altsyncram_sng1:auto_generated|ram_block1a0~porta_datain_reg22 ; RegFile:registerFile|altsyncram:array_reg_rtl_0|altsyncram_sng1:auto_generated|ram_block1a22~porta_memory_reg0 ; divisor:decoder|state ; divisor:decoder|state ; 1.000        ; -0.022     ; 3.014      ;
; -2.076   ; RegFile:registerFile|altsyncram:array_reg_rtl_0|altsyncram_sng1:auto_generated|ram_block1a0~porta_datain_reg23 ; RegFile:registerFile|altsyncram:array_reg_rtl_0|altsyncram_sng1:auto_generated|ram_block1a23~porta_memory_reg0 ; divisor:decoder|state ; divisor:decoder|state ; 1.000        ; -0.022     ; 3.014      ;
; -2.076   ; RegFile:registerFile|altsyncram:array_reg_rtl_0|altsyncram_sng1:auto_generated|ram_block1a0~porta_datain_reg24 ; RegFile:registerFile|altsyncram:array_reg_rtl_0|altsyncram_sng1:auto_generated|ram_block1a24~porta_memory_reg0 ; divisor:decoder|state ; divisor:decoder|state ; 1.000        ; -0.022     ; 3.014      ;
; -2.076   ; RegFile:registerFile|altsyncram:array_reg_rtl_0|altsyncram_sng1:auto_generated|ram_block1a0~porta_datain_reg25 ; RegFile:registerFile|altsyncram:array_reg_rtl_0|altsyncram_sng1:auto_generated|ram_block1a25~porta_memory_reg0 ; divisor:decoder|state ; divisor:decoder|state ; 1.000        ; -0.022     ; 3.014      ;
; -2.076   ; RegFile:registerFile|altsyncram:array_reg_rtl_0|altsyncram_sng1:auto_generated|ram_block1a0~porta_datain_reg26 ; RegFile:registerFile|altsyncram:array_reg_rtl_0|altsyncram_sng1:auto_generated|ram_block1a26~porta_memory_reg0 ; divisor:decoder|state ; divisor:decoder|state ; 1.000        ; -0.022     ; 3.014      ;
; -2.076   ; RegFile:registerFile|altsyncram:array_reg_rtl_0|altsyncram_sng1:auto_generated|ram_block1a0~porta_datain_reg27 ; RegFile:registerFile|altsyncram:array_reg_rtl_0|altsyncram_sng1:auto_generated|ram_block1a27~porta_memory_reg0 ; divisor:decoder|state ; divisor:decoder|state ; 1.000        ; -0.022     ; 3.014      ;
; -2.076   ; RegFile:registerFile|altsyncram:array_reg_rtl_0|altsyncram_sng1:auto_generated|ram_block1a0~porta_datain_reg28 ; RegFile:registerFile|altsyncram:array_reg_rtl_0|altsyncram_sng1:auto_generated|ram_block1a28~porta_memory_reg0 ; divisor:decoder|state ; divisor:decoder|state ; 1.000        ; -0.022     ; 3.014      ;
; -2.076   ; RegFile:registerFile|altsyncram:array_reg_rtl_0|altsyncram_sng1:auto_generated|ram_block1a0~porta_datain_reg29 ; RegFile:registerFile|altsyncram:array_reg_rtl_0|altsyncram_sng1:auto_generated|ram_block1a29~porta_memory_reg0 ; divisor:decoder|state ; divisor:decoder|state ; 1.000        ; -0.022     ; 3.014      ;
; -2.076   ; RegFile:registerFile|altsyncram:array_reg_rtl_0|altsyncram_sng1:auto_generated|ram_block1a0~porta_datain_reg30 ; RegFile:registerFile|altsyncram:array_reg_rtl_0|altsyncram_sng1:auto_generated|ram_block1a30~porta_memory_reg0 ; divisor:decoder|state ; divisor:decoder|state ; 1.000        ; -0.022     ; 3.014      ;
; -2.076   ; RegFile:registerFile|altsyncram:array_reg_rtl_0|altsyncram_sng1:auto_generated|ram_block1a0~porta_datain_reg31 ; RegFile:registerFile|altsyncram:array_reg_rtl_0|altsyncram_sng1:auto_generated|ram_block1a31~porta_memory_reg0 ; divisor:decoder|state ; divisor:decoder|state ; 1.000        ; -0.022     ; 3.014      ;
; -2.076   ; RegFile:registerFile|altsyncram:array_reg_rtl_1|altsyncram_sng1:auto_generated|ram_block1a0~porta_datain_reg2  ; RegFile:registerFile|altsyncram:array_reg_rtl_1|altsyncram_sng1:auto_generated|ram_block1a2~porta_memory_reg0  ; divisor:decoder|state ; divisor:decoder|state ; 1.000        ; -0.022     ; 3.014      ;
; -2.076   ; RegFile:registerFile|altsyncram:array_reg_rtl_1|altsyncram_sng1:auto_generated|ram_block1a0~porta_datain_reg4  ; RegFile:registerFile|altsyncram:array_reg_rtl_1|altsyncram_sng1:auto_generated|ram_block1a4~porta_memory_reg0  ; divisor:decoder|state ; divisor:decoder|state ; 1.000        ; -0.022     ; 3.014      ;
; -2.076   ; RegFile:registerFile|altsyncram:array_reg_rtl_1|altsyncram_sng1:auto_generated|ram_block1a0~porta_datain_reg5  ; RegFile:registerFile|altsyncram:array_reg_rtl_1|altsyncram_sng1:auto_generated|ram_block1a5~porta_memory_reg0  ; divisor:decoder|state ; divisor:decoder|state ; 1.000        ; -0.022     ; 3.014      ;
; -2.076   ; RegFile:registerFile|altsyncram:array_reg_rtl_1|altsyncram_sng1:auto_generated|ram_block1a0~porta_datain_reg6  ; RegFile:registerFile|altsyncram:array_reg_rtl_1|altsyncram_sng1:auto_generated|ram_block1a6~porta_memory_reg0  ; divisor:decoder|state ; divisor:decoder|state ; 1.000        ; -0.022     ; 3.014      ;
; -2.076   ; RegFile:registerFile|altsyncram:array_reg_rtl_1|altsyncram_sng1:auto_generated|ram_block1a0~porta_datain_reg7  ; RegFile:registerFile|altsyncram:array_reg_rtl_1|altsyncram_sng1:auto_generated|ram_block1a7~porta_memory_reg0  ; divisor:decoder|state ; divisor:decoder|state ; 1.000        ; -0.022     ; 3.014      ;
; -2.076   ; RegFile:registerFile|altsyncram:array_reg_rtl_1|altsyncram_sng1:auto_generated|ram_block1a0~porta_datain_reg8  ; RegFile:registerFile|altsyncram:array_reg_rtl_1|altsyncram_sng1:auto_generated|ram_block1a8~porta_memory_reg0  ; divisor:decoder|state ; divisor:decoder|state ; 1.000        ; -0.022     ; 3.014      ;
; -2.076   ; RegFile:registerFile|altsyncram:array_reg_rtl_1|altsyncram_sng1:auto_generated|ram_block1a0~porta_datain_reg9  ; RegFile:registerFile|altsyncram:array_reg_rtl_1|altsyncram_sng1:auto_generated|ram_block1a9~porta_memory_reg0  ; divisor:decoder|state ; divisor:decoder|state ; 1.000        ; -0.022     ; 3.014      ;
+----------+----------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------+-----------------------+-----------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Setup: 'clk'                                                                                                              ;
+-------+-----------------------+-----------------------+-----------------------+-------------+--------------+------------+------------+
; Slack ; From Node             ; To Node               ; Launch Clock          ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------+-----------------------+-----------------------+-------------+--------------+------------+------------+
; 2.116 ; divisor:decoder|state ; divisor:decoder|state ; divisor:decoder|state ; clk         ; 0.500        ; 2.032      ; 0.731      ;
; 2.616 ; divisor:decoder|state ; divisor:decoder|state ; divisor:decoder|state ; clk         ; 1.000        ; 2.032      ; 0.731      ;
+-------+-----------------------+-----------------------+-----------------------+-------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Hold: 'clk'                                                                                                                ;
+--------+-----------------------+-----------------------+-----------------------+-------------+--------------+------------+------------+
; Slack  ; From Node             ; To Node               ; Launch Clock          ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------+-----------------------+-----------------------+-------------+--------------+------------+------------+
; -1.864 ; divisor:decoder|state ; divisor:decoder|state ; divisor:decoder|state ; clk         ; 0.000        ; 2.032      ; 0.731      ;
; -1.364 ; divisor:decoder|state ; divisor:decoder|state ; divisor:decoder|state ; clk         ; -0.500       ; 2.032      ; 0.731      ;
+--------+-----------------------+-----------------------+-----------------------+-------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Hold: 'divisor:decoder|state'                                                                                                                                                                                                                                                                                         ;
+-------+----------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------+-----------------------+-----------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                      ; To Node                                                                                                        ; Launch Clock          ; Latch Clock           ; Relationship ; Clock Skew ; Data Delay ;
+-------+----------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------+-----------------------+-----------------------+--------------+------------+------------+
; 2.786 ; RegFile:registerFile|altsyncram:array_reg_rtl_0|altsyncram_sng1:auto_generated|ram_block1a0~porta_datain_reg2  ; RegFile:registerFile|altsyncram:array_reg_rtl_0|altsyncram_sng1:auto_generated|ram_block1a2~porta_memory_reg0  ; divisor:decoder|state ; divisor:decoder|state ; 0.000        ; -0.022     ; 3.014      ;
; 2.786 ; RegFile:registerFile|altsyncram:array_reg_rtl_0|altsyncram_sng1:auto_generated|ram_block1a0~porta_datain_reg4  ; RegFile:registerFile|altsyncram:array_reg_rtl_0|altsyncram_sng1:auto_generated|ram_block1a4~porta_memory_reg0  ; divisor:decoder|state ; divisor:decoder|state ; 0.000        ; -0.022     ; 3.014      ;
; 2.786 ; RegFile:registerFile|altsyncram:array_reg_rtl_0|altsyncram_sng1:auto_generated|ram_block1a0~porta_datain_reg5  ; RegFile:registerFile|altsyncram:array_reg_rtl_0|altsyncram_sng1:auto_generated|ram_block1a5~porta_memory_reg0  ; divisor:decoder|state ; divisor:decoder|state ; 0.000        ; -0.022     ; 3.014      ;
; 2.786 ; RegFile:registerFile|altsyncram:array_reg_rtl_0|altsyncram_sng1:auto_generated|ram_block1a0~porta_datain_reg6  ; RegFile:registerFile|altsyncram:array_reg_rtl_0|altsyncram_sng1:auto_generated|ram_block1a6~porta_memory_reg0  ; divisor:decoder|state ; divisor:decoder|state ; 0.000        ; -0.022     ; 3.014      ;
; 2.786 ; RegFile:registerFile|altsyncram:array_reg_rtl_0|altsyncram_sng1:auto_generated|ram_block1a0~porta_datain_reg7  ; RegFile:registerFile|altsyncram:array_reg_rtl_0|altsyncram_sng1:auto_generated|ram_block1a7~porta_memory_reg0  ; divisor:decoder|state ; divisor:decoder|state ; 0.000        ; -0.022     ; 3.014      ;
; 2.786 ; RegFile:registerFile|altsyncram:array_reg_rtl_0|altsyncram_sng1:auto_generated|ram_block1a0~porta_datain_reg8  ; RegFile:registerFile|altsyncram:array_reg_rtl_0|altsyncram_sng1:auto_generated|ram_block1a8~porta_memory_reg0  ; divisor:decoder|state ; divisor:decoder|state ; 0.000        ; -0.022     ; 3.014      ;
; 2.786 ; RegFile:registerFile|altsyncram:array_reg_rtl_0|altsyncram_sng1:auto_generated|ram_block1a0~porta_datain_reg9  ; RegFile:registerFile|altsyncram:array_reg_rtl_0|altsyncram_sng1:auto_generated|ram_block1a9~porta_memory_reg0  ; divisor:decoder|state ; divisor:decoder|state ; 0.000        ; -0.022     ; 3.014      ;
; 2.786 ; RegFile:registerFile|altsyncram:array_reg_rtl_0|altsyncram_sng1:auto_generated|ram_block1a0~porta_datain_reg10 ; RegFile:registerFile|altsyncram:array_reg_rtl_0|altsyncram_sng1:auto_generated|ram_block1a10~porta_memory_reg0 ; divisor:decoder|state ; divisor:decoder|state ; 0.000        ; -0.022     ; 3.014      ;
; 2.786 ; RegFile:registerFile|altsyncram:array_reg_rtl_0|altsyncram_sng1:auto_generated|ram_block1a0~porta_datain_reg11 ; RegFile:registerFile|altsyncram:array_reg_rtl_0|altsyncram_sng1:auto_generated|ram_block1a11~porta_memory_reg0 ; divisor:decoder|state ; divisor:decoder|state ; 0.000        ; -0.022     ; 3.014      ;
; 2.786 ; RegFile:registerFile|altsyncram:array_reg_rtl_0|altsyncram_sng1:auto_generated|ram_block1a0~porta_datain_reg12 ; RegFile:registerFile|altsyncram:array_reg_rtl_0|altsyncram_sng1:auto_generated|ram_block1a12~porta_memory_reg0 ; divisor:decoder|state ; divisor:decoder|state ; 0.000        ; -0.022     ; 3.014      ;
; 2.786 ; RegFile:registerFile|altsyncram:array_reg_rtl_0|altsyncram_sng1:auto_generated|ram_block1a0~porta_datain_reg13 ; RegFile:registerFile|altsyncram:array_reg_rtl_0|altsyncram_sng1:auto_generated|ram_block1a13~porta_memory_reg0 ; divisor:decoder|state ; divisor:decoder|state ; 0.000        ; -0.022     ; 3.014      ;
; 2.786 ; RegFile:registerFile|altsyncram:array_reg_rtl_0|altsyncram_sng1:auto_generated|ram_block1a0~porta_datain_reg14 ; RegFile:registerFile|altsyncram:array_reg_rtl_0|altsyncram_sng1:auto_generated|ram_block1a14~porta_memory_reg0 ; divisor:decoder|state ; divisor:decoder|state ; 0.000        ; -0.022     ; 3.014      ;
; 2.786 ; RegFile:registerFile|altsyncram:array_reg_rtl_0|altsyncram_sng1:auto_generated|ram_block1a0~porta_datain_reg15 ; RegFile:registerFile|altsyncram:array_reg_rtl_0|altsyncram_sng1:auto_generated|ram_block1a15~porta_memory_reg0 ; divisor:decoder|state ; divisor:decoder|state ; 0.000        ; -0.022     ; 3.014      ;
; 2.786 ; RegFile:registerFile|altsyncram:array_reg_rtl_0|altsyncram_sng1:auto_generated|ram_block1a0~porta_datain_reg16 ; RegFile:registerFile|altsyncram:array_reg_rtl_0|altsyncram_sng1:auto_generated|ram_block1a16~porta_memory_reg0 ; divisor:decoder|state ; divisor:decoder|state ; 0.000        ; -0.022     ; 3.014      ;
; 2.786 ; RegFile:registerFile|altsyncram:array_reg_rtl_0|altsyncram_sng1:auto_generated|ram_block1a0~porta_datain_reg17 ; RegFile:registerFile|altsyncram:array_reg_rtl_0|altsyncram_sng1:auto_generated|ram_block1a17~porta_memory_reg0 ; divisor:decoder|state ; divisor:decoder|state ; 0.000        ; -0.022     ; 3.014      ;
; 2.786 ; RegFile:registerFile|altsyncram:array_reg_rtl_0|altsyncram_sng1:auto_generated|ram_block1a0~porta_datain_reg18 ; RegFile:registerFile|altsyncram:array_reg_rtl_0|altsyncram_sng1:auto_generated|ram_block1a18~porta_memory_reg0 ; divisor:decoder|state ; divisor:decoder|state ; 0.000        ; -0.022     ; 3.014      ;
; 2.786 ; RegFile:registerFile|altsyncram:array_reg_rtl_0|altsyncram_sng1:auto_generated|ram_block1a0~porta_datain_reg19 ; RegFile:registerFile|altsyncram:array_reg_rtl_0|altsyncram_sng1:auto_generated|ram_block1a19~porta_memory_reg0 ; divisor:decoder|state ; divisor:decoder|state ; 0.000        ; -0.022     ; 3.014      ;
; 2.786 ; RegFile:registerFile|altsyncram:array_reg_rtl_0|altsyncram_sng1:auto_generated|ram_block1a0~porta_datain_reg20 ; RegFile:registerFile|altsyncram:array_reg_rtl_0|altsyncram_sng1:auto_generated|ram_block1a20~porta_memory_reg0 ; divisor:decoder|state ; divisor:decoder|state ; 0.000        ; -0.022     ; 3.014      ;
; 2.786 ; RegFile:registerFile|altsyncram:array_reg_rtl_0|altsyncram_sng1:auto_generated|ram_block1a0~porta_datain_reg21 ; RegFile:registerFile|altsyncram:array_reg_rtl_0|altsyncram_sng1:auto_generated|ram_block1a21~porta_memory_reg0 ; divisor:decoder|state ; divisor:decoder|state ; 0.000        ; -0.022     ; 3.014      ;
; 2.786 ; RegFile:registerFile|altsyncram:array_reg_rtl_0|altsyncram_sng1:auto_generated|ram_block1a0~porta_datain_reg22 ; RegFile:registerFile|altsyncram:array_reg_rtl_0|altsyncram_sng1:auto_generated|ram_block1a22~porta_memory_reg0 ; divisor:decoder|state ; divisor:decoder|state ; 0.000        ; -0.022     ; 3.014      ;
; 2.786 ; RegFile:registerFile|altsyncram:array_reg_rtl_0|altsyncram_sng1:auto_generated|ram_block1a0~porta_datain_reg23 ; RegFile:registerFile|altsyncram:array_reg_rtl_0|altsyncram_sng1:auto_generated|ram_block1a23~porta_memory_reg0 ; divisor:decoder|state ; divisor:decoder|state ; 0.000        ; -0.022     ; 3.014      ;
; 2.786 ; RegFile:registerFile|altsyncram:array_reg_rtl_0|altsyncram_sng1:auto_generated|ram_block1a0~porta_datain_reg24 ; RegFile:registerFile|altsyncram:array_reg_rtl_0|altsyncram_sng1:auto_generated|ram_block1a24~porta_memory_reg0 ; divisor:decoder|state ; divisor:decoder|state ; 0.000        ; -0.022     ; 3.014      ;
; 2.786 ; RegFile:registerFile|altsyncram:array_reg_rtl_0|altsyncram_sng1:auto_generated|ram_block1a0~porta_datain_reg25 ; RegFile:registerFile|altsyncram:array_reg_rtl_0|altsyncram_sng1:auto_generated|ram_block1a25~porta_memory_reg0 ; divisor:decoder|state ; divisor:decoder|state ; 0.000        ; -0.022     ; 3.014      ;
; 2.786 ; RegFile:registerFile|altsyncram:array_reg_rtl_0|altsyncram_sng1:auto_generated|ram_block1a0~porta_datain_reg26 ; RegFile:registerFile|altsyncram:array_reg_rtl_0|altsyncram_sng1:auto_generated|ram_block1a26~porta_memory_reg0 ; divisor:decoder|state ; divisor:decoder|state ; 0.000        ; -0.022     ; 3.014      ;
; 2.786 ; RegFile:registerFile|altsyncram:array_reg_rtl_0|altsyncram_sng1:auto_generated|ram_block1a0~porta_datain_reg27 ; RegFile:registerFile|altsyncram:array_reg_rtl_0|altsyncram_sng1:auto_generated|ram_block1a27~porta_memory_reg0 ; divisor:decoder|state ; divisor:decoder|state ; 0.000        ; -0.022     ; 3.014      ;
; 2.786 ; RegFile:registerFile|altsyncram:array_reg_rtl_0|altsyncram_sng1:auto_generated|ram_block1a0~porta_datain_reg28 ; RegFile:registerFile|altsyncram:array_reg_rtl_0|altsyncram_sng1:auto_generated|ram_block1a28~porta_memory_reg0 ; divisor:decoder|state ; divisor:decoder|state ; 0.000        ; -0.022     ; 3.014      ;
; 2.786 ; RegFile:registerFile|altsyncram:array_reg_rtl_0|altsyncram_sng1:auto_generated|ram_block1a0~porta_datain_reg29 ; RegFile:registerFile|altsyncram:array_reg_rtl_0|altsyncram_sng1:auto_generated|ram_block1a29~porta_memory_reg0 ; divisor:decoder|state ; divisor:decoder|state ; 0.000        ; -0.022     ; 3.014      ;
; 2.786 ; RegFile:registerFile|altsyncram:array_reg_rtl_0|altsyncram_sng1:auto_generated|ram_block1a0~porta_datain_reg30 ; RegFile:registerFile|altsyncram:array_reg_rtl_0|altsyncram_sng1:auto_generated|ram_block1a30~porta_memory_reg0 ; divisor:decoder|state ; divisor:decoder|state ; 0.000        ; -0.022     ; 3.014      ;
; 2.786 ; RegFile:registerFile|altsyncram:array_reg_rtl_0|altsyncram_sng1:auto_generated|ram_block1a0~porta_datain_reg31 ; RegFile:registerFile|altsyncram:array_reg_rtl_0|altsyncram_sng1:auto_generated|ram_block1a31~porta_memory_reg0 ; divisor:decoder|state ; divisor:decoder|state ; 0.000        ; -0.022     ; 3.014      ;
; 2.786 ; RegFile:registerFile|altsyncram:array_reg_rtl_1|altsyncram_sng1:auto_generated|ram_block1a0~porta_datain_reg2  ; RegFile:registerFile|altsyncram:array_reg_rtl_1|altsyncram_sng1:auto_generated|ram_block1a2~porta_memory_reg0  ; divisor:decoder|state ; divisor:decoder|state ; 0.000        ; -0.022     ; 3.014      ;
; 2.786 ; RegFile:registerFile|altsyncram:array_reg_rtl_1|altsyncram_sng1:auto_generated|ram_block1a0~porta_datain_reg4  ; RegFile:registerFile|altsyncram:array_reg_rtl_1|altsyncram_sng1:auto_generated|ram_block1a4~porta_memory_reg0  ; divisor:decoder|state ; divisor:decoder|state ; 0.000        ; -0.022     ; 3.014      ;
; 2.786 ; RegFile:registerFile|altsyncram:array_reg_rtl_1|altsyncram_sng1:auto_generated|ram_block1a0~porta_datain_reg5  ; RegFile:registerFile|altsyncram:array_reg_rtl_1|altsyncram_sng1:auto_generated|ram_block1a5~porta_memory_reg0  ; divisor:decoder|state ; divisor:decoder|state ; 0.000        ; -0.022     ; 3.014      ;
; 2.786 ; RegFile:registerFile|altsyncram:array_reg_rtl_1|altsyncram_sng1:auto_generated|ram_block1a0~porta_datain_reg6  ; RegFile:registerFile|altsyncram:array_reg_rtl_1|altsyncram_sng1:auto_generated|ram_block1a6~porta_memory_reg0  ; divisor:decoder|state ; divisor:decoder|state ; 0.000        ; -0.022     ; 3.014      ;
; 2.786 ; RegFile:registerFile|altsyncram:array_reg_rtl_1|altsyncram_sng1:auto_generated|ram_block1a0~porta_datain_reg7  ; RegFile:registerFile|altsyncram:array_reg_rtl_1|altsyncram_sng1:auto_generated|ram_block1a7~porta_memory_reg0  ; divisor:decoder|state ; divisor:decoder|state ; 0.000        ; -0.022     ; 3.014      ;
; 2.786 ; RegFile:registerFile|altsyncram:array_reg_rtl_1|altsyncram_sng1:auto_generated|ram_block1a0~porta_datain_reg8  ; RegFile:registerFile|altsyncram:array_reg_rtl_1|altsyncram_sng1:auto_generated|ram_block1a8~porta_memory_reg0  ; divisor:decoder|state ; divisor:decoder|state ; 0.000        ; -0.022     ; 3.014      ;
; 2.786 ; RegFile:registerFile|altsyncram:array_reg_rtl_1|altsyncram_sng1:auto_generated|ram_block1a0~porta_datain_reg9  ; RegFile:registerFile|altsyncram:array_reg_rtl_1|altsyncram_sng1:auto_generated|ram_block1a9~porta_memory_reg0  ; divisor:decoder|state ; divisor:decoder|state ; 0.000        ; -0.022     ; 3.014      ;
; 2.786 ; RegFile:registerFile|altsyncram:array_reg_rtl_1|altsyncram_sng1:auto_generated|ram_block1a0~porta_datain_reg10 ; RegFile:registerFile|altsyncram:array_reg_rtl_1|altsyncram_sng1:auto_generated|ram_block1a10~porta_memory_reg0 ; divisor:decoder|state ; divisor:decoder|state ; 0.000        ; -0.022     ; 3.014      ;
; 2.786 ; RegFile:registerFile|altsyncram:array_reg_rtl_1|altsyncram_sng1:auto_generated|ram_block1a0~porta_datain_reg11 ; RegFile:registerFile|altsyncram:array_reg_rtl_1|altsyncram_sng1:auto_generated|ram_block1a11~porta_memory_reg0 ; divisor:decoder|state ; divisor:decoder|state ; 0.000        ; -0.022     ; 3.014      ;
; 2.786 ; RegFile:registerFile|altsyncram:array_reg_rtl_1|altsyncram_sng1:auto_generated|ram_block1a0~porta_datain_reg12 ; RegFile:registerFile|altsyncram:array_reg_rtl_1|altsyncram_sng1:auto_generated|ram_block1a12~porta_memory_reg0 ; divisor:decoder|state ; divisor:decoder|state ; 0.000        ; -0.022     ; 3.014      ;
; 2.786 ; RegFile:registerFile|altsyncram:array_reg_rtl_1|altsyncram_sng1:auto_generated|ram_block1a0~porta_datain_reg13 ; RegFile:registerFile|altsyncram:array_reg_rtl_1|altsyncram_sng1:auto_generated|ram_block1a13~porta_memory_reg0 ; divisor:decoder|state ; divisor:decoder|state ; 0.000        ; -0.022     ; 3.014      ;
; 2.786 ; RegFile:registerFile|altsyncram:array_reg_rtl_1|altsyncram_sng1:auto_generated|ram_block1a0~porta_datain_reg14 ; RegFile:registerFile|altsyncram:array_reg_rtl_1|altsyncram_sng1:auto_generated|ram_block1a14~porta_memory_reg0 ; divisor:decoder|state ; divisor:decoder|state ; 0.000        ; -0.022     ; 3.014      ;
; 2.786 ; RegFile:registerFile|altsyncram:array_reg_rtl_1|altsyncram_sng1:auto_generated|ram_block1a0~porta_datain_reg15 ; RegFile:registerFile|altsyncram:array_reg_rtl_1|altsyncram_sng1:auto_generated|ram_block1a15~porta_memory_reg0 ; divisor:decoder|state ; divisor:decoder|state ; 0.000        ; -0.022     ; 3.014      ;
; 2.786 ; RegFile:registerFile|altsyncram:array_reg_rtl_1|altsyncram_sng1:auto_generated|ram_block1a0~porta_datain_reg16 ; RegFile:registerFile|altsyncram:array_reg_rtl_1|altsyncram_sng1:auto_generated|ram_block1a16~porta_memory_reg0 ; divisor:decoder|state ; divisor:decoder|state ; 0.000        ; -0.022     ; 3.014      ;
; 2.786 ; RegFile:registerFile|altsyncram:array_reg_rtl_1|altsyncram_sng1:auto_generated|ram_block1a0~porta_datain_reg17 ; RegFile:registerFile|altsyncram:array_reg_rtl_1|altsyncram_sng1:auto_generated|ram_block1a17~porta_memory_reg0 ; divisor:decoder|state ; divisor:decoder|state ; 0.000        ; -0.022     ; 3.014      ;
; 2.786 ; RegFile:registerFile|altsyncram:array_reg_rtl_1|altsyncram_sng1:auto_generated|ram_block1a0~porta_datain_reg18 ; RegFile:registerFile|altsyncram:array_reg_rtl_1|altsyncram_sng1:auto_generated|ram_block1a18~porta_memory_reg0 ; divisor:decoder|state ; divisor:decoder|state ; 0.000        ; -0.022     ; 3.014      ;
; 2.786 ; RegFile:registerFile|altsyncram:array_reg_rtl_1|altsyncram_sng1:auto_generated|ram_block1a0~porta_datain_reg19 ; RegFile:registerFile|altsyncram:array_reg_rtl_1|altsyncram_sng1:auto_generated|ram_block1a19~porta_memory_reg0 ; divisor:decoder|state ; divisor:decoder|state ; 0.000        ; -0.022     ; 3.014      ;
; 2.786 ; RegFile:registerFile|altsyncram:array_reg_rtl_1|altsyncram_sng1:auto_generated|ram_block1a0~porta_datain_reg20 ; RegFile:registerFile|altsyncram:array_reg_rtl_1|altsyncram_sng1:auto_generated|ram_block1a20~porta_memory_reg0 ; divisor:decoder|state ; divisor:decoder|state ; 0.000        ; -0.022     ; 3.014      ;
; 2.786 ; RegFile:registerFile|altsyncram:array_reg_rtl_1|altsyncram_sng1:auto_generated|ram_block1a0~porta_datain_reg21 ; RegFile:registerFile|altsyncram:array_reg_rtl_1|altsyncram_sng1:auto_generated|ram_block1a21~porta_memory_reg0 ; divisor:decoder|state ; divisor:decoder|state ; 0.000        ; -0.022     ; 3.014      ;
; 2.786 ; RegFile:registerFile|altsyncram:array_reg_rtl_1|altsyncram_sng1:auto_generated|ram_block1a0~porta_datain_reg22 ; RegFile:registerFile|altsyncram:array_reg_rtl_1|altsyncram_sng1:auto_generated|ram_block1a22~porta_memory_reg0 ; divisor:decoder|state ; divisor:decoder|state ; 0.000        ; -0.022     ; 3.014      ;
; 2.786 ; RegFile:registerFile|altsyncram:array_reg_rtl_1|altsyncram_sng1:auto_generated|ram_block1a0~porta_datain_reg23 ; RegFile:registerFile|altsyncram:array_reg_rtl_1|altsyncram_sng1:auto_generated|ram_block1a23~porta_memory_reg0 ; divisor:decoder|state ; divisor:decoder|state ; 0.000        ; -0.022     ; 3.014      ;
; 2.786 ; RegFile:registerFile|altsyncram:array_reg_rtl_1|altsyncram_sng1:auto_generated|ram_block1a0~porta_datain_reg24 ; RegFile:registerFile|altsyncram:array_reg_rtl_1|altsyncram_sng1:auto_generated|ram_block1a24~porta_memory_reg0 ; divisor:decoder|state ; divisor:decoder|state ; 0.000        ; -0.022     ; 3.014      ;
; 2.786 ; RegFile:registerFile|altsyncram:array_reg_rtl_1|altsyncram_sng1:auto_generated|ram_block1a0~porta_datain_reg25 ; RegFile:registerFile|altsyncram:array_reg_rtl_1|altsyncram_sng1:auto_generated|ram_block1a25~porta_memory_reg0 ; divisor:decoder|state ; divisor:decoder|state ; 0.000        ; -0.022     ; 3.014      ;
; 2.786 ; RegFile:registerFile|altsyncram:array_reg_rtl_1|altsyncram_sng1:auto_generated|ram_block1a0~porta_datain_reg26 ; RegFile:registerFile|altsyncram:array_reg_rtl_1|altsyncram_sng1:auto_generated|ram_block1a26~porta_memory_reg0 ; divisor:decoder|state ; divisor:decoder|state ; 0.000        ; -0.022     ; 3.014      ;
; 2.786 ; RegFile:registerFile|altsyncram:array_reg_rtl_1|altsyncram_sng1:auto_generated|ram_block1a0~porta_datain_reg27 ; RegFile:registerFile|altsyncram:array_reg_rtl_1|altsyncram_sng1:auto_generated|ram_block1a27~porta_memory_reg0 ; divisor:decoder|state ; divisor:decoder|state ; 0.000        ; -0.022     ; 3.014      ;
; 2.786 ; RegFile:registerFile|altsyncram:array_reg_rtl_1|altsyncram_sng1:auto_generated|ram_block1a0~porta_datain_reg28 ; RegFile:registerFile|altsyncram:array_reg_rtl_1|altsyncram_sng1:auto_generated|ram_block1a28~porta_memory_reg0 ; divisor:decoder|state ; divisor:decoder|state ; 0.000        ; -0.022     ; 3.014      ;
; 2.786 ; RegFile:registerFile|altsyncram:array_reg_rtl_1|altsyncram_sng1:auto_generated|ram_block1a0~porta_datain_reg29 ; RegFile:registerFile|altsyncram:array_reg_rtl_1|altsyncram_sng1:auto_generated|ram_block1a29~porta_memory_reg0 ; divisor:decoder|state ; divisor:decoder|state ; 0.000        ; -0.022     ; 3.014      ;
; 2.786 ; RegFile:registerFile|altsyncram:array_reg_rtl_1|altsyncram_sng1:auto_generated|ram_block1a0~porta_datain_reg30 ; RegFile:registerFile|altsyncram:array_reg_rtl_1|altsyncram_sng1:auto_generated|ram_block1a30~porta_memory_reg0 ; divisor:decoder|state ; divisor:decoder|state ; 0.000        ; -0.022     ; 3.014      ;
; 2.786 ; RegFile:registerFile|altsyncram:array_reg_rtl_1|altsyncram_sng1:auto_generated|ram_block1a0~porta_datain_reg31 ; RegFile:registerFile|altsyncram:array_reg_rtl_1|altsyncram_sng1:auto_generated|ram_block1a31~porta_memory_reg0 ; divisor:decoder|state ; divisor:decoder|state ; 0.000        ; -0.022     ; 3.014      ;
; 5.971 ; RegFile:registerFile|altsyncram:array_reg_rtl_0|altsyncram_sng1:auto_generated|ram_block1a0~portb_address_reg2 ; Registro:regAluOut|temp[0]                                                                                     ; divisor:decoder|state ; divisor:decoder|state ; 0.000        ; -0.110     ; 6.147      ;
; 5.971 ; RegFile:registerFile|altsyncram:array_reg_rtl_0|altsyncram_sng1:auto_generated|ram_block1a0~portb_address_reg3 ; Registro:regAluOut|temp[0]                                                                                     ; divisor:decoder|state ; divisor:decoder|state ; 0.000        ; -0.110     ; 6.147      ;
; 6.947 ; RegFile:registerFile|altsyncram:array_reg_rtl_1|altsyncram_sng1:auto_generated|ram_block1a0~portb_address_reg1 ; Registro:regAluOut|temp[15]                                                                                    ; divisor:decoder|state ; divisor:decoder|state ; 0.000        ; -0.109     ; 7.124      ;
; 6.947 ; RegFile:registerFile|altsyncram:array_reg_rtl_1|altsyncram_sng1:auto_generated|ram_block1a0~portb_address_reg3 ; Registro:regAluOut|temp[15]                                                                                    ; divisor:decoder|state ; divisor:decoder|state ; 0.000        ; -0.109     ; 7.124      ;
; 7.053 ; RegFile:registerFile|altsyncram:array_reg_rtl_1|altsyncram_sng1:auto_generated|ram_block1a0~portb_address_reg1 ; Registro:regAluOut|temp[14]                                                                                    ; divisor:decoder|state ; divisor:decoder|state ; 0.000        ; -0.115     ; 7.224      ;
; 7.053 ; RegFile:registerFile|altsyncram:array_reg_rtl_1|altsyncram_sng1:auto_generated|ram_block1a0~portb_address_reg3 ; Registro:regAluOut|temp[14]                                                                                    ; divisor:decoder|state ; divisor:decoder|state ; 0.000        ; -0.115     ; 7.224      ;
; 7.208 ; RegFile:registerFile|altsyncram:array_reg_rtl_1|altsyncram_sng1:auto_generated|ram_block1a0~portb_address_reg1 ; Registro:regAluOut|temp[3]                                                                                     ; divisor:decoder|state ; divisor:decoder|state ; 0.000        ; -0.114     ; 7.380      ;
; 7.208 ; RegFile:registerFile|altsyncram:array_reg_rtl_1|altsyncram_sng1:auto_generated|ram_block1a0~portb_address_reg3 ; Registro:regAluOut|temp[3]                                                                                     ; divisor:decoder|state ; divisor:decoder|state ; 0.000        ; -0.114     ; 7.380      ;
; 7.295 ; RegFile:registerFile|altsyncram:array_reg_rtl_1|altsyncram_sng1:auto_generated|ram_block1a0~portb_address_reg1 ; Registro:regAluOut|temp[1]                                                                                     ; divisor:decoder|state ; divisor:decoder|state ; 0.000        ; -0.105     ; 7.476      ;
; 7.295 ; RegFile:registerFile|altsyncram:array_reg_rtl_1|altsyncram_sng1:auto_generated|ram_block1a0~portb_address_reg3 ; Registro:regAluOut|temp[1]                                                                                     ; divisor:decoder|state ; divisor:decoder|state ; 0.000        ; -0.105     ; 7.476      ;
; 7.298 ; RegFile:registerFile|altsyncram:array_reg_rtl_1|altsyncram_sng1:auto_generated|ram_block1a0~portb_address_reg1 ; Registro:regAluOut|temp[7]                                                                                     ; divisor:decoder|state ; divisor:decoder|state ; 0.000        ; -0.105     ; 7.479      ;
; 7.298 ; RegFile:registerFile|altsyncram:array_reg_rtl_1|altsyncram_sng1:auto_generated|ram_block1a0~portb_address_reg3 ; Registro:regAluOut|temp[7]                                                                                     ; divisor:decoder|state ; divisor:decoder|state ; 0.000        ; -0.105     ; 7.479      ;
; 7.339 ; RegFile:registerFile|altsyncram:array_reg_rtl_1|altsyncram_sng1:auto_generated|ram_block1a0~portb_address_reg1 ; Registro:regAluOut|temp[9]                                                                                     ; divisor:decoder|state ; divisor:decoder|state ; 0.000        ; -0.117     ; 7.508      ;
; 7.339 ; RegFile:registerFile|altsyncram:array_reg_rtl_1|altsyncram_sng1:auto_generated|ram_block1a0~portb_address_reg3 ; Registro:regAluOut|temp[9]                                                                                     ; divisor:decoder|state ; divisor:decoder|state ; 0.000        ; -0.117     ; 7.508      ;
; 7.404 ; RegFile:registerFile|altsyncram:array_reg_rtl_1|altsyncram_sng1:auto_generated|ram_block1a0~portb_address_reg1 ; Registro:regAluOut|temp[0]                                                                                     ; divisor:decoder|state ; divisor:decoder|state ; 0.000        ; -0.115     ; 7.575      ;
; 7.404 ; RegFile:registerFile|altsyncram:array_reg_rtl_1|altsyncram_sng1:auto_generated|ram_block1a0~portb_address_reg3 ; Registro:regAluOut|temp[0]                                                                                     ; divisor:decoder|state ; divisor:decoder|state ; 0.000        ; -0.115     ; 7.575      ;
; 7.460 ; RegFile:registerFile|altsyncram:array_reg_rtl_1|altsyncram_sng1:auto_generated|ram_block1a0~portb_address_reg1 ; Registro:regAluOut|temp[2]                                                                                     ; divisor:decoder|state ; divisor:decoder|state ; 0.000        ; -0.114     ; 7.632      ;
; 7.460 ; RegFile:registerFile|altsyncram:array_reg_rtl_1|altsyncram_sng1:auto_generated|ram_block1a0~portb_address_reg3 ; Registro:regAluOut|temp[2]                                                                                     ; divisor:decoder|state ; divisor:decoder|state ; 0.000        ; -0.114     ; 7.632      ;
; 7.463 ; RegFile:registerFile|altsyncram:array_reg_rtl_1|altsyncram_sng1:auto_generated|ram_block1a0~portb_address_reg1 ; Registro:regAluOut|temp[13]                                                                                    ; divisor:decoder|state ; divisor:decoder|state ; 0.000        ; -0.114     ; 7.635      ;
; 7.463 ; RegFile:registerFile|altsyncram:array_reg_rtl_1|altsyncram_sng1:auto_generated|ram_block1a0~portb_address_reg3 ; Registro:regAluOut|temp[13]                                                                                    ; divisor:decoder|state ; divisor:decoder|state ; 0.000        ; -0.114     ; 7.635      ;
; 7.482 ; RegFile:registerFile|altsyncram:array_reg_rtl_1|altsyncram_sng1:auto_generated|ram_block1a0~portb_address_reg1 ; Registro:regAluOut|temp[8]                                                                                     ; divisor:decoder|state ; divisor:decoder|state ; 0.000        ; -0.105     ; 7.663      ;
; 7.482 ; RegFile:registerFile|altsyncram:array_reg_rtl_1|altsyncram_sng1:auto_generated|ram_block1a0~portb_address_reg3 ; Registro:regAluOut|temp[8]                                                                                     ; divisor:decoder|state ; divisor:decoder|state ; 0.000        ; -0.105     ; 7.663      ;
; 7.491 ; RegFile:registerFile|altsyncram:array_reg_rtl_1|altsyncram_sng1:auto_generated|ram_block1a0~portb_address_reg1 ; Registro:regAluOut|temp[4]                                                                                     ; divisor:decoder|state ; divisor:decoder|state ; 0.000        ; -0.105     ; 7.672      ;
; 7.491 ; RegFile:registerFile|altsyncram:array_reg_rtl_1|altsyncram_sng1:auto_generated|ram_block1a0~portb_address_reg3 ; Registro:regAluOut|temp[4]                                                                                     ; divisor:decoder|state ; divisor:decoder|state ; 0.000        ; -0.105     ; 7.672      ;
; 7.517 ; RegFile:registerFile|altsyncram:array_reg_rtl_1|altsyncram_sng1:auto_generated|ram_block1a0~portb_address_reg1 ; Registro:regAluOut|temp[5]                                                                                     ; divisor:decoder|state ; divisor:decoder|state ; 0.000        ; -0.114     ; 7.689      ;
; 7.517 ; RegFile:registerFile|altsyncram:array_reg_rtl_1|altsyncram_sng1:auto_generated|ram_block1a0~portb_address_reg3 ; Registro:regAluOut|temp[5]                                                                                     ; divisor:decoder|state ; divisor:decoder|state ; 0.000        ; -0.114     ; 7.689      ;
; 7.647 ; RegFile:registerFile|altsyncram:array_reg_rtl_1|altsyncram_sng1:auto_generated|ram_block1a0~portb_address_reg1 ; Registro:regAluOut|temp[11]                                                                                    ; divisor:decoder|state ; divisor:decoder|state ; 0.000        ; -0.109     ; 7.824      ;
; 7.647 ; RegFile:registerFile|altsyncram:array_reg_rtl_1|altsyncram_sng1:auto_generated|ram_block1a0~portb_address_reg3 ; Registro:regAluOut|temp[11]                                                                                    ; divisor:decoder|state ; divisor:decoder|state ; 0.000        ; -0.109     ; 7.824      ;
; 7.719 ; RegFile:registerFile|altsyncram:array_reg_rtl_1|altsyncram_sng1:auto_generated|ram_block1a0~portb_address_reg1 ; Registro:regAluOut|temp[6]                                                                                     ; divisor:decoder|state ; divisor:decoder|state ; 0.000        ; -0.105     ; 7.900      ;
; 7.719 ; RegFile:registerFile|altsyncram:array_reg_rtl_1|altsyncram_sng1:auto_generated|ram_block1a0~portb_address_reg3 ; Registro:regAluOut|temp[6]                                                                                     ; divisor:decoder|state ; divisor:decoder|state ; 0.000        ; -0.105     ; 7.900      ;
; 7.811 ; RegFile:registerFile|altsyncram:array_reg_rtl_1|altsyncram_sng1:auto_generated|ram_block1a0~portb_address_reg1 ; Registro:regAluOut|temp[10]                                                                                    ; divisor:decoder|state ; divisor:decoder|state ; 0.000        ; -0.106     ; 7.991      ;
; 7.811 ; RegFile:registerFile|altsyncram:array_reg_rtl_1|altsyncram_sng1:auto_generated|ram_block1a0~portb_address_reg3 ; Registro:regAluOut|temp[10]                                                                                    ; divisor:decoder|state ; divisor:decoder|state ; 0.000        ; -0.106     ; 7.991      ;
; 7.863 ; RegFile:registerFile|altsyncram:array_reg_rtl_1|altsyncram_sng1:auto_generated|ram_block1a0~portb_address_reg1 ; Registro:regAluOut|temp[12]                                                                                    ; divisor:decoder|state ; divisor:decoder|state ; 0.000        ; -0.106     ; 8.043      ;
; 7.863 ; RegFile:registerFile|altsyncram:array_reg_rtl_1|altsyncram_sng1:auto_generated|ram_block1a0~portb_address_reg3 ; Registro:regAluOut|temp[12]                                                                                    ; divisor:decoder|state ; divisor:decoder|state ; 0.000        ; -0.106     ; 8.043      ;
; 8.370 ; RegFile:registerFile|altsyncram:array_reg_rtl_0|altsyncram_sng1:auto_generated|ram_block1a0~portb_address_reg2 ; Registro:regAluOut|temp[1]                                                                                     ; divisor:decoder|state ; divisor:decoder|state ; 0.000        ; -0.100     ; 8.556      ;
; 8.370 ; RegFile:registerFile|altsyncram:array_reg_rtl_0|altsyncram_sng1:auto_generated|ram_block1a0~portb_address_reg3 ; Registro:regAluOut|temp[1]                                                                                     ; divisor:decoder|state ; divisor:decoder|state ; 0.000        ; -0.100     ; 8.556      ;
; 8.713 ; RegFile:registerFile|altsyncram:array_reg_rtl_0|altsyncram_sng1:auto_generated|ram_block1a0~portb_address_reg2 ; Registro:regAluOut|temp[2]                                                                                     ; divisor:decoder|state ; divisor:decoder|state ; 0.000        ; -0.109     ; 8.890      ;
; 8.713 ; RegFile:registerFile|altsyncram:array_reg_rtl_0|altsyncram_sng1:auto_generated|ram_block1a0~portb_address_reg3 ; Registro:regAluOut|temp[2]                                                                                     ; divisor:decoder|state ; divisor:decoder|state ; 0.000        ; -0.109     ; 8.890      ;
; 9.066 ; RegFile:registerFile|altsyncram:array_reg_rtl_0|altsyncram_sng1:auto_generated|ram_block1a0~portb_address_reg2 ; Registro:regAluOut|temp[4]                                                                                     ; divisor:decoder|state ; divisor:decoder|state ; 0.000        ; -0.100     ; 9.252      ;
; 9.066 ; RegFile:registerFile|altsyncram:array_reg_rtl_0|altsyncram_sng1:auto_generated|ram_block1a0~portb_address_reg3 ; Registro:regAluOut|temp[4]                                                                                     ; divisor:decoder|state ; divisor:decoder|state ; 0.000        ; -0.100     ; 9.252      ;
; 9.427 ; RegFile:registerFile|altsyncram:array_reg_rtl_0|altsyncram_sng1:auto_generated|ram_block1a0~portb_address_reg2 ; Registro:regAluOut|temp[6]                                                                                     ; divisor:decoder|state ; divisor:decoder|state ; 0.000        ; -0.100     ; 9.613      ;
; 9.427 ; RegFile:registerFile|altsyncram:array_reg_rtl_0|altsyncram_sng1:auto_generated|ram_block1a0~portb_address_reg3 ; Registro:regAluOut|temp[6]                                                                                     ; divisor:decoder|state ; divisor:decoder|state ; 0.000        ; -0.100     ; 9.613      ;
+-------+----------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------+-----------------------+-----------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Minimum Pulse Width: 'divisor:decoder|state'                                                                                                                                                         ;
+--------+--------------+----------------+------------------+-----------------------+------------+----------------------------------------------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock                 ; Clock Edge ; Target                                                                                                         ;
+--------+--------------+----------------+------------------+-----------------------+------------+----------------------------------------------------------------------------------------------------------------+
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; divisor:decoder|state ; Rise       ; RegFile:registerFile|altsyncram:array_reg_rtl_0|altsyncram_sng1:auto_generated|ram_block1a0~porta_address_reg0 ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; divisor:decoder|state ; Rise       ; RegFile:registerFile|altsyncram:array_reg_rtl_0|altsyncram_sng1:auto_generated|ram_block1a0~porta_address_reg0 ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; divisor:decoder|state ; Rise       ; RegFile:registerFile|altsyncram:array_reg_rtl_0|altsyncram_sng1:auto_generated|ram_block1a0~porta_address_reg1 ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; divisor:decoder|state ; Rise       ; RegFile:registerFile|altsyncram:array_reg_rtl_0|altsyncram_sng1:auto_generated|ram_block1a0~porta_address_reg1 ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; divisor:decoder|state ; Rise       ; RegFile:registerFile|altsyncram:array_reg_rtl_0|altsyncram_sng1:auto_generated|ram_block1a0~porta_address_reg2 ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; divisor:decoder|state ; Rise       ; RegFile:registerFile|altsyncram:array_reg_rtl_0|altsyncram_sng1:auto_generated|ram_block1a0~porta_address_reg2 ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; divisor:decoder|state ; Rise       ; RegFile:registerFile|altsyncram:array_reg_rtl_0|altsyncram_sng1:auto_generated|ram_block1a0~porta_address_reg3 ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; divisor:decoder|state ; Rise       ; RegFile:registerFile|altsyncram:array_reg_rtl_0|altsyncram_sng1:auto_generated|ram_block1a0~porta_address_reg3 ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; divisor:decoder|state ; Rise       ; RegFile:registerFile|altsyncram:array_reg_rtl_0|altsyncram_sng1:auto_generated|ram_block1a0~porta_address_reg4 ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; divisor:decoder|state ; Rise       ; RegFile:registerFile|altsyncram:array_reg_rtl_0|altsyncram_sng1:auto_generated|ram_block1a0~porta_address_reg4 ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; divisor:decoder|state ; Rise       ; RegFile:registerFile|altsyncram:array_reg_rtl_0|altsyncram_sng1:auto_generated|ram_block1a0~porta_datain_reg10 ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; divisor:decoder|state ; Rise       ; RegFile:registerFile|altsyncram:array_reg_rtl_0|altsyncram_sng1:auto_generated|ram_block1a0~porta_datain_reg10 ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; divisor:decoder|state ; Rise       ; RegFile:registerFile|altsyncram:array_reg_rtl_0|altsyncram_sng1:auto_generated|ram_block1a0~porta_datain_reg11 ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; divisor:decoder|state ; Rise       ; RegFile:registerFile|altsyncram:array_reg_rtl_0|altsyncram_sng1:auto_generated|ram_block1a0~porta_datain_reg11 ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; divisor:decoder|state ; Rise       ; RegFile:registerFile|altsyncram:array_reg_rtl_0|altsyncram_sng1:auto_generated|ram_block1a0~porta_datain_reg12 ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; divisor:decoder|state ; Rise       ; RegFile:registerFile|altsyncram:array_reg_rtl_0|altsyncram_sng1:auto_generated|ram_block1a0~porta_datain_reg12 ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; divisor:decoder|state ; Rise       ; RegFile:registerFile|altsyncram:array_reg_rtl_0|altsyncram_sng1:auto_generated|ram_block1a0~porta_datain_reg13 ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; divisor:decoder|state ; Rise       ; RegFile:registerFile|altsyncram:array_reg_rtl_0|altsyncram_sng1:auto_generated|ram_block1a0~porta_datain_reg13 ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; divisor:decoder|state ; Rise       ; RegFile:registerFile|altsyncram:array_reg_rtl_0|altsyncram_sng1:auto_generated|ram_block1a0~porta_datain_reg14 ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; divisor:decoder|state ; Rise       ; RegFile:registerFile|altsyncram:array_reg_rtl_0|altsyncram_sng1:auto_generated|ram_block1a0~porta_datain_reg14 ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; divisor:decoder|state ; Rise       ; RegFile:registerFile|altsyncram:array_reg_rtl_0|altsyncram_sng1:auto_generated|ram_block1a0~porta_datain_reg15 ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; divisor:decoder|state ; Rise       ; RegFile:registerFile|altsyncram:array_reg_rtl_0|altsyncram_sng1:auto_generated|ram_block1a0~porta_datain_reg15 ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; divisor:decoder|state ; Rise       ; RegFile:registerFile|altsyncram:array_reg_rtl_0|altsyncram_sng1:auto_generated|ram_block1a0~porta_datain_reg16 ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; divisor:decoder|state ; Rise       ; RegFile:registerFile|altsyncram:array_reg_rtl_0|altsyncram_sng1:auto_generated|ram_block1a0~porta_datain_reg16 ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; divisor:decoder|state ; Rise       ; RegFile:registerFile|altsyncram:array_reg_rtl_0|altsyncram_sng1:auto_generated|ram_block1a0~porta_datain_reg17 ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; divisor:decoder|state ; Rise       ; RegFile:registerFile|altsyncram:array_reg_rtl_0|altsyncram_sng1:auto_generated|ram_block1a0~porta_datain_reg17 ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; divisor:decoder|state ; Rise       ; RegFile:registerFile|altsyncram:array_reg_rtl_0|altsyncram_sng1:auto_generated|ram_block1a0~porta_datain_reg18 ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; divisor:decoder|state ; Rise       ; RegFile:registerFile|altsyncram:array_reg_rtl_0|altsyncram_sng1:auto_generated|ram_block1a0~porta_datain_reg18 ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; divisor:decoder|state ; Rise       ; RegFile:registerFile|altsyncram:array_reg_rtl_0|altsyncram_sng1:auto_generated|ram_block1a0~porta_datain_reg19 ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; divisor:decoder|state ; Rise       ; RegFile:registerFile|altsyncram:array_reg_rtl_0|altsyncram_sng1:auto_generated|ram_block1a0~porta_datain_reg19 ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; divisor:decoder|state ; Rise       ; RegFile:registerFile|altsyncram:array_reg_rtl_0|altsyncram_sng1:auto_generated|ram_block1a0~porta_datain_reg2  ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; divisor:decoder|state ; Rise       ; RegFile:registerFile|altsyncram:array_reg_rtl_0|altsyncram_sng1:auto_generated|ram_block1a0~porta_datain_reg2  ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; divisor:decoder|state ; Rise       ; RegFile:registerFile|altsyncram:array_reg_rtl_0|altsyncram_sng1:auto_generated|ram_block1a0~porta_datain_reg20 ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; divisor:decoder|state ; Rise       ; RegFile:registerFile|altsyncram:array_reg_rtl_0|altsyncram_sng1:auto_generated|ram_block1a0~porta_datain_reg20 ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; divisor:decoder|state ; Rise       ; RegFile:registerFile|altsyncram:array_reg_rtl_0|altsyncram_sng1:auto_generated|ram_block1a0~porta_datain_reg21 ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; divisor:decoder|state ; Rise       ; RegFile:registerFile|altsyncram:array_reg_rtl_0|altsyncram_sng1:auto_generated|ram_block1a0~porta_datain_reg21 ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; divisor:decoder|state ; Rise       ; RegFile:registerFile|altsyncram:array_reg_rtl_0|altsyncram_sng1:auto_generated|ram_block1a0~porta_datain_reg22 ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; divisor:decoder|state ; Rise       ; RegFile:registerFile|altsyncram:array_reg_rtl_0|altsyncram_sng1:auto_generated|ram_block1a0~porta_datain_reg22 ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; divisor:decoder|state ; Rise       ; RegFile:registerFile|altsyncram:array_reg_rtl_0|altsyncram_sng1:auto_generated|ram_block1a0~porta_datain_reg23 ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; divisor:decoder|state ; Rise       ; RegFile:registerFile|altsyncram:array_reg_rtl_0|altsyncram_sng1:auto_generated|ram_block1a0~porta_datain_reg23 ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; divisor:decoder|state ; Rise       ; RegFile:registerFile|altsyncram:array_reg_rtl_0|altsyncram_sng1:auto_generated|ram_block1a0~porta_datain_reg24 ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; divisor:decoder|state ; Rise       ; RegFile:registerFile|altsyncram:array_reg_rtl_0|altsyncram_sng1:auto_generated|ram_block1a0~porta_datain_reg24 ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; divisor:decoder|state ; Rise       ; RegFile:registerFile|altsyncram:array_reg_rtl_0|altsyncram_sng1:auto_generated|ram_block1a0~porta_datain_reg25 ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; divisor:decoder|state ; Rise       ; RegFile:registerFile|altsyncram:array_reg_rtl_0|altsyncram_sng1:auto_generated|ram_block1a0~porta_datain_reg25 ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; divisor:decoder|state ; Rise       ; RegFile:registerFile|altsyncram:array_reg_rtl_0|altsyncram_sng1:auto_generated|ram_block1a0~porta_datain_reg26 ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; divisor:decoder|state ; Rise       ; RegFile:registerFile|altsyncram:array_reg_rtl_0|altsyncram_sng1:auto_generated|ram_block1a0~porta_datain_reg26 ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; divisor:decoder|state ; Rise       ; RegFile:registerFile|altsyncram:array_reg_rtl_0|altsyncram_sng1:auto_generated|ram_block1a0~porta_datain_reg27 ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; divisor:decoder|state ; Rise       ; RegFile:registerFile|altsyncram:array_reg_rtl_0|altsyncram_sng1:auto_generated|ram_block1a0~porta_datain_reg27 ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; divisor:decoder|state ; Rise       ; RegFile:registerFile|altsyncram:array_reg_rtl_0|altsyncram_sng1:auto_generated|ram_block1a0~porta_datain_reg28 ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; divisor:decoder|state ; Rise       ; RegFile:registerFile|altsyncram:array_reg_rtl_0|altsyncram_sng1:auto_generated|ram_block1a0~porta_datain_reg28 ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; divisor:decoder|state ; Rise       ; RegFile:registerFile|altsyncram:array_reg_rtl_0|altsyncram_sng1:auto_generated|ram_block1a0~porta_datain_reg29 ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; divisor:decoder|state ; Rise       ; RegFile:registerFile|altsyncram:array_reg_rtl_0|altsyncram_sng1:auto_generated|ram_block1a0~porta_datain_reg29 ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; divisor:decoder|state ; Rise       ; RegFile:registerFile|altsyncram:array_reg_rtl_0|altsyncram_sng1:auto_generated|ram_block1a0~porta_datain_reg30 ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; divisor:decoder|state ; Rise       ; RegFile:registerFile|altsyncram:array_reg_rtl_0|altsyncram_sng1:auto_generated|ram_block1a0~porta_datain_reg30 ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; divisor:decoder|state ; Rise       ; RegFile:registerFile|altsyncram:array_reg_rtl_0|altsyncram_sng1:auto_generated|ram_block1a0~porta_datain_reg31 ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; divisor:decoder|state ; Rise       ; RegFile:registerFile|altsyncram:array_reg_rtl_0|altsyncram_sng1:auto_generated|ram_block1a0~porta_datain_reg31 ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; divisor:decoder|state ; Rise       ; RegFile:registerFile|altsyncram:array_reg_rtl_0|altsyncram_sng1:auto_generated|ram_block1a0~porta_datain_reg4  ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; divisor:decoder|state ; Rise       ; RegFile:registerFile|altsyncram:array_reg_rtl_0|altsyncram_sng1:auto_generated|ram_block1a0~porta_datain_reg4  ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; divisor:decoder|state ; Rise       ; RegFile:registerFile|altsyncram:array_reg_rtl_0|altsyncram_sng1:auto_generated|ram_block1a0~porta_datain_reg5  ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; divisor:decoder|state ; Rise       ; RegFile:registerFile|altsyncram:array_reg_rtl_0|altsyncram_sng1:auto_generated|ram_block1a0~porta_datain_reg5  ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; divisor:decoder|state ; Rise       ; RegFile:registerFile|altsyncram:array_reg_rtl_0|altsyncram_sng1:auto_generated|ram_block1a0~porta_datain_reg6  ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; divisor:decoder|state ; Rise       ; RegFile:registerFile|altsyncram:array_reg_rtl_0|altsyncram_sng1:auto_generated|ram_block1a0~porta_datain_reg6  ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; divisor:decoder|state ; Rise       ; RegFile:registerFile|altsyncram:array_reg_rtl_0|altsyncram_sng1:auto_generated|ram_block1a0~porta_datain_reg7  ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; divisor:decoder|state ; Rise       ; RegFile:registerFile|altsyncram:array_reg_rtl_0|altsyncram_sng1:auto_generated|ram_block1a0~porta_datain_reg7  ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; divisor:decoder|state ; Rise       ; RegFile:registerFile|altsyncram:array_reg_rtl_0|altsyncram_sng1:auto_generated|ram_block1a0~porta_datain_reg8  ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; divisor:decoder|state ; Rise       ; RegFile:registerFile|altsyncram:array_reg_rtl_0|altsyncram_sng1:auto_generated|ram_block1a0~porta_datain_reg8  ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; divisor:decoder|state ; Rise       ; RegFile:registerFile|altsyncram:array_reg_rtl_0|altsyncram_sng1:auto_generated|ram_block1a0~porta_datain_reg9  ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; divisor:decoder|state ; Rise       ; RegFile:registerFile|altsyncram:array_reg_rtl_0|altsyncram_sng1:auto_generated|ram_block1a0~porta_datain_reg9  ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; divisor:decoder|state ; Rise       ; RegFile:registerFile|altsyncram:array_reg_rtl_0|altsyncram_sng1:auto_generated|ram_block1a0~porta_we_reg       ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; divisor:decoder|state ; Rise       ; RegFile:registerFile|altsyncram:array_reg_rtl_0|altsyncram_sng1:auto_generated|ram_block1a0~porta_we_reg       ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; divisor:decoder|state ; Rise       ; RegFile:registerFile|altsyncram:array_reg_rtl_0|altsyncram_sng1:auto_generated|ram_block1a0~portb_address_reg2 ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; divisor:decoder|state ; Rise       ; RegFile:registerFile|altsyncram:array_reg_rtl_0|altsyncram_sng1:auto_generated|ram_block1a0~portb_address_reg2 ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; divisor:decoder|state ; Rise       ; RegFile:registerFile|altsyncram:array_reg_rtl_0|altsyncram_sng1:auto_generated|ram_block1a0~portb_address_reg3 ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; divisor:decoder|state ; Rise       ; RegFile:registerFile|altsyncram:array_reg_rtl_0|altsyncram_sng1:auto_generated|ram_block1a0~portb_address_reg3 ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; divisor:decoder|state ; Rise       ; RegFile:registerFile|altsyncram:array_reg_rtl_0|altsyncram_sng1:auto_generated|ram_block1a10~porta_memory_reg0 ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; divisor:decoder|state ; Rise       ; RegFile:registerFile|altsyncram:array_reg_rtl_0|altsyncram_sng1:auto_generated|ram_block1a10~porta_memory_reg0 ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; divisor:decoder|state ; Rise       ; RegFile:registerFile|altsyncram:array_reg_rtl_0|altsyncram_sng1:auto_generated|ram_block1a11~porta_memory_reg0 ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; divisor:decoder|state ; Rise       ; RegFile:registerFile|altsyncram:array_reg_rtl_0|altsyncram_sng1:auto_generated|ram_block1a11~porta_memory_reg0 ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; divisor:decoder|state ; Rise       ; RegFile:registerFile|altsyncram:array_reg_rtl_0|altsyncram_sng1:auto_generated|ram_block1a12~porta_memory_reg0 ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; divisor:decoder|state ; Rise       ; RegFile:registerFile|altsyncram:array_reg_rtl_0|altsyncram_sng1:auto_generated|ram_block1a12~porta_memory_reg0 ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; divisor:decoder|state ; Rise       ; RegFile:registerFile|altsyncram:array_reg_rtl_0|altsyncram_sng1:auto_generated|ram_block1a13~porta_memory_reg0 ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; divisor:decoder|state ; Rise       ; RegFile:registerFile|altsyncram:array_reg_rtl_0|altsyncram_sng1:auto_generated|ram_block1a13~porta_memory_reg0 ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; divisor:decoder|state ; Rise       ; RegFile:registerFile|altsyncram:array_reg_rtl_0|altsyncram_sng1:auto_generated|ram_block1a14~porta_memory_reg0 ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; divisor:decoder|state ; Rise       ; RegFile:registerFile|altsyncram:array_reg_rtl_0|altsyncram_sng1:auto_generated|ram_block1a14~porta_memory_reg0 ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; divisor:decoder|state ; Rise       ; RegFile:registerFile|altsyncram:array_reg_rtl_0|altsyncram_sng1:auto_generated|ram_block1a15~porta_memory_reg0 ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; divisor:decoder|state ; Rise       ; RegFile:registerFile|altsyncram:array_reg_rtl_0|altsyncram_sng1:auto_generated|ram_block1a15~porta_memory_reg0 ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; divisor:decoder|state ; Rise       ; RegFile:registerFile|altsyncram:array_reg_rtl_0|altsyncram_sng1:auto_generated|ram_block1a16~porta_memory_reg0 ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; divisor:decoder|state ; Rise       ; RegFile:registerFile|altsyncram:array_reg_rtl_0|altsyncram_sng1:auto_generated|ram_block1a16~porta_memory_reg0 ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; divisor:decoder|state ; Rise       ; RegFile:registerFile|altsyncram:array_reg_rtl_0|altsyncram_sng1:auto_generated|ram_block1a17~porta_memory_reg0 ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; divisor:decoder|state ; Rise       ; RegFile:registerFile|altsyncram:array_reg_rtl_0|altsyncram_sng1:auto_generated|ram_block1a17~porta_memory_reg0 ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; divisor:decoder|state ; Rise       ; RegFile:registerFile|altsyncram:array_reg_rtl_0|altsyncram_sng1:auto_generated|ram_block1a18~porta_memory_reg0 ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; divisor:decoder|state ; Rise       ; RegFile:registerFile|altsyncram:array_reg_rtl_0|altsyncram_sng1:auto_generated|ram_block1a18~porta_memory_reg0 ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; divisor:decoder|state ; Rise       ; RegFile:registerFile|altsyncram:array_reg_rtl_0|altsyncram_sng1:auto_generated|ram_block1a19~porta_memory_reg0 ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; divisor:decoder|state ; Rise       ; RegFile:registerFile|altsyncram:array_reg_rtl_0|altsyncram_sng1:auto_generated|ram_block1a19~porta_memory_reg0 ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; divisor:decoder|state ; Rise       ; RegFile:registerFile|altsyncram:array_reg_rtl_0|altsyncram_sng1:auto_generated|ram_block1a20~porta_memory_reg0 ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; divisor:decoder|state ; Rise       ; RegFile:registerFile|altsyncram:array_reg_rtl_0|altsyncram_sng1:auto_generated|ram_block1a20~porta_memory_reg0 ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; divisor:decoder|state ; Rise       ; RegFile:registerFile|altsyncram:array_reg_rtl_0|altsyncram_sng1:auto_generated|ram_block1a21~porta_memory_reg0 ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; divisor:decoder|state ; Rise       ; RegFile:registerFile|altsyncram:array_reg_rtl_0|altsyncram_sng1:auto_generated|ram_block1a21~porta_memory_reg0 ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; divisor:decoder|state ; Rise       ; RegFile:registerFile|altsyncram:array_reg_rtl_0|altsyncram_sng1:auto_generated|ram_block1a22~porta_memory_reg0 ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; divisor:decoder|state ; Rise       ; RegFile:registerFile|altsyncram:array_reg_rtl_0|altsyncram_sng1:auto_generated|ram_block1a22~porta_memory_reg0 ;
+--------+--------------+----------------+------------------+-----------------------+------------+----------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------+
; Slow Model Minimum Pulse Width: 'clk'                                                                  ;
+--------+--------------+----------------+------------------+-------+------------+-----------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock ; Clock Edge ; Target                ;
+--------+--------------+----------------+------------------+-------+------------+-----------------------+
; -1.631 ; 1.000        ; 2.631          ; Port Rate        ; clk   ; Rise       ; clk                   ;
; -0.611 ; 0.500        ; 1.111          ; High Pulse Width ; clk   ; Rise       ; divisor:decoder|state ;
; -0.611 ; 0.500        ; 1.111          ; Low Pulse Width  ; clk   ; Rise       ; divisor:decoder|state ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clk   ; Rise       ; clk|combout           ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clk   ; Rise       ; clk|combout           ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clk   ; Rise       ; decoder|state|clk     ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clk   ; Rise       ; decoder|state|clk     ;
+--------+--------------+----------------+------------------+-------+------------+-----------------------+


+--------------------------------------------------------------------------------------------+
; Setup Times                                                                                ;
+-----------+-----------------------+---------+---------+------------+-----------------------+
; Data Port ; Clock Port            ; Rise    ; Fall    ; Clock Edge ; Clock Reference       ;
+-----------+-----------------------+---------+---------+------------+-----------------------+
; memToReg  ; divisor:decoder|state ; 3.358   ; 3.358   ; Rise       ; divisor:decoder|state ;
; muxA      ; divisor:decoder|state ; 130.823 ; 130.823 ; Rise       ; divisor:decoder|state ;
; muxB[*]   ; divisor:decoder|state ; 132.695 ; 132.695 ; Rise       ; divisor:decoder|state ;
;  muxB[0]  ; divisor:decoder|state ; 132.695 ; 132.695 ; Rise       ; divisor:decoder|state ;
;  muxB[1]  ; divisor:decoder|state ; 132.637 ; 132.637 ; Rise       ; divisor:decoder|state ;
; regDst    ; divisor:decoder|state ; 2.693   ; 2.693   ; Rise       ; divisor:decoder|state ;
; regWrite  ; divisor:decoder|state ; 1.385   ; 1.385   ; Rise       ; divisor:decoder|state ;
+-----------+-----------------------+---------+---------+------------+-----------------------+


+------------------------------------------------------------------------------------------+
; Hold Times                                                                               ;
+-----------+-----------------------+--------+--------+------------+-----------------------+
; Data Port ; Clock Port            ; Rise   ; Fall   ; Clock Edge ; Clock Reference       ;
+-----------+-----------------------+--------+--------+------------+-----------------------+
; memToReg  ; divisor:decoder|state ; -0.283 ; -0.283 ; Rise       ; divisor:decoder|state ;
; muxA      ; divisor:decoder|state ; -1.410 ; -1.410 ; Rise       ; divisor:decoder|state ;
; muxB[*]   ; divisor:decoder|state ; -2.498 ; -2.498 ; Rise       ; divisor:decoder|state ;
;  muxB[0]  ; divisor:decoder|state ; -3.484 ; -3.484 ; Rise       ; divisor:decoder|state ;
;  muxB[1]  ; divisor:decoder|state ; -2.498 ; -2.498 ; Rise       ; divisor:decoder|state ;
; regDst    ; divisor:decoder|state ; -0.377 ; -0.377 ; Rise       ; divisor:decoder|state ;
; regWrite  ; divisor:decoder|state ; -0.462 ; -0.462 ; Rise       ; divisor:decoder|state ;
+-----------+-----------------------+--------+--------+------------+-----------------------+


+------------------------------------------------------------------------------------------------+
; Clock to Output Times                                                                          ;
+-------------------+-----------------------+-------+-------+------------+-----------------------+
; Data Port         ; Clock Port            ; Rise  ; Fall  ; Clock Edge ; Clock Reference       ;
+-------------------+-----------------------+-------+-------+------------+-----------------------+
; salidaPrueba[*]   ; divisor:decoder|state ; 8.213 ; 8.213 ; Rise       ; divisor:decoder|state ;
;  salidaPrueba[0]  ; divisor:decoder|state ; 7.453 ; 7.453 ; Rise       ; divisor:decoder|state ;
;  salidaPrueba[1]  ; divisor:decoder|state ; 7.077 ; 7.077 ; Rise       ; divisor:decoder|state ;
;  salidaPrueba[2]  ; divisor:decoder|state ; 7.398 ; 7.398 ; Rise       ; divisor:decoder|state ;
;  salidaPrueba[3]  ; divisor:decoder|state ; 7.428 ; 7.428 ; Rise       ; divisor:decoder|state ;
;  salidaPrueba[4]  ; divisor:decoder|state ; 7.855 ; 7.855 ; Rise       ; divisor:decoder|state ;
;  salidaPrueba[5]  ; divisor:decoder|state ; 7.022 ; 7.022 ; Rise       ; divisor:decoder|state ;
;  salidaPrueba[6]  ; divisor:decoder|state ; 7.464 ; 7.464 ; Rise       ; divisor:decoder|state ;
;  salidaPrueba[7]  ; divisor:decoder|state ; 7.500 ; 7.500 ; Rise       ; divisor:decoder|state ;
;  salidaPrueba[8]  ; divisor:decoder|state ; 7.064 ; 7.064 ; Rise       ; divisor:decoder|state ;
;  salidaPrueba[9]  ; divisor:decoder|state ; 7.322 ; 7.322 ; Rise       ; divisor:decoder|state ;
;  salidaPrueba[10] ; divisor:decoder|state ; 7.489 ; 7.489 ; Rise       ; divisor:decoder|state ;
;  salidaPrueba[11] ; divisor:decoder|state ; 7.434 ; 7.434 ; Rise       ; divisor:decoder|state ;
;  salidaPrueba[12] ; divisor:decoder|state ; 8.213 ; 8.213 ; Rise       ; divisor:decoder|state ;
;  salidaPrueba[13] ; divisor:decoder|state ; 7.747 ; 7.747 ; Rise       ; divisor:decoder|state ;
;  salidaPrueba[14] ; divisor:decoder|state ; 7.103 ; 7.103 ; Rise       ; divisor:decoder|state ;
;  salidaPrueba[15] ; divisor:decoder|state ; 7.297 ; 7.297 ; Rise       ; divisor:decoder|state ;
+-------------------+-----------------------+-------+-------+------------+-----------------------+


+------------------------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                                  ;
+-------------------+-----------------------+-------+-------+------------+-----------------------+
; Data Port         ; Clock Port            ; Rise  ; Fall  ; Clock Edge ; Clock Reference       ;
+-------------------+-----------------------+-------+-------+------------+-----------------------+
; salidaPrueba[*]   ; divisor:decoder|state ; 7.022 ; 7.022 ; Rise       ; divisor:decoder|state ;
;  salidaPrueba[0]  ; divisor:decoder|state ; 7.453 ; 7.453 ; Rise       ; divisor:decoder|state ;
;  salidaPrueba[1]  ; divisor:decoder|state ; 7.077 ; 7.077 ; Rise       ; divisor:decoder|state ;
;  salidaPrueba[2]  ; divisor:decoder|state ; 7.398 ; 7.398 ; Rise       ; divisor:decoder|state ;
;  salidaPrueba[3]  ; divisor:decoder|state ; 7.428 ; 7.428 ; Rise       ; divisor:decoder|state ;
;  salidaPrueba[4]  ; divisor:decoder|state ; 7.855 ; 7.855 ; Rise       ; divisor:decoder|state ;
;  salidaPrueba[5]  ; divisor:decoder|state ; 7.022 ; 7.022 ; Rise       ; divisor:decoder|state ;
;  salidaPrueba[6]  ; divisor:decoder|state ; 7.464 ; 7.464 ; Rise       ; divisor:decoder|state ;
;  salidaPrueba[7]  ; divisor:decoder|state ; 7.500 ; 7.500 ; Rise       ; divisor:decoder|state ;
;  salidaPrueba[8]  ; divisor:decoder|state ; 7.064 ; 7.064 ; Rise       ; divisor:decoder|state ;
;  salidaPrueba[9]  ; divisor:decoder|state ; 7.322 ; 7.322 ; Rise       ; divisor:decoder|state ;
;  salidaPrueba[10] ; divisor:decoder|state ; 7.489 ; 7.489 ; Rise       ; divisor:decoder|state ;
;  salidaPrueba[11] ; divisor:decoder|state ; 7.434 ; 7.434 ; Rise       ; divisor:decoder|state ;
;  salidaPrueba[12] ; divisor:decoder|state ; 8.213 ; 8.213 ; Rise       ; divisor:decoder|state ;
;  salidaPrueba[13] ; divisor:decoder|state ; 7.747 ; 7.747 ; Rise       ; divisor:decoder|state ;
;  salidaPrueba[14] ; divisor:decoder|state ; 7.103 ; 7.103 ; Rise       ; divisor:decoder|state ;
;  salidaPrueba[15] ; divisor:decoder|state ; 7.297 ; 7.297 ; Rise       ; divisor:decoder|state ;
+-------------------+-----------------------+-------+-------+------------+-----------------------+


+-------------------------------------------------+
; Fast Model Setup Summary                        ;
+-----------------------+---------+---------------+
; Clock                 ; Slack   ; End Point TNS ;
+-----------------------+---------+---------------+
; divisor:decoder|state ; -53.667 ; -941.241      ;
; clk                   ; 1.343   ; 0.000         ;
+-----------------------+---------+---------------+


+------------------------------------------------+
; Fast Model Hold Summary                        ;
+-----------------------+--------+---------------+
; Clock                 ; Slack  ; End Point TNS ;
+-----------------------+--------+---------------+
; clk                   ; -0.963 ; -0.963        ;
; divisor:decoder|state ; 2.321  ; 0.000         ;
+-----------------------+--------+---------------+


-------------------------------
; Fast Model Recovery Summary ;
-------------------------------
No paths to report.


------------------------------
; Fast Model Removal Summary ;
------------------------------
No paths to report.


+------------------------------------------------+
; Fast Model Minimum Pulse Width Summary         ;
+-----------------------+--------+---------------+
; Clock                 ; Slack  ; End Point TNS ;
+-----------------------+--------+---------------+
; divisor:decoder|state ; -1.627 ; -445.528      ;
; clk                   ; -1.380 ; -2.380        ;
+-----------------------+--------+---------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Setup: 'divisor:decoder|state'                                                                                                                                                                                                                                                                                          ;
+---------+----------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------+-----------------------+-----------------------+--------------+------------+------------+
; Slack   ; From Node                                                                                                      ; To Node                                                                                                        ; Launch Clock          ; Latch Clock           ; Relationship ; Clock Skew ; Data Delay ;
+---------+----------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------+-----------------------+-----------------------+--------------+------------+------------+
; -53.667 ; RegFile:registerFile|altsyncram:array_reg_rtl_1|altsyncram_sng1:auto_generated|ram_block1a0~portb_address_reg1 ; Registro:regAluOut|temp[10]                                                                                    ; divisor:decoder|state ; divisor:decoder|state ; 1.000        ; -0.062     ; 54.637     ;
; -53.667 ; RegFile:registerFile|altsyncram:array_reg_rtl_1|altsyncram_sng1:auto_generated|ram_block1a0~portb_address_reg3 ; Registro:regAluOut|temp[10]                                                                                    ; divisor:decoder|state ; divisor:decoder|state ; 1.000        ; -0.062     ; 54.637     ;
; -53.664 ; RegFile:registerFile|altsyncram:array_reg_rtl_1|altsyncram_sng1:auto_generated|ram_block1a0~portb_address_reg1 ; Registro:regAluOut|temp[12]                                                                                    ; divisor:decoder|state ; divisor:decoder|state ; 1.000        ; -0.062     ; 54.634     ;
; -53.664 ; RegFile:registerFile|altsyncram:array_reg_rtl_1|altsyncram_sng1:auto_generated|ram_block1a0~portb_address_reg3 ; Registro:regAluOut|temp[12]                                                                                    ; divisor:decoder|state ; divisor:decoder|state ; 1.000        ; -0.062     ; 54.634     ;
; -53.605 ; RegFile:registerFile|altsyncram:array_reg_rtl_1|altsyncram_sng1:auto_generated|ram_block1a0~portb_address_reg1 ; Registro:regAluOut|temp[14]                                                                                    ; divisor:decoder|state ; divisor:decoder|state ; 1.000        ; -0.070     ; 54.567     ;
; -53.605 ; RegFile:registerFile|altsyncram:array_reg_rtl_1|altsyncram_sng1:auto_generated|ram_block1a0~portb_address_reg3 ; Registro:regAluOut|temp[14]                                                                                    ; divisor:decoder|state ; divisor:decoder|state ; 1.000        ; -0.070     ; 54.567     ;
; -53.604 ; RegFile:registerFile|altsyncram:array_reg_rtl_1|altsyncram_sng1:auto_generated|ram_block1a0~portb_address_reg1 ; Registro:regAluOut|temp[8]                                                                                     ; divisor:decoder|state ; divisor:decoder|state ; 1.000        ; -0.061     ; 54.575     ;
; -53.604 ; RegFile:registerFile|altsyncram:array_reg_rtl_1|altsyncram_sng1:auto_generated|ram_block1a0~portb_address_reg3 ; Registro:regAluOut|temp[8]                                                                                     ; divisor:decoder|state ; divisor:decoder|state ; 1.000        ; -0.061     ; 54.575     ;
; -53.572 ; RegFile:registerFile|altsyncram:array_reg_rtl_1|altsyncram_sng1:auto_generated|ram_block1a0~portb_address_reg1 ; Registro:regAluOut|temp[11]                                                                                    ; divisor:decoder|state ; divisor:decoder|state ; 1.000        ; -0.065     ; 54.539     ;
; -53.572 ; RegFile:registerFile|altsyncram:array_reg_rtl_1|altsyncram_sng1:auto_generated|ram_block1a0~portb_address_reg3 ; Registro:regAluOut|temp[11]                                                                                    ; divisor:decoder|state ; divisor:decoder|state ; 1.000        ; -0.065     ; 54.539     ;
; -53.568 ; RegFile:registerFile|altsyncram:array_reg_rtl_1|altsyncram_sng1:auto_generated|ram_block1a0~portb_address_reg1 ; Registro:regAluOut|temp[1]                                                                                     ; divisor:decoder|state ; divisor:decoder|state ; 1.000        ; -0.061     ; 54.539     ;
; -53.568 ; RegFile:registerFile|altsyncram:array_reg_rtl_1|altsyncram_sng1:auto_generated|ram_block1a0~portb_address_reg1 ; Registro:regAluOut|temp[7]                                                                                     ; divisor:decoder|state ; divisor:decoder|state ; 1.000        ; -0.061     ; 54.539     ;
; -53.568 ; RegFile:registerFile|altsyncram:array_reg_rtl_1|altsyncram_sng1:auto_generated|ram_block1a0~portb_address_reg3 ; Registro:regAluOut|temp[1]                                                                                     ; divisor:decoder|state ; divisor:decoder|state ; 1.000        ; -0.061     ; 54.539     ;
; -53.568 ; RegFile:registerFile|altsyncram:array_reg_rtl_1|altsyncram_sng1:auto_generated|ram_block1a0~portb_address_reg3 ; Registro:regAluOut|temp[7]                                                                                     ; divisor:decoder|state ; divisor:decoder|state ; 1.000        ; -0.061     ; 54.539     ;
; -53.566 ; RegFile:registerFile|altsyncram:array_reg_rtl_1|altsyncram_sng1:auto_generated|ram_block1a0~portb_address_reg1 ; Registro:regAluOut|temp[4]                                                                                     ; divisor:decoder|state ; divisor:decoder|state ; 1.000        ; -0.061     ; 54.537     ;
; -53.566 ; RegFile:registerFile|altsyncram:array_reg_rtl_1|altsyncram_sng1:auto_generated|ram_block1a0~portb_address_reg3 ; Registro:regAluOut|temp[4]                                                                                     ; divisor:decoder|state ; divisor:decoder|state ; 1.000        ; -0.061     ; 54.537     ;
; -53.565 ; RegFile:registerFile|altsyncram:array_reg_rtl_1|altsyncram_sng1:auto_generated|ram_block1a0~portb_address_reg1 ; Registro:regAluOut|temp[6]                                                                                     ; divisor:decoder|state ; divisor:decoder|state ; 1.000        ; -0.061     ; 54.536     ;
; -53.565 ; RegFile:registerFile|altsyncram:array_reg_rtl_1|altsyncram_sng1:auto_generated|ram_block1a0~portb_address_reg3 ; Registro:regAluOut|temp[6]                                                                                     ; divisor:decoder|state ; divisor:decoder|state ; 1.000        ; -0.061     ; 54.536     ;
; -53.543 ; RegFile:registerFile|altsyncram:array_reg_rtl_1|altsyncram_sng1:auto_generated|ram_block1a0~portb_address_reg1 ; Registro:regAluOut|temp[15]                                                                                    ; divisor:decoder|state ; divisor:decoder|state ; 1.000        ; -0.065     ; 54.510     ;
; -53.543 ; RegFile:registerFile|altsyncram:array_reg_rtl_1|altsyncram_sng1:auto_generated|ram_block1a0~portb_address_reg3 ; Registro:regAluOut|temp[15]                                                                                    ; divisor:decoder|state ; divisor:decoder|state ; 1.000        ; -0.065     ; 54.510     ;
; -53.522 ; RegFile:registerFile|altsyncram:array_reg_rtl_1|altsyncram_sng1:auto_generated|ram_block1a0~portb_address_reg1 ; Registro:regAluOut|temp[9]                                                                                     ; divisor:decoder|state ; divisor:decoder|state ; 1.000        ; -0.072     ; 54.482     ;
; -53.522 ; RegFile:registerFile|altsyncram:array_reg_rtl_1|altsyncram_sng1:auto_generated|ram_block1a0~portb_address_reg3 ; Registro:regAluOut|temp[9]                                                                                     ; divisor:decoder|state ; divisor:decoder|state ; 1.000        ; -0.072     ; 54.482     ;
; -53.436 ; RegFile:registerFile|altsyncram:array_reg_rtl_1|altsyncram_sng1:auto_generated|ram_block1a0~portb_address_reg1 ; Registro:regAluOut|temp[2]                                                                                     ; divisor:decoder|state ; divisor:decoder|state ; 1.000        ; -0.070     ; 54.398     ;
; -53.436 ; RegFile:registerFile|altsyncram:array_reg_rtl_1|altsyncram_sng1:auto_generated|ram_block1a0~portb_address_reg1 ; Registro:regAluOut|temp[13]                                                                                    ; divisor:decoder|state ; divisor:decoder|state ; 1.000        ; -0.070     ; 54.398     ;
; -53.436 ; RegFile:registerFile|altsyncram:array_reg_rtl_1|altsyncram_sng1:auto_generated|ram_block1a0~portb_address_reg3 ; Registro:regAluOut|temp[2]                                                                                     ; divisor:decoder|state ; divisor:decoder|state ; 1.000        ; -0.070     ; 54.398     ;
; -53.436 ; RegFile:registerFile|altsyncram:array_reg_rtl_1|altsyncram_sng1:auto_generated|ram_block1a0~portb_address_reg3 ; Registro:regAluOut|temp[13]                                                                                    ; divisor:decoder|state ; divisor:decoder|state ; 1.000        ; -0.070     ; 54.398     ;
; -53.435 ; RegFile:registerFile|altsyncram:array_reg_rtl_1|altsyncram_sng1:auto_generated|ram_block1a0~portb_address_reg1 ; Registro:regAluOut|temp[3]                                                                                     ; divisor:decoder|state ; divisor:decoder|state ; 1.000        ; -0.070     ; 54.397     ;
; -53.435 ; RegFile:registerFile|altsyncram:array_reg_rtl_1|altsyncram_sng1:auto_generated|ram_block1a0~portb_address_reg3 ; Registro:regAluOut|temp[3]                                                                                     ; divisor:decoder|state ; divisor:decoder|state ; 1.000        ; -0.070     ; 54.397     ;
; -53.429 ; RegFile:registerFile|altsyncram:array_reg_rtl_1|altsyncram_sng1:auto_generated|ram_block1a0~portb_address_reg1 ; Registro:regAluOut|temp[5]                                                                                     ; divisor:decoder|state ; divisor:decoder|state ; 1.000        ; -0.070     ; 54.391     ;
; -53.429 ; RegFile:registerFile|altsyncram:array_reg_rtl_1|altsyncram_sng1:auto_generated|ram_block1a0~portb_address_reg3 ; Registro:regAluOut|temp[5]                                                                                     ; divisor:decoder|state ; divisor:decoder|state ; 1.000        ; -0.070     ; 54.391     ;
; -53.381 ; RegFile:registerFile|altsyncram:array_reg_rtl_1|altsyncram_sng1:auto_generated|ram_block1a0~portb_address_reg1 ; Registro:regAluOut|temp[0]                                                                                     ; divisor:decoder|state ; divisor:decoder|state ; 1.000        ; -0.070     ; 54.343     ;
; -53.381 ; RegFile:registerFile|altsyncram:array_reg_rtl_1|altsyncram_sng1:auto_generated|ram_block1a0~portb_address_reg3 ; Registro:regAluOut|temp[0]                                                                                     ; divisor:decoder|state ; divisor:decoder|state ; 1.000        ; -0.070     ; 54.343     ;
; -51.782 ; RegFile:registerFile|altsyncram:array_reg_rtl_0|altsyncram_sng1:auto_generated|ram_block1a0~portb_address_reg2 ; Registro:regAluOut|temp[10]                                                                                    ; divisor:decoder|state ; divisor:decoder|state ; 1.000        ; -0.059     ; 52.755     ;
; -51.782 ; RegFile:registerFile|altsyncram:array_reg_rtl_0|altsyncram_sng1:auto_generated|ram_block1a0~portb_address_reg3 ; Registro:regAluOut|temp[10]                                                                                    ; divisor:decoder|state ; divisor:decoder|state ; 1.000        ; -0.059     ; 52.755     ;
; -51.779 ; RegFile:registerFile|altsyncram:array_reg_rtl_0|altsyncram_sng1:auto_generated|ram_block1a0~portb_address_reg2 ; Registro:regAluOut|temp[12]                                                                                    ; divisor:decoder|state ; divisor:decoder|state ; 1.000        ; -0.059     ; 52.752     ;
; -51.779 ; RegFile:registerFile|altsyncram:array_reg_rtl_0|altsyncram_sng1:auto_generated|ram_block1a0~portb_address_reg3 ; Registro:regAluOut|temp[12]                                                                                    ; divisor:decoder|state ; divisor:decoder|state ; 1.000        ; -0.059     ; 52.752     ;
; -51.720 ; RegFile:registerFile|altsyncram:array_reg_rtl_0|altsyncram_sng1:auto_generated|ram_block1a0~portb_address_reg2 ; Registro:regAluOut|temp[14]                                                                                    ; divisor:decoder|state ; divisor:decoder|state ; 1.000        ; -0.067     ; 52.685     ;
; -51.720 ; RegFile:registerFile|altsyncram:array_reg_rtl_0|altsyncram_sng1:auto_generated|ram_block1a0~portb_address_reg3 ; Registro:regAluOut|temp[14]                                                                                    ; divisor:decoder|state ; divisor:decoder|state ; 1.000        ; -0.067     ; 52.685     ;
; -51.719 ; RegFile:registerFile|altsyncram:array_reg_rtl_0|altsyncram_sng1:auto_generated|ram_block1a0~portb_address_reg2 ; Registro:regAluOut|temp[8]                                                                                     ; divisor:decoder|state ; divisor:decoder|state ; 1.000        ; -0.058     ; 52.693     ;
; -51.719 ; RegFile:registerFile|altsyncram:array_reg_rtl_0|altsyncram_sng1:auto_generated|ram_block1a0~portb_address_reg3 ; Registro:regAluOut|temp[8]                                                                                     ; divisor:decoder|state ; divisor:decoder|state ; 1.000        ; -0.058     ; 52.693     ;
; -51.687 ; RegFile:registerFile|altsyncram:array_reg_rtl_0|altsyncram_sng1:auto_generated|ram_block1a0~portb_address_reg2 ; Registro:regAluOut|temp[11]                                                                                    ; divisor:decoder|state ; divisor:decoder|state ; 1.000        ; -0.062     ; 52.657     ;
; -51.687 ; RegFile:registerFile|altsyncram:array_reg_rtl_0|altsyncram_sng1:auto_generated|ram_block1a0~portb_address_reg3 ; Registro:regAluOut|temp[11]                                                                                    ; divisor:decoder|state ; divisor:decoder|state ; 1.000        ; -0.062     ; 52.657     ;
; -51.683 ; RegFile:registerFile|altsyncram:array_reg_rtl_0|altsyncram_sng1:auto_generated|ram_block1a0~portb_address_reg2 ; Registro:regAluOut|temp[1]                                                                                     ; divisor:decoder|state ; divisor:decoder|state ; 1.000        ; -0.058     ; 52.657     ;
; -51.683 ; RegFile:registerFile|altsyncram:array_reg_rtl_0|altsyncram_sng1:auto_generated|ram_block1a0~portb_address_reg2 ; Registro:regAluOut|temp[7]                                                                                     ; divisor:decoder|state ; divisor:decoder|state ; 1.000        ; -0.058     ; 52.657     ;
; -51.683 ; RegFile:registerFile|altsyncram:array_reg_rtl_0|altsyncram_sng1:auto_generated|ram_block1a0~portb_address_reg3 ; Registro:regAluOut|temp[1]                                                                                     ; divisor:decoder|state ; divisor:decoder|state ; 1.000        ; -0.058     ; 52.657     ;
; -51.683 ; RegFile:registerFile|altsyncram:array_reg_rtl_0|altsyncram_sng1:auto_generated|ram_block1a0~portb_address_reg3 ; Registro:regAluOut|temp[7]                                                                                     ; divisor:decoder|state ; divisor:decoder|state ; 1.000        ; -0.058     ; 52.657     ;
; -51.681 ; RegFile:registerFile|altsyncram:array_reg_rtl_0|altsyncram_sng1:auto_generated|ram_block1a0~portb_address_reg2 ; Registro:regAluOut|temp[4]                                                                                     ; divisor:decoder|state ; divisor:decoder|state ; 1.000        ; -0.058     ; 52.655     ;
; -51.681 ; RegFile:registerFile|altsyncram:array_reg_rtl_0|altsyncram_sng1:auto_generated|ram_block1a0~portb_address_reg3 ; Registro:regAluOut|temp[4]                                                                                     ; divisor:decoder|state ; divisor:decoder|state ; 1.000        ; -0.058     ; 52.655     ;
; -51.680 ; RegFile:registerFile|altsyncram:array_reg_rtl_0|altsyncram_sng1:auto_generated|ram_block1a0~portb_address_reg2 ; Registro:regAluOut|temp[6]                                                                                     ; divisor:decoder|state ; divisor:decoder|state ; 1.000        ; -0.058     ; 52.654     ;
; -51.680 ; RegFile:registerFile|altsyncram:array_reg_rtl_0|altsyncram_sng1:auto_generated|ram_block1a0~portb_address_reg3 ; Registro:regAluOut|temp[6]                                                                                     ; divisor:decoder|state ; divisor:decoder|state ; 1.000        ; -0.058     ; 52.654     ;
; -51.658 ; RegFile:registerFile|altsyncram:array_reg_rtl_0|altsyncram_sng1:auto_generated|ram_block1a0~portb_address_reg2 ; Registro:regAluOut|temp[15]                                                                                    ; divisor:decoder|state ; divisor:decoder|state ; 1.000        ; -0.062     ; 52.628     ;
; -51.658 ; RegFile:registerFile|altsyncram:array_reg_rtl_0|altsyncram_sng1:auto_generated|ram_block1a0~portb_address_reg3 ; Registro:regAluOut|temp[15]                                                                                    ; divisor:decoder|state ; divisor:decoder|state ; 1.000        ; -0.062     ; 52.628     ;
; -51.637 ; RegFile:registerFile|altsyncram:array_reg_rtl_0|altsyncram_sng1:auto_generated|ram_block1a0~portb_address_reg2 ; Registro:regAluOut|temp[9]                                                                                     ; divisor:decoder|state ; divisor:decoder|state ; 1.000        ; -0.069     ; 52.600     ;
; -51.637 ; RegFile:registerFile|altsyncram:array_reg_rtl_0|altsyncram_sng1:auto_generated|ram_block1a0~portb_address_reg3 ; Registro:regAluOut|temp[9]                                                                                     ; divisor:decoder|state ; divisor:decoder|state ; 1.000        ; -0.069     ; 52.600     ;
; -51.551 ; RegFile:registerFile|altsyncram:array_reg_rtl_0|altsyncram_sng1:auto_generated|ram_block1a0~portb_address_reg2 ; Registro:regAluOut|temp[2]                                                                                     ; divisor:decoder|state ; divisor:decoder|state ; 1.000        ; -0.067     ; 52.516     ;
; -51.551 ; RegFile:registerFile|altsyncram:array_reg_rtl_0|altsyncram_sng1:auto_generated|ram_block1a0~portb_address_reg2 ; Registro:regAluOut|temp[13]                                                                                    ; divisor:decoder|state ; divisor:decoder|state ; 1.000        ; -0.067     ; 52.516     ;
; -51.551 ; RegFile:registerFile|altsyncram:array_reg_rtl_0|altsyncram_sng1:auto_generated|ram_block1a0~portb_address_reg3 ; Registro:regAluOut|temp[2]                                                                                     ; divisor:decoder|state ; divisor:decoder|state ; 1.000        ; -0.067     ; 52.516     ;
; -51.551 ; RegFile:registerFile|altsyncram:array_reg_rtl_0|altsyncram_sng1:auto_generated|ram_block1a0~portb_address_reg3 ; Registro:regAluOut|temp[13]                                                                                    ; divisor:decoder|state ; divisor:decoder|state ; 1.000        ; -0.067     ; 52.516     ;
; -51.550 ; RegFile:registerFile|altsyncram:array_reg_rtl_0|altsyncram_sng1:auto_generated|ram_block1a0~portb_address_reg2 ; Registro:regAluOut|temp[3]                                                                                     ; divisor:decoder|state ; divisor:decoder|state ; 1.000        ; -0.067     ; 52.515     ;
; -51.550 ; RegFile:registerFile|altsyncram:array_reg_rtl_0|altsyncram_sng1:auto_generated|ram_block1a0~portb_address_reg3 ; Registro:regAluOut|temp[3]                                                                                     ; divisor:decoder|state ; divisor:decoder|state ; 1.000        ; -0.067     ; 52.515     ;
; -51.544 ; RegFile:registerFile|altsyncram:array_reg_rtl_0|altsyncram_sng1:auto_generated|ram_block1a0~portb_address_reg2 ; Registro:regAluOut|temp[5]                                                                                     ; divisor:decoder|state ; divisor:decoder|state ; 1.000        ; -0.067     ; 52.509     ;
; -51.544 ; RegFile:registerFile|altsyncram:array_reg_rtl_0|altsyncram_sng1:auto_generated|ram_block1a0~portb_address_reg3 ; Registro:regAluOut|temp[5]                                                                                     ; divisor:decoder|state ; divisor:decoder|state ; 1.000        ; -0.067     ; 52.509     ;
; -51.496 ; RegFile:registerFile|altsyncram:array_reg_rtl_0|altsyncram_sng1:auto_generated|ram_block1a0~portb_address_reg2 ; Registro:regAluOut|temp[0]                                                                                     ; divisor:decoder|state ; divisor:decoder|state ; 1.000        ; -0.067     ; 52.461     ;
; -51.496 ; RegFile:registerFile|altsyncram:array_reg_rtl_0|altsyncram_sng1:auto_generated|ram_block1a0~portb_address_reg3 ; Registro:regAluOut|temp[0]                                                                                     ; divisor:decoder|state ; divisor:decoder|state ; 1.000        ; -0.067     ; 52.461     ;
; -1.460  ; RegFile:registerFile|altsyncram:array_reg_rtl_0|altsyncram_sng1:auto_generated|ram_block1a0~porta_datain_reg2  ; RegFile:registerFile|altsyncram:array_reg_rtl_0|altsyncram_sng1:auto_generated|ram_block1a2~porta_memory_reg0  ; divisor:decoder|state ; divisor:decoder|state ; 1.000        ; -0.017     ; 2.442      ;
; -1.460  ; RegFile:registerFile|altsyncram:array_reg_rtl_0|altsyncram_sng1:auto_generated|ram_block1a0~porta_datain_reg4  ; RegFile:registerFile|altsyncram:array_reg_rtl_0|altsyncram_sng1:auto_generated|ram_block1a4~porta_memory_reg0  ; divisor:decoder|state ; divisor:decoder|state ; 1.000        ; -0.017     ; 2.442      ;
; -1.460  ; RegFile:registerFile|altsyncram:array_reg_rtl_0|altsyncram_sng1:auto_generated|ram_block1a0~porta_datain_reg5  ; RegFile:registerFile|altsyncram:array_reg_rtl_0|altsyncram_sng1:auto_generated|ram_block1a5~porta_memory_reg0  ; divisor:decoder|state ; divisor:decoder|state ; 1.000        ; -0.017     ; 2.442      ;
; -1.460  ; RegFile:registerFile|altsyncram:array_reg_rtl_0|altsyncram_sng1:auto_generated|ram_block1a0~porta_datain_reg6  ; RegFile:registerFile|altsyncram:array_reg_rtl_0|altsyncram_sng1:auto_generated|ram_block1a6~porta_memory_reg0  ; divisor:decoder|state ; divisor:decoder|state ; 1.000        ; -0.017     ; 2.442      ;
; -1.460  ; RegFile:registerFile|altsyncram:array_reg_rtl_0|altsyncram_sng1:auto_generated|ram_block1a0~porta_datain_reg7  ; RegFile:registerFile|altsyncram:array_reg_rtl_0|altsyncram_sng1:auto_generated|ram_block1a7~porta_memory_reg0  ; divisor:decoder|state ; divisor:decoder|state ; 1.000        ; -0.017     ; 2.442      ;
; -1.460  ; RegFile:registerFile|altsyncram:array_reg_rtl_0|altsyncram_sng1:auto_generated|ram_block1a0~porta_datain_reg8  ; RegFile:registerFile|altsyncram:array_reg_rtl_0|altsyncram_sng1:auto_generated|ram_block1a8~porta_memory_reg0  ; divisor:decoder|state ; divisor:decoder|state ; 1.000        ; -0.017     ; 2.442      ;
; -1.460  ; RegFile:registerFile|altsyncram:array_reg_rtl_0|altsyncram_sng1:auto_generated|ram_block1a0~porta_datain_reg9  ; RegFile:registerFile|altsyncram:array_reg_rtl_0|altsyncram_sng1:auto_generated|ram_block1a9~porta_memory_reg0  ; divisor:decoder|state ; divisor:decoder|state ; 1.000        ; -0.017     ; 2.442      ;
; -1.460  ; RegFile:registerFile|altsyncram:array_reg_rtl_0|altsyncram_sng1:auto_generated|ram_block1a0~porta_datain_reg10 ; RegFile:registerFile|altsyncram:array_reg_rtl_0|altsyncram_sng1:auto_generated|ram_block1a10~porta_memory_reg0 ; divisor:decoder|state ; divisor:decoder|state ; 1.000        ; -0.017     ; 2.442      ;
; -1.460  ; RegFile:registerFile|altsyncram:array_reg_rtl_0|altsyncram_sng1:auto_generated|ram_block1a0~porta_datain_reg11 ; RegFile:registerFile|altsyncram:array_reg_rtl_0|altsyncram_sng1:auto_generated|ram_block1a11~porta_memory_reg0 ; divisor:decoder|state ; divisor:decoder|state ; 1.000        ; -0.017     ; 2.442      ;
; -1.460  ; RegFile:registerFile|altsyncram:array_reg_rtl_0|altsyncram_sng1:auto_generated|ram_block1a0~porta_datain_reg12 ; RegFile:registerFile|altsyncram:array_reg_rtl_0|altsyncram_sng1:auto_generated|ram_block1a12~porta_memory_reg0 ; divisor:decoder|state ; divisor:decoder|state ; 1.000        ; -0.017     ; 2.442      ;
; -1.460  ; RegFile:registerFile|altsyncram:array_reg_rtl_0|altsyncram_sng1:auto_generated|ram_block1a0~porta_datain_reg13 ; RegFile:registerFile|altsyncram:array_reg_rtl_0|altsyncram_sng1:auto_generated|ram_block1a13~porta_memory_reg0 ; divisor:decoder|state ; divisor:decoder|state ; 1.000        ; -0.017     ; 2.442      ;
; -1.460  ; RegFile:registerFile|altsyncram:array_reg_rtl_0|altsyncram_sng1:auto_generated|ram_block1a0~porta_datain_reg14 ; RegFile:registerFile|altsyncram:array_reg_rtl_0|altsyncram_sng1:auto_generated|ram_block1a14~porta_memory_reg0 ; divisor:decoder|state ; divisor:decoder|state ; 1.000        ; -0.017     ; 2.442      ;
; -1.460  ; RegFile:registerFile|altsyncram:array_reg_rtl_0|altsyncram_sng1:auto_generated|ram_block1a0~porta_datain_reg15 ; RegFile:registerFile|altsyncram:array_reg_rtl_0|altsyncram_sng1:auto_generated|ram_block1a15~porta_memory_reg0 ; divisor:decoder|state ; divisor:decoder|state ; 1.000        ; -0.017     ; 2.442      ;
; -1.460  ; RegFile:registerFile|altsyncram:array_reg_rtl_0|altsyncram_sng1:auto_generated|ram_block1a0~porta_datain_reg16 ; RegFile:registerFile|altsyncram:array_reg_rtl_0|altsyncram_sng1:auto_generated|ram_block1a16~porta_memory_reg0 ; divisor:decoder|state ; divisor:decoder|state ; 1.000        ; -0.017     ; 2.442      ;
; -1.460  ; RegFile:registerFile|altsyncram:array_reg_rtl_0|altsyncram_sng1:auto_generated|ram_block1a0~porta_datain_reg17 ; RegFile:registerFile|altsyncram:array_reg_rtl_0|altsyncram_sng1:auto_generated|ram_block1a17~porta_memory_reg0 ; divisor:decoder|state ; divisor:decoder|state ; 1.000        ; -0.017     ; 2.442      ;
; -1.460  ; RegFile:registerFile|altsyncram:array_reg_rtl_0|altsyncram_sng1:auto_generated|ram_block1a0~porta_datain_reg18 ; RegFile:registerFile|altsyncram:array_reg_rtl_0|altsyncram_sng1:auto_generated|ram_block1a18~porta_memory_reg0 ; divisor:decoder|state ; divisor:decoder|state ; 1.000        ; -0.017     ; 2.442      ;
; -1.460  ; RegFile:registerFile|altsyncram:array_reg_rtl_0|altsyncram_sng1:auto_generated|ram_block1a0~porta_datain_reg19 ; RegFile:registerFile|altsyncram:array_reg_rtl_0|altsyncram_sng1:auto_generated|ram_block1a19~porta_memory_reg0 ; divisor:decoder|state ; divisor:decoder|state ; 1.000        ; -0.017     ; 2.442      ;
; -1.460  ; RegFile:registerFile|altsyncram:array_reg_rtl_0|altsyncram_sng1:auto_generated|ram_block1a0~porta_datain_reg20 ; RegFile:registerFile|altsyncram:array_reg_rtl_0|altsyncram_sng1:auto_generated|ram_block1a20~porta_memory_reg0 ; divisor:decoder|state ; divisor:decoder|state ; 1.000        ; -0.017     ; 2.442      ;
; -1.460  ; RegFile:registerFile|altsyncram:array_reg_rtl_0|altsyncram_sng1:auto_generated|ram_block1a0~porta_datain_reg21 ; RegFile:registerFile|altsyncram:array_reg_rtl_0|altsyncram_sng1:auto_generated|ram_block1a21~porta_memory_reg0 ; divisor:decoder|state ; divisor:decoder|state ; 1.000        ; -0.017     ; 2.442      ;
; -1.460  ; RegFile:registerFile|altsyncram:array_reg_rtl_0|altsyncram_sng1:auto_generated|ram_block1a0~porta_datain_reg22 ; RegFile:registerFile|altsyncram:array_reg_rtl_0|altsyncram_sng1:auto_generated|ram_block1a22~porta_memory_reg0 ; divisor:decoder|state ; divisor:decoder|state ; 1.000        ; -0.017     ; 2.442      ;
; -1.460  ; RegFile:registerFile|altsyncram:array_reg_rtl_0|altsyncram_sng1:auto_generated|ram_block1a0~porta_datain_reg23 ; RegFile:registerFile|altsyncram:array_reg_rtl_0|altsyncram_sng1:auto_generated|ram_block1a23~porta_memory_reg0 ; divisor:decoder|state ; divisor:decoder|state ; 1.000        ; -0.017     ; 2.442      ;
; -1.460  ; RegFile:registerFile|altsyncram:array_reg_rtl_0|altsyncram_sng1:auto_generated|ram_block1a0~porta_datain_reg24 ; RegFile:registerFile|altsyncram:array_reg_rtl_0|altsyncram_sng1:auto_generated|ram_block1a24~porta_memory_reg0 ; divisor:decoder|state ; divisor:decoder|state ; 1.000        ; -0.017     ; 2.442      ;
; -1.460  ; RegFile:registerFile|altsyncram:array_reg_rtl_0|altsyncram_sng1:auto_generated|ram_block1a0~porta_datain_reg25 ; RegFile:registerFile|altsyncram:array_reg_rtl_0|altsyncram_sng1:auto_generated|ram_block1a25~porta_memory_reg0 ; divisor:decoder|state ; divisor:decoder|state ; 1.000        ; -0.017     ; 2.442      ;
; -1.460  ; RegFile:registerFile|altsyncram:array_reg_rtl_0|altsyncram_sng1:auto_generated|ram_block1a0~porta_datain_reg26 ; RegFile:registerFile|altsyncram:array_reg_rtl_0|altsyncram_sng1:auto_generated|ram_block1a26~porta_memory_reg0 ; divisor:decoder|state ; divisor:decoder|state ; 1.000        ; -0.017     ; 2.442      ;
; -1.460  ; RegFile:registerFile|altsyncram:array_reg_rtl_0|altsyncram_sng1:auto_generated|ram_block1a0~porta_datain_reg27 ; RegFile:registerFile|altsyncram:array_reg_rtl_0|altsyncram_sng1:auto_generated|ram_block1a27~porta_memory_reg0 ; divisor:decoder|state ; divisor:decoder|state ; 1.000        ; -0.017     ; 2.442      ;
; -1.460  ; RegFile:registerFile|altsyncram:array_reg_rtl_0|altsyncram_sng1:auto_generated|ram_block1a0~porta_datain_reg28 ; RegFile:registerFile|altsyncram:array_reg_rtl_0|altsyncram_sng1:auto_generated|ram_block1a28~porta_memory_reg0 ; divisor:decoder|state ; divisor:decoder|state ; 1.000        ; -0.017     ; 2.442      ;
; -1.460  ; RegFile:registerFile|altsyncram:array_reg_rtl_0|altsyncram_sng1:auto_generated|ram_block1a0~porta_datain_reg29 ; RegFile:registerFile|altsyncram:array_reg_rtl_0|altsyncram_sng1:auto_generated|ram_block1a29~porta_memory_reg0 ; divisor:decoder|state ; divisor:decoder|state ; 1.000        ; -0.017     ; 2.442      ;
; -1.460  ; RegFile:registerFile|altsyncram:array_reg_rtl_0|altsyncram_sng1:auto_generated|ram_block1a0~porta_datain_reg30 ; RegFile:registerFile|altsyncram:array_reg_rtl_0|altsyncram_sng1:auto_generated|ram_block1a30~porta_memory_reg0 ; divisor:decoder|state ; divisor:decoder|state ; 1.000        ; -0.017     ; 2.442      ;
; -1.460  ; RegFile:registerFile|altsyncram:array_reg_rtl_0|altsyncram_sng1:auto_generated|ram_block1a0~porta_datain_reg31 ; RegFile:registerFile|altsyncram:array_reg_rtl_0|altsyncram_sng1:auto_generated|ram_block1a31~porta_memory_reg0 ; divisor:decoder|state ; divisor:decoder|state ; 1.000        ; -0.017     ; 2.442      ;
; -1.460  ; RegFile:registerFile|altsyncram:array_reg_rtl_1|altsyncram_sng1:auto_generated|ram_block1a0~porta_datain_reg2  ; RegFile:registerFile|altsyncram:array_reg_rtl_1|altsyncram_sng1:auto_generated|ram_block1a2~porta_memory_reg0  ; divisor:decoder|state ; divisor:decoder|state ; 1.000        ; -0.017     ; 2.442      ;
; -1.460  ; RegFile:registerFile|altsyncram:array_reg_rtl_1|altsyncram_sng1:auto_generated|ram_block1a0~porta_datain_reg4  ; RegFile:registerFile|altsyncram:array_reg_rtl_1|altsyncram_sng1:auto_generated|ram_block1a4~porta_memory_reg0  ; divisor:decoder|state ; divisor:decoder|state ; 1.000        ; -0.017     ; 2.442      ;
; -1.460  ; RegFile:registerFile|altsyncram:array_reg_rtl_1|altsyncram_sng1:auto_generated|ram_block1a0~porta_datain_reg5  ; RegFile:registerFile|altsyncram:array_reg_rtl_1|altsyncram_sng1:auto_generated|ram_block1a5~porta_memory_reg0  ; divisor:decoder|state ; divisor:decoder|state ; 1.000        ; -0.017     ; 2.442      ;
; -1.460  ; RegFile:registerFile|altsyncram:array_reg_rtl_1|altsyncram_sng1:auto_generated|ram_block1a0~porta_datain_reg6  ; RegFile:registerFile|altsyncram:array_reg_rtl_1|altsyncram_sng1:auto_generated|ram_block1a6~porta_memory_reg0  ; divisor:decoder|state ; divisor:decoder|state ; 1.000        ; -0.017     ; 2.442      ;
; -1.460  ; RegFile:registerFile|altsyncram:array_reg_rtl_1|altsyncram_sng1:auto_generated|ram_block1a0~porta_datain_reg7  ; RegFile:registerFile|altsyncram:array_reg_rtl_1|altsyncram_sng1:auto_generated|ram_block1a7~porta_memory_reg0  ; divisor:decoder|state ; divisor:decoder|state ; 1.000        ; -0.017     ; 2.442      ;
; -1.460  ; RegFile:registerFile|altsyncram:array_reg_rtl_1|altsyncram_sng1:auto_generated|ram_block1a0~porta_datain_reg8  ; RegFile:registerFile|altsyncram:array_reg_rtl_1|altsyncram_sng1:auto_generated|ram_block1a8~porta_memory_reg0  ; divisor:decoder|state ; divisor:decoder|state ; 1.000        ; -0.017     ; 2.442      ;
; -1.460  ; RegFile:registerFile|altsyncram:array_reg_rtl_1|altsyncram_sng1:auto_generated|ram_block1a0~porta_datain_reg9  ; RegFile:registerFile|altsyncram:array_reg_rtl_1|altsyncram_sng1:auto_generated|ram_block1a9~porta_memory_reg0  ; divisor:decoder|state ; divisor:decoder|state ; 1.000        ; -0.017     ; 2.442      ;
+---------+----------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------+-----------------------+-----------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Setup: 'clk'                                                                                                              ;
+-------+-----------------------+-----------------------+-----------------------+-------------+--------------+------------+------------+
; Slack ; From Node             ; To Node               ; Launch Clock          ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------+-----------------------+-----------------------+-------------+--------------+------------+------------+
; 1.343 ; divisor:decoder|state ; divisor:decoder|state ; divisor:decoder|state ; clk         ; 0.500        ; 1.037      ; 0.367      ;
; 1.843 ; divisor:decoder|state ; divisor:decoder|state ; divisor:decoder|state ; clk         ; 1.000        ; 1.037      ; 0.367      ;
+-------+-----------------------+-----------------------+-----------------------+-------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Hold: 'clk'                                                                                                                ;
+--------+-----------------------+-----------------------+-----------------------+-------------+--------------+------------+------------+
; Slack  ; From Node             ; To Node               ; Launch Clock          ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------+-----------------------+-----------------------+-------------+--------------+------------+------------+
; -0.963 ; divisor:decoder|state ; divisor:decoder|state ; divisor:decoder|state ; clk         ; 0.000        ; 1.037      ; 0.367      ;
; -0.463 ; divisor:decoder|state ; divisor:decoder|state ; divisor:decoder|state ; clk         ; -0.500       ; 1.037      ; 0.367      ;
+--------+-----------------------+-----------------------+-----------------------+-------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Hold: 'divisor:decoder|state'                                                                                                                                                                                                                                                                                         ;
+-------+----------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------+-----------------------+-----------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                      ; To Node                                                                                                        ; Launch Clock          ; Latch Clock           ; Relationship ; Clock Skew ; Data Delay ;
+-------+----------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------+-----------------------+-----------------------+--------------+------------+------------+
; 2.321 ; RegFile:registerFile|altsyncram:array_reg_rtl_0|altsyncram_sng1:auto_generated|ram_block1a0~porta_datain_reg2  ; RegFile:registerFile|altsyncram:array_reg_rtl_0|altsyncram_sng1:auto_generated|ram_block1a2~porta_memory_reg0  ; divisor:decoder|state ; divisor:decoder|state ; 0.000        ; -0.017     ; 2.442      ;
; 2.321 ; RegFile:registerFile|altsyncram:array_reg_rtl_0|altsyncram_sng1:auto_generated|ram_block1a0~porta_datain_reg4  ; RegFile:registerFile|altsyncram:array_reg_rtl_0|altsyncram_sng1:auto_generated|ram_block1a4~porta_memory_reg0  ; divisor:decoder|state ; divisor:decoder|state ; 0.000        ; -0.017     ; 2.442      ;
; 2.321 ; RegFile:registerFile|altsyncram:array_reg_rtl_0|altsyncram_sng1:auto_generated|ram_block1a0~porta_datain_reg5  ; RegFile:registerFile|altsyncram:array_reg_rtl_0|altsyncram_sng1:auto_generated|ram_block1a5~porta_memory_reg0  ; divisor:decoder|state ; divisor:decoder|state ; 0.000        ; -0.017     ; 2.442      ;
; 2.321 ; RegFile:registerFile|altsyncram:array_reg_rtl_0|altsyncram_sng1:auto_generated|ram_block1a0~porta_datain_reg6  ; RegFile:registerFile|altsyncram:array_reg_rtl_0|altsyncram_sng1:auto_generated|ram_block1a6~porta_memory_reg0  ; divisor:decoder|state ; divisor:decoder|state ; 0.000        ; -0.017     ; 2.442      ;
; 2.321 ; RegFile:registerFile|altsyncram:array_reg_rtl_0|altsyncram_sng1:auto_generated|ram_block1a0~porta_datain_reg7  ; RegFile:registerFile|altsyncram:array_reg_rtl_0|altsyncram_sng1:auto_generated|ram_block1a7~porta_memory_reg0  ; divisor:decoder|state ; divisor:decoder|state ; 0.000        ; -0.017     ; 2.442      ;
; 2.321 ; RegFile:registerFile|altsyncram:array_reg_rtl_0|altsyncram_sng1:auto_generated|ram_block1a0~porta_datain_reg8  ; RegFile:registerFile|altsyncram:array_reg_rtl_0|altsyncram_sng1:auto_generated|ram_block1a8~porta_memory_reg0  ; divisor:decoder|state ; divisor:decoder|state ; 0.000        ; -0.017     ; 2.442      ;
; 2.321 ; RegFile:registerFile|altsyncram:array_reg_rtl_0|altsyncram_sng1:auto_generated|ram_block1a0~porta_datain_reg9  ; RegFile:registerFile|altsyncram:array_reg_rtl_0|altsyncram_sng1:auto_generated|ram_block1a9~porta_memory_reg0  ; divisor:decoder|state ; divisor:decoder|state ; 0.000        ; -0.017     ; 2.442      ;
; 2.321 ; RegFile:registerFile|altsyncram:array_reg_rtl_0|altsyncram_sng1:auto_generated|ram_block1a0~porta_datain_reg10 ; RegFile:registerFile|altsyncram:array_reg_rtl_0|altsyncram_sng1:auto_generated|ram_block1a10~porta_memory_reg0 ; divisor:decoder|state ; divisor:decoder|state ; 0.000        ; -0.017     ; 2.442      ;
; 2.321 ; RegFile:registerFile|altsyncram:array_reg_rtl_0|altsyncram_sng1:auto_generated|ram_block1a0~porta_datain_reg11 ; RegFile:registerFile|altsyncram:array_reg_rtl_0|altsyncram_sng1:auto_generated|ram_block1a11~porta_memory_reg0 ; divisor:decoder|state ; divisor:decoder|state ; 0.000        ; -0.017     ; 2.442      ;
; 2.321 ; RegFile:registerFile|altsyncram:array_reg_rtl_0|altsyncram_sng1:auto_generated|ram_block1a0~porta_datain_reg12 ; RegFile:registerFile|altsyncram:array_reg_rtl_0|altsyncram_sng1:auto_generated|ram_block1a12~porta_memory_reg0 ; divisor:decoder|state ; divisor:decoder|state ; 0.000        ; -0.017     ; 2.442      ;
; 2.321 ; RegFile:registerFile|altsyncram:array_reg_rtl_0|altsyncram_sng1:auto_generated|ram_block1a0~porta_datain_reg13 ; RegFile:registerFile|altsyncram:array_reg_rtl_0|altsyncram_sng1:auto_generated|ram_block1a13~porta_memory_reg0 ; divisor:decoder|state ; divisor:decoder|state ; 0.000        ; -0.017     ; 2.442      ;
; 2.321 ; RegFile:registerFile|altsyncram:array_reg_rtl_0|altsyncram_sng1:auto_generated|ram_block1a0~porta_datain_reg14 ; RegFile:registerFile|altsyncram:array_reg_rtl_0|altsyncram_sng1:auto_generated|ram_block1a14~porta_memory_reg0 ; divisor:decoder|state ; divisor:decoder|state ; 0.000        ; -0.017     ; 2.442      ;
; 2.321 ; RegFile:registerFile|altsyncram:array_reg_rtl_0|altsyncram_sng1:auto_generated|ram_block1a0~porta_datain_reg15 ; RegFile:registerFile|altsyncram:array_reg_rtl_0|altsyncram_sng1:auto_generated|ram_block1a15~porta_memory_reg0 ; divisor:decoder|state ; divisor:decoder|state ; 0.000        ; -0.017     ; 2.442      ;
; 2.321 ; RegFile:registerFile|altsyncram:array_reg_rtl_0|altsyncram_sng1:auto_generated|ram_block1a0~porta_datain_reg16 ; RegFile:registerFile|altsyncram:array_reg_rtl_0|altsyncram_sng1:auto_generated|ram_block1a16~porta_memory_reg0 ; divisor:decoder|state ; divisor:decoder|state ; 0.000        ; -0.017     ; 2.442      ;
; 2.321 ; RegFile:registerFile|altsyncram:array_reg_rtl_0|altsyncram_sng1:auto_generated|ram_block1a0~porta_datain_reg17 ; RegFile:registerFile|altsyncram:array_reg_rtl_0|altsyncram_sng1:auto_generated|ram_block1a17~porta_memory_reg0 ; divisor:decoder|state ; divisor:decoder|state ; 0.000        ; -0.017     ; 2.442      ;
; 2.321 ; RegFile:registerFile|altsyncram:array_reg_rtl_0|altsyncram_sng1:auto_generated|ram_block1a0~porta_datain_reg18 ; RegFile:registerFile|altsyncram:array_reg_rtl_0|altsyncram_sng1:auto_generated|ram_block1a18~porta_memory_reg0 ; divisor:decoder|state ; divisor:decoder|state ; 0.000        ; -0.017     ; 2.442      ;
; 2.321 ; RegFile:registerFile|altsyncram:array_reg_rtl_0|altsyncram_sng1:auto_generated|ram_block1a0~porta_datain_reg19 ; RegFile:registerFile|altsyncram:array_reg_rtl_0|altsyncram_sng1:auto_generated|ram_block1a19~porta_memory_reg0 ; divisor:decoder|state ; divisor:decoder|state ; 0.000        ; -0.017     ; 2.442      ;
; 2.321 ; RegFile:registerFile|altsyncram:array_reg_rtl_0|altsyncram_sng1:auto_generated|ram_block1a0~porta_datain_reg20 ; RegFile:registerFile|altsyncram:array_reg_rtl_0|altsyncram_sng1:auto_generated|ram_block1a20~porta_memory_reg0 ; divisor:decoder|state ; divisor:decoder|state ; 0.000        ; -0.017     ; 2.442      ;
; 2.321 ; RegFile:registerFile|altsyncram:array_reg_rtl_0|altsyncram_sng1:auto_generated|ram_block1a0~porta_datain_reg21 ; RegFile:registerFile|altsyncram:array_reg_rtl_0|altsyncram_sng1:auto_generated|ram_block1a21~porta_memory_reg0 ; divisor:decoder|state ; divisor:decoder|state ; 0.000        ; -0.017     ; 2.442      ;
; 2.321 ; RegFile:registerFile|altsyncram:array_reg_rtl_0|altsyncram_sng1:auto_generated|ram_block1a0~porta_datain_reg22 ; RegFile:registerFile|altsyncram:array_reg_rtl_0|altsyncram_sng1:auto_generated|ram_block1a22~porta_memory_reg0 ; divisor:decoder|state ; divisor:decoder|state ; 0.000        ; -0.017     ; 2.442      ;
; 2.321 ; RegFile:registerFile|altsyncram:array_reg_rtl_0|altsyncram_sng1:auto_generated|ram_block1a0~porta_datain_reg23 ; RegFile:registerFile|altsyncram:array_reg_rtl_0|altsyncram_sng1:auto_generated|ram_block1a23~porta_memory_reg0 ; divisor:decoder|state ; divisor:decoder|state ; 0.000        ; -0.017     ; 2.442      ;
; 2.321 ; RegFile:registerFile|altsyncram:array_reg_rtl_0|altsyncram_sng1:auto_generated|ram_block1a0~porta_datain_reg24 ; RegFile:registerFile|altsyncram:array_reg_rtl_0|altsyncram_sng1:auto_generated|ram_block1a24~porta_memory_reg0 ; divisor:decoder|state ; divisor:decoder|state ; 0.000        ; -0.017     ; 2.442      ;
; 2.321 ; RegFile:registerFile|altsyncram:array_reg_rtl_0|altsyncram_sng1:auto_generated|ram_block1a0~porta_datain_reg25 ; RegFile:registerFile|altsyncram:array_reg_rtl_0|altsyncram_sng1:auto_generated|ram_block1a25~porta_memory_reg0 ; divisor:decoder|state ; divisor:decoder|state ; 0.000        ; -0.017     ; 2.442      ;
; 2.321 ; RegFile:registerFile|altsyncram:array_reg_rtl_0|altsyncram_sng1:auto_generated|ram_block1a0~porta_datain_reg26 ; RegFile:registerFile|altsyncram:array_reg_rtl_0|altsyncram_sng1:auto_generated|ram_block1a26~porta_memory_reg0 ; divisor:decoder|state ; divisor:decoder|state ; 0.000        ; -0.017     ; 2.442      ;
; 2.321 ; RegFile:registerFile|altsyncram:array_reg_rtl_0|altsyncram_sng1:auto_generated|ram_block1a0~porta_datain_reg27 ; RegFile:registerFile|altsyncram:array_reg_rtl_0|altsyncram_sng1:auto_generated|ram_block1a27~porta_memory_reg0 ; divisor:decoder|state ; divisor:decoder|state ; 0.000        ; -0.017     ; 2.442      ;
; 2.321 ; RegFile:registerFile|altsyncram:array_reg_rtl_0|altsyncram_sng1:auto_generated|ram_block1a0~porta_datain_reg28 ; RegFile:registerFile|altsyncram:array_reg_rtl_0|altsyncram_sng1:auto_generated|ram_block1a28~porta_memory_reg0 ; divisor:decoder|state ; divisor:decoder|state ; 0.000        ; -0.017     ; 2.442      ;
; 2.321 ; RegFile:registerFile|altsyncram:array_reg_rtl_0|altsyncram_sng1:auto_generated|ram_block1a0~porta_datain_reg29 ; RegFile:registerFile|altsyncram:array_reg_rtl_0|altsyncram_sng1:auto_generated|ram_block1a29~porta_memory_reg0 ; divisor:decoder|state ; divisor:decoder|state ; 0.000        ; -0.017     ; 2.442      ;
; 2.321 ; RegFile:registerFile|altsyncram:array_reg_rtl_0|altsyncram_sng1:auto_generated|ram_block1a0~porta_datain_reg30 ; RegFile:registerFile|altsyncram:array_reg_rtl_0|altsyncram_sng1:auto_generated|ram_block1a30~porta_memory_reg0 ; divisor:decoder|state ; divisor:decoder|state ; 0.000        ; -0.017     ; 2.442      ;
; 2.321 ; RegFile:registerFile|altsyncram:array_reg_rtl_0|altsyncram_sng1:auto_generated|ram_block1a0~porta_datain_reg31 ; RegFile:registerFile|altsyncram:array_reg_rtl_0|altsyncram_sng1:auto_generated|ram_block1a31~porta_memory_reg0 ; divisor:decoder|state ; divisor:decoder|state ; 0.000        ; -0.017     ; 2.442      ;
; 2.321 ; RegFile:registerFile|altsyncram:array_reg_rtl_1|altsyncram_sng1:auto_generated|ram_block1a0~porta_datain_reg2  ; RegFile:registerFile|altsyncram:array_reg_rtl_1|altsyncram_sng1:auto_generated|ram_block1a2~porta_memory_reg0  ; divisor:decoder|state ; divisor:decoder|state ; 0.000        ; -0.017     ; 2.442      ;
; 2.321 ; RegFile:registerFile|altsyncram:array_reg_rtl_1|altsyncram_sng1:auto_generated|ram_block1a0~porta_datain_reg4  ; RegFile:registerFile|altsyncram:array_reg_rtl_1|altsyncram_sng1:auto_generated|ram_block1a4~porta_memory_reg0  ; divisor:decoder|state ; divisor:decoder|state ; 0.000        ; -0.017     ; 2.442      ;
; 2.321 ; RegFile:registerFile|altsyncram:array_reg_rtl_1|altsyncram_sng1:auto_generated|ram_block1a0~porta_datain_reg5  ; RegFile:registerFile|altsyncram:array_reg_rtl_1|altsyncram_sng1:auto_generated|ram_block1a5~porta_memory_reg0  ; divisor:decoder|state ; divisor:decoder|state ; 0.000        ; -0.017     ; 2.442      ;
; 2.321 ; RegFile:registerFile|altsyncram:array_reg_rtl_1|altsyncram_sng1:auto_generated|ram_block1a0~porta_datain_reg6  ; RegFile:registerFile|altsyncram:array_reg_rtl_1|altsyncram_sng1:auto_generated|ram_block1a6~porta_memory_reg0  ; divisor:decoder|state ; divisor:decoder|state ; 0.000        ; -0.017     ; 2.442      ;
; 2.321 ; RegFile:registerFile|altsyncram:array_reg_rtl_1|altsyncram_sng1:auto_generated|ram_block1a0~porta_datain_reg7  ; RegFile:registerFile|altsyncram:array_reg_rtl_1|altsyncram_sng1:auto_generated|ram_block1a7~porta_memory_reg0  ; divisor:decoder|state ; divisor:decoder|state ; 0.000        ; -0.017     ; 2.442      ;
; 2.321 ; RegFile:registerFile|altsyncram:array_reg_rtl_1|altsyncram_sng1:auto_generated|ram_block1a0~porta_datain_reg8  ; RegFile:registerFile|altsyncram:array_reg_rtl_1|altsyncram_sng1:auto_generated|ram_block1a8~porta_memory_reg0  ; divisor:decoder|state ; divisor:decoder|state ; 0.000        ; -0.017     ; 2.442      ;
; 2.321 ; RegFile:registerFile|altsyncram:array_reg_rtl_1|altsyncram_sng1:auto_generated|ram_block1a0~porta_datain_reg9  ; RegFile:registerFile|altsyncram:array_reg_rtl_1|altsyncram_sng1:auto_generated|ram_block1a9~porta_memory_reg0  ; divisor:decoder|state ; divisor:decoder|state ; 0.000        ; -0.017     ; 2.442      ;
; 2.321 ; RegFile:registerFile|altsyncram:array_reg_rtl_1|altsyncram_sng1:auto_generated|ram_block1a0~porta_datain_reg10 ; RegFile:registerFile|altsyncram:array_reg_rtl_1|altsyncram_sng1:auto_generated|ram_block1a10~porta_memory_reg0 ; divisor:decoder|state ; divisor:decoder|state ; 0.000        ; -0.017     ; 2.442      ;
; 2.321 ; RegFile:registerFile|altsyncram:array_reg_rtl_1|altsyncram_sng1:auto_generated|ram_block1a0~porta_datain_reg11 ; RegFile:registerFile|altsyncram:array_reg_rtl_1|altsyncram_sng1:auto_generated|ram_block1a11~porta_memory_reg0 ; divisor:decoder|state ; divisor:decoder|state ; 0.000        ; -0.017     ; 2.442      ;
; 2.321 ; RegFile:registerFile|altsyncram:array_reg_rtl_1|altsyncram_sng1:auto_generated|ram_block1a0~porta_datain_reg12 ; RegFile:registerFile|altsyncram:array_reg_rtl_1|altsyncram_sng1:auto_generated|ram_block1a12~porta_memory_reg0 ; divisor:decoder|state ; divisor:decoder|state ; 0.000        ; -0.017     ; 2.442      ;
; 2.321 ; RegFile:registerFile|altsyncram:array_reg_rtl_1|altsyncram_sng1:auto_generated|ram_block1a0~porta_datain_reg13 ; RegFile:registerFile|altsyncram:array_reg_rtl_1|altsyncram_sng1:auto_generated|ram_block1a13~porta_memory_reg0 ; divisor:decoder|state ; divisor:decoder|state ; 0.000        ; -0.017     ; 2.442      ;
; 2.321 ; RegFile:registerFile|altsyncram:array_reg_rtl_1|altsyncram_sng1:auto_generated|ram_block1a0~porta_datain_reg14 ; RegFile:registerFile|altsyncram:array_reg_rtl_1|altsyncram_sng1:auto_generated|ram_block1a14~porta_memory_reg0 ; divisor:decoder|state ; divisor:decoder|state ; 0.000        ; -0.017     ; 2.442      ;
; 2.321 ; RegFile:registerFile|altsyncram:array_reg_rtl_1|altsyncram_sng1:auto_generated|ram_block1a0~porta_datain_reg15 ; RegFile:registerFile|altsyncram:array_reg_rtl_1|altsyncram_sng1:auto_generated|ram_block1a15~porta_memory_reg0 ; divisor:decoder|state ; divisor:decoder|state ; 0.000        ; -0.017     ; 2.442      ;
; 2.321 ; RegFile:registerFile|altsyncram:array_reg_rtl_1|altsyncram_sng1:auto_generated|ram_block1a0~porta_datain_reg16 ; RegFile:registerFile|altsyncram:array_reg_rtl_1|altsyncram_sng1:auto_generated|ram_block1a16~porta_memory_reg0 ; divisor:decoder|state ; divisor:decoder|state ; 0.000        ; -0.017     ; 2.442      ;
; 2.321 ; RegFile:registerFile|altsyncram:array_reg_rtl_1|altsyncram_sng1:auto_generated|ram_block1a0~porta_datain_reg17 ; RegFile:registerFile|altsyncram:array_reg_rtl_1|altsyncram_sng1:auto_generated|ram_block1a17~porta_memory_reg0 ; divisor:decoder|state ; divisor:decoder|state ; 0.000        ; -0.017     ; 2.442      ;
; 2.321 ; RegFile:registerFile|altsyncram:array_reg_rtl_1|altsyncram_sng1:auto_generated|ram_block1a0~porta_datain_reg18 ; RegFile:registerFile|altsyncram:array_reg_rtl_1|altsyncram_sng1:auto_generated|ram_block1a18~porta_memory_reg0 ; divisor:decoder|state ; divisor:decoder|state ; 0.000        ; -0.017     ; 2.442      ;
; 2.321 ; RegFile:registerFile|altsyncram:array_reg_rtl_1|altsyncram_sng1:auto_generated|ram_block1a0~porta_datain_reg19 ; RegFile:registerFile|altsyncram:array_reg_rtl_1|altsyncram_sng1:auto_generated|ram_block1a19~porta_memory_reg0 ; divisor:decoder|state ; divisor:decoder|state ; 0.000        ; -0.017     ; 2.442      ;
; 2.321 ; RegFile:registerFile|altsyncram:array_reg_rtl_1|altsyncram_sng1:auto_generated|ram_block1a0~porta_datain_reg20 ; RegFile:registerFile|altsyncram:array_reg_rtl_1|altsyncram_sng1:auto_generated|ram_block1a20~porta_memory_reg0 ; divisor:decoder|state ; divisor:decoder|state ; 0.000        ; -0.017     ; 2.442      ;
; 2.321 ; RegFile:registerFile|altsyncram:array_reg_rtl_1|altsyncram_sng1:auto_generated|ram_block1a0~porta_datain_reg21 ; RegFile:registerFile|altsyncram:array_reg_rtl_1|altsyncram_sng1:auto_generated|ram_block1a21~porta_memory_reg0 ; divisor:decoder|state ; divisor:decoder|state ; 0.000        ; -0.017     ; 2.442      ;
; 2.321 ; RegFile:registerFile|altsyncram:array_reg_rtl_1|altsyncram_sng1:auto_generated|ram_block1a0~porta_datain_reg22 ; RegFile:registerFile|altsyncram:array_reg_rtl_1|altsyncram_sng1:auto_generated|ram_block1a22~porta_memory_reg0 ; divisor:decoder|state ; divisor:decoder|state ; 0.000        ; -0.017     ; 2.442      ;
; 2.321 ; RegFile:registerFile|altsyncram:array_reg_rtl_1|altsyncram_sng1:auto_generated|ram_block1a0~porta_datain_reg23 ; RegFile:registerFile|altsyncram:array_reg_rtl_1|altsyncram_sng1:auto_generated|ram_block1a23~porta_memory_reg0 ; divisor:decoder|state ; divisor:decoder|state ; 0.000        ; -0.017     ; 2.442      ;
; 2.321 ; RegFile:registerFile|altsyncram:array_reg_rtl_1|altsyncram_sng1:auto_generated|ram_block1a0~porta_datain_reg24 ; RegFile:registerFile|altsyncram:array_reg_rtl_1|altsyncram_sng1:auto_generated|ram_block1a24~porta_memory_reg0 ; divisor:decoder|state ; divisor:decoder|state ; 0.000        ; -0.017     ; 2.442      ;
; 2.321 ; RegFile:registerFile|altsyncram:array_reg_rtl_1|altsyncram_sng1:auto_generated|ram_block1a0~porta_datain_reg25 ; RegFile:registerFile|altsyncram:array_reg_rtl_1|altsyncram_sng1:auto_generated|ram_block1a25~porta_memory_reg0 ; divisor:decoder|state ; divisor:decoder|state ; 0.000        ; -0.017     ; 2.442      ;
; 2.321 ; RegFile:registerFile|altsyncram:array_reg_rtl_1|altsyncram_sng1:auto_generated|ram_block1a0~porta_datain_reg26 ; RegFile:registerFile|altsyncram:array_reg_rtl_1|altsyncram_sng1:auto_generated|ram_block1a26~porta_memory_reg0 ; divisor:decoder|state ; divisor:decoder|state ; 0.000        ; -0.017     ; 2.442      ;
; 2.321 ; RegFile:registerFile|altsyncram:array_reg_rtl_1|altsyncram_sng1:auto_generated|ram_block1a0~porta_datain_reg27 ; RegFile:registerFile|altsyncram:array_reg_rtl_1|altsyncram_sng1:auto_generated|ram_block1a27~porta_memory_reg0 ; divisor:decoder|state ; divisor:decoder|state ; 0.000        ; -0.017     ; 2.442      ;
; 2.321 ; RegFile:registerFile|altsyncram:array_reg_rtl_1|altsyncram_sng1:auto_generated|ram_block1a0~porta_datain_reg28 ; RegFile:registerFile|altsyncram:array_reg_rtl_1|altsyncram_sng1:auto_generated|ram_block1a28~porta_memory_reg0 ; divisor:decoder|state ; divisor:decoder|state ; 0.000        ; -0.017     ; 2.442      ;
; 2.321 ; RegFile:registerFile|altsyncram:array_reg_rtl_1|altsyncram_sng1:auto_generated|ram_block1a0~porta_datain_reg29 ; RegFile:registerFile|altsyncram:array_reg_rtl_1|altsyncram_sng1:auto_generated|ram_block1a29~porta_memory_reg0 ; divisor:decoder|state ; divisor:decoder|state ; 0.000        ; -0.017     ; 2.442      ;
; 2.321 ; RegFile:registerFile|altsyncram:array_reg_rtl_1|altsyncram_sng1:auto_generated|ram_block1a0~porta_datain_reg30 ; RegFile:registerFile|altsyncram:array_reg_rtl_1|altsyncram_sng1:auto_generated|ram_block1a30~porta_memory_reg0 ; divisor:decoder|state ; divisor:decoder|state ; 0.000        ; -0.017     ; 2.442      ;
; 2.321 ; RegFile:registerFile|altsyncram:array_reg_rtl_1|altsyncram_sng1:auto_generated|ram_block1a0~porta_datain_reg31 ; RegFile:registerFile|altsyncram:array_reg_rtl_1|altsyncram_sng1:auto_generated|ram_block1a31~porta_memory_reg0 ; divisor:decoder|state ; divisor:decoder|state ; 0.000        ; -0.017     ; 2.442      ;
; 2.947 ; RegFile:registerFile|altsyncram:array_reg_rtl_0|altsyncram_sng1:auto_generated|ram_block1a0~portb_address_reg2 ; Registro:regAluOut|temp[0]                                                                                     ; divisor:decoder|state ; divisor:decoder|state ; 0.000        ; -0.067     ; 3.032      ;
; 2.947 ; RegFile:registerFile|altsyncram:array_reg_rtl_0|altsyncram_sng1:auto_generated|ram_block1a0~portb_address_reg3 ; Registro:regAluOut|temp[0]                                                                                     ; divisor:decoder|state ; divisor:decoder|state ; 0.000        ; -0.067     ; 3.032      ;
; 3.247 ; RegFile:registerFile|altsyncram:array_reg_rtl_1|altsyncram_sng1:auto_generated|ram_block1a0~portb_address_reg1 ; Registro:regAluOut|temp[15]                                                                                    ; divisor:decoder|state ; divisor:decoder|state ; 0.000        ; -0.065     ; 3.334      ;
; 3.247 ; RegFile:registerFile|altsyncram:array_reg_rtl_1|altsyncram_sng1:auto_generated|ram_block1a0~portb_address_reg3 ; Registro:regAluOut|temp[15]                                                                                    ; divisor:decoder|state ; divisor:decoder|state ; 0.000        ; -0.065     ; 3.334      ;
; 3.304 ; RegFile:registerFile|altsyncram:array_reg_rtl_1|altsyncram_sng1:auto_generated|ram_block1a0~portb_address_reg1 ; Registro:regAluOut|temp[14]                                                                                    ; divisor:decoder|state ; divisor:decoder|state ; 0.000        ; -0.070     ; 3.386      ;
; 3.304 ; RegFile:registerFile|altsyncram:array_reg_rtl_1|altsyncram_sng1:auto_generated|ram_block1a0~portb_address_reg3 ; Registro:regAluOut|temp[14]                                                                                    ; divisor:decoder|state ; divisor:decoder|state ; 0.000        ; -0.070     ; 3.386      ;
; 3.339 ; RegFile:registerFile|altsyncram:array_reg_rtl_1|altsyncram_sng1:auto_generated|ram_block1a0~portb_address_reg1 ; Registro:regAluOut|temp[3]                                                                                     ; divisor:decoder|state ; divisor:decoder|state ; 0.000        ; -0.070     ; 3.421      ;
; 3.339 ; RegFile:registerFile|altsyncram:array_reg_rtl_1|altsyncram_sng1:auto_generated|ram_block1a0~portb_address_reg3 ; Registro:regAluOut|temp[3]                                                                                     ; divisor:decoder|state ; divisor:decoder|state ; 0.000        ; -0.070     ; 3.421      ;
; 3.397 ; RegFile:registerFile|altsyncram:array_reg_rtl_1|altsyncram_sng1:auto_generated|ram_block1a0~portb_address_reg1 ; Registro:regAluOut|temp[1]                                                                                     ; divisor:decoder|state ; divisor:decoder|state ; 0.000        ; -0.061     ; 3.488      ;
; 3.397 ; RegFile:registerFile|altsyncram:array_reg_rtl_1|altsyncram_sng1:auto_generated|ram_block1a0~portb_address_reg3 ; Registro:regAluOut|temp[1]                                                                                     ; divisor:decoder|state ; divisor:decoder|state ; 0.000        ; -0.061     ; 3.488      ;
; 3.399 ; RegFile:registerFile|altsyncram:array_reg_rtl_1|altsyncram_sng1:auto_generated|ram_block1a0~portb_address_reg1 ; Registro:regAluOut|temp[7]                                                                                     ; divisor:decoder|state ; divisor:decoder|state ; 0.000        ; -0.061     ; 3.490      ;
; 3.399 ; RegFile:registerFile|altsyncram:array_reg_rtl_1|altsyncram_sng1:auto_generated|ram_block1a0~portb_address_reg3 ; Registro:regAluOut|temp[7]                                                                                     ; divisor:decoder|state ; divisor:decoder|state ; 0.000        ; -0.061     ; 3.490      ;
; 3.403 ; RegFile:registerFile|altsyncram:array_reg_rtl_1|altsyncram_sng1:auto_generated|ram_block1a0~portb_address_reg1 ; Registro:regAluOut|temp[9]                                                                                     ; divisor:decoder|state ; divisor:decoder|state ; 0.000        ; -0.072     ; 3.483      ;
; 3.403 ; RegFile:registerFile|altsyncram:array_reg_rtl_1|altsyncram_sng1:auto_generated|ram_block1a0~portb_address_reg3 ; Registro:regAluOut|temp[9]                                                                                     ; divisor:decoder|state ; divisor:decoder|state ; 0.000        ; -0.072     ; 3.483      ;
; 3.415 ; RegFile:registerFile|altsyncram:array_reg_rtl_1|altsyncram_sng1:auto_generated|ram_block1a0~portb_address_reg1 ; Registro:regAluOut|temp[0]                                                                                     ; divisor:decoder|state ; divisor:decoder|state ; 0.000        ; -0.070     ; 3.497      ;
; 3.415 ; RegFile:registerFile|altsyncram:array_reg_rtl_1|altsyncram_sng1:auto_generated|ram_block1a0~portb_address_reg3 ; Registro:regAluOut|temp[0]                                                                                     ; divisor:decoder|state ; divisor:decoder|state ; 0.000        ; -0.070     ; 3.497      ;
; 3.423 ; RegFile:registerFile|altsyncram:array_reg_rtl_1|altsyncram_sng1:auto_generated|ram_block1a0~portb_address_reg1 ; Registro:regAluOut|temp[13]                                                                                    ; divisor:decoder|state ; divisor:decoder|state ; 0.000        ; -0.070     ; 3.505      ;
; 3.423 ; RegFile:registerFile|altsyncram:array_reg_rtl_1|altsyncram_sng1:auto_generated|ram_block1a0~portb_address_reg3 ; Registro:regAluOut|temp[13]                                                                                    ; divisor:decoder|state ; divisor:decoder|state ; 0.000        ; -0.070     ; 3.505      ;
; 3.430 ; RegFile:registerFile|altsyncram:array_reg_rtl_1|altsyncram_sng1:auto_generated|ram_block1a0~portb_address_reg1 ; Registro:regAluOut|temp[2]                                                                                     ; divisor:decoder|state ; divisor:decoder|state ; 0.000        ; -0.070     ; 3.512      ;
; 3.430 ; RegFile:registerFile|altsyncram:array_reg_rtl_1|altsyncram_sng1:auto_generated|ram_block1a0~portb_address_reg3 ; Registro:regAluOut|temp[2]                                                                                     ; divisor:decoder|state ; divisor:decoder|state ; 0.000        ; -0.070     ; 3.512      ;
; 3.463 ; RegFile:registerFile|altsyncram:array_reg_rtl_1|altsyncram_sng1:auto_generated|ram_block1a0~portb_address_reg1 ; Registro:regAluOut|temp[4]                                                                                     ; divisor:decoder|state ; divisor:decoder|state ; 0.000        ; -0.061     ; 3.554      ;
; 3.463 ; RegFile:registerFile|altsyncram:array_reg_rtl_1|altsyncram_sng1:auto_generated|ram_block1a0~portb_address_reg1 ; Registro:regAluOut|temp[5]                                                                                     ; divisor:decoder|state ; divisor:decoder|state ; 0.000        ; -0.070     ; 3.545      ;
; 3.463 ; RegFile:registerFile|altsyncram:array_reg_rtl_1|altsyncram_sng1:auto_generated|ram_block1a0~portb_address_reg3 ; Registro:regAluOut|temp[4]                                                                                     ; divisor:decoder|state ; divisor:decoder|state ; 0.000        ; -0.061     ; 3.554      ;
; 3.463 ; RegFile:registerFile|altsyncram:array_reg_rtl_1|altsyncram_sng1:auto_generated|ram_block1a0~portb_address_reg3 ; Registro:regAluOut|temp[5]                                                                                     ; divisor:decoder|state ; divisor:decoder|state ; 0.000        ; -0.070     ; 3.545      ;
; 3.467 ; RegFile:registerFile|altsyncram:array_reg_rtl_1|altsyncram_sng1:auto_generated|ram_block1a0~portb_address_reg1 ; Registro:regAluOut|temp[8]                                                                                     ; divisor:decoder|state ; divisor:decoder|state ; 0.000        ; -0.061     ; 3.558      ;
; 3.467 ; RegFile:registerFile|altsyncram:array_reg_rtl_1|altsyncram_sng1:auto_generated|ram_block1a0~portb_address_reg3 ; Registro:regAluOut|temp[8]                                                                                     ; divisor:decoder|state ; divisor:decoder|state ; 0.000        ; -0.061     ; 3.558      ;
; 3.532 ; RegFile:registerFile|altsyncram:array_reg_rtl_1|altsyncram_sng1:auto_generated|ram_block1a0~portb_address_reg1 ; Registro:regAluOut|temp[11]                                                                                    ; divisor:decoder|state ; divisor:decoder|state ; 0.000        ; -0.065     ; 3.619      ;
; 3.532 ; RegFile:registerFile|altsyncram:array_reg_rtl_1|altsyncram_sng1:auto_generated|ram_block1a0~portb_address_reg3 ; Registro:regAluOut|temp[11]                                                                                    ; divisor:decoder|state ; divisor:decoder|state ; 0.000        ; -0.065     ; 3.619      ;
; 3.547 ; RegFile:registerFile|altsyncram:array_reg_rtl_1|altsyncram_sng1:auto_generated|ram_block1a0~portb_address_reg1 ; Registro:regAluOut|temp[6]                                                                                     ; divisor:decoder|state ; divisor:decoder|state ; 0.000        ; -0.061     ; 3.638      ;
; 3.547 ; RegFile:registerFile|altsyncram:array_reg_rtl_1|altsyncram_sng1:auto_generated|ram_block1a0~portb_address_reg3 ; Registro:regAluOut|temp[6]                                                                                     ; divisor:decoder|state ; divisor:decoder|state ; 0.000        ; -0.061     ; 3.638      ;
; 3.591 ; RegFile:registerFile|altsyncram:array_reg_rtl_1|altsyncram_sng1:auto_generated|ram_block1a0~portb_address_reg1 ; Registro:regAluOut|temp[10]                                                                                    ; divisor:decoder|state ; divisor:decoder|state ; 0.000        ; -0.062     ; 3.681      ;
; 3.591 ; RegFile:registerFile|altsyncram:array_reg_rtl_1|altsyncram_sng1:auto_generated|ram_block1a0~portb_address_reg3 ; Registro:regAluOut|temp[10]                                                                                    ; divisor:decoder|state ; divisor:decoder|state ; 0.000        ; -0.062     ; 3.681      ;
; 3.607 ; RegFile:registerFile|altsyncram:array_reg_rtl_1|altsyncram_sng1:auto_generated|ram_block1a0~portb_address_reg1 ; Registro:regAluOut|temp[12]                                                                                    ; divisor:decoder|state ; divisor:decoder|state ; 0.000        ; -0.062     ; 3.697      ;
; 3.607 ; RegFile:registerFile|altsyncram:array_reg_rtl_1|altsyncram_sng1:auto_generated|ram_block1a0~portb_address_reg3 ; Registro:regAluOut|temp[12]                                                                                    ; divisor:decoder|state ; divisor:decoder|state ; 0.000        ; -0.062     ; 3.697      ;
; 3.785 ; RegFile:registerFile|altsyncram:array_reg_rtl_0|altsyncram_sng1:auto_generated|ram_block1a0~portb_address_reg2 ; Registro:regAluOut|temp[1]                                                                                     ; divisor:decoder|state ; divisor:decoder|state ; 0.000        ; -0.058     ; 3.879      ;
; 3.785 ; RegFile:registerFile|altsyncram:array_reg_rtl_0|altsyncram_sng1:auto_generated|ram_block1a0~portb_address_reg3 ; Registro:regAluOut|temp[1]                                                                                     ; divisor:decoder|state ; divisor:decoder|state ; 0.000        ; -0.058     ; 3.879      ;
; 3.939 ; RegFile:registerFile|altsyncram:array_reg_rtl_0|altsyncram_sng1:auto_generated|ram_block1a0~portb_address_reg2 ; Registro:regAluOut|temp[2]                                                                                     ; divisor:decoder|state ; divisor:decoder|state ; 0.000        ; -0.067     ; 4.024      ;
; 3.939 ; RegFile:registerFile|altsyncram:array_reg_rtl_0|altsyncram_sng1:auto_generated|ram_block1a0~portb_address_reg3 ; Registro:regAluOut|temp[2]                                                                                     ; divisor:decoder|state ; divisor:decoder|state ; 0.000        ; -0.067     ; 4.024      ;
; 4.135 ; RegFile:registerFile|altsyncram:array_reg_rtl_0|altsyncram_sng1:auto_generated|ram_block1a0~portb_address_reg2 ; Registro:regAluOut|temp[4]                                                                                     ; divisor:decoder|state ; divisor:decoder|state ; 0.000        ; -0.058     ; 4.229      ;
; 4.135 ; RegFile:registerFile|altsyncram:array_reg_rtl_0|altsyncram_sng1:auto_generated|ram_block1a0~portb_address_reg3 ; Registro:regAluOut|temp[4]                                                                                     ; divisor:decoder|state ; divisor:decoder|state ; 0.000        ; -0.058     ; 4.229      ;
; 4.248 ; RegFile:registerFile|altsyncram:array_reg_rtl_0|altsyncram_sng1:auto_generated|ram_block1a0~portb_address_reg2 ; Registro:regAluOut|temp[3]                                                                                     ; divisor:decoder|state ; divisor:decoder|state ; 0.000        ; -0.067     ; 4.333      ;
; 4.248 ; RegFile:registerFile|altsyncram:array_reg_rtl_0|altsyncram_sng1:auto_generated|ram_block1a0~portb_address_reg3 ; Registro:regAluOut|temp[3]                                                                                     ; divisor:decoder|state ; divisor:decoder|state ; 0.000        ; -0.067     ; 4.333      ;
+-------+----------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------+-----------------------+-----------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Minimum Pulse Width: 'divisor:decoder|state'                                                                                                                                                         ;
+--------+--------------+----------------+------------------+-----------------------+------------+----------------------------------------------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock                 ; Clock Edge ; Target                                                                                                         ;
+--------+--------------+----------------+------------------+-----------------------+------------+----------------------------------------------------------------------------------------------------------------+
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; divisor:decoder|state ; Rise       ; RegFile:registerFile|altsyncram:array_reg_rtl_0|altsyncram_sng1:auto_generated|ram_block1a0~porta_address_reg0 ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; divisor:decoder|state ; Rise       ; RegFile:registerFile|altsyncram:array_reg_rtl_0|altsyncram_sng1:auto_generated|ram_block1a0~porta_address_reg0 ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; divisor:decoder|state ; Rise       ; RegFile:registerFile|altsyncram:array_reg_rtl_0|altsyncram_sng1:auto_generated|ram_block1a0~porta_address_reg1 ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; divisor:decoder|state ; Rise       ; RegFile:registerFile|altsyncram:array_reg_rtl_0|altsyncram_sng1:auto_generated|ram_block1a0~porta_address_reg1 ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; divisor:decoder|state ; Rise       ; RegFile:registerFile|altsyncram:array_reg_rtl_0|altsyncram_sng1:auto_generated|ram_block1a0~porta_address_reg2 ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; divisor:decoder|state ; Rise       ; RegFile:registerFile|altsyncram:array_reg_rtl_0|altsyncram_sng1:auto_generated|ram_block1a0~porta_address_reg2 ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; divisor:decoder|state ; Rise       ; RegFile:registerFile|altsyncram:array_reg_rtl_0|altsyncram_sng1:auto_generated|ram_block1a0~porta_address_reg3 ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; divisor:decoder|state ; Rise       ; RegFile:registerFile|altsyncram:array_reg_rtl_0|altsyncram_sng1:auto_generated|ram_block1a0~porta_address_reg3 ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; divisor:decoder|state ; Rise       ; RegFile:registerFile|altsyncram:array_reg_rtl_0|altsyncram_sng1:auto_generated|ram_block1a0~porta_address_reg4 ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; divisor:decoder|state ; Rise       ; RegFile:registerFile|altsyncram:array_reg_rtl_0|altsyncram_sng1:auto_generated|ram_block1a0~porta_address_reg4 ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; divisor:decoder|state ; Rise       ; RegFile:registerFile|altsyncram:array_reg_rtl_0|altsyncram_sng1:auto_generated|ram_block1a0~porta_datain_reg10 ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; divisor:decoder|state ; Rise       ; RegFile:registerFile|altsyncram:array_reg_rtl_0|altsyncram_sng1:auto_generated|ram_block1a0~porta_datain_reg10 ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; divisor:decoder|state ; Rise       ; RegFile:registerFile|altsyncram:array_reg_rtl_0|altsyncram_sng1:auto_generated|ram_block1a0~porta_datain_reg11 ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; divisor:decoder|state ; Rise       ; RegFile:registerFile|altsyncram:array_reg_rtl_0|altsyncram_sng1:auto_generated|ram_block1a0~porta_datain_reg11 ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; divisor:decoder|state ; Rise       ; RegFile:registerFile|altsyncram:array_reg_rtl_0|altsyncram_sng1:auto_generated|ram_block1a0~porta_datain_reg12 ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; divisor:decoder|state ; Rise       ; RegFile:registerFile|altsyncram:array_reg_rtl_0|altsyncram_sng1:auto_generated|ram_block1a0~porta_datain_reg12 ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; divisor:decoder|state ; Rise       ; RegFile:registerFile|altsyncram:array_reg_rtl_0|altsyncram_sng1:auto_generated|ram_block1a0~porta_datain_reg13 ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; divisor:decoder|state ; Rise       ; RegFile:registerFile|altsyncram:array_reg_rtl_0|altsyncram_sng1:auto_generated|ram_block1a0~porta_datain_reg13 ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; divisor:decoder|state ; Rise       ; RegFile:registerFile|altsyncram:array_reg_rtl_0|altsyncram_sng1:auto_generated|ram_block1a0~porta_datain_reg14 ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; divisor:decoder|state ; Rise       ; RegFile:registerFile|altsyncram:array_reg_rtl_0|altsyncram_sng1:auto_generated|ram_block1a0~porta_datain_reg14 ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; divisor:decoder|state ; Rise       ; RegFile:registerFile|altsyncram:array_reg_rtl_0|altsyncram_sng1:auto_generated|ram_block1a0~porta_datain_reg15 ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; divisor:decoder|state ; Rise       ; RegFile:registerFile|altsyncram:array_reg_rtl_0|altsyncram_sng1:auto_generated|ram_block1a0~porta_datain_reg15 ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; divisor:decoder|state ; Rise       ; RegFile:registerFile|altsyncram:array_reg_rtl_0|altsyncram_sng1:auto_generated|ram_block1a0~porta_datain_reg16 ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; divisor:decoder|state ; Rise       ; RegFile:registerFile|altsyncram:array_reg_rtl_0|altsyncram_sng1:auto_generated|ram_block1a0~porta_datain_reg16 ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; divisor:decoder|state ; Rise       ; RegFile:registerFile|altsyncram:array_reg_rtl_0|altsyncram_sng1:auto_generated|ram_block1a0~porta_datain_reg17 ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; divisor:decoder|state ; Rise       ; RegFile:registerFile|altsyncram:array_reg_rtl_0|altsyncram_sng1:auto_generated|ram_block1a0~porta_datain_reg17 ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; divisor:decoder|state ; Rise       ; RegFile:registerFile|altsyncram:array_reg_rtl_0|altsyncram_sng1:auto_generated|ram_block1a0~porta_datain_reg18 ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; divisor:decoder|state ; Rise       ; RegFile:registerFile|altsyncram:array_reg_rtl_0|altsyncram_sng1:auto_generated|ram_block1a0~porta_datain_reg18 ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; divisor:decoder|state ; Rise       ; RegFile:registerFile|altsyncram:array_reg_rtl_0|altsyncram_sng1:auto_generated|ram_block1a0~porta_datain_reg19 ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; divisor:decoder|state ; Rise       ; RegFile:registerFile|altsyncram:array_reg_rtl_0|altsyncram_sng1:auto_generated|ram_block1a0~porta_datain_reg19 ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; divisor:decoder|state ; Rise       ; RegFile:registerFile|altsyncram:array_reg_rtl_0|altsyncram_sng1:auto_generated|ram_block1a0~porta_datain_reg2  ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; divisor:decoder|state ; Rise       ; RegFile:registerFile|altsyncram:array_reg_rtl_0|altsyncram_sng1:auto_generated|ram_block1a0~porta_datain_reg2  ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; divisor:decoder|state ; Rise       ; RegFile:registerFile|altsyncram:array_reg_rtl_0|altsyncram_sng1:auto_generated|ram_block1a0~porta_datain_reg20 ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; divisor:decoder|state ; Rise       ; RegFile:registerFile|altsyncram:array_reg_rtl_0|altsyncram_sng1:auto_generated|ram_block1a0~porta_datain_reg20 ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; divisor:decoder|state ; Rise       ; RegFile:registerFile|altsyncram:array_reg_rtl_0|altsyncram_sng1:auto_generated|ram_block1a0~porta_datain_reg21 ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; divisor:decoder|state ; Rise       ; RegFile:registerFile|altsyncram:array_reg_rtl_0|altsyncram_sng1:auto_generated|ram_block1a0~porta_datain_reg21 ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; divisor:decoder|state ; Rise       ; RegFile:registerFile|altsyncram:array_reg_rtl_0|altsyncram_sng1:auto_generated|ram_block1a0~porta_datain_reg22 ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; divisor:decoder|state ; Rise       ; RegFile:registerFile|altsyncram:array_reg_rtl_0|altsyncram_sng1:auto_generated|ram_block1a0~porta_datain_reg22 ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; divisor:decoder|state ; Rise       ; RegFile:registerFile|altsyncram:array_reg_rtl_0|altsyncram_sng1:auto_generated|ram_block1a0~porta_datain_reg23 ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; divisor:decoder|state ; Rise       ; RegFile:registerFile|altsyncram:array_reg_rtl_0|altsyncram_sng1:auto_generated|ram_block1a0~porta_datain_reg23 ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; divisor:decoder|state ; Rise       ; RegFile:registerFile|altsyncram:array_reg_rtl_0|altsyncram_sng1:auto_generated|ram_block1a0~porta_datain_reg24 ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; divisor:decoder|state ; Rise       ; RegFile:registerFile|altsyncram:array_reg_rtl_0|altsyncram_sng1:auto_generated|ram_block1a0~porta_datain_reg24 ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; divisor:decoder|state ; Rise       ; RegFile:registerFile|altsyncram:array_reg_rtl_0|altsyncram_sng1:auto_generated|ram_block1a0~porta_datain_reg25 ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; divisor:decoder|state ; Rise       ; RegFile:registerFile|altsyncram:array_reg_rtl_0|altsyncram_sng1:auto_generated|ram_block1a0~porta_datain_reg25 ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; divisor:decoder|state ; Rise       ; RegFile:registerFile|altsyncram:array_reg_rtl_0|altsyncram_sng1:auto_generated|ram_block1a0~porta_datain_reg26 ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; divisor:decoder|state ; Rise       ; RegFile:registerFile|altsyncram:array_reg_rtl_0|altsyncram_sng1:auto_generated|ram_block1a0~porta_datain_reg26 ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; divisor:decoder|state ; Rise       ; RegFile:registerFile|altsyncram:array_reg_rtl_0|altsyncram_sng1:auto_generated|ram_block1a0~porta_datain_reg27 ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; divisor:decoder|state ; Rise       ; RegFile:registerFile|altsyncram:array_reg_rtl_0|altsyncram_sng1:auto_generated|ram_block1a0~porta_datain_reg27 ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; divisor:decoder|state ; Rise       ; RegFile:registerFile|altsyncram:array_reg_rtl_0|altsyncram_sng1:auto_generated|ram_block1a0~porta_datain_reg28 ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; divisor:decoder|state ; Rise       ; RegFile:registerFile|altsyncram:array_reg_rtl_0|altsyncram_sng1:auto_generated|ram_block1a0~porta_datain_reg28 ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; divisor:decoder|state ; Rise       ; RegFile:registerFile|altsyncram:array_reg_rtl_0|altsyncram_sng1:auto_generated|ram_block1a0~porta_datain_reg29 ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; divisor:decoder|state ; Rise       ; RegFile:registerFile|altsyncram:array_reg_rtl_0|altsyncram_sng1:auto_generated|ram_block1a0~porta_datain_reg29 ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; divisor:decoder|state ; Rise       ; RegFile:registerFile|altsyncram:array_reg_rtl_0|altsyncram_sng1:auto_generated|ram_block1a0~porta_datain_reg30 ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; divisor:decoder|state ; Rise       ; RegFile:registerFile|altsyncram:array_reg_rtl_0|altsyncram_sng1:auto_generated|ram_block1a0~porta_datain_reg30 ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; divisor:decoder|state ; Rise       ; RegFile:registerFile|altsyncram:array_reg_rtl_0|altsyncram_sng1:auto_generated|ram_block1a0~porta_datain_reg31 ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; divisor:decoder|state ; Rise       ; RegFile:registerFile|altsyncram:array_reg_rtl_0|altsyncram_sng1:auto_generated|ram_block1a0~porta_datain_reg31 ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; divisor:decoder|state ; Rise       ; RegFile:registerFile|altsyncram:array_reg_rtl_0|altsyncram_sng1:auto_generated|ram_block1a0~porta_datain_reg4  ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; divisor:decoder|state ; Rise       ; RegFile:registerFile|altsyncram:array_reg_rtl_0|altsyncram_sng1:auto_generated|ram_block1a0~porta_datain_reg4  ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; divisor:decoder|state ; Rise       ; RegFile:registerFile|altsyncram:array_reg_rtl_0|altsyncram_sng1:auto_generated|ram_block1a0~porta_datain_reg5  ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; divisor:decoder|state ; Rise       ; RegFile:registerFile|altsyncram:array_reg_rtl_0|altsyncram_sng1:auto_generated|ram_block1a0~porta_datain_reg5  ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; divisor:decoder|state ; Rise       ; RegFile:registerFile|altsyncram:array_reg_rtl_0|altsyncram_sng1:auto_generated|ram_block1a0~porta_datain_reg6  ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; divisor:decoder|state ; Rise       ; RegFile:registerFile|altsyncram:array_reg_rtl_0|altsyncram_sng1:auto_generated|ram_block1a0~porta_datain_reg6  ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; divisor:decoder|state ; Rise       ; RegFile:registerFile|altsyncram:array_reg_rtl_0|altsyncram_sng1:auto_generated|ram_block1a0~porta_datain_reg7  ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; divisor:decoder|state ; Rise       ; RegFile:registerFile|altsyncram:array_reg_rtl_0|altsyncram_sng1:auto_generated|ram_block1a0~porta_datain_reg7  ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; divisor:decoder|state ; Rise       ; RegFile:registerFile|altsyncram:array_reg_rtl_0|altsyncram_sng1:auto_generated|ram_block1a0~porta_datain_reg8  ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; divisor:decoder|state ; Rise       ; RegFile:registerFile|altsyncram:array_reg_rtl_0|altsyncram_sng1:auto_generated|ram_block1a0~porta_datain_reg8  ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; divisor:decoder|state ; Rise       ; RegFile:registerFile|altsyncram:array_reg_rtl_0|altsyncram_sng1:auto_generated|ram_block1a0~porta_datain_reg9  ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; divisor:decoder|state ; Rise       ; RegFile:registerFile|altsyncram:array_reg_rtl_0|altsyncram_sng1:auto_generated|ram_block1a0~porta_datain_reg9  ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; divisor:decoder|state ; Rise       ; RegFile:registerFile|altsyncram:array_reg_rtl_0|altsyncram_sng1:auto_generated|ram_block1a0~porta_we_reg       ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; divisor:decoder|state ; Rise       ; RegFile:registerFile|altsyncram:array_reg_rtl_0|altsyncram_sng1:auto_generated|ram_block1a0~porta_we_reg       ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; divisor:decoder|state ; Rise       ; RegFile:registerFile|altsyncram:array_reg_rtl_0|altsyncram_sng1:auto_generated|ram_block1a0~portb_address_reg2 ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; divisor:decoder|state ; Rise       ; RegFile:registerFile|altsyncram:array_reg_rtl_0|altsyncram_sng1:auto_generated|ram_block1a0~portb_address_reg2 ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; divisor:decoder|state ; Rise       ; RegFile:registerFile|altsyncram:array_reg_rtl_0|altsyncram_sng1:auto_generated|ram_block1a0~portb_address_reg3 ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; divisor:decoder|state ; Rise       ; RegFile:registerFile|altsyncram:array_reg_rtl_0|altsyncram_sng1:auto_generated|ram_block1a0~portb_address_reg3 ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; divisor:decoder|state ; Rise       ; RegFile:registerFile|altsyncram:array_reg_rtl_0|altsyncram_sng1:auto_generated|ram_block1a10~porta_memory_reg0 ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; divisor:decoder|state ; Rise       ; RegFile:registerFile|altsyncram:array_reg_rtl_0|altsyncram_sng1:auto_generated|ram_block1a10~porta_memory_reg0 ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; divisor:decoder|state ; Rise       ; RegFile:registerFile|altsyncram:array_reg_rtl_0|altsyncram_sng1:auto_generated|ram_block1a11~porta_memory_reg0 ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; divisor:decoder|state ; Rise       ; RegFile:registerFile|altsyncram:array_reg_rtl_0|altsyncram_sng1:auto_generated|ram_block1a11~porta_memory_reg0 ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; divisor:decoder|state ; Rise       ; RegFile:registerFile|altsyncram:array_reg_rtl_0|altsyncram_sng1:auto_generated|ram_block1a12~porta_memory_reg0 ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; divisor:decoder|state ; Rise       ; RegFile:registerFile|altsyncram:array_reg_rtl_0|altsyncram_sng1:auto_generated|ram_block1a12~porta_memory_reg0 ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; divisor:decoder|state ; Rise       ; RegFile:registerFile|altsyncram:array_reg_rtl_0|altsyncram_sng1:auto_generated|ram_block1a13~porta_memory_reg0 ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; divisor:decoder|state ; Rise       ; RegFile:registerFile|altsyncram:array_reg_rtl_0|altsyncram_sng1:auto_generated|ram_block1a13~porta_memory_reg0 ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; divisor:decoder|state ; Rise       ; RegFile:registerFile|altsyncram:array_reg_rtl_0|altsyncram_sng1:auto_generated|ram_block1a14~porta_memory_reg0 ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; divisor:decoder|state ; Rise       ; RegFile:registerFile|altsyncram:array_reg_rtl_0|altsyncram_sng1:auto_generated|ram_block1a14~porta_memory_reg0 ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; divisor:decoder|state ; Rise       ; RegFile:registerFile|altsyncram:array_reg_rtl_0|altsyncram_sng1:auto_generated|ram_block1a15~porta_memory_reg0 ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; divisor:decoder|state ; Rise       ; RegFile:registerFile|altsyncram:array_reg_rtl_0|altsyncram_sng1:auto_generated|ram_block1a15~porta_memory_reg0 ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; divisor:decoder|state ; Rise       ; RegFile:registerFile|altsyncram:array_reg_rtl_0|altsyncram_sng1:auto_generated|ram_block1a16~porta_memory_reg0 ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; divisor:decoder|state ; Rise       ; RegFile:registerFile|altsyncram:array_reg_rtl_0|altsyncram_sng1:auto_generated|ram_block1a16~porta_memory_reg0 ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; divisor:decoder|state ; Rise       ; RegFile:registerFile|altsyncram:array_reg_rtl_0|altsyncram_sng1:auto_generated|ram_block1a17~porta_memory_reg0 ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; divisor:decoder|state ; Rise       ; RegFile:registerFile|altsyncram:array_reg_rtl_0|altsyncram_sng1:auto_generated|ram_block1a17~porta_memory_reg0 ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; divisor:decoder|state ; Rise       ; RegFile:registerFile|altsyncram:array_reg_rtl_0|altsyncram_sng1:auto_generated|ram_block1a18~porta_memory_reg0 ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; divisor:decoder|state ; Rise       ; RegFile:registerFile|altsyncram:array_reg_rtl_0|altsyncram_sng1:auto_generated|ram_block1a18~porta_memory_reg0 ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; divisor:decoder|state ; Rise       ; RegFile:registerFile|altsyncram:array_reg_rtl_0|altsyncram_sng1:auto_generated|ram_block1a19~porta_memory_reg0 ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; divisor:decoder|state ; Rise       ; RegFile:registerFile|altsyncram:array_reg_rtl_0|altsyncram_sng1:auto_generated|ram_block1a19~porta_memory_reg0 ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; divisor:decoder|state ; Rise       ; RegFile:registerFile|altsyncram:array_reg_rtl_0|altsyncram_sng1:auto_generated|ram_block1a20~porta_memory_reg0 ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; divisor:decoder|state ; Rise       ; RegFile:registerFile|altsyncram:array_reg_rtl_0|altsyncram_sng1:auto_generated|ram_block1a20~porta_memory_reg0 ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; divisor:decoder|state ; Rise       ; RegFile:registerFile|altsyncram:array_reg_rtl_0|altsyncram_sng1:auto_generated|ram_block1a21~porta_memory_reg0 ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; divisor:decoder|state ; Rise       ; RegFile:registerFile|altsyncram:array_reg_rtl_0|altsyncram_sng1:auto_generated|ram_block1a21~porta_memory_reg0 ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; divisor:decoder|state ; Rise       ; RegFile:registerFile|altsyncram:array_reg_rtl_0|altsyncram_sng1:auto_generated|ram_block1a22~porta_memory_reg0 ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; divisor:decoder|state ; Rise       ; RegFile:registerFile|altsyncram:array_reg_rtl_0|altsyncram_sng1:auto_generated|ram_block1a22~porta_memory_reg0 ;
+--------+--------------+----------------+------------------+-----------------------+------------+----------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------+
; Fast Model Minimum Pulse Width: 'clk'                                                                  ;
+--------+--------------+----------------+------------------+-------+------------+-----------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock ; Clock Edge ; Target                ;
+--------+--------------+----------------+------------------+-------+------------+-----------------------+
; -1.380 ; 1.000        ; 2.380          ; Port Rate        ; clk   ; Rise       ; clk                   ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clk   ; Rise       ; divisor:decoder|state ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clk   ; Rise       ; divisor:decoder|state ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clk   ; Rise       ; clk|combout           ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clk   ; Rise       ; clk|combout           ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clk   ; Rise       ; decoder|state|clk     ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clk   ; Rise       ; decoder|state|clk     ;
+--------+--------------+----------------+------------------+-------+------------+-----------------------+


+------------------------------------------------------------------------------------------+
; Setup Times                                                                              ;
+-----------+-----------------------+--------+--------+------------+-----------------------+
; Data Port ; Clock Port            ; Rise   ; Fall   ; Clock Edge ; Clock Reference       ;
+-----------+-----------------------+--------+--------+------------+-----------------------+
; memToReg  ; divisor:decoder|state ; 0.903  ; 0.903  ; Rise       ; divisor:decoder|state ;
; muxA      ; divisor:decoder|state ; 50.396 ; 50.396 ; Rise       ; divisor:decoder|state ;
; muxB[*]   ; divisor:decoder|state ; 51.077 ; 51.077 ; Rise       ; divisor:decoder|state ;
;  muxB[0]  ; divisor:decoder|state ; 51.077 ; 51.077 ; Rise       ; divisor:decoder|state ;
;  muxB[1]  ; divisor:decoder|state ; 51.060 ; 51.060 ; Rise       ; divisor:decoder|state ;
; regDst    ; divisor:decoder|state ; 0.620  ; 0.620  ; Rise       ; divisor:decoder|state ;
; regWrite  ; divisor:decoder|state ; 0.159  ; 0.159  ; Rise       ; divisor:decoder|state ;
+-----------+-----------------------+--------+--------+------------+-----------------------+


+------------------------------------------------------------------------------------------+
; Hold Times                                                                               ;
+-----------+-----------------------+--------+--------+------------+-----------------------+
; Data Port ; Clock Port            ; Rise   ; Fall   ; Clock Edge ; Clock Reference       ;
+-----------+-----------------------+--------+--------+------------+-----------------------+
; memToReg  ; divisor:decoder|state ; 0.352  ; 0.352  ; Rise       ; divisor:decoder|state ;
; muxA      ; divisor:decoder|state ; -0.124 ; -0.124 ; Rise       ; divisor:decoder|state ;
; muxB[*]   ; divisor:decoder|state ; -0.446 ; -0.446 ; Rise       ; divisor:decoder|state ;
;  muxB[0]  ; divisor:decoder|state ; -0.897 ; -0.897 ; Rise       ; divisor:decoder|state ;
;  muxB[1]  ; divisor:decoder|state ; -0.446 ; -0.446 ; Rise       ; divisor:decoder|state ;
; regDst    ; divisor:decoder|state ; 0.318  ; 0.318  ; Rise       ; divisor:decoder|state ;
; regWrite  ; divisor:decoder|state ; 0.286  ; 0.286  ; Rise       ; divisor:decoder|state ;
+-----------+-----------------------+--------+--------+------------+-----------------------+


+------------------------------------------------------------------------------------------------+
; Clock to Output Times                                                                          ;
+-------------------+-----------------------+-------+-------+------------+-----------------------+
; Data Port         ; Clock Port            ; Rise  ; Fall  ; Clock Edge ; Clock Reference       ;
+-------------------+-----------------------+-------+-------+------------+-----------------------+
; salidaPrueba[*]   ; divisor:decoder|state ; 4.193 ; 4.193 ; Rise       ; divisor:decoder|state ;
;  salidaPrueba[0]  ; divisor:decoder|state ; 3.839 ; 3.839 ; Rise       ; divisor:decoder|state ;
;  salidaPrueba[1]  ; divisor:decoder|state ; 3.729 ; 3.729 ; Rise       ; divisor:decoder|state ;
;  salidaPrueba[2]  ; divisor:decoder|state ; 3.805 ; 3.805 ; Rise       ; divisor:decoder|state ;
;  salidaPrueba[3]  ; divisor:decoder|state ; 3.826 ; 3.826 ; Rise       ; divisor:decoder|state ;
;  salidaPrueba[4]  ; divisor:decoder|state ; 4.021 ; 4.021 ; Rise       ; divisor:decoder|state ;
;  salidaPrueba[5]  ; divisor:decoder|state ; 3.740 ; 3.740 ; Rise       ; divisor:decoder|state ;
;  salidaPrueba[6]  ; divisor:decoder|state ; 3.862 ; 3.862 ; Rise       ; divisor:decoder|state ;
;  salidaPrueba[7]  ; divisor:decoder|state ; 3.886 ; 3.886 ; Rise       ; divisor:decoder|state ;
;  salidaPrueba[8]  ; divisor:decoder|state ; 3.680 ; 3.680 ; Rise       ; divisor:decoder|state ;
;  salidaPrueba[9]  ; divisor:decoder|state ; 3.763 ; 3.763 ; Rise       ; divisor:decoder|state ;
;  salidaPrueba[10] ; divisor:decoder|state ; 3.905 ; 3.905 ; Rise       ; divisor:decoder|state ;
;  salidaPrueba[11] ; divisor:decoder|state ; 3.836 ; 3.836 ; Rise       ; divisor:decoder|state ;
;  salidaPrueba[12] ; divisor:decoder|state ; 4.193 ; 4.193 ; Rise       ; divisor:decoder|state ;
;  salidaPrueba[13] ; divisor:decoder|state ; 3.950 ; 3.950 ; Rise       ; divisor:decoder|state ;
;  salidaPrueba[14] ; divisor:decoder|state ; 3.741 ; 3.741 ; Rise       ; divisor:decoder|state ;
;  salidaPrueba[15] ; divisor:decoder|state ; 3.871 ; 3.871 ; Rise       ; divisor:decoder|state ;
+-------------------+-----------------------+-------+-------+------------+-----------------------+


+------------------------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                                  ;
+-------------------+-----------------------+-------+-------+------------+-----------------------+
; Data Port         ; Clock Port            ; Rise  ; Fall  ; Clock Edge ; Clock Reference       ;
+-------------------+-----------------------+-------+-------+------------+-----------------------+
; salidaPrueba[*]   ; divisor:decoder|state ; 3.680 ; 3.680 ; Rise       ; divisor:decoder|state ;
;  salidaPrueba[0]  ; divisor:decoder|state ; 3.839 ; 3.839 ; Rise       ; divisor:decoder|state ;
;  salidaPrueba[1]  ; divisor:decoder|state ; 3.729 ; 3.729 ; Rise       ; divisor:decoder|state ;
;  salidaPrueba[2]  ; divisor:decoder|state ; 3.805 ; 3.805 ; Rise       ; divisor:decoder|state ;
;  salidaPrueba[3]  ; divisor:decoder|state ; 3.826 ; 3.826 ; Rise       ; divisor:decoder|state ;
;  salidaPrueba[4]  ; divisor:decoder|state ; 4.021 ; 4.021 ; Rise       ; divisor:decoder|state ;
;  salidaPrueba[5]  ; divisor:decoder|state ; 3.740 ; 3.740 ; Rise       ; divisor:decoder|state ;
;  salidaPrueba[6]  ; divisor:decoder|state ; 3.862 ; 3.862 ; Rise       ; divisor:decoder|state ;
;  salidaPrueba[7]  ; divisor:decoder|state ; 3.886 ; 3.886 ; Rise       ; divisor:decoder|state ;
;  salidaPrueba[8]  ; divisor:decoder|state ; 3.680 ; 3.680 ; Rise       ; divisor:decoder|state ;
;  salidaPrueba[9]  ; divisor:decoder|state ; 3.763 ; 3.763 ; Rise       ; divisor:decoder|state ;
;  salidaPrueba[10] ; divisor:decoder|state ; 3.905 ; 3.905 ; Rise       ; divisor:decoder|state ;
;  salidaPrueba[11] ; divisor:decoder|state ; 3.836 ; 3.836 ; Rise       ; divisor:decoder|state ;
;  salidaPrueba[12] ; divisor:decoder|state ; 4.193 ; 4.193 ; Rise       ; divisor:decoder|state ;
;  salidaPrueba[13] ; divisor:decoder|state ; 3.950 ; 3.950 ; Rise       ; divisor:decoder|state ;
;  salidaPrueba[14] ; divisor:decoder|state ; 3.741 ; 3.741 ; Rise       ; divisor:decoder|state ;
;  salidaPrueba[15] ; divisor:decoder|state ; 3.871 ; 3.871 ; Rise       ; divisor:decoder|state ;
+-------------------+-----------------------+-------+-------+------------+-----------------------+


+----------------------------------------------------------------------------------------+
; Multicorner Timing Analysis Summary                                                    ;
+------------------------+-----------+--------+----------+---------+---------------------+
; Clock                  ; Setup     ; Hold   ; Recovery ; Removal ; Minimum Pulse Width ;
+------------------------+-----------+--------+----------+---------+---------------------+
; Worst-case Slack       ; -138.464  ; -1.864 ; N/A      ; N/A     ; -2.064              ;
;  clk                   ; 1.343     ; -1.864 ; N/A      ; N/A     ; -1.631              ;
;  divisor:decoder|state ; -138.464  ; 2.321  ; N/A      ; N/A     ; -2.064              ;
; Design-wide TNS        ; -2330.375 ; -1.864 ; 0.0      ; 0.0     ; -567.301            ;
;  clk                   ; 0.000     ; -1.864 ; N/A      ; N/A     ; -2.853              ;
;  divisor:decoder|state ; -2330.375 ; 0.000  ; N/A      ; N/A     ; -564.448            ;
+------------------------+-----------+--------+----------+---------+---------------------+


+--------------------------------------------------------------------------------------------+
; Setup Times                                                                                ;
+-----------+-----------------------+---------+---------+------------+-----------------------+
; Data Port ; Clock Port            ; Rise    ; Fall    ; Clock Edge ; Clock Reference       ;
+-----------+-----------------------+---------+---------+------------+-----------------------+
; memToReg  ; divisor:decoder|state ; 3.358   ; 3.358   ; Rise       ; divisor:decoder|state ;
; muxA      ; divisor:decoder|state ; 130.823 ; 130.823 ; Rise       ; divisor:decoder|state ;
; muxB[*]   ; divisor:decoder|state ; 132.695 ; 132.695 ; Rise       ; divisor:decoder|state ;
;  muxB[0]  ; divisor:decoder|state ; 132.695 ; 132.695 ; Rise       ; divisor:decoder|state ;
;  muxB[1]  ; divisor:decoder|state ; 132.637 ; 132.637 ; Rise       ; divisor:decoder|state ;
; regDst    ; divisor:decoder|state ; 2.693   ; 2.693   ; Rise       ; divisor:decoder|state ;
; regWrite  ; divisor:decoder|state ; 1.385   ; 1.385   ; Rise       ; divisor:decoder|state ;
+-----------+-----------------------+---------+---------+------------+-----------------------+


+------------------------------------------------------------------------------------------+
; Hold Times                                                                               ;
+-----------+-----------------------+--------+--------+------------+-----------------------+
; Data Port ; Clock Port            ; Rise   ; Fall   ; Clock Edge ; Clock Reference       ;
+-----------+-----------------------+--------+--------+------------+-----------------------+
; memToReg  ; divisor:decoder|state ; 0.352  ; 0.352  ; Rise       ; divisor:decoder|state ;
; muxA      ; divisor:decoder|state ; -0.124 ; -0.124 ; Rise       ; divisor:decoder|state ;
; muxB[*]   ; divisor:decoder|state ; -0.446 ; -0.446 ; Rise       ; divisor:decoder|state ;
;  muxB[0]  ; divisor:decoder|state ; -0.897 ; -0.897 ; Rise       ; divisor:decoder|state ;
;  muxB[1]  ; divisor:decoder|state ; -0.446 ; -0.446 ; Rise       ; divisor:decoder|state ;
; regDst    ; divisor:decoder|state ; 0.318  ; 0.318  ; Rise       ; divisor:decoder|state ;
; regWrite  ; divisor:decoder|state ; 0.286  ; 0.286  ; Rise       ; divisor:decoder|state ;
+-----------+-----------------------+--------+--------+------------+-----------------------+


+------------------------------------------------------------------------------------------------+
; Clock to Output Times                                                                          ;
+-------------------+-----------------------+-------+-------+------------+-----------------------+
; Data Port         ; Clock Port            ; Rise  ; Fall  ; Clock Edge ; Clock Reference       ;
+-------------------+-----------------------+-------+-------+------------+-----------------------+
; salidaPrueba[*]   ; divisor:decoder|state ; 8.213 ; 8.213 ; Rise       ; divisor:decoder|state ;
;  salidaPrueba[0]  ; divisor:decoder|state ; 7.453 ; 7.453 ; Rise       ; divisor:decoder|state ;
;  salidaPrueba[1]  ; divisor:decoder|state ; 7.077 ; 7.077 ; Rise       ; divisor:decoder|state ;
;  salidaPrueba[2]  ; divisor:decoder|state ; 7.398 ; 7.398 ; Rise       ; divisor:decoder|state ;
;  salidaPrueba[3]  ; divisor:decoder|state ; 7.428 ; 7.428 ; Rise       ; divisor:decoder|state ;
;  salidaPrueba[4]  ; divisor:decoder|state ; 7.855 ; 7.855 ; Rise       ; divisor:decoder|state ;
;  salidaPrueba[5]  ; divisor:decoder|state ; 7.022 ; 7.022 ; Rise       ; divisor:decoder|state ;
;  salidaPrueba[6]  ; divisor:decoder|state ; 7.464 ; 7.464 ; Rise       ; divisor:decoder|state ;
;  salidaPrueba[7]  ; divisor:decoder|state ; 7.500 ; 7.500 ; Rise       ; divisor:decoder|state ;
;  salidaPrueba[8]  ; divisor:decoder|state ; 7.064 ; 7.064 ; Rise       ; divisor:decoder|state ;
;  salidaPrueba[9]  ; divisor:decoder|state ; 7.322 ; 7.322 ; Rise       ; divisor:decoder|state ;
;  salidaPrueba[10] ; divisor:decoder|state ; 7.489 ; 7.489 ; Rise       ; divisor:decoder|state ;
;  salidaPrueba[11] ; divisor:decoder|state ; 7.434 ; 7.434 ; Rise       ; divisor:decoder|state ;
;  salidaPrueba[12] ; divisor:decoder|state ; 8.213 ; 8.213 ; Rise       ; divisor:decoder|state ;
;  salidaPrueba[13] ; divisor:decoder|state ; 7.747 ; 7.747 ; Rise       ; divisor:decoder|state ;
;  salidaPrueba[14] ; divisor:decoder|state ; 7.103 ; 7.103 ; Rise       ; divisor:decoder|state ;
;  salidaPrueba[15] ; divisor:decoder|state ; 7.297 ; 7.297 ; Rise       ; divisor:decoder|state ;
+-------------------+-----------------------+-------+-------+------------+-----------------------+


+------------------------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                                  ;
+-------------------+-----------------------+-------+-------+------------+-----------------------+
; Data Port         ; Clock Port            ; Rise  ; Fall  ; Clock Edge ; Clock Reference       ;
+-------------------+-----------------------+-------+-------+------------+-----------------------+
; salidaPrueba[*]   ; divisor:decoder|state ; 3.680 ; 3.680 ; Rise       ; divisor:decoder|state ;
;  salidaPrueba[0]  ; divisor:decoder|state ; 3.839 ; 3.839 ; Rise       ; divisor:decoder|state ;
;  salidaPrueba[1]  ; divisor:decoder|state ; 3.729 ; 3.729 ; Rise       ; divisor:decoder|state ;
;  salidaPrueba[2]  ; divisor:decoder|state ; 3.805 ; 3.805 ; Rise       ; divisor:decoder|state ;
;  salidaPrueba[3]  ; divisor:decoder|state ; 3.826 ; 3.826 ; Rise       ; divisor:decoder|state ;
;  salidaPrueba[4]  ; divisor:decoder|state ; 4.021 ; 4.021 ; Rise       ; divisor:decoder|state ;
;  salidaPrueba[5]  ; divisor:decoder|state ; 3.740 ; 3.740 ; Rise       ; divisor:decoder|state ;
;  salidaPrueba[6]  ; divisor:decoder|state ; 3.862 ; 3.862 ; Rise       ; divisor:decoder|state ;
;  salidaPrueba[7]  ; divisor:decoder|state ; 3.886 ; 3.886 ; Rise       ; divisor:decoder|state ;
;  salidaPrueba[8]  ; divisor:decoder|state ; 3.680 ; 3.680 ; Rise       ; divisor:decoder|state ;
;  salidaPrueba[9]  ; divisor:decoder|state ; 3.763 ; 3.763 ; Rise       ; divisor:decoder|state ;
;  salidaPrueba[10] ; divisor:decoder|state ; 3.905 ; 3.905 ; Rise       ; divisor:decoder|state ;
;  salidaPrueba[11] ; divisor:decoder|state ; 3.836 ; 3.836 ; Rise       ; divisor:decoder|state ;
;  salidaPrueba[12] ; divisor:decoder|state ; 4.193 ; 4.193 ; Rise       ; divisor:decoder|state ;
;  salidaPrueba[13] ; divisor:decoder|state ; 3.950 ; 3.950 ; Rise       ; divisor:decoder|state ;
;  salidaPrueba[14] ; divisor:decoder|state ; 3.741 ; 3.741 ; Rise       ; divisor:decoder|state ;
;  salidaPrueba[15] ; divisor:decoder|state ; 3.871 ; 3.871 ; Rise       ; divisor:decoder|state ;
+-------------------+-----------------------+-------+-------+------------+-----------------------+


+-----------------------------------------------------------------------------------------------+
; Setup Transfers                                                                               ;
+-----------------------+-----------------------+--------------+----------+----------+----------+
; From Clock            ; To Clock              ; RR Paths     ; FR Paths ; RF Paths ; FF Paths ;
+-----------------------+-----------------------+--------------+----------+----------+----------+
; divisor:decoder|state ; clk                   ; 1            ; 1        ; 0        ; 0        ;
; divisor:decoder|state ; divisor:decoder|state ; > 2147483647 ; 0        ; 0        ; 0        ;
+-----------------------+-----------------------+--------------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+-----------------------------------------------------------------------------------------------+
; Hold Transfers                                                                                ;
+-----------------------+-----------------------+--------------+----------+----------+----------+
; From Clock            ; To Clock              ; RR Paths     ; FR Paths ; RF Paths ; FF Paths ;
+-----------------------+-----------------------+--------------+----------+----------+----------+
; divisor:decoder|state ; clk                   ; 1            ; 1        ; 0        ; 0        ;
; divisor:decoder|state ; divisor:decoder|state ; > 2147483647 ; 0        ; 0        ; 0        ;
+-----------------------+-----------------------+--------------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


---------------
; Report TCCS ;
---------------
No dedicated SERDES Transmitter circuitry present in device or used in design


---------------
; Report RSKM ;
---------------
No dedicated SERDES Receiver circuitry present in device or used in design


+------------------------------------------------+
; Unconstrained Paths                            ;
+---------------------------------+-------+------+
; Property                        ; Setup ; Hold ;
+---------------------------------+-------+------+
; Illegal Clocks                  ; 0     ; 0    ;
; Unconstrained Clocks            ; 0     ; 0    ;
; Unconstrained Input Ports       ; 6     ; 6    ;
; Unconstrained Input Port Paths  ; 64    ; 64   ;
; Unconstrained Output Ports      ; 16    ; 16   ;
; Unconstrained Output Port Paths ; 16    ; 16   ;
+---------------------------------+-------+------+


+------------------------------------+
; TimeQuest Timing Analyzer Messages ;
+------------------------------------+
Info: *******************************************************************
Info: Running Quartus II 64-Bit TimeQuest Timing Analyzer
    Info: Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition
    Info: Processing started: Tue May 28 12:12:48 2019
Info: Command: quartus_sta prueba3 -c prueba3
Info: qsta_default_script.tcl version: #1
Warning (20028): Parallel compilation is not licensed and has been disabled
Info (21077): Low junction temperature is 0 degrees C
Info (21077): High junction temperature is 85 degrees C
Critical Warning (332012): Synopsys Design Constraints File file not found: 'prueba3.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design.
Info (332142): No user constrained base clocks found in the design. Calling "derive_clocks -period 1.0"
Info (332105): Deriving Clocks
    Info (332105): create_clock -period 1.000 -name divisor:decoder|state divisor:decoder|state
    Info (332105): create_clock -period 1.000 -name clk clk
Info: Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON
Info: Analyzing Slow Model
Critical Warning (332148): Timing requirements not met
Info (332146): Worst-case setup slack is -138.464
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):  -138.464     -2330.375 divisor:decoder|state 
    Info (332119):     2.116         0.000 clk 
Info (332146): Worst-case hold slack is -1.864
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -1.864        -1.864 clk 
    Info (332119):     2.786         0.000 divisor:decoder|state 
Info (332140): No Recovery paths to report
Info (332140): No Removal paths to report
Info (332146): Worst-case minimum pulse width slack is -2.064
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -2.064      -564.448 divisor:decoder|state 
    Info (332119):    -1.631        -2.853 clk 
Info (332001): The selected device family is not supported by the report_metastability command.
Info: Analyzing Fast Model
Critical Warning (332148): Timing requirements not met
Info (332146): Worst-case setup slack is -53.667
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):   -53.667      -941.241 divisor:decoder|state 
    Info (332119):     1.343         0.000 clk 
Info (332146): Worst-case hold slack is -0.963
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -0.963        -0.963 clk 
    Info (332119):     2.321         0.000 divisor:decoder|state 
Info (332140): No Recovery paths to report
Info (332140): No Removal paths to report
Info (332146): Worst-case minimum pulse width slack is -1.627
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -1.627      -445.528 divisor:decoder|state 
    Info (332119):    -1.380        -2.380 clk 
Info (332001): The selected device family is not supported by the report_metastability command.
Info (332102): Design is not fully constrained for setup requirements
Info (332102): Design is not fully constrained for hold requirements
Info: Quartus II 64-Bit TimeQuest Timing Analyzer was successful. 0 errors, 4 warnings
    Info: Peak virtual memory: 4671 megabytes
    Info: Processing ended: Tue May 28 12:13:14 2019
    Info: Elapsed time: 00:00:26
    Info: Total CPU time (on all processors): 00:00:26


