Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2022.2 (win64) Build 3671981 Fri Oct 14 05:00:03 MDT 2022
| Date         : Sat Nov 29 20:40:16 2025
| Host         : Abbas running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file Top_control_sets_placed.rpt
| Design       : Top
| Device       : xc7z020
------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |    10 |
|    Minimum number of control sets                        |    10 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |     9 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |    10 |
| >= 0 to < 4        |     1 |
| >= 4 to < 6        |     1 |
| >= 6 to < 8        |     0 |
| >= 8 to < 10       |     0 |
| >= 10 to < 12      |     0 |
| >= 12 to < 14      |     0 |
| >= 14 to < 16      |     0 |
| >= 16              |     8 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |               3 |            1 |
| No           | No                    | Yes                    |               4 |            2 |
| No           | Yes                   | No                     |               0 |            0 |
| Yes          | No                    | No                     |               0 |            0 |
| Yes          | No                    | Yes                    |             128 |           59 |
| Yes          | Yes                   | No                     |               0 |            0 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+-------------------------------------+-------------------------------------+------------------+------------------+----------------+--------------+
|             Clock Signal            |            Enable Signal            | Set/Reset Signal | Slice Load Count | Bel Load Count | Bels / Slice |
+-------------------------------------+-------------------------------------+------------------+------------------+----------------+--------------+
|  PC_inst/current_signal_reg[3]_3[0] |                                     |                  |                1 |              3 |         3.00 |
|  clk_IBUF_BUFG                      |                                     | rst_IBUF         |                2 |              4 |         2.00 |
|  clk_IBUF_BUFG                      | Instr_Mem_inst/E[0]                 | rst_IBUF         |                7 |             16 |         2.29 |
|  clk_IBUF_BUFG                      | Instr_Mem_inst/rd_addr_reg[2]_0[0]  | rst_IBUF         |                9 |             16 |         1.78 |
|  clk_IBUF_BUFG                      | Reg_File_inst/registers_reg_n_0_[3] | rst_IBUF         |                8 |             16 |         2.00 |
|  clk_IBUF_BUFG                      | Reg_File_inst/registers_reg_n_0_[0] | rst_IBUF         |                8 |             16 |         2.00 |
|  clk_IBUF_BUFG                      | Reg_File_inst/registers_reg_n_0_[4] | rst_IBUF         |                6 |             16 |         2.67 |
|  clk_IBUF_BUFG                      | Reg_File_inst/registers_reg_n_0_[1] | rst_IBUF         |                7 |             16 |         2.29 |
|  clk_IBUF_BUFG                      | Reg_File_inst/registers_reg_n_0_[5] | rst_IBUF         |                7 |             16 |         2.29 |
|  clk_IBUF_BUFG                      | Reg_File_inst/registers_reg_n_0_[6] | rst_IBUF         |                7 |             16 |         2.29 |
+-------------------------------------+-------------------------------------+------------------+------------------+----------------+--------------+


