# Loading project Proy_P13
# reading /home/lukilukeskywalker/.intelFPGA/20.1/modelsim_ase/linuxaloem/../modelsim.ini
# Loading project Proy_P15
# Compile of divisor_2.vhd was successful.
# Compile of divisor_3.vhd was successful.
# Compile of divisores.vhd was successful.
# Compile of test_divisor_2.vhd failed with 5 errors.
# Compile of test_divisor_3.vhd failed with 5 errors.
# 5 compiles, 2 failed with 10 errors.
# Compile of divisor_2.vhd was successful.
# Compile of divisor_3.vhd was successful.
# Compile of divisores.vhd was successful.
# Compile of test_divisor_2.vhd failed with 5 errors.
# Compile of test_divisor_3.vhd failed with 5 errors.
# 5 compiles, 2 failed with 10 errors.
