
---------- Begin Simulation Statistics ----------
sim_seconds                                  1.066853                       # Number of seconds simulated
sim_ticks                                1066853218500                       # Number of ticks simulated
final_tick                               1066853218500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                  37529                       # Simulator instruction rate (inst/s)
host_op_rate                                    54826                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                               80075382                       # Simulator tick rate (ticks/s)
host_mem_usage                                 828672                       # Number of bytes of host memory used
host_seconds                                 13323.11                       # Real time elapsed on the host
sim_insts                                   500000001                       # Number of instructions simulated
sim_ops                                     730450447                       # Number of ops (including micro ops) simulated
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.mem_ctrls.bytes_read::cpu.inst           63552                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu.data        48252544                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total           48316096                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::cpu.inst        63552                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total         63552                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::writebacks     25409024                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total        25409024                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::cpu.inst              993                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu.data           753946                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total              754939                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::writebacks        397016                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total             397016                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::cpu.inst              59570                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu.data           45228850                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total              45288419                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::cpu.inst         59570                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total            59570                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::writebacks        23816795                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total             23816795                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::writebacks        23816795                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu.inst             59570                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu.data          45228850                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total             69105214                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.readReqs                      754939                       # Number of read requests accepted
system.mem_ctrls.writeReqs                     397016                       # Number of write requests accepted
system.mem_ctrls.readBursts                    754939                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                   397016                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.bytesReadDRAM               48171328                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                  144768                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                25401216                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                48316096                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys             25409024                       # Total written bytes from the system interface side
system.mem_ctrls.servicedByWrQ                   2262                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                   107                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs       340631                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0             49066                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1             47552                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2             48235                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3             45188                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4             44755                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5             44202                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6             46197                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7             45372                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8             43179                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9             43487                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10            47226                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11            47654                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12            49481                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13            49484                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14            49909                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15            51690                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0             25633                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1             25153                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2             26592                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3             24320                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4             23660                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5             23025                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6             24431                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7             24313                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8             23313                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9             23411                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10            24787                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11            24547                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12            25081                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13            25475                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14            25827                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15            27326                       # Per bank write bursts
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.totGap                  1066820463500                       # Total gap between requests
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                754939                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6               397016                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                  744074                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                    8084                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                     408                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                     111                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                  15242                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                  16072                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                  22838                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                  22866                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                  22845                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                  22843                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                  22840                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                  22838                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                  22838                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                  22836                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                  22841                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                  22852                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                  22878                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                  22924                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                  22840                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                  22834                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                  22833                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                  22833                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples       584063                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    125.966795                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean    92.311703                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   155.671257                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127       403901     69.15%     69.15% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255       117482     20.11%     89.27% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383        26110      4.47%     93.74% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511         9760      1.67%     95.41% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639        13253      2.27%     97.68% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767         2078      0.36%     98.03% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895         1784      0.31%     98.34% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023         1457      0.25%     98.59% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151         8238      1.41%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total       584063                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples        22833                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      32.963956                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     25.067250                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev    163.751788                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-1023        22825     99.96%     99.96% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1024-2047            3      0.01%     99.98% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::5120-6143            1      0.00%     99.98% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::7168-8191            1      0.00%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::8192-9215            2      0.01%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::18432-19455            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total         22833                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples        22833                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      17.382473                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     17.357317                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.922326                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16             6762     29.62%     29.62% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17              828      3.63%     33.24% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18            14992     65.66%     98.90% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19              250      1.09%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20                1      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total         22833                       # Writes before turning the bus around for reads
system.mem_ctrls.totQLat                  11173670750                       # Total ticks spent queuing
system.mem_ctrls.totMemAccLat             25286364500                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.totBusLat                 3763385000                       # Total ticks spent in databus transfers
system.mem_ctrls.avgQLat                     14845.24                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                33595.24                       # Average memory access latency per DRAM burst
system.mem_ctrls.avgRdBW                        45.15                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                        23.81                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                     45.29                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                     23.82                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         0.54                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     0.35                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    0.19                       # Data bus utilization in percentage for writes
system.mem_ctrls.avgRdQLen                       1.00                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      23.08                       # Average write queue length when enqueuing
system.mem_ctrls.readRowHits                   354965                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                  210543                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 47.16                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                53.05                       # Row buffer hit rate for writes
system.mem_ctrls.avgGap                     926095.61                       # Average gap between requests
system.mem_ctrls.pageHitRate                    49.19                       # Row buffer hit rate, read and write combined
system.mem_ctrls_0.actEnergy               2173741920                       # Energy for activate commands per rank (pJ)
system.mem_ctrls_0.preEnergy               1186069500                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls_0.readEnergy              2890422600                       # Energy for read commands per rank (pJ)
system.mem_ctrls_0.writeEnergy             1277382960                       # Energy for write commands per rank (pJ)
system.mem_ctrls_0.refreshEnergy          69681365520                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls_0.actBackEnergy         228656016990                       # Energy for active background per rank (pJ)
system.mem_ctrls_0.preBackEnergy         439533864000                       # Energy for precharge background per rank (pJ)
system.mem_ctrls_0.totalEnergy           745398863490                       # Total energy per rank (pJ)
system.mem_ctrls_0.averagePower            698.692092                       # Core power per rank (mW)
system.mem_ctrls_0.memoryStateTime::IDLE 729823100500                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::REF   35624420000                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::ACT  301401355750                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls_1.actEnergy               2241774360                       # Energy for activate commands per rank (pJ)
system.mem_ctrls_1.preEnergy               1223190375                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls_1.readEnergy              2980458000                       # Energy for read commands per rank (pJ)
system.mem_ctrls_1.writeEnergy             1294490160                       # Energy for write commands per rank (pJ)
system.mem_ctrls_1.refreshEnergy          69681365520                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls_1.actBackEnergy         232710353460                       # Energy for active background per rank (pJ)
system.mem_ctrls_1.preBackEnergy         435977428500                       # Energy for precharge background per rank (pJ)
system.mem_ctrls_1.totalEnergy           746109060375                       # Total energy per rank (pJ)
system.mem_ctrls_1.averagePower            699.357788                       # Core power per rank (mW)
system.mem_ctrls_1.memoryStateTime::IDLE 723870598250                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::REF   35624420000                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::ACT  307353858000                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu.apic_clk_domain.clock                 8000                       # Clock period in ticks
system.cpu.workload.num_syscalls                   86                       # Number of system calls
system.cpu.numCycles                       2133706437                       # number of cpu cycles simulated
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.committedInsts                   500000001                       # Number of instructions committed
system.cpu.committedOps                     730450447                       # Number of ops (including micro ops) committed
system.cpu.num_int_alu_accesses             729688907                       # Number of integer alu accesses
system.cpu.num_fp_alu_accesses                    663                       # Number of float alu accesses
system.cpu.num_func_calls                     1453961                       # number of times a function call or return occured
system.cpu.num_conditional_control_insts     31770496                       # number of instructions that are conditional controls
system.cpu.num_int_insts                    729688907                       # number of integer instructions
system.cpu.num_fp_insts                           663                       # number of float instructions
system.cpu.num_int_register_reads          1698743410                       # number of times the integer registers were read
system.cpu.num_int_register_writes          621892952                       # number of times the integer registers were written
system.cpu.num_fp_register_reads                 1009                       # number of times the floating registers were read
system.cpu.num_fp_register_writes                 429                       # number of times the floating registers were written
system.cpu.num_cc_register_reads            180840558                       # number of times the CC registers were read
system.cpu.num_cc_register_writes           276245127                       # number of times the CC registers were written
system.cpu.num_mem_refs                     295985459                       # number of memory refs
system.cpu.num_load_insts                   225946750                       # Number of load instructions
system.cpu.num_store_insts                   70038709                       # Number of store instructions
system.cpu.num_idle_cycles                          0                       # Number of idle cycles
system.cpu.num_busy_cycles                 2133706437                       # Number of busy cycles
system.cpu.not_idle_fraction                        1                       # Percentage of non-idle cycles
system.cpu.idle_fraction                            0                       # Percentage of idle cycles
system.cpu.Branches                          37843296                       # Number of branches fetched
system.cpu.op_class::No_OpClass                 94739      0.01%      0.01% # Class of executed instruction
system.cpu.op_class::IntAlu                 434349070     59.46%     59.48% # Class of executed instruction
system.cpu.op_class::IntMult                    20662      0.00%     59.48% # Class of executed instruction
system.cpu.op_class::IntDiv                       119      0.00%     59.48% # Class of executed instruction
system.cpu.op_class::FloatAdd                     398      0.00%     59.48% # Class of executed instruction
system.cpu.op_class::FloatCmp                       0      0.00%     59.48% # Class of executed instruction
system.cpu.op_class::FloatCvt                       0      0.00%     59.48% # Class of executed instruction
system.cpu.op_class::FloatMult                      0      0.00%     59.48% # Class of executed instruction
system.cpu.op_class::FloatDiv                       0      0.00%     59.48% # Class of executed instruction
system.cpu.op_class::FloatSqrt                      0      0.00%     59.48% # Class of executed instruction
system.cpu.op_class::SimdAdd                        0      0.00%     59.48% # Class of executed instruction
system.cpu.op_class::SimdAddAcc                     0      0.00%     59.48% # Class of executed instruction
system.cpu.op_class::SimdAlu                        0      0.00%     59.48% # Class of executed instruction
system.cpu.op_class::SimdCmp                        0      0.00%     59.48% # Class of executed instruction
system.cpu.op_class::SimdCvt                        0      0.00%     59.48% # Class of executed instruction
system.cpu.op_class::SimdMisc                       0      0.00%     59.48% # Class of executed instruction
system.cpu.op_class::SimdMult                       0      0.00%     59.48% # Class of executed instruction
system.cpu.op_class::SimdMultAcc                    0      0.00%     59.48% # Class of executed instruction
system.cpu.op_class::SimdShift                      0      0.00%     59.48% # Class of executed instruction
system.cpu.op_class::SimdShiftAcc                   0      0.00%     59.48% # Class of executed instruction
system.cpu.op_class::SimdSqrt                       0      0.00%     59.48% # Class of executed instruction
system.cpu.op_class::SimdFloatAdd                   0      0.00%     59.48% # Class of executed instruction
system.cpu.op_class::SimdFloatAlu                   0      0.00%     59.48% # Class of executed instruction
system.cpu.op_class::SimdFloatCmp                   0      0.00%     59.48% # Class of executed instruction
system.cpu.op_class::SimdFloatCvt                   0      0.00%     59.48% # Class of executed instruction
system.cpu.op_class::SimdFloatDiv                   0      0.00%     59.48% # Class of executed instruction
system.cpu.op_class::SimdFloatMisc                  0      0.00%     59.48% # Class of executed instruction
system.cpu.op_class::SimdFloatMult                  0      0.00%     59.48% # Class of executed instruction
system.cpu.op_class::SimdFloatMultAcc               0      0.00%     59.48% # Class of executed instruction
system.cpu.op_class::SimdFloatSqrt                  0      0.00%     59.48% # Class of executed instruction
system.cpu.op_class::MemRead                225946750     30.93%     90.41% # Class of executed instruction
system.cpu.op_class::MemWrite                70038709      9.59%    100.00% # Class of executed instruction
system.cpu.op_class::IprAccess                      0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::InstPrefetch                   0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::total                  730450447                       # Class of executed instruction
system.cpu.dcache.tags.replacements           2465951                       # number of replacements
system.cpu.dcache.tags.tagsinuse          1021.389562                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs           293518492                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs           2466975                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs            118.979111                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle        3492192500                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::cpu.data  1021.389562                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::cpu.data     0.997451                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.997451                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024         1024                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1            2                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2           16                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3          901                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::4          105                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses         594437909                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses        594437909                       # Number of data accesses
system.cpu.dcache.ReadReq_hits::cpu.data    224130270                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total       224130270                       # number of ReadReq hits
system.cpu.dcache.WriteReq_hits::cpu.data     69388222                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total       69388222                       # number of WriteReq hits
system.cpu.dcache.demand_hits::cpu.data     293518492                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total        293518492                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::cpu.data    293518492                       # number of overall hits
system.cpu.dcache.overall_hits::total       293518492                       # number of overall hits
system.cpu.dcache.ReadReq_misses::cpu.data      1800103                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total       1800103                       # number of ReadReq misses
system.cpu.dcache.WriteReq_misses::cpu.data       650488                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total       650488                       # number of WriteReq misses
system.cpu.dcache.SoftPFReq_misses::cpu.data        16384                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_misses::total        16384                       # number of SoftPFReq misses
system.cpu.dcache.demand_misses::cpu.data      2450591                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total        2450591                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::cpu.data      2466975                       # number of overall misses
system.cpu.dcache.overall_misses::total       2466975                       # number of overall misses
system.cpu.dcache.ReadReq_miss_latency::cpu.data  53819922000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total  53819922000                       # number of ReadReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::cpu.data  31914903000                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total  31914903000                       # number of WriteReq miss cycles
system.cpu.dcache.demand_miss_latency::cpu.data  85734825000                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total  85734825000                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::cpu.data  85734825000                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total  85734825000                       # number of overall miss cycles
system.cpu.dcache.ReadReq_accesses::cpu.data    225930373                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total    225930373                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::cpu.data     70038710                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total     70038710                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_accesses::cpu.data        16384                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_accesses::total        16384                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.demand_accesses::cpu.data    295969083                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total    295969083                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::cpu.data    295985467                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total    295985467                       # number of overall (read+write) accesses
system.cpu.dcache.ReadReq_miss_rate::cpu.data     0.007968                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.007968                       # miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_miss_rate::cpu.data     0.009288                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.009288                       # miss rate for WriteReq accesses
system.cpu.dcache.SoftPFReq_miss_rate::cpu.data            1                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_miss_rate::total            1                       # miss rate for SoftPFReq accesses
system.cpu.dcache.demand_miss_rate::cpu.data     0.008280                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.008280                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::cpu.data     0.008335                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.008335                       # miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_miss_latency::cpu.data 29898.245823                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 29898.245823                       # average ReadReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::cpu.data 49063.015767                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 49063.015767                       # average WriteReq miss latency
system.cpu.dcache.demand_avg_miss_latency::cpu.data 34985.366795                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 34985.366795                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::cpu.data 34753.017359                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 34753.017359                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs       232587                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs              5498                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs    42.303929                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.fast_writes                       0                       # number of fast writes performed
system.cpu.dcache.cache_copies                      0                       # number of cache copies performed
system.cpu.dcache.writebacks::writebacks      1140056                       # number of writebacks
system.cpu.dcache.writebacks::total           1140056                       # number of writebacks
system.cpu.dcache.ReadReq_mshr_misses::cpu.data      1800103                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total      1800103                       # number of ReadReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::cpu.data       650488                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total       650488                       # number of WriteReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_misses::cpu.data        16384                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_misses::total        16384                       # number of SoftPFReq MSHR misses
system.cpu.dcache.demand_mshr_misses::cpu.data      2450591                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total      2450591                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::cpu.data      2466975                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total      2466975                       # number of overall MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::cpu.data  52019819000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total  52019819000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::cpu.data  31264415000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total  31264415000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_latency::cpu.data   1282014463                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_latency::total   1282014463                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::cpu.data  83284234000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total  83284234000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::cpu.data  84566248463                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total  84566248463                       # number of overall MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::cpu.data     0.007968                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.007968                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::cpu.data     0.009288                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.009288                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.SoftPFReq_mshr_miss_rate::cpu.data            1                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_miss_rate::total            1                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.demand_mshr_miss_rate::cpu.data     0.008280                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.008280                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::cpu.data     0.008335                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.008335                       # mshr miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::cpu.data 28898.245823                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 28898.245823                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::cpu.data 48063.015767                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 48063.015767                       # average WriteReq mshr miss latency
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::cpu.data 78247.953064                       # average SoftPFReq mshr miss latency
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::total 78247.953064                       # average SoftPFReq mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::cpu.data 33985.366795                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 33985.366795                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::cpu.data 34279.329326                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 34279.329326                       # average overall mshr miss latency
system.cpu.dcache.no_allocate_misses                0                       # Number of misses that were no-allocate
system.cpu.dtb_walker_cache.tags.replacements            0                       # number of replacements
system.cpu.dtb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.dtb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.dtb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.dtb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.dtb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.fast_writes             0                       # number of fast writes performed
system.cpu.dtb_walker_cache.cache_copies            0                       # number of cache copies performed
system.cpu.dtb_walker_cache.no_allocate_misses            0                       # Number of misses that were no-allocate
system.cpu.icache.tags.replacements                45                       # number of replacements
system.cpu.icache.tags.tagsinuse           663.245334                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs           687396869                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs               994                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs          691546.145875                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::cpu.inst   663.245334                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::cpu.inst     0.323850                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.323850                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          949                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::1            7                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3           25                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4          917                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.463379                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses        1374796720                       # Number of tag accesses
system.cpu.icache.tags.data_accesses       1374796720                       # Number of data accesses
system.cpu.icache.ReadReq_hits::cpu.inst    687396869                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total       687396869                       # number of ReadReq hits
system.cpu.icache.demand_hits::cpu.inst     687396869                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total        687396869                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::cpu.inst    687396869                       # number of overall hits
system.cpu.icache.overall_hits::total       687396869                       # number of overall hits
system.cpu.icache.ReadReq_misses::cpu.inst          994                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total           994                       # number of ReadReq misses
system.cpu.icache.demand_misses::cpu.inst          994                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total            994                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::cpu.inst          994                       # number of overall misses
system.cpu.icache.overall_misses::total           994                       # number of overall misses
system.cpu.icache.ReadReq_miss_latency::cpu.inst     78342500                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total     78342500                       # number of ReadReq miss cycles
system.cpu.icache.demand_miss_latency::cpu.inst     78342500                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total     78342500                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::cpu.inst     78342500                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total     78342500                       # number of overall miss cycles
system.cpu.icache.ReadReq_accesses::cpu.inst    687397863                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total    687397863                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.demand_accesses::cpu.inst    687397863                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total    687397863                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::cpu.inst    687397863                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total    687397863                       # number of overall (read+write) accesses
system.cpu.icache.ReadReq_miss_rate::cpu.inst     0.000001                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.000001                       # miss rate for ReadReq accesses
system.cpu.icache.demand_miss_rate::cpu.inst     0.000001                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.000001                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::cpu.inst     0.000001                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.000001                       # miss rate for overall accesses
system.cpu.icache.ReadReq_avg_miss_latency::cpu.inst 78815.392354                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 78815.392354                       # average ReadReq miss latency
system.cpu.icache.demand_avg_miss_latency::cpu.inst 78815.392354                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 78815.392354                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::cpu.inst 78815.392354                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 78815.392354                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.fast_writes                       0                       # number of fast writes performed
system.cpu.icache.cache_copies                      0                       # number of cache copies performed
system.cpu.icache.writebacks::writebacks           45                       # number of writebacks
system.cpu.icache.writebacks::total                45                       # number of writebacks
system.cpu.icache.ReadReq_mshr_misses::cpu.inst          994                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total          994                       # number of ReadReq MSHR misses
system.cpu.icache.demand_mshr_misses::cpu.inst          994                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total          994                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::cpu.inst          994                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total          994                       # number of overall MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::cpu.inst     77348500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total     77348500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::cpu.inst     77348500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total     77348500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::cpu.inst     77348500                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total     77348500                       # number of overall MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::cpu.inst     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu.icache.demand_mshr_miss_rate::cpu.inst     0.000001                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.000001                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::cpu.inst     0.000001                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.000001                       # mshr miss rate for overall accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::cpu.inst 77815.392354                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 77815.392354                       # average ReadReq mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::cpu.inst 77815.392354                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 77815.392354                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::cpu.inst 77815.392354                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 77815.392354                       # average overall mshr miss latency
system.cpu.icache.no_allocate_misses                0                       # Number of misses that were no-allocate
system.cpu.itb_walker_cache.tags.replacements            0                       # number of replacements
system.cpu.itb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.itb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.itb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.itb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.itb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.itb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.itb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.fast_writes             0                       # number of fast writes performed
system.cpu.itb_walker_cache.cache_copies            0                       # number of cache copies performed
system.cpu.itb_walker_cache.no_allocate_misses            0                       # Number of misses that were no-allocate
system.l2.tags.replacements                    751093                       # number of replacements
system.l2.tags.tagsinuse                 16011.696337                       # Cycle average of tags in use
system.l2.tags.total_refs                     3480167                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                    767121                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      4.536660                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle              133329210500                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::writebacks     7744.054729                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu.inst          3.991088                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu.data       8263.650520                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::writebacks       0.472660                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu.inst         0.000244                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu.data         0.504373                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.977276                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024         16028                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1            9                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2           16                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3           90                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::4        15913                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024     0.978271                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                   6351573                       # Number of tag accesses
system.l2.tags.data_accesses                  6351573                       # Number of data accesses
system.l2.WritebackDirty_hits::writebacks      1140056                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total          1140056                       # number of WritebackDirty hits
system.l2.WritebackClean_hits::writebacks           45                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total               45                       # number of WritebackClean hits
system.l2.ReadExReq_hits::cpu.data             337069                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                337069                       # number of ReadExReq hits
system.l2.ReadCleanReq_hits::cpu.inst               1                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total                  1                       # number of ReadCleanReq hits
system.l2.ReadSharedReq_hits::cpu.data        1375960                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total           1375960                       # number of ReadSharedReq hits
system.l2.demand_hits::cpu.inst                     1                       # number of demand (read+write) hits
system.l2.demand_hits::cpu.data               1713029                       # number of demand (read+write) hits
system.l2.demand_hits::total                  1713030                       # number of demand (read+write) hits
system.l2.overall_hits::cpu.inst                    1                       # number of overall hits
system.l2.overall_hits::cpu.data              1713029                       # number of overall hits
system.l2.overall_hits::total                 1713030                       # number of overall hits
system.l2.ReadExReq_misses::cpu.data           313419                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total              313419                       # number of ReadExReq misses
system.l2.ReadCleanReq_misses::cpu.inst           993                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total              993                       # number of ReadCleanReq misses
system.l2.ReadSharedReq_misses::cpu.data       440527                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total          440527                       # number of ReadSharedReq misses
system.l2.demand_misses::cpu.inst                 993                       # number of demand (read+write) misses
system.l2.demand_misses::cpu.data              753946                       # number of demand (read+write) misses
system.l2.demand_misses::total                 754939                       # number of demand (read+write) misses
system.l2.overall_misses::cpu.inst                993                       # number of overall misses
system.l2.overall_misses::cpu.data             753946                       # number of overall misses
system.l2.overall_misses::total                754939                       # number of overall misses
system.l2.ReadExReq_miss_latency::cpu.data  26749457500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total   26749457500                       # number of ReadExReq miss cycles
system.l2.ReadCleanReq_miss_latency::cpu.inst     75845500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total     75845500                       # number of ReadCleanReq miss cycles
system.l2.ReadSharedReq_miss_latency::cpu.data  36129463500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total  36129463500                       # number of ReadSharedReq miss cycles
system.l2.demand_miss_latency::cpu.inst      75845500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu.data   62878921000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total      62954766500                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::cpu.inst     75845500                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu.data  62878921000                       # number of overall miss cycles
system.l2.overall_miss_latency::total     62954766500                       # number of overall miss cycles
system.l2.WritebackDirty_accesses::writebacks      1140056                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total      1140056                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_accesses::writebacks           45                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total           45                       # number of WritebackClean accesses(hits+misses)
system.l2.ReadExReq_accesses::cpu.data         650488                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total            650488                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::cpu.inst          994                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total            994                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::cpu.data      1816487                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total       1816487                       # number of ReadSharedReq accesses(hits+misses)
system.l2.demand_accesses::cpu.inst               994                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu.data           2466975                       # number of demand (read+write) accesses
system.l2.demand_accesses::total              2467969                       # number of demand (read+write) accesses
system.l2.overall_accesses::cpu.inst              994                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu.data          2466975                       # number of overall (read+write) accesses
system.l2.overall_accesses::total             2467969                       # number of overall (read+write) accesses
system.l2.ReadExReq_miss_rate::cpu.data      0.481821                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.481821                       # miss rate for ReadExReq accesses
system.l2.ReadCleanReq_miss_rate::cpu.inst     0.998994                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.998994                       # miss rate for ReadCleanReq accesses
system.l2.ReadSharedReq_miss_rate::cpu.data     0.242516                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.242516                       # miss rate for ReadSharedReq accesses
system.l2.demand_miss_rate::cpu.inst         0.998994                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu.data         0.305616                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.305895                       # miss rate for demand accesses
system.l2.overall_miss_rate::cpu.inst        0.998994                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu.data        0.305616                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.305895                       # miss rate for overall accesses
system.l2.ReadExReq_avg_miss_latency::cpu.data 85347.274734                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 85347.274734                       # average ReadExReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::cpu.inst 76380.161128                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 76380.161128                       # average ReadCleanReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::cpu.data 82014.186418                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 82014.186418                       # average ReadSharedReq miss latency
system.l2.demand_avg_miss_latency::cpu.inst 76380.161128                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu.data 83399.767357                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 83390.534202                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu.inst 76380.161128                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu.data 83399.767357                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 83390.534202                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.fast_writes                               0                       # number of fast writes performed
system.l2.cache_copies                              0                       # number of cache copies performed
system.l2.writebacks::writebacks               397016                       # number of writebacks
system.l2.writebacks::total                    397016                       # number of writebacks
system.l2.CleanEvict_mshr_misses::writebacks        36027                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_misses::total         36027                       # number of CleanEvict MSHR misses
system.l2.ReadExReq_mshr_misses::cpu.data       313419                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total         313419                       # number of ReadExReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::cpu.inst          993                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total          993                       # number of ReadCleanReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::cpu.data       440527                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total       440527                       # number of ReadSharedReq MSHR misses
system.l2.demand_mshr_misses::cpu.inst            993                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu.data         753946                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total            754939                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::cpu.inst           993                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu.data        753946                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total           754939                       # number of overall MSHR misses
system.l2.ReadExReq_mshr_miss_latency::cpu.data  23615267500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total  23615267500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::cpu.inst     65915500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total     65915500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::cpu.data  31724193500                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total  31724193500                       # number of ReadSharedReq MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu.inst     65915500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu.data  55339461000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total  55405376500                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu.inst     65915500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu.data  55339461000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total  55405376500                       # number of overall MSHR miss cycles
system.l2.CleanEvict_mshr_miss_rate::writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l2.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l2.ReadExReq_mshr_miss_rate::cpu.data     0.481821                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.481821                       # mshr miss rate for ReadExReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::cpu.inst     0.998994                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.998994                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::cpu.data     0.242516                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.242516                       # mshr miss rate for ReadSharedReq accesses
system.l2.demand_mshr_miss_rate::cpu.inst     0.998994                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu.data     0.305616                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.305895                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::cpu.inst     0.998994                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu.data     0.305616                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.305895                       # mshr miss rate for overall accesses
system.l2.ReadExReq_avg_mshr_miss_latency::cpu.data 75347.274734                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 75347.274734                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::cpu.inst 66380.161128                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 66380.161128                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::cpu.data 72014.186418                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 72014.186418                       # average ReadSharedReq mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu.inst 66380.161128                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu.data 73399.767357                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 73390.534202                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu.inst 66380.161128                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu.data 73399.767357                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 73390.534202                       # average overall mshr miss latency
system.l2.no_allocate_misses                        0                       # Number of misses that were no-allocate
system.membus.trans_dist::ReadResp             441520                       # Transaction distribution
system.membus.trans_dist::WritebackDirty       397016                       # Transaction distribution
system.membus.trans_dist::CleanEvict           340631                       # Transaction distribution
system.membus.trans_dist::ReadExReq            313419                       # Transaction distribution
system.membus.trans_dist::ReadExResp           313419                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq        441520                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port      2247525                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::total      2247525                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                2247525                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port     73725120                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::total     73725120                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                73725120                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoop_fanout::samples           1492586                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                 1492586    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total             1492586                       # Request fanout histogram
system.membus.reqLayer2.occupancy          3088608500                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               0.3                       # Layer utilization (%)
system.membus.respLayer1.occupancy         4084967000                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              0.4                       # Layer utilization (%)
system.tol2bus.snoop_filter.tot_requests      4933965                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.hit_single_requests      2465996                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_multi_requests            1                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.tot_snoops          49473                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_single_snoops        49473                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.trans_dist::ReadResp           1817481                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty      1537072                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean           45                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict         1679971                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq           650488                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp          650488                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq           994                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq      1816487                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side::system.l2.cpu_side         2033                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side::system.l2.cpu_side      7399900                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total               7401933                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side::system.l2.cpu_side        66496                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side::system.l2.cpu_side    230849984                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total              230916480                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                          751093                       # Total snoops (count)
system.tol2bus.snoop_fanout::samples          3219062                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.015369                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.123016                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                3169588     98.46%     98.46% # Request fanout histogram
system.tol2bus.snoop_fanout::1                  49474      1.54%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol2bus.snoop_fanout::total            3219062                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy         3607083500                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              0.3                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy           1491000                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy        3700462500                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             0.3                       # Layer utilization (%)

---------- End Simulation Statistics   ----------
