INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/aliza/Documents/cmpe_140/assignment_1/assignment_1.srcs/sim_1/new/reg_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module reg_tb
