# do do.tcl
# QuestaSim-64 vlog 2022.1_2 Compiler 2022.04 Apr  2 2022
# Start time: 09:28:17 on Sep 16,2024
# vlog ../../hw/verilog/AGU.sv ../../hw/verilog/ALU.sv ../../hw/verilog/AXI_debug_printer.sv ../../hw/verilog/AXI_master.sv ../../hw/verilog/AXI_master_slave.sv ../../hw/verilog/Arbiter2_AXI_request_Q_entry.sv ../../hw/verilog/Arbiter2_FU_output.sv ../../hw/verilog/Arbiter2_backend_memory_response.sv ../../hw/verilog/BP.sv ../../hw/verilog/BRU.sv ../../hw/verilog/ChaosCore.sv ../../hw/verilog/ChaosCore_tile.sv ../../hw/verilog/FTQ.sv ../../hw/verilog/FU.sv ../../hw/verilog/FU_1.sv ../../hw/verilog/FU_2.sv ../../hw/verilog/FU_3.sv ../../hw/verilog/L1_data_cache.sv ../../hw/verilog/L1_instruction_cache.sv ../../hw/verilog/MEMFU.sv ../../hw/verilog/MEMRS.sv ../../hw/verilog/MOB.sv ../../hw/verilog/PC_gen.sv ../../hw/verilog/PHT_memory.sv ../../hw/verilog/Q.sv ../../hw/verilog/Q_1.sv ../../hw/verilog/Q_2.sv ../../hw/verilog/Q_3.sv ../../hw/verilog/Q_4.sv ../../hw/verilog/Queue16_FTQ_entry.sv ../../hw/verilog/Queue16_decoded_fetch_packet.sv ../../hw/verilog/Queue16_decoded_fetch_packet_1.sv ../../hw/verilog/Queue16_fetch_packet.sv ../../hw/verilog/Queue16_frontend_memory_request.sv ../../hw/verilog/Queue16_load_request.sv ../../hw/verilog/Queue16_memory_request.sv ../../hw/verilog/Queue16_memory_request_1.sv ../../hw/verilog/Queue16_prediction.sv ../../hw/verilog/Queue1_FTQ_entry.sv ../../hw/verilog/Queue1_FTQ_entry_1.sv ../../hw/verilog/Queue1_FTQ_entry_2.sv ../../hw/verilog/Queue1_UInt256.sv ../../hw/verilog/Queue1_UInt256_1.sv ../../hw/verilog/Queue1_UInt256_2.sv ../../hw/verilog/Queue1_UInt32.sv ../../hw/verilog/Queue1_UInt4096.sv ../../hw/verilog/Queue1_decoded_fetch_packet.sv ../../hw/verilog/Queue1_fetch_packet.sv ../../hw/verilog/Queue1_final_AXI_response.sv ../../hw/verilog/Queue1_memory_request.sv ../../hw/verilog/Queue1_prediction.sv ../../hw/verilog/Queue2_AXI_request_Q_entry.sv ../../hw/verilog/Queue2_FTQ_entry.sv ../../hw/verilog/Queue2_FTQ_entry_1.sv ../../hw/verilog/Queue2_decoded_fetch_packet.sv ../../hw/verilog/Queue2_decoded_fetch_packet_1.sv ../../hw/verilog/Queue2_fetch_packet.sv ../../hw/verilog/Queue3_backend_memory_response.sv ../../hw/verilog/Queue4_AXI_request_Q_entry.sv ../../hw/verilog/Queue4_FU_output.sv ../../hw/verilog/Queue8_AXI_request.sv ../../hw/verilog/Queue8_AXI_request_Q_entry.sv ../../hw/verilog/Queue8_UInt256.sv ../../hw/verilog/Queue8_UInt32.sv ../../hw/verilog/Queue8_backend_memory_request.sv ../../hw/verilog/Queue8_backend_memory_response.sv ../../hw/verilog/RAS.sv ../../hw/verilog/RAT.sv ../../hw/verilog/ROB.sv ../../hw/verilog/ROB_WB_mem.sv ../../hw/verilog/ROB_entry_mem.sv ../../hw/verilog/ROB_shared_mem.sv ../../hw/verilog/RS.sv ../../hw/verilog/RS_1.sv ../../hw/verilog/ReadWriteSmem.sv ../../hw/verilog/ReadWriteSmem_32.sv ../../hw/verilog/SDPReadWriteSmem.sv ../../hw/verilog/SDPReadWriteSmem_1.sv ../../hw/verilog/SOC.sv ../../hw/verilog/WAW_handler.sv ../../hw/verilog/axi_interconnect_2x2.sv ../../hw/verilog/axi_ram_wrap.sv ../../hw/verilog/backend.sv ../../hw/verilog/branch_unit.sv ../../hw/verilog/debug_printer.sv ../../hw/verilog/decoder.sv ../../hw/verilog/execution_engine.sv ../../hw/verilog/extern_modules.sv ../../hw/verilog/fetch_64x37.sv ../../hw/verilog/fetch_64x53.sv ../../hw/verilog/fetch_64x54.sv ../../hw/verilog/fetch_packet_decoder.sv ../../hw/verilog/fetch_prediction_bank_64x40.sv ../../hw/verilog/fetch_resolved_banks_64x37.sv ../../hw/verilog/free_list.sv ../../hw/verilog/frontend.sv ../../hw/verilog/gshare.sv ../../hw/verilog/hash_BTB.sv ../../hw/verilog/hash_BTB_mem.sv ../../hw/verilog/icache_ReadWriteSmem.sv ../../hw/verilog/instruction_fetch.sv ../../hw/verilog/instruction_mem.sv ../../hw/verilog/instruction_validator.sv ../../hw/verilog/mem_128x39.sv ../../hw/verilog/mem_4096x56.sv ../../hw/verilog/mem_4096x60.sv ../../hw/verilog/mem_64x12.sv ../../hw/verilog/mem_64x17.sv ../../hw/verilog/mem_64x2.sv ../../hw/verilog/mem_64x21.sv ../../hw/verilog/mem_64x26.sv ../../hw/verilog/mem_64x278.sv ../../hw/verilog/mem_64x28.sv ../../hw/verilog/mem_64x2_0.sv ../../hw/verilog/mem_64x3.sv ../../hw/verilog/mem_64x32.sv ../../hw/verilog/mem_64x44.sv ../../hw/verilog/mem_64x70.sv ../../hw/verilog/mem_64x74.sv ../../hw/verilog/mem_65536x2.sv ../../hw/verilog/mem_65x32.sv ../../hw/verilog/mem_busy_64x1.sv ../../hw/verilog/mul_div_unit.sv ../../hw/verilog/mul_unit.sv ../../hw/verilog/predecoder.sv ../../hw/verilog/ram_16x104.sv ../../hw/verilog/ram_16x110.sv ../../hw/verilog/ram_16x134.sv ../../hw/verilog/ram_16x204.sv ../../hw/verilog/ram_16x21.sv ../../hw/verilog/ram_16x234.sv ../../hw/verilog/ram_16x271.sv ../../hw/verilog/ram_16x274.sv ../../hw/verilog/ram_16x287.sv ../../hw/verilog/ram_16x288.sv ../../hw/verilog/ram_16x348.sv ../../hw/verilog/ram_16x364.sv ../../hw/verilog/ram_16x37.sv ../../hw/verilog/ram_16x388.sv ../../hw/verilog/ram_16x40.sv ../../hw/verilog/ram_16x418.sv ../../hw/verilog/ram_16x434.sv ../../hw/verilog/ram_16x438.sv ../../hw/verilog/ram_16x447.sv ../../hw/verilog/ram_16x455.sv ../../hw/verilog/ram_16x471.sv ../../hw/verilog/ram_16x483.sv ../../hw/verilog/ram_16x486.sv ../../hw/verilog/ram_16x490.sv ../../hw/verilog/ram_16x53.sv ../../hw/verilog/ram_16x54.sv ../../hw/verilog/ram_16x65.sv ../../hw/verilog/ram_16x690.sv ../../hw/verilog/ram_16x727.sv ../../hw/verilog/ram_16x743.sv ../../hw/verilog/ram_16x744.sv ../../hw/verilog/ram_256x8.sv ../../hw/verilog/ram_2x104.sv ../../hw/verilog/ram_2x110.sv ../../hw/verilog/ram_2x134.sv ../../hw/verilog/ram_2x204.sv ../../hw/verilog/ram_2x234.sv ../../hw/verilog/ram_2x271.sv ../../hw/verilog/ram_2x274.sv ../../hw/verilog/ram_2x287.sv ../../hw/verilog/ram_2x288.sv ../../hw/verilog/ram_2x329.sv ../../hw/verilog/ram_2x336.sv ../../hw/verilog/ram_2x345.sv ../../hw/verilog/ram_2x352.sv ../../hw/verilog/ram_2x388.sv ../../hw/verilog/ram_2x418.sv ../../hw/verilog/ram_2x434.sv ../../hw/verilog/ram_2x434_0.sv ../../hw/verilog/ram_2x438.sv ../../hw/verilog/ram_2x455.sv ../../hw/verilog/ram_2x471.sv ../../hw/verilog/ram_2x471_0.sv ../../hw/verilog/ram_2x483.sv ../../hw/verilog/ram_2x486.sv ../../hw/verilog/ram_2x490.sv ../../hw/verilog/ram_2x690.sv ../../hw/verilog/ram_2x690_0.sv ../../hw/verilog/ram_2x727.sv ../../hw/verilog/ram_2x727_0.sv ../../hw/verilog/ram_2x743.sv ../../hw/verilog/ram_2x743_0.sv ../../hw/verilog/ram_2x744.sv ../../hw/verilog/ram_2x744_0.sv ../../hw/verilog/ram_3x138.sv ../../hw/verilog/ram_3x36.sv ../../hw/verilog/ram_3x68.sv ../../hw/verilog/ram_4x192.sv ../../hw/verilog/ram_4x193.sv ../../hw/verilog/ram_4x336.sv ../../hw/verilog/ram_64x21.sv ../../hw/verilog/ram_8x138.sv ../../hw/verilog/ram_8x256.sv ../../hw/verilog/ram_8x32.sv ../../hw/verilog/ram_8x336.sv ../../hw/verilog/ram_8x352.sv ../../hw/verilog/ram_8x36.sv ../../hw/verilog/ram_8x68.sv ../../hw/verilog/ram_8x72.sv ../../hw/verilog/rename.sv ../../hw/verilog/sim_nReadmWrite.sv ../../hw/verilog/simple_MOB.sv 
# -- Compiling module AGU
# -- Compiling module ALU
# -- Compiling module AXI_debug_printer
# -- Compiling module AXI_master
# ** Warning: ../../hw/verilog/AXI_master.sv(24): (vlog-13314) Defaulting port 'AXI_B_bits' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# ** Warning: ../../hw/verilog/AXI_master.sv(30): (vlog-13314) Defaulting port 'AXI_R_bits' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# -- Compiling module AXI_master_slave
# -- Compiling module Arbiter2_AXI_request_Q_entry
# -- Compiling module Arbiter2_FU_output
# -- Compiling module Arbiter2_backend_memory_response
# -- Compiling module BP
# -- Compiling module BRU
# -- Compiling module ChaosCore
# -- Compiling module ChaosCore_tile
# -- Compiling module FTQ
# -- Compiling module FU
# -- Compiling module FU_1
# -- Compiling module FU_2
# -- Compiling module FU_3
# -- Compiling module L1_data_cache
# -- Compiling module L1_instruction_cache
# -- Compiling module MEMFU
# -- Compiling module MEMRS
# -- Compiling module MOB
# -- Compiling module PC_gen
# -- Compiling module PHT_memory
# -- Compiling module Q
# -- Compiling module Q_1
# -- Compiling module Q_2
# -- Compiling module Q_3
# -- Compiling module Q_4
# -- Compiling module Queue16_FTQ_entry
# -- Compiling module Queue16_decoded_fetch_packet
# -- Compiling module Queue16_decoded_fetch_packet_1
# -- Compiling module Queue16_fetch_packet
# -- Compiling module Queue16_frontend_memory_request
# -- Compiling module Queue16_load_request
# -- Compiling module Queue16_memory_request
# -- Compiling module Queue16_memory_request_1
# -- Compiling module Queue16_prediction
# -- Compiling module Queue1_FTQ_entry
# -- Compiling module Queue1_FTQ_entry_1
# -- Compiling module Queue1_FTQ_entry_2
# -- Compiling module Queue1_UInt256
# -- Compiling module Queue1_UInt256_1
# -- Compiling module Queue1_UInt256_2
# -- Compiling module Queue1_UInt32
# -- Compiling module Queue1_UInt4096
# -- Compiling module Queue1_decoded_fetch_packet
# -- Compiling module Queue1_fetch_packet
# -- Compiling module Queue1_final_AXI_response
# -- Compiling module Queue1_memory_request
# -- Compiling module Queue1_prediction
# -- Compiling module Queue2_AXI_request_Q_entry
# -- Compiling module Queue2_FTQ_entry
# -- Compiling module Queue2_FTQ_entry_1
# -- Compiling module Queue2_decoded_fetch_packet
# -- Compiling module Queue2_decoded_fetch_packet_1
# -- Compiling module Queue2_fetch_packet
# -- Compiling module Queue3_backend_memory_response
# -- Compiling module Queue4_AXI_request_Q_entry
# -- Compiling module Queue4_FU_output
# -- Compiling module Queue8_AXI_request
# ** Warning: ../../hw/verilog/Queue8_AXI_request.sv(5): (vlog-13314) Defaulting port 'io_enq_bits' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# -- Compiling module Queue8_AXI_request_Q_entry
# -- Compiling module Queue8_UInt256
# -- Compiling module Queue8_UInt32
# -- Compiling module Queue8_backend_memory_request
# ** Warning: ../../hw/verilog/Queue8_backend_memory_request.sv(7): (vlog-13314) Defaulting port 'io_enq_bits' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# -- Compiling module Queue8_backend_memory_response
# -- Compiling module RAS
# -- Compiling module RAT
# -- Compiling module ROB
# -- Compiling module ROB_WB_mem
# -- Compiling module ROB_entry_mem
# -- Compiling module ROB_shared_mem
# -- Compiling module RS
# -- Compiling module RS_1
# -- Compiling module ReadWriteSmem
# -- Compiling module ReadWriteSmem_32
# -- Compiling module SDPReadWriteSmem
# -- Compiling module SDPReadWriteSmem_1
# -- Compiling module SOC
# -- Compiling module WAW_handler
# -- Compiling module axi_interconnect_2x2
# -- Compiling module axi_ram_wrap
# ** Warning: ../../hw/verilog/axi_ram_wrap.sv(7): (vlog-13314) Defaulting port 'io_s_AXI_AXI_AW_bits' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# ** Warning: ../../hw/verilog/axi_ram_wrap.sv(10): (vlog-13314) Defaulting port 'io_s_AXI_AXI_W_bits' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# ** Warning: ../../hw/verilog/axi_ram_wrap.sv(16): (vlog-13314) Defaulting port 'io_s_AXI_AXI_AR_bits' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# -- Compiling module backend
# -- Compiling module branch_unit
# -- Compiling module debug_printer
# -- Compiling module decoder
# -- Compiling module execution_engine
# -- Compiling module fetch_64x37
# -- Compiling module fetch_64x53
# -- Compiling module fetch_64x54
# -- Compiling module fetch_packet_decoder
# -- Compiling module fetch_prediction_bank_64x40
# -- Compiling module fetch_resolved_banks_64x37
# -- Compiling module free_list
# -- Compiling module frontend
# -- Compiling module gshare
# -- Compiling module hash_BTB
# -- Compiling module hash_BTB_mem
# -- Compiling module icache_ReadWriteSmem
# -- Compiling module instruction_fetch
# -- Compiling module instruction_mem
# -- Compiling module instruction_validator
# -- Compiling module mem_128x39
# -- Compiling module mem_4096x56
# -- Compiling module mem_4096x60
# -- Compiling module mem_64x12
# -- Compiling module mem_64x17
# -- Compiling module mem_64x2
# -- Compiling module mem_64x21
# -- Compiling module mem_64x26
# -- Compiling module mem_64x278
# -- Compiling module mem_64x28
# -- Compiling module mem_64x2_0
# -- Compiling module mem_64x3
# -- Compiling module mem_64x32
# -- Compiling module mem_64x44
# -- Compiling module mem_64x70
# -- Compiling module mem_64x74
# -- Compiling module mem_65536x2
# -- Compiling module mem_65x32
# -- Compiling module mem_busy_64x1
# -- Compiling module mul_div_unit
# -- Compiling module mul_unit
# -- Compiling module predecoder
# -- Compiling module ram_16x104
# -- Compiling module ram_16x110
# -- Compiling module ram_16x134
# -- Compiling module ram_16x204
# -- Compiling module ram_16x21
# -- Compiling module ram_16x234
# -- Compiling module ram_16x271
# -- Compiling module ram_16x274
# -- Compiling module ram_16x287
# -- Compiling module ram_16x288
# -- Compiling module ram_16x348
# -- Compiling module ram_16x364
# -- Compiling module ram_16x37
# -- Compiling module ram_16x388
# -- Compiling module ram_16x40
# -- Compiling module ram_16x418
# -- Compiling module ram_16x434
# -- Compiling module ram_16x438
# -- Compiling module ram_16x447
# -- Compiling module ram_16x455
# -- Compiling module ram_16x471
# -- Compiling module ram_16x483
# -- Compiling module ram_16x486
# -- Compiling module ram_16x490
# -- Compiling module ram_16x53
# -- Compiling module ram_16x54
# -- Compiling module ram_16x65
# -- Compiling module ram_16x690
# -- Compiling module ram_16x727
# -- Compiling module ram_16x743
# -- Compiling module ram_16x744
# -- Compiling module ram_256x8
# -- Compiling module ram_2x104
# -- Compiling module ram_2x110
# -- Compiling module ram_2x134
# -- Compiling module ram_2x204
# -- Compiling module ram_2x234
# -- Compiling module ram_2x271
# -- Compiling module ram_2x274
# -- Compiling module ram_2x287
# -- Compiling module ram_2x288
# -- Compiling module ram_2x329
# -- Compiling module ram_2x336
# -- Compiling module ram_2x345
# -- Compiling module ram_2x352
# -- Compiling module ram_2x388
# -- Compiling module ram_2x418
# -- Compiling module ram_2x434
# -- Compiling module ram_2x434_0
# -- Compiling module ram_2x438
# -- Compiling module ram_2x455
# -- Compiling module ram_2x471
# -- Compiling module ram_2x471_0
# -- Compiling module ram_2x483
# -- Compiling module ram_2x486
# -- Compiling module ram_2x490
# -- Compiling module ram_2x690
# -- Compiling module ram_2x690_0
# -- Compiling module ram_2x727
# -- Compiling module ram_2x727_0
# -- Compiling module ram_2x743
# -- Compiling module ram_2x743_0
# -- Compiling module ram_2x744
# -- Compiling module ram_2x744_0
# -- Compiling module ram_3x138
# -- Compiling module ram_3x36
# -- Compiling module ram_3x68
# -- Compiling module ram_4x192
# -- Compiling module ram_4x193
# -- Compiling module ram_4x336
# -- Compiling module ram_64x21
# -- Compiling module ram_8x138
# -- Compiling module ram_8x256
# -- Compiling module ram_8x32
# -- Compiling module ram_8x336
# -- Compiling module ram_8x352
# -- Compiling module ram_8x36
# -- Compiling module ram_8x68
# -- Compiling module ram_8x72
# -- Compiling module rename
# -- Compiling module sim_nReadmWrite
# -- Compiling module simple_MOB
# 
# Top level modules:
# 	AXI_master_slave
# 	Arbiter2_FU_output
# 	BRU
# 	FTQ
# 	MEMFU
# 	MEMRS
# 	MOB
# 	Q
# 	Q_1
# 	Q_2
# 	Q_3
# 	Q_4
# 	Queue16_decoded_fetch_packet_1
# 	Queue1_FTQ_entry
# 	Queue1_FTQ_entry_1
# 	Queue1_FTQ_entry_2
# 	Queue1_UInt256_1
# 	Queue1_UInt256_2
# 	Queue1_UInt32
# 	Queue1_UInt4096
# 	Queue1_decoded_fetch_packet
# 	Queue1_fetch_packet
# 	Queue1_memory_request
# 	Queue2_FTQ_entry
# 	Queue2_FTQ_entry_1
# 	Queue2_decoded_fetch_packet_1
# 	Queue4_AXI_request_Q_entry
# 	Queue4_FU_output
# 	Queue8_AXI_request
# 	Queue8_UInt256
# 	Queue8_UInt32
# 	Queue8_backend_memory_request
# 	SOC
# 	axi_ram_wrap
# 	debug_printer
# 	fetch_64x37
# 	fetch_64x53
# 	fetch_64x54
# 	instruction_mem
# 	mem_4096x56
# 	mem_64x12
# 	mem_64x17
# 	mem_64x21
# 	mem_64x26
# 	mem_64x2_0
# 	mem_64x3
# 	mem_64x32
# 	mem_64x44
# 	mem_64x74
# 	mem_busy_64x1
# 	mul_div_unit
# 	ram_16x104
# 	ram_16x134
# 	ram_16x204
# 	ram_16x234
# 	ram_16x271
# 	ram_16x287
# 	ram_16x288
# 	ram_16x348
# 	ram_16x364
# 	ram_16x37
# 	ram_16x388
# 	ram_16x418
# 	ram_16x434
# 	ram_16x438
# 	ram_16x455
# 	ram_16x471
# 	ram_16x483
# 	ram_16x486
# 	ram_16x53
# 	ram_16x54
# 	ram_16x690
# 	ram_16x727
# 	ram_16x743
# 	ram_16x744
# 	ram_2x104
# 	ram_2x204
# 	ram_2x234
# 	ram_2x271
# 	ram_2x287
# 	ram_2x288
# 	ram_2x329
# 	ram_2x336
# 	ram_2x345
# 	ram_2x388
# 	ram_2x418
# 	ram_2x434
# 	ram_2x434_0
# 	ram_2x438
# 	ram_2x455
# 	ram_2x471
# 	ram_2x483
# 	ram_2x486
# 	ram_2x690
# 	ram_2x690_0
# 	ram_2x727
# 	ram_2x727_0
# 	ram_2x743
# 	ram_2x743_0
# 	ram_2x744
# 	ram_2x744_0
# 	ram_3x36
# 	ram_3x68
# 	ram_4x192
# 	ram_8x336
# 	ram_8x36
# 	ram_8x68
# End time: 09:28:17 on Sep 16,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 7
# QuestaSim-64 vlog 2022.1_2 Compiler 2022.04 Apr  2 2022
# Start time: 09:28:17 on Sep 16,2024
# vlog ../../hw/chisel/src/main/resources/verilog-axi/rtl/axi_ram.v 
# -- Compiling module axi_ram
# 
# Top level modules:
# 	axi_ram
# End time: 09:28:17 on Sep 16,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vlog 2022.1_2 Compiler 2022.04 Apr  2 2022
# Start time: 09:28:17 on Sep 16,2024
# vlog src/instruction_cache_if.sv src/instruction_cache_pkg.sv src/top.sv 
# ** Error: src/instruction_cache_if.sv(86): (vlog-2163) Macro `uvm_info is undefined.
# ** Error: (vlog-13069) src/instruction_cache_if.sv(86): near "(": syntax error, unexpected '('.
# ** Note: (vlog-2286) src/cache_env.svh(4): Using implicit +incdir+/CMC/tools/siemens/questasim_2022.1_2/questasim/uvm-1.1d/../verilog_src/uvm-1.1d/src from import uvm_pkg
# End time: 09:28:17 on Sep 16,2024, Elapsed time: 0:00:00
# Errors: 2, Warnings: 0
# ** Error: /CMC/tools/siemens/questasim_2022.1_2/questasim/linux_x86_64/vlog failed.
# Error in macro ./do.tcl line 10
# /CMC/tools/siemens/questasim_2022.1_2/questasim/linux_x86_64/vlog failed.
#     while executing
# "vlog src/*.sv"
