-series GW1N
-device GW1N-9C
-package MBGA100
-part_number GW1N-LV9MG100C6/I5


-mod_name sp_bram_36x512
-file_name sp_bram_36x512
-path D:/work/gitlab/mrb3/fpga/synth_mk11/src/bram/
-type RAM_SDP
-file_type vlg
-bram_b true
-depth_0 512
-depth_1 512
-width_0 36
-width_1 36
-read_mode bypass
-reset_mode async
-init_file D:\work\bl\work\bril_labs\monocle\src\init_sp_bram_36x512.mi
-init_match port_A