git clone --depth 1 --no-tags https://github.com/ramb182k/Project-digital-diary.git f:/verilog_sva_gh_scraper/data/full_repos/339711511
git clone --depth 1 --no-tags https://github.com/jpt13653903/ALCHA-Case-Studies.git f:/verilog_sva_gh_scraper/data/full_repos/340855577
git clone --depth 1 --no-tags https://github.com/mdc-suite/mdc-apps.git f:/verilog_sva_gh_scraper/data/full_repos/331335001
git clone --depth 1 --no-tags https://github.com/timos700/VerilogHDL.git f:/verilog_sva_gh_scraper/data/full_repos/331299223
git clone --depth 1 --no-tags https://github.com/Liu-tb/HDLBits.git f:/verilog_sva_gh_scraper/data/full_repos/331267333
git clone --depth 1 --no-tags https://github.com/SantoshSrivatsan24/cadence_game_of_codes_2020.git f:/verilog_sva_gh_scraper/data/full_repos/339029762
git clone --depth 1 --no-tags https://github.com/TingchenFu/SingleCycleCPU.git f:/verilog_sva_gh_scraper/data/full_repos/340218228
git clone --depth 1 --no-tags https://github.com/IzzyEhnes/encoder8to3-decoder3to8.git f:/verilog_sva_gh_scraper/data/full_repos/336657240
git clone --depth 1 --no-tags https://github.com/manueldamiani/ISA_Lab3.git f:/verilog_sva_gh_scraper/data/full_repos/338028958
git clone --depth 1 --no-tags https://github.com/qkffmkyt/test.git f:/verilog_sva_gh_scraper/data/full_repos/338513415
git clone --depth 1 --no-tags https://github.com/WayneLin1992/RISC-V_HW.git f:/verilog_sva_gh_scraper/data/full_repos/333683105
git clone --depth 1 --no-tags https://github.com/Y-Galal/UART-Module.git f:/verilog_sva_gh_scraper/data/full_repos/333852675
git clone --depth 1 --no-tags https://github.com/karthik-r-rao/VLSI_Design_Using_OpenLane.git f:/verilog_sva_gh_scraper/data/full_repos/332815073
git clone --depth 1 --no-tags https://github.com/15895885352/gittest.git f:/verilog_sva_gh_scraper/data/full_repos/334318503
git clone --depth 1 --no-tags https://github.com/Manarabdelaty/N5_SoC_FPGA.git f:/verilog_sva_gh_scraper/data/full_repos/339175402
git clone --depth 1 --no-tags https://github.com/dparmar2/Verilog-hobby-projects.git f:/verilog_sva_gh_scraper/data/full_repos/338062999
git clone --depth 1 --no-tags https://github.com/jabin27/Digital-Clock.git f:/verilog_sva_gh_scraper/data/full_repos/338073346
git clone --depth 1 --no-tags https://github.com/prannoy28/MIPS32_Non_pipelined.git f:/verilog_sva_gh_scraper/data/full_repos/336829852
git clone --depth 1 --no-tags https://github.com/cyjjj/Cache.git f:/verilog_sva_gh_scraper/data/full_repos/336807258
git clone --depth 1 --no-tags https://github.com/CristinaTomoescu/YodaNN.git f:/verilog_sva_gh_scraper/data/full_repos/336608874
git clone --depth 1 --no-tags https://github.com/jedbrooke/verilog-3d-graphics.git f:/verilog_sva_gh_scraper/data/full_repos/340812107
git clone --depth 1 --no-tags https://github.com/Mohammad-Safari/Smart_House.git f:/verilog_sva_gh_scraper/data/full_repos/340742676
git clone --depth 1 --no-tags https://github.com/PPOP95/test_repository.git f:/verilog_sva_gh_scraper/data/full_repos/340706969
git clone --depth 1 --no-tags https://github.com/jsl28/Hw1.git f:/verilog_sva_gh_scraper/data/full_repos/333126388
git clone --depth 1 --no-tags https://github.com/acebearxp/CycloneIV.git f:/verilog_sva_gh_scraper/data/full_repos/333793389
git clone --depth 1 --no-tags https://github.com/DimitraPanagiotou/DIGITAL_LAB.git f:/verilog_sva_gh_scraper/data/full_repos/333723990
git clone --depth 1 --no-tags https://github.com/JLB-P/control-unit.git f:/verilog_sva_gh_scraper/data/full_repos/334821020
git clone --depth 1 --no-tags https://github.com/kartikeysachdeva/DigitalSystem.git f:/verilog_sva_gh_scraper/data/full_repos/336291581
git clone --depth 1 --no-tags https://github.com/suyash-20/RISC-V_RV32I.git f:/verilog_sva_gh_scraper/data/full_repos/334942621
git clone --depth 1 --no-tags https://github.com/dannyqwhite99tamu/computer_arch_.git f:/verilog_sva_gh_scraper/data/full_repos/336089848
git clone --depth 1 --no-tags https://github.com/RichardEGeorge/ULX3S-Chase.git f:/verilog_sva_gh_scraper/data/full_repos/338128487
git clone --depth 1 --no-tags https://github.com/luyanaa/playground.git f:/verilog_sva_gh_scraper/data/full_repos/338400763
git clone --depth 1 --no-tags https://github.com/Andrew-LTC/Lab1.git f:/verilog_sva_gh_scraper/data/full_repos/338935063
git clone --depth 1 --no-tags https://github.com/strongerandstr/learngit.git f:/verilog_sva_gh_scraper/data/full_repos/338617396
git clone --depth 1 --no-tags https://github.com/Barnali19/ALU.git f:/verilog_sva_gh_scraper/data/full_repos/340143194
git clone --depth 1 --no-tags https://github.com/YunlinXie/ComputerArchitecture_ProcessorModeling.git f:/verilog_sva_gh_scraper/data/full_repos/333596367
git clone --depth 1 --no-tags https://github.com/mlystdcall/riscv-cpu.git f:/verilog_sva_gh_scraper/data/full_repos/335525687
git clone --depth 1 --no-tags https://github.com/ZacharyArnoldPenn/CIS471Lab1.git f:/verilog_sva_gh_scraper/data/full_repos/335830335
git clone --depth 1 --no-tags https://github.com/rz295/IIB-Project.git f:/verilog_sva_gh_scraper/data/full_repos/337407720
git clone --depth 1 --no-tags https://github.com/AkarshNKolekar/Systolic_Array.git f:/verilog_sva_gh_scraper/data/full_repos/341331486
git clone --depth 1 --no-tags https://github.com/HRUTHIK31/VLSI-LAB.git f:/verilog_sva_gh_scraper/data/full_repos/339908002
git clone --depth 1 --no-tags https://github.com/LeifMagnussen/32_bit_processor.git f:/verilog_sva_gh_scraper/data/full_repos/339582187
git clone --depth 1 --no-tags https://github.com/YuanRayChang/MIPS.git f:/verilog_sva_gh_scraper/data/full_repos/339727533
git clone --depth 1 --no-tags https://github.com/munyaradzim/misc-lab-stuff.git f:/verilog_sva_gh_scraper/data/full_repos/340297620
git clone --depth 1 --no-tags https://github.com/paijheng/AM2302-Master.git f:/verilog_sva_gh_scraper/data/full_repos/333532699
git clone --depth 1 --no-tags https://github.com/Tatev2919/Synchronization.git f:/verilog_sva_gh_scraper/data/full_repos/333852591
git clone --depth 1 --no-tags https://github.com/ongweisheng/EE2026-final-project.git f:/verilog_sva_gh_scraper/data/full_repos/331857298
git clone --depth 1 --no-tags https://github.com/iuliiaioana/Verilog-Encryption.git f:/verilog_sva_gh_scraper/data/full_repos/331986986
git clone --depth 1 --no-tags https://github.com/Ryan0v0/Verilog-MIPS-CPU.git f:/verilog_sva_gh_scraper/data/full_repos/332822896
git clone --depth 1 --no-tags https://github.com/jasonzzzzzzz/Network-on-Chip-Router-RTL.git f:/verilog_sva_gh_scraper/data/full_repos/334062216
git clone --depth 1 --no-tags https://github.com/armenuhiarakelyan1978/ROM.git f:/verilog_sva_gh_scraper/data/full_repos/334644717
git clone --depth 1 --no-tags https://github.com/CherrySeason/PRESENT-and-decrypt.git f:/verilog_sva_gh_scraper/data/full_repos/334588097
git clone --depth 1 --no-tags https://github.com/ShZh-Playground/tiny-CPU.git f:/verilog_sva_gh_scraper/data/full_repos/334417889
git clone --depth 1 --no-tags https://github.com/masoompanda/finite_state_machines.git f:/verilog_sva_gh_scraper/data/full_repos/338747714
git clone --depth 1 --no-tags https://github.com/Hypnotriod/fir-filter-16bit-8x8-m9k.git f:/verilog_sva_gh_scraper/data/full_repos/338873365
git clone --depth 1 --no-tags https://github.com/raahilbadiani/verilog.git f:/verilog_sva_gh_scraper/data/full_repos/339319129
git clone --depth 1 --no-tags https://github.com/efeemir103/DigitalDesignProject.git f:/verilog_sva_gh_scraper/data/full_repos/336884539
git clone --depth 1 --no-tags https://github.com/FIUSCIS-CDA/Grounder.git f:/verilog_sva_gh_scraper/data/full_repos/336133739
git clone --depth 1 --no-tags https://github.com/ven-k/subtree.jl.git f:/verilog_sva_gh_scraper/data/full_repos/335936827
git clone --depth 1 --no-tags https://github.com/Mangax/ISA15_Lab3.git f:/verilog_sva_gh_scraper/data/full_repos/337121903
git clone --depth 1 --no-tags https://github.com/Sustech-yx/Sustech-CS202-Work.git f:/verilog_sva_gh_scraper/data/full_repos/332684410
git clone --depth 1 --no-tags https://github.com/mennamater/HDL_Codes.git f:/verilog_sva_gh_scraper/data/full_repos/332555214
git clone --depth 1 --no-tags https://github.com/willsnider927/ECEN2350.git f:/verilog_sva_gh_scraper/data/full_repos/331796024
git clone --depth 1 --no-tags https://github.com/tadaren/CPU_RV32I.git f:/verilog_sva_gh_scraper/data/full_repos/332707906
git clone --depth 1 --no-tags https://github.com/sathvikswaminathan/UART-core.git f:/verilog_sva_gh_scraper/data/full_repos/333357216
git clone --depth 1 --no-tags https://github.com/mattuna15/x8-fpga.git f:/verilog_sva_gh_scraper/data/full_repos/335095826
git clone --depth 1 --no-tags https://github.com/JackSabine/BuckLinReg_5V.git f:/verilog_sva_gh_scraper/data/full_repos/336305943
git clone --depth 1 --no-tags https://github.com/adanpartidajr/ALU_4bit.git f:/verilog_sva_gh_scraper/data/full_repos/338520104
git clone --depth 1 --no-tags https://github.com/google/CFU-Playground.git f:/verilog_sva_gh_scraper/data/full_repos/346151420
git clone --depth 1 --no-tags https://github.com/danfoisy/vdatp.git f:/verilog_sva_gh_scraper/data/full_repos/347701888
git clone --depth 1 --no-tags https://github.com/abdelazeem201/ASIC-Design-Roadmap.git f:/verilog_sva_gh_scraper/data/full_repos/342916296
git clone --depth 1 --no-tags https://github.com/YosysHQ/riscv-formal.git f:/verilog_sva_gh_scraper/data/full_repos/346750536
git clone --depth 1 --no-tags https://github.com/compsec-snu/difuzz-rtl.git f:/verilog_sva_gh_scraper/data/full_repos/346944073
git clone --depth 1 --no-tags https://github.com/FourPhonon/FourPhonon.git f:/verilog_sva_gh_scraper/data/full_repos/347530538
git clone --depth 1 --no-tags https://github.com/robinsonb5/DeMiSTify.git f:/verilog_sva_gh_scraper/data/full_repos/341691720
git clone --depth 1 --no-tags https://github.com/buttercutter/DDR.git f:/verilog_sva_gh_scraper/data/full_repos/345641662
git clone --depth 1 --no-tags https://github.com/FPGA-Networking/HyperParser.git f:/verilog_sva_gh_scraper/data/full_repos/349281385
git clone --depth 1 --no-tags https://github.com/xiesicong/fpga_sobel_ov5640_hdmi.git f:/verilog_sva_gh_scraper/data/full_repos/347888468
git clone --depth 1 --no-tags https://github.com/teekamkhandelwal/asynchronous_fifo.git f:/verilog_sva_gh_scraper/data/full_repos/347700711
git clone --depth 1 --no-tags https://github.com/tishi43/h264_decoder.git f:/verilog_sva_gh_scraper/data/full_repos/349337612
git clone --depth 1 --no-tags https://github.com/Alpha-Girl/USTC_CA_labs.git f:/verilog_sva_gh_scraper/data/full_repos/351665304
git clone --depth 1 --no-tags https://github.com/hlslibs/ac_ml.git f:/verilog_sva_gh_scraper/data/full_repos/341724867
git clone --depth 1 --no-tags https://github.com/himanshu5-prog/vortexGPU.git f:/verilog_sva_gh_scraper/data/full_repos/348202437
git clone --depth 1 --no-tags https://github.com/forth32/dvk-fpga.git f:/verilog_sva_gh_scraper/data/full_repos/343638601
git clone --depth 1 --no-tags https://github.com/hakan-demirli/PID-FPGA.git f:/verilog_sva_gh_scraper/data/full_repos/345434763
git clone --depth 1 --no-tags https://github.com/xiesicong/fpga_eth_dual_ov5640.git f:/verilog_sva_gh_scraper/data/full_repos/347886816
git clone --depth 1 --no-tags https://github.com/RPTU-EIS/upec-boom-verification-suite.git f:/verilog_sva_gh_scraper/data/full_repos/350644488
git clone --depth 1 --no-tags https://github.com/JimmyStones/Hiscores_MiSTer.git f:/verilog_sva_gh_scraper/data/full_repos/342268487
git clone --depth 1 --no-tags https://github.com/huijjj/Architecture.git f:/verilog_sva_gh_scraper/data/full_repos/343762917
git clone --depth 1 --no-tags https://github.com/Jefferson-Lopes/FFT.git f:/verilog_sva_gh_scraper/data/full_repos/344955932
git clone --depth 1 --no-tags https://github.com/antmicro/openssd-nvme.git f:/verilog_sva_gh_scraper/data/full_repos/346458392
git clone --depth 1 --no-tags https://github.com/vsdip/avsddac_3v3_sky130_v1.git f:/verilog_sva_gh_scraper/data/full_repos/349896469
git clone --depth 1 --no-tags https://github.com/fjpolo/CourseraFPGADesignforEmbeddedSystemsSpecialization.git f:/verilog_sva_gh_scraper/data/full_repos/345311561
git clone --depth 1 --no-tags https://github.com/Project-CETI/whale-tag-embedded.git f:/verilog_sva_gh_scraper/data/full_repos/348892679
git clone --depth 1 --no-tags https://github.com/tharunchitipolu/Multi-operations-toolbox-with-baugh-wooley-multiplier.git f:/verilog_sva_gh_scraper/data/full_repos/351031249
git clone --depth 1 --no-tags https://github.com/Aashish3970/MNIST_FPGA.git f:/verilog_sva_gh_scraper/data/full_repos/341652955
git clone --depth 1 --no-tags https://github.com/eldrickm/wakey_wakey.git f:/verilog_sva_gh_scraper/data/full_repos/351259814
git clone --depth 1 --no-tags https://github.com/MiSTer-devel/Arcade-MrDo_MiSTer.git f:/verilog_sva_gh_scraper/data/full_repos/350571175
git clone --depth 1 --no-tags https://github.com/amaranth-lang/amaranth-lang.github.io.git f:/verilog_sva_gh_scraper/data/full_repos/342115377
git clone --depth 1 --no-tags https://github.com/shelljane/HEAM.git f:/verilog_sva_gh_scraper/data/full_repos/352355214
