# do practica2_run_msim_rtl_vhdl.do
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 10.5b Lib Mapping Utility 2016.10 Oct  5 2016
# vmap work rtl_work 
# Copying /opt/altera/modelsim_ase/linuxaloem/../modelsim.ini to modelsim.ini
# Modifying modelsim.ini
# 
# vcom -93 -work work {/home/local/ITAM/esotomayg/Documents/Logic_Circuits/practica2/decoder_2_to_4.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 08:18:57 on Sep 28,2018
# vcom -reportprogress 300 -93 -work work /home/local/ITAM/esotomayg/Documents/Logic_Circuits/practica2/decoder_2_to_4.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Compiling entity decoder_2_to_4
# -- Compiling architecture function_table of decoder_2_to_4
# End time: 08:18:57 on Sep 28,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {/home/local/ITAM/esotomayg/Documents/Logic_Circuits/practica2/cont2.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 08:18:57 on Sep 28,2018
# vcom -reportprogress 300 -93 -work work /home/local/ITAM/esotomayg/Documents/Logic_Circuits/practica2/cont2.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Compiling entity cont2
# -- Compiling architecture Behavioral of cont2
# End time: 08:18:57 on Sep 28,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {/home/local/ITAM/esotomayg/Documents/Logic_Circuits/practica2/div_freq.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 08:18:57 on Sep 28,2018
# vcom -reportprogress 300 -93 -work work /home/local/ITAM/esotomayg/Documents/Logic_Circuits/practica2/div_freq.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity div_freq
# -- Compiling architecture Behavioral of div_freq
# End time: 08:18:57 on Sep 28,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {/home/local/ITAM/esotomayg/Documents/Logic_Circuits/practica2/mux_4_to_1.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 08:18:57 on Sep 28,2018
# vcom -reportprogress 300 -93 -work work /home/local/ITAM/esotomayg/Documents/Logic_Circuits/practica2/mux_4_to_1.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Compiling entity mux_4_to_1
# -- Compiling architecture function_table of mux_4_to_1
# End time: 08:18:57 on Sep 28,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {/home/local/ITAM/esotomayg/Documents/Logic_Circuits/practica2/bcd_to_7_segment.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 08:18:57 on Sep 28,2018
# vcom -reportprogress 300 -93 -work work /home/local/ITAM/esotomayg/Documents/Logic_Circuits/practica2/bcd_to_7_segment.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Compiling entity bcd_to_7_segment
# -- Compiling architecture led_table of bcd_to_7_segment
# End time: 08:18:57 on Sep 28,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {/home/local/ITAM/esotomayg/Documents/Logic_Circuits/practica2/practica3.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 08:18:57 on Sep 28,2018
# vcom -reportprogress 300 -93 -work work /home/local/ITAM/esotomayg/Documents/Logic_Circuits/practica2/practica3.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Compiling entity practica3
# -- Compiling architecture bdf_type of practica3
# End time: 08:18:57 on Sep 28,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {/home/local/ITAM/esotomayg/Documents/Logic_Circuits/practica2/arithmetic_circuit.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 08:18:57 on Sep 28,2018
# vcom -reportprogress 300 -93 -work work /home/local/ITAM/esotomayg/Documents/Logic_Circuits/practica2/arithmetic_circuit.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Compiling entity arithmetic_circuit
# -- Compiling architecture table of arithmetic_circuit
# End time: 08:18:57 on Sep 28,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {/home/local/ITAM/esotomayg/Documents/Logic_Circuits/practica2/binary_to_bcd.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 08:18:57 on Sep 28,2018
# vcom -reportprogress 300 -93 -work work /home/local/ITAM/esotomayg/Documents/Logic_Circuits/practica2/binary_to_bcd.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity binary_to_bcd
# -- Compiling architecture logic of binary_to_bcd
# End time: 08:18:57 on Sep 28,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {/home/local/ITAM/esotomayg/Documents/Logic_Circuits/practica2/binary_to_bcd_digit.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 08:18:57 on Sep 28,2018
# vcom -reportprogress 300 -93 -work work /home/local/ITAM/esotomayg/Documents/Logic_Circuits/practica2/binary_to_bcd_digit.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity binary_to_bcd_digit
# -- Compiling architecture logic of binary_to_bcd_digit
# End time: 08:18:57 on Sep 28,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# 
# stdin: <EOF>
vsim work.arithmetic_circuit
# vsim work.arithmetic_circuit 
# Start time: 08:19:07 on Sep 28,2018
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.std_logic_arith(body)
# Loading ieee.std_logic_unsigned(body)
# Loading work.arithmetic_circuit(table)
wave create -driver freeze -pattern constant -value 0000000000000001 -range 15 0 -starttime 0ps -endtime 1000ps sim:/arithmetic_circuit/A
# Editable Wave items are not compatible with the wave window's standard undo-redo.  Standard undo-redo has been disabled.
wave create -driver freeze -pattern constant -value 1111111111111111 -range 15 0 -starttime 0ps -endtime 1000ps sim:/arithmetic_circuit/B
wave create -driver freeze -pattern constant -value 00 -range 1 0 -starttime 0ps -endtime 1000ps sim:/arithmetic_circuit/S
wave create -driver freeze -pattern constant -value 0 -starttime 0ps -endtime 1000ps sim:/arithmetic_circuit/C_in
run -all
wave modify -driver freeze -pattern constant -value 1 -starttime 0ps -endtime 1000ps Edit:/arithmetic_circuit/C_in
run -all
wave modify -driver freeze -pattern constant -value 01 -range 1 0 -starttime 0ps -endtime 1000ps Edit:/arithmetic_circuit/S
wave modify -driver freeze -pattern constant -value 0 -starttime 0ps -endtime 1000ps Edit:/arithmetic_circuit/C_in
run -all
# End time: 08:21:35 on Sep 28,2018, Elapsed time: 0:02:28
# Errors: 0, Warnings: 0
