// Seed: 3537981300
`timescale 1ps / 1ps
module module_0 (
    input id_0,
    input id_1,
    input logic id_2,
    input id_3,
    output logic id_4,
    input logic id_5,
    output logic id_6,
    input id_7,
    input id_8
);
  assign id_6 = 1 & {id_2{1}} & 1 ? id_3 : id_2;
  assign id_6 = 1;
  logic id_9;
endmodule
