- name: MPAMF_ECR
  long_name: "MPAM Error Control Register"
  purpose: |
       "
       MPAMF_ECR is a 32-bit read-write register that controls MPAM error
       interrupts for this MSC.
       "
  size: 32
  arch: armv8-a
  execution_state: None

  access_mechanisms:
      - name: ldr
        is_read: True
        component: mpam_any
        offset: 0xf0

      - name: ldr
        is_read: True
        component: mpam_any
        offset: 0xf0

      - name: str
        is_write: True
        component: mpam_any
        offset: 0xf0

      - name: str
        is_write: True
        component: mpam_any
        offset: 0xf0

  fieldsets:
      - name: fieldset_1
        size: 32

        fields:
          - name: INTEN
            lsb: 0
            msb: 0

          - name: 0
            lsb: 1
            msb: 31
            reserved0: True
