  **** HLS Build v2024.2 5238294
INFO: [HLS 200-2005] Using work_dir C:/GitHub/CoP-HW-SW_2024-2025/Lab0/Vitis/matrix_mult/axil_mat_prod1 
INFO: [HLS 200-1611] Setting target device to 'xc7z010-clg400-1'
INFO: [HLS 200-1505] Using default flow_target 'vivado'
Resolution: For help on HLS 200-1505 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.2%20English&url=ug1448-hls-guidance&resourceid=200-1505.html
INFO: [HLS 200-1465] Applying ini 'syn.file=C:/GitHub/CoP-HW-SW_2024-2025/Lab0/axilite_matprod_files/HLS/axil_mat_prod1.cpp' from C:/GitHub/CoP-HW-SW_2024-2025/Lab0/Vitis/matrix_mult/hls_config.cfg(8)
INFO: [HLS 200-10] Adding design file 'C:/GitHub/CoP-HW-SW_2024-2025/Lab0/axilite_matprod_files/HLS/axil_mat_prod1.cpp' to the project
INFO: [HLS 200-1465] Applying ini 'syn.file=C:/GitHub/CoP-HW-SW_2024-2025/Lab0/axilite_matprod_files/HLS/axil_mat_prod1.h' from C:/GitHub/CoP-HW-SW_2024-2025/Lab0/Vitis/matrix_mult/hls_config.cfg(9)
INFO: [HLS 200-10] Adding design file 'C:/GitHub/CoP-HW-SW_2024-2025/Lab0/axilite_matprod_files/HLS/axil_mat_prod1.h' to the project
INFO: [HLS 200-1465] Applying ini 'tb.file=C:/GitHub/CoP-HW-SW_2024-2025/Lab0/axilite_matprod_files/HLS/tb_axil_mat_prod1.cpp' from C:/GitHub/CoP-HW-SW_2024-2025/Lab0/Vitis/matrix_mult/hls_config.cfg(10)
INFO: [HLS 200-10] Adding test bench file 'C:/GitHub/CoP-HW-SW_2024-2025/Lab0/axilite_matprod_files/HLS/tb_axil_mat_prod1.cpp' to the project
INFO: [HLS 200-1465] Applying ini 'syn.top=axil_mat_prod1' from C:/GitHub/CoP-HW-SW_2024-2025/Lab0/Vitis/matrix_mult/hls_config.cfg(7)
INFO: [HLS 200-1465] Applying ini 'flow_target=vivado' from C:/GitHub/CoP-HW-SW_2024-2025/Lab0/Vitis/matrix_mult/hls_config.cfg(4)
INFO: [HLS 200-1505] Using flow_target 'vivado'
Resolution: For help on HLS 200-1505 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.2%20English&url=ug1448-hls-guidance&resourceid=200-1505.html
INFO: [HLS 200-1465] Applying ini 'part=xc7z010clg400-1' from C:/GitHub/CoP-HW-SW_2024-2025/Lab0/Vitis/matrix_mult/hls_config.cfg(1)
INFO: [HLS 200-1465] Applying ini 'clock=10ns' from C:/GitHub/CoP-HW-SW_2024-2025/Lab0/Vitis/matrix_mult/hls_config.cfg(11)
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1465] Applying ini 'clock_uncertainty=27%' from C:/GitHub/CoP-HW-SW_2024-2025/Lab0/Vitis/matrix_mult/hls_config.cfg(12)
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 2.7ns.
INFO: [HLS 200-1465] Applying ini 'csim.code_analyzer=0' from C:/GitHub/CoP-HW-SW_2024-2025/Lab0/Vitis/matrix_mult/hls_config.cfg(13)
INFO: [HLS 200-1465] Applying ini 'package.output.format=ip_catalog' from C:/GitHub/CoP-HW-SW_2024-2025/Lab0/Vitis/matrix_mult/hls_config.cfg(5)
INFO: [COSIM 212-47] Using XSIM for RTL simulation.
INFO: [COSIM 212-14] Instrumenting C test bench ...
   Build using "C:/Xilinx/Vitis/2024.2/vcxx/libexec/clang++"
   Compiling axil_mat_prod1.cpp_pre.cpp.tb.cpp
   Compiling tb_axil_mat_prod1.cpp_pre.cpp.tb.cpp
   Compiling apatb_axil_mat_prod1.cpp
   Compiling apatb_axil_mat_prod1_ir.ll
   Generating cosim.tv.exe
INFO: [COSIM 212-302] Starting C TB testing ... 
Input Matrixes:
  -49    55    -1   -59 
  -21   -19    60     3 
   49   -16    37     7 
   36   -40   -33   -25 


  -63   -62    26    58 
  -23    62    47    13 
   10    26   -54    -2 
   40   -32    60   -16 

Software Matrix Multiplication:
 -548  8310 -2175 -1181 
 2480  1588 -4499 -1633 
-2069 -3292 -1056  2448 
-2678 -4770  -662  2034 


Hardware Matrix Multiplication:
 -548  8310 -2175 -1181 
 2480  1588 -4499 -1633 
-2069 -3292 -1056  2448 
-2678 -4770  -662  2034 

After print_mat
Accessing 0 position
Accessing 1 position
Accessing 2 position
Accessing 3 position
Accessing 4 position
Accessing 5 position
Accessing 6 position
Accessing 7 position
Accessing 8 position
Accessing 9 position
Accessing 10 position
Accessing 11 position
Accessing 12 position
Accessing 13 position
Accessing 14 position
Accessing 15 position
ERROR: System received a signal named SIGSEGV and the program has to stop immediately!
This signal was generated when a program tries to read or write outside the memory that is allocated for it, or to write memory that can only be read.
Possible cause of this problem may be:
  1) Missing depth information for one or more pointers to arrays in the interface;
  2) Insufficient depth setting for array argument(s);
  3) Excessive depth setting for array argument(s), that exceeds the maximum virtual memory size for the process;
  4) Null pointer etc.
Current execution stopped during CodeState = ENTER_WRAPC.
You can search CodeState variable name in apatb*.cpp file under ./sim/wrapc dir to locate the position.

ERROR: [COSIM 212-360] Aborting co-simulation: C TB simulation failed.
ERROR: [COSIM 212-320] C TB testing failed, stop generating test vectors. Please check C TB or re-run cosim.
ERROR: [COSIM 212-5] *** C/RTL co-simulation file generation failed. ***
ERROR: [COSIM 212-4] *** C/RTL co-simulation finished: FAIL ***
ERROR: 
INFO: [HLS 200-112] Total CPU user time: 0 seconds. Total CPU system time: 0 seconds. Total elapsed time: 7.82 seconds; peak allocated memory: 679.707 MB.
