Top 100000000 metrics most correlated with CPI change:
-----------------------------------------------------
system.switch_cpus.numCycles   | Correlation: 1.0000 ↑
system.switch_cpus.branchPred.BTB.power_state.pwrStateResidencyTicks::UNDEFINED | Correlation: 1.0000 ↑
system.mem_ctrls.power_state.pwrStateResidencyTicks::UNDEFINED | Correlation: 1.0000 ↑
system.switch_cpus.power_state.pwrStateResidencyTicks::OFF | Correlation: 1.0000 ↑
system.switch_cpus.mmu.itb_walker.power_state.pwrStateResidencyTicks::UNDEFINED | Correlation: 1.0000 ↑
system.switch_cpus.mmu.stage2_itb_walker.power_state.pwrStateResidencyTicks::UNDEFINED | Correlation: 1.0000 ↑
system.l2.tags.power_state.pwrStateResidencyTicks::UNDEFINED | Correlation: 1.0000 ↑
simTicks                       | Correlation: 1.0000 ↑
system.switch_cpus.mmu.dtb_walker.power_state.pwrStateResidencyTicks::UNDEFINED | Correlation: 1.0000 ↑
system.switch_cpus.mmu.stage2_dtb_walker.power_state.pwrStateResidencyTicks::UNDEFINED | Correlation: 1.0000 ↑
system.l2.power_state.pwrStateResidencyTicks::UNDEFINED | Correlation: 1.0000 ↑
system.membus.power_state.pwrStateResidencyTicks::UNDEFINED | Correlation: 1.0000 ↑
system.switch_cpus.branchPred.btb.power_state.pwrStateResidencyTicks::UNDEFINED | Correlation: 1.0000 ↑
system.tol2bus.power_state.pwrStateResidencyTicks::UNDEFINED | Correlation: 1.0000 ↑
system.mem_ctrls.dram.power_state.pwrStateResidencyTicks::UNDEFINED | Correlation: 1.0000 ↑
system.switch_cpus.cpi         | Correlation: 1.0000 ↑
system.switch_cpus.commitStats0.cpi | Correlation: 1.0000 ↑
simSeconds                     | Correlation: 1.0000 ↑
system.mem_ctrls.dram.rank1.pwrStateTime::REF | Correlation: 1.0000 ↑
system.mem_ctrls.dram.rank0.pwrStateTime::REF | Correlation: 1.0000 ↑
system.mem_ctrls.dram.rank0.refreshEnergy | Correlation: 1.0000 ↑
system.mem_ctrls.dram.rank1.refreshEnergy | Correlation: 1.0000 ↑
system.switch_cpus.numIssuedDist::samples | Correlation: 1.0000 ↑
system.switch_cpus.fetch.nisnDist::samples | Correlation: 1.0000 ↑
system.switch_cpus.numIssuedDist::total | Correlation: 1.0000 ↑
system.switch_cpus.fetch.nisnDist::total | Correlation: 1.0000 ↑
system.mem_ctrls.totGap        | Correlation: 0.9994 ↑
system.mem_ctrls.dram.rank0.totalEnergy | Correlation: 0.9950 ↑
system.mem_ctrls.dram.rank1.totalEnergy | Correlation: 0.9945 ↑
system.switch_cpus.fetch.nisnDist::2 | Correlation: 0.9599 ↑
system.switch_cpus.numIssuedDist::0 | Correlation: 0.9495 ↑
system.switch_cpus.rob.reads   | Correlation: 0.9309 ↑
system.switch_cpus.commit.numCommittedDist::samples | Correlation: 0.9263 ↑
system.switch_cpus.commit.numCommittedDist::total | Correlation: 0.9263 ↑
system.switch_cpus.fetch.predictedBranches | Correlation: 0.9256 ↑
system.switch_cpus.branchPred.targetProvider_0::BTB | Correlation: 0.9224 ↑
system.switch_cpus.branchPred.btb.lookups::DirectUncond | Correlation: 0.9183 ↑
system.switch_cpus.branchPred.lookups_0::DirectUncond | Correlation: 0.9183 ↑
system.mem_ctrls.requestorWriteTotalLat::writebacks | Correlation: 0.9170 ↑
system.switch_cpus.executeStats0.numCCRegReads | Correlation: 0.9120 ↑
system.switch_cpus.iew.predictedNotTakenIncorrect | Correlation: 0.9116 ↑
system.switch_cpus.iew.consumerInst | Correlation: 0.9106 ↑
system.switch_cpus.branchPred.condPredictedTaken | Correlation: 0.9089 ↑
system.switch_cpus.decode.branchResolved | Correlation: 0.9081 ↑
system.switch_cpus.commit.numCommittedDist::0 | Correlation: 0.9071 ↑
system.switch_cpus.executeStats0.numCCRegWrites | Correlation: 0.9051 ↑
system.mem_ctrls.avgGap        | Correlation: 0.9048 ↑
system.switch_cpus.iew.branchMispredicts | Correlation: 0.9020 ↑
system.switch_cpus.branchPred.targetProvider_0::total | Correlation: 0.9009 ↑
system.switch_cpus.branchPred.BTBLookups | Correlation: 0.9009 ↑
system.switch_cpus.branchPred.lookups_0::total | Correlation: 0.9009 ↑
system.switch_cpus.branchPred.btb.lookups::total | Correlation: 0.9009 ↑
system.switch_cpus.fetchStats0.numBranches | Correlation: 0.9009 ↑
system.switch_cpus.branchPred.targetWrong_0::NoBranch | Correlation: 0.8978 ↑
system.switch_cpus.branchPred.btb.mispredict::total | Correlation: 0.8978 ↑
system.switch_cpus.branchPred.btb.updates::total | Correlation: 0.8978 ↑
system.switch_cpus.branchPred.BTBUpdates | Correlation: 0.8978 ↑
system.switch_cpus.iew.writebackCount | Correlation: 0.8977 ↑
system.switch_cpus.iew.instsToCommit | Correlation: 0.8947 ↑
system.switch_cpus.branchPred.btb.mispredict::DirectCond | Correlation: 0.8937 ↑
system.switch_cpus.branchPred.btb.updates::DirectCond | Correlation: 0.8937 ↑
system.switch_cpus.statIssuedInstType_0::MemWrite | Correlation: 0.8923 ↑
system.switch_cpus.branchPred.ras.squashes | Correlation: 0.8922 ↑
system.switch_cpus.branchPred.btb.lookups::DirectCond | Correlation: 0.8919 ↑
system.switch_cpus.branchPred.lookups_0::DirectCond | Correlation: 0.8919 ↑
system.switch_cpus.branchPred.condPredicted | Correlation: 0.8919 ↑
system.switch_cpus.intInstQueueReads | Correlation: 0.8912 ↑
system.switch_cpus.statIssuedInstType_0::IntAlu | Correlation: 0.8910 ↑
system.switch_cpus.executeStats0.numBranches | Correlation: 0.8851 ↑
system.switch_cpus.branchPred.ras.pushes | Correlation: 0.8848 ↑
system.switch_cpus.branchPred.ras.pops | Correlation: 0.8848 ↑
system.switch_cpus.iew.producerInst | Correlation: 0.8842 ↑
system.switch_cpus.executeStats0.numStoreInsts | Correlation: 0.8829 ↑
system.switch_cpus.branchPred.corrected_0::DirectCond | Correlation: 0.8801 ↑
system.switch_cpus.executeStats0.numMiscRegReads | Correlation: 0.8756 ↑
system.switch_cpus.branchPred.BTBHits | Correlation: 0.8732 ↑
system.switch_cpus.fetch.cycles | Correlation: 0.8725 ↑
system.switch_cpus.branchPred.targetProvider_0::RAS | Correlation: 0.8721 ↑
system.switch_cpus.branchPred.btb.misses::Return | Correlation: 0.8721 ↑
system.switch_cpus.branchPred.lookups_0::Return | Correlation: 0.8721 ↑
system.switch_cpus.branchPred.btb.lookups::Return | Correlation: 0.8721 ↑
system.l2.tags.ageTaskId_1024::4 | Correlation: 0.8632 ↑
system.switch_cpus.statIssuedInstType_0::total | Correlation: 0.8616 ↑
system.switch_cpus.instsIssued | Correlation: 0.8616 ↑
system.mem_ctrls.dram.rank1.actBackEnergy | Correlation: 0.8607 ↑
system.mem_ctrls.dram.rank0.actBackEnergy | Correlation: 0.8604 ↑
system.switch_cpus.branchPred.squashes_0::DirectUncond | Correlation: 0.8587 ↑
system.switch_cpus.executeStats0.numInsts | Correlation: 0.8574 ↑
system.switch_cpus.rename.lookups | Correlation: 0.8552 ↑
system.switch_cpus.branchPred.targetProvider_0::NoTarget | Correlation: 0.8524 ↑
system.switch_cpus.branchPred.squashes_0::Return | Correlation: 0.8523 ↑
system.switch_cpus.intInstQueueWakeupAccesses | Correlation: 0.8447 ↑
system.mem_ctrls.dram.rank1.pwrStateTime::ACT | Correlation: 0.8425 ↑
system.switch_cpus.branchPred.NotTakenMispredicted | Correlation: 0.8417 ↑
system.switch_cpus.idleCycles  | Correlation: 0.8406 ↑
system.switch_cpus.iew.dispStoreInsts | Correlation: 0.8387 ↑
system.switch_cpus.MemDepUnit__0.insertedStores | Correlation: 0.8387 ↑
system.mem_ctrls.dram.rank0.pwrStateTime::ACT | Correlation: 0.8382 ↑
system.switch_cpus.timesIdled  | Correlation: 0.8287 ↑
system.switch_cpus.fetchStats0.icacheStallCycles | Correlation: 0.8231 ↑
system.switch_cpus.iew.dispatchedInsts | Correlation: 0.8223 ↑
system.switch_cpus.instsAdded  | Correlation: 0.8223 ↑
system.switch_cpus.rob.writes  | Correlation: 0.8191 ↑
system.switch_cpus.rename.renamedInsts | Correlation: 0.8159 ↑
system.switch_cpus.fetch.cacheLines | Correlation: 0.8147 ↑
system.switch_cpus.decode.decodedInsts | Correlation: 0.8056 ↑
system.switch_cpus.branchPred.targetWrong_0::total | Correlation: 0.8028 ↑
system.switch_cpus.branchPred.condIncorrect | Correlation: 0.8028 ↑
system.switch_cpus.branchPred.corrected_0::total | Correlation: 0.8028 ↑
system.switch_cpus.branchPred.btb.misses::total | Correlation: 0.8010 ↑
system.switch_cpus.fetch.nisnDist::3 | Correlation: 0.7941 ↑
system.switch_cpus.intAluAccesses | Correlation: 0.7882 ↑
system.switch_cpus.executeStats0.numIntRegReads | Correlation: 0.7774 ↑
system.switch_cpus.branchPred.targetWrong_0::Return | Correlation: 0.7769 ↑
system.switch_cpus.branchPred.TakenMispredicted | Correlation: 0.7727 ↑
system.switch_cpus.fetchStats0.numInsts | Correlation: 0.7716 ↑
system.switch_cpus.fetch.nisnDist::0 | Correlation: 0.7706 ↑
system.switch_cpus.rename.blockCycles | Correlation: 0.7666 ↑
system.switch_cpus.rename.renamedOperands | Correlation: 0.7509 ↑
system.switch_cpus.fetch.nisnDist::1 | Correlation: 0.7448 ↑
system.switch_cpus.commit.branchMispredicts | Correlation: 0.7431 ↑
system.switch_cpus.fetch.nisnDist::4 | Correlation: 0.7421 ↑
system.mem_ctrls.dram.rank0.preBackEnergy | Correlation: 0.7392 ↑
system.mem_ctrls.dram.rank0.pwrStateTime::IDLE | Correlation: 0.7342 ↑
system.switch_cpus.executeStats0.numMemRefs | Correlation: 0.7231 ↑
system.switch_cpus.rename.intLookups | Correlation: 0.7210 ↑
system.switch_cpus.MemDepUnit__0.insertedLoads | Correlation: 0.7197 ↑
system.switch_cpus.iew.dispLoadInsts | Correlation: 0.7197 ↑
system.switch_cpus.branchPred.squashes_0::total | Correlation: 0.7173 ↑
system.switch_cpus.rename.runCycles | Correlation: 0.7071 ↑
system.switch_cpus.executeStats0.numIntRegWrites | Correlation: 0.7021 ↑
system.mem_ctrls.dram.rank1.preBackEnergy | Correlation: 0.6909 ↑
system.mem_ctrls.dram.rank1.pwrStateTime::IDLE | Correlation: 0.6854 ↑
system.switch_cpus.branchPred.btb.misses::DirectCond | Correlation: 0.6839 ↑
system.switch_cpus.rename.idleCycles | Correlation: 0.6808 ↑
system.switch_cpus.iew.predictedTakenIncorrect | Correlation: 0.6635 ↑
system.switch_cpus.statIssuedInstType_0::MemRead | Correlation: 0.6624 ↑
system.switch_cpus.intInstQueueWrites | Correlation: 0.6566 ↑
system.switch_cpus.branchPred.squashes_0::DirectCond | Correlation: 0.6525 ↑
system.switch_cpus.lsq0.memOrderViolation | Correlation: 0.6507 ↑
system.mem_ctrls.priorityMaxLatency | Correlation: 0.6357 ↑
system.switch_cpus.numIssuedDist::3 | Correlation: 0.6299 ↑
system.switch_cpus.numIssuedDist::8 | Correlation: 0.6287 ↑
system.switch_cpus.decode.runCycles | Correlation: 0.6274 ↑
system.switch_cpus.numIssuedDist::7 | Correlation: 0.6251 ↑
system.switch_cpus.decode.idleCycles | Correlation: 0.6218 ↑
system.switch_cpus.executeStats0.numLoadInsts | Correlation: 0.6109 ↑
system.l2.ReadCleanReq.avgMshrMissLatency::switch_cpus.inst | Correlation: 0.5920 ↑
system.l2.ReadCleanReq.avgMshrMissLatency::total | Correlation: 0.5920 ↑
system.l2.overallAvgMshrMissLatency::switch_cpus.inst | Correlation: 0.5920 ↑
system.l2.demandAvgMshrMissLatency::switch_cpus.inst | Correlation: 0.5920 ↑
system.l2.overallAvgMissLatency::switch_cpus.inst | Correlation: 0.5871 ↑
system.l2.demandAvgMissLatency::switch_cpus.inst | Correlation: 0.5871 ↑
system.l2.ReadCleanReq.avgMissLatency::switch_cpus.inst | Correlation: 0.5871 ↑
system.l2.ReadCleanReq.avgMissLatency::total | Correlation: 0.5838 ↑
system.switch_cpus.numIssuedDist::2 | Correlation: 0.5813 ↑
system.mem_ctrls.requestorReadAvgLat::switch_cpus.inst | Correlation: 0.5744 ↑
system.switch_cpus.fetchStats0.branchRate | Correlation: 0.5387 ↑
system.switch_cpus.numIssuedDist::6 | Correlation: 0.5279 ↑
system.switch_cpus.fetch.icacheSquashes | Correlation: 0.5242 ↑
system.switch_cpus.numIssuedDist::5 | Correlation: 0.5198 ↑
system.switch_cpus.commit.numCommittedDist::1 | Correlation: 0.5152 ↑
system.switch_cpus.lsq0.ignoredResponses | Correlation: 0.5050 ↑
system.mem_ctrls.numStayReadState | Correlation: 0.5034 ↑
system.mem_ctrls.dram.rank0.writeEnergy | Correlation: 0.5030 ↑
system.switch_cpus.branchPred.btb.misses::DirectUncond | Correlation: 0.4815 ↑
system.switch_cpus.numIssuedDist::stdev | Correlation: 0.4732 ↑
system.switch_cpus.fetch.squashCycles | Correlation: 0.4718 ↑
system.switch_cpus.branchPred.mispredicted_0::CallDirect | Correlation: 0.4615 ↑
system.switch_cpus.branchPred.btb.mispredict::CallDirect | Correlation: 0.4512 ↑
system.switch_cpus.branchPred.btb.updates::CallDirect | Correlation: 0.4512 ↑
system.switch_cpus.branchPred.corrected_0::CallDirect | Correlation: 0.4512 ↑
system.mem_ctrls.requestorReadTotalLat::switch_cpus.inst | Correlation: 0.4511 ↑
system.switch_cpus.iew.squashCycles | Correlation: 0.4492 ↑
system.switch_cpus.decode.squashCycles | Correlation: 0.4492 ↑
system.switch_cpus.rename.squashCycles | Correlation: 0.4492 ↑
system.mem_ctrls.requestorWriteAvgLat::writebacks | Correlation: 0.4426 ↑
system.switch_cpus.numIssuedDist::4 | Correlation: 0.4169 ↑
system.switch_cpus.branchPred.btb.misses::CallDirect | Correlation: 0.4160 ↑
finalTick                      | Correlation: 0.4064 ↑
system.switch_cpus.iew.dispNonSpecInsts | Correlation: 0.3937 ↑
system.switch_cpus.statFuBusy::SimdAddAcc | Correlation: 0.3912 ↑
system.switch_cpus.statFuBusy::SimdShift | Correlation: 0.3909 ↑
system.switch_cpus.decode.blockedCycles | Correlation: 0.3860 ↑
system.mem_ctrls.wrQLenPdf::17 | Correlation: 0.3542 ↑
system.mem_ctrls.dram.perBankWrBursts::11 | Correlation: 0.3522 ↑
system.switch_cpus.fetch.nisnDist::stdev | Correlation: 0.3511 ↑
system.switch_cpus.rename.ROBFullEvents | Correlation: 0.3486 ↑
system.switch_cpus.statFuBusy::SimdMult | Correlation: 0.3481 ↑
system.l2.ReadCleanReq.mshrMissLatency::switch_cpus.inst | Correlation: 0.3412 ↑
system.l2.demandMshrMissLatency::switch_cpus.inst | Correlation: 0.3412 ↑
system.l2.ReadCleanReq.mshrMissLatency::total | Correlation: 0.3412 ↑
system.l2.overallMshrMissLatency::switch_cpus.inst | Correlation: 0.3412 ↑
system.switch_cpus.rob.squashedStores | Correlation: 0.3251 ↑
system.l2.demandMissLatency::switch_cpus.inst | Correlation: 0.3238 ↑
system.l2.ReadCleanReq.missLatency::total | Correlation: 0.3238 ↑
system.l2.ReadCleanReq.missLatency::switch_cpus.inst | Correlation: 0.3238 ↑
system.l2.overallMissLatency::switch_cpus.inst | Correlation: 0.3238 ↑
system.switch_cpus.numSquashedInsts | Correlation: 0.3191 ↑
system.switch_cpus.lsq0.squashedStores | Correlation: 0.3061 ↑
system.mem_ctrls.bytesReadWrQ  | Correlation: 0.3020 ↑
system.mem_ctrls.servicedByWrQ | Correlation: 0.3020 ↑
system.switch_cpus.statFuBusy::SimdCvt | Correlation: 0.2862 ↑
system.mem_ctrls.wrQLenPdf::9  | Correlation: 0.2862 ↑
system.mem_ctrls.wrQLenPdf::26 | Correlation: 0.2839 ↑
system.mem_ctrls.rdQLenPdf::0  | Correlation: 0.2837 ↑
system.switch_cpus.decode.unblockCycles | Correlation: 0.2835 ↑
system.switch_cpus.rename.IQFullEvents | Correlation: 0.2795 ↑
system.mem_ctrls.rdQLenPdf::5  | Correlation: 0.2792 ↑
system.mem_ctrls.dram.perBankWrBursts::2 | Correlation: 0.2647 ↑
system.mem_ctrls.dram.rank0.preEnergy | Correlation: 0.2518 ↑
system.mem_ctrls.avgPriority_writebacks::samples | Correlation: 0.2511 ↑
system.mem_ctrls.writeReqs     | Correlation: 0.2503 ↑
system.mem_ctrls.dram.numWrites::total | Correlation: 0.2503 ↑
system.mem_ctrls.requestorWriteAccesses::writebacks | Correlation: 0.2503 ↑
system.mem_ctrls.writePktSize::6 | Correlation: 0.2503 ↑
system.membus.transDist::WritebackDirty | Correlation: 0.2503 ↑
system.mem_ctrls.dram.bytesWritten::writebacks | Correlation: 0.2503 ↑
system.mem_ctrls.bytesWrittenSys | Correlation: 0.2503 ↑
system.mem_ctrls.dram.bytesWritten::total | Correlation: 0.2503 ↑
system.mem_ctrls.writeBursts   | Correlation: 0.2503 ↑
system.mem_ctrls.dram.numWrites::writebacks | Correlation: 0.2503 ↑
system.l2.writebacks::writebacks | Correlation: 0.2503 ↑
system.l2.writebacks::total    | Correlation: 0.2503 ↑
system.switch_cpus.numIssuedDist::9 | Correlation: 0.2484 ↑
system.mem_ctrls.dram.rank0.actEnergy | Correlation: 0.2467 ↑
system.tol2bus.snoop_filter.hitMultiRequests | Correlation: 0.2451 ↑
system.mem_ctrls.dram.bytesPerActivate::samples | Correlation: 0.2438 ↑
system.mem_ctrls.dram.bytesPerActivate::total | Correlation: 0.2438 ↑
system.mem_ctrls.wrPerTurnAround::mean | Correlation: 0.2409 ↑
system.mem_ctrls.wrPerTurnAround::gmean | Correlation: 0.2393 ↑
system.mem_ctrls.wrQLenPdf::34 | Correlation: 0.2390 ↑
system.mem_ctrls.rdPerTurnAround::mean | Correlation: 0.2390 ↑
system.l2.ReadSharedReq.missRate::total | Correlation: 0.2369 ↑
system.l2.ReadSharedReq.missRate::switch_cpus.data | Correlation: 0.2369 ↑
system.l2.ReadSharedReq.mshrMissRate::switch_cpus.data | Correlation: 0.2369 ↑
system.l2.ReadSharedReq.mshrMissRate::total | Correlation: 0.2369 ↑
system.switch_cpus.rename.serializing | Correlation: 0.2360 ↑
system.switch_cpus.rob.squashedLoads | Correlation: 0.2357 ↑
system.switch_cpus.lsq0.squashedLoads | Correlation: 0.2251 ↑
system.switch_cpus.rename.skidInsts | Correlation: 0.2230 ↑
system.mem_ctrls.dram.perBankWrBursts::1 | Correlation: 0.2216 ↑
system.switch_cpus.rename.SQFullEvents | Correlation: 0.2203 ↑
system.mem_ctrls.dram.perBankWrBursts::6 | Correlation: 0.2195 ↑
system.mem_ctrls.wrQLenPdf::25 | Correlation: 0.2193 ↑
system.switch_cpus.lsq0.loadToUse::max_value | Correlation: 0.2193 ↑
system.switch_cpus.branchPred.targetWrong_0::CallDirect | Correlation: 0.2172 ↑
system.switch_cpus.branchPred.corrected_0::Return | Correlation: 0.2172 ↑
system.switch_cpus.iew.unblockCycles | Correlation: 0.2132 ↑
system.l2.ReadExReq.hits::total | Correlation: 0.2130 ↑
system.l2.ReadExReq.hits::switch_cpus.data | Correlation: 0.2130 ↑
system.tol2bus.snoopFanout::mean | Correlation: 0.2112 ↑
system.switch_cpus.branchPred.mispredicted_0::Return | Correlation: 0.2107 ↑
system.switch_cpus.branchPred.ras.incorrect | Correlation: 0.2107 ↑
system.switch_cpus.commit.commitSquashedInsts | Correlation: 0.2098 ↑
system.switch_cpus.squashedInstsExamined | Correlation: 0.2097 ↑
system.mem_ctrls.dram.dramBytesWritten | Correlation: 0.2071 ↑
system.mem_ctrls.dram.writeBursts | Correlation: 0.2071 ↑
system.mem_ctrls.requestorWriteBytes::writebacks | Correlation: 0.2071 ↑
system.mem_ctrls.dram.rank1.actEnergy | Correlation: 0.2038 ↑
system.mem_ctrls.dram.rank1.preEnergy | Correlation: 0.2026 ↑
system.switch_cpus.commitStats0.numVecInsts | Correlation: 0.2001 ↑
system.switch_cpus.fetchStats0.fetchRate | Correlation: 0.2000 ↑
system.switch_cpus.statIssuedInstType_0::SimdCmp | Correlation: 0.1971 ↑
system.switch_cpus.rename.unblockCycles | Correlation: 0.1969 ↑
system.switch_cpus.statFuBusy::MemRead | Correlation: 0.1966 ↑
system.switch_cpus.lsq0.loadToUse::total | Correlation: 0.1960 ↑
system.switch_cpus.lsq0.loadToUse::samples | Correlation: 0.1960 ↑
system.l2.tags.avgOccs::total  | Correlation: 0.1960 ↑
system.l2.tags.tagsInUse       | Correlation: 0.1959 ↑
system.switch_cpus.fetch.nisnDist::mean | Correlation: 0.1937 ↑
system.switch_cpus.squashedInstsIssued | Correlation: 0.1925 ↑
system.tol2bus.snoop_filter.hitSingleSnoops | Correlation: 0.1918 ↑
system.tol2bus.snoop_filter.totSnoops | Correlation: 0.1915 ↑
system.switch_cpus.statFuBusy::IntAlu | Correlation: 0.1854 ↑
system.l2.ReadExReq.accesses::switch_cpus.data | Correlation: 0.1852 ↑
system.tol2bus.transDist::ReadExReq | Correlation: 0.1852 ↑
system.l2.ReadExReq.accesses::total | Correlation: 0.1852 ↑
system.tol2bus.transDist::ReadExResp | Correlation: 0.1852 ↑
system.mem_ctrls.wrQLenPdf::39 | Correlation: 0.1770 ↑
system.mem_ctrls.wrQLenPdf::38 | Correlation: 0.1739 ↑
system.switch_cpus.branchPred.squashes_0::CallIndirect | Correlation: 0.1737 ↑
system.tol2bus.snoopFanout::1  | Correlation: 0.1736 ↑
system.mem_ctrls.dram.perBankRdBursts::11 | Correlation: 0.1694 ↑
system.switch_cpus.rename.fullRegistersEvents | Correlation: 0.1692 ↑
system.switch_cpus.branchPred.BTBHitRatio | Correlation: 0.1655 ↑
system.switch_cpus.rename.undoneMaps | Correlation: 0.1654 ↑
system.switch_cpus.iew.blockCycles | Correlation: 0.1641 ↑
system.mem_ctrls.wrQLenPdf::42 | Correlation: 0.1637 ↑
system.tol2bus.snoopFanout::stdev | Correlation: 0.1618 ↑
system.switch_cpus.numIssuedDist::1 | Correlation: 0.1589 ↑
system.switch_cpus.decode.squashedInsts | Correlation: 0.1563 ↑
system.switch_cpus.branchPred.btb.updates::DirectUncond | Correlation: 0.1560 ↑
system.switch_cpus.branchPred.corrected_0::DirectUncond | Correlation: 0.1560 ↑
system.switch_cpus.branchPred.btb.mispredict::DirectUncond | Correlation: 0.1560 ↑
system.mem_ctrls.dram.bytesInstRead::switch_cpus.inst | Correlation: 0.1556 ↑
system.mem_ctrls.dram.bytesRead::switch_cpus.inst | Correlation: 0.1556 ↑
system.mem_ctrls.dram.numReads::switch_cpus.inst | Correlation: 0.1556 ↑
system.l2.overallMshrMisses::switch_cpus.inst | Correlation: 0.1556 ↑
system.l2.demandMshrMisses::switch_cpus.inst | Correlation: 0.1556 ↑
system.l2.ReadCleanReq.mshrMisses::switch_cpus.inst | Correlation: 0.1556 ↑
system.l2.ReadCleanReq.mshrMisses::total | Correlation: 0.1556 ↑
system.mem_ctrls.requestorReadAccesses::switch_cpus.inst | Correlation: 0.1556 ↑
system.mem_ctrls.requestorReadBytes::switch_cpus.inst | Correlation: 0.1556 ↑
system.mem_ctrls.avgPriority_switch_cpus.inst::samples | Correlation: 0.1556 ↑
system.l2.overallMisses::switch_cpus.inst | Correlation: 0.1546 ↑
system.l2.ReadCleanReq.misses::switch_cpus.inst | Correlation: 0.1546 ↑
system.l2.demandMisses::switch_cpus.inst | Correlation: 0.1546 ↑
system.mem_ctrls.dram.bytesInstRead::total | Correlation: 0.1541 ↑
system.switch_cpus.branchPred.BTBMispredicted | Correlation: 0.1539 ↑
system.l2.ReadCleanReq.misses::total | Correlation: 0.1532 ↑
hostSeconds                    | Correlation: 0.1509 ↑
system.switch_cpus.lsq0.loadToUse::80-89 | Correlation: 0.1508 ↑
system.mem_ctrls.dram.perBankRdBursts::9 | Correlation: 0.1492 ↑
system.l2.demandMissRate::switch_cpus.data | Correlation: 0.1479 ↑
system.l2.overallMissRate::switch_cpus.data | Correlation: 0.1479 ↑
system.l2.demandMshrMissRate::switch_cpus.data | Correlation: 0.1479 ↑
system.l2.overallMshrMissRate::switch_cpus.data | Correlation: 0.1479 ↑
system.mem_ctrls.dram.perBankRdBursts::3 | Correlation: 0.1473 ↑
system.switch_cpus.lsq0.loadToUse::140-149 | Correlation: 0.1454 ↑
system.switch_cpus.lsq0.loadToUse::270-279 | Correlation: 0.1445 ↑
system.mem_ctrls.wrPerTurnAround::19 | Correlation: 0.1403 ↑
system.mem_ctrls.dram.bytesPerActivate::0-127 | Correlation: 0.1387 ↑
system.mem_ctrls.dram.bytesPerActivate::640-767 | Correlation: 0.1376 ↑
system.mem_ctrls.dram.perBankWrBursts::9 | Correlation: 0.1329 ↑
system.tol2bus.transDist::ReadCleanReq | Correlation: 0.1318 ↑
system.mem_ctrls.wrQLenPdf::40 | Correlation: 0.1313 ↑
system.mem_ctrls.dram.bytesPerActivate::512-639 | Correlation: 0.1294 ↑
system.mem_ctrls.dram.perBankWrBursts::15 | Correlation: 0.1286 ↑
system.l2.ReadExReq.misses::total | Correlation: 0.1276 ↑
system.l2.ReadExReq.mshrMisses::switch_cpus.data | Correlation: 0.1276 ↑
system.l2.ReadExReq.mshrMisses::total | Correlation: 0.1276 ↑
system.l2.ReadExReq.misses::switch_cpus.data | Correlation: 0.1276 ↑
system.membus.transDist::ReadExReq | Correlation: 0.1274 ↑
system.membus.transDist::ReadExResp | Correlation: 0.1274 ↑
system.tol2bus.respLayer0.occupancy | Correlation: 0.1267 ↑
system.switch_cpus.branchPred.mispredicted_0::total | Correlation: 0.1267 ↑
system.mem_ctrls.dram.bytesPerActivate::256-383 | Correlation: 0.1263 ↑
system.l2.ReadCleanReq.accesses::switch_cpus.inst | Correlation: 0.1254 ↑
system.l2.demandAccesses::switch_cpus.inst | Correlation: 0.1254 ↑
system.l2.overallAccesses::switch_cpus.inst | Correlation: 0.1254 ↑
system.l2.ReadCleanReq.accesses::total | Correlation: 0.1242 ↑
system.mem_ctrls.dram.perBankRdBursts::13 | Correlation: 0.1240 ↑
system.mem_ctrls.dram.bytesPerActivate::384-511 | Correlation: 0.1220 ↑
system.switch_cpus.iew.lsqFullEvents | Correlation: 0.1216 ↑
system.mem_ctrls.dram.bytesPerActivate::1024-1151 | Correlation: 0.1213 ↑
system.l2.tags.occupancies::switch_cpus.data | Correlation: 0.1204 ↑
system.l2.tags.avgOccs::switch_cpus.data | Correlation: 0.1201 ↑
system.switch_cpus.fuBusy      | Correlation: 0.1199 ↑
system.mem_ctrls.rdQLenPdf::6  | Correlation: 0.1199 ↑
system.mem_ctrls.dram.perBankWrBursts::7 | Correlation: 0.1184 ↑
system.mem_ctrls.wrQLenPdf::41 | Correlation: 0.1178 ↑
system.mem_ctrls.dram.perBankRdBursts::6 | Correlation: 0.1174 ↑
system.mem_ctrls.dram.rank0.readEnergy | Correlation: 0.1173 ↑
system.tol2bus.snoops          | Correlation: 0.1170 ↑
system.switch_cpus.lsq0.loadToUse::280-289 | Correlation: 0.1167 ↑
system.mem_ctrls.dram.bytesPerActivate::128-255 | Correlation: 0.1164 ↑
system.switch_cpus.branchPred.corrected_0::CallIndirect | Correlation: 0.1159 ↑
system.l2.tags.occupancies::writebacks | Correlation: 0.1158 ↑
system.mem_ctrls.dram.perBankRdBursts::4 | Correlation: 0.1149 ↑
system.mem_ctrls.dram.perBankRdBursts::2 | Correlation: 0.1143 ↑
system.tol2bus.snoopTraffic    | Correlation: 0.1142 ↑
system.membus.respLayer1.occupancy | Correlation: 0.1141 ↑
system.membus.snoop_filter.totRequests | Correlation: 0.1125 ↑
system.mem_ctrls.dram.writeRowHitRate | Correlation: 0.1114 ↑
system.membus.pktSize::total   | Correlation: 0.1105 ↑
system.membus.pktSize_system.l2.mem_side_port::system.mem_ctrls.port | Correlation: 0.1105 ↑
system.membus.pktCount_system.l2.mem_side_port::system.mem_ctrls.port | Correlation: 0.1103 ↑
system.membus.pktCount::total  | Correlation: 0.1103 ↑
system.mem_ctrls.wrQLenPdf::44 | Correlation: 0.1090 ↑
system.l2.demandMisses::total  | Correlation: 0.1084 ↑
system.l2.overallMisses::total | Correlation: 0.1084 ↑
system.l2.demandMshrMisses::total | Correlation: 0.1084 ↑
system.l2.overallMshrMisses::total | Correlation: 0.1084 ↑
system.mem_ctrls.dram.numReads::total | Correlation: 0.1084 ↑
system.mem_ctrls.dram.bytesRead::total | Correlation: 0.1084 ↑
system.mem_ctrls.readReqs      | Correlation: 0.1084 ↑
system.mem_ctrls.bytesReadSys  | Correlation: 0.1084 ↑
system.mem_ctrls.readBursts    | Correlation: 0.1084 ↑
system.mem_ctrls.readPktSize::6 | Correlation: 0.1084 ↑
system.mem_ctrls.dram.dramBytesRead | Correlation: 0.1083 ↑
system.mem_ctrls.dram.readBursts | Correlation: 0.1083 ↑
system.mem_ctrls.dram.totBusLat | Correlation: 0.1083 ↑
system.l2.demandMshrMissRate::total | Correlation: 0.1075 ↑
system.l2.overallMshrMissRate::total | Correlation: 0.1075 ↑
system.l2.demandMissRate::total | Correlation: 0.1075 ↑
system.l2.overallMissRate::total | Correlation: 0.1075 ↑
system.membus.snoopFanout::0   | Correlation: 0.1065 ↑
system.membus.snoopFanout::samples | Correlation: 0.1065 ↑
system.membus.snoopFanout::total | Correlation: 0.1065 ↑
system.mem_ctrls.dram.rank1.writeEnergy | Correlation: 0.1059 ↑
system.tol2bus.snoopFanout::max_value | Correlation: 0.1052 ↑
system.switch_cpus.branchPred.predTakenBTBMiss | Correlation: 0.1040 ↑
system.switch_cpus.squashedOperandsExamined | Correlation: 0.1033 ↑
system.membus.transDist::ReadResp | Correlation: 0.1014 ↑
system.membus.transDist::ReadSharedReq | Correlation: 0.1014 ↑
system.mem_ctrls.dram.perBankRdBursts::1 | Correlation: 0.1011 ↑
system.switch_cpus.lsq0.loadToUse::170-179 | Correlation: 0.1002 ↑
system.mem_ctrls.dram.perBankWrBursts::12 | Correlation: 0.0990 ↑
system.mem_ctrls.dram.perBankWrBursts::13 | Correlation: 0.0987 ↑
system.switch_cpus.branchPred.mispredicted_0::DirectCond | Correlation: 0.0971 ↑
system.mem_ctrls.rdQLenPdf::4  | Correlation: 0.0948 ↑
system.mem_ctrls.wrQLenPdf::43 | Correlation: 0.0939 ↑
system.mem_ctrls.dram.rank1.readEnergy | Correlation: 0.0934 ↑
system.l2.tags.ratioOccsTaskId::1024 | Correlation: 0.0930 ↑
system.l2.tags.occupanciesTaskId::1024 | Correlation: 0.0929 ↑
system.switch_cpus.branchPred.indirectLookups | Correlation: 0.0922 ↑
system.switch_cpus.branchPred.indirectHits | Correlation: 0.0922 ↑
system.switch_cpus.branchPred.targetProvider_0::Indirect | Correlation: 0.0922 ↑
system.l2.tags.sampledRefs     | Correlation: 0.0903 ↑
system.mem_ctrls.numStayWriteState | Correlation: 0.0894 ↑
system.switch_cpus.branchPred.committed_0::DirectUncond | Correlation: 0.0865 ↑
system.switch_cpus.vecInstQueueWrites | Correlation: 0.0861 ↑
system.l2.overallMisses::switch_cpus.data | Correlation: 0.0857 ↑
system.l2.demandMisses::switch_cpus.data | Correlation: 0.0857 ↑
system.l2.demandMshrMisses::switch_cpus.data | Correlation: 0.0857 ↑
system.l2.overallMshrMisses::switch_cpus.data | Correlation: 0.0857 ↑
system.mem_ctrls.dram.bytesRead::switch_cpus.data | Correlation: 0.0856 ↑
system.mem_ctrls.dram.numReads::switch_cpus.data | Correlation: 0.0856 ↑
system.mem_ctrls.requestorReadAccesses::switch_cpus.data | Correlation: 0.0856 ↑
system.mem_ctrls.avgPriority_switch_cpus.data::samples | Correlation: 0.0856 ↑
system.mem_ctrls.requestorReadBytes::switch_cpus.data | Correlation: 0.0856 ↑
system.switch_cpus.statIssuedInstType_0::SimdFloatAlu | Correlation: 0.0821 ↑
system.switch_cpus.statIssuedInstType_0::SimdSha1Hash | Correlation: 0.0821 ↑
system.switch_cpus.statIssuedInstType_0::SimdDiv | Correlation: 0.0821 ↑
system.mem_ctrls.dram.perBankRdBursts::15 | Correlation: 0.0803 ↑
system.switch_cpus.statIssuedInstType_0::FloatCmp | Correlation: 0.0785 ↑
system.l2.replacements         | Correlation: 0.0783 ↑
system.switch_cpus.statIssuedInstType_0::FloatSqrt | Correlation: 0.0777 ↑
system.mem_ctrls.mergedWrBursts | Correlation: 0.0763 ↑
system.switch_cpus.statIssuedInstType_0::SimdMultAcc | Correlation: 0.0753 ↑
system.mem_ctrls.wrQLenPdf::28 | Correlation: 0.0742 ↑
system.mem_ctrls.wrQLenPdf::55 | Correlation: 0.0719 ↑
system.mem_ctrls.wrQLenPdf::54 | Correlation: 0.0716 ↑
system.mem_ctrls.wrQLenPdf::52 | Correlation: 0.0712 ↑
system.mem_ctrls.wrQLenPdf::57 | Correlation: 0.0711 ↑
system.mem_ctrls.wrQLenPdf::53 | Correlation: 0.0710 ↑
system.mem_ctrls.wrQLenPdf::58 | Correlation: 0.0709 ↑
system.mem_ctrls.wrQLenPdf::56 | Correlation: 0.0708 ↑
system.mem_ctrls.wrQLenPdf::50 | Correlation: 0.0706 ↑
system.mem_ctrls.wrQLenPdf::51 | Correlation: 0.0701 ↑
system.mem_ctrls.wrQLenPdf::49 | Correlation: 0.0697 ↑
system.mem_ctrls.wrQLenPdf::47 | Correlation: 0.0687 ↑
system.mem_ctrls.wrQLenPdf::31 | Correlation: 0.0685 ↑
system.l2.tags.avgOccs::writebacks | Correlation: 0.0683 ↑
system.switch_cpus.lsq0.loadToUse::120-129 | Correlation: 0.0680 ↑
system.switch_cpus.statIssuedInstType_0::SimdMisc | Correlation: 0.0670 ↑
system.mem_ctrls.wrPerTurnAround::18 | Correlation: 0.0663 ↑
system.mem_ctrls.wrQLenPdf::48 | Correlation: 0.0646 ↑
system.switch_cpus.lsq0.loadToUse::100-109 | Correlation: 0.0644 ↑
system.mem_ctrls.wrQLenPdf::46 | Correlation: 0.0624 ↑
system.switch_cpus.lsq0.loadToUse::0-9 | Correlation: 0.0594 ↑
system.switch_cpus.lsq0.loadToUse::190-199 | Correlation: 0.0583 ↑
system.switch_cpus.branchPred.mispredicted_0::CallIndirect | Correlation: 0.0580 ↑
system.l2.ReadCleanReq.mshrMissRate::switch_cpus.inst | Correlation: 0.0565 ↑
system.l2.overallMshrMissRate::switch_cpus.inst | Correlation: 0.0565 ↑
system.l2.demandMshrMissRate::switch_cpus.inst | Correlation: 0.0565 ↑
system.mem_ctrls.dram.perBankWrBursts::5 | Correlation: 0.0549 ↑
system.l2.ReadCleanReq.mshrMissRate::total | Correlation: 0.0546 ↑
system.mem_ctrls.dram.perBankWrBursts::0 | Correlation: 0.0526 ↑
system.mem_ctrls.wrPerTurnAround::samples | Correlation: 0.0521 ↑
system.mem_ctrls.wrPerTurnAround::total | Correlation: 0.0521 ↑
system.mem_ctrls.numReadWriteTurnArounds | Correlation: 0.0521 ↑
system.switch_cpus.statIssuedInstType_0::FloatMult | Correlation: 0.0519 ↑
system.mem_ctrls.wrQLenPdf::33 | Correlation: 0.0513 ↑
system.switch_cpus.statIssuedInstType_0::SimdAddAcc | Correlation: 0.0507 ↑
system.l2.ReadCleanReq.missRate::total | Correlation: 0.0502 ↑
system.l2.demandMissRate::switch_cpus.inst | Correlation: 0.0502 ↑
system.l2.ReadCleanReq.missRate::switch_cpus.inst | Correlation: 0.0502 ↑
system.l2.overallMissRate::switch_cpus.inst | Correlation: 0.0502 ↑
system.switch_cpus.vecInstQueueWakeupAccesses | Correlation: 0.0497 ↑
system.mem_ctrls.rdPerTurnAround::total | Correlation: 0.0494 ↑
system.mem_ctrls.rdPerTurnAround::samples | Correlation: 0.0494 ↑
system.mem_ctrls.numWriteReadTurnArounds | Correlation: 0.0494 ↑
system.mem_ctrls.dram.perBankRdBursts::12 | Correlation: 0.0487 ↑
system.mem_ctrls.rdPerTurnAround::gmean | Correlation: 0.0486 ↑
system.l2.tags.occupancies::cpu.data | Correlation: 0.0482 ↑
system.switch_cpus.executeStats0.numVecRegReads | Correlation: 0.0469 ↑
system.switch_cpus.statIssuedInstType_0::SimdAdd | Correlation: 0.0437 ↑
system.switch_cpus.rename.serializeStallCycles | Correlation: 0.0426 ↑
system.mem_ctrls.wrQLenPdf::36 | Correlation: 0.0425 ↑
system.l2.tags.avgOccs::cpu.data | Correlation: 0.0422 ↑
system.switch_cpus.statIssuedInstType_0::SimdFloatMultAcc | Correlation: 0.0390 ↑
system.switch_cpus.statFuBusy::MemWrite | Correlation: 0.0373 ↑
system.switch_cpus.statIssuedInstType_0::SimdAlu | Correlation: 0.0357 ↑
system.mem_ctrls.dram.perBankWrBursts::10 | Correlation: 0.0350 ↑
system.l2.tags.occupancies::switch_cpus.inst | Correlation: 0.0311 ↑
system.l2.tags.avgOccs::switch_cpus.inst | Correlation: 0.0310 ↑
system.switch_cpus.statFuBusy::SimdCmp | Correlation: 0.0308 ↑
system.switch_cpus.rename.tempSerializing | Correlation: 0.0269 ↑
system.switch_cpus.commit.numCommittedDist::2 | Correlation: 0.0265 ↑
system.mem_ctrls.rdQLenPdf::7  | Correlation: 0.0261 ↑
system.mem_ctrls.numWrRetry    | Correlation: 0.0258 ↑
system.mem_ctrls.dram.bwInstRead::total | Correlation: 0.0249 ↑
system.switch_cpus.executeStats0.numVecRegWrites | Correlation: 0.0228 ↑
system.switch_cpus.lsq0.loadToUse::40-49 | Correlation: 0.0227 ↑
system.mem_ctrls.requestorReadRate::switch_cpus.inst | Correlation: 0.0225 ↑
system.mem_ctrls.dram.bwTotal::switch_cpus.inst | Correlation: 0.0225 ↑
system.mem_ctrls.dram.bwInstRead::switch_cpus.inst | Correlation: 0.0225 ↑
system.mem_ctrls.dram.bwRead::switch_cpus.inst | Correlation: 0.0225 ↑
system.mem_ctrls.avgWrQLen     | Correlation: 0.0213 ↑
system.l2.ReadExReq.avgMissLatency::total | Correlation: 0.0191 ↑
system.l2.ReadExReq.avgMissLatency::switch_cpus.data | Correlation: 0.0185 ↑
system.l2.ReadExReq.avgMshrMissLatency::switch_cpus.data | Correlation: 0.0178 ↑
system.l2.ReadExReq.avgMshrMissLatency::total | Correlation: 0.0178 ↑
system.mem_ctrls.wrQLenPdf::27 | Correlation: 0.0172 ↑
system.switch_cpus.statIssuedInstType_0::FloatMultAcc | Correlation: 0.0166 ↑
system.switch_cpus.decode.branchMispred | Correlation: 0.0154 ↑
system.mem_ctrls.wrQLenPdf::24 | Correlation: 0.0149 ↑
system.l2.ReadSharedReq.misses::total | Correlation: 0.0133 ↑
system.l2.ReadSharedReq.misses::switch_cpus.data | Correlation: 0.0133 ↑
system.l2.ReadSharedReq.mshrMisses::total | Correlation: 0.0133 ↑
system.l2.ReadSharedReq.mshrMisses::switch_cpus.data | Correlation: 0.0133 ↑
system.switch_cpus.commit.committedInstType_0::IntAlu | Correlation: 0.0129 ↑
system.switch_cpus.commitStats0.committedInstType::IntAlu | Correlation: 0.0129 ↑
system.membus.snoop_filter.hitSingleRequests | Correlation: 0.0102 ↑
system.mem_ctrls.wrQLenPdf::18 | Correlation: 0.0090 ↑
system.switch_cpus.commitStats0.committedControl::IsUncondControl | Correlation: 0.0083 ↑
system.mem_ctrls.wrQLenPdf::62 | Correlation: 0.0068 ↑
system.mem_ctrls.dram.perBankRdBursts::10 | Correlation: 0.0053 ↑
system.mem_ctrls.wrQLenPdf::60 | Correlation: 0.0017 ↑
system.mem_ctrls.wrQLenPdf::37 | Correlation: 0.0012 ↑
system.switch_cpus.branchPred.squashes_0::IndirectUncond | Correlation: 0.0001 ↑
system.mem_ctrls.wrQLenPdf::3  | Correlation: -0.0015 ↓
system.switch_cpus.statFuBusy::IntMult | Correlation: -0.0031 ↓
system.switch_cpus.rename.vecLookups | Correlation: -0.0033 ↓
system.switch_cpus.statIssuedInstType_0::SimdMult | Correlation: -0.0067 ↓
system.switch_cpus.statIssuedInstType_0::FloatAdd | Correlation: -0.0074 ↓
system.mem_ctrls.wrPerTurnAround::stdev | Correlation: -0.0143 ↓
system.switch_cpus.statIssuedInstType_0::SimdPredAlu | Correlation: -0.0154 ↓
system.switch_cpus.vecAluAccesses | Correlation: -0.0179 ↓
system.switch_cpus.vecInstQueueReads | Correlation: -0.0180 ↓
system.switch_cpus.statIssuedInstType_0::SimdMatMultAcc | Correlation: -0.0207 ↓
system.switch_cpus.branchPred.committed_0::IndirectUncond | Correlation: -0.0207 ↓
system.switch_cpus.statIssuedInstType_0::SimdFloatMisc | Correlation: -0.0207 ↓
system.mem_ctrls.wrQLenPdf::6  | Correlation: -0.0234 ↓
system.switch_cpus.branchPred.targetWrong_0::CallIndirect | Correlation: -0.0235 ↓
hostMemory                     | Correlation: -0.0259 ↓
system.switch_cpus.statIssuedInstType_0::SimdCvt | Correlation: -0.0267 ↓
system.switch_cpus.iew.iqFullEvents | Correlation: -0.0304 ↓
system.switch_cpus.statIssuedInstType_0::SimdFloatAdd | Correlation: -0.0338 ↓
system.switch_cpus.branchPred.btb.lookups::IndirectUncond | Correlation: -0.0352 ↓
system.switch_cpus.branchPred.btb.misses::IndirectUncond | Correlation: -0.0352 ↓
system.switch_cpus.branchPred.lookups_0::IndirectUncond | Correlation: -0.0352 ↓
system.switch_cpus.statFuBusy::IntDiv | Correlation: -0.0354 ↓
system.switch_cpus.executeStats0.numNop | Correlation: -0.0408 ↓
system.membus.transDist::CleanEvict | Correlation: -0.0411 ↓
system.tol2bus.snoopFanout::2  | Correlation: -0.0434 ↓
system.tol2bus.snoop_filter.hitMultiSnoops | Correlation: -0.0434 ↓
system.switch_cpus.lsq0.loadToUse::150-159 | Correlation: -0.0458 ↓
system.switch_cpus.lsq0.loadToUse::210-219 | Correlation: -0.0514 ↓
system.switch_cpus.statIssuedInstType_0::SimdFloatCmp | Correlation: -0.0538 ↓
system.mem_ctrls.wrQLenPdf::63 | Correlation: -0.0558 ↓
system.switch_cpus.statIssuedInstType_0::FloatMisc | Correlation: -0.0588 ↓
hostTickRate                   | Correlation: -0.0624 ↓
system.l2.ReadExReq.missLatency::total | Correlation: -0.0625 ↓
system.l2.ReadExReq.missLatency::switch_cpus.data | Correlation: -0.0625 ↓
system.switch_cpus.statFuBusy::SimdAdd | Correlation: -0.0634 ↓
system.tol2bus.pktSize::total  | Correlation: -0.0638 ↓
system.switch_cpus.lsq0.rescheduledLoads | Correlation: -0.0639 ↓
system.switch_cpus.statFuBusy::SimdMisc | Correlation: -0.0651 ↓
system.tol2bus.reqLayer0.occupancy | Correlation: -0.0655 ↓
system.mem_ctrls.wrQLenPdf::61 | Correlation: -0.0664 ↓
system.mem_ctrls.wrQLenPdf::59 | Correlation: -0.0668 ↓
system.mem_ctrls.dram.perBankWrBursts::3 | Correlation: -0.0670 ↓
system.mem_ctrls.dram.writeRowHits | Correlation: -0.0674 ↓
system.switch_cpus.commitStats0.committedControl::IsReturn | Correlation: -0.0711 ↓
system.switch_cpus.commitStats0.committedControl::IsIndirectControl | Correlation: -0.0711 ↓
system.tol2bus.snoopFanout::0  | Correlation: -0.0716 ↓
system.mem_ctrls.dram.perBankWrBursts::14 | Correlation: -0.0721 ↓
system.switch_cpus.MemDepUnit__0.MDPLookups | Correlation: -0.0724 ↓
system.switch_cpus.statIssuedInstType_0::FloatCvt | Correlation: -0.0738 ↓
system.l2.ReadExReq.mshrMissLatency::switch_cpus.data | Correlation: -0.0743 ↓
system.l2.ReadExReq.mshrMissLatency::total | Correlation: -0.0743 ↓
system.switch_cpus.commitStats0.numStoreInsts | Correlation: -0.0754 ↓
system.switch_cpus.commit.committedInstType_0::MemWrite | Correlation: -0.0754 ↓
system.switch_cpus.commitStats0.committedInstType::MemWrite | Correlation: -0.0754 ↓
system.l2.demandHits::total    | Correlation: -0.0759 ↓
system.l2.overallHits::total   | Correlation: -0.0759 ↓
system.mem_ctrls.wrQLenPdf::1  | Correlation: -0.0772 ↓
system.l2.tags.totalRefs       | Correlation: -0.0777 ↓
system.switch_cpus.numIssuedDist::10 | Correlation: -0.0787 ↓
system.mem_ctrls.wrQLenPdf::45 | Correlation: -0.0791 ↓
system.mem_ctrls.wrQLenPdf::15 | Correlation: -0.0795 ↓
system.mem_ctrls.dram.perBankWrBursts::4 | Correlation: -0.0807 ↓
system.switch_cpus.statIssuedInstType_0::SimdFloatMult | Correlation: -0.0821 ↓
system.switch_cpus.statIssuedInstType_0::SimdReduceAdd | Correlation: -0.0821 ↓
system.switch_cpus.statIssuedInstType_0::SimdReduceAlu | Correlation: -0.0821 ↓
system.switch_cpus.statIssuedInstType_0::SimdReduceCmp | Correlation: -0.0821 ↓
system.l2.ReadExReq.missRate::total | Correlation: -0.0831 ↓
system.l2.ReadExReq.missRate::switch_cpus.data | Correlation: -0.0831 ↓
system.l2.ReadExReq.mshrMissRate::switch_cpus.data | Correlation: -0.0831 ↓
system.l2.ReadExReq.mshrMissRate::total | Correlation: -0.0833 ↓
system.switch_cpus.commitStats0.numIntInsts | Correlation: -0.0834 ↓
system.mem_ctrls.wrQLenPdf::23 | Correlation: -0.0838 ↓
system.mem_ctrls.dram.perBankRdBursts::0 | Correlation: -0.0840 ↓
system.mem_ctrls.rdQLenPdf::3  | Correlation: -0.0845 ↓
system.mem_ctrls.wrQLenPdf::16 | Correlation: -0.0852 ↓
system.switch_cpus.lsq0.loadToUse::60-69 | Correlation: -0.0908 ↓
system.mem_ctrls.wrPerTurnAround::16 | Correlation: -0.0910 ↓
system.l2.overallAccesses::total | Correlation: -0.0913 ↓
system.l2.demandAccesses::total | Correlation: -0.0913 ↓
system.switch_cpus.statIssuedInstType_0::IntMult | Correlation: -0.0932 ↓
system.tol2bus.snoop_filter.hitSingleRequests | Correlation: -0.0936 ↓
system.l2.tags.tagAccesses     | Correlation: -0.0938 ↓
system.l2.tags.dataAccesses    | Correlation: -0.0938 ↓
system.tol2bus.snoopFanout::total | Correlation: -0.0953 ↓
system.tol2bus.snoopFanout::samples | Correlation: -0.0953 ↓
system.tol2bus.snoop_filter.totRequests | Correlation: -0.0968 ↓
system.tol2bus.pktCount::total | Correlation: -0.0970 ↓
system.tol2bus.transDist::CleanEvict | Correlation: -0.1015 ↓
system.mem_ctrls.rdQLenPdf::2  | Correlation: -0.1076 ↓
system.l2.tags.avgRefs         | Correlation: -0.1086 ↓
system.mem_ctrls.dram.perBankRdBursts::7 | Correlation: -0.1090 ↓
system.switch_cpus.statIssuedInstType_0::IntDiv | Correlation: -0.1094 ↓
system.switch_cpus.branchPred.lookups_0::CallDirect | Correlation: -0.1126 ↓
system.switch_cpus.branchPred.btb.lookups::CallDirect | Correlation: -0.1126 ↓
system.switch_cpus.lsq0.loadToUse::130-139 | Correlation: -0.1160 ↓
system.l2.tags.ageTaskId_1024::0 | Correlation: -0.1163 ↓
system.switch_cpus.branchPred.btb.misses::CallIndirect | Correlation: -0.1166 ↓
system.switch_cpus.branchPred.btb.lookups::CallIndirect | Correlation: -0.1166 ↓
system.switch_cpus.branchPred.lookups_0::CallIndirect | Correlation: -0.1166 ↓
system.switch_cpus.lsq0.loadToUse::160-169 | Correlation: -0.1202 ↓
system.mem_ctrls.wrQLenPdf::32 | Correlation: -0.1206 ↓
system.switch_cpus.lsq0.loadToUse::30-39 | Correlation: -0.1207 ↓
system.switch_cpus.lsq0.loadToUse::overflows | Correlation: -0.1207 ↓
system.switch_cpus.fuBusyRate  | Correlation: -0.1242 ↓
system.mem_ctrls.wrQLenPdf::20 | Correlation: -0.1249 ↓
system.mem_ctrls.wrQLenPdf::22 | Correlation: -0.1254 ↓
hostInstRate                   | Correlation: -0.1266 ↓
system.switch_cpus.lsq0.loadToUse::90-99 | Correlation: -0.1268 ↓
hostOpRate                     | Correlation: -0.1274 ↓
system.mem_ctrls.rdQLenPdf::1  | Correlation: -0.1276 ↓
system.switch_cpus.lsq0.loadToUse::290-299 | Correlation: -0.1279 ↓
system.mem_ctrls.dram.perBankRdBursts::5 | Correlation: -0.1312 ↓
system.mem_ctrls.wrQLenPdf::29 | Correlation: -0.1340 ↓
system.switch_cpus.commitStats0.numOpsNotNOP | Correlation: -0.1395 ↓
system.switch_cpus.thread_0.numOps | Correlation: -0.1395 ↓
system.switch_cpus.commit.committedInstType_0::total | Correlation: -0.1396 ↓
system.switch_cpus.commitStats0.numOps | Correlation: -0.1396 ↓
system.switch_cpus.commitStats0.committedInstType::total | Correlation: -0.1396 ↓
system.switch_cpus.statIssuedInstType_0::FloatDiv | Correlation: -0.1418 ↓
system.mem_ctrls.dram.perBankRdBursts::14 | Correlation: -0.1454 ↓
system.switch_cpus.lsq0.loadToUse::20-29 | Correlation: -0.1476 ↓
system.switch_cpus.commitStats0.committedControl::IsDirectControl | Correlation: -0.1482 ↓
system.switch_cpus.lsq0.loadToUse::110-119 | Correlation: -0.1482 ↓
system.switch_cpus.commitStats0.committedControl::IsControl | Correlation: -0.1508 ↓
system.switch_cpus.commitStats0.committedControl::IsCondControl | Correlation: -0.1508 ↓
system.switch_cpus.statIssuedInstType_0::SimdShift | Correlation: -0.1513 ↓
system.tol2bus.transDist::ReadResp | Correlation: -0.1530 ↓
system.switch_cpus.rename.committedMaps | Correlation: -0.1615 ↓
system.membus.reqLayer0.occupancy | Correlation: -0.1631 ↓
system.switch_cpus.statFuBusy::SimdAlu | Correlation: -0.1700 ↓
system.switch_cpus.lsq0.loadToUse::240-249 | Correlation: -0.1736 ↓
system.mem_ctrls.dram.perBankRdBursts::8 | Correlation: -0.1752 ↓
system.switch_cpus.lsq0.loadToUse::70-79 | Correlation: -0.1776 ↓
system.mem_ctrls.dram.perBankWrBursts::8 | Correlation: -0.1806 ↓
system.l2.tags.occupancies::cpu.inst | Correlation: -0.1822 ↓
system.switch_cpus.lsq0.loadToUse::260-269 | Correlation: -0.1825 ↓
system.switch_cpus.thread_0.numInsts | Correlation: -0.1863 ↓
system.switch_cpus.commitStats0.numInstsNotNOP | Correlation: -0.1863 ↓
system.switch_cpus.commitStats0.numInsts | Correlation: -0.1863 ↓
system.l2.demandAccesses::switch_cpus.data | Correlation: -0.1941 ↓
system.l2.overallAccesses::switch_cpus.data | Correlation: -0.1941 ↓
system.mem_ctrls.wrQLenPdf::19 | Correlation: -0.1949 ↓
system.tol2bus.respLayer1.occupancy | Correlation: -0.1959 ↓
system.switch_cpus.lsq0.loadToUse::10-19 | Correlation: -0.1973 ↓
system.switch_cpus.branchPred.squashes_0::CallDirect | Correlation: -0.1978 ↓
system.l2.overallHits::switch_cpus.data | Correlation: -0.2033 ↓
system.l2.demandHits::switch_cpus.data | Correlation: -0.2033 ↓
system.l2.tags.ageTaskId_1024::1 | Correlation: -0.2074 ↓
system.mem_ctrls.rdPerTurnAround::stdev | Correlation: -0.2105 ↓
system.tol2bus.transDist::WritebackDirty | Correlation: -0.2109 ↓
system.switch_cpus.iew.dispSquashedInsts | Correlation: -0.2159 ↓
system.switch_cpus.branchPred.ras.correct | Correlation: -0.2196 ↓
system.switch_cpus.statFuBusy::SimdMultAcc | Correlation: -0.2205 ↓
system.switch_cpus.commit.committedInstType_0::SimdAdd | Correlation: -0.2272 ↓
system.switch_cpus.commitStats0.committedInstType::SimdAdd | Correlation: -0.2272 ↓
system.mem_ctrls.wrQLenPdf::5  | Correlation: -0.2272 ↓
system.mem_ctrls.wrQLenPdf::4  | Correlation: -0.2272 ↓
system.switch_cpus.branchPred.committed_0::total | Correlation: -0.2275 ↓
system.tol2bus.transDist::InvalidateReq | Correlation: -0.2278 ↓
system.l2.InvalidateReq.accesses::switch_cpus.data | Correlation: -0.2278 ↓
system.l2.InvalidateReq.accesses::total | Correlation: -0.2278 ↓
system.tol2bus.transDist::InvalidateResp | Correlation: -0.2278 ↓
system.l2.WritebackDirty.hits::total | Correlation: -0.2314 ↓
system.l2.WritebackDirty.accesses::writebacks | Correlation: -0.2314 ↓
system.l2.WritebackDirty.accesses::total | Correlation: -0.2314 ↓
system.l2.WritebackDirty.hits::writebacks | Correlation: -0.2314 ↓
system.switch_cpus.branchPred.mispredicted_0::DirectUncond | Correlation: -0.2316 ↓
simOps                         | Correlation: -0.2332 ↓
system.mem_ctrls.wrPerTurnAround::17 | Correlation: -0.2351 ↓
system.switch_cpus.lsq0.loadToUse::mean | Correlation: -0.2449 ↓
system.switch_cpus.commit.memOrderViolationEvents | Correlation: -0.2537 ↓
system.switch_cpus.lsq0.loadToUse::230-239 | Correlation: -0.2554 ↓
system.switch_cpus.MemDepUnit__0.LFSTReads | Correlation: -0.2559 ↓
system.mem_ctrls.avgRdQLen     | Correlation: -0.2589 ↓
system.l2.ReadSharedReq.accesses::switch_cpus.data | Correlation: -0.2603 ↓
system.l2.ReadSharedReq.accesses::total | Correlation: -0.2603 ↓
system.tol2bus.transDist::ReadSharedReq | Correlation: -0.2603 ↓
system.mem_ctrls.wrQLenPdf::30 | Correlation: -0.2657 ↓
system.mem_ctrls.wrQLenPdf::35 | Correlation: -0.2821 ↓
system.mem_ctrls.wrQLenPdf::8  | Correlation: -0.2862 ↓
system.switch_cpus.lsq0.loadToUse::200-209 | Correlation: -0.2895 ↓
system.switch_cpus.lsq0.forwLoads | Correlation: -0.2937 ↓
system.switch_cpus.lsq0.loadToUse::50-59 | Correlation: -0.2954 ↓
system.switch_cpus.MemDepUnit__0.LFSTWrites | Correlation: -0.2984 ↓
system.l2.ReadSharedReq.hits::total | Correlation: -0.3017 ↓
system.l2.ReadSharedReq.hits::switch_cpus.data | Correlation: -0.3017 ↓
simInsts                       | Correlation: -0.3075 ↓
system.switch_cpus.lsq0.loadToUse::250-259 | Correlation: -0.3109 ↓
system.mem_ctrls.dram.bytesPerActivate::gmean | Correlation: -0.3138 ↓
system.switch_cpus.lsq0.loadToUse::180-189 | Correlation: -0.3186 ↓
system.switch_cpus.lsq0.blockedByCache | Correlation: -0.3193 ↓
system.switch_cpus.branchPred.corrected_0::IndirectUncond | Correlation: -0.3211 ↓
system.mem_ctrls.dram.bytesPerActivate::stdev | Correlation: -0.3286 ↓
system.switch_cpus.commit.numCommittedDist::3 | Correlation: -0.3300 ↓
system.l2.demandMissLatency::total | Correlation: -0.3301 ↓
system.l2.overallMissLatency::total | Correlation: -0.3301 ↓
system.mem_ctrls.dram.pageHitRate | Correlation: -0.3320 ↓
system.mem_ctrls.dram.readRowHitRate | Correlation: -0.3468 ↓
system.mem_ctrls.wrQLenPdf::21 | Correlation: -0.3471 ↓
system.switch_cpus.statIssuedInstType_0::No_OpClass | Correlation: -0.3493 ↓
system.mem_ctrls.dram.bytesPerActivate::mean | Correlation: -0.3510 ↓
system.switch_cpus.branchPred.mispredicted_0::IndirectUncond | Correlation: -0.3526 ↓
system.l2.overallMshrMissLatency::total | Correlation: -0.3585 ↓
system.l2.demandMshrMissLatency::total | Correlation: -0.3585 ↓
system.switch_cpus.MemDepUnit__0.conflictingLoads | Correlation: -0.3783 ↓
system.switch_cpus.lsq0.loadToUse::220-229 | Correlation: -0.4056 ↓
system.switch_cpus.numIssuedDist::mean | Correlation: -0.4101 ↓
system.switch_cpus.issueRate   | Correlation: -0.4102 ↓
system.switch_cpus.commitStats0.numMemRefs | Correlation: -0.4211 ↓
system.mem_ctrls.dram.bytesPerActivate::896-1023 | Correlation: -0.4251 ↓
system.switch_cpus.iew.wbFanout | Correlation: -0.4378 ↓
system.membus.reqLayer0.utilization | Correlation: -0.4422 ↓
system.l2.tags.avgOccs::cpu.inst | Correlation: -0.4595 ↓
system.switch_cpus.executeStats0.instRate | Correlation: -0.4721 ↓
system.switch_cpus.commit.numCommittedDist::4 | Correlation: -0.4851 ↓
system.switch_cpus.commit.commitEligibleSamples | Correlation: -0.4851 ↓
system.mem_ctrls.dram.totMemAccLat | Correlation: -0.4872 ↓
system.switch_cpus.commit.committedInstType_0::MemRead | Correlation: -0.4973 ↓
system.switch_cpus.commitStats0.numLoadInsts | Correlation: -0.4973 ↓
system.switch_cpus.commitStats0.committedInstType::MemRead | Correlation: -0.4973 ↓
system.mem_ctrls.dram.bytesPerActivate::768-895 | Correlation: -0.5121 ↓
system.mem_ctrls.dram.totQLat  | Correlation: -0.5267 ↓
system.switch_cpus.branchPred.committed_0::DirectCond | Correlation: -0.5726 ↓
system.l2.overallMissLatency::switch_cpus.data | Correlation: -0.6010 ↓
system.l2.demandMissLatency::switch_cpus.data | Correlation: -0.6010 ↓
system.l2.demandMshrMissLatency::switch_cpus.data | Correlation: -0.6205 ↓
system.l2.overallMshrMissLatency::switch_cpus.data | Correlation: -0.6205 ↓
system.switch_cpus.lsq0.loadToUse::stdev | Correlation: -0.6219 ↓
system.switch_cpus.iew.wbRate  | Correlation: -0.6326 ↓
system.mem_ctrls.dram.readRowHits | Correlation: -0.6462 ↓
system.mem_ctrls.requestorReadTotalLat::switch_cpus.data | Correlation: -0.6730 ↓
system.l2.ReadSharedReq.missLatency::total | Correlation: -0.6796 ↓
system.l2.ReadSharedReq.missLatency::switch_cpus.data | Correlation: -0.6796 ↓
system.l2.ReadSharedReq.mshrMissLatency::total | Correlation: -0.6863 ↓
system.l2.ReadSharedReq.mshrMissLatency::switch_cpus.data | Correlation: -0.6863 ↓
system.mem_ctrls.dram.avgQLat  | Correlation: -0.6914 ↓
system.switch_cpus.MemDepUnit__0.conflictingStores | Correlation: -0.6959 ↓
system.switch_cpus.commit.numCommittedDist::stdev | Correlation: -0.7370 ↓
system.mem_ctrls.dram.avgMemAccLat | Correlation: -0.7471 ↓
system.l2.tags.ageTaskId_1024::3 | Correlation: -0.7664 ↓
system.switch_cpus.numIssuedDist::max_value | Correlation: -0.7727 ↓
system.l2.demandAvgMshrMissLatency::total | Correlation: -0.7797 ↓
system.l2.overallAvgMshrMissLatency::total | Correlation: -0.7797 ↓
system.l2.demandAvgMissLatency::total | Correlation: -0.7822 ↓
system.l2.overallAvgMissLatency::total | Correlation: -0.7822 ↓
system.mem_ctrls.requestorReadAvgLat::switch_cpus.data | Correlation: -0.7932 ↓
system.mem_ctrls.dram.rank1.averagePower | Correlation: -0.7944 ↓
system.mem_ctrls.dram.rank0.averagePower | Correlation: -0.8106 ↓
system.l2.ReadSharedReq.avgMshrMissLatency::switch_cpus.data | Correlation: -0.8161 ↓
system.l2.ReadSharedReq.avgMshrMissLatency::total | Correlation: -0.8161 ↓
system.l2.ReadSharedReq.avgMissLatency::switch_cpus.data | Correlation: -0.8178 ↓
system.l2.ReadSharedReq.avgMissLatency::total | Correlation: -0.8178 ↓
system.l2.demandAvgMshrMissLatency::switch_cpus.data | Correlation: -0.8183 ↓
system.l2.overallAvgMshrMissLatency::switch_cpus.data | Correlation: -0.8183 ↓
system.l2.overallAvgMissLatency::switch_cpus.data | Correlation: -0.8201 ↓
system.l2.demandAvgMissLatency::switch_cpus.data | Correlation: -0.8201 ↓
system.l2.tags.ageTaskId_1024::2 | Correlation: -0.8268 ↓
system.switch_cpus.commit.numCommittedDist::mean | Correlation: -0.9096 ↓
system.mem_ctrls.dram.busUtilWrite | Correlation: -0.9214 ↓
system.mem_ctrls.dram.avgWrBW  | Correlation: -0.9408 ↓
system.mem_ctrls.requestorWriteRate::writebacks | Correlation: -0.9408 ↓
system.mem_ctrls.avgWrBWSys    | Correlation: -0.9416 ↓
system.mem_ctrls.dram.bwWrite::total | Correlation: -0.9416 ↓
system.mem_ctrls.dram.bwTotal::writebacks | Correlation: -0.9416 ↓
system.mem_ctrls.dram.bwWrite::writebacks | Correlation: -0.9416 ↓
system.mem_ctrls.dram.bwTotal::total | Correlation: -0.9655 ↓
system.mem_ctrls.dram.avgRdBW  | Correlation: -0.9713 ↓
system.mem_ctrls.dram.bwRead::total | Correlation: -0.9713 ↓
system.mem_ctrls.avgRdBWSys    | Correlation: -0.9713 ↓
system.mem_ctrls.dram.busUtil  | Correlation: -0.9742 ↓
system.mem_ctrls.requestorReadRate::switch_cpus.data | Correlation: -0.9825 ↓
system.mem_ctrls.dram.bwTotal::switch_cpus.data | Correlation: -0.9826 ↓
system.mem_ctrls.dram.bwRead::switch_cpus.data | Correlation: -0.9826 ↓
system.mem_ctrls.dram.busUtilRead | Correlation: -0.9836 ↓
system.mem_ctrls.dram.bwRead::cpu.inst | Correlation: -0.9894 ↓
system.mem_ctrls.dram.bwInstRead::cpu.inst | Correlation: -0.9894 ↓
system.mem_ctrls.dram.bwTotal::cpu.inst | Correlation: -0.9894 ↓
system.mem_ctrls.dram.bwRead::cpu.data | Correlation: -0.9908 ↓
system.mem_ctrls.dram.bwTotal::cpu.data | Correlation: -0.9908 ↓
system.switch_cpus.ipc         | Correlation: -0.9943 ↓
system.switch_cpus.commitStats0.ipc | Correlation: -0.9943 ↓
