// Seed: 4058574137
module module_0 (
    input logic id_0,
    output id_1,
    input logic id_2,
    input id_3,
    output logic id_4,
    input id_5,
    output id_6,
    output id_7,
    output id_8
);
  assign id_4 = 1 ? 1 : id_3 ^ 1 ? 1'b0 : id_5;
endmodule
`default_nettype wire
