{"hands_on_practices": [{"introduction": "The heart of any Phase-Locked Loop is the Voltage-Controlled Oscillator (VCO), which generates the final output signal. Before analyzing the entire loop, it's essential to understand its components. This first exercise focuses on characterizing the VCO's gain sensitivity, $K_o$, which quantifies how its output frequency responds to changes in its input control voltage. Mastering this fundamental measurement is the first step toward designing and troubleshooting PLL-based systems. [@problem_id:1324101]", "problem": "A student in an analog electronics lab is tasked with characterizing a Voltage-Controlled Oscillator (VCO), which is a crucial component within a Phase-Locked Loop (PLL) system. The student applies a series of precise DC control voltages ($V_c$) to the VCO's input and measures the corresponding steady-state output frequency ($f_{out}$) using a high-precision frequency counter. The goal is to determine the VCO's gain sensitivity, $K_o$.\n\nThe relationship between the output angular frequency, $\\omega_{out}$, and the control voltage, $V_c$, is assumed to be linear over the tested range, described by the equation $\\omega_{out}(V_c) = \\omega_c + K_o V_c$, where $\\omega_c$ is the free-running angular frequency and $K_o$ is the gain sensitivity.\n\nThe recorded measurements are provided in the table below:\n\n| Control Voltage, $V_c$ (V) | Output Frequency, $f_{out}$ (MHz) |\n| :------------------------- | :-------------------------------- |\n| 1.0                        | 125                               |\n| 2.0                        | 150                               |\n| 3.0                        | 175                               |\n| 4.0                        | 200                               |\n\nBased on this experimental data, calculate the value of the VCO gain sensitivity, $K_o$. Express your final answer in units of radians per second per volt (rad/s/V), rounded to three significant figures.", "solution": "The VCO is modeled by the linear relation $\\omega_{out}(V_{c}) = \\omega_{c} + K_{o} V_{c}$. Therefore, the gain sensitivity is the slope of angular frequency with respect to control voltage:\n$$\nK_{o} = \\frac{d\\omega_{out}}{dV_{c}}.\n$$\nUsing the relation between angular frequency and ordinary frequency, $\\omega = 2\\pi f$, we obtain\n$$\nK_{o} = 2\\pi \\frac{df}{dV_{c}}.\n$$\nFrom the data, the frequency change per volt is constant. Using any pair or the endpoints,\n$$\n\\frac{df}{dV_{c}} = \\frac{200\\ \\text{MHz} - 125\\ \\text{MHz}}{4\\ \\text{V} - 1\\ \\text{V}} = \\frac{75\\ \\text{MHz}}{3\\ \\text{V}} = 25\\ \\text{MHz/V} = 25 \\times 10^{6}\\ \\text{Hz/V}.\n$$\nThus,\n$$\nK_{o} = 2\\pi \\left(25 \\times 10^{6}\\right) = 50\\pi \\times 10^{6}\\ \\text{rad/s/V}.\n$$\nNumerically, rounded to three significant figures,\n$$\nK_{o} \\approx 1.57 \\times 10^{8}\\ \\text{rad/s/V}.\n$$", "answer": "$$\\boxed{1.57 \\times 10^{8}}$$", "id": "1324101"}, {"introduction": "With an understanding of the VCO's characteristics, we can now examine its role within a complete, functioning PLL. In its 'locked' state, the PLL's feedback mechanism generates a precise DC control voltage to force the VCO's output frequency to match a reference input. This practice demonstrates how to calculate this required voltage, providing a clear illustration of the negative feedback principle at the core of the PLL's operation. [@problem_id:1324096]", "problem": "A key component within modern communication systems is the frequency synthesizer, often built around a Phase-Locked Loop (PLL). A PLL synchronizes an internal oscillator to an external reference signal.\n\nConsider a particular PLL where the internal oscillator is a Voltage-Controlled Oscillator (VCO). This VCO has a free-running frequency of $f_{fr} = 10.0 \\text{ MHz}$, which is the frequency it outputs when its DC control voltage is zero. The output frequency of the VCO, $f_{VCO}$, changes linearly with its DC control voltage, $V_c$, according to a sensitivity of $K_o = 180 \\text{ kHz/V}$.\n\nThis PLL is supplied with a stable input reference signal of frequency $f_{in} = 10.3 \\text{ MHz}$. The system is allowed to run until it reaches a steady-state 'locked' condition, where the VCO's output frequency exactly matches the input reference frequency.\n\nCalculate the steady-state DC control voltage, $V_c$, required at the VCO input to maintain this locked condition. Express your answer in volts (V), rounded to two significant figures.", "solution": "A phase-locked loop in steady state enforces frequency lock, so the VCO output frequency equals the reference frequency. The VCO tuning law is linear:\n$$\nf_{VCO} = f_{fr} + K_{o} V_{c}.\n$$\nIn lock, $f_{VCO} = f_{in}$, hence\n$$\nf_{in} = f_{fr} + K_{o} V_{c} \\quad \\Rightarrow \\quad V_{c} = \\frac{f_{in} - f_{fr}}{K_{o}}.\n$$\nExpress the frequencies in megahertz and the sensitivity in megahertz per volt. With $f_{in} = 10.3$, $f_{fr} = 10.0$, and $K_{o} = 0.180$ (since $180 \\text{ kHz/V} = 0.180 \\text{ MHz/V}$), we get\n$$\nV_{c} = \\frac{10.3 - 10.0}{0.180} = \\frac{0.300}{0.180} = 1.\\overline{6} \\text{ V}.\n$$\nRounded to two significant figures, this is $1.7 \\text{ V}$.", "answer": "$$\\boxed{1.7}$$", "id": "1324096"}, {"introduction": "A practical PLL cannot track an input frequency that deviates arbitrarily far from its natural, free-running frequency. The system's operational boundaries are set by the physical limitations of its components. This final practice introduces the concept of the lock range, $\\Delta f_L$, a critical performance metric that defines the frequency range over which the loop can maintain its locked state. You will see how this system-level specification is directly determined by the VCO's sensitivity and the maximum control voltage available from the loop filter. [@problem_id:1324127]", "problem": "A design engineer is creating a simple analog Phase-Locked Loop (PLL) circuit. The PLL is built from three main components: a phase detector, a low-pass filter, and a Voltage-Controlled Oscillator (VCO). The VCO in this circuit exhibits a linear response and is characterized by a sensitivity of $K_o = 45.0 \\text{ kHz/V}$. The phase detector, in conjunction with the low-pass filter, generates a clean DC control voltage that is fed to the input of the VCO. The design of the phase detector stage limits the maximum magnitude of this DC control voltage to $V_{max} = 1.10 \\text{ V}$.\n\nThe lock range, $\\Delta f_L$, of a PLL is defined as the maximum frequency deviation of the input signal from the VCO's free-running center frequency for which the loop can maintain a locked state. Calculate the lock range, $\\Delta f_L$, for this particular PLL design.\n\nProvide your final answer as a numerical value in units of kHz, rounded to three significant figures.", "solution": "The VCO tuning characteristic is linear and can be written as\n$$\nf_{\\text{VCO}}=f_{0}+K_{o}v_{c},\n$$\nwhere $f_{0}$ is the free-running center frequency, $K_{o}$ is the VCO sensitivity in frequency per volt, and $v_{c}$ is the control voltage. In steady-state lock, the loop adjusts $v_{c}$ so that the frequency difference between the input and the free-running VCO is canceled by the VCO shift $K_{o}v_{c}$. The loop can maintain lock as long as the required control voltage satisfies $|v_{c}|\\leq V_{\\max}$. Therefore, the maximum frequency deviation from $f_{0}$ that can be maintained in lock (the lock range) is\n$$\n\\Delta f_{L}=K_{o}V_{\\max}.\n$$\nSubstituting the given values $K_{o}=45.0\\ \\text{kHz/V}$ and $V_{\\max}=1.10\\ \\text{V}$,\n$$\n\\Delta f_{L}=(45.0\\ \\text{kHz/V})(1.10\\ \\text{V})=49.5\\ \\text{kHz}.\n$$\nRounded to three significant figures, the numerical value in units of kHz is $49.5$.", "answer": "$$\\boxed{49.5}$$", "id": "1324127"}]}