
*** Running vivado
    with args -log design_1_wrapper.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source design_1_wrapper.tcl


****** Vivado v2019.1 (64-bit)
  **** SW Build 2552052 on Fri May 24 14:49:42 MDT 2019
  **** IP Build 2548770 on Fri May 24 18:01:18 MDT 2019
    ** Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.

source design_1_wrapper.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'f:/vivado_project/ip_repo/accelerator_Blit1to2_1.0'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'f:/vivado_project/ip_repo/key_driver_pb_1.0'.
WARNING: [IP_Flow 19-2248] Failed to load user IP repository 'f:/vivado_project/ip_repo/key_driver_1.0'; Can't find the specified path.
If this directory should no longer be in your list of user repositories, go to the IP Settings dialog and remove it.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'D:/xilinx/vivado_2019/Vivado/2019.1/data/ip'.
add_files: Time (s): cpu = 00:00:08 ; elapsed = 00:00:11 . Memory (MB): peak = 423.348 ; gain = 43.934
Command: synth_design -top design_1_wrapper -part xc7a100tcsg324-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: [Device 21-403] Loading part xc7a100tcsg324-1
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 9820 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:04 . Memory (MB): peak = 885.422 ; gain = 180.051
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'design_1_wrapper' [F:/vivado_project/nexys_port_game_mb/nexys_port_game_mb.srcs/sources_1/bd/design_1/hdl/design_1_wrapper.v:12]
INFO: [Synth 8-6157] synthesizing module 'design_1' [F:/vivado_project/nexys_port_game_mb/nexys_port_game_mb.srcs/sources_1/bd/design_1/synth/design_1.v:13]
INFO: [Synth 8-6157] synthesizing module 'design_1_accelerator_Blit1to2_0_0' [F:/vivado_project/nexys_port_game_mb/nexys_port_game_mb.runs/synth_1/.Xil/Vivado-3508-DESKTOP-SRILAF4/realtime/design_1_accelerator_Blit1to2_0_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'design_1_accelerator_Blit1to2_0_0' (1#1) [F:/vivado_project/nexys_port_game_mb/nexys_port_game_mb.runs/synth_1/.Xil/Vivado-3508-DESKTOP-SRILAF4/realtime/design_1_accelerator_Blit1to2_0_0_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'design_1_any_reg_space_v1_0_S_0_0' [F:/vivado_project/nexys_port_game_mb/nexys_port_game_mb.runs/synth_1/.Xil/Vivado-3508-DESKTOP-SRILAF4/realtime/design_1_any_reg_space_v1_0_S_0_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'design_1_any_reg_space_v1_0_S_0_0' (2#1) [F:/vivado_project/nexys_port_game_mb/nexys_port_game_mb.runs/synth_1/.Xil/Vivado-3508-DESKTOP-SRILAF4/realtime/design_1_any_reg_space_v1_0_S_0_0_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'design_1_axi_bram_ctrl_0_0' [F:/vivado_project/nexys_port_game_mb/nexys_port_game_mb.runs/synth_1/.Xil/Vivado-3508-DESKTOP-SRILAF4/realtime/design_1_axi_bram_ctrl_0_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'design_1_axi_bram_ctrl_0_0' (3#1) [F:/vivado_project/nexys_port_game_mb/nexys_port_game_mb.runs/synth_1/.Xil/Vivado-3508-DESKTOP-SRILAF4/realtime/design_1_axi_bram_ctrl_0_0_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'design_1_axi_bram_ctrl_0_bram_0' [F:/vivado_project/nexys_port_game_mb/nexys_port_game_mb.runs/synth_1/.Xil/Vivado-3508-DESKTOP-SRILAF4/realtime/design_1_axi_bram_ctrl_0_bram_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'design_1_axi_bram_ctrl_0_bram_0' (4#1) [F:/vivado_project/nexys_port_game_mb/nexys_port_game_mb.runs/synth_1/.Xil/Vivado-3508-DESKTOP-SRILAF4/realtime/design_1_axi_bram_ctrl_0_bram_0_stub.v:6]
WARNING: [Synth 8-7023] instance 'axi_bram_ctrl_0_bram' of module 'design_1_axi_bram_ctrl_0_bram_0' has 16 connections declared, but only 14 given [F:/vivado_project/nexys_port_game_mb/nexys_port_game_mb.srcs/sources_1/bd/design_1/synth/design_1.v:697]
INFO: [Synth 8-6157] synthesizing module 'design_1_axi_dma_0_0' [F:/vivado_project/nexys_port_game_mb/nexys_port_game_mb.runs/synth_1/.Xil/Vivado-3508-DESKTOP-SRILAF4/realtime/design_1_axi_dma_0_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'design_1_axi_dma_0_0' (5#1) [F:/vivado_project/nexys_port_game_mb/nexys_port_game_mb.runs/synth_1/.Xil/Vivado-3508-DESKTOP-SRILAF4/realtime/design_1_axi_dma_0_0_stub.v:6]
WARNING: [Synth 8-7023] instance 'axi_dma_0' of module 'design_1_axi_dma_0_0' has 40 connections declared, but only 38 given [F:/vivado_project/nexys_port_game_mb/nexys_port_game_mb.srcs/sources_1/bd/design_1/synth/design_1.v:712]
INFO: [Synth 8-6157] synthesizing module 'design_1_axi_dma_1_0' [F:/vivado_project/nexys_port_game_mb/nexys_port_game_mb.runs/synth_1/.Xil/Vivado-3508-DESKTOP-SRILAF4/realtime/design_1_axi_dma_1_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'design_1_axi_dma_1_0' (6#1) [F:/vivado_project/nexys_port_game_mb/nexys_port_game_mb.runs/synth_1/.Xil/Vivado-3508-DESKTOP-SRILAF4/realtime/design_1_axi_dma_1_0_stub.v:6]
WARNING: [Synth 8-7023] instance 'axi_dma_Acselerarot' of module 'design_1_axi_dma_1_0' has 64 connections declared, but only 59 given [F:/vivado_project/nexys_port_game_mb/nexys_port_game_mb.srcs/sources_1/bd/design_1/synth/design_1.v:751]
INFO: [Synth 8-6157] synthesizing module 'design_1_axi_gpio_0_0' [F:/vivado_project/nexys_port_game_mb/nexys_port_game_mb.runs/synth_1/.Xil/Vivado-3508-DESKTOP-SRILAF4/realtime/design_1_axi_gpio_0_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'design_1_axi_gpio_0_0' (7#1) [F:/vivado_project/nexys_port_game_mb/nexys_port_game_mb.runs/synth_1/.Xil/Vivado-3508-DESKTOP-SRILAF4/realtime/design_1_axi_gpio_0_0_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'design_1_axi_intc_0_0' [F:/vivado_project/nexys_port_game_mb/nexys_port_game_mb.runs/synth_1/.Xil/Vivado-3508-DESKTOP-SRILAF4/realtime/design_1_axi_intc_0_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'design_1_axi_intc_0_0' (8#1) [F:/vivado_project/nexys_port_game_mb/nexys_port_game_mb.runs/synth_1/.Xil/Vivado-3508-DESKTOP-SRILAF4/realtime/design_1_axi_intc_0_0_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'design_1_axi_uartlite_0_0' [F:/vivado_project/nexys_port_game_mb/nexys_port_game_mb.runs/synth_1/.Xil/Vivado-3508-DESKTOP-SRILAF4/realtime/design_1_axi_uartlite_0_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'design_1_axi_uartlite_0_0' (9#1) [F:/vivado_project/nexys_port_game_mb/nexys_port_game_mb.runs/synth_1/.Xil/Vivado-3508-DESKTOP-SRILAF4/realtime/design_1_axi_uartlite_0_0_stub.v:6]
WARNING: [Synth 8-7023] instance 'axi_uartlite_0' of module 'design_1_axi_uartlite_0_0' has 22 connections declared, but only 21 given [F:/vivado_project/nexys_port_game_mb/nexys_port_game_mb.srcs/sources_1/bd/design_1/synth/design_1.v:854]
INFO: [Synth 8-6157] synthesizing module 'design_1_axis_data_fifo_0_0' [F:/vivado_project/nexys_port_game_mb/nexys_port_game_mb.runs/synth_1/.Xil/Vivado-3508-DESKTOP-SRILAF4/realtime/design_1_axis_data_fifo_0_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'design_1_axis_data_fifo_0_0' (10#1) [F:/vivado_project/nexys_port_game_mb/nexys_port_game_mb.runs/synth_1/.Xil/Vivado-3508-DESKTOP-SRILAF4/realtime/design_1_axis_data_fifo_0_0_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'design_1_axis_data_fifo_1_0' [F:/vivado_project/nexys_port_game_mb/nexys_port_game_mb.runs/synth_1/.Xil/Vivado-3508-DESKTOP-SRILAF4/realtime/design_1_axis_data_fifo_1_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'design_1_axis_data_fifo_1_0' (11#1) [F:/vivado_project/nexys_port_game_mb/nexys_port_game_mb.runs/synth_1/.Xil/Vivado-3508-DESKTOP-SRILAF4/realtime/design_1_axis_data_fifo_1_0_stub.v:6]
WARNING: [Synth 8-7023] instance 'axis_data_fifo_1' of module 'design_1_axis_data_fifo_1_0' has 12 connections declared, but only 11 given [F:/vivado_project/nexys_port_game_mb/nexys_port_game_mb.srcs/sources_1/bd/design_1/synth/design_1.v:891]
INFO: [Synth 8-6157] synthesizing module 'design_1_axis_dwidth_converter_0_0' [F:/vivado_project/nexys_port_game_mb/nexys_port_game_mb.runs/synth_1/.Xil/Vivado-3508-DESKTOP-SRILAF4/realtime/design_1_axis_dwidth_converter_0_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'design_1_axis_dwidth_converter_0_0' (12#1) [F:/vivado_project/nexys_port_game_mb/nexys_port_game_mb.runs/synth_1/.Xil/Vivado-3508-DESKTOP-SRILAF4/realtime/design_1_axis_dwidth_converter_0_0_stub.v:6]
WARNING: [Synth 8-7023] instance 'axis_dwidth_converter_0' of module 'design_1_axis_dwidth_converter_0_0' has 12 connections declared, but only 11 given [F:/vivado_project/nexys_port_game_mb/nexys_port_game_mb.srcs/sources_1/bd/design_1/synth/design_1.v:903]
INFO: [Synth 8-6157] synthesizing module 'design_1_clk_wiz_1_0' [F:/vivado_project/nexys_port_game_mb/nexys_port_game_mb.runs/synth_1/.Xil/Vivado-3508-DESKTOP-SRILAF4/realtime/design_1_clk_wiz_1_0_stub.v:5]
INFO: [Synth 8-6155] done synthesizing module 'design_1_clk_wiz_1_0' (13#1) [F:/vivado_project/nexys_port_game_mb/nexys_port_game_mb.runs/synth_1/.Xil/Vivado-3508-DESKTOP-SRILAF4/realtime/design_1_clk_wiz_1_0_stub.v:5]
WARNING: [Synth 8-7023] instance 'clk_wiz_1' of module 'design_1_clk_wiz_1_0' has 6 connections declared, but only 5 given [F:/vivado_project/nexys_port_game_mb/nexys_port_game_mb.srcs/sources_1/bd/design_1/synth/design_1.v:915]
INFO: [Synth 8-6157] synthesizing module 'design_1_key_driver_pb_0_0' [F:/vivado_project/nexys_port_game_mb/nexys_port_game_mb.runs/synth_1/.Xil/Vivado-3508-DESKTOP-SRILAF4/realtime/design_1_key_driver_pb_0_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'design_1_key_driver_pb_0_0' (14#1) [F:/vivado_project/nexys_port_game_mb/nexys_port_game_mb.runs/synth_1/.Xil/Vivado-3508-DESKTOP-SRILAF4/realtime/design_1_key_driver_pb_0_0_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'design_1_mdm_0_0' [F:/vivado_project/nexys_port_game_mb/nexys_port_game_mb.runs/synth_1/.Xil/Vivado-3508-DESKTOP-SRILAF4/realtime/design_1_mdm_0_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'design_1_mdm_0_0' (15#1) [F:/vivado_project/nexys_port_game_mb/nexys_port_game_mb.runs/synth_1/.Xil/Vivado-3508-DESKTOP-SRILAF4/realtime/design_1_mdm_0_0_stub.v:6]
WARNING: [Synth 8-7023] instance 'mdm_0' of module 'design_1_mdm_0_0' has 79 connections declared, but only 71 given [F:/vivado_project/nexys_port_game_mb/nexys_port_game_mb.srcs/sources_1/bd/design_1/synth/design_1.v:950]
INFO: [Synth 8-6157] synthesizing module 'design_1_microblaze_0_0' [F:/vivado_project/nexys_port_game_mb/nexys_port_game_mb.runs/synth_1/.Xil/Vivado-3508-DESKTOP-SRILAF4/realtime/design_1_microblaze_0_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'design_1_microblaze_0_0' (16#1) [F:/vivado_project/nexys_port_game_mb/nexys_port_game_mb.runs/synth_1/.Xil/Vivado-3508-DESKTOP-SRILAF4/realtime/design_1_microblaze_0_0_stub.v:6]
WARNING: [Synth 8-7023] instance 'microblaze_0' of module 'design_1_microblaze_0_0' has 145 connections declared, but only 119 given [F:/vivado_project/nexys_port_game_mb/nexys_port_game_mb.srcs/sources_1/bd/design_1/synth/design_1.v:1024]
INFO: [Synth 8-6157] synthesizing module 'design_1_microblaze_0_axi_periph_0' [F:/vivado_project/nexys_port_game_mb/nexys_port_game_mb.srcs/sources_1/bd/design_1/synth/design_1.v:1667]
INFO: [Synth 8-6157] synthesizing module 'm00_couplers_imp_8RVYHO' [F:/vivado_project/nexys_port_game_mb/nexys_port_game_mb.srcs/sources_1/bd/design_1/synth/design_1.v:4988]
INFO: [Synth 8-6157] synthesizing module 'design_1_auto_ds_0' [F:/vivado_project/nexys_port_game_mb/nexys_port_game_mb.runs/synth_1/.Xil/Vivado-3508-DESKTOP-SRILAF4/realtime/design_1_auto_ds_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'design_1_auto_ds_0' (17#1) [F:/vivado_project/nexys_port_game_mb/nexys_port_game_mb.runs/synth_1/.Xil/Vivado-3508-DESKTOP-SRILAF4/realtime/design_1_auto_ds_0_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'design_1_auto_pc_0' [F:/vivado_project/nexys_port_game_mb/nexys_port_game_mb.runs/synth_1/.Xil/Vivado-3508-DESKTOP-SRILAF4/realtime/design_1_auto_pc_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'design_1_auto_pc_0' (18#1) [F:/vivado_project/nexys_port_game_mb/nexys_port_game_mb.runs/synth_1/.Xil/Vivado-3508-DESKTOP-SRILAF4/realtime/design_1_auto_pc_0_stub.v:6]
WARNING: [Synth 8-7023] instance 'auto_pc' of module 'design_1_auto_pc_0' has 56 connections declared, but only 54 given [F:/vivado_project/nexys_port_game_mb/nexys_port_game_mb.srcs/sources_1/bd/design_1/synth/design_1.v:5319]
INFO: [Synth 8-6155] done synthesizing module 'm00_couplers_imp_8RVYHO' (19#1) [F:/vivado_project/nexys_port_game_mb/nexys_port_game_mb.srcs/sources_1/bd/design_1/synth/design_1.v:4988]
INFO: [Synth 8-6157] synthesizing module 'm01_couplers_imp_1UTB3Y5' [F:/vivado_project/nexys_port_game_mb/nexys_port_game_mb.srcs/sources_1/bd/design_1/synth/design_1.v:5376]
INFO: [Synth 8-6157] synthesizing module 'design_1_auto_ds_1' [F:/vivado_project/nexys_port_game_mb/nexys_port_game_mb.runs/synth_1/.Xil/Vivado-3508-DESKTOP-SRILAF4/realtime/design_1_auto_ds_1_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'design_1_auto_ds_1' (20#1) [F:/vivado_project/nexys_port_game_mb/nexys_port_game_mb.runs/synth_1/.Xil/Vivado-3508-DESKTOP-SRILAF4/realtime/design_1_auto_ds_1_stub.v:6]
WARNING: [Synth 8-7023] instance 'auto_ds' of module 'design_1_auto_ds_1' has 72 connections declared, but only 68 given [F:/vivado_project/nexys_port_game_mb/nexys_port_game_mb.srcs/sources_1/bd/design_1/synth/design_1.v:5655]
INFO: [Synth 8-6155] done synthesizing module 'm01_couplers_imp_1UTB3Y5' (21#1) [F:/vivado_project/nexys_port_game_mb/nexys_port_game_mb.srcs/sources_1/bd/design_1/synth/design_1.v:5376]
INFO: [Synth 8-6157] synthesizing module 'm02_couplers_imp_7ANRHB' [F:/vivado_project/nexys_port_game_mb/nexys_port_game_mb.srcs/sources_1/bd/design_1/synth/design_1.v:5726]
INFO: [Synth 8-6157] synthesizing module 'design_1_auto_ds_2' [F:/vivado_project/nexys_port_game_mb/nexys_port_game_mb.runs/synth_1/.Xil/Vivado-3508-DESKTOP-SRILAF4/realtime/design_1_auto_ds_2_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'design_1_auto_ds_2' (22#1) [F:/vivado_project/nexys_port_game_mb/nexys_port_game_mb.runs/synth_1/.Xil/Vivado-3508-DESKTOP-SRILAF4/realtime/design_1_auto_ds_2_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'design_1_auto_pc_1' [F:/vivado_project/nexys_port_game_mb/nexys_port_game_mb.runs/synth_1/.Xil/Vivado-3508-DESKTOP-SRILAF4/realtime/design_1_auto_pc_1_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'design_1_auto_pc_1' (23#1) [F:/vivado_project/nexys_port_game_mb/nexys_port_game_mb.runs/synth_1/.Xil/Vivado-3508-DESKTOP-SRILAF4/realtime/design_1_auto_pc_1_stub.v:6]
WARNING: [Synth 8-7023] instance 'auto_pc' of module 'design_1_auto_pc_1' has 56 connections declared, but only 53 given [F:/vivado_project/nexys_port_game_mb/nexys_port_game_mb.srcs/sources_1/bd/design_1/synth/design_1.v:6053]
INFO: [Synth 8-6155] done synthesizing module 'm02_couplers_imp_7ANRHB' (24#1) [F:/vivado_project/nexys_port_game_mb/nexys_port_game_mb.srcs/sources_1/bd/design_1/synth/design_1.v:5726]
INFO: [Synth 8-6157] synthesizing module 'm03_couplers_imp_1W07O72' [F:/vivado_project/nexys_port_game_mb/nexys_port_game_mb.srcs/sources_1/bd/design_1/synth/design_1.v:6109]
INFO: [Synth 8-6157] synthesizing module 'design_1_auto_ds_3' [F:/vivado_project/nexys_port_game_mb/nexys_port_game_mb.runs/synth_1/.Xil/Vivado-3508-DESKTOP-SRILAF4/realtime/design_1_auto_ds_3_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'design_1_auto_ds_3' (25#1) [F:/vivado_project/nexys_port_game_mb/nexys_port_game_mb.runs/synth_1/.Xil/Vivado-3508-DESKTOP-SRILAF4/realtime/design_1_auto_ds_3_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'design_1_auto_pc_2' [F:/vivado_project/nexys_port_game_mb/nexys_port_game_mb.runs/synth_1/.Xil/Vivado-3508-DESKTOP-SRILAF4/realtime/design_1_auto_pc_2_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'design_1_auto_pc_2' (26#1) [F:/vivado_project/nexys_port_game_mb/nexys_port_game_mb.runs/synth_1/.Xil/Vivado-3508-DESKTOP-SRILAF4/realtime/design_1_auto_pc_2_stub.v:6]
WARNING: [Synth 8-7023] instance 'auto_pc' of module 'design_1_auto_pc_2' has 56 connections declared, but only 54 given [F:/vivado_project/nexys_port_game_mb/nexys_port_game_mb.srcs/sources_1/bd/design_1/synth/design_1.v:6440]
INFO: [Synth 8-6155] done synthesizing module 'm03_couplers_imp_1W07O72' (27#1) [F:/vivado_project/nexys_port_game_mb/nexys_port_game_mb.srcs/sources_1/bd/design_1/synth/design_1.v:6109]
INFO: [Synth 8-6157] synthesizing module 'm04_couplers_imp_5LX7BU' [F:/vivado_project/nexys_port_game_mb/nexys_port_game_mb.srcs/sources_1/bd/design_1/synth/design_1.v:6497]
INFO: [Synth 8-6157] synthesizing module 'design_1_auto_cc_0' [F:/vivado_project/nexys_port_game_mb/nexys_port_game_mb.runs/synth_1/.Xil/Vivado-3508-DESKTOP-SRILAF4/realtime/design_1_auto_cc_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'design_1_auto_cc_0' (28#1) [F:/vivado_project/nexys_port_game_mb/nexys_port_game_mb.runs/synth_1/.Xil/Vivado-3508-DESKTOP-SRILAF4/realtime/design_1_auto_cc_0_stub.v:6]
WARNING: [Synth 8-7023] instance 'auto_cc' of module 'design_1_auto_cc_0' has 74 connections declared, but only 72 given [F:/vivado_project/nexys_port_game_mb/nexys_port_game_mb.srcs/sources_1/bd/design_1/synth/design_1.v:6788]
INFO: [Synth 8-6155] done synthesizing module 'm04_couplers_imp_5LX7BU' (29#1) [F:/vivado_project/nexys_port_game_mb/nexys_port_game_mb.srcs/sources_1/bd/design_1/synth/design_1.v:6497]
INFO: [Synth 8-6157] synthesizing module 'm05_couplers_imp_1XR4ZAZ' [F:/vivado_project/nexys_port_game_mb/nexys_port_game_mb.srcs/sources_1/bd/design_1/synth/design_1.v:6863]
INFO: [Synth 8-6157] synthesizing module 'design_1_auto_ds_4' [F:/vivado_project/nexys_port_game_mb/nexys_port_game_mb.runs/synth_1/.Xil/Vivado-3508-DESKTOP-SRILAF4/realtime/design_1_auto_ds_4_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'design_1_auto_ds_4' (30#1) [F:/vivado_project/nexys_port_game_mb/nexys_port_game_mb.runs/synth_1/.Xil/Vivado-3508-DESKTOP-SRILAF4/realtime/design_1_auto_ds_4_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'design_1_auto_pc_3' [F:/vivado_project/nexys_port_game_mb/nexys_port_game_mb.runs/synth_1/.Xil/Vivado-3508-DESKTOP-SRILAF4/realtime/design_1_auto_pc_3_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'design_1_auto_pc_3' (31#1) [F:/vivado_project/nexys_port_game_mb/nexys_port_game_mb.runs/synth_1/.Xil/Vivado-3508-DESKTOP-SRILAF4/realtime/design_1_auto_pc_3_stub.v:6]
WARNING: [Synth 8-7023] instance 'auto_pc' of module 'design_1_auto_pc_3' has 56 connections declared, but only 54 given [F:/vivado_project/nexys_port_game_mb/nexys_port_game_mb.srcs/sources_1/bd/design_1/synth/design_1.v:7194]
INFO: [Synth 8-6155] done synthesizing module 'm05_couplers_imp_1XR4ZAZ' (32#1) [F:/vivado_project/nexys_port_game_mb/nexys_port_game_mb.srcs/sources_1/bd/design_1/synth/design_1.v:6863]
INFO: [Synth 8-6157] synthesizing module 'm06_couplers_imp_4YOIXL' [F:/vivado_project/nexys_port_game_mb/nexys_port_game_mb.srcs/sources_1/bd/design_1/synth/design_1.v:7251]
INFO: [Synth 8-6157] synthesizing module 'design_1_auto_ds_5' [F:/vivado_project/nexys_port_game_mb/nexys_port_game_mb.runs/synth_1/.Xil/Vivado-3508-DESKTOP-SRILAF4/realtime/design_1_auto_ds_5_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'design_1_auto_ds_5' (33#1) [F:/vivado_project/nexys_port_game_mb/nexys_port_game_mb.runs/synth_1/.Xil/Vivado-3508-DESKTOP-SRILAF4/realtime/design_1_auto_ds_5_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'design_1_auto_pc_4' [F:/vivado_project/nexys_port_game_mb/nexys_port_game_mb.runs/synth_1/.Xil/Vivado-3508-DESKTOP-SRILAF4/realtime/design_1_auto_pc_4_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'design_1_auto_pc_4' (34#1) [F:/vivado_project/nexys_port_game_mb/nexys_port_game_mb.runs/synth_1/.Xil/Vivado-3508-DESKTOP-SRILAF4/realtime/design_1_auto_pc_4_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'm06_couplers_imp_4YOIXL' (35#1) [F:/vivado_project/nexys_port_game_mb/nexys_port_game_mb.srcs/sources_1/bd/design_1/synth/design_1.v:7251]
INFO: [Synth 8-6157] synthesizing module 'm07_couplers_imp_1YO2N20' [F:/vivado_project/nexys_port_game_mb/nexys_port_game_mb.srcs/sources_1/bd/design_1/synth/design_1.v:7649]
INFO: [Synth 8-6157] synthesizing module 'design_1_auto_ds_6' [F:/vivado_project/nexys_port_game_mb/nexys_port_game_mb.runs/synth_1/.Xil/Vivado-3508-DESKTOP-SRILAF4/realtime/design_1_auto_ds_6_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'design_1_auto_ds_6' (36#1) [F:/vivado_project/nexys_port_game_mb/nexys_port_game_mb.runs/synth_1/.Xil/Vivado-3508-DESKTOP-SRILAF4/realtime/design_1_auto_ds_6_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'design_1_auto_pc_5' [F:/vivado_project/nexys_port_game_mb/nexys_port_game_mb.runs/synth_1/.Xil/Vivado-3508-DESKTOP-SRILAF4/realtime/design_1_auto_pc_5_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'design_1_auto_pc_5' (37#1) [F:/vivado_project/nexys_port_game_mb/nexys_port_game_mb.runs/synth_1/.Xil/Vivado-3508-DESKTOP-SRILAF4/realtime/design_1_auto_pc_5_stub.v:6]
WARNING: [Synth 8-7023] instance 'auto_pc' of module 'design_1_auto_pc_5' has 56 connections declared, but only 54 given [F:/vivado_project/nexys_port_game_mb/nexys_port_game_mb.srcs/sources_1/bd/design_1/synth/design_1.v:7980]
INFO: [Synth 8-6155] done synthesizing module 'm07_couplers_imp_1YO2N20' (38#1) [F:/vivado_project/nexys_port_game_mb/nexys_port_game_mb.srcs/sources_1/bd/design_1/synth/design_1.v:7649]
INFO: [Synth 8-6157] synthesizing module 'm08_couplers_imp_2FYR80' [F:/vivado_project/nexys_port_game_mb/nexys_port_game_mb.srcs/sources_1/bd/design_1/synth/design_1.v:8037]
INFO: [Synth 8-6157] synthesizing module 'design_1_auto_ds_7' [F:/vivado_project/nexys_port_game_mb/nexys_port_game_mb.runs/synth_1/.Xil/Vivado-3508-DESKTOP-SRILAF4/realtime/design_1_auto_ds_7_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'design_1_auto_ds_7' (39#1) [F:/vivado_project/nexys_port_game_mb/nexys_port_game_mb.runs/synth_1/.Xil/Vivado-3508-DESKTOP-SRILAF4/realtime/design_1_auto_ds_7_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'design_1_auto_pc_6' [F:/vivado_project/nexys_port_game_mb/nexys_port_game_mb.runs/synth_1/.Xil/Vivado-3508-DESKTOP-SRILAF4/realtime/design_1_auto_pc_6_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'design_1_auto_pc_6' (40#1) [F:/vivado_project/nexys_port_game_mb/nexys_port_game_mb.runs/synth_1/.Xil/Vivado-3508-DESKTOP-SRILAF4/realtime/design_1_auto_pc_6_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'm08_couplers_imp_2FYR80' (41#1) [F:/vivado_project/nexys_port_game_mb/nexys_port_game_mb.srcs/sources_1/bd/design_1/synth/design_1.v:8037]
INFO: [Synth 8-6157] synthesizing module 'm09_couplers_imp_1S9IENL' [F:/vivado_project/nexys_port_game_mb/nexys_port_game_mb.srcs/sources_1/bd/design_1/synth/design_1.v:8435]
INFO: [Synth 8-6157] synthesizing module 'design_1_auto_ds_8' [F:/vivado_project/nexys_port_game_mb/nexys_port_game_mb.runs/synth_1/.Xil/Vivado-3508-DESKTOP-SRILAF4/realtime/design_1_auto_ds_8_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'design_1_auto_ds_8' (42#1) [F:/vivado_project/nexys_port_game_mb/nexys_port_game_mb.runs/synth_1/.Xil/Vivado-3508-DESKTOP-SRILAF4/realtime/design_1_auto_ds_8_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'design_1_auto_pc_7' [F:/vivado_project/nexys_port_game_mb/nexys_port_game_mb.runs/synth_1/.Xil/Vivado-3508-DESKTOP-SRILAF4/realtime/design_1_auto_pc_7_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'design_1_auto_pc_7' (43#1) [F:/vivado_project/nexys_port_game_mb/nexys_port_game_mb.runs/synth_1/.Xil/Vivado-3508-DESKTOP-SRILAF4/realtime/design_1_auto_pc_7_stub.v:6]
WARNING: [Synth 8-7023] instance 'auto_pc' of module 'design_1_auto_pc_7' has 56 connections declared, but only 53 given [F:/vivado_project/nexys_port_game_mb/nexys_port_game_mb.srcs/sources_1/bd/design_1/synth/design_1.v:8762]
INFO: [Synth 8-6155] done synthesizing module 'm09_couplers_imp_1S9IENL' (44#1) [F:/vivado_project/nexys_port_game_mb/nexys_port_game_mb.srcs/sources_1/bd/design_1/synth/design_1.v:8435]
INFO: [Synth 8-6157] synthesizing module 'm10_couplers_imp_1JMMVIC' [F:/vivado_project/nexys_port_game_mb/nexys_port_game_mb.srcs/sources_1/bd/design_1/synth/design_1.v:8818]
INFO: [Synth 8-6157] synthesizing module 'design_1_auto_ds_9' [F:/vivado_project/nexys_port_game_mb/nexys_port_game_mb.runs/synth_1/.Xil/Vivado-3508-DESKTOP-SRILAF4/realtime/design_1_auto_ds_9_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'design_1_auto_ds_9' (45#1) [F:/vivado_project/nexys_port_game_mb/nexys_port_game_mb.runs/synth_1/.Xil/Vivado-3508-DESKTOP-SRILAF4/realtime/design_1_auto_ds_9_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'design_1_auto_pc_8' [F:/vivado_project/nexys_port_game_mb/nexys_port_game_mb.runs/synth_1/.Xil/Vivado-3508-DESKTOP-SRILAF4/realtime/design_1_auto_pc_8_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'design_1_auto_pc_8' (46#1) [F:/vivado_project/nexys_port_game_mb/nexys_port_game_mb.runs/synth_1/.Xil/Vivado-3508-DESKTOP-SRILAF4/realtime/design_1_auto_pc_8_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'm10_couplers_imp_1JMMVIC' (47#1) [F:/vivado_project/nexys_port_game_mb/nexys_port_game_mb.srcs/sources_1/bd/design_1/synth/design_1.v:8818]
INFO: [Synth 8-6157] synthesizing module 's00_couplers_imp_1RZP34U' [F:/vivado_project/nexys_port_game_mb/nexys_port_game_mb.srcs/sources_1/bd/design_1/synth/design_1.v:9450]
INFO: [Synth 8-6157] synthesizing module 'design_1_auto_pc_9' [F:/vivado_project/nexys_port_game_mb/nexys_port_game_mb.runs/synth_1/.Xil/Vivado-3508-DESKTOP-SRILAF4/realtime/design_1_auto_pc_9_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'design_1_auto_pc_9' (48#1) [F:/vivado_project/nexys_port_game_mb/nexys_port_game_mb.runs/synth_1/.Xil/Vivado-3508-DESKTOP-SRILAF4/realtime/design_1_auto_pc_9_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'design_1_auto_us_0' [F:/vivado_project/nexys_port_game_mb/nexys_port_game_mb.runs/synth_1/.Xil/Vivado-3508-DESKTOP-SRILAF4/realtime/design_1_auto_us_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'design_1_auto_us_0' (49#1) [F:/vivado_project/nexys_port_game_mb/nexys_port_game_mb.runs/synth_1/.Xil/Vivado-3508-DESKTOP-SRILAF4/realtime/design_1_auto_us_0_stub.v:6]
WARNING: [Synth 8-7023] instance 'auto_us' of module 'design_1_auto_us_0' has 72 connections declared, but only 70 given [F:/vivado_project/nexys_port_game_mb/nexys_port_game_mb.srcs/sources_1/bd/design_1/synth/design_1.v:9765]
INFO: [Synth 8-6155] done synthesizing module 's00_couplers_imp_1RZP34U' (50#1) [F:/vivado_project/nexys_port_game_mb/nexys_port_game_mb.srcs/sources_1/bd/design_1/synth/design_1.v:9450]
INFO: [Synth 8-6157] synthesizing module 's01_couplers_imp_2REGHR' [F:/vivado_project/nexys_port_game_mb/nexys_port_game_mb.srcs/sources_1/bd/design_1/synth/design_1.v:9838]
INFO: [Synth 8-6157] synthesizing module 'design_1_auto_us_1' [F:/vivado_project/nexys_port_game_mb/nexys_port_game_mb.runs/synth_1/.Xil/Vivado-3508-DESKTOP-SRILAF4/realtime/design_1_auto_us_1_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'design_1_auto_us_1' (51#1) [F:/vivado_project/nexys_port_game_mb/nexys_port_game_mb.runs/synth_1/.Xil/Vivado-3508-DESKTOP-SRILAF4/realtime/design_1_auto_us_1_stub.v:6]
WARNING: [Synth 8-7023] instance 'auto_us' of module 'design_1_auto_us_1' has 34 connections declared, but only 33 given [F:/vivado_project/nexys_port_game_mb/nexys_port_game_mb.srcs/sources_1/bd/design_1/synth/design_1.v:9965]
INFO: [Synth 8-6155] done synthesizing module 's01_couplers_imp_2REGHR' (52#1) [F:/vivado_project/nexys_port_game_mb/nexys_port_game_mb.srcs/sources_1/bd/design_1/synth/design_1.v:9838]
INFO: [Synth 8-6157] synthesizing module 's02_couplers_imp_1R40M8T' [F:/vivado_project/nexys_port_game_mb/nexys_port_game_mb.srcs/sources_1/bd/design_1/synth/design_1.v:10001]
INFO: [Synth 8-6157] synthesizing module 'design_1_auto_pc_10' [F:/vivado_project/nexys_port_game_mb/nexys_port_game_mb.runs/synth_1/.Xil/Vivado-3508-DESKTOP-SRILAF4/realtime/design_1_auto_pc_10_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'design_1_auto_pc_10' (53#1) [F:/vivado_project/nexys_port_game_mb/nexys_port_game_mb.runs/synth_1/.Xil/Vivado-3508-DESKTOP-SRILAF4/realtime/design_1_auto_pc_10_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'design_1_auto_us_2' [F:/vivado_project/nexys_port_game_mb/nexys_port_game_mb.runs/synth_1/.Xil/Vivado-3508-DESKTOP-SRILAF4/realtime/design_1_auto_us_2_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'design_1_auto_us_2' (54#1) [F:/vivado_project/nexys_port_game_mb/nexys_port_game_mb.runs/synth_1/.Xil/Vivado-3508-DESKTOP-SRILAF4/realtime/design_1_auto_us_2_stub.v:6]
WARNING: [Synth 8-7023] instance 'auto_us' of module 'design_1_auto_us_2' has 34 connections declared, but only 33 given [F:/vivado_project/nexys_port_game_mb/nexys_port_game_mb.srcs/sources_1/bd/design_1/synth/design_1.v:10151]
INFO: [Synth 8-6155] done synthesizing module 's02_couplers_imp_1R40M8T' (55#1) [F:/vivado_project/nexys_port_game_mb/nexys_port_game_mb.srcs/sources_1/bd/design_1/synth/design_1.v:10001]
INFO: [Synth 8-6157] synthesizing module 's03_couplers_imp_3DF69O' [F:/vivado_project/nexys_port_game_mb/nexys_port_game_mb.srcs/sources_1/bd/design_1/synth/design_1.v:10187]
INFO: [Synth 8-6157] synthesizing module 'design_1_auto_us_3' [F:/vivado_project/nexys_port_game_mb/nexys_port_game_mb.runs/synth_1/.Xil/Vivado-3508-DESKTOP-SRILAF4/realtime/design_1_auto_us_3_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'design_1_auto_us_3' (56#1) [F:/vivado_project/nexys_port_game_mb/nexys_port_game_mb.runs/synth_1/.Xil/Vivado-3508-DESKTOP-SRILAF4/realtime/design_1_auto_us_3_stub.v:6]
WARNING: [Synth 8-7023] instance 'auto_us' of module 'design_1_auto_us_3' has 72 connections declared, but only 70 given [F:/vivado_project/nexys_port_game_mb/nexys_port_game_mb.srcs/sources_1/bd/design_1/synth/design_1.v:10466]
INFO: [Synth 8-6155] done synthesizing module 's03_couplers_imp_3DF69O' (57#1) [F:/vivado_project/nexys_port_game_mb/nexys_port_game_mb.srcs/sources_1/bd/design_1/synth/design_1.v:10187]
INFO: [Synth 8-6157] synthesizing module 's04_couplers_imp_1TRPPG8' [F:/vivado_project/nexys_port_game_mb/nexys_port_game_mb.srcs/sources_1/bd/design_1/synth/design_1.v:10539]
INFO: [Synth 8-6157] synthesizing module 'design_1_auto_us_4' [F:/vivado_project/nexys_port_game_mb/nexys_port_game_mb.runs/synth_1/.Xil/Vivado-3508-DESKTOP-SRILAF4/realtime/design_1_auto_us_4_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'design_1_auto_us_4' (58#1) [F:/vivado_project/nexys_port_game_mb/nexys_port_game_mb.runs/synth_1/.Xil/Vivado-3508-DESKTOP-SRILAF4/realtime/design_1_auto_us_4_stub.v:6]
WARNING: [Synth 8-7023] instance 'auto_us' of module 'design_1_auto_us_4' has 34 connections declared, but only 33 given [F:/vivado_project/nexys_port_game_mb/nexys_port_game_mb.srcs/sources_1/bd/design_1/synth/design_1.v:10666]
INFO: [Synth 8-6155] done synthesizing module 's04_couplers_imp_1TRPPG8' (59#1) [F:/vivado_project/nexys_port_game_mb/nexys_port_game_mb.srcs/sources_1/bd/design_1/synth/design_1.v:10539]
INFO: [Synth 8-6157] synthesizing module 's05_couplers_imp_NJIEX' [F:/vivado_project/nexys_port_game_mb/nexys_port_game_mb.srcs/sources_1/bd/design_1/synth/design_1.v:10702]
INFO: [Synth 8-6157] synthesizing module 'design_1_auto_us_5' [F:/vivado_project/nexys_port_game_mb/nexys_port_game_mb.runs/synth_1/.Xil/Vivado-3508-DESKTOP-SRILAF4/realtime/design_1_auto_us_5_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'design_1_auto_us_5' (60#1) [F:/vivado_project/nexys_port_game_mb/nexys_port_game_mb.runs/synth_1/.Xil/Vivado-3508-DESKTOP-SRILAF4/realtime/design_1_auto_us_5_stub.v:6]
WARNING: [Synth 8-7023] instance 'auto_us' of module 'design_1_auto_us_5' has 40 connections declared, but only 39 given [F:/vivado_project/nexys_port_game_mb/nexys_port_game_mb.srcs/sources_1/bd/design_1/synth/design_1.v:10853]
INFO: [Synth 8-6155] done synthesizing module 's05_couplers_imp_NJIEX' (61#1) [F:/vivado_project/nexys_port_game_mb/nexys_port_game_mb.srcs/sources_1/bd/design_1/synth/design_1.v:10702]
INFO: [Synth 8-6157] synthesizing module 's06_couplers_imp_1SM0Z2Z' [F:/vivado_project/nexys_port_game_mb/nexys_port_game_mb.srcs/sources_1/bd/design_1/synth/design_1.v:10895]
INFO: [Synth 8-6157] synthesizing module 'design_1_auto_us_df_0' [F:/vivado_project/nexys_port_game_mb/nexys_port_game_mb.runs/synth_1/.Xil/Vivado-3508-DESKTOP-SRILAF4/realtime/design_1_auto_us_df_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'design_1_auto_us_df_0' (62#1) [F:/vivado_project/nexys_port_game_mb/nexys_port_game_mb.runs/synth_1/.Xil/Vivado-3508-DESKTOP-SRILAF4/realtime/design_1_auto_us_df_0_stub.v:6]
WARNING: [Synth 8-7023] instance 'auto_us_df' of module 'design_1_auto_us_df_0' has 72 connections declared, but only 70 given [F:/vivado_project/nexys_port_game_mb/nexys_port_game_mb.srcs/sources_1/bd/design_1/synth/design_1.v:11178]
INFO: [Synth 8-6155] done synthesizing module 's06_couplers_imp_1SM0Z2Z' (63#1) [F:/vivado_project/nexys_port_game_mb/nexys_port_game_mb.srcs/sources_1/bd/design_1/synth/design_1.v:10895]
INFO: [Synth 8-6157] synthesizing module 's07_couplers_imp_23IANU' [F:/vivado_project/nexys_port_game_mb/nexys_port_game_mb.srcs/sources_1/bd/design_1/synth/design_1.v:11251]
INFO: [Synth 8-6157] synthesizing module 'design_1_auto_us_df_1' [F:/vivado_project/nexys_port_game_mb/nexys_port_game_mb.runs/synth_1/.Xil/Vivado-3508-DESKTOP-SRILAF4/realtime/design_1_auto_us_df_1_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'design_1_auto_us_df_1' (64#1) [F:/vivado_project/nexys_port_game_mb/nexys_port_game_mb.runs/synth_1/.Xil/Vivado-3508-DESKTOP-SRILAF4/realtime/design_1_auto_us_df_1_stub.v:6]
WARNING: [Synth 8-7023] instance 'auto_us_df' of module 'design_1_auto_us_df_1' has 34 connections declared, but only 33 given [F:/vivado_project/nexys_port_game_mb/nexys_port_game_mb.srcs/sources_1/bd/design_1/synth/design_1.v:11390]
INFO: [Synth 8-6155] done synthesizing module 's07_couplers_imp_23IANU' (65#1) [F:/vivado_project/nexys_port_game_mb/nexys_port_game_mb.srcs/sources_1/bd/design_1/synth/design_1.v:11251]
INFO: [Synth 8-6157] synthesizing module 'design_1_xbar_0' [F:/vivado_project/nexys_port_game_mb/nexys_port_game_mb.runs/synth_1/.Xil/Vivado-3508-DESKTOP-SRILAF4/realtime/design_1_xbar_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'design_1_xbar_0' (66#1) [F:/vivado_project/nexys_port_game_mb/nexys_port_game_mb.runs/synth_1/.Xil/Vivado-3508-DESKTOP-SRILAF4/realtime/design_1_xbar_0_stub.v:6]
WARNING: [Synth 8-689] width (7) of port connection 's_axi_awready' does not match port width (8) of module 'design_1_xbar_0' [F:/vivado_project/nexys_port_game_mb/nexys_port_game_mb.srcs/sources_1/bd/design_1/synth/design_1.v:4970]
WARNING: [Synth 8-689] width (14) of port connection 's_axi_bresp' does not match port width (16) of module 'design_1_xbar_0' [F:/vivado_project/nexys_port_game_mb/nexys_port_game_mb.srcs/sources_1/bd/design_1/synth/design_1.v:4974]
WARNING: [Synth 8-689] width (7) of port connection 's_axi_bvalid' does not match port width (8) of module 'design_1_xbar_0' [F:/vivado_project/nexys_port_game_mb/nexys_port_game_mb.srcs/sources_1/bd/design_1/synth/design_1.v:4975]
WARNING: [Synth 8-689] width (7) of port connection 's_axi_wready' does not match port width (8) of module 'design_1_xbar_0' [F:/vivado_project/nexys_port_game_mb/nexys_port_game_mb.srcs/sources_1/bd/design_1/synth/design_1.v:4983]
WARNING: [Synth 8-7023] instance 'xbar' of module 'design_1_xbar_0' has 74 connections declared, but only 72 given [F:/vivado_project/nexys_port_game_mb/nexys_port_game_mb.srcs/sources_1/bd/design_1/synth/design_1.v:4913]
INFO: [Synth 8-6155] done synthesizing module 'design_1_microblaze_0_axi_periph_0' (67#1) [F:/vivado_project/nexys_port_game_mb/nexys_port_game_mb.srcs/sources_1/bd/design_1/synth/design_1.v:1667]
INFO: [Synth 8-6157] synthesizing module 'microblaze_0_local_memory_imp_1K0VQXK' [F:/vivado_project/nexys_port_game_mb/nexys_port_game_mb.srcs/sources_1/bd/design_1/synth/design_1.v:9216]
INFO: [Synth 8-6157] synthesizing module 'design_1_dlmb_bram_if_cntlr_0' [F:/vivado_project/nexys_port_game_mb/nexys_port_game_mb.runs/synth_1/.Xil/Vivado-3508-DESKTOP-SRILAF4/realtime/design_1_dlmb_bram_if_cntlr_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'design_1_dlmb_bram_if_cntlr_0' (68#1) [F:/vivado_project/nexys_port_game_mb/nexys_port_game_mb.runs/synth_1/.Xil/Vivado-3508-DESKTOP-SRILAF4/realtime/design_1_dlmb_bram_if_cntlr_0_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'design_1_dlmb_v10_0' [F:/vivado_project/nexys_port_game_mb/nexys_port_game_mb.runs/synth_1/.Xil/Vivado-3508-DESKTOP-SRILAF4/realtime/design_1_dlmb_v10_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'design_1_dlmb_v10_0' (69#1) [F:/vivado_project/nexys_port_game_mb/nexys_port_game_mb.runs/synth_1/.Xil/Vivado-3508-DESKTOP-SRILAF4/realtime/design_1_dlmb_v10_0_stub.v:6]
WARNING: [Synth 8-7023] instance 'dlmb_v10' of module 'design_1_dlmb_v10_0' has 25 connections declared, but only 24 given [F:/vivado_project/nexys_port_game_mb/nexys_port_game_mb.srcs/sources_1/bd/design_1/synth/design_1.v:9362]
INFO: [Synth 8-6157] synthesizing module 'design_1_ilmb_bram_if_cntlr_0' [F:/vivado_project/nexys_port_game_mb/nexys_port_game_mb.runs/synth_1/.Xil/Vivado-3508-DESKTOP-SRILAF4/realtime/design_1_ilmb_bram_if_cntlr_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'design_1_ilmb_bram_if_cntlr_0' (70#1) [F:/vivado_project/nexys_port_game_mb/nexys_port_game_mb.runs/synth_1/.Xil/Vivado-3508-DESKTOP-SRILAF4/realtime/design_1_ilmb_bram_if_cntlr_0_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'design_1_ilmb_v10_0' [F:/vivado_project/nexys_port_game_mb/nexys_port_game_mb.runs/synth_1/.Xil/Vivado-3508-DESKTOP-SRILAF4/realtime/design_1_ilmb_v10_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'design_1_ilmb_v10_0' (71#1) [F:/vivado_project/nexys_port_game_mb/nexys_port_game_mb.runs/synth_1/.Xil/Vivado-3508-DESKTOP-SRILAF4/realtime/design_1_ilmb_v10_0_stub.v:6]
WARNING: [Synth 8-7023] instance 'ilmb_v10' of module 'design_1_ilmb_v10_0' has 25 connections declared, but only 24 given [F:/vivado_project/nexys_port_game_mb/nexys_port_game_mb.srcs/sources_1/bd/design_1/synth/design_1.v:9408]
INFO: [Synth 8-6157] synthesizing module 'design_1_lmb_bram_0' [F:/vivado_project/nexys_port_game_mb/nexys_port_game_mb.runs/synth_1/.Xil/Vivado-3508-DESKTOP-SRILAF4/realtime/design_1_lmb_bram_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'design_1_lmb_bram_0' (72#1) [F:/vivado_project/nexys_port_game_mb/nexys_port_game_mb.runs/synth_1/.Xil/Vivado-3508-DESKTOP-SRILAF4/realtime/design_1_lmb_bram_0_stub.v:6]
WARNING: [Synth 8-7023] instance 'lmb_bram' of module 'design_1_lmb_bram_0' has 16 connections declared, but only 14 given [F:/vivado_project/nexys_port_game_mb/nexys_port_game_mb.srcs/sources_1/bd/design_1/synth/design_1.v:9433]
INFO: [Synth 8-6155] done synthesizing module 'microblaze_0_local_memory_imp_1K0VQXK' (73#1) [F:/vivado_project/nexys_port_game_mb/nexys_port_game_mb.srcs/sources_1/bd/design_1/synth/design_1.v:9216]
INFO: [Synth 8-6157] synthesizing module 'design_1_mig_7series_0_0' [F:/vivado_project/nexys_port_game_mb/nexys_port_game_mb.runs/synth_1/.Xil/Vivado-3508-DESKTOP-SRILAF4/realtime/design_1_mig_7series_0_0_stub.v:5]
INFO: [Synth 8-6155] done synthesizing module 'design_1_mig_7series_0_0' (74#1) [F:/vivado_project/nexys_port_game_mb/nexys_port_game_mb.runs/synth_1/.Xil/Vivado-3508-DESKTOP-SRILAF4/realtime/design_1_mig_7series_0_0_stub.v:5]
WARNING: [Synth 8-7023] instance 'mig_7series_0' of module 'design_1_mig_7series_0_0' has 61 connections declared, but only 54 given [F:/vivado_project/nexys_port_game_mb/nexys_port_game_mb.srcs/sources_1/bd/design_1/synth/design_1.v:1578]
INFO: [Synth 8-6157] synthesizing module 'design_1_rst_clk_wiz_1_100M_0' [F:/vivado_project/nexys_port_game_mb/nexys_port_game_mb.runs/synth_1/.Xil/Vivado-3508-DESKTOP-SRILAF4/realtime/design_1_rst_clk_wiz_1_100M_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'design_1_rst_clk_wiz_1_100M_0' (75#1) [F:/vivado_project/nexys_port_game_mb/nexys_port_game_mb.runs/synth_1/.Xil/Vivado-3508-DESKTOP-SRILAF4/realtime/design_1_rst_clk_wiz_1_100M_0_stub.v:6]
WARNING: [Synth 8-7023] instance 'rst_clk_wiz_1_100M' of module 'design_1_rst_clk_wiz_1_100M_0' has 10 connections declared, but only 9 given [F:/vivado_project/nexys_port_game_mb/nexys_port_game_mb.srcs/sources_1/bd/design_1/synth/design_1.v:1633]
INFO: [Synth 8-6157] synthesizing module 'design_1_rst_mig_7series_0_81M_0' [F:/vivado_project/nexys_port_game_mb/nexys_port_game_mb.runs/synth_1/.Xil/Vivado-3508-DESKTOP-SRILAF4/realtime/design_1_rst_mig_7series_0_81M_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'design_1_rst_mig_7series_0_81M_0' (76#1) [F:/vivado_project/nexys_port_game_mb/nexys_port_game_mb.runs/synth_1/.Xil/Vivado-3508-DESKTOP-SRILAF4/realtime/design_1_rst_mig_7series_0_81M_0_stub.v:6]
WARNING: [Synth 8-7023] instance 'rst_mig_7series_0_81M' of module 'design_1_rst_mig_7series_0_81M_0' has 10 connections declared, but only 6 given [F:/vivado_project/nexys_port_game_mb/nexys_port_game_mb.srcs/sources_1/bd/design_1/synth/design_1.v:1643]
INFO: [Synth 8-6157] synthesizing module 'design_1_top_to_vga_0_0' [F:/vivado_project/nexys_port_game_mb/nexys_port_game_mb.runs/synth_1/.Xil/Vivado-3508-DESKTOP-SRILAF4/realtime/design_1_top_to_vga_0_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'design_1_top_to_vga_0_0' (77#1) [F:/vivado_project/nexys_port_game_mb/nexys_port_game_mb.runs/synth_1/.Xil/Vivado-3508-DESKTOP-SRILAF4/realtime/design_1_top_to_vga_0_0_stub.v:6]
WARNING: [Synth 8-7023] instance 'top_to_vga_0' of module 'design_1_top_to_vga_0_0' has 11 connections declared, but only 10 given [F:/vivado_project/nexys_port_game_mb/nexys_port_game_mb.srcs/sources_1/bd/design_1/synth/design_1.v:1650]
INFO: [Synth 8-6157] synthesizing module 'design_1_xlconstant_0_0' [f:/vivado_project/nexys_port_game_mb/nexys_port_game_mb.srcs/sources_1/bd/design_1/ip/design_1_xlconstant_0_0/synth/design_1_xlconstant_0_0.v:57]
INFO: [Synth 8-6157] synthesizing module 'xlconstant_v1_1_6_xlconstant' [f:/vivado_project/nexys_port_game_mb/nexys_port_game_mb.srcs/sources_1/bd/design_1/ipshared/66e7/hdl/xlconstant_v1_1_vl_rfs.v:23]
	Parameter CONST_VAL bound to: 1 - type: integer 
	Parameter CONST_WIDTH bound to: 1 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'xlconstant_v1_1_6_xlconstant' (78#1) [f:/vivado_project/nexys_port_game_mb/nexys_port_game_mb.srcs/sources_1/bd/design_1/ipshared/66e7/hdl/xlconstant_v1_1_vl_rfs.v:23]
INFO: [Synth 8-6155] done synthesizing module 'design_1_xlconstant_0_0' (79#1) [f:/vivado_project/nexys_port_game_mb/nexys_port_game_mb.srcs/sources_1/bd/design_1/ip/design_1_xlconstant_0_0/synth/design_1_xlconstant_0_0.v:57]
INFO: [Synth 8-6157] synthesizing module 'design_1_xlconstant_0_1' [f:/vivado_project/nexys_port_game_mb/nexys_port_game_mb.srcs/sources_1/bd/design_1/ip/design_1_xlconstant_0_1/synth/design_1_xlconstant_0_1.v:57]
INFO: [Synth 8-6157] synthesizing module 'xlconstant_v1_1_6_xlconstant__parameterized0' [f:/vivado_project/nexys_port_game_mb/nexys_port_game_mb.srcs/sources_1/bd/design_1/ipshared/66e7/hdl/xlconstant_v1_1_vl_rfs.v:23]
	Parameter CONST_VAL bound to: 0 - type: integer 
	Parameter CONST_WIDTH bound to: 1 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'xlconstant_v1_1_6_xlconstant__parameterized0' (79#1) [f:/vivado_project/nexys_port_game_mb/nexys_port_game_mb.srcs/sources_1/bd/design_1/ipshared/66e7/hdl/xlconstant_v1_1_vl_rfs.v:23]
INFO: [Synth 8-6155] done synthesizing module 'design_1_xlconstant_0_1' (80#1) [f:/vivado_project/nexys_port_game_mb/nexys_port_game_mb.srcs/sources_1/bd/design_1/ip/design_1_xlconstant_0_1/synth/design_1_xlconstant_0_1.v:57]
INFO: [Synth 8-6071] Mark debug on the nets applies keep_hierarchy on instance 'accelerator_Blit1to2_0'. This will prevent further optimization [F:/vivado_project/nexys_port_game_mb/nexys_port_game_mb.srcs/sources_1/bd/design_1/synth/design_1.v:594]
INFO: [Synth 8-6071] Mark debug on the nets applies keep_hierarchy on instance 'axi_dma_Acselerarot'. This will prevent further optimization [F:/vivado_project/nexys_port_game_mb/nexys_port_game_mb.srcs/sources_1/bd/design_1/synth/design_1.v:751]
INFO: [Synth 8-6071] Mark debug on the nets applies keep_hierarchy on instance 'axis_data_fifo_1'. This will prevent further optimization [F:/vivado_project/nexys_port_game_mb/nexys_port_game_mb.srcs/sources_1/bd/design_1/synth/design_1.v:891]
INFO: [Synth 8-6071] Mark debug on the nets applies keep_hierarchy on instance 'axis_data_fifo_0'. This will prevent further optimization [F:/vivado_project/nexys_port_game_mb/nexys_port_game_mb.srcs/sources_1/bd/design_1/synth/design_1.v:876]
INFO: [Synth 8-6071] Mark debug on the nets applies keep_hierarchy on instance 'microblaze_0_axi_periph'. This will prevent further optimization [F:/vivado_project/nexys_port_game_mb/nexys_port_game_mb.srcs/sources_1/bd/design_1/synth/design_1.v:1144]
INFO: [Synth 8-6155] done synthesizing module 'design_1' (81#1) [F:/vivado_project/nexys_port_game_mb/nexys_port_game_mb.srcs/sources_1/bd/design_1/synth/design_1.v:13]
INFO: [Synth 8-6155] done synthesizing module 'design_1_wrapper' (82#1) [F:/vivado_project/nexys_port_game_mb/nexys_port_game_mb.srcs/sources_1/bd/design_1/hdl/design_1_wrapper.v:12]
WARNING: [Synth 8-3331] design s07_couplers_imp_23IANU has unconnected port M_ACLK
WARNING: [Synth 8-3331] design s07_couplers_imp_23IANU has unconnected port M_ARESETN
WARNING: [Synth 8-3331] design s06_couplers_imp_1SM0Z2Z has unconnected port M_ACLK
WARNING: [Synth 8-3331] design s06_couplers_imp_1SM0Z2Z has unconnected port M_ARESETN
WARNING: [Synth 8-3331] design s05_couplers_imp_NJIEX has unconnected port M_ACLK
WARNING: [Synth 8-3331] design s05_couplers_imp_NJIEX has unconnected port M_ARESETN
WARNING: [Synth 8-3331] design s04_couplers_imp_1TRPPG8 has unconnected port M_ACLK
WARNING: [Synth 8-3331] design s04_couplers_imp_1TRPPG8 has unconnected port M_ARESETN
WARNING: [Synth 8-3331] design s03_couplers_imp_3DF69O has unconnected port M_ACLK
WARNING: [Synth 8-3331] design s03_couplers_imp_3DF69O has unconnected port M_ARESETN
WARNING: [Synth 8-3331] design s02_couplers_imp_1R40M8T has unconnected port M_ACLK
WARNING: [Synth 8-3331] design s02_couplers_imp_1R40M8T has unconnected port M_ARESETN
WARNING: [Synth 8-3331] design s01_couplers_imp_2REGHR has unconnected port M_ACLK
WARNING: [Synth 8-3331] design s01_couplers_imp_2REGHR has unconnected port M_ARESETN
WARNING: [Synth 8-3331] design s00_couplers_imp_1RZP34U has unconnected port M_ACLK
WARNING: [Synth 8-3331] design s00_couplers_imp_1RZP34U has unconnected port M_ARESETN
WARNING: [Synth 8-3331] design m10_couplers_imp_1JMMVIC has unconnected port M_ACLK
WARNING: [Synth 8-3331] design m10_couplers_imp_1JMMVIC has unconnected port M_ARESETN
WARNING: [Synth 8-3331] design m09_couplers_imp_1S9IENL has unconnected port M_ACLK
WARNING: [Synth 8-3331] design m09_couplers_imp_1S9IENL has unconnected port M_ARESETN
WARNING: [Synth 8-3331] design m08_couplers_imp_2FYR80 has unconnected port M_ACLK
WARNING: [Synth 8-3331] design m08_couplers_imp_2FYR80 has unconnected port M_ARESETN
WARNING: [Synth 8-3331] design m07_couplers_imp_1YO2N20 has unconnected port M_ACLK
WARNING: [Synth 8-3331] design m07_couplers_imp_1YO2N20 has unconnected port M_ARESETN
WARNING: [Synth 8-3331] design m06_couplers_imp_4YOIXL has unconnected port M_ACLK
WARNING: [Synth 8-3331] design m06_couplers_imp_4YOIXL has unconnected port M_ARESETN
WARNING: [Synth 8-3331] design m05_couplers_imp_1XR4ZAZ has unconnected port M_ACLK
WARNING: [Synth 8-3331] design m05_couplers_imp_1XR4ZAZ has unconnected port M_ARESETN
WARNING: [Synth 8-3331] design m04_couplers_imp_5LX7BU has unconnected port S_AXI_araddr[31]
WARNING: [Synth 8-3331] design m04_couplers_imp_5LX7BU has unconnected port S_AXI_araddr[30]
WARNING: [Synth 8-3331] design m04_couplers_imp_5LX7BU has unconnected port S_AXI_araddr[29]
WARNING: [Synth 8-3331] design m04_couplers_imp_5LX7BU has unconnected port S_AXI_araddr[28]
WARNING: [Synth 8-3331] design m04_couplers_imp_5LX7BU has unconnected port S_AXI_araddr[27]
WARNING: [Synth 8-3331] design m04_couplers_imp_5LX7BU has unconnected port S_AXI_awaddr[31]
WARNING: [Synth 8-3331] design m04_couplers_imp_5LX7BU has unconnected port S_AXI_awaddr[30]
WARNING: [Synth 8-3331] design m04_couplers_imp_5LX7BU has unconnected port S_AXI_awaddr[29]
WARNING: [Synth 8-3331] design m04_couplers_imp_5LX7BU has unconnected port S_AXI_awaddr[28]
WARNING: [Synth 8-3331] design m04_couplers_imp_5LX7BU has unconnected port S_AXI_awaddr[27]
WARNING: [Synth 8-3331] design m03_couplers_imp_1W07O72 has unconnected port M_ACLK
WARNING: [Synth 8-3331] design m03_couplers_imp_1W07O72 has unconnected port M_ARESETN
WARNING: [Synth 8-3331] design m02_couplers_imp_7ANRHB has unconnected port M_ACLK
WARNING: [Synth 8-3331] design m02_couplers_imp_7ANRHB has unconnected port M_ARESETN
WARNING: [Synth 8-3331] design m01_couplers_imp_1UTB3Y5 has unconnected port M_ACLK
WARNING: [Synth 8-3331] design m01_couplers_imp_1UTB3Y5 has unconnected port M_ARESETN
WARNING: [Synth 8-3331] design m01_couplers_imp_1UTB3Y5 has unconnected port S_AXI_araddr[31]
WARNING: [Synth 8-3331] design m01_couplers_imp_1UTB3Y5 has unconnected port S_AXI_araddr[30]
WARNING: [Synth 8-3331] design m01_couplers_imp_1UTB3Y5 has unconnected port S_AXI_araddr[29]
WARNING: [Synth 8-3331] design m01_couplers_imp_1UTB3Y5 has unconnected port S_AXI_araddr[28]
WARNING: [Synth 8-3331] design m01_couplers_imp_1UTB3Y5 has unconnected port S_AXI_araddr[27]
WARNING: [Synth 8-3331] design m01_couplers_imp_1UTB3Y5 has unconnected port S_AXI_araddr[26]
WARNING: [Synth 8-3331] design m01_couplers_imp_1UTB3Y5 has unconnected port S_AXI_araddr[25]
WARNING: [Synth 8-3331] design m01_couplers_imp_1UTB3Y5 has unconnected port S_AXI_araddr[24]
WARNING: [Synth 8-3331] design m01_couplers_imp_1UTB3Y5 has unconnected port S_AXI_araddr[23]
WARNING: [Synth 8-3331] design m01_couplers_imp_1UTB3Y5 has unconnected port S_AXI_araddr[22]
WARNING: [Synth 8-3331] design m01_couplers_imp_1UTB3Y5 has unconnected port S_AXI_araddr[21]
WARNING: [Synth 8-3331] design m01_couplers_imp_1UTB3Y5 has unconnected port S_AXI_araddr[20]
WARNING: [Synth 8-3331] design m01_couplers_imp_1UTB3Y5 has unconnected port S_AXI_araddr[19]
WARNING: [Synth 8-3331] design m01_couplers_imp_1UTB3Y5 has unconnected port S_AXI_araddr[18]
WARNING: [Synth 8-3331] design m01_couplers_imp_1UTB3Y5 has unconnected port S_AXI_araddr[17]
WARNING: [Synth 8-3331] design m01_couplers_imp_1UTB3Y5 has unconnected port S_AXI_araddr[16]
WARNING: [Synth 8-3331] design m01_couplers_imp_1UTB3Y5 has unconnected port S_AXI_araddr[15]
WARNING: [Synth 8-3331] design m01_couplers_imp_1UTB3Y5 has unconnected port S_AXI_araddr[14]
WARNING: [Synth 8-3331] design m01_couplers_imp_1UTB3Y5 has unconnected port S_AXI_araddr[13]
WARNING: [Synth 8-3331] design m01_couplers_imp_1UTB3Y5 has unconnected port S_AXI_araddr[12]
WARNING: [Synth 8-3331] design m01_couplers_imp_1UTB3Y5 has unconnected port S_AXI_awaddr[31]
WARNING: [Synth 8-3331] design m01_couplers_imp_1UTB3Y5 has unconnected port S_AXI_awaddr[30]
WARNING: [Synth 8-3331] design m01_couplers_imp_1UTB3Y5 has unconnected port S_AXI_awaddr[29]
WARNING: [Synth 8-3331] design m01_couplers_imp_1UTB3Y5 has unconnected port S_AXI_awaddr[28]
WARNING: [Synth 8-3331] design m01_couplers_imp_1UTB3Y5 has unconnected port S_AXI_awaddr[27]
WARNING: [Synth 8-3331] design m01_couplers_imp_1UTB3Y5 has unconnected port S_AXI_awaddr[26]
WARNING: [Synth 8-3331] design m01_couplers_imp_1UTB3Y5 has unconnected port S_AXI_awaddr[25]
WARNING: [Synth 8-3331] design m01_couplers_imp_1UTB3Y5 has unconnected port S_AXI_awaddr[24]
WARNING: [Synth 8-3331] design m01_couplers_imp_1UTB3Y5 has unconnected port S_AXI_awaddr[23]
WARNING: [Synth 8-3331] design m01_couplers_imp_1UTB3Y5 has unconnected port S_AXI_awaddr[22]
WARNING: [Synth 8-3331] design m01_couplers_imp_1UTB3Y5 has unconnected port S_AXI_awaddr[21]
WARNING: [Synth 8-3331] design m01_couplers_imp_1UTB3Y5 has unconnected port S_AXI_awaddr[20]
WARNING: [Synth 8-3331] design m01_couplers_imp_1UTB3Y5 has unconnected port S_AXI_awaddr[19]
WARNING: [Synth 8-3331] design m01_couplers_imp_1UTB3Y5 has unconnected port S_AXI_awaddr[18]
WARNING: [Synth 8-3331] design m01_couplers_imp_1UTB3Y5 has unconnected port S_AXI_awaddr[17]
WARNING: [Synth 8-3331] design m01_couplers_imp_1UTB3Y5 has unconnected port S_AXI_awaddr[16]
WARNING: [Synth 8-3331] design m01_couplers_imp_1UTB3Y5 has unconnected port S_AXI_awaddr[15]
WARNING: [Synth 8-3331] design m01_couplers_imp_1UTB3Y5 has unconnected port S_AXI_awaddr[14]
WARNING: [Synth 8-3331] design m01_couplers_imp_1UTB3Y5 has unconnected port S_AXI_awaddr[13]
WARNING: [Synth 8-3331] design m01_couplers_imp_1UTB3Y5 has unconnected port S_AXI_awaddr[12]
WARNING: [Synth 8-3331] design m00_couplers_imp_8RVYHO has unconnected port M_ACLK
WARNING: [Synth 8-3331] design m00_couplers_imp_8RVYHO has unconnected port M_ARESETN
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 965.539 ; gain = 260.168
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 965.539 ; gain = 260.168
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 965.539 ; gain = 260.168
---------------------------------------------------------------------------------
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [f:/vivado_project/nexys_port_game_mb/nexys_port_game_mb.srcs/sources_1/bd/design_1/ip/design_1_microblaze_0_0/design_1_microblaze_0_0/design_1_microblaze_0_0_in_context.xdc] for cell 'design_1_i/microblaze_0'
Finished Parsing XDC File [f:/vivado_project/nexys_port_game_mb/nexys_port_game_mb.srcs/sources_1/bd/design_1/ip/design_1_microblaze_0_0/design_1_microblaze_0_0/design_1_microblaze_0_0_in_context.xdc] for cell 'design_1_i/microblaze_0'
Parsing XDC File [f:/vivado_project/nexys_port_game_mb/nexys_port_game_mb.srcs/sources_1/bd/design_1/ip/design_1_dlmb_v10_0/design_1_dlmb_v10_0/design_1_dlmb_v10_0_in_context.xdc] for cell 'design_1_i/microblaze_0_local_memory/dlmb_v10'
Finished Parsing XDC File [f:/vivado_project/nexys_port_game_mb/nexys_port_game_mb.srcs/sources_1/bd/design_1/ip/design_1_dlmb_v10_0/design_1_dlmb_v10_0/design_1_dlmb_v10_0_in_context.xdc] for cell 'design_1_i/microblaze_0_local_memory/dlmb_v10'
Parsing XDC File [f:/vivado_project/nexys_port_game_mb/nexys_port_game_mb.srcs/sources_1/bd/design_1/ip/design_1_ilmb_v10_0/design_1_ilmb_v10_0/design_1_dlmb_v10_0_in_context.xdc] for cell 'design_1_i/microblaze_0_local_memory/ilmb_v10'
Finished Parsing XDC File [f:/vivado_project/nexys_port_game_mb/nexys_port_game_mb.srcs/sources_1/bd/design_1/ip/design_1_ilmb_v10_0/design_1_ilmb_v10_0/design_1_dlmb_v10_0_in_context.xdc] for cell 'design_1_i/microblaze_0_local_memory/ilmb_v10'
Parsing XDC File [f:/vivado_project/nexys_port_game_mb/nexys_port_game_mb.srcs/sources_1/bd/design_1/ip/design_1_dlmb_bram_if_cntlr_0/design_1_dlmb_bram_if_cntlr_0/design_1_ilmb_bram_if_cntlr_0_in_context.xdc] for cell 'design_1_i/microblaze_0_local_memory/dlmb_bram_if_cntlr'
Finished Parsing XDC File [f:/vivado_project/nexys_port_game_mb/nexys_port_game_mb.srcs/sources_1/bd/design_1/ip/design_1_dlmb_bram_if_cntlr_0/design_1_dlmb_bram_if_cntlr_0/design_1_ilmb_bram_if_cntlr_0_in_context.xdc] for cell 'design_1_i/microblaze_0_local_memory/dlmb_bram_if_cntlr'
Parsing XDC File [f:/vivado_project/nexys_port_game_mb/nexys_port_game_mb.srcs/sources_1/bd/design_1/ip/design_1_ilmb_bram_if_cntlr_0/design_1_ilmb_bram_if_cntlr_0/design_1_ilmb_bram_if_cntlr_0_in_context.xdc] for cell 'design_1_i/microblaze_0_local_memory/ilmb_bram_if_cntlr'
Finished Parsing XDC File [f:/vivado_project/nexys_port_game_mb/nexys_port_game_mb.srcs/sources_1/bd/design_1/ip/design_1_ilmb_bram_if_cntlr_0/design_1_ilmb_bram_if_cntlr_0/design_1_ilmb_bram_if_cntlr_0_in_context.xdc] for cell 'design_1_i/microblaze_0_local_memory/ilmb_bram_if_cntlr'
Parsing XDC File [f:/vivado_project/nexys_port_game_mb/nexys_port_game_mb.srcs/sources_1/bd/design_1/ip/design_1_lmb_bram_0/design_1_lmb_bram_0/design_1_lmb_bram_0_in_context.xdc] for cell 'design_1_i/microblaze_0_local_memory/lmb_bram'
Finished Parsing XDC File [f:/vivado_project/nexys_port_game_mb/nexys_port_game_mb.srcs/sources_1/bd/design_1/ip/design_1_lmb_bram_0/design_1_lmb_bram_0/design_1_lmb_bram_0_in_context.xdc] for cell 'design_1_i/microblaze_0_local_memory/lmb_bram'
Parsing XDC File [f:/vivado_project/nexys_port_game_mb/nexys_port_game_mb.srcs/sources_1/bd/design_1/ip/design_1_clk_wiz_1_0/design_1_clk_wiz_1_0/design_1_clk_wiz_1_0_in_context.xdc] for cell 'design_1_i/clk_wiz_1'
Finished Parsing XDC File [f:/vivado_project/nexys_port_game_mb/nexys_port_game_mb.srcs/sources_1/bd/design_1/ip/design_1_clk_wiz_1_0/design_1_clk_wiz_1_0/design_1_clk_wiz_1_0_in_context.xdc] for cell 'design_1_i/clk_wiz_1'
Parsing XDC File [f:/vivado_project/nexys_port_game_mb/nexys_port_game_mb.srcs/sources_1/bd/design_1/ip/design_1_rst_clk_wiz_1_100M_0/design_1_rst_clk_wiz_1_100M_0/design_1_rst_clk_wiz_1_100M_0_in_context.xdc] for cell 'design_1_i/rst_clk_wiz_1_100M'
Finished Parsing XDC File [f:/vivado_project/nexys_port_game_mb/nexys_port_game_mb.srcs/sources_1/bd/design_1/ip/design_1_rst_clk_wiz_1_100M_0/design_1_rst_clk_wiz_1_100M_0/design_1_rst_clk_wiz_1_100M_0_in_context.xdc] for cell 'design_1_i/rst_clk_wiz_1_100M'
Parsing XDC File [f:/vivado_project/nexys_port_game_mb/nexys_port_game_mb.srcs/sources_1/bd/design_1/ip/design_1_axi_uartlite_0_0/design_1_axi_uartlite_0_0/design_1_axi_uartlite_0_0_in_context.xdc] for cell 'design_1_i/axi_uartlite_0'
Finished Parsing XDC File [f:/vivado_project/nexys_port_game_mb/nexys_port_game_mb.srcs/sources_1/bd/design_1/ip/design_1_axi_uartlite_0_0/design_1_axi_uartlite_0_0/design_1_axi_uartlite_0_0_in_context.xdc] for cell 'design_1_i/axi_uartlite_0'
Parsing XDC File [f:/vivado_project/nexys_port_game_mb/nexys_port_game_mb.srcs/sources_1/bd/design_1/ip/design_1_xbar_0/design_1_xbar_0/design_1_xbar_0_in_context.xdc] for cell 'design_1_i/microblaze_0_axi_periph/xbar'
Finished Parsing XDC File [f:/vivado_project/nexys_port_game_mb/nexys_port_game_mb.srcs/sources_1/bd/design_1/ip/design_1_xbar_0/design_1_xbar_0/design_1_xbar_0_in_context.xdc] for cell 'design_1_i/microblaze_0_axi_periph/xbar'
Parsing XDC File [f:/vivado_project/nexys_port_game_mb/nexys_port_game_mb.srcs/sources_1/bd/design_1/ip/design_1_top_to_vga_0_0/design_1_top_to_vga_0_0/design_1_top_to_vga_0_0_in_context.xdc] for cell 'design_1_i/top_to_vga_0'
Finished Parsing XDC File [f:/vivado_project/nexys_port_game_mb/nexys_port_game_mb.srcs/sources_1/bd/design_1/ip/design_1_top_to_vga_0_0/design_1_top_to_vga_0_0/design_1_top_to_vga_0_0_in_context.xdc] for cell 'design_1_i/top_to_vga_0'
Parsing XDC File [f:/vivado_project/nexys_port_game_mb/nexys_port_game_mb.srcs/sources_1/bd/design_1/ip/design_1_axis_data_fifo_0_0/design_1_axis_data_fifo_0_0/design_1_axis_data_fifo_0_0_in_context.xdc] for cell 'design_1_i/axis_data_fifo_0'
Finished Parsing XDC File [f:/vivado_project/nexys_port_game_mb/nexys_port_game_mb.srcs/sources_1/bd/design_1/ip/design_1_axis_data_fifo_0_0/design_1_axis_data_fifo_0_0/design_1_axis_data_fifo_0_0_in_context.xdc] for cell 'design_1_i/axis_data_fifo_0'
Parsing XDC File [f:/vivado_project/nexys_port_game_mb/nexys_port_game_mb.srcs/sources_1/bd/design_1/ip/design_1_axis_dwidth_converter_0_0/design_1_axis_dwidth_converter_0_0/design_1_axis_dwidth_converter_0_0_in_context.xdc] for cell 'design_1_i/axis_dwidth_converter_0'
Finished Parsing XDC File [f:/vivado_project/nexys_port_game_mb/nexys_port_game_mb.srcs/sources_1/bd/design_1/ip/design_1_axis_dwidth_converter_0_0/design_1_axis_dwidth_converter_0_0/design_1_axis_dwidth_converter_0_0_in_context.xdc] for cell 'design_1_i/axis_dwidth_converter_0'
Parsing XDC File [f:/vivado_project/nexys_port_game_mb/nexys_port_game_mb.srcs/sources_1/bd/design_1/ip/design_1_axi_dma_0_0/design_1_axi_dma_0_0/design_1_axi_dma_0_0_in_context.xdc] for cell 'design_1_i/axi_dma_0'
Finished Parsing XDC File [f:/vivado_project/nexys_port_game_mb/nexys_port_game_mb.srcs/sources_1/bd/design_1/ip/design_1_axi_dma_0_0/design_1_axi_dma_0_0/design_1_axi_dma_0_0_in_context.xdc] for cell 'design_1_i/axi_dma_0'
Parsing XDC File [f:/vivado_project/nexys_port_game_mb/nexys_port_game_mb.srcs/sources_1/bd/design_1/ip/design_1_axi_bram_ctrl_0_0/design_1_axi_bram_ctrl_0_0/design_1_axi_bram_ctrl_0_0_in_context.xdc] for cell 'design_1_i/axi_bram_ctrl_0'
Finished Parsing XDC File [f:/vivado_project/nexys_port_game_mb/nexys_port_game_mb.srcs/sources_1/bd/design_1/ip/design_1_axi_bram_ctrl_0_0/design_1_axi_bram_ctrl_0_0/design_1_axi_bram_ctrl_0_0_in_context.xdc] for cell 'design_1_i/axi_bram_ctrl_0'
Parsing XDC File [f:/vivado_project/nexys_port_game_mb/nexys_port_game_mb.srcs/sources_1/bd/design_1/ip/design_1_axi_bram_ctrl_0_bram_0/design_1_axi_bram_ctrl_0_bram_0/design_1_axi_bram_ctrl_0_bram_0_in_context.xdc] for cell 'design_1_i/axi_bram_ctrl_0_bram'
Finished Parsing XDC File [f:/vivado_project/nexys_port_game_mb/nexys_port_game_mb.srcs/sources_1/bd/design_1/ip/design_1_axi_bram_ctrl_0_bram_0/design_1_axi_bram_ctrl_0_bram_0/design_1_axi_bram_ctrl_0_bram_0_in_context.xdc] for cell 'design_1_i/axi_bram_ctrl_0_bram'
Parsing XDC File [f:/vivado_project/nexys_port_game_mb/nexys_port_game_mb.srcs/sources_1/bd/design_1/ip/design_1_axi_intc_0_0/design_1_axi_intc_0_0/design_1_axi_intc_0_0_in_context.xdc] for cell 'design_1_i/axi_intc_0'
Finished Parsing XDC File [f:/vivado_project/nexys_port_game_mb/nexys_port_game_mb.srcs/sources_1/bd/design_1/ip/design_1_axi_intc_0_0/design_1_axi_intc_0_0/design_1_axi_intc_0_0_in_context.xdc] for cell 'design_1_i/axi_intc_0'
Parsing XDC File [f:/vivado_project/nexys_port_game_mb/nexys_port_game_mb.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/design_1_mig_7series_0_0_in_context.xdc] for cell 'design_1_i/mig_7series_0'
Finished Parsing XDC File [f:/vivado_project/nexys_port_game_mb/nexys_port_game_mb.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/design_1_mig_7series_0_0_in_context.xdc] for cell 'design_1_i/mig_7series_0'
Parsing XDC File [f:/vivado_project/nexys_port_game_mb/nexys_port_game_mb.srcs/sources_1/bd/design_1/ip/design_1_rst_mig_7series_0_81M_0/design_1_rst_mig_7series_0_81M_0/design_1_rst_mig_7series_0_81M_0_in_context.xdc] for cell 'design_1_i/rst_mig_7series_0_81M'
Finished Parsing XDC File [f:/vivado_project/nexys_port_game_mb/nexys_port_game_mb.srcs/sources_1/bd/design_1/ip/design_1_rst_mig_7series_0_81M_0/design_1_rst_mig_7series_0_81M_0/design_1_rst_mig_7series_0_81M_0_in_context.xdc] for cell 'design_1_i/rst_mig_7series_0_81M'
Parsing XDC File [f:/vivado_project/nexys_port_game_mb/nexys_port_game_mb.srcs/sources_1/bd/design_1/ip/design_1_mdm_0_0/design_1_mdm_0_0/design_1_mdm_0_0_in_context.xdc] for cell 'design_1_i/mdm_0'
Finished Parsing XDC File [f:/vivado_project/nexys_port_game_mb/nexys_port_game_mb.srcs/sources_1/bd/design_1/ip/design_1_mdm_0_0/design_1_mdm_0_0/design_1_mdm_0_0_in_context.xdc] for cell 'design_1_i/mdm_0'
Parsing XDC File [f:/vivado_project/nexys_port_game_mb/nexys_port_game_mb.srcs/sources_1/bd/design_1/ip/design_1_any_reg_space_v1_0_S_0_0/design_1_any_reg_space_v1_0_S_0_0/design_1_any_reg_space_v1_0_S_0_0_in_context.xdc] for cell 'design_1_i/any_reg_space_timer'
Finished Parsing XDC File [f:/vivado_project/nexys_port_game_mb/nexys_port_game_mb.srcs/sources_1/bd/design_1/ip/design_1_any_reg_space_v1_0_S_0_0/design_1_any_reg_space_v1_0_S_0_0/design_1_any_reg_space_v1_0_S_0_0_in_context.xdc] for cell 'design_1_i/any_reg_space_timer'
Parsing XDC File [f:/vivado_project/nexys_port_game_mb/nexys_port_game_mb.srcs/sources_1/bd/design_1/ip/design_1_axi_gpio_0_0/design_1_axi_gpio_0_0/design_1_axi_gpio_0_0_in_context.xdc] for cell 'design_1_i/axi_gpio_leds'
Finished Parsing XDC File [f:/vivado_project/nexys_port_game_mb/nexys_port_game_mb.srcs/sources_1/bd/design_1/ip/design_1_axi_gpio_0_0/design_1_axi_gpio_0_0/design_1_axi_gpio_0_0_in_context.xdc] for cell 'design_1_i/axi_gpio_leds'
Parsing XDC File [f:/vivado_project/nexys_port_game_mb/nexys_port_game_mb.srcs/sources_1/bd/design_1/ip/design_1_key_driver_pb_0_0/design_1_key_driver_pb_0_0/design_1_key_driver_pb_0_0_in_context.xdc] for cell 'design_1_i/key_driver_pb_0'
Finished Parsing XDC File [f:/vivado_project/nexys_port_game_mb/nexys_port_game_mb.srcs/sources_1/bd/design_1/ip/design_1_key_driver_pb_0_0/design_1_key_driver_pb_0_0/design_1_key_driver_pb_0_0_in_context.xdc] for cell 'design_1_i/key_driver_pb_0'
Parsing XDC File [f:/vivado_project/nexys_port_game_mb/nexys_port_game_mb.srcs/sources_1/bd/design_1/ip/design_1_axi_dma_1_0/design_1_axi_dma_1_0/design_1_axi_dma_1_0_in_context.xdc] for cell 'design_1_i/axi_dma_Acselerarot'
Finished Parsing XDC File [f:/vivado_project/nexys_port_game_mb/nexys_port_game_mb.srcs/sources_1/bd/design_1/ip/design_1_axi_dma_1_0/design_1_axi_dma_1_0/design_1_axi_dma_1_0_in_context.xdc] for cell 'design_1_i/axi_dma_Acselerarot'
Parsing XDC File [f:/vivado_project/nexys_port_game_mb/nexys_port_game_mb.srcs/sources_1/bd/design_1/ip/design_1_accelerator_Blit1to2_0_0/design_1_accelerator_Blit1to2_0_0/design_1_accelerator_Blit1to2_0_0_in_context.xdc] for cell 'design_1_i/accelerator_Blit1to2_0'
Finished Parsing XDC File [f:/vivado_project/nexys_port_game_mb/nexys_port_game_mb.srcs/sources_1/bd/design_1/ip/design_1_accelerator_Blit1to2_0_0/design_1_accelerator_Blit1to2_0_0/design_1_accelerator_Blit1to2_0_0_in_context.xdc] for cell 'design_1_i/accelerator_Blit1to2_0'
Parsing XDC File [f:/vivado_project/nexys_port_game_mb/nexys_port_game_mb.srcs/sources_1/bd/design_1/ip/design_1_axis_data_fifo_1_0/design_1_axis_data_fifo_1_0/design_1_axis_data_fifo_1_0_in_context.xdc] for cell 'design_1_i/axis_data_fifo_1'
Finished Parsing XDC File [f:/vivado_project/nexys_port_game_mb/nexys_port_game_mb.srcs/sources_1/bd/design_1/ip/design_1_axis_data_fifo_1_0/design_1_axis_data_fifo_1_0/design_1_axis_data_fifo_1_0_in_context.xdc] for cell 'design_1_i/axis_data_fifo_1'
Parsing XDC File [f:/vivado_project/nexys_port_game_mb/nexys_port_game_mb.srcs/sources_1/bd/design_1/ip/design_1_auto_pc_9/design_1_auto_pc_9/design_1_auto_pc_9_in_context.xdc] for cell 'design_1_i/microblaze_0_axi_periph/s00_couplers/auto_pc'
Finished Parsing XDC File [f:/vivado_project/nexys_port_game_mb/nexys_port_game_mb.srcs/sources_1/bd/design_1/ip/design_1_auto_pc_9/design_1_auto_pc_9/design_1_auto_pc_9_in_context.xdc] for cell 'design_1_i/microblaze_0_axi_periph/s00_couplers/auto_pc'
Parsing XDC File [f:/vivado_project/nexys_port_game_mb/nexys_port_game_mb.srcs/sources_1/bd/design_1/ip/design_1_auto_us_0/design_1_auto_us_0/design_1_auto_us_3_in_context.xdc] for cell 'design_1_i/microblaze_0_axi_periph/s00_couplers/auto_us'
Finished Parsing XDC File [f:/vivado_project/nexys_port_game_mb/nexys_port_game_mb.srcs/sources_1/bd/design_1/ip/design_1_auto_us_0/design_1_auto_us_0/design_1_auto_us_3_in_context.xdc] for cell 'design_1_i/microblaze_0_axi_periph/s00_couplers/auto_us'
Parsing XDC File [f:/vivado_project/nexys_port_game_mb/nexys_port_game_mb.srcs/sources_1/bd/design_1/ip/design_1_auto_us_1/design_1_auto_us_1/design_1_auto_us_2_in_context.xdc] for cell 'design_1_i/microblaze_0_axi_periph/s01_couplers/auto_us'
Finished Parsing XDC File [f:/vivado_project/nexys_port_game_mb/nexys_port_game_mb.srcs/sources_1/bd/design_1/ip/design_1_auto_us_1/design_1_auto_us_1/design_1_auto_us_2_in_context.xdc] for cell 'design_1_i/microblaze_0_axi_periph/s01_couplers/auto_us'
Parsing XDC File [f:/vivado_project/nexys_port_game_mb/nexys_port_game_mb.srcs/sources_1/bd/design_1/ip/design_1_auto_pc_10/design_1_auto_pc_10/design_1_auto_pc_10_in_context.xdc] for cell 'design_1_i/microblaze_0_axi_periph/s02_couplers/auto_pc'
Finished Parsing XDC File [f:/vivado_project/nexys_port_game_mb/nexys_port_game_mb.srcs/sources_1/bd/design_1/ip/design_1_auto_pc_10/design_1_auto_pc_10/design_1_auto_pc_10_in_context.xdc] for cell 'design_1_i/microblaze_0_axi_periph/s02_couplers/auto_pc'
Parsing XDC File [f:/vivado_project/nexys_port_game_mb/nexys_port_game_mb.srcs/sources_1/bd/design_1/ip/design_1_auto_us_2/design_1_auto_us_2/design_1_auto_us_2_in_context.xdc] for cell 'design_1_i/microblaze_0_axi_periph/s02_couplers/auto_us'
Finished Parsing XDC File [f:/vivado_project/nexys_port_game_mb/nexys_port_game_mb.srcs/sources_1/bd/design_1/ip/design_1_auto_us_2/design_1_auto_us_2/design_1_auto_us_2_in_context.xdc] for cell 'design_1_i/microblaze_0_axi_periph/s02_couplers/auto_us'
Parsing XDC File [f:/vivado_project/nexys_port_game_mb/nexys_port_game_mb.srcs/sources_1/bd/design_1/ip/design_1_auto_us_3/design_1_auto_us_3/design_1_auto_us_3_in_context.xdc] for cell 'design_1_i/microblaze_0_axi_periph/s03_couplers/auto_us'
Finished Parsing XDC File [f:/vivado_project/nexys_port_game_mb/nexys_port_game_mb.srcs/sources_1/bd/design_1/ip/design_1_auto_us_3/design_1_auto_us_3/design_1_auto_us_3_in_context.xdc] for cell 'design_1_i/microblaze_0_axi_periph/s03_couplers/auto_us'
Parsing XDC File [f:/vivado_project/nexys_port_game_mb/nexys_port_game_mb.srcs/sources_1/bd/design_1/ip/design_1_auto_us_4/design_1_auto_us_4/design_1_auto_us_2_in_context.xdc] for cell 'design_1_i/microblaze_0_axi_periph/s04_couplers/auto_us'
Finished Parsing XDC File [f:/vivado_project/nexys_port_game_mb/nexys_port_game_mb.srcs/sources_1/bd/design_1/ip/design_1_auto_us_4/design_1_auto_us_4/design_1_auto_us_2_in_context.xdc] for cell 'design_1_i/microblaze_0_axi_periph/s04_couplers/auto_us'
Parsing XDC File [f:/vivado_project/nexys_port_game_mb/nexys_port_game_mb.srcs/sources_1/bd/design_1/ip/design_1_auto_us_5/design_1_auto_us_5/design_1_auto_us_5_in_context.xdc] for cell 'design_1_i/microblaze_0_axi_periph/s05_couplers/auto_us'
Finished Parsing XDC File [f:/vivado_project/nexys_port_game_mb/nexys_port_game_mb.srcs/sources_1/bd/design_1/ip/design_1_auto_us_5/design_1_auto_us_5/design_1_auto_us_5_in_context.xdc] for cell 'design_1_i/microblaze_0_axi_periph/s05_couplers/auto_us'
Parsing XDC File [f:/vivado_project/nexys_port_game_mb/nexys_port_game_mb.srcs/sources_1/bd/design_1/ip/design_1_auto_us_df_0/design_1_auto_us_df_0/design_1_auto_us_df_0_in_context.xdc] for cell 'design_1_i/microblaze_0_axi_periph/s06_couplers/auto_us_df'
Finished Parsing XDC File [f:/vivado_project/nexys_port_game_mb/nexys_port_game_mb.srcs/sources_1/bd/design_1/ip/design_1_auto_us_df_0/design_1_auto_us_df_0/design_1_auto_us_df_0_in_context.xdc] for cell 'design_1_i/microblaze_0_axi_periph/s06_couplers/auto_us_df'
Parsing XDC File [f:/vivado_project/nexys_port_game_mb/nexys_port_game_mb.srcs/sources_1/bd/design_1/ip/design_1_auto_us_df_1/design_1_auto_us_df_1/design_1_auto_us_df_1_in_context.xdc] for cell 'design_1_i/microblaze_0_axi_periph/s07_couplers/auto_us_df'
Finished Parsing XDC File [f:/vivado_project/nexys_port_game_mb/nexys_port_game_mb.srcs/sources_1/bd/design_1/ip/design_1_auto_us_df_1/design_1_auto_us_df_1/design_1_auto_us_df_1_in_context.xdc] for cell 'design_1_i/microblaze_0_axi_periph/s07_couplers/auto_us_df'
Parsing XDC File [f:/vivado_project/nexys_port_game_mb/nexys_port_game_mb.srcs/sources_1/bd/design_1/ip/design_1_auto_ds_0/design_1_auto_ds_0/design_1_auto_ds_9_in_context.xdc] for cell 'design_1_i/microblaze_0_axi_periph/m00_couplers/auto_ds'
Finished Parsing XDC File [f:/vivado_project/nexys_port_game_mb/nexys_port_game_mb.srcs/sources_1/bd/design_1/ip/design_1_auto_ds_0/design_1_auto_ds_0/design_1_auto_ds_9_in_context.xdc] for cell 'design_1_i/microblaze_0_axi_periph/m00_couplers/auto_ds'
Parsing XDC File [f:/vivado_project/nexys_port_game_mb/nexys_port_game_mb.srcs/sources_1/bd/design_1/ip/design_1_auto_pc_0/design_1_auto_pc_0/design_1_auto_pc_6_in_context.xdc] for cell 'design_1_i/microblaze_0_axi_periph/m00_couplers/auto_pc'
Finished Parsing XDC File [f:/vivado_project/nexys_port_game_mb/nexys_port_game_mb.srcs/sources_1/bd/design_1/ip/design_1_auto_pc_0/design_1_auto_pc_0/design_1_auto_pc_6_in_context.xdc] for cell 'design_1_i/microblaze_0_axi_periph/m00_couplers/auto_pc'
Parsing XDC File [f:/vivado_project/nexys_port_game_mb/nexys_port_game_mb.srcs/sources_1/bd/design_1/ip/design_1_auto_ds_1/design_1_auto_ds_1/design_1_auto_ds_1_in_context.xdc] for cell 'design_1_i/microblaze_0_axi_periph/m01_couplers/auto_ds'
Finished Parsing XDC File [f:/vivado_project/nexys_port_game_mb/nexys_port_game_mb.srcs/sources_1/bd/design_1/ip/design_1_auto_ds_1/design_1_auto_ds_1/design_1_auto_ds_1_in_context.xdc] for cell 'design_1_i/microblaze_0_axi_periph/m01_couplers/auto_ds'
Parsing XDC File [f:/vivado_project/nexys_port_game_mb/nexys_port_game_mb.srcs/sources_1/bd/design_1/ip/design_1_auto_ds_2/design_1_auto_ds_2/design_1_auto_ds_9_in_context.xdc] for cell 'design_1_i/microblaze_0_axi_periph/m02_couplers/auto_ds'
Finished Parsing XDC File [f:/vivado_project/nexys_port_game_mb/nexys_port_game_mb.srcs/sources_1/bd/design_1/ip/design_1_auto_ds_2/design_1_auto_ds_2/design_1_auto_ds_9_in_context.xdc] for cell 'design_1_i/microblaze_0_axi_periph/m02_couplers/auto_ds'
Parsing XDC File [f:/vivado_project/nexys_port_game_mb/nexys_port_game_mb.srcs/sources_1/bd/design_1/ip/design_1_auto_pc_1/design_1_auto_pc_1/design_1_auto_pc_6_in_context.xdc] for cell 'design_1_i/microblaze_0_axi_periph/m02_couplers/auto_pc'
Finished Parsing XDC File [f:/vivado_project/nexys_port_game_mb/nexys_port_game_mb.srcs/sources_1/bd/design_1/ip/design_1_auto_pc_1/design_1_auto_pc_1/design_1_auto_pc_6_in_context.xdc] for cell 'design_1_i/microblaze_0_axi_periph/m02_couplers/auto_pc'
Parsing XDC File [f:/vivado_project/nexys_port_game_mb/nexys_port_game_mb.srcs/sources_1/bd/design_1/ip/design_1_auto_ds_3/design_1_auto_ds_3/design_1_auto_ds_9_in_context.xdc] for cell 'design_1_i/microblaze_0_axi_periph/m03_couplers/auto_ds'
Finished Parsing XDC File [f:/vivado_project/nexys_port_game_mb/nexys_port_game_mb.srcs/sources_1/bd/design_1/ip/design_1_auto_ds_3/design_1_auto_ds_3/design_1_auto_ds_9_in_context.xdc] for cell 'design_1_i/microblaze_0_axi_periph/m03_couplers/auto_ds'
Parsing XDC File [f:/vivado_project/nexys_port_game_mb/nexys_port_game_mb.srcs/sources_1/bd/design_1/ip/design_1_auto_pc_2/design_1_auto_pc_2/design_1_auto_pc_6_in_context.xdc] for cell 'design_1_i/microblaze_0_axi_periph/m03_couplers/auto_pc'
Finished Parsing XDC File [f:/vivado_project/nexys_port_game_mb/nexys_port_game_mb.srcs/sources_1/bd/design_1/ip/design_1_auto_pc_2/design_1_auto_pc_2/design_1_auto_pc_6_in_context.xdc] for cell 'design_1_i/microblaze_0_axi_periph/m03_couplers/auto_pc'
Parsing XDC File [f:/vivado_project/nexys_port_game_mb/nexys_port_game_mb.srcs/sources_1/bd/design_1/ip/design_1_auto_cc_0/design_1_auto_cc_0/design_1_auto_cc_0_in_context.xdc] for cell 'design_1_i/microblaze_0_axi_periph/m04_couplers/auto_cc'
Finished Parsing XDC File [f:/vivado_project/nexys_port_game_mb/nexys_port_game_mb.srcs/sources_1/bd/design_1/ip/design_1_auto_cc_0/design_1_auto_cc_0/design_1_auto_cc_0_in_context.xdc] for cell 'design_1_i/microblaze_0_axi_periph/m04_couplers/auto_cc'
Parsing XDC File [f:/vivado_project/nexys_port_game_mb/nexys_port_game_mb.srcs/sources_1/bd/design_1/ip/design_1_auto_ds_4/design_1_auto_ds_4/design_1_auto_ds_9_in_context.xdc] for cell 'design_1_i/microblaze_0_axi_periph/m05_couplers/auto_ds'
Finished Parsing XDC File [f:/vivado_project/nexys_port_game_mb/nexys_port_game_mb.srcs/sources_1/bd/design_1/ip/design_1_auto_ds_4/design_1_auto_ds_4/design_1_auto_ds_9_in_context.xdc] for cell 'design_1_i/microblaze_0_axi_periph/m05_couplers/auto_ds'
Parsing XDC File [f:/vivado_project/nexys_port_game_mb/nexys_port_game_mb.srcs/sources_1/bd/design_1/ip/design_1_auto_pc_3/design_1_auto_pc_3/design_1_auto_pc_6_in_context.xdc] for cell 'design_1_i/microblaze_0_axi_periph/m05_couplers/auto_pc'
Finished Parsing XDC File [f:/vivado_project/nexys_port_game_mb/nexys_port_game_mb.srcs/sources_1/bd/design_1/ip/design_1_auto_pc_3/design_1_auto_pc_3/design_1_auto_pc_6_in_context.xdc] for cell 'design_1_i/microblaze_0_axi_periph/m05_couplers/auto_pc'
Parsing XDC File [f:/vivado_project/nexys_port_game_mb/nexys_port_game_mb.srcs/sources_1/bd/design_1/ip/design_1_auto_ds_5/design_1_auto_ds_5/design_1_auto_ds_9_in_context.xdc] for cell 'design_1_i/microblaze_0_axi_periph/m06_couplers/auto_ds'
Finished Parsing XDC File [f:/vivado_project/nexys_port_game_mb/nexys_port_game_mb.srcs/sources_1/bd/design_1/ip/design_1_auto_ds_5/design_1_auto_ds_5/design_1_auto_ds_9_in_context.xdc] for cell 'design_1_i/microblaze_0_axi_periph/m06_couplers/auto_ds'
Parsing XDC File [f:/vivado_project/nexys_port_game_mb/nexys_port_game_mb.srcs/sources_1/bd/design_1/ip/design_1_auto_pc_4/design_1_auto_pc_4/design_1_auto_pc_6_in_context.xdc] for cell 'design_1_i/microblaze_0_axi_periph/m06_couplers/auto_pc'
Finished Parsing XDC File [f:/vivado_project/nexys_port_game_mb/nexys_port_game_mb.srcs/sources_1/bd/design_1/ip/design_1_auto_pc_4/design_1_auto_pc_4/design_1_auto_pc_6_in_context.xdc] for cell 'design_1_i/microblaze_0_axi_periph/m06_couplers/auto_pc'
Parsing XDC File [f:/vivado_project/nexys_port_game_mb/nexys_port_game_mb.srcs/sources_1/bd/design_1/ip/design_1_auto_ds_6/design_1_auto_ds_6/design_1_auto_ds_9_in_context.xdc] for cell 'design_1_i/microblaze_0_axi_periph/m07_couplers/auto_ds'
Finished Parsing XDC File [f:/vivado_project/nexys_port_game_mb/nexys_port_game_mb.srcs/sources_1/bd/design_1/ip/design_1_auto_ds_6/design_1_auto_ds_6/design_1_auto_ds_9_in_context.xdc] for cell 'design_1_i/microblaze_0_axi_periph/m07_couplers/auto_ds'
Parsing XDC File [f:/vivado_project/nexys_port_game_mb/nexys_port_game_mb.srcs/sources_1/bd/design_1/ip/design_1_auto_pc_5/design_1_auto_pc_5/design_1_auto_pc_6_in_context.xdc] for cell 'design_1_i/microblaze_0_axi_periph/m07_couplers/auto_pc'
Finished Parsing XDC File [f:/vivado_project/nexys_port_game_mb/nexys_port_game_mb.srcs/sources_1/bd/design_1/ip/design_1_auto_pc_5/design_1_auto_pc_5/design_1_auto_pc_6_in_context.xdc] for cell 'design_1_i/microblaze_0_axi_periph/m07_couplers/auto_pc'
Parsing XDC File [f:/vivado_project/nexys_port_game_mb/nexys_port_game_mb.srcs/sources_1/bd/design_1/ip/design_1_auto_ds_7/design_1_auto_ds_7/design_1_auto_ds_9_in_context.xdc] for cell 'design_1_i/microblaze_0_axi_periph/m08_couplers/auto_ds'
Finished Parsing XDC File [f:/vivado_project/nexys_port_game_mb/nexys_port_game_mb.srcs/sources_1/bd/design_1/ip/design_1_auto_ds_7/design_1_auto_ds_7/design_1_auto_ds_9_in_context.xdc] for cell 'design_1_i/microblaze_0_axi_periph/m08_couplers/auto_ds'
Parsing XDC File [f:/vivado_project/nexys_port_game_mb/nexys_port_game_mb.srcs/sources_1/bd/design_1/ip/design_1_auto_pc_6/design_1_auto_pc_6/design_1_auto_pc_6_in_context.xdc] for cell 'design_1_i/microblaze_0_axi_periph/m08_couplers/auto_pc'
Finished Parsing XDC File [f:/vivado_project/nexys_port_game_mb/nexys_port_game_mb.srcs/sources_1/bd/design_1/ip/design_1_auto_pc_6/design_1_auto_pc_6/design_1_auto_pc_6_in_context.xdc] for cell 'design_1_i/microblaze_0_axi_periph/m08_couplers/auto_pc'
Parsing XDC File [f:/vivado_project/nexys_port_game_mb/nexys_port_game_mb.srcs/sources_1/bd/design_1/ip/design_1_auto_ds_8/design_1_auto_ds_8/design_1_auto_ds_9_in_context.xdc] for cell 'design_1_i/microblaze_0_axi_periph/m09_couplers/auto_ds'
Finished Parsing XDC File [f:/vivado_project/nexys_port_game_mb/nexys_port_game_mb.srcs/sources_1/bd/design_1/ip/design_1_auto_ds_8/design_1_auto_ds_8/design_1_auto_ds_9_in_context.xdc] for cell 'design_1_i/microblaze_0_axi_periph/m09_couplers/auto_ds'
Parsing XDC File [f:/vivado_project/nexys_port_game_mb/nexys_port_game_mb.srcs/sources_1/bd/design_1/ip/design_1_auto_pc_7/design_1_auto_pc_7/design_1_auto_pc_6_in_context.xdc] for cell 'design_1_i/microblaze_0_axi_periph/m09_couplers/auto_pc'
Finished Parsing XDC File [f:/vivado_project/nexys_port_game_mb/nexys_port_game_mb.srcs/sources_1/bd/design_1/ip/design_1_auto_pc_7/design_1_auto_pc_7/design_1_auto_pc_6_in_context.xdc] for cell 'design_1_i/microblaze_0_axi_periph/m09_couplers/auto_pc'
Parsing XDC File [f:/vivado_project/nexys_port_game_mb/nexys_port_game_mb.srcs/sources_1/bd/design_1/ip/design_1_auto_ds_9/design_1_auto_ds_9/design_1_auto_ds_9_in_context.xdc] for cell 'design_1_i/microblaze_0_axi_periph/m10_couplers/auto_ds'
Finished Parsing XDC File [f:/vivado_project/nexys_port_game_mb/nexys_port_game_mb.srcs/sources_1/bd/design_1/ip/design_1_auto_ds_9/design_1_auto_ds_9/design_1_auto_ds_9_in_context.xdc] for cell 'design_1_i/microblaze_0_axi_periph/m10_couplers/auto_ds'
Parsing XDC File [f:/vivado_project/nexys_port_game_mb/nexys_port_game_mb.srcs/sources_1/bd/design_1/ip/design_1_auto_pc_8/design_1_auto_pc_8/design_1_auto_pc_6_in_context.xdc] for cell 'design_1_i/microblaze_0_axi_periph/m10_couplers/auto_pc'
Finished Parsing XDC File [f:/vivado_project/nexys_port_game_mb/nexys_port_game_mb.srcs/sources_1/bd/design_1/ip/design_1_auto_pc_8/design_1_auto_pc_8/design_1_auto_pc_6_in_context.xdc] for cell 'design_1_i/microblaze_0_axi_periph/m10_couplers/auto_pc'
Parsing XDC File [F:/vivado_project/nexys_port_game_mb/nexys_port_game_mb.srcs/constrs_1/new/constr.xdc]
Finished Parsing XDC File [F:/vivado_project/nexys_port_game_mb/nexys_port_game_mb.srcs/constrs_1/new/constr.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [F:/vivado_project/nexys_port_game_mb/nexys_port_game_mb.srcs/constrs_1/new/constr.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/design_1_wrapper_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/design_1_wrapper_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Parsing XDC File [F:/vivado_project/nexys_port_game_mb/nexys_port_game_mb.runs/synth_1/dont_touch.xdc]
Finished Parsing XDC File [F:/vivado_project/nexys_port_game_mb/nexys_port_game_mb.runs/synth_1/dont_touch.xdc]
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1101.723 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.020 . Memory (MB): peak = 1101.723 ; gain = 0.000
WARNING: [Timing 38-316] Clock period '20.000' specified during out-of-context synthesis of instance 'design_1_i/axi_bram_ctrl_0_bram' at clock pin 'clka' is different from the actual clock period '8.333', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '10.000' specified during out-of-context synthesis of instance 'design_1_i/axi_gpio_leds' at clock pin 's_axi_aclk' is different from the actual clock period '8.333', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '20.000' specified during out-of-context synthesis of instance 'design_1_i/microblaze_0_local_memory/lmb_bram' at clock pin 'clka' is different from the actual clock period '8.333', this can lead to different synthesis results.
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:14 ; elapsed = 00:00:15 . Memory (MB): peak = 1103.984 ; gain = 398.613
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a100tcsg324-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:14 ; elapsed = 00:00:15 . Memory (MB): peak = 1103.984 ; gain = 398.613
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property IO_BUFFER_TYPE = NONE for clk_100MHz. (constraint file  f:/vivado_project/nexys_port_game_mb/nexys_port_game_mb.srcs/sources_1/bd/design_1/ip/design_1_clk_wiz_1_0/design_1_clk_wiz_1_0/design_1_clk_wiz_1_0_in_context.xdc, line 6).
Applied set_property CLOCK_BUFFER_TYPE = NONE for clk_100MHz. (constraint file  f:/vivado_project/nexys_port_game_mb/nexys_port_game_mb.srcs/sources_1/bd/design_1/ip/design_1_clk_wiz_1_0/design_1_clk_wiz_1_0/design_1_clk_wiz_1_0_in_context.xdc, line 7).
Applied set_property IO_BUFFER_TYPE = NONE for DDR2_addr[0]. (constraint file  f:/vivado_project/nexys_port_game_mb/nexys_port_game_mb.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/design_1_mig_7series_0_0_in_context.xdc, line 2).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR2_addr[0]. (constraint file  f:/vivado_project/nexys_port_game_mb/nexys_port_game_mb.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/design_1_mig_7series_0_0_in_context.xdc, line 3).
Applied set_property IO_BUFFER_TYPE = NONE for DDR2_addr[10]. (constraint file  f:/vivado_project/nexys_port_game_mb/nexys_port_game_mb.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/design_1_mig_7series_0_0_in_context.xdc, line 4).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR2_addr[10]. (constraint file  f:/vivado_project/nexys_port_game_mb/nexys_port_game_mb.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/design_1_mig_7series_0_0_in_context.xdc, line 5).
Applied set_property IO_BUFFER_TYPE = NONE for DDR2_addr[11]. (constraint file  f:/vivado_project/nexys_port_game_mb/nexys_port_game_mb.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/design_1_mig_7series_0_0_in_context.xdc, line 6).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR2_addr[11]. (constraint file  f:/vivado_project/nexys_port_game_mb/nexys_port_game_mb.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/design_1_mig_7series_0_0_in_context.xdc, line 7).
Applied set_property IO_BUFFER_TYPE = NONE for DDR2_addr[12]. (constraint file  f:/vivado_project/nexys_port_game_mb/nexys_port_game_mb.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/design_1_mig_7series_0_0_in_context.xdc, line 8).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR2_addr[12]. (constraint file  f:/vivado_project/nexys_port_game_mb/nexys_port_game_mb.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/design_1_mig_7series_0_0_in_context.xdc, line 9).
Applied set_property IO_BUFFER_TYPE = NONE for DDR2_addr[1]. (constraint file  f:/vivado_project/nexys_port_game_mb/nexys_port_game_mb.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/design_1_mig_7series_0_0_in_context.xdc, line 10).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR2_addr[1]. (constraint file  f:/vivado_project/nexys_port_game_mb/nexys_port_game_mb.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/design_1_mig_7series_0_0_in_context.xdc, line 11).
Applied set_property IO_BUFFER_TYPE = NONE for DDR2_addr[2]. (constraint file  f:/vivado_project/nexys_port_game_mb/nexys_port_game_mb.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/design_1_mig_7series_0_0_in_context.xdc, line 12).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR2_addr[2]. (constraint file  f:/vivado_project/nexys_port_game_mb/nexys_port_game_mb.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/design_1_mig_7series_0_0_in_context.xdc, line 13).
Applied set_property IO_BUFFER_TYPE = NONE for DDR2_addr[3]. (constraint file  f:/vivado_project/nexys_port_game_mb/nexys_port_game_mb.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/design_1_mig_7series_0_0_in_context.xdc, line 14).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR2_addr[3]. (constraint file  f:/vivado_project/nexys_port_game_mb/nexys_port_game_mb.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/design_1_mig_7series_0_0_in_context.xdc, line 15).
Applied set_property IO_BUFFER_TYPE = NONE for DDR2_addr[4]. (constraint file  f:/vivado_project/nexys_port_game_mb/nexys_port_game_mb.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/design_1_mig_7series_0_0_in_context.xdc, line 16).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR2_addr[4]. (constraint file  f:/vivado_project/nexys_port_game_mb/nexys_port_game_mb.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/design_1_mig_7series_0_0_in_context.xdc, line 17).
Applied set_property IO_BUFFER_TYPE = NONE for DDR2_addr[5]. (constraint file  f:/vivado_project/nexys_port_game_mb/nexys_port_game_mb.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/design_1_mig_7series_0_0_in_context.xdc, line 18).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR2_addr[5]. (constraint file  f:/vivado_project/nexys_port_game_mb/nexys_port_game_mb.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/design_1_mig_7series_0_0_in_context.xdc, line 19).
Applied set_property IO_BUFFER_TYPE = NONE for DDR2_addr[6]. (constraint file  f:/vivado_project/nexys_port_game_mb/nexys_port_game_mb.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/design_1_mig_7series_0_0_in_context.xdc, line 20).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR2_addr[6]. (constraint file  f:/vivado_project/nexys_port_game_mb/nexys_port_game_mb.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/design_1_mig_7series_0_0_in_context.xdc, line 21).
Applied set_property IO_BUFFER_TYPE = NONE for DDR2_addr[7]. (constraint file  f:/vivado_project/nexys_port_game_mb/nexys_port_game_mb.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/design_1_mig_7series_0_0_in_context.xdc, line 22).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR2_addr[7]. (constraint file  f:/vivado_project/nexys_port_game_mb/nexys_port_game_mb.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/design_1_mig_7series_0_0_in_context.xdc, line 23).
Applied set_property IO_BUFFER_TYPE = NONE for DDR2_addr[8]. (constraint file  f:/vivado_project/nexys_port_game_mb/nexys_port_game_mb.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/design_1_mig_7series_0_0_in_context.xdc, line 24).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR2_addr[8]. (constraint file  f:/vivado_project/nexys_port_game_mb/nexys_port_game_mb.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/design_1_mig_7series_0_0_in_context.xdc, line 25).
Applied set_property IO_BUFFER_TYPE = NONE for DDR2_addr[9]. (constraint file  f:/vivado_project/nexys_port_game_mb/nexys_port_game_mb.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/design_1_mig_7series_0_0_in_context.xdc, line 26).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR2_addr[9]. (constraint file  f:/vivado_project/nexys_port_game_mb/nexys_port_game_mb.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/design_1_mig_7series_0_0_in_context.xdc, line 27).
Applied set_property IO_BUFFER_TYPE = NONE for DDR2_ba[0]. (constraint file  f:/vivado_project/nexys_port_game_mb/nexys_port_game_mb.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/design_1_mig_7series_0_0_in_context.xdc, line 28).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR2_ba[0]. (constraint file  f:/vivado_project/nexys_port_game_mb/nexys_port_game_mb.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/design_1_mig_7series_0_0_in_context.xdc, line 29).
Applied set_property IO_BUFFER_TYPE = NONE for DDR2_ba[1]. (constraint file  f:/vivado_project/nexys_port_game_mb/nexys_port_game_mb.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/design_1_mig_7series_0_0_in_context.xdc, line 30).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR2_ba[1]. (constraint file  f:/vivado_project/nexys_port_game_mb/nexys_port_game_mb.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/design_1_mig_7series_0_0_in_context.xdc, line 31).
Applied set_property IO_BUFFER_TYPE = NONE for DDR2_ba[2]. (constraint file  f:/vivado_project/nexys_port_game_mb/nexys_port_game_mb.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/design_1_mig_7series_0_0_in_context.xdc, line 32).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR2_ba[2]. (constraint file  f:/vivado_project/nexys_port_game_mb/nexys_port_game_mb.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/design_1_mig_7series_0_0_in_context.xdc, line 33).
Applied set_property IO_BUFFER_TYPE = NONE for DDR2_cas_n. (constraint file  f:/vivado_project/nexys_port_game_mb/nexys_port_game_mb.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/design_1_mig_7series_0_0_in_context.xdc, line 34).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR2_cas_n. (constraint file  f:/vivado_project/nexys_port_game_mb/nexys_port_game_mb.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/design_1_mig_7series_0_0_in_context.xdc, line 35).
Applied set_property IO_BUFFER_TYPE = NONE for DDR2_ck_n[0]. (constraint file  f:/vivado_project/nexys_port_game_mb/nexys_port_game_mb.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/design_1_mig_7series_0_0_in_context.xdc, line 36).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR2_ck_n[0]. (constraint file  f:/vivado_project/nexys_port_game_mb/nexys_port_game_mb.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/design_1_mig_7series_0_0_in_context.xdc, line 37).
Applied set_property IO_BUFFER_TYPE = NONE for DDR2_ck_p[0]. (constraint file  f:/vivado_project/nexys_port_game_mb/nexys_port_game_mb.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/design_1_mig_7series_0_0_in_context.xdc, line 38).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR2_ck_p[0]. (constraint file  f:/vivado_project/nexys_port_game_mb/nexys_port_game_mb.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/design_1_mig_7series_0_0_in_context.xdc, line 39).
Applied set_property IO_BUFFER_TYPE = NONE for DDR2_cke[0]. (constraint file  f:/vivado_project/nexys_port_game_mb/nexys_port_game_mb.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/design_1_mig_7series_0_0_in_context.xdc, line 40).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR2_cke[0]. (constraint file  f:/vivado_project/nexys_port_game_mb/nexys_port_game_mb.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/design_1_mig_7series_0_0_in_context.xdc, line 41).
Applied set_property IO_BUFFER_TYPE = NONE for DDR2_cs_n[0]. (constraint file  f:/vivado_project/nexys_port_game_mb/nexys_port_game_mb.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/design_1_mig_7series_0_0_in_context.xdc, line 42).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR2_cs_n[0]. (constraint file  f:/vivado_project/nexys_port_game_mb/nexys_port_game_mb.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/design_1_mig_7series_0_0_in_context.xdc, line 43).
Applied set_property IO_BUFFER_TYPE = NONE for DDR2_dm[0]. (constraint file  f:/vivado_project/nexys_port_game_mb/nexys_port_game_mb.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/design_1_mig_7series_0_0_in_context.xdc, line 44).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR2_dm[0]. (constraint file  f:/vivado_project/nexys_port_game_mb/nexys_port_game_mb.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/design_1_mig_7series_0_0_in_context.xdc, line 45).
Applied set_property IO_BUFFER_TYPE = NONE for DDR2_dm[1]. (constraint file  f:/vivado_project/nexys_port_game_mb/nexys_port_game_mb.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/design_1_mig_7series_0_0_in_context.xdc, line 46).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR2_dm[1]. (constraint file  f:/vivado_project/nexys_port_game_mb/nexys_port_game_mb.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/design_1_mig_7series_0_0_in_context.xdc, line 47).
Applied set_property IO_BUFFER_TYPE = NONE for DDR2_dq[0]. (constraint file  f:/vivado_project/nexys_port_game_mb/nexys_port_game_mb.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/design_1_mig_7series_0_0_in_context.xdc, line 48).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR2_dq[0]. (constraint file  f:/vivado_project/nexys_port_game_mb/nexys_port_game_mb.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/design_1_mig_7series_0_0_in_context.xdc, line 49).
Applied set_property IO_BUFFER_TYPE = NONE for DDR2_dq[10]. (constraint file  f:/vivado_project/nexys_port_game_mb/nexys_port_game_mb.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/design_1_mig_7series_0_0_in_context.xdc, line 50).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR2_dq[10]. (constraint file  f:/vivado_project/nexys_port_game_mb/nexys_port_game_mb.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/design_1_mig_7series_0_0_in_context.xdc, line 51).
Applied set_property IO_BUFFER_TYPE = NONE for DDR2_dq[11]. (constraint file  f:/vivado_project/nexys_port_game_mb/nexys_port_game_mb.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/design_1_mig_7series_0_0_in_context.xdc, line 52).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR2_dq[11]. (constraint file  f:/vivado_project/nexys_port_game_mb/nexys_port_game_mb.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/design_1_mig_7series_0_0_in_context.xdc, line 53).
Applied set_property IO_BUFFER_TYPE = NONE for DDR2_dq[12]. (constraint file  f:/vivado_project/nexys_port_game_mb/nexys_port_game_mb.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/design_1_mig_7series_0_0_in_context.xdc, line 54).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR2_dq[12]. (constraint file  f:/vivado_project/nexys_port_game_mb/nexys_port_game_mb.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/design_1_mig_7series_0_0_in_context.xdc, line 55).
Applied set_property IO_BUFFER_TYPE = NONE for DDR2_dq[13]. (constraint file  f:/vivado_project/nexys_port_game_mb/nexys_port_game_mb.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/design_1_mig_7series_0_0_in_context.xdc, line 56).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR2_dq[13]. (constraint file  f:/vivado_project/nexys_port_game_mb/nexys_port_game_mb.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/design_1_mig_7series_0_0_in_context.xdc, line 57).
Applied set_property IO_BUFFER_TYPE = NONE for DDR2_dq[14]. (constraint file  f:/vivado_project/nexys_port_game_mb/nexys_port_game_mb.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/design_1_mig_7series_0_0_in_context.xdc, line 58).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR2_dq[14]. (constraint file  f:/vivado_project/nexys_port_game_mb/nexys_port_game_mb.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/design_1_mig_7series_0_0_in_context.xdc, line 59).
Applied set_property IO_BUFFER_TYPE = NONE for DDR2_dq[15]. (constraint file  f:/vivado_project/nexys_port_game_mb/nexys_port_game_mb.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/design_1_mig_7series_0_0_in_context.xdc, line 60).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR2_dq[15]. (constraint file  f:/vivado_project/nexys_port_game_mb/nexys_port_game_mb.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/design_1_mig_7series_0_0_in_context.xdc, line 61).
Applied set_property IO_BUFFER_TYPE = NONE for DDR2_dq[1]. (constraint file  f:/vivado_project/nexys_port_game_mb/nexys_port_game_mb.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/design_1_mig_7series_0_0_in_context.xdc, line 62).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR2_dq[1]. (constraint file  f:/vivado_project/nexys_port_game_mb/nexys_port_game_mb.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/design_1_mig_7series_0_0_in_context.xdc, line 63).
Applied set_property IO_BUFFER_TYPE = NONE for DDR2_dq[2]. (constraint file  f:/vivado_project/nexys_port_game_mb/nexys_port_game_mb.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/design_1_mig_7series_0_0_in_context.xdc, line 64).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR2_dq[2]. (constraint file  f:/vivado_project/nexys_port_game_mb/nexys_port_game_mb.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/design_1_mig_7series_0_0_in_context.xdc, line 65).
Applied set_property IO_BUFFER_TYPE = NONE for DDR2_dq[3]. (constraint file  f:/vivado_project/nexys_port_game_mb/nexys_port_game_mb.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/design_1_mig_7series_0_0_in_context.xdc, line 66).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR2_dq[3]. (constraint file  f:/vivado_project/nexys_port_game_mb/nexys_port_game_mb.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/design_1_mig_7series_0_0_in_context.xdc, line 67).
Applied set_property IO_BUFFER_TYPE = NONE for DDR2_dq[4]. (constraint file  f:/vivado_project/nexys_port_game_mb/nexys_port_game_mb.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/design_1_mig_7series_0_0_in_context.xdc, line 68).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR2_dq[4]. (constraint file  f:/vivado_project/nexys_port_game_mb/nexys_port_game_mb.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/design_1_mig_7series_0_0_in_context.xdc, line 69).
Applied set_property IO_BUFFER_TYPE = NONE for DDR2_dq[5]. (constraint file  f:/vivado_project/nexys_port_game_mb/nexys_port_game_mb.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/design_1_mig_7series_0_0_in_context.xdc, line 70).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR2_dq[5]. (constraint file  f:/vivado_project/nexys_port_game_mb/nexys_port_game_mb.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/design_1_mig_7series_0_0_in_context.xdc, line 71).
Applied set_property IO_BUFFER_TYPE = NONE for DDR2_dq[6]. (constraint file  f:/vivado_project/nexys_port_game_mb/nexys_port_game_mb.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/design_1_mig_7series_0_0_in_context.xdc, line 72).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR2_dq[6]. (constraint file  f:/vivado_project/nexys_port_game_mb/nexys_port_game_mb.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/design_1_mig_7series_0_0_in_context.xdc, line 73).
Applied set_property IO_BUFFER_TYPE = NONE for DDR2_dq[7]. (constraint file  f:/vivado_project/nexys_port_game_mb/nexys_port_game_mb.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/design_1_mig_7series_0_0_in_context.xdc, line 74).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR2_dq[7]. (constraint file  f:/vivado_project/nexys_port_game_mb/nexys_port_game_mb.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/design_1_mig_7series_0_0_in_context.xdc, line 75).
Applied set_property IO_BUFFER_TYPE = NONE for DDR2_dq[8]. (constraint file  f:/vivado_project/nexys_port_game_mb/nexys_port_game_mb.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/design_1_mig_7series_0_0_in_context.xdc, line 76).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR2_dq[8]. (constraint file  f:/vivado_project/nexys_port_game_mb/nexys_port_game_mb.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/design_1_mig_7series_0_0_in_context.xdc, line 77).
Applied set_property IO_BUFFER_TYPE = NONE for DDR2_dq[9]. (constraint file  f:/vivado_project/nexys_port_game_mb/nexys_port_game_mb.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/design_1_mig_7series_0_0_in_context.xdc, line 78).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR2_dq[9]. (constraint file  f:/vivado_project/nexys_port_game_mb/nexys_port_game_mb.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/design_1_mig_7series_0_0_in_context.xdc, line 79).
Applied set_property IO_BUFFER_TYPE = NONE for DDR2_dqs_n[0]. (constraint file  f:/vivado_project/nexys_port_game_mb/nexys_port_game_mb.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/design_1_mig_7series_0_0_in_context.xdc, line 80).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR2_dqs_n[0]. (constraint file  f:/vivado_project/nexys_port_game_mb/nexys_port_game_mb.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/design_1_mig_7series_0_0_in_context.xdc, line 81).
Applied set_property IO_BUFFER_TYPE = NONE for DDR2_dqs_n[1]. (constraint file  f:/vivado_project/nexys_port_game_mb/nexys_port_game_mb.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/design_1_mig_7series_0_0_in_context.xdc, line 82).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR2_dqs_n[1]. (constraint file  f:/vivado_project/nexys_port_game_mb/nexys_port_game_mb.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/design_1_mig_7series_0_0_in_context.xdc, line 83).
Applied set_property IO_BUFFER_TYPE = NONE for DDR2_dqs_p[0]. (constraint file  f:/vivado_project/nexys_port_game_mb/nexys_port_game_mb.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/design_1_mig_7series_0_0_in_context.xdc, line 84).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR2_dqs_p[0]. (constraint file  f:/vivado_project/nexys_port_game_mb/nexys_port_game_mb.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/design_1_mig_7series_0_0_in_context.xdc, line 85).
Applied set_property IO_BUFFER_TYPE = NONE for DDR2_dqs_p[1]. (constraint file  f:/vivado_project/nexys_port_game_mb/nexys_port_game_mb.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/design_1_mig_7series_0_0_in_context.xdc, line 86).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR2_dqs_p[1]. (constraint file  f:/vivado_project/nexys_port_game_mb/nexys_port_game_mb.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/design_1_mig_7series_0_0_in_context.xdc, line 87).
Applied set_property IO_BUFFER_TYPE = NONE for DDR2_odt[0]. (constraint file  f:/vivado_project/nexys_port_game_mb/nexys_port_game_mb.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/design_1_mig_7series_0_0_in_context.xdc, line 88).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR2_odt[0]. (constraint file  f:/vivado_project/nexys_port_game_mb/nexys_port_game_mb.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/design_1_mig_7series_0_0_in_context.xdc, line 89).
Applied set_property IO_BUFFER_TYPE = NONE for DDR2_ras_n. (constraint file  f:/vivado_project/nexys_port_game_mb/nexys_port_game_mb.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/design_1_mig_7series_0_0_in_context.xdc, line 90).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR2_ras_n. (constraint file  f:/vivado_project/nexys_port_game_mb/nexys_port_game_mb.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/design_1_mig_7series_0_0_in_context.xdc, line 91).
Applied set_property IO_BUFFER_TYPE = NONE for DDR2_we_n. (constraint file  f:/vivado_project/nexys_port_game_mb/nexys_port_game_mb.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/design_1_mig_7series_0_0_in_context.xdc, line 92).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR2_we_n. (constraint file  f:/vivado_project/nexys_port_game_mb/nexys_port_game_mb.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/design_1_mig_7series_0_0_in_context.xdc, line 93).
Applied set_property DONT_TOUCH = true for design_1_i. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/microblaze_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/microblaze_0_local_memory/dlmb_v10. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/microblaze_0_local_memory/ilmb_v10. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/microblaze_0_local_memory/dlmb_bram_if_cntlr. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/microblaze_0_local_memory/ilmb_bram_if_cntlr. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/microblaze_0_local_memory/lmb_bram. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/clk_wiz_1. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/rst_clk_wiz_1_100M. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/axi_uartlite_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/microblaze_0_axi_periph. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/xlconstant_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/microblaze_0_axi_periph/xbar. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/top_to_vga_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/axis_data_fifo_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/axis_dwidth_converter_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/axi_dma_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/axi_bram_ctrl_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/axi_bram_ctrl_0_bram. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/axi_intc_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/mig_7series_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/rst_mig_7series_0_81M. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/xlconstant_1. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/mdm_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/any_reg_space_timer. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/axi_gpio_leds. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/key_driver_pb_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/axi_dma_Acselerarot. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/accelerator_Blit1to2_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/axis_data_fifo_1. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/microblaze_0_axi_periph/s00_couplers/auto_pc. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/microblaze_0_axi_periph/s00_couplers/auto_us. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/microblaze_0_axi_periph/s01_couplers/auto_us. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/microblaze_0_axi_periph/s02_couplers/auto_pc. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/microblaze_0_axi_periph/s02_couplers/auto_us. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/microblaze_0_axi_periph/s03_couplers/auto_us. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/microblaze_0_axi_periph/s04_couplers/auto_us. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/microblaze_0_axi_periph/s05_couplers/auto_us. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/microblaze_0_axi_periph/s06_couplers/auto_us_df. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/microblaze_0_axi_periph/s07_couplers/auto_us_df. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/microblaze_0_axi_periph/m00_couplers/auto_ds. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/microblaze_0_axi_periph/m00_couplers/auto_pc. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/microblaze_0_axi_periph/m01_couplers/auto_ds. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/microblaze_0_axi_periph/m02_couplers/auto_ds. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/microblaze_0_axi_periph/m02_couplers/auto_pc. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/microblaze_0_axi_periph/m03_couplers/auto_ds. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/microblaze_0_axi_periph/m03_couplers/auto_pc. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/microblaze_0_axi_periph/m04_couplers/auto_cc. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/microblaze_0_axi_periph/m05_couplers/auto_ds. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/microblaze_0_axi_periph/m05_couplers/auto_pc. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/microblaze_0_axi_periph/m06_couplers/auto_ds. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/microblaze_0_axi_periph/m06_couplers/auto_pc. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/microblaze_0_axi_periph/m07_couplers/auto_ds. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/microblaze_0_axi_periph/m07_couplers/auto_pc. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/microblaze_0_axi_periph/m08_couplers/auto_ds. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/microblaze_0_axi_periph/m08_couplers/auto_pc. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/microblaze_0_axi_periph/m09_couplers/auto_ds. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/microblaze_0_axi_periph/m09_couplers/auto_pc. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/microblaze_0_axi_periph/m10_couplers/auto_ds. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/microblaze_0_axi_periph/m10_couplers/auto_pc. (constraint file  auto generated constraint, line ).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:15 ; elapsed = 00:00:16 . Memory (MB): peak = 1103.984 ; gain = 398.613
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:15 ; elapsed = 00:00:16 . Memory (MB): peak = 1103.984 ; gain = 398.613
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 240 (col length:80)
BRAMs: 270 (col length: RAMB18 80 RAMB36 40)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
WARNING: [Synth 8-3331] design design_1_microblaze_0_axi_periph_0 has unconnected port M00_ACLK
WARNING: [Synth 8-3331] design design_1_microblaze_0_axi_periph_0 has unconnected port M00_ARESETN
WARNING: [Synth 8-3331] design design_1_microblaze_0_axi_periph_0 has unconnected port M01_ACLK
WARNING: [Synth 8-3331] design design_1_microblaze_0_axi_periph_0 has unconnected port M01_ARESETN
WARNING: [Synth 8-3331] design design_1_microblaze_0_axi_periph_0 has unconnected port M02_ACLK
WARNING: [Synth 8-3331] design design_1_microblaze_0_axi_periph_0 has unconnected port M02_ARESETN
WARNING: [Synth 8-3331] design design_1_microblaze_0_axi_periph_0 has unconnected port M03_ACLK
WARNING: [Synth 8-3331] design design_1_microblaze_0_axi_periph_0 has unconnected port M03_ARESETN
WARNING: [Synth 8-3331] design design_1_microblaze_0_axi_periph_0 has unconnected port M05_ACLK
WARNING: [Synth 8-3331] design design_1_microblaze_0_axi_periph_0 has unconnected port M05_ARESETN
WARNING: [Synth 8-3331] design design_1_microblaze_0_axi_periph_0 has unconnected port M06_ACLK
WARNING: [Synth 8-3331] design design_1_microblaze_0_axi_periph_0 has unconnected port M06_ARESETN
WARNING: [Synth 8-3331] design design_1_microblaze_0_axi_periph_0 has unconnected port M07_ACLK
WARNING: [Synth 8-3331] design design_1_microblaze_0_axi_periph_0 has unconnected port M07_ARESETN
INFO: [Common 17-14] Message 'Synth 8-3331' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:17 ; elapsed = 00:00:18 . Memory (MB): peak = 1103.984 ; gain = 398.613
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
INFO: [Synth 8-5578] Moved timing constraint from pin 'design_1_i/microblaze_0_local_memory/dlmb_bram_if_cntlr/BRAM_Clk_A' to pin 'design_1_i/microblaze_0_local_memory/dlmb_bram_if_cntlr/bbstub_BRAM_Clk_A/O'
INFO: [Synth 8-5578] Moved timing constraint from pin 'design_1_i/microblaze_0_local_memory/ilmb_bram_if_cntlr/BRAM_Clk_A' to pin 'design_1_i/microblaze_0_local_memory/ilmb_bram_if_cntlr/bbstub_BRAM_Clk_A/O'
INFO: [Synth 8-5578] Moved timing constraint from pin 'design_1_i/clk_wiz_1/clk_out1' to pin 'design_1_i/clk_wiz_1/bbstub_clk_out1/O'
INFO: [Synth 8-5578] Moved timing constraint from pin 'design_1_i/clk_wiz_1/clk_out100' to pin 'design_1_i/clk_wiz_1/bbstub_clk_out100/O'
INFO: [Synth 8-5578] Moved timing constraint from pin 'design_1_i/clk_wiz_1/clk_out200' to pin 'design_1_i/clk_wiz_1/bbstub_clk_out200/O'
INFO: [Synth 8-5578] Moved timing constraint from pin 'design_1_i/clk_wiz_1/clk_out25' to pin 'design_1_i/clk_wiz_1/bbstub_clk_out25/O'
INFO: [Synth 8-5578] Moved timing constraint from pin 'design_1_i/axi_bram_ctrl_0/bram_clk_a' to pin 'design_1_i/axi_bram_ctrl_0/bbstub_bram_clk_a/O'
INFO: [Synth 8-5578] Moved timing constraint from pin 'design_1_i/axi_bram_ctrl_0/bram_clk_b' to pin 'design_1_i/axi_bram_ctrl_0/bbstub_bram_clk_b/O'
INFO: [Synth 8-5578] Moved timing constraint from pin 'design_1_i/mig_7series_0/ui_clk' to pin 'design_1_i/mig_7series_0/bbstub_ui_clk/O'
INFO: [Synth 8-5578] Moved timing constraint from pin 'design_1_i/mdm_0/Dbg_Clk_0' to pin 'design_1_i/mdm_0/bbstub_Dbg_Clk_0/O'
INFO: [Synth 8-5578] Moved timing constraint from pin 'design_1_i/mdm_0/Dbg_Update_0' to pin 'design_1_i/mdm_0/bbstub_Dbg_Update_0/O'
INFO: [Synth 8-5819] Moved 11 constraints on hierarchical pins to their respective driving/loading pins
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:25 ; elapsed = 00:00:26 . Memory (MB): peak = 1103.984 ; gain = 398.613
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:25 ; elapsed = 00:00:27 . Memory (MB): peak = 1103.984 ; gain = 398.613
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:26 ; elapsed = 00:00:27 . Memory (MB): peak = 1103.984 ; gain = 398.613
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:28 ; elapsed = 00:00:29 . Memory (MB): peak = 1103.984 ; gain = 398.613
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:28 ; elapsed = 00:00:29 . Memory (MB): peak = 1103.984 ; gain = 398.613
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:28 ; elapsed = 00:00:30 . Memory (MB): peak = 1103.984 ; gain = 398.613
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:28 ; elapsed = 00:00:30 . Memory (MB): peak = 1103.984 ; gain = 398.613
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:28 ; elapsed = 00:00:30 . Memory (MB): peak = 1103.984 ; gain = 398.613
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:29 ; elapsed = 00:00:30 . Memory (MB): peak = 1103.984 ; gain = 398.613
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+------+-----------------------------------+----------+
|      |BlackBox name                      |Instances |
+------+-----------------------------------+----------+
|1     |design_1_xbar_0                    |         1|
|2     |design_1_auto_ds_0                 |         1|
|3     |design_1_auto_pc_0                 |         1|
|4     |design_1_auto_ds_1                 |         1|
|5     |design_1_auto_ds_2                 |         1|
|6     |design_1_auto_pc_1                 |         1|
|7     |design_1_auto_ds_3                 |         1|
|8     |design_1_auto_pc_2                 |         1|
|9     |design_1_auto_cc_0                 |         1|
|10    |design_1_auto_ds_4                 |         1|
|11    |design_1_auto_pc_3                 |         1|
|12    |design_1_auto_ds_5                 |         1|
|13    |design_1_auto_pc_4                 |         1|
|14    |design_1_auto_ds_6                 |         1|
|15    |design_1_auto_pc_5                 |         1|
|16    |design_1_auto_ds_7                 |         1|
|17    |design_1_auto_pc_6                 |         1|
|18    |design_1_auto_ds_8                 |         1|
|19    |design_1_auto_pc_7                 |         1|
|20    |design_1_auto_ds_9                 |         1|
|21    |design_1_auto_pc_8                 |         1|
|22    |design_1_auto_pc_9                 |         1|
|23    |design_1_auto_us_0                 |         1|
|24    |design_1_auto_us_1                 |         1|
|25    |design_1_auto_pc_10                |         1|
|26    |design_1_auto_us_2                 |         1|
|27    |design_1_auto_us_3                 |         1|
|28    |design_1_auto_us_4                 |         1|
|29    |design_1_auto_us_5                 |         1|
|30    |design_1_auto_us_df_0              |         1|
|31    |design_1_auto_us_df_1              |         1|
|32    |design_1_accelerator_Blit1to2_0_0  |         1|
|33    |design_1_any_reg_space_v1_0_S_0_0  |         1|
|34    |design_1_axi_bram_ctrl_0_0         |         1|
|35    |design_1_axi_bram_ctrl_0_bram_0    |         1|
|36    |design_1_axi_dma_0_0               |         1|
|37    |design_1_axi_dma_1_0               |         1|
|38    |design_1_axi_gpio_0_0              |         1|
|39    |design_1_axi_intc_0_0              |         1|
|40    |design_1_axi_uartlite_0_0          |         1|
|41    |design_1_axis_data_fifo_0_0        |         1|
|42    |design_1_axis_data_fifo_1_0        |         1|
|43    |design_1_axis_dwidth_converter_0_0 |         1|
|44    |design_1_clk_wiz_1_0               |         1|
|45    |design_1_key_driver_pb_0_0         |         1|
|46    |design_1_mdm_0_0                   |         1|
|47    |design_1_microblaze_0_0            |         1|
|48    |design_1_mig_7series_0_0           |         1|
|49    |design_1_rst_clk_wiz_1_100M_0      |         1|
|50    |design_1_rst_mig_7series_0_81M_0   |         1|
|51    |design_1_top_to_vga_0_0            |         1|
|52    |design_1_dlmb_bram_if_cntlr_0      |         1|
|53    |design_1_dlmb_v10_0                |         1|
|54    |design_1_ilmb_bram_if_cntlr_0      |         1|
|55    |design_1_ilmb_v10_0                |         1|
|56    |design_1_lmb_bram_0                |         1|
+------+-----------------------------------+----------+

Report Cell Usage: 
+------+-----------------------------------+------+
|      |Cell                               |Count |
+------+-----------------------------------+------+
|1     |design_1_accelerator_Blit1to2_0_0  |     1|
|2     |design_1_any_reg_space_v1_0_S_0_0  |     1|
|3     |design_1_auto_cc_0                 |     1|
|4     |design_1_auto_ds_0                 |     1|
|5     |design_1_auto_ds_1                 |     1|
|6     |design_1_auto_ds_2                 |     1|
|7     |design_1_auto_ds_3                 |     1|
|8     |design_1_auto_ds_4                 |     1|
|9     |design_1_auto_ds_5                 |     1|
|10    |design_1_auto_ds_6                 |     1|
|11    |design_1_auto_ds_7                 |     1|
|12    |design_1_auto_ds_8                 |     1|
|13    |design_1_auto_ds_9                 |     1|
|14    |design_1_auto_pc_0                 |     1|
|15    |design_1_auto_pc_1                 |     1|
|16    |design_1_auto_pc_10                |     1|
|17    |design_1_auto_pc_2                 |     1|
|18    |design_1_auto_pc_3                 |     1|
|19    |design_1_auto_pc_4                 |     1|
|20    |design_1_auto_pc_5                 |     1|
|21    |design_1_auto_pc_6                 |     1|
|22    |design_1_auto_pc_7                 |     1|
|23    |design_1_auto_pc_8                 |     1|
|24    |design_1_auto_pc_9                 |     1|
|25    |design_1_auto_us_0                 |     1|
|26    |design_1_auto_us_1                 |     1|
|27    |design_1_auto_us_2                 |     1|
|28    |design_1_auto_us_3                 |     1|
|29    |design_1_auto_us_4                 |     1|
|30    |design_1_auto_us_5                 |     1|
|31    |design_1_auto_us_df_0              |     1|
|32    |design_1_auto_us_df_1              |     1|
|33    |design_1_axi_bram_ctrl_0_0         |     1|
|34    |design_1_axi_bram_ctrl_0_bram_0    |     1|
|35    |design_1_axi_dma_0_0               |     1|
|36    |design_1_axi_dma_1_0               |     1|
|37    |design_1_axi_gpio_0_0              |     1|
|38    |design_1_axi_intc_0_0              |     1|
|39    |design_1_axi_uartlite_0_0          |     1|
|40    |design_1_axis_data_fifo_0_0        |     1|
|41    |design_1_axis_data_fifo_1_0        |     1|
|42    |design_1_axis_dwidth_converter_0_0 |     1|
|43    |design_1_clk_wiz_1_0               |     1|
|44    |design_1_dlmb_bram_if_cntlr_0      |     1|
|45    |design_1_dlmb_v10_0                |     1|
|46    |design_1_ilmb_bram_if_cntlr_0      |     1|
|47    |design_1_ilmb_v10_0                |     1|
|48    |design_1_key_driver_pb_0_0         |     1|
|49    |design_1_lmb_bram_0                |     1|
|50    |design_1_mdm_0_0                   |     1|
|51    |design_1_microblaze_0_0            |     1|
|52    |design_1_mig_7series_0_0           |     1|
|53    |design_1_rst_clk_wiz_1_100M_0      |     1|
|54    |design_1_rst_mig_7series_0_81M_0   |     1|
|55    |design_1_top_to_vga_0_0            |     1|
|56    |design_1_xbar_0                    |     1|
|57    |IBUF                               |     9|
|58    |OBUF                               |    19|
+------+-----------------------------------+------+

Report Instance Areas: 
+------+------------------------------+--------------------------------------+------+
|      |Instance                      |Module                                |Cells |
+------+------------------------------+--------------------------------------+------+
|1     |top                           |                                      | 11053|
|2     |  design_1_i                  |design_1                              | 11025|
|3     |    microblaze_0_axi_periph   |design_1_microblaze_0_axi_periph_0    |  8393|
|4     |      m00_couplers            |m00_couplers_imp_8RVYHO               |   391|
|5     |      m01_couplers            |m01_couplers_imp_1UTB3Y5              |   198|
|6     |      m02_couplers            |m02_couplers_imp_7ANRHB               |   391|
|7     |      m03_couplers            |m03_couplers_imp_1W07O72              |   391|
|8     |      m04_couplers            |m04_couplers_imp_5LX7BU               |   264|
|9     |      m05_couplers            |m05_couplers_imp_1XR4ZAZ              |   391|
|10    |      m06_couplers            |m06_couplers_imp_4YOIXL               |   391|
|11    |      m07_couplers            |m07_couplers_imp_1YO2N20              |   391|
|12    |      m08_couplers            |m08_couplers_imp_2FYR80               |   391|
|13    |      m09_couplers            |m09_couplers_imp_1S9IENL              |   391|
|14    |      m10_couplers            |m10_couplers_imp_1JMMVIC              |   391|
|15    |      s00_couplers            |s00_couplers_imp_1RZP34U              |   447|
|16    |      s01_couplers            |s01_couplers_imp_2REGHR               |   100|
|17    |      s02_couplers            |s02_couplers_imp_1R40M8T              |   199|
|18    |      s03_couplers            |s03_couplers_imp_3DF69O               |   242|
|19    |      s04_couplers            |s04_couplers_imp_1TRPPG8              |   100|
|20    |      s05_couplers            |s05_couplers_imp_NJIEX                |   142|
|21    |      s06_couplers            |s06_couplers_imp_1SM0Z2Z              |   242|
|22    |      s07_couplers            |s07_couplers_imp_23IANU               |   100|
|23    |    xlconstant_0              |design_1_xlconstant_0_0               |     0|
|24    |    xlconstant_1              |design_1_xlconstant_0_1               |     0|
|25    |    microblaze_0_local_memory |microblaze_0_local_memory_imp_1K0VQXK |   496|
+------+------------------------------+--------------------------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:29 ; elapsed = 00:00:30 . Memory (MB): peak = 1103.984 ; gain = 398.613
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 20 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:18 ; elapsed = 00:00:25 . Memory (MB): peak = 1103.984 ; gain = 260.168
Synthesis Optimization Complete : Time (s): cpu = 00:00:29 ; elapsed = 00:00:30 . Memory (MB): peak = 1103.984 ; gain = 398.613
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1113.191 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
198 Infos, 141 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:37 ; elapsed = 00:00:39 . Memory (MB): peak = 1113.191 ; gain = 689.844
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1113.191 ; gain = 0.000
WARNING: [Constraints 18-5210] No constraints selected for write.
Resolution: This message can indicate that there are no constraints for the design, or it can indicate that the used_in flags are set such that the constraints are ignored. This later case is used when running synth_design to not write synthesis constraints to the resulting checkpoint. Instead, project constraints are read when the synthesized design is opened.
INFO: [Common 17-1381] The checkpoint 'F:/vivado_project/nexys_port_game_mb/nexys_port_game_mb.runs/synth_1/design_1_wrapper.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file design_1_wrapper_utilization_synth.rpt -pb design_1_wrapper_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Mon Jan 26 11:39:47 2026...
