###############################################################
#  Generated by:      Cadence Encounter 09.11-s084_1
#  OS:                Linux x86_64(Host ID ee215lnx04.ecn.purdue.edu)
#  Generated on:      Tue Dec  8 04:29:33 2015
#  Command:           optDesign -postCTS -drv
###############################################################
Path 1: MET Setup Check with Pin myFIFO/ReadCnt/\count_out_reg[9] /CLK 
Endpoint:   myFIFO/ReadCnt/\count_out_reg[9] /D (v) checked with  leading edge 
of 'clk'
Beginpoint: tx_r_enable                         (v) triggered by  leading edge 
of '@'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          0.465
- Setup                         0.196
+ Phase Shift                 100.000
= Required Time               100.268
- Arrival Time                  2.588
= Slack Time                   97.680
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------------------+ 
     |             Instance             |      Arc      |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                  |               |         |       |       |  Time   |   Time   | 
     |----------------------------------+---------------+---------+-------+-------+---------+----------| 
     |                                  | tx_r_enable v |         | 0.120 |       |  -0.000 |   97.680 | 
     | U22                              | B v -> Y v    | OR2X2   | 0.128 | 0.236 |   0.236 |   97.917 | 
     | myFIFO/ReadCnt/U48               | A v -> Y v    | OR2X2   | 1.088 | 0.867 |   1.103 |   98.784 | 
     | myFIFO/ReadCnt/U24               | A v -> Y ^    | NAND2X1 | 0.340 | 0.517 |   1.620 |   99.301 | 
     | myFIFO/ReadCnt/U70               | C ^ -> Y v    | AOI21X1 | 0.178 | 0.206 |   1.827 |   99.507 | 
     | myFIFO/ReadCnt/U49               | A v -> Y ^    | INVX2   | 0.795 | 0.555 |   2.382 |  100.063 | 
     | myFIFO/ReadCnt/U80               | A ^ -> Y v    | OAI22X1 | 0.406 | 0.205 |   2.587 |  100.268 | 
     | myFIFO/ReadCnt/\count_out_reg[9] | D v           | DFFSR   | 0.406 | 0.001 |   2.588 |  100.268 | 
     +-------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.033
     = Beginpoint Arrival Time            0.033
     Other End Path:
     +--------------------------------------------------------------------------------------------+ 
     |             Instance             |    Arc     |  Cell |  Slew | Delay | Arrival | Required | 
     |                                  |            |       |       |       |  Time   |   Time   | 
     |----------------------------------+------------+-------+-------+-------+---------+----------| 
     |                                  | clk ^      |       | 0.080 |       |   0.033 |  -97.647 | 
     | clk__L1_I0                       | A ^ -> Y v | INVX8 | 0.197 | 0.160 |   0.194 |  -97.487 | 
     | clk__L2_I1                       | A v -> Y ^ | INVX8 | 0.320 | 0.247 |   0.441 |  -97.240 | 
     | myFIFO/ReadCnt/\count_out_reg[9] | CLK ^      | DFFSR | 0.334 | 0.024 |   0.465 |  -97.216 | 
     +--------------------------------------------------------------------------------------------+ 
Path 2: MET Setup Check with Pin myFIFO/ReadCnt/\count_out_reg[3] /CLK 
Endpoint:   myFIFO/ReadCnt/\count_out_reg[3] /D (v) checked with  leading edge 
of 'clk'
Beginpoint: tx_r_enable                         (v) triggered by  leading edge 
of '@'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          0.454
- Setup                         0.195
+ Phase Shift                 100.000
= Required Time               100.259
- Arrival Time                  2.565
= Slack Time                   97.694
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------------------+ 
     |             Instance             |      Arc      |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                  |               |         |       |       |  Time   |   Time   | 
     |----------------------------------+---------------+---------+-------+-------+---------+----------| 
     |                                  | tx_r_enable v |         | 0.120 |       |   0.000 |   97.694 | 
     | U22                              | B v -> Y v    | OR2X2   | 0.128 | 0.236 |   0.236 |   97.930 | 
     | myFIFO/ReadCnt/U48               | A v -> Y v    | OR2X2   | 1.088 | 0.867 |   1.104 |   98.797 | 
     | myFIFO/ReadCnt/U24               | A v -> Y ^    | NAND2X1 | 0.340 | 0.517 |   1.620 |   99.314 | 
     | myFIFO/ReadCnt/U70               | C ^ -> Y v    | AOI21X1 | 0.178 | 0.206 |   1.827 |   99.521 | 
     | myFIFO/ReadCnt/U49               | A v -> Y ^    | INVX2   | 0.795 | 0.555 |   2.382 |  100.076 | 
     | myFIFO/ReadCnt/U72               | A ^ -> Y v    | OAI22X1 | 0.392 | 0.182 |   2.565 |  100.258 | 
     | myFIFO/ReadCnt/\count_out_reg[3] | D v           | DFFSR   | 0.392 | 0.000 |   2.565 |  100.259 | 
     +-------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.033
     = Beginpoint Arrival Time            0.033
     Other End Path:
     +--------------------------------------------------------------------------------------------+ 
     |             Instance             |    Arc     |  Cell |  Slew | Delay | Arrival | Required | 
     |                                  |            |       |       |       |  Time   |   Time   | 
     |----------------------------------+------------+-------+-------+-------+---------+----------| 
     |                                  | clk ^      |       | 0.080 |       |   0.033 |  -97.660 | 
     | clk__L1_I0                       | A ^ -> Y v | INVX8 | 0.197 | 0.160 |   0.194 |  -97.500 | 
     | clk__L2_I0                       | A v -> Y ^ | INVX8 | 0.289 | 0.247 |   0.441 |  -97.253 | 
     | myFIFO/ReadCnt/\count_out_reg[3] | CLK ^      | DFFSR | 0.299 | 0.013 |   0.454 |  -97.240 | 
     +--------------------------------------------------------------------------------------------+ 
Path 3: MET Setup Check with Pin myFIFO/ReadCnt/\count_out_reg[7] /CLK 
Endpoint:   myFIFO/ReadCnt/\count_out_reg[7] /D (v) checked with  leading edge 
of 'clk'
Beginpoint: tx_r_enable                         (v) triggered by  leading edge 
of '@'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          0.460
- Setup                         0.192
+ Phase Shift                 100.000
= Required Time               100.268
- Arrival Time                  2.574
= Slack Time                   97.694
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------------------+ 
     |             Instance             |      Arc      |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                  |               |         |       |       |  Time   |   Time   | 
     |----------------------------------+---------------+---------+-------+-------+---------+----------| 
     |                                  | tx_r_enable v |         | 0.120 |       |  -0.000 |   97.694 | 
     | U22                              | B v -> Y v    | OR2X2   | 0.128 | 0.236 |   0.236 |   97.931 | 
     | myFIFO/ReadCnt/U48               | A v -> Y v    | OR2X2   | 1.088 | 0.867 |   1.103 |   98.798 | 
     | myFIFO/ReadCnt/U24               | A v -> Y ^    | NAND2X1 | 0.340 | 0.517 |   1.620 |   99.315 | 
     | myFIFO/ReadCnt/U70               | C ^ -> Y v    | AOI21X1 | 0.178 | 0.206 |   1.827 |   99.521 | 
     | myFIFO/ReadCnt/U49               | A v -> Y ^    | INVX2   | 0.795 | 0.555 |   2.382 |  100.077 | 
     | myFIFO/ReadCnt/U84               | A ^ -> Y v    | OAI22X1 | 0.394 | 0.191 |   2.573 |  100.267 | 
     | myFIFO/ReadCnt/\count_out_reg[7] | D v           | DFFSR   | 0.394 | 0.000 |   2.574 |  100.268 | 
     +-------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.033
     = Beginpoint Arrival Time            0.033
     Other End Path:
     +--------------------------------------------------------------------------------------------+ 
     |             Instance             |    Arc     |  Cell |  Slew | Delay | Arrival | Required | 
     |                                  |            |       |       |       |  Time   |   Time   | 
     |----------------------------------+------------+-------+-------+-------+---------+----------| 
     |                                  | clk ^      |       | 0.080 |       |   0.033 |  -97.661 | 
     | clk__L1_I0                       | A ^ -> Y v | INVX8 | 0.197 | 0.160 |   0.194 |  -97.501 | 
     | clk__L2_I1                       | A v -> Y ^ | INVX8 | 0.320 | 0.247 |   0.441 |  -97.253 | 
     | myFIFO/ReadCnt/\count_out_reg[7] | CLK ^      | DFFSR | 0.332 | 0.020 |   0.460 |  -97.234 | 
     +--------------------------------------------------------------------------------------------+ 
Path 4: MET Setup Check with Pin myFIFO/ReadCnt/\count_out_reg[2] /CLK 
Endpoint:   myFIFO/ReadCnt/\count_out_reg[2] /D (v) checked with  leading edge 
of 'clk'
Beginpoint: tx_r_enable                         (v) triggered by  leading edge 
of '@'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          0.458
- Setup                         0.197
+ Phase Shift                 100.000
= Required Time               100.261
- Arrival Time                  2.567
= Slack Time                   97.694
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------------------+ 
     |             Instance             |      Arc      |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                  |               |         |       |       |  Time   |   Time   | 
     |----------------------------------+---------------+---------+-------+-------+---------+----------| 
     |                                  | tx_r_enable v |         | 0.120 |       |  -0.000 |   97.694 | 
     | U22                              | B v -> Y v    | OR2X2   | 0.128 | 0.236 |   0.236 |   97.931 | 
     | myFIFO/ReadCnt/U48               | A v -> Y v    | OR2X2   | 1.088 | 0.867 |   1.103 |   98.798 | 
     | myFIFO/ReadCnt/U24               | A v -> Y ^    | NAND2X1 | 0.340 | 0.517 |   1.620 |   99.315 | 
     | myFIFO/ReadCnt/U70               | C ^ -> Y v    | AOI21X1 | 0.178 | 0.206 |   1.827 |   99.521 | 
     | myFIFO/ReadCnt/U49               | A v -> Y ^    | INVX2   | 0.795 | 0.555 |   2.382 |  100.077 | 
     | myFIFO/ReadCnt/U76               | A ^ -> Y v    | OAI22X1 | 0.396 | 0.184 |   2.567 |  100.261 | 
     | myFIFO/ReadCnt/\count_out_reg[2] | D v           | DFFSR   | 0.396 | 0.000 |   2.567 |  100.261 | 
     +-------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.033
     = Beginpoint Arrival Time            0.033
     Other End Path:
     +--------------------------------------------------------------------------------------------+ 
     |             Instance             |    Arc     |  Cell |  Slew | Delay | Arrival | Required | 
     |                                  |            |       |       |       |  Time   |   Time   | 
     |----------------------------------+------------+-------+-------+-------+---------+----------| 
     |                                  | clk ^      |       | 0.080 |       |   0.033 |  -97.661 | 
     | clk__L1_I0                       | A ^ -> Y v | INVX8 | 0.197 | 0.160 |   0.194 |  -97.501 | 
     | clk__L2_I0                       | A v -> Y ^ | INVX8 | 0.289 | 0.247 |   0.440 |  -97.254 | 
     | myFIFO/ReadCnt/\count_out_reg[2] | CLK ^      | DFFSR | 0.302 | 0.018 |   0.458 |  -97.236 | 
     +--------------------------------------------------------------------------------------------+ 
Path 5: MET Setup Check with Pin myFIFO/ReadCnt/\count_out_reg[0] /CLK 
Endpoint:   myFIFO/ReadCnt/\count_out_reg[0] /D (v) checked with  leading edge 
of 'clk'
Beginpoint: tx_r_enable                         (v) triggered by  leading edge 
of '@'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          0.458
- Setup                         0.197
+ Phase Shift                 100.000
= Required Time               100.261
- Arrival Time                  2.566
= Slack Time                   97.696
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------------------+ 
     |             Instance             |      Arc      |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                  |               |         |       |       |  Time   |   Time   | 
     |----------------------------------+---------------+---------+-------+-------+---------+----------| 
     |                                  | tx_r_enable v |         | 0.120 |       |  -0.000 |   97.695 | 
     | U22                              | B v -> Y v    | OR2X2   | 0.128 | 0.236 |   0.236 |   97.932 | 
     | myFIFO/ReadCnt/U48               | A v -> Y v    | OR2X2   | 1.088 | 0.867 |   1.103 |   98.799 | 
     | myFIFO/ReadCnt/U24               | A v -> Y ^    | NAND2X1 | 0.340 | 0.517 |   1.620 |   99.316 | 
     | myFIFO/ReadCnt/U70               | C ^ -> Y v    | AOI21X1 | 0.178 | 0.206 |   1.827 |   99.522 | 
     | myFIFO/ReadCnt/U49               | A v -> Y ^    | INVX2   | 0.795 | 0.555 |   2.382 |  100.078 | 
     | myFIFO/ReadCnt/U91               | A ^ -> Y v    | OAI22X1 | 0.397 | 0.183 |   2.565 |  100.261 | 
     | myFIFO/ReadCnt/\count_out_reg[0] | D v           | DFFSR   | 0.397 | 0.000 |   2.566 |  100.261 | 
     +-------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.033
     = Beginpoint Arrival Time            0.033
     Other End Path:
     +--------------------------------------------------------------------------------------------+ 
     |             Instance             |    Arc     |  Cell |  Slew | Delay | Arrival | Required | 
     |                                  |            |       |       |       |  Time   |   Time   | 
     |----------------------------------+------------+-------+-------+-------+---------+----------| 
     |                                  | clk ^      |       | 0.080 |       |   0.033 |  -97.662 | 
     | clk__L1_I0                       | A ^ -> Y v | INVX8 | 0.197 | 0.160 |   0.194 |  -97.502 | 
     | clk__L2_I0                       | A v -> Y ^ | INVX8 | 0.289 | 0.247 |   0.440 |  -97.255 | 
     | myFIFO/ReadCnt/\count_out_reg[0] | CLK ^      | DFFSR | 0.302 | 0.018 |   0.458 |  -97.238 | 
     +--------------------------------------------------------------------------------------------+ 
Path 6: MET Setup Check with Pin myFIFO/ReadCnt/\count_out_reg[4] /CLK 
Endpoint:   myFIFO/ReadCnt/\count_out_reg[4] /D (v) checked with  leading edge 
of 'clk'
Beginpoint: tx_r_enable                         (v) triggered by  leading edge 
of '@'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          0.484
- Setup                         0.196
+ Phase Shift                 100.000
= Required Time               100.288
- Arrival Time                  2.581
= Slack Time                   97.707
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------------------+ 
     |             Instance             |      Arc      |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                  |               |         |       |       |  Time   |   Time   | 
     |----------------------------------+---------------+---------+-------+-------+---------+----------| 
     |                                  | tx_r_enable v |         | 0.120 |       |  -0.000 |   97.707 | 
     | U22                              | B v -> Y v    | OR2X2   | 0.128 | 0.236 |   0.236 |   97.943 | 
     | myFIFO/ReadCnt/U48               | A v -> Y v    | OR2X2   | 1.088 | 0.867 |   1.103 |   98.810 | 
     | myFIFO/ReadCnt/U24               | A v -> Y ^    | NAND2X1 | 0.340 | 0.517 |   1.620 |   99.327 | 
     | myFIFO/ReadCnt/U70               | C ^ -> Y v    | AOI21X1 | 0.178 | 0.206 |   1.827 |   99.534 | 
     | myFIFO/ReadCnt/U49               | A v -> Y ^    | INVX2   | 0.795 | 0.555 |   2.382 |  100.089 | 
     | myFIFO/ReadCnt/U74               | A ^ -> Y v    | OAI22X1 | 0.406 | 0.198 |   2.581 |  100.287 | 
     | myFIFO/ReadCnt/\count_out_reg[4] | D v           | DFFSR   | 0.406 | 0.001 |   2.581 |  100.288 | 
     +-------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.033
     = Beginpoint Arrival Time            0.033
     Other End Path:
     +--------------------------------------------------------------------------------------------+ 
     |             Instance             |    Arc     |  Cell |  Slew | Delay | Arrival | Required | 
     |                                  |            |       |       |       |  Time   |   Time   | 
     |----------------------------------+------------+-------+-------+-------+---------+----------| 
     |                                  | clk ^      |       | 0.080 |       |   0.033 |  -97.673 | 
     | clk__L1_I0                       | A ^ -> Y v | INVX8 | 0.197 | 0.160 |   0.194 |  -97.513 | 
     | clk__L2_I1                       | A v -> Y ^ | INVX8 | 0.320 | 0.247 |   0.441 |  -97.266 | 
     | myFIFO/ReadCnt/\count_out_reg[4] | CLK ^      | DFFSR | 0.335 | 0.044 |   0.484 |  -97.222 | 
     +--------------------------------------------------------------------------------------------+ 
Path 7: MET Setup Check with Pin myFIFO/ReadCnt/\count_out_reg[8] /CLK 
Endpoint:   myFIFO/ReadCnt/\count_out_reg[8] /D (v) checked with  leading edge 
of 'clk'
Beginpoint: tx_r_enable                         (v) triggered by  leading edge 
of '@'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          0.469
- Setup                         0.189
+ Phase Shift                 100.000
= Required Time               100.280
- Arrival Time                  2.564
= Slack Time                   97.717
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------------------+ 
     |             Instance             |      Arc      |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                  |               |         |       |       |  Time   |   Time   | 
     |----------------------------------+---------------+---------+-------+-------+---------+----------| 
     |                                  | tx_r_enable v |         | 0.120 |       |   0.000 |   97.717 | 
     | U22                              | B v -> Y v    | OR2X2   | 0.128 | 0.236 |   0.236 |   97.953 | 
     | myFIFO/ReadCnt/U48               | A v -> Y v    | OR2X2   | 1.088 | 0.867 |   1.103 |   98.820 | 
     | myFIFO/ReadCnt/U24               | A v -> Y ^    | NAND2X1 | 0.340 | 0.517 |   1.620 |   99.337 | 
     | myFIFO/ReadCnt/U70               | C ^ -> Y v    | AOI21X1 | 0.178 | 0.206 |   1.827 |   99.544 | 
     | myFIFO/ReadCnt/U49               | A v -> Y ^    | INVX2   | 0.795 | 0.555 |   2.382 |  100.099 | 
     | myFIFO/ReadCnt/U83               | A ^ -> Y v    | OAI22X1 | 0.384 | 0.181 |   2.563 |  100.280 | 
     | myFIFO/ReadCnt/\count_out_reg[8] | D v           | DFFSR   | 0.384 | 0.000 |   2.564 |  100.280 | 
     +-------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.033
     = Beginpoint Arrival Time            0.033
     Other End Path:
     +--------------------------------------------------------------------------------------------+ 
     |             Instance             |    Arc     |  Cell |  Slew | Delay | Arrival | Required | 
     |                                  |            |       |       |       |  Time   |   Time   | 
     |----------------------------------+------------+-------+-------+-------+---------+----------| 
     |                                  | clk ^      |       | 0.080 |       |   0.033 |  -97.683 | 
     | clk__L1_I0                       | A ^ -> Y v | INVX8 | 0.197 | 0.160 |   0.194 |  -97.523 | 
     | clk__L2_I1                       | A v -> Y ^ | INVX8 | 0.320 | 0.247 |   0.441 |  -97.276 | 
     | myFIFO/ReadCnt/\count_out_reg[8] | CLK ^      | DFFSR | 0.335 | 0.028 |   0.469 |  -97.248 | 
     +--------------------------------------------------------------------------------------------+ 
Path 8: MET Setup Check with Pin myFIFO/ReadCnt/\count_out_reg[10] /CLK 
Endpoint:   myFIFO/ReadCnt/\count_out_reg[10] /D (v) checked with  leading edge 
of 'clk'
Beginpoint: tx_r_enable                          (v) triggered by  leading edge 
of '@'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          0.448
- Setup                         0.190
+ Phase Shift                 100.000
= Required Time               100.257
- Arrival Time                  2.539
= Slack Time                   97.719
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +--------------------------------------------------------------------------------------------------+ 
     |             Instance              |      Arc      |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                   |               |         |       |       |  Time   |   Time   | 
     |-----------------------------------+---------------+---------+-------+-------+---------+----------| 
     |                                   | tx_r_enable v |         | 0.120 |       |   0.000 |   97.719 | 
     | U22                               | B v -> Y v    | OR2X2   | 0.128 | 0.236 |   0.236 |   97.955 | 
     | myFIFO/ReadCnt/U48                | A v -> Y v    | OR2X2   | 1.088 | 0.867 |   1.103 |   98.822 | 
     | myFIFO/ReadCnt/U24                | A v -> Y ^    | NAND2X1 | 0.340 | 0.517 |   1.620 |   99.339 | 
     | myFIFO/ReadCnt/U70                | C ^ -> Y v    | AOI21X1 | 0.178 | 0.206 |   1.827 |   99.546 | 
     | myFIFO/ReadCnt/U49                | A v -> Y ^    | INVX2   | 0.795 | 0.555 |   2.382 |  100.101 | 
     | myFIFO/ReadCnt/U89                | A ^ -> Y v    | OAI22X1 | 0.379 | 0.156 |   2.538 |  100.257 | 
     | myFIFO/ReadCnt/\count_out_reg[10] | D v           | DFFSR   | 0.379 | 0.000 |   2.539 |  100.257 | 
     +--------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.033
     = Beginpoint Arrival Time            0.033
     Other End Path:
     +---------------------------------------------------------------------------------------------+ 
     |             Instance              |    Arc     |  Cell |  Slew | Delay | Arrival | Required | 
     |                                   |            |       |       |       |  Time   |   Time   | 
     |-----------------------------------+------------+-------+-------+-------+---------+----------| 
     |                                   | clk ^      |       | 0.080 |       |   0.033 |  -97.686 | 
     | clk__L1_I0                        | A ^ -> Y v | INVX8 | 0.197 | 0.160 |   0.194 |  -97.525 | 
     | clk__L2_I0                        | A v -> Y ^ | INVX8 | 0.289 | 0.247 |   0.440 |  -97.278 | 
     | myFIFO/ReadCnt/\count_out_reg[10] | CLK ^      | DFFSR | 0.293 | 0.007 |   0.448 |  -97.271 | 
     +---------------------------------------------------------------------------------------------+ 
Path 9: MET Setup Check with Pin myFIFO/ReadCnt/\count_out_reg[1] /CLK 
Endpoint:   myFIFO/ReadCnt/\count_out_reg[1] /D (v) checked with  leading edge 
of 'clk'
Beginpoint: tx_r_enable                         (v) triggered by  leading edge 
of '@'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          0.447
- Setup                         0.189
+ Phase Shift                 100.000
= Required Time               100.258
- Arrival Time                  2.539
= Slack Time                   97.719
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------------------+ 
     |             Instance             |      Arc      |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                  |               |         |       |       |  Time   |   Time   | 
     |----------------------------------+---------------+---------+-------+-------+---------+----------| 
     |                                  | tx_r_enable v |         | 0.120 |       |   0.000 |   97.719 | 
     | U22                              | B v -> Y v    | OR2X2   | 0.128 | 0.236 |   0.236 |   97.955 | 
     | myFIFO/ReadCnt/U48               | A v -> Y v    | OR2X2   | 1.088 | 0.867 |   1.103 |   98.822 | 
     | myFIFO/ReadCnt/U24               | A v -> Y ^    | NAND2X1 | 0.340 | 0.517 |   1.620 |   99.339 | 
     | myFIFO/ReadCnt/U70               | C ^ -> Y v    | AOI21X1 | 0.178 | 0.206 |   1.827 |   99.546 | 
     | myFIFO/ReadCnt/U49               | A v -> Y ^    | INVX2   | 0.795 | 0.555 |   2.382 |  100.101 | 
     | myFIFO/ReadCnt/U78               | A ^ -> Y v    | OAI22X1 | 0.376 | 0.156 |   2.539 |  100.258 | 
     | myFIFO/ReadCnt/\count_out_reg[1] | D v           | DFFSR   | 0.376 | 0.000 |   2.539 |  100.258 | 
     +-------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.033
     = Beginpoint Arrival Time            0.033
     Other End Path:
     +--------------------------------------------------------------------------------------------+ 
     |             Instance             |    Arc     |  Cell |  Slew | Delay | Arrival | Required | 
     |                                  |            |       |       |       |  Time   |   Time   | 
     |----------------------------------+------------+-------+-------+-------+---------+----------| 
     |                                  | clk ^      |       | 0.080 |       |   0.033 |  -97.686 | 
     | clk__L1_I0                       | A ^ -> Y v | INVX8 | 0.197 | 0.160 |   0.194 |  -97.525 | 
     | clk__L2_I0                       | A v -> Y ^ | INVX8 | 0.289 | 0.247 |   0.441 |  -97.278 | 
     | myFIFO/ReadCnt/\count_out_reg[1] | CLK ^      | DFFSR | 0.293 | 0.007 |   0.447 |  -97.272 | 
     +--------------------------------------------------------------------------------------------+ 
Path 10: MET Setup Check with Pin myFIFO/ReadCnt/\count_out_reg[6] /CLK 
Endpoint:   myFIFO/ReadCnt/\count_out_reg[6] /D (v) checked with  leading edge 
of 'clk'
Beginpoint: tx_r_enable                         (v) triggered by  leading edge 
of '@'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          0.484
- Setup                         0.191
+ Phase Shift                 100.000
= Required Time               100.292
- Arrival Time                  2.570
= Slack Time                   97.722
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------------------+ 
     |             Instance             |      Arc      |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                  |               |         |       |       |  Time   |   Time   | 
     |----------------------------------+---------------+---------+-------+-------+---------+----------| 
     |                                  | tx_r_enable v |         | 0.120 |       |  -0.000 |   97.722 | 
     | U22                              | B v -> Y v    | OR2X2   | 0.128 | 0.236 |   0.236 |   97.958 | 
     | myFIFO/ReadCnt/U48               | A v -> Y v    | OR2X2   | 1.088 | 0.867 |   1.103 |   98.826 | 
     | myFIFO/ReadCnt/U24               | A v -> Y ^    | NAND2X1 | 0.340 | 0.517 |   1.620 |   99.342 | 
     | myFIFO/ReadCnt/U70               | C ^ -> Y v    | AOI21X1 | 0.178 | 0.206 |   1.827 |   99.549 | 
     | myFIFO/ReadCnt/U49               | A v -> Y ^    | INVX2   | 0.795 | 0.555 |   2.382 |  100.104 | 
     | myFIFO/ReadCnt/U86               | A ^ -> Y v    | OAI22X1 | 0.392 | 0.187 |   2.570 |  100.292 | 
     | myFIFO/ReadCnt/\count_out_reg[6] | D v           | DFFSR   | 0.392 | 0.000 |   2.570 |  100.292 | 
     +-------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.033
     = Beginpoint Arrival Time            0.033
     Other End Path:
     +--------------------------------------------------------------------------------------------+ 
     |             Instance             |    Arc     |  Cell |  Slew | Delay | Arrival | Required | 
     |                                  |            |       |       |       |  Time   |   Time   | 
     |----------------------------------+------------+-------+-------+-------+---------+----------| 
     |                                  | clk ^      |       | 0.080 |       |   0.033 |  -97.689 | 
     | clk__L1_I0                       | A ^ -> Y v | INVX8 | 0.197 | 0.160 |   0.194 |  -97.528 | 
     | clk__L2_I1                       | A v -> Y ^ | INVX8 | 0.320 | 0.247 |   0.441 |  -97.281 | 
     | myFIFO/ReadCnt/\count_out_reg[6] | CLK ^      | DFFSR | 0.335 | 0.043 |   0.484 |  -97.239 | 
     +--------------------------------------------------------------------------------------------+ 
Path 11: MET Setup Check with Pin myFIFO/ReadCnt/\count_out_reg[5] /CLK 
Endpoint:   myFIFO/ReadCnt/\count_out_reg[5] /D (v) checked with  leading edge 
of 'clk'
Beginpoint: tx_r_enable                         (v) triggered by  leading edge 
of '@'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          0.484
- Setup                         0.187
+ Phase Shift                 100.000
= Required Time               100.298
- Arrival Time                  2.550
= Slack Time                   97.747
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------------------+ 
     |             Instance             |      Arc      |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                  |               |         |       |       |  Time   |   Time   | 
     |----------------------------------+---------------+---------+-------+-------+---------+----------| 
     |                                  | tx_r_enable v |         | 0.120 |       |   0.000 |   97.747 | 
     | U22                              | B v -> Y v    | OR2X2   | 0.128 | 0.236 |   0.236 |   97.984 | 
     | myFIFO/ReadCnt/U48               | A v -> Y v    | OR2X2   | 1.088 | 0.867 |   1.103 |   98.851 | 
     | myFIFO/ReadCnt/U24               | A v -> Y ^    | NAND2X1 | 0.340 | 0.517 |   1.620 |   99.368 | 
     | myFIFO/ReadCnt/U70               | C ^ -> Y v    | AOI21X1 | 0.178 | 0.206 |   1.827 |   99.574 | 
     | myFIFO/ReadCnt/U49               | A v -> Y ^    | INVX2   | 0.795 | 0.555 |   2.382 |  100.130 | 
     | myFIFO/ReadCnt/U87               | A ^ -> Y v    | OAI22X1 | 0.378 | 0.168 |   2.550 |  100.297 | 
     | myFIFO/ReadCnt/\count_out_reg[5] | D v           | DFFSR   | 0.378 | 0.000 |   2.550 |  100.298 | 
     +-------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.033
     = Beginpoint Arrival Time            0.033
     Other End Path:
     +--------------------------------------------------------------------------------------------+ 
     |             Instance             |    Arc     |  Cell |  Slew | Delay | Arrival | Required | 
     |                                  |            |       |       |       |  Time   |   Time   | 
     |----------------------------------+------------+-------+-------+-------+---------+----------| 
     |                                  | clk ^      |       | 0.080 |       |   0.033 |  -97.714 | 
     | clk__L1_I0                       | A ^ -> Y v | INVX8 | 0.197 | 0.160 |   0.194 |  -97.554 | 
     | clk__L2_I1                       | A v -> Y ^ | INVX8 | 0.320 | 0.247 |   0.441 |  -97.306 | 
     | myFIFO/ReadCnt/\count_out_reg[5] | CLK ^      | DFFSR | 0.335 | 0.043 |   0.484 |  -97.263 | 
     +--------------------------------------------------------------------------------------------+ 
Path 12: MET Recovery Check with Pin SDController/LoadFIFO/rollover_flag_reg/
CLK 
Endpoint:   SDController/LoadFIFO/rollover_flag_reg/R (^) checked with  leading 
edge of 'clk'
Beginpoint: n_rst                                     (^) triggered by  leading 
edge of 'clk'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          0.452
- Recovery                     -0.135
+ Phase Shift                 100.000
= Required Time               100.587
- Arrival Time                  2.786
= Slack Time                   97.801
     Clock Rise Edge                      0.000
     + Input Delay                        1.000
     + Drive Adjustment                   0.532
     = Beginpoint Arrival Time            1.532
     Timing Path:
     +---------------------------------------------------------------------------------------------------+ 
     |                Instance                 |    Arc     |  Cell |  Slew | Delay | Arrival | Required | 
     |                                         |            |       |       |       |  Time   |   Time   | 
     |-----------------------------------------+------------+-------+-------+-------+---------+----------| 
     |                                         | n_rst ^    |       | 0.939 |       |   1.532 |   99.332 | 
     | FE_OFC10_n_rst                          | A ^ -> Y v | INVX1 | 0.549 | 0.620 |   2.152 |   99.953 | 
     | FE_OFC11_n_rst                          | A v -> Y ^ | INVX8 | 0.633 | 0.479 |   2.631 |  100.431 | 
     | SDController/LoadFIFO/rollover_flag_reg | R ^        | DFFSR | 0.718 | 0.155 |   2.786 |  100.587 | 
     +---------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.033
     = Beginpoint Arrival Time            0.033
     Other End Path:
     +---------------------------------------------------------------------------------------------------+ 
     |                Instance                 |    Arc     |  Cell |  Slew | Delay | Arrival | Required | 
     |                                         |            |       |       |       |  Time   |   Time   | 
     |-----------------------------------------+------------+-------+-------+-------+---------+----------| 
     |                                         | clk ^      |       | 0.080 |       |   0.033 |  -97.767 | 
     | clk__L1_I0                              | A ^ -> Y v | INVX8 | 0.197 | 0.160 |   0.194 |  -97.607 | 
     | clk__L2_I2                              | A v -> Y ^ | INVX8 | 0.304 | 0.250 |   0.444 |  -97.357 | 
     | SDController/LoadFIFO/rollover_flag_reg | CLK ^      | DFFSR | 0.314 | 0.008 |   0.452 |  -97.349 | 
     +---------------------------------------------------------------------------------------------------+ 
Path 13: MET Recovery Check with Pin SDController/LoadFIFO/\count_out_reg[0] /
CLK 
Endpoint:   SDController/LoadFIFO/\count_out_reg[0] /R (^) checked with  
leading edge of 'clk'
Beginpoint: n_rst                                      (^) triggered by  
leading edge of 'clk'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          0.459
- Recovery                     -0.134
+ Phase Shift                 100.000
= Required Time               100.593
- Arrival Time                  2.788
= Slack Time                   97.805
     Clock Rise Edge                      0.000
     + Input Delay                        1.000
     + Drive Adjustment                   0.532
     = Beginpoint Arrival Time            1.532
     Timing Path:
     +---------------------------------------------------------------------------------------------------+ 
     |                Instance                 |    Arc     |  Cell |  Slew | Delay | Arrival | Required | 
     |                                         |            |       |       |       |  Time   |   Time   | 
     |-----------------------------------------+------------+-------+-------+-------+---------+----------| 
     |                                         | n_rst ^    |       | 0.939 |       |   1.532 |   99.337 | 
     | FE_OFC10_n_rst                          | A ^ -> Y v | INVX1 | 0.549 | 0.620 |   2.152 |   99.957 | 
     | FE_OFC11_n_rst                          | A v -> Y ^ | INVX8 | 0.633 | 0.479 |   2.631 |  100.436 | 
     | SDController/LoadFIFO/\count_out_reg[0] | R ^        | DFFSR | 0.717 | 0.157 |   2.788 |  100.593 | 
     +---------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.033
     = Beginpoint Arrival Time            0.033
     Other End Path:
     +---------------------------------------------------------------------------------------------------+ 
     |                Instance                 |    Arc     |  Cell |  Slew | Delay | Arrival | Required | 
     |                                         |            |       |       |       |  Time   |   Time   | 
     |-----------------------------------------+------------+-------+-------+-------+---------+----------| 
     |                                         | clk ^      |       | 0.080 |       |   0.033 |  -97.772 | 
     | clk__L1_I0                              | A ^ -> Y v | INVX8 | 0.197 | 0.160 |   0.194 |  -97.612 | 
     | clk__L2_I2                              | A v -> Y ^ | INVX8 | 0.304 | 0.250 |   0.444 |  -97.361 | 
     | SDController/LoadFIFO/\count_out_reg[0] | CLK ^      | DFFSR | 0.319 | 0.015 |   0.459 |  -97.346 | 
     +---------------------------------------------------------------------------------------------------+ 
Path 14: MET Recovery Check with Pin SDController/LoadFIFO/\count_out_reg[1] /
CLK 
Endpoint:   SDController/LoadFIFO/\count_out_reg[1] /R (^) checked with  
leading edge of 'clk'
Beginpoint: n_rst                                      (^) triggered by  
leading edge of 'clk'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          0.470
- Recovery                     -0.134
+ Phase Shift                 100.000
= Required Time               100.604
- Arrival Time                  2.788
= Slack Time                   97.816
     Clock Rise Edge                      0.000
     + Input Delay                        1.000
     + Drive Adjustment                   0.532
     = Beginpoint Arrival Time            1.532
     Timing Path:
     +---------------------------------------------------------------------------------------------------+ 
     |                Instance                 |    Arc     |  Cell |  Slew | Delay | Arrival | Required | 
     |                                         |            |       |       |       |  Time   |   Time   | 
     |-----------------------------------------+------------+-------+-------+-------+---------+----------| 
     |                                         | n_rst ^    |       | 0.939 |       |   1.532 |   99.348 | 
     | FE_OFC10_n_rst                          | A ^ -> Y v | INVX1 | 0.549 | 0.620 |   2.152 |   99.968 | 
     | FE_OFC11_n_rst                          | A v -> Y ^ | INVX8 | 0.633 | 0.479 |   2.631 |  100.447 | 
     | SDController/LoadFIFO/\count_out_reg[1] | R ^        | DFFSR | 0.717 | 0.157 |   2.788 |  100.604 | 
     +---------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.033
     = Beginpoint Arrival Time            0.033
     Other End Path:
     +---------------------------------------------------------------------------------------------------+ 
     |                Instance                 |    Arc     |  Cell |  Slew | Delay | Arrival | Required | 
     |                                         |            |       |       |       |  Time   |   Time   | 
     |-----------------------------------------+------------+-------+-------+-------+---------+----------| 
     |                                         | clk ^      |       | 0.080 |       |   0.033 |  -97.783 | 
     | clk__L1_I0                              | A ^ -> Y v | INVX8 | 0.197 | 0.160 |   0.194 |  -97.622 | 
     | clk__L2_I2                              | A v -> Y ^ | INVX8 | 0.304 | 0.250 |   0.444 |  -97.372 | 
     | SDController/LoadFIFO/\count_out_reg[1] | CLK ^      | DFFSR | 0.324 | 0.026 |   0.470 |  -97.346 | 
     +---------------------------------------------------------------------------------------------------+ 
Path 15: MET Recovery Check with Pin SDController/\state_reg[3] /CLK 
Endpoint:   SDController/\state_reg[3] /R (^) checked with  leading edge of 
'clk'
Beginpoint: n_rst                         (^) triggered by  leading edge of 
'clk'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          0.478
- Recovery                     -0.134
+ Phase Shift                 100.000
= Required Time               100.612
- Arrival Time                  2.793
= Slack Time                   97.820
     Clock Rise Edge                      0.000
     + Input Delay                        1.000
     + Drive Adjustment                   0.532
     = Beginpoint Arrival Time            1.532
     Timing Path:
     +--------------------------------------------------------------------------------------+ 
     |          Instance          |    Arc     |  Cell |  Slew | Delay | Arrival | Required | 
     |                            |            |       |       |       |  Time   |   Time   | 
     |----------------------------+------------+-------+-------+-------+---------+----------| 
     |                            | n_rst ^    |       | 0.939 |       |   1.532 |   99.351 | 
     | FE_OFC10_n_rst             | A ^ -> Y v | INVX1 | 0.549 | 0.620 |   2.152 |   99.972 | 
     | FE_OFC11_n_rst             | A v -> Y ^ | INVX8 | 0.633 | 0.479 |   2.631 |  100.450 | 
     | SDController/\state_reg[3] | R ^        | DFFSR | 0.716 | 0.162 |   2.793 |  100.612 | 
     +--------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.033
     = Beginpoint Arrival Time            0.033
     Other End Path:
     +--------------------------------------------------------------------------------------+ 
     |          Instance          |    Arc     |  Cell |  Slew | Delay | Arrival | Required | 
     |                            |            |       |       |       |  Time   |   Time   | 
     |----------------------------+------------+-------+-------+-------+---------+----------| 
     |                            | clk ^      |       | 0.080 |       |   0.033 |  -97.786 | 
     | clk__L1_I0                 | A ^ -> Y v | INVX8 | 0.197 | 0.160 |   0.194 |  -97.626 | 
     | clk__L2_I2                 | A v -> Y ^ | INVX8 | 0.304 | 0.250 |   0.444 |  -97.376 | 
     | SDController/\state_reg[3] | CLK ^      | DFFSR | 0.328 | 0.034 |   0.478 |  -97.341 | 
     +--------------------------------------------------------------------------------------+ 
Path 16: MET Recovery Check with Pin SDController/\state_reg[0] /CLK 
Endpoint:   SDController/\state_reg[0] /R (^) checked with  leading edge of 
'clk'
Beginpoint: n_rst                         (^) triggered by  leading edge of 
'clk'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          0.478
- Recovery                     -0.134
+ Phase Shift                 100.000
= Required Time               100.612
- Arrival Time                  2.793
= Slack Time                   97.820
     Clock Rise Edge                      0.000
     + Input Delay                        1.000
     + Drive Adjustment                   0.532
     = Beginpoint Arrival Time            1.532
     Timing Path:
     +--------------------------------------------------------------------------------------+ 
     |          Instance          |    Arc     |  Cell |  Slew | Delay | Arrival | Required | 
     |                            |            |       |       |       |  Time   |   Time   | 
     |----------------------------+------------+-------+-------+-------+---------+----------| 
     |                            | n_rst ^    |       | 0.939 |       |   1.532 |   99.351 | 
     | FE_OFC10_n_rst             | A ^ -> Y v | INVX1 | 0.549 | 0.620 |   2.152 |   99.972 | 
     | FE_OFC11_n_rst             | A v -> Y ^ | INVX8 | 0.633 | 0.479 |   2.631 |  100.450 | 
     | SDController/\state_reg[0] | R ^        | DFFSR | 0.716 | 0.162 |   2.793 |  100.612 | 
     +--------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.033
     = Beginpoint Arrival Time            0.033
     Other End Path:
     +--------------------------------------------------------------------------------------+ 
     |          Instance          |    Arc     |  Cell |  Slew | Delay | Arrival | Required | 
     |                            |            |       |       |       |  Time   |   Time   | 
     |----------------------------+------------+-------+-------+-------+---------+----------| 
     |                            | clk ^      |       | 0.080 |       |   0.033 |  -97.786 | 
     | clk__L1_I0                 | A ^ -> Y v | INVX8 | 0.197 | 0.160 |   0.194 |  -97.626 | 
     | clk__L2_I2                 | A v -> Y ^ | INVX8 | 0.304 | 0.250 |   0.444 |  -97.376 | 
     | SDController/\state_reg[0] | CLK ^      | DFFSR | 0.328 | 0.034 |   0.478 |  -97.341 | 
     +--------------------------------------------------------------------------------------+ 
Path 17: MET Recovery Check with Pin SDController/\state_reg[4] /CLK 
Endpoint:   SDController/\state_reg[4] /R (^) checked with  leading edge of 
'clk'
Beginpoint: n_rst                         (^) triggered by  leading edge of 
'clk'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          0.478
- Recovery                     -0.134
+ Phase Shift                 100.000
= Required Time               100.612
- Arrival Time                  2.792
= Slack Time                   97.820
     Clock Rise Edge                      0.000
     + Input Delay                        1.000
     + Drive Adjustment                   0.532
     = Beginpoint Arrival Time            1.532
     Timing Path:
     +--------------------------------------------------------------------------------------+ 
     |          Instance          |    Arc     |  Cell |  Slew | Delay | Arrival | Required | 
     |                            |            |       |       |       |  Time   |   Time   | 
     |----------------------------+------------+-------+-------+-------+---------+----------| 
     |                            | n_rst ^    |       | 0.939 |       |   1.532 |   99.352 | 
     | FE_OFC10_n_rst             | A ^ -> Y v | INVX1 | 0.549 | 0.620 |   2.152 |   99.972 | 
     | FE_OFC11_n_rst             | A v -> Y ^ | INVX8 | 0.633 | 0.479 |   2.631 |  100.451 | 
     | SDController/\state_reg[4] | R ^        | DFFSR | 0.716 | 0.161 |   2.792 |  100.612 | 
     +--------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.033
     = Beginpoint Arrival Time            0.033
     Other End Path:
     +--------------------------------------------------------------------------------------+ 
     |          Instance          |    Arc     |  Cell |  Slew | Delay | Arrival | Required | 
     |                            |            |       |       |       |  Time   |   Time   | 
     |----------------------------+------------+-------+-------+-------+---------+----------| 
     |                            | clk ^      |       | 0.080 |       |   0.033 |  -97.787 | 
     | clk__L1_I0                 | A ^ -> Y v | INVX8 | 0.197 | 0.160 |   0.194 |  -97.626 | 
     | clk__L2_I2                 | A v -> Y ^ | INVX8 | 0.304 | 0.250 |   0.444 |  -97.376 | 
     | SDController/\state_reg[4] | CLK ^      | DFFSR | 0.328 | 0.034 |   0.478 |  -97.342 | 
     +--------------------------------------------------------------------------------------+ 
Path 18: MET Recovery Check with Pin SDController/LoadFIFO/\count_out_reg[2] /
CLK 
Endpoint:   SDController/LoadFIFO/\count_out_reg[2] /R (^) checked with  
leading edge of 'clk'
Beginpoint: n_rst                                      (^) triggered by  
leading edge of 'clk'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          0.478
- Recovery                     -0.134
+ Phase Shift                 100.000
= Required Time               100.612
- Arrival Time                  2.791
= Slack Time                   97.821
     Clock Rise Edge                      0.000
     + Input Delay                        1.000
     + Drive Adjustment                   0.532
     = Beginpoint Arrival Time            1.532
     Timing Path:
     +---------------------------------------------------------------------------------------------------+ 
     |                Instance                 |    Arc     |  Cell |  Slew | Delay | Arrival | Required | 
     |                                         |            |       |       |       |  Time   |   Time   | 
     |-----------------------------------------+------------+-------+-------+-------+---------+----------| 
     |                                         | n_rst ^    |       | 0.939 |       |   1.532 |   99.353 | 
     | FE_OFC10_n_rst                          | A ^ -> Y v | INVX1 | 0.549 | 0.620 |   2.152 |   99.973 | 
     | FE_OFC11_n_rst                          | A v -> Y ^ | INVX8 | 0.633 | 0.479 |   2.631 |  100.452 | 
     | SDController/LoadFIFO/\count_out_reg[2] | R ^        | DFFSR | 0.717 | 0.160 |   2.791 |  100.612 | 
     +---------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.033
     = Beginpoint Arrival Time            0.033
     Other End Path:
     +---------------------------------------------------------------------------------------------------+ 
     |                Instance                 |    Arc     |  Cell |  Slew | Delay | Arrival | Required | 
     |                                         |            |       |       |       |  Time   |   Time   | 
     |-----------------------------------------+------------+-------+-------+-------+---------+----------| 
     |                                         | clk ^      |       | 0.080 |       |   0.033 |  -97.788 | 
     | clk__L1_I0                              | A ^ -> Y v | INVX8 | 0.197 | 0.160 |   0.194 |  -97.627 | 
     | clk__L2_I2                              | A v -> Y ^ | INVX8 | 0.304 | 0.250 |   0.444 |  -97.377 | 
     | SDController/LoadFIFO/\count_out_reg[2] | CLK ^      | DFFSR | 0.328 | 0.034 |   0.478 |  -97.343 | 
     +---------------------------------------------------------------------------------------------------+ 
Path 19: MET Recovery Check with Pin SDController/LoadFIFO/\count_out_reg[4] /
CLK 
Endpoint:   SDController/LoadFIFO/\count_out_reg[4] /R (^) checked with  
leading edge of 'clk'
Beginpoint: n_rst                                      (^) triggered by  
leading edge of 'clk'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          0.480
- Recovery                     -0.134
+ Phase Shift                 100.000
= Required Time               100.613
- Arrival Time                  2.782
= Slack Time                   97.831
     Clock Rise Edge                      0.000
     + Input Delay                        1.000
     + Drive Adjustment                   0.532
     = Beginpoint Arrival Time            1.532
     Timing Path:
     +---------------------------------------------------------------------------------------------------+ 
     |                Instance                 |    Arc     |  Cell |  Slew | Delay | Arrival | Required | 
     |                                         |            |       |       |       |  Time   |   Time   | 
     |-----------------------------------------+------------+-------+-------+-------+---------+----------| 
     |                                         | n_rst ^    |       | 0.939 |       |   1.532 |   99.363 | 
     | FE_OFC10_n_rst                          | A ^ -> Y v | INVX1 | 0.549 | 0.620 |   2.152 |   99.983 | 
     | FE_OFC11_n_rst                          | A v -> Y ^ | INVX8 | 0.633 | 0.479 |   2.631 |  100.462 | 
     | SDController/LoadFIFO/\count_out_reg[4] | R ^        | DFFSR | 0.718 | 0.151 |   2.782 |  100.613 | 
     +---------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.033
     = Beginpoint Arrival Time            0.033
     Other End Path:
     +---------------------------------------------------------------------------------------------------+ 
     |                Instance                 |    Arc     |  Cell |  Slew | Delay | Arrival | Required | 
     |                                         |            |       |       |       |  Time   |   Time   | 
     |-----------------------------------------+------------+-------+-------+-------+---------+----------| 
     |                                         | clk ^      |       | 0.080 |       |   0.033 |  -97.798 | 
     | clk__L1_I0                              | A ^ -> Y v | INVX8 | 0.197 | 0.160 |   0.194 |  -97.637 | 
     | clk__L2_I2                              | A v -> Y ^ | INVX8 | 0.304 | 0.250 |   0.444 |  -97.387 | 
     | SDController/LoadFIFO/\count_out_reg[4] | CLK ^      | DFFSR | 0.329 | 0.036 |   0.480 |  -97.351 | 
     +---------------------------------------------------------------------------------------------------+ 
Path 20: MET Recovery Check with Pin SDController/LoadFIFO/\count_out_reg[3] /
CLK 
Endpoint:   SDController/LoadFIFO/\count_out_reg[3] /R (^) checked with  
leading edge of 'clk'
Beginpoint: n_rst                                      (^) triggered by  
leading edge of 'clk'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          0.488
- Recovery                     -0.133
+ Phase Shift                 100.000
= Required Time               100.621
- Arrival Time                  2.776
= Slack Time                   97.846
     Clock Rise Edge                      0.000
     + Input Delay                        1.000
     + Drive Adjustment                   0.532
     = Beginpoint Arrival Time            1.532
     Timing Path:
     +---------------------------------------------------------------------------------------------------+ 
     |                Instance                 |    Arc     |  Cell |  Slew | Delay | Arrival | Required | 
     |                                         |            |       |       |       |  Time   |   Time   | 
     |-----------------------------------------+------------+-------+-------+-------+---------+----------| 
     |                                         | n_rst ^    |       | 0.939 |       |   1.532 |   99.377 | 
     | FE_OFC10_n_rst                          | A ^ -> Y v | INVX1 | 0.549 | 0.620 |   2.152 |   99.998 | 
     | FE_OFC11_n_rst                          | A v -> Y ^ | INVX8 | 0.633 | 0.479 |   2.631 |  100.476 | 
     | SDController/LoadFIFO/\count_out_reg[3] | R ^        | DFFSR | 0.719 | 0.145 |   2.776 |  100.621 | 
     +---------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.033
     = Beginpoint Arrival Time            0.033
     Other End Path:
     +---------------------------------------------------------------------------------------------------+ 
     |                Instance                 |    Arc     |  Cell |  Slew | Delay | Arrival | Required | 
     |                                         |            |       |       |       |  Time   |   Time   | 
     |-----------------------------------------+------------+-------+-------+-------+---------+----------| 
     |                                         | clk ^      |       | 0.080 |       |   0.033 |  -97.812 | 
     | clk__L1_I0                              | A ^ -> Y v | INVX8 | 0.197 | 0.160 |   0.194 |  -97.652 | 
     | clk__L2_I2                              | A v -> Y ^ | INVX8 | 0.304 | 0.250 |   0.444 |  -97.402 | 
     | SDController/LoadFIFO/\count_out_reg[3] | CLK ^      | DFFSR | 0.335 | 0.044 |   0.488 |  -97.357 | 
     +---------------------------------------------------------------------------------------------------+ 
Path 21: MET Recovery Check with Pin SDController/LoadFIFO/\count_out_reg[5] /
CLK 
Endpoint:   SDController/LoadFIFO/\count_out_reg[5] /R (^) checked with  
leading edge of 'clk'
Beginpoint: n_rst                                      (^) triggered by  
leading edge of 'clk'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          0.490
- Recovery                     -0.133
+ Phase Shift                 100.000
= Required Time               100.623
- Arrival Time                  2.774
= Slack Time                   97.849
     Clock Rise Edge                      0.000
     + Input Delay                        1.000
     + Drive Adjustment                   0.532
     = Beginpoint Arrival Time            1.532
     Timing Path:
     +---------------------------------------------------------------------------------------------------+ 
     |                Instance                 |    Arc     |  Cell |  Slew | Delay | Arrival | Required | 
     |                                         |            |       |       |       |  Time   |   Time   | 
     |-----------------------------------------+------------+-------+-------+-------+---------+----------| 
     |                                         | n_rst ^    |       | 0.939 |       |   1.532 |   99.380 | 
     | FE_OFC10_n_rst                          | A ^ -> Y v | INVX1 | 0.549 | 0.620 |   2.152 |  100.001 | 
     | FE_OFC11_n_rst                          | A v -> Y ^ | INVX8 | 0.633 | 0.479 |   2.631 |  100.480 | 
     | SDController/LoadFIFO/\count_out_reg[5] | R ^        | DFFSR | 0.719 | 0.143 |   2.774 |  100.623 | 
     +---------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.033
     = Beginpoint Arrival Time            0.033
     Other End Path:
     +---------------------------------------------------------------------------------------------------+ 
     |                Instance                 |    Arc     |  Cell |  Slew | Delay | Arrival | Required | 
     |                                         |            |       |       |       |  Time   |   Time   | 
     |-----------------------------------------+------------+-------+-------+-------+---------+----------| 
     |                                         | clk ^      |       | 0.080 |       |   0.033 |  -97.816 | 
     | clk__L1_I0                              | A ^ -> Y v | INVX8 | 0.197 | 0.160 |   0.194 |  -97.655 | 
     | clk__L2_I2                              | A v -> Y ^ | INVX8 | 0.304 | 0.250 |   0.444 |  -97.405 | 
     | SDController/LoadFIFO/\count_out_reg[5] | CLK ^      | DFFSR | 0.336 | 0.046 |   0.490 |  -97.359 | 
     +---------------------------------------------------------------------------------------------------+ 
Path 22: MET Recovery Check with Pin SDController/LoadFIFO/\count_out_reg[6] /
CLK 
Endpoint:   SDController/LoadFIFO/\count_out_reg[6] /R (^) checked with  
leading edge of 'clk'
Beginpoint: n_rst                                      (^) triggered by  
leading edge of 'clk'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          0.492
- Recovery                     -0.133
+ Phase Shift                 100.000
= Required Time               100.625
- Arrival Time                  2.768
= Slack Time                   97.857
     Clock Rise Edge                      0.000
     + Input Delay                        1.000
     + Drive Adjustment                   0.532
     = Beginpoint Arrival Time            1.532
     Timing Path:
     +---------------------------------------------------------------------------------------------------+ 
     |                Instance                 |    Arc     |  Cell |  Slew | Delay | Arrival | Required | 
     |                                         |            |       |       |       |  Time   |   Time   | 
     |-----------------------------------------+------------+-------+-------+-------+---------+----------| 
     |                                         | n_rst ^    |       | 0.939 |       |   1.532 |   99.389 | 
     | FE_OFC10_n_rst                          | A ^ -> Y v | INVX1 | 0.549 | 0.620 |   2.152 |  100.009 | 
     | FE_OFC11_n_rst                          | A v -> Y ^ | INVX8 | 0.633 | 0.479 |   2.631 |  100.488 | 
     | SDController/LoadFIFO/\count_out_reg[6] | R ^        | DFFSR | 0.719 | 0.137 |   2.768 |  100.625 | 
     +---------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.033
     = Beginpoint Arrival Time            0.033
     Other End Path:
     +---------------------------------------------------------------------------------------------------+ 
     |                Instance                 |    Arc     |  Cell |  Slew | Delay | Arrival | Required | 
     |                                         |            |       |       |       |  Time   |   Time   | 
     |-----------------------------------------+------------+-------+-------+-------+---------+----------| 
     |                                         | clk ^      |       | 0.080 |       |   0.033 |  -97.824 | 
     | clk__L1_I0                              | A ^ -> Y v | INVX8 | 0.197 | 0.160 |   0.194 |  -97.663 | 
     | clk__L2_I2                              | A v -> Y ^ | INVX8 | 0.304 | 0.250 |   0.444 |  -97.413 | 
     | SDController/LoadFIFO/\count_out_reg[6] | CLK ^      | DFFSR | 0.337 | 0.048 |   0.492 |  -97.365 | 
     +---------------------------------------------------------------------------------------------------+ 
Path 23: MET Recovery Check with Pin SDController/LoadFIFO/\count_out_reg[7] /
CLK 
Endpoint:   SDController/LoadFIFO/\count_out_reg[7] /R (^) checked with  
leading edge of 'clk'
Beginpoint: n_rst                                      (^) triggered by  
leading edge of 'clk'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          0.494
- Recovery                     -0.133
+ Phase Shift                 100.000
= Required Time               100.628
- Arrival Time                  2.766
= Slack Time                   97.861
     Clock Rise Edge                      0.000
     + Input Delay                        1.000
     + Drive Adjustment                   0.532
     = Beginpoint Arrival Time            1.532
     Timing Path:
     +---------------------------------------------------------------------------------------------------+ 
     |                Instance                 |    Arc     |  Cell |  Slew | Delay | Arrival | Required | 
     |                                         |            |       |       |       |  Time   |   Time   | 
     |-----------------------------------------+------------+-------+-------+-------+---------+----------| 
     |                                         | n_rst ^    |       | 0.939 |       |   1.532 |   99.393 | 
     | FE_OFC10_n_rst                          | A ^ -> Y v | INVX1 | 0.549 | 0.620 |   2.152 |  100.013 | 
     | FE_OFC11_n_rst                          | A v -> Y ^ | INVX8 | 0.633 | 0.479 |   2.631 |  100.492 | 
     | SDController/LoadFIFO/\count_out_reg[7] | R ^        | DFFSR | 0.719 | 0.135 |   2.766 |  100.628 | 
     +---------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.033
     = Beginpoint Arrival Time            0.033
     Other End Path:
     +---------------------------------------------------------------------------------------------------+ 
     |                Instance                 |    Arc     |  Cell |  Slew | Delay | Arrival | Required | 
     |                                         |            |       |       |       |  Time   |   Time   | 
     |-----------------------------------------+------------+-------+-------+-------+---------+----------| 
     |                                         | clk ^      |       | 0.080 |       |   0.033 |  -97.828 | 
     | clk__L1_I0                              | A ^ -> Y v | INVX8 | 0.197 | 0.160 |   0.194 |  -97.668 | 
     | clk__L2_I2                              | A v -> Y ^ | INVX8 | 0.304 | 0.250 |   0.444 |  -97.418 | 
     | SDController/LoadFIFO/\count_out_reg[7] | CLK ^      | DFFSR | 0.338 | 0.051 |   0.494 |  -97.367 | 
     +---------------------------------------------------------------------------------------------------+ 
Path 24: MET Recovery Check with Pin SDController/LoadFIFO/\count_out_reg[15] /
CLK 
Endpoint:   SDController/LoadFIFO/\count_out_reg[15] /R (^) checked with  
leading edge of 'clk'
Beginpoint: n_rst                                       (^) triggered by  
leading edge of 'clk'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          0.499
- Recovery                     -0.133
+ Phase Shift                 100.000
= Required Time               100.632
- Arrival Time                  2.751
= Slack Time                   97.881
     Clock Rise Edge                      0.000
     + Input Delay                        1.000
     + Drive Adjustment                   0.532
     = Beginpoint Arrival Time            1.532
     Timing Path:
     +----------------------------------------------------------------------------------------------------+ 
     |                 Instance                 |    Arc     |  Cell |  Slew | Delay | Arrival | Required | 
     |                                          |            |       |       |       |  Time   |   Time   | 
     |------------------------------------------+------------+-------+-------+-------+---------+----------| 
     |                                          | n_rst ^    |       | 0.939 |       |   1.532 |   99.413 | 
     | FE_OFC10_n_rst                           | A ^ -> Y v | INVX1 | 0.549 | 0.620 |   2.152 |  100.033 | 
     | FE_OFC11_n_rst                           | A v -> Y ^ | INVX8 | 0.633 | 0.479 |   2.631 |  100.512 | 
     | SDController/LoadFIFO/\count_out_reg[15] | R ^        | DFFSR | 0.716 | 0.121 |   2.751 |  100.632 | 
     +----------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.033
     = Beginpoint Arrival Time            0.033
     Other End Path:
     +----------------------------------------------------------------------------------------------------+ 
     |                 Instance                 |    Arc     |  Cell |  Slew | Delay | Arrival | Required | 
     |                                          |            |       |       |       |  Time   |   Time   | 
     |------------------------------------------+------------+-------+-------+-------+---------+----------| 
     |                                          | clk ^      |       | 0.080 |       |   0.033 |  -97.848 | 
     | clk__L1_I0                               | A ^ -> Y v | INVX8 | 0.197 | 0.160 |   0.194 |  -97.688 | 
     | clk__L2_I2                               | A v -> Y ^ | INVX8 | 0.304 | 0.250 |   0.444 |  -97.438 | 
     | SDController/LoadFIFO/\count_out_reg[15] | CLK ^      | DFFSR | 0.339 | 0.056 |   0.499 |  -97.382 | 
     +----------------------------------------------------------------------------------------------------+ 
Path 25: MET Recovery Check with Pin SDController/LoadFIFO/\count_out_reg[13] /
CLK 
Endpoint:   SDController/LoadFIFO/\count_out_reg[13] /R (^) checked with  
leading edge of 'clk'
Beginpoint: n_rst                                       (^) triggered by  
leading edge of 'clk'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          0.504
- Recovery                     -0.133
+ Phase Shift                 100.000
= Required Time               100.637
- Arrival Time                  2.745
= Slack Time                   97.892
     Clock Rise Edge                      0.000
     + Input Delay                        1.000
     + Drive Adjustment                   0.532
     = Beginpoint Arrival Time            1.532
     Timing Path:
     +----------------------------------------------------------------------------------------------------+ 
     |                 Instance                 |    Arc     |  Cell |  Slew | Delay | Arrival | Required | 
     |                                          |            |       |       |       |  Time   |   Time   | 
     |------------------------------------------+------------+-------+-------+-------+---------+----------| 
     |                                          | n_rst ^    |       | 0.939 |       |   1.532 |   99.424 | 
     | FE_OFC10_n_rst                           | A ^ -> Y v | INVX1 | 0.549 | 0.620 |   2.152 |  100.044 | 
     | FE_OFC11_n_rst                           | A v -> Y ^ | INVX8 | 0.633 | 0.479 |   2.631 |  100.523 | 
     | SDController/LoadFIFO/\count_out_reg[13] | R ^        | DFFSR | 0.714 | 0.114 |   2.745 |  100.637 | 
     +----------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.033
     = Beginpoint Arrival Time            0.033
     Other End Path:
     +----------------------------------------------------------------------------------------------------+ 
     |                 Instance                 |    Arc     |  Cell |  Slew | Delay | Arrival | Required | 
     |                                          |            |       |       |       |  Time   |   Time   | 
     |------------------------------------------+------------+-------+-------+-------+---------+----------| 
     |                                          | clk ^      |       | 0.080 |       |   0.033 |  -97.859 | 
     | clk__L1_I0                               | A ^ -> Y v | INVX8 | 0.197 | 0.160 |   0.194 |  -97.699 | 
     | clk__L2_I2                               | A v -> Y ^ | INVX8 | 0.304 | 0.250 |   0.444 |  -97.449 | 
     | SDController/LoadFIFO/\count_out_reg[13] | CLK ^      | DFFSR | 0.340 | 0.060 |   0.504 |  -97.389 | 
     +----------------------------------------------------------------------------------------------------+ 
Path 26: MET Recovery Check with Pin SDController/LoadFIFO/\count_out_reg[12] /
CLK 
Endpoint:   SDController/LoadFIFO/\count_out_reg[12] /R (^) checked with  
leading edge of 'clk'
Beginpoint: n_rst                                       (^) triggered by  
leading edge of 'clk'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          0.502
- Recovery                     -0.133
+ Phase Shift                 100.000
= Required Time               100.636
- Arrival Time                  2.741
= Slack Time                   97.895
     Clock Rise Edge                      0.000
     + Input Delay                        1.000
     + Drive Adjustment                   0.532
     = Beginpoint Arrival Time            1.532
     Timing Path:
     +----------------------------------------------------------------------------------------------------+ 
     |                 Instance                 |    Arc     |  Cell |  Slew | Delay | Arrival | Required | 
     |                                          |            |       |       |       |  Time   |   Time   | 
     |------------------------------------------+------------+-------+-------+-------+---------+----------| 
     |                                          | n_rst ^    |       | 0.939 |       |   1.532 |   99.426 | 
     | FE_OFC10_n_rst                           | A ^ -> Y v | INVX1 | 0.549 | 0.620 |   2.152 |  100.047 | 
     | FE_OFC11_n_rst                           | A v -> Y ^ | INVX8 | 0.633 | 0.479 |   2.631 |  100.526 | 
     | SDController/LoadFIFO/\count_out_reg[12] | R ^        | DFFSR | 0.712 | 0.110 |   2.741 |  100.636 | 
     +----------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.033
     = Beginpoint Arrival Time            0.033
     Other End Path:
     +----------------------------------------------------------------------------------------------------+ 
     |                 Instance                 |    Arc     |  Cell |  Slew | Delay | Arrival | Required | 
     |                                          |            |       |       |       |  Time   |   Time   | 
     |------------------------------------------+------------+-------+-------+-------+---------+----------| 
     |                                          | clk ^      |       | 0.080 |       |   0.033 |  -97.862 | 
     | clk__L1_I0                               | A ^ -> Y v | INVX8 | 0.197 | 0.160 |   0.194 |  -97.701 | 
     | clk__L2_I2                               | A v -> Y ^ | INVX8 | 0.304 | 0.250 |   0.444 |  -97.451 | 
     | SDController/LoadFIFO/\count_out_reg[12] | CLK ^      | DFFSR | 0.339 | 0.059 |   0.502 |  -97.393 | 
     +----------------------------------------------------------------------------------------------------+ 
Path 27: MET Recovery Check with Pin SDController/LoadFIFO/\count_out_reg[14] /
CLK 
Endpoint:   SDController/LoadFIFO/\count_out_reg[14] /R (^) checked with  
leading edge of 'clk'
Beginpoint: n_rst                                       (^) triggered by  
leading edge of 'clk'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          0.508
- Recovery                     -0.134
+ Phase Shift                 100.000
= Required Time               100.642
- Arrival Time                  2.733
= Slack Time                   97.909
     Clock Rise Edge                      0.000
     + Input Delay                        1.000
     + Drive Adjustment                   0.532
     = Beginpoint Arrival Time            1.532
     Timing Path:
     +----------------------------------------------------------------------------------------------------+ 
     |                 Instance                 |    Arc     |  Cell |  Slew | Delay | Arrival | Required | 
     |                                          |            |       |       |       |  Time   |   Time   | 
     |------------------------------------------+------------+-------+-------+-------+---------+----------| 
     |                                          | n_rst ^    |       | 0.939 |       |   1.532 |   99.440 | 
     | FE_OFC10_n_rst                           | A ^ -> Y v | INVX1 | 0.549 | 0.620 |   2.152 |  100.061 | 
     | FE_OFC11_n_rst                           | A v -> Y ^ | INVX8 | 0.633 | 0.479 |   2.631 |  100.539 | 
     | SDController/LoadFIFO/\count_out_reg[14] | R ^        | DFFSR | 0.708 | 0.102 |   2.733 |  100.642 | 
     +----------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.033
     = Beginpoint Arrival Time            0.033
     Other End Path:
     +----------------------------------------------------------------------------------------------------+ 
     |                 Instance                 |    Arc     |  Cell |  Slew | Delay | Arrival | Required | 
     |                                          |            |       |       |       |  Time   |   Time   | 
     |------------------------------------------+------------+-------+-------+-------+---------+----------| 
     |                                          | clk ^      |       | 0.080 |       |   0.033 |  -97.875 | 
     | clk__L1_I0                               | A ^ -> Y v | INVX8 | 0.197 | 0.160 |   0.194 |  -97.715 | 
     | clk__L2_I2                               | A v -> Y ^ | INVX8 | 0.304 | 0.250 |   0.444 |  -97.465 | 
     | SDController/LoadFIFO/\count_out_reg[14] | CLK ^      | DFFSR | 0.340 | 0.064 |   0.508 |  -97.401 | 
     +----------------------------------------------------------------------------------------------------+ 
Path 28: MET Recovery Check with Pin myTimer/smallCounter/\count_out_reg[2] /
CLK 
Endpoint:   myTimer/smallCounter/\count_out_reg[2] /R (^) checked with  leading 
edge of 'clk'
Beginpoint: n_rst                                     (^) triggered by  leading 
edge of 'clk'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          0.509
- Recovery                     -0.134
+ Phase Shift                 100.000
= Required Time               100.643
- Arrival Time                  2.733
= Slack Time                   97.910
     Clock Rise Edge                      0.000
     + Input Delay                        1.000
     + Drive Adjustment                   0.532
     = Beginpoint Arrival Time            1.532
     Timing Path:
     +--------------------------------------------------------------------------------------------------+ 
     |                Instance                |    Arc     |  Cell |  Slew | Delay | Arrival | Required | 
     |                                        |            |       |       |       |  Time   |   Time   | 
     |----------------------------------------+------------+-------+-------+-------+---------+----------| 
     |                                        | n_rst ^    |       | 0.939 |       |   1.532 |   99.442 | 
     | FE_OFC10_n_rst                         | A ^ -> Y v | INVX1 | 0.549 | 0.620 |   2.152 |  100.062 | 
     | FE_OFC11_n_rst                         | A v -> Y ^ | INVX8 | 0.633 | 0.479 |   2.631 |  100.541 | 
     | myTimer/smallCounter/\count_out_reg[2] | R ^        | DFFSR | 0.708 | 0.102 |   2.733 |  100.643 | 
     +--------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.033
     = Beginpoint Arrival Time            0.033
     Other End Path:
     +--------------------------------------------------------------------------------------------------+ 
     |                Instance                |    Arc     |  Cell |  Slew | Delay | Arrival | Required | 
     |                                        |            |       |       |       |  Time   |   Time   | 
     |----------------------------------------+------------+-------+-------+-------+---------+----------| 
     |                                        | clk ^      |       | 0.080 |       |   0.033 |  -97.877 | 
     | clk__L1_I0                             | A ^ -> Y v | INVX8 | 0.197 | 0.160 |   0.194 |  -97.716 | 
     | clk__L2_I2                             | A v -> Y ^ | INVX8 | 0.304 | 0.250 |   0.444 |  -97.466 | 
     | myTimer/smallCounter/\count_out_reg[2] | CLK ^      | DFFSR | 0.340 | 0.065 |   0.509 |  -97.401 | 
     +--------------------------------------------------------------------------------------------------+ 
Path 29: MET Recovery Check with Pin SDController/LoadFIFO/\count_out_reg[11] /
CLK 
Endpoint:   SDController/LoadFIFO/\count_out_reg[11] /R (^) checked with  
leading edge of 'clk'
Beginpoint: n_rst                                       (^) triggered by  
leading edge of 'clk'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          0.510
- Recovery                     -0.134
+ Phase Shift                 100.000
= Required Time               100.644
- Arrival Time                  2.730
= Slack Time                   97.914
     Clock Rise Edge                      0.000
     + Input Delay                        1.000
     + Drive Adjustment                   0.532
     = Beginpoint Arrival Time            1.532
     Timing Path:
     +----------------------------------------------------------------------------------------------------+ 
     |                 Instance                 |    Arc     |  Cell |  Slew | Delay | Arrival | Required | 
     |                                          |            |       |       |       |  Time   |   Time   | 
     |------------------------------------------+------------+-------+-------+-------+---------+----------| 
     |                                          | n_rst ^    |       | 0.939 |       |   1.532 |   99.446 | 
     | FE_OFC10_n_rst                           | A ^ -> Y v | INVX1 | 0.549 | 0.620 |   2.152 |  100.066 | 
     | FE_OFC11_n_rst                           | A v -> Y ^ | INVX8 | 0.633 | 0.479 |   2.631 |  100.545 | 
     | SDController/LoadFIFO/\count_out_reg[11] | R ^        | DFFSR | 0.707 | 0.100 |   2.730 |  100.644 | 
     +----------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.033
     = Beginpoint Arrival Time            0.033
     Other End Path:
     +----------------------------------------------------------------------------------------------------+ 
     |                 Instance                 |    Arc     |  Cell |  Slew | Delay | Arrival | Required | 
     |                                          |            |       |       |       |  Time   |   Time   | 
     |------------------------------------------+------------+-------+-------+-------+---------+----------| 
     |                                          | clk ^      |       | 0.080 |       |   0.033 |  -97.881 | 
     | clk__L1_I0                               | A ^ -> Y v | INVX8 | 0.197 | 0.160 |   0.194 |  -97.720 | 
     | clk__L2_I2                               | A v -> Y ^ | INVX8 | 0.304 | 0.250 |   0.444 |  -97.470 | 
     | SDController/LoadFIFO/\count_out_reg[11] | CLK ^      | DFFSR | 0.340 | 0.067 |   0.510 |  -97.404 | 
     +----------------------------------------------------------------------------------------------------+ 
Path 30: MET Recovery Check with Pin myTimer/bigCounter/\count_out_reg[2] /CLK 
Endpoint:   myTimer/bigCounter/\count_out_reg[2] /R (^) checked with  leading 
edge of 'clk'
Beginpoint: n_rst                                   (^) triggered by  leading 
edge of 'clk'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          0.473
- Recovery                     -0.136
+ Phase Shift                 100.000
= Required Time               100.609
- Arrival Time                  2.694
= Slack Time                   97.915
     Clock Rise Edge                      0.000
     + Input Delay                        1.000
     + Drive Adjustment                   0.532
     = Beginpoint Arrival Time            1.532
     Timing Path:
     +------------------------------------------------------------------------------------------------+ 
     |               Instance               |    Arc     |  Cell |  Slew | Delay | Arrival | Required | 
     |                                      |            |       |       |       |  Time   |   Time   | 
     |--------------------------------------+------------+-------+-------+-------+---------+----------| 
     |                                      | n_rst ^    |       | 0.939 |       |   1.532 |   99.447 | 
     | FE_OFC10_n_rst                       | A ^ -> Y v | INVX1 | 0.549 | 0.620 |   2.152 |  100.067 | 
     | FE_OFC11_n_rst                       | A v -> Y ^ | INVX8 | 0.633 | 0.479 |   2.631 |  100.546 | 
     | myTimer/bigCounter/\count_out_reg[2] | R ^        | DFFSR | 0.687 | 0.063 |   2.694 |  100.609 | 
     +------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.033
     = Beginpoint Arrival Time            0.033
     Other End Path:
     +------------------------------------------------------------------------------------------------+ 
     |               Instance               |    Arc     |  Cell |  Slew | Delay | Arrival | Required | 
     |                                      |            |       |       |       |  Time   |   Time   | 
     |--------------------------------------+------------+-------+-------+-------+---------+----------| 
     |                                      | clk ^      |       | 0.080 |       |   0.033 |  -97.882 | 
     | clk__L1_I0                           | A ^ -> Y v | INVX8 | 0.197 | 0.160 |   0.194 |  -97.722 | 
     | clk__L2_I1                           | A v -> Y ^ | INVX8 | 0.320 | 0.247 |   0.441 |  -97.475 | 
     | myTimer/bigCounter/\count_out_reg[2] | CLK ^      | DFFSR | 0.335 | 0.032 |   0.473 |  -97.442 | 
     +------------------------------------------------------------------------------------------------+ 
Path 31: MET Recovery Check with Pin myTimer/smallCounter/\count_out_reg[3] /
CLK 
Endpoint:   myTimer/smallCounter/\count_out_reg[3] /R (^) checked with  leading 
edge of 'clk'
Beginpoint: n_rst                                     (^) triggered by  leading 
edge of 'clk'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          0.512
- Recovery                     -0.134
+ Phase Shift                 100.000
= Required Time               100.646
- Arrival Time                  2.727
= Slack Time                   97.918
     Clock Rise Edge                      0.000
     + Input Delay                        1.000
     + Drive Adjustment                   0.532
     = Beginpoint Arrival Time            1.532
     Timing Path:
     +--------------------------------------------------------------------------------------------------+ 
     |                Instance                |    Arc     |  Cell |  Slew | Delay | Arrival | Required | 
     |                                        |            |       |       |       |  Time   |   Time   | 
     |----------------------------------------+------------+-------+-------+-------+---------+----------| 
     |                                        | n_rst ^    |       | 0.939 |       |   1.532 |   99.450 | 
     | FE_OFC10_n_rst                         | A ^ -> Y v | INVX1 | 0.549 | 0.620 |   2.152 |  100.070 | 
     | FE_OFC11_n_rst                         | A v -> Y ^ | INVX8 | 0.633 | 0.479 |   2.631 |  100.549 | 
     | myTimer/smallCounter/\count_out_reg[3] | R ^        | DFFSR | 0.705 | 0.096 |   2.727 |  100.646 | 
     +--------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.033
     = Beginpoint Arrival Time            0.033
     Other End Path:
     +--------------------------------------------------------------------------------------------------+ 
     |                Instance                |    Arc     |  Cell |  Slew | Delay | Arrival | Required | 
     |                                        |            |       |       |       |  Time   |   Time   | 
     |----------------------------------------+------------+-------+-------+-------+---------+----------| 
     |                                        | clk ^      |       | 0.080 |       |   0.033 |  -97.885 | 
     | clk__L1_I0                             | A ^ -> Y v | INVX8 | 0.197 | 0.160 |   0.194 |  -97.725 | 
     | clk__L2_I2                             | A v -> Y ^ | INVX8 | 0.304 | 0.250 |   0.444 |  -97.475 | 
     | myTimer/smallCounter/\count_out_reg[3] | CLK ^      | DFFSR | 0.340 | 0.068 |   0.511 |  -97.407 | 
     +--------------------------------------------------------------------------------------------------+ 
Path 32: MET Recovery Check with Pin myTimer/smallCounter/\count_out_reg[1] /
CLK 
Endpoint:   myTimer/smallCounter/\count_out_reg[1] /R (^) checked with  leading 
edge of 'clk'
Beginpoint: n_rst                                     (^) triggered by  leading 
edge of 'clk'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          0.473
- Recovery                     -0.137
+ Phase Shift                 100.000
= Required Time               100.610
- Arrival Time                  2.678
= Slack Time                   97.932
     Clock Rise Edge                      0.000
     + Input Delay                        1.000
     + Drive Adjustment                   0.532
     = Beginpoint Arrival Time            1.532
     Timing Path:
     +--------------------------------------------------------------------------------------------------+ 
     |                Instance                |    Arc     |  Cell |  Slew | Delay | Arrival | Required | 
     |                                        |            |       |       |       |  Time   |   Time   | 
     |----------------------------------------+------------+-------+-------+-------+---------+----------| 
     |                                        | n_rst ^    |       | 0.939 |       |   1.532 |   99.463 | 
     | FE_OFC10_n_rst                         | A ^ -> Y v | INVX1 | 0.549 | 0.620 |   2.152 |  100.083 | 
     | FE_OFC11_n_rst                         | A v -> Y ^ | INVX8 | 0.633 | 0.479 |   2.631 |  100.562 | 
     | myTimer/smallCounter/\count_out_reg[1] | R ^        | DFFSR | 0.676 | 0.047 |   2.678 |  100.610 | 
     +--------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.033
     = Beginpoint Arrival Time            0.033
     Other End Path:
     +--------------------------------------------------------------------------------------------------+ 
     |                Instance                |    Arc     |  Cell |  Slew | Delay | Arrival | Required | 
     |                                        |            |       |       |       |  Time   |   Time   | 
     |----------------------------------------+------------+-------+-------+-------+---------+----------| 
     |                                        | clk ^      |       | 0.080 |       |   0.033 |  -97.898 | 
     | clk__L1_I0                             | A ^ -> Y v | INVX8 | 0.197 | 0.160 |   0.194 |  -97.738 | 
     | clk__L2_I1                             | A v -> Y ^ | INVX8 | 0.320 | 0.247 |   0.441 |  -97.491 | 
     | myTimer/smallCounter/\count_out_reg[1] | CLK ^      | DFFSR | 0.335 | 0.032 |   0.473 |  -97.459 | 
     +--------------------------------------------------------------------------------------------------+ 
Path 33: MET Recovery Check with Pin myTimer/smallCounter/\count_out_reg[0] /
CLK 
Endpoint:   myTimer/smallCounter/\count_out_reg[0] /R (^) checked with  leading 
edge of 'clk'
Beginpoint: n_rst                                     (^) triggered by  leading 
edge of 'clk'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          0.473
- Recovery                     -0.137
+ Phase Shift                 100.000
= Required Time               100.610
- Arrival Time                  2.678
= Slack Time                   97.932
     Clock Rise Edge                      0.000
     + Input Delay                        1.000
     + Drive Adjustment                   0.532
     = Beginpoint Arrival Time            1.532
     Timing Path:
     +--------------------------------------------------------------------------------------------------+ 
     |                Instance                |    Arc     |  Cell |  Slew | Delay | Arrival | Required | 
     |                                        |            |       |       |       |  Time   |   Time   | 
     |----------------------------------------+------------+-------+-------+-------+---------+----------| 
     |                                        | n_rst ^    |       | 0.939 |       |   1.532 |   99.463 | 
     | FE_OFC10_n_rst                         | A ^ -> Y v | INVX1 | 0.549 | 0.620 |   2.152 |  100.084 | 
     | FE_OFC11_n_rst                         | A v -> Y ^ | INVX8 | 0.633 | 0.479 |   2.631 |  100.562 | 
     | myTimer/smallCounter/\count_out_reg[0] | R ^        | DFFSR | 0.676 | 0.048 |   2.678 |  100.610 | 
     +--------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.033
     = Beginpoint Arrival Time            0.033
     Other End Path:
     +--------------------------------------------------------------------------------------------------+ 
     |                Instance                |    Arc     |  Cell |  Slew | Delay | Arrival | Required | 
     |                                        |            |       |       |       |  Time   |   Time   | 
     |----------------------------------------+------------+-------+-------+-------+---------+----------| 
     |                                        | clk ^      |       | 0.080 |       |   0.033 |  -97.898 | 
     | clk__L1_I0                             | A ^ -> Y v | INVX8 | 0.197 | 0.160 |   0.194 |  -97.738 | 
     | clk__L2_I1                             | A v -> Y ^ | INVX8 | 0.320 | 0.247 |   0.441 |  -97.491 | 
     | myTimer/smallCounter/\count_out_reg[0] | CLK ^      | DFFSR | 0.335 | 0.032 |   0.473 |  -97.459 | 
     +--------------------------------------------------------------------------------------------------+ 
Path 34: MET Recovery Check with Pin myTimer/smallCounter/rollover_flag_reg/CLK 
Endpoint:   myTimer/smallCounter/rollover_flag_reg/R (^) checked with  leading 
edge of 'clk'
Beginpoint: n_rst                                    (^) triggered by  leading 
edge of 'clk'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          0.473
- Recovery                     -0.137
+ Phase Shift                 100.000
= Required Time               100.610
- Arrival Time                  2.674
= Slack Time                   97.936
     Clock Rise Edge                      0.000
     + Input Delay                        1.000
     + Drive Adjustment                   0.532
     = Beginpoint Arrival Time            1.532
     Timing Path:
     +--------------------------------------------------------------------------------------------------+ 
     |                Instance                |    Arc     |  Cell |  Slew | Delay | Arrival | Required | 
     |                                        |            |       |       |       |  Time   |   Time   | 
     |----------------------------------------+------------+-------+-------+-------+---------+----------| 
     |                                        | n_rst ^    |       | 0.939 |       |   1.532 |   99.468 | 
     | FE_OFC10_n_rst                         | A ^ -> Y v | INVX1 | 0.549 | 0.620 |   2.152 |  100.088 | 
     | FE_OFC11_n_rst                         | A v -> Y ^ | INVX8 | 0.633 | 0.479 |   2.631 |  100.567 | 
     | myTimer/smallCounter/rollover_flag_reg | R ^        | DFFSR | 0.672 | 0.043 |   2.674 |  100.610 | 
     +--------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.033
     = Beginpoint Arrival Time            0.033
     Other End Path:
     +--------------------------------------------------------------------------------------------------+ 
     |                Instance                |    Arc     |  Cell |  Slew | Delay | Arrival | Required | 
     |                                        |            |       |       |       |  Time   |   Time   | 
     |----------------------------------------+------------+-------+-------+-------+---------+----------| 
     |                                        | clk ^      |       | 0.080 |       |   0.033 |  -97.903 | 
     | clk__L1_I0                             | A ^ -> Y v | INVX8 | 0.197 | 0.160 |   0.194 |  -97.743 | 
     | clk__L2_I1                             | A v -> Y ^ | INVX8 | 0.320 | 0.247 |   0.441 |  -97.495 | 
     | myTimer/smallCounter/rollover_flag_reg | CLK ^      | DFFSR | 0.335 | 0.032 |   0.473 |  -97.464 | 
     +--------------------------------------------------------------------------------------------------+ 
Path 35: MET Recovery Check with Pin SDController/LoadFIFO/\count_out_reg[8] /
CLK 
Endpoint:   SDController/LoadFIFO/\count_out_reg[8] /R (^) checked with  
leading edge of 'clk'
Beginpoint: n_rst                                      (^) triggered by  
leading edge of 'clk'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          0.515
- Recovery                     -0.135
+ Phase Shift                 100.000
= Required Time               100.650
- Arrival Time                  2.708
= Slack Time                   97.942
     Clock Rise Edge                      0.000
     + Input Delay                        1.000
     + Drive Adjustment                   0.532
     = Beginpoint Arrival Time            1.532
     Timing Path:
     +---------------------------------------------------------------------------------------------------+ 
     |                Instance                 |    Arc     |  Cell |  Slew | Delay | Arrival | Required | 
     |                                         |            |       |       |       |  Time   |   Time   | 
     |-----------------------------------------+------------+-------+-------+-------+---------+----------| 
     |                                         | n_rst ^    |       | 0.939 |       |   1.532 |   99.474 | 
     | FE_OFC10_n_rst                          | A ^ -> Y v | INVX1 | 0.549 | 0.620 |   2.152 |  100.094 | 
     | FE_OFC11_n_rst                          | A v -> Y ^ | INVX8 | 0.633 | 0.479 |   2.631 |  100.573 | 
     | SDController/LoadFIFO/\count_out_reg[8] | R ^        | DFFSR | 0.692 | 0.077 |   2.708 |  100.650 | 
     +---------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.033
     = Beginpoint Arrival Time            0.033
     Other End Path:
     +---------------------------------------------------------------------------------------------------+ 
     |                Instance                 |    Arc     |  Cell |  Slew | Delay | Arrival | Required | 
     |                                         |            |       |       |       |  Time   |   Time   | 
     |-----------------------------------------+------------+-------+-------+-------+---------+----------| 
     |                                         | clk ^      |       | 0.080 |       |   0.033 |  -97.909 | 
     | clk__L1_I0                              | A ^ -> Y v | INVX8 | 0.197 | 0.160 |   0.194 |  -97.748 | 
     | clk__L2_I2                              | A v -> Y ^ | INVX8 | 0.304 | 0.250 |   0.444 |  -97.498 | 
     | SDController/LoadFIFO/\count_out_reg[8] | CLK ^      | DFFSR | 0.339 | 0.071 |   0.515 |  -97.427 | 
     +---------------------------------------------------------------------------------------------------+ 
Path 36: MET Recovery Check with Pin SDController/LoadFIFO/\count_out_reg[10] /
CLK 
Endpoint:   SDController/LoadFIFO/\count_out_reg[10] /R (^) checked with  
leading edge of 'clk'
Beginpoint: n_rst                                       (^) triggered by  
leading edge of 'clk'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          0.514
- Recovery                     -0.135
+ Phase Shift                 100.000
= Required Time               100.649
- Arrival Time                  2.707
= Slack Time                   97.942
     Clock Rise Edge                      0.000
     + Input Delay                        1.000
     + Drive Adjustment                   0.532
     = Beginpoint Arrival Time            1.532
     Timing Path:
     +----------------------------------------------------------------------------------------------------+ 
     |                 Instance                 |    Arc     |  Cell |  Slew | Delay | Arrival | Required | 
     |                                          |            |       |       |       |  Time   |   Time   | 
     |------------------------------------------+------------+-------+-------+-------+---------+----------| 
     |                                          | n_rst ^    |       | 0.939 |       |   1.532 |   99.474 | 
     | FE_OFC10_n_rst                           | A ^ -> Y v | INVX1 | 0.549 | 0.620 |   2.152 |  100.094 | 
     | FE_OFC11_n_rst                           | A v -> Y ^ | INVX8 | 0.633 | 0.479 |   2.631 |  100.573 | 
     | SDController/LoadFIFO/\count_out_reg[10] | R ^        | DFFSR | 0.692 | 0.077 |   2.707 |  100.649 | 
     +----------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.033
     = Beginpoint Arrival Time            0.033
     Other End Path:
     +----------------------------------------------------------------------------------------------------+ 
     |                 Instance                 |    Arc     |  Cell |  Slew | Delay | Arrival | Required | 
     |                                          |            |       |       |       |  Time   |   Time   | 
     |------------------------------------------+------------+-------+-------+-------+---------+----------| 
     |                                          | clk ^      |       | 0.080 |       |   0.033 |  -97.909 | 
     | clk__L1_I0                               | A ^ -> Y v | INVX8 | 0.197 | 0.160 |   0.194 |  -97.749 | 
     | clk__L2_I2                               | A v -> Y ^ | INVX8 | 0.304 | 0.250 |   0.444 |  -97.498 | 
     | SDController/LoadFIFO/\count_out_reg[10] | CLK ^      | DFFSR | 0.339 | 0.071 |   0.514 |  -97.428 | 
     +----------------------------------------------------------------------------------------------------+ 
Path 37: MET Recovery Check with Pin myTimer/bigCounter/\count_out_reg[3] /CLK 
Endpoint:   myTimer/bigCounter/\count_out_reg[3] /R (^) checked with  leading 
edge of 'clk'
Beginpoint: n_rst                                   (^) triggered by  leading 
edge of 'clk'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          0.514
- Recovery                     -0.135
+ Phase Shift                 100.000
= Required Time               100.650
- Arrival Time                  2.707
= Slack Time                   97.942
     Clock Rise Edge                      0.000
     + Input Delay                        1.000
     + Drive Adjustment                   0.532
     = Beginpoint Arrival Time            1.532
     Timing Path:
     +------------------------------------------------------------------------------------------------+ 
     |               Instance               |    Arc     |  Cell |  Slew | Delay | Arrival | Required | 
     |                                      |            |       |       |       |  Time   |   Time   | 
     |--------------------------------------+------------+-------+-------+-------+---------+----------| 
     |                                      | n_rst ^    |       | 0.939 |       |   1.532 |   99.474 | 
     | FE_OFC10_n_rst                       | A ^ -> Y v | INVX1 | 0.549 | 0.620 |   2.152 |  100.094 | 
     | FE_OFC11_n_rst                       | A v -> Y ^ | INVX8 | 0.633 | 0.479 |   2.631 |  100.573 | 
     | myTimer/bigCounter/\count_out_reg[3] | R ^        | DFFSR | 0.692 | 0.077 |   2.707 |  100.650 | 
     +------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.033
     = Beginpoint Arrival Time            0.033
     Other End Path:
     +------------------------------------------------------------------------------------------------+ 
     |               Instance               |    Arc     |  Cell |  Slew | Delay | Arrival | Required | 
     |                                      |            |       |       |       |  Time   |   Time   | 
     |--------------------------------------+------------+-------+-------+-------+---------+----------| 
     |                                      | clk ^      |       | 0.080 |       |   0.033 |  -97.909 | 
     | clk__L1_I0                           | A ^ -> Y v | INVX8 | 0.197 | 0.160 |   0.194 |  -97.749 | 
     | clk__L2_I2                           | A v -> Y ^ | INVX8 | 0.304 | 0.250 |   0.444 |  -97.498 | 
     | myTimer/bigCounter/\count_out_reg[3] | CLK ^      | DFFSR | 0.339 | 0.071 |   0.515 |  -97.428 | 
     +------------------------------------------------------------------------------------------------+ 
Path 38: MET Recovery Check with Pin myTimer/bigCounter/\count_out_reg[0] /CLK 
Endpoint:   myTimer/bigCounter/\count_out_reg[0] /R (^) checked with  leading 
edge of 'clk'
Beginpoint: n_rst                                   (^) triggered by  leading 
edge of 'clk'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          0.472
- Recovery                     -0.138
+ Phase Shift                 100.000
= Required Time               100.610
- Arrival Time                  2.662
= Slack Time                   97.948
     Clock Rise Edge                      0.000
     + Input Delay                        1.000
     + Drive Adjustment                   0.532
     = Beginpoint Arrival Time            1.532
     Timing Path:
     +------------------------------------------------------------------------------------------------+ 
     |               Instance               |    Arc     |  Cell |  Slew | Delay | Arrival | Required | 
     |                                      |            |       |       |       |  Time   |   Time   | 
     |--------------------------------------+------------+-------+-------+-------+---------+----------| 
     |                                      | n_rst ^    |       | 0.939 |       |   1.532 |   99.480 | 
     | FE_OFC10_n_rst                       | A ^ -> Y v | INVX1 | 0.549 | 0.620 |   2.152 |  100.100 | 
     | FE_OFC11_n_rst                       | A v -> Y ^ | INVX8 | 0.633 | 0.479 |   2.631 |  100.579 | 
     | myTimer/bigCounter/\count_out_reg[0] | R ^        | DFFSR | 0.660 | 0.031 |   2.662 |  100.610 | 
     +------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.033
     = Beginpoint Arrival Time            0.033
     Other End Path:
     +------------------------------------------------------------------------------------------------+ 
     |               Instance               |    Arc     |  Cell |  Slew | Delay | Arrival | Required | 
     |                                      |            |       |       |       |  Time   |   Time   | 
     |--------------------------------------+------------+-------+-------+-------+---------+----------| 
     |                                      | clk ^      |       | 0.080 |       |   0.033 |  -97.915 | 
     | clk__L1_I0                           | A ^ -> Y v | INVX8 | 0.197 | 0.160 |   0.194 |  -97.755 | 
     | clk__L2_I1                           | A v -> Y ^ | INVX8 | 0.320 | 0.247 |   0.441 |  -97.507 | 
     | myTimer/bigCounter/\count_out_reg[0] | CLK ^      | DFFSR | 0.335 | 0.031 |   0.472 |  -97.477 | 
     +------------------------------------------------------------------------------------------------+ 
Path 39: MET Recovery Check with Pin myFIFO/WriteCnt/\count_out_reg[9] /CLK 
Endpoint:   myFIFO/WriteCnt/\count_out_reg[9] /R (^) checked with  leading edge 
of 'clk'
Beginpoint: n_rst                                (^) triggered by  leading edge 
of 'clk'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          0.474
- Recovery                     -0.138
+ Phase Shift                 100.000
= Required Time               100.612
- Arrival Time                  2.659
= Slack Time                   97.953
     Clock Rise Edge                      0.000
     + Input Delay                        1.000
     + Drive Adjustment                   0.532
     = Beginpoint Arrival Time            1.532
     Timing Path:
     +---------------------------------------------------------------------------------------------+ 
     |             Instance              |    Arc     |  Cell |  Slew | Delay | Arrival | Required | 
     |                                   |            |       |       |       |  Time   |   Time   | 
     |-----------------------------------+------------+-------+-------+-------+---------+----------| 
     |                                   | n_rst ^    |       | 0.939 |       |   1.532 |   99.485 | 
     | FE_OFC10_n_rst                    | A ^ -> Y v | INVX1 | 0.549 | 0.620 |   2.152 |  100.105 | 
     | FE_OFC11_n_rst                    | A v -> Y ^ | INVX8 | 0.633 | 0.479 |   2.631 |  100.584 | 
     | myFIFO/WriteCnt/\count_out_reg[9] | R ^        | DFFSR | 0.657 | 0.028 |   2.659 |  100.612 | 
     +---------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.033
     = Beginpoint Arrival Time            0.033
     Other End Path:
     +---------------------------------------------------------------------------------------------+ 
     |             Instance              |    Arc     |  Cell |  Slew | Delay | Arrival | Required | 
     |                                   |            |       |       |       |  Time   |   Time   | 
     |-----------------------------------+------------+-------+-------+-------+---------+----------| 
     |                                   | clk ^      |       | 0.080 |       |   0.033 |  -97.920 | 
     | clk__L1_I0                        | A ^ -> Y v | INVX8 | 0.197 | 0.160 |   0.194 |  -97.760 | 
     | clk__L2_I1                        | A v -> Y ^ | INVX8 | 0.320 | 0.247 |   0.441 |  -97.512 | 
     | myFIFO/WriteCnt/\count_out_reg[9] | CLK ^      | DFFSR | 0.335 | 0.033 |   0.474 |  -97.480 | 
     +---------------------------------------------------------------------------------------------+ 
Path 40: MET Setup Check with Pin SDController/\state_reg[4] /CLK 
Endpoint:   SDController/\state_reg[4] /D (v) checked with  leading edge of 
'clk'
Beginpoint: sd_read                       (^) triggered by  leading edge of '@'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          0.478
- Setup                         0.122
+ Phase Shift                 100.000
= Required Time               100.356
- Arrival Time                  1.750
= Slack Time                   98.606
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +----------------------------------------------------------------------------------------+ 
     |          Instance          |    Arc     |  Cell   |  Slew | Delay | Arrival | Required | 
     |                            |            |         |       |       |  Time   |   Time   | 
     |----------------------------+------------+---------+-------+-------+---------+----------| 
     |                            | sd_read ^  |         | 0.120 |       |   0.000 |   98.606 | 
     | SDController/U191          | A ^ -> Y v | NOR2X1  | 0.176 | 0.189 |   0.189 |   98.795 | 
     | SDController/U194          | A v -> Y ^ | NAND3X1 | 0.235 | 0.233 |   0.422 |   99.028 | 
     | SDController/U196          | A ^ -> Y v | NAND3X1 | 0.252 | 0.082 |   0.505 |   99.110 | 
     | SDController/U198          | A v -> Y ^ | OAI21X1 | 0.747 | 0.516 |   1.021 |   99.626 | 
     | SDController/U23           | A ^ -> Y v | INVX2   | 0.309 | 0.258 |   1.278 |   99.884 | 
     | SDController/U373          | A v -> Y v | OR2X1   | 0.153 | 0.243 |   1.521 |  100.127 | 
     | SDController/U374          | A v -> Y ^ | OAI21X1 | 0.255 | 0.138 |   1.659 |  100.265 | 
     | SDController/U375          | B ^ -> Y v | NAND2X1 | 0.150 | 0.091 |   1.750 |  100.355 | 
     | SDController/\state_reg[4] | D v        | DFFSR   | 0.150 | 0.000 |   1.750 |  100.356 | 
     +----------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.033
     = Beginpoint Arrival Time            0.033
     Other End Path:
     +--------------------------------------------------------------------------------------+ 
     |          Instance          |    Arc     |  Cell |  Slew | Delay | Arrival | Required | 
     |                            |            |       |       |       |  Time   |   Time   | 
     |----------------------------+------------+-------+-------+-------+---------+----------| 
     |                            | clk ^      |       | 0.080 |       |   0.033 |  -98.572 | 
     | clk__L1_I0                 | A ^ -> Y v | INVX8 | 0.197 | 0.160 |   0.194 |  -98.412 | 
     | clk__L2_I2                 | A v -> Y ^ | INVX8 | 0.304 | 0.250 |   0.444 |  -98.162 | 
     | SDController/\state_reg[4] | CLK ^      | DFFSR | 0.328 | 0.034 |   0.478 |  -98.128 | 
     +--------------------------------------------------------------------------------------+ 
Path 41: MET Setup Check with Pin SDController/\state_reg[0] /CLK 
Endpoint:   SDController/\state_reg[0] /D (^) checked with  leading edge of 
'clk'
Beginpoint: sd_read                       (^) triggered by  leading edge of '@'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          0.478
- Setup                         0.173
+ Phase Shift                 100.000
= Required Time               100.306
- Arrival Time                  1.597
= Slack Time                   98.708
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +----------------------------------------------------------------------------------------+ 
     |          Instance          |    Arc     |  Cell   |  Slew | Delay | Arrival | Required | 
     |                            |            |         |       |       |  Time   |   Time   | 
     |----------------------------+------------+---------+-------+-------+---------+----------| 
     |                            | sd_read ^  |         | 0.120 |       |   0.000 |   98.708 | 
     | SDController/U191          | A ^ -> Y v | NOR2X1  | 0.176 | 0.189 |   0.189 |   98.898 | 
     | SDController/U194          | A v -> Y ^ | NAND3X1 | 0.235 | 0.233 |   0.423 |   99.131 | 
     | SDController/U196          | A ^ -> Y v | NAND3X1 | 0.252 | 0.082 |   0.505 |   99.213 | 
     | SDController/U198          | A v -> Y ^ | OAI21X1 | 0.747 | 0.516 |   1.021 |   99.729 | 
     | SDController/U321          | C ^ -> Y v | OAI21X1 | 0.259 | 0.119 |   1.140 |   99.848 | 
     | SDController/U58           | A v -> Y ^ | INVX2   | 0.127 | 0.130 |   1.269 |   99.977 | 
     | SDController/U322          | B ^ -> Y v | NOR2X1  | 0.216 | 0.174 |   1.443 |  100.152 | 
     | SDController/U323          | C v -> Y ^ | AOI22X1 | 0.317 | 0.153 |   1.597 |  100.305 | 
     | SDController/\state_reg[0] | D ^        | DFFSR   | 0.317 | 0.000 |   1.597 |  100.306 | 
     +----------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.033
     = Beginpoint Arrival Time            0.033
     Other End Path:
     +--------------------------------------------------------------------------------------+ 
     |          Instance          |    Arc     |  Cell |  Slew | Delay | Arrival | Required | 
     |                            |            |       |       |       |  Time   |   Time   | 
     |----------------------------+------------+-------+-------+-------+---------+----------| 
     |                            | clk ^      |       | 0.080 |       |   0.033 |  -98.675 | 
     | clk__L1_I0                 | A ^ -> Y v | INVX8 | 0.197 | 0.160 |   0.194 |  -98.515 | 
     | clk__L2_I2                 | A v -> Y ^ | INVX8 | 0.304 | 0.250 |   0.444 |  -98.265 | 
     | SDController/\state_reg[0] | CLK ^      | DFFSR | 0.328 | 0.034 |   0.478 |  -98.230 | 
     +--------------------------------------------------------------------------------------+ 
Path 42: MET Setup Check with Pin SDController/\state_reg[1] /CLK 
Endpoint:   SDController/\state_reg[1] /D (^) checked with  leading edge of 
'clk'
Beginpoint: sd_read                       (v) triggered by  leading edge of '@'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          0.486
- Setup                         0.127
+ Phase Shift                 100.000
= Required Time               100.359
- Arrival Time                  1.553
= Slack Time                   98.806
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +----------------------------------------------------------------------------------------+ 
     |          Instance          |    Arc     |  Cell   |  Slew | Delay | Arrival | Required | 
     |                            |            |         |       |       |  Time   |   Time   | 
     |----------------------------+------------+---------+-------+-------+---------+----------| 
     |                            | sd_read v  |         | 0.120 |       |   0.000 |   98.806 | 
     | SDController/U191          | A v -> Y ^ | NOR2X1  | 0.131 | 0.119 |   0.119 |   98.925 | 
     | SDController/U194          | A ^ -> Y v | NAND3X1 | 0.181 | 0.109 |   0.228 |   99.033 | 
     | SDController/U196          | A v -> Y ^ | NAND3X1 | 0.237 | 0.217 |   0.445 |   99.250 | 
     | SDController/U198          | A ^ -> Y v | OAI21X1 | 0.608 | 0.461 |   0.905 |   99.711 | 
     | SDController/U222          | B v -> Y ^ | NAND2X1 | 0.336 | 0.392 |   1.298 |  100.103 | 
     | SDController/U348          | B ^ -> Y v | OAI21X1 | 0.249 | 0.096 |   1.394 |  100.199 | 
     | SDController/U362          | B v -> Y ^ | NAND2X1 | 0.153 | 0.159 |   1.553 |  100.359 | 
     | SDController/\state_reg[1] | D ^        | DFFSR   | 0.153 | 0.000 |   1.553 |  100.359 | 
     +----------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.033
     = Beginpoint Arrival Time            0.033
     Other End Path:
     +--------------------------------------------------------------------------------------+ 
     |          Instance          |    Arc     |  Cell |  Slew | Delay | Arrival | Required | 
     |                            |            |       |       |       |  Time   |   Time   | 
     |----------------------------+------------+-------+-------+-------+---------+----------| 
     |                            | clk ^      |       | 0.080 |       |   0.033 |  -98.772 | 
     | clk__L1_I0                 | A ^ -> Y v | INVX8 | 0.197 | 0.160 |   0.194 |  -98.612 | 
     | clk__L2_I0                 | A v -> Y ^ | INVX8 | 0.289 | 0.247 |   0.440 |  -98.365 | 
     | SDController/\state_reg[1] | CLK ^      | DFFSR | 0.305 | 0.045 |   0.486 |  -98.320 | 
     +--------------------------------------------------------------------------------------+ 
Path 43: MET Recovery Check with Pin eDetect/f_reg/CLK 
Endpoint:   eDetect/f_reg/S (^) checked with  leading edge of 'clk'
Beginpoint: n_rst           (^) triggered by  leading edge of 'clk'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          0.485
- Recovery                      0.054
+ Phase Shift                 100.000
= Required Time               100.431
- Arrival Time                  1.611
= Slack Time                   98.820
     Clock Rise Edge                      0.000
     + Input Delay                        1.000
     + Drive Adjustment                   0.532
     = Beginpoint Arrival Time            1.532
     Timing Path:
     +----------------------------------------------------------------------+ 
     |   Instance    |   Arc   |  Cell |  Slew | Delay | Arrival | Required | 
     |               |         |       |       |       |  Time   |   Time   | 
     |---------------+---------+-------+-------+-------+---------+----------| 
     |               | n_rst ^ |       | 0.939 |       |   1.532 |  100.351 | 
     | eDetect/f_reg | S ^     | DFFSR | 0.939 | 0.080 |   1.611 |  100.431 | 
     +----------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.033
     = Beginpoint Arrival Time            0.033
     Other End Path:
     +-------------------------------------------------------------------------+ 
     |   Instance    |    Arc     |  Cell |  Slew | Delay | Arrival | Required | 
     |               |            |       |       |       |  Time   |   Time   | 
     |---------------+------------+-------+-------+-------+---------+----------| 
     |               | clk ^      |       | 0.080 |       |   0.033 |  -98.786 | 
     | clk__L1_I0    | A ^ -> Y v | INVX8 | 0.197 | 0.160 |   0.194 |  -98.626 | 
     | clk__L2_I0    | A v -> Y ^ | INVX8 | 0.289 | 0.247 |   0.441 |  -98.379 | 
     | eDetect/f_reg | CLK ^      | DFFSR | 0.305 | 0.044 |   0.485 |  -98.335 | 
     +-------------------------------------------------------------------------+ 
Path 44: MET Recovery Check with Pin ShiftRegister/shift_in/\parallel_out_
reg[0] /CLK 
Endpoint:   ShiftRegister/shift_in/\parallel_out_reg[0] /S (^) checked with  
leading edge of 'clk'
Beginpoint: n_rst                                          (^) triggered by  
leading edge of 'clk'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          0.484
- Recovery                      0.054
+ Phase Shift                 100.000
= Required Time               100.430
- Arrival Time                  1.610
= Slack Time                   98.820
     Clock Rise Edge                      0.000
     + Input Delay                        1.000
     + Drive Adjustment                   0.532
     = Beginpoint Arrival Time            1.532
     Timing Path:
     +----------------------------------------------------------------------------------------------------+ 
     |                  Instance                   |   Arc   |  Cell |  Slew | Delay | Arrival | Required | 
     |                                             |         |       |       |       |  Time   |   Time   | 
     |---------------------------------------------+---------+-------+-------+-------+---------+----------| 
     |                                             | n_rst ^ |       | 0.939 |       |   1.532 |  100.351 | 
     | ShiftRegister/shift_in/\parallel_out_reg[0] | S ^     | DFFSR | 0.939 | 0.079 |   1.610 |  100.430 | 
     +----------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.033
     = Beginpoint Arrival Time            0.033
     Other End Path:
     +-------------------------------------------------------------------------------------------------------+ 
     |                  Instance                   |    Arc     |  Cell |  Slew | Delay | Arrival | Required | 
     |                                             |            |       |       |       |  Time   |   Time   | 
     |---------------------------------------------+------------+-------+-------+-------+---------+----------| 
     |                                             | clk ^      |       | 0.080 |       |   0.033 |  -98.786 | 
     | clk__L1_I0                                  | A ^ -> Y v | INVX8 | 0.197 | 0.160 |   0.194 |  -98.626 | 
     | clk__L2_I0                                  | A v -> Y ^ | INVX8 | 0.289 | 0.247 |   0.440 |  -98.379 | 
     | ShiftRegister/shift_in/\parallel_out_reg[0] | CLK ^      | DFFSR | 0.305 | 0.043 |   0.484 |  -98.336 | 
     +-------------------------------------------------------------------------------------------------------+ 
Path 45: MET Recovery Check with Pin eDetect/d_reg/CLK 
Endpoint:   eDetect/d_reg/S (^) checked with  leading edge of 'clk'
Beginpoint: n_rst           (^) triggered by  leading edge of 'clk'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          0.484
- Recovery                      0.054
+ Phase Shift                 100.000
= Required Time               100.430
- Arrival Time                  1.610
= Slack Time                   98.820
     Clock Rise Edge                      0.000
     + Input Delay                        1.000
     + Drive Adjustment                   0.532
     = Beginpoint Arrival Time            1.532
     Timing Path:
     +----------------------------------------------------------------------+ 
     |   Instance    |   Arc   |  Cell |  Slew | Delay | Arrival | Required | 
     |               |         |       |       |       |  Time   |   Time   | 
     |---------------+---------+-------+-------+-------+---------+----------| 
     |               | n_rst ^ |       | 0.939 |       |   1.532 |  100.352 | 
     | eDetect/d_reg | S ^     | DFFSR | 0.939 | 0.079 |   1.610 |  100.430 | 
     +----------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.033
     = Beginpoint Arrival Time            0.033
     Other End Path:
     +-------------------------------------------------------------------------+ 
     |   Instance    |    Arc     |  Cell |  Slew | Delay | Arrival | Required | 
     |               |            |       |       |       |  Time   |   Time   | 
     |---------------+------------+-------+-------+-------+---------+----------| 
     |               | clk ^      |       | 0.080 |       |   0.033 |  -98.787 | 
     | clk__L1_I0    | A ^ -> Y v | INVX8 | 0.197 | 0.160 |   0.194 |  -98.627 | 
     | clk__L2_I0    | A v -> Y ^ | INVX8 | 0.289 | 0.247 |   0.440 |  -98.380 | 
     | eDetect/d_reg | CLK ^      | DFFSR | 0.305 | 0.044 |   0.484 |  -98.336 | 
     +-------------------------------------------------------------------------+ 
Path 46: MET Recovery Check with Pin ShiftRegister/shift_in/\parallel_out_
reg[1] /CLK 
Endpoint:   ShiftRegister/shift_in/\parallel_out_reg[1] /S (^) checked with  
leading edge of 'clk'
Beginpoint: n_rst                                          (^) triggered by  
leading edge of 'clk'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          0.481
- Recovery                      0.054
+ Phase Shift                 100.000
= Required Time               100.427
- Arrival Time                  1.605
= Slack Time                   98.822
     Clock Rise Edge                      0.000
     + Input Delay                        1.000
     + Drive Adjustment                   0.532
     = Beginpoint Arrival Time            1.532
     Timing Path:
     +----------------------------------------------------------------------------------------------------+ 
     |                  Instance                   |   Arc   |  Cell |  Slew | Delay | Arrival | Required | 
     |                                             |         |       |       |       |  Time   |   Time   | 
     |---------------------------------------------+---------+-------+-------+-------+---------+----------| 
     |                                             | n_rst ^ |       | 0.939 |       |   1.532 |  100.353 | 
     | ShiftRegister/shift_in/\parallel_out_reg[1] | S ^     | DFFSR | 0.939 | 0.074 |   1.605 |  100.427 | 
     +----------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.033
     = Beginpoint Arrival Time            0.033
     Other End Path:
     +-------------------------------------------------------------------------------------------------------+ 
     |                  Instance                   |    Arc     |  Cell |  Slew | Delay | Arrival | Required | 
     |                                             |            |       |       |       |  Time   |   Time   | 
     |---------------------------------------------+------------+-------+-------+-------+---------+----------| 
     |                                             | clk ^      |       | 0.080 |       |   0.033 |  -98.788 | 
     | clk__L1_I0                                  | A ^ -> Y v | INVX8 | 0.197 | 0.160 |   0.194 |  -98.628 | 
     | clk__L2_I0                                  | A v -> Y ^ | INVX8 | 0.289 | 0.247 |   0.441 |  -98.381 | 
     | ShiftRegister/shift_in/\parallel_out_reg[1] | CLK ^      | DFFSR | 0.306 | 0.041 |   0.481 |  -98.340 | 
     +-------------------------------------------------------------------------------------------------------+ 
Path 47: MET Recovery Check with Pin ShiftRegister/shift_in/\parallel_out_
reg[2] /CLK 
Endpoint:   ShiftRegister/shift_in/\parallel_out_reg[2] /S (^) checked with  
leading edge of 'clk'
Beginpoint: n_rst                                          (^) triggered by  
leading edge of 'clk'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          0.480
- Recovery                      0.054
+ Phase Shift                 100.000
= Required Time               100.426
- Arrival Time                  1.604
= Slack Time                   98.822
     Clock Rise Edge                      0.000
     + Input Delay                        1.000
     + Drive Adjustment                   0.532
     = Beginpoint Arrival Time            1.532
     Timing Path:
     +----------------------------------------------------------------------------------------------------+ 
     |                  Instance                   |   Arc   |  Cell |  Slew | Delay | Arrival | Required | 
     |                                             |         |       |       |       |  Time   |   Time   | 
     |---------------------------------------------+---------+-------+-------+-------+---------+----------| 
     |                                             | n_rst ^ |       | 0.939 |       |   1.532 |  100.354 | 
     | ShiftRegister/shift_in/\parallel_out_reg[2] | S ^     | DFFSR | 0.939 | 0.073 |   1.604 |  100.426 | 
     +----------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.033
     = Beginpoint Arrival Time            0.033
     Other End Path:
     +-------------------------------------------------------------------------------------------------------+ 
     |                  Instance                   |    Arc     |  Cell |  Slew | Delay | Arrival | Required | 
     |                                             |            |       |       |       |  Time   |   Time   | 
     |---------------------------------------------+------------+-------+-------+-------+---------+----------| 
     |                                             | clk ^      |       | 0.080 |       |   0.033 |  -98.789 | 
     | clk__L1_I0                                  | A ^ -> Y v | INVX8 | 0.197 | 0.160 |   0.194 |  -98.628 | 
     | clk__L2_I0                                  | A v -> Y ^ | INVX8 | 0.289 | 0.247 |   0.440 |  -98.381 | 
     | ShiftRegister/shift_in/\parallel_out_reg[2] | CLK ^      | DFFSR | 0.306 | 0.040 |   0.480 |  -98.342 | 
     +-------------------------------------------------------------------------------------------------------+ 
Path 48: MET Recovery Check with Pin ShiftRegister/shift_in/\parallel_out_
reg[3] /CLK 
Endpoint:   ShiftRegister/shift_in/\parallel_out_reg[3] /S (^) checked with  
leading edge of 'clk'
Beginpoint: n_rst                                          (^) triggered by  
leading edge of 'clk'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          0.480
- Recovery                      0.054
+ Phase Shift                 100.000
= Required Time               100.426
- Arrival Time                  1.601
= Slack Time                   98.824
     Clock Rise Edge                      0.000
     + Input Delay                        1.000
     + Drive Adjustment                   0.532
     = Beginpoint Arrival Time            1.532
     Timing Path:
     +----------------------------------------------------------------------------------------------------+ 
     |                  Instance                   |   Arc   |  Cell |  Slew | Delay | Arrival | Required | 
     |                                             |         |       |       |       |  Time   |   Time   | 
     |---------------------------------------------+---------+-------+-------+-------+---------+----------| 
     |                                             | n_rst ^ |       | 0.939 |       |   1.532 |  100.356 | 
     | ShiftRegister/shift_in/\parallel_out_reg[3] | S ^     | DFFSR | 0.939 | 0.070 |   1.601 |  100.426 | 
     +----------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.033
     = Beginpoint Arrival Time            0.033
     Other End Path:
     +-------------------------------------------------------------------------------------------------------+ 
     |                  Instance                   |    Arc     |  Cell |  Slew | Delay | Arrival | Required | 
     |                                             |            |       |       |       |  Time   |   Time   | 
     |---------------------------------------------+------------+-------+-------+-------+---------+----------| 
     |                                             | clk ^      |       | 0.080 |       |   0.033 |  -98.791 | 
     | clk__L1_I0                                  | A ^ -> Y v | INVX8 | 0.197 | 0.160 |   0.194 |  -98.631 | 
     | clk__L2_I0                                  | A v -> Y ^ | INVX8 | 0.289 | 0.247 |   0.440 |  -98.384 | 
     | ShiftRegister/shift_in/\parallel_out_reg[3] | CLK ^      | DFFSR | 0.306 | 0.039 |   0.480 |  -98.345 | 
     +-------------------------------------------------------------------------------------------------------+ 
Path 49: MET Recovery Check with Pin ShiftRegister/shift_in/\parallel_out_
reg[4] /CLK 
Endpoint:   ShiftRegister/shift_in/\parallel_out_reg[4] /S (^) checked with  
leading edge of 'clk'
Beginpoint: n_rst                                          (^) triggered by  
leading edge of 'clk'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          0.478
- Recovery                      0.054
+ Phase Shift                 100.000
= Required Time               100.425
- Arrival Time                  1.598
= Slack Time                   98.827
     Clock Rise Edge                      0.000
     + Input Delay                        1.000
     + Drive Adjustment                   0.532
     = Beginpoint Arrival Time            1.532
     Timing Path:
     +----------------------------------------------------------------------------------------------------+ 
     |                  Instance                   |   Arc   |  Cell |  Slew | Delay | Arrival | Required | 
     |                                             |         |       |       |       |  Time   |   Time   | 
     |---------------------------------------------+---------+-------+-------+-------+---------+----------| 
     |                                             | n_rst ^ |       | 0.939 |       |   1.532 |  100.358 | 
     | ShiftRegister/shift_in/\parallel_out_reg[4] | S ^     | DFFSR | 0.940 | 0.067 |   1.598 |  100.425 | 
     +----------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.033
     = Beginpoint Arrival Time            0.033
     Other End Path:
     +-------------------------------------------------------------------------------------------------------+ 
     |                  Instance                   |    Arc     |  Cell |  Slew | Delay | Arrival | Required | 
     |                                             |            |       |       |       |  Time   |   Time   | 
     |---------------------------------------------+------------+-------+-------+-------+---------+----------| 
     |                                             | clk ^      |       | 0.080 |       |   0.033 |  -98.793 | 
     | clk__L1_I0                                  | A ^ -> Y v | INVX8 | 0.197 | 0.160 |   0.194 |  -98.633 | 
     | clk__L2_I0                                  | A v -> Y ^ | INVX8 | 0.289 | 0.247 |   0.440 |  -98.386 | 
     | ShiftRegister/shift_in/\parallel_out_reg[4] | CLK ^      | DFFSR | 0.306 | 0.038 |   0.479 |  -98.348 | 
     +-------------------------------------------------------------------------------------------------------+ 
Path 50: MET Recovery Check with Pin ShiftRegister/shift_in/\parallel_out_
reg[5] /CLK 
Endpoint:   ShiftRegister/shift_in/\parallel_out_reg[5] /S (^) checked with  
leading edge of 'clk'
Beginpoint: n_rst                                          (^) triggered by  
leading edge of 'clk'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          0.477
- Recovery                      0.053
+ Phase Shift                 100.000
= Required Time               100.423
- Arrival Time                  1.595
= Slack Time                   98.828
     Clock Rise Edge                      0.000
     + Input Delay                        1.000
     + Drive Adjustment                   0.532
     = Beginpoint Arrival Time            1.532
     Timing Path:
     +----------------------------------------------------------------------------------------------------+ 
     |                  Instance                   |   Arc   |  Cell |  Slew | Delay | Arrival | Required | 
     |                                             |         |       |       |       |  Time   |   Time   | 
     |---------------------------------------------+---------+-------+-------+-------+---------+----------| 
     |                                             | n_rst ^ |       | 0.939 |       |   1.532 |  100.360 | 
     | ShiftRegister/shift_in/\parallel_out_reg[5] | S ^     | DFFSR | 0.941 | 0.064 |   1.595 |  100.423 | 
     +----------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.033
     = Beginpoint Arrival Time            0.033
     Other End Path:
     +-------------------------------------------------------------------------------------------------------+ 
     |                  Instance                   |    Arc     |  Cell |  Slew | Delay | Arrival | Required | 
     |                                             |            |       |       |       |  Time   |   Time   | 
     |---------------------------------------------+------------+-------+-------+-------+---------+----------| 
     |                                             | clk ^      |       | 0.080 |       |   0.033 |  -98.795 | 
     | clk__L1_I0                                  | A ^ -> Y v | INVX8 | 0.197 | 0.160 |   0.194 |  -98.634 | 
     | clk__L2_I0                                  | A v -> Y ^ | INVX8 | 0.289 | 0.247 |   0.440 |  -98.388 | 
     | ShiftRegister/shift_in/\parallel_out_reg[5] | CLK ^      | DFFSR | 0.306 | 0.036 |   0.477 |  -98.351 | 
     +-------------------------------------------------------------------------------------------------------+ 

