Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2022.1 (win64) Build 3526262 Mon Apr 18 15:48:16 MDT 2022
| Date         : Mon Nov 13 17:08:51 2023
| Host         : LAPTOP-RQPNV6GP running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file X7segb_timing_summary_routed.rpt -pb X7segb_timing_summary_routed.pb -rpx X7segb_timing_summary_routed.rpx -warn_on_violation
| Design       : X7segb
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                  Violations  
---------  ----------------  ---------------------------  ----------  
TIMING-17  Critical Warning  Non-clocked sequential cell  20          

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (20)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (22)
5. checking no_input_delay (1)
6. checking no_output_delay (11)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (20)
-------------------------
 There are 18 register/latch pins with no clock driven by root clock pin: cclk (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: count_1_reg[17]/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (22)
-------------------------------------------------
 There are 22 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (1)
------------------------------
 There is 1 input port with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (11)
--------------------------------
 There are 11 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
        inf        0.000                      0                   33          inf        0.000                      0                   33           NA           NA                      NA                    NA  


There are no user specified timing constraints.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay            33 Endpoints
Min Delay            33 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 x[0]
                            (input port)
  Destination:            a_to_g[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        12.024ns  (logic 5.458ns (45.397%)  route 6.565ns (54.603%))
  Logic Levels:           4  (IBUF=1 LUT4=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V17                                               0.000     0.000 r  x[0] (IN)
                         net (fo=0)                   0.000     0.000    x[0]
    V17                  IBUF (Prop_ibuf_I_O)         1.453     1.453 r  x_IBUF[0]_inst/O
                         net (fo=1, routed)           3.471     4.924    x_IBUF[0]
    SLICE_X64Y24         LUT6 (Prop_lut6_I1_O)        0.124     5.048 r  a_to_g_OBUF[6]_inst_i_4/O
                         net (fo=7, routed)           1.171     6.219    sel0[0]
    SLICE_X64Y22         LUT4 (Prop_lut4_I1_O)        0.146     6.365 r  a_to_g_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           1.923     8.288    a_to_g_OBUF[0]
    U7                   OBUF (Prop_obuf_I_O)         3.735    12.024 r  a_to_g_OBUF[0]_inst/O
                         net (fo=0)                   0.000    12.024    a_to_g[0]
    U7                                                                r  a_to_g[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 x[5]
                            (input port)
  Destination:            an[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.948ns  (logic 5.443ns (45.556%)  route 6.505ns (54.444%))
  Logic Levels:           4  (IBUF=1 LUT4=1 LUT5=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V15                                               0.000     0.000 f  x[5] (IN)
                         net (fo=0)                   0.000     0.000    x[5]
    V15                  IBUF (Prop_ibuf_I_O)         1.466     1.466 f  x_IBUF[5]_inst/O
                         net (fo=2, routed)           3.728     5.194    x_IBUF[5]
    SLICE_X64Y23         LUT4 (Prop_lut4_I0_O)        0.124     5.318 f  an_OBUF[1]_inst_i_2/O
                         net (fo=1, routed)           0.970     6.288    an_OBUF[1]_inst_i_2_n_0
    SLICE_X65Y26         LUT5 (Prop_lut5_I3_O)        0.152     6.440 r  an_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           1.807     8.247    an_OBUF[1]
    U4                   OBUF (Prop_obuf_I_O)         3.701    11.948 r  an_OBUF[1]_inst/O
                         net (fo=0)                   0.000    11.948    an[1]
    U4                                                                r  an[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 x[0]
                            (input port)
  Destination:            a_to_g[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.930ns  (logic 5.488ns (46.005%)  route 6.442ns (53.995%))
  Logic Levels:           4  (IBUF=1 LUT4=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V17                                               0.000     0.000 r  x[0] (IN)
                         net (fo=0)                   0.000     0.000    x[0]
    V17                  IBUF (Prop_ibuf_I_O)         1.453     1.453 r  x_IBUF[0]_inst/O
                         net (fo=1, routed)           3.471     4.924    x_IBUF[0]
    SLICE_X64Y24         LUT6 (Prop_lut6_I1_O)        0.124     5.048 r  a_to_g_OBUF[6]_inst_i_4/O
                         net (fo=7, routed)           1.163     6.211    sel0[0]
    SLICE_X64Y22         LUT4 (Prop_lut4_I2_O)        0.152     6.363 r  a_to_g_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           1.808     8.171    a_to_g_OBUF[3]
    V8                   OBUF (Prop_obuf_I_O)         3.760    11.930 r  a_to_g_OBUF[3]_inst/O
                         net (fo=0)                   0.000    11.930    a_to_g[3]
    V8                                                                r  a_to_g[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 x[3]
                            (input port)
  Destination:            a_to_g[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.782ns  (logic 5.462ns (46.356%)  route 6.320ns (53.644%))
  Logic Levels:           4  (IBUF=1 LUT4=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W17                                               0.000     0.000 r  x[3] (IN)
                         net (fo=0)                   0.000     0.000    x[3]
    W17                  IBUF (Prop_ibuf_I_O)         1.448     1.448 r  x_IBUF[3]_inst/O
                         net (fo=1, routed)           3.664     5.113    x_IBUF[3]
    SLICE_X64Y24         LUT6 (Prop_lut6_I1_O)        0.124     5.237 r  a_to_g_OBUF[6]_inst_i_2/O
                         net (fo=7, routed)           0.979     6.216    sel0[3]
    SLICE_X64Y22         LUT4 (Prop_lut4_I0_O)        0.153     6.369 r  a_to_g_OBUF[5]_inst_i_1/O
                         net (fo=1, routed)           1.676     8.046    a_to_g_OBUF[5]
    W6                   OBUF (Prop_obuf_I_O)         3.736    11.782 r  a_to_g_OBUF[5]_inst/O
                         net (fo=0)                   0.000    11.782    a_to_g[5]
    W6                                                                r  a_to_g[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 x[0]
                            (input port)
  Destination:            a_to_g[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.721ns  (logic 5.221ns (44.541%)  route 6.500ns (55.459%))
  Logic Levels:           4  (IBUF=1 LUT4=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V17                                               0.000     0.000 r  x[0] (IN)
                         net (fo=0)                   0.000     0.000    x[0]
    V17                  IBUF (Prop_ibuf_I_O)         1.453     1.453 r  x_IBUF[0]_inst/O
                         net (fo=1, routed)           3.471     4.924    x_IBUF[0]
    SLICE_X64Y24         LUT6 (Prop_lut6_I1_O)        0.124     5.048 r  a_to_g_OBUF[6]_inst_i_4/O
                         net (fo=7, routed)           1.163     6.211    sel0[0]
    SLICE_X64Y22         LUT4 (Prop_lut4_I3_O)        0.124     6.335 r  a_to_g_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           1.866     8.201    a_to_g_OBUF[2]
    U5                   OBUF (Prop_obuf_I_O)         3.520    11.721 r  a_to_g_OBUF[2]_inst/O
                         net (fo=0)                   0.000    11.721    a_to_g[2]
    U5                                                                r  a_to_g[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 x[0]
                            (input port)
  Destination:            a_to_g[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.701ns  (logic 5.205ns (44.486%)  route 6.495ns (55.514%))
  Logic Levels:           4  (IBUF=1 LUT4=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V17                                               0.000     0.000 r  x[0] (IN)
                         net (fo=0)                   0.000     0.000    x[0]
    V17                  IBUF (Prop_ibuf_I_O)         1.453     1.453 r  x_IBUF[0]_inst/O
                         net (fo=1, routed)           3.471     4.924    x_IBUF[0]
    SLICE_X64Y24         LUT6 (Prop_lut6_I1_O)        0.124     5.048 r  a_to_g_OBUF[6]_inst_i_4/O
                         net (fo=7, routed)           1.171     6.219    sel0[0]
    SLICE_X64Y22         LUT4 (Prop_lut4_I2_O)        0.124     6.343 r  a_to_g_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           1.853     8.196    a_to_g_OBUF[1]
    V5                   OBUF (Prop_obuf_I_O)         3.504    11.701 r  a_to_g_OBUF[1]_inst/O
                         net (fo=0)                   0.000    11.701    a_to_g[1]
    V5                                                                r  a_to_g[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 x[3]
                            (input port)
  Destination:            a_to_g[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.536ns  (logic 5.232ns (45.352%)  route 6.304ns (54.648%))
  Logic Levels:           4  (IBUF=1 LUT4=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W17                                               0.000     0.000 r  x[3] (IN)
                         net (fo=0)                   0.000     0.000    x[3]
    W17                  IBUF (Prop_ibuf_I_O)         1.448     1.448 r  x_IBUF[3]_inst/O
                         net (fo=1, routed)           3.664     5.113    x_IBUF[3]
    SLICE_X64Y24         LUT6 (Prop_lut6_I1_O)        0.124     5.237 r  a_to_g_OBUF[6]_inst_i_2/O
                         net (fo=7, routed)           0.979     6.216    sel0[3]
    SLICE_X64Y22         LUT4 (Prop_lut4_I0_O)        0.124     6.340 r  a_to_g_OBUF[4]_inst_i_1/O
                         net (fo=1, routed)           1.660     8.000    a_to_g_OBUF[4]
    U8                   OBUF (Prop_obuf_I_O)         3.535    11.536 r  a_to_g_OBUF[4]_inst/O
                         net (fo=0)                   0.000    11.536    a_to_g[4]
    U8                                                                r  a_to_g[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 x[3]
                            (input port)
  Destination:            a_to_g[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.217ns  (logic 5.207ns (46.421%)  route 6.010ns (53.579%))
  Logic Levels:           4  (IBUF=1 LUT4=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W17                                               0.000     0.000 r  x[3] (IN)
                         net (fo=0)                   0.000     0.000    x[3]
    W17                  IBUF (Prop_ibuf_I_O)         1.448     1.448 r  x_IBUF[3]_inst/O
                         net (fo=1, routed)           3.664     5.113    x_IBUF[3]
    SLICE_X64Y24         LUT6 (Prop_lut6_I1_O)        0.124     5.237 r  a_to_g_OBUF[6]_inst_i_2/O
                         net (fo=7, routed)           0.672     5.909    sel0[3]
    SLICE_X64Y23         LUT4 (Prop_lut4_I0_O)        0.124     6.033 r  a_to_g_OBUF[6]_inst_i_1/O
                         net (fo=1, routed)           1.673     7.707    a_to_g_OBUF[6]
    W7                   OBUF (Prop_obuf_I_O)         3.511    11.217 r  a_to_g_OBUF[6]_inst/O
                         net (fo=0)                   0.000    11.217    a_to_g[6]
    W7                                                                r  a_to_g[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 x[14]
                            (input port)
  Destination:            an[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.135ns  (logic 5.444ns (53.709%)  route 4.692ns (46.291%))
  Logic Levels:           4  (IBUF=1 LUT3=1 LUT4=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T1                                                0.000     0.000 f  x[14] (IN)
                         net (fo=0)                   0.000     0.000    x[14]
    T1                   IBUF (Prop_ibuf_I_O)         1.455     1.455 f  x_IBUF[14]_inst/O
                         net (fo=2, routed)           2.211     3.666    x_IBUF[14]
    SLICE_X65Y26         LUT4 (Prop_lut4_I2_O)        0.124     3.790 f  an_OBUF[3]_inst_i_2/O
                         net (fo=3, routed)           0.817     4.607    p_7_in
    SLICE_X65Y25         LUT3 (Prop_lut3_I1_O)        0.152     4.759 r  an_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           1.664     6.423    an_OBUF[3]
    W4                   OBUF (Prop_obuf_I_O)         3.712    10.135 r  an_OBUF[3]_inst/O
                         net (fo=0)                   0.000    10.135    an[3]
    W4                                                                r  an[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 x[14]
                            (input port)
  Destination:            an[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.786ns  (logic 5.226ns (53.404%)  route 4.560ns (46.596%))
  Logic Levels:           4  (IBUF=1 LUT4=2 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T1                                                0.000     0.000 f  x[14] (IN)
                         net (fo=0)                   0.000     0.000    x[14]
    T1                   IBUF (Prop_ibuf_I_O)         1.455     1.455 f  x_IBUF[14]_inst/O
                         net (fo=2, routed)           2.211     3.666    x_IBUF[14]
    SLICE_X65Y26         LUT4 (Prop_lut4_I2_O)        0.124     3.790 f  an_OBUF[3]_inst_i_2/O
                         net (fo=3, routed)           0.677     4.467    p_7_in
    SLICE_X65Y26         LUT4 (Prop_lut4_I2_O)        0.124     4.591 r  an_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           1.672     6.263    an_OBUF[2]
    V4                   OBUF (Prop_obuf_I_O)         3.523     9.786 r  an_OBUF[2]_inst/O
                         net (fo=0)                   0.000     9.786    an[2]
    V4                                                                r  an[2] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 count_1_reg[11]/C
                            (rising edge-triggered cell FDRE)
  Destination:            count_1_reg[11]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.357ns  (logic 0.249ns (69.714%)  route 0.108ns (30.286%))
  Logic Levels:           2  (CARRY4=1 FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y22         FDRE                         0.000     0.000 r  count_1_reg[11]/C
    SLICE_X65Y22         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  count_1_reg[11]/Q
                         net (fo=1, routed)           0.108     0.249    count_1_reg_n_0_[11]
    SLICE_X65Y22         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     0.357 r  count_1_reg[8]_i_1/O[3]
                         net (fo=1, routed)           0.000     0.357    count_1_reg[8]_i_1_n_4
    SLICE_X65Y22         FDRE                                         r  count_1_reg[11]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 count_1_reg[15]/C
                            (rising edge-triggered cell FDRE)
  Destination:            count_1_reg[15]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.357ns  (logic 0.249ns (69.714%)  route 0.108ns (30.286%))
  Logic Levels:           2  (CARRY4=1 FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y23         FDRE                         0.000     0.000 r  count_1_reg[15]/C
    SLICE_X65Y23         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  count_1_reg[15]/Q
                         net (fo=1, routed)           0.108     0.249    count_1_reg_n_0_[15]
    SLICE_X65Y23         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     0.357 r  count_1_reg[12]_i_1/O[3]
                         net (fo=1, routed)           0.000     0.357    count_1_reg[12]_i_1_n_4
    SLICE_X65Y23         FDRE                                         r  count_1_reg[15]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 count_1_reg[3]/C
                            (rising edge-triggered cell FDRE)
  Destination:            count_1_reg[3]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.357ns  (logic 0.249ns (69.714%)  route 0.108ns (30.286%))
  Logic Levels:           2  (CARRY4=1 FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y20         FDRE                         0.000     0.000 r  count_1_reg[3]/C
    SLICE_X65Y20         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  count_1_reg[3]/Q
                         net (fo=1, routed)           0.108     0.249    count_1_reg_n_0_[3]
    SLICE_X65Y20         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     0.357 r  count_1_reg[0]_i_1/O[3]
                         net (fo=1, routed)           0.000     0.357    count_1_reg[0]_i_1_n_4
    SLICE_X65Y20         FDRE                                         r  count_1_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 count_1_reg[7]/C
                            (rising edge-triggered cell FDRE)
  Destination:            count_1_reg[7]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.357ns  (logic 0.249ns (69.714%)  route 0.108ns (30.286%))
  Logic Levels:           2  (CARRY4=1 FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y21         FDRE                         0.000     0.000 r  count_1_reg[7]/C
    SLICE_X65Y21         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  count_1_reg[7]/Q
                         net (fo=1, routed)           0.108     0.249    count_1_reg_n_0_[7]
    SLICE_X65Y21         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     0.357 r  count_1_reg[4]_i_1/O[3]
                         net (fo=1, routed)           0.000     0.357    count_1_reg[4]_i_1_n_4
    SLICE_X65Y21         FDRE                                         r  count_1_reg[7]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 count_1_reg[12]/C
                            (rising edge-triggered cell FDRE)
  Destination:            count_1_reg[12]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.361ns  (logic 0.256ns (70.880%)  route 0.105ns (29.120%))
  Logic Levels:           2  (CARRY4=1 FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y23         FDRE                         0.000     0.000 r  count_1_reg[12]/C
    SLICE_X65Y23         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  count_1_reg[12]/Q
                         net (fo=1, routed)           0.105     0.246    count_1_reg_n_0_[12]
    SLICE_X65Y23         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115     0.361 r  count_1_reg[12]_i_1/O[0]
                         net (fo=1, routed)           0.000     0.361    count_1_reg[12]_i_1_n_7
    SLICE_X65Y23         FDRE                                         r  count_1_reg[12]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 count_1_reg[16]/C
                            (rising edge-triggered cell FDRE)
  Destination:            count_1_reg[16]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.361ns  (logic 0.256ns (70.880%)  route 0.105ns (29.120%))
  Logic Levels:           2  (CARRY4=1 FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y24         FDRE                         0.000     0.000 r  count_1_reg[16]/C
    SLICE_X65Y24         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  count_1_reg[16]/Q
                         net (fo=1, routed)           0.105     0.246    count_1_reg_n_0_[16]
    SLICE_X65Y24         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115     0.361 r  count_1_reg[16]_i_1/O[0]
                         net (fo=1, routed)           0.000     0.361    count_1_reg[16]_i_1_n_7
    SLICE_X65Y24         FDRE                                         r  count_1_reg[16]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 count_1_reg[4]/C
                            (rising edge-triggered cell FDRE)
  Destination:            count_1_reg[4]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.361ns  (logic 0.256ns (70.880%)  route 0.105ns (29.120%))
  Logic Levels:           2  (CARRY4=1 FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y21         FDRE                         0.000     0.000 r  count_1_reg[4]/C
    SLICE_X65Y21         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  count_1_reg[4]/Q
                         net (fo=1, routed)           0.105     0.246    count_1_reg_n_0_[4]
    SLICE_X65Y21         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115     0.361 r  count_1_reg[4]_i_1/O[0]
                         net (fo=1, routed)           0.000     0.361    count_1_reg[4]_i_1_n_7
    SLICE_X65Y21         FDRE                                         r  count_1_reg[4]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 count_1_reg[8]/C
                            (rising edge-triggered cell FDRE)
  Destination:            count_1_reg[8]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.361ns  (logic 0.256ns (70.880%)  route 0.105ns (29.120%))
  Logic Levels:           2  (CARRY4=1 FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y22         FDRE                         0.000     0.000 r  count_1_reg[8]/C
    SLICE_X65Y22         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  count_1_reg[8]/Q
                         net (fo=1, routed)           0.105     0.246    count_1_reg_n_0_[8]
    SLICE_X65Y22         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115     0.361 r  count_1_reg[8]_i_1/O[0]
                         net (fo=1, routed)           0.000     0.361    count_1_reg[8]_i_1_n_7
    SLICE_X65Y22         FDRE                                         r  count_1_reg[8]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 count_1_reg[10]/C
                            (rising edge-triggered cell FDRE)
  Destination:            count_1_reg[10]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.361ns  (logic 0.252ns (69.733%)  route 0.109ns (30.267%))
  Logic Levels:           2  (CARRY4=1 FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y22         FDRE                         0.000     0.000 r  count_1_reg[10]/C
    SLICE_X65Y22         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  count_1_reg[10]/Q
                         net (fo=1, routed)           0.109     0.250    count_1_reg_n_0_[10]
    SLICE_X65Y22         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     0.361 r  count_1_reg[8]_i_1/O[2]
                         net (fo=1, routed)           0.000     0.361    count_1_reg[8]_i_1_n_5
    SLICE_X65Y22         FDRE                                         r  count_1_reg[10]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 count_1_reg[14]/C
                            (rising edge-triggered cell FDRE)
  Destination:            count_1_reg[14]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.361ns  (logic 0.252ns (69.733%)  route 0.109ns (30.267%))
  Logic Levels:           2  (CARRY4=1 FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y23         FDRE                         0.000     0.000 r  count_1_reg[14]/C
    SLICE_X65Y23         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  count_1_reg[14]/Q
                         net (fo=1, routed)           0.109     0.250    count_1_reg_n_0_[14]
    SLICE_X65Y23         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     0.361 r  count_1_reg[12]_i_1/O[2]
                         net (fo=1, routed)           0.000     0.361    count_1_reg[12]_i_1_n_5
    SLICE_X65Y23         FDRE                                         r  count_1_reg[14]/D
  -------------------------------------------------------------------    -------------------





