[
    {
        "Phase": "0",
        "JobId": 0,
        "JobName": "vcs_comp.spc.spc_tb_rtl_fake_mem",
        "Status": "FAIL",
        "ErrorSignature": "Warning-[TMR] Text macro redefined",
        "StartTime": "01/23/2023 19:50:35",
        "EndTime": "01/23/2023 19:55:55"
    },
    {
        "Phase": "0",
        "JobId": 1,
        "JobName": "vcs_sim.spc.spc_tb_rtl_fake_mem+regr+spc_sdma_normal_mode_base_test:178040763",
        "Status": "PASS",
        "ErrorSignature": "",
        "StartTime": "01/23/2023 19:55:55",
        "EndTime": "01/23/2023 20:06:28"
    },
    {
        "Phase": "0",
        "JobId": 2,
        "JobName": "vcs_sim.spc.spc_tb_rtl_fake_mem+regr+spc_sdma_normal_mode_base_test_sdma_cov_rgrs_557:2726420302",
        "Status": "PASS",
        "ErrorSignature": "",
        "StartTime": "01/23/2023 19:55:55",
        "EndTime": "01/23/2023 20:10:57"
    },
    {
        "Phase": "0",
        "JobId": 3,
        "JobName": "vcs_sim.spc.spc_tb_rtl_fake_mem+regr+spc_sdma_normal_mode_base_test_sdma_cov_rgrs_562:3001780592",
        "Status": "PASS",
        "ErrorSignature": "",
        "StartTime": "01/23/2023 19:55:55",
        "EndTime": "01/23/2023 20:12:13"
    },
    {
        "Phase": "0",
        "JobId": 4,
        "JobName": "vcs_sim.spc.spc_tb_rtl_fake_mem+regr+spc_sdma_normal_mode_base_test_sdma_cov_rgrs_552:2257864232",
        "Status": "PASS",
        "ErrorSignature": "",
        "StartTime": "01/23/2023 19:55:55",
        "EndTime": "01/23/2023 20:13:20"
    },
    {
        "Phase": "0",
        "JobId": 5,
        "JobName": "vcs_sim.spc.spc_tb_rtl_fake_mem+regr+spc_sdma_normal_mode_base_test_sdma_cov_rgrs_561:4092496776",
        "Status": "PASS",
        "ErrorSignature": "",
        "StartTime": "01/23/2023 19:55:55",
        "EndTime": "01/23/2023 20:13:27"
    },
    {
        "Phase": "0",
        "JobId": 6,
        "JobName": "vcs_sim.spc.spc_tb_rtl_fake_mem+regr+spc_sdma_normal_mode_base_test_sdma_cov_rgrs_550:144961841",
        "Status": "PASS",
        "ErrorSignature": "",
        "StartTime": "01/23/2023 19:55:55",
        "EndTime": "01/23/2023 20:16:13"
    },
    {
        "Phase": "0",
        "JobId": 7,
        "JobName": "vcs_sim.spc.spc_tb_rtl_fake_mem+regr+spc_sdma_normal_mode_base_test:1124588480",
        "Status": "PASS",
        "ErrorSignature": "",
        "StartTime": "01/23/2023 19:55:55",
        "EndTime": "01/23/2023 20:17:43"
    },
    {
        "Phase": "0",
        "JobId": 8,
        "JobName": "vcs_sim.spc.spc_tb_rtl_fake_mem+regr+spc_sdma_normal_mode_base_test_sdma_cov_rgrs_554:798807438",
        "Status": "PASS",
        "ErrorSignature": "",
        "StartTime": "01/23/2023 19:55:55",
        "EndTime": "01/23/2023 20:18:12"
    },
    {
        "Phase": "0",
        "JobId": 9,
        "JobName": "vcs_sim.spc.spc_tb_rtl_fake_mem+regr+spc_sdma_normal_mode_base_test_sdma_cov_rgrs_562:3339116487",
        "Status": "PASS",
        "ErrorSignature": "",
        "StartTime": "01/23/2023 19:55:55",
        "EndTime": "01/23/2023 20:20:42"
    },
    {
        "Phase": "0",
        "JobId": 10,
        "JobName": "vcs_sim.spc.spc_tb_rtl_fake_mem+regr+spc_sdma_normal_mode_base_test_sdma_cov_rgrs_557:13574809",
        "Status": "PASS",
        "ErrorSignature": "",
        "StartTime": "01/23/2023 19:55:55",
        "EndTime": "01/23/2023 20:23:28"
    },
    {
        "Phase": "0",
        "JobId": 11,
        "JobName": "vcs_sim.spc.spc_tb_rtl_fake_mem+regr+spc_sdma_normal_mode_base_test_sdma_cov_rgrs_495:199324893",
        "Status": "PASS",
        "ErrorSignature": "",
        "StartTime": "01/23/2023 20:12:14",
        "EndTime": "01/23/2023 20:30:44"
    },
    {
        "Phase": "0",
        "JobId": 12,
        "JobName": "vcs_sim.spc.spc_tb_rtl_fake_mem+regr+spc_sdma_normal_mode_base_test_sdma_cov_rgrs_552:63037361",
        "Status": "PASS",
        "ErrorSignature": "",
        "StartTime": "01/23/2023 20:06:29",
        "EndTime": "01/23/2023 20:33:23"
    },
    {
        "Phase": "0",
        "JobId": 13,
        "JobName": "vcs_sim.spc.spc_tb_rtl_fake_mem+regr+spc_sdma_normal_mode_base_test_sdma_cov_rgrs_553:3844613824",
        "Status": "PASS",
        "ErrorSignature": "",
        "StartTime": "01/23/2023 20:10:59",
        "EndTime": "01/23/2023 20:34:26"
    },
    {
        "Phase": "0",
        "JobId": 14,
        "JobName": "vcs_sim.spc.spc_tb_rtl_fake_mem+regr+spc_sdma_normal_mode_base_test_sdma_cov_rgrs_565:3175807735",
        "Status": "PASS",
        "ErrorSignature": "",
        "StartTime": "01/23/2023 20:13:21",
        "EndTime": "01/23/2023 20:35:54"
    },
    {
        "Phase": "0",
        "JobId": 15,
        "JobName": "vcs_sim.spc.spc_tb_rtl_fake_mem+regr+spc_sdma_normal_mode_base_test_sdma_cov_rgrs_560:3532041623",
        "Status": "PASS",
        "ErrorSignature": "",
        "StartTime": "01/23/2023 20:18:12",
        "EndTime": "01/23/2023 20:37:38"
    },
    {
        "Phase": "0",
        "JobId": 16,
        "JobName": "vcs_sim.spc.spc_tb_rtl_fake_mem+regr+spc_sdma_normal_mode_base_test_sdma_cov_rgrs_565:1438391001",
        "Status": "PASS",
        "ErrorSignature": "",
        "StartTime": "01/23/2023 20:13:28",
        "EndTime": "01/23/2023 20:38:26"
    },
    {
        "Phase": "0",
        "JobId": 17,
        "JobName": "vcs_sim.spc.spc_tb_rtl_fake_mem+regr+spc_sdma_normal_mode_base_test_sdma_cov_rgrs_554:1335147687",
        "Status": "PASS",
        "ErrorSignature": "",
        "StartTime": "01/23/2023 20:16:13",
        "EndTime": "01/23/2023 20:38:50"
    },
    {
        "Phase": "0",
        "JobId": 18,
        "JobName": "vcs_sim.spc.spc_tb_rtl_fake_mem+regr+spc_sdma_normal_mode_base_test_sdma_cov_rgrs_550:131005248",
        "Status": "PASS",
        "ErrorSignature": "",
        "StartTime": "01/23/2023 20:30:44",
        "EndTime": "01/23/2023 20:41:07"
    },
    {
        "Phase": "0",
        "JobId": 19,
        "JobName": "vcs_sim.spc.spc_tb_rtl_fake_mem+regr+spc_sdma_normal_mode_base_test_sdma_cov_rgrs_567:2130378476",
        "Status": "PASS",
        "ErrorSignature": "",
        "StartTime": "01/23/2023 20:17:43",
        "EndTime": "01/23/2023 20:41:23"
    },
    {
        "Phase": "0",
        "JobId": 20,
        "JobName": "vcs_sim.spc.spc_tb_rtl_fake_mem+regr+spc_sdma_normal_mode_base_test_sdma_cov_rgrs_551:1100412893",
        "Status": "PASS",
        "ErrorSignature": "",
        "StartTime": "01/23/2023 20:37:40",
        "EndTime": "01/23/2023 20:43:06"
    },
    {
        "Phase": "0",
        "JobId": 21,
        "JobName": "vcs_sim.spc.spc_tb_rtl_fake_mem+regr+spc_sdma_normal_mode_base_test_sdma_cov_rgrs_566:1367939160",
        "Status": "PASS",
        "ErrorSignature": "",
        "StartTime": "01/23/2023 20:20:43",
        "EndTime": "01/23/2023 20:44:37"
    },
    {
        "Phase": "0",
        "JobId": 22,
        "JobName": "vcs_sim.spc.spc_tb_rtl_fake_mem+regr+spc_sdma_normal_mode_base_test_sdma_cov_rgrs_558:1994397767",
        "Status": "PASS",
        "ErrorSignature": "",
        "StartTime": "01/23/2023 20:23:29",
        "EndTime": "01/23/2023 20:45:26"
    },
    {
        "Phase": "0",
        "JobId": 23,
        "JobName": "vcs_sim.spc.spc_tb_rtl_fake_mem+regr+spc_sdma_normal_mode_base_test_sdma_cov_rgrs_564:4177715911",
        "Status": "PASS",
        "ErrorSignature": "",
        "StartTime": "01/23/2023 20:33:23",
        "EndTime": "01/23/2023 20:47:34"
    },
    {
        "Phase": "0",
        "JobId": 24,
        "JobName": "vcs_sim.spc.spc_tb_rtl_fake_mem+regr+spc_sdma_normal_mode_base_test_sdma_cov_rgrs_494:2282845485",
        "Status": "PASS",
        "ErrorSignature": "",
        "StartTime": "01/23/2023 20:43:07",
        "EndTime": "01/23/2023 20:48:49"
    },
    {
        "Phase": "0",
        "JobId": 25,
        "JobName": "vcs_sim.spc.spc_tb_rtl_fake_mem+regr+spc_sdma_normal_mode_base_test_sdma_cov_rgrs_559:1470247133",
        "Status": "PASS",
        "ErrorSignature": "",
        "StartTime": "01/23/2023 20:34:28",
        "EndTime": "01/23/2023 20:48:51"
    },
    {
        "Phase": "0",
        "JobId": 26,
        "JobName": "vcs_sim.spc.spc_tb_rtl_fake_mem+regr+spc_sdma_normal_mode_base_test_sdma_cov_rgrs_493:1001310104",
        "Status": "PASS",
        "ErrorSignature": "",
        "StartTime": "01/23/2023 20:38:51",
        "EndTime": "01/23/2023 20:49:06"
    },
    {
        "Phase": "0",
        "JobId": 27,
        "JobName": "vcs_sim.spc.spc_tb_rtl_fake_mem+regr+spc_sdma_normal_mode_base_test_sdma_cov_rgrs_556:3849840499",
        "Status": "PASS",
        "ErrorSignature": "",
        "StartTime": "01/23/2023 20:35:55",
        "EndTime": "01/23/2023 20:50:27"
    },
    {
        "Phase": "0",
        "JobId": 28,
        "JobName": "vcs_sim.spc.spc_tb_rtl_fake_mem+regr+spc_sdma_normal_mode_base_test_sdma_cov_rgrs_492:3940499380",
        "Status": "PASS",
        "ErrorSignature": "",
        "StartTime": "01/23/2023 20:41:24",
        "EndTime": "01/23/2023 20:51:49"
    },
    {
        "Phase": "0",
        "JobId": 29,
        "JobName": "vcs_sim.spc.spc_tb_rtl_fake_mem+regr+spc_sdma_normal_mode_base_test_sdma_cov_rgrs_561:4137838377",
        "Status": "PASS",
        "ErrorSignature": "",
        "StartTime": "01/23/2023 20:38:27",
        "EndTime": "01/23/2023 20:53:14"
    },
    {
        "Phase": "0",
        "JobId": 30,
        "JobName": "vcs_sim.spc.spc_tb_rtl_fake_mem+regr+spc_sdma_normal_mode_base_test_sdma_cov_rgrs_495:59186257",
        "Status": "PASS",
        "ErrorSignature": "",
        "StartTime": "01/23/2023 20:44:38",
        "EndTime": "01/23/2023 20:54:23"
    },
    {
        "Phase": "0",
        "JobId": 31,
        "JobName": "vcs_sim.spc.spc_tb_rtl_fake_mem+regr+spc_sdma_normal_mode_base_test_sdma_cov_rgrs_563:3767070199",
        "Status": "PASS",
        "ErrorSignature": "",
        "StartTime": "01/23/2023 20:41:07",
        "EndTime": "01/23/2023 20:56:13"
    },
    {
        "Phase": "0",
        "JobId": 32,
        "JobName": "vcs_sim.spc.spc_tb_rtl_fake_mem+regr+spc_sdma_normal_mode_base_test_sdma_cov_rgrs_560:4180831190",
        "Status": "PASS",
        "ErrorSignature": "",
        "StartTime": "01/23/2023 20:48:50",
        "EndTime": "01/23/2023 20:57:17"
    },
    {
        "Phase": "0",
        "JobId": 33,
        "JobName": "vcs_sim.spc.spc_tb_rtl_fake_mem+regr+spc_sdma_normal_mode_base_test_sdma_cov_rgrs_493:494369170",
        "Status": "PASS",
        "ErrorSignature": "",
        "StartTime": "01/23/2023 20:47:35",
        "EndTime": "01/23/2023 20:57:41"
    },
    {
        "Phase": "0",
        "JobId": 34,
        "JobName": "vcs_sim.spc.spc_tb_rtl_fake_mem+regr+spc_sdma_normal_mode_base_test_sdma_cov_rgrs_564:2424829877",
        "Status": "PASS",
        "ErrorSignature": "",
        "StartTime": "01/23/2023 20:45:26",
        "EndTime": "01/23/2023 20:59:11"
    },
    {
        "Phase": "0",
        "JobId": 35,
        "JobName": "vcs_sim.spc.spc_tb_rtl_fake_mem+regr+spc_sdma_normal_mode_base_test_sdma_cov_rgrs_492:210110839",
        "Status": "PASS",
        "ErrorSignature": "",
        "StartTime": "01/23/2023 20:50:28",
        "EndTime": "01/23/2023 21:01:55"
    },
    {
        "Phase": "0",
        "JobId": 36,
        "JobName": "vcs_sim.spc.spc_tb_rtl_fake_mem+regr+spc_sdma_normal_mode_base_test_sdma_cov_rgrs_555:3473303749",
        "Status": "PASS",
        "ErrorSignature": "",
        "StartTime": "01/23/2023 20:48:53",
        "EndTime": "01/23/2023 21:03:24"
    },
    {
        "Phase": "0",
        "JobId": 37,
        "JobName": "vcs_sim.spc.spc_tb_rtl_fake_mem+regr+spc_sdma_normal_mode_base_test_sdma_cov_rgrs_566:3171455490",
        "Status": "PASS",
        "ErrorSignature": "",
        "StartTime": "01/23/2023 20:49:07",
        "EndTime": "01/23/2023 21:03:24"
    },
    {
        "Phase": "0",
        "JobId": 38,
        "JobName": "vcs_sim.spc.spc_tb_rtl_fake_mem+regr+spc_sdma_normal_mode_base_test_sdma_cov_rgrs_494:3693446385",
        "Status": "PASS",
        "ErrorSignature": "",
        "StartTime": "01/23/2023 20:53:15",
        "EndTime": "01/23/2023 21:04:44"
    },
    {
        "Phase": "0",
        "JobId": 39,
        "JobName": "vcs_sim.spc.spc_tb_rtl_fake_mem+regr+spc_sdma_normal_mode_base_test_sdma_cov_rgrs_563:3387750748",
        "Status": "PASS",
        "ErrorSignature": "",
        "StartTime": "01/23/2023 20:56:14",
        "EndTime": "01/23/2023 21:05:20"
    },
    {
        "Phase": "0",
        "JobId": 40,
        "JobName": "vcs_sim.spc.spc_tb_rtl_fake_mem+regr+spc_sdma_normal_mode_base_test_sdma_cov_rgrs_553:1510203968",
        "Status": "PASS",
        "ErrorSignature": "",
        "StartTime": "01/23/2023 20:51:50",
        "EndTime": "01/23/2023 21:08:02"
    },
    {
        "Phase": "0",
        "JobId": 41,
        "JobName": "vcs_sim.spc.spc_tb_rtl_fake_mem+regr+spc_sdma_normal_mode_base_test_sdma_cov_rgrs_551:2483965605",
        "Status": "PASS",
        "ErrorSignature": "",
        "StartTime": "01/23/2023 20:57:41",
        "EndTime": "01/23/2023 21:08:58"
    },
    {
        "Phase": "0",
        "JobId": 42,
        "JobName": "vcs_sim.spc.spc_tb_rtl_fake_mem+regr+spc_sdma_normal_mode_base_test_sdma_cov_rgrs_555:582899241",
        "Status": "PASS",
        "ErrorSignature": "",
        "StartTime": "01/23/2023 20:54:24",
        "EndTime": "01/23/2023 21:11:26"
    },
    {
        "Phase": "0",
        "JobId": 43,
        "JobName": "vcs_sim.spc.spc_tb_rtl_fake_mem+regr+spc_sdma_normal_mode_base_test_sdma_cov_rgrs_558:1303990713",
        "Status": "PASS",
        "ErrorSignature": "",
        "StartTime": "01/23/2023 20:57:18",
        "EndTime": "01/23/2023 21:11:48"
    },
    {
        "Phase": "0",
        "JobId": 44,
        "JobName": "vcs_sim.spc.spc_tb_rtl_fake_mem+regr+spc_sdma_normal_mode_base_test_sdma_cov_rgrs_559:1072356068",
        "Status": "PASS",
        "ErrorSignature": "",
        "StartTime": "01/23/2023 20:59:12",
        "EndTime": "01/23/2023 21:15:55"
    },
    {
        "Phase": "0",
        "JobId": 45,
        "JobName": "vcs_sim.spc.spc_tb_rtl_fake_mem+regr+spc_sdma_normal_mode_base_test_sdma_cov_rgrs_567:1634572893",
        "Status": "PASS",
        "ErrorSignature": "",
        "StartTime": "01/23/2023 21:01:56",
        "EndTime": "01/23/2023 21:18:08"
    },
    {
        "Phase": "0",
        "JobId": 46,
        "JobName": "vcs_sim.spc.spc_tb_rtl_fake_mem+regr+spc_sdma_normal_mode_base_test_sdma_cov_rgrs_556:1617497705",
        "Status": "PASS",
        "ErrorSignature": "",
        "StartTime": "01/23/2023 21:03:26",
        "EndTime": "01/23/2023 21:20:01"
    }
]