// Seed: 3343509568
module module_0 (
    input  tri0 id_0,
    output wand id_1,
    output tri1 id_2,
    input  wand id_3,
    input  tri0 id_4
);
  id_6 :
  assert property (@(1) 1)
  else
    cover (id_3) $display(1, id_6, 1 == 1, 1, id_4, 1, id_0, 1, id_4, id_0, !id_3, 1'b0, id_0, 1);
  assign module_1.type_6 = 0;
endmodule
module module_1 (
    output tri1 id_0,
    output wor id_1,
    input tri id_2,
    input tri id_3,
    input wor id_4,
    input uwire id_5,
    output tri0 id_6,
    output tri id_7,
    output tri1 id_8,
    input uwire id_9,
    input wor id_10
    , id_25 = 1,
    input supply1 id_11,
    output tri1 id_12,
    input tri1 id_13,
    input tri id_14,
    output uwire id_15,
    output tri0 id_16,
    output tri id_17,
    output tri1 id_18,
    output tri1 id_19,
    output wire id_20,
    output wor id_21,
    input wor id_22,
    input supply0 id_23
);
  wire id_26;
  module_0 modCall_1 (
      id_2,
      id_6,
      id_8,
      id_9,
      id_5
  );
endmodule
