Flow report for Phase1
Mon Mar 10 15:56:35 2025
Quartus Prime Version 18.1.1 Build 646 04/11/2019 SJ Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Flow Summary
  3. Flow Settings
  4. Flow Non-Default Global Settings
  5. Flow Elapsed Time
  6. Flow OS Summary
  7. Flow Log
  8. Flow Messages
  9. Flow Suppressed Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2019  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and any partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details, at
https://fpgasoftware.intel.com/eula.



+-------------------------------------------------------------------------------+
; Flow Summary                                                                  ;
+---------------------------------+---------------------------------------------+
; Flow Status                     ; Successful - Mon Mar 10 15:56:35 2025       ;
; Quartus Prime Version           ; 18.1.1 Build 646 04/11/2019 SJ Lite Edition ;
; Revision Name                   ; Phase1                                      ;
; Top-level Entity Name           ; Datapath                                    ;
; Family                          ; Cyclone V                                   ;
; Device                          ; 5CEBA4F23C7                                 ;
; Timing Models                   ; Final                                       ;
; Logic utilization (in ALMs)     ; 3,876 / 18,480 ( 21 % )                     ;
; Total registers                 ; 800                                         ;
; Total pins                      ; 127 / 224 ( 57 % )                          ;
; Total virtual pins              ; 0                                           ;
; Total block memory bits         ; 0 / 3,153,920 ( 0 % )                       ;
; Total DSP Blocks                ; 0 / 66 ( 0 % )                              ;
; Total HSSI RX PCSs              ; 0                                           ;
; Total HSSI PMA RX Deserializers ; 0                                           ;
; Total HSSI TX PCSs              ; 0                                           ;
; Total HSSI PMA TX Serializers   ; 0                                           ;
; Total PLLs                      ; 0 / 4 ( 0 % )                               ;
; Total DLLs                      ; 0 / 4 ( 0 % )                               ;
+---------------------------------+---------------------------------------------+


+-----------------------------------------+
; Flow Settings                           ;
+-------------------+---------------------+
; Option            ; Setting             ;
+-------------------+---------------------+
; Start date & time ; 03/10/2025 15:52:44 ;
; Main task         ; Compilation         ;
; Revision Name     ; Phase1              ;
+-------------------+---------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------+
; Flow Non-Default Global Settings                                                                                                                ;
+--------------------------------------+----------------------------------------+---------------+-------------+-----------------------------------+
; Assignment Name                      ; Value                                  ; Default Value ; Entity Name ; Section Id                        ;
+--------------------------------------+----------------------------------------+---------------+-------------+-----------------------------------+
; COMPILER_SIGNATURE_ID                ; 1098028399810.174163636313004          ; --            ; --          ; --                                ;
; EDA_DESIGN_INSTANCE_NAME             ; NA                                     ; --            ; --          ; DAtapath_add_tb                   ;
; EDA_DESIGN_INSTANCE_NAME             ; NA                                     ; --            ; --          ; Datapath_rol_tb                   ;
; EDA_DESIGN_INSTANCE_NAME             ; NA                                     ; --            ; --          ; Datapath_negate_tb                ;
; EDA_DESIGN_INSTANCE_NAME             ; NA                                     ; --            ; --          ; CLA_32bit_tb                      ;
; EDA_DESIGN_INSTANCE_NAME             ; NA                                     ; --            ; --          ; Datapath_mem_tb                   ;
; EDA_DESIGN_INSTANCE_NAME             ; NA                                     ; --            ; --          ; Datapath_shra_tb                  ;
; EDA_DESIGN_INSTANCE_NAME             ; NA                                     ; --            ; --          ; Datapath_shiftright_tb            ;
; EDA_DESIGN_INSTANCE_NAME             ; NA                                     ; --            ; --          ; Datapath_mul_tb                   ;
; EDA_DESIGN_INSTANCE_NAME             ; NA                                     ; --            ; --          ; Datapath_ror_tb                   ;
; EDA_DESIGN_INSTANCE_NAME             ; NA                                     ; --            ; --          ; Datapath_and_tb                   ;
; EDA_DESIGN_INSTANCE_NAME             ; NA                                     ; --            ; --          ; Datapath_sub_tb                   ;
; EDA_DESIGN_INSTANCE_NAME             ; NA                                     ; --            ; --          ; boothMul_tb                       ;
; EDA_DESIGN_INSTANCE_NAME             ; NA                                     ; --            ; --          ; Datapath_div_tb                   ;
; EDA_DESIGN_INSTANCE_NAME             ; NA                                     ; --            ; --          ; Datapath_shl_tb                   ;
; EDA_DESIGN_INSTANCE_NAME             ; NA                                     ; --            ; --          ; sr_tb                             ;
; EDA_DESIGN_INSTANCE_NAME             ; NA                                     ; --            ; --          ; CLA_4bit_tb                       ;
; EDA_DESIGN_INSTANCE_NAME             ; NA                                     ; --            ; --          ; Datapath_not_tb                   ;
; EDA_DESIGN_INSTANCE_NAME             ; NA                                     ; --            ; --          ; Datapath_or_tb                    ;
; EDA_GENERATE_FUNCTIONAL_NETLIST      ; Off                                    ; --            ; --          ; eda_board_design_timing           ;
; EDA_GENERATE_FUNCTIONAL_NETLIST      ; Off                                    ; --            ; --          ; eda_board_design_boundary_scan    ;
; EDA_GENERATE_FUNCTIONAL_NETLIST      ; Off                                    ; --            ; --          ; eda_board_design_signal_integrity ;
; EDA_GENERATE_FUNCTIONAL_NETLIST      ; Off                                    ; --            ; --          ; eda_board_design_symbol           ;
; EDA_NATIVELINK_SIMULATION_TEST_BENCH ; Datapath_mem_tb                        ; --            ; --          ; eda_simulation                    ;
; EDA_OUTPUT_DATA_FORMAT               ; Verilog Hdl                            ; --            ; --          ; eda_simulation                    ;
; EDA_SIMULATION_TOOL                  ; ModelSim-Altera (Verilog)              ; <None>        ; --          ; --                                ;
; EDA_TEST_BENCH_ENABLE_STATUS         ; TEST_BENCH_MODE                        ; --            ; --          ; eda_simulation                    ;
; EDA_TEST_BENCH_FILE                  ; Datapath_rol_tb.v                      ; --            ; --          ; Datapath_rol_tb                   ;
; EDA_TEST_BENCH_FILE                  ; Datapath_negate_tb.v                   ; --            ; --          ; Datapath_negate_tb                ;
; EDA_TEST_BENCH_FILE                  ; CLA_32bit_tb.v                         ; --            ; --          ; CLA_32bit_tb                      ;
; EDA_TEST_BENCH_FILE                  ; Datapath_mem_tb.v                      ; --            ; --          ; Datapath_mem_tb                   ;
; EDA_TEST_BENCH_FILE                  ; Datapath_shra_tb.v                     ; --            ; --          ; Datapath_shra_tb                  ;
; EDA_TEST_BENCH_FILE                  ; Datapath_shiftright_tb.v               ; --            ; --          ; Datapath_shiftright_tb            ;
; EDA_TEST_BENCH_FILE                  ; Datapath_mul_tb.v                      ; --            ; --          ; Datapath_mul_tb                   ;
; EDA_TEST_BENCH_FILE                  ; Datapath_ror_tb.v                      ; --            ; --          ; Datapath_ror_tb                   ;
; EDA_TEST_BENCH_FILE                  ; Datapath_andor_tb.v                    ; --            ; --          ; Datapath_and_tb                   ;
; EDA_TEST_BENCH_FILE                  ; Datapath_addsub_tb.v                   ; --            ; --          ; Datapath_add_tb                   ;
; EDA_TEST_BENCH_FILE                  ; Datapath_addsub_tb.v                   ; --            ; --          ; Datapath_sub_tb                   ;
; EDA_TEST_BENCH_FILE                  ; array_divider_tb.v                     ; --            ; --          ; array_divider_tb                  ;
; EDA_TEST_BENCH_FILE                  ; boothMul_tb.v                          ; --            ; --          ; boothMul_tb                       ;
; EDA_TEST_BENCH_FILE                  ; Datapath_div_tb.v                      ; --            ; --          ; Datapath_div_tb                   ;
; EDA_TEST_BENCH_FILE                  ; Datapath_shl_tb.v                      ; --            ; --          ; Datapath_shl_tb                   ;
; EDA_TEST_BENCH_FILE                  ; shift_rotate_operations_tb.v           ; --            ; --          ; sr_tb                             ;
; EDA_TEST_BENCH_FILE                  ; CLA_4bit_tb.v                          ; --            ; --          ; CLA_4bit_tb                       ;
; EDA_TEST_BENCH_FILE                  ; Datapath_not_tb.v                      ; --            ; --          ; Datapath_not_tb                   ;
; EDA_TEST_BENCH_FILE                  ; Datapath_andor_tb.v                    ; --            ; --          ; Datapath_or_tb                    ;
; EDA_TEST_BENCH_MODULE_NAME           ; Datapath_rol_tb                        ; --            ; --          ; Datapath_rol_tb                   ;
; EDA_TEST_BENCH_MODULE_NAME           ; Datapath_negate_tb                     ; --            ; --          ; Datapath_negate_tb                ;
; EDA_TEST_BENCH_MODULE_NAME           ; CLA_32bit_tb                           ; --            ; --          ; CLA_32bit_tb                      ;
; EDA_TEST_BENCH_MODULE_NAME           ; Datapath_mem_tb                        ; --            ; --          ; Datapath_mem_tb                   ;
; EDA_TEST_BENCH_MODULE_NAME           ; Datapath_shra_tb                       ; --            ; --          ; Datapath_shra_tb                  ;
; EDA_TEST_BENCH_MODULE_NAME           ; Datapath_shiftright_tb                 ; --            ; --          ; Datapath_shiftright_tb            ;
; EDA_TEST_BENCH_MODULE_NAME           ; Datapath_mul_tb                        ; --            ; --          ; Datapath_mul_tb                   ;
; EDA_TEST_BENCH_MODULE_NAME           ; Datapath_ror_tb                        ; --            ; --          ; Datapath_ror_tb                   ;
; EDA_TEST_BENCH_MODULE_NAME           ; Datapath_and_tb                        ; --            ; --          ; Datapath_and_tb                   ;
; EDA_TEST_BENCH_MODULE_NAME           ; Datapath_add_tb                        ; --            ; --          ; Datapath_add_tb                   ;
; EDA_TEST_BENCH_MODULE_NAME           ; Datapath_sub_tb                        ; --            ; --          ; Datapath_sub_tb                   ;
; EDA_TEST_BENCH_MODULE_NAME           ; boothMul_tb                            ; --            ; --          ; boothMul_tb                       ;
; EDA_TEST_BENCH_MODULE_NAME           ; Datapath_div_tb                        ; --            ; --          ; Datapath_div_tb                   ;
; EDA_TEST_BENCH_MODULE_NAME           ; Datapath_shl_tb                        ; --            ; --          ; Datapath_shl_tb                   ;
; EDA_TEST_BENCH_MODULE_NAME           ; sr_tb                                  ; --            ; --          ; sr_tb                             ;
; EDA_TEST_BENCH_MODULE_NAME           ; CLA_4bit_tb                            ; --            ; --          ; CLA_4bit_tb                       ;
; EDA_TEST_BENCH_MODULE_NAME           ; Datapath_not_tb                        ; --            ; --          ; Datapath_not_tb                   ;
; EDA_TEST_BENCH_MODULE_NAME           ; Datapath_or_tb                         ; --            ; --          ; Datapath_or_tb                    ;
; EDA_TEST_BENCH_NAME                  ; CLA_4bit_tb                            ; --            ; --          ; eda_simulation                    ;
; EDA_TEST_BENCH_NAME                  ; CLA_32bit_tb                           ; --            ; --          ; eda_simulation                    ;
; EDA_TEST_BENCH_NAME                  ; sr_tb                                  ; --            ; --          ; eda_simulation                    ;
; EDA_TEST_BENCH_NAME                  ; Datapath_and_tb                        ; --            ; --          ; eda_simulation                    ;
; EDA_TEST_BENCH_NAME                  ; Datapath_or_tb                         ; --            ; --          ; eda_simulation                    ;
; EDA_TEST_BENCH_NAME                  ; Datapath_add_tb                        ; --            ; --          ; eda_simulation                    ;
; EDA_TEST_BENCH_NAME                  ; Datapath_sub_tb                        ; --            ; --          ; eda_simulation                    ;
; EDA_TEST_BENCH_NAME                  ; boothMul_tb                            ; --            ; --          ; eda_simulation                    ;
; EDA_TEST_BENCH_NAME                  ; Datapath_div_tb                        ; --            ; --          ; eda_simulation                    ;
; EDA_TEST_BENCH_NAME                  ; Datapath_negate_tb                     ; --            ; --          ; eda_simulation                    ;
; EDA_TEST_BENCH_NAME                  ; Datapath_mul_tb                        ; --            ; --          ; eda_simulation                    ;
; EDA_TEST_BENCH_NAME                  ; Datapath_not_tb                        ; --            ; --          ; eda_simulation                    ;
; EDA_TEST_BENCH_NAME                  ; Datapath_ror_tb                        ; --            ; --          ; eda_simulation                    ;
; EDA_TEST_BENCH_NAME                  ; Datapath_rol_tb                        ; --            ; --          ; eda_simulation                    ;
; EDA_TEST_BENCH_NAME                  ; Datapath_shiftright_tb                 ; --            ; --          ; eda_simulation                    ;
; EDA_TEST_BENCH_NAME                  ; Datapath_shra_tb                       ; --            ; --          ; eda_simulation                    ;
; EDA_TEST_BENCH_NAME                  ; Datapath_shl_tb                        ; --            ; --          ; eda_simulation                    ;
; EDA_TEST_BENCH_NAME                  ; Datapath_mem_tb                        ; --            ; --          ; eda_simulation                    ;
; EDA_TEST_BENCH_RUN_SIM_FOR           ; 300 ns                                 ; --            ; --          ; DAtapath_add_tb                   ;
; EDA_TEST_BENCH_RUN_SIM_FOR           ; 300 ns                                 ; --            ; --          ; Datapath_rol_tb                   ;
; EDA_TEST_BENCH_RUN_SIM_FOR           ; 300 ns                                 ; --            ; --          ; Datapath_negate_tb                ;
; EDA_TEST_BENCH_RUN_SIM_FOR           ; 110 ns                                 ; --            ; --          ; CLA_32bit_tb                      ;
; EDA_TEST_BENCH_RUN_SIM_FOR           ; 300 ns                                 ; --            ; --          ; Datapath_mem_tb                   ;
; EDA_TEST_BENCH_RUN_SIM_FOR           ; 300 ns                                 ; --            ; --          ; Datapath_shra_tb                  ;
; EDA_TEST_BENCH_RUN_SIM_FOR           ; 300 ns                                 ; --            ; --          ; Datapath_shiftright_tb            ;
; EDA_TEST_BENCH_RUN_SIM_FOR           ; 300 ns                                 ; --            ; --          ; Datapath_mul_tb                   ;
; EDA_TEST_BENCH_RUN_SIM_FOR           ; 300 ns                                 ; --            ; --          ; Datapath_ror_tb                   ;
; EDA_TEST_BENCH_RUN_SIM_FOR           ; 300 ns                                 ; --            ; --          ; Datapath_and_tb                   ;
; EDA_TEST_BENCH_RUN_SIM_FOR           ; 300 ns                                 ; --            ; --          ; Datapath_sub_tb                   ;
; EDA_TEST_BENCH_RUN_SIM_FOR           ; 100 ns                                 ; --            ; --          ; boothMul_tb                       ;
; EDA_TEST_BENCH_RUN_SIM_FOR           ; 300 ns                                 ; --            ; --          ; Datapath_div_tb                   ;
; EDA_TEST_BENCH_RUN_SIM_FOR           ; 300 ns                                 ; --            ; --          ; Datapath_shl_tb                   ;
; EDA_TEST_BENCH_RUN_SIM_FOR           ; 100 ns                                 ; --            ; --          ; CLA_4bit_tb                       ;
; EDA_TEST_BENCH_RUN_SIM_FOR           ; 300 ns                                 ; --            ; --          ; Datapath_not_tb                   ;
; EDA_TEST_BENCH_RUN_SIM_FOR           ; 300 ns                                 ; --            ; --          ; Datapath_or_tb                    ;
; EDA_TIME_SCALE                       ; 1 ps                                   ; --            ; --          ; eda_simulation                    ;
; MAX_CORE_JUNCTION_TEMP               ; 85                                     ; --            ; --          ; --                                ;
; MIN_CORE_JUNCTION_TEMP               ; 0                                      ; --            ; --          ; --                                ;
; NUM_PARALLEL_PROCESSORS              ; All                                    ; --            ; --          ; --                                ;
; OPTIMIZATION_TECHNIQUE               ; Speed                                  ; Balanced      ; --          ; --                                ;
; PARTITION_COLOR                      ; -- (Not supported for targeted family) ; --            ; Datapath    ; Top                               ;
; PARTITION_COLOR                      ; -- (Not supported for targeted family) ; --            ; --          ; Top                               ;
; PARTITION_FITTER_PRESERVATION_LEVEL  ; -- (Not supported for targeted family) ; --            ; Datapath    ; Top                               ;
; PARTITION_FITTER_PRESERVATION_LEVEL  ; -- (Not supported for targeted family) ; --            ; --          ; Top                               ;
; PARTITION_NETLIST_TYPE               ; -- (Not supported for targeted family) ; --            ; Datapath    ; Top                               ;
; PARTITION_NETLIST_TYPE               ; -- (Not supported for targeted family) ; --            ; --          ; Top                               ;
; POWER_BOARD_THERMAL_MODEL            ; None (CONSERVATIVE)                    ; --            ; --          ; --                                ;
; POWER_PRESET_COOLING_SOLUTION        ; 23 MM HEAT SINK WITH 200 LFPM AIRFLOW  ; --            ; --          ; --                                ;
; PROJECT_OUTPUT_DIRECTORY             ; output_files                           ; --            ; --          ; --                                ;
; SMART_RECOMPILE                      ; On                                     ; Off           ; --          ; --                                ;
; TIMING_ANALYZER_MULTICORNER_ANALYSIS ; Off                                    ; On            ; --          ; --                                ;
; TOP_LEVEL_ENTITY                     ; Datapath                               ; Phase1        ; --          ; --                                ;
; VERILOG_SHOW_LMF_MAPPING_MESSAGES    ; Off                                    ; --            ; --          ; --                                ;
+--------------------------------------+----------------------------------------+---------------+-------------+-----------------------------------+


+--------------------------------------------------------------------------------------------------------------------------+
; Flow Elapsed Time                                                                                                        ;
+----------------------+--------------+-------------------------+---------------------+------------------------------------+
; Module Name          ; Elapsed Time ; Average Processors Used ; Peak Virtual Memory ; Total CPU Time (on all processors) ;
+----------------------+--------------+-------------------------+---------------------+------------------------------------+
; Analysis & Synthesis ; 00:00:47     ; 1.0                     ; 4883 MB             ; 00:01:01                           ;
; Fitter               ; 00:02:26     ; 1.2                     ; 6320 MB             ; 00:06:05                           ;
; Assembler            ; 00:00:11     ; 1.0                     ; 4865 MB             ; 00:00:07                           ;
; Timing Analyzer      ; 00:00:15     ; 2.0                     ; 5101 MB             ; 00:00:18                           ;
; EDA Netlist Writer   ; 00:00:03     ; 1.0                     ; 4763 MB             ; 00:00:03                           ;
; Total                ; 00:03:42     ; --                      ; --                  ; 00:07:34                           ;
+----------------------+--------------+-------------------------+---------------------+------------------------------------+


+----------------------------------------------------------------------------------------+
; Flow OS Summary                                                                        ;
+----------------------+----------------------+------------+------------+----------------+
; Module Name          ; Machine Hostname     ; OS Name    ; OS Version ; Processor type ;
+----------------------+----------------------+------------+------------+----------------+
; Analysis & Synthesis ; Braeden-HP-Envy-X360 ; Windows 10 ; 10.0       ; x86_64         ;
; Fitter               ; Braeden-HP-Envy-X360 ; Windows 10 ; 10.0       ; x86_64         ;
; Assembler            ; Braeden-HP-Envy-X360 ; Windows 10 ; 10.0       ; x86_64         ;
; Timing Analyzer      ; Braeden-HP-Envy-X360 ; Windows 10 ; 10.0       ; x86_64         ;
; EDA Netlist Writer   ; Braeden-HP-Envy-X360 ; Windows 10 ; 10.0       ; x86_64         ;
+----------------------+----------------------+------------+------------+----------------+


------------
; Flow Log ;
------------
quartus_map --read_settings_files=on --write_settings_files=off Phase1 -c Phase1
quartus_fit --read_settings_files=off --write_settings_files=off Phase1 -c Phase1
quartus_asm --read_settings_files=off --write_settings_files=off Phase1 -c Phase1
quartus_sta Phase1 -c Phase1
quartus_eda --read_settings_files=off --write_settings_files=off Phase1 -c Phase1



