<profile>

<RTLDesignHierarchy>
<TopModule>
<ModuleName>Filter2DKernel</ModuleName>
<InstancesList>
<Instance>
<InstName>Filter2D_U0</InstName>
<ModuleName>Filter2D</ModuleName>
<IsCompInst>true</IsCompInst>
<ID>176</ID>
<InstancesList>
<Instance>
<InstName>grp_p_hls_fptosi_float_i32_fu_1214</InstName>
<ModuleName>p_hls_fptosi_float_i32</ModuleName>
<IsCompInst>true</IsCompInst>
<ID>1214</ID>
</Instance>
<Instance>
<InstName>grp_p_hls_fptosi_float_i32_fu_1219</InstName>
<ModuleName>p_hls_fptosi_float_i32</ModuleName>
<IsCompInst>true</IsCompInst>
<ID>1219</ID>
</Instance>
<Instance>
<InstName>grp_p_hls_fptosi_float_i32_fu_1224</InstName>
<ModuleName>p_hls_fptosi_float_i32</ModuleName>
<IsCompInst>true</IsCompInst>
<ID>1224</ID>
</Instance>
<Instance>
<InstName>grp_p_hls_fptosi_float_i32_fu_1229</InstName>
<ModuleName>p_hls_fptosi_float_i32</ModuleName>
<IsCompInst>true</IsCompInst>
<ID>1229</ID>
</Instance>
<Instance>
<InstName>grp_p_hls_fptosi_float_i32_fu_1234</InstName>
<ModuleName>p_hls_fptosi_float_i32</ModuleName>
<IsCompInst>true</IsCompInst>
<ID>1234</ID>
</Instance>
<Instance>
<InstName>grp_p_hls_fptosi_float_i32_fu_1239</InstName>
<ModuleName>p_hls_fptosi_float_i32</ModuleName>
<IsCompInst>true</IsCompInst>
<ID>1239</ID>
</Instance>
<Instance>
<InstName>grp_p_hls_fptosi_float_i32_fu_1244</InstName>
<ModuleName>p_hls_fptosi_float_i32</ModuleName>
<IsCompInst>true</IsCompInst>
<ID>1244</ID>
</Instance>
<Instance>
<InstName>grp_p_hls_fptosi_float_i32_fu_1249</InstName>
<ModuleName>p_hls_fptosi_float_i32</ModuleName>
<IsCompInst>true</IsCompInst>
<ID>1249</ID>
</Instance>
<Instance>
<InstName>grp_p_hls_fptosi_float_i32_fu_1254</InstName>
<ModuleName>p_hls_fptosi_float_i32</ModuleName>
<IsCompInst>true</IsCompInst>
<ID>1254</ID>
</Instance>
<Instance>
<InstName>grp_p_hls_fptosi_float_i32_fu_1259</InstName>
<ModuleName>p_hls_fptosi_float_i32</ModuleName>
<IsCompInst>true</IsCompInst>
<ID>1259</ID>
</Instance>
<Instance>
<InstName>grp_p_hls_fptosi_float_i32_fu_1264</InstName>
<ModuleName>p_hls_fptosi_float_i32</ModuleName>
<IsCompInst>true</IsCompInst>
<ID>1264</ID>
</Instance>
<Instance>
<InstName>grp_p_hls_fptosi_float_i32_fu_1269</InstName>
<ModuleName>p_hls_fptosi_float_i32</ModuleName>
<IsCompInst>true</IsCompInst>
<ID>1269</ID>
</Instance>
<Instance>
<InstName>grp_p_hls_fptosi_float_i32_fu_1274</InstName>
<ModuleName>p_hls_fptosi_float_i32</ModuleName>
<IsCompInst>true</IsCompInst>
<ID>1274</ID>
</Instance>
<Instance>
<InstName>grp_p_hls_fptosi_float_i32_fu_1279</InstName>
<ModuleName>p_hls_fptosi_float_i32</ModuleName>
<IsCompInst>true</IsCompInst>
<ID>1279</ID>
</Instance>
<Instance>
<InstName>grp_p_hls_fptosi_float_i32_fu_1284</InstName>
<ModuleName>p_hls_fptosi_float_i32</ModuleName>
<IsCompInst>true</IsCompInst>
<ID>1284</ID>
</Instance>
<Instance>
<InstName>grp_p_hls_fptosi_float_i32_fu_1289</InstName>
<ModuleName>p_hls_fptosi_float_i32</ModuleName>
<IsCompInst>true</IsCompInst>
<ID>1289</ID>
</Instance>
<Instance>
<InstName>grp_p_hls_fptosi_float_i32_fu_1294</InstName>
<ModuleName>p_hls_fptosi_float_i32</ModuleName>
<IsCompInst>true</IsCompInst>
<ID>1294</ID>
</Instance>
<Instance>
<InstName>grp_p_hls_fptosi_float_i32_fu_1299</InstName>
<ModuleName>p_hls_fptosi_float_i32</ModuleName>
<IsCompInst>true</IsCompInst>
<ID>1299</ID>
</Instance>
<Instance>
<InstName>grp_p_hls_fptosi_float_i32_fu_1304</InstName>
<ModuleName>p_hls_fptosi_float_i32</ModuleName>
<IsCompInst>true</IsCompInst>
<ID>1304</ID>
</Instance>
<Instance>
<InstName>grp_p_hls_fptosi_float_i32_fu_1309</InstName>
<ModuleName>p_hls_fptosi_float_i32</ModuleName>
<IsCompInst>true</IsCompInst>
<ID>1309</ID>
</Instance>
<Instance>
<InstName>grp_p_hls_fptosi_float_i32_fu_1314</InstName>
<ModuleName>p_hls_fptosi_float_i32</ModuleName>
<IsCompInst>true</IsCompInst>
<ID>1314</ID>
</Instance>
<Instance>
<InstName>grp_p_hls_fptosi_float_i32_fu_1319</InstName>
<ModuleName>p_hls_fptosi_float_i32</ModuleName>
<IsCompInst>true</IsCompInst>
<ID>1319</ID>
</Instance>
<Instance>
<InstName>grp_p_hls_fptosi_float_i32_fu_1324</InstName>
<ModuleName>p_hls_fptosi_float_i32</ModuleName>
<IsCompInst>true</IsCompInst>
<ID>1324</ID>
</Instance>
<Instance>
<InstName>grp_p_hls_fptosi_float_i32_fu_1329</InstName>
<ModuleName>p_hls_fptosi_float_i32</ModuleName>
<IsCompInst>true</IsCompInst>
<ID>1329</ID>
</Instance>
<Instance>
<InstName>grp_p_hls_fptosi_float_i32_fu_1334</InstName>
<ModuleName>p_hls_fptosi_float_i32</ModuleName>
<IsCompInst>true</IsCompInst>
<ID>1334</ID>
</Instance>
<Instance>
<InstName>grp_p_hls_fptosi_float_i32_fu_1339</InstName>
<ModuleName>p_hls_fptosi_float_i32</ModuleName>
<IsCompInst>true</IsCompInst>
<ID>1339</ID>
</Instance>
<Instance>
<InstName>grp_p_hls_fptosi_float_i32_fu_1344</InstName>
<ModuleName>p_hls_fptosi_float_i32</ModuleName>
<IsCompInst>true</IsCompInst>
<ID>1344</ID>
</Instance>
<Instance>
<InstName>grp_p_hls_fptosi_float_i32_fu_1349</InstName>
<ModuleName>p_hls_fptosi_float_i32</ModuleName>
<IsCompInst>true</IsCompInst>
<ID>1349</ID>
</Instance>
<Instance>
<InstName>grp_p_hls_fptosi_float_i32_fu_1354</InstName>
<ModuleName>p_hls_fptosi_float_i32</ModuleName>
<IsCompInst>true</IsCompInst>
<ID>1354</ID>
</Instance>
<Instance>
<InstName>grp_p_hls_fptosi_float_i32_fu_1359</InstName>
<ModuleName>p_hls_fptosi_float_i32</ModuleName>
<IsCompInst>true</IsCompInst>
<ID>1359</ID>
</Instance>
<Instance>
<InstName>grp_p_hls_fptosi_float_i32_fu_1364</InstName>
<ModuleName>p_hls_fptosi_float_i32</ModuleName>
<IsCompInst>true</IsCompInst>
<ID>1364</ID>
</Instance>
<Instance>
<InstName>grp_p_hls_fptosi_float_i32_fu_1369</InstName>
<ModuleName>p_hls_fptosi_float_i32</ModuleName>
<IsCompInst>true</IsCompInst>
<ID>1369</ID>
</Instance>
<Instance>
<InstName>grp_p_hls_fptosi_float_i32_fu_1374</InstName>
<ModuleName>p_hls_fptosi_float_i32</ModuleName>
<IsCompInst>true</IsCompInst>
<ID>1374</ID>
</Instance>
<Instance>
<InstName>grp_p_hls_fptosi_float_i32_fu_1379</InstName>
<ModuleName>p_hls_fptosi_float_i32</ModuleName>
<IsCompInst>true</IsCompInst>
<ID>1379</ID>
</Instance>
<Instance>
<InstName>grp_p_hls_fptosi_float_i32_fu_1384</InstName>
<ModuleName>p_hls_fptosi_float_i32</ModuleName>
<IsCompInst>true</IsCompInst>
<ID>1384</ID>
</Instance>
<Instance>
<InstName>grp_p_hls_fptosi_float_i32_fu_1389</InstName>
<ModuleName>p_hls_fptosi_float_i32</ModuleName>
<IsCompInst>true</IsCompInst>
<ID>1389</ID>
</Instance>
<Instance>
<InstName>grp_p_hls_fptosi_float_i32_fu_1394</InstName>
<ModuleName>p_hls_fptosi_float_i32</ModuleName>
<IsCompInst>true</IsCompInst>
<ID>1394</ID>
</Instance>
<Instance>
<InstName>grp_p_hls_fptosi_float_i32_fu_1399</InstName>
<ModuleName>p_hls_fptosi_float_i32</ModuleName>
<IsCompInst>true</IsCompInst>
<ID>1399</ID>
</Instance>
<Instance>
<InstName>grp_p_hls_fptosi_float_i32_fu_1404</InstName>
<ModuleName>p_hls_fptosi_float_i32</ModuleName>
<IsCompInst>true</IsCompInst>
<ID>1404</ID>
</Instance>
<Instance>
<InstName>grp_p_hls_fptosi_float_i32_fu_1409</InstName>
<ModuleName>p_hls_fptosi_float_i32</ModuleName>
<IsCompInst>true</IsCompInst>
<ID>1409</ID>
</Instance>
<Instance>
<InstName>grp_p_hls_fptosi_float_i32_fu_1414</InstName>
<ModuleName>p_hls_fptosi_float_i32</ModuleName>
<IsCompInst>true</IsCompInst>
<ID>1414</ID>
</Instance>
<Instance>
<InstName>grp_p_hls_fptosi_float_i32_fu_1419</InstName>
<ModuleName>p_hls_fptosi_float_i32</ModuleName>
<IsCompInst>true</IsCompInst>
<ID>1419</ID>
</Instance>
<Instance>
<InstName>grp_p_hls_fptosi_float_i32_fu_1424</InstName>
<ModuleName>p_hls_fptosi_float_i32</ModuleName>
<IsCompInst>true</IsCompInst>
<ID>1424</ID>
</Instance>
<Instance>
<InstName>grp_p_hls_fptosi_float_i32_fu_1429</InstName>
<ModuleName>p_hls_fptosi_float_i32</ModuleName>
<IsCompInst>true</IsCompInst>
<ID>1429</ID>
</Instance>
<Instance>
<InstName>grp_p_hls_fptosi_float_i32_fu_1434</InstName>
<ModuleName>p_hls_fptosi_float_i32</ModuleName>
<IsCompInst>true</IsCompInst>
<ID>1434</ID>
</Instance>
<Instance>
<InstName>grp_p_hls_fptosi_float_i32_fu_1439</InstName>
<ModuleName>p_hls_fptosi_float_i32</ModuleName>
<IsCompInst>true</IsCompInst>
<ID>1439</ID>
</Instance>
<Instance>
<InstName>grp_p_hls_fptosi_float_i32_fu_1444</InstName>
<ModuleName>p_hls_fptosi_float_i32</ModuleName>
<IsCompInst>true</IsCompInst>
<ID>1444</ID>
</Instance>
<Instance>
<InstName>grp_p_hls_fptosi_float_i32_fu_1449</InstName>
<ModuleName>p_hls_fptosi_float_i32</ModuleName>
<IsCompInst>true</IsCompInst>
<ID>1449</ID>
</Instance>
<Instance>
<InstName>grp_p_hls_fptosi_float_i32_fu_1454</InstName>
<ModuleName>p_hls_fptosi_float_i32</ModuleName>
<IsCompInst>true</IsCompInst>
<ID>1454</ID>
</Instance>
<Instance>
<InstName>grp_p_hls_fptosi_float_i32_fu_1459</InstName>
<ModuleName>p_hls_fptosi_float_i32</ModuleName>
<IsCompInst>true</IsCompInst>
<ID>1459</ID>
</Instance>
<Instance>
<InstName>grp_p_hls_fptosi_float_i32_fu_1464</InstName>
<ModuleName>p_hls_fptosi_float_i32</ModuleName>
<IsCompInst>true</IsCompInst>
<ID>1464</ID>
</Instance>
<Instance>
<InstName>grp_p_hls_fptosi_float_i32_fu_1469</InstName>
<ModuleName>p_hls_fptosi_float_i32</ModuleName>
<IsCompInst>true</IsCompInst>
<ID>1469</ID>
</Instance>
<Instance>
<InstName>grp_p_hls_fptosi_float_i32_fu_1474</InstName>
<ModuleName>p_hls_fptosi_float_i32</ModuleName>
<IsCompInst>true</IsCompInst>
<ID>1474</ID>
</Instance>
<Instance>
<InstName>grp_p_hls_fptosi_float_i32_fu_1479</InstName>
<ModuleName>p_hls_fptosi_float_i32</ModuleName>
<IsCompInst>true</IsCompInst>
<ID>1479</ID>
</Instance>
<Instance>
<InstName>grp_p_hls_fptosi_float_i32_fu_1484</InstName>
<ModuleName>p_hls_fptosi_float_i32</ModuleName>
<IsCompInst>true</IsCompInst>
<ID>1484</ID>
</Instance>
<Instance>
<InstName>grp_p_hls_fptosi_float_i32_fu_1489</InstName>
<ModuleName>p_hls_fptosi_float_i32</ModuleName>
<IsCompInst>true</IsCompInst>
<ID>1489</ID>
</Instance>
<Instance>
<InstName>grp_p_hls_fptosi_float_i32_fu_1494</InstName>
<ModuleName>p_hls_fptosi_float_i32</ModuleName>
<IsCompInst>true</IsCompInst>
<ID>1494</ID>
</Instance>
<Instance>
<InstName>grp_p_hls_fptosi_float_i32_fu_1499</InstName>
<ModuleName>p_hls_fptosi_float_i32</ModuleName>
<IsCompInst>true</IsCompInst>
<ID>1499</ID>
</Instance>
<Instance>
<InstName>grp_p_hls_fptosi_float_i32_fu_1504</InstName>
<ModuleName>p_hls_fptosi_float_i32</ModuleName>
<IsCompInst>true</IsCompInst>
<ID>1504</ID>
</Instance>
<Instance>
<InstName>grp_p_hls_fptosi_float_i32_fu_1509</InstName>
<ModuleName>p_hls_fptosi_float_i32</ModuleName>
<IsCompInst>true</IsCompInst>
<ID>1509</ID>
</Instance>
<Instance>
<InstName>grp_p_hls_fptosi_float_i32_fu_1514</InstName>
<ModuleName>p_hls_fptosi_float_i32</ModuleName>
<IsCompInst>true</IsCompInst>
<ID>1514</ID>
</Instance>
<Instance>
<InstName>grp_p_hls_fptosi_float_i32_fu_1519</InstName>
<ModuleName>p_hls_fptosi_float_i32</ModuleName>
<IsCompInst>true</IsCompInst>
<ID>1519</ID>
</Instance>
<Instance>
<InstName>grp_p_hls_fptosi_float_i32_fu_1524</InstName>
<ModuleName>p_hls_fptosi_float_i32</ModuleName>
<IsCompInst>true</IsCompInst>
<ID>1524</ID>
</Instance>
<Instance>
<InstName>grp_p_hls_fptosi_float_i32_fu_1529</InstName>
<ModuleName>p_hls_fptosi_float_i32</ModuleName>
<IsCompInst>true</IsCompInst>
<ID>1529</ID>
</Instance>
<Instance>
<InstName>grp_p_hls_fptosi_float_i32_fu_1534</InstName>
<ModuleName>p_hls_fptosi_float_i32</ModuleName>
<IsCompInst>true</IsCompInst>
<ID>1534</ID>
</Instance>
<Instance>
<InstName>grp_p_hls_fptosi_float_i32_fu_1539</InstName>
<ModuleName>p_hls_fptosi_float_i32</ModuleName>
<IsCompInst>true</IsCompInst>
<ID>1539</ID>
</Instance>
<Instance>
<InstName>grp_p_hls_fptosi_float_i32_fu_1544</InstName>
<ModuleName>p_hls_fptosi_float_i32</ModuleName>
<IsCompInst>true</IsCompInst>
<ID>1544</ID>
</Instance>
<Instance>
<InstName>grp_p_hls_fptosi_float_i32_fu_1549</InstName>
<ModuleName>p_hls_fptosi_float_i32</ModuleName>
<IsCompInst>true</IsCompInst>
<ID>1549</ID>
</Instance>
<Instance>
<InstName>grp_p_hls_fptosi_float_i32_fu_1554</InstName>
<ModuleName>p_hls_fptosi_float_i32</ModuleName>
<IsCompInst>true</IsCompInst>
<ID>1554</ID>
</Instance>
<Instance>
<InstName>grp_p_hls_fptosi_float_i32_fu_1559</InstName>
<ModuleName>p_hls_fptosi_float_i32</ModuleName>
<IsCompInst>true</IsCompInst>
<ID>1559</ID>
</Instance>
<Instance>
<InstName>grp_p_hls_fptosi_float_i32_fu_1564</InstName>
<ModuleName>p_hls_fptosi_float_i32</ModuleName>
<IsCompInst>true</IsCompInst>
<ID>1564</ID>
</Instance>
<Instance>
<InstName>grp_p_hls_fptosi_float_i32_fu_1569</InstName>
<ModuleName>p_hls_fptosi_float_i32</ModuleName>
<IsCompInst>true</IsCompInst>
<ID>1569</ID>
</Instance>
<Instance>
<InstName>grp_p_hls_fptosi_float_i32_fu_1574</InstName>
<ModuleName>p_hls_fptosi_float_i32</ModuleName>
<IsCompInst>true</IsCompInst>
<ID>1574</ID>
</Instance>
<Instance>
<InstName>grp_p_hls_fptosi_float_i32_fu_1579</InstName>
<ModuleName>p_hls_fptosi_float_i32</ModuleName>
<IsCompInst>true</IsCompInst>
<ID>1579</ID>
</Instance>
<Instance>
<InstName>grp_p_hls_fptosi_float_i32_fu_1584</InstName>
<ModuleName>p_hls_fptosi_float_i32</ModuleName>
<IsCompInst>true</IsCompInst>
<ID>1584</ID>
</Instance>
<Instance>
<InstName>grp_p_hls_fptosi_float_i32_fu_1589</InstName>
<ModuleName>p_hls_fptosi_float_i32</ModuleName>
<IsCompInst>true</IsCompInst>
<ID>1589</ID>
</Instance>
<Instance>
<InstName>grp_p_hls_fptosi_float_i32_fu_1594</InstName>
<ModuleName>p_hls_fptosi_float_i32</ModuleName>
<IsCompInst>true</IsCompInst>
<ID>1594</ID>
</Instance>
<Instance>
<InstName>grp_p_hls_fptosi_float_i32_fu_1599</InstName>
<ModuleName>p_hls_fptosi_float_i32</ModuleName>
<IsCompInst>true</IsCompInst>
<ID>1599</ID>
</Instance>
<Instance>
<InstName>grp_p_hls_fptosi_float_i32_fu_1604</InstName>
<ModuleName>p_hls_fptosi_float_i32</ModuleName>
<IsCompInst>true</IsCompInst>
<ID>1604</ID>
</Instance>
<Instance>
<InstName>grp_p_hls_fptosi_float_i32_fu_1609</InstName>
<ModuleName>p_hls_fptosi_float_i32</ModuleName>
<IsCompInst>true</IsCompInst>
<ID>1609</ID>
</Instance>
<Instance>
<InstName>grp_p_hls_fptosi_float_i32_fu_1614</InstName>
<ModuleName>p_hls_fptosi_float_i32</ModuleName>
<IsCompInst>true</IsCompInst>
<ID>1614</ID>
</Instance>
<Instance>
<InstName>grp_p_hls_fptosi_float_i32_fu_1619</InstName>
<ModuleName>p_hls_fptosi_float_i32</ModuleName>
<IsCompInst>true</IsCompInst>
<ID>1619</ID>
</Instance>
<Instance>
<InstName>grp_p_hls_fptosi_float_i32_fu_1624</InstName>
<ModuleName>p_hls_fptosi_float_i32</ModuleName>
<IsCompInst>true</IsCompInst>
<ID>1624</ID>
</Instance>
<Instance>
<InstName>grp_p_hls_fptosi_float_i32_fu_1629</InstName>
<ModuleName>p_hls_fptosi_float_i32</ModuleName>
<IsCompInst>true</IsCompInst>
<ID>1629</ID>
</Instance>
<Instance>
<InstName>grp_p_hls_fptosi_float_i32_fu_1634</InstName>
<ModuleName>p_hls_fptosi_float_i32</ModuleName>
<IsCompInst>true</IsCompInst>
<ID>1634</ID>
</Instance>
<Instance>
<InstName>grp_p_hls_fptosi_float_i32_fu_1639</InstName>
<ModuleName>p_hls_fptosi_float_i32</ModuleName>
<IsCompInst>true</IsCompInst>
<ID>1639</ID>
</Instance>
<Instance>
<InstName>grp_p_hls_fptosi_float_i32_fu_1644</InstName>
<ModuleName>p_hls_fptosi_float_i32</ModuleName>
<IsCompInst>true</IsCompInst>
<ID>1644</ID>
</Instance>
<Instance>
<InstName>grp_p_hls_fptosi_float_i32_fu_1649</InstName>
<ModuleName>p_hls_fptosi_float_i32</ModuleName>
<IsCompInst>true</IsCompInst>
<ID>1649</ID>
</Instance>
<Instance>
<InstName>grp_p_hls_fptosi_float_i32_fu_1654</InstName>
<ModuleName>p_hls_fptosi_float_i32</ModuleName>
<IsCompInst>true</IsCompInst>
<ID>1654</ID>
</Instance>
<Instance>
<InstName>grp_p_hls_fptosi_float_i32_fu_1659</InstName>
<ModuleName>p_hls_fptosi_float_i32</ModuleName>
<IsCompInst>true</IsCompInst>
<ID>1659</ID>
</Instance>
<Instance>
<InstName>grp_p_hls_fptosi_float_i32_fu_1664</InstName>
<ModuleName>p_hls_fptosi_float_i32</ModuleName>
<IsCompInst>true</IsCompInst>
<ID>1664</ID>
</Instance>
<Instance>
<InstName>grp_p_hls_fptosi_float_i32_fu_1669</InstName>
<ModuleName>p_hls_fptosi_float_i32</ModuleName>
<IsCompInst>true</IsCompInst>
<ID>1669</ID>
</Instance>
<Instance>
<InstName>grp_p_hls_fptosi_float_i32_fu_1674</InstName>
<ModuleName>p_hls_fptosi_float_i32</ModuleName>
<IsCompInst>true</IsCompInst>
<ID>1674</ID>
</Instance>
<Instance>
<InstName>grp_p_hls_fptosi_float_i32_fu_1679</InstName>
<ModuleName>p_hls_fptosi_float_i32</ModuleName>
<IsCompInst>true</IsCompInst>
<ID>1679</ID>
</Instance>
<Instance>
<InstName>grp_p_hls_fptosi_float_i32_fu_1684</InstName>
<ModuleName>p_hls_fptosi_float_i32</ModuleName>
<IsCompInst>true</IsCompInst>
<ID>1684</ID>
</Instance>
<Instance>
<InstName>grp_p_hls_fptosi_float_i32_fu_1689</InstName>
<ModuleName>p_hls_fptosi_float_i32</ModuleName>
<IsCompInst>true</IsCompInst>
<ID>1689</ID>
</Instance>
<Instance>
<InstName>grp_p_hls_fptosi_float_i32_fu_1694</InstName>
<ModuleName>p_hls_fptosi_float_i32</ModuleName>
<IsCompInst>true</IsCompInst>
<ID>1694</ID>
</Instance>
<Instance>
<InstName>grp_p_hls_fptosi_float_i32_fu_1699</InstName>
<ModuleName>p_hls_fptosi_float_i32</ModuleName>
<IsCompInst>true</IsCompInst>
<ID>1699</ID>
</Instance>
<Instance>
<InstName>grp_p_hls_fptosi_float_i32_fu_1704</InstName>
<ModuleName>p_hls_fptosi_float_i32</ModuleName>
<IsCompInst>true</IsCompInst>
<ID>1704</ID>
</Instance>
<Instance>
<InstName>grp_p_hls_fptosi_float_i32_fu_1709</InstName>
<ModuleName>p_hls_fptosi_float_i32</ModuleName>
<IsCompInst>true</IsCompInst>
<ID>1709</ID>
</Instance>
<Instance>
<InstName>grp_p_hls_fptosi_float_i32_fu_1714</InstName>
<ModuleName>p_hls_fptosi_float_i32</ModuleName>
<IsCompInst>true</IsCompInst>
<ID>1714</ID>
</Instance>
<Instance>
<InstName>grp_p_hls_fptosi_float_i32_fu_1719</InstName>
<ModuleName>p_hls_fptosi_float_i32</ModuleName>
<IsCompInst>true</IsCompInst>
<ID>1719</ID>
</Instance>
<Instance>
<InstName>grp_p_hls_fptosi_float_i32_fu_1724</InstName>
<ModuleName>p_hls_fptosi_float_i32</ModuleName>
<IsCompInst>true</IsCompInst>
<ID>1724</ID>
</Instance>
<Instance>
<InstName>grp_p_hls_fptosi_float_i32_fu_1729</InstName>
<ModuleName>p_hls_fptosi_float_i32</ModuleName>
<IsCompInst>true</IsCompInst>
<ID>1729</ID>
</Instance>
<Instance>
<InstName>grp_p_hls_fptosi_float_i32_fu_1734</InstName>
<ModuleName>p_hls_fptosi_float_i32</ModuleName>
<IsCompInst>true</IsCompInst>
<ID>1734</ID>
</Instance>
<Instance>
<InstName>grp_p_hls_fptosi_float_i32_fu_1739</InstName>
<ModuleName>p_hls_fptosi_float_i32</ModuleName>
<IsCompInst>true</IsCompInst>
<ID>1739</ID>
</Instance>
<Instance>
<InstName>grp_p_hls_fptosi_float_i32_fu_1744</InstName>
<ModuleName>p_hls_fptosi_float_i32</ModuleName>
<IsCompInst>true</IsCompInst>
<ID>1744</ID>
</Instance>
<Instance>
<InstName>grp_p_hls_fptosi_float_i32_fu_1749</InstName>
<ModuleName>p_hls_fptosi_float_i32</ModuleName>
<IsCompInst>true</IsCompInst>
<ID>1749</ID>
</Instance>
<Instance>
<InstName>grp_p_hls_fptosi_float_i32_fu_1754</InstName>
<ModuleName>p_hls_fptosi_float_i32</ModuleName>
<IsCompInst>true</IsCompInst>
<ID>1754</ID>
</Instance>
<Instance>
<InstName>grp_p_hls_fptosi_float_i32_fu_1759</InstName>
<ModuleName>p_hls_fptosi_float_i32</ModuleName>
<IsCompInst>true</IsCompInst>
<ID>1759</ID>
</Instance>
<Instance>
<InstName>grp_p_hls_fptosi_float_i32_fu_1764</InstName>
<ModuleName>p_hls_fptosi_float_i32</ModuleName>
<IsCompInst>true</IsCompInst>
<ID>1764</ID>
</Instance>
<Instance>
<InstName>grp_p_hls_fptosi_float_i32_fu_1769</InstName>
<ModuleName>p_hls_fptosi_float_i32</ModuleName>
<IsCompInst>true</IsCompInst>
<ID>1769</ID>
</Instance>
<Instance>
<InstName>grp_p_hls_fptosi_float_i32_fu_1774</InstName>
<ModuleName>p_hls_fptosi_float_i32</ModuleName>
<IsCompInst>true</IsCompInst>
<ID>1774</ID>
</Instance>
<Instance>
<InstName>grp_p_hls_fptosi_float_i32_fu_1779</InstName>
<ModuleName>p_hls_fptosi_float_i32</ModuleName>
<IsCompInst>true</IsCompInst>
<ID>1779</ID>
</Instance>
<Instance>
<InstName>grp_p_hls_fptosi_float_i32_fu_1784</InstName>
<ModuleName>p_hls_fptosi_float_i32</ModuleName>
<IsCompInst>true</IsCompInst>
<ID>1784</ID>
</Instance>
<Instance>
<InstName>grp_p_hls_fptosi_float_i32_fu_1789</InstName>
<ModuleName>p_hls_fptosi_float_i32</ModuleName>
<IsCompInst>true</IsCompInst>
<ID>1789</ID>
</Instance>
<Instance>
<InstName>grp_p_hls_fptosi_float_i32_fu_1794</InstName>
<ModuleName>p_hls_fptosi_float_i32</ModuleName>
<IsCompInst>true</IsCompInst>
<ID>1794</ID>
</Instance>
<Instance>
<InstName>grp_p_hls_fptosi_float_i32_fu_1799</InstName>
<ModuleName>p_hls_fptosi_float_i32</ModuleName>
<IsCompInst>true</IsCompInst>
<ID>1799</ID>
</Instance>
<Instance>
<InstName>grp_p_hls_fptosi_float_i32_fu_1804</InstName>
<ModuleName>p_hls_fptosi_float_i32</ModuleName>
<IsCompInst>true</IsCompInst>
<ID>1804</ID>
</Instance>
<Instance>
<InstName>grp_p_hls_fptosi_float_i32_fu_1809</InstName>
<ModuleName>p_hls_fptosi_float_i32</ModuleName>
<IsCompInst>true</IsCompInst>
<ID>1809</ID>
</Instance>
<Instance>
<InstName>grp_p_hls_fptosi_float_i32_fu_1814</InstName>
<ModuleName>p_hls_fptosi_float_i32</ModuleName>
<IsCompInst>true</IsCompInst>
<ID>1814</ID>
</Instance>
</InstancesList>
</Instance>
<Instance>
<InstName>Window2D_U0</InstName>
<ModuleName>Window2D</ModuleName>
<IsCompInst>true</IsCompInst>
<ID>193</ID>
</Instance>
<Instance>
<InstName>ReadFromMem_U0</InstName>
<ModuleName>ReadFromMem</ModuleName>
<IsCompInst>true</IsCompInst>
<ID>202</ID>
</Instance>
<Instance>
<InstName>Filter2DKernel_entry4_U0</InstName>
<ModuleName>Filter2DKernel_entry4</ModuleName>
<IsCompInst>true</IsCompInst>
<ID>209</ID>
</Instance>
<Instance>
<InstName>Filter2DKernel_entry3_U0</InstName>
<ModuleName>Filter2DKernel_entry3</ModuleName>
<IsCompInst>true</IsCompInst>
<ID>221</ID>
</Instance>
</InstancesList>
</TopModule>
</RTLDesignHierarchy>

<ModuleInformation>
<Module>
<Name>Filter2DKernel_entry3</Name>
<PerformanceEstimates>
<SummaryOfTimingAnalysis>
<TargetClockPeriod>3.33</TargetClockPeriod>
<ClockUncertainty>1.00</ClockUncertainty>
<EstimatedClockPeriod>1.166</EstimatedClockPeriod>
</SummaryOfTimingAnalysis>
<SummaryOfOverallLatency>
<Best-caseLatency>0</Best-caseLatency>
<Average-caseLatency>0</Average-caseLatency>
<Worst-caseLatency>0</Worst-caseLatency>
<Best-caseRealTimeLatency>0 ns</Best-caseRealTimeLatency>
<Average-caseRealTimeLatency>0 ns</Average-caseRealTimeLatency>
<Worst-caseRealTimeLatency>0 ns</Worst-caseRealTimeLatency>
<PipelineInitiationInterval>0</PipelineInitiationInterval>
<PipelineType>none</PipelineType>
</SummaryOfOverallLatency>
</PerformanceEstimates>
<AreaEstimates>
<Resources>
<FF>3</FF>
<AVAIL_FF>548160</AVAIL_FF>
<UTIL_FF>~0</UTIL_FF>
<LUT>47</LUT>
<AVAIL_LUT>274080</AVAIL_LUT>
<UTIL_LUT>~0</UTIL_LUT>
<BRAM_18K>0</BRAM_18K>
<AVAIL_BRAM>1824</AVAIL_BRAM>
<UTIL_BRAM>0</UTIL_BRAM>
<DSP>0</DSP>
<AVAIL_DSP>2520</AVAIL_DSP>
<UTIL_DSP>0</UTIL_DSP>
<URAM>0</URAM>
<AVAIL_URAM>0</AVAIL_URAM>
<UTIL_URAM>0</UTIL_URAM>
</Resources>
</AreaEstimates>
<InterfaceSummary>
<RtlPorts>
<name>ap_clk</name>
<Object>Filter2DKernel.entry3</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_rst</name>
<Object>Filter2DKernel.entry3</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_start</name>
<Object>Filter2DKernel.entry3</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>start_full_n</name>
<Object>Filter2DKernel.entry3</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>unknown</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_done</name>
<Object>Filter2DKernel.entry3</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_continue</name>
<Object>Filter2DKernel.entry3</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_idle</name>
<Object>Filter2DKernel.entry3</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_ready</name>
<Object>Filter2DKernel.entry3</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>start_out</name>
<Object>Filter2DKernel.entry3</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>unknown</Attribute>
</RtlPorts>
<RtlPorts>
<name>start_write</name>
<Object>Filter2DKernel.entry3</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>unknown</Attribute>
</RtlPorts>
<RtlPorts>
<name>bias</name>
<Object>bias</Object>
<Type>scalar</Type>
<Scope></Scope>
<IOProtocol>ap_none</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>16</Bits>
<Attribute>data</Attribute>
</RtlPorts>
<RtlPorts>
<name>width</name>
<Object>width</Object>
<Type>scalar</Type>
<Scope></Scope>
<IOProtocol>ap_none</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>16</Bits>
<Attribute>data</Attribute>
</RtlPorts>
<RtlPorts>
<name>height</name>
<Object>height</Object>
<Type>scalar</Type>
<Scope></Scope>
<IOProtocol>ap_none</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>16</Bits>
<Attribute>data</Attribute>
</RtlPorts>
<RtlPorts>
<name>bias_out_din</name>
<Object>bias_out</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>16</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>bias_out_full_n</name>
<Object>bias_out</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>bias_out_write</name>
<Object>bias_out</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>width_out_din</name>
<Object>width_out</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>16</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>width_out_full_n</name>
<Object>width_out</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>width_out_write</name>
<Object>width_out</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>height_out_din</name>
<Object>height_out</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>16</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>height_out_full_n</name>
<Object>height_out</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>height_out_write</name>
<Object>height_out</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
</InterfaceSummary>
</Module>
<Module>
<Name>Filter2DKernel_entry4</Name>
<PerformanceEstimates>
<SummaryOfTimingAnalysis>
<TargetClockPeriod>3.33</TargetClockPeriod>
<ClockUncertainty>1.00</ClockUncertainty>
<EstimatedClockPeriod>2.333</EstimatedClockPeriod>
</SummaryOfTimingAnalysis>
<SummaryOfOverallLatency>
<Best-caseLatency>0</Best-caseLatency>
<Average-caseLatency>0</Average-caseLatency>
<Worst-caseLatency>0</Worst-caseLatency>
<Best-caseRealTimeLatency>0 ns</Best-caseRealTimeLatency>
<Average-caseRealTimeLatency>0 ns</Average-caseRealTimeLatency>
<Worst-caseRealTimeLatency>0 ns</Worst-caseRealTimeLatency>
<PipelineInitiationInterval>0</PipelineInitiationInterval>
<PipelineType>none</PipelineType>
</SummaryOfOverallLatency>
</PerformanceEstimates>
<AreaEstimates>
<Resources>
<FF>3</FF>
<AVAIL_FF>548160</AVAIL_FF>
<UTIL_FF>~0</UTIL_FF>
<LUT>92</LUT>
<AVAIL_LUT>274080</AVAIL_LUT>
<UTIL_LUT>~0</UTIL_LUT>
<BRAM_18K>0</BRAM_18K>
<AVAIL_BRAM>1824</AVAIL_BRAM>
<UTIL_BRAM>0</UTIL_BRAM>
<DSP>0</DSP>
<AVAIL_DSP>2520</AVAIL_DSP>
<UTIL_DSP>0</UTIL_DSP>
<URAM>0</URAM>
<AVAIL_URAM>0</AVAIL_URAM>
<UTIL_URAM>0</UTIL_URAM>
</Resources>
</AreaEstimates>
<InterfaceSummary>
<RtlPorts>
<name>ap_clk</name>
<Object>Filter2DKernel.entry4</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_rst</name>
<Object>Filter2DKernel.entry4</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_start</name>
<Object>Filter2DKernel.entry4</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>start_full_n</name>
<Object>Filter2DKernel.entry4</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>unknown</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_done</name>
<Object>Filter2DKernel.entry4</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_continue</name>
<Object>Filter2DKernel.entry4</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_idle</name>
<Object>Filter2DKernel.entry4</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_ready</name>
<Object>Filter2DKernel.entry4</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>start_out</name>
<Object>Filter2DKernel.entry4</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>unknown</Attribute>
</RtlPorts>
<RtlPorts>
<name>start_write</name>
<Object>Filter2DKernel.entry4</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>unknown</Attribute>
</RtlPorts>
<RtlPorts>
<name>bias_dout</name>
<Object>bias</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>16</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>bias_empty_n</name>
<Object>bias</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>bias_read</name>
<Object>bias</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>width_dout</name>
<Object>width</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>16</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>width_empty_n</name>
<Object>width</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>width_read</name>
<Object>width</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>height_dout</name>
<Object>height</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>16</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>height_empty_n</name>
<Object>height</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>height_read</name>
<Object>height</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>bias_out_din</name>
<Object>bias_out</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>16</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>bias_out_full_n</name>
<Object>bias_out</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>bias_out_write</name>
<Object>bias_out</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>width_out_din</name>
<Object>width_out</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>16</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>width_out_full_n</name>
<Object>width_out</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>width_out_write</name>
<Object>width_out</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>width_out1_din</name>
<Object>width_out1</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>16</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>width_out1_full_n</name>
<Object>width_out1</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>width_out1_write</name>
<Object>width_out1</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>height_out_din</name>
<Object>height_out</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>16</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>height_out_full_n</name>
<Object>height_out</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>height_out_write</name>
<Object>height_out</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>height_out2_din</name>
<Object>height_out2</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>16</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>height_out2_full_n</name>
<Object>height_out2</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>height_out2_write</name>
<Object>height_out2</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
</InterfaceSummary>
</Module>
<Module>
<Name>ReadFromMem</Name>
<PerformanceEstimates>
<SummaryOfTimingAnalysis>
<TargetClockPeriod>3.33</TargetClockPeriod>
<ClockUncertainty>1.00</ClockUncertainty>
<EstimatedClockPeriod>1.237</EstimatedClockPeriod>
</SummaryOfTimingAnalysis>
<SummaryOfOverallLatency>
<Best-caseLatency>131</Best-caseLatency>
<Average-caseLatency>131</Average-caseLatency>
<Worst-caseLatency>131</Worst-caseLatency>
<Best-caseRealTimeLatency>0.437 us</Best-caseRealTimeLatency>
<Average-caseRealTimeLatency>0.437 us</Average-caseRealTimeLatency>
<Worst-caseRealTimeLatency>0.437 us</Worst-caseRealTimeLatency>
<PipelineInitiationInterval>131</PipelineInitiationInterval>
<PipelineType>none</PipelineType>
</SummaryOfOverallLatency>
<SummaryOfLoopLatency>
<read_coefs>
<Name>read_coefs</Name>
<TripCount>128</TripCount>
<Latency>129</Latency>
<AbsoluteTimeLatency>0.430 us</AbsoluteTimeLatency>
<PipelineII>1</PipelineII>
<PipelineDepth>3</PipelineDepth>
</read_coefs>
</SummaryOfLoopLatency>
</PerformanceEstimates>
<AreaEstimates>
<Resources>
<FF>50</FF>
<AVAIL_FF>548160</AVAIL_FF>
<UTIL_FF>~0</UTIL_FF>
<LUT>121</LUT>
<AVAIL_LUT>274080</AVAIL_LUT>
<UTIL_LUT>~0</UTIL_LUT>
<BRAM_18K>0</BRAM_18K>
<AVAIL_BRAM>1824</AVAIL_BRAM>
<UTIL_BRAM>0</UTIL_BRAM>
<DSP>0</DSP>
<AVAIL_DSP>2520</AVAIL_DSP>
<UTIL_DSP>0</UTIL_DSP>
<URAM>0</URAM>
<AVAIL_URAM>0</AVAIL_URAM>
<UTIL_URAM>0</UTIL_URAM>
</Resources>
</AreaEstimates>
<InterfaceSummary>
<RtlPorts>
<name>ap_clk</name>
<Object>ReadFromMem</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_rst</name>
<Object>ReadFromMem</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_start</name>
<Object>ReadFromMem</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>start_full_n</name>
<Object>ReadFromMem</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>unknown</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_done</name>
<Object>ReadFromMem</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_continue</name>
<Object>ReadFromMem</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_idle</name>
<Object>ReadFromMem</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_ready</name>
<Object>ReadFromMem</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>start_out</name>
<Object>ReadFromMem</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>unknown</Attribute>
</RtlPorts>
<RtlPorts>
<name>start_write</name>
<Object>ReadFromMem</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>unknown</Attribute>
</RtlPorts>
<RtlPorts>
<name>coeffs_address0</name>
<Object>coeffs</Object>
<Type>array</Type>
<Scope></Scope>
<IOProtocol>ap_memory</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>7</Bits>
<Attribute>address</Attribute>
</RtlPorts>
<RtlPorts>
<name>coeffs_ce0</name>
<Object>coeffs</Object>
<Type>array</Type>
<Scope></Scope>
<IOProtocol>ap_memory</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>coeffs_q0</name>
<Object>coeffs</Object>
<Type>array</Type>
<Scope></Scope>
<IOProtocol>ap_memory</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>32</Bits>
<Attribute>data</Attribute>
</RtlPorts>
<RtlPorts>
<name>coeff_stream5_din</name>
<Object>coeff_stream5</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>32</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>coeff_stream5_full_n</name>
<Object>coeff_stream5</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>coeff_stream5_write</name>
<Object>coeff_stream5</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
</InterfaceSummary>
</Module>
<Module>
<Name>Window2D</Name>
<PerformanceEstimates>
<SummaryOfTimingAnalysis>
<TargetClockPeriod>3.33</TargetClockPeriod>
<ClockUncertainty>1.00</ClockUncertainty>
<EstimatedClockPeriod>1.726</EstimatedClockPeriod>
</SummaryOfTimingAnalysis>
<SummaryOfOverallLatency>
<Best-caseLatency>6</Best-caseLatency>
<Average-caseLatency>1041608</Average-caseLatency>
<Worst-caseLatency>2083211</Worst-caseLatency>
<Best-caseRealTimeLatency>19.998 ns</Best-caseRealTimeLatency>
<Average-caseRealTimeLatency>3.472 ms</Average-caseRealTimeLatency>
<Worst-caseRealTimeLatency>6.943 ms</Worst-caseRealTimeLatency>
<PipelineInitiationInterval>6 ~ 2083211</PipelineInitiationInterval>
<PipelineType>none</PipelineType>
</SummaryOfOverallLatency>
<SummaryOfLoopLatency>
<update_window>
<Name>update_window</Name>
<TripCount>
<range>
<min>0</min>
<max>2083205</max>
</range>
</TripCount>
<Latency>1 ~ 2083206</Latency>
<AbsoluteTimeLatency>3.333 ns ~ 6.943 ms</AbsoluteTimeLatency>
<PipelineII>1</PipelineII>
<PipelineDepth>3</PipelineDepth>
</update_window>
</SummaryOfLoopLatency>
</PerformanceEstimates>
<AreaEstimates>
<Resources>
<BRAM_18K>40</BRAM_18K>
<AVAIL_BRAM>1824</AVAIL_BRAM>
<UTIL_BRAM>2</UTIL_BRAM>
<DSP>1</DSP>
<AVAIL_DSP>2520</AVAIL_DSP>
<UTIL_DSP>~0</UTIL_DSP>
<FF>7877</FF>
<AVAIL_FF>548160</AVAIL_FF>
<UTIL_FF>1</UTIL_FF>
<LUT>462</LUT>
<AVAIL_LUT>274080</AVAIL_LUT>
<UTIL_LUT>~0</UTIL_LUT>
<URAM>0</URAM>
<AVAIL_URAM>0</AVAIL_URAM>
<UTIL_URAM>0</UTIL_URAM>
</Resources>
</AreaEstimates>
<InterfaceSummary>
<RtlPorts>
<name>ap_clk</name>
<Object>Window2D</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_rst</name>
<Object>Window2D</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_start</name>
<Object>Window2D</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_done</name>
<Object>Window2D</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_continue</name>
<Object>Window2D</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_idle</name>
<Object>Window2D</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_ready</name>
<Object>Window2D</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>input_stream_V_TDATA</name>
<Object>input_stream_V</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>axis</IOProtocol>
<IOConfig>register, both mode</IOConfig>
<Dir>in</Dir>
<Bits>32</Bits>
<Attribute>data</Attribute>
</RtlPorts>
<RtlPorts>
<name>input_stream_V_TVALID</name>
<Object>input_stream_V</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>axis</IOProtocol>
<IOConfig>register, both mode</IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>input_stream_V_TREADY</name>
<Object>input_stream_V</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>axis</IOProtocol>
<IOConfig>register, both mode</IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>window_stream_din</name>
<Object>window_stream</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>3872</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>window_stream_full_n</name>
<Object>window_stream</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>window_stream_write</name>
<Object>window_stream</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>width_dout</name>
<Object>width</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>16</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>width_empty_n</name>
<Object>width</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>width_read</name>
<Object>width</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>height_dout</name>
<Object>height</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>16</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>height_empty_n</name>
<Object>height</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>height_read</name>
<Object>height</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
</InterfaceSummary>
</Module>
<Module>
<Name>p_hls_fptosi_float_i32</Name>
<PerformanceEstimates>
<SummaryOfTimingAnalysis>
<TargetClockPeriod>3.33</TargetClockPeriod>
<ClockUncertainty>1.00</ClockUncertainty>
<EstimatedClockPeriod>1.465</EstimatedClockPeriod>
</SummaryOfTimingAnalysis>
<SummaryOfOverallLatency>
<Best-caseLatency>2</Best-caseLatency>
<Average-caseLatency>2</Average-caseLatency>
<Worst-caseLatency>2</Worst-caseLatency>
<Best-caseRealTimeLatency>6.666 ns</Best-caseRealTimeLatency>
<Average-caseRealTimeLatency>6.666 ns</Average-caseRealTimeLatency>
<Worst-caseRealTimeLatency>6.666 ns</Worst-caseRealTimeLatency>
<PipelineInitiationInterval>1</PipelineInitiationInterval>
<PipelineDepth>3</PipelineDepth>
<PipelineType>yes</PipelineType>
</SummaryOfOverallLatency>
</PerformanceEstimates>
<AreaEstimates>
<Resources>
<FF>132</FF>
<AVAIL_FF>548160</AVAIL_FF>
<UTIL_FF>~0</UTIL_FF>
<LUT>632</LUT>
<AVAIL_LUT>274080</AVAIL_LUT>
<UTIL_LUT>~0</UTIL_LUT>
<BRAM_18K>0</BRAM_18K>
<AVAIL_BRAM>1824</AVAIL_BRAM>
<UTIL_BRAM>0</UTIL_BRAM>
<DSP>0</DSP>
<AVAIL_DSP>2520</AVAIL_DSP>
<UTIL_DSP>0</UTIL_DSP>
<URAM>0</URAM>
<AVAIL_URAM>0</AVAIL_URAM>
<UTIL_URAM>0</UTIL_URAM>
</Resources>
</AreaEstimates>
<InterfaceSummary>
<RtlPorts>
<name>ap_clk</name>
<Object>__hls_fptosi_float_i32</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_rst</name>
<Object>__hls_fptosi_float_i32</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_return</name>
<Object>__hls_fptosi_float_i32</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>32</Bits>
<Attribute>data</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_ce</name>
<Object>__hls_fptosi_float_i32</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>x</name>
<Object>x</Object>
<Type>scalar</Type>
<Scope></Scope>
<IOProtocol>ap_none</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>32</Bits>
<Attribute>data</Attribute>
</RtlPorts>
</InterfaceSummary>
</Module>
<Module>
<Name>Filter2D</Name>
<PerformanceEstimates>
<SummaryOfTimingAnalysis>
<TargetClockPeriod>3.33</TargetClockPeriod>
<ClockUncertainty>1.00</ClockUncertainty>
<EstimatedClockPeriod>3.239</EstimatedClockPeriod>
</SummaryOfTimingAnalysis>
<SummaryOfOverallLatency>
<Best-caseLatency>135</Best-caseLatency>
<Average-caseLatency>undef</Average-caseLatency>
<Worst-caseLatency>2073751</Worst-caseLatency>
<Best-caseRealTimeLatency>0.450 us</Best-caseRealTimeLatency>
<Average-caseRealTimeLatency>undef</Average-caseRealTimeLatency>
<Worst-caseRealTimeLatency>6.912 ms</Worst-caseRealTimeLatency>
<PipelineInitiationInterval>135 ~ 2073751</PipelineInitiationInterval>
<PipelineType>none</PipelineType>
</SummaryOfOverallLatency>
<SummaryOfLoopLatency>
<load_coefs_VITIS_LOOP_156_1>
<Name>load_coefs_VITIS_LOOP_156_1</Name>
<TripCount>121</TripCount>
<Latency>121</Latency>
<AbsoluteTimeLatency>0.403 us</AbsoluteTimeLatency>
<PipelineII>1</PipelineII>
<PipelineDepth>2</PipelineDepth>
</load_coefs_VITIS_LOOP_156_1>
<apply_filter_VITIS_LOOP_165_2>
<Name>apply_filter_VITIS_LOOP_165_2</Name>
<TripCount>
<range>
<min>0</min>
<max>2073600</max>
</range>
</TripCount>
<Latency>7 ~ 2073623</Latency>
<AbsoluteTimeLatency>23.331 ns ~ 6.911 ms</AbsoluteTimeLatency>
<PipelineII>1</PipelineII>
<PipelineDepth>25</PipelineDepth>
</apply_filter_VITIS_LOOP_165_2>
</SummaryOfLoopLatency>
</PerformanceEstimates>
<AreaEstimates>
<Resources>
<DSP>364</DSP>
<AVAIL_DSP>2520</AVAIL_DSP>
<UTIL_DSP>14</UTIL_DSP>
<FF>61195</FF>
<AVAIL_FF>548160</AVAIL_FF>
<UTIL_FF>11</UTIL_FF>
<LUT>103787</LUT>
<AVAIL_LUT>274080</AVAIL_LUT>
<UTIL_LUT>37</UTIL_LUT>
<BRAM_18K>0</BRAM_18K>
<AVAIL_BRAM>1824</AVAIL_BRAM>
<UTIL_BRAM>0</UTIL_BRAM>
<URAM>0</URAM>
<AVAIL_URAM>0</AVAIL_URAM>
<UTIL_URAM>0</UTIL_URAM>
</Resources>
</AreaEstimates>
<InterfaceSummary>
<RtlPorts>
<name>ap_clk</name>
<Object>Filter2D</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_rst</name>
<Object>Filter2D</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_start</name>
<Object>Filter2D</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_done</name>
<Object>Filter2D</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_continue</name>
<Object>Filter2D</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_idle</name>
<Object>Filter2D</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_ready</name>
<Object>Filter2D</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>coeff_stream5_dout</name>
<Object>coeff_stream5</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>32</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>coeff_stream5_empty_n</name>
<Object>coeff_stream5</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>coeff_stream5_read</name>
<Object>coeff_stream5</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>window_stream_dout</name>
<Object>window_stream</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>3872</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>window_stream_empty_n</name>
<Object>window_stream</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>window_stream_read</name>
<Object>window_stream</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>width_dout</name>
<Object>width</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>16</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>width_empty_n</name>
<Object>width</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>width_read</name>
<Object>width</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>height_dout</name>
<Object>height</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>16</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>height_empty_n</name>
<Object>height</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>height_read</name>
<Object>height</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>bias_dout</name>
<Object>bias</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>16</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>bias_empty_n</name>
<Object>bias</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>bias_read</name>
<Object>bias</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>output_stream_TDATA</name>
<Object>pixel_stream_V_data_V</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>axis</IOProtocol>
<IOConfig>register, both mode</IOConfig>
<Dir>out</Dir>
<Bits>32</Bits>
<Attribute>data</Attribute>
</RtlPorts>
<RtlPorts>
<name>output_stream_TVALID</name>
<Object>pixel_stream_V_last_V</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>axis</IOProtocol>
<IOConfig>register, both mode</IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>output_stream_TREADY</name>
<Object>pixel_stream_V_last_V</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>axis</IOProtocol>
<IOConfig>register, both mode</IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>output_stream_TLAST</name>
<Object>pixel_stream_V_last_V</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>axis</IOProtocol>
<IOConfig>register, both mode</IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>data</Attribute>
</RtlPorts>
<RtlPorts>
<name>output_stream_TKEEP</name>
<Object>pixel_stream_V_keep_V</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>axis</IOProtocol>
<IOConfig>register, both mode</IOConfig>
<Dir>out</Dir>
<Bits>4</Bits>
<Attribute>data</Attribute>
</RtlPorts>
<RtlPorts>
<name>output_stream_TSTRB</name>
<Object>pixel_stream_V_strb_V</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>axis</IOProtocol>
<IOConfig>register, both mode</IOConfig>
<Dir>out</Dir>
<Bits>4</Bits>
<Attribute>data</Attribute>
</RtlPorts>
</InterfaceSummary>
</Module>
<Module>
<Name>Filter2DKernel</Name>
<PerformanceEstimates>
<SummaryOfTimingAnalysis>
<TargetClockPeriod>3.33</TargetClockPeriod>
<ClockUncertainty>1.00</ClockUncertainty>
<EstimatedClockPeriod>3.239</EstimatedClockPeriod>
</SummaryOfTimingAnalysis>
<SummaryOfOverallLatency>
<Best-caseLatency>144</Best-caseLatency>
<Average-caseLatency>undef</Average-caseLatency>
<Worst-caseLatency>2083213</Worst-caseLatency>
<Best-caseRealTimeLatency>0.480 us</Best-caseRealTimeLatency>
<Average-caseRealTimeLatency>undef</Average-caseRealTimeLatency>
<Worst-caseRealTimeLatency>6.943 ms</Worst-caseRealTimeLatency>
<DataflowPipelineThroughput>
<range>
<min>136</min>
<max>2083212</max>
</range>
</DataflowPipelineThroughput>
<PipelineInitiationInterval>136 ~ 2083212</PipelineInitiationInterval>
<PipelineType>dataflow</PipelineType>
</SummaryOfOverallLatency>
</PerformanceEstimates>
<AreaEstimates>
<Resources>
<BRAM_18K>258</BRAM_18K>
<AVAIL_BRAM>1824</AVAIL_BRAM>
<UTIL_BRAM>14</UTIL_BRAM>
<DSP>365</DSP>
<AVAIL_DSP>2520</AVAIL_DSP>
<UTIL_DSP>14</UTIL_DSP>
<FF>70410</FF>
<AVAIL_FF>548160</AVAIL_FF>
<UTIL_FF>12</UTIL_FF>
<LUT>105485</LUT>
<AVAIL_LUT>274080</AVAIL_LUT>
<UTIL_LUT>38</UTIL_LUT>
<URAM>0</URAM>
<AVAIL_URAM>0</AVAIL_URAM>
<UTIL_URAM>0</UTIL_URAM>
</Resources>
</AreaEstimates>
<InterfaceSummary>
<RtlPorts>
<name>s_axi_config_AWVALID</name>
<Object>config</Object>
<Type>array</Type>
<Scope></Scope>
<IOProtocol>s_axi</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>unknown</Attribute>
<CType>int</CType>
<HasCtrl>1</HasCtrl>
</RtlPorts>
<RtlPorts>
<name>s_axi_config_AWREADY</name>
<Object>config</Object>
<Type>array</Type>
<Scope></Scope>
<IOProtocol>s_axi</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>unknown</Attribute>
<CType>int</CType>
<HasCtrl>1</HasCtrl>
</RtlPorts>
<RtlPorts>
<name>s_axi_config_AWADDR</name>
<Object>config</Object>
<Type>array</Type>
<Scope></Scope>
<IOProtocol>s_axi</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>10</Bits>
<Attribute>unknown</Attribute>
<CType>int</CType>
<HasCtrl>1</HasCtrl>
</RtlPorts>
<RtlPorts>
<name>s_axi_config_WVALID</name>
<Object>config</Object>
<Type>array</Type>
<Scope></Scope>
<IOProtocol>s_axi</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>unknown</Attribute>
<CType>int</CType>
<HasCtrl>1</HasCtrl>
</RtlPorts>
<RtlPorts>
<name>s_axi_config_WREADY</name>
<Object>config</Object>
<Type>array</Type>
<Scope></Scope>
<IOProtocol>s_axi</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>unknown</Attribute>
<CType>int</CType>
<HasCtrl>1</HasCtrl>
</RtlPorts>
<RtlPorts>
<name>s_axi_config_WDATA</name>
<Object>config</Object>
<Type>array</Type>
<Scope></Scope>
<IOProtocol>s_axi</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>32</Bits>
<Attribute>unknown</Attribute>
<CType>int</CType>
<HasCtrl>1</HasCtrl>
</RtlPorts>
<RtlPorts>
<name>s_axi_config_WSTRB</name>
<Object>config</Object>
<Type>array</Type>
<Scope></Scope>
<IOProtocol>s_axi</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>4</Bits>
<Attribute>unknown</Attribute>
<CType>int</CType>
<HasCtrl>1</HasCtrl>
</RtlPorts>
<RtlPorts>
<name>s_axi_config_ARVALID</name>
<Object>config</Object>
<Type>array</Type>
<Scope></Scope>
<IOProtocol>s_axi</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>unknown</Attribute>
<CType>int</CType>
<HasCtrl>1</HasCtrl>
</RtlPorts>
<RtlPorts>
<name>s_axi_config_ARREADY</name>
<Object>config</Object>
<Type>array</Type>
<Scope></Scope>
<IOProtocol>s_axi</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>unknown</Attribute>
<CType>int</CType>
<HasCtrl>1</HasCtrl>
</RtlPorts>
<RtlPorts>
<name>s_axi_config_ARADDR</name>
<Object>config</Object>
<Type>array</Type>
<Scope></Scope>
<IOProtocol>s_axi</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>10</Bits>
<Attribute>unknown</Attribute>
<CType>int</CType>
<HasCtrl>1</HasCtrl>
</RtlPorts>
<RtlPorts>
<name>s_axi_config_RVALID</name>
<Object>config</Object>
<Type>array</Type>
<Scope></Scope>
<IOProtocol>s_axi</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>unknown</Attribute>
<CType>int</CType>
<HasCtrl>1</HasCtrl>
</RtlPorts>
<RtlPorts>
<name>s_axi_config_RREADY</name>
<Object>config</Object>
<Type>array</Type>
<Scope></Scope>
<IOProtocol>s_axi</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>unknown</Attribute>
<CType>int</CType>
<HasCtrl>1</HasCtrl>
</RtlPorts>
<RtlPorts>
<name>s_axi_config_RDATA</name>
<Object>config</Object>
<Type>array</Type>
<Scope></Scope>
<IOProtocol>s_axi</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>32</Bits>
<Attribute>unknown</Attribute>
<CType>int</CType>
<HasCtrl>1</HasCtrl>
</RtlPorts>
<RtlPorts>
<name>s_axi_config_RRESP</name>
<Object>config</Object>
<Type>array</Type>
<Scope></Scope>
<IOProtocol>s_axi</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>2</Bits>
<Attribute>unknown</Attribute>
<CType>int</CType>
<HasCtrl>1</HasCtrl>
</RtlPorts>
<RtlPorts>
<name>s_axi_config_BVALID</name>
<Object>config</Object>
<Type>array</Type>
<Scope></Scope>
<IOProtocol>s_axi</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>unknown</Attribute>
<CType>int</CType>
<HasCtrl>1</HasCtrl>
</RtlPorts>
<RtlPorts>
<name>s_axi_config_BREADY</name>
<Object>config</Object>
<Type>array</Type>
<Scope></Scope>
<IOProtocol>s_axi</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>unknown</Attribute>
<CType>int</CType>
<HasCtrl>1</HasCtrl>
</RtlPorts>
<RtlPorts>
<name>s_axi_config_BRESP</name>
<Object>config</Object>
<Type>array</Type>
<Scope></Scope>
<IOProtocol>s_axi</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>2</Bits>
<Attribute>unknown</Attribute>
<CType>int</CType>
<HasCtrl>1</HasCtrl>
</RtlPorts>
<RtlPorts>
<name>ap_clk</name>
<Object>Filter2DKernel</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_rst_n</name>
<Object>Filter2DKernel</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>interrupt</name>
<Object>Filter2DKernel</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>unknown</Attribute>
</RtlPorts>
<RtlPorts>
<name>input_stream_V_TDATA</name>
<Object>input_stream_V</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>axis</IOProtocol>
<IOConfig>register, both mode</IOConfig>
<Dir>in</Dir>
<Bits>32</Bits>
<Attribute>data</Attribute>
<CType>int</CType>
</RtlPorts>
<RtlPorts>
<name>input_stream_V_TVALID</name>
<Object>input_stream_V</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>axis</IOProtocol>
<IOConfig>register, both mode</IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
<CType>int</CType>
</RtlPorts>
<RtlPorts>
<name>input_stream_V_TREADY</name>
<Object>input_stream_V</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>axis</IOProtocol>
<IOConfig>register, both mode</IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
<CType>int</CType>
</RtlPorts>
<RtlPorts>
<name>output_stream_TDATA</name>
<Object>output_stream_V_data_V</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>axis</IOProtocol>
<IOConfig>register, both mode</IOConfig>
<Dir>out</Dir>
<Bits>32</Bits>
<Attribute>data</Attribute>
<CType>int</CType>
</RtlPorts>
<RtlPorts>
<name>output_stream_TKEEP</name>
<Object>output_stream_V_keep_V</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>axis</IOProtocol>
<IOConfig>register, both mode</IOConfig>
<Dir>out</Dir>
<Bits>4</Bits>
<Attribute>data</Attribute>
<CType>int</CType>
</RtlPorts>
<RtlPorts>
<name>output_stream_TSTRB</name>
<Object>output_stream_V_strb_V</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>axis</IOProtocol>
<IOConfig>register, both mode</IOConfig>
<Dir>out</Dir>
<Bits>4</Bits>
<Attribute>data</Attribute>
<CType>int</CType>
</RtlPorts>
<RtlPorts>
<name>output_stream_TLAST</name>
<Object>output_stream_V_last_V</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>axis</IOProtocol>
<IOConfig>register, both mode</IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>data</Attribute>
<CType>int</CType>
</RtlPorts>
<RtlPorts>
<name>output_stream_TVALID</name>
<Object>output_stream_V_last_V</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>axis</IOProtocol>
<IOConfig>register, both mode</IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
<CType>int</CType>
</RtlPorts>
<RtlPorts>
<name>output_stream_TREADY</name>
<Object>output_stream_V_last_V</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>axis</IOProtocol>
<IOConfig>register, both mode</IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
<CType>int</CType>
</RtlPorts>
</InterfaceSummary>
</Module>
</ModuleInformation>

<FIFOInformation>
<FIFOInst>
<Name>coeff_stream_U</Name>
<ParentInst></ParentInst>
<StaticDepth>2</StaticDepth>
<RuntimeDepth>mOutPtr</RuntimeDepth>
<InterfaceList>
<Interface>clk</Interface>
<Interface>reset</Interface>
<Interface>if_write</Interface>
<Interface>if_din</Interface>
<Interface>if_full_n</Interface>
<Interface>if_read</Interface>
<Interface>if_empty_n</Interface>
</InterfaceList>
</FIFOInst>
<FIFOInst>
<Name>window_stream_U</Name>
<ParentInst></ParentInst>
<StaticDepth>3</StaticDepth>
<RuntimeDepth>mOutPtr</RuntimeDepth>
<InterfaceList>
<Interface>clk</Interface>
<Interface>reset</Interface>
<Interface>if_write</Interface>
<Interface>if_din</Interface>
<Interface>if_full_n</Interface>
<Interface>if_read</Interface>
<Interface>if_empty_n</Interface>
</InterfaceList>
</FIFOInst>
</FIFOInformation>

</profile>
