
---------- Begin Simulation Statistics ----------
host_inst_rate                                 172033                       # Simulator instruction rate (inst/s)
host_mem_usage                                 406208                       # Number of bytes of host memory used
host_seconds                                   116.26                       # Real time elapsed on the host
host_tick_rate                              414979997                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                    20000008                       # Number of instructions simulated
sim_seconds                                  0.048245                       # Number of seconds simulated
sim_ticks                                 48244510500                       # Number of ticks simulated
system.cpu.dcache.ReadReq_accesses            7233456                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_avg_miss_latency 43085.641928                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency 34822.532894                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_hits                6185488                       # number of ReadReq hits
system.cpu.dcache.ReadReq_miss_latency    45152374000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_rate          0.144878                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_misses              1047968                       # number of ReadReq misses
system.cpu.dcache.ReadReq_mshr_hits            454164                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_miss_latency  20677724500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate     0.082091                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_misses          593803                       # number of ReadReq MSHR misses
system.cpu.dcache.WriteReq_accesses           1244859                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_avg_miss_latency 76611.516252                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency 75164.626882                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_hits                840235                       # number of WriteReq hits
system.cpu.dcache.WriteReq_miss_latency   30998858152                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_rate         0.325036                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_misses              404624                       # number of WriteReq misses
system.cpu.dcache.WriteReq_mshr_hits           156220                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_miss_latency  18671193976                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate     0.199544                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_misses         248404                       # number of WriteReq MSHR misses
system.cpu.dcache.avg_blocked_cycles::no_mshrs     no_value                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets 52648.839746                       # average number of cycles each access was blocked
system.cpu.dcache.avg_refs                  12.639852                       # Average number of references to valid blocks.
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets           81920                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets   4312992952                       # number of cycles access was blocked
system.cpu.dcache.cache_copies                      0                       # number of cache copies performed
system.cpu.dcache.demand_accesses             8478315                       # number of demand (read+write) accesses
system.cpu.dcache.demand_avg_miss_latency 52424.378044                       # average overall miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency 46721.196186                       # average overall mshr miss latency
system.cpu.dcache.demand_hits                 7025723                       # number of demand (read+write) hits
system.cpu.dcache.demand_miss_latency     76151232152                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_rate           0.171330                       # miss rate for demand accesses
system.cpu.dcache.demand_misses               1452592                       # number of demand (read+write) misses
system.cpu.dcache.demand_mshr_hits             610384                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_miss_latency  39348918476                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate      0.099337                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_misses           842207                       # number of demand (read+write) MSHR misses
system.cpu.dcache.fast_writes                       0                       # number of fast writes performed
system.cpu.dcache.mshr_cap_events                   0                       # number of times MSHR cap was activated
system.cpu.dcache.no_allocate_misses                0                       # Number of misses that were no-allocate
system.cpu.dcache.occ_%::0                   0.997047                       # Average percentage of cache occupancy
system.cpu.dcache.occ_blocks::0           1020.976480                       # Average occupied blocks per context
system.cpu.dcache.overall_accesses            8478315                       # number of overall (read+write) accesses
system.cpu.dcache.overall_avg_miss_latency 52424.378044                       # average overall miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency 46721.196186                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency     no_value                       # average overall mshr uncacheable latency
system.cpu.dcache.overall_hits                7025723                       # number of overall hits
system.cpu.dcache.overall_miss_latency    76151232152                       # number of overall miss cycles
system.cpu.dcache.overall_miss_rate          0.171330                       # miss rate for overall accesses
system.cpu.dcache.overall_misses              1452592                       # number of overall misses
system.cpu.dcache.overall_mshr_hits            610384                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_miss_latency  39348918476                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_rate     0.099337                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_misses          842207                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_uncacheable_latency            0                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.overall_mshr_uncacheable_misses            0                       # number of overall MSHR uncacheable misses
system.cpu.dcache.prefetch_accuracy          no_value                       # ratio of good prefetches to total prefetches
system.cpu.dcache.prefetch_hits                     0                       # number of prefetched blocks that were accessed
system.cpu.dcache.replacements                 592791                       # number of replacements
system.cpu.dcache.sampled_refs                 593815                       # Sample count of references to valid blocks.
system.cpu.dcache.soft_prefetch_mshr_full            0                       # number of mshr full events for SW prefetching instrutions
system.cpu.dcache.tagsinuse               1020.976480                       # Cycle average of tags in use
system.cpu.dcache.total_refs                  7505734                       # Total number of references to valid blocks.
system.cpu.dcache.warmup_cycle           501362668000                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.writebacks                   248402                       # number of writebacks
system.cpu.dtb.data_accesses                        1                       # DTB accesses
system.cpu.dtb.data_acv                             0                       # DTB access violations
system.cpu.dtb.data_hits                            1                       # DTB hits
system.cpu.dtb.data_misses                          0                       # DTB misses
system.cpu.dtb.fetch_accesses                       0                       # ITB accesses
system.cpu.dtb.fetch_acv                            0                       # ITB acv
system.cpu.dtb.fetch_hits                           0                       # ITB hits
system.cpu.dtb.fetch_misses                         0                       # ITB misses
system.cpu.dtb.read_accesses                        1                       # DTB read accesses
system.cpu.dtb.read_acv                             0                       # DTB read access violations
system.cpu.dtb.read_hits                            1                       # DTB read hits
system.cpu.dtb.read_misses                          0                       # DTB read misses
system.cpu.dtb.write_accesses                       0                       # DTB write accesses
system.cpu.dtb.write_acv                            0                       # DTB write access violations
system.cpu.dtb.write_hits                           0                       # DTB write hits
system.cpu.dtb.write_misses                         0                       # DTB write misses
system.cpu.icache.ReadReq_accesses           13038308                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_avg_miss_latency 67040.238450                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency 65227.707006                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_hits               13037637                       # number of ReadReq hits
system.cpu.icache.ReadReq_miss_latency       44984000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_rate          0.000051                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_misses                  671                       # number of ReadReq misses
system.cpu.icache.ReadReq_mshr_hits                41                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_miss_latency     40963000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate     0.000048                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_misses             628                       # number of ReadReq MSHR misses
system.cpu.icache.avg_blocked_cycles::no_mshrs     no_value                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets        42800                       # average number of cycles each access was blocked
system.cpu.icache.avg_refs               20694.661905                       # Average number of references to valid blocks.
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               5                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets       214000                       # number of cycles access was blocked
system.cpu.icache.cache_copies                      0                       # number of cache copies performed
system.cpu.icache.demand_accesses            13038308                       # number of demand (read+write) accesses
system.cpu.icache.demand_avg_miss_latency 67040.238450                       # average overall miss latency
system.cpu.icache.demand_avg_mshr_miss_latency 65227.707006                       # average overall mshr miss latency
system.cpu.icache.demand_hits                13037637                       # number of demand (read+write) hits
system.cpu.icache.demand_miss_latency        44984000                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_rate           0.000051                       # miss rate for demand accesses
system.cpu.icache.demand_misses                   671                       # number of demand (read+write) misses
system.cpu.icache.demand_mshr_hits                 41                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_miss_latency     40963000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate      0.000048                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_misses              628                       # number of demand (read+write) MSHR misses
system.cpu.icache.fast_writes                       0                       # number of fast writes performed
system.cpu.icache.mshr_cap_events                   0                       # number of times MSHR cap was activated
system.cpu.icache.no_allocate_misses                0                       # Number of misses that were no-allocate
system.cpu.icache.occ_%::0                   0.714819                       # Average percentage of cache occupancy
system.cpu.icache.occ_blocks::0            365.987237                       # Average occupied blocks per context
system.cpu.icache.overall_accesses           13038308                       # number of overall (read+write) accesses
system.cpu.icache.overall_avg_miss_latency 67040.238450                       # average overall miss latency
system.cpu.icache.overall_avg_mshr_miss_latency 65227.707006                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_uncacheable_latency     no_value                       # average overall mshr uncacheable latency
system.cpu.icache.overall_hits               13037637                       # number of overall hits
system.cpu.icache.overall_miss_latency       44984000                       # number of overall miss cycles
system.cpu.icache.overall_miss_rate          0.000051                       # miss rate for overall accesses
system.cpu.icache.overall_misses                  671                       # number of overall misses
system.cpu.icache.overall_mshr_hits                41                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_miss_latency     40963000                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_rate     0.000048                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_misses             628                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_uncacheable_latency            0                       # number of overall MSHR uncacheable cycles
system.cpu.icache.overall_mshr_uncacheable_misses            0                       # number of overall MSHR uncacheable misses
system.cpu.icache.prefetch_accuracy          no_value                       # ratio of good prefetches to total prefetches
system.cpu.icache.prefetch_hits                     0                       # number of prefetched blocks that were accessed
system.cpu.icache.replacements                    118                       # number of replacements
system.cpu.icache.sampled_refs                    630                       # Sample count of references to valid blocks.
system.cpu.icache.soft_prefetch_mshr_full            0                       # number of mshr full events for SW prefetching instrutions
system.cpu.icache.tagsinuse                365.987237                       # Cycle average of tags in use
system.cpu.icache.total_refs                 13037637                       # Total number of references to valid blocks.
system.cpu.icache.warmup_cycle           546553910000                       # Cycle when the warmup percentage was hit.
system.cpu.icache.writebacks                        0                       # number of writebacks
system.cpu.idle_fraction                            0                       # Percentage of idle cycles
system.cpu.itb.data_accesses                        0                       # DTB accesses
system.cpu.itb.data_acv                             0                       # DTB access violations
system.cpu.itb.data_hits                            0                       # DTB hits
system.cpu.itb.data_misses                          0                       # DTB misses
system.cpu.itb.fetch_accesses                       2                       # ITB accesses
system.cpu.itb.fetch_acv                            0                       # ITB acv
system.cpu.itb.fetch_hits                           2                       # ITB hits
system.cpu.itb.fetch_misses                         0                       # ITB misses
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.read_acv                             0                       # DTB read access violations
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.write_acv                            0                       # DTB write access violations
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.not_idle_fraction                        1                       # Percentage of non-idle cycles
system.cpu.numCycles                                2                       # number of cpu cycles simulated
system.cpu.num_insts                                2                       # Number of instructions executed
system.cpu.num_refs                                 1                       # Number of memory references
system.cpu.workload.PROG:num_syscalls               0                       # Number of system calls
system.l2.HardPFReq_avg_mshr_miss_latency 71846.154321                       # average HardPFReq mshr miss latency
system.l2.HardPFReq_mshr_miss_latency     33216560681                       # number of HardPFReq MSHR miss cycles
system.l2.HardPFReq_mshr_miss_rate                inf                       # mshr miss rate for HardPFReq accesses
system.l2.HardPFReq_mshr_misses                462329                       # number of HardPFReq MSHR misses
system.l2.ReadExReq_accesses                       11                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_avg_miss_latency     70045.454545                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_mshr_miss_latency 54681.818182                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_miss_latency               770500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_rate                       1                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_misses                         11                       # number of ReadExReq misses
system.l2.ReadExReq_mshr_miss_latency          601500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate                  1                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_misses                    11                       # number of ReadExReq MSHR misses
system.l2.ReadReq_accesses                     594434                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_avg_miss_latency       89147.920059                       # average ReadReq miss latency
system.l2.ReadReq_avg_mshr_miss_latency  75449.285979                       # average ReadReq mshr miss latency
system.l2.ReadReq_hits                         416953                       # number of ReadReq hits
system.l2.ReadReq_miss_latency            15822062000                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_rate                  0.298571                       # miss rate for ReadReq accesses
system.l2.ReadReq_misses                       177481                       # number of ReadReq misses
system.l2.ReadReq_mshr_hits                     12987                       # number of ReadReq MSHR hits
system.l2.ReadReq_mshr_miss_latency       12410728500                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_rate             0.276719                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_misses                  164491                       # number of ReadReq MSHR misses
system.l2.UpgradeReq_accesses                  248393                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_avg_miss_latency    74129.421856                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency 58594.141123                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_miss_latency         18413229483                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_rate                      1                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_misses                    248393                       # number of UpgradeReq misses
system.l2.UpgradeReq_mshr_miss_latency    14554374496                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_rate                 1                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_misses               248393                       # number of UpgradeReq MSHR misses
system.l2.Writeback_accesses                   248402                       # number of Writeback accesses(hits+misses)
system.l2.Writeback_hits                       248402                       # number of Writeback hits
system.l2.avg_blocked_cycles::no_mshrs       no_value                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets     no_value                       # average number of cycles each access was blocked
system.l2.avg_refs                           1.061640                       # Average number of references to valid blocks.
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.cache_copies                              0                       # number of cache copies performed
system.l2.demand_accesses                      594445                       # number of demand (read+write) accesses
system.l2.demand_avg_miss_latency        89146.736191                       # average overall miss latency
system.l2.demand_avg_mshr_miss_latency   75447.897290                       # average overall mshr miss latency
system.l2.demand_hits                          416953                       # number of demand (read+write) hits
system.l2.demand_miss_latency             15822832500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_rate                   0.298584                       # miss rate for demand accesses
system.l2.demand_misses                        177492                       # number of demand (read+write) misses
system.l2.demand_mshr_hits                      12987                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_miss_latency        12411330000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_rate              0.276732                       # mshr miss rate for demand accesses
system.l2.demand_mshr_misses                   164502                       # number of demand (read+write) MSHR misses
system.l2.fast_writes                               0                       # number of fast writes performed
system.l2.mshr_cap_events                           0                       # number of times MSHR cap was activated
system.l2.no_allocate_misses                        0                       # Number of misses that were no-allocate
system.l2.occ_%::0                           0.434971                       # Average percentage of cache occupancy
system.l2.occ_%::1                           0.279082                       # Average percentage of cache occupancy
system.l2.occ_blocks::0                   7126.562019                       # Average occupied blocks per context
system.l2.occ_blocks::1                   4572.471377                       # Average occupied blocks per context
system.l2.overall_accesses                     594445                       # number of overall (read+write) accesses
system.l2.overall_avg_miss_latency       89146.736191                       # average overall miss latency
system.l2.overall_avg_mshr_miss_latency  72791.375476                       # average overall mshr miss latency
system.l2.overall_avg_mshr_uncacheable_latency     no_value                       # average overall mshr uncacheable latency
system.l2.overall_hits                         416953                       # number of overall hits
system.l2.overall_miss_latency            15822832500                       # number of overall miss cycles
system.l2.overall_miss_rate                  0.298584                       # miss rate for overall accesses
system.l2.overall_misses                       177492                       # number of overall misses
system.l2.overall_mshr_hits                     12987                       # number of overall MSHR hits
system.l2.overall_mshr_miss_latency       45627890681                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_rate             1.054481                       # mshr miss rate for overall accesses
system.l2.overall_mshr_misses                  626831                       # number of overall MSHR misses
system.l2.overall_mshr_uncacheable_latency            0                       # number of overall MSHR uncacheable cycles
system.l2.overall_mshr_uncacheable_misses            0                       # number of overall MSHR uncacheable misses
system.l2.prefetch_accuracy                  0.901455                       # ratio of good prefetches to total prefetches
system.l2.prefetch_hits                        416769                       # number of prefetched blocks that were accessed
system.l2.prefetcher.num_hwpf_already_in_prefetcher       175352                       # number of hwpf that were already in the prefetch queue
system.l2.prefetcher.num_hwpf_evicted               0                       # number of hwpf removed due to no buffer left
system.l2.prefetcher.num_hwpf_identified       687779                       # number of hwpf identified
system.l2.prefetcher.num_hwpf_issued           486149                       # number of hwpf issued
system.l2.prefetcher.num_hwpf_removed_MSHR_hit        26239                       # number of hwpf removed because MSHR allocated
system.l2.prefetcher.num_hwpf_span_page             0                       # number of hwpf spanning a virtual page
system.l2.prefetcher.num_hwpf_squashed_from_miss            0                       # number of hwpf that got squashed due to a miss aborting calculation time
system.l2.replacements                         610386                       # number of replacements
system.l2.sampled_refs                         626770                       # Sample count of references to valid blocks.
system.l2.soft_prefetch_mshr_full                   0                       # number of mshr full events for SW prefetching instrutions
system.l2.tagsinuse                      11699.033396                       # Cycle average of tags in use
system.l2.total_refs                           665404                       # Total number of references to valid blocks.
system.l2.warmup_cycle                   547595257500                       # Cycle when the warmup percentage was hit.
system.l2.writebacks                           248402                       # number of writebacks
system.switch_cpus.dtb.data_accesses          4326978                       # DTB accesses
system.switch_cpus.dtb.data_acv                     0                       # DTB access violations
system.switch_cpus.dtb.data_hits              4306851                       # DTB hits
system.switch_cpus.dtb.data_misses              20127                       # DTB misses
system.switch_cpus.dtb.fetch_accesses               0                       # ITB accesses
system.switch_cpus.dtb.fetch_acv                    0                       # ITB acv
system.switch_cpus.dtb.fetch_hits                   0                       # ITB hits
system.switch_cpus.dtb.fetch_misses                 0                       # ITB misses
system.switch_cpus.dtb.read_accesses          3637064                       # DTB read accesses
system.switch_cpus.dtb.read_acv                     0                       # DTB read access violations
system.switch_cpus.dtb.read_hits              3616995                       # DTB read hits
system.switch_cpus.dtb.read_misses              20069                       # DTB read misses
system.switch_cpus.dtb.write_accesses          689914                       # DTB write accesses
system.switch_cpus.dtb.write_acv                    0                       # DTB write access violations
system.switch_cpus.dtb.write_hits              689856                       # DTB write hits
system.switch_cpus.dtb.write_misses                58                       # DTB write misses
system.switch_cpus.idle_fraction                    1                       # Percentage of idle cycles
system.switch_cpus.itb.data_accesses                0                       # DTB accesses
system.switch_cpus.itb.data_acv                     0                       # DTB access violations
system.switch_cpus.itb.data_hits                    0                       # DTB hits
system.switch_cpus.itb.data_misses                  0                       # DTB misses
system.switch_cpus.itb.fetch_accesses        10020134                       # ITB accesses
system.switch_cpus.itb.fetch_acv                    0                       # ITB acv
system.switch_cpus.itb.fetch_hits            10020129                       # ITB hits
system.switch_cpus.itb.fetch_misses                 5                       # ITB misses
system.switch_cpus.itb.read_accesses                0                       # DTB read accesses
system.switch_cpus.itb.read_acv                     0                       # DTB read access violations
system.switch_cpus.itb.read_hits                    0                       # DTB read hits
system.switch_cpus.itb.read_misses                  0                       # DTB read misses
system.switch_cpus.itb.write_accesses               0                       # DTB write accesses
system.switch_cpus.itb.write_acv                    0                       # DTB write access violations
system.switch_cpus.itb.write_hits                   0                       # DTB write hits
system.switch_cpus.itb.write_misses                 0                       # DTB write misses
system.switch_cpus.not_idle_fraction                0                       # Percentage of non-idle cycles
system.switch_cpus.numCycles                 75807559                       # number of cpu cycles simulated
system.switch_cpus.num_insts                 10000001                       # Number of instructions executed
system.switch_cpus.num_refs                   4821338                       # Number of memory references
system.switch_cpus_1.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus_1.BPredUnit.BTBHits         105063                       # Number of BTB hits
system.switch_cpus_1.BPredUnit.BTBLookups       145618                       # Number of BTB lookups
system.switch_cpus_1.BPredUnit.RASInCorrect            1                       # Number of incorrect RAS predictions.
system.switch_cpus_1.BPredUnit.condIncorrect        13112                       # Number of conditional branches incorrect
system.switch_cpus_1.BPredUnit.condPredicted       190350                       # Number of conditional branches predicted
system.switch_cpus_1.BPredUnit.lookups         202853                       # Number of BP lookups
system.switch_cpus_1.BPredUnit.usedRAS              4                       # Number of times the RAS was used to get a target.
system.switch_cpus_1.commit.COM:branches       149702                       # Number of branches committed
system.switch_cpus_1.commit.COM:bw_lim_events       705744                       # number cycles where commit BW limit reached
system.switch_cpus_1.commit.COM:bw_limited            0                       # number of insts not committed due to BW limits
system.switch_cpus_1.commit.COM:committed_per_cycle::samples     16735766                       # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::mean     0.599901                       # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::stdev     1.853577                       # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::0     14664692     87.62%     87.62% # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::1       288118      1.72%     89.35% # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::2       242360      1.45%     90.79% # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::3       290145      1.73%     92.53% # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::4       219702      1.31%     93.84% # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::5       144149      0.86%     94.70% # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::6       114974      0.69%     95.39% # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::7        65882      0.39%     95.78% # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::8       705744      4.22%    100.00% # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::total     16735766                       # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:count        10039796                       # Number of instructions committed
system.switch_cpus_1.commit.COM:loads         3597948                       # Number of loads committed
system.switch_cpus_1.commit.COM:membars             0                       # Number of memory barriers committed
system.switch_cpus_1.commit.COM:refs          4152951                       # Number of memory references committed
system.switch_cpus_1.commit.COM:swp_count            0                       # Number of s/w prefetches committed
system.switch_cpus_1.commit.branchMispredicts        13109                       # The number of times a branch was mispredicted
system.switch_cpus_1.commit.commitCommittedInsts     10039796                       # The number of committed instructions
system.switch_cpus_1.commit.commitSquashedInsts      8322763                       # The number of squashed insts skipped by commit
system.switch_cpus_1.committedInsts          10000005                       # Number of Instructions Simulated
system.switch_cpus_1.committedInsts_total     10000005                       # Number of Instructions Simulated
system.switch_cpus_1.cpi                     2.068145                       # CPI: Cycles Per Instruction
system.switch_cpus_1.cpi_total               2.068145                       # CPI: Total CPI of All Threads
system.switch_cpus_1.decode.DECODE:BlockedCycles      6629085                       # Number of cycles decode is blocked
system.switch_cpus_1.decode.DECODE:BranchMispred            3                       # Number of times decode detected a branch misprediction
system.switch_cpus_1.decode.DECODE:BranchResolved        12496                       # Number of times decode resolved a branch
system.switch_cpus_1.decode.DECODE:DecodedInsts     30058312                       # Number of instructions handled by decode
system.switch_cpus_1.decode.DECODE:IdleCycles      6022337                       # Number of cycles decode is idle
system.switch_cpus_1.decode.DECODE:RunCycles      4022667                       # Number of cycles decode is running
system.switch_cpus_1.decode.DECODE:SquashCycles      1357335                       # Number of cycles decode is squashing
system.switch_cpus_1.decode.DECODE:SquashedInsts           12                       # Number of squashed instructions handled by decode
system.switch_cpus_1.decode.DECODE:UnblockCycles        61676                       # Number of cycles decode is unblocking
system.switch_cpus_1.dtb.data_accesses        6790979                       # DTB accesses
system.switch_cpus_1.dtb.data_acv                   0                       # DTB access violations
system.switch_cpus_1.dtb.data_hits            6760572                       # DTB hits
system.switch_cpus_1.dtb.data_misses            30407                       # DTB misses
system.switch_cpus_1.dtb.fetch_accesses             0                       # ITB accesses
system.switch_cpus_1.dtb.fetch_acv                  0                       # ITB acv
system.switch_cpus_1.dtb.fetch_hits                 0                       # ITB hits
system.switch_cpus_1.dtb.fetch_misses               0                       # ITB misses
system.switch_cpus_1.dtb.read_accesses        6146210                       # DTB read accesses
system.switch_cpus_1.dtb.read_acv                   0                       # DTB read access violations
system.switch_cpus_1.dtb.read_hits            6115826                       # DTB read hits
system.switch_cpus_1.dtb.read_misses            30384                       # DTB read misses
system.switch_cpus_1.dtb.write_accesses        644769                       # DTB write accesses
system.switch_cpus_1.dtb.write_acv                  0                       # DTB write access violations
system.switch_cpus_1.dtb.write_hits            644746                       # DTB write hits
system.switch_cpus_1.dtb.write_misses              23                       # DTB write misses
system.switch_cpus_1.fetch.Branches            202853                       # Number of branches that fetch encountered
system.switch_cpus_1.fetch.CacheLines         3018177                       # Number of cache lines fetched
system.switch_cpus_1.fetch.Cycles             7136118                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus_1.fetch.IcacheSquashes       286710                       # Number of outstanding Icache misses that were squashed
system.switch_cpus_1.fetch.Insts             30312922                       # Number of instructions fetch has processed
system.switch_cpus_1.fetch.SquashCycles        800304                       # Number of cycles fetch has spent squashing
system.switch_cpus_1.fetch.branchRate        0.009808                       # Number of branch fetches per cycle
system.switch_cpus_1.fetch.icacheStallCycles      3018177                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus_1.fetch.predictedBranches       105067                       # Number of branches that fetch has predicted taken
system.switch_cpus_1.fetch.rate              1.465705                       # Number of inst fetches per cycle
system.switch_cpus_1.fetch.rateDist::samples     18093101                       # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::mean     1.675386                       # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::stdev     3.176831                       # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::0       13975170     77.24%     77.24% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::1          56919      0.31%     77.55% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::2         100002      0.55%     78.11% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::3          63888      0.35%     78.46% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::4         162894      0.90%     79.36% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::5          63028      0.35%     79.71% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::6         147512      0.82%     80.52% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::7         176957      0.98%     81.50% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::8        3346731     18.50%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::total     18093101                       # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.idleCycles               2588360                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus_1.iew.EXEC:branches         158561                       # Number of branches executed
system.switch_cpus_1.iew.EXEC:nop               41769                       # number of nop insts executed
system.switch_cpus_1.iew.EXEC:rate           0.678862                       # Inst execution rate
system.switch_cpus_1.iew.EXEC:refs            6901984                       # number of memory reference insts executed
system.switch_cpus_1.iew.EXEC:stores           644769                       # Number of stores executed
system.switch_cpus_1.iew.EXEC:swp                   0                       # number of swp insts executed
system.switch_cpus_1.iew.WB:consumers         6595699                       # num instructions consuming a value
system.switch_cpus_1.iew.WB:count            11481957                       # cumulative count of insts written-back
system.switch_cpus_1.iew.WB:fanout           0.845445                       # average fanout of values written-back
system.switch_cpus_1.iew.WB:penalized               0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus_1.iew.WB:penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus_1.iew.WB:producers         5576300                       # num instructions producing a value
system.switch_cpus_1.iew.WB:rate             0.555181                       # insts written-back per cycle
system.switch_cpus_1.iew.WB:sent             11515713                       # cumulative count of insts sent to commit
system.switch_cpus_1.iew.branchMispredicts        18509                       # Number of branch mispredicts detected at execute
system.switch_cpus_1.iew.iewBlockCycles       3796213                       # Number of cycles IEW is blocking
system.switch_cpus_1.iew.iewDispLoadInsts      7348514                       # Number of dispatched load instructions
system.switch_cpus_1.iew.iewDispNonSpecInsts            0                       # Number of dispatched non-speculative instructions
system.switch_cpus_1.iew.iewDispSquashedInsts      2985724                       # Number of squashed instructions skipped by dispatch
system.switch_cpus_1.iew.iewDispStoreInsts       791621                       # Number of dispatched store instructions
system.switch_cpus_1.iew.iewDispatchedInsts     18453734                       # Number of instructions dispatched to IQ
system.switch_cpus_1.iew.iewExecLoadInsts      6257215                       # Number of load instructions executed
system.switch_cpus_1.iew.iewExecSquashedInsts      1867947                       # Number of squashed instructions skipped in execute
system.switch_cpus_1.iew.iewExecutedInsts     14039864                       # Number of executed instructions
system.switch_cpus_1.iew.iewIQFullEvents        31899                       # Number of times the IQ has become full, causing a stall
system.switch_cpus_1.iew.iewIdleCycles              0                       # Number of cycles IEW is idle
system.switch_cpus_1.iew.iewLSQFullEvents         2657                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus_1.iew.iewSquashCycles      1357335                       # Number of cycles IEW is squashing
system.switch_cpus_1.iew.iewUnblockCycles        76385                       # Number of cycles IEW is unblocking
system.switch_cpus_1.iew.lsq.thread.0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus_1.iew.lsq.thread.0.cacheBlocked      2515684                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus_1.iew.lsq.thread.0.forwLoads         1977                       # Number of loads that had data forwarded from stores
system.switch_cpus_1.iew.lsq.thread.0.ignoredResponses            0                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus_1.iew.lsq.thread.0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus_1.iew.lsq.thread.0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus_1.iew.lsq.thread.0.memOrderViolation         2175                       # Number of memory ordering violations
system.switch_cpus_1.iew.lsq.thread.0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus_1.iew.lsq.thread.0.squashedLoads      3750542                       # Number of loads squashed
system.switch_cpus_1.iew.lsq.thread.0.squashedStores       236617                       # Number of stores squashed
system.switch_cpus_1.iew.memOrderViolationEvents         2175                       # Number of memory order violations
system.switch_cpus_1.iew.predictedNotTakenIncorrect         8775                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus_1.iew.predictedTakenIncorrect         9734                       # Number of branches that were predicted taken incorrectly
system.switch_cpus_1.ipc                     0.483525                       # IPC: Instructions Per Cycle
system.switch_cpus_1.ipc_total               0.483525                       # IPC: Total IPC of All Threads
system.switch_cpus_1.iq.ISSUE:FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus_1.iq.ISSUE:FU_type_0::IntAlu       902580      5.67%      5.67% # Type of FU issued
system.switch_cpus_1.iq.ISSUE:FU_type_0::IntMult         8173      0.05%      5.73% # Type of FU issued
system.switch_cpus_1.iq.ISSUE:FU_type_0::IntDiv            0      0.00%      5.73% # Type of FU issued
system.switch_cpus_1.iq.ISSUE:FU_type_0::FloatAdd      4474104     28.13%     33.85% # Type of FU issued
system.switch_cpus_1.iq.ISSUE:FU_type_0::FloatCmp            0      0.00%     33.85% # Type of FU issued
system.switch_cpus_1.iq.ISSUE:FU_type_0::FloatCvt            0      0.00%     33.85% # Type of FU issued
system.switch_cpus_1.iq.ISSUE:FU_type_0::FloatMult      3245685     20.40%     54.25% # Type of FU issued
system.switch_cpus_1.iq.ISSUE:FU_type_0::FloatDiv            0      0.00%     54.25% # Type of FU issued
system.switch_cpus_1.iq.ISSUE:FU_type_0::FloatSqrt            0      0.00%     54.25% # Type of FU issued
system.switch_cpus_1.iq.ISSUE:FU_type_0::MemRead      6612171     41.57%     95.82% # Type of FU issued
system.switch_cpus_1.iq.ISSUE:FU_type_0::MemWrite       665100      4.18%    100.00% # Type of FU issued
system.switch_cpus_1.iq.ISSUE:FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus_1.iq.ISSUE:FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus_1.iq.ISSUE:FU_type_0::total     15907813                       # Type of FU issued
system.switch_cpus_1.iq.ISSUE:fu_busy_cnt       185932                       # FU busy when requested
system.switch_cpus_1.iq.ISSUE:fu_busy_rate     0.011688                       # FU busy rate (busy events/executed inst)
system.switch_cpus_1.iq.ISSUE:fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus_1.iq.ISSUE:fu_full::IntAlu           23      0.01%      0.01% # attempts to use FU when none available
system.switch_cpus_1.iq.ISSUE:fu_full::IntMult            0      0.00%      0.01% # attempts to use FU when none available
system.switch_cpus_1.iq.ISSUE:fu_full::IntDiv            0      0.00%      0.01% # attempts to use FU when none available
system.switch_cpus_1.iq.ISSUE:fu_full::FloatAdd         1263      0.68%      0.69% # attempts to use FU when none available
system.switch_cpus_1.iq.ISSUE:fu_full::FloatCmp            0      0.00%      0.69% # attempts to use FU when none available
system.switch_cpus_1.iq.ISSUE:fu_full::FloatCvt            0      0.00%      0.69% # attempts to use FU when none available
system.switch_cpus_1.iq.ISSUE:fu_full::FloatMult        90891     48.88%     49.58% # attempts to use FU when none available
system.switch_cpus_1.iq.ISSUE:fu_full::FloatDiv            0      0.00%     49.58% # attempts to use FU when none available
system.switch_cpus_1.iq.ISSUE:fu_full::FloatSqrt            0      0.00%     49.58% # attempts to use FU when none available
system.switch_cpus_1.iq.ISSUE:fu_full::MemRead        91926     49.44%     99.02% # attempts to use FU when none available
system.switch_cpus_1.iq.ISSUE:fu_full::MemWrite         1829      0.98%    100.00% # attempts to use FU when none available
system.switch_cpus_1.iq.ISSUE:fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus_1.iq.ISSUE:fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::samples     18093101                       # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::mean     0.879220                       # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::stdev     1.528289                       # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::0     11705817     64.70%     64.70% # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::1      2147868     11.87%     76.57% # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::2      1762800      9.74%     86.31% # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::3      1126576      6.23%     92.54% # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::4       643095      3.55%     96.09% # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::5       245834      1.36%     97.45% # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::6       249255      1.38%     98.83% # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::7       137311      0.76%     99.59% # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::8        74545      0.41%    100.00% # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::total     18093101                       # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:rate           0.769182                       # Inst issue rate
system.switch_cpus_1.iq.iqInstsAdded         18411965                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus_1.iq.iqInstsIssued        15907813                       # Number of instructions issued
system.switch_cpus_1.iq.iqSquashedInstsExamined      8411465                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus_1.iq.iqSquashedInstsIssued      1190719                       # Number of squashed instructions issued
system.switch_cpus_1.iq.iqSquashedOperandsExamined      7172230                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus_1.itb.data_accesses              0                       # DTB accesses
system.switch_cpus_1.itb.data_acv                   0                       # DTB access violations
system.switch_cpus_1.itb.data_hits                  0                       # DTB hits
system.switch_cpus_1.itb.data_misses                0                       # DTB misses
system.switch_cpus_1.itb.fetch_accesses       3018189                       # ITB accesses
system.switch_cpus_1.itb.fetch_acv                  0                       # ITB acv
system.switch_cpus_1.itb.fetch_hits           3018177                       # ITB hits
system.switch_cpus_1.itb.fetch_misses              12                       # ITB misses
system.switch_cpus_1.itb.read_accesses              0                       # DTB read accesses
system.switch_cpus_1.itb.read_acv                   0                       # DTB read access violations
system.switch_cpus_1.itb.read_hits                  0                       # DTB read hits
system.switch_cpus_1.itb.read_misses                0                       # DTB read misses
system.switch_cpus_1.itb.write_accesses             0                       # DTB write accesses
system.switch_cpus_1.itb.write_acv                  0                       # DTB write access violations
system.switch_cpus_1.itb.write_hits                 0                       # DTB write hits
system.switch_cpus_1.itb.write_misses               0                       # DTB write misses
system.switch_cpus_1.memDep0.conflictingLoads       317542                       # Number of conflicting loads.
system.switch_cpus_1.memDep0.conflictingStores        84206                       # Number of conflicting stores.
system.switch_cpus_1.memDep0.insertedLoads      7348514                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus_1.memDep0.insertedStores       791621                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus_1.numCycles               20681461                       # number of cpu cycles simulated
system.switch_cpus_1.rename.RENAME:BlockCycles      5626507                       # Number of cycles rename is blocking
system.switch_cpus_1.rename.RENAME:CommittedMaps      9193394                       # Number of HB maps that are committed
system.switch_cpus_1.rename.RENAME:IQFullEvents        84733                       # Number of times rename has blocked due to IQ full
system.switch_cpus_1.rename.RENAME:IdleCycles      6504783                       # Number of cycles rename is idle
system.switch_cpus_1.rename.RENAME:LSQFullEvents       946495                       # Number of times rename has blocked due to LSQ full
system.switch_cpus_1.rename.RENAME:ROBFullEvents        20059                       # Number of times rename has blocked due to ROB full
system.switch_cpus_1.rename.RENAME:RenameLookups     42309353                       # Number of register rename lookups that rename has made
system.switch_cpus_1.rename.RENAME:RenamedInsts     27131011                       # Number of instructions processed by rename
system.switch_cpus_1.rename.RENAME:RenamedOperands     25684070                       # Number of destination operands rename has renamed
system.switch_cpus_1.rename.RENAME:RunCycles      3571489                       # Number of cycles rename is running
system.switch_cpus_1.rename.RENAME:SquashCycles      1357335                       # Number of cycles rename is squashing
system.switch_cpus_1.rename.RENAME:UnblockCycles      1032986                       # Number of cycles rename is unblocking
system.switch_cpus_1.rename.RENAME:UndoneMaps     16490596                       # Number of HB maps that are undone due to squashing
system.switch_cpus_1.rename.RENAME:serializeStallCycles            0                       # count of cycles rename stalled for serializing inst
system.switch_cpus_1.rename.RENAME:serializingInsts            0                       # count of serializing insts renamed
system.switch_cpus_1.rename.RENAME:skidInsts      2717767                       # count of insts added to the skid buffer
system.switch_cpus_1.rename.RENAME:tempSerializingInsts            0                       # count of temporary serializing insts renamed
system.switch_cpus_1.timesIdled                 48261                       # Number of times that the entire CPU went into an idle state and unscheduled itself

---------- End Simulation Statistics   ----------
