Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: D:/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto d05b70ae2c7343d98476d50f8b1018c4 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot testbench_behav xil_defaultlib.testbench xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "C:/Users/ADMIN/OneDrive - hcmut.edu.vn/University/Junior/Logic design project/single_cycle_MIPS/MIPS_ex/MIPS_ex.srcs/sources_1/imports/src/MIPS.v" Line 6. Module MIPS doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/ADMIN/OneDrive - hcmut.edu.vn/University/Junior/Logic design project/single_cycle_MIPS/MIPS_ex/MIPS_ex.srcs/sources_1/imports/src/rom.v" Line 10. Module rom_default doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/ADMIN/OneDrive - hcmut.edu.vn/University/Junior/Logic design project/single_cycle_MIPS/MIPS_ex/MIPS_ex.srcs/sources_1/imports/src/program_counter.v" Line 6. Module program_counter doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/ADMIN/OneDrive - hcmut.edu.vn/University/Junior/Logic design project/single_cycle_MIPS/MIPS_ex/MIPS_ex.srcs/sources_1/imports/src/sign_extender.v" Line 6. Module sign_extender doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/ADMIN/OneDrive - hcmut.edu.vn/University/Junior/Logic design project/single_cycle_MIPS/MIPS_ex/MIPS_ex.srcs/sources_1/imports/src/main_decoder.v" Line 7. Module main_decoder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/ADMIN/OneDrive - hcmut.edu.vn/University/Junior/Logic design project/single_cycle_MIPS/MIPS_ex/MIPS_ex.srcs/sources_1/imports/src/alu_decoder.v" Line 7. Module alu_decoder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/ADMIN/OneDrive - hcmut.edu.vn/University/Junior/Logic design project/single_cycle_MIPS/MIPS_ex/MIPS_ex.srcs/sources_1/imports/src/register_file.v" Line 7. Module register_file doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/ADMIN/OneDrive - hcmut.edu.vn/University/Junior/Logic design project/single_cycle_MIPS/MIPS_ex/MIPS_ex.srcs/sources_1/imports/src/ALU.v" Line 6. Module ALU doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/ADMIN/OneDrive - hcmut.edu.vn/University/Junior/Logic design project/single_cycle_MIPS/MIPS_ex/MIPS_ex.srcs/sources_1/imports/src/barrel_shifter.v" Line 14. Module barrel_shifter doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/ADMIN/OneDrive - hcmut.edu.vn/University/Junior/Logic design project/single_cycle_MIPS/MIPS_ex/MIPS_ex.srcs/sources_1/imports/src/data_memory.v" Line 6. Module data_memory_default doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.rom_default
Compiling module xil_defaultlib.program_counter
Compiling module xil_defaultlib.sign_extender
Compiling module xil_defaultlib.main_decoder
Compiling module xil_defaultlib.alu_decoder
Compiling module xil_defaultlib.register_file
Compiling module xil_defaultlib.barrel_shifter
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.data_memory_default
Compiling module xil_defaultlib.MIPS
Compiling module xil_defaultlib.testbench
Compiling module xil_defaultlib.glbl
Built simulation snapshot testbench_behav
