# MIPS processor in verilog


### Installation
1. Clone the Repo
  ```sh
  git clone https://github.com/Amir-Shamsi/Multicycle-MIPS-in-Verilog.git
  ```
2. Run Simulate Behavioral Model for <a href="MIPS/MIPS.v"> MIPS.v </a>
3. Enjoy the pipelined processor!
