Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto c8d0ca94fc6f421bac4faf0eaead6ee4 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip -L xpm --snapshot sine_top_tb_behav xil_defaultlib.sine_top_tb -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling package ieee.math_real
Compiling package xil_defaultlib.modulator_pkg
Compiling architecture rtl of entity xil_defaultlib.frequency_trigger [frequency_trigger_default]
Compiling architecture rtl of entity xil_defaultlib.counter [\counter(cnt_value_g=255,depth_g...]
Compiling architecture rtl of entity xil_defaultlib.sine [\sine(width_g=16)\]
Compiling architecture rtl of entity xil_defaultlib.sine_top [\sine_top(width_g=16)\]
Compiling architecture tb of entity xil_defaultlib.sine_top_tb
Built simulation snapshot sine_top_tb_behav
