
---------- Begin Simulation Statistics ----------
final_tick                                 6488271000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 155032                       # Simulator instruction rate (inst/s)
host_mem_usage                                8815900                       # Number of bytes of host memory used
host_op_rate                                   290019                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                    70.95                       # Real time elapsed on the host
host_tick_rate                               76640490                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                    11000003                       # Number of instructions simulated
sim_ops                                      20577858                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.005438                       # Number of seconds simulated
sim_ticks                                  5437908000                       # Number of ticks simulated
system.cpu.committedInsts                           0                       # Number of instructions committed
system.cpu.committedOps                             0                       # Number of ops (including micro ops) committed
system.cpu.idle_fraction                            0                       # Percentage of idle cycles
system.cpu.not_idle_fraction                        1                       # Percentage of non-idle cycles
system.cpu.numCycles                                0                       # number of cpu cycles simulated
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.num_busy_cycles                          0                       # Number of busy cycles
system.cpu.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu.num_fp_alu_accesses                      0                       # Number of float alu accesses
system.cpu.num_fp_insts                             0                       # number of float instructions
system.cpu.num_fp_register_reads                    0                       # number of times the floating registers were read
system.cpu.num_fp_register_writes                   0                       # number of times the floating registers were written
system.cpu.num_func_calls                           0                       # number of times a function call or return occured
system.cpu.num_idle_cycles                          0                       # Number of idle cycles
system.cpu.num_int_alu_accesses                     0                       # Number of integer alu accesses
system.cpu.num_int_insts                            0                       # number of integer instructions
system.cpu.num_int_register_reads                   0                       # number of times the integer registers were read
system.cpu.num_int_register_writes                  0                       # number of times the integer registers were written
system.cpu.num_load_insts                           0                       # Number of load instructions
system.cpu.num_mem_refs                             0                       # number of memory refs
system.cpu.num_store_insts                          0                       # Number of store instructions
system.cpu.num_vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu.num_vec_insts                            0                       # number of vector instructions
system.cpu.num_vec_register_reads                   0                       # number of times the vector registers were read
system.cpu.num_vec_register_writes                  0                       # number of times the vector registers were written
system.cpu.op_class::No_OpClass                     0                       # Class of executed instruction
system.cpu.op_class::IntAlu                         0                       # Class of executed instruction
system.cpu.op_class::IntMult                        0                       # Class of executed instruction
system.cpu.op_class::IntDiv                         0                       # Class of executed instruction
system.cpu.op_class::FloatAdd                       0                       # Class of executed instruction
system.cpu.op_class::FloatCmp                       0                       # Class of executed instruction
system.cpu.op_class::FloatCvt                       0                       # Class of executed instruction
system.cpu.op_class::FloatMult                      0                       # Class of executed instruction
system.cpu.op_class::FloatMultAcc                   0                       # Class of executed instruction
system.cpu.op_class::FloatDiv                       0                       # Class of executed instruction
system.cpu.op_class::FloatMisc                      0                       # Class of executed instruction
system.cpu.op_class::FloatSqrt                      0                       # Class of executed instruction
system.cpu.op_class::SimdAdd                        0                       # Class of executed instruction
system.cpu.op_class::SimdAddAcc                     0                       # Class of executed instruction
system.cpu.op_class::SimdAlu                        0                       # Class of executed instruction
system.cpu.op_class::SimdCmp                        0                       # Class of executed instruction
system.cpu.op_class::SimdCvt                        0                       # Class of executed instruction
system.cpu.op_class::SimdMisc                       0                       # Class of executed instruction
system.cpu.op_class::SimdMult                       0                       # Class of executed instruction
system.cpu.op_class::SimdMultAcc                    0                       # Class of executed instruction
system.cpu.op_class::SimdShift                      0                       # Class of executed instruction
system.cpu.op_class::SimdShiftAcc                   0                       # Class of executed instruction
system.cpu.op_class::SimdDiv                        0                       # Class of executed instruction
system.cpu.op_class::SimdSqrt                       0                       # Class of executed instruction
system.cpu.op_class::SimdFloatAdd                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatAlu                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatCmp                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatCvt                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatDiv                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatMisc                  0                       # Class of executed instruction
system.cpu.op_class::SimdFloatMult                  0                       # Class of executed instruction
system.cpu.op_class::SimdFloatMultAcc               0                       # Class of executed instruction
system.cpu.op_class::SimdFloatSqrt                  0                       # Class of executed instruction
system.cpu.op_class::SimdReduceAdd                  0                       # Class of executed instruction
system.cpu.op_class::SimdReduceAlu                  0                       # Class of executed instruction
system.cpu.op_class::SimdReduceCmp                  0                       # Class of executed instruction
system.cpu.op_class::SimdFloatReduceAdd             0                       # Class of executed instruction
system.cpu.op_class::SimdFloatReduceCmp             0                       # Class of executed instruction
system.cpu.op_class::SimdAes                        0                       # Class of executed instruction
system.cpu.op_class::SimdAesMix                     0                       # Class of executed instruction
system.cpu.op_class::SimdSha1Hash                   0                       # Class of executed instruction
system.cpu.op_class::SimdSha1Hash2                  0                       # Class of executed instruction
system.cpu.op_class::SimdSha256Hash                 0                       # Class of executed instruction
system.cpu.op_class::SimdSha256Hash2                0                       # Class of executed instruction
system.cpu.op_class::SimdShaSigma2                  0                       # Class of executed instruction
system.cpu.op_class::SimdShaSigma3                  0                       # Class of executed instruction
system.cpu.op_class::SimdPredAlu                    0                       # Class of executed instruction
system.cpu.op_class::MemRead                        0                       # Class of executed instruction
system.cpu.op_class::MemWrite                       0                       # Class of executed instruction
system.cpu.op_class::FloatMemRead                   0                       # Class of executed instruction
system.cpu.op_class::FloatMemWrite                  0                       # Class of executed instruction
system.cpu.op_class::IprAccess                      0                       # Class of executed instruction
system.cpu.op_class::InstPrefetch                   0                       # Class of executed instruction
system.cpu.op_class::total                          0                       # Class of executed instruction
system.cpu.workload.numSyscalls                    26                       # Number of system calls
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests        33391                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests         68761                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.switch_cpus.cc_regfile_reads          11628564                       # number of cc regfile reads
system.switch_cpus.cc_regfile_writes          7337671                       # number of cc regfile writes
system.switch_cpus.committedInsts            10000002                       # Number of Instructions Simulated
system.switch_cpus.committedOps              18817442                       # Number of Ops (including micro ops) Simulated
system.switch_cpus.cpi                       1.087581                       # CPI: Cycles Per Instruction
system.switch_cpus.cpi_total                 1.087581                       # CPI: Total CPI of All Threads
system.switch_cpus.fp_regfile_reads            203381                       # number of floating regfile reads
system.switch_cpus.fp_regfile_writes           107826                       # number of floating regfile writes
system.switch_cpus.idleCycles                  508065                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus.iew.branchMispredicts       169361                       # Number of branch mispredicts detected at execute
system.switch_cpus.iew.exec_branches          2308646                       # Number of branches executed
system.switch_cpus.iew.exec_nop                     0                       # number of nop insts executed
system.switch_cpus.iew.exec_rate             2.014391                       # Inst execution rate
system.switch_cpus.iew.exec_refs              4401655                       # number of memory reference insts executed
system.switch_cpus.iew.exec_stores            1336586                       # Number of stores executed
system.switch_cpus.iew.exec_swp                     0                       # number of swp insts executed
system.switch_cpus.iew.iewBlockCycles         1441523                       # Number of cycles IEW is blocking
system.switch_cpus.iew.iewDispLoadInsts       3316397                       # Number of dispatched load instructions
system.switch_cpus.iew.iewDispNonSpecInsts          757                       # Number of dispatched non-speculative instructions
system.switch_cpus.iew.iewDispSquashedInsts        15678                       # Number of squashed instructions skipped by dispatch
system.switch_cpus.iew.iewDispStoreInsts      1422267                       # Number of dispatched store instructions
system.switch_cpus.iew.iewDispatchedInsts     24334403                       # Number of instructions dispatched to IQ
system.switch_cpus.iew.iewExecLoadInsts       3065069                       # Number of load instructions executed
system.switch_cpus.iew.iewExecSquashedInsts       270528                       # Number of squashed instructions skipped in execute
system.switch_cpus.iew.iewExecutedInsts      21908148                       # Number of executed instructions
system.switch_cpus.iew.iewIQFullEvents          10158                       # Number of times the IQ has become full, causing a stall
system.switch_cpus.iew.iewIdleCycles                0                       # Number of cycles IEW is idle
system.switch_cpus.iew.iewLSQFullEvents        184675                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus.iew.iewSquashCycles         134556                       # Number of cycles IEW is squashing
system.switch_cpus.iew.iewUnblockCycles        199773                       # Number of cycles IEW is unblocking
system.switch_cpus.iew.memOrderViolationEvents          487                       # Number of memory order violations
system.switch_cpus.iew.predictedNotTakenIncorrect        85504                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus.iew.predictedTakenIncorrect        83857                       # Number of branches that were predicted taken incorrectly
system.switch_cpus.iew.wb_consumers          26662493                       # num instructions consuming a value
system.switch_cpus.iew.wb_count              21755208                       # cumulative count of insts written-back
system.switch_cpus.iew.wb_fanout             0.596093                       # average fanout of values written-back
system.switch_cpus.iew.wb_producers          15893327                       # num instructions producing a value
system.switch_cpus.iew.wb_rate               2.000329                       # insts written-back per cycle
system.switch_cpus.iew.wb_sent               21821674                       # cumulative count of insts sent to commit
system.switch_cpus.int_regfile_reads         33302049                       # number of integer regfile reads
system.switch_cpus.int_regfile_writes        18117953                       # number of integer regfile writes
system.switch_cpus.ipc                       0.919471                       # IPC: Instructions Per Cycle
system.switch_cpus.ipc_total                 0.919471                       # IPC: Total IPC of All Threads
system.switch_cpus.iq.FU_type_0::No_OpClass       367227      1.66%      1.66% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntAlu      17006473     76.68%     78.34% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntMult        71144      0.32%     78.66% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntDiv        160105      0.72%     79.38% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatAdd         9221      0.04%     79.42% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatCmp            0      0.00%     79.42% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatCvt         1182      0.01%     79.42% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMult            2      0.00%     79.42% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMultAcc            0      0.00%     79.42% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatDiv            0      0.00%     79.42% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMisc            0      0.00%     79.42% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatSqrt            0      0.00%     79.42% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAdd         4519      0.02%     79.45% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAddAcc            0      0.00%     79.45% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAlu        25027      0.11%     79.56% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdCmp           62      0.00%     79.56% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdCvt        12349      0.06%     79.61% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMisc        16483      0.07%     79.69% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMult            0      0.00%     79.69% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMultAcc            0      0.00%     79.69% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShift         3402      0.02%     79.70% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShiftAcc            0      0.00%     79.70% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdDiv            0      0.00%     79.70% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSqrt            0      0.00%     79.70% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatAdd           10      0.00%     79.70% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatAlu            0      0.00%     79.70% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatCmp            0      0.00%     79.70% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatCvt          364      0.00%     79.71% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatDiv            1      0.00%     79.71% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMisc            0      0.00%     79.71% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMult          136      0.00%     79.71% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     79.71% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatSqrt            1      0.00%     79.71% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdReduceAdd            0      0.00%     79.71% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdReduceAlu            0      0.00%     79.71% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdReduceCmp            0      0.00%     79.71% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     79.71% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     79.71% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAes            0      0.00%     79.71% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAesMix            0      0.00%     79.71% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha1Hash            0      0.00%     79.71% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha1Hash2            0      0.00%     79.71% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha256Hash            0      0.00%     79.71% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha256Hash2            0      0.00%     79.71% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShaSigma2            0      0.00%     79.71% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShaSigma3            0      0.00%     79.71% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdPredAlu            0      0.00%     79.71% # Type of FU issued
system.switch_cpus.iq.FU_type_0::MemRead      3098250     13.97%     93.68% # Type of FU issued
system.switch_cpus.iq.FU_type_0::MemWrite      1290670      5.82%     99.49% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMemRead        43275      0.20%     99.69% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMemWrite        68778      0.31%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::total       22178681                       # Type of FU issued
system.switch_cpus.iq.fp_alu_accesses          197024                       # Number of floating point alu accesses
system.switch_cpus.iq.fp_inst_queue_reads       386713                       # Number of floating instruction queue reads
system.switch_cpus.iq.fp_inst_queue_wakeup_accesses       180461                       # Number of floating instruction queue wakeup accesses
system.switch_cpus.iq.fp_inst_queue_writes       253632                       # Number of floating instruction queue writes
system.switch_cpus.iq.fu_busy_cnt              369815                       # FU busy when requested
system.switch_cpus.iq.fu_busy_rate           0.016674                       # FU busy rate (busy events/executed inst)
system.switch_cpus.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntAlu          323871     87.58%     87.58% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntMult              0      0.00%     87.58% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntDiv               0      0.00%     87.58% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatAdd             0      0.00%     87.58% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatCmp             0      0.00%     87.58% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatCvt             0      0.00%     87.58% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMult            0      0.00%     87.58% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMultAcc            0      0.00%     87.58% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatDiv             0      0.00%     87.58% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMisc            0      0.00%     87.58% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatSqrt            0      0.00%     87.58% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAdd              0      0.00%     87.58% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAddAcc            0      0.00%     87.58% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAlu            510      0.14%     87.71% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdCmp              0      0.00%     87.71% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdCvt            478      0.13%     87.84% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMisc           371      0.10%     87.94% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMult             0      0.00%     87.94% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMultAcc            0      0.00%     87.94% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShift           51      0.01%     87.96% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShiftAcc            0      0.00%     87.96% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdDiv              0      0.00%     87.96% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSqrt             0      0.00%     87.96% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatAdd            0      0.00%     87.96% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatAlu            0      0.00%     87.96% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatCmp            0      0.00%     87.96% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatCvt            0      0.00%     87.96% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatDiv            0      0.00%     87.96% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMisc            0      0.00%     87.96% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMult            0      0.00%     87.96% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMultAcc            0      0.00%     87.96% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatSqrt            0      0.00%     87.96% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdReduceAdd            0      0.00%     87.96% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdReduceAlu            0      0.00%     87.96% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdReduceCmp            0      0.00%     87.96% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatReduceAdd            0      0.00%     87.96% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatReduceCmp            0      0.00%     87.96% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAes              0      0.00%     87.96% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAesMix            0      0.00%     87.96% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha1Hash            0      0.00%     87.96% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha1Hash2            0      0.00%     87.96% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha256Hash            0      0.00%     87.96% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha256Hash2            0      0.00%     87.96% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShaSigma2            0      0.00%     87.96% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShaSigma3            0      0.00%     87.96% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdPredAlu            0      0.00%     87.96% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::MemRead          25268      6.83%     94.79% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::MemWrite         12798      3.46%     98.25% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMemRead         2986      0.81%     99.06% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMemWrite         3482      0.94%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.int_alu_accesses       21984245                       # Number of integer alu accesses
system.switch_cpus.iq.int_inst_queue_reads     54782785                       # Number of integer instruction queue reads
system.switch_cpus.iq.int_inst_queue_wakeup_accesses     21574747                       # Number of integer instruction queue wakeup accesses
system.switch_cpus.iq.int_inst_queue_writes     29598179                       # Number of integer instruction queue writes
system.switch_cpus.iq.iqInstsAdded           24333387                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus.iq.iqInstsIssued          22178681                       # Number of instructions issued
system.switch_cpus.iq.iqNonSpecInstsAdded         1016                       # Number of non-speculative instructions added to the IQ
system.switch_cpus.iq.iqSquashedInstsExamined      5516932                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus.iq.iqSquashedInstsIssued        74575                       # Number of squashed instructions issued
system.switch_cpus.iq.iqSquashedNonSpecRemoved          311                       # Number of squashed non-spec instructions that were removed
system.switch_cpus.iq.iqSquashedOperandsExamined      9440626                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus.iq.issued_per_cycle::samples     10367751                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::mean     2.139199                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::stdev     2.424991                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::0      4588774     44.26%     44.26% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::1       885114      8.54%     52.80% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::2       882783      8.51%     61.31% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::3       939942      9.07%     70.38% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::4       896441      8.65%     79.02% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::5       780197      7.53%     86.55% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::6       729950      7.04%     93.59% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::7       474674      4.58%     98.17% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::8       189876      1.83%    100.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::total     10367751                       # Number of insts issued each cycle
system.switch_cpus.iq.rate                   2.039266                       # Inst issue rate
system.switch_cpus.iq.vec_alu_accesses              0                       # Number of vector alu accesses
system.switch_cpus.iq.vec_inst_queue_reads            0                       # Number of vector instruction queue reads
system.switch_cpus.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.switch_cpus.iq.vec_inst_queue_writes            0                       # Number of vector instruction queue writes
system.switch_cpus.memDep0.conflictingLoads        46810                       # Number of conflicting loads.
system.switch_cpus.memDep0.conflictingStores        46449                       # Number of conflicting stores.
system.switch_cpus.memDep0.insertedLoads      3316397                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus.memDep0.insertedStores      1422267                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus.misc_regfile_reads         9202663                       # number of misc regfile reads
system.switch_cpus.misc_regfile_writes            639                       # number of misc regfile writes
system.switch_cpus.numCycles                 10875816                       # number of cpu cycles simulated
system.switch_cpus.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus.numWorkItemsStarted              0                       # number of work items this cpu started
system.switch_cpus.timesIdled                   19146                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.tol2bus.snoop_filter.hit_multi_requests          576                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            5                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests       104009                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops         1943                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests       208481                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops           1948                       # Total number of snoops made to the snoop filter.
system.clk_domain.clock                          1000                       # Clock period in ticks
system.cpu.branchPred.lookups                       0                       # Number of BP lookups
system.cpu.branchPred.condPredicted                 0                       # Number of conditional branches predicted
system.cpu.branchPred.condIncorrect                 0                       # Number of conditional branches incorrect
system.cpu.branchPred.BTBLookups                    0                       # Number of BTB lookups
system.cpu.branchPred.BTBHits                       0                       # Number of BTB hits
system.cpu.branchPred.BTBHitPct                   nan                       # BTB Hit Percentage
system.cpu.branchPred.RASUsed                       0                       # Number of times the RAS was used to get a target.
system.cpu.branchPred.RASIncorrect                  0                       # Number of incorrect RAS predictions.
system.cpu.branchPred.indirectLookups               0                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectHits                  0                       # Number of indirect target hits.
system.cpu.branchPred.indirectMisses                0                       # Number of indirect misses.
system.cpu.branchPred.indirectMispredicted            0                       # Number of mispredicted indirect branches.
system.cpu.dcache.demand_hits::.switch_cpus.data      3822922                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total          3822922                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.switch_cpus.data      3823141                       # number of overall hits
system.cpu.dcache.overall_hits::total         3823141                       # number of overall hits
system.cpu.dcache.demand_misses::.switch_cpus.data       127052                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total         127052                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.switch_cpus.data       127075                       # number of overall misses
system.cpu.dcache.overall_misses::total        127075                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.switch_cpus.data   7378621499                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total   7378621499                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.switch_cpus.data   7378621499                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total   7378621499                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.switch_cpus.data      3949974                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total      3949974                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.switch_cpus.data      3950216                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total      3950216                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.switch_cpus.data     0.032165                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.032165                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.switch_cpus.data     0.032169                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.032169                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.switch_cpus.data 58075.602895                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 58075.602895                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.switch_cpus.data 58065.091474                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 58065.091474                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs       204105                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets         3476                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs              2943                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets              47                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs    69.352701                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets    73.957447                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks        21634                       # number of writebacks
system.cpu.dcache.writebacks::total             21634                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.switch_cpus.data        84218                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total        84218                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.switch_cpus.data        84218                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total        84218                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.switch_cpus.data        42834                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total        42834                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.switch_cpus.data        42841                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total        42841                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.switch_cpus.data   2559577499                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total   2559577499                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.switch_cpus.data   2559914499                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total   2559914499                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.switch_cpus.data     0.010844                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.010844                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.switch_cpus.data     0.010845                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.010845                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.switch_cpus.data 59755.743078                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 59755.743078                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.switch_cpus.data 59753.845592                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 59753.845592                       # average overall mshr miss latency
system.cpu.dcache.replacements                  42715                       # number of replacements
system.cpu.dcache.ReadReq_hits::.switch_cpus.data      2615112                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total         2615112                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.switch_cpus.data       111439                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total        111439                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.switch_cpus.data   6240791000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total   6240791000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.switch_cpus.data      2726551                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total      2726551                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.switch_cpus.data     0.040872                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.040872                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.switch_cpus.data 56001.857518                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 56001.857518                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.switch_cpus.data        84190                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total        84190                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.switch_cpus.data        27249                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total        27249                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.switch_cpus.data   1438554000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total   1438554000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.switch_cpus.data     0.009994                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.009994                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.switch_cpus.data 52792.909832                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 52792.909832                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.switch_cpus.data      1207810                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total        1207810                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.switch_cpus.data        15613                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total        15613                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.switch_cpus.data   1137830499                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total   1137830499                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.switch_cpus.data      1223423                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total      1223423                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.switch_cpus.data     0.012762                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.012762                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.switch_cpus.data 72877.121565                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 72877.121565                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.switch_cpus.data           28                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total           28                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.switch_cpus.data        15585                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total        15585                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.switch_cpus.data   1121023499                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total   1121023499                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.switch_cpus.data     0.012739                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.012739                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.switch_cpus.data 71929.643824                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 71929.643824                       # average WriteReq mshr miss latency
system.cpu.dcache.SoftPFReq_hits::.switch_cpus.data          219                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_hits::total           219                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_misses::.switch_cpus.data           23                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_misses::total           23                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_accesses::.switch_cpus.data          242                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_accesses::total          242                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_miss_rate::.switch_cpus.data     0.095041                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_miss_rate::total     0.095041                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_misses::.switch_cpus.data            7                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_misses::total            7                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_miss_latency::.switch_cpus.data       337000                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_latency::total       337000                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_rate::.switch_cpus.data     0.028926                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_miss_rate::total     0.028926                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::.switch_cpus.data 48142.857143                       # average SoftPFReq mshr miss latency
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::total 48142.857143                       # average SoftPFReq mshr miss latency
system.cpu.dcache.power_state.pwrStateResidencyTicks::UNDEFINED   6488271000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse                 1024                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs             4068213                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs             43739                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs             93.011111                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data    16.632284                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_blocks::.switch_cpus.data  1007.367716                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.016242                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::.switch_cpus.data     0.983758                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024         1024                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0           86                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          579                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2          347                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3           12                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses           7943147                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses          7943147                       # Number of data accesses
system.cpu.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED   6488271000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.dtb.wrAccesses                           0                       # TLB accesses on write requests
system.cpu.dtb.rdMisses                             0                       # TLB misses on read requests
system.cpu.dtb.wrMisses                             0                       # TLB misses on write requests
system.cpu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED   6488271000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.replacements            0                       # number of replacements
system.cpu.dtb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED   6488271000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.dtb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.dtb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.dtb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.dtb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.dtb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED   6488271000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.switch_cpus.inst      1829987                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total          1829987                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.switch_cpus.inst      1829987                       # number of overall hits
system.cpu.icache.overall_hits::total         1829987                       # number of overall hits
system.cpu.icache.demand_misses::.switch_cpus.inst        67836                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total          67836                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.switch_cpus.inst        67836                       # number of overall misses
system.cpu.icache.overall_misses::total         67836                       # number of overall misses
system.cpu.icache.demand_miss_latency::.switch_cpus.inst   1430677499                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total   1430677499                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.switch_cpus.inst   1430677499                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total   1430677499                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.switch_cpus.inst      1897823                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total      1897823                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.switch_cpus.inst      1897823                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total      1897823                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.switch_cpus.inst     0.035744                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.035744                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.switch_cpus.inst     0.035744                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.035744                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.switch_cpus.inst 21090.239681                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 21090.239681                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.switch_cpus.inst 21090.239681                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 21090.239681                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs         2786                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                43                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs    64.790698                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks        61233                       # number of writebacks
system.cpu.icache.writebacks::total             61233                       # number of writebacks
system.cpu.icache.demand_mshr_hits::.switch_cpus.inst         6144                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total         6144                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::.switch_cpus.inst         6144                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total         6144                       # number of overall MSHR hits
system.cpu.icache.demand_mshr_misses::.switch_cpus.inst        61692                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total        61692                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.switch_cpus.inst        61692                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total        61692                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.switch_cpus.inst   1213453999                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total   1213453999                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.switch_cpus.inst   1213453999                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total   1213453999                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.switch_cpus.inst     0.032507                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.032507                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.switch_cpus.inst     0.032507                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.032507                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.switch_cpus.inst 19669.551952                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 19669.551952                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.switch_cpus.inst 19669.551952                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 19669.551952                       # average overall mshr miss latency
system.cpu.icache.replacements                  61233                       # number of replacements
system.cpu.icache.ReadReq_hits::.switch_cpus.inst      1829987                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total         1829987                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.switch_cpus.inst        67836                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total         67836                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.switch_cpus.inst   1430677499                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total   1430677499                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.switch_cpus.inst      1897823                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total      1897823                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.switch_cpus.inst     0.035744                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.035744                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.switch_cpus.inst 21090.239681                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 21090.239681                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_hits::.switch_cpus.inst         6144                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total         6144                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_misses::.switch_cpus.inst        61692                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total        61692                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.switch_cpus.inst   1213453999                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total   1213453999                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.switch_cpus.inst     0.032507                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.032507                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.switch_cpus.inst 19669.551952                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 19669.551952                       # average ReadReq mshr miss latency
system.cpu.icache.power_state.pwrStateResidencyTicks::UNDEFINED   6488271000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           957.839555                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs             3226452                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs             62362                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs             51.737468                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   136.363166                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_blocks::.switch_cpus.inst   821.476389                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.133167                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::.switch_cpus.inst     0.802223                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.935390                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024         1010                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0          102                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::1          217                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::2          541                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3          150                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.986328                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses           3857338                       # Number of tag accesses
system.cpu.icache.tags.data_accesses          3857338                       # Number of data accesses
system.cpu.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED   6488271000                       # Cumulative time (in ticks) in various power states
system.cpu.interrupts.clk_domain.clock           8000                       # Clock period in ticks
system.cpu.itb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.itb.wrAccesses                           0                       # TLB accesses on write requests
system.cpu.itb.rdMisses                             0                       # TLB misses on read requests
system.cpu.itb.wrMisses                             0                       # TLB misses on write requests
system.cpu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED   6488271000                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.replacements            0                       # number of replacements
system.cpu.itb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED   6488271000                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.itb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.itb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.itb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.itb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.itb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.itb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.itb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED   6488271000                       # Cumulative time (in ticks) in various power states
system.cpu.power_state.pwrStateResidencyTicks::OFF   5437908000                       # Cumulative time (in ticks) in various power states
system.cpu.thread_0.numInsts                        0                       # Number of Instructions committed
system.cpu.thread_0.numOps                          0                       # Number of Ops committed
system.cpu.thread_0.numMemRefs                      0                       # Number of Memory References
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.l2.demand_hits::.switch_cpus.inst        55028                       # number of demand (read+write) hits
system.l2.demand_hits::.switch_cpus.data        13820                       # number of demand (read+write) hits
system.l2.demand_hits::total                    68848                       # number of demand (read+write) hits
system.l2.overall_hits::.switch_cpus.inst        55028                       # number of overall hits
system.l2.overall_hits::.switch_cpus.data        13820                       # number of overall hits
system.l2.overall_hits::total                   68848                       # number of overall hits
system.l2.demand_misses::.switch_cpus.inst         6477                       # number of demand (read+write) misses
system.l2.demand_misses::.switch_cpus.data        28895                       # number of demand (read+write) misses
system.l2.demand_misses::total                  35372                       # number of demand (read+write) misses
system.l2.overall_misses::.switch_cpus.inst         6477                       # number of overall misses
system.l2.overall_misses::.switch_cpus.data        28895                       # number of overall misses
system.l2.overall_misses::total                 35372                       # number of overall misses
system.l2.demand_miss_latency::.switch_cpus.inst    540765000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.switch_cpus.data   2346809500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total       2887574500                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.switch_cpus.inst    540765000                       # number of overall miss cycles
system.l2.overall_miss_latency::.switch_cpus.data   2346809500                       # number of overall miss cycles
system.l2.overall_miss_latency::total      2887574500                       # number of overall miss cycles
system.l2.demand_accesses::.switch_cpus.inst        61505                       # number of demand (read+write) accesses
system.l2.demand_accesses::.switch_cpus.data        42715                       # number of demand (read+write) accesses
system.l2.demand_accesses::total               104220                       # number of demand (read+write) accesses
system.l2.overall_accesses::.switch_cpus.inst        61505                       # number of overall (read+write) accesses
system.l2.overall_accesses::.switch_cpus.data        42715                       # number of overall (read+write) accesses
system.l2.overall_accesses::total              104220                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.switch_cpus.inst     0.105309                       # miss rate for demand accesses
system.l2.demand_miss_rate::.switch_cpus.data     0.676460                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.339397                       # miss rate for demand accesses
system.l2.overall_miss_rate::.switch_cpus.inst     0.105309                       # miss rate for overall accesses
system.l2.overall_miss_rate::.switch_cpus.data     0.676460                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.339397                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.switch_cpus.inst 83490.041686                       # average overall miss latency
system.l2.demand_avg_miss_latency::.switch_cpus.data 81218.532618                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 81634.470768                       # average overall miss latency
system.l2.overall_avg_miss_latency::.switch_cpus.inst 83490.041686                       # average overall miss latency
system.l2.overall_avg_miss_latency::.switch_cpus.data 81218.532618                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 81634.470768                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.writebacks::.writebacks               11576                       # number of writebacks
system.l2.writebacks::total                     11576                       # number of writebacks
system.l2.demand_mshr_misses::.switch_cpus.inst         6477                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.switch_cpus.data        28895                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total             35372                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.switch_cpus.inst         6477                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.switch_cpus.data        28895                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total            35372                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.switch_cpus.inst    475995000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.switch_cpus.data   2057859500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total   2533854500                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.switch_cpus.inst    475995000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.switch_cpus.data   2057859500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total   2533854500                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.switch_cpus.inst     0.105309                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.switch_cpus.data     0.676460                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.339397                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.switch_cpus.inst     0.105309                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.switch_cpus.data     0.676460                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.339397                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.switch_cpus.inst 73490.041686                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.switch_cpus.data 71218.532618                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 71634.470768                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.switch_cpus.inst 73490.041686                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.switch_cpus.data 71218.532618                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 71634.470768                       # average overall mshr miss latency
system.l2.replacements                          35250                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks        21634                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total            21634                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks        21634                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total        21634                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks        61124                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total            61124                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks        61124                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total        61124                       # number of WritebackClean accesses(hits+misses)
system.l2.CleanEvict_mshr_misses::.writebacks           45                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_misses::total            45                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_miss_rate::.writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l2.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l2.UpgradeReq_hits::.switch_cpus.data          101                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::total                  101                       # number of UpgradeReq hits
system.l2.UpgradeReq_misses::.switch_cpus.data           25                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::total                 25                       # number of UpgradeReq misses
system.l2.UpgradeReq_accesses::.switch_cpus.data          126                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::total              126                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_miss_rate::.switch_cpus.data     0.198413                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::total        0.198413                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_misses::.switch_cpus.data           25                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::total            25                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_miss_latency::.switch_cpus.data       497500                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::total       497500                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_rate::.switch_cpus.data     0.198413                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::total     0.198413                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_avg_mshr_miss_latency::.switch_cpus.data        19900                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::total        19900                       # average UpgradeReq mshr miss latency
system.l2.ReadExReq_hits::.switch_cpus.data         1880                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                  1880                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.switch_cpus.data        13581                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total               13581                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.switch_cpus.data   1075752500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total    1075752500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.switch_cpus.data        15461                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total             15461                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.switch_cpus.data     0.878404                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.878404                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.switch_cpus.data 79210.109712                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 79210.109712                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_misses::.switch_cpus.data        13581                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total          13581                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.switch_cpus.data    939942500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total    939942500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.switch_cpus.data     0.878404                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.878404                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.switch_cpus.data 69210.109712                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 69210.109712                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.switch_cpus.inst        55028                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total              55028                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.switch_cpus.inst         6477                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total             6477                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.switch_cpus.inst    540765000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total    540765000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.switch_cpus.inst        61505                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total          61505                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.switch_cpus.inst     0.105309                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.105309                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.switch_cpus.inst 83490.041686                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 83490.041686                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_misses::.switch_cpus.inst         6477                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total         6477                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.switch_cpus.inst    475995000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total    475995000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.switch_cpus.inst     0.105309                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.105309                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.switch_cpus.inst 73490.041686                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 73490.041686                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.switch_cpus.data        11940                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total             11940                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.switch_cpus.data        15314                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total           15314                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.switch_cpus.data   1271057000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total   1271057000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.switch_cpus.data        27254                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total         27254                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.switch_cpus.data     0.561899                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.561899                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.switch_cpus.data 82999.673501                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 82999.673501                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_misses::.switch_cpus.data        15314                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total        15314                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.switch_cpus.data   1117917000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total   1117917000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.switch_cpus.data     0.561899                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.561899                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus.data 72999.673501                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 72999.673501                       # average ReadSharedReq mshr miss latency
system.l2.power_state.pwrStateResidencyTicks::UNDEFINED   6488271000                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                  8100.742612                       # Cycle average of tags in use
system.l2.tags.total_refs                      222335                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                     43442                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      5.117973                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                         0                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks     269.976039                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.inst        51.601626                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.data       555.382390                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.switch_cpus.inst  1590.608993                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.switch_cpus.data  5633.173563                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.032956                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.inst        0.006299                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.data        0.067796                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.switch_cpus.inst     0.194166                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.switch_cpus.data     0.687643                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.988860                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024          8192                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0           37                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1          314                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2         4334                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3         3507                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                   1701433                       # Number of tag accesses
system.l2.tags.data_accesses                  1701433                       # Number of data accesses
system.l2.tags.power_state.pwrStateResidencyTicks::UNDEFINED   6488271000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.avgPriority_.writebacks::samples     11576.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.switch_cpus.inst::samples      6477.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.switch_cpus.data::samples     28887.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.000445668500                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds          691                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds          691                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState               81818                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState              10860                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                       35372                       # Number of read requests accepted
system.mem_ctrls.writeReqs                      11576                       # Number of write requests accepted
system.mem_ctrls.readBursts                     35372                       # Number of controller read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                    11576                       # Number of controller write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                      8                       # Number of controller read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of controller write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.avgRdQLen                       1.17                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      24.63                       # Average write queue length when enqueuing
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                 35372                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                11576                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                   25489                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                    6457                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                    2501                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                     898                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                      13                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       4                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       2                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                    203                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                    222                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                    602                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                    686                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                    704                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                    705                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                    702                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                    699                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                    703                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                    705                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                    710                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                    714                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                    707                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                    700                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                    718                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                    695                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                    694                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                    691                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.rdPerTurnAround::samples          691                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      51.150507                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     37.757027                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev     55.486496                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-31            321     46.45%     46.45% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::32-63           196     28.36%     74.82% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::64-95            95     13.75%     88.57% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::96-127           39      5.64%     94.21% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::128-159           17      2.46%     96.67% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::160-191           10      1.45%     98.12% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::192-223            3      0.43%     98.55% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::224-255            4      0.58%     99.13% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::288-319            1      0.14%     99.28% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::352-383            2      0.29%     99.57% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::416-447            2      0.29%     99.86% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::768-799            1      0.14%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total           691                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples          691                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.707670                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.675147                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      1.067945                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16              459     66.43%     66.43% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17               25      3.62%     70.04% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18              169     24.46%     94.50% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19               28      4.05%     98.55% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20                9      1.30%     99.86% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::22                1      0.14%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total           691                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadWrQ                     512                       # Total number of bytes read from write queue
system.mem_ctrls.bytesReadSys                 2263808                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys               740864                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBWSys                    416.30                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    136.24                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.totGap                    5437218500                       # Total gap between requests
system.mem_ctrls.avgGap                     115813.63                       # Average gap between requests
system.mem_ctrls.requestorReadBytes::.switch_cpus.inst       414528                       # Per-requestor bytes read from memory
system.mem_ctrls.requestorReadBytes::.switch_cpus.data      1848768                       # Per-requestor bytes read from memory
system.mem_ctrls.requestorWriteBytes::.writebacks       738880                       # Per-requestor bytes write to memory
system.mem_ctrls.requestorReadRate::.switch_cpus.inst 76229314.655562400818                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls.requestorReadRate::.switch_cpus.data 339977800.286433696747                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls.requestorWriteRate::.writebacks 135875781.642499297857                       # Per-requestor bytes write to memory rate (Bytes/sec)
system.mem_ctrls.requestorReadAccesses::.switch_cpus.inst         6477                       # Per-requestor read serviced memory accesses
system.mem_ctrls.requestorReadAccesses::.switch_cpus.data        28895                       # Per-requestor read serviced memory accesses
system.mem_ctrls.requestorWriteAccesses::.writebacks        11576                       # Per-requestor write serviced memory accesses
system.mem_ctrls.requestorReadTotalLat::.switch_cpus.inst    209353750                       # Per-requestor read total memory access latency
system.mem_ctrls.requestorReadTotalLat::.switch_cpus.data    870219500                       # Per-requestor read total memory access latency
system.mem_ctrls.requestorWriteTotalLat::.writebacks 128218059250                       # Per-requestor write total memory access latency
system.mem_ctrls.requestorReadAvgLat::.switch_cpus.inst     32322.64                       # Per-requestor read average memory access latency
system.mem_ctrls.requestorReadAvgLat::.switch_cpus.data     30116.61                       # Per-requestor read average memory access latency
system.mem_ctrls.requestorWriteAvgLat::.writebacks  11076197.24                       # Per-requestor write average memory access latency
system.mem_ctrls.dram.bytes_read::.switch_cpus.inst       414528                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::.switch_cpus.data      1849280                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::total       2263808                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::.switch_cpus.inst       414528                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::total       414528                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.bytes_written::.writebacks       740864                       # Number of bytes written to this memory
system.mem_ctrls.dram.bytes_written::total       740864                       # Number of bytes written to this memory
system.mem_ctrls.dram.num_reads::.switch_cpus.inst         6477                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::.switch_cpus.data        28895                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::total          35372                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_writes::.writebacks        11576                       # Number of write requests responded to by this memory
system.mem_ctrls.dram.num_writes::total         11576                       # Number of write requests responded to by this memory
system.mem_ctrls.dram.bw_read::.switch_cpus.inst     76229315                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::.switch_cpus.data    340071954                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::total        416301269                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::.switch_cpus.inst     76229315                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::total     76229315                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_write::.writebacks    136240628                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_write::total       136240628                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.writebacks    136240628                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.switch_cpus.inst     76229315                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.switch_cpus.data    340071954                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::total       552541897                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.readBursts                35364                       # Number of DRAM read bursts
system.mem_ctrls.dram.writeBursts               11545                       # Number of DRAM write bursts
system.mem_ctrls.dram.perBankRdBursts::0         2202                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::1         2149                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::2         2148                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::3         2235                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::4         2286                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::5         2292                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::6         2340                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::7         2080                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::8         2031                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::9         2210                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::10         2367                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::11         2546                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::12         2255                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::13         2015                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::14         2083                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::15         2125                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::0          656                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::1          621                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::2          684                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::3          539                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::4          583                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::5          610                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::6          738                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::7          665                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::8          732                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::9          724                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::10         1052                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::11         1062                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::12          790                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::13          720                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::14          651                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::15          718                       # Per bank write bursts
system.mem_ctrls.dram.totQLat               416498250                       # Total ticks spent queuing
system.mem_ctrls.dram.totBusLat             176820000                       # Total ticks spent in databus transfers
system.mem_ctrls.dram.totMemAccLat         1079573250                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.dram.avgQLat                11777.46                       # Average queueing delay per DRAM burst
system.mem_ctrls.dram.avgBusLat               5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.dram.avgMemAccLat           30527.46                       # Average memory access latency per DRAM burst
system.mem_ctrls.dram.readRowHits               27817                       # Number of row buffer hits during reads
system.mem_ctrls.dram.writeRowHits               8407                       # Number of row buffer hits during writes
system.mem_ctrls.dram.readRowHitRate            78.66                       # Row buffer hit rate for reads
system.mem_ctrls.dram.writeRowHitRate           72.82                       # Row buffer hit rate for writes
system.mem_ctrls.dram.bytesPerActivate::samples        10683                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::mean   280.999719                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::gmean   169.424096                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::stdev   305.570301                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::0-127         4102     38.40%     38.40% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::128-255         2791     26.13%     64.52% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::256-383         1094     10.24%     74.76% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::384-511          636      5.95%     80.72% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::512-639          402      3.76%     84.48% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::640-767          275      2.57%     87.05% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::768-895          224      2.10%     89.15% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::896-1023          191      1.79%     90.94% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::1024-1151          968      9.06%    100.00% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::total        10683                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesRead               2263296                       # Total number of bytes read from DRAM
system.mem_ctrls.dram.bytesWritten             738880                       # Total number of bytes written to DRAM
system.mem_ctrls.dram.avgRdBW              416.207115                       # Average DRAM read bandwidth in MiBytes/s
system.mem_ctrls.dram.avgWrBW              135.875782                       # Average DRAM write bandwidth in MiBytes/s
system.mem_ctrls.dram.peakBW                 12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.dram.busUtil                    4.31                       # Data bus utilization in percentage
system.mem_ctrls.dram.busUtilRead                3.25                       # Data bus utilization in percentage for reads
system.mem_ctrls.dram.busUtilWrite               1.06                       # Data bus utilization in percentage for writes
system.mem_ctrls.dram.pageHitRate               77.22                       # Row buffer hit rate, read and write combined
system.mem_ctrls.dram.power_state.pwrStateResidencyTicks::UNDEFINED   6488271000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.dram.rank0.actEnergy        36535380                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.dram.rank0.preEnergy        19415220                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.dram.rank0.readEnergy      126606480                       # Energy for read commands per rank (pJ)
system.mem_ctrls.dram.rank0.writeEnergy      26601120                       # Energy for write commands per rank (pJ)
system.mem_ctrls.dram.rank0.refreshEnergy 429018720.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.dram.rank0.actBackEnergy   1819019340                       # Energy for active background per rank (pJ)
system.mem_ctrls.dram.rank0.preBackEnergy    556329120                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.dram.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.dram.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.dram.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.dram.rank0.totalEnergy    3013525380                       # Total energy per rank (pJ)
system.mem_ctrls.dram.rank0.averagePower   554.169982                       # Core power per rank (mW)
system.mem_ctrls.dram.rank0.totalIdleTime            0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.dram.rank0.pwrStateTime::IDLE   1427687500                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::REF    181480000                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::ACT   3828740500                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.dram.rank1.actEnergy        39755520                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.dram.rank1.preEnergy        21126765                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.dram.rank1.readEnergy      125892480                       # Energy for read commands per rank (pJ)
system.mem_ctrls.dram.rank1.writeEnergy      33663780                       # Energy for write commands per rank (pJ)
system.mem_ctrls.dram.rank1.refreshEnergy 429018720.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.dram.rank1.actBackEnergy   1715151090                       # Energy for active background per rank (pJ)
system.mem_ctrls.dram.rank1.preBackEnergy    643703520                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.dram.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.dram.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.dram.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.dram.rank1.totalEnergy    3008311875                       # Total energy per rank (pJ)
system.mem_ctrls.dram.rank1.averagePower   553.211249                       # Core power per rank (mW)
system.mem_ctrls.dram.rank1.totalIdleTime            0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.dram.rank1.pwrStateTime::IDLE   1652371750                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::REF    181480000                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::ACT   3604056250                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.power_state.pwrStateResidencyTicks::UNDEFINED   6488271000                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp              21791                       # Transaction distribution
system.membus.trans_dist::WritebackDirty        11576                       # Transaction distribution
system.membus.trans_dist::CleanEvict            21788                       # Transaction distribution
system.membus.trans_dist::UpgradeReq               25                       # Transaction distribution
system.membus.trans_dist::ReadExReq             13581                       # Transaction distribution
system.membus.trans_dist::ReadExResp            13581                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq         21791                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side_port::system.mem_ctrls.port       104133                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_count_system.l2.mem_side_port::total       104133                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_count::total                 104133                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_size_system.l2.mem_side_port::system.mem_ctrls.port      3004672                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.pkt_size_system.l2.mem_side_port::total      3004672                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.pkt_size::total                 3004672                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples             35397                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                   35397    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total               35397                       # Request fanout histogram
system.membus.power_state.pwrStateResidencyTicks::UNDEFINED   6488271000                       # Cumulative time (in ticks) in various power states
system.membus.reqLayer2.occupancy           122650000                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               2.3                       # Layer utilization (%)
system.membus.respLayer1.occupancy          187686500                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              3.5                       # Layer utilization (%)
system.switch_cpus.branchPred.lookups         3208189                       # Number of BP lookups
system.switch_cpus.branchPred.condPredicted      2515902                       # Number of conditional branches predicted
system.switch_cpus.branchPred.condIncorrect       148902                       # Number of conditional branches incorrect
system.switch_cpus.branchPred.BTBLookups      1791814                       # Number of BTB lookups
system.switch_cpus.branchPred.BTBHits         1685633                       # Number of BTB hits
system.switch_cpus.branchPred.BTBHitPct     94.074106                       # BTB Hit Percentage
system.switch_cpus.branchPred.RASUsed          221716                       # Number of times the RAS was used to get a target.
system.switch_cpus.branchPred.RASIncorrect          693                       # Number of incorrect RAS predictions.
system.switch_cpus.branchPred.indirectLookups       164078                       # Number of indirect predictor lookups.
system.switch_cpus.branchPred.indirectHits        94349                       # Number of indirect target hits.
system.switch_cpus.branchPred.indirectMisses        69729                       # Number of indirect misses.
system.switch_cpus.branchPred.indirectMispredicted        10237                       # Number of mispredicted indirect branches.
system.switch_cpus.commit.commitSquashedInsts      5509025                       # The number of squashed insts skipped by commit
system.switch_cpus.commit.commitNonSpecStalls          705                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus.commit.branchMispredicts       133674                       # The number of times a branch was mispredicted
system.switch_cpus.commit.numCommittedDist::samples      9610277                       # Number of insts commited each cycle
system.switch_cpus.commit.numCommittedDist::mean     1.958054                       # Number of insts commited each cycle
system.switch_cpus.commit.numCommittedDist::stdev     2.709677                       # Number of insts commited each cycle
system.switch_cpus.commit.numCommittedDist::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus.commit.numCommittedDist::0      4819996     50.15%     50.15% # Number of insts commited each cycle
system.switch_cpus.commit.numCommittedDist::1      1197563     12.46%     62.62% # Number of insts commited each cycle
system.switch_cpus.commit.numCommittedDist::2       513749      5.35%     67.96% # Number of insts commited each cycle
system.switch_cpus.commit.numCommittedDist::3      1085389     11.29%     79.26% # Number of insts commited each cycle
system.switch_cpus.commit.numCommittedDist::4       323835      3.37%     82.63% # Number of insts commited each cycle
system.switch_cpus.commit.numCommittedDist::5       302930      3.15%     85.78% # Number of insts commited each cycle
system.switch_cpus.commit.numCommittedDist::6       140102      1.46%     87.24% # Number of insts commited each cycle
system.switch_cpus.commit.numCommittedDist::7       128092      1.33%     88.57% # Number of insts commited each cycle
system.switch_cpus.commit.numCommittedDist::8      1098621     11.43%    100.00% # Number of insts commited each cycle
system.switch_cpus.commit.numCommittedDist::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus.commit.numCommittedDist::min_value            0                       # Number of insts commited each cycle
system.switch_cpus.commit.numCommittedDist::max_value            8                       # Number of insts commited each cycle
system.switch_cpus.commit.numCommittedDist::total      9610277                       # Number of insts commited each cycle
system.switch_cpus.commit.instsCommitted     10000002                       # Number of instructions committed
system.switch_cpus.commit.opsCommitted       18817442                       # Number of ops (including micro ops) committed
system.switch_cpus.commit.memRefs             3839937                       # Number of memory references committed
system.switch_cpus.commit.loads               2617383                       # Number of loads committed
system.switch_cpus.commit.amos                      0                       # Number of atomic instructions committed
system.switch_cpus.commit.membars                  40                       # Number of memory barriers committed
system.switch_cpus.commit.branches            2121361                       # Number of branches committed
system.switch_cpus.commit.vector                    0                       # Number of committed Vector instructions.
system.switch_cpus.commit.floating             157518                       # Number of committed floating point instructions.
system.switch_cpus.commit.integer            18478806                       # Number of committed integer instructions.
system.switch_cpus.commit.functionCalls        178662                       # Number of function calls committed.
system.switch_cpus.commit.committedInstType_0::No_OpClass       274282      1.46%      1.46% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::IntAlu     14447721     76.78%     78.24% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::IntMult        62597      0.33%     78.57% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::IntDiv       133224      0.71%     79.28% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::FloatAdd         6902      0.04%     79.31% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::FloatCmp            0      0.00%     79.31% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::FloatCvt         1136      0.01%     79.32% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::FloatMult            0      0.00%     79.32% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::FloatMultAcc            0      0.00%     79.32% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::FloatDiv            0      0.00%     79.32% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::FloatMisc            0      0.00%     79.32% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::FloatSqrt            0      0.00%     79.32% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdAdd         4026      0.02%     79.34% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdAddAcc            0      0.00%     79.34% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdAlu        21148      0.11%     79.45% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdCmp           60      0.00%     79.45% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdCvt        10190      0.05%     79.51% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdMisc        14930      0.08%     79.59% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdMult            0      0.00%     79.59% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdMultAcc            0      0.00%     79.59% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdShift         1042      0.01%     79.59% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdShiftAcc            0      0.00%     79.59% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdDiv            0      0.00%     79.59% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdSqrt            0      0.00%     79.59% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdFloatAdd            5      0.00%     79.59% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdFloatAlu            0      0.00%     79.59% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdFloatCmp            0      0.00%     79.59% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdFloatCvt          178      0.00%     79.59% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdFloatDiv            1      0.00%     79.59% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdFloatMisc            0      0.00%     79.59% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdFloatMult           62      0.00%     79.59% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdFloatMultAcc            0      0.00%     79.59% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdFloatSqrt            1      0.00%     79.59% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdReduceAdd            0      0.00%     79.59% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdReduceAlu            0      0.00%     79.59% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdReduceCmp            0      0.00%     79.59% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdFloatReduceAdd            0      0.00%     79.59% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdFloatReduceCmp            0      0.00%     79.59% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdAes            0      0.00%     79.59% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdAesMix            0      0.00%     79.59% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdSha1Hash            0      0.00%     79.59% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdSha1Hash2            0      0.00%     79.59% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdSha256Hash            0      0.00%     79.59% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdSha256Hash2            0      0.00%     79.59% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdShaSigma2            0      0.00%     79.59% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdShaSigma3            0      0.00%     79.59% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdPredAlu            0      0.00%     79.59% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::MemRead      2584755     13.74%     93.33% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::MemWrite      1160959      6.17%     99.50% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::FloatMemRead        32628      0.17%     99.67% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::FloatMemWrite        61595      0.33%    100.00% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::total     18817442                       # Class of committed instruction
system.switch_cpus.commit.commitEligibleSamples      1098621                       # number cycles where commit BW limit reached
system.switch_cpus.decode.idleCycles          3049539                       # Number of cycles decode is idle
system.switch_cpus.decode.blockedCycles       3195440                       # Number of cycles decode is blocked
system.switch_cpus.decode.runCycles           3642192                       # Number of cycles decode is running
system.switch_cpus.decode.unblockCycles        346022                       # Number of cycles decode is unblocking
system.switch_cpus.decode.squashCycles         134556                       # Number of cycles decode is squashing
system.switch_cpus.decode.branchResolved      1547110                       # Number of times decode resolved a  branch
system.switch_cpus.decode.branchMispred         16938                       # Number of times decode detected a branch misprediction
system.switch_cpus.decode.decodedInsts       25969979                       # Number of instructions handled by decode
system.switch_cpus.decode.squashedInsts         73873                       # Number of squashed instructions handled by decode
system.switch_cpus.dtb.rdAccesses             3060807                       # TLB accesses on read requests
system.switch_cpus.dtb.wrAccesses             1337553                       # TLB accesses on write requests
system.switch_cpus.dtb.rdMisses                  4230                       # TLB misses on read requests
system.switch_cpus.dtb.wrMisses                  1332                       # TLB misses on write requests
system.switch_cpus.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED   6488271000                       # Cumulative time (in ticks) in various power states
system.switch_cpus.fetch.icacheStallCycles      3242296                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus.fetch.insts               13878855                       # Number of instructions fetch has processed
system.switch_cpus.fetch.branches             3208189                       # Number of branches that fetch encountered
system.switch_cpus.fetch.predictedBranches      2001698                       # Number of branches that fetch has predicted taken
system.switch_cpus.fetch.cycles               6962486                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus.fetch.squashCycles          302366                       # Number of cycles fetch has spent squashing
system.switch_cpus.fetch.miscStallCycles         1541                       # Number of cycles fetch has spent waiting on interrupts,or bad addresses, or out of MSHRs
system.switch_cpus.fetch.pendingTrapStallCycles         9828                       # Number of stall cycles due to pending traps
system.switch_cpus.fetch.pendingQuiesceStallCycles           29                       # Number of stall cycles due to pending quiesce instructions
system.switch_cpus.fetch.icacheWaitRetryStallCycles          388                       # Number of stall cycles due to full MSHR
system.switch_cpus.fetch.cacheLines           1897824                       # Number of cache lines fetched
system.switch_cpus.fetch.icacheSquashes         48563                       # Number of outstanding Icache misses that were squashed
system.switch_cpus.fetch.nisnDist::samples     10367751                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.nisnDist::mean      2.652375                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.nisnDist::stdev     3.435338                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.nisnDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.nisnDist::0          5930765     57.20%     57.20% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.nisnDist::1           333900      3.22%     60.42% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.nisnDist::2           191005      1.84%     62.27% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.nisnDist::3           244199      2.36%     64.62% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.nisnDist::4           317955      3.07%     67.69% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.nisnDist::5           372922      3.60%     71.29% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.nisnDist::6           293246      2.83%     74.11% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.nisnDist::7           315325      3.04%     77.16% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.nisnDist::8          2368434     22.84%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.nisnDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.nisnDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.nisnDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.nisnDist::total     10367751                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.branchRate          0.294984                       # Number of branch fetches per cycle
system.switch_cpus.fetch.rate                1.276121                       # Number of inst fetches per cycle
system.switch_cpus.itb.rdAccesses                   0                       # TLB accesses on read requests
system.switch_cpus.itb.wrAccesses             1899361                       # TLB accesses on write requests
system.switch_cpus.itb.rdMisses                     0                       # TLB misses on read requests
system.switch_cpus.itb.wrMisses                 21988                       # TLB misses on write requests
system.switch_cpus.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED   6488271000                       # Cumulative time (in ticks) in various power states
system.switch_cpus.lsq0.forwLoads              331441                       # Number of loads that had data forwarded from stores
system.switch_cpus.lsq0.squashedLoads          699004                       # Number of loads squashed
system.switch_cpus.lsq0.ignoredResponses         1325                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus.lsq0.memOrderViolation          487                       # Number of memory ordering violations
system.switch_cpus.lsq0.squashedStores         199711                       # Number of stores squashed
system.switch_cpus.lsq0.rescheduledLoads          183                       # Number of loads that were rescheduled
system.switch_cpus.lsq0.blockedByCache           2401                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus.power_state.pwrStateResidencyTicks::OFF   6488271000                       # Cumulative time (in ticks) in various power states
system.switch_cpus.rename.squashCycles         134556                       # Number of cycles rename is squashing
system.switch_cpus.rename.idleCycles          3234240                       # Number of cycles rename is idle
system.switch_cpus.rename.blockCycles         1903861                       # Number of cycles rename is blocking
system.switch_cpus.rename.serializeStallCycles        10150                       # count of cycles rename stalledfor serializing inst
system.switch_cpus.rename.runCycles           3758930                       # Number of cycles rename is running
system.switch_cpus.rename.unblockCycles       1325992                       # Number of cycles rename is unblocking
system.switch_cpus.rename.renamedInsts       25348142                       # Number of instructions processed by rename
system.switch_cpus.rename.ROBFullEvents          9321                       # Number of times rename has blocked due to ROB full
system.switch_cpus.rename.IQFullEvents         417127                       # Number of times rename has blocked due to IQ full
system.switch_cpus.rename.LQFullEvents          24642                       # Number of times rename has blocked due to LQ full
system.switch_cpus.rename.SQFullEvents         832365                       # Number of times rename has blocked due to SQ full
system.switch_cpus.rename.fullRegistersEvents          181                       # Number of times there has been no free registers
system.switch_cpus.rename.renamedOperands     30874252                       # Number of destination operands rename has renamed
system.switch_cpus.rename.lookups            66084977                       # Number of register rename lookups that rename has made
system.switch_cpus.rename.intLookups         40756493                       # Number of integer rename lookups
system.switch_cpus.rename.fpLookups            247513                       # Number of floating rename lookups
system.switch_cpus.rename.committedMaps      22061476                       # Number of HB maps that are committed
system.switch_cpus.rename.undoneMaps          8812741                       # Number of HB maps that are undone due to squashing
system.switch_cpus.rename.serializing             654                       # count of serializing insts renamed
system.switch_cpus.rename.tempSerializing          649                       # count of temporary serializing insts renamed
system.switch_cpus.rename.skidInsts           1487340                       # count of insts added to the skid buffer
system.switch_cpus.rob.reads                 32832169                       # The number of ROB reads
system.switch_cpus.rob.writes                49412871                       # The number of ROB writes
system.switch_cpus.thread_0.numInsts         10000002                       # Number of Instructions committed
system.switch_cpus.thread_0.numOps           18817442                       # Number of Ops committed
system.switch_cpus.thread_0.numMemRefs              0                       # Number of Memory References
system.tol2bus.trans_dist::ReadResp             88946                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty        33210                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean        61233                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict           44755                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeReq             126                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeResp            126                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq            15461                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp           15461                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq         61692                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq        27254                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side_port::system.l2.cpu_side_port       184430                       # Packet count per connected requestor and responder (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side_port::system.l2.cpu_side_port       128397                       # Packet count per connected requestor and responder (bytes)
system.tol2bus.pkt_count::total                312827                       # Packet count per connected requestor and responder (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side_port::system.l2.cpu_side_port      7855232                       # Cumulative packet size per connected requestor and responder (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side_port::system.l2.cpu_side_port      4118336                       # Cumulative packet size per connected requestor and responder (bytes)
system.tol2bus.pkt_size::total               11973568                       # Cumulative packet size per connected requestor and responder (bytes)
system.tol2bus.snoops                           35437                       # Total snoops (count)
system.tol2bus.snoopTraffic                    752832                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples           139783                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.018457                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.134864                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                 137208     98.16%     98.16% # Request fanout histogram
system.tol2bus.snoop_fanout::1                   2570      1.84%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      5      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              2                       # Request fanout histogram
system.tol2bus.snoop_fanout::total             139783                       # Request fanout histogram
system.tol2bus.power_state.pwrStateResidencyTicks::UNDEFINED   6488271000                       # Cumulative time (in ticks) in various power states
system.tol2bus.reqLayer0.occupancy          187108498                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              3.4                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy          92543489                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             1.7                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy          64149971                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             1.2                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts

---------- End Simulation Statistics   ----------
