/*
 * Device Tree Source for the r8a7742 SoC
 *
 * Copyright (C) 2018 Renesas Electronics Corporation
 * Copyright (C) 2015 Renesas Electronics Corporation
 * Copyright (C) 2013-2014 Renesas Solutions Corp.
 * Copyright (C) 2014 Cogent Embedded Inc.
 *
 * This file is licensed under the terms of the GNU General Public License
 * version 2.  This program is licensed "as is" without any warranty of any
 * kind, whether express or implied.
 */

#include <dt-bindings/clock/r8a7742-clock.h>
#include <dt-bindings/interrupt-controller/arm-gic.h>
#include <dt-bindings/interrupt-controller/irq.h>

/ {
	compatible = "renesas,r8a7742";
	interrupt-parent = <&gic>;
	#address-cells = <2>;
	#size-cells = <2>;

	aliases {
		i2c0 = &i2c0;
		i2c1 = &i2c1;
		i2c2 = &i2c2;
		i2c3 = &i2c3;
	};

	cpus {
		#address-cells = <1>;
		#size-cells = <0>;

		cpu0: cpu@0 {
			device_type = "cpu";
			compatible = "arm,cortex-a15";
			reg = <0>;
			clock-frequency = <1400000000>;
			voltage-tolerance = <1>; /* 1% */
			clocks = <&cpg_clocks R8A7742_CLK_Z>;
			clock-latency = <300000>; /* 300 us */

			/* kHz - uV - OPPs unknown yet */
			operating-points = <1400000 1000000>,
					<1225000 1000000>,
					<1050000 1000000>,
					< 875000 1000000>,
					< 700000 1000000>,
					< 350000 1000000>;
		};

		cpu1: cpu@1 {
			device_type = "cpu";
			compatible = "arm,cortex-a15";
			reg = <1>;
			clock-frequency = <1400000000>;
		};

		cpu2: cpu@2 {
			device_type = "cpu";
			compatible = "arm,cortex-a15";
			reg = <2>;
			clock-frequency = <1400000000>;
		};

		cpu3: cpu@3 {
			device_type = "cpu";
			compatible = "arm,cortex-a15";
			reg = <3>;
			clock-frequency = <1400000000>;
		};

		cpu4: cpu@4 {
			device_type = "cpu";
			compatible = "arm,cortex-a7";
			reg = <0x100>;
			clock-frequency = <780000000>;
		};

		cpu5: cpu@5 {
			device_type = "cpu";
			compatible = "arm,cortex-a7";
			reg = <0x101>;
			clock-frequency = <780000000>;
		};

		cpu6: cpu@6 {
			device_type = "cpu";
			compatible = "arm,cortex-a7";
			reg = <0x102>;
			clock-frequency = <780000000>;
		};

		cpu7: cpu@7 {
			device_type = "cpu";
			compatible = "arm,cortex-a7";
			reg = <0x103>;
			clock-frequency = <780000000>;
		};
	};

	gic: interrupt-controller@f1001000 {
		compatible = "arm,gic-400";
		#interrupt-cells = <3>;
		#address-cells = <0>;
		interrupt-controller;
		reg = <0 0xf1001000 0 0x1000>,
			<0 0xf1002000 0 0x1000>,
			<0 0xf1004000 0 0x2000>,
			<0 0xf1006000 0 0x2000>;
		interrupts = <1 9 (GIC_CPU_MASK_SIMPLE(4) |
					IRQ_TYPE_LEVEL_HIGH)>;
	};

	timer {
		compatible = "arm,armv7-timer";
		interrupts = <1 13 (GIC_CPU_MASK_SIMPLE(4) |
					IRQ_TYPE_LEVEL_LOW)>,
				<1 14 (GIC_CPU_MASK_SIMPLE(4) |
					IRQ_TYPE_LEVEL_LOW)>,
				<1 11 (GIC_CPU_MASK_SIMPLE(4) |
					IRQ_TYPE_LEVEL_LOW)>,
				<1 10 (GIC_CPU_MASK_SIMPLE(4) |
					IRQ_TYPE_LEVEL_LOW)>;
	};

	irqc0: interrupt-controller@e61c0000 {
		compatible = "renesas,irqc-r8a7742", "renesas,irqc";
		#interrupt-cells = <2>;
		interrupt-controller;
		reg = <0 0xe61c0000 0 0x200>;
		interrupts = <0 0 IRQ_TYPE_LEVEL_HIGH>,
				<0 1 IRQ_TYPE_LEVEL_HIGH>,
				<0 2 IRQ_TYPE_LEVEL_HIGH>,
				<0 3 IRQ_TYPE_LEVEL_HIGH>;
		clocks = <&mstp4_clks R8A7742_CLK_IRQC>;
		power-domains = <&cpg_clocks>;
	};

	pfc: pfc@e6060000 {
		compatible = "renesas,pfc-r8a7742";
		reg = <0 0xe6060000 0 0x250>;
	};

	scifa2: serial@e6c60000 {
		compatible = "renesas,scifa-r8a7742", "renesas,scifa";
		reg = <0 0xe6c60000 0 64>;
		interrupts = <0 151 IRQ_TYPE_LEVEL_HIGH>;
		clocks = <&mstp2_clks R8A7742_CLK_SCIFA2>;
		clock-names = "sci_ick";
		status = "disabled";
	};

	avb: ethernet@e6800000 {
		compatible = "renesas,etheravb-r8a7742";
		reg = <0 0xe6800000 0 0x7bf>;
		interrupts = <0 163 IRQ_TYPE_LEVEL_HIGH>;
		clocks = <&mstp8_clks R8A7742_CLK_ETHERAVB>;
		power-domains = <&sysc R8A7742_PD_ALWAYS_ON>;
		phy-mode = "gmii";
		#address-cells = <1>;
		#size-cells = <0>;
		status = "disabled";
	};

	wdt0: watchdog@e6020000 {
		compatible = "renesas,r8a7742-wdt", "renesas,rcar-gen2-wdt";
		reg = <0 0xe6020000 0 0x0c>;
		clocks = <&mstp4_clks R8A7742_CLK_RWDT>;
		timeout-sec = <60>;
		status = "disabled";
	};

	clocks {
		#address-cells = <2>;
		#size-cells = <2>;
		ranges;

		/* External root clock */
		extal_clk: extal_clk {
			compatible = "fixed-clock";
			#clock-cells = <0>;
			/* This value must be overridden by the board. */
			clock-frequency = <0>;
			clock-output-names = "extal";
		};

		/* External PCIe clock - can be overridden by the board */
		pcie_bus_clk: pcie_bus_clk {
			compatible = "fixed-clock";
			#clock-cells = <0>;
			clock-frequency = <100000000>;
			clock-output-names = "pcie_bus";
			status = "disabled";
		};

		/*
		 * The external audio clocks are configured as 0 Hz by default.
		 * Boards that provide audio clocks should override them.
		 */
		audio_clk_a: audio_clk_a {
			compatible = "fixed-clock";
			#clock-cells = <0>;
			clock-frequency = <0>;
			clock-output-names = "audio_clk_a";
		};
		audio_clk_b: audio_clk_b {
			compatible = "fixed-clock";
			#clock-cells = <0>;
			clock-frequency = <0>;
			clock-output-names = "audio_clk_b";
		};
		audio_clk_c: audio_clk_c {
			compatible = "fixed-clock";
			#clock-cells = <0>;
			clock-frequency = <0>;
			clock-output-names = "audio_clk_c";
		};

		/* Special CPG clocks */
		cpg_clocks: cpg_clocks@e6150000 {
			compatible = "renesas,r8a7742-cpg-clocks",
				     "renesas,rcar-gen2-cpg-clocks";
			reg = <0 0xe6150000 0 0x1000>;
			clocks = <&extal_clk>;
			#clock-cells = <1>;
			clock-output-names = "main", "pll0", "pll1", "pll3",
					"lb", "qspi", "sdh", "sd0", "sd1",
					"z";
		};

		/* Variable factor clocks */
		sd2_clk: sd2_clk@e6150078 {
			compatible = "renesas,r8a7742-div6-clock",
						"renesas,cpg-div6-clock";
			reg = <0 0xe6150078 0 4>;
			clocks = <&pll1_div2_clk>;
			#clock-cells = <0>;
			clock-output-names = "sd2";
		};
		sd3_clk: sd3_clk@e615026c {
			compatible = "renesas,r8a7742-div6-clock",
						"renesas,cpg-div6-clock";
			reg = <0 0xe615026c 0 4>;
			clocks = <&pll1_div2_clk>;
			#clock-cells = <0>;
			clock-output-names = "sd3";
		};
		mmc0_clk: mmc0_clk@e6150240 {
			compatible = "renesas,r8a7742-div6-clock",
						"renesas,cpg-div6-clock";
			reg = <0 0xe6150240 0 4>;
			clocks = <&pll1_div2_clk>;
			#clock-cells = <0>;
			clock-output-names = "mmc0";
		};
		mmc1_clk: mmc1_clk@e6150244 {
			compatible = "renesas,r8a7742-div6-clock",
						"renesas,cpg-div6-clock";
			reg = <0 0xe6150244 0 4>;
			clocks = <&pll1_div2_clk>;
			#clock-cells = <0>;
			clock-output-names = "mmc1";
		};
		ssp_clk: ssp_clk@e6150248 {
			compatible = "renesas,r8a7742-div6-clock",
						"renesas,cpg-div6-clock";
			reg = <0 0xe6150248 0 4>;
			clocks = <&pll1_div2_clk>;
			#clock-cells = <0>;
			clock-output-names = "ssp";
		};
		ssprs_clk: ssprs_clk@e615024c {
			compatible = "renesas,r8a7742-div6-clock",
						"renesas,cpg-div6-clock";
			reg = <0 0xe615024c 0 4>;
			clocks = <&pll1_div2_clk>;
			#clock-cells = <0>;
			clock-output-names = "ssprs";
		};

		/* Fixed factor clocks */
		pll1_div2_clk: pll1_div2_clk {
			compatible = "fixed-factor-clock";
			clocks = <&cpg_clocks R8A7742_CLK_PLL1>;
			#clock-cells = <0>;
			clock-div = <2>;
			clock-mult = <1>;
			clock-output-names = "pll1_div2";
		};
		z2_clk: z2_clk {
			compatible = "fixed-factor-clock";
			clocks = <&cpg_clocks R8A7742_CLK_PLL1>;
			#clock-cells = <0>;
			clock-div = <2>;
			clock-mult = <1>;
			clock-output-names = "z2";
		};
		zg_clk: zg_clk {
			compatible = "fixed-factor-clock";
			clocks = <&cpg_clocks R8A7742_CLK_PLL1>;
			#clock-cells = <0>;
			clock-div = <3>;
			clock-mult = <1>;
			clock-output-names = "zg";
		};
		zx_clk: zx_clk {
			compatible = "fixed-factor-clock";
			clocks = <&cpg_clocks R8A7742_CLK_PLL1>;
			#clock-cells = <0>;
			clock-div = <3>;
			clock-mult = <1>;
			clock-output-names = "zx";
		};
		zs_clk: zs_clk {
			compatible = "fixed-factor-clock";
			clocks = <&cpg_clocks R8A7742_CLK_PLL1>;
			#clock-cells = <0>;
			clock-div = <6>;
			clock-mult = <1>;
			clock-output-names = "zs";
		};
		hp_clk: hp_clk {
			compatible = "fixed-factor-clock";
			clocks = <&cpg_clocks R8A7742_CLK_PLL1>;
			#clock-cells = <0>;
			clock-div = <12>;
			clock-mult = <1>;
			clock-output-names = "hp";
		};
		i_clk: i_clk {
			compatible = "fixed-factor-clock";
			clocks = <&cpg_clocks R8A7742_CLK_PLL1>;
			#clock-cells = <0>;
			clock-div = <2>;
			clock-mult = <1>;
			clock-output-names = "i";
		};
		b_clk: b_clk {
			compatible = "fixed-factor-clock";
			clocks = <&cpg_clocks R8A7742_CLK_PLL1>;
			#clock-cells = <0>;
			clock-div = <12>;
			clock-mult = <1>;
			clock-output-names = "b";
		};
		p_clk: p_clk {
			compatible = "fixed-factor-clock";
			clocks = <&cpg_clocks R8A7742_CLK_PLL1>;
			#clock-cells = <0>;
			clock-div = <24>;
			clock-mult = <1>;
			clock-output-names = "p";
		};
		cl_clk: cl_clk {
			compatible = "fixed-factor-clock";
			clocks = <&cpg_clocks R8A7742_CLK_PLL1>;
			#clock-cells = <0>;
			clock-div = <48>;
			clock-mult = <1>;
			clock-output-names = "cl";
		};
		m2_clk: m2_clk {
			compatible = "fixed-factor-clock";
			clocks = <&cpg_clocks R8A7742_CLK_PLL1>;
			#clock-cells = <0>;
			clock-div = <8>;
			clock-mult = <1>;
			clock-output-names = "m2";
		};
		imp_clk: imp_clk {
			compatible = "fixed-factor-clock";
			clocks = <&cpg_clocks R8A7742_CLK_PLL1>;
			#clock-cells = <0>;
			clock-div = <4>;
			clock-mult = <1>;
			clock-output-names = "imp";
		};
		rclk_clk: rclk_clk {
			compatible = "fixed-factor-clock";
			clocks = <&cpg_clocks R8A7742_CLK_PLL1>;
			#clock-cells = <0>;
			clock-div = <(48 * 1024)>;
			clock-mult = <1>;
			clock-output-names = "rclk";
		};
		oscclk_clk: oscclk_clk {
			compatible = "fixed-factor-clock";
			clocks = <&cpg_clocks R8A7742_CLK_PLL1>;
			#clock-cells = <0>;
			clock-div = <(12 * 1024)>;
			clock-mult = <1>;
			clock-output-names = "oscclk";
		};
		zb3_clk: zb3_clk {
			compatible = "fixed-factor-clock";
			clocks = <&cpg_clocks R8A7742_CLK_PLL3>;
			#clock-cells = <0>;
			clock-div = <4>;
			clock-mult = <1>;
			clock-output-names = "zb3";
		};
		zb3d2_clk: zb3d2_clk {
			compatible = "fixed-factor-clock";
			clocks = <&cpg_clocks R8A7742_CLK_PLL3>;
			#clock-cells = <0>;
			clock-div = <8>;
			clock-mult = <1>;
			clock-output-names = "zb3d2";
		};
		ddr_clk: ddr_clk {
			compatible = "fixed-factor-clock";
			clocks = <&cpg_clocks R8A7742_CLK_PLL3>;
			#clock-cells = <0>;
			clock-div = <8>;
			clock-mult = <1>;
			clock-output-names = "ddr";
		};
		mp_clk: mp_clk {
			compatible = "fixed-factor-clock";
			clocks = <&pll1_div2_clk>;
			#clock-cells = <0>;
			clock-div = <15>;
			clock-mult = <1>;
			clock-output-names = "mp";
		};
		cp_clk: cp_clk {
			compatible = "fixed-factor-clock";
			clocks = <&extal_clk>;
			#clock-cells = <0>;
			clock-div = <2>;
			clock-mult = <1>;
			clock-output-names = "cp";
		};

		/* Gate clocks */
		mstp0_clks: mstp0_clks@e6150130 {
			compatible = "renesas,r8a7742-mstp-clocks",
						"renesas,cpg-mstp-clocks";
			reg = <0 0xe6150130 0 4>, <0 0xe6150030 0 4>;
			clocks = <&mp_clk>;
			#clock-cells = <1>;
			renesas,clock-indices = <R8A7742_CLK_MSIOF0>;
			clock-output-names = "msiof0";
		};
		mstp1_clks: mstp1_clks@e6150134 {
			compatible = "renesas,r8a7742-mstp-clocks",
						"renesas,cpg-mstp-clocks";
			reg = <0 0xe6150134 0 4>, <0 0xe6150038 0 4>;
			clocks = <&zs_clk>, <&zs_clk>, <&zs_clk>, <&zs_clk>,
				 <&zs_clk>, <&p_clk>, <&zg_clk>, <&zs_clk>,
				 <&zs_clk>, <&zs_clk>, <&zs_clk>, <&p_clk>,
				 <&p_clk>, <&rclk_clk>, <&cp_clk>, <&zs_clk>,
				 <&zs_clk>, <&zs_clk>, <&zs_clk>;
			#clock-cells = <1>;
			renesas,clock-indices = <
				R8A7742_CLK_VCP1 R8A7742_CLK_VCP0
				R8A7742_CLK_VPC1 R8A7742_CLK_VPC0
				R8A7742_CLK_SSP1 R8A7742_CLK_TMU1
				R8A7742_CLK_3DG R8A7742_CLK_2DDMAC
				R8A7742_CLK_FDP1_2 R8A7742_CLK_FDP1_1
				R8A7742_CLK_FDP1_0 R8A7742_CLK_TMU3
				R8A7742_CLK_TMU2 R8A7742_CLK_CMT0
				R8A7742_CLK_TMU0 R8A7742_CLK_VSP1_DU1
				R8A7742_CLK_VSP1_DU0 R8A7742_CLK_VSP1_R
				R8A7742_CLK_VSP1_S
			>;
			clock-output-names =
				"vcp1", "vcp0", "vpc1", "vpc0", "ssp_dev",
				"tmu1", "pvrsrvkm", "tddmac", "fdp2", "fdp1",
				"fdp0", "tmu3", "tmu2", "cmt0", "tmu0",
				"vsp1-du1", "vsp1-du0", "vspr", "vsps";
		};
		mstp2_clks: mstp2_clks@e6150138 {
			compatible = "renesas,r8a7742-mstp-clocks",
						"renesas,cpg-mstp-clocks";
			reg = <0 0xe6150138 0 4>, <0 0xe6150040 0 4>;
			clocks = <&mp_clk>, <&mp_clk>, <&mp_clk>, <&mp_clk>,
				<&mp_clk>, <&mp_clk>, <&mp_clk>, <&mp_clk>,
				<&mp_clk>, <&zs_clk>, <&zs_clk>;
			#clock-cells = <1>;
			renesas,clock-indices = <
				R8A7742_CLK_SCIFA2 R8A7742_CLK_SCIFA1
				R8A7742_CLK_SCIFA0 R8A7742_CLK_MSIOF2
				R8A7742_CLK_SCIFB0 R8A7742_CLK_SCIFB1
				R8A7742_CLK_MSIOF1 R8A7742_CLK_MSIOF3
				R8A7742_CLK_SCIFB2 R8A7742_CLK_SYS_DMAC1
				R8A7742_CLK_SYS_DMAC0
			>;
			clock-output-names =
				"scifa2", "scifa1", "scifa0", "msiof2",
				"scifb0", "scifb1", "msiof1", "msiof3",
				"scifb2", "sys-dmac1", "sys-dmac0";
		};
		mstp3_clks: mstp3_clks@e615013c {
			compatible = "renesas,r8a7742-mstp-clocks",
						"renesas,cpg-mstp-clocks";
			reg = <0 0xe615013c 0 4>, <0 0xe6150048 0 4>;
			clocks = <&hp_clk>, <&cp_clk>, <&mmc1_clk>, <&sd3_clk>,
				 <&sd2_clk>, <&cpg_clocks R8A7742_CLK_SD1>,
				 <&cpg_clocks R8A7742_CLK_SD0>, <&mmc0_clk>,
				 <&hp_clk>, <&mp_clk>, <&hp_clk>, <&mp_clk>,
				 <&rclk_clk>, <&hp_clk>, <&hp_clk>;
			#clock-cells = <1>;
			renesas,clock-indices = <
				R8A7742_CLK_IIC2 R8A7742_CLK_TPU0
				R8A7742_CLK_MMCIF1 R8A7742_CLK_SDHI3
				R8A7742_CLK_SDHI2 R8A7742_CLK_SDHI1
				R8A7742_CLK_SDHI0 R8A7742_CLK_MMCIF0
				R8A7742_CLK_IIC0 R8A7742_CLK_PCIEC
				R8A7742_CLK_IIC1 R8A7742_CLK_SSUSB
				R8A7742_CLK_CMT1 R8A7742_CLK_USBDMAC0
				R8A7742_CLK_USBDMAC1
			>;
			clock-output-names =
				"iic2", "tpu0", "mmcif1", "sdhi3",
				"sdhi2", "sdhi1", "sdhi0", "mmcif0",
				"iic0", "pciec", "iic1", "ssusb", "cmt1",
				"usbdmac0", "usbdmac1";
		};
		mstp4_clks: mstp4_clks@e6150140 {
			compatible = "renesas,r8a7742-mstp-clocks",
						"renesas,cpg-mstp-clocks";
			reg = <0 0xe6150140 0 4>, <0 0xe615004c 0 4>;
			clocks = <&cp_clk>, <&rclk_clk>;
			#clock-cells = <1>;
			renesas,clock-indices = <
					R8A7742_CLK_IRQC R8A7742_CLK_RWDT>;
			clock-output-names = "irqc", "rwdt";
		};
		mstp5_clks: mstp5_clks@e6150144 {
			compatible = "renesas,r8a7742-mstp-clocks",
						"renesas,cpg-mstp-clocks";
			reg = <0 0xe6150144 0 4>, <0 0xe615003c 0 4>;
			clocks = <&zs_clk>, <&zs_clk>, <&extal_clk>, <&p_clk>;
			#clock-cells = <1>;
			renesas,clock-indices = <
				R8A7742_CLK_AUDIO_DMAC0 R8A7742_CLK_AUDIO_DMAC1
				R8A7742_CLK_THERMAL R8A7742_CLK_PWM>;
			clock-output-names =
				"audmac0", "audmac1", "thermal", "pwm";
		};
		mstp7_clks: mstp7_clks@e615014c {
			compatible = "renesas,r8a7742-mstp-clocks",
						"renesas,cpg-mstp-clocks";
			reg = <0 0xe615014c 0 4>, <0 0xe61501c4 0 4>;
			clocks = <&mp_clk>, <&hp_clk>, <&zs_clk>, <&zs_clk>,
			<&p_clk>, <&p_clk>, <&zx_clk>, <&zx_clk>, <&zx_clk>,
			<&zx_clk>, <&zx_clk>;
			#clock-cells = <1>;
			renesas,clock-indices = <
				R8A7742_CLK_EHCI R8A7742_CLK_HSUSB
				R8A7742_CLK_HSCIF1 R8A7742_CLK_HSCIF0
				R8A7742_CLK_SCIF1 R8A7742_CLK_SCIF0
				R8A7742_CLK_DU2 R8A7742_CLK_DU1
				R8A7742_CLK_DU0 R8A7742_CLK_LVDS1
				R8A7742_CLK_LVDS0
			>;
			clock-output-names =
				"ehci", "hsusb", "hscif1", "hscif0", "scif1",
				"scif0", "du2", "du1", "du0", "lvds1", "lvds0";
		};
		mstp8_clks: mstp8_clks@e6150990 {
			compatible = "renesas,r8a7742-mstp-clocks",
						"renesas,cpg-mstp-clocks";
			reg = <0 0xe6150990 0 4>, <0 0xe61509a0 0 4>;
			clocks = <&zg_clk>, <&zg_clk>, <&zg_clk>, <&zg_clk>,
				<&p_clk>, <&hp_clk>, <&zs_clk>, <&zs_clk>;
			#clock-cells = <1>;
			renesas,clock-indices = <
				R8A7742_CLK_VIN3 R8A7742_CLK_VIN2
				R8A7742_CLK_VIN1 R8A7742_CLK_VIN0
				R8A7742_CLK_ETHER R8A7742_CLK_ETHERAVB
				R8A7742_CLK_SATA1 R8A7742_CLK_SATA0
			>;
			clock-output-names =
				"vin3", "vin2", "vin1", "vin0", "ether", "avb",
				"sata1", "sata0";
		};
		mstp9_clks: mstp9_clks@e6150994 {
			compatible = "renesas,r8a7742-mstp-clocks",
						"renesas,cpg-mstp-clocks";
			reg = <0 0xe6150994 0 4>, <0 0xe61509a4 0 4>;
			clocks = <&cp_clk>, <&cp_clk>, <&cp_clk>,
				 <&cp_clk>, <&cp_clk>, <&cp_clk>,
				 <&p_clk>, <&p_clk>,
				 <&cpg_clocks R8A7742_CLK_QSPI>, <&cp_clk>,
				 <&hp_clk>, <&hp_clk>, <&hp_clk>, <&hp_clk>;
			#clock-cells = <1>;
			renesas,clock-indices = <
				R8A7742_CLK_GPIO5 R8A7742_CLK_GPIO4
				R8A7742_CLK_GPIO3 R8A7742_CLK_GPIO2
				R8A7742_CLK_GPIO1 R8A7742_CLK_GPIO0
				R8A7742_CLK_RCAN1 R8A7742_CLK_RCAN0
				R8A7742_CLK_QSPI_MOD R8A7742_CLK_IICDVFS
				R8A7742_CLK_I2C3 R8A7742_CLK_I2C2
				R8A7742_CLK_I2C1 R8A7742_CLK_I2C0
			>;
			clock-output-names =
				"gpio5", "gpio4", "gpio3", "gpio2", "gpio1",
				"gpio0", "rcan1", "rcan0", "qspi_mod", "iic3",
				"i2c3", "i2c2", "i2c1", "i2c0";
		};
		mstp10_clks: mstp10_clks@e6150998 {
			compatible = "renesas,r8a7742-mstp-clocks",
						"renesas,cpg-mstp-clocks";
			reg = <0 0xe6150998 0 4>, <0 0xe61509a8 0 4>;
			clocks = <&p_clk>, /* parent of SCU */
				<&p_clk>,
				<&p_clk>, <&p_clk>, <&p_clk>, <&p_clk>,
				<&p_clk>, <&p_clk>, <&p_clk>, <&p_clk>,
				<&p_clk>, <&p_clk>,
				<&mstp10_clks R8A7742_CLK_SCU_ALL>,
				<&mstp10_clks R8A7742_CLK_SCU_ALL>,
				<&mstp10_clks R8A7742_CLK_SCU_ALL>,
				<&mstp10_clks R8A7742_CLK_SCU_ALL>,
				<&mstp10_clks R8A7742_CLK_SCU_ALL>,
				<&mstp10_clks R8A7742_CLK_SCU_ALL>,
				<&mstp10_clks R8A7742_CLK_SCU_ALL>,
				<&mstp10_clks R8A7742_CLK_SCU_ALL>,
				<&mstp10_clks R8A7742_CLK_SCU_ALL>,
				<&mstp10_clks R8A7742_CLK_SCU_ALL>,
				<&mstp10_clks R8A7742_CLK_SCU_ALL>,
				<&mstp10_clks R8A7742_CLK_SCU_ALL>;
			#clock-cells = <1>;
			renesas,clock-indices = <
				R8A7742_CLK_SCU_ALL R8A7742_CLK_SSI_ALL
				R8A7742_CLK_SSI9 R8A7742_CLK_SSI8
				R8A7742_CLK_SSI7 R8A7742_CLK_SSI6
				R8A7742_CLK_SSI5 R8A7742_CLK_SSI4
				R8A7742_CLK_SSI3 R8A7742_CLK_SSI2
				R8A7742_CLK_SSI1 R8A7742_CLK_SSI0
				R8A7742_CLK_SCU_DVC1 R8A7742_CLK_SCU_DVC0
				R8A7742_CLK_SCU_SRC9 R8A7742_CLK_SCU_SRC8
				R8A7742_CLK_SCU_SRC7 R8A7742_CLK_SCU_SRC6
				R8A7742_CLK_SCU_SRC5 R8A7742_CLK_SCU_SRC4
				R8A7742_CLK_SCU_SRC3 R8A7742_CLK_SCU_SRC2
				R8A7742_CLK_SCU_SRC1 R8A7742_CLK_SCU_SRC0
			>;
			clock-output-names =
				"scu", "ssi",
				"ssi9", "ssi8", "ssi7", "ssi6", "ssi5",
				"ssi4", "ssi3", "ssi2", "ssi1", "ssi0",
				"dvc1", "dvc0",
				"src9", "src8", "src7", "src6", "src5",
				"src4", "src3", "src2", "src1", "src0";
		};
	};

	i2c0: i2c@e6508000 {
		#address-cells = <1>;
		#size-cells = <0>;
		compatible = "renesas,i2c-r8a7742";
		reg = <0 0xe6508000 0 0x40>;
		interrupts = <0 287 IRQ_TYPE_LEVEL_HIGH>;
		clocks = <&mstp9_clks R8A7742_CLK_I2C0>;
		status = "disabled";
	};

	i2c1: i2c@e6518000 {
		#address-cells = <1>;
		#size-cells = <0>;
		compatible = "renesas,i2c-r8a7742";
		reg = <0 0xe6518000 0 0x40>;
		interrupts = <0 288 IRQ_TYPE_LEVEL_HIGH>;
		clocks = <&mstp9_clks R8A7742_CLK_I2C1>;
		status = "disabled";
	};

	i2c2: i2c@e6530000 {
		#address-cells = <1>;
		#size-cells = <0>;
		compatible = "renesas,i2c-r8a7742";
		reg = <0 0xe6530000 0 0x40>;
		interrupts = <0 286 IRQ_TYPE_LEVEL_HIGH>;
		clocks = <&mstp9_clks R8A7742_CLK_I2C2>;
		status = "disabled";
	};

	i2c3: i2c@e6540000 {
		#address-cells = <1>;
		#size-cells = <0>;
		compatible = "renesas,i2c-r8a7742";
		reg = <0 0xe6540000 0 0x40>;
		interrupts = <0 290 IRQ_TYPE_LEVEL_HIGH>;
		clocks = <&mstp9_clks R8A7742_CLK_I2C3>;
		status = "disabled";
	};
};