	component hdmi_qsys is
		port (
			clk_clk        : in  std_logic                     := 'X'; -- clk
			clk_x10_clk    : in  std_logic                     := 'X'; -- clk
			hdmi_clk_mm    : out std_logic;                            -- clk_mm
			hdmi_clk_pix_p : out std_logic;                            -- clk_pix_p
			hdmi_clk_pix_n : out std_logic;                            -- clk_pix_n
			hdmi_red_p     : out std_logic;                            -- red_p
			hdmi_red_n     : out std_logic;                            -- red_n
			hdmi_green_p   : out std_logic;                            -- green_p
			hdmi_green_n   : out std_logic;                            -- green_n
			hdmi_blue_p    : out std_logic;                            -- blue_p
			hdmi_blue_n    : out std_logic;                            -- blue_n
			hdmi_x         : out std_logic_vector(10 downto 0);        -- x
			hdmi_y         : out std_logic_vector(10 downto 0);        -- y
			hdmi_horz      : out std_logic_vector(10 downto 0);        -- horz
			hdmi_vert      : out std_logic_vector(10 downto 0);        -- vert
			reset_reset_n  : in  std_logic                     := 'X'  -- reset_n
		);
	end component hdmi_qsys;

