-- VHDL for IBM SMS ALD page 13.67.01.1
-- Title: F CH STATUS SAMPLE
-- IBM Machine Name 1411
-- Generated by GenerateHDL at 8/9/2020 8:33:37 PM

-- Included from HDLTemplate.vhdl

library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
use WORK.ALL;

-- End of include from HDLTemplate.vhdl

entity ALD_13_67_01_1_F_CH_STATUS_SAMPLE is
	    Port (
		FPGA_CLK:		 in STD_LOGIC;
		PS_FILE_OP_DOT_D_CY_DOT_EXTENSION:	 in STD_LOGIC;
		PS_I_O_MOVE_OR_I_O_LOAD_OP_CODE:	 in STD_LOGIC;
		MS_F_CH_SELECT_UNIT_F_A:	 in STD_LOGIC;
		PS_I_RING_12_TIME:	 in STD_LOGIC;
		PS_LOGIC_GATE_D_1:	 in STD_LOGIC;
		PS_LOGIC_GATE_F_1:	 in STD_LOGIC;
		PS_B_CH_WM_BIT_1:	 in STD_LOGIC;
		PS_LOZENGE_OR_ASTERISK:	 in STD_LOGIC;
		PS_LOGIC_GATE_E_1:	 in STD_LOGIC;
		PS_I_CYCLE_1:	 in STD_LOGIC;
		PS_GATE_F_CH_ST_SAMPLE_A_STAR_1414_STAR:	 in STD_LOGIC;
		PS_UNIT_CTRL_OP_CODE:	 in STD_LOGIC;
		PS_I_RING_7_TIME:	 in STD_LOGIC;
		PS_F_CH_STATUS_SAMPLE_A:	 out STD_LOGIC;
		PS_F_CH_STATUS_SAMPLE_A_DELAY:	 out STD_LOGIC;
		MS_F_CH_STATUS_SAMPLE_A_DELAY:	 out STD_LOGIC);
end ALD_13_67_01_1_F_CH_STATUS_SAMPLE;

architecture behavioral of ALD_13_67_01_1_F_CH_STATUS_SAMPLE is 

	signal OUT_2B_E: STD_LOGIC;
	signal OUT_1B_R: STD_LOGIC;
	signal OUT_5C_D: STD_LOGIC;
	signal OUT_2C_NoPin: STD_LOGIC;
	signal OUT_1C_R: STD_LOGIC;
	signal OUT_5D_G: STD_LOGIC;
	signal OUT_2D_D: STD_LOGIC;
	signal OUT_1D_B: STD_LOGIC;
	signal OUT_4E_R: STD_LOGIC;
	signal OUT_2E_NoPin: STD_LOGIC;
	signal OUT_1E_D: STD_LOGIC;
	signal OUT_5F_P: STD_LOGIC;
	signal OUT_1F_K: STD_LOGIC;
	signal OUT_5G_P: STD_LOGIC;
	signal OUT_DOT_1B: STD_LOGIC;
	signal OUT_DOT_5D: STD_LOGIC;
	signal OUT_DOT_1D: STD_LOGIC;
	signal OUT_DOT_4E: STD_LOGIC;
	signal OUT_DOT_5F: STD_LOGIC;

begin

	OUT_2B_E <= NOT(PS_FILE_OP_DOT_D_CY_DOT_EXTENSION AND PS_LOZENGE_OR_ASTERISK AND PS_LOGIC_GATE_E_1 );
	OUT_1B_R <= NOT OUT_2B_E;
	OUT_5C_D <= NOT(PS_I_O_MOVE_OR_I_O_LOAD_OP_CODE AND MS_F_CH_SELECT_UNIT_F_A AND PS_I_RING_12_TIME );
	OUT_2C_NoPin <= NOT(PS_LOGIC_GATE_D_1 AND OUT_DOT_4E );
	OUT_1C_R <= NOT OUT_2C_NoPin;
	OUT_5D_G <= NOT(PS_LOZENGE_OR_ASTERISK AND PS_I_CYCLE_1 );
	OUT_2D_D <= NOT(PS_FILE_OP_DOT_D_CY_DOT_EXTENSION AND PS_LOZENGE_OR_ASTERISK AND PS_LOGIC_GATE_F_1 );
	OUT_1D_B <= NOT OUT_2D_D;
	OUT_4E_R <= NOT(OUT_DOT_5D AND OUT_DOT_5F );
	OUT_2E_NoPin <= NOT(OUT_DOT_4E AND PS_LOGIC_GATE_E_1 AND PS_B_CH_WM_BIT_1 );
	OUT_1E_D <= NOT OUT_2E_NoPin;
	OUT_5F_P <= NOT(PS_UNIT_CTRL_OP_CODE AND PS_I_RING_7_TIME );
	OUT_1F_K <= NOT(OUT_DOT_1D );
	OUT_5G_P <= NOT(PS_I_CYCLE_1 AND PS_LOZENGE_OR_ASTERISK );
	OUT_DOT_1B <= OUT_1B_R OR OUT_1C_R;
	OUT_DOT_5D <= OUT_5C_D OR OUT_5D_G;
	OUT_DOT_1D <= OUT_1D_B OR OUT_1E_D;
	OUT_DOT_4E <= OUT_4E_R OR PS_GATE_F_CH_ST_SAMPLE_A_STAR_1414_STAR;
	OUT_DOT_5F <= OUT_5F_P OR OUT_5G_P;

	MS_F_CH_STATUS_SAMPLE_A_DELAY <= OUT_1F_K;
	PS_F_CH_STATUS_SAMPLE_A <= OUT_DOT_1B;
	PS_F_CH_STATUS_SAMPLE_A_DELAY <= OUT_DOT_1D;


end;
