
----------------------------------- FullProof -----------------------------------

PRE	S0= CP0[ASID]=pid                                           Premise(F0)
	S1= PC[Out]=addr                                            Premise(F1)
	S2= IMem[{pid,addr}]={0,rS,rT,rD,0,37}                      Premise(F2)
	S3= ICache[addr]={0,rS,rT,rD,0,37}                          Premise(F3)

IF	S4= CP0.ASID=pid                                            CP0-Read-ASID(S0)
	S5= PC.Out=addr                                             PC-Out(S1)
	S6= A_EX.Out=>ALU.A                                         Premise(F4)
	S7= B_EX.Out=>ALU.B                                         Premise(F5)
	S8= ALUOut_MEM.Out=>ALUOut_DMMU1.In                         Premise(F6)
	S9= ALU.Out=>ALUOut_MEM.In                                  Premise(F7)
	S10= ALUOut_MEM.Out=>ALUOut_WB.In                           Premise(F8)
	S11= A_MEM.Out=>A_WB.In                                     Premise(F9)
	S12= B_MEM.Out=>B_WB.In                                     Premise(F10)
	S13= CU_MEM.ICacheHitOut=>CU_DMMU1.ICacheHit                Premise(F11)
	S14= CU_MEM.IMMUHitOut=>CU_DMMU1.IMMUHit                    Premise(F12)
	S15= CU_IF.ICacheHitOut=>CU_ID.ICacheHit                    Premise(F13)
	S16= CU_IF.IMMUHitOut=>CU_ID.IMMUHit                        Premise(F14)
	S17= FU.Bub_IF=>CU_IF.Bub                                   Premise(F15)
	S18= FU.Halt_IF=>CU_IF.Halt                                 Premise(F16)
	S19= ICache.Hit=>CU_IF.ICacheHit                            Premise(F17)
	S20= IMMU.Hit=>CU_IF.IMMUHit                                Premise(F18)
	S21= CU_IF.ICacheHitOut=>CU_IMMU.ICacheHit                  Premise(F19)
	S22= CU_IF.IMMUHitOut=>CU_IMMU.IMMUHit                      Premise(F20)
	S23= CU_EX.ICacheHitOut=>CU_MEM.ICacheHit                   Premise(F21)
	S24= CU_EX.IMMUHitOut=>CU_MEM.IMMUHit                       Premise(F22)
	S25= CU_MEM.ICacheHitOut=>CU_WB.ICacheHit                   Premise(F23)
	S26= CU_MEM.IMMUHitOut=>CU_WB.IMMUHit                       Premise(F24)
	S27= ICache.Hit=>FU.ICacheHit                               Premise(F25)
	S28= IR_EX.Out=>FU.IR_EX                                    Premise(F26)
	S29= IR_MEM.Out=>FU.IR_MEM                                  Premise(F27)
	S30= ALU.Out=>FU.InEX                                       Premise(F28)
	S31= IR_EX.Out15_11=>FU.InEX_WReg                           Premise(F29)
	S32= ALUOut_MEM.Out=>FU.InMEM                               Premise(F30)
	S33= IR_MEM.Out15_11=>FU.InMEM_WReg                         Premise(F31)
	S34= IMMU.Addr=>IAddrReg.In                                 Premise(F32)
	S35= PC.Out=>ICache.IEA                                     Premise(F33)
	S36= ICache.IEA=addr                                        Path(S5,S35)
	S37= ICache.Hit=ICacheHit(addr)                             ICache-Search(S36)
	S38= ICache.Out={0,rS,rT,rD,0,37}                           ICache-Search(S36,S3)
	S39= CU_IF.ICacheHit=ICacheHit(addr)                        Path(S37,S19)
	S40= FU.ICacheHit=ICacheHit(addr)                           Path(S37,S27)
	S41= ICache.Out=>ICacheReg.In                               Premise(F34)
	S42= ICacheReg.In={0,rS,rT,rD,0,37}                         Path(S38,S41)
	S43= PC.Out=>IMMU.IEA                                       Premise(F35)
	S44= IMMU.IEA=addr                                          Path(S5,S43)
	S45= CP0.ASID=>IMMU.PID                                     Premise(F36)
	S46= IMMU.PID=pid                                           Path(S4,S45)
	S47= IMMU.Addr={pid,addr}                                   IMMU-Search(S46,S44)
	S48= IAddrReg.In={pid,addr}                                 Path(S47,S34)
	S49= IMMU.Hit=IMMUHit(pid,addr)                             IMMU-Search(S46,S44)
	S50= CU_IF.IMMUHit=IMMUHit(pid,addr)                        Path(S49,S20)
	S51= IR_MEM.Out=>IR_DMMU1.In                                Premise(F37)
	S52= ICache.Out=>IR_ID.In                                   Premise(F38)
	S53= IR_ID.In={0,rS,rT,rD,0,37}                             Path(S38,S52)
	S54= ICache.Out=>IR_IMMU.In                                 Premise(F39)
	S55= IR_IMMU.In={0,rS,rT,rD,0,37}                           Path(S38,S54)
	S56= IR_EX.Out=>IR_MEM.In                                   Premise(F40)
	S57= IR_MEM.Out=>IR_WB.In                                   Premise(F41)
	S58= IR_DMMU1.Out20_16=>CU_DMMU1.IRFunc1                    Premise(F42)
	S59= IR_DMMU1.Out25_21=>CU_DMMU1.IRFunc2                    Premise(F43)
	S60= IR_DMMU1.Out31_26=>CU_DMMU1.Op                         Premise(F44)
	S61= IR_DMMU1.Out5_0=>CU_DMMU1.IRFunc                       Premise(F45)
	S62= IR_DMMU2.Out20_16=>CU_DMMU2.IRFunc1                    Premise(F46)
	S63= IR_DMMU2.Out25_21=>CU_DMMU2.IRFunc2                    Premise(F47)
	S64= IR_DMMU2.Out31_26=>CU_DMMU2.Op                         Premise(F48)
	S65= IR_DMMU2.Out5_0=>CU_DMMU2.IRFunc                       Premise(F49)
	S66= IR_EX.Out20_16=>CU_EX.IRFunc1                          Premise(F50)
	S67= IR_EX.Out25_21=>CU_EX.IRFunc2                          Premise(F51)
	S68= IR_EX.Out31_26=>CU_EX.Op                               Premise(F52)
	S69= IR_EX.Out5_0=>CU_EX.IRFunc                             Premise(F53)
	S70= IR_ID.Out20_16=>CU_ID.IRFunc1                          Premise(F54)
	S71= IR_ID.Out25_21=>CU_ID.IRFunc2                          Premise(F55)
	S72= IR_ID.Out31_26=>CU_ID.Op                               Premise(F56)
	S73= IR_ID.Out5_0=>CU_ID.IRFunc                             Premise(F57)
	S74= IR_MEM.Out20_16=>CU_MEM.IRFunc1                        Premise(F58)
	S75= IR_MEM.Out25_21=>CU_MEM.IRFunc2                        Premise(F59)
	S76= IR_MEM.Out31_26=>CU_MEM.Op                             Premise(F60)
	S77= IR_MEM.Out5_0=>CU_MEM.IRFunc                           Premise(F61)
	S78= IR_WB.Out20_16=>CU_WB.IRFunc1                          Premise(F62)
	S79= IR_WB.Out25_21=>CU_WB.IRFunc2                          Premise(F63)
	S80= IR_WB.Out31_26=>CU_WB.Op                               Premise(F64)
	S81= IR_WB.Out5_0=>CU_WB.IRFunc                             Premise(F65)
	S82= CtrlA_EX=0                                             Premise(F66)
	S83= CtrlB_EX=0                                             Premise(F67)
	S84= CtrlALUOut_MEM=0                                       Premise(F68)
	S85= CtrlALUOut_DMMU1=0                                     Premise(F69)
	S86= CtrlALUOut_DMMU2=0                                     Premise(F70)
	S87= CtrlALUOut_WB=0                                        Premise(F71)
	S88= CtrlA_MEM=0                                            Premise(F72)
	S89= CtrlA_WB=0                                             Premise(F73)
	S90= CtrlB_MEM=0                                            Premise(F74)
	S91= CtrlB_WB=0                                             Premise(F75)
	S92= CtrlICache=0                                           Premise(F76)
	S93= ICache[addr]={0,rS,rT,rD,0,37}                         ICache-Hold(S3,S92)
	S94= CtrlIMMU=0                                             Premise(F77)
	S95= CtrlIR_DMMU1=0                                         Premise(F78)
	S96= CtrlIR_DMMU2=0                                         Premise(F79)
	S97= CtrlIR_EX=0                                            Premise(F80)
	S98= CtrlIR_ID=1                                            Premise(F81)
	S99= [IR_ID]={0,rS,rT,rD,0,37}                              IR_ID-Write(S53,S98)
	S100= CtrlIR_IMMU=0                                         Premise(F82)
	S101= CtrlIR_MEM=0                                          Premise(F83)
	S102= CtrlIR_WB=0                                           Premise(F84)
	S103= CtrlGPR=0                                             Premise(F85)
	S104= CtrlIAddrReg=0                                        Premise(F86)
	S105= CtrlPC=0                                              Premise(F87)
	S106= CtrlPCInc=1                                           Premise(F88)
	S107= PC[Out]=addr+4                                        PC-Inc(S1,S105,S106)
	S108= PC[CIA]=addr                                          PC-Inc(S1,S105,S106)
	S109= CtrlIMem=0                                            Premise(F89)
	S110= IMem[{pid,addr}]={0,rS,rT,rD,0,37}                    IMem-Hold(S2,S109)
	S111= CtrlICacheReg=0                                       Premise(F90)
	S112= CtrlASIDIn=0                                          Premise(F91)
	S113= CtrlCP0=0                                             Premise(F92)
	S114= CP0[ASID]=pid                                         CP0-Hold(S0,S113)
	S115= CtrlEPCIn=0                                           Premise(F93)
	S116= CtrlExCodeIn=0                                        Premise(F94)
	S117= CtrlIRMux=0                                           Premise(F95)
	S118= GPR[rS]=a                                             Premise(F96)
	S119= GPR[rT]=b                                             Premise(F97)

ID	S120= IR_ID.Out={0,rS,rT,rD,0,37}                           IR-Out(S99)
	S121= IR_ID.Out31_26=0                                      IR-Out(S99)
	S122= IR_ID.Out25_21=rS                                     IR-Out(S99)
	S123= IR_ID.Out20_16=rT                                     IR-Out(S99)
	S124= IR_ID.Out15_11=rD                                     IR-Out(S99)
	S125= IR_ID.Out10_6=0                                       IR-Out(S99)
	S126= IR_ID.Out5_0=37                                       IR-Out(S99)
	S127= PC.Out=addr+4                                         PC-Out(S107)
	S128= PC.CIA=addr                                           PC-Out(S108)
	S129= PC.CIA31_28=addr[31:28]                               PC-Out(S108)
	S130= CP0.ASID=pid                                          CP0-Read-ASID(S114)
	S131= A_EX.Out=>ALU.A                                       Premise(F190)
	S132= B_EX.Out=>ALU.B                                       Premise(F191)
	S133= ALUOut_MEM.Out=>ALUOut_DMMU1.In                       Premise(F192)
	S134= ALU.Out=>ALUOut_MEM.In                                Premise(F193)
	S135= ALUOut_MEM.Out=>ALUOut_WB.In                          Premise(F194)
	S136= A_MEM.Out=>A_WB.In                                    Premise(F195)
	S137= B_MEM.Out=>B_WB.In                                    Premise(F196)
	S138= CU_MEM.ICacheHitOut=>CU_DMMU1.ICacheHit               Premise(F197)
	S139= CU_MEM.IMMUHitOut=>CU_DMMU1.IMMUHit                   Premise(F198)
	S140= CU_IF.ICacheHitOut=>CU_ID.ICacheHit                   Premise(F199)
	S141= CU_IF.IMMUHitOut=>CU_ID.IMMUHit                       Premise(F200)
	S142= FU.Bub_IF=>CU_IF.Bub                                  Premise(F201)
	S143= FU.Halt_IF=>CU_IF.Halt                                Premise(F202)
	S144= ICache.Hit=>CU_IF.ICacheHit                           Premise(F203)
	S145= IMMU.Hit=>CU_IF.IMMUHit                               Premise(F204)
	S146= CU_IF.ICacheHitOut=>CU_IMMU.ICacheHit                 Premise(F205)
	S147= CU_IF.IMMUHitOut=>CU_IMMU.IMMUHit                     Premise(F206)
	S148= CU_EX.ICacheHitOut=>CU_MEM.ICacheHit                  Premise(F207)
	S149= CU_EX.IMMUHitOut=>CU_MEM.IMMUHit                      Premise(F208)
	S150= CU_MEM.ICacheHitOut=>CU_WB.ICacheHit                  Premise(F209)
	S151= CU_MEM.IMMUHitOut=>CU_WB.IMMUHit                      Premise(F210)
	S152= ICache.Hit=>FU.ICacheHit                              Premise(F211)
	S153= IR_EX.Out=>FU.IR_EX                                   Premise(F212)
	S154= IR_MEM.Out=>FU.IR_MEM                                 Premise(F213)
	S155= ALU.Out=>FU.InEX                                      Premise(F214)
	S156= IR_EX.Out15_11=>FU.InEX_WReg                          Premise(F215)
	S157= ALUOut_MEM.Out=>FU.InMEM                              Premise(F216)
	S158= IR_MEM.Out15_11=>FU.InMEM_WReg                        Premise(F217)
	S159= IMMU.Addr=>IAddrReg.In                                Premise(F218)
	S160= PC.Out=>ICache.IEA                                    Premise(F219)
	S161= ICache.IEA=addr+4                                     Path(S127,S160)
	S162= ICache.Hit=ICacheHit(addr+4)                          ICache-Search(S161)
	S163= CU_IF.ICacheHit=ICacheHit(addr+4)                     Path(S162,S144)
	S164= FU.ICacheHit=ICacheHit(addr+4)                        Path(S162,S152)
	S165= ICache.Out=>ICacheReg.In                              Premise(F220)
	S166= PC.Out=>IMMU.IEA                                      Premise(F221)
	S167= IMMU.IEA=addr+4                                       Path(S127,S166)
	S168= CP0.ASID=>IMMU.PID                                    Premise(F222)
	S169= IMMU.PID=pid                                          Path(S130,S168)
	S170= IMMU.Addr={pid,addr+4}                                IMMU-Search(S169,S167)
	S171= IAddrReg.In={pid,addr+4}                              Path(S170,S159)
	S172= IMMU.Hit=IMMUHit(pid,addr+4)                          IMMU-Search(S169,S167)
	S173= CU_IF.IMMUHit=IMMUHit(pid,addr+4)                     Path(S172,S145)
	S174= IR_MEM.Out=>IR_DMMU1.In                               Premise(F223)
	S175= ICache.Out=>IR_ID.In                                  Premise(F224)
	S176= ICache.Out=>IR_IMMU.In                                Premise(F225)
	S177= IR_EX.Out=>IR_MEM.In                                  Premise(F226)
	S178= IR_MEM.Out=>IR_WB.In                                  Premise(F227)
	S179= IR_DMMU1.Out20_16=>CU_DMMU1.IRFunc1                   Premise(F228)
	S180= IR_DMMU1.Out25_21=>CU_DMMU1.IRFunc2                   Premise(F229)
	S181= IR_DMMU1.Out31_26=>CU_DMMU1.Op                        Premise(F230)
	S182= IR_DMMU1.Out5_0=>CU_DMMU1.IRFunc                      Premise(F231)
	S183= IR_DMMU2.Out20_16=>CU_DMMU2.IRFunc1                   Premise(F232)
	S184= IR_DMMU2.Out25_21=>CU_DMMU2.IRFunc2                   Premise(F233)
	S185= IR_DMMU2.Out31_26=>CU_DMMU2.Op                        Premise(F234)
	S186= IR_DMMU2.Out5_0=>CU_DMMU2.IRFunc                      Premise(F235)
	S187= IR_EX.Out20_16=>CU_EX.IRFunc1                         Premise(F236)
	S188= IR_EX.Out25_21=>CU_EX.IRFunc2                         Premise(F237)
	S189= IR_EX.Out31_26=>CU_EX.Op                              Premise(F238)
	S190= IR_EX.Out5_0=>CU_EX.IRFunc                            Premise(F239)
	S191= IR_ID.Out20_16=>CU_ID.IRFunc1                         Premise(F240)
	S192= CU_ID.IRFunc1=rT                                      Path(S123,S191)
	S193= IR_ID.Out25_21=>CU_ID.IRFunc2                         Premise(F241)
	S194= CU_ID.IRFunc2=rS                                      Path(S122,S193)
	S195= IR_ID.Out31_26=>CU_ID.Op                              Premise(F242)
	S196= CU_ID.Op=0                                            Path(S121,S195)
	S197= IR_ID.Out5_0=>CU_ID.IRFunc                            Premise(F243)
	S198= CU_ID.IRFunc=37                                       Path(S126,S197)
	S199= IR_MEM.Out20_16=>CU_MEM.IRFunc1                       Premise(F244)
	S200= IR_MEM.Out25_21=>CU_MEM.IRFunc2                       Premise(F245)
	S201= IR_MEM.Out31_26=>CU_MEM.Op                            Premise(F246)
	S202= IR_MEM.Out5_0=>CU_MEM.IRFunc                          Premise(F247)
	S203= IR_WB.Out20_16=>CU_WB.IRFunc1                         Premise(F248)
	S204= IR_WB.Out25_21=>CU_WB.IRFunc2                         Premise(F249)
	S205= IR_WB.Out31_26=>CU_WB.Op                              Premise(F250)
	S206= IR_WB.Out5_0=>CU_WB.IRFunc                            Premise(F251)
	S207= CtrlA_EX=1                                            Premise(F252)
	S208= CtrlB_EX=1                                            Premise(F253)
	S209= CtrlALUOut_MEM=0                                      Premise(F254)
	S210= CtrlALUOut_DMMU1=0                                    Premise(F255)
	S211= CtrlALUOut_DMMU2=0                                    Premise(F256)
	S212= CtrlALUOut_WB=0                                       Premise(F257)
	S213= CtrlA_MEM=0                                           Premise(F258)
	S214= CtrlA_WB=0                                            Premise(F259)
	S215= CtrlB_MEM=0                                           Premise(F260)
	S216= CtrlB_WB=0                                            Premise(F261)
	S217= CtrlICache=0                                          Premise(F262)
	S218= ICache[addr]={0,rS,rT,rD,0,37}                        ICache-Hold(S93,S217)
	S219= CtrlIMMU=0                                            Premise(F263)
	S220= CtrlIR_DMMU1=0                                        Premise(F264)
	S221= CtrlIR_DMMU2=0                                        Premise(F265)
	S222= CtrlIR_EX=1                                           Premise(F266)
	S223= CtrlIR_ID=0                                           Premise(F267)
	S224= [IR_ID]={0,rS,rT,rD,0,37}                             IR_ID-Hold(S99,S223)
	S225= CtrlIR_IMMU=0                                         Premise(F268)
	S226= CtrlIR_MEM=0                                          Premise(F269)
	S227= CtrlIR_WB=0                                           Premise(F270)
	S228= CtrlGPR=0                                             Premise(F271)
	S229= GPR[rS]=a                                             GPR-Hold(S118,S228)
	S230= GPR[rT]=b                                             GPR-Hold(S119,S228)
	S231= CtrlIAddrReg=0                                        Premise(F272)
	S232= CtrlPC=0                                              Premise(F273)
	S233= CtrlPCInc=0                                           Premise(F274)
	S234= PC[CIA]=addr                                          PC-Hold(S108,S233)
	S235= PC[Out]=addr+4                                        PC-Hold(S107,S232,S233)
	S236= CtrlIMem=0                                            Premise(F275)
	S237= IMem[{pid,addr}]={0,rS,rT,rD,0,37}                    IMem-Hold(S110,S236)
	S238= CtrlICacheReg=0                                       Premise(F276)
	S239= CtrlASIDIn=0                                          Premise(F277)
	S240= CtrlCP0=0                                             Premise(F278)
	S241= CP0[ASID]=pid                                         CP0-Hold(S114,S240)
	S242= CtrlEPCIn=0                                           Premise(F279)
	S243= CtrlExCodeIn=0                                        Premise(F280)
	S244= CtrlIRMux=0                                           Premise(F281)

EX	S245= IR_ID.Out={0,rS,rT,rD,0,37}                           IR-Out(S224)
	S246= IR_ID.Out31_26=0                                      IR-Out(S224)
	S247= IR_ID.Out25_21=rS                                     IR-Out(S224)
	S248= IR_ID.Out20_16=rT                                     IR-Out(S224)
	S249= IR_ID.Out15_11=rD                                     IR-Out(S224)
	S250= IR_ID.Out10_6=0                                       IR-Out(S224)
	S251= IR_ID.Out5_0=37                                       IR-Out(S224)
	S252= PC.CIA=addr                                           PC-Out(S234)
	S253= PC.CIA31_28=addr[31:28]                               PC-Out(S234)
	S254= PC.Out=addr+4                                         PC-Out(S235)
	S255= CP0.ASID=pid                                          CP0-Read-ASID(S241)
	S256= A_EX.Out=>ALU.A                                       Premise(F282)
	S257= B_EX.Out=>ALU.B                                       Premise(F283)
	S258= ALU.Func=6'b000001                                    Premise(F284)
	S259= ALUOut_MEM.Out=>ALUOut_DMMU1.In                       Premise(F285)
	S260= ALU.Out=>ALUOut_MEM.In                                Premise(F286)
	S261= ALUOut_MEM.Out=>ALUOut_WB.In                          Premise(F287)
	S262= A_MEM.Out=>A_WB.In                                    Premise(F288)
	S263= B_MEM.Out=>B_WB.In                                    Premise(F289)
	S264= CU_MEM.ICacheHitOut=>CU_DMMU1.ICacheHit               Premise(F290)
	S265= CU_MEM.IMMUHitOut=>CU_DMMU1.IMMUHit                   Premise(F291)
	S266= CU_IF.ICacheHitOut=>CU_ID.ICacheHit                   Premise(F292)
	S267= CU_IF.IMMUHitOut=>CU_ID.IMMUHit                       Premise(F293)
	S268= FU.Bub_IF=>CU_IF.Bub                                  Premise(F294)
	S269= FU.Halt_IF=>CU_IF.Halt                                Premise(F295)
	S270= ICache.Hit=>CU_IF.ICacheHit                           Premise(F296)
	S271= IMMU.Hit=>CU_IF.IMMUHit                               Premise(F297)
	S272= CU_IF.ICacheHitOut=>CU_IMMU.ICacheHit                 Premise(F298)
	S273= CU_IF.IMMUHitOut=>CU_IMMU.IMMUHit                     Premise(F299)
	S274= CU_EX.ICacheHitOut=>CU_MEM.ICacheHit                  Premise(F300)
	S275= CU_EX.IMMUHitOut=>CU_MEM.IMMUHit                      Premise(F301)
	S276= CU_MEM.ICacheHitOut=>CU_WB.ICacheHit                  Premise(F302)
	S277= CU_MEM.IMMUHitOut=>CU_WB.IMMUHit                      Premise(F303)
	S278= ICache.Hit=>FU.ICacheHit                              Premise(F304)
	S279= IR_EX.Out=>FU.IR_EX                                   Premise(F305)
	S280= IR_MEM.Out=>FU.IR_MEM                                 Premise(F306)
	S281= ALU.Out=>FU.InEX                                      Premise(F307)
	S282= IR_EX.Out15_11=>FU.InEX_WReg                          Premise(F308)
	S283= ALUOut_MEM.Out=>FU.InMEM                              Premise(F309)
	S284= IR_MEM.Out15_11=>FU.InMEM_WReg                        Premise(F310)
	S285= IMMU.Addr=>IAddrReg.In                                Premise(F311)
	S286= PC.Out=>ICache.IEA                                    Premise(F312)
	S287= ICache.IEA=addr+4                                     Path(S254,S286)
	S288= ICache.Hit=ICacheHit(addr+4)                          ICache-Search(S287)
	S289= CU_IF.ICacheHit=ICacheHit(addr+4)                     Path(S288,S270)
	S290= FU.ICacheHit=ICacheHit(addr+4)                        Path(S288,S278)
	S291= ICache.Out=>ICacheReg.In                              Premise(F313)
	S292= PC.Out=>IMMU.IEA                                      Premise(F314)
	S293= IMMU.IEA=addr+4                                       Path(S254,S292)
	S294= CP0.ASID=>IMMU.PID                                    Premise(F315)
	S295= IMMU.PID=pid                                          Path(S255,S294)
	S296= IMMU.Addr={pid,addr+4}                                IMMU-Search(S295,S293)
	S297= IAddrReg.In={pid,addr+4}                              Path(S296,S285)
	S298= IMMU.Hit=IMMUHit(pid,addr+4)                          IMMU-Search(S295,S293)
	S299= CU_IF.IMMUHit=IMMUHit(pid,addr+4)                     Path(S298,S271)
	S300= IR_MEM.Out=>IR_DMMU1.In                               Premise(F316)
	S301= ICache.Out=>IR_ID.In                                  Premise(F317)
	S302= ICache.Out=>IR_IMMU.In                                Premise(F318)
	S303= IR_EX.Out=>IR_MEM.In                                  Premise(F319)
	S304= IR_MEM.Out=>IR_WB.In                                  Premise(F320)
	S305= IR_DMMU1.Out20_16=>CU_DMMU1.IRFunc1                   Premise(F321)
	S306= IR_DMMU1.Out25_21=>CU_DMMU1.IRFunc2                   Premise(F322)
	S307= IR_DMMU1.Out31_26=>CU_DMMU1.Op                        Premise(F323)
	S308= IR_DMMU1.Out5_0=>CU_DMMU1.IRFunc                      Premise(F324)
	S309= IR_DMMU2.Out20_16=>CU_DMMU2.IRFunc1                   Premise(F325)
	S310= IR_DMMU2.Out25_21=>CU_DMMU2.IRFunc2                   Premise(F326)
	S311= IR_DMMU2.Out31_26=>CU_DMMU2.Op                        Premise(F327)
	S312= IR_DMMU2.Out5_0=>CU_DMMU2.IRFunc                      Premise(F328)
	S313= IR_EX.Out20_16=>CU_EX.IRFunc1                         Premise(F329)
	S314= IR_EX.Out25_21=>CU_EX.IRFunc2                         Premise(F330)
	S315= IR_EX.Out31_26=>CU_EX.Op                              Premise(F331)
	S316= IR_EX.Out5_0=>CU_EX.IRFunc                            Premise(F332)
	S317= IR_ID.Out20_16=>CU_ID.IRFunc1                         Premise(F333)
	S318= CU_ID.IRFunc1=rT                                      Path(S248,S317)
	S319= IR_ID.Out25_21=>CU_ID.IRFunc2                         Premise(F334)
	S320= CU_ID.IRFunc2=rS                                      Path(S247,S319)
	S321= IR_ID.Out31_26=>CU_ID.Op                              Premise(F335)
	S322= CU_ID.Op=0                                            Path(S246,S321)
	S323= IR_ID.Out5_0=>CU_ID.IRFunc                            Premise(F336)
	S324= CU_ID.IRFunc=37                                       Path(S251,S323)
	S325= IR_MEM.Out20_16=>CU_MEM.IRFunc1                       Premise(F337)
	S326= IR_MEM.Out25_21=>CU_MEM.IRFunc2                       Premise(F338)
	S327= IR_MEM.Out31_26=>CU_MEM.Op                            Premise(F339)
	S328= IR_MEM.Out5_0=>CU_MEM.IRFunc                          Premise(F340)
	S329= IR_WB.Out20_16=>CU_WB.IRFunc1                         Premise(F341)
	S330= IR_WB.Out25_21=>CU_WB.IRFunc2                         Premise(F342)
	S331= IR_WB.Out31_26=>CU_WB.Op                              Premise(F343)
	S332= IR_WB.Out5_0=>CU_WB.IRFunc                            Premise(F344)
	S333= CtrlA_EX=0                                            Premise(F345)
	S334= CtrlB_EX=0                                            Premise(F346)
	S335= CtrlALUOut_MEM=1                                      Premise(F347)
	S336= CtrlALUOut_DMMU1=0                                    Premise(F348)
	S337= CtrlALUOut_DMMU2=0                                    Premise(F349)
	S338= CtrlALUOut_WB=0                                       Premise(F350)
	S339= CtrlA_MEM=0                                           Premise(F351)
	S340= CtrlA_WB=0                                            Premise(F352)
	S341= CtrlB_MEM=0                                           Premise(F353)
	S342= CtrlB_WB=0                                            Premise(F354)
	S343= CtrlICache=0                                          Premise(F355)
	S344= ICache[addr]={0,rS,rT,rD,0,37}                        ICache-Hold(S218,S343)
	S345= CtrlIMMU=0                                            Premise(F356)
	S346= CtrlIR_DMMU1=0                                        Premise(F357)
	S347= CtrlIR_DMMU2=0                                        Premise(F358)
	S348= CtrlIR_EX=0                                           Premise(F359)
	S349= CtrlIR_ID=0                                           Premise(F360)
	S350= [IR_ID]={0,rS,rT,rD,0,37}                             IR_ID-Hold(S224,S349)
	S351= CtrlIR_IMMU=0                                         Premise(F361)
	S352= CtrlIR_MEM=1                                          Premise(F362)
	S353= CtrlIR_WB=0                                           Premise(F363)
	S354= CtrlGPR=0                                             Premise(F364)
	S355= GPR[rS]=a                                             GPR-Hold(S229,S354)
	S356= GPR[rT]=b                                             GPR-Hold(S230,S354)
	S357= CtrlIAddrReg=0                                        Premise(F365)
	S358= CtrlPC=0                                              Premise(F366)
	S359= CtrlPCInc=0                                           Premise(F367)
	S360= PC[CIA]=addr                                          PC-Hold(S234,S359)
	S361= PC[Out]=addr+4                                        PC-Hold(S235,S358,S359)
	S362= CtrlIMem=0                                            Premise(F368)
	S363= IMem[{pid,addr}]={0,rS,rT,rD,0,37}                    IMem-Hold(S237,S362)
	S364= CtrlICacheReg=0                                       Premise(F369)
	S365= CtrlASIDIn=0                                          Premise(F370)
	S366= CtrlCP0=0                                             Premise(F371)
	S367= CP0[ASID]=pid                                         CP0-Hold(S241,S366)
	S368= CtrlEPCIn=0                                           Premise(F372)
	S369= CtrlExCodeIn=0                                        Premise(F373)
	S370= CtrlIRMux=0                                           Premise(F374)

MEM	S371= IR_ID.Out={0,rS,rT,rD,0,37}                           IR-Out(S350)
	S372= IR_ID.Out31_26=0                                      IR-Out(S350)
	S373= IR_ID.Out25_21=rS                                     IR-Out(S350)
	S374= IR_ID.Out20_16=rT                                     IR-Out(S350)
	S375= IR_ID.Out15_11=rD                                     IR-Out(S350)
	S376= IR_ID.Out10_6=0                                       IR-Out(S350)
	S377= IR_ID.Out5_0=37                                       IR-Out(S350)
	S378= PC.CIA=addr                                           PC-Out(S360)
	S379= PC.CIA31_28=addr[31:28]                               PC-Out(S360)
	S380= PC.Out=addr+4                                         PC-Out(S361)
	S381= CP0.ASID=pid                                          CP0-Read-ASID(S367)
	S382= A_EX.Out=>ALU.A                                       Premise(F375)
	S383= B_EX.Out=>ALU.B                                       Premise(F376)
	S384= ALUOut_MEM.Out=>ALUOut_DMMU1.In                       Premise(F377)
	S385= ALU.Out=>ALUOut_MEM.In                                Premise(F378)
	S386= ALUOut_MEM.Out=>ALUOut_WB.In                          Premise(F379)
	S387= A_MEM.Out=>A_WB.In                                    Premise(F380)
	S388= B_MEM.Out=>B_WB.In                                    Premise(F381)
	S389= CU_MEM.ICacheHitOut=>CU_DMMU1.ICacheHit               Premise(F382)
	S390= CU_MEM.IMMUHitOut=>CU_DMMU1.IMMUHit                   Premise(F383)
	S391= CU_IF.ICacheHitOut=>CU_ID.ICacheHit                   Premise(F384)
	S392= CU_IF.IMMUHitOut=>CU_ID.IMMUHit                       Premise(F385)
	S393= FU.Bub_IF=>CU_IF.Bub                                  Premise(F386)
	S394= FU.Halt_IF=>CU_IF.Halt                                Premise(F387)
	S395= ICache.Hit=>CU_IF.ICacheHit                           Premise(F388)
	S396= IMMU.Hit=>CU_IF.IMMUHit                               Premise(F389)
	S397= CU_IF.ICacheHitOut=>CU_IMMU.ICacheHit                 Premise(F390)
	S398= CU_IF.IMMUHitOut=>CU_IMMU.IMMUHit                     Premise(F391)
	S399= CU_EX.ICacheHitOut=>CU_MEM.ICacheHit                  Premise(F392)
	S400= CU_EX.IMMUHitOut=>CU_MEM.IMMUHit                      Premise(F393)
	S401= CU_MEM.ICacheHitOut=>CU_WB.ICacheHit                  Premise(F394)
	S402= CU_MEM.IMMUHitOut=>CU_WB.IMMUHit                      Premise(F395)
	S403= ICache.Hit=>FU.ICacheHit                              Premise(F396)
	S404= IR_EX.Out=>FU.IR_EX                                   Premise(F397)
	S405= IR_MEM.Out=>FU.IR_MEM                                 Premise(F398)
	S406= ALU.Out=>FU.InEX                                      Premise(F399)
	S407= IR_EX.Out15_11=>FU.InEX_WReg                          Premise(F400)
	S408= ALUOut_MEM.Out=>FU.InMEM                              Premise(F401)
	S409= IR_MEM.Out15_11=>FU.InMEM_WReg                        Premise(F402)
	S410= IMMU.Addr=>IAddrReg.In                                Premise(F403)
	S411= PC.Out=>ICache.IEA                                    Premise(F404)
	S412= ICache.IEA=addr+4                                     Path(S380,S411)
	S413= ICache.Hit=ICacheHit(addr+4)                          ICache-Search(S412)
	S414= CU_IF.ICacheHit=ICacheHit(addr+4)                     Path(S413,S395)
	S415= FU.ICacheHit=ICacheHit(addr+4)                        Path(S413,S403)
	S416= ICache.Out=>ICacheReg.In                              Premise(F405)
	S417= PC.Out=>IMMU.IEA                                      Premise(F406)
	S418= IMMU.IEA=addr+4                                       Path(S380,S417)
	S419= CP0.ASID=>IMMU.PID                                    Premise(F407)
	S420= IMMU.PID=pid                                          Path(S381,S419)
	S421= IMMU.Addr={pid,addr+4}                                IMMU-Search(S420,S418)
	S422= IAddrReg.In={pid,addr+4}                              Path(S421,S410)
	S423= IMMU.Hit=IMMUHit(pid,addr+4)                          IMMU-Search(S420,S418)
	S424= CU_IF.IMMUHit=IMMUHit(pid,addr+4)                     Path(S423,S396)
	S425= IR_MEM.Out=>IR_DMMU1.In                               Premise(F408)
	S426= ICache.Out=>IR_ID.In                                  Premise(F409)
	S427= ICache.Out=>IR_IMMU.In                                Premise(F410)
	S428= IR_EX.Out=>IR_MEM.In                                  Premise(F411)
	S429= IR_MEM.Out=>IR_WB.In                                  Premise(F412)
	S430= IR_DMMU1.Out20_16=>CU_DMMU1.IRFunc1                   Premise(F413)
	S431= IR_DMMU1.Out25_21=>CU_DMMU1.IRFunc2                   Premise(F414)
	S432= IR_DMMU1.Out31_26=>CU_DMMU1.Op                        Premise(F415)
	S433= IR_DMMU1.Out5_0=>CU_DMMU1.IRFunc                      Premise(F416)
	S434= IR_DMMU2.Out20_16=>CU_DMMU2.IRFunc1                   Premise(F417)
	S435= IR_DMMU2.Out25_21=>CU_DMMU2.IRFunc2                   Premise(F418)
	S436= IR_DMMU2.Out31_26=>CU_DMMU2.Op                        Premise(F419)
	S437= IR_DMMU2.Out5_0=>CU_DMMU2.IRFunc                      Premise(F420)
	S438= IR_EX.Out20_16=>CU_EX.IRFunc1                         Premise(F421)
	S439= IR_EX.Out25_21=>CU_EX.IRFunc2                         Premise(F422)
	S440= IR_EX.Out31_26=>CU_EX.Op                              Premise(F423)
	S441= IR_EX.Out5_0=>CU_EX.IRFunc                            Premise(F424)
	S442= IR_ID.Out20_16=>CU_ID.IRFunc1                         Premise(F425)
	S443= CU_ID.IRFunc1=rT                                      Path(S374,S442)
	S444= IR_ID.Out25_21=>CU_ID.IRFunc2                         Premise(F426)
	S445= CU_ID.IRFunc2=rS                                      Path(S373,S444)
	S446= IR_ID.Out31_26=>CU_ID.Op                              Premise(F427)
	S447= CU_ID.Op=0                                            Path(S372,S446)
	S448= IR_ID.Out5_0=>CU_ID.IRFunc                            Premise(F428)
	S449= CU_ID.IRFunc=37                                       Path(S377,S448)
	S450= IR_MEM.Out20_16=>CU_MEM.IRFunc1                       Premise(F429)
	S451= IR_MEM.Out25_21=>CU_MEM.IRFunc2                       Premise(F430)
	S452= IR_MEM.Out31_26=>CU_MEM.Op                            Premise(F431)
	S453= IR_MEM.Out5_0=>CU_MEM.IRFunc                          Premise(F432)
	S454= IR_WB.Out20_16=>CU_WB.IRFunc1                         Premise(F433)
	S455= IR_WB.Out25_21=>CU_WB.IRFunc2                         Premise(F434)
	S456= IR_WB.Out31_26=>CU_WB.Op                              Premise(F435)
	S457= IR_WB.Out5_0=>CU_WB.IRFunc                            Premise(F436)
	S458= CtrlA_EX=0                                            Premise(F437)
	S459= CtrlB_EX=0                                            Premise(F438)
	S460= CtrlALUOut_MEM=0                                      Premise(F439)
	S461= CtrlALUOut_DMMU1=1                                    Premise(F440)
	S462= CtrlALUOut_DMMU2=0                                    Premise(F441)
	S463= CtrlALUOut_WB=1                                       Premise(F442)
	S464= CtrlA_MEM=0                                           Premise(F443)
	S465= CtrlA_WB=1                                            Premise(F444)
	S466= CtrlB_MEM=0                                           Premise(F445)
	S467= CtrlB_WB=1                                            Premise(F446)
	S468= CtrlICache=0                                          Premise(F447)
	S469= ICache[addr]={0,rS,rT,rD,0,37}                        ICache-Hold(S344,S468)
	S470= CtrlIMMU=0                                            Premise(F448)
	S471= CtrlIR_DMMU1=1                                        Premise(F449)
	S472= CtrlIR_DMMU2=0                                        Premise(F450)
	S473= CtrlIR_EX=0                                           Premise(F451)
	S474= CtrlIR_ID=0                                           Premise(F452)
	S475= [IR_ID]={0,rS,rT,rD,0,37}                             IR_ID-Hold(S350,S474)
	S476= CtrlIR_IMMU=0                                         Premise(F453)
	S477= CtrlIR_MEM=0                                          Premise(F454)
	S478= CtrlIR_WB=1                                           Premise(F455)
	S479= CtrlGPR=0                                             Premise(F456)
	S480= GPR[rS]=a                                             GPR-Hold(S355,S479)
	S481= GPR[rT]=b                                             GPR-Hold(S356,S479)
	S482= CtrlIAddrReg=0                                        Premise(F457)
	S483= CtrlPC=0                                              Premise(F458)
	S484= CtrlPCInc=0                                           Premise(F459)
	S485= PC[CIA]=addr                                          PC-Hold(S360,S484)
	S486= PC[Out]=addr+4                                        PC-Hold(S361,S483,S484)
	S487= CtrlIMem=0                                            Premise(F460)
	S488= IMem[{pid,addr}]={0,rS,rT,rD,0,37}                    IMem-Hold(S363,S487)
	S489= CtrlICacheReg=0                                       Premise(F461)
	S490= CtrlASIDIn=0                                          Premise(F462)
	S491= CtrlCP0=0                                             Premise(F463)
	S492= CP0[ASID]=pid                                         CP0-Hold(S367,S491)
	S493= CtrlEPCIn=0                                           Premise(F464)
	S494= CtrlExCodeIn=0                                        Premise(F465)
	S495= CtrlIRMux=0                                           Premise(F466)

WB	S496= IR_ID.Out={0,rS,rT,rD,0,37}                           IR-Out(S475)
	S497= IR_ID.Out31_26=0                                      IR-Out(S475)
	S498= IR_ID.Out25_21=rS                                     IR-Out(S475)
	S499= IR_ID.Out20_16=rT                                     IR-Out(S475)
	S500= IR_ID.Out15_11=rD                                     IR-Out(S475)
	S501= IR_ID.Out10_6=0                                       IR-Out(S475)
	S502= IR_ID.Out5_0=37                                       IR-Out(S475)
	S503= PC.CIA=addr                                           PC-Out(S485)
	S504= PC.CIA31_28=addr[31:28]                               PC-Out(S485)
	S505= PC.Out=addr+4                                         PC-Out(S486)
	S506= CP0.ASID=pid                                          CP0-Read-ASID(S492)
	S507= A_EX.Out=>ALU.A                                       Premise(F651)
	S508= B_EX.Out=>ALU.B                                       Premise(F652)
	S509= ALUOut_MEM.Out=>ALUOut_DMMU1.In                       Premise(F653)
	S510= ALU.Out=>ALUOut_MEM.In                                Premise(F654)
	S511= ALUOut_MEM.Out=>ALUOut_WB.In                          Premise(F655)
	S512= A_MEM.Out=>A_WB.In                                    Premise(F656)
	S513= B_MEM.Out=>B_WB.In                                    Premise(F657)
	S514= CU_MEM.ICacheHitOut=>CU_DMMU1.ICacheHit               Premise(F658)
	S515= CU_MEM.IMMUHitOut=>CU_DMMU1.IMMUHit                   Premise(F659)
	S516= CU_IF.ICacheHitOut=>CU_ID.ICacheHit                   Premise(F660)
	S517= CU_IF.IMMUHitOut=>CU_ID.IMMUHit                       Premise(F661)
	S518= FU.Bub_IF=>CU_IF.Bub                                  Premise(F662)
	S519= FU.Halt_IF=>CU_IF.Halt                                Premise(F663)
	S520= ICache.Hit=>CU_IF.ICacheHit                           Premise(F664)
	S521= IMMU.Hit=>CU_IF.IMMUHit                               Premise(F665)
	S522= CU_IF.ICacheHitOut=>CU_IMMU.ICacheHit                 Premise(F666)
	S523= CU_IF.IMMUHitOut=>CU_IMMU.IMMUHit                     Premise(F667)
	S524= CU_EX.ICacheHitOut=>CU_MEM.ICacheHit                  Premise(F668)
	S525= CU_EX.IMMUHitOut=>CU_MEM.IMMUHit                      Premise(F669)
	S526= CU_MEM.ICacheHitOut=>CU_WB.ICacheHit                  Premise(F670)
	S527= CU_MEM.IMMUHitOut=>CU_WB.IMMUHit                      Premise(F671)
	S528= ICache.Hit=>FU.ICacheHit                              Premise(F672)
	S529= IR_EX.Out=>FU.IR_EX                                   Premise(F673)
	S530= IR_MEM.Out=>FU.IR_MEM                                 Premise(F674)
	S531= ALU.Out=>FU.InEX                                      Premise(F675)
	S532= IR_EX.Out15_11=>FU.InEX_WReg                          Premise(F676)
	S533= ALUOut_MEM.Out=>FU.InMEM                              Premise(F677)
	S534= IR_MEM.Out15_11=>FU.InMEM_WReg                        Premise(F678)
	S535= IMMU.Addr=>IAddrReg.In                                Premise(F679)
	S536= PC.Out=>ICache.IEA                                    Premise(F680)
	S537= ICache.IEA=addr+4                                     Path(S505,S536)
	S538= ICache.Hit=ICacheHit(addr+4)                          ICache-Search(S537)
	S539= CU_IF.ICacheHit=ICacheHit(addr+4)                     Path(S538,S520)
	S540= FU.ICacheHit=ICacheHit(addr+4)                        Path(S538,S528)
	S541= ICache.Out=>ICacheReg.In                              Premise(F681)
	S542= PC.Out=>IMMU.IEA                                      Premise(F682)
	S543= IMMU.IEA=addr+4                                       Path(S505,S542)
	S544= CP0.ASID=>IMMU.PID                                    Premise(F683)
	S545= IMMU.PID=pid                                          Path(S506,S544)
	S546= IMMU.Addr={pid,addr+4}                                IMMU-Search(S545,S543)
	S547= IAddrReg.In={pid,addr+4}                              Path(S546,S535)
	S548= IMMU.Hit=IMMUHit(pid,addr+4)                          IMMU-Search(S545,S543)
	S549= CU_IF.IMMUHit=IMMUHit(pid,addr+4)                     Path(S548,S521)
	S550= IR_MEM.Out=>IR_DMMU1.In                               Premise(F684)
	S551= ICache.Out=>IR_ID.In                                  Premise(F685)
	S552= ICache.Out=>IR_IMMU.In                                Premise(F686)
	S553= IR_EX.Out=>IR_MEM.In                                  Premise(F687)
	S554= IR_MEM.Out=>IR_WB.In                                  Premise(F688)
	S555= IR_DMMU1.Out20_16=>CU_DMMU1.IRFunc1                   Premise(F689)
	S556= IR_DMMU1.Out25_21=>CU_DMMU1.IRFunc2                   Premise(F690)
	S557= IR_DMMU1.Out31_26=>CU_DMMU1.Op                        Premise(F691)
	S558= IR_DMMU1.Out5_0=>CU_DMMU1.IRFunc                      Premise(F692)
	S559= IR_DMMU2.Out20_16=>CU_DMMU2.IRFunc1                   Premise(F693)
	S560= IR_DMMU2.Out25_21=>CU_DMMU2.IRFunc2                   Premise(F694)
	S561= IR_DMMU2.Out31_26=>CU_DMMU2.Op                        Premise(F695)
	S562= IR_DMMU2.Out5_0=>CU_DMMU2.IRFunc                      Premise(F696)
	S563= IR_EX.Out20_16=>CU_EX.IRFunc1                         Premise(F697)
	S564= IR_EX.Out25_21=>CU_EX.IRFunc2                         Premise(F698)
	S565= IR_EX.Out31_26=>CU_EX.Op                              Premise(F699)
	S566= IR_EX.Out5_0=>CU_EX.IRFunc                            Premise(F700)
	S567= IR_ID.Out20_16=>CU_ID.IRFunc1                         Premise(F701)
	S568= CU_ID.IRFunc1=rT                                      Path(S499,S567)
	S569= IR_ID.Out25_21=>CU_ID.IRFunc2                         Premise(F702)
	S570= CU_ID.IRFunc2=rS                                      Path(S498,S569)
	S571= IR_ID.Out31_26=>CU_ID.Op                              Premise(F703)
	S572= CU_ID.Op=0                                            Path(S497,S571)
	S573= IR_ID.Out5_0=>CU_ID.IRFunc                            Premise(F704)
	S574= CU_ID.IRFunc=37                                       Path(S502,S573)
	S575= IR_MEM.Out20_16=>CU_MEM.IRFunc1                       Premise(F705)
	S576= IR_MEM.Out25_21=>CU_MEM.IRFunc2                       Premise(F706)
	S577= IR_MEM.Out31_26=>CU_MEM.Op                            Premise(F707)
	S578= IR_MEM.Out5_0=>CU_MEM.IRFunc                          Premise(F708)
	S579= IR_WB.Out20_16=>CU_WB.IRFunc1                         Premise(F709)
	S580= IR_WB.Out25_21=>CU_WB.IRFunc2                         Premise(F710)
	S581= IR_WB.Out31_26=>CU_WB.Op                              Premise(F711)
	S582= IR_WB.Out5_0=>CU_WB.IRFunc                            Premise(F712)
	S583= CtrlA_EX=0                                            Premise(F713)
	S584= CtrlB_EX=0                                            Premise(F714)
	S585= CtrlALUOut_MEM=0                                      Premise(F715)
	S586= CtrlALUOut_DMMU1=0                                    Premise(F716)
	S587= CtrlALUOut_DMMU2=0                                    Premise(F717)
	S588= CtrlALUOut_WB=0                                       Premise(F718)
	S589= CtrlA_MEM=0                                           Premise(F719)
	S590= CtrlA_WB=0                                            Premise(F720)
	S591= CtrlB_MEM=0                                           Premise(F721)
	S592= CtrlB_WB=0                                            Premise(F722)
	S593= CtrlICache=0                                          Premise(F723)
	S594= ICache[addr]={0,rS,rT,rD,0,37}                        ICache-Hold(S469,S593)
	S595= CtrlIMMU=0                                            Premise(F724)
	S596= CtrlIR_DMMU1=0                                        Premise(F725)
	S597= CtrlIR_DMMU2=0                                        Premise(F726)
	S598= CtrlIR_EX=0                                           Premise(F727)
	S599= CtrlIR_ID=0                                           Premise(F728)
	S600= [IR_ID]={0,rS,rT,rD,0,37}                             IR_ID-Hold(S475,S599)
	S601= CtrlIR_IMMU=0                                         Premise(F729)
	S602= CtrlIR_MEM=0                                          Premise(F730)
	S603= CtrlIR_WB=0                                           Premise(F731)
	S604= CtrlGPR=1                                             Premise(F732)
	S605= CtrlIAddrReg=0                                        Premise(F733)
	S606= CtrlPC=0                                              Premise(F734)
	S607= CtrlPCInc=0                                           Premise(F735)
	S608= PC[CIA]=addr                                          PC-Hold(S485,S607)
	S609= PC[Out]=addr+4                                        PC-Hold(S486,S606,S607)
	S610= CtrlIMem=0                                            Premise(F736)
	S611= IMem[{pid,addr}]={0,rS,rT,rD,0,37}                    IMem-Hold(S488,S610)
	S612= CtrlICacheReg=0                                       Premise(F737)
	S613= CtrlASIDIn=0                                          Premise(F738)
	S614= CtrlCP0=0                                             Premise(F739)
	S615= CP0[ASID]=pid                                         CP0-Hold(S492,S614)
	S616= CtrlEPCIn=0                                           Premise(F740)
	S617= CtrlExCodeIn=0                                        Premise(F741)
	S618= CtrlIRMux=0                                           Premise(F742)

POST	S594= ICache[addr]={0,rS,rT,rD,0,37}                        ICache-Hold(S469,S593)
	S600= [IR_ID]={0,rS,rT,rD,0,37}                             IR_ID-Hold(S475,S599)
	S608= PC[CIA]=addr                                          PC-Hold(S485,S607)
	S609= PC[Out]=addr+4                                        PC-Hold(S486,S606,S607)
	S611= IMem[{pid,addr}]={0,rS,rT,rD,0,37}                    IMem-Hold(S488,S610)
	S615= CP0[ASID]=pid                                         CP0-Hold(S492,S614)

