{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus II " "Info: Running Quartus II Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.1 Build 222 10/21/2009 SJ Web Edition " "Info: Version 9.1 Build 222 10/21/2009 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Sat Apr 27 12:02:10 2013 " "Info: Processing started: Sat Apr 27 12:02:10 2013" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off Project -c Project " "Info: Command: quartus_fit --read_settings_files=off --write_settings_files=off Project -c Project" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "IMPP_MPP_AUTO_ASSIGNED_DEVICE" "Project EP2S15F484C3 " "Info: Automatically selected device EP2S15F484C3 for design Project" {  } {  } 0 0 "Automatically selected device %2!s! for design %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Info: Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 0 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "" 0 -1}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Warning: Feature LogicLock is only available with a valid subscription license. Please purchase a software subscription to gain full access to this feature." {  } {  } 0 0 "Feature %1!s! is only available with a valid subscription license. Please purchase a software subscription to gain full access to this feature." 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Info: Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" {  } {  } 2 0 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "" 0 -1}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "1 " "Info: Fitter converted 1 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~DATA0~ E13 " "Info: Pin ~DATA0~ is reserved at location E13" {  } { { "d:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/91/quartus/bin/pin_planner.ppl" { ~DATA0~ } } } { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { ~DATA0~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Учеба/СиФО/Курсач/Project/" 0 { } { { 0 { 0 ""} 0 415 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! is reserved at location %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "" 0 -1}
{ "Critical Warning" "WFIOMGR_PINS_MISSING_LOCATION_INFO" "101 101 " "Critical Warning: No exact pin location assignment(s) for 101 pins of 101 total pins" { { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ADDR_OUT\[5\] " "Info: Pin ADDR_OUT\[5\] not assigned to an exact location on the device" {  } { { "d:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/91/quartus/bin/pin_planner.ppl" { ADDR_OUT[5] } } } { "Set.bdf" "" { Schematic "D:/Учеба/СиФО/Курсач/Project/Set.bdf" { { 696 2624 2805 712 "ADDR_OUT\[5..0\]" "" } } } } { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { ADDR_OUT[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Учеба/СиФО/Курсач/Project/" 0 { } { { 0 { 0 ""} 0 177 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ADDR_OUT\[4\] " "Info: Pin ADDR_OUT\[4\] not assigned to an exact location on the device" {  } { { "d:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/91/quartus/bin/pin_planner.ppl" { ADDR_OUT[4] } } } { "Set.bdf" "" { Schematic "D:/Учеба/СиФО/Курсач/Project/Set.bdf" { { 696 2624 2805 712 "ADDR_OUT\[5..0\]" "" } } } } { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { ADDR_OUT[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Учеба/СиФО/Курсач/Project/" 0 { } { { 0 { 0 ""} 0 178 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ADDR_OUT\[3\] " "Info: Pin ADDR_OUT\[3\] not assigned to an exact location on the device" {  } { { "d:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/91/quartus/bin/pin_planner.ppl" { ADDR_OUT[3] } } } { "Set.bdf" "" { Schematic "D:/Учеба/СиФО/Курсач/Project/Set.bdf" { { 696 2624 2805 712 "ADDR_OUT\[5..0\]" "" } } } } { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { ADDR_OUT[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Учеба/СиФО/Курсач/Project/" 0 { } { { 0 { 0 ""} 0 179 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ADDR_OUT\[2\] " "Info: Pin ADDR_OUT\[2\] not assigned to an exact location on the device" {  } { { "d:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/91/quartus/bin/pin_planner.ppl" { ADDR_OUT[2] } } } { "Set.bdf" "" { Schematic "D:/Учеба/СиФО/Курсач/Project/Set.bdf" { { 696 2624 2805 712 "ADDR_OUT\[5..0\]" "" } } } } { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { ADDR_OUT[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Учеба/СиФО/Курсач/Project/" 0 { } { { 0 { 0 ""} 0 180 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "DATA_OUT\[7\] " "Info: Pin DATA_OUT\[7\] not assigned to an exact location on the device" {  } { { "d:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/91/quartus/bin/pin_planner.ppl" { DATA_OUT[7] } } } { "Set.bdf" "" { Schematic "D:/Учеба/СиФО/Курсач/Project/Set.bdf" { { 560 2624 2801 576 "DATA_OUT\[7..0\]" "" } } } } { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { DATA_OUT[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Учеба/СиФО/Курсач/Project/" 0 { } { { 0 { 0 ""} 0 243 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "DATA_OUT\[6\] " "Info: Pin DATA_OUT\[6\] not assigned to an exact location on the device" {  } { { "d:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/91/quartus/bin/pin_planner.ppl" { DATA_OUT[6] } } } { "Set.bdf" "" { Schematic "D:/Учеба/СиФО/Курсач/Project/Set.bdf" { { 560 2624 2801 576 "DATA_OUT\[7..0\]" "" } } } } { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { DATA_OUT[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Учеба/СиФО/Курсач/Project/" 0 { } { { 0 { 0 ""} 0 244 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "DATA_OUT\[5\] " "Info: Pin DATA_OUT\[5\] not assigned to an exact location on the device" {  } { { "d:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/91/quartus/bin/pin_planner.ppl" { DATA_OUT[5] } } } { "Set.bdf" "" { Schematic "D:/Учеба/СиФО/Курсач/Project/Set.bdf" { { 560 2624 2801 576 "DATA_OUT\[7..0\]" "" } } } } { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { DATA_OUT[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Учеба/СиФО/Курсач/Project/" 0 { } { { 0 { 0 ""} 0 245 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "DATA_OUT\[4\] " "Info: Pin DATA_OUT\[4\] not assigned to an exact location on the device" {  } { { "d:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/91/quartus/bin/pin_planner.ppl" { DATA_OUT[4] } } } { "Set.bdf" "" { Schematic "D:/Учеба/СиФО/Курсач/Project/Set.bdf" { { 560 2624 2801 576 "DATA_OUT\[7..0\]" "" } } } } { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { DATA_OUT[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Учеба/СиФО/Курсач/Project/" 0 { } { { 0 { 0 ""} 0 246 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "DATA_OUT\[3\] " "Info: Pin DATA_OUT\[3\] not assigned to an exact location on the device" {  } { { "d:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/91/quartus/bin/pin_planner.ppl" { DATA_OUT[3] } } } { "Set.bdf" "" { Schematic "D:/Учеба/СиФО/Курсач/Project/Set.bdf" { { 560 2624 2801 576 "DATA_OUT\[7..0\]" "" } } } } { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { DATA_OUT[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Учеба/СиФО/Курсач/Project/" 0 { } { { 0 { 0 ""} 0 247 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "DATA_OUT\[2\] " "Info: Pin DATA_OUT\[2\] not assigned to an exact location on the device" {  } { { "d:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/91/quartus/bin/pin_planner.ppl" { DATA_OUT[2] } } } { "Set.bdf" "" { Schematic "D:/Учеба/СиФО/Курсач/Project/Set.bdf" { { 560 2624 2801 576 "DATA_OUT\[7..0\]" "" } } } } { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { DATA_OUT[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Учеба/СиФО/Курсач/Project/" 0 { } { { 0 { 0 ""} 0 248 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "DATA_OUT\[1\] " "Info: Pin DATA_OUT\[1\] not assigned to an exact location on the device" {  } { { "d:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/91/quartus/bin/pin_planner.ppl" { DATA_OUT[1] } } } { "Set.bdf" "" { Schematic "D:/Учеба/СиФО/Курсач/Project/Set.bdf" { { 560 2624 2801 576 "DATA_OUT\[7..0\]" "" } } } } { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { DATA_OUT[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Учеба/СиФО/Курсач/Project/" 0 { } { { 0 { 0 ""} 0 249 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "DATA_OUT\[0\] " "Info: Pin DATA_OUT\[0\] not assigned to an exact location on the device" {  } { { "d:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/91/quartus/bin/pin_planner.ppl" { DATA_OUT[0] } } } { "Set.bdf" "" { Schematic "D:/Учеба/СиФО/Курсач/Project/Set.bdf" { { 560 2624 2801 576 "DATA_OUT\[7..0\]" "" } } } } { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { DATA_OUT[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Учеба/СиФО/Курсач/Project/" 0 { } { { 0 { 0 ""} 0 250 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "W00 " "Info: Pin W00 not assigned to an exact location on the device" {  } { { "d:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/91/quartus/bin/pin_planner.ppl" { W00 } } } { "Set.bdf" "" { Schematic "D:/Учеба/СиФО/Курсач/Project/Set.bdf" { { 1136 536 712 1152 "W00" "" } } } } { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { W00 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Учеба/СиФО/Курсач/Project/" 0 { } { { 0 { 0 ""} 0 251 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "CNTR\[7\] " "Info: Pin CNTR\[7\] not assigned to an exact location on the device" {  } { { "d:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/91/quartus/bin/pin_planner.ppl" { CNTR[7] } } } { "Set.bdf" "" { Schematic "D:/Учеба/СиФО/Курсач/Project/Set.bdf" { { 1416 -656 -488 1432 "CNTR\[7..0\]" "" } { 760 2408 2488 776 "cntr\[1\]" "" } { 784 2408 2488 800 "cntr\[0\]" "" } { 1424 -438 -426 1472 "cntr\[5\]" "" } { 1424 -422 -410 1472 "cntr\[4\]" "" } { 1424 -406 -394 1472 "cntr\[3\]" "" } { 1424 -390 -378 1472 "cntr\[2\]" "" } { 1424 -375 -363 1472 "cntr\[1\]" "" } { 1424 -358 -346 1472 "cntr\[0\]" "" } { 1424 -238 -226 1528 "cntr\[0\]" "" } { 1424 -318 -306 1472 "cntr\[5\]" "" } { 1424 -302 -290 1472 "cntr\[4\]" "" } { 1424 -286 -274 1472 "cntr\[3\]" "" } { 1424 -270 -258 1472 "cntr\[2\]" "" } { 1424 -255 -243 1472 "cntr\[1\]" "" } { 1424 -135 -123 1528 "cntr\[1\]" "" } { 1424 -198 -186 1472 "cntr\[5\]" "" } { 1424 -182 -170 1472 "cntr\[4\]" "" } { 1424 -166 -154 1472 "cntr\[3\]" "" } { 1424 -150 -138 1472 "cntr\[2\]" "" } { 1424 -118 -106 1472 "cntr\[0\]" "" } { 1424 2 14 1528 "cntr\[0\]" "" } { 1424 -15 -3 1528 "cntr\[1\]" "" } { 1424 -78 -66 1472 "cntr\[5\]" "" } { 1424 -62 -50 1472 "cntr\[4\]" "" } { 1424 -46 -34 1472 "cntr\[3\]" "" } { 1424 -30 -18 1472 "cntr\[2\]" "" } { 1424 90 102 1528 "cntr\[2\]" "" } { 1424 42 54 1472 "cntr\[5\]" "" } { 1424 58 70 1472 "cntr\[4\]" "" } { 1424 74 86 1472 "cntr\[3\]" "" } { 1424 105 117 1472 "cntr\[1\]" "" } { 1424 122 134 1472 "cntr\[0\]" "" } { 1424 210 222 1528 "cntr\[2\]" "" } { 1424 242 254 1528 "cntr\[0\]" "" } { 1424 162 174 1472 "cntr\[5\]" "" } { 1424 178 190 1472 "cntr\[4\]" "" } { 1424 194 206 1472 "cntr\[3\]" "" } { 1424 225 237 1472 "cntr\[1\]" "" } { 1424 330 342 1528 "cntr\[2\]" "" } { 1424 345 357 1528 "cntr\[1\]" "" } { 1424 282 294 1472 "cntr\[5\]" "" } { 1424 298 310 1472 "cntr\[4\]" "" } { 1424 314 326 1472 "cntr\[3\]" "" } { 1424 362 374 1472 "cntr\[0\]" "" } { 1424 450 462 1528 "cntr\[2\]" "" } { 1424 482 494 1528 "cntr\[0\]" "" } { 1424 465 477 1528 "cntr\[1\]" "" } { 1424 402 414 1472 "cntr\[5\]" "" } { 1424 418 430 1472 "cntr\[4\]" "" } { 1424 434 446 1472 "cntr\[3\]" "" } { 1424 554 566 1528 "cntr\[3\]" "" } { 1424 522 534 1472 "cntr\[5\]" "" } { 1424 538 550 1472 "cntr\[4\]" "" } { 1424 570 582 1472 "cntr\[2\]" "" } { 1424 585 597 1472 "cntr\[1\]" "" } { 1424 602 614 1472 "cntr\[0\]" "" } { 1424 722 734 1528 "cntr\[0\]" "" } { 1424 674 686 1528 "cntr\[3\]" "" } { 1424 642 654 1472 "cntr\[5\]" "" } { 1424 658 670 1472 "cntr\[4\]" "" } { 1424 690 702 1472 "cntr\[2\]" "" } { 1424 705 717 1472 "cntr\[1\]" "" } { 1408 -488 -432 1424 "cntr\[7..0\]" "" } } } } { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { CNTR[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Учеба/СиФО/Курсач/Project/" 0 { } { { 0 { 0 ""} 0 159 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "CNTR\[6\] " "Info: Pin CNTR\[6\] not assigned to an exact location on the device" {  } { { "d:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/91/quartus/bin/pin_planner.ppl" { CNTR[6] } } } { "Set.bdf" "" { Schematic "D:/Учеба/СиФО/Курсач/Project/Set.bdf" { { 1416 -656 -488 1432 "CNTR\[7..0\]" "" } { 760 2408 2488 776 "cntr\[1\]" "" } { 784 2408 2488 800 "cntr\[0\]" "" } { 1424 -438 -426 1472 "cntr\[5\]" "" } { 1424 -422 -410 1472 "cntr\[4\]" "" } { 1424 -406 -394 1472 "cntr\[3\]" "" } { 1424 -390 -378 1472 "cntr\[2\]" "" } { 1424 -375 -363 1472 "cntr\[1\]" "" } { 1424 -358 -346 1472 "cntr\[0\]" "" } { 1424 -238 -226 1528 "cntr\[0\]" "" } { 1424 -318 -306 1472 "cntr\[5\]" "" } { 1424 -302 -290 1472 "cntr\[4\]" "" } { 1424 -286 -274 1472 "cntr\[3\]" "" } { 1424 -270 -258 1472 "cntr\[2\]" "" } { 1424 -255 -243 1472 "cntr\[1\]" "" } { 1424 -135 -123 1528 "cntr\[1\]" "" } { 1424 -198 -186 1472 "cntr\[5\]" "" } { 1424 -182 -170 1472 "cntr\[4\]" "" } { 1424 -166 -154 1472 "cntr\[3\]" "" } { 1424 -150 -138 1472 "cntr\[2\]" "" } { 1424 -118 -106 1472 "cntr\[0\]" "" } { 1424 2 14 1528 "cntr\[0\]" "" } { 1424 -15 -3 1528 "cntr\[1\]" "" } { 1424 -78 -66 1472 "cntr\[5\]" "" } { 1424 -62 -50 1472 "cntr\[4\]" "" } { 1424 -46 -34 1472 "cntr\[3\]" "" } { 1424 -30 -18 1472 "cntr\[2\]" "" } { 1424 90 102 1528 "cntr\[2\]" "" } { 1424 42 54 1472 "cntr\[5\]" "" } { 1424 58 70 1472 "cntr\[4\]" "" } { 1424 74 86 1472 "cntr\[3\]" "" } { 1424 105 117 1472 "cntr\[1\]" "" } { 1424 122 134 1472 "cntr\[0\]" "" } { 1424 210 222 1528 "cntr\[2\]" "" } { 1424 242 254 1528 "cntr\[0\]" "" } { 1424 162 174 1472 "cntr\[5\]" "" } { 1424 178 190 1472 "cntr\[4\]" "" } { 1424 194 206 1472 "cntr\[3\]" "" } { 1424 225 237 1472 "cntr\[1\]" "" } { 1424 330 342 1528 "cntr\[2\]" "" } { 1424 345 357 1528 "cntr\[1\]" "" } { 1424 282 294 1472 "cntr\[5\]" "" } { 1424 298 310 1472 "cntr\[4\]" "" } { 1424 314 326 1472 "cntr\[3\]" "" } { 1424 362 374 1472 "cntr\[0\]" "" } { 1424 450 462 1528 "cntr\[2\]" "" } { 1424 482 494 1528 "cntr\[0\]" "" } { 1424 465 477 1528 "cntr\[1\]" "" } { 1424 402 414 1472 "cntr\[5\]" "" } { 1424 418 430 1472 "cntr\[4\]" "" } { 1424 434 446 1472 "cntr\[3\]" "" } { 1424 554 566 1528 "cntr\[3\]" "" } { 1424 522 534 1472 "cntr\[5\]" "" } { 1424 538 550 1472 "cntr\[4\]" "" } { 1424 570 582 1472 "cntr\[2\]" "" } { 1424 585 597 1472 "cntr\[1\]" "" } { 1424 602 614 1472 "cntr\[0\]" "" } { 1424 722 734 1528 "cntr\[0\]" "" } { 1424 674 686 1528 "cntr\[3\]" "" } { 1424 642 654 1472 "cntr\[5\]" "" } { 1424 658 670 1472 "cntr\[4\]" "" } { 1424 690 702 1472 "cntr\[2\]" "" } { 1424 705 717 1472 "cntr\[1\]" "" } { 1408 -488 -432 1424 "cntr\[7..0\]" "" } } } } { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { CNTR[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Учеба/СиФО/Курсач/Project/" 0 { } { { 0 { 0 ""} 0 160 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "TAG0\[3\] " "Info: Pin TAG0\[3\] not assigned to an exact location on the device" {  } { { "d:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/91/quartus/bin/pin_planner.ppl" { TAG0[3] } } } { "Set.bdf" "" { Schematic "D:/Учеба/СиФО/Курсач/Project/Set.bdf" { { -32 368 544 -16 "TAG0\[3..0\]" "" } { 152 216 304 168 "tag0\[3..0\]" "" } { 192 -424 -360 208 "tag0\[3..0\]" "" } { 176 -755 -708 192 "tag0\[3..0\]" "" } } } } { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { TAG0[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Учеба/СиФО/Курсач/Project/" 0 { } { { 0 { 0 ""} 0 173 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "TAG0\[2\] " "Info: Pin TAG0\[2\] not assigned to an exact location on the device" {  } { { "d:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/91/quartus/bin/pin_planner.ppl" { TAG0[2] } } } { "Set.bdf" "" { Schematic "D:/Учеба/СиФО/Курсач/Project/Set.bdf" { { -32 368 544 -16 "TAG0\[3..0\]" "" } { 152 216 304 168 "tag0\[3..0\]" "" } { 192 -424 -360 208 "tag0\[3..0\]" "" } { 176 -755 -708 192 "tag0\[3..0\]" "" } } } } { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { TAG0[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Учеба/СиФО/Курсач/Project/" 0 { } { { 0 { 0 ""} 0 174 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "TAG0\[1\] " "Info: Pin TAG0\[1\] not assigned to an exact location on the device" {  } { { "d:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/91/quartus/bin/pin_planner.ppl" { TAG0[1] } } } { "Set.bdf" "" { Schematic "D:/Учеба/СиФО/Курсач/Project/Set.bdf" { { -32 368 544 -16 "TAG0\[3..0\]" "" } { 152 216 304 168 "tag0\[3..0\]" "" } { 192 -424 -360 208 "tag0\[3..0\]" "" } { 176 -755 -708 192 "tag0\[3..0\]" "" } } } } { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { TAG0[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Учеба/СиФО/Курсач/Project/" 0 { } { { 0 { 0 ""} 0 175 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "TAG0\[0\] " "Info: Pin TAG0\[0\] not assigned to an exact location on the device" {  } { { "d:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/91/quartus/bin/pin_planner.ppl" { TAG0[0] } } } { "Set.bdf" "" { Schematic "D:/Учеба/СиФО/Курсач/Project/Set.bdf" { { -32 368 544 -16 "TAG0\[3..0\]" "" } { 152 216 304 168 "tag0\[3..0\]" "" } { 192 -424 -360 208 "tag0\[3..0\]" "" } { 176 -755 -708 192 "tag0\[3..0\]" "" } } } } { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { TAG0[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Учеба/СиФО/Курсач/Project/" 0 { } { { 0 { 0 ""} 0 176 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "W01 " "Info: Pin W01 not assigned to an exact location on the device" {  } { { "d:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/91/quartus/bin/pin_planner.ppl" { W01 } } } { "Set.bdf" "" { Schematic "D:/Учеба/СиФО/Курсач/Project/Set.bdf" { { 1184 536 712 1200 "W01" "" } } } } { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { W01 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Учеба/СиФО/Курсач/Project/" 0 { } { { 0 { 0 ""} 0 256 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "W02 " "Info: Pin W02 not assigned to an exact location on the device" {  } { { "d:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/91/quartus/bin/pin_planner.ppl" { W02 } } } { "Set.bdf" "" { Schematic "D:/Учеба/СиФО/Курсач/Project/Set.bdf" { { 1232 536 712 1248 "W02" "" } } } } { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { W02 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Учеба/СиФО/Курсач/Project/" 0 { } { { 0 { 0 ""} 0 258 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "W03 " "Info: Pin W03 not assigned to an exact location on the device" {  } { { "d:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/91/quartus/bin/pin_planner.ppl" { W03 } } } { "Set.bdf" "" { Schematic "D:/Учеба/СиФО/Курсач/Project/Set.bdf" { { 1280 536 712 1296 "W03" "" } } } } { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { W03 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Учеба/СиФО/Курсач/Project/" 0 { } { { 0 { 0 ""} 0 260 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ADDR_OUT\[1\] " "Info: Pin ADDR_OUT\[1\] not assigned to an exact location on the device" {  } { { "d:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/91/quartus/bin/pin_planner.ppl" { ADDR_OUT[1] } } } { "Set.bdf" "" { Schematic "D:/Учеба/СиФО/Курсач/Project/Set.bdf" { { 696 2624 2805 712 "ADDR_OUT\[5..0\]" "" } } } } { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { ADDR_OUT[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Учеба/СиФО/Курсач/Project/" 0 { } { { 0 { 0 ""} 0 181 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ADDR_OUT\[0\] " "Info: Pin ADDR_OUT\[0\] not assigned to an exact location on the device" {  } { { "d:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/91/quartus/bin/pin_planner.ppl" { ADDR_OUT[0] } } } { "Set.bdf" "" { Schematic "D:/Учеба/СиФО/Курсач/Project/Set.bdf" { { 696 2624 2805 712 "ADDR_OUT\[5..0\]" "" } } } } { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { ADDR_OUT[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Учеба/СиФО/Курсач/Project/" 0 { } { { 0 { 0 ""} 0 182 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "TAG1\[3\] " "Info: Pin TAG1\[3\] not assigned to an exact location on the device" {  } { { "d:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/91/quartus/bin/pin_planner.ppl" { TAG1[3] } } } { "Set.bdf" "" { Schematic "D:/Учеба/СиФО/Курсач/Project/Set.bdf" { { -8 368 544 8 "TAG1\[3..0\]" "" } { 256 216 320 272 "tag1\[3..0\]" "" } { 288 -424 -360 304 "tag1\[3..0\]" "" } { 232 -758 -711 248 "tag1\[3..0\]" "" } } } } { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { TAG1[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Учеба/СиФО/Курсач/Project/" 0 { } { { 0 { 0 ""} 0 183 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "TAG1\[2\] " "Info: Pin TAG1\[2\] not assigned to an exact location on the device" {  } { { "d:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/91/quartus/bin/pin_planner.ppl" { TAG1[2] } } } { "Set.bdf" "" { Schematic "D:/Учеба/СиФО/Курсач/Project/Set.bdf" { { -8 368 544 8 "TAG1\[3..0\]" "" } { 256 216 320 272 "tag1\[3..0\]" "" } { 288 -424 -360 304 "tag1\[3..0\]" "" } { 232 -758 -711 248 "tag1\[3..0\]" "" } } } } { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { TAG1[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Учеба/СиФО/Курсач/Project/" 0 { } { { 0 { 0 ""} 0 184 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "TAG1\[1\] " "Info: Pin TAG1\[1\] not assigned to an exact location on the device" {  } { { "d:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/91/quartus/bin/pin_planner.ppl" { TAG1[1] } } } { "Set.bdf" "" { Schematic "D:/Учеба/СиФО/Курсач/Project/Set.bdf" { { -8 368 544 8 "TAG1\[3..0\]" "" } { 256 216 320 272 "tag1\[3..0\]" "" } { 288 -424 -360 304 "tag1\[3..0\]" "" } { 232 -758 -711 248 "tag1\[3..0\]" "" } } } } { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { TAG1[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Учеба/СиФО/Курсач/Project/" 0 { } { { 0 { 0 ""} 0 185 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "TAG1\[0\] " "Info: Pin TAG1\[0\] not assigned to an exact location on the device" {  } { { "d:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/91/quartus/bin/pin_planner.ppl" { TAG1[0] } } } { "Set.bdf" "" { Schematic "D:/Учеба/СиФО/Курсач/Project/Set.bdf" { { -8 368 544 8 "TAG1\[3..0\]" "" } { 256 216 320 272 "tag1\[3..0\]" "" } { 288 -424 -360 304 "tag1\[3..0\]" "" } { 232 -758 -711 248 "tag1\[3..0\]" "" } } } } { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { TAG1[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Учеба/СиФО/Курсач/Project/" 0 { } { { 0 { 0 ""} 0 186 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "TAG2\[3\] " "Info: Pin TAG2\[3\] not assigned to an exact location on the device" {  } { { "d:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/91/quartus/bin/pin_planner.ppl" { TAG2[3] } } } { "Set.bdf" "" { Schematic "D:/Учеба/СиФО/Курсач/Project/Set.bdf" { { 16 368 544 32 "TAG2\[3..0\]" "" } { 360 216 336 376 "tag2\[3..0\]" "" } { 384 -424 -360 400 "tag2\[3..0\]" "" } { 288 -757 -710 304 "tag2\[3..0\]" "" } } } } { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { TAG2[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Учеба/СиФО/Курсач/Project/" 0 { } { { 0 { 0 ""} 0 187 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "TAG2\[2\] " "Info: Pin TAG2\[2\] not assigned to an exact location on the device" {  } { { "d:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/91/quartus/bin/pin_planner.ppl" { TAG2[2] } } } { "Set.bdf" "" { Schematic "D:/Учеба/СиФО/Курсач/Project/Set.bdf" { { 16 368 544 32 "TAG2\[3..0\]" "" } { 360 216 336 376 "tag2\[3..0\]" "" } { 384 -424 -360 400 "tag2\[3..0\]" "" } { 288 -757 -710 304 "tag2\[3..0\]" "" } } } } { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { TAG2[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Учеба/СиФО/Курсач/Project/" 0 { } { { 0 { 0 ""} 0 188 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "TAG2\[1\] " "Info: Pin TAG2\[1\] not assigned to an exact location on the device" {  } { { "d:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/91/quartus/bin/pin_planner.ppl" { TAG2[1] } } } { "Set.bdf" "" { Schematic "D:/Учеба/СиФО/Курсач/Project/Set.bdf" { { 16 368 544 32 "TAG2\[3..0\]" "" } { 360 216 336 376 "tag2\[3..0\]" "" } { 384 -424 -360 400 "tag2\[3..0\]" "" } { 288 -757 -710 304 "tag2\[3..0\]" "" } } } } { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { TAG2[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Учеба/СиФО/Курсач/Project/" 0 { } { { 0 { 0 ""} 0 189 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "TAG2\[0\] " "Info: Pin TAG2\[0\] not assigned to an exact location on the device" {  } { { "d:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/91/quartus/bin/pin_planner.ppl" { TAG2[0] } } } { "Set.bdf" "" { Schematic "D:/Учеба/СиФО/Курсач/Project/Set.bdf" { { 16 368 544 32 "TAG2\[3..0\]" "" } { 360 216 336 376 "tag2\[3..0\]" "" } { 384 -424 -360 400 "tag2\[3..0\]" "" } { 288 -757 -710 304 "tag2\[3..0\]" "" } } } } { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { TAG2[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Учеба/СиФО/Курсач/Project/" 0 { } { { 0 { 0 ""} 0 190 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "TAG3\[3\] " "Info: Pin TAG3\[3\] not assigned to an exact location on the device" {  } { { "d:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/91/quartus/bin/pin_planner.ppl" { TAG3[3] } } } { "Set.bdf" "" { Schematic "D:/Учеба/СиФО/Курсач/Project/Set.bdf" { { 40 368 544 56 "TAG3\[3..0\]" "" } { 464 216 352 480 "tag3\[3..0\]" "" } { 480 -424 -360 496 "tag3\[3..0\]" "" } { 352 -760 -712 368 "tag3\[3..0\]" "" } } } } { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { TAG3[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Учеба/СиФО/Курсач/Project/" 0 { } { { 0 { 0 ""} 0 191 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "TAG3\[2\] " "Info: Pin TAG3\[2\] not assigned to an exact location on the device" {  } { { "d:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/91/quartus/bin/pin_planner.ppl" { TAG3[2] } } } { "Set.bdf" "" { Schematic "D:/Учеба/СиФО/Курсач/Project/Set.bdf" { { 40 368 544 56 "TAG3\[3..0\]" "" } { 464 216 352 480 "tag3\[3..0\]" "" } { 480 -424 -360 496 "tag3\[3..0\]" "" } { 352 -760 -712 368 "tag3\[3..0\]" "" } } } } { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { TAG3[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Учеба/СиФО/Курсач/Project/" 0 { } { { 0 { 0 ""} 0 192 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "TAG3\[1\] " "Info: Pin TAG3\[1\] not assigned to an exact location on the device" {  } { { "d:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/91/quartus/bin/pin_planner.ppl" { TAG3[1] } } } { "Set.bdf" "" { Schematic "D:/Учеба/СиФО/Курсач/Project/Set.bdf" { { 40 368 544 56 "TAG3\[3..0\]" "" } { 464 216 352 480 "tag3\[3..0\]" "" } { 480 -424 -360 496 "tag3\[3..0\]" "" } { 352 -760 -712 368 "tag3\[3..0\]" "" } } } } { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { TAG3[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Учеба/СиФО/Курсач/Project/" 0 { } { { 0 { 0 ""} 0 193 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "TAG3\[0\] " "Info: Pin TAG3\[0\] not assigned to an exact location on the device" {  } { { "d:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/91/quartus/bin/pin_planner.ppl" { TAG3[0] } } } { "Set.bdf" "" { Schematic "D:/Учеба/СиФО/Курсач/Project/Set.bdf" { { 40 368 544 56 "TAG3\[3..0\]" "" } { 464 216 352 480 "tag3\[3..0\]" "" } { 480 -424 -360 496 "tag3\[3..0\]" "" } { 352 -760 -712 368 "tag3\[3..0\]" "" } } } } { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { TAG3[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Учеба/СиФО/Курсач/Project/" 0 { } { { 0 { 0 ""} 0 194 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "cell00\[7\] " "Info: Pin cell00\[7\] not assigned to an exact location on the device" {  } { { "d:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/91/quartus/bin/pin_planner.ppl" { cell00[7] } } } { "Set.bdf" "" { Schematic "D:/Учеба/СиФО/Курсач/Project/Set.bdf" { { -80 840 856 96 "cell00\[7..0\]" "" } } } } { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { cell00[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Учеба/СиФО/Курсач/Project/" 0 { } { { 0 { 0 ""} 0 195 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "cell00\[6\] " "Info: Pin cell00\[6\] not assigned to an exact location on the device" {  } { { "d:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/91/quartus/bin/pin_planner.ppl" { cell00[6] } } } { "Set.bdf" "" { Schematic "D:/Учеба/СиФО/Курсач/Project/Set.bdf" { { -80 840 856 96 "cell00\[7..0\]" "" } } } } { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { cell00[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Учеба/СиФО/Курсач/Project/" 0 { } { { 0 { 0 ""} 0 196 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "cell00\[5\] " "Info: Pin cell00\[5\] not assigned to an exact location on the device" {  } { { "d:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/91/quartus/bin/pin_planner.ppl" { cell00[5] } } } { "Set.bdf" "" { Schematic "D:/Учеба/СиФО/Курсач/Project/Set.bdf" { { -80 840 856 96 "cell00\[7..0\]" "" } } } } { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { cell00[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Учеба/СиФО/Курсач/Project/" 0 { } { { 0 { 0 ""} 0 197 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "cell00\[4\] " "Info: Pin cell00\[4\] not assigned to an exact location on the device" {  } { { "d:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/91/quartus/bin/pin_planner.ppl" { cell00[4] } } } { "Set.bdf" "" { Schematic "D:/Учеба/СиФО/Курсач/Project/Set.bdf" { { -80 840 856 96 "cell00\[7..0\]" "" } } } } { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { cell00[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Учеба/СиФО/Курсач/Project/" 0 { } { { 0 { 0 ""} 0 198 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "cell00\[3\] " "Info: Pin cell00\[3\] not assigned to an exact location on the device" {  } { { "d:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/91/quartus/bin/pin_planner.ppl" { cell00[3] } } } { "Set.bdf" "" { Schematic "D:/Учеба/СиФО/Курсач/Project/Set.bdf" { { -80 840 856 96 "cell00\[7..0\]" "" } } } } { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { cell00[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Учеба/СиФО/Курсач/Project/" 0 { } { { 0 { 0 ""} 0 199 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "cell00\[2\] " "Info: Pin cell00\[2\] not assigned to an exact location on the device" {  } { { "d:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/91/quartus/bin/pin_planner.ppl" { cell00[2] } } } { "Set.bdf" "" { Schematic "D:/Учеба/СиФО/Курсач/Project/Set.bdf" { { -80 840 856 96 "cell00\[7..0\]" "" } } } } { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { cell00[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Учеба/СиФО/Курсач/Project/" 0 { } { { 0 { 0 ""} 0 200 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "cell00\[1\] " "Info: Pin cell00\[1\] not assigned to an exact location on the device" {  } { { "d:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/91/quartus/bin/pin_planner.ppl" { cell00[1] } } } { "Set.bdf" "" { Schematic "D:/Учеба/СиФО/Курсач/Project/Set.bdf" { { -80 840 856 96 "cell00\[7..0\]" "" } } } } { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { cell00[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Учеба/СиФО/Курсач/Project/" 0 { } { { 0 { 0 ""} 0 201 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "cell00\[0\] " "Info: Pin cell00\[0\] not assigned to an exact location on the device" {  } { { "d:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/91/quartus/bin/pin_planner.ppl" { cell00[0] } } } { "Set.bdf" "" { Schematic "D:/Учеба/СиФО/Курсач/Project/Set.bdf" { { -80 840 856 96 "cell00\[7..0\]" "" } } } } { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { cell00[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Учеба/СиФО/Курсач/Project/" 0 { } { { 0 { 0 ""} 0 202 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "cell01\[7\] " "Info: Pin cell01\[7\] not assigned to an exact location on the device" {  } { { "d:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/91/quartus/bin/pin_planner.ppl" { cell01[7] } } } { "Set.bdf" "" { Schematic "D:/Учеба/СиФО/Курсач/Project/Set.bdf" { { -72 1352 1368 104 "cell01\[7..0\]" "" } } } } { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { cell01[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Учеба/СиФО/Курсач/Project/" 0 { } { { 0 { 0 ""} 0 211 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "cell01\[6\] " "Info: Pin cell01\[6\] not assigned to an exact location on the device" {  } { { "d:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/91/quartus/bin/pin_planner.ppl" { cell01[6] } } } { "Set.bdf" "" { Schematic "D:/Учеба/СиФО/Курсач/Project/Set.bdf" { { -72 1352 1368 104 "cell01\[7..0\]" "" } } } } { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { cell01[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Учеба/СиФО/Курсач/Project/" 0 { } { { 0 { 0 ""} 0 212 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "cell01\[5\] " "Info: Pin cell01\[5\] not assigned to an exact location on the device" {  } { { "d:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/91/quartus/bin/pin_planner.ppl" { cell01[5] } } } { "Set.bdf" "" { Schematic "D:/Учеба/СиФО/Курсач/Project/Set.bdf" { { -72 1352 1368 104 "cell01\[7..0\]" "" } } } } { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { cell01[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Учеба/СиФО/Курсач/Project/" 0 { } { { 0 { 0 ""} 0 213 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "cell01\[4\] " "Info: Pin cell01\[4\] not assigned to an exact location on the device" {  } { { "d:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/91/quartus/bin/pin_planner.ppl" { cell01[4] } } } { "Set.bdf" "" { Schematic "D:/Учеба/СиФО/Курсач/Project/Set.bdf" { { -72 1352 1368 104 "cell01\[7..0\]" "" } } } } { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { cell01[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Учеба/СиФО/Курсач/Project/" 0 { } { { 0 { 0 ""} 0 214 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "cell01\[3\] " "Info: Pin cell01\[3\] not assigned to an exact location on the device" {  } { { "d:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/91/quartus/bin/pin_planner.ppl" { cell01[3] } } } { "Set.bdf" "" { Schematic "D:/Учеба/СиФО/Курсач/Project/Set.bdf" { { -72 1352 1368 104 "cell01\[7..0\]" "" } } } } { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { cell01[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Учеба/СиФО/Курсач/Project/" 0 { } { { 0 { 0 ""} 0 215 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "cell01\[2\] " "Info: Pin cell01\[2\] not assigned to an exact location on the device" {  } { { "d:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/91/quartus/bin/pin_planner.ppl" { cell01[2] } } } { "Set.bdf" "" { Schematic "D:/Учеба/СиФО/Курсач/Project/Set.bdf" { { -72 1352 1368 104 "cell01\[7..0\]" "" } } } } { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { cell01[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Учеба/СиФО/Курсач/Project/" 0 { } { { 0 { 0 ""} 0 216 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "cell01\[1\] " "Info: Pin cell01\[1\] not assigned to an exact location on the device" {  } { { "d:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/91/quartus/bin/pin_planner.ppl" { cell01[1] } } } { "Set.bdf" "" { Schematic "D:/Учеба/СиФО/Курсач/Project/Set.bdf" { { -72 1352 1368 104 "cell01\[7..0\]" "" } } } } { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { cell01[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Учеба/СиФО/Курсач/Project/" 0 { } { { 0 { 0 ""} 0 217 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "cell01\[0\] " "Info: Pin cell01\[0\] not assigned to an exact location on the device" {  } { { "d:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/91/quartus/bin/pin_planner.ppl" { cell01[0] } } } { "Set.bdf" "" { Schematic "D:/Учеба/СиФО/Курсач/Project/Set.bdf" { { -72 1352 1368 104 "cell01\[7..0\]" "" } } } } { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { cell01[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Учеба/СиФО/Курсач/Project/" 0 { } { { 0 { 0 ""} 0 218 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "cell02\[7\] " "Info: Pin cell02\[7\] not assigned to an exact location on the device" {  } { { "d:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/91/quartus/bin/pin_planner.ppl" { cell02[7] } } } { "Set.bdf" "" { Schematic "D:/Учеба/СиФО/Курсач/Project/Set.bdf" { { -64 1848 1864 112 "cell02\[7..0\]" "" } } } } { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { cell02[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Учеба/СиФО/Курсач/Project/" 0 { } { { 0 { 0 ""} 0 219 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "cell02\[6\] " "Info: Pin cell02\[6\] not assigned to an exact location on the device" {  } { { "d:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/91/quartus/bin/pin_planner.ppl" { cell02[6] } } } { "Set.bdf" "" { Schematic "D:/Учеба/СиФО/Курсач/Project/Set.bdf" { { -64 1848 1864 112 "cell02\[7..0\]" "" } } } } { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { cell02[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Учеба/СиФО/Курсач/Project/" 0 { } { { 0 { 0 ""} 0 220 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "cell02\[5\] " "Info: Pin cell02\[5\] not assigned to an exact location on the device" {  } { { "d:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/91/quartus/bin/pin_planner.ppl" { cell02[5] } } } { "Set.bdf" "" { Schematic "D:/Учеба/СиФО/Курсач/Project/Set.bdf" { { -64 1848 1864 112 "cell02\[7..0\]" "" } } } } { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { cell02[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Учеба/СиФО/Курсач/Project/" 0 { } { { 0 { 0 ""} 0 221 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "cell02\[4\] " "Info: Pin cell02\[4\] not assigned to an exact location on the device" {  } { { "d:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/91/quartus/bin/pin_planner.ppl" { cell02[4] } } } { "Set.bdf" "" { Schematic "D:/Учеба/СиФО/Курсач/Project/Set.bdf" { { -64 1848 1864 112 "cell02\[7..0\]" "" } } } } { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { cell02[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Учеба/СиФО/Курсач/Project/" 0 { } { { 0 { 0 ""} 0 222 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "cell02\[3\] " "Info: Pin cell02\[3\] not assigned to an exact location on the device" {  } { { "d:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/91/quartus/bin/pin_planner.ppl" { cell02[3] } } } { "Set.bdf" "" { Schematic "D:/Учеба/СиФО/Курсач/Project/Set.bdf" { { -64 1848 1864 112 "cell02\[7..0\]" "" } } } } { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { cell02[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Учеба/СиФО/Курсач/Project/" 0 { } { { 0 { 0 ""} 0 223 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "cell02\[2\] " "Info: Pin cell02\[2\] not assigned to an exact location on the device" {  } { { "d:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/91/quartus/bin/pin_planner.ppl" { cell02[2] } } } { "Set.bdf" "" { Schematic "D:/Учеба/СиФО/Курсач/Project/Set.bdf" { { -64 1848 1864 112 "cell02\[7..0\]" "" } } } } { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { cell02[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Учеба/СиФО/Курсач/Project/" 0 { } { { 0 { 0 ""} 0 224 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "cell02\[1\] " "Info: Pin cell02\[1\] not assigned to an exact location on the device" {  } { { "d:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/91/quartus/bin/pin_planner.ppl" { cell02[1] } } } { "Set.bdf" "" { Schematic "D:/Учеба/СиФО/Курсач/Project/Set.bdf" { { -64 1848 1864 112 "cell02\[7..0\]" "" } } } } { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { cell02[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Учеба/СиФО/Курсач/Project/" 0 { } { { 0 { 0 ""} 0 225 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "cell02\[0\] " "Info: Pin cell02\[0\] not assigned to an exact location on the device" {  } { { "d:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/91/quartus/bin/pin_planner.ppl" { cell02[0] } } } { "Set.bdf" "" { Schematic "D:/Учеба/СиФО/Курсач/Project/Set.bdf" { { -64 1848 1864 112 "cell02\[7..0\]" "" } } } } { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { cell02[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Учеба/СиФО/Курсач/Project/" 0 { } { { 0 { 0 ""} 0 226 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "cell03\[7\] " "Info: Pin cell03\[7\] not assigned to an exact location on the device" {  } { { "d:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/91/quartus/bin/pin_planner.ppl" { cell03[7] } } } { "Set.bdf" "" { Schematic "D:/Учеба/СиФО/Курсач/Project/Set.bdf" { { -56 2352 2368 120 "cell03\[7..0\]" "" } } } } { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { cell03[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Учеба/СиФО/Курсач/Project/" 0 { } { { 0 { 0 ""} 0 227 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "cell03\[6\] " "Info: Pin cell03\[6\] not assigned to an exact location on the device" {  } { { "d:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/91/quartus/bin/pin_planner.ppl" { cell03[6] } } } { "Set.bdf" "" { Schematic "D:/Учеба/СиФО/Курсач/Project/Set.bdf" { { -56 2352 2368 120 "cell03\[7..0\]" "" } } } } { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { cell03[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Учеба/СиФО/Курсач/Project/" 0 { } { { 0 { 0 ""} 0 228 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "cell03\[5\] " "Info: Pin cell03\[5\] not assigned to an exact location on the device" {  } { { "d:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/91/quartus/bin/pin_planner.ppl" { cell03[5] } } } { "Set.bdf" "" { Schematic "D:/Учеба/СиФО/Курсач/Project/Set.bdf" { { -56 2352 2368 120 "cell03\[7..0\]" "" } } } } { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { cell03[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Учеба/СиФО/Курсач/Project/" 0 { } { { 0 { 0 ""} 0 229 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "cell03\[4\] " "Info: Pin cell03\[4\] not assigned to an exact location on the device" {  } { { "d:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/91/quartus/bin/pin_planner.ppl" { cell03[4] } } } { "Set.bdf" "" { Schematic "D:/Учеба/СиФО/Курсач/Project/Set.bdf" { { -56 2352 2368 120 "cell03\[7..0\]" "" } } } } { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { cell03[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Учеба/СиФО/Курсач/Project/" 0 { } { { 0 { 0 ""} 0 230 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "cell03\[3\] " "Info: Pin cell03\[3\] not assigned to an exact location on the device" {  } { { "d:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/91/quartus/bin/pin_planner.ppl" { cell03[3] } } } { "Set.bdf" "" { Schematic "D:/Учеба/СиФО/Курсач/Project/Set.bdf" { { -56 2352 2368 120 "cell03\[7..0\]" "" } } } } { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { cell03[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Учеба/СиФО/Курсач/Project/" 0 { } { { 0 { 0 ""} 0 231 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "cell03\[2\] " "Info: Pin cell03\[2\] not assigned to an exact location on the device" {  } { { "d:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/91/quartus/bin/pin_planner.ppl" { cell03[2] } } } { "Set.bdf" "" { Schematic "D:/Учеба/СиФО/Курсач/Project/Set.bdf" { { -56 2352 2368 120 "cell03\[7..0\]" "" } } } } { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { cell03[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Учеба/СиФО/Курсач/Project/" 0 { } { { 0 { 0 ""} 0 232 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "cell03\[1\] " "Info: Pin cell03\[1\] not assigned to an exact location on the device" {  } { { "d:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/91/quartus/bin/pin_planner.ppl" { cell03[1] } } } { "Set.bdf" "" { Schematic "D:/Учеба/СиФО/Курсач/Project/Set.bdf" { { -56 2352 2368 120 "cell03\[7..0\]" "" } } } } { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { cell03[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Учеба/СиФО/Курсач/Project/" 0 { } { { 0 { 0 ""} 0 233 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "cell03\[0\] " "Info: Pin cell03\[0\] not assigned to an exact location on the device" {  } { { "d:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/91/quartus/bin/pin_planner.ppl" { cell03[0] } } } { "Set.bdf" "" { Schematic "D:/Учеба/СиФО/Курсач/Project/Set.bdf" { { -56 2352 2368 120 "cell03\[7..0\]" "" } } } } { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { cell03[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Учеба/СиФО/Курсач/Project/" 0 { } { { 0 { 0 ""} 0 234 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "cell10\[7\] " "Info: Pin cell10\[7\] not assigned to an exact location on the device" {  } { { "d:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/91/quartus/bin/pin_planner.ppl" { cell10[7] } } } { "Set.bdf" "" { Schematic "D:/Учеба/СиФО/Курсач/Project/Set.bdf" { { -80 808 824 96 "cell10\[7..0\]" "" } } } } { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { cell10[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Учеба/СиФО/Курсач/Project/" 0 { } { { 0 { 0 ""} 0 235 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "cell10\[6\] " "Info: Pin cell10\[6\] not assigned to an exact location on the device" {  } { { "d:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/91/quartus/bin/pin_planner.ppl" { cell10[6] } } } { "Set.bdf" "" { Schematic "D:/Учеба/СиФО/Курсач/Project/Set.bdf" { { -80 808 824 96 "cell10\[7..0\]" "" } } } } { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { cell10[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Учеба/СиФО/Курсач/Project/" 0 { } { { 0 { 0 ""} 0 236 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "cell10\[5\] " "Info: Pin cell10\[5\] not assigned to an exact location on the device" {  } { { "d:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/91/quartus/bin/pin_planner.ppl" { cell10[5] } } } { "Set.bdf" "" { Schematic "D:/Учеба/СиФО/Курсач/Project/Set.bdf" { { -80 808 824 96 "cell10\[7..0\]" "" } } } } { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { cell10[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Учеба/СиФО/Курсач/Project/" 0 { } { { 0 { 0 ""} 0 237 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "cell10\[4\] " "Info: Pin cell10\[4\] not assigned to an exact location on the device" {  } { { "d:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/91/quartus/bin/pin_planner.ppl" { cell10[4] } } } { "Set.bdf" "" { Schematic "D:/Учеба/СиФО/Курсач/Project/Set.bdf" { { -80 808 824 96 "cell10\[7..0\]" "" } } } } { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { cell10[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Учеба/СиФО/Курсач/Project/" 0 { } { { 0 { 0 ""} 0 238 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "cell10\[3\] " "Info: Pin cell10\[3\] not assigned to an exact location on the device" {  } { { "d:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/91/quartus/bin/pin_planner.ppl" { cell10[3] } } } { "Set.bdf" "" { Schematic "D:/Учеба/СиФО/Курсач/Project/Set.bdf" { { -80 808 824 96 "cell10\[7..0\]" "" } } } } { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { cell10[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Учеба/СиФО/Курсач/Project/" 0 { } { { 0 { 0 ""} 0 239 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "cell10\[2\] " "Info: Pin cell10\[2\] not assigned to an exact location on the device" {  } { { "d:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/91/quartus/bin/pin_planner.ppl" { cell10[2] } } } { "Set.bdf" "" { Schematic "D:/Учеба/СиФО/Курсач/Project/Set.bdf" { { -80 808 824 96 "cell10\[7..0\]" "" } } } } { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { cell10[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Учеба/СиФО/Курсач/Project/" 0 { } { { 0 { 0 ""} 0 240 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "cell10\[1\] " "Info: Pin cell10\[1\] not assigned to an exact location on the device" {  } { { "d:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/91/quartus/bin/pin_planner.ppl" { cell10[1] } } } { "Set.bdf" "" { Schematic "D:/Учеба/СиФО/Курсач/Project/Set.bdf" { { -80 808 824 96 "cell10\[7..0\]" "" } } } } { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { cell10[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Учеба/СиФО/Курсач/Project/" 0 { } { { 0 { 0 ""} 0 241 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "cell10\[0\] " "Info: Pin cell10\[0\] not assigned to an exact location on the device" {  } { { "d:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/91/quartus/bin/pin_planner.ppl" { cell10[0] } } } { "Set.bdf" "" { Schematic "D:/Учеба/СиФО/Курсач/Project/Set.bdf" { { -80 808 824 96 "cell10\[7..0\]" "" } } } } { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { cell10[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Учеба/СиФО/Курсач/Project/" 0 { } { { 0 { 0 ""} 0 242 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ADDR\[1\] " "Info: Pin ADDR\[1\] not assigned to an exact location on the device" {  } { { "d:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/91/quartus/bin/pin_planner.ppl" { ADDR[1] } } } { "Set.bdf" "" { Schematic "D:/Учеба/СиФО/Курсач/Project/Set.bdf" { { 40 -752 -584 56 "ADDR\[5..0\]" "" } { 176 -480 -376 192 "addr\[5..2\]" "" } { 56 -408 -353 72 "addr\[1..0\]" "" } { 32 -584 -529 48 "addr\[5..0\]" "" } } } } { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { ADDR[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Учеба/СиФО/Курсач/Project/" 0 { } { { 0 { 0 ""} 0 171 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "GetSring " "Info: Pin GetSring not assigned to an exact location on the device" {  } { { "d:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/91/quartus/bin/pin_planner.ppl" { GetSring } } } { "Set.bdf" "" { Schematic "D:/Учеба/СиФО/Курсач/Project/Set.bdf" { { 88 -752 -584 104 "GetSring" "" } } } } { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { GetSring } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Учеба/СиФО/Курсач/Project/" 0 { } { { 0 { 0 ""} 0 254 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ADDR\[0\] " "Info: Pin ADDR\[0\] not assigned to an exact location on the device" {  } { { "d:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/91/quartus/bin/pin_planner.ppl" { ADDR[0] } } } { "Set.bdf" "" { Schematic "D:/Учеба/СиФО/Курсач/Project/Set.bdf" { { 40 -752 -584 56 "ADDR\[5..0\]" "" } { 176 -480 -376 192 "addr\[5..2\]" "" } { 56 -408 -353 72 "addr\[1..0\]" "" } { 32 -584 -529 48 "addr\[5..0\]" "" } } } } { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { ADDR[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Учеба/СиФО/Курсач/Project/" 0 { } { { 0 { 0 ""} 0 172 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "CNTR\[0\] " "Info: Pin CNTR\[0\] not assigned to an exact location on the device" {  } { { "d:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/91/quartus/bin/pin_planner.ppl" { CNTR[0] } } } { "Set.bdf" "" { Schematic "D:/Учеба/СиФО/Курсач/Project/Set.bdf" { { 1416 -656 -488 1432 "CNTR\[7..0\]" "" } { 760 2408 2488 776 "cntr\[1\]" "" } { 784 2408 2488 800 "cntr\[0\]" "" } { 1424 -438 -426 1472 "cntr\[5\]" "" } { 1424 -422 -410 1472 "cntr\[4\]" "" } { 1424 -406 -394 1472 "cntr\[3\]" "" } { 1424 -390 -378 1472 "cntr\[2\]" "" } { 1424 -375 -363 1472 "cntr\[1\]" "" } { 1424 -358 -346 1472 "cntr\[0\]" "" } { 1424 -238 -226 1528 "cntr\[0\]" "" } { 1424 -318 -306 1472 "cntr\[5\]" "" } { 1424 -302 -290 1472 "cntr\[4\]" "" } { 1424 -286 -274 1472 "cntr\[3\]" "" } { 1424 -270 -258 1472 "cntr\[2\]" "" } { 1424 -255 -243 1472 "cntr\[1\]" "" } { 1424 -135 -123 1528 "cntr\[1\]" "" } { 1424 -198 -186 1472 "cntr\[5\]" "" } { 1424 -182 -170 1472 "cntr\[4\]" "" } { 1424 -166 -154 1472 "cntr\[3\]" "" } { 1424 -150 -138 1472 "cntr\[2\]" "" } { 1424 -118 -106 1472 "cntr\[0\]" "" } { 1424 2 14 1528 "cntr\[0\]" "" } { 1424 -15 -3 1528 "cntr\[1\]" "" } { 1424 -78 -66 1472 "cntr\[5\]" "" } { 1424 -62 -50 1472 "cntr\[4\]" "" } { 1424 -46 -34 1472 "cntr\[3\]" "" } { 1424 -30 -18 1472 "cntr\[2\]" "" } { 1424 90 102 1528 "cntr\[2\]" "" } { 1424 42 54 1472 "cntr\[5\]" "" } { 1424 58 70 1472 "cntr\[4\]" "" } { 1424 74 86 1472 "cntr\[3\]" "" } { 1424 105 117 1472 "cntr\[1\]" "" } { 1424 122 134 1472 "cntr\[0\]" "" } { 1424 210 222 1528 "cntr\[2\]" "" } { 1424 242 254 1528 "cntr\[0\]" "" } { 1424 162 174 1472 "cntr\[5\]" "" } { 1424 178 190 1472 "cntr\[4\]" "" } { 1424 194 206 1472 "cntr\[3\]" "" } { 1424 225 237 1472 "cntr\[1\]" "" } { 1424 330 342 1528 "cntr\[2\]" "" } { 1424 345 357 1528 "cntr\[1\]" "" } { 1424 282 294 1472 "cntr\[5\]" "" } { 1424 298 310 1472 "cntr\[4\]" "" } { 1424 314 326 1472 "cntr\[3\]" "" } { 1424 362 374 1472 "cntr\[0\]" "" } { 1424 450 462 1528 "cntr\[2\]" "" } { 1424 482 494 1528 "cntr\[0\]" "" } { 1424 465 477 1528 "cntr\[1\]" "" } { 1424 402 414 1472 "cntr\[5\]" "" } { 1424 418 430 1472 "cntr\[4\]" "" } { 1424 434 446 1472 "cntr\[3\]" "" } { 1424 554 566 1528 "cntr\[3\]" "" } { 1424 522 534 1472 "cntr\[5\]" "" } { 1424 538 550 1472 "cntr\[4\]" "" } { 1424 570 582 1472 "cntr\[2\]" "" } { 1424 585 597 1472 "cntr\[1\]" "" } { 1424 602 614 1472 "cntr\[0\]" "" } { 1424 722 734 1528 "cntr\[0\]" "" } { 1424 674 686 1528 "cntr\[3\]" "" } { 1424 642 654 1472 "cntr\[5\]" "" } { 1424 658 670 1472 "cntr\[4\]" "" } { 1424 690 702 1472 "cntr\[2\]" "" } { 1424 705 717 1472 "cntr\[1\]" "" } { 1408 -488 -432 1424 "cntr\[7..0\]" "" } } } } { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { CNTR[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Учеба/СиФО/Курсач/Project/" 0 { } { { 0 { 0 ""} 0 166 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "CNTR\[2\] " "Info: Pin CNTR\[2\] not assigned to an exact location on the device" {  } { { "d:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/91/quartus/bin/pin_planner.ppl" { CNTR[2] } } } { "Set.bdf" "" { Schematic "D:/Учеба/СиФО/Курсач/Project/Set.bdf" { { 1416 -656 -488 1432 "CNTR\[7..0\]" "" } { 760 2408 2488 776 "cntr\[1\]" "" } { 784 2408 2488 800 "cntr\[0\]" "" } { 1424 -438 -426 1472 "cntr\[5\]" "" } { 1424 -422 -410 1472 "cntr\[4\]" "" } { 1424 -406 -394 1472 "cntr\[3\]" "" } { 1424 -390 -378 1472 "cntr\[2\]" "" } { 1424 -375 -363 1472 "cntr\[1\]" "" } { 1424 -358 -346 1472 "cntr\[0\]" "" } { 1424 -238 -226 1528 "cntr\[0\]" "" } { 1424 -318 -306 1472 "cntr\[5\]" "" } { 1424 -302 -290 1472 "cntr\[4\]" "" } { 1424 -286 -274 1472 "cntr\[3\]" "" } { 1424 -270 -258 1472 "cntr\[2\]" "" } { 1424 -255 -243 1472 "cntr\[1\]" "" } { 1424 -135 -123 1528 "cntr\[1\]" "" } { 1424 -198 -186 1472 "cntr\[5\]" "" } { 1424 -182 -170 1472 "cntr\[4\]" "" } { 1424 -166 -154 1472 "cntr\[3\]" "" } { 1424 -150 -138 1472 "cntr\[2\]" "" } { 1424 -118 -106 1472 "cntr\[0\]" "" } { 1424 2 14 1528 "cntr\[0\]" "" } { 1424 -15 -3 1528 "cntr\[1\]" "" } { 1424 -78 -66 1472 "cntr\[5\]" "" } { 1424 -62 -50 1472 "cntr\[4\]" "" } { 1424 -46 -34 1472 "cntr\[3\]" "" } { 1424 -30 -18 1472 "cntr\[2\]" "" } { 1424 90 102 1528 "cntr\[2\]" "" } { 1424 42 54 1472 "cntr\[5\]" "" } { 1424 58 70 1472 "cntr\[4\]" "" } { 1424 74 86 1472 "cntr\[3\]" "" } { 1424 105 117 1472 "cntr\[1\]" "" } { 1424 122 134 1472 "cntr\[0\]" "" } { 1424 210 222 1528 "cntr\[2\]" "" } { 1424 242 254 1528 "cntr\[0\]" "" } { 1424 162 174 1472 "cntr\[5\]" "" } { 1424 178 190 1472 "cntr\[4\]" "" } { 1424 194 206 1472 "cntr\[3\]" "" } { 1424 225 237 1472 "cntr\[1\]" "" } { 1424 330 342 1528 "cntr\[2\]" "" } { 1424 345 357 1528 "cntr\[1\]" "" } { 1424 282 294 1472 "cntr\[5\]" "" } { 1424 298 310 1472 "cntr\[4\]" "" } { 1424 314 326 1472 "cntr\[3\]" "" } { 1424 362 374 1472 "cntr\[0\]" "" } { 1424 450 462 1528 "cntr\[2\]" "" } { 1424 482 494 1528 "cntr\[0\]" "" } { 1424 465 477 1528 "cntr\[1\]" "" } { 1424 402 414 1472 "cntr\[5\]" "" } { 1424 418 430 1472 "cntr\[4\]" "" } { 1424 434 446 1472 "cntr\[3\]" "" } { 1424 554 566 1528 "cntr\[3\]" "" } { 1424 522 534 1472 "cntr\[5\]" "" } { 1424 538 550 1472 "cntr\[4\]" "" } { 1424 570 582 1472 "cntr\[2\]" "" } { 1424 585 597 1472 "cntr\[1\]" "" } { 1424 602 614 1472 "cntr\[0\]" "" } { 1424 722 734 1528 "cntr\[0\]" "" } { 1424 674 686 1528 "cntr\[3\]" "" } { 1424 642 654 1472 "cntr\[5\]" "" } { 1424 658 670 1472 "cntr\[4\]" "" } { 1424 690 702 1472 "cntr\[2\]" "" } { 1424 705 717 1472 "cntr\[1\]" "" } { 1408 -488 -432 1424 "cntr\[7..0\]" "" } } } } { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { CNTR[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Учеба/СиФО/Курсач/Project/" 0 { } { { 0 { 0 ""} 0 164 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "SetString " "Info: Pin SetString not assigned to an exact location on the device" {  } { { "d:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/91/quartus/bin/pin_planner.ppl" { SetString } } } { "Set.bdf" "" { Schematic "D:/Учеба/СиФО/Курсач/Project/Set.bdf" { { 112 -752 -584 128 "SetString" "" } { 104 -584 -533 120 "setString" "" } { 504 -768 -752 704 "setString" "" } { -24 -376 -324 -12 "setString" "" } } } } { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { SetString } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Учеба/СиФО/Курсач/Project/" 0 { } { { 0 { 0 ""} 0 255 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "CNTR\[5\] " "Info: Pin CNTR\[5\] not assigned to an exact location on the device" {  } { { "d:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/91/quartus/bin/pin_planner.ppl" { CNTR[5] } } } { "Set.bdf" "" { Schematic "D:/Учеба/СиФО/Курсач/Project/Set.bdf" { { 1416 -656 -488 1432 "CNTR\[7..0\]" "" } { 760 2408 2488 776 "cntr\[1\]" "" } { 784 2408 2488 800 "cntr\[0\]" "" } { 1424 -438 -426 1472 "cntr\[5\]" "" } { 1424 -422 -410 1472 "cntr\[4\]" "" } { 1424 -406 -394 1472 "cntr\[3\]" "" } { 1424 -390 -378 1472 "cntr\[2\]" "" } { 1424 -375 -363 1472 "cntr\[1\]" "" } { 1424 -358 -346 1472 "cntr\[0\]" "" } { 1424 -238 -226 1528 "cntr\[0\]" "" } { 1424 -318 -306 1472 "cntr\[5\]" "" } { 1424 -302 -290 1472 "cntr\[4\]" "" } { 1424 -286 -274 1472 "cntr\[3\]" "" } { 1424 -270 -258 1472 "cntr\[2\]" "" } { 1424 -255 -243 1472 "cntr\[1\]" "" } { 1424 -135 -123 1528 "cntr\[1\]" "" } { 1424 -198 -186 1472 "cntr\[5\]" "" } { 1424 -182 -170 1472 "cntr\[4\]" "" } { 1424 -166 -154 1472 "cntr\[3\]" "" } { 1424 -150 -138 1472 "cntr\[2\]" "" } { 1424 -118 -106 1472 "cntr\[0\]" "" } { 1424 2 14 1528 "cntr\[0\]" "" } { 1424 -15 -3 1528 "cntr\[1\]" "" } { 1424 -78 -66 1472 "cntr\[5\]" "" } { 1424 -62 -50 1472 "cntr\[4\]" "" } { 1424 -46 -34 1472 "cntr\[3\]" "" } { 1424 -30 -18 1472 "cntr\[2\]" "" } { 1424 90 102 1528 "cntr\[2\]" "" } { 1424 42 54 1472 "cntr\[5\]" "" } { 1424 58 70 1472 "cntr\[4\]" "" } { 1424 74 86 1472 "cntr\[3\]" "" } { 1424 105 117 1472 "cntr\[1\]" "" } { 1424 122 134 1472 "cntr\[0\]" "" } { 1424 210 222 1528 "cntr\[2\]" "" } { 1424 242 254 1528 "cntr\[0\]" "" } { 1424 162 174 1472 "cntr\[5\]" "" } { 1424 178 190 1472 "cntr\[4\]" "" } { 1424 194 206 1472 "cntr\[3\]" "" } { 1424 225 237 1472 "cntr\[1\]" "" } { 1424 330 342 1528 "cntr\[2\]" "" } { 1424 345 357 1528 "cntr\[1\]" "" } { 1424 282 294 1472 "cntr\[5\]" "" } { 1424 298 310 1472 "cntr\[4\]" "" } { 1424 314 326 1472 "cntr\[3\]" "" } { 1424 362 374 1472 "cntr\[0\]" "" } { 1424 450 462 1528 "cntr\[2\]" "" } { 1424 482 494 1528 "cntr\[0\]" "" } { 1424 465 477 1528 "cntr\[1\]" "" } { 1424 402 414 1472 "cntr\[5\]" "" } { 1424 418 430 1472 "cntr\[4\]" "" } { 1424 434 446 1472 "cntr\[3\]" "" } { 1424 554 566 1528 "cntr\[3\]" "" } { 1424 522 534 1472 "cntr\[5\]" "" } { 1424 538 550 1472 "cntr\[4\]" "" } { 1424 570 582 1472 "cntr\[2\]" "" } { 1424 585 597 1472 "cntr\[1\]" "" } { 1424 602 614 1472 "cntr\[0\]" "" } { 1424 722 734 1528 "cntr\[0\]" "" } { 1424 674 686 1528 "cntr\[3\]" "" } { 1424 642 654 1472 "cntr\[5\]" "" } { 1424 658 670 1472 "cntr\[4\]" "" } { 1424 690 702 1472 "cntr\[2\]" "" } { 1424 705 717 1472 "cntr\[1\]" "" } { 1408 -488 -432 1424 "cntr\[7..0\]" "" } } } } { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { CNTR[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Учеба/СиФО/Курсач/Project/" 0 { } { { 0 { 0 ""} 0 161 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "CNTR\[4\] " "Info: Pin CNTR\[4\] not assigned to an exact location on the device" {  } { { "d:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/91/quartus/bin/pin_planner.ppl" { CNTR[4] } } } { "Set.bdf" "" { Schematic "D:/Учеба/СиФО/Курсач/Project/Set.bdf" { { 1416 -656 -488 1432 "CNTR\[7..0\]" "" } { 760 2408 2488 776 "cntr\[1\]" "" } { 784 2408 2488 800 "cntr\[0\]" "" } { 1424 -438 -426 1472 "cntr\[5\]" "" } { 1424 -422 -410 1472 "cntr\[4\]" "" } { 1424 -406 -394 1472 "cntr\[3\]" "" } { 1424 -390 -378 1472 "cntr\[2\]" "" } { 1424 -375 -363 1472 "cntr\[1\]" "" } { 1424 -358 -346 1472 "cntr\[0\]" "" } { 1424 -238 -226 1528 "cntr\[0\]" "" } { 1424 -318 -306 1472 "cntr\[5\]" "" } { 1424 -302 -290 1472 "cntr\[4\]" "" } { 1424 -286 -274 1472 "cntr\[3\]" "" } { 1424 -270 -258 1472 "cntr\[2\]" "" } { 1424 -255 -243 1472 "cntr\[1\]" "" } { 1424 -135 -123 1528 "cntr\[1\]" "" } { 1424 -198 -186 1472 "cntr\[5\]" "" } { 1424 -182 -170 1472 "cntr\[4\]" "" } { 1424 -166 -154 1472 "cntr\[3\]" "" } { 1424 -150 -138 1472 "cntr\[2\]" "" } { 1424 -118 -106 1472 "cntr\[0\]" "" } { 1424 2 14 1528 "cntr\[0\]" "" } { 1424 -15 -3 1528 "cntr\[1\]" "" } { 1424 -78 -66 1472 "cntr\[5\]" "" } { 1424 -62 -50 1472 "cntr\[4\]" "" } { 1424 -46 -34 1472 "cntr\[3\]" "" } { 1424 -30 -18 1472 "cntr\[2\]" "" } { 1424 90 102 1528 "cntr\[2\]" "" } { 1424 42 54 1472 "cntr\[5\]" "" } { 1424 58 70 1472 "cntr\[4\]" "" } { 1424 74 86 1472 "cntr\[3\]" "" } { 1424 105 117 1472 "cntr\[1\]" "" } { 1424 122 134 1472 "cntr\[0\]" "" } { 1424 210 222 1528 "cntr\[2\]" "" } { 1424 242 254 1528 "cntr\[0\]" "" } { 1424 162 174 1472 "cntr\[5\]" "" } { 1424 178 190 1472 "cntr\[4\]" "" } { 1424 194 206 1472 "cntr\[3\]" "" } { 1424 225 237 1472 "cntr\[1\]" "" } { 1424 330 342 1528 "cntr\[2\]" "" } { 1424 345 357 1528 "cntr\[1\]" "" } { 1424 282 294 1472 "cntr\[5\]" "" } { 1424 298 310 1472 "cntr\[4\]" "" } { 1424 314 326 1472 "cntr\[3\]" "" } { 1424 362 374 1472 "cntr\[0\]" "" } { 1424 450 462 1528 "cntr\[2\]" "" } { 1424 482 494 1528 "cntr\[0\]" "" } { 1424 465 477 1528 "cntr\[1\]" "" } { 1424 402 414 1472 "cntr\[5\]" "" } { 1424 418 430 1472 "cntr\[4\]" "" } { 1424 434 446 1472 "cntr\[3\]" "" } { 1424 554 566 1528 "cntr\[3\]" "" } { 1424 522 534 1472 "cntr\[5\]" "" } { 1424 538 550 1472 "cntr\[4\]" "" } { 1424 570 582 1472 "cntr\[2\]" "" } { 1424 585 597 1472 "cntr\[1\]" "" } { 1424 602 614 1472 "cntr\[0\]" "" } { 1424 722 734 1528 "cntr\[0\]" "" } { 1424 674 686 1528 "cntr\[3\]" "" } { 1424 642 654 1472 "cntr\[5\]" "" } { 1424 658 670 1472 "cntr\[4\]" "" } { 1424 690 702 1472 "cntr\[2\]" "" } { 1424 705 717 1472 "cntr\[1\]" "" } { 1408 -488 -432 1424 "cntr\[7..0\]" "" } } } } { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { CNTR[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Учеба/СиФО/Курсач/Project/" 0 { } { { 0 { 0 ""} 0 162 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "CNTR\[3\] " "Info: Pin CNTR\[3\] not assigned to an exact location on the device" {  } { { "d:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/91/quartus/bin/pin_planner.ppl" { CNTR[3] } } } { "Set.bdf" "" { Schematic "D:/Учеба/СиФО/Курсач/Project/Set.bdf" { { 1416 -656 -488 1432 "CNTR\[7..0\]" "" } { 760 2408 2488 776 "cntr\[1\]" "" } { 784 2408 2488 800 "cntr\[0\]" "" } { 1424 -438 -426 1472 "cntr\[5\]" "" } { 1424 -422 -410 1472 "cntr\[4\]" "" } { 1424 -406 -394 1472 "cntr\[3\]" "" } { 1424 -390 -378 1472 "cntr\[2\]" "" } { 1424 -375 -363 1472 "cntr\[1\]" "" } { 1424 -358 -346 1472 "cntr\[0\]" "" } { 1424 -238 -226 1528 "cntr\[0\]" "" } { 1424 -318 -306 1472 "cntr\[5\]" "" } { 1424 -302 -290 1472 "cntr\[4\]" "" } { 1424 -286 -274 1472 "cntr\[3\]" "" } { 1424 -270 -258 1472 "cntr\[2\]" "" } { 1424 -255 -243 1472 "cntr\[1\]" "" } { 1424 -135 -123 1528 "cntr\[1\]" "" } { 1424 -198 -186 1472 "cntr\[5\]" "" } { 1424 -182 -170 1472 "cntr\[4\]" "" } { 1424 -166 -154 1472 "cntr\[3\]" "" } { 1424 -150 -138 1472 "cntr\[2\]" "" } { 1424 -118 -106 1472 "cntr\[0\]" "" } { 1424 2 14 1528 "cntr\[0\]" "" } { 1424 -15 -3 1528 "cntr\[1\]" "" } { 1424 -78 -66 1472 "cntr\[5\]" "" } { 1424 -62 -50 1472 "cntr\[4\]" "" } { 1424 -46 -34 1472 "cntr\[3\]" "" } { 1424 -30 -18 1472 "cntr\[2\]" "" } { 1424 90 102 1528 "cntr\[2\]" "" } { 1424 42 54 1472 "cntr\[5\]" "" } { 1424 58 70 1472 "cntr\[4\]" "" } { 1424 74 86 1472 "cntr\[3\]" "" } { 1424 105 117 1472 "cntr\[1\]" "" } { 1424 122 134 1472 "cntr\[0\]" "" } { 1424 210 222 1528 "cntr\[2\]" "" } { 1424 242 254 1528 "cntr\[0\]" "" } { 1424 162 174 1472 "cntr\[5\]" "" } { 1424 178 190 1472 "cntr\[4\]" "" } { 1424 194 206 1472 "cntr\[3\]" "" } { 1424 225 237 1472 "cntr\[1\]" "" } { 1424 330 342 1528 "cntr\[2\]" "" } { 1424 345 357 1528 "cntr\[1\]" "" } { 1424 282 294 1472 "cntr\[5\]" "" } { 1424 298 310 1472 "cntr\[4\]" "" } { 1424 314 326 1472 "cntr\[3\]" "" } { 1424 362 374 1472 "cntr\[0\]" "" } { 1424 450 462 1528 "cntr\[2\]" "" } { 1424 482 494 1528 "cntr\[0\]" "" } { 1424 465 477 1528 "cntr\[1\]" "" } { 1424 402 414 1472 "cntr\[5\]" "" } { 1424 418 430 1472 "cntr\[4\]" "" } { 1424 434 446 1472 "cntr\[3\]" "" } { 1424 554 566 1528 "cntr\[3\]" "" } { 1424 522 534 1472 "cntr\[5\]" "" } { 1424 538 550 1472 "cntr\[4\]" "" } { 1424 570 582 1472 "cntr\[2\]" "" } { 1424 585 597 1472 "cntr\[1\]" "" } { 1424 602 614 1472 "cntr\[0\]" "" } { 1424 722 734 1528 "cntr\[0\]" "" } { 1424 674 686 1528 "cntr\[3\]" "" } { 1424 642 654 1472 "cntr\[5\]" "" } { 1424 658 670 1472 "cntr\[4\]" "" } { 1424 690 702 1472 "cntr\[2\]" "" } { 1424 705 717 1472 "cntr\[1\]" "" } { 1408 -488 -432 1424 "cntr\[7..0\]" "" } } } } { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { CNTR[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Учеба/СиФО/Курсач/Project/" 0 { } { { 0 { 0 ""} 0 163 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "CNTR\[1\] " "Info: Pin CNTR\[1\] not assigned to an exact location on the device" {  } { { "d:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/91/quartus/bin/pin_planner.ppl" { CNTR[1] } } } { "Set.bdf" "" { Schematic "D:/Учеба/СиФО/Курсач/Project/Set.bdf" { { 1416 -656 -488 1432 "CNTR\[7..0\]" "" } { 760 2408 2488 776 "cntr\[1\]" "" } { 784 2408 2488 800 "cntr\[0\]" "" } { 1424 -438 -426 1472 "cntr\[5\]" "" } { 1424 -422 -410 1472 "cntr\[4\]" "" } { 1424 -406 -394 1472 "cntr\[3\]" "" } { 1424 -390 -378 1472 "cntr\[2\]" "" } { 1424 -375 -363 1472 "cntr\[1\]" "" } { 1424 -358 -346 1472 "cntr\[0\]" "" } { 1424 -238 -226 1528 "cntr\[0\]" "" } { 1424 -318 -306 1472 "cntr\[5\]" "" } { 1424 -302 -290 1472 "cntr\[4\]" "" } { 1424 -286 -274 1472 "cntr\[3\]" "" } { 1424 -270 -258 1472 "cntr\[2\]" "" } { 1424 -255 -243 1472 "cntr\[1\]" "" } { 1424 -135 -123 1528 "cntr\[1\]" "" } { 1424 -198 -186 1472 "cntr\[5\]" "" } { 1424 -182 -170 1472 "cntr\[4\]" "" } { 1424 -166 -154 1472 "cntr\[3\]" "" } { 1424 -150 -138 1472 "cntr\[2\]" "" } { 1424 -118 -106 1472 "cntr\[0\]" "" } { 1424 2 14 1528 "cntr\[0\]" "" } { 1424 -15 -3 1528 "cntr\[1\]" "" } { 1424 -78 -66 1472 "cntr\[5\]" "" } { 1424 -62 -50 1472 "cntr\[4\]" "" } { 1424 -46 -34 1472 "cntr\[3\]" "" } { 1424 -30 -18 1472 "cntr\[2\]" "" } { 1424 90 102 1528 "cntr\[2\]" "" } { 1424 42 54 1472 "cntr\[5\]" "" } { 1424 58 70 1472 "cntr\[4\]" "" } { 1424 74 86 1472 "cntr\[3\]" "" } { 1424 105 117 1472 "cntr\[1\]" "" } { 1424 122 134 1472 "cntr\[0\]" "" } { 1424 210 222 1528 "cntr\[2\]" "" } { 1424 242 254 1528 "cntr\[0\]" "" } { 1424 162 174 1472 "cntr\[5\]" "" } { 1424 178 190 1472 "cntr\[4\]" "" } { 1424 194 206 1472 "cntr\[3\]" "" } { 1424 225 237 1472 "cntr\[1\]" "" } { 1424 330 342 1528 "cntr\[2\]" "" } { 1424 345 357 1528 "cntr\[1\]" "" } { 1424 282 294 1472 "cntr\[5\]" "" } { 1424 298 310 1472 "cntr\[4\]" "" } { 1424 314 326 1472 "cntr\[3\]" "" } { 1424 362 374 1472 "cntr\[0\]" "" } { 1424 450 462 1528 "cntr\[2\]" "" } { 1424 482 494 1528 "cntr\[0\]" "" } { 1424 465 477 1528 "cntr\[1\]" "" } { 1424 402 414 1472 "cntr\[5\]" "" } { 1424 418 430 1472 "cntr\[4\]" "" } { 1424 434 446 1472 "cntr\[3\]" "" } { 1424 554 566 1528 "cntr\[3\]" "" } { 1424 522 534 1472 "cntr\[5\]" "" } { 1424 538 550 1472 "cntr\[4\]" "" } { 1424 570 582 1472 "cntr\[2\]" "" } { 1424 585 597 1472 "cntr\[1\]" "" } { 1424 602 614 1472 "cntr\[0\]" "" } { 1424 722 734 1528 "cntr\[0\]" "" } { 1424 674 686 1528 "cntr\[3\]" "" } { 1424 642 654 1472 "cntr\[5\]" "" } { 1424 658 670 1472 "cntr\[4\]" "" } { 1424 690 702 1472 "cntr\[2\]" "" } { 1424 705 717 1472 "cntr\[1\]" "" } { 1408 -488 -432 1424 "cntr\[7..0\]" "" } } } } { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { CNTR[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Учеба/СиФО/Курсач/Project/" 0 { } { { 0 { 0 ""} 0 165 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ADDR\[2\] " "Info: Pin ADDR\[2\] not assigned to an exact location on the device" {  } { { "d:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/91/quartus/bin/pin_planner.ppl" { ADDR[2] } } } { "Set.bdf" "" { Schematic "D:/Учеба/СиФО/Курсач/Project/Set.bdf" { { 40 -752 -584 56 "ADDR\[5..0\]" "" } { 176 -480 -376 192 "addr\[5..2\]" "" } { 56 -408 -353 72 "addr\[1..0\]" "" } { 32 -584 -529 48 "addr\[5..0\]" "" } } } } { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { ADDR[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Учеба/СиФО/Курсач/Project/" 0 { } { { 0 { 0 ""} 0 170 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ADDR\[3\] " "Info: Pin ADDR\[3\] not assigned to an exact location on the device" {  } { { "d:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/91/quartus/bin/pin_planner.ppl" { ADDR[3] } } } { "Set.bdf" "" { Schematic "D:/Учеба/СиФО/Курсач/Project/Set.bdf" { { 40 -752 -584 56 "ADDR\[5..0\]" "" } { 176 -480 -376 192 "addr\[5..2\]" "" } { 56 -408 -353 72 "addr\[1..0\]" "" } { 32 -584 -529 48 "addr\[5..0\]" "" } } } } { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { ADDR[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Учеба/СиФО/Курсач/Project/" 0 { } { { 0 { 0 ""} 0 169 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ADDR\[5\] " "Info: Pin ADDR\[5\] not assigned to an exact location on the device" {  } { { "d:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/91/quartus/bin/pin_planner.ppl" { ADDR[5] } } } { "Set.bdf" "" { Schematic "D:/Учеба/СиФО/Курсач/Project/Set.bdf" { { 40 -752 -584 56 "ADDR\[5..0\]" "" } { 176 -480 -376 192 "addr\[5..2\]" "" } { 56 -408 -353 72 "addr\[1..0\]" "" } { 32 -584 -529 48 "addr\[5..0\]" "" } } } } { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { ADDR[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Учеба/СиФО/Курсач/Project/" 0 { } { { 0 { 0 ""} 0 167 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ADDR\[4\] " "Info: Pin ADDR\[4\] not assigned to an exact location on the device" {  } { { "d:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/91/quartus/bin/pin_planner.ppl" { ADDR[4] } } } { "Set.bdf" "" { Schematic "D:/Учеба/СиФО/Курсач/Project/Set.bdf" { { 40 -752 -584 56 "ADDR\[5..0\]" "" } { 176 -480 -376 192 "addr\[5..2\]" "" } { 56 -408 -353 72 "addr\[1..0\]" "" } { 32 -584 -529 48 "addr\[5..0\]" "" } } } } { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { ADDR[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Учеба/СиФО/Курсач/Project/" 0 { } { { 0 { 0 ""} 0 168 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "DATA_IN\[7\] " "Info: Pin DATA_IN\[7\] not assigned to an exact location on the device" {  } { { "d:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/91/quartus/bin/pin_planner.ppl" { DATA_IN[7] } } } { "Set.bdf" "" { Schematic "D:/Учеба/СиФО/Курсач/Project/Set.bdf" { { 64 -752 -584 80 "DATA_IN\[7..0\]" "" } } } } { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { DATA_IN[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Учеба/СиФО/Курсач/Project/" 0 { } { { 0 { 0 ""} 0 203 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "DATA_IN\[6\] " "Info: Pin DATA_IN\[6\] not assigned to an exact location on the device" {  } { { "d:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/91/quartus/bin/pin_planner.ppl" { DATA_IN[6] } } } { "Set.bdf" "" { Schematic "D:/Учеба/СиФО/Курсач/Project/Set.bdf" { { 64 -752 -584 80 "DATA_IN\[7..0\]" "" } } } } { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { DATA_IN[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Учеба/СиФО/Курсач/Project/" 0 { } { { 0 { 0 ""} 0 204 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "DATA_IN\[5\] " "Info: Pin DATA_IN\[5\] not assigned to an exact location on the device" {  } { { "d:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/91/quartus/bin/pin_planner.ppl" { DATA_IN[5] } } } { "Set.bdf" "" { Schematic "D:/Учеба/СиФО/Курсач/Project/Set.bdf" { { 64 -752 -584 80 "DATA_IN\[7..0\]" "" } } } } { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { DATA_IN[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Учеба/СиФО/Курсач/Project/" 0 { } { { 0 { 0 ""} 0 205 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "DATA_IN\[4\] " "Info: Pin DATA_IN\[4\] not assigned to an exact location on the device" {  } { { "d:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/91/quartus/bin/pin_planner.ppl" { DATA_IN[4] } } } { "Set.bdf" "" { Schematic "D:/Учеба/СиФО/Курсач/Project/Set.bdf" { { 64 -752 -584 80 "DATA_IN\[7..0\]" "" } } } } { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { DATA_IN[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Учеба/СиФО/Курсач/Project/" 0 { } { { 0 { 0 ""} 0 206 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "DATA_IN\[3\] " "Info: Pin DATA_IN\[3\] not assigned to an exact location on the device" {  } { { "d:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/91/quartus/bin/pin_planner.ppl" { DATA_IN[3] } } } { "Set.bdf" "" { Schematic "D:/Учеба/СиФО/Курсач/Project/Set.bdf" { { 64 -752 -584 80 "DATA_IN\[7..0\]" "" } } } } { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { DATA_IN[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Учеба/СиФО/Курсач/Project/" 0 { } { { 0 { 0 ""} 0 207 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "DATA_IN\[2\] " "Info: Pin DATA_IN\[2\] not assigned to an exact location on the device" {  } { { "d:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/91/quartus/bin/pin_planner.ppl" { DATA_IN[2] } } } { "Set.bdf" "" { Schematic "D:/Учеба/СиФО/Курсач/Project/Set.bdf" { { 64 -752 -584 80 "DATA_IN\[7..0\]" "" } } } } { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { DATA_IN[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Учеба/СиФО/Курсач/Project/" 0 { } { { 0 { 0 ""} 0 208 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "DATA_IN\[1\] " "Info: Pin DATA_IN\[1\] not assigned to an exact location on the device" {  } { { "d:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/91/quartus/bin/pin_planner.ppl" { DATA_IN[1] } } } { "Set.bdf" "" { Schematic "D:/Учеба/СиФО/Курсач/Project/Set.bdf" { { 64 -752 -584 80 "DATA_IN\[7..0\]" "" } } } } { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { DATA_IN[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Учеба/СиФО/Курсач/Project/" 0 { } { { 0 { 0 ""} 0 209 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "DATA_IN\[0\] " "Info: Pin DATA_IN\[0\] not assigned to an exact location on the device" {  } { { "d:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/91/quartus/bin/pin_planner.ppl" { DATA_IN[0] } } } { "Set.bdf" "" { Schematic "D:/Учеба/СиФО/Курсач/Project/Set.bdf" { { 64 -752 -584 80 "DATA_IN\[7..0\]" "" } } } } { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { DATA_IN[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Учеба/СиФО/Курсач/Project/" 0 { } { { 0 { 0 ""} 0 210 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "READ_CMD " "Info: Pin READ_CMD not assigned to an exact location on the device" {  } { { "d:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/91/quartus/bin/pin_planner.ppl" { READ_CMD } } } { "Set.bdf" "" { Schematic "D:/Учеба/СиФО/Курсач/Project/Set.bdf" { { 16 -752 -584 32 "READ_CMD" "" } } } } { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { READ_CMD } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Учеба/СиФО/Курсач/Project/" 0 { } { { 0 { 0 ""} 0 269 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "WRITE_CMD " "Info: Pin WRITE_CMD not assigned to an exact location on the device" {  } { { "d:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/91/quartus/bin/pin_planner.ppl" { WRITE_CMD } } } { "Set.bdf" "" { Schematic "D:/Учеба/СиФО/Курсач/Project/Set.bdf" { { -8 -752 -584 8 "WRITE_CMD" "" } } } } { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { WRITE_CMD } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Учеба/СиФО/Курсач/Project/" 0 { } { { 0 { 0 ""} 0 263 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "CLK " "Info: Pin CLK not assigned to an exact location on the device" {  } { { "d:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/91/quartus/bin/pin_planner.ppl" { CLK } } } { "Set.bdf" "" { Schematic "D:/Учеба/СиФО/Курсач/Project/Set.bdf" { { -32 -752 -584 -16 "CLK" "" } { 200 536 584 212 "clk" "" } { 304 536 584 316 "clk" "" } { 408 536 584 420 "clk" "" } { 512 536 584 524 "clk" "" } { 208 1040 1088 220 "clk" "" } { 312 1040 1088 324 "clk" "" } { 416 1040 1088 428 "clk" "" } { 520 1040 1088 532 "clk" "" } { 216 1536 1584 228 "clk" "" } { 320 1536 1584 332 "clk" "" } { 424 1536 1584 436 "clk" "" } { 528 1536 1584 540 "clk" "" } { 224 2040 2088 236 "clk" "" } { 328 2040 2088 340 "clk" "" } { 432 2040 2088 444 "clk" "" } { 536 2040 2088 548 "clk" "" } { -40 -584 -536 -24 "clk" "" } } } } { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLK } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Учеба/СиФО/Курсач/Project/" 0 { } { { 0 { 0 ""} 0 264 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1}  } {  } 1 0 "No exact pin location assignment(s) for %1!d! pins of %2!d! total pins" 0 0 "" 0 -1}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Warning: Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 0 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "" 0 -1}
{ "Info" "ITDC_FITTER_TIMING_ENGINE" "Classic " "Info: Timing-driven compilation is using the Classic Timing Analyzer" {  } {  } 0 0 "Timing-driven compilation is using the %1!s! Timing Analyzer" 0 0 "" 0 -1}
{ "Info" "ITAN_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Info: Timing requirements not specified -- quality metrics such as performance and power consumption may be sacrificed to reduce compilation time." {  } {  } 0 0 "Timing requirements not specified -- quality metrics such as performance and power consumption may be sacrificed to reduce compilation time." 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "inst47  " "Info: Automatically promoted node inst47 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Info: Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1}  } { { "Set.bdf" "" { Schematic "D:/Учеба/СиФО/Курсач/Project/Set.bdf" { { 176 584 648 224 "inst47" "" } } } } { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { inst47 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Учеба/СиФО/Курсач/Project/" 0 { } { { 0 { 0 ""} 0 262 3016 4146 0}  }  } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "inst48  " "Info: Automatically promoted node inst48 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Info: Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1}  } { { "Set.bdf" "" { Schematic "D:/Учеба/СиФО/Курсач/Project/Set.bdf" { { 280 584 648 328 "inst48" "" } } } } { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { inst48 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Учеба/СиФО/Курсач/Project/" 0 { } { { 0 { 0 ""} 0 268 3016 4146 0}  }  } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "inst50  " "Info: Automatically promoted node inst50 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Info: Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1}  } { { "Set.bdf" "" { Schematic "D:/Учеба/СиФО/Курсач/Project/Set.bdf" { { 488 584 648 536 "inst50" "" } } } } { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { inst50 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Учеба/СиФО/Курсач/Project/" 0 { } { { 0 { 0 ""} 0 273 3016 4146 0}  }  } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "inst62  " "Info: Automatically promoted node inst62 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Info: Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1}  } { { "Set.bdf" "" { Schematic "D:/Учеба/СиФО/Курсач/Project/Set.bdf" { { 184 1088 1152 232 "inst62" "" } } } } { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { inst62 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Учеба/СиФО/Курсач/Project/" 0 { } { { 0 { 0 ""} 0 265 3016 4146 0}  }  } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "inst65  " "Info: Automatically promoted node inst65 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Info: Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1}  } { { "Set.bdf" "" { Schematic "D:/Учеба/СиФО/Курсач/Project/Set.bdf" { { 496 1088 1152 544 "inst65" "" } } } } { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { inst65 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Учеба/СиФО/Курсач/Project/" 0 { } { { 0 { 0 ""} 0 272 3016 4146 0}  }  } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "inst78  " "Info: Automatically promoted node inst78 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Info: Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1}  } { { "Set.bdf" "" { Schematic "D:/Учеба/СиФО/Курсач/Project/Set.bdf" { { 192 1584 1648 240 "inst78" "" } } } } { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { inst78 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Учеба/СиФО/Курсач/Project/" 0 { } { { 0 { 0 ""} 0 266 3016 4146 0}  }  } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "inst81  " "Info: Automatically promoted node inst81 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Info: Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1}  } { { "Set.bdf" "" { Schematic "D:/Учеба/СиФО/Курсач/Project/Set.bdf" { { 504 1584 1648 552 "inst81" "" } } } } { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { inst81 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Учеба/СиФО/Курсач/Project/" 0 { } { { 0 { 0 ""} 0 270 3016 4146 0}  }  } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "inst94  " "Info: Automatically promoted node inst94 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Info: Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1}  } { { "Set.bdf" "" { Schematic "D:/Учеба/СиФО/Курсач/Project/Set.bdf" { { 200 2088 2152 248 "inst94" "" } } } } { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { inst94 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Учеба/СиФО/Курсач/Project/" 0 { } { { 0 { 0 ""} 0 267 3016 4146 0}  }  } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "inst97  " "Info: Automatically promoted node inst97 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Info: Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1}  } { { "Set.bdf" "" { Schematic "D:/Учеба/СиФО/Курсач/Project/Set.bdf" { { 512 2088 2152 560 "inst97" "" } } } } { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { inst97 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Учеба/СиФО/Курсач/Project/" 0 { } { { 0 { 0 ""} 0 271 3016 4146 0}  }  } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Info: Starting register packing" {  } {  } 0 0 "Starting register packing" 0 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Extra Info: Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 0 "Performing register packing on registers with non-logic cell location assignments" 0 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Extra Info: Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 0 "Completed register packing on registers with non-logic cell location assignments" 0 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Extra Info: Started Fast Input/Output/OE register processing" {  } {  } 1 0 "Started Fast Input/Output/OE register processing" 0 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Extra Info: Finished Fast Input/Output/OE register processing" {  } {  } 1 0 "Finished Fast Input/Output/OE register processing" 0 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_START_IO_MAC_RAM_PACKING" "" "Extra Info: Moving registers into I/O cells, DSP blocks, and RAM blocks to improve timing and density" {  } {  } 1 0 "Moving registers into I/O cells, DSP blocks, and RAM blocks to improve timing and density" 0 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MAC_RAM_PACKING" "" "Extra Info: Finished moving registers into I/O cells, DSP blocks, and RAM blocks" {  } {  } 1 0 "Finished moving registers into I/O cells, DSP blocks, and RAM blocks" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Info: Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "Extra Info: No registers were packed into other blocks" {  } {  } 1 0 "No registers were packed into other blocks" 0 0 "" 0 -1}  } {  } 0 0 "Finished register packing" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement " "Info: Statistics of I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement" { { "Info" "IFSAC_FSAC_SINGLE_IOC_GROUP_STATISTICS" "101 unused 3.3V 27 74 0 " "Info: Number of I/O pins in group: 101 (unused VREF, 3.3V VCCIO, 27 input, 74 output, 0 bidirectional)" { { "Info" "IFSAC_FSAC_IO_STDS_IN_IOC_GROUP" "3.3-V LVTTL. " "Info: I/O standards used: 3.3-V LVTTL." {  } {  } 0 0 "I/O standards used: %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "Number of I/O pins in group: %1!d! (%2!s! VREF, %3!s! VCCIO, %4!d! input, %5!d! output, %6!d! bidirectional)" 0 0 "" 0 -1}  } {  } 0 0 "Statistics of %1!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_IO_STATS_BEFORE_AFTER_PLACEMENT" "before " "Info: I/O bank details before I/O pin placement" { { "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O banks " "Info: Statistics of I/O banks" { { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "1 does not use undetermined 0 40 " "Info: I/O bank number 1 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  40 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "2 does not use undetermined 0 44 " "Info: I/O bank number 2 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  44 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "3 does not use undetermined 1 49 " "Info: I/O bank number 3 does not use VREF pins and has undetermined VCCIO pins. 1 total pin(s) used --  49 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "4 does not use undetermined 0 35 " "Info: I/O bank number 4 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  35 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "5 does not use undetermined 0 44 " "Info: I/O bank number 5 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  44 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "6 does not use undetermined 0 40 " "Info: I/O bank number 6 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  40 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "7 does not use undetermined 0 34 " "Info: I/O bank number 7 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  34 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "8 does not use undetermined 0 43 " "Info: I/O bank number 8 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  43 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "9 does not use undetermined 0 6 " "Info: I/O bank number 9 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  6 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "10 does not use undetermined 0 6 " "Info: I/O bank number 10 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  6 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1}  } {  } 0 0 "Statistics of %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "I/O bank details %1!s! I/O pin placement" 0 0 "" 0 -1}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:00 " "Info: Fitter preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 0 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Info: Fitter placement preparation operations beginning" {  } {  } 0 0 "Fitter placement preparation operations beginning" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:00 " "Info: Fitter placement preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 0 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Info: Fitter placement operations beginning" {  } {  } 0 0 "Fitter placement operations beginning" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Info: Fitter placement was successful" {  } {  } 0 0 "Fitter placement was successful" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:01 " "Info: Fitter placement operations ending: elapsed time is 00:00:01" {  } {  } 0 0 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Info: Fitter routing operations beginning" {  } {  } 0 0 "Fitter routing operations beginning" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "0 " "Info: Average interconnect usage is 0% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "1 X27_Y0 X40_Y13 " "Info: Peak interconnect usage is 1% of the available device resources in the region that extends from location X27_Y0 to location X40_Y13" {  } {  } 0 0 "Peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "" 0 -1}  } {  } 0 0 "Average interconnect usage is %1!d!%% of the available device resources" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:01 " "Info: Fitter routing operations ending: elapsed time is 00:00:01" {  } {  } 0 0 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "Info: The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Info: Optimizations that may affect the design's routability were skipped" {  } {  } 0 0 "Optimizations that may affect the design's routability were skipped" 0 0 "" 0 -1} { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_TIMING" "" "Info: Optimizations that may affect the design's timing were skipped" {  } {  } 0 0 "Optimizations that may affect the design's timing were skipped" 0 0 "" 0 -1}  } {  } 0 0 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "" 0 -1}
{ "Info" "IDAT_DAT_STARTED" "" "Info: Started post-fitting delay annotation" {  } {  } 0 0 "Started post-fitting delay annotation" 0 0 "" 0 -1}
{ "Warning" "WDAT_NO_LOADING_SPECIFIED_ONE_OR_MORE_PINS" "74 " "Warning: Found 74 output pins without output pin load capacitance assignment" { { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ADDR_OUT\[5\] 0 " "Info: Pin \"ADDR_OUT\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ADDR_OUT\[4\] 0 " "Info: Pin \"ADDR_OUT\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ADDR_OUT\[3\] 0 " "Info: Pin \"ADDR_OUT\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ADDR_OUT\[2\] 0 " "Info: Pin \"ADDR_OUT\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DATA_OUT\[7\] 0 " "Info: Pin \"DATA_OUT\[7\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DATA_OUT\[6\] 0 " "Info: Pin \"DATA_OUT\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DATA_OUT\[5\] 0 " "Info: Pin \"DATA_OUT\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DATA_OUT\[4\] 0 " "Info: Pin \"DATA_OUT\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DATA_OUT\[3\] 0 " "Info: Pin \"DATA_OUT\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DATA_OUT\[2\] 0 " "Info: Pin \"DATA_OUT\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DATA_OUT\[1\] 0 " "Info: Pin \"DATA_OUT\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DATA_OUT\[0\] 0 " "Info: Pin \"DATA_OUT\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "W00 0 " "Info: Pin \"W00\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "TAG0\[3\] 0 " "Info: Pin \"TAG0\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "TAG0\[2\] 0 " "Info: Pin \"TAG0\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "TAG0\[1\] 0 " "Info: Pin \"TAG0\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "TAG0\[0\] 0 " "Info: Pin \"TAG0\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "W01 0 " "Info: Pin \"W01\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "W02 0 " "Info: Pin \"W02\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "W03 0 " "Info: Pin \"W03\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ADDR_OUT\[1\] 0 " "Info: Pin \"ADDR_OUT\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ADDR_OUT\[0\] 0 " "Info: Pin \"ADDR_OUT\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "TAG1\[3\] 0 " "Info: Pin \"TAG1\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "TAG1\[2\] 0 " "Info: Pin \"TAG1\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "TAG1\[1\] 0 " "Info: Pin \"TAG1\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "TAG1\[0\] 0 " "Info: Pin \"TAG1\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "TAG2\[3\] 0 " "Info: Pin \"TAG2\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "TAG2\[2\] 0 " "Info: Pin \"TAG2\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "TAG2\[1\] 0 " "Info: Pin \"TAG2\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "TAG2\[0\] 0 " "Info: Pin \"TAG2\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "TAG3\[3\] 0 " "Info: Pin \"TAG3\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "TAG3\[2\] 0 " "Info: Pin \"TAG3\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "TAG3\[1\] 0 " "Info: Pin \"TAG3\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "TAG3\[0\] 0 " "Info: Pin \"TAG3\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "cell00\[7\] 0 " "Info: Pin \"cell00\[7\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "cell00\[6\] 0 " "Info: Pin \"cell00\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "cell00\[5\] 0 " "Info: Pin \"cell00\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "cell00\[4\] 0 " "Info: Pin \"cell00\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "cell00\[3\] 0 " "Info: Pin \"cell00\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "cell00\[2\] 0 " "Info: Pin \"cell00\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "cell00\[1\] 0 " "Info: Pin \"cell00\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "cell00\[0\] 0 " "Info: Pin \"cell00\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "cell01\[7\] 0 " "Info: Pin \"cell01\[7\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "cell01\[6\] 0 " "Info: Pin \"cell01\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "cell01\[5\] 0 " "Info: Pin \"cell01\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "cell01\[4\] 0 " "Info: Pin \"cell01\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "cell01\[3\] 0 " "Info: Pin \"cell01\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "cell01\[2\] 0 " "Info: Pin \"cell01\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "cell01\[1\] 0 " "Info: Pin \"cell01\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "cell01\[0\] 0 " "Info: Pin \"cell01\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "cell02\[7\] 0 " "Info: Pin \"cell02\[7\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "cell02\[6\] 0 " "Info: Pin \"cell02\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "cell02\[5\] 0 " "Info: Pin \"cell02\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "cell02\[4\] 0 " "Info: Pin \"cell02\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "cell02\[3\] 0 " "Info: Pin \"cell02\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "cell02\[2\] 0 " "Info: Pin \"cell02\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "cell02\[1\] 0 " "Info: Pin \"cell02\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "cell02\[0\] 0 " "Info: Pin \"cell02\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "cell03\[7\] 0 " "Info: Pin \"cell03\[7\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "cell03\[6\] 0 " "Info: Pin \"cell03\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "cell03\[5\] 0 " "Info: Pin \"cell03\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "cell03\[4\] 0 " "Info: Pin \"cell03\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "cell03\[3\] 0 " "Info: Pin \"cell03\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "cell03\[2\] 0 " "Info: Pin \"cell03\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "cell03\[1\] 0 " "Info: Pin \"cell03\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "cell03\[0\] 0 " "Info: Pin \"cell03\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "cell10\[7\] 0 " "Info: Pin \"cell10\[7\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "cell10\[6\] 0 " "Info: Pin \"cell10\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "cell10\[5\] 0 " "Info: Pin \"cell10\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "cell10\[4\] 0 " "Info: Pin \"cell10\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "cell10\[3\] 0 " "Info: Pin \"cell10\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "cell10\[2\] 0 " "Info: Pin \"cell10\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "cell10\[1\] 0 " "Info: Pin \"cell10\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "cell10\[0\] 0 " "Info: Pin \"cell10\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1}  } {  } 0 0 "Found %1!d! output pins without output pin load capacitance assignment" 0 0 "" 0 -1}
{ "Info" "IDAT_DAT_COMPLETED" "" "Info: Delay annotation completed successfully" {  } {  } 0 0 "Delay annotation completed successfully" 0 0 "" 0 -1}
{ "Warning" "WFIOMGR_RESERVE_ASSIGNMENT_FOR_UNUSED_PINS_IS_DEFAULT" "As output driving ground " "Warning: The Reserve All Unused Pins setting has not been specified, and will default to 'As output driving ground'." {  } {  } 0 0 "The Reserve All Unused Pins setting has not been specified, and will default to '%1!s!'." 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 5 s Quartus II " "Info: Quartus II Fitter was successful. 0 errors, 5 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "245 " "Info: Peak virtual memory: 245 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Sat Apr 27 12:02:18 2013 " "Info: Processing ended: Sat Apr 27 12:02:18 2013" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:08 " "Info: Elapsed time: 00:00:08" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:08 " "Info: Total CPU time (on all processors): 00:00:08" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
