# Computer Microarchitectures (Computer Organization)

[TOC]



> Also check out this one â†— [von Neumann Based Microarchitecture](ğŸ§ğŸ»â€â™€ï¸%20von%20Neumann%20Based%20Microarchitecture/von%20Neumann%20Based%20Microarchitecture.md) for more info.
> 
> Also, check out these:
> â†— [Microprocessors Unit (MPU)](Computer%20Processors/Microprocessors%20Unit%20(MPU)/Microprocessors%20Unit%20(MPU).md)
> â†— [Computer Processors](Computer%20Processors/Computer%20Processors.md)



## Overview
![](../../../../../Assets/Pics/Pasted%20image%2020230302132847.png)
<small>Microarchitecture in computer system hierarchy</small>

> ğŸ”— https://en.wikipedia.org/wiki/Microarchitecture

InÂ computer engineering,Â ==**microarchitecture**, also calledÂ **computer organization**== and sometimes abbreviated asÂ **Âµarch**Â orÂ **uarch**, is the way a givenÂ [instruction set architecture](https://en.wikipedia.org/wiki/Instruction_set_architecture "Instruction set architecture")Â (ISA) is implemented in a particularÂ processor.Â A given ISA may be implemented with different microarchitectures;implementations may vary due to different goals of a given design or due to shifts in technology.

[Computer architecture](https://en.wikipedia.org/wiki/Computer_architecture "Computer architecture")Â is the combination of microarchitecture and instruction set architecture.

> **å¾®æ¶æ„ï¼ˆMicroarchitectureï¼‰æ˜¯ISAåœ¨å¤„ç†å™¨çš„å®ç°**ï¼Œæè¿°å¤„ç†å™¨æ˜¯æ€æ ·å®ç°åŠŸèƒ½çš„ï¼Œå…¶æœ¬è´¨å°±æ˜¯ä¸€ç³»åˆ—ç¡¬ä»¶å®ç°ä»¥æ»¡è¶³å„ç§æŒ‡ä»¤é›†ã€‚è€ŒMicroarchitectureæ˜¯ISAçš„å…·ä½“å®ç°ï¼Œè€Œä¸”å¯¹äºåŒä¸€ä¸ªISAï¼Œå¯ä»¥ä½¿ç”¨ä¸åŒæŠ€æœ¯çš„å¾®æ¶æ„ ï¼Œæ¯”å¦‚å•å‘¨æœŸã€å¤šå‘¨æœŸä»¥åŠæµæ°´çº¿ã€‚æ¯”å¦‚è¯´x86 ISAæœ‰286ï¼Œ386ï¼Œ486ï¼ŒPretiumï¼ŒPretium Proç­‰å®ç°ã€‚ç›®å‰ï¼Œå¾®æ¶æ„æ¶‰åŠä»¥ä¸‹éƒ¨åˆ†ï¼š**æµæ°´çº¿ã€å¹¶è¡Œã€å­˜å‚¨ç³»ç»Ÿåˆ†å±‚ç»“æ„**.



## Microarchitecture Technologies
### Pipeline
#TODO 



### Hierarchical Stroage 
![](../../../../../../Assets/Pics/Pasted%20image%2020230301122408.png)
<small>Simplified Computer Memory Hierarchy </small>



## Microarchitecture Models
### Von Neumann Based Models
![](../../../../../Assets/Pics/Pasted%20image%2020230302132111.png)

![](../../../../../Assets/Pics/Screenshot%202023-03-02%20at%204.11.10%20PM.png)

More is at â†— [von Neumann Based Microarchitecture](ğŸ§ğŸ»â€â™€ï¸%20von%20Neumann%20Based%20Microarchitecture/von%20Neumann%20Based%20Microarchitecture.md).


### Non-Von Neumann Models
More is at â†— [Non-von Neumann Based Microarchitectures](ğŸ¤µ%20Non-von%20Neumann%20Based%20Microarchitectures/Non-von%20Neumann%20Based%20Microarchitectures.md).


#### Harvard Based Models
![](../../../../../Assets/Pics/Pasted%20image%2020230302132344.png)




## Ref
[æ¼«è°ˆè®¡ç®—æœºæ¶æ„]: https://segmentfault.com/a/1190000014885126
[Microarchitecture]: https://en.wikipedia.org/wiki/Microarchitecture#See_also
[Flynn's Taxonomy]: https://en.wikipedia.org/wiki/Flynn%27s_taxonomy