#! /usr/local/iverilog/bin/vvp
:ivl_version "11.0 (devel)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "C:\iverilog\lib\ivl\system.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_sys.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_textio.vpi";
:vpi_module "C:\iverilog\lib\ivl\v2005_math.vpi";
:vpi_module "C:\iverilog\lib\ivl\va_math.vpi";
S_0000000000893cb0 .scope module, "cache" "cache" 2 1;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "address";
    .port_info 1 /INPUT 32 "data";
    .port_info 2 /INPUT 1 "clk";
    .port_info 3 /INPUT 1 "mode";
    .port_info 4 /OUTPUT 32 "out";
    .port_info 5 /OUTPUT 1 "two_sig_hit";
    .port_info 6 /OUTPUT 1 "dir_sig_hit";
    .port_info 7 /INPUT 1 "finish";
P_0000000000176970 .param/l "dir_info" 0 2 1, +C4<00000000000000000000000000000001>;
P_00000000001769a8 .param/l "direct_map_cache_size" 0 2 11, +C4<00000000000000000000000001000000>;
P_00000000001769e0 .param/l "direct_map_index_size" 0 2 12, +C4<00000000000000000000000000000110>;
P_0000000000176a18 .param/l "ram_size" 0 2 15, +C4<00000000000000000001000000000000>;
P_0000000000176a50 .param/l "two_info" 0 2 1, +C4<00000000000000000000000000000001>;
P_0000000000176a88 .param/l "two_way_cache_size" 0 2 13, +C4<00000000000000000000000000100000>;
P_0000000000176ac0 .param/l "two_way_index_size" 0 2 14, +C4<00000000000000000000000000000101>;
L_00000000008aa0f0 .functor BUFZ 32, v000000000091e5d0_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
o00000000008c6c18 .functor BUFZ 32, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>; HiZ drive
v0000000000893e40_0 .net "address", 31 0, o00000000008c6c18;  0 drivers
v0000000000893ee0 .array "cache_w0", 31 0, 31 0;
v000000000088c930 .array "cache_w1", 31 0, 31 0;
o00000000008c6c48 .functor BUFZ 1, C4<z>; HiZ drive
v000000000088c9d0_0 .net "clk", 0 0, o00000000008c6c48;  0 drivers
o00000000008c6c78 .functor BUFZ 32, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>; HiZ drive
v0000000000176c90_0 .net "data", 31 0, o00000000008c6c78;  0 drivers
v0000000000176d30_0 .var/real "dir_map_hits", 0 0;
v0000000000894960_0 .var/real "dir_map_misses", 0 0;
v000000000091ed50_0 .var "dir_sig_hit", 0 0;
v000000000091e850 .array "direct_cache", 63 0, 31 0;
v000000000091ead0 .array "direct_tag_array", 63 0, 5 0;
v000000000091e7b0 .array "direct_valid_array", 63 0, 0 0;
o00000000008c6d38 .functor BUFZ 1, C4<z>; HiZ drive
v000000000091e530_0 .net "finish", 0 0, o00000000008c6d38;  0 drivers
v000000000091f430_0 .var/i "i", 31 0;
v000000000091f070_0 .var "index", 4 0;
v000000000091ecb0 .array "lru_array", 31 0, 0 0;
o00000000008c6dc8 .functor BUFZ 1, C4<z>; HiZ drive
v000000000091efd0_0 .net "mode", 0 0, o00000000008c6dc8;  0 drivers
v000000000091e8f0_0 .net "out", 31 0, L_00000000008aa0f0;  1 drivers
v000000000091e990_0 .var "prev_address", 31 0;
v000000000091ef30_0 .var "prev_data", 31 0;
v000000000091ee90_0 .var "prev_mode", 0 0;
v000000000091ea30 .array "ram", 4095 0, 31 0;
v000000000091e670_0 .var "tag", 6 0;
v000000000091eb70 .array "tag_array_w0", 31 0, 6 0;
v000000000091f110 .array "tag_array_w1", 31 0, 6 0;
v000000000091e5d0_0 .var "temp_out", 31 0;
v000000000091f1b0_0 .var/i "total_reqs", 31 0;
v000000000091f250_0 .var "two_sig_hit", 0 0;
v000000000091e710_0 .var/real "two_way_hits", 0 0;
v000000000091edf0_0 .var/real "two_way_misses", 0 0;
v000000000091f2f0 .array "valid_array_w0", 31 0, 0 0;
v000000000091f390 .array "valid_array_w1", 31 0, 0 0;
E_00000000008bfca0 .event posedge, v000000000088c9d0_0;
S_0000000000176b00 .scope begin, "initialization" "initialization" 2 61, 2 61 0, S_0000000000893cb0;
 .timescale 0 0;
v0000000000176ed0_0 .var/i "i", 31 0;
    .scope S_0000000000893cb0;
T_0 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000000000091f430_0, 0, 32;
T_0.0 ;
    %load/vec4 v000000000091f430_0;
    %cmpi/s 4096, 0, 32;
    %jmp/0xz T_0.1, 5;
    %load/vec4 v000000000091f430_0;
    %ix/getv/s 4, v000000000091f430_0;
    %store/vec4a v000000000091ea30, 4, 0;
    %load/vec4 v000000000091f430_0;
    %addi 1, 0, 32;
    %store/vec4 v000000000091f430_0, 0, 32;
    %jmp T_0.0;
T_0.1 ;
    %end;
    .thread T_0;
    .scope S_0000000000893cb0;
T_1 ;
    %fork t_1, S_0000000000176b00;
    %jmp t_0;
    .scope S_0000000000176b00;
t_1 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000000000176ed0_0, 0, 32;
T_1.0 ;
    %load/vec4 v0000000000176ed0_0;
    %cmpi/s 32, 0, 32;
    %jmp/0xz T_1.1, 5;
    %pushi/vec4 0, 0, 1;
    %ix/getv/s 4, v0000000000176ed0_0;
    %store/vec4a v000000000091f2f0, 4, 0;
    %pushi/vec4 0, 0, 1;
    %ix/getv/s 4, v0000000000176ed0_0;
    %store/vec4a v000000000091f390, 4, 0;
    %pushi/vec4 0, 0, 7;
    %ix/getv/s 4, v0000000000176ed0_0;
    %store/vec4a v000000000091eb70, 4, 0;
    %pushi/vec4 0, 0, 7;
    %ix/getv/s 4, v0000000000176ed0_0;
    %store/vec4a v000000000091f110, 4, 0;
    %pushi/vec4 0, 0, 1;
    %ix/getv/s 4, v0000000000176ed0_0;
    %store/vec4a v000000000091ecb0, 4, 0;
    %load/vec4 v0000000000176ed0_0;
    %addi 1, 0, 32;
    %store/vec4 v0000000000176ed0_0, 0, 32;
    %jmp T_1.0;
T_1.1 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000000000176ed0_0, 0, 32;
T_1.2 ;
    %load/vec4 v0000000000176ed0_0;
    %cmpi/s 64, 0, 32;
    %jmp/0xz T_1.3, 5;
    %pushi/vec4 0, 0, 1;
    %ix/getv/s 4, v0000000000176ed0_0;
    %store/vec4a v000000000091e7b0, 4, 0;
    %pushi/vec4 0, 0, 6;
    %ix/getv/s 4, v0000000000176ed0_0;
    %store/vec4a v000000000091ead0, 4, 0;
    %load/vec4 v0000000000176ed0_0;
    %addi 1, 0, 32;
    %store/vec4 v0000000000176ed0_0, 0, 32;
    %jmp T_1.2;
T_1.3 ;
    %pushi/vec4 0, 0, 5;
    %store/vec4 v000000000091f070_0, 0, 5;
    %pushi/vec4 0, 0, 7;
    %store/vec4 v000000000091e670_0, 0, 7;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000000000091e990_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000000000091ef30_0, 0, 32;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000000000091ee90_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000000000091f250_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000000000091ed50_0, 0, 1;
    %pushi/real 0, 4065; load=0.00000
    %store/real v000000000091e710_0;
    %pushi/real 0, 4065; load=0.00000
    %store/real v000000000091edf0_0;
    %pushi/real 0, 4065; load=0.00000
    %store/real v0000000000176d30_0;
    %pushi/real 0, 4065; load=0.00000
    %store/real v0000000000894960_0;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000000000091f1b0_0, 0, 32;
    %end;
    .scope S_0000000000893cb0;
t_0 %join;
    %end;
    .thread T_1;
    .scope S_0000000000893cb0;
T_2 ;
    %wait E_00000000008bfca0;
    %load/vec4 v000000000091e990_0;
    %load/vec4 v0000000000893e40_0;
    %cmp/ne;
    %flag_mov 8, 4;
    %load/vec4 v000000000091ef30_0;
    %load/vec4 v0000000000176c90_0;
    %cmp/ne;
    %flag_or 4, 8;
    %flag_mov 8, 4;
    %load/vec4 v000000000091ee90_0;
    %load/vec4 v000000000091efd0_0;
    %cmp/ne;
    %flag_or 4, 8;
    %jmp/0xz  T_2.0, 4;
    %load/vec4 v000000000091f1b0_0;
    %addi 1, 0, 32;
    %store/vec4 v000000000091f1b0_0, 0, 32;
    %load/vec4 v0000000000893e40_0;
    %pushi/vec4 4096, 0, 32;
    %mod;
    %store/vec4 v000000000091e990_0, 0, 32;
    %load/vec4 v0000000000176c90_0;
    %store/vec4 v000000000091ef30_0, 0, 32;
    %load/vec4 v000000000091efd0_0;
    %store/vec4 v000000000091ee90_0, 0, 1;
    %load/vec4 v000000000091e990_0;
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %pad/u 7;
    %store/vec4 v000000000091e670_0, 0, 7;
    %load/vec4 v0000000000893e40_0;
    %pushi/vec4 32, 0, 32;
    %mod;
    %pad/u 5;
    %store/vec4 v000000000091f070_0, 0, 5;
    %load/vec4 v000000000091efd0_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_2.2, 4;
    %load/vec4 v0000000000176c90_0;
    %ix/getv 4, v000000000091e990_0;
    %store/vec4a v000000000091ea30, 4, 0;
    %load/vec4 v000000000091f070_0;
    %pad/u 7;
    %ix/vec4 4;
    %load/vec4a v000000000091f2f0, 4;
    %pad/u 32;
    %pushi/vec4 1, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v000000000091f070_0;
    %pad/u 7;
    %ix/vec4 4;
    %load/vec4a v000000000091eb70, 4;
    %load/vec4 v000000000091e670_0;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.4, 8;
    %load/vec4 v0000000000176c90_0;
    %load/vec4 v000000000091f070_0;
    %pad/u 7;
    %ix/vec4 4;
    %store/vec4a v0000000000893ee0, 4, 0;
    %pushi/vec4 0, 0, 1;
    %load/vec4 v000000000091f070_0;
    %pad/u 7;
    %ix/vec4 4;
    %store/vec4a v000000000091ecb0, 4, 0;
    %load/vec4 v0000000000176c90_0;
    %store/vec4 v000000000091e5d0_0, 0, 32;
    %vpi_call 2 117 "$display", "[two_way]:cache way0 updated" {0 0 0};
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000000000091f250_0, 0, 1;
    %load/real v000000000091e710_0;
    %pushi/vec4 1, 0, 32;
    %cvt/rv/s;
    %add/wr;
    %store/real v000000000091e710_0;
    %jmp T_2.5;
T_2.4 ;
    %load/vec4 v000000000091f070_0;
    %pad/u 7;
    %ix/vec4 4;
    %load/vec4a v000000000091f390, 4;
    %pad/u 32;
    %pushi/vec4 1, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v000000000091f070_0;
    %pad/u 7;
    %ix/vec4 4;
    %load/vec4a v000000000091f110, 4;
    %load/vec4 v000000000091e670_0;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.6, 8;
    %load/vec4 v0000000000176c90_0;
    %load/vec4 v000000000091f070_0;
    %pad/u 7;
    %ix/vec4 4;
    %store/vec4a v000000000088c930, 4, 0;
    %pushi/vec4 1, 0, 1;
    %load/vec4 v000000000091f070_0;
    %pad/u 7;
    %ix/vec4 4;
    %store/vec4a v000000000091ecb0, 4, 0;
    %load/vec4 v0000000000176c90_0;
    %store/vec4 v000000000091e5d0_0, 0, 32;
    %vpi_call 2 126 "$display", "[two_way]:cache way1 updated" {0 0 0};
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000000000091f250_0, 0, 1;
    %load/real v000000000091e710_0;
    %pushi/vec4 1, 0, 32;
    %cvt/rv/s;
    %add/wr;
    %store/real v000000000091e710_0;
    %jmp T_2.7;
T_2.6 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000000000091f250_0, 0, 1;
    %vpi_call 2 133 "$display", "[two_way]:ram was updated without changing cache" {0 0 0};
    %load/real v000000000091edf0_0;
    %pushi/vec4 1, 0, 32;
    %cvt/rv/s;
    %add/wr;
    %store/real v000000000091edf0_0;
T_2.7 ;
T_2.5 ;
    %jmp T_2.3;
T_2.2 ;
    %load/vec4 v000000000091efd0_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_2.8, 4;
    %load/vec4 v000000000091f070_0;
    %pad/u 7;
    %ix/vec4 4;
    %load/vec4a v000000000091f2f0, 4;
    %pad/u 32;
    %pushi/vec4 1, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v000000000091f070_0;
    %pad/u 7;
    %ix/vec4 4;
    %load/vec4a v000000000091eb70, 4;
    %load/vec4 v000000000091e670_0;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
    %load/vec4 v000000000091f070_0;
    %pad/u 7;
    %ix/vec4 4;
    %load/vec4a v000000000091f390, 4;
    %pad/u 32;
    %pushi/vec4 1, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v000000000091f070_0;
    %pad/u 7;
    %ix/vec4 4;
    %load/vec4a v000000000091f110, 4;
    %load/vec4 v000000000091e670_0;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.10, 8;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000000000091f250_0, 0, 1;
    %load/real v000000000091edf0_0;
    %pushi/vec4 1, 0, 32;
    %cvt/rv/s;
    %add/wr;
    %store/real v000000000091edf0_0;
    %load/vec4 v000000000091f070_0;
    %pad/u 7;
    %ix/vec4 4;
    %load/vec4a v000000000091ecb0, 4;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_2.12, 4;
    %load/vec4 v000000000091e670_0;
    %load/vec4 v000000000091f070_0;
    %pad/u 7;
    %ix/vec4 4;
    %store/vec4a v000000000091f110, 4, 0;
    %ix/getv 4, v000000000091e990_0;
    %load/vec4a v000000000091ea30, 4;
    %load/vec4 v000000000091f070_0;
    %pad/u 7;
    %ix/vec4 4;
    %store/vec4a v000000000088c930, 4, 0;
    %load/vec4 v000000000091f070_0;
    %pad/u 7;
    %ix/vec4 4;
    %load/vec4a v000000000088c930, 4;
    %store/vec4 v000000000091e5d0_0, 0, 32;
    %pushi/vec4 1, 0, 1;
    %load/vec4 v000000000091f070_0;
    %pad/u 7;
    %ix/vec4 4;
    %store/vec4a v000000000091ecb0, 4, 0;
    %vpi_call 2 151 "$display", "[two_way]:miss, cache way1 is victom" {0 0 0};
    %jmp T_2.13;
T_2.12 ;
    %load/vec4 v000000000091f070_0;
    %pad/u 7;
    %ix/vec4 4;
    %load/vec4a v000000000091ecb0, 4;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_2.14, 4;
    %load/vec4 v000000000091e670_0;
    %load/vec4 v000000000091f070_0;
    %pad/u 7;
    %ix/vec4 4;
    %store/vec4a v000000000091eb70, 4, 0;
    %load/vec4 v000000000091f070_0;
    %pad/u 7;
    %ix/vec4 4;
    %load/vec4a v0000000000893ee0, 4;
    %store/vec4 v000000000091e5d0_0, 0, 32;
    %ix/getv 4, v000000000091e990_0;
    %load/vec4a v000000000091ea30, 4;
    %load/vec4 v000000000091f070_0;
    %pad/u 7;
    %ix/vec4 4;
    %store/vec4a v0000000000893ee0, 4, 0;
    %pushi/vec4 0, 0, 1;
    %load/vec4 v000000000091f070_0;
    %pad/u 7;
    %ix/vec4 4;
    %store/vec4a v000000000091ecb0, 4, 0;
    %vpi_call 2 159 "$display", "[two_way]:miss, cache way0 is victom" {0 0 0};
T_2.14 ;
T_2.13 ;
    %jmp T_2.11;
T_2.10 ;
    %load/vec4 v000000000091f070_0;
    %pad/u 7;
    %ix/vec4 4;
    %load/vec4a v000000000091f2f0, 4;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_2.16, 4;
    %pushi/vec4 1, 0, 1;
    %load/vec4 v000000000091f070_0;
    %pad/u 7;
    %ix/vec4 4;
    %store/vec4a v000000000091f2f0, 4, 0;
    %load/vec4 v000000000091e670_0;
    %load/vec4 v000000000091f070_0;
    %pad/u 7;
    %ix/vec4 4;
    %store/vec4a v000000000091eb70, 4, 0;
    %ix/getv 4, v000000000091e990_0;
    %load/vec4a v000000000091ea30, 4;
    %load/vec4 v000000000091f070_0;
    %pad/u 7;
    %ix/vec4 4;
    %store/vec4a v0000000000893ee0, 4, 0;
    %pushi/vec4 0, 0, 1;
    %load/vec4 v000000000091f070_0;
    %pad/u 7;
    %ix/vec4 4;
    %store/vec4a v000000000091ecb0, 4, 0;
    %load/vec4 v000000000091f070_0;
    %pad/u 7;
    %ix/vec4 4;
    %load/vec4a v0000000000893ee0, 4;
    %store/vec4 v000000000091e5d0_0, 0, 32;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000000000091f250_0, 0, 1;
    %load/real v000000000091edf0_0;
    %pushi/vec4 1, 0, 32;
    %cvt/rv/s;
    %add/wr;
    %store/real v000000000091edf0_0;
    %vpi_call 2 171 "$display", "[two_way]:miss, write in cache way0" {0 0 0};
    %jmp T_2.17;
T_2.16 ;
    %load/vec4 v000000000091f070_0;
    %pad/u 7;
    %ix/vec4 4;
    %load/vec4a v000000000091f2f0, 4;
    %pad/u 32;
    %pushi/vec4 1, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v000000000091f070_0;
    %pad/u 7;
    %ix/vec4 4;
    %load/vec4a v000000000091eb70, 4;
    %load/vec4 v000000000091e670_0;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
    %load/vec4 v000000000091f070_0;
    %pad/u 7;
    %ix/vec4 4;
    %load/vec4a v000000000091f390, 4;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.18, 8;
    %pushi/vec4 1, 0, 1;
    %load/vec4 v000000000091f070_0;
    %pad/u 7;
    %ix/vec4 4;
    %store/vec4a v000000000091f390, 4, 0;
    %load/vec4 v000000000091e670_0;
    %load/vec4 v000000000091f070_0;
    %pad/u 7;
    %ix/vec4 4;
    %store/vec4a v000000000091f110, 4, 0;
    %ix/getv 4, v000000000091e990_0;
    %load/vec4a v000000000091ea30, 4;
    %load/vec4 v000000000091f070_0;
    %pad/u 7;
    %ix/vec4 4;
    %store/vec4a v000000000088c930, 4, 0;
    %load/vec4 v000000000091f070_0;
    %pad/u 7;
    %ix/vec4 4;
    %load/vec4a v000000000088c930, 4;
    %store/vec4 v000000000091e5d0_0, 0, 32;
    %pushi/vec4 1, 0, 1;
    %load/vec4 v000000000091f070_0;
    %pad/u 7;
    %ix/vec4 4;
    %store/vec4a v000000000091ecb0, 4, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000000000091f250_0, 0, 1;
    %load/real v000000000091edf0_0;
    %pushi/vec4 1, 0, 32;
    %cvt/rv/s;
    %add/wr;
    %store/real v000000000091edf0_0;
    %vpi_call 2 182 "$display", "[two_way]:miss, write in cache way1" {0 0 0};
    %jmp T_2.19;
T_2.18 ;
    %load/vec4 v000000000091f070_0;
    %pad/u 7;
    %ix/vec4 4;
    %load/vec4a v000000000091f2f0, 4;
    %pad/u 32;
    %pushi/vec4 1, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v000000000091f070_0;
    %pad/u 7;
    %ix/vec4 4;
    %load/vec4a v000000000091eb70, 4;
    %load/vec4 v000000000091e670_0;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.20, 8;
    %pushi/vec4 0, 0, 1;
    %load/vec4 v000000000091f070_0;
    %pad/u 7;
    %ix/vec4 4;
    %store/vec4a v000000000091ecb0, 4, 0;
    %load/vec4 v000000000091f070_0;
    %pad/u 7;
    %ix/vec4 4;
    %load/vec4a v0000000000893ee0, 4;
    %store/vec4 v000000000091e5d0_0, 0, 32;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000000000091f250_0, 0, 1;
    %load/real v000000000091e710_0;
    %pushi/vec4 1, 0, 32;
    %cvt/rv/s;
    %add/wr;
    %store/real v000000000091e710_0;
    %vpi_call 2 190 "$display", "[two_way]:hit in cache way0" {0 0 0};
    %jmp T_2.21;
T_2.20 ;
    %load/vec4 v000000000091f070_0;
    %pad/u 7;
    %ix/vec4 4;
    %load/vec4a v000000000091f390, 4;
    %pad/u 32;
    %pushi/vec4 1, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v000000000091f070_0;
    %pad/u 7;
    %ix/vec4 4;
    %load/vec4a v000000000091f110, 4;
    %load/vec4 v000000000091e670_0;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.22, 8;
    %pushi/vec4 1, 0, 1;
    %load/vec4 v000000000091f070_0;
    %pad/u 7;
    %ix/vec4 4;
    %store/vec4a v000000000091ecb0, 4, 0;
    %load/vec4 v000000000091f070_0;
    %pad/u 7;
    %ix/vec4 4;
    %load/vec4a v000000000088c930, 4;
    %store/vec4 v000000000091e5d0_0, 0, 32;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000000000091f250_0, 0, 1;
    %load/real v000000000091e710_0;
    %pushi/vec4 1, 0, 32;
    %cvt/rv/s;
    %add/wr;
    %store/real v000000000091e710_0;
    %vpi_call 2 198 "$display", "[two_way]:hit in cache way1" {0 0 0};
T_2.22 ;
T_2.21 ;
T_2.19 ;
T_2.17 ;
T_2.11 ;
T_2.8 ;
T_2.3 ;
    %load/vec4 v000000000091e990_0;
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %pad/u 7;
    %store/vec4 v000000000091e670_0, 0, 7;
    %load/vec4 v0000000000893e40_0;
    %pushi/vec4 64, 0, 32;
    %mod;
    %pad/u 5;
    %store/vec4 v000000000091f070_0, 0, 5;
    %load/vec4 v000000000091efd0_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_2.24, 4;
    %load/vec4 v0000000000176c90_0;
    %ix/getv 4, v000000000091e990_0;
    %store/vec4a v000000000091ea30, 4, 0;
    %load/vec4 v000000000091f070_0;
    %pad/u 8;
    %ix/vec4 4;
    %load/vec4a v000000000091e7b0, 4;
    %pad/u 32;
    %pushi/vec4 1, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v000000000091f070_0;
    %pad/u 8;
    %ix/vec4 4;
    %load/vec4a v000000000091ead0, 4;
    %pad/u 7;
    %load/vec4 v000000000091e670_0;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.26, 8;
    %load/vec4 v0000000000176c90_0;
    %load/vec4 v000000000091f070_0;
    %pad/u 8;
    %ix/vec4 4;
    %store/vec4a v000000000091e850, 4, 0;
    %vpi_call 2 222 "$display", "[direct]:cache updated" {0 0 0};
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000000000091ed50_0, 0, 1;
    %load/real v0000000000176d30_0;
    %pushi/vec4 1, 0, 32;
    %cvt/rv/s;
    %add/wr;
    %store/real v0000000000176d30_0;
    %jmp T_2.27;
T_2.26 ;
    %vpi_call 2 228 "$display", "[direct]:ram updated without using cache" {0 0 0};
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000000000091ed50_0, 0, 1;
    %load/real v0000000000894960_0;
    %pushi/vec4 1, 0, 32;
    %cvt/rv/s;
    %add/wr;
    %store/real v0000000000894960_0;
T_2.27 ;
    %load/vec4 v0000000000176c90_0;
    %store/vec4 v000000000091e5d0_0, 0, 32;
    %jmp T_2.25;
T_2.24 ;
    %load/vec4 v000000000091efd0_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_2.28, 4;
    %load/vec4 v000000000091f070_0;
    %pad/u 8;
    %ix/vec4 4;
    %load/vec4a v000000000091e7b0, 4;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %flag_mov 8, 4;
    %load/vec4 v000000000091f070_0;
    %pad/u 8;
    %ix/vec4 4;
    %load/vec4a v000000000091ead0, 4;
    %pad/u 7;
    %load/vec4 v000000000091e670_0;
    %cmp/ne;
    %flag_or 4, 8;
    %jmp/0xz  T_2.30, 4;
    %load/vec4 v000000000091e670_0;
    %pad/u 6;
    %load/vec4 v000000000091f070_0;
    %pad/u 8;
    %ix/vec4 4;
    %store/vec4a v000000000091ead0, 4, 0;
    %ix/getv 4, v000000000091e990_0;
    %load/vec4a v000000000091ea30, 4;
    %load/vec4 v000000000091f070_0;
    %pad/u 8;
    %ix/vec4 4;
    %store/vec4a v000000000091e850, 4, 0;
    %load/vec4 v000000000091f070_0;
    %pad/u 8;
    %ix/vec4 4;
    %load/vec4a v000000000091e850, 4;
    %store/vec4 v000000000091e5d0_0, 0, 32;
    %vpi_call 2 241 "$display", "[direct]:miss, either victom or initialization" {0 0 0};
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000000000091ed50_0, 0, 1;
    %load/real v0000000000894960_0;
    %pushi/vec4 1, 0, 32;
    %cvt/rv/s;
    %add/wr;
    %store/real v0000000000894960_0;
    %jmp T_2.31;
T_2.30 ;
    %load/vec4 v000000000091f070_0;
    %pad/u 8;
    %ix/vec4 4;
    %load/vec4a v000000000091e850, 4;
    %store/vec4 v000000000091e5d0_0, 0, 32;
    %vpi_call 2 248 "$display", "[direct]:hit, data found in tag" {0 0 0};
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000000000091ed50_0, 0, 1;
    %load/real v0000000000176d30_0;
    %pushi/vec4 1, 0, 32;
    %cvt/rv/s;
    %add/wr;
    %store/real v0000000000176d30_0;
T_2.31 ;
T_2.28 ;
T_2.25 ;
T_2.0 ;
    %load/vec4 v000000000091e530_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.32, 8;
    %vpi_call 2 264 "$display", "total mem requests = %d", v000000000091f1b0_0 {0 0 0};
    %load/real v000000000091e710_0;
    %load/vec4 v000000000091f1b0_0;
    %cvt/rv/s;
    %div/wr;
    %vpi_call 2 265 "$display", "[two way hit rate = %f],[hits = %d],[misses = %d]", W<0,r>, v000000000091e710_0, v000000000091edf0_0 {0 1 0};
    %load/real v0000000000176d30_0;
    %load/vec4 v000000000091f1b0_0;
    %cvt/rv/s;
    %div/wr;
    %vpi_call 2 266 "$display", "[direct map hit rate = %f],[hits = %d],[misses = %d]", W<0,r>, v0000000000176d30_0, v0000000000894960_0 {0 1 0};
    %load/real v000000000091e710_0;
    %load/real v0000000000176d30_0;
    %div/wr;
    %vpi_call 2 267 "$display", "improvement rate = %f", W<0,r> {0 1 0};
T_2.32 ;
    %jmp T_2;
    .thread T_2;
# The file index is used to find the file name in the following table.
:file_names 3;
    "N/A";
    "<interactive>";
    "cache.v";
