#include "mif_reg.h"

#define DBUS_BAAW_COUNT 1
#define PBUS_BAAW_COUNT 9
#define BAAW_BIT_SHIFT 12

const u32 dbus_baaw_offset[DBUS_BAAW_COUNT][4] = {
	{BAAW0_D_WLBT_START, BAAW0_D_WLBT_END, BAAW0_D_WLBT_REMAP, BAAW0_D_WLBT_INIT_DONE},
};

const u32 dbus_baaw_value[DBUS_BAAW_COUNT][4] = {
	{WLBT_DBUS_BAAW_0_START, WLBT_DBUS_BAAW_0_END, 0 /* platform->mem_start */, WLBT_BAAW_ACCESS_CTRL},
};

const u32 pbus_baaw_offset[PBUS_BAAW_COUNT][4] = {
	{BAAW_C_WLBT_START_0, BAAW_C_WLBT_END_0, BAAW_C_WLBT_REMAP_0, BAAW_C_WLBT_INIT_DONE_0},
	{BAAW_C_WLBT_START_1, BAAW_C_WLBT_END_1, BAAW_C_WLBT_REMAP_1, BAAW_C_WLBT_INIT_DONE_1},
	{BAAW_C_WLBT_START_2, BAAW_C_WLBT_END_2, BAAW_C_WLBT_REMAP_2, BAAW_C_WLBT_INIT_DONE_2},
	{BAAW_C_WLBT_START_3, BAAW_C_WLBT_END_3, BAAW_C_WLBT_REMAP_3, BAAW_C_WLBT_INIT_DONE_3},
	{BAAW_C_WLBT_START_4, BAAW_C_WLBT_END_4, BAAW_C_WLBT_REMAP_4, BAAW_C_WLBT_INIT_DONE_4},
	{BAAW_C_WLBT_START_5, BAAW_C_WLBT_END_5, BAAW_C_WLBT_REMAP_5, BAAW_C_WLBT_INIT_DONE_5},
	{BAAW_C_WLBT_START_6, BAAW_C_WLBT_END_6, BAAW_C_WLBT_REMAP_6, BAAW_C_WLBT_INIT_DONE_6},
	{BAAW_C_WLBT_START_7, BAAW_C_WLBT_END_7, BAAW_C_WLBT_REMAP_7, BAAW_C_WLBT_INIT_DONE_7},
	{BAAW_C_WLBT_START_8, BAAW_C_WLBT_END_8, BAAW_C_WLBT_REMAP_8, BAAW_C_WLBT_INIT_DONE_8},
};

const u32 pbus_baaw_value[PBUS_BAAW_COUNT][4] = {
	{WLBT_CBUS_BAAW_0_START, WLBT_CBUS_BAAW_0_END, WLBT_MAILBOX_GNSS_WLBT, WLBT_BAAW_ACCESS_CTRL},
	{WLBT_CBUS_BAAW_1_START, WLBT_CBUS_BAAW_1_END, WLBT_MAILBOX_WLBT_ABOX, WLBT_BAAW_ACCESS_CTRL},
	{WLBT_CBUS_BAAW_2_START, WLBT_CBUS_BAAW_2_END, WLBT_MAILBOX_AP_WLBT_WL, WLBT_BAAW_ACCESS_CTRL},
	{WLBT_CBUS_BAAW_3_START, WLBT_CBUS_BAAW_3_END, WLBT_GPIO_CMGP, WLBT_BAAW_ACCESS_CTRL},
	{WLBT_CBUS_BAAW_4_START, WLBT_CBUS_BAAW_4_END, WLBT_SYSREG_CMGP2WLBT, WLBT_BAAW_ACCESS_CTRL},
	{WLBT_CBUS_BAAW_5_START, WLBT_CBUS_BAAW_5_END, WLBT_USI_CMGP0, WLBT_BAAW_ACCESS_CTRL},
	{WLBT_CBUS_BAAW_6_START, WLBT_CBUS_BAAW_6_END, WLBT_SYSREG_COMBINE_CHUB2WLBT, WLBT_BAAW_ACCESS_CTRL},
	{WLBT_CBUS_BAAW_7_START, WLBT_CBUS_BAAW_7_END, WLBT_USI_CHUB0, WLBT_BAAW_ACCESS_CTRL},
	{WLBT_CBUS_BAAW_8_START, WLBT_CBUS_BAAW_8_END, WLBT_CHUB_SRAM, WLBT_BAAW_ACCESS_CTRL},
};
