instruction memory:
	instrMem[ 0 ] = 0x00810006 ( lw 0 1 6 )
	instrMem[ 1 ] = 0x00090002 ( add 1 1 2 )
	instrMem[ 2 ] = 0x00110003 ( add 2 1 3 )
	instrMem[ 3 ] = 0x005A0004 ( nor 3 2 4 )
	instrMem[ 4 ] = 0x00850008 ( lw 0 5 8 )
	instrMem[ 5 ] = 0x01800000 ( halt )
	instrMem[ 6 ] = 0x0000001E ( add 0 0 30 )
	instrMem[ 7 ] = 0x00000000 ( add 0 0 0 )
	instrMem[ 8 ] = 0x00000000 ( add 0 0 0 )
	instrMem[ 9 ] = 0x00000000 ( add 0 0 0 )
	instrMem[ 10 ] = 0x00000000 ( add 0 0 0 )
	instrMem[ 11 ] = 0x00000000 ( add 0 0 0 )
	instrMem[ 12 ] = 0x00000000 ( add 0 0 0 )
	instrMem[ 13 ] = 0x00000000 ( add 0 0 0 )
	instrMem[ 14 ] = 0x00000000 ( add 0 0 0 )
	instrMem[ 15 ] = 0x00000000 ( add 0 0 0 )
	instrMem[ 16 ] = 0x00000000 ( add 0 0 0 )

@@@
state before cycle 0 starts:
	pc = 0
	data memory:
		dataMem[ 0 ] = 0x00810006
		dataMem[ 1 ] = 0x00090002
		dataMem[ 2 ] = 0x00110003
		dataMem[ 3 ] = 0x005A0004
		dataMem[ 4 ] = 0x00850008
		dataMem[ 5 ] = 0x01800000
		dataMem[ 6 ] = 0x0000001E
		dataMem[ 7 ] = 0x00000000
		dataMem[ 8 ] = 0x00000000
		dataMem[ 9 ] = 0x00000000
		dataMem[ 10 ] = 0x00000000
		dataMem[ 11 ] = 0x00000000
		dataMem[ 12 ] = 0x00000000
		dataMem[ 13 ] = 0x00000000
		dataMem[ 14 ] = 0x00000000
		dataMem[ 15 ] = 0x00000000
		dataMem[ 16 ] = 0x00000000
	registers:
		reg[ 0 ] = 0
		reg[ 1 ] = 0
		reg[ 2 ] = 0
		reg[ 3 ] = 0
		reg[ 4 ] = 0
		reg[ 5 ] = 0
		reg[ 6 ] = 0
		reg[ 7 ] = 0
	IF/ID pipeline register:
		instruction = 0x01C00000 ( noop )
		pcPlus1 = 0 (Don't Care)
	ID/EX pipeline register:
		instruction = 0x01C00000 ( noop )
		pcPlus1 = 0 (Don't Care)
		valA = 0 (Don't Care)
		valB = 0 (Don't Care)
		offset = 0 (Don't Care)
	EX/MEM pipeline register:
		instruction = 0x01C00000 ( noop )
		branchTarget 0 (Don't Care)
		eq ? False (Don't Care)
		aluResult = 0 (Don't Care)
		valB = 0 (Don't Care)
	MEM/WB pipeline register:
		instruction = 0x01C00000 ( noop )
		writeData = 0 (Don't Care)
	WB/END pipeline register:
		instruction = 0x01C00000 ( noop )
		writeData = 0 (Don't Care)
end state

@@@
state before cycle 1 starts:
	pc = 1
	data memory:
		dataMem[ 0 ] = 0x00810006
		dataMem[ 1 ] = 0x00090002
		dataMem[ 2 ] = 0x00110003
		dataMem[ 3 ] = 0x005A0004
		dataMem[ 4 ] = 0x00850008
		dataMem[ 5 ] = 0x01800000
		dataMem[ 6 ] = 0x0000001E
		dataMem[ 7 ] = 0x00000000
		dataMem[ 8 ] = 0x00000000
		dataMem[ 9 ] = 0x00000000
		dataMem[ 10 ] = 0x00000000
		dataMem[ 11 ] = 0x00000000
		dataMem[ 12 ] = 0x00000000
		dataMem[ 13 ] = 0x00000000
		dataMem[ 14 ] = 0x00000000
		dataMem[ 15 ] = 0x00000000
		dataMem[ 16 ] = 0x00000000
	registers:
		reg[ 0 ] = 0
		reg[ 1 ] = 0
		reg[ 2 ] = 0
		reg[ 3 ] = 0
		reg[ 4 ] = 0
		reg[ 5 ] = 0
		reg[ 6 ] = 0
		reg[ 7 ] = 0
	IF/ID pipeline register:
		instruction = 0x00810006 ( lw 0 1 6 )
		pcPlus1 = 1
	ID/EX pipeline register:
		instruction = 0x01C00000 ( noop )
		pcPlus1 = 0 (Don't Care)
		valA = 0 (Don't Care)
		valB = 0 (Don't Care)
		offset = 0 (Don't Care)
	EX/MEM pipeline register:
		instruction = 0x01C00000 ( noop )
		branchTarget 0 (Don't Care)
		eq ? True (Don't Care)
		aluResult = 0 (Don't Care)
		valB = 0 (Don't Care)
	MEM/WB pipeline register:
		instruction = 0x01C00000 ( noop )
		writeData = 0 (Don't Care)
	WB/END pipeline register:
		instruction = 0x01C00000 ( noop )
		writeData = 0 (Don't Care)
end state

@@@
state before cycle 2 starts:
	pc = 2
	data memory:
		dataMem[ 0 ] = 0x00810006
		dataMem[ 1 ] = 0x00090002
		dataMem[ 2 ] = 0x00110003
		dataMem[ 3 ] = 0x005A0004
		dataMem[ 4 ] = 0x00850008
		dataMem[ 5 ] = 0x01800000
		dataMem[ 6 ] = 0x0000001E
		dataMem[ 7 ] = 0x00000000
		dataMem[ 8 ] = 0x00000000
		dataMem[ 9 ] = 0x00000000
		dataMem[ 10 ] = 0x00000000
		dataMem[ 11 ] = 0x00000000
		dataMem[ 12 ] = 0x00000000
		dataMem[ 13 ] = 0x00000000
		dataMem[ 14 ] = 0x00000000
		dataMem[ 15 ] = 0x00000000
		dataMem[ 16 ] = 0x00000000
	registers:
		reg[ 0 ] = 0
		reg[ 1 ] = 0
		reg[ 2 ] = 0
		reg[ 3 ] = 0
		reg[ 4 ] = 0
		reg[ 5 ] = 0
		reg[ 6 ] = 0
		reg[ 7 ] = 0
	IF/ID pipeline register:
		instruction = 0x00090002 ( add 1 1 2 )
		pcPlus1 = 2
	ID/EX pipeline register:
		instruction = 0x00810006 ( lw 0 1 6 )
		pcPlus1 = 1
		valA = 0
		valB = 0 (Don't Care)
		offset = 6
	EX/MEM pipeline register:
		instruction = 0x01C00000 ( noop )
		branchTarget 0 (Don't Care)
		eq ? True (Don't Care)
		aluResult = 0 (Don't Care)
		valB = 0 (Don't Care)
	MEM/WB pipeline register:
		instruction = 0x01C00000 ( noop )
		writeData = 0 (Don't Care)
	WB/END pipeline register:
		instruction = 0x01C00000 ( noop )
		writeData = 0 (Don't Care)
end state

@@@
state before cycle 3 starts:
	pc = 2
	data memory:
		dataMem[ 0 ] = 0x00810006
		dataMem[ 1 ] = 0x00090002
		dataMem[ 2 ] = 0x00110003
		dataMem[ 3 ] = 0x005A0004
		dataMem[ 4 ] = 0x00850008
		dataMem[ 5 ] = 0x01800000
		dataMem[ 6 ] = 0x0000001E
		dataMem[ 7 ] = 0x00000000
		dataMem[ 8 ] = 0x00000000
		dataMem[ 9 ] = 0x00000000
		dataMem[ 10 ] = 0x00000000
		dataMem[ 11 ] = 0x00000000
		dataMem[ 12 ] = 0x00000000
		dataMem[ 13 ] = 0x00000000
		dataMem[ 14 ] = 0x00000000
		dataMem[ 15 ] = 0x00000000
		dataMem[ 16 ] = 0x00000000
	registers:
		reg[ 0 ] = 0
		reg[ 1 ] = 0
		reg[ 2 ] = 0
		reg[ 3 ] = 0
		reg[ 4 ] = 0
		reg[ 5 ] = 0
		reg[ 6 ] = 0
		reg[ 7 ] = 0
	IF/ID pipeline register:
		instruction = 0x00090002 ( add 1 1 2 )
		pcPlus1 = 2
	ID/EX pipeline register:
		instruction = 0x01C00000 ( noop )
		pcPlus1 = 2 (Don't Care)
		valA = 0 (Don't Care)
		valB = 0 (Don't Care)
		offset = 2 (Don't Care)
	EX/MEM pipeline register:
		instruction = 0x00810006 ( lw 0 1 6 )
		branchTarget 7 (Don't Care)
		eq ? True (Don't Care)
		aluResult = 6
		valB = 0 (Don't Care)
	MEM/WB pipeline register:
		instruction = 0x01C00000 ( noop )
		writeData = 0 (Don't Care)
	WB/END pipeline register:
		instruction = 0x01C00000 ( noop )
		writeData = 0 (Don't Care)
end state

@@@
state before cycle 4 starts:
	pc = 3
	data memory:
		dataMem[ 0 ] = 0x00810006
		dataMem[ 1 ] = 0x00090002
		dataMem[ 2 ] = 0x00110003
		dataMem[ 3 ] = 0x005A0004
		dataMem[ 4 ] = 0x00850008
		dataMem[ 5 ] = 0x01800000
		dataMem[ 6 ] = 0x0000001E
		dataMem[ 7 ] = 0x00000000
		dataMem[ 8 ] = 0x00000000
		dataMem[ 9 ] = 0x00000000
		dataMem[ 10 ] = 0x00000000
		dataMem[ 11 ] = 0x00000000
		dataMem[ 12 ] = 0x00000000
		dataMem[ 13 ] = 0x00000000
		dataMem[ 14 ] = 0x00000000
		dataMem[ 15 ] = 0x00000000
		dataMem[ 16 ] = 0x00000000
	registers:
		reg[ 0 ] = 0
		reg[ 1 ] = 0
		reg[ 2 ] = 0
		reg[ 3 ] = 0
		reg[ 4 ] = 0
		reg[ 5 ] = 0
		reg[ 6 ] = 0
		reg[ 7 ] = 0
	IF/ID pipeline register:
		instruction = 0x00110003 ( add 2 1 3 )
		pcPlus1 = 3
	ID/EX pipeline register:
		instruction = 0x00090002 ( add 1 1 2 )
		pcPlus1 = 2
		valA = 0
		valB = 0
		offset = 2 (Don't Care)
	EX/MEM pipeline register:
		instruction = 0x01C00000 ( noop )
		branchTarget 4 (Don't Care)
		eq ? True (Don't Care)
		aluResult = 0 (Don't Care)
		valB = 0 (Don't Care)
	MEM/WB pipeline register:
		instruction = 0x00810006 ( lw 0 1 6 )
		writeData = 30
	WB/END pipeline register:
		instruction = 0x01C00000 ( noop )
		writeData = 0 (Don't Care)
end state

@@@
state before cycle 5 starts:
	pc = 4
	data memory:
		dataMem[ 0 ] = 0x00810006
		dataMem[ 1 ] = 0x00090002
		dataMem[ 2 ] = 0x00110003
		dataMem[ 3 ] = 0x005A0004
		dataMem[ 4 ] = 0x00850008
		dataMem[ 5 ] = 0x01800000
		dataMem[ 6 ] = 0x0000001E
		dataMem[ 7 ] = 0x00000000
		dataMem[ 8 ] = 0x00000000
		dataMem[ 9 ] = 0x00000000
		dataMem[ 10 ] = 0x00000000
		dataMem[ 11 ] = 0x00000000
		dataMem[ 12 ] = 0x00000000
		dataMem[ 13 ] = 0x00000000
		dataMem[ 14 ] = 0x00000000
		dataMem[ 15 ] = 0x00000000
		dataMem[ 16 ] = 0x00000000
	registers:
		reg[ 0 ] = 0
		reg[ 1 ] = 30
		reg[ 2 ] = 0
		reg[ 3 ] = 0
		reg[ 4 ] = 0
		reg[ 5 ] = 0
		reg[ 6 ] = 0
		reg[ 7 ] = 0
	IF/ID pipeline register:
		instruction = 0x005A0004 ( nor 3 2 4 )
		pcPlus1 = 4
	ID/EX pipeline register:
		instruction = 0x00110003 ( add 2 1 3 )
		pcPlus1 = 3
		valA = 0
		valB = 0
		offset = 3 (Don't Care)
	EX/MEM pipeline register:
		instruction = 0x00090002 ( add 1 1 2 )
		branchTarget 4 (Don't Care)
		eq ? True (Don't Care)
		aluResult = 60
		valB = 30 (Don't Care)
	MEM/WB pipeline register:
		instruction = 0x01C00000 ( noop )
		writeData = 0 (Don't Care)
	WB/END pipeline register:
		instruction = 0x00810006 ( lw 0 1 6 )
		writeData = 30
end state

@@@
state before cycle 6 starts:
	pc = 5
	data memory:
		dataMem[ 0 ] = 0x00810006
		dataMem[ 1 ] = 0x00090002
		dataMem[ 2 ] = 0x00110003
		dataMem[ 3 ] = 0x005A0004
		dataMem[ 4 ] = 0x00850008
		dataMem[ 5 ] = 0x01800000
		dataMem[ 6 ] = 0x0000001E
		dataMem[ 7 ] = 0x00000000
		dataMem[ 8 ] = 0x00000000
		dataMem[ 9 ] = 0x00000000
		dataMem[ 10 ] = 0x00000000
		dataMem[ 11 ] = 0x00000000
		dataMem[ 12 ] = 0x00000000
		dataMem[ 13 ] = 0x00000000
		dataMem[ 14 ] = 0x00000000
		dataMem[ 15 ] = 0x00000000
		dataMem[ 16 ] = 0x00000000
	registers:
		reg[ 0 ] = 0
		reg[ 1 ] = 30
		reg[ 2 ] = 0
		reg[ 3 ] = 0
		reg[ 4 ] = 0
		reg[ 5 ] = 0
		reg[ 6 ] = 0
		reg[ 7 ] = 0
	IF/ID pipeline register:
		instruction = 0x00850008 ( lw 0 5 8 )
		pcPlus1 = 5
	ID/EX pipeline register:
		instruction = 0x005A0004 ( nor 3 2 4 )
		pcPlus1 = 4
		valA = 0
		valB = 0
		offset = 4 (Don't Care)
	EX/MEM pipeline register:
		instruction = 0x00110003 ( add 2 1 3 )
		branchTarget 6 (Don't Care)
		eq ? False (Don't Care)
		aluResult = 90
		valB = 30 (Don't Care)
	MEM/WB pipeline register:
		instruction = 0x00090002 ( add 1 1 2 )
		writeData = 60
	WB/END pipeline register:
		instruction = 0x01C00000 ( noop )
		writeData = 0 (Don't Care)
end state

@@@
state before cycle 7 starts:
	pc = 6
	data memory:
		dataMem[ 0 ] = 0x00810006
		dataMem[ 1 ] = 0x00090002
		dataMem[ 2 ] = 0x00110003
		dataMem[ 3 ] = 0x005A0004
		dataMem[ 4 ] = 0x00850008
		dataMem[ 5 ] = 0x01800000
		dataMem[ 6 ] = 0x0000001E
		dataMem[ 7 ] = 0x00000000
		dataMem[ 8 ] = 0x00000000
		dataMem[ 9 ] = 0x00000000
		dataMem[ 10 ] = 0x00000000
		dataMem[ 11 ] = 0x00000000
		dataMem[ 12 ] = 0x00000000
		dataMem[ 13 ] = 0x00000000
		dataMem[ 14 ] = 0x00000000
		dataMem[ 15 ] = 0x00000000
		dataMem[ 16 ] = 0x00000000
	registers:
		reg[ 0 ] = 0
		reg[ 1 ] = 30
		reg[ 2 ] = 60
		reg[ 3 ] = 0
		reg[ 4 ] = 0
		reg[ 5 ] = 0
		reg[ 6 ] = 0
		reg[ 7 ] = 0
	IF/ID pipeline register:
		instruction = 0x01800000 ( halt )
		pcPlus1 = 6
	ID/EX pipeline register:
		instruction = 0x00850008 ( lw 0 5 8 )
		pcPlus1 = 5
		valA = 0
		valB = 0 (Don't Care)
		offset = 8
	EX/MEM pipeline register:
		instruction = 0x005A0004 ( nor 3 2 4 )
		branchTarget 8 (Don't Care)
		eq ? False (Don't Care)
		aluResult = -127
		valB = 60 (Don't Care)
	MEM/WB pipeline register:
		instruction = 0x00110003 ( add 2 1 3 )
		writeData = 90
	WB/END pipeline register:
		instruction = 0x00090002 ( add 1 1 2 )
		writeData = 60
end state

@@@
state before cycle 8 starts:
	pc = 7
	data memory:
		dataMem[ 0 ] = 0x00810006
		dataMem[ 1 ] = 0x00090002
		dataMem[ 2 ] = 0x00110003
		dataMem[ 3 ] = 0x005A0004
		dataMem[ 4 ] = 0x00850008
		dataMem[ 5 ] = 0x01800000
		dataMem[ 6 ] = 0x0000001E
		dataMem[ 7 ] = 0x00000000
		dataMem[ 8 ] = 0x00000000
		dataMem[ 9 ] = 0x00000000
		dataMem[ 10 ] = 0x00000000
		dataMem[ 11 ] = 0x00000000
		dataMem[ 12 ] = 0x00000000
		dataMem[ 13 ] = 0x00000000
		dataMem[ 14 ] = 0x00000000
		dataMem[ 15 ] = 0x00000000
		dataMem[ 16 ] = 0x00000000
	registers:
		reg[ 0 ] = 0
		reg[ 1 ] = 30
		reg[ 2 ] = 60
		reg[ 3 ] = 90
		reg[ 4 ] = 0
		reg[ 5 ] = 0
		reg[ 6 ] = 0
		reg[ 7 ] = 0
	IF/ID pipeline register:
		instruction = 0x0000001E ( add 0 0 30 )
		pcPlus1 = 7
	ID/EX pipeline register:
		instruction = 0x01800000 ( halt )
		pcPlus1 = 6
		valA = 0 (Don't Care)
		valB = 0 (Don't Care)
		offset = 0 (Don't Care)
	EX/MEM pipeline register:
		instruction = 0x00850008 ( lw 0 5 8 )
		branchTarget 13 (Don't Care)
		eq ? True (Don't Care)
		aluResult = 8
		valB = 0 (Don't Care)
	MEM/WB pipeline register:
		instruction = 0x005A0004 ( nor 3 2 4 )
		writeData = -127
	WB/END pipeline register:
		instruction = 0x00110003 ( add 2 1 3 )
		writeData = 90
end state

@@@
state before cycle 9 starts:
	pc = 8
	data memory:
		dataMem[ 0 ] = 0x00810006
		dataMem[ 1 ] = 0x00090002
		dataMem[ 2 ] = 0x00110003
		dataMem[ 3 ] = 0x005A0004
		dataMem[ 4 ] = 0x00850008
		dataMem[ 5 ] = 0x01800000
		dataMem[ 6 ] = 0x0000001E
		dataMem[ 7 ] = 0x00000000
		dataMem[ 8 ] = 0x00000000
		dataMem[ 9 ] = 0x00000000
		dataMem[ 10 ] = 0x00000000
		dataMem[ 11 ] = 0x00000000
		dataMem[ 12 ] = 0x00000000
		dataMem[ 13 ] = 0x00000000
		dataMem[ 14 ] = 0x00000000
		dataMem[ 15 ] = 0x00000000
		dataMem[ 16 ] = 0x00000000
	registers:
		reg[ 0 ] = 0
		reg[ 1 ] = 30
		reg[ 2 ] = 60
		reg[ 3 ] = 90
		reg[ 4 ] = -127
		reg[ 5 ] = 0
		reg[ 6 ] = 0
		reg[ 7 ] = 0
	IF/ID pipeline register:
		instruction = 0x00000000 ( add 0 0 0 )
		pcPlus1 = 8
	ID/EX pipeline register:
		instruction = 0x0000001E ( add 0 0 30 )
		pcPlus1 = 7
		valA = 0
		valB = 0
		offset = 30 (Don't Care)
	EX/MEM pipeline register:
		instruction = 0x01800000 ( halt )
		branchTarget 6 (Don't Care)
		eq ? True (Don't Care)
		aluResult = 0 (Don't Care)
		valB = 0 (Don't Care)
	MEM/WB pipeline register:
		instruction = 0x00850008 ( lw 0 5 8 )
		writeData = 0
	WB/END pipeline register:
		instruction = 0x005A0004 ( nor 3 2 4 )
		writeData = -127
end state
Machine halted
Total of 10 cycles executed
Final state of machine:

@@@
state before cycle 10 starts:
	pc = 9
	data memory:
		dataMem[ 0 ] = 0x00810006
		dataMem[ 1 ] = 0x00090002
		dataMem[ 2 ] = 0x00110003
		dataMem[ 3 ] = 0x005A0004
		dataMem[ 4 ] = 0x00850008
		dataMem[ 5 ] = 0x01800000
		dataMem[ 6 ] = 0x0000001E
		dataMem[ 7 ] = 0x00000000
		dataMem[ 8 ] = 0x00000000
		dataMem[ 9 ] = 0x00000000
		dataMem[ 10 ] = 0x00000000
		dataMem[ 11 ] = 0x00000000
		dataMem[ 12 ] = 0x00000000
		dataMem[ 13 ] = 0x00000000
		dataMem[ 14 ] = 0x00000000
		dataMem[ 15 ] = 0x00000000
		dataMem[ 16 ] = 0x00000000
	registers:
		reg[ 0 ] = 0
		reg[ 1 ] = 30
		reg[ 2 ] = 60
		reg[ 3 ] = 90
		reg[ 4 ] = -127
		reg[ 5 ] = 0
		reg[ 6 ] = 0
		reg[ 7 ] = 0
	IF/ID pipeline register:
		instruction = 0x00000000 ( add 0 0 0 )
		pcPlus1 = 9
	ID/EX pipeline register:
		instruction = 0x00000000 ( add 0 0 0 )
		pcPlus1 = 8
		valA = 0
		valB = 0
		offset = 0 (Don't Care)
	EX/MEM pipeline register:
		instruction = 0x0000001E ( add 0 0 30 )
		branchTarget 37 (Don't Care)
		eq ? True (Don't Care)
		aluResult = 0
		valB = 0 (Don't Care)
	MEM/WB pipeline register:
		instruction = 0x01800000 ( halt )
		writeData = 0 (Don't Care)
	WB/END pipeline register:
		instruction = 0x00850008 ( lw 0 5 8 )
		writeData = 0
end state
