
------------------------------------- Proof -------------------------------------

PRE	S0= PC[Out]=addr                                            Premise(F1)
	S1= ICache[addr]={0,rS,0,rD,hint,9}                         Premise(F3)

IF	S2= PC.Out=addr                                             PC-Out(S0)
	S3= PC.Out=>ICache.IEA                                      Premise(F8)
	S4= ICache.IEA=addr                                         Path(S2,S3)
	S5= ICache.Out={0,rS,0,rD,hint,9}                           ICache-Search(S4,S1)
	S6= ICache.Out=>IR_ID.In                                    Premise(F12)
	S7= IR_ID.In={0,rS,0,rD,hint,9}                             Path(S5,S6)
	S8= CtrlPC=0                                                Premise(F25)
	S9= CtrlPCInc=1                                             Premise(F26)
	S10= PC[Out]=addr+4                                         PC-Inc(S0,S8,S9)
	S11= CtrlIR_ID=1                                            Premise(F31)
	S12= [IR_ID]={0,rS,0,rD,hint,9}                             IR_ID-Write(S7,S11)
	S13= GPR[rS]=a                                              Premise(F40)

ID	S14= PC.Out=addr+4                                          PC-Out(S10)
	S15= IR_ID.Out25_21=rS                                      IR-Out(S12)
	S16= IR_ID.Out15_11=rD                                      IR-Out(S12)
	S17= IR_ID.Out15_11=>GPR.WReg                               Premise(F66)
	S18= GPR.WReg=rD                                            Path(S16,S17)
	S19= PC.Out=>GPR.WData                                      Premise(F67)
	S20= GPR.WData=addr+4                                       Path(S14,S19)
	S21= IR_ID.Out25_21=>GPR.RReg1                              Premise(F68)
	S22= GPR.RReg1=rS                                           Path(S15,S21)
	S23= GPR.Rdata1=a                                           GPR-Read(S22,S13)
	S24= GPR.Rdata1=>FU.InID1                                   Premise(F69)
	S25= FU.InID1=a                                             Path(S23,S24)
	S26= FU.OutID1=FU(a)                                        FU-Forward(S25)
	S27= FU.OutID1=>PC.In                                       Premise(F71)
	S28= PC.In=FU(a)                                            Path(S26,S27)
	S29= CtrlPC=1                                               Premise(F81)
	S30= CtrlPCInc=0                                            Premise(F82)
	S31= PC[Out]=FU(a)                                          PC-Write(S28,S29,S30)
	S32= CtrlGPR=1                                              Premise(F90)
	S33= GPR[rD]=addr+4                                         GPR-Write(S18,S20,S32)

EX	S34= CtrlPC=0                                               Premise(F108)
	S35= CtrlPCInc=0                                            Premise(F109)
	S36= PC[Out]=FU(a)                                          PC-Hold(S31,S34,S35)
	S37= CtrlGPR=0                                              Premise(F117)
	S38= GPR[rD]=addr+4                                         GPR-Hold(S33,S37)

MEM	S39= CtrlPC=0                                               Premise(F140)
	S40= CtrlPCInc=0                                            Premise(F141)
	S41= PC[Out]=FU(a)                                          PC-Hold(S36,S39,S40)
	S42= CtrlGPR=0                                              Premise(F149)
	S43= GPR[rD]=addr+4                                         GPR-Hold(S38,S42)

WB	S44= CtrlPC=0                                               Premise(F221)
	S45= CtrlPCInc=0                                            Premise(F222)
	S46= PC[Out]=FU(a)                                          PC-Hold(S41,S44,S45)
	S47= CtrlGPR=0                                              Premise(F230)
	S48= GPR[rD]=addr+4                                         GPR-Hold(S43,S47)

POST	S46= PC[Out]=FU(a)                                          PC-Hold(S41,S44,S45)
	S48= GPR[rD]=addr+4                                         GPR-Hold(S43,S47)

