RTL:

`timescale 1ns / 1ps
//Date : 03/05/2025
//Name : Shankhalika Mallick

// DAY-59 4 BIT SERIAL IN PARALLEL OUT REGISTER

module SIPO(clk,rst,in,out);
    input clk,rst,in;
    output reg [3:0] out;
    always @(posedge clk or posedge rst)
    begin
        if(rst==1)
        out=4'b0;
        else
        begin
            out[3]<=out[2];
            out[2]<=out[1];
            out[1]<=out[0];
            out[0]<=in;                  
        end
    end    
endmodule

------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

TESTBENCH:

`timescale 1ps/1ps
`include "SIPO.v"

module SIPO_TB();
reg clk,rst,in;
wire [3:0]out;
SIPO ob(clk,rst,in,out);
initial 
begin
    clk=1'b0;
    rst=1'b1;
    in=1'b1;
    #10; rst=0;
    #20; in=1'b0;
    #20; in=1'b1;
    #30; in=1'b0;
end
initial 
begin
    $display("clk\trst\tin,\tout");
    $monitor("%b\t%b\t%b\t%b",clk,rst,in,out);
    #120;
    $finish;
    
end
always
begin
    #5; clk=!clk;
end
endmodule

------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

OUTPUT:

[Running] SIPO_TB.v
clk	rst	in	out
0	  1  	1  	0000
1	  1	  1  	0000
0	  0	  1  	0000
1  	0  	1  	0001
0	  0	  1  	0001
1  	0	  1	  0011
0  	0	  0  	0011
1  	0	  0  	0110
0	  0	  0  	0110
1	  0	  0  	1100
0	  0	  1  	1100
1	  0	  1	  1001
0	  0	  1  	1001
1  	0	  1  	0011
0  	0	  1  	0011
1  	0	  1  	0111
0  	0	  0  	0111
1  	0	  0  	1110
0  	0	  0  	1110
1	  0	  0  	1100
0	  0	  0  	1100
1	  0	  0  	1000
0  	0	  0  	1000
1  	0	  0  	0000
SIPO_TB.v:23: $finish called at 120000 (1ps)
0  	0  	0  	0000
[Done] exit with code=0 in 0.252 seconds

