$version Generated by VerilatedVcd $end
$date Thu Sep 30 10:40:28 2021
 $end
$timescale   1ns $end

 $scope module TOP $end
  $var wire  1 # clock $end
  $var wire  4 3 io_a [3:0] $end
  $var wire  4 ; io_b [3:0] $end
  $var wire  4 C io_sum [3:0] $end
  $var wire  1 + reset $end
  $scope module Adder $end
   $var wire  4 3 a_a [3:0] $end
   $var wire  4 ; a_b [3:0] $end
   $var wire  4 K a_sum [3:0] $end
   $var wire  1 # clock $end
   $var wire  4 3 io_a [3:0] $end
   $var wire  4 ; io_b [3:0] $end
   $var wire  4 C io_sum [3:0] $end
   $var wire  1 + reset $end
   $scope module a $end
    $var wire  4 3 a [3:0] $end
    $var wire  4 ; b [3:0] $end
    $var wire  4 K sum [3:0] $end
   $upscope $end
  $upscope $end
 $upscope $end
$enddefinitions $end


#0
0#
1+
b0000 3
b0000 ;
b0000 C
b0000 K
#1
1#
#2
0#
0+
b0100 3
b0011 ;
b0111 C
b0111 K
#3
1#
#4
0#
#5
1#
#6
0#
#7
1#
#8
0#
#9
1#
#10
0#
#11
1#
#12
0#
#13
1#
#14
0#
#15
1#
#16
0#
#17
1#
#18
0#
#19
1#
#20
0#
#21
1#
#22
0#
#23
1#
#24
0#
#25
1#
#26
0#
#27
1#
#28
0#
#29
1#
#30
0#
#31
1#
#32
0#
#33
1#
#34
0#
#35
1#
#36
0#
#37
1#
#38
0#
#39
1#
#40
0#
#41
1#
#42
0#
b0000 3
b0000 ;
b0000 C
b0000 K
#43
1#
