// Seed: 1328093829
module module_0;
  tri1 id_1;
  assign id_1 = 1;
endmodule
module module_1 (
    output tri id_0,
    output tri0 id_1,
    output tri id_2,
    output supply0 id_3,
    output supply1 id_4,
    input tri0 id_5,
    output wire id_6
);
  assign id_2 = id_5;
  module_0();
  uwire id_8;
  id_9(
      .id_0(id_0), .id_1(1 / 1'b0), .id_2(1)
  );
  integer id_10 (
      .id_0(1),
      .id_1(),
      .id_2(1),
      .id_3(id_8 == id_8),
      .id_4(""),
      .id_5(1)
  );
  assign id_6 = id_5 - 1 ? id_5 : id_8;
endmodule
