INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -3, Delay Type: max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
INFO: [Timing 38-35] Done setting XDC timing constraints.
WARNING: [Timing 38-242] The property HD.CLK_SRC of clock port "clk" is not set. In out-of-context mode, this prevents timing estimation for clock delay/skew
Resolution: Set the HD.CLK_SRC property of the out-of-context port to the location of the clock buffer instance in the top-level design
INFO: [Timing 38-78] ReportTimingParams: -max_paths 1 -nworst 1 -delay_type max -sort_by slack.
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.2 (lin64) Build 5239630 Fri Nov 08 22:34:34 MST 2024
| Date         : Tue Dec 16 05:48:23 2025
| Host         : lap-inf133 running 64-bit Ubuntu 24.04.3 LTS
| Command      : report_timing
| Design       : kernel_3mm
| Device       : 7k160t-fbg484
| Speed File   : -3  PRODUCTION 1.12 2017-02-17
| Design State : Synthesized
---------------------------------------------------------------------------------------------------------------------------------------------

Timing Report

Slack (VIOLATED) :        -0.953ns  (required time - arrival time)
  Source:                 buffer106/control/outputValid_reg/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.295ns period=4.590ns})
  Destination:            buffer215/outs_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.295ns period=4.590ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.590ns  (clk rise@4.590ns - clk rise@0.000ns)
  Data Path Delay:        5.290ns  (logic 0.818ns (15.463%)  route 4.472ns (84.537%))
  Logic Levels:           12  (LUT3=1 LUT5=2 LUT6=9)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.483ns = ( 5.073 - 4.590 ) 
    Source Clock Delay      (SCD):    0.508ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=2576, unset)         0.508     0.508    buffer106/control/clk
                         FDRE                                         r  buffer106/control/outputValid_reg/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.226     0.734 f  buffer106/control/outputValid_reg/Q
                         net (fo=33, unplaced)        0.460     1.194    buffer106/control/outputValid_reg_0
                         LUT3 (Prop_lut3_I0_O)        0.119     1.313 f  buffer106/control/transmitValue_i_4__53/O
                         net (fo=2, unplaced)         0.716     2.029    buffer106/control/outputValid_reg_4
                         LUT6 (Prop_lut6_I0_O)        0.043     2.072 f  buffer106/control/transmitValue_i_6__15/O
                         net (fo=10, unplaced)        0.420     2.492    buffer221/control/branchInputs_valid
                         LUT6 (Prop_lut6_I1_O)        0.043     2.535 r  buffer221/control/Empty_i_2__33/O
                         net (fo=5, unplaced)         0.272     2.807    fork96/control/generateBlocks[6].regblock/buffer232_outs_ready
                         LUT5 (Prop_lut5_I3_O)        0.043     2.850 f  fork96/control/generateBlocks[6].regblock/transmitValue_i_24/O
                         net (fo=1, unplaced)         0.377     3.227    fork96/control/generateBlocks[5].regblock/transmitValue_i_19
                         LUT6 (Prop_lut6_I1_O)        0.043     3.270 f  fork96/control/generateBlocks[5].regblock/transmitValue_i_21/O
                         net (fo=1, unplaced)         0.244     3.514    fork95/control/generateBlocks[0].regblock/anyBlockStop
                         LUT6 (Prop_lut6_I2_O)        0.043     3.557 r  fork95/control/generateBlocks[0].regblock/transmitValue_i_19/O
                         net (fo=1, unplaced)         0.244     3.801    fork94/control/generateBlocks[7].regblock/transmitValue_i_14_1
                         LUT6 (Prop_lut6_I3_O)        0.043     3.844 f  fork94/control/generateBlocks[7].regblock/transmitValue_i_17/O
                         net (fo=1, unplaced)         0.377     4.221    fork93/control/generateBlocks[1].regblock/transmitValue_i_5__7
                         LUT6 (Prop_lut6_I2_O)        0.043     4.264 r  fork93/control/generateBlocks[1].regblock/transmitValue_i_14/O
                         net (fo=1, unplaced)         0.244     4.508    buffer216/control/transmitValue_reg_0
                         LUT6 (Prop_lut6_I0_O)        0.043     4.551 f  buffer216/control/transmitValue_i_5__7/O
                         net (fo=2, unplaced)         0.255     4.806    buffer216/control/fork92/control/blockStopArray[2]
                         LUT6 (Prop_lut6_I4_O)        0.043     4.849 r  buffer216/control/transmitValue_i_3__76/O
                         net (fo=17, unplaced)        0.300     5.149    fork91/control/generateBlocks[1].regblock/transmitValue_reg_2
                         LUT5 (Prop_lut5_I2_O)        0.043     5.192 r  fork91/control/generateBlocks[1].regblock/fullReg_i_4__30/O
                         net (fo=9, unplaced)         0.285     5.477    control_merge12/fork_valid/generateBlocks[1].regblock/outputValid_reg_1
                         LUT6 (Prop_lut6_I0_O)        0.043     5.520 r  control_merge12/fork_valid/generateBlocks[1].regblock/outs[5]_i_1__15/O
                         net (fo=6, unplaced)         0.278     5.798    buffer215/E[0]
                         FDRE                                         r  buffer215/outs_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        4.590     4.590 r  
                                                      0.000     4.590 r  clk (IN)
                         net (fo=2576, unset)         0.483     5.073    buffer215/clk
                         FDRE                                         r  buffer215/outs_reg[0]/C
                         clock pessimism              0.000     5.073    
                         clock uncertainty           -0.035     5.037    
                         FDRE (Setup_fdre_C_CE)      -0.192     4.845    buffer215/outs_reg[0]
  -------------------------------------------------------------------
                         required time                          4.845    
                         arrival time                          -5.798    
  -------------------------------------------------------------------
                         slack                                 -0.953    




