{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1733938283552 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1733938283559 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Dec 11 20:31:23 2024 " "Processing started: Wed Dec 11 20:31:23 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1733938283559 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1733938283559 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off CryptoDef -c CryptoDef " "Command: quartus_map --read_settings_files=on --write_settings_files=off CryptoDef -c CryptoDef" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1733938283559 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1733938285289 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "12 12 " "Parallel compilation is enabled and will use 12 of the 12 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1733938285289 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "data_driver.v 2 2 " "Found 2 design units, including 2 entities, in source file data_driver.v" { { "Info" "ISGN_ENTITY_NAME" "1 Data_driver " "Found entity 1: Data_driver" {  } { { "Data_driver.v" "" { Text "//wsl.localhost/Ubuntu/home/nik/extra/ex_ex/Zaschita_Huiny_Podgect/Data_driver.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1733938300437 ""} { "Info" "ISGN_ENTITY_NAME" "2 hex_to_7seg " "Found entity 2: hex_to_7seg" {  } { { "Data_driver.v" "" { Text "//wsl.localhost/Ubuntu/home/nik/extra/ex_ex/Zaschita_Huiny_Podgect/Data_driver.v" 171 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1733938300437 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1733938300437 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "magma.v 1 1 " "Found 1 design units, including 1 entities, in source file magma.v" { { "Info" "ISGN_ENTITY_NAME" "1 magma " "Found entity 1: magma" {  } { { "magma.v" "" { Text "//wsl.localhost/Ubuntu/home/nik/extra/ex_ex/Zaschita_Huiny_Podgect/magma.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1733938300571 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1733938300571 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "Data_driver " "Elaborating entity \"Data_driver\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1733938300867 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 Data_driver.v(70) " "Verilog HDL assignment warning at Data_driver.v(70): truncated value with size 4 to match size of target (3)" {  } { { "Data_driver.v" "" { Text "//wsl.localhost/Ubuntu/home/nik/extra/ex_ex/Zaschita_Huiny_Podgect/Data_driver.v" 70 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1733938300870 "|Data_driver"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 Data_driver.v(72) " "Verilog HDL assignment warning at Data_driver.v(72): truncated value with size 32 to match size of target (3)" {  } { { "Data_driver.v" "" { Text "//wsl.localhost/Ubuntu/home/nik/extra/ex_ex/Zaschita_Huiny_Podgect/Data_driver.v" 72 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1733938300872 "|Data_driver"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 Data_driver.v(74) " "Verilog HDL assignment warning at Data_driver.v(74): truncated value with size 32 to match size of target (3)" {  } { { "Data_driver.v" "" { Text "//wsl.localhost/Ubuntu/home/nik/extra/ex_ex/Zaschita_Huiny_Podgect/Data_driver.v" 74 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1733938300873 "|Data_driver"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "256 128 Data_driver.v(85) " "Verilog HDL assignment warning at Data_driver.v(85): truncated value with size 256 to match size of target (128)" {  } { { "Data_driver.v" "" { Text "//wsl.localhost/Ubuntu/home/nik/extra/ex_ex/Zaschita_Huiny_Podgect/Data_driver.v" 85 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1733938300878 "|Data_driver"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 24 Data_driver.v(114) " "Verilog HDL assignment warning at Data_driver.v(114): truncated value with size 32 to match size of target (24)" {  } { { "Data_driver.v" "" { Text "//wsl.localhost/Ubuntu/home/nik/extra/ex_ex/Zaschita_Huiny_Podgect/Data_driver.v" 114 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1733938300886 "|Data_driver"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "s_led Data_driver.v(4) " "Output port \"s_led\" at Data_driver.v(4) has no driver" {  } { { "Data_driver.v" "" { Text "//wsl.localhost/Ubuntu/home/nik/extra/ex_ex/Zaschita_Huiny_Podgect/Data_driver.v" 4 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1733938300904 "|Data_driver"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "magma magma:MAGMA " "Elaborating entity \"magma\" for hierarchy \"magma:MAGMA\"" {  } { { "Data_driver.v" "MAGMA" { Text "//wsl.localhost/Ubuntu/home/nik/extra/ex_ex/Zaschita_Huiny_Podgect/Data_driver.v" 131 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1733938301167 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 magma.v(100) " "Verilog HDL assignment warning at magma.v(100): truncated value with size 32 to match size of target (6)" {  } { { "magma.v" "" { Text "//wsl.localhost/Ubuntu/home/nik/extra/ex_ex/Zaschita_Huiny_Podgect/magma.v" 100 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1733938301187 "|Data_driver|magma:MAGMA"}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "SBOX " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"SBOX\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1733938301236 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hex_to_7seg hex_to_7seg:ht70a " "Elaborating entity \"hex_to_7seg\" for hierarchy \"hex_to_7seg:ht70a\"" {  } { { "Data_driver.v" "ht70a" { Text "//wsl.localhost/Ubuntu/home/nik/extra/ex_ex/Zaschita_Huiny_Podgect/Data_driver.v" 147 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1733938301387 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "9 " "9 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Analysis & Synthesis" 0 -1 1733938304519 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "s_led GND " "Pin \"s_led\" is stuck at GND" {  } { { "Data_driver.v" "" { Text "//wsl.localhost/Ubuntu/home/nik/extra/ex_ex/Zaschita_Huiny_Podgect/Data_driver.v" 4 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1733938306048 "|Data_driver|s_led"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1733938306048 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1733938306178 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1733938310500 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1733938310500 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "1965 " "Implemented 1965 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "16 " "Implemented 16 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1733938311135 ""} { "Info" "ICUT_CUT_TM_OPINS" "65 " "Implemented 65 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1733938311135 ""} { "Info" "ICUT_CUT_TM_LCELLS" "1884 " "Implemented 1884 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1733938311135 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1733938311135 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 11 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 11 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4856 " "Peak virtual memory: 4856 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1733938311248 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Dec 11 20:31:51 2024 " "Processing ended: Wed Dec 11 20:31:51 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1733938311248 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:28 " "Elapsed time: 00:00:28" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1733938311248 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:19 " "Total CPU time (on all processors): 00:00:19" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1733938311248 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1733938311248 ""}
