Metric,Value
design__lint_error__count,0
design__lint_timing_construct__count,0
design__lint_warning__count,99
design__inferred_latch__count,0
design__instance__count,4333
design__instance__area,55206.7
design__instance_unmapped__count,0
synthesis__check_error__count,0
design__max_slew_violation__count__corner:nom_fast_1p32V_m40C,0
design__max_fanout_violation__count__corner:nom_fast_1p32V_m40C,0
design__max_cap_violation__count__corner:nom_fast_1p32V_m40C,0
power__internal__total,0.03844255954027176
power__switching__total,0.04014471545815468
power__leakage__total,0.000004858673946728231
power__total,0.07859213650226593
clock__skew__worst_hold__corner:nom_fast_1p32V_m40C,-0.2678545239202553
clock__skew__worst_setup__corner:nom_fast_1p32V_m40C,0.26961897366761856
timing__hold__ws__corner:nom_fast_1p32V_m40C,0.10457540684956555
timing__setup__ws__corner:nom_fast_1p32V_m40C,12.716418500357324
timing__hold__tns__corner:nom_fast_1p32V_m40C,0.0
timing__setup__tns__corner:nom_fast_1p32V_m40C,0.0
timing__hold__wns__corner:nom_fast_1p32V_m40C,0
timing__setup__wns__corner:nom_fast_1p32V_m40C,0.0
timing__hold_vio__count__corner:nom_fast_1p32V_m40C,0
timing__hold_r2r__ws__corner:nom_fast_1p32V_m40C,0.104575
timing__hold_r2r_vio__count__corner:nom_fast_1p32V_m40C,0
timing__setup_vio__count__corner:nom_fast_1p32V_m40C,0
timing__setup_r2r__ws__corner:nom_fast_1p32V_m40C,12.716418
timing__setup_r2r_vio__count__corner:nom_fast_1p32V_m40C,0
design__max_slew_violation__count__corner:nom_slow_1p08V_125C,0
design__max_fanout_violation__count__corner:nom_slow_1p08V_125C,0
design__max_cap_violation__count__corner:nom_slow_1p08V_125C,0
clock__skew__worst_hold__corner:nom_slow_1p08V_125C,-0.29121031410541726
clock__skew__worst_setup__corner:nom_slow_1p08V_125C,0.2965993923305125
timing__hold__ws__corner:nom_slow_1p08V_125C,0.5999766409069013
timing__setup__ws__corner:nom_slow_1p08V_125C,3.015360491091626
timing__hold__tns__corner:nom_slow_1p08V_125C,0.0
timing__setup__tns__corner:nom_slow_1p08V_125C,0.0
timing__hold__wns__corner:nom_slow_1p08V_125C,0
timing__setup__wns__corner:nom_slow_1p08V_125C,0.0
timing__hold_vio__count__corner:nom_slow_1p08V_125C,0
timing__hold_r2r__ws__corner:nom_slow_1p08V_125C,0.599977
timing__hold_r2r_vio__count__corner:nom_slow_1p08V_125C,0
timing__setup_vio__count__corner:nom_slow_1p08V_125C,0
timing__setup_r2r__ws__corner:nom_slow_1p08V_125C,3.015361
timing__setup_r2r_vio__count__corner:nom_slow_1p08V_125C,0
design__max_slew_violation__count__corner:nom_typ_1p20V_25C,0
design__max_fanout_violation__count__corner:nom_typ_1p20V_25C,0
design__max_cap_violation__count__corner:nom_typ_1p20V_25C,0
clock__skew__worst_hold__corner:nom_typ_1p20V_25C,-0.27715655555073226
clock__skew__worst_setup__corner:nom_typ_1p20V_25C,0.28052252981198705
timing__hold__ws__corner:nom_typ_1p20V_25C,0.284767717466884
timing__setup__ws__corner:nom_typ_1p20V_25C,9.101094357968554
timing__hold__tns__corner:nom_typ_1p20V_25C,0.0
timing__setup__tns__corner:nom_typ_1p20V_25C,0.0
timing__hold__wns__corner:nom_typ_1p20V_25C,0
timing__setup__wns__corner:nom_typ_1p20V_25C,0.0
timing__hold_vio__count__corner:nom_typ_1p20V_25C,0
timing__hold_r2r__ws__corner:nom_typ_1p20V_25C,0.284768
timing__hold_r2r_vio__count__corner:nom_typ_1p20V_25C,0
timing__setup_vio__count__corner:nom_typ_1p20V_25C,0
timing__setup_r2r__ws__corner:nom_typ_1p20V_25C,9.101094
timing__setup_r2r_vio__count__corner:nom_typ_1p20V_25C,0
design__max_slew_violation__count,0
design__max_fanout_violation__count,0
design__max_cap_violation__count,0
clock__skew__worst_hold,-0.2678545239202553
clock__skew__worst_setup,0.26961897366761856
timing__hold__ws,0.10457540684956555
timing__setup__ws,3.015360491091626
timing__hold__tns,0.0
timing__setup__tns,0.0
timing__hold__wns,0
timing__setup__wns,0.0
timing__hold_vio__count,0
timing__hold_r2r__ws,0.104575
timing__hold_r2r_vio__count,0
timing__setup_vio__count,0
timing__setup_r2r__ws,3.015361
timing__setup_r2r_vio__count,0
design__die__bbox,0.0 0.0 419.52 313.74
design__core__bbox,2.88 3.78 416.64 309.96
design__io,45
design__die__area,131620
design__core__area,126685
design__instance__count__stdcell,4333
design__instance__area__stdcell,55206.7
design__instance__count__macros,0
design__instance__area__macros,0
design__instance__count__padcells,0
design__instance__area__padcells,0
design__instance__count__cover,0
design__instance__area__cover,0
design__instance__utilization,0.43578
design__instance__utilization__stdcell,0.43578
design__rows,81
design__rows:CoreSite,81
design__sites,69822
design__sites:CoreSite,69822
design__instance__count__class:buffer,1
design__instance__area__class:buffer,9.072
design__instance__count__class:inverter,165
design__instance__area__class:inverter,927.158
design__instance__count__class:sequential_cell,261
design__instance__area__class:sequential_cell,12312.5
design__instance__count__class:multi_input_combinational_cell,3455
design__instance__area__class:multi_input_combinational_cell,35892.5
flow__warnings__count,1
flow__errors__count,0
design__power_grid_violation__count__net:VPWR,0
design__power_grid_violation__count__net:VGND,0
design__power_grid_violation__count,0
design__instance__count__class:timing_repair_buffer,383
design__instance__area__class:timing_repair_buffer,5443.2
timing__drv__floating__nets,0
timing__drv__floating__pins,0
design__instance__displacement__total,0
design__instance__displacement__mean,0
design__instance__displacement__max,0
route__wirelength__estimated,82025.6
design__violations,0
design__instance__count__class:clock_buffer,49
design__instance__area__class:clock_buffer,444.528
design__instance__count__class:clock_inverter,19
design__instance__area__class:clock_inverter,177.811
design__instance__count__setup_buffer,0
design__instance__count__hold_buffer,257
antenna__violating__nets,0
antenna__violating__pins,0
route__antenna_violation__count,0
antenna_diodes_count,0
route__net,4594
route__net__special,2
route__drc_errors__iter:0,2264
route__wirelength__iter:0,90310
route__drc_errors__iter:1,1081
route__wirelength__iter:1,89310
route__drc_errors__iter:2,1065
route__wirelength__iter:2,89328
route__drc_errors__iter:3,276
route__wirelength__iter:3,88785
route__drc_errors__iter:4,22
route__wirelength__iter:4,88706
route__drc_errors__iter:5,8
route__wirelength__iter:5,88702
route__drc_errors__iter:6,0
route__wirelength__iter:6,88697
route__drc_errors,0
route__wirelength,88697
route__vias,25682
route__vias__singlecut,25682
route__vias__multicut,0
design__disconnected_pin__count,17
design__critical_disconnected_pin__count,0
route__wirelength__max,516.69
timing__unannotated_net__count__corner:nom_fast_1p32V_m40C,230
timing__unannotated_net_filtered__count__corner:nom_fast_1p32V_m40C,0
timing__unannotated_net__count__corner:nom_slow_1p08V_125C,230
timing__unannotated_net_filtered__count__corner:nom_slow_1p08V_125C,0
timing__unannotated_net__count__corner:nom_typ_1p20V_25C,230
timing__unannotated_net_filtered__count__corner:nom_typ_1p20V_25C,0
timing__unannotated_net__count,230
timing__unannotated_net_filtered__count,0
design_powergrid__voltage__worst__net:VPWR__corner:nom_typ_1p20V_25C,1.19823
design_powergrid__drop__average__net:VPWR__corner:nom_typ_1p20V_25C,1.19979
design_powergrid__drop__worst__net:VPWR__corner:nom_typ_1p20V_25C,0.00176942
design_powergrid__voltage__worst__net:VGND__corner:nom_typ_1p20V_25C,0.00192184
design_powergrid__drop__average__net:VGND__corner:nom_typ_1p20V_25C,0.000176351
design_powergrid__drop__worst__net:VGND__corner:nom_typ_1p20V_25C,0.00192184
design_powergrid__voltage__worst,0.00192184
design_powergrid__voltage__worst__net:VPWR,1.19823
design_powergrid__drop__worst,0.00192184
design_powergrid__drop__worst__net:VPWR,0.00176942
design_powergrid__voltage__worst__net:VGND,0.00192184
design_powergrid__drop__worst__net:VGND,0.00192184
ir__voltage__worst,1.1999999999999999555910790149937383830547332763671875
ir__drop__avg,0.0002069999999999999899975844375177302936208434402942657470703125
ir__drop__worst,0.00177000000000000008888723090905159551766701042652130126953125
magic__drc_error__count,0
magic__illegal_overlap__count,0
design__lvs_device_difference__count,0
design__lvs_net_difference__count,0
design__lvs_property_fail__count,0
design__lvs_error__count,0
design__lvs_unmatched_device__count,0
design__lvs_unmatched_net__count,0
design__lvs_unmatched_pin__count,0
