
ubuntu-preinstalled/sginfo:     file format elf32-littlearm


Disassembly of section .init:

00000d00 <.init>:
 d00:	push	{r3, lr}
 d04:	bl	1fe0 <sg_chk_n_print3@plt+0x10bc>
 d08:	pop	{r3, pc}

Disassembly of section .plt:

00000d0c <calloc@plt-0x14>:
 d0c:	push	{lr}		; (str lr, [sp, #-4]!)
 d10:	ldr	lr, [pc, #4]	; d1c <calloc@plt-0x4>
 d14:	add	lr, pc, lr
 d18:	ldr	pc, [lr, #8]!
 d1c:	strdeq	fp, [r1], -ip

00000d20 <calloc@plt>:
 d20:	add	ip, pc, #0, 12
 d24:	add	ip, ip, #110592	; 0x1b000
 d28:	ldr	pc, [ip, #508]!	; 0x1fc

00000d2c <raise@plt>:
 d2c:	add	ip, pc, #0, 12
 d30:	add	ip, ip, #110592	; 0x1b000
 d34:	ldr	pc, [ip, #500]!	; 0x1f4

00000d38 <__cxa_finalize@plt>:
 d38:	add	ip, pc, #0, 12
 d3c:	add	ip, ip, #110592	; 0x1b000
 d40:	ldr	pc, [ip, #492]!	; 0x1ec

00000d44 <sg_normalize_sense@plt>:
 d44:	add	ip, pc, #0, 12
 d48:	add	ip, ip, #110592	; 0x1b000
 d4c:	ldr	pc, [ip, #484]!	; 0x1e4

00000d50 <free@plt>:
 d50:	add	ip, pc, #0, 12
 d54:	add	ip, ip, #110592	; 0x1b000
 d58:	ldr	pc, [ip, #476]!	; 0x1dc

00000d5c <memcpy@plt>:
 d5c:			; <UNDEFINED> instruction: 0xe7fd4778
 d60:	add	ip, pc, #0, 12
 d64:	add	ip, ip, #110592	; 0x1b000
 d68:	ldr	pc, [ip, #464]!	; 0x1d0

00000d6c <__stack_chk_fail@plt>:
 d6c:	add	ip, pc, #0, 12
 d70:	add	ip, ip, #110592	; 0x1b000
 d74:	ldr	pc, [ip, #456]!	; 0x1c8

00000d78 <strcasecmp@plt>:
 d78:	add	ip, pc, #0, 12
 d7c:	add	ip, ip, #110592	; 0x1b000
 d80:	ldr	pc, [ip, #448]!	; 0x1c0

00000d84 <perror@plt>:
 d84:	add	ip, pc, #0, 12
 d88:	add	ip, ip, #110592	; 0x1b000
 d8c:	ldr	pc, [ip, #440]!	; 0x1b8

00000d90 <__fxstat64@plt>:
 d90:	add	ip, pc, #0, 12
 d94:	add	ip, ip, #110592	; 0x1b000
 d98:	ldr	pc, [ip, #432]!	; 0x1b0

00000d9c <__memcpy_chk@plt>:
 d9c:	add	ip, pc, #0, 12
 da0:	add	ip, ip, #110592	; 0x1b000
 da4:	ldr	pc, [ip, #424]!	; 0x1a8

00000da8 <fwrite@plt>:
 da8:	add	ip, pc, #0, 12
 dac:	add	ip, ip, #110592	; 0x1b000
 db0:	ldr	pc, [ip, #416]!	; 0x1a0

00000db4 <ioctl@plt>:
 db4:	add	ip, pc, #0, 12
 db8:	add	ip, ip, #110592	; 0x1b000
 dbc:	ldr	pc, [ip, #408]!	; 0x198

00000dc0 <opendir@plt>:
 dc0:	add	ip, pc, #0, 12
 dc4:	add	ip, ip, #110592	; 0x1b000
 dc8:	ldr	pc, [ip, #400]!	; 0x190

00000dcc <open64@plt>:
 dcc:	add	ip, pc, #0, 12
 dd0:	add	ip, ip, #110592	; 0x1b000
 dd4:	ldr	pc, [ip, #392]!	; 0x188

00000dd8 <puts@plt>:
 dd8:	add	ip, pc, #0, 12
 ddc:	add	ip, ip, #110592	; 0x1b000
 de0:	ldr	pc, [ip, #384]!	; 0x180

00000de4 <malloc@plt>:
 de4:	add	ip, pc, #0, 12
 de8:	add	ip, ip, #110592	; 0x1b000
 dec:	ldr	pc, [ip, #376]!	; 0x178

00000df0 <__libc_start_main@plt>:
 df0:	add	ip, pc, #0, 12
 df4:	add	ip, ip, #110592	; 0x1b000
 df8:	ldr	pc, [ip, #368]!	; 0x170

00000dfc <__gmon_start__@plt>:
 dfc:	add	ip, pc, #0, 12
 e00:	add	ip, ip, #110592	; 0x1b000
 e04:	ldr	pc, [ip, #360]!	; 0x168

00000e08 <__ctype_b_loc@plt>:
 e08:	add	ip, pc, #0, 12
 e0c:	add	ip, ip, #110592	; 0x1b000
 e10:	ldr	pc, [ip, #352]!	; 0x160

00000e14 <exit@plt>:
 e14:	add	ip, pc, #0, 12
 e18:	add	ip, ip, #110592	; 0x1b000
 e1c:	ldr	pc, [ip, #344]!	; 0x158

00000e20 <strlen@plt>:
 e20:	add	ip, pc, #0, 12
 e24:	add	ip, ip, #110592	; 0x1b000
 e28:	ldr	pc, [ip, #336]!	; 0x150

00000e2c <strchr@plt>:
 e2c:	add	ip, pc, #0, 12
 e30:	add	ip, ip, #110592	; 0x1b000
 e34:	ldr	pc, [ip, #328]!	; 0x148

00000e38 <getopt@plt>:
 e38:	add	ip, pc, #0, 12
 e3c:	add	ip, ip, #110592	; 0x1b000
 e40:	ldr	pc, [ip, #320]!	; 0x140

00000e44 <sg_err_category3@plt>:
 e44:	add	ip, pc, #0, 12
 e48:	add	ip, ip, #110592	; 0x1b000
 e4c:	ldr	pc, [ip, #312]!	; 0x138

00000e50 <__errno_location@plt>:
 e50:	add	ip, pc, #0, 12
 e54:	add	ip, ip, #110592	; 0x1b000
 e58:	ldr	pc, [ip, #304]!	; 0x130

00000e5c <__sprintf_chk@plt>:
 e5c:	add	ip, pc, #0, 12
 e60:	add	ip, ip, #110592	; 0x1b000
 e64:	ldr	pc, [ip, #296]!	; 0x128

00000e68 <__isoc99_sscanf@plt>:
 e68:	add	ip, pc, #0, 12
 e6c:	add	ip, ip, #110592	; 0x1b000
 e70:	ldr	pc, [ip, #288]!	; 0x120

00000e74 <memset@plt>:
 e74:	add	ip, pc, #0, 12
 e78:	add	ip, ip, #110592	; 0x1b000
 e7c:	ldr	pc, [ip, #280]!	; 0x118

00000e80 <putchar@plt>:
 e80:			; <UNDEFINED> instruction: 0xe7fd4778
 e84:	add	ip, pc, #0, 12
 e88:	add	ip, ip, #110592	; 0x1b000
 e8c:	ldr	pc, [ip, #268]!	; 0x10c

00000e90 <strncpy@plt>:
 e90:	add	ip, pc, #0, 12
 e94:	add	ip, ip, #110592	; 0x1b000
 e98:	ldr	pc, [ip, #260]!	; 0x104

00000e9c <__printf_chk@plt>:
 e9c:			; <UNDEFINED> instruction: 0xe7fd4778
 ea0:	add	ip, pc, #0, 12
 ea4:	add	ip, ip, #110592	; 0x1b000
 ea8:	ldr	pc, [ip, #248]!	; 0xf8

00000eac <__fprintf_chk@plt>:
 eac:	add	ip, pc, #0, 12
 eb0:	add	ip, ip, #110592	; 0x1b000
 eb4:	ldr	pc, [ip, #240]!	; 0xf0

00000eb8 <sg_get_trans_proto_str@plt>:
 eb8:	add	ip, pc, #0, 12
 ebc:	add	ip, ip, #110592	; 0x1b000
 ec0:	ldr	pc, [ip, #232]!	; 0xe8

00000ec4 <readdir64@plt>:
 ec4:	add	ip, pc, #0, 12
 ec8:	add	ip, ip, #110592	; 0x1b000
 ecc:	ldr	pc, [ip, #224]!	; 0xe0

00000ed0 <putc@plt>:
 ed0:	add	ip, pc, #0, 12
 ed4:	add	ip, ip, #110592	; 0x1b000
 ed8:	ldr	pc, [ip, #216]!	; 0xd8

00000edc <strncmp@plt>:
 edc:	add	ip, pc, #0, 12
 ee0:	add	ip, ip, #110592	; 0x1b000
 ee4:	ldr	pc, [ip, #208]!	; 0xd0

00000ee8 <abort@plt>:
 ee8:	add	ip, pc, #0, 12
 eec:	add	ip, ip, #110592	; 0x1b000
 ef0:	ldr	pc, [ip, #200]!	; 0xc8

00000ef4 <close@plt>:
 ef4:	add	ip, pc, #0, 12
 ef8:	add	ip, ip, #110592	; 0x1b000
 efc:	ldr	pc, [ip, #192]!	; 0xc0

00000f00 <closedir@plt>:
 f00:	add	ip, pc, #0, 12
 f04:	add	ip, ip, #110592	; 0x1b000
 f08:	ldr	pc, [ip, #184]!	; 0xb8

00000f0c <__snprintf_chk@plt>:
 f0c:	add	ip, pc, #0, 12
 f10:	add	ip, ip, #110592	; 0x1b000
 f14:	ldr	pc, [ip, #176]!	; 0xb0

00000f18 <strspn@plt>:
 f18:	add	ip, pc, #0, 12
 f1c:	add	ip, ip, #110592	; 0x1b000
 f20:	ldr	pc, [ip, #168]!	; 0xa8

00000f24 <sg_chk_n_print3@plt>:
 f24:	add	ip, pc, #0, 12
 f28:	add	ip, ip, #110592	; 0x1b000
 f2c:	ldr	pc, [ip, #160]!	; 0xa0

Disassembly of section .text:

00000f30 <.text>:
     f30:	svcmi	0x00f0e92d
     f34:	stc	8, cr2, [sp, #-4]!
     f38:			; <UNDEFINED> instruction: 0xf8df8b02
     f3c:			; <UNDEFINED> instruction: 0xf8df2b50
     f40:	ldrbtmi	r3, [sl], #-2896	; 0xfffff4b0
     f44:	ldmpl	r3, {r0, r3, r4, r5, r7, ip, sp, pc}^
     f48:	teqls	r7, #1769472	; 0x1b0000
     f4c:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
     f50:	blcc	103f2d4 <sg_chk_n_print3@plt+0x103e3b0>
     f54:	movwls	r4, #21627	; 0x547b
     f58:	strhi	pc, [lr, r0, asr #6]!
     f5c:	blvc	e3f2e0 <sg_chk_n_print3@plt+0xe3e3bc>
     f60:			; <UNDEFINED> instruction: 0xf8df2300
     f64:			; <UNDEFINED> instruction: 0xf10dbb38
     f68:			; <UNDEFINED> instruction: 0xf8df0944
     f6c:	ldrbtmi	r8, [pc], #-2868	; f74 <sg_chk_n_print3@plt+0x50>
     f70:			; <UNDEFINED> instruction: 0x460544fb
     f74:			; <UNDEFINED> instruction: 0x460e44f8
     f78:	tstls	r1, #161480704	; 0x9a00000
     f7c:	movwls	r9, #37639	; 0x9307
     f80:	movwls	r9, #25348	; 0x6304
     f84:	movwcc	lr, #6601	; 0x19c9
     f88:	movwcc	lr, #14793	; 0x39c9
     f8c:	andscc	pc, r4, r9, asr #17
     f90:			; <UNDEFINED> instruction: 0x4631463a
     f94:			; <UNDEFINED> instruction: 0xf7ff4628
     f98:	mcrrne	15, 5, lr, r4, cr0
     f9c:	msrhi	SPSR_fxc, r0
     fa0:			; <UNDEFINED> instruction: 0xf1a4b2c4
     fa4:	blcs	1101c84 <sg_chk_n_print3@plt+0x1100d60>
     fa8:	cmphi	r0, #0, 4	; <UNPREDICTABLE>
     fac:			; <UNDEFINED> instruction: 0xf013e8df
     fb0:	movteq	r0, #57608	; 0xe108
     fb4:	movteq	r0, #58190	; 0xe34e
     fb8:	movteq	r0, #58190	; 0xe34e
     fbc:	movteq	r0, #58190	; 0xe34e
     fc0:	cmneq	r0, #939524097	; 0x38000001
     fc4:	rscseq	r0, ip, lr, asr #6
     fc8:	rscseq	r0, r9, lr, asr #6
     fcc:	ldrshteq	r0, [r0], #6
     fd0:	ldrsbeq	r0, [r7], #14
     fd4:	sbcseq	r0, r4, lr, asr #6
     fd8:	movteq	r0, #58190	; 0xe34e
     fdc:	sbceq	r0, sp, lr, asr #6
     fe0:	movteq	r0, #57542	; 0xe0c6
     fe4:	movteq	r0, #57539	; 0xe0c3
     fe8:	ldrhteq	r0, [r5], ip
     fec:	movteq	r0, #57518	; 0xe0ae
     ff0:	movteq	r0, #57515	; 0xe0ab
     ff4:	movteq	r0, #57511	; 0xe0a7
     ff8:	movteq	r0, #58190	; 0xe34e
     ffc:	movteq	r0, #58190	; 0xe34e
    1000:	movteq	r0, #58190	; 0xe34e
    1004:	addseq	r0, sp, lr, asr #6
    1008:	addseq	r0, sl, lr, asr #6
    100c:	umullseq	r0, r0, r3, r0	; <UNPREDICTABLE>
    1010:	addeq	r0, sl, sp, lsl #1
    1014:	addeq	r0, r3, lr, asr #6
    1018:	movteq	r0, #58190	; 0xe34e
    101c:	rsbseq	r0, ip, r2, lsr r1
    1020:	movteq	r0, #57465	; 0xe079
    1024:	movteq	r0, #58190	; 0xe34e
    1028:	rsbseq	r0, r2, r5, lsr r1
    102c:	subeq	r0, r5, r5, asr #32
    1030:	movteq	r0, #57619	; 0xe113
    1034:	movteq	r0, #58190	; 0xe34e
    1038:	bls	18147c <sg_chk_n_print3@plt+0x180558>
    103c:			; <UNDEFINED> instruction: 0xf8df2c75
    1040:	svclt	0x00083a64
    1044:	andls	r2, r6, #268435456	; 0x10000000
    1048:	ldmpl	r4, {r0, r2, r9, fp, ip, pc}^
    104c:	stmdavc	r3, {r5, fp, sp, lr}
    1050:	tstle	r4, r0, lsr #22
    1054:	eorvs	r3, r0, r1
    1058:	blcs	81f06c <sg_chk_n_print3@plt+0x81e148>
    105c:	blcs	c3544c <sg_chk_n_print3@plt+0xc34528>
    1060:	rscshi	pc, r6, r0
    1064:	bne	103f3e8 <sg_chk_n_print3@plt+0x103e4c4>
    1068:			; <UNDEFINED> instruction: 0x464aab12
    106c:			; <UNDEFINED> instruction: 0xf7ff4479
    1070:	stmdacs	r1, {r2, r3, r4, r5, r6, r7, r9, sl, fp, sp, lr, pc}
    1074:	addshi	pc, r9, #0
    1078:	vsub.i8	d18, d0, d0
    107c:	blls	462c0c <sg_chk_n_print3@plt+0x461ce8>
    1080:	vpadd.i8	d2, d0, d31
    1084:	blls	4a1aec <sg_chk_n_print3@plt+0x4a0bc8>
    1088:	vpadd.i8	q1, q8, <illegal reg q15.5>
    108c:			; <UNDEFINED> instruction: 0xf04f8294
    1090:	ldrb	r0, [sp, -r1, lsl #20]!
    1094:	bcc	53f418 <sg_chk_n_print3@plt+0x53e4f4>
    1098:	ldrbtmi	r2, [fp], #-513	; 0xfffffdff
    109c:	addscs	pc, ip, #8585216	; 0x830000
    10a0:	movwcs	lr, #51062	; 0xc776
    10a4:			; <UNDEFINED> instruction: 0xe7739311
    10a8:	blcs	27cfc <sg_chk_n_print3@plt+0x26dd8>
    10ac:	strhi	pc, [r0, -r0, asr #32]
    10b0:	tstls	r3, #67108864	; 0x4000000
    10b4:	blls	13ae6c <sg_chk_n_print3@plt+0x139f48>
    10b8:	svclt	0x000c2b02
    10bc:	movwcs	r2, #8961	; 0x2301
    10c0:	strb	r9, [r5, -r4, lsl #6]!
    10c4:	tstls	r1, #4, 6	; 0x10000000
    10c8:	movwcs	lr, #14178	; 0x3762
    10cc:	smmla	pc, r1, r3, r9	; <UNPREDICTABLE>
    10d0:	tstls	r1, #67108864	; 0x4000000
    10d4:			; <UNDEFINED> instruction: 0xf8dfe75c
    10d8:	andcs	r3, r1, #216, 18	; 0x360000
    10dc:			; <UNDEFINED> instruction: 0xf883447b
    10e0:			; <UNDEFINED> instruction: 0xe755229d
    10e4:	tstls	r1, #8, 6	; 0x20000000
    10e8:			; <UNDEFINED> instruction: 0xf8dfe752
    10ec:	andcs	r3, r1, #200, 18	; 0x320000
    10f0:	andls	r2, r4, #-1073741809	; 0xc000000f
    10f4:	tstls	r1, fp, ror r4
    10f8:	addscs	pc, ip, #8585216	; 0x830000
    10fc:	movwcs	lr, #5960	; 0x1748
    1100:	subscc	pc, r0, #136, 16	; 0x880000
    1104:	movwcs	lr, #30532	; 0x7744
    1108:	smlald	r9, r1, r1, r3
    110c:	stmibcs	r8!, {r0, r1, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}
    1110:	ldmdavc	r3, {r1, r3, r4, r5, r6, sl, lr}
    1114:	andsvc	r3, r3, r1, lsl #6
    1118:	blls	4fae08 <sg_chk_n_print3@plt+0x4f9ee4>
    111c:			; <UNDEFINED> instruction: 0xf0402b00
    1120:	movwcs	r8, #13964	; 0x368c
    1124:			; <UNDEFINED> instruction: 0xe7339313
    1128:	ldmibcc	r0, {r0, r1, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}
    112c:	ldrbtmi	r2, [fp], #-513	; 0xfffffdff
    1130:	subscs	pc, r1, #8585216	; 0x830000
    1134:	tstcs	sl, #44, 14	; 0xb00000
    1138:			; <UNDEFINED> instruction: 0xe7299311
    113c:	stmibcc	r0, {r0, r1, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}
    1140:	ldrbtmi	r2, [fp], #-513	; 0xfffffdff
    1144:	addscs	pc, r4, #8585216	; 0x830000
    1148:	blls	4fadd8 <sg_chk_n_print3@plt+0x4f9eb4>
    114c:			; <UNDEFINED> instruction: 0xf0402b00
    1150:	movwcs	r8, #9840	; 0x2670
    1154:			; <UNDEFINED> instruction: 0xe71b9313
    1158:	tstls	r1, #28, 6	; 0x70000000
    115c:			; <UNDEFINED> instruction: 0xf8dfe718
    1160:	andcs	r3, r1, #100, 18	; 0x190000
    1164:			; <UNDEFINED> instruction: 0xf883447b
    1168:			; <UNDEFINED> instruction: 0xe711229e
    116c:	ldmdbcc	r4!, {r0, r1, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}
    1170:			; <UNDEFINED> instruction: 0xf8df9a05
    1174:	ldmpl	r3, {r2, r4, r6, r8, fp, ip}^
    1178:	ldmdavs	ip, {r0, r3, r4, r5, r6, sl, lr}
    117c:			; <UNDEFINED> instruction: 0xf7ff4620
    1180:	stmdacs	r0, {r2, r3, r4, r5, r6, r7, r8, sl, fp, sp, lr, pc}
    1184:			; <UNDEFINED> instruction: 0xf8dfd14c
    1188:	ldrbtmi	r3, [fp], #-2372	; 0xfffff6bc
    118c:	usat	r7, #31, r8
    1190:	stceq	0, cr15, [sl], {79}	; 0x4f
    1194:	stmib	sp, {r0, r8, r9, sp}^
    1198:	usat	ip, #25, r1, lsl #6
    119c:	tstls	r1, #134217728	; 0x8000000
    11a0:	movwcs	lr, #42742	; 0xa6f6
    11a4:	usat	r9, #19, r1, lsl #6
    11a8:	stmdbcc	r4!, {r0, r1, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}
    11ac:	teqcs	pc, r1, lsl #4
    11b0:	ldrbtmi	r9, [fp], #-516	; 0xfffffdfc
    11b4:			; <UNDEFINED> instruction: 0xf8839111
    11b8:	mvnscs	r2, #156, 4	; 0xc0000009
    11bc:	usat	r9, #7, r2, lsl #6
    11c0:	ldmdbcc	r0, {r0, r1, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}
    11c4:	ldrbtmi	r2, [fp], #-513	; 0xfffffdff
    11c8:	addscs	pc, r5, #8585216	; 0x830000
    11cc:	movwcs	lr, #5856	; 0x16e0
    11d0:	addscc	pc, r6, #9109504	; 0x8b0000
    11d4:	stcls	6, cr14, [r5], {220}	; 0xdc
    11d8:			; <UNDEFINED> instruction: 0xf8df2101
    11dc:			; <UNDEFINED> instruction: 0xf8df08fc
    11e0:			; <UNDEFINED> instruction: 0xf8df38fc
    11e4:	stmdapl	r0!, {r2, r3, r4, r5, r6, r7, fp, sp}
    11e8:	ldrbtmi	r4, [sl], #-1147	; 0xfffffb85
    11ec:			; <UNDEFINED> instruction: 0xf7ff6800
    11f0:	andcs	lr, r0, lr, asr lr
    11f4:	stmiacs	ip!, {r0, r1, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}^
    11f8:	ldmcc	r4, {r0, r1, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}
    11fc:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
    1200:	blls	ddb270 <sg_chk_n_print3@plt+0xdda34c>
    1204:			; <UNDEFINED> instruction: 0xf040405a
    1208:	eorslt	r8, r9, r2, lsl r6
    120c:	blhi	bc508 <sg_chk_n_print3@plt+0xbb5e4>
    1210:	svchi	0x00f0e8bd
    1214:	movwls	r2, #37633	; 0x9301
    1218:	movwcs	lr, #5818	; 0x16ba
    121c:	ldrt	r9, [r7], r7, lsl #6
    1220:	stmiane	r4, {r0, r1, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}^
    1224:	ldrbtmi	r4, [r9], #-1568	; 0xfffff9e0
    1228:	stc	7, cr15, [r6, #1020]!	; 0x3fc
    122c:			; <UNDEFINED> instruction: 0xf0002800
    1230:			; <UNDEFINED> instruction: 0xf8df81a2
    1234:			; <UNDEFINED> instruction: 0x462018b8
    1238:			; <UNDEFINED> instruction: 0xf7ff4479
    123c:	stmdacs	r0, {r1, r2, r3, r4, r7, r8, sl, fp, sp, lr, pc}
    1240:	mvnhi	pc, r0, asr #32
    1244:	stmiacc	r8!, {r0, r1, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}
    1248:	ldrbtmi	r2, [fp], #-517	; 0xfffffdfb
    124c:			; <UNDEFINED> instruction: 0xe69f701a
    1250:	stmiane	r0!, {r0, r1, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}
    1254:	bge	3abe98 <sg_chk_n_print3@plt+0x3aaf74>
    1258:	stceq	0, cr15, [r0], {79}	; 0x4f
    125c:	stmib	sp, {r0, r3, r4, r5, r6, sl, lr}^
    1260:			; <UNDEFINED> instruction: 0xf7ffcc0e
    1264:	blls	3bca74 <sg_chk_n_print3@plt+0x3bbb50>
    1268:	stmdacs	r1, {r0, r4, r8, r9, ip, pc}
    126c:	orrhi	pc, pc, r0
    1270:	tstls	r2, #15360	; 0x3c00
    1274:			; <UNDEFINED> instruction: 0xf8dfe700
    1278:	strmi	fp, [r4], -r0, lsl #17
    127c:			; <UNDEFINED> instruction: 0xf89b44fb
    1280:	blcs	dbcc <sg_chk_n_print3@plt+0xcca8>
    1284:			; <UNDEFINED> instruction: 0xf89bd07d
    1288:	blcs	dbd0 <sg_chk_n_print3@plt+0xccac>
    128c:	strbhi	pc, [fp]	; <UNPREDICTABLE>
    1290:	stmdbcs	r0, {r0, r1, r4, r8, fp, ip, pc}
    1294:	ldrhi	pc, [r7], -r0, asr #32
    1298:	blcs	fe7ee4 <sg_chk_n_print3@plt+0xfe6fc0>
    129c:	strhi	pc, [pc], -r0
    12a0:	blcs	fffe7ef0 <sg_chk_n_print3@plt+0xfffe6fcc>
    12a4:	strhi	pc, [fp], -r0
    12a8:			; <UNDEFINED> instruction: 0xf10b2220
    12ac:			; <UNDEFINED> instruction: 0xf7ff000c
    12b0:	bls	17ca40 <sg_chk_n_print3@plt+0x17bb1c>
    12b4:	stmdacc	r4, {r0, r1, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}^
    12b8:			; <UNDEFINED> instruction: 0x461858d3
    12bc:	bne	ffa9b330 <sg_chk_n_print3@plt+0xffa9a40c>
    12c0:	vldrle	s5, [r8, #-4]
    12c4:	ldmdane	r8!, {r0, r1, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}
    12c8:	bleq	163d6fc <sg_chk_n_print3@plt+0x163c7d8>
    12cc:	ldmdacs	r4!, {r0, r1, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}
    12d0:	stmdaeq	r1, {r0, r1, r2, r3, r6, ip, sp, lr, pc}
    12d4:			; <UNDEFINED> instruction: 0x46074479
    12d8:	strls	r4, [ip], #-1146	; 0xfffffb86
    12dc:	cdp	2, 0, cr3, cr8, cr12, {0}
    12e0:	stmib	sp, {r4, r9, fp, ip}^
    12e4:			; <UNDEFINED> instruction: 0xf8cd2a0a
    12e8:	eor	r9, r4, r4, lsr r0
    12ec:	stmdbeq	r1, {r2, r8, ip, sp, lr, pc}
    12f0:			; <UNDEFINED> instruction: 0xf7ff4648
    12f4:			; <UNDEFINED> instruction: 0xf010ed96
    12f8:	strmi	r0, [r2], r1, lsl #4
    12fc:			; <UNDEFINED> instruction: 0xf0409208
    1300:			; <UNDEFINED> instruction: 0xf8df85c7
    1304:	strbmi	r1, [r8], -r4, lsl #16
    1308:			; <UNDEFINED> instruction: 0xf7ff4479
    130c:	bls	23cb2c <sg_chk_n_print3@plt+0x23bc08>
    1310:			; <UNDEFINED> instruction: 0xf0404582
    1314:			; <UNDEFINED> instruction: 0xf8cb85bd
    1318:	movwcs	r2, #4100	; 0x1004
    131c:			; <UNDEFINED> instruction: 0xf8cb9a0a
    1320:			; <UNDEFINED> instruction: 0xf8084000
    1324:	ldmdavs	fp!, {r1, ip, sp}
    1328:	stmdaeq	r1, {r3, r8, ip, sp, lr, pc}
    132c:	bleq	23d760 <sg_chk_n_print3@plt+0x23c83c>
    1330:	strbmi	r1, [r2, #-2794]	; 0xfffff516
    1334:	strbmi	sp, [r3], #-3355	; 0xfffff2e5
    1338:	eormi	pc, r3, r6, asr r8	; <UNPREDICTABLE>
    133c:	blcs	c1f3d0 <sg_chk_n_print3@plt+0xc1e4ac>
    1340:	stmdavc	r0!, {r0, r1, r8, ip, lr, pc}^
    1344:			; <UNDEFINED> instruction: 0xf0003878
    1348:	stmdavc	r3!, {r0, r1, r3, r4, r5, r8, pc}
    134c:	sbcle	r2, sp, r0, asr #22
    1350:	vmov	sl, s16
    1354:			; <UNDEFINED> instruction: 0x46201a10
    1358:	stc	7, cr15, [r6, #1020]	; 0x3fc
    135c:	svclt	0x000d2801
    1360:	andcs	r9, r0, #16, 20	; 0x10000
    1364:	ldrbne	r2, [r3, r0, lsl #6]
    1368:	movwcs	lr, #2507	; 0x9cb
    136c:	ldmib	sp, {r0, r1, r3, r4, r6, r7, r8, r9, sl, sp, lr, pc}^
    1370:			; <UNDEFINED> instruction: 0xf8dda40b
    1374:			; <UNDEFINED> instruction: 0xf8df9034
    1378:	bcc	4f1d0 <sg_chk_n_print3@plt+0x4e2ac>
    137c:			; <UNDEFINED> instruction: 0xf8c3447b
    1380:	blls	249de8 <sg_chk_n_print3@plt+0x248ec4>
    1384:			; <UNDEFINED> instruction: 0xf0402b00
    1388:	blls	1e18a4 <sg_chk_n_print3@plt+0x1e0980>
    138c:			; <UNDEFINED> instruction: 0xf0402b00
    1390:			; <UNDEFINED> instruction: 0xf8df80f8
    1394:	bls	14f13c <sg_chk_n_print3@plt+0x14e218>
    1398:	ldmdavs	fp, {r0, r1, r4, r6, r7, fp, ip, lr}
    139c:	vsubl.s8	q2, d16, d27
    13a0:			; <UNDEFINED> instruction: 0xf8df8573
    13a4:			; <UNDEFINED> instruction: 0xf856576c
    13a8:	ldrbtmi	r0, [sp], #-35	; 0xffffffdd
    13ac:	adceq	pc, r0, #12910592	; 0xc50000
    13b0:			; <UNDEFINED> instruction: 0xf882f002
    13b4:	rsbvs	r2, r8, r0, lsl #16
    13b8:	strbhi	pc, [r7, #-704]	; 0xfffffd40	; <UNPREDICTABLE>
    13bc:	andscc	lr, r1, #3620864	; 0x374000
    13c0:	bls	112014 <sg_chk_n_print3@plt+0x1110f0>
    13c4:	b	14d2018 <sg_chk_n_print3@plt+0x14d10f4>
    13c8:			; <UNDEFINED> instruction: 0xf000030a
    13cc:			; <UNDEFINED> instruction: 0xf8df815a
    13d0:	strtcs	r5, [r4], -r4, asr #14
    13d4:	beq	173d810 <sg_chk_n_print3@plt+0x173c8ec>
    13d8:	ldrbtmi	r4, [sp], #-1586	; 0xfffff9ce
    13dc:	svcge	0x001d2100
    13e0:			; <UNDEFINED> instruction: 0xf7ff4628
    13e4:	ldrbmi	lr, [r0], -r8, asr #26
    13e8:	tstcs	r2, #-268435449	; 0xf0000007
    13ec:	andcs	r7, r6, #42	; 0x2a
    13f0:	movwcs	r9, #4893	; 0x131d
    13f4:	rsbsvs	pc, r8, sp, lsr #17
    13f8:	ldrls	r9, [sl, #-1563]	; 0xfffff9e5
    13fc:	andsvc	lr, r7, #3358720	; 0x334000
    1400:			; <UNDEFINED> instruction: 0xf0009319
    1404:	andls	pc, r8, r5, asr #30
    1408:			; <UNDEFINED> instruction: 0xf0402800
    140c:			; <UNDEFINED> instruction: 0xf8df8319
    1410:	ldrbtmi	r3, [fp], #-1800	; 0xfffff8f8
    1414:	blcs	5f488 <sg_chk_n_print3@plt+0x5e564>
    1418:			; <UNDEFINED> instruction: 0xf8dfd908
    141c:	ldrbtmi	r0, [r8], #-1792	; 0xfffff900
    1420:	ldcl	7, cr15, [sl], {255}	; 0xff
    1424:			; <UNDEFINED> instruction: 0x46284631
    1428:	cdp2	0, 4, cr15, cr8, cr0, {0}
    142c:	usatcs	pc, #16, pc, asr #17	; <UNPREDICTABLE>
    1430:	ldmdavc	r3, {r1, r3, r4, r5, r6, sl, lr}
    1434:			; <UNDEFINED> instruction: 0xf0037991
    1438:	tstls	r4, #2080374784	; 0x7c000000
    143c:	tstls	r5, r4, lsl #22
    1440:			; <UNDEFINED> instruction: 0xf0002b00
    1444:	ldmdbvc	r2, {r3, r5, r6, r7, r9, pc}
    1448:	vpmin.s8	d18, d0, d14
    144c:			; <UNDEFINED> instruction: 0xf8df84e1
    1450:	ldrbtmi	r3, [fp], #-1748	; 0xfffff92c
    1454:	subscs	pc, r0, #9633792	; 0x930000
    1458:	subscc	pc, r1, #9633792	; 0x930000
    145c:			; <UNDEFINED> instruction: 0xf0004313
    1460:			; <UNDEFINED> instruction: 0xf8df8471
    1464:	movwcs	r5, #1732	; 0x6c4
    1468:			; <UNDEFINED> instruction: 0x16c0f8df
    146c:	ldrbtmi	r2, [sp], #-543	; 0xfffffde1
    1470:			; <UNDEFINED> instruction: 0x46284479
    1474:	ldc2l	0, cr15, [r6, #-4]
    1478:	blcs	a8090 <sg_chk_n_print3@plt+0xa716c>
    147c:	bichi	pc, r8, #0
    1480:	ssatcc	pc, #13, pc, asr #17	; <UNPREDICTABLE>
    1484:			; <UNDEFINED> instruction: 0xf893447b
    1488:	blcs	ddd0 <sg_chk_n_print3@plt+0xceac>
    148c:	rschi	pc, r2, #64	; 0x40
    1490:	ssatne	pc, #1, pc, asr #17	; <UNPREDICTABLE>
    1494:	andcs	sl, r8, #1984	; 0x7c0
    1498:			; <UNDEFINED> instruction: 0x46284479
    149c:			; <UNDEFINED> instruction: 0xf0004411
    14a0:			; <UNDEFINED> instruction: 0xf8dffed7
    14a4:	ldrbtmi	r3, [fp], #-1684	; 0xfffff96c
    14a8:	subscc	pc, r0, #9633792	; 0x930000
    14ac:			; <UNDEFINED> instruction: 0xf0002b00
    14b0:			; <UNDEFINED> instruction: 0xf8df80e4
    14b4:	ldrbtmi	r2, [sl], #-1672	; 0xfffff978
    14b8:	pkhtbne	pc, r4, pc, asr #17	; <UNPREDICTABLE>
    14bc:	andcs	r4, r1, fp, lsr #12
    14c0:			; <UNDEFINED> instruction: 0xf7ff4479
    14c4:			; <UNDEFINED> instruction: 0xf8dfecee
    14c8:	andscs	r1, r0, #124, 12	; 0x7c00000
    14cc:	ldrbtmi	r4, [r9], #-1576	; 0xfffff9d8
    14d0:			; <UNDEFINED> instruction: 0xf0004411
    14d4:			; <UNDEFINED> instruction: 0xf8dffebd
    14d8:	ldrbtmi	r3, [fp], #-1648	; 0xfffff990
    14dc:	subscc	pc, r0, #9633792	; 0x930000
    14e0:			; <UNDEFINED> instruction: 0xf0002b00
    14e4:			; <UNDEFINED> instruction: 0xf8df829e
    14e8:	ldrbtmi	r2, [sl], #-1636	; 0xfffff99c
    14ec:			; <UNDEFINED> instruction: 0x1660f8df
    14f0:	andcs	r4, r1, fp, lsr #12
    14f4:			; <UNDEFINED> instruction: 0xf7ff4479
    14f8:			; <UNDEFINED> instruction: 0xf8dfecd4
    14fc:	andcs	r1, r4, #88, 12	; 0x5800000
    1500:	ldrbtmi	r4, [r9], #-1576	; 0xfffff9d8
    1504:			; <UNDEFINED> instruction: 0xf0003120
    1508:			; <UNDEFINED> instruction: 0xf8dffea3
    150c:	ldrbtmi	r3, [fp], #-1612	; 0xfffff9b4
    1510:	subscc	pc, r0, #9633792	; 0x930000
    1514:			; <UNDEFINED> instruction: 0xf0002b00
    1518:			; <UNDEFINED> instruction: 0xf8df8281
    151c:	ldrbtmi	r2, [sl], #-1600	; 0xfffff9c0
    1520:			; <UNDEFINED> instruction: 0x163cf8df
    1524:	andcs	r4, r1, fp, lsr #12
    1528:			; <UNDEFINED> instruction: 0xf7ff4479
    152c:			; <UNDEFINED> instruction: 0x200aecba
    1530:	stc	7, cr15, [r8], #1020	; 0x3fc
    1534:			; <UNDEFINED> instruction: 0x862cf8df
    1538:			; <UNDEFINED> instruction: 0xf89844f8
    153c:	blcs	dfb4 <sg_chk_n_print3@plt+0xd090>
    1540:	mvnshi	pc, r0, asr #32
    1544:	blcs	28190 <sg_chk_n_print3@plt+0x2726c>
    1548:	adchi	pc, sp, r0, lsl #6
    154c:			; <UNDEFINED> instruction: 0x3618f8df
    1550:			; <UNDEFINED> instruction: 0xf893447b
    1554:	blcs	dfd0 <sg_chk_n_print3@plt+0xd0ac>
    1558:	subshi	pc, r6, #64	; 0x40
    155c:			; <UNDEFINED> instruction: 0x360cf8df
    1560:			; <UNDEFINED> instruction: 0xf893447b
    1564:	blcs	dfe4 <sg_chk_n_print3@plt+0xd0c0>
    1568:	bicshi	pc, pc, r0, asr #32
    156c:	vnmlsne.f64	d9, d8, d8
    1570:	andcs	fp, r1, r8, lsl pc
    1574:			; <UNDEFINED> instruction: 0xf8dfe63e
    1578:	andcs	r3, r3, #248, 10	; 0x3e000000
    157c:	andsvc	r4, sl, fp, ror r4
    1580:	andcs	lr, r1, r6, lsl #10
    1584:	stc2	0, cr15, [r2, #4]!
    1588:			; <UNDEFINED> instruction: 0xf7ff9809
    158c:	stmdavs	r0!, {r2, r6, sl, fp, sp, lr, pc}
    1590:			; <UNDEFINED> instruction: 0xf7ff212c
    1594:	cmplt	r0, ip, asr #24
    1598:	ldrbne	pc, [r8, #2271]	; 0x8df	; <UNPREDICTABLE>
    159c:	ldrbtmi	sl, [r9], #-2578	; 0xfffff5ee
    15a0:	stcl	7, cr15, [r2], #-1020	; 0xfffffc04
    15a4:			; <UNDEFINED> instruction: 0xf43f2801
    15a8:	blls	46cb58 <sg_chk_n_print3@plt+0x46bc34>
    15ac:	andsls	r2, r2, #0, 4
    15b0:			; <UNDEFINED> instruction: 0xf67f2b3f
    15b4:			; <UNDEFINED> instruction: 0xf8dfad6c
    15b8:	ldrbtmi	r0, [r8], #-1472	; 0xfffffa40
    15bc:	stc2l	0, cr15, [lr]
    15c0:	movwcs	r2, #512	; 0x200
    15c4:	movwcs	lr, #2507	; 0x9cb
    15c8:	stmdavc	r1!, {r1, sl, ip, sp}
    15cc:			; <UNDEFINED> instruction: 0xf43f2900
    15d0:	strmi	sl, [r4], sl, lsr #29
    15d4:			; <UNDEFINED> instruction: 0xf1a1e00b
    15d8:	sbcslt	r0, r2, #32, 4
    15dc:	bcc	ddd66c <sg_chk_n_print3@plt+0xddc748>
    15e0:	svcne	0x0001f814
    15e4:	tstmi	r0, #55312384	; 0x34c0000
    15e8:			; <UNDEFINED> instruction: 0x0c0cea43
    15ec:			; <UNDEFINED> instruction: 0xf1a1b179
    15f0:	b	13c237c <sg_chk_n_print3@plt+0x13c1458>
    15f4:	blcs	14862c <sg_chk_n_print3@plt+0x147708>
    15f8:			; <UNDEFINED> instruction: 0x7c10ea4c
    15fc:	andne	lr, r0, pc, asr #20
    1600:	stmdavc	r2!, {r0, r3, r5, r6, r7, r8, fp, ip, lr, pc}
    1604:	svclt	0x00982a39
    1608:	stmible	r9!, {r4, r5, r9, fp, ip, sp}^
    160c:	stmib	fp, {r0, r1, r2, r5, r6, r7, r8, r9, sl, sp, lr, pc}^
    1610:	str	r0, [r8], r0, lsl #24
    1614:			; <UNDEFINED> instruction: 0xf0012000
    1618:	andcs	pc, r0, r9, asr sp	; <UNPREDICTABLE>
    161c:	bl	ffebf620 <sg_chk_n_print3@plt+0xffebe6fc>
    1620:	ldrbne	pc, [r8, #-2271]	; 0xfffff721	; <UNPREDICTABLE>
    1624:	ldrbtmi	r4, [r9], #-1568	; 0xfffff9e0
    1628:	bl	fe9bf62c <sg_chk_n_print3@plt+0xfe9be708>
    162c:			; <UNDEFINED> instruction: 0xf8dfb3a8
    1630:			; <UNDEFINED> instruction: 0x46201550
    1634:			; <UNDEFINED> instruction: 0xf7ff4479
    1638:	stmdacs	r0, {r5, r7, r8, r9, fp, sp, lr, pc}
    163c:	bicshi	pc, r2, #64	; 0x40
    1640:	strbcc	pc, [r0, #-2271]	; 0xfffff721	; <UNPREDICTABLE>
    1644:	ldrbtmi	r2, [fp], #-597	; 0xfffffdab
    1648:	strt	r7, [r1], #26
    164c:	strtmi	r9, [r3], -r5, lsl #26
    1650:	streq	pc, [r4], #2271	; 0x8df
    1654:			; <UNDEFINED> instruction: 0xf8df2101
    1658:	stmdapl	r8!, {r4, r5, r8, sl, sp}
    165c:	strls	r4, [r0], #-1146	; 0xfffffb86
    1660:			; <UNDEFINED> instruction: 0xf7ff6800
    1664:			; <UNDEFINED> instruction: 0xf8dfec24
    1668:	ldrbtmi	r0, [r8], #-1316	; 0xfffffadc
    166c:	ldc2	0, cr15, [r6]
    1670:	ldreq	pc, [ip, #-2271]	; 0xfffff721
    1674:			; <UNDEFINED> instruction: 0xf0004478
    1678:			; <UNDEFINED> instruction: 0xf8dffd91
    167c:	ldrbtmi	r2, [sl], #-1304	; 0xfffffae8
    1680:			; <UNDEFINED> instruction: 0xf895e71a
    1684:	blcs	e0fc <sg_chk_n_print3@plt+0xd1d8>
    1688:	msrhi	SPSR_fs, #64	; 0x40
    168c:	blcs	1f740 <sg_chk_n_print3@plt+0x1e81c>
    1690:	orrhi	pc, pc, #64	; 0x40
    1694:	movwls	r2, #17153	; 0x4301
    1698:			; <UNDEFINED> instruction: 0xf8dfe699
    169c:	andcs	r3, r4, #252, 8	; 0xfc000000
    16a0:	andsvc	r4, sl, fp, ror r4
    16a4:	blcs	ffa87c <sg_chk_n_print3@plt+0xff9958>
    16a8:	mvnhi	pc, r0, asr #32
    16ac:	strbtcc	pc, [ip], #2271	; 0x8df	; <UNPREDICTABLE>
    16b0:			; <UNDEFINED> instruction: 0xf893447b
    16b4:	blcs	e000 <sg_chk_n_print3@plt+0xd0dc>
    16b8:	cmphi	lr, #64	; 0x40	; <UNPREDICTABLE>
    16bc:	movwls	r2, #29441	; 0x7301
    16c0:	ldrbvs	pc, [ip], #2271	; 0x8df	; <UNPREDICTABLE>
    16c4:	ldrbtmi	r4, [lr], #-1608	; 0xfffff9b8
    16c8:			; <UNDEFINED> instruction: 0xf0024631
    16cc:	strmi	pc, [r5], -r5, lsr #23
    16d0:			; <UNDEFINED> instruction: 0xf0402800
    16d4:			; <UNDEFINED> instruction: 0xf8df81d6
    16d8:	ldrtmi	r3, [r0], -ip, asr #9
    16dc:	ldrbtmi	r9, [fp], #-2326	; 0xfffff6ea
    16e0:	addscs	pc, r5, #9633792	; 0x930000
    16e4:	stc2	0, cr15, [r8, #-0]
    16e8:	bleq	3ddb0 <sg_chk_n_print3@plt+0x3ce8c>
    16ec:	cmnhi	lr, #192, 4	; <UNPREDICTABLE>
    16f0:	ldrtcs	pc, [r4], #2271	; 0x8df	; <UNPREDICTABLE>
    16f4:			; <UNDEFINED> instruction: 0xf8df445e
    16f8:	ldmdals	r3, {r2, r4, r5, r7, sl, ip, sp}
    16fc:	ldrbtmi	r4, [fp], #-1146	; 0xfffffb86
    1700:	andsvc	pc, r5, #8388608	; 0x800000
    1704:	tstvc	r5, #12582912	; 0xc00000	; <UNPREDICTABLE>
    1708:	movwls	r9, #49675	; 0xc20b
    170c:	ldmib	sp, {r2, r4, r9, fp, ip, pc}^
    1710:	andsls	r3, r9, r5, lsl r1
    1714:	ldreq	pc, [r8], #2271	; 0x8df
    1718:	strmi	r9, [sp], -sl, lsl #10
    171c:	stmib	sp, {r3, r4, r5, r6, sl, lr}^
    1720:	andls	r2, r9, sl, lsl r3
    1724:	rsb	r9, r1, ip, lsl r1
    1728:			; <UNDEFINED> instruction: 0x460b7871
    172c:	bcs	25b94 <sg_chk_n_print3@plt+0x24c70>
    1730:	adcshi	pc, r4, r0
    1734:	rsble	r2, r4, r0, lsl #18
    1738:	strcs	r7, [r4], #-2227	; 0xfffff74d
    173c:	bl	15fb18 <sg_chk_n_print3@plt+0x15ebf4>
    1740:	strtmi	r2, [r5], #-1283	; 0xfffffafd
    1744:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
    1748:	rsbscc	pc, ip, sp, lsl #17
    174c:	stmib	sp, {r1, r2, r8, r9, fp, ip, pc}^
    1750:	blcs	9b68 <sg_chk_n_print3@plt+0x8c44>
    1754:			; <UNDEFINED> instruction: 0x4650d159
    1758:			; <UNDEFINED> instruction: 0xf8fef002
    175c:	stmdacs	r0, {r7, r9, sl, lr}
    1760:	stmdbvs	r3, {r0, r1, r4, r6, ip, lr, pc}
    1764:	subsle	r2, r0, r0, lsl #22
    1768:	ldmib	sp, {r0, r1, r2, fp, ip, pc}^
    176c:	stmdacs	r0, {r2, r8, sp}
    1770:	sbchi	pc, r6, r0
    1774:	ldrteq	pc, [ip], #-2271	; 0xfffff721	; <UNPREDICTABLE>
    1778:			; <UNDEFINED> instruction: 0xf8904478
    177c:			; <UNDEFINED> instruction: 0xf1bcc250
    1780:			; <UNDEFINED> instruction: 0xf0000f00
    1784:			; <UNDEFINED> instruction: 0xf89080bd
    1788:			; <UNDEFINED> instruction: 0xf1bcc251
    178c:			; <UNDEFINED> instruction: 0xf0400f00
    1790:			; <UNDEFINED> instruction: 0xf8d080b7
    1794:	stmdbcs	r0, {r5, r7, r9}
    1798:	rscshi	pc, fp, #0
    179c:	ldrgt	pc, [r8], #-2271	; 0xfffff721
    17a0:	ldmdbeq	ip!, {r0, r2, r3, r8, ip, sp, lr, pc}^
    17a4:	stmib	sp, {r5, r6, r8, r9, sp}^
    17a8:	ldrbtmi	r1, [ip], #2
    17ac:	andls	r4, r1, #26214400	; 0x1900000
    17b0:	andcs	r4, r1, #72, 12	; 0x4800000
    17b4:	andgt	pc, r0, sp, asr #17
    17b8:	bl	fea3f7bc <sg_chk_n_print3@plt+0xfea3e898>
    17bc:			; <UNDEFINED> instruction: 0x3010f8d8
    17c0:	ldrbmi	r4, [r0], -r9, asr #12
    17c4:	vaba.s8	d20, d18, d8
    17c8:	addsmi	r7, r8, #1006632960	; 0x3c000000
    17cc:	blls	2b597c <sg_chk_n_print3@plt+0x2b4a58>
    17d0:	movwls	r4, #41731	; 0xa303
    17d4:	strtmi	r4, [fp], #3833	; 0xef9
    17d8:	ldrbtmi	r9, [lr], #-2823	; 0xfffff4f9
    17dc:	blcs	1295c <sg_chk_n_print3@plt+0x11a38>
    17e0:	teqhi	r3, r0	; <UNPREDICTABLE>
    17e4:	strmi	r9, [fp, #3350]!	; 0xd16
    17e8:	smlawbhi	pc, r0, r2, pc	; <UNPREDICTABLE>
    17ec:			; <UNDEFINED> instruction: 0xf0037833
    17f0:			; <UNDEFINED> instruction: 0xf013023f
    17f4:	andsls	r0, r7, #64, 6
    17f8:	tstls	r8, #-2147483611	; 0x80000025
    17fc:	suble	r2, ip, r0, lsl #20
    1800:	ldcne	8, cr7, [sp], {115}	; 0x73
    1804:	strcs	r2, [r2], #-256	; 0xffffff00
    1808:	blls	27b680 <sg_chk_n_print3@plt+0x27a75c>
    180c:	subscc	pc, r0, #9633792	; 0x930000
    1810:	subsle	r2, r0, r0, lsl #22
    1814:	ldrbtmi	r4, [fp], #-3050	; 0xfffff416
    1818:	subscs	pc, r1, #9633792	; 0x930000
    181c:			; <UNDEFINED> instruction: 0xf0402a00
    1820:	bls	1e22ec <sg_chk_n_print3@plt+0x1e13c8>
    1824:	subsle	r2, lr, r0, lsl #20
    1828:			; <UNDEFINED> instruction: 0xf8d39a18
    182c:	ldmdbls	r7, {r5, r7, r9}
    1830:			; <UNDEFINED> instruction: 0xf0002a00
    1834:			; <UNDEFINED> instruction: 0xf8df8113
    1838:			; <UNDEFINED> instruction: 0xf10dc38c
    183c:	cmncs	r0, #124, 18	; 0x1f0000
    1840:	andcs	lr, r2, sp, asr #19
    1844:	strdls	r4, [r1, -ip]
    1848:	ldrmi	r4, [r9], -r8, asr #12
    184c:			; <UNDEFINED> instruction: 0xf8cd2201
    1850:			; <UNDEFINED> instruction: 0xf7ffc000
    1854:			; <UNDEFINED> instruction: 0xf89deb5c
    1858:	blcs	da50 <sg_chk_n_print3@plt+0xcb2c>
    185c:	blmi	ff6b5d88 <sg_chk_n_print3@plt+0xff6b4e64>
    1860:			; <UNDEFINED> instruction: 0xf893447b
    1864:	teqlt	r3, #80, 4
    1868:	ble	492320 <sg_chk_n_print3@plt+0x4913fc>
    186c:	cmphi	ip, #14614528	; 0xdf0000	; <UNPREDICTABLE>
    1870:	movwcs	r4, #34040	; 0x84f8
    1874:	ldrmi	r2, [r9], -r1, lsl #4
    1878:	strhi	lr, [r0], #-2509	; 0xfffff633
    187c:			; <UNDEFINED> instruction: 0xf7ff4638
    1880:	ldmdbne	r0!, {r1, r2, r6, r8, r9, fp, sp, lr, pc}
    1884:	ldrtmi	r2, [sl], -r1, lsl #2
    1888:			; <UNDEFINED> instruction: 0xf001440c
    188c:	adcmi	pc, r5, #564	; 0x234
    1890:	andcs	sp, sl, pc, ror #3
    1894:	b	ffdbf898 <sg_chk_n_print3@plt+0xffdbe974>
    1898:			; <UNDEFINED> instruction: 0x4611e79c
    189c:	streq	lr, [fp, #-2981]	; 0xfffff45b
    18a0:	strb	r2, [pc, -r0, lsl #8]
    18a4:	ldrbtmi	r4, [fp], #-3018	; 0xfffff436
    18a8:	subscc	pc, r0, #9633792	; 0x930000
    18ac:			; <UNDEFINED> instruction: 0xd1b12b00
    18b0:			; <UNDEFINED> instruction: 0x307cf89d
    18b4:	ldrbmi	fp, [r0], -fp, ror #19
    18b8:			; <UNDEFINED> instruction: 0xf96cf002
    18bc:	tstcs	r7, #3620864	; 0x374000
    18c0:	stmdacs	r0, {r0, r1, r3, r8, r9, ip, sp, pc}
    18c4:	adcshi	pc, r0, r0
    18c8:	addmi	r9, r8, #12, 18	; 0x30000
    18cc:	adchi	pc, ip, r0
    18d0:	andls	r4, r0, r0, asr #19
    18d4:	ldrbtmi	r2, [r9], #-1
    18d8:	b	ff8bf8dc <sg_chk_n_print3@plt+0xff8be9b8>
    18dc:	ldrbtmi	r4, [r8], #-2238	; 0xfffff742
    18e0:	b	1ebf8e4 <sg_chk_n_print3@plt+0x1ebe9c0>
    18e4:			; <UNDEFINED> instruction: 0xf89de7c0
    18e8:	blcs	dae0 <sg_chk_n_print3@plt+0xcbbc>
    18ec:			; <UNDEFINED> instruction: 0xf10dd0bc
    18f0:	ldmibmi	sl!, {r2, r3, r4, r5, r6, r8, fp}
    18f4:	andcs	r4, r1, sl, asr #12
    18f8:			; <UNDEFINED> instruction: 0xf7ff4479
    18fc:	sbfx	lr, r2, #21, #15
    1900:	ldmdbeq	ip!, {r0, r2, r3, r8, ip, sp, lr, pc}^
    1904:	blls	2fb67c <sg_chk_n_print3@plt+0x2fa758>
    1908:			; <UNDEFINED> instruction: 0xf0004298
    190c:	stmdacs	r0, {r0, r1, r4, r7, pc}
    1910:	addshi	pc, r0, r0
    1914:			; <UNDEFINED> instruction: 0x460349b2
    1918:	ldrbtmi	r2, [r9], #-1
    191c:	b	ff03f920 <sg_chk_n_print3@plt+0xff03e9fc>
    1920:	ldrbtmi	r4, [r8], #-2224	; 0xfffff750
    1924:	b	163f928 <sg_chk_n_print3@plt+0x163ea04>
    1928:	mulcs	r1, lr, r7
    192c:	ldc2l	0, cr15, [r6, #-0]
    1930:	movwmi	r9, #15112	; 0x3b08
    1934:	ldr	r9, [r9], -r8, lsl #6
    1938:	ldrbmi	r4, [r0], -fp, lsr #29
    193c:	vst4.8	{d18,d20,d22,d24}, [pc], r4
    1940:			; <UNDEFINED> instruction: 0xf8ad7389
    1944:	ldrbtmi	r1, [lr], #-128	; 0xffffff80
    1948:	ldcge	3, cr9, [pc, #-124]	; 18d4 <sg_chk_n_print3@plt+0x9b0>
    194c:	tstls	fp, r1, lsl #6
    1950:	tstcs	r6, sl, lsl r6
    1954:	stmib	sp, {r0, r1, r2, r4, r8, sl, ip, pc}^
    1958:			; <UNDEFINED> instruction: 0xf0001318
    195c:			; <UNDEFINED> instruction: 0x2104fc99
    1960:			; <UNDEFINED> instruction: 0xf0402800
    1964:	ldmdavc	r2!, {r0, r1, r9, pc}^
    1968:	tstmi	r3, #11730944	; 0xb30000
    196c:	eorhi	pc, lr, #64	; 0x40
    1970:	movwcs	r4, #26192	; 0x6650
    1974:	blvc	fe27eab8 <sg_chk_n_print3@plt+0xfe27db94>
    1978:	vorr.i32	d25, #2048	; 0x00000800
    197c:	movwcs	r0, #7040	; 0x1b80
    1980:	addne	pc, r0, sp, lsr #17
    1984:	tstls	r9, #96468992	; 0x5c00000
    1988:	tstvs	sl, sp, asr #19
    198c:	rsbslt	pc, ip, sp, asr #17
    1990:	ldc2l	0, cr15, [lr], #-0
    1994:			; <UNDEFINED> instruction: 0xf0402800
    1998:	ldmdavc	r3!, {r0, r1, r2, r3, r4, r6, r7, r8, pc}^
    199c:			; <UNDEFINED> instruction: 0xf0402b80
    19a0:	ldmvc	r3!, {r0, r1, r3, r4, r9, pc}
    19a4:			; <UNDEFINED> instruction: 0xf0402b00
    19a8:	ldmvc	r2!, {r0, r1, r2, r4, r9, pc}^
    19ac:			; <UNDEFINED> instruction: 0xf8cd4650
    19b0:			; <UNDEFINED> instruction: 0xf88db07c
    19b4:			; <UNDEFINED> instruction: 0xf1023081
    19b8:	movwcs	r0, #6916	; 0x1b04
    19bc:	ldrls	r2, [r7, #-518]	; 0xfffffdfa
    19c0:	tstcs	r8, #3358720	; 0x334000
    19c4:			; <UNDEFINED> instruction: 0xf88d961a
    19c8:			; <UNDEFINED> instruction: 0xf8cdb080
    19cc:			; <UNDEFINED> instruction: 0xf000b06c
    19d0:	stmdacs	r0, {r0, r1, r2, r3, r4, r6, sl, fp, ip, sp, lr, pc}
    19d4:	bichi	pc, r0, r0, asr #32
    19d8:	mulcc	r0, r8, r8
    19dc:	stmdble	r7, {r0, r8, r9, fp, sp}
    19e0:	ldrbtmi	r4, [r8], #-2178	; 0xfffff77e
    19e4:	ldmib	r8!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    19e8:			; <UNDEFINED> instruction: 0x46304659
    19ec:	blx	19bd9f6 <sg_chk_n_print3@plt+0x19bcad2>
    19f0:	strcs	r4, [r0, #-2943]	; 0xfffff481
    19f4:	andcs	r4, r1, pc, ror r9
    19f8:	cfldrsne	mvf4, [sl, #-492]	; 0xfffffe14
    19fc:	ldmvc	fp, {r0, r3, r4, r5, r6, sl, lr}^
    1a00:			; <UNDEFINED> instruction: 0xf7ff549d
    1a04:	ldr	lr, [sp, #2638]	; 0xa4e
    1a08:			; <UNDEFINED> instruction: 0xf0002000
    1a0c:	blls	240e30 <sg_chk_n_print3@plt+0x23ff0c>
    1a10:	movwls	r4, #33539	; 0x8303
    1a14:	blls	13b0a4 <sg_chk_n_print3@plt+0x13a180>
    1a18:	str	r9, [fp, #776]	; 0x308
    1a1c:	ldrbtmi	r4, [sl], #-2678	; 0xfffff58a
    1a20:	bmi	1dbb020 <sg_chk_n_print3@plt+0x1dba0fc>
    1a24:	strb	r4, [r1, #-1146]!	; 0xfffffb86
    1a28:	andcs	r4, r1, r5, ror r9
    1a2c:			; <UNDEFINED> instruction: 0xf7ff4479
    1a30:	smmlar	r3, r8, sl, lr
    1a34:	andcs	r4, r1, r3, ror r9
    1a38:			; <UNDEFINED> instruction: 0xf7ff4479
    1a3c:			; <UNDEFINED> instruction: 0xe76fea32
    1a40:	ldrbtmi	r4, [r8], #-2161	; 0xfffff78f
    1a44:	stmib	r8, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    1a48:	cfstr32ls	mvfx14, [sl], {116}	; 0x74
    1a4c:			; <UNDEFINED> instruction: 0x43239b08
    1a50:	ldrb	r9, [fp, #-776]!	; 0xfffffcf8
    1a54:			; <UNDEFINED> instruction: 0xf7ff200a
    1a58:	ldr	lr, [r9, #-2582]	; 0xfffff5ea
    1a5c:	ldmdbeq	ip!, {r0, r2, r3, r8, ip, sp, lr, pc}^
    1a60:	cmncs	r0, #434176	; 0x6a000
    1a64:	andne	lr, r1, sp, asr #19
    1a68:			; <UNDEFINED> instruction: 0x4648447a
    1a6c:	ldrmi	r9, [r9], -r0, lsl #4
    1a70:			; <UNDEFINED> instruction: 0xf7ff2201
    1a74:	strbt	lr, [lr], ip, asr #20
    1a78:	blcs	fffe86c8 <sg_chk_n_print3@plt+0xfffe77a4>
    1a7c:	mcrge	4, 1, pc, cr0, cr15, {3}	; <UNPREDICTABLE>
    1a80:	andcs	lr, sl, r4, lsl r6
    1a84:			; <UNDEFINED> instruction: 0xf7ff462c
    1a88:			; <UNDEFINED> instruction: 0xe7dfe9fe
    1a8c:	ldrdeq	sl, [r1], -r2
    1a90:	andeq	r0, r0, r4, asr #1
    1a94:	andeq	sl, r1, r0, asr #31
    1a98:	strdeq	sl, [r0], -lr
    1a9c:	ldrdeq	fp, [r1], -ip
    1aa0:	ldrdeq	fp, [r1], -r8
    1aa4:	andeq	r0, r0, r4, ror #1
    1aa8:	andeq	sl, r0, ip, lsr #32
    1aac:			; <UNDEFINED> instruction: 0x0001b3b2
    1ab0:	andeq	fp, r1, r0, ror r3
    1ab4:	andeq	fp, r1, r8, asr r3
    1ab8:	andeq	fp, r1, ip, lsr r3
    1abc:	andeq	fp, r1, lr, lsl r3
    1ac0:	andeq	fp, r1, sl, lsl #6
    1ac4:	andeq	fp, r1, r8, ror #5
    1ac8:	andeq	r9, r0, r4, lsr #28
    1acc:	andeq	sl, r1, sl, ror lr
    1ad0:	muleq	r1, sl, r2
    1ad4:	andeq	fp, r1, r6, lsl #5
    1ad8:	ldrdeq	r0, [r0], -r8
    1adc:	andeq	r7, r0, ip, lsr #19
    1ae0:	andeq	r9, r0, sl, lsr #30
    1ae4:	andeq	sl, r1, r8, lsl sp
    1ae8:	andeq	r9, r0, lr, ror sp
    1aec:	andeq	r9, r0, r4, ror sp
    1af0:			; <UNDEFINED> instruction: 0x0001adba
    1af4:	andeq	r9, r0, ip, lsr #28
    1af8:	ldrdeq	fp, [r1], -r0
    1afc:	andeq	r0, r0, r8, asr #1
    1b00:	andeq	r9, r0, r8, ror #30
    1b04:	andeq	fp, r1, r4, ror r1
    1b08:	andeq	r9, r0, r4, ror #29
    1b0c:	ldrdeq	fp, [r1], -r0
    1b10:	andeq	fp, r1, r2, lsr #1
    1b14:	andeq	fp, r4, sl, lsr #6
    1b18:	andeq	fp, r1, sl, lsr r0
    1b1c:	andeq	r9, r0, r2, lsl #30
    1b20:	ldrdeq	fp, [r4], -r4
    1b24:	strdeq	sl, [r1], -sl	; <UNPREDICTABLE>
    1b28:	muleq	r4, r6, r2
    1b2c:	andeq	r9, r0, ip, lsl pc
    1b30:	andeq	sl, r1, r8, asr #31
    1b34:	andeq	fp, r4, ip, ror #4
    1b38:	andeq	sl, r1, r6, lsr #31
    1b3c:	andeq	sl, r0, lr, ror #1
    1b40:	andeq	r9, r0, ip, asr #31
    1b44:	andeq	fp, r4, r6, lsr r2
    1b48:	andeq	sl, r1, r2, ror pc
    1b4c:	strheq	sl, [r0], -sl	; <UNPREDICTABLE>
    1b50:	muleq	r0, r8, pc	; <UNPREDICTABLE>
    1b54:	andeq	fp, r4, r2, lsl #4
    1b58:	andeq	sl, r1, lr, lsr pc
    1b5c:	andeq	sl, r0, r6, lsl #1
    1b60:	andeq	r9, r0, r4, ror #30
    1b64:	andeq	sl, r1, r4, lsl pc
    1b68:	strdeq	sl, [r1], -ip
    1b6c:	andeq	sl, r1, ip, ror #29
    1b70:	andeq	sl, r1, r8, lsl #21
    1b74:	strdeq	r9, [r0], -r6
    1b78:	andeq	r9, r0, r6, ror #21
    1b7c:	muleq	r0, r2, r9
    1b80:	andeq	r9, r0, ip, lsl #19
    1b84:			; <UNDEFINED> instruction: 0x0001a9be
    1b88:	ldrdeq	r9, [r0], -ip
    1b8c:	strdeq	r9, [r0], -r6
    1b90:			; <UNDEFINED> instruction: 0x00009ab4
    1b94:	andeq	r9, r0, sl, asr #17
    1b98:	andeq	sl, r1, r4, ror #18
    1b9c:	muleq	r1, ip, sp
    1ba0:	andeq	r3, r4, lr, lsr r0
    1ba4:	andeq	sl, r1, lr, ror #26
    1ba8:	andeq	sl, r1, r0, asr sp
    1bac:	andeq	sl, r1, lr, asr #26
    1bb0:	andeq	sl, r1, r0, lsr sp
    1bb4:	ldrdeq	sl, [r1], -r4
    1bb8:	andeq	r9, r0, r6, lsr lr
    1bbc:	andeq	r2, r4, sl, lsr #30
    1bc0:	andeq	sl, r1, r6, lsr ip
    1bc4:	ldrdeq	r9, [r0], -r0
    1bc8:	andeq	sl, r1, ip, ror #23
    1bcc:	andeq	r9, r0, r8, asr lr
    1bd0:	andeq	sl, r1, r6, lsr #23
    1bd4:	andeq	r9, r0, r2, ror sp
    1bd8:	andeq	r9, r0, sl, ror #2
    1bdc:	andeq	r7, r0, ip, asr ip
    1be0:	andeq	r9, r0, lr, ror sp
    1be4:	andeq	r7, r0, sl, ror sp
    1be8:			; <UNDEFINED> instruction: 0x0004adbe
    1bec:	andeq	r9, r0, sl, lsl #23
    1bf0:	andeq	sl, r4, ip, lsl #26
    1bf4:	muleq	r0, r4, fp
    1bf8:	andeq	r9, r0, r2, ror #10
    1bfc:	andeq	r9, r0, r0, asr #10
    1c00:	andeq	r9, r0, r8, asr #24
    1c04:	andeq	r9, r0, ip, ror ip
    1c08:	andeq	r9, r0, r6, asr #17
    1c0c:	andeq	r9, r0, r8, asr #23
    1c10:	strtmi	r4, [r8], -pc, lsr #19
    1c14:	andcs	r2, r7, #335544320	; 0x14000000
    1c18:	cfstrdne	mvd4, [lr], #484	; 0x1e4
    1c1c:			; <UNDEFINED> instruction: 0xf982f001
    1c20:	andcs	r4, r1, #172, 18	; 0x2b0000
    1c24:	stmiane	r8!, {r0, r1, r2, r8, r9, sp}
    1c28:			; <UNDEFINED> instruction: 0xf0014479
    1c2c:	stmibmi	sl!, {r0, r1, r3, r4, r5, r6, r8, fp, ip, sp, lr, pc}
    1c30:	movwcs	r1, #3240	; 0xca8
    1c34:	rscscs	r4, pc, #2030043136	; 0x79000000
    1c38:			; <UNDEFINED> instruction: 0xf974f001
    1c3c:	ldrtmi	r4, [r0], -r7, lsr #19
    1c40:	ldrbtmi	r2, [r9], #-773	; 0xfffffcfb
    1c44:			; <UNDEFINED> instruction: 0xf0012201
    1c48:	stmibmi	r5!, {r0, r2, r3, r5, r6, r8, fp, ip, sp, lr, pc}
    1c4c:	movwcs	r4, #17968	; 0x4630
    1c50:	andcs	r4, r1, #2030043136	; 0x79000000
    1c54:			; <UNDEFINED> instruction: 0xf966f001
    1c58:	ldrtmi	r4, [r0], -r2, lsr #19
    1c5c:	ldrbtmi	r2, [r9], #-768	; 0xfffffd00
    1c60:			; <UNDEFINED> instruction: 0xf105220f
    1c64:			; <UNDEFINED> instruction: 0xf0010805
    1c68:	ldmibmi	pc, {r0, r2, r3, r4, r6, r8, fp, ip, sp, lr, pc}	; <UNPREDICTABLE>
    1c6c:	strbmi	r2, [r0], -r7, lsl #6
    1c70:	ldrbtmi	r2, [r9], #-513	; 0xfffffdff
    1c74:	ldrmi	r1, [sp], #-3502	; 0xfffff252
    1c78:			; <UNDEFINED> instruction: 0xf954f001
    1c7c:			; <UNDEFINED> instruction: 0x4640499b
    1c80:	andcs	r2, r1, #402653184	; 0x18000000
    1c84:			; <UNDEFINED> instruction: 0xf0014479
    1c88:	ldmibmi	r9, {r0, r2, r3, r6, r8, fp, ip, sp, lr, pc}
    1c8c:	movwcs	r4, #17984	; 0x4640
    1c90:	andcs	r4, r3, #2030043136	; 0x79000000
    1c94:			; <UNDEFINED> instruction: 0xf946f001
    1c98:			; <UNDEFINED> instruction: 0x46404996
    1c9c:	ldrbtmi	r2, [r9], #-771	; 0xfffffcfd
    1ca0:			; <UNDEFINED> instruction: 0xf0012201
    1ca4:	ldmibmi	r4, {r0, r1, r2, r3, r4, r5, r8, fp, ip, sp, lr, pc}
    1ca8:	movwcs	r4, #1600	; 0x640
    1cac:	andcs	r4, r1, #2030043136	; 0x79000000
    1cb0:			; <UNDEFINED> instruction: 0xf938f001
    1cb4:			; <UNDEFINED> instruction: 0x46304991
    1cb8:	ldrbtmi	r2, [r9], #-775	; 0xfffffcf9
    1cbc:			; <UNDEFINED> instruction: 0xf0012201
    1cc0:	stmibmi	pc, {r0, r4, r5, r8, fp, ip, sp, lr, pc}	; <UNPREDICTABLE>
    1cc4:	movwcs	r4, #26160	; 0x6630
    1cc8:	andcs	r4, r1, #2030043136	; 0x79000000
    1ccc:			; <UNDEFINED> instruction: 0xf92af001
    1cd0:	ldrtmi	r4, [r0], -ip, lsl #19
    1cd4:	ldrbtmi	r2, [r9], #-772	; 0xfffffcfc
    1cd8:			; <UNDEFINED> instruction: 0xf0012201
    1cdc:	stmibmi	sl, {r0, r1, r5, r8, fp, ip, sp, lr, pc}
    1ce0:	movwcs	r4, #13872	; 0x3630
    1ce4:	andcs	r4, r1, #2030043136	; 0x79000000
    1ce8:			; <UNDEFINED> instruction: 0xf91cf001
    1cec:	ldrtmi	r4, [r0], -r7, lsl #19
    1cf0:	ldrbtmi	r2, [r9], #-768	; 0xfffffd00
    1cf4:			; <UNDEFINED> instruction: 0xf0012201
    1cf8:	stmibmi	r5, {r0, r2, r4, r8, fp, ip, sp, lr, pc}
    1cfc:	movwcs	r4, #30248	; 0x7628
    1d00:	andcs	r4, r1, #2030043136	; 0x79000000
    1d04:			; <UNDEFINED> instruction: 0xf90ef001
    1d08:	strtmi	r4, [r8], -r2, lsl #19
    1d0c:	ldrbtmi	r2, [r9], #-773	; 0xfffffcfb
    1d10:			; <UNDEFINED> instruction: 0xf0012201
    1d14:	stmibmi	r0, {r0, r1, r2, r8, fp, ip, sp, lr, pc}
    1d18:	movwcs	r4, #17960	; 0x4628
    1d1c:	andcs	r4, r1, #2030043136	; 0x79000000
    1d20:			; <UNDEFINED> instruction: 0xf900f001
    1d24:			; <UNDEFINED> instruction: 0x4628497d
    1d28:	ldrbtmi	r2, [r9], #-771	; 0xfffffcfd
    1d2c:			; <UNDEFINED> instruction: 0xf0012201
    1d30:	ldmdbmi	fp!, {r0, r3, r4, r5, r6, r7, fp, ip, sp, lr, pc}^
    1d34:	strtmi	r2, [r8], -r1, lsl #6
    1d38:			; <UNDEFINED> instruction: 0x461a4479
    1d3c:			; <UNDEFINED> instruction: 0xf8f2f001
    1d40:	bllt	fe7bfd44 <sg_chk_n_print3@plt+0xfe7bee20>
    1d44:	ldrbtmi	r4, [r8], #-2167	; 0xfffff789
    1d48:	stmda	r6, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    1d4c:	ldrbtmi	r4, [r8], #-2166	; 0xfffff78a
    1d50:	stmda	r2, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    1d54:	bllt	fe17fd58 <sg_chk_n_print3@plt+0xfe17ee34>
    1d58:	ldrbtmi	r4, [r8], #-2164	; 0xfffff78c
    1d5c:	ldmda	ip!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    1d60:	bllt	ffc3fd64 <sg_chk_n_print3@plt+0xffc3ee40>
    1d64:	movwls	r9, #19207	; 0x4b07
    1d68:	bllt	c7fd6c <sg_chk_n_print3@plt+0xc7ee48>
    1d6c:	ldrbtmi	r4, [r8], #-2160	; 0xfffff790
    1d70:	ldmda	r2!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    1d74:	bllt	ff9bfd78 <sg_chk_n_print3@plt+0xff9bee54>
    1d78:	strcs	r4, [r1], #-2158	; 0xfffff792
    1d7c:			; <UNDEFINED> instruction: 0xf7ff4478
    1d80:	strbt	lr, [r3], -ip, lsr #16
    1d84:	ldrbmi	r4, [r0], -ip, ror #18
    1d88:			; <UNDEFINED> instruction: 0xf0014479
    1d8c:	strmi	pc, [r4], -sp, asr #30
    1d90:	stmdbmi	sl!, {r2, r3, r4, r6, r9, sl, sp, lr, pc}^
    1d94:	ldmdbeq	ip!, {r0, r2, r3, r8, ip, sp, lr, pc}^
    1d98:	stmib	sp, {r5, r6, r8, r9, sp}^
    1d9c:	ldrbtmi	r2, [r9], #-1
    1da0:	tstls	r0, r8, asr #12
    1da4:	ldrmi	r2, [r9], -r1, lsl #4
    1da8:	ldm	r0!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    1dac:			; <UNDEFINED> instruction: 0x3010f8d8
    1db0:	cfstr32ls	mvfx14, [r5, #-24]	; 0xffffffe8
    1db4:	blmi	188a1c0 <sg_chk_n_print3@plt+0x188929c>
    1db8:	tstls	r4, r7, lsr #4
    1dbc:	stmiapl	fp!, {r0, r5, r6, fp, lr}^
    1dc0:	ldmdavs	fp, {r3, r4, r5, r6, sl, lr}
    1dc4:	svc	0x00f0f7fe
    1dc8:	bllt	7fdcc <sg_chk_n_print3@plt+0x7eea8>
    1dcc:	ldrbtmi	r4, [r8], #-2142	; 0xfffff7a2
    1dd0:	stmda	r2, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    1dd4:	bllt	fedbfdd8 <sg_chk_n_print3@plt+0xfedbeeb4>
    1dd8:	ldrbtmi	r4, [r8], #-2140	; 0xfffff7a4
    1ddc:	svc	0x00fcf7fe
    1de0:	bllt	fec3fde4 <sg_chk_n_print3@plt+0xfec3eec0>
    1de4:	ldrbtmi	r4, [r8], #-2138	; 0xfffff7a6
    1de8:			; <UNDEFINED> instruction: 0xf9d8f000
    1dec:	tstcs	r1, r5, lsl #26
    1df0:	bmi	1613f44 <sg_chk_n_print3@plt+0x1613020>
    1df4:	stmdapl	sp!, {r0, r4, r8, r9, fp, ip, pc}
    1df8:	stmdavs	r8!, {r1, r3, r4, r5, r6, sl, lr}
    1dfc:	ldmda	r6, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    1e00:	stmdavs	fp!, {r0, r2, r4, r6, fp, lr}
    1e04:	tstcs	r1, r0, lsr #4
    1e08:			; <UNDEFINED> instruction: 0xf7fe4478
    1e0c:	ldr	lr, [sp], -lr, asr #31
    1e10:	andcc	r4, r5, #1343488	; 0x148000
    1e14:			; <UNDEFINED> instruction: 0xf06f2001
    1e18:	ldrbtmi	r0, [r9], #-789	; 0xfffffceb
    1e1c:			; <UNDEFINED> instruction: 0xf7ff9308
    1e20:			; <UNDEFINED> instruction: 0xf7ffe840
    1e24:	stmdami	lr, {r0, r1, r2, r7, r8, r9, fp, ip, sp, pc}^
    1e28:			; <UNDEFINED> instruction: 0xf0004478
    1e2c:			; <UNDEFINED> instruction: 0xf7fef9b7
    1e30:	stmdami	ip, {r1, r2, r3, r4, r7, r8, r9, sl, fp, sp, lr, pc}^
    1e34:			; <UNDEFINED> instruction: 0xf0004478
    1e38:	stmdami	fp, {r0, r4, r5, r7, r8, fp, ip, sp, lr, pc}^
    1e3c:			; <UNDEFINED> instruction: 0xf0004478
    1e40:	stmdami	sl, {r0, r2, r3, r5, r7, r8, fp, ip, sp, lr, pc}^
    1e44:			; <UNDEFINED> instruction: 0xf0004478
    1e48:			; <UNDEFINED> instruction: 0xf64df9a9
    1e4c:			; <UNDEFINED> instruction: 0xf6cf03f1
    1e50:	addsmi	r7, r8, #-67108861	; 0xfc000003
    1e54:	stmdami	r6, {r5, ip, lr, pc}^
    1e58:			; <UNDEFINED> instruction: 0xf7fe4478
    1e5c:	stmdami	r5, {r2, r4, r7, r8, r9, sl, fp, sp, lr, pc}^
    1e60:	tstcs	r1, r5, lsl #24
    1e64:			; <UNDEFINED> instruction: 0xf8d54a44
    1e68:	stmdapl	r4!, {r5, r7, r9, ip, sp}
    1e6c:	stmdavs	r0!, {r1, r3, r4, r5, r6, sl, lr}
    1e70:	ldmda	ip, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    1e74:	stmdavs	r3!, {r0, r6, fp, lr}
    1e78:	ldrbtmi	r2, [r8], #-533	; 0xfffffdeb
    1e7c:			; <UNDEFINED> instruction: 0xf7fe2101
    1e80:	mulcs	r1, r4, pc	; <UNPREDICTABLE>
    1e84:	svc	0x00c6f7fe
    1e88:	ldrbtmi	r4, [r8], #-2109	; 0xfffff7c3
    1e8c:			; <UNDEFINED> instruction: 0xf986f000
    1e90:	ldrbtmi	r4, [r8], #-2108	; 0xfffff7c4
    1e94:			; <UNDEFINED> instruction: 0xf982f000
    1e98:	tstcs	r1, r5, lsl #24
    1e9c:	bmi	e93f78 <sg_chk_n_print3@plt+0xe93054>
    1ea0:	adccc	pc, r0, #13959168	; 0xd50000
    1ea4:	ldrbtmi	r5, [sl], #-2080	; 0xfffff7e0
    1ea8:			; <UNDEFINED> instruction: 0xf7ff6800
    1eac:	strb	lr, [r8, r0, lsl #16]!
    1eb0:	ldrbtmi	r4, [r8], #-2102	; 0xfffff7ca
    1eb4:			; <UNDEFINED> instruction: 0xf972f000
    1eb8:			; <UNDEFINED> instruction: 0xf0002000
    1ebc:	ldmdami	r4!, {r0, r1, r2, r3, r5, r6, r8, fp, ip, sp, lr, pc}
    1ec0:			; <UNDEFINED> instruction: 0xf0004478
    1ec4:	ldmdami	r3!, {r0, r1, r3, r5, r6, r8, fp, ip, sp, lr, pc}
    1ec8:			; <UNDEFINED> instruction: 0xf0004478
    1ecc:	svclt	0x0000f967
    1ed0:	andeq	r9, r0, r0, lsl #15
    1ed4:	andeq	r9, r0, r8, lsl #15
    1ed8:	andeq	r9, r0, r8, lsl #15
    1edc:	andeq	r9, r0, r2, lsl #15
    1ee0:	andeq	r9, r0, ip, ror r7
    1ee4:	andeq	r9, r0, r6, ror r7
    1ee8:	andeq	r9, r0, sl, ror r7
    1eec:	andeq	r9, r0, r0, ror r7
    1ef0:	andeq	r9, r0, r8, ror #14
    1ef4:	andeq	r9, r0, r2, ror #14
    1ef8:	andeq	r9, r0, r8, asr r7
    1efc:	andeq	r9, r0, r2, asr r7
    1f00:	andeq	r9, r0, ip, asr #14
    1f04:	andeq	r9, r0, r6, asr #14
    1f08:	andeq	r9, r0, r0, asr #14
    1f0c:	andeq	r9, r0, sl, lsr r7
    1f10:	andeq	r9, r0, r4, lsr r7
    1f14:	andeq	r9, r0, sl, lsr r7
    1f18:	andeq	r9, r0, r8, lsr r7
    1f1c:	andeq	r9, r0, lr, lsr r7
    1f20:	andeq	r9, r0, r0, asr #14
    1f24:	andeq	r9, r0, r6, lsr #12
    1f28:	andeq	r8, r0, r2, lsl #4
    1f2c:	andeq	r9, r0, r6, lsr #15
    1f30:	andeq	r9, r0, r6, lsr #14
    1f34:	andeq	r9, r0, ip, lsr #16
    1f38:	andeq	r2, r4, ip, ror r9
    1f3c:	andeq	r9, r0, lr, asr r8
    1f40:	ldrdeq	r0, [r0], -r8
    1f44:	andeq	r9, r0, r0, lsr #10
    1f48:	strdeq	r9, [r0], -lr
    1f4c:	andeq	r9, r0, lr, asr r7
    1f50:	andeq	r9, r0, r2, ror #3
    1f54:	ldrdeq	r7, [r0], -ip
    1f58:	strdeq	r7, [r0], -r0
    1f5c:	andeq	r9, r0, sl, lsl r5
    1f60:	andeq	r9, r0, r8, ror #6
    1f64:	andeq	r9, r0, r4, lsl #4
    1f68:	andeq	r9, r0, r4, lsr #4
    1f6c:	muleq	r0, r4, r2
    1f70:	andeq	r9, r0, r0, lsr r4
    1f74:	andeq	r0, r0, ip, asr #1
    1f78:	andeq	r9, r0, ip, lsr #8
    1f7c:	andeq	r9, r0, lr, asr #8
    1f80:			; <UNDEFINED> instruction: 0x000093b6
    1f84:	andeq	r9, r0, r2, ror r3
    1f88:			; <UNDEFINED> instruction: 0x000093b2
    1f8c:	andeq	r9, r0, lr, asr r1
    1f90:	andeq	r9, r0, r0, lsl #6
    1f94:	ldrdeq	r9, [r0], -r8
    1f98:	bleq	3e0dc <sg_chk_n_print3@plt+0x3d1b8>
    1f9c:	cdpeq	0, 0, cr15, cr0, cr15, {2}
    1fa0:	strbtmi	fp, [sl], -r2, lsl #24
    1fa4:	strlt	fp, [r1], #-1028	; 0xfffffbfc
    1fa8:	ldrdge	pc, [r4], -pc	; <UNPREDICTABLE>
    1fac:	ldrmi	sl, [sl], #776	; 0x308
    1fb0:	ldrdgt	pc, [r0], -pc	; <UNPREDICTABLE>
    1fb4:	andgt	pc, ip, sl, asr r8	; <UNPREDICTABLE>
    1fb8:	stcgt	8, cr15, [r4, #-308]	; 0xfffffecc
    1fbc:			; <UNDEFINED> instruction: 0xf85a4b06
    1fc0:	stmdami	r6, {r0, r1, ip, sp}
    1fc4:	andeq	pc, r0, sl, asr r8	; <UNPREDICTABLE>
    1fc8:	svc	0x0012f7fe
    1fcc:	svc	0x008cf7fe
    1fd0:	andeq	r9, r1, r8, asr #30
    1fd4:	strheq	r0, [r0], -r8
    1fd8:	ldrdeq	r0, [r0], -r4
    1fdc:	ldrdeq	r0, [r0], -ip
    1fe0:	ldr	r3, [pc, #20]	; 1ffc <sg_chk_n_print3@plt+0x10d8>
    1fe4:	ldr	r2, [pc, #20]	; 2000 <sg_chk_n_print3@plt+0x10dc>
    1fe8:	add	r3, pc, r3
    1fec:	ldr	r2, [r3, r2]
    1ff0:	cmp	r2, #0
    1ff4:	bxeq	lr
    1ff8:	b	dfc <__gmon_start__@plt>
    1ffc:	andeq	r9, r1, r8, lsr #30
    2000:	ldrdeq	r0, [r0], -r0	; <UNPREDICTABLE>
    2004:	blmi	1d4024 <sg_chk_n_print3@plt+0x1d3100>
    2008:	bmi	1d31f0 <sg_chk_n_print3@plt+0x1d22cc>
    200c:	addmi	r4, r3, #2063597568	; 0x7b000000
    2010:	andle	r4, r3, sl, ror r4
    2014:	ldmpl	r3, {r0, r2, r8, r9, fp, lr}^
    2018:	ldrmi	fp, [r8, -r3, lsl #2]
    201c:	svclt	0x00004770
    2020:	andeq	sl, r1, r8, lsr r4
    2024:	andeq	sl, r1, r4, lsr r4
    2028:	andeq	r9, r1, r4, lsl #30
    202c:	andeq	r0, r0, r0, asr #1
    2030:	stmdbmi	r9, {r3, fp, lr}
    2034:	bmi	25321c <sg_chk_n_print3@plt+0x2522f8>
    2038:	bne	253224 <sg_chk_n_print3@plt+0x252300>
    203c:	svceq	0x00cb447a
    2040:			; <UNDEFINED> instruction: 0x01a1eb03
    2044:	andle	r1, r3, r9, asr #32
    2048:	ldmpl	r3, {r0, r2, r8, r9, fp, lr}^
    204c:	ldrmi	fp, [r8, -r3, lsl #2]
    2050:	svclt	0x00004770
    2054:	andeq	sl, r1, ip, lsl #8
    2058:	andeq	sl, r1, r8, lsl #8
    205c:	ldrdeq	r9, [r1], -r8
    2060:	andeq	r0, r0, r0, ror #1
    2064:	blmi	2af48c <sg_chk_n_print3@plt+0x2ae568>
    2068:	ldrbtmi	r4, [fp], #-2570	; 0xfffff5f6
    206c:	ldmdavc	fp, {r1, r3, r4, r5, r6, sl, lr}
    2070:	blmi	270624 <sg_chk_n_print3@plt+0x26f700>
    2074:	ldrdlt	r5, [r3, -r3]!
    2078:	ldrbtmi	r4, [fp], #-2824	; 0xfffff4f8
    207c:			; <UNDEFINED> instruction: 0xf7fe6818
    2080:			; <UNDEFINED> instruction: 0xf7ffee5c
    2084:	blmi	1c1f88 <sg_chk_n_print3@plt+0x1c1064>
    2088:	ldrbtmi	r2, [fp], #-513	; 0xfffffdff
    208c:	stclt	0, cr7, [r8, #-104]	; 0xffffff98
    2090:	ldrdeq	sl, [r1], -sl	; <UNPREDICTABLE>
    2094:	andeq	r9, r1, r8, lsr #29
    2098:	strheq	r0, [r0], -ip
    209c:	andeq	r9, r1, r6, lsl #31
    20a0:			; <UNDEFINED> instruction: 0x0001a3ba
    20a4:	svclt	0x0000e7c4
    20a8:	movwcs	r4, #1025	; 0x401
    20ac:	blcs	800f4 <sg_chk_n_print3@plt+0x7f1d0>
    20b0:	b	1092abc <sg_chk_n_print3@plt+0x1091b98>
    20b4:	mvnsle	r2, r3, lsl #6
    20b8:			; <UNDEFINED> instruction: 0x47704618
    20bc:	mvnsmi	lr, sp, lsr #18
    20c0:	ldmdbmi	r9, {r1, r2, r3, r9, sl, lr}
    20c4:	andcs	r4, r1, r5, lsl #12
    20c8:			; <UNDEFINED> instruction: 0xf7fe4479
    20cc:			; <UNDEFINED> instruction: 0xb32eeeea
    20d0:	andcs	r4, r1, r6, lsl r9
    20d4:	strcs	r7, [r0], #-2090	; 0xfffff7d6
    20d8:	svcmi	0x00154479
    20dc:	mcr	7, 7, pc, cr0, cr14, {7}	; <UNPREDICTABLE>
    20e0:	ldrsbhi	pc, [r0], #-143	; 0xffffff71	; <UNPREDICTABLE>
    20e4:	ldrbtmi	r4, [r8], #1151	; 0x47f
    20e8:	strmi	r2, [r4], #-1
    20ec:	ldrtmi	r4, [r9], -r6, lsr #5
    20f0:			; <UNDEFINED> instruction: 0xf815d014
    20f4:			; <UNDEFINED> instruction: 0xf7fe2f01
    20f8:			; <UNDEFINED> instruction: 0xf004eed4
    20fc:	blcs	3c2d40 <sg_chk_n_print3@plt+0x3c1e1c>
    2100:	mrcne	1, 3, sp, cr3, cr2, {7}
    2104:	adcmi	r4, r3, #68157440	; 0x4100000
    2108:	andeq	pc, r1, pc, asr #32
    210c:			; <UNDEFINED> instruction: 0xf7fed9ec
    2110:	andcs	lr, r1, r8, asr #29
    2114:	ldrtmi	r4, [r9], -r4, lsl #8
    2118:	mvnle	r4, r6, lsr #5
    211c:	ldrhmi	lr, [r0, #141]!	; 0x8d
    2120:			; <UNDEFINED> instruction: 0xf7fe200a
    2124:	svclt	0x0000bead
    2128:	strdeq	r6, [r0], -r8
    212c:	strdeq	r6, [r0], -r0
    2130:	andeq	r6, r0, r4, ror #3
    2134:	andeq	r6, r0, sl, ror #3
    2138:	addlt	fp, r3, r0, lsr r5
    213c:	cmplt	sl, r4, lsl #16
    2140:	stclne	8, cr7, [r2], #-780	; 0xfffffcf4
    2144:	mcrrne	13, 1, r1, r4, cr8
    2148:	ble	392b80 <sg_chk_n_print3@plt+0x391c5c>
    214c:	ble	5d2ba4 <sg_chk_n_print3@plt+0x5d1c80>
    2150:	ldclt	0, cr11, [r0, #-12]!
    2154:	stmibvc	r3, {r0, r2, r7, r8, fp, ip, sp, lr}^
    2158:	bl	e0268 <sg_chk_n_print3@plt+0xdf344>
    215c:	bl	8ad78 <sg_chk_n_print3@plt+0x89e54>
    2160:			; <UNDEFINED> instruction: 0xf1032204
    2164:	andcc	r0, r2, #8
    2168:	stmdbmi	sl, {r0, r2, r3, r5, r6, r7, r8, r9, sl, sp, lr, pc}
    216c:	ldrmi	r9, [r3], -r0, lsl #6
    2170:			; <UNDEFINED> instruction: 0x46024479
    2174:			; <UNDEFINED> instruction: 0xf7fe2001
    2178:			; <UNDEFINED> instruction: 0xf04fee94
    217c:			; <UNDEFINED> instruction: 0xe7e730ff
    2180:	movwls	r4, #2309	; 0x905
    2184:	ldrbtmi	r4, [r9], #-1539	; 0xfffff9fd
    2188:			; <UNDEFINED> instruction: 0xf7fe2001
    218c:			; <UNDEFINED> instruction: 0xf04fee8a
    2190:			; <UNDEFINED> instruction: 0xe7dd30ff
    2194:	andeq	r6, r0, r8, ror #2
    2198:	muleq	r0, sl, r1
    219c:	strlt	r4, [r8, #-3105]	; 0xfffff3df
    21a0:	stmdacs	r0, {r2, r3, r4, r5, r6, sl, lr}
    21a4:	stcmi	0, cr13, [r0, #-232]!	; 0xffffff18
    21a8:	bmi	8139bc <sg_chk_n_print3@plt+0x812a98>
    21ac:	stmdbpl	r5!, {r0, r8, sp}^
    21b0:	stmdavs	r8!, {r1, r3, r4, r5, r6, sl, lr}
    21b4:	mrc	7, 3, APSR_nzcv, cr10, cr14, {7}
    21b8:	eorscs	r4, r7, #1900544	; 0x1d0000
    21bc:	tstcs	r1, fp, lsr #16
    21c0:			; <UNDEFINED> instruction: 0xf7fe4478
    21c4:	blmi	6fd994 <sg_chk_n_print3@plt+0x6fca70>
    21c8:	vst2.8	{d20-d21}, [pc :64], fp
    21cc:	tstcs	r1, r0, lsr r2
    21d0:	ldrbtmi	r5, [r8], #-2276	; 0xfffff71c
    21d4:			; <UNDEFINED> instruction: 0xf7fe6823
    21d8:	ldmdami	r8, {r3, r5, r6, r7, r8, sl, fp, sp, lr, pc}
    21dc:	vadd.i8	d22, d0, d19
    21e0:	tstcs	r1, r7, lsr #4
    21e4:			; <UNDEFINED> instruction: 0xf7fe4478
    21e8:	ldmdami	r5, {r5, r6, r7, r8, sl, fp, sp, lr, pc}
    21ec:	rsbscs	r6, r9, #2293760	; 0x230000
    21f0:	ldrbtmi	r2, [r8], #-257	; 0xfffffeff
    21f4:	ldcl	7, cr15, [r8, #1016]	; 0x3f8
    21f8:	stmdavs	r3!, {r1, r4, fp, lr}
    21fc:	rsbsne	pc, r1, #64, 4
    2200:	ldrbtmi	r2, [r8], #-257	; 0xfffffeff
    2204:	ldcl	7, cr15, [r0, #1016]	; 0x3f8
    2208:	ldmdbmi	r0, {r0, r1, r2, r3, r9, fp, lr}
    220c:	ldrbtmi	r2, [sl], #-1
    2210:			; <UNDEFINED> instruction: 0xf7fe4479
    2214:	andcs	lr, r2, r6, asr #28
    2218:	ldcl	7, cr15, [ip, #1016]!	; 0x3f8
    221c:	stmiapl	r5!, {r1, r8, r9, fp, lr}^
    2220:	svclt	0x0000e7ca
    2224:	andeq	r9, r1, r4, ror sp
    2228:	andeq	r0, r0, ip, asr #1
    222c:			; <UNDEFINED> instruction: 0x000061bc
    2230:	andeq	r6, r0, r0, asr #3
    2234:	ldrdeq	r0, [r0], -r8
    2238:	andeq	r6, r0, r6, ror #3
    223c:	muleq	r0, r8, r4
    2240:			; <UNDEFINED> instruction: 0x000067b2
    2244:	andeq	r6, r0, lr, lsl r8
    2248:	andeq	r6, r0, r6, lsl #19
    224c:	muleq	r0, r4, r9
    2250:	mvnsmi	lr, sp, lsr #18
    2254:	stmib	r0, {r8, r9, sp}^
    2258:	cdpne	3, 5, cr3, cr4, cr0, {0}
    225c:	strmi	r6, [r8], r3, lsl #1
    2260:	ldrmi	r6, [r5], -r3, asr #1
    2264:	strmi	r7, [r7], -r3, lsl #8
    2268:	stcl	7, cr15, [lr, #1016]	; 0x3f8
    226c:	andeq	lr, r5, #8, 22	; 0x2000
    2270:			; <UNDEFINED> instruction: 0xf8126806
    2274:			; <UNDEFINED> instruction: 0xf8363d01
    2278:	ldreq	r3, [fp], #19
    227c:	cfstr32cc	mvfx13, [r1], {1}
    2280:	sfmne	f5, 3, [r2], #-988	; 0xfffffc24
    2284:	ldrtmi	r4, [r8], -r1, asr #12
    2288:	ldrhmi	lr, [r0, #141]!	; 0x8d
    228c:	stcllt	7, cr15, [r6, #-1016]!	; 0xfffffc08
    2290:			; <UNDEFINED> instruction: 0xf5adb570
    2294:	mrrcmi	13, 2, r7, r7, cr6	; <UNPREDICTABLE>
    2298:	blmi	15cab90 <sg_chk_n_print3@plt+0x15c9c6c>
    229c:	ldrbtmi	r4, [ip], #-1541	; 0xfffff9fb
    22a0:	stmdage	r6, {r8, sp}
    22a4:	stcge	8, cr5, [r5], {227}	; 0xe3
    22a8:			; <UNDEFINED> instruction: 0x93a5681b
    22ac:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
    22b0:	stcl	7, cr15, [r0, #1016]!	; 0x3f8
    22b4:	movweq	lr, #6613	; 0x19d5
    22b8:	subcs	r2, r0, #-1073741804	; 0xc0000014
    22bc:	rsbvc	r6, r2, #33	; 0x21
    22c0:	blcs	1eb48 <sg_chk_n_print3@plt+0x1dc24>
    22c4:			; <UNDEFINED> instruction: 0xf04fd157
    22c8:	strdvs	r3, [r3], #-63	; 0xffffffc1	; <UNPREDICTABLE>
    22cc:	blge	555c00 <sg_chk_n_print3@plt+0x554cdc>
    22d0:			; <UNDEFINED> instruction: 0xf64e692a
    22d4:	ldrbtmi	r2, [lr], #-352	; 0xfffffea0
    22d8:			; <UNDEFINED> instruction: 0x61a368e8
    22dc:	ldmdavc	r3!, {r1, r5, r6, r7, sp, lr}
    22e0:			; <UNDEFINED> instruction: 0x6120682a
    22e4:	cmnvs	r2, r1, ror #3
    22e8:	vmlsmi.f64	d27, d5, d27
    22ec:	vmax.s8	d20, d2, d18
    22f0:	ldrbtmi	r2, [lr], #-389	; 0xfffffe7b
    22f4:			; <UNDEFINED> instruction: 0xf7fe6870
    22f8:	stmdacs	r0, {r1, r2, r3, r4, r6, r8, sl, fp, sp, lr, pc}
    22fc:	strtmi	sp, [r0], -fp, asr #22
    2300:	stc	7, cr15, [r0, #1016]!	; 0x3f8
    2304:	ldmdacs	r5, {r5, r7, r8, ip, sp, pc}
    2308:	ldmdavc	r3!, {r0, r2, r3, r4, r5, ip, lr, pc}
    230c:	cmple	sl, r0, lsl #22
    2310:	strtmi	sl, [r0], -r3, lsl #26
    2314:			; <UNDEFINED> instruction: 0xf7fe4629
    2318:	stmdacs	r0, {r1, r2, r4, r8, sl, fp, sp, lr, pc}
    231c:	stmdavc	fp!, {r0, r6, ip, lr, pc}^
    2320:	subsle	r2, r4, r5, lsl #22
    2324:	subsle	r2, ip, r6, lsl #22
    2328:	svclt	0x00142b02
    232c:	andcs	r2, r6, r1
    2330:	blmi	c54c08 <sg_chk_n_print3@plt+0xc53ce4>
    2334:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
    2338:	blls	fe95c3a8 <sg_chk_n_print3@plt+0xfe95b484>
    233c:	cmple	r6, sl, asr r0
    2340:	cfstr32vc	mvfx15, [r6, #-52]!	; 0xffffffcc
    2344:	ldmdbmi	r0!, {r4, r5, r6, r8, sl, fp, ip, sp, pc}
    2348:	ldrbtmi	r2, [r9], #-1
    234c:	stc	7, cr15, [r8, #1016]!	; 0x3f8
    2350:	ldrdeq	lr, [r0, -r5]
    2354:	mrc2	7, 5, pc, cr2, cr15, {7}
    2358:	blcs	6042c <sg_chk_n_print3@plt+0x5f508>
    235c:	stmiavs	fp!, {r0, r2, r6, r7, r8, fp, ip, lr, pc}
    2360:	bicle	r2, r2, r2, lsl #22
    2364:	ldrbtmi	r4, [r8], #-2089	; 0xfffff7d7
    2368:	ldc	7, cr15, [r6, #-1016]!	; 0xfffffc08
    236c:	ldrdeq	lr, [r3, -r5]
    2370:	mcr2	7, 5, pc, cr4, cr15, {7}	; <UNPREDICTABLE>
    2374:	blcs	bc260 <sg_chk_n_print3@plt+0xbb33c>
    2378:			; <UNDEFINED> instruction: 0xf06fbf0c
    237c:			; <UNDEFINED> instruction: 0xf06f0301
    2380:	rsbvs	r0, r3, r2, lsl #6
    2384:	stmdami	r2!, {r1, r5, r7, r8, r9, sl, sp, lr, pc}
    2388:	andcs	r4, r1, #34603008	; 0x2100000
    238c:			; <UNDEFINED> instruction: 0xf7fe4478
    2390:	andcs	lr, r0, sl, asr #27
    2394:	ldmdami	pc, {r2, r3, r6, r7, r8, r9, sl, sp, lr, pc}	; <UNPREDICTABLE>
    2398:			; <UNDEFINED> instruction: 0xf7fe4478
    239c:	strdcs	lr, [r1], -r4
    23a0:	andcs	lr, r1, r6, asr #15
    23a4:	stmdavs	lr!, {r2, r6, r7, r8, r9, sl, sp, lr, pc}
    23a8:	bmi	6ed844 <sg_chk_n_print3@plt+0x6ec920>
    23ac:	movwvc	pc, #1103	; 0x44f	; <UNPREDICTABLE>
    23b0:			; <UNDEFINED> instruction: 0x46284619
    23b4:	ldrbtmi	r7, [sl], #-2102	; 0xfffff7ca
    23b8:	andcs	r9, r1, #0, 4
    23bc:			; <UNDEFINED> instruction: 0xf7fe9601
    23c0:	strtmi	lr, [r8], -r6, lsr #27
    23c4:	strtmi	r2, [r1], -r1, lsl #4
    23c8:	stc	7, cr15, [ip, #1016]!	; 0x3f8
    23cc:	stmiavc	fp!, {r5, r7, r8, r9, sl, sp, lr, pc}
    23d0:	andle	r2, r8, r0, lsr #22
    23d4:	andle	r2, r8, r4, lsr #22
    23d8:	svclt	0x00142b26
    23dc:	andcs	r2, r4, r1
    23e0:	andcs	lr, r5, r6, lsr #15
    23e4:	andcs	lr, r2, r4, lsr #15
    23e8:	andcs	lr, r3, r2, lsr #15
    23ec:			; <UNDEFINED> instruction: 0xf7fee7a0
    23f0:	svclt	0x0000ecbe
    23f4:	andeq	r9, r1, r6, ror ip
    23f8:	andeq	r0, r0, r4, asr #1
    23fc:	andeq	sl, r1, r6, ror r1
    2400:	andeq	sl, r1, sl, asr r1
    2404:	andeq	r9, r1, r0, ror #23
    2408:	muleq	r0, r6, r8
    240c:	andeq	r6, r0, r2, lsl #17
    2410:	andeq	r6, r0, ip, lsl #17
    2414:	andeq	r6, r0, r4, ror #16
    2418:	andeq	r6, r0, sl, ror r8
    241c:	svcmi	0x00f0e92d
    2420:	stc	6, cr4, [sp, #-524]!	; 0xfffffdf4
    2424:			; <UNDEFINED> instruction: 0xf8df8b04
    2428:			; <UNDEFINED> instruction: 0xf8df1988
    242c:	ldrbtmi	r3, [r9], #-2440	; 0xfffff678
    2430:	stmibcs	r4, {r0, r1, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}
    2434:	stmiapl	fp, {r0, r1, r2, r3, r4, r7, ip, sp, pc}^
    2438:	ldmdavs	fp, {r1, r3, r4, r5, r6, sl, lr}
    243c:			; <UNDEFINED> instruction: 0xf04f931d
    2440:			; <UNDEFINED> instruction: 0xf8df0300
    2444:	ldrbtmi	r3, [fp], #-2424	; 0xfffff688
    2448:	ldmdavc	r3, {r1, r3, r8, r9, ip, pc}
    244c:	svclt	0x001e2b55
    2450:	andls	r2, lr, #0, 4
    2454:			; <UNDEFINED> instruction: 0xf000920b
    2458:			; <UNDEFINED> instruction: 0xf8df8433
    245c:			; <UNDEFINED> instruction: 0xf10d2964
    2460:	tstcs	r0, r8, asr #20
    2464:	ldrbtmi	r4, [sl], #-1631	; 0xfffff9a1
    2468:	andls	r9, r6, #8, 4	; 0x80000000
    246c:	andls	sl, r7, #94208	; 0x17000
    2470:			; <UNDEFINED> instruction: 0xf8df2401
    2474:			; <UNDEFINED> instruction: 0x46d32950
    2478:	ldrbtmi	r9, [sl], #-265	; 0xfffffef7
    247c:	mvfe	f1, f5
    2480:	eors	r2, r5, r0, lsl sl
    2484:	stmdbcc	r0, {r0, r1, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}^
    2488:	ldmdavc	fp, {r0, r1, r3, r4, r5, r6, sl, lr}
    248c:	stmdble	r8, {r0, r8, r9, fp, sp}
    2490:	ldmdbeq	r8!, {r0, r1, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}
    2494:			; <UNDEFINED> instruction: 0xf7fe4478
    2498:	stmdals	r6, {r5, r7, sl, fp, sp, lr, pc}
    249c:			; <UNDEFINED> instruction: 0xf7ff4641
    24a0:			; <UNDEFINED> instruction: 0xf8dffe0d
    24a4:	ldrbtmi	r3, [fp], #-2348	; 0xfffff6d4
    24a8:	bcs	20518 <sg_chk_n_print3@plt+0x1f5f4>
    24ac:	rschi	pc, r6, r0, asr #32
    24b0:			; <UNDEFINED> instruction: 0xf006785e
    24b4:	svccs	0x000006f8
    24b8:	rscshi	pc, r6, r0
    24bc:	rsble	r2, ip, r8, lsl #28
    24c0:	ldmdbcc	r0, {r0, r1, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}
    24c4:	ldmpl	r3, {r1, r3, r9, fp, ip, pc}^
    24c8:			; <UNDEFINED> instruction: 0xf8df6818
    24cc:	tstcs	r1, ip, lsl #18
    24d0:	stmdbcs	r8, {r0, r1, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}
    24d4:	ldrbtmi	r9, [fp], #-3333	; 0xfffff2fb
    24d8:	movwmi	r4, #54394	; 0xd47a
    24dc:			; <UNDEFINED> instruction: 0xf7fe9505
    24e0:	svccs	0x0001ece6
    24e4:	strcs	sp, [r1, -r1, asr #32]
    24e8:	ldmcc	r4!, {r0, r1, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}^
    24ec:	ldmdavc	fp, {r0, r1, r3, r4, r5, r6, sl, lr}
    24f0:	svccs	0x00009a08
    24f4:			; <UNDEFINED> instruction: 0xf04f4658
    24f8:	svclt	0x00140804
    24fc:	stmdbeq	r8, {r0, r1, r2, r3, r6, ip, sp, lr, pc}
    2500:	ldmdbeq	r0, {r0, r1, r2, r3, r6, ip, sp, lr, pc}
    2504:	andcs	r4, r0, #17825792	; 0x1100000
    2508:	b	125a538 <sg_chk_n_print3@plt+0x1259614>
    250c:			; <UNDEFINED> instruction: 0xf88d0303
    2510:	andcs	r2, r0, #95	; 0x5f
    2514:	teqcs	r7, r8, lsl r2
    2518:	strcs	r9, [r1], -r7, lsl #20
    251c:	subscc	pc, lr, sp, lsl #17
    2520:	subsne	pc, ip, sp, lsr #17
    2524:	bls	1a6d74 <sg_chk_n_print3@plt+0x1a5e50>
    2528:	rsbhi	pc, r4, sp, lsr #17
    252c:	subshi	pc, r8, sp, asr #17
    2530:	andcs	r9, sl, #1342177281	; 0x50000001
    2534:	ldrcs	lr, [r3], -sp, asr #19
    2538:	mcr2	7, 5, pc, cr10, cr15, {7}	; <UNPREDICTABLE>
    253c:	stmdacs	r0, {r0, r2, r9, sl, lr}
    2540:			; <UNDEFINED> instruction: 0xf8dfd0a0
    2544:	bls	29078c <sg_chk_n_print3@plt+0x28f868>
    2548:	ldmdavs	r8, {r0, r1, r4, r6, r7, fp, ip, lr}
    254c:			; <UNDEFINED> instruction: 0xf0002f00
    2550:	bls	162d44 <sg_chk_n_print3@plt+0x161e20>
    2554:			; <UNDEFINED> instruction: 0xf8df4631
    2558:			; <UNDEFINED> instruction: 0x432a388c
    255c:			; <UNDEFINED> instruction: 0xf8df9205
    2560:	ldrbtmi	r2, [fp], #-2184	; 0xfffff778
    2564:			; <UNDEFINED> instruction: 0xf7fe447a
    2568:	blls	2fd7f8 <sg_chk_n_print3@plt+0x2fc8d4>
    256c:			; <UNDEFINED> instruction: 0xf0402b00
    2570:	andcs	r8, sl, r8, lsl #7
    2574:	stc	7, cr15, [r6], {254}	; 0xfe
    2578:	ldmdacs	r0!, {r0, r1, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}^
    257c:	ldmdacc	r4!, {r0, r1, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}
    2580:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
    2584:	blls	75c5f4 <sg_chk_n_print3@plt+0x75b6d0>
    2588:			; <UNDEFINED> instruction: 0xf040405a
    258c:	stmdals	r5, {r1, r2, r3, sl, pc}
    2590:	ldc	0, cr11, [sp], #124	; 0x7c
    2594:	pop	{r2, r8, r9, fp, pc}
    2598:	stccs	15, cr8, [r0], {240}	; 0xf0
    259c:	mvnhi	pc, r0, asr #32
    25a0:	stmdage	ip, {r0, r1, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}^
    25a4:	mvnsvc	pc, #82837504	; 0x4f00000
    25a8:			; <UNDEFINED> instruction: 0xf89a44fa
    25ac:			; <UNDEFINED> instruction: 0xf89a8002
    25b0:	bl	1565c4 <sg_chk_n_print3@plt+0x1556a0>
    25b4:	addsmi	r2, sp, #8, 10	; 0x2000000
    25b8:	bicshi	pc, sl, r0, lsl #6
    25bc:	vpadd.f32	d18, d0, d0
    25c0:			; <UNDEFINED> instruction: 0xf1058240
    25c4:			; <UNDEFINED> instruction: 0xf5b40408
    25c8:	ldclle	15, cr4, [r6], #-512	; 0xfffffe00
    25cc:			; <UNDEFINED> instruction: 0xf64f462c
    25d0:	addsmi	r7, sp, #248, 6	; 0xe0000003
    25d4:	movthi	pc, #21248	; 0x5300	; <UNPREDICTABLE>
    25d8:	movwcs	r1, #3369	; 0xd29
    25dc:	svcmi	0x0080f5b1
    25e0:	vcgt.u8	d9, d0, d12
    25e4:			; <UNDEFINED> instruction: 0xf8df8343
    25e8:	ldrmi	r8, [lr], -ip, lsl #16
    25ec:			; <UNDEFINED> instruction: 0xf8df44f8
    25f0:			; <UNDEFINED> instruction: 0xf04f3808
    25f4:			; <UNDEFINED> instruction: 0xf88d0200
    25f8:			; <UNDEFINED> instruction: 0xf04f205f
    25fc:	ldrbtmi	r0, [fp], #-512	; 0xfffffe00
    2600:	rsbcs	pc, r0, sp, lsr #17
    2604:			; <UNDEFINED> instruction: 0xf04f4658
    2608:	ldmdavc	sl, {sl, fp}
    260c:			; <UNDEFINED> instruction: 0xf88d120b
    2610:	b	12727a0 <sg_chk_n_print3@plt+0x127187c>
    2614:	bls	1c4a24 <sg_chk_n_print3@plt+0x1c3b00>
    2618:	rsbne	pc, r4, sp, lsl #17
    261c:	rsbgt	pc, r5, sp, lsl #17
    2620:	andcs	r9, sl, #536870913	; 0x20000001
    2624:	teqcs	r7, r6, lsl r1
    2628:	rsbcc	pc, r3, sp, lsl #17
    262c:			; <UNDEFINED> instruction: 0xf8ad2301
    2630:			; <UNDEFINED> instruction: 0xf108105c
    2634:			; <UNDEFINED> instruction: 0xf8cd0104
    2638:			; <UNDEFINED> instruction: 0xf88d8054
    263c:	qaddls	r9, lr, r9
    2640:	tstcs	r3, #3358720	; 0x334000
    2644:	mcr2	7, 1, pc, cr4, cr15, {7}	; <UNPREDICTABLE>
    2648:	stmdacs	r0, {r2, r7, r9, sl, lr}
    264c:	adchi	pc, r0, r0
    2650:			; <UNDEFINED> instruction: 0x3780f8df
    2654:	ldmpl	r3, {r1, r3, r9, fp, ip, pc}^
    2658:	svccs	0x00006818
    265c:	sbchi	pc, fp, #0
    2660:			; <UNDEFINED> instruction: 0x3798f8df
    2664:			; <UNDEFINED> instruction: 0xf8df447b
    2668:			; <UNDEFINED> instruction: 0x21012798
    266c:	ldrbtmi	r9, [sl], #-3077	; 0xfffff3fb
    2670:	streq	lr, [ip], #-2628	; 0xfffff5bc
    2674:			; <UNDEFINED> instruction: 0xf7fe9405
    2678:	tst	fp, sl, lsl ip
    267c:	smmlscc	r4, pc, r8, pc	; <UNPREDICTABLE>
    2680:	ldmpl	r3, {r1, r3, r9, fp, ip, pc}^
    2684:	svccs	0x00006818
    2688:	svcge	0x001ff47f
    268c:			; <UNDEFINED> instruction: 0x3774f8df
    2690:			; <UNDEFINED> instruction: 0xf8df2101
    2694:	smlsdxcs	r1, r4, r7, r2
    2698:	ldrbtmi	r9, [fp], #-3333	; 0xfffff2fb
    269c:	movwmi	r4, #54394	; 0xd47a
    26a0:			; <UNDEFINED> instruction: 0xf7fe9505
    26a4:	ldr	lr, [pc, -r4, lsl #24]
    26a8:			; <UNDEFINED> instruction: 0xf43f2e10
    26ac:			; <UNDEFINED> instruction: 0xf8dfaf76
    26b0:	bls	290348 <sg_chk_n_print3@plt+0x28f424>
    26b4:	ldmdavs	r8, {r0, r1, r4, r6, r7, fp, ip, lr}
    26b8:	strtmi	lr, [r0], -r8, ror #15
    26bc:	bl	fe4c06bc <sg_chk_n_print3@plt+0xfe4bf798>
    26c0:	svccs	0x0000f5b5
    26c4:	vmax.u8	d20, d16, d0
    26c8:	stmdacs	r0, {r3, r4, r8, r9, pc}
    26cc:	tsthi	r8, #64	; 0x40	; <UNPREDICTABLE>
    26d0:	andne	pc, r8, pc, asr #32
    26d4:	bl	fe1c06d4 <sg_chk_n_print3@plt+0xfe1bf7b0>
    26d8:	stmdacs	r0, {r7, r9, sl, lr}
    26dc:	movthi	pc, #49152	; 0xc000	; <UNPREDICTABLE>
    26e0:	strne	pc, [r8], #-79	; 0xffffffb1
    26e4:	bcs	3f828 <sg_chk_n_print3@plt+0x3e904>
    26e8:			; <UNDEFINED> instruction: 0x3720f8df
    26ec:			; <UNDEFINED> instruction: 0xf04f4658
    26f0:			; <UNDEFINED> instruction: 0xf04f0200
    26f4:	ldrbtmi	r0, [fp], #-256	; 0xffffff00
    26f8:	rsbcs	pc, sl, sp, lsr #17
    26fc:	rsbcs	pc, ip, sp, lsr #17
    2700:	ldmdavc	fp, {r0, r1, r2, r4, r5, r7, r9, sp}
    2704:	rsbne	pc, lr, sp, lsl #17
    2708:	tsteq	r0, pc, asr #32	; <UNPREDICTABLE>
    270c:	movweq	lr, #14921	; 0x3a49
    2710:	ldrhi	lr, [r5], #-2509	; 0xfffff633
    2714:	rsbcc	pc, r9, sp, lsl #17
    2718:			; <UNDEFINED> instruction: 0xf88d1423
    271c:	blt	190a8c4 <sg_chk_n_print3@plt+0x19099a0>
    2720:			; <UNDEFINED> instruction: 0xf88d220c
    2724:			; <UNDEFINED> instruction: 0xf8ad306f
    2728:	blge	6868f8 <sg_chk_n_print3@plt+0x6859d4>
    272c:	rsbsmi	pc, r0, sp, lsr #17
    2730:	movwcs	r9, #4882	; 0x1312
    2734:	tstcs	r3, #3358720	; 0x334000
    2738:	stc2	7, cr15, [sl, #1020]!	; 0x3fc
    273c:			; <UNDEFINED> instruction: 0xf0402800
    2740:			; <UNDEFINED> instruction: 0xf8df82e5
    2744:	ldrbtmi	r3, [fp], #-1740	; 0xfffff934
    2748:	blcs	607bc <sg_chk_n_print3@plt+0x5f898>
    274c:			; <UNDEFINED> instruction: 0xf8dfd908
    2750:	ldrbtmi	r0, [r8], #-1732	; 0xfffff93c
    2754:	bl	1040754 <sg_chk_n_print3@plt+0x103f830>
    2758:	strbmi	r2, [r0], -r8, lsl #2
    275c:	stc2	7, cr15, [lr], #1020	; 0x3fc
    2760:	mulmi	r5, r8, r8
    2764:	movweq	pc, #33032	; 0x8108	; <UNPREDICTABLE>
    2768:	mulcs	r4, r8, r8
    276c:	movwls	r4, #38485	; 0x9655
    2770:			; <UNDEFINED> instruction: 0xf8984646
    2774:	strteq	r3, [r4], #-6
    2778:	strvs	lr, [r2], #-2820	; 0xfffff4fc
    277c:	mulcs	r7, r8, r8
    2780:	strcs	lr, [r3], #-2820	; 0xfffff4fc
    2784:	strmi	r4, [r2, #1044]!	; 0x414
    2788:	movwcs	fp, #4012	; 0xfac
    278c:	movwls	r2, #49921	; 0xc301
    2790:	bls	1693c4 <sg_chk_n_print3@plt+0x1684a0>
    2794:			; <UNDEFINED> instruction: 0xf0074313
    2798:	svclt	0x00180301
    279c:	blcs	b3a4 <sg_chk_n_print3@plt+0xa480>
    27a0:	addshi	pc, lr, #64	; 0x40
    27a4:	mulhi	r1, r8, r8
    27a8:			; <UNDEFINED> instruction: 0xf0081c63
    27ac:			; <UNDEFINED> instruction: 0xf0000807
    27b0:			; <UNDEFINED> instruction: 0xf1b88280
    27b4:	strtmi	r0, [r0], -r0, lsl #30
    27b8:	tstcs	r4, ip, lsl #30
    27bc:			; <UNDEFINED> instruction: 0xf0052108
    27c0:			; <UNDEFINED> instruction: 0x4602fbfb
    27c4:			; <UNDEFINED> instruction: 0xf0002f00
    27c8:			; <UNDEFINED> instruction: 0xf8df8244
    27cc:	ldrbtmi	r3, [fp], #-1612	; 0xfffff9b4
    27d0:			; <UNDEFINED> instruction: 0x1648f8df
    27d4:	movwls	r2, #1
    27d8:	ldrbtmi	r4, [r9], #-1571	; 0xfffff9dd
    27dc:	bl	18407dc <sg_chk_n_print3@plt+0x183f8b8>
    27e0:	blcs	29414 <sg_chk_n_print3@plt+0x284f0>
    27e4:	addshi	pc, r5, r0
    27e8:	svceq	0x0005f1b8
    27ec:	mvnshi	pc, r0, lsl #4
    27f0:			; <UNDEFINED> instruction: 0xf018e8df
    27f4:	mvnseq	r0, ip, asr r0
    27f8:	strdeq	r0, [r6], -sl
    27fc:			; <UNDEFINED> instruction: 0x012f0192
    2800:	stclle	13, cr2, [r3, #-0]
    2804:			; <UNDEFINED> instruction: 0xf1059a09
    2808:			; <UNDEFINED> instruction: 0xf8df38ff
    280c:			; <UNDEFINED> instruction: 0xf028a614
    2810:			; <UNDEFINED> instruction: 0xf1020307
    2814:	vldrne.16	s1, [r5, #30]	; <UNPREDICTABLE>
    2818:	ldrmi	r4, [r9], #1274	; 0x4fa
    281c:	andcs	r2, r0, #0, 8
    2820:	stfeqd	f7, [r8], {165}	; 0xa5
    2824:			; <UNDEFINED> instruction: 0xf81c4613
    2828:	andseq	r0, fp, #1, 30
    282c:	vmlscs.f32	s28, s4, s30
    2830:	tstvs	r2, #274432	; 0x43000
    2834:	andeq	lr, lr, #16, 22	; 0x4000
    2838:	tsteq	r0, pc, asr #32	; <UNPREDICTABLE>
    283c:	movweq	lr, #15169	; 0x3b41
    2840:	mvnsle	r4, r5, ror #10
    2844:	ldrbmi	r3, [r1], -r1, lsl #8
    2848:	strcc	r2, [r8, #-1]
    284c:	bl	a4084c <sg_chk_n_print3@plt+0xa3f928>
    2850:	svclt	0x00ca2c04
    2854:	rsbscs	r2, ip, sl
    2858:			; <UNDEFINED> instruction: 0xf7fe2400
    285c:	strmi	lr, [r9, #2836]!	; 0xb14
    2860:	bls	2f6fdc <sg_chk_n_print3@plt+0x2f60b8>
    2864:	movweq	pc, #28712	; 0x7028	; <UNPREDICTABLE>
    2868:	andeq	pc, r1, #130	; 0x82
    286c:	bls	2670a8 <sg_chk_n_print3@plt+0x266184>
    2870:	ldrmi	r3, [sl], #-776	; 0xfffffcf8
    2874:	blls	3670a0 <sg_chk_n_print3@plt+0x36617c>
    2878:	movweq	pc, #4099	; 0x1003	; <UNPREDICTABLE>
    287c:	svclt	0x00142c00
    2880:	strcs	r4, [r0], #-1564	; 0xfffff9e4
    2884:	andcs	fp, sl, r4, lsl r1
    2888:	b	fff40888 <sg_chk_n_print3@plt+0xfff3f964>
    288c:	blcs	294c4 <sg_chk_n_print3@plt+0x285a0>
    2890:	mvnhi	pc, r0, asr #32
    2894:			; <UNDEFINED> instruction: 0xf0002f01
    2898:	cdpcs	0, 0, cr8, cr0, cr13, {6}
    289c:	subshi	pc, lr, #0
    28a0:	strcs	r4, [r0], #-1584	; 0xfffff9d0
    28a4:	b	15408a4 <sg_chk_n_print3@plt+0x153f980>
    28a8:	ldr	r2, [sp], -r1, lsl #14
    28ac:	stclle	13, cr2, [sp]
    28b0:	vstrcc	s18, [r1, #-36]	; 0xffffffdc
    28b4:	strbls	pc, [ip, #-2271]!	; 0xfffff721	; <UNPREDICTABLE>
    28b8:	movweq	pc, #12325	; 0x3025	; <UNPREDICTABLE>
    28bc:	stmdaeq	r7, {r1, r8, ip, sp, lr, pc}
    28c0:	beq	fecd0 <sg_chk_n_print3@plt+0xfddac>
    28c4:	ldrmi	r4, [r8], #1273	; 0x4f9
    28c8:			; <UNDEFINED> instruction: 0xf1aa2400
    28cc:	andcs	r0, r0, #4, 6	; 0x10000000
    28d0:	svcne	0x0001f813
    28d4:	b	1053f44 <sg_chk_n_print3@plt+0x1053020>
    28d8:	mvnsle	r2, r2, lsl #4
    28dc:	strbmi	r3, [r9], -r1, lsl #8
    28e0:			; <UNDEFINED> instruction: 0xf10a2001
    28e4:			; <UNDEFINED> instruction: 0xf7fe0a04
    28e8:			; <UNDEFINED> instruction: 0x2c06eadc
    28ec:	andcs	fp, sl, sl, asr #31
    28f0:	strcs	r2, [r0], #-124	; 0xffffff84
    28f4:	b	ff1c08f4 <sg_chk_n_print3@plt+0xff1bf9d0>
    28f8:	mvnle	r4, r2, asr #11
    28fc:			; <UNDEFINED> instruction: 0xf0259a0b
    2900:	movwcc	r0, #17155	; 0x4303
    2904:	andeq	pc, r1, #130	; 0x82
    2908:	bls	267144 <sg_chk_n_print3@plt+0x266220>
    290c:	andls	r4, r9, #436207616	; 0x1a000000
    2910:			; <UNDEFINED> instruction: 0xf1b8e7b1
    2914:	vmax.f32	d0, d0, d5
    2918:	ldm	pc, {r0, r1, r2, r5, r6, r7, r8, pc}^	; <UNPREDICTABLE>
    291c:	andseq	pc, r1, r8, lsl r0	; <UNPREDICTABLE>
    2920:	mvneq	r0, r5, ror #3
    2924:	mvneq	r0, r6
    2928:			; <UNDEFINED> instruction: 0xf8df01eb
    292c:	ldrbtmi	r3, [fp], #-1276	; 0xfffffb04
    2930:	ldrbtne	pc, [r8], #2271	; 0x8df	; <UNPREDICTABLE>
    2934:	andcs	r4, r1, r2, asr #12
    2938:			; <UNDEFINED> instruction: 0xf7fe4479
    293c:			; <UNDEFINED> instruction: 0xe753eab2
    2940:	strbtcc	pc, [ip], #2271	; 0x8df	; <UNPREDICTABLE>
    2944:			; <UNDEFINED> instruction: 0xe7f3447b
    2948:	strbtcc	pc, [r8], #2271	; 0x8df	; <UNPREDICTABLE>
    294c:			; <UNDEFINED> instruction: 0xf8df4631
    2950:	svcls	0x000524e8
    2954:	ldrbtmi	r4, [sl], #-1147	; 0xfffffb85
    2958:	strls	r4, [r5, -pc, lsr #6]
    295c:	b	fe9c095c <sg_chk_n_print3@plt+0xfe9bfa38>
    2960:	strb	r4, [r1, #1591]	; 0x637
    2964:	ldrbeq	pc, [r4], #2271	; 0x8df	; <UNPREDICTABLE>
    2968:			; <UNDEFINED> instruction: 0xf7fe4478
    296c:			; <UNDEFINED> instruction: 0xe617ea36
    2970:	strbcc	pc, [ip], #2271	; 0x8df	; <UNPREDICTABLE>
    2974:	ldrbmi	r2, [r8], -r0, lsl #4
    2978:	andcs	pc, r0, sl, asr #17
    297c:			; <UNDEFINED> instruction: 0xf8ca447b
    2980:			; <UNDEFINED> instruction: 0xf04f2004
    2984:	vst3.8	{d16-d18}, [pc], r0
    2988:	ldmdavc	fp, {r9, sp, lr}
    298c:			; <UNDEFINED> instruction: 0xf04f21b7
    2990:			; <UNDEFINED> instruction: 0xf8ad0801
    2994:	b	1252b44 <sg_chk_n_print3@plt+0x1251c20>
    2998:	strcs	r0, [r0], #-771	; 0xfffffcfd
    299c:	rsbcc	pc, r9, sp, lsl #17
    29a0:	ldrls	r2, [fp], #-780	; 0xfffffcf4
    29a4:	andsls	r2, ip, #8, 8	; 0x8000000
    29a8:			; <UNDEFINED> instruction: 0xf8cdaa1a
    29ac:			; <UNDEFINED> instruction: 0xf88da054
    29b0:	andsls	r1, r2, #104	; 0x68
    29b4:	ldmdacc	r3, {r0, r2, r3, r6, r7, r8, fp, sp, lr, pc}
    29b8:			; <UNDEFINED> instruction: 0xf7ff9416
    29bc:	stmdacs	r0, {r0, r3, r5, r6, sl, fp, ip, sp, lr, pc}
    29c0:	tsthi	ip, r0, asr #32	; <UNPREDICTABLE>
    29c4:	ldrbtcc	pc, [ip], #-2271	; 0xfffff721	; <UNPREDICTABLE>
    29c8:	ldmdavc	fp, {r0, r1, r3, r4, r5, r6, sl, lr}
    29cc:	stmdble	r8, {r0, r8, r9, fp, sp}
    29d0:	ldrbteq	pc, [r4], #-2271	; 0xfffff721	; <UNPREDICTABLE>
    29d4:			; <UNDEFINED> instruction: 0xf7fe4478
    29d8:	strtmi	lr, [r1], -r0, lsl #20
    29dc:			; <UNDEFINED> instruction: 0xf7ff4650
    29e0:			; <UNDEFINED> instruction: 0xf8dffb6d
    29e4:	ldrbtmi	r3, [fp], #-1128	; 0xfffffb98
    29e8:	ldmvc	r8, {r1, r3, r4, fp, ip, sp, lr}
    29ec:	movwmi	r7, #10457	; 0x28d9
    29f0:	tstle	r5, sl, lsl #6
    29f4:			; <UNDEFINED> instruction: 0xf002785a
    29f8:	adcsmi	r0, r2, #248, 4	; 0x8000000f
    29fc:	orrshi	pc, pc, r0
    2a00:	strbcc	pc, [ip], #-2271	; 0xfffff721	; <UNPREDICTABLE>
    2a04:	ldmdavc	fp, {r0, r1, r3, r4, r5, r6, sl, lr}
    2a08:			; <UNDEFINED> instruction: 0xf0002b00
    2a0c:	blmi	ffc62e08 <sg_chk_n_print3@plt+0xffc61ee4>
    2a10:	ldmpl	r3, {r1, r3, r9, fp, ip, pc}^
    2a14:	svccs	0x00006818
    2a18:	orrshi	pc, sp, r0
    2a1c:	ldrtcc	pc, [r4], #-2271	; 0xfffff721	; <UNPREDICTABLE>
    2a20:			; <UNDEFINED> instruction: 0xf8df447b
    2a24:	tstcs	r1, r4, lsr r4
    2a28:	ldrbtcc	pc, [pc], #79	; 2a30 <sg_chk_n_print3@plt+0x1b0c>	; <UNPREDICTABLE>
    2a2c:			; <UNDEFINED> instruction: 0xf7fe447a
    2a30:	strb	lr, [ip, #2622]	; 0xa3e
    2a34:			; <UNDEFINED> instruction: 0xf43f2e00
    2a38:			; <UNDEFINED> instruction: 0x4630ad98
    2a3c:	stmib	r8, {r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    2a40:			; <UNDEFINED> instruction: 0xf8dfe593
    2a44:	movwcs	r8, #1048	; 0x418
    2a48:			; <UNDEFINED> instruction: 0x462c461e
    2a4c:	movwls	r4, #50424	; 0xc4f8
    2a50:	blls	2fc4d0 <sg_chk_n_print3@plt+0x2fb5ac>
    2a54:			; <UNDEFINED> instruction: 0xf0832d00
    2a58:	andls	r0, sp, #268435456	; 0x10000000
    2a5c:	vmin.u8	d20, d0, d0
    2a60:	stmdbls	r9, {r0, r7, r8, pc}
    2a64:			; <UNDEFINED> instruction: 0xf8df1e6b
    2a68:			; <UNDEFINED> instruction: 0xf02383f8
    2a6c:			; <UNDEFINED> instruction: 0xf8df0207
    2a70:			; <UNDEFINED> instruction: 0xf101a3f4
    2a74:	vmla.f16	s0, s16, s30
    2a78:			; <UNDEFINED> instruction: 0x97106a10
    2a7c:	ldrbtmi	r9, [r8], #3598	; 0xe0e
    2a80:	ldrbtmi	r9, [sl], #3851	; 0xf0b
    2a84:	cfstrdne	mvd4, [sp, #580]	; 0x244
    2a88:	blt	fe43e2b0 <sg_chk_n_print3@plt+0xfe43d38c>
    2a8c:	strmi	r2, [r3], r0, lsl #8
    2a90:			; <UNDEFINED> instruction: 0xf815930f
    2a94:	strtmi	ip, [fp], -r7, lsl #24
    2a98:	stcne	8, cr15, [r6], {21}
    2a9c:			; <UNDEFINED> instruction: 0xf8152200
    2aa0:	b	1045abc <sg_chk_n_print3@plt+0x1044b98>
    2aa4:			; <UNDEFINED> instruction: 0xf813210c
    2aa8:	b	1035ec0 <sg_chk_n_print3@plt+0x1034f9c>
    2aac:			; <UNDEFINED> instruction: 0xf8132001
    2ab0:	addsmi	r1, sp, #1, 30
    2ab4:	andcs	lr, r2, #266240	; 0x41000
    2ab8:	andls	sp, r3, #1073741886	; 0x4000003e
    2abc:	orrmi	pc, r0, #1325400064	; 0x4f000000
    2ac0:	andls	r2, r1, r1, lsl #4
    2ac4:	strbmi	r2, [r0], -r8, lsr #2
    2ac8:	andgt	pc, r8, sp, asr #17
    2acc:			; <UNDEFINED> instruction: 0xf8cd4414
    2ad0:			; <UNDEFINED> instruction: 0xf7fea000
    2ad4:	svccs	0x0000ea1c
    2ad8:	addshi	pc, lr, r0
    2adc:	stccc	8, cr15, [r4], {21}
    2ae0:	stmdale	r5, {r1, r2, r3, r4, r5, r6, r8, r9, fp, sp}
    2ae4:			; <UNDEFINED> instruction: 0xf856b21b
    2ae8:	andcc	r2, r1, #35	; 0x23
    2aec:	eorcs	pc, r3, r6, asr #16
    2af0:	svclt	0x00d42c04
    2af4:			; <UNDEFINED> instruction: 0xf00b2300
    2af8:	blcs	3704 <sg_chk_n_print3@plt+0x27e0>
    2afc:	addhi	pc, r7, r0, asr #32
    2b00:	strmi	r3, [r9, #1288]!	; 0x508
    2b04:	blls	3f7220 <sg_chk_n_print3@plt+0x3f62fc>
    2b08:	bvs	43e370 <sg_chk_n_print3@plt+0x43d44c>
    2b0c:	blt	fe43e374 <sg_chk_n_print3@plt+0xfe43d450>
    2b10:	movweq	pc, #28707	; 0x7023	; <UNPREDICTABLE>
    2b14:	ssat	r9, #11, r0, lsl #30
    2b18:	vstrcs	s18, [r0, #-44]	; 0xffffffd4
    2b1c:	movweq	pc, #4226	; 0x1082	; <UNPREDICTABLE>
    2b20:			; <UNDEFINED> instruction: 0xf082930d
    2b24:	tstls	r0, #67108864	; 0x4000000
    2b28:	tsthi	ip, r0, asr #6	; <UNPREDICTABLE>
    2b2c:	tstls	pc, r9, ror #28
    2b30:	stmdbeq	r7, {r0, r5, ip, sp, lr, pc}
    2b34:	stmdals	r9, {r2, r3, r6, r7, r8, fp, lr}
    2b38:	bvs	43e360 <sg_chk_n_print3@plt+0x43d43c>
    2b3c:	msrhi	CPSR_fs, #14614528	; 0xdf0000
    2b40:			; <UNDEFINED> instruction: 0xf8df4479
    2b44:			; <UNDEFINED> instruction: 0xf100a32c
    2b48:	cdp	3, 0, cr0, cr8, cr15, {0}
    2b4c:	vmovls	s29, fp
    2b50:	ldrdlt	pc, [r0], #-141	; 0xffffff73
    2b54:	ldrbtmi	r4, [sl], #1272	; 0x4f8
    2b58:	mcr	4, 0, r4, cr9, cr9, {4}
    2b5c:	vstrne	s3, [r5, #576]	; 0x240
    2b60:	strcs	r9, [r0], #-1809	; 0xfffff8ef
    2b64:			; <UNDEFINED> instruction: 0xf8154617
    2b68:	strtmi	ip, [fp], -r7, lsl #24
    2b6c:	stcne	8, cr15, [r6], {21}
    2b70:			; <UNDEFINED> instruction: 0xf8152200
    2b74:	b	1045b90 <sg_chk_n_print3@plt+0x1044c6c>
    2b78:			; <UNDEFINED> instruction: 0xf813210c
    2b7c:	b	1035f94 <sg_chk_n_print3@plt+0x1035070>
    2b80:			; <UNDEFINED> instruction: 0xf8132001
    2b84:	addsmi	r1, sp, #1, 30
    2b88:	andcs	lr, r2, #266240	; 0x41000
    2b8c:	andls	sp, r3, #1073741886	; 0x4000003e
    2b90:	orrmi	pc, r0, #1325400064	; 0x4f000000
    2b94:	andls	r2, r1, r1, lsl #4
    2b98:	strbmi	r2, [r0], -r8, lsr #2
    2b9c:	andgt	pc, r8, sp, asr #17
    2ba0:			; <UNDEFINED> instruction: 0xf8cd4414
    2ba4:			; <UNDEFINED> instruction: 0xf7fea000
    2ba8:	svccs	0x0000e9b2
    2bac:			; <UNDEFINED> instruction: 0xf815d040
    2bb0:	blcs	1f91bc8 <sg_chk_n_print3@plt+0x1f90ca4>
    2bb4:	andslt	sp, fp, #327680	; 0x50000
    2bb8:	eorcs	pc, r3, r6, asr r8	; <UNPREDICTABLE>
    2bbc:			; <UNDEFINED> instruction: 0xf8463201
    2bc0:	stccs	0, cr2, [r3], {35}	; 0x23
    2bc4:	movwcs	fp, #4052	; 0xfd4
    2bc8:	movweq	pc, #4107	; 0x100b	; <UNPREDICTABLE>
    2bcc:	teqle	fp, r0, lsl #22
    2bd0:	strmi	r3, [r9, #1288]!	; 0x508
    2bd4:	blls	3f72f8 <sg_chk_n_print3@plt+0x3f63d4>
    2bd8:	bvs	43e440 <sg_chk_n_print3@plt+0x43d51c>
    2bdc:	blt	fe43e444 <sg_chk_n_print3@plt+0xfe43d520>
    2be0:	movweq	pc, #28707	; 0x7023	; <UNPREDICTABLE>
    2be4:			; <UNDEFINED> instruction: 0xe6429f11
    2be8:	strbmi	r4, [r2], -r2, lsr #19
    2bec:	ldrbtmi	r2, [r9], #-1
    2bf0:	ldmdb	r6, {r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    2bf4:	blmi	fe83c524 <sg_chk_n_print3@plt+0xfe83b600>
    2bf8:	ldr	r4, [r4, #-1147]!	; 0xfffffb85
    2bfc:	ldrbtmi	r4, [fp], #-2975	; 0xfffff461
    2c00:	blcs	20c74 <sg_chk_n_print3@plt+0x1fd50>
    2c04:	addhi	pc, lr, r0, asr #32
    2c08:	ldrbtcc	pc, [pc], #79	; 2c10 <sg_chk_n_print3@plt+0x1cec>	; <UNPREDICTABLE>
    2c0c:	ldrdcs	lr, [sl], -pc	; <UNPREDICTABLE>
    2c10:			; <UNDEFINED> instruction: 0xf7fe2400
    2c14:			; <UNDEFINED> instruction: 0xe773e938
    2c18:	bne	43e484 <sg_chk_n_print3@plt+0x43d560>
    2c1c:	andcs	r4, r1, r2, asr #12
    2c20:	ldmdb	lr!, {r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    2c24:	ldclle	12, cr2, [r2], #16
    2c28:			; <UNDEFINED> instruction: 0xf7fe207c
    2c2c:	strb	lr, [r7, -ip, lsr #18]!
    2c30:	bne	fe43e49c <sg_chk_n_print3@plt+0xfe43d578>
    2c34:	andcs	r4, r1, r2, asr #12
    2c38:	ldmdb	r2!, {r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    2c3c:	stcle	12, cr2, [r3], {3}
    2c40:			; <UNDEFINED> instruction: 0xf7fe207c
    2c44:	strb	lr, [r3, r0, lsr #18]
    2c48:	strcs	r2, [r0], #-10
    2c4c:	ldmdb	sl, {r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    2c50:	blmi	fe2fcb50 <sg_chk_n_print3@plt+0xfe2fbc2c>
    2c54:	ldr	r4, [fp, #1147]!	; 0x47b
    2c58:	ldrbtmi	r4, [r8], #-2186	; 0xfffff776
    2c5c:	ldm	ip!, {r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    2c60:			; <UNDEFINED> instruction: 0xf64fe618
    2c64:			; <UNDEFINED> instruction: 0x461d71fc
    2c68:	movwls	r2, #49921	; 0xc301
    2c6c:	tstls	r9, r8, lsl #12
    2c70:	ldm	r8!, {r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    2c74:	stmdacs	r0, {r1, r2, r9, sl, lr}
    2c78:	addhi	pc, r6, r0
    2c7c:	strmi	r9, [r0], r9, lsl #18
    2c80:	stmmi	r1, {r0, r2, r4, r5, r7, sl, sp, lr, pc}
    2c84:	blls	38bc8c <sg_chk_n_print3@plt+0x38ad68>
    2c88:	ldrbtmi	r4, [r8], #-3712	; 0xfffff180
    2c8c:			; <UNDEFINED> instruction: 0xf7fe1f1d
    2c90:	ldrbtmi	lr, [lr], #-2212	; 0xfffff75c
    2c94:	strcc	lr, [r1], #-3
    2c98:			; <UNDEFINED> instruction: 0xf43f2c7f
    2c9c:			; <UNDEFINED> instruction: 0xf855ac6a
    2ca0:	blcs	128b8 <sg_chk_n_print3@plt+0x11994>
    2ca4:			; <UNDEFINED> instruction: 0x4622d0f7
    2ca8:	andcs	r4, r1, r1, lsr r6
    2cac:	ldm	r8!, {r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    2cb0:	ldmdbmi	r7!, {r0, r4, r5, r6, r7, r8, r9, sl, sp, lr, pc}^
    2cb4:	strtmi	r2, [ip], -r1
    2cb8:			; <UNDEFINED> instruction: 0xf7fe4479
    2cbc:	ldrb	lr, [r8, #-2290]!	; 0xfffff70e
    2cc0:	vst4.8	{d18,d20,d22,d24}, [pc], r1
    2cc4:	strcs	r7, [r4], #-254	; 0xffffff02
    2cc8:			; <UNDEFINED> instruction: 0xf7fe7014
    2ccc:	strmi	lr, [r3], -sl, lsr #16
    2cd0:	stmdacs	r0, {r1, r2, r3, ip, pc}
    2cd4:	andcs	sp, r1, #98	; 0x62
    2cd8:	andls	r4, fp, #36700160	; 0x2300000
    2cdc:	bllt	fef80ce0 <sg_chk_n_print3@plt+0xfef7fdbc>
    2ce0:			; <UNDEFINED> instruction: 0xf7fe200a
    2ce4:	ldrb	lr, [sp, #-2256]	; 0xfffff730
    2ce8:	ldrbtmi	r4, [fp], #-2922	; 0xfffff496
    2cec:	blmi	1abc574 <sg_chk_n_print3@plt+0x1abb650>
    2cf0:			; <UNDEFINED> instruction: 0xe61d447b
    2cf4:	ldrbtmi	r4, [fp], #-2921	; 0xfffff497
    2cf8:	stmdacs	r0, {r1, r3, r4, r9, sl, sp, lr, pc}
    2cfc:	cfstrdge	mvd15, [r6], #-252	; 0xffffff04
    2d00:	mvnsvc	pc, #82837504	; 0x4f00000
    2d04:	ssatmi	r4, #11, sp, lsl #5
    2d08:	stclge	7, cr15, [lr], #252	; 0xfc
    2d0c:	mvnsvc	pc, #82837504	; 0x4f00000
    2d10:	cfstr32le	mvfx4, [r9, #-616]!	; 0xfffffd98
    2d14:	strbmi	r4, [r6], -ip, lsr #12
    2d18:			; <UNDEFINED> instruction: 0xf64f461d
    2d1c:	movwcs	r7, #4604	; 0x11fc
    2d20:	strbt	r9, [r4], #-780	; 0xfffffcf4
    2d24:	strbmi	r9, [r1], -sl, lsl #28
    2d28:	rsbscs	r4, r2, #43008	; 0xa800
    2d2c:			; <UNDEFINED> instruction: 0xf04f485c
    2d30:	ldmpl	r3!, {r0, r1, r2, r3, r4, r5, r6, r7, sl, ip, sp}^
    2d34:	ldmdavs	fp, {r3, r4, r5, r6, sl, lr}
    2d38:	ldmda	r6!, {r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    2d3c:	ldmdbvc	sp, {r0, r1, r2, r6, sl, sp, lr, pc}^
    2d40:	ldmibvc	sl, {r0, r3, r4, r8, fp, ip, sp, lr}
    2d44:			; <UNDEFINED> instruction: 0xf893042d
    2d48:	bl	162d6c <sg_chk_n_print3@plt+0x161e48>
    2d4c:	bl	15c158 <sg_chk_n_print3@plt+0x15b234>
    2d50:	strbmi	r2, [r5], #-1282	; 0xfffffafe
    2d54:	blmi	14fbe24 <sg_chk_n_print3@plt+0x14faf00>
    2d58:			; <UNDEFINED> instruction: 0xe662447b
    2d5c:	smladxcs	r1, r4, r6, r4
    2d60:	bllt	ff0c0d64 <sg_chk_n_print3@plt+0xff0bfe40>
    2d64:	str	r2, [r6, #1024]	; 0x400
    2d68:	movwcs	r4, #1580	; 0x62c
    2d6c:	tsteq	r4, sl, lsl #2	; <UNPREDICTABLE>
    2d70:			; <UNDEFINED> instruction: 0x46464655
    2d74:	ldrt	r9, [sl], #-780	; 0xfffffcf4
    2d78:	movwcs	r4, #5676	; 0x162c
    2d7c:	mvnsvc	pc, pc, asr #12
    2d80:	ldrbvc	pc, [r8, #1615]!	; 0x64f	; <UNPREDICTABLE>
    2d84:	ldrb	r9, [r1, -ip, lsl #6]!
    2d88:			; <UNDEFINED> instruction: 0x811cf8df
    2d8c:	vst2.8	{d18-d21}, [pc], r1
    2d90:			; <UNDEFINED> instruction: 0xf6434180
    2d94:	ldrbtmi	r7, [r8], #1532	; 0x5fc
    2d98:	strt	r9, [r8], #-780	; 0xfffffcf4
    2d9c:	movwls	r4, #22595	; 0x5843
    2da0:			; <UNDEFINED> instruction: 0xf7fd4478
    2da4:			; <UNDEFINED> instruction: 0xf7ffeff0
    2da8:			; <UNDEFINED> instruction: 0xf7fdbbe7
    2dac:	svclt	0x0000efe0
    2db0:	andeq	r9, r1, r6, ror #21
    2db4:	andeq	r0, r0, r4, asr #1
    2db8:	andeq	r9, r1, ip, asr #23
    2dbc:	andeq	r9, r1, lr, asr #21
    2dc0:	muleq	r4, lr, r2
    2dc4:	andeq	r6, r0, lr, lsr sl
    2dc8:	andeq	r9, r1, r4, asr #31
    2dcc:	strdeq	r6, [r0], -r8
    2dd0:	andeq	sl, r4, lr, asr r2
    2dd4:	ldrdeq	r0, [r0], -r8
    2dd8:	andeq	r6, r0, r2, ror r7
    2ddc:	andeq	r6, r0, r4, asr #17
    2de0:	andeq	r9, r1, r8, lsl fp
    2de4:	andeq	r6, r0, r6, ror #13
    2de8:	andeq	r6, r0, r4, lsl #16
    2dec:	muleq	r1, r4, r9
    2df0:	andeq	sl, r4, ip, asr r1
    2df4:	andeq	sl, r4, r8, lsl r1
    2df8:	andeq	r9, r1, r6, lsl #20
    2dfc:	andeq	r6, r0, r4, ror #11
    2e00:	strdeq	r6, [r0], -sl
    2e04:			; <UNDEFINED> instruction: 0x000065be
    2e08:	andeq	r6, r0, r0, lsl #14
    2e0c:	andeq	r9, r1, lr, lsl #18
    2e10:	andeq	r9, r1, r6, lsl #26
    2e14:	andeq	r6, r0, sl, lsr r6
    2e18:	andeq	r6, r0, sl, ror r4
    2e1c:	andeq	r6, r0, r6, lsl #13
    2e20:			; <UNDEFINED> instruction: 0x000066b0
    2e24:	strdeq	r6, [r0], -ip
    2e28:	andeq	r6, r0, r6, lsl #8
    2e2c:	andeq	r6, r0, ip, asr #10
    2e30:	andeq	r6, r0, ip, lsr r3
    2e34:	andeq	r6, r0, r4, lsl #6
    2e38:	andeq	r6, r0, r2, lsl r4
    2e3c:	andeq	r6, r0, ip, asr r4
    2e40:	andeq	r9, r1, r8, lsl #13
    2e44:	andeq	r9, r1, r4, lsl #21
    2e48:			; <UNDEFINED> instruction: 0x000063b8
    2e4c:	andeq	r9, r4, lr, lsl sp
    2e50:	andeq	r9, r1, r8, asr #20
    2e54:	andeq	r6, r0, r8, lsr #4
    2e58:	andeq	r6, r0, r0, ror r3
    2e5c:			; <UNDEFINED> instruction: 0x00049cb8
    2e60:	andeq	r5, r4, r6, lsl #25
    2e64:	andeq	r6, r0, sl, lsr #8
    2e68:	andeq	r6, r0, r4, ror #6
    2e6c:			; <UNDEFINED> instruction: 0x00045bb0
    2e70:	andeq	r6, r0, r2, asr #6
    2e74:	andeq	r6, r0, r2, ror #5
    2e78:	andeq	r6, r0, r0, rrx
    2e7c:	andeq	r9, r1, lr, asr #16
    2e80:	andeq	r6, r0, r4
    2e84:	muleq	r0, r6, r2
    2e88:	andeq	r6, r0, r2, ror r2
    2e8c:	muleq	r0, lr, r2
    2e90:	muleq	r0, ip, r1
    2e94:	andeq	r5, r0, lr, ror pc
    2e98:			; <UNDEFINED> instruction: 0x00005fb4
    2e9c:	strdeq	r5, [r0], -r6
    2ea0:	andeq	r6, r0, ip, lsr #1
    2ea4:	andeq	r5, r0, r0, lsl #30
    2ea8:	andeq	r9, r4, lr, ror #18
    2eac:			; <UNDEFINED> instruction: 0x00005fb8
    2eb0:	ldmdbmi	r8, {r0, r1, r2, r4, r8, r9, fp, lr}
    2eb4:	ldrbtmi	r4, [fp], #-2584	; 0xfffff5e8
    2eb8:	ldrblt	r4, [r0, #1145]!	; 0x479
    2ebc:	stmpl	sl, {r0, r1, r2, r5, r7, ip, sp, pc}
    2ec0:	ldmdavs	r2, {r0, r3, r4, r7, fp, sp, lr}
    2ec4:			; <UNDEFINED> instruction: 0xf04f9225
    2ec8:	ldmdane	sl, {r9}^
    2ecc:	stmdblt	sl, {r1, r4, r8, r9, fp, ip, sp, lr}^
    2ed0:	blmi	455720 <sg_chk_n_print3@plt+0x4547fc>
    2ed4:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
    2ed8:	blls	95cf48 <sg_chk_n_print3@plt+0x95c024>
    2edc:	tstle	r5, sl, asr r0
    2ee0:	ldcllt	0, cr11, [r0, #156]!	; 0x9c
    2ee4:	sbceq	lr, r1, #3072	; 0xc00
    2ee8:	stcmi	12, cr10, [sp, #-20]	; 0xffffffec
    2eec:	ldmib	r2, {r7, r8, r9, sp}^
    2ef0:			; <UNDEFINED> instruction: 0x46206714
    2ef4:	ldrbtmi	r9, [sp], #-257	; 0xfffffeff
    2ef8:	andcs	r4, r1, #26214400	; 0x1900000
    2efc:	stmib	sp, {r8, sl, ip, pc}^
    2f00:			; <UNDEFINED> instruction: 0xf7fe6702
    2f04:	strtmi	lr, [r0], -r4, lsl #16
    2f08:			; <UNDEFINED> instruction: 0xf948f7ff
    2f0c:	svc	0x002ef7fd
    2f10:	muleq	r1, r6, r5
    2f14:	andeq	r9, r1, ip, asr r0
    2f18:	andeq	r0, r0, r4, asr #1
    2f1c:	andeq	r9, r1, r0, asr #32
    2f20:	andeq	r6, r0, r6, asr #32
    2f24:	ldrbmi	lr, [r0, sp, lsr #18]!
    2f28:	cfmsub32mi	mvax4, mvfx4, mvfx11, mvfx1
    2f2c:			; <UNDEFINED> instruction: 0x46984614
    2f30:			; <UNDEFINED> instruction: 0xf896447e
    2f34:	ldmdblt	sp, {r4, r6, r9, ip, lr}^
    2f38:	strmi	r7, [sl], -r5, lsl #16
    2f3c:	andcs	r4, r1, r7, lsl r9
    2f40:	vpmax.u8	<illegal reg q7.5>, <illegal reg q1.5>, <illegal reg q2.5>
    2f44:	eormi	r4, r3, r9, ror r4
    2f48:			; <UNDEFINED> instruction: 0x47f0e8bd
    2f4c:	svclt	0x00a6f7fd
    2f50:	subscs	pc, r1, #9830400	; 0x960000
    2f54:	stmdavc	r2, {r1, r3, r6, r8, fp, ip, sp, pc}
    2f58:	ldmdbmi	r1, {r0, sp}
    2f5c:	ldrbtmi	r4, [r9], #-282	; 0xfffffee6
    2f60:	pop	{r1, r5, lr}
    2f64:			; <UNDEFINED> instruction: 0xf7fd47f0
    2f68:			; <UNDEFINED> instruction: 0xf7ffbf99
    2f6c:	ldmvs	r2!, {r0, r5, r7, r8, r9, sl, fp, ip, sp, lr, pc}
    2f70:	mulne	r0, r9, r8
    2f74:			; <UNDEFINED> instruction: 0xf708fa04
    2f78:	strbeq	lr, [r2, #2822]	; 0xb06
    2f7c:	adcsvs	r3, r2, r1, lsl #4
    2f80:	tsteq	r7, r1, lsr #20
    2f84:	eormi	r6, r2, sl, lsr #26
    2f88:	vpmax.u8	d15, d8, d2
    2f8c:			; <UNDEFINED> instruction: 0xf8894319
    2f90:	ldmfd	sp!, {ip}
    2f94:	svclt	0x000087f0
    2f98:	andeq	r9, r1, ip, lsl r5
    2f9c:	andeq	r6, r0, r8, lsr r0
    2fa0:	andeq	r6, r0, sl, lsl r0
    2fa4:			; <UNDEFINED> instruction: 0x4605b538
    2fa8:			; <UNDEFINED> instruction: 0xf7ff460c
    2fac:	blmi	242db8 <sg_chk_n_print3@plt+0x241e94>
    2fb0:	ldrbtmi	r1, [fp], #-2345	; 0xfffff6d7
    2fb4:	mrrcne	8, 9, r6, r0, cr10
    2fb8:	bl	db220 <sg_chk_n_print3@plt+0xda2fc>
    2fbc:	ldcvs	3, cr0, [fp, #-776]	; 0xfffffcf8
    2fc0:	stccc	8, cr15, [r1, #-4]
    2fc4:	b	13d3a00 <sg_chk_n_print3@plt+0x13d2adc>
    2fc8:	mvnsle	r2, r3, lsl r3
    2fcc:	svclt	0x0000bd38
    2fd0:	muleq	r1, sl, r4
    2fd4:	ldrlt	r4, [r0, #-2832]	; 0xfffff4f0
    2fd8:			; <UNDEFINED> instruction: 0x4614447b
    2fdc:	subscs	pc, r0, #9633792	; 0x930000
    2fe0:			; <UNDEFINED> instruction: 0xf7ffb952
    2fe4:	stmdbmi	sp, {r0, r5, r6, fp, ip, sp, lr, pc}
    2fe8:	ldrbtmi	r4, [r9], #-1570	; 0xfffff9de
    2fec:			; <UNDEFINED> instruction: 0x4010e8bd
    2ff0:	andcs	r4, r1, r3, lsl #12
    2ff4:	svclt	0x0052f7fd
    2ff8:	subscc	pc, r1, #9633792	; 0x930000
    2ffc:			; <UNDEFINED> instruction: 0xf7ffb94b
    3000:	stmdbmi	r7, {r0, r1, r4, r6, fp, ip, sp, lr, pc}
    3004:			; <UNDEFINED> instruction: 0x4010e8bd
    3008:			; <UNDEFINED> instruction: 0x46024479
    300c:			; <UNDEFINED> instruction: 0xf7fd2001
    3010:	pop	{r0, r2, r6, r8, r9, sl, fp, ip, sp, pc}
    3014:	bfi	r4, r0, #0, #6
    3018:	andeq	r9, r1, r4, ror r4
    301c:	muleq	r0, r2, pc	; <UNPREDICTABLE>
    3020:	andeq	r5, r0, r0, ror pc
    3024:	ldrdgt	pc, [ip], pc	; <UNPREDICTABLE>
    3028:	ldrbtmi	r4, [ip], #2851	; 0xb23
    302c:			; <UNDEFINED> instruction: 0x460db570
    3030:	sbclt	r4, r4, r2, lsr #18
    3034:	andcc	pc, r3, ip, asr r8	; <UNPREDICTABLE>
    3038:	ldrbtmi	r4, [r9], #-1540	; 0xfffff9fc
    303c:	vst1.8	{d20-d22}, [pc :64], r6
    3040:	ldmdavs	fp, {r7, r9, ip, sp, lr}
    3044:			; <UNDEFINED> instruction: 0xf04f9343
    3048:			; <UNDEFINED> instruction: 0xf7fd0300
    304c:	movwcs	lr, #3874	; 0xf22
    3050:			; <UNDEFINED> instruction: 0xf8844620
    3054:			; <UNDEFINED> instruction: 0xf7fd30ff
    3058:	strmi	lr, [r1], -r4, ror #29
    305c:	vldrcs.16	s22, [sl, #-444]	; 0xfffffe44	; <UNPREDICTABLE>
    3060:	blmi	5fa4a8 <sg_chk_n_print3@plt+0x5f9584>
    3064:	ldrbtmi	r1, [fp], #-2082	; 0xfffff7de
    3068:	ldmdbvc	fp, {r3, r4, fp, sp, lr}
    306c:	tstvc	r3, r0, rrx
    3070:	blmi	4558c8 <sg_chk_n_print3@plt+0x4549a4>
    3074:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
    3078:	blls	10dd0e8 <sg_chk_n_print3@plt+0x10dc1c4>
    307c:	tstle	r7, sl, asr r0
    3080:	ldcllt	0, cr11, [r0, #-272]!	; 0xfffffef0
    3084:	andvs	pc, sp, sp, lsl #17
    3088:			; <UNDEFINED> instruction: 0xf88d3561
    308c:			; <UNDEFINED> instruction: 0xf8bd500c
    3090:	eorpl	r3, r3, #12
    3094:	cdpmi	7, 0, cr14, cr12, cr12, {7}
    3098:			; <UNDEFINED> instruction: 0xf5c11820
    309c:			; <UNDEFINED> instruction: 0xf04f7180
    30a0:	ldrbtmi	r3, [lr], #-1023	; 0xfffffc01
    30a4:	strls	r2, [r1, #-513]	; 0xfffffdff
    30a8:			; <UNDEFINED> instruction: 0xf7fd9600
    30ac:			; <UNDEFINED> instruction: 0xe7dfef30
    30b0:	mrc	7, 2, APSR_nzcv, cr12, cr13, {7}
    30b4:	andeq	r8, r1, sl, ror #29
    30b8:	andeq	r0, r0, r4, asr #1
    30bc:	andeq	r5, r0, lr, asr #30
    30c0:	andeq	r5, r0, sl, lsr #30
    30c4:	andeq	r8, r1, r0, lsr #29
    30c8:	andeq	r5, r0, sl, asr #30
    30cc:	svcmi	0x00f0e92d
    30d0:	stc	6, cr4, [sp, #-524]!	; 0xfffffdf4
    30d4:	bmi	ff9e5ce4 <sg_chk_n_print3@plt+0xff9e4dc0>
    30d8:	blmi	ffa1687c <sg_chk_n_print3@plt+0xffa15958>
    30dc:	ldrbtmi	r4, [sp], #-1146	; 0xfffffb86
    30e0:	lfmmi	f7, 1, [ip, #-692]!	; 0xfffffd4c
    30e4:			; <UNDEFINED> instruction: 0x462858d3
    30e8:			; <UNDEFINED> instruction: 0xf8cd681b
    30ec:			; <UNDEFINED> instruction: 0xf04f3434
    30f0:			; <UNDEFINED> instruction: 0xf7fd0300
    30f4:	stmdacs	r0, {r1, r2, r5, r6, r9, sl, fp, sp, lr, pc}
    30f8:			; <UNDEFINED> instruction: 0x81adf000
    30fc:	orrhi	pc, r0, #14614528	; 0xdf0000
    3100:	blmi	ff814918 <sg_chk_n_print3@plt+0xff8139f4>
    3104:	stmdbeq	r0, {r0, r1, r2, r3, r6, ip, sp, lr, pc}
    3108:	ldrbtmi	r4, [fp], #-1272	; 0xfffffb08
    310c:	blmi	ff7a7d28 <sg_chk_n_print3@plt+0xff7a6e04>
    3110:	movwls	r4, #25723	; 0x647b
    3114:			; <UNDEFINED> instruction: 0xf7fd4620
    3118:			; <UNDEFINED> instruction: 0x4605eed6
    311c:			; <UNDEFINED> instruction: 0xf0002800
    3120:	stcvc	0, cr8, [fp], #536	; 0x218
    3124:	sbcslt	r3, sl, #2048	; 0x800
    3128:	ldmle	r3!, {r3, r9, fp, sp}^
    312c:	vcgt.s8	d18, d0, d1
    3130:	addsmi	r1, r3, r1, lsl r1
    3134:	rscle	r4, sp, fp, lsl #4
    3138:	blcs	1ba24ec <sg_chk_n_print3@plt+0x1ba15c8>
    313c:	blcs	1cf7148 <sg_chk_n_print3@plt+0x1cf6224>
    3140:	stfvcp	f5, [fp], #928	; 0x3a0
    3144:	ldreq	pc, [r3], -r5, lsl #2
    3148:			; <UNDEFINED> instruction: 0xf0002b73
    314c:			; <UNDEFINED> instruction: 0xf7fd811a
    3150:			; <UNDEFINED> instruction: 0x4607ee5c
    3154:			; <UNDEFINED> instruction: 0xf7fd4630
    3158:	ldmdavs	fp!, {r2, r5, r6, r9, sl, fp, sp, lr, pc}
    315c:	cfstrsvc	mvf4, [sl], #20
    3160:	andscc	pc, r2, r3, lsr r8	; <UNPREDICTABLE>
    3164:	ldrble	r0, [r5], #1307	; 0x51b
    3168:	ldrtmi	r2, [r1], -r8, lsl #4
    316c:			; <UNDEFINED> instruction: 0xf7fd4640
    3170:	stmdacs	r0, {r1, r2, r4, r5, r7, r9, sl, fp, sp, lr, pc}
    3174:	bls	1774b4 <sg_chk_n_print3@plt+0x176590>
    3178:			; <UNDEFINED> instruction: 0xf44faf4b
    317c:	strls	r7, [r1], -r3, lsl #7
    3180:			; <UNDEFINED> instruction: 0x46384619
    3184:	andcs	r9, r1, #0, 4
    3188:	mcr	7, 6, pc, cr0, cr13, {7}	; <UNPREDICTABLE>
    318c:	vst1.8	{d20-d22}, [pc :256], r8
    3190:			; <UNDEFINED> instruction: 0xf7fd6100
    3194:	mcrne	14, 0, lr, cr6, cr12, {0}
    3198:	blls	1ba090 <sg_chk_n_print3@plt+0x1b916c>
    319c:	vqrshl.s8	d18, d4, d5
    31a0:	blx	14f7c2 <sg_chk_n_print3@plt+0x14e89e>
    31a4:	strtmi	r3, [sl], -r9, lsl #10
    31a8:	mcr	7, 0, pc, cr4, cr13, {7}	; <UNPREDICTABLE>
    31ac:	vmlal.s8	q9, d0, d0
    31b0:			; <UNDEFINED> instruction: 0xf10d814e
    31b4:	vpmax.s8	d16, d5, d20
    31b8:	ldrtmi	r3, [r0], -r2, lsl #3
    31bc:			; <UNDEFINED> instruction: 0xf7fd4652
    31c0:	stmdacs	r0, {r1, r3, r4, r5, r6, r7, r8, sl, fp, sp, lr, pc}
    31c4:	teqhi	r4, r0, asr #5	; <UNPREDICTABLE>
    31c8:	ldrdcc	pc, [r0], -sl
    31cc:			; <UNDEFINED> instruction: 0xf1094638
    31d0:			; <UNDEFINED> instruction: 0xf3c30901
    31d4:	vsubl.u8	q9, d3, d7
    31d8:	sbcslt	r4, fp, #-1073741823	; 0xc0000001
    31dc:	stmib	r5, {r0, r3, r5, r6, sp, lr}^
    31e0:			; <UNDEFINED> instruction: 0xf7fd3202
    31e4:	mcrrne	14, 1, lr, r1, cr14
    31e8:	smlabbls	r7, r2, r6, r4
    31ec:			; <UNDEFINED> instruction: 0xf7fd4608
    31f0:			; <UNDEFINED> instruction: 0xf8dfedfa
    31f4:			; <UNDEFINED> instruction: 0xf04fc298
    31f8:	stmdbls	r7, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, ip, sp}
    31fc:	andcs	r4, r1, #252, 8	; 0xfc000000
    3200:	andgt	pc, r0, sp, asr #17
    3204:	andge	pc, r4, sp, asr #17
    3208:	strmi	r9, [r2], r2, lsl #14
    320c:	mrc	7, 3, APSR_nzcv, cr14, cr13, {7}
    3210:			; <UNDEFINED> instruction: 0x463a499f
    3214:			; <UNDEFINED> instruction: 0xf8c52001
    3218:	ldrbtmi	sl, [r9], #-16
    321c:	mcr	7, 2, pc, cr0, cr13, {7}	; <UNPREDICTABLE>
    3220:			; <UNDEFINED> instruction: 0xf7fd4630
    3224:			; <UNDEFINED> instruction: 0xf5b9ee68
    3228:			; <UNDEFINED> instruction: 0xf6ff5f00
    322c:	qsub16mi	sl, r0, r3
    3230:	stmdbeq	ip!, {r0, r2, r3, r8, ip, sp, lr, pc}
    3234:	mcr	7, 3, pc, cr4, cr13, {7}	; <UNPREDICTABLE>
    3238:			; <UNDEFINED> instruction: 0xf7fd200a
    323c:	blmi	fe57ead4 <sg_chk_n_print3@plt+0xfe57dbb0>
    3240:	beq	7f384 <sg_chk_n_print3@plt+0x7e460>
    3244:	ldrbtmi	r2, [fp], #-1540	; 0xfffff9fc
    3248:	blmi	fe4e7e68 <sg_chk_n_print3@plt+0xfe4e6f44>
    324c:			; <UNDEFINED> instruction: 0xf8cd464f
    3250:	ldrbtmi	sl, [fp], #-20	; 0xffffffec
    3254:	blmi	fe467e78 <sg_chk_n_print3@plt+0xfe466f54>
    3258:	mcr	4, 0, r4, cr8, cr11, {3}
    325c:	eor	r3, r2, r0, lsl sl
    3260:			; <UNDEFINED> instruction: 0xf44f4b8f
    3264:	smlabbcs	r1, r0, r2, r7
    3268:	ldrbtmi	r4, [fp], #-1592	; 0xfffff9c8
    326c:			; <UNDEFINED> instruction: 0xf7fd9400
    3270:			; <UNDEFINED> instruction: 0xf640edf6
    3274:	ldrtmi	r0, [r8], -r2, lsl #2
    3278:	stc	7, cr15, [r8, #1012]!	; 0x3f4
    327c:	blle	30aa98 <sg_chk_n_print3@plt+0x309b74>
    3280:	vceq.f32	d26, d5, d8
    3284:	ldrtmi	r3, [r2], -r6, lsl #3
    3288:	ldc	7, cr15, [r4, #1012]	; 0x3f4
    328c:	vmlal.s8	q1, d0, d0
    3290:			; <UNDEFINED> instruction: 0x4628809f
    3294:			; <UNDEFINED> instruction: 0xf7fd2604
    3298:			; <UNDEFINED> instruction: 0xf5baee2e
    329c:			; <UNDEFINED> instruction: 0xf0005f00
    32a0:			; <UNDEFINED> instruction: 0xf10a8085
    32a4:			; <UNDEFINED> instruction: 0xf10a0a01
    32a8:			; <UNDEFINED> instruction: 0xf1bb34ff
    32ac:	bicsle	r0, r7, r0, lsl #30
    32b0:	strtmi	r9, [r1], -r5, lsl #20
    32b4:			; <UNDEFINED> instruction: 0xf7ff4638
    32b8:			; <UNDEFINED> instruction: 0xf640feb5
    32bc:	ldrtmi	r0, [r8], -r2, lsl #2
    32c0:	stc	7, cr15, [r4, #1012]	; 0x3f4
    32c4:	blle	190aae0 <sg_chk_n_print3@plt+0x1909bbc>
    32c8:	vceq.f32	d26, d5, d8
    32cc:	strtmi	r3, [r8], -r6, lsl #3
    32d0:			; <UNDEFINED> instruction: 0xf7fd4632
    32d4:	stmdacs	r0, {r4, r5, r6, r8, sl, fp, sp, lr, pc}
    32d8:	addshi	pc, r5, r0, asr #5
    32dc:	stmdaeq	r4!, {r0, r2, r3, r8, ip, sp, lr, pc}
    32e0:	orrcc	pc, r2, r5, asr #4
    32e4:	strbmi	r4, [r2], -r8, lsr #12
    32e8:	stcl	7, cr15, [r4, #-1012]!	; 0xfffffc0c
    32ec:	vmlal.s8	q9, d0, d0
    32f0:	blls	1a3560 <sg_chk_n_print3@plt+0x1a263c>
    32f4:			; <UNDEFINED> instruction: 0xf8d82400
    32f8:	ldrtmi	r2, [r6], r0
    32fc:	ldmdbvs	fp, {r4, r5, fp, sp, lr}
    3300:	smlabtmi	r7, r2, r3, pc	; <UNPREDICTABLE>
    3304:	stmdbcs	r7, {r1, r6, r7, r8, r9, ip, sp, lr, pc}
    3308:	stc2	10, cr15, [r2], {95}	; 0x5f	; <UNPREDICTABLE>
    330c:	stmdblt	r3!, {r1, r2, r9, fp, ip, pc}
    3310:	bvs	14fb3c4 <sg_chk_n_print3@plt+0x14fa4a0>
    3314:	strcc	r3, [r1], #-532	; 0xfffffdec
    3318:	ldmdavs	r6, {r0, r1, r3, r4, r5, r8, r9, ip, sp, pc}
    331c:	mvnsle	r4, r6, lsl #5
    3320:	ldrmi	r6, [r4, #2198]!	; 0x896
    3324:	ldmdavs	r6, {r0, r2, r4, r5, r6, r7, r8, ip, lr, pc}^
    3328:	mvnsle	r4, lr, lsl #5
    332c:	strbmi	r6, [lr, #-2262]	; 0xfffff72a
    3330:	ldrtmi	sp, [sl], -pc, ror #3
    3334:	andls	r9, r0, r1, lsl #2
    3338:	cdp	0, 1, cr2, cr8, cr1, {0}
    333c:			; <UNDEFINED> instruction: 0x46761a10
    3340:	stmdbgt	r2, {r0, r2, r3, r6, r7, r8, fp, sp, lr, pc}
    3344:	stc	7, cr15, [ip, #1012]!	; 0x3f4
    3348:	andscs	r4, r4, #88064	; 0x15800
    334c:	blx	94542 <sg_chk_n_print3@plt+0x9361e>
    3350:	stmdbvs	r3!, {r2, sl, ip, sp}
    3354:	orrsle	r2, ip, r0, lsl #22
    3358:	ldrdcc	pc, [r0], -r8
    335c:	vmvn.i16	d22, #176	; 0x00b0
    3360:	vaddw.u8	q10, <illegal reg q1.5>, d7
    3364:	blx	17cd788 <sg_chk_n_print3@plt+0x17cc864>
    3368:	strmi	pc, [r3], -r3, lsl #25
    336c:	ldrtmi	r9, [sl], -r0, lsl #2
    3370:			; <UNDEFINED> instruction: 0xf8cd9907
    3374:	andcs	r9, r1, r8
    3378:	andgt	pc, r4, sp, asr #17
    337c:	ldc	7, cr15, [r0, #1012]	; 0x3f4
    3380:	ldmdavc	r3!, {r0, r1, r2, r7, r8, r9, sl, sp, lr, pc}^
    3384:			; <UNDEFINED> instruction: 0xf43f2b67
    3388:	blcs	192eea4 <sg_chk_n_print3@plt+0x192df80>
    338c:	mrcge	4, 6, APSR_nzcv, cr15, cr15, {3}
    3390:			; <UNDEFINED> instruction: 0xf7fde6c0
    3394:	stmdavs	r3, {r1, r2, r3, r4, r6, r8, sl, fp, sp, lr, pc}
    3398:	blcs	94da0 <sg_chk_n_print3@plt+0x93e7c>
    339c:	stccs	15, cr11, [r0], {8}
    33a0:	blcs	437430 <sg_chk_n_print3@plt+0x43650c>
    33a4:	svcge	0x0079f43f
    33a8:	ldcle	14, cr2, [pc], #-0	; 33b0 <sg_chk_n_print3@plt+0x248c>
    33ac:			; <UNDEFINED> instruction: 0xf7fd200a
    33b0:	bmi	f7e960 <sg_chk_n_print3@plt+0xf7da3c>
    33b4:	ldrbtmi	r4, [sl], #-2865	; 0xfffff4cf
    33b8:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
    33bc:	ldrtcc	pc, [r4], #-2269	; 0xfffff723	; <UNPREDICTABLE>
    33c0:	cmple	r5, sl, asr r0
    33c4:	lfmmi	f7, 1, [ip, #-52]!	; 0xffffffcc
    33c8:	blhi	be6c4 <sg_chk_n_print3@plt+0xbd7a0>
    33cc:	svchi	0x00f0e8bd
    33d0:	stmdaeq	r4!, {r0, r2, r3, r8, ip, sp, lr, pc}
    33d4:	orrcc	pc, r2, r5, asr #4
    33d8:	strbmi	r4, [r2], -r8, lsr #12
    33dc:	stcl	7, cr15, [sl], #1012	; 0x3f4
    33e0:			; <UNDEFINED> instruction: 0xf6ff2800
    33e4:			; <UNDEFINED> instruction: 0xe784af56
    33e8:			; <UNDEFINED> instruction: 0x4659465a
    33ec:			; <UNDEFINED> instruction: 0xf7ff4638
    33f0:			; <UNDEFINED> instruction: 0xf640fe19
    33f4:	ldrtmi	r0, [r8], -r2, lsl #2
    33f8:	stcl	7, cr15, [r8], #1012	; 0x3f4
    33fc:	blle	c0ac18 <sg_chk_n_print3@plt+0xc09cf4>
    3400:	andslt	pc, r4, sp, asr #17
    3404:	bmi	a7d18c <sg_chk_n_print3@plt+0xa7c268>
    3408:	cfstrsge	mvf4, [sp], {122}	; 0x7a
    340c:	movwvc	pc, #1103	; 0x44f	; <UNPREDICTABLE>
    3410:	ldrmi	r9, [r9], -r0, lsl #4
    3414:	andcs	r4, r1, #32, 12	; 0x2000000
    3418:			; <UNDEFINED> instruction: 0xf7fd9701
    341c:			; <UNDEFINED> instruction: 0x4620ed78
    3420:	ldc	7, cr15, [r0], #1012	; 0x3f4
    3424:	bmi	8bd100 <sg_chk_n_print3@plt+0x8bc1dc>
    3428:			; <UNDEFINED> instruction: 0xe7ee447a
    342c:	ldr	r3, [r4, -r1, lsl #28]!
    3430:	bmi	82ea6c <sg_chk_n_print3@plt+0x82db48>
    3434:	movwvc	pc, #1103	; 0x44f	; <UNPREDICTABLE>
    3438:	ldrbtmi	r9, [sl], #-1793	; 0xfffff8ff
    343c:	andls	r4, r0, #40, 12	; 0x2800000
    3440:	andcs	r4, r1, #26214400	; 0x1900000
    3444:	stcl	7, cr15, [r2, #-1012]!	; 0xfffffc0c
    3448:			; <UNDEFINED> instruction: 0xf7fd4628
    344c:			; <UNDEFINED> instruction: 0x4630ec9c
    3450:	ldcl	7, cr15, [r0, #-1012]	; 0xfffffc0c
    3454:			; <UNDEFINED> instruction: 0x4628e65e
    3458:	ldc	7, cr15, [r4], {253}	; 0xfd
    345c:			; <UNDEFINED> instruction: 0xf7fd2001
    3460:			; <UNDEFINED> instruction: 0xf8d8ecda
    3464:			; <UNDEFINED> instruction: 0xf8cd3000
    3468:	blcs	42f4c0 <sg_chk_n_print3@plt+0x42e59c>
    346c:			; <UNDEFINED> instruction: 0xe718d19c
    3470:	ldcl	7, cr15, [ip], #-1012	; 0xfffffc0c
    3474:	andeq	r8, r1, r8, lsr lr
    3478:			; <UNDEFINED> instruction: 0x00005eba
    347c:	andeq	r0, r0, r4, asr #1
    3480:	andeq	r5, r0, r0, lsr #29
    3484:	andeq	r5, r0, sl, lsr #29
    3488:	andeq	r9, r1, r0, ror #11
    348c:	ldrdeq	r5, [r0], -ip
    3490:	ldrdeq	r8, [r0], -lr
    3494:	andeq	r9, r1, sl, lsr #9
    3498:	andeq	r5, r0, r2, ror #27
    349c:			; <UNDEFINED> instruction: 0x00005db4
    34a0:	andeq	r5, r0, r6, ror sp
    34a4:	andeq	r9, r1, r4, lsr #7
    34a8:	andeq	r8, r1, lr, asr fp
    34ac:	andeq	r5, r0, r8, ror #23
    34b0:	andeq	r5, r0, r8, asr #23
    34b4:	andeq	r5, r0, r2, lsl #23
    34b8:	svcmi	0x00f0e92d
    34bc:	ldcmi	0, cr11, [sl], {235}	; 0xeb
    34c0:	blmi	fe6ae96c <sg_chk_n_print3@plt+0xfe6ada48>
    34c4:	ldrbtmi	r4, [ip], #-1537	; 0xfffff9ff
    34c8:	addvc	pc, r0, #1325400064	; 0x4f000000
    34cc:	stmiapl	r3!, {r3, r5, r9, sl, lr}^
    34d0:	cmnls	r9, #1769472	; 0x1b0000
    34d4:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
    34d8:	ldcl	7, cr15, [sl], {253}	; 0xfd
    34dc:			; <UNDEFINED> instruction: 0x46284a94
    34e0:	tstvs	r0, pc, asr #8	; <UNPREDICTABLE>
    34e4:	ldrbtmi	r2, [sl], #-768	; 0xfffffd00
    34e8:	rscscc	pc, pc, r5, lsl #17
    34ec:			; <UNDEFINED> instruction: 0xf7fd9201
    34f0:	cdpne	12, 0, cr14, cr4, cr14, {3}
    34f4:			; <UNDEFINED> instruction: 0xf10ddb3f
    34f8:	vadd.i8	d16, d2, d20
    34fc:	strbmi	r2, [r2], -r2, lsl #3
    3500:	mrrc	7, 15, pc, r8, cr13	; <UNPREDICTABLE>
    3504:	blle	18d50c <sg_chk_n_print3@plt+0x18c5e8>
    3508:	ldrdcs	pc, [r0], -r8
    350c:	msrpl	CPSR_fsxc, #1879048196	; 0x70000004
    3510:	vqsub.u8	d4, d16, d10
    3514:	cdpge	0, 0, cr8, cr14, cr9, {6}
    3518:	andcs	r4, r3, r1, lsr #12
    351c:			; <UNDEFINED> instruction: 0xf7fd4632
    3520:	stmdacs	r0, {r3, r4, r5, sl, fp, sp, lr, pc}
    3524:	rscshi	pc, r1, r0, asr #5
    3528:	vst2.8	{d6,d8}, [r3 :256], r3
    352c:			; <UNDEFINED> instruction: 0xf5b34370
    3530:	eorle	r4, sp, r0, asr #31
    3534:	vhsub.s8	d18, d2, d0
    3538:	strtmi	r2, [r0], -r2, lsl #2
    353c:	ldc	7, cr15, [sl], #-1012	; 0xfffffc0c
    3540:	blle	94d548 <sg_chk_n_print3@plt+0x94c624>
    3544:	vmax.s8	q10, q1, q1
    3548:	strtmi	r2, [r0], -r2, lsl #3
    354c:	ldc	7, cr15, [r2], #-1012	; 0xfffffc0c
    3550:	vmlal.s8	q9, d0, d0
    3554:			; <UNDEFINED> instruction: 0xf8d880bc
    3558:	vhadd.s8	d18, d7, d0
    355c:	addsmi	r5, sl, #-1140850688	; 0xbc000000
    3560:	adcshi	pc, r5, r0, asr #6
    3564:			; <UNDEFINED> instruction: 0xf7fd4620
    3568:	strtmi	lr, [r8], -r6, asr #25
    356c:	tsteq	r2, r0, asr #12	; <UNPREDICTABLE>
    3570:	stc	7, cr15, [ip], #-1012	; 0xfffffc0c
    3574:	bmi	1bd4d8c <sg_chk_n_print3@plt+0x1bd3e68>
    3578:	ldrbtmi	r4, [sl], #-2924	; 0xfffff494
    357c:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
    3580:	subsmi	r9, sl, r9, ror #22
    3584:	sbchi	pc, r7, r0, asr #32
    3588:	rsblt	r4, fp, r0, lsr #12
    358c:	svchi	0x00f0e8bd
    3590:	bleq	73f9cc <sg_chk_n_print3@plt+0x73eaa8>
    3594:	orrcc	pc, r6, r5, asr #4
    3598:	ldrbmi	r4, [sl], -r0, lsr #12
    359c:	stc	7, cr15, [sl], {253}	; 0xfd
    35a0:	vmlal.s8	q9, d0, d0
    35a4:	blge	2a3844 <sg_chk_n_print3@plt+0x2a2920>
    35a8:	orrcc	pc, r2, r5, asr #4
    35ac:	movwls	r4, #9760	; 0x2620
    35b0:			; <UNDEFINED> instruction: 0xf7fd461a
    35b4:	stmdacs	r0, {sl, fp, sp, lr, pc}
    35b8:	adchi	pc, r1, r0, asr #5
    35bc:			; <UNDEFINED> instruction: 0x46204b5e
    35c0:	ldmibeq	r1!, {r0, r2, r3, r6, r9, sl, ip, sp, lr, pc}^
    35c4:	ldmibvc	pc!, {r0, r1, r2, r3, r6, r7, r9, sl, ip, sp, lr, pc}^	; <UNPREDICTABLE>
    35c8:	movwls	r4, #13435	; 0x347b
    35cc:	ldc	7, cr15, [r2], {253}	; 0xfd
    35d0:			; <UNDEFINED> instruction: 0x26004b5a
    35d4:	beq	7f718 <sg_chk_n_print3@plt+0x7e7f4>
    35d8:			; <UNDEFINED> instruction: 0xf8cd447b
    35dc:	movwls	r8, #16404	; 0x4014
    35e0:			; <UNDEFINED> instruction: 0x46314652
    35e4:			; <UNDEFINED> instruction: 0xf7ff4628
    35e8:			; <UNDEFINED> instruction: 0xf640fd1d
    35ec:	strtmi	r0, [r8], -r2, lsl #2
    35f0:	bl	ffb415ec <sg_chk_n_print3@plt+0xffb406c8>
    35f4:	ble	74ae0c <sg_chk_n_print3@plt+0x749ee8>
    35f8:	stc	7, cr15, [sl], #-1012	; 0xfffffc0c
    35fc:	strmi	r6, [r7], -r3, lsl #16
    3600:	svclt	0x00082e00
    3604:	andle	r2, r7, r2, lsl #22
    3608:			; <UNDEFINED> instruction: 0xd1b42b10
    360c:	mvnsvc	pc, #68157440	; 0x4100000
    3610:	umlalsle	r4, r0, lr, r2
    3614:	strb	r3, [r3, r1, lsl #12]!
    3618:	strtmi	r2, [r8], -r0, lsl #4
    361c:			; <UNDEFINED> instruction: 0xf7ff4611
    3620:			; <UNDEFINED> instruction: 0xf640fd01
    3624:	strtmi	r0, [r8], -r2, lsl #2
    3628:	bl	ff441624 <sg_chk_n_print3@plt+0xff440700>
    362c:	blle	1d0ae44 <sg_chk_n_print3@plt+0x1d09f20>
    3630:	beq	3f774 <sg_chk_n_print3@plt+0x3e850>
    3634:	vmax.f32	d26, d5, d8
    3638:	strtmi	r3, [r0], -r6, lsl #3
    363c:			; <UNDEFINED> instruction: 0xf7fd463a
    3640:	stmdacs	r0, {r1, r3, r4, r5, r7, r8, r9, fp, sp, lr, pc}
    3644:			; <UNDEFINED> instruction: 0xf10ddb28
    3648:	vtst.8	d16, d5, d16
    364c:	strtmi	r3, [r0], -r2, lsl #3
    3650:			; <UNDEFINED> instruction: 0xf7fd4642
    3654:	stmdacs	r0, {r4, r5, r7, r8, r9, fp, sp, lr, pc}
    3658:	ldmdavs	fp!, {r1, r2, r4, r8, r9, fp, ip, lr, pc}
    365c:	ldrdne	pc, [r0], -fp
    3660:			; <UNDEFINED> instruction: 0xd10c4299
    3664:			; <UNDEFINED> instruction: 0xf8d89b02
    3668:	ldmdavs	sl, {ip}
    366c:	andeq	lr, r1, r2, lsl #21
    3670:			; <UNDEFINED> instruction: 0x2320ea40
    3674:	tstmi	r0, #274432	; 0x43000
    3678:	svceq	0x00fff013
    367c:	strtmi	sp, [r0], -r1, lsr #32
    3680:			; <UNDEFINED> instruction: 0xf7fd464c
    3684:			; <UNDEFINED> instruction: 0xe7c1ec38
    3688:			; <UNDEFINED> instruction: 0xf7fd9803
    368c:			; <UNDEFINED> instruction: 0x4620eb7c
    3690:	ldc	7, cr15, [r0], #-1012	; 0xfffffc0c
    3694:	strb	r4, [r0, ip, asr #12]!
    3698:			; <UNDEFINED> instruction: 0xf7fd9804
    369c:			; <UNDEFINED> instruction: 0x4620eb74
    36a0:	stc	7, cr15, [r8], #-1012	; 0xfffffc0c
    36a4:	strb	r4, [lr, ip, asr #12]
    36a8:			; <UNDEFINED> instruction: 0xf6404628
    36ac:			; <UNDEFINED> instruction: 0xf7fd0102
    36b0:	vmlane.f64	d14, d19, d14
    36b4:	svcge	0x005ff6ff
    36b8:	ldrmi	r4, [ip], -r0, lsr #12
    36bc:	ldc	7, cr15, [sl], {253}	; 0xfd
    36c0:	stccs	7, cr14, [r0], {89}	; 0x59
    36c4:			; <UNDEFINED> instruction: 0x8014f8dd
    36c8:	svcge	0x003cf6bf
    36cc:	ldmdami	ip, {r0, r1, r4, r6, r8, r9, sl, sp, lr, pc}
    36d0:	blmi	70bfa4 <sg_chk_n_print3@plt+0x70b080>
    36d4:	ldrbtmi	r2, [r8], #-257	; 0xfffffeff
    36d8:	stmiapl	fp!, {r0, r8, sl, fp, ip, pc}^
    36dc:			; <UNDEFINED> instruction: 0xf7fd681b
    36e0:	strtmi	lr, [r0], -r4, ror #22
    36e4:	stc	7, cr15, [r6], {253}	; 0xfd
    36e8:	ldrbteq	pc, [r1], #1613	; 0x64d	; <UNPREDICTABLE>
    36ec:	ldrbtvc	pc, [pc], #1743	; 36f4 <sg_chk_n_print3@plt+0x27d0>	; <UNPREDICTABLE>
    36f0:	ldmdami	r5, {r0, r6, r8, r9, sl, sp, lr, pc}
    36f4:	blmi	4cbfe0 <sg_chk_n_print3@plt+0x4cb0bc>
    36f8:	ldrbtmi	r2, [r8], #-257	; 0xfffffeff
    36fc:	ldmdami	r3, {r2, r3, r5, r6, r7, r8, r9, sl, sp, lr, pc}
    3700:	blmi	40bf90 <sg_chk_n_print3@plt+0x40b06c>
    3704:	ldrbtmi	r2, [r8], #-257	; 0xfffffeff
    3708:	ldmdami	r1, {r1, r2, r5, r6, r7, r8, r9, sl, sp, lr, pc}
    370c:	blmi	34bf7c <sg_chk_n_print3@plt+0x34b058>
    3710:	ldrbtmi	r2, [r8], #-257	; 0xfffffeff
    3714:			; <UNDEFINED> instruction: 0xf7fde7e0
    3718:	ldmdavs	fp!, {r1, r3, r5, r8, r9, fp, sp, lr, pc}
    371c:			; <UNDEFINED> instruction: 0xf47f2b10
    3720:			; <UNDEFINED> instruction: 0xf04faf2a
    3724:	ldrb	r0, [r5, -r0, lsl #20]!
    3728:	andeq	r8, r1, lr, asr #20
    372c:	andeq	r0, r0, r4, asr #1
    3730:	andeq	r8, r1, lr, lsr #20
    3734:	muleq	r1, sl, r9
    3738:	andeq	r5, r0, r8, lsl #22
    373c:	strdeq	r5, [r0], -r8
    3740:	andeq	r5, r0, sl, lsl #20
    3744:	andeq	r0, r0, ip, asr #1
    3748:	andeq	r5, r0, r6, ror r9
    374c:	andeq	r5, r0, r6, lsr #19
    3750:	andeq	r5, r0, r2, asr #18
    3754:	ldrlt	r4, [r0, #-2833]	; 0xfffff4ef
    3758:			; <UNDEFINED> instruction: 0xf893447b
    375c:	stmdblt	r2!, {r4, r6, r9, sp}^
    3760:	tstcs	r4, ip, lsl #12
    3764:	stc2	7, cr15, [r0], #1016	; 0x3f8
    3768:	strtmi	r4, [r2], -sp, lsl #18
    376c:	pop	{r0, r3, r4, r5, r6, sl, lr}
    3770:			; <UNDEFINED> instruction: 0x46034010
    3774:			; <UNDEFINED> instruction: 0xf7fd2001
    3778:			; <UNDEFINED> instruction: 0xf893bb91
    377c:	tstcs	r4, r1, asr r2
    3780:			; <UNDEFINED> instruction: 0xf7feb94b
    3784:	stmdbmi	r7, {r0, r4, r7, sl, fp, ip, sp, lr, pc}
    3788:			; <UNDEFINED> instruction: 0x4010e8bd
    378c:			; <UNDEFINED> instruction: 0x46024479
    3790:			; <UNDEFINED> instruction: 0xf7fd2001
    3794:	pop	{r0, r1, r7, r8, r9, fp, ip, sp, pc}
    3798:	str	r4, [r3], #-16
    379c:	strdeq	r8, [r1], -r4
    37a0:	andeq	r5, r0, r8, lsr #19
    37a4:	andeq	r5, r0, ip, ror #15
    37a8:			; <UNDEFINED> instruction: 0x460eb5f0
    37ac:	adclt	r4, r7, ip, asr #18
    37b0:	strmi	r4, [r4], -ip, asr #22
    37b4:	svcmi	0x004c4479
    37b8:	stmiapl	fp, {r2, r3, r6, r8, sl, fp, lr}^
    37bc:	ldrbtmi	r4, [sp], #-1151	; 0xfffffb81
    37c0:			; <UNDEFINED> instruction: 0x9325681b
    37c4:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
    37c8:	subscc	pc, r0, #9895936	; 0x970000
    37cc:	stmdbmi	r8, {r0, r1, r3, r4, r5, r6, r7, r8, fp, ip, sp, pc}^
    37d0:	svcmi	0x00482001
    37d4:	ldrbtmi	r4, [r9], #-1062	; 0xfffffbda
    37d8:	bl	18c17d4 <sg_chk_n_print3@plt+0x18c08b0>
    37dc:			; <UNDEFINED> instruction: 0xf814447f
    37e0:	ldrtmi	r2, [r9], -r1, lsl #22
    37e4:			; <UNDEFINED> instruction: 0xf7fd2001
    37e8:	adcmi	lr, r6, #92, 22	; 0x17000
    37ec:	blmi	10b7fd0 <sg_chk_n_print3@plt+0x10b70ac>
    37f0:	stmiapl	fp!, {r1, r3, sp}^
    37f4:			; <UNDEFINED> instruction: 0xf7fd6819
    37f8:	bmi	103e5b0 <sg_chk_n_print3@plt+0x103d68c>
    37fc:	ldrbtmi	r4, [sl], #-2873	; 0xfffff4c7
    3800:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
    3804:	subsmi	r9, sl, r5, lsr #22
    3808:	eorlt	sp, r7, r8, asr r1
    380c:			; <UNDEFINED> instruction: 0xf897bdf0
    3810:	stmiblt	fp!, {r0, r4, r6, r9, ip, sp}
    3814:	subcs	r4, r0, r8, lsr fp
    3818:	strtmi	r4, [r6], #-3897	; 0xfffff0c7
    381c:	ldrbtmi	r5, [pc], #-2285	; 3824 <sg_chk_n_print3@plt+0x2900>
    3820:			; <UNDEFINED> instruction: 0xf7fd6829
    3824:			; <UNDEFINED> instruction: 0xf814eb56
    3828:	ldrtmi	r2, [r9], -r1, lsl #22
    382c:			; <UNDEFINED> instruction: 0xf7fd2001
    3830:	adcsmi	lr, r4, #56, 22	; 0xe000
    3834:	stmdavs	r9!, {r0, r1, r2, r4, r5, r6, r7, r8, ip, lr, pc}
    3838:			; <UNDEFINED> instruction: 0xf7fd2020
    383c:	ldrb	lr, [ip, sl, asr #22]
    3840:	ldmne	r9!, {r1, r3, r4, r5, r7, fp, sp, lr}
    3844:	biceq	lr, r2, #7168	; 0x1c00
    3848:	ldmib	r3, {r3, r8, r9, fp, ip, sp, lr}^
    384c:	stmdacs	r1, {r2, r4, sl, fp, ip}
    3850:	stmdavc	fp, {r1, r2, r4, r5, r8, ip, lr, pc}^
    3854:	tstcc	r1, r1, lsl #4
    3858:	stmdblt	fp, {r1, r3, r4, r5, r7, sp, lr}
    385c:	movwlt	lr, #57378	; 0xe022
    3860:	svclt	0x00842b60
    3864:	eorscs	r3, r7, #32, 22	; 0x8000
    3868:	blcs	103987c <sg_chk_n_print3@plt+0x1038958>
    386c:	eorscs	fp, r7, #140, 30	; 0x230
    3870:	bne	fe6cc138 <sg_chk_n_print3@plt+0xfe6cb214>
    3874:	sbcslt	r0, fp, #-1073741818	; 0xc0000006
    3878:	stmdavc	sl, {r0, r1, r5, ip, sp, lr}^
    387c:	svclt	0x00842a60
    3880:	eorscs	r3, r7, r0, lsr #20
    3884:	bcs	1039898 <sg_chk_n_print3@plt+0x1038974>
    3888:	eorscs	fp, r7, ip, lsl #31
    388c:	bne	48b954 <sg_chk_n_print3@plt+0x48aa30>
    3890:	ldrmi	r3, [r3], #-3585	; 0xfffff1ff
    3894:	blcc	818ac <sg_chk_n_print3@plt+0x80988>
    3898:	smlabbcc	r2, fp, r8, r7
    389c:	bicsle	r2, lr, r0, lsl #22
    38a0:	adcle	r2, sl, r0, lsl #28
    38a4:	eorscs	r4, r4, #20, 22	; 0x5000
    38a8:	tstcs	r1, r6, lsl r8
    38ac:	ldrbtmi	r5, [r8], #-2283	; 0xfffff715
    38b0:			; <UNDEFINED> instruction: 0xf7fd681b
    38b4:	andcs	lr, r2, sl, ror sl
    38b8:	b	feb418b4 <sg_chk_n_print3@plt+0xfeb40990>
    38bc:	b	15c18b8 <sg_chk_n_print3@plt+0x15c0994>
    38c0:	ldcmi	12, cr10, [r1, #-20]	; 0xffffffec
    38c4:	stmib	sp, {r7, r8, r9, sp}^
    38c8:	andls	r1, r1, #512	; 0x200
    38cc:			; <UNDEFINED> instruction: 0x4620447d
    38d0:	andcs	r4, r1, #26214400	; 0x1900000
    38d4:			; <UNDEFINED> instruction: 0xf7fd9500
    38d8:			; <UNDEFINED> instruction: 0x4620eb1a
    38dc:	mrrc2	7, 15, pc, lr, cr14	; <UNPREDICTABLE>
    38e0:	andeq	r8, r1, r0, ror #14
    38e4:	andeq	r0, r0, r4, asr #1
    38e8:	muleq	r1, r0, ip
    38ec:	andeq	r8, r1, r6, asr r7
    38f0:	andeq	r5, r0, r2, asr #19
    38f4:			; <UNDEFINED> instruction: 0x000059b4
    38f8:	ldrdeq	r0, [r0], -r8
    38fc:	andeq	r8, r1, r6, lsl r7
    3900:	andeq	r5, r0, r2, ror r9
    3904:	andeq	r5, r0, sl, lsr #17
    3908:	andeq	r5, r0, r4, asr r8
    390c:	vldrle	d2, [r4, #-0]
    3910:	strcs	fp, [r0], #-1072	; 0xfffffbd0
    3914:	stcle	0, cr14, [sp], {4}
    3918:			; <UNDEFINED> instruction: 0xf10242a3
    391c:	andle	r0, r9, r4, lsl r2
    3920:	strcc	r6, [r1], #-2069	; 0xfffff7eb
    3924:	mvnsle	r4, r5, lsl #5
    3928:	addmi	r6, sp, #5570560	; 0x550000
    392c:			; <UNDEFINED> instruction: 0x4610d1f4
    3930:			; <UNDEFINED> instruction: 0x4770bc30
    3934:	ldclt	0, cr2, [r0], #-0
    3938:	andcs	r4, r0, r0, ror r7
    393c:	svclt	0x00004770
    3940:	blcs	39dc54 <sg_chk_n_print3@plt+0x39cd30>
    3944:	bmi	f995c <sg_chk_n_print3@plt+0xf8a38>
    3948:			; <UNDEFINED> instruction: 0xf852447a
    394c:	ldrbmi	r0, [r0, -r3, lsr #32]!
    3950:	ldrbmi	r2, [r0, -r0]!
    3954:	andeq	r8, r0, r8, lsr r2
    3958:	strmi	r6, [r3], -r2, asr #17
    395c:	bcs	3b0d24 <sg_chk_n_print3@plt+0x3afe00>
    3960:	stmdbvs	r3, {r3, r5, r8, fp, ip, lr, pc}
    3964:	strcs	lr, [r0], #-2512	; 0xfffff630
    3968:			; <UNDEFINED> instruction: 0x46110658
    396c:			; <UNDEFINED> instruction: 0xf1404625
    3970:	bmi	1d63c10 <sg_chk_n_print3@plt+0x1d62cec>
    3974:			; <UNDEFINED> instruction: 0xf8d2447a
    3978:	addmi	r0, r1, #36, 8	; 0x24000000
    397c:	sbchi	pc, sl, r0
    3980:			; <UNDEFINED> instruction: 0xf140071b
    3984:			; <UNDEFINED> instruction: 0x460a80b5
    3988:	ldmdami	r0!, {r2, r3, r5, r9, sl, lr}^
    398c:	ldrbtmi	r4, [r8], #-2416	; 0xfffff690
    3990:			; <UNDEFINED> instruction: 0xf5004479
    3994:			; <UNDEFINED> instruction: 0xf5017025
    3998:	and	r7, r3, r9, lsr r1
    399c:	andscc	sp, r4, r0, ror #24
    39a0:	subsle	r4, sp, r8, lsl #5
    39a4:	addsmi	r6, r3, #196608	; 0x30000
    39a8:	stmdavs	r3, {r3, r4, r5, r6, r7, r8, ip, lr, pc}^
    39ac:	mvnsle	r4, r3, lsr #5
    39b0:			; <UNDEFINED> instruction: 0x4770bcf0
    39b4:	ldrbtmi	r4, [r9], #-2407	; 0xfffff699
    39b8:	eorvc	pc, r2, r1, asr r8	; <UNPREDICTABLE>
    39bc:	stmdbcs	r4, {r0, r3, r4, r5, r6, r9, sl, fp, ip}
    39c0:	adcshi	pc, fp, r0, lsl #4
    39c4:			; <UNDEFINED> instruction: 0xf001e8df
    39c8:			; <UNDEFINED> instruction: 0x412c6519
    39cc:	stmdami	r2!, {r0, r1}^
    39d0:	ldrbtmi	r4, [r8], #-3682	; 0xfffff19e
    39d4:	ldrbtmi	r6, [lr], #-2073	; 0xfffff7e7
    39d8:			; <UNDEFINED> instruction: 0xf500685d
    39dc:			; <UNDEFINED> instruction: 0xf5067025
    39e0:	and	r7, r3, r9, lsr r6
    39e4:	andscc	sp, r4, r6, ror fp
    39e8:	ldrhtle	r4, [r3], #-32	; 0xffffffe0
    39ec:	adcmi	r6, r1, #4, 16	; 0x40000
    39f0:	stmdavs	r4, {r3, r4, r5, r6, r7, r8, ip, lr, pc}^
    39f4:	mvnsle	r4, r5, lsr #5
    39f8:	mrcmi	7, 2, lr, cr9, cr10, {6}
    39fc:	ldrbtmi	r4, [lr], #-2137	; 0xfffff7a7
    3a00:	strne	lr, [r0, #-2515]	; 0xfffff62d
    3a04:	ldrbtmi	r3, [r8], #-1776	; 0xfffff910
    3a08:	blle	1ffba1c <sg_chk_n_print3@plt+0x1ffaaf8>
    3a0c:	adcsmi	r3, r0, #20
    3a10:	stmdavs	r4, {r2, r3, r4, r5, r6, ip, lr, pc}
    3a14:	mvnsle	r4, r1, lsr #5
    3a18:	adcmi	r6, r5, #68, 16	; 0x440000
    3a1c:			; <UNDEFINED> instruction: 0xe7c7d1f6
    3a20:	mrcmi	8, 2, r4, cr2, cr1, {2}
    3a24:	ldmdavs	r9, {r3, r4, r5, r6, sl, lr}
    3a28:	ldmdavs	sp, {r1, r2, r3, r4, r5, r6, sl, lr}^
    3a2c:			; <UNDEFINED> instruction: 0xf50630f0
    3a30:	and	r7, r3, r6, ror #13
    3a34:	andscc	sp, r4, sl, ror #22
    3a38:	strhtle	r4, [r7], #-32	; 0xffffffe0
    3a3c:	adcmi	r6, r1, #4, 16	; 0x40000
    3a40:	stmdavs	r4, {r3, r4, r5, r6, r7, r8, ip, lr, pc}^
    3a44:	mvnsle	r4, r5, lsr #5
    3a48:	stmdami	r9, {r1, r4, r5, r7, r8, r9, sl, sp, lr, pc}^
    3a4c:	strcs	lr, [r0], #-2515	; 0xfffff62d
    3a50:			; <UNDEFINED> instruction: 0xf8d04478
    3a54:	addmi	r1, sl, #36, 8	; 0x24000000
    3a58:	ldmdbvs	fp, {r0, r2, r4, r5, ip, lr, pc}
    3a5c:	ldrle	r0, [r4], #1823	; 0x71f
    3a60:	stmdbmi	r5, {r2, r6, fp, lr}^
    3a64:	ldrbtmi	r4, [r9], #-1144	; 0xfffffb88
    3a68:	eorsvc	pc, r9, r0, lsl #10
    3a6c:	msrmi	R12_usr, r1
    3a70:	blle	2fba84 <sg_chk_n_print3@plt+0x2fab60>
    3a74:	addmi	r3, r8, #20
    3a78:	stmdavs	r3, {r3, ip, lr, pc}
    3a7c:			; <UNDEFINED> instruction: 0xd1f8429a
    3a80:	adcmi	r6, r3, #4390912	; 0x430000
    3a84:	mulscc	r4, r4, r0
    3a88:	mvnsle	r4, r8, lsl #5
    3a8c:	ldcllt	0, cr2, [r0]
    3a90:	ldmdami	sl!, {r4, r5, r6, r8, r9, sl, lr}
    3a94:	ldrbtmi	r4, [r8], #-3642	; 0xfffff1c6
    3a98:	ldrbtmi	r6, [lr], #-2073	; 0xfffff7e7
    3a9c:			; <UNDEFINED> instruction: 0xf500685d
    3aa0:			; <UNDEFINED> instruction: 0xf50670e6
    3aa4:	and	r7, r3, r5, lsr #12
    3aa8:	andscc	sp, r4, r0, lsr fp
    3aac:	strhtle	r4, [sp], -r0
    3ab0:	adcmi	r6, r1, #4, 16	; 0x40000
    3ab4:	stmdavs	r4, {r3, r4, r5, r6, r7, r8, ip, lr, pc}^
    3ab8:	mvnsle	r4, r5, lsr #5
    3abc:			; <UNDEFINED> instruction: 0x0719e778
    3ac0:	svcge	0x0063f53f
    3ac4:			; <UNDEFINED> instruction: 0xf8d0e7cc
    3ac8:	addmi	r1, ip, #40, 8	; 0x28000000
    3acc:	vrhadd.s8	<illegal reg q6.5>, q8, <illegal reg q2.5>
    3ad0:	strb	r4, [sp, -r4, lsr #32]!
    3ad4:			; <UNDEFINED> instruction: 0x0660691c
    3ad8:	stmdami	sl!, {r1, r3, r8, sl, ip, lr, pc}
    3adc:			; <UNDEFINED> instruction: 0xf8d04478
    3ae0:	addsmi	r3, r9, #36, 8	; 0x24000000
    3ae4:	svccs	0x0005d007
    3ae8:	streq	sp, [r7, -r2]!
    3aec:	svcge	0x004bf53f
    3af0:	strtmi	r4, [ip], -sl, lsl #12
    3af4:			; <UNDEFINED> instruction: 0xf8d0e7b4
    3af8:	adcmi	r3, fp, #40, 8	; 0x28000000
    3afc:	blmi	8b7b44 <sg_chk_n_print3@plt+0x8b6c20>
    3b00:			; <UNDEFINED> instruction: 0xf853447b
    3b04:	blcs	14fb94 <sg_chk_n_print3@plt+0x14ec70>
    3b08:	ldrb	sp, [r1, pc, ror #3]!
    3b0c:			; <UNDEFINED> instruction: 0x0666691c
    3b10:	strb	sp, [r2, fp, ror #11]!
    3b14:	strtcs	pc, [r8], #-2258	; 0xfffff72e
    3b18:			; <UNDEFINED> instruction: 0xf47f42a2
    3b1c:	and	sl, r6, r1, lsr pc
    3b20:	ldrbtmi	r4, [fp], #-2842	; 0xfffff4e6
    3b24:	eorcc	pc, r2, r3, asr r8	; <UNPREDICTABLE>
    3b28:	sbcsle	r2, r0, r5, lsl #22
    3b2c:	ldreq	r4, [fp, -r3, lsr #12]
    3b30:	svcge	0x0029f53f
    3b34:	ldrbtmi	r4, [r8], #-2070	; 0xfffff7ea
    3b38:	ldmdbvs	ip, {r0, r3, r6, r7, r8, r9, sl, sp, lr, pc}
    3b3c:	strne	lr, [r0, #-2515]	; 0xfffff62d
    3b40:	ldrble	r0, [r2, #1638]	; 0x666
    3b44:	svclt	0x0000e7c9
    3b48:	muleq	r1, r4, r6
    3b4c:	andeq	r8, r1, sl, ror r6
    3b50:	andeq	r8, r1, r8, ror r6
    3b54:	andeq	r8, r0, sl, asr #3
    3b58:	andeq	r8, r1, r6, lsr r6
    3b5c:	andeq	r8, r1, r2, lsr r6
    3b60:	andeq	r8, r1, sl, lsl #12
    3b64:	andeq	r8, r1, r2, lsl #12
    3b68:	andeq	r8, r1, r4, ror #11
    3b6c:	andeq	r8, r1, r0, ror #11
    3b70:			; <UNDEFINED> instruction: 0x000185b8
    3b74:	andeq	r8, r1, r4, lsr #11
    3b78:	andeq	r8, r1, r2, lsr #11
    3b7c:	andeq	r8, r1, r2, ror r5
    3b80:	andeq	r8, r1, lr, ror #10
    3b84:	andeq	r8, r1, ip, lsr #10
    3b88:	andeq	r8, r0, r0, lsl #1
    3b8c:	andeq	r8, r0, lr, asr r0
    3b90:	ldrdeq	r8, [r1], -r2
    3b94:			; <UNDEFINED> instruction: 0x4604b570
    3b98:	addlt	r6, r4, r5, lsl #16
    3b9c:	andsle	r2, sl, pc, lsr sp
    3ba0:	mrc2	7, 6, pc, cr10, cr15, {7}
    3ba4:	stmiavs	r0, {r3, r4, r8, ip, sp, pc}^
    3ba8:	andlt	fp, r4, r8, lsl #2
    3bac:	stmdavs	r2!, {r4, r5, r6, r8, sl, fp, ip, sp, pc}^
    3bb0:	ldmdami	r7, {r1, r6, r7, r8, ip, sp, pc}
    3bb4:	cdpmi	3, 1, cr2, cr7, cr0, {2}
    3bb8:	ldrbtmi	r4, [r8], #-1561	; 0xfffff9e7
    3bbc:	andpl	lr, r1, #3358720	; 0x334000
    3bc0:	ldrvc	pc, [r5], #-1280	; 0xfffffb00
    3bc4:	andcs	r4, r1, #2113929216	; 0x7e000000
    3bc8:	strtmi	r9, [r0], -r0, lsl #12
    3bcc:	ldmib	lr, {r0, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    3bd0:	andlt	r4, r4, r0, lsr #12
    3bd4:	stmdavs	r3, {r4, r5, r6, r8, sl, fp, ip, sp, pc}^
    3bd8:			; <UNDEFINED> instruction: 0xd0142bff
    3bdc:	ldrbtmi	r4, [r8], #-2062	; 0xfffff7f2
    3be0:	ldcllt	0, cr11, [r0, #-16]!
    3be4:	movtcs	r4, #2061	; 0x80d
    3be8:	ldrmi	r4, [r9], -sp, lsl #28
    3bec:	andcs	r4, r1, #120, 8	; 0x78000000
    3bf0:	ldrvc	pc, [r5], #-1280	; 0xfffffb00
    3bf4:	strls	r4, [r1, #-1150]	; 0xfffffb82
    3bf8:	strls	r4, [r0], -r0, lsr #12
    3bfc:	stmib	r6, {r0, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    3c00:	andlt	r4, r4, r0, lsr #12
    3c04:	stmdami	r7, {r4, r5, r6, r8, sl, fp, ip, sp, pc}
    3c08:	andlt	r4, r4, r8, ror r4
    3c0c:	svclt	0x0000bd70
    3c10:	muleq	r1, r2, r8
    3c14:	andeq	r5, r0, r8, lsl r6
    3c18:	andeq	r5, r0, r6, ror #11
    3c1c:	andeq	r8, r1, r0, ror #16
    3c20:	andeq	r5, r0, r0, lsl r6
    3c24:	muleq	r0, r8, r5
    3c28:	mvnsmi	lr, #737280	; 0xb4000
    3c2c:	stclmi	6, cr4, [lr, #-24]!	; 0xffffffe8
    3c30:	stmdami	lr!, {r0, r2, r3, r7, ip, sp, pc}^
    3c34:	bmi	1b94e30 <sg_chk_n_print3@plt+0x1b93f0c>
    3c38:			; <UNDEFINED> instruction: 0xf8954478
    3c3c:	stmpl	r2, {r0, r2, r4, r7, r9, lr}
    3c40:	addsvc	pc, r4, #9764864	; 0x950000
    3c44:	ldmdavs	r2, {r0, r1, r3, r5, r6, r8, sl, fp, lr}
    3c48:			; <UNDEFINED> instruction: 0xf04f920b
    3c4c:	stmdavc	sl, {r9}
    3c50:	cfstrscs	mvf4, [r0], {125}	; 0x7d
    3c54:	stmdami	r8!, {r6, ip, lr, pc}^
    3c58:	stmdaeq	r1, {r1, r8, ip, sp, lr, pc}
    3c5c:			; <UNDEFINED> instruction: 0xf8912f00
    3c60:	ldrbtmi	r9, [r8], #-3
    3c64:	vst1.16	{d20-d22}, [pc], r2
    3c68:	svclt	0x00084380
    3c6c:			; <UNDEFINED> instruction: 0x46072411
    3c70:	ldrcs	fp, [r0], #-3864	; 0xfffff0e8
    3c74:	eorhi	pc, r4, sp, lsl #17
    3c78:	eormi	pc, r1, sp, lsl #17
    3c7c:			; <UNDEFINED> instruction: 0xf88d2415
    3c80:	strcs	r4, [r0], #-32	; 0xffffffe0
    3c84:	eormi	pc, r2, sp, lsr #17
    3c88:	eormi	pc, r5, sp, lsl #17
    3c8c:	stm	r6, {r0, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    3c90:	movweq	pc, #16649	; 0x4109	; <UNPREDICTABLE>
    3c94:	adcsvc	r7, ip, ip, lsr r0
    3c98:	ldclpl	8, cr10, [r9], #12
    3c9c:	strcs	sl, [r6], #-2568	; 0xfffff5f8
    3ca0:			; <UNDEFINED> instruction: 0xf0019203
    3ca4:	andcs	r0, r2, #-1073741793	; 0xc000001f
    3ca8:	andshi	pc, ip, sp, asr #17
    3cac:	andmi	lr, r4, #3358720	; 0x334000
    3cb0:	ldrbtpl	r9, [r9], #1798	; 0x706
    3cb4:	blx	ffb41cb4 <sg_chk_n_print3@plt+0xffb40d90>
    3cb8:	stmdacs	r0, {r2, r9, sl, lr}
    3cbc:	bmi	13f8258 <sg_chk_n_print3@plt+0x13f7334>
    3cc0:	ldrbtmi	r4, [sl], #-2891	; 0xfffff4b5
    3cc4:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
    3cc8:	subsmi	r9, sl, fp, lsl #22
    3ccc:	addhi	pc, r9, r0, asr #32
    3cd0:	andlt	r4, sp, r0, lsr #12
    3cd4:	mvnshi	lr, #12386304	; 0xbd0000
    3cd8:	svccs	0x00007848
    3cdc:			; <UNDEFINED> instruction: 0xf44f4f48
    3ce0:			; <UNDEFINED> instruction: 0xf8914380
    3ce4:	bl	3bd04 <sg_chk_n_print3@plt+0x3ade0>
    3ce8:	ldrbtmi	r2, [pc], #-514	; 3cf0 <sg_chk_n_print3@plt+0x2dcc>
    3cec:	stmdaeq	r2, {r1, r8, ip, sp, lr, pc}
    3cf0:	mulls	r7, r1, r8
    3cf4:			; <UNDEFINED> instruction: 0xf04fbf08
    3cf8:			; <UNDEFINED> instruction: 0x46420c11
    3cfc:	bl	2555e4 <sg_chk_n_print3@plt+0x2546c0>
    3d00:	svclt	0x0018290e
    3d04:	ldceq	0, cr15, [r0], {79}	; 0x4f
    3d08:	vnmulcs.f32	s28, s16, s30
    3d0c:	eormi	pc, r2, sp, lsr #17
    3d10:	eormi	pc, r4, sp, lsr #17
    3d14:	eormi	pc, r6, sp, lsl #17
    3d18:	eormi	pc, r9, sp, lsl #17
    3d1c:	eor	pc, r7, sp, lsl #17
    3d20:	eorgt	pc, r1, sp, lsl #17
    3d24:	mrrceq	0, 4, pc, r5, cr15	; <UNPREDICTABLE>
    3d28:	eorhi	pc, r8, sp, lsl #17
    3d2c:	eorgt	pc, r0, sp, lsl #17
    3d30:	ldmda	r4!, {r0, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    3d34:	movweq	pc, #33033	; 0x8109	; <UNPREDICTABLE>
    3d38:	rscsvc	r8, ip, ip, lsr r0
    3d3c:	ldclpl	8, cr10, [r9], #12
    3d40:	strcs	sl, [sl], #-2568	; 0xfffff5f8
    3d44:			; <UNDEFINED> instruction: 0xf0019203
    3d48:	andcs	r0, r2, #-1073741793	; 0xc000001f
    3d4c:	andshi	pc, ip, sp, asr #17
    3d50:	andmi	lr, r4, #3358720	; 0x334000
    3d54:	ldrbtpl	r9, [r9], #1798	; 0x706
    3d58:	blx	fe6c1d58 <sg_chk_n_print3@plt+0xfe6c0e34>
    3d5c:	stmdacs	r0, {r2, r9, sl, lr}
    3d60:	blmi	a3801c <sg_chk_n_print3@plt+0xa370f8>
    3d64:	ldmdavs	r2!, {r4, r5, r9, sl, lr}^
    3d68:	ldmdavs	sp, {r0, r1, r3, r5, r6, r7, fp, ip, lr}
    3d6c:			; <UNDEFINED> instruction: 0xf7ffb36a
    3d70:	ldmib	r6, {r0, r4, r8, r9, sl, fp, ip, sp, lr, pc}^
    3d74:	bmi	91c17c <sg_chk_n_print3@plt+0x91b258>
    3d78:	ldrbtmi	r9, [sl], #-257	; 0xfffffeff
    3d7c:	strls	r2, [r0], -r1, lsl #2
    3d80:	strtmi	r4, [r8], -r3, lsl #12
    3d84:	ldm	r2, {r0, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    3d88:	blmi	7bdbf4 <sg_chk_n_print3@plt+0x7bccd0>
    3d8c:	ldmdavs	r2!, {r4, r5, r9, sl, lr}^
    3d90:	ldmdavs	sp, {r0, r1, r3, r5, r6, r7, fp, ip, lr}
    3d94:			; <UNDEFINED> instruction: 0xf7ffb16a
    3d98:	ldmib	r6, {r0, r2, r3, r4, r5, r6, r7, r9, sl, fp, ip, sp, lr, pc}^
    3d9c:	bmi	6dc1a4 <sg_chk_n_print3@plt+0x6db280>
    3da0:	ldrbtmi	r9, [sl], #-257	; 0xfffffeff
    3da4:	strls	r2, [r0], -r1, lsl #2
    3da8:	strtmi	r4, [r8], -r3, lsl #12
    3dac:	ldmda	lr!, {r0, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    3db0:			; <UNDEFINED> instruction: 0xf7ffe785
    3db4:	ldmdavs	r6!, {r0, r1, r2, r3, r5, r6, r7, r9, sl, fp, ip, sp, lr, pc}
    3db8:	tstcs	r1, r5, lsl sl
    3dbc:			; <UNDEFINED> instruction: 0x9600447a
    3dc0:	strtmi	r4, [r8], -r3, lsl #12
    3dc4:	ldmda	r2!, {r0, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    3dc8:			; <UNDEFINED> instruction: 0xf7ffe779
    3dcc:	ldmdavs	r6!, {r0, r1, r5, r6, r7, r9, sl, fp, ip, sp, lr, pc}
    3dd0:	tstcs	r1, r0, lsl sl
    3dd4:			; <UNDEFINED> instruction: 0x9600447a
    3dd8:	strtmi	r4, [r8], -r3, lsl #12
    3ddc:	stmda	r6!, {r0, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    3de0:			; <UNDEFINED> instruction: 0xf7fce76d
    3de4:	svclt	0x0000efc4
    3de8:	andeq	r8, r1, r8, lsl r8
    3dec:	ldrdeq	r8, [r1], -ip
    3df0:	andeq	r0, r0, r4, asr #1
    3df4:	andeq	r8, r1, r4, asr #5
    3df8:	andeq	r4, r4, r2, lsr #21
    3dfc:	andeq	r8, r1, r2, asr r2
    3e00:	andeq	r4, r4, sl, lsl sl
    3e04:	ldrdeq	r0, [r0], -r8
    3e08:	andeq	r5, r0, lr, lsl #10
    3e0c:	andeq	r5, r0, r6, ror r4
    3e10:	muleq	r0, ip, r4
    3e14:	strdeq	r5, [r0], -r4
    3e18:	svcmi	0x00f0e92d
    3e1c:	stmibmi	r7!, {r1, r2, r3, r9, sl, lr}^
    3e20:	bmi	ff9f0064 <sg_chk_n_print3@plt+0xff9ef140>
    3e24:	ldrbtmi	r4, [r9], #-1540	; 0xfffff9fc
    3e28:	svcmi	0x00e74be6
    3e2c:	ldrbtmi	r5, [fp], #-2186	; 0xfffff776
    3e30:	ldmdavs	r2, {r0, r1, r2, r3, r4, r5, r6, sl, lr}
    3e34:			; <UNDEFINED> instruction: 0xf04f920d
    3e38:			; <UNDEFINED> instruction: 0xf8930200
    3e3c:			; <UNDEFINED> instruction: 0xf8932295
    3e40:	bcs	248a0 <sg_chk_n_print3@plt+0x2397c>
    3e44:	andcs	sp, r4, #87	; 0x57
    3e48:			; <UNDEFINED> instruction: 0xf1b84696
    3e4c:	cmple	pc, r0, lsl #30
    3e50:	andls	r2, r9, #0, 6
    3e54:			; <UNDEFINED> instruction: 0xf10d6033
    3e58:	stmdavs	r1!, {r2, r4, r8, r9, fp}^
    3e5c:	stmiavs	r2!, {r1, r3, r4, r8, sl, sp}
    3e60:			; <UNDEFINED> instruction: 0xf88d4658
    3e64:			; <UNDEFINED> instruction: 0xf10d302d
    3e68:	stmdavs	r3!, {r3, r5, r9, fp}
    3e6c:	stmdbeq	r1, {r0, r1, r2, r3, r6, ip, sp, lr, pc}
    3e70:	eorne	pc, fp, sp, lsl #17
    3e74:	b	10cc294 <sg_chk_n_print3@plt+0x10cb370>
    3e78:			; <UNDEFINED> instruction: 0xf8ad1382
    3e7c:	stmib	sp, {r3, r5, ip, lr}^
    3e80:			; <UNDEFINED> instruction: 0xf88da105
    3e84:	strls	lr, [r8], -ip, lsr #32
    3e88:	eorcc	pc, sl, sp, lsl #17
    3e8c:	andsls	pc, ip, sp, asr #17
    3e90:			; <UNDEFINED> instruction: 0xf9fef7fe
    3e94:	strmi	r2, [r5], -r6, lsl #2
    3e98:			; <UNDEFINED> instruction: 0xf0402800
    3e9c:	ldmdavc	r3!, {r0, r3, r5, r8, pc}
    3ea0:	cmnvs	r3, r1, lsl #6
    3ea4:	svceq	0x0000f1b8
    3ea8:	sbcshi	pc, fp, r0
    3eac:	ldrbtmi	r4, [sl], #-2759	; 0xfffff539
    3eb0:	bcs	61f00 <sg_chk_n_print3@plt+0x60fdc>
    3eb4:	strbmi	sp, [sl], -pc, lsl #18
    3eb8:			; <UNDEFINED> instruction: 0x46304619
    3ebc:			; <UNDEFINED> instruction: 0xf93cf7fe
    3ec0:	vmlal.s8	q9, d0, d0
    3ec4:	stmiami	r2, {r0, r1, r2, r4, r5, r6, r7, pc}^
    3ec8:			; <UNDEFINED> instruction: 0xf7fc4478
    3ecc:	stmdbvs	r1!, {r1, r2, r7, r8, r9, sl, fp, sp, lr, pc}^
    3ed0:			; <UNDEFINED> instruction: 0xf7fe4630
    3ed4:	bmi	ff0022a8 <sg_chk_n_print3@plt+0xff001384>
    3ed8:	ldrbtmi	r4, [sl], #-3001	; 0xfffff447
    3edc:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
    3ee0:	subsmi	r9, sl, sp, lsl #22
    3ee4:	msrhi	SPSR_sxc, r0, asr #32
    3ee8:	andlt	r4, pc, r8, lsr #12
    3eec:	svchi	0x00f0e8bd
    3ef0:			; <UNDEFINED> instruction: 0x469622fc
    3ef4:	vst1.32	{d30}, [pc :128], ip
    3ef8:	andscs	r5, r0, r0, lsl #3
    3efc:	svceq	0x0000f1b8
    3f00:	tstcs	r4, r2, lsl #2
    3f04:	strmi	r4, [sl], -r0, asr #12
    3f08:			; <UNDEFINED> instruction: 0xf88d2300
    3f0c:	eorsvs	r2, r3, r0, lsr r0
    3f10:	beq	54034c <sg_chk_n_print3@plt+0x53f428>
    3f14:	ldrbcs	r6, [sl, #-2146]	; 0xfffff79e
    3f18:	eorcc	pc, ip, sp, lsr #17
    3f1c:	stmdbeq	r8!, {r0, r2, r3, r8, ip, sp, lr, pc}
    3f20:	eorcc	pc, lr, sp, lsl #17
    3f24:	bleq	80068 <sg_chk_n_print3@plt+0x7f144>
    3f28:	eorcs	pc, fp, sp, lsl #17
    3f2c:			; <UNDEFINED> instruction: 0xf88d68a2
    3f30:	stmdavs	r3!, {r0, r4, r5, ip, sp}
    3f34:	eoreq	pc, pc, sp, lsl #17
    3f38:	stmib	sp, {r4, r6, r9, sl, lr}^
    3f3c:	b	10dc364 <sg_chk_n_print3@plt+0x10db440>
    3f40:			; <UNDEFINED> instruction: 0xf8ad1182
    3f44:	movwcs	r5, #41000	; 0xa028
    3f48:	eorne	pc, sl, sp, lsl #17
    3f4c:	andsls	pc, r4, sp, asr #17
    3f50:	blcc	1be68c <sg_chk_n_print3@plt+0x1bd768>
    3f54:			; <UNDEFINED> instruction: 0xf99cf7fe
    3f58:	lslslt	r4, r5, #12
    3f5c:			; <UNDEFINED> instruction: 0x46204b9e
    3f60:	ldmpl	fp!, {r1, r5, r6, fp, sp, lr}^
    3f64:	movwls	r6, #14363	; 0x381b
    3f68:			; <UNDEFINED> instruction: 0xf0002a00
    3f6c:			; <UNDEFINED> instruction: 0xf7ff80b5
    3f70:	stmdavs	r2!, {r0, r4, r9, sl, fp, ip, sp, lr, pc}^
    3f74:	ldrdgt	pc, [r0], -r4
    3f78:	stmib	sp, {r0, r3, r4, r6, r9, sl, lr}^
    3f7c:	bmi	fe5f4784 <sg_chk_n_print3@plt+0xfe5f3860>
    3f80:			; <UNDEFINED> instruction: 0x4603447a
    3f84:			; <UNDEFINED> instruction: 0xf7fc9803
    3f88:	ldmdavc	r3!, {r1, r4, r7, r8, r9, sl, fp, sp, lr, pc}
    3f8c:	bl	62158 <sg_chk_n_print3@plt+0x61234>
    3f90:	tstcc	r2, r3, lsl #2
    3f94:			; <UNDEFINED> instruction: 0xf1b86161
    3f98:	eorsle	r0, r4, r0, lsl #30
    3f9c:	ldrbtmi	r4, [fp], #-2960	; 0xfffff470
    3fa0:	blcs	62014 <sg_chk_n_print3@plt+0x610f0>
    3fa4:	addhi	pc, r8, r0, lsl #4
    3fa8:	andsle	r2, ip, r2, lsl #26
    3fac:	cmplt	fp, r3, ror #16
    3fb0:	tstle	r9, r3, lsl #26
    3fb4:	eorcs	r4, lr, #136, 22	; 0x22000
    3fb8:	smlabbcs	r1, sl, r8, r4
    3fbc:	ldrbtmi	r5, [r8], #-2299	; 0xfffff705
    3fc0:			; <UNDEFINED> instruction: 0xf7fc681b
    3fc4:			; <UNDEFINED> instruction: 0xe786eef2
    3fc8:			; <UNDEFINED> instruction: 0xf0002d05
    3fcc:	stccs	0, cr8, [r6, #-664]	; 0xfffffd68
    3fd0:	blmi	fe0785dc <sg_chk_n_print3@plt+0xfe0776b8>
    3fd4:	stmmi	r4, {r2, r3, r5, r9, sp}
    3fd8:	ldmpl	fp!, {r0, r8, sp}^
    3fdc:	ldmdavs	fp, {r3, r4, r5, r6, sl, lr}
    3fe0:	mcr	7, 7, pc, cr2, cr12, {7}	; <UNPREDICTABLE>
    3fe4:	blmi	fe07ddc8 <sg_chk_n_print3@plt+0xfe07cea4>
    3fe8:	ldrbtmi	r4, [fp], #-2683	; 0xfffff585
    3fec:			; <UNDEFINED> instruction: 0xf89358ba
    3ff0:	ldmdavs	r0, {r0, r2, r4, r7, r9, ip, sp}
    3ff4:	blmi	1fb2e48 <sg_chk_n_print3@plt+0x1fb1f24>
    3ff8:	bmi	1f951ec <sg_chk_n_print3@plt+0x1f942c8>
    3ffc:	ldrbtmi	r2, [sl], #-257	; 0xfffffeff
    4000:	svc	0x0054f7fc
    4004:	ldrbmi	lr, [r0], -r7, ror #14
    4008:	movwcs	r1, #41482	; 0xa20a
    400c:	stmdaeq	r1, {r0, r1, r2, r3, r6, ip, sp, lr, pc}
    4010:	eorsne	pc, r0, sp, lsl #17
    4014:	andsls	pc, r4, sp, asr #17
    4018:			; <UNDEFINED> instruction: 0xf88d9109
    401c:	strls	r2, [r8], -pc, lsr #32
    4020:	stmdacc	r6, {r0, r2, r3, r6, r7, r8, fp, sp, lr, pc}
    4024:			; <UNDEFINED> instruction: 0xf934f7fe
    4028:	stmdacs	r0, {r0, r2, r9, sl, lr}
    402c:	blmi	1ab8128 <sg_chk_n_print3@plt+0x1ab7204>
    4030:	stmdavs	r2!, {r5, r9, sl, lr}^
    4034:			; <UNDEFINED> instruction: 0xf8d358fb
    4038:	bcs	28040 <sg_chk_n_print3@plt+0x2711c>
    403c:	addshi	pc, r9, r0
    4040:	stc2	7, cr15, [r8, #1020]!	; 0x3fc
    4044:	andvs	lr, r0, #212, 18	; 0x350000
    4048:	stmib	sp, {r0, r6, r9, sl, lr}^
    404c:	bmi	1a9c854 <sg_chk_n_print3@plt+0x1a9b930>
    4050:			; <UNDEFINED> instruction: 0x4603447a
    4054:			; <UNDEFINED> instruction: 0xf7fc4648
    4058:	str	lr, [r5, sl, lsr #30]!
    405c:	ldrbtmi	r4, [fp], #-2919	; 0xfffff499
    4060:	ldrbmi	lr, [r8], -fp, asr #15
    4064:	eorcc	pc, ip, sp, lsl #17
    4068:	smlabtge	r5, sp, r9, lr
    406c:	andsls	pc, ip, sp, asr #17
    4070:	movwvs	lr, #35277	; 0x89cd
    4074:			; <UNDEFINED> instruction: 0xf90cf7fe
    4078:	stmdacs	r0, {r0, r2, r9, sl, lr}
    407c:	blmi	15b8210 <sg_chk_n_print3@plt+0x15b72ec>
    4080:	stmdavs	r2!, {r5, r9, sl, lr}^
    4084:			; <UNDEFINED> instruction: 0xf8d358fb
    4088:	bcs	24090 <sg_chk_n_print3@plt+0x2316c>
    408c:			; <UNDEFINED> instruction: 0xf7ffd07d
    4090:	ldmib	r4, {r0, r7, r8, sl, fp, ip, sp, lr, pc}^
    4094:	strbmi	r6, [r9], -r0, lsl #4
    4098:	andvs	lr, r0, #3358720	; 0x334000
    409c:	ldrbtmi	r4, [sl], #-2648	; 0xfffff5a8
    40a0:	strbmi	r4, [r0], -r3, lsl #12
    40a4:	svc	0x0002f7fc
    40a8:	blmi	15bdea8 <sg_chk_n_print3@plt+0x15bcf84>
    40ac:	ldmdavc	fp, {r0, r1, r3, r4, r5, r6, sl, lr}
    40b0:	ldmdale	r6!, {r0, r8, r9, fp, sp}^
    40b4:	str	r2, [lr, -r0, lsl #10]
    40b8:	ldrtmi	r2, [r0], -r0, lsl #4
    40bc:			; <UNDEFINED> instruction: 0xf83cf7fe
    40c0:			; <UNDEFINED> instruction: 0xf6ff2800
    40c4:	ldmdami	r0, {r0, r4, r5, r6, r8, r9, sl, fp, sp, pc}^
    40c8:			; <UNDEFINED> instruction: 0xf7fc4478
    40cc:	stmdbvs	r1!, {r1, r2, r7, r9, sl, fp, sp, lr, pc}^
    40d0:			; <UNDEFINED> instruction: 0xf7fd4630
    40d4:			; <UNDEFINED> instruction: 0xe767fff3
    40d8:	ldc2l	7, cr15, [ip, #-1020]	; 0xfffffc04
    40dc:	bmi	12de17c <sg_chk_n_print3@plt+0x12dd258>
    40e0:	ldrbtmi	r4, [sl], #-1625	; 0xfffff9a7
    40e4:	strmi	r9, [r3], -r0, lsl #12
    40e8:			; <UNDEFINED> instruction: 0xf7fc9803
    40ec:	ldrb	lr, [fp, -r0, ror #29]
    40f0:			; <UNDEFINED> instruction: 0x46204b39
    40f4:	ldmpl	fp!, {r1, r5, r6, fp, sp, lr}^
    40f8:	ldrdhi	pc, [r0], -r3
    40fc:			; <UNDEFINED> instruction: 0xf7ffb1ba
    4100:	ldmib	r4, {r0, r3, r6, r8, sl, fp, ip, sp, lr, pc}^
    4104:	strbmi	r6, [r9], -r0, lsl #4
    4108:	andvs	lr, r0, #3358720	; 0x334000
    410c:	ldrbtmi	r4, [sl], #-2624	; 0xfffff5c0
    4110:	strbmi	r4, [r0], -r3, lsl #12
    4114:	mcr	7, 6, pc, cr10, cr12, {7}	; <UNPREDICTABLE>
    4118:	blmi	bfde38 <sg_chk_n_print3@plt+0xbfcf14>
    411c:	ldmdami	sp!, {r6, r9, sp}
    4120:	ldmpl	fp!, {r0, r8, sp}^
    4124:	ldmdavs	fp, {r3, r4, r5, r6, sl, lr}
    4128:	mrc	7, 1, APSR_nzcv, cr14, cr12, {7}
    412c:			; <UNDEFINED> instruction: 0xf7ffe6d3
    4130:	stmdavs	r6!, {r0, r4, r5, r8, sl, fp, ip, sp, lr, pc}
    4134:			; <UNDEFINED> instruction: 0x46494a38
    4138:			; <UNDEFINED> instruction: 0x9600447a
    413c:	strbmi	r4, [r0], -r3, lsl #12
    4140:	mrc	7, 5, APSR_nzcv, cr4, cr12, {7}
    4144:	blmi	d7de0c <sg_chk_n_print3@plt+0xd7cee8>
    4148:	ldmdavc	fp, {r0, r1, r3, r4, r5, r6, sl, lr}
    414c:			; <UNDEFINED> instruction: 0xf67f2b01
    4150:	stmdbvs	r1!, {r1, r6, r7, r9, sl, fp, sp, pc}^
    4154:	ldrtmi	r4, [r0], -sl, asr #12
    4158:			; <UNDEFINED> instruction: 0xffeef7fd
    415c:	blle	fea4e164 <sg_chk_n_print3@plt+0xfea4d240>
    4160:	ldrbtmi	r4, [r8], #-2095	; 0xfffff7d1
    4164:	mrc	7, 1, APSR_nzcv, cr8, cr12, {7}
    4168:	ldrtmi	r6, [r0], -r1, ror #18
    416c:			; <UNDEFINED> instruction: 0xffa6f7fd
    4170:			; <UNDEFINED> instruction: 0xf7ffe7a0
    4174:	stmdavs	r6!, {r0, r1, r2, r3, r8, sl, fp, ip, sp, lr, pc}
    4178:	strbmi	r4, [r1], -sl, lsr #20
    417c:			; <UNDEFINED> instruction: 0x9600447a
    4180:	strbmi	r4, [r8], -r3, lsl #12
    4184:	mrc	7, 4, APSR_nzcv, cr2, cr12, {7}
    4188:			; <UNDEFINED> instruction: 0xf7ffe70e
    418c:	stmdavs	r6!, {r0, r1, r8, sl, fp, ip, sp, lr, pc}
    4190:	strbmi	r4, [r9], -r5, lsr #20
    4194:			; <UNDEFINED> instruction: 0x9600447a
    4198:	strbmi	r4, [r0], -r3, lsl #12
    419c:	mcr	7, 4, pc, cr6, cr12, {7}	; <UNPREDICTABLE>
    41a0:	strmi	lr, [r2], -r2, lsl #14
    41a4:	ldrtmi	r6, [r0], -r1, ror #18
    41a8:			; <UNDEFINED> instruction: 0xffc6f7fd
    41ac:	blle	fe04e1b4 <sg_chk_n_print3@plt+0xfe04d290>
    41b0:	ldrbtmi	r4, [r8], #-2078	; 0xfffff7e2
    41b4:			; <UNDEFINED> instruction: 0xf7fce7d6
    41b8:	svclt	0x0000edda
    41bc:	andeq	r8, r1, lr, ror #1
    41c0:	andeq	r0, r0, r4, asr #1
    41c4:	andeq	r8, r1, lr, lsl r6
    41c8:	andeq	r8, r1, r4, ror #1
    41cc:	muleq	r1, lr, r5
    41d0:	andeq	r4, r0, r4, asr #29
    41d4:	andeq	r8, r1, sl, lsr r0
    41d8:	ldrdeq	r0, [r0], -r8
    41dc:	andeq	r5, r0, r4, lsl #8
    41e0:	andeq	r8, r1, lr, lsr #9
    41e4:	andeq	r5, r0, r2, ror r4
    41e8:	andeq	r5, r0, r8, asr #9
    41ec:	andeq	r8, r1, r2, ror #8
    41f0:	andeq	r5, r0, ip, lsl #6
    41f4:	andeq	r5, r0, r2, lsl #8
    41f8:	andeq	r5, r0, r4, lsr r3
    41fc:	muleq	r0, lr, r2
    4200:	andeq	r5, r0, sl, ror #4
    4204:	andeq	r8, r1, r0, lsr #7
    4208:	andeq	r4, r0, r4, asr #25
    420c:	andeq	r5, r0, r6, ror #5
    4210:	strdeq	r5, [r0], -sl
    4214:	andeq	r5, r0, ip, lsr r3
    4218:	andeq	r5, r0, r4, lsl r2
    421c:	andeq	r8, r1, r4, lsl #6
    4220:	andeq	r4, r0, sl, lsr #24
    4224:	andeq	r5, r0, ip, asr #4
    4228:			; <UNDEFINED> instruction: 0x000051b8
    422c:	ldrdeq	r4, [r0], -sl
    4230:	mvnsmi	lr, #737280	; 0xb4000
    4234:	ldcmi	6, cr4, [r4, #-544]!	; 0xfffffde0
    4238:	ldrmi	fp, [r7], -r3, lsl #1
    423c:	ldrbtmi	r4, [sp], #-1542	; 0xfffff9fa
    4240:	ldrdls	pc, [r8], #143	; 0x8f
    4244:	ldrbtmi	r4, [r9], #1577	; 0x629
    4248:	stc2l	7, cr15, [r6, #1020]!	; 0x3fc
    424c:	stmdacs	r0, {r2, r9, sl, lr}
    4250:	blmi	bf8740 <sg_chk_n_print3@plt+0xbf781c>
    4254:	ldmdbvs	r1!, {r3, r5, r9, sl, lr}^
    4258:			; <UNDEFINED> instruction: 0xf893447b
    425c:			; <UNDEFINED> instruction: 0xf7fd2295
    4260:	cdpne	15, 0, cr15, cr3, cr11, {3}
    4264:	ldmdbne	sl, {r2, r3, r4, r5, r8, r9, fp, ip, lr, pc}^
    4268:	ldclpl	0, cr6, [fp, #-232]	; 0xffffff18
    426c:	svclt	0x0045065b
    4270:	ldmvc	r2, {r0, r1, r4, r7, fp, ip, sp, lr}^
    4274:	bl	a23c4 <sg_chk_n_print3@plt+0xa14a0>
    4278:	blmi	98ca8c <sg_chk_n_print3@plt+0x98bb68>
    427c:			; <UNDEFINED> instruction: 0xf893447b
    4280:	mvnlt	r1, r0, asr r2
    4284:	subsne	pc, r1, #9633792	; 0x930000
    4288:			; <UNDEFINED> instruction: 0xf8d3b1d1
    428c:			; <UNDEFINED> instruction: 0xf1b83298
    4290:	tstle	r7, r0, lsl #30
    4294:	mulsle	lr, sl, r2
    4298:			; <UNDEFINED> instruction: 0x4690491f
    429c:	andcs	pc, r1, r9, asr r8	; <UNPREDICTABLE>
    42a0:	and	r6, r5, r0, lsl r8
    42a4:	mulsle	r6, r8, r5
    42a8:			; <UNDEFINED> instruction: 0xf8594a1b
    42ac:	ldmdavs	r0, {r1, sp}
    42b0:	tstcs	r1, sl, lsl sl
    42b4:	andhi	pc, r0, sp, asr #17
    42b8:	ldrbtmi	r4, [sl], #-1548	; 0xfffff9f4
    42bc:	ldcl	7, cr15, [r6, #1008]!	; 0x3f0
    42c0:	andlt	r4, r3, r0, lsr #12
    42c4:	mvnshi	lr, #12386304	; 0xbd0000
    42c8:			; <UNDEFINED> instruction: 0xf7fc200a
    42cc:			; <UNDEFINED> instruction: 0x4620eddc
    42d0:	pop	{r0, r1, ip, sp, pc}
    42d4:	blmi	4a529c <sg_chk_n_print3@plt+0x4a4378>
    42d8:	ldrbtmi	r2, [fp], #-513	; 0xfffffdff
    42dc:			; <UNDEFINED> instruction: 0xe7ef609a
    42e0:	tstcs	r1, sp, lsl #16
    42e4:			; <UNDEFINED> instruction: 0xf04f4a0f
    42e8:	ldmdavs	r3!, {r0, r1, r2, r3, r4, r5, r6, r7, sl, ip, sp}
    42ec:	andpl	pc, r0, r9, asr r8	; <UNPREDICTABLE>
    42f0:	stmdavs	r8!, {r1, r3, r4, r5, r6, sl, lr}
    42f4:	ldcl	7, cr15, [sl, #1008]	; 0x3f0
    42f8:	stmdavs	fp!, {r0, r1, r3, fp, lr}
    42fc:	tstcs	r1, r0, lsr #4
    4300:			; <UNDEFINED> instruction: 0xf7fc4478
    4304:			; <UNDEFINED> instruction: 0xe7dbed52
    4308:	andeq	r8, r4, r6, asr #9
    430c:	andeq	r7, r1, lr, asr #25
    4310:	strdeq	r8, [r1], -r4
    4314:	ldrdeq	r8, [r1], -r0
    4318:	ldrdeq	r0, [r0], -r8
    431c:	andeq	r5, r0, r2, ror #4
    4320:	andeq	r8, r1, r2, ror r1
    4324:	andeq	r5, r0, r4, ror #3
    4328:	strdeq	r5, [r0], -r8
    432c:	addlt	fp, r2, r0, ror r5
    4330:			; <UNDEFINED> instruction: 0x460d4c57
    4334:			; <UNDEFINED> instruction: 0x466a4b57
    4338:	tstcs	sp, ip, ror r4
    433c:	stmiapl	r3!, {r1, r2, r9, sl, lr}^
    4340:	movwls	r6, #6171	; 0x181b
    4344:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
    4348:			; <UNDEFINED> instruction: 0xff72f7ff
    434c:	stmdacs	r0, {r2, r9, sl, lr}
    4350:	stmdavc	fp!, {r2, r4, r5, r6, r8, ip, lr, pc}
    4354:	cmnle	ip, r0, lsl #22
    4358:	ldrbtmi	r4, [fp], #-2895	; 0xfffff4b1
    435c:	subscs	pc, r0, #9633792	; 0x930000
    4360:	subscc	pc, r1, #9633792	; 0x930000
    4364:	rsbsle	r4, fp, r3, lsl r3
    4368:	tstcs	r2, r0, lsl #16
    436c:	strmi	r4, [r8], #-2635	; 0xfffff5b5
    4370:			; <UNDEFINED> instruction: 0xf7fe447a
    4374:	stmdals	r0, {r0, r1, r2, r3, r5, r9, sl, fp, ip, sp, lr, pc}
    4378:	tstcs	r2, r9, asr #20
    437c:	ldrbtmi	r3, [sl], #-4
    4380:	mcr2	7, 1, pc, cr8, cr14, {7}	; <UNPREDICTABLE>
    4384:	bmi	11ea38c <sg_chk_n_print3@plt+0x11e9468>
    4388:	andcc	r2, r6, r2, lsl #2
    438c:			; <UNDEFINED> instruction: 0xf7fe447a
    4390:	stmdals	r0, {r0, r5, r9, sl, fp, ip, sp, lr, pc}
    4394:	tstcs	r2, r4, asr #20
    4398:	ldrbtmi	r3, [sl], #-8
    439c:	mrc2	7, 0, pc, cr10, cr14, {7}
    43a0:	bmi	10aa3a8 <sg_chk_n_print3@plt+0x10a9484>
    43a4:	andcc	r2, sl, r2, lsl #2
    43a8:			; <UNDEFINED> instruction: 0xf7fe447a
    43ac:	stmdals	r0, {r0, r1, r4, r9, sl, fp, ip, sp, lr, pc}
    43b0:	tstcs	r2, pc, lsr sl
    43b4:	ldrbtmi	r3, [sl], #-12
    43b8:	mcr2	7, 0, pc, cr12, cr14, {7}	; <UNPREDICTABLE>
    43bc:	bmi	f6a3c4 <sg_chk_n_print3@plt+0xf694a0>
    43c0:	andcc	r2, lr, r2, lsl #2
    43c4:			; <UNDEFINED> instruction: 0xf7fe447a
    43c8:	stmdals	r0, {r0, r2, r9, sl, fp, ip, sp, lr, pc}
    43cc:	tstcs	r2, sl, lsr sl
    43d0:	ldrbtmi	r3, [sl], #-16
    43d4:	ldc2l	7, cr15, [lr, #1016]!	; 0x3f8
    43d8:	bmi	e2a3e0 <sg_chk_n_print3@plt+0xe294bc>
    43dc:	andscc	r2, r2, r2, lsl #2
    43e0:			; <UNDEFINED> instruction: 0xf7fe447a
    43e4:	stmdals	r0, {r0, r1, r2, r4, r5, r6, r7, r8, sl, fp, ip, sp, lr, pc}
    43e8:	movwcs	r4, #31029	; 0x7935
    43ec:	andcs	r3, r1, #20
    43f0:			; <UNDEFINED> instruction: 0xf7fe4479
    43f4:	stmdals	r0, {r0, r1, r2, r4, r7, r8, sl, fp, ip, sp, lr, pc}
    43f8:	movwcs	r4, #26930	; 0x6932
    43fc:	andcs	r3, r1, #20
    4400:			; <UNDEFINED> instruction: 0xf7fe4479
    4404:	stmdals	r0, {r0, r1, r2, r3, r7, r8, sl, fp, ip, sp, lr, pc}
    4408:	movwcs	r4, #22831	; 0x592f
    440c:	andcs	r3, r1, #20
    4410:			; <UNDEFINED> instruction: 0xf7fe4479
    4414:	stmdals	r0, {r0, r1, r2, r7, r8, sl, fp, ip, sp, lr, pc}
    4418:	movwcs	r4, #18732	; 0x492c
    441c:	andscc	r2, r4, r1, lsl #4
    4420:			; <UNDEFINED> instruction: 0xf7fe4479
    4424:	blmi	ac3a28 <sg_chk_n_print3@plt+0xac2b04>
    4428:			; <UNDEFINED> instruction: 0xf893447b
    442c:	tstlt	r2, r0, asr r2
    4430:	subscc	pc, r1, #9633792	; 0x930000
    4434:	andcs	fp, sl, fp, lsl fp
    4438:	stc	7, cr15, [r4, #-1008]!	; 0xfffffc10
    443c:	blmi	556cd8 <sg_chk_n_print3@plt+0x555db4>
    4440:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
    4444:	blls	5e4b4 <sg_chk_n_print3@plt+0x5d590>
    4448:	tstle	pc, sl, asr r0	; <UNPREDICTABLE>
    444c:	andlt	r4, r2, r0, lsr #12
    4450:	stmdbmi	r1!, {r4, r5, r6, r8, sl, fp, ip, sp, pc}
    4454:	andcs	r4, r1, sl, lsr #12
    4458:			; <UNDEFINED> instruction: 0xf7fc4479
    445c:	ldrb	lr, [fp, -r2, lsr #26]!
    4460:			; <UNDEFINED> instruction: 0xf7ff4630
    4464:	ldmdbmi	sp, {r0, r1, r2, r4, r7, r8, r9, fp, ip, sp, lr, pc}
    4468:	ldrbtmi	r6, [r9], #-2099	; 0xfffff7cd
    446c:	andcs	r4, r1, r2, lsl #12
    4470:	ldc	7, cr15, [r6, #-1008]	; 0xfffffc10
    4474:	ldrbtmi	r4, [r8], #-2074	; 0xfffff7e6
    4478:	stc	7, cr15, [lr], #1008	; 0x3f0
    447c:	ldmdbmi	r9, {r2, r4, r5, r6, r8, r9, sl, sp, lr, pc}
    4480:	ldrbtmi	r4, [r9], #-1584	; 0xfffff9d0
    4484:	blx	ff44248a <sg_chk_n_print3@plt+0xff441566>
    4488:	ldrb	r4, [r7, r4, lsl #12]
    448c:	stcl	7, cr15, [lr], #-1008	; 0xfffffc10
    4490:	ldrdeq	r7, [r1], -ip
    4494:	andeq	r0, r0, r4, asr #1
    4498:	strdeq	r8, [r1], -r2
    449c:	andeq	r5, r0, r0, lsl #4
    44a0:	andeq	r5, r0, r2, lsl #4
    44a4:	andeq	r5, r0, r0, lsl r2
    44a8:	andeq	r5, r0, lr, lsl r2
    44ac:	andeq	r5, r0, r8, lsr #4
    44b0:	andeq	r5, r0, lr, lsr #4
    44b4:	andeq	r5, r0, r0, asr #4
    44b8:	andeq	r5, r0, lr, lsr r2
    44bc:	andeq	r5, r0, r4, asr #4
    44c0:	andeq	r5, r0, ip, asr #4
    44c4:	andeq	r5, r0, r4, asr r2
    44c8:	andeq	r5, r0, ip, asr r2
    44cc:	andeq	r5, r0, r0, ror #4
    44d0:	andeq	r8, r1, r4, lsr #32
    44d4:	ldrdeq	r7, [r1], -r4
    44d8:	strdeq	r5, [r0], -ip
    44dc:	andeq	r5, r0, lr, ror #1
    44e0:	muleq	r0, r2, r7
    44e4:	andeq	r8, r4, r2, lsl #5
    44e8:	addlt	fp, r2, r0, ror r5
    44ec:	strmi	r4, [sp], -r8, asr #24
    44f0:	strbtmi	r4, [sl], -r8, asr #22
    44f4:	tstcs	r9, ip, ror r4
    44f8:	stmiapl	r3!, {r1, r2, r9, sl, lr}^
    44fc:	movwls	r6, #6171	; 0x181b
    4500:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
    4504:	mrc2	7, 4, pc, cr4, cr15, {7}
    4508:	stmdacs	r0, {r2, r9, sl, lr}
    450c:	stmdavc	fp!, {r0, r2, r4, r6, r8, ip, lr, pc}
    4510:	cmple	sp, r0, lsl #22
    4514:	ldrbtmi	r4, [fp], #-2880	; 0xfffff4c0
    4518:	subscs	pc, r0, #9633792	; 0x930000
    451c:	subscc	pc, r1, #9633792	; 0x930000
    4520:	subsle	r4, ip, r3, lsl r3
    4524:	tstcs	r3, r0, lsl #16
    4528:	andcc	r4, r2, ip, lsr sl
    452c:			; <UNDEFINED> instruction: 0xf7fe447a
    4530:	stmdals	r0, {r0, r4, r6, r8, sl, fp, ip, sp, lr, pc}
    4534:	tstcs	r1, sl, lsr sl
    4538:	ldrbtmi	r3, [sl], #-5
    453c:	stc2l	7, cr15, [sl, #-1016]	; 0xfffffc08
    4540:	bmi	e2a548 <sg_chk_n_print3@plt+0xe29624>
    4544:	andcc	r2, r6, r3, lsl #2
    4548:			; <UNDEFINED> instruction: 0xf7fe447a
    454c:	stmdals	r0, {r0, r1, r6, r8, sl, fp, ip, sp, lr, pc}
    4550:	tstcs	r3, r5, lsr sl
    4554:	ldrbtmi	r3, [sl], #-9
    4558:	ldc2	7, cr15, [ip, #-1016]!	; 0xfffffc08
    455c:	bmi	cea564 <sg_chk_n_print3@plt+0xce9640>
    4560:	andcc	r2, ip, r2, lsl #2
    4564:			; <UNDEFINED> instruction: 0xf7fe447a
    4568:	stmdals	r0, {r0, r2, r4, r5, r8, sl, fp, ip, sp, lr, pc}
    456c:	tstcs	r3, r0, lsr sl
    4570:	ldrbtmi	r3, [sl], #-14
    4574:	stc2	7, cr15, [lr, #-1016]!	; 0xfffffc08
    4578:	stmdbmi	lr!, {fp, ip, pc}
    457c:	andscc	r2, r1, r0, lsl #6
    4580:	ldrbtmi	r2, [r9], #-515	; 0xfffffdfd
    4584:	stc2l	7, cr15, [lr], {254}	; 0xfe
    4588:	bmi	aea590 <sg_chk_n_print3@plt+0xae966c>
    458c:	andscc	r2, r2, r1, lsl #2
    4590:			; <UNDEFINED> instruction: 0xf7fe447a
    4594:	stmdals	r0, {r0, r1, r2, r3, r4, r8, sl, fp, ip, sp, lr, pc}
    4598:	tstcs	r2, r8, lsr #20
    459c:	ldrbtmi	r3, [sl], #-20	; 0xffffffec
    45a0:	ldc2	7, cr15, [r8, #-1016]	; 0xfffffc08
    45a4:	ldrbtmi	r4, [fp], #-2854	; 0xfffff4da
    45a8:	subscs	pc, r0, #9633792	; 0x930000
    45ac:			; <UNDEFINED> instruction: 0xf893b112
    45b0:	bllt	6d0efc <sg_chk_n_print3@plt+0x6cffd8>
    45b4:			; <UNDEFINED> instruction: 0xf7fc200a
    45b8:	bmi	8bf758 <sg_chk_n_print3@plt+0x8be834>
    45bc:	ldrbtmi	r4, [sl], #-2837	; 0xfffff4eb
    45c0:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
    45c4:	subsmi	r9, sl, r1, lsl #22
    45c8:			; <UNDEFINED> instruction: 0x4620d11f
    45cc:	ldcllt	0, cr11, [r0, #-8]!
    45d0:			; <UNDEFINED> instruction: 0x462a491d
    45d4:	ldrbtmi	r2, [r9], #-1
    45d8:	stcl	7, cr15, [r2], #-1008	; 0xfffffc10
    45dc:			; <UNDEFINED> instruction: 0x4630e79a
    45e0:	blx	ff6425e4 <sg_chk_n_print3@plt+0xff6416c0>
    45e4:	ldmdavs	r3!, {r0, r3, r4, r8, fp, lr}
    45e8:			; <UNDEFINED> instruction: 0x46024479
    45ec:			; <UNDEFINED> instruction: 0xf7fc2001
    45f0:	ldmdami	r7, {r3, r4, r6, sl, fp, sp, lr, pc}
    45f4:			; <UNDEFINED> instruction: 0xf7fc4478
    45f8:			; <UNDEFINED> instruction: 0xe793ebf0
    45fc:			; <UNDEFINED> instruction: 0x46304915
    4600:			; <UNDEFINED> instruction: 0xf7ff4479
    4604:			; <UNDEFINED> instruction: 0x4604fb11
    4608:			; <UNDEFINED> instruction: 0xf7fce7d7
    460c:	svclt	0x0000ebb0
    4610:	andeq	r7, r1, r0, lsr #20
    4614:	andeq	r0, r0, r4, asr #1
    4618:	andeq	r7, r1, r6, lsr pc
    461c:	andeq	r5, r0, r0, lsl #3
    4620:	andeq	r5, r0, r6, lsl #3
    4624:	andeq	r5, r0, r8, lsl #3
    4628:	muleq	r0, r6, r1
    462c:	andeq	r5, r0, r8, lsr #3
    4630:	andeq	r5, r0, lr, lsr #3
    4634:			; <UNDEFINED> instruction: 0x000051b6
    4638:	andeq	r5, r0, ip, lsr #3
    463c:			; <UNDEFINED> instruction: 0x000051b2
    4640:	andeq	r7, r1, r6, lsr #29
    4644:	andeq	r7, r1, r6, asr r9
    4648:	andeq	r4, r0, lr, ror pc
    464c:	andeq	r4, r0, r0, ror pc
    4650:	muleq	r0, r4, r0
    4654:	andeq	r8, r4, r4, lsl #2
    4658:	addlt	fp, r2, r0, ror r5
    465c:	strmi	r4, [sp], -fp, lsr #24
    4660:	strbtmi	r4, [sl], -fp, lsr #22
    4664:	tstcs	r1, ip, ror r4
    4668:	stmiapl	r3!, {r1, r2, r9, sl, lr}^
    466c:	movwls	r6, #6171	; 0x181b
    4670:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
    4674:	ldc2l	7, cr15, [ip, #1020]	; 0x3fc
    4678:	stmiblt	r0!, {r2, r9, sl, lr}^
    467c:	bllt	ae2730 <sg_chk_n_print3@plt+0xae180c>
    4680:	ldrbtmi	r4, [fp], #-2852	; 0xfffff4dc
    4684:	subscs	pc, r0, #9633792	; 0x930000
    4688:	subscc	pc, r1, #9633792	; 0x930000
    468c:	eorle	r4, r4, r3, lsl r3
    4690:	movwcs	r9, #2048	; 0x800
    4694:	andcs	r4, r1, #32, 18	; 0x80000
    4698:	ldrbtmi	r3, [r9], #-2
    469c:	mcrr2	7, 15, pc, r2, cr14	; <UNPREDICTABLE>
    46a0:	ldrbtmi	r4, [fp], #-2846	; 0xfffff4e2
    46a4:	subscs	pc, r0, #9633792	; 0x930000
    46a8:			; <UNDEFINED> instruction: 0xf893b112
    46ac:	bllt	6d0ff8 <sg_chk_n_print3@plt+0x6d00d4>
    46b0:			; <UNDEFINED> instruction: 0xf7fc200a
    46b4:	bmi	6bf65c <sg_chk_n_print3@plt+0x6be738>
    46b8:	ldrbtmi	r4, [sl], #-2837	; 0xfffff4eb
    46bc:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
    46c0:	subsmi	r9, sl, r1, lsl #22
    46c4:			; <UNDEFINED> instruction: 0x4620d11f
    46c8:	ldcllt	0, cr11, [r0, #-8]!
    46cc:			; <UNDEFINED> instruction: 0x462a4915
    46d0:	ldrbtmi	r2, [r9], #-1
    46d4:	bl	ff9426cc <sg_chk_n_print3@plt+0xff9417a8>
    46d8:			; <UNDEFINED> instruction: 0x4630e7d2
    46dc:	blx	16c26e0 <sg_chk_n_print3@plt+0x16c17bc>
    46e0:	ldmdavs	r3!, {r0, r4, r8, fp, lr}
    46e4:			; <UNDEFINED> instruction: 0x46024479
    46e8:			; <UNDEFINED> instruction: 0xf7fc2001
    46ec:	stmdami	pc, {r1, r3, r4, r6, r7, r8, r9, fp, sp, lr, pc}	; <UNPREDICTABLE>
    46f0:			; <UNDEFINED> instruction: 0xf7fc4478
    46f4:			; <UNDEFINED> instruction: 0xe7cbeb72
    46f8:	ldrtmi	r4, [r0], -sp, lsl #18
    46fc:			; <UNDEFINED> instruction: 0xf7ff4479
    4700:			; <UNDEFINED> instruction: 0x4604fa93
    4704:			; <UNDEFINED> instruction: 0xf7fce7d7
    4708:	svclt	0x0000eb32
    470c:			; <UNDEFINED> instruction: 0x000178b0
    4710:	andeq	r0, r0, r4, asr #1
    4714:	andeq	r7, r1, sl, asr #27
    4718:	andeq	r5, r0, r6, asr #1
    471c:	andeq	r7, r1, sl, lsr #27
    4720:	andeq	r7, r1, sl, asr r8
    4724:	andeq	r4, r0, r2, lsl #29
    4728:	andeq	r4, r0, r4, ror lr
    472c:	andeq	r5, r0, ip, asr r8
    4730:	andeq	r8, r4, r8
    4734:	addlt	fp, r2, r0, ror r5
    4738:	strmi	r4, [sp], -r2, asr #24
    473c:	strbtmi	r4, [sl], -r2, asr #22
    4740:	tstcs	r7, ip, ror r4
    4744:	stmiapl	r3!, {r1, r2, r9, sl, lr}^
    4748:	movwls	r6, #6171	; 0x181b
    474c:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
    4750:	stc2l	7, cr15, [lr, #-1020]!	; 0xfffffc04
    4754:	stmdacs	r0, {r2, r9, sl, lr}
    4758:	stmdavc	fp!, {r1, r3, r6, r8, ip, lr, pc}
    475c:	cmple	r2, r0, lsl #22
    4760:	ldrbtmi	r4, [fp], #-2874	; 0xfffff4c6
    4764:	subscs	pc, r0, #9633792	; 0x930000
    4768:	subscc	pc, r1, #9633792	; 0x930000
    476c:	subsle	r4, r1, r3, lsl r3
    4770:	movwcs	r9, #14336	; 0x3800
    4774:	andcs	r4, r1, #884736	; 0xd8000
    4778:	ldrbtmi	r3, [r9], #-2
    477c:	blx	ff4c277e <sg_chk_n_print3@plt+0xff4c185a>
    4780:	ldmdbmi	r4!, {fp, ip, pc}
    4784:	andcs	r2, r1, #134217728	; 0x8000000
    4788:	ldrbtmi	r4, [r9], #-1048	; 0xfffffbe8
    478c:	blx	ff2c278e <sg_chk_n_print3@plt+0xff2c186a>
    4790:	ldmdbmi	r1!, {fp, ip, pc}
    4794:	ldrmi	r2, [sl], -r1, lsl #6
    4798:	ldrbtmi	r3, [r9], #-2
    479c:	blx	ff0c279e <sg_chk_n_print3@plt+0xff0c187a>
    47a0:	stmdbmi	lr!, {fp, ip, pc}
    47a4:	andcc	r2, r2, r0, lsl #6
    47a8:	ldrbtmi	r2, [r9], #-513	; 0xfffffdff
    47ac:	blx	feec27ae <sg_chk_n_print3@plt+0xfeec188a>
    47b0:	bmi	aea7b8 <sg_chk_n_print3@plt+0xae9894>
    47b4:	andcc	r2, r3, r1, lsl #2
    47b8:			; <UNDEFINED> instruction: 0xf7fe447a
    47bc:	stmdals	r0, {r0, r1, r3, sl, fp, ip, sp, lr, pc}
    47c0:	tstcs	r1, r8, lsr #20
    47c4:	ldrbtmi	r3, [sl], #-4
    47c8:	stc2	7, cr15, [r4], {254}	; 0xfe
    47cc:	bmi	9aa7d4 <sg_chk_n_print3@plt+0x9a98b0>
    47d0:	andcc	r2, sl, r2, lsl #2
    47d4:			; <UNDEFINED> instruction: 0xf7fe447a
    47d8:	blmi	9437d4 <sg_chk_n_print3@plt+0x9428b0>
    47dc:			; <UNDEFINED> instruction: 0xf893447b
    47e0:	tstlt	r2, r0, asr r2
    47e4:	subscc	pc, r1, #9633792	; 0x930000
    47e8:	andcs	fp, sl, fp, lsl fp
    47ec:	bl	12c27e4 <sg_chk_n_print3@plt+0x12c18c0>
    47f0:	blmi	557074 <sg_chk_n_print3@plt+0x556150>
    47f4:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
    47f8:	blls	5e868 <sg_chk_n_print3@plt+0x5d944>
    47fc:	tstle	pc, sl, asr r0	; <UNPREDICTABLE>
    4800:	andlt	r4, r2, r0, lsr #12
    4804:	ldmdbmi	fp, {r4, r5, r6, r8, sl, fp, ip, sp, pc}
    4808:	andcs	r4, r1, sl, lsr #12
    480c:			; <UNDEFINED> instruction: 0xf7fc4479
    4810:	str	lr, [r5, r8, asr #22]!
    4814:			; <UNDEFINED> instruction: 0xf7ff4630
    4818:	ldmdbmi	r7, {r0, r2, r3, r4, r5, r7, r8, fp, ip, sp, lr, pc}
    481c:	ldrbtmi	r6, [r9], #-2099	; 0xfffff7cd
    4820:	andcs	r4, r1, r2, lsl #12
    4824:	bl	f4281c <sg_chk_n_print3@plt+0xf418f8>
    4828:	ldrbtmi	r4, [r8], #-2068	; 0xfffff7ec
    482c:	b	ff542824 <sg_chk_n_print3@plt+0xff541900>
    4830:	ldmdbmi	r3, {r1, r2, r3, r4, r7, r8, r9, sl, sp, lr, pc}
    4834:	ldrbtmi	r4, [r9], #-1584	; 0xfffff9d0
    4838:			; <UNDEFINED> instruction: 0xf9f6f7ff
    483c:	ldrb	r4, [r7, r4, lsl #12]
    4840:	b	fe542838 <sg_chk_n_print3@plt+0xfe541914>
    4844:	ldrdeq	r7, [r1], -r4
    4848:	andeq	r0, r0, r4, asr #1
    484c:	andeq	r7, r1, sl, ror #25
    4850:	andeq	r4, r0, lr, ror #31
    4854:	andeq	r4, r0, r2, ror #31
    4858:	ldrdeq	r4, [r0], -r6
    485c:	andeq	r4, r0, sl, asr #31
    4860:	andeq	r4, r0, r0, asr #31
    4864:	andeq	r4, r0, r6, asr #31
    4868:	ldrdeq	r4, [r0], -r8
    486c:	andeq	r7, r1, r0, ror ip
    4870:	andeq	r7, r1, r0, lsr #14
    4874:	andeq	r4, r0, r8, asr #26
    4878:	andeq	r4, r0, sl, lsr sp
    487c:	ldrdeq	r6, [r0], -r6	; <UNPREDICTABLE>
    4880:	andeq	r7, r4, lr, asr #29
    4884:	addlt	fp, r2, r0, ror r5
    4888:			; <UNDEFINED> instruction: 0x460d4c7a
    488c:			; <UNDEFINED> instruction: 0x466a4b7a
    4890:	tstcs	r5, ip, ror r4
    4894:	stmiapl	r3!, {r1, r2, r9, sl, lr}^
    4898:	movwls	r6, #6171	; 0x181b
    489c:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
    48a0:	stc2l	7, cr15, [r6], {255}	; 0xff
    48a4:	stmdacs	r0, {r2, r9, sl, lr}
    48a8:	adcshi	pc, r9, r0, asr #32
    48ac:	blcs	22960 <sg_chk_n_print3@plt+0x21a3c>
    48b0:	sbchi	pc, r0, r0, asr #32
    48b4:	ldrbtmi	r4, [fp], #-2929	; 0xfffff48f
    48b8:	subscs	pc, r0, #9633792	; 0x930000
    48bc:	subscc	pc, r1, #9633792	; 0x930000
    48c0:			; <UNDEFINED> instruction: 0xf0004313
    48c4:	stmdals	r0, {r1, r2, r3, r4, r5, r7, pc}
    48c8:	stmdbmi	sp!, {r0, r1, r2, r8, r9, sp}^
    48cc:	andcc	r2, r2, r1, lsl #4
    48d0:			; <UNDEFINED> instruction: 0xf7fe4479
    48d4:	stmdals	r0, {r0, r1, r2, r5, r8, r9, fp, ip, sp, lr, pc}
    48d8:	movwcs	r4, #26986	; 0x696a
    48dc:	andcs	r3, r1, #2
    48e0:			; <UNDEFINED> instruction: 0xf7fe4479
    48e4:	stmdals	r0, {r0, r1, r2, r3, r4, r8, r9, fp, ip, sp, lr, pc}
    48e8:	movwcs	r4, #22887	; 0x5967
    48ec:	andcs	r3, r1, #2
    48f0:			; <UNDEFINED> instruction: 0xf7fe4479
    48f4:	stmdals	r0, {r0, r1, r2, r4, r8, r9, fp, ip, sp, lr, pc}
    48f8:	movwcs	r4, #18788	; 0x4964
    48fc:	andcs	r3, r1, #2
    4900:			; <UNDEFINED> instruction: 0xf7fe4479
    4904:	stmdals	r0, {r0, r1, r2, r3, r8, r9, fp, ip, sp, lr, pc}
    4908:	movwcs	r4, #14689	; 0x3961
    490c:	andcs	r3, r1, #2
    4910:			; <UNDEFINED> instruction: 0xf7fe4479
    4914:	stmdals	r0, {r0, r1, r2, r8, r9, fp, ip, sp, lr, pc}
    4918:	movwcs	r4, #10590	; 0x295e
    491c:	ldrmi	r2, [r8], #-513	; 0xfffffdff
    4920:			; <UNDEFINED> instruction: 0xf7fe4479
    4924:	stmdals	r0, {r0, r1, r2, r3, r4, r5, r6, r7, r9, fp, ip, sp, lr, pc}
    4928:	movwcs	r4, #6491	; 0x195b
    492c:	andcc	r4, r2, sl, lsl r6
    4930:			; <UNDEFINED> instruction: 0xf7fe4479
    4934:	stmdals	r0, {r0, r1, r2, r4, r5, r6, r7, r9, fp, ip, sp, lr, pc}
    4938:	movwcs	r4, #2392	; 0x958
    493c:	andcs	r3, r1, #2
    4940:			; <UNDEFINED> instruction: 0xf7fe4479
    4944:	stmdals	r0, {r0, r1, r2, r3, r5, r6, r7, r9, fp, ip, sp, lr, pc}
    4948:	movwcs	r4, #18773	; 0x4955
    494c:	andcs	r3, pc, #3
    4950:			; <UNDEFINED> instruction: 0xf7fe4479
    4954:	stmdals	r0, {r0, r1, r2, r5, r6, r7, r9, fp, ip, sp, lr, pc}
    4958:	movwcs	r4, #2386	; 0x952
    495c:	andcs	r3, pc, #3
    4960:			; <UNDEFINED> instruction: 0xf7fe4479
    4964:	stmdals	r0, {r0, r1, r2, r3, r4, r6, r7, r9, fp, ip, sp, lr, pc}
    4968:	tstcs	r2, pc, asr #20
    496c:	ldrbtmi	r3, [sl], #-4
    4970:	blx	c42972 <sg_chk_n_print3@plt+0xc41a4e>
    4974:	bmi	136a97c <sg_chk_n_print3@plt+0x1369a58>
    4978:	andcc	r2, r6, r2, lsl #2
    497c:			; <UNDEFINED> instruction: 0xf7fe447a
    4980:	stmdals	r0, {r0, r3, r5, r8, r9, fp, ip, sp, lr, pc}
    4984:	tstcs	r2, sl, asr #20
    4988:	ldrbtmi	r3, [sl], #-8
    498c:	blx	8c298e <sg_chk_n_print3@plt+0x8c1a6a>
    4990:	bmi	122a998 <sg_chk_n_print3@plt+0x1229a74>
    4994:	andcc	r2, sl, r2, lsl #2
    4998:			; <UNDEFINED> instruction: 0xf7fe447a
    499c:	stmdals	r0, {r0, r1, r3, r4, r8, r9, fp, ip, sp, lr, pc}
    49a0:	movwcs	r4, #31045	; 0x7945
    49a4:	andcs	r3, r1, #12
    49a8:			; <UNDEFINED> instruction: 0xf7fe4479
    49ac:	stmdals	r0, {r0, r1, r3, r4, r5, r7, r9, fp, ip, sp, lr, pc}
    49b0:	movwcs	r4, #26946	; 0x6942
    49b4:	andcs	r3, r1, #12
    49b8:			; <UNDEFINED> instruction: 0xf7fe4479
    49bc:	stmdals	r0, {r0, r1, r4, r5, r7, r9, fp, ip, sp, lr, pc}
    49c0:	movwcs	r4, #22847	; 0x593f
    49c4:	andcs	r3, r1, #12
    49c8:			; <UNDEFINED> instruction: 0xf7fe4479
    49cc:	stmdals	r0, {r0, r1, r3, r5, r7, r9, fp, ip, sp, lr, pc}
    49d0:	movwcs	r4, #2364	; 0x93c
    49d4:	andcs	r3, r1, #12
    49d8:			; <UNDEFINED> instruction: 0xf7fe4479
    49dc:	stmdals	r0, {r0, r1, r5, r7, r9, fp, ip, sp, lr, pc}
    49e0:	tstcs	r1, r9, lsr sl
    49e4:	ldrbtmi	r3, [sl], #-13
    49e8:	blx	ffd429e8 <sg_chk_n_print3@plt+0xffd41ac4>
    49ec:	bmi	dea9f4 <sg_chk_n_print3@plt+0xde9ad0>
    49f0:	andcc	r2, lr, r2, lsl #2
    49f4:			; <UNDEFINED> instruction: 0xf7fe447a
    49f8:	stmdals	r0, {r0, r2, r3, r5, r6, r7, r9, fp, ip, sp, lr, pc}
    49fc:	tstcs	r3, r4, lsr sl
    4a00:	ldrbtmi	r3, [sl], #-17	; 0xffffffef
    4a04:	blx	ff9c2a04 <sg_chk_n_print3@plt+0xff9c1ae0>
    4a08:	ldrbtmi	r4, [fp], #-2866	; 0xfffff4ce
    4a0c:	subscs	pc, r0, #9633792	; 0x930000
    4a10:			; <UNDEFINED> instruction: 0xf893b112
    4a14:	bllt	6d1360 <sg_chk_n_print3@plt+0x6d043c>
    4a18:			; <UNDEFINED> instruction: 0xf7fc200a
    4a1c:	bmi	bbf2f4 <sg_chk_n_print3@plt+0xbbe3d0>
    4a20:	ldrbtmi	r4, [sl], #-2837	; 0xfffff4eb
    4a24:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
    4a28:	subsmi	r9, sl, r1, lsl #22
    4a2c:			; <UNDEFINED> instruction: 0x4620d11f
    4a30:	ldcllt	0, cr11, [r0, #-8]!
    4a34:	strtmi	r4, [sl], -r9, lsr #18
    4a38:	ldrbtmi	r2, [r9], #-1
    4a3c:	b	c42a34 <sg_chk_n_print3@plt+0xc41b10>
    4a40:			; <UNDEFINED> instruction: 0x4630e738
    4a44:			; <UNDEFINED> instruction: 0xf8a6f7ff
    4a48:	ldmdavs	r3!, {r0, r2, r5, r8, fp, lr}
    4a4c:			; <UNDEFINED> instruction: 0x46024479
    4a50:			; <UNDEFINED> instruction: 0xf7fc2001
    4a54:	stmdami	r3!, {r1, r2, r5, r9, fp, sp, lr, pc}
    4a58:			; <UNDEFINED> instruction: 0xf7fc4478
    4a5c:			; <UNDEFINED> instruction: 0xe732e9be
    4a60:	ldrtmi	r4, [r0], -r1, lsr #18
    4a64:			; <UNDEFINED> instruction: 0xf7ff4479
    4a68:			; <UNDEFINED> instruction: 0x4604f8df
    4a6c:			; <UNDEFINED> instruction: 0xf7fce7d7
    4a70:	svclt	0x0000e97e
    4a74:	andeq	r7, r1, r4, lsl #13
    4a78:	andeq	r0, r0, r4, asr #1
    4a7c:	muleq	r1, r6, fp
    4a80:	strdeq	r4, [r0], -ip
    4a84:	andeq	r4, r0, r0, lsl #30
    4a88:	strdeq	r4, [r0], -r8
    4a8c:	andeq	r4, r0, ip, ror #29
    4a90:	andeq	r4, r0, r4, ror #29
    4a94:	ldrdeq	r4, [r0], -ip
    4a98:	andeq	r4, r0, r0, ror #29
    4a9c:	ldrdeq	r4, [r0], -r4	; <UNPREDICTABLE>
    4aa0:	ldrdeq	r4, [r0], -r8
    4aa4:	andeq	r4, r0, r8, ror #29
    4aa8:	strdeq	r4, [r0], -sl
    4aac:	andeq	r4, r0, r0, lsl pc
    4ab0:	andeq	r4, r0, r6, lsl pc
    4ab4:	andeq	r4, r0, ip, lsl pc
    4ab8:	andeq	r4, r0, r8, lsr #30
    4abc:	andeq	r4, r0, ip, lsl pc
    4ac0:	andeq	r4, r0, r4, lsl pc
    4ac4:	andeq	r4, r0, r8, lsl #30
    4ac8:	andeq	r4, r0, r2, lsl #30
    4acc:	andeq	r4, r0, r4, lsl pc
    4ad0:	andeq	r4, r0, r2, lsl #30
    4ad4:	andeq	r7, r1, r2, asr #20
    4ad8:	strdeq	r7, [r1], -r2
    4adc:	andeq	r4, r0, sl, lsl fp
    4ae0:	andeq	r4, r0, ip, lsl #22
    4ae4:	andeq	r4, r0, ip, lsr ip
    4ae8:	andeq	r7, r4, r0, lsr #25
    4aec:	addlt	fp, r2, r0, ror r5
    4af0:			; <UNDEFINED> instruction: 0x460e4c5d
    4af4:			; <UNDEFINED> instruction: 0x466a4b5d
    4af8:	tstcs	r6, ip, ror r4
    4afc:	stmiapl	r3!, {r0, r2, r9, sl, lr}^
    4b00:	movwls	r6, #6171	; 0x181b
    4b04:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
    4b08:	blx	fe4c2b0e <sg_chk_n_print3@plt+0xfe4c1bea>
    4b0c:	ldrbtmi	r4, [fp], #-2904	; 0xfffff4a8
    4b10:	stmdacs	r0, {r2, r9, sl, lr}
    4b14:	addhi	pc, sp, r0, asr #32
    4b18:	blcs	22bec <sg_chk_n_print3@plt+0x21cc8>
    4b1c:	addhi	pc, r2, r0, asr #32
    4b20:	ldrbtmi	r4, [fp], #-2900	; 0xfffff4ac
    4b24:	subscs	pc, r0, #9633792	; 0x930000
    4b28:	subscc	pc, r1, #9633792	; 0x930000
    4b2c:			; <UNDEFINED> instruction: 0xf0004313
    4b30:	stmdals	r0, {r1, r3, r7, pc}
    4b34:	ldmdbmi	r0, {r0, r1, r2, r8, r9, sp}^
    4b38:	andcc	r2, r2, r1, lsl #4
    4b3c:			; <UNDEFINED> instruction: 0xf7fe4479
    4b40:	stmdals	r0, {r0, r4, r5, r6, r7, r8, fp, ip, sp, lr, pc}
    4b44:	movwcs	r4, #26957	; 0x694d
    4b48:	andcs	r3, r1, #2
    4b4c:			; <UNDEFINED> instruction: 0xf7fe4479
    4b50:	stmdals	r0, {r0, r3, r5, r6, r7, r8, fp, ip, sp, lr, pc}
    4b54:	tstcs	r2, sl, asr #20
    4b58:	ldrbtmi	r3, [sl], #-4
    4b5c:	blx	ec2b5c <sg_chk_n_print3@plt+0xec1c38>
    4b60:	bmi	122ab68 <sg_chk_n_print3@plt+0x1229c44>
    4b64:	andcc	r2, r6, r2, lsl #2
    4b68:			; <UNDEFINED> instruction: 0xf7fe447a
    4b6c:	stmdals	r0, {r0, r1, r4, r5, r9, fp, ip, sp, lr, pc}
    4b70:			; <UNDEFINED> instruction: 0xf8103008
    4b74:	ldrbeq	r3, [fp], -r6, lsl #24
    4b78:	stmdbmi	r3, {r1, r3, r4, r5, sl, ip, lr, pc}^
    4b7c:			; <UNDEFINED> instruction: 0xf7fe4479
    4b80:	stmdals	r0, {r0, r3, r5, r6, r7, r8, sl, fp, ip, sp, lr, pc}
    4b84:	andcc	r4, ip, r1, asr #18
    4b88:			; <UNDEFINED> instruction: 0xf7fe4479
    4b8c:	blmi	1044320 <sg_chk_n_print3@plt+0x10433fc>
    4b90:			; <UNDEFINED> instruction: 0xf893447b
    4b94:	bcs	d4dc <sg_chk_n_print3@plt+0xc5b8>
    4b98:	mcrls	1, 0, sp, cr0, cr7, {1}
    4b9c:	movweq	pc, #61702	; 0xf106	; <UNPREDICTABLE>
    4ba0:	tsteq	r3, r6, lsl #2	; <UNPREDICTABLE>
    4ba4:	svceq	0x0001f813
    4ba8:	b	1015614 <sg_chk_n_print3@plt+0x10146f0>
    4bac:	mvnsle	r2, r2, lsl #4
    4bb0:	movwcs	r3, #1559	; 0x617
    4bb4:	svceq	0x0001f811
    4bb8:	b	10155f8 <sg_chk_n_print3@plt+0x10146d4>
    4bbc:	mvnsle	r2, r3, lsl #6
    4bc0:	andcs	r4, r1, r4, lsr r9
    4bc4:			; <UNDEFINED> instruction: 0xf7fc4479
    4bc8:	blmi	cff180 <sg_chk_n_print3@plt+0xcfe25c>
    4bcc:			; <UNDEFINED> instruction: 0xf893447b
    4bd0:	ldmiblt	r3, {r4, r6, r9, ip, sp}^
    4bd4:			; <UNDEFINED> instruction: 0xf7fc200a
    4bd8:	bmi	c3f138 <sg_chk_n_print3@plt+0xc3e214>
    4bdc:	ldrbtmi	r4, [sl], #-2851	; 0xfffff4dd
    4be0:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
    4be4:	subsmi	r9, sl, r1, lsl #22
    4be8:			; <UNDEFINED> instruction: 0x4620d13c
    4bec:	ldcllt	0, cr11, [r0, #-8]!
    4bf0:	tstcs	r4, fp, lsr #20
    4bf4:			; <UNDEFINED> instruction: 0xf7fe447a
    4bf8:	stmdals	r0, {r0, r2, r3, r5, r6, r7, r8, fp, ip, sp, lr, pc}
    4bfc:	tstcs	r4, r9, lsr #20
    4c00:	ldrbtmi	r3, [sl], #-12
    4c04:			; <UNDEFINED> instruction: 0xf9e6f7fe
    4c08:	blmi	9feb14 <sg_chk_n_print3@plt+0x9fdbf0>
    4c0c:			; <UNDEFINED> instruction: 0xf893447b
    4c10:	blcs	1155c <sg_chk_n_print3@plt+0x10638>
    4c14:	stmdbmi	r5!, {r1, r2, r3, r4, r6, r7, ip, lr, pc}
    4c18:	ldrbtmi	r4, [r9], #-1576	; 0xfffff9d8
    4c1c:			; <UNDEFINED> instruction: 0xf804f7ff
    4c20:	ldrb	r4, [sl, r4, lsl #12]
    4c24:	ldrtmi	r4, [r2], -r2, lsr #18
    4c28:	ldrbtmi	r2, [r9], #-1
    4c2c:	ldmdb	r8!, {r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    4c30:	stcmi	7, cr14, [r0, #-472]!	; 0xfffffe28
    4c34:	stmdami	r0!, {r4, r6, r9, sp}
    4c38:	ldmdbpl	fp, {r0, r8, sp}^
    4c3c:	ldmdavs	fp, {r3, r4, r5, r6, sl, lr}
    4c40:	ldm	r2!, {r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    4c44:	strtmi	lr, [r8], -r9, asr #15
    4c48:			; <UNDEFINED> instruction: 0xffa4f7fe
    4c4c:	stmdavs	fp!, {r0, r1, r3, r4, r8, fp, lr}
    4c50:			; <UNDEFINED> instruction: 0x46024479
    4c54:			; <UNDEFINED> instruction: 0xf7fc2001
    4c58:	ldmdami	r9, {r2, r5, r8, fp, sp, lr, pc}
    4c5c:			; <UNDEFINED> instruction: 0xf7fc4478
    4c60:			; <UNDEFINED> instruction: 0xe766e8bc
    4c64:	stm	r2, {r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    4c68:	andeq	r7, r1, ip, lsl r4
    4c6c:	andeq	r0, r0, r4, asr #1
    4c70:	andeq	r7, r1, r6, lsl #8
    4c74:	andeq	r7, r1, sl, lsr #18
    4c78:	andeq	r4, r0, r4, lsr lr
    4c7c:	andeq	r4, r0, r4, lsr lr
    4c80:	andeq	r4, r0, r2, asr #28
    4c84:	andeq	r4, r0, r8, asr #28
    4c88:	andeq	r4, r0, r4, asr #28
    4c8c:	andeq	r4, r0, ip, asr #28
    4c90:			; <UNDEFINED> instruction: 0x000178bc
    4c94:	andeq	r4, r0, r0, lsr #28
    4c98:	andeq	r7, r1, r0, lsl #17
    4c9c:	andeq	r7, r1, r6, lsr r3
    4ca0:	andeq	r4, r0, ip, asr #27
    4ca4:	ldrdeq	r4, [r0], -r2
    4ca8:	andeq	r7, r1, r0, asr #16
    4cac:	andeq	r7, r4, sl, ror #21
    4cb0:	andeq	r4, r0, sl, lsr #18
    4cb4:	ldrdeq	r0, [r0], -r8
    4cb8:	andeq	r4, r0, r0, ror #25
    4cbc:	andeq	r4, r0, r8, lsl #18
    4cc0:	andeq	r4, r0, ip, lsr #20
    4cc4:	addlt	fp, r2, r0, ror r5
    4cc8:			; <UNDEFINED> instruction: 0x460d4c3a
    4ccc:			; <UNDEFINED> instruction: 0x466a4b3a
    4cd0:	tstcs	r5, ip, ror r4
    4cd4:	stmiapl	r3!, {r1, r2, r9, sl, lr}^
    4cd8:	movwls	r6, #6171	; 0x181b
    4cdc:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
    4ce0:	blx	fe9c2ce4 <sg_chk_n_print3@plt+0xfe9c1dc0>
    4ce4:	stmdacs	r0, {r2, r9, sl, lr}
    4ce8:	stmdavc	fp!, {r0, r3, r4, r5, r8, ip, lr, pc}
    4cec:	cmple	r1, r0, lsl #22
    4cf0:	ldrbtmi	r4, [fp], #-2866	; 0xfffff4ce
    4cf4:	subscs	pc, r0, #9633792	; 0x930000
    4cf8:	subscc	pc, r1, #9633792	; 0x930000
    4cfc:	suble	r4, r0, r3, lsl r3
    4d00:	movwcs	r9, #6144	; 0x1800
    4d04:	ldrmi	r4, [sl], -lr, lsr #18
    4d08:	ldrbtmi	r3, [r9], #-2
    4d0c:			; <UNDEFINED> instruction: 0xf90af7fe
    4d10:	bmi	b2ad18 <sg_chk_n_print3@plt+0xb29df4>
    4d14:	strmi	r2, [r8], #-260	; 0xfffffefc
    4d18:			; <UNDEFINED> instruction: 0xf7fe447a
    4d1c:	stmdals	r0, {r0, r1, r3, r4, r6, r8, fp, ip, sp, lr, pc}
    4d20:	tstcs	r4, r9, lsr #20
    4d24:	ldrbtmi	r3, [sl], #-12
    4d28:			; <UNDEFINED> instruction: 0xf954f7fe
    4d2c:	bmi	9ead34 <sg_chk_n_print3@plt+0x9e9e10>
    4d30:	andscc	r2, r0, r4, lsl #2
    4d34:			; <UNDEFINED> instruction: 0xf7fe447a
    4d38:	stmdals	r0, {r0, r2, r3, r6, r8, fp, ip, sp, lr, pc}
    4d3c:	tstcs	r2, r4, lsr #20
    4d40:	ldrbtmi	r3, [sl], #-22	; 0xffffffea
    4d44:			; <UNDEFINED> instruction: 0xf946f7fe
    4d48:	ldrbtmi	r4, [fp], #-2850	; 0xfffff4de
    4d4c:	subscs	pc, r0, #9633792	; 0x930000
    4d50:			; <UNDEFINED> instruction: 0xf893b112
    4d54:	bllt	6d16a0 <sg_chk_n_print3@plt+0x6d077c>
    4d58:			; <UNDEFINED> instruction: 0xf7fc200a
    4d5c:	bmi	7befb4 <sg_chk_n_print3@plt+0x7be090>
    4d60:	ldrbtmi	r4, [sl], #-2837	; 0xfffff4eb
    4d64:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
    4d68:	subsmi	r9, sl, r1, lsl #22
    4d6c:			; <UNDEFINED> instruction: 0x4620d11f
    4d70:	ldcllt	0, cr11, [r0, #-8]!
    4d74:			; <UNDEFINED> instruction: 0x462a4919
    4d78:	ldrbtmi	r2, [r9], #-1
    4d7c:	ldm	r0, {r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    4d80:			; <UNDEFINED> instruction: 0x4630e7b6
    4d84:			; <UNDEFINED> instruction: 0xff06f7fe
    4d88:	ldmdavs	r3!, {r0, r2, r4, r8, fp, lr}
    4d8c:			; <UNDEFINED> instruction: 0x46024479
    4d90:			; <UNDEFINED> instruction: 0xf7fc2001
    4d94:	ldmdami	r3, {r1, r2, r7, fp, sp, lr, pc}
    4d98:			; <UNDEFINED> instruction: 0xf7fc4478
    4d9c:			; <UNDEFINED> instruction: 0xe7afe81e
    4da0:			; <UNDEFINED> instruction: 0x46304911
    4da4:			; <UNDEFINED> instruction: 0xf7fe4479
    4da8:			; <UNDEFINED> instruction: 0x4604ff3f
    4dac:			; <UNDEFINED> instruction: 0xf7fbe7d7
    4db0:	svclt	0x0000efde
    4db4:	andeq	r7, r1, r4, asr #4
    4db8:	andeq	r0, r0, r4, asr #1
    4dbc:	andeq	r7, r1, sl, asr r7
    4dc0:	andeq	r4, r0, sl, lsl #26
    4dc4:	andeq	r4, r0, r4, lsl #26
    4dc8:	andeq	r4, r0, lr, lsl #26
    4dcc:	andeq	r4, r0, r8, lsl sp
    4dd0:	andeq	r4, r0, sl, lsr #26
    4dd4:	andeq	r7, r1, r2, lsl #14
    4dd8:			; <UNDEFINED> instruction: 0x000171b2
    4ddc:	ldrdeq	r4, [r0], -sl
    4de0:	andeq	r4, r0, ip, asr #15
    4de4:			; <UNDEFINED> instruction: 0x000051b4
    4de8:	andeq	r7, r4, r0, ror #18
    4dec:	addlt	fp, r4, r0, ror r5
    4df0:	bge	97ed8 <sg_chk_n_print3@plt+0x96fb4>
    4df4:			; <UNDEFINED> instruction: 0x460d4b38
    4df8:	tstcs	r4, ip, ror r4
    4dfc:	stmiapl	r3!, {r1, r2, r9, sl, lr}^
    4e00:	movwls	r6, #14363	; 0x381b
    4e04:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
    4e08:	blx	4c2e0c <sg_chk_n_print3@plt+0x4c1ee8>
    4e0c:	stmdacs	r0, {r2, r9, sl, lr}
    4e10:	stmdavc	fp!, {r0, r1, r4, r5, r8, ip, lr, pc}
    4e14:	teqle	fp, r0, lsl #22
    4e18:	ldrbtmi	r4, [fp], #-2864	; 0xfffff4d0
    4e1c:	subscs	pc, r0, #9633792	; 0x930000
    4e20:	subscc	pc, r1, #9633792	; 0x930000
    4e24:	eorsle	r4, sl, r3, lsl r3
    4e28:	movwcs	r9, #2050	; 0x802
    4e2c:	andcs	r4, r1, #44, 18	; 0xb0000
    4e30:	ldrbtmi	r3, [r9], #-4
    4e34:			; <UNDEFINED> instruction: 0xf876f7fe
    4e38:	stmdbmi	sl!, {r1, fp, ip, pc}
    4e3c:	andcc	r2, r5, r0, lsl #6
    4e40:	ldrbtmi	r2, [r9], #-513	; 0xfffffdff
    4e44:			; <UNDEFINED> instruction: 0xf86ef7fe
    4e48:	bmi	9eae58 <sg_chk_n_print3@plt+0x9e9f34>
    4e4c:	andcc	r2, r6, r2, lsl #2
    4e50:			; <UNDEFINED> instruction: 0xf7fe447a
    4e54:	stmdals	r2, {r0, r1, r2, r3, r4, r5, r7, fp, ip, sp, lr, pc}
    4e58:	tstcs	r2, r4, lsr #20
    4e5c:	ldrbtmi	r3, [sl], #-8
    4e60:			; <UNDEFINED> instruction: 0xf8b8f7fe
    4e64:	ldrbtmi	r4, [fp], #-2850	; 0xfffff4de
    4e68:	subscs	pc, r0, #9633792	; 0x930000
    4e6c:			; <UNDEFINED> instruction: 0xf893b112
    4e70:	bllt	ad17bc <sg_chk_n_print3@plt+0xad0898>
    4e74:			; <UNDEFINED> instruction: 0xf7fc200a
    4e78:	bmi	7bee98 <sg_chk_n_print3@plt+0x7bdf74>
    4e7c:	ldrbtmi	r4, [sl], #-2838	; 0xfffff4ea
    4e80:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
    4e84:	subsmi	r9, sl, r3, lsl #22
    4e88:	strtmi	sp, [r0], -r1, lsr #2
    4e8c:	ldcllt	0, cr11, [r0, #-16]!
    4e90:			; <UNDEFINED> instruction: 0x462a4919
    4e94:	ldrbtmi	r2, [r9], #-1
    4e98:	stmda	r2, {r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    4e9c:			; <UNDEFINED> instruction: 0x4630e7bc
    4ea0:	mrc2	7, 3, pc, cr8, cr14, {7}
    4ea4:	strcc	lr, [r0, #-2518]	; 0xfffff62a
    4ea8:	strls	r4, [r0, #-2324]	; 0xfffff6ec
    4eac:			; <UNDEFINED> instruction: 0x46024479
    4eb0:			; <UNDEFINED> instruction: 0xf7fb2001
    4eb4:	ldmdami	r2, {r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, sp, lr, pc}
    4eb8:			; <UNDEFINED> instruction: 0xf7fb4478
    4ebc:	ldr	lr, [r3, lr, lsl #31]!
    4ec0:			; <UNDEFINED> instruction: 0x46304910
    4ec4:			; <UNDEFINED> instruction: 0xf7fe4479
    4ec8:	strmi	pc, [r4], -pc, lsr #29
    4ecc:			; <UNDEFINED> instruction: 0xf7fbe7d5
    4ed0:	svclt	0x0000ef4e
    4ed4:	andeq	r7, r1, ip, lsl r1
    4ed8:	andeq	r0, r0, r4, asr #1
    4edc:	andeq	r7, r1, r2, lsr r6
    4ee0:	andeq	r4, r0, sl, ror #24
    4ee4:	andeq	r4, r0, sl, ror ip
    4ee8:	andeq	r4, r0, ip, ror ip
    4eec:	andeq	r4, r0, sl, lsl #25
    4ef0:	andeq	r7, r1, r6, ror #11
    4ef4:	muleq	r1, r6, r0
    4ef8:			; <UNDEFINED> instruction: 0x000046be
    4efc:	ldrdeq	r4, [r0], -r0
    4f00:	andeq	r5, r0, r8, lsl #1
    4f04:	andeq	r7, r4, r0, asr #16
    4f08:	addlt	fp, r2, r0, ror r5
    4f0c:	strmi	r4, [sp], -pc, asr #24
    4f10:	strbtmi	r4, [sl], -pc, asr #22
    4f14:	tstcs	sl, ip, ror r4
    4f18:	stmiapl	r3!, {r1, r2, r9, sl, lr}^
    4f1c:	movwls	r6, #6171	; 0x181b
    4f20:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
    4f24:			; <UNDEFINED> instruction: 0xf984f7ff
    4f28:	stmdacs	r0, {r2, r9, sl, lr}
    4f2c:	stmdavc	fp!, {r0, r1, r5, r6, r8, ip, lr, pc}
    4f30:	cmnle	fp, r0, lsl #22
    4f34:	ldrbtmi	r4, [fp], #-2887	; 0xfffff4b9
    4f38:	subscs	pc, r0, #9633792	; 0x930000
    4f3c:	subscc	pc, r1, #9633792	; 0x930000
    4f40:	rsble	r4, sl, r3, lsl r3
    4f44:	movwcs	r9, #30720	; 0x7800
    4f48:	andcs	r4, r1, #1097728	; 0x10c000
    4f4c:	ldrbtmi	r3, [r9], #-2
    4f50:			; <UNDEFINED> instruction: 0xffe8f7fd
    4f54:	stmdbmi	r1, {fp, ip, pc}^
    4f58:	andcc	r2, r2, r6, lsl #6
    4f5c:	ldrbtmi	r2, [r9], #-513	; 0xfffffdff
    4f60:			; <UNDEFINED> instruction: 0xffe0f7fd
    4f64:	ldmdbmi	lr!, {fp, ip, pc}
    4f68:	andcc	r2, r2, r5, lsl #6
    4f6c:	ldrbtmi	r2, [r9], #-513	; 0xfffffdff
    4f70:			; <UNDEFINED> instruction: 0xffd8f7fd
    4f74:	ldmdbmi	fp!, {fp, ip, pc}
    4f78:	andcc	r2, r2, r4, lsl #6
    4f7c:	ldrbtmi	r2, [r9], #-513	; 0xfffffdff
    4f80:			; <UNDEFINED> instruction: 0xffd0f7fd
    4f84:	ldmdbmi	r8!, {fp, ip, pc}
    4f88:	andcs	r2, r1, #134217728	; 0x8000000
    4f8c:	ldrbtmi	r4, [r9], #-1048	; 0xfffffbe8
    4f90:			; <UNDEFINED> instruction: 0xffc8f7fd
    4f94:	ldmdbmi	r5!, {fp, ip, pc}
    4f98:	ldrmi	r2, [sl], -r1, lsl #6
    4f9c:	ldrbtmi	r3, [r9], #-2
    4fa0:			; <UNDEFINED> instruction: 0xffc0f7fd
    4fa4:	ldmdbmi	r2!, {fp, ip, pc}
    4fa8:	andcc	r2, r2, r0, lsl #6
    4fac:	ldrbtmi	r2, [r9], #-513	; 0xfffffdff
    4fb0:			; <UNDEFINED> instruction: 0xffb8f7fd
    4fb4:	bmi	beafbc <sg_chk_n_print3@plt+0xbea098>
    4fb8:	andcc	r2, r3, r1, lsl #2
    4fbc:			; <UNDEFINED> instruction: 0xf7fe447a
    4fc0:	stmdals	r0, {r0, r3, fp, ip, sp, lr, pc}
    4fc4:	movwcs	r4, #2348	; 0x92c
    4fc8:	andcs	r3, r3, #7
    4fcc:			; <UNDEFINED> instruction: 0xf7fd4479
    4fd0:	stmdals	r0, {r0, r3, r5, r7, r8, r9, sl, fp, ip, sp, lr, pc}
    4fd4:	tstcs	r1, r9, lsr #20
    4fd8:	ldrbtmi	r3, [sl], #-8
    4fdc:			; <UNDEFINED> instruction: 0xfffaf7fd
    4fe0:	ldrbtmi	r4, [fp], #-2855	; 0xfffff4d9
    4fe4:	subscs	pc, r0, #9633792	; 0x930000
    4fe8:			; <UNDEFINED> instruction: 0xf893b112
    4fec:	bllt	6d1938 <sg_chk_n_print3@plt+0x6d0a14>
    4ff0:			; <UNDEFINED> instruction: 0xf7fb200a
    4ff4:	bmi	900d1c <sg_chk_n_print3@plt+0x8ffdf8>
    4ff8:	ldrbtmi	r4, [sl], #-2837	; 0xfffff4eb
    4ffc:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
    5000:	subsmi	r9, sl, r1, lsl #22
    5004:			; <UNDEFINED> instruction: 0x4620d11f
    5008:	ldcllt	0, cr11, [r0, #-8]!
    500c:			; <UNDEFINED> instruction: 0x462a491e
    5010:	ldrbtmi	r2, [r9], #-1
    5014:	svc	0x0044f7fb
    5018:	ldrtmi	lr, [r0], -ip, lsl #15
    501c:	ldc2	7, cr15, [sl, #1016]!	; 0x3f8
    5020:	ldmdavs	r3!, {r1, r3, r4, r8, fp, lr}
    5024:			; <UNDEFINED> instruction: 0x46024479
    5028:			; <UNDEFINED> instruction: 0xf7fb2001
    502c:	ldmdami	r8, {r1, r3, r4, r5, r8, r9, sl, fp, sp, lr, pc}
    5030:			; <UNDEFINED> instruction: 0xf7fb4478
    5034:			; <UNDEFINED> instruction: 0xe785eed2
    5038:			; <UNDEFINED> instruction: 0x46304916
    503c:			; <UNDEFINED> instruction: 0xf7fe4479
    5040:			; <UNDEFINED> instruction: 0x4604fdf3
    5044:			; <UNDEFINED> instruction: 0xf7fbe7d7
    5048:	svclt	0x0000ee92
    504c:	andeq	r7, r1, r0
    5050:	andeq	r0, r0, r4, asr #1
    5054:	andeq	r7, r1, r6, lsl r5
    5058:			; <UNDEFINED> instruction: 0x00004bba
    505c:			; <UNDEFINED> instruction: 0x00004bb2
    5060:	andeq	r4, r0, sl, lsr #23
    5064:	muleq	r0, lr, fp
    5068:	ldrdeq	r4, [r0], -lr
    506c:	ldrdeq	r4, [r0], -r2
    5070:	andeq	r4, r0, r6, asr #15
    5074:	andeq	r4, r0, r4, ror #22
    5078:	andeq	r4, r0, r8, ror #22
    507c:	andeq	r4, r0, r2, ror #22
    5080:	andeq	r7, r1, sl, ror #8
    5084:	andeq	r6, r1, sl, lsl pc
    5088:	andeq	r4, r0, r2, asr #10
    508c:	andeq	r4, r0, r4, lsr r5
    5090:	andeq	r4, r0, ip, lsl #30
    5094:	andeq	r7, r4, r8, asr #13
    5098:	addlt	fp, r2, r0, ror r5
    509c:	strmi	r4, [sp], -fp, lsr #24
    50a0:	strbtmi	r4, [sl], -fp, lsr #22
    50a4:	tstcs	r1, ip, ror r4
    50a8:	stmiapl	r3!, {r1, r2, r9, sl, lr}^
    50ac:	movwls	r6, #6171	; 0x181b
    50b0:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
    50b4:			; <UNDEFINED> instruction: 0xf8bcf7ff
    50b8:	stmiblt	r0!, {r2, r9, sl, lr}^
    50bc:	bllt	ae3170 <sg_chk_n_print3@plt+0xae224c>
    50c0:	ldrbtmi	r4, [fp], #-2852	; 0xfffff4dc
    50c4:	subscs	pc, r0, #9633792	; 0x930000
    50c8:	subscc	pc, r1, #9633792	; 0x930000
    50cc:	eorle	r4, r4, r3, lsl r3
    50d0:	movwcs	r9, #2048	; 0x800
    50d4:	andcs	r4, r1, #32, 18	; 0x80000
    50d8:	ldrbtmi	r3, [r9], #-3
    50dc:			; <UNDEFINED> instruction: 0xff22f7fd
    50e0:	ldrbtmi	r4, [fp], #-2846	; 0xfffff4e2
    50e4:	subscs	pc, r0, #9633792	; 0x930000
    50e8:			; <UNDEFINED> instruction: 0xf893b112
    50ec:	bllt	6d1a38 <sg_chk_n_print3@plt+0x6d0b14>
    50f0:			; <UNDEFINED> instruction: 0xf7fb200a
    50f4:	bmi	6c0c1c <sg_chk_n_print3@plt+0x6bfcf8>
    50f8:	ldrbtmi	r4, [sl], #-2837	; 0xfffff4eb
    50fc:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
    5100:	subsmi	r9, sl, r1, lsl #22
    5104:			; <UNDEFINED> instruction: 0x4620d11f
    5108:	ldcllt	0, cr11, [r0, #-8]!
    510c:			; <UNDEFINED> instruction: 0x462a4915
    5110:	ldrbtmi	r2, [r9], #-1
    5114:	mcr	7, 6, pc, cr4, cr11, {7}	; <UNPREDICTABLE>
    5118:			; <UNDEFINED> instruction: 0x4630e7d2
    511c:	ldc2	7, cr15, [sl, #-1016]!	; 0xfffffc08
    5120:	ldmdavs	r3!, {r0, r4, r8, fp, lr}
    5124:			; <UNDEFINED> instruction: 0x46024479
    5128:			; <UNDEFINED> instruction: 0xf7fb2001
    512c:	stmdami	pc, {r1, r3, r4, r5, r7, r9, sl, fp, sp, lr, pc}	; <UNPREDICTABLE>
    5130:			; <UNDEFINED> instruction: 0xf7fb4478
    5134:			; <UNDEFINED> instruction: 0xe7cbee52
    5138:	ldrtmi	r4, [r0], -sp, lsl #18
    513c:			; <UNDEFINED> instruction: 0xf7fe4479
    5140:			; <UNDEFINED> instruction: 0x4604fd73
    5144:			; <UNDEFINED> instruction: 0xf7fbe7d7
    5148:	svclt	0x0000ee12
    514c:	andeq	r6, r1, r0, ror lr
    5150:	andeq	r0, r0, r4, asr #1
    5154:	andeq	r7, r1, sl, lsl #7
    5158:	andeq	r4, r0, r6, ror sl
    515c:	andeq	r7, r1, sl, ror #6
    5160:	andeq	r6, r1, sl, lsl lr
    5164:	andeq	r4, r0, r2, asr #8
    5168:	andeq	r4, r0, r4, lsr r4
    516c:	andeq	r4, r0, ip, lsl #28
    5170:	andeq	r7, r4, r8, asr #11
    5174:	addlt	fp, r2, r0, ror r5
    5178:			; <UNDEFINED> instruction: 0x460d4c74
    517c:			; <UNDEFINED> instruction: 0x466a4b74
    5180:	tstcs	r4, ip, ror r4
    5184:	stmiapl	r3!, {r1, r2, r9, sl, lr}^
    5188:	movwls	r6, #6171	; 0x181b
    518c:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
    5190:			; <UNDEFINED> instruction: 0xf84ef7ff
    5194:	stmdacs	r0, {r2, r9, sl, lr}
    5198:	adchi	pc, lr, r0, asr #32
    519c:	blcs	23250 <sg_chk_n_print3@plt+0x2232c>
    51a0:	adcshi	pc, r5, r0, asr #32
    51a4:	ldrbtmi	r4, [fp], #-2923	; 0xfffff495
    51a8:	subscs	pc, r0, #9633792	; 0x930000
    51ac:	subscc	pc, r1, #9633792	; 0x930000
    51b0:			; <UNDEFINED> instruction: 0xf0004313
    51b4:	stmdals	r0, {r0, r1, r4, r5, r7, pc}
    51b8:	stmdbmi	r7!, {r1, r2, r8, r9, sp}^
    51bc:	andcc	r2, r2, r1, lsl #4
    51c0:			; <UNDEFINED> instruction: 0xf7fd4479
    51c4:	stmdals	r0, {r0, r1, r2, r3, r5, r7, r9, sl, fp, ip, sp, lr, pc}
    51c8:	movwcs	r4, #22884	; 0x5964
    51cc:	andcs	r3, r1, #2
    51d0:			; <UNDEFINED> instruction: 0xf7fd4479
    51d4:	stmdals	r0, {r0, r1, r2, r5, r7, r9, sl, fp, ip, sp, lr, pc}
    51d8:	movwcs	r4, #18785	; 0x4961
    51dc:	andcs	r3, r1, #2
    51e0:			; <UNDEFINED> instruction: 0xf7fd4479
    51e4:	stmdals	r0, {r0, r1, r2, r3, r4, r7, r9, sl, fp, ip, sp, lr, pc}
    51e8:	movwcs	r4, #2398	; 0x95e
    51ec:	andcs	r3, pc, #2
    51f0:			; <UNDEFINED> instruction: 0xf7fd4479
    51f4:	stmdals	r0, {r0, r1, r2, r4, r7, r9, sl, fp, ip, sp, lr, pc}
    51f8:	andcs	r4, r3, #1490944	; 0x16c000
    51fc:	ldrmi	r2, [r0], #-774	; 0xfffffcfa
    5200:			; <UNDEFINED> instruction: 0xf7fd4479
    5204:	stmdals	r0, {r0, r1, r2, r3, r7, r9, sl, fp, ip, sp, lr, pc}
    5208:	movwcs	r4, #22872	; 0x5958
    520c:	andcs	r3, r1, #3
    5210:			; <UNDEFINED> instruction: 0xf7fd4479
    5214:	stmdals	r0, {r0, r1, r2, r7, r9, sl, fp, ip, sp, lr, pc}
    5218:	movwcs	r4, #18773	; 0x4955
    521c:	andcs	r3, r1, #3
    5220:			; <UNDEFINED> instruction: 0xf7fd4479
    5224:	stmdals	r0, {r0, r1, r2, r3, r4, r5, r6, r9, sl, fp, ip, sp, lr, pc}
    5228:	movwcs	r4, #2386	; 0x952
    522c:	andcs	r3, pc, #3
    5230:			; <UNDEFINED> instruction: 0xf7fd4479
    5234:	stmdals	r0, {r0, r1, r2, r4, r5, r6, r9, sl, fp, ip, sp, lr, pc}
    5238:	movwcs	r4, #2383	; 0x94f
    523c:	andcs	r3, pc, #4
    5240:			; <UNDEFINED> instruction: 0xf7fd4479
    5244:	stmdals	r0, {r0, r1, r2, r3, r5, r6, r9, sl, fp, ip, sp, lr, pc}
    5248:	tstcs	r1, ip, asr #20
    524c:	ldrbtmi	r3, [sl], #-5
    5250:	mcr2	7, 6, pc, cr0, cr13, {7}	; <UNPREDICTABLE>
    5254:	stmdbmi	sl, {fp, ip, pc}^
    5258:	andcc	r2, r7, r0, lsl #6
    525c:	ldrbtmi	r2, [r9], #-575	; 0xfffffdc1
    5260:	mcr2	7, 3, pc, cr0, cr13, {7}	; <UNPREDICTABLE>
    5264:	bmi	11eb26c <sg_chk_n_print3@plt+0x11ea348>
    5268:	andcc	r2, r8, r1, lsl #2
    526c:			; <UNDEFINED> instruction: 0xf7fd447a
    5270:	stmdals	r0, {r0, r4, r5, r7, r9, sl, fp, ip, sp, lr, pc}
    5274:	tstcs	r4, r4, asr #20
    5278:	ldrbtmi	r3, [sl], #-10
    527c:	mcr2	7, 5, pc, cr10, cr13, {7}	; <UNPREDICTABLE>
    5280:	bmi	10ab288 <sg_chk_n_print3@plt+0x10aa364>
    5284:	andcc	r2, lr, r2, lsl #2
    5288:			; <UNDEFINED> instruction: 0xf7fd447a
    528c:	stmdals	r0, {r0, r1, r5, r7, r9, sl, fp, ip, sp, lr, pc}
    5290:	tstcs	r0, pc, lsr sl
    5294:	ldrbtmi	r4, [sl], #-1032	; 0xfffffbf8
    5298:	blx	fe1c3298 <sg_chk_n_print3@plt+0xfe1c2374>
    529c:	bmi	f6b2a4 <sg_chk_n_print3@plt+0xf6a380>
    52a0:	eorcc	r2, r0, r0, lsl r1
    52a4:			; <UNDEFINED> instruction: 0xf7fe447a
    52a8:	stmdals	r0, {r0, r1, r2, r3, r4, r5, r6, r9, fp, ip, sp, lr, pc}
    52ac:	tstcs	r1, sl, lsr sl
    52b0:	ldrbtmi	r3, [sl], #-48	; 0xffffffd0
    52b4:	blx	1e432b4 <sg_chk_n_print3@plt+0x1e42390>
    52b8:	bmi	e2b2c0 <sg_chk_n_print3@plt+0xe2a39c>
    52bc:	eorscc	r2, r1, r1, lsl #2
    52c0:			; <UNDEFINED> instruction: 0xf7fe447a
    52c4:	stmdals	r0, {r0, r4, r5, r6, r9, fp, ip, sp, lr, pc}
    52c8:	tstcs	r1, r5, lsr sl
    52cc:	ldrbtmi	r3, [sl], #-50	; 0xffffffce
    52d0:	blx	1ac32d0 <sg_chk_n_print3@plt+0x1ac23ac>
    52d4:	bmi	ceb2dc <sg_chk_n_print3@plt+0xcea3b8>
    52d8:	eorscc	r2, r3, r1, lsl #2
    52dc:			; <UNDEFINED> instruction: 0xf7fe447a
    52e0:	blmi	c83c74 <sg_chk_n_print3@plt+0xc82d50>
    52e4:			; <UNDEFINED> instruction: 0xf893447b
    52e8:	tstlt	r2, r0, asr r2
    52ec:	subscc	pc, r1, #9633792	; 0x930000
    52f0:	andcs	fp, sl, fp, lsl fp
    52f4:	stcl	7, cr15, [r6, #1004]	; 0x3ec
    52f8:	blmi	557bb0 <sg_chk_n_print3@plt+0x556c8c>
    52fc:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
    5300:	blls	5f370 <sg_chk_n_print3@plt+0x5e44c>
    5304:	tstle	pc, sl, asr r0	; <UNPREDICTABLE>
    5308:	andlt	r4, r2, r0, lsr #12
    530c:	stmdbmi	r8!, {r4, r5, r6, r8, sl, fp, ip, sp, pc}
    5310:	andcs	r4, r1, sl, lsr #12
    5314:			; <UNDEFINED> instruction: 0xf7fb4479
    5318:	strb	lr, [r3, -r4, asr #27]
    531c:			; <UNDEFINED> instruction: 0xf7fe4630
    5320:	stmdbmi	r4!, {r0, r3, r4, r5, sl, fp, ip, sp, lr, pc}
    5324:	ldrbtmi	r6, [r9], #-2099	; 0xfffff7cd
    5328:	andcs	r4, r1, r2, lsl #12
    532c:	ldc	7, cr15, [r8, #1004]!	; 0x3ec
    5330:	ldrbtmi	r4, [r8], #-2081	; 0xfffff7df
    5334:	ldcl	7, cr15, [r0, #-1004]	; 0xfffffc14
    5338:	stmdbmi	r0!, {r0, r2, r3, r4, r5, r8, r9, sl, sp, lr, pc}
    533c:	ldrbtmi	r4, [r9], #-1584	; 0xfffff9d0
    5340:	ldc2l	7, cr15, [r2], #-1016	; 0xfffffc08
    5344:	ldrb	r4, [r7, r4, lsl #12]
    5348:	ldc	7, cr15, [r0, #-1004]	; 0xfffffc14
    534c:	muleq	r1, r4, sp
    5350:	andeq	r0, r0, r4, asr #1
    5354:	andeq	r7, r1, r6, lsr #5
    5358:	muleq	r0, ip, r9
    535c:	muleq	r0, r4, r9
    5360:	andeq	r4, r0, ip, lsl #19
    5364:	andeq	r4, r0, r8, lsl #19
    5368:	andeq	r4, r0, r4, lsl #19
    536c:	andeq	r4, r0, r4, lsl #19
    5370:	andeq	r4, r0, r8, ror r9
    5374:	andeq	r4, r0, r0, ror r9
    5378:	andeq	r4, r0, ip, ror #18
    537c:	andeq	r4, r0, lr, ror #18
    5380:	andeq	r4, r0, sl, ror #18
    5384:	andeq	r4, r0, r0, ror r9
    5388:	andeq	r4, r0, r2, ror r9
    538c:	andeq	r4, r0, r0, ror r9
    5390:	andeq	r4, r0, r6, ror r9
    5394:	andeq	r4, r0, r0, lsl #19
    5398:	muleq	r0, r2, r9
    539c:	muleq	r0, r8, r9
    53a0:	muleq	r0, lr, r9
    53a4:	andeq	r4, r0, r4, lsr #19
    53a8:	andeq	r7, r1, r8, ror #2
    53ac:	andeq	r6, r1, r8, lsl ip
    53b0:	andeq	r4, r0, r0, asr #4
    53b4:	andeq	r4, r0, r2, lsr r2
    53b8:	andeq	r4, r0, sl, lsl ip
    53bc:	andeq	r7, r4, r6, asr #7
    53c0:	addlt	fp, r2, r0, ror r5
    53c4:	strmi	r4, [sp], -pc, lsr #24
    53c8:	strbtmi	r4, [sl], -pc, lsr #22
    53cc:	tstcs	r2, ip, ror r4
    53d0:	stmiapl	r3!, {r1, r2, r9, sl, lr}^
    53d4:	movwls	r6, #6171	; 0x181b
    53d8:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
    53dc:			; <UNDEFINED> instruction: 0xff28f7fe
    53e0:	bllt	816bf8 <sg_chk_n_print3@plt+0x815cd4>
    53e4:	bllt	1ae3498 <sg_chk_n_print3@plt+0x1ae2574>
    53e8:	ldrbtmi	r4, [fp], #-2856	; 0xfffff4d8
    53ec:	subscs	pc, r0, #9633792	; 0x930000
    53f0:	subscc	pc, r1, #9633792	; 0x930000
    53f4:	eorle	r4, ip, r3, lsl r3
    53f8:	movwcs	r9, #10240	; 0x2800
    53fc:	andcs	r4, r1, #36, 18	; 0x90000
    5400:	ldrbtmi	r4, [r9], #-1048	; 0xfffffbe8
    5404:	stc2	7, cr15, [lr, #1012]	; 0x3f4
    5408:	stmdbmi	r2!, {fp, ip, pc}
    540c:	andcs	r2, r1, #0, 6
    5410:	ldrbtmi	r3, [r9], #-2
    5414:	stc2	7, cr15, [r6, #1012]	; 0x3f4
    5418:	ldrbtmi	r4, [fp], #-2847	; 0xfffff4e1
    541c:	subscs	pc, r0, #9633792	; 0x930000
    5420:			; <UNDEFINED> instruction: 0xf893b112
    5424:	bllt	6d1d70 <sg_chk_n_print3@plt+0x6d0e4c>
    5428:			; <UNDEFINED> instruction: 0xf7fb200a
    542c:	bmi	7008e4 <sg_chk_n_print3@plt+0x6ff9c0>
    5430:	ldrbtmi	r4, [sl], #-2837	; 0xfffff4eb
    5434:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
    5438:	subsmi	r9, sl, r1, lsl #22
    543c:			; <UNDEFINED> instruction: 0x4620d11f
    5440:	ldcllt	0, cr11, [r0, #-8]!
    5444:			; <UNDEFINED> instruction: 0x462a4916
    5448:	ldrbtmi	r2, [r9], #-1
    544c:	stc	7, cr15, [r8, #-1004]!	; 0xfffffc14
    5450:	ldrtmi	lr, [r0], -sl, asr #15
    5454:	blx	fe7c3456 <sg_chk_n_print3@plt+0xfe7c2532>
    5458:	ldmdavs	r3!, {r1, r4, r8, fp, lr}
    545c:			; <UNDEFINED> instruction: 0x46024479
    5460:			; <UNDEFINED> instruction: 0xf7fb2001
    5464:	ldmdami	r0, {r1, r2, r3, r4, r8, sl, fp, sp, lr, pc}
    5468:			; <UNDEFINED> instruction: 0xf7fb4478
    546c:			; <UNDEFINED> instruction: 0xe7c3ecb6
    5470:	ldrtmi	r4, [r0], -lr, lsl #18
    5474:			; <UNDEFINED> instruction: 0xf7fe4479
    5478:			; <UNDEFINED> instruction: 0x4604fbd7
    547c:			; <UNDEFINED> instruction: 0xf7fbe7d7
    5480:	svclt	0x0000ec76
    5484:	andeq	r6, r1, r8, asr #22
    5488:	andeq	r0, r0, r4, asr #1
    548c:	andeq	r7, r1, r2, rrx
    5490:	strdeq	r4, [r0], -sl
    5494:	andeq	r4, r0, r2, lsl #8
    5498:	andeq	r7, r1, r2, lsr r0
    549c:	andeq	r6, r1, r2, ror #21
    54a0:	andeq	r4, r0, sl, lsl #2
    54a4:	strdeq	r4, [r0], -ip
    54a8:	andeq	r4, r0, ip, lsr #4
    54ac:	muleq	r4, r0, r2
    54b0:	addlt	fp, r2, r0, ror r5
    54b4:			; <UNDEFINED> instruction: 0x460d4c32
    54b8:			; <UNDEFINED> instruction: 0x466a4b32
    54bc:	tstcs	r3, ip, ror r4
    54c0:	stmiapl	r3!, {r1, r2, r9, sl, lr}^
    54c4:	movwls	r6, #6171	; 0x181b
    54c8:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
    54cc:	mrc2	7, 5, pc, cr0, cr14, {7}
    54d0:	bllt	1616ce8 <sg_chk_n_print3@plt+0x1615dc4>
    54d4:	blcs	23588 <sg_chk_n_print3@plt+0x22664>
    54d8:	blmi	af99ac <sg_chk_n_print3@plt+0xaf8a88>
    54dc:			; <UNDEFINED> instruction: 0xf893447b
    54e0:			; <UNDEFINED> instruction: 0xf8932250
    54e4:	tstmi	r3, #268435461	; 0x10000005
    54e8:	stmdals	r0, {r1, r4, r5, ip, lr, pc}
    54ec:	stmdbmi	r7!, {r8, r9, sp}
    54f0:	andcc	r2, r3, pc, lsl #4
    54f4:			; <UNDEFINED> instruction: 0xf7fd4479
    54f8:	stmdals	r0, {r0, r2, r4, r8, sl, fp, ip, sp, lr, pc}
    54fc:	tstcs	r2, r4, lsr #20
    5500:	ldrbtmi	r3, [sl], #-4
    5504:	stc2l	7, cr15, [r6, #-1012]!	; 0xfffffc0c
    5508:	bmi	8ab510 <sg_chk_n_print3@plt+0x8aa5ec>
    550c:	andcc	r2, r6, r2, lsl #2
    5510:			; <UNDEFINED> instruction: 0xf7fd447a
    5514:	blmi	844a98 <sg_chk_n_print3@plt+0x843b74>
    5518:			; <UNDEFINED> instruction: 0xf893447b
    551c:	tstlt	r2, r0, asr r2
    5520:	subscc	pc, r1, #9633792	; 0x930000
    5524:	andcs	fp, sl, fp, lsl fp
    5528:	stc	7, cr15, [ip], #1004	; 0x3ec
    552c:	blmi	557da0 <sg_chk_n_print3@plt+0x556e7c>
    5530:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
    5534:	blls	5f5a4 <sg_chk_n_print3@plt+0x5e680>
    5538:	tstle	pc, sl, asr r0	; <UNPREDICTABLE>
    553c:	andlt	r4, r2, r0, lsr #12
    5540:	ldmdbmi	r7, {r4, r5, r6, r8, sl, fp, ip, sp, pc}
    5544:	andcs	r4, r1, sl, lsr #12
    5548:			; <UNDEFINED> instruction: 0xf7fb4479
    554c:	strb	lr, [r4, sl, lsr #25]
    5550:			; <UNDEFINED> instruction: 0xf7fe4630
    5554:	ldmdbmi	r3, {r0, r1, r2, r3, r4, r8, r9, fp, ip, sp, lr, pc}
    5558:	ldrbtmi	r6, [r9], #-2099	; 0xfffff7cd
    555c:	andcs	r4, r1, r2, lsl #12
    5560:	ldc	7, cr15, [lr], {251}	; 0xfb
    5564:	ldrbtmi	r4, [r8], #-2064	; 0xfffff7f0
    5568:	ldc	7, cr15, [r6], #-1004	; 0xfffffc14
    556c:	stmdbmi	pc, {r0, r2, r3, r4, r5, r7, r8, r9, sl, sp, lr, pc}	; <UNPREDICTABLE>
    5570:	ldrbtmi	r4, [r9], #-1584	; 0xfffff9d0
    5574:	blx	1643576 <sg_chk_n_print3@plt+0x1642652>
    5578:	ldrb	r4, [r7, r4, lsl #12]
    557c:	bl	ffdc3570 <sg_chk_n_print3@plt+0xffdc264c>
    5580:	andeq	r6, r1, r8, asr sl
    5584:	andeq	r0, r0, r4, asr #1
    5588:	andeq	r6, r1, r0, ror pc
    558c:	andeq	r4, r0, r0, lsr #15
    5590:	andeq	r4, r0, lr, lsr #15
    5594:			; <UNDEFINED> instruction: 0x000047bc
    5598:	andeq	r6, r1, r4, lsr pc
    559c:	andeq	r6, r1, r4, ror #19
    55a0:	andeq	r4, r0, ip
    55a4:	strdeq	r3, [r0], -lr
    55a8:	andeq	r4, r0, r2, ror #19
    55ac:	muleq	r4, r2, r1
    55b0:	addlt	fp, r2, r0, ror r5
    55b4:	strmi	r4, [sp], -lr, asr #24
    55b8:	strbtmi	r4, [sl], -lr, asr #22
    55bc:	tstcs	sl, ip, ror r4
    55c0:	stmiapl	r3!, {r1, r2, r9, sl, lr}^
    55c4:	movwls	r6, #6171	; 0x181b
    55c8:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
    55cc:	mrc2	7, 1, pc, cr0, cr14, {7}
    55d0:	stmdacs	r0, {r2, r9, sl, lr}
    55d4:	stmdavc	fp!, {r0, r5, r6, r8, ip, lr, pc}
    55d8:	cmnle	r9, r0, lsl #22
    55dc:	ldrbtmi	r4, [fp], #-2886	; 0xfffff4ba
    55e0:	subscs	pc, r0, #9633792	; 0x930000
    55e4:	subscc	pc, r1, #9633792	; 0x930000
    55e8:	rsble	r4, r8, r3, lsl r3
    55ec:	movwcs	r9, #10240	; 0x2800
    55f0:	andcs	r4, r1, #1081344	; 0x108000
    55f4:	ldrbtmi	r4, [r9], #-1048	; 0xfffffbe8
    55f8:	ldc2	7, cr15, [r4], {253}	; 0xfd
    55fc:	stmdbmi	r0, {fp, ip, pc}^
    5600:	ldrmi	r2, [sl], -r1, lsl #6
    5604:	ldrbtmi	r3, [r9], #-2
    5608:	stc2	7, cr15, [ip], {253}	; 0xfd
    560c:	ldmdbmi	sp!, {fp, ip, pc}
    5610:	andcc	r2, r8, r0, lsl #6
    5614:	ldrbtmi	r2, [r9], #-527	; 0xfffffdf1
    5618:	stc2	7, cr15, [r4], {253}	; 0xfd
    561c:	bmi	eab624 <sg_chk_n_print3@plt+0xeaa700>
    5620:	andcc	r2, r9, r1, lsl #2
    5624:			; <UNDEFINED> instruction: 0xf7fd447a
    5628:	stmdals	r0, {r0, r2, r4, r6, r7, sl, fp, ip, sp, lr, pc}
    562c:	movwcs	r4, #2359	; 0x937
    5630:	andcs	r3, pc, #10
    5634:			; <UNDEFINED> instruction: 0xf7fd4479
    5638:	stmdals	r0, {r0, r2, r4, r5, r6, sl, fp, ip, sp, lr, pc}
    563c:	tstcs	r1, r4, lsr sl
    5640:	ldrbtmi	r3, [sl], #-11
    5644:	stc2l	7, cr15, [r6], {253}	; 0xfd
    5648:	ldmdbmi	r2!, {fp, ip, pc}
    564c:	andcc	r2, ip, r0, lsl #6
    5650:	ldrbtmi	r2, [r9], #-527	; 0xfffffdf1
    5654:	stc2l	7, cr15, [r6], #-1012	; 0xfffffc0c
    5658:	bmi	beb660 <sg_chk_n_print3@plt+0xbea73c>
    565c:	andcc	r2, sp, r1, lsl #2
    5660:			; <UNDEFINED> instruction: 0xf7fd447a
    5664:	stmdals	r0, {r0, r1, r2, r4, r5, r7, sl, fp, ip, sp, lr, pc}
    5668:	movwcs	r4, #2348	; 0x92c
    566c:	andcs	r3, pc, #14
    5670:			; <UNDEFINED> instruction: 0xf7fd4479
    5674:	stmdals	r0, {r0, r1, r2, r4, r6, sl, fp, ip, sp, lr, pc}
    5678:	tstcs	r1, r9, lsr #20
    567c:	ldrbtmi	r3, [sl], #-15
    5680:	stc2	7, cr15, [r8], #1012	; 0x3f4
    5684:	ldrbtmi	r4, [fp], #-2855	; 0xfffff4d9
    5688:	subscs	pc, r0, #9633792	; 0x930000
    568c:			; <UNDEFINED> instruction: 0xf893b112
    5690:	bllt	6d1fdc <sg_chk_n_print3@plt+0x6d10b8>
    5694:			; <UNDEFINED> instruction: 0xf7fb200a
    5698:	bmi	900678 <sg_chk_n_print3@plt+0x8ff754>
    569c:	ldrbtmi	r4, [sl], #-2837	; 0xfffff4eb
    56a0:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
    56a4:	subsmi	r9, sl, r1, lsl #22
    56a8:			; <UNDEFINED> instruction: 0x4620d11f
    56ac:	ldcllt	0, cr11, [r0, #-8]!
    56b0:			; <UNDEFINED> instruction: 0x462a491e
    56b4:	ldrbtmi	r2, [r9], #-1
    56b8:	bl	ffcc36ac <sg_chk_n_print3@plt+0xffcc2788>
    56bc:	ldrtmi	lr, [r0], -lr, lsl #15
    56c0:	blx	1a436c0 <sg_chk_n_print3@plt+0x1a4279c>
    56c4:	ldmdavs	r3!, {r1, r3, r4, r8, fp, lr}
    56c8:			; <UNDEFINED> instruction: 0x46024479
    56cc:			; <UNDEFINED> instruction: 0xf7fb2001
    56d0:	ldmdami	r8, {r3, r5, r6, r7, r8, r9, fp, sp, lr, pc}
    56d4:			; <UNDEFINED> instruction: 0xf7fb4478
    56d8:	str	lr, [r7, r0, lsl #23]
    56dc:			; <UNDEFINED> instruction: 0x46304916
    56e0:			; <UNDEFINED> instruction: 0xf7fe4479
    56e4:	strmi	pc, [r4], -r1, lsr #21
    56e8:			; <UNDEFINED> instruction: 0xf7fbe7d7
    56ec:	svclt	0x0000eb40
    56f0:	andeq	r6, r1, r8, asr r9
    56f4:	andeq	r0, r0, r4, asr #1
    56f8:	andeq	r6, r1, lr, ror #28
    56fc:	strdeq	r4, [r0], -r2
    5700:	andeq	r4, r0, sl, ror #13
    5704:	andeq	r4, r0, r2, ror #13
    5708:	strdeq	r4, [r0], -r4	; <UNPREDICTABLE>
    570c:	strdeq	r4, [r0], -ip
    5710:	andeq	r4, r0, lr, lsl #14
    5714:	andeq	r4, r0, r6, lsl r7
    5718:	andeq	r4, r0, r8, lsr #14
    571c:	andeq	r4, r0, r0, lsr r7
    5720:	andeq	r4, r0, r2, asr #14
    5724:	andeq	r6, r1, r6, asr #27
    5728:	andeq	r6, r1, r6, ror r8
    572c:	muleq	r0, lr, lr
    5730:	muleq	r0, r0, lr
    5734:	andeq	r4, r0, r8, ror r8
    5738:	andeq	r7, r4, r4, lsr #32
    573c:	addlt	fp, r2, r0, ror r5
    5740:			; <UNDEFINED> instruction: 0x460d4c52
    5744:			; <UNDEFINED> instruction: 0x466a4b52
    5748:	tstcs	ip, ip, ror r4
    574c:	stmiapl	r3!, {r1, r2, r9, sl, lr}^
    5750:	movwls	r6, #6171	; 0x181b
    5754:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
    5758:	stc2l	7, cr15, [sl, #-1016]!	; 0xfffffc08
    575c:	stmdacs	r0, {r2, r9, sl, lr}
    5760:	stmdavc	fp!, {r0, r3, r5, r6, r8, ip, lr, pc}
    5764:	cmnle	r1, r0, lsl #22
    5768:	ldrbtmi	r4, [fp], #-2890	; 0xfffff4b6
    576c:	subscs	pc, r0, #9633792	; 0x930000
    5770:	subscc	pc, r1, #9633792	; 0x930000
    5774:	rsbsle	r4, r0, r3, lsl r3
    5778:	tstcs	r2, r0, lsl #16
    577c:	strmi	r4, [r8], #-2630	; 0xfffff5ba
    5780:			; <UNDEFINED> instruction: 0xf7fd447a
    5784:	stmdals	r0, {r0, r1, r2, r5, sl, fp, ip, sp, lr, pc}
    5788:	tstcs	r2, r4, asr #20
    578c:	ldrbtmi	r3, [sl], #-4
    5790:	stc2	7, cr15, [r0], #-1012	; 0xfffffc0c
    5794:	bmi	10ab79c <sg_chk_n_print3@plt+0x10aa878>
    5798:	andcc	r2, r6, r2, lsl #2
    579c:			; <UNDEFINED> instruction: 0xf7fd447a
    57a0:	stmdals	r0, {r0, r3, r4, sl, fp, ip, sp, lr, pc}
    57a4:	tstcs	r2, pc, lsr sl
    57a8:	ldrbtmi	r3, [sl], #-8
    57ac:	ldc2	7, cr15, [r2], {253}	; 0xfd
    57b0:	bmi	f6b7b8 <sg_chk_n_print3@plt+0xf6a894>
    57b4:	andcc	r2, sl, r2, lsl #2
    57b8:			; <UNDEFINED> instruction: 0xf7fd447a
    57bc:	stmdals	r0, {r0, r1, r3, sl, fp, ip, sp, lr, pc}
    57c0:	tstcs	r2, sl, lsr sl
    57c4:	ldrbtmi	r3, [sl], #-12
    57c8:	stc2	7, cr15, [r4], {253}	; 0xfd
    57cc:	bmi	e2b7d4 <sg_chk_n_print3@plt+0xe2a8b0>
    57d0:	andcc	r2, lr, r2, lsl #2
    57d4:			; <UNDEFINED> instruction: 0xf7fd447a
    57d8:	stmdals	r0, {r0, r2, r3, r4, r5, r6, r7, r8, r9, fp, ip, sp, lr, pc}
    57dc:	tstcs	r2, r5, lsr sl
    57e0:	ldrbtmi	r3, [sl], #-16
    57e4:	blx	ffdc37e2 <sg_chk_n_print3@plt+0xffdc28be>
    57e8:	bmi	ceb7f0 <sg_chk_n_print3@plt+0xcea8cc>
    57ec:	andscc	r2, r2, r2, lsl #2
    57f0:			; <UNDEFINED> instruction: 0xf7fd447a
    57f4:	stmdals	r0, {r0, r1, r2, r3, r5, r6, r7, r8, r9, fp, ip, sp, lr, pc}
    57f8:	tstcs	r2, r0, lsr sl
    57fc:	ldrbtmi	r3, [sl], #-20	; 0xffffffec
    5800:	blx	ffa437fe <sg_chk_n_print3@plt+0xffa428da>
    5804:	bmi	bab80c <sg_chk_n_print3@plt+0xbaa8e8>
    5808:	andscc	r2, r6, r2, lsl #2
    580c:			; <UNDEFINED> instruction: 0xf7fd447a
    5810:	stmdals	r0, {r0, r5, r6, r7, r8, r9, fp, ip, sp, lr, pc}
    5814:	tstcs	r2, fp, lsr #20
    5818:	ldrbtmi	r3, [sl], #-24	; 0xffffffe8
    581c:	blx	ff6c381a <sg_chk_n_print3@plt+0xff6c28f6>
    5820:	ldrbtmi	r4, [fp], #-2857	; 0xfffff4d7
    5824:	subscs	pc, r0, #9633792	; 0x930000
    5828:			; <UNDEFINED> instruction: 0xf893b112
    582c:	bllt	6d2178 <sg_chk_n_print3@plt+0x6d1254>
    5830:			; <UNDEFINED> instruction: 0xf7fb200a
    5834:	bmi	9804dc <sg_chk_n_print3@plt+0x97f5b8>
    5838:	ldrbtmi	r4, [sl], #-2837	; 0xfffff4eb
    583c:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
    5840:	subsmi	r9, sl, r1, lsl #22
    5844:			; <UNDEFINED> instruction: 0x4620d11f
    5848:	ldcllt	0, cr11, [r0, #-8]!
    584c:	strtmi	r4, [sl], -r0, lsr #18
    5850:	ldrbtmi	r2, [r9], #-1
    5854:	bl	943848 <sg_chk_n_print3@plt+0x942924>
    5858:	ldrtmi	lr, [r0], -r6, lsl #15
    585c:			; <UNDEFINED> instruction: 0xf99af7fe
    5860:	ldmdavs	r3!, {r2, r3, r4, r8, fp, lr}
    5864:			; <UNDEFINED> instruction: 0x46024479
    5868:			; <UNDEFINED> instruction: 0xf7fb2001
    586c:	ldmdami	sl, {r1, r3, r4, r8, r9, fp, sp, lr, pc}
    5870:			; <UNDEFINED> instruction: 0xf7fb4478
    5874:			; <UNDEFINED> instruction: 0xe77feab2
    5878:			; <UNDEFINED> instruction: 0x46304918
    587c:			; <UNDEFINED> instruction: 0xf7fe4479
    5880:			; <UNDEFINED> instruction: 0x4604f9d3
    5884:			; <UNDEFINED> instruction: 0xf7fbe7d7
    5888:	svclt	0x0000ea72
    588c:	andeq	r6, r1, ip, asr #15
    5890:	andeq	r0, r0, r4, asr #1
    5894:	andeq	r6, r1, r2, ror #25
    5898:	andeq	r4, r0, r8, asr r6
    589c:	andeq	r4, r0, sl, asr r6
    58a0:	andeq	r4, r0, r8, asr r6
    58a4:	andeq	r4, r0, lr, asr r6
    58a8:	andeq	r4, r0, r0, ror #12
    58ac:	andeq	r4, r0, lr, ror #12
    58b0:	andeq	r4, r0, ip, ror r6
    58b4:	andeq	r4, r0, lr, ror r6
    58b8:	andeq	r4, r0, ip, lsl #13
    58bc:	muleq	r0, sl, r6
    58c0:	andeq	r4, r0, r0, lsr #13
    58c4:	andeq	r4, r0, r2, lsr #13
    58c8:	andeq	r6, r1, sl, lsr #24
    58cc:	ldrdeq	r6, [r1], -sl
    58d0:	andeq	r3, r0, r2, lsl #26
    58d4:	strdeq	r3, [r0], -r4
    58d8:	andeq	r5, r0, r8, asr #3
    58dc:	andeq	r6, r4, r8, lsl #29
    58e0:	addlt	fp, r2, r0, ror r5
    58e4:			; <UNDEFINED> instruction: 0x460d4c3f
    58e8:			; <UNDEFINED> instruction: 0x466a4b3f
    58ec:	tstcs	r6, ip, ror r4
    58f0:	stmiapl	r3!, {r1, r2, r9, sl, lr}^
    58f4:	movwls	r6, #6171	; 0x181b
    58f8:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
    58fc:	ldc2	7, cr15, [r8], {254}	; 0xfe
    5900:	stmdacs	r0, {r2, r9, sl, lr}
    5904:	stmdavc	fp!, {r0, r1, r6, r8, ip, lr, pc}
    5908:	cmple	fp, r0, lsl #22
    590c:	ldrbtmi	r4, [fp], #-2871	; 0xfffff4c9
    5910:	subscs	pc, r0, #9633792	; 0x930000
    5914:	subscc	pc, r1, #9633792	; 0x930000
    5918:	suble	r4, sl, r3, lsl r3
    591c:	movwcs	r9, #14336	; 0x3800
    5920:	andcs	r4, r1, #835584	; 0xcc000
    5924:	ldrbtmi	r3, [r9], #-4
    5928:	blx	fff43924 <sg_chk_n_print3@plt+0xfff42a00>
    592c:	ldmdbmi	r1!, {fp, ip, pc}
    5930:	andcc	r2, r4, r2, lsl #6
    5934:	ldrbtmi	r2, [r9], #-513	; 0xfffffdff
    5938:	blx	ffd43934 <sg_chk_n_print3@plt+0xffd42a10>
    593c:	stmdbmi	lr!, {fp, ip, pc}
    5940:	ldrmi	r2, [sl], -r1, lsl #6
    5944:	ldrbtmi	r3, [r9], #-4
    5948:	blx	ffb43944 <sg_chk_n_print3@plt+0xffb42a20>
    594c:	stmdbmi	fp!, {fp, ip, pc}
    5950:	andcc	r2, r4, r0, lsl #6
    5954:	ldrbtmi	r2, [r9], #-513	; 0xfffffdff
    5958:	blx	ff943954 <sg_chk_n_print3@plt+0xff942a30>
    595c:	bmi	a2b964 <sg_chk_n_print3@plt+0xa2aa40>
    5960:	andcc	r2, r6, r2, lsl #2
    5964:			; <UNDEFINED> instruction: 0xf7fd447a
    5968:	stmdals	r0, {r0, r2, r4, r5, r8, r9, fp, ip, sp, lr, pc}
    596c:	tstcs	r2, r5, lsr #20
    5970:	ldrbtmi	r3, [sl], #-8
    5974:	blx	bc3972 <sg_chk_n_print3@plt+0xbc2a4e>
    5978:	ldrbtmi	r4, [fp], #-2851	; 0xfffff4dd
    597c:	subscs	pc, r0, #9633792	; 0x930000
    5980:			; <UNDEFINED> instruction: 0xf893b112
    5984:	bllt	6d22d0 <sg_chk_n_print3@plt+0x6d13ac>
    5988:			; <UNDEFINED> instruction: 0xf7fb200a
    598c:	bmi	800384 <sg_chk_n_print3@plt+0x7ff460>
    5990:	ldrbtmi	r4, [sl], #-2837	; 0xfffff4eb
    5994:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
    5998:	subsmi	r9, sl, r1, lsl #22
    599c:			; <UNDEFINED> instruction: 0x4620d11f
    59a0:	ldcllt	0, cr11, [r0, #-8]!
    59a4:			; <UNDEFINED> instruction: 0x462a491a
    59a8:	ldrbtmi	r2, [r9], #-1
    59ac:	b	1e439a0 <sg_chk_n_print3@plt+0x1e42a7c>
    59b0:	ldrtmi	lr, [r0], -ip, lsr #15
    59b4:			; <UNDEFINED> instruction: 0xf8eef7fe
    59b8:	ldmdavs	r3!, {r1, r2, r4, r8, fp, lr}
    59bc:			; <UNDEFINED> instruction: 0x46024479
    59c0:			; <UNDEFINED> instruction: 0xf7fb2001
    59c4:	ldmdami	r4, {r1, r2, r3, r5, r6, r9, fp, sp, lr, pc}
    59c8:			; <UNDEFINED> instruction: 0xf7fb4478
    59cc:	str	lr, [r5, r6, lsl #20]!
    59d0:			; <UNDEFINED> instruction: 0x46304912
    59d4:			; <UNDEFINED> instruction: 0xf7fe4479
    59d8:	strmi	pc, [r4], -r7, lsr #18
    59dc:			; <UNDEFINED> instruction: 0xf7fbe7d7
    59e0:	svclt	0x0000e9c6
    59e4:	andeq	r6, r1, r8, lsr #12
    59e8:	andeq	r0, r0, r4, asr #1
    59ec:	andeq	r6, r1, lr, lsr fp
    59f0:			; <UNDEFINED> instruction: 0x000045b6
    59f4:			; <UNDEFINED> instruction: 0x000045b2
    59f8:	andeq	r4, r0, sl, lsr #11
    59fc:	andeq	r4, r0, r2, lsr #11
    5a00:	muleq	r0, ip, r5
    5a04:	andeq	r4, r0, sl, lsr #11
    5a08:	ldrdeq	r6, [r1], -r2
    5a0c:	andeq	r6, r1, r2, lsl #11
    5a10:	andeq	r3, r0, sl, lsr #23
    5a14:	muleq	r0, ip, fp
    5a18:	andeq	r3, r0, r0, asr #25
    5a1c:	andeq	r6, r4, r0, lsr sp
    5a20:	addlt	fp, r2, r0, ror r5
    5a24:	strmi	r4, [sp], -fp, ror #25
    5a28:	strbtmi	r4, [sl], -fp, ror #23
    5a2c:	teqcs	r1, ip, ror r4
    5a30:	stmiapl	r3!, {r1, r2, r9, sl, lr}^
    5a34:	movwls	r6, #6171	; 0x181b
    5a38:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
    5a3c:	blx	ffe43a3e <sg_chk_n_print3@plt+0xffe42b1a>
    5a40:	stmdacs	r0, {r2, r9, sl, lr}
    5a44:	orrshi	pc, fp, r0, asr #32
    5a48:	blcs	23afc <sg_chk_n_print3@plt+0x22bd8>
    5a4c:			; <UNDEFINED> instruction: 0x81a2f040
    5a50:	ldrbtmi	r4, [fp], #-3042	; 0xfffff41e
    5a54:	subscs	pc, r0, #9633792	; 0x930000
    5a58:	subscc	pc, r1, #9633792	; 0x930000
    5a5c:			; <UNDEFINED> instruction: 0xf0004313
    5a60:	stmdals	r0, {r5, r7, r8, pc}
    5a64:	ldmibmi	lr, {r0, r2, r8, r9, sp}^
    5a68:	andcc	r2, r2, r1, lsl #4
    5a6c:			; <UNDEFINED> instruction: 0xf7fd4479
    5a70:	stmdals	r0, {r0, r3, r4, r6, r9, fp, ip, sp, lr, pc}
    5a74:	movwcs	r4, #18907	; 0x49db
    5a78:	andcs	r3, r1, #2
    5a7c:			; <UNDEFINED> instruction: 0xf7fd4479
    5a80:	stmdals	r0, {r0, r4, r6, r9, fp, ip, sp, lr, pc}
    5a84:	movwcs	r4, #14808	; 0x39d8
    5a88:	andcs	r3, r1, #2
    5a8c:			; <UNDEFINED> instruction: 0xf7fd4479
    5a90:	stmdals	r0, {r0, r3, r6, r9, fp, ip, sp, lr, pc}
    5a94:	movwcs	r4, #10709	; 0x29d5
    5a98:	ldrmi	r2, [r8], #-513	; 0xfffffdff
    5a9c:			; <UNDEFINED> instruction: 0xf7fd4479
    5aa0:	stmdals	r0, {r0, r6, r9, fp, ip, sp, lr, pc}
    5aa4:	movwcs	r4, #6610	; 0x19d2
    5aa8:	andcc	r4, r2, sl, lsl r6
    5aac:			; <UNDEFINED> instruction: 0xf7fd4479
    5ab0:	stmdals	r0, {r0, r3, r4, r5, r9, fp, ip, sp, lr, pc}
    5ab4:	movwcs	r4, #2511	; 0x9cf
    5ab8:	andcs	r3, r1, #2
    5abc:			; <UNDEFINED> instruction: 0xf7fd4479
    5ac0:	stmdals	r0, {r0, r4, r5, r9, fp, ip, sp, lr, pc}
    5ac4:	movwcs	r4, #22988	; 0x59cc
    5ac8:	andcs	r3, r1, #3
    5acc:			; <UNDEFINED> instruction: 0xf7fd4479
    5ad0:	stmdals	r0, {r0, r3, r5, r9, fp, ip, sp, lr, pc}
    5ad4:	movwcs	r4, #18889	; 0x49c9
    5ad8:	andcs	r3, r1, #3
    5adc:			; <UNDEFINED> instruction: 0xf7fd4479
    5ae0:	stmdals	r0, {r0, r5, r9, fp, ip, sp, lr, pc}
    5ae4:	movwcs	r4, #14790	; 0x39c6
    5ae8:	ldrmi	r2, [r8], #-513	; 0xfffffdff
    5aec:			; <UNDEFINED> instruction: 0xf7fd4479
    5af0:	stmdals	r0, {r0, r3, r4, r9, fp, ip, sp, lr, pc}
    5af4:	movwcs	r4, #10691	; 0x29c3
    5af8:	andcs	r3, r1, #3
    5afc:			; <UNDEFINED> instruction: 0xf7fd4479
    5b00:	stmdals	r0, {r0, r4, r9, fp, ip, sp, lr, pc}
    5b04:	movwcs	r4, #6592	; 0x19c0
    5b08:	andcc	r4, r3, sl, lsl r6
    5b0c:			; <UNDEFINED> instruction: 0xf7fd4479
    5b10:	stmdals	r0, {r0, r3, r9, fp, ip, sp, lr, pc}
    5b14:	movwcs	r4, #2493	; 0x9bd
    5b18:	andcs	r3, r1, #3
    5b1c:			; <UNDEFINED> instruction: 0xf7fd4479
    5b20:	stmdals	r0, {r0, r9, fp, ip, sp, lr, pc}
    5b24:	movwcs	r4, #31162	; 0x79ba
    5b28:	andcs	r3, r1, #4
    5b2c:			; <UNDEFINED> instruction: 0xf7fd4479
    5b30:	stmdals	r0, {r0, r3, r4, r5, r6, r7, r8, fp, ip, sp, lr, pc}
    5b34:	movwcs	r4, #27063	; 0x69b7
    5b38:	andcs	r3, r1, #4
    5b3c:			; <UNDEFINED> instruction: 0xf7fd4479
    5b40:	stmdals	r0, {r0, r4, r5, r6, r7, r8, fp, ip, sp, lr, pc}
    5b44:	movwcs	r4, #22964	; 0x59b4
    5b48:	andcs	r3, r1, #4
    5b4c:			; <UNDEFINED> instruction: 0xf7fd4479
    5b50:	stmdals	r0, {r0, r3, r5, r6, r7, r8, fp, ip, sp, lr, pc}
    5b54:	movwcs	r4, #18865	; 0x49b1
    5b58:	ldrmi	r2, [r8], #-513	; 0xfffffdff
    5b5c:			; <UNDEFINED> instruction: 0xf7fd4479
    5b60:	stmdals	r0, {r0, r5, r6, r7, r8, fp, ip, sp, lr, pc}
    5b64:	movwcs	r4, #14766	; 0x39ae
    5b68:	andcs	r3, r1, #4
    5b6c:			; <UNDEFINED> instruction: 0xf7fd4479
    5b70:	stmdals	r0, {r0, r3, r4, r6, r7, r8, fp, ip, sp, lr, pc}
    5b74:	movwcs	r4, #10667	; 0x29ab
    5b78:	andcs	r3, r1, #4
    5b7c:			; <UNDEFINED> instruction: 0xf7fd4479
    5b80:	stmdals	r0, {r0, r4, r6, r7, r8, fp, ip, sp, lr, pc}
    5b84:	movwcs	r4, #6568	; 0x19a8
    5b88:	andcc	r4, r4, sl, lsl r6
    5b8c:			; <UNDEFINED> instruction: 0xf7fd4479
    5b90:	stmdals	r0, {r0, r3, r6, r7, r8, fp, ip, sp, lr, pc}
    5b94:	movwcs	r4, #2469	; 0x9a5
    5b98:	andcs	r3, r1, #4
    5b9c:			; <UNDEFINED> instruction: 0xf7fd4479
    5ba0:	stmdals	r0, {r0, r6, r7, r8, fp, ip, sp, lr, pc}
    5ba4:	movwcs	r4, #31138	; 0x79a2
    5ba8:	andcs	r3, r1, #5
    5bac:			; <UNDEFINED> instruction: 0xf7fd4479
    5bb0:	stmdals	r0, {r0, r3, r4, r5, r7, r8, fp, ip, sp, lr, pc}
    5bb4:	movwcs	r4, #27039	; 0x699f
    5bb8:	andcs	r3, r1, #5
    5bbc:			; <UNDEFINED> instruction: 0xf7fd4479
    5bc0:	stmdals	r0, {r0, r4, r5, r7, r8, fp, ip, sp, lr, pc}
    5bc4:	movwcs	r4, #22940	; 0x599c
    5bc8:	ldrmi	r2, [r8], #-513	; 0xfffffdff
    5bcc:			; <UNDEFINED> instruction: 0xf7fd4479
    5bd0:	stmdals	r0, {r0, r3, r5, r7, r8, fp, ip, sp, lr, pc}
    5bd4:	movwcs	r4, #18841	; 0x4999
    5bd8:	andcs	r3, r1, #5
    5bdc:			; <UNDEFINED> instruction: 0xf7fd4479
    5be0:	stmdals	r0, {r0, r5, r7, r8, fp, ip, sp, lr, pc}
    5be4:	movwcs	r4, #14742	; 0x3996
    5be8:	andcs	r3, r1, #5
    5bec:			; <UNDEFINED> instruction: 0xf7fd4479
    5bf0:	stmdals	r0, {r0, r3, r4, r7, r8, fp, ip, sp, lr, pc}
    5bf4:	movwcs	r4, #10643	; 0x2993
    5bf8:	andcs	r3, r1, #5
    5bfc:			; <UNDEFINED> instruction: 0xf7fd4479
    5c00:	stmdals	r0, {r0, r4, r7, r8, fp, ip, sp, lr, pc}
    5c04:	movwcs	r4, #6544	; 0x1990
    5c08:	andcc	r4, r5, sl, lsl r6
    5c0c:			; <UNDEFINED> instruction: 0xf7fd4479
    5c10:	stmdals	r0, {r0, r3, r7, r8, fp, ip, sp, lr, pc}
    5c14:	movwcs	r4, #2445	; 0x98d
    5c18:	andcs	r3, r1, #5
    5c1c:			; <UNDEFINED> instruction: 0xf7fd4479
    5c20:	stmdals	r0, {r0, r7, r8, fp, ip, sp, lr, pc}
    5c24:	movwcs	r4, #22922	; 0x598a
    5c28:	andcs	r3, r7, #6
    5c2c:			; <UNDEFINED> instruction: 0xf7fd4479
    5c30:	stmdals	r0, {r0, r3, r4, r5, r6, r8, fp, ip, sp, lr, pc}
    5c34:	movwcs	r4, #14727	; 0x3987
    5c38:	andcs	r3, r1, #6
    5c3c:			; <UNDEFINED> instruction: 0xf7fd4479
    5c40:	stmdals	r0, {r0, r4, r5, r6, r8, fp, ip, sp, lr, pc}
    5c44:	movwcs	r4, #10628	; 0x2984
    5c48:	andcs	r3, r1, #6
    5c4c:			; <UNDEFINED> instruction: 0xf7fd4479
    5c50:	stmdals	r0, {r0, r3, r5, r6, r8, fp, ip, sp, lr, pc}
    5c54:	movwcs	r4, #6529	; 0x1981
    5c58:	andcc	r4, r6, sl, lsl r6
    5c5c:			; <UNDEFINED> instruction: 0xf7fd4479
    5c60:	stmdals	r0, {r0, r5, r6, r8, fp, ip, sp, lr, pc}
    5c64:	movwcs	r4, #2430	; 0x97e
    5c68:	andcs	r3, r1, #6
    5c6c:			; <UNDEFINED> instruction: 0xf7fd4479
    5c70:	stmdals	r0, {r0, r3, r4, r6, r8, fp, ip, sp, lr, pc}
    5c74:	movwcs	r4, #22907	; 0x597b
    5c78:	andcs	r3, r1, #7
    5c7c:			; <UNDEFINED> instruction: 0xf7fd4479
    5c80:	stmdals	r0, {r0, r4, r6, r8, fp, ip, sp, lr, pc}
    5c84:	movwcs	r4, #18808	; 0x4978
    5c88:	andcs	r3, r1, #7
    5c8c:			; <UNDEFINED> instruction: 0xf7fd4479
    5c90:	stmdals	r0, {r0, r3, r6, r8, fp, ip, sp, lr, pc}
    5c94:	movwcs	r4, #14709	; 0x3975
    5c98:	andcs	r3, r1, #7
    5c9c:			; <UNDEFINED> instruction: 0xf7fd4479
    5ca0:	stmdals	r0, {r0, r6, r8, fp, ip, sp, lr, pc}
    5ca4:	movwcs	r4, #10610	; 0x2972
    5ca8:	andcs	r3, r1, #7
    5cac:			; <UNDEFINED> instruction: 0xf7fd4479
    5cb0:	stmdals	r0, {r0, r3, r4, r5, r8, fp, ip, sp, lr, pc}
    5cb4:	movwcs	r4, #6511	; 0x196f
    5cb8:	andcc	r4, r7, sl, lsl r6
    5cbc:			; <UNDEFINED> instruction: 0xf7fd4479
    5cc0:	stmdals	r0, {r0, r4, r5, r8, fp, ip, sp, lr, pc}
    5cc4:	movwcs	r4, #2412	; 0x96c
    5cc8:	andcs	r3, r1, #7
    5ccc:			; <UNDEFINED> instruction: 0xf7fd4479
    5cd0:	stmdals	r0, {r0, r3, r5, r8, fp, ip, sp, lr, pc}
    5cd4:	tstcs	r2, r9, ror #20
    5cd8:	ldrbtmi	r3, [sl], #-10
    5cdc:			; <UNDEFINED> instruction: 0xf97af7fd
    5ce0:	bmi	19ebce8 <sg_chk_n_print3@plt+0x19eadc4>
    5ce4:	andcc	r2, ip, r2, lsl #2
    5ce8:			; <UNDEFINED> instruction: 0xf7fd447a
    5cec:	stmdals	r0, {r0, r1, r4, r5, r6, r8, fp, ip, sp, lr, pc}
    5cf0:	movwcs	r4, #18788	; 0x4964
    5cf4:	andcs	r3, r3, #17
    5cf8:			; <UNDEFINED> instruction: 0xf7fd4479
    5cfc:	stmdals	r0, {r0, r1, r4, r8, fp, ip, sp, lr, pc}
    5d00:	movwcs	r4, #14689	; 0x3961
    5d04:	andcs	r3, r1, #17
    5d08:			; <UNDEFINED> instruction: 0xf7fd4479
    5d0c:	stmdals	r0, {r0, r1, r3, r8, fp, ip, sp, lr, pc}
    5d10:	movwcs	r4, #10590	; 0x295e
    5d14:	andcs	r3, r1, #17
    5d18:			; <UNDEFINED> instruction: 0xf7fd4479
    5d1c:	stmdals	r0, {r0, r1, r8, fp, ip, sp, lr, pc}
    5d20:	movwcs	r4, #6491	; 0x195b
    5d24:	andscc	r4, r1, sl, lsl r6
    5d28:			; <UNDEFINED> instruction: 0xf7fd4479
    5d2c:	stmdals	r0, {r0, r1, r3, r4, r5, r6, r7, fp, ip, sp, lr, pc}
    5d30:	tstcs	r2, r8, asr sl
    5d34:	ldrbtmi	r3, [sl], #-22	; 0xffffffea
    5d38:			; <UNDEFINED> instruction: 0xf94cf7fd
    5d3c:	ldmdbmi	r6, {fp, ip, pc}^
    5d40:	andscc	r2, fp, r0, lsl #6
    5d44:	ldrbtmi	r2, [r9], #-515	; 0xfffffdfd
    5d48:			; <UNDEFINED> instruction: 0xf8ecf7fd
    5d4c:	bmi	14ebd54 <sg_chk_n_print3@plt+0x14eae30>
    5d50:	andscc	r2, ip, r2, lsl #2
    5d54:			; <UNDEFINED> instruction: 0xf7fd447a
    5d58:	stmdals	r0, {r0, r2, r3, r4, r5, r8, fp, ip, sp, lr, pc}
    5d5c:	tstcs	r2, r0, asr sl
    5d60:	ldrbtmi	r3, [sl], #-30	; 0xffffffe2
    5d64:			; <UNDEFINED> instruction: 0xf936f7fd
    5d68:	ldrbtmi	r4, [fp], #-2894	; 0xfffff4b2
    5d6c:	subscs	pc, r0, #9633792	; 0x930000
    5d70:			; <UNDEFINED> instruction: 0xf893b112
    5d74:	bllt	6d26c0 <sg_chk_n_print3@plt+0x6d179c>
    5d78:			; <UNDEFINED> instruction: 0xf7fb200a
    5d7c:	bmi	12bff94 <sg_chk_n_print3@plt+0x12bf070>
    5d80:	ldrbtmi	r4, [sl], #-2837	; 0xfffff4eb
    5d84:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
    5d88:	subsmi	r9, sl, r1, lsl #22
    5d8c:			; <UNDEFINED> instruction: 0x4620d11f
    5d90:	ldcllt	0, cr11, [r0, #-8]!
    5d94:	strtmi	r4, [sl], -r5, asr #18
    5d98:	ldrbtmi	r2, [r9], #-1
    5d9c:	stm	r0, {r0, r1, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    5da0:			; <UNDEFINED> instruction: 0x4630e656
    5da4:	mrc2	7, 7, pc, cr6, cr13, {7}
    5da8:	ldmdavs	r3!, {r0, r6, r8, fp, lr}
    5dac:			; <UNDEFINED> instruction: 0x46024479
    5db0:			; <UNDEFINED> instruction: 0xf7fb2001
    5db4:	ldmdami	pc!, {r1, r2, r4, r5, r6, fp, sp, lr, pc}	; <UNPREDICTABLE>
    5db8:			; <UNDEFINED> instruction: 0xf7fb4478
    5dbc:	ldrb	lr, [r0], -lr, lsl #16
    5dc0:			; <UNDEFINED> instruction: 0x4630493d
    5dc4:			; <UNDEFINED> instruction: 0xf7fd4479
    5dc8:	strmi	pc, [r4], -pc, lsr #30
    5dcc:			; <UNDEFINED> instruction: 0xf7fae7d7
    5dd0:	svclt	0x0000efce
    5dd4:	andeq	r6, r1, r8, ror #9
    5dd8:	andeq	r0, r0, r4, asr #1
    5ddc:	strdeq	r6, [r1], -sl
    5de0:	andeq	r4, r0, r4, lsl #10
    5de4:	andeq	r4, r0, r4, lsl #10
    5de8:	andeq	r4, r0, r0, lsl #10
    5dec:	andeq	r4, r0, r0, lsl #10
    5df0:	strdeq	r4, [r0], -ip
    5df4:	strdeq	r4, [r0], -r8
    5df8:	strdeq	r4, [r0], -r4	; <UNPREDICTABLE>
    5dfc:	strdeq	r4, [r0], -r4	; <UNPREDICTABLE>
    5e00:	strdeq	r4, [r0], -r0
    5e04:	andeq	r4, r0, r0, ror r0
    5e08:	andeq	r4, r0, r0, ror #9
    5e0c:	ldrdeq	r4, [r0], -ip
    5e10:	ldrdeq	r4, [r0], -r8
    5e14:	andeq	r4, r0, r8, asr #32
    5e18:			; <UNDEFINED> instruction: 0x000044bc
    5e1c:			; <UNDEFINED> instruction: 0x000044bc
    5e20:			; <UNDEFINED> instruction: 0x000044bc
    5e24:	andeq	r4, r0, r0, asr #9
    5e28:	andeq	r4, r0, r4, asr #9
    5e2c:	andeq	r4, r0, r0, asr #9
    5e30:			; <UNDEFINED> instruction: 0x000044bc
    5e34:			; <UNDEFINED> instruction: 0x000044bc
    5e38:			; <UNDEFINED> instruction: 0x000044b0
    5e3c:	andeq	r4, r0, r8, lsr #9
    5e40:			; <UNDEFINED> instruction: 0x000044b0
    5e44:	andeq	r4, r0, r0, asr #9
    5e48:	andeq	r4, r0, r0, asr #9
    5e4c:	andeq	r4, r0, ip, asr #9
    5e50:	ldrdeq	r4, [r0], -r8
    5e54:	andeq	r4, r0, r0, ror #9
    5e58:	strdeq	r4, [r0], -r0
    5e5c:	strdeq	r4, [r0], -r0
    5e60:	andeq	r4, r0, ip, ror #9
    5e64:	andeq	r4, r0, r4, ror #9
    5e68:	andeq	r4, r0, r4, ror #9
    5e6c:	andeq	r4, r0, r8, ror #9
    5e70:	andeq	r4, r0, ip, ror #9
    5e74:	strdeq	r4, [r0], -ip
    5e78:	andeq	r4, r0, r4, lsl #10
    5e7c:	andeq	r4, r0, lr, lsl #10
    5e80:	andeq	r4, r0, r4, lsr #10
    5e84:	andeq	r3, r0, ip, lsl #30
    5e88:	andeq	r4, r0, ip, lsl r5
    5e8c:	andeq	r4, r0, r4, lsl r5
    5e90:	andeq	r4, r0, r8, lsl #10
    5e94:	andeq	r4, r0, r2, lsl #10
    5e98:	andeq	r4, r0, r6, lsl r5
    5e9c:	andeq	r4, r0, r4, lsr #10
    5ea0:	andeq	r4, r0, r6, lsr r5
    5ea4:	andeq	r6, r1, r2, ror #13
    5ea8:	muleq	r1, r2, r1
    5eac:			; <UNDEFINED> instruction: 0x000037ba
    5eb0:	andeq	r3, r0, ip, lsr #15
    5eb4:	andeq	r4, r0, r0, lsl #3
    5eb8:	andeq	r6, r4, r0, asr #18
    5ebc:	addlt	fp, r2, r0, ror r5
    5ec0:			; <UNDEFINED> instruction: 0x460d4c5e
    5ec4:			; <UNDEFINED> instruction: 0x466a4b5e
    5ec8:	tstcs	lr, ip, ror r4
    5ecc:	stmiapl	r3!, {r1, r2, r9, sl, lr}^
    5ed0:	movwls	r6, #6171	; 0x181b
    5ed4:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
    5ed8:			; <UNDEFINED> instruction: 0xf9aaf7fe
    5edc:	stmdacs	r0, {r2, r9, sl, lr}
    5ee0:	addhi	pc, r2, r0, asr #32
    5ee4:	blcs	23f98 <sg_chk_n_print3@plt+0x23074>
    5ee8:	addhi	pc, r9, r0, asr #32
    5eec:	ldrbtmi	r4, [fp], #-2901	; 0xfffff4ab
    5ef0:	subscs	pc, r0, #9633792	; 0x930000
    5ef4:	subscc	pc, r1, #9633792	; 0x930000
    5ef8:			; <UNDEFINED> instruction: 0xf0004313
    5efc:	stmdals	r0, {r0, r1, r2, r7, pc}
    5f00:	ldmdbmi	r1, {r0, r1, r2, r8, r9, sp}^
    5f04:	andcc	r2, r2, r1, lsl #4
    5f08:			; <UNDEFINED> instruction: 0xf7fd4479
    5f0c:	stmdals	r0, {r0, r1, r3, fp, ip, sp, lr, pc}
    5f10:	movwcs	r4, #26958	; 0x694e
    5f14:	andcs	r3, r1, #2
    5f18:			; <UNDEFINED> instruction: 0xf7fd4479
    5f1c:	stmdals	r0, {r0, r1, fp, ip, sp, lr, pc}
    5f20:	movwcs	r4, #22859	; 0x594b
    5f24:	andcs	r3, r1, #2
    5f28:			; <UNDEFINED> instruction: 0xf7fc4479
    5f2c:	stmdals	r0, {r0, r1, r3, r4, r5, r6, r7, r8, r9, sl, fp, ip, sp, lr, pc}
    5f30:	movwcs	r4, #18760	; 0x4948
    5f34:	andcs	r3, r1, #2
    5f38:			; <UNDEFINED> instruction: 0xf7fc4479
    5f3c:	stmdals	r0, {r0, r1, r4, r5, r6, r7, r8, r9, sl, fp, ip, sp, lr, pc}
    5f40:	movwcs	r4, #14661	; 0x3945
    5f44:	andcs	r3, r1, #2
    5f48:			; <UNDEFINED> instruction: 0xf7fc4479
    5f4c:	stmdals	r0, {r0, r1, r3, r5, r6, r7, r8, r9, sl, fp, ip, sp, lr, pc}
    5f50:	movwcs	r4, #10562	; 0x2942
    5f54:	ldrmi	r2, [r8], #-513	; 0xfffffdff
    5f58:			; <UNDEFINED> instruction: 0xf7fc4479
    5f5c:	stmdals	r0, {r0, r1, r5, r6, r7, r8, r9, sl, fp, ip, sp, lr, pc}
    5f60:	movwcs	r4, #6463	; 0x193f
    5f64:	andcc	r4, r2, sl, lsl r6
    5f68:			; <UNDEFINED> instruction: 0xf7fc4479
    5f6c:	stmdals	r0, {r0, r1, r3, r4, r6, r7, r8, r9, sl, fp, ip, sp, lr, pc}
    5f70:	movwcs	r4, #2364	; 0x93c
    5f74:	andcs	r3, r1, #2
    5f78:			; <UNDEFINED> instruction: 0xf7fc4479
    5f7c:	stmdals	r0, {r0, r1, r4, r6, r7, r8, r9, sl, fp, ip, sp, lr, pc}
    5f80:	tstcs	r1, r9, lsr sl
    5f84:	ldrbtmi	r3, [sl], #-3
    5f88:			; <UNDEFINED> instruction: 0xf824f7fd
    5f8c:	bmi	debf94 <sg_chk_n_print3@plt+0xdeb070>
    5f90:	andcc	r2, r4, r1, lsl #2
    5f94:			; <UNDEFINED> instruction: 0xf7fd447a
    5f98:	stmdals	r0, {r0, r2, r3, r4, fp, ip, sp, lr, pc}
    5f9c:	tstcs	r1, r4, lsr sl
    5fa0:	ldrbtmi	r3, [sl], #-5
    5fa4:			; <UNDEFINED> instruction: 0xf816f7fd
    5fa8:	bmi	cabfb0 <sg_chk_n_print3@plt+0xcab08c>
    5fac:	andcc	r2, r6, r1, lsl #2
    5fb0:			; <UNDEFINED> instruction: 0xf7fd447a
    5fb4:	stmdals	r0, {r0, r1, r2, r3, fp, ip, sp, lr, pc}
    5fb8:	tstcs	r1, pc, lsr #20
    5fbc:	ldrbtmi	r3, [sl], #-8
    5fc0:			; <UNDEFINED> instruction: 0xf808f7fd
    5fc4:	bmi	b6bfcc <sg_chk_n_print3@plt+0xb6b0a8>
    5fc8:	andcc	r2, sl, r2, lsl #2
    5fcc:			; <UNDEFINED> instruction: 0xf7fd447a
    5fd0:	blmi	b03fdc <sg_chk_n_print3@plt+0xb030b8>
    5fd4:			; <UNDEFINED> instruction: 0xf893447b
    5fd8:	tstlt	r2, r0, asr r2
    5fdc:	subscc	pc, r1, #9633792	; 0x930000
    5fe0:	andcs	fp, sl, fp, lsl fp
    5fe4:	svc	0x004ef7fa
    5fe8:	blmi	558888 <sg_chk_n_print3@plt+0x557964>
    5fec:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
    5ff0:	blls	60060 <sg_chk_n_print3@plt+0x5f13c>
    5ff4:	tstle	pc, sl, asr r0	; <UNPREDICTABLE>
    5ff8:	andlt	r4, r2, r0, lsr #12
    5ffc:	stmdbmi	r2!, {r4, r5, r6, r8, sl, fp, ip, sp, pc}
    6000:	andcs	r4, r1, sl, lsr #12
    6004:			; <UNDEFINED> instruction: 0xf7fa4479
    6008:	strb	lr, [pc, -ip, asr #30]!
    600c:			; <UNDEFINED> instruction: 0xf7fd4630
    6010:	ldmdbmi	lr, {r0, r6, r7, r8, sl, fp, ip, sp, lr, pc}
    6014:	ldrbtmi	r6, [r9], #-2099	; 0xfffff7cd
    6018:	andcs	r4, r1, r2, lsl #12
    601c:	svc	0x0040f7fa
    6020:	ldrbtmi	r4, [r8], #-2075	; 0xfffff7e5
    6024:	mrc	7, 6, APSR_nzcv, cr8, cr10, {7}
    6028:	ldmdbmi	sl, {r0, r3, r5, r6, r8, r9, sl, sp, lr, pc}
    602c:	ldrbtmi	r4, [r9], #-1584	; 0xfffff9d0
    6030:	ldc2l	7, cr15, [sl, #1012]!	; 0x3f4
    6034:	ldrb	r4, [r7, r4, lsl #12]
    6038:	mrc	7, 4, APSR_nzcv, cr8, cr10, {7}
    603c:	andeq	r6, r1, ip, asr #32
    6040:	andeq	r0, r0, r4, asr #1
    6044:	andeq	r6, r1, lr, asr r5
    6048:	andeq	r3, r0, r0, lsl #24
    604c:	strdeq	r3, [r0], -r8
    6050:	strdeq	r3, [r0], -r0
    6054:	andeq	r3, r0, r4, ror #23
    6058:	andeq	r3, r0, r0, lsr #16
    605c:	andeq	r3, r0, r4, lsl r8
    6060:	andeq	r3, r0, r8, lsl #16
    6064:	strdeq	r3, [r0], -ip
    6068:	muleq	r0, sl, fp
    606c:	andeq	r4, r0, r8, lsr #6
    6070:	andeq	r4, r0, sl, lsr #6
    6074:	andeq	r4, r0, r0, lsr r3
    6078:	andeq	r3, r0, lr, ror fp
    607c:	andeq	r4, r0, r0, lsr r3
    6080:	andeq	r6, r1, r8, ror r4
    6084:	andeq	r5, r1, r8, lsr #30
    6088:	andeq	r3, r0, r0, asr r5
    608c:	andeq	r3, r0, r2, asr #10
    6090:	ldrdeq	r4, [r0], -sl
    6094:	ldrdeq	r6, [r4], -r6	; <UNPREDICTABLE>
    6098:	addlt	fp, r2, r0, ror r5
    609c:			; <UNDEFINED> instruction: 0x460d4c3f
    60a0:			; <UNDEFINED> instruction: 0x466a4b3f
    60a4:	tstcs	r6, ip, ror r4
    60a8:	stmiapl	r3!, {r1, r2, r9, sl, lr}^
    60ac:	movwls	r6, #6171	; 0x181b
    60b0:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
    60b4:			; <UNDEFINED> instruction: 0xf8bcf7fe
    60b8:	stmdacs	r0, {r2, r9, sl, lr}
    60bc:	stmdavc	fp!, {r0, r1, r6, r8, ip, lr, pc}
    60c0:	cmple	fp, r0, lsl #22
    60c4:	ldrbtmi	r4, [fp], #-2871	; 0xfffff4c9
    60c8:	subscs	pc, r0, #9633792	; 0x930000
    60cc:	subscc	pc, r1, #9633792	; 0x930000
    60d0:	suble	r4, sl, r3, lsl r3
    60d4:	movwcs	r9, #30720	; 0x7800
    60d8:	andcs	r4, r1, #835584	; 0xcc000
    60dc:	ldrbtmi	r3, [r9], #-2
    60e0:			; <UNDEFINED> instruction: 0xff20f7fc
    60e4:	ldmdbmi	r1!, {fp, ip, pc}
    60e8:	andcc	r2, r2, r6, lsl #6
    60ec:	ldrbtmi	r2, [r9], #-513	; 0xfffffdff
    60f0:			; <UNDEFINED> instruction: 0xff18f7fc
    60f4:	stmdbmi	lr!, {fp, ip, pc}
    60f8:	andcc	r2, r3, r7, lsl #6
    60fc:	ldrbtmi	r2, [r9], #-513	; 0xfffffdff
    6100:			; <UNDEFINED> instruction: 0xff10f7fc
    6104:	stmdbmi	fp!, {fp, ip, pc}
    6108:	andcs	r2, r3, #335544320	; 0x14000000
    610c:	ldrbtmi	r4, [r9], #-1040	; 0xfffffbf0
    6110:			; <UNDEFINED> instruction: 0xff08f7fc
    6114:	bmi	a2c11c <sg_chk_n_print3@plt+0xa2b1f8>
    6118:	strmi	r2, [r8], #-260	; 0xfffffefc
    611c:			; <UNDEFINED> instruction: 0xf7fc447a
    6120:	stmdals	r0, {r0, r3, r4, r6, r8, r9, sl, fp, ip, sp, lr, pc}
    6124:	tstcs	r4, r5, lsr #20
    6128:	ldrbtmi	r3, [sl], #-8
    612c:			; <UNDEFINED> instruction: 0xff52f7fc
    6130:	ldrbtmi	r4, [fp], #-2851	; 0xfffff4dd
    6134:	subscs	pc, r0, #9633792	; 0x930000
    6138:			; <UNDEFINED> instruction: 0xf893b112
    613c:	bllt	6d2a88 <sg_chk_n_print3@plt+0x6d1b64>
    6140:			; <UNDEFINED> instruction: 0xf7fa200a
    6144:	bmi	801bcc <sg_chk_n_print3@plt+0x800ca8>
    6148:	ldrbtmi	r4, [sl], #-2837	; 0xfffff4eb
    614c:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
    6150:	subsmi	r9, sl, r1, lsl #22
    6154:			; <UNDEFINED> instruction: 0x4620d11f
    6158:	ldcllt	0, cr11, [r0, #-8]!
    615c:			; <UNDEFINED> instruction: 0x462a491a
    6160:	ldrbtmi	r2, [r9], #-1
    6164:	mrc	7, 4, APSR_nzcv, cr12, cr10, {7}
    6168:	ldrtmi	lr, [r0], -ip, lsr #15
    616c:	ldc2	7, cr15, [r2, #-1012]	; 0xfffffc0c
    6170:	ldmdavs	r3!, {r1, r2, r4, r8, fp, lr}
    6174:			; <UNDEFINED> instruction: 0x46024479
    6178:			; <UNDEFINED> instruction: 0xf7fa2001
    617c:	ldmdami	r4, {r1, r4, r7, r9, sl, fp, sp, lr, pc}
    6180:			; <UNDEFINED> instruction: 0xf7fa4478
    6184:	str	lr, [r5, sl, lsr #28]!
    6188:			; <UNDEFINED> instruction: 0x46304912
    618c:			; <UNDEFINED> instruction: 0xf7fd4479
    6190:	strmi	pc, [r4], -fp, asr #26
    6194:			; <UNDEFINED> instruction: 0xf7fae7d7
    6198:	svclt	0x0000edea
    619c:	andeq	r5, r1, r0, ror lr
    61a0:	andeq	r0, r0, r4, asr #1
    61a4:	andeq	r6, r1, r6, lsl #7
    61a8:	andeq	r4, r0, sl, lsr r2
    61ac:	andeq	r4, r0, lr, lsr #4
    61b0:	andeq	r4, r0, r2, lsr #4
    61b4:	andeq	r4, r0, r6, lsl r2
    61b8:	andeq	r4, r0, ip, lsl #4
    61bc:	andeq	r4, r0, r6, lsl r2
    61c0:	andeq	r6, r1, sl, lsl r3
    61c4:	andeq	r5, r1, sl, asr #27
    61c8:	strdeq	r3, [r0], -r2
    61cc:	andeq	r3, r0, r4, ror #7
    61d0:			; <UNDEFINED> instruction: 0x00003db8
    61d4:	andeq	r6, r4, r8, ror r5
    61d8:	addlt	fp, r2, r0, ror r5
    61dc:	strmi	r4, [sp], -sl, lsl #25
    61e0:	strbtmi	r4, [sl], -sl, lsl #23
    61e4:	tstcs	r9, ip, ror r4
    61e8:	stmiapl	r3!, {r1, r2, r9, sl, lr}^
    61ec:	movwls	r6, #6171	; 0x181b
    61f0:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
    61f4:			; <UNDEFINED> instruction: 0xf81cf7fe
    61f8:	stmdacs	r0, {r2, r9, sl, lr}
    61fc:	sbcshi	pc, r9, r0, asr #32
    6200:	blcs	242b4 <sg_chk_n_print3@plt+0x23390>
    6204:	rschi	pc, r0, r0, asr #32
    6208:	ldrbtmi	r4, [fp], #-2945	; 0xfffff47f
    620c:	subscs	pc, r0, #9633792	; 0x930000
    6210:	subscc	pc, r1, #9633792	; 0x930000
    6214:			; <UNDEFINED> instruction: 0xf0004313
    6218:	stmdals	r0, {r1, r2, r3, r4, r6, r7, pc}
    621c:	ldmdbmi	sp!, {r0, r2, r8, r9, sp}^
    6220:	andcc	r2, r2, r1, lsl #4
    6224:			; <UNDEFINED> instruction: 0xf7fc4479
    6228:	stmdals	r0, {r0, r2, r3, r4, r5, r6, r9, sl, fp, ip, sp, lr, pc}
    622c:	movwcs	r4, #2426	; 0x97a
    6230:	andscs	r3, pc, #2
    6234:			; <UNDEFINED> instruction: 0xf7fc4479
    6238:	stmdals	r0, {r0, r2, r4, r5, r6, r9, sl, fp, ip, sp, lr, pc}
    623c:	tstcs	r1, r7, ror sl
    6240:	ldrbtmi	r3, [sl], #-3
    6244:	mcr2	7, 6, pc, cr6, cr12, {7}	; <UNPREDICTABLE>
    6248:	bmi	1d6c250 <sg_chk_n_print3@plt+0x1d6b32c>
    624c:	andcc	r2, r4, r1, lsl #2
    6250:			; <UNDEFINED> instruction: 0xf7fc447a
    6254:	stmdals	r0, {r0, r1, r2, r3, r4, r5, r7, r9, sl, fp, ip, sp, lr, pc}
    6258:	tstcs	r1, r2, ror sl
    625c:	ldrbtmi	r3, [sl], #-5
    6260:	mrc2	7, 5, pc, cr8, cr12, {7}
    6264:	bmi	1c2c26c <sg_chk_n_print3@plt+0x1c2b348>
    6268:	andcc	r2, r6, r2, lsl #2
    626c:			; <UNDEFINED> instruction: 0xf7fc447a
    6270:	stmdals	r0, {r0, r4, r5, r7, r9, sl, fp, ip, sp, lr, pc}
    6274:	movwcs	r4, #31085	; 0x796d
    6278:	andcs	r3, r1, #8
    627c:			; <UNDEFINED> instruction: 0xf7fc4479
    6280:	stmdals	r0, {r0, r4, r6, r9, sl, fp, ip, sp, lr, pc}
    6284:	movwcs	r4, #26986	; 0x696a
    6288:	andcs	r3, r1, #8
    628c:			; <UNDEFINED> instruction: 0xf7fc4479
    6290:	stmdals	r0, {r0, r3, r6, r9, sl, fp, ip, sp, lr, pc}
    6294:	movwcs	r4, #22887	; 0x5967
    6298:	andcs	r3, r1, #8
    629c:			; <UNDEFINED> instruction: 0xf7fc4479
    62a0:	stmdals	r0, {r0, r6, r9, sl, fp, ip, sp, lr, pc}
    62a4:	movwcs	r4, #18788	; 0x4964
    62a8:	andcs	r3, r1, #8
    62ac:			; <UNDEFINED> instruction: 0xf7fc4479
    62b0:	stmdals	r0, {r0, r3, r4, r5, r9, sl, fp, ip, sp, lr, pc}
    62b4:	movwcs	r4, #10593	; 0x2961
    62b8:	andcs	r3, r3, #8
    62bc:			; <UNDEFINED> instruction: 0xf7fc4479
    62c0:	stmdals	r0, {r0, r4, r5, r9, sl, fp, ip, sp, lr, pc}
    62c4:	movwcs	r4, #6494	; 0x195e
    62c8:	andcc	r4, r8, sl, lsl r6
    62cc:			; <UNDEFINED> instruction: 0xf7fc4479
    62d0:	stmdals	r0, {r0, r3, r5, r9, sl, fp, ip, sp, lr, pc}
    62d4:	movwcs	r4, #2395	; 0x95b
    62d8:	andcs	r3, r1, #8
    62dc:			; <UNDEFINED> instruction: 0xf7fc4479
    62e0:	stmdals	r0, {r0, r5, r9, sl, fp, ip, sp, lr, pc}
    62e4:	tstcs	r1, r8, asr sl
    62e8:	ldrbtmi	r3, [sl], #-9
    62ec:	mrc2	7, 3, pc, cr2, cr12, {7}
    62f0:	ldmdbmi	r6, {fp, ip, pc}^
    62f4:	andcc	r2, sl, r5, lsl #6
    62f8:	ldrbtmi	r2, [r9], #-519	; 0xfffffdf9
    62fc:	mrc2	7, 0, pc, cr2, cr12, {7}
    6300:	ldmdbmi	r3, {fp, ip, pc}^
    6304:	andcc	r2, sl, r4, lsl #6
    6308:	ldrbtmi	r2, [r9], #-513	; 0xfffffdff
    630c:	mcr2	7, 0, pc, cr10, cr12, {7}	; <UNPREDICTABLE>
    6310:	ldmdbmi	r0, {fp, ip, pc}^
    6314:	andcc	r2, sl, r3, lsl #6
    6318:	ldrbtmi	r2, [r9], #-513	; 0xfffffdff
    631c:	mcr2	7, 0, pc, cr2, cr12, {7}	; <UNPREDICTABLE>
    6320:	stmdbmi	sp, {fp, ip, pc}^
    6324:	andcc	r2, sl, r2, lsl #6
    6328:	ldrbtmi	r2, [r9], #-513	; 0xfffffdff
    632c:	ldc2l	7, cr15, [sl, #1008]!	; 0x3f0
    6330:	stmdbmi	sl, {fp, ip, pc}^
    6334:	ldrmi	r2, [sl], -r1, lsl #6
    6338:	ldrbtmi	r3, [r9], #-10
    633c:	ldc2l	7, cr15, [r2, #1008]!	; 0x3f0
    6340:	stmdbmi	r7, {fp, ip, pc}^
    6344:	andcc	r2, sl, r0, lsl #6
    6348:	ldrbtmi	r2, [r9], #-513	; 0xfffffdff
    634c:	stc2l	7, cr15, [sl, #1008]!	; 0x3f0
    6350:	bmi	112c358 <sg_chk_n_print3@plt+0x112b434>
    6354:	andcc	r2, fp, r3, lsl #2
    6358:			; <UNDEFINED> instruction: 0xf7fc447a
    635c:	stmdals	r0, {r0, r1, r3, r4, r5, r9, sl, fp, ip, sp, lr, pc}
    6360:	tstcs	r1, r1, asr #20
    6364:	ldrbtmi	r3, [sl], #-14
    6368:	mrc2	7, 1, pc, cr4, cr12, {7}
    636c:	ldmdbmi	pc!, {fp, ip, pc}	; <UNPREDICTABLE>
    6370:	andcc	r2, pc, r2, lsl #6
    6374:	ldrbtmi	r2, [r9], #-513	; 0xfffffdff
    6378:	ldc2l	7, cr15, [r4, #1008]	; 0x3f0
    637c:	ldmdbmi	ip!, {fp, ip, pc}
    6380:	ldrmi	r2, [sl], -r1, lsl #6
    6384:	ldrbtmi	r3, [r9], #-15
    6388:	stc2l	7, cr15, [ip, #1008]	; 0x3f0
    638c:	ldmdbmi	r9!, {fp, ip, pc}
    6390:	andcs	r2, r1, #0, 6
    6394:	ldrbtmi	r3, [r9], #-15
    6398:	stc2l	7, cr15, [r4, #1008]	; 0x3f0
    639c:	ldrbtmi	r4, [fp], #-2870	; 0xfffff4ca
    63a0:	subscs	pc, r0, #9633792	; 0x930000
    63a4:			; <UNDEFINED> instruction: 0xf893b112
    63a8:	bllt	6d2cf4 <sg_chk_n_print3@plt+0x6d1dd0>
    63ac:			; <UNDEFINED> instruction: 0xf7fa200a
    63b0:	bmi	cc1960 <sg_chk_n_print3@plt+0xcc0a3c>
    63b4:	ldrbtmi	r4, [sl], #-2837	; 0xfffff4eb
    63b8:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
    63bc:	subsmi	r9, sl, r1, lsl #22
    63c0:			; <UNDEFINED> instruction: 0x4620d11f
    63c4:	ldcllt	0, cr11, [r0, #-8]!
    63c8:	strtmi	r4, [sl], -sp, lsr #18
    63cc:	ldrbtmi	r2, [r9], #-1
    63d0:	stcl	7, cr15, [r6, #-1000]!	; 0xfffffc18
    63d4:			; <UNDEFINED> instruction: 0x4630e718
    63d8:	blx	ff7443d6 <sg_chk_n_print3@plt+0xff7434b2>
    63dc:	ldmdavs	r3!, {r0, r3, r5, r8, fp, lr}
    63e0:			; <UNDEFINED> instruction: 0x46024479
    63e4:			; <UNDEFINED> instruction: 0xf7fa2001
    63e8:	stmdami	r7!, {r2, r3, r4, r6, r8, sl, fp, sp, lr, pc}
    63ec:			; <UNDEFINED> instruction: 0xf7fa4478
    63f0:			; <UNDEFINED> instruction: 0xe712ecf4
    63f4:	ldrtmi	r4, [r0], -r5, lsr #18
    63f8:			; <UNDEFINED> instruction: 0xf7fd4479
    63fc:			; <UNDEFINED> instruction: 0x4604fc15
    6400:			; <UNDEFINED> instruction: 0xf7fae7d7
    6404:	svclt	0x0000ecb4
    6408:	andeq	r5, r1, r0, lsr sp
    640c:	andeq	r0, r0, r4, asr #1
    6410:	andeq	r6, r1, r2, asr #4
    6414:	andeq	r4, r0, r4, lsr r1
    6418:	andeq	r4, r0, r8, lsr #2
    641c:	andeq	r4, r0, sl, lsr #2
    6420:	andeq	r4, r0, r0, lsr r1
    6424:	andeq	r4, r0, r2, asr #2
    6428:	andeq	r4, r0, r4, asr r1
    642c:	andeq	r4, r0, r4, asr r1
    6430:	andeq	r4, r0, r8, asr #2
    6434:	andeq	r4, r0, r0, asr #2
    6438:	andeq	r4, r0, r8, lsr r1
    643c:	andeq	r4, r0, ip, lsr #2
    6440:	andeq	r4, r0, r4, lsr #2
    6444:	andeq	r4, r0, ip, lsl r1
    6448:	andeq	r4, r0, r2, lsl r1
    644c:	andeq	r4, r0, lr, lsl #2
    6450:	andeq	r4, r0, sl, lsl #2
    6454:	strdeq	r4, [r0], -lr
    6458:	strdeq	r4, [r0], -r2
    645c:	andeq	r4, r0, r6, ror #1
    6460:	ldrdeq	r4, [r0], -lr
    6464:	ldrdeq	r4, [r0], -r4	; <UNPREDICTABLE>
    6468:	andeq	r4, r0, lr, ror #1
    646c:	andeq	r4, r0, r2, lsl #2
    6470:	strdeq	r4, [r0], -sl
    6474:	strdeq	r4, [r0], -r2
    6478:	andeq	r6, r1, lr, lsr #1
    647c:	andeq	r5, r1, lr, asr fp
    6480:	andeq	r3, r0, r6, lsl #3
    6484:	andeq	r3, r0, r8, ror r1
    6488:	andeq	r3, r0, ip, asr #22
    648c:	andeq	r6, r4, ip, lsl #6
    6490:	addlt	fp, r2, r0, ror r5
    6494:	strmi	r4, [sp], -lr, lsr #24
    6498:	strbtmi	r4, [sl], -lr, lsr #22
    649c:	tstcs	r2, ip, ror r4
    64a0:	stmiapl	r3!, {r1, r2, r9, sl, lr}^
    64a4:	movwls	r6, #6171	; 0x181b
    64a8:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
    64ac:	mcr2	7, 6, pc, cr0, cr13, {7}	; <UNPREDICTABLE>
    64b0:	bllt	617cc8 <sg_chk_n_print3@plt+0x616da4>
    64b4:	bllt	18e4568 <sg_chk_n_print3@plt+0x18e3644>
    64b8:	ldrbtmi	r4, [fp], #-2855	; 0xfffff4d9
    64bc:	subscs	pc, r0, #9633792	; 0x930000
    64c0:	subscc	pc, r1, #9633792	; 0x930000
    64c4:	eorle	r4, fp, r3, lsl r3
    64c8:	movwcs	r9, #2048	; 0x800
    64cc:	andcs	r4, r1, #573440	; 0x8c000
    64d0:	ldrbtmi	r3, [r9], #-5
    64d4:	stc2	7, cr15, [r6, #-1008]!	; 0xfffffc10
    64d8:	bmi	86c4e0 <sg_chk_n_print3@plt+0x86b5bc>
    64dc:	andcc	r2, r6, r2, lsl #2
    64e0:			; <UNDEFINED> instruction: 0xf7fc447a
    64e4:	blmi	805ac8 <sg_chk_n_print3@plt+0x804ba4>
    64e8:			; <UNDEFINED> instruction: 0xf893447b
    64ec:	tstlt	r2, r0, asr r2
    64f0:	subscc	pc, r1, #9633792	; 0x930000
    64f4:	andcs	fp, sl, fp, lsl fp
    64f8:	stcl	7, cr15, [r4], {250}	; 0xfa
    64fc:	blmi	558d6c <sg_chk_n_print3@plt+0x557e48>
    6500:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
    6504:	blls	60574 <sg_chk_n_print3@plt+0x5f650>
    6508:	tstle	pc, sl, asr r0	; <UNPREDICTABLE>
    650c:	andlt	r4, r2, r0, lsr #12
    6510:	ldmdbmi	r6, {r4, r5, r6, r8, sl, fp, ip, sp, pc}
    6514:	andcs	r4, r1, sl, lsr #12
    6518:			; <UNDEFINED> instruction: 0xf7fa4479
    651c:	strb	lr, [fp, r2, asr #25]
    6520:			; <UNDEFINED> instruction: 0xf7fd4630
    6524:	ldmdbmi	r2, {r0, r1, r2, r4, r5, r8, r9, fp, ip, sp, lr, pc}
    6528:	ldrbtmi	r6, [r9], #-2099	; 0xfffff7cd
    652c:	andcs	r4, r1, r2, lsl #12
    6530:	ldc	7, cr15, [r6], #1000	; 0x3e8
    6534:	ldrbtmi	r4, [r8], #-2063	; 0xfffff7f1
    6538:	mcrr	7, 15, pc, lr, cr10	; <UNPREDICTABLE>
    653c:	stmdbmi	lr, {r2, r6, r7, r8, r9, sl, sp, lr, pc}
    6540:	ldrbtmi	r4, [r9], #-1584	; 0xfffff9d0
    6544:	blx	1c44542 <sg_chk_n_print3@plt+0x1c4361e>
    6548:	ldrb	r4, [r7, r4, lsl #12]
    654c:	stc	7, cr15, [lr], {250}	; 0xfa
    6550:	andeq	r5, r1, r8, ror sl
    6554:	andeq	r0, r0, r4, asr #1
    6558:	muleq	r1, r2, pc	; <UNPREDICTABLE>
    655c:			; <UNDEFINED> instruction: 0x00003fbe
    6560:			; <UNDEFINED> instruction: 0x00003fb8
    6564:	andeq	r5, r1, r4, ror #30
    6568:	andeq	r5, r1, r4, lsl sl
    656c:	andeq	r3, r0, ip, lsr r0
    6570:	andeq	r3, r0, lr, lsr #32
    6574:	andeq	r3, r0, r2, lsl #20
    6578:	andeq	r6, r4, r2, asr #3
    657c:	addlt	fp, r2, r0, ror r5
    6580:			; <UNDEFINED> instruction: 0x460d4c50
    6584:			; <UNDEFINED> instruction: 0x466a4b50
    6588:	tstcs	fp, ip, ror r4
    658c:	stmiapl	r3!, {r1, r2, r9, sl, lr}^
    6590:	movwls	r6, #6171	; 0x181b
    6594:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
    6598:	mcr2	7, 2, pc, cr10, cr13, {7}	; <UNPREDICTABLE>
    659c:	stmdacs	r0, {r2, r9, sl, lr}
    65a0:	stmdavc	fp!, {r1, r2, r5, r6, r8, ip, lr, pc}
    65a4:	cmnle	lr, r0, lsl #22
    65a8:	ldrbtmi	r4, [fp], #-2888	; 0xfffff4b8
    65ac:	subscs	pc, r0, #9633792	; 0x930000
    65b0:	subscc	pc, r1, #9633792	; 0x930000
    65b4:	rsble	r4, sp, r3, lsl r3
    65b8:	tstcs	r1, r0, lsl #16
    65bc:	andcc	r4, r2, r4, asr #20
    65c0:			; <UNDEFINED> instruction: 0xf7fc447a
    65c4:	stmdals	r0, {r0, r1, r2, r8, sl, fp, ip, sp, lr, pc}
    65c8:	tstcs	r1, r2, asr #20
    65cc:	ldrbtmi	r3, [sl], #-3
    65d0:	stc2	7, cr15, [r0, #-1008]	; 0xfffffc10
    65d4:	bmi	102c5dc <sg_chk_n_print3@plt+0x102b6b8>
    65d8:	andcc	r2, r4, r2, lsl #2
    65dc:			; <UNDEFINED> instruction: 0xf7fc447a
    65e0:	stmdals	r0, {r0, r3, r4, r5, r6, r7, sl, fp, ip, sp, lr, pc}
    65e4:	tstcs	r2, sp, lsr sl
    65e8:	ldrbtmi	r3, [sl], #-6
    65ec:	ldc2l	7, cr15, [r2], #1008	; 0x3f0
    65f0:	bmi	eec5f8 <sg_chk_n_print3@plt+0xeeb6d4>
    65f4:	andcc	r2, r8, r2, lsl #2
    65f8:			; <UNDEFINED> instruction: 0xf7fc447a
    65fc:	stmdals	r0, {r0, r1, r3, r5, r6, r7, sl, fp, ip, sp, lr, pc}
    6600:	tstcs	r2, r8, lsr sl
    6604:	ldrbtmi	r3, [sl], #-10
    6608:	stc2l	7, cr15, [r4], #1008	; 0x3f0
    660c:	ldmdbmi	r6!, {fp, ip, pc}
    6610:	andcc	r2, ip, r7, lsl #6
    6614:	ldrbtmi	r2, [r9], #-513	; 0xfffffdff
    6618:	stc2	7, cr15, [r4], {252}	; 0xfc
    661c:	ldmdbmi	r3!, {fp, ip, pc}
    6620:	andcc	r2, ip, r4, lsl #6
    6624:	ldrbtmi	r2, [r9], #-519	; 0xfffffdf9
    6628:	ldc2l	7, cr15, [ip], #-1008	; 0xfffffc10
    662c:	ldmdbmi	r0!, {fp, ip, pc}
    6630:	andcc	r2, ip, r3, lsl #6
    6634:	ldrbtmi	r2, [r9], #-513	; 0xfffffdff
    6638:	ldc2l	7, cr15, [r4], #-1008	; 0xfffffc10
    663c:	pushmi	{fp, ip, pc}
    6640:	andcc	r2, ip, r0, lsl #6
    6644:	ldrbtmi	r2, [r9], #-519	; 0xfffffdf9
    6648:	stc2l	7, cr15, [ip], #-1008	; 0xfffffc10
    664c:	bmi	aac654 <sg_chk_n_print3@plt+0xaab730>
    6650:	andcc	r2, lr, r2, lsl #2
    6654:			; <UNDEFINED> instruction: 0xf7fc447a
    6658:	blmi	a45954 <sg_chk_n_print3@plt+0xa44a30>
    665c:			; <UNDEFINED> instruction: 0xf893447b
    6660:	tstlt	r2, r0, asr r2
    6664:	subscc	pc, r1, #9633792	; 0x930000
    6668:	andcs	fp, sl, fp, lsl fp
    666c:	stc	7, cr15, [sl], {250}	; 0xfa
    6670:	blmi	558f04 <sg_chk_n_print3@plt+0x557fe0>
    6674:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
    6678:	blls	606e8 <sg_chk_n_print3@plt+0x5f7c4>
    667c:	tstle	pc, sl, asr r0	; <UNPREDICTABLE>
    6680:	andlt	r4, r2, r0, lsr #12
    6684:	ldmdbmi	pc, {r4, r5, r6, r8, sl, fp, ip, sp, pc}	; <UNPREDICTABLE>
    6688:	andcs	r4, r1, sl, lsr #12
    668c:			; <UNDEFINED> instruction: 0xf7fa4479
    6690:	str	lr, [r9, r8, lsl #24]
    6694:			; <UNDEFINED> instruction: 0xf7fd4630
    6698:	ldmdbmi	fp, {r0, r2, r3, r4, r5, r6, r9, fp, ip, sp, lr, pc}
    669c:	ldrbtmi	r6, [r9], #-2099	; 0xfffff7cd
    66a0:	andcs	r4, r1, r2, lsl #12
    66a4:	bl	fff44694 <sg_chk_n_print3@plt+0xfff43770>
    66a8:	ldrbtmi	r4, [r8], #-2072	; 0xfffff7e8
    66ac:	bl	fe54469c <sg_chk_n_print3@plt+0xfe543778>
    66b0:	ldmdbmi	r7, {r1, r7, r8, r9, sl, sp, lr, pc}
    66b4:	ldrbtmi	r4, [r9], #-1584	; 0xfffff9d0
    66b8:	blx	fedc46b4 <sg_chk_n_print3@plt+0xfedc3790>
    66bc:	ldrb	r4, [r7, r4, lsl #12]
    66c0:	bl	15446b0 <sg_chk_n_print3@plt+0x154378c>
    66c4:	andeq	r5, r1, ip, lsl #19
    66c8:	andeq	r0, r0, r4, asr #1
    66cc:	andeq	r5, r1, r2, lsr #29
    66d0:	andeq	r3, r0, r4, lsl #30
    66d4:	andeq	r3, r0, sl, lsl #30
    66d8:	andeq	r3, r0, r0, lsl pc
    66dc:	andeq	r3, r0, r6, lsr #30
    66e0:	andeq	r3, r0, r0, lsr pc
    66e4:	andeq	r3, r0, r2, asr #30
    66e8:	andeq	r3, r0, r6, asr #30
    66ec:	andeq	r3, r0, lr, lsr pc
    66f0:	andeq	r3, r0, r2, asr pc
    66f4:	andeq	r3, r0, sl, asr #30
    66f8:	andeq	r3, r0, r4, asr #30
    66fc:	strdeq	r5, [r1], -r0
    6700:	andeq	r5, r1, r0, lsr #17
    6704:	andeq	r2, r0, r8, asr #29
    6708:			; <UNDEFINED> instruction: 0x00002eba
    670c:	muleq	r0, lr, r8
    6710:	andeq	r6, r4, lr, asr #32
    6714:	addlt	fp, r2, r0, ror r5
    6718:			; <UNDEFINED> instruction: 0x460d4c7c
    671c:			; <UNDEFINED> instruction: 0x466a4b7c
    6720:	tstcs	r5, ip, ror r4
    6724:	stmiapl	r3!, {r1, r2, r9, sl, lr}^
    6728:	movwls	r6, #6171	; 0x181b
    672c:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
    6730:	ldc2l	7, cr15, [lr, #-1012]!	; 0xfffffc0c
    6734:	stmdacs	r0, {r2, r9, sl, lr}
    6738:	adcshi	pc, sp, r0, asr #32
    673c:	blcs	247f0 <sg_chk_n_print3@plt+0x238cc>
    6740:	sbchi	pc, r4, r0, asr #32
    6744:	ldrbtmi	r4, [fp], #-2931	; 0xfffff48d
    6748:	subscs	pc, r0, #9633792	; 0x930000
    674c:	subscc	pc, r1, #9633792	; 0x930000
    6750:			; <UNDEFINED> instruction: 0xf0004313
    6754:	stmdals	r0, {r1, r6, r7, pc}
    6758:	stmdbmi	pc!, {r0, r2, r8, r9, sp}^	; <UNPREDICTABLE>
    675c:	andcc	r2, r2, r7, lsl #4
    6760:	ldrbtmi	r4, [r9], #-3438	; 0xfffff292
    6764:	blx	ff7c475e <sg_chk_n_print3@plt+0xff7c383a>
    6768:	stmdbmi	sp!, {fp, ip, pc}^
    676c:	andcc	r2, r2, r4, lsl #6
    6770:	ldrbtmi	r2, [r9], #-513	; 0xfffffdff
    6774:			; <UNDEFINED> instruction: 0xf7fc447d
    6778:	stmdals	r0, {r0, r2, r4, r6, r7, r8, r9, fp, ip, sp, lr, pc}
    677c:	movwcs	r4, #10601	; 0x2969
    6780:	ldrmi	r2, [r8], #-513	; 0xfffffdff
    6784:			; <UNDEFINED> instruction: 0xf7fc4479
    6788:	stmdals	r0, {r0, r2, r3, r6, r7, r8, r9, fp, ip, sp, lr, pc}
    678c:	movwcs	r4, #6502	; 0x1966
    6790:	andcc	r4, r2, sl, lsl r6
    6794:			; <UNDEFINED> instruction: 0xf7fc4479
    6798:	stmdals	r0, {r0, r2, r6, r7, r8, r9, fp, ip, sp, lr, pc}
    679c:	movwcs	r4, #2403	; 0x963
    67a0:	andcs	r3, r1, #2
    67a4:			; <UNDEFINED> instruction: 0xf7fc4479
    67a8:	stmdals	r0, {r0, r2, r3, r4, r5, r7, r8, r9, fp, ip, sp, lr, pc}
    67ac:	movwcs	r4, #18784	; 0x4960
    67b0:	andcs	r3, pc, #3
    67b4:			; <UNDEFINED> instruction: 0xf7fc4479
    67b8:	stmdals	r0, {r0, r2, r4, r5, r7, r8, r9, fp, ip, sp, lr, pc}
    67bc:	andcs	r4, r3, #1523712	; 0x174000
    67c0:	ldrmi	r2, [r0], #-769	; 0xfffffcff
    67c4:			; <UNDEFINED> instruction: 0xf7fc4479
    67c8:	stmdals	r0, {r0, r2, r3, r5, r7, r8, r9, fp, ip, sp, lr, pc}
    67cc:	movwcs	r4, #2394	; 0x95a
    67d0:	andcs	r3, r1, #3
    67d4:			; <UNDEFINED> instruction: 0xf7fc4479
    67d8:	stmdals	r0, {r0, r2, r5, r7, r8, r9, fp, ip, sp, lr, pc}
    67dc:	movwcs	r4, #30249	; 0x7629
    67e0:	andcs	r3, r1, #4
    67e4:	blx	fe7c47de <sg_chk_n_print3@plt+0xfe7c38ba>
    67e8:	ldmdbmi	r4, {fp, ip, pc}^
    67ec:	andcc	r2, r4, r6, lsl #6
    67f0:	ldrbtmi	r2, [r9], #-513	; 0xfffffdff
    67f4:	blx	fe5c47ee <sg_chk_n_print3@plt+0xfe5c38ca>
    67f8:	ldmdbmi	r1, {fp, ip, pc}^
    67fc:	andcs	r2, r3, #4, 6	; 0x10000000
    6800:	ldrbtmi	r4, [r9], #-1048	; 0xfffffbe8
    6804:	blx	fe3c47fe <sg_chk_n_print3@plt+0xfe3c38da>
    6808:	stmdbmi	lr, {fp, ip, pc}^
    680c:	andcc	r2, r4, r3, lsl #6
    6810:	ldrbtmi	r2, [r9], #-513	; 0xfffffdff
    6814:	blx	fe1c480e <sg_chk_n_print3@plt+0xfe1c38ea>
    6818:	stmdbmi	fp, {fp, ip, pc}^
    681c:	andcc	r2, r4, r2, lsl #6
    6820:	ldrbtmi	r2, [r9], #-513	; 0xfffffdff
    6824:	blx	1fc481e <sg_chk_n_print3@plt+0x1fc38fa>
    6828:	stmdbmi	r8, {fp, ip, pc}^
    682c:	ldrmi	r2, [sl], -r1, lsl #6
    6830:	ldrbtmi	r3, [r9], #-4
    6834:	blx	1dc482e <sg_chk_n_print3@plt+0x1dc390a>
    6838:	stmdbmi	r5, {fp, ip, pc}^
    683c:	andcc	r2, r4, r0, lsl #6
    6840:	ldrbtmi	r2, [r9], #-513	; 0xfffffdff
    6844:	blx	1bc483e <sg_chk_n_print3@plt+0x1bc391a>
    6848:	stmdbmi	r2, {fp, ip, pc}^
    684c:	andcc	r2, r5, r7, lsl #6
    6850:	ldrbtmi	r2, [r9], #-513	; 0xfffffdff
    6854:	blx	19c484e <sg_chk_n_print3@plt+0x19c392a>
    6858:	strtmi	r9, [r9], -r0, lsl #16
    685c:	andcc	r2, r5, r6, lsl #6
    6860:			; <UNDEFINED> instruction: 0xf7fc2201
    6864:	stmdals	r0, {r0, r1, r2, r3, r4, r6, r8, r9, fp, ip, sp, lr, pc}
    6868:	movwcs	r4, #2363	; 0x93b
    686c:	andcs	r3, r7, #5
    6870:			; <UNDEFINED> instruction: 0xf7fc4479
    6874:	stmdals	r0, {r0, r1, r2, r4, r6, r8, r9, fp, ip, sp, lr, pc}
    6878:	tstcs	r2, r8, lsr sl
    687c:	ldrbtmi	r3, [sl], #-6
    6880:	blx	fea4487a <sg_chk_n_print3@plt+0xfea43956>
    6884:	bmi	dac88c <sg_chk_n_print3@plt+0xdab968>
    6888:	andcc	r2, r8, r2, lsl #2
    688c:			; <UNDEFINED> instruction: 0xf7fc447a
    6890:	stmdals	r0, {r0, r5, r7, r8, r9, fp, ip, sp, lr, pc}
    6894:	tstcs	r2, r3, lsr sl
    6898:	ldrbtmi	r3, [sl], #-10
    689c:	blx	fe6c4896 <sg_chk_n_print3@plt+0xfe6c3972>
    68a0:	ldrbtmi	r4, [fp], #-2865	; 0xfffff4cf
    68a4:	subscs	pc, r0, #9633792	; 0x930000
    68a8:			; <UNDEFINED> instruction: 0xf893b112
    68ac:	bllt	6d31f8 <sg_chk_n_print3@plt+0x6d22d4>
    68b0:			; <UNDEFINED> instruction: 0xf7fa200a
    68b4:	bmi	b8145c <sg_chk_n_print3@plt+0xb80538>
    68b8:	ldrbtmi	r4, [sl], #-2837	; 0xfffff4eb
    68bc:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
    68c0:	subsmi	r9, sl, r1, lsl #22
    68c4:			; <UNDEFINED> instruction: 0x4620d11f
    68c8:	ldcllt	0, cr11, [r0, #-8]!
    68cc:	strtmi	r4, [sl], -r8, lsr #18
    68d0:	ldrbtmi	r2, [r9], #-1
    68d4:	b	ff9448c4 <sg_chk_n_print3@plt+0xff9439a0>
    68d8:			; <UNDEFINED> instruction: 0x4630e734
    68dc:			; <UNDEFINED> instruction: 0xf95af7fd
    68e0:	ldmdavs	r3!, {r2, r5, r8, fp, lr}
    68e4:			; <UNDEFINED> instruction: 0x46024479
    68e8:			; <UNDEFINED> instruction: 0xf7fa2001
    68ec:	stmdami	r2!, {r1, r3, r4, r6, r7, r9, fp, sp, lr, pc}
    68f0:			; <UNDEFINED> instruction: 0xf7fa4478
    68f4:			; <UNDEFINED> instruction: 0xe72eea72
    68f8:	ldrtmi	r4, [r0], -r0, lsr #18
    68fc:			; <UNDEFINED> instruction: 0xf7fd4479
    6900:			; <UNDEFINED> instruction: 0x4604f993
    6904:			; <UNDEFINED> instruction: 0xf7fae7d7
    6908:	svclt	0x0000ea32
    690c:	strdeq	r5, [r1], -r4
    6910:	andeq	r0, r0, r4, asr #1
    6914:	andeq	r5, r1, r6, lsl #26
    6918:	andeq	r3, r0, sl, asr #28
    691c:	muleq	r0, r4, lr
    6920:	andeq	r3, r0, lr, lsr lr
    6924:	andeq	r3, r0, r8, lsr lr
    6928:	andeq	r3, r0, r0, lsr lr
    692c:	andeq	r3, r0, r8, lsr #28
    6930:	andeq	r3, r0, r0, lsr #28
    6934:	andeq	r3, r0, ip, lsr #28
    6938:	andeq	r3, r0, r4, lsr #28
    693c:	andeq	r3, r0, sl, lsl lr
    6940:	andeq	r3, r0, lr, lsl #28
    6944:	andeq	r3, r0, sl, lsl #24
    6948:	strdeq	r3, [r0], -lr
    694c:	strdeq	r3, [r0], -lr
    6950:	strdeq	r3, [r0], -lr
    6954:	strdeq	r3, [r0], -lr
    6958:	andeq	r3, r0, r4, ror #27
    695c:	andeq	r3, r0, r6, ror #27
    6960:	strdeq	r3, [r0], -r8
    6964:	strdeq	r3, [r0], -lr
    6968:	andeq	r5, r1, sl, lsr #23
    696c:	andeq	r5, r1, sl, asr r6
    6970:	andeq	r2, r0, r2, lsl #25
    6974:	andeq	r2, r0, r4, ror ip
    6978:	andeq	r2, r0, r4, lsr #27
    697c:	andeq	r5, r4, r8, lsl #28
    6980:	addlt	fp, r4, r0, ror r5
    6984:	bge	99a70 <sg_chk_n_print3@plt+0x98b4c>
    6988:			; <UNDEFINED> instruction: 0x460d4b39
    698c:	tstcs	r4, ip, ror r4
    6990:	stmiapl	r3!, {r1, r2, r9, sl, lr}^
    6994:	movwls	r6, #14363	; 0x381b
    6998:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
    699c:	mcrr2	7, 15, pc, r8, cr13	; <UNPREDICTABLE>
    69a0:	stmdacs	r0, {r2, r9, sl, lr}
    69a4:	stmdavc	fp!, {r0, r2, r4, r5, r8, ip, lr, pc}
    69a8:	teqle	sp, r0, lsl #22
    69ac:	ldrbtmi	r4, [fp], #-2865	; 0xfffff4cf
    69b0:	subscs	pc, r0, #9633792	; 0x930000
    69b4:	subscc	pc, r1, #9633792	; 0x930000
    69b8:	eorsle	r4, ip, r3, lsl r3
    69bc:	movwcs	r9, #10242	; 0x2802
    69c0:	andcs	r4, r1, #737280	; 0xb4000
    69c4:	ldrbtmi	r3, [r9], #-4
    69c8:	blx	feb449c0 <sg_chk_n_print3@plt+0xfeb43a9c>
    69cc:	stmdbmi	fp!, {r1, fp, ip, pc}
    69d0:	ldrmi	r2, [sl], -r1, lsl #6
    69d4:	ldrbtmi	r3, [r9], #-4
    69d8:	blx	fe9449d0 <sg_chk_n_print3@plt+0xfe943aac>
    69dc:	stmdbmi	r8!, {r1, fp, ip, pc}
    69e0:	andcc	r2, r4, r0, lsl #6
    69e4:	ldrbtmi	r2, [r9], #-513	; 0xfffffdff
    69e8:	blx	fe7449e0 <sg_chk_n_print3@plt+0xfe743abc>
    69ec:	stmdbmi	r5!, {r1, fp, ip, pc}
    69f0:	andcs	r2, pc, #0, 6
    69f4:	ldrbtmi	r3, [r9], #-5
    69f8:	blx	fe5449f0 <sg_chk_n_print3@plt+0xfe543acc>
    69fc:	ldrbtmi	r4, [fp], #-2850	; 0xfffff4de
    6a00:	subscs	pc, r0, #9633792	; 0x930000
    6a04:			; <UNDEFINED> instruction: 0xf893b112
    6a08:	bllt	ad3354 <sg_chk_n_print3@plt+0xad2430>
    6a0c:			; <UNDEFINED> instruction: 0xf7fa200a
    6a10:	bmi	7c1300 <sg_chk_n_print3@plt+0x7c03dc>
    6a14:	ldrbtmi	r4, [sl], #-2838	; 0xfffff4ea
    6a18:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
    6a1c:	subsmi	r9, sl, r3, lsl #22
    6a20:	strtmi	sp, [r0], -r1, lsr #2
    6a24:	ldcllt	0, cr11, [r0, #-16]!
    6a28:			; <UNDEFINED> instruction: 0x462a4919
    6a2c:	ldrbtmi	r2, [r9], #-1
    6a30:	b	dc4a20 <sg_chk_n_print3@plt+0xdc3afc>
    6a34:			; <UNDEFINED> instruction: 0x4630e7ba
    6a38:			; <UNDEFINED> instruction: 0xf8acf7fd
    6a3c:	strcc	lr, [r0, #-2518]	; 0xfffff62a
    6a40:	strls	r4, [r0, #-2324]	; 0xfffff6ec
    6a44:			; <UNDEFINED> instruction: 0x46024479
    6a48:			; <UNDEFINED> instruction: 0xf7fa2001
    6a4c:	ldmdami	r2, {r1, r3, r5, r9, fp, sp, lr, pc}
    6a50:			; <UNDEFINED> instruction: 0xf7fa4478
    6a54:	ldr	lr, [r1, r2, asr #19]!
    6a58:			; <UNDEFINED> instruction: 0x46304910
    6a5c:			; <UNDEFINED> instruction: 0xf7fd4479
    6a60:	strmi	pc, [r4], -r3, ror #17
    6a64:			; <UNDEFINED> instruction: 0xf7fae7d5
    6a68:	svclt	0x0000e982
    6a6c:	andeq	r5, r1, r8, lsl #11
    6a70:	andeq	r0, r0, r4, asr #1
    6a74:	muleq	r1, lr, sl
    6a78:	strdeq	r3, [r0], -r6
    6a7c:	andeq	r3, r0, lr, ror #25
    6a80:	andeq	r3, r0, r6, ror #25
    6a84:	ldrdeq	r3, [r0], -lr
    6a88:	andeq	r5, r1, lr, asr #20
    6a8c:	strdeq	r5, [r1], -lr
    6a90:	andeq	r2, r0, r6, lsr #22
    6a94:	andeq	r3, r0, r8, lsr r0
    6a98:	strdeq	r3, [r0], -r0
    6a9c:	andeq	r5, r4, r8, lsr #25
    6aa0:	addlt	fp, r4, r0, ror r5
    6aa4:	bge	99bb8 <sg_chk_n_print3@plt+0x98c94>
    6aa8:	strmi	r4, [sp], -r3, asr #22
    6aac:	tstcs	r7, ip, ror r4
    6ab0:	stmiapl	r3!, {r1, r2, r9, sl, lr}^
    6ab4:	movwls	r6, #14363	; 0x381b
    6ab8:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
    6abc:	blx	fee44aba <sg_chk_n_print3@plt+0xfee43b96>
    6ac0:	stmdacs	r0, {r2, r9, sl, lr}
    6ac4:	stmdavc	fp!, {r1, r3, r6, r8, ip, lr, pc}
    6ac8:	cmple	r2, r0, lsl #22
    6acc:	ldrbtmi	r4, [fp], #-2875	; 0xfffff4c5
    6ad0:	subscs	pc, r0, #9633792	; 0x930000
    6ad4:	subscc	pc, r1, #9633792	; 0x930000
    6ad8:	subsle	r4, r1, r3, lsl r3
    6adc:	tstcs	r1, r2, lsl #16
    6ae0:	andcc	r4, r6, r7, lsr sl
    6ae4:			; <UNDEFINED> instruction: 0xf7fc447a
    6ae8:	stmdals	r2, {r0, r2, r4, r5, r6, r9, fp, ip, sp, lr, pc}
    6aec:	tstcs	r1, r5, lsr sl
    6af0:	ldrbtmi	r3, [sl], #-8
    6af4:	blx	1bc4aec <sg_chk_n_print3@plt+0x1bc3bc8>
    6af8:	bmi	cecb08 <sg_chk_n_print3@plt+0xcebbe4>
    6afc:	andcc	r2, r9, r1, lsl #2
    6b00:			; <UNDEFINED> instruction: 0xf7fc447a
    6b04:	stmdals	r2, {r0, r1, r2, r5, r6, r9, fp, ip, sp, lr, pc}
    6b08:	movwcs	r4, #2352	; 0x930
    6b0c:	rsbscs	r3, pc, #10
    6b10:			; <UNDEFINED> instruction: 0xf7fc4479
    6b14:	stmdals	r2, {r0, r1, r2, r9, fp, ip, sp, lr, pc}
    6b18:	movwcs	r4, #10541	; 0x292d
    6b1c:	andcs	r3, r3, #11
    6b20:			; <UNDEFINED> instruction: 0xf7fc4479
    6b24:	stmdals	r2, {r0, r1, r2, r3, r4, r5, r6, r7, r8, fp, ip, sp, lr, pc}
    6b28:	movwcs	r4, #6442	; 0x192a
    6b2c:	andcc	r4, fp, sl, lsl r6
    6b30:			; <UNDEFINED> instruction: 0xf7fc4479
    6b34:	stmdals	r2, {r0, r1, r2, r4, r5, r6, r7, r8, fp, ip, sp, lr, pc}
    6b38:	movwcs	r4, #2343	; 0x927
    6b3c:	andcc	r2, fp, r1, lsl #4
    6b40:			; <UNDEFINED> instruction: 0xf7fc4479
    6b44:	blmi	985308 <sg_chk_n_print3@plt+0x9843e4>
    6b48:			; <UNDEFINED> instruction: 0xf893447b
    6b4c:	tstlt	r2, r0, asr r2
    6b50:	subscc	pc, r1, #9633792	; 0x930000
    6b54:	andcs	fp, sl, fp, lsr #22
    6b58:	ldmib	r4, {r1, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    6b5c:	blmi	5993e4 <sg_chk_n_print3@plt+0x5984c0>
    6b60:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
    6b64:	blls	e0bd4 <sg_chk_n_print3@plt+0xdfcb0>
    6b68:	qsuble	r4, sl, r1
    6b6c:	andlt	r4, r4, r0, lsr #12
    6b70:	ldmdbmi	ip, {r4, r5, r6, r8, sl, fp, ip, sp, pc}
    6b74:	andcs	r4, r1, sl, lsr #12
    6b78:			; <UNDEFINED> instruction: 0xf7fa4479
    6b7c:			; <UNDEFINED> instruction: 0xe7a5e992
    6b80:			; <UNDEFINED> instruction: 0xf7fd4630
    6b84:	ldmib	r6, {r0, r1, r2, fp, ip, sp, lr, pc}^
    6b88:	ldmdbmi	r7, {r8, sl, ip, sp}
    6b8c:	ldrbtmi	r9, [r9], #-1280	; 0xfffffb00
    6b90:	andcs	r4, r1, r2, lsl #12
    6b94:	stmib	r4, {r1, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    6b98:	ldrbtmi	r4, [r8], #-2068	; 0xfffff7ec
    6b9c:	ldmdb	ip, {r1, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    6ba0:	ldmdbmi	r3, {r2, r3, r4, r7, r8, r9, sl, sp, lr, pc}
    6ba4:	ldrbtmi	r4, [r9], #-1584	; 0xfffff9d0
    6ba8:			; <UNDEFINED> instruction: 0xf83ef7fd
    6bac:	ldrb	r4, [r5, r4, lsl #12]
    6bb0:	ldm	ip, {r1, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    6bb4:	andeq	r5, r1, r8, ror #8
    6bb8:	andeq	r0, r0, r4, asr #1
    6bbc:	andeq	r5, r1, lr, ror r9
    6bc0:	andeq	r3, r0, r4, lsl #24
    6bc4:	muleq	r0, r6, ip
    6bc8:	strdeq	r3, [r0], -r8
    6bcc:	andeq	r3, r0, r0, lsl #24
    6bd0:	andeq	r3, r0, r8, lsl #24
    6bd4:	andeq	r3, r0, ip, lsl #24
    6bd8:	andeq	r3, r0, ip, lsl #24
    6bdc:	andeq	r5, r1, r4, lsl #18
    6be0:			; <UNDEFINED> instruction: 0x000153b4
    6be4:	ldrdeq	r2, [r0], -ip
    6be8:	andeq	r2, r0, lr, ror #29
    6bec:	andeq	r3, r0, r6, lsr #7
    6bf0:	andeq	r5, r4, lr, asr fp
    6bf4:	addlt	fp, r4, r0, ror r5
    6bf8:	bge	99cdc <sg_chk_n_print3@plt+0x98db8>
    6bfc:			; <UNDEFINED> instruction: 0x460d4b37
    6c00:	tstcs	r4, ip, ror r4
    6c04:	stmiapl	r3!, {r1, r2, r9, sl, lr}^
    6c08:	movwls	r6, #14363	; 0x381b
    6c0c:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
    6c10:	blx	3c4c0e <sg_chk_n_print3@plt+0x3c3cea>
    6c14:	stmdacs	r0, {r2, r9, sl, lr}
    6c18:	stmdavc	fp!, {r1, r4, r5, r8, ip, lr, pc}
    6c1c:	teqle	sl, r0, lsl #22
    6c20:	ldrbtmi	r4, [fp], #-2863	; 0xfffff4d1
    6c24:	subscs	pc, r0, #9633792	; 0x930000
    6c28:	subscc	pc, r1, #9633792	; 0x930000
    6c2c:	eorsle	r4, r9, r3, lsl r3
    6c30:	tstcs	r1, r2, lsl #16
    6c34:	andcc	r4, r6, fp, lsr #20
    6c38:			; <UNDEFINED> instruction: 0xf7fc447a
    6c3c:	stmdals	r2, {r0, r1, r3, r6, r7, r8, fp, ip, sp, lr, pc}
    6c40:	tstcs	r1, r9, lsr #20
    6c44:	ldrbtmi	r3, [sl], #-8
    6c48:			; <UNDEFINED> instruction: 0xf9c4f7fc
    6c4c:	bmi	9ecc5c <sg_chk_n_print3@plt+0x9ebd38>
    6c50:	andcc	r2, r9, r1, lsl #2
    6c54:			; <UNDEFINED> instruction: 0xf7fc447a
    6c58:	stmdals	r2, {r0, r2, r3, r4, r5, r7, r8, fp, ip, sp, lr, pc}
    6c5c:	movwcs	r4, #2340	; 0x924
    6c60:	strdcc	r2, [sl], -pc	; <UNPREDICTABLE>
    6c64:			; <UNDEFINED> instruction: 0xf7fc4479
    6c68:	blmi	8c51e4 <sg_chk_n_print3@plt+0x8c42c0>
    6c6c:			; <UNDEFINED> instruction: 0xf893447b
    6c70:	tstlt	r2, r0, asr r2
    6c74:	subscc	pc, r1, #9633792	; 0x930000
    6c78:	andcs	fp, sl, fp, lsr #22
    6c7c:	stmdb	r2, {r1, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    6c80:	blmi	5994fc <sg_chk_n_print3@plt+0x5985d8>
    6c84:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
    6c88:	blls	e0cf8 <sg_chk_n_print3@plt+0xdfdd4>
    6c8c:	qsuble	r4, sl, r1
    6c90:	andlt	r4, r4, r0, lsr #12
    6c94:	ldmdbmi	r9, {r4, r5, r6, r8, sl, fp, ip, sp, pc}
    6c98:	andcs	r4, r1, sl, lsr #12
    6c9c:			; <UNDEFINED> instruction: 0xf7fa4479
    6ca0:	ldr	lr, [sp, r0, lsl #18]!
    6ca4:			; <UNDEFINED> instruction: 0xf7fc4630
    6ca8:	ldmib	r6, {r0, r2, r4, r5, r6, r8, r9, sl, fp, ip, sp, lr, pc}^
    6cac:	ldmdbmi	r4, {r8, sl, ip, sp}
    6cb0:	ldrbtmi	r9, [r9], #-1280	; 0xfffffb00
    6cb4:	andcs	r4, r1, r2, lsl #12
    6cb8:	ldm	r2!, {r1, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    6cbc:	ldrbtmi	r4, [r8], #-2065	; 0xfffff7ef
    6cc0:	stm	sl, {r1, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    6cc4:	ldmdbmi	r0, {r2, r4, r5, r7, r8, r9, sl, sp, lr, pc}
    6cc8:	ldrbtmi	r4, [r9], #-1584	; 0xfffff9d0
    6ccc:			; <UNDEFINED> instruction: 0xffacf7fc
    6cd0:	ldrb	r4, [r5, r4, lsl #12]
    6cd4:	stmda	sl, {r1, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    6cd8:	andeq	r5, r1, r4, lsl r3
    6cdc:	andeq	r0, r0, r4, asr #1
    6ce0:	andeq	r5, r1, sl, lsr #16
    6ce4:	andeq	r3, r0, r8, lsr #22
    6ce8:	andeq	r3, r0, sl, lsr fp
    6cec:	andeq	r3, r0, r4, asr #22
    6cf0:	andeq	r3, r0, r4, asr fp
    6cf4:	andeq	r5, r1, r0, ror #15
    6cf8:	muleq	r1, r0, r2
    6cfc:			; <UNDEFINED> instruction: 0x000028b8
    6d00:	andeq	r2, r0, sl, asr #27
    6d04:	andeq	r3, r0, r2, lsl #5
    6d08:	andeq	r5, r4, sl, lsr sl
    6d0c:	addlt	fp, r2, r0, ror r5
    6d10:			; <UNDEFINED> instruction: 0x460d4c37
    6d14:			; <UNDEFINED> instruction: 0x466a4b37
    6d18:	tstcs	r4, ip, ror r4
    6d1c:	stmiapl	r3!, {r1, r2, r9, sl, lr}^
    6d20:	movwls	r6, #6171	; 0x181b
    6d24:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
    6d28:	blx	fe0c4d24 <sg_chk_n_print3@plt+0xfe0c3e00>
    6d2c:	stmdacs	r0, {r2, r9, sl, lr}
    6d30:	stmdavc	fp!, {r0, r1, r4, r5, r8, ip, lr, pc}
    6d34:	teqle	fp, r0, lsl #22
    6d38:	ldrbtmi	r4, [fp], #-2863	; 0xfffff4d1
    6d3c:	subscs	pc, r0, #9633792	; 0x930000
    6d40:	subscc	pc, r1, #9633792	; 0x930000
    6d44:	eorsle	r4, sl, r3, lsl r3
    6d48:	movwcs	r9, #6144	; 0x1800
    6d4c:	ldrmi	r4, [sl], -fp, lsr #18
    6d50:	ldrbtmi	r3, [r9], #-3
    6d54:			; <UNDEFINED> instruction: 0xf8e6f7fc
    6d58:	stmdbmi	r9!, {fp, ip, pc}
    6d5c:	andcc	r2, r3, r0, lsl #6
    6d60:	ldrbtmi	r2, [r9], #-513	; 0xfffffdff
    6d64:			; <UNDEFINED> instruction: 0xf8def7fc
    6d68:	bmi	9acd70 <sg_chk_n_print3@plt+0x9abe4c>
    6d6c:	strmi	r2, [r8], #-260	; 0xfffffefc
    6d70:			; <UNDEFINED> instruction: 0xf7fc447a
    6d74:	stmdals	r0, {r0, r1, r2, r3, r5, r8, fp, ip, sp, lr, pc}
    6d78:	tstcs	r4, r3, lsr #20
    6d7c:	ldrbtmi	r3, [sl], #-8
    6d80:			; <UNDEFINED> instruction: 0xf928f7fc
    6d84:	ldrbtmi	r4, [fp], #-2849	; 0xfffff4df
    6d88:	subscs	pc, r0, #9633792	; 0x930000
    6d8c:			; <UNDEFINED> instruction: 0xf893b112
    6d90:	bllt	6d36dc <sg_chk_n_print3@plt+0x6d27b8>
    6d94:			; <UNDEFINED> instruction: 0xf7fa200a
    6d98:	bmi	780f78 <sg_chk_n_print3@plt+0x780054>
    6d9c:	ldrbtmi	r4, [sl], #-2837	; 0xfffff4eb
    6da0:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
    6da4:	subsmi	r9, sl, r1, lsl #22
    6da8:			; <UNDEFINED> instruction: 0x4620d11f
    6dac:	ldcllt	0, cr11, [r0, #-8]!
    6db0:			; <UNDEFINED> instruction: 0x462a4918
    6db4:	ldrbtmi	r2, [r9], #-1
    6db8:	ldmda	r2!, {r1, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    6dbc:			; <UNDEFINED> instruction: 0x4630e7bc
    6dc0:	mcr2	7, 7, pc, cr8, cr12, {7}	; <UNPREDICTABLE>
    6dc4:	ldmdavs	r3!, {r2, r4, r8, fp, lr}
    6dc8:			; <UNDEFINED> instruction: 0x46024479
    6dcc:			; <UNDEFINED> instruction: 0xf7fa2001
    6dd0:	ldmdami	r2, {r3, r5, r6, fp, sp, lr, pc}
    6dd4:			; <UNDEFINED> instruction: 0xf7fa4478
    6dd8:	ldr	lr, [r5, r0, lsl #16]!
    6ddc:			; <UNDEFINED> instruction: 0x46304910
    6de0:			; <UNDEFINED> instruction: 0xf7fc4479
    6de4:	strmi	pc, [r4], -r1, lsr #30
    6de8:			; <UNDEFINED> instruction: 0xf7f9e7d7
    6dec:	svclt	0x0000efc0
    6df0:	strdeq	r5, [r1], -ip
    6df4:	andeq	r0, r0, r4, asr #1
    6df8:	andeq	r5, r1, r2, lsl r7
    6dfc:	andeq	r3, r0, r6, lsl #21
    6e00:	andeq	r3, r0, lr, ror sl
    6e04:	andeq	r3, r0, r8, ror sl
    6e08:	andeq	r3, r0, sl, lsl #21
    6e0c:	andeq	r5, r1, r6, asr #13
    6e10:	andeq	r5, r1, r6, ror r1
    6e14:	muleq	r0, lr, r7
    6e18:	muleq	r0, r0, r7
    6e1c:	andeq	r3, r0, r8, ror r1
    6e20:	andeq	r5, r4, r4, lsr #18
    6e24:	addlt	fp, r2, r0, ror r5
    6e28:	strmi	r4, [sp], -pc, asr #24
    6e2c:	strbtmi	r4, [sl], -pc, asr #22
    6e30:	tstcs	sl, ip, ror r4
    6e34:	stmiapl	r3!, {r1, r2, r9, sl, lr}^
    6e38:	movwls	r6, #6171	; 0x181b
    6e3c:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
    6e40:			; <UNDEFINED> instruction: 0xf9f6f7fd
    6e44:	stmdacs	r0, {r2, r9, sl, lr}
    6e48:	stmdavc	fp!, {r0, r1, r5, r6, r8, ip, lr, pc}
    6e4c:	cmnle	fp, r0, lsl #22
    6e50:	ldrbtmi	r4, [fp], #-2887	; 0xfffff4b9
    6e54:	subscs	pc, r0, #9633792	; 0x930000
    6e58:	subscc	pc, r1, #9633792	; 0x930000
    6e5c:	rsble	r4, sl, r3, lsl r3
    6e60:	movwcs	r9, #30720	; 0x7800
    6e64:	andcs	r4, r1, #1097728	; 0x10c000
    6e68:	ldrbtmi	r3, [r9], #-2
    6e6c:			; <UNDEFINED> instruction: 0xf85af7fc
    6e70:	stmdbmi	r1, {fp, ip, pc}^
    6e74:	andcc	r2, r2, r5, lsl #6
    6e78:	ldrbtmi	r2, [r9], #-513	; 0xfffffdff
    6e7c:			; <UNDEFINED> instruction: 0xf852f7fc
    6e80:	ldmdbmi	lr!, {fp, ip, pc}
    6e84:	andcc	r2, r2, r4, lsl #6
    6e88:	ldrbtmi	r2, [r9], #-513	; 0xfffffdff
    6e8c:			; <UNDEFINED> instruction: 0xf84af7fc
    6e90:	ldmdbmi	fp!, {fp, ip, pc}
    6e94:	andcc	r2, r2, r3, lsl #6
    6e98:	ldrbtmi	r2, [r9], #-513	; 0xfffffdff
    6e9c:			; <UNDEFINED> instruction: 0xf842f7fc
    6ea0:	ldmdbmi	r8!, {fp, ip, pc}
    6ea4:	andcs	r2, r1, #134217728	; 0x8000000
    6ea8:	ldrbtmi	r4, [r9], #-1048	; 0xfffffbe8
    6eac:			; <UNDEFINED> instruction: 0xf83af7fc
    6eb0:	ldmdbmi	r5!, {fp, ip, pc}
    6eb4:	ldrmi	r2, [sl], -r1, lsl #6
    6eb8:	ldrbtmi	r3, [r9], #-2
    6ebc:			; <UNDEFINED> instruction: 0xf832f7fc
    6ec0:	ldmdbmi	r2!, {fp, ip, pc}
    6ec4:	andcc	r2, r2, r0, lsl #6
    6ec8:	ldrbtmi	r2, [r9], #-513	; 0xfffffdff
    6ecc:			; <UNDEFINED> instruction: 0xf82af7fc
    6ed0:	stmdbmi	pc!, {fp, ip, pc}	; <UNPREDICTABLE>
    6ed4:	andcc	r2, r3, r0, lsl #6
    6ed8:	ldrbtmi	r2, [r9], #-527	; 0xfffffdf1
    6edc:			; <UNDEFINED> instruction: 0xf822f7fc
    6ee0:	bmi	b2cee8 <sg_chk_n_print3@plt+0xb2bfc4>
    6ee4:	strmi	r2, [r8], #-260	; 0xfffffefc
    6ee8:			; <UNDEFINED> instruction: 0xf7fc447a
    6eec:	stmdals	r0, {r0, r1, r4, r5, r6, fp, ip, sp, lr, pc}
    6ef0:	tstcs	r4, r9, lsr #20
    6ef4:	ldrbtmi	r3, [sl], #-8
    6ef8:			; <UNDEFINED> instruction: 0xf86cf7fc
    6efc:	ldrbtmi	r4, [fp], #-2855	; 0xfffff4d9
    6f00:	subscs	pc, r0, #9633792	; 0x930000
    6f04:			; <UNDEFINED> instruction: 0xf893b112
    6f08:	bllt	6d3854 <sg_chk_n_print3@plt+0x6d2930>
    6f0c:			; <UNDEFINED> instruction: 0xf7f9200a
    6f10:	bmi	902e00 <sg_chk_n_print3@plt+0x901edc>
    6f14:	ldrbtmi	r4, [sl], #-2837	; 0xfffff4eb
    6f18:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
    6f1c:	subsmi	r9, sl, r1, lsl #22
    6f20:			; <UNDEFINED> instruction: 0x4620d11f
    6f24:	ldcllt	0, cr11, [r0, #-8]!
    6f28:			; <UNDEFINED> instruction: 0x462a491e
    6f2c:	ldrbtmi	r2, [r9], #-1
    6f30:	svc	0x00b6f7f9
    6f34:	ldrtmi	lr, [r0], -ip, lsl #15
    6f38:	mcr2	7, 1, pc, cr12, cr12, {7}	; <UNPREDICTABLE>
    6f3c:	ldmdavs	r3!, {r1, r3, r4, r8, fp, lr}
    6f40:			; <UNDEFINED> instruction: 0x46024479
    6f44:			; <UNDEFINED> instruction: 0xf7f92001
    6f48:	ldmdami	r8, {r2, r3, r5, r7, r8, r9, sl, fp, sp, lr, pc}
    6f4c:			; <UNDEFINED> instruction: 0xf7f94478
    6f50:	str	lr, [r5, r4, asr #30]
    6f54:			; <UNDEFINED> instruction: 0x46304916
    6f58:			; <UNDEFINED> instruction: 0xf7fc4479
    6f5c:	strmi	pc, [r4], -r5, ror #28
    6f60:			; <UNDEFINED> instruction: 0xf7f9e7d7
    6f64:	svclt	0x0000ef04
    6f68:	andeq	r5, r1, r4, ror #1
    6f6c:	andeq	r0, r0, r4, asr #1
    6f70:	strdeq	r5, [r1], -sl
    6f74:	andeq	r3, r0, r2, asr #19
    6f78:			; <UNDEFINED> instruction: 0x000039ba
    6f7c:	andeq	r3, r0, lr, lsr #19
    6f80:	andeq	r3, r0, r6, lsr #19
    6f84:	muleq	r0, lr, r9
    6f88:	muleq	r0, r6, r9
    6f8c:	muleq	r0, r2, r9
    6f90:	andeq	r3, r0, sl, lsl #19
    6f94:	andeq	r3, r0, r4, lsl #19
    6f98:	andeq	r3, r0, r6, lsl #19
    6f9c:	andeq	r5, r1, lr, asr #10
    6fa0:	strdeq	r4, [r1], -lr
    6fa4:	andeq	r2, r0, r6, lsr #12
    6fa8:	andeq	r2, r0, r8, lsl r6
    6fac:			; <UNDEFINED> instruction: 0x00003cb0
    6fb0:	andeq	r5, r4, ip, lsr #15
    6fb4:	push	{r2, r3, r5, r9, fp, lr}
    6fb8:	ldrbtmi	r4, [sl], #-496	; 0xfffffe10
    6fbc:	addslt	r4, r8, fp, lsr #30
    6fc0:	strmi	r4, [r5], -fp, lsr #22
    6fc4:	stmdage	r1, {r0, r1, r2, r3, r4, r5, r6, sl, lr}
    6fc8:	ldmpl	r3, {r1, r2, r3, r9, sl, lr}^
    6fcc:	andcs	r4, r0, #59768832	; 0x3900000
    6fd0:	tstls	r7, #1769472	; 0x1b0000
    6fd4:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
    6fd8:	tsteq	r8, #1073741825	; 0x40000001	; <UNPREDICTABLE>
    6fdc:	andcs	lr, r2, #3358720	; 0x334000
    6fe0:	stmib	sp, {r0, r8, r9, ip, pc}^
    6fe4:	andls	r2, r6, #4, 4	; 0x40000000
    6fe8:			; <UNDEFINED> instruction: 0xff16f7fc
    6fec:	cmplt	r8, r4, lsl #12
    6ff0:	blmi	7d9878 <sg_chk_n_print3@plt+0x7d8954>
    6ff4:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
    6ff8:	blls	5e1068 <sg_chk_n_print3@plt+0x5e0144>
    6ffc:	teqle	r1, sl, asr r0
    7000:	andslt	r4, r8, r0, lsr #12
    7004:	ldrhhi	lr, [r0, #141]!	; 0x8d
    7008:	ldrdhi	pc, [ip], #-143	; 0xffffff71	; <UNPREDICTABLE>
    700c:	stmdbls	r6, {r3, r4, r5, r9, sl, lr}
    7010:			; <UNDEFINED> instruction: 0xf89844f8
    7014:			; <UNDEFINED> instruction: 0xf7fb2295
    7018:	stmdacs	r0, {r0, r1, r2, r3, r7, fp, ip, sp, lr, pc}
    701c:			; <UNDEFINED> instruction: 0x4604bfb8
    7020:	vstrpl	d29, [r2, #920]	; 0x398
    7024:	mulcc	r0, r8, r8
    7028:	svceq	0x0040f012
    702c:	andcs	fp, r5, #20, 30	; 0x50
    7030:	ldrmi	r2, [r0], #-514	; 0xfffffdfe
    7034:			; <UNDEFINED> instruction: 0xf0075dc7
    7038:	cmnlt	r3, pc, lsl #14
    703c:	vstrmi.16	s22, [pc, #-250]	; 6f4a <sg_chk_n_print3@plt+0x6026>	; <UNPREDICTABLE>
    7040:	bge	1d823c <sg_chk_n_print3@plt+0x1d7318>
    7044:	ldrtmi	r2, [r8], -r0, asr #2
    7048:	svc	0x0036f7f9
    704c:	strtmi	r4, [sl], -ip, lsl #18
    7050:			; <UNDEFINED> instruction: 0x46034479
    7054:			; <UNDEFINED> instruction: 0xf7f92001
    7058:	eorsvs	lr, r7, r4, lsr #30
    705c:	stcmi	7, cr14, [r9, #-800]	; 0xfffffce0
    7060:			; <UNDEFINED> instruction: 0xe7ee447d
    7064:	mcr	7, 4, pc, cr2, cr9, {7}	; <UNPREDICTABLE>
    7068:	andeq	r4, r1, sl, asr pc
    706c:	andeq	r5, r4, r0, asr #14
    7070:	andeq	r0, r0, r4, asr #1
    7074:	andeq	r4, r1, r0, lsr #30
    7078:	andeq	r5, r1, ip, lsr r4
    707c:	andeq	r2, r0, r4, lsl r1
    7080:	andeq	r3, r0, ip, lsr r8
    7084:	andeq	r3, r0, ip, lsl lr
    7088:	movwcs	fp, #1392	; 0x570
    708c:	addlt	r4, r4, r4, asr ip
    7090:			; <UNDEFINED> instruction: 0x46064a54
    7094:			; <UNDEFINED> instruction: 0x460d447c
    7098:	stmdbge	r1, {r3, r4, r9, sl, lr}
    709c:	ldmdavs	r2, {r1, r5, r7, fp, ip, lr}
    70a0:			; <UNDEFINED> instruction: 0xf04f9203
    70a4:	movwls	r0, #4608	; 0x1200
    70a8:			; <UNDEFINED> instruction: 0xff84f7ff
    70ac:	ldmdblt	r8!, {r2, r9, sl, lr}
    70b0:	blcs	2dcbc <sg_chk_n_print3@plt+0x2cd98>
    70b4:	blcs	1bb19c <sg_chk_n_print3@plt+0x1ba278>
    70b8:	vrecps.f32	d27, d2, d8
    70bc:	andle	r7, fp, pc, lsl #8
    70c0:	blmi	12199ec <sg_chk_n_print3@plt+0x1218ac8>
    70c4:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
    70c8:	blls	e1138 <sg_chk_n_print3@plt+0xe0214>
    70cc:			; <UNDEFINED> instruction: 0xf040405a
    70d0:	strtmi	r8, [r0], -r5, lsl #1
    70d4:	ldcllt	0, cr11, [r0, #-16]!
    70d8:	tstcs	r1, r2, lsl #20
    70dc:			; <UNDEFINED> instruction: 0xf7fd4630
    70e0:	strmi	pc, [r4], -r7, lsr #17
    70e4:	mvnle	r2, r0, lsl #16
    70e8:	blcs	2519c <sg_chk_n_print3@plt+0x24278>
    70ec:	blmi	ffb610 <sg_chk_n_print3@plt+0xffa6ec>
    70f0:			; <UNDEFINED> instruction: 0xf893447b
    70f4:			; <UNDEFINED> instruction: 0xf8932250
    70f8:	tstmi	r3, #268435461	; 0x10000005
    70fc:	stmdals	r2, {r0, r2, r3, r6, ip, lr, pc}
    7100:	ldmdbmi	fp!, {r2, r8, r9, sp}
    7104:	andcc	r2, r2, r1, lsl #4
    7108:			; <UNDEFINED> instruction: 0xf7fb4479
    710c:	blmi	e86d40 <sg_chk_n_print3@plt+0xe85e1c>
    7110:			; <UNDEFINED> instruction: 0xf893447b
    7114:	tstlt	sl, r0, asr r2
    7118:	subscc	pc, r1, #9633792	; 0x930000
    711c:	cmple	r9, r0, lsl #22
    7120:			; <UNDEFINED> instruction: 0xf7f9200a
    7124:			; <UNDEFINED> instruction: 0xe7cbeeb0
    7128:	tstcs	r1, r2, lsl #20
    712c:			; <UNDEFINED> instruction: 0xf7fd4630
    7130:			; <UNDEFINED> instruction: 0x4604f87f
    7134:	bicle	r2, r3, r0, lsl #16
    7138:	bllt	ee51ec <sg_chk_n_print3@plt+0xee42c8>
    713c:	ldrbtmi	r4, [fp], #-2862	; 0xfffff4d2
    7140:	subscs	pc, r0, #9633792	; 0x930000
    7144:	subscc	pc, r1, #9633792	; 0x930000
    7148:	eorsle	r4, sl, r3, lsl r3
    714c:	movwcs	r9, #2050	; 0x802
    7150:	andcs	r4, r1, #688128	; 0xa8000
    7154:	ldrbtmi	r3, [r9], #-3
    7158:	mcr2	7, 7, pc, cr4, cr11, {7}	; <UNPREDICTABLE>
    715c:	ldrbtmi	r4, [fp], #-2856	; 0xfffff4d8
    7160:	subscs	pc, r0, #9633792	; 0x930000
    7164:	sbcsle	r2, fp, r0, lsl #20
    7168:	subscc	pc, r1, #9633792	; 0x930000
    716c:	sbcsle	r2, r7, r0, lsl #22
    7170:	ldrtmi	r4, [r0], -r4, lsr #18
    7174:			; <UNDEFINED> instruction: 0xf7fc4479
    7178:			; <UNDEFINED> instruction: 0x4604fd57
    717c:	stmdbmi	r2!, {r5, r7, r8, r9, sl, sp, lr, pc}
    7180:	andcs	r4, r1, sl, lsr #12
    7184:			; <UNDEFINED> instruction: 0xf7f94479
    7188:	ldr	lr, [r0, ip, lsl #29]!
    718c:			; <UNDEFINED> instruction: 0x462a491f
    7190:	ldrbtmi	r2, [r9], #-1
    7194:	mcr	7, 4, pc, cr4, cr9, {7}	; <UNPREDICTABLE>
    7198:	bmi	7810e0 <sg_chk_n_print3@plt+0x7801bc>
    719c:	ldmdbmi	sp, {r0, sp}
    71a0:	ldrbtmi	r6, [sl], #-2099	; 0xfffff7cd
    71a4:			; <UNDEFINED> instruction: 0xf7f94479
    71a8:	ldmdami	fp, {r2, r3, r4, r5, r6, r9, sl, fp, sp, lr, pc}
    71ac:			; <UNDEFINED> instruction: 0xf7f94478
    71b0:			; <UNDEFINED> instruction: 0xe7a4ee14
    71b4:			; <UNDEFINED> instruction: 0x46304919
    71b8:			; <UNDEFINED> instruction: 0xf7fc4479
    71bc:			; <UNDEFINED> instruction: 0x4604fd35
    71c0:	bmi	600fc0 <sg_chk_n_print3@plt+0x60009c>
    71c4:	ldmdbmi	r7, {r0, sp}
    71c8:	ldrbtmi	r6, [sl], #-2099	; 0xfffff7cd
    71cc:			; <UNDEFINED> instruction: 0xf7f94479
    71d0:	ldmdami	r5, {r3, r5, r6, r9, sl, fp, sp, lr, pc}
    71d4:			; <UNDEFINED> instruction: 0xf7f94478
    71d8:	ldr	lr, [r7, r0, lsl #28]!
    71dc:	stcl	7, cr15, [r6, #996]	; 0x3e4
    71e0:	andeq	r4, r1, r0, lsl #29
    71e4:	andeq	r0, r0, r4, asr #1
    71e8:	andeq	r4, r1, r0, asr lr
    71ec:	andeq	r5, r1, ip, asr r3
    71f0:	andeq	r3, r0, r4, ror #15
    71f4:	andeq	r5, r1, ip, lsr r3
    71f8:	andeq	r5, r1, lr, lsl #6
    71fc:	andeq	r3, r0, sl, ror r7
    7200:	andeq	r5, r1, lr, ror #5
    7204:	muleq	r4, r0, r5
    7208:	ldrdeq	r2, [r0], -r0
    720c:	andeq	r2, r0, r2, asr #7
    7210:	andeq	r3, r0, r6, lsr r7
    7214:			; <UNDEFINED> instruction: 0x000023b4
    7218:	andeq	r2, r0, ip, lsl #27
    721c:	andeq	r5, r4, ip, asr #10
    7220:	andeq	r3, r0, sl, ror #13
    7224:	andeq	r2, r0, ip, lsl #7
    7228:	andeq	r2, r0, r4, ror #26
    722c:	blmi	fe959cc4 <sg_chk_n_print3@plt+0xfe958da0>
    7230:	ldrblt	r4, [r0, #1146]!	; 0x47a
    7234:	ldmpl	r3, {r0, r2, r7, ip, sp, pc}^
    7238:	strmi	r4, [lr], -r7, lsl #12
    723c:	stmdbge	r1, {r0, sp}
    7240:	movwls	r6, #14363	; 0x381b
    7244:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
    7248:	movwls	r2, #4864	; 0x1300
    724c:	mrc2	7, 5, pc, cr2, cr15, {7}
    7250:	stmdblt	r8, {r2, r9, sl, lr}^
    7254:	stccs	13, cr9, [r0, #-4]
    7258:	stccs	0, cr13, [r1, #-480]	; 0xfffffe20
    725c:	stccs	0, cr13, [r6, #-292]	; 0xfffffedc
    7260:	vrecps.f32	d27, d2, d8
    7264:	andle	r7, fp, pc, lsl #8
    7268:	blmi	fe599ccc <sg_chk_n_print3@plt+0xfe598da8>
    726c:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
    7270:	blls	e12e0 <sg_chk_n_print3@plt+0xe03bc>
    7274:			; <UNDEFINED> instruction: 0xf040405a
    7278:	strtmi	r8, [r0], -r1, lsr #2
    727c:	ldcllt	0, cr11, [r0, #20]!
    7280:	tstcs	r3, r2, lsl #20
    7284:			; <UNDEFINED> instruction: 0xf7fc4638
    7288:			; <UNDEFINED> instruction: 0x4604ffd3
    728c:	mvnle	r2, r0, lsl #16
    7290:	blcs	25364 <sg_chk_n_print3@plt+0x24440>
    7294:	sbchi	pc, pc, r0, asr #32
    7298:	ldrbtmi	r4, [fp], #-2956	; 0xfffff474
    729c:	subscs	pc, r0, #9633792	; 0x930000
    72a0:	subscc	pc, r1, #9633792	; 0x930000
    72a4:			; <UNDEFINED> instruction: 0xf0004313
    72a8:	stmdals	r2, {r2, r4, r6, r7, pc}
    72ac:	stmibmi	r8, {r2, r8, r9, sp}
    72b0:	andcc	r2, r2, r1, lsl #4
    72b4:			; <UNDEFINED> instruction: 0xf7fb4479
    72b8:	stmdals	r2, {r0, r2, r4, r5, r9, sl, fp, ip, sp, lr, pc}
    72bc:	smlabbcs	r2, r5, sl, r4
    72c0:	ldrbtmi	r3, [sl], #-4
    72c4:	mcr2	7, 4, pc, cr6, cr11, {7}	; <UNPREDICTABLE>
    72c8:	bmi	fe0ed2d8 <sg_chk_n_print3@plt+0xfe0ec3b4>
    72cc:	andcc	r2, r6, r2, lsl #2
    72d0:			; <UNDEFINED> instruction: 0xf7fb447a
    72d4:	blmi	fe086cd8 <sg_chk_n_print3@plt+0xfe085db4>
    72d8:			; <UNDEFINED> instruction: 0xf893447b
    72dc:			; <UNDEFINED> instruction: 0xb1222250
    72e0:	subscc	pc, r1, #9633792	; 0x930000
    72e4:			; <UNDEFINED> instruction: 0xf0402b00
    72e8:	andcs	r8, sl, lr, asr #1
    72ec:	stcl	7, cr15, [sl, #996]	; 0x3e4
    72f0:	bge	c11e0 <sg_chk_n_print3@plt+0xc02bc>
    72f4:	ldrtmi	r4, [r8], -r9, lsr #12
    72f8:			; <UNDEFINED> instruction: 0xff9af7fc
    72fc:	stmdacs	r0, {r2, r9, sl, lr}
    7300:	ldmdavc	r3!, {r1, r4, r5, r7, r8, ip, lr, pc}
    7304:			; <UNDEFINED> instruction: 0xf0402b00
    7308:	blmi	1d67624 <sg_chk_n_print3@plt+0x1d66700>
    730c:			; <UNDEFINED> instruction: 0xf893447b
    7310:			; <UNDEFINED> instruction: 0xf8932250
    7314:	tstmi	r3, #268435461	; 0x10000005
    7318:	sbchi	pc, r3, r0
    731c:	tstcs	r2, r2, lsl #16
    7320:	andcc	r4, r4, r0, ror sl
    7324:			; <UNDEFINED> instruction: 0xf7fb447a
    7328:	blmi	1c06c84 <sg_chk_n_print3@plt+0x1c05d60>
    732c:			; <UNDEFINED> instruction: 0xf893447b
    7330:	bcs	fc78 <sg_chk_n_print3@plt+0xed54>
    7334:			; <UNDEFINED> instruction: 0xf893d0d9
    7338:	blcs	13c84 <sg_chk_n_print3@plt+0x12d60>
    733c:	stmdbmi	fp!, {r0, r2, r4, r6, r7, ip, lr, pc}^
    7340:	ldrbtmi	r4, [r9], #-1592	; 0xfffff9c8
    7344:	ldc2l	7, cr15, [r0], #-1008	; 0xfffffc10
    7348:	str	r4, [sp, r4, lsl #12]
    734c:	tstcs	sl, r2, lsl #20
    7350:			; <UNDEFINED> instruction: 0xf7fc4638
    7354:	strmi	pc, [r4], -sp, ror #30
    7358:	orrle	r2, r5, r0, lsl #16
    735c:	blcs	25430 <sg_chk_n_print3@plt+0x2450c>
    7360:	blmi	18fb928 <sg_chk_n_print3@plt+0x18faa04>
    7364:			; <UNDEFINED> instruction: 0xf893447b
    7368:			; <UNDEFINED> instruction: 0xf8932250
    736c:	tstmi	r3, #268435461	; 0x10000005
    7370:	stmdals	r2, {r2, r3, r4, r5, r6, ip, lr, pc}
    7374:	ldmdbmi	pc, {r0, r1, r2, r8, r9, sp}^	; <UNPREDICTABLE>
    7378:	andcc	r2, r3, r1, lsl #4
    737c:			; <UNDEFINED> instruction: 0xf7fb4479
    7380:	stmdals	r2, {r0, r4, r6, r7, r8, sl, fp, ip, sp, lr, pc}
    7384:	movwcs	r4, #26972	; 0x695c
    7388:	andcs	r3, r1, #3
    738c:			; <UNDEFINED> instruction: 0xf7fb4479
    7390:	stmdals	r2, {r0, r3, r6, r7, r8, sl, fp, ip, sp, lr, pc}
    7394:	movwcs	r4, #22873	; 0x5959
    7398:	andcs	r3, r1, #3
    739c:			; <UNDEFINED> instruction: 0xf7fb4479
    73a0:	stmdals	r2, {r0, r6, r7, r8, sl, fp, ip, sp, lr, pc}
    73a4:	movwcs	r4, #18774	; 0x4956
    73a8:	andcs	r3, r1, #3
    73ac:			; <UNDEFINED> instruction: 0xf7fb4479
    73b0:	stmdals	r2, {r0, r3, r4, r5, r7, r8, sl, fp, ip, sp, lr, pc}
    73b4:	movwcs	r4, #14675	; 0x3953
    73b8:	ldrmi	r2, [r8], #-513	; 0xfffffdff
    73bc:			; <UNDEFINED> instruction: 0xf7fb4479
    73c0:	stmdals	r2, {r0, r4, r5, r7, r8, sl, fp, ip, sp, lr, pc}
    73c4:	movwcs	r4, #10576	; 0x2950
    73c8:	andcs	r3, r1, #3
    73cc:			; <UNDEFINED> instruction: 0xf7fb4479
    73d0:	stmdals	r2, {r0, r3, r5, r7, r8, sl, fp, ip, sp, lr, pc}
    73d4:	movwcs	r4, #6477	; 0x194d
    73d8:	andcc	r4, r3, sl, lsl r6
    73dc:			; <UNDEFINED> instruction: 0xf7fb4479
    73e0:	stmdals	r2, {r0, r5, r7, r8, sl, fp, ip, sp, lr, pc}
    73e4:	movwcs	r4, #2378	; 0x94a
    73e8:	andcs	r3, r1, #3
    73ec:			; <UNDEFINED> instruction: 0xf7fb4479
    73f0:	stmdals	r2, {r0, r3, r4, r7, r8, sl, fp, ip, sp, lr, pc}
    73f4:	movwcs	r4, #2375	; 0x947
    73f8:	andcs	r3, r7, #6
    73fc:			; <UNDEFINED> instruction: 0xf7fb4479
    7400:	stmdals	r2, {r0, r4, r7, r8, sl, fp, ip, sp, lr, pc}
    7404:	tstcs	r1, r4, asr #20
    7408:	ldrbtmi	r3, [sl], #-7
    740c:	stc2l	7, cr15, [r2, #1004]!	; 0x3ec
    7410:	ldrbtmi	r4, [fp], #-2882	; 0xfffff4be
    7414:	subscs	pc, r0, #9633792	; 0x930000
    7418:			; <UNDEFINED> instruction: 0xf43f2a00
    741c:			; <UNDEFINED> instruction: 0xf893af66
    7420:	blcs	13d6c <sg_chk_n_print3@plt+0x12e48>
    7424:	svcge	0x0061f43f
    7428:			; <UNDEFINED> instruction: 0x4638493d
    742c:			; <UNDEFINED> instruction: 0xf7fc4479
    7430:			; <UNDEFINED> instruction: 0x4604fbfb
    7434:	ldmdbmi	fp!, {r3, r4, r8, r9, sl, sp, lr, pc}
    7438:	andcs	r4, r1, r2, lsr r6
    743c:			; <UNDEFINED> instruction: 0xf7f94479
    7440:			; <UNDEFINED> instruction: 0xe729ed30
    7444:			; <UNDEFINED> instruction: 0x46324938
    7448:	ldrbtmi	r2, [r9], #-1
    744c:	stc	7, cr15, [r8, #-996]!	; 0xfffffc1c
    7450:	bmi	dc1274 <sg_chk_n_print3@plt+0xdc0350>
    7454:	ldmdbmi	r6!, {r0, sp}
    7458:	ldrbtmi	r6, [sl], #-2107	; 0xfffff7c5
    745c:			; <UNDEFINED> instruction: 0xf7f94479
    7460:	ldmdami	r4!, {r5, r8, sl, fp, sp, lr, pc}
    7464:			; <UNDEFINED> instruction: 0xf7f94478
    7468:			; <UNDEFINED> instruction: 0xe71eecb8
    746c:	andcs	r4, r1, r2, lsr sl
    7470:	ldmdavs	fp!, {r1, r4, r5, r8, fp, lr}
    7474:	ldrbtmi	r4, [r9], #-1146	; 0xfffffb86
    7478:	ldc	7, cr15, [r2, #-996]	; 0xfffffc1c
    747c:	ldrbtmi	r4, [r8], #-2096	; 0xfffff7d0
    7480:	stc	7, cr15, [sl], #996	; 0x3e4
    7484:	stmdbmi	pc!, {r0, r2, r4, r5, r6, r8, r9, sl, sp, lr, pc}	; <UNPREDICTABLE>
    7488:	ldrbtmi	r4, [r9], #-1592	; 0xfffff9c8
    748c:	blx	ff345486 <sg_chk_n_print3@plt+0xff344562>
    7490:	strbt	r4, [r9], r4, lsl #12
    7494:	ldrtmi	r4, [r2], -ip, lsr #18
    7498:	ldrbtmi	r4, [r9], #-1576	; 0xfffff9d8
    749c:	stc	7, cr15, [r0, #-996]	; 0xfffffc1c
    74a0:	bmi	ac1174 <sg_chk_n_print3@plt+0xac0250>
    74a4:	stmdbmi	sl!, {r0, sp}
    74a8:	ldrbtmi	r6, [sl], #-2107	; 0xfffff7c5
    74ac:			; <UNDEFINED> instruction: 0xf7f94479
    74b0:	stmdami	r8!, {r3, r4, r5, r6, r7, sl, fp, sp, lr, pc}
    74b4:			; <UNDEFINED> instruction: 0xf7f94478
    74b8:			; <UNDEFINED> instruction: 0xe72fec90
    74bc:	mrrc	7, 15, pc, r6, cr9	; <UNPREDICTABLE>
    74c0:	andeq	r4, r1, r4, ror #25
    74c4:	andeq	r0, r0, r4, asr #1
    74c8:	andeq	r4, r1, r8, lsr #25
    74cc:			; <UNDEFINED> instruction: 0x000151b2
    74d0:	andeq	r3, r0, ip, lsl r7
    74d4:	andeq	r3, r0, r2, lsr #14
    74d8:	andeq	r3, r0, r8, lsr #14
    74dc:	andeq	r5, r1, r4, ror r1
    74e0:	andeq	r5, r1, r0, asr #2
    74e4:	andeq	r3, r0, r4, ror r6
    74e8:	andeq	r5, r1, r0, lsr #2
    74ec:	andeq	r5, r4, r2, asr #7
    74f0:	andeq	r5, r1, r8, ror #1
    74f4:	andeq	r3, r0, r4, lsr #11
    74f8:	muleq	r0, ip, r5
    74fc:	muleq	r0, r4, r5
    7500:	andeq	r3, r0, ip, lsl #11
    7504:	andeq	r3, r0, r0, lsl #11
    7508:	andeq	r3, r0, r4, ror r5
    750c:	andeq	r3, r0, ip, ror #10
    7510:	andeq	r3, r0, r4, ror #10
    7514:	andeq	r3, r0, ip, asr r5
    7518:	andeq	r3, r0, lr, asr r5
    751c:	andeq	r5, r1, sl, lsr r0
    7520:	ldrdeq	r5, [r4], -r8
    7524:	andeq	r2, r0, r8, lsl r1
    7528:	andeq	r2, r0, sl, lsl #2
    752c:	andeq	r3, r0, lr, asr r5
    7530:	strdeq	r2, [r0], -ip
    7534:	muleq	r0, ip, r7
    7538:	muleq	r0, r0, r4
    753c:	andeq	r2, r0, r2, ror #1
    7540:			; <UNDEFINED> instruction: 0x00002aba
    7544:	andeq	r5, r4, sl, ror r2
    7548:	strheq	r2, [r0], -sl
    754c:	ldrdeq	r3, [r0], -sl
    7550:	andeq	r2, r0, ip, lsr #1
    7554:	ldrdeq	r2, [r0], -r4
    7558:	blmi	fed9a034 <sg_chk_n_print3@plt+0xfed99110>
    755c:	ldrblt	r4, [r0, #1146]!	; 0x47a
    7560:	ldmpl	r3, {r0, r1, r2, r7, ip, sp, pc}^
    7564:	strmi	r4, [sp], -r7, lsl #12
    7568:	stmdbge	r3, {r0, sp}
    756c:	movwls	r6, #22555	; 0x581b
    7570:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
    7574:	movwls	r2, #13056	; 0x3300
    7578:	ldc2	7, cr15, [ip, #-1020]	; 0xfffffc04
    757c:	ldmdblt	r8!, {r2, r9, sl, lr}
    7580:	cdpcs	14, 0, cr9, cr1, cr3, {0}
    7584:	mcrcs	0, 0, sp, cr6, cr10, {1}
    7588:	vrecps.f32	d27, d2, d8
    758c:	andle	r7, fp, pc, lsl #8
    7590:	blmi	fea1a03c <sg_chk_n_print3@plt+0xfea19118>
    7594:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
    7598:	blls	161608 <sg_chk_n_print3@plt+0x1606e4>
    759c:			; <UNDEFINED> instruction: 0xf040405a
    75a0:	strtmi	r8, [r0], -r5, asr #2
    75a4:	ldcllt	0, cr11, [r0, #28]!
    75a8:	tstcs	r1, r4, lsl #20
    75ac:			; <UNDEFINED> instruction: 0xf7fc4638
    75b0:			; <UNDEFINED> instruction: 0x4604fe3f
    75b4:	mvnle	r2, r0, lsl #16
    75b8:	blcs	2566c <sg_chk_n_print3@plt+0x24748>
    75bc:	tsthi	r9, r0, asr #32	; <UNPREDICTABLE>
    75c0:	ldrbtmi	r4, [fp], #-2974	; 0xfffff462
    75c4:	subscs	pc, r0, #9633792	; 0x930000
    75c8:	subscc	pc, r1, #9633792	; 0x930000
    75cc:			; <UNDEFINED> instruction: 0xf0004313
    75d0:	stmdals	r4, {r0, r1, r2, r4, r8, pc}
    75d4:	bmi	fe68f9e4 <sg_chk_n_print3@plt+0xfe68eac0>
    75d8:	ldrbtmi	r3, [sl], #-6
    75dc:	ldc2l	7, cr15, [sl], #1004	; 0x3ec
    75e0:	ldrbtmi	r4, [fp], #-2968	; 0xfffff468
    75e4:	subscs	pc, r0, #9633792	; 0x930000
    75e8:			; <UNDEFINED> instruction: 0xf893b122
    75ec:	blcs	13f38 <sg_chk_n_print3@plt+0x13014>
    75f0:	tsthi	r5, r0, asr #32	; <UNPREDICTABLE>
    75f4:			; <UNDEFINED> instruction: 0xf7f9200a
    75f8:	strb	lr, [r9, r6, asr #24]
    75fc:	tstcs	fp, r4, lsl #20
    7600:			; <UNDEFINED> instruction: 0xf7fc4638
    7604:			; <UNDEFINED> instruction: 0x4604fe15
    7608:	bicle	r2, r1, r0, lsl #16
    760c:	blcs	256c0 <sg_chk_n_print3@plt+0x2479c>
    7610:	sbcshi	pc, r9, r0, asr #32
    7614:	ldrbtmi	r4, [fp], #-2956	; 0xfffff474
    7618:	subscs	pc, r0, #9633792	; 0x930000
    761c:	subscc	pc, r1, #9633792	; 0x930000
    7620:			; <UNDEFINED> instruction: 0xf0004313
    7624:	stmdals	r4, {r0, r1, r2, r4, r6, r7, pc}
    7628:	bmi	fe20fa40 <sg_chk_n_print3@plt+0xfe20eb1c>
    762c:	ldrbtmi	r3, [sl], #-10
    7630:			; <UNDEFINED> instruction: 0xf8baf7fc
    7634:	bmi	fe1ad64c <sg_chk_n_print3@plt+0xfe1ac728>
    7638:	andcc	r2, lr, r4, lsl #2
    763c:			; <UNDEFINED> instruction: 0xf7fc447a
    7640:	stmdals	r4, {r0, r1, r4, r5, r7, fp, ip, sp, lr, pc}
    7644:	smlabbcs	r4, r3, sl, r4
    7648:	ldrbtmi	r3, [sl], #-18	; 0xffffffee
    764c:			; <UNDEFINED> instruction: 0xf8acf7fc
    7650:	bmi	fe06d668 <sg_chk_n_print3@plt+0xfe06c744>
    7654:	andscc	r2, r6, r4, lsl #2
    7658:			; <UNDEFINED> instruction: 0xf7fc447a
    765c:	stmdals	r4, {r0, r2, r5, r7, fp, ip, sp, lr, pc}
    7660:	tstcs	r4, lr, ror sl
    7664:	ldrbtmi	r3, [sl], #-26	; 0xffffffe6
    7668:			; <UNDEFINED> instruction: 0xf89ef7fc
    766c:	bmi	1f2d684 <sg_chk_n_print3@plt+0x1f2c760>
    7670:	andscc	r2, lr, r4, lsl #2
    7674:			; <UNDEFINED> instruction: 0xf7fc447a
    7678:	stmdals	r4, {r0, r1, r2, r4, r7, fp, ip, sp, lr, pc}
    767c:	tstcs	r4, r9, ror sl
    7680:	ldrbtmi	r3, [sl], #-34	; 0xffffffde
    7684:			; <UNDEFINED> instruction: 0xf890f7fc
    7688:	bmi	1ded6a0 <sg_chk_n_print3@plt+0x1dec77c>
    768c:	eorcc	r2, r6, r4, lsl #2
    7690:			; <UNDEFINED> instruction: 0xf7fc447a
    7694:	stmdals	r4, {r0, r3, r7, fp, ip, sp, lr, pc}
    7698:	tstcs	r4, r4, ror sl
    769c:	ldrbtmi	r3, [sl], #-42	; 0xffffffd6
    76a0:			; <UNDEFINED> instruction: 0xf882f7fc
    76a4:	bmi	1cad6bc <sg_chk_n_print3@plt+0x1cac798>
    76a8:	eorcc	r2, lr, r4, lsl #2
    76ac:			; <UNDEFINED> instruction: 0xf7fc447a
    76b0:	stmdals	r4, {r0, r1, r3, r4, r5, r6, fp, ip, sp, lr, pc}
    76b4:	tstcs	r4, pc, ror #20
    76b8:	ldrbtmi	r3, [sl], #-50	; 0xffffffce
    76bc:			; <UNDEFINED> instruction: 0xf874f7fc
    76c0:	bmi	1b6d6d8 <sg_chk_n_print3@plt+0x1b6c7b4>
    76c4:	eorscc	r2, r6, r4, lsl #2
    76c8:			; <UNDEFINED> instruction: 0xf7fc447a
    76cc:	stmdals	r4, {r0, r2, r3, r5, r6, fp, ip, sp, lr, pc}
    76d0:	tstcs	r4, sl, ror #20
    76d4:	ldrbtmi	r3, [sl], #-58	; 0xffffffc6
    76d8:			; <UNDEFINED> instruction: 0xf866f7fc
    76dc:	bmi	1a2d6f4 <sg_chk_n_print3@plt+0x1a2c7d0>
    76e0:	eorscc	r2, lr, r4, lsl #2
    76e4:			; <UNDEFINED> instruction: 0xf7fc447a
    76e8:	stmdals	r4, {r0, r1, r2, r3, r4, r6, fp, ip, sp, lr, pc}
    76ec:	tstcs	r4, r5, ror #20
    76f0:	ldrbtmi	r3, [sl], #-66	; 0xffffffbe
    76f4:			; <UNDEFINED> instruction: 0xf858f7fc
    76f8:	bmi	18ed710 <sg_chk_n_print3@plt+0x18ec7ec>
    76fc:	subcc	r2, r6, r4, lsl #2
    7700:			; <UNDEFINED> instruction: 0xf7fc447a
    7704:	stmdals	r4, {r0, r4, r6, fp, ip, sp, lr, pc}
    7708:	tstcs	r4, r0, ror #20
    770c:	ldrbtmi	r3, [sl], #-74	; 0xffffffb6
    7710:			; <UNDEFINED> instruction: 0xf84af7fc
    7714:	bmi	17ad72c <sg_chk_n_print3@plt+0x17ac808>
    7718:	subcc	r2, lr, r4, lsl #2
    771c:			; <UNDEFINED> instruction: 0xf7fc447a
    7720:	stmdals	r4, {r0, r1, r6, fp, ip, sp, lr, pc}
    7724:	tstcs	r4, fp, asr sl
    7728:	ldrbtmi	r3, [sl], #-82	; 0xffffffae
    772c:			; <UNDEFINED> instruction: 0xf83cf7fc
    7730:	bmi	166d748 <sg_chk_n_print3@plt+0x166c824>
    7734:	subscc	r2, r6, r4, lsl #2
    7738:			; <UNDEFINED> instruction: 0xf7fc447a
    773c:	stmdals	r4, {r0, r2, r4, r5, fp, ip, sp, lr, pc}
    7740:	tstcs	r4, r6, asr sl
    7744:	ldrbtmi	r3, [sl], #-90	; 0xffffffa6
    7748:			; <UNDEFINED> instruction: 0xf82ef7fc
    774c:	bmi	152d764 <sg_chk_n_print3@plt+0x152c840>
    7750:	subscc	r2, lr, r4, lsl #2
    7754:			; <UNDEFINED> instruction: 0xf7fc447a
    7758:	stmdals	r4, {r0, r1, r2, r5, fp, ip, sp, lr, pc}
    775c:	tstcs	r4, r1, asr sl
    7760:	ldrbtmi	r3, [sl], #-98	; 0xffffff9e
    7764:			; <UNDEFINED> instruction: 0xf820f7fc
    7768:	bmi	13ed780 <sg_chk_n_print3@plt+0x13ec85c>
    776c:	rsbcc	r2, r6, r4, lsl #2
    7770:			; <UNDEFINED> instruction: 0xf7fc447a
    7774:	stmdals	r4, {r0, r3, r4, fp, ip, sp, lr, pc}
    7778:	tstcs	r4, ip, asr #20
    777c:	ldrbtmi	r3, [sl], #-106	; 0xffffff96
    7780:			; <UNDEFINED> instruction: 0xf812f7fc
    7784:	bmi	12ad79c <sg_chk_n_print3@plt+0x12ac878>
    7788:	rsbcc	r2, lr, r4, lsl #2
    778c:			; <UNDEFINED> instruction: 0xf7fc447a
    7790:	stmdals	r4, {r0, r1, r3, fp, ip, sp, lr, pc}
    7794:	tstcs	r4, r7, asr #20
    7798:	ldrbtmi	r3, [sl], #-114	; 0xffffff8e
    779c:			; <UNDEFINED> instruction: 0xf804f7fc
    77a0:	ldrbtmi	r4, [fp], #-2885	; 0xfffff4bb
    77a4:	subscs	pc, r0, #9633792	; 0x930000
    77a8:			; <UNDEFINED> instruction: 0xf43f2a00
    77ac:			; <UNDEFINED> instruction: 0xf893af23
    77b0:	blcs	140fc <sg_chk_n_print3@plt+0x131d8>
    77b4:	svcge	0x001ef43f
    77b8:	ldrtmi	r4, [r8], -r0, asr #18
    77bc:			; <UNDEFINED> instruction: 0xf7fc4479
    77c0:			; <UNDEFINED> instruction: 0x4604fa33
    77c4:	ldmdbmi	lr!, {r2, r5, r6, r7, r9, sl, sp, lr, pc}
    77c8:	ldrtmi	r4, [r0], -sl, lsr #12
    77cc:			; <UNDEFINED> instruction: 0xf7f94479
    77d0:	ldr	lr, [pc, -r8, ror #22]
    77d4:	andcs	r6, r1, r9, ror r8
    77d8:	bmi	ea18cc <sg_chk_n_print3@plt+0xea09a8>
    77dc:	ldmdbmi	sl!, {r8, ip, pc}
    77e0:	ldrbtmi	r4, [r9], #-1146	; 0xfffffb86
    77e4:	bl	17457d0 <sg_chk_n_print3@plt+0x17448ac>
    77e8:	ldrbtmi	r4, [r8], #-2104	; 0xfffff7c8
    77ec:	b	ffd457d8 <sg_chk_n_print3@plt+0xffd448b4>
    77f0:	ldmdbmi	r7!, {r0, r3, r4, r8, r9, sl, sp, lr, pc}
    77f4:	andcs	r4, r1, sl, lsr #12
    77f8:			; <UNDEFINED> instruction: 0xf7f94479
    77fc:			; <UNDEFINED> instruction: 0xe6dfeb52
    7800:	andcs	r6, r1, r9, ror r8
    7804:	bmi	ce18f8 <sg_chk_n_print3@plt+0xce09d4>
    7808:	ldmdbmi	r3!, {r8, ip, pc}
    780c:	ldrbtmi	r4, [r9], #-1146	; 0xfffffb86
    7810:	bl	11c57fc <sg_chk_n_print3@plt+0x11c48d8>
    7814:	ldrbtmi	r4, [r8], #-2097	; 0xfffff7cf
    7818:	b	ff7c5804 <sg_chk_n_print3@plt+0xff7c48e0>
    781c:	ldmdbmi	r0!, {r0, r3, r4, r6, r7, r9, sl, sp, lr, pc}
    7820:	ldrbtmi	r4, [r9], #-1592	; 0xfffff9c8
    7824:	blx	4581c <sg_chk_n_print3@plt+0x448f8>
    7828:	ldrt	r4, [r1], r4, lsl #12
    782c:	b	fe7c5818 <sg_chk_n_print3@plt+0xfe7c48f4>
    7830:			; <UNDEFINED> instruction: 0x000149b8
    7834:	andeq	r0, r0, r4, asr #1
    7838:	andeq	r4, r1, r0, lsl #19
    783c:	andeq	r4, r1, sl, lsl #29
    7840:	andeq	r3, r0, lr, asr #12
    7844:	andeq	r4, r1, sl, ror #28
    7848:	andeq	r4, r1, r6, lsr lr
    784c:	andeq	r3, r0, sl, lsr r4
    7850:	andeq	r3, r0, r8, lsr r4
    7854:	andeq	r3, r0, r6, lsr r4
    7858:	andeq	r3, r0, r4, lsr r4
    785c:	andeq	r3, r0, r2, lsr r4
    7860:	andeq	r3, r0, r0, lsr r4
    7864:	andeq	r3, r0, lr, lsr #8
    7868:	andeq	r3, r0, ip, lsr #8
    786c:	andeq	r3, r0, sl, lsr #8
    7870:	andeq	r3, r0, r8, lsr #8
    7874:	andeq	r3, r0, r6, lsr #8
    7878:	andeq	r3, r0, r8, lsr #8
    787c:	andeq	r3, r0, sl, lsr #8
    7880:	andeq	r3, r0, ip, lsr #8
    7884:	andeq	r3, r0, lr, lsr #8
    7888:	andeq	r3, r0, r0, lsr r4
    788c:	andeq	r3, r0, r2, lsr r4
    7890:	andeq	r3, r0, r4, lsr r4
    7894:	andeq	r3, r0, r2, lsr r4
    7898:	andeq	r3, r0, r0, lsr r4
    789c:	andeq	r3, r0, lr, lsr #8
    78a0:	andeq	r3, r0, ip, lsr #8
    78a4:	andeq	r3, r0, sl, lsr #8
    78a8:	andeq	r3, r0, r8, lsr #8
    78ac:	andeq	r3, r0, r6, lsr #8
    78b0:	andeq	r3, r0, r4, lsr #8
    78b4:	andeq	r3, r0, r2, lsr #8
    78b8:	andeq	r4, r1, sl, lsr #25
    78bc:	andeq	r4, r4, r8, asr #30
    78c0:	andeq	r1, r0, r8, lsl #27
    78c4:	andeq	r3, r0, r4, lsr r2
    78c8:	muleq	r0, sl, r2
    78cc:	andeq	r3, r0, r2, asr #4
    78d0:	andeq	r1, r0, ip, asr sp
    78d4:			; <UNDEFINED> instruction: 0x000033bc
    78d8:	andeq	r2, r0, lr, ror #4
    78dc:	ldrdeq	r3, [r0], -sl
    78e0:	andeq	r4, r4, r2, ror #29
    78e4:	push	{r0, r2, r3, r5, r6, r9, fp, lr}
    78e8:	ldrbtmi	r4, [sl], #-496	; 0xfffffe10
    78ec:	addlt	r4, r2, ip, ror #26
    78f0:	strmi	r4, [lr], -ip, ror #22
    78f4:			; <UNDEFINED> instruction: 0x4607447d
    78f8:			; <UNDEFINED> instruction: 0x462958d3
    78fc:	movwls	r6, #6171	; 0x181b
    7900:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
    7904:	blx	fe2458fc <sg_chk_n_print3@plt+0xfe2449d8>
    7908:	cmnlt	r0, r4, lsl #12
    790c:	blmi	195a2ac <sg_chk_n_print3@plt+0x1959388>
    7910:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
    7914:	blls	61984 <sg_chk_n_print3@plt+0x60a60>
    7918:			; <UNDEFINED> instruction: 0xf040405a
    791c:			; <UNDEFINED> instruction: 0x462080bc
    7920:	pop	{r1, ip, sp, pc}
    7924:	blmi	18680ec <sg_chk_n_print3@plt+0x18671c8>
    7928:	ldmdbvs	r9!, {r3, r5, r9, sl, lr}^
    792c:			; <UNDEFINED> instruction: 0xf893447b
    7930:			; <UNDEFINED> instruction: 0xf7fa2295
    7934:	cdpne	12, 0, cr15, cr4, cr1, {0}
    7938:	ldmdbvs	fp!, {r3, r5, r6, r7, r8, r9, fp, ip, lr, pc}^
    793c:	ldrtmi	r4, [r8], -sl, ror #12
    7940:	stmdaeq	r4, {r0, r1, r5, r7, r8, r9, fp, sp, lr, pc}
    7944:	smlatbeq	sl, r8, r1, pc	; <UNPREDICTABLE>
    7948:	bicsvc	lr, r1, r1, lsl #22
    794c:	tstcc	ip, r9, asr #32
    7950:	stc2l	7, cr15, [lr], #-1008	; 0xfffffc10
    7954:	stmdacs	r0, {r2, r9, sl, lr}
    7958:	ldmdavc	r3!, {r3, r4, r6, r7, r8, ip, lr, pc}
    795c:	cmnle	sp, r0, lsl #22
    7960:	ldrbtmi	r4, [fp], #-2899	; 0xfffff4ad
    7964:	subscs	pc, r0, #9633792	; 0x930000
    7968:	subscc	pc, r1, #9633792	; 0x930000
    796c:	rsbsle	r4, ip, r3, lsl r3
    7970:	tstcs	r1, r0, lsl #16
    7974:	andcc	r4, r2, pc, asr #20
    7978:	ldrbtmi	r4, [sl], #-3663	; 0xfffff1b1
    797c:	blx	ac5972 <sg_chk_n_print3@plt+0xac4a4e>
    7980:	bmi	13ad988 <sg_chk_n_print3@plt+0x13aca64>
    7984:	andcc	r2, r3, r1, lsl #2
    7988:	ldrbtmi	r4, [sl], #-1150	; 0xfffffb82
    798c:	blx	8c5982 <sg_chk_n_print3@plt+0x8c4a5e>
    7990:	stmdbmi	fp, {fp, ip, pc}^
    7994:	andcc	r2, r4, r7, lsl #6
    7998:	ldrbtmi	r2, [r9], #-513	; 0xfffffdff
    799c:	blx	ff0c5990 <sg_chk_n_print3@plt+0xff0c4a6c>
    79a0:	stmdbmi	r8, {fp, ip, pc}^
    79a4:	andcc	r2, r4, r6, lsl #6
    79a8:	ldrbtmi	r2, [r9], #-513	; 0xfffffdff
    79ac:	blx	feec59a0 <sg_chk_n_print3@plt+0xfeec4a7c>
    79b0:	stmdbmi	r5, {fp, ip, pc}^
    79b4:	andcc	r2, r4, r5, lsl #6
    79b8:	ldrbtmi	r2, [r9], #-513	; 0xfffffdff
    79bc:	blx	fecc59b0 <sg_chk_n_print3@plt+0xfecc4a8c>
    79c0:	stmdbmi	r2, {fp, ip, pc}^
    79c4:	ldrmi	r2, [sl], -r3, lsl #6
    79c8:	ldrbtmi	r3, [r9], #-4
    79cc:	blx	feac59c0 <sg_chk_n_print3@plt+0xfeac4a9c>
    79d0:	ldmdbmi	pc!, {fp, ip, pc}	; <UNPREDICTABLE>
    79d4:	andcc	r2, r4, r2, lsl #6
    79d8:	ldrbtmi	r2, [r9], #-513	; 0xfffffdff
    79dc:	blx	fe8c59d0 <sg_chk_n_print3@plt+0xfe8c4aac>
    79e0:	ldmdbmi	ip!, {fp, ip, pc}
    79e4:	ldrmi	r2, [sl], -r1, lsl #6
    79e8:	ldrbtmi	r3, [r9], #-4
    79ec:	blx	fe6c59e0 <sg_chk_n_print3@plt+0xfe6c4abc>
    79f0:	ldmdbmi	r9!, {fp, ip, pc}
    79f4:	andcc	r2, r4, r0, lsl #6
    79f8:	ldrbtmi	r2, [r9], #-513	; 0xfffffdff
    79fc:	blx	fe4c59f0 <sg_chk_n_print3@plt+0xfe4c4acc>
    7a00:	bmi	dada08 <sg_chk_n_print3@plt+0xdacae4>
    7a04:	andcc	r2, r5, r1, lsl #2
    7a08:			; <UNDEFINED> instruction: 0xf7fb447a
    7a0c:	stmdals	r0, {r0, r1, r5, r6, r7, r9, fp, ip, sp, lr, pc}
    7a10:	movwcs	r4, #2355	; 0x933
    7a14:	andcs	r3, pc, #6
    7a18:			; <UNDEFINED> instruction: 0xf7fb4479
    7a1c:	stmdals	r0, {r0, r1, r7, r9, fp, ip, sp, lr, pc}
    7a20:	tstcs	r2, r2, lsr r6
    7a24:			; <UNDEFINED> instruction: 0xf7fb3008
    7a28:			; <UNDEFINED> instruction: 0xf1b8fad5
    7a2c:	stcle	15, cr0, [r9, #-40]	; 0xffffffd8
    7a30:	stmdals	r0, {r1, r3, r8, sl, sp}
    7a34:	ldrtmi	r2, [r2], -r2, lsl #2
    7a38:	strmi	r4, [sp], #-1064	; 0xfffffbd8
    7a3c:	blx	ff2c5a30 <sg_chk_n_print3@plt+0xff2c4b0c>
    7a40:	cfldr64le	mvdx4, [r6], #672	; 0x2a0
    7a44:	ldrbtmi	r4, [fp], #-2855	; 0xfffff4d9
    7a48:	subscs	pc, r0, #9633792	; 0x930000
    7a4c:			; <UNDEFINED> instruction: 0xf893b112
    7a50:	stmiblt	fp, {r0, r4, r6, r9, ip, sp}^
    7a54:			; <UNDEFINED> instruction: 0xf7f9200a
    7a58:	smmla	r7, r6, sl, lr
    7a5c:	ldrtmi	r4, [r2], -r2, lsr #18
    7a60:	ldrbtmi	r2, [r9], #-1
    7a64:	b	745a50 <sg_chk_n_print3@plt+0x744b2c>
    7a68:			; <UNDEFINED> instruction: 0x4638e77a
    7a6c:			; <UNDEFINED> instruction: 0xf892f7fc
    7a70:	ldmdavs	fp!, {r1, r2, r3, r4, r8, fp, lr}
    7a74:			; <UNDEFINED> instruction: 0x46024479
    7a78:			; <UNDEFINED> instruction: 0xf7f92001
    7a7c:	ldmdami	ip, {r1, r4, r9, fp, sp, lr, pc}
    7a80:			; <UNDEFINED> instruction: 0xf7f94478
    7a84:	ldrb	lr, [r3, -sl, lsr #19]!
    7a88:			; <UNDEFINED> instruction: 0x4638491a
    7a8c:			; <UNDEFINED> instruction: 0xf7fc4479
    7a90:	strmi	pc, [r4], -fp, asr #17
    7a94:			; <UNDEFINED> instruction: 0xf7f9e73a
    7a98:	svclt	0x0000e96a
    7a9c:	andeq	r4, r1, sl, lsr #12
    7aa0:	andeq	r4, r4, r0, lsl lr
    7aa4:	andeq	r0, r0, r4, asr #1
    7aa8:	andeq	r4, r1, r4, lsl #12
    7aac:	andeq	r4, r1, r0, lsr #22
    7ab0:	andeq	r4, r1, sl, ror #21
    7ab4:	andeq	r3, r0, r6, asr #5
    7ab8:	andeq	r3, r0, r0, asr r3
    7abc:	ldrdeq	r3, [r0], -r6
    7ac0:	andeq	r3, r0, r6, ror #5
    7ac4:	ldrdeq	r3, [r0], -sl
    7ac8:	andeq	r3, r0, lr, asr #5
    7acc:	andeq	r3, r0, r2, asr #5
    7ad0:			; <UNDEFINED> instruction: 0x000032ba
    7ad4:			; <UNDEFINED> instruction: 0x000032b2
    7ad8:	andeq	r3, r0, sl, lsr #5
    7adc:	andeq	r3, r0, r4, lsr #5
    7ae0:			; <UNDEFINED> instruction: 0x000032b0
    7ae4:	andeq	r4, r1, r6, lsl #20
    7ae8:	strdeq	r1, [r0], -r2
    7aec:	andeq	r1, r0, r4, ror #21
    7af0:			; <UNDEFINED> instruction: 0x000024b8
    7af4:	andeq	r4, r4, r8, ror ip
    7af8:	push	{r0, r6, r9, fp, lr}
    7afc:	ldrbtmi	r4, [sl], #-496	; 0xfffffe10
    7b00:	addlt	r4, r2, r0, asr #26
    7b04:	strmi	r4, [lr], -r0, asr #22
    7b08:			; <UNDEFINED> instruction: 0x4607447d
    7b0c:			; <UNDEFINED> instruction: 0x462958d3
    7b10:	movwls	r6, #6171	; 0x181b
    7b14:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
    7b18:			; <UNDEFINED> instruction: 0xf97ef7fc
    7b1c:	cmplt	r8, r4, lsl #12
    7b20:	blmi	e5a410 <sg_chk_n_print3@plt+0xe594ec>
    7b24:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
    7b28:	blls	61b98 <sg_chk_n_print3@plt+0x60c74>
    7b2c:	qdsuble	r4, sl, r5
    7b30:	andlt	r4, r2, r0, lsr #12
    7b34:	ldrhhi	lr, [r0, #141]!	; 0x8d
    7b38:			; <UNDEFINED> instruction: 0x46284b35
    7b3c:	ldrbtmi	r6, [fp], #-2425	; 0xfffff687
    7b40:	addscs	pc, r5, #9633792	; 0x930000
    7b44:	blx	ffe45b34 <sg_chk_n_print3@plt+0xffe44c10>
    7b48:	blle	ffa4f360 <sg_chk_n_print3@plt+0xffa4e43c>
    7b4c:			; <UNDEFINED> instruction: 0x466a697b
    7b50:	bl	fe8d9438 <sg_chk_n_print3@plt+0xfe8d8514>
    7b54:			; <UNDEFINED> instruction: 0xf1a80804
    7b58:	bl	47f70 <sg_chk_n_print3@plt+0x4704c>
    7b5c:	ldrdne	r7, [r9], #-17	; 0xffffffef
    7b60:			; <UNDEFINED> instruction: 0xf7fc3101
    7b64:	strmi	pc, [r4], -r5, ror #22
    7b68:	bicsle	r2, r9, r0, lsl #16
    7b6c:	bllt	10e5c40 <sg_chk_n_print3@plt+0x10e4d1c>
    7b70:	ldrbtmi	r4, [fp], #-2856	; 0xfffff4d8
    7b74:	subscs	pc, r0, #9633792	; 0x930000
    7b78:	subscc	pc, r1, #9633792	; 0x930000
    7b7c:	eorle	r4, r7, r3, lsl r3
    7b80:	tstcs	r2, r5, lsr #28
    7b84:	ldrbtmi	r9, [lr], #-2048	; 0xfffff800
    7b88:	ldrtmi	r4, [r2], -r8, lsl #8
    7b8c:	blx	8c5b80 <sg_chk_n_print3@plt+0x8c4c5c>
    7b90:	svceq	0x0004f1b8
    7b94:	strcs	sp, [r4, #-3337]	; 0xfffff2f7
    7b98:	tstcs	r2, r0, lsl #16
    7b9c:	strtmi	r4, [r8], #-1586	; 0xfffff9ce
    7ba0:			; <UNDEFINED> instruction: 0xf7fb440d
    7ba4:	strmi	pc, [r8, #2583]!	; 0xa17
    7ba8:	blmi	73ef88 <sg_chk_n_print3@plt+0x73e064>
    7bac:			; <UNDEFINED> instruction: 0xf893447b
    7bb0:	tstlt	r2, r0, asr r2
    7bb4:	subscc	pc, r1, #9633792	; 0x930000
    7bb8:	andcs	fp, sl, fp, asr #19
    7bbc:	stmdb	r2!, {r0, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    7bc0:	ldmdbmi	r7, {r1, r2, r3, r5, r7, r8, r9, sl, sp, lr, pc}
    7bc4:	andcs	r4, r1, r2, lsr r6
    7bc8:			; <UNDEFINED> instruction: 0xf7f94479
    7bcc:	strb	lr, [pc, sl, ror #18]
    7bd0:			; <UNDEFINED> instruction: 0xf7fb4638
    7bd4:	ldmdbmi	r3, {r0, r1, r2, r3, r4, r6, r7, r8, r9, sl, fp, ip, sp, lr, pc}
    7bd8:	ldrbtmi	r6, [r9], #-2107	; 0xfffff7c5
    7bdc:	andcs	r4, r1, r2, lsl #12
    7be0:	ldmdb	lr, {r0, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    7be4:	ldrbtmi	r4, [r8], #-2064	; 0xfffff7f0
    7be8:	ldm	r6!, {r0, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    7bec:	stmdbmi	pc, {r3, r6, r7, r8, r9, sl, sp, lr, pc}	; <UNPREDICTABLE>
    7bf0:	ldrbtmi	r4, [r9], #-1592	; 0xfffff9c8
    7bf4:			; <UNDEFINED> instruction: 0xf818f7fc
    7bf8:	ldr	r4, [r1, r4, lsl #12]
    7bfc:	ldm	r6!, {r0, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    7c00:	andeq	r4, r1, r6, lsl r4
    7c04:	strdeq	r4, [r4], -ip
    7c08:	andeq	r0, r0, r4, asr #1
    7c0c:	strdeq	r4, [r1], -r0
    7c10:	andeq	r4, r1, lr, lsl #18
    7c14:	ldrdeq	r4, [r1], -sl
    7c18:	andeq	r3, r0, r2, asr r1
    7c1c:	andeq	r4, r1, r0, lsr #17
    7c20:	andeq	r1, r0, ip, lsl #19
    7c24:	andeq	r1, r0, lr, ror r9
    7c28:	andeq	r2, r0, r2, asr r3
    7c2c:	andeq	r4, r4, r2, lsl fp
    7c30:	blmi	fee5a718 <sg_chk_n_print3@plt+0xfee597f4>
    7c34:	push	{r1, r3, r4, r5, r6, sl, lr}
    7c38:	strdlt	r4, [r7], r0
    7c3c:			; <UNDEFINED> instruction: 0x460658d3
    7c40:	andcs	r4, r1, sp, lsl #12
    7c44:	ldmdavs	fp, {r0, r1, r8, fp, sp, pc}
    7c48:			; <UNDEFINED> instruction: 0xf04f9305
    7c4c:	movwcs	r0, #768	; 0x300
    7c50:			; <UNDEFINED> instruction: 0xf7ff9303
    7c54:	strmi	pc, [r4], -pc, lsr #19
    7c58:	svcls	0x0003b940
    7c5c:			; <UNDEFINED> instruction: 0xf0002f01
    7c60:	svccs	0x000680dc
    7c64:	vrecps.f32	d27, d2, d8
    7c68:	andle	r7, ip, pc, lsl #8
    7c6c:	blmi	fea9a720 <sg_chk_n_print3@plt+0xfea997fc>
    7c70:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
    7c74:	blls	161ce4 <sg_chk_n_print3@plt+0x160dc0>
    7c78:			; <UNDEFINED> instruction: 0xf040405a
    7c7c:	strtmi	r8, [r0], -r9, asr #2
    7c80:	pop	{r0, r1, r2, ip, sp, pc}
    7c84:	svcmi	0x00a68ff0
    7c88:	ldrbtmi	r4, [pc], #-1584	; 7c90 <sg_chk_n_print3@plt+0x6d6c>
    7c8c:			; <UNDEFINED> instruction: 0xf7fc4639
    7c90:	strmi	pc, [r4], -r3, asr #17
    7c94:	mvnle	r2, r0, lsl #16
    7c98:	ldrtmi	r4, [r8], -r2, lsr #23
    7c9c:	ldrbtmi	r6, [fp], #-2417	; 0xfffff68f
    7ca0:	addscs	pc, r5, #9633792	; 0x930000
    7ca4:	blx	1245c94 <sg_chk_n_print3@plt+0x1244d70>
    7ca8:	blle	ff7cf4c0 <sg_chk_n_print3@plt+0xff7ce59c>
    7cac:	bge	118da4 <sg_chk_n_print3@plt+0x117e80>
    7cb0:	stmdaeq	r1, {r0, r1, r2, r3, r6, ip, sp, lr, pc}
    7cb4:	stmibvc	r7!, {r4, r5, r9, sl, lr}^
    7cb8:	tstne	r7, r8, lsl #22
    7cbc:	blx	fee45cb4 <sg_chk_n_print3@plt+0xfee44d90>
    7cc0:	stmdacs	r0, {r2, r9, sl, lr}
    7cc4:	stmdavc	fp!, {r1, r4, r6, r7, r8, ip, lr, pc}
    7cc8:			; <UNDEFINED> instruction: 0xf0402b00
    7ccc:	blmi	fe5a8100 <sg_chk_n_print3@plt+0xfe5a71dc>
    7cd0:			; <UNDEFINED> instruction: 0xf893447b
    7cd4:			; <UNDEFINED> instruction: 0xf8932250
    7cd8:	tstmi	r3, #268435461	; 0x10000005
    7cdc:	mrshi	pc, (UNDEF: 9)	; <UNPREDICTABLE>
    7ce0:	tstcs	r1, r4, lsl #16
    7ce4:	mulcc	r7, r1, sl
    7ce8:			; <UNDEFINED> instruction: 0xf7fb447a
    7cec:	vstrls.16	s30, [r4, #-230]	; 0xffffff1a	; <UNPREDICTABLE>
    7cf0:			; <UNDEFINED> instruction: 0xf0002f00
    7cf4:	strcc	r8, [r9, #-129]	; 0xffffff7f
    7cf8:	ldmdbeq	r0!, {r0, r1, r2, r3, r6, ip, sp, lr, pc}
    7cfc:	eorslt	pc, r0, #14614528	; 0xdf0000
    7d00:	stmdbpl	r7, {r0, r3, r4, r8, r9, fp, ip, sp, lr, pc}
    7d04:	eorge	pc, ip, #14614528	; 0xdf0000
    7d08:	ldrbtmi	r4, [sl], #1275	; 0x4fb
    7d0c:	ldrbmi	r4, [sl], -r8, lsr #12
    7d10:			; <UNDEFINED> instruction: 0xf1052101
    7d14:			; <UNDEFINED> instruction: 0xf7fb0805
    7d18:			; <UNDEFINED> instruction: 0x1ce8f95d
    7d1c:	andcs	r2, r7, #4, 6	; 0x10000000
    7d20:	stcne	6, cr4, [pc, #324]!	; 7e6c <sg_chk_n_print3@plt+0x6f48>
    7d24:			; <UNDEFINED> instruction: 0xf8fef7fb
    7d28:			; <UNDEFINED> instruction: 0x1d284983
    7d2c:	ldrbtmi	r2, [r9], #-768	; 0xfffffd00
    7d30:			; <UNDEFINED> instruction: 0xf7fb220f
    7d34:	stmibmi	r1, {r0, r1, r2, r4, r5, r6, r7, fp, ip, sp, lr, pc}
    7d38:	movwcs	r4, #13888	; 0x3640
    7d3c:	andcs	r4, r1, #2030043136	; 0x79000000
    7d40:			; <UNDEFINED> instruction: 0xf8f0f7fb
    7d44:			; <UNDEFINED> instruction: 0x4640497e
    7d48:	ldrbtmi	r2, [r9], #-770	; 0xfffffcfe
    7d4c:			; <UNDEFINED> instruction: 0xf7fb2201
    7d50:	ldmdbmi	ip!, {r0, r3, r5, r6, r7, fp, ip, sp, lr, pc}^
    7d54:	strbmi	r2, [r0], -r1, lsl #6
    7d58:	ldrbtmi	r4, [r9], #-1562	; 0xfffff9e6
    7d5c:			; <UNDEFINED> instruction: 0xf8e2f7fb
    7d60:			; <UNDEFINED> instruction: 0x46384979
    7d64:	ldrbtmi	r2, [r9], #-771	; 0xfffffcfd
    7d68:			; <UNDEFINED> instruction: 0xf7fb2201
    7d6c:	ldmdbmi	r7!, {r0, r1, r3, r4, r6, r7, fp, ip, sp, lr, pc}^
    7d70:	movwcs	r4, #9784	; 0x2638
    7d74:	andcs	r4, r1, #2030043136	; 0x79000000
    7d78:			; <UNDEFINED> instruction: 0xf8d4f7fb
    7d7c:	movwcs	r4, #6516	; 0x1974
    7d80:			; <UNDEFINED> instruction: 0x461a4638
    7d84:			; <UNDEFINED> instruction: 0xf7fb4479
    7d88:	bmi	1cc60c4 <sg_chk_n_print3@plt+0x1cc51a0>
    7d8c:	smlattcs	r8, r8, sp, r1
    7d90:			; <UNDEFINED> instruction: 0xf105447a
    7d94:			; <UNDEFINED> instruction: 0xf7fb081f
    7d98:	bmi	1c071bc <sg_chk_n_print3@plt+0x1c06298>
    7d9c:	andeq	pc, pc, r5, lsl #2
    7da0:	ldrbtmi	r2, [sl], #-264	; 0xfffffef8
    7da4:	streq	pc, [r0, -r5, lsl #2]!
    7da8:	ldc2l	7, cr15, [lr], #1004	; 0x3ec
    7dac:			; <UNDEFINED> instruction: 0xf1054a6b
    7db0:	tstcs	r1, r7, lsl r0
    7db4:	ldrcc	r4, [r0, #-1146]!	; 0xfffffb86
    7db8:			; <UNDEFINED> instruction: 0xf90cf7fb
    7dbc:	strbmi	r4, [r0], -r8, ror #18
    7dc0:	ldrbtmi	r2, [r9], #-772	; 0xfffffcfc
    7dc4:			; <UNDEFINED> instruction: 0xf7fb220f
    7dc8:	stmdbmi	r6!, {r0, r2, r3, r5, r7, fp, ip, sp, lr, pc}^
    7dcc:	movwcs	r4, #1600	; 0x640
    7dd0:	andcs	r4, pc, #2030043136	; 0x79000000
    7dd4:			; <UNDEFINED> instruction: 0xf8a6f7fb
    7dd8:	ldrtmi	r4, [r8], -r3, ror #18
    7ddc:	ldrbtmi	r2, [r9], #-772	; 0xfffffcfc
    7de0:			; <UNDEFINED> instruction: 0xf7fb220f
    7de4:	stmdbmi	r1!, {r0, r1, r2, r3, r4, r7, fp, ip, sp, lr, pc}^
    7de8:	movwcs	r4, #1592	; 0x638
    7dec:	andcs	r4, pc, #2030043136	; 0x79000000
    7df0:			; <UNDEFINED> instruction: 0xf898f7fb
    7df4:	orrle	r4, r9, sp, asr #10
    7df8:	ldrbtmi	r4, [fp], #-2909	; 0xfffff4a3
    7dfc:	subscs	pc, r0, #9633792	; 0x930000
    7e00:	subsle	r2, r5, r0, lsl #20
    7e04:	subscc	pc, r1, #9633792	; 0x930000
    7e08:	subsle	r2, r1, r0, lsl #22
    7e0c:			; <UNDEFINED> instruction: 0x46304959
    7e10:			; <UNDEFINED> instruction: 0xf7fb4479
    7e14:	strmi	pc, [r4], -r9, lsl #30
    7e18:	bge	141ac0 <sg_chk_n_print3@plt+0x140b9c>
    7e1c:	ldrtmi	r2, [r0], -r5, lsl #2
    7e20:	blx	1c5e18 <sg_chk_n_print3@plt+0x1c4ef4>
    7e24:	stmdacs	r0, {r2, r9, sl, lr}
    7e28:	svcge	0x0020f47f
    7e2c:	blcs	25ee0 <sg_chk_n_print3@plt+0x24fbc>
    7e30:	blmi	147c340 <sg_chk_n_print3@plt+0x147b41c>
    7e34:			; <UNDEFINED> instruction: 0xf893447b
    7e38:			; <UNDEFINED> instruction: 0xf8932250
    7e3c:	tstmi	r3, #268435461	; 0x10000005
    7e40:	stmdals	r4, {r0, r6, ip, lr, pc}
    7e44:	stmdbmi	sp, {r8, r9, sp}^
    7e48:	andcc	r2, r5, pc, lsl #4
    7e4c:			; <UNDEFINED> instruction: 0xf7fb4479
    7e50:	stmdals	r4, {r0, r3, r5, r6, fp, ip, sp, lr, pc}
    7e54:	movwcs	r4, #18762	; 0x494a
    7e58:	andcs	r3, pc, #7
    7e5c:			; <UNDEFINED> instruction: 0xf7fb4479
    7e60:	stmdals	r4, {r0, r5, r6, fp, ip, sp, lr, pc}
    7e64:	movwcs	r4, #18759	; 0x4947
    7e68:	andcs	r3, pc, #8
    7e6c:			; <UNDEFINED> instruction: 0xf7fb4479
    7e70:	stmdals	r4, {r0, r3, r4, r6, fp, ip, sp, lr, pc}
    7e74:	movwcs	r4, #2372	; 0x944
    7e78:	andcs	r3, pc, #8
    7e7c:			; <UNDEFINED> instruction: 0xf7fb4479
    7e80:	stmdals	r4, {r0, r4, r6, fp, ip, sp, lr, pc}
    7e84:	movwcs	r4, #18753	; 0x4941
    7e88:	andcc	r2, r9, pc, lsl #4
    7e8c:			; <UNDEFINED> instruction: 0xf7fb4479
    7e90:	blmi	1005fbc <sg_chk_n_print3@plt+0x1005098>
    7e94:			; <UNDEFINED> instruction: 0xf893447b
    7e98:	cmplt	sl, r0, asr r2
    7e9c:	subscc	pc, r1, #9633792	; 0x930000
    7ea0:	ldmdbmi	ip!, {r0, r1, r4, r5, r8, ip, sp, pc}
    7ea4:	ldrbtmi	r4, [r9], #-1584	; 0xfffff9d0
    7ea8:	mrc2	7, 5, pc, cr14, cr11, {7}
    7eac:	ldrb	r4, [sp], r4, lsl #12
    7eb0:			; <UNDEFINED> instruction: 0xf7f8200a
    7eb4:	ldrb	lr, [r9], r8, ror #31
    7eb8:			; <UNDEFINED> instruction: 0x462a4937
    7ebc:	ldrbtmi	r4, [r9], #-1592	; 0xfffff9c8
    7ec0:	svc	0x00eef7f8
    7ec4:	ldmdavs	r1!, {r0, r2, r4, r5, r7, r8, r9, sl, sp, lr, pc}^
    7ec8:	ldmdavs	r3!, {r0, sp}
    7ecc:	tstls	r0, r3, lsr sl
    7ed0:	ldrbtmi	r4, [sl], #-2355	; 0xfffff6cd
    7ed4:			; <UNDEFINED> instruction: 0xf7f84479
    7ed8:	ldmdami	r2!, {r2, r5, r6, r7, r8, r9, sl, fp, sp, lr, pc}
    7edc:			; <UNDEFINED> instruction: 0xf7f84478
    7ee0:			; <UNDEFINED> instruction: 0xe7aeef7c
    7ee4:			; <UNDEFINED> instruction: 0x462a4930
    7ee8:	ldrbtmi	r4, [r9], #-1600	; 0xfffff9c0
    7eec:	svc	0x00d8f7f8
    7ef0:	ldmdavs	r1!, {r0, r2, r3, r5, r6, r7, r9, sl, sp, lr, pc}^
    7ef4:	ldmdavs	r3!, {r0, sp}
    7ef8:	tstls	r0, ip, lsr #20
    7efc:	ldrbtmi	r4, [sl], #-2348	; 0xfffff6d4
    7f00:			; <UNDEFINED> instruction: 0xf7f84479
    7f04:	stmdami	fp!, {r1, r2, r3, r6, r7, r8, r9, sl, fp, sp, lr, pc}
    7f08:			; <UNDEFINED> instruction: 0xf7f84478
    7f0c:	strbt	lr, [r7], r6, ror #30
    7f10:	svc	0x002cf7f8
    7f14:	andeq	r4, r1, r0, ror #5
    7f18:	andeq	r0, r0, r4, asr #1
    7f1c:	andeq	r4, r1, r4, lsr #5
    7f20:	andeq	r4, r4, sl, ror sl
    7f24:	andeq	r4, r1, lr, lsr #15
    7f28:	andeq	r4, r1, ip, ror r7
    7f2c:	muleq	r0, ip, r0
    7f30:	andeq	r3, r0, ip, lsl #1
    7f34:	muleq	r0, sl, r0
    7f38:	andeq	r3, r0, lr, lsl #1
    7f3c:	andeq	r3, r0, r0, lsr #1
    7f40:	andeq	r3, r0, lr, lsr #1
    7f44:	strheq	r3, [r0], -sl
    7f48:	andeq	r3, r0, sl, asr #1
    7f4c:	ldrdeq	r3, [r0], -r8
    7f50:	andeq	r3, r0, r4, ror #1
    7f54:	strdeq	r3, [r0], -r4
    7f58:	andeq	r3, r0, lr, ror #1
    7f5c:	strdeq	r3, [r0], -r4
    7f60:	strdeq	r3, [r0], -lr
    7f64:	andeq	r3, r0, r4, lsl r1
    7f68:	andeq	r3, r0, r6, lsr #2
    7f6c:	andeq	r3, r0, ip, lsr r1
    7f70:	andeq	r4, r1, r2, asr r6
    7f74:	strdeq	r4, [r4], -r4	; <UNPREDICTABLE>
    7f78:	andeq	r4, r1, r8, lsl r6
    7f7c:			; <UNDEFINED> instruction: 0x00002eb4
    7f80:			; <UNDEFINED> instruction: 0x00002eb8
    7f84:			; <UNDEFINED> instruction: 0x00002eb8
    7f88:			; <UNDEFINED> instruction: 0x00002ebc
    7f8c:	andeq	r2, r0, r4, asr #29
    7f90:			; <UNDEFINED> instruction: 0x000145b8
    7f94:	andeq	r4, r4, lr, asr r8
    7f98:	muleq	r0, r6, r6
    7f9c:	andeq	r2, r0, r6, lsl lr
    7fa0:	andeq	r1, r0, r8, lsr #23
    7fa4:	andeq	r2, r0, r4, rrx
    7fa8:	andeq	r1, r0, sl, ror #12
    7fac:	andeq	r2, r0, r6, ror #28
    7fb0:	andeq	r1, r0, ip, ror fp
    7fb4:	andeq	r2, r0, r8, lsr r0
    7fb8:			; <UNDEFINED> instruction: 0xf0002900
    7fbc:	b	fe0284bc <sg_chk_n_print3@plt+0xfe027598>
    7fc0:	svclt	0x00480c01
    7fc4:	cdpne	2, 4, cr4, cr10, cr9, {2}
    7fc8:	tsthi	pc, r0	; <UNPREDICTABLE>
    7fcc:	svclt	0x00480003
    7fd0:	addmi	r4, fp, #805306372	; 0x30000004
    7fd4:	tsthi	lr, r0, asr #4	; <UNPREDICTABLE>
    7fd8:			; <UNDEFINED> instruction: 0xf0004211
    7fdc:	blx	fece8470 <sg_chk_n_print3@plt+0xfece754c>
    7fe0:	blx	fec849f4 <sg_chk_n_print3@plt+0xfec83ad0>
    7fe4:	bl	fe8441f0 <sg_chk_n_print3@plt+0xfe8432cc>
    7fe8:			; <UNDEFINED> instruction: 0xf1c20202
    7fec:	andge	r0, r4, pc, lsl r2
    7ff0:	andne	lr, r2, #0, 22
    7ff4:	andeq	pc, r0, pc, asr #32
    7ff8:	svclt	0x00004697
    7ffc:	andhi	pc, r0, pc, lsr #7
    8000:	svcvc	0x00c1ebb3
    8004:	bl	1037c0c <sg_chk_n_print3@plt+0x1036ce8>
    8008:	svclt	0x00280000
    800c:	bicvc	lr, r1, #166912	; 0x28c00
    8010:	svcvc	0x0081ebb3
    8014:	bl	1037c1c <sg_chk_n_print3@plt+0x1036cf8>
    8018:	svclt	0x00280000
    801c:	orrvc	lr, r1, #166912	; 0x28c00
    8020:	svcvc	0x0041ebb3
    8024:	bl	1037c2c <sg_chk_n_print3@plt+0x1036d08>
    8028:	svclt	0x00280000
    802c:	movtvc	lr, #7075	; 0x1ba3
    8030:	svcvc	0x0001ebb3
    8034:	bl	1037c3c <sg_chk_n_print3@plt+0x1036d18>
    8038:	svclt	0x00280000
    803c:	movwvc	lr, #7075	; 0x1ba3
    8040:	svcvs	0x00c1ebb3
    8044:	bl	1037c4c <sg_chk_n_print3@plt+0x1036d28>
    8048:	svclt	0x00280000
    804c:	bicvs	lr, r1, #166912	; 0x28c00
    8050:	svcvs	0x0081ebb3
    8054:	bl	1037c5c <sg_chk_n_print3@plt+0x1036d38>
    8058:	svclt	0x00280000
    805c:	orrvs	lr, r1, #166912	; 0x28c00
    8060:	svcvs	0x0041ebb3
    8064:	bl	1037c6c <sg_chk_n_print3@plt+0x1036d48>
    8068:	svclt	0x00280000
    806c:	movtvs	lr, #7075	; 0x1ba3
    8070:	svcvs	0x0001ebb3
    8074:	bl	1037c7c <sg_chk_n_print3@plt+0x1036d58>
    8078:	svclt	0x00280000
    807c:	movwvs	lr, #7075	; 0x1ba3
    8080:	svcpl	0x00c1ebb3
    8084:	bl	1037c8c <sg_chk_n_print3@plt+0x1036d68>
    8088:	svclt	0x00280000
    808c:	bicpl	lr, r1, #166912	; 0x28c00
    8090:	svcpl	0x0081ebb3
    8094:	bl	1037c9c <sg_chk_n_print3@plt+0x1036d78>
    8098:	svclt	0x00280000
    809c:	orrpl	lr, r1, #166912	; 0x28c00
    80a0:	svcpl	0x0041ebb3
    80a4:	bl	1037cac <sg_chk_n_print3@plt+0x1036d88>
    80a8:	svclt	0x00280000
    80ac:	movtpl	lr, #7075	; 0x1ba3
    80b0:	svcpl	0x0001ebb3
    80b4:	bl	1037cbc <sg_chk_n_print3@plt+0x1036d98>
    80b8:	svclt	0x00280000
    80bc:	movwpl	lr, #7075	; 0x1ba3
    80c0:	svcmi	0x00c1ebb3
    80c4:	bl	1037ccc <sg_chk_n_print3@plt+0x1036da8>
    80c8:	svclt	0x00280000
    80cc:	bicmi	lr, r1, #166912	; 0x28c00
    80d0:	svcmi	0x0081ebb3
    80d4:	bl	1037cdc <sg_chk_n_print3@plt+0x1036db8>
    80d8:	svclt	0x00280000
    80dc:	orrmi	lr, r1, #166912	; 0x28c00
    80e0:	svcmi	0x0041ebb3
    80e4:	bl	1037cec <sg_chk_n_print3@plt+0x1036dc8>
    80e8:	svclt	0x00280000
    80ec:	movtmi	lr, #7075	; 0x1ba3
    80f0:	svcmi	0x0001ebb3
    80f4:	bl	1037cfc <sg_chk_n_print3@plt+0x1036dd8>
    80f8:	svclt	0x00280000
    80fc:	movwmi	lr, #7075	; 0x1ba3
    8100:	svccc	0x00c1ebb3
    8104:	bl	1037d0c <sg_chk_n_print3@plt+0x1036de8>
    8108:	svclt	0x00280000
    810c:	biccc	lr, r1, #166912	; 0x28c00
    8110:	svccc	0x0081ebb3
    8114:	bl	1037d1c <sg_chk_n_print3@plt+0x1036df8>
    8118:	svclt	0x00280000
    811c:	orrcc	lr, r1, #166912	; 0x28c00
    8120:	svccc	0x0041ebb3
    8124:	bl	1037d2c <sg_chk_n_print3@plt+0x1036e08>
    8128:	svclt	0x00280000
    812c:	movtcc	lr, #7075	; 0x1ba3
    8130:	svccc	0x0001ebb3
    8134:	bl	1037d3c <sg_chk_n_print3@plt+0x1036e18>
    8138:	svclt	0x00280000
    813c:	movwcc	lr, #7075	; 0x1ba3
    8140:	svccs	0x00c1ebb3
    8144:	bl	1037d4c <sg_chk_n_print3@plt+0x1036e28>
    8148:	svclt	0x00280000
    814c:	biccs	lr, r1, #166912	; 0x28c00
    8150:	svccs	0x0081ebb3
    8154:	bl	1037d5c <sg_chk_n_print3@plt+0x1036e38>
    8158:	svclt	0x00280000
    815c:	orrcs	lr, r1, #166912	; 0x28c00
    8160:	svccs	0x0041ebb3
    8164:	bl	1037d6c <sg_chk_n_print3@plt+0x1036e48>
    8168:	svclt	0x00280000
    816c:	movtcs	lr, #7075	; 0x1ba3
    8170:	svccs	0x0001ebb3
    8174:	bl	1037d7c <sg_chk_n_print3@plt+0x1036e58>
    8178:	svclt	0x00280000
    817c:	movwcs	lr, #7075	; 0x1ba3
    8180:	svcne	0x00c1ebb3
    8184:	bl	1037d8c <sg_chk_n_print3@plt+0x1036e68>
    8188:	svclt	0x00280000
    818c:	bicne	lr, r1, #166912	; 0x28c00
    8190:	svcne	0x0081ebb3
    8194:	bl	1037d9c <sg_chk_n_print3@plt+0x1036e78>
    8198:	svclt	0x00280000
    819c:	orrne	lr, r1, #166912	; 0x28c00
    81a0:	svcne	0x0041ebb3
    81a4:	bl	1037dac <sg_chk_n_print3@plt+0x1036e88>
    81a8:	svclt	0x00280000
    81ac:	movtne	lr, #7075	; 0x1ba3
    81b0:	svcne	0x0001ebb3
    81b4:	bl	1037dbc <sg_chk_n_print3@plt+0x1036e98>
    81b8:	svclt	0x00280000
    81bc:	movwne	lr, #7075	; 0x1ba3
    81c0:	svceq	0x00c1ebb3
    81c4:	bl	1037dcc <sg_chk_n_print3@plt+0x1036ea8>
    81c8:	svclt	0x00280000
    81cc:	biceq	lr, r1, #166912	; 0x28c00
    81d0:	svceq	0x0081ebb3
    81d4:	bl	1037ddc <sg_chk_n_print3@plt+0x1036eb8>
    81d8:	svclt	0x00280000
    81dc:	orreq	lr, r1, #166912	; 0x28c00
    81e0:	svceq	0x0041ebb3
    81e4:	bl	1037dec <sg_chk_n_print3@plt+0x1036ec8>
    81e8:	svclt	0x00280000
    81ec:	movteq	lr, #7075	; 0x1ba3
    81f0:	svceq	0x0001ebb3
    81f4:	bl	1037dfc <sg_chk_n_print3@plt+0x1036ed8>
    81f8:	svclt	0x00280000
    81fc:	movweq	lr, #7075	; 0x1ba3
    8200:	svceq	0x0000f1bc
    8204:	submi	fp, r0, #72, 30	; 0x120
    8208:	b	fe719fd0 <sg_chk_n_print3@plt+0xfe7190ac>
    820c:	svclt	0x00480f00
    8210:	ldrbmi	r4, [r0, -r0, asr #4]!
    8214:	andcs	fp, r0, r8, lsr pc
    8218:	b	13f7e30 <sg_chk_n_print3@plt+0x13f6f0c>
    821c:			; <UNDEFINED> instruction: 0xf04070ec
    8220:	ldrbmi	r0, [r0, -r1]!
    8224:			; <UNDEFINED> instruction: 0xf281fab1
    8228:	andseq	pc, pc, #-2147483600	; 0x80000030
    822c:	svceq	0x0000f1bc
    8230:			; <UNDEFINED> instruction: 0xf002fa23
    8234:	submi	fp, r0, #72, 30	; 0x120
    8238:	stmdacs	r0, {r4, r5, r6, r8, r9, sl, lr}
    823c:			; <UNDEFINED> instruction: 0xf06fbfc8
    8240:	svclt	0x00b84000
    8244:	andmi	pc, r0, pc, asr #32
    8248:	stmdalt	lr, {ip, sp, lr, pc}
    824c:	rscsle	r2, r4, r0, lsl #18
    8250:	andmi	lr, r3, sp, lsr #18
    8254:	mrc2	7, 5, pc, cr3, cr15, {7}
    8258:			; <UNDEFINED> instruction: 0x4006e8bd
    825c:	vqrdmulh.s<illegal width 8>	d15, d0, d2
    8260:	smlatbeq	r3, r1, fp, lr
    8264:	svclt	0x00004770
    8268:			; <UNDEFINED> instruction: 0xf04fb502
    826c:			; <UNDEFINED> instruction: 0xf7f80008
    8270:	stclt	13, cr14, [r2, #-376]	; 0xfffffe88
    8274:	mvnsmi	lr, #737280	; 0xb4000
    8278:	cfmadd32mi	mvax0, mvfx4, mvfx12, mvfx7
    827c:	stcmi	6, cr4, [ip, #-544]	; 0xfffffde0
    8280:	ldrbtmi	r4, [lr], #-1681	; 0xfffff96f
    8284:	ldc	7, cr15, [ip, #-992]!	; 0xfffffc20
    8288:	blne	1d99484 <sg_chk_n_print3@plt+0x1d98560>
    828c:	strhle	r1, [sl], -r6
    8290:	strcs	r3, [r0], #-3332	; 0xfffff2fc
    8294:	svccc	0x0004f855
    8298:	strbmi	r3, [sl], -r1, lsl #8
    829c:	ldrtmi	r4, [r8], -r1, asr #12
    82a0:	adcmi	r4, r6, #152, 14	; 0x2600000
    82a4:	pop	{r1, r2, r4, r5, r6, r7, r8, ip, lr, pc}
    82a8:	svclt	0x000083f8
    82ac:	andeq	r3, r1, r6, lsl #23
    82b0:	andeq	r3, r1, ip, ror fp
    82b4:	svclt	0x00004770

Disassembly of section .fini:

000082b8 <.fini>:
    82b8:	push	{r3, lr}
    82bc:	pop	{r3, pc}
