{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Fitter" 0 -1 1591273664740 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "305_miniproject_Cecil EP3C16F484C6 " "Selected device EP3C16F484C6 for design \"305_miniproject_Cecil\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1591273664747 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1591273664795 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1591273664795 ""}
{ "Info" "ICUT_CUT_PLL_COMPUTATION_SUCCESS" "altpll0:inst\|altpll:altpll_component\|altpll0_altpll:auto_generated\|pll1 Cyclone III PLL " "Implemented PLL \"altpll0:inst\|altpll:altpll_component\|altpll0_altpll:auto_generated\|pll1\" as Cyclone III PLL type" { { "Info" "ICUT_CUT_YGR_PLL_PARAMETERS_FACTORS" "altpll0:inst\|altpll:altpll_component\|altpll0_altpll:auto_generated\|wire_pll1_clk\[0\] 1 2 0 0 " "Implementing clock multiplication of 1, clock division of 2, and phase shift of 0 degrees (0 ps) for altpll0:inst\|altpll:altpll_component\|altpll0_altpll:auto_generated\|wire_pll1_clk\[0\] port" {  } { { "db/altpll0_altpll.v" "" { Text "D:/Cecil/Coding/305 Miniproject Cecil Quartus/db/altpll0_altpll.v" 50 -1 0 } } { "" "" { Generic "D:/Cecil/Coding/305 Miniproject Cecil Quartus/" { { 0 { 0 ""} 0 217 9224 9983 0}  }  } }  } 0 15099 "Implementing clock multiplication of %2!d!, clock division of %3!d!, and phase shift of %4!d! degrees (%5!d! ps) for %1!s! port" 0 0 "Quartus II" 0 -1 1591273664848 ""}  } { { "db/altpll0_altpll.v" "" { Text "D:/Cecil/Coding/305 Miniproject Cecil Quartus/db/altpll0_altpll.v" 50 -1 0 } } { "" "" { Generic "D:/Cecil/Coding/305 Miniproject Cecil Quartus/" { { 0 { 0 ""} 0 217 9224 9983 0}  }  } }  } 0 15535 "Implemented %3!s! \"%1!s!\" as %2!s! PLL type" 0 0 "Fitter" 0 -1 1591273664848 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1591273664870 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1591273664879 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP3C40F484C6 " "Device EP3C40F484C6 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1591273665071 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP3C55F484C6 " "Device EP3C55F484C6 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1591273665071 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP3C80F484C6 " "Device EP3C80F484C6 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1591273665071 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "Fitter" 0 -1 1591273665071 ""}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "4 " "Fitter converted 4 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_ASDO_DATA1~ D1 " "Pin ~ALTERA_ASDO_DATA1~ is reserved at location D1" {  } { { "d:/quartus ii v13.0 web edition free/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/quartus ii v13.0 web edition free/quartus/bin64/pin_planner.ppl" { ~ALTERA_ASDO_DATA1~ } } } { "d:/quartus ii v13.0 web edition free/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus ii v13.0 web edition free/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ALTERA_ASDO_DATA1~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Cecil/Coding/305 Miniproject Cecil Quartus/" { { 0 { 0 ""} 0 763 9224 9983 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1591273665073 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_FLASH_nCE_nCSO~ E2 " "Pin ~ALTERA_FLASH_nCE_nCSO~ is reserved at location E2" {  } { { "d:/quartus ii v13.0 web edition free/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/quartus ii v13.0 web edition free/quartus/bin64/pin_planner.ppl" { ~ALTERA_FLASH_nCE_nCSO~ } } } { "d:/quartus ii v13.0 web edition free/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus ii v13.0 web edition free/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ALTERA_FLASH_nCE_nCSO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Cecil/Coding/305 Miniproject Cecil Quartus/" { { 0 { 0 ""} 0 765 9224 9983 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1591273665073 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DCLK~ K2 " "Pin ~ALTERA_DCLK~ is reserved at location K2" {  } { { "d:/quartus ii v13.0 web edition free/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/quartus ii v13.0 web edition free/quartus/bin64/pin_planner.ppl" { ~ALTERA_DCLK~ } } } { "d:/quartus ii v13.0 web edition free/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus ii v13.0 web edition free/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ALTERA_DCLK~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Cecil/Coding/305 Miniproject Cecil Quartus/" { { 0 { 0 ""} 0 767 9224 9983 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1591273665073 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DATA0~ K1 " "Pin ~ALTERA_DATA0~ is reserved at location K1" {  } { { "d:/quartus ii v13.0 web edition free/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/quartus ii v13.0 web edition free/quartus/bin64/pin_planner.ppl" { ~ALTERA_DATA0~ } } } { "d:/quartus ii v13.0 web edition free/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus ii v13.0 web edition free/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ALTERA_DATA0~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Cecil/Coding/305 Miniproject Cecil Quartus/" { { 0 { 0 ""} 0 769 9224 9983 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1591273665073 ""}  } {  } 0 169124 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "Fitter" 0 -1 1591273665073 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1591273665074 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "305_miniproject_Cecil.sdc " "Synopsys Design Constraints File file not found: '305_miniproject_Cecil.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Fitter" 0 -1 1591273666037 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "generated clocks " "No user constrained generated clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "Fitter" 0 -1 1591273666037 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "base clocks " "No user constrained base clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "Fitter" 0 -1 1591273666039 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Fitter" 0 -1 1591273666042 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Fitter" 0 -1 1591273666043 ""}
{ "Info" "ISTA_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." {  } {  } 0 332130 "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." 0 0 "Fitter" 0 -1 1591273666044 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "altpll0:inst\|altpll:altpll_component\|altpll0_altpll:auto_generated\|wire_pll1_clk\[0\] (placed in counter C0 of PLL_2) " "Automatically promoted node altpll0:inst\|altpll:altpll_component\|altpll0_altpll:auto_generated\|wire_pll1_clk\[0\] (placed in counter C0 of PLL_2)" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G8 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G8" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1591273666065 ""}  } { { "db/altpll0_altpll.v" "" { Text "D:/Cecil/Coding/305 Miniproject Cecil Quartus/db/altpll0_altpll.v" 92 -1 0 } } { "d:/quartus ii v13.0 web edition free/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus ii v13.0 web edition free/quartus/bin64/TimingClosureFloorplan.fld" "" "" { altpll0:inst|altpll:altpll_component|altpll0_altpll:auto_generated|wire_pll1_clk[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Cecil/Coding/305 Miniproject Cecil Quartus/" { { 0 { 0 ""} 0 217 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1591273666065 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "MOUSE:Mouse\|MOUSE_CLK_FILTER  " "Automatically promoted node MOUSE:Mouse\|MOUSE_CLK_FILTER " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1591273666065 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "MOUSE:Mouse\|MOUSE_CLK_FILTER~1 " "Destination node MOUSE:Mouse\|MOUSE_CLK_FILTER~1" {  } { { "MiniprojectResources/mouse.vhd" "" { Text "D:/Cecil/Coding/305 Miniproject Cecil Quartus/MiniprojectResources/mouse.vhd" 40 -1 0 } } { "d:/quartus ii v13.0 web edition free/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus ii v13.0 web edition free/quartus/bin64/TimingClosureFloorplan.fld" "" "" { MOUSE:Mouse|MOUSE_CLK_FILTER~1 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Cecil/Coding/305 Miniproject Cecil Quartus/" { { 0 { 0 ""} 0 432 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1591273666065 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "MOUSE:Mouse\|MOUSE_CLK_FILTER~2 " "Destination node MOUSE:Mouse\|MOUSE_CLK_FILTER~2" {  } { { "MiniprojectResources/mouse.vhd" "" { Text "D:/Cecil/Coding/305 Miniproject Cecil Quartus/MiniprojectResources/mouse.vhd" 40 -1 0 } } { "d:/quartus ii v13.0 web edition free/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus ii v13.0 web edition free/quartus/bin64/TimingClosureFloorplan.fld" "" "" { MOUSE:Mouse|MOUSE_CLK_FILTER~2 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Cecil/Coding/305 Miniproject Cecil Quartus/" { { 0 { 0 ""} 0 433 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1591273666065 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "MOUSE:Mouse\|MOUSE_CLK_FILTER~3 " "Destination node MOUSE:Mouse\|MOUSE_CLK_FILTER~3" {  } { { "MiniprojectResources/mouse.vhd" "" { Text "D:/Cecil/Coding/305 Miniproject Cecil Quartus/MiniprojectResources/mouse.vhd" 40 -1 0 } } { "d:/quartus ii v13.0 web edition free/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus ii v13.0 web edition free/quartus/bin64/TimingClosureFloorplan.fld" "" "" { MOUSE:Mouse|MOUSE_CLK_FILTER~3 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Cecil/Coding/305 Miniproject Cecil Quartus/" { { 0 { 0 ""} 0 434 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1591273666065 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Quartus II" 0 -1 1591273666065 ""}  } { { "MiniprojectResources/mouse.vhd" "" { Text "D:/Cecil/Coding/305 Miniproject Cecil Quartus/MiniprojectResources/mouse.vhd" 40 -1 0 } } { "d:/quartus ii v13.0 web edition free/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus ii v13.0 web edition free/quartus/bin64/TimingClosureFloorplan.fld" "" "" { MOUSE:Mouse|MOUSE_CLK_FILTER } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Cecil/Coding/305 Miniproject Cecil Quartus/" { { 0 { 0 ""} 0 169 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1591273666065 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "VGA_SYNC:VGA_Sync_1\|vert_sync_out  " "Automatically promoted node VGA_SYNC:VGA_Sync_1\|vert_sync_out " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1591273666066 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "vert_sync_out~output " "Destination node vert_sync_out~output" {  } { { "305_miniproject_Cecil.bdf" "" { Schematic "D:/Cecil/Coding/305 Miniproject Cecil Quartus/305_miniproject_Cecil.bdf" { { 432 -152 24 448 "vert_sync_out" "" } } } } { "d:/quartus ii v13.0 web edition free/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus ii v13.0 web edition free/quartus/bin64/TimingClosureFloorplan.fld" "" "" { vert_sync_out~output } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Cecil/Coding/305 Miniproject Cecil Quartus/" { { 0 { 0 ""} 0 710 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1591273666066 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Quartus II" 0 -1 1591273666066 ""}  } { { "MiniprojectResources/vga_sync.vhd" "" { Text "D:/Cecil/Coding/305 Miniproject Cecil Quartus/MiniprojectResources/vga_sync.vhd" 11 -1 0 } } { "d:/quartus ii v13.0 web edition free/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus ii v13.0 web edition free/quartus/bin64/TimingClosureFloorplan.fld" "" "" { VGA_SYNC:VGA_Sync_1|vert_sync_out } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Cecil/Coding/305 Miniproject Cecil Quartus/" { { 0 { 0 ""} 0 289 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1591273666066 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "MOUSE:Mouse\|left_button  " "Automatically promoted node MOUSE:Mouse\|left_button " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1591273666066 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "ball:BALL\|y_motion\[0\]~24 " "Destination node ball:BALL\|y_motion\[0\]~24" {  } { { "MiniprojectResources/ball.vhd" "" { Text "D:/Cecil/Coding/305 Miniproject Cecil Quartus/MiniprojectResources/ball.vhd" 69 -1 0 } } { "d:/quartus ii v13.0 web edition free/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus ii v13.0 web edition free/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ball:BALL|y_motion[0]~24 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Cecil/Coding/305 Miniproject Cecil Quartus/" { { 0 { 0 ""} 0 644 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1591273666066 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "ball:BALL\|y_motion\[9\]~26 " "Destination node ball:BALL\|y_motion\[9\]~26" {  } { { "MiniprojectResources/ball.vhd" "" { Text "D:/Cecil/Coding/305 Miniproject Cecil Quartus/MiniprojectResources/ball.vhd" 69 -1 0 } } { "d:/quartus ii v13.0 web edition free/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus ii v13.0 web edition free/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ball:BALL|y_motion[9]~26 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Cecil/Coding/305 Miniproject Cecil Quartus/" { { 0 { 0 ""} 0 648 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1591273666066 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "ball:BALL\|prev_jump~0 " "Destination node ball:BALL\|prev_jump~0" {  } { { "MiniprojectResources/ball.vhd" "" { Text "D:/Cecil/Coding/305 Miniproject Cecil Quartus/MiniprojectResources/ball.vhd" 36 -1 0 } } { "d:/quartus ii v13.0 web edition free/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus ii v13.0 web edition free/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ball:BALL|prev_jump~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Cecil/Coding/305 Miniproject Cecil Quartus/" { { 0 { 0 ""} 0 664 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1591273666066 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "seg0_dec~output " "Destination node seg0_dec~output" {  } { { "305_miniproject_Cecil.bdf" "" { Schematic "D:/Cecil/Coding/305 Miniproject Cecil Quartus/305_miniproject_Cecil.bdf" { { -64 1400 1576 -48 "seg0_dec" "" } } } } { "d:/quartus ii v13.0 web edition free/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus ii v13.0 web edition free/quartus/bin64/TimingClosureFloorplan.fld" "" "" { seg0_dec~output } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Cecil/Coding/305 Miniproject Cecil Quartus/" { { 0 { 0 ""} 0 711 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1591273666066 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Quartus II" 0 -1 1591273666066 ""}  } { { "MiniprojectResources/mouse.vhd" "" { Text "D:/Cecil/Coding/305 Miniproject Cecil Quartus/MiniprojectResources/mouse.vhd" 13 -1 0 } } { "d:/quartus ii v13.0 web edition free/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus ii v13.0 web edition free/quartus/bin64/TimingClosureFloorplan.fld" "" "" { MOUSE:Mouse|left_button } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Cecil/Coding/305 Miniproject Cecil Quartus/" { { 0 { 0 ""} 0 175 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1591273666066 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "difficulty:inst5\|bcd4digit_counter:cntr\|clk1  " "Automatically promoted node difficulty:inst5\|bcd4digit_counter:cntr\|clk1 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1591273666067 ""}  } { { "VHDL Files/bcd4digit_counter.vhd" "" { Text "D:/Cecil/Coding/305 Miniproject Cecil Quartus/VHDL Files/bcd4digit_counter.vhd" 25 -1 0 } } { "d:/quartus ii v13.0 web edition free/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus ii v13.0 web edition free/quartus/bin64/TimingClosureFloorplan.fld" "" "" { difficulty:inst5|bcd4digit_counter:cntr|clk1 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Cecil/Coding/305 Miniproject Cecil Quartus/" { { 0 { 0 ""} 0 87 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1591273666067 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1591273666271 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1591273666271 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1591273666272 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1591273666273 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1591273666274 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1591273666274 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1591273666274 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 176248 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1591273666275 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 176249 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1591273666292 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "Quartus II" 0 -1 1591273666294 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1591273666294 ""}
{ "Warning" "WCUT_CUT_UNATTACHED_ASGN" "" "Ignored locations or region assignments to the following nodes" { { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "sw7 " "Node \"sw7\" is assigned to location or region, but does not exist in design" {  } { { "d:/quartus ii v13.0 web edition free/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/quartus ii v13.0 web edition free/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sw7" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1591273666329 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "sw8 " "Node \"sw8\" is assigned to location or region, but does not exist in design" {  } { { "d:/quartus ii v13.0 web edition free/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/quartus ii v13.0 web edition free/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sw8" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1591273666329 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "sw9 " "Node \"sw9\" is assigned to location or region, but does not exist in design" {  } { { "d:/quartus ii v13.0 web edition free/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/quartus ii v13.0 web edition free/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sw9" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1591273666329 ""}  } {  } 0 15705 "Ignored locations or region assignments to the following nodes" 0 0 "Fitter" 0 -1 1591273666329 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:01 " "Fitter preparation operations ending: elapsed time is 00:00:01" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1591273666330 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1591273667613 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:00 " "Fitter placement preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1591273667738 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1591273667747 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1591273668606 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:01 " "Fitter placement operations ending: elapsed time is 00:00:01" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1591273668607 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1591273668900 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "0 " "Router estimated average interconnect usage is 0% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "2 X21_Y10 X30_Y19 " "Router estimated peak interconnect usage is 2% of the available device resources in the region that extends from location X21_Y10 to location X30_Y19" {  } { { "loc" "" { Generic "D:/Cecil/Coding/305 Miniproject Cecil Quartus/" { { 1 { 0 "Router estimated peak interconnect usage is 2% of the available device resources in the region that extends from location X21_Y10 to location X30_Y19"} { { 11 { 0 "Router estimated peak interconnect usage is 2% of the available device resources in the region that extends from location X21_Y10 to location X30_Y19"} 21 10 10 10 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Quartus II" 0 -1 1591273669689 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1591273669689 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:01 " "Fitter routing operations ending: elapsed time is 00:00:01" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1591273670714 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Quartus II" 0 -1 1591273670716 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1591273670716 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "0.39 " "Total time spent on timing analysis during the Fitter is 0.39 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during the Fitter is %1!s! seconds." 0 0 "Fitter" 0 -1 1591273670726 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1591273670764 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1591273671078 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1591273671114 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1591273671245 ""}
{ "Info" "IFITCC_FITTER_POST_OPERATION_END" "00:00:01 " "Fitter post-fit operations ending: elapsed time is 00:00:01" {  } {  } 0 11218 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1591273671638 ""}
{ "Warning" "WFITCC_FITCC_IGNORED_ASSIGNMENT" "" "Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." {  } {  } 0 171167 "Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." 0 0 "Fitter" 0 -1 1591273672370 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "D:/Cecil/Coding/305 Miniproject Cecil Quartus/output_files/305_miniproject_Cecil.fit.smsg " "Generated suppressed messages file D:/Cecil/Coding/305 Miniproject Cecil Quartus/output_files/305_miniproject_Cecil.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1591273672453 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 9 s Quartus II 64-Bit " "Quartus II 64-Bit Fitter was successful. 0 errors, 9 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4915 " "Peak virtual memory: 4915 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1591273672845 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Jun 05 00:27:52 2020 " "Processing ended: Fri Jun 05 00:27:52 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1591273672845 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:08 " "Elapsed time: 00:00:08" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1591273672845 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:08 " "Total CPU time (on all processors): 00:00:08" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1591273672845 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1591273672845 ""}
