## Dual-Core-RISCV-Simulator

- Developed a  simulator on the lines of Ripes. The simulator will have two cores and will be able to simulate a multi-core environment.

- ### implemented functions

  ```assembly=
  add
  sub
  mul
  addi
  jal
  jalr
  beq
  bne
  blt
  bge
  j
  lw
  sw
  la
  li
  ecall
  ```
