(edif main
  (edifVersion 2 0 0)
  (edifLevel 0)
  (keywordMap (keywordLevel 0))
  (status
    (written
      (timestamp 2024 1 7 22 44 9)
      (program "Xilinx ngc2edif" (version "P.20131013"))
      (author "Xilinx. Inc ")
      (comment "This EDIF netlist is to be used within supported synthesis tools")
      (comment "for determining resource/timing estimates of the design component")
      (comment "represented by this netlist.")
      (comment "Command line: -mdp2sp -w -secure main.ngc main.edif ")))
  (external UNISIMS
    (edifLevel 0)
    (technology (numberDefinition))
    (cell GND
      (cellType GENERIC)
        (view view_1
          (viewType NETLIST)
          (interface
            (port G
              (direction OUTPUT)
            )
          )
      )
    )
    (cell LD
      (cellType GENERIC)
        (view view_1
          (viewType NETLIST)
          (interface
            (port D
              (direction INPUT)
            )
            (port G
              (direction INPUT)
            )
            (port Q
              (direction OUTPUT)
            )
          )
      )
    )
    (cell FDR
      (cellType GENERIC)
        (view view_1
          (viewType NETLIST)
          (interface
            (port C
              (direction INPUT)
            )
            (port D
              (direction INPUT)
            )
            (port R
              (direction INPUT)
            )
            (port Q
              (direction OUTPUT)
            )
          )
      )
    )
    (cell BUFG
      (cellType GENERIC)
        (view view_1
          (viewType NETLIST)
          (interface
            (port O
              (direction OUTPUT)
            )
            (port I
              (direction INPUT)
            )
          )
      )
    )
    (cell DCM_SP
      (cellType GENERIC)
        (view view_1
          (viewType NETLIST)
          (interface
            (port CLK2X180
              (direction OUTPUT)
            )
            (port PSCLK
              (direction INPUT)
            )
            (port CLK2X
              (direction OUTPUT)
            )
            (port CLKFX
              (direction OUTPUT)
            )
            (port CLK180
              (direction OUTPUT)
            )
            (port CLK270
              (direction OUTPUT)
            )
            (port RST
              (direction INPUT)
            )
            (port PSINCDEC
              (direction INPUT)
            )
            (port CLKIN
              (direction INPUT)
            )
            (port CLKFB
              (direction INPUT)
            )
            (port PSEN
              (direction INPUT)
            )
            (port CLK0
              (direction OUTPUT)
            )
            (port CLKFX180
              (direction OUTPUT)
            )
            (port CLKDV
              (direction OUTPUT)
            )
            (port PSDONE
              (direction OUTPUT)
            )
            (port CLK90
              (direction OUTPUT)
            )
            (port LOCKED
              (direction OUTPUT)
            )
            (port DSSEN
              (direction INPUT)
            )
            (port (rename STATUS_7_ "STATUS<7>")
              (direction OUTPUT)
              (property PIN_BUSNAME (string "STATUS<7:0>") (owner "Xilinx"))
              (property PIN_BUSIDX (integer 0) (owner "Xilinx"))
            )
            (port (rename STATUS_6_ "STATUS<6>")
              (direction OUTPUT)
              (property PIN_BUSNAME (string "STATUS<7:0>") (owner "Xilinx"))
              (property PIN_BUSIDX (integer 1) (owner "Xilinx"))
            )
            (port (rename STATUS_5_ "STATUS<5>")
              (direction OUTPUT)
              (property PIN_BUSNAME (string "STATUS<7:0>") (owner "Xilinx"))
              (property PIN_BUSIDX (integer 2) (owner "Xilinx"))
            )
            (port (rename STATUS_4_ "STATUS<4>")
              (direction OUTPUT)
              (property PIN_BUSNAME (string "STATUS<7:0>") (owner "Xilinx"))
              (property PIN_BUSIDX (integer 3) (owner "Xilinx"))
            )
            (port (rename STATUS_3_ "STATUS<3>")
              (direction OUTPUT)
              (property PIN_BUSNAME (string "STATUS<7:0>") (owner "Xilinx"))
              (property PIN_BUSIDX (integer 4) (owner "Xilinx"))
            )
            (port (rename STATUS_2_ "STATUS<2>")
              (direction OUTPUT)
              (property PIN_BUSNAME (string "STATUS<7:0>") (owner "Xilinx"))
              (property PIN_BUSIDX (integer 5) (owner "Xilinx"))
            )
            (port (rename STATUS_1_ "STATUS<1>")
              (direction OUTPUT)
              (property PIN_BUSNAME (string "STATUS<7:0>") (owner "Xilinx"))
              (property PIN_BUSIDX (integer 6) (owner "Xilinx"))
            )
            (port (rename STATUS_0_ "STATUS<0>")
              (direction OUTPUT)
              (property PIN_BUSNAME (string "STATUS<7:0>") (owner "Xilinx"))
              (property PIN_BUSIDX (integer 7) (owner "Xilinx"))
            )
          )
      )
    )
    (cell IBUFG
      (cellType GENERIC)
        (view view_1
          (viewType NETLIST)
          (interface
            (port I
              (direction INPUT)
            )
            (port O
              (direction OUTPUT)
            )
          )
      )
    )
    (cell FDE
      (cellType GENERIC)
        (view view_1
          (viewType NETLIST)
          (interface
            (port C
              (direction INPUT)
            )
            (port CE
              (direction INPUT)
            )
            (port D
              (direction INPUT)
            )
            (port Q
              (direction OUTPUT)
            )
          )
      )
    )
    (cell LUT2
      (cellType GENERIC)
        (view view_1
          (viewType NETLIST)
          (interface
            (port I0
              (direction INPUT)
            )
            (port I1
              (direction INPUT)
            )
            (port O
              (direction OUTPUT)
            )
          )
      )
    )
    (cell LUT6
      (cellType GENERIC)
        (view view_1
          (viewType NETLIST)
          (interface
            (port I0
              (direction INPUT)
            )
            (port I1
              (direction INPUT)
            )
            (port I2
              (direction INPUT)
            )
            (port I3
              (direction INPUT)
            )
            (port I4
              (direction INPUT)
            )
            (port I5
              (direction INPUT)
            )
            (port O
              (direction OUTPUT)
            )
          )
      )
    )
    (cell LUT3
      (cellType GENERIC)
        (view view_1
          (viewType NETLIST)
          (interface
            (port I0
              (direction INPUT)
            )
            (port I1
              (direction INPUT)
            )
            (port I2
              (direction INPUT)
            )
            (port O
              (direction OUTPUT)
            )
          )
      )
    )
    (cell LUT5
      (cellType GENERIC)
        (view view_1
          (viewType NETLIST)
          (interface
            (port I0
              (direction INPUT)
            )
            (port I1
              (direction INPUT)
            )
            (port I2
              (direction INPUT)
            )
            (port I3
              (direction INPUT)
            )
            (port I4
              (direction INPUT)
            )
            (port O
              (direction OUTPUT)
            )
          )
      )
    )
    (cell IBUF
      (cellType GENERIC)
        (view view_1
          (viewType NETLIST)
          (interface
            (port I
              (direction INPUT)
            )
            (port O
              (direction OUTPUT)
            )
          )
      )
    )
    (cell OBUF
      (cellType GENERIC)
        (view view_1
          (viewType NETLIST)
          (interface
            (port I
              (direction INPUT)
            )
            (port O
              (direction OUTPUT)
            )
          )
      )
    )
    (cell FD
      (cellType GENERIC)
        (view view_1
          (viewType NETLIST)
          (interface
            (port C
              (direction INPUT)
            )
            (port D
              (direction INPUT)
            )
            (port Q
              (direction OUTPUT)
            )
          )
      )
    )
    (cell LUT4
      (cellType GENERIC)
        (view view_1
          (viewType NETLIST)
          (interface
            (port I0
              (direction INPUT)
            )
            (port I1
              (direction INPUT)
            )
            (port I2
              (direction INPUT)
            )
            (port I3
              (direction INPUT)
            )
            (port O
              (direction OUTPUT)
            )
          )
      )
    )
    (cell VCC
      (cellType GENERIC)
        (view view_1
          (viewType NETLIST)
          (interface
            (port P
              (direction OUTPUT)
            )
          )
      )
    )
    (cell SRLC32E
      (cellType GENERIC)
        (view view_1
          (viewType NETLIST)
          (interface
            (port CLK
              (direction INPUT)
            )
            (port D
              (direction INPUT)
            )
            (port CE
              (direction INPUT)
            )
            (port Q
              (direction OUTPUT)
            )
            (port Q31
              (direction OUTPUT)
            )
            (port (array (rename A "A<4:0>") 5)
              (direction INPUT))
          )
      )
    )
    (cell SRLC16E
      (cellType GENERIC)
        (view view_1
          (viewType NETLIST)
          (interface
            (port A0
              (direction INPUT)
            )
            (port A1
              (direction INPUT)
            )
            (port A2
              (direction INPUT)
            )
            (port A3
              (direction INPUT)
            )
            (port CE
              (direction INPUT)
            )
            (port CLK
              (direction INPUT)
            )
            (port D
              (direction INPUT)
            )
            (port Q
              (direction OUTPUT)
            )
            (port Q15
              (direction OUTPUT)
            )
          )
      )
    )
  )

  (library main_lib
    (edifLevel 0)
    (technology (numberDefinition))
    (cell main
      (cellType GENERIC)
        (view view_1
          (viewType NETLIST)
          (interface
            (port MCU_SPI_SCK
              (direction INPUT)
            )
            (port MCU_SPI_MOSI
              (direction INPUT)
            )
            (port MCU_SPI_NSS
              (direction INPUT)
            )
            (port MCU_GPIO1
              (direction INPUT)
            )
            (port CLK
              (direction INPUT)
            )
            (port MCU_SPI_MISO
              (direction OUTPUT)
            )
            (port (array (rename test_LED "test_LED<7:0>") 8)
              (direction OUTPUT))
            (designator "xc6slx9-2-csg324")
            (property TYPE (string "main") (owner "Xilinx"))
            (property BUS_INFO (string "8:OUTPUT:test_LED<7:0>") (owner "Xilinx"))
            (property SHREG_MIN_SIZE (string "2") (owner "Xilinx"))
            (property CORE_GENERATION_INFO (string "clk_wiz_v3_6,clk_wiz_v3_6,{component_name=clk_wiz_v3_6,use_phase_alignment=true,use_min_o_jitter=false,use_max_i_jitter=false,use_dyn_phase_shift=false,use_inclk_switchover=false,use_dyn_reconfig=false,feedback_source=FDBK_AUTO,primtype_sel=DCM_SP,num_out_clk=2,clkin1_period=10.0,clkin2_period=10.0,use_power_down=false,use_reset=true,use_locked=false,use_inclk_stopped=false,use_status=false,use_freeze=false,use_clk_valid=false,feedback_type=SINGLE,clock_mgr_type=AUTO,manual_override=false}") (owner "Xilinx"))
            (property SHREG_EXTRACT_NGC (string "YES") (owner "Xilinx"))
            (property NLW_UNIQUE_ID (integer 0) (owner "Xilinx"))
            (property NLW_MACRO_TAG (integer 0) (owner "Xilinx"))
            (property NLW_MACRO_ALIAS (string "main_main") (owner "Xilinx"))
          )
          (contents
            (instance XST_GND
              (viewRef view_1 (cellRef GND (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename test_LED_5_renamed_0 "test_LED_5")
              (viewRef view_1 (cellRef LD (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property IOB (string "true") (owner "Xilinx"))
            )
            (instance (rename test_LED_7_renamed_1 "test_LED_7")
              (viewRef view_1 (cellRef LD (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property IOB (string "true") (owner "Xilinx"))
            )
            (instance (rename test_LED_6_renamed_2 "test_LED_6")
              (viewRef view_1 (cellRef LD (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property IOB (string "true") (owner "Xilinx"))
            )
            (instance (rename test_LED_2_renamed_3 "test_LED_2")
              (viewRef view_1 (cellRef LD (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property IOB (string "true") (owner "Xilinx"))
            )
            (instance (rename test_LED_4_renamed_4 "test_LED_4")
              (viewRef view_1 (cellRef LD (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property IOB (string "true") (owner "Xilinx"))
            )
            (instance (rename test_LED_3_renamed_5 "test_LED_3")
              (viewRef view_1 (cellRef LD (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property IOB (string "true") (owner "Xilinx"))
            )
            (instance (rename test_LED_1_renamed_6 "test_LED_1")
              (viewRef view_1 (cellRef LD (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property IOB (string "true") (owner "Xilinx"))
            )
            (instance (rename test_LED_0_renamed_7 "test_LED_0")
              (viewRef view_1 (cellRef LD (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property IOB (string "true") (owner "Xilinx"))
            )
            (instance (rename state_FSM_FFd2_renamed_8 "state_FSM_FFd2")
              (viewRef view_1 (cellRef FDR (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename state_FSM_FFd1_renamed_9 "state_FSM_FFd1")
              (viewRef view_1 (cellRef FDR (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename clk_generator_clkout1_buf "clk_generator/clkout1_buf")
              (viewRef view_1 (cellRef BUFG (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property OPTIMIZE_PRIMITIVES_NGC (string "no") (owner "Xilinx"))
            )
            (instance (rename clk_generator_clkf_buf "clk_generator/clkf_buf")
              (viewRef view_1 (cellRef BUFG (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property OPTIMIZE_PRIMITIVES_NGC (string "no") (owner "Xilinx"))
            )
            (instance (rename clk_generator_clkout2_buf "clk_generator/clkout2_buf")
              (viewRef view_1 (cellRef BUFG (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property OPTIMIZE_PRIMITIVES_NGC (string "no") (owner "Xilinx"))
            )
            (instance (rename clk_generator_dcm_sp_inst "clk_generator/dcm_sp_inst")
              (viewRef view_1 (cellRef DCM_SP (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property BUS_INFO (string "8:OUTPUT:STATUS<7:0>") (owner "Xilinx"))
              (property OPTIMIZE_PRIMITIVES_NGC (string "no") (owner "Xilinx"))
              (property CLKIN_DIVIDE_BY_2 (string "FALSE") (owner "Xilinx"))
              (property CLKOUT_PHASE_SHIFT (string "NONE") (owner "Xilinx"))
              (property CLK_FEEDBACK (string "2X") (owner "Xilinx"))
              (property DESKEW_ADJUST (string "SYSTEM_SYNCHRONOUS") (owner "Xilinx"))
              (property DFS_FREQUENCY_MODE (string "LOW") (owner "Xilinx"))
              (property DLL_FREQUENCY_MODE (string "LOW") (owner "Xilinx"))
              (property DSS_MODE (string "NONE") (owner "Xilinx"))
              (property DUTY_CYCLE_CORRECTION (string "TRUE") (owner "Xilinx"))
              (property FACTORY_JF (string "16'B1100000010000000") (owner "Xilinx"))
              (property STARTUP_WAIT (string "FALSE") (owner "Xilinx"))
              (property CLKFX_DIVIDE (integer 1) (owner "Xilinx"))
              (property CLKFX_MULTIPLY (integer 4) (owner "Xilinx"))
              (property PHASE_SHIFT (integer 0) (owner "Xilinx"))
              (property CLKDV_DIVIDE (number (e 2 0)) (owner "Xilinx"))
              (property CLKIN_PERIOD (string "10.000000") (owner "Xilinx"))
              (property VERY_HIGH_FREQUENCY (string "FALSE") (owner "Xilinx"))
            )
            (instance (rename clk_generator_clkin1_buf "clk_generator/clkin1_buf")
              (viewRef view_1 (cellRef IBUFG (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property OPTIMIZE_PRIMITIVES_NGC (string "no") (owner "Xilinx"))
              (property CAPACITANCE (string "DONT_CARE") (owner "Xilinx"))
              (property IBUF_DELAY_VALUE (string "0") (owner "Xilinx"))
              (property IBUF_LOW_PWR (string "TRUE") (owner "Xilinx"))
              (property IOSTANDARD (string "DEFAULT") (owner "Xilinx"))
            )
            (instance (rename spi_mcu_data_shreg_63 "spi_mcu/data_shreg_63")
              (viewRef view_1 (cellRef FDE (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename spi_mcu_data_shreg_62 "spi_mcu/data_shreg_62")
              (viewRef view_1 (cellRef FDE (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename spi_mcu_data_shreg_61 "spi_mcu/data_shreg_61")
              (viewRef view_1 (cellRef FDE (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename spi_mcu_data_shreg_60 "spi_mcu/data_shreg_60")
              (viewRef view_1 (cellRef FDE (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename spi_mcu_data_shreg_59 "spi_mcu/data_shreg_59")
              (viewRef view_1 (cellRef FDE (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename spi_mcu_data_shreg_58 "spi_mcu/data_shreg_58")
              (viewRef view_1 (cellRef FDE (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename spi_mcu_data_shreg_57 "spi_mcu/data_shreg_57")
              (viewRef view_1 (cellRef FDE (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename spi_mcu_data_shreg_7 "spi_mcu/data_shreg_7")
              (viewRef view_1 (cellRef FDE (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename spi_mcu_data_shreg_6 "spi_mcu/data_shreg_6")
              (viewRef view_1 (cellRef FDE (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename spi_mcu_data_shreg_5 "spi_mcu/data_shreg_5")
              (viewRef view_1 (cellRef FDE (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename spi_mcu_data_shreg_4 "spi_mcu/data_shreg_4")
              (viewRef view_1 (cellRef FDE (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename spi_mcu_data_shreg_3 "spi_mcu/data_shreg_3")
              (viewRef view_1 (cellRef FDE (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename spi_mcu_data_shreg_2 "spi_mcu/data_shreg_2")
              (viewRef view_1 (cellRef FDE (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename spi_mcu_data_shreg_1 "spi_mcu/data_shreg_1")
              (viewRef view_1 (cellRef FDE (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename spi_mcu_data_shreg_0 "spi_mcu/data_shreg_0")
              (viewRef view_1 (cellRef FDE (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename spi_mcu_spi_clk_reg_renamed_10 "spi_mcu/spi_clk_reg")
              (viewRef view_1 (cellRef FDR (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename spi_mcu_last_bit_en_renamed_11 "spi_mcu/last_bit_en")
              (viewRef view_1 (cellRef FDR (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename state_7__GND_1_o_Select_12_o_7_1 "state[7]_GND_1_o_Select_12_o<7>1")
              (viewRef view_1 (cellRef LUT2 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property PK_HLUTNM (string "___XLNM___7___state[7]_GND_1_o_Select_12_o<7>1") (owner "Xilinx"))
              (property INIT (string "8") (owner "Xilinx"))
            )
            (instance (rename state_7__GND_1_o_Select_14_o_6_1 "state[7]_GND_1_o_Select_14_o<6>1")
              (viewRef view_1 (cellRef LUT2 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property PK_HLUTNM (string "___XLNM___7___state[7]_GND_1_o_Select_12_o<7>1") (owner "Xilinx"))
              (property INIT (string "8") (owner "Xilinx"))
            )
            (instance (rename state_7__GND_1_o_Select_16_o_5_1 "state[7]_GND_1_o_Select_16_o<5>1")
              (viewRef view_1 (cellRef LUT2 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property PK_HLUTNM (string "___XLNM___6___state[7]_GND_1_o_Select_16_o<5>1") (owner "Xilinx"))
              (property INIT (string "8") (owner "Xilinx"))
            )
            (instance (rename state_7__GND_1_o_Select_18_o_4_1 "state[7]_GND_1_o_Select_18_o<4>1")
              (viewRef view_1 (cellRef LUT2 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property PK_HLUTNM (string "___XLNM___6___state[7]_GND_1_o_Select_16_o<5>1") (owner "Xilinx"))
              (property INIT (string "8") (owner "Xilinx"))
            )
            (instance (rename state_7__GND_1_o_Select_20_o_3_1 "state[7]_GND_1_o_Select_20_o<3>1")
              (viewRef view_1 (cellRef LUT2 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property PK_HLUTNM (string "___XLNM___5___state[7]_GND_1_o_Select_20_o<3>1") (owner "Xilinx"))
              (property INIT (string "8") (owner "Xilinx"))
            )
            (instance (rename state_7__GND_1_o_Select_22_o_2_1 "state[7]_GND_1_o_Select_22_o<2>1")
              (viewRef view_1 (cellRef LUT2 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property PK_HLUTNM (string "___XLNM___5___state[7]_GND_1_o_Select_20_o<3>1") (owner "Xilinx"))
              (property INIT (string "8") (owner "Xilinx"))
            )
            (instance (rename state_7__GND_1_o_Select_24_o_1_1 "state[7]_GND_1_o_Select_24_o<1>1")
              (viewRef view_1 (cellRef LUT2 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property PK_HLUTNM (string "___XLNM___4___state[7]_GND_1_o_Select_24_o<1>1") (owner "Xilinx"))
              (property INIT (string "8") (owner "Xilinx"))
            )
            (instance (rename state_7__GND_1_o_Select_26_o_0_1 "state[7]_GND_1_o_Select_26_o<0>1")
              (viewRef view_1 (cellRef LUT2 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property PK_HLUTNM (string "___XLNM___4___state[7]_GND_1_o_Select_24_o<1>1") (owner "Xilinx"))
              (property INIT (string "8") (owner "Xilinx"))
            )
            (instance (rename spi_mcu_Mcount_bit_cnt_xor_5_11 "spi_mcu/Mcount_bit_cnt_xor<5>11")
              (viewRef view_1 (cellRef LUT6 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "6CCCCCCCCCCCCCCC") (owner "Xilinx"))
            )
            (instance (rename spi_mcu_bit_cnt_max_5_1 "spi_mcu/bit_cnt_max<5>1")
              (viewRef view_1 (cellRef LUT6 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "8000000000000000") (owner "Xilinx"))
            )
            (instance (rename spi_mcu_slave_ready11 "spi_mcu/slave_ready11")
              (viewRef view_1 (cellRef LUT3 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property PK_HLUTNM (string "___XLNM___2___spi_mcu/slave_ready11") (owner "Xilinx"))
              (property INIT (string "40") (owner "Xilinx"))
            )
            (instance (rename spi_mcu_Mcount_bit_cnt_val11 "spi_mcu/Mcount_bit_cnt_val11")
              (viewRef view_1 (cellRef LUT3 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "04") (owner "Xilinx"))
            )
            (instance (rename spi_mcu_spi_clk_redge_en_cs_n_reg_AND_14_o1_renamed_12 "spi_mcu/spi_clk_redge_en_cs_n_reg_AND_14_o1")
              (viewRef view_1 (cellRef LUT3 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "10") (owner "Xilinx"))
            )
            (instance (rename state_FSM_FFd1_In_SW0 "state_FSM_FFd1-In_SW0")
              (viewRef view_1 (cellRef LUT6 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "FFFFFFFFFFFFFFFE") (owner "Xilinx"))
            )
            (instance (rename state_FSM_FFd1_In_renamed_13 "state_FSM_FFd1-In")
              (viewRef view_1 (cellRef LUT6 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "00000C0011111D11") (owner "Xilinx"))
            )
            (instance (rename state_7__PWR_11_o_Select_13_o_SW0 "state[7]_PWR_11_o_Select_13_o_SW0")
              (viewRef view_1 (cellRef LUT5 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "FFFFFFFE") (owner "Xilinx"))
            )
            (instance (rename state_7__PWR_11_o_Select_13_o_renamed_14 "state[7]_PWR_11_o_Select_13_o")
              (viewRef view_1 (cellRef LUT6 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "000000200F0F0F2F") (owner "Xilinx"))
            )
            (instance (rename spi_mcu_Mcount_bit_cnt_val_SW0 "spi_mcu/Mcount_bit_cnt_val_SW0")
              (viewRef view_1 (cellRef LUT3 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "80") (owner "Xilinx"))
            )
            (instance (rename spi_mcu_Mcount_bit_cnt_val_renamed_15 "spi_mcu/Mcount_bit_cnt_val")
              (viewRef view_1 (cellRef LUT6 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "EAAAAAAAAAAAAAAA") (owner "Xilinx"))
            )
            (instance (rename MCU_SPI_SCK_IBUF_renamed_16 "MCU_SPI_SCK_IBUF")
              (viewRef view_1 (cellRef IBUF (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename MCU_SPI_MOSI_IBUF_renamed_17 "MCU_SPI_MOSI_IBUF")
              (viewRef view_1 (cellRef IBUF (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename MCU_SPI_NSS_IBUF_renamed_18 "MCU_SPI_NSS_IBUF")
              (viewRef view_1 (cellRef IBUF (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename MCU_GPIO1_IBUF_renamed_19 "MCU_GPIO1_IBUF")
              (viewRef view_1 (cellRef IBUF (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance test_LED_7_OBUF
              (viewRef view_1 (cellRef OBUF (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance test_LED_6_OBUF
              (viewRef view_1 (cellRef OBUF (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance test_LED_5_OBUF
              (viewRef view_1 (cellRef OBUF (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance test_LED_4_OBUF
              (viewRef view_1 (cellRef OBUF (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance test_LED_3_OBUF
              (viewRef view_1 (cellRef OBUF (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance test_LED_2_OBUF
              (viewRef view_1 (cellRef OBUF (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance test_LED_1_OBUF
              (viewRef view_1 (cellRef OBUF (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance test_LED_0_OBUF
              (viewRef view_1 (cellRef OBUF (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance MCU_SPI_MISO_OBUF
              (viewRef view_1 (cellRef OBUF (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename spi_mcu_MISO_renamed_20 "spi_mcu/MISO")
              (viewRef view_1 (cellRef FD (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename state_FSM_FFd2_In1 "state_FSM_FFd2-In1")
              (viewRef view_1 (cellRef LUT5 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property PK_HLUTNM (string "___XLNM___2___spi_mcu/slave_ready11") (owner "Xilinx"))
              (property INIT (string "01000000") (owner "Xilinx"))
            )
            (instance (rename spi_mcu_MISO_rstpot_renamed_21 "spi_mcu/MISO_rstpot")
              (viewRef view_1 (cellRef LUT5 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property PK_HLUTNM (string "___XLNM___1___spi_mcu/MISO_rstpot") (owner "Xilinx"))
              (property INIT (string "ABAAA8AA") (owner "Xilinx"))
            )
            (instance (rename spi_mcu_bit_cnt_0 "spi_mcu/bit_cnt_0")
              (viewRef view_1 (cellRef FD (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename spi_mcu_bit_cnt_3 "spi_mcu/bit_cnt_3")
              (viewRef view_1 (cellRef FD (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename spi_mcu_bit_cnt_2 "spi_mcu/bit_cnt_2")
              (viewRef view_1 (cellRef FD (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename spi_mcu_bit_cnt_1 "spi_mcu/bit_cnt_1")
              (viewRef view_1 (cellRef FD (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename spi_mcu_bit_cnt_4 "spi_mcu/bit_cnt_4")
              (viewRef view_1 (cellRef FD (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename spi_mcu_bit_cnt_5 "spi_mcu/bit_cnt_5")
              (viewRef view_1 (cellRef FD (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename spi_mcu_bit_cnt_5_rstpot1_renamed_22 "spi_mcu/bit_cnt_5_rstpot1")
              (viewRef view_1 (cellRef LUT6 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "00000000AABAAA8A") (owner "Xilinx"))
            )
            (instance (rename spi_mcu_bit_cnt_2_rstpot1_SW0 "spi_mcu/bit_cnt_2_rstpot1_SW0")
              (viewRef view_1 (cellRef LUT2 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property PK_HLUTNM (string "___XLNM___3___spi_mcu/bit_cnt_2_rstpot1_SW0") (owner "Xilinx"))
              (property INIT (string "D") (owner "Xilinx"))
            )
            (instance (rename spi_mcu_bit_cnt_2_rstpot1_renamed_23 "spi_mcu/bit_cnt_2_rstpot1")
              (viewRef view_1 (cellRef LUT6 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "4444444444441444") (owner "Xilinx"))
            )
            (instance (rename spi_mcu_bit_cnt_4_rstpot1_SW2 "spi_mcu/bit_cnt_4_rstpot1_SW2")
              (viewRef view_1 (cellRef LUT4 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property PK_HLUTNM (string "___XLNM___0___spi_mcu/bit_cnt_4_rstpot1_SW2") (owner "Xilinx"))
              (property INIT (string "FFDF") (owner "Xilinx"))
            )
            (instance (rename spi_mcu_bit_cnt_4_rstpot1_renamed_24 "spi_mcu/bit_cnt_4_rstpot1")
              (viewRef view_1 (cellRef LUT6 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "4444444414444444") (owner "Xilinx"))
            )
            (instance (rename spi_mcu_bit_cnt_3_rstpot1_SW0 "spi_mcu/bit_cnt_3_rstpot1_SW0")
              (viewRef view_1 (cellRef LUT3 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property PK_HLUTNM (string "___XLNM___0___spi_mcu/bit_cnt_4_rstpot1_SW2") (owner "Xilinx"))
              (property INIT (string "FB") (owner "Xilinx"))
            )
            (instance (rename spi_mcu_bit_cnt_3_rstpot1_renamed_25 "spi_mcu/bit_cnt_3_rstpot1")
              (viewRef view_1 (cellRef LUT6 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "4444444414444444") (owner "Xilinx"))
            )
            (instance (rename spi_mcu_bit_cnt_0_rstpot1_renamed_26 "spi_mcu/bit_cnt_0_rstpot1")
              (viewRef view_1 (cellRef LUT6 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "4440444444414444") (owner "Xilinx"))
            )
            (instance (rename spi_mcu_bit_cnt_1_rstpot1_renamed_27 "spi_mcu/bit_cnt_1_rstpot1")
              (viewRef view_1 (cellRef LUT6 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "4444444444441444") (owner "Xilinx"))
            )
            (instance (rename spi_mcu_spi_clk_redge_en_cs_n_reg_AND_14_o1_1 "spi_mcu/spi_clk_redge_en_cs_n_reg_AND_14_o1_1")
              (viewRef view_1 (cellRef LUT3 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "10") (owner "Xilinx"))
            )
            (instance XST_VCC
              (viewRef view_1 (cellRef VCC (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename spi_mcu_Mshreg_data_shreg_56_0_renamed_28 "spi_mcu/Mshreg_data_shreg_56_0")
              (viewRef view_1 (cellRef SRLC32E (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property BUS_INFO (string "5:INPUT:A<4:0>") (owner "Xilinx"))
              (property INIT (string "00000000") (owner "Xilinx"))
            )
            (instance (rename spi_mcu_Mshreg_data_shreg_56_1_renamed_29 "spi_mcu/Mshreg_data_shreg_56_1")
              (viewRef view_1 (cellRef SRLC32E (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property BUS_INFO (string "5:INPUT:A<4:0>") (owner "Xilinx"))
              (property INIT (string "00000000") (owner "Xilinx"))
            )
            (instance (rename spi_mcu_data_shreg_56 "spi_mcu/data_shreg_56")
              (viewRef view_1 (cellRef FDE (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename spi_mcu_Mshreg_mosi_reg "spi_mcu/Mshreg_mosi_reg")
              (viewRef view_1 (cellRef SRLC16E (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "0000") (owner "Xilinx"))
            )
            (instance (rename spi_mcu_Mshreg_cs_n_reg_renamed_30 "spi_mcu/Mshreg_cs_n_reg")
              (viewRef view_1 (cellRef SRLC16E (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "0000") (owner "Xilinx"))
            )
            (instance (rename spi_mcu_cs_n_reg_renamed_31 "spi_mcu/cs_n_reg")
              (viewRef view_1 (cellRef FDE (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename spi_mcu_Mshreg_sclk_reg_renamed_32 "spi_mcu/Mshreg_sclk_reg")
              (viewRef view_1 (cellRef SRLC16E (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "0000") (owner "Xilinx"))
            )
            (instance (rename spi_mcu_sclk_reg_renamed_33 "spi_mcu/sclk_reg")
              (viewRef view_1 (cellRef FDE (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (net MCU_SPI_SCK_IBUF
              (joined
                (portRef O (instanceRef MCU_SPI_SCK_IBUF_renamed_16))
                (portRef D (instanceRef spi_mcu_Mshreg_sclk_reg_renamed_32))
              )
            )
            (net MCU_SPI_MOSI_IBUF
              (joined
                (portRef O (instanceRef MCU_SPI_MOSI_IBUF_renamed_17))
                (portRef D (instanceRef spi_mcu_Mshreg_mosi_reg))
              )
            )
            (net MCU_SPI_NSS_IBUF
              (joined
                (portRef O (instanceRef MCU_SPI_NSS_IBUF_renamed_18))
                (portRef D (instanceRef spi_mcu_Mshreg_cs_n_reg_renamed_30))
              )
            )
            (net MCU_GPIO1_IBUF
              (joined
                (portRef R (instanceRef state_FSM_FFd2_renamed_8))
                (portRef R (instanceRef state_FSM_FFd1_renamed_9))
                (portRef RST (instanceRef clk_generator_dcm_sp_inst))
                (portRef R (instanceRef spi_mcu_last_bit_en_renamed_11))
                (portRef R (instanceRef spi_mcu_spi_clk_reg_renamed_10))
                (portRef O (instanceRef MCU_GPIO1_IBUF_renamed_19))
                (portRef I0 (instanceRef spi_mcu_bit_cnt_2_rstpot1_renamed_23))
                (portRef I0 (instanceRef spi_mcu_bit_cnt_4_rstpot1_renamed_24))
                (portRef I0 (instanceRef spi_mcu_bit_cnt_3_rstpot1_renamed_25))
                (portRef I0 (instanceRef spi_mcu_bit_cnt_0_rstpot1_renamed_26))
                (portRef I0 (instanceRef spi_mcu_bit_cnt_1_rstpot1_renamed_27))
                (portRef I0 (instanceRef spi_mcu_Mcount_bit_cnt_val_renamed_15))
              )
            )
            (net CLK
              (joined
                (portRef CLK)
                (portRef I (instanceRef clk_generator_clkin1_buf))
              )
            )
            (net (rename spi_mcu_data_shreg_63__ "spi_mcu/data_shreg<63>")
              (joined
                (portRef Q (instanceRef spi_mcu_data_shreg_63))
                (portRef I1 (instanceRef state_FSM_FFd1_In_SW0))
                (portRef I0 (instanceRef state_7__PWR_11_o_Select_13_o_SW0))
                (portRef I4 (instanceRef spi_mcu_MISO_rstpot_renamed_21))
              )
            )
            (net (rename spi_mcu_data_shreg_62__ "spi_mcu/data_shreg<62>")
              (joined
                (portRef Q (instanceRef spi_mcu_data_shreg_62))
                (portRef D (instanceRef spi_mcu_data_shreg_63))
                (portRef I4 (instanceRef state_FSM_FFd1_In_SW0))
                (portRef I3 (instanceRef state_7__PWR_11_o_Select_13_o_SW0))
              )
            )
            (net (rename spi_mcu_data_shreg_61__ "spi_mcu/data_shreg<61>")
              (joined
                (portRef Q (instanceRef spi_mcu_data_shreg_61))
                (portRef D (instanceRef spi_mcu_data_shreg_62))
                (portRef I2 (instanceRef state_FSM_FFd1_In_SW0))
                (portRef I1 (instanceRef state_7__PWR_11_o_Select_13_o_SW0))
              )
            )
            (net (rename spi_mcu_data_shreg_60__ "spi_mcu/data_shreg<60>")
              (joined
                (portRef Q (instanceRef spi_mcu_data_shreg_60))
                (portRef D (instanceRef spi_mcu_data_shreg_61))
                (portRef I5 (instanceRef state_FSM_FFd1_In_SW0))
                (portRef I4 (instanceRef state_7__PWR_11_o_Select_13_o_SW0))
              )
            )
            (net (rename spi_mcu_data_shreg_59__ "spi_mcu/data_shreg<59>")
              (joined
                (portRef Q (instanceRef spi_mcu_data_shreg_59))
                (portRef D (instanceRef spi_mcu_data_shreg_60))
                (portRef I3 (instanceRef state_FSM_FFd1_In_SW0))
                (portRef I2 (instanceRef state_7__PWR_11_o_Select_13_o_SW0))
              )
            )
            (net (rename spi_mcu_data_shreg_58__ "spi_mcu/data_shreg<58>")
              (joined
                (portRef Q (instanceRef spi_mcu_data_shreg_58))
                (portRef D (instanceRef spi_mcu_data_shreg_59))
                (portRef I3 (instanceRef state_7__PWR_11_o_Select_13_o_renamed_14))
                (portRef I2 (instanceRef state_FSM_FFd1_In_renamed_13))
              )
            )
            (net (rename spi_mcu_data_shreg_57__ "spi_mcu/data_shreg<57>")
              (joined
                (portRef Q (instanceRef spi_mcu_data_shreg_57))
                (portRef D (instanceRef spi_mcu_data_shreg_58))
                (portRef I0 (instanceRef state_FSM_FFd1_In_SW0))
                (portRef I4 (instanceRef state_7__PWR_11_o_Select_13_o_renamed_14))
              )
            )
            (net (rename spi_mcu_data_shreg_56__ "spi_mcu/data_shreg<56>")
              (joined
                (portRef D (instanceRef spi_mcu_data_shreg_57))
                (portRef I0 (instanceRef state_7__PWR_11_o_Select_13_o_renamed_14))
                (portRef I3 (instanceRef state_FSM_FFd1_In_renamed_13))
                (portRef Q (instanceRef spi_mcu_data_shreg_56))
              )
            )
            (net (rename spi_mcu_data_shreg_7__ "spi_mcu/data_shreg<7>")
              (joined
                (portRef Q (instanceRef spi_mcu_data_shreg_7))
                (portRef I0 (instanceRef state_7__GND_1_o_Select_12_o_7_1))
                (portRef D (instanceRef spi_mcu_Mshreg_data_shreg_56_0_renamed_28))
              )
            )
            (net (rename spi_mcu_data_shreg_6__ "spi_mcu/data_shreg<6>")
              (joined
                (portRef Q (instanceRef spi_mcu_data_shreg_6))
                (portRef D (instanceRef spi_mcu_data_shreg_7))
                (portRef I0 (instanceRef state_7__GND_1_o_Select_14_o_6_1))
              )
            )
            (net (rename spi_mcu_data_shreg_5__ "spi_mcu/data_shreg<5>")
              (joined
                (portRef Q (instanceRef spi_mcu_data_shreg_5))
                (portRef D (instanceRef spi_mcu_data_shreg_6))
                (portRef I0 (instanceRef state_7__GND_1_o_Select_16_o_5_1))
              )
            )
            (net (rename spi_mcu_data_shreg_4__ "spi_mcu/data_shreg<4>")
              (joined
                (portRef Q (instanceRef spi_mcu_data_shreg_4))
                (portRef D (instanceRef spi_mcu_data_shreg_5))
                (portRef I0 (instanceRef state_7__GND_1_o_Select_18_o_4_1))
              )
            )
            (net (rename spi_mcu_data_shreg_3__ "spi_mcu/data_shreg<3>")
              (joined
                (portRef Q (instanceRef spi_mcu_data_shreg_3))
                (portRef D (instanceRef spi_mcu_data_shreg_4))
                (portRef I0 (instanceRef state_7__GND_1_o_Select_20_o_3_1))
              )
            )
            (net (rename spi_mcu_data_shreg_2__ "spi_mcu/data_shreg<2>")
              (joined
                (portRef Q (instanceRef spi_mcu_data_shreg_2))
                (portRef D (instanceRef spi_mcu_data_shreg_3))
                (portRef I0 (instanceRef state_7__GND_1_o_Select_22_o_2_1))
              )
            )
            (net (rename spi_mcu_data_shreg_1__ "spi_mcu/data_shreg<1>")
              (joined
                (portRef Q (instanceRef spi_mcu_data_shreg_1))
                (portRef D (instanceRef spi_mcu_data_shreg_2))
                (portRef I0 (instanceRef state_7__GND_1_o_Select_24_o_1_1))
              )
            )
            (net (rename spi_mcu_data_shreg_0__ "spi_mcu/data_shreg<0>")
              (joined
                (portRef Q (instanceRef spi_mcu_data_shreg_0))
                (portRef D (instanceRef spi_mcu_data_shreg_1))
                (portRef I0 (instanceRef state_7__GND_1_o_Select_26_o_0_1))
              )
            )
            (net (rename spi_mcu_MISO "spi_mcu/MISO")
              (joined
                (portRef I (instanceRef MCU_SPI_MISO_OBUF))
                (portRef Q (instanceRef spi_mcu_MISO_renamed_20))
                (portRef I0 (instanceRef spi_mcu_MISO_rstpot_renamed_21))
              )
            )
            (net mcu_spi_rx_valid
              (joined
                (portRef O (instanceRef spi_mcu_slave_ready11))
                (portRef I5 (instanceRef state_FSM_FFd1_In_renamed_13))
              )
            )
            (net clk_spi_mcu
              (joined
                (portRef O (instanceRef clk_generator_clkout1_buf))
                (portRef C (instanceRef spi_mcu_last_bit_en_renamed_11))
                (portRef C (instanceRef spi_mcu_spi_clk_reg_renamed_10))
                (portRef C (instanceRef spi_mcu_data_shreg_0))
                (portRef C (instanceRef spi_mcu_data_shreg_1))
                (portRef C (instanceRef spi_mcu_data_shreg_2))
                (portRef C (instanceRef spi_mcu_data_shreg_3))
                (portRef C (instanceRef spi_mcu_data_shreg_4))
                (portRef C (instanceRef spi_mcu_data_shreg_5))
                (portRef C (instanceRef spi_mcu_data_shreg_6))
                (portRef C (instanceRef spi_mcu_data_shreg_7))
                (portRef C (instanceRef spi_mcu_data_shreg_57))
                (portRef C (instanceRef spi_mcu_data_shreg_58))
                (portRef C (instanceRef spi_mcu_data_shreg_59))
                (portRef C (instanceRef spi_mcu_data_shreg_60))
                (portRef C (instanceRef spi_mcu_data_shreg_61))
                (portRef C (instanceRef spi_mcu_data_shreg_62))
                (portRef C (instanceRef spi_mcu_data_shreg_63))
                (portRef C (instanceRef spi_mcu_MISO_renamed_20))
                (portRef C (instanceRef spi_mcu_bit_cnt_0))
                (portRef C (instanceRef spi_mcu_bit_cnt_3))
                (portRef C (instanceRef spi_mcu_bit_cnt_2))
                (portRef C (instanceRef spi_mcu_bit_cnt_1))
                (portRef C (instanceRef spi_mcu_bit_cnt_4))
                (portRef C (instanceRef spi_mcu_bit_cnt_5))
                (portRef CLK (instanceRef spi_mcu_Mshreg_data_shreg_56_0_renamed_28))
                (portRef CLK (instanceRef spi_mcu_Mshreg_data_shreg_56_1_renamed_29))
                (portRef C (instanceRef spi_mcu_data_shreg_56))
                (portRef CLK (instanceRef spi_mcu_Mshreg_mosi_reg))
                (portRef CLK (instanceRef spi_mcu_Mshreg_cs_n_reg_renamed_30))
                (portRef C (instanceRef spi_mcu_cs_n_reg_renamed_31))
                (portRef CLK (instanceRef spi_mcu_Mshreg_sclk_reg_renamed_32))
                (portRef C (instanceRef spi_mcu_sclk_reg_renamed_33))
              )
            )
            (net clk_main
              (joined
                (portRef C (instanceRef state_FSM_FFd2_renamed_8))
                (portRef C (instanceRef state_FSM_FFd1_renamed_9))
                (portRef O (instanceRef clk_generator_clkout2_buf))
              )
            )
            (net state_FSM_FFd2
              (joined
                (portRef Q (instanceRef state_FSM_FFd2_renamed_8))
                (portRef I1 (instanceRef state_7__GND_1_o_Select_12_o_7_1))
                (portRef I1 (instanceRef state_7__GND_1_o_Select_14_o_6_1))
                (portRef I1 (instanceRef state_7__GND_1_o_Select_16_o_5_1))
                (portRef I1 (instanceRef state_7__GND_1_o_Select_18_o_4_1))
                (portRef I1 (instanceRef state_7__GND_1_o_Select_20_o_3_1))
                (portRef I1 (instanceRef state_7__GND_1_o_Select_22_o_2_1))
                (portRef I1 (instanceRef state_7__GND_1_o_Select_24_o_1_1))
                (portRef I1 (instanceRef state_7__GND_1_o_Select_26_o_0_1))
                (portRef I2 (instanceRef state_7__PWR_11_o_Select_13_o_renamed_14))
                (portRef I1 (instanceRef state_FSM_FFd2_In1))
                (portRef I1 (instanceRef state_FSM_FFd1_In_renamed_13))
              )
            )
            (net (rename state_7__PWR_11_o_Select_13_o "state[7]_PWR_11_o_Select_13_o")
              (joined
                (portRef G (instanceRef test_LED_5_renamed_0))
                (portRef G (instanceRef test_LED_7_renamed_1))
                (portRef G (instanceRef test_LED_6_renamed_2))
                (portRef G (instanceRef test_LED_2_renamed_3))
                (portRef G (instanceRef test_LED_4_renamed_4))
                (portRef G (instanceRef test_LED_3_renamed_5))
                (portRef G (instanceRef test_LED_1_renamed_6))
                (portRef G (instanceRef test_LED_0_renamed_7))
                (portRef O (instanceRef state_7__PWR_11_o_Select_13_o_renamed_14))
              )
            )
            (net (rename state_7__GND_1_o_Select_12_o "state[7]_GND_1_o_Select_12_o")
              (joined
                (portRef D (instanceRef test_LED_7_renamed_1))
                (portRef O (instanceRef state_7__GND_1_o_Select_12_o_7_1))
              )
            )
            (net (rename state_7__GND_1_o_Select_14_o "state[7]_GND_1_o_Select_14_o")
              (joined
                (portRef D (instanceRef test_LED_6_renamed_2))
                (portRef O (instanceRef state_7__GND_1_o_Select_14_o_6_1))
              )
            )
            (net (rename state_7__GND_1_o_Select_16_o "state[7]_GND_1_o_Select_16_o")
              (joined
                (portRef D (instanceRef test_LED_5_renamed_0))
                (portRef O (instanceRef state_7__GND_1_o_Select_16_o_5_1))
              )
            )
            (net (rename state_7__GND_1_o_Select_18_o "state[7]_GND_1_o_Select_18_o")
              (joined
                (portRef D (instanceRef test_LED_4_renamed_4))
                (portRef O (instanceRef state_7__GND_1_o_Select_18_o_4_1))
              )
            )
            (net (rename state_7__GND_1_o_Select_20_o "state[7]_GND_1_o_Select_20_o")
              (joined
                (portRef D (instanceRef test_LED_3_renamed_5))
                (portRef O (instanceRef state_7__GND_1_o_Select_20_o_3_1))
              )
            )
            (net (rename state_7__GND_1_o_Select_22_o "state[7]_GND_1_o_Select_22_o")
              (joined
                (portRef D (instanceRef test_LED_2_renamed_3))
                (portRef O (instanceRef state_7__GND_1_o_Select_22_o_2_1))
              )
            )
            (net (rename state_7__GND_1_o_Select_24_o "state[7]_GND_1_o_Select_24_o")
              (joined
                (portRef D (instanceRef test_LED_1_renamed_6))
                (portRef O (instanceRef state_7__GND_1_o_Select_24_o_1_1))
              )
            )
            (net (rename state_7__GND_1_o_Select_26_o "state[7]_GND_1_o_Select_26_o")
              (joined
                (portRef D (instanceRef test_LED_0_renamed_7))
                (portRef O (instanceRef state_7__GND_1_o_Select_26_o_0_1))
              )
            )
            (net test_LED_7
              (joined
                (portRef Q (instanceRef test_LED_7_renamed_1))
                (portRef I (instanceRef test_LED_7_OBUF))
              )
            )
            (net test_LED_6
              (joined
                (portRef Q (instanceRef test_LED_6_renamed_2))
                (portRef I (instanceRef test_LED_6_OBUF))
              )
            )
            (net test_LED_5
              (joined
                (portRef Q (instanceRef test_LED_5_renamed_0))
                (portRef I (instanceRef test_LED_5_OBUF))
              )
            )
            (net test_LED_4
              (joined
                (portRef Q (instanceRef test_LED_4_renamed_4))
                (portRef I (instanceRef test_LED_4_OBUF))
              )
            )
            (net test_LED_3
              (joined
                (portRef Q (instanceRef test_LED_3_renamed_5))
                (portRef I (instanceRef test_LED_3_OBUF))
              )
            )
            (net test_LED_2
              (joined
                (portRef Q (instanceRef test_LED_2_renamed_3))
                (portRef I (instanceRef test_LED_2_OBUF))
              )
            )
            (net test_LED_1
              (joined
                (portRef Q (instanceRef test_LED_1_renamed_6))
                (portRef I (instanceRef test_LED_1_OBUF))
              )
            )
            (net test_LED_0
              (joined
                (portRef Q (instanceRef test_LED_0_renamed_7))
                (portRef I (instanceRef test_LED_0_OBUF))
              )
            )
            (net N1
              (joined
                (portRef G (instanceRef XST_GND))
                (portRef DSSEN (instanceRef clk_generator_dcm_sp_inst))
                (portRef PSCLK (instanceRef clk_generator_dcm_sp_inst))
                (portRef PSEN (instanceRef clk_generator_dcm_sp_inst))
                (portRef PSINCDEC (instanceRef clk_generator_dcm_sp_inst))
                (portRef (member A 0) (instanceRef spi_mcu_Mshreg_data_shreg_56_1_renamed_29))
                (portRef A1 (instanceRef spi_mcu_Mshreg_mosi_reg))
                (portRef A2 (instanceRef spi_mcu_Mshreg_mosi_reg))
                (portRef A3 (instanceRef spi_mcu_Mshreg_mosi_reg))
                (portRef A0 (instanceRef spi_mcu_Mshreg_cs_n_reg_renamed_30))
                (portRef A1 (instanceRef spi_mcu_Mshreg_cs_n_reg_renamed_30))
                (portRef A2 (instanceRef spi_mcu_Mshreg_cs_n_reg_renamed_30))
                (portRef A3 (instanceRef spi_mcu_Mshreg_cs_n_reg_renamed_30))
                (portRef A0 (instanceRef spi_mcu_Mshreg_sclk_reg_renamed_32))
                (portRef A1 (instanceRef spi_mcu_Mshreg_sclk_reg_renamed_32))
                (portRef A2 (instanceRef spi_mcu_Mshreg_sclk_reg_renamed_32))
                (portRef A3 (instanceRef spi_mcu_Mshreg_sclk_reg_renamed_32))
              )
            )
            (net (rename clk_generator_clkfb "clk_generator/clkfb")
              (joined
                (portRef O (instanceRef clk_generator_clkf_buf))
                (portRef CLKFB (instanceRef clk_generator_dcm_sp_inst))
              )
            )
            (net (rename clk_generator_clk2x "clk_generator/clk2x")
              (joined
                (portRef I (instanceRef clk_generator_clkout1_buf))
                (portRef I (instanceRef clk_generator_clkf_buf))
                (portRef CLK2X (instanceRef clk_generator_dcm_sp_inst))
              )
            )
            (net (rename clk_generator_clk0 "clk_generator/clk0")
              (joined
                (portRef I (instanceRef clk_generator_clkout2_buf))
                (portRef CLK0 (instanceRef clk_generator_dcm_sp_inst))
              )
            )
            (net (rename clk_generator_clkin1 "clk_generator/clkin1")
              (joined
                (portRef CLKIN (instanceRef clk_generator_dcm_sp_inst))
                (portRef O (instanceRef clk_generator_clkin1_buf))
              )
            )
            (net (rename state_FSM_FFd2_In "state_FSM_FFd2-In")
              (joined
                (portRef D (instanceRef state_FSM_FFd2_renamed_8))
                (portRef O (instanceRef state_FSM_FFd2_In1))
              )
            )
            (net (rename state_FSM_FFd1_In "state_FSM_FFd1-In")
              (joined
                (portRef D (instanceRef state_FSM_FFd1_renamed_9))
                (portRef O (instanceRef state_FSM_FFd1_In_renamed_13))
              )
            )
            (net state_FSM_FFd1
              (joined
                (portRef Q (instanceRef state_FSM_FFd1_renamed_9))
                (portRef I5 (instanceRef state_7__PWR_11_o_Select_13_o_renamed_14))
                (portRef I2 (instanceRef state_FSM_FFd2_In1))
                (portRef I0 (instanceRef state_FSM_FFd1_In_renamed_13))
              )
            )
            (net (rename spi_mcu_Mcount_bit_cnt_val1 "spi_mcu/Mcount_bit_cnt_val1")
              (joined
                (portRef O (instanceRef spi_mcu_Mcount_bit_cnt_val11))
                (portRef I5 (instanceRef spi_mcu_Mcount_bit_cnt_val_renamed_15))
              )
            )
            (net (rename spi_mcu_bit_cnt_5_ "spi_mcu/bit_cnt<5>")
              (joined
                (portRef I0 (instanceRef spi_mcu_bit_cnt_max_5_1))
                (portRef Q (instanceRef spi_mcu_bit_cnt_5))
                (portRef I1 (instanceRef spi_mcu_Mcount_bit_cnt_xor_5_11))
                (portRef I2 (instanceRef spi_mcu_Mcount_bit_cnt_val_renamed_15))
                (portRef I0 (instanceRef spi_mcu_bit_cnt_5_rstpot1_renamed_22))
              )
            )
            (net (rename spi_mcu_bit_cnt_4_ "spi_mcu/bit_cnt<4>")
              (joined
                (portRef I1 (instanceRef spi_mcu_bit_cnt_max_5_1))
                (portRef Q (instanceRef spi_mcu_bit_cnt_4))
                (portRef I1 (instanceRef spi_mcu_bit_cnt_4_rstpot1_renamed_24))
                (portRef I0 (instanceRef spi_mcu_Mcount_bit_cnt_xor_5_11))
                (portRef I1 (instanceRef spi_mcu_Mcount_bit_cnt_val_renamed_15))
              )
            )
            (net (rename spi_mcu_bit_cnt_3_ "spi_mcu/bit_cnt<3>")
              (joined
                (portRef I2 (instanceRef spi_mcu_bit_cnt_max_5_1))
                (portRef I3 (instanceRef spi_mcu_Mcount_bit_cnt_val_renamed_15))
                (portRef Q (instanceRef spi_mcu_bit_cnt_3))
                (portRef I1 (instanceRef spi_mcu_bit_cnt_3_rstpot1_renamed_25))
                (portRef I2 (instanceRef spi_mcu_Mcount_bit_cnt_xor_5_11))
                (portRef I0 (instanceRef spi_mcu_bit_cnt_4_rstpot1_SW2))
              )
            )
            (net (rename spi_mcu_bit_cnt_2_ "spi_mcu/bit_cnt<2>")
              (joined
                (portRef I3 (instanceRef spi_mcu_Mcount_bit_cnt_xor_5_11))
                (portRef I3 (instanceRef spi_mcu_bit_cnt_max_5_1))
                (portRef I0 (instanceRef spi_mcu_Mcount_bit_cnt_val_SW0))
                (portRef Q (instanceRef spi_mcu_bit_cnt_2))
                (portRef I1 (instanceRef spi_mcu_bit_cnt_2_rstpot1_renamed_23))
                (portRef I3 (instanceRef spi_mcu_bit_cnt_4_rstpot1_renamed_24))
                (portRef I3 (instanceRef spi_mcu_bit_cnt_3_rstpot1_renamed_25))
              )
            )
            (net (rename spi_mcu_bit_cnt_1_ "spi_mcu/bit_cnt<1>")
              (joined
                (portRef I5 (instanceRef spi_mcu_bit_cnt_max_5_1))
                (portRef I1 (instanceRef spi_mcu_Mcount_bit_cnt_val_SW0))
                (portRef Q (instanceRef spi_mcu_bit_cnt_1))
                (portRef I2 (instanceRef spi_mcu_bit_cnt_2_rstpot1_renamed_23))
                (portRef I2 (instanceRef spi_mcu_bit_cnt_4_rstpot1_renamed_24))
                (portRef I2 (instanceRef spi_mcu_bit_cnt_3_rstpot1_renamed_25))
                (portRef I1 (instanceRef spi_mcu_bit_cnt_1_rstpot1_renamed_27))
                (portRef I4 (instanceRef spi_mcu_Mcount_bit_cnt_xor_5_11))
              )
            )
            (net (rename spi_mcu_bit_cnt_0_ "spi_mcu/bit_cnt<0>")
              (joined
                (portRef I4 (instanceRef spi_mcu_bit_cnt_max_5_1))
                (portRef I2 (instanceRef spi_mcu_Mcount_bit_cnt_val_SW0))
                (portRef Q (instanceRef spi_mcu_bit_cnt_0))
                (portRef I3 (instanceRef spi_mcu_bit_cnt_2_rstpot1_renamed_23))
                (portRef I4 (instanceRef spi_mcu_bit_cnt_4_rstpot1_renamed_24))
                (portRef I4 (instanceRef spi_mcu_bit_cnt_3_rstpot1_renamed_25))
                (portRef I1 (instanceRef spi_mcu_bit_cnt_0_rstpot1_renamed_26))
                (portRef I3 (instanceRef spi_mcu_bit_cnt_1_rstpot1_renamed_27))
                (portRef I5 (instanceRef spi_mcu_Mcount_bit_cnt_xor_5_11))
              )
            )
            (net (rename spi_mcu_Result_5_ "spi_mcu/Result<5>")
              (joined
                (portRef O (instanceRef spi_mcu_Mcount_bit_cnt_xor_5_11))
                (portRef I4 (instanceRef spi_mcu_bit_cnt_5_rstpot1_renamed_22))
              )
            )
            (net (rename spi_mcu_Mcount_bit_cnt_val "spi_mcu/Mcount_bit_cnt_val")
              (joined
                (portRef O (instanceRef spi_mcu_Mcount_bit_cnt_val_renamed_15))
                (portRef I5 (instanceRef spi_mcu_bit_cnt_5_rstpot1_renamed_22))
              )
            )
            (net (rename spi_mcu_bit_cnt_max "spi_mcu/bit_cnt_max")
              (joined
                (portRef D (instanceRef spi_mcu_last_bit_en_renamed_11))
                (portRef O (instanceRef spi_mcu_bit_cnt_max_5_1))
                (portRef I5 (instanceRef spi_mcu_bit_cnt_0_rstpot1_renamed_26))
              )
            )
            (net (rename spi_mcu_spi_clk_redge_en_cs_n_reg_AND_14_o "spi_mcu/spi_clk_redge_en_cs_n_reg_AND_14_o")
              (joined
                (portRef CE (instanceRef spi_mcu_data_shreg_0))
                (portRef CE (instanceRef spi_mcu_data_shreg_1))
                (portRef CE (instanceRef spi_mcu_data_shreg_2))
                (portRef CE (instanceRef spi_mcu_data_shreg_3))
                (portRef CE (instanceRef spi_mcu_data_shreg_4))
                (portRef CE (instanceRef spi_mcu_data_shreg_5))
                (portRef CE (instanceRef spi_mcu_data_shreg_6))
                (portRef CE (instanceRef spi_mcu_data_shreg_7))
                (portRef O (instanceRef spi_mcu_spi_clk_redge_en_cs_n_reg_AND_14_o1_renamed_12))
                (portRef CE (instanceRef spi_mcu_Mshreg_data_shreg_56_0_renamed_28))
                (portRef CE (instanceRef spi_mcu_Mshreg_data_shreg_56_1_renamed_29))
                (portRef CE (instanceRef spi_mcu_data_shreg_56))
              )
            )
            (net (rename spi_mcu_last_bit_en "spi_mcu/last_bit_en")
              (joined
                (portRef Q (instanceRef spi_mcu_last_bit_en_renamed_11))
                (portRef I2 (instanceRef spi_mcu_slave_ready11))
                (portRef I4 (instanceRef state_FSM_FFd2_In1))
              )
            )
            (net (rename spi_mcu_spi_clk_reg "spi_mcu/spi_clk_reg")
              (joined
                (portRef Q (instanceRef spi_mcu_spi_clk_reg_renamed_10))
                (portRef I1 (instanceRef spi_mcu_slave_ready11))
                (portRef I3 (instanceRef state_FSM_FFd2_In1))
                (portRef I3 (instanceRef spi_mcu_MISO_rstpot_renamed_21))
                (portRef I0 (instanceRef spi_mcu_bit_cnt_2_rstpot1_SW0))
                (portRef I1 (instanceRef spi_mcu_bit_cnt_3_rstpot1_SW0))
                (portRef I4 (instanceRef spi_mcu_bit_cnt_0_rstpot1_renamed_26))
                (portRef I2 (instanceRef spi_mcu_bit_cnt_1_rstpot1_renamed_27))
                (portRef I1 (instanceRef spi_mcu_Mcount_bit_cnt_val11))
                (portRef I1 (instanceRef spi_mcu_spi_clk_redge_en_cs_n_reg_AND_14_o1_renamed_12))
                (portRef I2 (instanceRef spi_mcu_bit_cnt_5_rstpot1_renamed_22))
                (portRef I2 (instanceRef spi_mcu_bit_cnt_4_rstpot1_SW2))
                (portRef I1 (instanceRef spi_mcu_spi_clk_redge_en_cs_n_reg_AND_14_o1_1))
              )
            )
            (net (rename spi_mcu_mosi_reg "spi_mcu/mosi_reg")
              (joined
                (portRef D (instanceRef spi_mcu_data_shreg_0))
                (portRef Q (instanceRef spi_mcu_Mshreg_mosi_reg))
              )
            )
            (net (rename spi_mcu_cs_n_reg "spi_mcu/cs_n_reg")
              (joined
                (portRef I1 (instanceRef spi_mcu_MISO_rstpot_renamed_21))
                (portRef I4 (instanceRef spi_mcu_bit_cnt_2_rstpot1_renamed_23))
                (portRef I1 (instanceRef spi_mcu_bit_cnt_4_rstpot1_SW2))
                (portRef I2 (instanceRef spi_mcu_bit_cnt_3_rstpot1_SW0))
                (portRef I2 (instanceRef spi_mcu_bit_cnt_0_rstpot1_renamed_26))
                (portRef I4 (instanceRef spi_mcu_bit_cnt_1_rstpot1_renamed_27))
                (portRef I0 (instanceRef spi_mcu_Mcount_bit_cnt_val11))
                (portRef I0 (instanceRef spi_mcu_spi_clk_redge_en_cs_n_reg_AND_14_o1_renamed_12))
                (portRef I1 (instanceRef spi_mcu_bit_cnt_5_rstpot1_renamed_22))
                (portRef I0 (instanceRef spi_mcu_spi_clk_redge_en_cs_n_reg_AND_14_o1_1))
                (portRef Q (instanceRef spi_mcu_cs_n_reg_renamed_31))
              )
            )
            (net (rename spi_mcu_sclk_reg "spi_mcu/sclk_reg")
              (joined
                (portRef D (instanceRef spi_mcu_spi_clk_reg_renamed_10))
                (portRef I0 (instanceRef spi_mcu_slave_ready11))
                (portRef I0 (instanceRef state_FSM_FFd2_In1))
                (portRef I2 (instanceRef spi_mcu_MISO_rstpot_renamed_21))
                (portRef I1 (instanceRef spi_mcu_bit_cnt_2_rstpot1_SW0))
                (portRef I0 (instanceRef spi_mcu_bit_cnt_3_rstpot1_SW0))
                (portRef I3 (instanceRef spi_mcu_bit_cnt_0_rstpot1_renamed_26))
                (portRef I5 (instanceRef spi_mcu_bit_cnt_1_rstpot1_renamed_27))
                (portRef I2 (instanceRef spi_mcu_Mcount_bit_cnt_val11))
                (portRef I2 (instanceRef spi_mcu_spi_clk_redge_en_cs_n_reg_AND_14_o1_renamed_12))
                (portRef I3 (instanceRef spi_mcu_bit_cnt_5_rstpot1_renamed_22))
                (portRef I3 (instanceRef spi_mcu_bit_cnt_4_rstpot1_SW2))
                (portRef I2 (instanceRef spi_mcu_spi_clk_redge_en_cs_n_reg_AND_14_o1_1))
                (portRef Q (instanceRef spi_mcu_sclk_reg_renamed_33))
              )
            )
            (net N01
              (joined
                (portRef O (instanceRef state_FSM_FFd1_In_SW0))
                (portRef I4 (instanceRef state_FSM_FFd1_In_renamed_13))
              )
            )
            (net N2
              (joined
                (portRef O (instanceRef state_7__PWR_11_o_Select_13_o_SW0))
                (portRef I1 (instanceRef state_7__PWR_11_o_Select_13_o_renamed_14))
              )
            )
            (net N4
              (joined
                (portRef O (instanceRef spi_mcu_Mcount_bit_cnt_val_SW0))
                (portRef I4 (instanceRef spi_mcu_Mcount_bit_cnt_val_renamed_15))
              )
            )
            (net MCU_SPI_SCK
              (joined
                (portRef MCU_SPI_SCK)
                (portRef I (instanceRef MCU_SPI_SCK_IBUF_renamed_16))
              )
            )
            (net MCU_SPI_MOSI
              (joined
                (portRef MCU_SPI_MOSI)
                (portRef I (instanceRef MCU_SPI_MOSI_IBUF_renamed_17))
              )
            )
            (net MCU_SPI_NSS
              (joined
                (portRef MCU_SPI_NSS)
                (portRef I (instanceRef MCU_SPI_NSS_IBUF_renamed_18))
              )
            )
            (net MCU_GPIO1
              (joined
                (portRef MCU_GPIO1)
                (portRef I (instanceRef MCU_GPIO1_IBUF_renamed_19))
              )
            )
            (net (rename test_LED_7_ "test_LED<7>")
              (joined
                (portRef (member test_LED 0))
                (portRef O (instanceRef test_LED_7_OBUF))
              )
            )
            (net (rename test_LED_6_ "test_LED<6>")
              (joined
                (portRef (member test_LED 1))
                (portRef O (instanceRef test_LED_6_OBUF))
              )
            )
            (net (rename test_LED_5_ "test_LED<5>")
              (joined
                (portRef (member test_LED 2))
                (portRef O (instanceRef test_LED_5_OBUF))
              )
            )
            (net (rename test_LED_4_ "test_LED<4>")
              (joined
                (portRef (member test_LED 3))
                (portRef O (instanceRef test_LED_4_OBUF))
              )
            )
            (net (rename test_LED_3_ "test_LED<3>")
              (joined
                (portRef (member test_LED 4))
                (portRef O (instanceRef test_LED_3_OBUF))
              )
            )
            (net (rename test_LED_2_ "test_LED<2>")
              (joined
                (portRef (member test_LED 5))
                (portRef O (instanceRef test_LED_2_OBUF))
              )
            )
            (net (rename test_LED_1_ "test_LED<1>")
              (joined
                (portRef (member test_LED 6))
                (portRef O (instanceRef test_LED_1_OBUF))
              )
            )
            (net (rename test_LED_0_ "test_LED<0>")
              (joined
                (portRef (member test_LED 7))
                (portRef O (instanceRef test_LED_0_OBUF))
              )
            )
            (net MCU_SPI_MISO
              (joined
                (portRef MCU_SPI_MISO)
                (portRef O (instanceRef MCU_SPI_MISO_OBUF))
              )
            )
            (net (rename spi_mcu_MISO_rstpot "spi_mcu/MISO_rstpot")
              (joined
                (portRef D (instanceRef spi_mcu_MISO_renamed_20))
                (portRef O (instanceRef spi_mcu_MISO_rstpot_renamed_21))
              )
            )
            (net (rename spi_mcu_bit_cnt_0_rstpot1 "spi_mcu/bit_cnt_0_rstpot1")
              (joined
                (portRef D (instanceRef spi_mcu_bit_cnt_0))
                (portRef O (instanceRef spi_mcu_bit_cnt_0_rstpot1_renamed_26))
              )
            )
            (net (rename spi_mcu_bit_cnt_3_rstpot1 "spi_mcu/bit_cnt_3_rstpot1")
              (joined
                (portRef D (instanceRef spi_mcu_bit_cnt_3))
                (portRef O (instanceRef spi_mcu_bit_cnt_3_rstpot1_renamed_25))
              )
            )
            (net (rename spi_mcu_bit_cnt_2_rstpot1 "spi_mcu/bit_cnt_2_rstpot1")
              (joined
                (portRef D (instanceRef spi_mcu_bit_cnt_2))
                (portRef O (instanceRef spi_mcu_bit_cnt_2_rstpot1_renamed_23))
              )
            )
            (net (rename spi_mcu_bit_cnt_1_rstpot1 "spi_mcu/bit_cnt_1_rstpot1")
              (joined
                (portRef D (instanceRef spi_mcu_bit_cnt_1))
                (portRef O (instanceRef spi_mcu_bit_cnt_1_rstpot1_renamed_27))
              )
            )
            (net (rename spi_mcu_bit_cnt_4_rstpot1 "spi_mcu/bit_cnt_4_rstpot1")
              (joined
                (portRef D (instanceRef spi_mcu_bit_cnt_4))
                (portRef O (instanceRef spi_mcu_bit_cnt_4_rstpot1_renamed_24))
              )
            )
            (net (rename spi_mcu_bit_cnt_5_rstpot1 "spi_mcu/bit_cnt_5_rstpot1")
              (joined
                (portRef D (instanceRef spi_mcu_bit_cnt_5))
                (portRef O (instanceRef spi_mcu_bit_cnt_5_rstpot1_renamed_22))
              )
            )
            (net N18
              (joined
                (portRef O (instanceRef spi_mcu_bit_cnt_2_rstpot1_SW0))
                (portRef I5 (instanceRef spi_mcu_bit_cnt_2_rstpot1_renamed_23))
              )
            )
            (net N20
              (joined
                (portRef O (instanceRef spi_mcu_bit_cnt_4_rstpot1_SW2))
                (portRef I5 (instanceRef spi_mcu_bit_cnt_4_rstpot1_renamed_24))
              )
            )
            (net N22
              (joined
                (portRef O (instanceRef spi_mcu_bit_cnt_3_rstpot1_SW0))
                (portRef I5 (instanceRef spi_mcu_bit_cnt_3_rstpot1_renamed_25))
              )
            )
            (net (rename spi_mcu_spi_clk_redge_en_cs_n_reg_AND_14_o1 "spi_mcu/spi_clk_redge_en_cs_n_reg_AND_14_o1")
              (joined
                (portRef O (instanceRef spi_mcu_spi_clk_redge_en_cs_n_reg_AND_14_o1_1))
                (portRef CE (instanceRef spi_mcu_data_shreg_57))
                (portRef CE (instanceRef spi_mcu_data_shreg_58))
                (portRef CE (instanceRef spi_mcu_data_shreg_59))
                (portRef CE (instanceRef spi_mcu_data_shreg_60))
                (portRef CE (instanceRef spi_mcu_data_shreg_61))
                (portRef CE (instanceRef spi_mcu_data_shreg_62))
                (portRef CE (instanceRef spi_mcu_data_shreg_63))
              )
            )
            (net N28
              (joined
                (portRef P (instanceRef XST_VCC))
                (portRef (member A 4) (instanceRef spi_mcu_Mshreg_data_shreg_56_0_renamed_28))
                (portRef (member A 3) (instanceRef spi_mcu_Mshreg_data_shreg_56_0_renamed_28))
                (portRef (member A 2) (instanceRef spi_mcu_Mshreg_data_shreg_56_0_renamed_28))
                (portRef (member A 1) (instanceRef spi_mcu_Mshreg_data_shreg_56_0_renamed_28))
                (portRef (member A 0) (instanceRef spi_mcu_Mshreg_data_shreg_56_0_renamed_28))
                (portRef (member A 4) (instanceRef spi_mcu_Mshreg_data_shreg_56_1_renamed_29))
                (portRef (member A 3) (instanceRef spi_mcu_Mshreg_data_shreg_56_1_renamed_29))
                (portRef (member A 2) (instanceRef spi_mcu_Mshreg_data_shreg_56_1_renamed_29))
                (portRef (member A 1) (instanceRef spi_mcu_Mshreg_data_shreg_56_1_renamed_29))
                (portRef CE (instanceRef spi_mcu_Mshreg_mosi_reg))
                (portRef A0 (instanceRef spi_mcu_Mshreg_mosi_reg))
                (portRef CE (instanceRef spi_mcu_Mshreg_cs_n_reg_renamed_30))
                (portRef CE (instanceRef spi_mcu_cs_n_reg_renamed_31))
                (portRef CE (instanceRef spi_mcu_Mshreg_sclk_reg_renamed_32))
                (portRef CE (instanceRef spi_mcu_sclk_reg_renamed_33))
              )
            )
            (net (rename spi_mcu_Mshreg_data_shreg_56_0 "spi_mcu/Mshreg_data_shreg_56_0")
              (joined
                (portRef Q31 (instanceRef spi_mcu_Mshreg_data_shreg_56_0_renamed_28))
                (portRef D (instanceRef spi_mcu_Mshreg_data_shreg_56_1_renamed_29))
              )
            )
            (net (rename spi_mcu_Mshreg_data_shreg_56_1 "spi_mcu/Mshreg_data_shreg_56_1")
              (joined
                (portRef Q (instanceRef spi_mcu_Mshreg_data_shreg_56_1_renamed_29))
                (portRef D (instanceRef spi_mcu_data_shreg_56))
              )
            )
            (net (rename spi_mcu_Mshreg_cs_n_reg "spi_mcu/Mshreg_cs_n_reg")
              (joined
                (portRef Q (instanceRef spi_mcu_Mshreg_cs_n_reg_renamed_30))
                (portRef D (instanceRef spi_mcu_cs_n_reg_renamed_31))
              )
            )
            (net (rename spi_mcu_Mshreg_sclk_reg "spi_mcu/Mshreg_sclk_reg")
              (joined
                (portRef Q (instanceRef spi_mcu_Mshreg_sclk_reg_renamed_32))
                (portRef D (instanceRef spi_mcu_sclk_reg_renamed_33))
              )
            )
          )
      )
    )
  )

  (design main
    (cellRef main
      (libraryRef main_lib)
    )
    (property PART (string "xc6slx9-2-csg324") (owner "Xilinx"))
  )
)

