N12_GLOBAL__N_132ExternalFunctionsPassedConstantsE
N12_GLOBAL__N_116CallGraphPrinterE
N12_GLOBAL__N_114DomInfoPrinterE
N4llvm17ModulePassManager15ModulePassModelINS_12VerifierPassEEE
N4llvm6detail9PassModelIPNS_6ModuleENS_21ModuleAnalysisManagerENS_12VerifierPassELb0EEE
N4llvm6detail11PassConceptIPNS_6ModuleENS_21ModuleAnalysisManagerEEE
N4llvm17ModulePassManager15ModulePassModelINS_15PrintModulePassEEE
N4llvm6detail9PassModelIPNS_6ModuleENS_21ModuleAnalysisManagerENS_15PrintModulePassELb0EEE
N4llvm17ModulePassManager15ModulePassModelINS_17BitcodeWriterPassEEE
N4llvm6detail9PassModelIPNS_6ModuleENS_21ModuleAnalysisManagerENS_17BitcodeWriterPassELb0EEE
N4llvm17ModulePassManager15ModulePassModelIS0_EE
N4llvm6detail9PassModelIPNS_6ModuleENS_21ModuleAnalysisManagerENS_17ModulePassManagerELb1EEE
N4llvm17ModulePassManager15ModulePassModelIN12_GLOBAL__N_114NoOpModulePassEEE
N4llvm6detail9PassModelIPNS_6ModuleENS_21ModuleAnalysisManagerEN12_GLOBAL__N_114NoOpModulePassELb0EEE
N4llvm19FunctionPassManager17FunctionPassModelIS0_EE
N4llvm6detail9PassModelIPNS_8FunctionENS_23FunctionAnalysisManagerENS_19FunctionPassManagerELb1EEE
N4llvm6detail11PassConceptIPNS_8FunctionENS_23FunctionAnalysisManagerEEE
N4llvm19FunctionPassManager17FunctionPassModelIN12_GLOBAL__N_116NoOpFunctionPassEEE
N4llvm6detail9PassModelIPNS_8FunctionENS_23FunctionAnalysisManagerEN12_GLOBAL__N_116NoOpFunctionPassELb0EEE
N4llvm19FunctionPassManager17FunctionPassModelINS_17PrintFunctionPassEEE
N4llvm6detail9PassModelIPNS_8FunctionENS_23FunctionAnalysisManagerENS_17PrintFunctionPassELb0EEE
N4llvm19FunctionPassManager17FunctionPassModelINS_12VerifierPassEEE
N4llvm6detail9PassModelIPNS_8FunctionENS_23FunctionAnalysisManagerENS_12VerifierPassELb0EEE
N4llvm17ModulePassManager15ModulePassModelINS_27ModuleToFunctionPassAdaptorINS_19FunctionPassManagerEEEEE
N4llvm6detail9PassModelIPNS_6ModuleENS_21ModuleAnalysisManagerENS_27ModuleToFunctionPassAdaptorINS_19FunctionPassManagerEEELb1EEE
N12_GLOBAL__N_16CFGSCCE
N12_GLOBAL__N_112CallGraphSCCE
N4llvm2cl15OptionValueCopyINSt3__112basic_stringIcNS2_11char_traitsIcEENS2_9allocatorIcEEEEEE
N4llvm2cl4listINSt3__112basic_stringIcNS2_11char_traitsIcEENS2_9allocatorIcEEEEbNS0_6parserIS8_EEEE
N4llvm2cl12list_storageINSt3__112basic_stringIcNS2_11char_traitsIcEENS2_9allocatorIcEEEEbEE
NSt3__16vectorINS_12basic_stringIcNS_11char_traitsIcEENS_9allocatorIcEEEENS4_IS6_EEEE
NSt3__113__vector_baseINS_12basic_stringIcNS_11char_traitsIcEENS_9allocatorIcEEEENS4_IS6_EEEE
NSt3__120__vector_base_commonILb1EEE
N4llvm2cl3optINS_5Reloc5ModelELb0ENS0_6parserIS3_EEEE
N4llvm2cl11opt_storageINS_5Reloc5ModelELb0ELb0EEE
N4llvm2cl6parserINS_5Reloc5ModelEEE
N4llvm2cl11OptionValueINS_5Reloc5ModelEEE
N4llvm2cl15OptionValueBaseINS_5Reloc5ModelELb0EEE
N4llvm2cl15OptionValueCopyINS_5Reloc5ModelEEE
N4llvm2cl3optINS_9CodeModel5ModelELb0ENS0_6parserIS3_EEEE
N4llvm2cl11opt_storageINS_9CodeModel5ModelELb0ELb0EEE
N4llvm2cl6parserINS_9CodeModel5ModelEEE
N4llvm2cl11OptionValueINS_9CodeModel5ModelEEE
N4llvm2cl15OptionValueBaseINS_9CodeModel5ModelELb0EEE
N4llvm2cl15OptionValueCopyINS_9CodeModel5ModelEEE
N4llvm2cl3optINS_13TargetMachine15CodeGenFileTypeELb0ENS0_6parserIS3_EEEE
N4llvm2cl11opt_storageINS_13TargetMachine15CodeGenFileTypeELb0ELb0EEE
N4llvm2cl6parserINS_13TargetMachine15CodeGenFileTypeEEE
N4llvm2cl11OptionValueINS_13TargetMachine15CodeGenFileTypeEEE
N4llvm2cl15OptionValueBaseINS_13TargetMachine15CodeGenFileTypeELb0EEE
N4llvm2cl15OptionValueCopyINS_13TargetMachine15CodeGenFileTypeEEE
N4llvm2cl3optINS_8FloatABI7ABITypeELb0ENS0_6parserIS3_EEEE
N4llvm2cl11opt_storageINS_8FloatABI7ABITypeELb0ELb0EEE
N4llvm2cl6parserINS_8FloatABI7ABITypeEEE
N4llvm2cl11OptionValueINS_8FloatABI7ABITypeEEE
N4llvm2cl15OptionValueBaseINS_8FloatABI7ABITypeELb0EEE
N4llvm2cl15OptionValueCopyINS_8FloatABI7ABITypeEEE
N4llvm2cl3optINS_10FPOpFusion14FPOpFusionModeELb0ENS0_6parserIS3_EEEE
N4llvm2cl11opt_storageINS_10FPOpFusion14FPOpFusionModeELb0ELb0EEE
N4llvm2cl6parserINS_10FPOpFusion14FPOpFusionModeEEE
N4llvm2cl11OptionValueINS_10FPOpFusion14FPOpFusionModeEEE
N4llvm2cl15OptionValueBaseINS_10FPOpFusion14FPOpFusionModeELb0EEE
N4llvm2cl15OptionValueCopyINS_10FPOpFusion14FPOpFusionModeEEE
N4llvm2cl4listIPKNS_8PassInfoEbNS_14PassNameParserEEE
N4llvm2cl12list_storageIPKNS_8PassInfoEbEE
NSt3__16vectorIPKN4llvm8PassInfoENS_9allocatorIS4_EEEE
NSt3__113__vector_baseIPKN4llvm8PassInfoENS_9allocatorIS4_EEEE
N12_GLOBAL__N_117BreakpointPrinterE
N12_GLOBAL__N_121BasicBlockPassPrinterE
N12_GLOBAL__N_117RegionPassPrinterE
N12_GLOBAL__N_115LoopPassPrinterE
N12_GLOBAL__N_119FunctionPassPrinterE
N12_GLOBAL__N_123CallGraphSCCPassPrinterE
N12_GLOBAL__N_117ModulePassPrinterE
N4llvm2cl11OptionValueIbEE
N4llvm2cl15OptionValueBaseIbLb0EEE
N4llvm2cl15OptionValueCopyIbEE
N4llvm2cl11OptionValueIjEE
N4llvm2cl15OptionValueBaseIjLb0EEE
N4llvm2cl15OptionValueCopyIjEE
N4llvm2cl3optINS_12PluginLoaderELb0ENS0_6parserINSt3__112basic_stringIcNS4_11char_traitsIcEENS4_9allocatorIcEEEEEEEE
N4llvm2cl11opt_storageINS_12PluginLoaderELb0ELb1EEE
N4llvm12PluginLoaderE
N4llvm2cl11OptionValueINS_12PluginLoaderEEE
N4llvm2cl15OptionValueBaseINS_12PluginLoaderELb1EEE
N12_GLOBAL__N_114A15SDOptimizerE
N12_GLOBAL__N_114A9StoreBugPassE
N12_GLOBAL__N_113A9LoadBugPassE
N4llvm15ARMGenInstrInfoE
N4llvm16ARMBaseInstrInfoE
 !"#$%&
#$+,
+,./1
./34
34567
!!##
!!##
%%%%
####
$$$$
%%%%
&&&&
''''
++..00
++..00
556666
444488
....00
000000
333333
444488
556666
666666
777777
888888
::::::
<<<<<<
======
>>>>>>
??????
GGGG
HHIILLMM
GGGGG
HHHH
HHIILLMM
HHHHH
IIII
IIIILLMM
IIIII
JJJJ
OOOOSSSS
JJJJJ
KKKK
PPQQQQUU
KKKKK
LLLL
LLLLLLMM
LLLLL
MMMM
MMMMMMMM
MMMMM
NNNN
NNNNNNNN
NNNNN
OOOO
OOOOSSSS
OOOOO
PPPP
PPQQQQUU
PPPPP
QQQQ
QQQQQQUU
QQQQQ
RRRR
RRRRRRRR
RRRRR
SSSS
SSSSSSSS
SSSSS
TTTT
TTTTTTTT
TTTTT
UUUU
UUUUUUUU
UUUUU
VVVV
VVVVVVVV
VVVVV
WWWW
WWWWWWWW
WWWWW
XXXX
XXXXXXXX
XXXXX
YYYY
YYYYYYYY
YYYYY
ZZZZ
ZZZZZZZZ
ZZZZZ
[[[[
[[[[[[[[
[[[[[
\\\\\\\\
\\\\\\]]]]^^^^````____\\\\\\\\\\\\\\\\\\\\\\\\]]]]]]]]
]]]]]]]]]]^^^^````____]]]]]]]]]]]]]]]]]]]]]]]]^^^^^^^^
^^^^^^^^^^^^^^````____^^^^^^^^^^^^^^^^^^^^^^^^________
______________````____________________________````````
``````````````````````````````````````````````aaaaaaaa
aaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaabbbbbbbb
bbbbbbbbbbbbbbbbbbbbbbbbbbbbbbbbbbbbbbbbbbbbbbcccccccc
ccccccccccccccccccccccccccccccccccccccccccccccdddddddd
dddddddddddddddddddddddddddddddddddddddddddddd
N4llvm18ARMGenRegisterInfoE
N4llvm19ARMBaseRegisterInfoE
N12_GLOBAL__N_114ARMCodeEmitterE
N12_GLOBAL__N_118ARMConstantIslandsE
N4llvm20ARMConstantPoolValueE
N4llvm23ARMConstantPoolConstantE
N4llvm21ARMConstantPoolSymbolE
N4llvm18ARMConstantPoolMBBE
N12_GLOBAL__N_115ARMExpandPseudoE
N12_GLOBAL__N_111ARMFastISelE
N4llvm16ARMFrameLoweringE
N4llvm19ARMHazardRecognizerE
N12_GLOBAL__N_115ARMDAGToDAGISelE
!-2j
+-2u
,-2o
+-2s
<-2V
=-2W
\6M*
\.W*
l6M*
lf 
r`*@
f@rY
.WrYf
bPbkp
f sY.W
sY!1$
f@tY.W)
.WtY
lf`dX#cdX.
6mdX?x
t94
dQX
t^f 
6-eX
`f`e
f@R`
BR`k`
\f@R\
BR\f
6MR\6
)NR\o
iXf`
{\f`
6MR`6
HMR`f
a)NR`
;NR`
f@*\
RA*\
6M*\6
)N*\f
.W*\
sb.7
.WR`f`
*\\a
XR`6m
^4#o
3w
YR`)n
#cd`f
CsD6
sD6m
S\\a
S\f@sX
CsX<
6MsX6
`6Ms
`)Ns
f@?Z
6M?Z!/
.W?Z9
r@ZH
xX6m
^)Ns
`f@|
^\f@!
`LkZ
f@s\
\f #
b6Ms\
)Ns\f
X.Ws\
Xs\)
 b.7
\f@I
 7wZ`6
xZ`6M
S`f`
b7Y?
f@s`
mf@)
Bs`%
Cs`6M;
x`f@
f@*X
6M*X
.W*Xf`*
+X)'
m6Ms`\
HMs`f
m)Ns`_
ch]
Yf@@YP
J@Y6M@Y
.Ws`
dWs`f
f@*X.
6M*X
Xs`)N*
Xs`f@2X
CY6M2X
\eYs`
f@*`
RA*`\A*
RA*`
Kr]+d
]oD*
cha
XFK*
Xf 7
6M*`6M
HM*`f
f@@]
J@]JJ@
h]f`
6M@]}
)N@]f
.W@]h
.W*`
dW*`
@]h*
X*`6
\eY*`
A2`f
]JG@
J@at
haQr
bPFkp
]bPZ
BShZl
KsiZH
6M^tM
af@j
bP^
X^U
`6mZ
`6M[
f oZ.
q!^f@r
BSh^
cHM
rZ[w
af@sZ
Csh^
6mx\tm
wQ2J
`6-R
`f@RXf
hFR
`6MRX\CT
|^f 
yf SXf
s%
6-SX
\#cd\4
chE
q6-T
`6MT
S-[.WT
X<lZ
Sh!qZ
^a+lEf`
wZ\f
xZ\)
f`Y
chY
6mY6M
 f@VX
6MVX~MT
.WVXf
x\)n
RA*\kn
hYWP
A2\Kq)
s}Ff
]RKj
\6mj
VT`R!
.w
|Z[W
 f@ZX[y+Gf
6MZXh'
bZXe
q3[H
p.wZ
XT`6
 6MTh
y0G6
N4llvm17ARMTargetLoweringE
N4llvm12ARMInstrInfoE
N12_GLOBAL__N_17ARMCGBRE
N4llvm10ARMJITInfoE
N12_GLOBAL__N_123ARMPreAllocLoadStoreOptE
N12_GLOBAL__N_115ARMLoadStoreOptE
N4llvm15ARMFunctionInfoE
N4llvm15ARMRegisterInfoE
N4llvm19ARMSelectionDAGInfoE
N4llvm19ARMGenSubtargetInfoE
N4llvm12ARMSubtargetE
N4llvm2cl3optI9AlignModeLb0ENS0_6parserIS2_EEEE
N4llvm2cl11opt_storageI9AlignModeLb0ELb0EEE
N4llvm2cl6parserI9AlignModeEE
N4llvm2cl11OptionValueI9AlignModeEE
N4llvm2cl15OptionValueBaseI9AlignModeLb0EEE
N4llvm2cl15OptionValueCopyI9AlignModeEE
N4llvm2cl3optI6ITModeLb0ENS0_6parserIS2_EEEE
N4llvm2cl11opt_storageI6ITModeLb0ELb0EEE
N4llvm2cl6parserI6ITModeEE
N4llvm2cl11OptionValueI6ITModeEE
N4llvm2cl15OptionValueBaseI6ITModeLb0EEE
N4llvm2cl15OptionValueCopyI6ITModeEE
N4llvm20ARMBaseTargetMachineE
N4llvm16ARMTargetMachineE
N4llvm18ThumbTargetMachineE
N12_GLOBAL__N_113ARMPassConfigE
N4llvm22ARMElfTargetObjectFileE
N12_GLOBAL__N_16ARMTTIE
N12_GLOBAL__N_112MLxExpansionE
N4llvm19Thumb1FrameLoweringE
N4llvm15Thumb1InstrInfoE
N4llvm18Thumb1RegisterInfoE
N12_GLOBAL__N_117Thumb2ITBlockPassE
N4llvm15Thumb2InstrInfoE
N4llvm18Thumb2RegisterInfoE
N12_GLOBAL__N_116Thumb2SizeReduceE
N12_GLOBAL__N_125ARM64AddressTypePromotionE
N12_GLOBAL__N_118ARM64AdvSIMDScalarE
N12_GLOBAL__N_121ARM64BranchRelaxationE
N12_GLOBAL__N_112LDTLSCleanupE
N12_GLOBAL__N_115ARM64CollectLOHE
N12_GLOBAL__N_124ARM64ConditionalComparesE
N12_GLOBAL__N_128ARM64DeadRegisterDefinitionsE
N12_GLOBAL__N_117ARM64ExpandPseudoE
N12_GLOBAL__N_113ARM64FastISelE
N4llvm18ARM64FrameLoweringE
N12_GLOBAL__N_117ARM64DAGToDAGISelE
\6M*
\.W*
l6M*
lf 
r`*@
f@rY
.WrYf
bPbkp
f sY.W
sY!1$
f@tY.W)
.WtY
lf`dX#cdX.
6mdX?x
t94
dQX
t^f 
6-eX
`f`e
f@R`
BR`k`
\f@R\
BR\f
6MR\6
)NR\o
iXf`
{\f`
6MR`6
HMR`f
a)NR`
;NR`
f@*\
RA*\
6M*\6
)N*\f
.W*\
sb.7
.WR`f`
*\\a
XR`6m
^4#o
3w
YR`)n
#cd`f
CsD6
sD6m
S\\a
S\f@sX
CsX<
6MsX6
`6Ms
`)Ns
f@?Z
6M?Z!/
.W?Z9
r@ZH
xX6m
^)Ns
`f@|
^\f@!
`LkZ
f@s\
\f #
b6Ms\
)Ns\f
X.Ws\
Xs\)
 b.7
\f@I
 7wZ`6
xZ`6M
S`f`
b7Y?
f@s`
mf@)
Bs`%
Cs`6M;
x`f@
f@*X
6M*X
.W*Xf`*
+X)'
m6Ms`\
HMs`f
m)Ns`_
ch]
Yf@@YP
J@Y6M@Y
.Ws`
dWs`f
f@*X.
6M*X
Xs`)N*
Xs`f@2X
CY6M2X
\eYs`
f@*`
RA*`\A*
RA*`
Kr]+d
]oD*
cha
XFK*
Xf 7
6M*`6M
HM*`f
f@@]
J@]JJ@
h]f`
6M@]}
)N@]f
.W@]h
.W*`
dW*`
@]h*
X*`6
\eY*`
A2`f
]JG@
J@at
haQr
bPFkp
]bPZ
BShZl
KsiZH
6M^tM
af@j
bP^
X^U
`6mZ
`6M[
f oZ.
q!^f@r
BSh^
cHM
rZ[w
af@sZ
Csh^
6mx\tm
wQ2J
`6-R
`f@RXf
hFR
`6MRX\CT
|^f 
yf SXf
s%
6-SX
\#cd\4
chE
q6-T
`6MT
S-[.WT
X<lZ
Sh!qZ
^a+lEf`
wZ\f
xZ\)
f`Y
chY
6mY6M
 f@VX
6MVX~MT
.WVXf
x\)n
RA*\kn
hYWP
A2\Kq)
s}Ff
]RKj
\6mj
VT`R!
.w
|Z[W
 f@ZX[y+Gf
6MZXh'
bZXe
q3[H
p.wZ
XT`6
 6MTh
y0G6
N4llvm19ARM64TargetLoweringE
N4llvm17ARM64FunctionInfoE
N4llvm17ARM64GenInstrInfoE
N4llvm14ARM64InstrInfoE
N12_GLOBAL__N_117ARM64LoadStoreOptE
N12_GLOBAL__N_120ARM64PromoteConstantE
!"#$%
 !"#$
 !#$
*,234
     
            
           !!
!!!!!
!!!!!!!!!!!!
!!!!!!!!!!!""
"""""
""""""""""""
"""""""""""##
#####
############
###########$$
$$$$$
$$$$$$$$$$$$
$$$$$$$$$$$%%
%%%%%
%%%%%%%%%%%%
%%%%%%%%%%%&&
&&&&&
&&&&&&&&&&&&
&&&&&&&&&&&''
'''''
''''''''''''
'''''''''''((
(((((
((((((((((((
((((((((((())
)))))
))))))))))))
)))))))))))
N4llvm20ARM64GenRegisterInfoE
N4llvm17ARM64RegisterInfoE
N4llvm21ARM64SelectionDAGInfoE
N12_GLOBAL__N_121ARM64SetGlobalLinkageE
N12_GLOBAL__N_122ARM64StorePairSuppressE
N4llvm21ARM64GenSubtargetInfoE
N4llvm14ARM64SubtargetE
N4llvm18ARM64TargetMachineE
N12_GLOBAL__N_115ARM64PassConfigE
N4llvm25ARM64_ELFTargetObjectFileE
N4llvm27ARM64_MachoTargetObjectFileE
N12_GLOBAL__N_18ARM64TTIE
N12_GLOBAL__N_17EmitterIN4llvm14JITCodeEmitterEEE
N12_GLOBAL__N_111X86FastISelE
N12_GLOBAL__N_13FPSE
N4llvm16X86FrameLoweringE
N12_GLOBAL__N_115X86DAGToDAGISelE
-2H
-2D
-2<
-2=
-2^
-2\
-2Z
-2X
-2R
-2P
-2N
-2L
-2H
-2D
-2=
-2F
-2?
-2b
-2`
-2V
-2T
-2J
-2B
?-2v
.2{
.2t
.2}
.2v
.2x
.2q
.2z
.2s
-2d
-2f
N4llvm17X86TargetLoweringE
ON
SR
[Z
_^
32
76
! 
#"
'&
/.
A<
IH
wv
~}
rq
yx
|z
us
N4llvm15X86GenInstrInfoE
N4llvm12X86InstrInfoE
N12_GLOBAL__N_14CGBRE
N12_GLOBAL__N_112LDTLSCleanupE
N4llvm10X86JITInfoE
N4llvm22X86MachineFunctionInfoE
N12_GLOBAL__N_112PadShortFuncE
(9%%
(9((
)9))
*;**
+;++
/9,,
.<--
.<..
/9//
1911
2>22
3;33
7<44
5<55
6;66
7<77
8>88
9999
:>::
;;;;
<<<<
====
>>>>
????
N4llvm18X86GenRegisterInfoE
N4llvm15X86RegisterInfoE
N4llvm19X86SelectionDAGInfoE
N4llvm19X86GenSubtargetInfoE
N4llvm12X86SubtargetE
N4llvm16X86TargetMachineE
N12_GLOBAL__N_113X86PassConfigE
N4llvm27X86_64MachoTargetObjectFileE
N4llvm24X86LinuxTargetObjectFileE
N4llvm26X86WindowsTargetObjectFileE
N12_GLOBAL__N_16X86TTIE
N12_GLOBAL__N_118VZeroUpperInserterE
N12_GLOBAL__N_112FixupLEAPassE
N12_GLOBAL__N_116WriteBitcodePassE
N12_GLOBAL__N_112ArgPromotionE
N12_GLOBAL__N_111BarrierNoopE
N12_GLOBAL__N_113ConstantMergeE
N12_GLOBAL__N_13DAEE
N12_GLOBAL__N_13DAHE
N12_GLOBAL__N_113FunctionAttrsE
N12_GLOBAL__N_119ArgumentUsesTrackerE
N12_GLOBAL__N_19GlobalDCEE
N12_GLOBAL__N_19GlobalOptE
N12_GLOBAL__N_14IPCPE
N12_GLOBAL__N_113AlwaysInlinerE
N12_GLOBAL__N_113SimpleInlinerE
N4llvm7InlinerE
N12_GLOBAL__N_115InternalizePassE
NSt3__114basic_ifstreamIcNS_11char_traitsIcEEEE
NSt3__113basic_filebufIcNS_11char_traitsIcEEEE
N12_GLOBAL__N_113LoopExtractorE
N12_GLOBAL__N_119SingleLoopExtractorE
N12_GLOBAL__N_118BlockExtractorPassE
N12_GLOBAL__N_114MergeFunctionsE
N12_GLOBAL__N_114PartialInlinerE
N12_GLOBAL__N_17PruneEHE
N12_GLOBAL__N_123StripDeadPrototypesPassE
N12_GLOBAL__N_112StripSymbolsE
N12_GLOBAL__N_120StripNonDebugSymbolsE
N12_GLOBAL__N_117StripDebugDeclareE
N12_GLOBAL__N_118StripDeadDebugInfoE
N12_GLOBAL__N_116AddressSanitizerE
N12_GLOBAL__N_122AddressSanitizerModuleE
N12_GLOBAL__N_114BoundsCheckingE
N12_GLOBAL__N_117DataFlowSanitizerE
N4llvm7DebugIRE
N12_GLOBAL__N_114ValueToLineMapE
N4llvm18ValueMapCallbackVHIPKNS_5ValueEjNS_14ValueMapConfigIS3_EEEE
N4llvm18ValueMapCallbackVHIPKNS_8FunctionEPNS_6MDNodeENS_14ValueMapConfigIS3_EEEE
N12_GLOBAL__N_112GCOVProfilerE
N12_GLOBAL__N_115MemorySanitizerE
N12_GLOBAL__N_117VarArgAMD64HelperE
N12_GLOBAL__N_112VarArgHelperE
N12_GLOBAL__N_116VarArgNoOpHelperE
N12_GLOBAL__N_115ThreadSanitizerE
N12_GLOBAL__N_110ObjCARCOptE
N12_GLOBAL__N_113ObjCARCExpandE
N12_GLOBAL__N_113ObjCARCAPElimE
N4llvm7objcarc20ObjCARCAliasAnalysisE
N12_GLOBAL__N_115ObjCARCContractE
N12_GLOBAL__N_119DarwinARMAsmBackendE
N12_GLOBAL__N_113ARMAsmBackendE
N12_GLOBAL__N_116ELFARMAsmBackendE
N12_GLOBAL__N_118ARMELFObjectWriterE
N4llvm17ARMTargetStreamerE
N12_GLOBAL__N_120ARMTargetAsmStreamerE
N12_GLOBAL__N_114ARMELFStreamerE
N12_GLOBAL__N_120ARMTargetELFStreamerE
N4llvm18ARMMCAsmInfoDarwinE
N4llvm15ARMELFMCAsmInfoE
N12_GLOBAL__N_116ARMMCCodeEmitterE
N4llvm9ARMMCExprE
D4_D6_D8_D10
D7_D8_D9_D10
Q7_Q8_Q9_Q10
D14_D16_D18_D20
D17_D18_D19_D20
D24_D26_D28_D30
D27_D28_D29_D30
MVFR0
D9_D10_D11
D5_D7_D9_D11
Q8_Q9_Q10_Q11
R10_R11
D19_D20_D21
D15_D17_D19_D21
D29_D30_D31
D25_D27_D29_D31
Q0_Q1
MVFR1
R0_R1
D6_D8_D10_D12
D9_D10_D11_D12
Q9_Q10_Q11_Q12
D16_D18_D20_D22
D19_D20_D21_D22
D0_D2
D0_D1_D2
Q1_Q2
MVFR2
FPINST2
D7_D9_D11_D13
D11_D12_D13
Q10_Q11_Q12_Q13
D17_D19_D21_D23
D21_D22_D23
D1_D3
D1_D2_D3
Q0_Q1_Q2_Q3
R2_R3
D8_D10_D12_D14
D11_D12_D13_D14
Q11_Q12_Q13_Q14
D18_D20_D22_D24
D21_D22_D23_D24
D0_D2_D4
D1_D2_D3_D4
Q1_Q2_Q3_Q4
D9_D11_D13_D15
D13_D14_D15
Q12_Q13_Q14_Q15
D19_D21_D23_D25
D23_D24_D25
D1_D3_D5
D3_D4_D5
Q2_Q3_Q4_Q5
R4_R5
D10_D12_D14_D16
D13_D14_D15_D16
D20_D22_D24_D26
D23_D24_D25_D26
D0_D2_D4_D6
D3_D4_D5_D6
Q3_Q4_Q5_Q6
D11_D13_D15_D17
D15_D16_D17
D21_D23_D25_D27
D25_D26_D27
D1_D3_D5_D7
D5_D6_D7
Q4_Q5_Q6_Q7
R6_R7
D12_D14_D16_D18
D15_D16_D17_D18
D22_D24_D26_D28
D25_D26_D27_D28
D2_D4_D6_D8
D5_D6_D7_D8
Q5_Q6_Q7_Q8
D13_D15_D17_D19
D17_D18_D19
D23_D25_D27_D29
D27_D28_D29
D3_D5_D7_D9
D7_D8_D9
Q6_Q7_Q8_Q9
R8_R9
FPEXC
FPSID
ITSTATE
R12_SP
FPSCR
APSR
CPSR
SPSR
FPINST
FPSCR_NZCV
APSR_NZCV
VMOVD0
VMOVQ0
VMRS_MVFR0
SHA1SU0
SHA256SU0
VTBL1
VMRS_MVFR1
t2DCPS1
SHA1SU1
SHA256SU1
VTBX1
t2LDRBi12
t2STRBi12
t2LDRSBi12
t2PLDi12
t2LDRHi12
t2STRHi12
t2LDRSHi12
t2PLIi12
t2LDRi12
t2STRi12
t2PLDWi12
t2SUBri12
t2ADDri12
ATOMIC_LOAD_SUB_I32
ATOMIC_LOAD_ADD_I32
ATOMIC_LOAD_NAND_I32
ATOMIC_LOAD_AND_I32
COPY_STRUCT_BYVAL_I32
ATOMIC_LOAD_UMIN_I32
ATOMIC_LOAD_MIN_I32
ATOMIC_SWAP_I32
ATOMIC_CMP_SWAP_I32
ATOMIC_LOAD_XOR_I32
ATOMIC_LOAD_OR_I32
ATOMIC_LOAD_UMAX_I32
ATOMIC_LOAD_MAX_I32
VLD3dWB_fixed_Asm_32
VST3dWB_fixed_Asm_32
VLD4dWB_fixed_Asm_32
VST4dWB_fixed_Asm_32
VLD1LNdWB_fixed_Asm_32
VST1LNdWB_fixed_Asm_32
VLD2LNdWB_fixed_Asm_32
VST2LNdWB_fixed_Asm_32
VLD3LNdWB_fixed_Asm_32
VST3LNdWB_fixed_Asm_32
VLD4LNdWB_fixed_Asm_32
VST4LNdWB_fixed_Asm_32
VLD3DUPdWB_fixed_Asm_32
VLD4DUPdWB_fixed_Asm_32
VLD3qWB_fixed_Asm_32
VST3qWB_fixed_Asm_32
VLD4qWB_fixed_Asm_32
VST4qWB_fixed_Asm_32
VLD2LNqWB_fixed_Asm_32
VST2LNqWB_fixed_Asm_32
VLD3LNqWB_fixed_Asm_32
VST3LNqWB_fixed_Asm_32
VLD4LNqWB_fixed_Asm_32
VST4LNqWB_fixed_Asm_32
VLD3DUPqWB_fixed_Asm_32
VLD4DUPqWB_fixed_Asm_32
VLD3dWB_register_Asm_32
VST3dWB_register_Asm_32
VLD4dWB_register_Asm_32
VST4dWB_register_Asm_32
VLD1LNdWB_register_Asm_32
VST1LNdWB_register_Asm_32
VLD2LNdWB_register_Asm_32
VST2LNdWB_register_Asm_32
VLD3LNdWB_register_Asm_32
VST3LNdWB_register_Asm_32
VLD4LNdWB_register_Asm_32
VST4LNdWB_register_Asm_32
VLD3DUPdWB_register_Asm_32
VLD4DUPdWB_register_Asm_32
VLD3qWB_register_Asm_32
VST3qWB_register_Asm_32
VLD4qWB_register_Asm_32
VST4qWB_register_Asm_32
VLD2LNqWB_register_Asm_32
VST2LNqWB_register_Asm_32
VLD3LNqWB_register_Asm_32
VST3LNqWB_register_Asm_32
VLD4LNqWB_register_Asm_32
VST4LNqWB_register_Asm_32
VLD3DUPqWB_register_Asm_32
VLD4DUPqWB_register_Asm_32
VLD3dAsm_32
VST3dAsm_32
VLD4dAsm_32
VST4dAsm_32
VLD1LNdAsm_32
VST1LNdAsm_32
VLD2LNdAsm_32
VST2LNdAsm_32
VLD3LNdAsm_32
VST3LNdAsm_32
VLD4LNdAsm_32
VST4LNdAsm_32
VLD3DUPdAsm_32
VLD4DUPdAsm_32
VLD3qAsm_32
VST3qAsm_32
VLD4qAsm_32
VST4qAsm_32
VLD2LNqAsm_32
VST2LNqAsm_32
VLD3LNqAsm_32
VST3LNqAsm_32
VLD4LNqAsm_32
VST4LNqAsm_32
VLD3DUPqAsm_32
VLD4DUPqAsm_32
VLD2b32
VST2b32
VLD1d32
VST1d32
VLD2d32
VST2d32
VLD3d32
VST3d32
VREV64d32
VLD4d32
VST4d32
VLD1LNd32
VST1LNd32
VLD2LNd32
VST2LNd32
VLD3LNd32
VST3LNd32
VLD4LNd32
VST4LNd32
VTRNd32
VLD1DUPd32
VLD2DUPd32
VLD3DUPd32
VLD4DUPd32
VEXTd32
VMOVv2f32
VCGEzv2f32
VCLEzv2f32
VCEQzv2f32
VCGTzv2f32
VCLTzv2f32
VMOVv4f32
VCGEzv4f32
VCLEzv4f32
VCEQzv4f32
VCGTzv4f32
VCLTzv4f32
VMLAv2i32
VSUBv2i32
VADDv2i32
VQNEGv2i32
VQDMULHv2i32
VQRDMULHv2i32
VSLIv2i32
VSRIv2i32
VMULv2i32
VRSUBHNv2i32
VSUBHNv2i32
VRADDHNv2i32
VADDHNv2i32
VRSHRNv2i32
VSHRNv2i32
VQSHRUNv2i32
VQRSHRUNv2i32
VMVNv2i32
VMOVNv2i32
VCEQv2i32
VQABSv2i32
VABSv2i32
VCLSv2i32
VMLSv2i32
VTSTv2i32
VMOVv2i32
VCLZv2i32
VBICiv2i32
VSHLiv2i32
VORRiv2i32
VQSHLsiv2i32
VQSHLuiv2i32
VMLAslv2i32
VQDMULHslv2i32
VQRDMULHslv2i32
VQDMLALslv2i32
VQDMULLslv2i32
VQDMLSLslv2i32
VMULslv2i32
VMLSslv2i32
VABAsv2i32
VRSRAsv2i32
VSRAsv2i32
VHSUBsv2i32
VQSUBsv2i32
VABDsv2i32
VRHADDsv2i32
VHADDsv2i32
VQADDsv2i32
VCGEsv2i32
VPADALsv2i32
VPADDLsv2i32
VQSHLsv2i32
VQRSHLsv2i32
VRSHLsv2i32
VSHLsv2i32
VMINsv2i32
VQSHRNsv2i32
VQRSHRNsv2i32
VQMOVNsv2i32
VRSHRsv2i32
VSHRsv2i32
VCGTsv2i32
VMAXsv2i32
VMLALslsv2i32
VMULLslsv2i32
VMLSLslsv2i32
VABAuv2i32
VRSRAuv2i32
VSRAuv2i32
VHSUBuv2i32
VQSUBuv2i32
VABDuv2i32
VRHADDuv2i32
VHADDuv2i32
VQADDuv2i32
VCGEuv2i32
VPADALuv2i32
VPADDLuv2i32
VQSHLuv2i32
VQRSHLuv2i32
VRSHLuv2i32
VSHLuv2i32
VMINuv2i32
VQSHRNuv2i32
VQRSHRNuv2i32
VQMOVNuv2i32
VRSHRuv2i32
VSHRuv2i32
VCGTuv2i32
VMAXuv2i32
VMLALsluv2i32
VMULLsluv2i32
VMLSLsluv2i32
VQSHLsuv2i32
VQMOVNsuv2i32
VCGEzv2i32
VCLEzv2i32
VCEQzv2i32
VCGTzv2i32
VCLTzv2i32
VMLAv4i32
VSUBv4i32
VADDv4i32
VQNEGv4i32
VQDMULHv4i32
VQRDMULHv4i32
VSLIv4i32
VSRIv4i32
VQDMLALv4i32
VQDMULLv4i32
VQDMLSLv4i32
VMULv4i32
VMVNv4i32
VCEQv4i32
VQABSv4i32
VABSv4i32
VCLSv4i32
VMLSv4i32
VTSTv4i32
VMOVv4i32
VCLZv4i32
VBICiv4i32
VSHLiv4i32
VORRiv4i32
VQSHLsiv4i32
VQSHLuiv4i32
VMLAslv4i32
VQDMULHslv4i32
VQRDMULHslv4i32
VMULslv4i32
VMLSslv4i32
VABAsv4i32
VRSRAsv4i32
VSRAsv4i32
VHSUBsv4i32
VQSUBsv4i32
VABDsv4i32
VRHADDsv4i32
VHADDsv4i32
VQADDsv4i32
VCGEsv4i32
VABALsv4i32
VPADALsv4i32
VMLALsv4i32
VSUBLsv4i32
VABDLsv4i32
VPADDLsv4i32
VADDLsv4i32
VQSHLsv4i32
VQRSHLsv4i32
VRSHLsv4i32
VSHLsv4i32
VSHLLsv4i32
VMULLsv4i32
VMLSLsv4i32
VMOVLsv4i32
VMINsv4i32
VRSHRsv4i32
VSHRsv4i32
VCGTsv4i32
VSUBWsv4i32
VADDWsv4i32
VMAXsv4i32
VABAuv4i32
VRSRAuv4i32
VSRAuv4i32
VHSUBuv4i32
VQSUBuv4i32
VABDuv4i32
VRHADDuv4i32
VHADDuv4i32
VQADDuv4i32
VCGEuv4i32
VABALuv4i32
VPADALuv4i32
VMLALuv4i32
VSUBLuv4i32
VABDLuv4i32
VPADDLuv4i32
VADDLuv4i32
VQSHLuv4i32
VQRSHLuv4i32
VRSHLuv4i32
VSHLuv4i32
VSHLLuv4i32
VMULLuv4i32
VMLSLuv4i32
VMOVLuv4i32
VMINuv4i32
VRSHRuv4i32
VSHRuv4i32
VCGTuv4i32
VSUBWuv4i32
VADDWuv4i32
VMAXuv4i32
VQSHLsuv4i32
VCGEzv4i32
VCLEzv4i32
VCEQzv4i32
VCGTzv4i32
VCLTzv4i32
VPADDi32
VSHLLi32
VGETLNi32
VSETLNi32
VLD1q32
VST1q32
VLD2q32
VST2q32
VLD3q32
VST3q32
VREV64q32
VLD4q32
VST4q32
VLD2LNq32
VST2LNq32
VLD3LNq32
VST3LNq32
VLD4LNq32
VST4LNq32
VTRNq32
VZIPq32
VLD1DUPq32
VLD3DUPq32
VLD4DUPq32
VUZPq32
VEXTq32
VPMINs32
VPMAXs32
VPMINu32
VPMAXu32
t2MRC2
t2MRRC2
SHA256H2
VTBL2
t2CDP2
t2MCR2
VMRS_MVFR2
t2MCRR2
t2DCPS2
VMSR_FPINST2
VMRS_FPINST2
VTBX2
VLD2DUPd32x2
VLD2DUPd16x2
VLD2DUPd8x2
VTBL3
t2DCPS3
VTBX3
tSUBi3
tADDi3
ATOMIC_LOAD_SUB_I64
ATOMIC_LOAD_I64
ATOMIC_LOAD_ADD_I64
ATOMIC_LOAD_NAND_I64
ATOMIC_LOAD_AND_I64
ATOMIC_STORE_I64
ATOMIC_LOAD_UMIN_I64
ATOMIC_LOAD_MIN_I64
ATOMIC_SWAP_I64
ATOMIC_CMP_SWAP_I64
ATOMIC_LOAD_XOR_I64
ATOMIC_LOAD_OR_I64
ATOMIC_LOAD_UMAX_I64
ATOMIC_LOAD_MAX_I64
VLD1d64
VST1d64
VSUBv1i64
VADDv1i64
VSLIv1i64
VSRIv1i64
VMOVv1i64
VSHLiv1i64
VQSHLsiv1i64
VQSHLuiv1i64
VRSRAsv1i64
VSRAsv1i64
VQSUBsv1i64
VQADDsv1i64
VQSHLsv1i64
VQRSHLsv1i64
VRSHLsv1i64
VSHLsv1i64
VRSHRsv1i64
VSHRsv1i64
VRSRAuv1i64
VSRAuv1i64
VQSUBuv1i64
VQADDuv1i64
VQSHLuv1i64
VQRSHLuv1i64
VRSHLuv1i64
VSHLuv1i64
VRSHRuv1i64
VSHRuv1i64
VQSHLsuv1i64
VSUBv2i64
VADDv2i64
VSLIv2i64
VSRIv2i64
VQDMLALv2i64
VQDMULLv2i64
VQDMLSLv2i64
VMOVv2i64
VSHLiv2i64
VQSHLsiv2i64
VQSHLuiv2i64
VRSRAsv2i64
VSRAsv2i64
VQSUBsv2i64
VQADDsv2i64
VABALsv2i64
VMLALsv2i64
VSUBLsv2i64
VABDLsv2i64
VADDLsv2i64
VQSHLsv2i64
VQRSHLsv2i64
VRSHLsv2i64
VSHLsv2i64
VSHLLsv2i64
VMULLsv2i64
VMLSLsv2i64
VMOVLsv2i64
VRSHRsv2i64
VSHRsv2i64
VSUBWsv2i64
VADDWsv2i64
VRSRAuv2i64
VSRAuv2i64
VQSUBuv2i64
VQADDuv2i64
VABALuv2i64
VMLALuv2i64
VSUBLuv2i64
VABDLuv2i64
VADDLuv2i64
VQSHLuv2i64
VQRSHLuv2i64
VRSHLuv2i64
VSHLuv2i64
VSHLLuv2i64
VMULLuv2i64
VMLSLuv2i64
VMOVLuv2i64
VRSHRuv2i64
VSHRuv2i64
VSUBWuv2i64
VADDWuv2i64
VQSHLsuv2i64
BCCi64
BCCZi64
VMULLp64
VLD1q64
VST1q64
VEXTq64
VTBL4
VTBX4
MLAv5
SMLALv5
UMLALv5
SMULLv5
UMULLv5
MULv5
t2SXTAB16
t2UXTAB16
t2SXTB16
t2UXTB16
t2SHSUB16
t2UHSUB16
t2QSUB16
t2UQSUB16
t2SSUB16
t2USUB16
t2SHADD16
t2UHADD16
t2QADD16
t2UQADD16
t2SADD16
t2UADD16
ATOMIC_LOAD_SUB_I16
ATOMIC_LOAD_ADD_I16
ATOMIC_LOAD_NAND_I16
ATOMIC_LOAD_AND_I16
ATOMIC_LOAD_UMIN_I16
ATOMIC_LOAD_MIN_I16
ATOMIC_SWAP_I16
ATOMIC_CMP_SWAP_I16
ATOMIC_LOAD_XOR_I16
ATOMIC_LOAD_OR_I16
ATOMIC_LOAD_UMAX_I16
ATOMIC_LOAD_MAX_I16
t2SSAT16
t2USAT16
t2REV16
tREV16
VLD3dWB_fixed_Asm_16
VST3dWB_fixed_Asm_16
VLD4dWB_fixed_Asm_16
VST4dWB_fixed_Asm_16
VLD1LNdWB_fixed_Asm_16
VST1LNdWB_fixed_Asm_16
VLD2LNdWB_fixed_Asm_16
VST2LNdWB_fixed_Asm_16
VLD3LNdWB_fixed_Asm_16
VST3LNdWB_fixed_Asm_16
VLD4LNdWB_fixed_Asm_16
VST4LNdWB_fixed_Asm_16
VLD3DUPdWB_fixed_Asm_16
VLD4DUPdWB_fixed_Asm_16
VLD3qWB_fixed_Asm_16
VST3qWB_fixed_Asm_16
VLD4qWB_fixed_Asm_16
VST4qWB_fixed_Asm_16
VLD2LNqWB_fixed_Asm_16
VST2LNqWB_fixed_Asm_16
VLD3LNqWB_fixed_Asm_16
VST3LNqWB_fixed_Asm_16
VLD4LNqWB_fixed_Asm_16
VST4LNqWB_fixed_Asm_16
VLD3DUPqWB_fixed_Asm_16
VLD4DUPqWB_fixed_Asm_16
VLD3dWB_register_Asm_16
VST3dWB_register_Asm_16
VLD4dWB_register_Asm_16
VST4dWB_register_Asm_16
VLD1LNdWB_register_Asm_16
VST1LNdWB_register_Asm_16
VLD2LNdWB_register_Asm_16
VST2LNdWB_register_Asm_16
VLD3LNdWB_register_Asm_16
VST3LNdWB_register_Asm_16
VLD4LNdWB_register_Asm_16
VST4LNdWB_register_Asm_16
VLD3DUPdWB_register_Asm_16
VLD4DUPdWB_register_Asm_16
VLD3qWB_register_Asm_16
VST3qWB_register_Asm_16
VLD4qWB_register_Asm_16
VST4qWB_register_Asm_16
VLD2LNqWB_register_Asm_16
VST2LNqWB_register_Asm_16
VLD3LNqWB_register_Asm_16
VST3LNqWB_register_Asm_16
VLD4LNqWB_register_Asm_16
VST4LNqWB_register_Asm_16
VLD3DUPqWB_register_Asm_16
VLD4DUPqWB_register_Asm_16
VLD3dAsm_16
VST3dAsm_16
VLD4dAsm_16
VST4dAsm_16
VLD1LNdAsm_16
VST1LNdAsm_16
VLD2LNdAsm_16
VST2LNdAsm_16
VLD3LNdAsm_16
VST3LNdAsm_16
VLD4LNdAsm_16
VST4LNdAsm_16
VLD3DUPdAsm_16
VLD4DUPdAsm_16
VLD3qAsm_16
VST3qAsm_16
VLD4qAsm_16
VST4qAsm_16
VLD2LNqAsm_16
VST2LNqAsm_16
VLD3LNqAsm_16
VST3LNqAsm_16
VLD4LNqAsm_16
VST4LNqAsm_16
VLD3DUPqAsm_16
VLD4DUPqAsm_16
VLD2b16
VST2b16
VLD1d16
VST1d16
VREV32d16
VLD2d16
VST2d16
VLD3d16
VST3d16
VREV64d16
VLD4d16
VST4d16
VLD1LNd16
VST1LNd16
VLD2LNd16
VST2LNd16
VLD3LNd16
VST3LNd16
VLD4LNd16
VST4LNd16
VTRNd16
VZIPd16
VLD1DUPd16
VLD2DUPd16
VLD3DUPd16
VLD4DUPd16
VUZPd16
VEXTd16
VMLAv4i16
VSUBv4i16
VADDv4i16
VQNEGv4i16
VQDMULHv4i16
VQRDMULHv4i16
VSLIv4i16
VSRIv4i16
VMULv4i16
VRSUBHNv4i16
VSUBHNv4i16
VRADDHNv4i16
VADDHNv4i16
VRSHRNv4i16
VSHRNv4i16
VQSHRUNv4i16
VQRSHRUNv4i16
VMVNv4i16
VMOVNv4i16
VCEQv4i16
VQABSv4i16
VABSv4i16
VCLSv4i16
VMLSv4i16
VTSTv4i16
VMOVv4i16
VCLZv4i16
VBICiv4i16
VSHLiv4i16
VORRiv4i16
VQSHLsiv4i16
VQSHLuiv4i16
VMLAslv4i16
VQDMULHslv4i16
VQRDMULHslv4i16
VQDMLALslv4i16
VQDMULLslv4i16
VQDMLSLslv4i16
VMULslv4i16
VMLSslv4i16
VABAsv4i16
VRSRAsv4i16
VSRAsv4i16
VHSUBsv4i16
VQSUBsv4i16
VABDsv4i16
VRHADDsv4i16
VHADDsv4i16
VQADDsv4i16
VCGEsv4i16
VPADALsv4i16
VPADDLsv4i16
VQSHLsv4i16
VQRSHLsv4i16
VRSHLsv4i16
VSHLsv4i16
VMINsv4i16
VQSHRNsv4i16
VQRSHRNsv4i16
VQMOVNsv4i16
VRSHRsv4i16
VSHRsv4i16
VCGTsv4i16
VMAXsv4i16
VMLALslsv4i16
VMULLslsv4i16
VMLSLslsv4i16
VABAuv4i16
VRSRAuv4i16
VSRAuv4i16
VHSUBuv4i16
VQSUBuv4i16
VABDuv4i16
VRHADDuv4i16
VHADDuv4i16
VQADDuv4i16
VCGEuv4i16
VPADALuv4i16
VPADDLuv4i16
VQSHLuv4i16
VQRSHLuv4i16
VRSHLuv4i16
VSHLuv4i16
VMINuv4i16
VQSHRNuv4i16
VQRSHRNuv4i16
VQMOVNuv4i16
VRSHRuv4i16
VSHRuv4i16
VCGTuv4i16
VMAXuv4i16
VMLALsluv4i16
VMULLsluv4i16
VMLSLsluv4i16
VQSHLsuv4i16
VQMOVNsuv4i16
VCGEzv4i16
VCLEzv4i16
VCEQzv4i16
VCGTzv4i16
VCLTzv4i16
VMLAv8i16
VSUBv8i16
VADDv8i16
VQNEGv8i16
VQDMULHv8i16
VQRDMULHv8i16
VSLIv8i16
VSRIv8i16
VMULv8i16
VMVNv8i16
VCEQv8i16
VQABSv8i16
VABSv8i16
VCLSv8i16
VMLSv8i16
VTSTv8i16
VMOVv8i16
VCLZv8i16
VBICiv8i16
VSHLiv8i16
VORRiv8i16
VQSHLsiv8i16
VQSHLuiv8i16
VMLAslv8i16
VQDMULHslv8i16
VQRDMULHslv8i16
VMULslv8i16
VMLSslv8i16
VABAsv8i16
VRSRAsv8i16
VSRAsv8i16
VHSUBsv8i16
VQSUBsv8i16
VABDsv8i16
VRHADDsv8i16
VHADDsv8i16
VQADDsv8i16
VCGEsv8i16
VABALsv8i16
VPADALsv8i16
VMLALsv8i16
VSUBLsv8i16
VABDLsv8i16
VPADDLsv8i16
VADDLsv8i16
VQSHLsv8i16
VQRSHLsv8i16
VRSHLsv8i16
VSHLsv8i16
VSHLLsv8i16
VMULLsv8i16
VMLSLsv8i16
VMOVLsv8i16
VMINsv8i16
VRSHRsv8i16
VSHRsv8i16
VCGTsv8i16
VSUBWsv8i16
VADDWsv8i16
VMAXsv8i16
VABAuv8i16
VRSRAuv8i16
VSRAuv8i16
VHSUBuv8i16
VQSUBuv8i16
VABDuv8i16
VRHADDuv8i16
VHADDuv8i16
VQADDuv8i16
VCGEuv8i16
VABALuv8i16
VPADALuv8i16
VMLALuv8i16
VSUBLuv8i16
VABDLuv8i16
VPADDLuv8i16
VADDLuv8i16
VQSHLuv8i16
VQRSHLuv8i16
VRSHLuv8i16
VSHLuv8i16
VSHLLuv8i16
VMULLuv8i16
VMLSLuv8i16
VMOVLuv8i16
VMINuv8i16
VRSHRuv8i16
VSHRuv8i16
VCGTuv8i16
VSUBWuv8i16
VADDWuv8i16
VMAXuv8i16
VQSHLsuv8i16
VCGEzv8i16
VCLEzv8i16
VCEQzv8i16
VCGTzv8i16
VCLTzv8i16
t2MOVCCi16
VPADDi16
VSHLLi16
VSETLNi16
t2MOVTi16
t2MOVi16
VLD1q16
VST1q16
VREV32q16
VLD2q16
VST2q16
VLD3q16
VST3q16
VREV64q16
VLD4q16
VST4q16
VLD2LNq16
VST2LNq16
VLD3LNq16
VST3LNq16
VLD4LNq16
VST4LNq16
VTRNq16
VZIPq16
VLD1DUPq16
VLD3DUPq16
VLD4DUPq16
VUZPq16
VEXTq16
VPMINs16
VGETLNs16
VPMAXs16
VPMINu16
VGETLNu16
VPMAXu16
t2USADA8
t2SHSUB8
t2UHSUB8
t2QSUB8
t2UQSUB8
t2SSUB8
t2USUB8
t2USAD8
t2SHADD8
t2UHADD8
t2QADD8
t2UQADD8
t2SADD8
t2UADD8
ATOMIC_LOAD_SUB_I8
ATOMIC_LOAD_ADD_I8
ATOMIC_LOAD_NAND_I8
ATOMIC_LOAD_AND_I8
ATOMIC_LOAD_UMIN_I8
ATOMIC_LOAD_MIN_I8
ATOMIC_SWAP_I8
ATOMIC_CMP_SWAP_I8
ATOMIC_LOAD_XOR_I8
ATOMIC_LOAD_OR_I8
ATOMIC_LOAD_UMAX_I8
ATOMIC_LOAD_MAX_I8
VLD3dWB_fixed_Asm_8
VST3dWB_fixed_Asm_8
VLD4dWB_fixed_Asm_8
VST4dWB_fixed_Asm_8
VLD1LNdWB_fixed_Asm_8
VST1LNdWB_fixed_Asm_8
VLD2LNdWB_fixed_Asm_8
VST2LNdWB_fixed_Asm_8
VLD3LNdWB_fixed_Asm_8
VST3LNdWB_fixed_Asm_8
VLD4LNdWB_fixed_Asm_8
VST4LNdWB_fixed_Asm_8
VLD3DUPdWB_fixed_Asm_8
VLD4DUPdWB_fixed_Asm_8
VLD3qWB_fixed_Asm_8
VST3qWB_fixed_Asm_8
VLD4qWB_fixed_Asm_8
VST4qWB_fixed_Asm_8
VLD3DUPqWB_fixed_Asm_8
VLD4DUPqWB_fixed_Asm_8
VLD3dWB_register_Asm_8
VST3dWB_register_Asm_8
VLD4dWB_register_Asm_8
VST4dWB_register_Asm_8
VLD1LNdWB_register_Asm_8
VST1LNdWB_register_Asm_8
VLD2LNdWB_register_Asm_8
VST2LNdWB_register_Asm_8
VLD3LNdWB_register_Asm_8
VST3LNdWB_register_Asm_8
VLD4LNdWB_register_Asm_8
VST4LNdWB_register_Asm_8
VLD3DUPdWB_register_Asm_8
VLD4DUPdWB_register_Asm_8
VLD3qWB_register_Asm_8
VST3qWB_register_Asm_8
VLD4qWB_register_Asm_8
VST4qWB_register_Asm_8
VLD3DUPqWB_register_Asm_8
VLD4DUPqWB_register_Asm_8
VLD3dAsm_8
VST3dAsm_8
VLD4dAsm_8
VST4dAsm_8
VLD1LNdAsm_8
VST1LNdAsm_8
VLD2LNdAsm_8
VST2LNdAsm_8
VLD3LNdAsm_8
VST3LNdAsm_8
VLD4LNdAsm_8
VST4LNdAsm_8
VLD3DUPdAsm_8
VLD4DUPdAsm_8
VLD3qAsm_8
VST3qAsm_8
VLD4qAsm_8
VST4qAsm_8
VLD3DUPqAsm_8
VLD4DUPqAsm_8
VLD2b8
VST2b8
VLD1d8
VST1d8
VREV32d8
VLD2d8
VST2d8
VLD3d8
VST3d8
VREV64d8
VLD4d8
VST4d8
VREV16d8
VLD1LNd8
VST1LNd8
VLD2LNd8
VST2LNd8
VLD3LNd8
VST3LNd8
VLD4LNd8
VST4LNd8
VTRNd8
VZIPd8
VLD1DUPd8
VLD2DUPd8
VLD3DUPd8
VLD4DUPd8
VUZPd8
VEXTd8
VMLAv16i8
VSUBv16i8
VADDv16i8
VQNEGv16i8
VSLIv16i8
VSRIv16i8
VMULv16i8
VCEQv16i8
VQABSv16i8
VABSv16i8
VCLSv16i8
VMLSv16i8
VTSTv16i8
VMOVv16i8
VCLZv16i8
VSHLiv16i8
VQSHLsiv16i8
VQSHLuiv16i8
VABAsv16i8
VRSRAsv16i8
VSRAsv16i8
VHSUBsv16i8
VQSUBsv16i8
VABDsv16i8
VRHADDsv16i8
VHADDsv16i8
VQADDsv16i8
VCGEsv16i8
VPADALsv16i8
VPADDLsv16i8
VQSHLsv16i8
VQRSHLsv16i8
VRSHLsv16i8
VSHLsv16i8
VMINsv16i8
VRSHRsv16i8
VSHRsv16i8
VCGTsv16i8
VMAXsv16i8
VABAuv16i8
VRSRAuv16i8
VSRAuv16i8
VHSUBuv16i8
VQSUBuv16i8
VABDuv16i8
VRHADDuv16i8
VHADDuv16i8
VQADDuv16i8
VCGEuv16i8
VPADALuv16i8
VPADDLuv16i8
VQSHLuv16i8
VQRSHLuv16i8
VRSHLuv16i8
VSHLuv16i8
VMINuv16i8
VRSHRuv16i8
VSHRuv16i8
VCGTuv16i8
VMAXuv16i8
VQSHLsuv16i8
VCGEzv16i8
VCLEzv16i8
VCEQzv16i8
VCGTzv16i8
VCLTzv16i8
VMLAv8i8
VSUBv8i8
VADDv8i8
VQNEGv8i8
VSLIv8i8
VSRIv8i8
VMULv8i8
VRSUBHNv8i8
VSUBHNv8i8
VRADDHNv8i8
VADDHNv8i8
VRSHRNv8i8
VSHRNv8i8
VQSHRUNv8i8
VQRSHRUNv8i8
VMOVNv8i8
VCEQv8i8
VQABSv8i8
VABSv8i8
VCLSv8i8
VMLSv8i8
VTSTv8i8
VMOVv8i8
VCLZv8i8
VSHLiv8i8
VQSHLsiv8i8
VQSHLuiv8i8
VABAsv8i8
VRSRAsv8i8
VSRAsv8i8
VHSUBsv8i8
VQSUBsv8i8
VABDsv8i8
VRHADDsv8i8
VHADDsv8i8
VQADDsv8i8
VCGEsv8i8
VPADALsv8i8
VPADDLsv8i8
VQSHLsv8i8
VQRSHLsv8i8
VRSHLsv8i8
VSHLsv8i8
VMINsv8i8
VQSHRNsv8i8
VQRSHRNsv8i8
VQMOVNsv8i8
VRSHRsv8i8
VSHRsv8i8
VCGTsv8i8
VMAXsv8i8
VABAuv8i8
VRSRAuv8i8
VSRAuv8i8
VHSUBuv8i8
VQSUBuv8i8
VABDuv8i8
VRHADDuv8i8
VHADDuv8i8
VQADDuv8i8
VCGEuv8i8
VPADALuv8i8
VPADDLuv8i8
VQSHLuv8i8
VQRSHLuv8i8
VRSHLuv8i8
VSHLuv8i8
VMINuv8i8
VQSHRNuv8i8
VQRSHRNuv8i8
VQMOVNuv8i8
VRSHRuv8i8
VSHRuv8i8
VCGTuv8i8
VMAXuv8i8
VQSHLsuv8i8
VQMOVNsuv8i8
VCGEzv8i8
VCLEzv8i8
VCEQzv8i8
VCGTzv8i8
VCLTzv8i8
t2LDRBi8
t2STRBi8
t2LDRSBi8
tSUBi8
VPADDi8
tADDi8
t2PLDi8
t2LDRDi8
t2STRDi8
t2LDRHi8
t2STRHi8
t2LDRSHi8
t2PLIi8
VSHLLi8
VSETLNi8
tCMPi8
t2LDRi8
t2STRi8
tMOVi8
t2PLDWi8
VMULLp8
VLD1q8
VST1q8
VREV32q8
VLD2q8
VST2q8
VLD3q8
VST3q8
VREV64q8
VLD4q8
VST4q8
VREV16q8
VTRNq8
VZIPq8
VLD1DUPq8
VLD3DUPq8
VLD4DUPq8
VUZPq8
VEXTq8
VPMINs8
VGETLNs8
VPMAXs8
VPMINu8
VGETLNu8
VPMAXu8
RFEDA
t2LDA
sysLDMDA
sysSTMDA
SRSDA
VLDMDIA
VSTMDIA
t2RFEIA
t2LDMIA
sysLDMIA
tLDMIA
t2STMIA
sysSTMIA
VLDMQIA
VSTMQIA
VLDMSIA
VSTMSIA
t2SRSIA
FLDMXIA
FSTMXIA
t2MLA
t2SMMLA
t2CRC32B
t2LDAB
t2SXTAB
t2UXTAB
t2SMLABB
t2SMLALBB
t2SMULBB
t2TBB
t2CRC32CB
t2RFEDB
t2LDMDB
sysLDMDB
t2STMDB
sysSTMDB
t2SRSDB
RFEIB
sysLDMIB
sysSTMIB
SRSIB
t2STLB
t2DMB
SWPB
PICLDRB
PICSTRB
t2DSB
t2ISB
PICLDRSB
tLDRSB
tRSB
t2SMLATB
t2PKHTB
t2SMLALTB
t2SMULTB
t2SXTB
tSXTB
t2UXTB
tUXTB
t2QDSUB
t2QSUB
t2SMLAWB
t2SMULWB
t2LDAEXB
t2STLEXB
t2LDREXB
t2STREXB
SHA1C
tSBC
tADC
t2BFC
tBIC
AESIMC
t2SMC
AESMC
t2MRC
t2MRRC
MOVr_TC
tSVC
VMSR_FPEXC
VMRS_FPEXC
VNMLAD
t2SMLAD
VMLAD
VFMAD
VFNMAD
VRINTAD
t2SMUAD
VSUBD
tPICADD
t2QDADD
t2QADD
VADDD
VSELGED
VCMPED
VNEGD
VCVTBHD
VTOSHD
VCVTTHD
VTOUHD
VMSR_FPSID
VMRS_FPSID
t2SMLALD
t2SMLSLD
VTOSLD
VNMULD
VMULD
VTOULD
VMINNMD
VMAXNMD
VRINTMD
VRINTAND
tAND
tSETEND
LIFETIME_END
tBRIND
VMINNMND
VMAXNMND
VRINTMND
VRINTNND
VRINTPND
VRINTND
VRINTXND
VRINTZND
tTAILJMPdND
VSHTOD
VUHTOD
VSITOD
VUITOD
VSLTOD
VULTOD
VCMPD
VRINTPD
VLD3d32_UPD
VST3d32_UPD
VLD4d32_UPD
VST4d32_UPD
VLD1LNd32_UPD
VST1LNd32_UPD
VLD2LNd32_UPD
VST2LNd32_UPD
VLD3LNd32_UPD
VST3LNd32_UPD
VLD4LNd32_UPD
VST4LNd32_UPD
VLD3DUPd32_UPD
VLD4DUPd32_UPD
VLD3q32_UPD
VST3q32_UPD
VLD4q32_UPD
VST4q32_UPD
VLD2LNq32_UPD
VST2LNq32_UPD
VLD3LNq32_UPD
VST3LNq32_UPD
VLD4LNq32_UPD
VST4LNq32_UPD
VLD3DUPq32_UPD
VLD4DUPq32_UPD
VLD3d16_UPD
VST3d16_UPD
VLD4d16_UPD
VST4d16_UPD
VLD1LNd16_UPD
VST1LNd16_UPD
VLD2LNd16_UPD
VST2LNd16_UPD
VLD3LNd16_UPD
VST3LNd16_UPD
VLD4LNd16_UPD
VST4LNd16_UPD
VLD3DUPd16_UPD
VLD4DUPd16_UPD
VLD3q16_UPD
VST3q16_UPD
VLD4q16_UPD
VST4q16_UPD
VLD2LNq16_UPD
VST2LNq16_UPD
VLD3LNq16_UPD
VST3LNq16_UPD
VLD4LNq16_UPD
VST4LNq16_UPD
VLD3DUPq16_UPD
VLD4DUPq16_UPD
VLD3d8_UPD
VST3d8_UPD
VLD4d8_UPD
VST4d8_UPD
VLD1LNd8_UPD
VST1LNd8_UPD
VLD2LNd8_UPD
VST2LNd8_UPD
VLD3LNd8_UPD
VST3LNd8_UPD
VLD4LNd8_UPD
VST4LNd8_UPD
VLD3DUPd8_UPD
VLD4DUPd8_UPD
VLD3q8_UPD
VST3q8_UPD
VLD4q8_UPD
VST4q8_UPD
VLD3DUPq8_UPD
VLD4DUPq8_UPD
RFEDA_UPD
sysLDMDA_UPD
sysSTMDA_UPD
SRSDA_UPD
VLDMDIA_UPD
VSTMDIA_UPD
RFEIA_UPD
t2LDMIA_UPD
sysLDMIA_UPD
tLDMIA_UPD
t2STMIA_UPD
sysSTMIA_UPD
tSTMIA_UPD
VLDMSIA_UPD
VSTMSIA_UPD
t2SRSIA_UPD
FLDMXIA_UPD
FSTMXIA_UPD
VLDMDDB_UPD
VSTMDDB_UPD
RFEDB_UPD
t2LDMDB_UPD
sysLDMDB_UPD
t2STMDB_UPD
sysSTMDB_UPD
VLDMSDB_UPD
VSTMSDB_UPD
t2SRSDB_UPD
FLDMXDB_UPD
FSTMXDB_UPD
RFEIB_UPD
sysLDMIB_UPD
sysSTMIB_UPD
SRSIB_UPD
VLD3d32Pseudo_UPD
VST3d32Pseudo_UPD
VLD4d32Pseudo_UPD
VST4d32Pseudo_UPD
VLD2LNd32Pseudo_UPD
VST2LNd32Pseudo_UPD
VLD3LNd32Pseudo_UPD
VST3LNd32Pseudo_UPD
VLD4LNd32Pseudo_UPD
VST4LNd32Pseudo_UPD
VLD3DUPd32Pseudo_UPD
VLD4DUPd32Pseudo_UPD
VLD3q32Pseudo_UPD
VST3q32Pseudo_UPD
VLD4q32Pseudo_UPD
VST4q32Pseudo_UPD
VLD1LNq32Pseudo_UPD
VST1LNq32Pseudo_UPD
VLD2LNq32Pseudo_UPD
VST2LNq32Pseudo_UPD
VLD3LNq32Pseudo_UPD
VST3LNq32Pseudo_UPD
VLD4LNq32Pseudo_UPD
VST4LNq32Pseudo_UPD
VLD3d16Pseudo_UPD
VST3d16Pseudo_UPD
VLD4d16Pseudo_UPD
VST4d16Pseudo_UPD
VLD2LNd16Pseudo_UPD
VST2LNd16Pseudo_UPD
VLD3LNd16Pseudo_UPD
VST3LNd16Pseudo_UPD
VLD4LNd16Pseudo_UPD
VST4LNd16Pseudo_UPD
VLD3DUPd16Pseudo_UPD
VLD4DUPd16Pseudo_UPD
VLD3q16Pseudo_UPD
VST3q16Pseudo_UPD
VLD4q16Pseudo_UPD
VST4q16Pseudo_UPD
VLD1LNq16Pseudo_UPD
VST1LNq16Pseudo_UPD
VLD2LNq16Pseudo_UPD
VST2LNq16Pseudo_UPD
VLD3LNq16Pseudo_UPD
VST3LNq16Pseudo_UPD
VLD4LNq16Pseudo_UPD
VST4LNq16Pseudo_UPD
VLD3d8Pseudo_UPD
VST3d8Pseudo_UPD
VLD4d8Pseudo_UPD
VST4d8Pseudo_UPD
VLD2LNd8Pseudo_UPD
VST2LNd8Pseudo_UPD
VLD3LNd8Pseudo_UPD
VST3LNd8Pseudo_UPD
VLD4LNd8Pseudo_UPD
VST4LNd8Pseudo_UPD
VLD3DUPd8Pseudo_UPD
VLD4DUPd8Pseudo_UPD
VLD3q8Pseudo_UPD
VST3q8Pseudo_UPD
VLD4q8Pseudo_UPD
VST4q8Pseudo_UPD
VLD1LNq8Pseudo_UPD
VST1LNq8Pseudo_UPD
VLD3q32oddPseudo_UPD
VST3q32oddPseudo_UPD
VLD4q32oddPseudo_UPD
VST4q32oddPseudo_UPD
VLD3q16oddPseudo_UPD
VST3q16oddPseudo_UPD
VLD4q16oddPseudo_UPD
VST4q16oddPseudo_UPD
VLD3q8oddPseudo_UPD
VST3q8oddPseudo_UPD
VLD4q8oddPseudo_UPD
VST4q8oddPseudo_UPD
VSELEQD
VLDRD
VTOSIRD
VTOUIRD
VMOVRRD
VRINTRD
VSTRD
VCVTASD
VABSD
AESD
VNMLSD
t2SMLSD
VMLSD
VFMSD
VFNMSD
VCVTMSD
VCVTANSD
VCVTMNSD
VCVTNNSD
VCVTPNSD
VCVTNSD
VCVTPSD
VCVTSD
t2SMUSD
VSELVSD
VSELGTD
VSQRTD
FCONSTD
VCVTAUD
VCVTMUD
VCVTANUD
VCVTMNUD
VCVTNNUD
VCVTPNUD
VCVTNUD
VCVTPUD
VDIVD
VMOVD
t2LDAEXD
t2STLEXD
t2LDREXD
t2STREXD
VRINTXD
VCMPEZD
VTOSIZD
VTOUIZD
VCMPZD
VRINTZD
REG_SEQUENCE
BUNDLE
t2LDC2_PRE
t2STC2_PRE
t2LDRB_PRE
t2STRB_PRE
t2LDRSB_PRE
t2LDC_PRE
t2STC_PRE
t2LDRD_PRE
t2STRD_PRE
t2LDRH_PRE
t2STRH_PRE
t2LDRSH_PRE
t2LDC2L_PRE
t2STC2L_PRE
t2LDCL_PRE
t2STCL_PRE
t2LDR_PRE
t2STR_PRE
AESE
DBG_VALUE
IMPLICIT_DEF
t2DBG
EXTRACT_SUBREG
INSERT_SUBREG
LDRB_PRE_REG
STRB_PRE_REG
LDR_PRE_REG
STR_PRE_REG
SUBREG_TO_REG
LDRB_POST_REG
STRB_POST_REG
LDR_POST_REG
STR_POST_REG
LDRBT_POST_REG
STRBT_POST_REG
LDRT_POST_REG
STRT_POST_REG
SHA1H
t2CRC32H
SHA256H
t2LDAH
t2SXTAH
t2UXTAH
t2TBH
t2CRC32CH
VCVTBDH
VCVTTDH
t2STLH
PICLDRH
PICSTRH
VCVTBSH
PICLDRSH
tLDRSH
VCVTTSH
tPUSH
t2REVSH
tREVSH
t2SXTH
tSXTH
t2UXTH
tUXTH
t2LDAEXH
t2STLEXH
t2LDREXH
t2STREXH
t2BFI
t2BXJ
t2UMAAL
t2SMLAL
t2UMLAL
GC_LABEL
PROLOG_LABEL
EH_LABEL
t2SEL
BMOVPCB_CALL
tBX_CALL
BMOVPCRX_CALL
KILL
t2SMULL
t2UMULL
t2STL
t2MUL
t2SMMUL
tMUL
SHA1M
LDRB_PRE_IMM
STRB_PRE_IMM
LDR_PRE_IMM
STR_PRE_IMM
LDRB_POST_IMM
STRB_POST_IMM
LDR_POST_IMM
STR_POST_IMM
LDRBT_POST_IMM
STRBT_POST_IMM
LDRT_POST_IMM
STRT_POST_IMM
INLINEASM
t2MSR_M
t2MRS_M
t2LDC2_OPTION
t2STC2_OPTION
t2LDC_OPTION
t2STC_OPTION
t2LDC2L_OPTION
t2STC2L_OPTION
t2LDCL_OPTION
t2STCL_OPTION
tMVN
tADJCALLSTACKDOWN
SHA1P
STACKMAP
tTRAP
t2CDP
VNOP
tPOP
tADDrSP
tADJCALLSTACKUP
VLD1d32Q
VST1d32Q
VLD1d64Q
VST1d64Q
VLD1d16Q
VST1d16Q
VLD1d8Q
VST1d8Q
VRINTANQ
VMINNMNQ
VMAXNMNQ
VRINTMNQ
VRINTNNQ
VRINTPNQ
VRINTXNQ
VRINTZNQ
VCVTANSQ
VCVTMNSQ
VCVTNNSQ
VCVTPNSQ
VCVTANUQ
VCVTMNUQ
VCVTNNUQ
VCVTPNUQ
t2SMMLAR
t2MSR_AR
t2MRS_AR
t2MRSsys_AR
t2MCR
t2ADR
tADR
PICLDR
LDRD_PAIR
STRD_PAIR
MOVPCLR
t2SMMULR
t2SUBS_PC_LR
tEOR
tROR
t2MCRR
VMOVDRR
tORR
VMOVSRR
t2SMMLSR
VMSR
VMOVSR
PICSTR
VNMLAS
VMLAS
VFMAS
VFNMAS
VRINTAS
t2ABS
VSUBS
VADDS
VCVTDS
VSELGES
VCMPES
VNEGS
VCVTBHS
VTOSHS
VCVTTHS
VTOUHS
t2MLS
t2SMMLS
VTOSLS
VNMULS
VMULS
VTOULS
VMINNMS
VMAXNMS
VRINTMS
VRINTNS
VSHTOS
VUHTOS
VSITOS
VUITOS
VSLTOS
VULTOS
tCPS
VCMPS
VRINTPS
VSELEQS
VLDRS
VTOSIRS
VTOUIRS
VMRS
VMOVRRS
VRINTRS
VSTRS
VMOVRS
COPY_TO_REGCLASS
VCVTASS
VABSS
VNMLSS
VMLSS
VFMSS
VFNMSS
VCVTMSS
VCVTNSS
VCVTPSS
VSELVSS
VSELGTS
VSQRTS
FCONSTS
VCVTAUS
VCVTMUS
VCVTNUS
VCVTPUS
VDIVS
VMOVS
VRINTXS
VCMPEZS
VTOSIZS
VTOUIZS
VCMPZS
VRINTZS
VLD1d32T
VST1d32T
VLD1d64T
VST1d64T
VLD1d16T
VST1d16T
VLD1d8T
VST1d8T
t2SSAT
t2USAT
FMSTAT
t2SMLABT
t2PKHBT
t2SMLALBT
t2SMULBT
t2LDRBT
t2STRBT
t2LDRSBT
t2LDMIA_RET
tPOP_RET
tBX_RET
t2LDC2_OFFSET
t2STC2_OFFSET
t2LDC_OFFSET
t2STC_OFFSET
t2LDC2L_OFFSET
t2STC2L_OFFSET
t2LDCL_OFFSET
t2STCL_OFFSET
t2LDRHT
t2STRHT
t2LDRSHT
t2IT
t2RBIT
t2TBB_JT
t2TBH_JT
t2BR_JT
t2LEApcrelJT
tLEApcrelJT
tHLT
t2HINT
tHINT
PATCHPOINT
tBKPT
LIFETIME_START
t2LDRT
t2STRT
VMSR_FPINST
VMRS_FPINST
t2LDC2_POST
t2STC2_POST
t2LDRB_POST
t2STRB_POST
t2LDRSB_POST
t2LDC_POST
t2STC_POST
t2LDRD_POST
t2STRD_POST
t2LDRH_POST
t2STRH_POST
t2LDRSH_POST
t2LDC2L_POST
t2STC2L_POST
t2LDCL_POST
t2STCL_POST
t2LDR_POST
t2STR_POST
LDRBT_POST
STRBT_POST
LDRT_POST
STRT_POST
tTST
t2SMLATT
t2SMLALTT
t2SMULTT
t2SMLAWT
t2SMULWT
t2REV
tREV
t2SDIV
t2UDIV
t2CRC32W
t2RFEIAW
t2RFEDBW
t2CRC32CW
t2SHSAX
t2UHSAX
t2QSAX
t2UQSAX
t2SSAX
t2USAX
t2SMLADX
t2SMUADX
t2SMLALDX
t2SMLSLDX
t2SMLSDX
t2SMUSDX
t2LDAEX
t2STLEX
t2LDREX
t2CLREX
t2STREX
t2SBFX
t2UBFX
MOVPCRX
t2RRX
t2SHASX
t2UHASX
t2QASX
t2UQASX
t2SASX
t2UASX
COPY
CONSTPOOL_ENTRY
tCBZ
t2CLZ
tCBNZ
t2Bcc
tBcc
VMOVDcc
VMOVScc
t2LDRpci_pic
tLDRpci_pic
VDUPLN32d
VDUP32d
VNEGs32d
VDUPLN16d
VDUP16d
VNEGs16d
VDUPLN8d
VDUP8d
VNEGs8d
VBICd
VANDd
VACGEd
VRECPEd
VRSQRTEd
VBIFd
VBSLd
VORNd
VMVNd
tTAILJMPd
VSWPd
VEORd
VORRd
VACGTd
VBITd
VCNTd
BR_JTadd
BL_pred
BX_pred
BLX_pred
VLD2q32PseudoWB_fixed
VST2q32PseudoWB_fixed
VLD2q16PseudoWB_fixed
VST2q16PseudoWB_fixed
VLD2q8PseudoWB_fixed
VST2q8PseudoWB_fixed
VLD1d64QPseudoWB_fixed
VST1d64QPseudoWB_fixed
VLD1d64TPseudoWB_fixed
VST1d64TPseudoWB_fixed
VLD2b32wb_fixed
VST2b32wb_fixed
VLD1d32wb_fixed
VST1d32wb_fixed
VLD2d32wb_fixed
VST2d32wb_fixed
VLD1DUPd32wb_fixed
VLD2DUPd32wb_fixed
VLD1q32wb_fixed
VST1q32wb_fixed
VLD2q32wb_fixed
VST2q32wb_fixed
VLD1DUPq32wb_fixed
VLD2DUPd32x2wb_fixed
VLD2DUPd16x2wb_fixed
VLD2DUPd8x2wb_fixed
VLD1d64wb_fixed
VST1d64wb_fixed
VLD1q64wb_fixed
VST1q64wb_fixed
VLD2b16wb_fixed
VST2b16wb_fixed
VLD1d16wb_fixed
VST1d16wb_fixed
VLD2d16wb_fixed
VST2d16wb_fixed
VLD1DUPd16wb_fixed
VLD2DUPd16wb_fixed
VLD1q16wb_fixed
VST1q16wb_fixed
VLD2q16wb_fixed
VST2q16wb_fixed
VLD1DUPq16wb_fixed
VLD2b8wb_fixed
VST2b8wb_fixed
VLD1d8wb_fixed
VST1d8wb_fixed
VLD2d8wb_fixed
VST2d8wb_fixed
VLD1DUPd8wb_fixed
VLD2DUPd8wb_fixed
VLD1q8wb_fixed
VST1q8wb_fixed
VLD2q8wb_fixed
VST2q8wb_fixed
VLD1DUPq8wb_fixed
VLD1d32Qwb_fixed
VST1d32Qwb_fixed
VLD1d64Qwb_fixed
VST1d64Qwb_fixed
VLD1d16Qwb_fixed
VST1d16Qwb_fixed
VLD1d8Qwb_fixed
VST1d8Qwb_fixed
VLD1d32Twb_fixed
VST1d32Twb_fixed
VLD1d64Twb_fixed
VST1d64Twb_fixed
VLD1d16Twb_fixed
VST1d16Twb_fixed
VLD1d8Twb_fixed
VST1d8Twb_fixed
VCVTs2fd
VCVTxs2fd
VCVTu2fd
VCVTxu2fd
VMLAfd
VFMAfd
VSUBfd
VABDfd
VADDfd
VCGEfd
VRECPEfd
VRSQRTEfd
VNEGfd
VMULfd
VMINfd
VCEQfd
VABSfd
VMLSfd
VFMSfd
VRECPSfd
VRSQRTSfd
VCGTfd
VMAXfd
VMLAslfd
VMULslfd
VMLSslfd
VMULpd
VCVTf2sd
VCVTf2xsd
VCVTf2ud
VCVTf2xud
VCVTh2f
VPADDf
VPMINf
VPMAXf
t2MOVsra_flag
t2MOVsrl_flag
tBX_RET_vararg
VCVTf2h
tLDRBi
tSTRBi
t2MVNCCi
t2MOVCCi
tLDRHi
tSTRHi
LSLi
t2MVNi
tADDrSPi
tLDRi
RORi
ASRi
LSRi
MSRi
tSTRi
LDRSBTi
LDRHTi
STRHTi
LDRSHTi
t2MOVi
tBLXi
RRXi
t2LDRBpci
t2LDRSBpci
t2PLDpci
t2LDRHpci
t2LDRSHpci
t2PLIpci
t2LDRpci
tLDRpci
TCRETURNdi
tSUBspi
tADDspi
tLDRspi
tSTRspi
t2RSBri
t2SUBri
t2SBCri
t2ADCri
t2BICri
RSCri
t2ADDri
t2ANDri
t2LSLri
tLSLri
t2CMNri
t2ORNri
TCRETURNri
t2CMPri
t2TEQri
t2EORri
t2RORri
t2ORRri
t2ASRri
tASRri
t2LSRri
tLSRri
t2RSBSri
t2SUBSri
t2ADDSri
t2TSTri
MOVCCsi
MVNsi
t2MOVSsi
t2MOVsi
RSBrsi
SUBrsi
SBCrsi
ADCrsi
BICrsi
RSCrsi
ADDrsi
ANDrsi
CMPrsi
TEQrsi
EORrsi
ORRrsi
RSBSrsi
SUBSrsi
ADDSrsi
TSTrsi
CMNzrsi
TRAPNaCl
t2LEApcrel
tLEApcrel
t2LDRBpcrel
t2LDRSBpcrel
t2LDRHpcrel
t2LDRSHpcrel
t2LDRpcrel
t2MOVTi16_ga_pcrel
t2MOVi16_ga_pcrel
tLDRLIT_ga_pcrel
t2MOV_ga_pcrel
t2MOVCClsl
BR_JTm
t2MOVCCi32imm
t2MOVi32imm
ITasm
VLD3d32Pseudo
VST3d32Pseudo
VLD4d32Pseudo
VST4d32Pseudo
VLD2LNd32Pseudo
VST2LNd32Pseudo
VLD3LNd32Pseudo
VST3LNd32Pseudo
VLD4LNd32Pseudo
VST4LNd32Pseudo
VLD3DUPd32Pseudo
VLD4DUPd32Pseudo
VLD2q32Pseudo
VST2q32Pseudo
VLD1LNq32Pseudo
VST1LNq32Pseudo
VLD2LNq32Pseudo
VST2LNq32Pseudo
VLD3LNq32Pseudo
VST3LNq32Pseudo
VLD4LNq32Pseudo
VST4LNq32Pseudo
VTBL3Pseudo
VTBX3Pseudo
VTBL4Pseudo
VTBX4Pseudo
VLD3d16Pseudo
VST3d16Pseudo
VLD4d16Pseudo
VST4d16Pseudo
VLD2LNd16Pseudo
VST2LNd16Pseudo
VLD3LNd16Pseudo
VST3LNd16Pseudo
VLD4LNd16Pseudo
VST4LNd16Pseudo
VLD3DUPd16Pseudo
VLD4DUPd16Pseudo
VLD2q16Pseudo
VST2q16Pseudo
VLD1LNq16Pseudo
VST1LNq16Pseudo
VLD2LNq16Pseudo
VST2LNq16Pseudo
VLD3LNq16Pseudo
VST3LNq16Pseudo
VLD4LNq16Pseudo
VST4LNq16Pseudo
VLD3d8Pseudo
VST3d8Pseudo
VLD4d8Pseudo
VST4d8Pseudo
VLD2LNd8Pseudo
VST2LNd8Pseudo
VLD3LNd8Pseudo
VST3LNd8Pseudo
VLD4LNd8Pseudo
VST4LNd8Pseudo
VLD3DUPd8Pseudo
VLD4DUPd8Pseudo
VLD2q8Pseudo
VST2q8Pseudo
VLD1LNq8Pseudo
VST1LNq8Pseudo
VLD1d64QPseudo
VST1d64QPseudo
VLD1d64TPseudo
VST1d64TPseudo
VLD3q32oddPseudo
VST3q32oddPseudo
VLD4q32oddPseudo
VST4q32oddPseudo
VLD3q16oddPseudo
VST3q16oddPseudo
VLD4q16oddPseudo
VST4q16oddPseudo
VLD3q8oddPseudo
VST3q8oddPseudo
VLD4q8oddPseudo
VST4q8oddPseudo
tMOVCCr_pseudo
t2CPS1p
t2CPS2p
t2CPS3p
LDRcp
t2Int_eh_sjlj_setjmp_nofp
tInt_eh_sjlj_longjmp
t2Int_eh_sjlj_setjmp
tInt_eh_sjlj_setjmp
Int_eh_sjlj_dispatchsetup
VDUPLN32q
VDUP32q
VNEGf32q
VNEGs32q
VDUPLN16q
VDUP16q
VNEGs16q
VDUPLN8q
VDUP8q
VNEGs8q
VBICq
VANDq
VACGEq
VRECPEq
VRSQRTEq
VBIFq
VBSLq
VORNq
VMVNq
VSWPq
VEORq
VORRq
VACGTq
VBITq
VCNTq
VCVTs2fq
VCVTxs2fq
VCVTu2fq
VCVTxu2fq
VMLAfq
VFMAfq
VSUBfq
VABDfq
VADDfq
VCGEfq
VRECPEfq
VRSQRTEfq
VMULfq
VMINfq
VCEQfq
VABSfq
VMLSfq
VFMSfq
VRECPSfq
VRSQRTSfq
VCGTfq
VMAXfq
VMLAslfq
VMULslfq
VMLSslfq
VMULpq
VCVTf2sq
VCVTf2xsq
VCVTf2uq
VCVTf2xuq
tLDRBr
tSTRBr
t2MOVCCr
tLDRHr
tSTRHr
LSLr
t2MVNr
tCMPr
tTAILJMPr
tLDRr
RORr
ASRr
LSRr
tSTRr
tMOVSr
LDRSBTr
LDRHTr
STRHTr
LDRSHTr
tBR_JTr
t2MOVr
tMOVr
tBLXr
tBfar
LDRLIT_ga_pcrel_ldr
MOV_ga_pcrel_ldr
VLD2q32PseudoWB_register
VST2q32PseudoWB_register
VLD2q16PseudoWB_register
VST2q16PseudoWB_register
VLD2q8PseudoWB_register
VST2q8PseudoWB_register
VLD1d64QPseudoWB_register
VST1d64QPseudoWB_register
VLD1d64TPseudoWB_register
VST1d64TPseudoWB_register
VLD2b32wb_register
VST2b32wb_register
VLD1d32wb_register
VST1d32wb_register
VLD2d32wb_register
VST2d32wb_register
VLD1DUPd32wb_register
VLD2DUPd32wb_register
VLD1q32wb_register
VST1q32wb_register
VLD2q32wb_register
VST2q32wb_register
VLD1DUPq32wb_register
VLD2DUPd32x2wb_register
VLD2DUPd16x2wb_register
VLD2DUPd8x2wb_register
VLD1d64wb_register
VST1d64wb_register
VLD1q64wb_register
VST1q64wb_register
VLD2b16wb_register
VST2b16wb_register
VLD1d16wb_register
VST1d16wb_register
VLD2d16wb_register
VST2d16wb_register
VLD1DUPd16wb_register
VLD2DUPd16wb_register
VLD1q16wb_register
VST1q16wb_register
VLD2q16wb_register
VST2q16wb_register
VLD1DUPq16wb_register
VLD2b8wb_register
VST2b8wb_register
VLD1d8wb_register
VST1d8wb_register
VLD2d8wb_register
VST2d8wb_register
VLD1DUPd8wb_register
VLD2DUPd8wb_register
VLD1q8wb_register
VST1q8wb_register
VLD2q8wb_register
VST2q8wb_register
VLD1DUPq8wb_register
VLD1d32Qwb_register
VST1d32Qwb_register
VLD1d64Qwb_register
VST1d64Qwb_register
VLD1d16Qwb_register
VST1d16Qwb_register
VLD1d8Qwb_register
VST1d8Qwb_register
VLD1d32Twb_register
VST1d32Twb_register
VLD1d64Twb_register
VST1d64Twb_register
VLD1d16Twb_register
VST1d16Twb_register
VLD1d8Twb_register
VST1d8Twb_register
tCMPhir
t2MOVCCror
tADDspr
t2RSBrr
t2SUBrr
tSUBrr
t2SBCrr
t2ADCrr
t2BICrr
RSCrr
t2ADDrr
tADDrr
t2ANDrr
t2LSLrr
tLSLrr
t2ORNrr
t2CMPrr
t2TEQrr
t2EORrr
t2RORrr
t2ORRrr
t2ASRrr
tASRrr
t2LSRrr
tLSRrr
t2SUBSrr
t2ADDSrr
t2TSTrr
tADDhirr
t2CMNzrr
MOVCCsr
MVNsr
t2MOVSsr
t2MOVsr
t2MOVCCasr
t2MOVCClsr
RSBrsr
SUBrsr
SBCrsr
ADCrsr
BICrsr
RSCrsr
ADDrsr
ANDrsr
CMPrsr
TEQrsr
EORrsr
ORRrsr
RSBSrsr
SUBSrsr
ADDSrsr
TSTrsr
CMNzrsr
t2LDRBs
t2STRBs
t2LDRSBs
t2PLDs
t2LDRHs
t2STRHs
t2LDRSHs
t2PLIs
t2MVNs
t2LDRs
t2STRs
t2PLDWs
tLDRLIT_ga_abs
LDRBrs
STRBrs
t2RSBrs
t2SUBrs
t2SBCrs
t2ADCrs
t2BICrs
t2ADDrs
PLDrs
t2ANDrs
PLIrs
t2ORNrs
t2CMPrs
t2TEQrs
LDRrs
t2EORrs
t2ORRrs
STRrs
t2RSBSrs
t2SUBSrs
t2ADDSrs
t2TSTrs
PLDWrs
t2CMNzrs
MRSsys
tTPsoft
t2STRB_preidx
t2STRH_preidx
t2STR_preidx
STRBi_preidx
STRi_preidx
STRBr_preidx
STRr_preidx
tCMNz
N12_GLOBAL__N_118ARMMCInstrAnalysisE
N12_GLOBAL__N_119ARMMachObjectWriterE
N12_GLOBAL__N_122ARMMachORelocationInfoE
N12_GLOBAL__N_121DarwinARM64AsmBackendE
N12_GLOBAL__N_115ARM64AsmBackendE
N12_GLOBAL__N_118ELFARM64AsmBackendE
N12_GLOBAL__N_120ARM64ELFObjectWriterE
N12_GLOBAL__N_116ARM64ELFStreamerE
N4llvm20ARM64MCAsmInfoDarwinE
N4llvm17ARM64MCAsmInfoELFE
N4llvm2cl3optI18AsmWriterVariantTyLb0ENS0_6parserIS2_EEEE
N4llvm2cl11opt_storageI18AsmWriterVariantTyLb0ELb0EEE
N4llvm2cl6parserI18AsmWriterVariantTyEE
N4llvm2cl11OptionValueI18AsmWriterVariantTyEE
N4llvm2cl15OptionValueBaseI18AsmWriterVariantTyLb0EEE
N4llvm2cl15OptionValueCopyI18AsmWriterVariantTyEE
N12_GLOBAL__N_118ARM64MCCodeEmitterE
DCPS1
FABD32
FACGE32
FCMGE32
ATOMIC_LOAD_SUB_I32
ATOMIC_LOAD_ADD_I32
ATOMIC_LOAD_NAND_I32
ATOMIC_LOAD_AND_I32
ATOMIC_LOAD_UMIN_I32
ATOMIC_LOAD_MIN_I32
ATOMIC_SWAP_I32
ATOMIC_CMP_SWAP_I32
ATOMIC_LOAD_XOR_I32
ATOMIC_LOAD_OR_I32
ATOMIC_LOAD_UMAX_I32
ATOMIC_LOAD_MAX_I32
FCMEQ32
FRECPS32
FRSQRTS32
FACGT32
FCMGT32
FMULX32
FMLAv2f32
FRINTAv2f32
FSUBv2f32
FABDv2f32
FADDv2f32
FACGEv2f32
FCMGEv2f32
FRECPEv2f32
FRSQRTEv2f32
SCVTFv2f32
UCVTFv2f32
FNEGv2f32
FRINTIv2f32
FMULv2f32
FMINNMv2f32
FMAXNMv2f32
FRINTMv2f32
FMINv2f32
FRINTNv2f32
FCVTXNv2f32
FADDPv2f32
FMINNMPv2f32
FMAXNMPv2f32
FMINPv2f32
FRINTPv2f32
FMAXPv2f32
FCMEQv2f32
FCVTASv2f32
FABSv2f32
FMLSv2f32
FCVTMSv2f32
FCVTNSv2f32
FRECPSv2f32
FCVTPSv2f32
FRSQRTSv2f32
FCVTZSv2f32
FACGTv2f32
FCMGTv2f32
FSQRTv2f32
FCVTAUv2f32
FCVTMUv2f32
FCVTNUv2f32
FCVTPUv2f32
FCVTZUv2f32
FDIVv2f32
FMAXv2f32
FMULXv2f32
FRINTXv2f32
FRINTZv2f32
FCVTZS_Intv2f32
FCVTZU_Intv2f32
FMLAv4f32
FRINTAv4f32
FSUBv4f32
FABDv4f32
FADDv4f32
FACGEv4f32
FCMGEv4f32
FRECPEv4f32
FRSQRTEv4f32
SCVTFv4f32
UCVTFv4f32
FNEGv4f32
FRINTIv4f32
FMULv4f32
FMINNMv4f32
FMAXNMv4f32
FRINTMv4f32
FMINv4f32
FRINTNv4f32
FCVTXNv4f32
FADDPv4f32
FMINNMPv4f32
FMAXNMPv4f32
FMINPv4f32
FRINTPv4f32
FMAXPv4f32
FCMEQv4f32
FCVTASv4f32
FABSv4f32
FMLSv4f32
FCVTMSv4f32
FCVTNSv4f32
FRECPSv4f32
FCVTPSv4f32
FRSQRTSv4f32
FCVTZSv4f32
FACGTv4f32
FCMGTv4f32
FSQRTv4f32
FCVTAUv4f32
FCVTMUv4f32
FCVTNUv4f32
FCVTPUv4f32
FCVTZUv4f32
FDIVv4f32
FMAXv4f32
FMULXv4f32
FRINTXv4f32
FRINTZv4f32
FCVTZS_Intv4f32
FCVTZU_Intv4f32
LD1i32
ST1i32
SQSUBv1i32
UQSUBv1i32
USQADDv1i32
SUQADDv1i32
FRECPEv1i32
FRSQRTEv1i32
SCVTFv1i32
UCVTFv1i32
SQNEGv1i32
SQDMULHv1i32
SQRDMULHv1i32
SQSHLv1i32
UQSHLv1i32
SQRSHLv1i32
UQRSHLv1i32
SQXTNv1i32
UQXTNv1i32
SQXTUNv1i32
FCVTASv1i32
SQABSv1i32
FCVTMSv1i32
FCVTNSv1i32
FCVTPSv1i32
FCVTZSv1i32
FCVTAUv1i32
FCVTMUv1i32
FCVTNUv1i32
FCVTPUv1i32
FCVTZUv1i32
FRECPXv1i32
LD2i32
ST2i32
TRN1v2i32
ZIP1v2i32
UZP1v2i32
TRN2v2i32
ZIP2v2i32
UZP2v2i32
REV64v2i32
SABAv2i32
UABAv2i32
MLAv2i32
SHSUBv2i32
UHSUBv2i32
SQSUBv2i32
UQSUBv2i32
BICv2i32
SABDv2i32
UABDv2i32
SRHADDv2i32
URHADDv2i32
SHADDv2i32
UHADDv2i32
USQADDv2i32
SUQADDv2i32
CMGEv2i32
URECPEv2i32
URSQRTEv2i32
SQNEGv2i32
SQDMULHv2i32
SQRDMULHv2i32
CMHIv2i32
MVNIv2i32
MOVIv2i32
SQSHLv2i32
UQSHLv2i32
SQRSHLv2i32
UQRSHLv2i32
SRSHLv2i32
URSHLv2i32
SSHLv2i32
USHLv2i32
SHLLv2i32
FCVTLv2i32
MULv2i32
SMINv2i32
UMINv2i32
FCVTNv2i32
SQXTNv2i32
UQXTNv2i32
SQXTUNv2i32
ADDPv2i32
SMINPv2i32
UMINPv2i32
SMAXPv2i32
UMAXPv2i32
CMEQv2i32
ORRv2i32
SQABSv2i32
CMHSv2i32
CLSv2i32
MLSv2i32
CMGTv2i32
CMTSTv2i32
SMAXv2i32
UMAXv2i32
CLZv2i32
RSUBHNv2i64_v2i32
RADDHNv2i64_v2i32
SADALPv4i16_v2i32
UADALPv4i16_v2i32
SADDLPv4i16_v2i32
UADDLPv4i16_v2i32
LD3i32
ST3i32
LD4i32
ST4i32
TRN1v4i32
ZIP1v4i32
UZP1v4i32
TRN2v4i32
ZIP2v4i32
UZP2v4i32
REV64v4i32
SABAv4i32
UABAv4i32
MLAv4i32
SHSUBv4i32
UHSUBv4i32
SQSUBv4i32
UQSUBv4i32
BICv4i32
SABDv4i32
UABDv4i32
SRHADDv4i32
URHADDv4i32
SHADDv4i32
UHADDv4i32
USQADDv4i32
SUQADDv4i32
CMGEv4i32
URECPEv4i32
URSQRTEv4i32
SQNEGv4i32
SQDMULHv4i32
SQRDMULHv4i32
CMHIv4i32
MVNIv4i32
MOVIv4i32
SQSHLv4i32
UQSHLv4i32
SQRSHLv4i32
UQRSHLv4i32
SRSHLv4i32
URSHLv4i32
SSHLv4i32
USHLv4i32
SHLLv4i32
FCVTLv4i32
MULv4i32
SMINv4i32
UMINv4i32
FCVTNv4i32
SQXTNv4i32
UQXTNv4i32
SQXTUNv4i32
ADDPv4i32
SMINPv4i32
UMINPv4i32
SMAXPv4i32
UMAXPv4i32
CMEQv4i32
ORRv4i32
SQABSv4i32
CMHSv4i32
CLSv4i32
MLSv4i32
CMGTv4i32
CMTSTv4i32
SMAXv4i32
UMAXv4i32
CLZv4i32
RSUBHNv2i64_v4i32
RADDHNv2i64_v4i32
SABALv4i16_v4i32
UABALv4i16_v4i32
SQDMLALv4i16_v4i32
SMLALv4i16_v4i32
UMLALv4i16_v4i32
SSUBLv4i16_v4i32
USUBLv4i16_v4i32
SABDLv4i16_v4i32
UABDLv4i16_v4i32
SADDLv4i16_v4i32
UADDLv4i16_v4i32
SQDMULLv4i16_v4i32
SMULLv4i16_v4i32
UMULLv4i16_v4i32
SQDMLSLv4i16_v4i32
SMLSLv4i16_v4i32
UMLSLv4i16_v4i32
SSUBWv4i16_v4i32
USUBWv4i16_v4i32
SADDWv4i16_v4i32
UADDWv4i16_v4i32
SABALv8i16_v4i32
UABALv8i16_v4i32
SQDMLALv8i16_v4i32
SMLALv8i16_v4i32
UMLALv8i16_v4i32
SSUBLv8i16_v4i32
USUBLv8i16_v4i32
SABDLv8i16_v4i32
UABDLv8i16_v4i32
SADDLv8i16_v4i32
UADDLv8i16_v4i32
SQDMULLv8i16_v4i32
SMULLv8i16_v4i32
UMULLv8i16_v4i32
SQDMLSLv8i16_v4i32
SMLSLv8i16_v4i32
UMLSLv8i16_v4i32
SADALPv8i16_v4i32
UADALPv8i16_v4i32
SADDLPv8i16_v4i32
UADDLPv8i16_v4i32
SSUBWv8i16_v4i32
USUBWv8i16_v4i32
SADDWv8i16_v4i32
UADDWv8i16_v4i32
SQDMLALi32
SQDMULLi32
SQDMLSLi32
CPYi32
UMOVvi32
SMOVvi16to32
SMOVvi8to32
DCPS2
DCPS3
FABD64
FACGE64
FCMGE64
ATOMIC_LOAD_SUB_I64
ATOMIC_LOAD_ADD_I64
ATOMIC_LOAD_NAND_I64
ATOMIC_LOAD_AND_I64
ATOMIC_LOAD_UMIN_I64
ATOMIC_LOAD_MIN_I64
ATOMIC_SWAP_I64
ATOMIC_CMP_SWAP_I64
ATOMIC_LOAD_XOR_I64
ATOMIC_LOAD_OR_I64
ATOMIC_LOAD_UMAX_I64
ATOMIC_LOAD_MAX_I64
FCMEQ64
FRECPS64
FRSQRTS64
FACGT64
FCMGT64
FMULX64
FMLAv2f64
FRINTAv2f64
FSUBv2f64
FABDv2f64
FADDv2f64
FACGEv2f64
FCMGEv2f64
FRECPEv2f64
FRSQRTEv2f64
SCVTFv2f64
UCVTFv2f64
FNEGv2f64
FRINTIv2f64
FMULv2f64
FMINNMv2f64
FMAXNMv2f64
FRINTMv2f64
FMINv2f64
FRINTNv2f64
FADDPv2f64
FMINNMPv2f64
FMAXNMPv2f64
FMINPv2f64
FRINTPv2f64
FMAXPv2f64
FCMEQv2f64
FCVTASv2f64
FABSv2f64
FMLSv2f64
FCVTMSv2f64
FCVTNSv2f64
FRECPSv2f64
FCVTPSv2f64
FRSQRTSv2f64
FCVTZSv2f64
FACGTv2f64
FCMGTv2f64
FSQRTv2f64
FCVTAUv2f64
FCVTMUv2f64
FCVTNUv2f64
FCVTPUv2f64
FCVTZUv2f64
FDIVv2f64
FMAXv2f64
FMULXv2f64
FRINTXv2f64
FRINTZv2f64
FCVTZS_Intv2f64
FCVTZU_Intv2f64
LD1i64
ST1i64
SQSUBv1i64
UQSUBv1i64
USQADDv1i64
SUQADDv1i64
CMGEv1i64
FRECPEv1i64
FRSQRTEv1i64
SCVTFv1i64
UCVTFv1i64
SQNEGv1i64
CMHIv1i64
SQSHLv1i64
UQSHLv1i64
SQRSHLv1i64
UQRSHLv1i64
SRSHLv1i64
URSHLv1i64
SSHLv1i64
USHLv1i64
PMULLv1i64
FCVTXNv1i64
CMEQv1i64
FCVTASv1i64
SQABSv1i64
CMHSv1i64
FCVTMSv1i64
FCVTNSv1i64
FCVTPSv1i64
FCVTZSv1i64
CMGTv1i64
CMTSTv1i64
FCVTAUv1i64
FCVTMUv1i64
FCVTNUv1i64
FCVTPUv1i64
FCVTZUv1i64
FRECPXv1i64
SADALPv2i32_v1i64
UADALPv2i32_v1i64
SADDLPv2i32_v1i64
UADDLPv2i32_v1i64
LD2i64
ST2i64
TRN1v2i64
ZIP1v2i64
UZP1v2i64
TRN2v2i64
ZIP2v2i64
UZP2v2i64
SQSUBv2i64
UQSUBv2i64
USQADDv2i64
SUQADDv2i64
CMGEv2i64
SQNEGv2i64
CMHIv2i64
SQSHLv2i64
UQSHLv2i64
SQRSHLv2i64
UQRSHLv2i64
SRSHLv2i64
URSHLv2i64
SSHLv2i64
USHLv2i64
PMULLv2i64
ADDPv2i64
CMEQv2i64
SQABSv2i64
CMHSv2i64
CMGTv2i64
CMTSTv2i64
SABALv2i32_v2i64
UABALv2i32_v2i64
SQDMLALv2i32_v2i64
SMLALv2i32_v2i64
UMLALv2i32_v2i64
SSUBLv2i32_v2i64
USUBLv2i32_v2i64
SABDLv2i32_v2i64
UABDLv2i32_v2i64
SADDLv2i32_v2i64
UADDLv2i32_v2i64
SQDMULLv2i32_v2i64
SMULLv2i32_v2i64
UMULLv2i32_v2i64
SQDMLSLv2i32_v2i64
SMLSLv2i32_v2i64
UMLSLv2i32_v2i64
SSUBWv2i32_v2i64
USUBWv2i32_v2i64
SADDWv2i32_v2i64
UADDWv2i32_v2i64
SABALv4i32_v2i64
UABALv4i32_v2i64
SQDMLALv4i32_v2i64
SMLALv4i32_v2i64
UMLALv4i32_v2i64
SSUBLv4i32_v2i64
USUBLv4i32_v2i64
SABDLv4i32_v2i64
UABDLv4i32_v2i64
SADDLv4i32_v2i64
UADDLv4i32_v2i64
SQDMULLv4i32_v2i64
SMULLv4i32_v2i64
UMULLv4i32_v2i64
SQDMLSLv4i32_v2i64
SMLSLv4i32_v2i64
UMLSLv4i32_v2i64
SADALPv4i32_v2i64
UADALPv4i32_v2i64
SADDLPv4i32_v2i64
UADDLPv4i32_v2i64
SSUBWv4i32_v2i64
USUBWv4i32_v2i64
SADDWv4i32_v2i64
UADDWv4i32_v2i64
LD3i64
ST3i64
LD4i64
ST4i64
CPYi64
UMOVvi64
SMOVvi32to64
SMOVvi16to64
SMOVvi8to64
SUBXrx64
ADDXrx64
SUBSXrx64
ADDSXrx64
ATOMIC_LOAD_SUB_I16
ATOMIC_LOAD_ADD_I16
ATOMIC_LOAD_NAND_I16
ATOMIC_LOAD_AND_I16
ATOMIC_LOAD_UMIN_I16
ATOMIC_LOAD_MIN_I16
ATOMIC_SWAP_I16
ATOMIC_CMP_SWAP_I16
ATOMIC_LOAD_XOR_I16
ATOMIC_LOAD_OR_I16
ATOMIC_LOAD_UMAX_I16
ATOMIC_LOAD_MAX_I16
LD1i16
ST1i16
SQSUBv1i16
UQSUBv1i16
USQADDv1i16
SUQADDv1i16
SQNEGv1i16
SQDMULHv1i16
SQRDMULHv1i16
SQSHLv1i16
UQSHLv1i16
SQRSHLv1i16
UQRSHLv1i16
SQXTNv1i16
UQXTNv1i16
SQXTUNv1i16
SQABSv1i16
LD2i16
ST2i16
LD3i16
ST3i16
LD4i16
ST4i16
TRN1v4i16
ZIP1v4i16
UZP1v4i16
REV32v4i16
TRN2v4i16
ZIP2v4i16
UZP2v4i16
REV64v4i16
SABAv4i16
UABAv4i16
MLAv4i16
SHSUBv4i16
UHSUBv4i16
SQSUBv4i16
UQSUBv4i16
BICv4i16
SABDv4i16
UABDv4i16
SRHADDv4i16
URHADDv4i16
SHADDv4i16
UHADDv4i16
USQADDv4i16
SUQADDv4i16
CMGEv4i16
SQNEGv4i16
SQDMULHv4i16
SQRDMULHv4i16
CMHIv4i16
MVNIv4i16
MOVIv4i16
SQSHLv4i16
UQSHLv4i16
SQRSHLv4i16
UQRSHLv4i16
SRSHLv4i16
URSHLv4i16
SSHLv4i16
USHLv4i16
SHLLv4i16
FCVTLv4i16
MULv4i16
SMINv4i16
UMINv4i16
FCVTNv4i16
SQXTNv4i16
UQXTNv4i16
SQXTUNv4i16
ADDPv4i16
SMINPv4i16
UMINPv4i16
SMAXPv4i16
UMAXPv4i16
CMEQv4i16
ORRv4i16
SQABSv4i16
CMHSv4i16
CLSv4i16
MLSv4i16
CMGTv4i16
CMTSTv4i16
SMAXv4i16
UMAXv4i16
CLZv4i16
RSUBHNv4i32_v4i16
RADDHNv4i32_v4i16
SADALPv8i8_v4i16
UADALPv8i8_v4i16
SADDLPv8i8_v4i16
UADDLPv8i8_v4i16
TRN1v8i16
ZIP1v8i16
UZP1v8i16
REV32v8i16
TRN2v8i16
ZIP2v8i16
UZP2v8i16
REV64v8i16
SABAv8i16
UABAv8i16
MLAv8i16
SHSUBv8i16
UHSUBv8i16
SQSUBv8i16
UQSUBv8i16
BICv8i16
SABDv8i16
UABDv8i16
SRHADDv8i16
URHADDv8i16
SHADDv8i16
UHADDv8i16
USQADDv8i16
SUQADDv8i16
CMGEv8i16
SQNEGv8i16
SQDMULHv8i16
SQRDMULHv8i16
CMHIv8i16
MVNIv8i16
MOVIv8i16
SQSHLv8i16
UQSHLv8i16
SQRSHLv8i16
UQRSHLv8i16
SRSHLv8i16
URSHLv8i16
SSHLv8i16
USHLv8i16
SHLLv8i16
FCVTLv8i16
MULv8i16
SMINv8i16
UMINv8i16
FCVTNv8i16
SQXTNv8i16
UQXTNv8i16
SQXTUNv8i16
ADDPv8i16
SMINPv8i16
UMINPv8i16
SMAXPv8i16
UMAXPv8i16
CMEQv8i16
ORRv8i16
SQABSv8i16
CMHSv8i16
CLSv8i16
MLSv8i16
CMGTv8i16
CMTSTv8i16
SMAXv8i16
UMAXv8i16
CLZv8i16
RSUBHNv4i32_v8i16
RADDHNv4i32_v8i16
SABALv16i8_v8i16
UABALv16i8_v8i16
SMLALv16i8_v8i16
UMLALv16i8_v8i16
SSUBLv16i8_v8i16
USUBLv16i8_v8i16
SABDLv16i8_v8i16
UABDLv16i8_v8i16
SADDLv16i8_v8i16
UADDLv16i8_v8i16
SMULLv16i8_v8i16
UMULLv16i8_v8i16
SMLSLv16i8_v8i16
UMLSLv16i8_v8i16
SADALPv16i8_v8i16
UADALPv16i8_v8i16
SADDLPv16i8_v8i16
UADDLPv16i8_v8i16
SSUBWv16i8_v8i16
USUBWv16i8_v8i16
SADDWv16i8_v8i16
UADDWv16i8_v8i16
SABALv8i8_v8i16
UABALv8i8_v8i16
SMLALv8i8_v8i16
UMLALv8i8_v8i16
SSUBLv8i8_v8i16
USUBLv8i8_v8i16
SABDLv8i8_v8i16
UABDLv8i8_v8i16
SADDLv8i8_v8i16
UADDLv8i8_v8i16
SMULLv8i8_v8i16
UMULLv8i8_v8i16
SMLSLv8i8_v8i16
UMLSLv8i8_v8i16
SSUBWv8i8_v8i16
USUBWv8i8_v8i16
SADDWv8i8_v8i16
UADDWv8i8_v8i16
SQDMLALi16
SQDMULLi16
SQDMLSLi16
CPYi16
UMOVvi16
ATOMIC_LOAD_SUB_I128
ATOMIC_LOAD_ADD_I128
ATOMIC_LOAD_NAND_I128
ATOMIC_LOAD_AND_I128
ATOMIC_LOAD_UMIN_I128
ATOMIC_LOAD_MIN_I128
ATOMIC_SWAP_I128
ATOMIC_CMP_SWAP_I128
ATOMIC_LOAD_XOR_I128
ATOMIC_LOAD_OR_I128
ATOMIC_LOAD_UMAX_I128
ATOMIC_LOAD_MAX_I128
ATOMIC_LOAD_SUB_I8
ATOMIC_LOAD_ADD_I8
ATOMIC_LOAD_NAND_I8
ATOMIC_LOAD_AND_I8
ATOMIC_LOAD_UMIN_I8
ATOMIC_LOAD_MIN_I8
ATOMIC_SWAP_I8
ATOMIC_CMP_SWAP_I8
ATOMIC_LOAD_XOR_I8
ATOMIC_LOAD_OR_I8
ATOMIC_LOAD_UMAX_I8
ATOMIC_LOAD_MAX_I8
LD1i8
ST1i8
SQSUBv1i8
UQSUBv1i8
USQADDv1i8
SUQADDv1i8
SQNEGv1i8
SQSHLv1i8
UQSHLv1i8
SQRSHLv1i8
UQRSHLv1i8
SQXTNv1i8
UQXTNv1i8
SQXTUNv1i8
SQABSv1i8
LD2i8
ST2i8
LD3i8
ST3i8
LD4i8
ST4i8
TRN1v16i8
ZIP1v16i8
UZP1v16i8
REV32v16i8
TRN2v16i8
ZIP2v16i8
UZP2v16i8
REV64v16i8
REV16v16i8
SABAv16i8
UABAv16i8
MLAv16i8
SHSUBv16i8
UHSUBv16i8
SQSUBv16i8
UQSUBv16i8
BICv16i8
SABDv16i8
UABDv16i8
SRHADDv16i8
URHADDv16i8
SHADDv16i8
UHADDv16i8
USQADDv16i8
SUQADDv16i8
ANDv16i8
CMGEv16i8
BIFv16i8
SQNEGv16i8
CMHIv16i8
SQSHLv16i8
UQSHLv16i8
SQRSHLv16i8
UQRSHLv16i8
SRSHLv16i8
URSHLv16i8
SSHLv16i8
USHLv16i8
SHLLv16i8
PMULLv16i8
BSLv16i8
PMULv16i8
SMINv16i8
UMINv16i8
ORNv16i8
SQXTNv16i8
UQXTNv16i8
SQXTUNv16i8
ADDPv16i8
SMINPv16i8
UMINPv16i8
SMAXPv16i8
UMAXPv16i8
CMEQv16i8
EORv16i8
ORRv16i8
SQABSv16i8
CMHSv16i8
CLSv16i8
MLSv16i8
CMGTv16i8
RBITv16i8
CNTv16i8
NOTv16i8
CMTSTv16i8
EXTv16i8
SMAXv16i8
UMAXv16i8
CLZv16i8
RSUBHNv8i16_v16i8
RADDHNv8i16_v16i8
TRN1v8i8
ZIP1v8i8
UZP1v8i8
REV32v8i8
TRN2v8i8
ZIP2v8i8
UZP2v8i8
REV64v8i8
REV16v8i8
SABAv8i8
UABAv8i8
MLAv8i8
SHSUBv8i8
UHSUBv8i8
SQSUBv8i8
UQSUBv8i8
BICv8i8
SABDv8i8
UABDv8i8
SRHADDv8i8
URHADDv8i8
SHADDv8i8
UHADDv8i8
USQADDv8i8
SUQADDv8i8
ANDv8i8
CMGEv8i8
BIFv8i8
SQNEGv8i8
CMHIv8i8
SQSHLv8i8
UQSHLv8i8
SQRSHLv8i8
UQRSHLv8i8
SRSHLv8i8
URSHLv8i8
SSHLv8i8
USHLv8i8
SHLLv8i8
PMULLv8i8
BSLv8i8
PMULv8i8
SMINv8i8
UMINv8i8
ORNv8i8
SQXTNv8i8
UQXTNv8i8
SQXTUNv8i8
ADDPv8i8
SMINPv8i8
UMINPv8i8
SMAXPv8i8
UMAXPv8i8
CMEQv8i8
EORv8i8
ORRv8i8
SQABSv8i8
CMHSv8i8
CLSv8i8
MLSv8i8
CMGTv8i8
RBITv8i8
CNTv8i8
NOTv8i8
CMTSTv8i8
EXTv8i8
SMAXv8i8
UMAXv8i8
CLZv8i8
RSUBHNv8i16_v8i8
RADDHNv8i16_v8i8
CPYi8
UMOVvi8
MOVaddrBA
LDARB
STLRB
LDAXRB
LDXRB
STLXRB
STXRB
MOVID
LIFETIME_END
REG_SEQUENCE
BUNDLE
DBG_VALUE
IMPLICIT_DEF
EXTRACT_SUBREG
INSERT_SUBREG
SUBREG_TO_REG
LDARH
STLRH
LDAXRH
LDXRH
STLXRH
STXRH
GC_LABEL
PROLOG_LABEL
EH_LABEL
F128CSEL
TLSDESCCALL
KILL
INLINEASM
ADJCALLSTACKDOWN
STACKMAP
MOVaddrCP
ADRP
ADJCALLSTACKUP
TLSDESC_BLR
RET_ReallyLR
MOVaddrTLS
DRPS
COPY_TO_REGCLASS
ERET
MOVaddrJT
HINT
PATCHPOINT
LIFETIME_START
LD1i32_POST
ST1i32_POST
LD2i32_POST
ST2i32_POST
LD3i32_POST
ST3i32_POST
LD4i32_POST
ST4i32_POST
LD1i64_POST
ST1i64_POST
LD2i64_POST
ST2i64_POST
LD3i64_POST
ST3i64_POST
LD4i64_POST
ST4i64_POST
LD1i16_POST
ST1i16_POST
LD2i16_POST
ST2i16_POST
LD3i16_POST
ST3i16_POST
LD4i16_POST
ST4i16_POST
LD1i8_POST
ST1i8_POST
LD2i8_POST
ST2i8_POST
LD3i8_POST
ST3i8_POST
LD4i8_POST
ST4i8_POST
LD1Rv16b_POST
LD2Rv16b_POST
LD3Rv16b_POST
LD4Rv16b_POST
LD1Threev16b_POST
ST1Threev16b_POST
LD3Threev16b_POST
ST3Threev16b_POST
LD1Onev16b_POST
ST1Onev16b_POST
LD1Twov16b_POST
ST1Twov16b_POST
LD2Twov16b_POST
ST2Twov16b_POST
LD1Fourv16b_POST
ST1Fourv16b_POST
LD4Fourv16b_POST
ST4Fourv16b_POST
LD1Rv8b_POST
LD2Rv8b_POST
LD3Rv8b_POST
LD4Rv8b_POST
LD1Threev8b_POST
ST1Threev8b_POST
LD3Threev8b_POST
ST3Threev8b_POST
LD1Onev8b_POST
ST1Onev8b_POST
LD1Twov8b_POST
ST1Twov8b_POST
LD2Twov8b_POST
ST2Twov8b_POST
LD1Fourv8b_POST
ST1Fourv8b_POST
LD4Fourv8b_POST
ST4Fourv8b_POST
LD1Rv1d_POST
LD2Rv1d_POST
LD3Rv1d_POST
LD4Rv1d_POST
LD1Threev1d_POST
ST1Threev1d_POST
LD1Onev1d_POST
ST1Onev1d_POST
LD1Twov1d_POST
ST1Twov1d_POST
LD1Fourv1d_POST
ST1Fourv1d_POST
LD1Rv2d_POST
LD2Rv2d_POST
LD3Rv2d_POST
LD4Rv2d_POST
LD1Threev2d_POST
ST1Threev2d_POST
LD3Threev2d_POST
ST3Threev2d_POST
LD1Onev2d_POST
ST1Onev2d_POST
LD1Twov2d_POST
ST1Twov2d_POST
LD2Twov2d_POST
ST2Twov2d_POST
LD1Fourv2d_POST
ST1Fourv2d_POST
LD4Fourv2d_POST
ST4Fourv2d_POST
LD1Rv4h_POST
LD2Rv4h_POST
LD3Rv4h_POST
LD4Rv4h_POST
LD1Threev4h_POST
ST1Threev4h_POST
LD3Threev4h_POST
ST3Threev4h_POST
LD1Onev4h_POST
ST1Onev4h_POST
LD1Twov4h_POST
ST1Twov4h_POST
LD2Twov4h_POST
ST2Twov4h_POST
LD1Fourv4h_POST
ST1Fourv4h_POST
LD4Fourv4h_POST
ST4Fourv4h_POST
LD1Rv8h_POST
LD2Rv8h_POST
LD3Rv8h_POST
LD4Rv8h_POST
LD1Threev8h_POST
ST1Threev8h_POST
LD3Threev8h_POST
ST3Threev8h_POST
LD1Onev8h_POST
ST1Onev8h_POST
LD1Twov8h_POST
ST1Twov8h_POST
LD2Twov8h_POST
ST2Twov8h_POST
LD1Fourv8h_POST
ST1Fourv8h_POST
LD4Fourv8h_POST
ST4Fourv8h_POST
LD1Rv2s_POST
LD2Rv2s_POST
LD3Rv2s_POST
LD4Rv2s_POST
LD1Threev2s_POST
ST1Threev2s_POST
LD3Threev2s_POST
ST3Threev2s_POST
LD1Onev2s_POST
ST1Onev2s_POST
LD1Twov2s_POST
ST1Twov2s_POST
LD2Twov2s_POST
ST2Twov2s_POST
LD1Fourv2s_POST
ST1Fourv2s_POST
LD4Fourv2s_POST
ST4Fourv2s_POST
LD1Rv4s_POST
LD2Rv4s_POST
LD3Rv4s_POST
LD4Rv4s_POST
LD1Threev4s_POST
ST1Threev4s_POST
LD3Threev4s_POST
ST3Threev4s_POST
LD1Onev4s_POST
ST1Onev4s_POST
LD1Twov4s_POST
ST1Twov4s_POST
LD2Twov4s_POST
ST2Twov4s_POST
LD1Fourv4s_POST
ST1Fourv4s_POST
LD4Fourv4s_POST
ST4Fourv4s_POST
MOVaddrEXT
LDAXPW
LDXPW
STLXPW
STXPW
LDARW
STLRW
LDAXRW
LDXRW
STLXRW
STXRW
CBZW
CBNZW
CLREX
LDAXPX
LDXPX
STLXPX
STXPX
LDARX
STLRX
LDAXRX
LDXRX
STLXRX
STXRX
CBZX
CBNZX
COPY
TBNZ
LD1Rv16b
LD2Rv16b
LD3Rv16b
LD4Rv16b
LD1Threev16b
ST1Threev16b
LD3Threev16b
ST3Threev16b
LD1Onev16b
ST1Onev16b
LD1Twov16b
ST1Twov16b
LD2Twov16b
ST2Twov16b
LD1Fourv16b
ST1Fourv16b
LD4Fourv16b
ST4Fourv16b
LD1Rv8b
LD2Rv8b
LD3Rv8b
LD4Rv8b
LD1Threev8b
ST1Threev8b
LD3Threev8b
ST3Threev8b
LD1Onev8b
ST1Onev8b
LD1Twov8b
ST1Twov8b
LD2Twov8b
ST2Twov8b
LD1Fourv8b
ST1Fourv8b
LD4Fourv8b
ST4Fourv8b
SQSHLb
UQSHLb
SQSHRNb
UQSHRNb
SQRSHRNb
UQRSHRNb
SQSHRUNb
SQRSHRUNb
SQSHLUb
LD1Rv1d
LD2Rv1d
LD3Rv1d
LD4Rv1d
LD1Threev1d
ST1Threev1d
LD1Onev1d
ST1Onev1d
LD1Twov1d
ST1Twov1d
LD1Fourv1d
ST1Fourv1d
LD1Rv2d
LD2Rv2d
LD3Rv2d
LD4Rv2d
LD1Threev2d
ST1Threev2d
LD3Threev2d
ST3Threev2d
LD1Onev2d
ST1Onev2d
LD1Twov2d
ST1Twov2d
LD2Twov2d
ST2Twov2d
LD1Fourv2d
ST1Fourv2d
LD4Fourv2d
ST4Fourv2d
SRSRAd
URSRAd
SSRAd
USRAd
SCVTFd
UCVTFd
SLId
SRId
SQSHLd
UQSHLd
SRSHRd
URSHRd
SSHRd
USHRd
FCVTZSd
SQSHLUd
FCVTZUd
FMLAv1i32_indexed
SQDMULHv1i32_indexed
SQRDMULHv1i32_indexed
SQDMLALv1i32_indexed
SQDMULLv1i32_indexed
SQDMLSLv1i32_indexed
FMULv1i32_indexed
FMLSv1i32_indexed
FMULXv1i32_indexed
FMLAv2i32_indexed
SQDMULHv2i32_indexed
SQRDMULHv2i32_indexed
SQDMLALv2i32_indexed
SMLALv2i32_indexed
UMLALv2i32_indexed
SQDMULLv2i32_indexed
SMULLv2i32_indexed
UMULLv2i32_indexed
SQDMLSLv2i32_indexed
SMLSLv2i32_indexed
UMLSLv2i32_indexed
FMULv2i32_indexed
FMLSv2i32_indexed
FMULXv2i32_indexed
FMLAv4i32_indexed
SQDMULHv4i32_indexed
SQRDMULHv4i32_indexed
SQDMLALv4i32_indexed
SMLALv4i32_indexed
UMLALv4i32_indexed
SQDMULLv4i32_indexed
SMULLv4i32_indexed
UMULLv4i32_indexed
SQDMLSLv4i32_indexed
SMLSLv4i32_indexed
UMLSLv4i32_indexed
FMULv4i32_indexed
FMLSv4i32_indexed
FMULXv4i32_indexed
FMLAv1i64_indexed
SQDMLALv1i64_indexed
SQDMULLv1i64_indexed
SQDMLSLv1i64_indexed
FMULv1i64_indexed
FMLSv1i64_indexed
FMULXv1i64_indexed
FMLAv2i64_indexed
FMULv2i64_indexed
FMLSv2i64_indexed
FMULXv2i64_indexed
SQDMULHv1i16_indexed
SQRDMULHv1i16_indexed
MLAv4i16_indexed
SQDMULHv4i16_indexed
SQRDMULHv4i16_indexed
SQDMLALv4i16_indexed
SMLALv4i16_indexed
UMLALv4i16_indexed
SQDMULLv4i16_indexed
SMULLv4i16_indexed
UMULLv4i16_indexed
SQDMLSLv4i16_indexed
SMLSLv4i16_indexed
UMLSLv4i16_indexed
MULv4i16_indexed
MLSv4i16_indexed
MLAv8i16_indexed
SQDMULHv8i16_indexed
SQRDMULHv8i16_indexed
SQDMLALv8i16_indexed
SMLALv8i16_indexed
UMLALv8i16_indexed
SQDMULLv8i16_indexed
SMULLv8i16_indexed
UMULLv8i16_indexed
SQDMLSLv8i16_indexed
SMLSLv8i16_indexed
UMLSLv8i16_indexed
MULv8i16_indexed
MLSv8i16_indexed
TBLv16i8Three
TBXv16i8Three
TBLv8i8Three
TBXv8i8Three
TBLv16i8One
TBXv16i8One
TBLv8i8One
TBXv8i8One
DUPv2i32lane
DUPv4i32lane
INSvi32lane
DUPv2i64lane
INSvi64lane
DUPv4i16lane
DUPv8i16lane
INSvi16lane
DUPv16i8lane
DUPv8i8lane
INSvi8lane
LDRBBpre
STRBBpre
LDRBpre
STRBpre
LDPDpre
STPDpre
LDRDpre
STRDpre
LDRHHpre
STRHHpre
LDRHpre
STRHpre
LDPQpre
STPQpre
LDRQpre
STRQpre
LDPSpre
STPSpre
LDRSpre
STRSpre
LDRSBWpre
LDRSHWpre
LDPWpre
STPWpre
LDRWpre
STRWpre
LDPSWpre
LDRSWpre
LDRSBXpre
LDRSHXpre
LDPXpre
STPXpre
LDRXpre
STRXpre
LD1Rv4h
LD2Rv4h
LD3Rv4h
LD4Rv4h
LD1Threev4h
ST1Threev4h
LD3Threev4h
ST3Threev4h
LD1Onev4h
ST1Onev4h
LD1Twov4h
ST1Twov4h
LD2Twov4h
ST2Twov4h
LD1Fourv4h
ST1Fourv4h
LD4Fourv4h
ST4Fourv4h
LD1Rv8h
LD2Rv8h
LD3Rv8h
LD4Rv8h
LD1Threev8h
ST1Threev8h
LD3Threev8h
ST3Threev8h
LD1Onev8h
ST1Onev8h
LD1Twov8h
ST1Twov8h
LD2Twov8h
ST2Twov8h
LD1Fourv8h
ST1Fourv8h
LD4Fourv8h
ST4Fourv8h
SQSHLh
UQSHLh
SQSHRNh
UQSHRNh
SQRSHRNh
UQRSHRNh
SQSHRUNh
SQRSHRUNh
SQSHLUh
LDURBBi
STURBBi
LDTRBi
STTRBi
LDURBi
STURBi
LDPDi
LDNPDi
STNPDi
STPDi
LDURDi
STURDi
FMOVDi
LDURHHi
STURHHi
LDTRHi
STTRHi
LDURHi
STURHi
PRFUMi
LDPQi
LDNPQi
STNPQi
STPQi
LDURQi
STURQi
LDPSi
LDNPSi
STNPSi
STPSi
LDURSi
STURSi
FMOVSi
LDTRSBWi
LDURSBWi
LDTRSHWi
LDURSHWi
MOVKWi
CCMNWi
MOVNWi
LDPWi
CCMPWi
LDNPWi
STNPWi
STPWi
LDTRWi
STTRWi
LDURWi
STURWi
LDPSWi
LDTRSWi
LDURSWi
MOVZWi
LDTRSBXi
LDURSBXi
LDTRSHXi
LDURSHXi
MOVKXi
CCMNXi
MOVNXi
LDPXi
CCMPXi
LDNPXi
STNPXi
STPXi
LDTRXi
STTRXi
LDURXi
STURXi
MOVZXi
TCRETURNdi
FCMPEDri
FCMPDri
SCVTFSWDri
UCVTFSWDri
FCVTASSWDri
FCVTMSSWDri
FCVTNSSWDri
FCVTPSSWDri
FCVTZSSWDri
FCVTAUSWDri
FCVTMUSWDri
FCVTNUSWDri
FCVTPUSWDri
FCVTZUSWDri
FCVTZS_IntSWDri
FCVTZU_IntSWDri
SCVTFUWDri
UCVTFUWDri
SCVTFSXDri
UCVTFSXDri
FCVTASSXDri
FCVTMSSXDri
FCVTNSSXDri
FCVTPSSXDri
FCVTZSSXDri
FCVTAUSXDri
FCVTMUSXDri
FCVTNUSXDri
FCVTPUSXDri
FCVTZUSXDri
FCVTZS_IntSXDri
FCVTZU_IntSXDri
SCVTFUXDri
UCVTFUXDri
TCRETURNri
FCMPESri
FCMPSri
SCVTFSWSri
UCVTFSWSri
FCVTASSWSri
FCVTMSSWSri
FCVTNSSWSri
FCVTPSSWSri
FCVTZSSWSri
FCVTAUSWSri
FCVTMUSWSri
FCVTNUSWSri
FCVTPUSWSri
FCVTZUSWSri
FCVTZS_IntSWSri
FCVTZU_IntSWSri
SCVTFUWSri
UCVTFUWSri
SCVTFSXSri
UCVTFSXSri
FCVTASSXSri
FCVTMSSXSri
FCVTNSSXSri
FCVTPSSXSri
FCVTZSSXSri
FCVTAUSXSri
FCVTMUSXSri
FCVTNUSXSri
FCVTPUSXSri
FCVTZUSXSri
FCVTZS_IntSXSri
FCVTZU_IntSXSri
SCVTFUXSri
UCVTFUXSri
SUBWri
ADDWri
ANDWri
SBFMWri
UBFMWri
EORWri
ORRWri
SUBSWri
ADDSWri
ANDSWri
SUBXri
ADDXri
ANDXri
SBFMXri
UBFMXri
EORXri
ORRXri
SUBSXri
ADDSXri
ANDSXri
EXTRWrri
EXTRXrri
LDRBBui
STRBBui
LDRBui
STRBui
LDRDui
STRDui
LDRHHui
STRHHui
LDRHui
STRHui
PRFMui
LDRQui
STRQui
LDRSui
STRSui
LDRSBWui
LDRSHWui
LDRWui
STRWui
LDRSWui
LDRSBXui
LDRSHXui
LDRXui
STRXui
LDRDl
PRFMl
LDRQl
LDRSl
LDRWl
LDRSWl
LDRXl
LDRBBpre_isel
STRBBpre_isel
LDRDpre_isel
STRDpre_isel
LDRHHpre_isel
STRHHpre_isel
LDRSpre_isel
STRSpre_isel
LDRSBWpre_isel
LDRSHWpre_isel
LDRWpre_isel
STRWpre_isel
LDRSWpre_isel
LDRSBXpre_isel
LDRSHXpre_isel
LDRXpre_isel
STRXpre_isel
LDRBBpost_isel
STRBBpost_isel
LDRDpost_isel
STRDpost_isel
LDRHHpost_isel
STRHHpost_isel
LDRSpost_isel
STRSpost_isel
LDRSBWpost_isel
LDRSHWpost_isel
LDRWpost_isel
STRWpost_isel
LDRSWpost_isel
LDRSBXpost_isel
LDRSHXpost_isel
LDRXpost_isel
STRXpost_isel
MVNIv2s_msl
MOVIv2s_msl
MVNIv4s_msl
MOVIv4s_msl
MOVi32imm
MOVi64imm
FCVTSHpseudo
LDRBBro
STRBBro
LDRBro
STRBro
LDRDro
STRDro
LDRHHro
STRHHro
LDRHro
STRHro
PRFMro
LDRQro
STRQro
LDRSro
STRSro
LDRSBWro
LDRSHWro
LDRWro
STRWro
LDRSWro
LDRSBXro
LDRSHXro
LDRXro
STRXro
TBLv16i8Two
TBXv16i8Two
TBLv8i8Two
TBXv8i8Two
FADDPv2i32p
FMINNMPv2i32p
FMAXNMPv2i32p
FMINPv2i32p
FMAXPv2i32p
FADDPv2i64p
FMINNMPv2i64p
FMAXNMPv2i64p
FMINPv2i64p
FMAXPv2i64p
FRINTADr
FNEGDr
FCVTHDr
FRINTIDr
FRINTMDr
FRINTNDr
FRINTPDr
FABSDr
FCVTSDr
FSQRTDr
FMOVDr
FCVTASUWDr
FCVTMSUWDr
FCVTNSUWDr
FCVTPSUWDr
FCVTZSUWDr
FCVTAUUWDr
FCVTMUUWDr
FCVTNUUWDr
FCVTPUUWDr
FCVTZUUWDr
FCVTZS_IntUWDr
FCVTZU_IntUWDr
FRINTXDr
FCVTASUXDr
FCVTMSUXDr
FCVTNSUXDr
FCVTPSUXDr
FCVTZSUXDr
FCVTAUUXDr
FCVTMUUXDr
FCVTNUUXDr
FCVTPUUXDr
FCVTZUUXDr
FCVTZS_IntUXDr
FCVTZU_IntUXDr
FMOVXDr
FRINTZDr
FCVTDHr
FCVTSHr
FRINTASr
FCVTDSr
FNEGSr
FCVTHSr
FRINTISr
FRINTMSr
FRINTNSr
FRINTPSr
FABSSr
FSQRTSr
FMOVSr
FCVTASUWSr
FCVTMSUWSr
FCVTNSUWSr
FCVTPSUWSr
FCVTZSUWSr
FCVTAUUWSr
FCVTMUUWSr
FCVTNUUWSr
FCVTPUUWSr
FCVTZUUWSr
FCVTZS_IntUWSr
FCVTZU_IntUWSr
FMOVWSr
FRINTXSr
FCVTASUXSr
FCVTMSUXSr
FCVTNSUXSr
FCVTPSUXSr
FCVTZSUXSr
FCVTAUUXSr
FCVTMUUXSr
FCVTNUUXSr
FCVTPUUXSr
FCVTZUUXSr
FCVTZS_IntUXSr
FCVTZU_IntUXSr
FRINTZSr
REV16Wr
SBCWr
ADCWr
CSINCWr
CSNEGWr
CSELWr
CCMNWr
CCMPWr
SBCSWr
ADCSWr
CLSWr
FMOVSWr
RBITWr
REVWr
SDIVWr
UDIVWr
LSLVWr
CSINVWr
RORVWr
ASRVWr
LSRVWr
CLZWr
SDIV_IntWr
UDIV_IntWr
REV32Xr
REV16Xr
SBCXr
ADCXr
CSINCXr
FMOVDXr
CSNEGXr
CSELXr
CCMNXr
CCMPXr
SBCSXr
ADCSXr
CLSXr
RBITXr
REVXr
SDIVXr
UDIVXr
LSLVXr
CSINVXr
RORVXr
ASRVXr
LSRVXr
CLZXr
SDIV_IntXr
UDIV_IntXr
MOVaddr
FMOVXDHighr
FMOVDXHighr
DUPv2i32gpr
DUPv4i32gpr
INSvi32gpr
DUPv2i64gpr
INSvi64gpr
DUPv4i16gpr
DUPv8i16gpr
INSvi16gpr
DUPv16i8gpr
DUPv8i8gpr
INSvi8gpr
SHA256SU0rr
SHA1SU1rr
CRC32Brr
CRC32CBrr
AESIMCrr
AESMCrr
FSUBDrr
FADDDrr
FCCMPEDrr
FCMPEDrr
FMULDrr
FNMULDrr
FMINNMDrr
FMAXNMDrr
FMINDrr
FCCMPDrr
FCMPDrr
AESDrr
FDIVDrr
FMAXDrr
AESErr
SHA1Hrr
CRC32Hrr
CRC32CHrr
SMULHrr
UMULHrr
FSUBSrr
FADDSrr
FCCMPESrr
FCMPESrr
FMULSrr
FNMULSrr
FMINNMSrr
FMAXNMSrr
FMINSrr
FCCMPSrr
FCMPSrr
FDIVSrr
FMAXSrr
CRC32Wrr
SUBWrr
CRC32CWrr
BICWrr
ADDWrr
ANDWrr
EONWrr
ORNWrr
EORWrr
ORRWrr
SUBSWrr
ADDSWrr
CRC32Xrr
SUBXrr
CRC32CXrr
BICXrr
ADDXrr
ANDXrr
EONXrr
ORNXrr
EORXrr
ORRXrr
SUBSXrr
ADDSXrr
SHA1SU0rrr
SHA256SU1rrr
SHA256H2rrr
SHA1Crrr
FMSUBDrrr
FNMSUBDrrr
FMADDDrrr
FNMADDDrrr
FCSELDrrr
SHA256Hrrr
SMSUBLrrr
UMSUBLrrr
SMADDLrrr
UMADDLrrr
SHA1Mrrr
SHA1Prrr
FMSUBSrrr
FNMSUBSrrr
FMADDSrrr
FNMADDSrrr
FCSELSrrr
MSUBWrrr
MADDWrrr
MSUBXrrr
MADDXrrr
MSRcpsr
TBLv16i8Four
TBXv16i8Four
TBLv8i8Four
TBXv8i8Four
LD1Rv2s
LD2Rv2s
LD3Rv2s
LD4Rv2s
LD1Threev2s
ST1Threev2s
LD3Threev2s
ST3Threev2s
LD1Onev2s
ST1Onev2s
LD1Twov2s
ST1Twov2s
LD2Twov2s
ST2Twov2s
LD1Fourv2s
ST1Fourv2s
LD4Fourv2s
ST4Fourv2s
LD1Rv4s
LD2Rv4s
LD3Rv4s
LD4Rv4s
LD1Threev4s
ST1Threev4s
LD3Threev4s
ST3Threev4s
LD1Onev4s
ST1Onev4s
LD1Twov4s
ST1Twov4s
LD2Twov4s
ST2Twov4s
LD1Fourv4s
ST1Fourv4s
LD4Fourv4s
ST4Fourv4s
SCVTFs
UCVTFs
SQSHLs
UQSHLs
SQSHRNs
UQSHRNs
SQRSHRNs
UQRSHRNs
SQSHRUNs
SQRSHRUNs
FCVTZSs
SQSHLUs
FCVTZUs
FMOVv2f32_ns
FMOVv4f32_ns
FMOVv2f64_ns
MOVIv16b_ns
MOVIv8b_ns
MOVIv2d_ns
SUBWrs
BICWrs
ADDWrs
ANDWrs
EONWrs
ORNWrs
EORWrs
ORRWrs
SUBSWrs
BICSWrs
ADDSWrs
ANDSWrs
SUBXrs
BICXrs
ADDXrs
ANDXrs
EONXrs
ORNXrs
EORXrs
ORRXrs
SUBSXrs
BICSXrs
ADDSXrs
ANDSXrs
SRSRAv2i32_shift
URSRAv2i32_shift
SSRAv2i32_shift
USRAv2i32_shift
SCVTFv2i32_shift
UCVTFv2i32_shift
SLIv2i32_shift
SRIv2i32_shift
SQSHLv2i32_shift
UQSHLv2i32_shift
SSHLLv2i32_shift
USHLLv2i32_shift
SQSHRNv2i32_shift
UQSHRNv2i32_shift
SQRSHRNv2i32_shift
UQRSHRNv2i32_shift
SQSHRUNv2i32_shift
SQRSHRUNv2i32_shift
SRSHRv2i32_shift
URSHRv2i32_shift
SSHRv2i32_shift
USHRv2i32_shift
FCVTZSv2i32_shift
SQSHLUv2i32_shift
FCVTZUv2i32_shift
SRSRAv4i32_shift
URSRAv4i32_shift
SSRAv4i32_shift
USRAv4i32_shift
SCVTFv4i32_shift
UCVTFv4i32_shift
SLIv4i32_shift
SRIv4i32_shift
SQSHLv4i32_shift
UQSHLv4i32_shift
SSHLLv4i32_shift
USHLLv4i32_shift
SQSHRNv4i32_shift
UQSHRNv4i32_shift
SQRSHRNv4i32_shift
UQRSHRNv4i32_shift
SQSHRUNv4i32_shift
SQRSHRUNv4i32_shift
SRSHRv4i32_shift
URSHRv4i32_shift
SSHRv4i32_shift
USHRv4i32_shift
FCVTZSv4i32_shift
SQSHLUv4i32_shift
FCVTZUv4i32_shift
SRSRAv2i64_shift
URSRAv2i64_shift
SSRAv2i64_shift
USRAv2i64_shift
SCVTFv2i64_shift
UCVTFv2i64_shift
SLIv2i64_shift
SRIv2i64_shift
SQSHLv2i64_shift
UQSHLv2i64_shift
SRSHRv2i64_shift
URSHRv2i64_shift
SSHRv2i64_shift
USHRv2i64_shift
FCVTZSv2i64_shift
SQSHLUv2i64_shift
FCVTZUv2i64_shift
SRSRAv4i16_shift
URSRAv4i16_shift
SSRAv4i16_shift
USRAv4i16_shift
SLIv4i16_shift
SRIv4i16_shift
SQSHLv4i16_shift
UQSHLv4i16_shift
SSHLLv4i16_shift
USHLLv4i16_shift
SQSHRNv4i16_shift
UQSHRNv4i16_shift
SQRSHRNv4i16_shift
UQRSHRNv4i16_shift
SQSHRUNv4i16_shift
SQRSHRUNv4i16_shift
SRSHRv4i16_shift
URSHRv4i16_shift
SSHRv4i16_shift
USHRv4i16_shift
SQSHLUv4i16_shift
SRSRAv8i16_shift
URSRAv8i16_shift
SSRAv8i16_shift
USRAv8i16_shift
SLIv8i16_shift
SRIv8i16_shift
SQSHLv8i16_shift
UQSHLv8i16_shift
SSHLLv8i16_shift
USHLLv8i16_shift
SQSHRNv8i16_shift
UQSHRNv8i16_shift
SQRSHRNv8i16_shift
UQRSHRNv8i16_shift
SQSHRUNv8i16_shift
SQRSHRUNv8i16_shift
SRSHRv8i16_shift
URSHRv8i16_shift
SSHRv8i16_shift
USHRv8i16_shift
SQSHLUv8i16_shift
SRSRAv16i8_shift
URSRAv16i8_shift
SSRAv16i8_shift
USRAv16i8_shift
SLIv16i8_shift
SRIv16i8_shift
SQSHLv16i8_shift
UQSHLv16i8_shift
SSHLLv16i8_shift
USHLLv16i8_shift
SQSHRNv16i8_shift
UQSHRNv16i8_shift
SQRSHRNv16i8_shift
UQRSHRNv16i8_shift
SQSHRUNv16i8_shift
SQRSHRUNv16i8_shift
SRSHRv16i8_shift
URSHRv16i8_shift
SSHRv16i8_shift
USHRv16i8_shift
SQSHLUv16i8_shift
SRSRAv8i8_shift
URSRAv8i8_shift
SSRAv8i8_shift
USRAv8i8_shift
SLIv8i8_shift
SRIv8i8_shift
SQSHLv8i8_shift
UQSHLv8i8_shift
SSHLLv8i8_shift
USHLLv8i8_shift
SQSHRNv8i8_shift
UQSHRNv8i8_shift
SQRSHRNv8i8_shift
UQRSHRNv8i8_shift
SQSHRUNv8i8_shift
SQRSHRUNv8i8_shift
SRSHRv8i8_shift
URSHRv8i8_shift
SSHRv8i8_shift
USHRv8i8_shift
SQSHLUv8i8_shift
LOADgot
LDRBBpost
STRBBpost
LDRBpost
STRBpost
LDPDpost
STPDpost
LDRDpost
STRDpost
LDRHHpost
STRHHpost
LDRHpost
STRHpost
LDPQpost
STPQpost
LDRQpost
STRQpost
LDPSpost
STPSpost
LDRSpost
STRSpost
LDRSBWpost
LDRSHWpost
LDPWpost
STPWpost
LDRWpost
STRWpost
LDPSWpost
LDRSWpost
LDRSBXpost
LDRSHXpost
LDPXpost
STPXpost
LDRXpost
STRXpost
SYSLxt
SYSxt
ADDVv4i32v
SADDLVv4i32v
UADDLVv4i32v
FMINNMVv4i32v
FMAXNMVv4i32v
FMINVv4i32v
SMINVv4i32v
UMINVv4i32v
FMAXVv4i32v
SMAXVv4i32v
UMAXVv4i32v
ADDVv4i16v
SADDLVv4i16v
UADDLVv4i16v
SMINVv4i16v
UMINVv4i16v
SMAXVv4i16v
UMAXVv4i16v
ADDVv8i16v
SADDLVv8i16v
UADDLVv8i16v
SMINVv8i16v
UMINVv8i16v
SMAXVv8i16v
UMAXVv8i16v
ADDVv16i8v
SADDLVv16i8v
UADDLVv16i8v
SMINVv16i8v
UMINVv16i8v
SMAXVv16i8v
UMAXVv16i8v
ADDVv8i8v
SADDLVv8i8v
UADDLVv8i8v
SMINVv8i8v
UMINVv8i8v
SMAXVv8i8v
UMAXVv8i8v
SUBWrx
ADDWrx
SUBSWrx
ADDSWrx
SUBXrx
ADDXrx
SUBSXrx
ADDSXrx
FCMGEv1i32rz
FCMLEv1i32rz
FCMEQv1i32rz
FCMGTv1i32rz
FCMLTv1i32rz
FCMGEv2i32rz
FCMLEv2i32rz
FCMEQv2i32rz
FCMGTv2i32rz
FCMLTv2i32rz
FCMGEv4i32rz
FCMLEv4i32rz
FCMEQv4i32rz
FCMGTv4i32rz
FCMLTv4i32rz
FCMGEv1i64rz
FCMLEv1i64rz
FCMEQv1i64rz
FCMGTv1i64rz
FCMLTv1i64rz
FCMGEv2i64rz
FCMLEv2i64rz
FCMEQv2i64rz
FCMGTv2i64rz
FCMLTv2i64rz
CMGEv4i16rz
CMLEv4i16rz
CMEQv4i16rz
CMGTv4i16rz
CMLTv4i16rz
CMGEv8i16rz
CMLEv8i16rz
CMEQv8i16rz
CMGTv8i16rz
CMLTv8i16rz
CMGEv16i8rz
CMLEv16i8rz
CMEQv16i8rz
CMGTv16i8rz
CMLTv16i8rz
CMGEv8i8rz
CMLEv8i8rz
CMEQv8i8rz
CMGTv8i8rz
CMLTv8i8rz
D7_D8_D9_D10
Q7_Q8_Q9_Q10
D17_D18_D19_D20
Q17_Q18_Q19_Q20
D27_D28_D29_D30
Q27_Q28_Q29_Q30
D29_D30_D31_D0
Q29_Q30_Q31_Q0
D8_D9_D10_D11
Q8_Q9_Q10_Q11
D18_D19_D20_D21
Q18_Q19_Q20_Q21
D28_D29_D30_D31
Q28_Q29_Q30_Q31
D30_D31_D0_D1
Q30_Q31_Q0_Q1
D9_D10_D11_D12
Q9_Q10_Q11_Q12
D19_D20_D21_D22
Q19_Q20_Q21_Q22
D31_D0_D1_D2
Q31_Q0_Q1_Q2
D10_D11_D12_D13
Q10_Q11_Q12_Q13
D20_D21_D22_D23
Q20_Q21_Q22_Q23
D0_D1_D2_D3
Q0_Q1_Q2_Q3
D11_D12_D13_D14
Q11_Q12_Q13_Q14
D21_D22_D23_D24
Q21_Q22_Q23_Q24
D1_D2_D3_D4
Q1_Q2_Q3_Q4
D12_D13_D14_D15
Q12_Q13_Q14_Q15
D22_D23_D24_D25
Q22_Q23_Q24_Q25
D2_D3_D4_D5
Q2_Q3_Q4_Q5
D13_D14_D15_D16
Q13_Q14_Q15_Q16
D23_D24_D25_D26
Q23_Q24_Q25_Q26
D3_D4_D5_D6
Q3_Q4_Q5_Q6
D14_D15_D16_D17
Q14_Q15_Q16_Q17
D24_D25_D26_D27
Q24_Q25_Q26_Q27
D4_D5_D6_D7
Q4_Q5_Q6_Q7
D15_D16_D17_D18
Q15_Q16_Q17_Q18
D25_D26_D27_D28
Q25_Q26_Q27_Q28
D5_D6_D7_D8
Q5_Q6_Q7_Q8
D16_D17_D18_D19
Q16_Q17_Q18_Q19
D26_D27_D28_D29
Q26_Q27_Q28_Q29
D6_D7_D8_D9
Q6_Q7_Q8_Q9
CPSR
N12_GLOBAL__N_121ARM64MachObjectWriterE
N12_GLOBAL__N_115WorkListRemoverE
N4llvm8FastISelE
0CN12_GLOBAL__N_120SelectionDAGLegalizeE
N12_GLOBAL__N_118NodeUpdateListenerE
N4llvm21ResourcePriorityQueueE
N12_GLOBAL__N_117ScheduleDAGRRListE
N12_GLOBAL__N_125RegReductionPriorityQueueINS_13bu_ls_rr_sortEEE
N12_GLOBAL__N_118RegReductionPQBaseE
N12_GLOBAL__N_125RegReductionPriorityQueueINS_14src_ls_rr_sortEEE
N12_GLOBAL__N_125RegReductionPriorityQueueINS_17hybrid_ls_rr_sortEEE
N12_GLOBAL__N_125RegReductionPriorityQueueINS_14ilp_ls_rr_sortEEE
N4llvm18ScheduleDAGSDNodesE
N4llvm12SelectionDAG17DAGUpdateListenerE
N12_GLOBAL__N_118RAUWUpdateListenerE
N4llvm10FoldingSetINS_6SDNodeEEE
N4llvm10FoldingSetINS_12SDVTListNodeEEE
N4llvm2cl3optIjLb1ENS0_6parserIjEEEE
N4llvm2cl11opt_storageIjLb1ELb0EEE
N4llvm16SelectionDAGISelE
N4llvm2cl3optIPFPNS_18ScheduleDAGSDNodesEPNS_16SelectionDAGISelENS_10CodeGenOpt5LevelEELb0ENS_18RegisterPassParserINS_17RegisterSchedulerEEEEE
N4llvm2cl11opt_storageIPFPNS_18ScheduleDAGSDNodesEPNS_16SelectionDAGISelENS_10CodeGenOpt5LevelEELb0ELb0EEE
N4llvm18RegisterPassParserINS_17RegisterSchedulerEEE
N4llvm2cl6parserIPFPNS_18ScheduleDAGSDNodesEPNS_16SelectionDAGISelENS_10CodeGenOpt5LevelEEEE
N4llvm2cl11OptionValueIPFPNS_18ScheduleDAGSDNodesEPNS_16SelectionDAGISelENS_10CodeGenOpt5LevelEEEE
N4llvm2cl15OptionValueBaseIPFPNS_18ScheduleDAGSDNodesEPNS_16SelectionDAGISelENS_10CodeGenOpt5LevelEELb0EEE
N4llvm2cl15OptionValueCopyIPFPNS_18ScheduleDAGSDNodesEPNS_16SelectionDAGISelENS_10CodeGenOpt5LevelEEEE
N12_GLOBAL__N_111ISelUpdaterE
N12_GLOBAL__N_115ScheduleDAGVLIWE
N4llvm14TargetLoweringE
N4llvm22TargetSelectionDAGInfoE
N12_GLOBAL__N_122DarwinX86_32AsmBackendE
N12_GLOBAL__N_119DarwinX86AsmBackendE
N12_GLOBAL__N_113X86AsmBackendE
N12_GLOBAL__N_120WindowsX86AsmBackendE
N12_GLOBAL__N_119ELFX86_32AsmBackendE
N12_GLOBAL__N_116ELFX86AsmBackendE
N12_GLOBAL__N_122DarwinX86_64AsmBackendE
N12_GLOBAL__N_119ELFX86_64AsmBackendE
XMM10
YMM10
ZMM10
CR10
XMM20
YMM20
ZMM20
XMM30
YMM30
ZMM30
XMM0
YMM0
ZMM0
XMM11
YMM11
ZMM11
CR11
XMM21
YMM21
ZMM21
XMM31
YMM31
ZMM31
XMM1
YMM1
ZMM1
XMM12
YMM12
ZMM12
CR12
XMM22
YMM22
ZMM22
XMM2
YMM2
ZMM2
XMM13
YMM13
ZMM13
CR13
XMM23
YMM23
ZMM23
XMM3
YMM3
ZMM3
XMM14
YMM14
ZMM14
CR14
XMM24
YMM24
ZMM24
XMM4
YMM4
ZMM4
XMM15
YMM15
ZMM15
CR15
XMM25
YMM25
ZMM25
XMM5
YMM5
ZMM5
XMM16
YMM16
ZMM16
XMM26
YMM26
ZMM26
XMM6
YMM6
ZMM6
XMM17
YMM17
ZMM17
XMM27
YMM27
ZMM27
XMM7
YMM7
ZMM7
XMM18
YMM18
ZMM18
XMM28
YMM28
ZMM28
XMM8
YMM8
ZMM8
XMM19
YMM19
ZMM19
XMM29
YMM29
ZMM29
XMM9
YMM9
ZMM9
R10B
R11B
R12B
R13B
R14B
R15B
R10D
R11D
R12D
R13D
R14D
R15D
EFLAGS
R10W
R11W
R12W
R13W
R14W
R15W
FPSW
MORESTACK_RET_RESTORE_R10
LD_Fp080
LD_Fp180
CMOV_RFP80
SUB_FpI32m80
ADD_FpI32m80
MUL_FpI32m80
SUBR_FpI32m80
DIVR_FpI32m80
DIV_FpI32m80
ILD_Fp32m80
IST_Fp32m80
ISTT_Fp32m80
ILD_Fp64m80
IST_Fp64m80
ISTT_Fp64m80
SUB_FpI16m80
ADD_FpI16m80
MUL_FpI16m80
SUBR_FpI16m80
DIVR_FpI16m80
DIV_FpI16m80
ILD_Fp16m80
IST_Fp16m80
ISTT_Fp16m80
CMOVNB_Fp80
SUB_Fp80
CMOVB_Fp80
ADD_Fp80
CMOVNBE_Fp80
CMOVBE_Fp80
CMOVNE_Fp80
CMOVE_Fp80
MUL_Fp80
SIN_Fp80
CMOVNP_Fp80
CMOVP_Fp80
ABS_Fp80
CHS_Fp80
COS_Fp80
SQRT_Fp80
TST_Fp80
DIV_Fp80
UCOM_FpIr80
UCOM_Fpr80
LD_F0
AVX512_512_SET0
V_SET0
AVX_SET0
PREFETCHT0
SUB_FrST0
ADD_FrST0
MUL_FrST0
SUBR_FrST0
DIVR_FrST0
DIV_FrST0
SUB_FPrST0
ADD_FPrST0
MUL_FPrST0
SUBR_FPrST0
DIVR_FPrST0
DIV_FPrST0
PBLENDVBrm0
BLENDVPDrm0
BLENDVPSrm0
MOV32r0
PBLENDVBrr0
BLENDVPDrr0
BLENDVPSrr0
XSHA1
LD_F1
FPREM1
F2XM1
FYL2XP1
PREFETCHT1
JA_1
JB_1
JAE_1
JBE_1
JGE_1
JE_1
JLE_1
JNE_1
JG_1
JL_1
JO_1
JNO_1
JP_1
JMP_1
JNP_1
JS_1
JNS_1
RCL32m1
SHL32m1
ROL32m1
SAR32m1
RCR32m1
SHR32m1
ROR32m1
RCL64m1
SHL64m1
ROL64m1
SAR64m1
RCR64m1
SHR64m1
ROR64m1
RCL16m1
SHL16m1
ROL16m1
SAR16m1
RCR16m1
SHR16m1
ROR16m1
RCL8m1
SHL8m1
ROL8m1
SAR8m1
RCR8m1
SHR8m1
ROR8m1
RCL32r1
SHL32r1
ROL32r1
SAR32r1
RCR32r1
SHR32r1
ROR32r1
RCL64r1
SHL64r1
ROL64r1
SAR64r1
RCR64r1
SHR64r1
ROR64r1
RCL16r1
SHL16r1
ROL16r1
SAR16r1
RCR16r1
SHR16r1
ROR16r1
RCL8r1
SHL8r1
ROL8r1
SAR8r1
RCR8r1
SHR8r1
ROR8r1
LD_Fp032
LD_Fp132
ATOMSUB6432
ATOMADD6432
ATOMAND6432
ATOMNAND6432
ATOMMIN6432
ATOMUMIN6432
ATOMSWAP6432
ATOMOR6432
ATOMXOR6432
ATOMMAX6432
ATOMUMAX6432
INVLPGA32
PUSHA32
POPA32
VMLOAD32
LXADD32
INVPCID32
INVVPID32
ATOMAND32
ATOMNAND32
VMSAVE32
CMOV_V4F32
CMOV_V16F32
CMOV_V8F32
PUSHF32
POPF32
LCMPXCHG32
ATOMMIN32
ATOMUMIN32
VMRUN32
ADJCALLSTACKDOWN32
CMOV_RFP32
ADJCALLSTACKUP32
CMOV_FR32
CMOV_GR32
ATOMOR32
ATOMXOR32
SCAS32
PUSHCS32
PUSHDS32
POPDS32
PUSHES32
POPES32
PUSHFS32
POPFS32
PUSHGS32
POPGS32
CMPS32
PUSHSS32
POPSS32
IRET32
INVEPT32
ATOMMAX32
ATOMUMAX32
SEG_ALLOCA_32
REP_STOSB_32
REP_MOVSB_32
REP_STOSD_32
REP_MOVSD_32
WIN_FTOL_32
REP_STOSW_32
REP_MOVSW_32
JECXZ_32
TLSCall_32
SBB32i32
SUB32i32
ADC32i32
ADD32i32
AND32i32
CMP32i32
XOR32i32
TEST32i32
SBB64i32
SUB64i32
ADC64i32
ADD64i32
AND64i32
PUSH64i32
CMP64i32
XOR64i32
TEST64i32
PUSHi32
SBB64mi32
LOCK_SUB64mi32
ADC64mi32
LOCK_ADD64mi32
LOCK_AND64mi32
CMP64mi32
LOCK_XOR64mi32
LOCK_OR64mi32
TEST64mi32
MOV64mi32
IMUL64rmi32
SBB64ri32
SUB64ri32
ADC64ri32
ADD64ri32
AND64ri32
CMP64ri32
XOR64ri32
TEST64ri32
MOV64ri32
IMUL64rri32
CALL64pcrel32
CALLpcrel32
ST_FpP80m32
SUB_Fp80m32
ADD_Fp80m32
MUL_Fp80m32
SUBR_Fp80m32
DIVR_Fp80m32
ST_Fp80m32
DIV_Fp80m32
SUB_FpI32m32
ADD_FpI32m32
MUL_FpI32m32
SUBR_FpI32m32
DIVR_FpI32m32
DIV_FpI32m32
ILD_Fp32m32
IST_Fp32m32
ISTT_Fp32m32
CRC32r32m32
ST_FpP64m32
SUB_Fp64m32
ADD_Fp64m32
ILD_Fp64m32
MUL_Fp64m32
SUBR_Fp64m32
DIVR_Fp64m32
IST_Fp64m32
ISTT_Fp64m32
DIV_Fp64m32
SUB_FpI16m32
ADD_FpI16m32
MUL_FpI16m32
SUBR_FpI16m32
DIVR_FpI16m32
DIV_FpI16m32
ILD_Fp16m32
IST_Fp16m32
ISTT_Fp16m32
MOVSX64rm32
MOV32ao32
MOV64ao32
CMOVNB_Fp32
SUB_Fp32
CMOVB_Fp32
ADD_Fp32
CMOVNBE_Fp32
CMOVBE_Fp32
CMOVNE_Fp32
CMOVE_Fp32
MUL_Fp32
SIN_Fp32
CMOVNP_Fp32
CMOVP_Fp32
ABS_Fp32
CHS_Fp32
COS_Fp32
SQRT_Fp32
TST_Fp32
DIV_Fp32
EH_SjLj_LongJmp32
EH_SjLj_SetJmp32
CRC32r32r32
UCOM_FpIr32
TLS_addr32
TLS_base_addr32
UCOM_Fpr32
MOVSX64rr32
FLDLG2
FLDLN2
PREFETCHT2
JA_2
JB_2
JAE_2
JBE_2
JGE_2
JE_2
JLE_2
JNE_2
JG_2
JL_2
JO_2
JNO_2
JP_2
JMP_2
JNP_2
JS_2
JNS_2
INT3
LD_Fp064
LD_Fp164
INVLPGA64
VMLOAD64
LXADD64
INVPCID64
INVVPID64
ATOMAND64
ATOMNAND64
RDFSBASE64
WRFSBASE64
RDGSBASE64
WRGSBASE64
LEAVE64
VMSAVE64
FXSAVE64
CMOV_V2F64
CMOV_V4F64
CMOV_V8F64
PUSHF64
POPF64
LCMPXCHG64
CMOV_V2I64
CMOV_V4I64
CMOV_V8I64
FARCALL64
ATOMMIN64
ATOMUMIN64
EH_RETURN64
VMRUN64
ADJCALLSTACKDOWN64
CMOV_RFP64
FARJMP64
ADJCALLSTACKUP64
MMX_MASKMOVQ64
CMOV_FR64
ATOMOR64
FXRSTOR64
ATOMXOR64
SCAS64
PUSHFS64
POPFS64
PUSHGS64
POPGS64
CMPS64
IRET64
SYSRET64
SYSEXIT64
INVEPT64
XSAVEOPT64
VMASKMOVDQU64
ATOMMAX64
ATOMUMAX64
SEG_ALLOCA_64
REP_STOSB_64
REP_MOVSB_64
REP_STOSD_64
REP_MOVSD_64
VAARG_64
WIN_FTOL_64
REP_STOSQ_64
REP_MOVSQ_64
REP_STOSW_64
REP_MOVSW_64
JECXZ_64
TLSCall_64
TAILJMPd64
TCRETURNdi64
TCRETURNmi64
MOV32ri64
TCRETURNri64
ST_FpP80m64
SUB_Fp80m64
ADD_Fp80m64
MUL_Fp80m64
SUBR_Fp80m64
DIVR_Fp80m64
ST_Fp80m64
DIV_Fp80m64
SUB_FpI32m64
ADD_FpI32m64
MUL_FpI32m64
SUBR_FpI32m64
DIVR_FpI32m64
DIV_FpI32m64
ILD_Fp32m64
IST_Fp32m64
ISTT_Fp32m64
ILD_Fp64m64
IST_Fp64m64
ISTT_Fp64m64
CRC32r64m64
SUB_FpI16m64
ADD_FpI16m64
MUL_FpI16m64
SUBR_FpI16m64
DIVR_FpI16m64
DIV_FpI16m64
ILD_Fp16m64
IST_Fp16m64
ISTT_Fp16m64
TAILJMPm64
MMX_PSHUFBrm64
MMX_PSIGNBrm64
MMX_PABSBrm64
MMX_PHSUBDrm64
MMX_PHADDrm64
MMX_PSIGNDrm64
MMX_PABSDrm64
MMX_PHSUBWrm64
MMX_PHADDWrm64
MMX_PSIGNWrm64
MMX_PABSWrm64
MMX_PMADDUBSWrm64
MMX_PHSUBSWrm64
MMX_PHADDSWrm64
MMX_PMULHRSWrm64
MOV64ao64
CMOVNB_Fp64
SUB_Fp64
CMOVB_Fp64
ADD_Fp64
CMOVNBE_Fp64
CMOVBE_Fp64
CMOVNE_Fp64
CMOVE_Fp64
MUL_Fp64
SIN_Fp64
CMOVNP_Fp64
CMOVP_Fp64
ABS_Fp64
CHS_Fp64
COS_Fp64
SQRT_Fp64
TST_Fp64
DIV_Fp64
EH_SjLj_LongJmp64
EH_SjLj_SetJmp64
CRC32r64r64
UCOM_FpIr64
TAILJMPr64
XCHG32ar64
TLS_addr64
TLS_base_addr64
UCOM_Fpr64
MMX_PSHUFBrr64
MMX_PSIGNBrr64
MMX_PABSBrr64
MMX_PHSUBDrr64
MMX_PHADDrr64
MMX_PSIGNDrr64
MMX_PABSDrr64
MMX_PHSUBWrr64
MMX_PHADDWrr64
MMX_PSIGNWrr64
MMX_PABSWrr64
MMX_PMADDUBSWrr64
MMX_PHSUBSWrr64
MMX_PHADDSWrr64
MMX_PMULHRSWrr64
JA_4
JB_4
JAE_4
JBE_4
JGE_4
JE_4
JLE_4
JNE_4
JG_4
JL_4
XBEGIN_4
JO_4
JNO_4
JP_4
JMP_4
JNP_4
JS_4
JNS_4
PUSHA16
POPA16
LXADD16
ATOMAND16
ATOMNAND16
PUSHF16
POPF16
LCMPXCHG16
ATOMMIN16
ATOMUMIN16
CMOV_GR16
ATOMOR16
ATOMXOR16
SCAS16
PUSHCS16
PUSHDS16
POPDS16
PUSHES16
POPES16
PUSHFS16
POPFS16
PUSHGS16
POPGS16
CMPS16
PUSHSS16
POPSS16
IRET16
ATOMMAX16
ATOMUMAX16
MOV32ao32_16
MOV16ao16_16
MOV8ao8_16
MOV32o32a_16
MOV16o16a_16
MOV8o8a_16
PUSH64i16
SBB16i16
SUB16i16
ADC16i16
ADD16i16
AND16i16
CMP16i16
XOR16i16
TEST16i16
PUSHi16
CALLpcrel16
CRC32r32m16
MOVSX32rm16
MOVZX32rm16
MOVSX64rm16
MOV64ao16
MOV16ao16
CRC32r32r16
MOVSX32rr16
MOVZX32rr16
MOVSX64rr16
XSHA256
VPABSBrm256
VPABSDrm256
VPABSWrm256
VPMADDUBSWrm256
VPHSUBSWrm256
VPHADDSWrm256
VPMULHRSWrm256
VPABSBrr256
VPABSDrr256
VPABSWrr256
VPMADDUBSWrr256
VPHSUBSWrr256
VPHADDSWrr256
VPMULHRSWrr256
VBROADCASTF128
VBROADCASTI128
VPABSBrm128
VPABSDrm128
VPABSWrm128
VPMADDUBSWrm128
VPHSUBSWrm128
VPHADDSWrm128
VPMULHRSWrm128
VPHMINPOSUWrm128
VPABSBrr128
VPABSDrr128
VPABSWrr128
VPMADDUBSWrr128
VPHSUBSWrr128
VPHADDSWrr128
VPMULHRSWrr128
VPHMINPOSUWrr128
LXADD8
ATOMAND8
ATOMNAND8
LCMPXCHG8
ATOMMIN8
ATOMUMIN8
CMOV_GR8
ATOMOR8
ATOMXOR8
SCAS8
CMPS8
ATOMMAX8
ATOMUMAX8
PUSH32i8
PUSH64i8
PUSH16i8
SBB8i8
SUB8i8
ADC8i8
AAD8i8
ADD8i8
AND8i8
AAM8i8
CMP8i8
XOR8i8
TEST8i8
SBB32mi8
LOCK_SUB32mi8
ADC32mi8
BTC32mi8
LOCK_ADD32mi8
LOCK_AND32mi8
CMP32mi8
LOCK_XOR32mi8
LOCK_OR32mi8
BTR32mi8
BTS32mi8
BT32mi8
SBB64mi8
LOCK_SUB64mi8
ADC64mi8
BTC64mi8
LOCK_ADD64mi8
LOCK_AND64mi8
CMP64mi8
LOCK_XOR64mi8
LOCK_OR64mi8
BTR64mi8
BTS64mi8
BT64mi8
SBB16mi8
LOCK_SUB16mi8
ADC16mi8
BTC16mi8
LOCK_ADD16mi8
LOCK_AND16mi8
CMP16mi8
LOCK_XOR16mi8
LOCK_OR16mi8
BTR16mi8
BTS16mi8
BT16mi8
IMUL32rmi8
IMUL64rmi8
IMUL16rmi8
SBB32ri8
SUB32ri8
ADC32ri8
BTC32ri8
ADD32ri8
AND32ri8
CMP32ri8
XOR32ri8
BTR32ri8
BTS32ri8
BT32ri8
SBB64ri8
SUB64ri8
ADC64ri8
BTC64ri8
ADD64ri8
AND64ri8
CMP64ri8
XOR64ri8
BTR64ri8
BTS64ri8
BT64ri8
SBB16ri8
SUB16ri8
ADC16ri8
BTC16ri8
ADD16ri8
AND16ri8
CMP16ri8
XOR16ri8
BTR16ri8
BTS16ri8
BT16ri8
SHLD32mri8
SHRD32mri8
SHLD64mri8
SHRD64mri8
SHLD16mri8
SHRD16mri8
SHLD32rri8
SHRD32rri8
IMUL32rri8
SHLD64rri8
SHRD64rri8
IMUL64rri8
SHLD16rri8
SHRD16rri8
IMUL16rri8
CRC32r32m8
CRC32r64m8
MOVSX32rm8
MOVZX32rm8
MOVSX64rm8
MOVSX16rm8
MOVZX16rm8
MOVZX32_NOREXrm8
MOV64ao8
MOV8ao8
CRC32r32r8
CRC32r64r8
MOVSX32rr8
MOVZX32rr8
MOVSX64rr8
MOVSX16rr8
MOVZX16rr8
MOVZX32_NOREXrr8
W64ALLOCA
WIN_ALLOCA
PREFETCHNTA
KSET0B
KSET1B
UD2B
LCMPXCHG16B
LCMPXCHG8B
XCRYPTECB
ADD64ri32_DB
ADD32ri8_DB
ADD64ri8_DB
ADD16ri8_DB
ADD32ri_DB
ADD16ri_DB
ADD32rr_DB
ADD64rr_DB
ADD16rr_DB
XCRYPTCFB
XCRYPTOFB
LODSB
STOSB
OUTSB
MOVSB
CLAC
STAC
XCRYPTCBC
RDPMC
VMFUNC
RDTSC
CPUID
XEND
LIFETIME_END
FsFLD0SD
MOVNTSD
WBINVD
FLDL2E
LFENCE
MFENCE
SFENCE
REG_SEQUENCE
CWDE
FFREE
FSCALE
BUNDLE
VMRESUME
LOOPNE
LOOPE
CDQE
XSTORE
RDFSBASE
WRFSBASE
RDGSBASE
WRGSBASE
PAUSE
DBG_VALUE
LEAVE
FXSAVE
IMPLICIT_DEF
VMXOFF
LAHF
SAHF
CMOVNB_F
CMOVB_F
CMOVNBE_F
CMOVBE_F
CMOVNE_F
CMOVE_F
XCH_F
SIN_F
CMOVNP_F
CMOVP_F
ABS_F
CHS_F
COS_F
SQRT_F
TST_F
VPCMPESTRM128REG
VPCMPISTRM128REG
EXTRACT_SUBREG
INSERT_SUBREG
VPCMPESTRIREG
VPCMPISTRIREG
SUBREG_TO_REG
INVLPG
VMLAUNCH
PREFETCH
CLFLUSH
CLGI
STGI
FLDPI
EXTRQI
INSERTQI
FpPOP_RETVAL
RCL32mCL
SHL32mCL
ROL32mCL
SAR32mCL
RCR32mCL
SHR32mCL
ROR32mCL
RCL64mCL
SHL64mCL
ROL64mCL
SAR64mCL
RCR64mCL
SHR64mCL
ROR64mCL
RCL16mCL
SHL16mCL
ROL16mCL
SAR16mCL
RCR16mCL
SHR16mCL
ROR16mCL
RCL8mCL
SHL8mCL
ROL8mCL
SAR8mCL
RCR8mCL
SHR8mCL
ROR8mCL
RCL32rCL
SHL32rCL
ROL32rCL
SAR32rCL
RCR32rCL
SHR32rCL
ROR32rCL
RCL64rCL
SHL64rCL
ROL64rCL
SAR64rCL
RCR64rCL
SHR64rCL
ROR64rCL
RCL16rCL
SHL16rCL
ROL16rCL
SAR16rCL
RCR16rCL
SHR16rCL
ROR16rCL
RCL8rCL
SHL8rCL
ROL8rCL
SAR8rCL
RCR8rCL
SHR8rCL
ROR8rCL
SHLD32mrCL
SHRD32mrCL
SHLD64mrCL
SHRD64mrCL
SHLD16mrCL
SHRD16mrCL
SHLD32rrCL
SHRD32rrCL
SHLD64rrCL
SHRD64rrCL
SHLD16rrCL
SHRD16rrCL
GC_LABEL
PROLOG_LABEL
EH_LABEL
LRETIL
VMMCALL
VMCALL
SYSCALL
VZEROALL
KILL
NOOPL
LODSL
STOSL
OUTSL
MOVSL
LRETL
MONTMUL
FXAM
VPCMPESTRM128MEM
VPCMPISTRM128MEM
VPCMPESTRIMEM
VPCMPISTRIMEM
FP80_TO_INT32_IN_MEM
FP32_TO_INT32_IN_MEM
FP64_TO_INT32_IN_MEM
FP80_TO_INT64_IN_MEM
FP32_TO_INT64_IN_MEM
FP64_TO_INT64_IN_MEM
FP80_TO_INT16_IN_MEM
FP32_TO_INT16_IN_MEM
FP64_TO_INT16_IN_MEM
FPREM
INLINEASM
FPATAN
FPTAN
XBEGIN
VMXON
EH_RETURN
INTO
STACKMAP
TRAP
RDTSCP
FNOP
LOOP
NOOP
FCOMPP
FDECSTP
FINCSTP
LRETIQ
EXTRQ
LODSQ
STOSQ
MOVSQ
LRETQ
INSERTQ
MMX_MASKMOVQ
MOVZX64rm16_Q
MOVZX64rr16_Q
MOVZX64rm8_Q
MOVZX64rr8_Q
VZEROUPPER
SYSENTER
MONITOR
FXRSTOR
VLDMXCSR
VSTMXCSR
RDMSR
WRMSR
XCRYPTCTR
AVX2_SETALLONES
V_SETALLONES
VASTART_SAVE_XMM_REGS
SWAPGS
FEMMS
MMX_EMMS
FSINCOS
FsFLD0SS
COPY_TO_REGCLASS
MOVNTSS
CLTS
FLDL2T
XLAT
FXTRACT
SYSRET
MORESTACK_RET
WAIT
SKINIT
FNINIT
SYSEXIT
FRNDINT
PATCHPOINT
XSAVEOPT
LIFETIME_START
XABORT
XTEST
VMASKMOVDQU
XGETBV
XSETBV
VFMADDSUBPD4rrY_REV
VFMSUBPD4rrY_REV
VFNMSUBPD4rrY_REV
VFMSUBADDPD4rrY_REV
VFMADDPD4rrY_REV
VFNMADDPD4rrY_REV
VFMADDSUBPS4rrY_REV
VFMSUBPS4rrY_REV
VFNMSUBPS4rrY_REV
VFMSUBADDPS4rrY_REV
VFMADDPS4rrY_REV
VFNMADDPS4rrY_REV
SBB32rr_REV
SUB32rr_REV
ADC32rr_REV
ADD32rr_REV
AND32rr_REV
CMP32rr_REV
XOR32rr_REV
MOV32rr_REV
SBB64rr_REV
SUB64rr_REV
ADC64rr_REV
ADD64rr_REV
AND64rr_REV
CMP64rr_REV
XOR64rr_REV
MOV64rr_REV
VFMADDSUBPD4rr_REV
VFMSUBPD4rr_REV
VFNMSUBPD4rr_REV
VFMSUBADDPD4rr_REV
VFMADDPD4rr_REV
VFNMADDPD4rr_REV
VFMSUBSD4rr_REV
VFNMSUBSD4rr_REV
VFMADDSD4rr_REV
VFNMADDSD4rr_REV
VFMADDSUBPS4rr_REV
VFMSUBPS4rr_REV
VFNMSUBPS4rr_REV
VFMSUBADDPS4rr_REV
VFMADDPS4rr_REV
VFNMADDPS4rr_REV
VFMSUBSS4rr_REV
VFNMSUBSS4rr_REV
VFMADDSS4rr_REV
VFNMADDSS4rr_REV
SBB16rr_REV
SUB16rr_REV
ADC16rr_REV
ADD16rr_REV
AND16rr_REV
CMP16rr_REV
XOR16rr_REV
MOV16rr_REV
SBB8rr_REV
SUB8rr_REV
ADC8rr_REV
ADD8rr_REV
AND8rr_REV
CMP8rr_REV
XOR8rr_REV
MOV8rr_REV
VMOVDQArr_REV
VMOVAPDrr_REV
VMOVUPDrr_REV
VMOVSDrr_REV
VMOVAPSrr_REV
VMOVUPSrr_REV
VMOVSSrr_REV
VMOVDQUrr_REV
VPEXTRWrr_REV
VMOVDQAYrr_REV
VMOVAPDYrr_REV
VMOVUPDYrr_REV
VMOVAPSYrr_REV
VMOVUPSYrr_REV
VMOVDQUYrr_REV
VMOVSDZrr_REV
VMOVSSZrr_REV
KSET0W
KSET1W
PREFETCHW
LRETIW
NOOPW
LODSW
STOSW
OUTSW
MOVSW
LRETW
FYL2X
FNCLEX
TEST8ri_NOREX
MOV8rm_NOREX
MOV8mr_NOREX
MOV8rr_NOREX
REX64_PREFIX
DATA16_PREFIX
REPNE_PREFIX
XACQUIRE_PREFIX
XRELEASE_PREFIX
LOCK_PREFIX
REP_PREFIX
CS_PREFIX
DS_PREFIX
ES_PREFIX
FS_PREFIX
GS_PREFIX
SS_PREFIX
COPY
VFMADDSUBPDr231mY
VFMSUBPDr231mY
VFNMSUBPDr231mY
VFMSUBADDPDr231mY
VFMADDPDr231mY
VFNMADDPDr231mY
VFMADDSUBPSr231mY
VFMSUBPSr231mY
VFNMSUBPSr231mY
VFMSUBADDPSr231mY
VFMADDPSr231mY
VFNMADDPSr231mY
VFMADDSUBPDr132mY
VFMSUBPDr132mY
VFNMSUBPDr132mY
VFMSUBADDPDr132mY
VFMADDPDr132mY
VFNMADDPDr132mY
VFMADDSUBPSr132mY
VFMSUBPSr132mY
VFNMSUBPSr132mY
VFMSUBADDPSr132mY
VFMADDPSr132mY
VFNMADDPSr132mY
VFMADDSUBPDr213mY
VFMSUBPDr213mY
VFNMSUBPDr213mY
VFMSUBADDPDr213mY
VFMADDPDr213mY
VFNMADDPDr213mY
VFMADDSUBPSr213mY
VFMSUBPSr213mY
VFNMSUBPSr213mY
VFMSUBADDPSr213mY
VFMADDPSr213mY
VFNMADDPSr213mY
VFMADDSUBPD4rmY
VFMSUBPD4rmY
VFNMSUBPD4rmY
VFMSUBADDPD4rmY
VFMADDPD4rmY
VFNMADDPD4rmY
VFMADDSUBPS4rmY
VFMSUBPS4rmY
VFNMSUBPS4rmY
VFMSUBADDPS4rmY
VFMADDPS4rmY
VFNMADDPS4rmY
VPERMIL2PDrmY
VFRCZPDrmY
VPERMIL2PSrmY
VFRCZPSrmY
VPCMOVrmY
VFMADDSUBPDr231rY
VFMSUBPDr231rY
VFNMSUBPDr231rY
VFMSUBADDPDr231rY
VFMADDPDr231rY
VFNMADDPDr231rY
VFMADDSUBPSr231rY
VFMSUBPSr231rY
VFNMSUBPSr231rY
VFMSUBADDPSr231rY
VFMADDPSr231rY
VFNMADDPSr231rY
VFMADDSUBPDr132rY
VFMSUBPDr132rY
VFNMSUBPDr132rY
VFMSUBADDPDr132rY
VFMADDPDr132rY
VFNMADDPDr132rY
VFMADDSUBPSr132rY
VFMSUBPSr132rY
VFNMSUBPSr132rY
VFMSUBADDPSr132rY
VFMADDPSr132rY
VFNMADDPSr132rY
VFMADDSUBPDr213rY
VFMSUBPDr213rY
VFNMSUBPDr213rY
VFMSUBADDPDr213rY
VFMADDPDr213rY
VFNMADDPDr213rY
VFMADDSUBPSr213rY
VFMSUBPSr213rY
VFNMSUBPSr213rY
VFMSUBADDPSr213rY
VFMADDPSr213rY
VFNMADDPSr213rY
VFMADDSUBPD4mrY
VFMSUBPD4mrY
VFNMSUBPD4mrY
VFMSUBADDPD4mrY
VFMADDPD4mrY
VFNMADDPD4mrY
VFMADDSUBPS4mrY
VFMSUBPS4mrY
VFNMSUBPS4mrY
VFMSUBADDPS4mrY
VFMADDPS4mrY
VFNMADDPS4mrY
VPERMIL2PDmrY
VPERMIL2PSmrY
VPCMOVmrY
VFMADDSUBPD4rrY
VFMSUBPD4rrY
VFNMSUBPD4rrY
VFMSUBADDPD4rrY
VFMADDPD4rrY
VFNMADDPD4rrY
VFMADDSUBPS4rrY
VFMSUBPS4rrY
VFNMSUBPS4rrY
VFMSUBADDPS4rrY
VFMADDPS4rrY
VFNMADDPS4rrY
VPERMIL2PDrrY
VFRCZPDrrY
VPERMIL2PSrrY
VFRCZPSrrY
VPCMOVrrY
JCXZ
JRCXZ
MOV32o32a
MOV64o32a
MOV64o64a
MOV64o16a
MOV16o16a
MOV64o8a
MOV8o8a
VCMPPDZrrib
VCMPPSZrrib
VFMADDSUB132PDZmb
VFMSUB132PDZmb
VFNMSUB132PDZmb
VFMSUBADD132PDZmb
VFMADD132PDZmb
VFNMADD132PDZmb
VFMADDSUB213PDZmb
VFMSUB213PDZmb
VFNMSUB213PDZmb
VFMSUBADD213PDZmb
VFMADD213PDZmb
VFNMADD213PDZmb
VFMADDSUB132PSZmb
VFMSUB132PSZmb
VFNMSUB132PSZmb
VFMSUBADD132PSZmb
VFMADD132PSZmb
VFNMADD132PSZmb
VFMADDSUB213PSZmb
VFMSUB213PSZmb
VFNMSUB213PSZmb
VFMSUBADD213PSZmb
VFMADD213PSZmb
VFNMADD213PSZmb
VPCONFLICTDrmb
VPCONFLICTQrmb
VPSUBDZrmb
VPADDDZrmb
VPANDDZrmb
VPMULLDZrmb
VPANDNDZrmb
VSUBPDZrmb
VADDPDZrmb
VMULPDZrmb
VMINPDZrmb
VDIVPDZrmb
VMAXPDZrmb
VPORDZrmb
VPXORDZrmb
VPMINSDZrmb
VPMAXSDZrmb
VPMINUDZrmb
VPMAXUDZrmb
VPSUBQZrmb
VPADDQZrmb
VPANDQZrmb
VPANDNQZrmb
VPORQZrmb
VPXORQZrmb
VPMINSQZrmb
VPMAXSQZrmb
VPMINUQZrmb
VPMAXUQZrmb
VSUBPSZrmb
VADDPSZrmb
VMULPSZrmb
VMINPSZrmb
VDIVPSZrmb
VMAXPSZrmb
VRCP28PDZrb
VRSQRT28PDZrb
VRCP28PSZrb
VRSQRT28PSZrb
VRCP28SDrrb
VRSQRT28SDrrb
VRCP28SSrrb
VRSQRT28SSrrb
VCVTPD2DQZrrb
VCVTPS2DQZrrb
VCVTPD2UDQZrrb
VCVTPS2UDQZrrb
VCVTPD2PSZrrb
VCVTDQ2PSZrrb
VCVTUDQ2PSZrrb
MOV32rc
MOV64rc
TAILJMPd
OR32mrLocked
MOV32rd
MOV64rd
FARCALL32i
FARJMP32i
FARCALL16i
FARJMP16i
TCRETURNdi
SBB32mi
LOCK_SUB32mi
ADC32mi
LOCK_ADD32mi
LOCK_AND32mi
BEXTRI32mi
RCL32mi
SHL32mi
ROL32mi
CMP32mi
SAR32mi
RCR32mi
SHR32mi
ROR32mi
LOCK_XOR32mi
LOCK_OR32mi
TEST32mi
MOV32mi
RORX32mi
BEXTRI64mi
RCL64mi
SHL64mi
ROL64mi
SAR64mi
RCR64mi
SHR64mi
ROR64mi
RORX64mi
SBB16mi
LOCK_SUB16mi
ADC16mi
LOCK_ADD16mi
LOCK_AND16mi
RCL16mi
SHL16mi
ROL16mi
CMP16mi
SAR16mi
RCR16mi
SHR16mi
ROR16mi
LOCK_XOR16mi
LOCK_OR16mi
TEST16mi
MOV16mi
SBB8mi
LOCK_SUB8mi
ADC8mi
LOCK_ADD8mi
LOCK_AND8mi
RCL8mi
SHL8mi
ROL8mi
CMP8mi
SAR8mi
RCR8mi
SHR8mi
ROR8mi
LOCK_XOR8mi
LOCK_OR8mi
TEST8mi
MOV8mi
VPCOMBmi
VPROTBmi
VPCOMUBmi
VPSHUFDmi
VPCOMDmi
VPERMILPDmi
VPROTDmi
VPCOMUDmi
TCRETURNmi
VPCOMQmi
VPROTQmi
VPCOMUQmi
VPERMILPSmi
MMX_PSHUFWmi
VPSHUFHWmi
VPSHUFLWmi
VPCOMWmi
VPROTWmi
VPCOMUWmi
VPSHUFDYmi
VPERMILPDYmi
VPERMPDYmi
VPERMQYmi
VPERMILPSYmi
VPSHUFHWYmi
VPSHUFLWYmi
VPSRADZmi
VPSHUFDZmi
VPSLLDZmi
VPSRLDZmi
VPERMILPDZmi
VPERMPDZmi
VPSRAQZmi
VPSLLQZmi
VPSRLQZmi
VPERMQZmi
VPERMILPSZmi
IMUL32rmi
SHA1RNDS4rmi
IMUL16rmi
VPBLENDDrmi
VALIGNDrmi
VBLENDPDrmi
VSHUFPDrmi
VDPPDrmi
VCMPPDrmi
VALIGNQrmi
VBLENDPSrmi
VSHUFPSrmi
VDPPSrmi
VCMPPSrmi
VMPSADBWrmi
VPBLENDWrmi
VPINSRWrmi
VPBLENDDYrmi
VBLENDPDYrmi
VSHUFPDYrmi
VCMPPDYrmi
VBLENDPSYrmi
VSHUFPSYrmi
VDPPSYrmi
VCMPPSYrmi
VMPSADBWYrmi
VPBLENDWYrmi
VSHUFPDZrmi
VPCMPDZrmi
VCMPPDZrmi
VPCMPUDZrmi
VPCMPQZrmi
VPCMPUQZrmi
VSHUFPSZrmi
VCMPPSZrmi
MMX_PINSRWirmi
SBB32ri
SUB32ri
ADC32ri
ADD32ri
AND32ri
BEXTRI32ri
RCL32ri
SHL32ri
ROL32ri
IN32ri
CMP32ri
SAR32ri
RCR32ri
SHR32ri
ROR32ri
XOR32ri
TEST32ri
MOV32ri
RORX32ri
BEXTRI64ri
RCL64ri
SHL64ri
ROL64ri
SAR64ri
RCR64ri
SHR64ri
ROR64ri
MOV64ri
RORX64ri
SBB16ri
SUB16ri
ADC16ri
ADD16ri
AND16ri
RCL16ri
SHL16ri
ROL16ri
IN16ri
CMP16ri
SAR16ri
RCR16ri
SHR16ri
ROR16ri
XOR16ri
TEST16ri
MOV16ri
SBB8ri
SUB8ri
ADC8ri
ADD8ri
AND8ri
RCL8ri
SHL8ri
ROL8ri
IN8ri
CMP8ri
SAR8ri
RCR8ri
SHR8ri
ROR8ri
XOR8ri
TEST8ri
MOV8ri
VPCOMBri
VPROTBri
VPCOMUBri
VPSRADri
MMX_PSRADri
VPSHUFDri
VPSLLDri
MMX_PSLLDri
VPSRLDri
MMX_PSRLDri
VPCOMDri
VPERMILPDri
VPROTDri
VPCOMUDri
TCRETURNri
VPSLLDQri
VPSRLDQri
VPSLLQri
MMX_PSLLQri
VPSRLQri
MMX_PSRLQri
VPCOMQri
VPROTQri
VPCOMUQri
VPERMILPSri
VPSRAWri
MMX_PSRAWri
MMX_PSHUFWri
VPSHUFHWri
VPSHUFLWri
VPSLLWri
MMX_PSLLWri
VPSRLWri
MMX_PSRLWri
KSHIFTLWri
VPCOMWri
KSHIFTRWri
VPEXTRWri
VPROTWri
VPCOMUWri
VPSRADYri
VPSHUFDYri
VPSLLDYri
VPSRLDYri
VPERMILPDYri
VPERMPDYri
VPSLLDQYri
VPSRLDQYri
VPSLLQYri
VPSRLQYri
VPERMQYri
VPERMILPSYri
VPSRAWYri
VPSHUFHWYri
VPSHUFLWYri
VPSLLWYri
VPSRLWYri
VPSRADZri
VPSHUFDZri
VPSLLDZri
VPSRLDZri
VPERMILPDZri
VPERMPDZri
VPSRAQZri
VPSLLQZri
VPSRLQZri
VPERMQZri
VPERMILPSZri
IMUL32rri
SHA1RNDS4rri
IMUL16rri
VPBLENDDrri
VALIGNDrri
VBLENDPDrri
VSHUFPDrri
VDPPDrri
VCMPPDrri
VALIGNQrri
VBLENDPSrri
VSHUFPSrri
VDPPSrri
VCMPPSrri
VMPSADBWrri
VPBLENDWrri
VPINSRWrri
VPBLENDDYrri
VBLENDPDYrri
VSHUFPDYrri
VCMPPDYrri
VBLENDPSYrri
VSHUFPSYrri
VDPPSYrri
VCMPPSYrri
VMPSADBWYrri
VPBLENDWYrri
VSHUFPDZrri
VPCMPDZrri
VCMPPDZrri
VPCMPUDZrri
VPCMPQZrri
VPCMPUQZrri
VSHUFPSZrri
VCMPPSZrri
MMX_PINSRWirri
MMX_PEXTRWirri
VPCONFLICTDrmbk
VPCONFLICTQrmbk
VPSRADZmik
VPSLLDZmik
VPSRLDZmik
VPSRAQZmik
VPSLLQZmik
VPSRLQZmik
VPSRADZrik
VPSLLDZrik
VPSRLDZrik
VPSRAQZrik
VPSLLQZrik
VPSRLQZrik
KMOVWkk
KMOVWmk
VMOVDQU32rmk
VMOVDQU64rmk
VPCONFLICTDrmk
VPCONFLICTQrmk
VPSRADZrmk
VPSLLDZrmk
VPSRLDZrmk
VMOVAPDZrmk
VMOVUPDZrmk
VPSRAQZrmk
VPSLLQZrmk
VPSRLQZrmk
VMOVAPSZrmk
VMOVUPSZrmk
KMOVWrk
VMOVDQU32rrk
VMOVDQU64rrk
VPCONFLICTDrrk
VPCONFLICTQrrk
VPSRADZrrk
VPSLLDZrrk
VPSRLDZrrk
VMOVAPDZrrk
VMOVUPDZrrk
VMOVSDZrrk
VPSRAQZrrk
VPSLLQZrrk
VPSRLQZrrk
VMOVAPSZrrk
VMOVUPSZrrk
VMOVSSZrrk
LD_F80m
ST_FP80m
ST_FpP80m
LD_Fp80m
VFMADDSUBPDr231m
VFMSUBPDr231m
VFNMSUBPDr231m
VFMSUBADDPDr231m
VFMADDPDr231m
VFNMADDPDr231m
VFMSUBSDr231m
VFNMSUBSDr231m
VFMADDSDr231m
VFNMADDSDr231m
VFMADDSUBPSr231m
VFMSUBPSr231m
VFNMSUBPSr231m
VFMSUBADDPSr231m
VFMADDPSr231m
VFNMADDPSr231m
VFMSUBSSr231m
VFNMSUBSSr231m
VFMADDSSr231m
VFNMADDSSr231m
VFMADDSUBPDr132m
VFMSUBPDr132m
VFNMSUBPDr132m
VFMSUBADDPDr132m
VFMADDPDr132m
VFNMADDPDr132m
VFMSUBSDr132m
VFNMSUBSDr132m
VFMADDSDr132m
VFNMADDSDr132m
VFMADDSUBPSr132m
VFMSUBPSr132m
VFNMSUBPSr132m
VFMSUBADDPSr132m
VFMADDPSr132m
VFNMADDPSr132m
VFMSUBSSr132m
VFNMSUBSSr132m
VFMADDSSr132m
VFNMADDSSr132m
LOCK_DEC32m
LOCK_INC32m
SUB_F32m
ADD_F32m
ILD_F32m
MUL_F32m
SUBR_F32m
DIVR_F32m
IST_F32m
DIV_F32m
NEG32m
SUB_FI32m
ADD_FI32m
MUL_FI32m
SUBR_FI32m
DIVR_FI32m
DIV_FI32m
FARCALL32m
IMUL32m
FCOM32m
FICOM32m
IST_FP32m
ISTT_FP32m
FARJMP32m
FCOMP32m
FICOMP32m
ST_FpP32m
LGDT32m
SGDT32m
LIDT32m
SIDT32m
NOT32m
IDIV32m
DEC64_32m
INC64_32m
SUB_Fp32m
ADD_Fp32m
LD_Fp32m
MUL_Fp32m
SUBR_Fp32m
DIVR_Fp32m
ST_Fp32m
DIV_Fp32m
VFMADDSUBPDr213m
VFMSUBPDr213m
VFNMSUBPDr213m
VFMSUBADDPDr213m
VFMADDPDr213m
VFNMADDPDr213m
VFMSUBSDr213m
VFNMSUBSDr213m
VFMADDSDr213m
VFNMADDSDr213m
VFMADDSUBPSr213m
VFMSUBPSr213m
VFNMSUBPSr213m
VFMSUBADDPSr213m
VFMADDPSr213m
VFNMADDPSr213m
VFMSUBSSr213m
VFNMSUBSSr213m
VFMADDSSr213m
VFNMADDSSr213m
LOCK_DEC64m
LOCK_INC64m
SUB_F64m
ADD_F64m
ILD_F64m
MUL_F64m
SUBR_F64m
DIVR_F64m
ST_F64m
DIV_F64m
NEG64m
CALL64m
IMUL64m
FCOM64m
IST_FP64m
ISTT_FP64m
JMP64m
FCOMP64m
ST_FpP64m
LGDT64m
SGDT64m
LIDT64m
SIDT64m
SLDT64m
NOT64m
IDIV64m
SUB_Fp64m
ADD_Fp64m
LD_Fp64m
MUL_Fp64m
SUBR_Fp64m
DIVR_Fp64m
ST_Fp64m
DIV_Fp64m
LOCK_DEC16m
LOCK_INC16m
ILD_F16m
IST_F16m
NEG16m
SUB_FI16m
ADD_FI16m
MUL_FI16m
SUBR_FI16m
DIVR_FI16m
DIV_FI16m
FARCALL16m
IMUL16m
FICOM16m
IST_FP16m
ISTT_FP16m
FARJMP16m
FICOMP16m
LGDT16m
SGDT16m
LIDT16m
SIDT16m
LLDT16m
SLDT16m
NOT16m
IDIV16m
FLDCW16m
FNSTCW16m
LMSW16m
SMSW16m
DEC64_16m
INC64_16m
LOCK_DEC8m
LOCK_INC8m
NEG8m
IMUL8m
NOT8m
IDIV8m
SETAm
SETBm
FBLDm
VMPTRLDm
VROUNDPDm
VSQRTPDm
VROUNDYPDm
VROUNDSDm
VRNDSCALESDm
VSQRTSDm
SETAEm
SETBEm
SETGEm
SETLEm
SETNEm
SETEm
FSAVEm
SETGm
SETLm
SETNOm
SETOm
TAILJMPm
SETNPm
SETPm
FBSTPm
VMCLEARm
FRSTORm
VERRm
LTRm
STRm
SETNSm
VROUNDPSm
VRCPPSm
VRSQRTPSm
VSQRTPSm
VROUNDYPSm
VROUNDSSm
VRNDSCALESSm
VRCPSSm
VRSQRTSSm
VSQRTSSm
SETSm
VMPTRSTm
FLDENVm
FSTENVm
VERWm
FNSTSWm
VSQRTPDYm
VRCPPSYm
VRSQRTPSYm
VSQRTPSYm
VFMADDSUB132PDZm
VFMSUB132PDZm
VFNMSUB132PDZm
VFMSUBADD132PDZm
VFMADD132PDZm
VFNMADD132PDZm
VFMADDSUB213PDZm
VFMSUB213PDZm
VFNMSUB213PDZm
VFMSUBADD213PDZm
VFMADD213PDZm
VFNMADD213PDZm
VRCP14PDZm
VRSQRT14PDZm
VRCP28PDZm
VRSQRT28PDZm
VRNDSCALEPDZm
VFMSUBSDZm
VFNMSUBSDZm
VFMADDSDZm
VFNMADDSDZm
VSQRTSDZm
VFMADDSUB132PSZm
VFMSUB132PSZm
VFNMSUB132PSZm
VFMSUBADD132PSZm
VFMADD132PSZm
VFNMADD132PSZm
VFMADDSUB213PSZm
VFMSUB213PSZm
VFNMSUB213PSZm
VFMSUBADD213PSZm
VFMADD213PSZm
VFNMADD213PSZm
VRCP14PSZm
VRSQRT14PSZm
VRCP28PSZm
VRSQRT28PSZm
VRNDSCALEPSZm
VFMSUBSSZm
VFNMSUBSSZm
VFMADDSSZm
VFNMADDSSZm
VSQRTSSZm
KMOVWkm
PUSH32rmm
POP32rmm
PUSH64rmm
POP64rmm
PUSH16rmm
POP16rmm
SHA1MSG1rm
SHA256MSG1rm
PFRCPIT1rm
PFRSQIT1rm
VMOVDQA32rm
CMOVA32rm
SBB32rm
SUB32rm
CMOVB32rm
ADC32rm
BLCIC32rm
BLSIC32rm
T1MSKC32rm
VMREAD32rm
XADD32rm
AND32rm
CMOVAE32rm
CMOVBE32rm
CMOVGE32rm
CMOVLE32rm
CMOVNE32rm
VMWRITE32rm
CMOVE32rm
BSF32rm
CMPXCHG32rm
CMOVG32rm
BLCI32rm
BZHI32rm
BLSI32rm
BLCMSK32rm
BLSMSK32rm
TZMSK32rm
BLCFILL32rm
BLSFILL32rm
LSL32rm
IMUL32rm
CMOVL32rm
ANDN32rm
CMOVNO32rm
CMOVO32rm
PDEP32rm
CMP32rm
CMOVNP32rm
CMOVP32rm
LAR32rm
XOR32rm
BSR32rm
BLSR32rm
BEXTR32rm
BLCS32rm
LDS32rm
BOUNDS32rm
LES32rm
LFS32rm
LGS32rm
CMOVNS32rm
LSS32rm
CMOVS32rm
POPCNT32rm
LZCNT32rm
TZCNT32rm
TEST32rm
PEXT32rm
VMOVDQU32rm
ACQUIRE_MOV32rm
ADCX32rm
SHLX32rm
MULX32rm
ADOX32rm
SARX32rm
SHRX32rm
SHA1MSG2rm
SHA256MSG2rm
SHA256RNDS2rm
PFRCPIT2rm
VMOVDQA64rm
CMOVA64rm
SBB64rm
SUB64rm
CMOVB64rm
ADC64rm
BLCIC64rm
BLSIC64rm
T1MSKC64rm
VMREAD64rm
XADD64rm
AND64rm
Int_VCVTSI2SD64rm
Int_CVTSI2SD64rm
MMX_MOVD64rm
CMOVAE64rm
CMOVBE64rm
CMOVGE64rm
CMOVLE64rm
CMOVNE64rm
VMWRITE64rm
CMOVE64rm
BSF64rm
CMPXCHG64rm
CMOVG64rm
BLCI64rm
BZHI64rm
Int_VCVTTSD2SI64rm
Int_CVTTSD2SI64rm
VCVTSD2SI64rm
Int_VCVTTSS2SI64rm
Int_CVTTSS2SI64rm
VCVTSS2SI64rm
BLSI64rm
BLCMSK64rm
BLSMSK64rm
TZMSK64rm
BLCFILL64rm
BLSFILL64rm
LSL64rm
IMUL64rm
CMOVL64rm
ANDN64rm
CMOVNO64rm
CMOVO64rm
PDEP64rm
CMP64rm
CMOVNP64rm
CMOVP64rm
MMX_MOVQ64rm
LAR64rm
XOR64rm
BSR64rm
BLSR64rm
BEXTR64rm
BLCS64rm
LFS64rm
LGS64rm
CMOVNS64rm
Int_VCVTSI2SS64rm
Int_CVTSI2SS64rm
LSS64rm
CMOVS64rm
POPCNT64rm
LZCNT64rm
TZCNT64rm
TEST64rm
PEXT64rm
VMOVDQU64rm
ACQUIRE_MOV64rm
ADCX64rm
SHLX64rm
MULX64rm
ADOX64rm
SARX64rm
SHRX64rm
VFMADDSUBPD4rm
VFMSUBPD4rm
VFNMSUBPD4rm
VFMSUBADDPD4rm
VFMADDPD4rm
VFNMADDPD4rm
VFMSUBSD4rm
VFNMSUBSD4rm
VFMADDSD4rm
VFNMADDSD4rm
VFMADDSUBPS4rm
VFMSUBPS4rm
VFNMSUBPS4rm
VFMSUBADDPS4rm
VFMADDPS4rm
VFNMADDPS4rm
VFMSUBSS4rm
VFNMSUBSS4rm
VFMADDSS4rm
VFNMADDSS4rm
VINSERTF32x4rm
VINSERTI32x4rm
VINSERTF64x4rm
VINSERTI64x4rm
CMOVA16rm
SBB16rm
SUB16rm
CMOVB16rm
ADC16rm
XADD16rm
AND16rm
CMOVAE16rm
CMOVBE16rm
CMOVGE16rm
CMOVLE16rm
CMOVNE16rm
CMOVE16rm
BSF16rm
CMPXCHG16rm
CMOVG16rm
LSL16rm
IMUL16rm
CMOVL16rm
CMOVNO16rm
CMOVO16rm
CMP16rm
CMOVNP16rm
CMOVP16rm
LAR16rm
XOR16rm
BSR16rm
LDS16rm
BOUNDS16rm
LES16rm
LFS16rm
LGS16rm
CMOVNS16rm
LSS16rm
CMOVS16rm
POPCNT16rm
LZCNT16rm
TZCNT16rm
TEST16rm
ACQUIRE_MOV16rm
VPALIGNR256rm
VPERM2F128rm
VINSERTF128rm
VPERM2I128rm
VINSERTI128rm
VPCMPESTRM128rm
VPCMPISTRM128rm
VPALIGNR128rm
VAESKEYGENASSIST128rm
SBB8rm
SUB8rm
ADC8rm
XADD8rm
AND8rm
CMPXCHG8rm
CMP8rm
XOR8rm
TEST8rm
ACQUIRE_MOV8rm
VMOVNTDQArm
VMOVDQArm
VPSHABrm
VPSUBBrm
VPADDBrm
VPSHUFBrm
VPAVGBrm
VPSHLBrm
VPSIGNBrm
VPCMPEQBrm
VPINSRBrm
VPSUBSBrm
VPADDSBrm
VPMINSBrm
VPSUBUSBrm
VPADDUSBrm
PAVGUSBrm
VPMAXSBrm
VPCMPGTBrm
VPROTBrm
VPBROADCASTBrm
VPMINUBrm
PFSUBrm
VPMAXUBrm
VPBLENDVBrm
VPACKSSWBrm
VPACKUSWBrm
PFACCrm
PFNACCrm
PFPNACCrm
VAESDECrm
VAESIMCrm
VAESENCrm
VPERMI2Drm
VPSHADrm
VPSRADrm
MMX_PSRADrm
VPHADDBDrm
VPHADDUBDrm
VPHSUBDrm
VPSUBDrm
VPMOVSXBDrm
VPMOVZXBDrm
PFADDrm
VPHADDDrm
VPADDDrm
VPGATHERDDrm
VPMACSDDrm
VPMACSSDDrm
PI2FDrm
PF2IDrm
VPSHLDrm
VPSLLDrm
MMX_PSLLDrm
VPMULLDrm
VPSRLDrm
MMX_PSRLDrm
VPANDrm
VPSIGNDrm
VPERMI2PDrm
VPERMIL2PDrm
VCVTDQ2PDrm
VCVTPS2PDrm
FsVMOVAPDrm
FsMOVAPDrm
PSWAPDrm
VADDSUBPDrm
VHSUBPDrm
VSUBPDrm
VMINCPDrm
VMAXCPDrm
VHADDPDrm
VADDPDrm
VANDPDrm
VFsANDPDrm
VGATHERDPDrm
VUNPCKHPDrm
VMOVHPDrm
VPERMILPDrm
VUNPCKLPDrm
VMULPDrm
VMOVLPDrm
VANDNPDrm
VFsANDNPDrm
VMINPDrm
VGATHERQPDrm
VORPDrm
VXORPDrm
VFsXORPDrm
VFsORPDrm
VTESTPDrm
VMOVUPDrm
VBLENDVPDrm
VDIVPDrm
VMASKMOVPDrm
VMAXPDrm
VFRCZPDrm
VPCMPEQDrm
VPGATHERQDrm
VPINSRDrm
Int_VCVTSI2SDrm
Int_CVTSI2SDrm
Int_VCVTSS2SDrm
Int_CVTSS2SDrm
VRCP14SDrm
VRSQRT14SDrm
VRCP28SDrm
VRSQRT28SDrm
VPABSDrm
VSUBSDrm
VMINCSDrm
VMAXCSDrm
VADDSDrm
Int_VUCOMISDrm
Int_UCOMISDrm
Int_VCOMISDrm
Int_COMISDrm
VMULSDrm
VPMINSDrm
VMINSDrm
Int_VCMPSDrm
Int_CMPSDrm
VDIVSDrm
VMOVSDrm
VPMAXSDrm
VMAXSDrm
VFRCZSDrm
VMOV64toSDrm
VPCONFLICTDrm
VPCMPGTDrm
VPROTDrm
VPBROADCASTDrm
VPMINUDrm
VPMAXUDrm
VPSRAVDrm
VPSLLVDrm
VPSRLVDrm
VPMASKMOVDrm
VPHSUBWDrm
VPHADDWDrm
VPMADDWDrm
VPUNPCKHWDrm
VPUNPCKLWDrm
VPMACSWDrm
VPMADCSWDrm
VPMACSSWDrm
VPMADCSSWDrm
VPHADDUWDrm
VPMOVSXWDrm
VPMOVZXWDrm
PFCMPGErm
SHA1NEXTErm
VPMACSDQHrm
VPMACSSDQHrm
VMOVDI2PDIrm
VMOVQI2PQIrm
VMOVZQI2PQIrm
VMOVZPQILo2PQIrm
VPCMPESTRIrm
VPCMPISTRIrm
Int_VCVTTSD2SIrm
Int_CVTTSD2SIrm
VCVTSD2SIrm
Int_VCVTTSS2SIrm
Int_CVTTSS2SIrm
VCVTSS2SIrm
VPMACSDQLrm
VPMACSSDQLrm
PFMULrm
VPPERMrm
VPANDNrm
PFMINrm
PFRCPrm
VMOVDDUPrm
VMOVSHDUPrm
VMOVSLDUPrm
VPERMI2Qrm
VPSHAQrm
VPHADDBQrm
VPHADDUBQrm
VPSUBQrm
VPMOVSXBQrm
VPMOVZXBQrm
CVTTPD2DQrm
CVTPD2DQrm
VCVTTPS2DQrm
VCVTPS2DQrm
VPHSUBDQrm
VPADDQrm
VPHADDDQrm
VPUNPCKHDQrm
VPUNPCKLDQrm
VPMULDQrm
VPUNPCKHQDQrm
VPUNPCKLQDQrm
VPCLMULQDQrm
VPGATHERDQrm
VPHADDUDQrm
VPMULUDQrm
VPMOVSXDQrm
VPMOVZXDQrm
PFCMPEQrm
VPSHLQrm
VPSLLQrm
MMX_PSLLQrm
VPSRLQrm
MMX_PSRLQrm
VPCMPEQQrm
VPGATHERQQrm
VPINSRQrm
VPABSQrm
VPCONFLICTQrm
VPCMPGTQrm
VPROTQrm
VPBROADCASTQrm
VPSLLVQrm
VPSRLVQrm
VPMASKMOVQrm
VPHADDWQrm
VPHADDUWQrm
VPMOVSXWQrm
VPMOVZXWQrm
PFSUBRrm
VPORrm
VPXORrm
CVTPD2PSrm
VCVTPH2PSrm
VPERMI2PSrm
VPERMIL2PSrm
VCVTDQ2PSrm
FsVMOVAPSrm
FsMOVAPSrm
VADDSUBPSrm
VHSUBPSrm
VSUBPSrm
VMINCPSrm
VMAXCPSrm
VHADDPSrm
VADDPSrm
VANDPSrm
VFsANDPSrm
VGATHERDPSrm
VUNPCKHPSrm
VMOVHPSrm
VPERMILPSrm
VUNPCKLPSrm
VMULPSrm
VMOVLPSrm
VANDNPSrm
VFsANDNPSrm
VMINPSrm
VGATHERQPSrm
VORPSrm
VXORPSrm
VFsXORPSrm
VFsORPSrm
VINSERTPSrm
VTESTPSrm
VMOVUPSrm
VBLENDVPSrm
VDIVPSrm
VMASKMOVPSrm
VMAXPSrm
VFRCZPSrm
Int_VCVTSD2SSrm
Int_CVTSD2SSrm
VMOVDI2SSrm
Int_VCVTSI2SSrm
Int_CVTSI2SSrm
VRCP14SSrm
VRSQRT14SSrm
VRCP28SSrm
VRSQRT28SSrm
VSUBSSrm
VMINCSSrm
VMAXCSSrm
VADDSSrm
Int_VUCOMISSrm
Int_UCOMISSrm
Int_VCOMISSrm
Int_COMISSrm
VMULSSrm
VMINSSrm
Int_VCMPSSrm
Int_CMPSSrm
VBROADCASTSSrm
VDIVSSrm
VMOVSSrm
VMAXSSrm
VFRCZSSrm
PFCMPGTrm
PFRSQRTrm
VAESDECLASTrm
VAESENCLASTrm
VPTESTrm
VLDDQUrm
VMOVDQUrm
VPCMOVrm
VPSHAWrm
VPSRAWrm
MMX_PSRAWrm
VPHSUBBWrm
VPSADBWrm
VPHADDBWrm
VPUNPCKHBWrm
VPUNPCKLBWrm
VPHADDUBWrm
VPHSUBWrm
VPSUBWrm
VPMOVSXBWrm
VPMOVZXBWrm
VPHADDWrm
VPADDWrm
VPACKSSDWrm
VPACKUSDWrm
PI2FWrm
VPAVGWrm
VPMULHWrm
PF2IWrm
VPSHLWrm
VPSLLWrm
MMX_PSLLWrm
VPMULLWrm
VPSRLWrm
MMX_PSRLWrm
VPSIGNWrm
VPCMPEQWrm
PMULHRWrm
VPSUBSWrm
VPADDSWrm
VPMINSWrm
VPSUBUSWrm
VPADDUSWrm
VPMAXSWrm
VPCMPGTWrm
VPROTWrm
VPBROADCASTWrm
VPMULHUWrm
VPMINUWrm
VPMAXUWrm
VPMACSWWrm
VPMACSSWWrm
PFMAXrm
VCVTTPD2DQXrm
VCVTPD2DQXrm
VCVTPD2PSXrm
VMOVNTDQAYrm
VMOVDQAYrm
VPSUBBYrm
VPADDBYrm
VPSHUFBYrm
VPAVGBYrm
VPSIGNBYrm
VPCMPEQBYrm
VPSUBSBYrm
VPADDSBYrm
VPMINSBYrm
VPSUBUSBYrm
VPADDUSBYrm
VPMAXSBYrm
VPCMPGTBYrm
VPBROADCASTBYrm
VPMINUBYrm
VPMAXUBYrm
VPBLENDVBYrm
VPACKSSWBYrm
VPACKUSWBYrm
VPSRADYrm
VPHSUBDYrm
VPSUBDYrm
VPMOVSXBDYrm
VPMOVZXBDYrm
VPHADDDYrm
VPADDDYrm
VPGATHERDDYrm
VPSLLDYrm
VPMULLDYrm
VPSRLDYrm
VPERMDYrm
VPANDYrm
VPSIGNDYrm
VCVTDQ2PDYrm
VCVTPS2PDYrm
VMOVAPDYrm
VADDSUBPDYrm
VHSUBPDYrm
VSUBPDYrm
VMINCPDYrm
VMAXCPDYrm
VHADDPDYrm
VADDPDYrm
VANDPDYrm
VGATHERDPDYrm
VUNPCKHPDYrm
VPERMILPDYrm
VUNPCKLPDYrm
VMULPDYrm
VANDNPDYrm
VMINPDYrm
VGATHERQPDYrm
VORPDYrm
VXORPDYrm
VTESTPDYrm
VMOVUPDYrm
VBLENDVPDYrm
VDIVPDYrm
VMASKMOVPDYrm
VMAXPDYrm
VPCMPEQDYrm
VPGATHERQDYrm
VPMINSDYrm
VBROADCASTSDYrm
VPMAXSDYrm
VPCMPGTDYrm
VPBROADCASTDYrm
VPMINUDYrm
VPMAXUDYrm
VPSRAVDYrm
VPSLLVDYrm
VPSRLVDYrm
VPMASKMOVDYrm
VPMADDWDYrm
VPUNPCKHWDYrm
VPUNPCKLWDYrm
VPMOVSXWDYrm
VPMOVZXWDYrm
VPANDNYrm
VMOVDDUPYrm
VMOVSHDUPYrm
VMOVSLDUPYrm
VPSUBQYrm
VPMOVSXBQYrm
VPMOVZXBQYrm
VCVTTPD2DQYrm
VCVTPD2DQYrm
VCVTTPS2DQYrm
VCVTPS2DQYrm
VPADDQYrm
VPUNPCKHDQYrm
VPUNPCKLDQYrm
VPMULDQYrm
VPUNPCKHQDQYrm
VPUNPCKLQDQYrm
VPGATHERDQYrm
VPMULUDQYrm
VPMOVSXDQYrm
VPMOVZXDQYrm
VPSLLQYrm
VPSRLQYrm
VPCMPEQQYrm
VPGATHERQQYrm
VPCMPGTQYrm
VPBROADCASTQYrm
VPSLLVQYrm
VPSRLVQYrm
VPMASKMOVQYrm
VPMOVSXWQYrm
VPMOVZXWQYrm
VPORYrm
VPXORYrm
VCVTPD2PSYrm
VCVTPH2PSYrm
VCVTDQ2PSYrm
VMOVAPSYrm
VADDSUBPSYrm
VHSUBPSYrm
VSUBPSYrm
VMINCPSYrm
VMAXCPSYrm
VHADDPSYrm
VADDPSYrm
VANDPSYrm
VGATHERDPSYrm
VUNPCKHPSYrm
VPERMILPSYrm
VUNPCKLPSYrm
VMULPSYrm
VPERMPSYrm
VANDNPSYrm
VMINPSYrm
VGATHERQPSYrm
VORPSYrm
VXORPSYrm
VTESTPSYrm
VMOVUPSYrm
VBLENDVPSYrm
VDIVPSYrm
VMASKMOVPSYrm
VMAXPSYrm
VBROADCASTSSYrm
VPTESTYrm
VLDDQUYrm
VMOVDQUYrm
VPSRAWYrm
VPSADBWYrm
VPUNPCKHBWYrm
VPUNPCKLBWYrm
VPHSUBWYrm
VPSUBWYrm
VPMOVSXBWYrm
VPMOVZXBWYrm
VPHADDWYrm
VPADDWYrm
VPACKSSDWYrm
VPACKUSDWYrm
VPAVGWYrm
VPMULHWYrm
VPSLLWYrm
VPMULLWYrm
VPSRLWYrm
VPSIGNWYrm
VPCMPEQWYrm
VPSUBSWYrm
VPADDSWYrm
VPMINSWYrm
VPSUBUSWYrm
VPADDUSWYrm
VPMAXSWYrm
VPCMPGTWYrm
VPBROADCASTWYrm
VPMULHUWYrm
VPMINUWYrm
VPMAXUWYrm
Int_VCVTSI2SD64Zrm
Int_VCVTUSI2SD64Zrm
Int_VCVTTSD2SI64Zrm
VCVTSD2SI64Zrm
Int_VCVTTSS2SI64Zrm
VCVTSS2SI64Zrm
Int_VCVTTSD2USI64Zrm
VCVTSD2USI64Zrm
Int_VCVTTSS2USI64Zrm
VCVTSS2USI64Zrm
Int_VCVTSI2SS64Zrm
Int_VCVTUSI2SS64Zrm
VPSRADZrm
VPSUBDZrm
VPMOVSXBDZrm
VPMOVZXBDZrm
VPADDDZrm
VPANDDZrm
VPGATHERDDZrm
VPSLLDZrm
VPMULLDZrm
VPSRLDZrm
VPBLENDMDZrm
VPERMDZrm
VPTESTMDZrm
VPANDNDZrm
VCVTDQ2PDZrm
VCVTUDQ2PDZrm
VCVTPS2PDZrm
VMOVAPDZrm
VSUBPDZrm
VADDPDZrm
VGATHERDPDZrm
VUNPCKHPDZrm
VUNPCKLPDZrm
VMULPDZrm
VBLENDMPDZrm
VPERMPDZrm
VMINPDZrm
VGATHERQPDZrm
VSQRTPDZrm
VMOVUPDZrm
VDIVPDZrm
VMAXPDZrm
VPCMPEQDZrm
VPGATHERQDZrm
VPORDZrm
VPXORDZrm
VCVTSI642SDZrm
VCVTUSI642SDZrm
Int_VCVTSI2SDZrm
Int_VCVTUSI2SDZrm
VCVTSS2SDZrm
VSUBSDZrm
VADDSDZrm
Int_VUCOMISDZrm
Int_VCOMISDZrm
VMULSDZrm
VPMINSDZrm
VMINSDZrm
VCMPSDZrm
VBROADCASTSDZrm
VDIVSDZrm
VMOVSDZrm
VPMAXSDZrm
VMAXSDZrm
VPCMPGTDZrm
VPBROADCASTDZrm
VPMINUDZrm
VPMAXUDZrm
VPSRAVDZrm
VPSLLVDZrm
VPSRLVDZrm
VPMOVSXWDZrm
VPMOVZXWDZrm
VMOVDI2PDIZrm
VMOVQI2PQIZrm
VMOVZPQILo2PQIZrm
Int_VCVTTSD2SIZrm
VCVTSD2SIZrm
Int_VCVTTSS2SIZrm
VCVTSS2SIZrm
Int_VCVTTSD2USIZrm
VCVTSD2USIZrm
Int_VCVTTSS2USIZrm
VCVTSS2USIZrm
VMOVDDUPZrm
VMOVSHDUPZrm
VMOVSLDUPZrm
VPSRAQZrm
VPSUBQZrm
VPMOVSXBQZrm
VPMOVZXBQZrm
VCVTTPD2DQZrm
VCVTPD2DQZrm
VCVTTPS2DQZrm
VCVTPS2DQZrm
VPADDQZrm
VPUNPCKHDQZrm
VPUNPCKLDQZrm
VPMULDQZrm
VPANDQZrm
VPUNPCKHQDQZrm
VPUNPCKLQDQZrm
VPGATHERDQZrm
VCVTTPD2UDQZrm
VCVTPD2UDQZrm
VCVTTPS2UDQZrm
VCVTPS2UDQZrm
VPMULUDQZrm
VPMOVSXDQZrm
VPMOVZXDQZrm
VPSLLQZrm
VPSRLQZrm
VPBLENDMQZrm
VPERMQZrm
VPTESTMQZrm
VPANDNQZrm
VPCMPEQQZrm
VPGATHERQQZrm
VPORQZrm
VPXORQZrm
VPMINSQZrm
VPMAXSQZrm
VPCMPGTQZrm
VPBROADCASTQZrm
VPMINUQZrm
VPMAXUQZrm
VPSRAVQZrm
VPSLLVQZrm
VPSRLVQZrm
VPMOVSXWQZrm
VPMOVZXWQZrm
VCVTPD2PSZrm
VCVTPH2PSZrm
VCVTDQ2PSZrm
VCVTUDQ2PSZrm
VMOVAPSZrm
VSUBPSZrm
VADDPSZrm
VGATHERDPSZrm
VUNPCKHPSZrm
VUNPCKLPSZrm
VMULPSZrm
VBLENDMPSZrm
VPERMPSZrm
VMINPSZrm
VGATHERQPSZrm
VSQRTPSZrm
VMOVUPSZrm
VDIVPSZrm
VMAXPSZrm
VCVTSI642SSZrm
VCVTUSI642SSZrm
VCVTSD2SSZrm
VMOVDI2SSZrm
Int_VCVTSI2SSZrm
Int_VCVTUSI2SSZrm
VSUBSSZrm
VADDSSZrm
Int_VUCOMISSZrm
Int_VCOMISSZrm
VMULSSZrm
VMINSSZrm
VCMPSSZrm
VBROADCASTSSZrm
VDIVSSZrm
VMOVSSZrm
VMAXSSZrm
MMX_PALIGNR64irm
MMX_PSUBBirm
MMX_PADDBirm
MMX_PAVGBirm
MMX_PCMPEQBirm
MMX_PSUBSBirm
MMX_PADDSBirm
MMX_PSUBUSBirm
MMX_PADDUSBirm
MMX_PCMPGTBirm
MMX_PMINUBirm
MMX_PMAXUBirm
MMX_PACKSSWBirm
MMX_PACKUSWBirm
MMX_PSUBDirm
MMX_PADDDirm
MMX_PANDirm
MMX_CVTPI2PDirm
MMX_PCMPEQDirm
MMX_PCMPGTDirm
MMX_PMADDWDirm
MMX_PUNPCKHWDirm
MMX_PUNPCKLWDirm
MMX_CVTTPD2PIirm
MMX_CVTPD2PIirm
MMX_CVTTPS2PIirm
MMX_CVTPS2PIirm
MMX_PANDNirm
MMX_PSUBQirm
MMX_PADDQirm
MMX_PUNPCKHDQirm
MMX_PUNPCKLDQirm
MMX_PMULUDQirm
MMX_PORirm
MMX_PXORirm
MMX_CVTPI2PSirm
MMX_PSADBWirm
MMX_PUNPCKHBWirm
MMX_PUNPCKLBWirm
MMX_PSUBWirm
MMX_PADDWirm
MMX_PACKSSDWirm
MMX_PAVGWirm
MMX_PMULHWirm
MMX_PMULLWirm
MMX_PCMPEQWirm
MMX_PSUBSWirm
MMX_PADDSWirm
MMX_PMINSWirm
MMX_PSUBUSWirm
MMX_PADDUSWirm
MMX_PMAXSWirm
MMX_PCMPGTWirm
MMX_PMULHUWirm
VPBROADCASTDZkrm
VPBROADCASTQZkrm
VINSERTPSzrm
MOV32sm
MOV64sm
MOV16sm
EH_SjLj_Setup
SUB_FST0r
ADD_FST0r
MUL_FST0r
COM_FST0r
COMP_FST0r
SUBR_FST0r
DIVR_FST0r
DIV_FST0r
VFMADDSUBPDr231r
VFMSUBPDr231r
VFNMSUBPDr231r
VFMSUBADDPDr231r
VFMADDPDr231r
VFNMADDPDr231r
VFMSUBSDr231r
VFNMSUBSDr231r
VFMADDSDr231r
VFNMADDSDr231r
VFMADDSUBPSr231r
VFMSUBPSr231r
VFNMSUBPSr231r
VFMSUBADDPSr231r
VFMADDPSr231r
VFNMADDPSr231r
VFMSUBSSr231r
VFNMSUBSSr231r
VFMADDSSr231r
VFNMADDSSr231r
VFMADDSUBPDr132r
VFMSUBPDr132r
VFNMSUBPDr132r
VFMSUBADDPDr132r
VFMADDPDr132r
VFNMADDPDr132r
VFMSUBSDr132r
VFNMSUBSDr132r
VFMADDSDr132r
VFNMADDSDr132r
VFMADDSUBPSr132r
VFMSUBPSr132r
VFNMSUBPSr132r
VFMSUBADDPSr132r
VFMADDPSr132r
VFNMADDPSr132r
VFMSUBSSr132r
VFNMSUBSSr132r
VFMADDSSr132r
VFNMADDSSr132r
LEA32r
DEC32r
INC32r
MOVPC32r
SETB_C32r
RDSEED32r
RDRAND32r
NEG32r
PUSH32r
CALL32r
IMUL32r
BSWAP32r
JMP32r
POP32r
STR32r
SLDT32r
NOT32r
IDIV32r
SMSW32r
DEC32_32r
INC32_32r
LEA64_32r
DEC64_32r
INC64_32r
VFMADDSUBPDr213r
VFMSUBPDr213r
VFNMSUBPDr213r
VFMSUBADDPDr213r
VFMADDPDr213r
VFNMADDPDr213r
VFMSUBSDr213r
VFNMSUBSDr213r
VFMADDSDr213r
VFNMADDSDr213r
VFMADDSUBPSr213r
VFMSUBPSr213r
VFNMSUBPSr213r
VFMSUBADDPSr213r
VFMADDPSr213r
VFNMADDPSr213r
VFMSUBSSr213r
VFNMSUBSSr213r
VFMADDSSr213r
VFNMADDSSr213r
LEA64r
DEC64r
INC64r
SETB_C64r
RDSEED64r
RDRAND64r
NEG64r
PUSH64r
CALL64r
IMUL64r
BSWAP64r
JMP64r
POP64r
STR64r
SLDT64r
NOT64r
IDIV64r
SMSW64r
LEA16r
DEC16r
INC16r
SETB_C16r
RDSEED16r
RDRAND16r
NEG16r
PUSH16r
CALL16r
IMUL16r
JMP16r
POP16r
STR16r
LLDT16r
SLDT16r
NOT16r
IDIV16r
LMSW16r
SMSW16r
FNSTSW16r
DEC32_16r
INC32_16r
DEC64_16r
INC64_16r
DEC8r
INC8r
SETB_C8r
NEG8r
IMUL8r
NOT8r
IDIV8r
SETAr
SETBr
VROUNDPDr
VSQRTPDr
VROUNDYPDr
VROUNDSDr
VRNDSCALESDr
VSQRTSDr
SETAEr
SETBEr
SETGEr
SETLEr
SETNEr
SETEr
UCOM_Fr
SETGr
UCOM_FIr
SETLr
SETNOr
SETOr
UCOM_FPr
UCOM_FIPr
TAILJMPr
SETNPr
UCOM_FPPr
SETPr
VERRr
LTRr
SETNSr
VROUNDPSr
VRCPPSr
VRSQRTPSr
VSQRTPSr
VROUNDYPSr
VROUNDSSr
VRNDSCALESSr
VRCPSSr
VRSQRTSSr
VSQRTSSr
SETSr
VERWr
VSQRTPDYr
VRCPPSYr
VRSQRTPSYr
VSQRTPSYr
VFMADDSUB213PDZr
VFMSUB213PDZr
VFNMSUB213PDZr
VFMSUBADD213PDZr
VFMADD213PDZr
VFNMADD213PDZr
VRCP14PDZr
VRSQRT14PDZr
VRCP28PDZr
VRSQRT28PDZr
VRNDSCALEPDZr
VFMSUBSDZr
VFNMSUBSDZr
VFMADDSDZr
VFNMADDSDZr
VSQRTSDZr
VFMADDSUB213PSZr
VFMSUB213PSZr
VFNMSUB213PSZr
VFMSUBADD213PSZr
VFMADD213PSZr
VFNMADD213PSZr
VRCP14PSZr
VRSQRT14PSZr
VRCP28PSZr
VRSQRT28PSZr
VRNDSCALEPSZr
VFMSUBSSZr
VFNMSUBSSZr
VFMADDSSZr
VFNMADDSSZr
VSQRTSSZr
XCHG32ar
XCHG64ar
XCHG16ar
MOV32cr
MOV64cr
MOV32dr
MOV64dr
Int_MemBarrier
OUT32ir
OUT16ir
OUT8ir
KMOVWkr
VMOVDQA32mr
SBB32mr
LOCK_SUB32mr
ADC32mr
BTC32mr
LOCK_ADD32mr
LOCK_AND32mr
MOVBE32mr
CMP32mr
LOCK_XOR32mr
LOCK_OR32mr
BTR32mr
BTS32mr
BT32mr
VMOVDQU32mr
RELEASE_MOV32mr
VMOVDQA64mr
SBB64mr
LOCK_SUB64mr
ADC64mr
BTC64mr
LOCK_ADD64mr
LOCK_AND64mr
MMX_MOVD64mr
MOVBE64mr
CMP64mr
MMX_MOVQ64mr
LOCK_XOR64mr
LOCK_OR64mr
BTR64mr
BTS64mr
BT64mr
VMOVDQU64mr
RELEASE_MOV64mr
MOVNTI_64mr
VMOVSDto64mr
VFMADDSUBPD4mr
VFMSUBPD4mr
VFNMSUBPD4mr
VFMSUBADDPD4mr
VFMADDPD4mr
VFNMADDPD4mr
VFMSUBSD4mr
VFNMSUBSD4mr
VFMADDSD4mr
VFNMADDSD4mr
VFMADDSUBPS4mr
VFMSUBPS4mr
VFNMSUBPS4mr
VFMSUBADDPS4mr
VFMADDPS4mr
VFNMADDPS4mr
VFMSUBSS4mr
VFNMSUBSS4mr
VFMADDSS4mr
VFNMADDSS4mr
VEXTRACTF32x4mr
VEXTRACTI32x4mr
VEXTRACTF64x4mr
VEXTRACTI64x4mr
SBB16mr
LOCK_SUB16mr
ADC16mr
BTC16mr
LOCK_ADD16mr
LOCK_AND16mr
MOVBE16mr
ARPL16mr
CMP16mr
LOCK_XOR16mr
LOCK_OR16mr
BTR16mr
BTS16mr
BT16mr
RELEASE_MOV16mr
VEXTRACTF128mr
VEXTRACTI128mr
SBB8mr
LOCK_SUB8mr
ADC8mr
LOCK_ADD8mr
LOCK_AND8mr
CMP8mr
LOCK_XOR8mr
LOCK_OR8mr
RELEASE_MOV8mr
VMOVDQAmr
VPSHABmr
VPMOVUSDBmr
VPMOVSDBmr
VPMOVDBmr
VPSHLBmr
VPMOVUSQBmr
VPMOVSQBmr
VPMOVQBmr
VPEXTRBmr
VPROTBmr
VPSHADmr
VPSHLDmr
VPERMIL2PDmr
VMOVAPDmr
VMOVHPDmr
VMOVLPDmr
VMOVNTPDmr
VMOVUPDmr
VMASKMOVPDmr
VPMOVUSQDmr
VPMOVSQDmr
VPMOVQDmr
VPEXTRDmr
VMOVSDmr
VPROTDmr
VPMASKMOVDmr
VCVTPS2PHmr
VMOVPDI2DImr
VMOVSS2DImr
VMOVPQI2QImr
MOVNTImr
VPPERMmr
VPSHAQmr
VMOVNTDQmr
VPSHLQmr
VPEXTRQmr
MMX_MOVNTQmr
VPROTQmr
VPMASKMOVQmr
VPERMIL2PSmr
VMOVAPSmr
VMOVHPSmr
VMOVLPSmr
VEXTRACTPSmr
VMOVNTPSmr
VMOVUPSmr
VMASKMOVPSmr
VMOVSSmr
VMOVDQUmr
VPCMOVmr
VPSHAWmr
VPMOVUSDWmr
VPMOVSDWmr
VPMOVDWmr
VPSHLWmr
VPMOVUSQWmr
VPMOVSQWmr
VPMOVQWmr
VPEXTRWmr
VPROTWmr
VMOVDQAYmr
VMOVAPDYmr
VMOVNTPDYmr
VMOVUPDYmr
VMASKMOVPDYmr
VPMASKMOVDYmr
VCVTPS2PHYmr
VMOVNTDQYmr
VPMASKMOVQYmr
VMOVAPSYmr
VMOVNTPSYmr
VMOVUPSYmr
VMASKMOVPSYmr
VMOVDQUYmr
VMOVSDto64Zmr
VMOVPQIto64Zmr
VPSCATTERDDZmr
VMOVAPDZmr
VSCATTERDPDZmr
VSCATTERQPDZmr
VMOVUPDZmr
VPSCATTERQDZmr
VMOVSDZmr
VCVTPS2PHZmr
VMOVPDI2DIZmr
VMOVSS2DIZmr
VPSCATTERDQZmr
VPSCATTERQQZmr
VMOVAPSZmr
VSCATTERDPSZmr
VSCATTERQPSZmr
VMOVUPSZmr
VMOVSSZmr
PUSH32rmr
POP32rmr
PUSH64rmr
POP64rmr
PUSH16rmr
POP16rmr
VEXTRACTPSzmr
SHA1MSG1rr
SHA256MSG1rr
PFRCPIT1rr
PFRSQIT1rr
VMOVDQA32rr
CMOVA32rr
SBB32rr
SUB32rr
CMOVB32rr
ADC32rr
BLCIC32rr
BLSIC32rr
T1MSKC32rr
BTC32rr
VMREAD32rr
XADD32rr
AND32rr
CMOVAE32rr
CMOVBE32rr
CMOVGE32rr
CMOVLE32rr
CMOVNE32rr
VMWRITE32rr
CMOVE32rr
BSF32rr
CMPXCHG32rr
CMOVG32rr
BLCI32rr
BZHI32rr
BLSI32rr
BLCMSK32rr
BLSMSK32rr
TZMSK32rr
BLCFILL32rr
BLSFILL32rr
LSL32rr
IMUL32rr
CMOVL32rr
ANDN32rr
IN32rr
CMOVNO32rr
CMOVO32rr
PDEP32rr
CMP32rr
CMOVNP32rr
CMOVP32rr
LAR32rr
XOR32rr
BSR32rr
BLSR32rr
BTR32rr
BEXTR32rr
BLCS32rr
CMOVNS32rr
BTS32rr
CMOVS32rr
BT32rr
POPCNT32rr
LZCNT32rr
TZCNT32rr
TEST32rr
OUT32rr
PEXT32rr
VMOVDQU32rr
MOV32rr
ADCX32rr
SHLX32rr
MULX32rr
ADOX32rr
SARX32rr
SHRX32rr
SHA1MSG2rr
SHA256MSG2rr
SHA256RNDS2rr
PFRCPIT2rr
VMOVDQA64rr
CMOVA64rr
SBB64rr
SUB64rr
CMOVB64rr
ADC64rr
BLCIC64rr
BLSIC64rr
T1MSKC64rr
BTC64rr
VMREAD64rr
XADD64rr
AND64rr
Int_VCVTSI2SD64rr
Int_CVTSI2SD64rr
MMX_MOVD64rr
CMOVAE64rr
CMOVBE64rr
CMOVGE64rr
CMOVLE64rr
CMOVNE64rr
VMWRITE64rr
CMOVE64rr
BSF64rr
CMPXCHG64rr
CMOVG64rr
BLCI64rr
BZHI64rr
Int_VCVTTSD2SI64rr
Int_CVTTSD2SI64rr
VCVTSD2SI64rr
Int_VCVTTSS2SI64rr
Int_CVTTSS2SI64rr
VCVTSS2SI64rr
BLSI64rr
BLCMSK64rr
BLSMSK64rr
TZMSK64rr
BLCFILL64rr
BLSFILL64rr
LSL64rr
IMUL64rr
CMOVL64rr
ANDN64rr
CMOVNO64rr
CMOVO64rr
PDEP64rr
CMP64rr
CMOVNP64rr
CMOVP64rr
MMX_MOVQ64rr
LAR64rr
MMX_MOVQ2FR64rr
XOR64rr
BSR64rr
BLSR64rr
BTR64rr
BEXTR64rr
BLCS64rr
CMOVNS64rr
Int_VCVTSI2SS64rr
Int_CVTSI2SS64rr
BTS64rr
CMOVS64rr
BT64rr
POPCNT64rr
LZCNT64rr
TZCNT64rr
TEST64rr
PEXT64rr
VMOVDQU64rr
MOV64rr
ADCX64rr
SHLX64rr
MULX64rr
ADOX64rr
SARX64rr
SHRX64rr
MMX_MOVD64from64rr
MMX_MOVD64to64rr
VMOVSDto64rr
VMOVPQIto64rr
VFMADDSUBPD4rr
VFMSUBPD4rr
VFNMSUBPD4rr
VFMSUBADDPD4rr
VFMADDPD4rr
VFNMADDPD4rr
VFMSUBSD4rr
VFNMSUBSD4rr
VFMADDSD4rr
VFNMADDSD4rr
VFMADDSUBPS4rr
VFMSUBPS4rr
VFNMSUBPS4rr
VFMSUBADDPS4rr
VFMADDPS4rr
VFNMADDPS4rr
VFMSUBSS4rr
VFNMSUBSS4rr
VFMADDSS4rr
VFNMADDSS4rr
VEXTRACTF32x4rr
VINSERTF32x4rr
VEXTRACTI32x4rr
VINSERTI32x4rr
VEXTRACTF64x4rr
VINSERTF64x4rr
VEXTRACTI64x4rr
VINSERTI64x4rr
CMOVA16rr
SBB16rr
SUB16rr
CMOVB16rr
ADC16rr
BTC16rr
XADD16rr
AND16rr
CMOVAE16rr
CMOVBE16rr
CMOVGE16rr
CMOVLE16rr
CMOVNE16rr
CMOVE16rr
BSF16rr
CMPXCHG16rr
CMOVG16rr
ARPL16rr
LSL16rr
IMUL16rr
CMOVL16rr
IN16rr
CMOVNO16rr
CMOVO16rr
CMP16rr
CMOVNP16rr
CMOVP16rr
LAR16rr
XOR16rr
BSR16rr
BTR16rr
CMOVNS16rr
BTS16rr
CMOVS16rr
BT16rr
POPCNT16rr
LZCNT16rr
TZCNT16rr
TEST16rr
OUT16rr
MOV16rr
VPALIGNR256rr
VPERM2F128rr
VEXTRACTF128rr
VINSERTF128rr
VPERM2I128rr
VEXTRACTI128rr
VINSERTI128rr
VPCMPESTRM128rr
VPCMPISTRM128rr
VPALIGNR128rr
VAESKEYGENASSIST128rr
SBB8rr
SUB8rr
ADC8rr
XADD8rr
AND8rr
CMPXCHG8rr
IN8rr
CMP8rr
XOR8rr
TEST8rr
OUT8rr
MOV8rr
VMOVDQArr
VPSHABrr
VPSUBBrr
VPADDBrr
VPMOVUSDBrr
VPMOVSDBrr
VPMOVDBrr
VPSHUFBrr
VPAVGBrr
VPMOVMSKBrr
MMX_PMOVMSKBrr
VPSHLBrr
VPSIGNBrr
VPCMPEQBrr
VPMOVUSQBrr
VPMOVSQBrr
VPMOVQBrr
VPINSRBrr
VPEXTRBrr
VPSUBSBrr
VPADDSBrr
VPMINSBrr
VPSUBUSBrr
VPADDUSBrr
PAVGUSBrr
VPMAXSBrr
VPCMPGTBrr
VPROTBrr
VPBROADCASTBrr
VPMINUBrr
PFSUBrr
VPMAXUBrr
VPBLENDVBrr
VPACKSSWBrr
VPACKUSWBrr
PFACCrr
PFNACCrr
PFPNACCrr
VAESDECrr
VAESIMCrr
VAESENCrr
VPERMI2Drr
VPBROADCASTMW2Drr
VPSHADrr
VPSRADrr
MMX_PSRADrr
VPHADDBDrr
VPHADDUBDrr
VPHSUBDrr
VPSUBDrr
VPMOVSXBDrr
VPMOVZXBDrr
PFADDrr
VPHADDDrr
VPADDDrr
VPMACSDDrr
VPMACSSDDrr
PI2FDrr
PF2IDrr
VPSHLDrr
VPSLLDrr
MMX_PSLLDrr
VPMULLDrr
VPSRLDrr
MMX_PSRLDrr
VPANDrr
VPSIGNDrr
VPERMI2PDrr
VPERMIL2PDrr
VCVTDQ2PDrr
VCVTPS2PDrr
VMOVAPDrr
PSWAPDrr
VADDSUBPDrr
VHSUBPDrr
VSUBPDrr
VMINCPDrr
VMAXCPDrr
VHADDPDrr
VADDPDrr
VANDPDrr
VFsANDPDrr
VUNPCKHPDrr
VMOVMSKPDrr
VPERMILPDrr
VUNPCKLPDrr
VMULPDrr
VANDNPDrr
VFsANDNPDrr
VMINPDrr
VORPDrr
VXORPDrr
VFsXORPDrr
VFsORPDrr
VTESTPDrr
VMOVUPDrr
VBLENDVPDrr
VDIVPDrr
VMAXPDrr
VFRCZPDrr
VPCMPEQDrr
VPMOVUSQDrr
VPMOVSQDrr
VPMOVQDrr
VPINSRDrr
VPEXTRDrr
Int_VCVTSI2SDrr
Int_CVTSI2SDrr
Int_VCVTSS2SDrr
Int_CVTSS2SDrr
VRCP14SDrr
VRSQRT14SDrr
VRCP28SDrr
VRSQRT28SDrr
VPABSDrr
VSUBSDrr
VMINCSDrr
VMAXCSDrr
VADDSDrr
Int_VUCOMISDrr
Int_UCOMISDrr
Int_VCOMISDrr
Int_COMISDrr
VMULSDrr
VPMINSDrr
VMINSDrr
Int_VCMPSDrr
Int_CMPSDrr
VDIVSDrr
VMOVSDrr
VPMAXSDrr
VMAXSDrr
VFRCZSDrr
VMOV64toSDrr
VPCONFLICTDrr
VPCMPGTDrr
VPROTDrr
VPBROADCASTDrr
VPMINUDrr
VPMAXUDrr
VPSRAVDrr
VPSLLVDrr
VPSRLVDrr
VPHSUBWDrr
VPHADDWDrr
VPMADDWDrr
VPUNPCKHWDrr
VPUNPCKLWDrr
VPMACSWDrr
VPMADCSWDrr
VPMACSSWDrr
VPMADCSSWDrr
VPHADDUWDrr
VPMOVSXWDrr
VPMOVZXWDrr
PFCMPGErr
SHA1NEXTErr
LD_Frr
ST_Frr
VCVTPS2PHrr
VPMACSDQHrr
VPMACSSDQHrr
VMOVPDI2DIrr
VMOVSS2DIrr
VMOVDI2PDIrr
VMOVPQI2QIrr
VMOVZQI2PQIrr
VMOVZPQILo2PQIrr
VMOV64toPQIrr
VPCMPESTRIrr
VPCMPISTRIrr
Int_VCVTTSD2SIrr
Int_CVTTSD2SIrr
VCVTSD2SIrr
Int_VCVTTSS2SIrr
Int_CVTTSS2SIrr
VCVTSS2SIrr
VPMACSDQLrr
VPMACSSDQLrr
PFMULrr
VPPERMrr
VPANDNrr
PFMINrr
PFRCPrr
ST_FPrr
VMOVDDUPrr
VMOVSHDUPrr
VMOVSLDUPrr
MMX_MOVFR642Qrr
VPBROADCASTMB2Qrr
VPERMI2Qrr
MMX_MOVDQ2Qrr
VPSHAQrr
VPHADDBQrr
VPHADDUBQrr
VPSUBQrr
VPMOVSXBQrr
VPMOVZXBQrr
VCVTTPD2DQrr
VCVTPD2DQrr
MMX_MOVQ2DQrr
VCVTTPS2DQrr
VCVTPS2DQrr
VPHSUBDQrr
VPADDQrr
VPHADDDQrr
VPUNPCKHDQrr
VPUNPCKLDQrr
VPMULDQrr
VPUNPCKHQDQrr
VPUNPCKLQDQrr
VPCLMULQDQrr
VPHADDUDQrr
VPMULUDQrr
VPMOVSXDQrr
VPMOVZXDQrr
PFCMPEQrr
VPSHLQrr
VPSLLQrr
MMX_PSLLQrr
VPSRLQrr
MMX_PSRLQrr
VPCMPEQQrr
VPINSRQrr
VPEXTRQrr
VPABSQrr
VPCONFLICTQrr
VPCMPGTQrr
VPROTQrr
VPBROADCASTQrr
VPSLLVQrr
VPSRLVQrr
VPHADDWQrr
VPHADDUWQrr
VPMOVSXWQrr
VPMOVZXWQrr
PFSUBRrr
VPORrr
VPXORrr
VCVTPD2PSrr
VCVTPH2PSrr
VPERMI2PSrr
VPERMIL2PSrr
VCVTDQ2PSrr
VMOVAPSrr
VADDSUBPSrr
VHSUBPSrr
VSUBPSrr
VMINCPSrr
VMAXCPSrr
VHADDPSrr
VADDPSrr
VANDPSrr
VFsANDPSrr
VUNPCKHPSrr
VMOVLHPSrr
VMOVMSKPSrr
VMOVHLPSrr
VPERMILPSrr
VUNPCKLPSrr
VMULPSrr
VANDNPSrr
VFsANDNPSrr
VMINPSrr
VORPSrr
VXORPSrr
VFsXORPSrr
VFsORPSrr
VEXTRACTPSrr
VINSERTPSrr
VTESTPSrr
VMOVUPSrr
VBLENDVPSrr
VDIVPSrr
VMAXPSrr
VFRCZPSrr
Int_VCVTSD2SSrr
Int_CVTSD2SSrr
VMOVDI2SSrr
Int_VCVTSI2SSrr
Int_CVTSI2SSrr
VRCP14SSrr
VRSQRT14SSrr
VRCP28SSrr
VRSQRT28SSrr
VSUBSSrr
VMINCSSrr
VMAXCSSrr
VADDSSrr
Int_VUCOMISSrr
Int_UCOMISSrr
Int_VCOMISSrr
Int_COMISSrr
VMULSSrr
VMINSSrr
Int_VCMPSSrr
Int_CMPSSrr
VBROADCASTSSrr
VDIVSSrr
VMOVSSrr
VMAXSSrr
VFRCZSSrr
PFCMPGTrr
MWAITrr
PFRSQRTrr
VAESDECLASTrr
VAESENCLASTrr
VPTESTrr
VMOVDQUrr
VPCMOVrr
VPSHAWrr
VPSRAWrr
MMX_PSRAWrr
VPHSUBBWrr
VPSADBWrr
VPHADDBWrr
VPUNPCKHBWrr
KUNPCKBWrr
VPUNPCKLBWrr
VPHADDUBWrr
VPHSUBWrr
VPSUBWrr
VPMOVSXBWrr
VPMOVZXBWrr
VPHADDWrr
VPADDWrr
KANDWrr
VPACKSSDWrr
VPACKUSDWrr
VPMOVUSDWrr
VPMOVSDWrr
VPMOVDWrr
PI2FWrr
VPAVGWrr
VPMULHWrr
PF2IWrr
VPSHLWrr
VPSLLWrr
MMX_PSLLWrr
VPMULLWrr
VPSRLWrr
MMX_PSRLWrr
KANDNWrr
VPSIGNWrr
VPCMPEQWrr
VPMOVUSQWrr
VPMOVSQWrr
VPMOVQWrr
PMULHRWrr
KORWrr
KXNORWrr
KXORWrr
VPSUBSWrr
VPADDSWrr
VPMINSWrr
VPSUBUSWrr
VPADDUSWrr
VPMAXSWrr
VPCMPGTWrr
KNOTWrr
VPROTWrr
VPBROADCASTWrr
KORTESTWrr
VPMULHUWrr
VPMINUWrr
VPMAXUWrr
VPMACSWWrr
VPMACSSWWrr
PFMAXrr
VMOVDQAYrr
VPSUBBYrr
VPADDBYrr
VPSHUFBYrr
VPAVGBYrr
VPMOVMSKBYrr
VPSIGNBYrr
VPCMPEQBYrr
VPSUBSBYrr
VPADDSBYrr
VPMINSBYrr
VPSUBUSBYrr
VPADDUSBYrr
VPMAXSBYrr
VPCMPGTBYrr
VPBROADCASTBYrr
VPMINUBYrr
VPMAXUBYrr
VPBLENDVBYrr
VPACKSSWBYrr
VPACKUSWBYrr
VPSRADYrr
VPHSUBDYrr
VPSUBDYrr
VPMOVSXBDYrr
VPMOVZXBDYrr
VPHADDDYrr
VPADDDYrr
VPSLLDYrr
VPMULLDYrr
VPSRLDYrr
VPERMDYrr
VPANDYrr
VPSIGNDYrr
VCVTDQ2PDYrr
VCVTPS2PDYrr
VMOVAPDYrr
VADDSUBPDYrr
VHSUBPDYrr
VSUBPDYrr
VMINCPDYrr
VMAXCPDYrr
VHADDPDYrr
VADDPDYrr
VANDPDYrr
VUNPCKHPDYrr
VMOVMSKPDYrr
VPERMILPDYrr
VUNPCKLPDYrr
VMULPDYrr
VANDNPDYrr
VMINPDYrr
VORPDYrr
VXORPDYrr
VTESTPDYrr
VMOVUPDYrr
VBLENDVPDYrr
VDIVPDYrr
VMAXPDYrr
VPCMPEQDYrr
VPMINSDYrr
VBROADCASTSDYrr
VPMAXSDYrr
VPCMPGTDYrr
VPBROADCASTDYrr
VPMINUDYrr
VPMAXUDYrr
VPSRAVDYrr
VPSLLVDYrr
VPSRLVDYrr
VPMADDWDYrr
VPUNPCKHWDYrr
VPUNPCKLWDYrr
VPMOVSXWDYrr
VPMOVZXWDYrr
VCVTPS2PHYrr
VPANDNYrr
VMOVDDUPYrr
VMOVSHDUPYrr
VMOVSLDUPYrr
VPSUBQYrr
VPMOVSXBQYrr
VPMOVZXBQYrr
VCVTTPD2DQYrr
VCVTPD2DQYrr
VCVTTPS2DQYrr
VCVTPS2DQYrr
VPADDQYrr
VPUNPCKHDQYrr
VPUNPCKLDQYrr
VPMULDQYrr
VPUNPCKHQDQYrr
VPUNPCKLQDQYrr
VPMULUDQYrr
VPMOVSXDQYrr
VPMOVZXDQYrr
VPSLLQYrr
VPSRLQYrr
VPCMPEQQYrr
VPCMPGTQYrr
VPBROADCASTQYrr
VPSLLVQYrr
VPSRLVQYrr
VPMOVSXWQYrr
VPMOVZXWQYrr
VPORYrr
VPXORYrr
VCVTPD2PSYrr
VCVTPH2PSYrr
VCVTDQ2PSYrr
VMOVAPSYrr
VADDSUBPSYrr
VHSUBPSYrr
VSUBPSYrr
VMINCPSYrr
VMAXCPSYrr
VHADDPSYrr
VADDPSYrr
VANDPSYrr
VUNPCKHPSYrr
VMOVMSKPSYrr
VPERMILPSYrr
VUNPCKLPSYrr
VMULPSYrr
VPERMPSYrr
VANDNPSYrr
VMINPSYrr
VORPSYrr
VXORPSYrr
VTESTPSYrr
VMOVUPSYrr
VBLENDVPSYrr
VDIVPSYrr
VMAXPSYrr
VBROADCASTSSYrr
VPTESTYrr
VMOVDQUYrr
VPSRAWYrr
VPSADBWYrr
VPUNPCKHBWYrr
VPUNPCKLBWYrr
VPHSUBWYrr
VPSUBWYrr
VPMOVSXBWYrr
VPMOVZXBWYrr
VPHADDWYrr
VPADDWYrr
VPACKSSDWYrr
VPACKUSDWYrr
VPAVGWYrr
VPMULHWYrr
VPSLLWYrr
VPMULLWYrr
VPSRLWYrr
VPSIGNWYrr
VPCMPEQWYrr
VPSUBSWYrr
VPADDSWYrr
VPMINSWYrr
VPSUBUSWYrr
VPADDUSWYrr
VPMAXSWYrr
VPCMPGTWYrr
VPBROADCASTWYrr
VPMULHUWYrr
VPMINUWYrr
VPMAXUWYrr
Int_VCVTSI2SD64Zrr
Int_VCVTUSI2SD64Zrr
Int_VCVTTSD2SI64Zrr
VCVTSD2SI64Zrr
Int_VCVTTSS2SI64Zrr
VCVTSS2SI64Zrr
Int_VCVTTSD2USI64Zrr
VCVTSD2USI64Zrr
Int_VCVTTSS2USI64Zrr
VCVTSS2USI64Zrr
Int_VCVTSI2SS64Zrr
Int_VCVTUSI2SS64Zrr
VMOVSDto64Zrr
VMOVPQIto64Zrr
VPSRADZrr
VPSUBDZrr
VPMOVSXBDZrr
VPMOVZXBDZrr
VPADDDZrr
VPANDDZrr
VPSLLDZrr
VPMULLDZrr
VPSRLDZrr
VPBLENDMDZrr
VPERMDZrr
VPTESTMDZrr
VPANDNDZrr
VCVTDQ2PDZrr
VCVTUDQ2PDZrr
VCVTPS2PDZrr
VMOVAPDZrr
VSUBPDZrr
VADDPDZrr
VUNPCKHPDZrr
VUNPCKLPDZrr
VMULPDZrr
VBLENDMPDZrr
VPERMPDZrr
VMINPDZrr
VSQRTPDZrr
VMOVUPDZrr
VDIVPDZrr
VMAXPDZrr
VPCMPEQDZrr
VPORDZrr
VPXORDZrr
VCVTSI642SDZrr
VCVTUSI642SDZrr
Int_VCVTSI2SDZrr
Int_VCVTUSI2SDZrr
VCVTSS2SDZrr
VSUBSDZrr
VADDSDZrr
Int_VUCOMISDZrr
Int_VCOMISDZrr
VMULSDZrr
VPMINSDZrr
VMINSDZrr
VCMPSDZrr
VBROADCASTSDZrr
VDIVSDZrr
VMOVSDZrr
VPMAXSDZrr
VMAXSDZrr
VMOV64toSDZrr
VPCMPGTDZrr
VPBROADCASTDZrr
VPMINUDZrr
VPMAXUDZrr
VPSRAVDZrr
VPSLLVDZrr
VPSRLVDZrr
VPMOVSXWDZrr
VPMOVZXWDZrr
VCVTPS2PHZrr
VMOVPDI2DIZrr
VMOVSS2DIZrr
VMOVDI2PDIZrr
VMOVZPQILo2PQIZrr
VMOV64toPQIZrr
Int_VCVTTSD2SIZrr
VCVTSD2SIZrr
Int_VCVTTSS2SIZrr
VCVTSS2SIZrr
Int_VCVTTSD2USIZrr
VCVTSD2USIZrr
Int_VCVTTSS2USIZrr
VCVTSS2USIZrr
VMOVDDUPZrr
VMOVSHDUPZrr
VMOVSLDUPZrr
VPSRAQZrr
VPSUBQZrr
VPMOVSXBQZrr
VPMOVZXBQZrr
VCVTTPD2DQZrr
VCVTPD2DQZrr
VCVTTPS2DQZrr
VCVTPS2DQZrr
VPADDQZrr
VPUNPCKHDQZrr
VPUNPCKLDQZrr
VPMULDQZrr
VPANDQZrr
VPUNPCKHQDQZrr
VPUNPCKLQDQZrr
VCVTTPD2UDQZrr
VCVTPD2UDQZrr
VCVTTPS2UDQZrr
VCVTPS2UDQZrr
VPMULUDQZrr
VPMOVSXDQZrr
VPMOVZXDQZrr
VPSLLQZrr
VPSRLQZrr
VPBLENDMQZrr
VPERMQZrr
VPTESTMQZrr
VPANDNQZrr
VPCMPEQQZrr
VPORQZrr
VPXORQZrr
VPMINSQZrr
VPMAXSQZrr
VPCMPGTQZrr
VPBROADCASTQZrr
VPMINUQZrr
VPMAXUQZrr
VPSRAVQZrr
VPSLLVQZrr
VPSRLVQZrr
VPMOVSXWQZrr
VPMOVZXWQZrr
VCVTPD2PSZrr
VCVTPH2PSZrr
VCVTDQ2PSZrr
VCVTUDQ2PSZrr
VMOVAPSZrr
VSUBPSZrr
VADDPSZrr
VUNPCKHPSZrr
VMOVLHPSZrr
VMOVHLPSZrr
VUNPCKLPSZrr
VMULPSZrr
VBLENDMPSZrr
VPERMPSZrr
VMINPSZrr
VSQRTPSZrr
VMOVUPSZrr
VDIVPSZrr
VMAXPSZrr
VCVTSI642SSZrr
VCVTUSI642SSZrr
VCVTSD2SSZrr
VMOVDI2SSZrr
Int_VCVTSI2SSZrr
Int_VCVTUSI2SSZrr
VSUBSSZrr
VADDSSZrr
Int_VUCOMISSZrr
Int_VCOMISSZrr
VMULSSZrr
VMINSSZrr
VCMPSSZrr
VBROADCASTSSZrr
VDIVSSZrr
VMOVSSZrr
VMAXSSZrr
VPBROADCASTDrZrr
VPBROADCASTQrZrr
MMX_MOVD64grr
MMX_PALIGNR64irr
MMX_PSUBBirr
MMX_PADDBirr
MMX_PAVGBirr
MMX_PCMPEQBirr
MMX_PSUBSBirr
MMX_PADDSBirr
MMX_PSUBUSBirr
MMX_PADDUSBirr
MMX_PCMPGTBirr
MMX_PMINUBirr
MMX_PMAXUBirr
MMX_PACKSSWBirr
MMX_PACKUSWBirr
MMX_PSUBDirr
MMX_PADDDirr
MMX_PANDirr
MMX_CVTPI2PDirr
MMX_PCMPEQDirr
MMX_PCMPGTDirr
MMX_PMADDWDirr
MMX_PUNPCKHWDirr
MMX_PUNPCKLWDirr
MMX_CVTTPD2PIirr
MMX_CVTPD2PIirr
MMX_CVTTPS2PIirr
MMX_CVTPS2PIirr
MMX_PANDNirr
MMX_PSUBQirr
MMX_PADDQirr
MMX_PUNPCKHDQirr
MMX_PUNPCKLDQirr
MMX_PMULUDQirr
MMX_PORirr
MMX_PXORirr
MMX_CVTPI2PSirr
MMX_PSADBWirr
MMX_PUNPCKHBWirr
MMX_PUNPCKLBWirr
MMX_PSUBWirr
MMX_PADDWirr
MMX_PACKSSDWirr
MMX_PAVGWirr
MMX_PMULHWirr
MMX_PMULLWirr
MMX_PCMPEQWirr
MMX_PSUBSWirr
MMX_PADDSWirr
MMX_PMINSWirr
MMX_PSUBUSWirr
MMX_PADDUSWirr
MMX_PMAXSWirr
MMX_PCMPGTWirr
MMX_PMULHUWirr
VPMOVUSDBkrr
VPMOVSDBkrr
VPMOVDBkrr
VPMOVUSQBkrr
VPMOVSQBkrr
VPMOVQBkrr
VPMOVUSQDkrr
VPMOVSQDkrr
VPMOVQDkrr
VPMOVUSDWkrr
VPMOVSDWkrr
VPMOVDWkrr
VPMOVUSQWkrr
VPMOVSQWkrr
VPMOVQWkrr
VPBROADCASTDZkrr
VPBROADCASTQZkrr
VPBROADCASTDrZkrr
VPBROADCASTQrZkrr
MONITORrrr
VEXTRACTPSzrr
VINSERTPSzrr
MOV32sr
MOV64sr
MOV16sr
MOV32ms
MOV64ms
MOV16ms
MOV32rs
MOV64rs
MOV16rs
VCMPPDrmi_alt
VCMPPSrmi_alt
VCMPPDYrmi_alt
VCMPPSYrmi_alt
VPCMPDZrmi_alt
VCMPPDZrmi_alt
VCMPSDZrmi_alt
VPCMPUDZrmi_alt
VPCMPQZrmi_alt
VPCMPUQZrmi_alt
VCMPPSZrmi_alt
VCMPSSZrmi_alt
VCMPPDrri_alt
VCMPPSrri_alt
VCMPPDYrri_alt
VCMPPSYrri_alt
VPCMPDZrri_alt
VCMPPDZrri_alt
VCMPSDZrri_alt
VPCMPUDZrri_alt
VPCMPQZrri_alt
VPCMPUQZrri_alt
VCMPPSZrri_alt
VCMPSSZrri_alt
VCMPSDrm_alt
VCMPSSrm_alt
VCMPSDrr_alt
VCMPSSrr_alt
VSQRTSDm_Int
VRCPPSm_Int
VRSQRTPSm_Int
VRCPSSm_Int
VRSQRTSSm_Int
VSQRTSSm_Int
VRCPPSYm_Int
VRSQRTPSYm_Int
VSQRTPDZm_Int
VSQRTSDZm_Int
VSQRTPSZm_Int
VSQRTSSZm_Int
VFMSUBSD4rm_Int
VFNMSUBSD4rm_Int
VFMADDSD4rm_Int
VFNMADDSD4rm_Int
VFMSUBSS4rm_Int
VFNMSUBSS4rm_Int
VFMADDSS4rm_Int
VFNMADDSS4rm_Int
VSUBSDrm_Int
VADDSDrm_Int
VMULSDrm_Int
VMINSDrm_Int
VDIVSDrm_Int
VMAXSDrm_Int
VSUBSSrm_Int
VADDSSrm_Int
VMULSSrm_Int
VMINSSrm_Int
VDIVSSrm_Int
VMAXSSrm_Int
VROUNDSDr_Int
SQRTSDr_Int
VRCPPSr_Int
VRSQRTPSr_Int
VROUNDSSr_Int
RCPSSr_Int
RSQRTSSr_Int
VRCPPSYr_Int
VRSQRTPSYr_Int
VSQRTPDZr_Int
VSQRTSDZr_Int
VSQRTPSZr_Int
VSQRTSSZr_Int
VFMSUBSD4mr_Int
VFNMSUBSD4mr_Int
VFMADDSD4mr_Int
VFNMADDSD4mr_Int
VFMSUBSS4mr_Int
VFNMSUBSS4mr_Int
VFMADDSS4mr_Int
VFNMADDSS4mr_Int
VFMSUBSD4rr_Int
VFNMSUBSD4rr_Int
VFMADDSD4rr_Int
VFNMADDSD4rr_Int
VFMSUBSS4rr_Int
VFNMSUBSS4rr_Int
VFMADDSS4rr_Int
VFNMADDSS4rr_Int
VSUBSDrr_Int
VADDSDrr_Int
VMULSDrr_Int
VMINSDrr_Int
VDIVSDrr_Int
VMAXSDrr_Int
VSUBSSrr_Int
VADDSSrr_Int
VMULSSrr_Int
VMINSSrr_Int
VDIVSSrr_Int
VMAXSSrr_Int
VPCONFLICTDrmbkz
VPCONFLICTQrmbkz
VPCONFLICTDrmkz
VPCONFLICTQrmkz
VPCONFLICTDrrkz
VPCONFLICTQrrkz
N4llvm18X86MCAsmInfoDarwinE
N4llvm21X86_64MCAsmInfoDarwinE
N4llvm15X86ELFMCAsmInfoE
N4llvm21X86MCAsmInfoMicrosoftE
N4llvm19X86MCAsmInfoGNUCOFFE
N4llvm2cl3optI17AsmWriterFlavorTyLb0ENS0_6parserIS2_EEEE
N4llvm2cl11opt_storageI17AsmWriterFlavorTyLb0ELb0EEE
N4llvm2cl6parserI17AsmWriterFlavorTyEE
N4llvm2cl11OptionValueI17AsmWriterFlavorTyEE
N4llvm2cl15OptionValueBaseI17AsmWriterFlavorTyLb0EEE
N4llvm2cl15OptionValueCopyI17AsmWriterFlavorTyEE
N12_GLOBAL__N_116X86MCCodeEmitterE
N12_GLOBAL__N_119X86MachObjectWriterE
N12_GLOBAL__N_118X86ELFObjectWriterE
N12_GLOBAL__N_122X86WinCOFFObjectWriterE
N12_GLOBAL__N_125X86_64MachORelocationInfoE
N12_GLOBAL__N_123X86_64ELFRelocationInfoE
Basic-Block Vectorization
N12_GLOBAL__N_111BBVectorizeE
Loop Vectorization
N12_GLOBAL__N_113LoopVectorizeE
N12_GLOBAL__N_117InnerLoopUnrollerE
N12_GLOBAL__N_119InnerLoopVectorizerE
SLP Vectorizer
N12_GLOBAL__N_113SLPVectorizerE
N4llvm2cl11OptionValueIiEE
N4llvm2cl15OptionValueBaseIiLb0EEE
N4llvm2cl15OptionValueCopyIiEE
N4llvm13BitcodeReaderE
N4llvm12_GLOBAL__N_119ConstantPlaceHolderE
N12_GLOBAL__N_124BitcodeErrorCategoryTypeE
K*B>I
B'F.
~uF~u
"dBY"dDY"d,Y"dB
"dBZ"dDZ"d,Z"dB
M@"tB
K@"tB
"dB["dD["d,["dB
9dB\9dD\9d,\9dB
9dB]9dD]9d,]9dB
M@9tB
K@9tB
9dB^9dD^9d,^9dB
yuF
H"B*I$B*I&B*I(B
BsuFsu
g"A3H
B3H"B3H
B3H B3H
B3H B3H"B
B#IZB#I
B#I\B#I
B#I BRG
M_-tB
K_-tB
-dB[-dD[-d,[-dB
>tIA
I_>tKA
K_>tMA
M_>tB
>tIA
I_>tKA
K_>tB
>dB^>dD^>d,^>dB
j@FQyB
sha1su0.32
sha256su0.32
sha1su1.32
sha256su1.32
sha256h2.32
sha1c.32
sha1h.32
sha256h.32
sha1m.32
sha1p.32
vcvta.s32.f32
vcvtm.s32.f32
vcvtn.s32.f32
vcvtp.s32.f32
vcvta.u32.f32
vcvtm.u32.f32
vcvtn.u32.f32
vcvtp.u32.f32
vrinta.f32
vselge.f32
vminnm.f32
vmaxnm.f32
vrintm.f32
vrintn.f32
vrintp.f32
vseleq.f32
vselvs.f32
vselgt.f32
vrintx.f32
vrintz.f32
ldc2
mrc2
mrrc2
stc2
cdp2
mcr2
mcrr2
vcvta.s32.f64
vcvtm.s32.f64
vcvtn.s32.f64
vcvtp.s32.f64
vcvta.u32.f64
vcvtm.u32.f64
vcvtn.u32.f64
vcvtp.u32.f64
vrinta.f64
vselge.f64
vminnm.f64
vmaxnm.f64
vrintm.f64
vrintn.f64
vrintp.f64
vseleq.f64
vselvs.f64
vselgt.f64
vmull.p64
aesimc.8
aesmc.8
aesd.8
aese.8
rfeda
rfeia
crc32b
crc32cb
rfedb
rfeib
setend
crc32h
crc32ch
ldc2l
stc2l
movs
bkpt
crc32w
crc32cw
pldw
cbnz
srsda
sp!, 
srsia
sp!, 
srsdb
sp!, 
srsib
sp!, 
srsda
sp, 
srsia
sp, 
srsdb
sp, 
srsib
sp, 
vld1
dcps1
vst1
vrev32
ldc2
mrc2
mrrc2
stc2
vld2
cdp2
mcr2
mcrr2
dcps2
vst2
vld3
dcps3
vst3
vrev64
vld4
vst4
sxtab16
uxtab16
sxtb16
uxtb16
shsub16
uhsub16
uqsub16
ssub16
usub16
shadd16
uhadd16
uqadd16
sadd16
uadd16
ssat16
usat16
vrev16
usada8
shsub8
uhsub8
uqsub8
ssub8
usub8
usad8
shadd8
uhadd8
uqadd8
sadd8
uadd8
LIFETIME_END
BUNDLE
DBG_VALUE
LIFETIME_START
vaba
ldmda
stmda
rfeia
vldmia
vstmia
srsia
smmla
vnmla
vmla
vfma
vfnma
vrsra
vsra
ldab
sxtab
uxtab
smlabb
smlalbb
smulbb
rfedb
vldmdb
vstmdb
srsdb
ldmib
stmib
stlb
swpb
ldrb
strb
ldrsb
smlatb
pkhtb
smlaltb
smultb
vcvtb
sxtb
uxtb
qdsub
vhsub
vqsub
vsub
smlawb
smulwb
ldaexb
stlexb
ldrexb
strexb
vbic
mrrc
smlad
smuad
vabd
qdadd
vrhadd
vhadd
vpadd
vqadd
vadd
smlald
smlsld
vand
ldrd
strd
smlsd
smusd
ldaexd
stlexd
ldrexd
strexd
vacge
vcge
vcle
vrecpe
vcmpe
vrsqrte
vbif
vqneg
vneg
ldah
sxtah
uxtah
stlh
vqdmulh
vqrdmulh
ldrh
strh
ldrsh
push
revsh
sxth
uxth
ldaexh
stlexh
ldrexh
strexh
vsli
vsri
ldc2l
stc2l
umaal
vabal
vpadal
vqdmlal
smlal
umlal
vmlal
vtbl
vsubl
ldcl
stcl
vabdl
vpaddl
vaddl
vqshl
vqrshl
vrshl
vshl
vshll
vqdmull
smull
umull
vmull
vbsl
vqdmlsl
vmlsl
smmul
vnmul
vmul
vmovl
vrsubhn
vsubhn
vraddhn
vaddhn
vpmin
vmin
vqshrn
vqrshrn
vrshrn
vshrn
vorn
vtrn
vqshrun
vqrshrun
vqmovun
vmvn
vqmovn
vmovn
trap
vzip
vcmp
vdup
vswp
vuzp
vceq
smmlar
vldr
vrshr
vshr
smmulr
veor
mcrr
vorr
smmlsr
vmsr
vrintr
vstr
vcvtr
vqabs
vabs
subs
vcls
smmls
vnmls
vmls
vfms
vfnms
vrecps
vmrs
asrs
lsrs
vrsqrts
movs
ssat
usat
smlabt
pkhbt
smlalbt
smulbt
ldrbt
strbt
ldrsbt
vacgt
vcgt
ldrht
strht
ldrsht
rbit
vbit
vclt
vcnt
hint
ldrt
vsqrt
strt
vtst
smlatt
smlaltt
smultt
vcvtt
vcvt
movt
smlawt
smulwt
vext
vqshlu
sdiv
udiv
vdiv
vmov
vsubw
vaddw
pldw
movw
fldmiax
fstmiax
vpmax
vmax
shsax
uhsax
uqsax
ssax
usax
fldmdbx
fstmdbx
vtbx
smladx
smuadx
smlaldx
smlsldx
smlsdx
smusdx
ldaex
stlex
ldrex
clrex
strex
sbfx
ubfx
shasx
uhasx
uqasx
sasx
uasx
vrintx
vclz
vrintz
D4_D6_D8_D10
D7_D8_D9_D10
Q7_Q8_Q9_Q10
D14_D16_D18_D20
D17_D18_D19_D20
D24_D26_D28_D30
D27_D28_D29_D30
mvfr0
D9_D10_D11
D5_D7_D9_D11
Q8_Q9_Q10_Q11
R10_R11
D19_D20_D21
D15_D17_D19_D21
D29_D30_D31
D25_D27_D29_D31
Q0_Q1
R0_R1
mvfr1
D6_D8_D10_D12
D9_D10_D11_D12
Q9_Q10_Q11_Q12
D16_D18_D20_D22
D19_D20_D21_D22
D0_D2
D0_D1_D2
Q1_Q2
mvfr2
fpinst2
D7_D9_D11_D13
D11_D12_D13
Q10_Q11_Q12_Q13
D17_D19_D21_D23
D21_D22_D23
D1_D3
D1_D2_D3
Q0_Q1_Q2_Q3
R2_R3
D8_D10_D12_D14
D11_D12_D13_D14
Q11_Q12_Q13_Q14
D18_D20_D22_D24
D21_D22_D23_D24
D0_D2_D4
D1_D2_D3_D4
Q1_Q2_Q3_Q4
D9_D11_D13_D15
D13_D14_D15
Q12_Q13_Q14_Q15
D19_D21_D23_D25
D23_D24_D25
D1_D3_D5
D3_D4_D5
Q2_Q3_Q4_Q5
R4_R5
D10_D12_D14_D16
D13_D14_D15_D16
D20_D22_D24_D26
D23_D24_D25_D26
D0_D2_D4_D6
D3_D4_D5_D6
Q3_Q4_Q5_Q6
D11_D13_D15_D17
D15_D16_D17
D21_D23_D25_D27
D25_D26_D27
D1_D3_D5_D7
D5_D6_D7
Q4_Q5_Q6_Q7
R6_R7
D12_D14_D16_D18
D15_D16_D17_D18
D22_D24_D26_D28
D25_D26_D27_D28
D2_D4_D6_D8
D5_D6_D7_D8
Q5_Q6_Q7_Q8
D13_D15_D17_D19
D17_D18_D19
D23_D25_D27_D29
D27_D28_D29
D3_D5_D7_D9
D7_D8_D9
Q6_Q7_Q8_Q9
R8_R9
R12_SP
fpexc
fpsid
itstate
fpscr
apsr
cpsr
spsr
fpinst
fpscr_nzcv
apsr_nzcv
N4llvm14ARMInstPrinterE
p7(B
p/#B
pM*B
s'B s
P|#B
r'B r'B r
``(B
Pm(B
P}(B
PY#B
Pu(B
Pr&B
P1'B
P;*B
P^*B
pL B
PH%B
~X*B
~H*B
sha1su0
sha256su0
trn1
zip1
uzp1
dcps1
sha1su1
sha256su1
rev32
sha256h2
sabal2
uabal2
sqdmlal2
smlal2
umlal2
ssubl2
usubl2
sabdl2
uabdl2
saddl2
uaddl2
sshll2
ushll2
sqdmull2
pmull2
smull2
umull2
sqdmlsl2
smlsl2
umlsl2
fcvtl2
rsubhn2
raddhn2
sqshrn2
uqshrn2
sqrshrn2
uqrshrn2
trn2
fcvtn2
sqxtn2
uqxtn2
sqshrun2
sqrshrun2
sqxtun2
fcvtxn2
zip2
uzp2
dcps2
ssubw2
usubw2
saddw2
uaddw2
dcps3
rev64
rev16
saba
uaba
fmla
srsra
ursra
ssra
usra
frinta
crc32b
crc32cb
ldarb
ldrb
stlrb
ldtrb
strb
sttrb
ldurb
sturb
ldaxrb
ldxrb
stlxrb
stxrb
ldrsb
ldtrsb
ldursb
fsub
shsub
uhsub
fmsub
fnmsub
sqsub
uqsub
sha1c
aesimc
aesmc
csinc
fmov.d
fabd
sabd
uabd
fadd
srhadd
urhadd
shadd
uhadd
fmadd
fnmadd
usqadd
suqadd
aesd
facge
fcmge
fcmle
frecpe
urecpe
fccmpe
fcmpe
aese
frsqrte
ursqrte
scvtf
ucvtf
fneg
sqneg
csneg
sha1h
crc32h
sha256h
crc32ch
sqdmulh
sqrdmulh
smulh
umulh
ldarh
ldrh
stlrh
ldtrh
strh
sttrh
ldurh
sturh
ldaxrh
ldxrh
stlxrh
stxrh
ldrsh
ldtrsh
ldursh
cmhi
mvni
frinti
movi
movk
sabal
uabal
sqdmlal
smlal
umlal
smsubl
umsubl
ssubl
usubl
sabdl
uabdl
smaddl
umaddl
saddl
uaddl
fcsel
sqshl
uqshl
sqrshl
uqrshl
srshl
urshl
sshl
ushl
sshll
ushll
sqdmull
pmull
smull
umull
sqdmlsl
smlsl
umlsl
sysl
fcvtl
fmul
fnmul
pmul
sha1m
sbfm
ubfm
prfm
fminnm
fmaxnm
frintm
prfum
rsubhn
raddhn
fmin
smin
umin
ccmn
sqshrn
uqshrn
sqrshrn
uqrshrn
frintn
fcvtn
sqxtn
uqxtn
sqshrun
sqrshrun
sqxtun
movn
fcvtxn
sha1p
faddp
sadalp
uadalp
saddlp
uaddlp
fccmp
fcmp
fminnmp
fmaxnmp
ldnp
fminp
sminp
uminp
stnp
adrp
frintp
ldaxp
fmaxp
smaxp
umaxp
ldxp
stlxp
stxp
fcmeq
ld1r
ld2r
ld3r
ld4r
ldar
srshr
urshr
sshr
ushr
stlr
ldtr
sttr
extr
ldur
stur
ldaxr
ldxr
stlxr
stxr
fcvtas
fabs
sqabs
subs
sbcs
adcs
bics
adds
ands
cmhs
fmls
fcvtms
fcvtns
frecps
fcvtps
frsqrts
fcvtzs
facgt
fcmgt
rbit
fcmlt
fsqrt
cmtst
fcvt
fcvtau
sqshlu
fcvtmu
fcvtnu
fcvtpu
fcvtzu
addv
fdiv
sdiv
udiv
saddlv
uaddlv
lslv
fminnmv
fmaxnmv
fminv
sminv
uminv
csinv
fmov
smov
umov
rorv
asrv
lsrv
fmaxv
smaxv
umaxv
crc32w
ssubw
usubw
crc32cw
saddw
uaddw
ldpsw
ldrsw
ldtrsw
ldursw
crc32x
fmax
smax
umax
crc32cx
clrex
fmulx
frecpx
frintx
cbnz
tbnz
frintz
movz
.tlsdesccall 
hint 
LIFETIME_END
BUNDLE
DBG_VALUE
LIFETIME_START
drps
eret
D7_D8_D9_D10
Q7_Q8_Q9_Q10
D17_D18_D19_D20
Q17_Q18_Q19_Q20
D27_D28_D29_D30
Q27_Q28_Q29_Q30
D29_D30_D31_D0
Q29_Q30_Q31_Q0
D8_D9_D10_D11
Q8_Q9_Q10_Q11
D18_D19_D20_D21
Q18_Q19_Q20_Q21
D28_D29_D30_D31
Q28_Q29_Q30_Q31
D30_D31_D0_D1
Q30_Q31_Q0_Q1
D9_D10_D11_D12
Q9_Q10_Q11_Q12
D19_D20_D21_D22
Q19_Q20_Q21_Q22
D31_D0_D1_D2
Q31_Q0_Q1_Q2
D10_D11_D12_D13
Q10_Q11_Q12_Q13
D20_D21_D22_D23
Q20_Q21_Q22_Q23
D0_D1_D2_D3
Q0_Q1_Q2_Q3
D11_D12_D13_D14
Q11_Q12_Q13_Q14
D21_D22_D23_D24
Q21_Q22_Q23_Q24
D1_D2_D3_D4
Q1_Q2_Q3_Q4
D12_D13_D14_D15
Q12_Q13_Q14_Q15
D22_D23_D24_D25
Q22_Q23_Q24_Q25
D2_D3_D4_D5
Q2_Q3_Q4_Q5
D13_D14_D15_D16
Q13_Q14_Q15_Q16
D23_D24_D25_D26
Q23_Q24_Q25_Q26
D3_D4_D5_D6
Q3_Q4_Q5_Q6
D14_D15_D16_D17
Q14_Q15_Q16_Q17
D24_D25_D26_D27
Q24_Q25_Q26_Q27
D4_D5_D6_D7
Q4_Q5_Q6_Q7
D15_D16_D17_D18
Q15_Q16_Q17_Q18
D25_D26_D27_D28
Q25_Q26_Q27_Q28
D5_D6_D7_D8
Q5_Q6_Q7_Q8
D16_D17_D18_D19
Q16_Q17_Q18_Q19
D26_D27_D28_D29
Q26_Q27_Q28_Q29
D6_D7_D8_D9
Q6_Q7_Q8_Q9
cpsr
dcps1
rev32
fcvtl2
fcvtn2
fcvtxn2
dcps2
dcps3
rev16
srsra
ursra
ssra
usra
frinta
ins.b
smov.b
umov.b
crc32b
trn1.16b
zip1.16b
uzp1.16b
rev32.16b
rsubhn2.16b
raddhn2.16b
sqshrn2.16b
uqshrn2.16b
sqrshrn2.16b
uqrshrn2.16b
trn2.16b
sqxtn2.16b
uqxtn2.16b
sqshrun2.16b
sqrshrun2.16b
sqxtun2.16b
zip2.16b
uzp2.16b
rev64.16b
rev16.16b
saba.16b
uaba.16b
mla.16b
srsra.16b
ursra.16b
ssra.16b
usra.16b
shsub.16b
uhsub.16b
sqsub.16b
uqsub.16b
bic.16b
aesimc.16b
aesmc.16b
sabd.16b
uabd.16b
srhadd.16b
urhadd.16b
shadd.16b
uhadd.16b
usqadd.16b
suqadd.16b
and.16b
aesd.16b
cmge.16b
cmle.16b
aese.16b
bif.16b
sqneg.16b
cmhi.16b
sli.16b
sri.16b
movi.16b
sqshl.16b
uqshl.16b
sqrshl.16b
uqrshl.16b
srshl.16b
urshl.16b
sshl.16b
ushl.16b
bsl.16b
pmul.16b
smin.16b
umin.16b
orn.16b
addp.16b
sminp.16b
uminp.16b
dup.16b
smaxp.16b
umaxp.16b
cmeq.16b
srshr.16b
urshr.16b
sshr.16b
ushr.16b
eor.16b
orr.16b
sqabs.16b
cmhs.16b
cls.16b
mls.16b
cmgt.16b
rbit.16b
cmlt.16b
cnt.16b
not.16b
cmtst.16b
ext.16b
sqshlu.16b
addv.16b
saddlv.16b
uaddlv.16b
sminv.16b
uminv.16b
smaxv.16b
umaxv.16b
smax.16b
umax.16b
clz.16b
trn1.8b
zip1.8b
uzp1.8b
rev32.8b
trn2.8b
zip2.8b
uzp2.8b
rev64.8b
rev16.8b
saba.8b
uaba.8b
mla.8b
srsra.8b
ursra.8b
ssra.8b
usra.8b
shsub.8b
uhsub.8b
sqsub.8b
uqsub.8b
bic.8b
sabd.8b
uabd.8b
srhadd.8b
urhadd.8b
shadd.8b
uhadd.8b
usqadd.8b
suqadd.8b
and.8b
cmge.8b
cmle.8b
bif.8b
sqneg.8b
cmhi.8b
sli.8b
sri.8b
movi.8b
sqshl.8b
uqshl.8b
sqrshl.8b
uqrshl.8b
srshl.8b
urshl.8b
sshl.8b
ushl.8b
bsl.8b
pmul.8b
rsubhn.8b
raddhn.8b
smin.8b
umin.8b
sqshrn.8b
uqshrn.8b
sqrshrn.8b
uqrshrn.8b
orn.8b
sqxtn.8b
uqxtn.8b
sqshrun.8b
sqrshrun.8b
sqxtun.8b
addp.8b
sminp.8b
uminp.8b
dup.8b
smaxp.8b
umaxp.8b
cmeq.8b
srshr.8b
urshr.8b
sshr.8b
ushr.8b
eor.8b
orr.8b
sqabs.8b
cmhs.8b
cls.8b
mls.8b
cmgt.8b
rbit.8b
cmlt.8b
cnt.8b
not.8b
cmtst.8b
ext.8b
sqshlu.8b
addv.8b
saddlv.8b
uaddlv.8b
sminv.8b
uminv.8b
smaxv.8b
umaxv.8b
smax.8b
umax.8b
clz.8b
crc32cb
ldarb
ldrb
stlrb
ldtrb
strb
sttrb
ldurb
sturb
ldaxrb
ldxrb
stlxrb
stxrb
ldrsb
ldtrsb
ldursb
fsub
fmsub
fnmsub
sqsub
uqsub
csinc
fmla.d
fmul.d
fmls.d
ins.d
fmov.d
umov.d
fmulx.d
sadalp.1d
uadalp.1d
saddlp.1d
uaddlp.1d
trn1.2d
zip1.2d
uzp1.2d
sabal2.2d
uabal2.2d
sqdmlal2.2d
smlal2.2d
umlal2.2d
ssubl2.2d
usubl2.2d
sabdl2.2d
uabdl2.2d
saddl2.2d
uaddl2.2d
sshll2.2d
ushll2.2d
sqdmull2.2d
smull2.2d
umull2.2d
sqdmlsl2.2d
smlsl2.2d
umlsl2.2d
trn2.2d
zip2.2d
uzp2.2d
ssubw2.2d
usubw2.2d
saddw2.2d
uaddw2.2d
fmla.2d
srsra.2d
ursra.2d
ssra.2d
usra.2d
frinta.2d
fsub.2d
sqsub.2d
uqsub.2d
fabd.2d
fadd.2d
usqadd.2d
suqadd.2d
facge.2d
fcmge.2d
fcmle.2d
frecpe.2d
frsqrte.2d
scvtf.2d
ucvtf.2d
fneg.2d
sqneg.2d
cmhi.2d
sli.2d
sri.2d
frinti.2d
movi.2d
sabal.2d
uabal.2d
sqdmlal.2d
smlal.2d
umlal.2d
ssubl.2d
usubl.2d
sabdl.2d
uabdl.2d
saddl.2d
uaddl.2d
sqshl.2d
uqshl.2d
sqrshl.2d
uqrshl.2d
srshl.2d
urshl.2d
sshl.2d
ushl.2d
sshll.2d
ushll.2d
sqdmull.2d
smull.2d
umull.2d
sqdmlsl.2d
smlsl.2d
umlsl.2d
fmul.2d
fminnm.2d
fmaxnm.2d
frintm.2d
fmin.2d
frintn.2d
faddp.2d
sadalp.2d
uadalp.2d
saddlp.2d
uaddlp.2d
fminnmp.2d
fmaxnmp.2d
fminp.2d
frintp.2d
dup.2d
fmaxp.2d
fcmeq.2d
srshr.2d
urshr.2d
sshr.2d
ushr.2d
fcvtas.2d
fabs.2d
sqabs.2d
cmhs.2d
fmls.2d
fcvtms.2d
fcvtns.2d
frecps.2d
fcvtps.2d
frsqrts.2d
fcvtzs.2d
facgt.2d
fcmgt.2d
fcmlt.2d
fsqrt.2d
cmtst.2d
fcvtau.2d
sqshlu.2d
fcvtmu.2d
fcvtnu.2d
fcvtpu.2d
fcvtzu.2d
fdiv.2d
fmov.2d
ssubw.2d
usubw.2d
saddw.2d
uaddw.2d
fmax.2d
fmulx.2d
frintx.2d
frintz.2d
fabd
fadd
fmadd
fnmadd
usqadd
suqadd
facge
fcmge
fcmle
frecpe
fccmpe
fcmpe
frsqrte
scvtf
ucvtf
fneg
sqneg
csneg
sqdmulh.h
sqrdmulh.h
sqdmlal.h
sqdmull.h
sqdmlsl.h
ins.h
smov.h
umov.h
sha1h
crc32h
trn1.4h
zip1.4h
uzp1.4h
rev32.4h
trn2.4h
zip2.4h
uzp2.4h
rev64.4h
saba.4h
uaba.4h
mla.4h
srsra.4h
ursra.4h
ssra.4h
usra.4h
shsub.4h
uhsub.4h
sqsub.4h
uqsub.4h
bic.4h
sabd.4h
uabd.4h
srhadd.4h
urhadd.4h
shadd.4h
uhadd.4h
usqadd.4h
suqadd.4h
cmge.4h
cmle.4h
sqneg.4h
sqdmulh.4h
sqrdmulh.4h
cmhi.4h
sli.4h
mvni.4h
sri.4h
movi.4h
sqshl.4h
uqshl.4h
sqrshl.4h
uqrshl.4h
srshl.4h
urshl.4h
sshl.4h
ushl.4h
mul.4h
rsubhn.4h
raddhn.4h
smin.4h
umin.4h
sqshrn.4h
uqshrn.4h
sqrshrn.4h
uqrshrn.4h
sqxtn.4h
uqxtn.4h
sqshrun.4h
sqrshrun.4h
sqxtun.4h
addp.4h
sadalp.4h
uadalp.4h
saddlp.4h
uaddlp.4h
sminp.4h
uminp.4h
dup.4h
smaxp.4h
umaxp.4h
cmeq.4h
srshr.4h
urshr.4h
sshr.4h
ushr.4h
orr.4h
sqabs.4h
cmhs.4h
cls.4h
mls.4h
cmgt.4h
cmlt.4h
cmtst.4h
sqshlu.4h
addv.4h
saddlv.4h
uaddlv.4h
sminv.4h
uminv.4h
smaxv.4h
umaxv.4h
smax.4h
umax.4h
clz.4h
trn1.8h
zip1.8h
uzp1.8h
rev32.8h
sabal2.8h
uabal2.8h
smlal2.8h
umlal2.8h
ssubl2.8h
usubl2.8h
sabdl2.8h
uabdl2.8h
saddl2.8h
uaddl2.8h
sshll2.8h
ushll2.8h
pmull2.8h
smull2.8h
umull2.8h
smlsl2.8h
umlsl2.8h
rsubhn2.8h
raddhn2.8h
sqshrn2.8h
uqshrn2.8h
sqrshrn2.8h
uqrshrn2.8h
trn2.8h
sqxtn2.8h
uqxtn2.8h
sqshrun2.8h
sqrshrun2.8h
sqxtun2.8h
zip2.8h
uzp2.8h
ssubw2.8h
usubw2.8h
saddw2.8h
uaddw2.8h
rev64.8h
saba.8h
uaba.8h
mla.8h
srsra.8h
ursra.8h
ssra.8h
usra.8h
shsub.8h
uhsub.8h
sqsub.8h
uqsub.8h
bic.8h
sabd.8h
uabd.8h
srhadd.8h
urhadd.8h
shadd.8h
uhadd.8h
usqadd.8h
suqadd.8h
cmge.8h
cmle.8h
sqneg.8h
sqdmulh.8h
sqrdmulh.8h
cmhi.8h
sli.8h
mvni.8h
sri.8h
movi.8h
sabal.8h
uabal.8h
smlal.8h
umlal.8h
ssubl.8h
usubl.8h
sabdl.8h
uabdl.8h
saddl.8h
uaddl.8h
sqshl.8h
uqshl.8h
sqrshl.8h
uqrshl.8h
srshl.8h
urshl.8h
sshl.8h
ushl.8h
sshll.8h
ushll.8h
pmull.8h
smull.8h
umull.8h
smlsl.8h
umlsl.8h
mul.8h
smin.8h
umin.8h
addp.8h
sadalp.8h
uadalp.8h
saddlp.8h
uaddlp.8h
sminp.8h
uminp.8h
dup.8h
smaxp.8h
umaxp.8h
cmeq.8h
srshr.8h
urshr.8h
sshr.8h
ushr.8h
orr.8h
sqabs.8h
cmhs.8h
cls.8h
mls.8h
cmgt.8h
cmlt.8h
cmtst.8h
sqshlu.8h
addv.8h
saddlv.8h
uaddlv.8h
sminv.8h
uminv.8h
smaxv.8h
umaxv.8h
ssubw.8h
usubw.8h
saddw.8h
uaddw.8h
smax.8h
umax.8h
clz.8h
crc32ch
sqdmulh
sqrdmulh
smulh
umulh
ldarh
ldrh
stlrh
ldtrh
strh
sttrh
ldurh
sturh
ldaxrh
ldxrh
stlxrh
stxrh
ldrsh
ldtrsh
ldursh
cmhi
frinti
movi
movk
sqdmlal
smsubl
umsubl
smaddl
umaddl
fcsel
sqshl
uqshl
sqrshl
uqrshl
srshl
urshl
sshl
ushl
sqdmull
sqdmlsl
sysl
fcvtl
fmul
fnmul
sbfm
ubfm
prfm
fminnm
fmaxnm
frintm
prfum
fmin
ccmn
sqshrn
uqshrn
sqrshrn
uqrshrn
frintn
fcvtn
sqxtn
uqxtn
sqshrun
sqrshrun
sqxtun
movn
fcvtxn
fccmp
fcmp
ldnp
stnp
adrp
frintp
ldaxp
ldxp
stlxp
stxp
pmull2.1q
pmull.1q
fcmeq
ld1r
ld2r
ld3r
ld4r
ldar
srshr
urshr
sshr
ushr
stlr
ldtr
sttr
extr
ldur
stur
ldaxr
ldxr
stlxr
stxr
fmla.s
sqdmulh.s
sqrdmulh.s
sqdmlal.s
sqdmull.s
sqdmlsl.s
fmul.s
fmls.s
ins.s
smov.s
umov.s
fmulx.s
trn1.2s
zip1.2s
uzp1.2s
trn2.2s
zip2.2s
uzp2.2s
rev64.2s
saba.2s
uaba.2s
fmla.2s
srsra.2s
ursra.2s
ssra.2s
usra.2s
frinta.2s
fsub.2s
shsub.2s
uhsub.2s
sqsub.2s
uqsub.2s
bic.2s
fabd.2s
sabd.2s
uabd.2s
fadd.2s
srhadd.2s
urhadd.2s
shadd.2s
uhadd.2s
usqadd.2s
suqadd.2s
facge.2s
fcmge.2s
fcmle.2s
frecpe.2s
urecpe.2s
frsqrte.2s
ursqrte.2s
scvtf.2s
ucvtf.2s
fneg.2s
sqneg.2s
sqdmulh.2s
sqrdmulh.2s
cmhi.2s
sli.2s
mvni.2s
sri.2s
frinti.2s
movi.2s
sqshl.2s
uqshl.2s
sqrshl.2s
uqrshl.2s
srshl.2s
urshl.2s
sshl.2s
ushl.2s
fmul.2s
fminnm.2s
fmaxnm.2s
frintm.2s
rsubhn.2s
raddhn.2s
fmin.2s
smin.2s
umin.2s
sqshrn.2s
uqshrn.2s
sqrshrn.2s
uqrshrn.2s
frintn.2s
sqxtn.2s
uqxtn.2s
sqshrun.2s
sqrshrun.2s
sqxtun.2s
faddp.2s
sadalp.2s
uadalp.2s
saddlp.2s
uaddlp.2s
fminnmp.2s
fmaxnmp.2s
fminp.2s
sminp.2s
uminp.2s
frintp.2s
dup.2s
fmaxp.2s
smaxp.2s
umaxp.2s
fcmeq.2s
srshr.2s
urshr.2s
sshr.2s
ushr.2s
orr.2s
fcvtas.2s
fabs.2s
sqabs.2s
cmhs.2s
cls.2s
fmls.2s
fcvtms.2s
fcvtns.2s
frecps.2s
fcvtps.2s
frsqrts.2s
fcvtzs.2s
facgt.2s
fcmgt.2s
fcmlt.2s
fsqrt.2s
cmtst.2s
fcvtau.2s
sqshlu.2s
fcvtmu.2s
fcvtnu.2s
fcvtpu.2s
fcvtzu.2s
fdiv.2s
fmov.2s
fmax.2s
smax.2s
umax.2s
fmulx.2s
frintx.2s
clz.2s
frintz.2s
sha1su0.4s
sha256su0.4s
trn1.4s
zip1.4s
uzp1.4s
sha1su1.4s
sha256su1.4s
sha256h2.4s
sabal2.4s
uabal2.4s
sqdmlal2.4s
smlal2.4s
umlal2.4s
ssubl2.4s
usubl2.4s
sabdl2.4s
uabdl2.4s
saddl2.4s
uaddl2.4s
sshll2.4s
ushll2.4s
sqdmull2.4s
smull2.4s
umull2.4s
sqdmlsl2.4s
smlsl2.4s
umlsl2.4s
rsubhn2.4s
raddhn2.4s
sqshrn2.4s
uqshrn2.4s
sqrshrn2.4s
uqrshrn2.4s
trn2.4s
sqxtn2.4s
uqxtn2.4s
sqshrun2.4s
sqrshrun2.4s
sqxtun2.4s
zip2.4s
uzp2.4s
ssubw2.4s
usubw2.4s
saddw2.4s
uaddw2.4s
rev64.4s
saba.4s
uaba.4s
fmla.4s
srsra.4s
ursra.4s
ssra.4s
usra.4s
frinta.4s
fsub.4s
shsub.4s
uhsub.4s
sqsub.4s
uqsub.4s
sha1c.4s
bic.4s
fabd.4s
sabd.4s
uabd.4s
fadd.4s
srhadd.4s
urhadd.4s
shadd.4s
uhadd.4s
usqadd.4s
suqadd.4s
facge.4s
fcmge.4s
fcmle.4s
frecpe.4s
urecpe.4s
frsqrte.4s
ursqrte.4s
scvtf.4s
ucvtf.4s
fneg.4s
sqneg.4s
sha256h.4s
sqdmulh.4s
sqrdmulh.4s
cmhi.4s
sli.4s
mvni.4s
sri.4s
frinti.4s
movi.4s
sabal.4s
uabal.4s
sqdmlal.4s
smlal.4s
umlal.4s
ssubl.4s
usubl.4s
sabdl.4s
uabdl.4s
saddl.4s
uaddl.4s
sqshl.4s
uqshl.4s
sqrshl.4s
uqrshl.4s
srshl.4s
urshl.4s
sshl.4s
ushl.4s
sshll.4s
ushll.4s
sqdmull.4s
smull.4s
umull.4s
sqdmlsl.4s
smlsl.4s
umlsl.4s
fmul.4s
sha1m.4s
fminnm.4s
fmaxnm.4s
frintm.4s
fmin.4s
smin.4s
umin.4s
frintn.4s
sha1p.4s
faddp.4s
sadalp.4s
uadalp.4s
saddlp.4s
uaddlp.4s
fminnmp.4s
fmaxnmp.4s
fminp.4s
sminp.4s
uminp.4s
frintp.4s
dup.4s
fmaxp.4s
smaxp.4s
umaxp.4s
fcmeq.4s
srshr.4s
urshr.4s
sshr.4s
ushr.4s
orr.4s
fcvtas.4s
fabs.4s
sqabs.4s
cmhs.4s
cls.4s
fmls.4s
fcvtms.4s
fcvtns.4s
frecps.4s
fcvtps.4s
frsqrts.4s
fcvtzs.4s
facgt.4s
fcmgt.4s
fcmlt.4s
fsqrt.4s
cmtst.4s
fcvtau.4s
sqshlu.4s
fcvtmu.4s
fcvtnu.4s
fcvtpu.4s
fcvtzu.4s
addv.4s
fdiv.4s
saddlv.4s
uaddlv.4s
fminnmv.4s
fmaxnmv.4s
fminv.4s
sminv.4s
uminv.4s
fmov.4s
fmaxv.4s
smaxv.4s
umaxv.4s
ssubw.4s
usubw.4s
saddw.4s
uaddw.4s
fmax.4s
smax.4s
umax.4s
fmulx.4s
frintx.4s
clz.4s
frintz.4s
fcvtas
fabs
sqabs
subs
sbcs
adcs
bics
adds
ands
cmhs
fcvtms
fcvtns
frecps
fcvtps
frsqrts
fcvtzs
facgt
fcmgt
rbit
fcmlt
fsqrt
cmtst
fcvt
fcvtau
sqshlu
fcvtmu
fcvtnu
fcvtpu
fcvtzu
fdiv
sdiv
udiv
lslv
csinv
fmov
rorv
asrv
lsrv
crc32w
crc32cw
ldpsw
ldrsw
ldtrsw
ldursw
crc32x
fmax
crc32cx
clrex
fmulx
frecpx
frintx
cbnz
tbnz
frintz
movz
.tlsdesccall 
hint 
LIFETIME_END
BUNDLE
DBG_VALUE
LIFETIME_START
drps
eret
D7_D8_D9_D10
Q7_Q8_Q9_Q10
D17_D18_D19_D20
Q17_Q18_Q19_Q20
D27_D28_D29_D30
Q27_Q28_Q29_Q30
D29_D30_D31_D0
Q29_Q30_Q31_Q0
D8_D9_D10_D11
Q8_Q9_Q10_Q11
D18_D19_D20_D21
Q18_Q19_Q20_Q21
D28_D29_D30_D31
Q28_Q29_Q30_Q31
D30_D31_D0_D1
Q30_Q31_Q0_Q1
D9_D10_D11_D12
Q9_Q10_Q11_Q12
D19_D20_D21_D22
Q19_Q20_Q21_Q22
D31_D0_D1_D2
Q31_Q0_Q1_Q2
D10_D11_D12_D13
Q10_Q11_Q12_Q13
D20_D21_D22_D23
Q20_Q21_Q22_Q23
D0_D1_D2_D3
Q0_Q1_Q2_Q3
D11_D12_D13_D14
Q11_Q12_Q13_Q14
D21_D22_D23_D24
Q21_Q22_Q23_Q24
D1_D2_D3_D4
Q1_Q2_Q3_Q4
D12_D13_D14_D15
Q12_Q13_Q14_Q15
D22_D23_D24_D25
Q22_Q23_Q24_Q25
D2_D3_D4_D5
Q2_Q3_Q4_Q5
D13_D14_D15_D16
Q13_Q14_Q15_Q16
D23_D24_D25_D26
Q23_Q24_Q25_Q26
D3_D4_D5_D6
Q3_Q4_Q5_Q6
D14_D15_D16_D17
Q14_Q15_Q16_Q17
D24_D25_D26_D27
Q24_Q25_Q26_Q27
D4_D5_D6_D7
Q4_Q5_Q6_Q7
D15_D16_D17_D18
Q15_Q16_Q17_Q18
D25_D26_D27_D28
Q25_Q26_Q27_Q28
D5_D6_D7_D8
Q5_Q6_Q7_Q8
D16_D17_D18_D19
Q16_Q17_Q18_Q19
D26_D27_D28_D29
Q26_Q27_Q28_Q29
D6_D7_D8_D9
Q6_Q7_Q8_Q9
cpsr
N4llvm16ARM64InstPrinterE
N4llvm21ARM64AppleInstPrinterE
N4llvm14format_object1IyEE
N4llvm24AggressiveAntiDepBreakerE
N12_GLOBAL__N_18BasicTTIE
N12_GLOBAL__N_116BranchFolderPassE
N12_GLOBAL__N_114CodeGenPrepareE
N4llvm18ValueMapCallbackVHIPNS_5ValueES2_NS_14ValueMapConfigIS2_EEEE
N12_GLOBAL__N_124TypePromotionTransaction13OperandSetterE
N12_GLOBAL__N_124TypePromotionTransaction19TypePromotionActionE
N12_GLOBAL__N_124TypePromotionTransaction18InstructionRemoverE
N12_GLOBAL__N_124TypePromotionTransaction13OperandsHiderE
N12_GLOBAL__N_124TypePromotionTransaction12UsesReplacerE
N12_GLOBAL__N_124TypePromotionTransaction12TruncBuilderE
N12_GLOBAL__N_124TypePromotionTransaction11TypeMutatorE
N12_GLOBAL__N_124TypePromotionTransaction11SExtBuilderE
N12_GLOBAL__N_124TypePromotionTransaction21InstructionMoveBeforeE
N12_GLOBAL__N_131CodeGenPrepareFortifiedLibCallsE
N4llvm22CriticalAntiDepBreakerE
N4llvm20DefaultVLIWSchedulerE
N4llvm18VLIWPacketizerListE
N12_GLOBAL__N_126DeadMachineInstructionElimE
N12_GLOBAL__N_114DwarfEHPrepareE
N12_GLOBAL__N_116EarlyIfConverterE
N4llvm11EdgeBundlesE
N12_GLOBAL__N_110ExeDepsFixE
N12_GLOBAL__N_117ExpandISelPseudosE
N12_GLOBAL__N_112ExpandPostRAE
N4llvm12GCModuleInfoE
N12_GLOBAL__N_17PrinterE
N4llvm10GCStrategyE
N12_GLOBAL__N_115LowerIntrinsicsE
N12_GLOBAL__N_121GCMachineCodeAnalysisE
N12_GLOBAL__N_111IfConverterE
N12_GLOBAL__N_113InlineSpillerE
UUUUUUUU33333333
N4llvm17LLVMTargetMachineE
N4llvm20LatencyPriorityQueueE
N4llvm18LiveDebugVariablesE
N4llvm13LiveIntervalsE
N4llvm13LiveRangeEdit8DelegateE
N4llvm13LiveRangeEditE
N4llvm13LiveRegMatrixE
N4llvm10LiveStacksE
N4llvm13LiveVariablesE
N12_GLOBAL__N_118LocalStackSlotPassE
N4llvm25MachineBlockFrequencyInfoE
N12_GLOBAL__N_121MachineBlockPlacementE
N12_GLOBAL__N_126MachineBlockPlacementStatsE
N4llvm28MachineBranchProbabilityInfoE
N12_GLOBAL__N_110MachineCSEE
N12_GLOBAL__N_122MachineCopyPropagationE
N4llvm17DominatorTreeBaseINS_17MachineBasicBlockEEE
N4llvm13DominatorBaseINS_17MachineBasicBlockEEE
N4llvm20MachineDominatorTreeE
N4llvm24MachineConstantPoolValueE
N4llvm19MachineFunctionInfoE
N4llvm23MachineFunctionAnalysisE
N4llvm19MachineFunctionPassE
N12_GLOBAL__N_126MachineFunctionPrinterPassE
N12_GLOBAL__N_120UnpackMachineBundlesE
N12_GLOBAL__N_122FinalizeMachineBundlesE
N12_GLOBAL__N_111MachineLICME
N4llvm15MachineLoopInfoE
N4llvm21MachineModuleInfoImplE
N4llvm26MMIAddrLabelMapCallbackPtrE
N4llvm17MachineModuleInfoE
N4llvm22MachineModuleInfoMachOE
N4llvm20MachineModuleInfoELFE
N4llvm27MachinePassRegistryListenerE
N4llvm24MachinePostDominatorTreeE
N4llvm19MachineRegisterInfo8DelegateE
N4llvm20MachineSchedStrategyE
N4llvm19ScheduleDAGMutationE
N4llvm13ScheduleDAGMIE
N4llvm17ScheduleDAGMILiveE
N4llvm19MachineSchedContextE
N12_GLOBAL__N_116MachineSchedulerE
N12_GLOBAL__N_120MachineSchedulerBaseE
N12_GLOBAL__N_120PostMachineSchedulerE
N12_GLOBAL__N_120PostGenericSchedulerE
N12_GLOBAL__N_120GenericSchedulerBaseE
N4llvm2cl3optIPFPNS_17ScheduleDAGInstrsEPNS_19MachineSchedContextEELb0ENS_18RegisterPassParserINS_20MachineSchedRegistryEEEEE
N4llvm2cl11opt_storageIPFPNS_17ScheduleDAGInstrsEPNS_19MachineSchedContextEELb0ELb0EEE
N4llvm18RegisterPassParserINS_20MachineSchedRegistryEEE
N4llvm2cl6parserIPFPNS_17ScheduleDAGInstrsEPNS_19MachineSchedContextEEEE
N4llvm2cl11OptionValueIPFPNS_17ScheduleDAGInstrsEPNS_19MachineSchedContextEEEE
N4llvm2cl15OptionValueBaseIPFPNS_17ScheduleDAGInstrsEPNS_19MachineSchedContextEELb0EEE
N4llvm2cl15OptionValueCopyIPFPNS_17ScheduleDAGInstrsEPNS_19MachineSchedContextEEEE
N12_GLOBAL__N_116GenericSchedulerE
N12_GLOBAL__N_113CopyConstrainE
N12_GLOBAL__N_119LoadClusterMutationE
N12_GLOBAL__N_111MacroFusionE
N12_GLOBAL__N_112ILPSchedulerE
N12_GLOBAL__N_114MachineSinkingE
N4llvm19MachineTraceMetricsE
N4llvm19MachineTraceMetrics8EnsembleE
N12_GLOBAL__N_121MinInstrCountEnsembleE
N12_GLOBAL__N_119MachineVerifierPassE
N12_GLOBAL__N_112OptimizePHIsE
N12_GLOBAL__N_114PHIEliminationE
N4llvm16TargetPassConfigE
N4llvm2cl3optIPFPNS_12FunctionPassEvELb0ENS_18RegisterPassParserINS_16RegisterRegAllocEEEEE
N4llvm2cl11opt_storageIPFPNS_12FunctionPassEvELb0ELb0EEE
N4llvm18RegisterPassParserINS_16RegisterRegAllocEEE
N4llvm2cl6parserIPFPNS_12FunctionPassEvEEE
N4llvm2cl11OptionValueIPFPNS_12FunctionPassEvEEE
N4llvm2cl15OptionValueBaseIPFPNS_12FunctionPassEvELb0EEE
N4llvm2cl15OptionValueCopyIPFPNS_12FunctionPassEvEEE
N4llvm2cl3optINS0_13boolOrDefaultELb0ENS0_6parserIS2_EEEE
N4llvm2cl11opt_storageINS0_13boolOrDefaultELb0ELb0EEE
N12_GLOBAL__N_117PeepholeOptimizerE
N4llvm14AntiDepBreakerE
N12_GLOBAL__N_115PostRASchedulerE
N12_GLOBAL__N_120SchedulePostRATDListE
N12_GLOBAL__N_119ProcessImplicitDefsE
N4llvm3PEIE
N4llvm17PseudoSourceValueE
N4llvm27FixedStackPseudoSourceValueE
Register Allocation
N4llvm12RegAllocBaseE
N12_GLOBAL__N_16RAFastE
N4llvm2cl3optINS_11SplitEditor19ComplementSpillModeELb0ENS0_6parserIS3_EEEE
N4llvm2cl11opt_storageINS_11SplitEditor19ComplementSpillModeELb0ELb0EEE
N4llvm2cl6parserINS_11SplitEditor19ComplementSpillModeEEE
N4llvm2cl11OptionValueINS_11SplitEditor19ComplementSpillModeEEE
N4llvm2cl15OptionValueBaseINS_11SplitEditor19ComplementSpillModeELb0EEE
N4llvm2cl15OptionValueCopyINS_11SplitEditor19ComplementSpillModeEEE
N12_GLOBAL__N_18RAGreedyE
N12_GLOBAL__N_117RegisterCoalescerE
N4llvm23SchedulingPriorityQueueE
N4llvm24ScheduleHazardRecognizerE
N4llvm11ScheduleDAGE
N4llvm17ScheduleDAGInstrsE
N4llvm26ScoreboardHazardRecognizerE
N12_GLOBAL__N_113SjLjEHPrepareE
N4llvm11SlotIndexesE
N4llvm14SpillPlacementE
N4llvm7SpillerE
N4llvm2cl3optIN12_GLOBAL__N_111SpillerNameELb0ENS0_6parserIS3_EEEE
N4llvm2cl11opt_storageIN12_GLOBAL__N_111SpillerNameELb0ELb0EEE
N4llvm2cl6parserIN12_GLOBAL__N_111SpillerNameEEE
N4llvm2cl11OptionValueIN12_GLOBAL__N_111SpillerNameEEE
N4llvm2cl15OptionValueBaseIN12_GLOBAL__N_111SpillerNameELb0EEE
N4llvm2cl15OptionValueCopyIN12_GLOBAL__N_111SpillerNameEEE
N12_GLOBAL__N_114TrivialSpillerE
N12_GLOBAL__N_111SpillerBaseE
N12_GLOBAL__N_113StackColoringE
N4llvm14StackProtectorE
N4llvm18ValueMapCallbackVHIPKNS_10AllocaInstENS_14StackProtector13SSPLayoutKindENS_14ValueMapConfigIS3_EEEE
N12_GLOBAL__N_117StackSlotColoringE
N4llvm16StackMapLivenessE
N12_GLOBAL__N_117TailDuplicatePassE
N4llvm19TargetFrameLoweringE
N4llvm15TargetInstrInfoE
N4llvm11MCInstrInfoE
N4llvm18TargetLoweringBaseE
N4llvm27TargetLoweringObjectFileELFE
N4llvm29TargetLoweringObjectFileMachOE
N4llvm28TargetLoweringObjectFileCOFFE
N4llvm18TargetRegisterInfoE
N4llvm14MCRegisterInfoE
N12_GLOBAL__N_125TwoAddressInstructionPassE
N12_GLOBAL__N_120UnreachableBlockElimE
N12_GLOBAL__N_127UnreachableMachineBlockElimE
N4llvm10VirtRegMapE
N12_GLOBAL__N_115VirtRegRewriterE
0G"KH
pG*K
0IzJH%
pI*J
pI*J
0I"JH
pI*J
xAex
4`e4
ITeI
OEeO
Xe
UbeU
"Pe"
!!!!
!!!!
prefetcht0
sha1msg1
sha256msg1
prefetcht1
pfrcpit1
pfrsqit1
vmovdqa32
vmovdqu32
sha1msg2
sha256msg2
sha256rnds2
prefetcht2
pfrcpit2
vmovdqa64
vmovdqu64
sha1rnds4
vextractf32x4
vinsertf32x4
vextracti32x4
vinserti32x4
vextractf64x4
vinsertf64x4
vextracti64x4
vinserti64x4
vperm2f128
vextractf128
vinsertf128
vbroadcastf128
vperm2i128
vextracti128
vinserti128
vbroadcasti128
vmovntdqa
vmovdqa
seta
prefetchnta
crc32b
cmpxchg16b
cmpxchg8b
vpshab
sbbb
vpsubb
adcb
decb
incb
vpaddb
xaddb
andb
vpmovusdb
vpmovsdb
vpmovdb
vpshufb
negb
cmpxchgb
vpavgb
vpmovmskb
rclb
vpshlb
rolb
imulb
vpcomb
vpsignb
fcmovnb
cmpb
vpcmpeqb
vpmovusqb
vpmovsqb
vpmovqb
sarb
rcrb
shrb
rorb
xorb
vpinsrb
vpextrb
vpabsb
movabsb
vpsubsb
vpaddsb
vpminsb
vpsubusb
vpaddusb
pavgusb
vpmaxsb
setb
vpcmpgtb
notb
vprotb
vpbroadcastb
testb
vpcomub
vpminub
pfsub
vpmaxub
vpblendvb
idivb
fcmovb
vpacksswb
vpackuswb
pfacc
pfnacc
pfpnacc
vaesdec
blcic
blsic
t1mskc
vaesimc
vaesenc
vpermi2d
vpbroadcastmw2d
vpshad
vpsrad
vphaddbd
vphaddubd
vphsubd
vpsubd
vpmovsxbd
vpmovzxbd
pfadd
vphaddd
vpaddd
vpandd
vpblendd
vpgatherdd
vpscatterdd
vpmacsdd
vpmacssdd
pi2fd
vpshufd
pf2id
invpcid
invvpid
fbld
vpshld
vpslld
vpmulld
vpsrld
vmptrld
vpblendmd
vpcomd
vpermd
vptestmd
vpand
vpandnd
valignd
vpsignd
bound
vfmaddsub231pd
vfmsub231pd
vfnmsub231pd
vfmsubadd231pd
vfmadd231pd
vfnmadd231pd
vfmaddsub132pd
vfmsub132pd
vfnmsub132pd
vfmsubadd132pd
vfmadd132pd
vfnmadd132pd
vpermi2pd
cvtpi2pd
vpermil2pd
vcvtdq2pd
vcvtudq2pd
vcvtps2pd
vfmaddsub213pd
vfmsub213pd
vfnmsub213pd
vfmsubadd213pd
vfmadd213pd
vfnmadd213pd
vrcp14pd
vrsqrt14pd
vrcp28pd
vrsqrt28pd
vmovapd
pswapd
vfmaddsubpd
vaddsubpd
vhsubpd
vfmsubpd
vfnmsubpd
vsubpd
vfmsubaddpd
vhaddpd
vfmaddpd
vfnmaddpd
vaddpd
vandpd
vblendpd
vroundpd
vgatherdpd
vscatterdpd
vrndscalepd
vshufpd
vunpckhpd
vmovhpd
vmovmskpd
vpermilpd
vunpcklpd
vmulpd
vmovlpd
vpcmpd
vblendmpd
vpermpd
vandnpd
vminpd
vdppd
vcmppd
vgatherqpd
vscatterqpd
vorpd
vxorpd
vmovntpd
vsqrtpd
vtestpd
vmovupd
vblendvpd
vdivpd
vmaskmovpd
vmaxpd
vfrczpd
vpcmpeqd
vpgatherqd
vpscatterqd
vpmovusqd
vpmovsqd
vpmovqd
vpord
vpxord
vpinsrd
vpextrd
vfmsub231sd
vfnmsub231sd
vfmadd231sd
vfnmadd231sd
vfmsub132sd
vfnmsub132sd
vfmadd132sd
vfnmadd132sd
vcvtss2sd
vfmsub213sd
vfnmsub213sd
vfmadd213sd
vfnmadd213sd
vrcp14sd
vrsqrt14sd
vrcp28sd
vrsqrt28sd
vpabsd
vfmsubsd
vfnmsubsd
vsubsd
vfmaddsd
vfnmaddsd
vaddsd
vroundsd
vrndscalesd
vucomisd
vcomisd
vmulsd
vpminsd
vminsd
vcmpsd
movntsd
vsqrtsd
vbroadcastsd
vdivsd
vmovsd
vpmaxsd
vmaxsd
vfrczsd
vpconflictd
vpcmpgtd
vprotd
vpbroadcastd
vpcomud
vpminud
vpcmpud
vpmaxud
vpsravd
vpsllvd
vpsrlvd
vpmaskmovd
vmovd
vphsubwd
vphaddwd
vpmaddwd
vpunpckhwd
vpunpcklwd
vpmacswd
vpmadcswd
vpmacsswd
vpmadcsswd
vphadduwd
vpmovsxwd
vpmovzxwd
setae
fcmovnbe
setbe
fcmovbe
ffree
pfcmpge
setge
setle
loopne
setne
fcmovne
loope
sete
sha1nexte
fnsave
fxsave
fcmove
invlpg
setg
prefetch
fxch
vcvtps2ph
vpmacsdqh
vpmacssdqh
clflush
blci
fcomi
fucomi
cvttpd2pi
cvtpd2pi
cvttps2pi
cvtps2pi
fcompi
fucompi
vpcmpestri
vpcmpistri
vcvttsd2si
vcvtsd2si
vcvttss2si
vcvtss2si
vcvttsd2usi
vcvtsd2usi
vcvttss2usi
vcvtss2usi
blcmsk
tzmsk
crc32l
leal
cmoval
sbbl
movsbl
fsubl
fisubl
cmovbl
movzbl
adcl
decl
incl
btcl
vmreadl
faddl
fiaddl
xaddl
rdseedl
fldl
shldl
fildl
rdrandl
shrdl
vcvtsi2sdl
vcvtusi2sdl
cmovael
cmovbel
cmovgel
cmovlel
cmovnel
rdfsbasel
wrfsbasel
rdgsbasel
wrgsbasel
vmwritel
cmovel
bsfl
negl
cmpxchgl
cmovgl
pushl
bzhil
blsil
movntil
blsmskl
rcll
fildll
shll
blcfill
blsfill
lcalll
roll
fistpll
fisttpll
lsll
fmull
fimull
cmovll
fcoml
ficoml
andnl
cmovnol
cmovol
bswapl
pdepl
cmpl
ljmpl
fcompl
ficompl
cmovnpl
nopl
popl
arpl
fstpl
fistpl
fisttpl
cmovpl
vpmacsdql
vpmacssdql
larl
sarl
fsubrl
fisubrl
rcrl
shrl
rorl
xorl
bsrl
blsrl
btrl
strl
bextrl
fdivrl
fidivrl
movabsl
ldsl
lesl
lfsl
lgsl
cmovnsl
vcvtsi2ssl
vcvtusi2ssl
lssl
btsl
cmovsl
lgdtl
sgdtl
lidtl
sidtl
sldtl
lretl
setl
popcntl
lzcntl
tzcntl
notl
testl
fstl
fistl
pextl
pfmul
fdivl
fidivl
movl
smswl
movswl
movzwl
adcxl
shlxl
mulxl
adoxl
sarxl
shrxl
rorxl
fcom
fucom
vpperm
vpcmpestrm
vpcmpistrm
vpandn
xbegin
pfmin
vmxon
setno
seto
fsubp
pfrcp
faddp
fmulp
fcomp
fucomp
setnp
loop
fsubrp
fdivrp
setp
fbstp
fstp
vmovddup
vmovshdup
vmovsldup
#EH_SjLj_Setup
fdivp
crc32q
vpbroadcastmb2q
vpermi2q
movdq2q
leaq
vpshaq
vpsraq
cmovaq
sbbq
vphaddbq
movsbq
vphaddubq
vpsubq
cmovbq
vpmovsxbq
vpmovzxbq
movzbq
adcq
decq
incq
btcq
vcvttpd2dq
vcvtpd2dq
movq2dq
vcvttps2dq
vcvtps2dq
vmreadq
vphsubdq
vpaddq
xaddq
vphadddq
rdseedq
vpunpckhdq
shldq
vpunpckldq
vpslldq
vpsrldq
vpmuldq
vpandq
rdrandq
vpunpckhqdq
vpunpcklqdq
vpclmulqdq
vpgatherdq
vpscatterdq
shrdq
vcvtsi2sdq
vcvtusi2sdq
vmovntdq
vcvttpd2udq
vcvtpd2udq
vcvttps2udq
vcvtps2udq
vphaddudq
vpmuludq
vpmovsxdq
vpmovzxdq
cmovaeq
cmovbeq
cmovgeq
cmovleq
cmovneq
pfcmpeq
rdfsbaseq
wrfsbaseq
rdgsbaseq
wrgsbaseq
vmwriteq
fxsaveq
cmoveq
bsfq
negq
cmpxchgq
cmovgq
pushq
bzhiq
blsiq
movntiq
blsmskq
rclq
vpshlq
callq
vpsllq
rolq
vpsrlq
lslq
movslq
imulq
cmovlq
vpblendmq
vpcomq
vpermq
vptestmq
vpandnq
valignq
cmovnoq
cmovoq
bswapq
pdepq
vpcmpq
cmovnpq
popq
cmovpq
vpcmpeqq
vpgatherqq
vpscatterqq
larq
sarq
rcrq
shrq
vporq
rorq
fxrstorq
vpxorq
bsrq
blsrq
vpinsrq
btrq
strq
bextrq
vpextrq
vpabsq
movabsq
lfsq
lgsq
vpminsq
cmovnsq
vcvtsi2ssq
vcvtusi2ssq
lssq
btsq
cmovsq
vpmaxsq
vpconflictq
lgdtq
sgdtq
lidtq
sidtq
sldtq
lretq
vpcmpgtq
popcntq
lzcntq
tzcntq
movntq
notq
vprotq
xsaveoptq
insertq
vpbroadcastq
testq
pextq
vpcomuq
vpminuq
vpcmpuq
vpmaxuq
vpsravq
idivq
vpsllvq
vpsrlvq
vpmaskmovq
vmovq
vphaddwq
smswq
movswq
vphadduwq
vpmovsxwq
vpmovzxwq
movzwq
adcxq
shlxq
mulxq
adoxq
sarxq
shrxq
rorxq
vmclear
pfsubr
enter
vpalignr
vpor
frstor
fxrstor
vpxor
verr
vldmxcsr
vstmxcsr
bextr
fdivr
fsubs
fisubs
blcs
fadds
fiadds
flds
filds
fmuls
fimuls
fcoms
ficoms
setns
vfmaddsub231ps
vfmsub231ps
vfnmsub231ps
vfmsubadd231ps
vfmadd231ps
vfnmadd231ps
vfmaddsub132ps
vfmsub132ps
vfnmsub132ps
vfmsubadd132ps
vfmadd132ps
vfnmadd132ps
vcvtpd2ps
vcvtph2ps
vpermi2ps
cvtpi2ps
vpermil2ps
vcvtdq2ps
vcvtudq2ps
vfmaddsub213ps
vfmsub213ps
vfnmsub213ps
vfmsubadd213ps
vfmadd213ps
vfnmadd213ps
vrcp14ps
vrsqrt14ps
vrcp28ps
vrsqrt28ps
vmovaps
vfmaddsubps
vaddsubps
vhsubps
vfmsubps
vfnmsubps
vsubps
vfmsubaddps
vhaddps
vfmaddps
vfnmaddps
vaddps
vandps
vblendps
vroundps
vgatherdps
vscatterdps
vrndscaleps
vshufps
vunpckhps
vmovlhps
vmovhps
vmovmskps
vmovhlps
vpermilps
vunpcklps
vmulps
vmovlps
vblendmps
fcomps
ficomps
vpermps
vandnps
vminps
vrcpps
vdpps
vcmpps
vgatherqps
vscatterqps
vorps
vxorps
vextractps
vmovntps
vinsertps
vrsqrtps
vsqrtps
vtestps
fstps
fistps
fisttps
vmovups
vblendvps
vdivps
vmaskmovps
vmaxps
vfrczps
fsubrs
fisubrs
fdivrs
fidivrs
vfmsub231ss
vfnmsub231ss
vfmadd231ss
vfnmadd231ss
vfmsub132ss
vfnmsub132ss
vfmadd132ss
vfnmadd132ss
vcvtsd2ss
vfmsub213ss
vfnmsub213ss
vfmadd213ss
vfnmadd213ss
vrcp14ss
vrsqrt14ss
vrcp28ss
vrsqrt28ss
vfmsubss
vfnmsubss
vsubss
vfmaddss
vfnmaddss
vaddss
vroundss
vrndscaless
vucomiss
vcomiss
vmulss
vminss
vrcpss
vcmpss
movntss
vrsqrtss
vsqrtss
vbroadcastss
vdivss
vmovss
vmaxss
vfrczss
sets
fsts
fists
fdivs
fidivs
fldt
pfcmpgt
invept
xsaveopt
fstpt
xabort
pfrsqrt
vsqrt
vaesdeclast
vaesenclast
vptest
vaeskeygenassist
vmptrst
fcmovnu
vlddqu
vmaskmovdqu
vmovdqu
fcmovu
fdiv
fldenv
fnstenv
vpcmov
crc32w
leaw
vpshaw
vpsraw
cmovaw
sbbw
vphsubbw
vmpsadbw
vpsadbw
vphaddbw
vpunpckhbw
kunpckbw
vpunpcklbw
movsbw
vphaddubw
vphsubw
vpsubw
cmovbw
vpmovsxbw
vpmovzxbw
movzbw
adcw
fldcw
decw
incw
btcw
fnstcw
vphaddw
vpaddw
xaddw
rdseedw
shldw
kandw
rdrandw
vpblendw
shrdw
vpackssdw
vpackusdw
vpmovusdw
vpmovsdw
vpmovdw
cmovaew
cmovbew
cmovgew
cmovlew
cmovnew
cmovew
pi2fw
bsfw
pshufw
negw
cmpxchgw
vpavgw
cmovgw
prefetchw
vpshufhw
vpmulhw
pushw
pf2iw
rclw
vpshuflw
vpshlw
lcallw
vpsllw
vpmullw
rolw
vpsrlw
lslw
kshiftlw
imulw
cmovlw
vpcomw
kandnw
vpsignw
cmovnow
cmovow
cmpw
ljmpw
cmovnpw
nopw
popw
cmovpw
vpcmpeqw
vpmovusqw
vpmovsqw
vpmovqw
larw
sarw
rcrw
verw
pmulhrw
shrw
korw
kxnorw
rorw
kxorw
bsrw
vpinsrw
btrw
kshiftrw
ltrw
strw
vpextrw
vpabsw
movabsw
vpmaddubsw
vphsubsw
vpsubsw
vphaddsw
vpaddsw
ldsw
lesw
lfsw
lgsw
vpminsw
cmovnsw
vpmulhrsw
lssw
btsw
fnstsw
vpsubusw
vpaddusw
cmovsw
vpmaxsw
lgdtw
sgdtw
lidtw
sidtw
lldtw
sldtw
lretw
vpcmpgtw
popcntw
lzcntw
tzcntw
knotw
vprotw
vpbroadcastw
kortestw
vpmulhuw
vpcomuw
vpminuw
vphminposuw
vpmaxuw
idivw
kmovw
vpmacsww
lmsww
smsww
vpmacssww
pfmax
vcvttpd2dqx
vcvtpd2dqx
vcvtpd2psx
vcvttpd2dqy
vcvtpd2dqy
vcvtpd2psy
jecxz
jcxz
jrcxz
fsub
%st(0), 
fadd
%st(0), 
fmul
%st(0), 
fsubr
%st(0), 
fdivr
%st(0), 
fdiv
%st(0), 
movabsb
%al, 
outb
%al, 
movb
%al, 
rclb
%cl, 
shlb
%cl, 
rolb
%cl, 
sarb
%cl, 
rcrb
%cl, 
shrb
%cl, 
rorb
%cl, 
shldl
%cl, 
shrdl
%cl, 
rcll
%cl, 
shll
%cl, 
roll
%cl, 
sarl
%cl, 
rcrl
%cl, 
shrl
%cl, 
rorl
%cl, 
shldq
%cl, 
shrdq
%cl, 
rclq
%cl, 
shlq
%cl, 
rolq
%cl, 
sarq
%cl, 
rcrq
%cl, 
shrq
%cl, 
rorq
%cl, 
shldw
%cl, 
shrdw
%cl, 
rclw
%cl, 
shlw
%cl, 
rolw
%cl, 
sarw
%cl, 
rcrw
%cl, 
shrw
%cl, 
rorw
%cl, 
movabsw
%ax, 
outw
%ax, 
movw
%ax, 
movabsl
%eax, 
outl
%eax, 
movl
%eax, 
movabsq
%rax, 
vrcp28pd
{sae}, 
vrsqrt28pd
{sae}, 
vrcp28sd
{sae}, 
vrsqrt28sd
{sae}, 
vrcp28ps
{sae}, 
vrsqrt28ps
{sae}, 
vrcp28ss
{sae}, 
vrsqrt28ss
{sae}, 
#VAARG_64 
#eh_return, addr: 
#VASTART_SAVE_XMM_REGS 
#CMOV_GR32* PSEUDO!
#CMOV_GR16* PSEUDO!
#CMOV_RFP80 PSEUDO!
#ATOMSUB6432 PSEUDO!
#ATOMADD6432 PSEUDO!
#ATOMAND6432 PSEUDO!
#ATOMNAND6432 PSEUDO!
#ATOMMIN6432 PSEUDO!
#ATOMUMIN6432 PSEUDO!
#ATOMSWAP6432 PSEUDO!
#ATOMOR6432 PSEUDO!
#ATOMXOR6432 PSEUDO!
#ATOMMAX6432 PSEUDO!
#ATOMUMAX6432 PSEUDO!
#ATOMAND32 PSEUDO!
#ATOMNAND32 PSEUDO!
#CMOV_V4F32 PSEUDO!
#CMOV_V16F32 PSEUDO!
#CMOV_V8F32 PSEUDO!
#ATOMMIN32 PSEUDO!
#ATOMUMIN32 PSEUDO!
#CMOV_RFP32 PSEUDO!
#CMOV_FR32 PSEUDO!
#ATOMOR32 PSEUDO!
#ATOMXOR32 PSEUDO!
#ATOMMAX32 PSEUDO!
#ATOMUMAX32 PSEUDO!
#ATOMAND64 PSEUDO!
#ATOMNAND64 PSEUDO!
#CMOV_V2F64 PSEUDO!
#CMOV_V4F64 PSEUDO!
#CMOV_V8F64 PSEUDO!
#CMOV_V2I64 PSEUDO!
#CMOV_V4I64 PSEUDO!
#CMOV_V8I64 PSEUDO!
#ATOMMIN64 PSEUDO!
#ATOMUMIN64 PSEUDO!
#CMOV_RFP64 PSEUDO!
#CMOV_FR64 PSEUDO!
#ATOMOR64 PSEUDO!
#ATOMXOR64 PSEUDO!
#ATOMMAX64 PSEUDO!
#ATOMUMAX64 PSEUDO!
#ATOMAND16 PSEUDO!
#ATOMNAND16 PSEUDO!
#ATOMMIN16 PSEUDO!
#ATOMUMIN16 PSEUDO!
#ATOMOR16 PSEUDO!
#ATOMXOR16 PSEUDO!
#ATOMMAX16 PSEUDO!
#ATOMUMAX16 PSEUDO!
#ATOMAND8 PSEUDO!
#ATOMNAND8 PSEUDO!
#ATOMMIN8 PSEUDO!
#ATOMUMIN8 PSEUDO!
#CMOV_GR8 PSEUDO!
#ATOMOR8 PSEUDO!
#ATOMXOR8 PSEUDO!
#ATOMMAX8 PSEUDO!
#ATOMUMAX8 PSEUDO!
#ACQUIRE_MOV PSEUDO!
#RELEASE_MOV PSEUDO!
lcalll
ljmpl
lcallq
ljmpq
lcallw
ljmpw
xsha1
fld1
fprem1
f2xm1
fyl2xp1
#EH_SJLJ_LONGJMP32
#EH_SJLJ_SETJMP32
# TLSCall_32
# TLS_addr32
# TLS_base_addr32
fldlg2
fldln2
int3
#EH_SJLJ_LONGJMP64
#EH_SJLJ_SETJMP64
# TLSCall_64
# TLS_addr64
# TLS_base_addr64
rex64
data16
xsha256
LIFETIME_END
BUNDLE
DBG_VALUE
# XBEGIN
#ADJCALLSTACKDOWN
#ADJCALLSTACKUP
#MEMBARRIER
LIFETIME_START
ud2b
xcryptecb
xcryptcfb
xcryptofb
scasb
lodsb
insb
rep;stosb
cmpsb
outsb
rep;movsb
xlatb
clac
stac
xcryptcbc
rdpmc
vmfunc
rdtsc
cpuid
xend
cltd
cwtd
wbinvd
fldl2e
lfence
mfence
sfence
fscale
vmresume
repne
xacquire
xstore
xrelease
pause
leave
vmxoff
lahf
sahf
vmlaunch
clgi
stgi
fldpi
# win32 fptoui
lock
%dx, %al
pushal
popal
pushfl
popfl
vmmcall
vmcall
syscall
vzeroall
scasl
lodsl
insl
rep;stosl
cmpsl
outsl
rep;movsl
iretl
lretl
sysretl
sysexitl
cwtl
montmul
fxam
fprem
fpatan
fptan
fsin
# dynamic stack allocation
into
cqto
rdtscp
vpcmp
vcmp
fnop
fcompp
fucompp
fdecstp
fincstp
pushfq
popfq
scasq
lodsq
rep;stosq
cmpsq
rep;movsq
iretq
lretq
sysretq
sysexitq
cltq
vzeroupper
sysenter
monitor
rdmsr
wrmsr
xcryptctr
fabs
pushl
pushw
pushl
popl
pushw
popw
pushl
popl
pushw
popw
pushl
popl
pushq
popq
pushw
popw
pushl
popl
pushq
popq
pushw
popw
swapgs
fchs
# variable sized alloca for segmented stacks
femms
fcos
fsincos
pushl
popl
pushw
popw
clts
fldl2t
fxtract
mwait
fninit
frndint
fsqrt
xtest
ftst
xgetbv
xsetbv
pushaw
popaw
pushfw
popfw
scasw
lodsw
insw
rep;stosw
cmpsw
outsw
rep;movsw
cbtw
iretw
lretw
fyl2x
fnstsw
%dx, %ax
vmload
%eax
vmsave
%eax
vmrun
%eax
skinit
%eax
invlpga
%ecx, %eax
%dx, %eax
vmload
%rax
vmsave
%rax
vmrun
%rax
invlpga
%ecx, %rax
outb
%al, %dx
outw
%ax, %dx
outl
%eax, %dx
fnclex
fldz
st(0)
st(1)
st(2)
st(3)
st(4)
st(5)
st(6)
st(7)
xmm10
ymm10
zmm10
cr10
xmm20
ymm20
zmm20
xmm30
ymm30
zmm30
xmm0
ymm0
zmm0
xmm11
ymm11
zmm11
cr11
xmm21
ymm21
zmm21
xmm31
ymm31
zmm31
xmm1
ymm1
zmm1
xmm12
ymm12
zmm12
cr12
xmm22
ymm22
zmm22
xmm2
ymm2
zmm2
xmm13
ymm13
zmm13
cr13
xmm23
ymm23
zmm23
xmm3
ymm3
zmm3
xmm14
ymm14
zmm14
cr14
xmm24
ymm24
zmm24
xmm4
ymm4
zmm4
xmm15
ymm15
zmm15
cr15
xmm25
ymm25
zmm25
xmm5
ymm5
zmm5
xmm16
ymm16
zmm16
xmm26
ymm26
zmm26
xmm6
ymm6
zmm6
xmm17
ymm17
zmm17
xmm27
ymm27
zmm27
xmm7
ymm7
zmm7
xmm18
ymm18
zmm18
xmm28
ymm28
zmm28
xmm8
ymm8
zmm8
xmm19
ymm19
zmm19
xmm29
ymm29
zmm29
xmm9
ymm9
zmm9
r10b
r11b
r12b
r13b
r14b
r15b
r10d
r11d
r12d
r13d
r14d
r15d
flags
r10w
r11w
r12w
r13w
r14w
r15w
fpsw
N4llvm17X86ATTInstPrinterE
6{G y{G
6,H y,H
2lU 
.U@ 
2pH 
2,W 
JPR 
:|D 
H=B 
prefetcht0
sha1msg1
sha256msg1
prefetcht1
pfrcpit1
pfrsqit1
vmovdqa32
crc32
vmovdqu32
sha1msg2
sha256msg2
sha256rnds2
prefetcht2
pfrcpit2
vmovdqa64
fxsave64
fxrstor64
xsaveopt64
vmovdqu64
sha1rnds4
vextractf32x4
vinsertf32x4
vextracti32x4
vinserti32x4
vextractf64x4
vinsertf64x4
vextracti64x4
vinserti64x4
vperm2f128
vextractf128
vinsertf128
vbroadcastf128
vperm2i128
vextracti128
vinserti128
vbroadcasti128
vmovntdqa
vmovdqa
seta
prefetchnta
cmova
cmpxchg16b
cmpxchg8b
vpshab
vpsubb
vpaddb
vpmovusdb
vpmovsdb
vpmovdb
vpshufb
vpavgb
vpmovmskb
vpshlb
vpcomb
vpsignb
vpcmpeqb
vpmovusqb
vpmovsqb
vpmovqb
vpinsrb
vpextrb
vpabsb
vpsubsb
vpaddsb
vpminsb
vpsubusb
vpaddusb
pavgusb
vpmaxsb
setb
vpcmpgtb
vprotb
vpbroadcastb
vpcomub
vpminub
pfsub
fisub
vpmaxub
vpblendvb
cmovb
vpacksswb
vpackuswb
pfacc
pfnacc
pfpnacc
vaesdec
blcic
blsic
t1mskc
vaesimc
vaesenc
vpermi2d
vpbroadcastmw2d
vmread
vpshad
vpsrad
vphaddbd
vphaddubd
vphsubd
vpsubd
vpmovsxbd
vpmovzxbd
pfadd
fiadd
xadd
vphaddd
vpaddd
vpandd
vpblendd
vpgatherdd
vpscatterdd
vpmacsdd
vpmacssdd
rdseed
pi2fd
vpshufd
pf2id
invpcid
invvpid
fbld
vpshld
fild
vpslld
vpmulld
vpsrld
vmptrld
vpblendmd
vpcomd
vpermd
vptestmd
vpand
rdrand
vpandnd
valignd
vpsignd
bound
vfmaddsub231pd
vfmsub231pd
vfnmsub231pd
vfmsubadd231pd
vfmadd231pd
vfnmadd231pd
vfmaddsub132pd
vfmsub132pd
vfnmsub132pd
vfmsubadd132pd
vfmadd132pd
vfnmadd132pd
vpermi2pd
cvtpi2pd
vpermil2pd
vcvtdq2pd
vcvtudq2pd
vcvtps2pd
vfmaddsub213pd
vfmsub213pd
vfnmsub213pd
vfmsubadd213pd
vfmadd213pd
vfnmadd213pd
vrcp14pd
vrsqrt14pd
vrcp28pd
vrsqrt28pd
vmovapd
pswapd
vfmaddsubpd
vaddsubpd
vhsubpd
vfmsubpd
vfnmsubpd
vsubpd
vfmsubaddpd
vhaddpd
vfmaddpd
vfnmaddpd
vaddpd
vandpd
vblendpd
vroundpd
vgatherdpd
vscatterdpd
vrndscalepd
vshufpd
vunpckhpd
vmovhpd
vmovmskpd
vpermilpd
vunpcklpd
vmulpd
vmovlpd
vpcmpd
vblendmpd
vpermpd
vandnpd
vminpd
vdppd
vcmppd
vgatherqpd
vscatterqpd
vorpd
vxorpd
vmovntpd
vsqrtpd
vtestpd
vmovupd
vblendvpd
vdivpd
vmaskmovpd
vmaxpd
vfrczpd
vpcmpeqd
vpgatherqd
vpscatterqd
vpmovusqd
vpmovsqd
vpmovqd
shrd
vpord
vpxord
vpinsrd
vpextrd
vfmsub231sd
vfnmsub231sd
vfmadd231sd
vfnmadd231sd
vfmsub132sd
vfnmsub132sd
vfmadd132sd
vfnmadd132sd
vcvtsi2sd
vcvtusi2sd
vcvtss2sd
vfmsub213sd
vfnmsub213sd
vfmadd213sd
vfnmadd213sd
vrcp14sd
vrsqrt14sd
vrcp28sd
vrsqrt28sd
vpabsd
vfmsubsd
vfnmsubsd
vsubsd
vfmaddsd
vfnmaddsd
vaddsd
vroundsd
vrndscalesd
vucomisd
vcomisd
vmulsd
vpminsd
vminsd
vcmpsd
movntsd
vsqrtsd
vbroadcastsd
vdivsd
vmovsd
vpmaxsd
vmaxsd
vfrczsd
vpconflictd
vpcmpgtd
vprotd
vpbroadcastd
vpcomud
vpminud
vpcmpud
vpmaxud
vpsravd
vpsllvd
vpsrlvd
vpmaskmovd
vmovd
vphsubwd
vphaddwd
vpmaddwd
vpunpckhwd
vpunpcklwd
vpmacswd
vpmadcswd
vpmacsswd
vpmadcsswd
vphadduwd
vpmovsxwd
vpmovzxwd
movsxd
setae
cmovae
setbe
cmovbe
ffree
pfcmpge
setge
cmovge
setle
cmovle
loopne
setne
cmovne
loope
rdfsbase
wrfsbase
rdgsbase
wrgsbase
sete
vmwrite
sha1nexte
fnsave
fxsave
cmove
retf
cmpxchg
invlpg
setg
cmovg
prefetch
fxch
vcvtps2ph
vpmacsdqh
vpmacssdqh
clflush
push
blci
bzhi
fcomi
fucomi
cvttpd2pi
cvtpd2pi
cvttps2pi
cvtps2pi
fcompi
fucompi
vpcmpestri
vpcmpistri
vcvttsd2si
vcvtsd2si
vcvttss2si
vcvtss2si
blsi
vcvttsd2usi
vcvtsd2usi
vcvttss2usi
vcvtss2usi
movnti
blcmsk
blsmsk
tzmsk
lcall
blcfill
blsfill
arpl
vpmacsdql
vpmacssdql
setl
pfmul
fimul
cmovl
fcom
ficom
fucom
vpperm
vpcmpestrm
vpcmpistrm
vpandn
xbegin
pfmin
vmxon
setno
cmovno
seto
cmovo
bswap
fsubp
pfrcp
faddp
pdep
fmulp
ljmp
fcomp
ficomp
fucomp
setnp
cmovnp
loop
fsubrp
fdivrp
setp
fbstp
fstp
fistp
fisttp
vmovddup
vmovshdup
vmovsldup
#EH_SjLj_Setup
fdivp
cmovp
vpbroadcastmb2q
vpermi2q
movdq2q
vpshaq
vpsraq
vphaddbq
vphaddubq
vpsubq
vpmovsxbq
vpmovzxbq
vcvttpd2dq
vcvtpd2dq
movq2dq
vcvttps2dq
vcvtps2dq
vphsubdq
vpaddq
vphadddq
vpunpckhdq
vpunpckldq
vpslldq
vpsrldq
vpmuldq
vpandq
vpunpckhqdq
vpunpcklqdq
vpclmulqdq
vpgatherdq
vpscatterdq
vmovntdq
vcvttpd2udq
vcvtpd2udq
vcvttps2udq
vcvtps2udq
vphaddudq
vpmuludq
vpmovsxdq
vpmovzxdq
pfcmpeq
retfq
vpshlq
vpsllq
vpsrlq
vpblendmq
vpcomq
vpermq
vptestmq
vpandnq
valignq
vpcmpq
vpcmpeqq
vpgatherqq
vpscatterqq
vporq
vpxorq
vpinsrq
vpextrq
vpabsq
vpminsq
vpmaxsq
vpconflictq
vpcmpgtq
movntq
vprotq
insertq
vpbroadcastq
vpcomuq
vpminuq
vpcmpuq
vpmaxuq
vpsravq
vpsllvq
vpsrlvq
vpmaskmovq
vmovq
vphaddwq
vphadduwq
vpmovsxwq
vpmovzxwq
vmclear
pfsubr
fisubr
enter
vpalignr
vpor
frstor
fxrstor
vpxor
verr
vldmxcsr
vstmxcsr
blsr
bextr
fdivr
fidivr
movabs
blcs
setns
cmovns
vfmaddsub231ps
vfmsub231ps
vfnmsub231ps
vfmsubadd231ps
vfmadd231ps
vfnmadd231ps
vfmaddsub132ps
vfmsub132ps
vfnmsub132ps
vfmsubadd132ps
vfmadd132ps
vfnmadd132ps
vcvtpd2ps
vcvtph2ps
vpermi2ps
cvtpi2ps
vpermil2ps
vcvtdq2ps
vcvtudq2ps
vfmaddsub213ps
vfmsub213ps
vfnmsub213ps
vfmsubadd213ps
vfmadd213ps
vfnmadd213ps
vrcp14ps
vrsqrt14ps
vrcp28ps
vrsqrt28ps
vmovaps
vfmaddsubps
vaddsubps
vhsubps
vfmsubps
vfnmsubps
vsubps
vfmsubaddps
vhaddps
vfmaddps
vfnmaddps
vaddps
vandps
vblendps
vroundps
vgatherdps
vscatterdps
vrndscaleps
vshufps
vunpckhps
vmovlhps
vmovhps
vmovmskps
vmovhlps
vpermilps
vunpcklps
vmulps
vmovlps
vblendmps
vpermps
vandnps
vminps
vrcpps
vdpps
vcmpps
vgatherqps
vscatterqps
vorps
vxorps
vextractps
vmovntps
vinsertps
vrsqrtps
vsqrtps
vtestps
vmovups
vblendvps
vdivps
vmaskmovps
vmaxps
vfrczps
vfmsub231ss
vfnmsub231ss
vfmadd231ss
vfnmadd231ss
vfmsub132ss
vfnmsub132ss
vfmadd132ss
vfnmadd132ss
vcvtsd2ss
vcvtsi2ss
vcvtusi2ss
vfmsub213ss
vfnmsub213ss
vfmadd213ss
vfnmadd213ss
vrcp14ss
vrsqrt14ss
vrcp28ss
vrsqrt28ss
vfmsubss
vfnmsubss
vsubss
vfmaddss
vfnmaddss
vaddss
vroundss
vrndscaless
vucomiss
vcomiss
vmulss
vminss
vrcpss
vcmpss
movntss
vrsqrtss
vsqrtss
vbroadcastss
vdivss
vmovss
vmaxss
vfrczss
sets
cmovs
lgdt
sgdt
lidt
sidt
lldt
sldt
pfcmpgt
popcnt
lzcnt
tzcnt
invept
xsaveopt
xabort
pfrsqrt
vsqrt
vaesdeclast
vaesenclast
vptest
fist
vaeskeygenassist
vmptrst
pext
vlddqu
vmaskmovdqu
vmovdqu
fdiv
fidiv
fldenv
fnstenv
vpcmov
vpshaw
vpsraw
vphsubbw
vmpsadbw
vpsadbw
vphaddbw
vpunpckhbw
kunpckbw
vpunpcklbw
vphaddubw
vphsubw
vpsubw
vpmovsxbw
vpmovzxbw
fldcw
fnstcw
vphaddw
vpaddw
kandw
vpblendw
vpackssdw
vpackusdw
vpmovusdw
vpmovsdw
vpmovdw
pi2fw
pshufw
vpavgw
prefetchw
vpshufhw
vpmulhw
pf2iw
vpshuflw
vpshlw
vpsllw
vpmullw
vpsrlw
kshiftlw
vpcomw
kandnw
vpsignw
vpcmpeqw
vpmovusqw
vpmovsqw
vpmovqw
verw
pmulhrw
korw
kxnorw
kxorw
vpinsrw
kshiftrw
vpextrw
vpabsw
vpmaddubsw
vphsubsw
vpsubsw
vphaddsw
vpaddsw
lmsw
smsw
vpminsw
vpmulhrsw
fnstsw
vpsubusw
vpaddusw
vpmaxsw
vpcmpgtw
knotw
vprotw
vpbroadcastw
kortestw
vpmulhuw
vpcomuw
vpminuw
vphminposuw
vpmaxuw
kmovw
vpmacsww
vpmacssww
pfmax
adcx
shlx
mulx
adox
vcvttpd2dqx
vcvtpd2dqx
sarx
shrx
rorx
vcvtpd2psx
movsx
movzx
jecxz
jcxz
jrcxz
fcmovnb
st(0), 
fcmovb
st(0), 
fcmovnbe
st(0), 
fcmovbe
st(0), 
fcmovne
st(0), 
fcmove
st(0), 
fcmovnu
st(0), 
fcmovu
st(0), 
al, 
al, 
al, 
al, 
al, 
al, 
al, 
al, 
movabs
al, 
test
al, 
al, 
ax, 
ax, 
ax, 
ax, 
ax, 
xchg
ax, 
ax, 
ax, 
ax, 
movabs
ax, 
test
ax, 
ax, 
eax, 
eax, 
eax, 
eax, 
eax, 
xchg
eax, 
eax, 
eax, 
eax, 
movabs
eax, 
test
eax, 
eax, 
rax, 
rax, 
rax, 
rax, 
rax, 
xchg
rax, 
rax, 
rax, 
movabs
rax, 
test
rax, 
#VAARG_64 
#eh_return, addr: 
#VASTART_SAVE_XMM_REGS 
#CMOV_GR32* PSEUDO!
#CMOV_GR16* PSEUDO!
#CMOV_RFP80 PSEUDO!
#ATOMSUB6432 PSEUDO!
#ATOMADD6432 PSEUDO!
#ATOMAND6432 PSEUDO!
#ATOMNAND6432 PSEUDO!
#ATOMMIN6432 PSEUDO!
#ATOMUMIN6432 PSEUDO!
#ATOMSWAP6432 PSEUDO!
#ATOMOR6432 PSEUDO!
#ATOMXOR6432 PSEUDO!
#ATOMMAX6432 PSEUDO!
#ATOMUMAX6432 PSEUDO!
#ATOMAND32 PSEUDO!
#ATOMNAND32 PSEUDO!
#CMOV_V4F32 PSEUDO!
#CMOV_V16F32 PSEUDO!
#CMOV_V8F32 PSEUDO!
#ATOMMIN32 PSEUDO!
#ATOMUMIN32 PSEUDO!
#CMOV_RFP32 PSEUDO!
#CMOV_FR32 PSEUDO!
#ATOMOR32 PSEUDO!
#ATOMXOR32 PSEUDO!
#ATOMMAX32 PSEUDO!
#ATOMUMAX32 PSEUDO!
#ATOMAND64 PSEUDO!
#ATOMNAND64 PSEUDO!
#CMOV_V2F64 PSEUDO!
#CMOV_V4F64 PSEUDO!
#CMOV_V8F64 PSEUDO!
#CMOV_V2I64 PSEUDO!
#CMOV_V4I64 PSEUDO!
#CMOV_V8I64 PSEUDO!
#ATOMMIN64 PSEUDO!
#ATOMUMIN64 PSEUDO!
#CMOV_RFP64 PSEUDO!
#CMOV_FR64 PSEUDO!
#ATOMOR64 PSEUDO!
#ATOMXOR64 PSEUDO!
#ATOMMAX64 PSEUDO!
#ATOMUMAX64 PSEUDO!
#ATOMAND16 PSEUDO!
#ATOMNAND16 PSEUDO!
#ATOMMIN16 PSEUDO!
#ATOMUMIN16 PSEUDO!
#ATOMOR16 PSEUDO!
#ATOMXOR16 PSEUDO!
#ATOMMAX16 PSEUDO!
#ATOMUMAX16 PSEUDO!
#ATOMAND8 PSEUDO!
#ATOMNAND8 PSEUDO!
#ATOMMIN8 PSEUDO!
#ATOMUMIN8 PSEUDO!
#CMOV_GR8 PSEUDO!
#ATOMOR8 PSEUDO!
#ATOMXOR8 PSEUDO!
#ATOMMAX8 PSEUDO!
#ATOMUMAX8 PSEUDO!
#ACQUIRE_MOV PSEUDO!
#RELEASE_MOV PSEUDO!
xsha1
fld1
fprem1
f2xm1
fyl2xp1
#EH_SJLJ_LONGJMP32
#EH_SJLJ_SETJMP32
# TLSCall_32
# TLS_addr32
# TLS_base_addr32
fldlg2
fldln2
int3
#EH_SJLJ_LONGJMP64
#EH_SJLJ_SETJMP64
# TLSCall_64
# TLS_addr64
# TLS_base_addr64
rex64
data16
xsha256
LIFETIME_END
BUNDLE
DBG_VALUE
# XBEGIN
#ADJCALLSTACKDOWN
#ADJCALLSTACKUP
#MEMBARRIER
LIFETIME_START
ud2b
xcryptecb
xcryptcfb
xcryptofb
scasb
lodsb
rep stosb
cmpsb
outsb
rep movsb
xlatb
clac
stac
xcryptcbc
rdpmc
vmfunc
rdtsc
pushfd
popfd
cpuid
xend
scasd
lodsd
rep stosd
cmpsd
outsd
rep movsd
iretd
wbinvd
fldl2e
lfence
mfence
sfence
cwde
fscale
vmresume
repne
cdqe
xacquire
xstore
xrelease
pause
leave
vmxoff
lahf
sahf
pushf
popf
retf
vmlaunch
clgi
stgi
fldpi
# win32 fptoui
lock
dx, al
pushal
popal
vmmcall
vmcall
syscall
vzeroall
montmul
fxam
fprem
fpatan
fptan
fsin
# dynamic stack allocation
into
rdtscp
vpcmp
vcmp
fnop
fcompp
fucompp
fdecstp
fincstp
pushfq
popfq
retfq
scasq
lodsq
rep stosq
cmpsq
rep movsq
iretq
vzeroupper
sysenter
monitor
rdmsr
wrmsr
xcryptctr
fabs
push
push
push
push
push
swapgs
fchs
# variable sized alloca for segmented stacks
femms
fcos
fsincos
push
clts
fldl2t
fxtract
iret
sysret
mwait
fninit
sysexit
frndint
fsqrt
xtest
ftst
xgetbv
xsetbv
pushaw
popaw
scasw
lodsw
rep stosw
cmpsw
outsw
rep movsw
fyl2x
fnstsw
dx, ax
vmload
vmsave
vmrun
skinit
dx, eax
vmload
vmsave
vmrun
invlpga
eax, ecx
invlpga
rax, ecx
al, dx
ax, dx
eax, dx
fnclex
fldz
st(0)
st(1)
st(2)
st(3)
st(4)
st(5)
st(6)
st(7)
xmm10
ymm10
zmm10
cr10
xmm20
ymm20
zmm20
xmm30
ymm30
zmm30
xmm0
ymm0
zmm0
xmm11
ymm11
zmm11
cr11
xmm21
ymm21
zmm21
xmm31
ymm31
zmm31
xmm1
ymm1
zmm1
xmm12
ymm12
zmm12
cr12
xmm22
ymm22
zmm22
xmm2
ymm2
zmm2
xmm13
ymm13
zmm13
cr13
xmm23
ymm23
zmm23
xmm3
ymm3
zmm3
xmm14
ymm14
zmm14
cr14
xmm24
ymm24
zmm24
xmm4
ymm4
zmm4
xmm15
ymm15
zmm15
cr15
xmm25
ymm25
zmm25
xmm5
ymm5
zmm5
xmm16
ymm16
zmm16
xmm26
ymm26
zmm26
xmm6
ymm6
zmm6
xmm17
ymm17
zmm17
xmm27
ymm27
zmm27
xmm7
ymm7
zmm7
xmm18
ymm18
zmm18
xmm28
ymm28
zmm28
xmm8
ymm8
zmm8
xmm19
ymm19
zmm19
xmm29
ymm29
zmm29
xmm9
ymm9
zmm9
r10b
r11b
r12b
r13b
r14b
r15b
r10d
r11d
r12d
r13d
r14d
r15d
flags
r10w
r11w
r12w
r13w
r14w
r15w
fpsw
N4llvm19X86IntelInstPrinterE
N12_GLOBAL__N_14ADCEE
N12_GLOBAL__N_116ConstantHoistingE
N12_GLOBAL__N_119ConstantPropagationE
N12_GLOBAL__N_126CorrelatedValuePropagationE
N12_GLOBAL__N_119DeadInstEliminationE
N12_GLOBAL__N_13DCEE
N12_GLOBAL__N_13DSEE
N12_GLOBAL__N_110ScalarizerE
N4llvm11InstVisitorIN12_GLOBAL__N_110ScalarizerEbEE
N12_GLOBAL__N_18EarlyCSEE
N12_GLOBAL__N_111GlobalMergeE
N12_GLOBAL__N_13GVNE
N12_GLOBAL__N_114IndVarSimplifyE
N12_GLOBAL__N_121IndVarSimplifyVisitorE
N12_GLOBAL__N_113JumpThreadingE
N12_GLOBAL__N_14LICME
N12_GLOBAL__N_112LoopPromoterE
N12_GLOBAL__N_112LoopDeletionE
N12_GLOBAL__N_118LoopIdiomRecognizeE
N12_GLOBAL__N_116LoopInstSimplifyE
N12_GLOBAL__N_110LoopRotateE
N4llvm18ValueMapCallbackVHIPKNS_5ValueENS_6WeakVHENS_14ValueMapConfigIS3_EEEE
N12_GLOBAL__N_118LoopStrengthReduceE
N12_GLOBAL__N_110LoopRerollE
N12_GLOBAL__N_110LoopUnrollE
N12_GLOBAL__N_112LoopUnswitchE
N12_GLOBAL__N_111LowerAtomicE
N12_GLOBAL__N_19MemCpyOptE
N12_GLOBAL__N_123PartiallyInlineLibCallsE
N12_GLOBAL__N_111ReassociateE
N12_GLOBAL__N_18RegToMemE
N12_GLOBAL__N_119SampleProfileLoaderE
N12_GLOBAL__N_14SCCPE
N12_GLOBAL__N_16IPSCCPE
N12_GLOBAL__N_14SROAE
N12_GLOBAL__N_114AllocaPromoterE
N12_GLOBAL__N_17SROA_DTE
N12_GLOBAL__N_14SROAE
N12_GLOBAL__N_114AllocaPromoterE
N12_GLOBAL__N_110SROA_SSAUpE
N12_GLOBAL__N_115CFGSimplifyPassE
N12_GLOBAL__N_17SinkingE
N12_GLOBAL__N_114StructurizeCFGE
N12_GLOBAL__N_112TailCallElimE
N12_GLOBAL__N_120AllocaCaptureTrackerE
N4llvm12InstCombinerE
N4llvm11InstVisitorINS_12InstCombinerEPNS_11InstructionEEE
N12_GLOBAL__N_129InstCombinerLibCallSimplifierE
N12_GLOBAL__N_118BreakCriticalEdgesE
N4llvm25SimplifyFortifiedLibCallsE
N12_GLOBAL__N_19InstNamerE
N12_GLOBAL__N_15LCSSAE
N12_GLOBAL__N_112LoopSimplifyE
N12_GLOBAL__N_120LowerExpectIntrinsicE
N12_GLOBAL__N_111LowerInvokeE
N12_GLOBAL__N_111LowerSwitchE
N12_GLOBAL__N_111PromotePassE
N12_GLOBAL__N_111MetaRenamerE
N4llvm20LoadAndStorePromoterE
N4llvm9IVVisitorE
N12_GLOBAL__N_114InstSimplifierE
N4llvm17LibCallSimplifierE
N12_GLOBAL__N_112MemCpyChkOptE
N12_GLOBAL__N_132InstFortifiedLibCallOptimizationE
N12_GLOBAL__N_128FortifiedLibCallOptimizationE
N12_GLOBAL__N_119LibCallOptimizationE
N12_GLOBAL__N_113MemMoveChkOptE
N12_GLOBAL__N_112MemSetChkOptE
N12_GLOBAL__N_112StrCpyChkOptE
N12_GLOBAL__N_112StpCpyChkOptE
N12_GLOBAL__N_113StrNCpyChkOptE
N12_GLOBAL__N_19StrCatOptE
N12_GLOBAL__N_110StrNCatOptE
N12_GLOBAL__N_19StrChrOptE
N12_GLOBAL__N_110StrRChrOptE
N12_GLOBAL__N_19StrCmpOptE
N12_GLOBAL__N_110StrNCmpOptE
N12_GLOBAL__N_19StrCpyOptE
N12_GLOBAL__N_19StpCpyOptE
N12_GLOBAL__N_110StrNCpyOptE
N12_GLOBAL__N_19StrLenOptE
N12_GLOBAL__N_110StrPBrkOptE
N12_GLOBAL__N_18StrToOptE
N12_GLOBAL__N_19StrSpnOptE
N12_GLOBAL__N_110StrCSpnOptE
N12_GLOBAL__N_19StrStrOptE
N12_GLOBAL__N_19MemCmpOptE
N12_GLOBAL__N_19MemCpyOptE
N12_GLOBAL__N_110MemMoveOptE
N12_GLOBAL__N_19MemSetOptE
N12_GLOBAL__N_116UnaryDoubleFPOptE
N12_GLOBAL__N_117BinaryDoubleFPOptE
N12_GLOBAL__N_111SinCosPiOptE
N12_GLOBAL__N_16FFSOptE
N12_GLOBAL__N_16AbsOptE
N12_GLOBAL__N_110IsDigitOptE
N12_GLOBAL__N_110IsAsciiOptE
N12_GLOBAL__N_110ToAsciiOptE
N12_GLOBAL__N_117ErrorReportingOptE
N12_GLOBAL__N_19PrintFOptE
N12_GLOBAL__N_110SPrintFOptE
N12_GLOBAL__N_110FPrintFOptE
N12_GLOBAL__N_19FWriteOptE
N12_GLOBAL__N_18FPutsOptE
N12_GLOBAL__N_17PutsOptE
N12_GLOBAL__N_16CosOptE
N12_GLOBAL__N_127UnsafeFPLibCallOptimizationE
N12_GLOBAL__N_16PowOptE
N12_GLOBAL__N_17Exp2OptE
N4llvm22UnifyFunctionExitNodesE
N4llvm20ValueMapTypeRemapperE
N4llvm17ValueMaterializerE
N4llvm20CallGraphWrapperPassE
N4llvm16CallGraphSCCPassE
N12_GLOBAL__N_113CGPassManagerE
N12_GLOBAL__N_118PrintCallGraphPassE
N12_GLOBAL__N_115CallGraphViewerE
N4llvm26DOTGraphTraitsModuleViewerINS_20CallGraphWrapperPassELb1EPNS_9CallGraphENS_34AnalysisCallGraphWrapperPassTraitsEEE
N12_GLOBAL__N_116CallGraphPrinterE
N4llvm27DOTGraphTraitsModulePrinterINS_20CallGraphWrapperPassELb1EPNS_9CallGraphENS_34AnalysisCallGraphWrapperPassTraitsEEE
N4llvm13FindUsedTypesE
N12_GLOBAL__N_113GlobalsModRefE
N4llvm18InlineCostAnalysisE
N4llvm13AliasAnalysisE
N12_GLOBAL__N_114CapturesBeforeE
N12_GLOBAL__N_120AliasAnalysisCounterE
N12_GLOBAL__N_16AAEvalE
N12_GLOBAL__N_113AliasDebuggerE
N4llvm15AliasSetTracker13ASTCallbackVHE
N12_GLOBAL__N_115AliasSetPrinterE
N12_GLOBAL__N_118BasicAliasAnalysisE
N4llvm18BlockFrequencyInfoE
N4llvm21BranchProbabilityInfoE
N12_GLOBAL__N_19CFGViewerE
N12_GLOBAL__N_113CFGOnlyViewerE
N12_GLOBAL__N_110CFGPrinterE
N12_GLOBAL__N_114CFGOnlyPrinterE
N4llvm14CaptureTrackerE
N12_GLOBAL__N_120SimpleCaptureTrackerE
Cost Model Analysis
N12_GLOBAL__N_117CostModelAnalysisE
Delinearization
N12_GLOBAL__N_115DelinearizationE
N4llvm10DependenceE
N4llvm14FullDependenceE
N4llvm18DependenceAnalysisE
N12_GLOBAL__N_110DomPrinterE
N4llvm21DOTGraphTraitsPrinterINS_24DominatorTreeWrapperPassELb0EPNS_13DominatorTreeEN12_GLOBAL__N_143DominatorTreeWrapperPassAnalysisGraphTraitsEEE
N12_GLOBAL__N_114DomOnlyPrinterE
N4llvm21DOTGraphTraitsPrinterINS_24DominatorTreeWrapperPassELb1EPNS_13DominatorTreeEN12_GLOBAL__N_143DominatorTreeWrapperPassAnalysisGraphTraitsEEE
N12_GLOBAL__N_19DomViewerE
N4llvm20DOTGraphTraitsViewerINS_24DominatorTreeWrapperPassELb0EPNS_13DominatorTreeEN12_GLOBAL__N_143DominatorTreeWrapperPassAnalysisGraphTraitsEEE
N12_GLOBAL__N_113DomOnlyViewerE
N4llvm20DOTGraphTraitsViewerINS_24DominatorTreeWrapperPassELb1EPNS_13DominatorTreeEN12_GLOBAL__N_143DominatorTreeWrapperPassAnalysisGraphTraitsEEE
N12_GLOBAL__N_114PostDomPrinterE
N4llvm21DOTGraphTraitsPrinterINS_17PostDominatorTreeELb0EPS1_NS_26DefaultAnalysisGraphTraitsIS1_S2_EEEE
N12_GLOBAL__N_118PostDomOnlyPrinterE
N4llvm21DOTGraphTraitsPrinterINS_17PostDominatorTreeELb1EPS1_NS_26DefaultAnalysisGraphTraitsIS1_S2_EEEE
N12_GLOBAL__N_113PostDomViewerE
N4llvm20DOTGraphTraitsViewerINS_17PostDominatorTreeELb0EPS1_NS_26DefaultAnalysisGraphTraitsIS1_S2_EEEE
N12_GLOBAL__N_117PostDomOnlyViewerE
N4llvm20DOTGraphTraitsViewerINS_17PostDominatorTreeELb1EPS1_NS_26DefaultAnalysisGraphTraitsIS1_S2_EEEE
N4llvm21DominanceFrontierBaseE
N4llvm17DominanceFrontierE
N4llvm11IVStrideUseE
N4llvm10ilist_nodeINS_11IVStrideUseEEE
N4llvm15ilist_half_nodeINS_11IVStrideUseEEE
N4llvm7IVUsersE
N12_GLOBAL__N_19InstCountE
N4llvm11InstVisitorIN12_GLOBAL__N_19InstCountEvEE
N4llvm17IntervalPartitionE
N4llvm13LazyValueInfoE
N12_GLOBAL__N_114LVIValueHandleE
N4llvm20LibCallAliasAnalysisE
N4llvm11LibCallInfoE
N12_GLOBAL__N_14LintE
N4llvm11InstVisitorIN12_GLOBAL__N_14LintEvEE
N4llvm8LoopInfoE
N4llvm8LoopPassE
N4llvm13LPPassManagerE
N12_GLOBAL__N_113PrintLoopPassE
N12_GLOBAL__N_113MemDepPrinterE
N4llvm24MemoryDependenceAnalysisE
N12_GLOBAL__N_122ModuleDebugInfoPrinterE
N12_GLOBAL__N_14NoAAE
N4llvm17PostDominatorTreeE
N4llvm10RegionInfoE
N4llvm2cl3optINS_6Region10PrintStyleELb0ENS0_6parserIS3_EEEE
N4llvm2cl11opt_storageINS_6Region10PrintStyleELb0ELb0EEE
N4llvm2cl6parserINS_6Region10PrintStyleEEE
N4llvm2cl11OptionValueINS_6Region10PrintStyleEEE
N4llvm2cl15OptionValueBaseINS_6Region10PrintStyleELb0EEE
N4llvm2cl15OptionValueCopyINS_6Region10PrintStyleEEE
N4llvm10RegionPassE
N4llvm13RGPassManagerE
N12_GLOBAL__N_115PrintRegionPassE
N12_GLOBAL__N_112RegionViewerE
N4llvm20DOTGraphTraitsViewerINS_10RegionInfoELb0EPS1_NS_26DefaultAnalysisGraphTraitsIS1_S2_EEEE
N12_GLOBAL__N_116RegionOnlyViewerE
N4llvm20DOTGraphTraitsViewerINS_10RegionInfoELb1EPS1_NS_26DefaultAnalysisGraphTraitsIS1_S2_EEEE
N12_GLOBAL__N_113RegionPrinterE
N4llvm21DOTGraphTraitsPrinterINS_10RegionInfoELb0EPS1_NS_26DefaultAnalysisGraphTraitsIS1_S2_EEEE
N12_GLOBAL__N_117RegionOnlyPrinterE
N4llvm21DOTGraphTraitsPrinterINS_10RegionInfoELb1EPS1_NS_26DefaultAnalysisGraphTraitsIS1_S2_EEEE
N4llvm11SCEVUnknownE
N4llvm4SCEVE
N4llvm14FoldingSetImpl4NodeE
N4llvm15ScalarEvolution14SCEVCallbackVHE
N4llvm15ScalarEvolutionE
N4llvm10FoldingSetINS_4SCEVEEE
N12_GLOBAL__N_128ScalarEvolutionAliasAnalysisE
N4llvm19TargetTransformInfoE
N12_GLOBAL__N_15NoTTIE
N12_GLOBAL__N_122TypeBasedAliasAnalysisE
N4llvm13TargetJITInfoE
N4llvm17TargetLibraryInfoE
N4llvm24TargetLoweringObjectFileE
N4llvm16MCObjectFileInfoE
N4llvm13TargetMachineE
N4llvm19TargetSubtargetInfoE
N4llvm15MCSubtargetInfoE
N4llvm24AssemblyAnnotationWriterE
N4llvm14AssemblyWriterE
N4llvm5ValueE
N4llvm13AttributeImplE
N4llvm17EnumAttributeImplE
N4llvm18AlignAttributeImplE
N4llvm19StringAttributeImplE
NSt3__119basic_istringstreamIcNS_11char_traitsIcEENS_9allocatorIcEEEE
NSt3__115basic_stringbufIcNS_11char_traitsIcEENS_9allocatorIcEEEE
N4llvm10BasicBlockE
N4llvm10ilist_nodeINS_10BasicBlockEEE
N4llvm15ilist_half_nodeINS_10BasicBlockEEE
N4llvm8ConstantE
N4llvm21ConstantAggregateZeroE
N4llvm19ConstantPointerNullE
N4llvm22ConstantDataSequentialE
N4llvm17ConstantDataArrayE
N4llvm18ConstantDataVectorE
N4llvm12ConstantExprE
N4llvm10UndefValueE
N4llvm11ConstantIntE
N4llvm10ConstantFPE
N4llvm13ConstantArrayE
N4llvm14ConstantStructE
N4llvm14ConstantVectorE
N4llvm12BlockAddressE
N4llvm23DiagnosticInfoInlineAsmE
N4llvm14DiagnosticInfoE
N4llvm23DiagnosticInfoStackSizeE
N4llvm34DiagnosticInfoDebugMetadataVersionE
N4llvm27DiagnosticPrinterRawOStreamE
N4llvm17DiagnosticPrinterE
N4llvm10DataLayoutE
N12_GLOBAL__N_115StructLayoutMapE
N4llvm10DebugRecVHE
N4llvm24DominatorTreeWrapperPassE
N4llvm17DominatorTreeBaseINS_10BasicBlockEEE
N4llvm13DominatorBaseINS_10BasicBlockEEE
/oo/z
//o/m
JJJJJJJ
JJJJJJJJJJJ
JJJJ3
/,,/W
//,/b
//////
///////////////
///////////
///////
//////
////
++++"
++++"
...D
,,,,YYYY;;;;JJJJ,,,
,,,,YYYY;;;;JJJJ,,,
,,,,,,,
,,,,,,,
,,,,,,,
YYJJ;;,,JJ;;YYJJ;;,,JJ;;U99
YYJJ;;,,JJ;;YYJJ;;,,JJ;;U99
zzzz
zzzz
;;;;JJJJ;;;;JJJJUD
,,,,YYYY;;;;JJJJU99
;;;;JJJJ;;;;JJJJUD
,,,,YYYY;;;;JJJJU
,,,,YYYY;;;;JJJJ@
PD33PD33PD33PDDDPDDDPDDDPD33PD33PD33P4
PD33PD33PD33PDDDPDDDPDDDPD33PD33PD33PD4
PD33PDDDPD33P4
PD33PDDDPD33PD4
zzzzzzz
;;;;;;;;zzz
;;;;J,,JJ;;JJ;;JJ,,JJ;;JJ;;J;,,
zzzzJJJ,;JJ
JJJJJJJ
----<<<
GCLLL
|L|CK
KBL|LCL|LCK
KBL|LCL|LC
|L|C
B|||C
B|||C
{{{{
zzzz{{{{||||
zzzz
zzzz{{{{||||
zzzz{{{{||||
zzzz
zzzz{{{{||||
zzzz{{{{||||
zzzz
zzzz{{{{||||
zzzz 
JJJJ
zzzz
,,,,;;;
YYY"
YYYYZZZZ,,,
JJJJYJJYYJJYJJJJYJJYYJJYJ;;J;;;;J;;J;;;;J;;JJ;;J,,,,,,,
N4llvm8ArgumentE
N4llvm10ilist_nodeINS_8ArgumentEEE
N4llvm15ilist_half_nodeINS_8ArgumentEEE
N4llvm8FunctionE
N4llvm10ilist_nodeINS_8FunctionEEE
N4llvm15ilist_half_nodeINS_8FunctionEEE
N4llvm14GVMaterializerE
N4llvm11GlobalValueE
N4llvm14GlobalVariableE
N4llvm10ilist_nodeINS_14GlobalVariableEEE
N4llvm15ilist_half_nodeINS_14GlobalVariableEEE
N4llvm11GlobalAliasE
N4llvm10ilist_nodeINS_11GlobalAliasEEE
N4llvm15ilist_half_nodeINS_11GlobalAliasEEE
N12_GLOBAL__N_122PrintModulePassWrapperE
N12_GLOBAL__N_124PrintFunctionPassWrapperE
N12_GLOBAL__N_119PrintBasicBlockPassE
N4llvm9InlineAsmE
N4llvm11InstructionE
N4llvm10ilist_nodeINS_11InstructionEEE
N4llvm15ilist_half_nodeINS_11InstructionEEE
ccccccccc
N4llvm14TerminatorInstE
N4llvm16UnaryInstructionE
N4llvm8CastInstE
N4llvm17GetElementPtrInstE
N4llvm7CmpInstE
N4llvm8ICmpInstE
N4llvm8FCmpInstE
N4llvm8CallInstE
N4llvm10SelectInstE
N4llvm9VAArgInstE
N4llvm16ExtractValueInstE
N4llvm15InsertValueInstE
N4llvm7PHINodeE
N4llvm10InvokeInstE
N4llvm14LandingPadInstE
N4llvm10ReturnInstE
N4llvm10ResumeInstE
N4llvm15UnreachableInstE
N4llvm10BranchInstE
N4llvm10AllocaInstE
N4llvm8LoadInstE
N4llvm9StoreInstE
N4llvm17AtomicCmpXchgInstE
N4llvm13AtomicRMWInstE
N4llvm9FenceInstE
N4llvm18ExtractElementInstE
N4llvm17InsertElementInstE
N4llvm17ShuffleVectorInstE
N4llvm14BinaryOperatorE
N4llvm9TruncInstE
N4llvm8ZExtInstE
N4llvm8SExtInstE
N4llvm11FPTruncInstE
N4llvm9FPExtInstE
N4llvm10UIToFPInstE
N4llvm10SIToFPInstE
N4llvm10FPToUIInstE
N4llvm10FPToSIInstE
N4llvm12PtrToIntInstE
N4llvm12IntToPtrInstE
N4llvm11BitCastInstE
N4llvm17AddrSpaceCastInstE
N4llvm10SwitchInstE
N4llvm14IndirectBrInstE
N4llvm17UnaryConstantExprE
N4llvm18BinaryConstantExprE
N4llvm18SelectConstantExprE
N4llvm26ExtractElementConstantExprE
N4llvm25InsertElementConstantExprE
N4llvm25ShuffleVectorConstantExprE
N4llvm24ExtractValueConstantExprE
N4llvm23InsertValueConstantExprE
N4llvm19CompareConstantExprE
N4llvm25GetElementPtrConstantExprE
N4llvm10FoldingSetINS_13AttributeImplEEE
N4llvm10FoldingSetINS_16AttributeSetImplEEE
N4llvm10FoldingSetINS_16AttributeSetNodeEEE
N4llvm10FoldingSetINS_6MDNodeEEE
N4llvm27PassManagerPrettyStackEntryE
N4llvm13PMDataManagerE
N4llvm13FPPassManagerE
N4llvm6legacy23FunctionPassManagerImplE
N4llvm17PMTopLevelManagerE
N4llvm6legacy15PassManagerImplE
N4llvm6legacy15PassManagerBaseE
N4llvm6legacy19FunctionPassManagerE
N4llvm6legacy11PassManagerE
N4llvm2cl3optIN12_GLOBAL__N_114PassDebugLevelELb0ENS0_6parserIS3_EEEE
N4llvm2cl11opt_storageIN12_GLOBAL__N_114PassDebugLevelELb0ELb0EEE
N4llvm2cl6parserIN12_GLOBAL__N_114PassDebugLevelEEE
N4llvm2cl11OptionValueIN12_GLOBAL__N_114PassDebugLevelEEE
N4llvm2cl15OptionValueBaseIN12_GLOBAL__N_114PassDebugLevelELb0EEE
N4llvm2cl15OptionValueCopyIN12_GLOBAL__N_114PassDebugLevelEEE
N12_GLOBAL__N_113MPPassManagerE
N12_GLOBAL__N_113BBPassManagerE
N4llvm2cl3optIbLb1ENS0_6parserIbEEEE
N4llvm2cl11opt_storageIbLb1ELb0EEE
N4llvm8MDStringE
N4llvm13MDNodeOperandE
N4llvm6MDNodeE
N4llvm4PassE
N4llvm10ModulePassE
N4llvm13ImmutablePassE
N4llvm12FunctionPassE
N4llvm14BasicBlockPassE
N4llvm14PassNameParserE
N4llvm24PassRegistrationListenerE
N4llvm2cl6parserIPKNS_8PassInfoEEE
N12_GLOBAL__N_116GetCFGOnlyPassesE
N4llvm2cl11OptionValueIPKNS_8PassInfoEEE
N4llvm2cl15OptionValueBaseIPKNS_8PassInfoELb0EEE
N4llvm2cl15OptionValueCopyIPKNS_8PassInfoEEE
N4llvm4UserE
N4llvm8OperatorE
N4llvm10CallbackVHE
N4llvm15ValueHandleBaseE
N4llvm13DominatorTreeE
N12_GLOBAL__N_118VerifierLegacyPassE
N12_GLOBAL__N_127DebugInfoVerifierLegacyPassE
N12_GLOBAL__N_115ELFObjectWriterE
N4llvm12MCAsmBackendE
N4llvm9MCAsmInfoE
N4llvm13MCAsmInfoCOFFE
N4llvm18MCAsmInfoMicrosoftE
N4llvm16MCAsmInfoGNUCOFFE
N4llvm15MCAsmInfoDarwinE
N4llvm12MCAsmInfoELFE
N12_GLOBAL__N_113MCAsmStreamerE
N4llvm14format_object1IhEE
N4llvm17MCEncodedFragmentE
N4llvm10MCFragmentE
N4llvm10ilist_nodeINS_10MCFragmentEEE
N4llvm15ilist_half_nodeINS_10MCFragmentEEE
N4llvm27MCEncodedFragmentWithFixupsE
N4llvm14MCDataFragmentE
N4llvm28MCCompactEncodedInstFragmentE
N4llvm19MCRelaxableFragmentE
N4llvm15MCAlignFragmentE
N4llvm14MCFillFragmentE
N4llvm13MCOrgFragmentE
N4llvm13MCLEBFragmentE
N4llvm23MCDwarfLineAddrFragmentE
N4llvm24MCDwarfCallFrameFragmentE
N4llvm13MCCodeEmitterE
N4llvm23MCELFObjectTargetWriterE
N4llvm13MCELFStreamerE
N4llvm12MCTargetExprE
N4llvm6MCExprE
N4llvm13MCInstPrinterE
N4llvm15MCInstrAnalysisE
N12_GLOBAL__N_115MCMachOStreamerE
N4llvm24MCMachObjectTargetWriterE
N12_GLOBAL__N_114MCNullStreamerE
N4llvm16MCObjectStreamerE
N4llvm14MCObjectWriterE
N4llvm16MCRelocationInfoE
N4llvm9MCSectionE
N4llvm13MCSectionCOFFE
N4llvm12MCSectionELFE
N4llvm14MCSectionMachOE
N4llvm16MCTargetStreamerE
N4llvm10MCStreamerE
N4llvm16MachObjectWriterE
N4llvm14format_object3IjPKcS2_EE
N4llvm27MCWinCOFFObjectTargetWriterE
N12_GLOBAL__N_119WinCOFFObjectWriterE
N12_GLOBAL__N_115WinCOFFStreamerE
N4llvm6object7ArchiveE
N4llvm6object6BinaryE
N4llvm6object14COFFObjectFileE
N4llvm6object13ELFObjectFileINS0_7ELFTypeILNS_7support10endiannessE1ELm2ELb0EEEEE
N4llvm6object13ELFObjectFileINS0_7ELFTypeILNS_7support10endiannessE0ELm2ELb0EEEEE
N4llvm6object13ELFObjectFileINS0_7ELFTypeILNS_7support10endiannessE0ELm2ELb1EEEEE
N4llvm6object13ELFObjectFileINS0_7ELFTypeILNS_7support10endiannessE1ELm2ELb1EEEEE
N12_GLOBAL__N_122_object_error_categoryE
N4llvm6object15MachOObjectFileE
N4llvm14format_object1IjEE
N4llvm6object20MachOUniversalBinaryE
N4llvm6object10ObjectFileE
0123456789ABCDEF0
0123456789abcdef0
0123456789ABCDEFGHIJKLMNOPQRSTUVWXYZ
N4llvm13SlabAllocatorE
N4llvm19MallocSlabAllocatorE
N4llvm2cl6OptionE
N4llvm2cl18GenericOptionValueE
N4llvm2cl11OptionValueINS0_13boolOrDefaultEEE
N4llvm2cl15OptionValueCopyINS0_13boolOrDefaultEEE
N4llvm2cl11OptionValueINSt3__112basic_stringIcNS2_11char_traitsIcEENS2_9allocatorIcEEEEEE
N4llvm2cl19generic_parser_baseE
N4llvm2cl17basic_parser_implE
N4llvm2cl11StringSaverE
N4llvm2cl12basic_parserIbEE
N4llvm2cl12basic_parserINS0_13boolOrDefaultEEE
N4llvm2cl12basic_parserIiEE
N4llvm2cl12basic_parserIjEE
N4llvm2cl12basic_parserIyEE
N4llvm2cl12basic_parserIdEE
N4llvm2cl12basic_parserIfEE
N4llvm2cl12basic_parserINSt3__112basic_stringIcNS2_11char_traitsIcEENS2_9allocatorIcEEEEEE
N4llvm2cl12basic_parserIcEE
N4llvm2cl3optIjLb0ENS0_6parserIjEEEE
N4llvm2cl11opt_storageIjLb0ELb0EEE
N4llvm2cl3optIiLb0ENS0_6parserIiEEEE
N4llvm2cl11opt_storageIiLb0ELb0EEE
N4llvm2cl3optINSt3__112basic_stringIcNS2_11char_traitsIcEENS2_9allocatorIcEEEELb0ENS0_6parserIS8_EEEE
N4llvm2cl11opt_storageINSt3__112basic_stringIcNS2_11char_traitsIcEENS2_9allocatorIcEEEELb0ELb1EEE
NSt3__112basic_stringIcNS_11char_traitsIcEENS_9allocatorIcEEEE
NSt3__121__basic_string_commonILb1EEE
N4llvm2cl3optIcLb0ENS0_6parserIcEEEE
N4llvm2cl11opt_storageIcLb0ELb0EEE
N4llvm2cl3optIbLb0ENS0_6parserIbEEEE
N4llvm2cl11opt_storageIbLb0ELb0EEE
N4llvm2cl6parserIbEE
N4llvm2cl6parserINS0_13boolOrDefaultEEE
N4llvm2cl6parserIiEE
N4llvm2cl6parserIjEE
N4llvm2cl6parserIyEE
N4llvm2cl6parserIdEE
N4llvm2cl6parserIfEE
N4llvm2cl6parserINSt3__112basic_stringIcNS2_11char_traitsIcEENS2_9allocatorIcEEEEEE
N4llvm2cl6parserIcEE
N4llvm2cl5aliasE
N12_GLOBAL__N_111StrDupSaverE
N12_GLOBAL__N_111HelpPrinterE
N12_GLOBAL__N_122CategorizedHelpPrinterE
N4llvm2cl11OptionValueIcEE
N4llvm2cl15OptionValueBaseIcLb0EEE
N4llvm2cl15OptionValueCopyIcEE
N4llvm2cl3optIN12_GLOBAL__N_111HelpPrinterELb1ENS0_6parserIbEEEE
N4llvm2cl11opt_storageIN12_GLOBAL__N_111HelpPrinterELb1ELb1EEE
N4llvm2cl11OptionValueIN12_GLOBAL__N_111HelpPrinterEEE
N4llvm2cl15OptionValueBaseIN12_GLOBAL__N_111HelpPrinterELb1EEE
N4llvm2cl3optIN12_GLOBAL__N_118HelpPrinterWrapperELb1ENS0_6parserIbEEEE
N4llvm2cl11opt_storageIN12_GLOBAL__N_118HelpPrinterWrapperELb1ELb1EEE
N4llvm2cl11OptionValueIN12_GLOBAL__N_118HelpPrinterWrapperEEE
N4llvm2cl15OptionValueBaseIN12_GLOBAL__N_118HelpPrinterWrapperELb1EEE
N4llvm2cl3optIN12_GLOBAL__N_114VersionPrinterELb1ENS0_6parserIbEEEE
N4llvm2cl11opt_storageIN12_GLOBAL__N_114VersionPrinterELb1ELb1EEE
N4llvm2cl11OptionValueIN12_GLOBAL__N_114VersionPrinterEEE
N4llvm2cl15OptionValueBaseIN12_GLOBAL__N_114VersionPrinterELb1EEE
N4llvm14FoldingSetImplE
N4llvm21formatted_raw_ostreamE
N4llvm12MemoryBufferE
N12_GLOBAL__N_115MemoryBufferMemE
N12_GLOBAL__N_120MemoryBufferMMapFileE
N4llvm12MemoryObjectE
N4llvm22PrettyStackTraceStringE
N4llvm21PrettyStackTraceEntryE
N4llvm23PrettyStackTraceProgramE
N4llvm3sys11ThreadLocalIKNS_21PrettyStackTraceEntryEEE
()^$|*+?.[]\{}
N4llvm22StreamableMemoryObjectE
N4llvm21StreamingMemoryObjectE
N12_GLOBAL__N_115RawMemoryObjectE
N4llvm2cl3optINSt3__112basic_stringIcNS2_11char_traitsIcEENS2_9allocatorIcEEEELb1ENS0_6parserIS8_EEEE
N4llvm2cl11opt_storageINSt3__112basic_stringIcNS2_11char_traitsIcEENS2_9allocatorIcEEEELb1ELb1EEE
N4llvm14format_object2IddEE
N4llvm14format_object1IxEE
                                                                                
N4llvm11raw_ostreamE
N4llvm18raw_string_ostreamE
N4llvm16raw_null_ostreamE
N4llvm18format_object_baseE
N4llvm14raw_fd_ostreamE
N4llvm19raw_svector_ostreamE
N4llvm14format_object1IdEE
[0;30m
[0;31m
[0;32m
[0;33m
[0;34m
[0;35m
[0;36m
[0;37m
[0;1;30m
[0;1;31m
[0;1;32m
[0;1;33m
[0;1;34m
[0;1;35m
[0;1;36m
[0;1;37m
[0;40m
[0;41m
[0;42m
[0;43m
[0;44m
[0;45m
[0;46m
[0;47m
[0;1;40m
[0;1;41m
[0;1;42m
[0;1;43m
[0;1;44m
[0;1;45m
[0;1;46m
[0;1;47m
N4llvm3sys7processE
N4llvm3sys12self_processE
N4llvm14error_categoryE
N4llvm11_do_messageE
N4llvm23_generic_error_categoryE
N4llvm22_system_error_categoryE
N4llvm3sys15ThreadLocalImplE
print-externalfnconstants
Print external fn callsites passed constants
print-callgraph
Print a call graph
Function '
print-dom-info
Dominator Info Printer
: unable to parse pass pipeline description.
VerifierPass
PrintModulePass
BitcodeWriterPass
module(
function(
ModulePassManager
no-op-module
print
NoOpModulePass
FunctionPassManager
no-op-function
NoOpFunctionPass
PrintFunctionPass
ModuleToFunctionPassAdaptor
print-cfg-sccs
Print SCCs of each function CFG
print-callgraph-sccs
Print SCCs of the Call Graph
SCCs for Function 
 in PostOrder:
SCC #
 (Has self-loop).
SCCs for the program in PostOrder:
external node
march
Architecture to generate code for (see --version)
mcpu
Target a specific cpu type (-mcpu=help for details)
cpu-name
mattr
Target specific attributes (-mattr=help for details)
a1,+a2,-a3,...
relocation-model
Choose relocation model
default
Target default relocation model
static
Non-relocatable code
Fully relocatable, position independent code
dynamic-no-pic
Relocatable external references, non-relocatable code
code-model
Choose code model
Target default code model
small
Small code model
kernel
Kernel code model
medium
Medium code model
large
Large code model
mc-relax-all
When used with filetype=obj, relax all fixups in the emitted object file
filetype
Choose a file type (not all types are supported by all targets):
Emit an assembly ('.s') file
Emit a native object ('.o') file
null
Emit nothing, for performance testing
disable-cfi
Do not use .cfi_* directives
enable-dwarf-directory
Use .file directives with an explicit directory.
disable-red-zone
Do not emit code that uses the red zone.
enable-fp-mad
Enable less precise MAD instructions to be generated
disable-fp-elim
Disable frame pointer elimination optimization
enable-unsafe-fp-math
Enable optimizations that may decrease FP precision
enable-no-infs-fp-math
Enable FP math optimizations that assume no +-Infs
enable-no-nans-fp-math
Enable FP math optimizations that assume no NaNs
enable-sign-dependent-rounding-fp-math
Force codegen to assume rounding mode can change dynamically
soft-float
Generate software floating point library calls
float-abi
Choose float ABI type
Target default float ABI type
soft
Soft float ABI (implied by -soft-float)
hard
Hard float ABI (uses FP registers)
fp-contract
Enable aggressive formation of fused FP ops
fast
Fuse FP ops whenever profitable
Only fuse 'blessed' FP ops.
Only fuse FP ops when the result won't be effected.
nozero-initialized-in-bss
Don't place zero-initialized symbols into bss section
tailcallopt
Turn fastcc calls into tail calls by (potentially) changing ABI.
disable-tail-calls
Never emit tail calls
stack-alignment
Override default stack alignment
trap-func
Emit a call to trap function rather than a trap instruction
enable-pie
Assume the creation of a position independent executable.
segmented-stacks
Use segmented stacks if possible.
use-init-array
Use .init_array instead of .ctors.
stop-after
Stop compilation after a specific pass
pass-name
start-after
Resume compilation after a specific pass
load
pluginfilename
Load the specified plugin
Optimizations available:
passes
A textual description of the pass pipeline for optimizing
<input bitcode file>
filename
Override output filename
Enable binary output on terminals
Print module after each transformation
disable-output
Do not write result bitcode file
Write output as LLVM assembly
disable-verify
Do not verify result module
verify-each
Verify after each transform
strip-debug
Strip debugger symbol info from translation unit
disable-inlining
Do not run the inliner pass
disable-opt
Do not run any optimization passes
disable-internalize
Do not mark all symbols as internal
std-compile-opts
Include the standard compile time optimizations
std-link-opts
Include the standard link time optimizations
Optimization level 1. Similar to clang -O1
Optimization level 2. Similar to clang -O2
Like -O2 with extra optimizations for size. Similar to clang -Os
Like -Os but reduces code size further. Similar to clang -Oz
Optimization level 3. Similar to clang -O3
mtriple
Override target triple for module
funit-at-a-time
Enable IPO. This is same as llvm-gcc's -funit-at-a-time
disable-loop-unrolling
Disable loop unrolling in all relevant passes
disable-loop-vectorization
Disable the loop vectorization pass
disable-slp-vectorization
Disable the slp vectorization pass
disable-simplify-libcalls
Disable simplify-libcalls
Obsolete option
quiet
Alias for -q
analyze
Only perform analysis, no optimization
print-breakpoints-for-testing
Print select breakpoints location for testing
default-data-layout
data layout string to use if not specified by module
layout-string
llvm .bc -> .bc modular optimizer and analysis printer
: analyze mode conflicts with no-output mode.
WARNING: The -o (output filename) option is ignored when
the --disable-output option is used.
: cannot create pass: 
Cannot find option named '
llvm.dbg.cu
llvm.dbg.sp
BasicBlockPass Printer: 
Printing Analysis info for BasicBlock '
': Pass 
RegionPass Printer: 
Printing analysis '
' for 
region: '
' in function '
LoopPass Printer: 
FunctionPass Printer: 
' for function '
CallGraphSCCPass Printer: 
ModulePass Printer: 
ARM A15 S->D optimizer
Cortex-A9 NEON Store HW bug workaround
Cortex-A9 NEON Load HW bug workaround
Can't split up the VLDM instruction!
Unknown opcode!
enable-arm-3-addr-conv
Enable ARM 2-addr to 3-addr conv
widen-vmovs
Widen ARM vmovs to vmovd when possible
swift-partial-update-clearance
Clearance before partial register updates
pre-RA-sched
Pseudo flag setting opcodes only exist in Selection DAG
post-RA-sched
tGPR+GPRPair_with_gsub_0_in_tcGPR
hGPR+GPRPair_with_gsub_0_in_tcGPR
GPR+GPRwithAPSR
no-realign-stack
dsub_0
dsub_1
dsub_2
dsub_3
dsub_4
dsub_5
dsub_6
dsub_7
gsub_0
gsub_1
qqsub_0
qqsub_1
qsub_0
qsub_1
qsub_2
qsub_3
ssub_0
ssub_1
ssub_2
ssub_3
dsub_2_then_ssub_0
dsub_2_then_ssub_1
dsub_3_then_ssub_0
dsub_3_then_ssub_1
dsub_7_then_ssub_0
dsub_7_then_ssub_1
dsub_6_then_ssub_0
dsub_6_then_ssub_1
dsub_5_then_ssub_0
dsub_5_then_ssub_1
dsub_4_then_ssub_0
dsub_4_then_ssub_1
dsub_0_dsub_2
dsub_0_dsub_1_dsub_2
dsub_1_dsub_3
dsub_1_dsub_2_dsub_3
dsub_1_dsub_2
dsub_0_dsub_2_dsub_4
dsub_0_dsub_2_dsub_4_dsub_6
dsub_1_dsub_3_dsub_5
dsub_1_dsub_3_dsub_5_dsub_7
dsub_1_dsub_2_dsub_3_dsub_4
dsub_2_dsub_4
dsub_2_dsub_3_dsub_4
dsub_2_dsub_4_dsub_6
dsub_3_dsub_5
dsub_3_dsub_4_dsub_5
dsub_3_dsub_5_dsub_7
dsub_3_dsub_4
dsub_3_dsub_4_dsub_5_dsub_6
dsub_4_dsub_6
dsub_4_dsub_5_dsub_6
dsub_5_dsub_7
dsub_5_dsub_6_dsub_7
dsub_5_dsub_6
qsub_1_qsub_2
ARM Machine Code Emitter
JIT does not support inline asm!
arm-adjust-jump-tables
Adjust basic block layout to better use TB[BH]
arm-align-constant-islands
Align constant islands in code
ARM constant island placement and branch shortening pass
Constant Island pass failed to converge!
Branch Fix Up pass failed to converge!
-(LPC
verify-arm-pseudo-expand
Verify machine code after expanding ARM pseudos
ARM pseudo instruction expansion pass
After expanding ARM pseudo instructions.
__aeabi_read_tp
align-neon-spills
Align ARM NEON spills in prolog and epilog
disable-shifter-op
Disable isel of shifter-op
check-vmlx-hazard
Check fp vmla / vmls hazard at isel time
ARM Instruction Selection
arm-tail-calls
Generate tail calls (TEMPORARY OPTION).
arm-long-calls
Generate calls via indirect call instructions
arm-interworking
Enable / disable ARM interworking (for debugging only)
__addsf3vfp
__subsf3vfp
__mulsf3vfp
__divsf3vfp
__adddf3vfp
__subdf3vfp
__muldf3vfp
__divdf3vfp
__eqsf2vfp
__nesf2vfp
__ltsf2vfp
__lesf2vfp
__gesf2vfp
__gtsf2vfp
__unordsf2vfp
__eqdf2vfp
__nedf2vfp
__ltdf2vfp
__ledf2vfp
__gedf2vfp
__gtdf2vfp
__unorddf2vfp
__fixdfsivfp
__fixunsdfsivfp
__fixsfsivfp
__fixunssfsivfp
__truncdfsf2vfp
__extendsfdf2vfp
__floatsidfvfp
__floatunssidfvfp
__floatsisfvfp
__floatunssisfvfp
__aeabi_dadd
__aeabi_ddiv
__aeabi_dmul
__aeabi_dsub
__aeabi_dcmpeq
__aeabi_dcmplt
__aeabi_dcmple
__aeabi_dcmpge
__aeabi_dcmpgt
__aeabi_dcmpun
__aeabi_fadd
__aeabi_fdiv
__aeabi_fmul
__aeabi_fsub
__aeabi_fcmpeq
__aeabi_fcmplt
__aeabi_fcmple
__aeabi_fcmpge
__aeabi_fcmpgt
__aeabi_fcmpun
__aeabi_d2iz
__aeabi_d2uiz
__aeabi_d2lz
__aeabi_d2ulz
__aeabi_f2iz
__aeabi_f2uiz
__aeabi_f2lz
__aeabi_f2ulz
__aeabi_d2f
__aeabi_f2d
__aeabi_i2d
__aeabi_ui2d
__aeabi_l2d
__aeabi_ul2d
__aeabi_i2f
__aeabi_ui2f
__aeabi_l2f
__aeabi_ul2f
__aeabi_lmul
__aeabi_llsl
__aeabi_llsr
__aeabi_lasr
__aeabi_idiv
__aeabi_ldivmod
__aeabi_uidiv
__aeabi_uldivmod
__aeabi_memcpy
__aeabi_memmove
__aeabi_memset
__divmodsi4
__udivmodsi4
__aeabi_idivmod
__aeabi_uidivmod
_Unwind_SjLj_Resume
sincosf
sincos
ARMISD::Wrapper
ARMISD::WrapperPIC
ARMISD::WrapperJT
ARMISD::CALL
ARMISD::CALL_PRED
ARMISD::CALL_NOLINK
ARMISD::tCALL
ARMISD::BRCOND
ARMISD::BR_JT
ARMISD::BR2_JT
ARMISD::RET_FLAG
ARMISD::INTRET_FLAG
ARMISD::PIC_ADD
ARMISD::CMP
ARMISD::CMN
ARMISD::CMPZ
ARMISD::CMPFP
ARMISD::CMPFPw0
ARMISD::BCC_i64
ARMISD::FMSTAT
ARMISD::CMOV
ARMISD::RBIT
ARMISD::FTOSI
ARMISD::FTOUI
ARMISD::SITOF
ARMISD::UITOF
ARMISD::SRL_FLAG
ARMISD::SRA_FLAG
ARMISD::RRX
ARMISD::ADDC
ARMISD::ADDE
ARMISD::SUBC
ARMISD::SUBE
ARMISD::VMOVRRD
ARMISD::VMOVDRR
ARMISD::EH_SJLJ_SETJMP
ARMISD::EH_SJLJ_LONGJMP
ARMISD::TC_RETURN
ARMISD::THREAD_POINTER
ARMISD::DYN_ALLOC
ARMISD::MEMBARRIER_MCR
ARMISD::PRELOAD
ARMISD::VCEQ
ARMISD::VCEQZ
ARMISD::VCGE
ARMISD::VCGEZ
ARMISD::VCLEZ
ARMISD::VCGEU
ARMISD::VCGT
ARMISD::VCGTZ
ARMISD::VCLTZ
ARMISD::VCGTU
ARMISD::VTST
ARMISD::VSHL
ARMISD::VSHRs
ARMISD::VSHRu
ARMISD::VSHLLs
ARMISD::VSHLLu
ARMISD::VSHLLi
ARMISD::VSHRN
ARMISD::VRSHRs
ARMISD::VRSHRu
ARMISD::VRSHRN
ARMISD::VQSHLs
ARMISD::VQSHLu
ARMISD::VQSHLsu
ARMISD::VQSHRNs
ARMISD::VQSHRNu
ARMISD::VQSHRNsu
ARMISD::VQRSHRNs
ARMISD::VQRSHRNu
ARMISD::VQRSHRNsu
ARMISD::VGETLANEu
ARMISD::VGETLANEs
ARMISD::VMOVIMM
ARMISD::VMVNIMM
ARMISD::VMOVFPIMM
ARMISD::VDUP
ARMISD::VDUPLANE
ARMISD::VEXT
ARMISD::VREV64
ARMISD::VREV32
ARMISD::VREV16
ARMISD::VZIP
ARMISD::VUZP
ARMISD::VTRN
ARMISD::VTBL1
ARMISD::VTBL2
ARMISD::VMULLs
ARMISD::VMULLu
ARMISD::UMLAL
ARMISD::SMLAL
ARMISD::BUILD_VECTOR
ARMISD::FMAX
ARMISD::FMIN
ARMISD::VMAX
ARMISD::VMIN
ARMISD::BFI
ARMISD::VORRIMM
ARMISD::VBICIMM
ARMISD::VBSL
ARMISD::VLD2DUP
ARMISD::VLD3DUP
ARMISD::VLD4DUP
ARMISD::VLD1_UPD
ARMISD::VLD2_UPD
ARMISD::VLD3_UPD
ARMISD::VLD4_UPD
ARMISD::VLD2LN_UPD
ARMISD::VLD3LN_UPD
ARMISD::VLD4LN_UPD
ARMISD::VLD2DUP_UPD
ARMISD::VLD3DUP_UPD
ARMISD::VLD4DUP_UPD
ARMISD::VST1_UPD
ARMISD::VST2_UPD
ARMISD::VST3_UPD
ARMISD::VST4_UPD
ARMISD::VST2LN_UPD
ARMISD::VST3LN_UPD
ARMISD::VST4LN_UPD
interrupt
interrupt attribute is not supported in Thumb1
__tls_get_addr
__sincos_stret
__sincosf_stret
=l,l
{cc}
ABORT
UNDEF
Unsupported interrupt attribute. If present, value must be one of: IRQ, FIQ, SWI, ABORT or UNDEF
ARM PIC Global Base Reg Initialization
_GLOBAL_OFFSET_TABLE_
ARMJITInfo::replaceMachineCodeForFunction
ARM pre- register allocation load / store optimization pass
ARM load / store optimization pass
Expected a variant SchedClass
arm-reserve-r9
Reserve R9, making it unavailable as GPR
arm-use-movt
arm-use-mulops
Load/store alignment support
arm-default-align
Generate unaligned accesses only on hardware/OS combinations that are known to support them
arm-strict-align
Disallow all unaligned memory accesses
arm-no-strict-align
Allow unaligned memory accesses
a9-754319-workaround
Enable workarounds for A9 HW bugs #754319
a9-754320-workaround
Enable workarounds for A9 HW bugs #754320
IT block support
arm-default-it
Generate IT block based on arch
arm-restrict-it
Disallow deprecated IT based on ARMv8
arm-no-restrict-it
Allow IT blocks based on ARMv7
target-cpu
target-features
disable-a15-sd-optimization
Inhibit optimization of S->D register accesses on A15
CPU: '
' does not support ARM mode execution!
-p:32:32
-i1:8:32-i8:8:32-i16:16:32
-i64:64
-f64:32:64
-v64:32:64-v128:32:128
-v128:64:128
-a:0:32
-n32
-S128
-S64
-S32
After ARM load / store optimizer
ARM Target Transform Info
armtti
expand-all-fp-mlx
expand-limit
ARM MLA / MLS expansion pass
mlx-expansion
Number of fp MLA / MLS instructions expanded
Dynamic stack realignment not supported for thumb1.
Thumb IT blocks insertion pass
old-thumb2-ifcvt
Use old-style Thumb2 if-conversion heuristics
t2-reduce-limit
t2-reduce-limit2
t2-reduce-limit3
Thumb2 instruction size reduction pass
t2-reduce-size
Number of 32-bit instrs reduced to 16-bit ones
Number of 32-bit load / store reduced to 16-bit ones
Number of 32-bit instrs reduced to 2addr 16-bit ones
arm64-type-promotion
Enable the type promotion pass
arm64-type-promotion-merge
Enable merging of redundant sexts when one is dominating the other.
ARM64 Type Promotion Pass
ARM64 Address Type Promotion
arm64-simd-scalar
enable use of AdvSIMD scalar integer instructions
arm64-simd-scalar-force-all
Force use of AdvSIMD scalar instructions everywhere
AdvSIMD scalar operation optimization
arm64-branch-relax
Relax out of range conditional branches
arm64-tbz-offset-bits
Restrict range of TB[N]Z instructions (DEBUG)
arm64-cbz-offset-bits
Restrict range of CB[N]Z instructions (DEBUG)
arm64-bcc-offset-bits
Restrict range of Bcc instructions (DEBUG)
ARM64 branch relaxation pass
arm64-collect-loh-pre-collect-register
Restrict analysis to registers invovled in LOHs
arm64-collect-loh-bb-only
Restrict analysis at basic block scope
ARM64 Collect Linker Optimization Hint (LOH)
arm64-ccmp-limit
arm64-stress-ccmp
ARM64 CCMP Pass
ARM64 Conditional Compares
Dead register definitions
ARM64 pseudo instruction expansion pass
arm64-redzone
enable use of redzone on ARM64
ARM64 Instruction Selection
arm64-tail-calls
Generate ARM64 tail calls (TEMPORARY OPTION).
arm64-strict-align
arm64-extr-generation
Allow ARM64 (or (shift)(shift))->extract
arm64-shift-insert-generation
Allow ARM64 SLI/SRI formation
ARM64ISD::CALL
ARM64ISD::ADRP
ARM64ISD::ADDlow
ARM64ISD::LOADgot
ARM64ISD::RET_FLAG
ARM64ISD::BRCOND
ARM64ISD::CSEL
ARM64ISD::FCSEL
ARM64ISD::CSINV
ARM64ISD::CSNEG
ARM64ISD::CSINC
ARM64ISD::THREAD_POINTER
ARM64ISD::TLSDESC_CALL
ARM64ISD::ADC
ARM64ISD::SBC
ARM64ISD::ADDS
ARM64ISD::SUBS
ARM64ISD::ADCS
ARM64ISD::SBCS
ARM64ISD::ANDS
ARM64ISD::FCMP
ARM64ISD::FMIN
ARM64ISD::FMAX
ARM64ISD::DUP
ARM64ISD::DUPLANE8
ARM64ISD::DUPLANE16
ARM64ISD::DUPLANE32
ARM64ISD::DUPLANE64
ARM64ISD::MOVI
ARM64ISD::MOVIshift
ARM64ISD::MOVIedit
ARM64ISD::MOVImsl
ARM64ISD::FMOV
ARM64ISD::MVNIshift
ARM64ISD::MVNImsl
ARM64ISD::BICi
ARM64ISD::ORRi
ARM64ISD::NEG
ARM64ISD::EXTR
ARM64ISD::ZIP1
ARM64ISD::ZIP2
ARM64ISD::UZP1
ARM64ISD::UZP2
ARM64ISD::TRN1
ARM64ISD::TRN2
ARM64ISD::REV16
ARM64ISD::REV32
ARM64ISD::REV64
ARM64ISD::EXT
ARM64ISD::VSHL
ARM64ISD::VLSHR
ARM64ISD::VASHR
ARM64ISD::CMEQ
ARM64ISD::CMGE
ARM64ISD::CMGT
ARM64ISD::CMHI
ARM64ISD::CMHS
ARM64ISD::FCMEQ
ARM64ISD::FCMGE
ARM64ISD::FCMGT
ARM64ISD::CMEQz
ARM64ISD::CMGEz
ARM64ISD::CMGTz
ARM64ISD::CMLEz
ARM64ISD::CMLTz
ARM64ISD::FCMEQz
ARM64ISD::FCMGEz
ARM64ISD::FCMGTz
ARM64ISD::FCMLEz
ARM64ISD::FCMLTz
ARM64ISD::NOT
ARM64ISD::BIT
ARM64ISD::CBZ
ARM64ISD::CBNZ
ARM64ISD::TBZ
ARM64ISD::TBNZ
ARM64ISD::TC_RETURN
ARM64ISD::SITOF
ARM64ISD::UITOF
ARM64ISD::WrapperLarge
_TLS_MODULE_BASE_
arm64-load-store-opt
arm64-load-store-scan-limit
arm64-unscaled-mem-op
Allow ARM64 unscaled load/store combining
ARM64 load / store optimization pass
arm64-stress-promote-const
Promote all vector constants
ARM64 Promote Constant Pass
ARM64 Promote Constant
_PromotedConst
QQQQ_with_qsub0_in_FPR128_lo+QQQQ_with_qsub3_in_FPR128_lo
bsub
dsub0
dsub1
dsub2
dsub3
hsub
qhisub
qsub
qsub0
qsub1
qsub2
qsub3
ssub
sub_32
dsub1_then_bsub
dsub1_then_hsub
dsub1_then_ssub
dsub3_then_bsub
dsub3_then_hsub
dsub3_then_ssub
dsub2_then_bsub
dsub2_then_hsub
dsub2_then_ssub
qsub1_then_bsub
qsub1_then_dsub
qsub1_then_hsub
qsub1_then_ssub
qsub3_then_bsub
qsub3_then_dsub
qsub3_then_hsub
qsub3_then_ssub
qsub2_then_bsub
qsub2_then_dsub
qsub2_then_hsub
qsub2_then_ssub
dsub0_dsub1
dsub0_dsub1_dsub2
dsub1_dsub2
dsub1_dsub2_dsub3
dsub2_dsub3
dsub_qsub1_then_dsub
dsub_qsub1_then_dsub_qsub2_then_dsub_qsub3_then_dsub
dsub_qsub1_then_dsub_qsub2_then_dsub
qsub0_qsub1
qsub0_qsub1_qsub2
qsub1_qsub2
qsub1_qsub2_qsub3
qsub2_qsub3
qsub1_then_dsub_qsub2_then_dsub
qsub1_then_dsub_qsub2_then_dsub_qsub3_then_dsub
qsub2_then_dsub_qsub3_then_dsub
Set global linkage
ARM64 Store Pair Suppression
aarch64-use-tbi
Assume that top byte of an address is ignored
arm64-ccmp
Enable the CCMP formation pass
arm64-stp-suppress
Suppress STP for ARM64
arm64-promote-const
Enable the promote constant pass
arm64-collect-loh
Enable the pass that emits the linker optimization hints (LOH)
e-m:o-i64:64-i128:128-n32:64-S128
e-m:e-i64:64-i128:128-n32:64-S128
ARM64 Target Transform Info
arm64tti
X86 Machine Code Emitter
X86 FP Stackifier
Stack overflow!
Access past stack top!
Cannot pop empty stack!
Stack empty??
Stack cannot be empty!
fixed input regs must be last on the x87 stack
output regs must be last on the x87 stack
clobbers must be last on the x87 stack
implicitly popped regs must be last on the x87 stack
illegal "f" output constraint
_ftol2
___chkstk_ms
Segmented stacks do not support vararg functions.
Segmented stacks not supported on this platform.
Segmented stacks not supported on FreeBSD i386.
__morestack
erlang.
bif_
inc_stack_0
Segmented stacks does not support fastcall with nested function.
X86 DAG->DAG Instruction Selection
__main
_alldiv
_aulldiv
_allrem
_aullrem
_allmul
SSE register return with SSE disabled
SSE2 register return with SSE2 disabled
_tls_array
_tls_index
Cannot use segmented stacks with functions that have nested arguments.
Nest register in use - reduce number of inreg parameters!
X86ISD::BSF
X86ISD::BSR
X86ISD::SHLD
X86ISD::SHRD
X86ISD::FAND
X86ISD::FANDN
X86ISD::FOR
X86ISD::FXOR
X86ISD::FSRL
X86ISD::FILD
X86ISD::FILD_FLAG
X86ISD::FP_TO_INT16_IN_MEM
X86ISD::FP_TO_INT32_IN_MEM
X86ISD::FP_TO_INT64_IN_MEM
X86ISD::FLD
X86ISD::FST
X86ISD::CALL
X86ISD::RDTSC_DAG
X86ISD::BT
X86ISD::CMP
X86ISD::COMI
X86ISD::UCOMI
X86ISD::CMPM
X86ISD::CMPMU
X86ISD::SETCC
X86ISD::SETCC_CARRY
X86ISD::FSETCC
X86ISD::CMOV
X86ISD::BRCOND
X86ISD::RET_FLAG
X86ISD::REP_STOS
X86ISD::REP_MOVS
X86ISD::GlobalBaseReg
X86ISD::Wrapper
X86ISD::WrapperRIP
X86ISD::PEXTRB
X86ISD::PEXTRW
X86ISD::INSERTPS
X86ISD::PINSRB
X86ISD::PINSRW
X86ISD::PSHUFB
X86ISD::ANDNP
X86ISD::PSIGN
X86ISD::BLENDV
X86ISD::BLENDI
X86ISD::SUBUS
X86ISD::HADD
X86ISD::HSUB
X86ISD::FHADD
X86ISD::FHSUB
X86ISD::UMAX
X86ISD::UMIN
X86ISD::SMAX
X86ISD::SMIN
X86ISD::FMAX
X86ISD::FMIN
X86ISD::FMAXC
X86ISD::FMINC
X86ISD::FRSQRT
X86ISD::FRCP
X86ISD::TLSADDR
X86ISD::TLSBASEADDR
X86ISD::TLSCALL
X86ISD::EH_SJLJ_SETJMP
X86ISD::EH_SJLJ_LONGJMP
X86ISD::EH_RETURN
X86ISD::TC_RETURN
X86ISD::FNSTCW16m
X86ISD::FNSTSW16r
X86ISD::LCMPXCHG_DAG
X86ISD::LCMPXCHG8_DAG
X86ISD::ATOMADD64_DAG
X86ISD::ATOMSUB64_DAG
X86ISD::ATOMOR64_DAG
X86ISD::ATOMXOR64_DAG
X86ISD::ATOMAND64_DAG
X86ISD::ATOMNAND64_DAG
X86ISD::VZEXT_MOVL
X86ISD::VSEXT_MOVL
X86ISD::VZEXT_LOAD
X86ISD::VZEXT
X86ISD::VSEXT
X86ISD::VTRUNC
X86ISD::VTRUNCM
X86ISD::VINSERT
X86ISD::VFPEXT
X86ISD::VFPROUND
X86ISD::VSHLDQ
X86ISD::VSRLDQ
X86ISD::VSHL
X86ISD::VSRL
X86ISD::VSRA
X86ISD::VSHLI
X86ISD::VSRLI
X86ISD::VSRAI
X86ISD::CMPP
X86ISD::PCMPEQ
X86ISD::PCMPGT
X86ISD::PCMPEQM
X86ISD::PCMPGTM
X86ISD::ADD
X86ISD::SUB
X86ISD::ADC
X86ISD::SBB
X86ISD::SMUL
X86ISD::UMUL
X86ISD::INC
X86ISD::DEC
X86ISD::OR
X86ISD::XOR
X86ISD::AND
X86ISD::BLSI
X86ISD::BLSMSK
X86ISD::BLSR
X86ISD::BEXTR
X86ISD::MUL_IMM
X86ISD::PTEST
X86ISD::TESTP
X86ISD::TESTM
X86ISD::KORTEST
X86ISD::PALIGNR
X86ISD::PSHUFD
X86ISD::PSHUFHW
X86ISD::PSHUFLW
X86ISD::SHUFP
X86ISD::MOVLHPS
X86ISD::MOVLHPD
X86ISD::MOVHLPS
X86ISD::MOVLPS
X86ISD::MOVLPD
X86ISD::MOVDDUP
X86ISD::MOVSHDUP
X86ISD::MOVSLDUP
X86ISD::MOVSD
X86ISD::MOVSS
X86ISD::UNPCKL
X86ISD::UNPCKH
X86ISD::VBROADCAST
X86ISD::VBROADCASTM
X86ISD::VPERMILP
X86ISD::VPERM2X128
X86ISD::VPERMV
X86ISD::VPERMV3
X86ISD::VPERMI
X86ISD::PMULUDQ
X86ISD::VASTART_SAVE_XMM_REGS
X86ISD::VAARG_64
X86ISD::WIN_ALLOCA
X86ISD::MEMBARRIER
X86ISD::SEG_ALLOCA
X86ISD::WIN_FTOL
X86ISD::SAHF
X86ISD::RDRAND
X86ISD::RDSEED
X86ISD::FMADD
X86ISD::FMSUB
X86ISD::FNMADD
X86ISD::FNMSUB
X86ISD::FMADDSUB
X86ISD::FMSUBADD
X86ISD::PCMPESTRI
X86ISD::PCMPISTRI
X86ISD::XTEST
__morestack_allocate_stack_space
___chkstk
__chkstk
_chkstk
_alloca
bswap
bswapl
bswapq
${0:q}
=r,0,
rorw
$$8,
${0:w}
rolw
rorl
$$16,
%eax
%edx
xchgl
%eax,
{st}
{flags}
~{cc}
~{flags}
~{fpsr}
~{dirflag}
disable-spill-fusing
Disable fusing of spill code into instructions
print-failed-fuse-candidates
Print instructions that the allocator wants to fuse, but the X86 backend currently can't
remat-pic-stub-load
Re-materialize load from stub in PIC mode
We failed to fuse operand 
 in 
X86 PIC Global Base Reg Initialization
Local Dynamic TLS Access Clean-up
X86 Atom pad short functions
GR8_NOREX+GR64_NOREX_and_GR64_TC
GR8_NOREX+GR64_TCW64
GR8_NOREX+GR64_TC
GR8+GR64_TCW64
GR64_NOREX+GR64_TC
GR8+GR64_NOREX
GR8+GR64_TC
force-align-stack
Force align the stack to the minimum alignment needed for the function.
x86-use-base-pointer
Enable use of a base pointer for complex stack frames
Stack realignment in presence of dynamic allocas is not supported withthis calling convention.
sub_8bit
sub_8bit_hi
sub_16bit
sub_32bit
sub_xmm
sub_ymm
__bzero
+64bit,+sse2,
+64bit,+sse2
x86-use-vzeroupper
Minimize AVX to SSE transition penalty
x86-early-ifcvt
Enable early if-conversion on X86
-f80:128
-f80:32
-n8:16:32:64
-n8:16:32
__ImageBase
X86 Target Transform Info
x86tti
X86 vzeroupper inserter
X86 Atom LEA Fixup
enable-bc-uselist-preserve
Turn on experimental support for use-list order preservation.
Bitcode Writer
Default
MetaData
Map Name: 
Size: 
Value: 
Value: [null]
 Uses(
 [null]
Promote 'by reference' arguments to scalars
argpromotion
A No-Op Barrier Pass
barrier
Merge Duplicate Global Constants
constmerge
Dead Argument Elimination
deadargelim
Dead Argument Hacking (BUGPOINT USE ONLY; DO NOT USE)
deadarghaX0r
newret
oldret
Deduce function attributes
functionattrs
Dead Global Elimination
globaldce
Global Variable Optimizer
globalopt
.body
newgv
.init
.val
notinit
isneg
isnull
malloc_cont
malloc_ret_null
free_it
next
llvm.metadata
Interprocedural constant propagation
ipconstprop
main
Inliner for always_inline functions
always-inline
Function Integration/Inlining
inline
inline-threshold
Control the amount of inlining to perform (default = 225)
inlinehint-threshold
Threshold for inlining functions with inline hint
inlinecold-threshold
Threshold for inlining functions with cold attribute
internalize-public-api-file
A file containing list of symbol names to preserve
internalize-public-api-list
list
A list of symbol names to preserve
Internalize Global Symbols
internalize
WARNING: Internalize couldn't load file '
'! Continuing as if it's empty.
llvm.global.annotations
__stack_chk_fail
__stack_chk_guard
extract-blocks-file
A file containing list of basic blocks to not extract
Extract loops into new functions
loop-extract
Extract at most one loop into a new function
loop-extract-single
Extract Basic Blocks From Module (for bugpoint use)
extract-blocks
WARNING: BlockExtractor couldn't load file '
Merge Functions
mergefunc
Partial Inliner
partial-inliner
vectorize-loops
Run the Loop vectorization passes
vectorize-slp
Run the SLP vectorization passes
vectorize-slp-aggressive
Run the BB vectorization passes
use-gvn-after-vectorization
Run GVN instead of Early CSE after vectorization passes
use-new-sroa
Enable the new, experimental SROA pass
reroll-loops
Run the loop rerolling pass
Remove unused exception handling info
prune-eh
Strip Unused Function Prototypes
strip-dead-prototypes
Strip all symbols from a module
strip
llvm.dbg
Strip all symbols, except dbg symbols, from a module
strip-nondebug
Strip all llvm.dbg.declare intrinsics
strip-debug-declare
llvm.dbg.declare
Strip debug info for unused symbols
strip-dead-debug-info
Could not open input file: 
Parse IR
LLVM IR Parsing
asan-instrument-reads
instrument read instructions
asan-instrument-writes
instrument write instructions
asan-instrument-atomics
instrument atomic instructions (rmw, cmpxchg)
asan-always-slow-path
use instrumentation with slow path for all accesses
asan-max-ins-per-bb
maximal number of instructions to instrument in any given BB
asan-stack
Handle stack memory
asan-use-after-return
Check return-after-free
asan-globals
Handle global objects
asan-coverage
ASan coverage. 0: none, 1: entry block, 2: all blocks
asan-initialization-order
Handle C++ initializer order
asan-memintrin
Handle memset/memcpy/memmove
asan-realign-stack
Realign stack to the value of this flag (power of two)
asan-blacklist
File containing the list of objects to ignore during instrumentation
asan-keep-uninstrumented-functions
Keep uninstrumented copies of functions
asan-mapping-scale
scale of asan shadow mapping
asan-mapping-offset-log
offset of asan shadow mapping
asan-short-64bit-mapping-offset
Use short immediate constant as the mapping offset for 64bit
asan-opt
Optimize instrumentation
asan-opt-same-temp
Instrument the same temp just once
asan-opt-globals
Don't instrument scalar globals
asan-check-lifetime
Use llvm.lifetime intrinsics to insert extra checks
asan-debug
debug
asan-debug-stack
debug stack
asan-debug-func
Debug func
asan-debug-min
Debug min inst
asan-debug-max
Debug man inst
AddressSanitizer: detects use-after-free and out-of-bounds bugs.
asan
AddressSanitizerFunctionPass
llvm.asan.dynamically_initialized_globals
asan.module_ctor
trying to redefine an AddressSanitizer interface function
__asan_init_v3
__asan_mapping_offset
__asan_mapping_scale
NOASAN_
NOASAN
ASAN
__asan_report_
__asan_report_load_n
__asan_report_store_n
__asan_handle_no_return
__sanitizer_cov
 load]
__asan_stack_malloc_
__asan_stack_free_
__asan_poison_stack_memory
__asan_unpoison_stack_memory
MyAlloca
__asan_option_detect_stack_use_after_return
__asan_gen_
__asan_gen_cov_
AddressSanitizer: detects use-after-free and out-of-bounds bugs.ModulePass
asan-module
AddressSanitizerModule
init
__asan_before_dynamic_init
__asan_after_dynamic_init
__asan_register_globals
__asan_unregister_globals
L_OBJC_
l_OBJC_
__OBJC,
__DATA, __objc_
__DATA,__cfstring
_GLOBAL__I_a
asan.module_dtor
bounds-checking-single-trap
Use one trap block per function
Run-time bounds checking
bounds-checking
trap
dfsan-preserve-alignment
respect alignment requirements provided by input IR
dfsan-abilist
File listing native ABI functions and how the pass treats them
dfsan-args-abi
Use the argument ABI rather than the TLS ABI
dfsan-combine-pointer-labels-on-load
Combine the label of the pointer with the label of the data when loading from memory.
dfsan-combine-pointer-labels-on-store
Combine the label of the pointer with the label of the data when storing in memory.
dfsan-debug-nonzero-labels
Insert calls to __dfsan_nonzero_label on observing a parameter, load or return with a nonzero label
DataFlowSanitizer: dynamic data flow analysis.
dfsan
skip
__dfsan_arg_tls
__dfsan_retval_tls
__dfsan_union
__dfsan_union_load
__dfsan_unimplemented
__dfsan_set_label
__dfsan_nonzero_label
dfsw$
uninstrumented
dfs$
.symver 
functional
discard
custom
__dfsw_
dfst
labelreturn
debug-ir
DebugIR unable to determine file name in input. Ensure Module contains an identifier, a valid DICompileUnit, or construct DebugIR with non-empty Filename/Directory parameters.
.debug-ll
<stdin>
DebugIR pass supports only a signle compile unit per Module.
LLVM Version 3.5
Enable debugging IR
DebugIR
default-gcov-version
402*
Invalid -default-gcov-version: 
Insert instrumentation for GCOV profiling
insert-gcov-profiling
GCOV Profiler
gcno
oncg
llvm.gcov
__llvm_gcov_ctr
__llvm_gcov_init
entry
llvm_gcov_init
__llvm_gcda_edge_table
__llvm_gcov_global_state_pred
__llvm_gcov_indirect_counter_increment
__llvm_gcov_writeout
gcda
llvm_gcda_start_file
llvm_gcda_emit_function
llvm_gcda_emit_arcs
llvm_gcda_summary_info
llvm_gcda_end_file
__llvm_gcov_flush
invalid return type for __llvm_gcov_flush
exit
predecessor
pred
counters
counter
msan-track-origins
Track origins (allocation sites) of poisoned memory
msan-keep-going
keep going after reporting a UMR
msan-poison-stack
poison uninitialized stack variables
msan-poison-stack-with-call
poison uninitialized stack variables with a call
msan-poison-stack-pattern
poison uninitialized stack variables with the given patter
msan-poison-undef
poison undef temps
msan-handle-icmp
propagate shadow through ICmpEQ and ICmpNE
msan-handle-icmp-exact
exact handling of relational integer ICmp
msan-store-clean-origin
store origin for clean (fully initialized) values
msan-check-access-address
report accesses through a pointer which has poisoned shadow
msan-dump-strict-instructions
print out instructions with default strict semantics
msan-blacklist
File containing the list of functions where MemorySanitizer should not report bugs
msan-wrap-indirect-calls
Wrap indirect calls with a given function
msan-wrap-indirect-calls-fast
Do not wrap indirect calls with target in the same module
MemorySanitizer: detects uninitialized reads.
msan
MemorySanitizer
unsupported pointer size
__msan_init
__msan_track_origins
__msan_keep_going
_msarg
_msarg_o
__msan_warning
__msan_warning_noreturn
__msan_copy_origin
__msan_set_alloca_origin4
__msan_poison_stack
__msan_memmove
__msan_memcpy
__msan_memset
__msan_retval_tls
__msan_retval_origin_tls
__msan_param_tls
__msan_param_origin_tls
__msan_va_arg_tls
__msan_va_arg_overflow_size_tls
__msan_origin_tls
__executable_start
_end
_msret
ZZZ call 
ZZZ 
QQQ 
_msprop
----
_msld
_msprop_ptrtoint
_msprop_inttoptr
_msprop_icmp
_msprop_icmpslt
_msphi_s
_msphi_o
_msprop_select_agg
_msprop_select
_mscmp
msandr.indirect_target
tsan-blacklist
Blacklist file
tsan-instrument-memory-accesses
Instrument memory accesses
tsan-instrument-func-entry-exit
Instrument function entry and exit
tsan-instrument-atomics
Instrument atomics
tsan-instrument-memintrinsics
Instrument memintrinsics (memset/memcpy/memmove)
ThreadSanitizer: detects data races.
tsan
ThreadSanitizer
__tsan_init
__tsan_func_entry
__tsan_func_exit
__tsan_read
__tsan_write
__tsan_atomic
_load
_store
_exchange
_fetch_add
_fetch_sub
_fetch_and
_fetch_or
_fetch_xor
_fetch_nand
_compare_exchange_val
__tsan_vptr_update
__tsan_vptr_read
__tsan_atomic_thread_fence
__tsan_atomic_signal_fence
ThreadSanitizer interface function redefined
enable-objc-arc-opts
enable/disable all ARC Optimizations
ObjC ARC optimization
objc-arc
clang.imprecise_release
clang.arc.copy_on_escape
clang.arc.no_objc_arc_exceptions
objc_retain
objc_release
objc_autorelease
objc_retainAutoreleasedReturnValue
objc_retainBlock
objc_autoreleaseReturnValue
objc_autoreleasePoolPush
objc_loadWeakRetained
objc_loadWeak
objc_destroyWeak
objc_storeWeak
objc_initWeak
objc_moveWeak
objc_copyWeak
objc_retainedObject
objc_unretainedObject
objc_unretainedPointer
clang.arc.use
L_OBJC_SELECTOR_REFERENCES_
L_OBJC_CLASSLIST_REFERENCES_
L_OBJC_CLASSLIST_SUP_REFS_$_
L_OBJC_METH_VAR_NAME_
l_objc_msgSend_fixup_
ObjC ARC expansion
objc-arc-expand
ObjC ARC autorelease pool elimination
objc-arc-apelim
ObjC-ARC-Based Alias Analysis
objc-arc-aa
IC_Retain
IC_RetainRV
IC_RetainBlock
IC_Release
IC_Autorelease
IC_AutoreleaseRV
IC_AutoreleasepoolPush
IC_AutoreleasepoolPop
IC_NoopCast
IC_FusedRetainAutorelease
IC_FusedRetainAutoreleaseRV
IC_LoadWeakRetained
IC_StoreWeak
IC_InitWeak
IC_LoadWeak
IC_MoveWeak
IC_CopyWeak
IC_DestroyWeak
IC_StoreStrong
IC_CallOrUser
IC_Call
IC_User
IC_IntrinsicUser
IC_None
objc_autoreleasePoolPop
objc_retain_autorelease
objc_sync_enter
objc_sync_exit
llvm.arc.annotation.topdown.bbstart
llvm.arc.annotation.topdown.bbend
llvm.arc.annotation.bottomup.bbstart
llvm.arc.annotation.bottomup.bbend
ObjC ARC contraction
objc-arc-contract
clang.arc.retainAutoreleasedReturnValueMarker
objc_storeStrong
objc_retainAutorelease
objc_retainAutoreleaseReturnValue
armv6m
thumbv6m
armv7em
thumbv7em
armv7k
thumbv7k
armv7m
thumbv7m
armv7s
thumbv7s
fixup_arm_ldst_pcrel_12
fixup_t2_ldst_pcrel_12
fixup_arm_pcrel_10_unscaled
fixup_arm_pcrel_10
fixup_t2_pcrel_10
fixup_thumb_adr_pcrel_10
fixup_arm_adr_pcrel_12
fixup_t2_adr_pcrel_12
fixup_arm_condbranch
fixup_arm_uncondbranch
fixup_t2_condbranch
fixup_t2_uncondbranch
fixup_arm_thumb_br
fixup_arm_uncondbl
fixup_arm_condbl
fixup_arm_blx
fixup_arm_thumb_bl
fixup_arm_thumb_blx
fixup_arm_thumb_cb
fixup_arm_thumb_cp
fixup_arm_thumb_bcc
fixup_arm_movt_hi16
fixup_arm_movw_lo16
fixup_t2_movt_hi16
fixup_t2_movw_lo16
fixup_arm_movt_hi16_pcrel
fixup_arm_movw_lo16_pcrel
fixup_t2_movt_hi16_pcrel
fixup_t2_movw_lo16_pcrel
out of range pc-relative fixup value
unexpected instruction to relax: 
.data.rel.ro.local
.data.rel
.rodata
.fnstart
.fnend
.cantunwind
.personality 
.personalityindex 
.handlerdata
.setfp
.pad
.vsave
.save
.unwind_raw 
, 0x
.eabi_attribute
.cpu
.fpu
vfpv2
vfpv3
vfpv3-d16
vfpv4
vfpv4-d16
neon-vfpv4
neon-fp-armv8
crypto-neon-fp-armv8
softvfp
.arch
armv2
armv2a
armv3
armv3m
armv4
armv5t
armv5te
armv6j
armv6t2
armv6z
armv6zk
armv6-m
armv7-a
armv7-r
armv7-m
armv8-a
iwmmxt2
.inst
aeabi
.ARM.extab
.text
.ARM.exidx
__aeabi_unwind_cpp_pr
.ARM.attributes
Unknown FPU: 
Unknown Arch: 
arm-enable-ehabi
Generate ARM EHABI tables
.code
.code
Not supported instr: 
constant value truncated (limited to 32-bit)
:upper16:
:lower16:
GPRwithAPSR
SPR_8
GPRnopc
rGPR
hGPR
tGPR
GPRnopc_and_hGPR
hGPR_and_rGPR
tcGPR
tGPR_and_tcGPR
GPRsp
hGPR_and_tcGPR
DPR_VFP2
DPR_8
GPRPair
GPRPair_with_gsub_1_in_rGPR
GPRPair_with_gsub_0_in_tGPR
GPRPair_with_gsub_0_in_hGPR
GPRPair_with_gsub_0_in_tcGPR
GPRPair_with_gsub_1_in_hGPR_and_rGPR
GPRPair_with_gsub_1_in_tcGPR
GPRPair_with_gsub_1_in_GPRsp
DPairSpc
DPairSpc_with_ssub_0
DPairSpc_with_dsub_2_then_ssub_0
DPairSpc_with_dsub_0_in_DPR_8
DPairSpc_with_dsub_2_in_DPR_8
DPair
DPair_with_ssub_0
DPair_with_ssub_2
DPair_with_dsub_0_in_DPR_8
QPR_VFP2
DPair_with_dsub_1_in_DPR_8
QPR_8
DTriple
DTripleSpc
DTripleSpc_with_ssub_0
DTriple_with_ssub_0
DTriple_with_dsub_1_dsub_2_in_QPR
DTriple_with_qsub_0_in_QPR
DTriple_with_ssub_2
DTripleSpc_with_dsub_2_then_ssub_0
DTriple_with_dsub_2_then_ssub_0
DTripleSpc_with_dsub_4_then_ssub_0
DTripleSpc_with_dsub_0_in_DPR_8
DTriple_with_dsub_0_in_DPR_8
DTriple_with_qsub_0_in_QPR_VFP2
DTriple_with_ssub_0_and_DTriple_with_dsub_1_dsub_2_in_QPR
DTriple_with_dsub_1_dsub_2_in_QPR_VFP2
DTriple_with_dsub_1_in_DPR_8
DTriple_with_dsub_2_then_ssub_0_and_DTriple_with_qsub_0_in_QPR
DTripleSpc_with_dsub_2_in_DPR_8
DTriple_with_dsub_2_in_DPR_8
DTripleSpc_with_dsub_4_in_DPR_8
DTriple_with_dsub_0_in_DPR_8_and_DTriple_with_dsub_1_dsub_2_in_QPR
DTriple_with_qsub_0_in_QPR_8
DTriple_with_dsub_1_dsub_2_in_QPR_8
DTriple_with_dsub_2_in_DPR_8_and_DTriple_with_qsub_0_in_QPR
DQuadSpc
DQuadSpc_with_ssub_0
DQuadSpc_with_dsub_2_then_ssub_0
DQuadSpc_with_dsub_4_then_ssub_0
DQuadSpc_with_dsub_0_in_DPR_8
DQuadSpc_with_dsub_2_in_DPR_8
DQuadSpc_with_dsub_4_in_DPR_8
DQuad
DQuad_with_ssub_0
DQuad_with_ssub_2
QQPR
DQuad_with_dsub_1_dsub_2_in_QPR
DQuad_with_dsub_2_then_ssub_0
DQuad_with_dsub_3_then_ssub_0
DQuad_with_dsub_0_in_DPR_8
DQuad_with_qsub_0_in_QPR_VFP2
DQuad_with_ssub_0_and_DQuad_with_dsub_1_dsub_2_in_QPR
DQuad_with_dsub_1_dsub_2_in_QPR_VFP2
DQuad_with_dsub_1_in_DPR_8
DQuad_with_qsub_1_in_QPR_VFP2
DQuad_with_dsub_2_in_DPR_8
DQuad_with_dsub_3_then_ssub_0_and_DQuad_with_dsub_1_dsub_2_in_QPR
DQuad_with_dsub_3_in_DPR_8
DQuad_with_dsub_0_in_DPR_8_and_DQuad_with_dsub_1_dsub_2_in_QPR
DQuad_with_qsub_0_in_QPR_8
DQuad_with_dsub_1_dsub_2_in_QPR_8
DQuad_with_qsub_1_in_QPR_8
DQuad_with_dsub_3_in_DPR_8_and_DQuad_with_dsub_1_dsub_2_in_QPR
QQQQPR
QQQQPR_with_ssub_0
QQQQPR_with_dsub_2_then_ssub_0
QQQQPR_with_dsub_5_then_ssub_0
QQQQPR_with_dsub_7_then_ssub_0
QQQQPR_with_dsub_0_in_DPR_8
QQQQPR_with_dsub_2_in_DPR_8
QQQQPR_with_dsub_4_in_DPR_8
QQQQPR_with_dsub_6_in_DPR_8
32bit
Prefer 32-bit Thumb instrs
VFPScalarFP
Supports v8 VFP Scalar FP
Cortex-A12 ARM processors
Cortex-A15 ARM processors
Cortex-A5 ARM processors
Cortex-A53 ARM processors
Cortex-A57 ARM processors
Cortex-A7 ARM processors
Cortex-A8 ARM processors
Cortex-A9 ARM processors
a9-erratum-754319
Processor has Cortex-A9 hardware bug erratum #754319
a9-erratum-754320
Processor has Cortex-A9 hardware bug erratum #754320
aapcs
Use the AAPCS ABI
aclass
Is application profile ('A' series)
apcs
Use the APCS ABI
avoid-movs-shop
Avoid movs instructions with shifter operand
avoid-partial-cpsr
Avoid CPSR partial update for OOO execution
avoid-regsoreg
Avoid deprecated register-shifted reg operations
Enable support for CRC instructions
crypto
Enable support for Cryptography extensions
Restrict VFP3 to 16 double registers
Has data barrier (dmb / dsb) instructions
fp-armv8
Enable ARMv8 FP
fp-only-sp
Floating point unit supports single precision only
fp16
Enable half-precision floating point
hwdiv
Enable divide instructions
hwdiv-arm
Enable divide instructions in ARM mode
krait
Qualcomm ARM processors
mclass
Is microcontroller profile ('M' series)
Supports Multiprocessing extension
nacl-trap
NaCl trap
neon
Enable NEON instructions
neonfp
Use NEON for single precision FP
noarm
Does not support ARM mode execution
perfmon
Enable support for Performance Monitor extensions
Cortex-R5 ARM processors
Has return address stack
rclass
Is realtime profile ('R' series)
slow-fp-brcc
FP compare + branch is slow
slowfpvmlx
Disable VFP / NEON MAC instructions
swift
Swift ARM processors
t2dsp
Supports v7 DSP instructions in Thumb2
t2xtpk
Enable Thumb2 extract and pack instructions
thumb-mode
Thumb mode
thumb2
Enable Thumb2 instructions
trustzone
Enable support for TrustZone security extensions
Support ARM v4T instructions
Support ARM v5T instructions
v5te
Support ARM v5TE, v5TEj, and v5TExp instructions
Support ARM v6 instructions
Support ARM v6M instructions
v6t2
Support ARM v6t2 instructions
Support ARM v7 instructions
Support ARM v8 instructions
vfp2
Enable VFP2 instructions
vfp3
Enable VFP3 instructions
vfp4
Enable VFP4 instructions
virtualization
Supports Virtualization extension
vmlx-forwarding
Has multiplier accumulator forwarding
arm1020e
Select the arm1020e processor
arm1020t
Select the arm1020t processor
arm1022e
Select the arm1022e processor
arm10e
Select the arm10e processor
arm10tdmi
Select the arm10tdmi processor
arm1136j-s
Select the arm1136j-s processor
arm1136jf-s
Select the arm1136jf-s processor
arm1156t2-s
Select the arm1156t2-s processor
arm1156t2f-s
Select the arm1156t2f-s processor
arm1176jz-s
Select the arm1176jz-s processor
arm1176jzf-s
Select the arm1176jzf-s processor
arm710t
Select the arm710t processor
arm720t
Select the arm720t processor
arm7tdmi
Select the arm7tdmi processor
arm7tdmi-s
Select the arm7tdmi-s processor
arm8
Select the arm8 processor
arm810
Select the arm810 processor
arm9
Select the arm9 processor
arm920
Select the arm920 processor
arm920t
Select the arm920t processor
arm922t
Select the arm922t processor
arm926ej-s
Select the arm926ej-s processor
arm940t
Select the arm940t processor
arm946e-s
Select the arm946e-s processor
arm966e-s
Select the arm966e-s processor
arm968e-s
Select the arm968e-s processor
arm9e
Select the arm9e processor
arm9tdmi
Select the arm9tdmi processor
cortex-a12
Select the cortex-a12 processor
cortex-a15
Select the cortex-a15 processor
cortex-a5
Select the cortex-a5 processor
cortex-a53
Select the cortex-a53 processor
cortex-a57
Select the cortex-a57 processor
cortex-a7
Select the cortex-a7 processor
cortex-a8
Select the cortex-a8 processor
cortex-a9
Select the cortex-a9 processor
cortex-a9-mp
Select the cortex-a9-mp processor
cortex-m0
Select the cortex-m0 processor
cortex-m3
Select the cortex-m3 processor
cortex-m4
Select the cortex-m4 processor
cortex-r5
Select the cortex-r5 processor
ep9312
Select the ep9312 processor
generic
Select the generic processor
iwmmxt
Select the iwmmxt processor
Select the krait processor
mpcore
Select the mpcore processor
mpcorenovfp
Select the mpcorenovfp processor
pj4b
Select the pj4b processor
strongarm
Select the strongarm processor
strongarm110
Select the strongarm110 processor
strongarm1100
Select the strongarm1100 processor
strongarm1110
Select the strongarm1110 processor
Select the swift processor
xscale
Select the xscale processor
armv
thumbv
+v8,+db,+fp-armv8,+neon,+t2dsp,+mp,+hwdiv,+hwdiv-arm,+trustzone,+t2xtpk,+crypto,+crc
+v7,+noarm,+db,+hwdiv,+mclass
+v7,+noarm,+db,+hwdiv,+t2dsp,t2xtpk,+mclass
+v7,+swift,+neon,+db,+t2dsp,+ras
+v7,+neon,+db,+t2dsp,+t2xtpk
+v6t2
+v6m,+noarm,+mclass
+v5te
+v5t
+v4t
+thumb-mode
,+thumb-mode
+nacl-trap
,+nacl-trap
applying IT instruction to more than one subsequent instruction is deprecated
deprecated since v7, use 'isb'
deprecated since v7, use 'dsb'
deprecated since v7, use 'dmb'
unsupported relocation on symbol
FIXME: relocations to absolute targets not yet implemented
symbol '
' can not be undefined in a subtraction expression
__TEXT
__eh_frame
__ustring
__DATA
__cfstring
__objc_classrefs
__objc_catlist
fixup_arm64_pcrel_adr_imm21
fixup_arm64_pcrel_adrp_imm21
fixup_arm64_add_imm12
fixup_arm64_ldst_imm12_scale1
fixup_arm64_ldst_imm12_scale2
fixup_arm64_ldst_imm12_scale4
fixup_arm64_ldst_imm12_scale8
fixup_arm64_ldst_imm12_scale16
fixup_arm64_movw
fixup_arm64_pcrel_branch14
fixup_arm64_pcrel_imm19
fixup_arm64_pcrel_branch26
fixup_arm64_pcrel_call26
fixup_arm64_tlsdesc_call
fixup value out of range
invalid imm12 fixup value
no resolvable MOVZ/MOVK fixups supported yet
fixup not sufficiently aligned
invalid fixup for add (uimm12) instruction
invalid fixup for 8-bit load/store instruction
invalid fixup for 16-bit load/store instruction
invalid fixup for 32-bit load/store instruction
invalid fixup for 64-bit load/store instruction
invalid fixup for 128-bit load/store instruction
invalid fixup for movz/movk instruction
arm64-neon-syntax
Choose style of NEON code to emit from ARM64 backend:
Emit generic NEON assembly
Emit Apple-style NEON assembly
.hword
.word
.xword
.weak
fix-16473581
Fix for radar://16473581.
Has TBI (address top-byte ignored) option
Has zereo-cycle register moves
Has zero-cycle zeroing instructions
arm64-generic
Select the arm64-generic processor
cyclone
Select the cyclone processor
FPR8
FPR16
GPR32all
FPR32
GPR32
GPR32sp
GPR32common
GPR64all
FPR64
GPR64
GPR64sp
GPR64common
tcGPR64
FPR128
FPR128_lo
DDDD
QQ_with_qsub0_in_FPR128_lo
QQ_with_qsub1_in_FPR128_lo
QQ_with_qsub0_in_FPR128_lo_and_QQ_with_qsub1_in_FPR128_lo
QQQ_with_qsub0_in_FPR128_lo
QQQ_with_qsub1_in_FPR128_lo
QQQ_with_qsub2_in_FPR128_lo
QQQ_with_qsub0_in_FPR128_lo_and_QQQ_with_qsub1_in_FPR128_lo
QQQ_with_qsub1_in_FPR128_lo_and_QQQ_with_qsub2_in_FPR128_lo
QQQ_with_qsub0_in_FPR128_lo_and_QQQ_with_qsub2_in_FPR128_lo
QQQQ
QQQQ_with_qsub0_in_FPR128_lo
QQQQ_with_qsub1_in_FPR128_lo
QQQQ_with_qsub2_in_FPR128_lo
QQQQ_with_qsub3_in_FPR128_lo
QQQQ_with_qsub0_in_FPR128_lo_and_QQQQ_with_qsub1_in_FPR128_lo
QQQQ_with_qsub1_in_FPR128_lo_and_QQQQ_with_qsub2_in_FPR128_lo
QQQQ_with_qsub2_in_FPR128_lo_and_QQQQ_with_qsub3_in_FPR128_lo
QQQQ_with_qsub0_in_FPR128_lo_and_QQQQ_with_qsub2_in_FPR128_lo
QQQQ_with_qsub1_in_FPR128_lo_and_QQQQ_with_qsub3_in_FPR128_lo
QQQQ_with_qsub0_in_FPR128_lo_and_QQQQ_with_qsub3_in_FPR128_lo
Only small and large code models are allowed on ARM64
conditional branch requires assembler-local label. '
' is external.
Invalid relocation on conditional branch!
unknown ARM64 fixup kind!
PC relative absolute relocation!
unsupported relocation of local symbol '
'. Must have non-local symbol earlier in section.
unable to resolve variable '
ADR/ADRP relocations must be GOT relative
combiner-alias-analysis
Turn on alias analysis during testing
combiner-global-alias-analysis
Include global information in alias analysis
combiner-stress-load-slicing
Bypass the profitability model of load slicing
__sync_synchronize
enable-legalize-types-checking
Unprocessed value in a map!
Value with legal type was transformed!
Processed value not in any map!
Value in multiple maps!
 ReplacedValues
 PromotedIntegers
 SoftenedFloats
 ScalarizedVectors
 ExpandedIntegers
 ExpandedFloats
 SplitVectors
 WidenedVectors
Do not know how to scalarize the result of this operator!
Do not know how to split the result of this operator!
Do not know how to split this operator's operand!
disable-dfa-sched
Disable use of DFA during scheduling
dfa-sched-reg-pressure-threshold
Track reg pressure and switch priority to in-depth
list-burr
Bottom-up register reduction list scheduling
source
Similar to list-burr but schedules in source order when possible
list-hybrid
Bottom-up register pressure aware list scheduling which tries to balance latency and register pressure
list-ilp
Bottom-up register pressure aware list scheduling which tries to balance ILP and register pressure
disable-sched-cycles
Disable cycle-level precision during preRA scheduling
disable-sched-reg-pressure
Disable regpressure priority in sched=list-ilp
disable-sched-live-uses
Disable live use priority in sched=list-ilp
disable-sched-vrcycle
Disable virtual register cycle interference checks
disable-sched-physreg-join
Disable physreg def-use affinity
disable-sched-stalls
Disable no-stall priority in sched=list-ilp
disable-sched-critical-path
Disable critical path priority in sched=list-ilp
disable-sched-height
Disable scheduled-height priority in sched=list-ilp
disable-2addr-hack
Disable scheduler's two-address hack
max-sched-reorder
Number of instructions to allow ahead of the critical path in sched=list-ilp
sched-avg-ipc
Average inst/cycle whan no target itinerary exists.
Can't handle live physical register dependency!
sched-high-latency-cycles
Roughly estimate the number of cycles that 'long latency'instructions take for targets with no itinerary
sunit-dag.
limit-float-precision
Generate low-precision inline sequences for some float libcalls
Cannot generate unaligned atomic load
Cannot generate unaligned atomic store
_setjmp
_longjmp
couldn't allocate output register for constraint '
inline asm not supported yet: don't know how to handle tied indirect register inputs
inline asm error: This value type register class is not natively supported!
invalid operand for inline asm constraint '
Don't know how to handle indirect register inputs yet for constraint '
couldn't allocate input reg for constraint '
scalar-to-vector conversion failed
, possible invalid constraint for vector type
non-trivial scalar-to-vector conversion
<<Unknown DAG Node>>
<<Unknown Machine Node #
<<Unknown Target Node #
<<Unknown Node #
Prefetch
AtomicFence
AtomicCmpSwap
AtomicSwap
AtomicLoadAdd
AtomicLoadSub
AtomicLoadAnd
AtomicLoadOr
AtomicLoadXor
AtomicLoadNand
AtomicLoadMin
AtomicLoadMax
AtomicLoadUMin
AtomicLoadUMax
AtomicLoad
AtomicStore
PCMarker
ReadCycleCounter
SrcValue
MDNode
EntryToken
TokenFactor
AssertSext
AssertZext
BasicBlock
ValueType
Register
RegisterMask
OpaqueConstant
Constant
ConstantFP
GlobalAddress
GlobalTLSAddress
FrameIndex
GLOBAL_OFFSET_TABLE
RETURNADDR
FRAMEADDR
FRAME_TO_ARGS_OFFSET
EH_RETURN
EH_SJLJ_SETJMP
EH_SJLJ_LONGJMP
TargetIndex
ExternalSymbol
BlockAddress
BUILD_VECTOR
OpaqueTargetConstant
TargetConstant
TargetConstantFP
TargetGlobalAddress
TargetGlobalTLSAddress
TargetFrameIndex
TargetJumpTable
TargetConstantPool
TargetExternalSymbol
TargetBlockAddress
CopyToReg
CopyFromReg
merge_values
inlineasm
eh_label
handlenode
fneg
fsqrt
fsin
fcos
fsincos
ftrunc
ffloor
fceil
frint
fnearbyint
fround
fexp
fexp2
flog
flog2
flog10
mulhu
mulhs
smul_lohi
umul_lohi
sdivrem
udivrem
rotl
rotr
fcopysign
fgetsign
fpow
fpowi
setcc
vselect
select_cc
insert_vector_elt
extract_vector_elt
concat_vectors
insert_subvector
extract_subvector
scalar_to_vector
vector_shuffle
carry_false
addc
adde
saddo
uaddo
ssubo
usubo
smulo
umulo
sube
shl_parts
sra_parts
srl_parts
sign_extend
zero_extend
any_extend
sign_extend_inreg
truncate
fp_round
flt_rounds
fp_round_inreg
fp_extend
sint_to_fp
uint_to_fp
fp_to_sint
fp_to_uint
fp16_to_fp32
fp32_to_fp16
cvt_ff
cvt_fs
cvt_fu
cvt_sf
cvt_uf
cvt_ss
cvt_su
cvt_us
cvt_uu
brind
br_jt
brcond
br_cc
callseq_start
callseq_end
vaarg
vacopy
vaend
vastart
dynamic_stackalloc
extract_element
build_pair
stacksave
stackrestore
debugtrap
lifetime.start
lifetime.end
ctpop
cttz_zero_undef
ctlz
ctlz_zero_undef
init_trampoline
adjust_trampoline
setoeq
setogt
setoge
setolt
setole
setone
seto
setuo
setue
setugt
setuge
setult
setule
setune
seteq
setgt
setge
setlt
setle
setne
settrue
settrue2
setfalse
setfalse2
<pre-inc>
<pre-dec>
<post-inc>
<post-dec>
Mem:
<APFloat(
 [TF=
<null>
, anyext
, sext
, zext
 from 
, trunc to 
 [ORD=
 [ID=
SelectionDAG has 
 nodes:
: <multiple use>
fast-isel-verbose
Enable verbose messages in the "fast" instruction selector
fast-isel-abort
Enable abort calls when "fast" instruction selection fails to lower an instruction
fast-isel-abort-args
Enable abort calls when "fast" instruction selection fails to lower a formal argument
use-mbpi
use Machine Branch Probability Info
Instruction schedulers available (before register allocation):
Best scheduler for the target
Instruction Selection and Scheduling
DAG Combining 1
Type Legalization
DAG Combining after legalize types
Vector Legalization
Type Legalization 2
DAG Combining after legalize vectors
DAG Legalization
DAG Combining 2
Instruction Selection
Instruction Scheduling
Instruction Creation
Instruction Scheduling Cleanup
FastISel missed call: 
FastISel missed terminator: 
FastISel miss: 
Could not match memory address.  Inline asm failure!
Cannot select: 
In function: 
intrinsic %
target intrinsic %
unknown intrinsic #
SelectionDAG::viewGraph is only available in debug builds on 
SelectionDAG::clearGraphAttrs is only available in debug builds
 on systems with Graphviz or gv!
SelectionDAG::setGraphAttrs is only available in debug builds
SelectionDAG::getGraphAttrs is only available in debug builds
SelectionDAG::setGraphColor is only available in debug builds
SelectionDAG::setSubgraphColor is only available in debug builds
CROSS RC COPY
plaintext=circle
GraphRoot
color=blue,style=dashed
 label ="
vliw-td
VLIW scheduler
memory
Indirect operand for inline asm not a pointer!
Unsupported asm: input constraint with a matching output constraint of incompatible type!
argument to '__builtin_return_address' must be a constant integer
mc-x86-disable-arith-relaxation
Disable relaxation of arithmetic instruction for X86
reloc_riprel_4byte
reloc_riprel_4byte_movq_load
reloc_signed_4byte
reloc_global_offset_table
VK1WM
GR8_NOREX
VK8WM
GR8_ABCD_H
GR8_ABCD_L
GR16
GR16_NOREX
VK16
VK16WM
SEGMENT_REG
GR16_ABCD
FPCCR
FR32X
FR32
GR32
GR32_NOAX
GR32_NOSP
GR32_NOAX_and_GR32_NOSP
DEBUG_REG
GR32_NOREX
GR32_NOAX_and_GR32_NOREX
GR32_NOREX_NOSP
RFP32
GR32_NOAX_and_GR32_NOREX_NOSP
GR32_ABCD
GR32_ABCD_and_GR32_NOAX
GR32_TC
GR32_AD
GR32_NOAX_and_GR32_TC
GR32_AD_and_GR32_NOAX
RFP64
FR64X
GR64
CONTROL_REG
FR64
GR64_with_sub_8bit
GR64_NOSP
GR64_with_sub_32bit_in_GR32_NOAX
GR64_with_sub_32bit_in_GR32_NOAX_and_GR32_NOSP
GR64_NOREX
GR64_TC
GR64_NOSP_and_GR64_TC
GR64_with_sub_16bit_in_GR16_NOREX
VR64
GR64_NOREX_NOSP
GR64_TC_and_GR64_with_sub_32bit_in_GR32_NOAX
GR64_with_sub_32bit_in_GR32_NOAX_and_GR32_NOREX
GR64_NOREX_and_GR64_TC
GR64_TCW64
GR64_with_sub_32bit_in_GR32_NOAX_and_GR32_NOREX_NOSP
GR64_NOREX_NOSP_and_GR64_TC
GR64_TCW64_and_GR64_with_sub_32bit_in_GR32_NOAX
GR64_ABCD
GR64_TC_and_GR64_with_sub_32bit_in_GR32_NOAX_and_GR32_NOREX
GR64_with_sub_32bit_in_GR32_ABCD_and_GR32_NOAX
GR64_with_sub_32bit_in_GR32_TC
GR64_with_sub_32bit_in_GR32_AD
GR64_with_sub_32bit_in_GR32_NOAX_and_GR32_TC
GR64_with_sub_32bit_in_GR32_AD_and_GR32_NOAX
RFP80
VR128X
VR128
VR256X
VR256
VR512
VR512_with_sub_xmm_in_FR32
16bit-mode
16-bit mode (i8086)
32bit-mode
32-bit mode (80386)
3dnow
Enable 3DNow! instructions
3dnowa
Enable 3DNow! Athlon instructions
64bit
Support 64-bit instructions
64bit-mode
64-bit mode (x86_64)
Support ADX instructions
Enable AES instructions
atom
Intel Atom processors
Enable AVX instructions
avx2
Enable AVX2 instructions
avx512cd
Enable AVX-512 Conflict Detection Instructions
avx512er
Enable AVX-512 Exponential and Reciprocal Instructions
avx512f
Enable AVX-512 instructions
avx512pf
Enable AVX-512 PreFetch Instructions
Support BMI instructions
bmi2
Support BMI2 instructions
call-reg-indirect
Call register indirect
cmov
Enable conditional move instructions
cx16
64-bit with cmpxchg16b
f16c
Support 16-bit floating point conversion instructions
fast-unaligned-mem
Fast unaligned memory access
Enable three-operand fused multiple-add
fma4
Enable four-operand fused multiple-add
fsgsbase
Support FS/GS Base instructions
Support HLE
idiv-to-divb
Use small divide for positive values less than 256
lea-sp
Use LEA for adjusting the stack pointer
lea-uses-ag
LEA instruction needs inputs at AG stage
lzcnt
Support LZCNT instruction
Enable MMX instructions
movbe
Support MOVBE instruction
pad-short-functions
Pad short functions
pclmul
Enable packed carry-less multiplication instructions
popcnt
Support POPCNT instruction
prfchw
Support PRFCHW instructions
rdrnd
Support RDRAND instruction
rdseed
Support RDSEED instruction
Support RTM instructions
Enable SHA instructions
Intel Silvermont processors
slow-bt-mem
Bit testing of memory is slow
slow-shld
SHLD instruction is slow
Enable SSE instructions
sse2
Enable SSE2 instructions
sse3
Enable SSE3 instructions
sse4.1
Enable SSE 4.1 instructions
sse4.2
Enable SSE 4.2 instructions
sse4a
Support SSE 4a instructions
ssse3
Enable SSSE3 instructions
Enable TBM instructions
vector-unaligned-mem
Allow unaligned memory operands on vector/SIMD instructions
Enable XOP instructions
amdfam10
Select the amdfam10 processor
athlon
Select the athlon processor
athlon-4
Select the athlon-4 processor
athlon-fx
Select the athlon-fx processor
athlon-mp
Select the athlon-mp processor
athlon-tbird
Select the athlon-tbird processor
athlon-xp
Select the athlon-xp processor
athlon64
Select the athlon64 processor
athlon64-sse3
Select the athlon64-sse3 processor
Select the atom processor
bdver1
Select the bdver1 processor
bdver2
Select the bdver2 processor
bdver3
Select the bdver3 processor
btver1
Select the btver1 processor
btver2
Select the btver2 processor
Select the c3 processor
c3-2
Select the c3-2 processor
core-avx-i
Select the core-avx-i processor
core-avx2
Select the core-avx2 processor
core2
Select the core2 processor
corei7
Select the corei7 processor
corei7-avx
Select the corei7-avx processor
geode
Select the geode processor
i386
Select the i386 processor
i486
Select the i486 processor
i586
Select the i586 processor
i686
Select the i686 processor
Select the k6 processor
k6-2
Select the k6-2 processor
k6-3
Select the k6-3 processor
Select the k8 processor
k8-sse3
Select the k8-sse3 processor
Select the knl processor
nehalem
Select the nehalem processor
nocona
Select the nocona processor
opteron
Select the opteron processor
opteron-sse3
Select the opteron-sse3 processor
penryn
Select the penryn processor
pentium
Select the pentium processor
pentium-m
Select the pentium-m processor
pentium-mmx
Select the pentium-mmx processor
pentium2
Select the pentium2 processor
pentium3
Select the pentium3 processor
pentium3m
Select the pentium3m processor
pentium4
Select the pentium4 processor
pentium4m
Select the pentium4m processor
pentiumpro
Select the pentiumpro processor
prescott
Select the prescott processor
Select the slm processor
westmere
Select the westmere processor
winchip-c6
Select the winchip-c6 processor
winchip2
Select the winchip2 processor
Select the x86-64 processor
yonah
Select the yonah processor
+64bit-mode,-32bit-mode,-16bit-mode
-64bit-mode,+32bit-mode,-16bit-mode
-64bit-mode,-32bit-mode,+16bit-mode
x86-asm-syntax
Choose style of code to emit from X86 backend:
Emit AT&T-style assembly
intel
Emit Intel-style assembly
mark-data-regions
Mark code section jump table data regions.
.note.GNU-stack
FORM: 
unsupported relocation of modified symbol
unsupported pc-relative relocation of difference
unsupported relocation with identical base
unsupported relocation with subtraction expression
unsupported relocation of variable '
unsupported relocation of undefined symbol '
unsupported symbol modifier in relocation
unsupported symbol modifier in branch relocation
TLVP symbol modifier should have been rip-rel
32-bit absolute addressing is not supported in 64-bit mode
0x%x
Section too large, can't encode r_address (
) into 24 bits of scattered relocation entry.
Expected X86_64_RELOC_UNSIGNED after X86_64_RELOC_SUBTRACTOR.
Invalid section type in Rel!
Invalid section index!
bb-vectorize-ignore-target-info
Ignore target information
bb-vectorize-req-chain-depth
The required chain depth for vectorization
bb-vectorize-use-chain-depth
Use the chain depth requirement with target information
bb-vectorize-search-limit
The maximum search distance for instruction pairs
bb-vectorize-splat-breaks-chain
Replicating one element to a pair breaks the chain
bb-vectorize-vector-bits
The size of the native vector registers
bb-vectorize-max-iter
The maximum number of pairing iterations
bb-vectorize-pow2-len-only
Don't try to form non-2^n-length vectors
bb-vectorize-max-instr-per-group
The maximum number of pairable instructions per group
bb-vectorize-max-pairs-per-group
The maximum number of candidate instruction pairs per group
bb-vectorize-max-cycle-check-pairs
The maximum number of candidate pairs with which to use a full cycle check
bb-vectorize-no-bools
Don't try to vectorize boolean (i1) values
bb-vectorize-no-ints
Don't try to vectorize integer values
bb-vectorize-no-floats
Don't try to vectorize floating-point values
bb-vectorize-no-pointers
Don't try to vectorize pointer values
bb-vectorize-no-casts
Don't try to vectorize casting (conversion) operations
bb-vectorize-no-math
Don't try to vectorize floating-point math intrinsics
bb-vectorize-no-fma
Don't try to vectorize the fused-multiply-add intrinsic
bb-vectorize-no-select
Don't try to vectorize select instructions
bb-vectorize-no-cmp
Don't try to vectorize comparison instructions
bb-vectorize-no-gep
Don't try to vectorize getelementptr instructions
bb-vectorize-no-mem-ops
Don't try to vectorize loads and stores
bb-vectorize-aligned-only
Only generate aligned loads and stores
bb-vectorize-no-mem-op-boost
Don't boost the chain-depth contribution of loads and stores
bb-vectorize-fast-dep
Use a fast instruction dependency analysis
bb-vectorize
.v.i
.v.r
force-vector-width
Sets the SIMD width. Zero is autoselect.
force-vector-unroll
Sets the vectorization unroll count. Zero is autoselect.
enable-if-conversion
Enable if-conversion during vectorization.
vectorizer-min-trip-count
Don't vectorize loops with a constant trip count that is smaller than this value.
enable-mem-access-versioning
Enable symblic stride memory access versioning
loop-vectorize
llvm.vectorizer.
width
unroll
enable
no-nans-fp-math
true
.cloned
gep.indvar.base
gep.indvar.idx
wide.load
broadcast
.splatinsert
.splat
induction
reverse
minmax.ident
rdx.vec.exit.phi
bin.rdx
rdx.shuf
vec.phi
predphi
normalized.idx
offset.idx
resize.norm.idx
reverse.idx
gep.ridx
gep.idx
next.gep
insert.gep
rdx.minmax.cmp
rdx.minmax.select
vector.ph
vector.body
middle.block
scalar.ph
index
ptrcnt.to.int
cnt.cast
end.idx
n.mod.vf
n.vec
end.idx.rnd.down
cmp.zero
vector.stridecheck
vector.memcheck
resume.val
trunc.resume.val
cast.crd
ind.end
rev.ind.end
ptr.ind.end
rev.ptr.ind.end
new.indc.resume.val
cmp.n
index.next
stride.chk
stride.not.one
bound0
bound1
found.conflict
conflict.rdx
memcheck.conflict
slp-threshold
Only vectorize if you gain more than this number 
slp-vectorize-hor
Attempt to vectorize horizontal reductions
slp-vectorize-hor-store
Attempt to vectorize horizontal reductions feeding into a store
slp-vectorizer
rdx.shuf.l
rdx.shuf.r
constant bigger than 64 bits detected!
constant bigger than 128 bits detected!
end of file in global variable name
Null bytes are not allowed in names
invalid value number (too large)!
end of file in string constant
bitwidth for integer type out of range!
declare
define
constant
private
linker_private
linker_private_weak
available_externally
linkonce
linkonce_odr
weak
weak_odr
appending
dllimport
dllexport
hidden
protected
unnamed_addr
externally_initialized
extern_weak
external
thread_local
localdynamic
initialexec
localexec
tail
target
triple
deplibs
volatile
atomic
unordered
monotonic
acquire
release
acq_rel
seq_cst
singlethread
nnan
ninf
arcp
exact
inbounds
addrspace
section
module
sideeffect
inteldialect
prefix
attributes
xchg
nand
umin
blockaddress
personality
cleanup
catch
filter
use of undefined metadata '!
unknown function referenced by blockaddress
use of undefined type '%
use of undefined type named '
use of undefined value '@
cannot take address of numeric label after the function is defined
referenced value is not a basic block
expected top-level entity
expected 'module asm'
unknown target property
expected '=' after target triple
expected '=' after target datalayout
expected '=' after deplibs
expected ']' at end of list
expected '=' after name
expected 'type' after '='
non-struct types may not be recursive
expected 'type' after name
expected 'global' or 'constant'
variable expected to be numbered '%
expected '=' in global variable
expected '=' here
Expected '!' here
Expected '{' here
expected end of metadata node
Metadata id is already used
invalid linkage type for alias
invalid aliasee
alias must have pointer type
redefinition of global named '@
forward reference and definition of alias have different types
invalid type for global variable
redefinition of global '@
forward reference and definition of global have different types
expected global section string
unknown global variable property!
expected '{' here
expected end of attribute group
attribute group has no attributes
unterminated attribute group
cannot have an attribute group reference in an attribute group
invalid use of attribute on a function
invalid use of parameter-only attribute on a function
global variable reference must have pointer type
' defined with type '
expected string constant
expected integer
expected 32-bit integer (too large)
expected localdynamic, initialexec or localexec
expected ')' after thread local model
expected '(' in address space
expected ')' in address space
invalid use of function-only attribute
invalid use of parameter-only attribute
invalid use of attribute on return type
expected metadata after comma
expected '!' here
alignment is not a power of two
huge alignments are not supported yet
expected metadata or 'align'
Expected ordering on atomic instruction
expected '('
expected ')'
stack alignment is not a power of two
expected ',' as start of index list
expected type
expected '>' at end of packed struct
void type only allowed for function results
basic block pointers are invalid
pointers to void are invalid - use i8* instead
pointer to this type is invalid
pointers to void are invalid; use i8* instead
expected '*' in address space
expected '(' in call
expected ',' in argument list
argument can not have void type
invalid type for function argument
expected ')' at end of argument list
invalid function return type
argument name invalid in function type
argument attributes invalid in function type
redefinition of type
forward references to non-struct type
expected '>' in packed struct
invalid element type for struct
expected '}' at end of struct
expected number in address space
expected 'x' after element count
expected end of sequential type
zero element vector is illegal
size too large for vector
invalid vector element type
invalid array element type
use of undefined value '%
' is not a basic block
invalid use of a non-first-class type
instructions returning void cannot have a name
instruction expected to be numbered '%
instruction forward referenced with type '
multiple definition of local value named '
expected value token
expected end of struct constant
expected end of packed struct
expected end of constant
constant vector must not be empty
vector elements must have integer, pointer or floating point type
vector element #
 is not of type '
expected end of array constant
invalid array element type: 
array element #
expected string
expected comma in inline asm expression
expected constraint string
expected '(' in block address expression
expected comma in block address expression
expected ')' in block address expression
expected function name in blockaddress
expected basic block name in blockaddress
expected '(' after constantexpr cast
expected 'to' in constantexpr cast
expected ')' at end of constantexpr cast
invalid cast opcode for cast from '
expected '(' in extractvalue constantexpr
expected ')' in extractvalue constantexpr
extractvalue operand must be aggregate type
invalid indices for extractvalue
expected '(' in insertvalue constantexpr
expected comma in insertvalue constantexpr
expected ')' in insertvalue constantexpr
insertvalue operand must be aggregate type
invalid indices for insertvalue
expected '(' in compare constantexpr
expected comma in compare constantexpr
expected ')' in compare constantexpr
compare operands must have the same type
fcmp requires floating point operands
icmp requires pointer or integer operands
expected '(' in binary constantexpr
expected comma in binary constantexpr
expected ')' in binary constantexpr
operands of constexpr must have same type
nuw only applies to integer operations
nsw only applies to integer operations
constexpr requires integer operands
constexpr requires fp operands
expected '(' in logical constantexpr
expected comma in logical constantexpr
expected ')' in logical constantexpr
constexpr requires integer or integer vector operands
expected '(' in constantexpr
expected ')' in constantexpr
getelementptr requires pointer operand
invalid indices for getelementptr
expected three operands to select
expected three operands to shufflevector
invalid operands to shufflevector
expected two operands to extractelement
invalid extractelement operands
expected three operands to insertelement
invalid insertelement operands
global values must be constants
functions are not values, refer to them as pointers
invalid use of function-local name
invalid type for inline asm constraint string
metadata value must have metadata type
integer constant must have integer type
floating point constant invalid for type
floating point constant does not have type '
null must be a pointer type
invalid type for undef constant
invalid empty array initializer
invalid type for null constant
constant expression type mismatch
initializer with struct type has wrong # elements
packed'ness of initializer and type don't match
element 
 of struct initializer doesn't match struct element type
expected a basic block
invalid linkage for function definition
invalid linkage for function declaration
invalid function linkage type
function expected to be numbered '%
expected function name
expected '(' in function argument list
'builtin' attribute not valid on function
functions with 'sret' argument must return void
invalid forward reference to function as global value!
invalid forward reference to function '
' with wrong type!
invalid redefinition of function '
redefinition of function '@
type of definition and forward reference of '@
' disagree
redefinition of argument '%
expected '{' in function body
function body requires at least one basic block
expected '=' after instruction id
expected '=' after instruction name
found end of file when expecting more instructions
expected instruction opcode
expected fcmp predicate (e.g. 'oeq')
expected icmp predicate (e.g. 'eq')
value doesn't match function result type '
branch condition must have 'i1' type
expected ',' after branch condition
expected ',' after true destination
expected ',' after switch condition
expected '[' with switch table
switch condition must have integer type
expected ',' after case value
duplicate case value in switch
case value is not a constant integer
expected ',' after indirectbr address
expected '[' with indirectbr
indirectbr address must have pointer type
expected ']' at end of block list
expected 'to' in invoke
expected 'unwind' in invoke
Invalid result type for LLVM function
too many arguments specified
argument is not of expected type '
not enough parameters specified for call
expected ',' in arithmetic operation
invalid operand type for instruction
expected ',' in logical operation
instruction requires integer or integer vector operands
expected ',' after compare value
icmp requires integer operands
expected 'to' after cast value
expected ',' after select condition
expected ',' after select value
expected ',' after vaarg operand
va_arg requires operand with first class type
expected ',' after extract value
expected ',' after insertelement value
expected ',' after shuffle mask
expected ',' after shuffle value
invalid shufflevector operands
expected '[' in phi value list
expected ']' in phi value list
phi node must have first class type
expected 'personality'
expected 'catch' or 'filter' clause type
'catch' clause has an invalid type
'filter' clause has an invalid type
expected 'tail call'
element count must have integer type
load operand must be a pointer to a first class type
atomic load must have explicit non-zero alignment
atomic load cannot use Release ordering
expected ',' after store operand
store operand must be a pointer
store operand must be a first class value
stored value and pointer type do not match
atomic store must have explicit non-zero alignment
atomic store cannot use Acquire ordering
expected ',' after cmpxchg address
expected ',' after cmpxchg cmp operand
cmpxchg cannot be unordered
cmpxchg operand must be a pointer
compare value and pointer type do not match
new value and pointer type do not match
cmpxchg operand must be an integer
expected binary operation in atomicrmw
expected ',' after atomicrmw address
atomicrmw cannot be unordered
atomicrmw operand must be a pointer
atomicrmw value and pointer type do not match
atomicrmw operand must be an integer
fence cannot be unordered
fence cannot be monotonic
base of getelementptr must be a pointer
getelementptr index must be an integer
getelementptr index type missmatch
getelementptr vector index has a wrong number of elements
base element of getelementptr must be sized
invalid getelementptr indices
expected comma after insertvalue operand
expected index
<string>
llvm.bitcode
Bitcode stream length should be >= 16 bytes and a multiple of 4
Conflicting METADATA_KIND records
Could not find function in stream
Expected a constant
Insufficient function protos
Invalid bitcode signature
Invalid bitcode wrapper header
Invalid ronstant reference
Invalid ID
Invalid instruction with no BB
Invalid record
Invalid type for value
Invalid TYPE table
Invalid type
Malformed block
Malformed global initializer set
Invalid multiple blocks
Never resolved value found in function
Invalid value
.f64
.f32
APSR_nzcv, fpscr
pc, lr
.s32
.s16
.u32
.u16
.i64
.i32
.i16
.f16.f64
.f64.f16
.f32.f16
.f16.f32
.f64.f32
.f32.f64
.s32.f32
.u32.f32
.f32.s32
.f32.u32
fpscr, 
fpexc, 
fpinst, 
fpinst2, 
fpsid, 
.s64
.u64
.f64.s16
.f32.s16
.f64.s32
.s16.f64
.s16.f32
.s32.f64
.u16.f64
.u16.f32
.u32.f64
.f64.u16
.f32.u16
.f64.u32
sp, 
sp!, 
pc, lr, 
, #0
, apsr
, spsr
[], 
, fpscr
, fpexc
, fpinst
, fpinst2
, fpsid
, mvfr0
, mvfr1
, mvfr2
[]}, 
]}, 
, #1
<reg:
yield
sevl
<imm:
push
vpush
vpop
<mem:
[pc, 
, lsl 
, asr 
apsr
apsr_g
apsr_nzcvqg
iapsr
iapsr_g
iapsr_nzcvqg
eapsr
eapsr_g
eapsr_nzcvqg
xpsr
xpsr_g
xpsr_nzcvqg
ipsr
epsr
iepsr
primask
basepri
basepri_max
faultmask
control
APSR_
nzcvq
nzcvqg
SPSR
CPSR
<und>
, ror 
#0xd
#0xc
ishst
ishld
#0x9
#0x8
nshst
nshld
#0x5
#0x4
oshst
oshld
#0x1
#0x0
#0x2
#0x3
#0x6
#0x7
#0xa
#0xb
#0xe
thumb
Thumb
.16b, 
.2s, 
.2d, 
.4h, 
.4s, 
.8h, 
.8b, 
, #0.0
[1], 
.1q, 
.1d, 
.16b
.16b, #0
.2s, #0
.2d, #0
.4h, #0
.4s, #0
.8h, #0
.8b, #0
.16b, #8
.2s, #32
.4h, #16
.4s, #32
.8h, #16
.8b, #8
mov $
tst $
clrex
dcps1
dcps2
dcps3
yield
sevl
mul $
mneg $
mvn $
mov $
ngcs $
ngc $
sxtb $
sxth $
sxtw $
smull $
smnegl $
negs $
neg $
uxtb $
uxth $
uxtw $
umull $
umnegl $
, #8
, #32
, #16
sxtb
uxtb
sxth
uxth
sxtw
uxtw
movz
movn
movk
ialluis
iallu
ivau
ivac
cvac
cvau
civac
cisw
s1e1r
s1e1w
s1e0r
s1e0w
s1e2r
s1e2w
s12e1r
s12e1w
s12e0r
s12e0w
s1e3r
s1e3w
tlbi
vmalle1is
tlbi
vae1is
tlbi
aside1is
tlbi
vaae1is
tlbi
vale1is
tlbi
vaale1is
tlbi
alle2is
tlbi
vae2is
tlbi
alle1is
tlbi
vale2is
tlbi
vmalls12e1is
tlbi
alle3is
tlbi
vae3is
tlbi
vale3is
tlbi
ipas2e1
tlbi
ipas2le1
tlbi
vmalle1
tlbi
vae1
tlbi
aside1
tlbi
vaae1
tlbi
vale1
tlbi
vaale1
tlbi
alle2
tlbi
vae2
tlbi
alle1
tlbi
vale2
tlbi
vmalls12e1
tlbi
alle3
tlbi
vae3
tlbi
vale3
, lsl #
, lsl
#%#016lx
ld1r
ld2r
ld3r
ld4r
uxtx
sxtx
pldl1keep
pldl1strm
pldl2keep
pldl2strm
pldl3keep
pldl3strm
pstl1keep
pstl1strm
pstl2keep
pstl2strm
pstl3keep
pstl3strm
SPSR_EL1
ELR_EL1
SP_EL0
SPSel
DAIF
CurrentEL
NZCV
FPCR
FPSR
DSPSR
SPSR_EL2
ELR_EL2
SP_EL1
SPSR_irq
SPSR_abt
SPSR_und
SPSR_fiq
SPSR_EL3
ELR_EL3
SP_EL2
MIDR_EL1
CTR_EL0
MPIDR_EL1
DCZID_EL0
MVFR0_EL1
MVFR1_EL1
ID_AA64PFR0_EL1
ID_AA64PFR1_EL1
ID_AA64DFR0_EL1
ID_AA64DFR1_EL1
ID_AA64ISAR0_EL1
ID_AA64ISAR1_EL1
ID_AA64MMFR0_EL1
ID_AA64MMFR1_EL1
CCSIDR_EL1
CLIDR_EL1
AIDR_EL1
CSSELR_EL1
VPIDR_EL2
VMPIDR_EL2
SCTLR_EL1
SCTLR_EL2
SCTLR_EL3
ACTLR_EL1
ACTLR_EL2
ACTLR_EL3
CPACR_EL1
CPTR_EL2
CPTR_EL3
SCR_EL3
HCR_EL2
MDCR_EL2
MDCR_EL3
HSTR_EL2
HACR_EL2
TTBR0_EL1
TTBR1_EL1
TTBR0_EL2
TTBR0_EL3
VTTBR_EL2
TCR_EL1
TCR_EL2
TCR_EL3
VTCR_EL2
ADFSR_EL2
AIFSR_EL2
ADFSR_EL3
AIFSR_EL3
ESR_EL1
ESR_EL2
ESR_EL3
FAR_EL1
FAR_EL2
FAR_EL3
HPFAR_EL2
PAR_EL1
MAIR_EL1
MAIR_EL2
MAIR_EL3
AMAIR_EL1
AMAIR_EL2
AMAIR_EL3
VBAR_EL1
VBAR_EL2
VBAR_EL3
RVBAR_EL1
RVBAR_EL2
RVBAR_EL3
ISR_EL1
CONTEXTIDR_EL1
TPIDR_EL0
TPIDRRO_EL0
TPIDR_EL1
TPIDR_EL2
TPIDR_EL3
TEECR32_EL1
CNTFRQ_EL0
CNTPCT_EL0
CNTVCT_EL0
CNTVOFF_EL2
CNTKCTL_EL1
CNTHCTL_EL2
CNTP_TVAL_EL0
CNTP_CTL_EL0
CNTP_CVAL_EL0
CNTV_TVAL_EL0
CNTV_CTL_EL0
CNTV_CVAL_EL0
CNTHP_TVAL_EL2
CNTHP_CTL_EL2
CNTHP_CVAL_EL2
CNTPS_TVAL_EL1
CNTPS_CTL_EL1
CNTPS_CVAL_EL1
DACR32_EL2
IFSR32_EL2
TEEHBR32_EL1
SDER32_EL3
FPEXC32_EL2
PMEVCNTR0_EL0
PMEVCNTR1_EL0
PMEVCNTR2_EL0
PMEVCNTR3_EL0
PMEVCNTR4_EL0
PMEVCNTR5_EL0
PMEVCNTR6_EL0
PMEVCNTR7_EL0
PMEVCNTR8_EL0
PMEVCNTR9_EL0
PMEVCNTR10_EL0
PMEVCNTR11_EL0
PMEVCNTR12_EL0
PMEVCNTR13_EL0
PMEVCNTR14_EL0
PMEVCNTR15_EL0
PMEVCNTR16_EL0
PMEVCNTR17_EL0
PMEVCNTR18_EL0
PMEVCNTR19_EL0
PMEVCNTR20_EL0
PMEVCNTR21_EL0
PMEVCNTR22_EL0
PMEVCNTR23_EL0
PMEVCNTR24_EL0
PMEVCNTR25_EL0
PMEVCNTR26_EL0
PMEVCNTR27_EL0
PMEVCNTR28_EL0
PMEVCNTR29_EL0
PMEVCNTR30_EL0
PMEVTYPER0_EL0
PMEVTYPER1_EL0
PMEVTYPER2_EL0
PMEVTYPER3_EL0
PMEVTYPER4_EL0
PMEVTYPER5_EL0
PMEVTYPER6_EL0
PMEVTYPER7_EL0
PMEVTYPER8_EL0
PMEVTYPER9_EL0
PMEVTYPER10_EL0
PMEVTYPER11_EL0
PMEVTYPER12_EL0
PMEVTYPER13_EL0
PMEVTYPER14_EL0
PMEVTYPER15_EL0
PMEVTYPER16_EL0
PMEVTYPER17_EL0
PMEVTYPER18_EL0
PMEVTYPER19_EL0
PMEVTYPER20_EL0
PMEVTYPER21_EL0
PMEVTYPER22_EL0
PMEVTYPER23_EL0
PMEVTYPER24_EL0
PMEVTYPER25_EL0
PMEVTYPER26_EL0
PMEVTYPER27_EL0
PMEVTYPER28_EL0
PMEVTYPER29_EL0
PMEVTYPER30_EL0
PMCCFILTR_EL0
RMR_EL3
RMR_EL2
RMR_EL1
CPM_IOACC_CTL_EL3
MDCCSR_EL0
MDCCINT_EL1
DBGDTR_EL0
DBGDTRRX_EL0
DBGVCR32_EL2
OSDTRRX_EL1
MDSCR_EL1
OSDTRTX_EL1
OSECCR_EL11
DBGBVR0_EL1
DBGBVR1_EL1
DBGBVR2_EL1
DBGBVR3_EL1
DBGBVR4_EL1
DBGBVR5_EL1
DBGBVR6_EL1
DBGBVR7_EL1
DBGBVR8_EL1
DBGBVR9_EL1
DBGBVR10_EL1
DBGBVR11_EL1
DBGBVR12_EL1
DBGBVR13_EL1
DBGBVR14_EL1
DBGBVR15_EL1
DBGBCR0_EL1
DBGBCR1_EL1
DBGBCR2_EL1
DBGBCR3_EL1
DBGBCR4_EL1
DBGBCR5_EL1
DBGBCR6_EL1
DBGBCR7_EL1
DBGBCR8_EL1
DBGBCR9_EL1
DBGBCR10_EL1
DBGBCR11_EL1
DBGBCR12_EL1
DBGBCR13_EL1
DBGBCR14_EL1
DBGBCR15_EL1
DBGWVR0_EL1
DBGWVR1_EL1
DBGWVR2_EL1
DBGWVR3_EL1
DBGWVR4_EL1
DBGWVR5_EL1
DBGWVR6_EL1
DBGWVR7_EL1
DBGWVR8_EL1
DBGWVR9_EL1
DBGWVR10_EL1
DBGWVR11_EL1
DBGWVR12_EL1
DBGWVR13_EL1
DBGWVR14_EL1
DBGWVR15_EL1
DBGWCR0_EL1
DBGWCR1_EL1
DBGWCR2_EL1
DBGWCR3_EL1
DBGWCR4_EL1
DBGWCR5_EL1
DBGWCR6_EL1
DBGWCR7_EL1
DBGWCR8_EL1
DBGWCR9_EL1
DBGWCR10_EL1
DBGWCR11_EL1
DBGWCR12_EL1
DBGWCR13_EL1
DBGWCR14_EL1
DBGWCR15_EL1
MDRAR_EL1
OSLAR_EL1
OSLSR_EL1
OSDLR_EL1
DBGPRCR_EL1
DBGCLAIMSET_EL1
DBGCLAIMCLR_EL1
DBGAUTHSTATUS_EL1
DBGDEVID2
DBGDEVID1
DBGDEVID0
ID_PFR0_EL1
ID_PFR1_EL1
ID_DFR0_EL1
ID_AFR0_EL1
ID_ISAR0_EL1
ID_ISAR1_EL1
ID_ISAR2_EL1
ID_ISAR3_EL1
ID_ISAR4_EL1
ID_ISAR5_EL1
AFSR1_EL1
AFSR0_EL1
REVIDR_EL1
DAIFSet
DAIFClr
arm64
ARM64
agg-antidep-debugdiv
Debug control for aggressive anti-dep breaker
agg-antidep-debugmod
llvm.eh.catch.all.value
Target independent code generator's TTI
basictti
enable-tail-merge
tail-merge-threshold
Max number of predecessors to consider tail merging
tail-merge-size
Min number of instructions to consider tail merging
Control Flow Optimizer
branch-folder
calc-spill-weights-uses-loop-depth
The calculation of spill weights uses loop depth heuristic
disable-cgp-branch-opts
Disable branch optimizations in CodeGenPrepare
disable-cgp-select2branch
Disable select to branch conversion.
enable-andcmp-sinking
Enable sinkinig and/cmp into branches.
Optimize for code generation
codegenprepare
CodeGen Prepare
sunkaddr
promoted
select.end
select.mid
Remove dead machine instructions
dead-mi-elimination
Exception handling preparation
unwind_resume
exn.obj
early-ifcvt-limit
Maximum number of instructions per speculated block.
stress-early-ifcvt
Turn all knobs to 11
Early If Converter
early-ifcvt
Early If-Conversion
view-edge-bundles
Pop up a window to show edge bundle graphs
EdgeBundles
digraph {
"BB#
" [ shape=box ]
 -> "BB#
" -> 
" -> "BB#
" [ color=lightgray ]
Bundle Machine CFG Edges
edge-bundles
Execution dependency fix
Expand ISel Pseudo-instructions
expand-isel-pseudos
Post-RA pseudo instruction expansion pass
postrapseudos
unsupported GC: 
Create Garbage Collector Module Metadata
collector-metadata
Print Garbage Collector Information
GC roots for 
[sp]
GC safe points for 
, live = {
loop
pre-call
post-call
 must override performCustomLowering.
 must override findCustomSafePoints.
GC Lowering
gc-lowering
Lower Garbage Collection Instructions
Analyze Machine Code For Garbage Collection
gc-analysis
ifcvt-fn-start
ifcvt-fn-stop
ifcvt-limit
disable-ifcvt-simple
disable-ifcvt-simple-false
disable-ifcvt-triangle
disable-ifcvt-triangle-rev
disable-ifcvt-triangle-false
disable-ifcvt-triangle-false-rev
disable-ifcvt-diamond
ifcvt-branch-fold
If Converter
if-converter
ifcvt
Number of simple if-conversions performed
Number of simple (F) if-conversions performed
Number of triangle if-conversions performed
Number of triangle (R) if-conversions performed
Number of triangle (F) if-conversions performed
Number of triangle (F/R) if-conversions performed
Number of diamond if-conversions performed
disable-spill-hoist
Disable inline spill hoisting
setjmp
longjmp
Cannot lower a call to a non-intrinsic function '
Code generator does not support intrinsic function '
WARNING: this target does not support the llvm.stack
save
restore
 intrinsic.
WARNING: this target does not support the llvm.
return
frame
address intrinsic.
WARNING: this target does not support the llvm.readcyclecoun
ter intrinsic.  It is being lowered to a constant 0
cppop.and1
ctpop.sh
cppop.and2
ctpop.step
ctpop.part
ctpop.part.sh
bswap.2
bswap.1
bswap.i16
bswap.4
bswap.3
bswap.and3
bswap.and2
bswap.or1
bswap.or2
bswap.i32
bswap.8
bswap.7
bswap.6
bswap.5
bswap.and7
bswap.and6
bswap.and5
bswap.and4
bswap.or3
bswap.or4
bswap.or5
bswap.or6
bswap.i64
ctlz.sh
ctlz.step
fast-isel
Enable the "fast" instruction selector
show-mc-encoding
Show encoding in .s output
show-mc-inst
Show instruction structure in .s output
asm-verbose
Add comments to directives.
live-debug-variables
Enable the live debug variables pass
Debug Variable Analysis
livedebugvars
EMPTY
-phi
Clean updater: 
Null updater.
 updater with gap = 
, last start = 
  Area 1:
  Spills:
  Area 2:
********** INTERVALS **********
RegMasks:
********** MACHINEINSTRS **********
Live Interval Analysis
liveintervals
 empty
Live Register Matrix
liveregmatrix
Live Registers:
 (uninitialized)
 (empty)
 [Unknown]
Live Stack Slot Analysis
livestacks
regalloc=... not currently supported with -O0
Live Variable Analysis
livevars
Local Stack Slot Allocation
localstackalloc
(null)
Can't print out MachineBasicBlock because parent MachineFunction
 is null
derived from LLVM BB 
EH LANDING PAD
ADDRESS TAKEN
Align 
 bytes)
    Live Ins:
    Predecessors according to CFG:
 BB#
  * 
    Successors according to CFG:
MachineBlockFrequencyInfo::view is only available in debug builds on systems with Graphviz or gv!
Machine Block Frequency Analysis
machine-block-freq
align-all-blocks
Force the alignment of all blocks in the function.
block-placement-exit-block-bias
Block frequency percentage a loop exit block needs over the original exit to be considered the new exit.
Branch Probability Basic Block Placement
block-placement2
Basic Block Placement Stats
block-placement-stats
edge MBB#
 -> MBB#
Machine Branch Probability Analysis
machine-branch-prob
Machine Common Subexpression Elimination
machine-cse
Machine Copy Propagation Pass
machine-cp
MachineCopyPropagation should be run after register allocation!
MachineDominator Tree Construction
machinedomtree
# Machine code for function 
Post SSA
, not tracking liveness
Function Live Ins: 
# End machine code for function 
MachineFunction::viewCFG is only available in debug builds on 
systems with Graphviz or gv!
MachineFunction::viewCFGOnly is only available in debug builds on 
Frame Objects:
  fi#
dead
variable sized
size=
, align=
, fixed
, at location [SP
Jump Tables:
  jt#
Constant Pool:
  cp#
Machine Function Analysis
live-values
stack-protector
Machine Function Printer
MachineFunction Printer
earlyclobber,
imp-
,read-undef
imp-use
kill
dead
internal
tied
<BB#
<fi#
<cp#
<ti#
<jt#
<ga:
<es:
<regmask>
<regliveout>
<MCSym=
[TF=
Volatile 
(addrspace=
(align=
(tbaa=
(nontemporal)
UNKNOWN
 [sideeffect]
 [mayload]
 [maystore]
 [alignstack]
 [attdialect]
 [inteldialect]
pred:
opt:
:[reguse
:[regdef
:[regdef-ec
:[clobber
:[imm
:[mem
:[??
 tiedto:$
 ...
 flags: 
FrameSetup
 mem:
 line no:
 inlined @[ 
 dbg:
Unpack machine instruction bundles
unpack-mi-bundles
Finalize machine instruction bundles
finalize-mi-bundles
avoid-speculation
MachineLICM should avoid speculation
Machine Loop Invariant Code Motion
machinelicm
Machine Natural Loop Construction
machine-loops
Machine Module Information
machinemoduleinfo
MachinePostDominator Tree Construction
machinepostdomtree
misched-topdown
Force top-down list scheduling
misched-bottomup
Force bottom-up list scheduling
misched-regpressure
Enable register pressure scheduling.
misched-cyclicpath
Enable cyclic critical path analysis.
misched-cluster
Enable load clustering.
misched-fusion
Enable scheduling for macro fusion.
verify-misched
Verify machine instrs before and after machine scheduling
Machine instruction scheduler to use
Use the target's default scheduler choice.
converge
Standard converging scheduler.
ilpmax
Schedule bottom-up for max ILP
ilpmin
Schedule bottom-up for min ILP
ScheduleDAGMI::viewGraph is only available in debug builds on 
Scheduling-Units Graph for 
Machine Instruction Scheduler
Before machine scheduling.
After machine scheduling.
PostRA Machine Instruction Scheduler
postmisched
Before post machine scheduling.
After post machine scheduling.
TopQ
BotQ
machine-sink-split
Split critical edges during machine sinking
Machine code sinking
machine-sink
 ensemble:
  BB#
depth=
 pred=BB#
 pred=null
 head=BB#
 +instrs
depth invalid
height=
 succ=BB#
 succ=null
 tail=BB#
height invalid
, crit=
 trace BB#
 --> BB#
 instrs.
 cycles.
 <- BB#
 -> BB#
Machine Trace Metrics
machine-trace-metrics
MinInstr
machineverifier
Bad instruction parent pointer
Instruction: 
Missing BundledPred flag, BundledSucc was set on predecessor
BundledPred flag is set, but BundledSucc not set on predecessor
No bundle header
BundledSucc flag set on last instruction in block
Found 
 machine code errors.
MBB has duplicate entries in its predecessor list.
MBB has duplicate entries in its successor list.
FrameSetup is after another FrameSetup
FrameDestroy is not after a FrameSetup
FrameDestroy <n> is after FrameSetup <m>
FrameDestroy <
> is after FrameSetup <
The exit stack state of a predecessor is inconsistent.
Predecessor BB#
 has exit state (
), while BB#
 has entry state (
The entry stack state of a successor is inconsistent.
Successor BB#
A return block ends with a FrameSetup.
A return block ends with a nonzero stack adjustment.
MBB has allocable live-in, but isn't entry or landing-pad.
MBB has successor that isn't part of the function.
Inconsistent CFG
MBB is not in the predecessor list of the successor BB#
MBB has predecessor that isn't part of the function.
MBB is not in the successor list of the predecessor BB#
MBB has more than one landing pad successor
MBB exits via unconditional fall-through but doesn't have exactly one CFG successor!
MBB exits via unconditional fall-through but its successor differs from its CFG successor!
MBB exits via unconditional fall-through but ends with a barrier instruction!
MBB exits via unconditional fall-through but has a condition!
MBB exits via unconditional branch but doesn't have exactly one CFG successor!
MBB exits via unconditional branch but the CFG successor doesn't match the actual successor!
MBB exits via unconditional branch but doesn't contain any instructions!
MBB exits via unconditional branch but doesn't end with a barrier instruction!
MBB exits via unconditional branch but the branch isn't a terminator instruction!
MBB conditionally falls through out of function!
MBB exits via conditional branch/fall-through but only has one CFG successor!
MBB exits via conditional branch/fall-through but the CFG successor don't match the actual successor!
MBB exits via conditional branch/fall-through but doesn't have exactly two CFG successors!
MBB exits via conditional branch/fall-through but the CFG successors don't match the actual successors!
MBB exits via conditional branch/fall-through but doesn't contain any instructions!
MBB exits via conditional branch/fall-through but ends with a barrier instruction!
MBB exits via conditional branch/fall-through but the branch isn't a terminator instruction!
MBB exits via conditional branch/branch through but only has one CFG successor!
MBB exits via conditional branch/branch through but the CFG successor don't match the actual successor!
MBB exits via conditional branch/branch but doesn't have exactly two CFG successors!
MBB exits via conditional branch/branch but the CFG successors don't match the actual successors!
MBB exits via conditional branch/branch but doesn't contain any instructions!
MBB exits via conditional branch/branch but doesn't end with a barrier instruction!
MBB exits via conditional branch/branch but the branch isn't a terminator instruction!
MBB exits via conditinal branch/branch but there's no condition!
AnalyzeBranch returned invalid data!
MBB live-in list contains non-physical register
- basic block: BB#
*** Bad machine code: 
 ***
- function:    
- instruction: 
Instruction index out of order
Last instruction was at 
Non-terminator instruction after the first terminator
First terminator was:
Too few operands
 operands expected, but 
 given.
Missing mayLoad flag
Missing mayStore flag
Debug instruction has a slot index
Instruction inside bundle has a slot index
Missing slot index
Too few operands on inline asm
Asm string must be an external symbol
Asm flags must be an immediate
Unknown asm flags
Missing operands in last group
Expected implicit register after groups
- operand 
:   
Explicit definition must be a register
Explicit definition marked as use
Explicit definition marked as implicit
Explicit operand marked as def
Explicit operand marked as implicit
Tied use must be a register
Operand should be tied
Tied def doesn't match MCInstrDesc
Explicit operand should not be tied
Extra explicit operand on non-variadic instruction
Must be tied to a register
Missing tie flags on tied operand
Inconsistent tie links
Explicit def tied to explicit use without tie constraint
Explicit def should be tied to implicit use
Two-address instruction operands must be identical
Illegal subregister index for physical register
Illegal physical register for instruction
 is not a 
 register.
Invalid subregister index for virtual register
Register class 
 does not support subreg index 
Invalid register class for subregister index
 does not fully support subreg index 
No largest legal super class exists.
No matching super-reg register class.
Illegal virtual register for instruction
Expected a 
 register, but got a 
 register
PHI operand is not in the CFG
Instruction loads from dead spill slot
Live stack: 
Instruction stores to dead spill slot
Kill missing from LiveVariables
No live segment at use
 is not live in 
Live range continues after kill flag
Live range: 
Virtual register has no live interval
Using an undefined physical register
Reading virtual register without a def
Using a killed virtual register
Multiple virtual register defs in SSA form
Inconsistent valno->def
Valno 
 is not defined at 
No live segment at def
Live range continues after dead def flag
Virtual register has no Live interval
Block ends before last instruction index
Block ends at 
 last instruction was at 
Virtual register killed in block, but needed live out.
Virtual register 
 is used after the block.
Virtual register def doesn't dominate all uses.
PHI operand is not live-out from predecessor
Missing PHI operand
 is a predecessor according to the CFG.
LiveVariables: Block missing from AliveBlocks
 must be live through the block.
LiveVariables: Block should not be in AliveBlocks
 is not needed live through the block.
Missing live interval for virtual register
 still has defs or uses
Multiple connected components in live interval
: valnos
- interval:    
Valno not live at def and not marked unused
Valno #
Live segment at def has different valno
 is defined at 
 where valno #
 is live
Invalid definition index
PHIDef value is not defined at MBB start
, not at the beginning of BB#
No instruction at def index
Defining instruction does not modify register
Early clobber def must be at an early-clobber slot
Non-PHI, non-early clobber def must be at a register slot
- liverange:    
Foreign valno in live segment
 has a bad valno
Live segment valno is marked unused
Bad start of live segment, no basic block
Live segment must begin at MBB entry or valno def
Bad end of live segment, no basic block
Live segment doesn't end at a valid instruction
Live segment ends at B slot of an instruction
Live segment ending at dead slot spans instructions
Live segment ending at early clobber slot must be redefined by an EC def in the same instruction
Instruction ending live segment doesn't read the register
Register not marked live out of predecessor
 live into BB#
, not live before 
Different value live out of predecessor
 live out of BB#
Valno #
Optimize machine instruction PHIs
opt-phis
disable-phi-elim-edge-splitting
Disable critical edge splitting during PHI elimination
phi-elim-split-all-critical-edges
Split all critical edges during PHI elimination
Eliminate PHI nodes for register allocation
phi-node-elimination
disable-post-ra
Disable Post Regalloc
disable-branch-fold
Disable branch folding
disable-tail-duplicate
Disable tail duplication
disable-early-taildup
Disable pre-register allocation tail duplication
disable-block-placement
Disable probability-driven block placement
enable-block-placement-stats
Collect probability-driven block placement stats
disable-ssc
Disable Stack Slot Coloring
disable-machine-dce
Disable Machine Dead Code Elimination
disable-early-ifcvt
Disable Early If-conversion
disable-machine-licm
Disable Machine LICM
disable-machine-cse
Disable Machine Common Subexpression Elimination
optimize-regalloc
Enable optimized register allocation compilation path.
enable-misched
Enable the machine instruction scheduling pass.
disable-postra-machine-licm
disable-machine-sink
Disable Machine Sinking
disable-lsr
Disable Loop Strength Reduction Pass
disable-constant-hoisting
Disable ConstantHoisting
disable-cgp
Disable Codegen Prepare
disable-copyprop
Disable Copy Propagation pass
print-lsr-output
Print LLVM IR produced by the loop-reduce pass
print-isel-input
Print LLVM IR input to isel pass
print-gc
Dump garbage collector data
verify-machineinstrs
Verify generated machine code
LLVM_VERIFY_MACHINEINSTRS
print-machineinstrs
Print machine instrs
option-unspecified
misched-postra
Run MachineScheduler post regalloc (independent of preRA sched)
early-live-intervals
Run live interval analysis earlier in the pipeline
Cannot stop compilation after pass that is not run
*** Code after LSR ***
*** Final LLVM Code input to ISel ***
After Instruction Selection
After ExpandISelPseudos
After PreRegAlloc passes
After PostRegAlloc passes
After PrologEpilogCodeInserter
After ExpandPostRAPseudos
After PreSched2 passes
After PostRAScheduler
After PreEmit passes
After Pre-RegAlloc TailDuplicate
After codegen DCE pass
After ILP optimizations
After Machine LICM, CSE and Sinking passes
After codegen peephole optimization pass
pick register allocator based on -O option
regalloc
Register allocator to use
After Register Allocation
After Machine Scheduling
After Register Allocation, before rewriter
After pre-rewrite passes
After Virtual Register Rewriter
After StackSlotColoring and postra Machine LICM
After BranchFolding
After TailDuplicate
After copy propagation pass
After machine block placement.
Target Pass Configuration
targetpassconfig
Target cannot enable pass
aggressive-ext-opt
Aggressive extension optimization
disable-peephole
Disable the peephole optimizer
Peephole Optimizations
peephole-opts
post-RA-scheduler
Enable scheduling after register allocation
break-anti-dependencies
Break post-RA scheduling anti-dependencies: "critical", "all", or "none"
postra-sched-debugdiv
Debug control MBBs that are scheduled
postra-sched-debugmod
Post RA top-down list latency scheduler
critical
Process Implicit Definitions
processimpdefs
warn-stack-size
Warn for stack size bigger than the given number
Prologue/Epilogue Insertion & Frame Finalization
prologepilog
FixedStack
Stack
JumpTable
ConstantPool
verify-regalloc
Verify during register allocation
Seed Live Regs
fast register allocator
Fast Register Allocator
inline assembly requires more registers than available
ran out of registers during register allocation
split-spill-mode
Spill mode for splitting live ranges
size
Optimize for size
speed
Optimize for speed
lcr-max-depth
Last chance recoloring max depth
lcr-max-interf
Last chance recoloring maximum number of considered interference at a time
regalloc-csr-first-time-cost
Cost for first time use of callee-saved register.
greedy
greedy register allocator
Greedy Register Allocator
Before greedy register allocator
Spiller
After spilling
After splitting live range around region
Evict
Local Splitting
Global Splitting
After splitting live range around basic blocks
stress-regalloc
Limit all regclasses to N registers
join-liveintervals
Coalesce copies (default=true)
join-splitedges
Coalesce copies on split edges (default=subtarget)
join-globalcopies
Coalesce copies that span blocks (default=subtarget)
verify-coalescing
Verify machine instrs before and after register coalescing
Simple Register Coalescing
simple-register-coalescing
Before register coalescing
After register coalescing
enable-aa-sched-mi
Enable use of AA during MI GAD construction
<entry>
<exit>
dag.
ScheduleDAG::viewGraph is only available in debug builds on 
SJLJ Exception Handling preparation
_Unwind_SjLj_Register
_Unwind_SjLj_Unregister
jbuf_gep
jbuf_fp_gep
jbuf_sp_gep
fn_context
__data
exception_gep
exn_val
exn_selector_gep
exn_selector_val
pers_fn_gep
lsda_addr
lsda_gep
lpad.val
call_site
Berd
invalid
Slot index numbering
slotindexes
spill-uses-loop-depth
Spill uses loop depth heuristic
Spill Code Placement Analysis
spill-code-placement
spiller
Spiller to use: (default: standard)
trivial
trivial spiller
inline spiller
no-stack-coloring
Disable stack coloring
protect-from-escaped-allocas
Do not optimize lifetime zones that are broken
Merge disjoint stack slots
stack-coloring
enable-selectiondag-sp
stack-protector-buffer-size
SP_return
CallStackCheckFailBlk
__stack_smash_handler
Insert stack protectors
__guard_local
StackGuardSlot
StackGuard
no-stack-slot-sharing
Suppress slot sharing during stack coloring
ssc-dce-limit
Stack Slot Coloring
stack-slot-coloring
stackslotcoloring
Number of trivially dead stack accesses eliminated
enable-stackmap-liveness
Enable StackMap Liveness Analysis Pass
enable-patchpoint-liveness
Enable PatchPoint Liveness Analysis Pass
StackMap Liveness Analysis
stackmap-liveness
__LLVM_StackMaps
tail-dup-size
Maximum instructions to consider tail duplicating
tail-dup-verify
Verify sanity of PHI instructions during taildup
tail-dup-limit
Tail Duplication
tailduplication
Malformed PHI in BB#
  missing input from predecessor BB#
Warning: malformed PHI in BB#
  extra input from predecessor BB#
  non-existing BB#
Number of tails duplicated
disable-sched-hazard
Disable hazard detection during preRA scheduling
Don't know how to commute: 
misched
cannot spill patchpoint subregister operand
__ashlhi3
__ashlsi3
__ashldi3
__ashlti3
__lshrhi3
__lshrsi3
__lshrdi3
__lshrti3
__ashrhi3
__ashrsi3
__ashrdi3
__ashrti3
__mulqi3
__mulhi3
__mulsi3
__muldi3
__multi3
__mulosi4
__mulodi4
__muloti4
__divqi3
__divhi3
__divsi3
__divdi3
__divti3
__udivqi3
__udivhi3
__udivsi3
__udivdi3
__udivti3
__modqi3
__modhi3
__modsi3
__moddi3
__modti3
__umodqi3
__umodhi3
__umodsi3
__umoddi3
__umodti3
__negsi2
__negdi2
__addsf3
__adddf3
__addxf3
__addtf3
__gcc_qadd
__subsf3
__subdf3
__subxf3
__subtf3
__gcc_qsub
__mulsf3
__muldf3
__mulxf3
__multf3
__gcc_qmul
__divsf3
__divdf3
__divxf3
__divtf3
__gcc_qdiv
fmaf
fmal
__powisf2
__powidf2
__powixf2
__powitf2
__extenddftf2
__extendsftf2
__extendsfdf2
__gnu_h2f_ieee
__gnu_f2h_ieee
__truncdfsf2
__truncxfsf2
__trunctfsf2
__truncxfdf2
__trunctfdf2
__fixsfqi
__fixsfhi
__fixsfsi
__fixsfdi
__fixsfti
__fixdfqi
__fixdfhi
__fixdfsi
__fixdfdi
__fixdfti
__fixxfsi
__fixxfdi
__fixxfti
__fixtfsi
__fixtfdi
__fixtfti
__fixunssfqi
__fixunssfhi
__fixunssfsi
__fixunssfdi
__fixunssfti
__fixunsdfqi
__fixunsdfhi
__fixunsdfsi
__fixunsdfdi
__fixunsdfti
__fixunsxfsi
__fixunsxfdi
__fixunsxfti
__fixunstfsi
__fixunstfdi
__fixunstfti
__floatsisf
__floatsidf
__floatsixf
__floatsitf
__floatdisf
__floatdidf
__floatdixf
__floatditf
__floattisf
__floattidf
__floattixf
__floattitf
__floatunsisf
__floatunsidf
__floatunsixf
__floatunsitf
__floatundisf
__floatundidf
__floatundixf
__floatunditf
__floatuntisf
__floatuntidf
__floatuntixf
__floatuntitf
__eqsf2
__eqdf2
__eqtf2
__nesf2
__nedf2
__netf2
__gesf2
__gedf2
__getf2
__ltsf2
__ltdf2
__lttf2
__lesf2
__ledf2
__letf2
__gtsf2
__gtdf2
__gttf2
__unordsf2
__unorddf2
__unordtf2
_Unwind_Resume
__sync_val_compare_and_swap_1
__sync_val_compare_and_swap_2
__sync_val_compare_and_swap_4
__sync_val_compare_and_swap_8
__sync_val_compare_and_swap_16
__sync_lock_test_and_set_1
__sync_lock_test_and_set_2
__sync_lock_test_and_set_4
__sync_lock_test_and_set_8
__sync_lock_test_and_set_16
__sync_fetch_and_add_1
__sync_fetch_and_add_2
__sync_fetch_and_add_4
__sync_fetch_and_add_8
__sync_fetch_and_add_16
__sync_fetch_and_sub_1
__sync_fetch_and_sub_2
__sync_fetch_and_sub_4
__sync_fetch_and_sub_8
__sync_fetch_and_sub_16
__sync_fetch_and_and_1
__sync_fetch_and_and_2
__sync_fetch_and_and_4
__sync_fetch_and_and_8
__sync_fetch_and_and_16
__sync_fetch_and_or_1
__sync_fetch_and_or_2
__sync_fetch_and_or_4
__sync_fetch_and_or_8
__sync_fetch_and_or_16
__sync_fetch_and_xor_1
__sync_fetch_and_xor_2
__sync_fetch_and_xor_4
__sync_fetch_and_xor_8
__sync_fetch_and_xor_16
__sync_fetch_and_nand_1
__sync_fetch_and_nand_2
__sync_fetch_and_nand_4
__sync_fetch_and_nand_8
__sync_fetch_and_nand_16
__sync_fetch_and_max_1
__sync_fetch_and_max_2
__sync_fetch_and_max_4
__sync_fetch_and_max_8
__sync_fetch_and_max_16
__sync_fetch_and_umax_1
__sync_fetch_and_umax_2
__sync_fetch_and_umax_4
__sync_fetch_and_umax_8
__sync_fetch_and_umax_16
__sync_fetch_and_min_1
__sync_fetch_and_min_2
__sync_fetch_and_min_4
__sync_fetch_and_min_8
__sync_fetch_and_min_16
__sync_fetch_and_umin_1
__sync_fetch_and_umin_2
__sync_fetch_and_umin_4
__sync_fetch_and_umin_8
__sync_fetch_and_umin_16
sincosl
DW.ref.
.data.
.DW.stub
.rodata.str1.
.rodata.str2.
.rodata.str4.
.init_array.
.ctors.
.fini_array.
.dtors.
.init_array
.fini_array
Objective-C Image Info Version
Objective-C Garbage Collection
Objective-C GC Only
Objective-C Is Simulated
Objective-C Image Info Section
Linker Options
Invalid section specifier '
L_OBJC_IMAGE_INFO
Global variable '
' has an invalid section specifier '
' section type or attributes does not match previous section specifier
$non_lazy_ptr
/DEFAULTLIB:
.bss.
.gnu.linkonce.b.
.llvm.linkonce.b.
.sbss
.sbss.
.gnu.linkonce.sb.
.llvm.linkonce.sb.
.tdata
.tdata.
.gnu.linkonce.td.
.llvm.linkonce.td.
.tbss
.tbss.
.gnu.linkonce.tb.
.llvm.linkonce.tb.
.preinit_array
.text.
.rodata.
.data.rel.local.
.data.rel.
.data.rel.ro.local.
.data.rel.ro.
.tls$
.data
.rdata
no-frame-pointer-elim-non-leaf
%noreg
%vreg
%physreg
:sub(
Unit~
BadUnit~
schedmodel
Use TargetSchedModel for latency lookup
scheditins
Use InstrItineraryData for latency lookup
twoaddr-reschedule
Coalesce copies by rescheduling (default=true)
Two-Address instruction pass
twoaddressinstruction
After two-address instruction pass
Remove unreachable blocks from the CFG
unreachableblockelim
Remove unreachable machine basic blocks
unreachable-mbb-elimination
********** REGISTER MAP **********
 -> fi#
Virtual Register Map
virtregmap
Virtual Register Rewriter
virtregrewriter
{1to16}, 
{1to8}, 
, %ax
, %eax
, %rax
, %al
, %st(0)
  # NOREX
  # TAILCALL
{sae}, 
{sae}, 
} {z}
xstorerng
lock
unord
eq_uq
neq_oq
eq_os
lt_oq
le_oq
unord_s
neq_us
nlt_uq
nle_uq
ord_s
eq_us
nge_uq
ngt_uq
false_os
neq_os
ge_oq
gt_oq
true_us
{rn-sae}
{rd-sae}
{ru-sae}
{rz-sae}
imm = 0x%llX
, st(0)
, ax
, eax
, rax
, al
, cl
} {z}, 
{1to16}
{1to8}
, {sae}
word ptr 
dword ptr 
qword ptr 
byte ptr 
xmmword ptr 
opaque ptr 
xword ptr 
ymmword ptr 
zmmword ptr 
zero
32-bit X86: Pentium-Pro and above
x86-64
64-bit X86: EM64T and AMD64
Aggressive Dead Code Elimination
adce
Constant Hoisting
consthoist
const
const_mat
Simple constant propagation
constprop
Value Propagation
correlated-propagation
Dead Instruction Elimination
Dead Code Elimination
Dead Store Elimination
scalarize-load-store
Allow the scalarizer pass to scalarize loads and store
Scalarize vector operations
scalarizer
llvm.mem.parallel_loop_access
.cast
.upto
early-cse
Early CSE
global-merge
Enable global merge pass
global-merge-on-const
Enable global merge pass on constants
Global Merge
Merge internal globals
.llvm.
_MergedGlobals
enable-pre
enable-load-pre
max-recurse-depth
Max recurse depth (default = 1000)
.pre
trunc
inttoptr
bitcast
.pre-phi
Global Value Numbering
verify-indvars
Verify the ScalarEvolution result after running indvars
liv-reduce
Reduce live induction variables.
Induction Variable Simplification
indvars
.int
indvar.conv
.wide
lftr.wideiv
lftr.limit
jump-threading-threshold
Max block size to duplicate for jump threading
Jump Threading
jump-threading
.thr_comm
.thread
select.unfold
thread-pre-split
disable-licm-promotion
Disable memory promotion in LICM pass
Loop Invariant Code Motion
licm
scalar-evolution
invariant.load
.promoted
Delete dead loops
loop-deletion
Recognize loop idioms
loop-idiom
.memset_pattern
tcphi
tcdec
Simplify instructions in loops
loop-instsimplify
Rotate Loops
loop-rotate
.lr.ph
enable-lsr-phielim
Enable LSR phi elimination
Loop Strength Reduction
loop-reduce
IV.S.
IV.S.next.
.termcond
scmp
lsr.chain
max-reroll-increment
The maximum increment for loop rerolling
Reroll loops
loop-reroll
reroll
exitcond
unroll-threshold
The cut-off point for automatic loop unrolling
unroll-count
Use this unroll count for all loops, for testing purposes
unroll-allow-partial
Allows loops to be partially unrolled until -unroll-threshold loop size is reached.
unroll-runtime
Unroll loops with run-time trip counts
Unroll loops
loop-unroll
loop-unswitch-threshold
Max loop size to unswitch
Unswitch loops
loop-unswitch
us-unreachable
.us-lcssa
Lower atomic intrinsics to non-atomic form
loweratomic
memcpyopt
tmpcast
MemCpy Optimization
Partially inline calls to library functions
partially-inline-libcalls
call.sqrt
Reassociate expressions
reassociate
.neg
and.ra
factor
Demote all values to stack slots
reg2mem
reg2mem alloca point
sample-profile-file
Profile file loaded by -sample-profile
sample-profile-max-propagate-iterations
Maximum number of iterations to go through when propagating sample block/edge weights through the CFG.
Sample Profile loader
sample-profile
Sample profile pass
Could not open file 
^([^:]+):([0-9]+):([0-9]+)$
^([0-9]+)(\.[0-9]+)?: ([0-9]+)(.*)$
Expected 'mangled_name:NUM:NUM', found 
Expected 'NUM[.NUM]: NUM[ mangled_name:NUM]*', found 
No debug information found in function 
Sparse Conditional Constant Propagation
sccp
SCCP: Don't know how to handle: 
Interprocedural Sparse Conditional Constant Propagation
ipsccp
force-ssa-updater
SROA
sroa
.fca
.sroa.
Maximum number of uses of a partition
Maximum number of partitions per alloca
Scalar Replacement Of Aggregates
Scalar Replacement of Aggregates (DT)
scalarrepl
Scalar Replacement of Aggregates (SSAUp)
scalarrepl-ssa
insert
sroa.load.elt
sroa.store.elt
srcval
dyn.offset
mask
Simplify the CFG
simplifycfg
merge
Code sinking
sink
Structurize the CFG
structurizecfg
Structurize control flow
.inv
entry.orig
Flow
Tail Call Elimination
tailcallelim
tailrecurse
accumulator.tr
enable-double-float-shrink
Enable unsafe double to float shrinking for math lib calls
phitmp
.sum
Combine redundant instructions
instcombine
.cmp
__gnat_eh_personality
__gxx_personality_v0
__objc_personality_v0
.offs
.idx
addconv
diff.neg
fold
.masked
and.shrunk
.demorgan
bitfield
notlhs
notrhs
umul_with_overflow
.lobit
.mask
sqrtfcall
.unshifted
offset
.trunc
sadd
sadd.result
sadd.overflow
uadd
uadd.overflow
.sub
storemerge
suba
subc
extract
extract.t
not.
.Elt
.lhs
.rhs
.elt
.split
lpad
lpad.phi
_crit_edge
split
.split1
.split2
Break critical edges in CFG
break-crit-edges
cstr
chari
__mempcpy_chk
aggregate-extracted-args
Aggregate arguments to code-extracted functions
.ret
gep_
loadgep_
.out
.loc
structArg
targetBlock
gep_reload_
.reload
.exitStub
codeRepl
newFuncRoot
.reg2mem
savedstack
.exit
.noexc
.lpad-body
eh.lpad-body
Assign names to anonymous instructions
instnamer
Loop-Closed SSA Form Pass
lcssa
.lcssa
cond
.preheader
.split-lp
Canonicalize natural loops
loop-simplify
.loopexit
.nonloopexit
.outer
.backedge
xtraiter
lcmp
unr.cmp
un.tmp
.unr
.unr-lcssa
.unr1-lcssa
.unr2-lcssa
likely-branch-weight
Weight of the branch likely to be taken (default = 64)
unlikely-branch-weight
Weight of the branch unlikely to be taken (default = 4)
Lower 'expect' Intrinsics
lower-expect
branch_weights
enable-correct-eh-support
Make the -lowerinvoke pass insert expensive, but correct, EH code
Lower invoke and unwind, for unwindless code generators
lowerinvoke
llvm.sjljeh.jmpbufty
llvm.sjljeh.jblist
abort
mem2reg
jblink
OldBuf
oldjmpbufptr
setjmp.catch
stackptr
invokenum
unwindbb
invoke.num
setjmp.cont
TheJmpBuf
sjret
notunwind
dounwind
unwind
unwinderror
ehlist
notnull
JmpBuf
.tmp
ssret
stackptr.restore
Lower SwitchInst's to branches
lowerswitch
NewDefault
NodeBlock
Pivot
LeafBlock
SwitchLeaf
.off
Promote Memory to Register
Assign new names to everything
metarenamer
quux
barney
snork
blam
hoge
wibble
wobble
widget
wombat
eggs
pluto
spam
alias
global
struct.
phi-node-folding-threshold
Control the amount of phi node folding to perform (default = 1)
simplifycfg-dup-ret
Duplicate return instructions into unconditional branches
simplifycfg-sink-common
Sink common instructions down to the end block
simplifycfg-hoist-cond-stores
Hoist conditional stores if an unconditional store preceeds
.not
.old
or.cond
not.cond
and.cond
.sink
switch.edge
magicptr
infloop
switch.early.test
.critedge
brmerge
.mux
retval
switch.lookup
switch.tableidx
switch.table
switch.cast
switch.shiftamt
switch.downshift
switch.masked
switch.gep
switch.load
Remove redundant instructions
instsimplify
error-reporting-is-cold
Treat error-reporting calls as cold
endptr
strcmpload
strlenfirst
lhsc
lhsv
rhsc
rhsv
chardiff
sincospi
sinpi
cospi
cttz
ispos
isdigittmp
stderr
leninc
_chk
__memmove_chk
__memset_chk
__strcpy_chk
__stpcpy_chk
__strncpy_chk
__stpncpy_chk
pow2
powrecip
ldexpf
ldexp
ldexpl
Can't open file '
Malformed line 
global-init
global-init-type
type
global-init-src
Malformed regex in line 
<unknown type>
UnifiedUnreachableBlock
UnifiedReturnBlock
UnifiedRetVal
Unify function exit nodes
mergereturn
CallGraph Root is: 
<<null function: 0x
Call graph node for function: '
Call graph node <<null function>>
>>  #uses=
  CS<
> calls 
function '
external node
No call graph has been built!
CallGraph Construction
basiccg
max-cg-scc-iterations
CallGraph Pass Manager
Call Graph SCC Pass Manager
cgscc-passmgr
Maximum CGSCCPassMgr iterations on one SCC
View call graph
view-callgraph
Print call graph to 'dot' file
dot-callgraph
callgraph
Call graph
Types in use by this module:
Find Used Types
print-used-types
Simple mod/ref analysis for globals
globalsmodref-aa
Inline Cost Analysis
inline-cost
Alias Analysis
count-aa-print-all-queries
count-aa-print-all-failed-queries
Count Alias Analysis Query Responses
count-aa
===== Alias Analysis Counter Report =====
  Analysis counted:
no alias
may alias
partial alias
must alias
  Alias Analysis Counter Summary: 
 Total Mod/Ref Queries Performed
no mod/ref
mod/ref
  Mod/Ref Analysis Counter Summary: 
 responses (
No alias
May alias
Partial alias
Must alias
JustRef
JustMod
ModRef
print-all-alias-modref-info
print-no-aliases
print-may-aliases
print-partial-aliases
print-must-aliases
print-no-modref
print-mod
print-ref
print-modref
evaluate-tbaa
Exhaustive Alias Analysis Precision Evaluator
aa-eval
===== Alias Analysis Evaluator Report =====
  Alias Analysis Evaluator Summary: No pointers!
 Total Alias Queries Performed
 no alias responses 
 may alias responses 
 partial alias responses 
 must alias responses 
  Alias Analysis Evaluator Pointer Alias Summary: 
  Alias Analysis Mod/Ref Evaluator Summary: no mod/ref!
 Total ModRef Queries Performed
 no mod/ref responses 
 mod responses 
 ref responses 
 mod & ref responses 
  Alias Analysis Evaluator Mod/Ref Summary: 
Function: 
 pointers, 
 call sites
NoAlias
MayAlias
PartialAlias
MustAlias
NoModRef
Just Mod
Just Ref
Both ModRef
 <-> 
:  Ptr: 
AA use debugger
debug-aa
  AliasSet[
must
 alias, 
No access 
Ref       
Mod       
Mod/Ref   
[volatile] 
 forwarding to 
Pointers: 
 Unknown instructions: 
Alias Set Tracker: 
 alias sets for 
 pointer values.
Alias Set Printer
print-alias-sets
Basic Alias Analysis (stateless AA impl)
basicaa
BlockFrequencyInfo::view is only available in debug builds on systems with Graphviz or gv!
Block Frequency Analysis
block-freq
---- Block Freqs ----
 -> 
---- Branch Probabilities ----
edge 
 probability is 
 [HOT edge]
Branch Probability Analysis
branch-prob
View CFG of function
view-cfg
View CFG of function (with no function bodies)
view-cfg-only
Print CFG of function to 'dot' file
dot-cfg
Print CFG of function to 'dot' file (with no function bodies)
dot-cfg-only
cfg.
CFG for '
costmodel-reduxcost
Recognize reduction patterns.
cost-model
Cost Model: Found an estimated cost of 
Cost Model: Unknown cost
 for instruction: 
air.convert
delinearize
Delinearization on function 
AddRec: 
failed to delinearize
Base offset: 
ArrayDecl[UnknownSize]
 with elements of 
 bytes.
ArrayRef
da-delinearize
Try to delinearize array references.
 Empty
 Any
 Point is <
 Distance is 
*X + 
*Y = 
 Line is 
confused
consistent 
flow
output
anti
input
 splitable
Dependence Analysis
da analyze - 
da analyze - split level = 
, iteration = 
none!
View dominance tree of function
view-dom
View dominance tree of function (with no function bodies)
view-dom-only
View postdominance tree of function
view-postdom
View postdominance tree of function (with no function bodies)
view-postdom-only
Print dominance tree of function to 'dot' file
dot-dom
Print dominance tree of function to 'dot' file (with no function bodies)
dot-dom-only
Print postdominance tree of function to 'dot' file
dot-postdom
Print postdominance tree of function to 'dot' file (with no function bodies)
dot-postdom-only
.dot
Writing '
'...
 for '
' function
  error opening file for writing!
Dominator tree
digraph "
digraph unnamed {
label="
Node
 [shape=record,
label="{
}"];
Post dominance root node
\l...
|<s64>truncated...
 -> Node
domonly
error opening file '
' for writing!
 done. 
postdom
Post dominator tree
postdomonly
  DomFrontier for BB 
 is:
<<exit node>>
Dominance Frontier Construction
domfrontier
IV Users for loop 
 with backedge-taken count 
 (post-inc with loop 
 in  
Induction Variable Users
iv-users
Counts the various types of Instructions
instcount
Number of GetElementPtr insts
Number of Load insts
Number of Store insts
Number of Call insts
Number of Invoke insts
Number of Alloca insts
-------------------------------------------------------------
Interval Contents:
Interval Predecessors:
Interval Successors:
Interval Partition Construction
intervals
undefined
overdefined
notconstant<
constantrange<
constant<
Lazy Value Information Analysis
lazy-value-info
LibCall Alias Analysis
libcall-aa
Statically lint-checks LLVM IR
lint
Unusual: Unnamed function with non-local linkage
Unusual: Return statement in function with noreturn attribute
Unusual: Returning alloca value
Undefined behavior: indirectbr with no destinations
Undefined behavior: Null pointer dereference
Undefined behavior: Undef pointer dereference
Unusual: All-ones pointer dereference
Unusual: Address one pointer dereference
Undefined behavior: Write to read-only memory
Undefined behavior: Write to text section
Unusual: Load from function body
Undefined behavior: Load from block address
Undefined behavior: Call to block address
Undefined behavior: Branch to non-blockaddress
Undefined behavior: Buffer overflow
Undefined behavior: Memory reference address is misaligned
Undefined behavior: Caller and callee calling convention differ
Undefined behavior: Call argument count mismatches callee argument count
Undefined behavior: Call return type mismatches callee return type
Undefined behavior: Call argument type mismatches callee parameter type
Unusual: noalias argument aliases another argument
Undefined behavior: Call with "tail" keyword references alloca
Undefined behavior: memcpy source and destination overlap
Undefined behavior: va_start called in a non-varargs function
Unusual: unreachable immediately preceded by instruction without side effects
Undefined result: sub(undef, undef)
Undefined behavior: Division by zero
Undefined result: Shift count out of range
Undefined result: xor(undef, undef)
Pessimization: Static alloca outside of entry block
Undefined result: extractelement index out of range
Undefined result: insertelement index out of range
Loop at depth 
 containing: 
<header>
<latch>
<exiting>
verify-loop-info
Verify loop info (time consuming)
Natural Loop Information
loops
llvm.loop
Loop Pass Manager
Loop Pass Manager
Print MemDeps of function
print-memdeps
 in block 
 from: 
Clobber
NonFuncLocal
Unknown
Memory Dependence Analysis
memdep
Decodes module-level debug info
module-debuginfo
Compile Unit: 
Subprogram: 
GlobalVariable: 
Type: 
No Alias Analysis (always returns 'may' alias)
no-aa
PHITransAddr contains extra instructions:
  InstInput #
 is 
.phi.trans.insert
Instruction in PHITransAddr is not phi-translatable:
Post-Dominator Tree Construction
postdomtree
verify-region-info
Verify region info (time consuming)
print-region-style
style of printing regions
none
print no details
print regions in detail with block_iterator
print regions in detail with element_iterator
<Function Return>
 => 
Region tree:
End region tree
Detect single entry single exit regions
regions
<deleted>
Region Pass Manager
Region Pass Manager
only-simple-regions
Show only simple regions in the graphviz viewer
Print regions of function to 'dot' file
dot-regions
View regions of function
view-regions
View regions of function (with no function bodies)
view-regions-only
Print regions of function to 'dot' file (with no function bodies)
dot-regions-only
Region Graph
Not implemented
constraint=false
colorscheme = "paired12"
subgraph cluster_
label = "";
style = filled;
color = 
style = solid;
Node
regonly
scalar-evolution-max-iterations
Maximum number of iterations SCEV will symbolically execute a constant derived loop
verify-scev
Verify ScalarEvolution's backedge taken counts (slow)
(trunc 
 to 
(zext 
(sext 
nuw><
nsw><
nw><
 umax 
 smax 
<nuw>
<nsw>
 /u 
sizeof(
alignof(
offsetof(
***COULDNOTCOMPUTE***
Classifying expressions for: 
  -->  
Exits: 
<<Unknown>>
Determining loop execution counts for: 
undef
SCEVValidator: SCEV for loop '
' changed from '
' to '
Scalar Evolution Analysis
Loop 
<multiple exits> 
backedge-taken count is 
Unpredictable backedge-taken count. 
Loop 
max backedge-taken count is 
Unpredictable max backedge-taken count. 
false
<nw>
ScalarEvolution-based Alias Analysis
scev-aa
uglygep
scevgep
.iv.next
indvar
indvar.next
smax
umax
Target Information
No target information
notti
enable-tbaa
vtable pointer
Type-Based Alias Analysis
_IO_getc
_IO_putc
_ZdaPv
_ZdaPvRKSt9nothrow_t
_ZdlPv
_ZdlPvRKSt9nothrow_t
_Znaj
_ZnajRKSt9nothrow_t
_Znam
_ZnamRKSt9nothrow_t
_Znwj
_ZnwjRKSt9nothrow_t
_Znwm
_ZnwmRKSt9nothrow_t
__cospi
__cospif
__cxa_atexit
__cxa_guard_abort
__cxa_guard_acquire
__cxa_guard_release
__isoc99_scanf
__isoc99_sscanf
__memcpy_chk
__sincospi_stret
__sincospif_stret
__sinpi
__sinpif
__sqrt_finite
__sqrtf_finite
__sqrtl_finite
__strdup
__strndup
__strtok_r
access
acos
acosf
acosh
acoshf
acoshl
acosl
asin
asinf
asinh
asinhf
asinhl
asinl
atan
atan2
atan2f
atan2l
atanf
atanh
atanhf
atanhl
atanl
atof
atoi
atol
atoll
bcmp
bcopy
bzero
calloc
cbrt
cbrtf
cbrtl
ceil
ceilf
ceill
chmod
chown
clearerr
closedir
copysign
copysignf
copysignl
cosf
cosh
coshf
coshl
cosl
ctermid
exp10
exp10f
exp10l
exp2
exp2f
exp2l
expf
expl
expm1
expm1f
expm1l
fabs
fabsf
fabsl
fclose
fdopen
feof
ferror
fflush
ffsl
ffsll
fgetc
fgetpos
fgets
fileno
fiprintf
flockfile
floor
floorf
floorl
fmax
fmaxf
fmaxl
fmin
fminf
fminl
fmod
fmodf
fmodl
fopen
fopen64
fprintf
fputc
fputs
fread
frexp
frexpf
frexpl
fscanf
fseek
fseeko
fseeko64
fsetpos
fstat
fstat64
fstatvfs
fstatvfs64
ftell
ftello
ftello64
ftrylockfile
funlockfile
fwrite
getc
getc_unlocked
getchar
getenv
getitimer
getlogin_r
getpwnam
gets
gettimeofday
htonl
htons
iprintf
isascii
isdigit
labs
lchown
llabs
log10
log10f
log10l
log1p
log1pf
log1pl
log2
log2f
log2l
logb
logbf
logbl
logf
logl
lstat
lstat64
memalign
memccpy
memchr
memcmp
memcpy
memmove
memrchr
memset
memset_pattern16
mkdir
mktime
modf
modff
modfl
nearbyint
nearbyintf
nearbyintl
ntohl
ntohs
open
open64
opendir
pclose
perror
popen
posix_memalign
powf
powl
pread
printf
putc
putchar
puts
pwrite
qsort
read
readlink
realloc
reallocf
realpath
remove
rename
rewind
rint
rintf
rintl
rmdir
round
roundf
roundl
scanf
setbuf
setitimer
setvbuf
sinf
sinh
sinhf
sinhl
sinl
siprintf
snprintf
sprintf
sqrt
sqrtf
sqrtl
sscanf
stat
stat64
statvfs
statvfs64
stpcpy
stpncpy
strcasecmp
strcat
strchr
strcmp
strcoll
strcpy
strcspn
strdup
strlen
strncasecmp
strncat
strncmp
strncpy
strndup
strnlen
strpbrk
strrchr
strspn
strstr
strtod
strtof
strtok
strtok_r
strtol
strtold
strtoll
strtoul
strtoull
strxfrm
system
tanf
tanh
tanhf
tanhl
tanl
times
tmpfile
tmpfile64
toascii
truncf
truncl
uname
ungetc
unlink
unsetenv
utime
utimes
valloc
vfprintf
vfscanf
vprintf
vscanf
vsnprintf
vsprintf
vsscanf
write
Target Library Information
targetlibinfo
fwrite$UNIX2003
fputs$UNIX2003
_copysign
__exp10
__exp10f
We do not support this DWARF encoding yet!
fdata-sections
Emit data into separate sections
ffunction-sections
Emit functions into separate sections
no-frame-pointer-elim
less-precise-fpmad
unsafe-fp-math
no-infs-fp-math
use-soft-float
misched-bench
Migrate from the target's default SD scheduler to MI scheduler
void
half
float
double
x86_fp80
fp128
ppc_fp128
label
metadata
x86_mmx
%"type 
 addrspace(
opaque
<null operand!>
 singlethread
 <bad ordering 
 unordered
 monotonic
 acquire
 release
 acq_rel
 seq_cst
; ModuleID = '
target datalayout = "
target triple = "
module asm "
<empty name> 
 = !{
<badref>
; Materializable
external 
addrspace(
unnamed_addr 
externally_initialized 
constant 
global 
, section "
<<nameless>> = 
alias 
 <<NULL ALIASEE>>
 = type 
; Function Attrs: 
declare 
define 
 unnamed_addr
 section "
 align 
 gc "
 prefix 
; <label>:
; Error: Block without parent!
 No predecessors!
 preds = 
<badref> = 
tail 
 atomic
 volatile
    
 personality 
          cleanup
          catch 
          filter 
 void
          to 
 unwind 
, inalloca
, !<unknown kind #
 = metadata 
attributes #
 = { 
<null Type>
printing a <null> value
asm 
sideeffect 
alignstack 
inteldialect 
", "
private 
linker_private 
linker_private_weak 
internal 
linkonce 
linkonce_odr 
weak 
weak_odr 
common 
appending 
extern_weak 
available_externally 
hidden 
protected 
dllimport 
dllexport 
thread_local 
thread_local(localdynamic) 
thread_local(initialexec) 
thread_local(localexec) 
fastcc
coldcc
webkit_jscc
anyregcc
preserve_mostcc
preserve_allcc
x86_stdcallcc
x86_fastcallcc
x86_thiscallcc
x86_cdeclmethodcc
intel_ocl_bicc
arm_apcscc
arm_aapcscc
arm_aapcs_vfpcc
msp430_intrcc
ptx_kernel
ptx_device
x86_64_sysvcc
x86_64_win64cc
spir_func
spir_kernel
 fast
 nnan
 ninf
 nsz
 arcp
 nuw
 nsw
 exact
 inbounds
 <unknown operation 
 xchg
 add
 sub
 and
 nand
 xor
 max
 min
 umax
 umin
; [ DW_TAG_user_base ]
zeroinitializer
blockaddress(
<placeholder or erroneous Constant>
sanitize_address
alwaysinline
builtin
byval
inalloca
inlinehint
inreg
minsize
naked
nest
noalias
nobuiltin
nocapture
noduplicate
noimplicitfloat
noinline
nonlazybind
noredzone
noreturn
nounwind
optnone
optsize
readnone
readonly
returned
returns_twice
signext
sspreq
sspstrong
sret
sanitize_thread
sanitize_memory
uwtable
zeroext
cold
align
alignstack
PAL[
  { 
llvm.x86.sse2.pcmpeq.
llvm.x86.avx2.pcmpeq.
pcmpeq
llvm.x86.sse2.pcmpgt.
llvm.x86.avx2.pcmpgt.
pcmpgt
llvm.x86.avx.movnt.dq.256
llvm.x86.avx.movnt.ps.256
llvm.x86.avx.movnt.pd.256
cast
nontemporal
llvm.x86.xop.vpcom
llvm.x86.sse42.crc32.64.8
llvm.x86.avx.vpermil.pd.256
llvm.x86.avx.vpermil.pd
llvm.x86.avx.vpermil.ps
llvm.ctlz.
LLVM_DEBUG_METADATA_VERSION_OFFSET
Could not parse the environment variable LLVM_DEBUG_METADATA_VERSION_OFFSET="%s" as a 32-bit integer.
arm.neon.vclz
arm.neon.vcnt
ctlz.
cttz.
objectsize.
x86.sse2.pcmpeq.
x86.sse2.pcmpgt.
x86.avx2.pcmpeq.
x86.avx2.pcmpgt.
x86.avx.vpermil.
x86.avx.movnt.dq.256
x86.avx.movnt.pd.256
x86.avx.movnt.ps.256
x86.sse42.crc32.64.8
x86.xop.vpcom
x86.sse41.ptest
x86.sse41.ptestc
x86.sse41.ptestz
x86.sse41.ptestnzc
x86.xop.vfrcz.ss
x86.xop.vfrcz.sd
x86.fma4.
llvm.x86.fma
llvm.
 at line 
stack size limit exceeded (
) in 
ignoring debug info with an invalid version (
decltype(nullptr)
-m:o
-m:e
-m:w
Bad DataLayout ctor used.  Tool did not specify a DataLayout to use?
-m:m
Data Layout
datalayout
not a number, or does not fit in an unsigned int
 [unbounded]
lang 0x
 :: 
 [line 
, size 
, align 
, offset 
, enc 
 [private]
 [protected]
 [artificial]
 [decl]
 [def]
 [vector]
 [static]
 [reference]
 [rvalue reference]
 [from 
 elements]
 [local]
 [scope 
 [piece, size 
, properties 
llvm.dbg.value
llvm.dbg.
Debug Info Version
 @[ 
verify-dom-info
Verify dominator info (time consuming)
=============================--------------------------------
Inorder PostDominator Tree: 
Inorder Dominator Tree: 
DFSNumbers invalid: 
 slow queries.
DominatorTree is not up to date!
Computed:
Actual:
Dominator Tree Construction
domtree
 <<exit node>>
rm64.udiv.
rm64.stxr.
rm64.sisd.recp.
rm64.sisd.fmulx.
rm64.sisd.fabd.
rm64.sdiv.
rm64.neon.vsri.
rm64.neon.vsli.
rm64.neon.vcvtfxu2fp.
rm64.neon.vcvtfxs2fp.
rm64.neon.vcvtfp2fxu.
rm64.neon.vcvtfp2fxs.
rm64.neon.vcopy.lane.
rm64.neon.usqadd.
rm64.neon.ushll.
rm64.neon.ushl.
rm64.neon.ursqrte.
rm64.neon.urshr.
rm64.neon.urshl.
rm64.neon.urhadd.
rm64.neon.urecpe.
rm64.neon.uqxtn.
rm64.neon.uqsub.
rm64.neon.uqshrn.
rm64.neon.uqshli.
rm64.neon.uqshl.
rm64.neon.uqrshrn.
rm64.neon.uqrshl.
rm64.neon.uqadd.
rm64.neon.umull.
rm64.neon.uminv.
rm64.neon.uminp.
rm64.neon.umin.
rm64.neon.umaxv.
rm64.neon.umaxp.
rm64.neon.umax.
rm64.neon.uhsub.
rm64.neon.uhadd.
rm64.neon.uaddv.
rm64.neon.uaddlv.
rm64.neon.uaddlp.
rm64.neon.uabdl.
rm64.neon.uabd.
rm64.neon.tbx4.
rm64.neon.tbx3.
rm64.neon.tbx2.
rm64.neon.tbx1.
rm64.neon.tbl4.
rm64.neon.tbl3.
rm64.neon.tbl2.
rm64.neon.tbl1.
rm64.neon.subhn.
rm64.neon.st4lane.
rm64.neon.st4.
rm64.neon.st3lane.
rm64.neon.st3.
rm64.neon.st2lane.
rm64.neon.st2.
rm64.neon.sshll.
rm64.neon.sshl.
rm64.neon.srshr.
rm64.neon.srshl.
rm64.neon.srhadd.
rm64.neon.sqxtun.
rm64.neon.sqxtn.
rm64.neon.sqsub.
rm64.neon.sqshrun.
rm64.neon.sqshrn.
rm64.neon.sqshlu.
rm64.neon.sqshli.
rm64.neon.sqshl.
rm64.neon.sqrshrun.
rm64.neon.sqrshrn.
rm64.neon.sqrshl.
rm64.neon.sqrdmulh.
rm64.neon.sqneg.
rm64.neon.sqdmull.
rm64.neon.sqdmulh.
rm64.neon.sqadd.
rm64.neon.sqabs.
rm64.neon.smull.
rm64.neon.sminv.
rm64.neon.sminp.
rm64.neon.smin.
rm64.neon.smaxv.
rm64.neon.smaxp.
rm64.neon.smax.
rm64.neon.shsub.
rm64.neon.shrn.
rm64.neon.shll.
rm64.neon.shadd.
rm64.neon.scalar.uqxtn.
rm64.neon.scalar.sqxtun.
rm64.neon.scalar.sqxtn.
rm64.neon.saddv.
rm64.neon.saddlv.
rm64.neon.saddlp.
rm64.neon.sabdl.
rm64.neon.sabd.
rm64.neon.rsubhn.
rm64.neon.rshrn.
rm64.neon.rbit.
rm64.neon.raddhn.
rm64.neon.pmull.
rm64.neon.pmul.
rm64.neon.ld4r.
rm64.neon.ld4lane.
rm64.neon.ld4.
rm64.neon.ld3r.
rm64.neon.ld3lane.
rm64.neon.ld3.
rm64.neon.ld2r.
rm64.neon.ld2lane.
rm64.neon.ld2.
rm64.neon.frsqrts.
rm64.neon.frsqrte.
rm64.neon.frintz.
rm64.neon.frintx.
rm64.neon.frintp.
rm64.neon.frintn.
rm64.neon.frintm.
rm64.neon.frinti.
rm64.neon.frinta.
rm64.neon.frecps.
rm64.neon.frecpe.
rm64.neon.fmulx.
rm64.neon.fminv.
rm64.neon.fminp.
rm64.neon.fminnmv.
rm64.neon.fminnmp.
rm64.neon.fminnm.
rm64.neon.fmin.
rm64.neon.fmaxv.
rm64.neon.fmaxp.
rm64.neon.fmaxnmv.
rm64.neon.fmaxnmp.
rm64.neon.fmaxnm.
rm64.neon.fmax.
rm64.neon.fcvtzu.
rm64.neon.fcvtzs.
rm64.neon.fcvtxn.
rm64.neon.fcvtpu.
rm64.neon.fcvtps.
rm64.neon.fcvtnu.
rm64.neon.fcvtns.
rm64.neon.fcvtmu.
rm64.neon.fcvtms.
rm64.neon.fcvtau.
rm64.neon.fcvtas.
rm64.neon.faddp.
rm64.neon.facgt.
rm64.neon.facge.
rm64.neon.fabd.
rm64.neon.cmtst.
rm64.neon.cls.
rm64.neon.addp.
rm64.neon.addhn.
rm64.neon.abs.
rm64.ldxr.
rm.vcvtru.
rm.vcvtr.
rm.strex.
rm.neon.vst4lane.
rm.neon.vst4.
rm.neon.vst3lane.
rm.neon.vst3.
rm.neon.vst2lane.
rm.neon.vst2.
rm.neon.vst1.
rm.neon.vshiftu.
rm.neon.vshifts.
rm.neon.vshiftn.
rm.neon.vshiftlu.
rm.neon.vshiftls.
rm.neon.vshiftins.
rm.neon.vrsubhn.
rm.neon.vrsqrts.
rm.neon.vrsqrte.
rm.neon.vrshiftu.
rm.neon.vrshifts.
rm.neon.vrshiftn.
rm.neon.vrintz.
rm.neon.vrintx.
rm.neon.vrintp.
rm.neon.vrintn.
rm.neon.vrintm.
rm.neon.vrinta.
rm.neon.vrhaddu.
rm.neon.vrhadds.
rm.neon.vrecps.
rm.neon.vrecpe.
rm.neon.vraddhn.
rm.neon.vqsubu.
rm.neon.vqsubs.
rm.neon.vqshiftu.
rm.neon.vqshiftsu.
rm.neon.vqshifts.
rm.neon.vqshiftnu.
rm.neon.vqshiftnsu.
rm.neon.vqshiftns.
rm.neon.vqrshiftu.
rm.neon.vqrshifts.
rm.neon.vqrshiftnu.
rm.neon.vqrshiftnsu.
rm.neon.vqrshiftns.
rm.neon.vqrdmulh.
rm.neon.vqneg.
rm.neon.vqmovnu.
rm.neon.vqmovnsu.
rm.neon.vqmovns.
rm.neon.vqdmull.
rm.neon.vqdmulh.
rm.neon.vqaddu.
rm.neon.vqadds.
rm.neon.vqabs.
rm.neon.vpminu.
rm.neon.vpmins.
rm.neon.vpmaxu.
rm.neon.vpmaxs.
rm.neon.vpaddlu.
rm.neon.vpaddls.
rm.neon.vpadd.
rm.neon.vpadalu.
rm.neon.vpadals.
rm.neon.vmulp.
rm.neon.vmullu.
rm.neon.vmulls.
rm.neon.vmullp.
rm.neon.vminu.
rm.neon.vmins.
rm.neon.vminnm.
rm.neon.vmaxu.
rm.neon.vmaxs.
rm.neon.vmaxnm.
rm.neon.vld4lane.
rm.neon.vld4.
rm.neon.vld3lane.
rm.neon.vld3.
rm.neon.vld2lane.
rm.neon.vld2.
rm.neon.vld1.
rm.neon.vhsubu.
rm.neon.vhsubs.
rm.neon.vhaddu.
rm.neon.vhadds.
rm.neon.vcvtpu.
rm.neon.vcvtps.
rm.neon.vcvtnu.
rm.neon.vcvtns.
rm.neon.vcvtmu.
rm.neon.vcvtms.
rm.neon.vcvtfxu2fp.
rm.neon.vcvtfxs2fp.
rm.neon.vcvtfp2fxu.
rm.neon.vcvtfp2fxs.
rm.neon.vcvtau.
rm.neon.vcvtas.
rm.neon.vcnt.
rm.neon.vclz.
rm.neon.vcls.
rm.neon.vbsl.
rm.neon.vabs.
rm.neon.vabdu.
rm.neon.vabds.
rm.neon.sha256su1.
rm.neon.sha256su0.
rm.neon.sha256h2.
rm.neon.sha256h.
rm.neon.sha1su1.
rm.neon.sha1su0.
rm.neon.sha1p.
rm.neon.sha1m.
rm.neon.sha1h.
rm.neon.sha1c.
rm.neon.aesmc.
rm.neon.aesimc.
rm.neon.aese.
rm.neon.aesd.
rm.ldrex.
nnotation.
arch64.neon.xtn.
arch64.neon.vurshr.
arch64.neon.vuqshrn.
arch64.neon.vuqrshrn.
arch64.neon.vuqadd.
arch64.neon.vtstd.
arch64.neon.vtbx4.
arch64.neon.vtbx3.
arch64.neon.vtbx2.
arch64.neon.vtbx1.
arch64.neon.vtbl4.
arch64.neon.vtbl3.
arch64.neon.vtbl2.
arch64.neon.vtbl1.
arch64.neon.vst1x4.
arch64.neon.vst1x3.
arch64.neon.vst1x2.
arch64.neon.vsrshr.
arch64.neon.vsri.
arch64.neon.vsqshrun.
arch64.neon.vsqshrn.
arch64.neon.vsqshlu.
arch64.neon.vsqrshrun.
arch64.neon.vsqrshrn.
arch64.neon.vsqadd.
arch64.neon.vsli.
arch64.neon.vrsqrts.
arch64.neon.vrsqrte.
arch64.neon.vrshrn.
arch64.neon.vrecpx.
arch64.neon.vrecps.
arch64.neon.vrecpe.
arch64.neon.vqshlus.n.
arch64.neon.vqshlu.n.
arch64.neon.vqshlu.
arch64.neon.vqshls.n.
arch64.neon.vqshls.
arch64.neon.vqrshlu.
arch64.neon.vqrshls.
arch64.neon.vqdmlsl.
arch64.neon.vqdmlal.
arch64.neon.vpminnm.
arch64.neon.vpmin.
arch64.neon.vpmaxnm.
arch64.neon.vpmax.
arch64.neon.vpfminnm.
arch64.neon.vpfmaxnm.
arch64.neon.vpfadd.
arch64.neon.vmulx.
arch64.neon.vminnm.
arch64.neon.vmaxnm.
arch64.neon.vld1x4.
arch64.neon.vld1x3.
arch64.neon.vld1x2.
arch64.neon.vcvtzu.
arch64.neon.vcvtzs.
arch64.neon.vcvtxn.
arch64.neon.vcvtint2fpu.
arch64.neon.vcvtint2fps.
arch64.neon.vcvtfxu2fp.n.
arch64.neon.vcvtfxs2fp.n.
arch64.neon.vcvtfp2fxu.n.
arch64.neon.vcvtfp2fxs.n.
arch64.neon.vcltz.
arch64.neon.vclez.
arch64.neon.vchs.
arch64.neon.vchi.
arch64.neon.vcgt.
arch64.neon.vcge.
arch64.neon.vceq.
arch64.neon.vcagt.
arch64.neon.vcage.
arch64.neon.vaddv.
arch64.neon.vabd.
arch64.neon.usqadd.
arch64.neon.uminv.
arch64.neon.umaxv.
arch64.neon.uaddlv.
arch64.neon.suqadd.
arch64.neon.sminv.
arch64.neon.smaxv.
arch64.neon.saddlv.
arch64.neon.rbit.
arch64.neon.fsqrt.
arch64.neon.frintn.
arch64.neon.fcvtzu.
arch64.neon.fcvtzs.
arch64.neon.fcvtpu.
arch64.neon.fcvtps.
arch64.neon.fcvtnu.
arch64.neon.fcvtns.
arch64.neon.fcvtmu.
arch64.neon.fcvtms.
arch64.neon.fcvtau.
arch64.neon.fcvtas.
arch64.neon.fcltz.
arch64.neon.fclez.
arch64.neon.fchs.
arch64.neon.fchi.
arch64.neon.fcgt.
arch64.neon.fcge.
arch64.neon.fceq.
arch64.neon.fcagt.
arch64.neon.fcage.
lrex
crr2
rc32
drexd
trexd
crc32c
4.clrex
rm64.crc32
et.fpscr
4.crc32c
rm.neon.vtb
rm.neon.vacg
rch64.neon.v
just.trampoline
m64.
rypto.aes
isd.fcvtxn
rch64.neon.
eon.vcvt
p2hf
f2fp
hread.pointer
4.crypto.
esmc
cvtxn
m64.crypto.aesimc
xnmv
nnmv
shld
hld.n
rypto.sha
rch64.neon.vs
m64.crypto.sha256h2
ull.p64
srad
m64.crypto.sha256su
rm64.neon.sqdmulls.scalar
swap.
ttz.
tpop.
tlz.
opysign.
onvertuu.
onvertus.
onvertuif.
onvertsu.
onvertss.
onvertsif.
onvertfui.
onvertfsi.
onvertff.
eil.
onvert.to.fp16
uda.syncthreads
onvert.from.fp16
g.value
bugtrap
nothing
bg.declare
xpect.
xp2.
warf.cfa
jlj.lsda
eturn.i
ypeid.for
jlj.setjmp
nwind.init
h.sjlj.longjmp
h.sjlj.callsite
xperimental.stackmap
h.sjlj.functioncontext
xperimental.patchpoint.i64
xperimental.patchpoint.void
muladd.
loor.
abs.
lt.rounds
rameaddress
cwrite
exagon.
2.or
.orn
.lsli
.andnp
.or.or
ccii
pyui
acci
mac2
r.or
mpyw
2.brevp
irc.ldd
ssat
dsat
egsat
bsat
cmpeq
nd.or
accii
ubacc
raddh
pmpyh
or.or
nsert
ackhl
negh
r.ori
arity
ddpsat
avgh
ubhs
ddub
adub
mpbgt
itpack
r.andn
pyu.up
ac2es
adduh
or.and
lbnorm
nsertp
arityp
sathb
cnegh
ddaddi
lbaddi
xtract
r.andi
ubaddi
ombinew
oundsat
dduhs
ubuhs
itsplit
gtui
odwrapu
mpneqi
und.r
lbmatch
.vaddhubs
.bitsclri
nd.andn
mplteui
bits
a.sc
acs.s
ysu.up
c.s0
y.s0
or.xacc
cbsu
ybsu
lrbit.
xtractu
.r.v
tbit.
sathub
stbit.
lign
rotate
platr
xtractp
r.andix
ombineii
ddb.map
ubb.map
itspliti
mbine
ound.r
.pxfer.map
.nbitsclri
onv.
.lib
csc.s
acsc.s
mmpy
p.s1
bsdiff
cs.s
ys.s
c2s.s
y2s.s
.whc
mpyw.acc
xtractup
nsert.rp
splice
tstbit.
crotate
ddsub
ubadd
.popcountp
2.combine.
2.conv.
mpyrsc.s
pmpy
s.s0
u.s0
.rs1
s.rs
mpyrs.s
.add
mpyh.acc
ertp.rp
erleave
rndpackwh
xtract.rp
sl.ri
sr.ri
ddsubhr
ubaddhr
.asrhub.sat
ddh.
ubh.
ddub.acc
adub.acc
oundscheck
cmpbeq.any
4.fastcorner9
yud.
.s0c
dasl.rrri
xtractu.rp
ogglebit.
rndpackwhs
xtractp.rp
ubi.
4.round.r
.sat
2.vrcmpys.s1rp
sl.i.
.xacc
einterleave
xtractup.rp
sr.i.
p.s1.sat
mpy2s.s
pack
c.up.s1.sat
yri.addr.u2
ac.up.s1.sat
.vsat
b.nopack
h.nopack
.vrcrotate.acc
.to.SXTHI.asrh
.chop
cc.s0
ac.s0
nd.s0
c.s0.sat.
.sat.
cmpys.acc.s1
.vrmpy
h.acc.s
.svw.trun
ub.nopack
uh.nopack
16.sat.
4.fastcorner9.not
2.mpyud.
exagon.M2.mpy.
cc.sat.
ac.sat.
at.rnd.
exagon.S5.vasrhrnd.goodsyntax
exagon.S2.tableidx
.goodsyntax
exagon.S2.asr.i.
.rnd.goodsyntax
exagon.S5.asrhub.rnd.sat.goodsyntax
nvariant.end
t.trampoline
ariant.start
og2.
og10.
ongjmp
ifetime.end
ifetime.start
emset.
emmove.
emcpy.
ips.l
ips.
or.v
ri.b
ddsp
rdsp
di.b
pend
trev
cmsa
hlip
cnt.
shf.
ori.b
lri.
nzi.b
egi.
int.
sve.
ubv.
l.q.
epend
epl.
lat.
sq.s.w
h.qb
osge32
.w.ph
xtr.
lass.
x.a.
n.a.
sqrt.
nsert.
d.q.
ub.q.
s.ph
.s.w
l.s.w
a.r.w
lati.
sq.s.
.r.w
q.ph
xtr.rs.w
ddr.q.
ubr.q.
ackrl.ph
l.s.ph
a.r.
h.r.ph
h.r.qb
mpu.
q.qb
u.h.qb
trunc.
.rs.ph
a.w.ph
addu.w.qb
mpgu.
w.ph
.l.w
aq.s.w.ph
recr
qb.ph
.ph.w
mpgdu.
qx.s.w.ph
aq.sa.w.ph
q.w.ph
q.qb.ph
qx.sa.w.ph
q.s.w.ph
receu.ph.qb
uleu.s.ph.qb
u.ph.qb
.ph.qb
sra.ph.w
.rs.ph.w
ips.prec
qu.ph.qb
qu.s.qb.ph
ips.precr.sra.r.ph.w
vvm.texsurf.handle.internal.
vvm.texsurf.handle.
vvm.reflect.
vvm.ptr.shared.to.gen.
vvm.ptr.local.to.gen.
vvm.ptr.global.to.gen.
vvm.ptr.gen.to.shared.
vvm.ptr.gen.to.param.
vvm.ptr.gen.to.local.
vvm.ptr.gen.to.global.
vvm.ptr.gen.to.constant.
vvm.ptr.constant.to.gen.
vvm.move.ptr.
vvm.ldu.global.p.
vvm.ldu.global.i.
vvm.ldu.global.f.
vvm.ldg.global.p.
vvm.ldg.global.i.
vvm.ldg.global.f.
vvm.compiler.warn.
vvm.compiler.error.
vvm.atomic.load.inc.32.
vvm.atomic.load.dec.32.
vvm.atomic.load.add.f32.
earbyint.
vvm.h2f
vvm.prmt
vvm.
bs.i
lz.i
ad.i
bs.ll
z.ll
opc.i
d.ui
rt.f
oor.
x.ull
n.ull
opc.ll
ound.
runc.
dd.r
arrier0
ull.r
ohi.i2d
ve.i
4.ui
cp.r
mbar.gl
lhi.ull
rt.r
epth
idth
eil.ftz.f
2f.r
.ftz
.rn.ftz
bs.ftz.f
x.ftz.f
n.ftz.f
mbar.
ve.float
otate.b
turate.
q.height
xq.height
rrier0.or
tcast.
oor.ftz.f
ove.double
ound.ftz.f
runc.ftz.f
.ftz.f
rrier0.and
os.approx.f
pprox.f
x2.approx.
g2.approx.
ul.r
in.approx.f
arrier0.popc
qrt.
sspacep.
onst
ocal
sqrt.approx.
turate.ftz.f
q.array.size
ap.lo.hi.b64
xq.array.size
pacep.
lobal
hared
ypep.
mpler
rface
exture
uld.
d.i8.
xq.num.samples
os.approx.ftz.f
iv.approx.ftz.f
x2.approx.ftz.f
g2.approx.ftz.f
p.approx.ftz.d
tate.right.b64
n.approx.ftz.f
.clamp
d.v4
rt.approx.ftz.f
6.clamp
2.clamp
4.clamp
.channel.order
d.i8.trap
xq.channel.order
sqrt.approx.ftz.f
6.trap
2.trap
ex.cube.v4
32.f32
ead.ptx.sreg.tid.
i8.trap
ld4.
.2d.v4
ead.ptx.sreg.ntid.
ust.
ead.ptx.sreg.
taid.
nvreg
d.array.i8.
.channel.data.type
t.b.
d.grad.v4
hannel.data.type
um.mipmap.levels
ctaid.
arpsize
d.array.i
rray.v4
evel.v4
d.level.v4
vvm.su
d.array.
d.array.i8.trap
d.array.v
ube.
nified.
ex.unified.cube.v4
ust.b.
d.array.grad.v4
d4.unified.
vvm.tex.
d.array.level.v4
vvm.tex.unified.
ube.array.level.v4
vvm.tex.unified.cube.
vvm.tex.unified.cube.array.level.v4
bjectsize.
tr.annotation.
pc.mtctr.
owi.
marker
efetch
pc.dcb
pc.dcbtst
ar.sync
ead.pm
tx.read.smid
tx.read.
lock
smid
c.altivec.
x.read.
ridid
aneid
tid.
arpid
ock64
aid.
warpid
stst
tvxl
x.read.nctaid.
pc.altivec.
vscr
pc.altivec.v
mpbfp
ogefp
ddfp
c.altivec.v
xptefp
msubfp
x.read.lanemask.
mpbfp.p
addshs
adduhm
sqrtefp
fp.p
hraddshs
pc.is.decremented.ctr.nonzero
eturnaddress
00.read.tgid.
adcyclecounter
600.read.tidig.
600.read.ngroups.
600.read.local.size.
600.read.global.size.
sub.with.overflow.
mul.with.overflow.
add.with.overflow.
etjmp
gsetjmp
acksave
iglongjmp
tackrestore
tackprotector
tackprotectorcheck
a_end
a_copy
a_start
ar.annotation
core.testwct.
core.testct.
core.syncr.
core.setv.
core.settw.
core.setrdy.
core.setpt.
core.setpsc.
core.setev.
core.setd.
core.setclk.
core.setc.
core.peek.
core.outt.
core.outshr.
core.outct.
core.out.
core.msync.
core.mjoin.
core.int.
core.inshr.
core.initsp.
core.initpc.
core.initlr.
core.initdp.
core.initcp.
core.inct.
core.in.
core.getts.
core.getst.
core.getr.
core.freer.
core.endin.
core.eeu.
core.chkct.
86.int
86.xend
86.xtest
bort
egin
ore.
6.mmx.por
ha1msg
ore.bitrev
emms
andn
clmulqdq
and.
eed.
exte
nds4
vx2.permd
mx.p
a256msg
dd.ss
iv.ss
l.ss
ence
b.ss
.pause
.mwait
1.dpp
op.vp
dnow.p
vx2.p
rmps
zhi.
dds.
xtr.w
nsr.w
d.bw
sbase.
a256rnds2
dmxcsr
shuf.w
mxcsr
dd.sd
iv.sd
l.sd
ub.sd
.ldu.dq
a.extrq
ore.waitevent
dnow
pfsubr
sni.aes
vzeroall
psadbw
lendw
uf.b
12.kor.w
mi.bextr.
skmovq
vnt.dq
dus.
dd.wd
vmskb
ubus.
lflush
lh.w
dd.p
ub.p
onitor
.extrqi
e3.pabs.
op.v
rcz.
ore.checkevent
vgusb
ulhrw
nacc
wapd
p.ps.256
test
ovntdqa
lendvb
dd.sw
ub.sw
12.k
nd.w
ot.w
or.w
ma.vfm
lignr.b
npck
q.ss
s2si
ovmsk.ps
toreu.ps
ddus.
lendp
blendw
.insertq
e3.p
cvtp
2ps.
2ph.
addu
cswd
qit1
.pfpnacc
mp.p
.256
du.dq.256
cp.ps.256
zeroupper
ndn.w
nor.w
l.dq
qrt.s
ma.vfnm
mineq.ss
642ss
2si64
comi
q.sd
d2si
ovmsk.pd
tore
.addsub.p
lendvp
nsertps
ckusdw
estnzc
nsertqi
ovnt.s
e3.ph
bm.bextri.u
mov.256
rmil2p
ssdq
csswd
askload.p
qrt.p
testnzc.p
ather.
askload.
ul.hr.sw
l.dq.bs
perm2i128
movzx
vttss2si64
comineq.ss
mineq.sd
642sd
1.extractps
eclast
nclast
lend.p
askstore.p
testnzc.256
und.p
qrt.ps.256
askstore.
lendd.
add.ub.sw
v.d.256
inserti128
2usi
si2s
unpck.bw
ddsub.p
ubadd.p
vttsd2si64
askmov.dqu
comineq.sd
.phminposuw
.crc32.32.8
.128
op.vfrcz.p
lendv.p
2dq.256
q2.p
ovmsk.p
toreu.
q.256
roadcast.ss
ermilvar.p
.vextracti128
vtts
ortest
w.128
b.128
swb.128
ovmskb.128
2.crc32.
4.64
uf.b.128
2.ps.256
2.pd.256
2usi64
si642s
ndscale.s
.512
42.pcmp
dd.sw.128
ub.sw.128
op.vpermil2p
broadcasti128
cp14.p
se42.pcmp
stri
maskstore.p
12.vcvtp
2ps.512
2ph.512
sse3.pmul.hr.sw.128
sni.aeskeygenassist
roadcast.s
f128.
i.256
lvar.p
.vbroadcast.ss.ps
sqrt14.p
sse3.pmadd.ub.sw.128
86.avx
vinsertf128.
ask.
catter.
vextractf128.
12.mask.
lend.
l.dq.512
86.avx512.
q.512
s.512
2dq.512
mpeq.
ulu.dq.512
estm.
broadcast.s
vbroadcastf128.p
.vbroadcast.s
.pd.256
.ps.256
12.mask.cvt
2udq.512
dq2p
.mask.512
ask.c
nflict.
.i32.512
.i64.512
ask.rndscale.p
.pd.512
.ps.512
86.avx512.mask.pbroadcast.
.gpr.512
pr.512
em.512
not_intrinsic
llvm.aarch64.neon.fcage
llvm.aarch64.neon.fcagt
llvm.aarch64.neon.fceq
llvm.aarch64.neon.fcge
llvm.aarch64.neon.fcgt
llvm.aarch64.neon.fchi
llvm.aarch64.neon.fchs
llvm.aarch64.neon.fclez
llvm.aarch64.neon.fcltz
llvm.aarch64.neon.fcvtas
llvm.aarch64.neon.fcvtau
llvm.aarch64.neon.fcvtms
llvm.aarch64.neon.fcvtmu
llvm.aarch64.neon.fcvtns
llvm.aarch64.neon.fcvtnu
llvm.aarch64.neon.fcvtps
llvm.aarch64.neon.fcvtpu
llvm.aarch64.neon.fcvtxn
llvm.aarch64.neon.fcvtzs
llvm.aarch64.neon.fcvtzu
llvm.aarch64.neon.frintn
llvm.aarch64.neon.fsqrt
llvm.aarch64.neon.rbit
llvm.aarch64.neon.saddlv
llvm.aarch64.neon.sha1c
llvm.aarch64.neon.sha1m
llvm.aarch64.neon.sha1p
llvm.aarch64.neon.smaxv
llvm.aarch64.neon.sminv
llvm.aarch64.neon.suqadd
llvm.aarch64.neon.uaddlv
llvm.aarch64.neon.umaxv
llvm.aarch64.neon.uminv
llvm.aarch64.neon.usqadd
llvm.aarch64.neon.vabd
llvm.aarch64.neon.vabs
llvm.aarch64.neon.vacgeq
llvm.aarch64.neon.vacgtq
llvm.aarch64.neon.vaddds
llvm.aarch64.neon.vadddu
llvm.aarch64.neon.vaddv
llvm.aarch64.neon.vcage
llvm.aarch64.neon.vcagt
llvm.aarch64.neon.vceq
llvm.aarch64.neon.vcge
llvm.aarch64.neon.vcgt
llvm.aarch64.neon.vchi
llvm.aarch64.neon.vchs
llvm.aarch64.neon.vclez
llvm.aarch64.neon.vcltz
llvm.aarch64.neon.vcvtfp2fxs.n
llvm.aarch64.neon.vcvtfp2fxu.n
llvm.aarch64.neon.vcvtfxs2fp.n
llvm.aarch64.neon.vcvtfxu2fp.n
llvm.aarch64.neon.vcvtint2fps
llvm.aarch64.neon.vcvtint2fpu
llvm.aarch64.neon.vcvtxn
llvm.aarch64.neon.vcvtzs
llvm.aarch64.neon.vcvtzu
llvm.aarch64.neon.vld1x2
llvm.aarch64.neon.vld1x3
llvm.aarch64.neon.vld1x4
llvm.aarch64.neon.vmaxnm
llvm.aarch64.neon.vmaxnmv
llvm.aarch64.neon.vmaxv
llvm.aarch64.neon.vminnm
llvm.aarch64.neon.vminnmv
llvm.aarch64.neon.vminv
llvm.aarch64.neon.vmull.p64
llvm.aarch64.neon.vmulx
llvm.aarch64.neon.vneg
llvm.aarch64.neon.vpadd
llvm.aarch64.neon.vpfadd
llvm.aarch64.neon.vpfmaxnm
llvm.aarch64.neon.vpfminnm
llvm.aarch64.neon.vpmax
llvm.aarch64.neon.vpmaxnm
llvm.aarch64.neon.vpmin
llvm.aarch64.neon.vpminnm
llvm.aarch64.neon.vqdmlal
llvm.aarch64.neon.vqdmlsl
llvm.aarch64.neon.vqrshls
llvm.aarch64.neon.vqrshlu
llvm.aarch64.neon.vqshls
llvm.aarch64.neon.vqshls.n
llvm.aarch64.neon.vqshlu
llvm.aarch64.neon.vqshlu.n
llvm.aarch64.neon.vqshlus.n
llvm.aarch64.neon.vrecpe
llvm.aarch64.neon.vrecps
llvm.aarch64.neon.vrecpx
llvm.aarch64.neon.vrshlds
llvm.aarch64.neon.vrshldu
llvm.aarch64.neon.vrshrn
llvm.aarch64.neon.vrsqrte
llvm.aarch64.neon.vrsqrts
llvm.aarch64.neon.vrsrads.n
llvm.aarch64.neon.vrsradu.n
llvm.aarch64.neon.vshld.n
llvm.aarch64.neon.vshlds
llvm.aarch64.neon.vshldu
llvm.aarch64.neon.vshrds.n
llvm.aarch64.neon.vshrdu.n
llvm.aarch64.neon.vsli
llvm.aarch64.neon.vsqadd
llvm.aarch64.neon.vsqrshrn
llvm.aarch64.neon.vsqrshrun
llvm.aarch64.neon.vsqshlu
llvm.aarch64.neon.vsqshrn
llvm.aarch64.neon.vsqshrun
llvm.aarch64.neon.vsrads.n
llvm.aarch64.neon.vsradu.n
llvm.aarch64.neon.vsri
llvm.aarch64.neon.vsrshr
llvm.aarch64.neon.vst1x2
llvm.aarch64.neon.vst1x3
llvm.aarch64.neon.vst1x4
llvm.aarch64.neon.vsubds
llvm.aarch64.neon.vsubdu
llvm.aarch64.neon.vtbl1
llvm.aarch64.neon.vtbl2
llvm.aarch64.neon.vtbl3
llvm.aarch64.neon.vtbl4
llvm.aarch64.neon.vtbx1
llvm.aarch64.neon.vtbx2
llvm.aarch64.neon.vtbx3
llvm.aarch64.neon.vtbx4
llvm.aarch64.neon.vtstd
llvm.aarch64.neon.vuqadd
llvm.aarch64.neon.vuqrshrn
llvm.aarch64.neon.vuqshrn
llvm.aarch64.neon.vurshr
llvm.aarch64.neon.xtn
llvm.adjust.trampoline
llvm.annotation
llvm.arm64.clrex
llvm.arm64.crc32b
llvm.arm64.crc32cb
llvm.arm64.crc32ch
llvm.arm64.crc32cw
llvm.arm64.crc32cx
llvm.arm64.crc32h
llvm.arm64.crc32w
llvm.arm64.crc32x
llvm.arm64.crypto.aesd
llvm.arm64.crypto.aese
llvm.arm64.crypto.aesimc
llvm.arm64.crypto.aesmc
llvm.arm64.crypto.sha1c
llvm.arm64.crypto.sha1h
llvm.arm64.crypto.sha1m
llvm.arm64.crypto.sha1p
llvm.arm64.crypto.sha1su0
llvm.arm64.crypto.sha1su1
llvm.arm64.crypto.sha256h
llvm.arm64.crypto.sha256h2
llvm.arm64.crypto.sha256su0
llvm.arm64.crypto.sha256su1
llvm.arm64.ldxp
llvm.arm64.ldxr
llvm.arm64.neon.abs
llvm.arm64.neon.addhn
llvm.arm64.neon.addp
llvm.arm64.neon.cls
llvm.arm64.neon.cmtst
llvm.arm64.neon.fabd
llvm.arm64.neon.facge
llvm.arm64.neon.facgt
llvm.arm64.neon.faddp
llvm.arm64.neon.fcvtas
llvm.arm64.neon.fcvtau
llvm.arm64.neon.fcvtms
llvm.arm64.neon.fcvtmu
llvm.arm64.neon.fcvtns
llvm.arm64.neon.fcvtnu
llvm.arm64.neon.fcvtps
llvm.arm64.neon.fcvtpu
llvm.arm64.neon.fcvtxn
llvm.arm64.neon.fcvtzs
llvm.arm64.neon.fcvtzu
llvm.arm64.neon.fmax
llvm.arm64.neon.fmaxnm
llvm.arm64.neon.fmaxnmp
llvm.arm64.neon.fmaxnmv
llvm.arm64.neon.fmaxp
llvm.arm64.neon.fmaxv
llvm.arm64.neon.fmin
llvm.arm64.neon.fminnm
llvm.arm64.neon.fminnmp
llvm.arm64.neon.fminnmv
llvm.arm64.neon.fminp
llvm.arm64.neon.fminv
llvm.arm64.neon.fmulx
llvm.arm64.neon.frecpe
llvm.arm64.neon.frecps
llvm.arm64.neon.frinta
llvm.arm64.neon.frinti
llvm.arm64.neon.frintm
llvm.arm64.neon.frintn
llvm.arm64.neon.frintp
llvm.arm64.neon.frintx
llvm.arm64.neon.frintz
llvm.arm64.neon.frsqrte
llvm.arm64.neon.frsqrts
llvm.arm64.neon.ld2
llvm.arm64.neon.ld2lane
llvm.arm64.neon.ld2r
llvm.arm64.neon.ld3
llvm.arm64.neon.ld3lane
llvm.arm64.neon.ld3r
llvm.arm64.neon.ld4
llvm.arm64.neon.ld4lane
llvm.arm64.neon.ld4r
llvm.arm64.neon.pmul
llvm.arm64.neon.pmull
llvm.arm64.neon.raddhn
llvm.arm64.neon.rbit
llvm.arm64.neon.rshrn
llvm.arm64.neon.rsubhn
llvm.arm64.neon.sabd
llvm.arm64.neon.sabdl
llvm.arm64.neon.saddlp
llvm.arm64.neon.saddlv
llvm.arm64.neon.saddv
llvm.arm64.neon.scalar.sqxtn
llvm.arm64.neon.scalar.sqxtun
llvm.arm64.neon.scalar.uqxtn
llvm.arm64.neon.shadd
llvm.arm64.neon.shll
llvm.arm64.neon.shrn
llvm.arm64.neon.shsub
llvm.arm64.neon.smax
llvm.arm64.neon.smaxp
llvm.arm64.neon.smaxv
llvm.arm64.neon.smin
llvm.arm64.neon.sminp
llvm.arm64.neon.sminv
llvm.arm64.neon.smull
llvm.arm64.neon.sqabs
llvm.arm64.neon.sqadd
llvm.arm64.neon.sqdmulh
llvm.arm64.neon.sqdmull
llvm.arm64.neon.sqdmulls.scalar
llvm.arm64.neon.sqneg
llvm.arm64.neon.sqrdmulh
llvm.arm64.neon.sqrshl
llvm.arm64.neon.sqrshrn
llvm.arm64.neon.sqrshrun
llvm.arm64.neon.sqshl
llvm.arm64.neon.sqshli
llvm.arm64.neon.sqshlu
llvm.arm64.neon.sqshrn
llvm.arm64.neon.sqshrun
llvm.arm64.neon.sqsub
llvm.arm64.neon.sqxtn
llvm.arm64.neon.sqxtun
llvm.arm64.neon.srhadd
llvm.arm64.neon.srshl
llvm.arm64.neon.srshr
llvm.arm64.neon.sshl
llvm.arm64.neon.sshll
llvm.arm64.neon.st2
llvm.arm64.neon.st2lane
llvm.arm64.neon.st3
llvm.arm64.neon.st3lane
llvm.arm64.neon.st4
llvm.arm64.neon.st4lane
llvm.arm64.neon.subhn
llvm.arm64.neon.tbl1
llvm.arm64.neon.tbl2
llvm.arm64.neon.tbl3
llvm.arm64.neon.tbl4
llvm.arm64.neon.tbx1
llvm.arm64.neon.tbx2
llvm.arm64.neon.tbx3
llvm.arm64.neon.tbx4
llvm.arm64.neon.uabd
llvm.arm64.neon.uabdl
llvm.arm64.neon.uaddlp
llvm.arm64.neon.uaddlv
llvm.arm64.neon.uaddv
llvm.arm64.neon.uhadd
llvm.arm64.neon.uhsub
llvm.arm64.neon.umax
llvm.arm64.neon.umaxp
llvm.arm64.neon.umaxv
llvm.arm64.neon.umin
llvm.arm64.neon.uminp
llvm.arm64.neon.uminv
llvm.arm64.neon.umull
llvm.arm64.neon.uqadd
llvm.arm64.neon.uqrshl
llvm.arm64.neon.uqrshrn
llvm.arm64.neon.uqshl
llvm.arm64.neon.uqshli
llvm.arm64.neon.uqshrn
llvm.arm64.neon.uqsub
llvm.arm64.neon.uqxtn
llvm.arm64.neon.urecpe
llvm.arm64.neon.urhadd
llvm.arm64.neon.urshl
llvm.arm64.neon.urshr
llvm.arm64.neon.ursqrte
llvm.arm64.neon.ushl
llvm.arm64.neon.ushll
llvm.arm64.neon.usqadd
llvm.arm64.neon.vcopy.lane
llvm.arm64.neon.vcvtfp2fxs
llvm.arm64.neon.vcvtfp2fxu
llvm.arm64.neon.vcvtfp2hf
llvm.arm64.neon.vcvtfxs2fp
llvm.arm64.neon.vcvtfxu2fp
llvm.arm64.neon.vcvthf2fp
llvm.arm64.neon.vsli
llvm.arm64.neon.vsri
llvm.arm64.sdiv
llvm.arm64.sisd.fabd
llvm.arm64.sisd.fcvtxn
llvm.arm64.sisd.fmulx
llvm.arm64.sisd.recp
llvm.arm64.stxp
llvm.arm64.stxr
llvm.arm64.udiv
llvm.arm.cdp
llvm.arm.cdp2
llvm.arm.clrex
llvm.arm.crc32b
llvm.arm.crc32cb
llvm.arm.crc32ch
llvm.arm.crc32cw
llvm.arm.crc32h
llvm.arm.crc32w
llvm.arm.dmb
llvm.arm.dsb
llvm.arm.get.fpscr
llvm.arm.ldrex
llvm.arm.ldrexd
llvm.arm.mcr
llvm.arm.mcr2
llvm.arm.mcrr
llvm.arm.mcrr2
llvm.arm.mrc
llvm.arm.mrc2
llvm.arm.neon.aesd
llvm.arm.neon.aese
llvm.arm.neon.aesimc
llvm.arm.neon.aesmc
llvm.arm.neon.sha1c
llvm.arm.neon.sha1h
llvm.arm.neon.sha1m
llvm.arm.neon.sha1p
llvm.arm.neon.sha1su0
llvm.arm.neon.sha1su1
llvm.arm.neon.sha256h
llvm.arm.neon.sha256h2
llvm.arm.neon.sha256su0
llvm.arm.neon.sha256su1
llvm.arm.neon.vabds
llvm.arm.neon.vabdu
llvm.arm.neon.vabs
llvm.arm.neon.vacged
llvm.arm.neon.vacgeq
llvm.arm.neon.vacgtd
llvm.arm.neon.vacgtq
llvm.arm.neon.vbsl
llvm.arm.neon.vcls
llvm.arm.neon.vclz
llvm.arm.neon.vcnt
llvm.arm.neon.vcvtas
llvm.arm.neon.vcvtau
llvm.arm.neon.vcvtfp2fxs
llvm.arm.neon.vcvtfp2fxu
llvm.arm.neon.vcvtfp2hf
llvm.arm.neon.vcvtfxs2fp
llvm.arm.neon.vcvtfxu2fp
llvm.arm.neon.vcvthf2fp
llvm.arm.neon.vcvtms
llvm.arm.neon.vcvtmu
llvm.arm.neon.vcvtns
llvm.arm.neon.vcvtnu
llvm.arm.neon.vcvtps
llvm.arm.neon.vcvtpu
llvm.arm.neon.vhadds
llvm.arm.neon.vhaddu
llvm.arm.neon.vhsubs
llvm.arm.neon.vhsubu
llvm.arm.neon.vld1
llvm.arm.neon.vld2
llvm.arm.neon.vld2lane
llvm.arm.neon.vld3
llvm.arm.neon.vld3lane
llvm.arm.neon.vld4
llvm.arm.neon.vld4lane
llvm.arm.neon.vmaxnm
llvm.arm.neon.vmaxs
llvm.arm.neon.vmaxu
llvm.arm.neon.vminnm
llvm.arm.neon.vmins
llvm.arm.neon.vminu
llvm.arm.neon.vmullp
llvm.arm.neon.vmulls
llvm.arm.neon.vmullu
llvm.arm.neon.vmulp
llvm.arm.neon.vpadals
llvm.arm.neon.vpadalu
llvm.arm.neon.vpadd
llvm.arm.neon.vpaddls
llvm.arm.neon.vpaddlu
llvm.arm.neon.vpmaxs
llvm.arm.neon.vpmaxu
llvm.arm.neon.vpmins
llvm.arm.neon.vpminu
llvm.arm.neon.vqabs
llvm.arm.neon.vqadds
llvm.arm.neon.vqaddu
llvm.arm.neon.vqdmulh
llvm.arm.neon.vqdmull
llvm.arm.neon.vqmovns
llvm.arm.neon.vqmovnsu
llvm.arm.neon.vqmovnu
llvm.arm.neon.vqneg
llvm.arm.neon.vqrdmulh
llvm.arm.neon.vqrshiftns
llvm.arm.neon.vqrshiftnsu
llvm.arm.neon.vqrshiftnu
llvm.arm.neon.vqrshifts
llvm.arm.neon.vqrshiftu
llvm.arm.neon.vqshiftns
llvm.arm.neon.vqshiftnsu
llvm.arm.neon.vqshiftnu
llvm.arm.neon.vqshifts
llvm.arm.neon.vqshiftsu
llvm.arm.neon.vqshiftu
llvm.arm.neon.vqsubs
llvm.arm.neon.vqsubu
llvm.arm.neon.vraddhn
llvm.arm.neon.vrecpe
llvm.arm.neon.vrecps
llvm.arm.neon.vrhadds
llvm.arm.neon.vrhaddu
llvm.arm.neon.vrinta
llvm.arm.neon.vrintm
llvm.arm.neon.vrintn
llvm.arm.neon.vrintp
llvm.arm.neon.vrintx
llvm.arm.neon.vrintz
llvm.arm.neon.vrshiftn
llvm.arm.neon.vrshifts
llvm.arm.neon.vrshiftu
llvm.arm.neon.vrsqrte
llvm.arm.neon.vrsqrts
llvm.arm.neon.vrsubhn
llvm.arm.neon.vshiftins
llvm.arm.neon.vshiftls
llvm.arm.neon.vshiftlu
llvm.arm.neon.vshiftn
llvm.arm.neon.vshifts
llvm.arm.neon.vshiftu
llvm.arm.neon.vst1
llvm.arm.neon.vst2
llvm.arm.neon.vst2lane
llvm.arm.neon.vst3
llvm.arm.neon.vst3lane
llvm.arm.neon.vst4
llvm.arm.neon.vst4lane
llvm.arm.neon.vtbl1
llvm.arm.neon.vtbl2
llvm.arm.neon.vtbl3
llvm.arm.neon.vtbl4
llvm.arm.neon.vtbx1
llvm.arm.neon.vtbx2
llvm.arm.neon.vtbx3
llvm.arm.neon.vtbx4
llvm.arm.qadd
llvm.arm.qsub
llvm.arm.set.fpscr
llvm.arm.sevl
llvm.arm.ssat
llvm.arm.strex
llvm.arm.strexd
llvm.arm.thread.pointer
llvm.arm.usat
llvm.arm.vcvtr
llvm.arm.vcvtru
llvm.bswap
llvm.ceil
llvm.convert.from.fp16
llvm.convert.to.fp16
llvm.convertff
llvm.convertfsi
llvm.convertfui
llvm.convertsif
llvm.convertss
llvm.convertsu
llvm.convertuif
llvm.convertus
llvm.convertuu
llvm.copysign
llvm.cos
llvm.ctlz
llvm.ctpop
llvm.cttz
llvm.cuda.syncthreads
llvm.debugtrap
llvm.donothing
llvm.eh.dwarf.cfa
llvm.eh.return.i32
llvm.eh.return.i64
llvm.eh.sjlj.callsite
llvm.eh.sjlj.functioncontext
llvm.eh.sjlj.longjmp
llvm.eh.sjlj.lsda
llvm.eh.sjlj.setjmp
llvm.eh.typeid.for
llvm.eh.unwind.init
llvm.exp
llvm.exp2
llvm.expect
llvm.experimental.patchpoint.i64
llvm.experimental.patchpoint.void
llvm.experimental.stackmap
llvm.fabs
llvm.floor
llvm.flt.rounds
llvm.fma
llvm.fmuladd
llvm.frameaddress
llvm.gcread
llvm.gcroot
llvm.gcwrite
llvm.hexagon.A2.abs
llvm.hexagon.A2.absp
llvm.hexagon.A2.abssat
llvm.hexagon.A2.add
llvm.hexagon.A2.addh.h16.hh
llvm.hexagon.A2.addh.h16.hl
llvm.hexagon.A2.addh.h16.lh
llvm.hexagon.A2.addh.h16.ll
llvm.hexagon.A2.addh.h16.sat.hh
llvm.hexagon.A2.addh.h16.sat.hl
llvm.hexagon.A2.addh.h16.sat.lh
llvm.hexagon.A2.addh.h16.sat.ll
llvm.hexagon.A2.addh.l16.hl
llvm.hexagon.A2.addh.l16.ll
llvm.hexagon.A2.addh.l16.sat.hl
llvm.hexagon.A2.addh.l16.sat.ll
llvm.hexagon.A2.addi
llvm.hexagon.A2.addp
llvm.hexagon.A2.addpsat
llvm.hexagon.A2.addsat
llvm.hexagon.A2.addsp
llvm.hexagon.A2.and
llvm.hexagon.A2.andir
llvm.hexagon.A2.andp
llvm.hexagon.A2.aslh
llvm.hexagon.A2.asrh
llvm.hexagon.A2.combine.hh
llvm.hexagon.A2.combine.hl
llvm.hexagon.A2.combine.lh
llvm.hexagon.A2.combine.ll
llvm.hexagon.A2.combineii
llvm.hexagon.A2.combinew
llvm.hexagon.A2.max
llvm.hexagon.A2.maxp
llvm.hexagon.A2.maxu
llvm.hexagon.A2.maxup
llvm.hexagon.A2.min
llvm.hexagon.A2.minp
llvm.hexagon.A2.minu
llvm.hexagon.A2.minup
llvm.hexagon.A2.neg
llvm.hexagon.A2.negp
llvm.hexagon.A2.negsat
llvm.hexagon.A2.not
llvm.hexagon.A2.notp
llvm.hexagon.A2.or
llvm.hexagon.A2.orir
llvm.hexagon.A2.orp
llvm.hexagon.A2.roundsat
llvm.hexagon.A2.sat
llvm.hexagon.A2.satb
llvm.hexagon.A2.sath
llvm.hexagon.A2.satub
llvm.hexagon.A2.satuh
llvm.hexagon.A2.sub
llvm.hexagon.A2.subh.h16.hh
llvm.hexagon.A2.subh.h16.hl
llvm.hexagon.A2.subh.h16.lh
llvm.hexagon.A2.subh.h16.ll
llvm.hexagon.A2.subh.h16.sat.hh
llvm.hexagon.A2.subh.h16.sat.hl
llvm.hexagon.A2.subh.h16.sat.lh
llvm.hexagon.A2.subh.h16.sat.ll
llvm.hexagon.A2.subh.l16.hl
llvm.hexagon.A2.subh.l16.ll
llvm.hexagon.A2.subh.l16.sat.hl
llvm.hexagon.A2.subh.l16.sat.ll
llvm.hexagon.A2.subp
llvm.hexagon.A2.subri
llvm.hexagon.A2.subsat
llvm.hexagon.A2.svaddh
llvm.hexagon.A2.svaddhs
llvm.hexagon.A2.svadduhs
llvm.hexagon.A2.svavgh
llvm.hexagon.A2.svavghs
llvm.hexagon.A2.svnavgh
llvm.hexagon.A2.svsubh
llvm.hexagon.A2.svsubhs
llvm.hexagon.A2.svsubuhs
llvm.hexagon.A2.swiz
llvm.hexagon.A2.sxtb
llvm.hexagon.A2.sxth
llvm.hexagon.A2.sxtw
llvm.hexagon.A2.tfr
llvm.hexagon.A2.tfrih
llvm.hexagon.A2.tfril
llvm.hexagon.A2.tfrp
llvm.hexagon.A2.tfrpi
llvm.hexagon.A2.tfrsi
llvm.hexagon.A2.vabsh
llvm.hexagon.A2.vabshsat
llvm.hexagon.A2.vabsw
llvm.hexagon.A2.vabswsat
llvm.hexagon.A2.vaddb.map
llvm.hexagon.A2.vaddh
llvm.hexagon.A2.vaddhs
llvm.hexagon.A2.vaddub
llvm.hexagon.A2.vaddubs
llvm.hexagon.A2.vadduhs
llvm.hexagon.A2.vaddw
llvm.hexagon.A2.vaddws
llvm.hexagon.A2.vavgh
llvm.hexagon.A2.vavghcr
llvm.hexagon.A2.vavghr
llvm.hexagon.A2.vavgub
llvm.hexagon.A2.vavgubr
llvm.hexagon.A2.vavguh
llvm.hexagon.A2.vavguhr
llvm.hexagon.A2.vavguw
llvm.hexagon.A2.vavguwr
llvm.hexagon.A2.vavgw
llvm.hexagon.A2.vavgwcr
llvm.hexagon.A2.vavgwr
llvm.hexagon.A2.vcmpbeq
llvm.hexagon.A2.vcmpbgtu
llvm.hexagon.A2.vcmpheq
llvm.hexagon.A2.vcmphgt
llvm.hexagon.A2.vcmphgtu
llvm.hexagon.A2.vcmpweq
llvm.hexagon.A2.vcmpwgt
llvm.hexagon.A2.vcmpwgtu
llvm.hexagon.A2.vconj
llvm.hexagon.A2.vmaxb
llvm.hexagon.A2.vmaxh
llvm.hexagon.A2.vmaxub
llvm.hexagon.A2.vmaxuh
llvm.hexagon.A2.vmaxuw
llvm.hexagon.A2.vmaxw
llvm.hexagon.A2.vminb
llvm.hexagon.A2.vminh
llvm.hexagon.A2.vminub
llvm.hexagon.A2.vminuh
llvm.hexagon.A2.vminuw
llvm.hexagon.A2.vminw
llvm.hexagon.A2.vnavgh
llvm.hexagon.A2.vnavghcr
llvm.hexagon.A2.vnavghr
llvm.hexagon.A2.vnavgw
llvm.hexagon.A2.vnavgwcr
llvm.hexagon.A2.vnavgwr
llvm.hexagon.A2.vraddub
llvm.hexagon.A2.vraddub.acc
llvm.hexagon.A2.vrsadub
llvm.hexagon.A2.vrsadub.acc
llvm.hexagon.A2.vsubb.map
llvm.hexagon.A2.vsubh
llvm.hexagon.A2.vsubhs
llvm.hexagon.A2.vsubub
llvm.hexagon.A2.vsububs
llvm.hexagon.A2.vsubuhs
llvm.hexagon.A2.vsubw
llvm.hexagon.A2.vsubws
llvm.hexagon.A2.xor
llvm.hexagon.A2.xorp
llvm.hexagon.A2.zxtb
llvm.hexagon.A2.zxth
llvm.hexagon.A4.andn
llvm.hexagon.A4.andnp
llvm.hexagon.A4.bitsplit
llvm.hexagon.A4.bitspliti
llvm.hexagon.A4.boundscheck
llvm.hexagon.A4.cmpbeq
llvm.hexagon.A4.cmpbeqi
llvm.hexagon.A4.cmpbgt
llvm.hexagon.A4.cmpbgti
llvm.hexagon.A4.cmpbgtu
llvm.hexagon.A4.cmpbgtui
llvm.hexagon.A4.cmpheq
llvm.hexagon.A4.cmpheqi
llvm.hexagon.A4.cmphgt
llvm.hexagon.A4.cmphgti
llvm.hexagon.A4.cmphgtu
llvm.hexagon.A4.cmphgtui
llvm.hexagon.A4.combineir
llvm.hexagon.A4.combineri
llvm.hexagon.A4.cround.ri
llvm.hexagon.A4.cround.rr
llvm.hexagon.A4.modwrapu
llvm.hexagon.A4.orn
llvm.hexagon.A4.ornp
llvm.hexagon.A4.rcmpeq
llvm.hexagon.A4.rcmpeqi
llvm.hexagon.A4.rcmpneq
llvm.hexagon.A4.rcmpneqi
llvm.hexagon.A4.round.ri
llvm.hexagon.A4.round.ri.sat
llvm.hexagon.A4.round.rr
llvm.hexagon.A4.round.rr.sat
llvm.hexagon.A4.tlbmatch
llvm.hexagon.A4.vcmpbeq.any
llvm.hexagon.A4.vcmpbeqi
llvm.hexagon.A4.vcmpbgt
llvm.hexagon.A4.vcmpbgti
llvm.hexagon.A4.vcmpbgtui
llvm.hexagon.A4.vcmpheqi
llvm.hexagon.A4.vcmphgti
llvm.hexagon.A4.vcmphgtui
llvm.hexagon.A4.vcmpweqi
llvm.hexagon.A4.vcmpwgti
llvm.hexagon.A4.vcmpwgtui
llvm.hexagon.A4.vrmaxh
llvm.hexagon.A4.vrmaxuh
llvm.hexagon.A4.vrmaxuw
llvm.hexagon.A4.vrmaxw
llvm.hexagon.A4.vrminh
llvm.hexagon.A4.vrminuh
llvm.hexagon.A4.vrminuw
llvm.hexagon.A4.vrminw
llvm.hexagon.A5.vaddhubs
llvm.hexagon.C2.all8
llvm.hexagon.C2.and
llvm.hexagon.C2.andn
llvm.hexagon.C2.any8
llvm.hexagon.C2.bitsclr
llvm.hexagon.C2.bitsclri
llvm.hexagon.C2.bitsset
llvm.hexagon.C2.cmpeq
llvm.hexagon.C2.cmpeqi
llvm.hexagon.C2.cmpeqp
llvm.hexagon.C2.cmpgei
llvm.hexagon.C2.cmpgeui
llvm.hexagon.C2.cmpgt
llvm.hexagon.C2.cmpgti
llvm.hexagon.C2.cmpgtp
llvm.hexagon.C2.cmpgtu
llvm.hexagon.C2.cmpgtui
llvm.hexagon.C2.cmpgtup
llvm.hexagon.C2.cmplt
llvm.hexagon.C2.cmpltu
llvm.hexagon.C2.mask
llvm.hexagon.C2.mux
llvm.hexagon.C2.muxii
llvm.hexagon.C2.muxir
llvm.hexagon.C2.muxri
llvm.hexagon.C2.not
llvm.hexagon.C2.or
llvm.hexagon.C2.orn
llvm.hexagon.C2.pxfer.map
llvm.hexagon.C2.tfrpr
llvm.hexagon.C2.tfrrp
llvm.hexagon.C2.vitpack
llvm.hexagon.C2.vmux
llvm.hexagon.C2.xor
llvm.hexagon.C4.and.and
llvm.hexagon.C4.and.andn
llvm.hexagon.C4.and.or
llvm.hexagon.C4.and.orn
llvm.hexagon.C4.cmplte
llvm.hexagon.C4.cmpltei
llvm.hexagon.C4.cmplteu
llvm.hexagon.C4.cmplteui
llvm.hexagon.C4.cmpneq
llvm.hexagon.C4.cmpneqi
llvm.hexagon.C4.fastcorner9
llvm.hexagon.C4.fastcorner9.not
llvm.hexagon.C4.nbitsclr
llvm.hexagon.C4.nbitsclri
llvm.hexagon.C4.nbitsset
llvm.hexagon.C4.or.and
llvm.hexagon.C4.or.andn
llvm.hexagon.C4.or.or
llvm.hexagon.C4.or.orn
llvm.hexagon.F2.conv.d2df
llvm.hexagon.F2.conv.d2sf
llvm.hexagon.F2.conv.df2d
llvm.hexagon.F2.conv.df2d.chop
llvm.hexagon.F2.conv.df2sf
llvm.hexagon.F2.conv.df2ud
llvm.hexagon.F2.conv.df2ud.chop
llvm.hexagon.F2.conv.df2uw
llvm.hexagon.F2.conv.df2uw.chop
llvm.hexagon.F2.conv.df2w
llvm.hexagon.F2.conv.df2w.chop
llvm.hexagon.F2.conv.sf2d
llvm.hexagon.F2.conv.sf2d.chop
llvm.hexagon.F2.conv.sf2df
llvm.hexagon.F2.conv.sf2ud
llvm.hexagon.F2.conv.sf2ud.chop
llvm.hexagon.F2.conv.sf2uw
llvm.hexagon.F2.conv.sf2uw.chop
llvm.hexagon.F2.conv.sf2w
llvm.hexagon.F2.conv.sf2w.chop
llvm.hexagon.F2.conv.ud2df
llvm.hexagon.F2.conv.ud2sf
llvm.hexagon.F2.conv.uw2df
llvm.hexagon.F2.conv.uw2sf
llvm.hexagon.F2.conv.w2df
llvm.hexagon.F2.conv.w2sf
llvm.hexagon.F2.dfadd
llvm.hexagon.F2.dfclass
llvm.hexagon.F2.dfcmpeq
llvm.hexagon.F2.dfcmpge
llvm.hexagon.F2.dfcmpgt
llvm.hexagon.F2.dfcmpuo
llvm.hexagon.F2.dffixupd
llvm.hexagon.F2.dffixupn
llvm.hexagon.F2.dffixupr
llvm.hexagon.F2.dffma
llvm.hexagon.F2.dffma.lib
llvm.hexagon.F2.dffma.sc
llvm.hexagon.F2.dffms
llvm.hexagon.F2.dffms.lib
llvm.hexagon.F2.dfimm.n
llvm.hexagon.F2.dfimm.p
llvm.hexagon.F2.dfmax
llvm.hexagon.F2.dfmin
llvm.hexagon.F2.dfmpy
llvm.hexagon.F2.dfsub
llvm.hexagon.F2.sfadd
llvm.hexagon.F2.sfclass
llvm.hexagon.F2.sfcmpeq
llvm.hexagon.F2.sfcmpge
llvm.hexagon.F2.sfcmpgt
llvm.hexagon.F2.sfcmpuo
llvm.hexagon.F2.sffixupd
llvm.hexagon.F2.sffixupn
llvm.hexagon.F2.sffixupr
llvm.hexagon.F2.sffma
llvm.hexagon.F2.sffma.lib
llvm.hexagon.F2.sffma.sc
llvm.hexagon.F2.sffms
llvm.hexagon.F2.sffms.lib
llvm.hexagon.F2.sfimm.n
llvm.hexagon.F2.sfimm.p
llvm.hexagon.F2.sfmax
llvm.hexagon.F2.sfmin
llvm.hexagon.F2.sfmpy
llvm.hexagon.F2.sfsub
llvm.hexagon.M2.acci
llvm.hexagon.M2.accii
llvm.hexagon.M2.cmaci.s0
llvm.hexagon.M2.cmacr.s0
llvm.hexagon.M2.cmacs.s0
llvm.hexagon.M2.cmacs.s1
llvm.hexagon.M2.cmacsc.s0
llvm.hexagon.M2.cmacsc.s1
llvm.hexagon.M2.cmpyi.s0
llvm.hexagon.M2.cmpyr.s0
llvm.hexagon.M2.cmpyrs.s0
llvm.hexagon.M2.cmpyrs.s1
llvm.hexagon.M2.cmpyrsc.s0
llvm.hexagon.M2.cmpyrsc.s1
llvm.hexagon.M2.cmpys.s0
llvm.hexagon.M2.cmpys.s1
llvm.hexagon.M2.cmpysc.s0
llvm.hexagon.M2.cmpysc.s1
llvm.hexagon.M2.cnacs.s0
llvm.hexagon.M2.cnacs.s1
llvm.hexagon.M2.cnacsc.s0
llvm.hexagon.M2.cnacsc.s1
llvm.hexagon.M2.dpmpyss.acc.s0
llvm.hexagon.M2.dpmpyss.nac.s0
llvm.hexagon.M2.dpmpyss.rnd.s0
llvm.hexagon.M2.dpmpyss.s0
llvm.hexagon.M2.dpmpyuu.acc.s0
llvm.hexagon.M2.dpmpyuu.nac.s0
llvm.hexagon.M2.dpmpyuu.s0
llvm.hexagon.M2.hmmpyh.rs1
llvm.hexagon.M2.hmmpyh.s1
llvm.hexagon.M2.hmmpyl.rs1
llvm.hexagon.M2.hmmpyl.s1
llvm.hexagon.M2.maci
llvm.hexagon.M2.macsin
llvm.hexagon.M2.macsip
llvm.hexagon.M2.mmachs.rs0
llvm.hexagon.M2.mmachs.rs1
llvm.hexagon.M2.mmachs.s0
llvm.hexagon.M2.mmachs.s1
llvm.hexagon.M2.mmacls.rs0
llvm.hexagon.M2.mmacls.rs1
llvm.hexagon.M2.mmacls.s0
llvm.hexagon.M2.mmacls.s1
llvm.hexagon.M2.mmacuhs.rs0
llvm.hexagon.M2.mmacuhs.rs1
llvm.hexagon.M2.mmacuhs.s0
llvm.hexagon.M2.mmacuhs.s1
llvm.hexagon.M2.mmaculs.rs0
llvm.hexagon.M2.mmaculs.rs1
llvm.hexagon.M2.mmaculs.s0
llvm.hexagon.M2.mmaculs.s1
llvm.hexagon.M2.mmpyh.rs0
llvm.hexagon.M2.mmpyh.rs1
llvm.hexagon.M2.mmpyh.s0
llvm.hexagon.M2.mmpyh.s1
llvm.hexagon.M2.mmpyl.rs0
llvm.hexagon.M2.mmpyl.rs1
llvm.hexagon.M2.mmpyl.s0
llvm.hexagon.M2.mmpyl.s1
llvm.hexagon.M2.mmpyuh.rs0
llvm.hexagon.M2.mmpyuh.rs1
llvm.hexagon.M2.mmpyuh.s0
llvm.hexagon.M2.mmpyuh.s1
llvm.hexagon.M2.mmpyul.rs0
llvm.hexagon.M2.mmpyul.rs1
llvm.hexagon.M2.mmpyul.s0
llvm.hexagon.M2.mmpyul.s1
llvm.hexagon.M2.mpy.acc.hh.s0
llvm.hexagon.M2.mpy.acc.hh.s1
llvm.hexagon.M2.mpy.acc.hl.s0
llvm.hexagon.M2.mpy.acc.hl.s1
llvm.hexagon.M2.mpy.acc.lh.s0
llvm.hexagon.M2.mpy.acc.lh.s1
llvm.hexagon.M2.mpy.acc.ll.s0
llvm.hexagon.M2.mpy.acc.ll.s1
llvm.hexagon.M2.mpy.acc.sat.hh.s0
llvm.hexagon.M2.mpy.acc.sat.hh.s1
llvm.hexagon.M2.mpy.acc.sat.hl.s0
llvm.hexagon.M2.mpy.acc.sat.hl.s1
llvm.hexagon.M2.mpy.acc.sat.lh.s0
llvm.hexagon.M2.mpy.acc.sat.lh.s1
llvm.hexagon.M2.mpy.acc.sat.ll.s0
llvm.hexagon.M2.mpy.acc.sat.ll.s1
llvm.hexagon.M2.mpy.hh.s0
llvm.hexagon.M2.mpy.hh.s1
llvm.hexagon.M2.mpy.hl.s0
llvm.hexagon.M2.mpy.hl.s1
llvm.hexagon.M2.mpy.lh.s0
llvm.hexagon.M2.mpy.lh.s1
llvm.hexagon.M2.mpy.ll.s0
llvm.hexagon.M2.mpy.ll.s1
llvm.hexagon.M2.mpy.nac.hh.s0
llvm.hexagon.M2.mpy.nac.hh.s1
llvm.hexagon.M2.mpy.nac.hl.s0
llvm.hexagon.M2.mpy.nac.hl.s1
llvm.hexagon.M2.mpy.nac.lh.s0
llvm.hexagon.M2.mpy.nac.lh.s1
llvm.hexagon.M2.mpy.nac.ll.s0
llvm.hexagon.M2.mpy.nac.ll.s1
llvm.hexagon.M2.mpy.nac.sat.hh.s0
llvm.hexagon.M2.mpy.nac.sat.hh.s1
llvm.hexagon.M2.mpy.nac.sat.hl.s0
llvm.hexagon.M2.mpy.nac.sat.hl.s1
llvm.hexagon.M2.mpy.nac.sat.lh.s0
llvm.hexagon.M2.mpy.nac.sat.lh.s1
llvm.hexagon.M2.mpy.nac.sat.ll.s0
llvm.hexagon.M2.mpy.nac.sat.ll.s1
llvm.hexagon.M2.mpy.rnd.hh.s0
llvm.hexagon.M2.mpy.rnd.hh.s1
llvm.hexagon.M2.mpy.rnd.hl.s0
llvm.hexagon.M2.mpy.rnd.hl.s1
llvm.hexagon.M2.mpy.rnd.lh.s0
llvm.hexagon.M2.mpy.rnd.lh.s1
llvm.hexagon.M2.mpy.rnd.ll.s0
llvm.hexagon.M2.mpy.rnd.ll.s1
llvm.hexagon.M2.mpy.sat.hh.s0
llvm.hexagon.M2.mpy.sat.hh.s1
llvm.hexagon.M2.mpy.sat.hl.s0
llvm.hexagon.M2.mpy.sat.hl.s1
llvm.hexagon.M2.mpy.sat.lh.s0
llvm.hexagon.M2.mpy.sat.lh.s1
llvm.hexagon.M2.mpy.sat.ll.s0
llvm.hexagon.M2.mpy.sat.ll.s1
llvm.hexagon.M2.mpy.sat.rnd.hh.s0
llvm.hexagon.M2.mpy.sat.rnd.hh.s1
llvm.hexagon.M2.mpy.sat.rnd.hl.s0
llvm.hexagon.M2.mpy.sat.rnd.hl.s1
llvm.hexagon.M2.mpy.sat.rnd.lh.s0
llvm.hexagon.M2.mpy.sat.rnd.lh.s1
llvm.hexagon.M2.mpy.sat.rnd.ll.s0
llvm.hexagon.M2.mpy.sat.rnd.ll.s1
llvm.hexagon.M2.mpy.up
llvm.hexagon.M2.mpy.up.s1
llvm.hexagon.M2.mpy.up.s1.sat
llvm.hexagon.M2.mpyd.acc.hh.s0
llvm.hexagon.M2.mpyd.acc.hh.s1
llvm.hexagon.M2.mpyd.acc.hl.s0
llvm.hexagon.M2.mpyd.acc.hl.s1
llvm.hexagon.M2.mpyd.acc.lh.s0
llvm.hexagon.M2.mpyd.acc.lh.s1
llvm.hexagon.M2.mpyd.acc.ll.s0
llvm.hexagon.M2.mpyd.acc.ll.s1
llvm.hexagon.M2.mpyd.hh.s0
llvm.hexagon.M2.mpyd.hh.s1
llvm.hexagon.M2.mpyd.hl.s0
llvm.hexagon.M2.mpyd.hl.s1
llvm.hexagon.M2.mpyd.lh.s0
llvm.hexagon.M2.mpyd.lh.s1
llvm.hexagon.M2.mpyd.ll.s0
llvm.hexagon.M2.mpyd.ll.s1
llvm.hexagon.M2.mpyd.nac.hh.s0
llvm.hexagon.M2.mpyd.nac.hh.s1
llvm.hexagon.M2.mpyd.nac.hl.s0
llvm.hexagon.M2.mpyd.nac.hl.s1
llvm.hexagon.M2.mpyd.nac.lh.s0
llvm.hexagon.M2.mpyd.nac.lh.s1
llvm.hexagon.M2.mpyd.nac.ll.s0
llvm.hexagon.M2.mpyd.nac.ll.s1
llvm.hexagon.M2.mpyd.rnd.hh.s0
llvm.hexagon.M2.mpyd.rnd.hh.s1
llvm.hexagon.M2.mpyd.rnd.hl.s0
llvm.hexagon.M2.mpyd.rnd.hl.s1
llvm.hexagon.M2.mpyd.rnd.lh.s0
llvm.hexagon.M2.mpyd.rnd.lh.s1
llvm.hexagon.M2.mpyd.rnd.ll.s0
llvm.hexagon.M2.mpyd.rnd.ll.s1
llvm.hexagon.M2.mpyi
llvm.hexagon.M2.mpysmi
llvm.hexagon.M2.mpysu.up
llvm.hexagon.M2.mpyu.acc.hh.s0
llvm.hexagon.M2.mpyu.acc.hh.s1
llvm.hexagon.M2.mpyu.acc.hl.s0
llvm.hexagon.M2.mpyu.acc.hl.s1
llvm.hexagon.M2.mpyu.acc.lh.s0
llvm.hexagon.M2.mpyu.acc.lh.s1
llvm.hexagon.M2.mpyu.acc.ll.s0
llvm.hexagon.M2.mpyu.acc.ll.s1
llvm.hexagon.M2.mpyu.hh.s0
llvm.hexagon.M2.mpyu.hh.s1
llvm.hexagon.M2.mpyu.hl.s0
llvm.hexagon.M2.mpyu.hl.s1
llvm.hexagon.M2.mpyu.lh.s0
llvm.hexagon.M2.mpyu.lh.s1
llvm.hexagon.M2.mpyu.ll.s0
llvm.hexagon.M2.mpyu.ll.s1
llvm.hexagon.M2.mpyu.nac.hh.s0
llvm.hexagon.M2.mpyu.nac.hh.s1
llvm.hexagon.M2.mpyu.nac.hl.s0
llvm.hexagon.M2.mpyu.nac.hl.s1
llvm.hexagon.M2.mpyu.nac.lh.s0
llvm.hexagon.M2.mpyu.nac.lh.s1
llvm.hexagon.M2.mpyu.nac.ll.s0
llvm.hexagon.M2.mpyu.nac.ll.s1
llvm.hexagon.M2.mpyu.up
llvm.hexagon.M2.mpyud.acc.hh.s0
llvm.hexagon.M2.mpyud.acc.hh.s1
llvm.hexagon.M2.mpyud.acc.hl.s0
llvm.hexagon.M2.mpyud.acc.hl.s1
llvm.hexagon.M2.mpyud.acc.lh.s0
llvm.hexagon.M2.mpyud.acc.lh.s1
llvm.hexagon.M2.mpyud.acc.ll.s0
llvm.hexagon.M2.mpyud.acc.ll.s1
llvm.hexagon.M2.mpyud.hh.s0
llvm.hexagon.M2.mpyud.hh.s1
llvm.hexagon.M2.mpyud.hl.s0
llvm.hexagon.M2.mpyud.hl.s1
llvm.hexagon.M2.mpyud.lh.s0
llvm.hexagon.M2.mpyud.lh.s1
llvm.hexagon.M2.mpyud.ll.s0
llvm.hexagon.M2.mpyud.ll.s1
llvm.hexagon.M2.mpyud.nac.hh.s0
llvm.hexagon.M2.mpyud.nac.hh.s1
llvm.hexagon.M2.mpyud.nac.hl.s0
llvm.hexagon.M2.mpyud.nac.hl.s1
llvm.hexagon.M2.mpyud.nac.lh.s0
llvm.hexagon.M2.mpyud.nac.lh.s1
llvm.hexagon.M2.mpyud.nac.ll.s0
llvm.hexagon.M2.mpyud.nac.ll.s1
llvm.hexagon.M2.mpyui
llvm.hexagon.M2.nacci
llvm.hexagon.M2.naccii
llvm.hexagon.M2.subacc
llvm.hexagon.M2.vabsdiffh
llvm.hexagon.M2.vabsdiffw
llvm.hexagon.M2.vcmac.s0.sat.i
llvm.hexagon.M2.vcmac.s0.sat.r
llvm.hexagon.M2.vcmpy.s0.sat.i
llvm.hexagon.M2.vcmpy.s0.sat.r
llvm.hexagon.M2.vcmpy.s1.sat.i
llvm.hexagon.M2.vcmpy.s1.sat.r
llvm.hexagon.M2.vdmacs.s0
llvm.hexagon.M2.vdmacs.s1
llvm.hexagon.M2.vdmpyrs.s0
llvm.hexagon.M2.vdmpyrs.s1
llvm.hexagon.M2.vdmpys.s0
llvm.hexagon.M2.vdmpys.s1
llvm.hexagon.M2.vmac2
llvm.hexagon.M2.vmac2es
llvm.hexagon.M2.vmac2es.s0
llvm.hexagon.M2.vmac2es.s1
llvm.hexagon.M2.vmac2s.s0
llvm.hexagon.M2.vmac2s.s1
llvm.hexagon.M2.vmac2su.s0
llvm.hexagon.M2.vmac2su.s1
llvm.hexagon.M2.vmpy2es.s0
llvm.hexagon.M2.vmpy2es.s1
llvm.hexagon.M2.vmpy2s.s0
llvm.hexagon.M2.vmpy2s.s0pack
llvm.hexagon.M2.vmpy2s.s1
llvm.hexagon.M2.vmpy2s.s1pack
llvm.hexagon.M2.vmpy2su.s0
llvm.hexagon.M2.vmpy2su.s1
llvm.hexagon.M2.vraddh
llvm.hexagon.M2.vradduh
llvm.hexagon.M2.vrcmaci.s0
llvm.hexagon.M2.vrcmaci.s0c
llvm.hexagon.M2.vrcmacr.s0
llvm.hexagon.M2.vrcmacr.s0c
llvm.hexagon.M2.vrcmpyi.s0
llvm.hexagon.M2.vrcmpyi.s0c
llvm.hexagon.M2.vrcmpyr.s0
llvm.hexagon.M2.vrcmpyr.s0c
llvm.hexagon.M2.vrcmpys.acc.s1
llvm.hexagon.M2.vrcmpys.s1
llvm.hexagon.M2.vrcmpys.s1rp
llvm.hexagon.M2.vrmac.s0
llvm.hexagon.M2.vrmpy.s0
llvm.hexagon.M2.xor.xacc
llvm.hexagon.M4.and.and
llvm.hexagon.M4.and.andn
llvm.hexagon.M4.and.or
llvm.hexagon.M4.and.xor
llvm.hexagon.M4.cmpyi.wh
llvm.hexagon.M4.cmpyi.whc
llvm.hexagon.M4.cmpyr.wh
llvm.hexagon.M4.cmpyr.whc
llvm.hexagon.M4.mac.up.s1.sat
llvm.hexagon.M4.mpyri.addi
llvm.hexagon.M4.mpyri.addr
llvm.hexagon.M4.mpyri.addr.u2
llvm.hexagon.M4.mpyrr.addi
llvm.hexagon.M4.mpyrr.addr
llvm.hexagon.M4.nac.up.s1.sat
llvm.hexagon.M4.or.and
llvm.hexagon.M4.or.andn
llvm.hexagon.M4.or.or
llvm.hexagon.M4.or.xor
llvm.hexagon.M4.pmpyw
llvm.hexagon.M4.pmpyw.acc
llvm.hexagon.M4.vpmpyh
llvm.hexagon.M4.vpmpyh.acc
llvm.hexagon.M4.vrmpyeh.acc.s0
llvm.hexagon.M4.vrmpyeh.acc.s1
llvm.hexagon.M4.vrmpyeh.s0
llvm.hexagon.M4.vrmpyeh.s1
llvm.hexagon.M4.vrmpyoh.acc.s0
llvm.hexagon.M4.vrmpyoh.acc.s1
llvm.hexagon.M4.vrmpyoh.s0
llvm.hexagon.M4.vrmpyoh.s1
llvm.hexagon.M4.xor.and
llvm.hexagon.M4.xor.andn
llvm.hexagon.M4.xor.or
llvm.hexagon.M4.xor.xacc
llvm.hexagon.M5.vdmacbsu
llvm.hexagon.M5.vdmpybsu
llvm.hexagon.M5.vmacbsu
llvm.hexagon.M5.vmacbuu
llvm.hexagon.M5.vmpybsu
llvm.hexagon.M5.vmpybuu
llvm.hexagon.M5.vrmacbsu
llvm.hexagon.M5.vrmacbuu
llvm.hexagon.M5.vrmpybsu
llvm.hexagon.M5.vrmpybuu
llvm.hexagon.S2.addasl.rrri
llvm.hexagon.S2.asl.i.p
llvm.hexagon.S2.asl.i.p.acc
llvm.hexagon.S2.asl.i.p.and
llvm.hexagon.S2.asl.i.p.nac
llvm.hexagon.S2.asl.i.p.or
llvm.hexagon.S2.asl.i.p.xacc
llvm.hexagon.S2.asl.i.r
llvm.hexagon.S2.asl.i.r.acc
llvm.hexagon.S2.asl.i.r.and
llvm.hexagon.S2.asl.i.r.nac
llvm.hexagon.S2.asl.i.r.or
llvm.hexagon.S2.asl.i.r.sat
llvm.hexagon.S2.asl.i.r.xacc
llvm.hexagon.S2.asl.i.vh
llvm.hexagon.S2.asl.i.vw
llvm.hexagon.S2.asl.r.p
llvm.hexagon.S2.asl.r.p.acc
llvm.hexagon.S2.asl.r.p.and
llvm.hexagon.S2.asl.r.p.nac
llvm.hexagon.S2.asl.r.p.or
llvm.hexagon.S2.asl.r.p.xor
llvm.hexagon.S2.asl.r.r
llvm.hexagon.S2.asl.r.r.acc
llvm.hexagon.S2.asl.r.r.and
llvm.hexagon.S2.asl.r.r.nac
llvm.hexagon.S2.asl.r.r.or
llvm.hexagon.S2.asl.r.r.sat
llvm.hexagon.S2.asl.r.vh
llvm.hexagon.S2.asl.r.vw
llvm.hexagon.S2.asr.i.p
llvm.hexagon.S2.asr.i.p.acc
llvm.hexagon.S2.asr.i.p.and
llvm.hexagon.S2.asr.i.p.nac
llvm.hexagon.S2.asr.i.p.or
llvm.hexagon.S2.asr.i.p.rnd
llvm.hexagon.S2.asr.i.p.rnd.goodsyntax
llvm.hexagon.S2.asr.i.r
llvm.hexagon.S2.asr.i.r.acc
llvm.hexagon.S2.asr.i.r.and
llvm.hexagon.S2.asr.i.r.nac
llvm.hexagon.S2.asr.i.r.or
llvm.hexagon.S2.asr.i.r.rnd
llvm.hexagon.S2.asr.i.r.rnd.goodsyntax
llvm.hexagon.S2.asr.i.svw.trun
llvm.hexagon.S2.asr.i.vh
llvm.hexagon.S2.asr.i.vw
llvm.hexagon.S2.asr.r.p
llvm.hexagon.S2.asr.r.p.acc
llvm.hexagon.S2.asr.r.p.and
llvm.hexagon.S2.asr.r.p.nac
llvm.hexagon.S2.asr.r.p.or
llvm.hexagon.S2.asr.r.p.xor
llvm.hexagon.S2.asr.r.r
llvm.hexagon.S2.asr.r.r.acc
llvm.hexagon.S2.asr.r.r.and
llvm.hexagon.S2.asr.r.r.nac
llvm.hexagon.S2.asr.r.r.or
llvm.hexagon.S2.asr.r.r.sat
llvm.hexagon.S2.asr.r.svw.trun
llvm.hexagon.S2.asr.r.vh
llvm.hexagon.S2.asr.r.vw
llvm.hexagon.S2.brev
llvm.hexagon.S2.brevp
llvm.hexagon.S2.cl0
llvm.hexagon.S2.cl0p
llvm.hexagon.S2.cl1
llvm.hexagon.S2.cl1p
llvm.hexagon.S2.clb
llvm.hexagon.S2.clbnorm
llvm.hexagon.S2.clbp
llvm.hexagon.S2.clrbit.i
llvm.hexagon.S2.clrbit.r
llvm.hexagon.S2.ct0
llvm.hexagon.S2.ct0p
llvm.hexagon.S2.ct1
llvm.hexagon.S2.ct1p
llvm.hexagon.S2.deinterleave
llvm.hexagon.S2.extractu
llvm.hexagon.S2.extractu.rp
llvm.hexagon.S2.extractup
llvm.hexagon.S2.extractup.rp
llvm.hexagon.S2.insert
llvm.hexagon.S2.insert.rp
llvm.hexagon.S2.insertp
llvm.hexagon.S2.insertp.rp
llvm.hexagon.S2.interleave
llvm.hexagon.S2.lfsp
llvm.hexagon.S2.lsl.r.p
llvm.hexagon.S2.lsl.r.p.acc
llvm.hexagon.S2.lsl.r.p.and
llvm.hexagon.S2.lsl.r.p.nac
llvm.hexagon.S2.lsl.r.p.or
llvm.hexagon.S2.lsl.r.p.xor
llvm.hexagon.S2.lsl.r.r
llvm.hexagon.S2.lsl.r.r.acc
llvm.hexagon.S2.lsl.r.r.and
llvm.hexagon.S2.lsl.r.r.nac
llvm.hexagon.S2.lsl.r.r.or
llvm.hexagon.S2.lsl.r.vh
llvm.hexagon.S2.lsl.r.vw
llvm.hexagon.S2.lsr.i.p
llvm.hexagon.S2.lsr.i.p.acc
llvm.hexagon.S2.lsr.i.p.and
llvm.hexagon.S2.lsr.i.p.nac
llvm.hexagon.S2.lsr.i.p.or
llvm.hexagon.S2.lsr.i.p.xacc
llvm.hexagon.S2.lsr.i.r
llvm.hexagon.S2.lsr.i.r.acc
llvm.hexagon.S2.lsr.i.r.and
llvm.hexagon.S2.lsr.i.r.nac
llvm.hexagon.S2.lsr.i.r.or
llvm.hexagon.S2.lsr.i.r.xacc
llvm.hexagon.S2.lsr.i.vh
llvm.hexagon.S2.lsr.i.vw
llvm.hexagon.S2.lsr.r.p
llvm.hexagon.S2.lsr.r.p.acc
llvm.hexagon.S2.lsr.r.p.and
llvm.hexagon.S2.lsr.r.p.nac
llvm.hexagon.S2.lsr.r.p.or
llvm.hexagon.S2.lsr.r.p.xor
llvm.hexagon.S2.lsr.r.r
llvm.hexagon.S2.lsr.r.r.acc
llvm.hexagon.S2.lsr.r.r.and
llvm.hexagon.S2.lsr.r.r.nac
llvm.hexagon.S2.lsr.r.r.or
llvm.hexagon.S2.lsr.r.vh
llvm.hexagon.S2.lsr.r.vw
llvm.hexagon.S2.packhl
llvm.hexagon.S2.parityp
llvm.hexagon.S2.setbit.i
llvm.hexagon.S2.setbit.r
llvm.hexagon.S2.shuffeb
llvm.hexagon.S2.shuffeh
llvm.hexagon.S2.shuffob
llvm.hexagon.S2.shuffoh
llvm.hexagon.S2.svsathb
llvm.hexagon.S2.svsathub
llvm.hexagon.S2.tableidxb.goodsyntax
llvm.hexagon.S2.tableidxd.goodsyntax
llvm.hexagon.S2.tableidxh.goodsyntax
llvm.hexagon.S2.tableidxw.goodsyntax
llvm.hexagon.S2.togglebit.i
llvm.hexagon.S2.togglebit.r
llvm.hexagon.S2.tstbit.i
llvm.hexagon.S2.tstbit.r
llvm.hexagon.S2.valignib
llvm.hexagon.S2.valignrb
llvm.hexagon.S2.vcnegh
llvm.hexagon.S2.vcrotate
llvm.hexagon.S2.vrcnegh
llvm.hexagon.S2.vrndpackwh
llvm.hexagon.S2.vrndpackwhs
llvm.hexagon.S2.vsathb
llvm.hexagon.S2.vsathb.nopack
llvm.hexagon.S2.vsathub
llvm.hexagon.S2.vsathub.nopack
llvm.hexagon.S2.vsatwh
llvm.hexagon.S2.vsatwh.nopack
llvm.hexagon.S2.vsatwuh
llvm.hexagon.S2.vsatwuh.nopack
llvm.hexagon.S2.vsplatrb
llvm.hexagon.S2.vsplatrh
llvm.hexagon.S2.vspliceib
llvm.hexagon.S2.vsplicerb
llvm.hexagon.S2.vsxtbh
llvm.hexagon.S2.vsxthw
llvm.hexagon.S2.vtrunehb
llvm.hexagon.S2.vtrunewh
llvm.hexagon.S2.vtrunohb
llvm.hexagon.S2.vtrunowh
llvm.hexagon.S2.vzxtbh
llvm.hexagon.S2.vzxthw
llvm.hexagon.S4.addaddi
llvm.hexagon.S4.addi.asl.ri
llvm.hexagon.S4.addi.lsr.ri
llvm.hexagon.S4.andi.asl.ri
llvm.hexagon.S4.andi.lsr.ri
llvm.hexagon.S4.clbaddi
llvm.hexagon.S4.clbpaddi
llvm.hexagon.S4.clbpnorm
llvm.hexagon.S4.extract
llvm.hexagon.S4.extract.rp
llvm.hexagon.S4.extractp
llvm.hexagon.S4.extractp.rp
llvm.hexagon.S4.lsli
llvm.hexagon.S4.ntstbit.i
llvm.hexagon.S4.ntstbit.r
llvm.hexagon.S4.or.andi
llvm.hexagon.S4.or.andix
llvm.hexagon.S4.or.ori
llvm.hexagon.S4.ori.asl.ri
llvm.hexagon.S4.ori.lsr.ri
llvm.hexagon.S4.parity
llvm.hexagon.S4.subaddi
llvm.hexagon.S4.subi.asl.ri
llvm.hexagon.S4.subi.lsr.ri
llvm.hexagon.S4.vrcrotate
llvm.hexagon.S4.vrcrotate.acc
llvm.hexagon.S4.vxaddsubh
llvm.hexagon.S4.vxaddsubhr
llvm.hexagon.S4.vxaddsubw
llvm.hexagon.S4.vxsubaddh
llvm.hexagon.S4.vxsubaddhr
llvm.hexagon.S4.vxsubaddw
llvm.hexagon.S5.asrhub.rnd.sat.goodsyntax
llvm.hexagon.S5.asrhub.sat
llvm.hexagon.S5.popcountp
llvm.hexagon.S5.vasrhrnd.goodsyntax
llvm.hexagon.SI.to.SXTHI.asrh
llvm.hexagon.circ.ldd
llvm.init.trampoline
llvm.invariant.end
llvm.invariant.start
llvm.lifetime.end
llvm.lifetime.start
llvm.log
llvm.log10
llvm.log2
llvm.longjmp
llvm.memcpy
llvm.memmove
llvm.memset
llvm.mips.absq.s.ph
llvm.mips.absq.s.qb
llvm.mips.absq.s.w
llvm.mips.add.a.b
llvm.mips.add.a.d
llvm.mips.add.a.h
llvm.mips.add.a.w
llvm.mips.addq.ph
llvm.mips.addq.s.ph
llvm.mips.addq.s.w
llvm.mips.addqh.ph
llvm.mips.addqh.r.ph
llvm.mips.addqh.r.w
llvm.mips.addqh.w
llvm.mips.adds.a.b
llvm.mips.adds.a.d
llvm.mips.adds.a.h
llvm.mips.adds.a.w
llvm.mips.adds.s.b
llvm.mips.adds.s.d
llvm.mips.adds.s.h
llvm.mips.adds.s.w
llvm.mips.adds.u.b
llvm.mips.adds.u.d
llvm.mips.adds.u.h
llvm.mips.adds.u.w
llvm.mips.addsc
llvm.mips.addu.ph
llvm.mips.addu.qb
llvm.mips.addu.s.ph
llvm.mips.addu.s.qb
llvm.mips.adduh.qb
llvm.mips.adduh.r.qb
llvm.mips.addv.b
llvm.mips.addv.d
llvm.mips.addv.h
llvm.mips.addv.w
llvm.mips.addvi.b
llvm.mips.addvi.d
llvm.mips.addvi.h
llvm.mips.addvi.w
llvm.mips.addwc
llvm.mips.and.v
llvm.mips.andi.b
llvm.mips.append
llvm.mips.asub.s.b
llvm.mips.asub.s.d
llvm.mips.asub.s.h
llvm.mips.asub.s.w
llvm.mips.asub.u.b
llvm.mips.asub.u.d
llvm.mips.asub.u.h
llvm.mips.asub.u.w
llvm.mips.ave.s.b
llvm.mips.ave.s.d
llvm.mips.ave.s.h
llvm.mips.ave.s.w
llvm.mips.ave.u.b
llvm.mips.ave.u.d
llvm.mips.ave.u.h
llvm.mips.ave.u.w
llvm.mips.aver.s.b
llvm.mips.aver.s.d
llvm.mips.aver.s.h
llvm.mips.aver.s.w
llvm.mips.aver.u.b
llvm.mips.aver.u.d
llvm.mips.aver.u.h
llvm.mips.aver.u.w
llvm.mips.balign
llvm.mips.bclr.b
llvm.mips.bclr.d
llvm.mips.bclr.h
llvm.mips.bclr.w
llvm.mips.bclri.b
llvm.mips.bclri.d
llvm.mips.bclri.h
llvm.mips.bclri.w
llvm.mips.binsl.b
llvm.mips.binsl.d
llvm.mips.binsl.h
llvm.mips.binsl.w
llvm.mips.binsli.b
llvm.mips.binsli.d
llvm.mips.binsli.h
llvm.mips.binsli.w
llvm.mips.binsr.b
llvm.mips.binsr.d
llvm.mips.binsr.h
llvm.mips.binsr.w
llvm.mips.binsri.b
llvm.mips.binsri.d
llvm.mips.binsri.h
llvm.mips.binsri.w
llvm.mips.bitrev
llvm.mips.bmnz.v
llvm.mips.bmnzi.b
llvm.mips.bmz.v
llvm.mips.bmzi.b
llvm.mips.bneg.b
llvm.mips.bneg.d
llvm.mips.bneg.h
llvm.mips.bneg.w
llvm.mips.bnegi.b
llvm.mips.bnegi.d
llvm.mips.bnegi.h
llvm.mips.bnegi.w
llvm.mips.bnz.b
llvm.mips.bnz.d
llvm.mips.bnz.h
llvm.mips.bnz.v
llvm.mips.bnz.w
llvm.mips.bposge32
llvm.mips.bsel.v
llvm.mips.bseli.b
llvm.mips.bset.b
llvm.mips.bset.d
llvm.mips.bset.h
llvm.mips.bset.w
llvm.mips.bseti.b
llvm.mips.bseti.d
llvm.mips.bseti.h
llvm.mips.bseti.w
llvm.mips.bz.b
llvm.mips.bz.d
llvm.mips.bz.h
llvm.mips.bz.v
llvm.mips.bz.w
llvm.mips.ceq.b
llvm.mips.ceq.d
llvm.mips.ceq.h
llvm.mips.ceq.w
llvm.mips.ceqi.b
llvm.mips.ceqi.d
llvm.mips.ceqi.h
llvm.mips.ceqi.w
llvm.mips.cfcmsa
llvm.mips.cle.s.b
llvm.mips.cle.s.d
llvm.mips.cle.s.h
llvm.mips.cle.s.w
llvm.mips.cle.u.b
llvm.mips.cle.u.d
llvm.mips.cle.u.h
llvm.mips.cle.u.w
llvm.mips.clei.s.b
llvm.mips.clei.s.d
llvm.mips.clei.s.h
llvm.mips.clei.s.w
llvm.mips.clei.u.b
llvm.mips.clei.u.d
llvm.mips.clei.u.h
llvm.mips.clei.u.w
llvm.mips.clt.s.b
llvm.mips.clt.s.d
llvm.mips.clt.s.h
llvm.mips.clt.s.w
llvm.mips.clt.u.b
llvm.mips.clt.u.d
llvm.mips.clt.u.h
llvm.mips.clt.u.w
llvm.mips.clti.s.b
llvm.mips.clti.s.d
llvm.mips.clti.s.h
llvm.mips.clti.s.w
llvm.mips.clti.u.b
llvm.mips.clti.u.d
llvm.mips.clti.u.h
llvm.mips.clti.u.w
llvm.mips.cmp.eq.ph
llvm.mips.cmp.le.ph
llvm.mips.cmp.lt.ph
llvm.mips.cmpgdu.eq.qb
llvm.mips.cmpgdu.le.qb
llvm.mips.cmpgdu.lt.qb
llvm.mips.cmpgu.eq.qb
llvm.mips.cmpgu.le.qb
llvm.mips.cmpgu.lt.qb
llvm.mips.cmpu.eq.qb
llvm.mips.cmpu.le.qb
llvm.mips.cmpu.lt.qb
llvm.mips.copy.s.b
llvm.mips.copy.s.d
llvm.mips.copy.s.h
llvm.mips.copy.s.w
llvm.mips.copy.u.b
llvm.mips.copy.u.d
llvm.mips.copy.u.h
llvm.mips.copy.u.w
llvm.mips.ctcmsa
llvm.mips.div.s.b
llvm.mips.div.s.d
llvm.mips.div.s.h
llvm.mips.div.s.w
llvm.mips.div.u.b
llvm.mips.div.u.d
llvm.mips.div.u.h
llvm.mips.div.u.w
llvm.mips.dotp.s.d
llvm.mips.dotp.s.h
llvm.mips.dotp.s.w
llvm.mips.dotp.u.d
llvm.mips.dotp.u.h
llvm.mips.dotp.u.w
llvm.mips.dpa.w.ph
llvm.mips.dpadd.s.d
llvm.mips.dpadd.s.h
llvm.mips.dpadd.s.w
llvm.mips.dpadd.u.d
llvm.mips.dpadd.u.h
llvm.mips.dpadd.u.w
llvm.mips.dpaq.s.w.ph
llvm.mips.dpaq.sa.l.w
llvm.mips.dpaqx.s.w.ph
llvm.mips.dpaqx.sa.w.ph
llvm.mips.dpau.h.qbl
llvm.mips.dpau.h.qbr
llvm.mips.dpax.w.ph
llvm.mips.dps.w.ph
llvm.mips.dpsq.s.w.ph
llvm.mips.dpsq.sa.l.w
llvm.mips.dpsqx.s.w.ph
llvm.mips.dpsqx.sa.w.ph
llvm.mips.dpsu.h.qbl
llvm.mips.dpsu.h.qbr
llvm.mips.dpsub.s.d
llvm.mips.dpsub.s.h
llvm.mips.dpsub.s.w
llvm.mips.dpsub.u.d
llvm.mips.dpsub.u.h
llvm.mips.dpsub.u.w
llvm.mips.dpsx.w.ph
llvm.mips.extp
llvm.mips.extpdp
llvm.mips.extr.r.w
llvm.mips.extr.rs.w
llvm.mips.extr.s.h
llvm.mips.extr.w
llvm.mips.fadd.d
llvm.mips.fadd.w
llvm.mips.fcaf.d
llvm.mips.fcaf.w
llvm.mips.fceq.d
llvm.mips.fceq.w
llvm.mips.fclass.d
llvm.mips.fclass.w
llvm.mips.fcle.d
llvm.mips.fcle.w
llvm.mips.fclt.d
llvm.mips.fclt.w
llvm.mips.fcne.d
llvm.mips.fcne.w
llvm.mips.fcor.d
llvm.mips.fcor.w
llvm.mips.fcueq.d
llvm.mips.fcueq.w
llvm.mips.fcule.d
llvm.mips.fcule.w
llvm.mips.fcult.d
llvm.mips.fcult.w
llvm.mips.fcun.d
llvm.mips.fcun.w
llvm.mips.fcune.d
llvm.mips.fcune.w
llvm.mips.fdiv.d
llvm.mips.fdiv.w
llvm.mips.fexdo.h
llvm.mips.fexdo.w
llvm.mips.fexp2.d
llvm.mips.fexp2.w
llvm.mips.fexupl.d
llvm.mips.fexupl.w
llvm.mips.fexupr.d
llvm.mips.fexupr.w
llvm.mips.ffint.s.d
llvm.mips.ffint.s.w
llvm.mips.ffint.u.d
llvm.mips.ffint.u.w
llvm.mips.ffql.d
llvm.mips.ffql.w
llvm.mips.ffqr.d
llvm.mips.ffqr.w
llvm.mips.fill.b
llvm.mips.fill.d
llvm.mips.fill.h
llvm.mips.fill.w
llvm.mips.flog2.d
llvm.mips.flog2.w
llvm.mips.fmadd.d
llvm.mips.fmadd.w
llvm.mips.fmax.a.d
llvm.mips.fmax.a.w
llvm.mips.fmax.d
llvm.mips.fmax.w
llvm.mips.fmin.a.d
llvm.mips.fmin.a.w
llvm.mips.fmin.d
llvm.mips.fmin.w
llvm.mips.fmsub.d
llvm.mips.fmsub.w
llvm.mips.fmul.d
llvm.mips.fmul.w
llvm.mips.frcp.d
llvm.mips.frcp.w
llvm.mips.frint.d
llvm.mips.frint.w
llvm.mips.frsqrt.d
llvm.mips.frsqrt.w
llvm.mips.fsaf.d
llvm.mips.fsaf.w
llvm.mips.fseq.d
llvm.mips.fseq.w
llvm.mips.fsle.d
llvm.mips.fsle.w
llvm.mips.fslt.d
llvm.mips.fslt.w
llvm.mips.fsne.d
llvm.mips.fsne.w
llvm.mips.fsor.d
llvm.mips.fsor.w
llvm.mips.fsqrt.d
llvm.mips.fsqrt.w
llvm.mips.fsub.d
llvm.mips.fsub.w
llvm.mips.fsueq.d
llvm.mips.fsueq.w
llvm.mips.fsule.d
llvm.mips.fsule.w
llvm.mips.fsult.d
llvm.mips.fsult.w
llvm.mips.fsun.d
llvm.mips.fsun.w
llvm.mips.fsune.d
llvm.mips.fsune.w
llvm.mips.ftint.s.d
llvm.mips.ftint.s.w
llvm.mips.ftint.u.d
llvm.mips.ftint.u.w
llvm.mips.ftq.h
llvm.mips.ftq.w
llvm.mips.ftrunc.s.d
llvm.mips.ftrunc.s.w
llvm.mips.ftrunc.u.d
llvm.mips.ftrunc.u.w
llvm.mips.hadd.s.d
llvm.mips.hadd.s.h
llvm.mips.hadd.s.w
llvm.mips.hadd.u.d
llvm.mips.hadd.u.h
llvm.mips.hadd.u.w
llvm.mips.hsub.s.d
llvm.mips.hsub.s.h
llvm.mips.hsub.s.w
llvm.mips.hsub.u.d
llvm.mips.hsub.u.h
llvm.mips.hsub.u.w
llvm.mips.ilvev.b
llvm.mips.ilvev.d
llvm.mips.ilvev.h
llvm.mips.ilvev.w
llvm.mips.ilvl.b
llvm.mips.ilvl.d
llvm.mips.ilvl.h
llvm.mips.ilvl.w
llvm.mips.ilvod.b
llvm.mips.ilvod.d
llvm.mips.ilvod.h
llvm.mips.ilvod.w
llvm.mips.ilvr.b
llvm.mips.ilvr.d
llvm.mips.ilvr.h
llvm.mips.ilvr.w
llvm.mips.insert.b
llvm.mips.insert.d
llvm.mips.insert.h
llvm.mips.insert.w
llvm.mips.insv
llvm.mips.insve.b
llvm.mips.insve.d
llvm.mips.insve.h
llvm.mips.insve.w
llvm.mips.lbux
llvm.mips.ld.b
llvm.mips.ld.d
llvm.mips.ld.h
llvm.mips.ld.w
llvm.mips.ldi.b
llvm.mips.ldi.d
llvm.mips.ldi.h
llvm.mips.ldi.w
llvm.mips.lhx
llvm.mips.lsa
llvm.mips.lwx
llvm.mips.madd
llvm.mips.madd.q.h
llvm.mips.madd.q.w
llvm.mips.maddr.q.h
llvm.mips.maddr.q.w
llvm.mips.maddu
llvm.mips.maddv.b
llvm.mips.maddv.d
llvm.mips.maddv.h
llvm.mips.maddv.w
llvm.mips.maq.s.w.phl
llvm.mips.maq.s.w.phr
llvm.mips.maq.sa.w.phl
llvm.mips.maq.sa.w.phr
llvm.mips.max.a.b
llvm.mips.max.a.d
llvm.mips.max.a.h
llvm.mips.max.a.w
llvm.mips.max.s.b
llvm.mips.max.s.d
llvm.mips.max.s.h
llvm.mips.max.s.w
llvm.mips.max.u.b
llvm.mips.max.u.d
llvm.mips.max.u.h
llvm.mips.max.u.w
llvm.mips.maxi.s.b
llvm.mips.maxi.s.d
llvm.mips.maxi.s.h
llvm.mips.maxi.s.w
llvm.mips.maxi.u.b
llvm.mips.maxi.u.d
llvm.mips.maxi.u.h
llvm.mips.maxi.u.w
llvm.mips.min.a.b
llvm.mips.min.a.d
llvm.mips.min.a.h
llvm.mips.min.a.w
llvm.mips.min.s.b
llvm.mips.min.s.d
llvm.mips.min.s.h
llvm.mips.min.s.w
llvm.mips.min.u.b
llvm.mips.min.u.d
llvm.mips.min.u.h
llvm.mips.min.u.w
llvm.mips.mini.s.b
llvm.mips.mini.s.d
llvm.mips.mini.s.h
llvm.mips.mini.s.w
llvm.mips.mini.u.b
llvm.mips.mini.u.d
llvm.mips.mini.u.h
llvm.mips.mini.u.w
llvm.mips.mod.s.b
llvm.mips.mod.s.d
llvm.mips.mod.s.h
llvm.mips.mod.s.w
llvm.mips.mod.u.b
llvm.mips.mod.u.d
llvm.mips.mod.u.h
llvm.mips.mod.u.w
llvm.mips.modsub
llvm.mips.move.v
llvm.mips.msub
llvm.mips.msub.q.h
llvm.mips.msub.q.w
llvm.mips.msubr.q.h
llvm.mips.msubr.q.w
llvm.mips.msubu
llvm.mips.msubv.b
llvm.mips.msubv.d
llvm.mips.msubv.h
llvm.mips.msubv.w
llvm.mips.mthlip
llvm.mips.mul.ph
llvm.mips.mul.q.h
llvm.mips.mul.q.w
llvm.mips.mul.s.ph
llvm.mips.muleq.s.w.phl
llvm.mips.muleq.s.w.phr
llvm.mips.muleu.s.ph.qbl
llvm.mips.muleu.s.ph.qbr
llvm.mips.mulq.rs.ph
llvm.mips.mulq.rs.w
llvm.mips.mulq.s.ph
llvm.mips.mulq.s.w
llvm.mips.mulr.q.h
llvm.mips.mulr.q.w
llvm.mips.mulsa.w.ph
llvm.mips.mulsaq.s.w.ph
llvm.mips.mult
llvm.mips.multu
llvm.mips.mulv.b
llvm.mips.mulv.d
llvm.mips.mulv.h
llvm.mips.mulv.w
llvm.mips.nloc.b
llvm.mips.nloc.d
llvm.mips.nloc.h
llvm.mips.nloc.w
llvm.mips.nlzc.b
llvm.mips.nlzc.d
llvm.mips.nlzc.h
llvm.mips.nlzc.w
llvm.mips.nor.v
llvm.mips.nori.b
llvm.mips.or.v
llvm.mips.ori.b
llvm.mips.packrl.ph
llvm.mips.pckev.b
llvm.mips.pckev.d
llvm.mips.pckev.h
llvm.mips.pckev.w
llvm.mips.pckod.b
llvm.mips.pckod.d
llvm.mips.pckod.h
llvm.mips.pckod.w
llvm.mips.pcnt.b
llvm.mips.pcnt.d
llvm.mips.pcnt.h
llvm.mips.pcnt.w
llvm.mips.pick.ph
llvm.mips.pick.qb
llvm.mips.preceq.w.phl
llvm.mips.preceq.w.phr
llvm.mips.precequ.ph.qbl
llvm.mips.precequ.ph.qbla
llvm.mips.precequ.ph.qbr
llvm.mips.precequ.ph.qbra
llvm.mips.preceu.ph.qbl
llvm.mips.preceu.ph.qbla
llvm.mips.preceu.ph.qbr
llvm.mips.preceu.ph.qbra
llvm.mips.precr.qb.ph
llvm.mips.precr.sra.ph.w
llvm.mips.precr.sra.r.ph.w
llvm.mips.precrq.ph.w
llvm.mips.precrq.qb.ph
llvm.mips.precrq.rs.ph.w
llvm.mips.precrqu.s.qb.ph
llvm.mips.prepend
llvm.mips.raddu.w.qb
llvm.mips.rddsp
llvm.mips.repl.ph
llvm.mips.repl.qb
llvm.mips.sat.s.b
llvm.mips.sat.s.d
llvm.mips.sat.s.h
llvm.mips.sat.s.w
llvm.mips.sat.u.b
llvm.mips.sat.u.d
llvm.mips.sat.u.h
llvm.mips.sat.u.w
llvm.mips.shf.b
llvm.mips.shf.h
llvm.mips.shf.w
llvm.mips.shilo
llvm.mips.shll.ph
llvm.mips.shll.qb
llvm.mips.shll.s.ph
llvm.mips.shll.s.w
llvm.mips.shra.ph
llvm.mips.shra.qb
llvm.mips.shra.r.ph
llvm.mips.shra.r.qb
llvm.mips.shra.r.w
llvm.mips.shrl.ph
llvm.mips.shrl.qb
llvm.mips.sld.b
llvm.mips.sld.d
llvm.mips.sld.h
llvm.mips.sld.w
llvm.mips.sldi.b
llvm.mips.sldi.d
llvm.mips.sldi.h
llvm.mips.sldi.w
llvm.mips.sll.b
llvm.mips.sll.d
llvm.mips.sll.h
llvm.mips.sll.w
llvm.mips.slli.b
llvm.mips.slli.d
llvm.mips.slli.h
llvm.mips.slli.w
llvm.mips.splat.b
llvm.mips.splat.d
llvm.mips.splat.h
llvm.mips.splat.w
llvm.mips.splati.b
llvm.mips.splati.d
llvm.mips.splati.h
llvm.mips.splati.w
llvm.mips.sra.b
llvm.mips.sra.d
llvm.mips.sra.h
llvm.mips.sra.w
llvm.mips.srai.b
llvm.mips.srai.d
llvm.mips.srai.h
llvm.mips.srai.w
llvm.mips.srar.b
llvm.mips.srar.d
llvm.mips.srar.h
llvm.mips.srar.w
llvm.mips.srari.b
llvm.mips.srari.d
llvm.mips.srari.h
llvm.mips.srari.w
llvm.mips.srl.b
llvm.mips.srl.d
llvm.mips.srl.h
llvm.mips.srl.w
llvm.mips.srli.b
llvm.mips.srli.d
llvm.mips.srli.h
llvm.mips.srli.w
llvm.mips.srlr.b
llvm.mips.srlr.d
llvm.mips.srlr.h
llvm.mips.srlr.w
llvm.mips.srlri.b
llvm.mips.srlri.d
llvm.mips.srlri.h
llvm.mips.srlri.w
llvm.mips.st.b
llvm.mips.st.d
llvm.mips.st.h
llvm.mips.st.w
llvm.mips.subq.ph
llvm.mips.subq.s.ph
llvm.mips.subq.s.w
llvm.mips.subqh.ph
llvm.mips.subqh.r.ph
llvm.mips.subqh.r.w
llvm.mips.subqh.w
llvm.mips.subs.s.b
llvm.mips.subs.s.d
llvm.mips.subs.s.h
llvm.mips.subs.s.w
llvm.mips.subs.u.b
llvm.mips.subs.u.d
llvm.mips.subs.u.h
llvm.mips.subs.u.w
llvm.mips.subsus.u.b
llvm.mips.subsus.u.d
llvm.mips.subsus.u.h
llvm.mips.subsus.u.w
llvm.mips.subsuu.s.b
llvm.mips.subsuu.s.d
llvm.mips.subsuu.s.h
llvm.mips.subsuu.s.w
llvm.mips.subu.ph
llvm.mips.subu.qb
llvm.mips.subu.s.ph
llvm.mips.subu.s.qb
llvm.mips.subuh.qb
llvm.mips.subuh.r.qb
llvm.mips.subv.b
llvm.mips.subv.d
llvm.mips.subv.h
llvm.mips.subv.w
llvm.mips.subvi.b
llvm.mips.subvi.d
llvm.mips.subvi.h
llvm.mips.subvi.w
llvm.mips.vshf.b
llvm.mips.vshf.d
llvm.mips.vshf.h
llvm.mips.vshf.w
llvm.mips.wrdsp
llvm.mips.xor.v
llvm.mips.xori.b
llvm.nearbyint
llvm.nvvm.abs.i
llvm.nvvm.abs.ll
llvm.nvvm.add.rm.d
llvm.nvvm.add.rm.f
llvm.nvvm.add.rm.ftz.f
llvm.nvvm.add.rn.d
llvm.nvvm.add.rn.f
llvm.nvvm.add.rn.ftz.f
llvm.nvvm.add.rp.d
llvm.nvvm.add.rp.f
llvm.nvvm.add.rp.ftz.f
llvm.nvvm.add.rz.d
llvm.nvvm.add.rz.f
llvm.nvvm.add.rz.ftz.f
llvm.nvvm.atomic.load.add.f32
llvm.nvvm.atomic.load.dec.32
llvm.nvvm.atomic.load.inc.32
llvm.nvvm.barrier0
llvm.nvvm.barrier0.and
llvm.nvvm.barrier0.or
llvm.nvvm.barrier0.popc
llvm.nvvm.bitcast.d2ll
llvm.nvvm.bitcast.f2i
llvm.nvvm.bitcast.i2f
llvm.nvvm.bitcast.ll2d
llvm.nvvm.brev32
llvm.nvvm.brev64
llvm.nvvm.ceil.d
llvm.nvvm.ceil.f
llvm.nvvm.ceil.ftz.f
llvm.nvvm.clz.i
llvm.nvvm.clz.ll
llvm.nvvm.compiler.error
llvm.nvvm.compiler.warn
llvm.nvvm.cos.approx.f
llvm.nvvm.cos.approx.ftz.f
llvm.nvvm.d2f.rm
llvm.nvvm.d2f.rm.ftz
llvm.nvvm.d2f.rn
llvm.nvvm.d2f.rn.ftz
llvm.nvvm.d2f.rp
llvm.nvvm.d2f.rp.ftz
llvm.nvvm.d2f.rz
llvm.nvvm.d2f.rz.ftz
llvm.nvvm.d2i.hi
llvm.nvvm.d2i.lo
llvm.nvvm.d2i.rm
llvm.nvvm.d2i.rn
llvm.nvvm.d2i.rp
llvm.nvvm.d2i.rz
llvm.nvvm.d2ll.rm
llvm.nvvm.d2ll.rn
llvm.nvvm.d2ll.rp
llvm.nvvm.d2ll.rz
llvm.nvvm.d2ui.rm
llvm.nvvm.d2ui.rn
llvm.nvvm.d2ui.rp
llvm.nvvm.d2ui.rz
llvm.nvvm.d2ull.rm
llvm.nvvm.d2ull.rn
llvm.nvvm.d2ull.rp
llvm.nvvm.d2ull.rz
llvm.nvvm.div.approx.f
llvm.nvvm.div.approx.ftz.f
llvm.nvvm.div.rm.d
llvm.nvvm.div.rm.f
llvm.nvvm.div.rm.ftz.f
llvm.nvvm.div.rn.d
llvm.nvvm.div.rn.f
llvm.nvvm.div.rn.ftz.f
llvm.nvvm.div.rp.d
llvm.nvvm.div.rp.f
llvm.nvvm.div.rp.ftz.f
llvm.nvvm.div.rz.d
llvm.nvvm.div.rz.f
llvm.nvvm.div.rz.ftz.f
llvm.nvvm.ex2.approx.d
llvm.nvvm.ex2.approx.f
llvm.nvvm.ex2.approx.ftz.f
llvm.nvvm.f2h.rn
llvm.nvvm.f2h.rn.ftz
llvm.nvvm.f2i.rm
llvm.nvvm.f2i.rm.ftz
llvm.nvvm.f2i.rn
llvm.nvvm.f2i.rn.ftz
llvm.nvvm.f2i.rp
llvm.nvvm.f2i.rp.ftz
llvm.nvvm.f2i.rz
llvm.nvvm.f2i.rz.ftz
llvm.nvvm.f2ll.rm
llvm.nvvm.f2ll.rm.ftz
llvm.nvvm.f2ll.rn
llvm.nvvm.f2ll.rn.ftz
llvm.nvvm.f2ll.rp
llvm.nvvm.f2ll.rp.ftz
llvm.nvvm.f2ll.rz
llvm.nvvm.f2ll.rz.ftz
llvm.nvvm.f2ui.rm
llvm.nvvm.f2ui.rm.ftz
llvm.nvvm.f2ui.rn
llvm.nvvm.f2ui.rn.ftz
llvm.nvvm.f2ui.rp
llvm.nvvm.f2ui.rp.ftz
llvm.nvvm.f2ui.rz
llvm.nvvm.f2ui.rz.ftz
llvm.nvvm.f2ull.rm
llvm.nvvm.f2ull.rm.ftz
llvm.nvvm.f2ull.rn
llvm.nvvm.f2ull.rn.ftz
llvm.nvvm.f2ull.rp
llvm.nvvm.f2ull.rp.ftz
llvm.nvvm.f2ull.rz
llvm.nvvm.f2ull.rz.ftz
llvm.nvvm.fabs.d
llvm.nvvm.fabs.f
llvm.nvvm.fabs.ftz.f
llvm.nvvm.floor.d
llvm.nvvm.floor.f
llvm.nvvm.floor.ftz.f
llvm.nvvm.fma.rm.d
llvm.nvvm.fma.rm.f
llvm.nvvm.fma.rm.ftz.f
llvm.nvvm.fma.rn.d
llvm.nvvm.fma.rn.f
llvm.nvvm.fma.rn.ftz.f
llvm.nvvm.fma.rp.d
llvm.nvvm.fma.rp.f
llvm.nvvm.fma.rp.ftz.f
llvm.nvvm.fma.rz.d
llvm.nvvm.fma.rz.f
llvm.nvvm.fma.rz.ftz.f
llvm.nvvm.fmax.d
llvm.nvvm.fmax.f
llvm.nvvm.fmax.ftz.f
llvm.nvvm.fmin.d
llvm.nvvm.fmin.f
llvm.nvvm.fmin.ftz.f
llvm.nvvm.h2f
llvm.nvvm.i2d.rm
llvm.nvvm.i2d.rn
llvm.nvvm.i2d.rp
llvm.nvvm.i2d.rz
llvm.nvvm.i2f.rm
llvm.nvvm.i2f.rn
llvm.nvvm.i2f.rp
llvm.nvvm.i2f.rz
llvm.nvvm.isspacep.const
llvm.nvvm.isspacep.global
llvm.nvvm.isspacep.local
llvm.nvvm.isspacep.shared
llvm.nvvm.istypep.sampler
llvm.nvvm.istypep.surface
llvm.nvvm.istypep.texture
llvm.nvvm.ldg.global.f
llvm.nvvm.ldg.global.i
llvm.nvvm.ldg.global.p
llvm.nvvm.ldu.global.f
llvm.nvvm.ldu.global.i
llvm.nvvm.ldu.global.p
llvm.nvvm.lg2.approx.d
llvm.nvvm.lg2.approx.f
llvm.nvvm.lg2.approx.ftz.f
llvm.nvvm.ll2d.rm
llvm.nvvm.ll2d.rn
llvm.nvvm.ll2d.rp
llvm.nvvm.ll2d.rz
llvm.nvvm.ll2f.rm
llvm.nvvm.ll2f.rn
llvm.nvvm.ll2f.rp
llvm.nvvm.ll2f.rz
llvm.nvvm.lohi.i2d
llvm.nvvm.max.i
llvm.nvvm.max.ll
llvm.nvvm.max.ui
llvm.nvvm.max.ull
llvm.nvvm.membar.cta
llvm.nvvm.membar.gl
llvm.nvvm.membar.sys
llvm.nvvm.min.i
llvm.nvvm.min.ll
llvm.nvvm.min.ui
llvm.nvvm.min.ull
llvm.nvvm.move.double
llvm.nvvm.move.float
llvm.nvvm.move.i16
llvm.nvvm.move.i32
llvm.nvvm.move.i64
llvm.nvvm.move.ptr
llvm.nvvm.mul24.i
llvm.nvvm.mul24.ui
llvm.nvvm.mul.rm.d
llvm.nvvm.mul.rm.f
llvm.nvvm.mul.rm.ftz.f
llvm.nvvm.mul.rn.d
llvm.nvvm.mul.rn.f
llvm.nvvm.mul.rn.ftz.f
llvm.nvvm.mul.rp.d
llvm.nvvm.mul.rp.f
llvm.nvvm.mul.rp.ftz.f
llvm.nvvm.mul.rz.d
llvm.nvvm.mul.rz.f
llvm.nvvm.mul.rz.ftz.f
llvm.nvvm.mulhi.i
llvm.nvvm.mulhi.ll
llvm.nvvm.mulhi.ui
llvm.nvvm.mulhi.ull
llvm.nvvm.popc.i
llvm.nvvm.popc.ll
llvm.nvvm.prmt
llvm.nvvm.ptr.constant.to.gen
llvm.nvvm.ptr.gen.to.constant
llvm.nvvm.ptr.gen.to.global
llvm.nvvm.ptr.gen.to.local
llvm.nvvm.ptr.gen.to.param
llvm.nvvm.ptr.gen.to.shared
llvm.nvvm.ptr.global.to.gen
llvm.nvvm.ptr.local.to.gen
llvm.nvvm.ptr.shared.to.gen
llvm.nvvm.rcp.approx.ftz.d
llvm.nvvm.rcp.rm.d
llvm.nvvm.rcp.rm.f
llvm.nvvm.rcp.rm.ftz.f
llvm.nvvm.rcp.rn.d
llvm.nvvm.rcp.rn.f
llvm.nvvm.rcp.rn.ftz.f
llvm.nvvm.rcp.rp.d
llvm.nvvm.rcp.rp.f
llvm.nvvm.rcp.rp.ftz.f
llvm.nvvm.rcp.rz.d
llvm.nvvm.rcp.rz.f
llvm.nvvm.rcp.rz.ftz.f
llvm.nvvm.read.ptx.sreg.ctaid.x
llvm.nvvm.read.ptx.sreg.ctaid.y
llvm.nvvm.read.ptx.sreg.ctaid.z
llvm.nvvm.read.ptx.sreg.envreg0
llvm.nvvm.read.ptx.sreg.envreg1
llvm.nvvm.read.ptx.sreg.envreg10
llvm.nvvm.read.ptx.sreg.envreg11
llvm.nvvm.read.ptx.sreg.envreg12
llvm.nvvm.read.ptx.sreg.envreg13
llvm.nvvm.read.ptx.sreg.envreg14
llvm.nvvm.read.ptx.sreg.envreg15
llvm.nvvm.read.ptx.sreg.envreg16
llvm.nvvm.read.ptx.sreg.envreg17
llvm.nvvm.read.ptx.sreg.envreg18
llvm.nvvm.read.ptx.sreg.envreg19
llvm.nvvm.read.ptx.sreg.envreg2
llvm.nvvm.read.ptx.sreg.envreg20
llvm.nvvm.read.ptx.sreg.envreg21
llvm.nvvm.read.ptx.sreg.envreg22
llvm.nvvm.read.ptx.sreg.envreg23
llvm.nvvm.read.ptx.sreg.envreg24
llvm.nvvm.read.ptx.sreg.envreg25
llvm.nvvm.read.ptx.sreg.envreg26
llvm.nvvm.read.ptx.sreg.envreg27
llvm.nvvm.read.ptx.sreg.envreg28
llvm.nvvm.read.ptx.sreg.envreg29
llvm.nvvm.read.ptx.sreg.envreg3
llvm.nvvm.read.ptx.sreg.envreg30
llvm.nvvm.read.ptx.sreg.envreg31
llvm.nvvm.read.ptx.sreg.envreg4
llvm.nvvm.read.ptx.sreg.envreg5
llvm.nvvm.read.ptx.sreg.envreg6
llvm.nvvm.read.ptx.sreg.envreg7
llvm.nvvm.read.ptx.sreg.envreg8
llvm.nvvm.read.ptx.sreg.envreg9
llvm.nvvm.read.ptx.sreg.nctaid.x
llvm.nvvm.read.ptx.sreg.nctaid.y
llvm.nvvm.read.ptx.sreg.nctaid.z
llvm.nvvm.read.ptx.sreg.ntid.x
llvm.nvvm.read.ptx.sreg.ntid.y
llvm.nvvm.read.ptx.sreg.ntid.z
llvm.nvvm.read.ptx.sreg.tid.x
llvm.nvvm.read.ptx.sreg.tid.y
llvm.nvvm.read.ptx.sreg.tid.z
llvm.nvvm.read.ptx.sreg.warpsize
llvm.nvvm.reflect
llvm.nvvm.rotate.b32
llvm.nvvm.rotate.b64
llvm.nvvm.rotate.right.b64
llvm.nvvm.round.d
llvm.nvvm.round.f
llvm.nvvm.round.ftz.f
llvm.nvvm.rsqrt.approx.d
llvm.nvvm.rsqrt.approx.f
llvm.nvvm.rsqrt.approx.ftz.f
llvm.nvvm.sad.i
llvm.nvvm.sad.ui
llvm.nvvm.saturate.d
llvm.nvvm.saturate.f
llvm.nvvm.saturate.ftz.f
llvm.nvvm.sin.approx.f
llvm.nvvm.sin.approx.ftz.f
llvm.nvvm.sqrt.approx.f
llvm.nvvm.sqrt.approx.ftz.f
llvm.nvvm.sqrt.f
llvm.nvvm.sqrt.rm.d
llvm.nvvm.sqrt.rm.f
llvm.nvvm.sqrt.rm.ftz.f
llvm.nvvm.sqrt.rn.d
llvm.nvvm.sqrt.rn.f
llvm.nvvm.sqrt.rn.ftz.f
llvm.nvvm.sqrt.rp.d
llvm.nvvm.sqrt.rp.f
llvm.nvvm.sqrt.rp.ftz.f
llvm.nvvm.sqrt.rz.d
llvm.nvvm.sqrt.rz.f
llvm.nvvm.sqrt.rz.ftz.f
llvm.nvvm.suld.1d.array.i16.clamp
llvm.nvvm.suld.1d.array.i16.trap
llvm.nvvm.suld.1d.array.i16.zero
llvm.nvvm.suld.1d.array.i32.clamp
llvm.nvvm.suld.1d.array.i32.trap
llvm.nvvm.suld.1d.array.i32.zero
llvm.nvvm.suld.1d.array.i64.clamp
llvm.nvvm.suld.1d.array.i64.trap
llvm.nvvm.suld.1d.array.i64.zero
llvm.nvvm.suld.1d.array.i8.clamp
llvm.nvvm.suld.1d.array.i8.trap
llvm.nvvm.suld.1d.array.i8.zero
llvm.nvvm.suld.1d.array.v2i16.clamp
llvm.nvvm.suld.1d.array.v2i16.trap
llvm.nvvm.suld.1d.array.v2i16.zero
llvm.nvvm.suld.1d.array.v2i32.clamp
llvm.nvvm.suld.1d.array.v2i32.trap
llvm.nvvm.suld.1d.array.v2i32.zero
llvm.nvvm.suld.1d.array.v2i64.clamp
llvm.nvvm.suld.1d.array.v2i64.trap
llvm.nvvm.suld.1d.array.v2i64.zero
llvm.nvvm.suld.1d.array.v2i8.clamp
llvm.nvvm.suld.1d.array.v2i8.trap
llvm.nvvm.suld.1d.array.v2i8.zero
llvm.nvvm.suld.1d.array.v4i16.clamp
llvm.nvvm.suld.1d.array.v4i16.trap
llvm.nvvm.suld.1d.array.v4i16.zero
llvm.nvvm.suld.1d.array.v4i32.clamp
llvm.nvvm.suld.1d.array.v4i32.trap
llvm.nvvm.suld.1d.array.v4i32.zero
llvm.nvvm.suld.1d.array.v4i8.clamp
llvm.nvvm.suld.1d.array.v4i8.trap
llvm.nvvm.suld.1d.array.v4i8.zero
llvm.nvvm.suld.1d.i16.clamp
llvm.nvvm.suld.1d.i16.trap
llvm.nvvm.suld.1d.i16.zero
llvm.nvvm.suld.1d.i32.clamp
llvm.nvvm.suld.1d.i32.trap
llvm.nvvm.suld.1d.i32.zero
llvm.nvvm.suld.1d.i64.clamp
llvm.nvvm.suld.1d.i64.trap
llvm.nvvm.suld.1d.i64.zero
llvm.nvvm.suld.1d.i8.clamp
llvm.nvvm.suld.1d.i8.trap
llvm.nvvm.suld.1d.i8.zero
llvm.nvvm.suld.1d.v2i16.clamp
llvm.nvvm.suld.1d.v2i16.trap
llvm.nvvm.suld.1d.v2i16.zero
llvm.nvvm.suld.1d.v2i32.clamp
llvm.nvvm.suld.1d.v2i32.trap
llvm.nvvm.suld.1d.v2i32.zero
llvm.nvvm.suld.1d.v2i64.clamp
llvm.nvvm.suld.1d.v2i64.trap
llvm.nvvm.suld.1d.v2i64.zero
llvm.nvvm.suld.1d.v2i8.clamp
llvm.nvvm.suld.1d.v2i8.trap
llvm.nvvm.suld.1d.v2i8.zero
llvm.nvvm.suld.1d.v4i16.clamp
llvm.nvvm.suld.1d.v4i16.trap
llvm.nvvm.suld.1d.v4i16.zero
llvm.nvvm.suld.1d.v4i32.clamp
llvm.nvvm.suld.1d.v4i32.trap
llvm.nvvm.suld.1d.v4i32.zero
llvm.nvvm.suld.1d.v4i8.clamp
llvm.nvvm.suld.1d.v4i8.trap
llvm.nvvm.suld.1d.v4i8.zero
llvm.nvvm.suld.2d.array.i16.clamp
llvm.nvvm.suld.2d.array.i16.trap
llvm.nvvm.suld.2d.array.i16.zero
llvm.nvvm.suld.2d.array.i32.clamp
llvm.nvvm.suld.2d.array.i32.trap
llvm.nvvm.suld.2d.array.i32.zero
llvm.nvvm.suld.2d.array.i64.clamp
llvm.nvvm.suld.2d.array.i64.trap
llvm.nvvm.suld.2d.array.i64.zero
llvm.nvvm.suld.2d.array.i8.clamp
llvm.nvvm.suld.2d.array.i8.trap
llvm.nvvm.suld.2d.array.i8.zero
llvm.nvvm.suld.2d.array.v2i16.clamp
llvm.nvvm.suld.2d.array.v2i16.trap
llvm.nvvm.suld.2d.array.v2i16.zero
llvm.nvvm.suld.2d.array.v2i32.clamp
llvm.nvvm.suld.2d.array.v2i32.trap
llvm.nvvm.suld.2d.array.v2i32.zero
llvm.nvvm.suld.2d.array.v2i64.clamp
llvm.nvvm.suld.2d.array.v2i64.trap
llvm.nvvm.suld.2d.array.v2i64.zero
llvm.nvvm.suld.2d.array.v2i8.clamp
llvm.nvvm.suld.2d.array.v2i8.trap
llvm.nvvm.suld.2d.array.v2i8.zero
llvm.nvvm.suld.2d.array.v4i16.clamp
llvm.nvvm.suld.2d.array.v4i16.trap
llvm.nvvm.suld.2d.array.v4i16.zero
llvm.nvvm.suld.2d.array.v4i32.clamp
llvm.nvvm.suld.2d.array.v4i32.trap
llvm.nvvm.suld.2d.array.v4i32.zero
llvm.nvvm.suld.2d.array.v4i8.clamp
llvm.nvvm.suld.2d.array.v4i8.trap
llvm.nvvm.suld.2d.array.v4i8.zero
llvm.nvvm.suld.2d.i16.clamp
llvm.nvvm.suld.2d.i16.trap
llvm.nvvm.suld.2d.i16.zero
llvm.nvvm.suld.2d.i32.clamp
llvm.nvvm.suld.2d.i32.trap
llvm.nvvm.suld.2d.i32.zero
llvm.nvvm.suld.2d.i64.clamp
llvm.nvvm.suld.2d.i64.trap
llvm.nvvm.suld.2d.i64.zero
llvm.nvvm.suld.2d.i8.clamp
llvm.nvvm.suld.2d.i8.trap
llvm.nvvm.suld.2d.i8.zero
llvm.nvvm.suld.2d.v2i16.clamp
llvm.nvvm.suld.2d.v2i16.trap
llvm.nvvm.suld.2d.v2i16.zero
llvm.nvvm.suld.2d.v2i32.clamp
llvm.nvvm.suld.2d.v2i32.trap
llvm.nvvm.suld.2d.v2i32.zero
llvm.nvvm.suld.2d.v2i64.clamp
llvm.nvvm.suld.2d.v2i64.trap
llvm.nvvm.suld.2d.v2i64.zero
llvm.nvvm.suld.2d.v2i8.clamp
llvm.nvvm.suld.2d.v2i8.trap
llvm.nvvm.suld.2d.v2i8.zero
llvm.nvvm.suld.2d.v4i16.clamp
llvm.nvvm.suld.2d.v4i16.trap
llvm.nvvm.suld.2d.v4i16.zero
llvm.nvvm.suld.2d.v4i32.clamp
llvm.nvvm.suld.2d.v4i32.trap
llvm.nvvm.suld.2d.v4i32.zero
llvm.nvvm.suld.2d.v4i8.clamp
llvm.nvvm.suld.2d.v4i8.trap
llvm.nvvm.suld.2d.v4i8.zero
llvm.nvvm.suld.3d.i16.clamp
llvm.nvvm.suld.3d.i16.trap
llvm.nvvm.suld.3d.i16.zero
llvm.nvvm.suld.3d.i32.clamp
llvm.nvvm.suld.3d.i32.trap
llvm.nvvm.suld.3d.i32.zero
llvm.nvvm.suld.3d.i64.clamp
llvm.nvvm.suld.3d.i64.trap
llvm.nvvm.suld.3d.i64.zero
llvm.nvvm.suld.3d.i8.clamp
llvm.nvvm.suld.3d.i8.trap
llvm.nvvm.suld.3d.i8.zero
llvm.nvvm.suld.3d.v2i16.clamp
llvm.nvvm.suld.3d.v2i16.trap
llvm.nvvm.suld.3d.v2i16.zero
llvm.nvvm.suld.3d.v2i32.clamp
llvm.nvvm.suld.3d.v2i32.trap
llvm.nvvm.suld.3d.v2i32.zero
llvm.nvvm.suld.3d.v2i64.clamp
llvm.nvvm.suld.3d.v2i64.trap
llvm.nvvm.suld.3d.v2i64.zero
llvm.nvvm.suld.3d.v2i8.clamp
llvm.nvvm.suld.3d.v2i8.trap
llvm.nvvm.suld.3d.v2i8.zero
llvm.nvvm.suld.3d.v4i16.clamp
llvm.nvvm.suld.3d.v4i16.trap
llvm.nvvm.suld.3d.v4i16.zero
llvm.nvvm.suld.3d.v4i32.clamp
llvm.nvvm.suld.3d.v4i32.trap
llvm.nvvm.suld.3d.v4i32.zero
llvm.nvvm.suld.3d.v4i8.clamp
llvm.nvvm.suld.3d.v4i8.trap
llvm.nvvm.suld.3d.v4i8.zero
llvm.nvvm.suq.array.size
llvm.nvvm.suq.channel.data.type
llvm.nvvm.suq.channel.order
llvm.nvvm.suq.depth
llvm.nvvm.suq.height
llvm.nvvm.suq.width
llvm.nvvm.sust.b.1d.array.i16.clamp
llvm.nvvm.sust.b.1d.array.i16.trap
llvm.nvvm.sust.b.1d.array.i16.zero
llvm.nvvm.sust.b.1d.array.i32.clamp
llvm.nvvm.sust.b.1d.array.i32.trap
llvm.nvvm.sust.b.1d.array.i32.zero
llvm.nvvm.sust.b.1d.array.i64.clamp
llvm.nvvm.sust.b.1d.array.i64.trap
llvm.nvvm.sust.b.1d.array.i64.zero
llvm.nvvm.sust.b.1d.array.i8.clamp
llvm.nvvm.sust.b.1d.array.i8.trap
llvm.nvvm.sust.b.1d.array.i8.zero
llvm.nvvm.sust.b.1d.array.v2i16.clamp
llvm.nvvm.sust.b.1d.array.v2i16.trap
llvm.nvvm.sust.b.1d.array.v2i16.zero
llvm.nvvm.sust.b.1d.array.v2i32.clamp
llvm.nvvm.sust.b.1d.array.v2i32.trap
llvm.nvvm.sust.b.1d.array.v2i32.zero
llvm.nvvm.sust.b.1d.array.v2i64.clamp
llvm.nvvm.sust.b.1d.array.v2i64.trap
llvm.nvvm.sust.b.1d.array.v2i64.zero
llvm.nvvm.sust.b.1d.array.v2i8.clamp
llvm.nvvm.sust.b.1d.array.v2i8.trap
llvm.nvvm.sust.b.1d.array.v2i8.zero
llvm.nvvm.sust.b.1d.array.v4i16.clamp
llvm.nvvm.sust.b.1d.array.v4i16.trap
llvm.nvvm.sust.b.1d.array.v4i16.zero
llvm.nvvm.sust.b.1d.array.v4i32.clamp
llvm.nvvm.sust.b.1d.array.v4i32.trap
llvm.nvvm.sust.b.1d.array.v4i32.zero
llvm.nvvm.sust.b.1d.array.v4i8.clamp
llvm.nvvm.sust.b.1d.array.v4i8.trap
llvm.nvvm.sust.b.1d.array.v4i8.zero
llvm.nvvm.sust.b.1d.i16.clamp
llvm.nvvm.sust.b.1d.i16.trap
llvm.nvvm.sust.b.1d.i16.zero
llvm.nvvm.sust.b.1d.i32.clamp
llvm.nvvm.sust.b.1d.i32.trap
llvm.nvvm.sust.b.1d.i32.zero
llvm.nvvm.sust.b.1d.i64.clamp
llvm.nvvm.sust.b.1d.i64.trap
llvm.nvvm.sust.b.1d.i64.zero
llvm.nvvm.sust.b.1d.i8.clamp
llvm.nvvm.sust.b.1d.i8.trap
llvm.nvvm.sust.b.1d.i8.zero
llvm.nvvm.sust.b.1d.v2i16.clamp
llvm.nvvm.sust.b.1d.v2i16.trap
llvm.nvvm.sust.b.1d.v2i16.zero
llvm.nvvm.sust.b.1d.v2i32.clamp
llvm.nvvm.sust.b.1d.v2i32.trap
llvm.nvvm.sust.b.1d.v2i32.zero
llvm.nvvm.sust.b.1d.v2i64.clamp
llvm.nvvm.sust.b.1d.v2i64.trap
llvm.nvvm.sust.b.1d.v2i64.zero
llvm.nvvm.sust.b.1d.v2i8.clamp
llvm.nvvm.sust.b.1d.v2i8.trap
llvm.nvvm.sust.b.1d.v2i8.zero
llvm.nvvm.sust.b.1d.v4i16.clamp
llvm.nvvm.sust.b.1d.v4i16.trap
llvm.nvvm.sust.b.1d.v4i16.zero
llvm.nvvm.sust.b.1d.v4i32.clamp
llvm.nvvm.sust.b.1d.v4i32.trap
llvm.nvvm.sust.b.1d.v4i32.zero
llvm.nvvm.sust.b.1d.v4i8.clamp
llvm.nvvm.sust.b.1d.v4i8.trap
llvm.nvvm.sust.b.1d.v4i8.zero
llvm.nvvm.sust.b.2d.array.i16.clamp
llvm.nvvm.sust.b.2d.array.i16.trap
llvm.nvvm.sust.b.2d.array.i16.zero
llvm.nvvm.sust.b.2d.array.i32.clamp
llvm.nvvm.sust.b.2d.array.i32.trap
llvm.nvvm.sust.b.2d.array.i32.zero
llvm.nvvm.sust.b.2d.array.i64.clamp
llvm.nvvm.sust.b.2d.array.i64.trap
llvm.nvvm.sust.b.2d.array.i64.zero
llvm.nvvm.sust.b.2d.array.i8.clamp
llvm.nvvm.sust.b.2d.array.i8.trap
llvm.nvvm.sust.b.2d.array.i8.zero
llvm.nvvm.sust.b.2d.array.v2i16.clamp
llvm.nvvm.sust.b.2d.array.v2i16.trap
llvm.nvvm.sust.b.2d.array.v2i16.zero
llvm.nvvm.sust.b.2d.array.v2i32.clamp
llvm.nvvm.sust.b.2d.array.v2i32.trap
llvm.nvvm.sust.b.2d.array.v2i32.zero
llvm.nvvm.sust.b.2d.array.v2i64.clamp
llvm.nvvm.sust.b.2d.array.v2i64.trap
llvm.nvvm.sust.b.2d.array.v2i64.zero
llvm.nvvm.sust.b.2d.array.v2i8.clamp
llvm.nvvm.sust.b.2d.array.v2i8.trap
llvm.nvvm.sust.b.2d.array.v2i8.zero
llvm.nvvm.sust.b.2d.array.v4i16.clamp
llvm.nvvm.sust.b.2d.array.v4i16.trap
llvm.nvvm.sust.b.2d.array.v4i16.zero
llvm.nvvm.sust.b.2d.array.v4i32.clamp
llvm.nvvm.sust.b.2d.array.v4i32.trap
llvm.nvvm.sust.b.2d.array.v4i32.zero
llvm.nvvm.sust.b.2d.array.v4i8.clamp
llvm.nvvm.sust.b.2d.array.v4i8.trap
llvm.nvvm.sust.b.2d.array.v4i8.zero
llvm.nvvm.sust.b.2d.i16.clamp
llvm.nvvm.sust.b.2d.i16.trap
llvm.nvvm.sust.b.2d.i16.zero
llvm.nvvm.sust.b.2d.i32.clamp
llvm.nvvm.sust.b.2d.i32.trap
llvm.nvvm.sust.b.2d.i32.zero
llvm.nvvm.sust.b.2d.i64.clamp
llvm.nvvm.sust.b.2d.i64.trap
llvm.nvvm.sust.b.2d.i64.zero
llvm.nvvm.sust.b.2d.i8.clamp
llvm.nvvm.sust.b.2d.i8.trap
llvm.nvvm.sust.b.2d.i8.zero
llvm.nvvm.sust.b.2d.v2i16.clamp
llvm.nvvm.sust.b.2d.v2i16.trap
llvm.nvvm.sust.b.2d.v2i16.zero
llvm.nvvm.sust.b.2d.v2i32.clamp
llvm.nvvm.sust.b.2d.v2i32.trap
llvm.nvvm.sust.b.2d.v2i32.zero
llvm.nvvm.sust.b.2d.v2i64.clamp
llvm.nvvm.sust.b.2d.v2i64.trap
llvm.nvvm.sust.b.2d.v2i64.zero
llvm.nvvm.sust.b.2d.v2i8.clamp
llvm.nvvm.sust.b.2d.v2i8.trap
llvm.nvvm.sust.b.2d.v2i8.zero
llvm.nvvm.sust.b.2d.v4i16.clamp
llvm.nvvm.sust.b.2d.v4i16.trap
llvm.nvvm.sust.b.2d.v4i16.zero
llvm.nvvm.sust.b.2d.v4i32.clamp
llvm.nvvm.sust.b.2d.v4i32.trap
llvm.nvvm.sust.b.2d.v4i32.zero
llvm.nvvm.sust.b.2d.v4i8.clamp
llvm.nvvm.sust.b.2d.v4i8.trap
llvm.nvvm.sust.b.2d.v4i8.zero
llvm.nvvm.sust.b.3d.i16.clamp
llvm.nvvm.sust.b.3d.i16.trap
llvm.nvvm.sust.b.3d.i16.zero
llvm.nvvm.sust.b.3d.i32.clamp
llvm.nvvm.sust.b.3d.i32.trap
llvm.nvvm.sust.b.3d.i32.zero
llvm.nvvm.sust.b.3d.i64.clamp
llvm.nvvm.sust.b.3d.i64.trap
llvm.nvvm.sust.b.3d.i64.zero
llvm.nvvm.sust.b.3d.i8.clamp
llvm.nvvm.sust.b.3d.i8.trap
llvm.nvvm.sust.b.3d.i8.zero
llvm.nvvm.sust.b.3d.v2i16.clamp
llvm.nvvm.sust.b.3d.v2i16.trap
llvm.nvvm.sust.b.3d.v2i16.zero
llvm.nvvm.sust.b.3d.v2i32.clamp
llvm.nvvm.sust.b.3d.v2i32.trap
llvm.nvvm.sust.b.3d.v2i32.zero
llvm.nvvm.sust.b.3d.v2i64.clamp
llvm.nvvm.sust.b.3d.v2i64.trap
llvm.nvvm.sust.b.3d.v2i64.zero
llvm.nvvm.sust.b.3d.v2i8.clamp
llvm.nvvm.sust.b.3d.v2i8.trap
llvm.nvvm.sust.b.3d.v2i8.zero
llvm.nvvm.sust.b.3d.v4i16.clamp
llvm.nvvm.sust.b.3d.v4i16.trap
llvm.nvvm.sust.b.3d.v4i16.zero
llvm.nvvm.sust.b.3d.v4i32.clamp
llvm.nvvm.sust.b.3d.v4i32.trap
llvm.nvvm.sust.b.3d.v4i32.zero
llvm.nvvm.sust.b.3d.v4i8.clamp
llvm.nvvm.sust.b.3d.v4i8.trap
llvm.nvvm.sust.b.3d.v4i8.zero
llvm.nvvm.sust.p.1d.array.i16.trap
llvm.nvvm.sust.p.1d.array.i32.trap
llvm.nvvm.sust.p.1d.array.i8.trap
llvm.nvvm.sust.p.1d.array.v2i16.trap
llvm.nvvm.sust.p.1d.array.v2i32.trap
llvm.nvvm.sust.p.1d.array.v2i8.trap
llvm.nvvm.sust.p.1d.array.v4i16.trap
llvm.nvvm.sust.p.1d.array.v4i32.trap
llvm.nvvm.sust.p.1d.array.v4i8.trap
llvm.nvvm.sust.p.1d.i16.trap
llvm.nvvm.sust.p.1d.i32.trap
llvm.nvvm.sust.p.1d.i8.trap
llvm.nvvm.sust.p.1d.v2i16.trap
llvm.nvvm.sust.p.1d.v2i32.trap
llvm.nvvm.sust.p.1d.v2i8.trap
llvm.nvvm.sust.p.1d.v4i16.trap
llvm.nvvm.sust.p.1d.v4i32.trap
llvm.nvvm.sust.p.1d.v4i8.trap
llvm.nvvm.sust.p.2d.array.i16.trap
llvm.nvvm.sust.p.2d.array.i32.trap
llvm.nvvm.sust.p.2d.array.i8.trap
llvm.nvvm.sust.p.2d.array.v2i16.trap
llvm.nvvm.sust.p.2d.array.v2i32.trap
llvm.nvvm.sust.p.2d.array.v2i8.trap
llvm.nvvm.sust.p.2d.array.v4i16.trap
llvm.nvvm.sust.p.2d.array.v4i32.trap
llvm.nvvm.sust.p.2d.array.v4i8.trap
llvm.nvvm.sust.p.2d.i16.trap
llvm.nvvm.sust.p.2d.i32.trap
llvm.nvvm.sust.p.2d.i8.trap
llvm.nvvm.sust.p.2d.v2i16.trap
llvm.nvvm.sust.p.2d.v2i32.trap
llvm.nvvm.sust.p.2d.v2i8.trap
llvm.nvvm.sust.p.2d.v4i16.trap
llvm.nvvm.sust.p.2d.v4i32.trap
llvm.nvvm.sust.p.2d.v4i8.trap
llvm.nvvm.sust.p.3d.i16.trap
llvm.nvvm.sust.p.3d.i32.trap
llvm.nvvm.sust.p.3d.i8.trap
llvm.nvvm.sust.p.3d.v2i16.trap
llvm.nvvm.sust.p.3d.v2i32.trap
llvm.nvvm.sust.p.3d.v2i8.trap
llvm.nvvm.sust.p.3d.v4i16.trap
llvm.nvvm.sust.p.3d.v4i32.trap
llvm.nvvm.sust.p.3d.v4i8.trap
llvm.nvvm.swap.lo.hi.b64
llvm.nvvm.tex.1d.array.grad.v4f32.f32
llvm.nvvm.tex.1d.array.grad.v4s32.f32
llvm.nvvm.tex.1d.array.grad.v4u32.f32
llvm.nvvm.tex.1d.array.level.v4f32.f32
llvm.nvvm.tex.1d.array.level.v4s32.f32
llvm.nvvm.tex.1d.array.level.v4u32.f32
llvm.nvvm.tex.1d.array.v4f32.f32
llvm.nvvm.tex.1d.array.v4f32.s32
llvm.nvvm.tex.1d.array.v4s32.f32
llvm.nvvm.tex.1d.array.v4s32.s32
llvm.nvvm.tex.1d.array.v4u32.f32
llvm.nvvm.tex.1d.array.v4u32.s32
llvm.nvvm.tex.1d.grad.v4f32.f32
llvm.nvvm.tex.1d.grad.v4s32.f32
llvm.nvvm.tex.1d.grad.v4u32.f32
llvm.nvvm.tex.1d.level.v4f32.f32
llvm.nvvm.tex.1d.level.v4s32.f32
llvm.nvvm.tex.1d.level.v4u32.f32
llvm.nvvm.tex.1d.v4f32.f32
llvm.nvvm.tex.1d.v4f32.s32
llvm.nvvm.tex.1d.v4s32.f32
llvm.nvvm.tex.1d.v4s32.s32
llvm.nvvm.tex.1d.v4u32.f32
llvm.nvvm.tex.1d.v4u32.s32
llvm.nvvm.tex.2d.array.grad.v4f32.f32
llvm.nvvm.tex.2d.array.grad.v4s32.f32
llvm.nvvm.tex.2d.array.grad.v4u32.f32
llvm.nvvm.tex.2d.array.level.v4f32.f32
llvm.nvvm.tex.2d.array.level.v4s32.f32
llvm.nvvm.tex.2d.array.level.v4u32.f32
llvm.nvvm.tex.2d.array.v4f32.f32
llvm.nvvm.tex.2d.array.v4f32.s32
llvm.nvvm.tex.2d.array.v4s32.f32
llvm.nvvm.tex.2d.array.v4s32.s32
llvm.nvvm.tex.2d.array.v4u32.f32
llvm.nvvm.tex.2d.array.v4u32.s32
llvm.nvvm.tex.2d.grad.v4f32.f32
llvm.nvvm.tex.2d.grad.v4s32.f32
llvm.nvvm.tex.2d.grad.v4u32.f32
llvm.nvvm.tex.2d.level.v4f32.f32
llvm.nvvm.tex.2d.level.v4s32.f32
llvm.nvvm.tex.2d.level.v4u32.f32
llvm.nvvm.tex.2d.v4f32.f32
llvm.nvvm.tex.2d.v4f32.s32
llvm.nvvm.tex.2d.v4s32.f32
llvm.nvvm.tex.2d.v4s32.s32
llvm.nvvm.tex.2d.v4u32.f32
llvm.nvvm.tex.2d.v4u32.s32
llvm.nvvm.tex.3d.grad.v4f32.f32
llvm.nvvm.tex.3d.grad.v4s32.f32
llvm.nvvm.tex.3d.grad.v4u32.f32
llvm.nvvm.tex.3d.level.v4f32.f32
llvm.nvvm.tex.3d.level.v4s32.f32
llvm.nvvm.tex.3d.level.v4u32.f32
llvm.nvvm.tex.3d.v4f32.f32
llvm.nvvm.tex.3d.v4f32.s32
llvm.nvvm.tex.3d.v4s32.f32
llvm.nvvm.tex.3d.v4s32.s32
llvm.nvvm.tex.3d.v4u32.f32
llvm.nvvm.tex.3d.v4u32.s32
llvm.nvvm.tex.cube.array.level.v4f32.f32
llvm.nvvm.tex.cube.array.level.v4s32.f32
llvm.nvvm.tex.cube.array.level.v4u32.f32
llvm.nvvm.tex.cube.array.v4f32.f32
llvm.nvvm.tex.cube.array.v4s32.f32
llvm.nvvm.tex.cube.array.v4u32.f32
llvm.nvvm.tex.cube.level.v4f32.f32
llvm.nvvm.tex.cube.level.v4s32.f32
llvm.nvvm.tex.cube.level.v4u32.f32
llvm.nvvm.tex.cube.v4f32.f32
llvm.nvvm.tex.cube.v4s32.f32
llvm.nvvm.tex.cube.v4u32.f32
llvm.nvvm.tex.unified.1d.array.grad.v4f32.f32
llvm.nvvm.tex.unified.1d.array.grad.v4s32.f32
llvm.nvvm.tex.unified.1d.array.grad.v4u32.f32
llvm.nvvm.tex.unified.1d.array.level.v4f32.f32
llvm.nvvm.tex.unified.1d.array.level.v4s32.f32
llvm.nvvm.tex.unified.1d.array.level.v4u32.f32
llvm.nvvm.tex.unified.1d.array.v4f32.f32
llvm.nvvm.tex.unified.1d.array.v4f32.s32
llvm.nvvm.tex.unified.1d.array.v4s32.f32
llvm.nvvm.tex.unified.1d.array.v4s32.s32
llvm.nvvm.tex.unified.1d.array.v4u32.f32
llvm.nvvm.tex.unified.1d.array.v4u32.s32
llvm.nvvm.tex.unified.1d.grad.v4f32.f32
llvm.nvvm.tex.unified.1d.grad.v4s32.f32
llvm.nvvm.tex.unified.1d.grad.v4u32.f32
llvm.nvvm.tex.unified.1d.level.v4f32.f32
llvm.nvvm.tex.unified.1d.level.v4s32.f32
llvm.nvvm.tex.unified.1d.level.v4u32.f32
llvm.nvvm.tex.unified.1d.v4f32.f32
llvm.nvvm.tex.unified.1d.v4f32.s32
llvm.nvvm.tex.unified.1d.v4s32.f32
llvm.nvvm.tex.unified.1d.v4s32.s32
llvm.nvvm.tex.unified.1d.v4u32.f32
llvm.nvvm.tex.unified.1d.v4u32.s32
llvm.nvvm.tex.unified.2d.array.grad.v4f32.f32
llvm.nvvm.tex.unified.2d.array.grad.v4s32.f32
llvm.nvvm.tex.unified.2d.array.grad.v4u32.f32
llvm.nvvm.tex.unified.2d.array.level.v4f32.f32
llvm.nvvm.tex.unified.2d.array.level.v4s32.f32
llvm.nvvm.tex.unified.2d.array.level.v4u32.f32
llvm.nvvm.tex.unified.2d.array.v4f32.f32
llvm.nvvm.tex.unified.2d.array.v4f32.s32
llvm.nvvm.tex.unified.2d.array.v4s32.f32
llvm.nvvm.tex.unified.2d.array.v4s32.s32
llvm.nvvm.tex.unified.2d.array.v4u32.f32
llvm.nvvm.tex.unified.2d.array.v4u32.s32
llvm.nvvm.tex.unified.2d.grad.v4f32.f32
llvm.nvvm.tex.unified.2d.grad.v4s32.f32
llvm.nvvm.tex.unified.2d.grad.v4u32.f32
llvm.nvvm.tex.unified.2d.level.v4f32.f32
llvm.nvvm.tex.unified.2d.level.v4s32.f32
llvm.nvvm.tex.unified.2d.level.v4u32.f32
llvm.nvvm.tex.unified.2d.v4f32.f32
llvm.nvvm.tex.unified.2d.v4f32.s32
llvm.nvvm.tex.unified.2d.v4s32.f32
llvm.nvvm.tex.unified.2d.v4s32.s32
llvm.nvvm.tex.unified.2d.v4u32.f32
llvm.nvvm.tex.unified.2d.v4u32.s32
llvm.nvvm.tex.unified.3d.grad.v4f32.f32
llvm.nvvm.tex.unified.3d.grad.v4s32.f32
llvm.nvvm.tex.unified.3d.grad.v4u32.f32
llvm.nvvm.tex.unified.3d.level.v4f32.f32
llvm.nvvm.tex.unified.3d.level.v4s32.f32
llvm.nvvm.tex.unified.3d.level.v4u32.f32
llvm.nvvm.tex.unified.3d.v4f32.f32
llvm.nvvm.tex.unified.3d.v4f32.s32
llvm.nvvm.tex.unified.3d.v4s32.f32
llvm.nvvm.tex.unified.3d.v4s32.s32
llvm.nvvm.tex.unified.3d.v4u32.f32
llvm.nvvm.tex.unified.3d.v4u32.s32
llvm.nvvm.tex.unified.cube.array.level.v4f32.f32
llvm.nvvm.tex.unified.cube.array.level.v4s32.f32
llvm.nvvm.tex.unified.cube.array.level.v4u32.f32
llvm.nvvm.tex.unified.cube.array.v4f32.f32
llvm.nvvm.tex.unified.cube.array.v4s32.f32
llvm.nvvm.tex.unified.cube.array.v4u32.f32
llvm.nvvm.tex.unified.cube.level.v4f32.f32
llvm.nvvm.tex.unified.cube.level.v4s32.f32
llvm.nvvm.tex.unified.cube.level.v4u32.f32
llvm.nvvm.tex.unified.cube.v4f32.f32
llvm.nvvm.tex.unified.cube.v4s32.f32
llvm.nvvm.tex.unified.cube.v4u32.f32
llvm.nvvm.texsurf.handle
llvm.nvvm.texsurf.handle.internal
llvm.nvvm.tld4.a.2d.v4f32.f32
llvm.nvvm.tld4.a.2d.v4s32.f32
llvm.nvvm.tld4.a.2d.v4u32.f32
llvm.nvvm.tld4.b.2d.v4f32.f32
llvm.nvvm.tld4.b.2d.v4s32.f32
llvm.nvvm.tld4.b.2d.v4u32.f32
llvm.nvvm.tld4.g.2d.v4f32.f32
llvm.nvvm.tld4.g.2d.v4s32.f32
llvm.nvvm.tld4.g.2d.v4u32.f32
llvm.nvvm.tld4.r.2d.v4f32.f32
llvm.nvvm.tld4.r.2d.v4s32.f32
llvm.nvvm.tld4.r.2d.v4u32.f32
llvm.nvvm.tld4.unified.a.2d.v4f32.f32
llvm.nvvm.tld4.unified.a.2d.v4s32.f32
llvm.nvvm.tld4.unified.a.2d.v4u32.f32
llvm.nvvm.tld4.unified.b.2d.v4f32.f32
llvm.nvvm.tld4.unified.b.2d.v4s32.f32
llvm.nvvm.tld4.unified.b.2d.v4u32.f32
llvm.nvvm.tld4.unified.g.2d.v4f32.f32
llvm.nvvm.tld4.unified.g.2d.v4s32.f32
llvm.nvvm.tld4.unified.g.2d.v4u32.f32
llvm.nvvm.tld4.unified.r.2d.v4f32.f32
llvm.nvvm.tld4.unified.r.2d.v4s32.f32
llvm.nvvm.tld4.unified.r.2d.v4u32.f32
llvm.nvvm.trunc.d
llvm.nvvm.trunc.f
llvm.nvvm.trunc.ftz.f
llvm.nvvm.txq.array.size
llvm.nvvm.txq.channel.data.type
llvm.nvvm.txq.channel.order
llvm.nvvm.txq.depth
llvm.nvvm.txq.height
llvm.nvvm.txq.num.mipmap.levels
llvm.nvvm.txq.num.samples
llvm.nvvm.txq.width
llvm.nvvm.ui2d.rm
llvm.nvvm.ui2d.rn
llvm.nvvm.ui2d.rp
llvm.nvvm.ui2d.rz
llvm.nvvm.ui2f.rm
llvm.nvvm.ui2f.rn
llvm.nvvm.ui2f.rp
llvm.nvvm.ui2f.rz
llvm.nvvm.ull2d.rm
llvm.nvvm.ull2d.rn
llvm.nvvm.ull2d.rp
llvm.nvvm.ull2d.rz
llvm.nvvm.ull2f.rm
llvm.nvvm.ull2f.rn
llvm.nvvm.ull2f.rp
llvm.nvvm.ull2f.rz
llvm.objectsize
llvm.pcmarker
llvm.pow
llvm.powi
llvm.ppc.altivec.dss
llvm.ppc.altivec.dssall
llvm.ppc.altivec.dst
llvm.ppc.altivec.dstst
llvm.ppc.altivec.dststt
llvm.ppc.altivec.dstt
llvm.ppc.altivec.lvebx
llvm.ppc.altivec.lvehx
llvm.ppc.altivec.lvewx
llvm.ppc.altivec.lvsl
llvm.ppc.altivec.lvsr
llvm.ppc.altivec.lvx
llvm.ppc.altivec.lvxl
llvm.ppc.altivec.mfvscr
llvm.ppc.altivec.mtvscr
llvm.ppc.altivec.stvebx
llvm.ppc.altivec.stvehx
llvm.ppc.altivec.stvewx
llvm.ppc.altivec.stvx
llvm.ppc.altivec.stvxl
llvm.ppc.altivec.vaddcuw
llvm.ppc.altivec.vaddsbs
llvm.ppc.altivec.vaddshs
llvm.ppc.altivec.vaddsws
llvm.ppc.altivec.vaddubs
llvm.ppc.altivec.vadduhs
llvm.ppc.altivec.vadduws
llvm.ppc.altivec.vavgsb
llvm.ppc.altivec.vavgsh
llvm.ppc.altivec.vavgsw
llvm.ppc.altivec.vavgub
llvm.ppc.altivec.vavguh
llvm.ppc.altivec.vavguw
llvm.ppc.altivec.vcfsx
llvm.ppc.altivec.vcfux
llvm.ppc.altivec.vcmpbfp
llvm.ppc.altivec.vcmpbfp.p
llvm.ppc.altivec.vcmpeqfp
llvm.ppc.altivec.vcmpeqfp.p
llvm.ppc.altivec.vcmpequb
llvm.ppc.altivec.vcmpequb.p
llvm.ppc.altivec.vcmpequh
llvm.ppc.altivec.vcmpequh.p
llvm.ppc.altivec.vcmpequw
llvm.ppc.altivec.vcmpequw.p
llvm.ppc.altivec.vcmpgefp
llvm.ppc.altivec.vcmpgefp.p
llvm.ppc.altivec.vcmpgtfp
llvm.ppc.altivec.vcmpgtfp.p
llvm.ppc.altivec.vcmpgtsb
llvm.ppc.altivec.vcmpgtsb.p
llvm.ppc.altivec.vcmpgtsh
llvm.ppc.altivec.vcmpgtsh.p
llvm.ppc.altivec.vcmpgtsw
llvm.ppc.altivec.vcmpgtsw.p
llvm.ppc.altivec.vcmpgtub
llvm.ppc.altivec.vcmpgtub.p
llvm.ppc.altivec.vcmpgtuh
llvm.ppc.altivec.vcmpgtuh.p
llvm.ppc.altivec.vcmpgtuw
llvm.ppc.altivec.vcmpgtuw.p
llvm.ppc.altivec.vctsxs
llvm.ppc.altivec.vctuxs
llvm.ppc.altivec.vexptefp
llvm.ppc.altivec.vlogefp
llvm.ppc.altivec.vmaddfp
llvm.ppc.altivec.vmaxfp
llvm.ppc.altivec.vmaxsb
llvm.ppc.altivec.vmaxsh
llvm.ppc.altivec.vmaxsw
llvm.ppc.altivec.vmaxub
llvm.ppc.altivec.vmaxuh
llvm.ppc.altivec.vmaxuw
llvm.ppc.altivec.vmhaddshs
llvm.ppc.altivec.vmhraddshs
llvm.ppc.altivec.vminfp
llvm.ppc.altivec.vminsb
llvm.ppc.altivec.vminsh
llvm.ppc.altivec.vminsw
llvm.ppc.altivec.vminub
llvm.ppc.altivec.vminuh
llvm.ppc.altivec.vminuw
llvm.ppc.altivec.vmladduhm
llvm.ppc.altivec.vmsummbm
llvm.ppc.altivec.vmsumshm
llvm.ppc.altivec.vmsumshs
llvm.ppc.altivec.vmsumubm
llvm.ppc.altivec.vmsumuhm
llvm.ppc.altivec.vmsumuhs
llvm.ppc.altivec.vmulesb
llvm.ppc.altivec.vmulesh
llvm.ppc.altivec.vmuleub
llvm.ppc.altivec.vmuleuh
llvm.ppc.altivec.vmulosb
llvm.ppc.altivec.vmulosh
llvm.ppc.altivec.vmuloub
llvm.ppc.altivec.vmulouh
llvm.ppc.altivec.vnmsubfp
llvm.ppc.altivec.vperm
llvm.ppc.altivec.vpkpx
llvm.ppc.altivec.vpkshss
llvm.ppc.altivec.vpkshus
llvm.ppc.altivec.vpkswss
llvm.ppc.altivec.vpkswus
llvm.ppc.altivec.vpkuhus
llvm.ppc.altivec.vpkuwus
llvm.ppc.altivec.vrefp
llvm.ppc.altivec.vrfim
llvm.ppc.altivec.vrfin
llvm.ppc.altivec.vrfip
llvm.ppc.altivec.vrfiz
llvm.ppc.altivec.vrlb
llvm.ppc.altivec.vrlh
llvm.ppc.altivec.vrlw
llvm.ppc.altivec.vrsqrtefp
llvm.ppc.altivec.vsel
llvm.ppc.altivec.vsl
llvm.ppc.altivec.vslb
llvm.ppc.altivec.vslh
llvm.ppc.altivec.vslo
llvm.ppc.altivec.vslw
llvm.ppc.altivec.vsr
llvm.ppc.altivec.vsrab
llvm.ppc.altivec.vsrah
llvm.ppc.altivec.vsraw
llvm.ppc.altivec.vsrb
llvm.ppc.altivec.vsrh
llvm.ppc.altivec.vsro
llvm.ppc.altivec.vsrw
llvm.ppc.altivec.vsubcuw
llvm.ppc.altivec.vsubsbs
llvm.ppc.altivec.vsubshs
llvm.ppc.altivec.vsubsws
llvm.ppc.altivec.vsububs
llvm.ppc.altivec.vsubuhs
llvm.ppc.altivec.vsubuws
llvm.ppc.altivec.vsum2sws
llvm.ppc.altivec.vsum4sbs
llvm.ppc.altivec.vsum4shs
llvm.ppc.altivec.vsum4ubs
llvm.ppc.altivec.vsumsws
llvm.ppc.altivec.vupkhpx
llvm.ppc.altivec.vupkhsb
llvm.ppc.altivec.vupkhsh
llvm.ppc.altivec.vupklpx
llvm.ppc.altivec.vupklsb
llvm.ppc.altivec.vupklsh
llvm.ppc.dcba
llvm.ppc.dcbf
llvm.ppc.dcbi
llvm.ppc.dcbst
llvm.ppc.dcbt
llvm.ppc.dcbtst
llvm.ppc.dcbz
llvm.ppc.dcbzl
llvm.ppc.is.decremented.ctr.nonzero
llvm.ppc.mtctr
llvm.ppc.sync
llvm.prefetch
llvm.ptr.annotation
llvm.ptx.bar.sync
llvm.ptx.read.clock
llvm.ptx.read.clock64
llvm.ptx.read.ctaid.w
llvm.ptx.read.ctaid.x
llvm.ptx.read.ctaid.y
llvm.ptx.read.ctaid.z
llvm.ptx.read.gridid
llvm.ptx.read.laneid
llvm.ptx.read.lanemask.eq
llvm.ptx.read.lanemask.ge
llvm.ptx.read.lanemask.gt
llvm.ptx.read.lanemask.le
llvm.ptx.read.lanemask.lt
llvm.ptx.read.nctaid.w
llvm.ptx.read.nctaid.x
llvm.ptx.read.nctaid.y
llvm.ptx.read.nctaid.z
llvm.ptx.read.nsmid
llvm.ptx.read.ntid.w
llvm.ptx.read.ntid.x
llvm.ptx.read.ntid.y
llvm.ptx.read.ntid.z
llvm.ptx.read.nwarpid
llvm.ptx.read.pm0
llvm.ptx.read.pm1
llvm.ptx.read.pm2
llvm.ptx.read.pm3
llvm.ptx.read.smid
llvm.ptx.read.tid.w
llvm.ptx.read.tid.x
llvm.ptx.read.tid.y
llvm.ptx.read.tid.z
llvm.ptx.read.warpid
llvm.r600.read.global.size.x
llvm.r600.read.global.size.y
llvm.r600.read.global.size.z
llvm.r600.read.local.size.x
llvm.r600.read.local.size.y
llvm.r600.read.local.size.z
llvm.r600.read.ngroups.x
llvm.r600.read.ngroups.y
llvm.r600.read.ngroups.z
llvm.r600.read.tgid.x
llvm.r600.read.tgid.y
llvm.r600.read.tgid.z
llvm.r600.read.tidig.x
llvm.r600.read.tidig.y
llvm.r600.read.tidig.z
llvm.readcyclecounter
llvm.returnaddress
llvm.rint
llvm.round
llvm.sadd.with.overflow
llvm.setjmp
llvm.siglongjmp
llvm.sigsetjmp
llvm.sin
llvm.smul.with.overflow
llvm.sqrt
llvm.ssub.with.overflow
llvm.stackprotector
llvm.stackprotectorcheck
llvm.stackrestore
llvm.stacksave
llvm.trap
llvm.trunc
llvm.uadd.with.overflow
llvm.umul.with.overflow
llvm.usub.with.overflow
llvm.va_copy
llvm.va_end
llvm.var.annotation
llvm.va_start
llvm.x86.3dnow.pavgusb
llvm.x86.3dnow.pf2id
llvm.x86.3dnow.pfacc
llvm.x86.3dnow.pfadd
llvm.x86.3dnow.pfcmpeq
llvm.x86.3dnow.pfcmpge
llvm.x86.3dnow.pfcmpgt
llvm.x86.3dnow.pfmax
llvm.x86.3dnow.pfmin
llvm.x86.3dnow.pfmul
llvm.x86.3dnow.pfrcp
llvm.x86.3dnow.pfrcpit1
llvm.x86.3dnow.pfrcpit2
llvm.x86.3dnow.pfrsqit1
llvm.x86.3dnow.pfrsqrt
llvm.x86.3dnow.pfsub
llvm.x86.3dnow.pfsubr
llvm.x86.3dnow.pi2fd
llvm.x86.3dnow.pmulhrw
llvm.x86.3dnowa.pf2iw
llvm.x86.3dnowa.pfnacc
llvm.x86.3dnowa.pfpnacc
llvm.x86.3dnowa.pi2fw
llvm.x86.3dnowa.pswapd
llvm.x86.aesni.aesdec
llvm.x86.aesni.aesdeclast
llvm.x86.aesni.aesenc
llvm.x86.aesni.aesenclast
llvm.x86.aesni.aesimc
llvm.x86.aesni.aeskeygenassist
llvm.x86.avx2.gather.d.d
llvm.x86.avx2.gather.d.d.256
llvm.x86.avx2.gather.d.pd
llvm.x86.avx2.gather.d.pd.256
llvm.x86.avx2.gather.d.ps
llvm.x86.avx2.gather.d.ps.256
llvm.x86.avx2.gather.d.q
llvm.x86.avx2.gather.d.q.256
llvm.x86.avx2.gather.q.d
llvm.x86.avx2.gather.q.d.256
llvm.x86.avx2.gather.q.pd
llvm.x86.avx2.gather.q.pd.256
llvm.x86.avx2.gather.q.ps
llvm.x86.avx2.gather.q.ps.256
llvm.x86.avx2.gather.q.q
llvm.x86.avx2.gather.q.q.256
llvm.x86.avx2.maskload.d
llvm.x86.avx2.maskload.d.256
llvm.x86.avx2.maskload.q
llvm.x86.avx2.maskload.q.256
llvm.x86.avx2.maskstore.d
llvm.x86.avx2.maskstore.d.256
llvm.x86.avx2.maskstore.q
llvm.x86.avx2.maskstore.q.256
llvm.x86.avx2.movntdqa
llvm.x86.avx2.mpsadbw
llvm.x86.avx2.pabs.b
llvm.x86.avx2.pabs.d
llvm.x86.avx2.pabs.w
llvm.x86.avx2.packssdw
llvm.x86.avx2.packsswb
llvm.x86.avx2.packusdw
llvm.x86.avx2.packuswb
llvm.x86.avx2.padds.b
llvm.x86.avx2.padds.w
llvm.x86.avx2.paddus.b
llvm.x86.avx2.paddus.w
llvm.x86.avx2.pavg.b
llvm.x86.avx2.pavg.w
llvm.x86.avx2.pblendd.128
llvm.x86.avx2.pblendd.256
llvm.x86.avx2.pblendvb
llvm.x86.avx2.pblendw
llvm.x86.avx2.pbroadcastb.128
llvm.x86.avx2.pbroadcastb.256
llvm.x86.avx2.pbroadcastd.128
llvm.x86.avx2.pbroadcastd.256
llvm.x86.avx2.pbroadcastq.128
llvm.x86.avx2.pbroadcastq.256
llvm.x86.avx2.pbroadcastw.128
llvm.x86.avx2.pbroadcastw.256
llvm.x86.avx2.permd
llvm.x86.avx2.permps
llvm.x86.avx2.phadd.d
llvm.x86.avx2.phadd.sw
llvm.x86.avx2.phadd.w
llvm.x86.avx2.phsub.d
llvm.x86.avx2.phsub.sw
llvm.x86.avx2.phsub.w
llvm.x86.avx2.pmadd.ub.sw
llvm.x86.avx2.pmadd.wd
llvm.x86.avx2.pmaxs.b
llvm.x86.avx2.pmaxs.d
llvm.x86.avx2.pmaxs.w
llvm.x86.avx2.pmaxu.b
llvm.x86.avx2.pmaxu.d
llvm.x86.avx2.pmaxu.w
llvm.x86.avx2.pmins.b
llvm.x86.avx2.pmins.d
llvm.x86.avx2.pmins.w
llvm.x86.avx2.pminu.b
llvm.x86.avx2.pminu.d
llvm.x86.avx2.pminu.w
llvm.x86.avx2.pmovmskb
llvm.x86.avx2.pmovsxbd
llvm.x86.avx2.pmovsxbq
llvm.x86.avx2.pmovsxbw
llvm.x86.avx2.pmovsxdq
llvm.x86.avx2.pmovsxwd
llvm.x86.avx2.pmovsxwq
llvm.x86.avx2.pmovzxbd
llvm.x86.avx2.pmovzxbq
llvm.x86.avx2.pmovzxbw
llvm.x86.avx2.pmovzxdq
llvm.x86.avx2.pmovzxwd
llvm.x86.avx2.pmovzxwq
llvm.x86.avx2.pmul.dq
llvm.x86.avx2.pmul.hr.sw
llvm.x86.avx2.pmulh.w
llvm.x86.avx2.pmulhu.w
llvm.x86.avx2.pmulu.dq
llvm.x86.avx2.psad.bw
llvm.x86.avx2.pshuf.b
llvm.x86.avx2.psign.b
llvm.x86.avx2.psign.d
llvm.x86.avx2.psign.w
llvm.x86.avx2.psll.d
llvm.x86.avx2.psll.dq
llvm.x86.avx2.psll.dq.bs
llvm.x86.avx2.psll.q
llvm.x86.avx2.psll.w
llvm.x86.avx2.pslli.d
llvm.x86.avx2.pslli.q
llvm.x86.avx2.pslli.w
llvm.x86.avx2.psllv.d
llvm.x86.avx2.psllv.d.256
llvm.x86.avx2.psllv.q
llvm.x86.avx2.psllv.q.256
llvm.x86.avx2.psra.d
llvm.x86.avx2.psra.w
llvm.x86.avx2.psrai.d
llvm.x86.avx2.psrai.w
llvm.x86.avx2.psrav.d
llvm.x86.avx2.psrav.d.256
llvm.x86.avx2.psrl.d
llvm.x86.avx2.psrl.dq
llvm.x86.avx2.psrl.dq.bs
llvm.x86.avx2.psrl.q
llvm.x86.avx2.psrl.w
llvm.x86.avx2.psrli.d
llvm.x86.avx2.psrli.q
llvm.x86.avx2.psrli.w
llvm.x86.avx2.psrlv.d
llvm.x86.avx2.psrlv.d.256
llvm.x86.avx2.psrlv.q
llvm.x86.avx2.psrlv.q.256
llvm.x86.avx2.psubs.b
llvm.x86.avx2.psubs.w
llvm.x86.avx2.psubus.b
llvm.x86.avx2.psubus.w
llvm.x86.avx2.vbroadcast.sd.pd.256
llvm.x86.avx2.vbroadcast.ss.ps
llvm.x86.avx2.vbroadcast.ss.ps.256
llvm.x86.avx2.vbroadcasti128
llvm.x86.avx2.vextracti128
llvm.x86.avx2.vinserti128
llvm.x86.avx2.vperm2i128
llvm.x86.avx512.cvtsd2usi
llvm.x86.avx512.cvtsd2usi64
llvm.x86.avx512.cvtss2usi
llvm.x86.avx512.cvtss2usi64
llvm.x86.avx512.cvttsd2usi
llvm.x86.avx512.cvttsd2usi64
llvm.x86.avx512.cvttss2usi
llvm.x86.avx512.cvttss2usi64
llvm.x86.avx512.cvtusi2sd
llvm.x86.avx512.cvtusi2ss
llvm.x86.avx512.cvtusi642sd
llvm.x86.avx512.cvtusi642ss
llvm.x86.avx512.gather.dpd.512
llvm.x86.avx512.gather.dpd.mask.512
llvm.x86.avx512.gather.dpi.512
llvm.x86.avx512.gather.dpi.mask.512
llvm.x86.avx512.gather.dpq.512
llvm.x86.avx512.gather.dpq.mask.512
llvm.x86.avx512.gather.dps.512
llvm.x86.avx512.gather.dps.mask.512
llvm.x86.avx512.gather.qpd.512
llvm.x86.avx512.gather.qpd.mask.512
llvm.x86.avx512.gather.qpi.512
llvm.x86.avx512.gather.qpi.mask.512
llvm.x86.avx512.gather.qpq.512
llvm.x86.avx512.gather.qpq.mask.512
llvm.x86.avx512.gather.qps.512
llvm.x86.avx512.gather.qps.mask.512
llvm.x86.avx512.kand.w
llvm.x86.avx512.kandn.w
llvm.x86.avx512.knot.w
llvm.x86.avx512.kor.w
llvm.x86.avx512.kortestc.w
llvm.x86.avx512.kortestz.w
llvm.x86.avx512.kunpck.bw
llvm.x86.avx512.kxnor.w
llvm.x86.avx512.kxor.w
llvm.x86.avx512.mask.blend.d.512
llvm.x86.avx512.mask.blend.pd.512
llvm.x86.avx512.mask.blend.ps.512
llvm.x86.avx512.mask.blend.q.512
llvm.x86.avx512.mask.cmp.pd.512
llvm.x86.avx512.mask.cmp.ps.512
llvm.x86.avx512.mask.conflict.d.512
llvm.x86.avx512.mask.conflict.q.512
llvm.x86.avx512.mask.cvtdq2pd.512
llvm.x86.avx512.mask.cvtdq2ps.512
llvm.x86.avx512.mask.cvtpd2dq.512
llvm.x86.avx512.mask.cvtpd2ps.512
llvm.x86.avx512.mask.cvtpd2udq.512
llvm.x86.avx512.mask.cvtps2dq.512
llvm.x86.avx512.mask.cvtps2udq.512
llvm.x86.avx512.mask.cvttpd2dq.512
llvm.x86.avx512.mask.cvttpd2udq.512
llvm.x86.avx512.mask.cvttps2dq.512
llvm.x86.avx512.mask.cvttps2udq.512
llvm.x86.avx512.mask.cvtudq2pd.512
llvm.x86.avx512.mask.cvtudq2ps.512
llvm.x86.avx512.mask.max.pd.512
llvm.x86.avx512.mask.max.ps.512
llvm.x86.avx512.mask.min.pd.512
llvm.x86.avx512.mask.min.ps.512
llvm.x86.avx512.mask.pabs.d.512
llvm.x86.avx512.mask.pabs.q.512
llvm.x86.avx512.mask.pand.d.512
llvm.x86.avx512.mask.pand.q.512
llvm.x86.avx512.mask.pbroadcast.d.gpr.512
llvm.x86.avx512.mask.pbroadcast.q.gpr.512
llvm.x86.avx512.mask.pbroadcast.q.mem.512
llvm.x86.avx512.mask.pcmpeq.d.512
llvm.x86.avx512.mask.pcmpeq.q.512
llvm.x86.avx512.mask.pmaxs.d.512
llvm.x86.avx512.mask.pmaxs.q.512
llvm.x86.avx512.mask.pmaxu.d.512
llvm.x86.avx512.mask.pmaxu.q.512
llvm.x86.avx512.mask.pmins.d.512
llvm.x86.avx512.mask.pmins.q.512
llvm.x86.avx512.mask.pminu.d.512
llvm.x86.avx512.mask.pminu.q.512
llvm.x86.avx512.mask.pmul.dq.512
llvm.x86.avx512.mask.pmulu.dq.512
llvm.x86.avx512.mask.ptestm.d.512
llvm.x86.avx512.mask.ptestm.q.512
llvm.x86.avx512.mask.rndscale.pd.512
llvm.x86.avx512.mask.rndscale.ps.512
llvm.x86.avx512.pbroadcastd.512
llvm.x86.avx512.pbroadcastd.i32.512
llvm.x86.avx512.pbroadcastq.512
llvm.x86.avx512.pbroadcastq.i64.512
llvm.x86.avx512.pmovzxbd
llvm.x86.avx512.pmovzxbq
llvm.x86.avx512.pmovzxdq
llvm.x86.avx512.pmovzxwd
llvm.x86.avx512.pmovzxwq
llvm.x86.avx512.psll.dq
llvm.x86.avx512.psll.dq.bs
llvm.x86.avx512.psrl.dq
llvm.x86.avx512.psrl.dq.bs
llvm.x86.avx512.rcp14.pd.512
llvm.x86.avx512.rcp14.ps.512
llvm.x86.avx512.rcp14.sd
llvm.x86.avx512.rcp14.ss
llvm.x86.avx512.rcp28.pd
llvm.x86.avx512.rcp28.ps
llvm.x86.avx512.rcp28.sd
llvm.x86.avx512.rcp28.ss
llvm.x86.avx512.rndscale.sd
llvm.x86.avx512.rndscale.ss
llvm.x86.avx512.rsqrt14.pd.512
llvm.x86.avx512.rsqrt14.ps.512
llvm.x86.avx512.rsqrt14.sd
llvm.x86.avx512.rsqrt14.ss
llvm.x86.avx512.rsqrt28.pd
llvm.x86.avx512.rsqrt28.ps
llvm.x86.avx512.rsqrt28.sd
llvm.x86.avx512.rsqrt28.ss
llvm.x86.avx512.scatter.dpd.512
llvm.x86.avx512.scatter.dpd.mask.512
llvm.x86.avx512.scatter.dpi.512
llvm.x86.avx512.scatter.dpi.mask.512
llvm.x86.avx512.scatter.dpq.512
llvm.x86.avx512.scatter.dpq.mask.512
llvm.x86.avx512.scatter.dps.512
llvm.x86.avx512.scatter.dps.mask.512
llvm.x86.avx512.scatter.qpd.512
llvm.x86.avx512.scatter.qpd.mask.512
llvm.x86.avx512.scatter.qpi.512
llvm.x86.avx512.scatter.qpi.mask.512
llvm.x86.avx512.scatter.qpq.512
llvm.x86.avx512.scatter.qpq.mask.512
llvm.x86.avx512.scatter.qps.512
llvm.x86.avx512.scatter.qps.mask.512
llvm.x86.avx512.sqrt.pd.512
llvm.x86.avx512.sqrt.ps.512
llvm.x86.avx512.sqrt.sd
llvm.x86.avx512.sqrt.ss
llvm.x86.avx512.vbroadcast.sd.512
llvm.x86.avx512.vbroadcast.sd.pd.512
llvm.x86.avx512.vbroadcast.ss.512
llvm.x86.avx512.vbroadcast.ss.ps.512
llvm.x86.avx512.vcvtph2ps.512
llvm.x86.avx512.vcvtps2ph.512
llvm.x86.avx.addsub.pd.256
llvm.x86.avx.addsub.ps.256
llvm.x86.avx.blend.pd.256
llvm.x86.avx.blend.ps.256
llvm.x86.avx.blendv.pd.256
llvm.x86.avx.blendv.ps.256
llvm.x86.avx.cmp.pd.256
llvm.x86.avx.cmp.ps.256
llvm.x86.avx.cvt.pd2.ps.256
llvm.x86.avx.cvt.pd2dq.256
llvm.x86.avx.cvt.ps2.pd.256
llvm.x86.avx.cvt.ps2dq.256
llvm.x86.avx.cvtdq2.pd.256
llvm.x86.avx.cvtdq2.ps.256
llvm.x86.avx.cvtt.pd2dq.256
llvm.x86.avx.cvtt.ps2dq.256
llvm.x86.avx.dp.ps.256
llvm.x86.avx.hadd.pd.256
llvm.x86.avx.hadd.ps.256
llvm.x86.avx.hsub.pd.256
llvm.x86.avx.hsub.ps.256
llvm.x86.avx.ldu.dq.256
llvm.x86.avx.maskload.pd
llvm.x86.avx.maskload.pd.256
llvm.x86.avx.maskload.ps
llvm.x86.avx.maskload.ps.256
llvm.x86.avx.maskstore.pd
llvm.x86.avx.maskstore.pd.256
llvm.x86.avx.maskstore.ps
llvm.x86.avx.maskstore.ps.256
llvm.x86.avx.max.pd.256
llvm.x86.avx.max.ps.256
llvm.x86.avx.min.pd.256
llvm.x86.avx.min.ps.256
llvm.x86.avx.movmsk.pd.256
llvm.x86.avx.movmsk.ps.256
llvm.x86.avx.ptestc.256
llvm.x86.avx.ptestnzc.256
llvm.x86.avx.ptestz.256
llvm.x86.avx.rcp.ps.256
llvm.x86.avx.round.pd.256
llvm.x86.avx.round.ps.256
llvm.x86.avx.rsqrt.ps.256
llvm.x86.avx.sqrt.pd.256
llvm.x86.avx.sqrt.ps.256
llvm.x86.avx.storeu.dq.256
llvm.x86.avx.storeu.pd.256
llvm.x86.avx.storeu.ps.256
llvm.x86.avx.vbroadcast.sd.256
llvm.x86.avx.vbroadcast.ss
llvm.x86.avx.vbroadcast.ss.256
llvm.x86.avx.vbroadcastf128.pd.256
llvm.x86.avx.vbroadcastf128.ps.256
llvm.x86.avx.vextractf128.pd.256
llvm.x86.avx.vextractf128.ps.256
llvm.x86.avx.vextractf128.si.256
llvm.x86.avx.vinsertf128.pd.256
llvm.x86.avx.vinsertf128.ps.256
llvm.x86.avx.vinsertf128.si.256
llvm.x86.avx.vperm2f128.pd.256
llvm.x86.avx.vperm2f128.ps.256
llvm.x86.avx.vperm2f128.si.256
llvm.x86.avx.vpermilvar.pd
llvm.x86.avx.vpermilvar.pd.256
llvm.x86.avx.vpermilvar.ps
llvm.x86.avx.vpermilvar.ps.256
llvm.x86.avx.vtestc.pd
llvm.x86.avx.vtestc.pd.256
llvm.x86.avx.vtestc.ps
llvm.x86.avx.vtestc.ps.256
llvm.x86.avx.vtestnzc.pd
llvm.x86.avx.vtestnzc.pd.256
llvm.x86.avx.vtestnzc.ps
llvm.x86.avx.vtestnzc.ps.256
llvm.x86.avx.vtestz.pd
llvm.x86.avx.vtestz.pd.256
llvm.x86.avx.vtestz.ps
llvm.x86.avx.vtestz.ps.256
llvm.x86.avx.vzeroall
llvm.x86.avx.vzeroupper
llvm.x86.bmi.bextr.32
llvm.x86.bmi.bextr.64
llvm.x86.bmi.bzhi.32
llvm.x86.bmi.bzhi.64
llvm.x86.bmi.pdep.32
llvm.x86.bmi.pdep.64
llvm.x86.bmi.pext.32
llvm.x86.bmi.pext.64
llvm.x86.fma.vfmadd.pd
llvm.x86.fma.vfmadd.pd.256
llvm.x86.fma.vfmadd.pd.512
llvm.x86.fma.vfmadd.ps
llvm.x86.fma.vfmadd.ps.256
llvm.x86.fma.vfmadd.ps.512
llvm.x86.fma.vfmadd.sd
llvm.x86.fma.vfmadd.ss
llvm.x86.fma.vfmaddsub.pd
llvm.x86.fma.vfmaddsub.pd.256
llvm.x86.fma.vfmaddsub.pd.512
llvm.x86.fma.vfmaddsub.ps
llvm.x86.fma.vfmaddsub.ps.256
llvm.x86.fma.vfmaddsub.ps.512
llvm.x86.fma.vfmsub.pd
llvm.x86.fma.vfmsub.pd.256
llvm.x86.fma.vfmsub.pd.512
llvm.x86.fma.vfmsub.ps
llvm.x86.fma.vfmsub.ps.256
llvm.x86.fma.vfmsub.ps.512
llvm.x86.fma.vfmsub.sd
llvm.x86.fma.vfmsub.ss
llvm.x86.fma.vfmsubadd.pd
llvm.x86.fma.vfmsubadd.pd.256
llvm.x86.fma.vfmsubadd.pd.512
llvm.x86.fma.vfmsubadd.ps
llvm.x86.fma.vfmsubadd.ps.256
llvm.x86.fma.vfmsubadd.ps.512
llvm.x86.fma.vfnmadd.pd
llvm.x86.fma.vfnmadd.pd.256
llvm.x86.fma.vfnmadd.pd.512
llvm.x86.fma.vfnmadd.ps
llvm.x86.fma.vfnmadd.ps.256
llvm.x86.fma.vfnmadd.ps.512
llvm.x86.fma.vfnmadd.sd
llvm.x86.fma.vfnmadd.ss
llvm.x86.fma.vfnmsub.pd
llvm.x86.fma.vfnmsub.pd.256
llvm.x86.fma.vfnmsub.pd.512
llvm.x86.fma.vfnmsub.ps
llvm.x86.fma.vfnmsub.ps.256
llvm.x86.fma.vfnmsub.ps.512
llvm.x86.fma.vfnmsub.sd
llvm.x86.fma.vfnmsub.ss
llvm.x86.int
llvm.x86.mmx.emms
llvm.x86.mmx.femms
llvm.x86.mmx.maskmovq
llvm.x86.mmx.movnt.dq
llvm.x86.mmx.packssdw
llvm.x86.mmx.packsswb
llvm.x86.mmx.packuswb
llvm.x86.mmx.padd.b
llvm.x86.mmx.padd.d
llvm.x86.mmx.padd.q
llvm.x86.mmx.padd.w
llvm.x86.mmx.padds.b
llvm.x86.mmx.padds.w
llvm.x86.mmx.paddus.b
llvm.x86.mmx.paddus.w
llvm.x86.mmx.palignr.b
llvm.x86.mmx.pand
llvm.x86.mmx.pandn
llvm.x86.mmx.pavg.b
llvm.x86.mmx.pavg.w
llvm.x86.mmx.pcmpeq.b
llvm.x86.mmx.pcmpeq.d
llvm.x86.mmx.pcmpeq.w
llvm.x86.mmx.pcmpgt.b
llvm.x86.mmx.pcmpgt.d
llvm.x86.mmx.pcmpgt.w
llvm.x86.mmx.pextr.w
llvm.x86.mmx.pinsr.w
llvm.x86.mmx.pmadd.wd
llvm.x86.mmx.pmaxs.w
llvm.x86.mmx.pmaxu.b
llvm.x86.mmx.pmins.w
llvm.x86.mmx.pminu.b
llvm.x86.mmx.pmovmskb
llvm.x86.mmx.pmulh.w
llvm.x86.mmx.pmulhu.w
llvm.x86.mmx.pmull.w
llvm.x86.mmx.pmulu.dq
llvm.x86.mmx.por
llvm.x86.mmx.psad.bw
llvm.x86.mmx.psll.d
llvm.x86.mmx.psll.q
llvm.x86.mmx.psll.w
llvm.x86.mmx.pslli.d
llvm.x86.mmx.pslli.q
llvm.x86.mmx.pslli.w
llvm.x86.mmx.psra.d
llvm.x86.mmx.psra.w
llvm.x86.mmx.psrai.d
llvm.x86.mmx.psrai.w
llvm.x86.mmx.psrl.d
llvm.x86.mmx.psrl.q
llvm.x86.mmx.psrl.w
llvm.x86.mmx.psrli.d
llvm.x86.mmx.psrli.q
llvm.x86.mmx.psrli.w
llvm.x86.mmx.psub.b
llvm.x86.mmx.psub.d
llvm.x86.mmx.psub.q
llvm.x86.mmx.psub.w
llvm.x86.mmx.psubs.b
llvm.x86.mmx.psubs.w
llvm.x86.mmx.psubus.b
llvm.x86.mmx.psubus.w
llvm.x86.mmx.punpckhbw
llvm.x86.mmx.punpckhdq
llvm.x86.mmx.punpckhwd
llvm.x86.mmx.punpcklbw
llvm.x86.mmx.punpckldq
llvm.x86.mmx.punpcklwd
llvm.x86.mmx.pxor
llvm.x86.pclmulqdq
llvm.x86.rdfsbase.32
llvm.x86.rdfsbase.64
llvm.x86.rdgsbase.32
llvm.x86.rdgsbase.64
llvm.x86.rdrand.16
llvm.x86.rdrand.32
llvm.x86.rdrand.64
llvm.x86.rdseed.16
llvm.x86.rdseed.32
llvm.x86.rdseed.64
llvm.x86.sha1msg1
llvm.x86.sha1msg2
llvm.x86.sha1nexte
llvm.x86.sha1rnds4
llvm.x86.sha256msg1
llvm.x86.sha256msg2
llvm.x86.sha256rnds2
llvm.x86.sse2.add.sd
llvm.x86.sse2.clflush
llvm.x86.sse2.cmp.pd
llvm.x86.sse2.cmp.sd
llvm.x86.sse2.comieq.sd
llvm.x86.sse2.comige.sd
llvm.x86.sse2.comigt.sd
llvm.x86.sse2.comile.sd
llvm.x86.sse2.comilt.sd
llvm.x86.sse2.comineq.sd
llvm.x86.sse2.cvtdq2pd
llvm.x86.sse2.cvtdq2ps
llvm.x86.sse2.cvtpd2dq
llvm.x86.sse2.cvtpd2ps
llvm.x86.sse2.cvtps2dq
llvm.x86.sse2.cvtps2pd
llvm.x86.sse2.cvtsd2si
llvm.x86.sse2.cvtsd2si64
llvm.x86.sse2.cvtsd2ss
llvm.x86.sse2.cvtsi2sd
llvm.x86.sse2.cvtsi642sd
llvm.x86.sse2.cvtss2sd
llvm.x86.sse2.cvttpd2dq
llvm.x86.sse2.cvttps2dq
llvm.x86.sse2.cvttsd2si
llvm.x86.sse2.cvttsd2si64
llvm.x86.sse2.div.sd
llvm.x86.sse2.lfence
llvm.x86.sse2.maskmov.dqu
llvm.x86.sse2.max.pd
llvm.x86.sse2.max.sd
llvm.x86.sse2.mfence
llvm.x86.sse2.min.pd
llvm.x86.sse2.min.sd
llvm.x86.sse2.movmsk.pd
llvm.x86.sse2.mul.sd
llvm.x86.sse2.packssdw.128
llvm.x86.sse2.packsswb.128
llvm.x86.sse2.packuswb.128
llvm.x86.sse2.padds.b
llvm.x86.sse2.padds.w
llvm.x86.sse2.paddus.b
llvm.x86.sse2.paddus.w
llvm.x86.sse2.pause
llvm.x86.sse2.pavg.b
llvm.x86.sse2.pavg.w
llvm.x86.sse2.pmadd.wd
llvm.x86.sse2.pmaxs.w
llvm.x86.sse2.pmaxu.b
llvm.x86.sse2.pmins.w
llvm.x86.sse2.pminu.b
llvm.x86.sse2.pmovmskb.128
llvm.x86.sse2.pmulh.w
llvm.x86.sse2.pmulhu.w
llvm.x86.sse2.pmulu.dq
llvm.x86.sse2.psad.bw
llvm.x86.sse2.psll.d
llvm.x86.sse2.psll.dq
llvm.x86.sse2.psll.dq.bs
llvm.x86.sse2.psll.q
llvm.x86.sse2.psll.w
llvm.x86.sse2.pslli.d
llvm.x86.sse2.pslli.q
llvm.x86.sse2.pslli.w
llvm.x86.sse2.psra.d
llvm.x86.sse2.psra.w
llvm.x86.sse2.psrai.d
llvm.x86.sse2.psrai.w
llvm.x86.sse2.psrl.d
llvm.x86.sse2.psrl.dq
llvm.x86.sse2.psrl.dq.bs
llvm.x86.sse2.psrl.q
llvm.x86.sse2.psrl.w
llvm.x86.sse2.psrli.d
llvm.x86.sse2.psrli.q
llvm.x86.sse2.psrli.w
llvm.x86.sse2.psubs.b
llvm.x86.sse2.psubs.w
llvm.x86.sse2.psubus.b
llvm.x86.sse2.psubus.w
llvm.x86.sse2.sqrt.pd
llvm.x86.sse2.sqrt.sd
llvm.x86.sse2.storel.dq
llvm.x86.sse2.storeu.dq
llvm.x86.sse2.storeu.pd
llvm.x86.sse2.sub.sd
llvm.x86.sse2.ucomieq.sd
llvm.x86.sse2.ucomige.sd
llvm.x86.sse2.ucomigt.sd
llvm.x86.sse2.ucomile.sd
llvm.x86.sse2.ucomilt.sd
llvm.x86.sse2.ucomineq.sd
llvm.x86.sse3.addsub.pd
llvm.x86.sse3.addsub.ps
llvm.x86.sse3.hadd.pd
llvm.x86.sse3.hadd.ps
llvm.x86.sse3.hsub.pd
llvm.x86.sse3.hsub.ps
llvm.x86.sse3.ldu.dq
llvm.x86.sse3.monitor
llvm.x86.sse3.mwait
llvm.x86.sse41.blendpd
llvm.x86.sse41.blendps
llvm.x86.sse41.blendvpd
llvm.x86.sse41.blendvps
llvm.x86.sse41.dppd
llvm.x86.sse41.dpps
llvm.x86.sse41.extractps
llvm.x86.sse41.insertps
llvm.x86.sse41.movntdqa
llvm.x86.sse41.mpsadbw
llvm.x86.sse41.packusdw
llvm.x86.sse41.pblendvb
llvm.x86.sse41.pblendw
llvm.x86.sse41.pextrb
llvm.x86.sse41.pextrd
llvm.x86.sse41.pextrq
llvm.x86.sse41.phminposuw
llvm.x86.sse41.pmaxsb
llvm.x86.sse41.pmaxsd
llvm.x86.sse41.pmaxud
llvm.x86.sse41.pmaxuw
llvm.x86.sse41.pminsb
llvm.x86.sse41.pminsd
llvm.x86.sse41.pminud
llvm.x86.sse41.pminuw
llvm.x86.sse41.pmovsxbd
llvm.x86.sse41.pmovsxbq
llvm.x86.sse41.pmovsxbw
llvm.x86.sse41.pmovsxdq
llvm.x86.sse41.pmovsxwd
llvm.x86.sse41.pmovsxwq
llvm.x86.sse41.pmovzxbd
llvm.x86.sse41.pmovzxbq
llvm.x86.sse41.pmovzxbw
llvm.x86.sse41.pmovzxdq
llvm.x86.sse41.pmovzxwd
llvm.x86.sse41.pmovzxwq
llvm.x86.sse41.pmuldq
llvm.x86.sse41.ptestc
llvm.x86.sse41.ptestnzc
llvm.x86.sse41.ptestz
llvm.x86.sse41.round.pd
llvm.x86.sse41.round.ps
llvm.x86.sse41.round.sd
llvm.x86.sse41.round.ss
llvm.x86.sse42.crc32.32.16
llvm.x86.sse42.crc32.32.32
llvm.x86.sse42.crc32.32.8
llvm.x86.sse42.crc32.64.64
llvm.x86.sse42.pcmpestri128
llvm.x86.sse42.pcmpestria128
llvm.x86.sse42.pcmpestric128
llvm.x86.sse42.pcmpestrio128
llvm.x86.sse42.pcmpestris128
llvm.x86.sse42.pcmpestriz128
llvm.x86.sse42.pcmpestrm128
llvm.x86.sse42.pcmpistri128
llvm.x86.sse42.pcmpistria128
llvm.x86.sse42.pcmpistric128
llvm.x86.sse42.pcmpistrio128
llvm.x86.sse42.pcmpistris128
llvm.x86.sse42.pcmpistriz128
llvm.x86.sse42.pcmpistrm128
llvm.x86.sse4a.extrq
llvm.x86.sse4a.extrqi
llvm.x86.sse4a.insertq
llvm.x86.sse4a.insertqi
llvm.x86.sse4a.movnt.sd
llvm.x86.sse4a.movnt.ss
llvm.x86.sse.add.ss
llvm.x86.sse.cmp.ps
llvm.x86.sse.cmp.ss
llvm.x86.sse.comieq.ss
llvm.x86.sse.comige.ss
llvm.x86.sse.comigt.ss
llvm.x86.sse.comile.ss
llvm.x86.sse.comilt.ss
llvm.x86.sse.comineq.ss
llvm.x86.sse.cvtpd2pi
llvm.x86.sse.cvtpi2pd
llvm.x86.sse.cvtpi2ps
llvm.x86.sse.cvtps2pi
llvm.x86.sse.cvtsi2ss
llvm.x86.sse.cvtsi642ss
llvm.x86.sse.cvtss2si
llvm.x86.sse.cvtss2si64
llvm.x86.sse.cvttpd2pi
llvm.x86.sse.cvttps2pi
llvm.x86.sse.cvttss2si
llvm.x86.sse.cvttss2si64
llvm.x86.sse.div.ss
llvm.x86.sse.ldmxcsr
llvm.x86.sse.max.ps
llvm.x86.sse.max.ss
llvm.x86.sse.min.ps
llvm.x86.sse.min.ss
llvm.x86.sse.movmsk.ps
llvm.x86.sse.mul.ss
llvm.x86.sse.pshuf.w
llvm.x86.sse.rcp.ps
llvm.x86.sse.rcp.ss
llvm.x86.sse.rsqrt.ps
llvm.x86.sse.rsqrt.ss
llvm.x86.sse.sfence
llvm.x86.sse.sqrt.ps
llvm.x86.sse.sqrt.ss
llvm.x86.sse.stmxcsr
llvm.x86.sse.storeu.ps
llvm.x86.sse.sub.ss
llvm.x86.sse.ucomieq.ss
llvm.x86.sse.ucomige.ss
llvm.x86.sse.ucomigt.ss
llvm.x86.sse.ucomile.ss
llvm.x86.sse.ucomilt.ss
llvm.x86.sse.ucomineq.ss
llvm.x86.ssse3.pabs.b
llvm.x86.ssse3.pabs.b.128
llvm.x86.ssse3.pabs.d
llvm.x86.ssse3.pabs.d.128
llvm.x86.ssse3.pabs.w
llvm.x86.ssse3.pabs.w.128
llvm.x86.ssse3.phadd.d
llvm.x86.ssse3.phadd.d.128
llvm.x86.ssse3.phadd.sw
llvm.x86.ssse3.phadd.sw.128
llvm.x86.ssse3.phadd.w
llvm.x86.ssse3.phadd.w.128
llvm.x86.ssse3.phsub.d
llvm.x86.ssse3.phsub.d.128
llvm.x86.ssse3.phsub.sw
llvm.x86.ssse3.phsub.sw.128
llvm.x86.ssse3.phsub.w
llvm.x86.ssse3.phsub.w.128
llvm.x86.ssse3.pmadd.ub.sw
llvm.x86.ssse3.pmadd.ub.sw.128
llvm.x86.ssse3.pmul.hr.sw
llvm.x86.ssse3.pmul.hr.sw.128
llvm.x86.ssse3.pshuf.b
llvm.x86.ssse3.pshuf.b.128
llvm.x86.ssse3.psign.b
llvm.x86.ssse3.psign.b.128
llvm.x86.ssse3.psign.d
llvm.x86.ssse3.psign.d.128
llvm.x86.ssse3.psign.w
llvm.x86.ssse3.psign.w.128
llvm.x86.tbm.bextri.u32
llvm.x86.tbm.bextri.u64
llvm.x86.vcvtph2ps.128
llvm.x86.vcvtph2ps.256
llvm.x86.vcvtps2ph.128
llvm.x86.vcvtps2ph.256
llvm.x86.wrfsbase.32
llvm.x86.wrfsbase.64
llvm.x86.wrgsbase.32
llvm.x86.wrgsbase.64
llvm.x86.xabort
llvm.x86.xbegin
llvm.x86.xend
llvm.x86.xop.vfrcz.pd
llvm.x86.xop.vfrcz.pd.256
llvm.x86.xop.vfrcz.ps
llvm.x86.xop.vfrcz.ps.256
llvm.x86.xop.vfrcz.sd
llvm.x86.xop.vfrcz.ss
llvm.x86.xop.vpcmov
llvm.x86.xop.vpcmov.256
llvm.x86.xop.vpcomb
llvm.x86.xop.vpcomd
llvm.x86.xop.vpcomq
llvm.x86.xop.vpcomub
llvm.x86.xop.vpcomud
llvm.x86.xop.vpcomuq
llvm.x86.xop.vpcomuw
llvm.x86.xop.vpcomw
llvm.x86.xop.vpermil2pd
llvm.x86.xop.vpermil2pd.256
llvm.x86.xop.vpermil2ps
llvm.x86.xop.vpermil2ps.256
llvm.x86.xop.vphaddbd
llvm.x86.xop.vphaddbq
llvm.x86.xop.vphaddbw
llvm.x86.xop.vphadddq
llvm.x86.xop.vphaddubd
llvm.x86.xop.vphaddubq
llvm.x86.xop.vphaddubw
llvm.x86.xop.vphaddudq
llvm.x86.xop.vphadduwd
llvm.x86.xop.vphadduwq
llvm.x86.xop.vphaddwd
llvm.x86.xop.vphaddwq
llvm.x86.xop.vphsubbw
llvm.x86.xop.vphsubdq
llvm.x86.xop.vphsubwd
llvm.x86.xop.vpmacsdd
llvm.x86.xop.vpmacsdqh
llvm.x86.xop.vpmacsdql
llvm.x86.xop.vpmacssdd
llvm.x86.xop.vpmacssdqh
llvm.x86.xop.vpmacssdql
llvm.x86.xop.vpmacsswd
llvm.x86.xop.vpmacssww
llvm.x86.xop.vpmacswd
llvm.x86.xop.vpmacsww
llvm.x86.xop.vpmadcsswd
llvm.x86.xop.vpmadcswd
llvm.x86.xop.vpperm
llvm.x86.xop.vprotb
llvm.x86.xop.vprotbi
llvm.x86.xop.vprotd
llvm.x86.xop.vprotdi
llvm.x86.xop.vprotq
llvm.x86.xop.vprotqi
llvm.x86.xop.vprotw
llvm.x86.xop.vprotwi
llvm.x86.xop.vpshab
llvm.x86.xop.vpshad
llvm.x86.xop.vpshaq
llvm.x86.xop.vpshaw
llvm.x86.xop.vpshlb
llvm.x86.xop.vpshld
llvm.x86.xop.vpshlq
llvm.x86.xop.vpshlw
llvm.x86.xtest
llvm.xcore.bitrev
llvm.xcore.checkevent
llvm.xcore.chkct
llvm.xcore.clre
llvm.xcore.clrsr
llvm.xcore.crc32
llvm.xcore.crc8
llvm.xcore.eeu
llvm.xcore.endin
llvm.xcore.freer
llvm.xcore.geted
llvm.xcore.getet
llvm.xcore.getid
llvm.xcore.getps
llvm.xcore.getr
llvm.xcore.getst
llvm.xcore.getts
llvm.xcore.in
llvm.xcore.inct
llvm.xcore.initcp
llvm.xcore.initdp
llvm.xcore.initlr
llvm.xcore.initpc
llvm.xcore.initsp
llvm.xcore.inshr
llvm.xcore.int
llvm.xcore.mjoin
llvm.xcore.msync
llvm.xcore.out
llvm.xcore.outct
llvm.xcore.outshr
llvm.xcore.outt
llvm.xcore.peek
llvm.xcore.setc
llvm.xcore.setclk
llvm.xcore.setd
llvm.xcore.setev
llvm.xcore.setps
llvm.xcore.setpsc
llvm.xcore.setpt
llvm.xcore.setrdy
llvm.xcore.setsr
llvm.xcore.settw
llvm.xcore.setv
llvm.xcore.sext
llvm.xcore.ssync
llvm.xcore.syncr
llvm.xcore.testct
llvm.xcore.testwct
llvm.xcore.waitevent
llvm.xcore.zext
__nvvm_h2f
__nvvm_
bs_i
lz_i
ad_i
vvm_
bs_ll
z_ll
opc_i
d_ui
rt_f
yncthreads
uiltin_trap
2h_ieee
2f_ieee
ar0_or
oor_
x_ull
n_ull
opc_ll
ound_
runc_
dd_r
ar0_and
ull_r
ohi_i2d
4_ui
cp_r
ar0_popc
mbar_gl
lhi_ull
rt_r
eil_ftz_f
2f_r
_ftz
_rn_ftz
bs_ftz_f
x_ftz_f
n_ftz_f
embar_
otate_b
turate_
q_height
xq_height
itcast_
oor_ftz_f
ound_ftz_f
runc_ftz_f
uiltin_debugtrap
_ftz_f
os_approx_f
pprox_f
x2_approx_
g2_approx_
ul_r
in_approx_f
uiltin_
lt_rounds
tack_save
vvm_sqrt_
a32_vp
bject_size
nwind_init
sspacep_
sqrt_approx_
turate_ftz_f
q_array_size
ap_lo_hi_b64
xq_array_size
a32_v
ar_sync
ead_pm
pacep_
ypep_
xq_num_samples
tx_read_smid
tack_restore
os_approx_ftz_f
iv_approx_ftz_f
x2_approx_ftz_f
g2_approx_ftz_f
p_approx_ftz_d
tate_right_b64
in_approx_ftz_f
tx_read_
rt_approx_ftz_f
_channel_order
d_i8_
d_i8_trap
xq_channel_order
32_v
rczp
mov_256
it_trampoline
tid_
sqrt_approx_ftz_f
ust_
_clamp
6_trap
2_trap
uiltin_ptx_read_
aid_
ead_ptx_sreg_tid_
6_clamp
2_clamp
4_clamp
i8_trap
djust_trampoline
tx_read_nctaid_
ead_ptx_sreg_ntid_
uiltin_ia32_vpermil2p
ead_ptx_sreg_
taid_
_channel_data_type
t_b_
hannel_data_type
um_mipmap_levels
__nvvm_read_ptx_sreg_
ctaid_
uiltin_ptx_read_lanemask_
vvm_sust_
d_array_i8_
d_array_i8_trap
__nvvm_sust_
d_array_i
d_array_
d_array_v
__nvvm_sust_b_
__builtin_arm_
__builtin_arm_mcrr2
et_fpscr
__builtin_thread_pointer
__builtin_circ_ldd
__builtin_HEXAGON_
2_or
_orn
_lsli
__builtin_
EXAGON_
_andnp
_or_or
r_or
2_brevp
I_to_SXTHI_asrh
_cmp
nd_or
or_or
r_ori
r_andn
pyu_up
or_and
r_andi
und_r
_vaddhubs
_bitsclri
nd_andn
a_sc
acs_s
ysu_up
c_s0
y_s0
or_xacc
lrbit_
_r_v
tbit_
stbit_
r_andix
ddb_map
ubb_map
ound_r
_pxfer_map
_nbitsclri
onv_
_lib
csc_s
acsc_s
p_s1
cs_s
ys_s
c2s_s
y2s_s
_whc
mpyw_acc
nsert_rp
tstbit_
_popcountp
2_combine_
2_conv_
mpyrsc_s
s_s0
u_s0
_rs1
s_rs
mpyrs_s
_add
mpyh_acc
ertp_rp
xtract_rp
sl_ri
sr_ri
_asrhub_sat
ddh_
ubh_
ddub_acc
adub_acc
cmpbeq_any
4_fastcorner9
yud_
_s0c
dasl_rrri
xtractu_rp
ogglebit_
xtractp_rp
ubi_
4_round_r
_sat
2_vrcmpys_s1rp
sl_i_
_xacc
xtractup_rp
sr_i_
p_s1_sat
mpy2s_s
c_up_s1_sat
yri_addr_u2
ac_up_s1_sat
_vsat
b_nopack
h_nopack
_vrcrotate_acc
_chop
cc_s0
ac_s0
nd_s0
c_s0_sat_
_sat_
cmpys_acc_s1
_vrmpy
h_acc_s
_svw_trun
ub_nopack
uh_nopack
16_sat_
4_fastcorner9_not
2_mpyud_
__builtin_HEXAGON_M2_mpy_
cc_sat_
ac_sat_
at_rnd_
__builtin_HEXAGON_S5_vasrhrnd_goodsyntax
__builtin_HEXAGON_S2_tableidx
_goodsyntax
__builtin_HEXAGON_S2_asr_i_
_rnd_goodsyntax
__builtin_HEXAGON_S5_asrhub_rnd_sat_goodsyntax
__builtin_m
ps_l
nd_v
or_v
ri_b
hilo
di_b
ve_v
cnt_
shf_
ori_b
ppend
dsub
l_ph
lri_
nzi_b
egi_
og2_
int_
sve_
ubv_
l_q_
lat_
bvi_
epl_
otp_
lass_
x_a_
n_a_
sqrt_
nsert_
d_q_
ub_q_
lr_q_
lati_
sq_s_w
h_qb
posge32
_w_ph
xtr_
s_ph
_s_w
l_s_w
a_r_w
ddr_q_
ubr_q_
sq_s_
_r_w
q_ph
x_w_ph
xtr_rs_w
ulq_
ackrl_ph
l_s_ph
a_r_
trunc_
ubsu
__builtin_mips_
h_r_ph
h_r_qb
mpu_
q_qb
u_h_qb
_rs_ph
a_w_ph
addu_w_qb
mpgu_
w_ph
_l_w
aq_s_w_ph
qb_ph
_ph_w
mpgdu_
qx_s_w_ph
aq_sa_w_ph
q_w_ph
q_qb_ph
qx_sa_w_ph
q_s_w_ph
receu_ph_qb
uleu_s_ph_qb
u_ph_qb
_ph_qb
sra_ph_w
_rs_ph_w
__builtin_mips_prec
qu_ph_qb
qu_s_qb_ph
__builtin_mips_precr_sra_r_ph_w
__builtin_altivec_
__builtin_altivec_v
l_4si
mpbfp_p
erm_4si
fp_p
__builtin_r600_read_tgid_
__builtin_r600_read_tidig_
__builtin_r600_read_ngroups_
__builtin_r600_read_local_size_
__builtin_r600_read_global_size_
__builtin_ia32_por
__builtin_ia32_
xtrq
orhi
ddqu
xtrqi
ndhi
othi
vntq
endp
flush
mineq
pps256
nsertq
ndnhi
norhi
itor
ignr
gusb
ddsw
ubsw
ddwd
ubus
ddsubp
misd
unpckhi
ddqu256
kmovq
tdqa
lhrsw
cpps256
a1msg
comineq
eroall
ec128
nc128
mc128
extr_u
misdneq
ather
askload
rmti256
dubsw
comisd
xtri_u
642s
oadp
ovdqu
sadbw
ddus
lend
ldqi
estm
sbase
dscales
undp
qrtps256
orelv4si
comisdneq
estnzcp
eroupper
q256
s256
d256
nsertps128
skstorep
tdqa256
qu256
2dq256
xtractps128
mulqdq128
rmvars
addubsw
_mask
roadcastss
xt_v4hi
et_v4hi
ermilvarp
eclast128
nclast128
512_mask
nsert128i256
minposuw128
catter
testnzcp
xtract128i256
askstorep
roadcast
ldq512_mask
ubaddp
mpeq
uludq512_mask
p14p
dscalep
roadcasts
lendm
_512_mask
q512_mask
s512_mask
2dq512_mask
perm2f128_
i256
lendmp
2udq512_mask
ask_gather
sqrt14p
insertf128_
eskeygenassist128
vttp
ask_scatter
xtractf128_
28_byteshift
56_byteshift
12_byteshift
broadcastf128_p
__builtin_ia32_vpconflict
i_512_mask
__builtin_ia32_pbroadcast
512_gpr_mask
512_
pr_mask
em_mask
etps
__builtin_bitrev
Print module to stderr
print-module
Print function to stderr
print-function
Print BB to stderr
print-bb
switch
indirectbr
invoke
resume
unreachable
fadd
fsub
fmul
udiv
sdiv
fdiv
urem
srem
frem
alloca
store
cmpxchg
atomicrmw
fence
getelementptr
zext
sext
fptrunc
fpext
fptoui
fptosi
uitofp
sitofp
ptrtoint
addrspacecast
icmp
fcmp
select
call
lshr
ashr
va_arg
extractelement
insertelement
shufflevector
extractvalue
insertvalue
landingpad
<Invalid operator> 
both values to select must have same type
vector select condition element type must be i1
selected values for vector select must be vectors
vector select requires selected vectors to have the same vector length as select condition
select condition must be i1 or <n x i1>
mallocsize
malloc
malloccall
free
tbaa
prof
fpmath
range
tbaa.struct
srcloc
error: 
warning: 
note: 
debug-pass
Print PassManager debugging information
Disabled
disable debug output
Arguments
print pass arguments to pass to 'opt'
Structure
print pass structure before run()
Executions
print pass name before it is executed
Details
print pass details when it is executed
print-before
Print IR before specified passes
print-after
Print IR after specified passes
print-before-all
Print IR before each pass
print-after-all
Print IR after each pass
Releasing pass '
Running pass '
 on module '
 on 
function
basic block
value
Pass '
' is not initialized.
Verify if there is a pass dependency cycle.
Required Passes:
Error: Required pass not found! Possible causes:
- Pass misconfiguration (e.g.: missing macros)
- Corruption of the global PassRegistry
*** IR Dump Before 
 ***
*** IR Dump After 
Pass Arguments: 
 -- '
' is not preserving '
 -*- '
' is the last user of following pass instances.
 Free these instances
Executing Pass '
Made Modification '
 Freeing Pass '
' on BasicBlock '
'...
' on Function '
' on Module '
' on Region '
' on Loop '
' on Call Graph Nodes '
Required
Preserved
 Analyses:
 Uninitialized Pass
Error reading bitcode file: 
FunctionPass Manager
time-passes
Time each pass, printing elapsed time for each on exit
Module Pass Manager
ModulePass Manager
... Pass execution timing report ...
BasicBlock Pass Manager
BasicBlockPass Manager
Function Pass Manager
__unnamed_
llvm.module.flags
Unnamed pass: implement Pass::getPassName()
Pass::print not implemented for pass: '
Two passes with the same argument (-
) attempted to be registered!
debug-pass-manager
Print pass management debugging information
Starting module pass manager run.
Running module pass: 
Finished module pass manager run.
Starting function pass manager run.
Running function pass: 
Finished function pass manager run.
i128
f128
ppcf128
isVoid
glue
x86mmx
v2i1
v4i1
v8i1
v16i1
v32i1
v64i1
v1i8
v2i8
v4i8
v8i8
v16i8
v32i8
v64i8
v1i16
v2i16
v4i16
v8i16
v16i16
v32i16
v1i32
v2i32
v4i32
v8i32
v16i32
v1i64
v2i64
v4i64
v8i64
v16i64
v1f32
v2f32
v2f16
v4f16
v8f16
v4f32
v8f32
v16f32
v1f64
v2f64
v4f64
v8f64
Metadata
Untyped
disable-debug-info-verifier
Broken module found, compilation aborted!
Broken function found, compilation aborted!
' does not contain an entry block!
Basic Block in function '
' does not have terminator!
Function context does not match Module context!
Functions may not have common linkage
# formal arguments must match # of arguments for function type!
Functions cannot return aggregate values!
Invalid struct return type!
Attribute after last parameter!
Attribute 'builtin' can only be applied to a callsite.
Varargs functions must have C calling conventions!
Argument value does not match function argument type!
Function arguments must have first-class types!
Function takes metadata but isn't an intrinsic
invalid linkage type for function declaration
llvm intrinsics cannot be defined!
Entry block to function must not have predecessors!
blockaddress may not be used with the entry block!
Invalid user of intrinsic instruction!
Function is marked as dllimport, but not external.
More than one parameter has attribute nest!
More than one parameter has attribute returned!
Incompatible argument and return types for 'returned' attribute
Attribute sret is not on first parameter!
inalloca isn't on the last parameter!
Attributes 'readnone and readonly' are incompatible!
Attributes 'noinline and alwaysinline' are incompatible!
Attribute 'optnone' requires 'noinline'!
Attributes 'optsize and optnone' are incompatible!
Attributes 'minsize and optnone' are incompatible!
Attributes 'byval', 'inalloca', 'nest', 'sret', 'nocapture', and 'returned' do not apply to return values!
Attributes 'byval', 'inalloca', 'inreg', 'nest', and 'sret' are incompatible!
Attributes 'inalloca and readonly' are incompatible!
Attributes 'sret and returned' are incompatible!
Attributes 'zeroext and signext' are incompatible!
Wrong types for attribute: 
Attributes 'byval' and 'inalloca' do not support unsized types!
Attribute 'byval' only applies to parameters with pointer type!
Attribute '
' only applies to functions!
' does not apply to function returns
' does not apply to functions!
Basic Block does not have terminator!
PHI nodes must have at least one entry.  If the block is dead, the PHI should be removed!
PHINode should have one entry for each predecessor of its parent basic block!
PHI node has multiple entries for the same basic block with different incoming values!
PHI node entries do not match predecessors!
Operand is null
Found return instr that returns non-void in Function of void return type!
Function return type does not match operand type of return inst!
Terminator found in the middle of a basic block!
Instruction not embedded in basic block!
Only PHI nodes may reference their own value!
Instruction has a name, but provides a void value!
Instruction returns a non-scalar type!
Invalid use of metadata!
Instruction referencing instruction not embedded in a basic block!
Use of instruction is not an instruction!
Instruction has null operand!
Instruction operands must be first-class values!
Cannot take the address of an intrinsic!
Cannot invoke an intrinsinc other than donothing
Referencing function in another module!
Referring to a basic block in another function!
Referring to an argument in another function!
Referencing global in another module!
Cannot take the address of an inline asm!
fpmath requires a floating point result!
fpmath takes one operand!
fpmath accuracy not a positive number!
invalid fpmath accuracy!
Ranges are only for loads!
Instruction does not dominate all uses!
Bitcast requires both operands to be pointer or neither
Bitcast requires types of same width
Bitcast operand must not be aggregate
Bitcast type must not be aggregate
Bitcasts between pointers of different address spaces is not legal.Use AddrSpaceCast instead.
Branch condition is not 'i1' type!
Switch constants must all be same type as switch value!
Duplicate integer as switch case
Indirectbr operand must have pointer type!
Indirectbr destinations must all have pointer type!
The unwind destination does not have a landingpad instruction!
Called function must be a pointer!
Called function is not pointer to function type!
Called function requires more parameters than were provided!
Incorrect number of arguments passed to called function!
Call parameter type does not match function signature!
Attribute 'sret' cannot be used for vararg call arguments!
inalloca isn't on the last argument!
Function has metadata parameter but isn't an intrinsic
Both operands to a binary operator are not of the same type!
Integer arithmetic operators only work with integral types!
Integer arithmetic operators must have same type for operands and result!
Floating-point arithmetic operators only work with floating-point types!
Floating-point arithmetic operators must have same type for operands and result!
Logical operators only work with integral types!
Logical operators must have same type for operands and result!
Shifts only work with integral types!
Shift return type must be same as operands!
Allocation instruction pointer not in the generic address space!
Cannot allocate unsized type
Alloca array size must have integer type
Load operand must be a pointer.
Load result type does not match pointer operand type!
Load cannot have Release ordering
Atomic load must specify explicit alignment
atomic store operand must have integer type!
atomic store operand must be power-of-two byte-sized integer
Non-atomic load cannot have SynchronizationScope specified
Unfinished range!
It should have at least one range!
The lower limit must be an integer!
The upper limit must be an integer!
Range types must match load type!
Range must not be empty!
Intervals are overlapping
Intervals are not in order
Intervals are contiguous
Store operand must be a pointer.
Stored value type does not match pointer operand type!
Store cannot have Acquire ordering
Atomic store must specify explicit alignment
Non-atomic store cannot have SynchronizationScope specified
GEP base pointer is not a vector or a vector of pointers
GEP into unsized type!
Vector GEP must return a vector value
Invalid indices for GEP pointer type!
GEP is not of right type for indices!
Vector GEP result width doesn't match operand's
Vector GEP must have vector indices!
Invalid GEP index vector width
fence instructions may only have acquire, release, acq_rel, or seq_cst ordering.
cmpxchg instructions must be atomic.
cmpxchg instructions cannot be unordered.
First cmpxchg operand must be a pointer.
cmpxchg operand must have integer type!
cmpxchg operand must be power-of-two byte-sized integer
Expected value type does not match pointer operand type!
atomicrmw instructions must be atomic.
atomicrmw instructions cannot be unordered.
First atomicrmw operand must be a pointer.
atomicrmw operand must have integer type!
atomicrmw operand must be power-of-two byte-sized integer
Argument value type does not match pointer operand type!
Invalid binary operation!
Trunc only operates on integer
Trunc only produces integer
trunc source and destination must both be a vector or neither
DestTy too big for Trunc
ZExt only operates on integer
ZExt only produces an integer
zext source and destination must both be a vector or neither
Type too small for ZExt
SExt only operates on integer
SExt only produces an integer
sext source and destination must both be a vector or neither
Type too small for SExt
FPToUI source and dest must both be vector or scalar
FPToUI source must be FP or FP vector
FPToUI result must be integer or integer vector
FPToUI source and dest vector length mismatch
FPToSI source and dest must both be vector or scalar
FPToSI source must be FP or FP vector
FPToSI result must be integer or integer vector
FPToSI source and dest vector length mismatch
UIToFP source and dest must both be vector or scalar
UIToFP source must be integer or integer vector
UIToFP result must be FP or FP vector
UIToFP source and dest vector length mismatch
SIToFP source and dest must both be vector or scalar
SIToFP source must be integer or integer vector
SIToFP result must be FP or FP vector
SIToFP source and dest vector length mismatch
FPTrunc only operates on FP
FPTrunc only produces an FP
fptrunc source and destination must both be a vector or neither
DestTy too big for FPTrunc
FPExt only operates on FP
FPExt only produces an FP
fpext source and destination must both be a vector or neither
DestTy too small for FPExt
PtrToInt source must be pointer
PtrToInt result must be integral
PtrToInt type mismatch
PtrToInt Vector width mismatch
IntToPtr source must be an integral
IntToPtr result must be a pointer
IntToPtr type mismatch
IntToPtr Vector width mismatch
AddrSpaceCast source must be a pointer
AddrSpaceCast result must be a pointer
AddrSpaceCast must be between different address spaces
AddrSpaceCast vector pointer number of elements mismatch
Both operands to ICmp instruction are not of the same type!
Invalid operand types for ICmp instruction
Invalid predicate in ICmp instruction!
Both operands to FCmp instruction are not of the same type!
Invalid operand types for FCmp instruction
Invalid predicate in FCmp instruction!
PHI nodes not grouped at top of basic block!
PHI node operands are not the same type as the result!
Intrinsic functions should never be defined!
Intrinsic has incorrect return type!
Intrinsic has incorrect argument type!
Intrinsic was not defined with variable arguments!
Callsite was not defined with variable arguments!
Intrinsic has too few arguments!
Intrinsic name not mangled correctly for type arguments!
is_zero_undef argument of bit counting intrinsics must be a constant int
invalid llvm.dbg.declare intrinsic call 1
invalid llvm.dbg.declare intrinsic call 2
alignment argument of memory intrinsics must be a constant int
isvolatile argument of memory intrinsics must be a constant int
llvm.gcroot parameter #1 must be an alloca.
llvm.gcroot parameter #2 must be a constant.
llvm.gcroot parameter #1 must either be a pointer alloca, or argument #2 must be a non-null constant.
Enclosing function does not use GC.
llvm.init_trampoline parameter #2 must resolve to a function.
invalid arguments to llvm.prefetch
llvm.stackprotector parameter #2 must resolve to an alloca.
size argument of memory use markers must be a constant integer
llvm.invariant.end parameter #2 must be a constant integer
Global metadata operand cannot be function local!
Invalid operand for global metadata!
function-local metadata used in wrong function
Invalid operands for select instruction!
Select values must have same type as select instruction!
User-defined operators should not live outside of a pass!
Invalid extractelement operands!
Invalid insertelement operands!
Invalid shufflevector operands!
Invalid ExtractValueInst operands!
Invalid InsertValueInst operands!
LandingPadInst needs at least one clause or to be a cleanup.
Block containing LandingPadInst must be jumped to only by the unwind edge of an invoke.
LandingPadInst not the first non-PHI instruction in the block.
Personality function doesn't match others in function
Personality function is not constant!
Clause is not constant!
Catch operand does not have pointer type!
Filter operand is not an array of constants!
Global is external, but doesn't have external or weak linkage!
Only global variables can have appending linkage!
Only global arrays can have appending linkage!
Global variable initializer type does not match global variable type!
'common' global must have a zero initializer!
'common' global may not be marked constant!
invalid linkage type for global declaration
llvm.global_ctors
llvm.global_dtors
invalid linkage for intrinsic global variable
wrong type for intrinsic global variable
llvm.used
llvm.compiler.used
wrong initalizer for intrinsic global variable
invalid llvm.used member
members of llvm.used must be named
Global is marked as dllimport, but not external
Alias name cannot be empty!
Alias should have external or external weak linkage!
Aliasee cannot be NULL!
Alias and aliasee types should match!
Alias cannot have unnamed_addr!
Aliasee should be either GlobalValue, bitcast or addrspacecast of GlobalValue
Alias bitcasts cannot be between different address spaces
Aliasing chain should end with function or global variable
Named metadata operand cannot be function local!
invalid requirement on flag, flag is not present in module
invalid requirement on flag, flag does not have the required value
incorrect number of operands in module flag
invalid behavior operand in module flag (expected constant integer)
invalid ID operand in module flag (expected metadata string)
invalid behavior operand in module flag (unexpected constant)
invalid value for 'require' module flag (expected metadata pair)
invalid value for 'require' module flag (first value operand should be a string)
invalid value for 'append'-type module flag (expected a metadata node)
module flag identifiers must be unique (or of 'require' type)
llvm.ident
incorrect number of operands in llvm.ident metadata
invalid value for llvm.ident metadata entry operand(the operand should be a string)
DICompileUnit does not Verify!
DISubprogram does not Verify!
DIGlobalVariable does not Verify!
DIType does not Verify!
DIScope does not Verify!
Module Verifier
verify
Debug Info Verifier
verify-di
Broken debug info found, compilation aborted!
A @@ version cannot be undefined
.rela
.rel
.shstrtab
.symtab
.symtab_shndx
.strtab
Size expression must be absolute.
FK_Data_1
FK_Data_2
FK_Data_4
FK_Data_8
FK_PCRel_1
FK_PCRel_2
FK_PCRel_4
FK_PCRel_8
FK_GPRel_1
FK_GPRel_2
FK_GPRel_4
FK_GPRel_8
FK_SecRel_1
FK_SecRel_2
FK_SecRel_4
FK_SecRel_8
NO_APP
.code16
.code32
.code64
.zero
.ascii
.asciz
.byte
.short
.long
.quad
.align
.globl
 InlineAsm Start
 InlineAsm End
.weak_reference 
.space
.cfi_startproc
.cfi_endproc
.syntax unified
.subsections_via_symbols
.linker_option "
.data_region
.data_region jt8
.data_region jt16
.data_region jt32
.end_data_region
.thumb_func
.weakref 
.type
gnu_indirect_function
object
tls_object
common
no_type
gnu_unique_object
.hidden
.indirect_symbol
.internal
.lazy_reference
.local
.no_dead_strip
.symbol_resolver
.alt_entry
.private_extern
.protected
.reference
.weak_definition
.weak_def_can_be_hidden
.desc
.def
.scl
.endef
.secidx
.secrel32
.size
AdrpAdrp
AdrpLdr
AdrpAddLdr
AdrpLdrGotLdr
AdrpAddStr
AdrpLdrGotStr
AdrpAdd
AdrpLdrGot
.loh
.comm
.lcomm
.zerofill 
.tbss 
Don't know how to emit this value.
.uleb128 
.sleb128 
.p2alignw 
.p2alignl 
.balign
.balignw
.balignl
.org 
.file
.ident
.loc
 basic_block
 prologue_end
 epilogue_begin
 is_stmt 
isa 
discriminator 
.cfi_sections 
.eh_frame
, .debug_frame
.debug_frame
.cfi_def_cfa 
.cfi_def_cfa_offset 
.cfi_def_cfa_register 
.cfi_offset 
.cfi_personality 
.cfi_lsda 
.cfi_remember_state
.cfi_restore_state
.cfi_same_value 
.cfi_rel_offset 
.cfi_adjust_cfa_offset 
.cfi_signal_frame
.cfi_undefined 
.cfi_register 
.cfi_window_save
.seh_proc 
.seh_endproc
.seh_startchained
.seh_endchained
.seh_handler 
, @unwind
, @except
.seh_handlerdata
.xdata
.seh_pushreg 
.seh_setframe 
.seh_stackalloc 
.seh_savereg 
.seh_savexmm 
.seh_pushframe
 @code
.seh_endprologue
.bundle_align_mode 
.bundle_lock
 align_to_end
.bundle_unlock
encoding: [
0x%02x
  fixup 
offset: 
, value: 
, kind: 
unable to evaluate offset for variable '
unable to evaluate offset to undefined symbol '
expected relocatable expression
expected assembly-time absolute expression
invalid .org offset '
' (at offset '
Fragment can't be larger than a bundle size
Padding cannot exceed 255 bytes
<MCFixup
 Offset:
 Value:
 Kind:
unable to write NOP sequence of 
 bytes
undefined .align directive, value size '
' is not a divisor of padding size '
unable to write nop sequence of 
AS_SECURE_LOG_FILE
.group
llvm-mc (based on LLVM 
Range Start
Range Length
Compact Unwind Encoding: 0x
Personality Function
LSDA
EH_frame
CIE Length
CIE ID Tag
DW_CIE_VERSION
CIE Augmentation
CIE Code Alignment Factor
CIE Data Alignment Factor
CIE Return Address Column
Augmentation Size
Personality Encoding
Personality
LSDA Encoding
FDE Encoding
<unknown encoding>
absptr
omit
pcrel
udata4
udata8
sdata4
sdata8
pcrel udata4
pcrel sdata4
pcrel udata8
screl sdata8
indirect pcrel udata4
indirect pcrel sdata4
indirect pcrel udata8
indirect pcrel sdata8
Reg1 
Reg2 
Reg 
Offset 
DW_CFA_offset + Reg(
Escape bytes
FDE Length
FDE CIE Offset
FDE initial location
FDE address range
Augmentation size
Language Specific Data Area
Unterminated .bundle_lock when changing a section
.bss
Emitting values inside a locked bundle is forbidden
.comment
.bundle_align_mode should be only set once per file
.bundle_lock forbidden when bundling is disabled
Nesting of .bundle_lock is forbidden
.bundle_unlock forbidden when bundling is disabled
.bundle_unlock without matching lock
Empty bundle-locked group is forbidden
<<invalid>>
<<none>>
GOTOFF
GOTPCREL
GOTTPOFF
INDNTPOFF
NTPOFF
GOTNTPOFF
TLSGD
TLSLD
TLSLDM
TPOFF
DTPOFF
TLVP
TLVPPAGE
TLVPPAGEOFF
PAGE
PAGEOFF
GOTPAGE
GOTPAGEOFF
SECREL32
target1
target2
prel31
tlsldo
higher
highera
highest
highesta
got@l
got@h
got@ha
tocbase
toc@l
toc@h
toc@ha
dtpmod
tprel
tprel@l
tprel@h
tprel@ha
tprel@higher
tprel@highera
tprel@highest
tprel@highesta
dtprel
dtprel@l
dtprel@h
dtprel@ha
dtprel@higher
dtprel@highera
dtprel@highest
dtprel@highesta
got@tprel
got@tprel@l
got@tprel@h
got@tprel@ha
got@dtprel
got@dtprel@l
got@dtprel@h
got@dtprel@ha
got@tlsgd
got@tlsgd@l
got@tlsgd@h
got@tlsgd@ha
tlsgd
got@tlsld
got@tlsld@l
got@tlsld@h
got@tlsld@ha
tlsld
GPREL
GOT_CALL
GOT16
ABS_HI
ABS_LO
DTPREL_HI
DTPREL_LO
GOTTPREL
TPREL_HI
TPREL_LO
GPOFF_HI
GPOFF_LO
GOT_DISP
GOT_PAGE
GOT_OFST
HIGHER
HIGHEST
GOT_HI16
GOT_LO16
CALL_HI16
CALL_LO16
IMGREL32
gotoff
gotpcrel
gottpoff
indntpoff
ntpoff
gotntpoff
tlsldm
tpoff
dtpoff
tlvp
tlvppage
tlvppageoff
page
pageoff
gotpage
gotpageoff
IMGREL
imgrel
secrel32
HIGHERA
HIGHESTA
GOT@L
GOT@H
GOT@HA
TOCBASE
TOC@L
TOC@H
TOC@HA
DTPMOD
TPREL
TPREL@L
TPREL@H
TPREL@HA
TPREL@HIGHER
TPREL@HIGHERA
TPREL@HIGHEST
TPREL@HIGHESTA
DTPREL
DTPREL@L
DTPREL@H
DTPREL@HA
DTPREL@HIGHER
DTPREL@HIGHERA
DTPREL@HIGHEST
DTPREL@HIGHESTA
GOT@TPREL
GOT@TPREL@L
GOT@TPREL@H
GOT@TPREL@HA
GOT@DTPREL
GOT@DTPREL@L
GOT@DTPREL@H
GOT@DTPREL@HA
GOT@TLSGD
GOT@TLSGD@L
GOT@TLSGD@H
GOT@TLSGD@HA
GOT@TLSLD
GOT@TLSLD@L
GOT@TLSLD@H
GOT@TLSLD@HA
TARGET1
TARGET2
PREL31
TLSLDO
<MCOperand 
INVALID
Reg:
Imm:
Expr:(
Inst:(
UNDEFINED
<MCInst 
<MCInst #
%lld
-0x%llx
0x%llx
-0%llxh
-%llxh
0%llxh
%llxh
__text
__thread_data
__thread_bss
__thread_vars
__thread_init
__cstring
__literal4
__literal8
__literal16
__const
__textcoal_nt
__const_coal
__datacoal_nt
__common
__bss
__la_symbol_ptr
__nl_symbol_ptr
__constructor
__destructor
__mod_init_func
__mod_term_func
__gcc_except_tab
__LD
__compact_unwind
__DWARF
__apple_names
__apple_objc
__apple_namespac
__apple_types
__debug_abbrev
__debug_info
__debug_line
__debug_frame
__debug_pubnames
__debug_pubtypes
__debug_gnu_pubn
__debug_gnu_pubt
__debug_str
__debug_loc
__debug_aranges
__debug_ranges
__debug_macinfo
__debug_inlined
__LLVM_STACKMAPS
__llvm_stackmaps
.data.rel.local
.data.rel.ro
.rodata.cst4
.rodata.cst8
.rodata.cst16
.ctors
.dtors
.gcc_except_table
.debug_abbrev
.debug_info
.debug_line
.debug_pubnames
.debug_pubtypes
.debug_gnu_pubnames
.debug_gnu_pubtypes
.debug_str
.debug_loc
.debug_aranges
.debug_ranges
.debug_macinfo
.apple_names
.apple_objc
.apple_namespaces
.apple_types
.debug_info.dwo
.debug_abbrev.dwo
.debug_str.dwo
.debug_line.dwo
.debug_loc.dwo
.debug_str_offsets.dwo
.debug_addr
.CRT$XCU
.CRT$XTX
.drectve
.debug_types
.debug_types.dwo
This file format doesn't support weak aliases.
Cannot evaluate subsection number
Subsection number out of range
one_only,
discard,
same_size,
same_contents,
associative 
largest,
newest,
.section
,#alloc
,#execinstr
,#write
,#exclude
,#tls
init_array
fini_array
preinit_array
nobits
note
progbits
,comdat
.subsection
0123456789_.abcdefghijklmnopqrstuvwxyzABCDEFGHIJKLMNOPQRSTUVWXYZ
_begin
,none,
mach-o section specifier requires a segment and section separated by a comma
mach-o section specifier requires a segment whose length is between 1 and 16 characters
mach-o section specifier requires a section whose length is between 1 and 16 characters
mach-o section specifier uses an unknown section type
mach-o section specifier of type 'symbol_stubs' requires a size specifier
mach-o section specifier has invalid attribute
mach-o section specifier cannot have a stub size specified because it does not have type 'symbol_stubs'
mach-o section specifier has a malformed stub size
regular
S_REGULAR
S_ZEROFILL
cstring_literals
S_CSTRING_LITERALS
4byte_literals
S_4BYTE_LITERALS
8byte_literals
S_8BYTE_LITERALS
literal_pointers
S_LITERAL_POINTERS
non_lazy_symbol_pointers
S_NON_LAZY_SYMBOL_POINTERS
lazy_symbol_pointers
S_LAZY_SYMBOL_POINTERS
symbol_stubs
S_SYMBOL_STUBS
mod_init_funcs
S_MOD_INIT_FUNC_POINTERS
mod_term_funcs
S_MOD_TERM_FUNC_POINTERS
coalesced
S_COALESCED
S_GB_ZEROFILL
interposing
S_INTERPOSING
16byte_literals
S_16BYTE_LITERALS
S_DTRACE_DOF
S_LAZY_DYLIB_SYMBOL_POINTERS
thread_local_regular
S_THREAD_LOCAL_REGULAR
thread_local_zerofill
S_THREAD_LOCAL_ZEROFILL
thread_local_variables
S_THREAD_LOCAL_VARIABLES
thread_local_variable_pointers
S_THREAD_LOCAL_VARIABLE_POINTERS
thread_local_init_function_pointers
S_THREAD_LOCAL_INIT_FUNCTION_POINTERS
pure_instructions
S_ATTR_PURE_INSTRUCTIONS
no_toc
S_ATTR_NO_TOC
strip_static_syms
S_ATTR_STRIP_STATIC_SYMS
no_dead_strip
S_ATTR_NO_DEAD_STRIP
live_support
S_ATTR_LIVE_SUPPORT
self_modifying_code
S_ATTR_SELF_MODIFYING_CODE
S_ATTR_DEBUG
S_ATTR_SOME_INSTRUCTIONS
S_ATTR_EXT_RELOC
S_ATTR_LOC_RELOC
unsupported directive in streamer
No open frame
Starting a frame before finishing the previous one!
No symbol to start a frame
No open Win64 EH frame function!
Starting a function before ending the previous one!
Not all chained regions terminated!
End of a chained region outside a chained region!
Chained unwind areas can't have handlers!
Don't know what kind of handler this is!
Frame register and offset already specified!
Misaligned frame pointer offset!
Misaligned stack allocation!
Misaligned saved register offset!
Misaligned saved vector register offset!
If present, PushMachFrame must be the first UOP
EmitRawText called on an MCStreamer that doesn't support it,  something must not be fully mc'ized
Unfinished frame!
Not supported!
.pdata
invalid 'common' alignment '
' for '
indirect symbol '
' not in a symbol pointer or stub section
' is not a recognized feature for this target
 (ignoring feature)
help
' is not a recognized processor for this target
 (ignoring processor)
+help
altivec
Available CPUs for this target:
  %-*s - %s.
Available features for this target:
Use +feature to enable a feature, or -feature to disable it.
For example, llc -mcpu=mycpu -mattr=+feature1,-feature2
Weak externals may only alias symbols
.weak.
.default
Missing associated COMDAT section 
 for section 
COFF string table is greater than 9,999,999 bytes.
__.SYMDEF
__.SYMDEF SORTED
getSymbolValue unimplemented in COFFObjectFile
Libraries needed unimplemented in COFFObjectFile
COFF-i386
COFF-x86-64
COFF-<unknown arch>
getRelocationAddress not implemented in COFFObjectFile
IMAGE_REL_AMD64_ABSOLUTE
IMAGE_REL_AMD64_ADDR64
IMAGE_REL_AMD64_ADDR32
IMAGE_REL_AMD64_ADDR32NB
IMAGE_REL_AMD64_REL32
IMAGE_REL_AMD64_REL32_1
IMAGE_REL_AMD64_REL32_2
IMAGE_REL_AMD64_REL32_3
IMAGE_REL_AMD64_REL32_4
IMAGE_REL_AMD64_REL32_5
IMAGE_REL_AMD64_SECTION
IMAGE_REL_AMD64_SECREL
IMAGE_REL_AMD64_SECREL7
IMAGE_REL_AMD64_TOKEN
IMAGE_REL_AMD64_SREL32
IMAGE_REL_AMD64_PAIR
IMAGE_REL_AMD64_SSPAN32
IMAGE_REL_I386_ABSOLUTE
IMAGE_REL_I386_DIR16
IMAGE_REL_I386_REL16
IMAGE_REL_I386_DIR32
IMAGE_REL_I386_DIR32NB
IMAGE_REL_I386_SEG12
IMAGE_REL_I386_SECTION
IMAGE_REL_I386_SECREL
IMAGE_REL_I386_TOKEN
IMAGE_REL_I386_SECREL7
IMAGE_REL_I386_REL32
getLibraryNext not implemented in COFFObjectFile
getLibraryPath not implemented in COFFObjectFile
R_X86_64_NONE
R_X86_64_64
R_X86_64_PC32
R_X86_64_GOT32
R_X86_64_PLT32
R_X86_64_COPY
R_X86_64_GLOB_DAT
R_X86_64_JUMP_SLOT
R_X86_64_RELATIVE
R_X86_64_GOTPCREL
R_X86_64_32
R_X86_64_32S
R_X86_64_16
R_X86_64_PC16
R_X86_64_8
R_X86_64_PC8
R_X86_64_DTPMOD64
R_X86_64_DTPOFF64
R_X86_64_TPOFF64
R_X86_64_TLSGD
R_X86_64_TLSLD
R_X86_64_DTPOFF32
R_X86_64_GOTTPOFF
R_X86_64_TPOFF32
R_X86_64_PC64
R_X86_64_GOTOFF64
R_X86_64_GOTPC32
R_X86_64_GOT64
R_X86_64_GOTPCREL64
R_X86_64_GOTPC64
R_X86_64_GOTPLT64
R_X86_64_PLTOFF64
R_X86_64_SIZE32
R_X86_64_SIZE64
R_X86_64_GOTPC32_TLSDESC
R_X86_64_TLSDESC_CALL
R_X86_64_TLSDESC
R_X86_64_IRELATIVE
R_386_NONE
R_386_32
R_386_PC32
R_386_GOT32
R_386_PLT32
R_386_COPY
R_386_GLOB_DAT
R_386_JUMP_SLOT
R_386_RELATIVE
R_386_GOTOFF
R_386_GOTPC
R_386_32PLT
R_386_TLS_TPOFF
R_386_TLS_IE
R_386_TLS_GOTIE
R_386_TLS_LE
R_386_TLS_GD
R_386_TLS_LDM
R_386_16
R_386_PC16
R_386_8
R_386_PC8
R_386_TLS_GD_32
R_386_TLS_GD_PUSH
R_386_TLS_GD_CALL
R_386_TLS_GD_POP
R_386_TLS_LDM_32
R_386_TLS_LDM_PUSH
R_386_TLS_LDM_CALL
R_386_TLS_LDM_POP
R_386_TLS_LDO_32
R_386_TLS_IE_32
R_386_TLS_LE_32
R_386_TLS_DTPMOD32
R_386_TLS_DTPOFF32
R_386_TLS_TPOFF32
R_386_TLS_GOTDESC
R_386_TLS_DESC_CALL
R_386_TLS_DESC
R_386_IRELATIVE
R_MIPS_NONE
R_MIPS_16
R_MIPS_32
R_MIPS_REL32
R_MIPS_26
R_MIPS_HI16
R_MIPS_LO16
R_MIPS_GPREL16
R_MIPS_LITERAL
R_MIPS_GOT16
R_MIPS_PC16
R_MIPS_CALL16
R_MIPS_GPREL32
R_MIPS_SHIFT5
R_MIPS_SHIFT6
R_MIPS_64
R_MIPS_GOT_DISP
R_MIPS_GOT_PAGE
R_MIPS_GOT_OFST
R_MIPS_GOT_HI16
R_MIPS_GOT_LO16
R_MIPS_SUB
R_MIPS_INSERT_A
R_MIPS_INSERT_B
R_MIPS_DELETE
R_MIPS_HIGHER
R_MIPS_HIGHEST
R_MIPS_CALL_HI16
R_MIPS_CALL_LO16
R_MIPS_SCN_DISP
R_MIPS_REL16
R_MIPS_ADD_IMMEDIATE
R_MIPS_PJUMP
R_MIPS_RELGOT
R_MIPS_JALR
R_MIPS_TLS_DTPMOD32
R_MIPS_TLS_DTPREL32
R_MIPS_TLS_DTPMOD64
R_MIPS_TLS_DTPREL64
R_MIPS_TLS_GD
R_MIPS_TLS_LDM
R_MIPS_TLS_DTPREL_HI16
R_MIPS_TLS_DTPREL_LO16
R_MIPS_TLS_GOTTPREL
R_MIPS_TLS_TPREL32
R_MIPS_TLS_TPREL64
R_MIPS_TLS_TPREL_HI16
R_MIPS_TLS_TPREL_LO16
R_MIPS_GLOB_DAT
R_MIPS_COPY
R_MIPS_JUMP_SLOT
R_MICROMIPS_26_S1
R_MICROMIPS_HI16
R_MICROMIPS_LO16
R_MICROMIPS_GOT16
R_MICROMIPS_PC16_S1
R_MICROMIPS_CALL16
R_MICROMIPS_GOT_DISP
R_MICROMIPS_GOT_PAGE
R_MICROMIPS_GOT_OFST
R_MICROMIPS_TLS_GD
R_MICROMIPS_TLS_LDM
R_MICROMIPS_TLS_DTPREL_HI16
R_MICROMIPS_TLS_DTPREL_LO16
R_MICROMIPS_TLS_TPREL_HI16
R_MICROMIPS_TLS_TPREL_LO16
R_MIPS_NUM
R_AARCH64_NONE
R_AARCH64_ABS64
R_AARCH64_ABS32
R_AARCH64_ABS16
R_AARCH64_PREL64
R_AARCH64_PREL32
R_AARCH64_PREL16
R_AARCH64_MOVW_UABS_G0
R_AARCH64_MOVW_UABS_G0_NC
R_AARCH64_MOVW_UABS_G1
R_AARCH64_MOVW_UABS_G1_NC
R_AARCH64_MOVW_UABS_G2
R_AARCH64_MOVW_UABS_G2_NC
R_AARCH64_MOVW_UABS_G3
R_AARCH64_MOVW_SABS_G0
R_AARCH64_MOVW_SABS_G1
R_AARCH64_MOVW_SABS_G2
R_AARCH64_LD_PREL_LO19
R_AARCH64_ADR_PREL_LO21
R_AARCH64_ADR_PREL_PG_HI21
R_AARCH64_ADD_ABS_LO12_NC
R_AARCH64_LDST8_ABS_LO12_NC
R_AARCH64_TSTBR14
R_AARCH64_CONDBR19
R_AARCH64_JUMP26
R_AARCH64_CALL26
R_AARCH64_LDST16_ABS_LO12_NC
R_AARCH64_LDST32_ABS_LO12_NC
R_AARCH64_LDST64_ABS_LO12_NC
R_AARCH64_LDST128_ABS_LO12_NC
R_AARCH64_ADR_GOT_PAGE
R_AARCH64_LD64_GOT_LO12_NC
R_AARCH64_TLSLD_MOVW_DTPREL_G2
R_AARCH64_TLSLD_MOVW_DTPREL_G1
R_AARCH64_TLSLD_MOVW_DTPREL_G1_NC
R_AARCH64_TLSLD_MOVW_DTPREL_G0
R_AARCH64_TLSLD_MOVW_DTPREL_G0_NC
R_AARCH64_TLSLD_ADD_DTPREL_HI12
R_AARCH64_TLSLD_ADD_DTPREL_LO12
R_AARCH64_TLSLD_ADD_DTPREL_LO12_NC
R_AARCH64_TLSLD_LDST8_DTPREL_LO12
R_AARCH64_TLSLD_LDST8_DTPREL_LO12_NC
R_AARCH64_TLSLD_LDST16_DTPREL_LO12
R_AARCH64_TLSLD_LDST16_DTPREL_LO12_NC
R_AARCH64_TLSLD_LDST32_DTPREL_LO12
R_AARCH64_TLSLD_LDST32_DTPREL_LO12_NC
R_AARCH64_TLSLD_LDST64_DTPREL_LO12
R_AARCH64_TLSLD_LDST64_DTPREL_LO12_NC
R_AARCH64_TLSIE_MOVW_GOTTPREL_G1
R_AARCH64_TLSIE_MOVW_GOTTPREL_G0_NC
R_AARCH64_TLSIE_ADR_GOTTPREL_PAGE21
R_AARCH64_TLSIE_LD64_GOTTPREL_LO12_NC
R_AARCH64_TLSIE_LD_GOTTPREL_PREL19
R_AARCH64_TLSLE_MOVW_TPREL_G2
R_AARCH64_TLSLE_MOVW_TPREL_G1
R_AARCH64_TLSLE_MOVW_TPREL_G1_NC
R_AARCH64_TLSLE_MOVW_TPREL_G0
R_AARCH64_TLSLE_MOVW_TPREL_G0_NC
R_AARCH64_TLSLE_ADD_TPREL_HI12
R_AARCH64_TLSLE_ADD_TPREL_LO12
R_AARCH64_TLSLE_ADD_TPREL_LO12_NC
R_AARCH64_TLSLE_LDST8_TPREL_LO12
R_AARCH64_TLSLE_LDST8_TPREL_LO12_NC
R_AARCH64_TLSLE_LDST16_TPREL_LO12
R_AARCH64_TLSLE_LDST16_TPREL_LO12_NC
R_AARCH64_TLSLE_LDST32_TPREL_LO12
R_AARCH64_TLSLE_LDST32_TPREL_LO12_NC
R_AARCH64_TLSLE_LDST64_TPREL_LO12
R_AARCH64_TLSLE_LDST64_TPREL_LO12_NC
R_AARCH64_TLSDESC_ADR_PAGE
R_AARCH64_TLSDESC_LD64_LO12_NC
R_AARCH64_TLSDESC_ADD_LO12_NC
R_AARCH64_TLSDESC_CALL
R_ARM_NONE
R_ARM_PC24
R_ARM_ABS32
R_ARM_REL32
R_ARM_LDR_PC_G0
R_ARM_ABS16
R_ARM_ABS12
R_ARM_THM_ABS5
R_ARM_ABS8
R_ARM_SBREL32
R_ARM_THM_CALL
R_ARM_THM_PC8
R_ARM_BREL_ADJ
R_ARM_TLS_DESC
R_ARM_THM_SWI8
R_ARM_XPC25
R_ARM_THM_XPC22
R_ARM_TLS_DTPMOD32
R_ARM_TLS_DTPOFF32
R_ARM_TLS_TPOFF32
R_ARM_COPY
R_ARM_GLOB_DAT
R_ARM_JUMP_SLOT
R_ARM_RELATIVE
R_ARM_GOTOFF32
R_ARM_BASE_PREL
R_ARM_GOT_BREL
R_ARM_PLT32
R_ARM_CALL
R_ARM_JUMP24
R_ARM_THM_JUMP24
R_ARM_BASE_ABS
R_ARM_ALU_PCREL_7_0
R_ARM_ALU_PCREL_15_8
R_ARM_ALU_PCREL_23_15
R_ARM_LDR_SBREL_11_0_NC
R_ARM_ALU_SBREL_19_12_NC
R_ARM_ALU_SBREL_27_20_CK
R_ARM_TARGET1
R_ARM_SBREL31
R_ARM_V4BX
R_ARM_TARGET2
R_ARM_PREL31
R_ARM_MOVW_ABS_NC
R_ARM_MOVT_ABS
R_ARM_MOVW_PREL_NC
R_ARM_MOVT_PREL
R_ARM_THM_MOVW_ABS_NC
R_ARM_THM_MOVT_ABS
R_ARM_THM_MOVW_PREL_NC
R_ARM_THM_MOVT_PREL
R_ARM_THM_JUMP19
R_ARM_THM_JUMP6
R_ARM_THM_ALU_PREL_11_0
R_ARM_THM_PC12
R_ARM_ABS32_NOI
R_ARM_REL32_NOI
R_ARM_ALU_PC_G0_NC
R_ARM_ALU_PC_G0
R_ARM_ALU_PC_G1_NC
R_ARM_ALU_PC_G1
R_ARM_ALU_PC_G2
R_ARM_LDR_PC_G1
R_ARM_LDR_PC_G2
R_ARM_LDRS_PC_G0
R_ARM_LDRS_PC_G1
R_ARM_LDRS_PC_G2
R_ARM_LDC_PC_G0
R_ARM_LDC_PC_G1
R_ARM_LDC_PC_G2
R_ARM_ALU_SB_G0_NC
R_ARM_ALU_SB_G0
R_ARM_ALU_SB_G1_NC
R_ARM_ALU_SB_G1
R_ARM_ALU_SB_G2
R_ARM_LDR_SB_G0
R_ARM_LDR_SB_G1
R_ARM_LDR_SB_G2
R_ARM_LDRS_SB_G0
R_ARM_LDRS_SB_G1
R_ARM_LDRS_SB_G2
R_ARM_LDC_SB_G0
R_ARM_LDC_SB_G1
R_ARM_LDC_SB_G2
R_ARM_MOVW_BREL_NC
R_ARM_MOVT_BREL
R_ARM_MOVW_BREL
R_ARM_THM_MOVW_BREL_NC
R_ARM_THM_MOVT_BREL
R_ARM_THM_MOVW_BREL
R_ARM_TLS_GOTDESC
R_ARM_TLS_CALL
R_ARM_TLS_DESCSEQ
R_ARM_THM_TLS_CALL
R_ARM_PLT32_ABS
R_ARM_GOT_ABS
R_ARM_GOT_PREL
R_ARM_GOT_BREL12
R_ARM_GOTOFF12
R_ARM_GOTRELAX
R_ARM_GNU_VTENTRY
R_ARM_GNU_VTINHERIT
R_ARM_THM_JUMP11
R_ARM_THM_JUMP8
R_ARM_TLS_GD32
R_ARM_TLS_LDM32
R_ARM_TLS_LDO32
R_ARM_TLS_IE32
R_ARM_TLS_LE32
R_ARM_TLS_LDO12
R_ARM_TLS_LE12
R_ARM_TLS_IE12GP
R_ARM_PRIVATE_0
R_ARM_PRIVATE_1
R_ARM_PRIVATE_2
R_ARM_PRIVATE_3
R_ARM_PRIVATE_4
R_ARM_PRIVATE_5
R_ARM_PRIVATE_6
R_ARM_PRIVATE_7
R_ARM_PRIVATE_8
R_ARM_PRIVATE_9
R_ARM_PRIVATE_10
R_ARM_PRIVATE_11
R_ARM_PRIVATE_12
R_ARM_PRIVATE_13
R_ARM_PRIVATE_14
R_ARM_PRIVATE_15
R_ARM_ME_TOO
R_ARM_THM_TLS_DESCSEQ16
R_ARM_THM_TLS_DESCSEQ32
R_HEX_NONE
R_HEX_B22_PCREL
R_HEX_B15_PCREL
R_HEX_B7_PCREL
R_HEX_LO16
R_HEX_HI16
R_HEX_32
R_HEX_16
R_HEX_8
R_HEX_GPREL16_0
R_HEX_GPREL16_1
R_HEX_GPREL16_2
R_HEX_GPREL16_3
R_HEX_HL16
R_HEX_B13_PCREL
R_HEX_B9_PCREL
R_HEX_B32_PCREL_X
R_HEX_32_6_X
R_HEX_B22_PCREL_X
R_HEX_B15_PCREL_X
R_HEX_B13_PCREL_X
R_HEX_B9_PCREL_X
R_HEX_B7_PCREL_X
R_HEX_16_X
R_HEX_12_X
R_HEX_11_X
R_HEX_10_X
R_HEX_9_X
R_HEX_8_X
R_HEX_7_X
R_HEX_6_X
R_HEX_32_PCREL
R_HEX_COPY
R_HEX_GLOB_DAT
R_HEX_JMP_SLOT
R_HEX_RELATIVE
R_HEX_PLT_B22_PCREL
R_HEX_GOTREL_LO16
R_HEX_GOTREL_HI16
R_HEX_GOTREL_32
R_HEX_GOT_LO16
R_HEX_GOT_HI16
R_HEX_GOT_32
R_HEX_GOT_16
R_HEX_DTPMOD_32
R_HEX_DTPREL_LO16
R_HEX_DTPREL_HI16
R_HEX_DTPREL_32
R_HEX_DTPREL_16
R_HEX_GD_PLT_B22_PCREL
R_HEX_GD_GOT_LO16
R_HEX_GD_GOT_HI16
R_HEX_GD_GOT_32
R_HEX_GD_GOT_16
R_HEX_IE_LO16
R_HEX_IE_HI16
R_HEX_IE_32
R_HEX_IE_GOT_LO16
R_HEX_IE_GOT_HI16
R_HEX_IE_GOT_32
R_HEX_IE_GOT_16
R_HEX_TPREL_LO16
R_HEX_TPREL_HI16
R_HEX_TPREL_32
R_HEX_TPREL_16
R_HEX_6_PCREL_X
R_HEX_GOTREL_32_6_X
R_HEX_GOTREL_16_X
R_HEX_GOTREL_11_X
R_HEX_GOT_32_6_X
R_HEX_GOT_16_X
R_HEX_GOT_11_X
R_HEX_DTPREL_32_6_X
R_HEX_DTPREL_16_X
R_HEX_DTPREL_11_X
R_HEX_GD_GOT_32_6_X
R_HEX_GD_GOT_16_X
R_HEX_GD_GOT_11_X
R_HEX_IE_32_6_X
R_HEX_IE_16_X
R_HEX_IE_GOT_32_6_X
R_HEX_IE_GOT_16_X
R_HEX_IE_GOT_11_X
R_HEX_TPREL_32_6_X
R_HEX_TPREL_16_X
R_HEX_TPREL_11_X
R_PPC_NONE
R_PPC_ADDR32
R_PPC_ADDR24
R_PPC_ADDR16
R_PPC_ADDR16_LO
R_PPC_ADDR16_HI
R_PPC_ADDR16_HA
R_PPC_ADDR14
R_PPC_ADDR14_BRTAKEN
R_PPC_ADDR14_BRNTAKEN
R_PPC_REL24
R_PPC_REL14
R_PPC_REL14_BRTAKEN
R_PPC_REL14_BRNTAKEN
R_PPC_GOT16
R_PPC_GOT16_LO
R_PPC_GOT16_HI
R_PPC_GOT16_HA
R_PPC_REL32
R_PPC_TLS
R_PPC_DTPMOD32
R_PPC_TPREL16
R_PPC_TPREL16_LO
R_PPC_TPREL16_HI
R_PPC_TPREL16_HA
R_PPC_TPREL32
R_PPC_DTPREL16
R_PPC_DTPREL16_LO
R_PPC_DTPREL16_HI
R_PPC_DTPREL16_HA
R_PPC_DTPREL32
R_PPC_GOT_TLSGD16
R_PPC_GOT_TLSGD16_LO
R_PPC_GOT_TLSGD16_HI
R_PPC_GOT_TLSGD16_HA
R_PPC_GOT_TLSLD16
R_PPC_GOT_TLSLD16_LO
R_PPC_GOT_TLSLD16_HI
R_PPC_GOT_TLSLD16_HA
R_PPC_GOT_TPREL16
R_PPC_GOT_TPREL16_LO
R_PPC_GOT_TPREL16_HI
R_PPC_GOT_TPREL16_HA
R_PPC_GOT_DTPREL16
R_PPC_GOT_DTPREL16_LO
R_PPC_GOT_DTPREL16_HI
R_PPC_GOT_DTPREL16_HA
R_PPC_TLSGD
R_PPC_TLSLD
R_PPC_REL16
R_PPC_REL16_LO
R_PPC_REL16_HI
R_PPC_REL16_HA
R_PPC64_NONE
R_PPC64_ADDR32
R_PPC64_ADDR24
R_PPC64_ADDR16
R_PPC64_ADDR16_LO
R_PPC64_ADDR16_HI
R_PPC64_ADDR16_HA
R_PPC64_ADDR14
R_PPC64_ADDR14_BRTAKEN
R_PPC64_ADDR14_BRNTAKEN
R_PPC64_REL24
R_PPC64_REL14
R_PPC64_REL14_BRTAKEN
R_PPC64_REL14_BRNTAKEN
R_PPC64_GOT16
R_PPC64_GOT16_LO
R_PPC64_GOT16_HI
R_PPC64_GOT16_HA
R_PPC64_REL32
R_PPC64_ADDR64
R_PPC64_ADDR16_HIGHER
R_PPC64_ADDR16_HIGHERA
R_PPC64_ADDR16_HIGHEST
R_PPC64_ADDR16_HIGHESTA
R_PPC64_REL64
R_PPC64_TOC16
R_PPC64_TOC16_LO
R_PPC64_TOC16_HI
R_PPC64_TOC16_HA
R_PPC64_TOC
R_PPC64_ADDR16_DS
R_PPC64_ADDR16_LO_DS
R_PPC64_GOT16_DS
R_PPC64_GOT16_LO_DS
R_PPC64_TOC16_DS
R_PPC64_TOC16_LO_DS
R_PPC64_TLS
R_PPC64_DTPMOD64
R_PPC64_TPREL16
R_PPC64_TPREL16_LO
R_PPC64_TPREL16_HI
R_PPC64_TPREL16_HA
R_PPC64_TPREL64
R_PPC64_DTPREL16
R_PPC64_DTPREL16_LO
R_PPC64_DTPREL16_HI
R_PPC64_DTPREL16_HA
R_PPC64_DTPREL64
R_PPC64_GOT_TLSGD16
R_PPC64_GOT_TLSGD16_LO
R_PPC64_GOT_TLSGD16_HI
R_PPC64_GOT_TLSGD16_HA
R_PPC64_GOT_TLSLD16
R_PPC64_GOT_TLSLD16_LO
R_PPC64_GOT_TLSLD16_HI
R_PPC64_GOT_TLSLD16_HA
R_PPC64_GOT_TPREL16_DS
R_PPC64_GOT_TPREL16_LO_DS
R_PPC64_GOT_TPREL16_HI
R_PPC64_GOT_TPREL16_HA
R_PPC64_GOT_DTPREL16_DS
R_PPC64_GOT_DTPREL16_LO_DS
R_PPC64_GOT_DTPREL16_HI
R_PPC64_GOT_DTPREL16_HA
R_PPC64_TPREL16_DS
R_PPC64_TPREL16_LO_DS
R_PPC64_TPREL16_HIGHER
R_PPC64_TPREL16_HIGHERA
R_PPC64_TPREL16_HIGHEST
R_PPC64_TPREL16_HIGHESTA
R_PPC64_DTPREL16_DS
R_PPC64_DTPREL16_LO_DS
R_PPC64_DTPREL16_HIGHER
R_PPC64_DTPREL16_HIGHERA
R_PPC64_DTPREL16_HIGHEST
R_PPC64_DTPREL16_HIGHESTA
R_PPC64_TLSGD
R_PPC64_TLSLD
R_PPC64_REL16
R_PPC64_REL16_LO
R_PPC64_REL16_HI
R_PPC64_REL16_HA
R_390_NONE
R_390_8
R_390_12
R_390_16
R_390_32
R_390_PC32
R_390_GOT12
R_390_GOT32
R_390_PLT32
R_390_COPY
R_390_GLOB_DAT
R_390_JMP_SLOT
R_390_RELATIVE
R_390_GOTOFF
R_390_GOTPC
R_390_GOT16
R_390_PC16
R_390_PC16DBL
R_390_PLT16DBL
R_390_PC32DBL
R_390_PLT32DBL
R_390_GOTPCDBL
R_390_64
R_390_PC64
R_390_GOT64
R_390_PLT64
R_390_GOTENT
R_390_GOTOFF16
R_390_GOTOFF64
R_390_GOTPLT12
R_390_GOTPLT16
R_390_GOTPLT32
R_390_GOTPLT64
R_390_GOTPLTENT
R_390_PLTOFF16
R_390_PLTOFF32
R_390_PLTOFF64
R_390_TLS_LOAD
R_390_TLS_GDCALL
R_390_TLS_LDCALL
R_390_TLS_GD32
R_390_TLS_GD64
R_390_TLS_GOTIE12
R_390_TLS_GOTIE32
R_390_TLS_GOTIE64
R_390_TLS_LDM32
R_390_TLS_LDM64
R_390_TLS_IE32
R_390_TLS_IE64
R_390_TLS_IEENT
R_390_TLS_LE32
R_390_TLS_LE64
R_390_TLS_LDO32
R_390_TLS_LDO64
R_390_TLS_DTPMOD
R_390_TLS_DTPOFF
R_390_TLS_TPOFF
R_390_20
R_390_GOT20
R_390_GOTPLT20
R_390_TLS_GOTIE20
R_390_IRELATIVE
Buffer is not an ELF object file!
File too short!
Section header table goes past end of file!
Section table goes past end of file!
More than one .symtab_shndx!
More than one .symtab!
More than one .dynsym!
More than one .dynamic!
More than one .gnu.version section!
More than one .gnu.version_d section!
More than one .gnu.version_r section!
String table must end with a null terminator!
Invalid symbol table section type!
ELF32-i386
ELF32-x86-64
ELF32-arm
ELF32-hexagon
ELF32-mips
ELF32-ppc
ELF32-unknown
ELF64-i386
ELF64-x86-64
ELF64-aarch64
ELF64-ppc64
ELF64-s390
ELF64-unknown
Invalid ELFCLASS!
llvm.object
Success
No object file for requested architecture
The file was not recognized as a valid object file
Invalid data was encountered while parsing the file
The end of the file was unexpectedly encountered
getSymbolValue unimplemented in MachOObjectFile
getRelocationAddress not implemented in MachOObjectFile
GENERIC_RELOC_VANILLA
GENERIC_RELOC_PAIR
GENERIC_RELOC_SECTDIFF
GENERIC_RELOC_PB_LA_PTR
GENERIC_RELOC_LOCAL_SECTDIFF
GENERIC_RELOC_TLV
X86_64_RELOC_UNSIGNED
X86_64_RELOC_SIGNED
X86_64_RELOC_BRANCH
X86_64_RELOC_GOT_LOAD
X86_64_RELOC_GOT
X86_64_RELOC_SUBTRACTOR
X86_64_RELOC_SIGNED_1
X86_64_RELOC_SIGNED_2
X86_64_RELOC_SIGNED_4
X86_64_RELOC_TLV
ARM_RELOC_VANILLA
ARM_RELOC_PAIR
ARM_RELOC_SECTDIFF
ARM_RELOC_LOCAL_SECTDIFF
ARM_RELOC_PB_LA_PTR
ARM_RELOC_BR24
ARM_THUMB_RELOC_BR22
ARM_THUMB_32BIT_BRANCH
ARM_RELOC_HALF
ARM_RELOC_HALF_SECTDIFF
ARM64_RELOC_UNSIGNED
ARM64_RELOC_SUBTRACTOR
ARM64_RELOC_BRANCH26
ARM64_RELOC_PAGE21
ARM64_RELOC_PAGEOFF12
ARM64_RELOC_GOT_LOAD_PAGE21
ARM64_RELOC_GOT_LOAD_PAGEOFF12
ARM64_RELOC_POINTER_TO_GOT
ARM64_RELOC_TLVP_LOAD_PAGE21
ARM64_RELOC_TLVP_LOAD_PAGEOFF12
ARM64_RELOC_ADDEND
PPC_RELOC_VANILLA
PPC_RELOC_PAIR
PPC_RELOC_BR14
PPC_RELOC_BR24
PPC_RELOC_HI16
PPC_RELOC_LO16
PPC_RELOC_HA16
PPC_RELOC_LO14
PPC_RELOC_SECTDIFF
PPC_RELOC_PB_LA_PTR
PPC_RELOC_HI16_SECTDIFF
PPC_RELOC_LO16_SECTDIFF
PPC_RELOC_HA16_SECTDIFF
PPC_RELOC_JBSR
PPC_RELOC_LO14_SECTDIFF
PPC_RELOC_LOCAL_SECTDIFF
@GOT
PCREL
@TLV
Expected GENERIC_RELOC_PAIR after GENERIC_RELOC_SECTDIFF.
Expected GENERIC_RELOC_PAIR after GENERIC_RELOC_LOCAL_SECTDIFF.
:upper16:(
:lower16:(
Expected ARM_RELOC_PAIR after ARM_RELOC_HALF
Needed libraries unimplemented in MachOObjectFile
Mach-O 32-bit i386
Mach-O arm
Mach-O 32-bit ppc
Mach-O 32-bit unknown
Mach-O 64-bit x86-64
Mach-O arm64
Mach-O 64-bit ppc64
Mach-O 64-bit unknown
get_load_name() unimplemented in MachOObjectFile
INFINITY
-inf
-INFINITY
-nan
-NaN
APInt(
Tag_
Tag_File
Tag_Section
Tag_Symbol
Tag_CPU_raw_name
Tag_CPU_name
Tag_CPU_arch
Tag_CPU_arch_profile
Tag_ARM_ISA_use
Tag_THUMB_ISA_use
Tag_FP_arch
Tag_WMMX_arch
Tag_Advanced_SIMD_arch
Tag_PCS_config
Tag_ABI_PCS_R9_use
Tag_ABI_PCS_RW_data
Tag_ABI_PCS_RO_data
Tag_ABI_PCS_GOT_use
Tag_ABI_PCS_wchar_t
Tag_ABI_FP_rounding
Tag_ABI_FP_denormal
Tag_ABI_FP_exceptions
Tag_ABI_FP_user_exceptions
Tag_ABI_FP_number_model
Tag_ABI_align_needed
Tag_ABI_align_preserved
Tag_ABI_enum_size
Tag_ABI_HardFP_use
Tag_ABI_VFP_args
Tag_ABI_WMMX_args
Tag_ABI_optimization_goals
Tag_ABI_FP_optimization_goals
Tag_compatibility
Tag_CPU_unaligned_access
Tag_FP_HP_extension
Tag_ABI_FP_16bit_format
Tag_MPextension_use
Tag_DIV_use
Tag_nodefaults
Tag_also_compatible_with
Tag_T2EE_use
Tag_conformance
Tag_Virtualization_use
Tag_VFP_arch
Tag_VFP_HP_extension
Tag_ABI_align8_needed
Tag_ABI_align8_preserved
Number of memory regions: 
Bytes used: 
Bytes allocated: 
Bytes wasted: 
 (includes alignment, etc)
Recycler element size: 
Recycler element alignment: 
Number of elements free for recycling: 
%g%%
General options
error - this positional option will never be matched, because it does not Require a value, and a cl::ConsumeAfter option is active!
error - option can never match, because another positional argument will match an unbounded number of values, and this option does not require a value!
: Unknown command line argument '
'.  Try: '
 -help'
: Did you mean '-
: Not enough positional command line arguments specified!
Must specify at least 
 positional arguments: See: 
 -help
: Too many positional arguments specified!
Can specify at most 
must be specified at least once!
: for the -
 option: 
may only occur zero or one times!
must occur exactly one time!
TRUE
True
FALSE
False
' is invalid value for boolean argument! Try 0 or 1
' value invalid for integer argument!
' value invalid for uint argument!
    =
 -   
    -
 (default: 
= *unknown option value*
*no default*
= *cannot print option value*
help-list
Display list of available options (-help-list-hidden for more)
help-list-hidden
Display list of all available options
Display available options (-help-hidden for more)
help-hidden
Display all available options
print-options
Print non-default options after command line parsing
print-all-options
Print all option values after command line parsing
version
Display the version of this program
\"' 
: CommandLine Error: Argument '
' defined more than once!
Cannot specify more than one option with cl::ConsumeAfter!
requires a value!
multi-valued option specified with ValueDisallowed modifier!
does not allow a value! '
' specified.
not enough values!
' value invalid for floating point argument!
  This option category has no options.
OVERVIEW: 
USAGE: 
 [options]
OPTIONS:
LLVM (http://llvm.org/):
LLVM
 version 
3.5svn
Optimized build
(unknown)
  Default target: 
  Host CPU: 
uint
number
string
char
full-set
empty-set
DW_TAG_array_type
DW_TAG_class_type
DW_TAG_entry_point
DW_TAG_enumeration_type
DW_TAG_formal_parameter
DW_TAG_imported_declaration
DW_TAG_label
DW_TAG_lexical_block
DW_TAG_member
DW_TAG_pointer_type
DW_TAG_reference_type
DW_TAG_compile_unit
DW_TAG_string_type
DW_TAG_structure_type
DW_TAG_subroutine_type
DW_TAG_typedef
DW_TAG_union_type
DW_TAG_unspecified_parameters
DW_TAG_variant
DW_TAG_common_block
DW_TAG_common_inclusion
DW_TAG_inheritance
DW_TAG_inlined_subroutine
DW_TAG_module
DW_TAG_ptr_to_member_type
DW_TAG_set_type
DW_TAG_subrange_type
DW_TAG_with_stmt
DW_TAG_access_declaration
DW_TAG_base_type
DW_TAG_catch_block
DW_TAG_const_type
DW_TAG_constant
DW_TAG_enumerator
DW_TAG_file_type
DW_TAG_friend
DW_TAG_namelist
DW_TAG_namelist_item
DW_TAG_packed_type
DW_TAG_subprogram
DW_TAG_template_type_parameter
DW_TAG_template_value_parameter
DW_TAG_thrown_type
DW_TAG_try_block
DW_TAG_variant_part
DW_TAG_variable
DW_TAG_volatile_type
DW_TAG_dwarf_procedure
DW_TAG_restrict_type
DW_TAG_interface_type
DW_TAG_namespace
DW_TAG_imported_module
DW_TAG_unspecified_type
DW_TAG_partial_unit
DW_TAG_imported_unit
DW_TAG_condition
DW_TAG_shared_type
DW_TAG_lo_user
DW_TAG_hi_user
DW_TAG_auto_variable
DW_TAG_arg_variable
DW_TAG_rvalue_reference_type
DW_TAG_template_alias
DW_TAG_coarray_type
DW_TAG_generic_subrange
DW_TAG_dynamic_type
DW_TAG_MIPS_loop
DW_TAG_type_unit
DW_TAG_format_label
DW_TAG_function_template
DW_TAG_class_template
DW_TAG_GNU_template_template_param
DW_TAG_GNU_template_parameter_pack
DW_TAG_GNU_formal_parameter_pack
DW_TAG_APPLE_property
DW_CHILDREN_no
DW_CHILDREN_yes
DW_AT_sibling
DW_AT_location
DW_AT_name
DW_AT_ordering
DW_AT_byte_size
DW_AT_bit_offset
DW_AT_bit_size
DW_AT_stmt_list
DW_AT_low_pc
DW_AT_high_pc
DW_AT_language
DW_AT_discr
DW_AT_discr_value
DW_AT_visibility
DW_AT_import
DW_AT_string_length
DW_AT_common_reference
DW_AT_comp_dir
DW_AT_const_value
DW_AT_containing_type
DW_AT_default_value
DW_AT_inline
DW_AT_is_optional
DW_AT_lower_bound
DW_AT_producer
DW_AT_prototyped
DW_AT_return_addr
DW_AT_start_scope
DW_AT_bit_stride
DW_AT_upper_bound
DW_AT_abstract_origin
DW_AT_accessibility
DW_AT_address_class
DW_AT_artificial
DW_AT_base_types
DW_AT_calling_convention
DW_AT_count
DW_AT_data_member_location
DW_AT_decl_column
DW_AT_decl_file
DW_AT_decl_line
DW_AT_declaration
DW_AT_discr_list
DW_AT_encoding
DW_AT_external
DW_AT_frame_base
DW_AT_friend
DW_AT_identifier_case
DW_AT_macro_info
DW_AT_namelist_item
DW_AT_priority
DW_AT_segment
DW_AT_specification
DW_AT_static_link
DW_AT_type
DW_AT_use_location
DW_AT_variable_parameter
DW_AT_virtuality
DW_AT_vtable_elem_location
DW_AT_allocated
DW_AT_associated
DW_AT_data_location
DW_AT_byte_stride
DW_AT_entry_pc
DW_AT_use_UTF8
DW_AT_extension
DW_AT_ranges
DW_AT_trampoline
DW_AT_call_column
DW_AT_call_file
DW_AT_call_line
DW_AT_description
DW_AT_binary_scale
DW_AT_decimal_scale
DW_AT_small
DW_AT_decimal_sign
DW_AT_digit_count
DW_AT_picture_string
DW_AT_mutable
DW_AT_threads_scaled
DW_AT_explicit
DW_AT_object_pointer
DW_AT_endianity
DW_AT_elemental
DW_AT_pure
DW_AT_recursive
DW_AT_signature
DW_AT_main_subprogram
DW_AT_data_bit_offset
DW_AT_const_expr
DW_AT_enum_class
DW_AT_linkage_name
DW_AT_string_length_bit_size
DW_AT_string_length_byte_size
DW_AT_rank
DW_AT_str_offsets_base
DW_AT_addr_base
DW_AT_ranges_base
DW_AT_dwo_id
DW_AT_dwo_name
DW_AT_reference
DW_AT_rvalue_reference
DW_AT_MIPS_loop_begin
DW_AT_MIPS_tail_loop_begin
DW_AT_MIPS_epilog_begin
DW_AT_MIPS_loop_unroll_factor
DW_AT_MIPS_software_pipeline_depth
DW_AT_MIPS_linkage_name
DW_AT_MIPS_stride
DW_AT_MIPS_abstract_name
DW_AT_MIPS_clone_origin
DW_AT_MIPS_has_inlines
DW_AT_MIPS_stride_byte
DW_AT_MIPS_stride_elem
DW_AT_MIPS_ptr_dopetype
DW_AT_MIPS_allocatable_dopetype
DW_AT_MIPS_assumed_shape_dopetype
DW_AT_sf_names
DW_AT_src_info
DW_AT_mac_info
DW_AT_src_coords
DW_AT_body_begin
DW_AT_body_end
DW_AT_GNU_vector
DW_AT_GNU_template_name
DW_AT_GNU_odr_signature
DW_AT_MIPS_assumed_size
DW_AT_lo_user
DW_AT_hi_user
DW_AT_APPLE_optimized
DW_AT_APPLE_flags
DW_AT_APPLE_isa
DW_AT_APPLE_block
DW_AT_APPLE_major_runtime_vers
DW_AT_APPLE_runtime_class
DW_AT_APPLE_omit_frame_ptr
DW_AT_APPLE_property_name
DW_AT_APPLE_property_getter
DW_AT_APPLE_property_setter
DW_AT_APPLE_property_attribute
DW_AT_APPLE_property
DW_AT_APPLE_objc_complete_type
DW_AT_GNU_dwo_name
DW_AT_GNU_dwo_id
DW_AT_GNU_ranges_base
DW_AT_GNU_addr_base
DW_AT_GNU_pubnames
DW_AT_GNU_pubtypes
DW_FORM_addr
DW_FORM_block2
DW_FORM_block4
DW_FORM_data2
DW_FORM_data4
DW_FORM_data8
DW_FORM_string
DW_FORM_block
DW_FORM_block1
DW_FORM_data1
DW_FORM_flag
DW_FORM_sdata
DW_FORM_strp
DW_FORM_udata
DW_FORM_ref_addr
DW_FORM_ref1
DW_FORM_ref2
DW_FORM_ref4
DW_FORM_ref8
DW_FORM_ref_udata
DW_FORM_indirect
DW_FORM_sec_offset
DW_FORM_exprloc
DW_FORM_flag_present
DW_FORM_ref_sig8
DW_FORM_GNU_addr_index
DW_FORM_GNU_str_index
DW_OP_addr
DW_OP_deref
DW_OP_const1u
DW_OP_const1s
DW_OP_const2u
DW_OP_const2s
DW_OP_const4u
DW_OP_const4s
DW_OP_const8u
DW_OP_const8s
DW_OP_constu
DW_OP_consts
DW_OP_dup
DW_OP_drop
DW_OP_over
DW_OP_pick
DW_OP_swap
DW_OP_rot
DW_OP_xderef
DW_OP_abs
DW_OP_and
DW_OP_div
DW_OP_minus
DW_OP_mod
DW_OP_mul
DW_OP_neg
DW_OP_not
DW_OP_or
DW_OP_plus
DW_OP_plus_uconst
DW_OP_shl
DW_OP_shr
DW_OP_shra
DW_OP_xor
DW_OP_skip
DW_OP_bra
DW_OP_eq
DW_OP_ge
DW_OP_gt
DW_OP_le
DW_OP_lt
DW_OP_ne
DW_OP_lit0
DW_OP_lit1
DW_OP_lit2
DW_OP_lit3
DW_OP_lit4
DW_OP_lit5
DW_OP_lit6
DW_OP_lit7
DW_OP_lit8
DW_OP_lit9
DW_OP_lit10
DW_OP_lit11
DW_OP_lit12
DW_OP_lit13
DW_OP_lit14
DW_OP_lit15
DW_OP_lit16
DW_OP_lit17
DW_OP_lit18
DW_OP_lit19
DW_OP_lit20
DW_OP_lit21
DW_OP_lit22
DW_OP_lit23
DW_OP_lit24
DW_OP_lit25
DW_OP_lit26
DW_OP_lit27
DW_OP_lit28
DW_OP_lit29
DW_OP_lit30
DW_OP_lit31
DW_OP_reg0
DW_OP_reg1
DW_OP_reg2
DW_OP_reg3
DW_OP_reg4
DW_OP_reg5
DW_OP_reg6
DW_OP_reg7
DW_OP_reg8
DW_OP_reg9
DW_OP_reg10
DW_OP_reg11
DW_OP_reg12
DW_OP_reg13
DW_OP_reg14
DW_OP_reg15
DW_OP_reg16
DW_OP_reg17
DW_OP_reg18
DW_OP_reg19
DW_OP_reg20
DW_OP_reg21
DW_OP_reg22
DW_OP_reg23
DW_OP_reg24
DW_OP_reg25
DW_OP_reg26
DW_OP_reg27
DW_OP_reg28
DW_OP_reg29
DW_OP_reg30
DW_OP_reg31
DW_OP_breg0
DW_OP_breg1
DW_OP_breg2
DW_OP_breg3
DW_OP_breg4
DW_OP_breg5
DW_OP_breg6
DW_OP_breg7
DW_OP_breg8
DW_OP_breg9
DW_OP_breg10
DW_OP_breg11
DW_OP_breg12
DW_OP_breg13
DW_OP_breg14
DW_OP_breg15
DW_OP_breg16
DW_OP_breg17
DW_OP_breg18
DW_OP_breg19
DW_OP_breg20
DW_OP_breg21
DW_OP_breg22
DW_OP_breg23
DW_OP_breg24
DW_OP_breg25
DW_OP_breg26
DW_OP_breg27
DW_OP_breg28
DW_OP_breg29
DW_OP_breg30
DW_OP_breg31
DW_OP_regx
DW_OP_fbreg
DW_OP_bregx
DW_OP_piece
DW_OP_deref_size
DW_OP_xderef_size
DW_OP_nop
DW_OP_push_object_address
DW_OP_call2
DW_OP_call4
DW_OP_call_ref
DW_OP_form_tls_address
DW_OP_call_frame_cfa
DW_OP_bit_piece
DW_OP_implicit_value
DW_OP_stack_value
DW_OP_GNU_push_tls_address
DW_OP_GNU_addr_index
DW_OP_GNU_const_index
DW_ATE_address
DW_ATE_boolean
DW_ATE_complex_float
DW_ATE_float
DW_ATE_signed
DW_ATE_signed_char
DW_ATE_unsigned
DW_ATE_unsigned_char
DW_ATE_imaginary_float
DW_ATE_UTF
DW_ATE_packed_decimal
DW_ATE_numeric_string
DW_ATE_edited
DW_ATE_signed_fixed
DW_ATE_unsigned_fixed
DW_ATE_decimal_float
DW_ATE_lo_user
DW_ATE_hi_user
DW_DS_unsigned
DW_DS_leading_overpunch
DW_DS_trailing_overpunch
DW_DS_leading_separate
DW_DS_trailing_separate
DW_END_default
DW_END_big
DW_END_little
DW_END_lo_user
DW_END_hi_user
DW_ACCESS_public
DW_ACCESS_protected
DW_ACCESS_private
DW_VIS_local
DW_VIS_exported
DW_VIS_qualified
DW_VIRTUALITY_none
DW_VIRTUALITY_virtual
DW_VIRTUALITY_pure_virtual
DW_LANG_C89
DW_LANG_C
DW_LANG_Ada83
DW_LANG_C_plus_plus
DW_LANG_Cobol74
DW_LANG_Cobol85
DW_LANG_Fortran77
DW_LANG_Fortran90
DW_LANG_Pascal83
DW_LANG_Modula2
DW_LANG_Java
DW_LANG_C99
DW_LANG_Ada95
DW_LANG_Fortran95
DW_LANG_PLI
DW_LANG_ObjC
DW_LANG_ObjC_plus_plus
DW_LANG_UPC
DW_LANG_D
DW_LANG_Python
DW_LANG_OpenCL
DW_LANG_Go
DW_LANG_Modula3
DW_LANG_Haskell
DW_LANG_C_plus_plus_03
DW_LANG_C_plus_plus_11
DW_LANG_OCaml
DW_LANG_lo_user
DW_LANG_Swift
DW_LANG_hi_user
DW_ID_case_sensitive
DW_ID_up_case
DW_ID_down_case
DW_ID_case_insensitive
DW_CC_normal
DW_CC_program
DW_CC_nocall
DW_CC_lo_user
DW_CC_hi_user
DW_INL_not_inlined
DW_INL_inlined
DW_INL_declared_not_inlined
DW_INL_declared_inlined
DW_ORD_row_major
DW_ORD_col_major
DW_DSC_label
DW_DSC_range
DW_LNS_copy
DW_LNS_advance_pc
DW_LNS_advance_line
DW_LNS_set_file
DW_LNS_set_column
DW_LNS_negate_stmt
DW_LNS_set_basic_block
DW_LNS_const_add_pc
DW_LNS_fixed_advance_pc
DW_LNS_set_prologue_end
DW_LNS_set_epilogue_begin
DW_LNS_set_isa
DW_LNE_end_sequence
DW_LNE_set_address
DW_LNE_define_file
DW_LNE_set_discriminator
DW_LNE_lo_user
DW_LNE_hi_user
DW_MACINFO_define
DW_MACINFO_undef
DW_MACINFO_start_file
DW_MACINFO_end_file
DW_MACINFO_vendor_ext
DW_CFA_nop
DW_CFA_advance_loc
DW_CFA_offset
DW_CFA_restore
DW_CFA_set_loc
DW_CFA_advance_loc1
DW_CFA_advance_loc2
DW_CFA_advance_loc4
DW_CFA_offset_extended
DW_CFA_restore_extended
DW_CFA_undefined
DW_CFA_same_value
DW_CFA_register
DW_CFA_remember_state
DW_CFA_restore_state
DW_CFA_def_cfa
DW_CFA_def_cfa_register
DW_CFA_def_cfa_offset
DW_CFA_def_cfa_expression
DW_CFA_expression
DW_CFA_offset_extended_sf
DW_CFA_def_cfa_sf
DW_CFA_def_cfa_offset_sf
DW_CFA_val_offset
DW_CFA_val_offset_sf
DW_CFA_val_expression
DW_CFA_MIPS_advance_loc8
DW_CFA_GNU_window_save
DW_CFA_GNU_args_size
DW_CFA_lo_user
DW_CFA_hi_user
DW_ATOM_null
DW_ATOM_die_offset
DW_ATOM_cu_offset
DW_ATOM_die_tag
DW_ATOM_type_flags
NONE
TYPE
VARIABLE
FUNCTION
OTHER
UNUSED5
UNUSED6
UNUSED7
EXTERNAL
STATIC
LLVM ERROR: 
UNREACHABLE executed
 at 
view-background
Execute graph viewer in the background. Creates tmp file litter.
aaaaaa
aa0000
00aa00
aa5500
0055ff
aa00aa
00aaaa
555555
ff5555
55ff55
ffff55
5555ff
ff55ff
55ffff
ffaaaa
aaffaa
ffffaa
aaaaff
ffaaff
aaffff
Error: 
'... 
Unknown buffer
Error opening '
  -load request ignored.
Program arguments: 
Stack dump:
replacement string contained trailing backslash
0123456789
invalid backreference string '
Included from 
<unknown>
WARNING: You're attempting to print out a bitcode file.
This is inadvisable as it may cause display problems. If
you REALLY want to taste LLVM bitcode first-hand, you
can force output with the `-f' option.
track-memory
Enable -time-passes memory tracking (this may be slow)
info-output-file
File to append -stats and -timer output to
Error opening info-output-file '
 for appending!
%9lld  
  Total Execution Time: %5.4f seconds (%5.4f wall clock)
   ---User Time---
   --System Time--
   --User+System--
   ---Wall Time---
  ---Mem---
  --- Name ---
Total
Miscellaneous Ungrouped Timers
        -----     
  %7.4f (%5.1f%%)
unknown
aarch64
hexagon
mips
mipsel
mips64
mips64el
msp430
powerpc64
powerpc64le
powerpc
r600
sparc
sparcv9
s390x
x86_64
xcore
nvptx
nvptx64
igil32
igil64
air64
amdil64
gpu_32
gpu_64
le32
amdil
spir
spir64
systemz
igil
apple
scei
nvidia
auroraux
cygwin
darwin
dragonfly
freebsd
kfreebsd
linux
macosx
mingw32
netbsd
openbsd
solaris
win32
haiku
minix
rtems
nacl
bitrig
cuda
nvcl
gnueabihf
gnueabi
gnux32
code16
eabi
eabihf
macho
android
ppc64
ppc32
ppc64le
armv4t
thumbv4t
armv5
armv5e
thumbv5
thumbv5e
armv6
thumbv6
armv7
thumbv7
i786
i886
i986
amd64
x86_64h
mipseb
mipsallegrex
mipsallegrexel
mips64eb
sparc64
empty
rope:
cstring:"
std::string:"
stringref:"
char:"
decUI:"
decI:"
decUL:"
decL:"
decULL:"
decLL:"
uhex:"
(Twine 
Error opening output file '
IO failure on output stream.
[:<:]]
[:>:]]
alnum
ABCDEFGHIJKLMNOPQRSTUVWXYZabcdefghijklmnopqrstuvwxyz0123456789
alpha
ABCDEFGHIJKLMNOPQRSTUVWXYZabcdefghijklmnopqrstuvwxyz
blank
cntrl
digit
graph
ABCDEFGHIJKLMNOPQRSTUVWXYZabcdefghijklmnopqrstuvwxyz0123456789!"#$%&'()*+,-./:;<=>?@[\]^_`{|}~
lower
abcdefghijklmnopqrstuvwxyz
ABCDEFGHIJKLMNOPQRSTUVWXYZabcdefghijklmnopqrstuvwxyz0123456789!"#$%&'()*+,-./:;<=>?@[\]^_`{|}~ 
punct
!"#$%&'()*+,-./:;<=>?@[\]^_`{|}~
space
upper
ABCDEFGHIJKLMNOPQRSTUVWXYZ
xdigit
0123456789ABCDEFabcdef
alert
backspace
newline
vertical-tab
form-feed
carriage-return
exclamation-mark
quotation-mark
number-sign
dollar-sign
percent-sign
ampersand
apostrophe
left-parenthesis
right-parenthesis
asterisk
plus-sign
comma
hyphen
hyphen-minus
period
full-stop
slash
solidus
three
four
five
seven
eight
nine
colon
semicolon
less-than-sign
equals-sign
greater-than-sign
question-mark
commercial-at
left-square-bracket
backslash
reverse-solidus
right-square-bracket
circumflex
circumflex-accent
underscore
low-line
grave-accent
left-brace
left-curly-bracket
vertical-line
right-brace
right-curly-bracket
tilde
REG_0x%x
REG_NOMATCH
llvm_regexec() failed to match
REG_BADPAT
invalid regular expression
REG_ECOLLATE
invalid collating element
REG_ECTYPE
invalid character class
REG_EESCAPE
trailing backslash (\)
REG_ESUBREG
invalid backreference number
REG_EBRACK
brackets ([ ]) not balanced
REG_EPAREN
parentheses not balanced
REG_EBRACE
braces not balanced
REG_BADBR
invalid repetition count(s)
REG_ERANGE
invalid character range
REG_ESPACE
out of memory
REG_BADRPT
repetition-operator operand invalid
REG_EMPTY
empty (sub)expression
REG_ASSERT
"can't happen" -- you found a bug
REG_INVARG
invalid argument to regex routine
*** unknown regexp error code ***
x86_64-apple-darwin16.0
-darwin
GenuineIntel
AuthenticAMD
Can't allocate RWX Memory
Can't release RWX Memory
TMPDIR
/tmp
/var/tmp
-%%%%%%
!<arch>
-%%%%%%.
0123456789abcdef
TEMP
TEMPDIR
/var/tmp/
COLUMNS
PATH
Child timed out but wouldn't die
Child timed out
Error waiting for child process
Program could not be executed
 (core dumped)
Executable "
" doesn't exist!
Can't redirect stderr to stdout
posix_spawn failed
Couldn't fork
/dev/null
Cannot dup2
Cannot open file '
%-2d
 %-*s
 %#0*lx
 + %u
unspecified generic_category error
error: invalid target '
: error: unable to get target for '
', see --version and --triple.
Unable to find target for this triple (no targets are registered)
Cannot choose between targets "
" and "
No available targets are compatible with this triple, see -version for the available targets.
No JIT compatible target available for this host
  Registered Targets:
    
    (none)
%b %e %H:%M %Y
0@.%
0@,%
0@%
0@%
<premain>
