// Seed: 3891564415
module module_0 (
    output wire id_0,
    input tri0 id_1,
    input supply0 id_2,
    input wire id_3,
    output wire id_4,
    input wire id_5,
    input tri0 id_6,
    input wor id_7,
    output tri1 id_8
);
  assign id_8 = id_6;
endmodule
module module_1 #(
    parameter id_1  = 32'd6,
    parameter id_13 = 32'd64,
    parameter id_4  = 32'd23
) (
    input tri1 id_0,
    output supply1 _id_1,
    input supply1 id_2,
    output supply0 id_3,
    input wand _id_4
);
  localparam id_6 = 1;
  logic [id_1 : 1 'h0] id_7;
  ;
  wire id_8;
  assign id_7 = -1;
  logic [1 : 1] id_9;
  ;
  bit id_10;
  assign id_7 = 1;
  always begin : LABEL_0
    @(posedge -1'b0)
    @(*) begin : LABEL_1
      id_10 <= id_6;
    end
  end
  assign id_3 = id_10;
  task id_11;
    logic [1 : 1] id_12;
    output _id_13;
  endtask
  module_0 modCall_1 (
      id_3,
      id_0,
      id_2,
      id_0,
      id_3,
      id_0,
      id_0,
      id_0,
      id_3
  );
  assign modCall_1.id_3 = 0;
  logic id_14;
  ;
  assign id_14 = 1'b0;
  logic [id_13 : id_4] id_15[-1 : id_4] = -1;
  logic id_16 = id_0;
  wand id_17 = -1'd0;
endmodule
