
---------- Begin Simulation Statistics ----------
sim_seconds                                  0.095280                       # Number of seconds simulated
sim_ticks                                 95279532500                       # Number of ticks simulated
final_tick                                95279532500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                 241453                       # Simulator instruction rate (inst/s)
host_op_rate                                   313960                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                              460109725                       # Simulator tick rate (ticks/s)
host_mem_usage                                 837116                       # Number of bytes of host memory used
host_seconds                                   207.08                       # Real time elapsed on the host
sim_insts                                    50000001                       # Number of instructions simulated
sim_ops                                      65014771                       # Number of ops (including micro ops) simulated
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.mem_ctrls.bytes_read::cpu.inst          122880                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu.data          259072                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total             381952                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::cpu.inst       122880                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total        122880                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::writebacks         1792                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total            1792                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::cpu.inst              480                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu.data             1012                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total                1492                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::writebacks             7                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total                  7                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::cpu.inst            1289679                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu.data            2719073                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total               4008752                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::cpu.inst       1289679                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total          1289679                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::writebacks           18808                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total                18808                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::writebacks           18808                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu.inst           1289679                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu.data           2719073                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total              4027560                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.readReqs                        1492                       # Number of read requests accepted
system.mem_ctrls.writeReqs                          7                       # Number of write requests accepted
system.mem_ctrls.readBursts                      5968                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                       28                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.bytesReadDRAM                 380928                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                    1024                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                       0                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                  381952                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys                 1792                       # Total written bytes from the system interface side
system.mem_ctrls.servicedByWrQ                     16                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs           37                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0               308                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1               264                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2               352                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3               244                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4               416                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5               360                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6               260                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7               336                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8               460                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9               448                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10              496                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11              528                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12              420                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13              360                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14              324                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15              376                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15                0                       # Per bank write bursts
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.totGap                   92631458500                       # Total gap between requests
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                  5968                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                   28                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                    1484                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                    1484                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                    1484                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                    1484                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       4                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       4                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       4                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       4                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples          850                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    448.150588                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   375.392633                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   296.483316                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127            1      0.12%      0.12% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255            1      0.12%      0.24% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383          552     64.94%     65.18% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639           99     11.65%     76.82% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895           51      6.00%     82.82% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151          146     17.18%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total          850                       # Bytes accessed per row activation
system.mem_ctrls.totQLat                    116566750                       # Total ticks spent queuing
system.mem_ctrls.totMemAccLat               228166750                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.totBusLat                   29760000                       # Total ticks spent in databus transfers
system.mem_ctrls.avgQLat                     19584.47                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                38334.47                       # Average memory access latency per DRAM burst
system.mem_ctrls.avgRdBW                         4.00                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                         0.00                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                      4.01                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                      0.02                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         0.03                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     0.03                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    0.00                       # Data bus utilization in percentage for writes
system.mem_ctrls.avgRdQLen                       4.00                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      24.61                       # Average write queue length when enqueuing
system.mem_ctrls.readRowHits                     5102                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                       0                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 85.72                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                 0.00                       # Row buffer hit rate for writes
system.mem_ctrls.avgGap                   61795502.67                       # Average gap between requests
system.mem_ctrls.pageHitRate                    85.32                       # Row buffer hit rate, read and write combined
system.mem_ctrls_0.actEnergy                  3046680                       # Energy for activate commands per rank (pJ)
system.mem_ctrls_0.preEnergy                  1662375                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls_0.readEnergy                19812000                       # Energy for read commands per rank (pJ)
system.mem_ctrls_0.writeEnergy                      0                       # Energy for write commands per rank (pJ)
system.mem_ctrls_0.refreshEnergy           6222740160                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls_0.actBackEnergy           2674408365                       # Energy for active background per rank (pJ)
system.mem_ctrls_0.preBackEnergy          54817708500                       # Energy for precharge background per rank (pJ)
system.mem_ctrls_0.totalEnergy            63739378080                       # Total energy per rank (pJ)
system.mem_ctrls_0.averagePower            669.019670                       # Core power per rank (mW)
system.mem_ctrls_0.memoryStateTime::IDLE  91191640000                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::REF    3181360000                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::ACT     899815000                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls_1.actEnergy                  3379320                       # Energy for activate commands per rank (pJ)
system.mem_ctrls_1.preEnergy                  1843875                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls_1.readEnergy                26613600                       # Energy for read commands per rank (pJ)
system.mem_ctrls_1.writeEnergy                      0                       # Energy for write commands per rank (pJ)
system.mem_ctrls_1.refreshEnergy           6222740160                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls_1.actBackEnergy           2736230850                       # Energy for active background per rank (pJ)
system.mem_ctrls_1.preBackEnergy          54763478250                       # Energy for precharge background per rank (pJ)
system.mem_ctrls_1.totalEnergy            63754286055                       # Total energy per rank (pJ)
system.mem_ctrls_1.averagePower            669.176147                       # Core power per rank (mW)
system.mem_ctrls_1.memoryStateTime::IDLE  91100614000                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::REF    3181360000                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::ACT     990841000                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu.apic_clk_domain.clock                 8000                       # Clock period in ticks
system.cpu.workload.num_syscalls                   34                       # Number of system calls
system.cpu.numCycles                        190559065                       # number of cpu cycles simulated
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.committedInsts                    50000001                       # Number of instructions committed
system.cpu.committedOps                      65014771                       # Number of ops (including micro ops) committed
system.cpu.num_int_alu_accesses              62933723                       # Number of integer alu accesses
system.cpu.num_fp_alu_accesses                2948954                       # Number of float alu accesses
system.cpu.num_func_calls                      164791                       # number of times a function call or return occured
system.cpu.num_conditional_control_insts      2606578                       # number of instructions that are conditional controls
system.cpu.num_int_insts                     62933723                       # number of integer instructions
system.cpu.num_fp_insts                       2948954                       # number of float instructions
system.cpu.num_int_register_reads           147293489                       # number of times the integer registers were read
system.cpu.num_int_register_writes           57136580                       # number of times the integer registers were written
system.cpu.num_fp_register_reads              2505840                       # number of times the floating registers were read
system.cpu.num_fp_register_writes             2527243                       # number of times the floating registers were written
system.cpu.num_cc_register_reads             19216340                       # number of times the CC registers were read
system.cpu.num_cc_register_writes            26132626                       # number of times the CC registers were written
system.cpu.num_mem_refs                      25502522                       # number of memory refs
system.cpu.num_load_insts                    21863458                       # Number of load instructions
system.cpu.num_store_insts                    3639064                       # Number of store instructions
system.cpu.num_idle_cycles                          0                       # Number of idle cycles
system.cpu.num_busy_cycles                  190559065                       # Number of busy cycles
system.cpu.not_idle_fraction                        1                       # Percentage of non-idle cycles
system.cpu.idle_fraction                            0                       # Percentage of idle cycles
system.cpu.Branches                           2859400                       # Number of branches fetched
system.cpu.op_class::No_OpClass                195787      0.30%      0.30% # Class of executed instruction
system.cpu.op_class::IntAlu                  36733092     56.50%     56.80% # Class of executed instruction
system.cpu.op_class::IntMult                    70748      0.11%     56.91% # Class of executed instruction
system.cpu.op_class::IntDiv                    629626      0.97%     57.88% # Class of executed instruction
system.cpu.op_class::FloatAdd                 1882996      2.90%     60.77% # Class of executed instruction
system.cpu.op_class::FloatCmp                       0      0.00%     60.77% # Class of executed instruction
system.cpu.op_class::FloatCvt                       0      0.00%     60.77% # Class of executed instruction
system.cpu.op_class::FloatMult                      0      0.00%     60.77% # Class of executed instruction
system.cpu.op_class::FloatDiv                       0      0.00%     60.77% # Class of executed instruction
system.cpu.op_class::FloatSqrt                      0      0.00%     60.77% # Class of executed instruction
system.cpu.op_class::SimdAdd                        0      0.00%     60.77% # Class of executed instruction
system.cpu.op_class::SimdAddAcc                     0      0.00%     60.77% # Class of executed instruction
system.cpu.op_class::SimdAlu                        0      0.00%     60.77% # Class of executed instruction
system.cpu.op_class::SimdCmp                        0      0.00%     60.77% # Class of executed instruction
system.cpu.op_class::SimdCvt                        0      0.00%     60.77% # Class of executed instruction
system.cpu.op_class::SimdMisc                       0      0.00%     60.77% # Class of executed instruction
system.cpu.op_class::SimdMult                       0      0.00%     60.77% # Class of executed instruction
system.cpu.op_class::SimdMultAcc                    0      0.00%     60.77% # Class of executed instruction
system.cpu.op_class::SimdShift                      0      0.00%     60.77% # Class of executed instruction
system.cpu.op_class::SimdShiftAcc                   0      0.00%     60.77% # Class of executed instruction
system.cpu.op_class::SimdSqrt                       0      0.00%     60.77% # Class of executed instruction
system.cpu.op_class::SimdFloatAdd                   0      0.00%     60.77% # Class of executed instruction
system.cpu.op_class::SimdFloatAlu                   0      0.00%     60.77% # Class of executed instruction
system.cpu.op_class::SimdFloatCmp                   0      0.00%     60.77% # Class of executed instruction
system.cpu.op_class::SimdFloatCvt                   0      0.00%     60.77% # Class of executed instruction
system.cpu.op_class::SimdFloatDiv                   0      0.00%     60.77% # Class of executed instruction
system.cpu.op_class::SimdFloatMisc                  0      0.00%     60.77% # Class of executed instruction
system.cpu.op_class::SimdFloatMult                  0      0.00%     60.77% # Class of executed instruction
system.cpu.op_class::SimdFloatMultAcc               0      0.00%     60.77% # Class of executed instruction
system.cpu.op_class::SimdFloatSqrt                  0      0.00%     60.77% # Class of executed instruction
system.cpu.op_class::MemRead                 21863458     33.63%     94.40% # Class of executed instruction
system.cpu.op_class::MemWrite                 3639064      5.60%    100.00% # Class of executed instruction
system.cpu.op_class::IprAccess                      0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::InstPrefetch                   0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::total                   65014771                       # Class of executed instruction
system.cpu.dcache.tags.replacements              6463                       # number of replacements
system.cpu.dcache.tags.tagsinuse           502.672150                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs            25495392                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs              6975                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs           3655.253333                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle        8018244500                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::cpu.data   502.672150                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::cpu.data     0.981782                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.981782                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0            2                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2            6                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3          399                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::4          105                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses          51012077                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses         51012077                       # Number of data accesses
system.cpu.dcache.ReadReq_hits::cpu.data     21858545                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total        21858545                       # number of ReadReq hits
system.cpu.dcache.WriteReq_hits::cpu.data      3634413                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total        3634413                       # number of WriteReq hits
system.cpu.dcache.SoftPFReq_hits::cpu.data         2434                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_hits::total          2434                       # number of SoftPFReq hits
system.cpu.dcache.demand_hits::cpu.data      25492958                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total         25492958                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::cpu.data     25495392                       # number of overall hits
system.cpu.dcache.overall_hits::total        25495392                       # number of overall hits
system.cpu.dcache.ReadReq_misses::cpu.data         1971                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total          1971                       # number of ReadReq misses
system.cpu.dcache.WriteReq_misses::cpu.data         4676                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total         4676                       # number of WriteReq misses
system.cpu.dcache.SoftPFReq_misses::cpu.data          512                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_misses::total          512                       # number of SoftPFReq misses
system.cpu.dcache.demand_misses::cpu.data         6647                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total           6647                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::cpu.data         7159                       # number of overall misses
system.cpu.dcache.overall_misses::total          7159                       # number of overall misses
system.cpu.dcache.ReadReq_miss_latency::cpu.data     44634000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total     44634000                       # number of ReadReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::cpu.data    121516500                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total    121516500                       # number of WriteReq miss cycles
system.cpu.dcache.demand_miss_latency::cpu.data    166150500                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total    166150500                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::cpu.data    166150500                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total    166150500                       # number of overall miss cycles
system.cpu.dcache.ReadReq_accesses::cpu.data     21860516                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total     21860516                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::cpu.data      3639089                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total      3639089                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_accesses::cpu.data         2946                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_accesses::total         2946                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.demand_accesses::cpu.data     25499605                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total     25499605                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::cpu.data     25502551                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total     25502551                       # number of overall (read+write) accesses
system.cpu.dcache.ReadReq_miss_rate::cpu.data     0.000090                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.000090                       # miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_miss_rate::cpu.data     0.001285                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.001285                       # miss rate for WriteReq accesses
system.cpu.dcache.SoftPFReq_miss_rate::cpu.data     0.173795                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_miss_rate::total     0.173795                       # miss rate for SoftPFReq accesses
system.cpu.dcache.demand_miss_rate::cpu.data     0.000261                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.000261                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::cpu.data     0.000281                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.000281                       # miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_miss_latency::cpu.data 22645.357686                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 22645.357686                       # average ReadReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::cpu.data 25987.275449                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 25987.275449                       # average WriteReq miss latency
system.cpu.dcache.demand_avg_miss_latency::cpu.data 24996.314127                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 24996.314127                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::cpu.data 23208.618522                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 23208.618522                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.fast_writes                       0                       # number of fast writes performed
system.cpu.dcache.cache_copies                      0                       # number of cache copies performed
system.cpu.dcache.writebacks::writebacks         6091                       # number of writebacks
system.cpu.dcache.writebacks::total              6091                       # number of writebacks
system.cpu.dcache.ReadReq_mshr_misses::cpu.data         1971                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total         1971                       # number of ReadReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::cpu.data         4676                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total         4676                       # number of WriteReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_misses::cpu.data          328                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_misses::total          328                       # number of SoftPFReq MSHR misses
system.cpu.dcache.demand_mshr_misses::cpu.data         6647                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total         6647                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::cpu.data         6975                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total         6975                       # number of overall MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::cpu.data     42663000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total     42663000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::cpu.data    116840500                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total    116840500                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_latency::cpu.data     11338000                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_latency::total     11338000                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::cpu.data    159503500                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total    159503500                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::cpu.data    170841500                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total    170841500                       # number of overall MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::cpu.data     0.000090                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.000090                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::cpu.data     0.001285                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.001285                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.SoftPFReq_mshr_miss_rate::cpu.data     0.111337                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_miss_rate::total     0.111337                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.demand_mshr_miss_rate::cpu.data     0.000261                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.000261                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::cpu.data     0.000274                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.000274                       # mshr miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::cpu.data 21645.357686                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 21645.357686                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::cpu.data 24987.275449                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 24987.275449                       # average WriteReq mshr miss latency
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::cpu.data 34567.073171                       # average SoftPFReq mshr miss latency
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::total 34567.073171                       # average SoftPFReq mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::cpu.data 23996.314127                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 23996.314127                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::cpu.data 24493.405018                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 24493.405018                       # average overall mshr miss latency
system.cpu.dcache.no_allocate_misses                0                       # Number of misses that were no-allocate
system.cpu.dtb_walker_cache.tags.replacements            0                       # number of replacements
system.cpu.dtb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.dtb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.dtb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.dtb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.dtb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.fast_writes             0                       # number of fast writes performed
system.cpu.dtb_walker_cache.cache_copies            0                       # number of cache copies performed
system.cpu.dtb_walker_cache.no_allocate_misses            0                       # Number of misses that were no-allocate
system.cpu.icache.tags.replacements               111                       # number of replacements
system.cpu.icache.tags.tagsinuse           381.887813                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs            69567361                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs               495                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs          140540.123232                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::cpu.inst   381.887813                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::cpu.inst     0.745875                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.745875                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          384                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4          384                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.750000                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses         139136207                       # Number of tag accesses
system.cpu.icache.tags.data_accesses        139136207                       # Number of data accesses
system.cpu.icache.ReadReq_hits::cpu.inst     69567361                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total        69567361                       # number of ReadReq hits
system.cpu.icache.demand_hits::cpu.inst      69567361                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total         69567361                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::cpu.inst     69567361                       # number of overall hits
system.cpu.icache.overall_hits::total        69567361                       # number of overall hits
system.cpu.icache.ReadReq_misses::cpu.inst          495                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total           495                       # number of ReadReq misses
system.cpu.icache.demand_misses::cpu.inst          495                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total            495                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::cpu.inst          495                       # number of overall misses
system.cpu.icache.overall_misses::total           495                       # number of overall misses
system.cpu.icache.ReadReq_miss_latency::cpu.inst     46585000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total     46585000                       # number of ReadReq miss cycles
system.cpu.icache.demand_miss_latency::cpu.inst     46585000                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total     46585000                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::cpu.inst     46585000                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total     46585000                       # number of overall miss cycles
system.cpu.icache.ReadReq_accesses::cpu.inst     69567856                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total     69567856                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.demand_accesses::cpu.inst     69567856                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total     69567856                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::cpu.inst     69567856                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total     69567856                       # number of overall (read+write) accesses
system.cpu.icache.ReadReq_miss_rate::cpu.inst     0.000007                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.000007                       # miss rate for ReadReq accesses
system.cpu.icache.demand_miss_rate::cpu.inst     0.000007                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.000007                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::cpu.inst     0.000007                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.000007                       # miss rate for overall accesses
system.cpu.icache.ReadReq_avg_miss_latency::cpu.inst 94111.111111                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 94111.111111                       # average ReadReq miss latency
system.cpu.icache.demand_avg_miss_latency::cpu.inst 94111.111111                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 94111.111111                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::cpu.inst 94111.111111                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 94111.111111                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.fast_writes                       0                       # number of fast writes performed
system.cpu.icache.cache_copies                      0                       # number of cache copies performed
system.cpu.icache.writebacks::writebacks          111                       # number of writebacks
system.cpu.icache.writebacks::total               111                       # number of writebacks
system.cpu.icache.ReadReq_mshr_misses::cpu.inst          495                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total          495                       # number of ReadReq MSHR misses
system.cpu.icache.demand_mshr_misses::cpu.inst          495                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total          495                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::cpu.inst          495                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total          495                       # number of overall MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::cpu.inst     46090000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total     46090000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::cpu.inst     46090000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total     46090000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::cpu.inst     46090000                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total     46090000                       # number of overall MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::cpu.inst     0.000007                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.000007                       # mshr miss rate for ReadReq accesses
system.cpu.icache.demand_mshr_miss_rate::cpu.inst     0.000007                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.000007                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::cpu.inst     0.000007                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.000007                       # mshr miss rate for overall accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::cpu.inst 93111.111111                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 93111.111111                       # average ReadReq mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::cpu.inst 93111.111111                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 93111.111111                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::cpu.inst 93111.111111                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 93111.111111                       # average overall mshr miss latency
system.cpu.icache.no_allocate_misses                0                       # Number of misses that were no-allocate
system.cpu.itb_walker_cache.tags.replacements            0                       # number of replacements
system.cpu.itb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.itb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.itb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.itb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.itb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.itb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.itb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.fast_writes             0                       # number of fast writes performed
system.cpu.itb_walker_cache.cache_copies            0                       # number of cache copies performed
system.cpu.itb_walker_cache.no_allocate_misses            0                       # Number of misses that were no-allocate
system.l2.tags.replacements                       128                       # number of replacements
system.l2.tags.tagsinuse                   982.927662                       # Cycle average of tags in use
system.l2.tags.total_refs                        4501                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                      1068                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      4.214419                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                         0                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::writebacks      393.646231                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu.inst        387.683210                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu.data        201.598221                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::writebacks       0.096105                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu.inst         0.094649                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu.data         0.049218                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.239973                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024           940                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0            2                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2            3                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3          169                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::4          766                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024     0.229492                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                     19787                       # Number of tag accesses
system.l2.tags.data_accesses                    19787                       # Number of data accesses
system.l2.WritebackDirty_hits::writebacks         6091                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total             6091                       # number of WritebackDirty hits
system.l2.WritebackClean_hits::writebacks          111                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total              111                       # number of WritebackClean hits
system.l2.ReadExReq_hits::cpu.data               3967                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                  3967                       # number of ReadExReq hits
system.l2.ReadCleanReq_hits::cpu.inst              15                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total                 15                       # number of ReadCleanReq hits
system.l2.ReadSharedReq_hits::cpu.data           1996                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total              1996                       # number of ReadSharedReq hits
system.l2.demand_hits::cpu.inst                    15                       # number of demand (read+write) hits
system.l2.demand_hits::cpu.data                  5963                       # number of demand (read+write) hits
system.l2.demand_hits::total                     5978                       # number of demand (read+write) hits
system.l2.overall_hits::cpu.inst                   15                       # number of overall hits
system.l2.overall_hits::cpu.data                 5963                       # number of overall hits
system.l2.overall_hits::total                    5978                       # number of overall hits
system.l2.ReadExReq_misses::cpu.data              709                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total                 709                       # number of ReadExReq misses
system.l2.ReadCleanReq_misses::cpu.inst           480                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total              480                       # number of ReadCleanReq misses
system.l2.ReadSharedReq_misses::cpu.data          303                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total             303                       # number of ReadSharedReq misses
system.l2.demand_misses::cpu.inst                 480                       # number of demand (read+write) misses
system.l2.demand_misses::cpu.data                1012                       # number of demand (read+write) misses
system.l2.demand_misses::total                   1492                       # number of demand (read+write) misses
system.l2.overall_misses::cpu.inst                480                       # number of overall misses
system.l2.overall_misses::cpu.data               1012                       # number of overall misses
system.l2.overall_misses::total                  1492                       # number of overall misses
system.l2.ReadExReq_miss_latency::cpu.data     68124500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total      68124500                       # number of ReadExReq miss cycles
system.l2.ReadCleanReq_miss_latency::cpu.inst     45186500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total     45186500                       # number of ReadCleanReq miss cycles
system.l2.ReadSharedReq_miss_latency::cpu.data     29541500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total     29541500                       # number of ReadSharedReq miss cycles
system.l2.demand_miss_latency::cpu.inst      45186500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu.data      97666000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total        142852500                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::cpu.inst     45186500                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu.data     97666000                       # number of overall miss cycles
system.l2.overall_miss_latency::total       142852500                       # number of overall miss cycles
system.l2.WritebackDirty_accesses::writebacks         6091                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total         6091                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_accesses::writebacks          111                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total          111                       # number of WritebackClean accesses(hits+misses)
system.l2.ReadExReq_accesses::cpu.data           4676                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total              4676                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::cpu.inst          495                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total            495                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::cpu.data         2299                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total          2299                       # number of ReadSharedReq accesses(hits+misses)
system.l2.demand_accesses::cpu.inst               495                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu.data              6975                       # number of demand (read+write) accesses
system.l2.demand_accesses::total                 7470                       # number of demand (read+write) accesses
system.l2.overall_accesses::cpu.inst              495                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu.data             6975                       # number of overall (read+write) accesses
system.l2.overall_accesses::total                7470                       # number of overall (read+write) accesses
system.l2.ReadExReq_miss_rate::cpu.data      0.151625                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.151625                       # miss rate for ReadExReq accesses
system.l2.ReadCleanReq_miss_rate::cpu.inst     0.969697                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.969697                       # miss rate for ReadCleanReq accesses
system.l2.ReadSharedReq_miss_rate::cpu.data     0.131796                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.131796                       # miss rate for ReadSharedReq accesses
system.l2.demand_miss_rate::cpu.inst         0.969697                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu.data         0.145090                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.199732                       # miss rate for demand accesses
system.l2.overall_miss_rate::cpu.inst        0.969697                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu.data        0.145090                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.199732                       # miss rate for overall accesses
system.l2.ReadExReq_avg_miss_latency::cpu.data 96085.331453                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 96085.331453                       # average ReadExReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::cpu.inst 94138.541667                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 94138.541667                       # average ReadCleanReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::cpu.data 97496.699670                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 97496.699670                       # average ReadSharedReq miss latency
system.l2.demand_avg_miss_latency::cpu.inst 94138.541667                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu.data 96507.905138                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 95745.643432                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu.inst 94138.541667                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu.data 96507.905138                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 95745.643432                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.fast_writes                               0                       # number of fast writes performed
system.l2.cache_copies                              0                       # number of cache copies performed
system.l2.writebacks::writebacks                    7                       # number of writebacks
system.l2.writebacks::total                         7                       # number of writebacks
system.l2.CleanEvict_mshr_misses::writebacks           16                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_misses::total            16                       # number of CleanEvict MSHR misses
system.l2.ReadExReq_mshr_misses::cpu.data          709                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total            709                       # number of ReadExReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::cpu.inst          480                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total          480                       # number of ReadCleanReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::cpu.data          303                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total          303                       # number of ReadSharedReq MSHR misses
system.l2.demand_mshr_misses::cpu.inst            480                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu.data           1012                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total              1492                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::cpu.inst           480                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu.data          1012                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total             1492                       # number of overall MSHR misses
system.l2.ReadExReq_mshr_miss_latency::cpu.data     61034500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total     61034500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::cpu.inst     40386500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total     40386500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::cpu.data     26511500                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total     26511500                       # number of ReadSharedReq MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu.inst     40386500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu.data     87546000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total    127932500                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu.inst     40386500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu.data     87546000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total    127932500                       # number of overall MSHR miss cycles
system.l2.CleanEvict_mshr_miss_rate::writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l2.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l2.ReadExReq_mshr_miss_rate::cpu.data     0.151625                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.151625                       # mshr miss rate for ReadExReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::cpu.inst     0.969697                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.969697                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::cpu.data     0.131796                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.131796                       # mshr miss rate for ReadSharedReq accesses
system.l2.demand_mshr_miss_rate::cpu.inst     0.969697                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu.data     0.145090                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.199732                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::cpu.inst     0.969697                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu.data     0.145090                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.199732                       # mshr miss rate for overall accesses
system.l2.ReadExReq_avg_mshr_miss_latency::cpu.data 86085.331453                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 86085.331453                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::cpu.inst 84138.541667                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 84138.541667                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::cpu.data 87496.699670                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 87496.699670                       # average ReadSharedReq mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu.inst 84138.541667                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu.data 86507.905138                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 85745.643432                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu.inst 84138.541667                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu.data 86507.905138                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 85745.643432                       # average overall mshr miss latency
system.l2.no_allocate_misses                        0                       # Number of misses that were no-allocate
system.membus.trans_dist::ReadResp                783                       # Transaction distribution
system.membus.trans_dist::WritebackDirty            7                       # Transaction distribution
system.membus.trans_dist::CleanEvict               37                       # Transaction distribution
system.membus.trans_dist::ReadExReq               709                       # Transaction distribution
system.membus.trans_dist::ReadExResp              709                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq           783                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port         3028                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::total         3028                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                   3028                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port       383744                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::total       383744                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                  383744                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoop_fanout::samples              1536                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                    1536    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total                1536                       # Request fanout histogram
system.membus.reqLayer2.occupancy             1661500                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               0.0                       # Layer utilization (%)
system.membus.respLayer1.occupancy           25967000                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              0.0                       # Layer utilization (%)
system.tol2bus.snoop_filter.tot_requests        14044                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.hit_single_requests         6574                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_multi_requests            1                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.tot_snoops            100                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_single_snoops          100                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.trans_dist::ReadResp              2794                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty         6098                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean          111                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict             492                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq             4676                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp            4676                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq           495                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq         2299                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side::system.l2.cpu_side         1101                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side::system.l2.cpu_side        20412                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total                 21513                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side::system.l2.cpu_side       155136                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side::system.l2.cpu_side      3344896                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total                3500032                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                             128                       # Total snoops (count)
system.tol2bus.snoop_fanout::samples             7598                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.013293                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.114534                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                   7497     98.67%     98.67% # Request fanout histogram
system.tol2bus.snoop_fanout::1                    101      1.33%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol2bus.snoop_fanout::total               7598                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy           31830000                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              0.0                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy           2227500                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy          31387500                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             0.0                       # Layer utilization (%)

---------- End Simulation Statistics   ----------
