<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=9"/>
<meta name="generator" content="Doxygen 1.8.12"/>
<title>OpenWSN Smartgrid TSCH testbed: /home/lkn/offCloud/Smartgrid-code/GitHub/openwsn-fw/bsp/boards/iot-lab_A8-M3/library/STM32F10x_StdPeriph_Lib_V3.5.0/Libraries/STM32F10x_StdPeriph_Driver/src/stm32f10x_tim.c Source File</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<link href="search/search.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="search/searchdata.js"></script>
<script type="text/javascript" src="search/search.js"></script>
<script type="text/javascript">
  $(document).ready(function() { init_search(); });
</script>
<link href="doxygen.css" rel="stylesheet" type="text/css" />
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr style="height: 56px;">
  <td id="projectalign" style="padding-left: 0.5em;">
   <div id="projectname">OpenWSN Smartgrid TSCH testbed
   </div>
  </td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.8.12 -->
<script type="text/javascript">
var searchBox = new SearchBox("searchBox", "search",false,'Search');
</script>
  <div id="navrow1" class="tabs">
    <ul class="tablist">
      <li><a href="index.html"><span>Main&#160;Page</span></a></li>
      <li><a href="pages.html"><span>Related&#160;Pages</span></a></li>
      <li><a href="modules.html"><span>Modules</span></a></li>
      <li><a href="namespaces.html"><span>Namespaces</span></a></li>
      <li><a href="annotated.html"><span>Classes</span></a></li>
      <li class="current"><a href="files.html"><span>Files</span></a></li>
      <li>
        <div id="MSearchBox" class="MSearchBoxInactive">
        <span class="left">
          <img id="MSearchSelect" src="search/mag_sel.png"
               onmouseover="return searchBox.OnSearchSelectShow()"
               onmouseout="return searchBox.OnSearchSelectHide()"
               alt=""/>
          <input type="text" id="MSearchField" value="Search" accesskey="S"
               onfocus="searchBox.OnSearchFieldFocus(true)" 
               onblur="searchBox.OnSearchFieldFocus(false)" 
               onkeyup="searchBox.OnSearchFieldChange(event)"/>
          </span><span class="right">
            <a id="MSearchClose" href="javascript:searchBox.CloseResultsWindow()"><img id="MSearchCloseImg" border="0" src="search/close.png" alt=""/></a>
          </span>
        </div>
      </li>
    </ul>
  </div>
  <div id="navrow2" class="tabs2">
    <ul class="tablist">
      <li><a href="files.html"><span>File&#160;List</span></a></li>
      <li><a href="globals.html"><span>File&#160;Members</span></a></li>
    </ul>
  </div>
<!-- window showing the filter options -->
<div id="MSearchSelectWindow"
     onmouseover="return searchBox.OnSearchSelectShow()"
     onmouseout="return searchBox.OnSearchSelectHide()"
     onkeydown="return searchBox.OnSearchSelectKey(event)">
</div>

<!-- iframe showing the search results (closed by default) -->
<div id="MSearchResultsWindow">
<iframe src="javascript:void(0)" frameborder="0" 
        name="MSearchResults" id="MSearchResults">
</iframe>
</div>

<div id="nav-path" class="navpath">
  <ul>
<li class="navelem"><a class="el" href="dir_3c5459f7c179b79c90e2565474bb2856.html">bsp</a></li><li class="navelem"><a class="el" href="dir_f726804c1fa01777ab9a86062ade5870.html">boards</a></li><li class="navelem"><a class="el" href="dir_839a0b6a65563501f486dff207272db4.html">iot-lab_A8-M3</a></li><li class="navelem"><a class="el" href="dir_416b103921c4f01404991f28b3b79e0e.html">library</a></li><li class="navelem"><a class="el" href="dir_95ab6a568758ead0df7cd7d9f975d271.html">STM32F10x_StdPeriph_Lib_V3.5.0</a></li><li class="navelem"><a class="el" href="dir_7c43e857920b98fd62c69effe314daf8.html">Libraries</a></li><li class="navelem"><a class="el" href="dir_e95fe2f98ad9119675da98cafa7f725e.html">STM32F10x_StdPeriph_Driver</a></li><li class="navelem"><a class="el" href="dir_e589fa32fa3207ebf38db740685c0437.html">src</a></li>  </ul>
</div>
</div><!-- top -->
<div class="header">
  <div class="headertitle">
<div class="title">stm32f10x_tim.c</div>  </div>
</div><!--header-->
<div class="contents">
<a href="iot-lab___a8-_m3_2library_2_s_t_m32_f10x___std_periph___lib___v3_85_80_2_libraries_2_s_t_m32_f10b77af78dec4cd1141cb4b9f1caa106d0.html">Go to the documentation of this file.</a><div class="fragment"><div class="line"><a name="l00001"></a><span class="lineno">    1</span>&#160;</div><div class="line"><a name="l00022"></a><span class="lineno">   22</span>&#160;<span class="comment">/* Includes ------------------------------------------------------------------*/</span></div><div class="line"><a name="l00023"></a><span class="lineno">   23</span>&#160;<span class="preprocessor">#include &quot;stm32f10x_tim.h&quot;</span></div><div class="line"><a name="l00024"></a><span class="lineno">   24</span>&#160;<span class="preprocessor">#include &quot;stm32f10x_rcc.h&quot;</span></div><div class="line"><a name="l00025"></a><span class="lineno">   25</span>&#160;</div><div class="line"><a name="l00047"></a><span class="lineno">   47</span>&#160;<span class="comment">/* ---------------------- TIM registers bit mask ------------------------ */</span></div><div class="line"><a name="l00048"></a><span class="lineno"><a class="line" href="group___t_i_m___private___defines.html#ga43819484b70fd8f2f2aa02d4131c9841">   48</a></span>&#160;<span class="preprocessor">#define SMCR_ETR_Mask               ((uint16_t)0x00FF) </span></div><div class="line"><a name="l00049"></a><span class="lineno"><a class="line" href="group___t_i_m___private___defines.html#ga76469c9f56da4e7705336a6ac0248196">   49</a></span>&#160;<span class="preprocessor">#define CCMR_Offset                 ((uint16_t)0x0018)</span></div><div class="line"><a name="l00050"></a><span class="lineno"><a class="line" href="group___t_i_m___private___defines.html#ga17c4ed624aa62f19fd496c3f3bd61137">   50</a></span>&#160;<span class="preprocessor">#define CCER_CCE_Set                ((uint16_t)0x0001)  </span></div><div class="line"><a name="l00051"></a><span class="lineno"><a class="line" href="group___t_i_m___private___defines.html#ga167dfdf613827d1fdf2e4152497b4bd5">   51</a></span>&#160;<span class="preprocessor">#define CCER_CCNE_Set               ((uint16_t)0x0004) </span></div><div class="line"><a name="l00052"></a><span class="lineno">   52</span>&#160;</div><div class="line"><a name="l00077"></a><span class="lineno">   77</span>&#160;<span class="keyword">static</span> <span class="keywordtype">void</span> TI1_Config(<a class="code" href="struct_t_i_m___type_def.html">TIM_TypeDef</a>* TIMx, <a class="code" href="_p_e___types_8h.html#a1f1825b69244eb3ad2c7165ddc99c956">uint16_t</a> TIM_ICPolarity, <a class="code" href="_p_e___types_8h.html#a1f1825b69244eb3ad2c7165ddc99c956">uint16_t</a> TIM_ICSelection,</div><div class="line"><a name="l00078"></a><span class="lineno">   78</span>&#160;                       <a class="code" href="_p_e___types_8h.html#a1f1825b69244eb3ad2c7165ddc99c956">uint16_t</a> TIM_ICFilter);</div><div class="line"><a name="l00079"></a><span class="lineno">   79</span>&#160;<span class="keyword">static</span> <span class="keywordtype">void</span> TI2_Config(<a class="code" href="struct_t_i_m___type_def.html">TIM_TypeDef</a>* TIMx, <a class="code" href="_p_e___types_8h.html#a1f1825b69244eb3ad2c7165ddc99c956">uint16_t</a> TIM_ICPolarity, <a class="code" href="_p_e___types_8h.html#a1f1825b69244eb3ad2c7165ddc99c956">uint16_t</a> TIM_ICSelection,</div><div class="line"><a name="l00080"></a><span class="lineno">   80</span>&#160;                       <a class="code" href="_p_e___types_8h.html#a1f1825b69244eb3ad2c7165ddc99c956">uint16_t</a> TIM_ICFilter);</div><div class="line"><a name="l00081"></a><span class="lineno">   81</span>&#160;<span class="keyword">static</span> <span class="keywordtype">void</span> TI3_Config(<a class="code" href="struct_t_i_m___type_def.html">TIM_TypeDef</a>* TIMx, <a class="code" href="_p_e___types_8h.html#a1f1825b69244eb3ad2c7165ddc99c956">uint16_t</a> TIM_ICPolarity, <a class="code" href="_p_e___types_8h.html#a1f1825b69244eb3ad2c7165ddc99c956">uint16_t</a> TIM_ICSelection,</div><div class="line"><a name="l00082"></a><span class="lineno">   82</span>&#160;                       <a class="code" href="_p_e___types_8h.html#a1f1825b69244eb3ad2c7165ddc99c956">uint16_t</a> TIM_ICFilter);</div><div class="line"><a name="l00083"></a><span class="lineno">   83</span>&#160;<span class="keyword">static</span> <span class="keywordtype">void</span> TI4_Config(<a class="code" href="struct_t_i_m___type_def.html">TIM_TypeDef</a>* TIMx, <a class="code" href="_p_e___types_8h.html#a1f1825b69244eb3ad2c7165ddc99c956">uint16_t</a> TIM_ICPolarity, <a class="code" href="_p_e___types_8h.html#a1f1825b69244eb3ad2c7165ddc99c956">uint16_t</a> TIM_ICSelection,</div><div class="line"><a name="l00084"></a><span class="lineno">   84</span>&#160;                       <a class="code" href="_p_e___types_8h.html#a1f1825b69244eb3ad2c7165ddc99c956">uint16_t</a> TIM_ICFilter);</div><div class="line"><a name="l00122"></a><span class="lineno"><a class="line" href="group___t_i_m___private___functions.html#ga1659cc0ce503ac151568e0c7c02b1ba5">  122</a></span>&#160;<span class="keywordtype">void</span> <a class="code" href="group___t_i_m___exported___functions.html#ga1659cc0ce503ac151568e0c7c02b1ba5">TIM_DeInit</a>(<a class="code" href="struct_t_i_m___type_def.html">TIM_TypeDef</a>* TIMx)</div><div class="line"><a name="l00123"></a><span class="lineno">  123</span>&#160;{</div><div class="line"><a name="l00124"></a><span class="lineno">  124</span>&#160;  <span class="comment">/* Check the parameters */</span></div><div class="line"><a name="l00125"></a><span class="lineno">  125</span>&#160;  <a class="code" href="bsp_2boards_2agilefox_2configure_2stm32f10x__conf_8h.html#a631dea7b230e600555f979c62af1de21">assert_param</a>(<a class="code" href="agilefox_2library_2inc_2stm32f10x__tim_8h.html#a71710da28a59c007a1d2ddee18a5ffcc">IS_TIM_ALL_PERIPH</a>(TIMx)); </div><div class="line"><a name="l00126"></a><span class="lineno">  126</span>&#160; </div><div class="line"><a name="l00127"></a><span class="lineno">  127</span>&#160;  <span class="keywordflow">if</span> (TIMx == <a class="code" href="group___peripheral__declaration.html#ga2e87451fea8dc9380056d3cfc5ed81fb">TIM1</a>)</div><div class="line"><a name="l00128"></a><span class="lineno">  128</span>&#160;  {</div><div class="line"><a name="l00129"></a><span class="lineno">  129</span>&#160;    <a class="code" href="agilefox_2library_2inc_2stm32f10x__rcc_8h.html#ad2c6f7261cace965a6d6bcf4b720ccc0">RCC_APB2PeriphResetCmd</a>(<a class="code" href="agilefox_2library_2inc_2stm32f10x__rcc_8h.html#a0d9babf212897db0b3aa852f8a71160b">RCC_APB2Periph_TIM1</a>, <a class="code" href="group___l_p_c___types___public___types.html#ggac9a7e9a35d2513ec15c3b537aaa4fba1a7d46875fa3ebd2c34d2756950eda83bf">ENABLE</a>);</div><div class="line"><a name="l00130"></a><span class="lineno">  130</span>&#160;    <a class="code" href="agilefox_2library_2inc_2stm32f10x__rcc_8h.html#ad2c6f7261cace965a6d6bcf4b720ccc0">RCC_APB2PeriphResetCmd</a>(<a class="code" href="agilefox_2library_2inc_2stm32f10x__rcc_8h.html#a0d9babf212897db0b3aa852f8a71160b">RCC_APB2Periph_TIM1</a>, <a class="code" href="group___l_p_c___types___public___types.html#ggac9a7e9a35d2513ec15c3b537aaa4fba1ad3a9df141be0ccf10389b640f492b26d">DISABLE</a>);  </div><div class="line"><a name="l00131"></a><span class="lineno">  131</span>&#160;  }     </div><div class="line"><a name="l00132"></a><span class="lineno">  132</span>&#160;  <span class="keywordflow">else</span> <span class="keywordflow">if</span> (TIMx == <a class="code" href="group___peripheral__declaration.html#ga3cfac9f2e43673f790f8668d48b4b92b">TIM2</a>)</div><div class="line"><a name="l00133"></a><span class="lineno">  133</span>&#160;  {</div><div class="line"><a name="l00134"></a><span class="lineno">  134</span>&#160;    <a class="code" href="agilefox_2library_2inc_2stm32f10x__rcc_8h.html#aa485cc9d02602b58471fd437cb0c2fa2">RCC_APB1PeriphResetCmd</a>(<a class="code" href="agilefox_2library_2inc_2stm32f10x__rcc_8h.html#a742bab2f04cebe587574b53f7107aeaf">RCC_APB1Periph_TIM2</a>, <a class="code" href="group___l_p_c___types___public___types.html#ggac9a7e9a35d2513ec15c3b537aaa4fba1a7d46875fa3ebd2c34d2756950eda83bf">ENABLE</a>);</div><div class="line"><a name="l00135"></a><span class="lineno">  135</span>&#160;    <a class="code" href="agilefox_2library_2inc_2stm32f10x__rcc_8h.html#aa485cc9d02602b58471fd437cb0c2fa2">RCC_APB1PeriphResetCmd</a>(<a class="code" href="agilefox_2library_2inc_2stm32f10x__rcc_8h.html#a742bab2f04cebe587574b53f7107aeaf">RCC_APB1Periph_TIM2</a>, <a class="code" href="group___l_p_c___types___public___types.html#ggac9a7e9a35d2513ec15c3b537aaa4fba1ad3a9df141be0ccf10389b640f492b26d">DISABLE</a>);</div><div class="line"><a name="l00136"></a><span class="lineno">  136</span>&#160;  }</div><div class="line"><a name="l00137"></a><span class="lineno">  137</span>&#160;  <span class="keywordflow">else</span> <span class="keywordflow">if</span> (TIMx == <a class="code" href="group___peripheral__declaration.html#ga61ee4c391385607d7af432b63905fcc9">TIM3</a>)</div><div class="line"><a name="l00138"></a><span class="lineno">  138</span>&#160;  {</div><div class="line"><a name="l00139"></a><span class="lineno">  139</span>&#160;    <a class="code" href="agilefox_2library_2inc_2stm32f10x__rcc_8h.html#aa485cc9d02602b58471fd437cb0c2fa2">RCC_APB1PeriphResetCmd</a>(<a class="code" href="agilefox_2library_2inc_2stm32f10x__rcc_8h.html#ad4454f63a511a256e55aad55c03beb76">RCC_APB1Periph_TIM3</a>, <a class="code" href="group___l_p_c___types___public___types.html#ggac9a7e9a35d2513ec15c3b537aaa4fba1a7d46875fa3ebd2c34d2756950eda83bf">ENABLE</a>);</div><div class="line"><a name="l00140"></a><span class="lineno">  140</span>&#160;    <a class="code" href="agilefox_2library_2inc_2stm32f10x__rcc_8h.html#aa485cc9d02602b58471fd437cb0c2fa2">RCC_APB1PeriphResetCmd</a>(<a class="code" href="agilefox_2library_2inc_2stm32f10x__rcc_8h.html#ad4454f63a511a256e55aad55c03beb76">RCC_APB1Periph_TIM3</a>, <a class="code" href="group___l_p_c___types___public___types.html#ggac9a7e9a35d2513ec15c3b537aaa4fba1ad3a9df141be0ccf10389b640f492b26d">DISABLE</a>);</div><div class="line"><a name="l00141"></a><span class="lineno">  141</span>&#160;  }</div><div class="line"><a name="l00142"></a><span class="lineno">  142</span>&#160;  <span class="keywordflow">else</span> <span class="keywordflow">if</span> (TIMx == <a class="code" href="group___peripheral__declaration.html#ga91a09bad8bdc7a1cb3d85cf49c94c8ec">TIM4</a>)</div><div class="line"><a name="l00143"></a><span class="lineno">  143</span>&#160;  {</div><div class="line"><a name="l00144"></a><span class="lineno">  144</span>&#160;    <a class="code" href="agilefox_2library_2inc_2stm32f10x__rcc_8h.html#aa485cc9d02602b58471fd437cb0c2fa2">RCC_APB1PeriphResetCmd</a>(<a class="code" href="agilefox_2library_2inc_2stm32f10x__rcc_8h.html#a80f9f3720804a97210b723696bd94d83">RCC_APB1Periph_TIM4</a>, <a class="code" href="group___l_p_c___types___public___types.html#ggac9a7e9a35d2513ec15c3b537aaa4fba1a7d46875fa3ebd2c34d2756950eda83bf">ENABLE</a>);</div><div class="line"><a name="l00145"></a><span class="lineno">  145</span>&#160;    <a class="code" href="agilefox_2library_2inc_2stm32f10x__rcc_8h.html#aa485cc9d02602b58471fd437cb0c2fa2">RCC_APB1PeriphResetCmd</a>(<a class="code" href="agilefox_2library_2inc_2stm32f10x__rcc_8h.html#a80f9f3720804a97210b723696bd94d83">RCC_APB1Periph_TIM4</a>, <a class="code" href="group___l_p_c___types___public___types.html#ggac9a7e9a35d2513ec15c3b537aaa4fba1ad3a9df141be0ccf10389b640f492b26d">DISABLE</a>);</div><div class="line"><a name="l00146"></a><span class="lineno">  146</span>&#160;  } </div><div class="line"><a name="l00147"></a><span class="lineno">  147</span>&#160;  <span class="keywordflow">else</span> <span class="keywordflow">if</span> (TIMx == <a class="code" href="group___peripheral__declaration.html#ga5125ff6a23a2ed66e2e19bd196128c14">TIM5</a>)</div><div class="line"><a name="l00148"></a><span class="lineno">  148</span>&#160;  {</div><div class="line"><a name="l00149"></a><span class="lineno">  149</span>&#160;    <a class="code" href="agilefox_2library_2inc_2stm32f10x__rcc_8h.html#aa485cc9d02602b58471fd437cb0c2fa2">RCC_APB1PeriphResetCmd</a>(<a class="code" href="agilefox_2library_2inc_2stm32f10x__rcc_8h.html#a4905c26000a571fa01fc057fe31d254a">RCC_APB1Periph_TIM5</a>, <a class="code" href="group___l_p_c___types___public___types.html#ggac9a7e9a35d2513ec15c3b537aaa4fba1a7d46875fa3ebd2c34d2756950eda83bf">ENABLE</a>);</div><div class="line"><a name="l00150"></a><span class="lineno">  150</span>&#160;    <a class="code" href="agilefox_2library_2inc_2stm32f10x__rcc_8h.html#aa485cc9d02602b58471fd437cb0c2fa2">RCC_APB1PeriphResetCmd</a>(<a class="code" href="agilefox_2library_2inc_2stm32f10x__rcc_8h.html#a4905c26000a571fa01fc057fe31d254a">RCC_APB1Periph_TIM5</a>, <a class="code" href="group___l_p_c___types___public___types.html#ggac9a7e9a35d2513ec15c3b537aaa4fba1ad3a9df141be0ccf10389b640f492b26d">DISABLE</a>);</div><div class="line"><a name="l00151"></a><span class="lineno">  151</span>&#160;  } </div><div class="line"><a name="l00152"></a><span class="lineno">  152</span>&#160;  <span class="keywordflow">else</span> <span class="keywordflow">if</span> (TIMx == <a class="code" href="group___peripheral__declaration.html#gac7b4ed55f9201b498b38c962cca97314">TIM6</a>)</div><div class="line"><a name="l00153"></a><span class="lineno">  153</span>&#160;  {</div><div class="line"><a name="l00154"></a><span class="lineno">  154</span>&#160;    <a class="code" href="agilefox_2library_2inc_2stm32f10x__rcc_8h.html#aa485cc9d02602b58471fd437cb0c2fa2">RCC_APB1PeriphResetCmd</a>(<a class="code" href="agilefox_2library_2inc_2stm32f10x__rcc_8h.html#a4974e8b8f11d54fbc0bac1988ff6254c">RCC_APB1Periph_TIM6</a>, <a class="code" href="group___l_p_c___types___public___types.html#ggac9a7e9a35d2513ec15c3b537aaa4fba1a7d46875fa3ebd2c34d2756950eda83bf">ENABLE</a>);</div><div class="line"><a name="l00155"></a><span class="lineno">  155</span>&#160;    <a class="code" href="agilefox_2library_2inc_2stm32f10x__rcc_8h.html#aa485cc9d02602b58471fd437cb0c2fa2">RCC_APB1PeriphResetCmd</a>(<a class="code" href="agilefox_2library_2inc_2stm32f10x__rcc_8h.html#a4974e8b8f11d54fbc0bac1988ff6254c">RCC_APB1Periph_TIM6</a>, <a class="code" href="group___l_p_c___types___public___types.html#ggac9a7e9a35d2513ec15c3b537aaa4fba1ad3a9df141be0ccf10389b640f492b26d">DISABLE</a>);</div><div class="line"><a name="l00156"></a><span class="lineno">  156</span>&#160;  } </div><div class="line"><a name="l00157"></a><span class="lineno">  157</span>&#160;  <span class="keywordflow">else</span> <span class="keywordflow">if</span> (TIMx == <a class="code" href="group___peripheral__declaration.html#ga49267c49946fd61db6af8b49bcf16394">TIM7</a>)</div><div class="line"><a name="l00158"></a><span class="lineno">  158</span>&#160;  {</div><div class="line"><a name="l00159"></a><span class="lineno">  159</span>&#160;    <a class="code" href="agilefox_2library_2inc_2stm32f10x__rcc_8h.html#aa485cc9d02602b58471fd437cb0c2fa2">RCC_APB1PeriphResetCmd</a>(<a class="code" href="agilefox_2library_2inc_2stm32f10x__rcc_8h.html#a9415b0c46db5318bdee3f868c16b8d35">RCC_APB1Periph_TIM7</a>, <a class="code" href="group___l_p_c___types___public___types.html#ggac9a7e9a35d2513ec15c3b537aaa4fba1a7d46875fa3ebd2c34d2756950eda83bf">ENABLE</a>);</div><div class="line"><a name="l00160"></a><span class="lineno">  160</span>&#160;    <a class="code" href="agilefox_2library_2inc_2stm32f10x__rcc_8h.html#aa485cc9d02602b58471fd437cb0c2fa2">RCC_APB1PeriphResetCmd</a>(<a class="code" href="agilefox_2library_2inc_2stm32f10x__rcc_8h.html#a9415b0c46db5318bdee3f868c16b8d35">RCC_APB1Periph_TIM7</a>, <a class="code" href="group___l_p_c___types___public___types.html#ggac9a7e9a35d2513ec15c3b537aaa4fba1ad3a9df141be0ccf10389b640f492b26d">DISABLE</a>);</div><div class="line"><a name="l00161"></a><span class="lineno">  161</span>&#160;  } </div><div class="line"><a name="l00162"></a><span class="lineno">  162</span>&#160;  <span class="keywordflow">else</span> <span class="keywordflow">if</span> (TIMx == <a class="code" href="group___peripheral__declaration.html#ga9a3660400b17735e91331f256095810e">TIM8</a>)</div><div class="line"><a name="l00163"></a><span class="lineno">  163</span>&#160;  {</div><div class="line"><a name="l00164"></a><span class="lineno">  164</span>&#160;    <a class="code" href="agilefox_2library_2inc_2stm32f10x__rcc_8h.html#ad2c6f7261cace965a6d6bcf4b720ccc0">RCC_APB2PeriphResetCmd</a>(<a class="code" href="agilefox_2library_2inc_2stm32f10x__rcc_8h.html#ac951d41a08140a7d38a4faff8dd1e03e">RCC_APB2Periph_TIM8</a>, <a class="code" href="group___l_p_c___types___public___types.html#ggac9a7e9a35d2513ec15c3b537aaa4fba1a7d46875fa3ebd2c34d2756950eda83bf">ENABLE</a>);</div><div class="line"><a name="l00165"></a><span class="lineno">  165</span>&#160;    <a class="code" href="agilefox_2library_2inc_2stm32f10x__rcc_8h.html#ad2c6f7261cace965a6d6bcf4b720ccc0">RCC_APB2PeriphResetCmd</a>(<a class="code" href="agilefox_2library_2inc_2stm32f10x__rcc_8h.html#ac951d41a08140a7d38a4faff8dd1e03e">RCC_APB2Periph_TIM8</a>, <a class="code" href="group___l_p_c___types___public___types.html#ggac9a7e9a35d2513ec15c3b537aaa4fba1ad3a9df141be0ccf10389b640f492b26d">DISABLE</a>);</div><div class="line"><a name="l00166"></a><span class="lineno">  166</span>&#160;  }</div><div class="line"><a name="l00167"></a><span class="lineno">  167</span>&#160;  <span class="keywordflow">else</span> <span class="keywordflow">if</span> (TIMx == <a class="code" href="group___peripheral__declaration.html#gaf52b4b4c36110a0addfa98059f54a50e">TIM9</a>)</div><div class="line"><a name="l00168"></a><span class="lineno">  168</span>&#160;  {      </div><div class="line"><a name="l00169"></a><span class="lineno">  169</span>&#160;    <a class="code" href="agilefox_2library_2inc_2stm32f10x__rcc_8h.html#ad2c6f7261cace965a6d6bcf4b720ccc0">RCC_APB2PeriphResetCmd</a>(<a class="code" href="group___a_p_b2__peripheral.html#ga24d0145dc172bc27ed580770cf15e4d9">RCC_APB2Periph_TIM9</a>, <a class="code" href="group___l_p_c___types___public___types.html#ggac9a7e9a35d2513ec15c3b537aaa4fba1a7d46875fa3ebd2c34d2756950eda83bf">ENABLE</a>);</div><div class="line"><a name="l00170"></a><span class="lineno">  170</span>&#160;    <a class="code" href="agilefox_2library_2inc_2stm32f10x__rcc_8h.html#ad2c6f7261cace965a6d6bcf4b720ccc0">RCC_APB2PeriphResetCmd</a>(<a class="code" href="group___a_p_b2__peripheral.html#ga24d0145dc172bc27ed580770cf15e4d9">RCC_APB2Periph_TIM9</a>, <a class="code" href="group___l_p_c___types___public___types.html#ggac9a7e9a35d2513ec15c3b537aaa4fba1ad3a9df141be0ccf10389b640f492b26d">DISABLE</a>);  </div><div class="line"><a name="l00171"></a><span class="lineno">  171</span>&#160;   }  </div><div class="line"><a name="l00172"></a><span class="lineno">  172</span>&#160;  <span class="keywordflow">else</span> <span class="keywordflow">if</span> (TIMx == <a class="code" href="group___peripheral__declaration.html#ga46b2ad3f5f506f0f8df0d2ec3e767267">TIM10</a>)</div><div class="line"><a name="l00173"></a><span class="lineno">  173</span>&#160;  {      </div><div class="line"><a name="l00174"></a><span class="lineno">  174</span>&#160;    <a class="code" href="agilefox_2library_2inc_2stm32f10x__rcc_8h.html#ad2c6f7261cace965a6d6bcf4b720ccc0">RCC_APB2PeriphResetCmd</a>(<a class="code" href="group___a_p_b2__peripheral.html#ga75069120ecbe86920b39c2b75c909438">RCC_APB2Periph_TIM10</a>, <a class="code" href="group___l_p_c___types___public___types.html#ggac9a7e9a35d2513ec15c3b537aaa4fba1a7d46875fa3ebd2c34d2756950eda83bf">ENABLE</a>);</div><div class="line"><a name="l00175"></a><span class="lineno">  175</span>&#160;    <a class="code" href="agilefox_2library_2inc_2stm32f10x__rcc_8h.html#ad2c6f7261cace965a6d6bcf4b720ccc0">RCC_APB2PeriphResetCmd</a>(<a class="code" href="group___a_p_b2__peripheral.html#ga75069120ecbe86920b39c2b75c909438">RCC_APB2Periph_TIM10</a>, <a class="code" href="group___l_p_c___types___public___types.html#ggac9a7e9a35d2513ec15c3b537aaa4fba1ad3a9df141be0ccf10389b640f492b26d">DISABLE</a>);  </div><div class="line"><a name="l00176"></a><span class="lineno">  176</span>&#160;  }  </div><div class="line"><a name="l00177"></a><span class="lineno">  177</span>&#160;  <span class="keywordflow">else</span> <span class="keywordflow">if</span> (TIMx == <a class="code" href="group___peripheral__declaration.html#gacfd11ef966c7165f57e2cebe0abc71ad">TIM11</a>) </div><div class="line"><a name="l00178"></a><span class="lineno">  178</span>&#160;  {     </div><div class="line"><a name="l00179"></a><span class="lineno">  179</span>&#160;    <a class="code" href="agilefox_2library_2inc_2stm32f10x__rcc_8h.html#ad2c6f7261cace965a6d6bcf4b720ccc0">RCC_APB2PeriphResetCmd</a>(<a class="code" href="group___a_p_b2__peripheral.html#gaba591104f4e31b1e8ce98c269035850f">RCC_APB2Periph_TIM11</a>, <a class="code" href="group___l_p_c___types___public___types.html#ggac9a7e9a35d2513ec15c3b537aaa4fba1a7d46875fa3ebd2c34d2756950eda83bf">ENABLE</a>);</div><div class="line"><a name="l00180"></a><span class="lineno">  180</span>&#160;    <a class="code" href="agilefox_2library_2inc_2stm32f10x__rcc_8h.html#ad2c6f7261cace965a6d6bcf4b720ccc0">RCC_APB2PeriphResetCmd</a>(<a class="code" href="group___a_p_b2__peripheral.html#gaba591104f4e31b1e8ce98c269035850f">RCC_APB2Periph_TIM11</a>, <a class="code" href="group___l_p_c___types___public___types.html#ggac9a7e9a35d2513ec15c3b537aaa4fba1ad3a9df141be0ccf10389b640f492b26d">DISABLE</a>);  </div><div class="line"><a name="l00181"></a><span class="lineno">  181</span>&#160;  }  </div><div class="line"><a name="l00182"></a><span class="lineno">  182</span>&#160;  <span class="keywordflow">else</span> <span class="keywordflow">if</span> (TIMx == <a class="code" href="group___peripheral__declaration.html#ga2397f8a0f8e7aa10cf8e8c049e431e53">TIM12</a>)</div><div class="line"><a name="l00183"></a><span class="lineno">  183</span>&#160;  {      </div><div class="line"><a name="l00184"></a><span class="lineno">  184</span>&#160;    <a class="code" href="agilefox_2library_2inc_2stm32f10x__rcc_8h.html#aa485cc9d02602b58471fd437cb0c2fa2">RCC_APB1PeriphResetCmd</a>(<a class="code" href="group___a_p_b1__peripheral.html#ga0a4ec40233160ca20adaa571073e7bcd">RCC_APB1Periph_TIM12</a>, <a class="code" href="group___l_p_c___types___public___types.html#ggac9a7e9a35d2513ec15c3b537aaa4fba1a7d46875fa3ebd2c34d2756950eda83bf">ENABLE</a>);</div><div class="line"><a name="l00185"></a><span class="lineno">  185</span>&#160;    <a class="code" href="agilefox_2library_2inc_2stm32f10x__rcc_8h.html#aa485cc9d02602b58471fd437cb0c2fa2">RCC_APB1PeriphResetCmd</a>(<a class="code" href="group___a_p_b1__peripheral.html#ga0a4ec40233160ca20adaa571073e7bcd">RCC_APB1Periph_TIM12</a>, <a class="code" href="group___l_p_c___types___public___types.html#ggac9a7e9a35d2513ec15c3b537aaa4fba1ad3a9df141be0ccf10389b640f492b26d">DISABLE</a>);  </div><div class="line"><a name="l00186"></a><span class="lineno">  186</span>&#160;  }  </div><div class="line"><a name="l00187"></a><span class="lineno">  187</span>&#160;  <span class="keywordflow">else</span> <span class="keywordflow">if</span> (TIMx == <a class="code" href="group___peripheral__declaration.html#ga5a959a833074d59bf6cc7fb437c65b18">TIM13</a>) </div><div class="line"><a name="l00188"></a><span class="lineno">  188</span>&#160;  {       </div><div class="line"><a name="l00189"></a><span class="lineno">  189</span>&#160;    <a class="code" href="agilefox_2library_2inc_2stm32f10x__rcc_8h.html#aa485cc9d02602b58471fd437cb0c2fa2">RCC_APB1PeriphResetCmd</a>(<a class="code" href="group___a_p_b1__peripheral.html#ga34397b722f46f31e898136fb51a7523a">RCC_APB1Periph_TIM13</a>, <a class="code" href="group___l_p_c___types___public___types.html#ggac9a7e9a35d2513ec15c3b537aaa4fba1a7d46875fa3ebd2c34d2756950eda83bf">ENABLE</a>);</div><div class="line"><a name="l00190"></a><span class="lineno">  190</span>&#160;    <a class="code" href="agilefox_2library_2inc_2stm32f10x__rcc_8h.html#aa485cc9d02602b58471fd437cb0c2fa2">RCC_APB1PeriphResetCmd</a>(<a class="code" href="group___a_p_b1__peripheral.html#ga34397b722f46f31e898136fb51a7523a">RCC_APB1Periph_TIM13</a>, <a class="code" href="group___l_p_c___types___public___types.html#ggac9a7e9a35d2513ec15c3b537aaa4fba1ad3a9df141be0ccf10389b640f492b26d">DISABLE</a>);  </div><div class="line"><a name="l00191"></a><span class="lineno">  191</span>&#160;  }</div><div class="line"><a name="l00192"></a><span class="lineno">  192</span>&#160;  <span class="keywordflow">else</span> <span class="keywordflow">if</span> (TIMx == <a class="code" href="group___peripheral__declaration.html#ga2dd30f46fad69dd73e1d8941a43daffe">TIM14</a>) </div><div class="line"><a name="l00193"></a><span class="lineno">  193</span>&#160;  {       </div><div class="line"><a name="l00194"></a><span class="lineno">  194</span>&#160;    <a class="code" href="agilefox_2library_2inc_2stm32f10x__rcc_8h.html#aa485cc9d02602b58471fd437cb0c2fa2">RCC_APB1PeriphResetCmd</a>(<a class="code" href="group___a_p_b1__peripheral.html#ga7100c45768eea1484f6fd519b53e287d">RCC_APB1Periph_TIM14</a>, <a class="code" href="group___l_p_c___types___public___types.html#ggac9a7e9a35d2513ec15c3b537aaa4fba1a7d46875fa3ebd2c34d2756950eda83bf">ENABLE</a>);</div><div class="line"><a name="l00195"></a><span class="lineno">  195</span>&#160;    <a class="code" href="agilefox_2library_2inc_2stm32f10x__rcc_8h.html#aa485cc9d02602b58471fd437cb0c2fa2">RCC_APB1PeriphResetCmd</a>(<a class="code" href="group___a_p_b1__peripheral.html#ga7100c45768eea1484f6fd519b53e287d">RCC_APB1Periph_TIM14</a>, <a class="code" href="group___l_p_c___types___public___types.html#ggac9a7e9a35d2513ec15c3b537aaa4fba1ad3a9df141be0ccf10389b640f492b26d">DISABLE</a>);  </div><div class="line"><a name="l00196"></a><span class="lineno">  196</span>&#160;  }        </div><div class="line"><a name="l00197"></a><span class="lineno">  197</span>&#160;  <span class="keywordflow">else</span> <span class="keywordflow">if</span> (TIMx == <a class="code" href="group___peripheral__declaration.html#ga87e4b442041d1c03a6af113fbe04a182">TIM15</a>)</div><div class="line"><a name="l00198"></a><span class="lineno">  198</span>&#160;  {</div><div class="line"><a name="l00199"></a><span class="lineno">  199</span>&#160;    <a class="code" href="agilefox_2library_2inc_2stm32f10x__rcc_8h.html#ad2c6f7261cace965a6d6bcf4b720ccc0">RCC_APB2PeriphResetCmd</a>(<a class="code" href="group___a_p_b2__peripheral.html#ga774f9082c3331890c06b9fd9deafe549">RCC_APB2Periph_TIM15</a>, <a class="code" href="group___l_p_c___types___public___types.html#ggac9a7e9a35d2513ec15c3b537aaa4fba1a7d46875fa3ebd2c34d2756950eda83bf">ENABLE</a>);</div><div class="line"><a name="l00200"></a><span class="lineno">  200</span>&#160;    <a class="code" href="agilefox_2library_2inc_2stm32f10x__rcc_8h.html#ad2c6f7261cace965a6d6bcf4b720ccc0">RCC_APB2PeriphResetCmd</a>(<a class="code" href="group___a_p_b2__peripheral.html#ga774f9082c3331890c06b9fd9deafe549">RCC_APB2Periph_TIM15</a>, <a class="code" href="group___l_p_c___types___public___types.html#ggac9a7e9a35d2513ec15c3b537aaa4fba1ad3a9df141be0ccf10389b640f492b26d">DISABLE</a>);</div><div class="line"><a name="l00201"></a><span class="lineno">  201</span>&#160;  } </div><div class="line"><a name="l00202"></a><span class="lineno">  202</span>&#160;  <span class="keywordflow">else</span> <span class="keywordflow">if</span> (TIMx == <a class="code" href="group___peripheral__declaration.html#ga73ec606e7dacf17e18c661e8ff8c7c8d">TIM16</a>)</div><div class="line"><a name="l00203"></a><span class="lineno">  203</span>&#160;  {</div><div class="line"><a name="l00204"></a><span class="lineno">  204</span>&#160;    <a class="code" href="agilefox_2library_2inc_2stm32f10x__rcc_8h.html#ad2c6f7261cace965a6d6bcf4b720ccc0">RCC_APB2PeriphResetCmd</a>(<a class="code" href="group___a_p_b2__peripheral.html#ga739d0a5fe583f07f5b6fa320f2d2e53a">RCC_APB2Periph_TIM16</a>, <a class="code" href="group___l_p_c___types___public___types.html#ggac9a7e9a35d2513ec15c3b537aaa4fba1a7d46875fa3ebd2c34d2756950eda83bf">ENABLE</a>);</div><div class="line"><a name="l00205"></a><span class="lineno">  205</span>&#160;    <a class="code" href="agilefox_2library_2inc_2stm32f10x__rcc_8h.html#ad2c6f7261cace965a6d6bcf4b720ccc0">RCC_APB2PeriphResetCmd</a>(<a class="code" href="group___a_p_b2__peripheral.html#ga739d0a5fe583f07f5b6fa320f2d2e53a">RCC_APB2Periph_TIM16</a>, <a class="code" href="group___l_p_c___types___public___types.html#ggac9a7e9a35d2513ec15c3b537aaa4fba1ad3a9df141be0ccf10389b640f492b26d">DISABLE</a>);</div><div class="line"><a name="l00206"></a><span class="lineno">  206</span>&#160;  } </div><div class="line"><a name="l00207"></a><span class="lineno">  207</span>&#160;  <span class="keywordflow">else</span></div><div class="line"><a name="l00208"></a><span class="lineno">  208</span>&#160;  {</div><div class="line"><a name="l00209"></a><span class="lineno">  209</span>&#160;    <span class="keywordflow">if</span> (TIMx == <a class="code" href="group___peripheral__declaration.html#ga65aea6c8b36439e44ad6cde0e6891aab">TIM17</a>)</div><div class="line"><a name="l00210"></a><span class="lineno">  210</span>&#160;    {</div><div class="line"><a name="l00211"></a><span class="lineno">  211</span>&#160;      <a class="code" href="agilefox_2library_2inc_2stm32f10x__rcc_8h.html#ad2c6f7261cace965a6d6bcf4b720ccc0">RCC_APB2PeriphResetCmd</a>(<a class="code" href="group___a_p_b2__peripheral.html#ga5a6217b6200d6679dc7bee4522d6038a">RCC_APB2Periph_TIM17</a>, <a class="code" href="group___l_p_c___types___public___types.html#ggac9a7e9a35d2513ec15c3b537aaa4fba1a7d46875fa3ebd2c34d2756950eda83bf">ENABLE</a>);</div><div class="line"><a name="l00212"></a><span class="lineno">  212</span>&#160;      <a class="code" href="agilefox_2library_2inc_2stm32f10x__rcc_8h.html#ad2c6f7261cace965a6d6bcf4b720ccc0">RCC_APB2PeriphResetCmd</a>(<a class="code" href="group___a_p_b2__peripheral.html#ga5a6217b6200d6679dc7bee4522d6038a">RCC_APB2Periph_TIM17</a>, <a class="code" href="group___l_p_c___types___public___types.html#ggac9a7e9a35d2513ec15c3b537aaa4fba1ad3a9df141be0ccf10389b640f492b26d">DISABLE</a>);</div><div class="line"><a name="l00213"></a><span class="lineno">  213</span>&#160;    }  </div><div class="line"><a name="l00214"></a><span class="lineno">  214</span>&#160;  }</div><div class="line"><a name="l00215"></a><span class="lineno">  215</span>&#160;}</div><div class="line"><a name="l00216"></a><span class="lineno">  216</span>&#160;</div><div class="line"><a name="l00226"></a><span class="lineno"><a class="line" href="group___t_i_m___private___functions.html#ga83fd58c9416802d9638bbe1715c98932">  226</a></span>&#160;<span class="keywordtype">void</span> <a class="code" href="group___t_i_m___exported___functions.html#ga83fd58c9416802d9638bbe1715c98932">TIM_TimeBaseInit</a>(<a class="code" href="struct_t_i_m___type_def.html">TIM_TypeDef</a>* TIMx, <a class="code" href="struct_t_i_m___time_base_init_type_def.html">TIM_TimeBaseInitTypeDef</a>* TIM_TimeBaseInitStruct)</div><div class="line"><a name="l00227"></a><span class="lineno">  227</span>&#160;{</div><div class="line"><a name="l00228"></a><span class="lineno">  228</span>&#160;  <a class="code" href="_p_e___types_8h.html#a1f1825b69244eb3ad2c7165ddc99c956">uint16_t</a> tmpcr1 = 0;</div><div class="line"><a name="l00229"></a><span class="lineno">  229</span>&#160;</div><div class="line"><a name="l00230"></a><span class="lineno">  230</span>&#160;  <span class="comment">/* Check the parameters */</span></div><div class="line"><a name="l00231"></a><span class="lineno">  231</span>&#160;  <a class="code" href="bsp_2boards_2agilefox_2configure_2stm32f10x__conf_8h.html#a631dea7b230e600555f979c62af1de21">assert_param</a>(<a class="code" href="agilefox_2library_2inc_2stm32f10x__tim_8h.html#a71710da28a59c007a1d2ddee18a5ffcc">IS_TIM_ALL_PERIPH</a>(TIMx)); </div><div class="line"><a name="l00232"></a><span class="lineno">  232</span>&#160;  <a class="code" href="bsp_2boards_2agilefox_2configure_2stm32f10x__conf_8h.html#a631dea7b230e600555f979c62af1de21">assert_param</a>(<a class="code" href="agilefox_2library_2inc_2stm32f10x__tim_8h.html#a9543fec190793e800d5d1b1b853636f5">IS_TIM_COUNTER_MODE</a>(TIM_TimeBaseInitStruct-&gt;<a class="code" href="struct_t_i_m___time_base_init_type_def.html#a3f140f33bebe1190c2e8286e15c676b1">TIM_CounterMode</a>));</div><div class="line"><a name="l00233"></a><span class="lineno">  233</span>&#160;  <a class="code" href="bsp_2boards_2agilefox_2configure_2stm32f10x__conf_8h.html#a631dea7b230e600555f979c62af1de21">assert_param</a>(<a class="code" href="agilefox_2library_2inc_2stm32f10x__tim_8h.html#a9298ec9ad2d578a4c54e6c0dd4c03946">IS_TIM_CKD_DIV</a>(TIM_TimeBaseInitStruct-&gt;<a class="code" href="struct_t_i_m___time_base_init_type_def.html#a738ff90643f12e35df13f4fc9d3b3a20">TIM_ClockDivision</a>));</div><div class="line"><a name="l00234"></a><span class="lineno">  234</span>&#160;</div><div class="line"><a name="l00235"></a><span class="lineno">  235</span>&#160;  tmpcr1 = TIMx-&gt;<a class="code" href="struct_t_i_m___type_def.html#aa6d6b145c88b7fab2f582c4ac7e25f10">CR1</a>;  </div><div class="line"><a name="l00236"></a><span class="lineno">  236</span>&#160;</div><div class="line"><a name="l00237"></a><span class="lineno">  237</span>&#160;  <span class="keywordflow">if</span>((TIMx == <a class="code" href="group___peripheral__declaration.html#ga2e87451fea8dc9380056d3cfc5ed81fb">TIM1</a>) || (TIMx == <a class="code" href="group___peripheral__declaration.html#ga9a3660400b17735e91331f256095810e">TIM8</a>)|| (TIMx == <a class="code" href="group___peripheral__declaration.html#ga3cfac9f2e43673f790f8668d48b4b92b">TIM2</a>) || (TIMx == <a class="code" href="group___peripheral__declaration.html#ga61ee4c391385607d7af432b63905fcc9">TIM3</a>)||</div><div class="line"><a name="l00238"></a><span class="lineno">  238</span>&#160;     (TIMx == <a class="code" href="group___peripheral__declaration.html#ga91a09bad8bdc7a1cb3d85cf49c94c8ec">TIM4</a>) || (TIMx == <a class="code" href="group___peripheral__declaration.html#ga5125ff6a23a2ed66e2e19bd196128c14">TIM5</a>)) </div><div class="line"><a name="l00239"></a><span class="lineno">  239</span>&#160;  {</div><div class="line"><a name="l00240"></a><span class="lineno">  240</span>&#160;    <span class="comment">/* Select the Counter Mode */</span></div><div class="line"><a name="l00241"></a><span class="lineno">  241</span>&#160;    tmpcr1 &amp;= (<a class="code" href="_p_e___types_8h.html#a1f1825b69244eb3ad2c7165ddc99c956">uint16_t</a>)(~((<a class="code" href="_p_e___types_8h.html#a1f1825b69244eb3ad2c7165ddc99c956">uint16_t</a>)(<a class="code" href="agilefox_2library_2inc_2stm32f10x__map_8h.html#acea10770904af189f3aaeb97b45722aa">TIM_CR1_DIR</a> | <a class="code" href="agilefox_2library_2inc_2stm32f10x__map_8h.html#a352b3c389bde13dd6049de0afdd874f1">TIM_CR1_CMS</a>)));</div><div class="line"><a name="l00242"></a><span class="lineno">  242</span>&#160;    tmpcr1 |= (<a class="code" href="_p_e___types_8h.html#a33594304e786b158f3fb30289278f5af">uint32_t</a>)TIM_TimeBaseInitStruct-&gt;<a class="code" href="struct_t_i_m___time_base_init_type_def.html#a3f140f33bebe1190c2e8286e15c676b1">TIM_CounterMode</a>;</div><div class="line"><a name="l00243"></a><span class="lineno">  243</span>&#160;  }</div><div class="line"><a name="l00244"></a><span class="lineno">  244</span>&#160; </div><div class="line"><a name="l00245"></a><span class="lineno">  245</span>&#160;  <span class="keywordflow">if</span>((TIMx != <a class="code" href="group___peripheral__declaration.html#gac7b4ed55f9201b498b38c962cca97314">TIM6</a>) &amp;&amp; (TIMx != <a class="code" href="group___peripheral__declaration.html#ga49267c49946fd61db6af8b49bcf16394">TIM7</a>))</div><div class="line"><a name="l00246"></a><span class="lineno">  246</span>&#160;  {</div><div class="line"><a name="l00247"></a><span class="lineno">  247</span>&#160;    <span class="comment">/* Set the clock division */</span></div><div class="line"><a name="l00248"></a><span class="lineno">  248</span>&#160;    tmpcr1 &amp;= (<a class="code" href="_p_e___types_8h.html#a1f1825b69244eb3ad2c7165ddc99c956">uint16_t</a>)(~((<a class="code" href="_p_e___types_8h.html#a1f1825b69244eb3ad2c7165ddc99c956">uint16_t</a>)<a class="code" href="agilefox_2library_2inc_2stm32f10x__map_8h.html#acacc4ff7e5b75fd2e4e6b672ccd33a72">TIM_CR1_CKD</a>));</div><div class="line"><a name="l00249"></a><span class="lineno">  249</span>&#160;    tmpcr1 |= (<a class="code" href="_p_e___types_8h.html#a33594304e786b158f3fb30289278f5af">uint32_t</a>)TIM_TimeBaseInitStruct-&gt;<a class="code" href="struct_t_i_m___time_base_init_type_def.html#a738ff90643f12e35df13f4fc9d3b3a20">TIM_ClockDivision</a>;</div><div class="line"><a name="l00250"></a><span class="lineno">  250</span>&#160;  }</div><div class="line"><a name="l00251"></a><span class="lineno">  251</span>&#160;</div><div class="line"><a name="l00252"></a><span class="lineno">  252</span>&#160;  TIMx-&gt;<a class="code" href="struct_t_i_m___type_def.html#aa6d6b145c88b7fab2f582c4ac7e25f10">CR1</a> = tmpcr1;</div><div class="line"><a name="l00253"></a><span class="lineno">  253</span>&#160;</div><div class="line"><a name="l00254"></a><span class="lineno">  254</span>&#160;  <span class="comment">/* Set the Autoreload value */</span></div><div class="line"><a name="l00255"></a><span class="lineno">  255</span>&#160;  TIMx-&gt;<a class="code" href="struct_t_i_m___type_def.html#a1d7fa3dbbc8b0efd7912d9c62f24c97b">ARR</a> = TIM_TimeBaseInitStruct-&gt;<a class="code" href="struct_t_i_m___time_base_init_type_def.html#a29f547094a15efca303f2489d0050787">TIM_Period</a> ;</div><div class="line"><a name="l00256"></a><span class="lineno">  256</span>&#160; </div><div class="line"><a name="l00257"></a><span class="lineno">  257</span>&#160;  <span class="comment">/* Set the Prescaler value */</span></div><div class="line"><a name="l00258"></a><span class="lineno">  258</span>&#160;  TIMx-&gt;<a class="code" href="struct_t_i_m___type_def.html#a495cd5d594339668f41abcc8fa57bd03">PSC</a> = TIM_TimeBaseInitStruct-&gt;<a class="code" href="struct_t_i_m___time_base_init_type_def.html#afb7468d52475ad78bc290e7b42b90ac6">TIM_Prescaler</a>;</div><div class="line"><a name="l00259"></a><span class="lineno">  259</span>&#160;    </div><div class="line"><a name="l00260"></a><span class="lineno">  260</span>&#160;  <span class="keywordflow">if</span> ((TIMx == <a class="code" href="group___peripheral__declaration.html#ga2e87451fea8dc9380056d3cfc5ed81fb">TIM1</a>) || (TIMx == <a class="code" href="group___peripheral__declaration.html#ga9a3660400b17735e91331f256095810e">TIM8</a>)|| (TIMx == <a class="code" href="group___peripheral__declaration.html#ga87e4b442041d1c03a6af113fbe04a182">TIM15</a>)|| (TIMx == <a class="code" href="group___peripheral__declaration.html#ga73ec606e7dacf17e18c661e8ff8c7c8d">TIM16</a>) || (TIMx == <a class="code" href="group___peripheral__declaration.html#ga65aea6c8b36439e44ad6cde0e6891aab">TIM17</a>))  </div><div class="line"><a name="l00261"></a><span class="lineno">  261</span>&#160;  {</div><div class="line"><a name="l00262"></a><span class="lineno">  262</span>&#160;    <span class="comment">/* Set the Repetition Counter value */</span></div><div class="line"><a name="l00263"></a><span class="lineno">  263</span>&#160;    TIMx-&gt;<a class="code" href="struct_t_i_m___type_def.html#aa081b81adb37c16bf4993caf9d74b2eb">RCR</a> = TIM_TimeBaseInitStruct-&gt;<a class="code" href="struct_t_i_m___time_base_init_type_def.html#a5f3b3b2af2338a0f1d0be4bfaf602b72">TIM_RepetitionCounter</a>;</div><div class="line"><a name="l00264"></a><span class="lineno">  264</span>&#160;  }</div><div class="line"><a name="l00265"></a><span class="lineno">  265</span>&#160;</div><div class="line"><a name="l00266"></a><span class="lineno">  266</span>&#160;  <span class="comment">/* Generate an update event to reload the Prescaler and the Repetition counter</span></div><div class="line"><a name="l00267"></a><span class="lineno">  267</span>&#160;<span class="comment">     values immediately */</span></div><div class="line"><a name="l00268"></a><span class="lineno">  268</span>&#160;  TIMx-&gt;<a class="code" href="struct_t_i_m___type_def.html#ade5124b97ae662bfff56575d2d291e65">EGR</a> = <a class="code" href="agilefox_2library_2inc_2stm32f10x__tim_8h.html#a9ba55481ccdcb64268b7b9f2095bfc17">TIM_PSCReloadMode_Immediate</a>;           </div><div class="line"><a name="l00269"></a><span class="lineno">  269</span>&#160;}</div><div class="line"><a name="l00270"></a><span class="lineno">  270</span>&#160;</div><div class="line"><a name="l00279"></a><span class="lineno"><a class="line" href="group___t_i_m___private___functions.html#gafcdb6ff00158862aef7fed5e7a554a3e">  279</a></span>&#160;<span class="keywordtype">void</span> <a class="code" href="group___t_i_m___exported___functions.html#gafcdb6ff00158862aef7fed5e7a554a3e">TIM_OC1Init</a>(<a class="code" href="struct_t_i_m___type_def.html">TIM_TypeDef</a>* TIMx, <a class="code" href="struct_t_i_m___o_c_init_type_def.html">TIM_OCInitTypeDef</a>* TIM_OCInitStruct)</div><div class="line"><a name="l00280"></a><span class="lineno">  280</span>&#160;{</div><div class="line"><a name="l00281"></a><span class="lineno">  281</span>&#160;  <a class="code" href="_p_e___types_8h.html#a1f1825b69244eb3ad2c7165ddc99c956">uint16_t</a> tmpccmrx = 0, tmpccer = 0, tmpcr2 = 0;</div><div class="line"><a name="l00282"></a><span class="lineno">  282</span>&#160;   </div><div class="line"><a name="l00283"></a><span class="lineno">  283</span>&#160;  <span class="comment">/* Check the parameters */</span></div><div class="line"><a name="l00284"></a><span class="lineno">  284</span>&#160;  <a class="code" href="bsp_2boards_2agilefox_2configure_2stm32f10x__conf_8h.html#a631dea7b230e600555f979c62af1de21">assert_param</a>(<a class="code" href="group___t_i_m___exported__constants.html#ga120d98895bd48d628028753212b68233">IS_TIM_LIST8_PERIPH</a>(TIMx));</div><div class="line"><a name="l00285"></a><span class="lineno">  285</span>&#160;  <a class="code" href="bsp_2boards_2agilefox_2configure_2stm32f10x__conf_8h.html#a631dea7b230e600555f979c62af1de21">assert_param</a>(<a class="code" href="agilefox_2library_2inc_2stm32f10x__tim_8h.html#a93d898976e236c135bfd02a0c213c8ec">IS_TIM_OC_MODE</a>(TIM_OCInitStruct-&gt;<a class="code" href="struct_t_i_m___o_c_init_type_def.html#ab579643bb5aecb8e0d75af2e648cb5f6">TIM_OCMode</a>));</div><div class="line"><a name="l00286"></a><span class="lineno">  286</span>&#160;  <a class="code" href="bsp_2boards_2agilefox_2configure_2stm32f10x__conf_8h.html#a631dea7b230e600555f979c62af1de21">assert_param</a>(<a class="code" href="agilefox_2library_2inc_2stm32f10x__tim_8h.html#a5848617f830d2de688eaff50ed279679">IS_TIM_OUTPUT_STATE</a>(TIM_OCInitStruct-&gt;<a class="code" href="struct_t_i_m___o_c_init_type_def.html#af0c2c38c672effcb95b4ba8fc2896d1d">TIM_OutputState</a>));</div><div class="line"><a name="l00287"></a><span class="lineno">  287</span>&#160;  <a class="code" href="bsp_2boards_2agilefox_2configure_2stm32f10x__conf_8h.html#a631dea7b230e600555f979c62af1de21">assert_param</a>(<a class="code" href="agilefox_2library_2inc_2stm32f10x__tim_8h.html#a1c2ee68d587d4f48d935c82fe4c3fe1e">IS_TIM_OC_POLARITY</a>(TIM_OCInitStruct-&gt;<a class="code" href="struct_t_i_m___o_c_init_type_def.html#aae7d72f8eb93085bb976167d30b138ff">TIM_OCPolarity</a>));   </div><div class="line"><a name="l00288"></a><span class="lineno">  288</span>&#160; <span class="comment">/* Disable the Channel 1: Reset the CC1E Bit */</span></div><div class="line"><a name="l00289"></a><span class="lineno">  289</span>&#160;  TIMx-&gt;<a class="code" href="struct_t_i_m___type_def.html#a12aec3934b9abd3f1a8988c6930d7473">CCER</a> &amp;= (<a class="code" href="_p_e___types_8h.html#a1f1825b69244eb3ad2c7165ddc99c956">uint16_t</a>)(~(<a class="code" href="_p_e___types_8h.html#a1f1825b69244eb3ad2c7165ddc99c956">uint16_t</a>)<a class="code" href="agilefox_2library_2inc_2stm32f10x__map_8h.html#a3f494b9881e7b97bb2d79f7ad4e79937">TIM_CCER_CC1E</a>);</div><div class="line"><a name="l00290"></a><span class="lineno">  290</span>&#160;  <span class="comment">/* Get the TIMx CCER register value */</span></div><div class="line"><a name="l00291"></a><span class="lineno">  291</span>&#160;  tmpccer = TIMx-&gt;<a class="code" href="struct_t_i_m___type_def.html#a12aec3934b9abd3f1a8988c6930d7473">CCER</a>;</div><div class="line"><a name="l00292"></a><span class="lineno">  292</span>&#160;  <span class="comment">/* Get the TIMx CR2 register value */</span></div><div class="line"><a name="l00293"></a><span class="lineno">  293</span>&#160;  tmpcr2 =  TIMx-&gt;<a class="code" href="struct_t_i_m___type_def.html#aaf66ecf9152e78064971d15cbf8e74b8">CR2</a>;</div><div class="line"><a name="l00294"></a><span class="lineno">  294</span>&#160;  </div><div class="line"><a name="l00295"></a><span class="lineno">  295</span>&#160;  <span class="comment">/* Get the TIMx CCMR1 register value */</span></div><div class="line"><a name="l00296"></a><span class="lineno">  296</span>&#160;  tmpccmrx = TIMx-&gt;<a class="code" href="struct_t_i_m___type_def.html#ad0588252dd82c3f5b640b38ee342b420">CCMR1</a>;</div><div class="line"><a name="l00297"></a><span class="lineno">  297</span>&#160;    </div><div class="line"><a name="l00298"></a><span class="lineno">  298</span>&#160;  <span class="comment">/* Reset the Output Compare Mode Bits */</span></div><div class="line"><a name="l00299"></a><span class="lineno">  299</span>&#160;  tmpccmrx &amp;= (<a class="code" href="_p_e___types_8h.html#a1f1825b69244eb3ad2c7165ddc99c956">uint16_t</a>)(~((<a class="code" href="_p_e___types_8h.html#a1f1825b69244eb3ad2c7165ddc99c956">uint16_t</a>)<a class="code" href="agilefox_2library_2inc_2stm32f10x__map_8h.html#a6ddb3dc889733e71d812baa3873cb13b">TIM_CCMR1_OC1M</a>));</div><div class="line"><a name="l00300"></a><span class="lineno">  300</span>&#160;  tmpccmrx &amp;= (<a class="code" href="_p_e___types_8h.html#a1f1825b69244eb3ad2c7165ddc99c956">uint16_t</a>)(~((<a class="code" href="_p_e___types_8h.html#a1f1825b69244eb3ad2c7165ddc99c956">uint16_t</a>)<a class="code" href="agilefox_2library_2inc_2stm32f10x__map_8h.html#a95291df1eaf532c5c996d176648938eb">TIM_CCMR1_CC1S</a>));</div><div class="line"><a name="l00301"></a><span class="lineno">  301</span>&#160;</div><div class="line"><a name="l00302"></a><span class="lineno">  302</span>&#160;  <span class="comment">/* Select the Output Compare Mode */</span></div><div class="line"><a name="l00303"></a><span class="lineno">  303</span>&#160;  tmpccmrx |= TIM_OCInitStruct-&gt;<a class="code" href="struct_t_i_m___o_c_init_type_def.html#ab579643bb5aecb8e0d75af2e648cb5f6">TIM_OCMode</a>;</div><div class="line"><a name="l00304"></a><span class="lineno">  304</span>&#160;  </div><div class="line"><a name="l00305"></a><span class="lineno">  305</span>&#160;  <span class="comment">/* Reset the Output Polarity level */</span></div><div class="line"><a name="l00306"></a><span class="lineno">  306</span>&#160;  tmpccer &amp;= (<a class="code" href="_p_e___types_8h.html#a1f1825b69244eb3ad2c7165ddc99c956">uint16_t</a>)(~((<a class="code" href="_p_e___types_8h.html#a1f1825b69244eb3ad2c7165ddc99c956">uint16_t</a>)<a class="code" href="agilefox_2library_2inc_2stm32f10x__map_8h.html#a0ca0aedba14241caff739afb3c3ee291">TIM_CCER_CC1P</a>));</div><div class="line"><a name="l00307"></a><span class="lineno">  307</span>&#160;  <span class="comment">/* Set the Output Compare Polarity */</span></div><div class="line"><a name="l00308"></a><span class="lineno">  308</span>&#160;  tmpccer |= TIM_OCInitStruct-&gt;<a class="code" href="struct_t_i_m___o_c_init_type_def.html#aae7d72f8eb93085bb976167d30b138ff">TIM_OCPolarity</a>;</div><div class="line"><a name="l00309"></a><span class="lineno">  309</span>&#160;  </div><div class="line"><a name="l00310"></a><span class="lineno">  310</span>&#160;  <span class="comment">/* Set the Output State */</span></div><div class="line"><a name="l00311"></a><span class="lineno">  311</span>&#160;  tmpccer |= TIM_OCInitStruct-&gt;<a class="code" href="struct_t_i_m___o_c_init_type_def.html#af0c2c38c672effcb95b4ba8fc2896d1d">TIM_OutputState</a>;</div><div class="line"><a name="l00312"></a><span class="lineno">  312</span>&#160;    </div><div class="line"><a name="l00313"></a><span class="lineno">  313</span>&#160;  <span class="keywordflow">if</span>((TIMx == <a class="code" href="group___peripheral__declaration.html#ga2e87451fea8dc9380056d3cfc5ed81fb">TIM1</a>) || (TIMx == <a class="code" href="group___peripheral__declaration.html#ga9a3660400b17735e91331f256095810e">TIM8</a>)|| (TIMx == <a class="code" href="group___peripheral__declaration.html#ga87e4b442041d1c03a6af113fbe04a182">TIM15</a>)||</div><div class="line"><a name="l00314"></a><span class="lineno">  314</span>&#160;     (TIMx == <a class="code" href="group___peripheral__declaration.html#ga73ec606e7dacf17e18c661e8ff8c7c8d">TIM16</a>)|| (TIMx == <a class="code" href="group___peripheral__declaration.html#ga65aea6c8b36439e44ad6cde0e6891aab">TIM17</a>))</div><div class="line"><a name="l00315"></a><span class="lineno">  315</span>&#160;  {</div><div class="line"><a name="l00316"></a><span class="lineno">  316</span>&#160;    <a class="code" href="bsp_2boards_2agilefox_2configure_2stm32f10x__conf_8h.html#a631dea7b230e600555f979c62af1de21">assert_param</a>(<a class="code" href="agilefox_2library_2inc_2stm32f10x__tim_8h.html#a81e27a982d9707f699451f30314c4274">IS_TIM_OUTPUTN_STATE</a>(TIM_OCInitStruct-&gt;<a class="code" href="struct_t_i_m___o_c_init_type_def.html#ae33a1ca0397eb06cbb51c32264cdea13">TIM_OutputNState</a>));</div><div class="line"><a name="l00317"></a><span class="lineno">  317</span>&#160;    <a class="code" href="bsp_2boards_2agilefox_2configure_2stm32f10x__conf_8h.html#a631dea7b230e600555f979c62af1de21">assert_param</a>(<a class="code" href="agilefox_2library_2inc_2stm32f10x__tim_8h.html#ad7385dee1d2b6ce0daf23ceaac4439cd">IS_TIM_OCN_POLARITY</a>(TIM_OCInitStruct-&gt;<a class="code" href="struct_t_i_m___o_c_init_type_def.html#af92a49c44e3564bdbb1d1b7b621ecd98">TIM_OCNPolarity</a>));</div><div class="line"><a name="l00318"></a><span class="lineno">  318</span>&#160;    <a class="code" href="bsp_2boards_2agilefox_2configure_2stm32f10x__conf_8h.html#a631dea7b230e600555f979c62af1de21">assert_param</a>(<a class="code" href="agilefox_2library_2inc_2stm32f10x__tim_8h.html#a0987091d1d03ba2db065efb66eff3951">IS_TIM_OCNIDLE_STATE</a>(TIM_OCInitStruct-&gt;<a class="code" href="struct_t_i_m___o_c_init_type_def.html#a9c1eab3bbc010aa2c14343fea21fb851">TIM_OCNIdleState</a>));</div><div class="line"><a name="l00319"></a><span class="lineno">  319</span>&#160;    <a class="code" href="bsp_2boards_2agilefox_2configure_2stm32f10x__conf_8h.html#a631dea7b230e600555f979c62af1de21">assert_param</a>(<a class="code" href="agilefox_2library_2inc_2stm32f10x__tim_8h.html#a69c62dcc15f9d39108b19b64205d689e">IS_TIM_OCIDLE_STATE</a>(TIM_OCInitStruct-&gt;<a class="code" href="struct_t_i_m___o_c_init_type_def.html#a7a6994a1470c512ce6302a1f32f04f4a">TIM_OCIdleState</a>));</div><div class="line"><a name="l00320"></a><span class="lineno">  320</span>&#160;    </div><div class="line"><a name="l00321"></a><span class="lineno">  321</span>&#160;    <span class="comment">/* Reset the Output N Polarity level */</span></div><div class="line"><a name="l00322"></a><span class="lineno">  322</span>&#160;    tmpccer &amp;= (<a class="code" href="_p_e___types_8h.html#a1f1825b69244eb3ad2c7165ddc99c956">uint16_t</a>)(~((<a class="code" href="_p_e___types_8h.html#a1f1825b69244eb3ad2c7165ddc99c956">uint16_t</a>)<a class="code" href="agilefox_2library_2inc_2stm32f10x__map_8h.html#a403fc501d4d8de6cabee6b07acb81a36">TIM_CCER_CC1NP</a>));</div><div class="line"><a name="l00323"></a><span class="lineno">  323</span>&#160;    <span class="comment">/* Set the Output N Polarity */</span></div><div class="line"><a name="l00324"></a><span class="lineno">  324</span>&#160;    tmpccer |= TIM_OCInitStruct-&gt;<a class="code" href="struct_t_i_m___o_c_init_type_def.html#af92a49c44e3564bdbb1d1b7b621ecd98">TIM_OCNPolarity</a>;</div><div class="line"><a name="l00325"></a><span class="lineno">  325</span>&#160;    </div><div class="line"><a name="l00326"></a><span class="lineno">  326</span>&#160;    <span class="comment">/* Reset the Output N State */</span></div><div class="line"><a name="l00327"></a><span class="lineno">  327</span>&#160;    tmpccer &amp;= (<a class="code" href="_p_e___types_8h.html#a1f1825b69244eb3ad2c7165ddc99c956">uint16_t</a>)(~((<a class="code" href="_p_e___types_8h.html#a1f1825b69244eb3ad2c7165ddc99c956">uint16_t</a>)<a class="code" href="agilefox_2library_2inc_2stm32f10x__map_8h.html#a813056b3f90a13c4432aeba55f28957e">TIM_CCER_CC1NE</a>));    </div><div class="line"><a name="l00328"></a><span class="lineno">  328</span>&#160;    <span class="comment">/* Set the Output N State */</span></div><div class="line"><a name="l00329"></a><span class="lineno">  329</span>&#160;    tmpccer |= TIM_OCInitStruct-&gt;<a class="code" href="struct_t_i_m___o_c_init_type_def.html#ae33a1ca0397eb06cbb51c32264cdea13">TIM_OutputNState</a>;</div><div class="line"><a name="l00330"></a><span class="lineno">  330</span>&#160;    </div><div class="line"><a name="l00331"></a><span class="lineno">  331</span>&#160;    <span class="comment">/* Reset the Output Compare and Output Compare N IDLE State */</span></div><div class="line"><a name="l00332"></a><span class="lineno">  332</span>&#160;    tmpcr2 &amp;= (<a class="code" href="_p_e___types_8h.html#a1f1825b69244eb3ad2c7165ddc99c956">uint16_t</a>)(~((<a class="code" href="_p_e___types_8h.html#a1f1825b69244eb3ad2c7165ddc99c956">uint16_t</a>)<a class="code" href="agilefox_2library_2inc_2stm32f10x__map_8h.html#a31b26bf058f88d771c33aff85ec89358">TIM_CR2_OIS1</a>));</div><div class="line"><a name="l00333"></a><span class="lineno">  333</span>&#160;    tmpcr2 &amp;= (<a class="code" href="_p_e___types_8h.html#a1f1825b69244eb3ad2c7165ddc99c956">uint16_t</a>)(~((<a class="code" href="_p_e___types_8h.html#a1f1825b69244eb3ad2c7165ddc99c956">uint16_t</a>)<a class="code" href="agilefox_2library_2inc_2stm32f10x__map_8h.html#ae61f8d54923999fffb6db381e81f2b69">TIM_CR2_OIS1N</a>));</div><div class="line"><a name="l00334"></a><span class="lineno">  334</span>&#160;    </div><div class="line"><a name="l00335"></a><span class="lineno">  335</span>&#160;    <span class="comment">/* Set the Output Idle state */</span></div><div class="line"><a name="l00336"></a><span class="lineno">  336</span>&#160;    tmpcr2 |= TIM_OCInitStruct-&gt;<a class="code" href="struct_t_i_m___o_c_init_type_def.html#a7a6994a1470c512ce6302a1f32f04f4a">TIM_OCIdleState</a>;</div><div class="line"><a name="l00337"></a><span class="lineno">  337</span>&#160;    <span class="comment">/* Set the Output N Idle state */</span></div><div class="line"><a name="l00338"></a><span class="lineno">  338</span>&#160;    tmpcr2 |= TIM_OCInitStruct-&gt;<a class="code" href="struct_t_i_m___o_c_init_type_def.html#a9c1eab3bbc010aa2c14343fea21fb851">TIM_OCNIdleState</a>;</div><div class="line"><a name="l00339"></a><span class="lineno">  339</span>&#160;  }</div><div class="line"><a name="l00340"></a><span class="lineno">  340</span>&#160;  <span class="comment">/* Write to TIMx CR2 */</span></div><div class="line"><a name="l00341"></a><span class="lineno">  341</span>&#160;  TIMx-&gt;<a class="code" href="struct_t_i_m___type_def.html#aaf66ecf9152e78064971d15cbf8e74b8">CR2</a> = tmpcr2;</div><div class="line"><a name="l00342"></a><span class="lineno">  342</span>&#160;  </div><div class="line"><a name="l00343"></a><span class="lineno">  343</span>&#160;  <span class="comment">/* Write to TIMx CCMR1 */</span></div><div class="line"><a name="l00344"></a><span class="lineno">  344</span>&#160;  TIMx-&gt;<a class="code" href="struct_t_i_m___type_def.html#ad0588252dd82c3f5b640b38ee342b420">CCMR1</a> = tmpccmrx;</div><div class="line"><a name="l00345"></a><span class="lineno">  345</span>&#160;</div><div class="line"><a name="l00346"></a><span class="lineno">  346</span>&#160;  <span class="comment">/* Set the Capture Compare Register value */</span></div><div class="line"><a name="l00347"></a><span class="lineno">  347</span>&#160;  TIMx-&gt;<a class="code" href="struct_t_i_m___type_def.html#aa4bb22d5ee6b682984a00f078c6071fe">CCR1</a> = TIM_OCInitStruct-&gt;<a class="code" href="struct_t_i_m___o_c_init_type_def.html#ad2f91a27da1e29a3383952d5e287aab2">TIM_Pulse</a>; </div><div class="line"><a name="l00348"></a><span class="lineno">  348</span>&#160; </div><div class="line"><a name="l00349"></a><span class="lineno">  349</span>&#160;  <span class="comment">/* Write to TIMx CCER */</span></div><div class="line"><a name="l00350"></a><span class="lineno">  350</span>&#160;  TIMx-&gt;<a class="code" href="struct_t_i_m___type_def.html#a12aec3934b9abd3f1a8988c6930d7473">CCER</a> = tmpccer;</div><div class="line"><a name="l00351"></a><span class="lineno">  351</span>&#160;}</div><div class="line"><a name="l00352"></a><span class="lineno">  352</span>&#160;</div><div class="line"><a name="l00362"></a><span class="lineno"><a class="line" href="group___t_i_m___private___functions.html#ga2017455121d910d6ff63ac6f219842c5">  362</a></span>&#160;<span class="keywordtype">void</span> <a class="code" href="group___t_i_m___exported___functions.html#ga2017455121d910d6ff63ac6f219842c5">TIM_OC2Init</a>(<a class="code" href="struct_t_i_m___type_def.html">TIM_TypeDef</a>* TIMx, <a class="code" href="struct_t_i_m___o_c_init_type_def.html">TIM_OCInitTypeDef</a>* TIM_OCInitStruct)</div><div class="line"><a name="l00363"></a><span class="lineno">  363</span>&#160;{</div><div class="line"><a name="l00364"></a><span class="lineno">  364</span>&#160;  <a class="code" href="_p_e___types_8h.html#a1f1825b69244eb3ad2c7165ddc99c956">uint16_t</a> tmpccmrx = 0, tmpccer = 0, tmpcr2 = 0;</div><div class="line"><a name="l00365"></a><span class="lineno">  365</span>&#160;   </div><div class="line"><a name="l00366"></a><span class="lineno">  366</span>&#160;  <span class="comment">/* Check the parameters */</span></div><div class="line"><a name="l00367"></a><span class="lineno">  367</span>&#160;  <a class="code" href="bsp_2boards_2agilefox_2configure_2stm32f10x__conf_8h.html#a631dea7b230e600555f979c62af1de21">assert_param</a>(<a class="code" href="group___t_i_m___exported__constants.html#ga99fabffbddc9ca930f80a4480daeecbe">IS_TIM_LIST6_PERIPH</a>(TIMx)); </div><div class="line"><a name="l00368"></a><span class="lineno">  368</span>&#160;  <a class="code" href="bsp_2boards_2agilefox_2configure_2stm32f10x__conf_8h.html#a631dea7b230e600555f979c62af1de21">assert_param</a>(<a class="code" href="agilefox_2library_2inc_2stm32f10x__tim_8h.html#a93d898976e236c135bfd02a0c213c8ec">IS_TIM_OC_MODE</a>(TIM_OCInitStruct-&gt;<a class="code" href="struct_t_i_m___o_c_init_type_def.html#ab579643bb5aecb8e0d75af2e648cb5f6">TIM_OCMode</a>));</div><div class="line"><a name="l00369"></a><span class="lineno">  369</span>&#160;  <a class="code" href="bsp_2boards_2agilefox_2configure_2stm32f10x__conf_8h.html#a631dea7b230e600555f979c62af1de21">assert_param</a>(<a class="code" href="agilefox_2library_2inc_2stm32f10x__tim_8h.html#a5848617f830d2de688eaff50ed279679">IS_TIM_OUTPUT_STATE</a>(TIM_OCInitStruct-&gt;<a class="code" href="struct_t_i_m___o_c_init_type_def.html#af0c2c38c672effcb95b4ba8fc2896d1d">TIM_OutputState</a>));</div><div class="line"><a name="l00370"></a><span class="lineno">  370</span>&#160;  <a class="code" href="bsp_2boards_2agilefox_2configure_2stm32f10x__conf_8h.html#a631dea7b230e600555f979c62af1de21">assert_param</a>(<a class="code" href="agilefox_2library_2inc_2stm32f10x__tim_8h.html#a1c2ee68d587d4f48d935c82fe4c3fe1e">IS_TIM_OC_POLARITY</a>(TIM_OCInitStruct-&gt;<a class="code" href="struct_t_i_m___o_c_init_type_def.html#aae7d72f8eb93085bb976167d30b138ff">TIM_OCPolarity</a>));   </div><div class="line"><a name="l00371"></a><span class="lineno">  371</span>&#160;   <span class="comment">/* Disable the Channel 2: Reset the CC2E Bit */</span></div><div class="line"><a name="l00372"></a><span class="lineno">  372</span>&#160;  TIMx-&gt;<a class="code" href="struct_t_i_m___type_def.html#a12aec3934b9abd3f1a8988c6930d7473">CCER</a> &amp;= (<a class="code" href="_p_e___types_8h.html#a1f1825b69244eb3ad2c7165ddc99c956">uint16_t</a>)(~((<a class="code" href="_p_e___types_8h.html#a1f1825b69244eb3ad2c7165ddc99c956">uint16_t</a>)<a class="code" href="agilefox_2library_2inc_2stm32f10x__map_8h.html#a76392a4d63674cd0db0a55762458f16c">TIM_CCER_CC2E</a>));</div><div class="line"><a name="l00373"></a><span class="lineno">  373</span>&#160;  </div><div class="line"><a name="l00374"></a><span class="lineno">  374</span>&#160;  <span class="comment">/* Get the TIMx CCER register value */</span>  </div><div class="line"><a name="l00375"></a><span class="lineno">  375</span>&#160;  tmpccer = TIMx-&gt;<a class="code" href="struct_t_i_m___type_def.html#a12aec3934b9abd3f1a8988c6930d7473">CCER</a>;</div><div class="line"><a name="l00376"></a><span class="lineno">  376</span>&#160;  <span class="comment">/* Get the TIMx CR2 register value */</span></div><div class="line"><a name="l00377"></a><span class="lineno">  377</span>&#160;  tmpcr2 =  TIMx-&gt;<a class="code" href="struct_t_i_m___type_def.html#aaf66ecf9152e78064971d15cbf8e74b8">CR2</a>;</div><div class="line"><a name="l00378"></a><span class="lineno">  378</span>&#160;  </div><div class="line"><a name="l00379"></a><span class="lineno">  379</span>&#160;  <span class="comment">/* Get the TIMx CCMR1 register value */</span></div><div class="line"><a name="l00380"></a><span class="lineno">  380</span>&#160;  tmpccmrx = TIMx-&gt;<a class="code" href="struct_t_i_m___type_def.html#ad0588252dd82c3f5b640b38ee342b420">CCMR1</a>;</div><div class="line"><a name="l00381"></a><span class="lineno">  381</span>&#160;    </div><div class="line"><a name="l00382"></a><span class="lineno">  382</span>&#160;  <span class="comment">/* Reset the Output Compare mode and Capture/Compare selection Bits */</span></div><div class="line"><a name="l00383"></a><span class="lineno">  383</span>&#160;  tmpccmrx &amp;= (<a class="code" href="_p_e___types_8h.html#a1f1825b69244eb3ad2c7165ddc99c956">uint16_t</a>)(~((<a class="code" href="_p_e___types_8h.html#a1f1825b69244eb3ad2c7165ddc99c956">uint16_t</a>)<a class="code" href="agilefox_2library_2inc_2stm32f10x__map_8h.html#a2326bafe64ba2ebdde908d66219eaa6f">TIM_CCMR1_OC2M</a>));</div><div class="line"><a name="l00384"></a><span class="lineno">  384</span>&#160;  tmpccmrx &amp;= (<a class="code" href="_p_e___types_8h.html#a1f1825b69244eb3ad2c7165ddc99c956">uint16_t</a>)(~((<a class="code" href="_p_e___types_8h.html#a1f1825b69244eb3ad2c7165ddc99c956">uint16_t</a>)<a class="code" href="agilefox_2library_2inc_2stm32f10x__map_8h.html#acdb0986b78bea5b53ea61e4ddd667cbf">TIM_CCMR1_CC2S</a>));</div><div class="line"><a name="l00385"></a><span class="lineno">  385</span>&#160;  </div><div class="line"><a name="l00386"></a><span class="lineno">  386</span>&#160;  <span class="comment">/* Select the Output Compare Mode */</span></div><div class="line"><a name="l00387"></a><span class="lineno">  387</span>&#160;  tmpccmrx |= (<a class="code" href="_p_e___types_8h.html#a1f1825b69244eb3ad2c7165ddc99c956">uint16_t</a>)(TIM_OCInitStruct-&gt;<a class="code" href="struct_t_i_m___o_c_init_type_def.html#ab579643bb5aecb8e0d75af2e648cb5f6">TIM_OCMode</a> &lt;&lt; 8);</div><div class="line"><a name="l00388"></a><span class="lineno">  388</span>&#160;  </div><div class="line"><a name="l00389"></a><span class="lineno">  389</span>&#160;  <span class="comment">/* Reset the Output Polarity level */</span></div><div class="line"><a name="l00390"></a><span class="lineno">  390</span>&#160;  tmpccer &amp;= (<a class="code" href="_p_e___types_8h.html#a1f1825b69244eb3ad2c7165ddc99c956">uint16_t</a>)(~((<a class="code" href="_p_e___types_8h.html#a1f1825b69244eb3ad2c7165ddc99c956">uint16_t</a>)<a class="code" href="agilefox_2library_2inc_2stm32f10x__map_8h.html#a3136c6e776c6066509d298b6a9b34912">TIM_CCER_CC2P</a>));</div><div class="line"><a name="l00391"></a><span class="lineno">  391</span>&#160;  <span class="comment">/* Set the Output Compare Polarity */</span></div><div class="line"><a name="l00392"></a><span class="lineno">  392</span>&#160;  tmpccer |= (<a class="code" href="_p_e___types_8h.html#a1f1825b69244eb3ad2c7165ddc99c956">uint16_t</a>)(TIM_OCInitStruct-&gt;<a class="code" href="struct_t_i_m___o_c_init_type_def.html#aae7d72f8eb93085bb976167d30b138ff">TIM_OCPolarity</a> &lt;&lt; 4);</div><div class="line"><a name="l00393"></a><span class="lineno">  393</span>&#160;  </div><div class="line"><a name="l00394"></a><span class="lineno">  394</span>&#160;  <span class="comment">/* Set the Output State */</span></div><div class="line"><a name="l00395"></a><span class="lineno">  395</span>&#160;  tmpccer |= (<a class="code" href="_p_e___types_8h.html#a1f1825b69244eb3ad2c7165ddc99c956">uint16_t</a>)(TIM_OCInitStruct-&gt;<a class="code" href="struct_t_i_m___o_c_init_type_def.html#af0c2c38c672effcb95b4ba8fc2896d1d">TIM_OutputState</a> &lt;&lt; 4);</div><div class="line"><a name="l00396"></a><span class="lineno">  396</span>&#160;    </div><div class="line"><a name="l00397"></a><span class="lineno">  397</span>&#160;  <span class="keywordflow">if</span>((TIMx == <a class="code" href="group___peripheral__declaration.html#ga2e87451fea8dc9380056d3cfc5ed81fb">TIM1</a>) || (TIMx == <a class="code" href="group___peripheral__declaration.html#ga9a3660400b17735e91331f256095810e">TIM8</a>))</div><div class="line"><a name="l00398"></a><span class="lineno">  398</span>&#160;  {</div><div class="line"><a name="l00399"></a><span class="lineno">  399</span>&#160;    <a class="code" href="bsp_2boards_2agilefox_2configure_2stm32f10x__conf_8h.html#a631dea7b230e600555f979c62af1de21">assert_param</a>(<a class="code" href="agilefox_2library_2inc_2stm32f10x__tim_8h.html#a81e27a982d9707f699451f30314c4274">IS_TIM_OUTPUTN_STATE</a>(TIM_OCInitStruct-&gt;<a class="code" href="struct_t_i_m___o_c_init_type_def.html#ae33a1ca0397eb06cbb51c32264cdea13">TIM_OutputNState</a>));</div><div class="line"><a name="l00400"></a><span class="lineno">  400</span>&#160;    <a class="code" href="bsp_2boards_2agilefox_2configure_2stm32f10x__conf_8h.html#a631dea7b230e600555f979c62af1de21">assert_param</a>(<a class="code" href="agilefox_2library_2inc_2stm32f10x__tim_8h.html#ad7385dee1d2b6ce0daf23ceaac4439cd">IS_TIM_OCN_POLARITY</a>(TIM_OCInitStruct-&gt;<a class="code" href="struct_t_i_m___o_c_init_type_def.html#af92a49c44e3564bdbb1d1b7b621ecd98">TIM_OCNPolarity</a>));</div><div class="line"><a name="l00401"></a><span class="lineno">  401</span>&#160;    <a class="code" href="bsp_2boards_2agilefox_2configure_2stm32f10x__conf_8h.html#a631dea7b230e600555f979c62af1de21">assert_param</a>(<a class="code" href="agilefox_2library_2inc_2stm32f10x__tim_8h.html#a0987091d1d03ba2db065efb66eff3951">IS_TIM_OCNIDLE_STATE</a>(TIM_OCInitStruct-&gt;<a class="code" href="struct_t_i_m___o_c_init_type_def.html#a9c1eab3bbc010aa2c14343fea21fb851">TIM_OCNIdleState</a>));</div><div class="line"><a name="l00402"></a><span class="lineno">  402</span>&#160;    <a class="code" href="bsp_2boards_2agilefox_2configure_2stm32f10x__conf_8h.html#a631dea7b230e600555f979c62af1de21">assert_param</a>(<a class="code" href="agilefox_2library_2inc_2stm32f10x__tim_8h.html#a69c62dcc15f9d39108b19b64205d689e">IS_TIM_OCIDLE_STATE</a>(TIM_OCInitStruct-&gt;<a class="code" href="struct_t_i_m___o_c_init_type_def.html#a7a6994a1470c512ce6302a1f32f04f4a">TIM_OCIdleState</a>));</div><div class="line"><a name="l00403"></a><span class="lineno">  403</span>&#160;    </div><div class="line"><a name="l00404"></a><span class="lineno">  404</span>&#160;    <span class="comment">/* Reset the Output N Polarity level */</span></div><div class="line"><a name="l00405"></a><span class="lineno">  405</span>&#160;    tmpccer &amp;= (<a class="code" href="_p_e___types_8h.html#a1f1825b69244eb3ad2c7165ddc99c956">uint16_t</a>)(~((<a class="code" href="_p_e___types_8h.html#a1f1825b69244eb3ad2c7165ddc99c956">uint16_t</a>)<a class="code" href="agilefox_2library_2inc_2stm32f10x__map_8h.html#a387de559d8b16b16f3934fddd2aa969f">TIM_CCER_CC2NP</a>));</div><div class="line"><a name="l00406"></a><span class="lineno">  406</span>&#160;    <span class="comment">/* Set the Output N Polarity */</span></div><div class="line"><a name="l00407"></a><span class="lineno">  407</span>&#160;    tmpccer |= (<a class="code" href="_p_e___types_8h.html#a1f1825b69244eb3ad2c7165ddc99c956">uint16_t</a>)(TIM_OCInitStruct-&gt;<a class="code" href="struct_t_i_m___o_c_init_type_def.html#af92a49c44e3564bdbb1d1b7b621ecd98">TIM_OCNPolarity</a> &lt;&lt; 4);</div><div class="line"><a name="l00408"></a><span class="lineno">  408</span>&#160;    </div><div class="line"><a name="l00409"></a><span class="lineno">  409</span>&#160;    <span class="comment">/* Reset the Output N State */</span></div><div class="line"><a name="l00410"></a><span class="lineno">  410</span>&#160;    tmpccer &amp;= (<a class="code" href="_p_e___types_8h.html#a1f1825b69244eb3ad2c7165ddc99c956">uint16_t</a>)(~((<a class="code" href="_p_e___types_8h.html#a1f1825b69244eb3ad2c7165ddc99c956">uint16_t</a>)<a class="code" href="agilefox_2library_2inc_2stm32f10x__map_8h.html#a6a784649120eddec31998f34323d4156">TIM_CCER_CC2NE</a>));    </div><div class="line"><a name="l00411"></a><span class="lineno">  411</span>&#160;    <span class="comment">/* Set the Output N State */</span></div><div class="line"><a name="l00412"></a><span class="lineno">  412</span>&#160;    tmpccer |= (<a class="code" href="_p_e___types_8h.html#a1f1825b69244eb3ad2c7165ddc99c956">uint16_t</a>)(TIM_OCInitStruct-&gt;<a class="code" href="struct_t_i_m___o_c_init_type_def.html#ae33a1ca0397eb06cbb51c32264cdea13">TIM_OutputNState</a> &lt;&lt; 4);</div><div class="line"><a name="l00413"></a><span class="lineno">  413</span>&#160;    </div><div class="line"><a name="l00414"></a><span class="lineno">  414</span>&#160;    <span class="comment">/* Reset the Output Compare and Output Compare N IDLE State */</span></div><div class="line"><a name="l00415"></a><span class="lineno">  415</span>&#160;    tmpcr2 &amp;= (<a class="code" href="_p_e___types_8h.html#a1f1825b69244eb3ad2c7165ddc99c956">uint16_t</a>)(~((<a class="code" href="_p_e___types_8h.html#a1f1825b69244eb3ad2c7165ddc99c956">uint16_t</a>)<a class="code" href="agilefox_2library_2inc_2stm32f10x__map_8h.html#a61467648a433bd887683b9a4760021fa">TIM_CR2_OIS2</a>));</div><div class="line"><a name="l00416"></a><span class="lineno">  416</span>&#160;    tmpcr2 &amp;= (<a class="code" href="_p_e___types_8h.html#a1f1825b69244eb3ad2c7165ddc99c956">uint16_t</a>)(~((<a class="code" href="_p_e___types_8h.html#a1f1825b69244eb3ad2c7165ddc99c956">uint16_t</a>)<a class="code" href="agilefox_2library_2inc_2stm32f10x__map_8h.html#a769146db660b832f3ef26f892b567bd4">TIM_CR2_OIS2N</a>));</div><div class="line"><a name="l00417"></a><span class="lineno">  417</span>&#160;    </div><div class="line"><a name="l00418"></a><span class="lineno">  418</span>&#160;    <span class="comment">/* Set the Output Idle state */</span></div><div class="line"><a name="l00419"></a><span class="lineno">  419</span>&#160;    tmpcr2 |= (<a class="code" href="_p_e___types_8h.html#a1f1825b69244eb3ad2c7165ddc99c956">uint16_t</a>)(TIM_OCInitStruct-&gt;<a class="code" href="struct_t_i_m___o_c_init_type_def.html#a7a6994a1470c512ce6302a1f32f04f4a">TIM_OCIdleState</a> &lt;&lt; 2);</div><div class="line"><a name="l00420"></a><span class="lineno">  420</span>&#160;    <span class="comment">/* Set the Output N Idle state */</span></div><div class="line"><a name="l00421"></a><span class="lineno">  421</span>&#160;    tmpcr2 |= (<a class="code" href="_p_e___types_8h.html#a1f1825b69244eb3ad2c7165ddc99c956">uint16_t</a>)(TIM_OCInitStruct-&gt;<a class="code" href="struct_t_i_m___o_c_init_type_def.html#a9c1eab3bbc010aa2c14343fea21fb851">TIM_OCNIdleState</a> &lt;&lt; 2);</div><div class="line"><a name="l00422"></a><span class="lineno">  422</span>&#160;  }</div><div class="line"><a name="l00423"></a><span class="lineno">  423</span>&#160;  <span class="comment">/* Write to TIMx CR2 */</span></div><div class="line"><a name="l00424"></a><span class="lineno">  424</span>&#160;  TIMx-&gt;<a class="code" href="struct_t_i_m___type_def.html#aaf66ecf9152e78064971d15cbf8e74b8">CR2</a> = tmpcr2;</div><div class="line"><a name="l00425"></a><span class="lineno">  425</span>&#160;  </div><div class="line"><a name="l00426"></a><span class="lineno">  426</span>&#160;  <span class="comment">/* Write to TIMx CCMR1 */</span></div><div class="line"><a name="l00427"></a><span class="lineno">  427</span>&#160;  TIMx-&gt;<a class="code" href="struct_t_i_m___type_def.html#ad0588252dd82c3f5b640b38ee342b420">CCMR1</a> = tmpccmrx;</div><div class="line"><a name="l00428"></a><span class="lineno">  428</span>&#160;</div><div class="line"><a name="l00429"></a><span class="lineno">  429</span>&#160;  <span class="comment">/* Set the Capture Compare Register value */</span></div><div class="line"><a name="l00430"></a><span class="lineno">  430</span>&#160;  TIMx-&gt;<a class="code" href="struct_t_i_m___type_def.html#ae237538fadf96b33df184c1c6b1abb83">CCR2</a> = TIM_OCInitStruct-&gt;<a class="code" href="struct_t_i_m___o_c_init_type_def.html#ad2f91a27da1e29a3383952d5e287aab2">TIM_Pulse</a>;</div><div class="line"><a name="l00431"></a><span class="lineno">  431</span>&#160;  </div><div class="line"><a name="l00432"></a><span class="lineno">  432</span>&#160;  <span class="comment">/* Write to TIMx CCER */</span></div><div class="line"><a name="l00433"></a><span class="lineno">  433</span>&#160;  TIMx-&gt;<a class="code" href="struct_t_i_m___type_def.html#a12aec3934b9abd3f1a8988c6930d7473">CCER</a> = tmpccer;</div><div class="line"><a name="l00434"></a><span class="lineno">  434</span>&#160;}</div><div class="line"><a name="l00435"></a><span class="lineno">  435</span>&#160;</div><div class="line"><a name="l00444"></a><span class="lineno"><a class="line" href="group___t_i_m___private___functions.html#ga90d4a358d4e6d4c5ed17dc1d6beb5f30">  444</a></span>&#160;<span class="keywordtype">void</span> <a class="code" href="group___t_i_m___exported___functions.html#ga90d4a358d4e6d4c5ed17dc1d6beb5f30">TIM_OC3Init</a>(<a class="code" href="struct_t_i_m___type_def.html">TIM_TypeDef</a>* TIMx, <a class="code" href="struct_t_i_m___o_c_init_type_def.html">TIM_OCInitTypeDef</a>* TIM_OCInitStruct)</div><div class="line"><a name="l00445"></a><span class="lineno">  445</span>&#160;{</div><div class="line"><a name="l00446"></a><span class="lineno">  446</span>&#160;  <a class="code" href="_p_e___types_8h.html#a1f1825b69244eb3ad2c7165ddc99c956">uint16_t</a> tmpccmrx = 0, tmpccer = 0, tmpcr2 = 0;</div><div class="line"><a name="l00447"></a><span class="lineno">  447</span>&#160;   </div><div class="line"><a name="l00448"></a><span class="lineno">  448</span>&#160;  <span class="comment">/* Check the parameters */</span></div><div class="line"><a name="l00449"></a><span class="lineno">  449</span>&#160;  <a class="code" href="bsp_2boards_2agilefox_2configure_2stm32f10x__conf_8h.html#a631dea7b230e600555f979c62af1de21">assert_param</a>(<a class="code" href="group___t_i_m___exported__constants.html#ga2d80541c542755ac3f2aca078bd98adb">IS_TIM_LIST3_PERIPH</a>(TIMx)); </div><div class="line"><a name="l00450"></a><span class="lineno">  450</span>&#160;  <a class="code" href="bsp_2boards_2agilefox_2configure_2stm32f10x__conf_8h.html#a631dea7b230e600555f979c62af1de21">assert_param</a>(<a class="code" href="agilefox_2library_2inc_2stm32f10x__tim_8h.html#a93d898976e236c135bfd02a0c213c8ec">IS_TIM_OC_MODE</a>(TIM_OCInitStruct-&gt;<a class="code" href="struct_t_i_m___o_c_init_type_def.html#ab579643bb5aecb8e0d75af2e648cb5f6">TIM_OCMode</a>));</div><div class="line"><a name="l00451"></a><span class="lineno">  451</span>&#160;  <a class="code" href="bsp_2boards_2agilefox_2configure_2stm32f10x__conf_8h.html#a631dea7b230e600555f979c62af1de21">assert_param</a>(<a class="code" href="agilefox_2library_2inc_2stm32f10x__tim_8h.html#a5848617f830d2de688eaff50ed279679">IS_TIM_OUTPUT_STATE</a>(TIM_OCInitStruct-&gt;<a class="code" href="struct_t_i_m___o_c_init_type_def.html#af0c2c38c672effcb95b4ba8fc2896d1d">TIM_OutputState</a>));</div><div class="line"><a name="l00452"></a><span class="lineno">  452</span>&#160;  <a class="code" href="bsp_2boards_2agilefox_2configure_2stm32f10x__conf_8h.html#a631dea7b230e600555f979c62af1de21">assert_param</a>(<a class="code" href="agilefox_2library_2inc_2stm32f10x__tim_8h.html#a1c2ee68d587d4f48d935c82fe4c3fe1e">IS_TIM_OC_POLARITY</a>(TIM_OCInitStruct-&gt;<a class="code" href="struct_t_i_m___o_c_init_type_def.html#aae7d72f8eb93085bb976167d30b138ff">TIM_OCPolarity</a>));   </div><div class="line"><a name="l00453"></a><span class="lineno">  453</span>&#160;  <span class="comment">/* Disable the Channel 2: Reset the CC2E Bit */</span></div><div class="line"><a name="l00454"></a><span class="lineno">  454</span>&#160;  TIMx-&gt;<a class="code" href="struct_t_i_m___type_def.html#a12aec3934b9abd3f1a8988c6930d7473">CCER</a> &amp;= (<a class="code" href="_p_e___types_8h.html#a1f1825b69244eb3ad2c7165ddc99c956">uint16_t</a>)(~((<a class="code" href="_p_e___types_8h.html#a1f1825b69244eb3ad2c7165ddc99c956">uint16_t</a>)<a class="code" href="agilefox_2library_2inc_2stm32f10x__map_8h.html#a1da114e666b61f09cf25f50cdaa7f81f">TIM_CCER_CC3E</a>));</div><div class="line"><a name="l00455"></a><span class="lineno">  455</span>&#160;  </div><div class="line"><a name="l00456"></a><span class="lineno">  456</span>&#160;  <span class="comment">/* Get the TIMx CCER register value */</span></div><div class="line"><a name="l00457"></a><span class="lineno">  457</span>&#160;  tmpccer = TIMx-&gt;<a class="code" href="struct_t_i_m___type_def.html#a12aec3934b9abd3f1a8988c6930d7473">CCER</a>;</div><div class="line"><a name="l00458"></a><span class="lineno">  458</span>&#160;  <span class="comment">/* Get the TIMx CR2 register value */</span></div><div class="line"><a name="l00459"></a><span class="lineno">  459</span>&#160;  tmpcr2 =  TIMx-&gt;<a class="code" href="struct_t_i_m___type_def.html#aaf66ecf9152e78064971d15cbf8e74b8">CR2</a>;</div><div class="line"><a name="l00460"></a><span class="lineno">  460</span>&#160;  </div><div class="line"><a name="l00461"></a><span class="lineno">  461</span>&#160;  <span class="comment">/* Get the TIMx CCMR2 register value */</span></div><div class="line"><a name="l00462"></a><span class="lineno">  462</span>&#160;  tmpccmrx = TIMx-&gt;<a class="code" href="struct_t_i_m___type_def.html#a2dee82a7b37cbb2c0e58b3b67a88b0a7">CCMR2</a>;</div><div class="line"><a name="l00463"></a><span class="lineno">  463</span>&#160;    </div><div class="line"><a name="l00464"></a><span class="lineno">  464</span>&#160;  <span class="comment">/* Reset the Output Compare mode and Capture/Compare selection Bits */</span></div><div class="line"><a name="l00465"></a><span class="lineno">  465</span>&#160;  tmpccmrx &amp;= (<a class="code" href="_p_e___types_8h.html#a1f1825b69244eb3ad2c7165ddc99c956">uint16_t</a>)(~((<a class="code" href="_p_e___types_8h.html#a1f1825b69244eb3ad2c7165ddc99c956">uint16_t</a>)<a class="code" href="agilefox_2library_2inc_2stm32f10x__map_8h.html#a52095cae524adb237339bfee92e8168a">TIM_CCMR2_OC3M</a>));</div><div class="line"><a name="l00466"></a><span class="lineno">  466</span>&#160;  tmpccmrx &amp;= (<a class="code" href="_p_e___types_8h.html#a1f1825b69244eb3ad2c7165ddc99c956">uint16_t</a>)(~((<a class="code" href="_p_e___types_8h.html#a1f1825b69244eb3ad2c7165ddc99c956">uint16_t</a>)<a class="code" href="agilefox_2library_2inc_2stm32f10x__map_8h.html#a2eabcc7e322b02c9c406b3ff70308260">TIM_CCMR2_CC3S</a>));  </div><div class="line"><a name="l00467"></a><span class="lineno">  467</span>&#160;  <span class="comment">/* Select the Output Compare Mode */</span></div><div class="line"><a name="l00468"></a><span class="lineno">  468</span>&#160;  tmpccmrx |= TIM_OCInitStruct-&gt;<a class="code" href="struct_t_i_m___o_c_init_type_def.html#ab579643bb5aecb8e0d75af2e648cb5f6">TIM_OCMode</a>;</div><div class="line"><a name="l00469"></a><span class="lineno">  469</span>&#160;  </div><div class="line"><a name="l00470"></a><span class="lineno">  470</span>&#160;  <span class="comment">/* Reset the Output Polarity level */</span></div><div class="line"><a name="l00471"></a><span class="lineno">  471</span>&#160;  tmpccer &amp;= (<a class="code" href="_p_e___types_8h.html#a1f1825b69244eb3ad2c7165ddc99c956">uint16_t</a>)(~((<a class="code" href="_p_e___types_8h.html#a1f1825b69244eb3ad2c7165ddc99c956">uint16_t</a>)<a class="code" href="agilefox_2library_2inc_2stm32f10x__map_8h.html#a6220a5cd34c7a7a39e10c854aa00d2e5">TIM_CCER_CC3P</a>));</div><div class="line"><a name="l00472"></a><span class="lineno">  472</span>&#160;  <span class="comment">/* Set the Output Compare Polarity */</span></div><div class="line"><a name="l00473"></a><span class="lineno">  473</span>&#160;  tmpccer |= (<a class="code" href="_p_e___types_8h.html#a1f1825b69244eb3ad2c7165ddc99c956">uint16_t</a>)(TIM_OCInitStruct-&gt;<a class="code" href="struct_t_i_m___o_c_init_type_def.html#aae7d72f8eb93085bb976167d30b138ff">TIM_OCPolarity</a> &lt;&lt; 8);</div><div class="line"><a name="l00474"></a><span class="lineno">  474</span>&#160;  </div><div class="line"><a name="l00475"></a><span class="lineno">  475</span>&#160;  <span class="comment">/* Set the Output State */</span></div><div class="line"><a name="l00476"></a><span class="lineno">  476</span>&#160;  tmpccer |= (<a class="code" href="_p_e___types_8h.html#a1f1825b69244eb3ad2c7165ddc99c956">uint16_t</a>)(TIM_OCInitStruct-&gt;<a class="code" href="struct_t_i_m___o_c_init_type_def.html#af0c2c38c672effcb95b4ba8fc2896d1d">TIM_OutputState</a> &lt;&lt; 8);</div><div class="line"><a name="l00477"></a><span class="lineno">  477</span>&#160;    </div><div class="line"><a name="l00478"></a><span class="lineno">  478</span>&#160;  <span class="keywordflow">if</span>((TIMx == <a class="code" href="group___peripheral__declaration.html#ga2e87451fea8dc9380056d3cfc5ed81fb">TIM1</a>) || (TIMx == <a class="code" href="group___peripheral__declaration.html#ga9a3660400b17735e91331f256095810e">TIM8</a>))</div><div class="line"><a name="l00479"></a><span class="lineno">  479</span>&#160;  {</div><div class="line"><a name="l00480"></a><span class="lineno">  480</span>&#160;    <a class="code" href="bsp_2boards_2agilefox_2configure_2stm32f10x__conf_8h.html#a631dea7b230e600555f979c62af1de21">assert_param</a>(<a class="code" href="agilefox_2library_2inc_2stm32f10x__tim_8h.html#a81e27a982d9707f699451f30314c4274">IS_TIM_OUTPUTN_STATE</a>(TIM_OCInitStruct-&gt;<a class="code" href="struct_t_i_m___o_c_init_type_def.html#ae33a1ca0397eb06cbb51c32264cdea13">TIM_OutputNState</a>));</div><div class="line"><a name="l00481"></a><span class="lineno">  481</span>&#160;    <a class="code" href="bsp_2boards_2agilefox_2configure_2stm32f10x__conf_8h.html#a631dea7b230e600555f979c62af1de21">assert_param</a>(<a class="code" href="agilefox_2library_2inc_2stm32f10x__tim_8h.html#ad7385dee1d2b6ce0daf23ceaac4439cd">IS_TIM_OCN_POLARITY</a>(TIM_OCInitStruct-&gt;<a class="code" href="struct_t_i_m___o_c_init_type_def.html#af92a49c44e3564bdbb1d1b7b621ecd98">TIM_OCNPolarity</a>));</div><div class="line"><a name="l00482"></a><span class="lineno">  482</span>&#160;    <a class="code" href="bsp_2boards_2agilefox_2configure_2stm32f10x__conf_8h.html#a631dea7b230e600555f979c62af1de21">assert_param</a>(<a class="code" href="agilefox_2library_2inc_2stm32f10x__tim_8h.html#a0987091d1d03ba2db065efb66eff3951">IS_TIM_OCNIDLE_STATE</a>(TIM_OCInitStruct-&gt;<a class="code" href="struct_t_i_m___o_c_init_type_def.html#a9c1eab3bbc010aa2c14343fea21fb851">TIM_OCNIdleState</a>));</div><div class="line"><a name="l00483"></a><span class="lineno">  483</span>&#160;    <a class="code" href="bsp_2boards_2agilefox_2configure_2stm32f10x__conf_8h.html#a631dea7b230e600555f979c62af1de21">assert_param</a>(<a class="code" href="agilefox_2library_2inc_2stm32f10x__tim_8h.html#a69c62dcc15f9d39108b19b64205d689e">IS_TIM_OCIDLE_STATE</a>(TIM_OCInitStruct-&gt;<a class="code" href="struct_t_i_m___o_c_init_type_def.html#a7a6994a1470c512ce6302a1f32f04f4a">TIM_OCIdleState</a>));</div><div class="line"><a name="l00484"></a><span class="lineno">  484</span>&#160;    </div><div class="line"><a name="l00485"></a><span class="lineno">  485</span>&#160;    <span class="comment">/* Reset the Output N Polarity level */</span></div><div class="line"><a name="l00486"></a><span class="lineno">  486</span>&#160;    tmpccer &amp;= (<a class="code" href="_p_e___types_8h.html#a1f1825b69244eb3ad2c7165ddc99c956">uint16_t</a>)(~((<a class="code" href="_p_e___types_8h.html#a1f1825b69244eb3ad2c7165ddc99c956">uint16_t</a>)<a class="code" href="agilefox_2library_2inc_2stm32f10x__map_8h.html#a4029686d3307111d3f9f4400e29e4521">TIM_CCER_CC3NP</a>));</div><div class="line"><a name="l00487"></a><span class="lineno">  487</span>&#160;    <span class="comment">/* Set the Output N Polarity */</span></div><div class="line"><a name="l00488"></a><span class="lineno">  488</span>&#160;    tmpccer |= (<a class="code" href="_p_e___types_8h.html#a1f1825b69244eb3ad2c7165ddc99c956">uint16_t</a>)(TIM_OCInitStruct-&gt;<a class="code" href="struct_t_i_m___o_c_init_type_def.html#af92a49c44e3564bdbb1d1b7b621ecd98">TIM_OCNPolarity</a> &lt;&lt; 8);</div><div class="line"><a name="l00489"></a><span class="lineno">  489</span>&#160;    <span class="comment">/* Reset the Output N State */</span></div><div class="line"><a name="l00490"></a><span class="lineno">  490</span>&#160;    tmpccer &amp;= (<a class="code" href="_p_e___types_8h.html#a1f1825b69244eb3ad2c7165ddc99c956">uint16_t</a>)(~((<a class="code" href="_p_e___types_8h.html#a1f1825b69244eb3ad2c7165ddc99c956">uint16_t</a>)<a class="code" href="agilefox_2library_2inc_2stm32f10x__map_8h.html#ad46cce61d3bd83b64257ba75e54ee1aa">TIM_CCER_CC3NE</a>));</div><div class="line"><a name="l00491"></a><span class="lineno">  491</span>&#160;    </div><div class="line"><a name="l00492"></a><span class="lineno">  492</span>&#160;    <span class="comment">/* Set the Output N State */</span></div><div class="line"><a name="l00493"></a><span class="lineno">  493</span>&#160;    tmpccer |= (<a class="code" href="_p_e___types_8h.html#a1f1825b69244eb3ad2c7165ddc99c956">uint16_t</a>)(TIM_OCInitStruct-&gt;<a class="code" href="struct_t_i_m___o_c_init_type_def.html#ae33a1ca0397eb06cbb51c32264cdea13">TIM_OutputNState</a> &lt;&lt; 8);</div><div class="line"><a name="l00494"></a><span class="lineno">  494</span>&#160;    <span class="comment">/* Reset the Output Compare and Output Compare N IDLE State */</span></div><div class="line"><a name="l00495"></a><span class="lineno">  495</span>&#160;    tmpcr2 &amp;= (<a class="code" href="_p_e___types_8h.html#a1f1825b69244eb3ad2c7165ddc99c956">uint16_t</a>)(~((<a class="code" href="_p_e___types_8h.html#a1f1825b69244eb3ad2c7165ddc99c956">uint16_t</a>)<a class="code" href="agilefox_2library_2inc_2stm32f10x__map_8h.html#ad974d7c91edf6f1bd47e892b3b6f7565">TIM_CR2_OIS3</a>));</div><div class="line"><a name="l00496"></a><span class="lineno">  496</span>&#160;    tmpcr2 &amp;= (<a class="code" href="_p_e___types_8h.html#a1f1825b69244eb3ad2c7165ddc99c956">uint16_t</a>)(~((<a class="code" href="_p_e___types_8h.html#a1f1825b69244eb3ad2c7165ddc99c956">uint16_t</a>)<a class="code" href="agilefox_2library_2inc_2stm32f10x__map_8h.html#a20fb9b62a7e8d114fbd180abd9f8ceae">TIM_CR2_OIS3N</a>));</div><div class="line"><a name="l00497"></a><span class="lineno">  497</span>&#160;    <span class="comment">/* Set the Output Idle state */</span></div><div class="line"><a name="l00498"></a><span class="lineno">  498</span>&#160;    tmpcr2 |= (<a class="code" href="_p_e___types_8h.html#a1f1825b69244eb3ad2c7165ddc99c956">uint16_t</a>)(TIM_OCInitStruct-&gt;<a class="code" href="struct_t_i_m___o_c_init_type_def.html#a7a6994a1470c512ce6302a1f32f04f4a">TIM_OCIdleState</a> &lt;&lt; 4);</div><div class="line"><a name="l00499"></a><span class="lineno">  499</span>&#160;    <span class="comment">/* Set the Output N Idle state */</span></div><div class="line"><a name="l00500"></a><span class="lineno">  500</span>&#160;    tmpcr2 |= (<a class="code" href="_p_e___types_8h.html#a1f1825b69244eb3ad2c7165ddc99c956">uint16_t</a>)(TIM_OCInitStruct-&gt;<a class="code" href="struct_t_i_m___o_c_init_type_def.html#a9c1eab3bbc010aa2c14343fea21fb851">TIM_OCNIdleState</a> &lt;&lt; 4);</div><div class="line"><a name="l00501"></a><span class="lineno">  501</span>&#160;  }</div><div class="line"><a name="l00502"></a><span class="lineno">  502</span>&#160;  <span class="comment">/* Write to TIMx CR2 */</span></div><div class="line"><a name="l00503"></a><span class="lineno">  503</span>&#160;  TIMx-&gt;<a class="code" href="struct_t_i_m___type_def.html#aaf66ecf9152e78064971d15cbf8e74b8">CR2</a> = tmpcr2;</div><div class="line"><a name="l00504"></a><span class="lineno">  504</span>&#160;  </div><div class="line"><a name="l00505"></a><span class="lineno">  505</span>&#160;  <span class="comment">/* Write to TIMx CCMR2 */</span></div><div class="line"><a name="l00506"></a><span class="lineno">  506</span>&#160;  TIMx-&gt;<a class="code" href="struct_t_i_m___type_def.html#a2dee82a7b37cbb2c0e58b3b67a88b0a7">CCMR2</a> = tmpccmrx;</div><div class="line"><a name="l00507"></a><span class="lineno">  507</span>&#160;</div><div class="line"><a name="l00508"></a><span class="lineno">  508</span>&#160;  <span class="comment">/* Set the Capture Compare Register value */</span></div><div class="line"><a name="l00509"></a><span class="lineno">  509</span>&#160;  TIMx-&gt;<a class="code" href="struct_t_i_m___type_def.html#a39be349da94c8a7513e932f3072f368b">CCR3</a> = TIM_OCInitStruct-&gt;<a class="code" href="struct_t_i_m___o_c_init_type_def.html#ad2f91a27da1e29a3383952d5e287aab2">TIM_Pulse</a>;</div><div class="line"><a name="l00510"></a><span class="lineno">  510</span>&#160;  </div><div class="line"><a name="l00511"></a><span class="lineno">  511</span>&#160;  <span class="comment">/* Write to TIMx CCER */</span></div><div class="line"><a name="l00512"></a><span class="lineno">  512</span>&#160;  TIMx-&gt;<a class="code" href="struct_t_i_m___type_def.html#a12aec3934b9abd3f1a8988c6930d7473">CCER</a> = tmpccer;</div><div class="line"><a name="l00513"></a><span class="lineno">  513</span>&#160;}</div><div class="line"><a name="l00514"></a><span class="lineno">  514</span>&#160;</div><div class="line"><a name="l00523"></a><span class="lineno"><a class="line" href="group___t_i_m___private___functions.html#ga64571ebbb58cac39a9e760050175f11c">  523</a></span>&#160;<span class="keywordtype">void</span> <a class="code" href="group___t_i_m___exported___functions.html#ga64571ebbb58cac39a9e760050175f11c">TIM_OC4Init</a>(<a class="code" href="struct_t_i_m___type_def.html">TIM_TypeDef</a>* TIMx, <a class="code" href="struct_t_i_m___o_c_init_type_def.html">TIM_OCInitTypeDef</a>* TIM_OCInitStruct)</div><div class="line"><a name="l00524"></a><span class="lineno">  524</span>&#160;{</div><div class="line"><a name="l00525"></a><span class="lineno">  525</span>&#160;  <a class="code" href="_p_e___types_8h.html#a1f1825b69244eb3ad2c7165ddc99c956">uint16_t</a> tmpccmrx = 0, tmpccer = 0, tmpcr2 = 0;</div><div class="line"><a name="l00526"></a><span class="lineno">  526</span>&#160;   </div><div class="line"><a name="l00527"></a><span class="lineno">  527</span>&#160;  <span class="comment">/* Check the parameters */</span></div><div class="line"><a name="l00528"></a><span class="lineno">  528</span>&#160;  <a class="code" href="bsp_2boards_2agilefox_2configure_2stm32f10x__conf_8h.html#a631dea7b230e600555f979c62af1de21">assert_param</a>(<a class="code" href="group___t_i_m___exported__constants.html#ga2d80541c542755ac3f2aca078bd98adb">IS_TIM_LIST3_PERIPH</a>(TIMx)); </div><div class="line"><a name="l00529"></a><span class="lineno">  529</span>&#160;  <a class="code" href="bsp_2boards_2agilefox_2configure_2stm32f10x__conf_8h.html#a631dea7b230e600555f979c62af1de21">assert_param</a>(<a class="code" href="agilefox_2library_2inc_2stm32f10x__tim_8h.html#a93d898976e236c135bfd02a0c213c8ec">IS_TIM_OC_MODE</a>(TIM_OCInitStruct-&gt;<a class="code" href="struct_t_i_m___o_c_init_type_def.html#ab579643bb5aecb8e0d75af2e648cb5f6">TIM_OCMode</a>));</div><div class="line"><a name="l00530"></a><span class="lineno">  530</span>&#160;  <a class="code" href="bsp_2boards_2agilefox_2configure_2stm32f10x__conf_8h.html#a631dea7b230e600555f979c62af1de21">assert_param</a>(<a class="code" href="agilefox_2library_2inc_2stm32f10x__tim_8h.html#a5848617f830d2de688eaff50ed279679">IS_TIM_OUTPUT_STATE</a>(TIM_OCInitStruct-&gt;<a class="code" href="struct_t_i_m___o_c_init_type_def.html#af0c2c38c672effcb95b4ba8fc2896d1d">TIM_OutputState</a>));</div><div class="line"><a name="l00531"></a><span class="lineno">  531</span>&#160;  <a class="code" href="bsp_2boards_2agilefox_2configure_2stm32f10x__conf_8h.html#a631dea7b230e600555f979c62af1de21">assert_param</a>(<a class="code" href="agilefox_2library_2inc_2stm32f10x__tim_8h.html#a1c2ee68d587d4f48d935c82fe4c3fe1e">IS_TIM_OC_POLARITY</a>(TIM_OCInitStruct-&gt;<a class="code" href="struct_t_i_m___o_c_init_type_def.html#aae7d72f8eb93085bb976167d30b138ff">TIM_OCPolarity</a>));   </div><div class="line"><a name="l00532"></a><span class="lineno">  532</span>&#160;  <span class="comment">/* Disable the Channel 2: Reset the CC4E Bit */</span></div><div class="line"><a name="l00533"></a><span class="lineno">  533</span>&#160;  TIMx-&gt;<a class="code" href="struct_t_i_m___type_def.html#a12aec3934b9abd3f1a8988c6930d7473">CCER</a> &amp;= (<a class="code" href="_p_e___types_8h.html#a1f1825b69244eb3ad2c7165ddc99c956">uint16_t</a>)(~((<a class="code" href="_p_e___types_8h.html#a1f1825b69244eb3ad2c7165ddc99c956">uint16_t</a>)<a class="code" href="agilefox_2library_2inc_2stm32f10x__map_8h.html#a940b041ab5975311f42f26d314a4b621">TIM_CCER_CC4E</a>));</div><div class="line"><a name="l00534"></a><span class="lineno">  534</span>&#160;  </div><div class="line"><a name="l00535"></a><span class="lineno">  535</span>&#160;  <span class="comment">/* Get the TIMx CCER register value */</span></div><div class="line"><a name="l00536"></a><span class="lineno">  536</span>&#160;  tmpccer = TIMx-&gt;<a class="code" href="struct_t_i_m___type_def.html#a12aec3934b9abd3f1a8988c6930d7473">CCER</a>;</div><div class="line"><a name="l00537"></a><span class="lineno">  537</span>&#160;  <span class="comment">/* Get the TIMx CR2 register value */</span></div><div class="line"><a name="l00538"></a><span class="lineno">  538</span>&#160;  tmpcr2 =  TIMx-&gt;<a class="code" href="struct_t_i_m___type_def.html#aaf66ecf9152e78064971d15cbf8e74b8">CR2</a>;</div><div class="line"><a name="l00539"></a><span class="lineno">  539</span>&#160;  </div><div class="line"><a name="l00540"></a><span class="lineno">  540</span>&#160;  <span class="comment">/* Get the TIMx CCMR2 register value */</span></div><div class="line"><a name="l00541"></a><span class="lineno">  541</span>&#160;  tmpccmrx = TIMx-&gt;<a class="code" href="struct_t_i_m___type_def.html#a2dee82a7b37cbb2c0e58b3b67a88b0a7">CCMR2</a>;</div><div class="line"><a name="l00542"></a><span class="lineno">  542</span>&#160;    </div><div class="line"><a name="l00543"></a><span class="lineno">  543</span>&#160;  <span class="comment">/* Reset the Output Compare mode and Capture/Compare selection Bits */</span></div><div class="line"><a name="l00544"></a><span class="lineno">  544</span>&#160;  tmpccmrx &amp;= (<a class="code" href="_p_e___types_8h.html#a1f1825b69244eb3ad2c7165ddc99c956">uint16_t</a>)(~((<a class="code" href="_p_e___types_8h.html#a1f1825b69244eb3ad2c7165ddc99c956">uint16_t</a>)<a class="code" href="agilefox_2library_2inc_2stm32f10x__map_8h.html#acbed61ff3ba57c7fe6d3386ce3b7af2b">TIM_CCMR2_OC4M</a>));</div><div class="line"><a name="l00545"></a><span class="lineno">  545</span>&#160;  tmpccmrx &amp;= (<a class="code" href="_p_e___types_8h.html#a1f1825b69244eb3ad2c7165ddc99c956">uint16_t</a>)(~((<a class="code" href="_p_e___types_8h.html#a1f1825b69244eb3ad2c7165ddc99c956">uint16_t</a>)<a class="code" href="agilefox_2library_2inc_2stm32f10x__map_8h.html#a294e216b50edd1c2f891143e1f971048">TIM_CCMR2_CC4S</a>));</div><div class="line"><a name="l00546"></a><span class="lineno">  546</span>&#160;  </div><div class="line"><a name="l00547"></a><span class="lineno">  547</span>&#160;  <span class="comment">/* Select the Output Compare Mode */</span></div><div class="line"><a name="l00548"></a><span class="lineno">  548</span>&#160;  tmpccmrx |= (<a class="code" href="_p_e___types_8h.html#a1f1825b69244eb3ad2c7165ddc99c956">uint16_t</a>)(TIM_OCInitStruct-&gt;<a class="code" href="struct_t_i_m___o_c_init_type_def.html#ab579643bb5aecb8e0d75af2e648cb5f6">TIM_OCMode</a> &lt;&lt; 8);</div><div class="line"><a name="l00549"></a><span class="lineno">  549</span>&#160;  </div><div class="line"><a name="l00550"></a><span class="lineno">  550</span>&#160;  <span class="comment">/* Reset the Output Polarity level */</span></div><div class="line"><a name="l00551"></a><span class="lineno">  551</span>&#160;  tmpccer &amp;= (<a class="code" href="_p_e___types_8h.html#a1f1825b69244eb3ad2c7165ddc99c956">uint16_t</a>)(~((<a class="code" href="_p_e___types_8h.html#a1f1825b69244eb3ad2c7165ddc99c956">uint16_t</a>)<a class="code" href="agilefox_2library_2inc_2stm32f10x__map_8h.html#a3faf23dc47e1b0877352d7f5a00f72e1">TIM_CCER_CC4P</a>));</div><div class="line"><a name="l00552"></a><span class="lineno">  552</span>&#160;  <span class="comment">/* Set the Output Compare Polarity */</span></div><div class="line"><a name="l00553"></a><span class="lineno">  553</span>&#160;  tmpccer |= (<a class="code" href="_p_e___types_8h.html#a1f1825b69244eb3ad2c7165ddc99c956">uint16_t</a>)(TIM_OCInitStruct-&gt;<a class="code" href="struct_t_i_m___o_c_init_type_def.html#aae7d72f8eb93085bb976167d30b138ff">TIM_OCPolarity</a> &lt;&lt; 12);</div><div class="line"><a name="l00554"></a><span class="lineno">  554</span>&#160;  </div><div class="line"><a name="l00555"></a><span class="lineno">  555</span>&#160;  <span class="comment">/* Set the Output State */</span></div><div class="line"><a name="l00556"></a><span class="lineno">  556</span>&#160;  tmpccer |= (<a class="code" href="_p_e___types_8h.html#a1f1825b69244eb3ad2c7165ddc99c956">uint16_t</a>)(TIM_OCInitStruct-&gt;<a class="code" href="struct_t_i_m___o_c_init_type_def.html#af0c2c38c672effcb95b4ba8fc2896d1d">TIM_OutputState</a> &lt;&lt; 12);</div><div class="line"><a name="l00557"></a><span class="lineno">  557</span>&#160;    </div><div class="line"><a name="l00558"></a><span class="lineno">  558</span>&#160;  <span class="keywordflow">if</span>((TIMx == <a class="code" href="group___peripheral__declaration.html#ga2e87451fea8dc9380056d3cfc5ed81fb">TIM1</a>) || (TIMx == <a class="code" href="group___peripheral__declaration.html#ga9a3660400b17735e91331f256095810e">TIM8</a>))</div><div class="line"><a name="l00559"></a><span class="lineno">  559</span>&#160;  {</div><div class="line"><a name="l00560"></a><span class="lineno">  560</span>&#160;    <a class="code" href="bsp_2boards_2agilefox_2configure_2stm32f10x__conf_8h.html#a631dea7b230e600555f979c62af1de21">assert_param</a>(<a class="code" href="agilefox_2library_2inc_2stm32f10x__tim_8h.html#a69c62dcc15f9d39108b19b64205d689e">IS_TIM_OCIDLE_STATE</a>(TIM_OCInitStruct-&gt;<a class="code" href="struct_t_i_m___o_c_init_type_def.html#a7a6994a1470c512ce6302a1f32f04f4a">TIM_OCIdleState</a>));</div><div class="line"><a name="l00561"></a><span class="lineno">  561</span>&#160;    <span class="comment">/* Reset the Output Compare IDLE State */</span></div><div class="line"><a name="l00562"></a><span class="lineno">  562</span>&#160;    tmpcr2 &amp;= (<a class="code" href="_p_e___types_8h.html#a1f1825b69244eb3ad2c7165ddc99c956">uint16_t</a>)(~((<a class="code" href="_p_e___types_8h.html#a1f1825b69244eb3ad2c7165ddc99c956">uint16_t</a>)<a class="code" href="agilefox_2library_2inc_2stm32f10x__map_8h.html#ad644f2f4b26e46587abedc8d3164e56e">TIM_CR2_OIS4</a>));</div><div class="line"><a name="l00563"></a><span class="lineno">  563</span>&#160;    <span class="comment">/* Set the Output Idle state */</span></div><div class="line"><a name="l00564"></a><span class="lineno">  564</span>&#160;    tmpcr2 |= (<a class="code" href="_p_e___types_8h.html#a1f1825b69244eb3ad2c7165ddc99c956">uint16_t</a>)(TIM_OCInitStruct-&gt;<a class="code" href="struct_t_i_m___o_c_init_type_def.html#a7a6994a1470c512ce6302a1f32f04f4a">TIM_OCIdleState</a> &lt;&lt; 6);</div><div class="line"><a name="l00565"></a><span class="lineno">  565</span>&#160;  }</div><div class="line"><a name="l00566"></a><span class="lineno">  566</span>&#160;  <span class="comment">/* Write to TIMx CR2 */</span></div><div class="line"><a name="l00567"></a><span class="lineno">  567</span>&#160;  TIMx-&gt;<a class="code" href="struct_t_i_m___type_def.html#aaf66ecf9152e78064971d15cbf8e74b8">CR2</a> = tmpcr2;</div><div class="line"><a name="l00568"></a><span class="lineno">  568</span>&#160;  </div><div class="line"><a name="l00569"></a><span class="lineno">  569</span>&#160;  <span class="comment">/* Write to TIMx CCMR2 */</span>  </div><div class="line"><a name="l00570"></a><span class="lineno">  570</span>&#160;  TIMx-&gt;<a class="code" href="struct_t_i_m___type_def.html#a2dee82a7b37cbb2c0e58b3b67a88b0a7">CCMR2</a> = tmpccmrx;</div><div class="line"><a name="l00571"></a><span class="lineno">  571</span>&#160;</div><div class="line"><a name="l00572"></a><span class="lineno">  572</span>&#160;  <span class="comment">/* Set the Capture Compare Register value */</span></div><div class="line"><a name="l00573"></a><span class="lineno">  573</span>&#160;  TIMx-&gt;<a class="code" href="struct_t_i_m___type_def.html#a6f1c46967f373d536410446bf6ba5e5a">CCR4</a> = TIM_OCInitStruct-&gt;<a class="code" href="struct_t_i_m___o_c_init_type_def.html#ad2f91a27da1e29a3383952d5e287aab2">TIM_Pulse</a>;</div><div class="line"><a name="l00574"></a><span class="lineno">  574</span>&#160;  </div><div class="line"><a name="l00575"></a><span class="lineno">  575</span>&#160;  <span class="comment">/* Write to TIMx CCER */</span></div><div class="line"><a name="l00576"></a><span class="lineno">  576</span>&#160;  TIMx-&gt;<a class="code" href="struct_t_i_m___type_def.html#a12aec3934b9abd3f1a8988c6930d7473">CCER</a> = tmpccer;</div><div class="line"><a name="l00577"></a><span class="lineno">  577</span>&#160;}</div><div class="line"><a name="l00578"></a><span class="lineno">  578</span>&#160;</div><div class="line"><a name="l00587"></a><span class="lineno"><a class="line" href="group___t_i_m___private___functions.html#ga9e6a153dd6552e4e1188eba227316f7f">  587</a></span>&#160;<span class="keywordtype">void</span> <a class="code" href="group___t_i_m___exported___functions.html#ga9e6a153dd6552e4e1188eba227316f7f">TIM_ICInit</a>(<a class="code" href="struct_t_i_m___type_def.html">TIM_TypeDef</a>* TIMx, <a class="code" href="struct_t_i_m___i_c_init_type_def.html">TIM_ICInitTypeDef</a>* TIM_ICInitStruct)</div><div class="line"><a name="l00588"></a><span class="lineno">  588</span>&#160;{</div><div class="line"><a name="l00589"></a><span class="lineno">  589</span>&#160;  <span class="comment">/* Check the parameters */</span></div><div class="line"><a name="l00590"></a><span class="lineno">  590</span>&#160;  <a class="code" href="bsp_2boards_2agilefox_2configure_2stm32f10x__conf_8h.html#a631dea7b230e600555f979c62af1de21">assert_param</a>(<a class="code" href="agilefox_2library_2inc_2stm32f10x__tim_8h.html#ae9721e3731e5fd983c83a9c1d32ef03d">IS_TIM_CHANNEL</a>(TIM_ICInitStruct-&gt;<a class="code" href="struct_t_i_m___i_c_init_type_def.html#a251495d3310ddd8b0ded95f6b8746592">TIM_Channel</a>));  </div><div class="line"><a name="l00591"></a><span class="lineno">  591</span>&#160;  <a class="code" href="bsp_2boards_2agilefox_2configure_2stm32f10x__conf_8h.html#a631dea7b230e600555f979c62af1de21">assert_param</a>(<a class="code" href="agilefox_2library_2inc_2stm32f10x__tim_8h.html#a623d8592109f4702829ae7fc3806bcb8">IS_TIM_IC_SELECTION</a>(TIM_ICInitStruct-&gt;<a class="code" href="struct_t_i_m___i_c_init_type_def.html#a70ccc8b1a7d9f0f8edba13fb658bb6a0">TIM_ICSelection</a>));</div><div class="line"><a name="l00592"></a><span class="lineno">  592</span>&#160;  <a class="code" href="bsp_2boards_2agilefox_2configure_2stm32f10x__conf_8h.html#a631dea7b230e600555f979c62af1de21">assert_param</a>(<a class="code" href="agilefox_2library_2inc_2stm32f10x__tim_8h.html#a91d219d7a210eb0a4bb49d72bda6b321">IS_TIM_IC_PRESCALER</a>(TIM_ICInitStruct-&gt;<a class="code" href="struct_t_i_m___i_c_init_type_def.html#a77aaa302d1e8d890dbd46388ae393bac">TIM_ICPrescaler</a>));</div><div class="line"><a name="l00593"></a><span class="lineno">  593</span>&#160;  <a class="code" href="bsp_2boards_2agilefox_2configure_2stm32f10x__conf_8h.html#a631dea7b230e600555f979c62af1de21">assert_param</a>(<a class="code" href="agilefox_2library_2inc_2stm32f10x__tim_8h.html#a19ecc5fc2e1ce1697c3dbbb9809ca243">IS_TIM_IC_FILTER</a>(TIM_ICInitStruct-&gt;<a class="code" href="struct_t_i_m___i_c_init_type_def.html#a6816e1c2479bd97b0d2d2f603973d917">TIM_ICFilter</a>));</div><div class="line"><a name="l00594"></a><span class="lineno">  594</span>&#160;  </div><div class="line"><a name="l00595"></a><span class="lineno">  595</span>&#160;  <span class="keywordflow">if</span>((TIMx == <a class="code" href="group___peripheral__declaration.html#ga2e87451fea8dc9380056d3cfc5ed81fb">TIM1</a>) || (TIMx == <a class="code" href="group___peripheral__declaration.html#ga9a3660400b17735e91331f256095810e">TIM8</a>) || (TIMx == <a class="code" href="group___peripheral__declaration.html#ga3cfac9f2e43673f790f8668d48b4b92b">TIM2</a>) || (TIMx == <a class="code" href="group___peripheral__declaration.html#ga61ee4c391385607d7af432b63905fcc9">TIM3</a>) ||</div><div class="line"><a name="l00596"></a><span class="lineno">  596</span>&#160;     (TIMx == <a class="code" href="group___peripheral__declaration.html#ga91a09bad8bdc7a1cb3d85cf49c94c8ec">TIM4</a>) ||(TIMx == <a class="code" href="group___peripheral__declaration.html#ga5125ff6a23a2ed66e2e19bd196128c14">TIM5</a>))</div><div class="line"><a name="l00597"></a><span class="lineno">  597</span>&#160;  {</div><div class="line"><a name="l00598"></a><span class="lineno">  598</span>&#160;    <a class="code" href="bsp_2boards_2agilefox_2configure_2stm32f10x__conf_8h.html#a631dea7b230e600555f979c62af1de21">assert_param</a>(<a class="code" href="agilefox_2library_2inc_2stm32f10x__tim_8h.html#a6aff2fe442fd9662a0bb8731134cda89">IS_TIM_IC_POLARITY</a>(TIM_ICInitStruct-&gt;<a class="code" href="struct_t_i_m___i_c_init_type_def.html#acb97723cac0cc6f15d574afacda018c1">TIM_ICPolarity</a>));</div><div class="line"><a name="l00599"></a><span class="lineno">  599</span>&#160;  }</div><div class="line"><a name="l00600"></a><span class="lineno">  600</span>&#160;  <span class="keywordflow">else</span></div><div class="line"><a name="l00601"></a><span class="lineno">  601</span>&#160;  {</div><div class="line"><a name="l00602"></a><span class="lineno">  602</span>&#160;    <a class="code" href="bsp_2boards_2agilefox_2configure_2stm32f10x__conf_8h.html#a631dea7b230e600555f979c62af1de21">assert_param</a>(<a class="code" href="group___t_i_m___input___capture___polarity.html#gaaae722dd6c33a224df267c703824b94c">IS_TIM_IC_POLARITY_LITE</a>(TIM_ICInitStruct-&gt;<a class="code" href="struct_t_i_m___i_c_init_type_def.html#acb97723cac0cc6f15d574afacda018c1">TIM_ICPolarity</a>));</div><div class="line"><a name="l00603"></a><span class="lineno">  603</span>&#160;  }</div><div class="line"><a name="l00604"></a><span class="lineno">  604</span>&#160;  <span class="keywordflow">if</span> (TIM_ICInitStruct-&gt;<a class="code" href="struct_t_i_m___i_c_init_type_def.html#a251495d3310ddd8b0ded95f6b8746592">TIM_Channel</a> == <a class="code" href="agilefox_2library_2inc_2stm32f10x__tim_8h.html#a69ea7f558f02c63dd1082d784d2449bd">TIM_Channel_1</a>)</div><div class="line"><a name="l00605"></a><span class="lineno">  605</span>&#160;  {</div><div class="line"><a name="l00606"></a><span class="lineno">  606</span>&#160;    <a class="code" href="bsp_2boards_2agilefox_2configure_2stm32f10x__conf_8h.html#a631dea7b230e600555f979c62af1de21">assert_param</a>(<a class="code" href="group___t_i_m___exported__constants.html#ga120d98895bd48d628028753212b68233">IS_TIM_LIST8_PERIPH</a>(TIMx));</div><div class="line"><a name="l00607"></a><span class="lineno">  607</span>&#160;    <span class="comment">/* TI1 Configuration */</span></div><div class="line"><a name="l00608"></a><span class="lineno">  608</span>&#160;    TI1_Config(TIMx, TIM_ICInitStruct-&gt;<a class="code" href="struct_t_i_m___i_c_init_type_def.html#acb97723cac0cc6f15d574afacda018c1">TIM_ICPolarity</a>,</div><div class="line"><a name="l00609"></a><span class="lineno">  609</span>&#160;               TIM_ICInitStruct-&gt;<a class="code" href="struct_t_i_m___i_c_init_type_def.html#a70ccc8b1a7d9f0f8edba13fb658bb6a0">TIM_ICSelection</a>,</div><div class="line"><a name="l00610"></a><span class="lineno">  610</span>&#160;               TIM_ICInitStruct-&gt;<a class="code" href="struct_t_i_m___i_c_init_type_def.html#a6816e1c2479bd97b0d2d2f603973d917">TIM_ICFilter</a>);</div><div class="line"><a name="l00611"></a><span class="lineno">  611</span>&#160;    <span class="comment">/* Set the Input Capture Prescaler value */</span></div><div class="line"><a name="l00612"></a><span class="lineno">  612</span>&#160;    <a class="code" href="agilefox_2library_2src_2stm32f10x__tim_8c.html#ab7a8a7a17dbbb9f7cafe4a14ab5883a4">TIM_SetIC1Prescaler</a>(TIMx, TIM_ICInitStruct-&gt;<a class="code" href="struct_t_i_m___i_c_init_type_def.html#a77aaa302d1e8d890dbd46388ae393bac">TIM_ICPrescaler</a>);</div><div class="line"><a name="l00613"></a><span class="lineno">  613</span>&#160;  }</div><div class="line"><a name="l00614"></a><span class="lineno">  614</span>&#160;  <span class="keywordflow">else</span> <span class="keywordflow">if</span> (TIM_ICInitStruct-&gt;<a class="code" href="struct_t_i_m___i_c_init_type_def.html#a251495d3310ddd8b0ded95f6b8746592">TIM_Channel</a> == <a class="code" href="agilefox_2library_2inc_2stm32f10x__tim_8h.html#a03d7da8269a87a560f68985b4bd80931">TIM_Channel_2</a>)</div><div class="line"><a name="l00615"></a><span class="lineno">  615</span>&#160;  {</div><div class="line"><a name="l00616"></a><span class="lineno">  616</span>&#160;    <a class="code" href="bsp_2boards_2agilefox_2configure_2stm32f10x__conf_8h.html#a631dea7b230e600555f979c62af1de21">assert_param</a>(<a class="code" href="group___t_i_m___exported__constants.html#ga99fabffbddc9ca930f80a4480daeecbe">IS_TIM_LIST6_PERIPH</a>(TIMx));</div><div class="line"><a name="l00617"></a><span class="lineno">  617</span>&#160;    <span class="comment">/* TI2 Configuration */</span></div><div class="line"><a name="l00618"></a><span class="lineno">  618</span>&#160;    TI2_Config(TIMx, TIM_ICInitStruct-&gt;<a class="code" href="struct_t_i_m___i_c_init_type_def.html#acb97723cac0cc6f15d574afacda018c1">TIM_ICPolarity</a>,</div><div class="line"><a name="l00619"></a><span class="lineno">  619</span>&#160;               TIM_ICInitStruct-&gt;<a class="code" href="struct_t_i_m___i_c_init_type_def.html#a70ccc8b1a7d9f0f8edba13fb658bb6a0">TIM_ICSelection</a>,</div><div class="line"><a name="l00620"></a><span class="lineno">  620</span>&#160;               TIM_ICInitStruct-&gt;<a class="code" href="struct_t_i_m___i_c_init_type_def.html#a6816e1c2479bd97b0d2d2f603973d917">TIM_ICFilter</a>);</div><div class="line"><a name="l00621"></a><span class="lineno">  621</span>&#160;    <span class="comment">/* Set the Input Capture Prescaler value */</span></div><div class="line"><a name="l00622"></a><span class="lineno">  622</span>&#160;    <a class="code" href="agilefox_2library_2src_2stm32f10x__tim_8c.html#a4d129af8043d59993c008568f70e93ab">TIM_SetIC2Prescaler</a>(TIMx, TIM_ICInitStruct-&gt;<a class="code" href="struct_t_i_m___i_c_init_type_def.html#a77aaa302d1e8d890dbd46388ae393bac">TIM_ICPrescaler</a>);</div><div class="line"><a name="l00623"></a><span class="lineno">  623</span>&#160;  }</div><div class="line"><a name="l00624"></a><span class="lineno">  624</span>&#160;  <span class="keywordflow">else</span> <span class="keywordflow">if</span> (TIM_ICInitStruct-&gt;<a class="code" href="struct_t_i_m___i_c_init_type_def.html#a251495d3310ddd8b0ded95f6b8746592">TIM_Channel</a> == <a class="code" href="agilefox_2library_2inc_2stm32f10x__tim_8h.html#a012711b19e8c91f6f352801a3dc0bcc9">TIM_Channel_3</a>)</div><div class="line"><a name="l00625"></a><span class="lineno">  625</span>&#160;  {</div><div class="line"><a name="l00626"></a><span class="lineno">  626</span>&#160;    <a class="code" href="bsp_2boards_2agilefox_2configure_2stm32f10x__conf_8h.html#a631dea7b230e600555f979c62af1de21">assert_param</a>(<a class="code" href="group___t_i_m___exported__constants.html#ga2d80541c542755ac3f2aca078bd98adb">IS_TIM_LIST3_PERIPH</a>(TIMx));</div><div class="line"><a name="l00627"></a><span class="lineno">  627</span>&#160;    <span class="comment">/* TI3 Configuration */</span></div><div class="line"><a name="l00628"></a><span class="lineno">  628</span>&#160;    TI3_Config(TIMx,  TIM_ICInitStruct-&gt;<a class="code" href="struct_t_i_m___i_c_init_type_def.html#acb97723cac0cc6f15d574afacda018c1">TIM_ICPolarity</a>,</div><div class="line"><a name="l00629"></a><span class="lineno">  629</span>&#160;               TIM_ICInitStruct-&gt;<a class="code" href="struct_t_i_m___i_c_init_type_def.html#a70ccc8b1a7d9f0f8edba13fb658bb6a0">TIM_ICSelection</a>,</div><div class="line"><a name="l00630"></a><span class="lineno">  630</span>&#160;               TIM_ICInitStruct-&gt;<a class="code" href="struct_t_i_m___i_c_init_type_def.html#a6816e1c2479bd97b0d2d2f603973d917">TIM_ICFilter</a>);</div><div class="line"><a name="l00631"></a><span class="lineno">  631</span>&#160;    <span class="comment">/* Set the Input Capture Prescaler value */</span></div><div class="line"><a name="l00632"></a><span class="lineno">  632</span>&#160;    <a class="code" href="agilefox_2library_2src_2stm32f10x__tim_8c.html#a6e0105e34ca4cb8d4128e121d4a7f31c">TIM_SetIC3Prescaler</a>(TIMx, TIM_ICInitStruct-&gt;<a class="code" href="struct_t_i_m___i_c_init_type_def.html#a77aaa302d1e8d890dbd46388ae393bac">TIM_ICPrescaler</a>);</div><div class="line"><a name="l00633"></a><span class="lineno">  633</span>&#160;  }</div><div class="line"><a name="l00634"></a><span class="lineno">  634</span>&#160;  <span class="keywordflow">else</span></div><div class="line"><a name="l00635"></a><span class="lineno">  635</span>&#160;  {</div><div class="line"><a name="l00636"></a><span class="lineno">  636</span>&#160;    <a class="code" href="bsp_2boards_2agilefox_2configure_2stm32f10x__conf_8h.html#a631dea7b230e600555f979c62af1de21">assert_param</a>(<a class="code" href="group___t_i_m___exported__constants.html#ga2d80541c542755ac3f2aca078bd98adb">IS_TIM_LIST3_PERIPH</a>(TIMx));</div><div class="line"><a name="l00637"></a><span class="lineno">  637</span>&#160;    <span class="comment">/* TI4 Configuration */</span></div><div class="line"><a name="l00638"></a><span class="lineno">  638</span>&#160;    TI4_Config(TIMx, TIM_ICInitStruct-&gt;<a class="code" href="struct_t_i_m___i_c_init_type_def.html#acb97723cac0cc6f15d574afacda018c1">TIM_ICPolarity</a>,</div><div class="line"><a name="l00639"></a><span class="lineno">  639</span>&#160;               TIM_ICInitStruct-&gt;<a class="code" href="struct_t_i_m___i_c_init_type_def.html#a70ccc8b1a7d9f0f8edba13fb658bb6a0">TIM_ICSelection</a>,</div><div class="line"><a name="l00640"></a><span class="lineno">  640</span>&#160;               TIM_ICInitStruct-&gt;<a class="code" href="struct_t_i_m___i_c_init_type_def.html#a6816e1c2479bd97b0d2d2f603973d917">TIM_ICFilter</a>);</div><div class="line"><a name="l00641"></a><span class="lineno">  641</span>&#160;    <span class="comment">/* Set the Input Capture Prescaler value */</span></div><div class="line"><a name="l00642"></a><span class="lineno">  642</span>&#160;    <a class="code" href="agilefox_2library_2src_2stm32f10x__tim_8c.html#a7ab03cac37efa31da6bfb4c9c9c68498">TIM_SetIC4Prescaler</a>(TIMx, TIM_ICInitStruct-&gt;<a class="code" href="struct_t_i_m___i_c_init_type_def.html#a77aaa302d1e8d890dbd46388ae393bac">TIM_ICPrescaler</a>);</div><div class="line"><a name="l00643"></a><span class="lineno">  643</span>&#160;  }</div><div class="line"><a name="l00644"></a><span class="lineno">  644</span>&#160;}</div><div class="line"><a name="l00645"></a><span class="lineno">  645</span>&#160;</div><div class="line"><a name="l00654"></a><span class="lineno"><a class="line" href="group___t_i_m___private___functions.html#gaa71f9296556310f85628d6c748a06475">  654</a></span>&#160;<span class="keywordtype">void</span> <a class="code" href="group___t_i_m___exported___functions.html#gaa71f9296556310f85628d6c748a06475">TIM_PWMIConfig</a>(<a class="code" href="struct_t_i_m___type_def.html">TIM_TypeDef</a>* TIMx, <a class="code" href="struct_t_i_m___i_c_init_type_def.html">TIM_ICInitTypeDef</a>* TIM_ICInitStruct)</div><div class="line"><a name="l00655"></a><span class="lineno">  655</span>&#160;{</div><div class="line"><a name="l00656"></a><span class="lineno">  656</span>&#160;  <a class="code" href="_p_e___types_8h.html#a1f1825b69244eb3ad2c7165ddc99c956">uint16_t</a> icoppositepolarity = <a class="code" href="agilefox_2library_2inc_2stm32f10x__tim_8h.html#abe598596b7dbcac446a4918105fa95a6">TIM_ICPolarity_Rising</a>;</div><div class="line"><a name="l00657"></a><span class="lineno">  657</span>&#160;  <a class="code" href="_p_e___types_8h.html#a1f1825b69244eb3ad2c7165ddc99c956">uint16_t</a> icoppositeselection = <a class="code" href="agilefox_2library_2inc_2stm32f10x__tim_8h.html#a3d38876044457b7faefe951d367ac8c3">TIM_ICSelection_DirectTI</a>;</div><div class="line"><a name="l00658"></a><span class="lineno">  658</span>&#160;  <span class="comment">/* Check the parameters */</span></div><div class="line"><a name="l00659"></a><span class="lineno">  659</span>&#160;  <a class="code" href="bsp_2boards_2agilefox_2configure_2stm32f10x__conf_8h.html#a631dea7b230e600555f979c62af1de21">assert_param</a>(<a class="code" href="group___t_i_m___exported__constants.html#ga99fabffbddc9ca930f80a4480daeecbe">IS_TIM_LIST6_PERIPH</a>(TIMx));</div><div class="line"><a name="l00660"></a><span class="lineno">  660</span>&#160;  <span class="comment">/* Select the Opposite Input Polarity */</span></div><div class="line"><a name="l00661"></a><span class="lineno">  661</span>&#160;  <span class="keywordflow">if</span> (TIM_ICInitStruct-&gt;<a class="code" href="struct_t_i_m___i_c_init_type_def.html#acb97723cac0cc6f15d574afacda018c1">TIM_ICPolarity</a> == <a class="code" href="agilefox_2library_2inc_2stm32f10x__tim_8h.html#abe598596b7dbcac446a4918105fa95a6">TIM_ICPolarity_Rising</a>)</div><div class="line"><a name="l00662"></a><span class="lineno">  662</span>&#160;  {</div><div class="line"><a name="l00663"></a><span class="lineno">  663</span>&#160;    icoppositepolarity = <a class="code" href="agilefox_2library_2inc_2stm32f10x__tim_8h.html#a70c6f5ed30a236bac4c690928e742243">TIM_ICPolarity_Falling</a>;</div><div class="line"><a name="l00664"></a><span class="lineno">  664</span>&#160;  }</div><div class="line"><a name="l00665"></a><span class="lineno">  665</span>&#160;  <span class="keywordflow">else</span></div><div class="line"><a name="l00666"></a><span class="lineno">  666</span>&#160;  {</div><div class="line"><a name="l00667"></a><span class="lineno">  667</span>&#160;    icoppositepolarity = <a class="code" href="agilefox_2library_2inc_2stm32f10x__tim_8h.html#abe598596b7dbcac446a4918105fa95a6">TIM_ICPolarity_Rising</a>;</div><div class="line"><a name="l00668"></a><span class="lineno">  668</span>&#160;  }</div><div class="line"><a name="l00669"></a><span class="lineno">  669</span>&#160;  <span class="comment">/* Select the Opposite Input */</span></div><div class="line"><a name="l00670"></a><span class="lineno">  670</span>&#160;  <span class="keywordflow">if</span> (TIM_ICInitStruct-&gt;<a class="code" href="struct_t_i_m___i_c_init_type_def.html#a70ccc8b1a7d9f0f8edba13fb658bb6a0">TIM_ICSelection</a> == <a class="code" href="agilefox_2library_2inc_2stm32f10x__tim_8h.html#a3d38876044457b7faefe951d367ac8c3">TIM_ICSelection_DirectTI</a>)</div><div class="line"><a name="l00671"></a><span class="lineno">  671</span>&#160;  {</div><div class="line"><a name="l00672"></a><span class="lineno">  672</span>&#160;    icoppositeselection = <a class="code" href="agilefox_2library_2inc_2stm32f10x__tim_8h.html#a2289b684133ac0b81ddfcd860d01b144">TIM_ICSelection_IndirectTI</a>;</div><div class="line"><a name="l00673"></a><span class="lineno">  673</span>&#160;  }</div><div class="line"><a name="l00674"></a><span class="lineno">  674</span>&#160;  <span class="keywordflow">else</span></div><div class="line"><a name="l00675"></a><span class="lineno">  675</span>&#160;  {</div><div class="line"><a name="l00676"></a><span class="lineno">  676</span>&#160;    icoppositeselection = <a class="code" href="agilefox_2library_2inc_2stm32f10x__tim_8h.html#a3d38876044457b7faefe951d367ac8c3">TIM_ICSelection_DirectTI</a>;</div><div class="line"><a name="l00677"></a><span class="lineno">  677</span>&#160;  }</div><div class="line"><a name="l00678"></a><span class="lineno">  678</span>&#160;  <span class="keywordflow">if</span> (TIM_ICInitStruct-&gt;<a class="code" href="struct_t_i_m___i_c_init_type_def.html#a251495d3310ddd8b0ded95f6b8746592">TIM_Channel</a> == <a class="code" href="agilefox_2library_2inc_2stm32f10x__tim_8h.html#a69ea7f558f02c63dd1082d784d2449bd">TIM_Channel_1</a>)</div><div class="line"><a name="l00679"></a><span class="lineno">  679</span>&#160;  {</div><div class="line"><a name="l00680"></a><span class="lineno">  680</span>&#160;    <span class="comment">/* TI1 Configuration */</span></div><div class="line"><a name="l00681"></a><span class="lineno">  681</span>&#160;    TI1_Config(TIMx, TIM_ICInitStruct-&gt;<a class="code" href="struct_t_i_m___i_c_init_type_def.html#acb97723cac0cc6f15d574afacda018c1">TIM_ICPolarity</a>, TIM_ICInitStruct-&gt;<a class="code" href="struct_t_i_m___i_c_init_type_def.html#a70ccc8b1a7d9f0f8edba13fb658bb6a0">TIM_ICSelection</a>,</div><div class="line"><a name="l00682"></a><span class="lineno">  682</span>&#160;               TIM_ICInitStruct-&gt;<a class="code" href="struct_t_i_m___i_c_init_type_def.html#a6816e1c2479bd97b0d2d2f603973d917">TIM_ICFilter</a>);</div><div class="line"><a name="l00683"></a><span class="lineno">  683</span>&#160;    <span class="comment">/* Set the Input Capture Prescaler value */</span></div><div class="line"><a name="l00684"></a><span class="lineno">  684</span>&#160;    <a class="code" href="agilefox_2library_2src_2stm32f10x__tim_8c.html#ab7a8a7a17dbbb9f7cafe4a14ab5883a4">TIM_SetIC1Prescaler</a>(TIMx, TIM_ICInitStruct-&gt;<a class="code" href="struct_t_i_m___i_c_init_type_def.html#a77aaa302d1e8d890dbd46388ae393bac">TIM_ICPrescaler</a>);</div><div class="line"><a name="l00685"></a><span class="lineno">  685</span>&#160;    <span class="comment">/* TI2 Configuration */</span></div><div class="line"><a name="l00686"></a><span class="lineno">  686</span>&#160;    TI2_Config(TIMx, icoppositepolarity, icoppositeselection, TIM_ICInitStruct-&gt;<a class="code" href="struct_t_i_m___i_c_init_type_def.html#a6816e1c2479bd97b0d2d2f603973d917">TIM_ICFilter</a>);</div><div class="line"><a name="l00687"></a><span class="lineno">  687</span>&#160;    <span class="comment">/* Set the Input Capture Prescaler value */</span></div><div class="line"><a name="l00688"></a><span class="lineno">  688</span>&#160;    <a class="code" href="agilefox_2library_2src_2stm32f10x__tim_8c.html#a4d129af8043d59993c008568f70e93ab">TIM_SetIC2Prescaler</a>(TIMx, TIM_ICInitStruct-&gt;<a class="code" href="struct_t_i_m___i_c_init_type_def.html#a77aaa302d1e8d890dbd46388ae393bac">TIM_ICPrescaler</a>);</div><div class="line"><a name="l00689"></a><span class="lineno">  689</span>&#160;  }</div><div class="line"><a name="l00690"></a><span class="lineno">  690</span>&#160;  <span class="keywordflow">else</span></div><div class="line"><a name="l00691"></a><span class="lineno">  691</span>&#160;  { </div><div class="line"><a name="l00692"></a><span class="lineno">  692</span>&#160;    <span class="comment">/* TI2 Configuration */</span></div><div class="line"><a name="l00693"></a><span class="lineno">  693</span>&#160;    TI2_Config(TIMx, TIM_ICInitStruct-&gt;<a class="code" href="struct_t_i_m___i_c_init_type_def.html#acb97723cac0cc6f15d574afacda018c1">TIM_ICPolarity</a>, TIM_ICInitStruct-&gt;<a class="code" href="struct_t_i_m___i_c_init_type_def.html#a70ccc8b1a7d9f0f8edba13fb658bb6a0">TIM_ICSelection</a>,</div><div class="line"><a name="l00694"></a><span class="lineno">  694</span>&#160;               TIM_ICInitStruct-&gt;<a class="code" href="struct_t_i_m___i_c_init_type_def.html#a6816e1c2479bd97b0d2d2f603973d917">TIM_ICFilter</a>);</div><div class="line"><a name="l00695"></a><span class="lineno">  695</span>&#160;    <span class="comment">/* Set the Input Capture Prescaler value */</span></div><div class="line"><a name="l00696"></a><span class="lineno">  696</span>&#160;    <a class="code" href="agilefox_2library_2src_2stm32f10x__tim_8c.html#a4d129af8043d59993c008568f70e93ab">TIM_SetIC2Prescaler</a>(TIMx, TIM_ICInitStruct-&gt;<a class="code" href="struct_t_i_m___i_c_init_type_def.html#a77aaa302d1e8d890dbd46388ae393bac">TIM_ICPrescaler</a>);</div><div class="line"><a name="l00697"></a><span class="lineno">  697</span>&#160;    <span class="comment">/* TI1 Configuration */</span></div><div class="line"><a name="l00698"></a><span class="lineno">  698</span>&#160;    TI1_Config(TIMx, icoppositepolarity, icoppositeselection, TIM_ICInitStruct-&gt;<a class="code" href="struct_t_i_m___i_c_init_type_def.html#a6816e1c2479bd97b0d2d2f603973d917">TIM_ICFilter</a>);</div><div class="line"><a name="l00699"></a><span class="lineno">  699</span>&#160;    <span class="comment">/* Set the Input Capture Prescaler value */</span></div><div class="line"><a name="l00700"></a><span class="lineno">  700</span>&#160;    <a class="code" href="agilefox_2library_2src_2stm32f10x__tim_8c.html#ab7a8a7a17dbbb9f7cafe4a14ab5883a4">TIM_SetIC1Prescaler</a>(TIMx, TIM_ICInitStruct-&gt;<a class="code" href="struct_t_i_m___i_c_init_type_def.html#a77aaa302d1e8d890dbd46388ae393bac">TIM_ICPrescaler</a>);</div><div class="line"><a name="l00701"></a><span class="lineno">  701</span>&#160;  }</div><div class="line"><a name="l00702"></a><span class="lineno">  702</span>&#160;}</div><div class="line"><a name="l00703"></a><span class="lineno">  703</span>&#160;</div><div class="line"><a name="l00712"></a><span class="lineno"><a class="line" href="group___t_i_m___private___functions.html#ga3df4ba3f0727f63ce621e2b2e6035d4f">  712</a></span>&#160;<span class="keywordtype">void</span> <a class="code" href="group___t_i_m___exported___functions.html#ga3df4ba3f0727f63ce621e2b2e6035d4f">TIM_BDTRConfig</a>(<a class="code" href="struct_t_i_m___type_def.html">TIM_TypeDef</a>* TIMx, <a class="code" href="struct_t_i_m___b_d_t_r_init_type_def.html">TIM_BDTRInitTypeDef</a> *TIM_BDTRInitStruct)</div><div class="line"><a name="l00713"></a><span class="lineno">  713</span>&#160;{</div><div class="line"><a name="l00714"></a><span class="lineno">  714</span>&#160;  <span class="comment">/* Check the parameters */</span></div><div class="line"><a name="l00715"></a><span class="lineno">  715</span>&#160;  <a class="code" href="bsp_2boards_2agilefox_2configure_2stm32f10x__conf_8h.html#a631dea7b230e600555f979c62af1de21">assert_param</a>(<a class="code" href="group___t_i_m___exported__constants.html#ga3c489ac3294f0d8f2ec097da909bc8e0">IS_TIM_LIST2_PERIPH</a>(TIMx));</div><div class="line"><a name="l00716"></a><span class="lineno">  716</span>&#160;  <a class="code" href="bsp_2boards_2agilefox_2configure_2stm32f10x__conf_8h.html#a631dea7b230e600555f979c62af1de21">assert_param</a>(<a class="code" href="agilefox_2library_2inc_2stm32f10x__tim_8h.html#a48b4f15f6346e28087edbb9af2ba4f63">IS_TIM_OSSR_STATE</a>(TIM_BDTRInitStruct-&gt;<a class="code" href="struct_t_i_m___b_d_t_r_init_type_def.html#abc0f14fe18b7b49bb85780cb23a52bb8">TIM_OSSRState</a>));</div><div class="line"><a name="l00717"></a><span class="lineno">  717</span>&#160;  <a class="code" href="bsp_2boards_2agilefox_2configure_2stm32f10x__conf_8h.html#a631dea7b230e600555f979c62af1de21">assert_param</a>(<a class="code" href="agilefox_2library_2inc_2stm32f10x__tim_8h.html#ad24fc8836152903b408239284cecfab1">IS_TIM_OSSI_STATE</a>(TIM_BDTRInitStruct-&gt;<a class="code" href="struct_t_i_m___b_d_t_r_init_type_def.html#a649d0314640b8813a123a609421828c9">TIM_OSSIState</a>));</div><div class="line"><a name="l00718"></a><span class="lineno">  718</span>&#160;  <a class="code" href="bsp_2boards_2agilefox_2configure_2stm32f10x__conf_8h.html#a631dea7b230e600555f979c62af1de21">assert_param</a>(<a class="code" href="agilefox_2library_2inc_2stm32f10x__tim_8h.html#acf5e70717f6d13af301331bb043f5d48">IS_TIM_LOCK_LEVEL</a>(TIM_BDTRInitStruct-&gt;<a class="code" href="struct_t_i_m___b_d_t_r_init_type_def.html#a8220160e0239f661cf63a91ae9c545aa">TIM_LOCKLevel</a>));</div><div class="line"><a name="l00719"></a><span class="lineno">  719</span>&#160;  <a class="code" href="bsp_2boards_2agilefox_2configure_2stm32f10x__conf_8h.html#a631dea7b230e600555f979c62af1de21">assert_param</a>(<a class="code" href="agilefox_2library_2inc_2stm32f10x__tim_8h.html#a29dd5484bdc69a467387bd8059b69f0e">IS_TIM_BREAK_STATE</a>(TIM_BDTRInitStruct-&gt;<a class="code" href="struct_t_i_m___b_d_t_r_init_type_def.html#a91400514eba116626f8e8b4d0aee9044">TIM_Break</a>));</div><div class="line"><a name="l00720"></a><span class="lineno">  720</span>&#160;  <a class="code" href="bsp_2boards_2agilefox_2configure_2stm32f10x__conf_8h.html#a631dea7b230e600555f979c62af1de21">assert_param</a>(<a class="code" href="agilefox_2library_2inc_2stm32f10x__tim_8h.html#aa29e33e74c5ff10972357ddd3f47f078">IS_TIM_BREAK_POLARITY</a>(TIM_BDTRInitStruct-&gt;<a class="code" href="struct_t_i_m___b_d_t_r_init_type_def.html#a686eee58b4543f0a5788df44556b6c8e">TIM_BreakPolarity</a>));</div><div class="line"><a name="l00721"></a><span class="lineno">  721</span>&#160;  <a class="code" href="bsp_2boards_2agilefox_2configure_2stm32f10x__conf_8h.html#a631dea7b230e600555f979c62af1de21">assert_param</a>(<a class="code" href="agilefox_2library_2inc_2stm32f10x__tim_8h.html#aabce6b8865d80929bf69c6c3c7780846">IS_TIM_AUTOMATIC_OUTPUT_STATE</a>(TIM_BDTRInitStruct-&gt;<a class="code" href="struct_t_i_m___b_d_t_r_init_type_def.html#a5345b79c70196b6287e66e0c8ff516ba">TIM_AutomaticOutput</a>));</div><div class="line"><a name="l00722"></a><span class="lineno">  722</span>&#160;  <span class="comment">/* Set the Lock level, the Break enable Bit and the Ploarity, the OSSR State,</span></div><div class="line"><a name="l00723"></a><span class="lineno">  723</span>&#160;<span class="comment">     the OSSI State, the dead time value and the Automatic Output Enable Bit */</span></div><div class="line"><a name="l00724"></a><span class="lineno">  724</span>&#160;  TIMx-&gt;<a class="code" href="struct_t_i_m___type_def.html#a2102e247245928fd103c6f6688506fbf">BDTR</a> = (<a class="code" href="_p_e___types_8h.html#a33594304e786b158f3fb30289278f5af">uint32_t</a>)TIM_BDTRInitStruct-&gt;<a class="code" href="struct_t_i_m___b_d_t_r_init_type_def.html#abc0f14fe18b7b49bb85780cb23a52bb8">TIM_OSSRState</a> | TIM_BDTRInitStruct-&gt;<a class="code" href="struct_t_i_m___b_d_t_r_init_type_def.html#a649d0314640b8813a123a609421828c9">TIM_OSSIState</a> |</div><div class="line"><a name="l00725"></a><span class="lineno">  725</span>&#160;             TIM_BDTRInitStruct-&gt;<a class="code" href="struct_t_i_m___b_d_t_r_init_type_def.html#a8220160e0239f661cf63a91ae9c545aa">TIM_LOCKLevel</a> | TIM_BDTRInitStruct-&gt;<a class="code" href="struct_t_i_m___b_d_t_r_init_type_def.html#acd52c40b41fe01d7558e1bf57e99887b">TIM_DeadTime</a> |</div><div class="line"><a name="l00726"></a><span class="lineno">  726</span>&#160;             TIM_BDTRInitStruct-&gt;<a class="code" href="struct_t_i_m___b_d_t_r_init_type_def.html#a91400514eba116626f8e8b4d0aee9044">TIM_Break</a> | TIM_BDTRInitStruct-&gt;<a class="code" href="struct_t_i_m___b_d_t_r_init_type_def.html#a686eee58b4543f0a5788df44556b6c8e">TIM_BreakPolarity</a> |</div><div class="line"><a name="l00727"></a><span class="lineno">  727</span>&#160;             TIM_BDTRInitStruct-&gt;<a class="code" href="struct_t_i_m___b_d_t_r_init_type_def.html#a5345b79c70196b6287e66e0c8ff516ba">TIM_AutomaticOutput</a>;</div><div class="line"><a name="l00728"></a><span class="lineno">  728</span>&#160;}</div><div class="line"><a name="l00729"></a><span class="lineno">  729</span>&#160;</div><div class="line"><a name="l00736"></a><span class="lineno"><a class="line" href="group___t_i_m___private___functions.html#ga1556a0b9a5d53506875fd7de0cbc6b1f">  736</a></span>&#160;<span class="keywordtype">void</span> <a class="code" href="group___t_i_m___exported___functions.html#ga1556a0b9a5d53506875fd7de0cbc6b1f">TIM_TimeBaseStructInit</a>(<a class="code" href="struct_t_i_m___time_base_init_type_def.html">TIM_TimeBaseInitTypeDef</a>* TIM_TimeBaseInitStruct)</div><div class="line"><a name="l00737"></a><span class="lineno">  737</span>&#160;{</div><div class="line"><a name="l00738"></a><span class="lineno">  738</span>&#160;  <span class="comment">/* Set the default configuration */</span></div><div class="line"><a name="l00739"></a><span class="lineno">  739</span>&#160;  TIM_TimeBaseInitStruct-&gt;<a class="code" href="struct_t_i_m___time_base_init_type_def.html#a29f547094a15efca303f2489d0050787">TIM_Period</a> = 0xFFFF;</div><div class="line"><a name="l00740"></a><span class="lineno">  740</span>&#160;  TIM_TimeBaseInitStruct-&gt;<a class="code" href="struct_t_i_m___time_base_init_type_def.html#afb7468d52475ad78bc290e7b42b90ac6">TIM_Prescaler</a> = 0x0000;</div><div class="line"><a name="l00741"></a><span class="lineno">  741</span>&#160;  TIM_TimeBaseInitStruct-&gt;<a class="code" href="struct_t_i_m___time_base_init_type_def.html#a738ff90643f12e35df13f4fc9d3b3a20">TIM_ClockDivision</a> = <a class="code" href="agilefox_2library_2inc_2stm32f10x__tim_8h.html#a88691a07b3976791977d280045b3c850">TIM_CKD_DIV1</a>;</div><div class="line"><a name="l00742"></a><span class="lineno">  742</span>&#160;  TIM_TimeBaseInitStruct-&gt;<a class="code" href="struct_t_i_m___time_base_init_type_def.html#a3f140f33bebe1190c2e8286e15c676b1">TIM_CounterMode</a> = <a class="code" href="agilefox_2library_2inc_2stm32f10x__tim_8h.html#af4cd3ce74af3122507b77c8f6e79c832">TIM_CounterMode_Up</a>;</div><div class="line"><a name="l00743"></a><span class="lineno">  743</span>&#160;  TIM_TimeBaseInitStruct-&gt;<a class="code" href="struct_t_i_m___time_base_init_type_def.html#a5f3b3b2af2338a0f1d0be4bfaf602b72">TIM_RepetitionCounter</a> = 0x0000;</div><div class="line"><a name="l00744"></a><span class="lineno">  744</span>&#160;}</div><div class="line"><a name="l00745"></a><span class="lineno">  745</span>&#160;</div><div class="line"><a name="l00752"></a><span class="lineno"><a class="line" href="group___t_i_m___private___functions.html#ga394683c78ae02837882e36014e11643e">  752</a></span>&#160;<span class="keywordtype">void</span> <a class="code" href="group___t_i_m___exported___functions.html#ga394683c78ae02837882e36014e11643e">TIM_OCStructInit</a>(<a class="code" href="struct_t_i_m___o_c_init_type_def.html">TIM_OCInitTypeDef</a>* TIM_OCInitStruct)</div><div class="line"><a name="l00753"></a><span class="lineno">  753</span>&#160;{</div><div class="line"><a name="l00754"></a><span class="lineno">  754</span>&#160;  <span class="comment">/* Set the default configuration */</span></div><div class="line"><a name="l00755"></a><span class="lineno">  755</span>&#160;  TIM_OCInitStruct-&gt;<a class="code" href="struct_t_i_m___o_c_init_type_def.html#ab579643bb5aecb8e0d75af2e648cb5f6">TIM_OCMode</a> = <a class="code" href="agilefox_2library_2inc_2stm32f10x__tim_8h.html#a54d5745fade3b2f8ea1325e7447ca760">TIM_OCMode_Timing</a>;</div><div class="line"><a name="l00756"></a><span class="lineno">  756</span>&#160;  TIM_OCInitStruct-&gt;<a class="code" href="struct_t_i_m___o_c_init_type_def.html#af0c2c38c672effcb95b4ba8fc2896d1d">TIM_OutputState</a> = <a class="code" href="agilefox_2library_2inc_2stm32f10x__tim_8h.html#a4ad0f484cfa16b5190654da8278940d0">TIM_OutputState_Disable</a>;</div><div class="line"><a name="l00757"></a><span class="lineno">  757</span>&#160;  TIM_OCInitStruct-&gt;<a class="code" href="struct_t_i_m___o_c_init_type_def.html#ae33a1ca0397eb06cbb51c32264cdea13">TIM_OutputNState</a> = <a class="code" href="agilefox_2library_2inc_2stm32f10x__tim_8h.html#ade8506a50fd6ba58273e9da81f6b0b54">TIM_OutputNState_Disable</a>;</div><div class="line"><a name="l00758"></a><span class="lineno">  758</span>&#160;  TIM_OCInitStruct-&gt;<a class="code" href="struct_t_i_m___o_c_init_type_def.html#ad2f91a27da1e29a3383952d5e287aab2">TIM_Pulse</a> = 0x0000;</div><div class="line"><a name="l00759"></a><span class="lineno">  759</span>&#160;  TIM_OCInitStruct-&gt;<a class="code" href="struct_t_i_m___o_c_init_type_def.html#aae7d72f8eb93085bb976167d30b138ff">TIM_OCPolarity</a> = <a class="code" href="agilefox_2library_2inc_2stm32f10x__tim_8h.html#aba2f2de6fd722b8973e0eddeb8644022">TIM_OCPolarity_High</a>;</div><div class="line"><a name="l00760"></a><span class="lineno">  760</span>&#160;  TIM_OCInitStruct-&gt;<a class="code" href="struct_t_i_m___o_c_init_type_def.html#af92a49c44e3564bdbb1d1b7b621ecd98">TIM_OCNPolarity</a> = <a class="code" href="agilefox_2library_2inc_2stm32f10x__tim_8h.html#aba2f2de6fd722b8973e0eddeb8644022">TIM_OCPolarity_High</a>;</div><div class="line"><a name="l00761"></a><span class="lineno">  761</span>&#160;  TIM_OCInitStruct-&gt;<a class="code" href="struct_t_i_m___o_c_init_type_def.html#a7a6994a1470c512ce6302a1f32f04f4a">TIM_OCIdleState</a> = <a class="code" href="agilefox_2library_2inc_2stm32f10x__tim_8h.html#ace5465bc9e90ba7862b3af9e6cc9b97e">TIM_OCIdleState_Reset</a>;</div><div class="line"><a name="l00762"></a><span class="lineno">  762</span>&#160;  TIM_OCInitStruct-&gt;<a class="code" href="struct_t_i_m___o_c_init_type_def.html#a9c1eab3bbc010aa2c14343fea21fb851">TIM_OCNIdleState</a> = <a class="code" href="agilefox_2library_2inc_2stm32f10x__tim_8h.html#a329a32820cdba0af9c4b7a04177e8fdd">TIM_OCNIdleState_Reset</a>;</div><div class="line"><a name="l00763"></a><span class="lineno">  763</span>&#160;}</div><div class="line"><a name="l00764"></a><span class="lineno">  764</span>&#160;</div><div class="line"><a name="l00771"></a><span class="lineno"><a class="line" href="group___t_i_m___private___functions.html#ga5005dac8e4e8a4c7fc2a0ef05b77cc50">  771</a></span>&#160;<span class="keywordtype">void</span> <a class="code" href="group___t_i_m___exported___functions.html#ga5005dac8e4e8a4c7fc2a0ef05b77cc50">TIM_ICStructInit</a>(<a class="code" href="struct_t_i_m___i_c_init_type_def.html">TIM_ICInitTypeDef</a>* TIM_ICInitStruct)</div><div class="line"><a name="l00772"></a><span class="lineno">  772</span>&#160;{</div><div class="line"><a name="l00773"></a><span class="lineno">  773</span>&#160;  <span class="comment">/* Set the default configuration */</span></div><div class="line"><a name="l00774"></a><span class="lineno">  774</span>&#160;  TIM_ICInitStruct-&gt;<a class="code" href="struct_t_i_m___i_c_init_type_def.html#a251495d3310ddd8b0ded95f6b8746592">TIM_Channel</a> = <a class="code" href="agilefox_2library_2inc_2stm32f10x__tim_8h.html#a69ea7f558f02c63dd1082d784d2449bd">TIM_Channel_1</a>;</div><div class="line"><a name="l00775"></a><span class="lineno">  775</span>&#160;  TIM_ICInitStruct-&gt;<a class="code" href="struct_t_i_m___i_c_init_type_def.html#acb97723cac0cc6f15d574afacda018c1">TIM_ICPolarity</a> = <a class="code" href="agilefox_2library_2inc_2stm32f10x__tim_8h.html#abe598596b7dbcac446a4918105fa95a6">TIM_ICPolarity_Rising</a>;</div><div class="line"><a name="l00776"></a><span class="lineno">  776</span>&#160;  TIM_ICInitStruct-&gt;<a class="code" href="struct_t_i_m___i_c_init_type_def.html#a70ccc8b1a7d9f0f8edba13fb658bb6a0">TIM_ICSelection</a> = <a class="code" href="agilefox_2library_2inc_2stm32f10x__tim_8h.html#a3d38876044457b7faefe951d367ac8c3">TIM_ICSelection_DirectTI</a>;</div><div class="line"><a name="l00777"></a><span class="lineno">  777</span>&#160;  TIM_ICInitStruct-&gt;<a class="code" href="struct_t_i_m___i_c_init_type_def.html#a77aaa302d1e8d890dbd46388ae393bac">TIM_ICPrescaler</a> = <a class="code" href="agilefox_2library_2inc_2stm32f10x__tim_8h.html#a8acb44abe3147d883685c1f9f1ce410e">TIM_ICPSC_DIV1</a>;</div><div class="line"><a name="l00778"></a><span class="lineno">  778</span>&#160;  TIM_ICInitStruct-&gt;<a class="code" href="struct_t_i_m___i_c_init_type_def.html#a6816e1c2479bd97b0d2d2f603973d917">TIM_ICFilter</a> = 0x00;</div><div class="line"><a name="l00779"></a><span class="lineno">  779</span>&#160;}</div><div class="line"><a name="l00780"></a><span class="lineno">  780</span>&#160;</div><div class="line"><a name="l00787"></a><span class="lineno"><a class="line" href="group___t_i_m___private___functions.html#gaea0f49938cda8ae0738162194798afc6">  787</a></span>&#160;<span class="keywordtype">void</span> <a class="code" href="group___t_i_m___exported___functions.html#gaea0f49938cda8ae0738162194798afc6">TIM_BDTRStructInit</a>(<a class="code" href="struct_t_i_m___b_d_t_r_init_type_def.html">TIM_BDTRInitTypeDef</a>* TIM_BDTRInitStruct)</div><div class="line"><a name="l00788"></a><span class="lineno">  788</span>&#160;{</div><div class="line"><a name="l00789"></a><span class="lineno">  789</span>&#160;  <span class="comment">/* Set the default configuration */</span></div><div class="line"><a name="l00790"></a><span class="lineno">  790</span>&#160;  TIM_BDTRInitStruct-&gt;<a class="code" href="struct_t_i_m___b_d_t_r_init_type_def.html#abc0f14fe18b7b49bb85780cb23a52bb8">TIM_OSSRState</a> = <a class="code" href="agilefox_2library_2inc_2stm32f10x__tim_8h.html#a766dfd8b3c32ec1b8b446f0e2dbe7b97">TIM_OSSRState_Disable</a>;</div><div class="line"><a name="l00791"></a><span class="lineno">  791</span>&#160;  TIM_BDTRInitStruct-&gt;<a class="code" href="struct_t_i_m___b_d_t_r_init_type_def.html#a649d0314640b8813a123a609421828c9">TIM_OSSIState</a> = <a class="code" href="agilefox_2library_2inc_2stm32f10x__tim_8h.html#ae1962736fd5cad82e97a5814ef6758bd">TIM_OSSIState_Disable</a>;</div><div class="line"><a name="l00792"></a><span class="lineno">  792</span>&#160;  TIM_BDTRInitStruct-&gt;<a class="code" href="struct_t_i_m___b_d_t_r_init_type_def.html#a8220160e0239f661cf63a91ae9c545aa">TIM_LOCKLevel</a> = <a class="code" href="agilefox_2library_2inc_2stm32f10x__tim_8h.html#a84d318c62d3e5dfe7082610d03e11f2f">TIM_LOCKLevel_OFF</a>;</div><div class="line"><a name="l00793"></a><span class="lineno">  793</span>&#160;  TIM_BDTRInitStruct-&gt;<a class="code" href="struct_t_i_m___b_d_t_r_init_type_def.html#acd52c40b41fe01d7558e1bf57e99887b">TIM_DeadTime</a> = 0x00;</div><div class="line"><a name="l00794"></a><span class="lineno">  794</span>&#160;  TIM_BDTRInitStruct-&gt;<a class="code" href="struct_t_i_m___b_d_t_r_init_type_def.html#a91400514eba116626f8e8b4d0aee9044">TIM_Break</a> = <a class="code" href="agilefox_2library_2inc_2stm32f10x__tim_8h.html#a31ba16dd70ad4d99adc911f7bf6662e5">TIM_Break_Disable</a>;</div><div class="line"><a name="l00795"></a><span class="lineno">  795</span>&#160;  TIM_BDTRInitStruct-&gt;<a class="code" href="struct_t_i_m___b_d_t_r_init_type_def.html#a686eee58b4543f0a5788df44556b6c8e">TIM_BreakPolarity</a> = <a class="code" href="agilefox_2library_2inc_2stm32f10x__tim_8h.html#a565656ca81d17f9a1807afe3971dff6e">TIM_BreakPolarity_Low</a>;</div><div class="line"><a name="l00796"></a><span class="lineno">  796</span>&#160;  TIM_BDTRInitStruct-&gt;<a class="code" href="struct_t_i_m___b_d_t_r_init_type_def.html#a5345b79c70196b6287e66e0c8ff516ba">TIM_AutomaticOutput</a> = <a class="code" href="agilefox_2library_2inc_2stm32f10x__tim_8h.html#a0f80ba4fbadd434bc82ca63e904ace41">TIM_AutomaticOutput_Disable</a>;</div><div class="line"><a name="l00797"></a><span class="lineno">  797</span>&#160;}</div><div class="line"><a name="l00798"></a><span class="lineno">  798</span>&#160;</div><div class="line"><a name="l00806"></a><span class="lineno"><a class="line" href="group___t_i_m___private___functions.html#ga2bdc275bcbd2ce9d1ba632e6c89896b7">  806</a></span>&#160;<span class="keywordtype">void</span> <a class="code" href="group___t_i_m___exported___functions.html#ga2bdc275bcbd2ce9d1ba632e6c89896b7">TIM_Cmd</a>(<a class="code" href="struct_t_i_m___type_def.html">TIM_TypeDef</a>* TIMx, <a class="code" href="agilefox_2library_2inc_2stm32f10x__type_8h.html#ac9a7e9a35d2513ec15c3b537aaa4fba1">FunctionalState</a> NewState)</div><div class="line"><a name="l00807"></a><span class="lineno">  807</span>&#160;{</div><div class="line"><a name="l00808"></a><span class="lineno">  808</span>&#160;  <span class="comment">/* Check the parameters */</span></div><div class="line"><a name="l00809"></a><span class="lineno">  809</span>&#160;  <a class="code" href="bsp_2boards_2agilefox_2configure_2stm32f10x__conf_8h.html#a631dea7b230e600555f979c62af1de21">assert_param</a>(<a class="code" href="agilefox_2library_2inc_2stm32f10x__tim_8h.html#a71710da28a59c007a1d2ddee18a5ffcc">IS_TIM_ALL_PERIPH</a>(TIMx));</div><div class="line"><a name="l00810"></a><span class="lineno">  810</span>&#160;  <a class="code" href="bsp_2boards_2agilefox_2configure_2stm32f10x__conf_8h.html#a631dea7b230e600555f979c62af1de21">assert_param</a>(<a class="code" href="agilefox_2library_2inc_2stm32f10x__type_8h.html#affaf7c3f537d7a3370b1bbdda67a2bf6">IS_FUNCTIONAL_STATE</a>(NewState));</div><div class="line"><a name="l00811"></a><span class="lineno">  811</span>&#160;  </div><div class="line"><a name="l00812"></a><span class="lineno">  812</span>&#160;  <span class="keywordflow">if</span> (NewState != <a class="code" href="group___l_p_c___types___public___types.html#ggac9a7e9a35d2513ec15c3b537aaa4fba1ad3a9df141be0ccf10389b640f492b26d">DISABLE</a>)</div><div class="line"><a name="l00813"></a><span class="lineno">  813</span>&#160;  {</div><div class="line"><a name="l00814"></a><span class="lineno">  814</span>&#160;    <span class="comment">/* Enable the TIM Counter */</span></div><div class="line"><a name="l00815"></a><span class="lineno">  815</span>&#160;    TIMx-&gt;<a class="code" href="struct_t_i_m___type_def.html#aa6d6b145c88b7fab2f582c4ac7e25f10">CR1</a> |= <a class="code" href="agilefox_2library_2inc_2stm32f10x__map_8h.html#a93d86355e5e3b399ed45e1ca83abed2a">TIM_CR1_CEN</a>;</div><div class="line"><a name="l00816"></a><span class="lineno">  816</span>&#160;  }</div><div class="line"><a name="l00817"></a><span class="lineno">  817</span>&#160;  <span class="keywordflow">else</span></div><div class="line"><a name="l00818"></a><span class="lineno">  818</span>&#160;  {</div><div class="line"><a name="l00819"></a><span class="lineno">  819</span>&#160;    <span class="comment">/* Disable the TIM Counter */</span></div><div class="line"><a name="l00820"></a><span class="lineno">  820</span>&#160;    TIMx-&gt;<a class="code" href="struct_t_i_m___type_def.html#aa6d6b145c88b7fab2f582c4ac7e25f10">CR1</a> &amp;= (<a class="code" href="_p_e___types_8h.html#a1f1825b69244eb3ad2c7165ddc99c956">uint16_t</a>)(~((<a class="code" href="_p_e___types_8h.html#a1f1825b69244eb3ad2c7165ddc99c956">uint16_t</a>)<a class="code" href="agilefox_2library_2inc_2stm32f10x__map_8h.html#a93d86355e5e3b399ed45e1ca83abed2a">TIM_CR1_CEN</a>));</div><div class="line"><a name="l00821"></a><span class="lineno">  821</span>&#160;  }</div><div class="line"><a name="l00822"></a><span class="lineno">  822</span>&#160;}</div><div class="line"><a name="l00823"></a><span class="lineno">  823</span>&#160;</div><div class="line"><a name="l00831"></a><span class="lineno"><a class="line" href="group___t_i_m___private___functions.html#ga3e59ebced2ab8e0b817c460f1670e97d">  831</a></span>&#160;<span class="keywordtype">void</span> <a class="code" href="group___t_i_m___exported___functions.html#ga3e59ebced2ab8e0b817c460f1670e97d">TIM_CtrlPWMOutputs</a>(<a class="code" href="struct_t_i_m___type_def.html">TIM_TypeDef</a>* TIMx, <a class="code" href="agilefox_2library_2inc_2stm32f10x__type_8h.html#ac9a7e9a35d2513ec15c3b537aaa4fba1">FunctionalState</a> NewState)</div><div class="line"><a name="l00832"></a><span class="lineno">  832</span>&#160;{</div><div class="line"><a name="l00833"></a><span class="lineno">  833</span>&#160;  <span class="comment">/* Check the parameters */</span></div><div class="line"><a name="l00834"></a><span class="lineno">  834</span>&#160;  <a class="code" href="bsp_2boards_2agilefox_2configure_2stm32f10x__conf_8h.html#a631dea7b230e600555f979c62af1de21">assert_param</a>(<a class="code" href="group___t_i_m___exported__constants.html#ga3c489ac3294f0d8f2ec097da909bc8e0">IS_TIM_LIST2_PERIPH</a>(TIMx));</div><div class="line"><a name="l00835"></a><span class="lineno">  835</span>&#160;  <a class="code" href="bsp_2boards_2agilefox_2configure_2stm32f10x__conf_8h.html#a631dea7b230e600555f979c62af1de21">assert_param</a>(<a class="code" href="agilefox_2library_2inc_2stm32f10x__type_8h.html#affaf7c3f537d7a3370b1bbdda67a2bf6">IS_FUNCTIONAL_STATE</a>(NewState));</div><div class="line"><a name="l00836"></a><span class="lineno">  836</span>&#160;  <span class="keywordflow">if</span> (NewState != <a class="code" href="group___l_p_c___types___public___types.html#ggac9a7e9a35d2513ec15c3b537aaa4fba1ad3a9df141be0ccf10389b640f492b26d">DISABLE</a>)</div><div class="line"><a name="l00837"></a><span class="lineno">  837</span>&#160;  {</div><div class="line"><a name="l00838"></a><span class="lineno">  838</span>&#160;    <span class="comment">/* Enable the TIM Main Output */</span></div><div class="line"><a name="l00839"></a><span class="lineno">  839</span>&#160;    TIMx-&gt;<a class="code" href="struct_t_i_m___type_def.html#a2102e247245928fd103c6f6688506fbf">BDTR</a> |= <a class="code" href="agilefox_2library_2inc_2stm32f10x__map_8h.html#a277a096614829feba2d0a4fbb7d3dffc">TIM_BDTR_MOE</a>;</div><div class="line"><a name="l00840"></a><span class="lineno">  840</span>&#160;  }</div><div class="line"><a name="l00841"></a><span class="lineno">  841</span>&#160;  <span class="keywordflow">else</span></div><div class="line"><a name="l00842"></a><span class="lineno">  842</span>&#160;  {</div><div class="line"><a name="l00843"></a><span class="lineno">  843</span>&#160;    <span class="comment">/* Disable the TIM Main Output */</span></div><div class="line"><a name="l00844"></a><span class="lineno">  844</span>&#160;    TIMx-&gt;<a class="code" href="struct_t_i_m___type_def.html#a2102e247245928fd103c6f6688506fbf">BDTR</a> &amp;= (<a class="code" href="_p_e___types_8h.html#a1f1825b69244eb3ad2c7165ddc99c956">uint16_t</a>)(~((<a class="code" href="_p_e___types_8h.html#a1f1825b69244eb3ad2c7165ddc99c956">uint16_t</a>)<a class="code" href="agilefox_2library_2inc_2stm32f10x__map_8h.html#a277a096614829feba2d0a4fbb7d3dffc">TIM_BDTR_MOE</a>));</div><div class="line"><a name="l00845"></a><span class="lineno">  845</span>&#160;  }  </div><div class="line"><a name="l00846"></a><span class="lineno">  846</span>&#160;}</div><div class="line"><a name="l00847"></a><span class="lineno">  847</span>&#160;</div><div class="line"><a name="l00872"></a><span class="lineno"><a class="line" href="group___t_i_m___private___functions.html#ga70e3d6c09d55ee69002e154c85cd40e4">  872</a></span>&#160;<span class="keywordtype">void</span> <a class="code" href="agilefox_2library_2src_2stm32f10x__tim_8c.html#a42967f9b08dc149346cc72e699110184">TIM_ITConfig</a>(<a class="code" href="struct_t_i_m___type_def.html">TIM_TypeDef</a>* TIMx, <a class="code" href="_p_e___types_8h.html#a1f1825b69244eb3ad2c7165ddc99c956">uint16_t</a> TIM_IT, <a class="code" href="agilefox_2library_2inc_2stm32f10x__type_8h.html#ac9a7e9a35d2513ec15c3b537aaa4fba1">FunctionalState</a> NewState)</div><div class="line"><a name="l00873"></a><span class="lineno">  873</span>&#160;{  </div><div class="line"><a name="l00874"></a><span class="lineno">  874</span>&#160;  <span class="comment">/* Check the parameters */</span></div><div class="line"><a name="l00875"></a><span class="lineno">  875</span>&#160;  <a class="code" href="bsp_2boards_2agilefox_2configure_2stm32f10x__conf_8h.html#a631dea7b230e600555f979c62af1de21">assert_param</a>(<a class="code" href="agilefox_2library_2inc_2stm32f10x__tim_8h.html#a71710da28a59c007a1d2ddee18a5ffcc">IS_TIM_ALL_PERIPH</a>(TIMx));</div><div class="line"><a name="l00876"></a><span class="lineno">  876</span>&#160;  <a class="code" href="bsp_2boards_2agilefox_2configure_2stm32f10x__conf_8h.html#a631dea7b230e600555f979c62af1de21">assert_param</a>(<a class="code" href="agilefox_2library_2inc_2stm32f10x__tim_8h.html#a14fce0f8dbe0925e45b415b34bd162c9">IS_TIM_IT</a>(TIM_IT));</div><div class="line"><a name="l00877"></a><span class="lineno">  877</span>&#160;  <a class="code" href="bsp_2boards_2agilefox_2configure_2stm32f10x__conf_8h.html#a631dea7b230e600555f979c62af1de21">assert_param</a>(<a class="code" href="agilefox_2library_2inc_2stm32f10x__type_8h.html#affaf7c3f537d7a3370b1bbdda67a2bf6">IS_FUNCTIONAL_STATE</a>(NewState));</div><div class="line"><a name="l00878"></a><span class="lineno">  878</span>&#160;  </div><div class="line"><a name="l00879"></a><span class="lineno">  879</span>&#160;  <span class="keywordflow">if</span> (NewState != <a class="code" href="group___l_p_c___types___public___types.html#ggac9a7e9a35d2513ec15c3b537aaa4fba1ad3a9df141be0ccf10389b640f492b26d">DISABLE</a>)</div><div class="line"><a name="l00880"></a><span class="lineno">  880</span>&#160;  {</div><div class="line"><a name="l00881"></a><span class="lineno">  881</span>&#160;    <span class="comment">/* Enable the Interrupt sources */</span></div><div class="line"><a name="l00882"></a><span class="lineno">  882</span>&#160;    TIMx-&gt;<a class="code" href="struct_t_i_m___type_def.html#ad76da44dc338134b244f4fffb71e1608">DIER</a> |= TIM_IT;</div><div class="line"><a name="l00883"></a><span class="lineno">  883</span>&#160;  }</div><div class="line"><a name="l00884"></a><span class="lineno">  884</span>&#160;  <span class="keywordflow">else</span></div><div class="line"><a name="l00885"></a><span class="lineno">  885</span>&#160;  {</div><div class="line"><a name="l00886"></a><span class="lineno">  886</span>&#160;    <span class="comment">/* Disable the Interrupt sources */</span></div><div class="line"><a name="l00887"></a><span class="lineno">  887</span>&#160;    TIMx-&gt;<a class="code" href="struct_t_i_m___type_def.html#ad76da44dc338134b244f4fffb71e1608">DIER</a> &amp;= (<a class="code" href="_p_e___types_8h.html#a1f1825b69244eb3ad2c7165ddc99c956">uint16_t</a>)~TIM_IT;</div><div class="line"><a name="l00888"></a><span class="lineno">  888</span>&#160;  }</div><div class="line"><a name="l00889"></a><span class="lineno">  889</span>&#160;}</div><div class="line"><a name="l00890"></a><span class="lineno">  890</span>&#160;</div><div class="line"><a name="l00909"></a><span class="lineno"><a class="line" href="group___t_i_m___private___functions.html#ga38bd4ffda920dd4f7655a0a2c6100a6e">  909</a></span>&#160;<span class="keywordtype">void</span> <a class="code" href="agilefox_2library_2src_2stm32f10x__tim_8c.html#a0d8fd398f0152cbca30efd6dfcebeb1b">TIM_GenerateEvent</a>(<a class="code" href="struct_t_i_m___type_def.html">TIM_TypeDef</a>* TIMx, <a class="code" href="_p_e___types_8h.html#a1f1825b69244eb3ad2c7165ddc99c956">uint16_t</a> TIM_EventSource)</div><div class="line"><a name="l00910"></a><span class="lineno">  910</span>&#160;{ </div><div class="line"><a name="l00911"></a><span class="lineno">  911</span>&#160;  <span class="comment">/* Check the parameters */</span></div><div class="line"><a name="l00912"></a><span class="lineno">  912</span>&#160;  <a class="code" href="bsp_2boards_2agilefox_2configure_2stm32f10x__conf_8h.html#a631dea7b230e600555f979c62af1de21">assert_param</a>(<a class="code" href="agilefox_2library_2inc_2stm32f10x__tim_8h.html#a71710da28a59c007a1d2ddee18a5ffcc">IS_TIM_ALL_PERIPH</a>(TIMx));</div><div class="line"><a name="l00913"></a><span class="lineno">  913</span>&#160;  <a class="code" href="bsp_2boards_2agilefox_2configure_2stm32f10x__conf_8h.html#a631dea7b230e600555f979c62af1de21">assert_param</a>(<a class="code" href="agilefox_2library_2inc_2stm32f10x__tim_8h.html#a4ac88c3e43c8250114ea81a6e052d58a">IS_TIM_EVENT_SOURCE</a>(TIM_EventSource));</div><div class="line"><a name="l00914"></a><span class="lineno">  914</span>&#160;  </div><div class="line"><a name="l00915"></a><span class="lineno">  915</span>&#160;  <span class="comment">/* Set the event sources */</span></div><div class="line"><a name="l00916"></a><span class="lineno">  916</span>&#160;  TIMx-&gt;<a class="code" href="struct_t_i_m___type_def.html#ade5124b97ae662bfff56575d2d291e65">EGR</a> = TIM_EventSource;</div><div class="line"><a name="l00917"></a><span class="lineno">  917</span>&#160;}</div><div class="line"><a name="l00918"></a><span class="lineno">  918</span>&#160;</div><div class="line"><a name="l00937"></a><span class="lineno"><a class="line" href="group___t_i_m___private___functions.html#gad7156f84c436c8ac92cd789611826d09">  937</a></span>&#160;<span class="keywordtype">void</span> <a class="code" href="agilefox_2library_2src_2stm32f10x__tim_8c.html#a7e3de141bdf5ae70f4a04853f6cf1590">TIM_DMAConfig</a>(<a class="code" href="struct_t_i_m___type_def.html">TIM_TypeDef</a>* TIMx, <a class="code" href="_p_e___types_8h.html#a1f1825b69244eb3ad2c7165ddc99c956">uint16_t</a> TIM_DMABase, <a class="code" href="_p_e___types_8h.html#a1f1825b69244eb3ad2c7165ddc99c956">uint16_t</a> TIM_DMABurstLength)</div><div class="line"><a name="l00938"></a><span class="lineno">  938</span>&#160;{</div><div class="line"><a name="l00939"></a><span class="lineno">  939</span>&#160;  <span class="comment">/* Check the parameters */</span></div><div class="line"><a name="l00940"></a><span class="lineno">  940</span>&#160;  <a class="code" href="bsp_2boards_2agilefox_2configure_2stm32f10x__conf_8h.html#a631dea7b230e600555f979c62af1de21">assert_param</a>(<a class="code" href="group___t_i_m___exported__constants.html#ga9c2699fd3d0c0901f8ac706c3d2dfe10">IS_TIM_LIST4_PERIPH</a>(TIMx));</div><div class="line"><a name="l00941"></a><span class="lineno">  941</span>&#160;  <a class="code" href="bsp_2boards_2agilefox_2configure_2stm32f10x__conf_8h.html#a631dea7b230e600555f979c62af1de21">assert_param</a>(<a class="code" href="agilefox_2library_2inc_2stm32f10x__tim_8h.html#af565551f2619b1368fed7ef1ba7414de">IS_TIM_DMA_BASE</a>(TIM_DMABase));</div><div class="line"><a name="l00942"></a><span class="lineno">  942</span>&#160;  <a class="code" href="bsp_2boards_2agilefox_2configure_2stm32f10x__conf_8h.html#a631dea7b230e600555f979c62af1de21">assert_param</a>(<a class="code" href="agilefox_2library_2inc_2stm32f10x__tim_8h.html#afd09cf0887b01a15101ba7dd6e2b4ba7">IS_TIM_DMA_LENGTH</a>(TIM_DMABurstLength));</div><div class="line"><a name="l00943"></a><span class="lineno">  943</span>&#160;  <span class="comment">/* Set the DMA Base and the DMA Burst Length */</span></div><div class="line"><a name="l00944"></a><span class="lineno">  944</span>&#160;  TIMx-&gt;<a class="code" href="struct_t_i_m___type_def.html#a401f7a8197e99b6284df1a9b91fc7653">DCR</a> = TIM_DMABase | TIM_DMABurstLength;</div><div class="line"><a name="l00945"></a><span class="lineno">  945</span>&#160;}</div><div class="line"><a name="l00946"></a><span class="lineno">  946</span>&#160;</div><div class="line"><a name="l00964"></a><span class="lineno"><a class="line" href="group___t_i_m___private___functions.html#ga24700389cfa3ea9b42234933b23f1399">  964</a></span>&#160;<span class="keywordtype">void</span> <a class="code" href="agilefox_2library_2src_2stm32f10x__tim_8c.html#ac961275a78de716feca693d4aa98a626">TIM_DMACmd</a>(<a class="code" href="struct_t_i_m___type_def.html">TIM_TypeDef</a>* TIMx, <a class="code" href="_p_e___types_8h.html#a1f1825b69244eb3ad2c7165ddc99c956">uint16_t</a> TIM_DMASource, <a class="code" href="agilefox_2library_2inc_2stm32f10x__type_8h.html#ac9a7e9a35d2513ec15c3b537aaa4fba1">FunctionalState</a> NewState)</div><div class="line"><a name="l00965"></a><span class="lineno">  965</span>&#160;{ </div><div class="line"><a name="l00966"></a><span class="lineno">  966</span>&#160;  <span class="comment">/* Check the parameters */</span></div><div class="line"><a name="l00967"></a><span class="lineno">  967</span>&#160;  <a class="code" href="bsp_2boards_2agilefox_2configure_2stm32f10x__conf_8h.html#a631dea7b230e600555f979c62af1de21">assert_param</a>(<a class="code" href="group___t_i_m___exported__constants.html#ga24ff46311f2d074ec6bd93f2972d1d9b">IS_TIM_LIST9_PERIPH</a>(TIMx));</div><div class="line"><a name="l00968"></a><span class="lineno">  968</span>&#160;  <a class="code" href="bsp_2boards_2agilefox_2configure_2stm32f10x__conf_8h.html#a631dea7b230e600555f979c62af1de21">assert_param</a>(<a class="code" href="agilefox_2library_2inc_2stm32f10x__tim_8h.html#afb9cb1995ea4cd37db6032d80a49cd47">IS_TIM_DMA_SOURCE</a>(TIM_DMASource));</div><div class="line"><a name="l00969"></a><span class="lineno">  969</span>&#160;  <a class="code" href="bsp_2boards_2agilefox_2configure_2stm32f10x__conf_8h.html#a631dea7b230e600555f979c62af1de21">assert_param</a>(<a class="code" href="agilefox_2library_2inc_2stm32f10x__type_8h.html#affaf7c3f537d7a3370b1bbdda67a2bf6">IS_FUNCTIONAL_STATE</a>(NewState));</div><div class="line"><a name="l00970"></a><span class="lineno">  970</span>&#160;  </div><div class="line"><a name="l00971"></a><span class="lineno">  971</span>&#160;  <span class="keywordflow">if</span> (NewState != <a class="code" href="group___l_p_c___types___public___types.html#ggac9a7e9a35d2513ec15c3b537aaa4fba1ad3a9df141be0ccf10389b640f492b26d">DISABLE</a>)</div><div class="line"><a name="l00972"></a><span class="lineno">  972</span>&#160;  {</div><div class="line"><a name="l00973"></a><span class="lineno">  973</span>&#160;    <span class="comment">/* Enable the DMA sources */</span></div><div class="line"><a name="l00974"></a><span class="lineno">  974</span>&#160;    TIMx-&gt;<a class="code" href="struct_t_i_m___type_def.html#ad76da44dc338134b244f4fffb71e1608">DIER</a> |= TIM_DMASource; </div><div class="line"><a name="l00975"></a><span class="lineno">  975</span>&#160;  }</div><div class="line"><a name="l00976"></a><span class="lineno">  976</span>&#160;  <span class="keywordflow">else</span></div><div class="line"><a name="l00977"></a><span class="lineno">  977</span>&#160;  {</div><div class="line"><a name="l00978"></a><span class="lineno">  978</span>&#160;    <span class="comment">/* Disable the DMA sources */</span></div><div class="line"><a name="l00979"></a><span class="lineno">  979</span>&#160;    TIMx-&gt;<a class="code" href="struct_t_i_m___type_def.html#ad76da44dc338134b244f4fffb71e1608">DIER</a> &amp;= (<a class="code" href="_p_e___types_8h.html#a1f1825b69244eb3ad2c7165ddc99c956">uint16_t</a>)~TIM_DMASource;</div><div class="line"><a name="l00980"></a><span class="lineno">  980</span>&#160;  }</div><div class="line"><a name="l00981"></a><span class="lineno">  981</span>&#160;}</div><div class="line"><a name="l00982"></a><span class="lineno">  982</span>&#160;</div><div class="line"><a name="l00989"></a><span class="lineno"><a class="line" href="group___t_i_m___private___functions.html#ga2394f0221709c0659874f9a4184cf86e">  989</a></span>&#160;<span class="keywordtype">void</span> <a class="code" href="group___t_i_m___exported___functions.html#ga2394f0221709c0659874f9a4184cf86e">TIM_InternalClockConfig</a>(<a class="code" href="struct_t_i_m___type_def.html">TIM_TypeDef</a>* TIMx)</div><div class="line"><a name="l00990"></a><span class="lineno">  990</span>&#160;{</div><div class="line"><a name="l00991"></a><span class="lineno">  991</span>&#160;  <span class="comment">/* Check the parameters */</span></div><div class="line"><a name="l00992"></a><span class="lineno">  992</span>&#160;  <a class="code" href="bsp_2boards_2agilefox_2configure_2stm32f10x__conf_8h.html#a631dea7b230e600555f979c62af1de21">assert_param</a>(<a class="code" href="group___t_i_m___exported__constants.html#ga99fabffbddc9ca930f80a4480daeecbe">IS_TIM_LIST6_PERIPH</a>(TIMx));</div><div class="line"><a name="l00993"></a><span class="lineno">  993</span>&#160;  <span class="comment">/* Disable slave mode to clock the prescaler directly with the internal clock */</span></div><div class="line"><a name="l00994"></a><span class="lineno">  994</span>&#160;  TIMx-&gt;<a class="code" href="struct_t_i_m___type_def.html#a276915da29a7637178afc7aed189f2eb">SMCR</a> &amp;=  (<a class="code" href="_p_e___types_8h.html#a1f1825b69244eb3ad2c7165ddc99c956">uint16_t</a>)(~((<a class="code" href="_p_e___types_8h.html#a1f1825b69244eb3ad2c7165ddc99c956">uint16_t</a>)<a class="code" href="agilefox_2library_2inc_2stm32f10x__map_8h.html#ae92349731a6107e0f3a251b44a67c7ea">TIM_SMCR_SMS</a>));</div><div class="line"><a name="l00995"></a><span class="lineno">  995</span>&#160;}</div><div class="line"><a name="l00996"></a><span class="lineno">  996</span>&#160;</div><div class="line"><a name="l01008"></a><span class="lineno"><a class="line" href="group___t_i_m___private___functions.html#gabef227d21d9e121e6a4ec5ab6223f5a9"> 1008</a></span>&#160;<span class="keywordtype">void</span> <a class="code" href="agilefox_2library_2src_2stm32f10x__tim_8c.html#ae23c75f2714f5f7d527312b80f10edcc">TIM_ITRxExternalClockConfig</a>(<a class="code" href="struct_t_i_m___type_def.html">TIM_TypeDef</a>* TIMx, <a class="code" href="_p_e___types_8h.html#a1f1825b69244eb3ad2c7165ddc99c956">uint16_t</a> TIM_InputTriggerSource)</div><div class="line"><a name="l01009"></a><span class="lineno"> 1009</span>&#160;{</div><div class="line"><a name="l01010"></a><span class="lineno"> 1010</span>&#160;  <span class="comment">/* Check the parameters */</span></div><div class="line"><a name="l01011"></a><span class="lineno"> 1011</span>&#160;  <a class="code" href="bsp_2boards_2agilefox_2configure_2stm32f10x__conf_8h.html#a631dea7b230e600555f979c62af1de21">assert_param</a>(<a class="code" href="group___t_i_m___exported__constants.html#ga99fabffbddc9ca930f80a4480daeecbe">IS_TIM_LIST6_PERIPH</a>(TIMx));</div><div class="line"><a name="l01012"></a><span class="lineno"> 1012</span>&#160;  <a class="code" href="bsp_2boards_2agilefox_2configure_2stm32f10x__conf_8h.html#a631dea7b230e600555f979c62af1de21">assert_param</a>(<a class="code" href="agilefox_2library_2inc_2stm32f10x__tim_8h.html#a1ce6c387021e2fdaf3fa3d7cd3eae962">IS_TIM_INTERNAL_TRIGGER_SELECTION</a>(TIM_InputTriggerSource));</div><div class="line"><a name="l01013"></a><span class="lineno"> 1013</span>&#160;  <span class="comment">/* Select the Internal Trigger */</span></div><div class="line"><a name="l01014"></a><span class="lineno"> 1014</span>&#160;  <a class="code" href="agilefox_2library_2src_2stm32f10x__tim_8c.html#a7839f297b973f919caf3d9018a55b198">TIM_SelectInputTrigger</a>(TIMx, TIM_InputTriggerSource);</div><div class="line"><a name="l01015"></a><span class="lineno"> 1015</span>&#160;  <span class="comment">/* Select the External clock mode1 */</span></div><div class="line"><a name="l01016"></a><span class="lineno"> 1016</span>&#160;  TIMx-&gt;<a class="code" href="struct_t_i_m___type_def.html#a276915da29a7637178afc7aed189f2eb">SMCR</a> |= <a class="code" href="agilefox_2library_2inc_2stm32f10x__tim_8h.html#a34427a693157ab177fead9871185bd35">TIM_SlaveMode_External1</a>;</div><div class="line"><a name="l01017"></a><span class="lineno"> 1017</span>&#160;}</div><div class="line"><a name="l01018"></a><span class="lineno"> 1018</span>&#160;</div><div class="line"><a name="l01035"></a><span class="lineno"><a class="line" href="group___t_i_m___private___functions.html#gaf460e7d9c9969044e364130e209937fc"> 1035</a></span>&#160;<span class="keywordtype">void</span> <a class="code" href="agilefox_2library_2src_2stm32f10x__tim_8c.html#a89ab1b52bca32f8b4074a29c6df72b6c">TIM_TIxExternalClockConfig</a>(<a class="code" href="struct_t_i_m___type_def.html">TIM_TypeDef</a>* TIMx, <a class="code" href="_p_e___types_8h.html#a1f1825b69244eb3ad2c7165ddc99c956">uint16_t</a> TIM_TIxExternalCLKSource,</div><div class="line"><a name="l01036"></a><span class="lineno"> 1036</span>&#160;                                <a class="code" href="_p_e___types_8h.html#a1f1825b69244eb3ad2c7165ddc99c956">uint16_t</a> TIM_ICPolarity, <a class="code" href="_p_e___types_8h.html#a1f1825b69244eb3ad2c7165ddc99c956">uint16_t</a> ICFilter)</div><div class="line"><a name="l01037"></a><span class="lineno"> 1037</span>&#160;{</div><div class="line"><a name="l01038"></a><span class="lineno"> 1038</span>&#160;  <span class="comment">/* Check the parameters */</span></div><div class="line"><a name="l01039"></a><span class="lineno"> 1039</span>&#160;  <a class="code" href="bsp_2boards_2agilefox_2configure_2stm32f10x__conf_8h.html#a631dea7b230e600555f979c62af1de21">assert_param</a>(<a class="code" href="group___t_i_m___exported__constants.html#ga99fabffbddc9ca930f80a4480daeecbe">IS_TIM_LIST6_PERIPH</a>(TIMx));</div><div class="line"><a name="l01040"></a><span class="lineno"> 1040</span>&#160;  <a class="code" href="bsp_2boards_2agilefox_2configure_2stm32f10x__conf_8h.html#a631dea7b230e600555f979c62af1de21">assert_param</a>(<a class="code" href="agilefox_2library_2inc_2stm32f10x__tim_8h.html#abfa9cd6cf6e9df4bff8d6cdf16c6b374">IS_TIM_TIXCLK_SOURCE</a>(TIM_TIxExternalCLKSource));</div><div class="line"><a name="l01041"></a><span class="lineno"> 1041</span>&#160;  <a class="code" href="bsp_2boards_2agilefox_2configure_2stm32f10x__conf_8h.html#a631dea7b230e600555f979c62af1de21">assert_param</a>(<a class="code" href="agilefox_2library_2inc_2stm32f10x__tim_8h.html#a6aff2fe442fd9662a0bb8731134cda89">IS_TIM_IC_POLARITY</a>(TIM_ICPolarity));</div><div class="line"><a name="l01042"></a><span class="lineno"> 1042</span>&#160;  <a class="code" href="bsp_2boards_2agilefox_2configure_2stm32f10x__conf_8h.html#a631dea7b230e600555f979c62af1de21">assert_param</a>(<a class="code" href="agilefox_2library_2inc_2stm32f10x__tim_8h.html#a19ecc5fc2e1ce1697c3dbbb9809ca243">IS_TIM_IC_FILTER</a>(ICFilter));</div><div class="line"><a name="l01043"></a><span class="lineno"> 1043</span>&#160;  <span class="comment">/* Configure the Timer Input Clock Source */</span></div><div class="line"><a name="l01044"></a><span class="lineno"> 1044</span>&#160;  <span class="keywordflow">if</span> (TIM_TIxExternalCLKSource == <a class="code" href="agilefox_2library_2inc_2stm32f10x__tim_8h.html#afa3c6345a7e1c3668b2e7e4d61a79491">TIM_TIxExternalCLK1Source_TI2</a>)</div><div class="line"><a name="l01045"></a><span class="lineno"> 1045</span>&#160;  {</div><div class="line"><a name="l01046"></a><span class="lineno"> 1046</span>&#160;    TI2_Config(TIMx, TIM_ICPolarity, <a class="code" href="agilefox_2library_2inc_2stm32f10x__tim_8h.html#a3d38876044457b7faefe951d367ac8c3">TIM_ICSelection_DirectTI</a>, ICFilter);</div><div class="line"><a name="l01047"></a><span class="lineno"> 1047</span>&#160;  }</div><div class="line"><a name="l01048"></a><span class="lineno"> 1048</span>&#160;  <span class="keywordflow">else</span></div><div class="line"><a name="l01049"></a><span class="lineno"> 1049</span>&#160;  {</div><div class="line"><a name="l01050"></a><span class="lineno"> 1050</span>&#160;    TI1_Config(TIMx, TIM_ICPolarity, <a class="code" href="agilefox_2library_2inc_2stm32f10x__tim_8h.html#a3d38876044457b7faefe951d367ac8c3">TIM_ICSelection_DirectTI</a>, ICFilter);</div><div class="line"><a name="l01051"></a><span class="lineno"> 1051</span>&#160;  }</div><div class="line"><a name="l01052"></a><span class="lineno"> 1052</span>&#160;  <span class="comment">/* Select the Trigger source */</span></div><div class="line"><a name="l01053"></a><span class="lineno"> 1053</span>&#160;  <a class="code" href="agilefox_2library_2src_2stm32f10x__tim_8c.html#a7839f297b973f919caf3d9018a55b198">TIM_SelectInputTrigger</a>(TIMx, TIM_TIxExternalCLKSource);</div><div class="line"><a name="l01054"></a><span class="lineno"> 1054</span>&#160;  <span class="comment">/* Select the External clock mode1 */</span></div><div class="line"><a name="l01055"></a><span class="lineno"> 1055</span>&#160;  TIMx-&gt;<a class="code" href="struct_t_i_m___type_def.html#a276915da29a7637178afc7aed189f2eb">SMCR</a> |= <a class="code" href="agilefox_2library_2inc_2stm32f10x__tim_8h.html#a34427a693157ab177fead9871185bd35">TIM_SlaveMode_External1</a>;</div><div class="line"><a name="l01056"></a><span class="lineno"> 1056</span>&#160;}</div><div class="line"><a name="l01057"></a><span class="lineno"> 1057</span>&#160;</div><div class="line"><a name="l01075"></a><span class="lineno"><a class="line" href="group___t_i_m___private___functions.html#ga47c05638b93aabcd641dbc8859e1b2df"> 1075</a></span>&#160;<span class="keywordtype">void</span> <a class="code" href="agilefox_2library_2src_2stm32f10x__tim_8c.html#a32ec2e6c9473c796c7fbbaec98d83104">TIM_ETRClockMode1Config</a>(<a class="code" href="struct_t_i_m___type_def.html">TIM_TypeDef</a>* TIMx, <a class="code" href="_p_e___types_8h.html#a1f1825b69244eb3ad2c7165ddc99c956">uint16_t</a> TIM_ExtTRGPrescaler, <a class="code" href="_p_e___types_8h.html#a1f1825b69244eb3ad2c7165ddc99c956">uint16_t</a> TIM_ExtTRGPolarity,</div><div class="line"><a name="l01076"></a><span class="lineno"> 1076</span>&#160;                             <a class="code" href="_p_e___types_8h.html#a1f1825b69244eb3ad2c7165ddc99c956">uint16_t</a> ExtTRGFilter)</div><div class="line"><a name="l01077"></a><span class="lineno"> 1077</span>&#160;{</div><div class="line"><a name="l01078"></a><span class="lineno"> 1078</span>&#160;  <a class="code" href="_p_e___types_8h.html#a1f1825b69244eb3ad2c7165ddc99c956">uint16_t</a> tmpsmcr = 0;</div><div class="line"><a name="l01079"></a><span class="lineno"> 1079</span>&#160;  <span class="comment">/* Check the parameters */</span></div><div class="line"><a name="l01080"></a><span class="lineno"> 1080</span>&#160;  <a class="code" href="bsp_2boards_2agilefox_2configure_2stm32f10x__conf_8h.html#a631dea7b230e600555f979c62af1de21">assert_param</a>(<a class="code" href="group___t_i_m___exported__constants.html#ga2d80541c542755ac3f2aca078bd98adb">IS_TIM_LIST3_PERIPH</a>(TIMx));</div><div class="line"><a name="l01081"></a><span class="lineno"> 1081</span>&#160;  <a class="code" href="bsp_2boards_2agilefox_2configure_2stm32f10x__conf_8h.html#a631dea7b230e600555f979c62af1de21">assert_param</a>(<a class="code" href="agilefox_2library_2inc_2stm32f10x__tim_8h.html#a615587e6aae397d9fe8166004e7324f2">IS_TIM_EXT_PRESCALER</a>(TIM_ExtTRGPrescaler));</div><div class="line"><a name="l01082"></a><span class="lineno"> 1082</span>&#160;  <a class="code" href="bsp_2boards_2agilefox_2configure_2stm32f10x__conf_8h.html#a631dea7b230e600555f979c62af1de21">assert_param</a>(<a class="code" href="agilefox_2library_2inc_2stm32f10x__tim_8h.html#a489ea1fed28375dec49cf1b8dfac47ca">IS_TIM_EXT_POLARITY</a>(TIM_ExtTRGPolarity));</div><div class="line"><a name="l01083"></a><span class="lineno"> 1083</span>&#160;  <a class="code" href="bsp_2boards_2agilefox_2configure_2stm32f10x__conf_8h.html#a631dea7b230e600555f979c62af1de21">assert_param</a>(<a class="code" href="agilefox_2library_2inc_2stm32f10x__tim_8h.html#a500df0646edcf07316a55a652502ca87">IS_TIM_EXT_FILTER</a>(ExtTRGFilter));</div><div class="line"><a name="l01084"></a><span class="lineno"> 1084</span>&#160;  <span class="comment">/* Configure the ETR Clock source */</span></div><div class="line"><a name="l01085"></a><span class="lineno"> 1085</span>&#160;  <a class="code" href="agilefox_2library_2src_2stm32f10x__tim_8c.html#a53ccd2ccc46844ca32f28406956030c8">TIM_ETRConfig</a>(TIMx, TIM_ExtTRGPrescaler, TIM_ExtTRGPolarity, ExtTRGFilter);</div><div class="line"><a name="l01086"></a><span class="lineno"> 1086</span>&#160;  </div><div class="line"><a name="l01087"></a><span class="lineno"> 1087</span>&#160;  <span class="comment">/* Get the TIMx SMCR register value */</span></div><div class="line"><a name="l01088"></a><span class="lineno"> 1088</span>&#160;  tmpsmcr = TIMx-&gt;<a class="code" href="struct_t_i_m___type_def.html#a276915da29a7637178afc7aed189f2eb">SMCR</a>;</div><div class="line"><a name="l01089"></a><span class="lineno"> 1089</span>&#160;  <span class="comment">/* Reset the SMS Bits */</span></div><div class="line"><a name="l01090"></a><span class="lineno"> 1090</span>&#160;  tmpsmcr &amp;= (<a class="code" href="_p_e___types_8h.html#a1f1825b69244eb3ad2c7165ddc99c956">uint16_t</a>)(~((<a class="code" href="_p_e___types_8h.html#a1f1825b69244eb3ad2c7165ddc99c956">uint16_t</a>)<a class="code" href="agilefox_2library_2inc_2stm32f10x__map_8h.html#ae92349731a6107e0f3a251b44a67c7ea">TIM_SMCR_SMS</a>));</div><div class="line"><a name="l01091"></a><span class="lineno"> 1091</span>&#160;  <span class="comment">/* Select the External clock mode1 */</span></div><div class="line"><a name="l01092"></a><span class="lineno"> 1092</span>&#160;  tmpsmcr |= <a class="code" href="agilefox_2library_2inc_2stm32f10x__tim_8h.html#a34427a693157ab177fead9871185bd35">TIM_SlaveMode_External1</a>;</div><div class="line"><a name="l01093"></a><span class="lineno"> 1093</span>&#160;  <span class="comment">/* Select the Trigger selection : ETRF */</span></div><div class="line"><a name="l01094"></a><span class="lineno"> 1094</span>&#160;  tmpsmcr &amp;= (<a class="code" href="_p_e___types_8h.html#a1f1825b69244eb3ad2c7165ddc99c956">uint16_t</a>)(~((<a class="code" href="_p_e___types_8h.html#a1f1825b69244eb3ad2c7165ddc99c956">uint16_t</a>)<a class="code" href="agilefox_2library_2inc_2stm32f10x__map_8h.html#a8680e719bca2b672d850504220ae51fc">TIM_SMCR_TS</a>));</div><div class="line"><a name="l01095"></a><span class="lineno"> 1095</span>&#160;  tmpsmcr |= <a class="code" href="agilefox_2library_2inc_2stm32f10x__tim_8h.html#aece08e02e056613a882aa7ff0a6ccc2d">TIM_TS_ETRF</a>;</div><div class="line"><a name="l01096"></a><span class="lineno"> 1096</span>&#160;  <span class="comment">/* Write to TIMx SMCR */</span></div><div class="line"><a name="l01097"></a><span class="lineno"> 1097</span>&#160;  TIMx-&gt;<a class="code" href="struct_t_i_m___type_def.html#a276915da29a7637178afc7aed189f2eb">SMCR</a> = tmpsmcr;</div><div class="line"><a name="l01098"></a><span class="lineno"> 1098</span>&#160;}</div><div class="line"><a name="l01099"></a><span class="lineno"> 1099</span>&#160;</div><div class="line"><a name="l01117"></a><span class="lineno"><a class="line" href="group___t_i_m___private___functions.html#ga0a9cbcbab32326cbbdaf4c111f59ec20"> 1117</a></span>&#160;<span class="keywordtype">void</span> <a class="code" href="agilefox_2library_2src_2stm32f10x__tim_8c.html#ab27b1e3f2118eca505f77ef82471b4c6">TIM_ETRClockMode2Config</a>(<a class="code" href="struct_t_i_m___type_def.html">TIM_TypeDef</a>* TIMx, <a class="code" href="_p_e___types_8h.html#a1f1825b69244eb3ad2c7165ddc99c956">uint16_t</a> TIM_ExtTRGPrescaler, </div><div class="line"><a name="l01118"></a><span class="lineno"> 1118</span>&#160;                             <a class="code" href="_p_e___types_8h.html#a1f1825b69244eb3ad2c7165ddc99c956">uint16_t</a> TIM_ExtTRGPolarity, <a class="code" href="_p_e___types_8h.html#a1f1825b69244eb3ad2c7165ddc99c956">uint16_t</a> ExtTRGFilter)</div><div class="line"><a name="l01119"></a><span class="lineno"> 1119</span>&#160;{</div><div class="line"><a name="l01120"></a><span class="lineno"> 1120</span>&#160;  <span class="comment">/* Check the parameters */</span></div><div class="line"><a name="l01121"></a><span class="lineno"> 1121</span>&#160;  <a class="code" href="bsp_2boards_2agilefox_2configure_2stm32f10x__conf_8h.html#a631dea7b230e600555f979c62af1de21">assert_param</a>(<a class="code" href="group___t_i_m___exported__constants.html#ga2d80541c542755ac3f2aca078bd98adb">IS_TIM_LIST3_PERIPH</a>(TIMx));</div><div class="line"><a name="l01122"></a><span class="lineno"> 1122</span>&#160;  <a class="code" href="bsp_2boards_2agilefox_2configure_2stm32f10x__conf_8h.html#a631dea7b230e600555f979c62af1de21">assert_param</a>(<a class="code" href="agilefox_2library_2inc_2stm32f10x__tim_8h.html#a615587e6aae397d9fe8166004e7324f2">IS_TIM_EXT_PRESCALER</a>(TIM_ExtTRGPrescaler));</div><div class="line"><a name="l01123"></a><span class="lineno"> 1123</span>&#160;  <a class="code" href="bsp_2boards_2agilefox_2configure_2stm32f10x__conf_8h.html#a631dea7b230e600555f979c62af1de21">assert_param</a>(<a class="code" href="agilefox_2library_2inc_2stm32f10x__tim_8h.html#a489ea1fed28375dec49cf1b8dfac47ca">IS_TIM_EXT_POLARITY</a>(TIM_ExtTRGPolarity));</div><div class="line"><a name="l01124"></a><span class="lineno"> 1124</span>&#160;  <a class="code" href="bsp_2boards_2agilefox_2configure_2stm32f10x__conf_8h.html#a631dea7b230e600555f979c62af1de21">assert_param</a>(<a class="code" href="agilefox_2library_2inc_2stm32f10x__tim_8h.html#a500df0646edcf07316a55a652502ca87">IS_TIM_EXT_FILTER</a>(ExtTRGFilter));</div><div class="line"><a name="l01125"></a><span class="lineno"> 1125</span>&#160;  <span class="comment">/* Configure the ETR Clock source */</span></div><div class="line"><a name="l01126"></a><span class="lineno"> 1126</span>&#160;  <a class="code" href="agilefox_2library_2src_2stm32f10x__tim_8c.html#a53ccd2ccc46844ca32f28406956030c8">TIM_ETRConfig</a>(TIMx, TIM_ExtTRGPrescaler, TIM_ExtTRGPolarity, ExtTRGFilter);</div><div class="line"><a name="l01127"></a><span class="lineno"> 1127</span>&#160;  <span class="comment">/* Enable the External clock mode2 */</span></div><div class="line"><a name="l01128"></a><span class="lineno"> 1128</span>&#160;  TIMx-&gt;<a class="code" href="struct_t_i_m___type_def.html#a276915da29a7637178afc7aed189f2eb">SMCR</a> |= <a class="code" href="agilefox_2library_2inc_2stm32f10x__map_8h.html#a331a1d5f39d5f47b5409054e693fc651">TIM_SMCR_ECE</a>;</div><div class="line"><a name="l01129"></a><span class="lineno"> 1129</span>&#160;}</div><div class="line"><a name="l01130"></a><span class="lineno"> 1130</span>&#160;</div><div class="line"><a name="l01148"></a><span class="lineno"><a class="line" href="group___t_i_m___private___functions.html#ga8bdde400b7a30f3e747fe8e4962c0abe"> 1148</a></span>&#160;<span class="keywordtype">void</span> <a class="code" href="agilefox_2library_2src_2stm32f10x__tim_8c.html#a53ccd2ccc46844ca32f28406956030c8">TIM_ETRConfig</a>(<a class="code" href="struct_t_i_m___type_def.html">TIM_TypeDef</a>* TIMx, <a class="code" href="_p_e___types_8h.html#a1f1825b69244eb3ad2c7165ddc99c956">uint16_t</a> TIM_ExtTRGPrescaler, <a class="code" href="_p_e___types_8h.html#a1f1825b69244eb3ad2c7165ddc99c956">uint16_t</a> TIM_ExtTRGPolarity,</div><div class="line"><a name="l01149"></a><span class="lineno"> 1149</span>&#160;                   <a class="code" href="_p_e___types_8h.html#a1f1825b69244eb3ad2c7165ddc99c956">uint16_t</a> ExtTRGFilter)</div><div class="line"><a name="l01150"></a><span class="lineno"> 1150</span>&#160;{</div><div class="line"><a name="l01151"></a><span class="lineno"> 1151</span>&#160;  <a class="code" href="_p_e___types_8h.html#a1f1825b69244eb3ad2c7165ddc99c956">uint16_t</a> tmpsmcr = 0;</div><div class="line"><a name="l01152"></a><span class="lineno"> 1152</span>&#160;  <span class="comment">/* Check the parameters */</span></div><div class="line"><a name="l01153"></a><span class="lineno"> 1153</span>&#160;  <a class="code" href="bsp_2boards_2agilefox_2configure_2stm32f10x__conf_8h.html#a631dea7b230e600555f979c62af1de21">assert_param</a>(<a class="code" href="group___t_i_m___exported__constants.html#ga2d80541c542755ac3f2aca078bd98adb">IS_TIM_LIST3_PERIPH</a>(TIMx));</div><div class="line"><a name="l01154"></a><span class="lineno"> 1154</span>&#160;  <a class="code" href="bsp_2boards_2agilefox_2configure_2stm32f10x__conf_8h.html#a631dea7b230e600555f979c62af1de21">assert_param</a>(<a class="code" href="agilefox_2library_2inc_2stm32f10x__tim_8h.html#a615587e6aae397d9fe8166004e7324f2">IS_TIM_EXT_PRESCALER</a>(TIM_ExtTRGPrescaler));</div><div class="line"><a name="l01155"></a><span class="lineno"> 1155</span>&#160;  <a class="code" href="bsp_2boards_2agilefox_2configure_2stm32f10x__conf_8h.html#a631dea7b230e600555f979c62af1de21">assert_param</a>(<a class="code" href="agilefox_2library_2inc_2stm32f10x__tim_8h.html#a489ea1fed28375dec49cf1b8dfac47ca">IS_TIM_EXT_POLARITY</a>(TIM_ExtTRGPolarity));</div><div class="line"><a name="l01156"></a><span class="lineno"> 1156</span>&#160;  <a class="code" href="bsp_2boards_2agilefox_2configure_2stm32f10x__conf_8h.html#a631dea7b230e600555f979c62af1de21">assert_param</a>(<a class="code" href="agilefox_2library_2inc_2stm32f10x__tim_8h.html#a500df0646edcf07316a55a652502ca87">IS_TIM_EXT_FILTER</a>(ExtTRGFilter));</div><div class="line"><a name="l01157"></a><span class="lineno"> 1157</span>&#160;  tmpsmcr = TIMx-&gt;<a class="code" href="struct_t_i_m___type_def.html#a276915da29a7637178afc7aed189f2eb">SMCR</a>;</div><div class="line"><a name="l01158"></a><span class="lineno"> 1158</span>&#160;  <span class="comment">/* Reset the ETR Bits */</span></div><div class="line"><a name="l01159"></a><span class="lineno"> 1159</span>&#160;  tmpsmcr &amp;= <a class="code" href="group___t_i_m___private___defines.html#ga43819484b70fd8f2f2aa02d4131c9841">SMCR_ETR_Mask</a>;</div><div class="line"><a name="l01160"></a><span class="lineno"> 1160</span>&#160;  <span class="comment">/* Set the Prescaler, the Filter value and the Polarity */</span></div><div class="line"><a name="l01161"></a><span class="lineno"> 1161</span>&#160;  tmpsmcr |= (<a class="code" href="_p_e___types_8h.html#a1f1825b69244eb3ad2c7165ddc99c956">uint16_t</a>)(TIM_ExtTRGPrescaler | (<a class="code" href="_p_e___types_8h.html#a1f1825b69244eb3ad2c7165ddc99c956">uint16_t</a>)(TIM_ExtTRGPolarity | (<a class="code" href="_p_e___types_8h.html#a1f1825b69244eb3ad2c7165ddc99c956">uint16_t</a>)(ExtTRGFilter &lt;&lt; (<a class="code" href="_p_e___types_8h.html#a1f1825b69244eb3ad2c7165ddc99c956">uint16_t</a>)8)));</div><div class="line"><a name="l01162"></a><span class="lineno"> 1162</span>&#160;  <span class="comment">/* Write to TIMx SMCR */</span></div><div class="line"><a name="l01163"></a><span class="lineno"> 1163</span>&#160;  TIMx-&gt;<a class="code" href="struct_t_i_m___type_def.html#a276915da29a7637178afc7aed189f2eb">SMCR</a> = tmpsmcr;</div><div class="line"><a name="l01164"></a><span class="lineno"> 1164</span>&#160;}</div><div class="line"><a name="l01165"></a><span class="lineno"> 1165</span>&#160;</div><div class="line"><a name="l01176"></a><span class="lineno"><a class="line" href="group___t_i_m___private___functions.html#ga45c6fd9041baf7f64c121e0172f305c7"> 1176</a></span>&#160;<span class="keywordtype">void</span> <a class="code" href="agilefox_2library_2src_2stm32f10x__tim_8c.html#a2dfb5d67b00b5ce78bf2cacbe99ca977">TIM_PrescalerConfig</a>(<a class="code" href="struct_t_i_m___type_def.html">TIM_TypeDef</a>* TIMx, <a class="code" href="_p_e___types_8h.html#a1f1825b69244eb3ad2c7165ddc99c956">uint16_t</a> Prescaler, <a class="code" href="_p_e___types_8h.html#a1f1825b69244eb3ad2c7165ddc99c956">uint16_t</a> TIM_PSCReloadMode)</div><div class="line"><a name="l01177"></a><span class="lineno"> 1177</span>&#160;{</div><div class="line"><a name="l01178"></a><span class="lineno"> 1178</span>&#160;  <span class="comment">/* Check the parameters */</span></div><div class="line"><a name="l01179"></a><span class="lineno"> 1179</span>&#160;  <a class="code" href="bsp_2boards_2agilefox_2configure_2stm32f10x__conf_8h.html#a631dea7b230e600555f979c62af1de21">assert_param</a>(<a class="code" href="agilefox_2library_2inc_2stm32f10x__tim_8h.html#a71710da28a59c007a1d2ddee18a5ffcc">IS_TIM_ALL_PERIPH</a>(TIMx));</div><div class="line"><a name="l01180"></a><span class="lineno"> 1180</span>&#160;  <a class="code" href="bsp_2boards_2agilefox_2configure_2stm32f10x__conf_8h.html#a631dea7b230e600555f979c62af1de21">assert_param</a>(<a class="code" href="agilefox_2library_2inc_2stm32f10x__tim_8h.html#a156317fc6b2c1f6f2e1da9dfa555ecf4">IS_TIM_PRESCALER_RELOAD</a>(TIM_PSCReloadMode));</div><div class="line"><a name="l01181"></a><span class="lineno"> 1181</span>&#160;  <span class="comment">/* Set the Prescaler value */</span></div><div class="line"><a name="l01182"></a><span class="lineno"> 1182</span>&#160;  TIMx-&gt;<a class="code" href="struct_t_i_m___type_def.html#a495cd5d594339668f41abcc8fa57bd03">PSC</a> = Prescaler;</div><div class="line"><a name="l01183"></a><span class="lineno"> 1183</span>&#160;  <span class="comment">/* Set or reset the UG Bit */</span></div><div class="line"><a name="l01184"></a><span class="lineno"> 1184</span>&#160;  TIMx-&gt;<a class="code" href="struct_t_i_m___type_def.html#ade5124b97ae662bfff56575d2d291e65">EGR</a> = TIM_PSCReloadMode;</div><div class="line"><a name="l01185"></a><span class="lineno"> 1185</span>&#160;}</div><div class="line"><a name="l01186"></a><span class="lineno"> 1186</span>&#160;</div><div class="line"><a name="l01199"></a><span class="lineno"><a class="line" href="group___t_i_m___private___functions.html#ga93941c1db20bf3794f377307df90a67b"> 1199</a></span>&#160;<span class="keywordtype">void</span> <a class="code" href="agilefox_2library_2src_2stm32f10x__tim_8c.html#a8659326e5208148d2d97897beb625e65">TIM_CounterModeConfig</a>(<a class="code" href="struct_t_i_m___type_def.html">TIM_TypeDef</a>* TIMx, <a class="code" href="_p_e___types_8h.html#a1f1825b69244eb3ad2c7165ddc99c956">uint16_t</a> TIM_CounterMode)</div><div class="line"><a name="l01200"></a><span class="lineno"> 1200</span>&#160;{</div><div class="line"><a name="l01201"></a><span class="lineno"> 1201</span>&#160;  <a class="code" href="_p_e___types_8h.html#a1f1825b69244eb3ad2c7165ddc99c956">uint16_t</a> tmpcr1 = 0;</div><div class="line"><a name="l01202"></a><span class="lineno"> 1202</span>&#160;  <span class="comment">/* Check the parameters */</span></div><div class="line"><a name="l01203"></a><span class="lineno"> 1203</span>&#160;  <a class="code" href="bsp_2boards_2agilefox_2configure_2stm32f10x__conf_8h.html#a631dea7b230e600555f979c62af1de21">assert_param</a>(<a class="code" href="group___t_i_m___exported__constants.html#ga2d80541c542755ac3f2aca078bd98adb">IS_TIM_LIST3_PERIPH</a>(TIMx));</div><div class="line"><a name="l01204"></a><span class="lineno"> 1204</span>&#160;  <a class="code" href="bsp_2boards_2agilefox_2configure_2stm32f10x__conf_8h.html#a631dea7b230e600555f979c62af1de21">assert_param</a>(<a class="code" href="agilefox_2library_2inc_2stm32f10x__tim_8h.html#a9543fec190793e800d5d1b1b853636f5">IS_TIM_COUNTER_MODE</a>(TIM_CounterMode));</div><div class="line"><a name="l01205"></a><span class="lineno"> 1205</span>&#160;  tmpcr1 = TIMx-&gt;<a class="code" href="struct_t_i_m___type_def.html#aa6d6b145c88b7fab2f582c4ac7e25f10">CR1</a>;</div><div class="line"><a name="l01206"></a><span class="lineno"> 1206</span>&#160;  <span class="comment">/* Reset the CMS and DIR Bits */</span></div><div class="line"><a name="l01207"></a><span class="lineno"> 1207</span>&#160;  tmpcr1 &amp;= (<a class="code" href="_p_e___types_8h.html#a1f1825b69244eb3ad2c7165ddc99c956">uint16_t</a>)(~((<a class="code" href="_p_e___types_8h.html#a1f1825b69244eb3ad2c7165ddc99c956">uint16_t</a>)(<a class="code" href="agilefox_2library_2inc_2stm32f10x__map_8h.html#acea10770904af189f3aaeb97b45722aa">TIM_CR1_DIR</a> | <a class="code" href="agilefox_2library_2inc_2stm32f10x__map_8h.html#a352b3c389bde13dd6049de0afdd874f1">TIM_CR1_CMS</a>)));</div><div class="line"><a name="l01208"></a><span class="lineno"> 1208</span>&#160;  <span class="comment">/* Set the Counter Mode */</span></div><div class="line"><a name="l01209"></a><span class="lineno"> 1209</span>&#160;  tmpcr1 |= TIM_CounterMode;</div><div class="line"><a name="l01210"></a><span class="lineno"> 1210</span>&#160;  <span class="comment">/* Write to TIMx CR1 register */</span></div><div class="line"><a name="l01211"></a><span class="lineno"> 1211</span>&#160;  TIMx-&gt;<a class="code" href="struct_t_i_m___type_def.html#aa6d6b145c88b7fab2f582c4ac7e25f10">CR1</a> = tmpcr1;</div><div class="line"><a name="l01212"></a><span class="lineno"> 1212</span>&#160;}</div><div class="line"><a name="l01213"></a><span class="lineno"> 1213</span>&#160;</div><div class="line"><a name="l01229"></a><span class="lineno"><a class="line" href="group___t_i_m___private___functions.html#ga4252583c6ae8a73d6fc66f7e951dbc35"> 1229</a></span>&#160;<span class="keywordtype">void</span> <a class="code" href="agilefox_2library_2src_2stm32f10x__tim_8c.html#a7839f297b973f919caf3d9018a55b198">TIM_SelectInputTrigger</a>(<a class="code" href="struct_t_i_m___type_def.html">TIM_TypeDef</a>* TIMx, <a class="code" href="_p_e___types_8h.html#a1f1825b69244eb3ad2c7165ddc99c956">uint16_t</a> TIM_InputTriggerSource)</div><div class="line"><a name="l01230"></a><span class="lineno"> 1230</span>&#160;{</div><div class="line"><a name="l01231"></a><span class="lineno"> 1231</span>&#160;  <a class="code" href="_p_e___types_8h.html#a1f1825b69244eb3ad2c7165ddc99c956">uint16_t</a> tmpsmcr = 0;</div><div class="line"><a name="l01232"></a><span class="lineno"> 1232</span>&#160;  <span class="comment">/* Check the parameters */</span></div><div class="line"><a name="l01233"></a><span class="lineno"> 1233</span>&#160;  <a class="code" href="bsp_2boards_2agilefox_2configure_2stm32f10x__conf_8h.html#a631dea7b230e600555f979c62af1de21">assert_param</a>(<a class="code" href="group___t_i_m___exported__constants.html#ga99fabffbddc9ca930f80a4480daeecbe">IS_TIM_LIST6_PERIPH</a>(TIMx));</div><div class="line"><a name="l01234"></a><span class="lineno"> 1234</span>&#160;  <a class="code" href="bsp_2boards_2agilefox_2configure_2stm32f10x__conf_8h.html#a631dea7b230e600555f979c62af1de21">assert_param</a>(<a class="code" href="agilefox_2library_2inc_2stm32f10x__tim_8h.html#a36e47cf625c695a368a68280e950dfbc">IS_TIM_TRIGGER_SELECTION</a>(TIM_InputTriggerSource));</div><div class="line"><a name="l01235"></a><span class="lineno"> 1235</span>&#160;  <span class="comment">/* Get the TIMx SMCR register value */</span></div><div class="line"><a name="l01236"></a><span class="lineno"> 1236</span>&#160;  tmpsmcr = TIMx-&gt;<a class="code" href="struct_t_i_m___type_def.html#a276915da29a7637178afc7aed189f2eb">SMCR</a>;</div><div class="line"><a name="l01237"></a><span class="lineno"> 1237</span>&#160;  <span class="comment">/* Reset the TS Bits */</span></div><div class="line"><a name="l01238"></a><span class="lineno"> 1238</span>&#160;  tmpsmcr &amp;= (<a class="code" href="_p_e___types_8h.html#a1f1825b69244eb3ad2c7165ddc99c956">uint16_t</a>)(~((<a class="code" href="_p_e___types_8h.html#a1f1825b69244eb3ad2c7165ddc99c956">uint16_t</a>)<a class="code" href="agilefox_2library_2inc_2stm32f10x__map_8h.html#a8680e719bca2b672d850504220ae51fc">TIM_SMCR_TS</a>));</div><div class="line"><a name="l01239"></a><span class="lineno"> 1239</span>&#160;  <span class="comment">/* Set the Input Trigger source */</span></div><div class="line"><a name="l01240"></a><span class="lineno"> 1240</span>&#160;  tmpsmcr |= TIM_InputTriggerSource;</div><div class="line"><a name="l01241"></a><span class="lineno"> 1241</span>&#160;  <span class="comment">/* Write to TIMx SMCR */</span></div><div class="line"><a name="l01242"></a><span class="lineno"> 1242</span>&#160;  TIMx-&gt;<a class="code" href="struct_t_i_m___type_def.html#a276915da29a7637178afc7aed189f2eb">SMCR</a> = tmpsmcr;</div><div class="line"><a name="l01243"></a><span class="lineno"> 1243</span>&#160;}</div><div class="line"><a name="l01244"></a><span class="lineno"> 1244</span>&#160;</div><div class="line"><a name="l01264"></a><span class="lineno"><a class="line" href="group___t_i_m___private___functions.html#ga0fc7e76c47a3bd1ba1ebc71427832b51"> 1264</a></span>&#160;<span class="keywordtype">void</span> <a class="code" href="agilefox_2library_2src_2stm32f10x__tim_8c.html#a19bacbc681216fa072a6998a8eba6a63">TIM_EncoderInterfaceConfig</a>(<a class="code" href="struct_t_i_m___type_def.html">TIM_TypeDef</a>* TIMx, <a class="code" href="_p_e___types_8h.html#a1f1825b69244eb3ad2c7165ddc99c956">uint16_t</a> TIM_EncoderMode,</div><div class="line"><a name="l01265"></a><span class="lineno"> 1265</span>&#160;                                <a class="code" href="_p_e___types_8h.html#a1f1825b69244eb3ad2c7165ddc99c956">uint16_t</a> TIM_IC1Polarity, <a class="code" href="_p_e___types_8h.html#a1f1825b69244eb3ad2c7165ddc99c956">uint16_t</a> TIM_IC2Polarity)</div><div class="line"><a name="l01266"></a><span class="lineno"> 1266</span>&#160;{</div><div class="line"><a name="l01267"></a><span class="lineno"> 1267</span>&#160;  <a class="code" href="_p_e___types_8h.html#a1f1825b69244eb3ad2c7165ddc99c956">uint16_t</a> tmpsmcr = 0;</div><div class="line"><a name="l01268"></a><span class="lineno"> 1268</span>&#160;  <a class="code" href="_p_e___types_8h.html#a1f1825b69244eb3ad2c7165ddc99c956">uint16_t</a> tmpccmr1 = 0;</div><div class="line"><a name="l01269"></a><span class="lineno"> 1269</span>&#160;  <a class="code" href="_p_e___types_8h.html#a1f1825b69244eb3ad2c7165ddc99c956">uint16_t</a> tmpccer = 0;</div><div class="line"><a name="l01270"></a><span class="lineno"> 1270</span>&#160;    </div><div class="line"><a name="l01271"></a><span class="lineno"> 1271</span>&#160;  <span class="comment">/* Check the parameters */</span></div><div class="line"><a name="l01272"></a><span class="lineno"> 1272</span>&#160;  <a class="code" href="bsp_2boards_2agilefox_2configure_2stm32f10x__conf_8h.html#a631dea7b230e600555f979c62af1de21">assert_param</a>(<a class="code" href="group___t_i_m___exported__constants.html#ga90232c3966a578fbd9be2b228f225cb4">IS_TIM_LIST5_PERIPH</a>(TIMx));</div><div class="line"><a name="l01273"></a><span class="lineno"> 1273</span>&#160;  <a class="code" href="bsp_2boards_2agilefox_2configure_2stm32f10x__conf_8h.html#a631dea7b230e600555f979c62af1de21">assert_param</a>(<a class="code" href="agilefox_2library_2inc_2stm32f10x__tim_8h.html#a9dd5baa6b2a44e0f25068a650cbfdd1b">IS_TIM_ENCODER_MODE</a>(TIM_EncoderMode));</div><div class="line"><a name="l01274"></a><span class="lineno"> 1274</span>&#160;  <a class="code" href="bsp_2boards_2agilefox_2configure_2stm32f10x__conf_8h.html#a631dea7b230e600555f979c62af1de21">assert_param</a>(<a class="code" href="agilefox_2library_2inc_2stm32f10x__tim_8h.html#a6aff2fe442fd9662a0bb8731134cda89">IS_TIM_IC_POLARITY</a>(TIM_IC1Polarity));</div><div class="line"><a name="l01275"></a><span class="lineno"> 1275</span>&#160;  <a class="code" href="bsp_2boards_2agilefox_2configure_2stm32f10x__conf_8h.html#a631dea7b230e600555f979c62af1de21">assert_param</a>(<a class="code" href="agilefox_2library_2inc_2stm32f10x__tim_8h.html#a6aff2fe442fd9662a0bb8731134cda89">IS_TIM_IC_POLARITY</a>(TIM_IC2Polarity));</div><div class="line"><a name="l01276"></a><span class="lineno"> 1276</span>&#160;</div><div class="line"><a name="l01277"></a><span class="lineno"> 1277</span>&#160;  <span class="comment">/* Get the TIMx SMCR register value */</span></div><div class="line"><a name="l01278"></a><span class="lineno"> 1278</span>&#160;  tmpsmcr = TIMx-&gt;<a class="code" href="struct_t_i_m___type_def.html#a276915da29a7637178afc7aed189f2eb">SMCR</a>;</div><div class="line"><a name="l01279"></a><span class="lineno"> 1279</span>&#160;  </div><div class="line"><a name="l01280"></a><span class="lineno"> 1280</span>&#160;  <span class="comment">/* Get the TIMx CCMR1 register value */</span></div><div class="line"><a name="l01281"></a><span class="lineno"> 1281</span>&#160;  tmpccmr1 = TIMx-&gt;<a class="code" href="struct_t_i_m___type_def.html#ad0588252dd82c3f5b640b38ee342b420">CCMR1</a>;</div><div class="line"><a name="l01282"></a><span class="lineno"> 1282</span>&#160;  </div><div class="line"><a name="l01283"></a><span class="lineno"> 1283</span>&#160;  <span class="comment">/* Get the TIMx CCER register value */</span></div><div class="line"><a name="l01284"></a><span class="lineno"> 1284</span>&#160;  tmpccer = TIMx-&gt;<a class="code" href="struct_t_i_m___type_def.html#a12aec3934b9abd3f1a8988c6930d7473">CCER</a>;</div><div class="line"><a name="l01285"></a><span class="lineno"> 1285</span>&#160;  </div><div class="line"><a name="l01286"></a><span class="lineno"> 1286</span>&#160;  <span class="comment">/* Set the encoder Mode */</span></div><div class="line"><a name="l01287"></a><span class="lineno"> 1287</span>&#160;  tmpsmcr &amp;= (<a class="code" href="_p_e___types_8h.html#a1f1825b69244eb3ad2c7165ddc99c956">uint16_t</a>)(~((<a class="code" href="_p_e___types_8h.html#a1f1825b69244eb3ad2c7165ddc99c956">uint16_t</a>)<a class="code" href="agilefox_2library_2inc_2stm32f10x__map_8h.html#ae92349731a6107e0f3a251b44a67c7ea">TIM_SMCR_SMS</a>));</div><div class="line"><a name="l01288"></a><span class="lineno"> 1288</span>&#160;  tmpsmcr |= TIM_EncoderMode;</div><div class="line"><a name="l01289"></a><span class="lineno"> 1289</span>&#160;  </div><div class="line"><a name="l01290"></a><span class="lineno"> 1290</span>&#160;  <span class="comment">/* Select the Capture Compare 1 and the Capture Compare 2 as input */</span></div><div class="line"><a name="l01291"></a><span class="lineno"> 1291</span>&#160;  tmpccmr1 &amp;= (<a class="code" href="_p_e___types_8h.html#a1f1825b69244eb3ad2c7165ddc99c956">uint16_t</a>)(((<a class="code" href="_p_e___types_8h.html#a1f1825b69244eb3ad2c7165ddc99c956">uint16_t</a>)~((<a class="code" href="_p_e___types_8h.html#a1f1825b69244eb3ad2c7165ddc99c956">uint16_t</a>)<a class="code" href="agilefox_2library_2inc_2stm32f10x__map_8h.html#a95291df1eaf532c5c996d176648938eb">TIM_CCMR1_CC1S</a>)) &amp; (<a class="code" href="_p_e___types_8h.html#a1f1825b69244eb3ad2c7165ddc99c956">uint16_t</a>)(~((<a class="code" href="_p_e___types_8h.html#a1f1825b69244eb3ad2c7165ddc99c956">uint16_t</a>)<a class="code" href="agilefox_2library_2inc_2stm32f10x__map_8h.html#acdb0986b78bea5b53ea61e4ddd667cbf">TIM_CCMR1_CC2S</a>)));</div><div class="line"><a name="l01292"></a><span class="lineno"> 1292</span>&#160;  tmpccmr1 |= <a class="code" href="agilefox_2library_2inc_2stm32f10x__map_8h.html#a1e4968b5500d58d1aebce888da31eb5d">TIM_CCMR1_CC1S_0</a> | <a class="code" href="agilefox_2library_2inc_2stm32f10x__map_8h.html#a52bb0e50c11c35dcf42aeff7f1c22874">TIM_CCMR1_CC2S_0</a>;</div><div class="line"><a name="l01293"></a><span class="lineno"> 1293</span>&#160;  </div><div class="line"><a name="l01294"></a><span class="lineno"> 1294</span>&#160;  <span class="comment">/* Set the TI1 and the TI2 Polarities */</span></div><div class="line"><a name="l01295"></a><span class="lineno"> 1295</span>&#160;  tmpccer &amp;= (<a class="code" href="_p_e___types_8h.html#a1f1825b69244eb3ad2c7165ddc99c956">uint16_t</a>)(((<a class="code" href="_p_e___types_8h.html#a1f1825b69244eb3ad2c7165ddc99c956">uint16_t</a>)~((<a class="code" href="_p_e___types_8h.html#a1f1825b69244eb3ad2c7165ddc99c956">uint16_t</a>)<a class="code" href="agilefox_2library_2inc_2stm32f10x__map_8h.html#a0ca0aedba14241caff739afb3c3ee291">TIM_CCER_CC1P</a>)) &amp; ((<a class="code" href="_p_e___types_8h.html#a1f1825b69244eb3ad2c7165ddc99c956">uint16_t</a>)~((<a class="code" href="_p_e___types_8h.html#a1f1825b69244eb3ad2c7165ddc99c956">uint16_t</a>)<a class="code" href="agilefox_2library_2inc_2stm32f10x__map_8h.html#a3136c6e776c6066509d298b6a9b34912">TIM_CCER_CC2P</a>)));</div><div class="line"><a name="l01296"></a><span class="lineno"> 1296</span>&#160;  tmpccer |= (<a class="code" href="_p_e___types_8h.html#a1f1825b69244eb3ad2c7165ddc99c956">uint16_t</a>)(TIM_IC1Polarity | (<a class="code" href="_p_e___types_8h.html#a1f1825b69244eb3ad2c7165ddc99c956">uint16_t</a>)(TIM_IC2Polarity &lt;&lt; (<a class="code" href="_p_e___types_8h.html#a1f1825b69244eb3ad2c7165ddc99c956">uint16_t</a>)4));</div><div class="line"><a name="l01297"></a><span class="lineno"> 1297</span>&#160;  </div><div class="line"><a name="l01298"></a><span class="lineno"> 1298</span>&#160;  <span class="comment">/* Write to TIMx SMCR */</span></div><div class="line"><a name="l01299"></a><span class="lineno"> 1299</span>&#160;  TIMx-&gt;<a class="code" href="struct_t_i_m___type_def.html#a276915da29a7637178afc7aed189f2eb">SMCR</a> = tmpsmcr;</div><div class="line"><a name="l01300"></a><span class="lineno"> 1300</span>&#160;  <span class="comment">/* Write to TIMx CCMR1 */</span></div><div class="line"><a name="l01301"></a><span class="lineno"> 1301</span>&#160;  TIMx-&gt;<a class="code" href="struct_t_i_m___type_def.html#ad0588252dd82c3f5b640b38ee342b420">CCMR1</a> = tmpccmr1;</div><div class="line"><a name="l01302"></a><span class="lineno"> 1302</span>&#160;  <span class="comment">/* Write to TIMx CCER */</span></div><div class="line"><a name="l01303"></a><span class="lineno"> 1303</span>&#160;  TIMx-&gt;<a class="code" href="struct_t_i_m___type_def.html#a12aec3934b9abd3f1a8988c6930d7473">CCER</a> = tmpccer;</div><div class="line"><a name="l01304"></a><span class="lineno"> 1304</span>&#160;}</div><div class="line"><a name="l01305"></a><span class="lineno"> 1305</span>&#160;</div><div class="line"><a name="l01315"></a><span class="lineno"><a class="line" href="group___t_i_m___private___functions.html#ga4f58c12e6493a0d8b9555c9097b831d6"> 1315</a></span>&#160;<span class="keywordtype">void</span> <a class="code" href="agilefox_2library_2src_2stm32f10x__tim_8c.html#a44810f769a54b18a3084409530a8af6c">TIM_ForcedOC1Config</a>(<a class="code" href="struct_t_i_m___type_def.html">TIM_TypeDef</a>* TIMx, <a class="code" href="_p_e___types_8h.html#a1f1825b69244eb3ad2c7165ddc99c956">uint16_t</a> TIM_ForcedAction)</div><div class="line"><a name="l01316"></a><span class="lineno"> 1316</span>&#160;{</div><div class="line"><a name="l01317"></a><span class="lineno"> 1317</span>&#160;  <a class="code" href="_p_e___types_8h.html#a1f1825b69244eb3ad2c7165ddc99c956">uint16_t</a> tmpccmr1 = 0;</div><div class="line"><a name="l01318"></a><span class="lineno"> 1318</span>&#160;  <span class="comment">/* Check the parameters */</span></div><div class="line"><a name="l01319"></a><span class="lineno"> 1319</span>&#160;  <a class="code" href="bsp_2boards_2agilefox_2configure_2stm32f10x__conf_8h.html#a631dea7b230e600555f979c62af1de21">assert_param</a>(<a class="code" href="group___t_i_m___exported__constants.html#ga120d98895bd48d628028753212b68233">IS_TIM_LIST8_PERIPH</a>(TIMx));</div><div class="line"><a name="l01320"></a><span class="lineno"> 1320</span>&#160;  <a class="code" href="bsp_2boards_2agilefox_2configure_2stm32f10x__conf_8h.html#a631dea7b230e600555f979c62af1de21">assert_param</a>(<a class="code" href="agilefox_2library_2inc_2stm32f10x__tim_8h.html#aa2cb16f281d32c95ab974dc5157bfa63">IS_TIM_FORCED_ACTION</a>(TIM_ForcedAction));</div><div class="line"><a name="l01321"></a><span class="lineno"> 1321</span>&#160;  tmpccmr1 = TIMx-&gt;<a class="code" href="struct_t_i_m___type_def.html#ad0588252dd82c3f5b640b38ee342b420">CCMR1</a>;</div><div class="line"><a name="l01322"></a><span class="lineno"> 1322</span>&#160;  <span class="comment">/* Reset the OC1M Bits */</span></div><div class="line"><a name="l01323"></a><span class="lineno"> 1323</span>&#160;  tmpccmr1 &amp;= (<a class="code" href="_p_e___types_8h.html#a1f1825b69244eb3ad2c7165ddc99c956">uint16_t</a>)~((<a class="code" href="_p_e___types_8h.html#a1f1825b69244eb3ad2c7165ddc99c956">uint16_t</a>)<a class="code" href="agilefox_2library_2inc_2stm32f10x__map_8h.html#a6ddb3dc889733e71d812baa3873cb13b">TIM_CCMR1_OC1M</a>);</div><div class="line"><a name="l01324"></a><span class="lineno"> 1324</span>&#160;  <span class="comment">/* Configure The Forced output Mode */</span></div><div class="line"><a name="l01325"></a><span class="lineno"> 1325</span>&#160;  tmpccmr1 |= TIM_ForcedAction;</div><div class="line"><a name="l01326"></a><span class="lineno"> 1326</span>&#160;  <span class="comment">/* Write to TIMx CCMR1 register */</span></div><div class="line"><a name="l01327"></a><span class="lineno"> 1327</span>&#160;  TIMx-&gt;<a class="code" href="struct_t_i_m___type_def.html#ad0588252dd82c3f5b640b38ee342b420">CCMR1</a> = tmpccmr1;</div><div class="line"><a name="l01328"></a><span class="lineno"> 1328</span>&#160;}</div><div class="line"><a name="l01329"></a><span class="lineno"> 1329</span>&#160;</div><div class="line"><a name="l01339"></a><span class="lineno"><a class="line" href="group___t_i_m___private___functions.html#ga3d2902b6fbab8dd55cd531055ffcc63d"> 1339</a></span>&#160;<span class="keywordtype">void</span> <a class="code" href="agilefox_2library_2src_2stm32f10x__tim_8c.html#a510b82c065ed5fe01ed6eb16742de90d">TIM_ForcedOC2Config</a>(<a class="code" href="struct_t_i_m___type_def.html">TIM_TypeDef</a>* TIMx, <a class="code" href="_p_e___types_8h.html#a1f1825b69244eb3ad2c7165ddc99c956">uint16_t</a> TIM_ForcedAction)</div><div class="line"><a name="l01340"></a><span class="lineno"> 1340</span>&#160;{</div><div class="line"><a name="l01341"></a><span class="lineno"> 1341</span>&#160;  <a class="code" href="_p_e___types_8h.html#a1f1825b69244eb3ad2c7165ddc99c956">uint16_t</a> tmpccmr1 = 0;</div><div class="line"><a name="l01342"></a><span class="lineno"> 1342</span>&#160;  <span class="comment">/* Check the parameters */</span></div><div class="line"><a name="l01343"></a><span class="lineno"> 1343</span>&#160;  <a class="code" href="bsp_2boards_2agilefox_2configure_2stm32f10x__conf_8h.html#a631dea7b230e600555f979c62af1de21">assert_param</a>(<a class="code" href="group___t_i_m___exported__constants.html#ga99fabffbddc9ca930f80a4480daeecbe">IS_TIM_LIST6_PERIPH</a>(TIMx));</div><div class="line"><a name="l01344"></a><span class="lineno"> 1344</span>&#160;  <a class="code" href="bsp_2boards_2agilefox_2configure_2stm32f10x__conf_8h.html#a631dea7b230e600555f979c62af1de21">assert_param</a>(<a class="code" href="agilefox_2library_2inc_2stm32f10x__tim_8h.html#aa2cb16f281d32c95ab974dc5157bfa63">IS_TIM_FORCED_ACTION</a>(TIM_ForcedAction));</div><div class="line"><a name="l01345"></a><span class="lineno"> 1345</span>&#160;  tmpccmr1 = TIMx-&gt;<a class="code" href="struct_t_i_m___type_def.html#ad0588252dd82c3f5b640b38ee342b420">CCMR1</a>;</div><div class="line"><a name="l01346"></a><span class="lineno"> 1346</span>&#160;  <span class="comment">/* Reset the OC2M Bits */</span></div><div class="line"><a name="l01347"></a><span class="lineno"> 1347</span>&#160;  tmpccmr1 &amp;= (<a class="code" href="_p_e___types_8h.html#a1f1825b69244eb3ad2c7165ddc99c956">uint16_t</a>)~((<a class="code" href="_p_e___types_8h.html#a1f1825b69244eb3ad2c7165ddc99c956">uint16_t</a>)<a class="code" href="agilefox_2library_2inc_2stm32f10x__map_8h.html#a2326bafe64ba2ebdde908d66219eaa6f">TIM_CCMR1_OC2M</a>);</div><div class="line"><a name="l01348"></a><span class="lineno"> 1348</span>&#160;  <span class="comment">/* Configure The Forced output Mode */</span></div><div class="line"><a name="l01349"></a><span class="lineno"> 1349</span>&#160;  tmpccmr1 |= (<a class="code" href="_p_e___types_8h.html#a1f1825b69244eb3ad2c7165ddc99c956">uint16_t</a>)(TIM_ForcedAction &lt;&lt; 8);</div><div class="line"><a name="l01350"></a><span class="lineno"> 1350</span>&#160;  <span class="comment">/* Write to TIMx CCMR1 register */</span></div><div class="line"><a name="l01351"></a><span class="lineno"> 1351</span>&#160;  TIMx-&gt;<a class="code" href="struct_t_i_m___type_def.html#ad0588252dd82c3f5b640b38ee342b420">CCMR1</a> = tmpccmr1;</div><div class="line"><a name="l01352"></a><span class="lineno"> 1352</span>&#160;}</div><div class="line"><a name="l01353"></a><span class="lineno"> 1353</span>&#160;</div><div class="line"><a name="l01363"></a><span class="lineno"><a class="line" href="group___t_i_m___private___functions.html#ga920b0fb4ca44fceffd1c3e441feebd8f"> 1363</a></span>&#160;<span class="keywordtype">void</span> <a class="code" href="agilefox_2library_2src_2stm32f10x__tim_8c.html#a4c03c0a169f7d2e49a0d4d627957aaf5">TIM_ForcedOC3Config</a>(<a class="code" href="struct_t_i_m___type_def.html">TIM_TypeDef</a>* TIMx, <a class="code" href="_p_e___types_8h.html#a1f1825b69244eb3ad2c7165ddc99c956">uint16_t</a> TIM_ForcedAction)</div><div class="line"><a name="l01364"></a><span class="lineno"> 1364</span>&#160;{</div><div class="line"><a name="l01365"></a><span class="lineno"> 1365</span>&#160;  <a class="code" href="_p_e___types_8h.html#a1f1825b69244eb3ad2c7165ddc99c956">uint16_t</a> tmpccmr2 = 0;</div><div class="line"><a name="l01366"></a><span class="lineno"> 1366</span>&#160;  <span class="comment">/* Check the parameters */</span></div><div class="line"><a name="l01367"></a><span class="lineno"> 1367</span>&#160;  <a class="code" href="bsp_2boards_2agilefox_2configure_2stm32f10x__conf_8h.html#a631dea7b230e600555f979c62af1de21">assert_param</a>(<a class="code" href="group___t_i_m___exported__constants.html#ga2d80541c542755ac3f2aca078bd98adb">IS_TIM_LIST3_PERIPH</a>(TIMx));</div><div class="line"><a name="l01368"></a><span class="lineno"> 1368</span>&#160;  <a class="code" href="bsp_2boards_2agilefox_2configure_2stm32f10x__conf_8h.html#a631dea7b230e600555f979c62af1de21">assert_param</a>(<a class="code" href="agilefox_2library_2inc_2stm32f10x__tim_8h.html#aa2cb16f281d32c95ab974dc5157bfa63">IS_TIM_FORCED_ACTION</a>(TIM_ForcedAction));</div><div class="line"><a name="l01369"></a><span class="lineno"> 1369</span>&#160;  tmpccmr2 = TIMx-&gt;<a class="code" href="struct_t_i_m___type_def.html#a2dee82a7b37cbb2c0e58b3b67a88b0a7">CCMR2</a>;</div><div class="line"><a name="l01370"></a><span class="lineno"> 1370</span>&#160;  <span class="comment">/* Reset the OC1M Bits */</span></div><div class="line"><a name="l01371"></a><span class="lineno"> 1371</span>&#160;  tmpccmr2 &amp;= (<a class="code" href="_p_e___types_8h.html#a1f1825b69244eb3ad2c7165ddc99c956">uint16_t</a>)~((<a class="code" href="_p_e___types_8h.html#a1f1825b69244eb3ad2c7165ddc99c956">uint16_t</a>)<a class="code" href="agilefox_2library_2inc_2stm32f10x__map_8h.html#a52095cae524adb237339bfee92e8168a">TIM_CCMR2_OC3M</a>);</div><div class="line"><a name="l01372"></a><span class="lineno"> 1372</span>&#160;  <span class="comment">/* Configure The Forced output Mode */</span></div><div class="line"><a name="l01373"></a><span class="lineno"> 1373</span>&#160;  tmpccmr2 |= TIM_ForcedAction;</div><div class="line"><a name="l01374"></a><span class="lineno"> 1374</span>&#160;  <span class="comment">/* Write to TIMx CCMR2 register */</span></div><div class="line"><a name="l01375"></a><span class="lineno"> 1375</span>&#160;  TIMx-&gt;<a class="code" href="struct_t_i_m___type_def.html#a2dee82a7b37cbb2c0e58b3b67a88b0a7">CCMR2</a> = tmpccmr2;</div><div class="line"><a name="l01376"></a><span class="lineno"> 1376</span>&#160;}</div><div class="line"><a name="l01377"></a><span class="lineno"> 1377</span>&#160;</div><div class="line"><a name="l01387"></a><span class="lineno"><a class="line" href="group___t_i_m___private___functions.html#gaf0a0bbe74251e56d4b835d20b0a3aa63"> 1387</a></span>&#160;<span class="keywordtype">void</span> <a class="code" href="agilefox_2library_2src_2stm32f10x__tim_8c.html#a497b2f93b97f562ac12357d84b138c32">TIM_ForcedOC4Config</a>(<a class="code" href="struct_t_i_m___type_def.html">TIM_TypeDef</a>* TIMx, <a class="code" href="_p_e___types_8h.html#a1f1825b69244eb3ad2c7165ddc99c956">uint16_t</a> TIM_ForcedAction)</div><div class="line"><a name="l01388"></a><span class="lineno"> 1388</span>&#160;{</div><div class="line"><a name="l01389"></a><span class="lineno"> 1389</span>&#160;  <a class="code" href="_p_e___types_8h.html#a1f1825b69244eb3ad2c7165ddc99c956">uint16_t</a> tmpccmr2 = 0;</div><div class="line"><a name="l01390"></a><span class="lineno"> 1390</span>&#160;  <span class="comment">/* Check the parameters */</span></div><div class="line"><a name="l01391"></a><span class="lineno"> 1391</span>&#160;  <a class="code" href="bsp_2boards_2agilefox_2configure_2stm32f10x__conf_8h.html#a631dea7b230e600555f979c62af1de21">assert_param</a>(<a class="code" href="group___t_i_m___exported__constants.html#ga2d80541c542755ac3f2aca078bd98adb">IS_TIM_LIST3_PERIPH</a>(TIMx));</div><div class="line"><a name="l01392"></a><span class="lineno"> 1392</span>&#160;  <a class="code" href="bsp_2boards_2agilefox_2configure_2stm32f10x__conf_8h.html#a631dea7b230e600555f979c62af1de21">assert_param</a>(<a class="code" href="agilefox_2library_2inc_2stm32f10x__tim_8h.html#aa2cb16f281d32c95ab974dc5157bfa63">IS_TIM_FORCED_ACTION</a>(TIM_ForcedAction));</div><div class="line"><a name="l01393"></a><span class="lineno"> 1393</span>&#160;  tmpccmr2 = TIMx-&gt;<a class="code" href="struct_t_i_m___type_def.html#a2dee82a7b37cbb2c0e58b3b67a88b0a7">CCMR2</a>;</div><div class="line"><a name="l01394"></a><span class="lineno"> 1394</span>&#160;  <span class="comment">/* Reset the OC2M Bits */</span></div><div class="line"><a name="l01395"></a><span class="lineno"> 1395</span>&#160;  tmpccmr2 &amp;= (<a class="code" href="_p_e___types_8h.html#a1f1825b69244eb3ad2c7165ddc99c956">uint16_t</a>)~((<a class="code" href="_p_e___types_8h.html#a1f1825b69244eb3ad2c7165ddc99c956">uint16_t</a>)<a class="code" href="agilefox_2library_2inc_2stm32f10x__map_8h.html#acbed61ff3ba57c7fe6d3386ce3b7af2b">TIM_CCMR2_OC4M</a>);</div><div class="line"><a name="l01396"></a><span class="lineno"> 1396</span>&#160;  <span class="comment">/* Configure The Forced output Mode */</span></div><div class="line"><a name="l01397"></a><span class="lineno"> 1397</span>&#160;  tmpccmr2 |= (<a class="code" href="_p_e___types_8h.html#a1f1825b69244eb3ad2c7165ddc99c956">uint16_t</a>)(TIM_ForcedAction &lt;&lt; 8);</div><div class="line"><a name="l01398"></a><span class="lineno"> 1398</span>&#160;  <span class="comment">/* Write to TIMx CCMR2 register */</span></div><div class="line"><a name="l01399"></a><span class="lineno"> 1399</span>&#160;  TIMx-&gt;<a class="code" href="struct_t_i_m___type_def.html#a2dee82a7b37cbb2c0e58b3b67a88b0a7">CCMR2</a> = tmpccmr2;</div><div class="line"><a name="l01400"></a><span class="lineno"> 1400</span>&#160;}</div><div class="line"><a name="l01401"></a><span class="lineno"> 1401</span>&#160;</div><div class="line"><a name="l01409"></a><span class="lineno"><a class="line" href="group___t_i_m___private___functions.html#ga42b44b9fc2b0798d733720dd6bac1ac0"> 1409</a></span>&#160;<span class="keywordtype">void</span> <a class="code" href="group___t_i_m___exported___functions.html#ga42b44b9fc2b0798d733720dd6bac1ac0">TIM_ARRPreloadConfig</a>(<a class="code" href="struct_t_i_m___type_def.html">TIM_TypeDef</a>* TIMx, <a class="code" href="agilefox_2library_2inc_2stm32f10x__type_8h.html#ac9a7e9a35d2513ec15c3b537aaa4fba1">FunctionalState</a> NewState)</div><div class="line"><a name="l01410"></a><span class="lineno"> 1410</span>&#160;{</div><div class="line"><a name="l01411"></a><span class="lineno"> 1411</span>&#160;  <span class="comment">/* Check the parameters */</span></div><div class="line"><a name="l01412"></a><span class="lineno"> 1412</span>&#160;  <a class="code" href="bsp_2boards_2agilefox_2configure_2stm32f10x__conf_8h.html#a631dea7b230e600555f979c62af1de21">assert_param</a>(<a class="code" href="agilefox_2library_2inc_2stm32f10x__tim_8h.html#a71710da28a59c007a1d2ddee18a5ffcc">IS_TIM_ALL_PERIPH</a>(TIMx));</div><div class="line"><a name="l01413"></a><span class="lineno"> 1413</span>&#160;  <a class="code" href="bsp_2boards_2agilefox_2configure_2stm32f10x__conf_8h.html#a631dea7b230e600555f979c62af1de21">assert_param</a>(<a class="code" href="agilefox_2library_2inc_2stm32f10x__type_8h.html#affaf7c3f537d7a3370b1bbdda67a2bf6">IS_FUNCTIONAL_STATE</a>(NewState));</div><div class="line"><a name="l01414"></a><span class="lineno"> 1414</span>&#160;  <span class="keywordflow">if</span> (NewState != <a class="code" href="group___l_p_c___types___public___types.html#ggac9a7e9a35d2513ec15c3b537aaa4fba1ad3a9df141be0ccf10389b640f492b26d">DISABLE</a>)</div><div class="line"><a name="l01415"></a><span class="lineno"> 1415</span>&#160;  {</div><div class="line"><a name="l01416"></a><span class="lineno"> 1416</span>&#160;    <span class="comment">/* Set the ARR Preload Bit */</span></div><div class="line"><a name="l01417"></a><span class="lineno"> 1417</span>&#160;    TIMx-&gt;<a class="code" href="struct_t_i_m___type_def.html#aa6d6b145c88b7fab2f582c4ac7e25f10">CR1</a> |= <a class="code" href="agilefox_2library_2inc_2stm32f10x__map_8h.html#a4a3ad409f6b147cdcbafbfe29102f3fd">TIM_CR1_ARPE</a>;</div><div class="line"><a name="l01418"></a><span class="lineno"> 1418</span>&#160;  }</div><div class="line"><a name="l01419"></a><span class="lineno"> 1419</span>&#160;  <span class="keywordflow">else</span></div><div class="line"><a name="l01420"></a><span class="lineno"> 1420</span>&#160;  {</div><div class="line"><a name="l01421"></a><span class="lineno"> 1421</span>&#160;    <span class="comment">/* Reset the ARR Preload Bit */</span></div><div class="line"><a name="l01422"></a><span class="lineno"> 1422</span>&#160;    TIMx-&gt;<a class="code" href="struct_t_i_m___type_def.html#aa6d6b145c88b7fab2f582c4ac7e25f10">CR1</a> &amp;= (<a class="code" href="_p_e___types_8h.html#a1f1825b69244eb3ad2c7165ddc99c956">uint16_t</a>)~((<a class="code" href="_p_e___types_8h.html#a1f1825b69244eb3ad2c7165ddc99c956">uint16_t</a>)<a class="code" href="agilefox_2library_2inc_2stm32f10x__map_8h.html#a4a3ad409f6b147cdcbafbfe29102f3fd">TIM_CR1_ARPE</a>);</div><div class="line"><a name="l01423"></a><span class="lineno"> 1423</span>&#160;  }</div><div class="line"><a name="l01424"></a><span class="lineno"> 1424</span>&#160;}</div><div class="line"><a name="l01425"></a><span class="lineno"> 1425</span>&#160;</div><div class="line"><a name="l01433"></a><span class="lineno"><a class="line" href="group___t_i_m___private___functions.html#gaff2e7f9959b1b36e830df028c14accc8"> 1433</a></span>&#160;<span class="keywordtype">void</span> <a class="code" href="group___t_i_m___exported___functions.html#gaff2e7f9959b1b36e830df028c14accc8">TIM_SelectCOM</a>(<a class="code" href="struct_t_i_m___type_def.html">TIM_TypeDef</a>* TIMx, <a class="code" href="agilefox_2library_2inc_2stm32f10x__type_8h.html#ac9a7e9a35d2513ec15c3b537aaa4fba1">FunctionalState</a> NewState)</div><div class="line"><a name="l01434"></a><span class="lineno"> 1434</span>&#160;{</div><div class="line"><a name="l01435"></a><span class="lineno"> 1435</span>&#160;  <span class="comment">/* Check the parameters */</span></div><div class="line"><a name="l01436"></a><span class="lineno"> 1436</span>&#160;  <a class="code" href="bsp_2boards_2agilefox_2configure_2stm32f10x__conf_8h.html#a631dea7b230e600555f979c62af1de21">assert_param</a>(<a class="code" href="group___t_i_m___exported__constants.html#ga3c489ac3294f0d8f2ec097da909bc8e0">IS_TIM_LIST2_PERIPH</a>(TIMx));</div><div class="line"><a name="l01437"></a><span class="lineno"> 1437</span>&#160;  <a class="code" href="bsp_2boards_2agilefox_2configure_2stm32f10x__conf_8h.html#a631dea7b230e600555f979c62af1de21">assert_param</a>(<a class="code" href="agilefox_2library_2inc_2stm32f10x__type_8h.html#affaf7c3f537d7a3370b1bbdda67a2bf6">IS_FUNCTIONAL_STATE</a>(NewState));</div><div class="line"><a name="l01438"></a><span class="lineno"> 1438</span>&#160;  <span class="keywordflow">if</span> (NewState != <a class="code" href="group___l_p_c___types___public___types.html#ggac9a7e9a35d2513ec15c3b537aaa4fba1ad3a9df141be0ccf10389b640f492b26d">DISABLE</a>)</div><div class="line"><a name="l01439"></a><span class="lineno"> 1439</span>&#160;  {</div><div class="line"><a name="l01440"></a><span class="lineno"> 1440</span>&#160;    <span class="comment">/* Set the COM Bit */</span></div><div class="line"><a name="l01441"></a><span class="lineno"> 1441</span>&#160;    TIMx-&gt;<a class="code" href="struct_t_i_m___type_def.html#aaf66ecf9152e78064971d15cbf8e74b8">CR2</a> |= <a class="code" href="agilefox_2library_2inc_2stm32f10x__map_8h.html#af0328c1339b2b1633ef7a8db4c02d0d5">TIM_CR2_CCUS</a>;</div><div class="line"><a name="l01442"></a><span class="lineno"> 1442</span>&#160;  }</div><div class="line"><a name="l01443"></a><span class="lineno"> 1443</span>&#160;  <span class="keywordflow">else</span></div><div class="line"><a name="l01444"></a><span class="lineno"> 1444</span>&#160;  {</div><div class="line"><a name="l01445"></a><span class="lineno"> 1445</span>&#160;    <span class="comment">/* Reset the COM Bit */</span></div><div class="line"><a name="l01446"></a><span class="lineno"> 1446</span>&#160;    TIMx-&gt;<a class="code" href="struct_t_i_m___type_def.html#aaf66ecf9152e78064971d15cbf8e74b8">CR2</a> &amp;= (<a class="code" href="_p_e___types_8h.html#a1f1825b69244eb3ad2c7165ddc99c956">uint16_t</a>)~((<a class="code" href="_p_e___types_8h.html#a1f1825b69244eb3ad2c7165ddc99c956">uint16_t</a>)<a class="code" href="agilefox_2library_2inc_2stm32f10x__map_8h.html#af0328c1339b2b1633ef7a8db4c02d0d5">TIM_CR2_CCUS</a>);</div><div class="line"><a name="l01447"></a><span class="lineno"> 1447</span>&#160;  }</div><div class="line"><a name="l01448"></a><span class="lineno"> 1448</span>&#160;}</div><div class="line"><a name="l01449"></a><span class="lineno"> 1449</span>&#160;</div><div class="line"><a name="l01458"></a><span class="lineno"><a class="line" href="group___t_i_m___private___functions.html#ga5273cb65acb885fe7982827b1c6b7d75"> 1458</a></span>&#160;<span class="keywordtype">void</span> <a class="code" href="group___t_i_m___exported___functions.html#ga5273cb65acb885fe7982827b1c6b7d75">TIM_SelectCCDMA</a>(<a class="code" href="struct_t_i_m___type_def.html">TIM_TypeDef</a>* TIMx, <a class="code" href="agilefox_2library_2inc_2stm32f10x__type_8h.html#ac9a7e9a35d2513ec15c3b537aaa4fba1">FunctionalState</a> NewState)</div><div class="line"><a name="l01459"></a><span class="lineno"> 1459</span>&#160;{</div><div class="line"><a name="l01460"></a><span class="lineno"> 1460</span>&#160;  <span class="comment">/* Check the parameters */</span></div><div class="line"><a name="l01461"></a><span class="lineno"> 1461</span>&#160;  <a class="code" href="bsp_2boards_2agilefox_2configure_2stm32f10x__conf_8h.html#a631dea7b230e600555f979c62af1de21">assert_param</a>(<a class="code" href="group___t_i_m___exported__constants.html#ga9c2699fd3d0c0901f8ac706c3d2dfe10">IS_TIM_LIST4_PERIPH</a>(TIMx));</div><div class="line"><a name="l01462"></a><span class="lineno"> 1462</span>&#160;  <a class="code" href="bsp_2boards_2agilefox_2configure_2stm32f10x__conf_8h.html#a631dea7b230e600555f979c62af1de21">assert_param</a>(<a class="code" href="agilefox_2library_2inc_2stm32f10x__type_8h.html#affaf7c3f537d7a3370b1bbdda67a2bf6">IS_FUNCTIONAL_STATE</a>(NewState));</div><div class="line"><a name="l01463"></a><span class="lineno"> 1463</span>&#160;  <span class="keywordflow">if</span> (NewState != <a class="code" href="group___l_p_c___types___public___types.html#ggac9a7e9a35d2513ec15c3b537aaa4fba1ad3a9df141be0ccf10389b640f492b26d">DISABLE</a>)</div><div class="line"><a name="l01464"></a><span class="lineno"> 1464</span>&#160;  {</div><div class="line"><a name="l01465"></a><span class="lineno"> 1465</span>&#160;    <span class="comment">/* Set the CCDS Bit */</span></div><div class="line"><a name="l01466"></a><span class="lineno"> 1466</span>&#160;    TIMx-&gt;<a class="code" href="struct_t_i_m___type_def.html#aaf66ecf9152e78064971d15cbf8e74b8">CR2</a> |= <a class="code" href="agilefox_2library_2inc_2stm32f10x__map_8h.html#ade656832d3ec303a2a7a422638dd560e">TIM_CR2_CCDS</a>;</div><div class="line"><a name="l01467"></a><span class="lineno"> 1467</span>&#160;  }</div><div class="line"><a name="l01468"></a><span class="lineno"> 1468</span>&#160;  <span class="keywordflow">else</span></div><div class="line"><a name="l01469"></a><span class="lineno"> 1469</span>&#160;  {</div><div class="line"><a name="l01470"></a><span class="lineno"> 1470</span>&#160;    <span class="comment">/* Reset the CCDS Bit */</span></div><div class="line"><a name="l01471"></a><span class="lineno"> 1471</span>&#160;    TIMx-&gt;<a class="code" href="struct_t_i_m___type_def.html#aaf66ecf9152e78064971d15cbf8e74b8">CR2</a> &amp;= (<a class="code" href="_p_e___types_8h.html#a1f1825b69244eb3ad2c7165ddc99c956">uint16_t</a>)~((<a class="code" href="_p_e___types_8h.html#a1f1825b69244eb3ad2c7165ddc99c956">uint16_t</a>)<a class="code" href="agilefox_2library_2inc_2stm32f10x__map_8h.html#ade656832d3ec303a2a7a422638dd560e">TIM_CR2_CCDS</a>);</div><div class="line"><a name="l01472"></a><span class="lineno"> 1472</span>&#160;  }</div><div class="line"><a name="l01473"></a><span class="lineno"> 1473</span>&#160;}</div><div class="line"><a name="l01474"></a><span class="lineno"> 1474</span>&#160;</div><div class="line"><a name="l01483"></a><span class="lineno"><a class="line" href="group___t_i_m___private___functions.html#ga0a935254e44312b1d78e8684a58db3c1"> 1483</a></span>&#160;<span class="keywordtype">void</span> <a class="code" href="group___t_i_m___exported___functions.html#ga0a935254e44312b1d78e8684a58db3c1">TIM_CCPreloadControl</a>(<a class="code" href="struct_t_i_m___type_def.html">TIM_TypeDef</a>* TIMx, <a class="code" href="agilefox_2library_2inc_2stm32f10x__type_8h.html#ac9a7e9a35d2513ec15c3b537aaa4fba1">FunctionalState</a> NewState)</div><div class="line"><a name="l01484"></a><span class="lineno"> 1484</span>&#160;{ </div><div class="line"><a name="l01485"></a><span class="lineno"> 1485</span>&#160;  <span class="comment">/* Check the parameters */</span></div><div class="line"><a name="l01486"></a><span class="lineno"> 1486</span>&#160;  <a class="code" href="bsp_2boards_2agilefox_2configure_2stm32f10x__conf_8h.html#a631dea7b230e600555f979c62af1de21">assert_param</a>(<a class="code" href="group___t_i_m___exported__constants.html#ga90232c3966a578fbd9be2b228f225cb4">IS_TIM_LIST5_PERIPH</a>(TIMx));</div><div class="line"><a name="l01487"></a><span class="lineno"> 1487</span>&#160;  <a class="code" href="bsp_2boards_2agilefox_2configure_2stm32f10x__conf_8h.html#a631dea7b230e600555f979c62af1de21">assert_param</a>(<a class="code" href="agilefox_2library_2inc_2stm32f10x__type_8h.html#affaf7c3f537d7a3370b1bbdda67a2bf6">IS_FUNCTIONAL_STATE</a>(NewState));</div><div class="line"><a name="l01488"></a><span class="lineno"> 1488</span>&#160;  <span class="keywordflow">if</span> (NewState != <a class="code" href="group___l_p_c___types___public___types.html#ggac9a7e9a35d2513ec15c3b537aaa4fba1ad3a9df141be0ccf10389b640f492b26d">DISABLE</a>)</div><div class="line"><a name="l01489"></a><span class="lineno"> 1489</span>&#160;  {</div><div class="line"><a name="l01490"></a><span class="lineno"> 1490</span>&#160;    <span class="comment">/* Set the CCPC Bit */</span></div><div class="line"><a name="l01491"></a><span class="lineno"> 1491</span>&#160;    TIMx-&gt;<a class="code" href="struct_t_i_m___type_def.html#aaf66ecf9152e78064971d15cbf8e74b8">CR2</a> |= <a class="code" href="agilefox_2library_2inc_2stm32f10x__map_8h.html#aae22c9c1197107d6fa629f419a29541e">TIM_CR2_CCPC</a>;</div><div class="line"><a name="l01492"></a><span class="lineno"> 1492</span>&#160;  }</div><div class="line"><a name="l01493"></a><span class="lineno"> 1493</span>&#160;  <span class="keywordflow">else</span></div><div class="line"><a name="l01494"></a><span class="lineno"> 1494</span>&#160;  {</div><div class="line"><a name="l01495"></a><span class="lineno"> 1495</span>&#160;    <span class="comment">/* Reset the CCPC Bit */</span></div><div class="line"><a name="l01496"></a><span class="lineno"> 1496</span>&#160;    TIMx-&gt;<a class="code" href="struct_t_i_m___type_def.html#aaf66ecf9152e78064971d15cbf8e74b8">CR2</a> &amp;= (<a class="code" href="_p_e___types_8h.html#a1f1825b69244eb3ad2c7165ddc99c956">uint16_t</a>)~((<a class="code" href="_p_e___types_8h.html#a1f1825b69244eb3ad2c7165ddc99c956">uint16_t</a>)<a class="code" href="agilefox_2library_2inc_2stm32f10x__map_8h.html#aae22c9c1197107d6fa629f419a29541e">TIM_CR2_CCPC</a>);</div><div class="line"><a name="l01497"></a><span class="lineno"> 1497</span>&#160;  }</div><div class="line"><a name="l01498"></a><span class="lineno"> 1498</span>&#160;}</div><div class="line"><a name="l01499"></a><span class="lineno"> 1499</span>&#160;</div><div class="line"><a name="l01509"></a><span class="lineno"><a class="line" href="group___t_i_m___private___functions.html#ga60e6c29ad8f919bef616cf8e3306dd64"> 1509</a></span>&#160;<span class="keywordtype">void</span> <a class="code" href="agilefox_2library_2src_2stm32f10x__tim_8c.html#aa0dce2a8c2a39de75ed329ec66221fb1">TIM_OC1PreloadConfig</a>(<a class="code" href="struct_t_i_m___type_def.html">TIM_TypeDef</a>* TIMx, <a class="code" href="_p_e___types_8h.html#a1f1825b69244eb3ad2c7165ddc99c956">uint16_t</a> TIM_OCPreload)</div><div class="line"><a name="l01510"></a><span class="lineno"> 1510</span>&#160;{</div><div class="line"><a name="l01511"></a><span class="lineno"> 1511</span>&#160;  <a class="code" href="_p_e___types_8h.html#a1f1825b69244eb3ad2c7165ddc99c956">uint16_t</a> tmpccmr1 = 0;</div><div class="line"><a name="l01512"></a><span class="lineno"> 1512</span>&#160;  <span class="comment">/* Check the parameters */</span></div><div class="line"><a name="l01513"></a><span class="lineno"> 1513</span>&#160;  <a class="code" href="bsp_2boards_2agilefox_2configure_2stm32f10x__conf_8h.html#a631dea7b230e600555f979c62af1de21">assert_param</a>(<a class="code" href="group___t_i_m___exported__constants.html#ga120d98895bd48d628028753212b68233">IS_TIM_LIST8_PERIPH</a>(TIMx));</div><div class="line"><a name="l01514"></a><span class="lineno"> 1514</span>&#160;  <a class="code" href="bsp_2boards_2agilefox_2configure_2stm32f10x__conf_8h.html#a631dea7b230e600555f979c62af1de21">assert_param</a>(<a class="code" href="agilefox_2library_2inc_2stm32f10x__tim_8h.html#a48cc07c5e87b5fd7549b7668f1598ab5">IS_TIM_OCPRELOAD_STATE</a>(TIM_OCPreload));</div><div class="line"><a name="l01515"></a><span class="lineno"> 1515</span>&#160;  tmpccmr1 = TIMx-&gt;<a class="code" href="struct_t_i_m___type_def.html#ad0588252dd82c3f5b640b38ee342b420">CCMR1</a>;</div><div class="line"><a name="l01516"></a><span class="lineno"> 1516</span>&#160;  <span class="comment">/* Reset the OC1PE Bit */</span></div><div class="line"><a name="l01517"></a><span class="lineno"> 1517</span>&#160;  tmpccmr1 &amp;= (<a class="code" href="_p_e___types_8h.html#a1f1825b69244eb3ad2c7165ddc99c956">uint16_t</a>)~((<a class="code" href="_p_e___types_8h.html#a1f1825b69244eb3ad2c7165ddc99c956">uint16_t</a>)<a class="code" href="agilefox_2library_2inc_2stm32f10x__map_8h.html#a1aa54ddf87a4b339881a8d5368ec80eb">TIM_CCMR1_OC1PE</a>);</div><div class="line"><a name="l01518"></a><span class="lineno"> 1518</span>&#160;  <span class="comment">/* Enable or Disable the Output Compare Preload feature */</span></div><div class="line"><a name="l01519"></a><span class="lineno"> 1519</span>&#160;  tmpccmr1 |= TIM_OCPreload;</div><div class="line"><a name="l01520"></a><span class="lineno"> 1520</span>&#160;  <span class="comment">/* Write to TIMx CCMR1 register */</span></div><div class="line"><a name="l01521"></a><span class="lineno"> 1521</span>&#160;  TIMx-&gt;<a class="code" href="struct_t_i_m___type_def.html#ad0588252dd82c3f5b640b38ee342b420">CCMR1</a> = tmpccmr1;</div><div class="line"><a name="l01522"></a><span class="lineno"> 1522</span>&#160;}</div><div class="line"><a name="l01523"></a><span class="lineno"> 1523</span>&#160;</div><div class="line"><a name="l01534"></a><span class="lineno"><a class="line" href="group___t_i_m___private___functions.html#ga75b4614c6dd2cd52f2c5becdb6590c10"> 1534</a></span>&#160;<span class="keywordtype">void</span> <a class="code" href="agilefox_2library_2src_2stm32f10x__tim_8c.html#a82e515fc2e35591b935df1703df32cb1">TIM_OC2PreloadConfig</a>(<a class="code" href="struct_t_i_m___type_def.html">TIM_TypeDef</a>* TIMx, <a class="code" href="_p_e___types_8h.html#a1f1825b69244eb3ad2c7165ddc99c956">uint16_t</a> TIM_OCPreload)</div><div class="line"><a name="l01535"></a><span class="lineno"> 1535</span>&#160;{</div><div class="line"><a name="l01536"></a><span class="lineno"> 1536</span>&#160;  <a class="code" href="_p_e___types_8h.html#a1f1825b69244eb3ad2c7165ddc99c956">uint16_t</a> tmpccmr1 = 0;</div><div class="line"><a name="l01537"></a><span class="lineno"> 1537</span>&#160;  <span class="comment">/* Check the parameters */</span></div><div class="line"><a name="l01538"></a><span class="lineno"> 1538</span>&#160;  <a class="code" href="bsp_2boards_2agilefox_2configure_2stm32f10x__conf_8h.html#a631dea7b230e600555f979c62af1de21">assert_param</a>(<a class="code" href="group___t_i_m___exported__constants.html#ga99fabffbddc9ca930f80a4480daeecbe">IS_TIM_LIST6_PERIPH</a>(TIMx));</div><div class="line"><a name="l01539"></a><span class="lineno"> 1539</span>&#160;  <a class="code" href="bsp_2boards_2agilefox_2configure_2stm32f10x__conf_8h.html#a631dea7b230e600555f979c62af1de21">assert_param</a>(<a class="code" href="agilefox_2library_2inc_2stm32f10x__tim_8h.html#a48cc07c5e87b5fd7549b7668f1598ab5">IS_TIM_OCPRELOAD_STATE</a>(TIM_OCPreload));</div><div class="line"><a name="l01540"></a><span class="lineno"> 1540</span>&#160;  tmpccmr1 = TIMx-&gt;<a class="code" href="struct_t_i_m___type_def.html#ad0588252dd82c3f5b640b38ee342b420">CCMR1</a>;</div><div class="line"><a name="l01541"></a><span class="lineno"> 1541</span>&#160;  <span class="comment">/* Reset the OC2PE Bit */</span></div><div class="line"><a name="l01542"></a><span class="lineno"> 1542</span>&#160;  tmpccmr1 &amp;= (<a class="code" href="_p_e___types_8h.html#a1f1825b69244eb3ad2c7165ddc99c956">uint16_t</a>)~((<a class="code" href="_p_e___types_8h.html#a1f1825b69244eb3ad2c7165ddc99c956">uint16_t</a>)<a class="code" href="agilefox_2library_2inc_2stm32f10x__map_8h.html#abddbf508732039730125ab3e87e9d370">TIM_CCMR1_OC2PE</a>);</div><div class="line"><a name="l01543"></a><span class="lineno"> 1543</span>&#160;  <span class="comment">/* Enable or Disable the Output Compare Preload feature */</span></div><div class="line"><a name="l01544"></a><span class="lineno"> 1544</span>&#160;  tmpccmr1 |= (<a class="code" href="_p_e___types_8h.html#a1f1825b69244eb3ad2c7165ddc99c956">uint16_t</a>)(TIM_OCPreload &lt;&lt; 8);</div><div class="line"><a name="l01545"></a><span class="lineno"> 1545</span>&#160;  <span class="comment">/* Write to TIMx CCMR1 register */</span></div><div class="line"><a name="l01546"></a><span class="lineno"> 1546</span>&#160;  TIMx-&gt;<a class="code" href="struct_t_i_m___type_def.html#ad0588252dd82c3f5b640b38ee342b420">CCMR1</a> = tmpccmr1;</div><div class="line"><a name="l01547"></a><span class="lineno"> 1547</span>&#160;}</div><div class="line"><a name="l01548"></a><span class="lineno"> 1548</span>&#160;</div><div class="line"><a name="l01558"></a><span class="lineno"><a class="line" href="group___t_i_m___private___functions.html#ga8b2391685a519e60e596b7d596f86f09"> 1558</a></span>&#160;<span class="keywordtype">void</span> <a class="code" href="agilefox_2library_2src_2stm32f10x__tim_8c.html#a1fef39a919a791ab4581222172422c00">TIM_OC3PreloadConfig</a>(<a class="code" href="struct_t_i_m___type_def.html">TIM_TypeDef</a>* TIMx, <a class="code" href="_p_e___types_8h.html#a1f1825b69244eb3ad2c7165ddc99c956">uint16_t</a> TIM_OCPreload)</div><div class="line"><a name="l01559"></a><span class="lineno"> 1559</span>&#160;{</div><div class="line"><a name="l01560"></a><span class="lineno"> 1560</span>&#160;  <a class="code" href="_p_e___types_8h.html#a1f1825b69244eb3ad2c7165ddc99c956">uint16_t</a> tmpccmr2 = 0;</div><div class="line"><a name="l01561"></a><span class="lineno"> 1561</span>&#160;  <span class="comment">/* Check the parameters */</span></div><div class="line"><a name="l01562"></a><span class="lineno"> 1562</span>&#160;  <a class="code" href="bsp_2boards_2agilefox_2configure_2stm32f10x__conf_8h.html#a631dea7b230e600555f979c62af1de21">assert_param</a>(<a class="code" href="group___t_i_m___exported__constants.html#ga2d80541c542755ac3f2aca078bd98adb">IS_TIM_LIST3_PERIPH</a>(TIMx));</div><div class="line"><a name="l01563"></a><span class="lineno"> 1563</span>&#160;  <a class="code" href="bsp_2boards_2agilefox_2configure_2stm32f10x__conf_8h.html#a631dea7b230e600555f979c62af1de21">assert_param</a>(<a class="code" href="agilefox_2library_2inc_2stm32f10x__tim_8h.html#a48cc07c5e87b5fd7549b7668f1598ab5">IS_TIM_OCPRELOAD_STATE</a>(TIM_OCPreload));</div><div class="line"><a name="l01564"></a><span class="lineno"> 1564</span>&#160;  tmpccmr2 = TIMx-&gt;<a class="code" href="struct_t_i_m___type_def.html#a2dee82a7b37cbb2c0e58b3b67a88b0a7">CCMR2</a>;</div><div class="line"><a name="l01565"></a><span class="lineno"> 1565</span>&#160;  <span class="comment">/* Reset the OC3PE Bit */</span></div><div class="line"><a name="l01566"></a><span class="lineno"> 1566</span>&#160;  tmpccmr2 &amp;= (<a class="code" href="_p_e___types_8h.html#a1f1825b69244eb3ad2c7165ddc99c956">uint16_t</a>)~((<a class="code" href="_p_e___types_8h.html#a1f1825b69244eb3ad2c7165ddc99c956">uint16_t</a>)<a class="code" href="agilefox_2library_2inc_2stm32f10x__map_8h.html#a276fd2250d2b085b73ef51cb4c099d24">TIM_CCMR2_OC3PE</a>);</div><div class="line"><a name="l01567"></a><span class="lineno"> 1567</span>&#160;  <span class="comment">/* Enable or Disable the Output Compare Preload feature */</span></div><div class="line"><a name="l01568"></a><span class="lineno"> 1568</span>&#160;  tmpccmr2 |= TIM_OCPreload;</div><div class="line"><a name="l01569"></a><span class="lineno"> 1569</span>&#160;  <span class="comment">/* Write to TIMx CCMR2 register */</span></div><div class="line"><a name="l01570"></a><span class="lineno"> 1570</span>&#160;  TIMx-&gt;<a class="code" href="struct_t_i_m___type_def.html#a2dee82a7b37cbb2c0e58b3b67a88b0a7">CCMR2</a> = tmpccmr2;</div><div class="line"><a name="l01571"></a><span class="lineno"> 1571</span>&#160;}</div><div class="line"><a name="l01572"></a><span class="lineno"> 1572</span>&#160;</div><div class="line"><a name="l01582"></a><span class="lineno"><a class="line" href="group___t_i_m___private___functions.html#ga8bf4dfb35ff0c7b494dd96579f50b1ec"> 1582</a></span>&#160;<span class="keywordtype">void</span> <a class="code" href="agilefox_2library_2src_2stm32f10x__tim_8c.html#ae43879b2803ebba1b6fe9442aa13f82e">TIM_OC4PreloadConfig</a>(<a class="code" href="struct_t_i_m___type_def.html">TIM_TypeDef</a>* TIMx, <a class="code" href="_p_e___types_8h.html#a1f1825b69244eb3ad2c7165ddc99c956">uint16_t</a> TIM_OCPreload)</div><div class="line"><a name="l01583"></a><span class="lineno"> 1583</span>&#160;{</div><div class="line"><a name="l01584"></a><span class="lineno"> 1584</span>&#160;  <a class="code" href="_p_e___types_8h.html#a1f1825b69244eb3ad2c7165ddc99c956">uint16_t</a> tmpccmr2 = 0;</div><div class="line"><a name="l01585"></a><span class="lineno"> 1585</span>&#160;  <span class="comment">/* Check the parameters */</span></div><div class="line"><a name="l01586"></a><span class="lineno"> 1586</span>&#160;  <a class="code" href="bsp_2boards_2agilefox_2configure_2stm32f10x__conf_8h.html#a631dea7b230e600555f979c62af1de21">assert_param</a>(<a class="code" href="group___t_i_m___exported__constants.html#ga2d80541c542755ac3f2aca078bd98adb">IS_TIM_LIST3_PERIPH</a>(TIMx));</div><div class="line"><a name="l01587"></a><span class="lineno"> 1587</span>&#160;  <a class="code" href="bsp_2boards_2agilefox_2configure_2stm32f10x__conf_8h.html#a631dea7b230e600555f979c62af1de21">assert_param</a>(<a class="code" href="agilefox_2library_2inc_2stm32f10x__tim_8h.html#a48cc07c5e87b5fd7549b7668f1598ab5">IS_TIM_OCPRELOAD_STATE</a>(TIM_OCPreload));</div><div class="line"><a name="l01588"></a><span class="lineno"> 1588</span>&#160;  tmpccmr2 = TIMx-&gt;<a class="code" href="struct_t_i_m___type_def.html#a2dee82a7b37cbb2c0e58b3b67a88b0a7">CCMR2</a>;</div><div class="line"><a name="l01589"></a><span class="lineno"> 1589</span>&#160;  <span class="comment">/* Reset the OC4PE Bit */</span></div><div class="line"><a name="l01590"></a><span class="lineno"> 1590</span>&#160;  tmpccmr2 &amp;= (<a class="code" href="_p_e___types_8h.html#a1f1825b69244eb3ad2c7165ddc99c956">uint16_t</a>)~((<a class="code" href="_p_e___types_8h.html#a1f1825b69244eb3ad2c7165ddc99c956">uint16_t</a>)<a class="code" href="agilefox_2library_2inc_2stm32f10x__map_8h.html#a3e951cd3f6593e321cf79b662a1deaaa">TIM_CCMR2_OC4PE</a>);</div><div class="line"><a name="l01591"></a><span class="lineno"> 1591</span>&#160;  <span class="comment">/* Enable or Disable the Output Compare Preload feature */</span></div><div class="line"><a name="l01592"></a><span class="lineno"> 1592</span>&#160;  tmpccmr2 |= (<a class="code" href="_p_e___types_8h.html#a1f1825b69244eb3ad2c7165ddc99c956">uint16_t</a>)(TIM_OCPreload &lt;&lt; 8);</div><div class="line"><a name="l01593"></a><span class="lineno"> 1593</span>&#160;  <span class="comment">/* Write to TIMx CCMR2 register */</span></div><div class="line"><a name="l01594"></a><span class="lineno"> 1594</span>&#160;  TIMx-&gt;<a class="code" href="struct_t_i_m___type_def.html#a2dee82a7b37cbb2c0e58b3b67a88b0a7">CCMR2</a> = tmpccmr2;</div><div class="line"><a name="l01595"></a><span class="lineno"> 1595</span>&#160;}</div><div class="line"><a name="l01596"></a><span class="lineno"> 1596</span>&#160;</div><div class="line"><a name="l01606"></a><span class="lineno"><a class="line" href="group___t_i_m___private___functions.html#gaec82031ca62f31f5483195c09752a83a"> 1606</a></span>&#160;<span class="keywordtype">void</span> <a class="code" href="agilefox_2library_2src_2stm32f10x__tim_8c.html#a73409668c0e20fdfaa7a695a98862fa5">TIM_OC1FastConfig</a>(<a class="code" href="struct_t_i_m___type_def.html">TIM_TypeDef</a>* TIMx, <a class="code" href="_p_e___types_8h.html#a1f1825b69244eb3ad2c7165ddc99c956">uint16_t</a> TIM_OCFast)</div><div class="line"><a name="l01607"></a><span class="lineno"> 1607</span>&#160;{</div><div class="line"><a name="l01608"></a><span class="lineno"> 1608</span>&#160;  <a class="code" href="_p_e___types_8h.html#a1f1825b69244eb3ad2c7165ddc99c956">uint16_t</a> tmpccmr1 = 0;</div><div class="line"><a name="l01609"></a><span class="lineno"> 1609</span>&#160;  <span class="comment">/* Check the parameters */</span></div><div class="line"><a name="l01610"></a><span class="lineno"> 1610</span>&#160;  <a class="code" href="bsp_2boards_2agilefox_2configure_2stm32f10x__conf_8h.html#a631dea7b230e600555f979c62af1de21">assert_param</a>(<a class="code" href="group___t_i_m___exported__constants.html#ga120d98895bd48d628028753212b68233">IS_TIM_LIST8_PERIPH</a>(TIMx));</div><div class="line"><a name="l01611"></a><span class="lineno"> 1611</span>&#160;  <a class="code" href="bsp_2boards_2agilefox_2configure_2stm32f10x__conf_8h.html#a631dea7b230e600555f979c62af1de21">assert_param</a>(<a class="code" href="agilefox_2library_2inc_2stm32f10x__tim_8h.html#a65ad85cb4ba48660e8f519a1f6c298d2">IS_TIM_OCFAST_STATE</a>(TIM_OCFast));</div><div class="line"><a name="l01612"></a><span class="lineno"> 1612</span>&#160;  <span class="comment">/* Get the TIMx CCMR1 register value */</span></div><div class="line"><a name="l01613"></a><span class="lineno"> 1613</span>&#160;  tmpccmr1 = TIMx-&gt;<a class="code" href="struct_t_i_m___type_def.html#ad0588252dd82c3f5b640b38ee342b420">CCMR1</a>;</div><div class="line"><a name="l01614"></a><span class="lineno"> 1614</span>&#160;  <span class="comment">/* Reset the OC1FE Bit */</span></div><div class="line"><a name="l01615"></a><span class="lineno"> 1615</span>&#160;  tmpccmr1 &amp;= (<a class="code" href="_p_e___types_8h.html#a1f1825b69244eb3ad2c7165ddc99c956">uint16_t</a>)~((<a class="code" href="_p_e___types_8h.html#a1f1825b69244eb3ad2c7165ddc99c956">uint16_t</a>)<a class="code" href="agilefox_2library_2inc_2stm32f10x__map_8h.html#ab9c5878e85ce02c22d8a374deebd1b6e">TIM_CCMR1_OC1FE</a>);</div><div class="line"><a name="l01616"></a><span class="lineno"> 1616</span>&#160;  <span class="comment">/* Enable or Disable the Output Compare Fast Bit */</span></div><div class="line"><a name="l01617"></a><span class="lineno"> 1617</span>&#160;  tmpccmr1 |= TIM_OCFast;</div><div class="line"><a name="l01618"></a><span class="lineno"> 1618</span>&#160;  <span class="comment">/* Write to TIMx CCMR1 */</span></div><div class="line"><a name="l01619"></a><span class="lineno"> 1619</span>&#160;  TIMx-&gt;<a class="code" href="struct_t_i_m___type_def.html#ad0588252dd82c3f5b640b38ee342b420">CCMR1</a> = tmpccmr1;</div><div class="line"><a name="l01620"></a><span class="lineno"> 1620</span>&#160;}</div><div class="line"><a name="l01621"></a><span class="lineno"> 1621</span>&#160;</div><div class="line"><a name="l01632"></a><span class="lineno"><a class="line" href="group___t_i_m___private___functions.html#ga413359c87f46c69f1ffe2dc8fb3a65e7"> 1632</a></span>&#160;<span class="keywordtype">void</span> <a class="code" href="agilefox_2library_2src_2stm32f10x__tim_8c.html#ab76706a969184d577e392ef9df24ec59">TIM_OC2FastConfig</a>(<a class="code" href="struct_t_i_m___type_def.html">TIM_TypeDef</a>* TIMx, <a class="code" href="_p_e___types_8h.html#a1f1825b69244eb3ad2c7165ddc99c956">uint16_t</a> TIM_OCFast)</div><div class="line"><a name="l01633"></a><span class="lineno"> 1633</span>&#160;{</div><div class="line"><a name="l01634"></a><span class="lineno"> 1634</span>&#160;  <a class="code" href="_p_e___types_8h.html#a1f1825b69244eb3ad2c7165ddc99c956">uint16_t</a> tmpccmr1 = 0;</div><div class="line"><a name="l01635"></a><span class="lineno"> 1635</span>&#160;  <span class="comment">/* Check the parameters */</span></div><div class="line"><a name="l01636"></a><span class="lineno"> 1636</span>&#160;  <a class="code" href="bsp_2boards_2agilefox_2configure_2stm32f10x__conf_8h.html#a631dea7b230e600555f979c62af1de21">assert_param</a>(<a class="code" href="group___t_i_m___exported__constants.html#ga99fabffbddc9ca930f80a4480daeecbe">IS_TIM_LIST6_PERIPH</a>(TIMx));</div><div class="line"><a name="l01637"></a><span class="lineno"> 1637</span>&#160;  <a class="code" href="bsp_2boards_2agilefox_2configure_2stm32f10x__conf_8h.html#a631dea7b230e600555f979c62af1de21">assert_param</a>(<a class="code" href="agilefox_2library_2inc_2stm32f10x__tim_8h.html#a65ad85cb4ba48660e8f519a1f6c298d2">IS_TIM_OCFAST_STATE</a>(TIM_OCFast));</div><div class="line"><a name="l01638"></a><span class="lineno"> 1638</span>&#160;  <span class="comment">/* Get the TIMx CCMR1 register value */</span></div><div class="line"><a name="l01639"></a><span class="lineno"> 1639</span>&#160;  tmpccmr1 = TIMx-&gt;<a class="code" href="struct_t_i_m___type_def.html#ad0588252dd82c3f5b640b38ee342b420">CCMR1</a>;</div><div class="line"><a name="l01640"></a><span class="lineno"> 1640</span>&#160;  <span class="comment">/* Reset the OC2FE Bit */</span></div><div class="line"><a name="l01641"></a><span class="lineno"> 1641</span>&#160;  tmpccmr1 &amp;= (<a class="code" href="_p_e___types_8h.html#a1f1825b69244eb3ad2c7165ddc99c956">uint16_t</a>)~((<a class="code" href="_p_e___types_8h.html#a1f1825b69244eb3ad2c7165ddc99c956">uint16_t</a>)<a class="code" href="agilefox_2library_2inc_2stm32f10x__map_8h.html#a3bf610cf77c3c6c936ce7c4f85992e6c">TIM_CCMR1_OC2FE</a>);</div><div class="line"><a name="l01642"></a><span class="lineno"> 1642</span>&#160;  <span class="comment">/* Enable or Disable the Output Compare Fast Bit */</span></div><div class="line"><a name="l01643"></a><span class="lineno"> 1643</span>&#160;  tmpccmr1 |= (<a class="code" href="_p_e___types_8h.html#a1f1825b69244eb3ad2c7165ddc99c956">uint16_t</a>)(TIM_OCFast &lt;&lt; 8);</div><div class="line"><a name="l01644"></a><span class="lineno"> 1644</span>&#160;  <span class="comment">/* Write to TIMx CCMR1 */</span></div><div class="line"><a name="l01645"></a><span class="lineno"> 1645</span>&#160;  TIMx-&gt;<a class="code" href="struct_t_i_m___type_def.html#ad0588252dd82c3f5b640b38ee342b420">CCMR1</a> = tmpccmr1;</div><div class="line"><a name="l01646"></a><span class="lineno"> 1646</span>&#160;}</div><div class="line"><a name="l01647"></a><span class="lineno"> 1647</span>&#160;</div><div class="line"><a name="l01657"></a><span class="lineno"><a class="line" href="group___t_i_m___private___functions.html#gab2f3698e6e56bd9b0a4be7056ba789e1"> 1657</a></span>&#160;<span class="keywordtype">void</span> <a class="code" href="agilefox_2library_2src_2stm32f10x__tim_8c.html#a656195e8477b82de0d67e4a0fbf74100">TIM_OC3FastConfig</a>(<a class="code" href="struct_t_i_m___type_def.html">TIM_TypeDef</a>* TIMx, <a class="code" href="_p_e___types_8h.html#a1f1825b69244eb3ad2c7165ddc99c956">uint16_t</a> TIM_OCFast)</div><div class="line"><a name="l01658"></a><span class="lineno"> 1658</span>&#160;{</div><div class="line"><a name="l01659"></a><span class="lineno"> 1659</span>&#160;  <a class="code" href="_p_e___types_8h.html#a1f1825b69244eb3ad2c7165ddc99c956">uint16_t</a> tmpccmr2 = 0;</div><div class="line"><a name="l01660"></a><span class="lineno"> 1660</span>&#160;  <span class="comment">/* Check the parameters */</span></div><div class="line"><a name="l01661"></a><span class="lineno"> 1661</span>&#160;  <a class="code" href="bsp_2boards_2agilefox_2configure_2stm32f10x__conf_8h.html#a631dea7b230e600555f979c62af1de21">assert_param</a>(<a class="code" href="group___t_i_m___exported__constants.html#ga2d80541c542755ac3f2aca078bd98adb">IS_TIM_LIST3_PERIPH</a>(TIMx));</div><div class="line"><a name="l01662"></a><span class="lineno"> 1662</span>&#160;  <a class="code" href="bsp_2boards_2agilefox_2configure_2stm32f10x__conf_8h.html#a631dea7b230e600555f979c62af1de21">assert_param</a>(<a class="code" href="agilefox_2library_2inc_2stm32f10x__tim_8h.html#a65ad85cb4ba48660e8f519a1f6c298d2">IS_TIM_OCFAST_STATE</a>(TIM_OCFast));</div><div class="line"><a name="l01663"></a><span class="lineno"> 1663</span>&#160;  <span class="comment">/* Get the TIMx CCMR2 register value */</span></div><div class="line"><a name="l01664"></a><span class="lineno"> 1664</span>&#160;  tmpccmr2 = TIMx-&gt;<a class="code" href="struct_t_i_m___type_def.html#a2dee82a7b37cbb2c0e58b3b67a88b0a7">CCMR2</a>;</div><div class="line"><a name="l01665"></a><span class="lineno"> 1665</span>&#160;  <span class="comment">/* Reset the OC3FE Bit */</span></div><div class="line"><a name="l01666"></a><span class="lineno"> 1666</span>&#160;  tmpccmr2 &amp;= (<a class="code" href="_p_e___types_8h.html#a1f1825b69244eb3ad2c7165ddc99c956">uint16_t</a>)~((<a class="code" href="_p_e___types_8h.html#a1f1825b69244eb3ad2c7165ddc99c956">uint16_t</a>)<a class="code" href="agilefox_2library_2inc_2stm32f10x__map_8h.html#ae6d8d2847058747ce23a648668ce4dba">TIM_CCMR2_OC3FE</a>);</div><div class="line"><a name="l01667"></a><span class="lineno"> 1667</span>&#160;  <span class="comment">/* Enable or Disable the Output Compare Fast Bit */</span></div><div class="line"><a name="l01668"></a><span class="lineno"> 1668</span>&#160;  tmpccmr2 |= TIM_OCFast;</div><div class="line"><a name="l01669"></a><span class="lineno"> 1669</span>&#160;  <span class="comment">/* Write to TIMx CCMR2 */</span></div><div class="line"><a name="l01670"></a><span class="lineno"> 1670</span>&#160;  TIMx-&gt;<a class="code" href="struct_t_i_m___type_def.html#a2dee82a7b37cbb2c0e58b3b67a88b0a7">CCMR2</a> = tmpccmr2;</div><div class="line"><a name="l01671"></a><span class="lineno"> 1671</span>&#160;}</div><div class="line"><a name="l01672"></a><span class="lineno"> 1672</span>&#160;</div><div class="line"><a name="l01682"></a><span class="lineno"><a class="line" href="group___t_i_m___private___functions.html#ga58279a04e8ea5333f1079d3cce8dde12"> 1682</a></span>&#160;<span class="keywordtype">void</span> <a class="code" href="agilefox_2library_2src_2stm32f10x__tim_8c.html#a65f4006d25d77e0c6bf4822280ed6075">TIM_OC4FastConfig</a>(<a class="code" href="struct_t_i_m___type_def.html">TIM_TypeDef</a>* TIMx, <a class="code" href="_p_e___types_8h.html#a1f1825b69244eb3ad2c7165ddc99c956">uint16_t</a> TIM_OCFast)</div><div class="line"><a name="l01683"></a><span class="lineno"> 1683</span>&#160;{</div><div class="line"><a name="l01684"></a><span class="lineno"> 1684</span>&#160;  <a class="code" href="_p_e___types_8h.html#a1f1825b69244eb3ad2c7165ddc99c956">uint16_t</a> tmpccmr2 = 0;</div><div class="line"><a name="l01685"></a><span class="lineno"> 1685</span>&#160;  <span class="comment">/* Check the parameters */</span></div><div class="line"><a name="l01686"></a><span class="lineno"> 1686</span>&#160;  <a class="code" href="bsp_2boards_2agilefox_2configure_2stm32f10x__conf_8h.html#a631dea7b230e600555f979c62af1de21">assert_param</a>(<a class="code" href="group___t_i_m___exported__constants.html#ga2d80541c542755ac3f2aca078bd98adb">IS_TIM_LIST3_PERIPH</a>(TIMx));</div><div class="line"><a name="l01687"></a><span class="lineno"> 1687</span>&#160;  <a class="code" href="bsp_2boards_2agilefox_2configure_2stm32f10x__conf_8h.html#a631dea7b230e600555f979c62af1de21">assert_param</a>(<a class="code" href="agilefox_2library_2inc_2stm32f10x__tim_8h.html#a65ad85cb4ba48660e8f519a1f6c298d2">IS_TIM_OCFAST_STATE</a>(TIM_OCFast));</div><div class="line"><a name="l01688"></a><span class="lineno"> 1688</span>&#160;  <span class="comment">/* Get the TIMx CCMR2 register value */</span></div><div class="line"><a name="l01689"></a><span class="lineno"> 1689</span>&#160;  tmpccmr2 = TIMx-&gt;<a class="code" href="struct_t_i_m___type_def.html#a2dee82a7b37cbb2c0e58b3b67a88b0a7">CCMR2</a>;</div><div class="line"><a name="l01690"></a><span class="lineno"> 1690</span>&#160;  <span class="comment">/* Reset the OC4FE Bit */</span></div><div class="line"><a name="l01691"></a><span class="lineno"> 1691</span>&#160;  tmpccmr2 &amp;= (<a class="code" href="_p_e___types_8h.html#a1f1825b69244eb3ad2c7165ddc99c956">uint16_t</a>)~((<a class="code" href="_p_e___types_8h.html#a1f1825b69244eb3ad2c7165ddc99c956">uint16_t</a>)<a class="code" href="agilefox_2library_2inc_2stm32f10x__map_8h.html#a70dc197250c2699d470aea1a7a42ad57">TIM_CCMR2_OC4FE</a>);</div><div class="line"><a name="l01692"></a><span class="lineno"> 1692</span>&#160;  <span class="comment">/* Enable or Disable the Output Compare Fast Bit */</span></div><div class="line"><a name="l01693"></a><span class="lineno"> 1693</span>&#160;  tmpccmr2 |= (<a class="code" href="_p_e___types_8h.html#a1f1825b69244eb3ad2c7165ddc99c956">uint16_t</a>)(TIM_OCFast &lt;&lt; 8);</div><div class="line"><a name="l01694"></a><span class="lineno"> 1694</span>&#160;  <span class="comment">/* Write to TIMx CCMR2 */</span></div><div class="line"><a name="l01695"></a><span class="lineno"> 1695</span>&#160;  TIMx-&gt;<a class="code" href="struct_t_i_m___type_def.html#a2dee82a7b37cbb2c0e58b3b67a88b0a7">CCMR2</a> = tmpccmr2;</div><div class="line"><a name="l01696"></a><span class="lineno"> 1696</span>&#160;}</div><div class="line"><a name="l01697"></a><span class="lineno"> 1697</span>&#160;</div><div class="line"><a name="l01707"></a><span class="lineno"><a class="line" href="group___t_i_m___private___functions.html#ga34e926cd8a99cfcc7480b2d6de5118b6"> 1707</a></span>&#160;<span class="keywordtype">void</span> <a class="code" href="agilefox_2library_2src_2stm32f10x__tim_8c.html#afccf4b46c777a14d2f4c18cbd3d57b99">TIM_ClearOC1Ref</a>(<a class="code" href="struct_t_i_m___type_def.html">TIM_TypeDef</a>* TIMx, <a class="code" href="_p_e___types_8h.html#a1f1825b69244eb3ad2c7165ddc99c956">uint16_t</a> TIM_OCClear)</div><div class="line"><a name="l01708"></a><span class="lineno"> 1708</span>&#160;{</div><div class="line"><a name="l01709"></a><span class="lineno"> 1709</span>&#160;  <a class="code" href="_p_e___types_8h.html#a1f1825b69244eb3ad2c7165ddc99c956">uint16_t</a> tmpccmr1 = 0;</div><div class="line"><a name="l01710"></a><span class="lineno"> 1710</span>&#160;  <span class="comment">/* Check the parameters */</span></div><div class="line"><a name="l01711"></a><span class="lineno"> 1711</span>&#160;  <a class="code" href="bsp_2boards_2agilefox_2configure_2stm32f10x__conf_8h.html#a631dea7b230e600555f979c62af1de21">assert_param</a>(<a class="code" href="group___t_i_m___exported__constants.html#ga2d80541c542755ac3f2aca078bd98adb">IS_TIM_LIST3_PERIPH</a>(TIMx));</div><div class="line"><a name="l01712"></a><span class="lineno"> 1712</span>&#160;  <a class="code" href="bsp_2boards_2agilefox_2configure_2stm32f10x__conf_8h.html#a631dea7b230e600555f979c62af1de21">assert_param</a>(<a class="code" href="agilefox_2library_2inc_2stm32f10x__tim_8h.html#a5297586b42da9263ac4f767c83202fed">IS_TIM_OCCLEAR_STATE</a>(TIM_OCClear));</div><div class="line"><a name="l01713"></a><span class="lineno"> 1713</span>&#160;</div><div class="line"><a name="l01714"></a><span class="lineno"> 1714</span>&#160;  tmpccmr1 = TIMx-&gt;<a class="code" href="struct_t_i_m___type_def.html#ad0588252dd82c3f5b640b38ee342b420">CCMR1</a>;</div><div class="line"><a name="l01715"></a><span class="lineno"> 1715</span>&#160;</div><div class="line"><a name="l01716"></a><span class="lineno"> 1716</span>&#160;  <span class="comment">/* Reset the OC1CE Bit */</span></div><div class="line"><a name="l01717"></a><span class="lineno"> 1717</span>&#160;  tmpccmr1 &amp;= (<a class="code" href="_p_e___types_8h.html#a1f1825b69244eb3ad2c7165ddc99c956">uint16_t</a>)~((<a class="code" href="_p_e___types_8h.html#a1f1825b69244eb3ad2c7165ddc99c956">uint16_t</a>)<a class="code" href="agilefox_2library_2inc_2stm32f10x__map_8h.html#a8f44c50cf9928d2afab014e2ca29baba">TIM_CCMR1_OC1CE</a>);</div><div class="line"><a name="l01718"></a><span class="lineno"> 1718</span>&#160;  <span class="comment">/* Enable or Disable the Output Compare Clear Bit */</span></div><div class="line"><a name="l01719"></a><span class="lineno"> 1719</span>&#160;  tmpccmr1 |= TIM_OCClear;</div><div class="line"><a name="l01720"></a><span class="lineno"> 1720</span>&#160;  <span class="comment">/* Write to TIMx CCMR1 register */</span></div><div class="line"><a name="l01721"></a><span class="lineno"> 1721</span>&#160;  TIMx-&gt;<a class="code" href="struct_t_i_m___type_def.html#ad0588252dd82c3f5b640b38ee342b420">CCMR1</a> = tmpccmr1;</div><div class="line"><a name="l01722"></a><span class="lineno"> 1722</span>&#160;}</div><div class="line"><a name="l01723"></a><span class="lineno"> 1723</span>&#160;</div><div class="line"><a name="l01733"></a><span class="lineno"><a class="line" href="group___t_i_m___private___functions.html#gac474ebc815d24c8a589969e0c68b27b0"> 1733</a></span>&#160;<span class="keywordtype">void</span> <a class="code" href="agilefox_2library_2src_2stm32f10x__tim_8c.html#a05f1e18871869f114981f2a92b2e4c7f">TIM_ClearOC2Ref</a>(<a class="code" href="struct_t_i_m___type_def.html">TIM_TypeDef</a>* TIMx, <a class="code" href="_p_e___types_8h.html#a1f1825b69244eb3ad2c7165ddc99c956">uint16_t</a> TIM_OCClear)</div><div class="line"><a name="l01734"></a><span class="lineno"> 1734</span>&#160;{</div><div class="line"><a name="l01735"></a><span class="lineno"> 1735</span>&#160;  <a class="code" href="_p_e___types_8h.html#a1f1825b69244eb3ad2c7165ddc99c956">uint16_t</a> tmpccmr1 = 0;</div><div class="line"><a name="l01736"></a><span class="lineno"> 1736</span>&#160;  <span class="comment">/* Check the parameters */</span></div><div class="line"><a name="l01737"></a><span class="lineno"> 1737</span>&#160;  <a class="code" href="bsp_2boards_2agilefox_2configure_2stm32f10x__conf_8h.html#a631dea7b230e600555f979c62af1de21">assert_param</a>(<a class="code" href="group___t_i_m___exported__constants.html#ga2d80541c542755ac3f2aca078bd98adb">IS_TIM_LIST3_PERIPH</a>(TIMx));</div><div class="line"><a name="l01738"></a><span class="lineno"> 1738</span>&#160;  <a class="code" href="bsp_2boards_2agilefox_2configure_2stm32f10x__conf_8h.html#a631dea7b230e600555f979c62af1de21">assert_param</a>(<a class="code" href="agilefox_2library_2inc_2stm32f10x__tim_8h.html#a5297586b42da9263ac4f767c83202fed">IS_TIM_OCCLEAR_STATE</a>(TIM_OCClear));</div><div class="line"><a name="l01739"></a><span class="lineno"> 1739</span>&#160;  tmpccmr1 = TIMx-&gt;<a class="code" href="struct_t_i_m___type_def.html#ad0588252dd82c3f5b640b38ee342b420">CCMR1</a>;</div><div class="line"><a name="l01740"></a><span class="lineno"> 1740</span>&#160;  <span class="comment">/* Reset the OC2CE Bit */</span></div><div class="line"><a name="l01741"></a><span class="lineno"> 1741</span>&#160;  tmpccmr1 &amp;= (<a class="code" href="_p_e___types_8h.html#a1f1825b69244eb3ad2c7165ddc99c956">uint16_t</a>)~((<a class="code" href="_p_e___types_8h.html#a1f1825b69244eb3ad2c7165ddc99c956">uint16_t</a>)<a class="code" href="agilefox_2library_2inc_2stm32f10x__map_8h.html#a19a8dd4ea04d262ec4e97b5c7a8677a5">TIM_CCMR1_OC2CE</a>);</div><div class="line"><a name="l01742"></a><span class="lineno"> 1742</span>&#160;  <span class="comment">/* Enable or Disable the Output Compare Clear Bit */</span></div><div class="line"><a name="l01743"></a><span class="lineno"> 1743</span>&#160;  tmpccmr1 |= (<a class="code" href="_p_e___types_8h.html#a1f1825b69244eb3ad2c7165ddc99c956">uint16_t</a>)(TIM_OCClear &lt;&lt; 8);</div><div class="line"><a name="l01744"></a><span class="lineno"> 1744</span>&#160;  <span class="comment">/* Write to TIMx CCMR1 register */</span></div><div class="line"><a name="l01745"></a><span class="lineno"> 1745</span>&#160;  TIMx-&gt;<a class="code" href="struct_t_i_m___type_def.html#ad0588252dd82c3f5b640b38ee342b420">CCMR1</a> = tmpccmr1;</div><div class="line"><a name="l01746"></a><span class="lineno"> 1746</span>&#160;}</div><div class="line"><a name="l01747"></a><span class="lineno"> 1747</span>&#160;</div><div class="line"><a name="l01757"></a><span class="lineno"><a class="line" href="group___t_i_m___private___functions.html#ga0bd9476a14bd346c319945ec4fa2bc67"> 1757</a></span>&#160;<span class="keywordtype">void</span> <a class="code" href="agilefox_2library_2src_2stm32f10x__tim_8c.html#af8e1a9098ba6d13caa325f11896bdf12">TIM_ClearOC3Ref</a>(<a class="code" href="struct_t_i_m___type_def.html">TIM_TypeDef</a>* TIMx, <a class="code" href="_p_e___types_8h.html#a1f1825b69244eb3ad2c7165ddc99c956">uint16_t</a> TIM_OCClear)</div><div class="line"><a name="l01758"></a><span class="lineno"> 1758</span>&#160;{</div><div class="line"><a name="l01759"></a><span class="lineno"> 1759</span>&#160;  <a class="code" href="_p_e___types_8h.html#a1f1825b69244eb3ad2c7165ddc99c956">uint16_t</a> tmpccmr2 = 0;</div><div class="line"><a name="l01760"></a><span class="lineno"> 1760</span>&#160;  <span class="comment">/* Check the parameters */</span></div><div class="line"><a name="l01761"></a><span class="lineno"> 1761</span>&#160;  <a class="code" href="bsp_2boards_2agilefox_2configure_2stm32f10x__conf_8h.html#a631dea7b230e600555f979c62af1de21">assert_param</a>(<a class="code" href="group___t_i_m___exported__constants.html#ga2d80541c542755ac3f2aca078bd98adb">IS_TIM_LIST3_PERIPH</a>(TIMx));</div><div class="line"><a name="l01762"></a><span class="lineno"> 1762</span>&#160;  <a class="code" href="bsp_2boards_2agilefox_2configure_2stm32f10x__conf_8h.html#a631dea7b230e600555f979c62af1de21">assert_param</a>(<a class="code" href="agilefox_2library_2inc_2stm32f10x__tim_8h.html#a5297586b42da9263ac4f767c83202fed">IS_TIM_OCCLEAR_STATE</a>(TIM_OCClear));</div><div class="line"><a name="l01763"></a><span class="lineno"> 1763</span>&#160;  tmpccmr2 = TIMx-&gt;<a class="code" href="struct_t_i_m___type_def.html#a2dee82a7b37cbb2c0e58b3b67a88b0a7">CCMR2</a>;</div><div class="line"><a name="l01764"></a><span class="lineno"> 1764</span>&#160;  <span class="comment">/* Reset the OC3CE Bit */</span></div><div class="line"><a name="l01765"></a><span class="lineno"> 1765</span>&#160;  tmpccmr2 &amp;= (<a class="code" href="_p_e___types_8h.html#a1f1825b69244eb3ad2c7165ddc99c956">uint16_t</a>)~((<a class="code" href="_p_e___types_8h.html#a1f1825b69244eb3ad2c7165ddc99c956">uint16_t</a>)<a class="code" href="agilefox_2library_2inc_2stm32f10x__map_8h.html#a4209d414df704ce96c54abb2ea2df66a">TIM_CCMR2_OC3CE</a>);</div><div class="line"><a name="l01766"></a><span class="lineno"> 1766</span>&#160;  <span class="comment">/* Enable or Disable the Output Compare Clear Bit */</span></div><div class="line"><a name="l01767"></a><span class="lineno"> 1767</span>&#160;  tmpccmr2 |= TIM_OCClear;</div><div class="line"><a name="l01768"></a><span class="lineno"> 1768</span>&#160;  <span class="comment">/* Write to TIMx CCMR2 register */</span></div><div class="line"><a name="l01769"></a><span class="lineno"> 1769</span>&#160;  TIMx-&gt;<a class="code" href="struct_t_i_m___type_def.html#a2dee82a7b37cbb2c0e58b3b67a88b0a7">CCMR2</a> = tmpccmr2;</div><div class="line"><a name="l01770"></a><span class="lineno"> 1770</span>&#160;}</div><div class="line"><a name="l01771"></a><span class="lineno"> 1771</span>&#160;</div><div class="line"><a name="l01781"></a><span class="lineno"><a class="line" href="group___t_i_m___private___functions.html#gaeee5fa66b26e7c6f71850272dc3028f3"> 1781</a></span>&#160;<span class="keywordtype">void</span> <a class="code" href="agilefox_2library_2src_2stm32f10x__tim_8c.html#a2fabb6a316cc4490823c08af173f9877">TIM_ClearOC4Ref</a>(<a class="code" href="struct_t_i_m___type_def.html">TIM_TypeDef</a>* TIMx, <a class="code" href="_p_e___types_8h.html#a1f1825b69244eb3ad2c7165ddc99c956">uint16_t</a> TIM_OCClear)</div><div class="line"><a name="l01782"></a><span class="lineno"> 1782</span>&#160;{</div><div class="line"><a name="l01783"></a><span class="lineno"> 1783</span>&#160;  <a class="code" href="_p_e___types_8h.html#a1f1825b69244eb3ad2c7165ddc99c956">uint16_t</a> tmpccmr2 = 0;</div><div class="line"><a name="l01784"></a><span class="lineno"> 1784</span>&#160;  <span class="comment">/* Check the parameters */</span></div><div class="line"><a name="l01785"></a><span class="lineno"> 1785</span>&#160;  <a class="code" href="bsp_2boards_2agilefox_2configure_2stm32f10x__conf_8h.html#a631dea7b230e600555f979c62af1de21">assert_param</a>(<a class="code" href="group___t_i_m___exported__constants.html#ga2d80541c542755ac3f2aca078bd98adb">IS_TIM_LIST3_PERIPH</a>(TIMx));</div><div class="line"><a name="l01786"></a><span class="lineno"> 1786</span>&#160;  <a class="code" href="bsp_2boards_2agilefox_2configure_2stm32f10x__conf_8h.html#a631dea7b230e600555f979c62af1de21">assert_param</a>(<a class="code" href="agilefox_2library_2inc_2stm32f10x__tim_8h.html#a5297586b42da9263ac4f767c83202fed">IS_TIM_OCCLEAR_STATE</a>(TIM_OCClear));</div><div class="line"><a name="l01787"></a><span class="lineno"> 1787</span>&#160;  tmpccmr2 = TIMx-&gt;<a class="code" href="struct_t_i_m___type_def.html#a2dee82a7b37cbb2c0e58b3b67a88b0a7">CCMR2</a>;</div><div class="line"><a name="l01788"></a><span class="lineno"> 1788</span>&#160;  <span class="comment">/* Reset the OC4CE Bit */</span></div><div class="line"><a name="l01789"></a><span class="lineno"> 1789</span>&#160;  tmpccmr2 &amp;= (<a class="code" href="_p_e___types_8h.html#a1f1825b69244eb3ad2c7165ddc99c956">uint16_t</a>)~((<a class="code" href="_p_e___types_8h.html#a1f1825b69244eb3ad2c7165ddc99c956">uint16_t</a>)<a class="code" href="agilefox_2library_2inc_2stm32f10x__map_8h.html#a1447dfe94bdd234382bb1f43307ea5c3">TIM_CCMR2_OC4CE</a>);</div><div class="line"><a name="l01790"></a><span class="lineno"> 1790</span>&#160;  <span class="comment">/* Enable or Disable the Output Compare Clear Bit */</span></div><div class="line"><a name="l01791"></a><span class="lineno"> 1791</span>&#160;  tmpccmr2 |= (<a class="code" href="_p_e___types_8h.html#a1f1825b69244eb3ad2c7165ddc99c956">uint16_t</a>)(TIM_OCClear &lt;&lt; 8);</div><div class="line"><a name="l01792"></a><span class="lineno"> 1792</span>&#160;  <span class="comment">/* Write to TIMx CCMR2 register */</span></div><div class="line"><a name="l01793"></a><span class="lineno"> 1793</span>&#160;  TIMx-&gt;<a class="code" href="struct_t_i_m___type_def.html#a2dee82a7b37cbb2c0e58b3b67a88b0a7">CCMR2</a> = tmpccmr2;</div><div class="line"><a name="l01794"></a><span class="lineno"> 1794</span>&#160;}</div><div class="line"><a name="l01795"></a><span class="lineno"> 1795</span>&#160;</div><div class="line"><a name="l01805"></a><span class="lineno"><a class="line" href="group___t_i_m___private___functions.html#ga03878f78163485c8a3508cff2111c297"> 1805</a></span>&#160;<span class="keywordtype">void</span> <a class="code" href="agilefox_2library_2src_2stm32f10x__tim_8c.html#ac96b0230495fe17f8fff942375586f09">TIM_OC1PolarityConfig</a>(<a class="code" href="struct_t_i_m___type_def.html">TIM_TypeDef</a>* TIMx, <a class="code" href="_p_e___types_8h.html#a1f1825b69244eb3ad2c7165ddc99c956">uint16_t</a> TIM_OCPolarity)</div><div class="line"><a name="l01806"></a><span class="lineno"> 1806</span>&#160;{</div><div class="line"><a name="l01807"></a><span class="lineno"> 1807</span>&#160;  <a class="code" href="_p_e___types_8h.html#a1f1825b69244eb3ad2c7165ddc99c956">uint16_t</a> tmpccer = 0;</div><div class="line"><a name="l01808"></a><span class="lineno"> 1808</span>&#160;  <span class="comment">/* Check the parameters */</span></div><div class="line"><a name="l01809"></a><span class="lineno"> 1809</span>&#160;  <a class="code" href="bsp_2boards_2agilefox_2configure_2stm32f10x__conf_8h.html#a631dea7b230e600555f979c62af1de21">assert_param</a>(<a class="code" href="group___t_i_m___exported__constants.html#ga120d98895bd48d628028753212b68233">IS_TIM_LIST8_PERIPH</a>(TIMx));</div><div class="line"><a name="l01810"></a><span class="lineno"> 1810</span>&#160;  <a class="code" href="bsp_2boards_2agilefox_2configure_2stm32f10x__conf_8h.html#a631dea7b230e600555f979c62af1de21">assert_param</a>(<a class="code" href="agilefox_2library_2inc_2stm32f10x__tim_8h.html#a1c2ee68d587d4f48d935c82fe4c3fe1e">IS_TIM_OC_POLARITY</a>(TIM_OCPolarity));</div><div class="line"><a name="l01811"></a><span class="lineno"> 1811</span>&#160;  tmpccer = TIMx-&gt;<a class="code" href="struct_t_i_m___type_def.html#a12aec3934b9abd3f1a8988c6930d7473">CCER</a>;</div><div class="line"><a name="l01812"></a><span class="lineno"> 1812</span>&#160;  <span class="comment">/* Set or Reset the CC1P Bit */</span></div><div class="line"><a name="l01813"></a><span class="lineno"> 1813</span>&#160;  tmpccer &amp;= (<a class="code" href="_p_e___types_8h.html#a1f1825b69244eb3ad2c7165ddc99c956">uint16_t</a>)~((<a class="code" href="_p_e___types_8h.html#a1f1825b69244eb3ad2c7165ddc99c956">uint16_t</a>)<a class="code" href="agilefox_2library_2inc_2stm32f10x__map_8h.html#a0ca0aedba14241caff739afb3c3ee291">TIM_CCER_CC1P</a>);</div><div class="line"><a name="l01814"></a><span class="lineno"> 1814</span>&#160;  tmpccer |= TIM_OCPolarity;</div><div class="line"><a name="l01815"></a><span class="lineno"> 1815</span>&#160;  <span class="comment">/* Write to TIMx CCER register */</span></div><div class="line"><a name="l01816"></a><span class="lineno"> 1816</span>&#160;  TIMx-&gt;<a class="code" href="struct_t_i_m___type_def.html#a12aec3934b9abd3f1a8988c6930d7473">CCER</a> = tmpccer;</div><div class="line"><a name="l01817"></a><span class="lineno"> 1817</span>&#160;}</div><div class="line"><a name="l01818"></a><span class="lineno"> 1818</span>&#160;</div><div class="line"><a name="l01828"></a><span class="lineno"><a class="line" href="group___t_i_m___private___functions.html#ga3cb91578e7dd34ea7d09862482960445"> 1828</a></span>&#160;<span class="keywordtype">void</span> <a class="code" href="agilefox_2library_2src_2stm32f10x__tim_8c.html#a8eecb7d018e7211413a496b5a6c456ac">TIM_OC1NPolarityConfig</a>(<a class="code" href="struct_t_i_m___type_def.html">TIM_TypeDef</a>* TIMx, <a class="code" href="_p_e___types_8h.html#a1f1825b69244eb3ad2c7165ddc99c956">uint16_t</a> TIM_OCNPolarity)</div><div class="line"><a name="l01829"></a><span class="lineno"> 1829</span>&#160;{</div><div class="line"><a name="l01830"></a><span class="lineno"> 1830</span>&#160;  <a class="code" href="_p_e___types_8h.html#a1f1825b69244eb3ad2c7165ddc99c956">uint16_t</a> tmpccer = 0;</div><div class="line"><a name="l01831"></a><span class="lineno"> 1831</span>&#160;  <span class="comment">/* Check the parameters */</span></div><div class="line"><a name="l01832"></a><span class="lineno"> 1832</span>&#160;  <a class="code" href="bsp_2boards_2agilefox_2configure_2stm32f10x__conf_8h.html#a631dea7b230e600555f979c62af1de21">assert_param</a>(<a class="code" href="group___t_i_m___exported__constants.html#ga3c489ac3294f0d8f2ec097da909bc8e0">IS_TIM_LIST2_PERIPH</a>(TIMx));</div><div class="line"><a name="l01833"></a><span class="lineno"> 1833</span>&#160;  <a class="code" href="bsp_2boards_2agilefox_2configure_2stm32f10x__conf_8h.html#a631dea7b230e600555f979c62af1de21">assert_param</a>(<a class="code" href="agilefox_2library_2inc_2stm32f10x__tim_8h.html#ad7385dee1d2b6ce0daf23ceaac4439cd">IS_TIM_OCN_POLARITY</a>(TIM_OCNPolarity));</div><div class="line"><a name="l01834"></a><span class="lineno"> 1834</span>&#160;   </div><div class="line"><a name="l01835"></a><span class="lineno"> 1835</span>&#160;  tmpccer = TIMx-&gt;<a class="code" href="struct_t_i_m___type_def.html#a12aec3934b9abd3f1a8988c6930d7473">CCER</a>;</div><div class="line"><a name="l01836"></a><span class="lineno"> 1836</span>&#160;  <span class="comment">/* Set or Reset the CC1NP Bit */</span></div><div class="line"><a name="l01837"></a><span class="lineno"> 1837</span>&#160;  tmpccer &amp;= (<a class="code" href="_p_e___types_8h.html#a1f1825b69244eb3ad2c7165ddc99c956">uint16_t</a>)~((<a class="code" href="_p_e___types_8h.html#a1f1825b69244eb3ad2c7165ddc99c956">uint16_t</a>)<a class="code" href="agilefox_2library_2inc_2stm32f10x__map_8h.html#a403fc501d4d8de6cabee6b07acb81a36">TIM_CCER_CC1NP</a>);</div><div class="line"><a name="l01838"></a><span class="lineno"> 1838</span>&#160;  tmpccer |= TIM_OCNPolarity;</div><div class="line"><a name="l01839"></a><span class="lineno"> 1839</span>&#160;  <span class="comment">/* Write to TIMx CCER register */</span></div><div class="line"><a name="l01840"></a><span class="lineno"> 1840</span>&#160;  TIMx-&gt;<a class="code" href="struct_t_i_m___type_def.html#a12aec3934b9abd3f1a8988c6930d7473">CCER</a> = tmpccer;</div><div class="line"><a name="l01841"></a><span class="lineno"> 1841</span>&#160;}</div><div class="line"><a name="l01842"></a><span class="lineno"> 1842</span>&#160;</div><div class="line"><a name="l01852"></a><span class="lineno"><a class="line" href="group___t_i_m___private___functions.html#ga6831cacaac1ef50291af94db94450797"> 1852</a></span>&#160;<span class="keywordtype">void</span> <a class="code" href="agilefox_2library_2src_2stm32f10x__tim_8c.html#a9b4541f4366cb9ed0084344b324c9958">TIM_OC2PolarityConfig</a>(<a class="code" href="struct_t_i_m___type_def.html">TIM_TypeDef</a>* TIMx, <a class="code" href="_p_e___types_8h.html#a1f1825b69244eb3ad2c7165ddc99c956">uint16_t</a> TIM_OCPolarity)</div><div class="line"><a name="l01853"></a><span class="lineno"> 1853</span>&#160;{</div><div class="line"><a name="l01854"></a><span class="lineno"> 1854</span>&#160;  <a class="code" href="_p_e___types_8h.html#a1f1825b69244eb3ad2c7165ddc99c956">uint16_t</a> tmpccer = 0;</div><div class="line"><a name="l01855"></a><span class="lineno"> 1855</span>&#160;  <span class="comment">/* Check the parameters */</span></div><div class="line"><a name="l01856"></a><span class="lineno"> 1856</span>&#160;  <a class="code" href="bsp_2boards_2agilefox_2configure_2stm32f10x__conf_8h.html#a631dea7b230e600555f979c62af1de21">assert_param</a>(<a class="code" href="group___t_i_m___exported__constants.html#ga99fabffbddc9ca930f80a4480daeecbe">IS_TIM_LIST6_PERIPH</a>(TIMx));</div><div class="line"><a name="l01857"></a><span class="lineno"> 1857</span>&#160;  <a class="code" href="bsp_2boards_2agilefox_2configure_2stm32f10x__conf_8h.html#a631dea7b230e600555f979c62af1de21">assert_param</a>(<a class="code" href="agilefox_2library_2inc_2stm32f10x__tim_8h.html#a1c2ee68d587d4f48d935c82fe4c3fe1e">IS_TIM_OC_POLARITY</a>(TIM_OCPolarity));</div><div class="line"><a name="l01858"></a><span class="lineno"> 1858</span>&#160;  tmpccer = TIMx-&gt;<a class="code" href="struct_t_i_m___type_def.html#a12aec3934b9abd3f1a8988c6930d7473">CCER</a>;</div><div class="line"><a name="l01859"></a><span class="lineno"> 1859</span>&#160;  <span class="comment">/* Set or Reset the CC2P Bit */</span></div><div class="line"><a name="l01860"></a><span class="lineno"> 1860</span>&#160;  tmpccer &amp;= (<a class="code" href="_p_e___types_8h.html#a1f1825b69244eb3ad2c7165ddc99c956">uint16_t</a>)~((<a class="code" href="_p_e___types_8h.html#a1f1825b69244eb3ad2c7165ddc99c956">uint16_t</a>)<a class="code" href="agilefox_2library_2inc_2stm32f10x__map_8h.html#a3136c6e776c6066509d298b6a9b34912">TIM_CCER_CC2P</a>);</div><div class="line"><a name="l01861"></a><span class="lineno"> 1861</span>&#160;  tmpccer |= (<a class="code" href="_p_e___types_8h.html#a1f1825b69244eb3ad2c7165ddc99c956">uint16_t</a>)(TIM_OCPolarity &lt;&lt; 4);</div><div class="line"><a name="l01862"></a><span class="lineno"> 1862</span>&#160;  <span class="comment">/* Write to TIMx CCER register */</span></div><div class="line"><a name="l01863"></a><span class="lineno"> 1863</span>&#160;  TIMx-&gt;<a class="code" href="struct_t_i_m___type_def.html#a12aec3934b9abd3f1a8988c6930d7473">CCER</a> = tmpccer;</div><div class="line"><a name="l01864"></a><span class="lineno"> 1864</span>&#160;}</div><div class="line"><a name="l01865"></a><span class="lineno"> 1865</span>&#160;</div><div class="line"><a name="l01875"></a><span class="lineno"><a class="line" href="group___t_i_m___private___functions.html#ga2fa6ea3a89f446b52b4e699272b70cad"> 1875</a></span>&#160;<span class="keywordtype">void</span> <a class="code" href="agilefox_2library_2src_2stm32f10x__tim_8c.html#ac3099cedfab44efd0aea96d1cd80c2bb">TIM_OC2NPolarityConfig</a>(<a class="code" href="struct_t_i_m___type_def.html">TIM_TypeDef</a>* TIMx, <a class="code" href="_p_e___types_8h.html#a1f1825b69244eb3ad2c7165ddc99c956">uint16_t</a> TIM_OCNPolarity)</div><div class="line"><a name="l01876"></a><span class="lineno"> 1876</span>&#160;{</div><div class="line"><a name="l01877"></a><span class="lineno"> 1877</span>&#160;  <a class="code" href="_p_e___types_8h.html#a1f1825b69244eb3ad2c7165ddc99c956">uint16_t</a> tmpccer = 0;</div><div class="line"><a name="l01878"></a><span class="lineno"> 1878</span>&#160;  <span class="comment">/* Check the parameters */</span></div><div class="line"><a name="l01879"></a><span class="lineno"> 1879</span>&#160;  <a class="code" href="bsp_2boards_2agilefox_2configure_2stm32f10x__conf_8h.html#a631dea7b230e600555f979c62af1de21">assert_param</a>(<a class="code" href="group___t_i_m___exported__constants.html#ga1abea04e3837b7683d8e8dc33441677f">IS_TIM_LIST1_PERIPH</a>(TIMx));</div><div class="line"><a name="l01880"></a><span class="lineno"> 1880</span>&#160;  <a class="code" href="bsp_2boards_2agilefox_2configure_2stm32f10x__conf_8h.html#a631dea7b230e600555f979c62af1de21">assert_param</a>(<a class="code" href="agilefox_2library_2inc_2stm32f10x__tim_8h.html#ad7385dee1d2b6ce0daf23ceaac4439cd">IS_TIM_OCN_POLARITY</a>(TIM_OCNPolarity));</div><div class="line"><a name="l01881"></a><span class="lineno"> 1881</span>&#160;  </div><div class="line"><a name="l01882"></a><span class="lineno"> 1882</span>&#160;  tmpccer = TIMx-&gt;<a class="code" href="struct_t_i_m___type_def.html#a12aec3934b9abd3f1a8988c6930d7473">CCER</a>;</div><div class="line"><a name="l01883"></a><span class="lineno"> 1883</span>&#160;  <span class="comment">/* Set or Reset the CC2NP Bit */</span></div><div class="line"><a name="l01884"></a><span class="lineno"> 1884</span>&#160;  tmpccer &amp;= (<a class="code" href="_p_e___types_8h.html#a1f1825b69244eb3ad2c7165ddc99c956">uint16_t</a>)~((<a class="code" href="_p_e___types_8h.html#a1f1825b69244eb3ad2c7165ddc99c956">uint16_t</a>)<a class="code" href="agilefox_2library_2inc_2stm32f10x__map_8h.html#a387de559d8b16b16f3934fddd2aa969f">TIM_CCER_CC2NP</a>);</div><div class="line"><a name="l01885"></a><span class="lineno"> 1885</span>&#160;  tmpccer |= (<a class="code" href="_p_e___types_8h.html#a1f1825b69244eb3ad2c7165ddc99c956">uint16_t</a>)(TIM_OCNPolarity &lt;&lt; 4);</div><div class="line"><a name="l01886"></a><span class="lineno"> 1886</span>&#160;  <span class="comment">/* Write to TIMx CCER register */</span></div><div class="line"><a name="l01887"></a><span class="lineno"> 1887</span>&#160;  TIMx-&gt;<a class="code" href="struct_t_i_m___type_def.html#a12aec3934b9abd3f1a8988c6930d7473">CCER</a> = tmpccer;</div><div class="line"><a name="l01888"></a><span class="lineno"> 1888</span>&#160;}</div><div class="line"><a name="l01889"></a><span class="lineno"> 1889</span>&#160;</div><div class="line"><a name="l01899"></a><span class="lineno"><a class="line" href="group___t_i_m___private___functions.html#ga1ef43b03fe666495e80aac9741ae7ab0"> 1899</a></span>&#160;<span class="keywordtype">void</span> <a class="code" href="agilefox_2library_2src_2stm32f10x__tim_8c.html#a0d835bbd759dead2ff8c3c6a30c257e7">TIM_OC3PolarityConfig</a>(<a class="code" href="struct_t_i_m___type_def.html">TIM_TypeDef</a>* TIMx, <a class="code" href="_p_e___types_8h.html#a1f1825b69244eb3ad2c7165ddc99c956">uint16_t</a> TIM_OCPolarity)</div><div class="line"><a name="l01900"></a><span class="lineno"> 1900</span>&#160;{</div><div class="line"><a name="l01901"></a><span class="lineno"> 1901</span>&#160;  <a class="code" href="_p_e___types_8h.html#a1f1825b69244eb3ad2c7165ddc99c956">uint16_t</a> tmpccer = 0;</div><div class="line"><a name="l01902"></a><span class="lineno"> 1902</span>&#160;  <span class="comment">/* Check the parameters */</span></div><div class="line"><a name="l01903"></a><span class="lineno"> 1903</span>&#160;  <a class="code" href="bsp_2boards_2agilefox_2configure_2stm32f10x__conf_8h.html#a631dea7b230e600555f979c62af1de21">assert_param</a>(<a class="code" href="group___t_i_m___exported__constants.html#ga2d80541c542755ac3f2aca078bd98adb">IS_TIM_LIST3_PERIPH</a>(TIMx));</div><div class="line"><a name="l01904"></a><span class="lineno"> 1904</span>&#160;  <a class="code" href="bsp_2boards_2agilefox_2configure_2stm32f10x__conf_8h.html#a631dea7b230e600555f979c62af1de21">assert_param</a>(<a class="code" href="agilefox_2library_2inc_2stm32f10x__tim_8h.html#a1c2ee68d587d4f48d935c82fe4c3fe1e">IS_TIM_OC_POLARITY</a>(TIM_OCPolarity));</div><div class="line"><a name="l01905"></a><span class="lineno"> 1905</span>&#160;  tmpccer = TIMx-&gt;<a class="code" href="struct_t_i_m___type_def.html#a12aec3934b9abd3f1a8988c6930d7473">CCER</a>;</div><div class="line"><a name="l01906"></a><span class="lineno"> 1906</span>&#160;  <span class="comment">/* Set or Reset the CC3P Bit */</span></div><div class="line"><a name="l01907"></a><span class="lineno"> 1907</span>&#160;  tmpccer &amp;= (<a class="code" href="_p_e___types_8h.html#a1f1825b69244eb3ad2c7165ddc99c956">uint16_t</a>)~((<a class="code" href="_p_e___types_8h.html#a1f1825b69244eb3ad2c7165ddc99c956">uint16_t</a>)<a class="code" href="agilefox_2library_2inc_2stm32f10x__map_8h.html#a6220a5cd34c7a7a39e10c854aa00d2e5">TIM_CCER_CC3P</a>);</div><div class="line"><a name="l01908"></a><span class="lineno"> 1908</span>&#160;  tmpccer |= (<a class="code" href="_p_e___types_8h.html#a1f1825b69244eb3ad2c7165ddc99c956">uint16_t</a>)(TIM_OCPolarity &lt;&lt; 8);</div><div class="line"><a name="l01909"></a><span class="lineno"> 1909</span>&#160;  <span class="comment">/* Write to TIMx CCER register */</span></div><div class="line"><a name="l01910"></a><span class="lineno"> 1910</span>&#160;  TIMx-&gt;<a class="code" href="struct_t_i_m___type_def.html#a12aec3934b9abd3f1a8988c6930d7473">CCER</a> = tmpccer;</div><div class="line"><a name="l01911"></a><span class="lineno"> 1911</span>&#160;}</div><div class="line"><a name="l01912"></a><span class="lineno"> 1912</span>&#160;</div><div class="line"><a name="l01922"></a><span class="lineno"><a class="line" href="group___t_i_m___private___functions.html#gac710acc5b682e892584fc6f089f61dc2"> 1922</a></span>&#160;<span class="keywordtype">void</span> <a class="code" href="agilefox_2library_2src_2stm32f10x__tim_8c.html#ae4c853a559aa72b65878fad7eebd624d">TIM_OC3NPolarityConfig</a>(<a class="code" href="struct_t_i_m___type_def.html">TIM_TypeDef</a>* TIMx, <a class="code" href="_p_e___types_8h.html#a1f1825b69244eb3ad2c7165ddc99c956">uint16_t</a> TIM_OCNPolarity)</div><div class="line"><a name="l01923"></a><span class="lineno"> 1923</span>&#160;{</div><div class="line"><a name="l01924"></a><span class="lineno"> 1924</span>&#160;  <a class="code" href="_p_e___types_8h.html#a1f1825b69244eb3ad2c7165ddc99c956">uint16_t</a> tmpccer = 0;</div><div class="line"><a name="l01925"></a><span class="lineno"> 1925</span>&#160; </div><div class="line"><a name="l01926"></a><span class="lineno"> 1926</span>&#160;  <span class="comment">/* Check the parameters */</span></div><div class="line"><a name="l01927"></a><span class="lineno"> 1927</span>&#160;  <a class="code" href="bsp_2boards_2agilefox_2configure_2stm32f10x__conf_8h.html#a631dea7b230e600555f979c62af1de21">assert_param</a>(<a class="code" href="group___t_i_m___exported__constants.html#ga1abea04e3837b7683d8e8dc33441677f">IS_TIM_LIST1_PERIPH</a>(TIMx));</div><div class="line"><a name="l01928"></a><span class="lineno"> 1928</span>&#160;  <a class="code" href="bsp_2boards_2agilefox_2configure_2stm32f10x__conf_8h.html#a631dea7b230e600555f979c62af1de21">assert_param</a>(<a class="code" href="agilefox_2library_2inc_2stm32f10x__tim_8h.html#ad7385dee1d2b6ce0daf23ceaac4439cd">IS_TIM_OCN_POLARITY</a>(TIM_OCNPolarity));</div><div class="line"><a name="l01929"></a><span class="lineno"> 1929</span>&#160;    </div><div class="line"><a name="l01930"></a><span class="lineno"> 1930</span>&#160;  tmpccer = TIMx-&gt;<a class="code" href="struct_t_i_m___type_def.html#a12aec3934b9abd3f1a8988c6930d7473">CCER</a>;</div><div class="line"><a name="l01931"></a><span class="lineno"> 1931</span>&#160;  <span class="comment">/* Set or Reset the CC3NP Bit */</span></div><div class="line"><a name="l01932"></a><span class="lineno"> 1932</span>&#160;  tmpccer &amp;= (<a class="code" href="_p_e___types_8h.html#a1f1825b69244eb3ad2c7165ddc99c956">uint16_t</a>)~((<a class="code" href="_p_e___types_8h.html#a1f1825b69244eb3ad2c7165ddc99c956">uint16_t</a>)<a class="code" href="agilefox_2library_2inc_2stm32f10x__map_8h.html#a4029686d3307111d3f9f4400e29e4521">TIM_CCER_CC3NP</a>);</div><div class="line"><a name="l01933"></a><span class="lineno"> 1933</span>&#160;  tmpccer |= (<a class="code" href="_p_e___types_8h.html#a1f1825b69244eb3ad2c7165ddc99c956">uint16_t</a>)(TIM_OCNPolarity &lt;&lt; 8);</div><div class="line"><a name="l01934"></a><span class="lineno"> 1934</span>&#160;  <span class="comment">/* Write to TIMx CCER register */</span></div><div class="line"><a name="l01935"></a><span class="lineno"> 1935</span>&#160;  TIMx-&gt;<a class="code" href="struct_t_i_m___type_def.html#a12aec3934b9abd3f1a8988c6930d7473">CCER</a> = tmpccer;</div><div class="line"><a name="l01936"></a><span class="lineno"> 1936</span>&#160;}</div><div class="line"><a name="l01937"></a><span class="lineno"> 1937</span>&#160;</div><div class="line"><a name="l01947"></a><span class="lineno"><a class="line" href="group___t_i_m___private___functions.html#gad678410f7c7244f83daad93ce9d1056e"> 1947</a></span>&#160;<span class="keywordtype">void</span> <a class="code" href="agilefox_2library_2src_2stm32f10x__tim_8c.html#a8df11deb5514519bb3192dfdaaf96f5e">TIM_OC4PolarityConfig</a>(<a class="code" href="struct_t_i_m___type_def.html">TIM_TypeDef</a>* TIMx, <a class="code" href="_p_e___types_8h.html#a1f1825b69244eb3ad2c7165ddc99c956">uint16_t</a> TIM_OCPolarity)</div><div class="line"><a name="l01948"></a><span class="lineno"> 1948</span>&#160;{</div><div class="line"><a name="l01949"></a><span class="lineno"> 1949</span>&#160;  <a class="code" href="_p_e___types_8h.html#a1f1825b69244eb3ad2c7165ddc99c956">uint16_t</a> tmpccer = 0;</div><div class="line"><a name="l01950"></a><span class="lineno"> 1950</span>&#160;  <span class="comment">/* Check the parameters */</span></div><div class="line"><a name="l01951"></a><span class="lineno"> 1951</span>&#160;  <a class="code" href="bsp_2boards_2agilefox_2configure_2stm32f10x__conf_8h.html#a631dea7b230e600555f979c62af1de21">assert_param</a>(<a class="code" href="group___t_i_m___exported__constants.html#ga2d80541c542755ac3f2aca078bd98adb">IS_TIM_LIST3_PERIPH</a>(TIMx));</div><div class="line"><a name="l01952"></a><span class="lineno"> 1952</span>&#160;  <a class="code" href="bsp_2boards_2agilefox_2configure_2stm32f10x__conf_8h.html#a631dea7b230e600555f979c62af1de21">assert_param</a>(<a class="code" href="agilefox_2library_2inc_2stm32f10x__tim_8h.html#a1c2ee68d587d4f48d935c82fe4c3fe1e">IS_TIM_OC_POLARITY</a>(TIM_OCPolarity));</div><div class="line"><a name="l01953"></a><span class="lineno"> 1953</span>&#160;  tmpccer = TIMx-&gt;<a class="code" href="struct_t_i_m___type_def.html#a12aec3934b9abd3f1a8988c6930d7473">CCER</a>;</div><div class="line"><a name="l01954"></a><span class="lineno"> 1954</span>&#160;  <span class="comment">/* Set or Reset the CC4P Bit */</span></div><div class="line"><a name="l01955"></a><span class="lineno"> 1955</span>&#160;  tmpccer &amp;= (<a class="code" href="_p_e___types_8h.html#a1f1825b69244eb3ad2c7165ddc99c956">uint16_t</a>)~((<a class="code" href="_p_e___types_8h.html#a1f1825b69244eb3ad2c7165ddc99c956">uint16_t</a>)<a class="code" href="agilefox_2library_2inc_2stm32f10x__map_8h.html#a3faf23dc47e1b0877352d7f5a00f72e1">TIM_CCER_CC4P</a>);</div><div class="line"><a name="l01956"></a><span class="lineno"> 1956</span>&#160;  tmpccer |= (<a class="code" href="_p_e___types_8h.html#a1f1825b69244eb3ad2c7165ddc99c956">uint16_t</a>)(TIM_OCPolarity &lt;&lt; 12);</div><div class="line"><a name="l01957"></a><span class="lineno"> 1957</span>&#160;  <span class="comment">/* Write to TIMx CCER register */</span></div><div class="line"><a name="l01958"></a><span class="lineno"> 1958</span>&#160;  TIMx-&gt;<a class="code" href="struct_t_i_m___type_def.html#a12aec3934b9abd3f1a8988c6930d7473">CCER</a> = tmpccer;</div><div class="line"><a name="l01959"></a><span class="lineno"> 1959</span>&#160;}</div><div class="line"><a name="l01960"></a><span class="lineno"> 1960</span>&#160;</div><div class="line"><a name="l01974"></a><span class="lineno"><a class="line" href="group___t_i_m___private___functions.html#ga3ecc4647d9ede261beb5e0535cf29ebb"> 1974</a></span>&#160;<span class="keywordtype">void</span> <a class="code" href="agilefox_2library_2src_2stm32f10x__tim_8c.html#aeeef2c74f0da2b651fe7fcf7cad39b2a">TIM_CCxCmd</a>(<a class="code" href="struct_t_i_m___type_def.html">TIM_TypeDef</a>* TIMx, <a class="code" href="_p_e___types_8h.html#a1f1825b69244eb3ad2c7165ddc99c956">uint16_t</a> TIM_Channel, <a class="code" href="_p_e___types_8h.html#a1f1825b69244eb3ad2c7165ddc99c956">uint16_t</a> TIM_CCx)</div><div class="line"><a name="l01975"></a><span class="lineno"> 1975</span>&#160;{</div><div class="line"><a name="l01976"></a><span class="lineno"> 1976</span>&#160;  <a class="code" href="_p_e___types_8h.html#a1f1825b69244eb3ad2c7165ddc99c956">uint16_t</a> tmp = 0;</div><div class="line"><a name="l01977"></a><span class="lineno"> 1977</span>&#160;</div><div class="line"><a name="l01978"></a><span class="lineno"> 1978</span>&#160;  <span class="comment">/* Check the parameters */</span></div><div class="line"><a name="l01979"></a><span class="lineno"> 1979</span>&#160;  <a class="code" href="bsp_2boards_2agilefox_2configure_2stm32f10x__conf_8h.html#a631dea7b230e600555f979c62af1de21">assert_param</a>(<a class="code" href="group___t_i_m___exported__constants.html#ga120d98895bd48d628028753212b68233">IS_TIM_LIST8_PERIPH</a>(TIMx));</div><div class="line"><a name="l01980"></a><span class="lineno"> 1980</span>&#160;  <a class="code" href="bsp_2boards_2agilefox_2configure_2stm32f10x__conf_8h.html#a631dea7b230e600555f979c62af1de21">assert_param</a>(<a class="code" href="agilefox_2library_2inc_2stm32f10x__tim_8h.html#ae9721e3731e5fd983c83a9c1d32ef03d">IS_TIM_CHANNEL</a>(TIM_Channel));</div><div class="line"><a name="l01981"></a><span class="lineno"> 1981</span>&#160;  <a class="code" href="bsp_2boards_2agilefox_2configure_2stm32f10x__conf_8h.html#a631dea7b230e600555f979c62af1de21">assert_param</a>(<a class="code" href="agilefox_2library_2inc_2stm32f10x__tim_8h.html#a5b7461e8c9c25f6fa082118c95b02ba1">IS_TIM_CCX</a>(TIM_CCx));</div><div class="line"><a name="l01982"></a><span class="lineno"> 1982</span>&#160;</div><div class="line"><a name="l01983"></a><span class="lineno"> 1983</span>&#160;  tmp = <a class="code" href="group___t_i_m___private___defines.html#ga17c4ed624aa62f19fd496c3f3bd61137">CCER_CCE_Set</a> &lt;&lt; TIM_Channel;</div><div class="line"><a name="l01984"></a><span class="lineno"> 1984</span>&#160;</div><div class="line"><a name="l01985"></a><span class="lineno"> 1985</span>&#160;  <span class="comment">/* Reset the CCxE Bit */</span></div><div class="line"><a name="l01986"></a><span class="lineno"> 1986</span>&#160;  TIMx-&gt;<a class="code" href="struct_t_i_m___type_def.html#a12aec3934b9abd3f1a8988c6930d7473">CCER</a> &amp;= (<a class="code" href="_p_e___types_8h.html#a1f1825b69244eb3ad2c7165ddc99c956">uint16_t</a>)~ tmp;</div><div class="line"><a name="l01987"></a><span class="lineno"> 1987</span>&#160;</div><div class="line"><a name="l01988"></a><span class="lineno"> 1988</span>&#160;  <span class="comment">/* Set or reset the CCxE Bit */</span> </div><div class="line"><a name="l01989"></a><span class="lineno"> 1989</span>&#160;  TIMx-&gt;<a class="code" href="struct_t_i_m___type_def.html#a12aec3934b9abd3f1a8988c6930d7473">CCER</a> |=  (<a class="code" href="_p_e___types_8h.html#a1f1825b69244eb3ad2c7165ddc99c956">uint16_t</a>)(TIM_CCx &lt;&lt; TIM_Channel);</div><div class="line"><a name="l01990"></a><span class="lineno"> 1990</span>&#160;}</div><div class="line"><a name="l01991"></a><span class="lineno"> 1991</span>&#160;</div><div class="line"><a name="l02004"></a><span class="lineno"><a class="line" href="group___t_i_m___private___functions.html#ga304ff7c8a1615498da749bf2507e9f2b"> 2004</a></span>&#160;<span class="keywordtype">void</span> <a class="code" href="agilefox_2library_2src_2stm32f10x__tim_8c.html#a8fd04c222bcc3c68d0687e8f87254859">TIM_CCxNCmd</a>(<a class="code" href="struct_t_i_m___type_def.html">TIM_TypeDef</a>* TIMx, <a class="code" href="_p_e___types_8h.html#a1f1825b69244eb3ad2c7165ddc99c956">uint16_t</a> TIM_Channel, <a class="code" href="_p_e___types_8h.html#a1f1825b69244eb3ad2c7165ddc99c956">uint16_t</a> TIM_CCxN)</div><div class="line"><a name="l02005"></a><span class="lineno"> 2005</span>&#160;{</div><div class="line"><a name="l02006"></a><span class="lineno"> 2006</span>&#160;  <a class="code" href="_p_e___types_8h.html#a1f1825b69244eb3ad2c7165ddc99c956">uint16_t</a> tmp = 0;</div><div class="line"><a name="l02007"></a><span class="lineno"> 2007</span>&#160;</div><div class="line"><a name="l02008"></a><span class="lineno"> 2008</span>&#160;  <span class="comment">/* Check the parameters */</span></div><div class="line"><a name="l02009"></a><span class="lineno"> 2009</span>&#160;  <a class="code" href="bsp_2boards_2agilefox_2configure_2stm32f10x__conf_8h.html#a631dea7b230e600555f979c62af1de21">assert_param</a>(<a class="code" href="group___t_i_m___exported__constants.html#ga3c489ac3294f0d8f2ec097da909bc8e0">IS_TIM_LIST2_PERIPH</a>(TIMx));</div><div class="line"><a name="l02010"></a><span class="lineno"> 2010</span>&#160;  <a class="code" href="bsp_2boards_2agilefox_2configure_2stm32f10x__conf_8h.html#a631dea7b230e600555f979c62af1de21">assert_param</a>(<a class="code" href="agilefox_2library_2inc_2stm32f10x__tim_8h.html#a6f44459b7dfc4138bbc2c3795311c48c">IS_TIM_COMPLEMENTARY_CHANNEL</a>(TIM_Channel));</div><div class="line"><a name="l02011"></a><span class="lineno"> 2011</span>&#160;  <a class="code" href="bsp_2boards_2agilefox_2configure_2stm32f10x__conf_8h.html#a631dea7b230e600555f979c62af1de21">assert_param</a>(<a class="code" href="agilefox_2library_2inc_2stm32f10x__tim_8h.html#ad5a9f961e44c8d7c24066ac37ec79cbc">IS_TIM_CCXN</a>(TIM_CCxN));</div><div class="line"><a name="l02012"></a><span class="lineno"> 2012</span>&#160;</div><div class="line"><a name="l02013"></a><span class="lineno"> 2013</span>&#160;  tmp = <a class="code" href="group___t_i_m___private___defines.html#ga167dfdf613827d1fdf2e4152497b4bd5">CCER_CCNE_Set</a> &lt;&lt; TIM_Channel;</div><div class="line"><a name="l02014"></a><span class="lineno"> 2014</span>&#160;</div><div class="line"><a name="l02015"></a><span class="lineno"> 2015</span>&#160;  <span class="comment">/* Reset the CCxNE Bit */</span></div><div class="line"><a name="l02016"></a><span class="lineno"> 2016</span>&#160;  TIMx-&gt;<a class="code" href="struct_t_i_m___type_def.html#a12aec3934b9abd3f1a8988c6930d7473">CCER</a> &amp;= (<a class="code" href="_p_e___types_8h.html#a1f1825b69244eb3ad2c7165ddc99c956">uint16_t</a>) ~tmp;</div><div class="line"><a name="l02017"></a><span class="lineno"> 2017</span>&#160;</div><div class="line"><a name="l02018"></a><span class="lineno"> 2018</span>&#160;  <span class="comment">/* Set or reset the CCxNE Bit */</span> </div><div class="line"><a name="l02019"></a><span class="lineno"> 2019</span>&#160;  TIMx-&gt;<a class="code" href="struct_t_i_m___type_def.html#a12aec3934b9abd3f1a8988c6930d7473">CCER</a> |=  (<a class="code" href="_p_e___types_8h.html#a1f1825b69244eb3ad2c7165ddc99c956">uint16_t</a>)(TIM_CCxN &lt;&lt; TIM_Channel);</div><div class="line"><a name="l02020"></a><span class="lineno"> 2020</span>&#160;}</div><div class="line"><a name="l02021"></a><span class="lineno"> 2021</span>&#160;</div><div class="line"><a name="l02045"></a><span class="lineno"><a class="line" href="group___t_i_m___private___functions.html#ga83ea0af5a7c1af521236ce5e4d2c42b0"> 2045</a></span>&#160;<span class="keywordtype">void</span> <a class="code" href="agilefox_2library_2src_2stm32f10x__tim_8c.html#a08970d171728172b651afb40bea5450c">TIM_SelectOCxM</a>(<a class="code" href="struct_t_i_m___type_def.html">TIM_TypeDef</a>* TIMx, <a class="code" href="_p_e___types_8h.html#a1f1825b69244eb3ad2c7165ddc99c956">uint16_t</a> TIM_Channel, <a class="code" href="_p_e___types_8h.html#a1f1825b69244eb3ad2c7165ddc99c956">uint16_t</a> TIM_OCMode)</div><div class="line"><a name="l02046"></a><span class="lineno"> 2046</span>&#160;{</div><div class="line"><a name="l02047"></a><span class="lineno"> 2047</span>&#160;  <a class="code" href="_p_e___types_8h.html#a33594304e786b158f3fb30289278f5af">uint32_t</a> tmp = 0;</div><div class="line"><a name="l02048"></a><span class="lineno"> 2048</span>&#160;  <a class="code" href="_p_e___types_8h.html#a1f1825b69244eb3ad2c7165ddc99c956">uint16_t</a> tmp1 = 0;</div><div class="line"><a name="l02049"></a><span class="lineno"> 2049</span>&#160;</div><div class="line"><a name="l02050"></a><span class="lineno"> 2050</span>&#160;  <span class="comment">/* Check the parameters */</span></div><div class="line"><a name="l02051"></a><span class="lineno"> 2051</span>&#160;  <a class="code" href="bsp_2boards_2agilefox_2configure_2stm32f10x__conf_8h.html#a631dea7b230e600555f979c62af1de21">assert_param</a>(<a class="code" href="group___t_i_m___exported__constants.html#ga120d98895bd48d628028753212b68233">IS_TIM_LIST8_PERIPH</a>(TIMx));</div><div class="line"><a name="l02052"></a><span class="lineno"> 2052</span>&#160;  <a class="code" href="bsp_2boards_2agilefox_2configure_2stm32f10x__conf_8h.html#a631dea7b230e600555f979c62af1de21">assert_param</a>(<a class="code" href="agilefox_2library_2inc_2stm32f10x__tim_8h.html#ae9721e3731e5fd983c83a9c1d32ef03d">IS_TIM_CHANNEL</a>(TIM_Channel));</div><div class="line"><a name="l02053"></a><span class="lineno"> 2053</span>&#160;  <a class="code" href="bsp_2boards_2agilefox_2configure_2stm32f10x__conf_8h.html#a631dea7b230e600555f979c62af1de21">assert_param</a>(<a class="code" href="agilefox_2library_2inc_2stm32f10x__tim_8h.html#a45f530dd241d3b0787b5c2d62cd1b98f">IS_TIM_OCM</a>(TIM_OCMode));</div><div class="line"><a name="l02054"></a><span class="lineno"> 2054</span>&#160;</div><div class="line"><a name="l02055"></a><span class="lineno"> 2055</span>&#160;  tmp = (<a class="code" href="_p_e___types_8h.html#a33594304e786b158f3fb30289278f5af">uint32_t</a>) TIMx;</div><div class="line"><a name="l02056"></a><span class="lineno"> 2056</span>&#160;  tmp += <a class="code" href="group___t_i_m___private___defines.html#ga76469c9f56da4e7705336a6ac0248196">CCMR_Offset</a>;</div><div class="line"><a name="l02057"></a><span class="lineno"> 2057</span>&#160;</div><div class="line"><a name="l02058"></a><span class="lineno"> 2058</span>&#160;  tmp1 = <a class="code" href="group___t_i_m___private___defines.html#ga17c4ed624aa62f19fd496c3f3bd61137">CCER_CCE_Set</a> &lt;&lt; (<a class="code" href="_p_e___types_8h.html#a1f1825b69244eb3ad2c7165ddc99c956">uint16_t</a>)TIM_Channel;</div><div class="line"><a name="l02059"></a><span class="lineno"> 2059</span>&#160;</div><div class="line"><a name="l02060"></a><span class="lineno"> 2060</span>&#160;  <span class="comment">/* Disable the Channel: Reset the CCxE Bit */</span></div><div class="line"><a name="l02061"></a><span class="lineno"> 2061</span>&#160;  TIMx-&gt;<a class="code" href="struct_t_i_m___type_def.html#a12aec3934b9abd3f1a8988c6930d7473">CCER</a> &amp;= (<a class="code" href="_p_e___types_8h.html#a1f1825b69244eb3ad2c7165ddc99c956">uint16_t</a>) ~tmp1;</div><div class="line"><a name="l02062"></a><span class="lineno"> 2062</span>&#160;</div><div class="line"><a name="l02063"></a><span class="lineno"> 2063</span>&#160;  <span class="keywordflow">if</span>((TIM_Channel == <a class="code" href="agilefox_2library_2inc_2stm32f10x__tim_8h.html#a69ea7f558f02c63dd1082d784d2449bd">TIM_Channel_1</a>) ||(TIM_Channel == <a class="code" href="agilefox_2library_2inc_2stm32f10x__tim_8h.html#a012711b19e8c91f6f352801a3dc0bcc9">TIM_Channel_3</a>))</div><div class="line"><a name="l02064"></a><span class="lineno"> 2064</span>&#160;  {</div><div class="line"><a name="l02065"></a><span class="lineno"> 2065</span>&#160;    tmp += (TIM_Channel&gt;&gt;1);</div><div class="line"><a name="l02066"></a><span class="lineno"> 2066</span>&#160;</div><div class="line"><a name="l02067"></a><span class="lineno"> 2067</span>&#160;    <span class="comment">/* Reset the OCxM bits in the CCMRx register */</span></div><div class="line"><a name="l02068"></a><span class="lineno"> 2068</span>&#160;    *(<a class="code" href="group___c_m_s_i_s___c_m3__core__definitions.html#gaec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="code" href="_p_e___types_8h.html#a33594304e786b158f3fb30289278f5af">uint32_t</a> *) tmp &amp;= (<a class="code" href="_p_e___types_8h.html#a33594304e786b158f3fb30289278f5af">uint32_t</a>)~((<a class="code" href="_p_e___types_8h.html#a33594304e786b158f3fb30289278f5af">uint32_t</a>)<a class="code" href="agilefox_2library_2inc_2stm32f10x__map_8h.html#a6ddb3dc889733e71d812baa3873cb13b">TIM_CCMR1_OC1M</a>);</div><div class="line"><a name="l02069"></a><span class="lineno"> 2069</span>&#160;   </div><div class="line"><a name="l02070"></a><span class="lineno"> 2070</span>&#160;    <span class="comment">/* Configure the OCxM bits in the CCMRx register */</span></div><div class="line"><a name="l02071"></a><span class="lineno"> 2071</span>&#160;    *(<a class="code" href="group___c_m_s_i_s___c_m3__core__definitions.html#gaec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="code" href="_p_e___types_8h.html#a33594304e786b158f3fb30289278f5af">uint32_t</a> *) tmp |= TIM_OCMode;</div><div class="line"><a name="l02072"></a><span class="lineno"> 2072</span>&#160;  }</div><div class="line"><a name="l02073"></a><span class="lineno"> 2073</span>&#160;  <span class="keywordflow">else</span></div><div class="line"><a name="l02074"></a><span class="lineno"> 2074</span>&#160;  {</div><div class="line"><a name="l02075"></a><span class="lineno"> 2075</span>&#160;    tmp += (<a class="code" href="_p_e___types_8h.html#a1f1825b69244eb3ad2c7165ddc99c956">uint16_t</a>)(TIM_Channel - (<a class="code" href="_p_e___types_8h.html#a1f1825b69244eb3ad2c7165ddc99c956">uint16_t</a>)4)&gt;&gt; (<a class="code" href="_p_e___types_8h.html#a1f1825b69244eb3ad2c7165ddc99c956">uint16_t</a>)1;</div><div class="line"><a name="l02076"></a><span class="lineno"> 2076</span>&#160;</div><div class="line"><a name="l02077"></a><span class="lineno"> 2077</span>&#160;    <span class="comment">/* Reset the OCxM bits in the CCMRx register */</span></div><div class="line"><a name="l02078"></a><span class="lineno"> 2078</span>&#160;    *(<a class="code" href="group___c_m_s_i_s___c_m3__core__definitions.html#gaec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="code" href="_p_e___types_8h.html#a33594304e786b158f3fb30289278f5af">uint32_t</a> *) tmp &amp;= (<a class="code" href="_p_e___types_8h.html#a33594304e786b158f3fb30289278f5af">uint32_t</a>)~((<a class="code" href="_p_e___types_8h.html#a33594304e786b158f3fb30289278f5af">uint32_t</a>)<a class="code" href="agilefox_2library_2inc_2stm32f10x__map_8h.html#a2326bafe64ba2ebdde908d66219eaa6f">TIM_CCMR1_OC2M</a>);</div><div class="line"><a name="l02079"></a><span class="lineno"> 2079</span>&#160;    </div><div class="line"><a name="l02080"></a><span class="lineno"> 2080</span>&#160;    <span class="comment">/* Configure the OCxM bits in the CCMRx register */</span></div><div class="line"><a name="l02081"></a><span class="lineno"> 2081</span>&#160;    *(<a class="code" href="group___c_m_s_i_s___c_m3__core__definitions.html#gaec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="code" href="_p_e___types_8h.html#a33594304e786b158f3fb30289278f5af">uint32_t</a> *) tmp |= (<a class="code" href="_p_e___types_8h.html#a1f1825b69244eb3ad2c7165ddc99c956">uint16_t</a>)(TIM_OCMode &lt;&lt; 8);</div><div class="line"><a name="l02082"></a><span class="lineno"> 2082</span>&#160;  }</div><div class="line"><a name="l02083"></a><span class="lineno"> 2083</span>&#160;}</div><div class="line"><a name="l02084"></a><span class="lineno"> 2084</span>&#160;</div><div class="line"><a name="l02092"></a><span class="lineno"><a class="line" href="group___t_i_m___private___functions.html#gace2384dd33e849a054f61b8e1fc7e7c3"> 2092</a></span>&#160;<span class="keywordtype">void</span> <a class="code" href="group___t_i_m___exported___functions.html#gace2384dd33e849a054f61b8e1fc7e7c3">TIM_UpdateDisableConfig</a>(<a class="code" href="struct_t_i_m___type_def.html">TIM_TypeDef</a>* TIMx, <a class="code" href="agilefox_2library_2inc_2stm32f10x__type_8h.html#ac9a7e9a35d2513ec15c3b537aaa4fba1">FunctionalState</a> NewState)</div><div class="line"><a name="l02093"></a><span class="lineno"> 2093</span>&#160;{</div><div class="line"><a name="l02094"></a><span class="lineno"> 2094</span>&#160;  <span class="comment">/* Check the parameters */</span></div><div class="line"><a name="l02095"></a><span class="lineno"> 2095</span>&#160;  <a class="code" href="bsp_2boards_2agilefox_2configure_2stm32f10x__conf_8h.html#a631dea7b230e600555f979c62af1de21">assert_param</a>(<a class="code" href="agilefox_2library_2inc_2stm32f10x__tim_8h.html#a71710da28a59c007a1d2ddee18a5ffcc">IS_TIM_ALL_PERIPH</a>(TIMx));</div><div class="line"><a name="l02096"></a><span class="lineno"> 2096</span>&#160;  <a class="code" href="bsp_2boards_2agilefox_2configure_2stm32f10x__conf_8h.html#a631dea7b230e600555f979c62af1de21">assert_param</a>(<a class="code" href="agilefox_2library_2inc_2stm32f10x__type_8h.html#affaf7c3f537d7a3370b1bbdda67a2bf6">IS_FUNCTIONAL_STATE</a>(NewState));</div><div class="line"><a name="l02097"></a><span class="lineno"> 2097</span>&#160;  <span class="keywordflow">if</span> (NewState != <a class="code" href="group___l_p_c___types___public___types.html#ggac9a7e9a35d2513ec15c3b537aaa4fba1ad3a9df141be0ccf10389b640f492b26d">DISABLE</a>)</div><div class="line"><a name="l02098"></a><span class="lineno"> 2098</span>&#160;  {</div><div class="line"><a name="l02099"></a><span class="lineno"> 2099</span>&#160;    <span class="comment">/* Set the Update Disable Bit */</span></div><div class="line"><a name="l02100"></a><span class="lineno"> 2100</span>&#160;    TIMx-&gt;<a class="code" href="struct_t_i_m___type_def.html#aa6d6b145c88b7fab2f582c4ac7e25f10">CR1</a> |= <a class="code" href="agilefox_2library_2inc_2stm32f10x__map_8h.html#aa4f2a9f0cf7b60e3c623af451f141f3c">TIM_CR1_UDIS</a>;</div><div class="line"><a name="l02101"></a><span class="lineno"> 2101</span>&#160;  }</div><div class="line"><a name="l02102"></a><span class="lineno"> 2102</span>&#160;  <span class="keywordflow">else</span></div><div class="line"><a name="l02103"></a><span class="lineno"> 2103</span>&#160;  {</div><div class="line"><a name="l02104"></a><span class="lineno"> 2104</span>&#160;    <span class="comment">/* Reset the Update Disable Bit */</span></div><div class="line"><a name="l02105"></a><span class="lineno"> 2105</span>&#160;    TIMx-&gt;<a class="code" href="struct_t_i_m___type_def.html#aa6d6b145c88b7fab2f582c4ac7e25f10">CR1</a> &amp;= (<a class="code" href="_p_e___types_8h.html#a1f1825b69244eb3ad2c7165ddc99c956">uint16_t</a>)~((<a class="code" href="_p_e___types_8h.html#a1f1825b69244eb3ad2c7165ddc99c956">uint16_t</a>)<a class="code" href="agilefox_2library_2inc_2stm32f10x__map_8h.html#aa4f2a9f0cf7b60e3c623af451f141f3c">TIM_CR1_UDIS</a>);</div><div class="line"><a name="l02106"></a><span class="lineno"> 2106</span>&#160;  }</div><div class="line"><a name="l02107"></a><span class="lineno"> 2107</span>&#160;}</div><div class="line"><a name="l02108"></a><span class="lineno"> 2108</span>&#160;</div><div class="line"><a name="l02120"></a><span class="lineno"><a class="line" href="group___t_i_m___private___functions.html#ga1d7a8f952e209de142499e67a653fc1f"> 2120</a></span>&#160;<span class="keywordtype">void</span> <a class="code" href="agilefox_2library_2src_2stm32f10x__tim_8c.html#ae9520f93707e6dce84be94a4a586a394">TIM_UpdateRequestConfig</a>(<a class="code" href="struct_t_i_m___type_def.html">TIM_TypeDef</a>* TIMx, <a class="code" href="_p_e___types_8h.html#a1f1825b69244eb3ad2c7165ddc99c956">uint16_t</a> TIM_UpdateSource)</div><div class="line"><a name="l02121"></a><span class="lineno"> 2121</span>&#160;{</div><div class="line"><a name="l02122"></a><span class="lineno"> 2122</span>&#160;  <span class="comment">/* Check the parameters */</span></div><div class="line"><a name="l02123"></a><span class="lineno"> 2123</span>&#160;  <a class="code" href="bsp_2boards_2agilefox_2configure_2stm32f10x__conf_8h.html#a631dea7b230e600555f979c62af1de21">assert_param</a>(<a class="code" href="agilefox_2library_2inc_2stm32f10x__tim_8h.html#a71710da28a59c007a1d2ddee18a5ffcc">IS_TIM_ALL_PERIPH</a>(TIMx));</div><div class="line"><a name="l02124"></a><span class="lineno"> 2124</span>&#160;  <a class="code" href="bsp_2boards_2agilefox_2configure_2stm32f10x__conf_8h.html#a631dea7b230e600555f979c62af1de21">assert_param</a>(<a class="code" href="agilefox_2library_2inc_2stm32f10x__tim_8h.html#a7c916798d8f5f4a828afadceb5d38a95">IS_TIM_UPDATE_SOURCE</a>(TIM_UpdateSource));</div><div class="line"><a name="l02125"></a><span class="lineno"> 2125</span>&#160;  <span class="keywordflow">if</span> (TIM_UpdateSource != <a class="code" href="agilefox_2library_2inc_2stm32f10x__tim_8h.html#a32c67bc3f8211a2c7b44ee9fe1523875">TIM_UpdateSource_Global</a>)</div><div class="line"><a name="l02126"></a><span class="lineno"> 2126</span>&#160;  {</div><div class="line"><a name="l02127"></a><span class="lineno"> 2127</span>&#160;    <span class="comment">/* Set the URS Bit */</span></div><div class="line"><a name="l02128"></a><span class="lineno"> 2128</span>&#160;    TIMx-&gt;<a class="code" href="struct_t_i_m___type_def.html#aa6d6b145c88b7fab2f582c4ac7e25f10">CR1</a> |= <a class="code" href="agilefox_2library_2inc_2stm32f10x__map_8h.html#a06c997c2c23e8bef7ca07579762c113b">TIM_CR1_URS</a>;</div><div class="line"><a name="l02129"></a><span class="lineno"> 2129</span>&#160;  }</div><div class="line"><a name="l02130"></a><span class="lineno"> 2130</span>&#160;  <span class="keywordflow">else</span></div><div class="line"><a name="l02131"></a><span class="lineno"> 2131</span>&#160;  {</div><div class="line"><a name="l02132"></a><span class="lineno"> 2132</span>&#160;    <span class="comment">/* Reset the URS Bit */</span></div><div class="line"><a name="l02133"></a><span class="lineno"> 2133</span>&#160;    TIMx-&gt;<a class="code" href="struct_t_i_m___type_def.html#aa6d6b145c88b7fab2f582c4ac7e25f10">CR1</a> &amp;= (<a class="code" href="_p_e___types_8h.html#a1f1825b69244eb3ad2c7165ddc99c956">uint16_t</a>)~((<a class="code" href="_p_e___types_8h.html#a1f1825b69244eb3ad2c7165ddc99c956">uint16_t</a>)<a class="code" href="agilefox_2library_2inc_2stm32f10x__map_8h.html#a06c997c2c23e8bef7ca07579762c113b">TIM_CR1_URS</a>);</div><div class="line"><a name="l02134"></a><span class="lineno"> 2134</span>&#160;  }</div><div class="line"><a name="l02135"></a><span class="lineno"> 2135</span>&#160;}</div><div class="line"><a name="l02136"></a><span class="lineno"> 2136</span>&#160;</div><div class="line"><a name="l02144"></a><span class="lineno"><a class="line" href="group___t_i_m___private___functions.html#ga42c2d1025a3937c9d9f38631af86ffa4"> 2144</a></span>&#160;<span class="keywordtype">void</span> <a class="code" href="group___t_i_m___exported___functions.html#ga42c2d1025a3937c9d9f38631af86ffa4">TIM_SelectHallSensor</a>(<a class="code" href="struct_t_i_m___type_def.html">TIM_TypeDef</a>* TIMx, <a class="code" href="agilefox_2library_2inc_2stm32f10x__type_8h.html#ac9a7e9a35d2513ec15c3b537aaa4fba1">FunctionalState</a> NewState)</div><div class="line"><a name="l02145"></a><span class="lineno"> 2145</span>&#160;{</div><div class="line"><a name="l02146"></a><span class="lineno"> 2146</span>&#160;  <span class="comment">/* Check the parameters */</span></div><div class="line"><a name="l02147"></a><span class="lineno"> 2147</span>&#160;  <a class="code" href="bsp_2boards_2agilefox_2configure_2stm32f10x__conf_8h.html#a631dea7b230e600555f979c62af1de21">assert_param</a>(<a class="code" href="group___t_i_m___exported__constants.html#ga99fabffbddc9ca930f80a4480daeecbe">IS_TIM_LIST6_PERIPH</a>(TIMx));</div><div class="line"><a name="l02148"></a><span class="lineno"> 2148</span>&#160;  <a class="code" href="bsp_2boards_2agilefox_2configure_2stm32f10x__conf_8h.html#a631dea7b230e600555f979c62af1de21">assert_param</a>(<a class="code" href="agilefox_2library_2inc_2stm32f10x__type_8h.html#affaf7c3f537d7a3370b1bbdda67a2bf6">IS_FUNCTIONAL_STATE</a>(NewState));</div><div class="line"><a name="l02149"></a><span class="lineno"> 2149</span>&#160;  <span class="keywordflow">if</span> (NewState != <a class="code" href="group___l_p_c___types___public___types.html#ggac9a7e9a35d2513ec15c3b537aaa4fba1ad3a9df141be0ccf10389b640f492b26d">DISABLE</a>)</div><div class="line"><a name="l02150"></a><span class="lineno"> 2150</span>&#160;  {</div><div class="line"><a name="l02151"></a><span class="lineno"> 2151</span>&#160;    <span class="comment">/* Set the TI1S Bit */</span></div><div class="line"><a name="l02152"></a><span class="lineno"> 2152</span>&#160;    TIMx-&gt;<a class="code" href="struct_t_i_m___type_def.html#aaf66ecf9152e78064971d15cbf8e74b8">CR2</a> |= <a class="code" href="agilefox_2library_2inc_2stm32f10x__map_8h.html#ad07504497b70af628fa1aee8fe7ef63c">TIM_CR2_TI1S</a>;</div><div class="line"><a name="l02153"></a><span class="lineno"> 2153</span>&#160;  }</div><div class="line"><a name="l02154"></a><span class="lineno"> 2154</span>&#160;  <span class="keywordflow">else</span></div><div class="line"><a name="l02155"></a><span class="lineno"> 2155</span>&#160;  {</div><div class="line"><a name="l02156"></a><span class="lineno"> 2156</span>&#160;    <span class="comment">/* Reset the TI1S Bit */</span></div><div class="line"><a name="l02157"></a><span class="lineno"> 2157</span>&#160;    TIMx-&gt;<a class="code" href="struct_t_i_m___type_def.html#aaf66ecf9152e78064971d15cbf8e74b8">CR2</a> &amp;= (<a class="code" href="_p_e___types_8h.html#a1f1825b69244eb3ad2c7165ddc99c956">uint16_t</a>)~((<a class="code" href="_p_e___types_8h.html#a1f1825b69244eb3ad2c7165ddc99c956">uint16_t</a>)<a class="code" href="agilefox_2library_2inc_2stm32f10x__map_8h.html#ad07504497b70af628fa1aee8fe7ef63c">TIM_CR2_TI1S</a>);</div><div class="line"><a name="l02158"></a><span class="lineno"> 2158</span>&#160;  }</div><div class="line"><a name="l02159"></a><span class="lineno"> 2159</span>&#160;}</div><div class="line"><a name="l02160"></a><span class="lineno"> 2160</span>&#160;</div><div class="line"><a name="l02170"></a><span class="lineno"><a class="line" href="group___t_i_m___private___functions.html#gadd2cca5fac6c1291dc4339098d5c9562"> 2170</a></span>&#160;<span class="keywordtype">void</span> <a class="code" href="agilefox_2library_2src_2stm32f10x__tim_8c.html#ad2d707cecdaf745a5de8804af146da7c">TIM_SelectOnePulseMode</a>(<a class="code" href="struct_t_i_m___type_def.html">TIM_TypeDef</a>* TIMx, <a class="code" href="_p_e___types_8h.html#a1f1825b69244eb3ad2c7165ddc99c956">uint16_t</a> TIM_OPMode)</div><div class="line"><a name="l02171"></a><span class="lineno"> 2171</span>&#160;{</div><div class="line"><a name="l02172"></a><span class="lineno"> 2172</span>&#160;  <span class="comment">/* Check the parameters */</span></div><div class="line"><a name="l02173"></a><span class="lineno"> 2173</span>&#160;  <a class="code" href="bsp_2boards_2agilefox_2configure_2stm32f10x__conf_8h.html#a631dea7b230e600555f979c62af1de21">assert_param</a>(<a class="code" href="agilefox_2library_2inc_2stm32f10x__tim_8h.html#a71710da28a59c007a1d2ddee18a5ffcc">IS_TIM_ALL_PERIPH</a>(TIMx));</div><div class="line"><a name="l02174"></a><span class="lineno"> 2174</span>&#160;  <a class="code" href="bsp_2boards_2agilefox_2configure_2stm32f10x__conf_8h.html#a631dea7b230e600555f979c62af1de21">assert_param</a>(<a class="code" href="agilefox_2library_2inc_2stm32f10x__tim_8h.html#a3f4a4305b4feacb4322eb4a358e54637">IS_TIM_OPM_MODE</a>(TIM_OPMode));</div><div class="line"><a name="l02175"></a><span class="lineno"> 2175</span>&#160;  <span class="comment">/* Reset the OPM Bit */</span></div><div class="line"><a name="l02176"></a><span class="lineno"> 2176</span>&#160;  TIMx-&gt;<a class="code" href="struct_t_i_m___type_def.html#aa6d6b145c88b7fab2f582c4ac7e25f10">CR1</a> &amp;= (<a class="code" href="_p_e___types_8h.html#a1f1825b69244eb3ad2c7165ddc99c956">uint16_t</a>)~((<a class="code" href="_p_e___types_8h.html#a1f1825b69244eb3ad2c7165ddc99c956">uint16_t</a>)<a class="code" href="agilefox_2library_2inc_2stm32f10x__map_8h.html#a6d3d1488296350af6d36fbbf71905d29">TIM_CR1_OPM</a>);</div><div class="line"><a name="l02177"></a><span class="lineno"> 2177</span>&#160;  <span class="comment">/* Configure the OPM Mode */</span></div><div class="line"><a name="l02178"></a><span class="lineno"> 2178</span>&#160;  TIMx-&gt;<a class="code" href="struct_t_i_m___type_def.html#aa6d6b145c88b7fab2f582c4ac7e25f10">CR1</a> |= TIM_OPMode;</div><div class="line"><a name="l02179"></a><span class="lineno"> 2179</span>&#160;}</div><div class="line"><a name="l02180"></a><span class="lineno"> 2180</span>&#160;</div><div class="line"><a name="l02202"></a><span class="lineno"><a class="line" href="group___t_i_m___private___functions.html#ga28745aaa549e2067e42c19569209e6c6"> 2202</a></span>&#160;<span class="keywordtype">void</span> <a class="code" href="agilefox_2library_2src_2stm32f10x__tim_8c.html#aa3c433d0fece419c0d0c14dbe12542ae">TIM_SelectOutputTrigger</a>(<a class="code" href="struct_t_i_m___type_def.html">TIM_TypeDef</a>* TIMx, <a class="code" href="_p_e___types_8h.html#a1f1825b69244eb3ad2c7165ddc99c956">uint16_t</a> TIM_TRGOSource)</div><div class="line"><a name="l02203"></a><span class="lineno"> 2203</span>&#160;{</div><div class="line"><a name="l02204"></a><span class="lineno"> 2204</span>&#160;  <span class="comment">/* Check the parameters */</span></div><div class="line"><a name="l02205"></a><span class="lineno"> 2205</span>&#160;  <a class="code" href="bsp_2boards_2agilefox_2configure_2stm32f10x__conf_8h.html#a631dea7b230e600555f979c62af1de21">assert_param</a>(<a class="code" href="group___t_i_m___exported__constants.html#ga421bba71d6e8fbe9a9d422ecd59e79be">IS_TIM_LIST7_PERIPH</a>(TIMx));</div><div class="line"><a name="l02206"></a><span class="lineno"> 2206</span>&#160;  <a class="code" href="bsp_2boards_2agilefox_2configure_2stm32f10x__conf_8h.html#a631dea7b230e600555f979c62af1de21">assert_param</a>(<a class="code" href="agilefox_2library_2inc_2stm32f10x__tim_8h.html#adf4e4e0422bd9c108b184884781d2d46">IS_TIM_TRGO_SOURCE</a>(TIM_TRGOSource));</div><div class="line"><a name="l02207"></a><span class="lineno"> 2207</span>&#160;  <span class="comment">/* Reset the MMS Bits */</span></div><div class="line"><a name="l02208"></a><span class="lineno"> 2208</span>&#160;  TIMx-&gt;<a class="code" href="struct_t_i_m___type_def.html#aaf66ecf9152e78064971d15cbf8e74b8">CR2</a> &amp;= (<a class="code" href="_p_e___types_8h.html#a1f1825b69244eb3ad2c7165ddc99c956">uint16_t</a>)~((<a class="code" href="_p_e___types_8h.html#a1f1825b69244eb3ad2c7165ddc99c956">uint16_t</a>)<a class="code" href="agilefox_2library_2inc_2stm32f10x__map_8h.html#aaa6987d980e5c4c71c7d0faa1eb97a45">TIM_CR2_MMS</a>);</div><div class="line"><a name="l02209"></a><span class="lineno"> 2209</span>&#160;  <span class="comment">/* Select the TRGO source */</span></div><div class="line"><a name="l02210"></a><span class="lineno"> 2210</span>&#160;  TIMx-&gt;<a class="code" href="struct_t_i_m___type_def.html#aaf66ecf9152e78064971d15cbf8e74b8">CR2</a> |=  TIM_TRGOSource;</div><div class="line"><a name="l02211"></a><span class="lineno"> 2211</span>&#160;}</div><div class="line"><a name="l02212"></a><span class="lineno"> 2212</span>&#160;</div><div class="line"><a name="l02225"></a><span class="lineno"><a class="line" href="group___t_i_m___private___functions.html#ga2f19ce1d90990691cf037e419ba08003"> 2225</a></span>&#160;<span class="keywordtype">void</span> <a class="code" href="agilefox_2library_2src_2stm32f10x__tim_8c.html#ac0fbaf936965b8ea5b3167a9b74ae79b">TIM_SelectSlaveMode</a>(<a class="code" href="struct_t_i_m___type_def.html">TIM_TypeDef</a>* TIMx, <a class="code" href="_p_e___types_8h.html#a1f1825b69244eb3ad2c7165ddc99c956">uint16_t</a> TIM_SlaveMode)</div><div class="line"><a name="l02226"></a><span class="lineno"> 2226</span>&#160;{</div><div class="line"><a name="l02227"></a><span class="lineno"> 2227</span>&#160;  <span class="comment">/* Check the parameters */</span></div><div class="line"><a name="l02228"></a><span class="lineno"> 2228</span>&#160;  <a class="code" href="bsp_2boards_2agilefox_2configure_2stm32f10x__conf_8h.html#a631dea7b230e600555f979c62af1de21">assert_param</a>(<a class="code" href="group___t_i_m___exported__constants.html#ga99fabffbddc9ca930f80a4480daeecbe">IS_TIM_LIST6_PERIPH</a>(TIMx));</div><div class="line"><a name="l02229"></a><span class="lineno"> 2229</span>&#160;  <a class="code" href="bsp_2boards_2agilefox_2configure_2stm32f10x__conf_8h.html#a631dea7b230e600555f979c62af1de21">assert_param</a>(<a class="code" href="agilefox_2library_2inc_2stm32f10x__tim_8h.html#a7f0e666bc968c56df7f1f6c2465c89fb">IS_TIM_SLAVE_MODE</a>(TIM_SlaveMode));</div><div class="line"><a name="l02230"></a><span class="lineno"> 2230</span>&#160; <span class="comment">/* Reset the SMS Bits */</span></div><div class="line"><a name="l02231"></a><span class="lineno"> 2231</span>&#160;  TIMx-&gt;<a class="code" href="struct_t_i_m___type_def.html#a276915da29a7637178afc7aed189f2eb">SMCR</a> &amp;= (<a class="code" href="_p_e___types_8h.html#a1f1825b69244eb3ad2c7165ddc99c956">uint16_t</a>)~((<a class="code" href="_p_e___types_8h.html#a1f1825b69244eb3ad2c7165ddc99c956">uint16_t</a>)<a class="code" href="agilefox_2library_2inc_2stm32f10x__map_8h.html#ae92349731a6107e0f3a251b44a67c7ea">TIM_SMCR_SMS</a>);</div><div class="line"><a name="l02232"></a><span class="lineno"> 2232</span>&#160;  <span class="comment">/* Select the Slave Mode */</span></div><div class="line"><a name="l02233"></a><span class="lineno"> 2233</span>&#160;  TIMx-&gt;<a class="code" href="struct_t_i_m___type_def.html#a276915da29a7637178afc7aed189f2eb">SMCR</a> |= TIM_SlaveMode;</div><div class="line"><a name="l02234"></a><span class="lineno"> 2234</span>&#160;}</div><div class="line"><a name="l02235"></a><span class="lineno"> 2235</span>&#160;</div><div class="line"><a name="l02246"></a><span class="lineno"><a class="line" href="group___t_i_m___private___functions.html#ga4dcc3d11b670c381d0ff9cb7e9fd01e2"> 2246</a></span>&#160;<span class="keywordtype">void</span> <a class="code" href="agilefox_2library_2src_2stm32f10x__tim_8c.html#abf157dc686630ac6b652c0b89a3c2e63">TIM_SelectMasterSlaveMode</a>(<a class="code" href="struct_t_i_m___type_def.html">TIM_TypeDef</a>* TIMx, <a class="code" href="_p_e___types_8h.html#a1f1825b69244eb3ad2c7165ddc99c956">uint16_t</a> TIM_MasterSlaveMode)</div><div class="line"><a name="l02247"></a><span class="lineno"> 2247</span>&#160;{</div><div class="line"><a name="l02248"></a><span class="lineno"> 2248</span>&#160;  <span class="comment">/* Check the parameters */</span></div><div class="line"><a name="l02249"></a><span class="lineno"> 2249</span>&#160;  <a class="code" href="bsp_2boards_2agilefox_2configure_2stm32f10x__conf_8h.html#a631dea7b230e600555f979c62af1de21">assert_param</a>(<a class="code" href="group___t_i_m___exported__constants.html#ga99fabffbddc9ca930f80a4480daeecbe">IS_TIM_LIST6_PERIPH</a>(TIMx));</div><div class="line"><a name="l02250"></a><span class="lineno"> 2250</span>&#160;  <a class="code" href="bsp_2boards_2agilefox_2configure_2stm32f10x__conf_8h.html#a631dea7b230e600555f979c62af1de21">assert_param</a>(<a class="code" href="agilefox_2library_2inc_2stm32f10x__tim_8h.html#a53146701cf287a0eca43b9232dffac60">IS_TIM_MSM_STATE</a>(TIM_MasterSlaveMode));</div><div class="line"><a name="l02251"></a><span class="lineno"> 2251</span>&#160;  <span class="comment">/* Reset the MSM Bit */</span></div><div class="line"><a name="l02252"></a><span class="lineno"> 2252</span>&#160;  TIMx-&gt;<a class="code" href="struct_t_i_m___type_def.html#a276915da29a7637178afc7aed189f2eb">SMCR</a> &amp;= (<a class="code" href="_p_e___types_8h.html#a1f1825b69244eb3ad2c7165ddc99c956">uint16_t</a>)~((<a class="code" href="_p_e___types_8h.html#a1f1825b69244eb3ad2c7165ddc99c956">uint16_t</a>)<a class="code" href="agilefox_2library_2inc_2stm32f10x__map_8h.html#a52101db4ca2c7b3003f1b16a49b2032c">TIM_SMCR_MSM</a>);</div><div class="line"><a name="l02253"></a><span class="lineno"> 2253</span>&#160;  </div><div class="line"><a name="l02254"></a><span class="lineno"> 2254</span>&#160;  <span class="comment">/* Set or Reset the MSM Bit */</span></div><div class="line"><a name="l02255"></a><span class="lineno"> 2255</span>&#160;  TIMx-&gt;<a class="code" href="struct_t_i_m___type_def.html#a276915da29a7637178afc7aed189f2eb">SMCR</a> |= TIM_MasterSlaveMode;</div><div class="line"><a name="l02256"></a><span class="lineno"> 2256</span>&#160;}</div><div class="line"><a name="l02257"></a><span class="lineno"> 2257</span>&#160;</div><div class="line"><a name="l02264"></a><span class="lineno"><a class="line" href="group___t_i_m___private___functions.html#gaad2c31dc9c551b48f08b96ba49c4aa44"> 2264</a></span>&#160;<span class="keywordtype">void</span> <a class="code" href="agilefox_2library_2src_2stm32f10x__tim_8c.html#ae574e7d4b63b3c7076b8ce6ac42ad849">TIM_SetCounter</a>(<a class="code" href="struct_t_i_m___type_def.html">TIM_TypeDef</a>* TIMx, <a class="code" href="_p_e___types_8h.html#a1f1825b69244eb3ad2c7165ddc99c956">uint16_t</a> Counter)</div><div class="line"><a name="l02265"></a><span class="lineno"> 2265</span>&#160;{</div><div class="line"><a name="l02266"></a><span class="lineno"> 2266</span>&#160;  <span class="comment">/* Check the parameters */</span></div><div class="line"><a name="l02267"></a><span class="lineno"> 2267</span>&#160;  <a class="code" href="bsp_2boards_2agilefox_2configure_2stm32f10x__conf_8h.html#a631dea7b230e600555f979c62af1de21">assert_param</a>(<a class="code" href="agilefox_2library_2inc_2stm32f10x__tim_8h.html#a71710da28a59c007a1d2ddee18a5ffcc">IS_TIM_ALL_PERIPH</a>(TIMx));</div><div class="line"><a name="l02268"></a><span class="lineno"> 2268</span>&#160;  <span class="comment">/* Set the Counter Register value */</span></div><div class="line"><a name="l02269"></a><span class="lineno"> 2269</span>&#160;  TIMx-&gt;<a class="code" href="struct_t_i_m___type_def.html#a2f8bd9eb0cb551cf789ff6f4d49fab61">CNT</a> = Counter;</div><div class="line"><a name="l02270"></a><span class="lineno"> 2270</span>&#160;}</div><div class="line"><a name="l02271"></a><span class="lineno"> 2271</span>&#160;</div><div class="line"><a name="l02278"></a><span class="lineno"><a class="line" href="group___t_i_m___private___functions.html#ga7880e4c00002d6421f9059a2ed841d5c"> 2278</a></span>&#160;<span class="keywordtype">void</span> <a class="code" href="agilefox_2library_2src_2stm32f10x__tim_8c.html#a6fe279e57247752e9aa675fafa0ef668">TIM_SetAutoreload</a>(<a class="code" href="struct_t_i_m___type_def.html">TIM_TypeDef</a>* TIMx, <a class="code" href="_p_e___types_8h.html#a1f1825b69244eb3ad2c7165ddc99c956">uint16_t</a> Autoreload)</div><div class="line"><a name="l02279"></a><span class="lineno"> 2279</span>&#160;{</div><div class="line"><a name="l02280"></a><span class="lineno"> 2280</span>&#160;  <span class="comment">/* Check the parameters */</span></div><div class="line"><a name="l02281"></a><span class="lineno"> 2281</span>&#160;  <a class="code" href="bsp_2boards_2agilefox_2configure_2stm32f10x__conf_8h.html#a631dea7b230e600555f979c62af1de21">assert_param</a>(<a class="code" href="agilefox_2library_2inc_2stm32f10x__tim_8h.html#a71710da28a59c007a1d2ddee18a5ffcc">IS_TIM_ALL_PERIPH</a>(TIMx));</div><div class="line"><a name="l02282"></a><span class="lineno"> 2282</span>&#160;  <span class="comment">/* Set the Autoreload Register value */</span></div><div class="line"><a name="l02283"></a><span class="lineno"> 2283</span>&#160;  TIMx-&gt;<a class="code" href="struct_t_i_m___type_def.html#a1d7fa3dbbc8b0efd7912d9c62f24c97b">ARR</a> = Autoreload;</div><div class="line"><a name="l02284"></a><span class="lineno"> 2284</span>&#160;}</div><div class="line"><a name="l02285"></a><span class="lineno"> 2285</span>&#160;</div><div class="line"><a name="l02292"></a><span class="lineno"><a class="line" href="group___t_i_m___private___functions.html#gab3a6031f187cb8af62eb09a67b4fd2ad"> 2292</a></span>&#160;<span class="keywordtype">void</span> <a class="code" href="agilefox_2library_2src_2stm32f10x__tim_8c.html#ac6bdeafcb904d30a1262b1e0c743dd76">TIM_SetCompare1</a>(<a class="code" href="struct_t_i_m___type_def.html">TIM_TypeDef</a>* TIMx, <a class="code" href="_p_e___types_8h.html#a1f1825b69244eb3ad2c7165ddc99c956">uint16_t</a> Compare1)</div><div class="line"><a name="l02293"></a><span class="lineno"> 2293</span>&#160;{</div><div class="line"><a name="l02294"></a><span class="lineno"> 2294</span>&#160;  <span class="comment">/* Check the parameters */</span></div><div class="line"><a name="l02295"></a><span class="lineno"> 2295</span>&#160;  <a class="code" href="bsp_2boards_2agilefox_2configure_2stm32f10x__conf_8h.html#a631dea7b230e600555f979c62af1de21">assert_param</a>(<a class="code" href="group___t_i_m___exported__constants.html#ga120d98895bd48d628028753212b68233">IS_TIM_LIST8_PERIPH</a>(TIMx));</div><div class="line"><a name="l02296"></a><span class="lineno"> 2296</span>&#160;  <span class="comment">/* Set the Capture Compare1 Register value */</span></div><div class="line"><a name="l02297"></a><span class="lineno"> 2297</span>&#160;  TIMx-&gt;<a class="code" href="struct_t_i_m___type_def.html#aa4bb22d5ee6b682984a00f078c6071fe">CCR1</a> = Compare1;</div><div class="line"><a name="l02298"></a><span class="lineno"> 2298</span>&#160;}</div><div class="line"><a name="l02299"></a><span class="lineno"> 2299</span>&#160;</div><div class="line"><a name="l02306"></a><span class="lineno"><a class="line" href="group___t_i_m___private___functions.html#ga0175ef4fabade443909002a63d4e9758"> 2306</a></span>&#160;<span class="keywordtype">void</span> <a class="code" href="agilefox_2library_2src_2stm32f10x__tim_8c.html#a45acec34cc0967864e51a4cdf9f94457">TIM_SetCompare2</a>(<a class="code" href="struct_t_i_m___type_def.html">TIM_TypeDef</a>* TIMx, <a class="code" href="_p_e___types_8h.html#a1f1825b69244eb3ad2c7165ddc99c956">uint16_t</a> Compare2)</div><div class="line"><a name="l02307"></a><span class="lineno"> 2307</span>&#160;{</div><div class="line"><a name="l02308"></a><span class="lineno"> 2308</span>&#160;  <span class="comment">/* Check the parameters */</span></div><div class="line"><a name="l02309"></a><span class="lineno"> 2309</span>&#160;  <a class="code" href="bsp_2boards_2agilefox_2configure_2stm32f10x__conf_8h.html#a631dea7b230e600555f979c62af1de21">assert_param</a>(<a class="code" href="group___t_i_m___exported__constants.html#ga99fabffbddc9ca930f80a4480daeecbe">IS_TIM_LIST6_PERIPH</a>(TIMx));</div><div class="line"><a name="l02310"></a><span class="lineno"> 2310</span>&#160;  <span class="comment">/* Set the Capture Compare2 Register value */</span></div><div class="line"><a name="l02311"></a><span class="lineno"> 2311</span>&#160;  TIMx-&gt;<a class="code" href="struct_t_i_m___type_def.html#ae237538fadf96b33df184c1c6b1abb83">CCR2</a> = Compare2;</div><div class="line"><a name="l02312"></a><span class="lineno"> 2312</span>&#160;}</div><div class="line"><a name="l02313"></a><span class="lineno"> 2313</span>&#160;</div><div class="line"><a name="l02320"></a><span class="lineno"><a class="line" href="group___t_i_m___private___functions.html#ga416df50f4223351e366ae40a4ec163ae"> 2320</a></span>&#160;<span class="keywordtype">void</span> <a class="code" href="agilefox_2library_2src_2stm32f10x__tim_8c.html#ae646fc198387123426d400e9d17fb4fa">TIM_SetCompare3</a>(<a class="code" href="struct_t_i_m___type_def.html">TIM_TypeDef</a>* TIMx, <a class="code" href="_p_e___types_8h.html#a1f1825b69244eb3ad2c7165ddc99c956">uint16_t</a> Compare3)</div><div class="line"><a name="l02321"></a><span class="lineno"> 2321</span>&#160;{</div><div class="line"><a name="l02322"></a><span class="lineno"> 2322</span>&#160;  <span class="comment">/* Check the parameters */</span></div><div class="line"><a name="l02323"></a><span class="lineno"> 2323</span>&#160;  <a class="code" href="bsp_2boards_2agilefox_2configure_2stm32f10x__conf_8h.html#a631dea7b230e600555f979c62af1de21">assert_param</a>(<a class="code" href="group___t_i_m___exported__constants.html#ga2d80541c542755ac3f2aca078bd98adb">IS_TIM_LIST3_PERIPH</a>(TIMx));</div><div class="line"><a name="l02324"></a><span class="lineno"> 2324</span>&#160;  <span class="comment">/* Set the Capture Compare3 Register value */</span></div><div class="line"><a name="l02325"></a><span class="lineno"> 2325</span>&#160;  TIMx-&gt;<a class="code" href="struct_t_i_m___type_def.html#a39be349da94c8a7513e932f3072f368b">CCR3</a> = Compare3;</div><div class="line"><a name="l02326"></a><span class="lineno"> 2326</span>&#160;}</div><div class="line"><a name="l02327"></a><span class="lineno"> 2327</span>&#160;</div><div class="line"><a name="l02334"></a><span class="lineno"><a class="line" href="group___t_i_m___private___functions.html#gaf428edf474804691d6f587e78c97a082"> 2334</a></span>&#160;<span class="keywordtype">void</span> <a class="code" href="agilefox_2library_2src_2stm32f10x__tim_8c.html#a1a2b18f149e3992df52e18c7e82b517b">TIM_SetCompare4</a>(<a class="code" href="struct_t_i_m___type_def.html">TIM_TypeDef</a>* TIMx, <a class="code" href="_p_e___types_8h.html#a1f1825b69244eb3ad2c7165ddc99c956">uint16_t</a> Compare4)</div><div class="line"><a name="l02335"></a><span class="lineno"> 2335</span>&#160;{</div><div class="line"><a name="l02336"></a><span class="lineno"> 2336</span>&#160;  <span class="comment">/* Check the parameters */</span></div><div class="line"><a name="l02337"></a><span class="lineno"> 2337</span>&#160;  <a class="code" href="bsp_2boards_2agilefox_2configure_2stm32f10x__conf_8h.html#a631dea7b230e600555f979c62af1de21">assert_param</a>(<a class="code" href="group___t_i_m___exported__constants.html#ga2d80541c542755ac3f2aca078bd98adb">IS_TIM_LIST3_PERIPH</a>(TIMx));</div><div class="line"><a name="l02338"></a><span class="lineno"> 2338</span>&#160;  <span class="comment">/* Set the Capture Compare4 Register value */</span></div><div class="line"><a name="l02339"></a><span class="lineno"> 2339</span>&#160;  TIMx-&gt;<a class="code" href="struct_t_i_m___type_def.html#a6f1c46967f373d536410446bf6ba5e5a">CCR4</a> = Compare4;</div><div class="line"><a name="l02340"></a><span class="lineno"> 2340</span>&#160;}</div><div class="line"><a name="l02341"></a><span class="lineno"> 2341</span>&#160;</div><div class="line"><a name="l02353"></a><span class="lineno"><a class="line" href="group___t_i_m___private___functions.html#gaf0f684dea88e222de9689d8ed0ca8805"> 2353</a></span>&#160;<span class="keywordtype">void</span> <a class="code" href="agilefox_2library_2src_2stm32f10x__tim_8c.html#ab7a8a7a17dbbb9f7cafe4a14ab5883a4">TIM_SetIC1Prescaler</a>(<a class="code" href="struct_t_i_m___type_def.html">TIM_TypeDef</a>* TIMx, <a class="code" href="_p_e___types_8h.html#a1f1825b69244eb3ad2c7165ddc99c956">uint16_t</a> TIM_ICPSC)</div><div class="line"><a name="l02354"></a><span class="lineno"> 2354</span>&#160;{</div><div class="line"><a name="l02355"></a><span class="lineno"> 2355</span>&#160;  <span class="comment">/* Check the parameters */</span></div><div class="line"><a name="l02356"></a><span class="lineno"> 2356</span>&#160;  <a class="code" href="bsp_2boards_2agilefox_2configure_2stm32f10x__conf_8h.html#a631dea7b230e600555f979c62af1de21">assert_param</a>(<a class="code" href="group___t_i_m___exported__constants.html#ga120d98895bd48d628028753212b68233">IS_TIM_LIST8_PERIPH</a>(TIMx));</div><div class="line"><a name="l02357"></a><span class="lineno"> 2357</span>&#160;  <a class="code" href="bsp_2boards_2agilefox_2configure_2stm32f10x__conf_8h.html#a631dea7b230e600555f979c62af1de21">assert_param</a>(<a class="code" href="agilefox_2library_2inc_2stm32f10x__tim_8h.html#a91d219d7a210eb0a4bb49d72bda6b321">IS_TIM_IC_PRESCALER</a>(TIM_ICPSC));</div><div class="line"><a name="l02358"></a><span class="lineno"> 2358</span>&#160;  <span class="comment">/* Reset the IC1PSC Bits */</span></div><div class="line"><a name="l02359"></a><span class="lineno"> 2359</span>&#160;  TIMx-&gt;<a class="code" href="struct_t_i_m___type_def.html#ad0588252dd82c3f5b640b38ee342b420">CCMR1</a> &amp;= (<a class="code" href="_p_e___types_8h.html#a1f1825b69244eb3ad2c7165ddc99c956">uint16_t</a>)~((<a class="code" href="_p_e___types_8h.html#a1f1825b69244eb3ad2c7165ddc99c956">uint16_t</a>)<a class="code" href="agilefox_2library_2inc_2stm32f10x__map_8h.html#ab46b7186665f5308cd2ca52acfb63e72">TIM_CCMR1_IC1PSC</a>);</div><div class="line"><a name="l02360"></a><span class="lineno"> 2360</span>&#160;  <span class="comment">/* Set the IC1PSC value */</span></div><div class="line"><a name="l02361"></a><span class="lineno"> 2361</span>&#160;  TIMx-&gt;<a class="code" href="struct_t_i_m___type_def.html#ad0588252dd82c3f5b640b38ee342b420">CCMR1</a> |= TIM_ICPSC;</div><div class="line"><a name="l02362"></a><span class="lineno"> 2362</span>&#160;}</div><div class="line"><a name="l02363"></a><span class="lineno"> 2363</span>&#160;</div><div class="line"><a name="l02375"></a><span class="lineno"><a class="line" href="group___t_i_m___private___functions.html#ga3cc4869b5fe73271808512c89322a325"> 2375</a></span>&#160;<span class="keywordtype">void</span> <a class="code" href="agilefox_2library_2src_2stm32f10x__tim_8c.html#a4d129af8043d59993c008568f70e93ab">TIM_SetIC2Prescaler</a>(<a class="code" href="struct_t_i_m___type_def.html">TIM_TypeDef</a>* TIMx, <a class="code" href="_p_e___types_8h.html#a1f1825b69244eb3ad2c7165ddc99c956">uint16_t</a> TIM_ICPSC)</div><div class="line"><a name="l02376"></a><span class="lineno"> 2376</span>&#160;{</div><div class="line"><a name="l02377"></a><span class="lineno"> 2377</span>&#160;  <span class="comment">/* Check the parameters */</span></div><div class="line"><a name="l02378"></a><span class="lineno"> 2378</span>&#160;  <a class="code" href="bsp_2boards_2agilefox_2configure_2stm32f10x__conf_8h.html#a631dea7b230e600555f979c62af1de21">assert_param</a>(<a class="code" href="group___t_i_m___exported__constants.html#ga99fabffbddc9ca930f80a4480daeecbe">IS_TIM_LIST6_PERIPH</a>(TIMx));</div><div class="line"><a name="l02379"></a><span class="lineno"> 2379</span>&#160;  <a class="code" href="bsp_2boards_2agilefox_2configure_2stm32f10x__conf_8h.html#a631dea7b230e600555f979c62af1de21">assert_param</a>(<a class="code" href="agilefox_2library_2inc_2stm32f10x__tim_8h.html#a91d219d7a210eb0a4bb49d72bda6b321">IS_TIM_IC_PRESCALER</a>(TIM_ICPSC));</div><div class="line"><a name="l02380"></a><span class="lineno"> 2380</span>&#160;  <span class="comment">/* Reset the IC2PSC Bits */</span></div><div class="line"><a name="l02381"></a><span class="lineno"> 2381</span>&#160;  TIMx-&gt;<a class="code" href="struct_t_i_m___type_def.html#ad0588252dd82c3f5b640b38ee342b420">CCMR1</a> &amp;= (<a class="code" href="_p_e___types_8h.html#a1f1825b69244eb3ad2c7165ddc99c956">uint16_t</a>)~((<a class="code" href="_p_e___types_8h.html#a1f1825b69244eb3ad2c7165ddc99c956">uint16_t</a>)<a class="code" href="agilefox_2library_2inc_2stm32f10x__map_8h.html#a5e8e704f9ce5742f45e15e3b3126aa9d">TIM_CCMR1_IC2PSC</a>);</div><div class="line"><a name="l02382"></a><span class="lineno"> 2382</span>&#160;  <span class="comment">/* Set the IC2PSC value */</span></div><div class="line"><a name="l02383"></a><span class="lineno"> 2383</span>&#160;  TIMx-&gt;<a class="code" href="struct_t_i_m___type_def.html#ad0588252dd82c3f5b640b38ee342b420">CCMR1</a> |= (<a class="code" href="_p_e___types_8h.html#a1f1825b69244eb3ad2c7165ddc99c956">uint16_t</a>)(TIM_ICPSC &lt;&lt; 8);</div><div class="line"><a name="l02384"></a><span class="lineno"> 2384</span>&#160;}</div><div class="line"><a name="l02385"></a><span class="lineno"> 2385</span>&#160;</div><div class="line"><a name="l02397"></a><span class="lineno"><a class="line" href="group___t_i_m___private___functions.html#ga76f906383b8132ebe00dffadb70cf7f9"> 2397</a></span>&#160;<span class="keywordtype">void</span> <a class="code" href="agilefox_2library_2src_2stm32f10x__tim_8c.html#a6e0105e34ca4cb8d4128e121d4a7f31c">TIM_SetIC3Prescaler</a>(<a class="code" href="struct_t_i_m___type_def.html">TIM_TypeDef</a>* TIMx, <a class="code" href="_p_e___types_8h.html#a1f1825b69244eb3ad2c7165ddc99c956">uint16_t</a> TIM_ICPSC)</div><div class="line"><a name="l02398"></a><span class="lineno"> 2398</span>&#160;{</div><div class="line"><a name="l02399"></a><span class="lineno"> 2399</span>&#160;  <span class="comment">/* Check the parameters */</span></div><div class="line"><a name="l02400"></a><span class="lineno"> 2400</span>&#160;  <a class="code" href="bsp_2boards_2agilefox_2configure_2stm32f10x__conf_8h.html#a631dea7b230e600555f979c62af1de21">assert_param</a>(<a class="code" href="group___t_i_m___exported__constants.html#ga2d80541c542755ac3f2aca078bd98adb">IS_TIM_LIST3_PERIPH</a>(TIMx));</div><div class="line"><a name="l02401"></a><span class="lineno"> 2401</span>&#160;  <a class="code" href="bsp_2boards_2agilefox_2configure_2stm32f10x__conf_8h.html#a631dea7b230e600555f979c62af1de21">assert_param</a>(<a class="code" href="agilefox_2library_2inc_2stm32f10x__tim_8h.html#a91d219d7a210eb0a4bb49d72bda6b321">IS_TIM_IC_PRESCALER</a>(TIM_ICPSC));</div><div class="line"><a name="l02402"></a><span class="lineno"> 2402</span>&#160;  <span class="comment">/* Reset the IC3PSC Bits */</span></div><div class="line"><a name="l02403"></a><span class="lineno"> 2403</span>&#160;  TIMx-&gt;<a class="code" href="struct_t_i_m___type_def.html#a2dee82a7b37cbb2c0e58b3b67a88b0a7">CCMR2</a> &amp;= (<a class="code" href="_p_e___types_8h.html#a1f1825b69244eb3ad2c7165ddc99c956">uint16_t</a>)~((<a class="code" href="_p_e___types_8h.html#a1f1825b69244eb3ad2c7165ddc99c956">uint16_t</a>)<a class="code" href="agilefox_2library_2inc_2stm32f10x__map_8h.html#afc3d11f2e968752bc9ec7131c986c3a6">TIM_CCMR2_IC3PSC</a>);</div><div class="line"><a name="l02404"></a><span class="lineno"> 2404</span>&#160;  <span class="comment">/* Set the IC3PSC value */</span></div><div class="line"><a name="l02405"></a><span class="lineno"> 2405</span>&#160;  TIMx-&gt;<a class="code" href="struct_t_i_m___type_def.html#a2dee82a7b37cbb2c0e58b3b67a88b0a7">CCMR2</a> |= TIM_ICPSC;</div><div class="line"><a name="l02406"></a><span class="lineno"> 2406</span>&#160;}</div><div class="line"><a name="l02407"></a><span class="lineno"> 2407</span>&#160;</div><div class="line"><a name="l02419"></a><span class="lineno"><a class="line" href="group___t_i_m___private___functions.html#ga0f2c784271356d6b64b8c0da64dbdbc2"> 2419</a></span>&#160;<span class="keywordtype">void</span> <a class="code" href="agilefox_2library_2src_2stm32f10x__tim_8c.html#a7ab03cac37efa31da6bfb4c9c9c68498">TIM_SetIC4Prescaler</a>(<a class="code" href="struct_t_i_m___type_def.html">TIM_TypeDef</a>* TIMx, <a class="code" href="_p_e___types_8h.html#a1f1825b69244eb3ad2c7165ddc99c956">uint16_t</a> TIM_ICPSC)</div><div class="line"><a name="l02420"></a><span class="lineno"> 2420</span>&#160;{  </div><div class="line"><a name="l02421"></a><span class="lineno"> 2421</span>&#160;  <span class="comment">/* Check the parameters */</span></div><div class="line"><a name="l02422"></a><span class="lineno"> 2422</span>&#160;  <a class="code" href="bsp_2boards_2agilefox_2configure_2stm32f10x__conf_8h.html#a631dea7b230e600555f979c62af1de21">assert_param</a>(<a class="code" href="group___t_i_m___exported__constants.html#ga2d80541c542755ac3f2aca078bd98adb">IS_TIM_LIST3_PERIPH</a>(TIMx));</div><div class="line"><a name="l02423"></a><span class="lineno"> 2423</span>&#160;  <a class="code" href="bsp_2boards_2agilefox_2configure_2stm32f10x__conf_8h.html#a631dea7b230e600555f979c62af1de21">assert_param</a>(<a class="code" href="agilefox_2library_2inc_2stm32f10x__tim_8h.html#a91d219d7a210eb0a4bb49d72bda6b321">IS_TIM_IC_PRESCALER</a>(TIM_ICPSC));</div><div class="line"><a name="l02424"></a><span class="lineno"> 2424</span>&#160;  <span class="comment">/* Reset the IC4PSC Bits */</span></div><div class="line"><a name="l02425"></a><span class="lineno"> 2425</span>&#160;  TIMx-&gt;<a class="code" href="struct_t_i_m___type_def.html#a2dee82a7b37cbb2c0e58b3b67a88b0a7">CCMR2</a> &amp;= (<a class="code" href="_p_e___types_8h.html#a1f1825b69244eb3ad2c7165ddc99c956">uint16_t</a>)~((<a class="code" href="_p_e___types_8h.html#a1f1825b69244eb3ad2c7165ddc99c956">uint16_t</a>)<a class="code" href="agilefox_2library_2inc_2stm32f10x__map_8h.html#a6fd7591e2de10272f7fafb08cdd1b7b0">TIM_CCMR2_IC4PSC</a>);</div><div class="line"><a name="l02426"></a><span class="lineno"> 2426</span>&#160;  <span class="comment">/* Set the IC4PSC value */</span></div><div class="line"><a name="l02427"></a><span class="lineno"> 2427</span>&#160;  TIMx-&gt;<a class="code" href="struct_t_i_m___type_def.html#a2dee82a7b37cbb2c0e58b3b67a88b0a7">CCMR2</a> |= (<a class="code" href="_p_e___types_8h.html#a1f1825b69244eb3ad2c7165ddc99c956">uint16_t</a>)(TIM_ICPSC &lt;&lt; 8);</div><div class="line"><a name="l02428"></a><span class="lineno"> 2428</span>&#160;}</div><div class="line"><a name="l02429"></a><span class="lineno"> 2429</span>&#160;</div><div class="line"><a name="l02441"></a><span class="lineno"><a class="line" href="group___t_i_m___private___functions.html#ga20ef804dc32c723662d11ee7da3baab2"> 2441</a></span>&#160;<span class="keywordtype">void</span> <a class="code" href="agilefox_2library_2src_2stm32f10x__tim_8c.html#aea2d92475510376e3f5ef1cb6bb2aaaa">TIM_SetClockDivision</a>(<a class="code" href="struct_t_i_m___type_def.html">TIM_TypeDef</a>* TIMx, <a class="code" href="_p_e___types_8h.html#a1f1825b69244eb3ad2c7165ddc99c956">uint16_t</a> TIM_CKD)</div><div class="line"><a name="l02442"></a><span class="lineno"> 2442</span>&#160;{</div><div class="line"><a name="l02443"></a><span class="lineno"> 2443</span>&#160;  <span class="comment">/* Check the parameters */</span></div><div class="line"><a name="l02444"></a><span class="lineno"> 2444</span>&#160;  <a class="code" href="bsp_2boards_2agilefox_2configure_2stm32f10x__conf_8h.html#a631dea7b230e600555f979c62af1de21">assert_param</a>(<a class="code" href="group___t_i_m___exported__constants.html#ga120d98895bd48d628028753212b68233">IS_TIM_LIST8_PERIPH</a>(TIMx));</div><div class="line"><a name="l02445"></a><span class="lineno"> 2445</span>&#160;  <a class="code" href="bsp_2boards_2agilefox_2configure_2stm32f10x__conf_8h.html#a631dea7b230e600555f979c62af1de21">assert_param</a>(<a class="code" href="agilefox_2library_2inc_2stm32f10x__tim_8h.html#a9298ec9ad2d578a4c54e6c0dd4c03946">IS_TIM_CKD_DIV</a>(TIM_CKD));</div><div class="line"><a name="l02446"></a><span class="lineno"> 2446</span>&#160;  <span class="comment">/* Reset the CKD Bits */</span></div><div class="line"><a name="l02447"></a><span class="lineno"> 2447</span>&#160;  TIMx-&gt;<a class="code" href="struct_t_i_m___type_def.html#aa6d6b145c88b7fab2f582c4ac7e25f10">CR1</a> &amp;= (<a class="code" href="_p_e___types_8h.html#a1f1825b69244eb3ad2c7165ddc99c956">uint16_t</a>)~((<a class="code" href="_p_e___types_8h.html#a1f1825b69244eb3ad2c7165ddc99c956">uint16_t</a>)<a class="code" href="agilefox_2library_2inc_2stm32f10x__map_8h.html#acacc4ff7e5b75fd2e4e6b672ccd33a72">TIM_CR1_CKD</a>);</div><div class="line"><a name="l02448"></a><span class="lineno"> 2448</span>&#160;  <span class="comment">/* Set the CKD value */</span></div><div class="line"><a name="l02449"></a><span class="lineno"> 2449</span>&#160;  TIMx-&gt;<a class="code" href="struct_t_i_m___type_def.html#aa6d6b145c88b7fab2f582c4ac7e25f10">CR1</a> |= TIM_CKD;</div><div class="line"><a name="l02450"></a><span class="lineno"> 2450</span>&#160;}</div><div class="line"><a name="l02451"></a><span class="lineno"> 2451</span>&#160;</div><div class="line"><a name="l02457"></a><span class="lineno"><a class="line" href="group___t_i_m___private___functions.html#ga29eb9f7151ceea94c3988539a5ee91cf"> 2457</a></span>&#160;<a class="code" href="_p_e___types_8h.html#a1f1825b69244eb3ad2c7165ddc99c956">uint16_t</a> <a class="code" href="group___t_i_m___exported___functions.html#ga29eb9f7151ceea94c3988539a5ee91cf">TIM_GetCapture1</a>(<a class="code" href="struct_t_i_m___type_def.html">TIM_TypeDef</a>* TIMx)</div><div class="line"><a name="l02458"></a><span class="lineno"> 2458</span>&#160;{</div><div class="line"><a name="l02459"></a><span class="lineno"> 2459</span>&#160;  <span class="comment">/* Check the parameters */</span></div><div class="line"><a name="l02460"></a><span class="lineno"> 2460</span>&#160;  <a class="code" href="bsp_2boards_2agilefox_2configure_2stm32f10x__conf_8h.html#a631dea7b230e600555f979c62af1de21">assert_param</a>(<a class="code" href="group___t_i_m___exported__constants.html#ga120d98895bd48d628028753212b68233">IS_TIM_LIST8_PERIPH</a>(TIMx));</div><div class="line"><a name="l02461"></a><span class="lineno"> 2461</span>&#160;  <span class="comment">/* Get the Capture 1 Register value */</span></div><div class="line"><a name="l02462"></a><span class="lineno"> 2462</span>&#160;  <span class="keywordflow">return</span> TIMx-&gt;<a class="code" href="struct_t_i_m___type_def.html#aa4bb22d5ee6b682984a00f078c6071fe">CCR1</a>;</div><div class="line"><a name="l02463"></a><span class="lineno"> 2463</span>&#160;}</div><div class="line"><a name="l02464"></a><span class="lineno"> 2464</span>&#160;</div><div class="line"><a name="l02470"></a><span class="lineno"><a class="line" href="group___t_i_m___private___functions.html#ga437fcf00ee9d0a9df9150cc120efc5ad"> 2470</a></span>&#160;<a class="code" href="_p_e___types_8h.html#a1f1825b69244eb3ad2c7165ddc99c956">uint16_t</a> <a class="code" href="group___t_i_m___exported___functions.html#ga437fcf00ee9d0a9df9150cc120efc5ad">TIM_GetCapture2</a>(<a class="code" href="struct_t_i_m___type_def.html">TIM_TypeDef</a>* TIMx)</div><div class="line"><a name="l02471"></a><span class="lineno"> 2471</span>&#160;{</div><div class="line"><a name="l02472"></a><span class="lineno"> 2472</span>&#160;  <span class="comment">/* Check the parameters */</span></div><div class="line"><a name="l02473"></a><span class="lineno"> 2473</span>&#160;  <a class="code" href="bsp_2boards_2agilefox_2configure_2stm32f10x__conf_8h.html#a631dea7b230e600555f979c62af1de21">assert_param</a>(<a class="code" href="group___t_i_m___exported__constants.html#ga99fabffbddc9ca930f80a4480daeecbe">IS_TIM_LIST6_PERIPH</a>(TIMx));</div><div class="line"><a name="l02474"></a><span class="lineno"> 2474</span>&#160;  <span class="comment">/* Get the Capture 2 Register value */</span></div><div class="line"><a name="l02475"></a><span class="lineno"> 2475</span>&#160;  <span class="keywordflow">return</span> TIMx-&gt;<a class="code" href="struct_t_i_m___type_def.html#ae237538fadf96b33df184c1c6b1abb83">CCR2</a>;</div><div class="line"><a name="l02476"></a><span class="lineno"> 2476</span>&#160;}</div><div class="line"><a name="l02477"></a><span class="lineno"> 2477</span>&#160;</div><div class="line"><a name="l02483"></a><span class="lineno"><a class="line" href="group___t_i_m___private___functions.html#gab71d1d3d8a15f3be9e74dca51fcca5fa"> 2483</a></span>&#160;<a class="code" href="_p_e___types_8h.html#a1f1825b69244eb3ad2c7165ddc99c956">uint16_t</a> <a class="code" href="group___t_i_m___exported___functions.html#gab71d1d3d8a15f3be9e74dca51fcca5fa">TIM_GetCapture3</a>(<a class="code" href="struct_t_i_m___type_def.html">TIM_TypeDef</a>* TIMx)</div><div class="line"><a name="l02484"></a><span class="lineno"> 2484</span>&#160;{</div><div class="line"><a name="l02485"></a><span class="lineno"> 2485</span>&#160;  <span class="comment">/* Check the parameters */</span></div><div class="line"><a name="l02486"></a><span class="lineno"> 2486</span>&#160;  <a class="code" href="bsp_2boards_2agilefox_2configure_2stm32f10x__conf_8h.html#a631dea7b230e600555f979c62af1de21">assert_param</a>(<a class="code" href="group___t_i_m___exported__constants.html#ga2d80541c542755ac3f2aca078bd98adb">IS_TIM_LIST3_PERIPH</a>(TIMx)); </div><div class="line"><a name="l02487"></a><span class="lineno"> 2487</span>&#160;  <span class="comment">/* Get the Capture 3 Register value */</span></div><div class="line"><a name="l02488"></a><span class="lineno"> 2488</span>&#160;  <span class="keywordflow">return</span> TIMx-&gt;<a class="code" href="struct_t_i_m___type_def.html#a39be349da94c8a7513e932f3072f368b">CCR3</a>;</div><div class="line"><a name="l02489"></a><span class="lineno"> 2489</span>&#160;}</div><div class="line"><a name="l02490"></a><span class="lineno"> 2490</span>&#160;</div><div class="line"><a name="l02496"></a><span class="lineno"><a class="line" href="group___t_i_m___private___functions.html#ga09049af04c8345849c6f82ccfae242a6"> 2496</a></span>&#160;<a class="code" href="_p_e___types_8h.html#a1f1825b69244eb3ad2c7165ddc99c956">uint16_t</a> <a class="code" href="group___t_i_m___exported___functions.html#ga09049af04c8345849c6f82ccfae242a6">TIM_GetCapture4</a>(<a class="code" href="struct_t_i_m___type_def.html">TIM_TypeDef</a>* TIMx)</div><div class="line"><a name="l02497"></a><span class="lineno"> 2497</span>&#160;{</div><div class="line"><a name="l02498"></a><span class="lineno"> 2498</span>&#160;  <span class="comment">/* Check the parameters */</span></div><div class="line"><a name="l02499"></a><span class="lineno"> 2499</span>&#160;  <a class="code" href="bsp_2boards_2agilefox_2configure_2stm32f10x__conf_8h.html#a631dea7b230e600555f979c62af1de21">assert_param</a>(<a class="code" href="group___t_i_m___exported__constants.html#ga2d80541c542755ac3f2aca078bd98adb">IS_TIM_LIST3_PERIPH</a>(TIMx));</div><div class="line"><a name="l02500"></a><span class="lineno"> 2500</span>&#160;  <span class="comment">/* Get the Capture 4 Register value */</span></div><div class="line"><a name="l02501"></a><span class="lineno"> 2501</span>&#160;  <span class="keywordflow">return</span> TIMx-&gt;<a class="code" href="struct_t_i_m___type_def.html#a6f1c46967f373d536410446bf6ba5e5a">CCR4</a>;</div><div class="line"><a name="l02502"></a><span class="lineno"> 2502</span>&#160;}</div><div class="line"><a name="l02503"></a><span class="lineno"> 2503</span>&#160;</div><div class="line"><a name="l02509"></a><span class="lineno"><a class="line" href="group___t_i_m___private___functions.html#gab6826b144ae70e206f51ae8af5318a93"> 2509</a></span>&#160;<a class="code" href="_p_e___types_8h.html#a1f1825b69244eb3ad2c7165ddc99c956">uint16_t</a> <a class="code" href="group___t_i_m___exported___functions.html#gab6826b144ae70e206f51ae8af5318a93">TIM_GetCounter</a>(<a class="code" href="struct_t_i_m___type_def.html">TIM_TypeDef</a>* TIMx)</div><div class="line"><a name="l02510"></a><span class="lineno"> 2510</span>&#160;{</div><div class="line"><a name="l02511"></a><span class="lineno"> 2511</span>&#160;  <span class="comment">/* Check the parameters */</span></div><div class="line"><a name="l02512"></a><span class="lineno"> 2512</span>&#160;  <a class="code" href="bsp_2boards_2agilefox_2configure_2stm32f10x__conf_8h.html#a631dea7b230e600555f979c62af1de21">assert_param</a>(<a class="code" href="agilefox_2library_2inc_2stm32f10x__tim_8h.html#a71710da28a59c007a1d2ddee18a5ffcc">IS_TIM_ALL_PERIPH</a>(TIMx));</div><div class="line"><a name="l02513"></a><span class="lineno"> 2513</span>&#160;  <span class="comment">/* Get the Counter Register value */</span></div><div class="line"><a name="l02514"></a><span class="lineno"> 2514</span>&#160;  <span class="keywordflow">return</span> TIMx-&gt;<a class="code" href="struct_t_i_m___type_def.html#a2f8bd9eb0cb551cf789ff6f4d49fab61">CNT</a>;</div><div class="line"><a name="l02515"></a><span class="lineno"> 2515</span>&#160;}</div><div class="line"><a name="l02516"></a><span class="lineno"> 2516</span>&#160;</div><div class="line"><a name="l02522"></a><span class="lineno"><a class="line" href="group___t_i_m___private___functions.html#ga427eb6e533480e02a27cd0ca876183d6"> 2522</a></span>&#160;<a class="code" href="_p_e___types_8h.html#a1f1825b69244eb3ad2c7165ddc99c956">uint16_t</a> <a class="code" href="group___t_i_m___exported___functions.html#ga427eb6e533480e02a27cd0ca876183d6">TIM_GetPrescaler</a>(<a class="code" href="struct_t_i_m___type_def.html">TIM_TypeDef</a>* TIMx)</div><div class="line"><a name="l02523"></a><span class="lineno"> 2523</span>&#160;{</div><div class="line"><a name="l02524"></a><span class="lineno"> 2524</span>&#160;  <span class="comment">/* Check the parameters */</span></div><div class="line"><a name="l02525"></a><span class="lineno"> 2525</span>&#160;  <a class="code" href="bsp_2boards_2agilefox_2configure_2stm32f10x__conf_8h.html#a631dea7b230e600555f979c62af1de21">assert_param</a>(<a class="code" href="agilefox_2library_2inc_2stm32f10x__tim_8h.html#a71710da28a59c007a1d2ddee18a5ffcc">IS_TIM_ALL_PERIPH</a>(TIMx));</div><div class="line"><a name="l02526"></a><span class="lineno"> 2526</span>&#160;  <span class="comment">/* Get the Prescaler Register value */</span></div><div class="line"><a name="l02527"></a><span class="lineno"> 2527</span>&#160;  <span class="keywordflow">return</span> TIMx-&gt;<a class="code" href="struct_t_i_m___type_def.html#a495cd5d594339668f41abcc8fa57bd03">PSC</a>;</div><div class="line"><a name="l02528"></a><span class="lineno"> 2528</span>&#160;}</div><div class="line"><a name="l02529"></a><span class="lineno"> 2529</span>&#160;</div><div class="line"><a name="l02556"></a><span class="lineno"><a class="line" href="group___t_i_m___private___functions.html#ga0adcbbd5e838ec8642e7a9b80075f41f"> 2556</a></span>&#160;<a class="code" href="agilefox_2library_2inc_2stm32f10x__type_8h.html#a89136caac2e14c55151f527ac02daaff">FlagStatus</a> <a class="code" href="agilefox_2library_2src_2stm32f10x__tim_8c.html#af27ba3098f365ba121c47e4b8f563ffd">TIM_GetFlagStatus</a>(<a class="code" href="struct_t_i_m___type_def.html">TIM_TypeDef</a>* TIMx, <a class="code" href="_p_e___types_8h.html#a1f1825b69244eb3ad2c7165ddc99c956">uint16_t</a> TIM_FLAG)</div><div class="line"><a name="l02557"></a><span class="lineno"> 2557</span>&#160;{ </div><div class="line"><a name="l02558"></a><span class="lineno"> 2558</span>&#160;  <a class="code" href="agilefox_2library_2inc_2stm32f10x__type_8h.html#aacbd7ed539db0aacd973a0f6eca34074">ITStatus</a> bitstatus = <a class="code" href="_m_c13192__regs_8h.html#ab702106cf3b3e96750b6845ded4e0299">RESET</a>;  </div><div class="line"><a name="l02559"></a><span class="lineno"> 2559</span>&#160;  <span class="comment">/* Check the parameters */</span></div><div class="line"><a name="l02560"></a><span class="lineno"> 2560</span>&#160;  <a class="code" href="bsp_2boards_2agilefox_2configure_2stm32f10x__conf_8h.html#a631dea7b230e600555f979c62af1de21">assert_param</a>(<a class="code" href="agilefox_2library_2inc_2stm32f10x__tim_8h.html#a71710da28a59c007a1d2ddee18a5ffcc">IS_TIM_ALL_PERIPH</a>(TIMx));</div><div class="line"><a name="l02561"></a><span class="lineno"> 2561</span>&#160;  <a class="code" href="bsp_2boards_2agilefox_2configure_2stm32f10x__conf_8h.html#a631dea7b230e600555f979c62af1de21">assert_param</a>(<a class="code" href="agilefox_2library_2inc_2stm32f10x__tim_8h.html#a6406de8131ae53ee29740c3e8627b098">IS_TIM_GET_FLAG</a>(TIM_FLAG));</div><div class="line"><a name="l02562"></a><span class="lineno"> 2562</span>&#160;  </div><div class="line"><a name="l02563"></a><span class="lineno"> 2563</span>&#160;  <span class="keywordflow">if</span> ((TIMx-&gt;<a class="code" href="struct_t_i_m___type_def.html#a7fa587c76679f96d27c91953b1ae307f">SR</a> &amp; TIM_FLAG) != (<a class="code" href="_p_e___types_8h.html#a1f1825b69244eb3ad2c7165ddc99c956">uint16_t</a>)<a class="code" href="_m_c13192__regs_8h.html#ab702106cf3b3e96750b6845ded4e0299">RESET</a>)</div><div class="line"><a name="l02564"></a><span class="lineno"> 2564</span>&#160;  {</div><div class="line"><a name="l02565"></a><span class="lineno"> 2565</span>&#160;    bitstatus = <a class="code" href="group___l_p_c___types___public___types.html#gga89136caac2e14c55151f527ac02daaffab44c8101cc294c074709ec1b14211792">SET</a>;</div><div class="line"><a name="l02566"></a><span class="lineno"> 2566</span>&#160;  }</div><div class="line"><a name="l02567"></a><span class="lineno"> 2567</span>&#160;  <span class="keywordflow">else</span></div><div class="line"><a name="l02568"></a><span class="lineno"> 2568</span>&#160;  {</div><div class="line"><a name="l02569"></a><span class="lineno"> 2569</span>&#160;    bitstatus = <a class="code" href="_m_c13192__regs_8h.html#ab702106cf3b3e96750b6845ded4e0299">RESET</a>;</div><div class="line"><a name="l02570"></a><span class="lineno"> 2570</span>&#160;  }</div><div class="line"><a name="l02571"></a><span class="lineno"> 2571</span>&#160;  <span class="keywordflow">return</span> bitstatus;</div><div class="line"><a name="l02572"></a><span class="lineno"> 2572</span>&#160;}</div><div class="line"><a name="l02573"></a><span class="lineno"> 2573</span>&#160;</div><div class="line"><a name="l02600"></a><span class="lineno"><a class="line" href="group___t_i_m___private___functions.html#ga46568c7b254941dc53e785342d60baf3"> 2600</a></span>&#160;<span class="keywordtype">void</span> <a class="code" href="agilefox_2library_2src_2stm32f10x__tim_8c.html#a3991326f06129117cf68ae147abbce2e">TIM_ClearFlag</a>(<a class="code" href="struct_t_i_m___type_def.html">TIM_TypeDef</a>* TIMx, <a class="code" href="_p_e___types_8h.html#a1f1825b69244eb3ad2c7165ddc99c956">uint16_t</a> TIM_FLAG)</div><div class="line"><a name="l02601"></a><span class="lineno"> 2601</span>&#160;{  </div><div class="line"><a name="l02602"></a><span class="lineno"> 2602</span>&#160;  <span class="comment">/* Check the parameters */</span></div><div class="line"><a name="l02603"></a><span class="lineno"> 2603</span>&#160;  <a class="code" href="bsp_2boards_2agilefox_2configure_2stm32f10x__conf_8h.html#a631dea7b230e600555f979c62af1de21">assert_param</a>(<a class="code" href="agilefox_2library_2inc_2stm32f10x__tim_8h.html#a71710da28a59c007a1d2ddee18a5ffcc">IS_TIM_ALL_PERIPH</a>(TIMx));</div><div class="line"><a name="l02604"></a><span class="lineno"> 2604</span>&#160;  <a class="code" href="bsp_2boards_2agilefox_2configure_2stm32f10x__conf_8h.html#a631dea7b230e600555f979c62af1de21">assert_param</a>(<a class="code" href="agilefox_2library_2inc_2stm32f10x__tim_8h.html#af6f9b278c2fa4f05d5a6e0f4b9424e8f">IS_TIM_CLEAR_FLAG</a>(TIM_FLAG));</div><div class="line"><a name="l02605"></a><span class="lineno"> 2605</span>&#160;   </div><div class="line"><a name="l02606"></a><span class="lineno"> 2606</span>&#160;  <span class="comment">/* Clear the flags */</span></div><div class="line"><a name="l02607"></a><span class="lineno"> 2607</span>&#160;  TIMx-&gt;<a class="code" href="struct_t_i_m___type_def.html#a7fa587c76679f96d27c91953b1ae307f">SR</a> = (<a class="code" href="_p_e___types_8h.html#a1f1825b69244eb3ad2c7165ddc99c956">uint16_t</a>)~TIM_FLAG;</div><div class="line"><a name="l02608"></a><span class="lineno"> 2608</span>&#160;}</div><div class="line"><a name="l02609"></a><span class="lineno"> 2609</span>&#160;</div><div class="line"><a name="l02632"></a><span class="lineno"><a class="line" href="group___t_i_m___private___functions.html#ga0827a0b411707304f76d33050727c24d"> 2632</a></span>&#160;<a class="code" href="agilefox_2library_2inc_2stm32f10x__type_8h.html#aacbd7ed539db0aacd973a0f6eca34074">ITStatus</a> <a class="code" href="agilefox_2library_2src_2stm32f10x__tim_8c.html#a3944563cf9eb8613bb907489dd76cca1">TIM_GetITStatus</a>(<a class="code" href="struct_t_i_m___type_def.html">TIM_TypeDef</a>* TIMx, <a class="code" href="_p_e___types_8h.html#a1f1825b69244eb3ad2c7165ddc99c956">uint16_t</a> TIM_IT)</div><div class="line"><a name="l02633"></a><span class="lineno"> 2633</span>&#160;{</div><div class="line"><a name="l02634"></a><span class="lineno"> 2634</span>&#160;  <a class="code" href="agilefox_2library_2inc_2stm32f10x__type_8h.html#aacbd7ed539db0aacd973a0f6eca34074">ITStatus</a> bitstatus = <a class="code" href="_m_c13192__regs_8h.html#ab702106cf3b3e96750b6845ded4e0299">RESET</a>;  </div><div class="line"><a name="l02635"></a><span class="lineno"> 2635</span>&#160;  <a class="code" href="_p_e___types_8h.html#a1f1825b69244eb3ad2c7165ddc99c956">uint16_t</a> itstatus = 0x0, itenable = 0x0;</div><div class="line"><a name="l02636"></a><span class="lineno"> 2636</span>&#160;  <span class="comment">/* Check the parameters */</span></div><div class="line"><a name="l02637"></a><span class="lineno"> 2637</span>&#160;  <a class="code" href="bsp_2boards_2agilefox_2configure_2stm32f10x__conf_8h.html#a631dea7b230e600555f979c62af1de21">assert_param</a>(<a class="code" href="agilefox_2library_2inc_2stm32f10x__tim_8h.html#a71710da28a59c007a1d2ddee18a5ffcc">IS_TIM_ALL_PERIPH</a>(TIMx));</div><div class="line"><a name="l02638"></a><span class="lineno"> 2638</span>&#160;  <a class="code" href="bsp_2boards_2agilefox_2configure_2stm32f10x__conf_8h.html#a631dea7b230e600555f979c62af1de21">assert_param</a>(<a class="code" href="agilefox_2library_2inc_2stm32f10x__tim_8h.html#a38e9d740c8d4ed8fcaced73816c124e6">IS_TIM_GET_IT</a>(TIM_IT));</div><div class="line"><a name="l02639"></a><span class="lineno"> 2639</span>&#160;   </div><div class="line"><a name="l02640"></a><span class="lineno"> 2640</span>&#160;  itstatus = TIMx-&gt;<a class="code" href="struct_t_i_m___type_def.html#a7fa587c76679f96d27c91953b1ae307f">SR</a> &amp; TIM_IT;</div><div class="line"><a name="l02641"></a><span class="lineno"> 2641</span>&#160;  </div><div class="line"><a name="l02642"></a><span class="lineno"> 2642</span>&#160;  itenable = TIMx-&gt;<a class="code" href="struct_t_i_m___type_def.html#ad76da44dc338134b244f4fffb71e1608">DIER</a> &amp; TIM_IT;</div><div class="line"><a name="l02643"></a><span class="lineno"> 2643</span>&#160;  <span class="keywordflow">if</span> ((itstatus != (<a class="code" href="_p_e___types_8h.html#a1f1825b69244eb3ad2c7165ddc99c956">uint16_t</a>)<a class="code" href="_m_c13192__regs_8h.html#ab702106cf3b3e96750b6845ded4e0299">RESET</a>) &amp;&amp; (itenable != (<a class="code" href="_p_e___types_8h.html#a1f1825b69244eb3ad2c7165ddc99c956">uint16_t</a>)RESET))</div><div class="line"><a name="l02644"></a><span class="lineno"> 2644</span>&#160;  {</div><div class="line"><a name="l02645"></a><span class="lineno"> 2645</span>&#160;    bitstatus = <a class="code" href="group___l_p_c___types___public___types.html#gga89136caac2e14c55151f527ac02daaffab44c8101cc294c074709ec1b14211792">SET</a>;</div><div class="line"><a name="l02646"></a><span class="lineno"> 2646</span>&#160;  }</div><div class="line"><a name="l02647"></a><span class="lineno"> 2647</span>&#160;  <span class="keywordflow">else</span></div><div class="line"><a name="l02648"></a><span class="lineno"> 2648</span>&#160;  {</div><div class="line"><a name="l02649"></a><span class="lineno"> 2649</span>&#160;    bitstatus = <a class="code" href="_m_c13192__regs_8h.html#ab702106cf3b3e96750b6845ded4e0299">RESET</a>;</div><div class="line"><a name="l02650"></a><span class="lineno"> 2650</span>&#160;  }</div><div class="line"><a name="l02651"></a><span class="lineno"> 2651</span>&#160;  <span class="keywordflow">return</span> bitstatus;</div><div class="line"><a name="l02652"></a><span class="lineno"> 2652</span>&#160;}</div><div class="line"><a name="l02653"></a><span class="lineno"> 2653</span>&#160;</div><div class="line"><a name="l02676"></a><span class="lineno"><a class="line" href="group___t_i_m___private___functions.html#ga9eb1e95af71ed380f51a2c6d585cc5d6"> 2676</a></span>&#160;<span class="keywordtype">void</span> <a class="code" href="agilefox_2library_2src_2stm32f10x__tim_8c.html#aa214e1cbbb7287d332c47b4a9168f0e8">TIM_ClearITPendingBit</a>(<a class="code" href="struct_t_i_m___type_def.html">TIM_TypeDef</a>* TIMx, <a class="code" href="_p_e___types_8h.html#a1f1825b69244eb3ad2c7165ddc99c956">uint16_t</a> TIM_IT)</div><div class="line"><a name="l02677"></a><span class="lineno"> 2677</span>&#160;{</div><div class="line"><a name="l02678"></a><span class="lineno"> 2678</span>&#160;  <span class="comment">/* Check the parameters */</span></div><div class="line"><a name="l02679"></a><span class="lineno"> 2679</span>&#160;  <a class="code" href="bsp_2boards_2agilefox_2configure_2stm32f10x__conf_8h.html#a631dea7b230e600555f979c62af1de21">assert_param</a>(<a class="code" href="agilefox_2library_2inc_2stm32f10x__tim_8h.html#a71710da28a59c007a1d2ddee18a5ffcc">IS_TIM_ALL_PERIPH</a>(TIMx));</div><div class="line"><a name="l02680"></a><span class="lineno"> 2680</span>&#160;  <a class="code" href="bsp_2boards_2agilefox_2configure_2stm32f10x__conf_8h.html#a631dea7b230e600555f979c62af1de21">assert_param</a>(<a class="code" href="agilefox_2library_2inc_2stm32f10x__tim_8h.html#a14fce0f8dbe0925e45b415b34bd162c9">IS_TIM_IT</a>(TIM_IT));</div><div class="line"><a name="l02681"></a><span class="lineno"> 2681</span>&#160;  <span class="comment">/* Clear the IT pending Bit */</span></div><div class="line"><a name="l02682"></a><span class="lineno"> 2682</span>&#160;  TIMx-&gt;<a class="code" href="struct_t_i_m___type_def.html#a7fa587c76679f96d27c91953b1ae307f">SR</a> = (<a class="code" href="_p_e___types_8h.html#a1f1825b69244eb3ad2c7165ddc99c956">uint16_t</a>)~TIM_IT;</div><div class="line"><a name="l02683"></a><span class="lineno"> 2683</span>&#160;}</div><div class="line"><a name="l02684"></a><span class="lineno"> 2684</span>&#160;</div><div class="line"><a name="l02701"></a><span class="lineno"> 2701</span>&#160;<span class="keyword">static</span> <span class="keywordtype">void</span> TI1_Config(<a class="code" href="struct_t_i_m___type_def.html">TIM_TypeDef</a>* TIMx, <a class="code" href="_p_e___types_8h.html#a1f1825b69244eb3ad2c7165ddc99c956">uint16_t</a> TIM_ICPolarity, <a class="code" href="_p_e___types_8h.html#a1f1825b69244eb3ad2c7165ddc99c956">uint16_t</a> TIM_ICSelection,</div><div class="line"><a name="l02702"></a><span class="lineno"> 2702</span>&#160;                       <a class="code" href="_p_e___types_8h.html#a1f1825b69244eb3ad2c7165ddc99c956">uint16_t</a> TIM_ICFilter)</div><div class="line"><a name="l02703"></a><span class="lineno"> 2703</span>&#160;{</div><div class="line"><a name="l02704"></a><span class="lineno"> 2704</span>&#160;  <a class="code" href="_p_e___types_8h.html#a1f1825b69244eb3ad2c7165ddc99c956">uint16_t</a> tmpccmr1 = 0, tmpccer = 0;</div><div class="line"><a name="l02705"></a><span class="lineno"> 2705</span>&#160;  <span class="comment">/* Disable the Channel 1: Reset the CC1E Bit */</span></div><div class="line"><a name="l02706"></a><span class="lineno"> 2706</span>&#160;  TIMx-&gt;<a class="code" href="struct_t_i_m___type_def.html#a12aec3934b9abd3f1a8988c6930d7473">CCER</a> &amp;= (<a class="code" href="_p_e___types_8h.html#a1f1825b69244eb3ad2c7165ddc99c956">uint16_t</a>)~((<a class="code" href="_p_e___types_8h.html#a1f1825b69244eb3ad2c7165ddc99c956">uint16_t</a>)<a class="code" href="agilefox_2library_2inc_2stm32f10x__map_8h.html#a3f494b9881e7b97bb2d79f7ad4e79937">TIM_CCER_CC1E</a>);</div><div class="line"><a name="l02707"></a><span class="lineno"> 2707</span>&#160;  tmpccmr1 = TIMx-&gt;<a class="code" href="struct_t_i_m___type_def.html#ad0588252dd82c3f5b640b38ee342b420">CCMR1</a>;</div><div class="line"><a name="l02708"></a><span class="lineno"> 2708</span>&#160;  tmpccer = TIMx-&gt;<a class="code" href="struct_t_i_m___type_def.html#a12aec3934b9abd3f1a8988c6930d7473">CCER</a>;</div><div class="line"><a name="l02709"></a><span class="lineno"> 2709</span>&#160;  <span class="comment">/* Select the Input and set the filter */</span></div><div class="line"><a name="l02710"></a><span class="lineno"> 2710</span>&#160;  tmpccmr1 &amp;= (<a class="code" href="_p_e___types_8h.html#a1f1825b69244eb3ad2c7165ddc99c956">uint16_t</a>)(((<a class="code" href="_p_e___types_8h.html#a1f1825b69244eb3ad2c7165ddc99c956">uint16_t</a>)~((<a class="code" href="_p_e___types_8h.html#a1f1825b69244eb3ad2c7165ddc99c956">uint16_t</a>)<a class="code" href="agilefox_2library_2inc_2stm32f10x__map_8h.html#a95291df1eaf532c5c996d176648938eb">TIM_CCMR1_CC1S</a>)) &amp; ((<a class="code" href="_p_e___types_8h.html#a1f1825b69244eb3ad2c7165ddc99c956">uint16_t</a>)~((<a class="code" href="_p_e___types_8h.html#a1f1825b69244eb3ad2c7165ddc99c956">uint16_t</a>)<a class="code" href="agilefox_2library_2inc_2stm32f10x__map_8h.html#ab0ee123675d8b8f98b5a6eeeccf37912">TIM_CCMR1_IC1F</a>)));</div><div class="line"><a name="l02711"></a><span class="lineno"> 2711</span>&#160;  tmpccmr1 |= (<a class="code" href="_p_e___types_8h.html#a1f1825b69244eb3ad2c7165ddc99c956">uint16_t</a>)(TIM_ICSelection | (<a class="code" href="_p_e___types_8h.html#a1f1825b69244eb3ad2c7165ddc99c956">uint16_t</a>)(TIM_ICFilter &lt;&lt; (<a class="code" href="_p_e___types_8h.html#a1f1825b69244eb3ad2c7165ddc99c956">uint16_t</a>)4));</div><div class="line"><a name="l02712"></a><span class="lineno"> 2712</span>&#160;  </div><div class="line"><a name="l02713"></a><span class="lineno"> 2713</span>&#160;  <span class="keywordflow">if</span>((TIMx == <a class="code" href="group___peripheral__declaration.html#ga2e87451fea8dc9380056d3cfc5ed81fb">TIM1</a>) || (TIMx == <a class="code" href="group___peripheral__declaration.html#ga9a3660400b17735e91331f256095810e">TIM8</a>) || (TIMx == <a class="code" href="group___peripheral__declaration.html#ga3cfac9f2e43673f790f8668d48b4b92b">TIM2</a>) || (TIMx == <a class="code" href="group___peripheral__declaration.html#ga61ee4c391385607d7af432b63905fcc9">TIM3</a>) ||</div><div class="line"><a name="l02714"></a><span class="lineno"> 2714</span>&#160;     (TIMx == <a class="code" href="group___peripheral__declaration.html#ga91a09bad8bdc7a1cb3d85cf49c94c8ec">TIM4</a>) ||(TIMx == <a class="code" href="group___peripheral__declaration.html#ga5125ff6a23a2ed66e2e19bd196128c14">TIM5</a>))</div><div class="line"><a name="l02715"></a><span class="lineno"> 2715</span>&#160;  {</div><div class="line"><a name="l02716"></a><span class="lineno"> 2716</span>&#160;    <span class="comment">/* Select the Polarity and set the CC1E Bit */</span></div><div class="line"><a name="l02717"></a><span class="lineno"> 2717</span>&#160;    tmpccer &amp;= (<a class="code" href="_p_e___types_8h.html#a1f1825b69244eb3ad2c7165ddc99c956">uint16_t</a>)~((<a class="code" href="_p_e___types_8h.html#a1f1825b69244eb3ad2c7165ddc99c956">uint16_t</a>)(<a class="code" href="agilefox_2library_2inc_2stm32f10x__map_8h.html#a0ca0aedba14241caff739afb3c3ee291">TIM_CCER_CC1P</a>));</div><div class="line"><a name="l02718"></a><span class="lineno"> 2718</span>&#160;    tmpccer |= (<a class="code" href="_p_e___types_8h.html#a1f1825b69244eb3ad2c7165ddc99c956">uint16_t</a>)(TIM_ICPolarity | (<a class="code" href="_p_e___types_8h.html#a1f1825b69244eb3ad2c7165ddc99c956">uint16_t</a>)<a class="code" href="agilefox_2library_2inc_2stm32f10x__map_8h.html#a3f494b9881e7b97bb2d79f7ad4e79937">TIM_CCER_CC1E</a>);</div><div class="line"><a name="l02719"></a><span class="lineno"> 2719</span>&#160;  }</div><div class="line"><a name="l02720"></a><span class="lineno"> 2720</span>&#160;  <span class="keywordflow">else</span></div><div class="line"><a name="l02721"></a><span class="lineno"> 2721</span>&#160;  {</div><div class="line"><a name="l02722"></a><span class="lineno"> 2722</span>&#160;    <span class="comment">/* Select the Polarity and set the CC1E Bit */</span></div><div class="line"><a name="l02723"></a><span class="lineno"> 2723</span>&#160;    tmpccer &amp;= (<a class="code" href="_p_e___types_8h.html#a1f1825b69244eb3ad2c7165ddc99c956">uint16_t</a>)~((<a class="code" href="_p_e___types_8h.html#a1f1825b69244eb3ad2c7165ddc99c956">uint16_t</a>)(<a class="code" href="agilefox_2library_2inc_2stm32f10x__map_8h.html#a0ca0aedba14241caff739afb3c3ee291">TIM_CCER_CC1P</a> | <a class="code" href="agilefox_2library_2inc_2stm32f10x__map_8h.html#a403fc501d4d8de6cabee6b07acb81a36">TIM_CCER_CC1NP</a>));</div><div class="line"><a name="l02724"></a><span class="lineno"> 2724</span>&#160;    tmpccer |= (<a class="code" href="_p_e___types_8h.html#a1f1825b69244eb3ad2c7165ddc99c956">uint16_t</a>)(TIM_ICPolarity | (<a class="code" href="_p_e___types_8h.html#a1f1825b69244eb3ad2c7165ddc99c956">uint16_t</a>)<a class="code" href="agilefox_2library_2inc_2stm32f10x__map_8h.html#a3f494b9881e7b97bb2d79f7ad4e79937">TIM_CCER_CC1E</a>);</div><div class="line"><a name="l02725"></a><span class="lineno"> 2725</span>&#160;  }</div><div class="line"><a name="l02726"></a><span class="lineno"> 2726</span>&#160;</div><div class="line"><a name="l02727"></a><span class="lineno"> 2727</span>&#160;  <span class="comment">/* Write to TIMx CCMR1 and CCER registers */</span></div><div class="line"><a name="l02728"></a><span class="lineno"> 2728</span>&#160;  TIMx-&gt;<a class="code" href="struct_t_i_m___type_def.html#ad0588252dd82c3f5b640b38ee342b420">CCMR1</a> = tmpccmr1;</div><div class="line"><a name="l02729"></a><span class="lineno"> 2729</span>&#160;  TIMx-&gt;<a class="code" href="struct_t_i_m___type_def.html#a12aec3934b9abd3f1a8988c6930d7473">CCER</a> = tmpccer;</div><div class="line"><a name="l02730"></a><span class="lineno"> 2730</span>&#160;}</div><div class="line"><a name="l02731"></a><span class="lineno"> 2731</span>&#160;</div><div class="line"><a name="l02748"></a><span class="lineno"> 2748</span>&#160;<span class="keyword">static</span> <span class="keywordtype">void</span> TI2_Config(<a class="code" href="struct_t_i_m___type_def.html">TIM_TypeDef</a>* TIMx, <a class="code" href="_p_e___types_8h.html#a1f1825b69244eb3ad2c7165ddc99c956">uint16_t</a> TIM_ICPolarity, <a class="code" href="_p_e___types_8h.html#a1f1825b69244eb3ad2c7165ddc99c956">uint16_t</a> TIM_ICSelection,</div><div class="line"><a name="l02749"></a><span class="lineno"> 2749</span>&#160;                       <a class="code" href="_p_e___types_8h.html#a1f1825b69244eb3ad2c7165ddc99c956">uint16_t</a> TIM_ICFilter)</div><div class="line"><a name="l02750"></a><span class="lineno"> 2750</span>&#160;{</div><div class="line"><a name="l02751"></a><span class="lineno"> 2751</span>&#160;  <a class="code" href="_p_e___types_8h.html#a1f1825b69244eb3ad2c7165ddc99c956">uint16_t</a> tmpccmr1 = 0, tmpccer = 0, tmp = 0;</div><div class="line"><a name="l02752"></a><span class="lineno"> 2752</span>&#160;  <span class="comment">/* Disable the Channel 2: Reset the CC2E Bit */</span></div><div class="line"><a name="l02753"></a><span class="lineno"> 2753</span>&#160;  TIMx-&gt;<a class="code" href="struct_t_i_m___type_def.html#a12aec3934b9abd3f1a8988c6930d7473">CCER</a> &amp;= (<a class="code" href="_p_e___types_8h.html#a1f1825b69244eb3ad2c7165ddc99c956">uint16_t</a>)~((<a class="code" href="_p_e___types_8h.html#a1f1825b69244eb3ad2c7165ddc99c956">uint16_t</a>)<a class="code" href="agilefox_2library_2inc_2stm32f10x__map_8h.html#a76392a4d63674cd0db0a55762458f16c">TIM_CCER_CC2E</a>);</div><div class="line"><a name="l02754"></a><span class="lineno"> 2754</span>&#160;  tmpccmr1 = TIMx-&gt;<a class="code" href="struct_t_i_m___type_def.html#ad0588252dd82c3f5b640b38ee342b420">CCMR1</a>;</div><div class="line"><a name="l02755"></a><span class="lineno"> 2755</span>&#160;  tmpccer = TIMx-&gt;<a class="code" href="struct_t_i_m___type_def.html#a12aec3934b9abd3f1a8988c6930d7473">CCER</a>;</div><div class="line"><a name="l02756"></a><span class="lineno"> 2756</span>&#160;  tmp = (<a class="code" href="_p_e___types_8h.html#a1f1825b69244eb3ad2c7165ddc99c956">uint16_t</a>)(TIM_ICPolarity &lt;&lt; 4);</div><div class="line"><a name="l02757"></a><span class="lineno"> 2757</span>&#160;  <span class="comment">/* Select the Input and set the filter */</span></div><div class="line"><a name="l02758"></a><span class="lineno"> 2758</span>&#160;  tmpccmr1 &amp;= (<a class="code" href="_p_e___types_8h.html#a1f1825b69244eb3ad2c7165ddc99c956">uint16_t</a>)(((<a class="code" href="_p_e___types_8h.html#a1f1825b69244eb3ad2c7165ddc99c956">uint16_t</a>)~((<a class="code" href="_p_e___types_8h.html#a1f1825b69244eb3ad2c7165ddc99c956">uint16_t</a>)<a class="code" href="agilefox_2library_2inc_2stm32f10x__map_8h.html#acdb0986b78bea5b53ea61e4ddd667cbf">TIM_CCMR1_CC2S</a>)) &amp; ((<a class="code" href="_p_e___types_8h.html#a1f1825b69244eb3ad2c7165ddc99c956">uint16_t</a>)~((<a class="code" href="_p_e___types_8h.html#a1f1825b69244eb3ad2c7165ddc99c956">uint16_t</a>)<a class="code" href="agilefox_2library_2inc_2stm32f10x__map_8h.html#a2b942752d686c23323880ff576e7dffb">TIM_CCMR1_IC2F</a>)));</div><div class="line"><a name="l02759"></a><span class="lineno"> 2759</span>&#160;  tmpccmr1 |= (<a class="code" href="_p_e___types_8h.html#a1f1825b69244eb3ad2c7165ddc99c956">uint16_t</a>)(TIM_ICFilter &lt;&lt; 12);</div><div class="line"><a name="l02760"></a><span class="lineno"> 2760</span>&#160;  tmpccmr1 |= (<a class="code" href="_p_e___types_8h.html#a1f1825b69244eb3ad2c7165ddc99c956">uint16_t</a>)(TIM_ICSelection &lt;&lt; 8);</div><div class="line"><a name="l02761"></a><span class="lineno"> 2761</span>&#160;  </div><div class="line"><a name="l02762"></a><span class="lineno"> 2762</span>&#160;  <span class="keywordflow">if</span>((TIMx == <a class="code" href="group___peripheral__declaration.html#ga2e87451fea8dc9380056d3cfc5ed81fb">TIM1</a>) || (TIMx == <a class="code" href="group___peripheral__declaration.html#ga9a3660400b17735e91331f256095810e">TIM8</a>) || (TIMx == <a class="code" href="group___peripheral__declaration.html#ga3cfac9f2e43673f790f8668d48b4b92b">TIM2</a>) || (TIMx == <a class="code" href="group___peripheral__declaration.html#ga61ee4c391385607d7af432b63905fcc9">TIM3</a>) ||</div><div class="line"><a name="l02763"></a><span class="lineno"> 2763</span>&#160;     (TIMx == <a class="code" href="group___peripheral__declaration.html#ga91a09bad8bdc7a1cb3d85cf49c94c8ec">TIM4</a>) ||(TIMx == <a class="code" href="group___peripheral__declaration.html#ga5125ff6a23a2ed66e2e19bd196128c14">TIM5</a>))</div><div class="line"><a name="l02764"></a><span class="lineno"> 2764</span>&#160;  {</div><div class="line"><a name="l02765"></a><span class="lineno"> 2765</span>&#160;    <span class="comment">/* Select the Polarity and set the CC2E Bit */</span></div><div class="line"><a name="l02766"></a><span class="lineno"> 2766</span>&#160;    tmpccer &amp;= (<a class="code" href="_p_e___types_8h.html#a1f1825b69244eb3ad2c7165ddc99c956">uint16_t</a>)~((<a class="code" href="_p_e___types_8h.html#a1f1825b69244eb3ad2c7165ddc99c956">uint16_t</a>)(<a class="code" href="agilefox_2library_2inc_2stm32f10x__map_8h.html#a3136c6e776c6066509d298b6a9b34912">TIM_CCER_CC2P</a>));</div><div class="line"><a name="l02767"></a><span class="lineno"> 2767</span>&#160;    tmpccer |=  (<a class="code" href="_p_e___types_8h.html#a1f1825b69244eb3ad2c7165ddc99c956">uint16_t</a>)(tmp | (<a class="code" href="_p_e___types_8h.html#a1f1825b69244eb3ad2c7165ddc99c956">uint16_t</a>)<a class="code" href="agilefox_2library_2inc_2stm32f10x__map_8h.html#a76392a4d63674cd0db0a55762458f16c">TIM_CCER_CC2E</a>);</div><div class="line"><a name="l02768"></a><span class="lineno"> 2768</span>&#160;  }</div><div class="line"><a name="l02769"></a><span class="lineno"> 2769</span>&#160;  <span class="keywordflow">else</span></div><div class="line"><a name="l02770"></a><span class="lineno"> 2770</span>&#160;  {</div><div class="line"><a name="l02771"></a><span class="lineno"> 2771</span>&#160;    <span class="comment">/* Select the Polarity and set the CC2E Bit */</span></div><div class="line"><a name="l02772"></a><span class="lineno"> 2772</span>&#160;    tmpccer &amp;= (<a class="code" href="_p_e___types_8h.html#a1f1825b69244eb3ad2c7165ddc99c956">uint16_t</a>)~((<a class="code" href="_p_e___types_8h.html#a1f1825b69244eb3ad2c7165ddc99c956">uint16_t</a>)(<a class="code" href="agilefox_2library_2inc_2stm32f10x__map_8h.html#a3136c6e776c6066509d298b6a9b34912">TIM_CCER_CC2P</a> | <a class="code" href="agilefox_2library_2inc_2stm32f10x__map_8h.html#a387de559d8b16b16f3934fddd2aa969f">TIM_CCER_CC2NP</a>));</div><div class="line"><a name="l02773"></a><span class="lineno"> 2773</span>&#160;    tmpccer |= (<a class="code" href="_p_e___types_8h.html#a1f1825b69244eb3ad2c7165ddc99c956">uint16_t</a>)(TIM_ICPolarity | (<a class="code" href="_p_e___types_8h.html#a1f1825b69244eb3ad2c7165ddc99c956">uint16_t</a>)<a class="code" href="agilefox_2library_2inc_2stm32f10x__map_8h.html#a76392a4d63674cd0db0a55762458f16c">TIM_CCER_CC2E</a>);</div><div class="line"><a name="l02774"></a><span class="lineno"> 2774</span>&#160;  }</div><div class="line"><a name="l02775"></a><span class="lineno"> 2775</span>&#160;  </div><div class="line"><a name="l02776"></a><span class="lineno"> 2776</span>&#160;  <span class="comment">/* Write to TIMx CCMR1 and CCER registers */</span></div><div class="line"><a name="l02777"></a><span class="lineno"> 2777</span>&#160;  TIMx-&gt;<a class="code" href="struct_t_i_m___type_def.html#ad0588252dd82c3f5b640b38ee342b420">CCMR1</a> = tmpccmr1 ;</div><div class="line"><a name="l02778"></a><span class="lineno"> 2778</span>&#160;  TIMx-&gt;<a class="code" href="struct_t_i_m___type_def.html#a12aec3934b9abd3f1a8988c6930d7473">CCER</a> = tmpccer;</div><div class="line"><a name="l02779"></a><span class="lineno"> 2779</span>&#160;}</div><div class="line"><a name="l02780"></a><span class="lineno"> 2780</span>&#160;</div><div class="line"><a name="l02797"></a><span class="lineno"> 2797</span>&#160;<span class="keyword">static</span> <span class="keywordtype">void</span> TI3_Config(<a class="code" href="struct_t_i_m___type_def.html">TIM_TypeDef</a>* TIMx, <a class="code" href="_p_e___types_8h.html#a1f1825b69244eb3ad2c7165ddc99c956">uint16_t</a> TIM_ICPolarity, <a class="code" href="_p_e___types_8h.html#a1f1825b69244eb3ad2c7165ddc99c956">uint16_t</a> TIM_ICSelection,</div><div class="line"><a name="l02798"></a><span class="lineno"> 2798</span>&#160;                       <a class="code" href="_p_e___types_8h.html#a1f1825b69244eb3ad2c7165ddc99c956">uint16_t</a> TIM_ICFilter)</div><div class="line"><a name="l02799"></a><span class="lineno"> 2799</span>&#160;{</div><div class="line"><a name="l02800"></a><span class="lineno"> 2800</span>&#160;  <a class="code" href="_p_e___types_8h.html#a1f1825b69244eb3ad2c7165ddc99c956">uint16_t</a> tmpccmr2 = 0, tmpccer = 0, tmp = 0;</div><div class="line"><a name="l02801"></a><span class="lineno"> 2801</span>&#160;  <span class="comment">/* Disable the Channel 3: Reset the CC3E Bit */</span></div><div class="line"><a name="l02802"></a><span class="lineno"> 2802</span>&#160;  TIMx-&gt;<a class="code" href="struct_t_i_m___type_def.html#a12aec3934b9abd3f1a8988c6930d7473">CCER</a> &amp;= (<a class="code" href="_p_e___types_8h.html#a1f1825b69244eb3ad2c7165ddc99c956">uint16_t</a>)~((<a class="code" href="_p_e___types_8h.html#a1f1825b69244eb3ad2c7165ddc99c956">uint16_t</a>)<a class="code" href="agilefox_2library_2inc_2stm32f10x__map_8h.html#a1da114e666b61f09cf25f50cdaa7f81f">TIM_CCER_CC3E</a>);</div><div class="line"><a name="l02803"></a><span class="lineno"> 2803</span>&#160;  tmpccmr2 = TIMx-&gt;<a class="code" href="struct_t_i_m___type_def.html#a2dee82a7b37cbb2c0e58b3b67a88b0a7">CCMR2</a>;</div><div class="line"><a name="l02804"></a><span class="lineno"> 2804</span>&#160;  tmpccer = TIMx-&gt;<a class="code" href="struct_t_i_m___type_def.html#a12aec3934b9abd3f1a8988c6930d7473">CCER</a>;</div><div class="line"><a name="l02805"></a><span class="lineno"> 2805</span>&#160;  tmp = (<a class="code" href="_p_e___types_8h.html#a1f1825b69244eb3ad2c7165ddc99c956">uint16_t</a>)(TIM_ICPolarity &lt;&lt; 8);</div><div class="line"><a name="l02806"></a><span class="lineno"> 2806</span>&#160;  <span class="comment">/* Select the Input and set the filter */</span></div><div class="line"><a name="l02807"></a><span class="lineno"> 2807</span>&#160;  tmpccmr2 &amp;= (<a class="code" href="_p_e___types_8h.html#a1f1825b69244eb3ad2c7165ddc99c956">uint16_t</a>)(((<a class="code" href="_p_e___types_8h.html#a1f1825b69244eb3ad2c7165ddc99c956">uint16_t</a>)~((<a class="code" href="_p_e___types_8h.html#a1f1825b69244eb3ad2c7165ddc99c956">uint16_t</a>)<a class="code" href="agilefox_2library_2inc_2stm32f10x__map_8h.html#a2eabcc7e322b02c9c406b3ff70308260">TIM_CCMR2_CC3S</a>)) &amp; ((<a class="code" href="_p_e___types_8h.html#a1f1825b69244eb3ad2c7165ddc99c956">uint16_t</a>)~((<a class="code" href="_p_e___types_8h.html#a1f1825b69244eb3ad2c7165ddc99c956">uint16_t</a>)<a class="code" href="agilefox_2library_2inc_2stm32f10x__map_8h.html#ad218af6bd1de72891e1b85d582b766cd">TIM_CCMR2_IC3F</a>)));</div><div class="line"><a name="l02808"></a><span class="lineno"> 2808</span>&#160;  tmpccmr2 |= (<a class="code" href="_p_e___types_8h.html#a1f1825b69244eb3ad2c7165ddc99c956">uint16_t</a>)(TIM_ICSelection | (<a class="code" href="_p_e___types_8h.html#a1f1825b69244eb3ad2c7165ddc99c956">uint16_t</a>)(TIM_ICFilter &lt;&lt; (<a class="code" href="_p_e___types_8h.html#a1f1825b69244eb3ad2c7165ddc99c956">uint16_t</a>)4));</div><div class="line"><a name="l02809"></a><span class="lineno"> 2809</span>&#160;    </div><div class="line"><a name="l02810"></a><span class="lineno"> 2810</span>&#160;  <span class="keywordflow">if</span>((TIMx == <a class="code" href="group___peripheral__declaration.html#ga2e87451fea8dc9380056d3cfc5ed81fb">TIM1</a>) || (TIMx == <a class="code" href="group___peripheral__declaration.html#ga9a3660400b17735e91331f256095810e">TIM8</a>) || (TIMx == <a class="code" href="group___peripheral__declaration.html#ga3cfac9f2e43673f790f8668d48b4b92b">TIM2</a>) || (TIMx == <a class="code" href="group___peripheral__declaration.html#ga61ee4c391385607d7af432b63905fcc9">TIM3</a>) ||</div><div class="line"><a name="l02811"></a><span class="lineno"> 2811</span>&#160;     (TIMx == <a class="code" href="group___peripheral__declaration.html#ga91a09bad8bdc7a1cb3d85cf49c94c8ec">TIM4</a>) ||(TIMx == <a class="code" href="group___peripheral__declaration.html#ga5125ff6a23a2ed66e2e19bd196128c14">TIM5</a>))</div><div class="line"><a name="l02812"></a><span class="lineno"> 2812</span>&#160;  {</div><div class="line"><a name="l02813"></a><span class="lineno"> 2813</span>&#160;    <span class="comment">/* Select the Polarity and set the CC3E Bit */</span></div><div class="line"><a name="l02814"></a><span class="lineno"> 2814</span>&#160;    tmpccer &amp;= (<a class="code" href="_p_e___types_8h.html#a1f1825b69244eb3ad2c7165ddc99c956">uint16_t</a>)~((<a class="code" href="_p_e___types_8h.html#a1f1825b69244eb3ad2c7165ddc99c956">uint16_t</a>)(<a class="code" href="agilefox_2library_2inc_2stm32f10x__map_8h.html#a6220a5cd34c7a7a39e10c854aa00d2e5">TIM_CCER_CC3P</a>));</div><div class="line"><a name="l02815"></a><span class="lineno"> 2815</span>&#160;    tmpccer |= (<a class="code" href="_p_e___types_8h.html#a1f1825b69244eb3ad2c7165ddc99c956">uint16_t</a>)(tmp | (<a class="code" href="_p_e___types_8h.html#a1f1825b69244eb3ad2c7165ddc99c956">uint16_t</a>)<a class="code" href="agilefox_2library_2inc_2stm32f10x__map_8h.html#a1da114e666b61f09cf25f50cdaa7f81f">TIM_CCER_CC3E</a>);</div><div class="line"><a name="l02816"></a><span class="lineno"> 2816</span>&#160;  }</div><div class="line"><a name="l02817"></a><span class="lineno"> 2817</span>&#160;  <span class="keywordflow">else</span></div><div class="line"><a name="l02818"></a><span class="lineno"> 2818</span>&#160;  {</div><div class="line"><a name="l02819"></a><span class="lineno"> 2819</span>&#160;    <span class="comment">/* Select the Polarity and set the CC3E Bit */</span></div><div class="line"><a name="l02820"></a><span class="lineno"> 2820</span>&#160;    tmpccer &amp;= (<a class="code" href="_p_e___types_8h.html#a1f1825b69244eb3ad2c7165ddc99c956">uint16_t</a>)~((<a class="code" href="_p_e___types_8h.html#a1f1825b69244eb3ad2c7165ddc99c956">uint16_t</a>)(<a class="code" href="agilefox_2library_2inc_2stm32f10x__map_8h.html#a6220a5cd34c7a7a39e10c854aa00d2e5">TIM_CCER_CC3P</a> | <a class="code" href="agilefox_2library_2inc_2stm32f10x__map_8h.html#a4029686d3307111d3f9f4400e29e4521">TIM_CCER_CC3NP</a>));</div><div class="line"><a name="l02821"></a><span class="lineno"> 2821</span>&#160;    tmpccer |= (<a class="code" href="_p_e___types_8h.html#a1f1825b69244eb3ad2c7165ddc99c956">uint16_t</a>)(TIM_ICPolarity | (<a class="code" href="_p_e___types_8h.html#a1f1825b69244eb3ad2c7165ddc99c956">uint16_t</a>)<a class="code" href="agilefox_2library_2inc_2stm32f10x__map_8h.html#a1da114e666b61f09cf25f50cdaa7f81f">TIM_CCER_CC3E</a>);</div><div class="line"><a name="l02822"></a><span class="lineno"> 2822</span>&#160;  }</div><div class="line"><a name="l02823"></a><span class="lineno"> 2823</span>&#160;  </div><div class="line"><a name="l02824"></a><span class="lineno"> 2824</span>&#160;  <span class="comment">/* Write to TIMx CCMR2 and CCER registers */</span></div><div class="line"><a name="l02825"></a><span class="lineno"> 2825</span>&#160;  TIMx-&gt;<a class="code" href="struct_t_i_m___type_def.html#a2dee82a7b37cbb2c0e58b3b67a88b0a7">CCMR2</a> = tmpccmr2;</div><div class="line"><a name="l02826"></a><span class="lineno"> 2826</span>&#160;  TIMx-&gt;<a class="code" href="struct_t_i_m___type_def.html#a12aec3934b9abd3f1a8988c6930d7473">CCER</a> = tmpccer;</div><div class="line"><a name="l02827"></a><span class="lineno"> 2827</span>&#160;}</div><div class="line"><a name="l02828"></a><span class="lineno"> 2828</span>&#160;</div><div class="line"><a name="l02845"></a><span class="lineno"> 2845</span>&#160;<span class="keyword">static</span> <span class="keywordtype">void</span> TI4_Config(<a class="code" href="struct_t_i_m___type_def.html">TIM_TypeDef</a>* TIMx, <a class="code" href="_p_e___types_8h.html#a1f1825b69244eb3ad2c7165ddc99c956">uint16_t</a> TIM_ICPolarity, <a class="code" href="_p_e___types_8h.html#a1f1825b69244eb3ad2c7165ddc99c956">uint16_t</a> TIM_ICSelection,</div><div class="line"><a name="l02846"></a><span class="lineno"> 2846</span>&#160;                       <a class="code" href="_p_e___types_8h.html#a1f1825b69244eb3ad2c7165ddc99c956">uint16_t</a> TIM_ICFilter)</div><div class="line"><a name="l02847"></a><span class="lineno"> 2847</span>&#160;{</div><div class="line"><a name="l02848"></a><span class="lineno"> 2848</span>&#160;  <a class="code" href="_p_e___types_8h.html#a1f1825b69244eb3ad2c7165ddc99c956">uint16_t</a> tmpccmr2 = 0, tmpccer = 0, tmp = 0;</div><div class="line"><a name="l02849"></a><span class="lineno"> 2849</span>&#160;</div><div class="line"><a name="l02850"></a><span class="lineno"> 2850</span>&#160;   <span class="comment">/* Disable the Channel 4: Reset the CC4E Bit */</span></div><div class="line"><a name="l02851"></a><span class="lineno"> 2851</span>&#160;  TIMx-&gt;<a class="code" href="struct_t_i_m___type_def.html#a12aec3934b9abd3f1a8988c6930d7473">CCER</a> &amp;= (<a class="code" href="_p_e___types_8h.html#a1f1825b69244eb3ad2c7165ddc99c956">uint16_t</a>)~((<a class="code" href="_p_e___types_8h.html#a1f1825b69244eb3ad2c7165ddc99c956">uint16_t</a>)<a class="code" href="agilefox_2library_2inc_2stm32f10x__map_8h.html#a940b041ab5975311f42f26d314a4b621">TIM_CCER_CC4E</a>);</div><div class="line"><a name="l02852"></a><span class="lineno"> 2852</span>&#160;  tmpccmr2 = TIMx-&gt;<a class="code" href="struct_t_i_m___type_def.html#a2dee82a7b37cbb2c0e58b3b67a88b0a7">CCMR2</a>;</div><div class="line"><a name="l02853"></a><span class="lineno"> 2853</span>&#160;  tmpccer = TIMx-&gt;<a class="code" href="struct_t_i_m___type_def.html#a12aec3934b9abd3f1a8988c6930d7473">CCER</a>;</div><div class="line"><a name="l02854"></a><span class="lineno"> 2854</span>&#160;  tmp = (<a class="code" href="_p_e___types_8h.html#a1f1825b69244eb3ad2c7165ddc99c956">uint16_t</a>)(TIM_ICPolarity &lt;&lt; 12);</div><div class="line"><a name="l02855"></a><span class="lineno"> 2855</span>&#160;  <span class="comment">/* Select the Input and set the filter */</span></div><div class="line"><a name="l02856"></a><span class="lineno"> 2856</span>&#160;  tmpccmr2 &amp;= (<a class="code" href="_p_e___types_8h.html#a1f1825b69244eb3ad2c7165ddc99c956">uint16_t</a>)((<a class="code" href="_p_e___types_8h.html#a1f1825b69244eb3ad2c7165ddc99c956">uint16_t</a>)(~(<a class="code" href="_p_e___types_8h.html#a1f1825b69244eb3ad2c7165ddc99c956">uint16_t</a>)<a class="code" href="agilefox_2library_2inc_2stm32f10x__map_8h.html#a294e216b50edd1c2f891143e1f971048">TIM_CCMR2_CC4S</a>) &amp; ((<a class="code" href="_p_e___types_8h.html#a1f1825b69244eb3ad2c7165ddc99c956">uint16_t</a>)~((<a class="code" href="_p_e___types_8h.html#a1f1825b69244eb3ad2c7165ddc99c956">uint16_t</a>)<a class="code" href="agilefox_2library_2inc_2stm32f10x__map_8h.html#ad51653fd06a591294d432385e794a19e">TIM_CCMR2_IC4F</a>)));</div><div class="line"><a name="l02857"></a><span class="lineno"> 2857</span>&#160;  tmpccmr2 |= (<a class="code" href="_p_e___types_8h.html#a1f1825b69244eb3ad2c7165ddc99c956">uint16_t</a>)(TIM_ICSelection &lt;&lt; 8);</div><div class="line"><a name="l02858"></a><span class="lineno"> 2858</span>&#160;  tmpccmr2 |= (<a class="code" href="_p_e___types_8h.html#a1f1825b69244eb3ad2c7165ddc99c956">uint16_t</a>)(TIM_ICFilter &lt;&lt; 12);</div><div class="line"><a name="l02859"></a><span class="lineno"> 2859</span>&#160;  </div><div class="line"><a name="l02860"></a><span class="lineno"> 2860</span>&#160;  <span class="keywordflow">if</span>((TIMx == <a class="code" href="group___peripheral__declaration.html#ga2e87451fea8dc9380056d3cfc5ed81fb">TIM1</a>) || (TIMx == <a class="code" href="group___peripheral__declaration.html#ga9a3660400b17735e91331f256095810e">TIM8</a>) || (TIMx == <a class="code" href="group___peripheral__declaration.html#ga3cfac9f2e43673f790f8668d48b4b92b">TIM2</a>) || (TIMx == <a class="code" href="group___peripheral__declaration.html#ga61ee4c391385607d7af432b63905fcc9">TIM3</a>) ||</div><div class="line"><a name="l02861"></a><span class="lineno"> 2861</span>&#160;     (TIMx == <a class="code" href="group___peripheral__declaration.html#ga91a09bad8bdc7a1cb3d85cf49c94c8ec">TIM4</a>) ||(TIMx == <a class="code" href="group___peripheral__declaration.html#ga5125ff6a23a2ed66e2e19bd196128c14">TIM5</a>))</div><div class="line"><a name="l02862"></a><span class="lineno"> 2862</span>&#160;  {</div><div class="line"><a name="l02863"></a><span class="lineno"> 2863</span>&#160;    <span class="comment">/* Select the Polarity and set the CC4E Bit */</span></div><div class="line"><a name="l02864"></a><span class="lineno"> 2864</span>&#160;    tmpccer &amp;= (<a class="code" href="_p_e___types_8h.html#a1f1825b69244eb3ad2c7165ddc99c956">uint16_t</a>)~((<a class="code" href="_p_e___types_8h.html#a1f1825b69244eb3ad2c7165ddc99c956">uint16_t</a>)(<a class="code" href="agilefox_2library_2inc_2stm32f10x__map_8h.html#a3faf23dc47e1b0877352d7f5a00f72e1">TIM_CCER_CC4P</a>));</div><div class="line"><a name="l02865"></a><span class="lineno"> 2865</span>&#160;    tmpccer |= (<a class="code" href="_p_e___types_8h.html#a1f1825b69244eb3ad2c7165ddc99c956">uint16_t</a>)(tmp | (<a class="code" href="_p_e___types_8h.html#a1f1825b69244eb3ad2c7165ddc99c956">uint16_t</a>)<a class="code" href="agilefox_2library_2inc_2stm32f10x__map_8h.html#a940b041ab5975311f42f26d314a4b621">TIM_CCER_CC4E</a>);</div><div class="line"><a name="l02866"></a><span class="lineno"> 2866</span>&#160;  }</div><div class="line"><a name="l02867"></a><span class="lineno"> 2867</span>&#160;  <span class="keywordflow">else</span></div><div class="line"><a name="l02868"></a><span class="lineno"> 2868</span>&#160;  {</div><div class="line"><a name="l02869"></a><span class="lineno"> 2869</span>&#160;    <span class="comment">/* Select the Polarity and set the CC4E Bit */</span></div><div class="line"><a name="l02870"></a><span class="lineno"> 2870</span>&#160;    tmpccer &amp;= (<a class="code" href="_p_e___types_8h.html#a1f1825b69244eb3ad2c7165ddc99c956">uint16_t</a>)~((<a class="code" href="_p_e___types_8h.html#a1f1825b69244eb3ad2c7165ddc99c956">uint16_t</a>)(<a class="code" href="agilefox_2library_2inc_2stm32f10x__map_8h.html#a6220a5cd34c7a7a39e10c854aa00d2e5">TIM_CCER_CC3P</a> | <a class="code" href="group___peripheral___registers___bits___definition.html#ga41b88bff3f38cec0617ce66fa5aef260">TIM_CCER_CC4NP</a>));</div><div class="line"><a name="l02871"></a><span class="lineno"> 2871</span>&#160;    tmpccer |= (<a class="code" href="_p_e___types_8h.html#a1f1825b69244eb3ad2c7165ddc99c956">uint16_t</a>)(TIM_ICPolarity | (<a class="code" href="_p_e___types_8h.html#a1f1825b69244eb3ad2c7165ddc99c956">uint16_t</a>)<a class="code" href="agilefox_2library_2inc_2stm32f10x__map_8h.html#a940b041ab5975311f42f26d314a4b621">TIM_CCER_CC4E</a>);</div><div class="line"><a name="l02872"></a><span class="lineno"> 2872</span>&#160;  }</div><div class="line"><a name="l02873"></a><span class="lineno"> 2873</span>&#160;  <span class="comment">/* Write to TIMx CCMR2 and CCER registers */</span></div><div class="line"><a name="l02874"></a><span class="lineno"> 2874</span>&#160;  TIMx-&gt;<a class="code" href="struct_t_i_m___type_def.html#a2dee82a7b37cbb2c0e58b3b67a88b0a7">CCMR2</a> = tmpccmr2;</div><div class="line"><a name="l02875"></a><span class="lineno"> 2875</span>&#160;  TIMx-&gt;<a class="code" href="struct_t_i_m___type_def.html#a12aec3934b9abd3f1a8988c6930d7473">CCER</a> = tmpccer;</div><div class="line"><a name="l02876"></a><span class="lineno"> 2876</span>&#160;}</div><div class="line"><a name="l02877"></a><span class="lineno"> 2877</span>&#160;</div><div class="line"><a name="l02890"></a><span class="lineno"> 2890</span>&#160;<span class="comment">/******************* (C) COPYRIGHT 2011 STMicroelectronics *****END OF FILE****/</span></div><div class="ttc" id="agilefox_2library_2inc_2stm32f10x__map_8h_html_a6d3d1488296350af6d36fbbf71905d29"><div class="ttname"><a href="agilefox_2library_2inc_2stm32f10x__map_8h.html#a6d3d1488296350af6d36fbbf71905d29">TIM_CR1_OPM</a></div><div class="ttdeci">#define TIM_CR1_OPM</div><div class="ttdef"><b>Definition:</b> <a href="agilefox_2library_2inc_2stm32f10x__map_8h_source.html#l03618">stm32f10x_map.h:3618</a></div></div>
<div class="ttc" id="agilefox_2library_2inc_2stm32f10x__map_8h_html_a4209d414df704ce96c54abb2ea2df66a"><div class="ttname"><a href="agilefox_2library_2inc_2stm32f10x__map_8h.html#a4209d414df704ce96c54abb2ea2df66a">TIM_CCMR2_OC3CE</a></div><div class="ttdeci">#define TIM_CCMR2_OC3CE</div><div class="ttdef"><b>Definition:</b> <a href="agilefox_2library_2inc_2stm32f10x__map_8h_source.html#l03788">stm32f10x_map.h:3788</a></div></div>
<div class="ttc" id="group___t_i_m___exported__constants_html_ga2d80541c542755ac3f2aca078bd98adb"><div class="ttname"><a href="group___t_i_m___exported__constants.html#ga2d80541c542755ac3f2aca078bd98adb">IS_TIM_LIST3_PERIPH</a></div><div class="ttdeci">#define IS_TIM_LIST3_PERIPH(PERIPH)</div><div class="ttdef"><b>Definition:</b> <a href="iot-lab___a8-_m3_2library_2_s_t_m32_f10x___std_periph___lib___v3_85_80_2_libraries_2_s_t_m32_f10136973e75d85ae0f58fe1d2aa156247f_source.html#l00199">stm32f10x_tim.h:199</a></div></div>
<div class="ttc" id="agilefox_2library_2inc_2stm32f10x__rcc_8h_html_a80f9f3720804a97210b723696bd94d83"><div class="ttname"><a href="agilefox_2library_2inc_2stm32f10x__rcc_8h.html#a80f9f3720804a97210b723696bd94d83">RCC_APB1Periph_TIM4</a></div><div class="ttdeci">#define RCC_APB1Periph_TIM4</div><div class="ttdef"><b>Definition:</b> <a href="agilefox_2library_2inc_2stm32f10x__rcc_8h_source.html#l00196">stm32f10x_rcc.h:196</a></div></div>
<div class="ttc" id="agilefox_2library_2inc_2stm32f10x__map_8h_html_af0328c1339b2b1633ef7a8db4c02d0d5"><div class="ttname"><a href="agilefox_2library_2inc_2stm32f10x__map_8h.html#af0328c1339b2b1633ef7a8db4c02d0d5">TIM_CR2_CCUS</a></div><div class="ttdeci">#define TIM_CR2_CCUS</div><div class="ttdef"><b>Definition:</b> <a href="agilefox_2library_2inc_2stm32f10x__map_8h_source.html#l03634">stm32f10x_map.h:3634</a></div></div>
<div class="ttc" id="struct_t_i_m___time_base_init_type_def_html_a5f3b3b2af2338a0f1d0be4bfaf602b72"><div class="ttname"><a href="struct_t_i_m___time_base_init_type_def.html#a5f3b3b2af2338a0f1d0be4bfaf602b72">TIM_TimeBaseInitTypeDef::TIM_RepetitionCounter</a></div><div class="ttdeci">u8 TIM_RepetitionCounter</div><div class="ttdef"><b>Definition:</b> <a href="agilefox_2library_2inc_2stm32f10x__tim_8h_source.html#l00033">stm32f10x_tim.h:33</a></div></div>
<div class="ttc" id="group___peripheral__declaration_html_ga91a09bad8bdc7a1cb3d85cf49c94c8ec"><div class="ttname"><a href="group___peripheral__declaration.html#ga91a09bad8bdc7a1cb3d85cf49c94c8ec">TIM4</a></div><div class="ttdeci">#define TIM4</div><div class="ttdef"><b>Definition:</b> <a href="iot-lab___a8-_m3_2library_2_s_t_m32_f10x___std_periph___lib___v3_85_80_2_libraries_2_c_m_s_i_s_26497265545392eb5694b064ae15018db_source.html#l01382">stm32f10x.h:1382</a></div></div>
<div class="ttc" id="group___t_i_m___exported___functions_html_ga3e59ebced2ab8e0b817c460f1670e97d"><div class="ttname"><a href="group___t_i_m___exported___functions.html#ga3e59ebced2ab8e0b817c460f1670e97d">TIM_CtrlPWMOutputs</a></div><div class="ttdeci">void TIM_CtrlPWMOutputs(TIM_TypeDef *TIMx, FunctionalState NewState)</div><div class="ttdoc">Enables or disables the TIM peripheral Main Outputs. </div><div class="ttdef"><b>Definition:</b> <a href="agilefox_2library_2src_2stm32f10x__tim_8c_source.html#l00855">stm32f10x_tim.c:855</a></div></div>
<div class="ttc" id="struct_t_i_m___type_def_html_ae237538fadf96b33df184c1c6b1abb83"><div class="ttname"><a href="struct_t_i_m___type_def.html#ae237538fadf96b33df184c1c6b1abb83">TIM_TypeDef::CCR2</a></div><div class="ttdeci">vu16 CCR2</div><div class="ttdef"><b>Definition:</b> <a href="agilefox_2library_2inc_2stm32f10x__map_8h_source.html#l00553">stm32f10x_map.h:553</a></div></div>
<div class="ttc" id="agilefox_2library_2inc_2stm32f10x__tim_8h_html_a38e9d740c8d4ed8fcaced73816c124e6"><div class="ttname"><a href="agilefox_2library_2inc_2stm32f10x__tim_8h.html#a38e9d740c8d4ed8fcaced73816c124e6">IS_TIM_GET_IT</a></div><div class="ttdeci">#define IS_TIM_GET_IT(IT)</div><div class="ttdef"><b>Definition:</b> <a href="agilefox_2library_2inc_2stm32f10x__tim_8h_source.html#l00309">stm32f10x_tim.h:309</a></div></div>
<div class="ttc" id="agilefox_2library_2inc_2stm32f10x__map_8h_html_acbed61ff3ba57c7fe6d3386ce3b7af2b"><div class="ttname"><a href="agilefox_2library_2inc_2stm32f10x__map_8h.html#acbed61ff3ba57c7fe6d3386ce3b7af2b">TIM_CCMR2_OC4M</a></div><div class="ttdeci">#define TIM_CCMR2_OC4M</div><div class="ttdef"><b>Definition:</b> <a href="agilefox_2library_2inc_2stm32f10x__map_8h_source.html#l03797">stm32f10x_map.h:3797</a></div></div>
<div class="ttc" id="group___t_i_m___exported___functions_html_ga394683c78ae02837882e36014e11643e"><div class="ttname"><a href="group___t_i_m___exported___functions.html#ga394683c78ae02837882e36014e11643e">TIM_OCStructInit</a></div><div class="ttdeci">void TIM_OCStructInit(TIM_OCInitTypeDef *TIM_OCInitStruct)</div><div class="ttdoc">Fills each TIM_OCInitStruct member with its default value. </div><div class="ttdef"><b>Definition:</b> <a href="agilefox_2library_2src_2stm32f10x__tim_8c_source.html#l00768">stm32f10x_tim.c:768</a></div></div>
<div class="ttc" id="agilefox_2library_2src_2stm32f10x__tim_8c_html_a4d129af8043d59993c008568f70e93ab"><div class="ttname"><a href="agilefox_2library_2src_2stm32f10x__tim_8c.html#a4d129af8043d59993c008568f70e93ab">TIM_SetIC2Prescaler</a></div><div class="ttdeci">void TIM_SetIC2Prescaler(TIM_TypeDef *TIMx, u16 TIM_ICPSC)</div><div class="ttdef"><b>Definition:</b> <a href="agilefox_2library_2src_2stm32f10x__tim_8c_source.html#l02694">stm32f10x_tim.c:2694</a></div></div>
<div class="ttc" id="agilefox_2library_2src_2stm32f10x__tim_8c_html_a9b4541f4366cb9ed0084344b324c9958"><div class="ttname"><a href="agilefox_2library_2src_2stm32f10x__tim_8c.html#a9b4541f4366cb9ed0084344b324c9958">TIM_OC2PolarityConfig</a></div><div class="ttdeci">void TIM_OC2PolarityConfig(TIM_TypeDef *TIMx, u16 TIM_OCPolarity)</div><div class="ttdef"><b>Definition:</b> <a href="agilefox_2library_2src_2stm32f10x__tim_8c_source.html#l02102">stm32f10x_tim.c:2102</a></div></div>
<div class="ttc" id="agilefox_2library_2inc_2stm32f10x__tim_8h_html_a3d38876044457b7faefe951d367ac8c3"><div class="ttname"><a href="agilefox_2library_2inc_2stm32f10x__tim_8h.html#a3d38876044457b7faefe951d367ac8c3">TIM_ICSelection_DirectTI</a></div><div class="ttdeci">#define TIM_ICSelection_DirectTI</div><div class="ttdef"><b>Definition:</b> <a href="agilefox_2library_2inc_2stm32f10x__tim_8h_source.html#l00270">stm32f10x_tim.h:270</a></div></div>
<div class="ttc" id="struct_t_i_m___i_c_init_type_def_html_a251495d3310ddd8b0ded95f6b8746592"><div class="ttname"><a href="struct_t_i_m___i_c_init_type_def.html#a251495d3310ddd8b0ded95f6b8746592">TIM_ICInitTypeDef::TIM_Channel</a></div><div class="ttdeci">u16 TIM_Channel</div><div class="ttdef"><b>Definition:</b> <a href="agilefox_2library_2inc_2stm32f10x__tim_8h_source.html#l00052">stm32f10x_tim.h:52</a></div></div>
<div class="ttc" id="agilefox_2library_2inc_2stm32f10x__tim_8h_html_a84d318c62d3e5dfe7082610d03e11f2f"><div class="ttname"><a href="agilefox_2library_2inc_2stm32f10x__tim_8h.html#a84d318c62d3e5dfe7082610d03e11f2f">TIM_LOCKLevel_OFF</a></div><div class="ttdeci">#define TIM_LOCKLevel_OFF</div><div class="ttdef"><b>Definition:</b> <a href="agilefox_2library_2inc_2stm32f10x__tim_8h_source.html#l00224">stm32f10x_tim.h:224</a></div></div>
<div class="ttc" id="group___t_i_m___exported___functions_html_ga2017455121d910d6ff63ac6f219842c5"><div class="ttname"><a href="group___t_i_m___exported___functions.html#ga2017455121d910d6ff63ac6f219842c5">TIM_OC2Init</a></div><div class="ttdeci">void TIM_OC2Init(TIM_TypeDef *TIMx, TIM_OCInitTypeDef *TIM_OCInitStruct)</div><div class="ttdoc">Initializes the TIMx Channel2 according to the specified parameters in the TIM_OCInitStruct. </div><div class="ttdef"><b>Definition:</b> <a href="agilefox_2library_2src_2stm32f10x__tim_8c_source.html#l00328">stm32f10x_tim.c:328</a></div></div>
<div class="ttc" id="agilefox_2library_2inc_2stm32f10x__map_8h_html_ab46b7186665f5308cd2ca52acfb63e72"><div class="ttname"><a href="agilefox_2library_2inc_2stm32f10x__map_8h.html#ab46b7186665f5308cd2ca52acfb63e72">TIM_CCMR1_IC1PSC</a></div><div class="ttdeci">#define TIM_CCMR1_IC1PSC</div><div class="ttdef"><b>Definition:</b> <a href="agilefox_2library_2inc_2stm32f10x__map_8h_source.html#l03754">stm32f10x_map.h:3754</a></div></div>
<div class="ttc" id="agilefox_2library_2inc_2stm32f10x__tim_8h_html_a32c67bc3f8211a2c7b44ee9fe1523875"><div class="ttname"><a href="agilefox_2library_2inc_2stm32f10x__tim_8h.html#a32c67bc3f8211a2c7b44ee9fe1523875">TIM_UpdateSource_Global</a></div><div class="ttdeci">#define TIM_UpdateSource_Global</div><div class="ttdef"><b>Definition:</b> <a href="agilefox_2library_2inc_2stm32f10x__tim_8h_source.html#l00512">stm32f10x_tim.h:512</a></div></div>
<div class="ttc" id="agilefox_2library_2src_2stm32f10x__tim_8c_html_a7839f297b973f919caf3d9018a55b198"><div class="ttname"><a href="agilefox_2library_2src_2stm32f10x__tim_8c.html#a7839f297b973f919caf3d9018a55b198">TIM_SelectInputTrigger</a></div><div class="ttdeci">void TIM_SelectInputTrigger(TIM_TypeDef *TIMx, u16 TIM_InputTriggerSource)</div><div class="ttdef"><b>Definition:</b> <a href="agilefox_2library_2src_2stm32f10x__tim_8c_source.html#l01304">stm32f10x_tim.c:1304</a></div></div>
<div class="ttc" id="agilefox_2library_2inc_2stm32f10x__tim_8h_html_af4cd3ce74af3122507b77c8f6e79c832"><div class="ttname"><a href="agilefox_2library_2inc_2stm32f10x__tim_8h.html#af4cd3ce74af3122507b77c8f6e79c832">TIM_CounterMode_Up</a></div><div class="ttdeci">#define TIM_CounterMode_Up</div><div class="ttdef"><b>Definition:</b> <a href="agilefox_2library_2inc_2stm32f10x__tim_8h_source.html#l00149">stm32f10x_tim.h:149</a></div></div>
<div class="ttc" id="group___t_i_m___exported___functions_html_ga2394f0221709c0659874f9a4184cf86e"><div class="ttname"><a href="group___t_i_m___exported___functions.html#ga2394f0221709c0659874f9a4184cf86e">TIM_InternalClockConfig</a></div><div class="ttdeci">void TIM_InternalClockConfig(TIM_TypeDef *TIMx)</div><div class="ttdoc">Configures the TIMx internal Clock. </div><div class="ttdef"><b>Definition:</b> <a href="agilefox_2library_2src_2stm32f10x__tim_8c_source.html#l01016">stm32f10x_tim.c:1016</a></div></div>
<div class="ttc" id="struct_t_i_m___type_def_html_a12aec3934b9abd3f1a8988c6930d7473"><div class="ttname"><a href="struct_t_i_m___type_def.html#a12aec3934b9abd3f1a8988c6930d7473">TIM_TypeDef::CCER</a></div><div class="ttdeci">vu16 CCER</div><div class="ttdef"><b>Definition:</b> <a href="agilefox_2library_2inc_2stm32f10x__map_8h_source.html#l00541">stm32f10x_map.h:541</a></div></div>
<div class="ttc" id="struct_t_i_m___type_def_html_aa6d6b145c88b7fab2f582c4ac7e25f10"><div class="ttname"><a href="struct_t_i_m___type_def.html#aa6d6b145c88b7fab2f582c4ac7e25f10">TIM_TypeDef::CR1</a></div><div class="ttdeci">vu16 CR1</div><div class="ttdef"><b>Definition:</b> <a href="agilefox_2library_2inc_2stm32f10x__map_8h_source.html#l00525">stm32f10x_map.h:525</a></div></div>
<div class="ttc" id="agilefox_2library_2src_2stm32f10x__tim_8c_html_af27ba3098f365ba121c47e4b8f563ffd"><div class="ttname"><a href="agilefox_2library_2src_2stm32f10x__tim_8c.html#af27ba3098f365ba121c47e4b8f563ffd">TIM_GetFlagStatus</a></div><div class="ttdeci">FlagStatus TIM_GetFlagStatus(TIM_TypeDef *TIMx, u16 TIM_FLAG)</div><div class="ttdef"><b>Definition:</b> <a href="agilefox_2library_2src_2stm32f10x__tim_8c_source.html#l02909">stm32f10x_tim.c:2909</a></div></div>
<div class="ttc" id="agilefox_2library_2src_2stm32f10x__tim_8c_html_a89ab1b52bca32f8b4074a29c6df72b6c"><div class="ttname"><a href="agilefox_2library_2src_2stm32f10x__tim_8c.html#a89ab1b52bca32f8b4074a29c6df72b6c">TIM_TIxExternalClockConfig</a></div><div class="ttdeci">void TIM_TIxExternalClockConfig(TIM_TypeDef *TIMx, u16 TIM_TIxExternalCLKSource, u16 TIM_ICPolarity, u16 ICFilter)</div><div class="ttdef"><b>Definition:</b> <a href="agilefox_2library_2src_2stm32f10x__tim_8c_source.html#l01069">stm32f10x_tim.c:1069</a></div></div>
<div class="ttc" id="agilefox_2library_2inc_2stm32f10x__tim_8h_html_abfa9cd6cf6e9df4bff8d6cdf16c6b374"><div class="ttname"><a href="agilefox_2library_2inc_2stm32f10x__tim_8h.html#abfa9cd6cf6e9df4bff8d6cdf16c6b374">IS_TIM_TIXCLK_SOURCE</a></div><div class="ttdeci">#define IS_TIM_TIXCLK_SOURCE(SOURCE)</div><div class="ttdef"><b>Definition:</b> <a href="agilefox_2library_2inc_2stm32f10x__tim_8h_source.html#l00457">stm32f10x_tim.h:457</a></div></div>
<div class="ttc" id="group___a_p_b1__peripheral_html_ga0a4ec40233160ca20adaa571073e7bcd"><div class="ttname"><a href="group___a_p_b1__peripheral.html#ga0a4ec40233160ca20adaa571073e7bcd">RCC_APB1Periph_TIM12</a></div><div class="ttdeci">#define RCC_APB1Periph_TIM12</div><div class="ttdef"><b>Definition:</b> <a href="iot-lab___a8-_m3_2library_2_s_t_m32_f10x___std_periph___lib___v3_85_80_2_libraries_2_s_t_m32_f10332a049bb05702651d634e295a2d77dc_source.html#l00534">stm32f10x_rcc.h:534</a></div></div>
<div class="ttc" id="agilefox_2library_2inc_2stm32f10x__rcc_8h_html_ad2c6f7261cace965a6d6bcf4b720ccc0"><div class="ttname"><a href="agilefox_2library_2inc_2stm32f10x__rcc_8h.html#ad2c6f7261cace965a6d6bcf4b720ccc0">RCC_APB2PeriphResetCmd</a></div><div class="ttdeci">void RCC_APB2PeriphResetCmd(u32 RCC_APB2Periph, FunctionalState NewState)</div><div class="ttdef"><b>Definition:</b> <a href="agilefox_2library_2src_2stm32f10x__rcc_8c_source.html#l00867">stm32f10x_rcc.c:867</a></div></div>
<div class="ttc" id="struct_t_i_m___b_d_t_r_init_type_def_html_a686eee58b4543f0a5788df44556b6c8e"><div class="ttname"><a href="struct_t_i_m___b_d_t_r_init_type_def.html#a686eee58b4543f0a5788df44556b6c8e">TIM_BDTRInitTypeDef::TIM_BreakPolarity</a></div><div class="ttdeci">u16 TIM_BreakPolarity</div><div class="ttdef"><b>Definition:</b> <a href="agilefox_2library_2inc_2stm32f10x__tim_8h_source.html#l00067">stm32f10x_tim.h:67</a></div></div>
<div class="ttc" id="agilefox_2library_2inc_2stm32f10x__rcc_8h_html_aa485cc9d02602b58471fd437cb0c2fa2"><div class="ttname"><a href="agilefox_2library_2inc_2stm32f10x__rcc_8h.html#aa485cc9d02602b58471fd437cb0c2fa2">RCC_APB1PeriphResetCmd</a></div><div class="ttdeci">void RCC_APB1PeriphResetCmd(u32 RCC_APB1Periph, FunctionalState NewState)</div><div class="ttdef"><b>Definition:</b> <a href="agilefox_2library_2src_2stm32f10x__rcc_8c_source.html#l00900">stm32f10x_rcc.c:900</a></div></div>
<div class="ttc" id="group___t_i_m___exported___functions_html_gace2384dd33e849a054f61b8e1fc7e7c3"><div class="ttname"><a href="group___t_i_m___exported___functions.html#gace2384dd33e849a054f61b8e1fc7e7c3">TIM_UpdateDisableConfig</a></div><div class="ttdeci">void TIM_UpdateDisableConfig(TIM_TypeDef *TIMx, FunctionalState NewState)</div><div class="ttdoc">Enables or Disables the TIMx Update event. </div><div class="ttdef"><b>Definition:</b> <a href="agilefox_2library_2src_2stm32f10x__tim_8c_source.html#l02360">stm32f10x_tim.c:2360</a></div></div>
<div class="ttc" id="agilefox_2library_2inc_2stm32f10x__map_8h_html_a3faf23dc47e1b0877352d7f5a00f72e1"><div class="ttname"><a href="agilefox_2library_2inc_2stm32f10x__map_8h.html#a3faf23dc47e1b0877352d7f5a00f72e1">TIM_CCER_CC4P</a></div><div class="ttdeci">#define TIM_CCER_CC4P</div><div class="ttdef"><b>Definition:</b> <a href="agilefox_2library_2inc_2stm32f10x__map_8h_source.html#l03841">stm32f10x_map.h:3841</a></div></div>
<div class="ttc" id="agilefox_2library_2inc_2stm32f10x__map_8h_html_a276fd2250d2b085b73ef51cb4c099d24"><div class="ttname"><a href="agilefox_2library_2inc_2stm32f10x__map_8h.html#a276fd2250d2b085b73ef51cb4c099d24">TIM_CCMR2_OC3PE</a></div><div class="ttdeci">#define TIM_CCMR2_OC3PE</div><div class="ttdef"><b>Definition:</b> <a href="agilefox_2library_2inc_2stm32f10x__map_8h_source.html#l03781">stm32f10x_map.h:3781</a></div></div>
<div class="ttc" id="group___peripheral__declaration_html_ga61ee4c391385607d7af432b63905fcc9"><div class="ttname"><a href="group___peripheral__declaration.html#ga61ee4c391385607d7af432b63905fcc9">TIM3</a></div><div class="ttdeci">#define TIM3</div><div class="ttdef"><b>Definition:</b> <a href="iot-lab___a8-_m3_2library_2_s_t_m32_f10x___std_periph___lib___v3_85_80_2_libraries_2_c_m_s_i_s_26497265545392eb5694b064ae15018db_source.html#l01381">stm32f10x.h:1381</a></div></div>
<div class="ttc" id="agilefox_2library_2inc_2stm32f10x__map_8h_html_a70dc197250c2699d470aea1a7a42ad57"><div class="ttname"><a href="agilefox_2library_2inc_2stm32f10x__map_8h.html#a70dc197250c2699d470aea1a7a42ad57">TIM_CCMR2_OC4FE</a></div><div class="ttdeci">#define TIM_CCMR2_OC4FE</div><div class="ttdef"><b>Definition:</b> <a href="agilefox_2library_2inc_2stm32f10x__map_8h_source.html#l03794">stm32f10x_map.h:3794</a></div></div>
<div class="ttc" id="agilefox_2library_2inc_2stm32f10x__rcc_8h_html_a9415b0c46db5318bdee3f868c16b8d35"><div class="ttname"><a href="agilefox_2library_2inc_2stm32f10x__rcc_8h.html#a9415b0c46db5318bdee3f868c16b8d35">RCC_APB1Periph_TIM7</a></div><div class="ttdeci">#define RCC_APB1Periph_TIM7</div><div class="ttdef"><b>Definition:</b> <a href="agilefox_2library_2inc_2stm32f10x__rcc_8h_source.html#l00199">stm32f10x_rcc.h:199</a></div></div>
<div class="ttc" id="agilefox_2library_2inc_2stm32f10x__tim_8h_html_a6aff2fe442fd9662a0bb8731134cda89"><div class="ttname"><a href="agilefox_2library_2inc_2stm32f10x__tim_8h.html#a6aff2fe442fd9662a0bb8731134cda89">IS_TIM_IC_POLARITY</a></div><div class="ttdeci">#define IS_TIM_IC_POLARITY(POLARITY)</div><div class="ttdef"><b>Definition:</b> <a href="agilefox_2library_2inc_2stm32f10x__tim_8h_source.html#l00266">stm32f10x_tim.h:266</a></div></div>
<div class="ttc" id="group___l_p_c___types___public___types_html_ggac9a7e9a35d2513ec15c3b537aaa4fba1a7d46875fa3ebd2c34d2756950eda83bf"><div class="ttname"><a href="group___l_p_c___types___public___types.html#ggac9a7e9a35d2513ec15c3b537aaa4fba1a7d46875fa3ebd2c34d2756950eda83bf">ENABLE</a></div><div class="ttdef"><b>Definition:</b> <a href="agilefox_2library_2inc_2stm32f10x__type_8h_source.html#l00060">stm32f10x_type.h:60</a></div></div>
<div class="ttc" id="group___peripheral__declaration_html_gacfd11ef966c7165f57e2cebe0abc71ad"><div class="ttname"><a href="group___peripheral__declaration.html#gacfd11ef966c7165f57e2cebe0abc71ad">TIM11</a></div><div class="ttdeci">#define TIM11</div><div class="ttdef"><b>Definition:</b> <a href="iot-lab___a8-_m3_2library_2_s_t_m32_f10x___std_periph___lib___v3_85_80_2_libraries_2_c_m_s_i_s_26497265545392eb5694b064ae15018db_source.html#l01427">stm32f10x.h:1427</a></div></div>
<div class="ttc" id="struct_t_i_m___type_def_html_a2f8bd9eb0cb551cf789ff6f4d49fab61"><div class="ttname"><a href="struct_t_i_m___type_def.html#a2f8bd9eb0cb551cf789ff6f4d49fab61">TIM_TypeDef::CNT</a></div><div class="ttdeci">vu16 CNT</div><div class="ttdef"><b>Definition:</b> <a href="agilefox_2library_2inc_2stm32f10x__map_8h_source.html#l00543">stm32f10x_map.h:543</a></div></div>
<div class="ttc" id="struct_t_i_m___type_def_html_a495cd5d594339668f41abcc8fa57bd03"><div class="ttname"><a href="struct_t_i_m___type_def.html#a495cd5d594339668f41abcc8fa57bd03">TIM_TypeDef::PSC</a></div><div class="ttdeci">vu16 PSC</div><div class="ttdef"><b>Definition:</b> <a href="agilefox_2library_2inc_2stm32f10x__map_8h_source.html#l00545">stm32f10x_map.h:545</a></div></div>
<div class="ttc" id="agilefox_2library_2inc_2stm32f10x__tim_8h_html_aece08e02e056613a882aa7ff0a6ccc2d"><div class="ttname"><a href="agilefox_2library_2inc_2stm32f10x__tim_8h.html#aece08e02e056613a882aa7ff0a6ccc2d">TIM_TS_ETRF</a></div><div class="ttdeci">#define TIM_TS_ETRF</div><div class="ttdef"><b>Definition:</b> <a href="agilefox_2library_2inc_2stm32f10x__tim_8h_source.html#l00436">stm32f10x_tim.h:436</a></div></div>
<div class="ttc" id="agilefox_2library_2inc_2stm32f10x__map_8h_html_a2b942752d686c23323880ff576e7dffb"><div class="ttname"><a href="agilefox_2library_2inc_2stm32f10x__map_8h.html#a2b942752d686c23323880ff576e7dffb">TIM_CCMR1_IC2F</a></div><div class="ttdeci">#define TIM_CCMR1_IC2F</div><div class="ttdef"><b>Definition:</b> <a href="agilefox_2library_2inc_2stm32f10x__map_8h_source.html#l03768">stm32f10x_map.h:3768</a></div></div>
<div class="ttc" id="agilefox_2library_2inc_2stm32f10x__tim_8h_html_af565551f2619b1368fed7ef1ba7414de"><div class="ttname"><a href="agilefox_2library_2inc_2stm32f10x__tim_8h.html#af565551f2619b1368fed7ef1ba7414de">IS_TIM_DMA_BASE</a></div><div class="ttdeci">#define IS_TIM_DMA_BASE(BASE)</div><div class="ttdef"><b>Definition:</b> <a href="agilefox_2library_2inc_2stm32f10x__tim_8h_source.html#l00339">stm32f10x_tim.h:339</a></div></div>
<div class="ttc" id="agilefox_2library_2src_2stm32f10x__tim_8c_html_a05f1e18871869f114981f2a92b2e4c7f"><div class="ttname"><a href="agilefox_2library_2src_2stm32f10x__tim_8c.html#a05f1e18871869f114981f2a92b2e4c7f">TIM_ClearOC2Ref</a></div><div class="ttdeci">void TIM_ClearOC2Ref(TIM_TypeDef *TIMx, u16 TIM_OCClear)</div><div class="ttdef"><b>Definition:</b> <a href="agilefox_2library_2src_2stm32f10x__tim_8c_source.html#l01947">stm32f10x_tim.c:1947</a></div></div>
<div class="ttc" id="agilefox_2library_2inc_2stm32f10x__tim_8h_html_ae1962736fd5cad82e97a5814ef6758bd"><div class="ttname"><a href="agilefox_2library_2inc_2stm32f10x__tim_8h.html#ae1962736fd5cad82e97a5814ef6758bd">TIM_OSSIState_Disable</a></div><div class="ttdeci">#define TIM_OSSIState_Disable</div><div class="ttdef"><b>Definition:</b> <a href="agilefox_2library_2inc_2stm32f10x__tim_8h_source.html#l00236">stm32f10x_tim.h:236</a></div></div>
<div class="ttc" id="struct_t_i_m___type_def_html_ad0588252dd82c3f5b640b38ee342b420"><div class="ttname"><a href="struct_t_i_m___type_def.html#ad0588252dd82c3f5b640b38ee342b420">TIM_TypeDef::CCMR1</a></div><div class="ttdeci">vu16 CCMR1</div><div class="ttdef"><b>Definition:</b> <a href="agilefox_2library_2inc_2stm32f10x__map_8h_source.html#l00537">stm32f10x_map.h:537</a></div></div>
<div class="ttc" id="agilefox_2library_2inc_2stm32f10x__map_8h_html_a31b26bf058f88d771c33aff85ec89358"><div class="ttname"><a href="agilefox_2library_2inc_2stm32f10x__map_8h.html#a31b26bf058f88d771c33aff85ec89358">TIM_CR2_OIS1</a></div><div class="ttdeci">#define TIM_CR2_OIS1</div><div class="ttdef"><b>Definition:</b> <a href="agilefox_2library_2inc_2stm32f10x__map_8h_source.html#l03643">stm32f10x_map.h:3643</a></div></div>
<div class="ttc" id="agilefox_2library_2inc_2stm32f10x__map_8h_html_ad644f2f4b26e46587abedc8d3164e56e"><div class="ttname"><a href="agilefox_2library_2inc_2stm32f10x__map_8h.html#ad644f2f4b26e46587abedc8d3164e56e">TIM_CR2_OIS4</a></div><div class="ttdeci">#define TIM_CR2_OIS4</div><div class="ttdef"><b>Definition:</b> <a href="agilefox_2library_2inc_2stm32f10x__map_8h_source.html#l03649">stm32f10x_map.h:3649</a></div></div>
<div class="ttc" id="agilefox_2library_2src_2stm32f10x__tim_8c_html_a44810f769a54b18a3084409530a8af6c"><div class="ttname"><a href="agilefox_2library_2src_2stm32f10x__tim_8c.html#a44810f769a54b18a3084409530a8af6c">TIM_ForcedOC1Config</a></div><div class="ttdeci">void TIM_ForcedOC1Config(TIM_TypeDef *TIMx, u16 TIM_ForcedAction)</div><div class="ttdef"><b>Definition:</b> <a href="agilefox_2library_2src_2stm32f10x__tim_8c_source.html#l01407">stm32f10x_tim.c:1407</a></div></div>
<div class="ttc" id="agilefox_2library_2src_2stm32f10x__tim_8c_html_a4c03c0a169f7d2e49a0d4d627957aaf5"><div class="ttname"><a href="agilefox_2library_2src_2stm32f10x__tim_8c.html#a4c03c0a169f7d2e49a0d4d627957aaf5">TIM_ForcedOC3Config</a></div><div class="ttdeci">void TIM_ForcedOC3Config(TIM_TypeDef *TIMx, u16 TIM_ForcedAction)</div><div class="ttdef"><b>Definition:</b> <a href="agilefox_2library_2src_2stm32f10x__tim_8c_source.html#l01475">stm32f10x_tim.c:1475</a></div></div>
<div class="ttc" id="group___t_i_m___exported___functions_html_gafcdb6ff00158862aef7fed5e7a554a3e"><div class="ttname"><a href="group___t_i_m___exported___functions.html#gafcdb6ff00158862aef7fed5e7a554a3e">TIM_OC1Init</a></div><div class="ttdeci">void TIM_OC1Init(TIM_TypeDef *TIMx, TIM_OCInitTypeDef *TIM_OCInitStruct)</div><div class="ttdoc">Initializes the TIMx Channel1 according to the specified parameters in the TIM_OCInitStruct. </div><div class="ttdef"><b>Definition:</b> <a href="agilefox_2library_2src_2stm32f10x__tim_8c_source.html#l00237">stm32f10x_tim.c:237</a></div></div>
<div class="ttc" id="_p_e___types_8h_html_a1f1825b69244eb3ad2c7165ddc99c956"><div class="ttname"><a href="_p_e___types_8h.html#a1f1825b69244eb3ad2c7165ddc99c956">uint16_t</a></div><div class="ttdeci">unsigned int uint16_t</div><div class="ttdef"><b>Definition:</b> <a href="_p_e___types_8h_source.html#l00057">PE_Types.h:57</a></div></div>
<div class="ttc" id="group___t_i_m___exported___functions_html_ga1659cc0ce503ac151568e0c7c02b1ba5"><div class="ttname"><a href="group___t_i_m___exported___functions.html#ga1659cc0ce503ac151568e0c7c02b1ba5">TIM_DeInit</a></div><div class="ttdeci">void TIM_DeInit(TIM_TypeDef *TIMx)</div><div class="ttdoc">Deinitializes the TIMx peripheral registers to their default reset values. </div><div class="ttdef"><b>Definition:</b> <a href="agilefox_2library_2src_2stm32f10x__tim_8c_source.html#l00134">stm32f10x_tim.c:134</a></div></div>
<div class="ttc" id="agilefox_2library_2inc_2stm32f10x__tim_8h_html_a3f4a4305b4feacb4322eb4a358e54637"><div class="ttname"><a href="agilefox_2library_2inc_2stm32f10x__tim_8h.html#a3f4a4305b4feacb4322eb4a358e54637">IS_TIM_OPM_MODE</a></div><div class="ttdeci">#define IS_TIM_OPM_MODE(MODE)</div><div class="ttdef"><b>Definition:</b> <a href="agilefox_2library_2inc_2stm32f10x__tim_8h_source.html#l00119">stm32f10x_tim.h:119</a></div></div>
<div class="ttc" id="agilefox_2library_2src_2stm32f10x__tim_8c_html_ae43879b2803ebba1b6fe9442aa13f82e"><div class="ttname"><a href="agilefox_2library_2src_2stm32f10x__tim_8c.html#ae43879b2803ebba1b6fe9442aa13f82e">TIM_OC4PreloadConfig</a></div><div class="ttdeci">void TIM_OC4PreloadConfig(TIM_TypeDef *TIMx, u16 TIM_OCPreload)</div><div class="ttdef"><b>Definition:</b> <a href="agilefox_2library_2src_2stm32f10x__tim_8c_source.html#l01751">stm32f10x_tim.c:1751</a></div></div>
<div class="ttc" id="group___t_i_m___exported___functions_html_gab6826b144ae70e206f51ae8af5318a93"><div class="ttname"><a href="group___t_i_m___exported___functions.html#gab6826b144ae70e206f51ae8af5318a93">TIM_GetCounter</a></div><div class="ttdeci">u16 TIM_GetCounter(TIM_TypeDef *TIMx)</div><div class="ttdoc">Gets the TIMx Counter value. </div><div class="ttdef"><b>Definition:</b> <a href="agilefox_2library_2src_2stm32f10x__tim_8c_source.html#l02863">stm32f10x_tim.c:2863</a></div></div>
<div class="ttc" id="agilefox_2library_2inc_2stm32f10x__tim_8h_html_a4ac88c3e43c8250114ea81a6e052d58a"><div class="ttname"><a href="agilefox_2library_2inc_2stm32f10x__tim_8h.html#a4ac88c3e43c8250114ea81a6e052d58a">IS_TIM_EVENT_SOURCE</a></div><div class="ttdeci">#define IS_TIM_EVENT_SOURCE(SOURCE)</div><div class="ttdef"><b>Definition:</b> <a href="agilefox_2library_2inc_2stm32f10x__tim_8h_source.html#l00501">stm32f10x_tim.h:501</a></div></div>
<div class="ttc" id="agilefox_2library_2inc_2stm32f10x__map_8h_html_abddbf508732039730125ab3e87e9d370"><div class="ttname"><a href="agilefox_2library_2inc_2stm32f10x__map_8h.html#abddbf508732039730125ab3e87e9d370">TIM_CCMR1_OC2PE</a></div><div class="ttdeci">#define TIM_CCMR1_OC2PE</div><div class="ttdef"><b>Definition:</b> <a href="agilefox_2library_2inc_2stm32f10x__map_8h_source.html#l03743">stm32f10x_map.h:3743</a></div></div>
<div class="ttc" id="agilefox_2library_2inc_2stm32f10x__tim_8h_html_a4ad0f484cfa16b5190654da8278940d0"><div class="ttname"><a href="agilefox_2library_2inc_2stm32f10x__tim_8h.html#a4ad0f484cfa16b5190654da8278940d0">TIM_OutputState_Disable</a></div><div class="ttdeci">#define TIM_OutputState_Disable</div><div class="ttdef"><b>Definition:</b> <a href="agilefox_2library_2inc_2stm32f10x__tim_8h_source.html#l00176">stm32f10x_tim.h:176</a></div></div>
<div class="ttc" id="struct_t_i_m___type_def_html_ade5124b97ae662bfff56575d2d291e65"><div class="ttname"><a href="struct_t_i_m___type_def.html#ade5124b97ae662bfff56575d2d291e65">TIM_TypeDef::EGR</a></div><div class="ttdeci">vu16 EGR</div><div class="ttdef"><b>Definition:</b> <a href="agilefox_2library_2inc_2stm32f10x__map_8h_source.html#l00535">stm32f10x_map.h:535</a></div></div>
<div class="ttc" id="agilefox_2library_2src_2stm32f10x__tim_8c_html_ad2d707cecdaf745a5de8804af146da7c"><div class="ttname"><a href="agilefox_2library_2src_2stm32f10x__tim_8c.html#ad2d707cecdaf745a5de8804af146da7c">TIM_SelectOnePulseMode</a></div><div class="ttdeci">void TIM_SelectOnePulseMode(TIM_TypeDef *TIMx, u16 TIM_OPMode)</div><div class="ttdef"><b>Definition:</b> <a href="agilefox_2library_2src_2stm32f10x__tim_8c_source.html#l02445">stm32f10x_tim.c:2445</a></div></div>
<div class="ttc" id="agilefox_2library_2inc_2stm32f10x__tim_8h_html_a5848617f830d2de688eaff50ed279679"><div class="ttname"><a href="agilefox_2library_2inc_2stm32f10x__tim_8h.html#a5848617f830d2de688eaff50ed279679">IS_TIM_OUTPUT_STATE</a></div><div class="ttdeci">#define IS_TIM_OUTPUT_STATE(STATE)</div><div class="ttdef"><b>Definition:</b> <a href="agilefox_2library_2inc_2stm32f10x__tim_8h_source.html#l00179">stm32f10x_tim.h:179</a></div></div>
<div class="ttc" id="agilefox_2library_2src_2stm32f10x__tim_8c_html_a1a2b18f149e3992df52e18c7e82b517b"><div class="ttname"><a href="agilefox_2library_2src_2stm32f10x__tim_8c.html#a1a2b18f149e3992df52e18c7e82b517b">TIM_SetCompare4</a></div><div class="ttdeci">void TIM_SetCompare4(TIM_TypeDef *TIMx, u16 Compare4)</div><div class="ttdef"><b>Definition:</b> <a href="agilefox_2library_2src_2stm32f10x__tim_8c_source.html#l02642">stm32f10x_tim.c:2642</a></div></div>
<div class="ttc" id="_p_e___types_8h_html_a33594304e786b158f3fb30289278f5af"><div class="ttname"><a href="_p_e___types_8h.html#a33594304e786b158f3fb30289278f5af">uint32_t</a></div><div class="ttdeci">unsigned long int uint32_t</div><div class="ttdef"><b>Definition:</b> <a href="_p_e___types_8h_source.html#l00060">PE_Types.h:60</a></div></div>
<div class="ttc" id="agilefox_2library_2src_2stm32f10x__tim_8c_html_aeeef2c74f0da2b651fe7fcf7cad39b2a"><div class="ttname"><a href="agilefox_2library_2src_2stm32f10x__tim_8c.html#aeeef2c74f0da2b651fe7fcf7cad39b2a">TIM_CCxCmd</a></div><div class="ttdeci">void TIM_CCxCmd(TIM_TypeDef *TIMx, u16 TIM_Channel, u16 TIM_CCx)</div><div class="ttdef"><b>Definition:</b> <a href="agilefox_2library_2src_2stm32f10x__tim_8c_source.html#l02254">stm32f10x_tim.c:2254</a></div></div>
<div class="ttc" id="agilefox_2library_2inc_2stm32f10x__map_8h_html_ab9c5878e85ce02c22d8a374deebd1b6e"><div class="ttname"><a href="agilefox_2library_2inc_2stm32f10x__map_8h.html#ab9c5878e85ce02c22d8a374deebd1b6e">TIM_CCMR1_OC1FE</a></div><div class="ttdeci">#define TIM_CCMR1_OC1FE</div><div class="ttdef"><b>Definition:</b> <a href="agilefox_2library_2inc_2stm32f10x__map_8h_source.html#l03728">stm32f10x_map.h:3728</a></div></div>
<div class="ttc" id="group___c_m_s_i_s___c_m3__core__definitions_html_gaec43007d9998a0a0e01faede4133d6be"><div class="ttname"><a href="group___c_m_s_i_s___c_m3__core__definitions.html#gaec43007d9998a0a0e01faede4133d6be">__IO</a></div><div class="ttdeci">#define __IO</div><div class="ttdef"><b>Definition:</b> <a href="iot-lab___a8-_m3_2library_2_s_t_m32_f10x___std_periph___lib___v3_85_80_2_libraries_2_c_m_s_i_s_241d01c0ea18c1090ebeb06e5ef0ea5eb_source.html#l00116">core_cm3.h:116</a></div></div>
<div class="ttc" id="group___t_i_m___exported__constants_html_ga3c489ac3294f0d8f2ec097da909bc8e0"><div class="ttname"><a href="group___t_i_m___exported__constants.html#ga3c489ac3294f0d8f2ec097da909bc8e0">IS_TIM_LIST2_PERIPH</a></div><div class="ttdeci">#define IS_TIM_LIST2_PERIPH(PERIPH)</div><div class="ttdef"><b>Definition:</b> <a href="iot-lab___a8-_m3_2library_2_s_t_m32_f10x___std_periph___lib___v3_85_80_2_libraries_2_s_t_m32_f10136973e75d85ae0f58fe1d2aa156247f_source.html#l00192">stm32f10x_tim.h:192</a></div></div>
<div class="ttc" id="group___peripheral__declaration_html_ga5125ff6a23a2ed66e2e19bd196128c14"><div class="ttname"><a href="group___peripheral__declaration.html#ga5125ff6a23a2ed66e2e19bd196128c14">TIM5</a></div><div class="ttdeci">#define TIM5</div><div class="ttdef"><b>Definition:</b> <a href="iot-lab___a8-_m3_2library_2_s_t_m32_f10x___std_periph___lib___v3_85_80_2_libraries_2_c_m_s_i_s_26497265545392eb5694b064ae15018db_source.html#l01383">stm32f10x.h:1383</a></div></div>
<div class="ttc" id="agilefox_2library_2inc_2stm32f10x__map_8h_html_a294e216b50edd1c2f891143e1f971048"><div class="ttname"><a href="agilefox_2library_2inc_2stm32f10x__map_8h.html#a294e216b50edd1c2f891143e1f971048">TIM_CCMR2_CC4S</a></div><div class="ttdeci">#define TIM_CCMR2_CC4S</div><div class="ttdef"><b>Definition:</b> <a href="agilefox_2library_2inc_2stm32f10x__map_8h_source.html#l03790">stm32f10x_map.h:3790</a></div></div>
<div class="ttc" id="agilefox_2library_2src_2stm32f10x__tim_8c_html_a497b2f93b97f562ac12357d84b138c32"><div class="ttname"><a href="agilefox_2library_2src_2stm32f10x__tim_8c.html#a497b2f93b97f562ac12357d84b138c32">TIM_ForcedOC4Config</a></div><div class="ttdeci">void TIM_ForcedOC4Config(TIM_TypeDef *TIMx, u16 TIM_ForcedAction)</div><div class="ttdef"><b>Definition:</b> <a href="agilefox_2library_2src_2stm32f10x__tim_8c_source.html#l01509">stm32f10x_tim.c:1509</a></div></div>
<div class="ttc" id="agilefox_2library_2src_2stm32f10x__tim_8c_html_a73409668c0e20fdfaa7a695a98862fa5"><div class="ttname"><a href="agilefox_2library_2src_2stm32f10x__tim_8c.html#a73409668c0e20fdfaa7a695a98862fa5">TIM_OC1FastConfig</a></div><div class="ttdeci">void TIM_OC1FastConfig(TIM_TypeDef *TIMx, u16 TIM_OCFast)</div><div class="ttdef"><b>Definition:</b> <a href="agilefox_2library_2src_2stm32f10x__tim_8c_source.html#l01783">stm32f10x_tim.c:1783</a></div></div>
<div class="ttc" id="group___a_p_b1__peripheral_html_ga7100c45768eea1484f6fd519b53e287d"><div class="ttname"><a href="group___a_p_b1__peripheral.html#ga7100c45768eea1484f6fd519b53e287d">RCC_APB1Periph_TIM14</a></div><div class="ttdeci">#define RCC_APB1Periph_TIM14</div><div class="ttdef"><b>Definition:</b> <a href="iot-lab___a8-_m3_2library_2_s_t_m32_f10x___std_periph___lib___v3_85_80_2_libraries_2_s_t_m32_f10332a049bb05702651d634e295a2d77dc_source.html#l00536">stm32f10x_rcc.h:536</a></div></div>
<div class="ttc" id="agilefox_2library_2inc_2stm32f10x__tim_8h_html_a9dd5baa6b2a44e0f25068a650cbfdd1b"><div class="ttname"><a href="agilefox_2library_2inc_2stm32f10x__tim_8h.html#a9dd5baa6b2a44e0f25068a650cbfdd1b">IS_TIM_ENCODER_MODE</a></div><div class="ttdeci">#define IS_TIM_ENCODER_MODE(MODE)</div><div class="ttdef"><b>Definition:</b> <a href="agilefox_2library_2inc_2stm32f10x__tim_8h_source.html#l00487">stm32f10x_tim.h:487</a></div></div>
<div class="ttc" id="agilefox_2library_2inc_2stm32f10x__map_8h_html_ad07504497b70af628fa1aee8fe7ef63c"><div class="ttname"><a href="agilefox_2library_2inc_2stm32f10x__map_8h.html#ad07504497b70af628fa1aee8fe7ef63c">TIM_CR2_TI1S</a></div><div class="ttdeci">#define TIM_CR2_TI1S</div><div class="ttdef"><b>Definition:</b> <a href="agilefox_2library_2inc_2stm32f10x__map_8h_source.html#l03642">stm32f10x_map.h:3642</a></div></div>
<div class="ttc" id="agilefox_2library_2inc_2stm32f10x__tim_8h_html_a19ecc5fc2e1ce1697c3dbbb9809ca243"><div class="ttname"><a href="agilefox_2library_2inc_2stm32f10x__tim_8h.html#a19ecc5fc2e1ce1697c3dbbb9809ca243">IS_TIM_IC_FILTER</a></div><div class="ttdeci">#define IS_TIM_IC_FILTER(ICFILTER)</div><div class="ttdef"><b>Definition:</b> <a href="agilefox_2library_2inc_2stm32f10x__tim_8h_source.html#l00667">stm32f10x_tim.h:667</a></div></div>
<div class="ttc" id="agilefox_2library_2inc_2stm32f10x__map_8h_html_a813056b3f90a13c4432aeba55f28957e"><div class="ttname"><a href="agilefox_2library_2inc_2stm32f10x__map_8h.html#a813056b3f90a13c4432aeba55f28957e">TIM_CCER_CC1NE</a></div><div class="ttdeci">#define TIM_CCER_CC1NE</div><div class="ttdef"><b>Definition:</b> <a href="agilefox_2library_2inc_2stm32f10x__map_8h_source.html#l03830">stm32f10x_map.h:3830</a></div></div>
<div class="ttc" id="agilefox_2library_2inc_2stm32f10x__map_8h_html_a1e4968b5500d58d1aebce888da31eb5d"><div class="ttname"><a href="agilefox_2library_2inc_2stm32f10x__map_8h.html#a1e4968b5500d58d1aebce888da31eb5d">TIM_CCMR1_CC1S_0</a></div><div class="ttdeci">#define TIM_CCMR1_CC1S_0</div><div class="ttdef"><b>Definition:</b> <a href="agilefox_2library_2inc_2stm32f10x__map_8h_source.html#l03725">stm32f10x_map.h:3725</a></div></div>
<div class="ttc" id="agilefox_2library_2inc_2stm32f10x__tim_8h_html_ad7385dee1d2b6ce0daf23ceaac4439cd"><div class="ttname"><a href="agilefox_2library_2inc_2stm32f10x__tim_8h.html#ad7385dee1d2b6ce0daf23ceaac4439cd">IS_TIM_OCN_POLARITY</a></div><div class="ttdeci">#define IS_TIM_OCN_POLARITY(POLARITY)</div><div class="ttdef"><b>Definition:</b> <a href="agilefox_2library_2inc_2stm32f10x__tim_8h_source.html#l00172">stm32f10x_tim.h:172</a></div></div>
<div class="ttc" id="agilefox_2library_2inc_2stm32f10x__map_8h_html_ad218af6bd1de72891e1b85d582b766cd"><div class="ttname"><a href="agilefox_2library_2inc_2stm32f10x__map_8h.html#ad218af6bd1de72891e1b85d582b766cd">TIM_CCMR2_IC3F</a></div><div class="ttdeci">#define TIM_CCMR2_IC3F</div><div class="ttdef"><b>Definition:</b> <a href="agilefox_2library_2inc_2stm32f10x__map_8h_source.html#l03810">stm32f10x_map.h:3810</a></div></div>
<div class="ttc" id="agilefox_2library_2src_2stm32f10x__tim_8c_html_afccf4b46c777a14d2f4c18cbd3d57b99"><div class="ttname"><a href="agilefox_2library_2src_2stm32f10x__tim_8c.html#afccf4b46c777a14d2f4c18cbd3d57b99">TIM_ClearOC1Ref</a></div><div class="ttdeci">void TIM_ClearOC1Ref(TIM_TypeDef *TIMx, u16 TIM_OCClear)</div><div class="ttdef"><b>Definition:</b> <a href="agilefox_2library_2src_2stm32f10x__tim_8c_source.html#l01915">stm32f10x_tim.c:1915</a></div></div>
<div class="ttc" id="agilefox_2library_2inc_2stm32f10x__type_8h_html_aacbd7ed539db0aacd973a0f6eca34074"><div class="ttname"><a href="agilefox_2library_2inc_2stm32f10x__type_8h.html#aacbd7ed539db0aacd973a0f6eca34074">ITStatus</a></div><div class="ttdeci">enum FlagStatus ITStatus</div></div>
<div class="ttc" id="agilefox_2library_2inc_2stm32f10x__tim_8h_html_a2289b684133ac0b81ddfcd860d01b144"><div class="ttname"><a href="agilefox_2library_2inc_2stm32f10x__tim_8h.html#a2289b684133ac0b81ddfcd860d01b144">TIM_ICSelection_IndirectTI</a></div><div class="ttdeci">#define TIM_ICSelection_IndirectTI</div><div class="ttdef"><b>Definition:</b> <a href="agilefox_2library_2inc_2stm32f10x__tim_8h_source.html#l00271">stm32f10x_tim.h:271</a></div></div>
<div class="ttc" id="agilefox_2library_2src_2stm32f10x__tim_8c_html_a8659326e5208148d2d97897beb625e65"><div class="ttname"><a href="agilefox_2library_2src_2stm32f10x__tim_8c.html#a8659326e5208148d2d97897beb625e65">TIM_CounterModeConfig</a></div><div class="ttdeci">void TIM_CounterModeConfig(TIM_TypeDef *TIMx, u16 TIM_CounterMode)</div><div class="ttdef"><b>Definition:</b> <a href="agilefox_2library_2src_2stm32f10x__tim_8c_source.html#l01266">stm32f10x_tim.c:1266</a></div></div>
<div class="ttc" id="agilefox_2library_2src_2stm32f10x__tim_8c_html_a0d8fd398f0152cbca30efd6dfcebeb1b"><div class="ttname"><a href="agilefox_2library_2src_2stm32f10x__tim_8c.html#a0d8fd398f0152cbca30efd6dfcebeb1b">TIM_GenerateEvent</a></div><div class="ttdeci">void TIM_GenerateEvent(TIM_TypeDef *TIMx, u16 TIM_EventSource)</div><div class="ttdef"><b>Definition:</b> <a href="agilefox_2library_2src_2stm32f10x__tim_8c_source.html#l00928">stm32f10x_tim.c:928</a></div></div>
<div class="ttc" id="group___t_i_m___exported__constants_html_ga421bba71d6e8fbe9a9d422ecd59e79be"><div class="ttname"><a href="group___t_i_m___exported__constants.html#ga421bba71d6e8fbe9a9d422ecd59e79be">IS_TIM_LIST7_PERIPH</a></div><div class="ttdeci">#define IS_TIM_LIST7_PERIPH(PERIPH)</div><div class="ttdef"><b>Definition:</b> <a href="iot-lab___a8-_m3_2library_2_s_t_m32_f10x___std_periph___lib___v3_85_80_2_libraries_2_s_t_m32_f10136973e75d85ae0f58fe1d2aa156247f_source.html#l00238">stm32f10x_tim.h:238</a></div></div>
<div class="ttc" id="group___peripheral__declaration_html_ga87e4b442041d1c03a6af113fbe04a182"><div class="ttname"><a href="group___peripheral__declaration.html#ga87e4b442041d1c03a6af113fbe04a182">TIM15</a></div><div class="ttdeci">#define TIM15</div><div class="ttdef"><b>Definition:</b> <a href="iot-lab___a8-_m3_2library_2_s_t_m32_f10x___std_periph___lib___v3_85_80_2_libraries_2_c_m_s_i_s_26497265545392eb5694b064ae15018db_source.html#l01422">stm32f10x.h:1422</a></div></div>
<div class="ttc" id="agilefox_2library_2inc_2stm32f10x__tim_8h_html_a34427a693157ab177fead9871185bd35"><div class="ttname"><a href="agilefox_2library_2inc_2stm32f10x__tim_8h.html#a34427a693157ab177fead9871185bd35">TIM_SlaveMode_External1</a></div><div class="ttdeci">#define TIM_SlaveMode_External1</div><div class="ttdef"><b>Definition:</b> <a href="agilefox_2library_2inc_2stm32f10x__tim_8h_source.html#l00598">stm32f10x_tim.h:598</a></div></div>
<div class="ttc" id="agilefox_2library_2inc_2stm32f10x__tim_8h_html_a48cc07c5e87b5fd7549b7668f1598ab5"><div class="ttname"><a href="agilefox_2library_2inc_2stm32f10x__tim_8h.html#a48cc07c5e87b5fd7549b7668f1598ab5">IS_TIM_OCPRELOAD_STATE</a></div><div class="ttdeci">#define IS_TIM_OCPRELOAD_STATE(STATE)</div><div class="ttdef"><b>Definition:</b> <a href="agilefox_2library_2inc_2stm32f10x__tim_8h_source.html#l00522">stm32f10x_tim.h:522</a></div></div>
<div class="ttc" id="agilefox_2library_2inc_2stm32f10x__tim_8h_html_aabce6b8865d80929bf69c6c3c7780846"><div class="ttname"><a href="agilefox_2library_2inc_2stm32f10x__tim_8h.html#aabce6b8865d80929bf69c6c3c7780846">IS_TIM_AUTOMATIC_OUTPUT_STATE</a></div><div class="ttdeci">#define IS_TIM_AUTOMATIC_OUTPUT_STATE(STATE)</div><div class="ttdef"><b>Definition:</b> <a href="agilefox_2library_2inc_2stm32f10x__tim_8h_source.html#l00221">stm32f10x_tim.h:221</a></div></div>
<div class="ttc" id="agilefox_2library_2inc_2stm32f10x__map_8h_html_ab0ee123675d8b8f98b5a6eeeccf37912"><div class="ttname"><a href="agilefox_2library_2inc_2stm32f10x__map_8h.html#ab0ee123675d8b8f98b5a6eeeccf37912">TIM_CCMR1_IC1F</a></div><div class="ttdeci">#define TIM_CCMR1_IC1F</div><div class="ttdef"><b>Definition:</b> <a href="agilefox_2library_2inc_2stm32f10x__map_8h_source.html#l03758">stm32f10x_map.h:3758</a></div></div>
<div class="ttc" id="agilefox_2library_2src_2stm32f10x__tim_8c_html_a3944563cf9eb8613bb907489dd76cca1"><div class="ttname"><a href="agilefox_2library_2src_2stm32f10x__tim_8c.html#a3944563cf9eb8613bb907489dd76cca1">TIM_GetITStatus</a></div><div class="ttdeci">ITStatus TIM_GetITStatus(TIM_TypeDef *TIMx, u16 TIM_IT)</div><div class="ttdef"><b>Definition:</b> <a href="agilefox_2library_2src_2stm32f10x__tim_8c_source.html#l02978">stm32f10x_tim.c:2978</a></div></div>
<div class="ttc" id="agilefox_2library_2inc_2stm32f10x__map_8h_html_a3e951cd3f6593e321cf79b662a1deaaa"><div class="ttname"><a href="agilefox_2library_2inc_2stm32f10x__map_8h.html#a3e951cd3f6593e321cf79b662a1deaaa">TIM_CCMR2_OC4PE</a></div><div class="ttdeci">#define TIM_CCMR2_OC4PE</div><div class="ttdef"><b>Definition:</b> <a href="agilefox_2library_2inc_2stm32f10x__map_8h_source.html#l03795">stm32f10x_map.h:3795</a></div></div>
<div class="ttc" id="agilefox_2library_2inc_2stm32f10x__tim_8h_html_a1c2ee68d587d4f48d935c82fe4c3fe1e"><div class="ttname"><a href="agilefox_2library_2inc_2stm32f10x__tim_8h.html#a1c2ee68d587d4f48d935c82fe4c3fe1e">IS_TIM_OC_POLARITY</a></div><div class="ttdeci">#define IS_TIM_OC_POLARITY(POLARITY)</div><div class="ttdef"><b>Definition:</b> <a href="agilefox_2library_2inc_2stm32f10x__tim_8h_source.html#l00165">stm32f10x_tim.h:165</a></div></div>
<div class="ttc" id="agilefox_2library_2inc_2stm32f10x__tim_8h_html_a54d5745fade3b2f8ea1325e7447ca760"><div class="ttname"><a href="agilefox_2library_2inc_2stm32f10x__tim_8h.html#a54d5745fade3b2f8ea1325e7447ca760">TIM_OCMode_Timing</a></div><div class="ttdeci">#define TIM_OCMode_Timing</div><div class="ttdef"><b>Definition:</b> <a href="agilefox_2library_2inc_2stm32f10x__tim_8h_source.html#l00093">stm32f10x_tim.h:93</a></div></div>
<div class="ttc" id="agilefox_2library_2inc_2stm32f10x__tim_8h_html_ad5a9f961e44c8d7c24066ac37ec79cbc"><div class="ttname"><a href="agilefox_2library_2inc_2stm32f10x__tim_8h.html#ad5a9f961e44c8d7c24066ac37ec79cbc">IS_TIM_CCXN</a></div><div class="ttdeci">#define IS_TIM_CCXN(CCXN)</div><div class="ttdef"><b>Definition:</b> <a href="agilefox_2library_2inc_2stm32f10x__tim_8h_source.html#l00200">stm32f10x_tim.h:200</a></div></div>
<div class="ttc" id="group___t_i_m___private___defines_html_ga167dfdf613827d1fdf2e4152497b4bd5"><div class="ttname"><a href="group___t_i_m___private___defines.html#ga167dfdf613827d1fdf2e4152497b4bd5">CCER_CCNE_Set</a></div><div class="ttdeci">#define CCER_CCNE_Set</div><div class="ttdef"><b>Definition:</b> <a href="iot-lab___a8-_m3_2library_2_s_t_m32_f10x___std_periph___lib___v3_85_80_2_libraries_2_s_t_m32_f10b77af78dec4cd1141cb4b9f1caa106d0_source.html#l00051">stm32f10x_tim.c:51</a></div></div>
<div class="ttc" id="struct_t_i_m___time_base_init_type_def_html_a3f140f33bebe1190c2e8286e15c676b1"><div class="ttname"><a href="struct_t_i_m___time_base_init_type_def.html#a3f140f33bebe1190c2e8286e15c676b1">TIM_TimeBaseInitTypeDef::TIM_CounterMode</a></div><div class="ttdeci">u16 TIM_CounterMode</div><div class="ttdef"><b>Definition:</b> <a href="agilefox_2library_2inc_2stm32f10x__tim_8h_source.html#l00030">stm32f10x_tim.h:30</a></div></div>
<div class="ttc" id="group___peripheral__declaration_html_ga73ec606e7dacf17e18c661e8ff8c7c8d"><div class="ttname"><a href="group___peripheral__declaration.html#ga73ec606e7dacf17e18c661e8ff8c7c8d">TIM16</a></div><div class="ttdeci">#define TIM16</div><div class="ttdef"><b>Definition:</b> <a href="iot-lab___a8-_m3_2library_2_s_t_m32_f10x___std_periph___lib___v3_85_80_2_libraries_2_c_m_s_i_s_26497265545392eb5694b064ae15018db_source.html#l01423">stm32f10x.h:1423</a></div></div>
<div class="ttc" id="agilefox_2library_2inc_2stm32f10x__tim_8h_html_a012711b19e8c91f6f352801a3dc0bcc9"><div class="ttname"><a href="agilefox_2library_2inc_2stm32f10x__tim_8h.html#a012711b19e8c91f6f352801a3dc0bcc9">TIM_Channel_3</a></div><div class="ttdeci">#define TIM_Channel_3</div><div class="ttdef"><b>Definition:</b> <a href="agilefox_2library_2inc_2stm32f10x__tim_8h_source.html#l00125">stm32f10x_tim.h:125</a></div></div>
<div class="ttc" id="agilefox_2library_2inc_2stm32f10x__rcc_8h_html_a4974e8b8f11d54fbc0bac1988ff6254c"><div class="ttname"><a href="agilefox_2library_2inc_2stm32f10x__rcc_8h.html#a4974e8b8f11d54fbc0bac1988ff6254c">RCC_APB1Periph_TIM6</a></div><div class="ttdeci">#define RCC_APB1Periph_TIM6</div><div class="ttdef"><b>Definition:</b> <a href="agilefox_2library_2inc_2stm32f10x__rcc_8h_source.html#l00198">stm32f10x_rcc.h:198</a></div></div>
<div class="ttc" id="agilefox_2library_2inc_2stm32f10x__tim_8h_html_a0987091d1d03ba2db065efb66eff3951"><div class="ttname"><a href="agilefox_2library_2inc_2stm32f10x__tim_8h.html#a0987091d1d03ba2db065efb66eff3951">IS_TIM_OCNIDLE_STATE</a></div><div class="ttdeci">#define IS_TIM_OCNIDLE_STATE(STATE)</div><div class="ttdef"><b>Definition:</b> <a href="agilefox_2library_2inc_2stm32f10x__tim_8h_source.html#l00259">stm32f10x_tim.h:259</a></div></div>
<div class="ttc" id="group___t_i_m___exported___functions_html_ga3df4ba3f0727f63ce621e2b2e6035d4f"><div class="ttname"><a href="group___t_i_m___exported___functions.html#ga3df4ba3f0727f63ce621e2b2e6035d4f">TIM_BDTRConfig</a></div><div class="ttdeci">void TIM_BDTRConfig(TIM_TypeDef *TIMx, TIM_BDTRInitTypeDef *TIM_BDTRInitStruct)</div><div class="ttdoc">Configures the: Break feature, dead time, Lock level, the OSSI, the OSSR State and the AOE(automatic ...</div><div class="ttdef"><b>Definition:</b> <a href="agilefox_2library_2src_2stm32f10x__tim_8c_source.html#l00721">stm32f10x_tim.c:721</a></div></div>
<div class="ttc" id="group___t_i_m___exported___functions_html_gab71d1d3d8a15f3be9e74dca51fcca5fa"><div class="ttname"><a href="group___t_i_m___exported___functions.html#gab71d1d3d8a15f3be9e74dca51fcca5fa">TIM_GetCapture3</a></div><div class="ttdeci">u16 TIM_GetCapture3(TIM_TypeDef *TIMx)</div><div class="ttdoc">Gets the TIMx Input Capture 3 value. </div><div class="ttdef"><b>Definition:</b> <a href="agilefox_2library_2src_2stm32f10x__tim_8c_source.html#l02830">stm32f10x_tim.c:2830</a></div></div>
<div class="ttc" id="agilefox_2library_2inc_2stm32f10x__tim_8h_html_ae9721e3731e5fd983c83a9c1d32ef03d"><div class="ttname"><a href="agilefox_2library_2inc_2stm32f10x__tim_8h.html#ae9721e3731e5fd983c83a9c1d32ef03d">IS_TIM_CHANNEL</a></div><div class="ttdeci">#define IS_TIM_CHANNEL(CHANNEL)</div><div class="ttdef"><b>Definition:</b> <a href="agilefox_2library_2inc_2stm32f10x__tim_8h_source.html#l00128">stm32f10x_tim.h:128</a></div></div>
<div class="ttc" id="agilefox_2library_2inc_2stm32f10x__tim_8h_html_ade8506a50fd6ba58273e9da81f6b0b54"><div class="ttname"><a href="agilefox_2library_2inc_2stm32f10x__tim_8h.html#ade8506a50fd6ba58273e9da81f6b0b54">TIM_OutputNState_Disable</a></div><div class="ttdeci">#define TIM_OutputNState_Disable</div><div class="ttdef"><b>Definition:</b> <a href="agilefox_2library_2inc_2stm32f10x__tim_8h_source.html#l00183">stm32f10x_tim.h:183</a></div></div>
<div class="ttc" id="group___t_i_m___private___defines_html_ga17c4ed624aa62f19fd496c3f3bd61137"><div class="ttname"><a href="group___t_i_m___private___defines.html#ga17c4ed624aa62f19fd496c3f3bd61137">CCER_CCE_Set</a></div><div class="ttdeci">#define CCER_CCE_Set</div><div class="ttdef"><b>Definition:</b> <a href="iot-lab___a8-_m3_2library_2_s_t_m32_f10x___std_periph___lib___v3_85_80_2_libraries_2_s_t_m32_f10b77af78dec4cd1141cb4b9f1caa106d0_source.html#l00050">stm32f10x_tim.c:50</a></div></div>
<div class="ttc" id="agilefox_2library_2inc_2stm32f10x__tim_8h_html_acf5e70717f6d13af301331bb043f5d48"><div class="ttname"><a href="agilefox_2library_2inc_2stm32f10x__tim_8h.html#acf5e70717f6d13af301331bb043f5d48">IS_TIM_LOCK_LEVEL</a></div><div class="ttdeci">#define IS_TIM_LOCK_LEVEL(LEVEL)</div><div class="ttdef"><b>Definition:</b> <a href="agilefox_2library_2inc_2stm32f10x__tim_8h_source.html#l00229">stm32f10x_tim.h:229</a></div></div>
<div class="ttc" id="agilefox_2library_2src_2stm32f10x__tim_8c_html_ae4c853a559aa72b65878fad7eebd624d"><div class="ttname"><a href="agilefox_2library_2src_2stm32f10x__tim_8c.html#ae4c853a559aa72b65878fad7eebd624d">TIM_OC3NPolarityConfig</a></div><div class="ttdeci">void TIM_OC3NPolarityConfig(TIM_TypeDef *TIMx, u16 TIM_OCNPolarity)</div><div class="ttdef"><b>Definition:</b> <a href="agilefox_2library_2src_2stm32f10x__tim_8c_source.html#l02190">stm32f10x_tim.c:2190</a></div></div>
<div class="ttc" id="agilefox_2library_2src_2stm32f10x__tim_8c_html_ae23c75f2714f5f7d527312b80f10edcc"><div class="ttname"><a href="agilefox_2library_2src_2stm32f10x__tim_8c.html#ae23c75f2714f5f7d527312b80f10edcc">TIM_ITRxExternalClockConfig</a></div><div class="ttdeci">void TIM_ITRxExternalClockConfig(TIM_TypeDef *TIMx, u16 TIM_InputTriggerSource)</div><div class="ttdef"><b>Definition:</b> <a href="agilefox_2library_2src_2stm32f10x__tim_8c_source.html#l01038">stm32f10x_tim.c:1038</a></div></div>
<div class="ttc" id="agilefox_2library_2inc_2stm32f10x__map_8h_html_a5e8e704f9ce5742f45e15e3b3126aa9d"><div class="ttname"><a href="agilefox_2library_2inc_2stm32f10x__map_8h.html#a5e8e704f9ce5742f45e15e3b3126aa9d">TIM_CCMR1_IC2PSC</a></div><div class="ttdeci">#define TIM_CCMR1_IC2PSC</div><div class="ttdef"><b>Definition:</b> <a href="agilefox_2library_2inc_2stm32f10x__map_8h_source.html#l03764">stm32f10x_map.h:3764</a></div></div>
<div class="ttc" id="agilefox_2library_2src_2stm32f10x__tim_8c_html_ab27b1e3f2118eca505f77ef82471b4c6"><div class="ttname"><a href="agilefox_2library_2src_2stm32f10x__tim_8c.html#ab27b1e3f2118eca505f77ef82471b4c6">TIM_ETRClockMode2Config</a></div><div class="ttdeci">void TIM_ETRClockMode2Config(TIM_TypeDef *TIMx, u16 TIM_ExtTRGPrescaler, u16 TIM_ExtTRGPolarity, u16 ExtTRGFilter)</div><div class="ttdef"><b>Definition:</b> <a href="agilefox_2library_2src_2stm32f10x__tim_8c_source.html#l01165">stm32f10x_tim.c:1165</a></div></div>
<div class="ttc" id="agilefox_2library_2inc_2stm32f10x__tim_8h_html_a500df0646edcf07316a55a652502ca87"><div class="ttname"><a href="agilefox_2library_2inc_2stm32f10x__tim_8h.html#a500df0646edcf07316a55a652502ca87">IS_TIM_EXT_FILTER</a></div><div class="ttdeci">#define IS_TIM_EXT_FILTER(EXTFILTER)</div><div class="ttdef"><b>Definition:</b> <a href="agilefox_2library_2inc_2stm32f10x__tim_8h_source.html#l00670">stm32f10x_tim.h:670</a></div></div>
<div class="ttc" id="group___a_p_b2__peripheral_html_ga24d0145dc172bc27ed580770cf15e4d9"><div class="ttname"><a href="group___a_p_b2__peripheral.html#ga24d0145dc172bc27ed580770cf15e4d9">RCC_APB2Periph_TIM9</a></div><div class="ttdeci">#define RCC_APB2Periph_TIM9</div><div class="ttdef"><b>Definition:</b> <a href="iot-lab___a8-_m3_2library_2_s_t_m32_f10x___std_periph___lib___v3_85_80_2_libraries_2_s_t_m32_f10332a049bb05702651d634e295a2d77dc_source.html#l00515">stm32f10x_rcc.h:515</a></div></div>
<div class="ttc" id="agilefox_2library_2src_2stm32f10x__tim_8c_html_a65f4006d25d77e0c6bf4822280ed6075"><div class="ttname"><a href="agilefox_2library_2src_2stm32f10x__tim_8c.html#a65f4006d25d77e0c6bf4822280ed6075">TIM_OC4FastConfig</a></div><div class="ttdeci">void TIM_OC4FastConfig(TIM_TypeDef *TIMx, u16 TIM_OCFast)</div><div class="ttdef"><b>Definition:</b> <a href="agilefox_2library_2src_2stm32f10x__tim_8c_source.html#l01882">stm32f10x_tim.c:1882</a></div></div>
<div class="ttc" id="struct_t_i_m___type_def_html_a2dee82a7b37cbb2c0e58b3b67a88b0a7"><div class="ttname"><a href="struct_t_i_m___type_def.html#a2dee82a7b37cbb2c0e58b3b67a88b0a7">TIM_TypeDef::CCMR2</a></div><div class="ttdeci">vu16 CCMR2</div><div class="ttdef"><b>Definition:</b> <a href="agilefox_2library_2inc_2stm32f10x__map_8h_source.html#l00539">stm32f10x_map.h:539</a></div></div>
<div class="ttc" id="group___t_i_m___exported___functions_html_ga0a935254e44312b1d78e8684a58db3c1"><div class="ttname"><a href="group___t_i_m___exported___functions.html#ga0a935254e44312b1d78e8684a58db3c1">TIM_CCPreloadControl</a></div><div class="ttdeci">void TIM_CCPreloadControl(TIM_TypeDef *TIMx, FunctionalState NewState)</div><div class="ttdoc">Sets or Resets the TIM peripheral Capture Compare Preload Control bit. </div><div class="ttdef"><b>Definition:</b> <a href="agilefox_2library_2src_2stm32f10x__tim_8c_source.html#l01621">stm32f10x_tim.c:1621</a></div></div>
<div class="ttc" id="agilefox_2library_2inc_2stm32f10x__tim_8h_html_a81e27a982d9707f699451f30314c4274"><div class="ttname"><a href="agilefox_2library_2inc_2stm32f10x__tim_8h.html#a81e27a982d9707f699451f30314c4274">IS_TIM_OUTPUTN_STATE</a></div><div class="ttdeci">#define IS_TIM_OUTPUTN_STATE(STATE)</div><div class="ttdef"><b>Definition:</b> <a href="agilefox_2library_2inc_2stm32f10x__tim_8h_source.html#l00186">stm32f10x_tim.h:186</a></div></div>
<div class="ttc" id="group___peripheral__declaration_html_ga5a959a833074d59bf6cc7fb437c65b18"><div class="ttname"><a href="group___peripheral__declaration.html#ga5a959a833074d59bf6cc7fb437c65b18">TIM13</a></div><div class="ttdeci">#define TIM13</div><div class="ttdef"><b>Definition:</b> <a href="iot-lab___a8-_m3_2library_2_s_t_m32_f10x___std_periph___lib___v3_85_80_2_libraries_2_c_m_s_i_s_26497265545392eb5694b064ae15018db_source.html#l01387">stm32f10x.h:1387</a></div></div>
<div class="ttc" id="agilefox_2library_2inc_2stm32f10x__map_8h_html_a3bf610cf77c3c6c936ce7c4f85992e6c"><div class="ttname"><a href="agilefox_2library_2inc_2stm32f10x__map_8h.html#a3bf610cf77c3c6c936ce7c4f85992e6c">TIM_CCMR1_OC2FE</a></div><div class="ttdeci">#define TIM_CCMR1_OC2FE</div><div class="ttdef"><b>Definition:</b> <a href="agilefox_2library_2inc_2stm32f10x__map_8h_source.html#l03742">stm32f10x_map.h:3742</a></div></div>
<div class="ttc" id="agilefox_2library_2src_2stm32f10x__tim_8c_html_a6e0105e34ca4cb8d4128e121d4a7f31c"><div class="ttname"><a href="agilefox_2library_2src_2stm32f10x__tim_8c.html#a6e0105e34ca4cb8d4128e121d4a7f31c">TIM_SetIC3Prescaler</a></div><div class="ttdeci">void TIM_SetIC3Prescaler(TIM_TypeDef *TIMx, u16 TIM_ICPSC)</div><div class="ttdef"><b>Definition:</b> <a href="agilefox_2library_2src_2stm32f10x__tim_8c_source.html#l02722">stm32f10x_tim.c:2722</a></div></div>
<div class="ttc" id="agilefox_2library_2src_2stm32f10x__tim_8c_html_ac961275a78de716feca693d4aa98a626"><div class="ttname"><a href="agilefox_2library_2src_2stm32f10x__tim_8c.html#ac961275a78de716feca693d4aa98a626">TIM_DMACmd</a></div><div class="ttdeci">void TIM_DMACmd(TIM_TypeDef *TIMx, u16 TIM_DMASource, FunctionalState NewState)</div><div class="ttdef"><b>Definition:</b> <a href="agilefox_2library_2src_2stm32f10x__tim_8c_source.html#l00988">stm32f10x_tim.c:988</a></div></div>
<div class="ttc" id="agilefox_2library_2inc_2stm32f10x__tim_8h_html_a489ea1fed28375dec49cf1b8dfac47ca"><div class="ttname"><a href="agilefox_2library_2inc_2stm32f10x__tim_8h.html#a489ea1fed28375dec49cf1b8dfac47ca">IS_TIM_EXT_POLARITY</a></div><div class="ttdeci">#define IS_TIM_EXT_POLARITY(POLARITY)</div><div class="ttdef"><b>Definition:</b> <a href="agilefox_2library_2inc_2stm32f10x__tim_8h_source.html#l00465">stm32f10x_tim.h:465</a></div></div>
<div class="ttc" id="agilefox_2library_2inc_2stm32f10x__map_8h_html_a2eabcc7e322b02c9c406b3ff70308260"><div class="ttname"><a href="agilefox_2library_2inc_2stm32f10x__map_8h.html#a2eabcc7e322b02c9c406b3ff70308260">TIM_CCMR2_CC3S</a></div><div class="ttdeci">#define TIM_CCMR2_CC3S</div><div class="ttdef"><b>Definition:</b> <a href="agilefox_2library_2inc_2stm32f10x__map_8h_source.html#l03776">stm32f10x_map.h:3776</a></div></div>
<div class="ttc" id="agilefox_2library_2inc_2stm32f10x__tim_8h_html_a91d219d7a210eb0a4bb49d72bda6b321"><div class="ttname"><a href="agilefox_2library_2inc_2stm32f10x__tim_8h.html#a91d219d7a210eb0a4bb49d72bda6b321">IS_TIM_IC_PRESCALER</a></div><div class="ttdeci">#define IS_TIM_IC_PRESCALER(PRESCALER)</div><div class="ttdef"><b>Definition:</b> <a href="agilefox_2library_2inc_2stm32f10x__tim_8h_source.html#l00284">stm32f10x_tim.h:284</a></div></div>
<div class="ttc" id="struct_t_i_m___o_c_init_type_def_html_aae7d72f8eb93085bb976167d30b138ff"><div class="ttname"><a href="struct_t_i_m___o_c_init_type_def.html#aae7d72f8eb93085bb976167d30b138ff">TIM_OCInitTypeDef::TIM_OCPolarity</a></div><div class="ttdeci">u16 TIM_OCPolarity</div><div class="ttdef"><b>Definition:</b> <a href="agilefox_2library_2inc_2stm32f10x__tim_8h_source.html#l00043">stm32f10x_tim.h:43</a></div></div>
<div class="ttc" id="agilefox_2library_2inc_2stm32f10x__rcc_8h_html_a742bab2f04cebe587574b53f7107aeaf"><div class="ttname"><a href="agilefox_2library_2inc_2stm32f10x__rcc_8h.html#a742bab2f04cebe587574b53f7107aeaf">RCC_APB1Periph_TIM2</a></div><div class="ttdeci">#define RCC_APB1Periph_TIM2</div><div class="ttdef"><b>Definition:</b> <a href="agilefox_2library_2inc_2stm32f10x__rcc_8h_source.html#l00194">stm32f10x_rcc.h:194</a></div></div>
<div class="ttc" id="agilefox_2library_2inc_2stm32f10x__tim_8h_html_a6406de8131ae53ee29740c3e8627b098"><div class="ttname"><a href="agilefox_2library_2inc_2stm32f10x__tim_8h.html#a6406de8131ae53ee29740c3e8627b098">IS_TIM_GET_FLAG</a></div><div class="ttdeci">#define IS_TIM_GET_FLAG(FLAG)</div><div class="ttdef"><b>Definition:</b> <a href="agilefox_2library_2inc_2stm32f10x__tim_8h_source.html#l00626">stm32f10x_tim.h:626</a></div></div>
<div class="ttc" id="agilefox_2library_2inc_2stm32f10x__tim_8h_html_a5297586b42da9263ac4f767c83202fed"><div class="ttname"><a href="agilefox_2library_2inc_2stm32f10x__tim_8h.html#a5297586b42da9263ac4f767c83202fed">IS_TIM_OCCLEAR_STATE</a></div><div class="ttdeci">#define IS_TIM_OCCLEAR_STATE(STATE)</div><div class="ttdef"><b>Definition:</b> <a href="agilefox_2library_2inc_2stm32f10x__tim_8h_source.html#l00536">stm32f10x_tim.h:536</a></div></div>
<div class="ttc" id="agilefox_2library_2inc_2stm32f10x__map_8h_html_a940b041ab5975311f42f26d314a4b621"><div class="ttname"><a href="agilefox_2library_2inc_2stm32f10x__map_8h.html#a940b041ab5975311f42f26d314a4b621">TIM_CCER_CC4E</a></div><div class="ttdeci">#define TIM_CCER_CC4E</div><div class="ttdef"><b>Definition:</b> <a href="agilefox_2library_2inc_2stm32f10x__map_8h_source.html#l03840">stm32f10x_map.h:3840</a></div></div>
<div class="ttc" id="struct_t_i_m___i_c_init_type_def_html_a70ccc8b1a7d9f0f8edba13fb658bb6a0"><div class="ttname"><a href="struct_t_i_m___i_c_init_type_def.html#a70ccc8b1a7d9f0f8edba13fb658bb6a0">TIM_ICInitTypeDef::TIM_ICSelection</a></div><div class="ttdeci">u16 TIM_ICSelection</div><div class="ttdef"><b>Definition:</b> <a href="agilefox_2library_2inc_2stm32f10x__tim_8h_source.html#l00054">stm32f10x_tim.h:54</a></div></div>
<div class="ttc" id="agilefox_2library_2inc_2stm32f10x__tim_8h_html_abe598596b7dbcac446a4918105fa95a6"><div class="ttname"><a href="agilefox_2library_2inc_2stm32f10x__tim_8h.html#abe598596b7dbcac446a4918105fa95a6">TIM_ICPolarity_Rising</a></div><div class="ttdeci">#define TIM_ICPolarity_Rising</div><div class="ttdef"><b>Definition:</b> <a href="agilefox_2library_2inc_2stm32f10x__tim_8h_source.html#l00263">stm32f10x_tim.h:263</a></div></div>
<div class="ttc" id="agilefox_2library_2inc_2stm32f10x__map_8h_html_a95291df1eaf532c5c996d176648938eb"><div class="ttname"><a href="agilefox_2library_2inc_2stm32f10x__map_8h.html#a95291df1eaf532c5c996d176648938eb">TIM_CCMR1_CC1S</a></div><div class="ttdeci">#define TIM_CCMR1_CC1S</div><div class="ttdef"><b>Definition:</b> <a href="agilefox_2library_2inc_2stm32f10x__map_8h_source.html#l03724">stm32f10x_map.h:3724</a></div></div>
<div class="ttc" id="group___t_i_m___private___defines_html_ga43819484b70fd8f2f2aa02d4131c9841"><div class="ttname"><a href="group___t_i_m___private___defines.html#ga43819484b70fd8f2f2aa02d4131c9841">SMCR_ETR_Mask</a></div><div class="ttdeci">#define SMCR_ETR_Mask</div><div class="ttdef"><b>Definition:</b> <a href="iot-lab___a8-_m3_2library_2_s_t_m32_f10x___std_periph___lib___v3_85_80_2_libraries_2_s_t_m32_f10b77af78dec4cd1141cb4b9f1caa106d0_source.html#l00048">stm32f10x_tim.c:48</a></div></div>
<div class="ttc" id="agilefox_2library_2src_2stm32f10x__tim_8c_html_aa0dce2a8c2a39de75ed329ec66221fb1"><div class="ttname"><a href="agilefox_2library_2src_2stm32f10x__tim_8c.html#aa0dce2a8c2a39de75ed329ec66221fb1">TIM_OC1PreloadConfig</a></div><div class="ttdeci">void TIM_OC1PreloadConfig(TIM_TypeDef *TIMx, u16 TIM_OCPreload)</div><div class="ttdef"><b>Definition:</b> <a href="agilefox_2library_2src_2stm32f10x__tim_8c_source.html#l01652">stm32f10x_tim.c:1652</a></div></div>
<div class="ttc" id="group___t_i_m___exported___functions_html_ga83fd58c9416802d9638bbe1715c98932"><div class="ttname"><a href="group___t_i_m___exported___functions.html#ga83fd58c9416802d9638bbe1715c98932">TIM_TimeBaseInit</a></div><div class="ttdeci">void TIM_TimeBaseInit(TIM_TypeDef *TIMx, TIM_TimeBaseInitTypeDef *TIM_TimeBaseInitStruct)</div><div class="ttdoc">Initializes the TIMx Time Base Unit peripheral according to the specified parameters in the TIM_TimeB...</div><div class="ttdef"><b>Definition:</b> <a href="agilefox_2library_2src_2stm32f10x__tim_8c_source.html#l00198">stm32f10x_tim.c:198</a></div></div>
<div class="ttc" id="group___t_i_m___exported___functions_html_ga9e6a153dd6552e4e1188eba227316f7f"><div class="ttname"><a href="group___t_i_m___exported___functions.html#ga9e6a153dd6552e4e1188eba227316f7f">TIM_ICInit</a></div><div class="ttdeci">void TIM_ICInit(TIM_TypeDef *TIMx, TIM_ICInitTypeDef *TIM_ICInitStruct)</div><div class="ttdoc">Initializes the TIM peripheral according to the specified parameters in the TIM_ICInitStruct. </div><div class="ttdef"><b>Definition:</b> <a href="agilefox_2library_2src_2stm32f10x__tim_8c_source.html#l00585">stm32f10x_tim.c:585</a></div></div>
<div class="ttc" id="agilefox_2library_2inc_2stm32f10x__map_8h_html_ad51653fd06a591294d432385e794a19e"><div class="ttname"><a href="agilefox_2library_2inc_2stm32f10x__map_8h.html#ad51653fd06a591294d432385e794a19e">TIM_CCMR2_IC4F</a></div><div class="ttdeci">#define TIM_CCMR2_IC4F</div><div class="ttdef"><b>Definition:</b> <a href="agilefox_2library_2inc_2stm32f10x__map_8h_source.html#l03820">stm32f10x_map.h:3820</a></div></div>
<div class="ttc" id="agilefox_2library_2inc_2stm32f10x__map_8h_html_ad974d7c91edf6f1bd47e892b3b6f7565"><div class="ttname"><a href="agilefox_2library_2inc_2stm32f10x__map_8h.html#ad974d7c91edf6f1bd47e892b3b6f7565">TIM_CR2_OIS3</a></div><div class="ttdeci">#define TIM_CR2_OIS3</div><div class="ttdef"><b>Definition:</b> <a href="agilefox_2library_2inc_2stm32f10x__map_8h_source.html#l03647">stm32f10x_map.h:3647</a></div></div>
<div class="ttc" id="agilefox_2library_2inc_2stm32f10x__tim_8h_html_a31ba16dd70ad4d99adc911f7bf6662e5"><div class="ttname"><a href="agilefox_2library_2inc_2stm32f10x__tim_8h.html#a31ba16dd70ad4d99adc911f7bf6662e5">TIM_Break_Disable</a></div><div class="ttdeci">#define TIM_Break_Disable</div><div class="ttdef"><b>Definition:</b> <a href="agilefox_2library_2inc_2stm32f10x__tim_8h_source.html#l00205">stm32f10x_tim.h:205</a></div></div>
<div class="ttc" id="agilefox_2library_2inc_2stm32f10x__map_8h_html_a2326bafe64ba2ebdde908d66219eaa6f"><div class="ttname"><a href="agilefox_2library_2inc_2stm32f10x__map_8h.html#a2326bafe64ba2ebdde908d66219eaa6f">TIM_CCMR1_OC2M</a></div><div class="ttdeci">#define TIM_CCMR1_OC2M</div><div class="ttdef"><b>Definition:</b> <a href="agilefox_2library_2inc_2stm32f10x__map_8h_source.html#l03745">stm32f10x_map.h:3745</a></div></div>
<div class="ttc" id="group___peripheral__declaration_html_ga3cfac9f2e43673f790f8668d48b4b92b"><div class="ttname"><a href="group___peripheral__declaration.html#ga3cfac9f2e43673f790f8668d48b4b92b">TIM2</a></div><div class="ttdeci">#define TIM2</div><div class="ttdef"><b>Definition:</b> <a href="iot-lab___a8-_m3_2library_2_s_t_m32_f10x___std_periph___lib___v3_85_80_2_libraries_2_c_m_s_i_s_26497265545392eb5694b064ae15018db_source.html#l01380">stm32f10x.h:1380</a></div></div>
<div class="ttc" id="agilefox_2library_2inc_2stm32f10x__map_8h_html_ae92349731a6107e0f3a251b44a67c7ea"><div class="ttname"><a href="agilefox_2library_2inc_2stm32f10x__map_8h.html#ae92349731a6107e0f3a251b44a67c7ea">TIM_SMCR_SMS</a></div><div class="ttdeci">#define TIM_SMCR_SMS</div><div class="ttdef"><b>Definition:</b> <a href="agilefox_2library_2inc_2stm32f10x__map_8h_source.html#l03653">stm32f10x_map.h:3653</a></div></div>
<div class="ttc" id="agilefox_2library_2src_2stm32f10x__tim_8c_html_a2fabb6a316cc4490823c08af173f9877"><div class="ttname"><a href="agilefox_2library_2src_2stm32f10x__tim_8c.html#a2fabb6a316cc4490823c08af173f9877">TIM_ClearOC4Ref</a></div><div class="ttdeci">void TIM_ClearOC4Ref(TIM_TypeDef *TIMx, u16 TIM_OCClear)</div><div class="ttdef"><b>Definition:</b> <a href="agilefox_2library_2src_2stm32f10x__tim_8c_source.html#l02011">stm32f10x_tim.c:2011</a></div></div>
<div class="ttc" id="group___t_i_m___exported___functions_html_ga90d4a358d4e6d4c5ed17dc1d6beb5f30"><div class="ttname"><a href="group___t_i_m___exported___functions.html#ga90d4a358d4e6d4c5ed17dc1d6beb5f30">TIM_OC3Init</a></div><div class="ttdeci">void TIM_OC3Init(TIM_TypeDef *TIMx, TIM_OCInitTypeDef *TIM_OCInitStruct)</div><div class="ttdoc">Initializes the TIMx Channel3 according to the specified parameters in the TIM_OCInitStruct. </div><div class="ttdef"><b>Definition:</b> <a href="agilefox_2library_2src_2stm32f10x__tim_8c_source.html#l00420">stm32f10x_tim.c:420</a></div></div>
<div class="ttc" id="struct_t_i_m___type_def_html_a401f7a8197e99b6284df1a9b91fc7653"><div class="ttname"><a href="struct_t_i_m___type_def.html#a401f7a8197e99b6284df1a9b91fc7653">TIM_TypeDef::DCR</a></div><div class="ttdeci">vu16 DCR</div><div class="ttdef"><b>Definition:</b> <a href="agilefox_2library_2inc_2stm32f10x__map_8h_source.html#l00561">stm32f10x_map.h:561</a></div></div>
<div class="ttc" id="struct_t_i_m___b_d_t_r_init_type_def_html_acd52c40b41fe01d7558e1bf57e99887b"><div class="ttname"><a href="struct_t_i_m___b_d_t_r_init_type_def.html#acd52c40b41fe01d7558e1bf57e99887b">TIM_BDTRInitTypeDef::TIM_DeadTime</a></div><div class="ttdeci">u16 TIM_DeadTime</div><div class="ttdef"><b>Definition:</b> <a href="agilefox_2library_2inc_2stm32f10x__tim_8h_source.html#l00065">stm32f10x_tim.h:65</a></div></div>
<div class="ttc" id="agilefox_2library_2inc_2stm32f10x__map_8h_html_a277a096614829feba2d0a4fbb7d3dffc"><div class="ttname"><a href="agilefox_2library_2inc_2stm32f10x__map_8h.html#a277a096614829feba2d0a4fbb7d3dffc">TIM_BDTR_MOE</a></div><div class="ttdeci">#define TIM_BDTR_MOE</div><div class="ttdef"><b>Definition:</b> <a href="agilefox_2library_2inc_2stm32f10x__map_8h_source.html#l03896">stm32f10x_map.h:3896</a></div></div>
<div class="ttc" id="agilefox_2library_2inc_2stm32f10x__map_8h_html_acea10770904af189f3aaeb97b45722aa"><div class="ttname"><a href="agilefox_2library_2inc_2stm32f10x__map_8h.html#acea10770904af189f3aaeb97b45722aa">TIM_CR1_DIR</a></div><div class="ttdeci">#define TIM_CR1_DIR</div><div class="ttdef"><b>Definition:</b> <a href="agilefox_2library_2inc_2stm32f10x__map_8h_source.html#l03619">stm32f10x_map.h:3619</a></div></div>
<div class="ttc" id="agilefox_2library_2inc_2stm32f10x__tim_8h_html_a65ad85cb4ba48660e8f519a1f6c298d2"><div class="ttname"><a href="agilefox_2library_2inc_2stm32f10x__tim_8h.html#a65ad85cb4ba48660e8f519a1f6c298d2">IS_TIM_OCFAST_STATE</a></div><div class="ttdeci">#define IS_TIM_OCFAST_STATE(STATE)</div><div class="ttdef"><b>Definition:</b> <a href="agilefox_2library_2inc_2stm32f10x__tim_8h_source.html#l00529">stm32f10x_tim.h:529</a></div></div>
<div class="ttc" id="group___peripheral__declaration_html_ga65aea6c8b36439e44ad6cde0e6891aab"><div class="ttname"><a href="group___peripheral__declaration.html#ga65aea6c8b36439e44ad6cde0e6891aab">TIM17</a></div><div class="ttdeci">#define TIM17</div><div class="ttdef"><b>Definition:</b> <a href="iot-lab___a8-_m3_2library_2_s_t_m32_f10x___std_periph___lib___v3_85_80_2_libraries_2_c_m_s_i_s_26497265545392eb5694b064ae15018db_source.html#l01424">stm32f10x.h:1424</a></div></div>
<div class="ttc" id="struct_t_i_m___b_d_t_r_init_type_def_html_abc0f14fe18b7b49bb85780cb23a52bb8"><div class="ttname"><a href="struct_t_i_m___b_d_t_r_init_type_def.html#abc0f14fe18b7b49bb85780cb23a52bb8">TIM_BDTRInitTypeDef::TIM_OSSRState</a></div><div class="ttdeci">u16 TIM_OSSRState</div><div class="ttdef"><b>Definition:</b> <a href="agilefox_2library_2inc_2stm32f10x__tim_8h_source.html#l00062">stm32f10x_tim.h:62</a></div></div>
<div class="ttc" id="struct_t_i_m___o_c_init_type_def_html"><div class="ttname"><a href="struct_t_i_m___o_c_init_type_def.html">TIM_OCInitTypeDef</a></div><div class="ttdoc">TIM Output Compare Init structure definition. </div><div class="ttdef"><b>Definition:</b> <a href="agilefox_2library_2inc_2stm32f10x__tim_8h_source.html#l00037">stm32f10x_tim.h:37</a></div></div>
<div class="ttc" id="agilefox_2library_2inc_2stm32f10x__map_8h_html_a769146db660b832f3ef26f892b567bd4"><div class="ttname"><a href="agilefox_2library_2inc_2stm32f10x__map_8h.html#a769146db660b832f3ef26f892b567bd4">TIM_CR2_OIS2N</a></div><div class="ttdeci">#define TIM_CR2_OIS2N</div><div class="ttdef"><b>Definition:</b> <a href="agilefox_2library_2inc_2stm32f10x__map_8h_source.html#l03646">stm32f10x_map.h:3646</a></div></div>
<div class="ttc" id="agilefox_2library_2inc_2stm32f10x__map_8h_html_a387de559d8b16b16f3934fddd2aa969f"><div class="ttname"><a href="agilefox_2library_2inc_2stm32f10x__map_8h.html#a387de559d8b16b16f3934fddd2aa969f">TIM_CCER_CC2NP</a></div><div class="ttdeci">#define TIM_CCER_CC2NP</div><div class="ttdef"><b>Definition:</b> <a href="agilefox_2library_2inc_2stm32f10x__map_8h_source.html#l03835">stm32f10x_map.h:3835</a></div></div>
<div class="ttc" id="agilefox_2library_2inc_2stm32f10x__map_8h_html_aa4f2a9f0cf7b60e3c623af451f141f3c"><div class="ttname"><a href="agilefox_2library_2inc_2stm32f10x__map_8h.html#aa4f2a9f0cf7b60e3c623af451f141f3c">TIM_CR1_UDIS</a></div><div class="ttdeci">#define TIM_CR1_UDIS</div><div class="ttdef"><b>Definition:</b> <a href="agilefox_2library_2inc_2stm32f10x__map_8h_source.html#l03616">stm32f10x_map.h:3616</a></div></div>
<div class="ttc" id="agilefox_2library_2inc_2stm32f10x__tim_8h_html_afd09cf0887b01a15101ba7dd6e2b4ba7"><div class="ttname"><a href="agilefox_2library_2inc_2stm32f10x__tim_8h.html#afd09cf0887b01a15101ba7dd6e2b4ba7">IS_TIM_DMA_LENGTH</a></div><div class="ttdeci">#define IS_TIM_DMA_LENGTH(LENGTH)</div><div class="ttdef"><b>Definition:</b> <a href="agilefox_2library_2inc_2stm32f10x__tim_8h_source.html#l00379">stm32f10x_tim.h:379</a></div></div>
<div class="ttc" id="struct_t_i_m___time_base_init_type_def_html"><div class="ttname"><a href="struct_t_i_m___time_base_init_type_def.html">TIM_TimeBaseInitTypeDef</a></div><div class="ttdoc">TIM Time Base Init structure definition. </div><div class="ttdef"><b>Definition:</b> <a href="agilefox_2library_2inc_2stm32f10x__tim_8h_source.html#l00027">stm32f10x_tim.h:27</a></div></div>
<div class="ttc" id="group___t_i_m___exported__constants_html_ga99fabffbddc9ca930f80a4480daeecbe"><div class="ttname"><a href="group___t_i_m___exported__constants.html#ga99fabffbddc9ca930f80a4480daeecbe">IS_TIM_LIST6_PERIPH</a></div><div class="ttdeci">#define IS_TIM_LIST6_PERIPH(PERIPH)</div><div class="ttdef"><b>Definition:</b> <a href="iot-lab___a8-_m3_2library_2_s_t_m32_f10x___std_periph___lib___v3_85_80_2_libraries_2_s_t_m32_f10136973e75d85ae0f58fe1d2aa156247f_source.html#l00227">stm32f10x_tim.h:227</a></div></div>
<div class="ttc" id="struct_t_i_m___o_c_init_type_def_html_ad2f91a27da1e29a3383952d5e287aab2"><div class="ttname"><a href="struct_t_i_m___o_c_init_type_def.html#ad2f91a27da1e29a3383952d5e287aab2">TIM_OCInitTypeDef::TIM_Pulse</a></div><div class="ttdeci">u16 TIM_Pulse</div><div class="ttdef"><b>Definition:</b> <a href="agilefox_2library_2inc_2stm32f10x__tim_8h_source.html#l00042">stm32f10x_tim.h:42</a></div></div>
<div class="ttc" id="agilefox_2library_2inc_2stm32f10x__tim_8h_html_a53146701cf287a0eca43b9232dffac60"><div class="ttname"><a href="agilefox_2library_2inc_2stm32f10x__tim_8h.html#a53146701cf287a0eca43b9232dffac60">IS_TIM_MSM_STATE</a></div><div class="ttdeci">#define IS_TIM_MSM_STATE(STATE)</div><div class="ttdef"><b>Definition:</b> <a href="agilefox_2library_2inc_2stm32f10x__tim_8h_source.html#l00609">stm32f10x_tim.h:609</a></div></div>
<div class="ttc" id="agilefox_2library_2src_2stm32f10x__tim_8c_html_ab76706a969184d577e392ef9df24ec59"><div class="ttname"><a href="agilefox_2library_2src_2stm32f10x__tim_8c.html#ab76706a969184d577e392ef9df24ec59">TIM_OC2FastConfig</a></div><div class="ttdeci">void TIM_OC2FastConfig(TIM_TypeDef *TIMx, u16 TIM_OCFast)</div><div class="ttdef"><b>Definition:</b> <a href="agilefox_2library_2src_2stm32f10x__tim_8c_source.html#l01816">stm32f10x_tim.c:1816</a></div></div>
<div class="ttc" id="struct_t_i_m___type_def_html_a39be349da94c8a7513e932f3072f368b"><div class="ttname"><a href="struct_t_i_m___type_def.html#a39be349da94c8a7513e932f3072f368b">TIM_TypeDef::CCR3</a></div><div class="ttdeci">vu16 CCR3</div><div class="ttdef"><b>Definition:</b> <a href="agilefox_2library_2inc_2stm32f10x__map_8h_source.html#l00555">stm32f10x_map.h:555</a></div></div>
<div class="ttc" id="group___a_p_b2__peripheral_html_ga5a6217b6200d6679dc7bee4522d6038a"><div class="ttname"><a href="group___a_p_b2__peripheral.html#ga5a6217b6200d6679dc7bee4522d6038a">RCC_APB2Periph_TIM17</a></div><div class="ttdeci">#define RCC_APB2Periph_TIM17</div><div class="ttdef"><b>Definition:</b> <a href="iot-lab___a8-_m3_2library_2_s_t_m32_f10x___std_periph___lib___v3_85_80_2_libraries_2_s_t_m32_f10332a049bb05702651d634e295a2d77dc_source.html#l00514">stm32f10x_rcc.h:514</a></div></div>
<div class="ttc" id="agilefox_2library_2inc_2stm32f10x__type_8h_html_ac9a7e9a35d2513ec15c3b537aaa4fba1"><div class="ttname"><a href="agilefox_2library_2inc_2stm32f10x__type_8h.html#ac9a7e9a35d2513ec15c3b537aaa4fba1">FunctionalState</a></div><div class="ttdeci">FunctionalState</div><div class="ttdef"><b>Definition:</b> <a href="agilefox_2library_2inc_2stm32f10x__type_8h_source.html#l00060">stm32f10x_type.h:60</a></div></div>
<div class="ttc" id="agilefox_2library_2inc_2stm32f10x__tim_8h_html_ace5465bc9e90ba7862b3af9e6cc9b97e"><div class="ttname"><a href="agilefox_2library_2inc_2stm32f10x__tim_8h.html#ace5465bc9e90ba7862b3af9e6cc9b97e">TIM_OCIdleState_Reset</a></div><div class="ttdeci">#define TIM_OCIdleState_Reset</div><div class="ttdef"><b>Definition:</b> <a href="agilefox_2library_2inc_2stm32f10x__tim_8h_source.html#l00250">stm32f10x_tim.h:250</a></div></div>
<div class="ttc" id="agilefox_2library_2src_2stm32f10x__tim_8c_html_aea2d92475510376e3f5ef1cb6bb2aaaa"><div class="ttname"><a href="agilefox_2library_2src_2stm32f10x__tim_8c.html#aea2d92475510376e3f5ef1cb6bb2aaaa">TIM_SetClockDivision</a></div><div class="ttdeci">void TIM_SetClockDivision(TIM_TypeDef *TIMx, u16 TIM_CKD)</div><div class="ttdef"><b>Definition:</b> <a href="agilefox_2library_2src_2stm32f10x__tim_8c_source.html#l02776">stm32f10x_tim.c:2776</a></div></div>
<div class="ttc" id="agilefox_2library_2src_2stm32f10x__tim_8c_html_ac96b0230495fe17f8fff942375586f09"><div class="ttname"><a href="agilefox_2library_2src_2stm32f10x__tim_8c.html#ac96b0230495fe17f8fff942375586f09">TIM_OC1PolarityConfig</a></div><div class="ttdeci">void TIM_OC1PolarityConfig(TIM_TypeDef *TIMx, u16 TIM_OCPolarity)</div><div class="ttdef"><b>Definition:</b> <a href="agilefox_2library_2src_2stm32f10x__tim_8c_source.html#l02043">stm32f10x_tim.c:2043</a></div></div>
<div class="ttc" id="bsp_2boards_2agilefox_2configure_2stm32f10x__conf_8h_html_a631dea7b230e600555f979c62af1de21"><div class="ttname"><a href="bsp_2boards_2agilefox_2configure_2stm32f10x__conf_8h.html#a631dea7b230e600555f979c62af1de21">assert_param</a></div><div class="ttdeci">#define assert_param(expr)</div><div class="ttdef"><b>Definition:</b> <a href="bsp_2boards_2agilefox_2configure_2stm32f10x__conf_8h_source.html#l00169">stm32f10x_conf.h:169</a></div></div>
<div class="ttc" id="agilefox_2library_2inc_2stm32f10x__map_8h_html_acacc4ff7e5b75fd2e4e6b672ccd33a72"><div class="ttname"><a href="agilefox_2library_2inc_2stm32f10x__map_8h.html#acacc4ff7e5b75fd2e4e6b672ccd33a72">TIM_CR1_CKD</a></div><div class="ttdeci">#define TIM_CR1_CKD</div><div class="ttdef"><b>Definition:</b> <a href="agilefox_2library_2inc_2stm32f10x__map_8h_source.html#l03627">stm32f10x_map.h:3627</a></div></div>
<div class="ttc" id="group___t_i_m___exported___functions_html_ga42c2d1025a3937c9d9f38631af86ffa4"><div class="ttname"><a href="group___t_i_m___exported___functions.html#ga42c2d1025a3937c9d9f38631af86ffa4">TIM_SelectHallSensor</a></div><div class="ttdeci">void TIM_SelectHallSensor(TIM_TypeDef *TIMx, FunctionalState NewState)</div><div class="ttdoc">Enables or disables the TIMx&amp;#39;s Hall sensor interface. </div><div class="ttdef"><b>Definition:</b> <a href="agilefox_2library_2src_2stm32f10x__tim_8c_source.html#l02416">stm32f10x_tim.c:2416</a></div></div>
<div class="ttc" id="struct_t_i_m___type_def_html_aa4bb22d5ee6b682984a00f078c6071fe"><div class="ttname"><a href="struct_t_i_m___type_def.html#aa4bb22d5ee6b682984a00f078c6071fe">TIM_TypeDef::CCR1</a></div><div class="ttdeci">vu16 CCR1</div><div class="ttdef"><b>Definition:</b> <a href="agilefox_2library_2inc_2stm32f10x__map_8h_source.html#l00551">stm32f10x_map.h:551</a></div></div>
<div class="ttc" id="struct_t_i_m___type_def_html_ad76da44dc338134b244f4fffb71e1608"><div class="ttname"><a href="struct_t_i_m___type_def.html#ad76da44dc338134b244f4fffb71e1608">TIM_TypeDef::DIER</a></div><div class="ttdeci">vu16 DIER</div><div class="ttdef"><b>Definition:</b> <a href="agilefox_2library_2inc_2stm32f10x__map_8h_source.html#l00531">stm32f10x_map.h:531</a></div></div>
<div class="ttc" id="struct_t_i_m___i_c_init_type_def_html_a6816e1c2479bd97b0d2d2f603973d917"><div class="ttname"><a href="struct_t_i_m___i_c_init_type_def.html#a6816e1c2479bd97b0d2d2f603973d917">TIM_ICInitTypeDef::TIM_ICFilter</a></div><div class="ttdeci">u16 TIM_ICFilter</div><div class="ttdef"><b>Definition:</b> <a href="agilefox_2library_2inc_2stm32f10x__tim_8h_source.html#l00056">stm32f10x_tim.h:56</a></div></div>
<div class="ttc" id="group___peripheral___registers___bits___definition_html_ga41b88bff3f38cec0617ce66fa5aef260"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#ga41b88bff3f38cec0617ce66fa5aef260">TIM_CCER_CC4NP</a></div><div class="ttdeci">#define TIM_CCER_CC4NP</div><div class="ttdef"><b>Definition:</b> <a href="iot-lab___a8-_m3_2library_2_s_t_m32_f10x___std_periph___lib___v3_85_80_2_libraries_2_c_m_s_i_s_26497265545392eb5694b064ae15018db_source.html#l04410">stm32f10x.h:4410</a></div></div>
<div class="ttc" id="struct_t_i_m___type_def_html_a2102e247245928fd103c6f6688506fbf"><div class="ttname"><a href="struct_t_i_m___type_def.html#a2102e247245928fd103c6f6688506fbf">TIM_TypeDef::BDTR</a></div><div class="ttdeci">vu16 BDTR</div><div class="ttdef"><b>Definition:</b> <a href="agilefox_2library_2inc_2stm32f10x__map_8h_source.html#l00559">stm32f10x_map.h:559</a></div></div>
<div class="ttc" id="agilefox_2library_2src_2stm32f10x__tim_8c_html_abf157dc686630ac6b652c0b89a3c2e63"><div class="ttname"><a href="agilefox_2library_2src_2stm32f10x__tim_8c.html#abf157dc686630ac6b652c0b89a3c2e63">TIM_SelectMasterSlaveMode</a></div><div class="ttdeci">void TIM_SelectMasterSlaveMode(TIM_TypeDef *TIMx, u16 TIM_MasterSlaveMode)</div><div class="ttdef"><b>Definition:</b> <a href="agilefox_2library_2src_2stm32f10x__tim_8c_source.html#l02532">stm32f10x_tim.c:2532</a></div></div>
<div class="ttc" id="agilefox_2library_2src_2stm32f10x__tim_8c_html_ae646fc198387123426d400e9d17fb4fa"><div class="ttname"><a href="agilefox_2library_2src_2stm32f10x__tim_8c.html#ae646fc198387123426d400e9d17fb4fa">TIM_SetCompare3</a></div><div class="ttdeci">void TIM_SetCompare3(TIM_TypeDef *TIMx, u16 Compare3)</div><div class="ttdef"><b>Definition:</b> <a href="agilefox_2library_2src_2stm32f10x__tim_8c_source.html#l02624">stm32f10x_tim.c:2624</a></div></div>
<div class="ttc" id="group___peripheral__declaration_html_ga2397f8a0f8e7aa10cf8e8c049e431e53"><div class="ttname"><a href="group___peripheral__declaration.html#ga2397f8a0f8e7aa10cf8e8c049e431e53">TIM12</a></div><div class="ttdeci">#define TIM12</div><div class="ttdef"><b>Definition:</b> <a href="iot-lab___a8-_m3_2library_2_s_t_m32_f10x___std_periph___lib___v3_85_80_2_libraries_2_c_m_s_i_s_26497265545392eb5694b064ae15018db_source.html#l01386">stm32f10x.h:1386</a></div></div>
<div class="ttc" id="agilefox_2library_2inc_2stm32f10x__tim_8h_html_a1ce6c387021e2fdaf3fa3d7cd3eae962"><div class="ttname"><a href="agilefox_2library_2inc_2stm32f10x__tim_8h.html#a1ce6c387021e2fdaf3fa3d7cd3eae962">IS_TIM_INTERNAL_TRIGGER_SELECTION</a></div><div class="ttdeci">#define IS_TIM_INTERNAL_TRIGGER_SELECTION(SELECTION)</div><div class="ttdef"><b>Definition:</b> <a href="agilefox_2library_2inc_2stm32f10x__tim_8h_source.html#l00447">stm32f10x_tim.h:447</a></div></div>
<div class="ttc" id="agilefox_2library_2inc_2stm32f10x__map_8h_html_a0ca0aedba14241caff739afb3c3ee291"><div class="ttname"><a href="agilefox_2library_2inc_2stm32f10x__map_8h.html#a0ca0aedba14241caff739afb3c3ee291">TIM_CCER_CC1P</a></div><div class="ttdeci">#define TIM_CCER_CC1P</div><div class="ttdef"><b>Definition:</b> <a href="agilefox_2library_2inc_2stm32f10x__map_8h_source.html#l03829">stm32f10x_map.h:3829</a></div></div>
<div class="ttc" id="struct_t_i_m___type_def_html"><div class="ttname"><a href="struct_t_i_m___type_def.html">TIM_TypeDef</a></div><div class="ttdoc">TIM. </div><div class="ttdef"><b>Definition:</b> <a href="agilefox_2library_2inc_2stm32f10x__map_8h_source.html#l00523">stm32f10x_map.h:523</a></div></div>
<div class="ttc" id="agilefox_2library_2src_2stm32f10x__tim_8c_html_a19bacbc681216fa072a6998a8eba6a63"><div class="ttname"><a href="agilefox_2library_2src_2stm32f10x__tim_8c.html#a19bacbc681216fa072a6998a8eba6a63">TIM_EncoderInterfaceConfig</a></div><div class="ttdeci">void TIM_EncoderInterfaceConfig(TIM_TypeDef *TIMx, u16 TIM_EncoderMode, u16 TIM_IC1Polarity, u16 TIM_IC2Polarity)</div><div class="ttdef"><b>Definition:</b> <a href="agilefox_2library_2src_2stm32f10x__tim_8c_source.html#l01349">stm32f10x_tim.c:1349</a></div></div>
<div class="ttc" id="agilefox_2library_2inc_2stm32f10x__map_8h_html_ade656832d3ec303a2a7a422638dd560e"><div class="ttname"><a href="agilefox_2library_2inc_2stm32f10x__map_8h.html#ade656832d3ec303a2a7a422638dd560e">TIM_CR2_CCDS</a></div><div class="ttdeci">#define TIM_CR2_CCDS</div><div class="ttdef"><b>Definition:</b> <a href="agilefox_2library_2inc_2stm32f10x__map_8h_source.html#l03635">stm32f10x_map.h:3635</a></div></div>
<div class="ttc" id="agilefox_2library_2inc_2stm32f10x__tim_8h_html_a9298ec9ad2d578a4c54e6c0dd4c03946"><div class="ttname"><a href="agilefox_2library_2inc_2stm32f10x__tim_8h.html#a9298ec9ad2d578a4c54e6c0dd4c03946">IS_TIM_CKD_DIV</a></div><div class="ttdeci">#define IS_TIM_CKD_DIV(DIV)</div><div class="ttdef"><b>Definition:</b> <a href="agilefox_2library_2inc_2stm32f10x__tim_8h_source.html#l00144">stm32f10x_tim.h:144</a></div></div>
<div class="ttc" id="struct_t_i_m___b_d_t_r_init_type_def_html_a8220160e0239f661cf63a91ae9c545aa"><div class="ttname"><a href="struct_t_i_m___b_d_t_r_init_type_def.html#a8220160e0239f661cf63a91ae9c545aa">TIM_BDTRInitTypeDef::TIM_LOCKLevel</a></div><div class="ttdeci">u16 TIM_LOCKLevel</div><div class="ttdef"><b>Definition:</b> <a href="agilefox_2library_2inc_2stm32f10x__tim_8h_source.html#l00064">stm32f10x_tim.h:64</a></div></div>
<div class="ttc" id="agilefox_2library_2inc_2stm32f10x__tim_8h_html_a48b4f15f6346e28087edbb9af2ba4f63"><div class="ttname"><a href="agilefox_2library_2inc_2stm32f10x__tim_8h.html#a48b4f15f6346e28087edbb9af2ba4f63">IS_TIM_OSSR_STATE</a></div><div class="ttdeci">#define IS_TIM_OSSR_STATE(STATE)</div><div class="ttdef"><b>Definition:</b> <a href="agilefox_2library_2inc_2stm32f10x__tim_8h_source.html#l00245">stm32f10x_tim.h:245</a></div></div>
<div class="ttc" id="agilefox_2library_2inc_2stm32f10x__map_8h_html_a4a3ad409f6b147cdcbafbfe29102f3fd"><div class="ttname"><a href="agilefox_2library_2inc_2stm32f10x__map_8h.html#a4a3ad409f6b147cdcbafbfe29102f3fd">TIM_CR1_ARPE</a></div><div class="ttdeci">#define TIM_CR1_ARPE</div><div class="ttdef"><b>Definition:</b> <a href="agilefox_2library_2inc_2stm32f10x__map_8h_source.html#l03625">stm32f10x_map.h:3625</a></div></div>
<div class="ttc" id="group___t_i_m___exported__constants_html_ga120d98895bd48d628028753212b68233"><div class="ttname"><a href="group___t_i_m___exported__constants.html#ga120d98895bd48d628028753212b68233">IS_TIM_LIST8_PERIPH</a></div><div class="ttdeci">#define IS_TIM_LIST8_PERIPH(PERIPH)</div><div class="ttdef"><b>Definition:</b> <a href="iot-lab___a8-_m3_2library_2_s_t_m32_f10x___std_periph___lib___v3_85_80_2_libraries_2_s_t_m32_f10136973e75d85ae0f58fe1d2aa156247f_source.html#l00251">stm32f10x_tim.h:251</a></div></div>
<div class="ttc" id="agilefox_2library_2inc_2stm32f10x__tim_8h_html_a69c62dcc15f9d39108b19b64205d689e"><div class="ttname"><a href="agilefox_2library_2inc_2stm32f10x__tim_8h.html#a69c62dcc15f9d39108b19b64205d689e">IS_TIM_OCIDLE_STATE</a></div><div class="ttdeci">#define IS_TIM_OCIDLE_STATE(STATE)</div><div class="ttdef"><b>Definition:</b> <a href="agilefox_2library_2inc_2stm32f10x__tim_8h_source.html#l00252">stm32f10x_tim.h:252</a></div></div>
<div class="ttc" id="group___peripheral__declaration_html_ga9a3660400b17735e91331f256095810e"><div class="ttname"><a href="group___peripheral__declaration.html#ga9a3660400b17735e91331f256095810e">TIM8</a></div><div class="ttdeci">#define TIM8</div><div class="ttdef"><b>Definition:</b> <a href="iot-lab___a8-_m3_2library_2_s_t_m32_f10x___std_periph___lib___v3_85_80_2_libraries_2_c_m_s_i_s_26497265545392eb5694b064ae15018db_source.html#l01419">stm32f10x.h:1419</a></div></div>
<div class="ttc" id="group___peripheral__declaration_html_gac7b4ed55f9201b498b38c962cca97314"><div class="ttname"><a href="group___peripheral__declaration.html#gac7b4ed55f9201b498b38c962cca97314">TIM6</a></div><div class="ttdeci">#define TIM6</div><div class="ttdef"><b>Definition:</b> <a href="iot-lab___a8-_m3_2library_2_s_t_m32_f10x___std_periph___lib___v3_85_80_2_libraries_2_c_m_s_i_s_26497265545392eb5694b064ae15018db_source.html#l01384">stm32f10x.h:1384</a></div></div>
<div class="ttc" id="struct_t_i_m___o_c_init_type_def_html_af0c2c38c672effcb95b4ba8fc2896d1d"><div class="ttname"><a href="struct_t_i_m___o_c_init_type_def.html#af0c2c38c672effcb95b4ba8fc2896d1d">TIM_OCInitTypeDef::TIM_OutputState</a></div><div class="ttdeci">u16 TIM_OutputState</div><div class="ttdef"><b>Definition:</b> <a href="agilefox_2library_2inc_2stm32f10x__tim_8h_source.html#l00040">stm32f10x_tim.h:40</a></div></div>
<div class="ttc" id="struct_t_i_m___o_c_init_type_def_html_a9c1eab3bbc010aa2c14343fea21fb851"><div class="ttname"><a href="struct_t_i_m___o_c_init_type_def.html#a9c1eab3bbc010aa2c14343fea21fb851">TIM_OCInitTypeDef::TIM_OCNIdleState</a></div><div class="ttdeci">u16 TIM_OCNIdleState</div><div class="ttdef"><b>Definition:</b> <a href="agilefox_2library_2inc_2stm32f10x__tim_8h_source.html#l00046">stm32f10x_tim.h:46</a></div></div>
<div class="ttc" id="struct_t_i_m___o_c_init_type_def_html_ab579643bb5aecb8e0d75af2e648cb5f6"><div class="ttname"><a href="struct_t_i_m___o_c_init_type_def.html#ab579643bb5aecb8e0d75af2e648cb5f6">TIM_OCInitTypeDef::TIM_OCMode</a></div><div class="ttdeci">u16 TIM_OCMode</div><div class="ttdef"><b>Definition:</b> <a href="agilefox_2library_2inc_2stm32f10x__tim_8h_source.html#l00039">stm32f10x_tim.h:39</a></div></div>
<div class="ttc" id="struct_t_i_m___o_c_init_type_def_html_af92a49c44e3564bdbb1d1b7b621ecd98"><div class="ttname"><a href="struct_t_i_m___o_c_init_type_def.html#af92a49c44e3564bdbb1d1b7b621ecd98">TIM_OCInitTypeDef::TIM_OCNPolarity</a></div><div class="ttdeci">u16 TIM_OCNPolarity</div><div class="ttdef"><b>Definition:</b> <a href="agilefox_2library_2inc_2stm32f10x__tim_8h_source.html#l00044">stm32f10x_tim.h:44</a></div></div>
<div class="ttc" id="agilefox_2library_2inc_2stm32f10x__map_8h_html_a352b3c389bde13dd6049de0afdd874f1"><div class="ttname"><a href="agilefox_2library_2inc_2stm32f10x__map_8h.html#a352b3c389bde13dd6049de0afdd874f1">TIM_CR1_CMS</a></div><div class="ttdeci">#define TIM_CR1_CMS</div><div class="ttdef"><b>Definition:</b> <a href="agilefox_2library_2inc_2stm32f10x__map_8h_source.html#l03621">stm32f10x_map.h:3621</a></div></div>
<div class="ttc" id="group___l_p_c___types___public___types_html_ggac9a7e9a35d2513ec15c3b537aaa4fba1ad3a9df141be0ccf10389b640f492b26d"><div class="ttname"><a href="group___l_p_c___types___public___types.html#ggac9a7e9a35d2513ec15c3b537aaa4fba1ad3a9df141be0ccf10389b640f492b26d">DISABLE</a></div><div class="ttdef"><b>Definition:</b> <a href="agilefox_2library_2inc_2stm32f10x__type_8h_source.html#l00060">stm32f10x_type.h:60</a></div></div>
<div class="ttc" id="agilefox_2library_2src_2stm32f10x__tim_8c_html_a0d835bbd759dead2ff8c3c6a30c257e7"><div class="ttname"><a href="agilefox_2library_2src_2stm32f10x__tim_8c.html#a0d835bbd759dead2ff8c3c6a30c257e7">TIM_OC3PolarityConfig</a></div><div class="ttdeci">void TIM_OC3PolarityConfig(TIM_TypeDef *TIMx, u16 TIM_OCPolarity)</div><div class="ttdef"><b>Definition:</b> <a href="agilefox_2library_2src_2stm32f10x__tim_8c_source.html#l02161">stm32f10x_tim.c:2161</a></div></div>
<div class="ttc" id="agilefox_2library_2inc_2stm32f10x__map_8h_html_afc3d11f2e968752bc9ec7131c986c3a6"><div class="ttname"><a href="agilefox_2library_2inc_2stm32f10x__map_8h.html#afc3d11f2e968752bc9ec7131c986c3a6">TIM_CCMR2_IC3PSC</a></div><div class="ttdeci">#define TIM_CCMR2_IC3PSC</div><div class="ttdef"><b>Definition:</b> <a href="agilefox_2library_2inc_2stm32f10x__map_8h_source.html#l03806">stm32f10x_map.h:3806</a></div></div>
<div class="ttc" id="agilefox_2library_2inc_2stm32f10x__tim_8h_html_a7c916798d8f5f4a828afadceb5d38a95"><div class="ttname"><a href="agilefox_2library_2inc_2stm32f10x__tim_8h.html#a7c916798d8f5f4a828afadceb5d38a95">IS_TIM_UPDATE_SOURCE</a></div><div class="ttdeci">#define IS_TIM_UPDATE_SOURCE(SOURCE)</div><div class="ttdef"><b>Definition:</b> <a href="agilefox_2library_2inc_2stm32f10x__tim_8h_source.html#l00515">stm32f10x_tim.h:515</a></div></div>
<div class="ttc" id="group___a_p_b2__peripheral_html_ga774f9082c3331890c06b9fd9deafe549"><div class="ttname"><a href="group___a_p_b2__peripheral.html#ga774f9082c3331890c06b9fd9deafe549">RCC_APB2Periph_TIM15</a></div><div class="ttdeci">#define RCC_APB2Periph_TIM15</div><div class="ttdef"><b>Definition:</b> <a href="iot-lab___a8-_m3_2library_2_s_t_m32_f10x___std_periph___lib___v3_85_80_2_libraries_2_s_t_m32_f10332a049bb05702651d634e295a2d77dc_source.html#l00512">stm32f10x_rcc.h:512</a></div></div>
<div class="ttc" id="agilefox_2library_2inc_2stm32f10x__map_8h_html_aaa6987d980e5c4c71c7d0faa1eb97a45"><div class="ttname"><a href="agilefox_2library_2inc_2stm32f10x__map_8h.html#aaa6987d980e5c4c71c7d0faa1eb97a45">TIM_CR2_MMS</a></div><div class="ttdeci">#define TIM_CR2_MMS</div><div class="ttdef"><b>Definition:</b> <a href="agilefox_2library_2inc_2stm32f10x__map_8h_source.html#l03637">stm32f10x_map.h:3637</a></div></div>
<div class="ttc" id="struct_t_i_m___i_c_init_type_def_html_a77aaa302d1e8d890dbd46388ae393bac"><div class="ttname"><a href="struct_t_i_m___i_c_init_type_def.html#a77aaa302d1e8d890dbd46388ae393bac">TIM_ICInitTypeDef::TIM_ICPrescaler</a></div><div class="ttdeci">u16 TIM_ICPrescaler</div><div class="ttdef"><b>Definition:</b> <a href="agilefox_2library_2inc_2stm32f10x__tim_8h_source.html#l00055">stm32f10x_tim.h:55</a></div></div>
<div class="ttc" id="group___t_i_m___exported___functions_html_ga29eb9f7151ceea94c3988539a5ee91cf"><div class="ttname"><a href="group___t_i_m___exported___functions.html#ga29eb9f7151ceea94c3988539a5ee91cf">TIM_GetCapture1</a></div><div class="ttdeci">u16 TIM_GetCapture1(TIM_TypeDef *TIMx)</div><div class="ttdoc">Gets the TIMx Input Capture 1 value. </div><div class="ttdef"><b>Definition:</b> <a href="agilefox_2library_2src_2stm32f10x__tim_8c_source.html#l02796">stm32f10x_tim.c:2796</a></div></div>
<div class="ttc" id="agilefox_2library_2inc_2stm32f10x__map_8h_html_a20fb9b62a7e8d114fbd180abd9f8ceae"><div class="ttname"><a href="agilefox_2library_2inc_2stm32f10x__map_8h.html#a20fb9b62a7e8d114fbd180abd9f8ceae">TIM_CR2_OIS3N</a></div><div class="ttdeci">#define TIM_CR2_OIS3N</div><div class="ttdef"><b>Definition:</b> <a href="agilefox_2library_2inc_2stm32f10x__map_8h_source.html#l03648">stm32f10x_map.h:3648</a></div></div>
<div class="ttc" id="group___t_i_m___exported___functions_html_ga42b44b9fc2b0798d733720dd6bac1ac0"><div class="ttname"><a href="group___t_i_m___exported___functions.html#ga42b44b9fc2b0798d733720dd6bac1ac0">TIM_ARRPreloadConfig</a></div><div class="ttdeci">void TIM_ARRPreloadConfig(TIM_TypeDef *TIMx, FunctionalState NewState)</div><div class="ttdoc">Enables or disables TIMx peripheral Preload register on ARR. </div><div class="ttdef"><b>Definition:</b> <a href="agilefox_2library_2src_2stm32f10x__tim_8c_source.html#l01538">stm32f10x_tim.c:1538</a></div></div>
<div class="ttc" id="agilefox_2library_2inc_2stm32f10x__map_8h_html_a19a8dd4ea04d262ec4e97b5c7a8677a5"><div class="ttname"><a href="agilefox_2library_2inc_2stm32f10x__map_8h.html#a19a8dd4ea04d262ec4e97b5c7a8677a5">TIM_CCMR1_OC2CE</a></div><div class="ttdeci">#define TIM_CCMR1_OC2CE</div><div class="ttdef"><b>Definition:</b> <a href="agilefox_2library_2inc_2stm32f10x__map_8h_source.html#l03750">stm32f10x_map.h:3750</a></div></div>
<div class="ttc" id="agilefox_2library_2inc_2stm32f10x__tim_8h_html_a623d8592109f4702829ae7fc3806bcb8"><div class="ttname"><a href="agilefox_2library_2inc_2stm32f10x__tim_8h.html#a623d8592109f4702829ae7fc3806bcb8">IS_TIM_IC_SELECTION</a></div><div class="ttdeci">#define IS_TIM_IC_SELECTION(SELECTION)</div><div class="ttdef"><b>Definition:</b> <a href="agilefox_2library_2inc_2stm32f10x__tim_8h_source.html#l00274">stm32f10x_tim.h:274</a></div></div>
<div class="ttc" id="agilefox_2library_2src_2stm32f10x__tim_8c_html_ac0fbaf936965b8ea5b3167a9b74ae79b"><div class="ttname"><a href="agilefox_2library_2src_2stm32f10x__tim_8c.html#ac0fbaf936965b8ea5b3167a9b74ae79b">TIM_SelectSlaveMode</a></div><div class="ttdeci">void TIM_SelectSlaveMode(TIM_TypeDef *TIMx, u16 TIM_SlaveMode)</div><div class="ttdef"><b>Definition:</b> <a href="agilefox_2library_2src_2stm32f10x__tim_8c_source.html#l02506">stm32f10x_tim.c:2506</a></div></div>
<div class="ttc" id="struct_t_i_m___b_d_t_r_init_type_def_html_a5345b79c70196b6287e66e0c8ff516ba"><div class="ttname"><a href="struct_t_i_m___b_d_t_r_init_type_def.html#a5345b79c70196b6287e66e0c8ff516ba">TIM_BDTRInitTypeDef::TIM_AutomaticOutput</a></div><div class="ttdeci">u16 TIM_AutomaticOutput</div><div class="ttdef"><b>Definition:</b> <a href="agilefox_2library_2inc_2stm32f10x__tim_8h_source.html#l00068">stm32f10x_tim.h:68</a></div></div>
<div class="ttc" id="agilefox_2library_2src_2stm32f10x__tim_8c_html_a8fd04c222bcc3c68d0687e8f87254859"><div class="ttname"><a href="agilefox_2library_2src_2stm32f10x__tim_8c.html#a8fd04c222bcc3c68d0687e8f87254859">TIM_CCxNCmd</a></div><div class="ttdeci">void TIM_CCxNCmd(TIM_TypeDef *TIMx, u16 TIM_Channel, u16 TIM_CCxN)</div><div class="ttdef"><b>Definition:</b> <a href="agilefox_2library_2src_2stm32f10x__tim_8c_source.html#l02282">stm32f10x_tim.c:2282</a></div></div>
<div class="ttc" id="group___t_i_m___exported___functions_html_ga64571ebbb58cac39a9e760050175f11c"><div class="ttname"><a href="group___t_i_m___exported___functions.html#ga64571ebbb58cac39a9e760050175f11c">TIM_OC4Init</a></div><div class="ttdeci">void TIM_OC4Init(TIM_TypeDef *TIMx, TIM_OCInitTypeDef *TIM_OCInitStruct)</div><div class="ttdoc">Initializes the TIMx Channel4 according to the specified parameters in the TIM_OCInitStruct. </div><div class="ttdef"><b>Definition:</b> <a href="agilefox_2library_2src_2stm32f10x__tim_8c_source.html#l00512">stm32f10x_tim.c:512</a></div></div>
<div class="ttc" id="group___t_i_m___exported__constants_html_ga24ff46311f2d074ec6bd93f2972d1d9b"><div class="ttname"><a href="group___t_i_m___exported__constants.html#ga24ff46311f2d074ec6bd93f2972d1d9b">IS_TIM_LIST9_PERIPH</a></div><div class="ttdeci">#define IS_TIM_LIST9_PERIPH(PERIPH)</div><div class="ttdef"><b>Definition:</b> <a href="iot-lab___a8-_m3_2library_2_s_t_m32_f10x___std_periph___lib___v3_85_80_2_libraries_2_s_t_m32_f10136973e75d85ae0f58fe1d2aa156247f_source.html#l00268">stm32f10x_tim.h:268</a></div></div>
<div class="ttc" id="agilefox_2library_2inc_2stm32f10x__map_8h_html_a52095cae524adb237339bfee92e8168a"><div class="ttname"><a href="agilefox_2library_2inc_2stm32f10x__map_8h.html#a52095cae524adb237339bfee92e8168a">TIM_CCMR2_OC3M</a></div><div class="ttdeci">#define TIM_CCMR2_OC3M</div><div class="ttdef"><b>Definition:</b> <a href="agilefox_2library_2inc_2stm32f10x__map_8h_source.html#l03783">stm32f10x_map.h:3783</a></div></div>
<div class="ttc" id="group___t_i_m___exported__constants_html_ga9c2699fd3d0c0901f8ac706c3d2dfe10"><div class="ttname"><a href="group___t_i_m___exported__constants.html#ga9c2699fd3d0c0901f8ac706c3d2dfe10">IS_TIM_LIST4_PERIPH</a></div><div class="ttdeci">#define IS_TIM_LIST4_PERIPH(PERIPH)</div><div class="ttdef"><b>Definition:</b> <a href="iot-lab___a8-_m3_2library_2_s_t_m32_f10x___std_periph___lib___v3_85_80_2_libraries_2_s_t_m32_f10136973e75d85ae0f58fe1d2aa156247f_source.html#l00207">stm32f10x_tim.h:207</a></div></div>
<div class="ttc" id="agilefox_2library_2inc_2stm32f10x__tim_8h_html_aa29e33e74c5ff10972357ddd3f47f078"><div class="ttname"><a href="agilefox_2library_2inc_2stm32f10x__tim_8h.html#aa29e33e74c5ff10972357ddd3f47f078">IS_TIM_BREAK_POLARITY</a></div><div class="ttdeci">#define IS_TIM_BREAK_POLARITY(POLARITY)</div><div class="ttdef"><b>Definition:</b> <a href="agilefox_2library_2inc_2stm32f10x__tim_8h_source.html#l00214">stm32f10x_tim.h:214</a></div></div>
<div class="ttc" id="agilefox_2library_2inc_2stm32f10x__tim_8h_html_a29dd5484bdc69a467387bd8059b69f0e"><div class="ttname"><a href="agilefox_2library_2inc_2stm32f10x__tim_8h.html#a29dd5484bdc69a467387bd8059b69f0e">IS_TIM_BREAK_STATE</a></div><div class="ttdeci">#define IS_TIM_BREAK_STATE(STATE)</div><div class="ttdef"><b>Definition:</b> <a href="agilefox_2library_2inc_2stm32f10x__tim_8h_source.html#l00207">stm32f10x_tim.h:207</a></div></div>
<div class="ttc" id="agilefox_2library_2inc_2stm32f10x__rcc_8h_html_a4905c26000a571fa01fc057fe31d254a"><div class="ttname"><a href="agilefox_2library_2inc_2stm32f10x__rcc_8h.html#a4905c26000a571fa01fc057fe31d254a">RCC_APB1Periph_TIM5</a></div><div class="ttdeci">#define RCC_APB1Periph_TIM5</div><div class="ttdef"><b>Definition:</b> <a href="agilefox_2library_2inc_2stm32f10x__rcc_8h_source.html#l00197">stm32f10x_rcc.h:197</a></div></div>
<div class="ttc" id="group___t_i_m___exported___functions_html_ga1556a0b9a5d53506875fd7de0cbc6b1f"><div class="ttname"><a href="group___t_i_m___exported___functions.html#ga1556a0b9a5d53506875fd7de0cbc6b1f">TIM_TimeBaseStructInit</a></div><div class="ttdeci">void TIM_TimeBaseStructInit(TIM_TimeBaseInitTypeDef *TIM_TimeBaseInitStruct)</div><div class="ttdoc">Fills each TIM_TimeBaseInitStruct member with its default value. </div><div class="ttdef"><b>Definition:</b> <a href="agilefox_2library_2src_2stm32f10x__tim_8c_source.html#l00750">stm32f10x_tim.c:750</a></div></div>
<div class="ttc" id="agilefox_2library_2inc_2stm32f10x__tim_8h_html_a88691a07b3976791977d280045b3c850"><div class="ttname"><a href="agilefox_2library_2inc_2stm32f10x__tim_8h.html#a88691a07b3976791977d280045b3c850">TIM_CKD_DIV1</a></div><div class="ttdeci">#define TIM_CKD_DIV1</div><div class="ttdef"><b>Definition:</b> <a href="agilefox_2library_2inc_2stm32f10x__tim_8h_source.html#l00140">stm32f10x_tim.h:140</a></div></div>
<div class="ttc" id="group___a_p_b2__peripheral_html_ga75069120ecbe86920b39c2b75c909438"><div class="ttname"><a href="group___a_p_b2__peripheral.html#ga75069120ecbe86920b39c2b75c909438">RCC_APB2Periph_TIM10</a></div><div class="ttdeci">#define RCC_APB2Periph_TIM10</div><div class="ttdef"><b>Definition:</b> <a href="iot-lab___a8-_m3_2library_2_s_t_m32_f10x___std_periph___lib___v3_85_80_2_libraries_2_s_t_m32_f10332a049bb05702651d634e295a2d77dc_source.html#l00516">stm32f10x_rcc.h:516</a></div></div>
<div class="ttc" id="struct_t_i_m___o_c_init_type_def_html_ae33a1ca0397eb06cbb51c32264cdea13"><div class="ttname"><a href="struct_t_i_m___o_c_init_type_def.html#ae33a1ca0397eb06cbb51c32264cdea13">TIM_OCInitTypeDef::TIM_OutputNState</a></div><div class="ttdeci">u16 TIM_OutputNState</div><div class="ttdef"><b>Definition:</b> <a href="agilefox_2library_2inc_2stm32f10x__tim_8h_source.html#l00041">stm32f10x_tim.h:41</a></div></div>
<div class="ttc" id="agilefox_2library_2src_2stm32f10x__tim_8c_html_a7e3de141bdf5ae70f4a04853f6cf1590"><div class="ttname"><a href="agilefox_2library_2src_2stm32f10x__tim_8c.html#a7e3de141bdf5ae70f4a04853f6cf1590">TIM_DMAConfig</a></div><div class="ttdeci">void TIM_DMAConfig(TIM_TypeDef *TIMx, u16 TIM_DMABase, u16 TIM_DMABurstLength)</div><div class="ttdef"><b>Definition:</b> <a href="agilefox_2library_2src_2stm32f10x__tim_8c_source.html#l00959">stm32f10x_tim.c:959</a></div></div>
<div class="ttc" id="agilefox_2library_2inc_2stm32f10x__map_8h_html_a4029686d3307111d3f9f4400e29e4521"><div class="ttname"><a href="agilefox_2library_2inc_2stm32f10x__map_8h.html#a4029686d3307111d3f9f4400e29e4521">TIM_CCER_CC3NP</a></div><div class="ttdeci">#define TIM_CCER_CC3NP</div><div class="ttdef"><b>Definition:</b> <a href="agilefox_2library_2inc_2stm32f10x__map_8h_source.html#l03839">stm32f10x_map.h:3839</a></div></div>
<div class="ttc" id="agilefox_2library_2inc_2stm32f10x__tim_8h_html_a71710da28a59c007a1d2ddee18a5ffcc"><div class="ttname"><a href="agilefox_2library_2inc_2stm32f10x__tim_8h.html#a71710da28a59c007a1d2ddee18a5ffcc">IS_TIM_ALL_PERIPH</a></div><div class="ttdeci">#define IS_TIM_ALL_PERIPH(PERIPH)</div><div class="ttdef"><b>Definition:</b> <a href="agilefox_2library_2inc_2stm32f10x__tim_8h_source.html#l00073">stm32f10x_tim.h:73</a></div></div>
<div class="ttc" id="agilefox_2library_2src_2stm32f10x__tim_8c_html_af8e1a9098ba6d13caa325f11896bdf12"><div class="ttname"><a href="agilefox_2library_2src_2stm32f10x__tim_8c.html#af8e1a9098ba6d13caa325f11896bdf12">TIM_ClearOC3Ref</a></div><div class="ttdeci">void TIM_ClearOC3Ref(TIM_TypeDef *TIMx, u16 TIM_OCClear)</div><div class="ttdef"><b>Definition:</b> <a href="agilefox_2library_2src_2stm32f10x__tim_8c_source.html#l01979">stm32f10x_tim.c:1979</a></div></div>
<div class="ttc" id="agilefox_2library_2src_2stm32f10x__tim_8c_html_ae574e7d4b63b3c7076b8ce6ac42ad849"><div class="ttname"><a href="agilefox_2library_2src_2stm32f10x__tim_8c.html#ae574e7d4b63b3c7076b8ce6ac42ad849">TIM_SetCounter</a></div><div class="ttdeci">void TIM_SetCounter(TIM_TypeDef *TIMx, u16 Counter)</div><div class="ttdef"><b>Definition:</b> <a href="agilefox_2library_2src_2stm32f10x__tim_8c_source.html#l02553">stm32f10x_tim.c:2553</a></div></div>
<div class="ttc" id="struct_t_i_m___type_def_html_a7fa587c76679f96d27c91953b1ae307f"><div class="ttname"><a href="struct_t_i_m___type_def.html#a7fa587c76679f96d27c91953b1ae307f">TIM_TypeDef::SR</a></div><div class="ttdeci">vu16 SR</div><div class="ttdef"><b>Definition:</b> <a href="agilefox_2library_2inc_2stm32f10x__map_8h_source.html#l00533">stm32f10x_map.h:533</a></div></div>
<div class="ttc" id="struct_t_i_m___o_c_init_type_def_html_a7a6994a1470c512ce6302a1f32f04f4a"><div class="ttname"><a href="struct_t_i_m___o_c_init_type_def.html#a7a6994a1470c512ce6302a1f32f04f4a">TIM_OCInitTypeDef::TIM_OCIdleState</a></div><div class="ttdeci">u16 TIM_OCIdleState</div><div class="ttdef"><b>Definition:</b> <a href="agilefox_2library_2inc_2stm32f10x__tim_8h_source.html#l00045">stm32f10x_tim.h:45</a></div></div>
<div class="ttc" id="agilefox_2library_2inc_2stm32f10x__tim_8h_html_a6f44459b7dfc4138bbc2c3795311c48c"><div class="ttname"><a href="agilefox_2library_2inc_2stm32f10x__tim_8h.html#a6f44459b7dfc4138bbc2c3795311c48c">IS_TIM_COMPLEMENTARY_CHANNEL</a></div><div class="ttdeci">#define IS_TIM_COMPLEMENTARY_CHANNEL(CHANNEL)</div><div class="ttdef"><b>Definition:</b> <a href="agilefox_2library_2inc_2stm32f10x__tim_8h_source.html#l00136">stm32f10x_tim.h:136</a></div></div>
<div class="ttc" id="agilefox_2library_2inc_2stm32f10x__tim_8h_html_ad24fc8836152903b408239284cecfab1"><div class="ttname"><a href="agilefox_2library_2inc_2stm32f10x__tim_8h.html#ad24fc8836152903b408239284cecfab1">IS_TIM_OSSI_STATE</a></div><div class="ttdeci">#define IS_TIM_OSSI_STATE(STATE)</div><div class="ttdef"><b>Definition:</b> <a href="agilefox_2library_2inc_2stm32f10x__tim_8h_source.html#l00238">stm32f10x_tim.h:238</a></div></div>
<div class="ttc" id="agilefox_2library_2src_2stm32f10x__tim_8c_html_a32ec2e6c9473c796c7fbbaec98d83104"><div class="ttname"><a href="agilefox_2library_2src_2stm32f10x__tim_8c.html#a32ec2e6c9473c796c7fbbaec98d83104">TIM_ETRClockMode1Config</a></div><div class="ttdeci">void TIM_ETRClockMode1Config(TIM_TypeDef *TIMx, u16 TIM_ExtTRGPrescaler, u16 TIM_ExtTRGPolarity, u16 ExtTRGFilter)</div><div class="ttdef"><b>Definition:</b> <a href="agilefox_2library_2src_2stm32f10x__tim_8c_source.html#l01115">stm32f10x_tim.c:1115</a></div></div>
<div class="ttc" id="agilefox_2library_2src_2stm32f10x__tim_8c_html_a53ccd2ccc46844ca32f28406956030c8"><div class="ttname"><a href="agilefox_2library_2src_2stm32f10x__tim_8c.html#a53ccd2ccc46844ca32f28406956030c8">TIM_ETRConfig</a></div><div class="ttdeci">void TIM_ETRConfig(TIM_TypeDef *TIMx, u16 TIM_ExtTRGPrescaler, u16 TIM_ExtTRGPolarity, u16 ExtTRGFilter)</div><div class="ttdef"><b>Definition:</b> <a href="agilefox_2library_2src_2stm32f10x__tim_8c_source.html#l01201">stm32f10x_tim.c:1201</a></div></div>
<div class="ttc" id="agilefox_2library_2inc_2stm32f10x__map_8h_html_ad46cce61d3bd83b64257ba75e54ee1aa"><div class="ttname"><a href="agilefox_2library_2inc_2stm32f10x__map_8h.html#ad46cce61d3bd83b64257ba75e54ee1aa">TIM_CCER_CC3NE</a></div><div class="ttdeci">#define TIM_CCER_CC3NE</div><div class="ttdef"><b>Definition:</b> <a href="agilefox_2library_2inc_2stm32f10x__map_8h_source.html#l03838">stm32f10x_map.h:3838</a></div></div>
<div class="ttc" id="agilefox_2library_2inc_2stm32f10x__tim_8h_html_a766dfd8b3c32ec1b8b446f0e2dbe7b97"><div class="ttname"><a href="agilefox_2library_2inc_2stm32f10x__tim_8h.html#a766dfd8b3c32ec1b8b446f0e2dbe7b97">TIM_OSSRState_Disable</a></div><div class="ttdeci">#define TIM_OSSRState_Disable</div><div class="ttdef"><b>Definition:</b> <a href="agilefox_2library_2inc_2stm32f10x__tim_8h_source.html#l00243">stm32f10x_tim.h:243</a></div></div>
<div class="ttc" id="agilefox_2library_2inc_2stm32f10x__tim_8h_html_aa2cb16f281d32c95ab974dc5157bfa63"><div class="ttname"><a href="agilefox_2library_2inc_2stm32f10x__tim_8h.html#aa2cb16f281d32c95ab974dc5157bfa63">IS_TIM_FORCED_ACTION</a></div><div class="ttdeci">#define IS_TIM_FORCED_ACTION(ACTION)</div><div class="ttdef"><b>Definition:</b> <a href="agilefox_2library_2inc_2stm32f10x__tim_8h_source.html#l00479">stm32f10x_tim.h:479</a></div></div>
<div class="ttc" id="agilefox_2library_2inc_2stm32f10x__map_8h_html_a93d86355e5e3b399ed45e1ca83abed2a"><div class="ttname"><a href="agilefox_2library_2inc_2stm32f10x__map_8h.html#a93d86355e5e3b399ed45e1ca83abed2a">TIM_CR1_CEN</a></div><div class="ttdeci">#define TIM_CR1_CEN</div><div class="ttdef"><b>Definition:</b> <a href="agilefox_2library_2inc_2stm32f10x__map_8h_source.html#l03615">stm32f10x_map.h:3615</a></div></div>
<div class="ttc" id="group___peripheral__declaration_html_ga49267c49946fd61db6af8b49bcf16394"><div class="ttname"><a href="group___peripheral__declaration.html#ga49267c49946fd61db6af8b49bcf16394">TIM7</a></div><div class="ttdeci">#define TIM7</div><div class="ttdef"><b>Definition:</b> <a href="iot-lab___a8-_m3_2library_2_s_t_m32_f10x___std_periph___lib___v3_85_80_2_libraries_2_c_m_s_i_s_26497265545392eb5694b064ae15018db_source.html#l01385">stm32f10x.h:1385</a></div></div>
<div class="ttc" id="agilefox_2library_2inc_2stm32f10x__map_8h_html_a76392a4d63674cd0db0a55762458f16c"><div class="ttname"><a href="agilefox_2library_2inc_2stm32f10x__map_8h.html#a76392a4d63674cd0db0a55762458f16c">TIM_CCER_CC2E</a></div><div class="ttdeci">#define TIM_CCER_CC2E</div><div class="ttdef"><b>Definition:</b> <a href="agilefox_2library_2inc_2stm32f10x__map_8h_source.html#l03832">stm32f10x_map.h:3832</a></div></div>
<div class="ttc" id="agilefox_2library_2src_2stm32f10x__tim_8c_html_ab7a8a7a17dbbb9f7cafe4a14ab5883a4"><div class="ttname"><a href="agilefox_2library_2src_2stm32f10x__tim_8c.html#ab7a8a7a17dbbb9f7cafe4a14ab5883a4">TIM_SetIC1Prescaler</a></div><div class="ttdeci">void TIM_SetIC1Prescaler(TIM_TypeDef *TIMx, u16 TIM_ICPSC)</div><div class="ttdef"><b>Definition:</b> <a href="agilefox_2library_2src_2stm32f10x__tim_8c_source.html#l02666">stm32f10x_tim.c:2666</a></div></div>
<div class="ttc" id="agilefox_2library_2inc_2stm32f10x__map_8h_html_a6220a5cd34c7a7a39e10c854aa00d2e5"><div class="ttname"><a href="agilefox_2library_2inc_2stm32f10x__map_8h.html#a6220a5cd34c7a7a39e10c854aa00d2e5">TIM_CCER_CC3P</a></div><div class="ttdeci">#define TIM_CCER_CC3P</div><div class="ttdef"><b>Definition:</b> <a href="agilefox_2library_2inc_2stm32f10x__map_8h_source.html#l03837">stm32f10x_map.h:3837</a></div></div>
<div class="ttc" id="agilefox_2library_2src_2stm32f10x__tim_8c_html_ac3099cedfab44efd0aea96d1cd80c2bb"><div class="ttname"><a href="agilefox_2library_2src_2stm32f10x__tim_8c.html#ac3099cedfab44efd0aea96d1cd80c2bb">TIM_OC2NPolarityConfig</a></div><div class="ttdeci">void TIM_OC2NPolarityConfig(TIM_TypeDef *TIMx, u16 TIM_OCNPolarity)</div><div class="ttdef"><b>Definition:</b> <a href="agilefox_2library_2src_2stm32f10x__tim_8c_source.html#l02131">stm32f10x_tim.c:2131</a></div></div>
<div class="ttc" id="agilefox_2library_2inc_2stm32f10x__map_8h_html_a3136c6e776c6066509d298b6a9b34912"><div class="ttname"><a href="agilefox_2library_2inc_2stm32f10x__map_8h.html#a3136c6e776c6066509d298b6a9b34912">TIM_CCER_CC2P</a></div><div class="ttdeci">#define TIM_CCER_CC2P</div><div class="ttdef"><b>Definition:</b> <a href="agilefox_2library_2inc_2stm32f10x__map_8h_source.html#l03833">stm32f10x_map.h:3833</a></div></div>
<div class="ttc" id="agilefox_2library_2src_2stm32f10x__tim_8c_html_a2dfb5d67b00b5ce78bf2cacbe99ca977"><div class="ttname"><a href="agilefox_2library_2src_2stm32f10x__tim_8c.html#a2dfb5d67b00b5ce78bf2cacbe99ca977">TIM_PrescalerConfig</a></div><div class="ttdeci">void TIM_PrescalerConfig(TIM_TypeDef *TIMx, u16 Prescaler, u16 TIM_PSCReloadMode)</div><div class="ttdef"><b>Definition:</b> <a href="agilefox_2library_2src_2stm32f10x__tim_8c_source.html#l01238">stm32f10x_tim.c:1238</a></div></div>
<div class="ttc" id="agilefox_2library_2src_2stm32f10x__tim_8c_html_a42967f9b08dc149346cc72e699110184"><div class="ttname"><a href="agilefox_2library_2src_2stm32f10x__tim_8c.html#a42967f9b08dc149346cc72e699110184">TIM_ITConfig</a></div><div class="ttdeci">void TIM_ITConfig(TIM_TypeDef *TIMx, u16 TIM_IT, FunctionalState NewState)</div><div class="ttdef"><b>Definition:</b> <a href="agilefox_2library_2src_2stm32f10x__tim_8c_source.html#l00893">stm32f10x_tim.c:893</a></div></div>
<div class="ttc" id="struct_t_i_m___type_def_html_aaf66ecf9152e78064971d15cbf8e74b8"><div class="ttname"><a href="struct_t_i_m___type_def.html#aaf66ecf9152e78064971d15cbf8e74b8">TIM_TypeDef::CR2</a></div><div class="ttdeci">vu16 CR2</div><div class="ttdef"><b>Definition:</b> <a href="agilefox_2library_2inc_2stm32f10x__map_8h_source.html#l00527">stm32f10x_map.h:527</a></div></div>
<div class="ttc" id="struct_t_i_m___b_d_t_r_init_type_def_html_a649d0314640b8813a123a609421828c9"><div class="ttname"><a href="struct_t_i_m___b_d_t_r_init_type_def.html#a649d0314640b8813a123a609421828c9">TIM_BDTRInitTypeDef::TIM_OSSIState</a></div><div class="ttdeci">u16 TIM_OSSIState</div><div class="ttdef"><b>Definition:</b> <a href="agilefox_2library_2inc_2stm32f10x__tim_8h_source.html#l00063">stm32f10x_tim.h:63</a></div></div>
<div class="ttc" id="struct_t_i_m___type_def_html_aa081b81adb37c16bf4993caf9d74b2eb"><div class="ttname"><a href="struct_t_i_m___type_def.html#aa081b81adb37c16bf4993caf9d74b2eb">TIM_TypeDef::RCR</a></div><div class="ttdeci">vu16 RCR</div><div class="ttdef"><b>Definition:</b> <a href="agilefox_2library_2inc_2stm32f10x__map_8h_source.html#l00549">stm32f10x_map.h:549</a></div></div>
<div class="ttc" id="agilefox_2library_2inc_2stm32f10x__map_8h_html_a8f44c50cf9928d2afab014e2ca29baba"><div class="ttname"><a href="agilefox_2library_2inc_2stm32f10x__map_8h.html#a8f44c50cf9928d2afab014e2ca29baba">TIM_CCMR1_OC1CE</a></div><div class="ttdeci">#define TIM_CCMR1_OC1CE</div><div class="ttdef"><b>Definition:</b> <a href="agilefox_2library_2inc_2stm32f10x__map_8h_source.html#l03736">stm32f10x_map.h:3736</a></div></div>
<div class="ttc" id="agilefox_2library_2inc_2stm32f10x__rcc_8h_html_ac951d41a08140a7d38a4faff8dd1e03e"><div class="ttname"><a href="agilefox_2library_2inc_2stm32f10x__rcc_8h.html#ac951d41a08140a7d38a4faff8dd1e03e">RCC_APB2Periph_TIM8</a></div><div class="ttdeci">#define RCC_APB2Periph_TIM8</div><div class="ttdef"><b>Definition:</b> <a href="agilefox_2library_2inc_2stm32f10x__rcc_8h_source.html#l00186">stm32f10x_rcc.h:186</a></div></div>
<div class="ttc" id="agilefox_2library_2inc_2stm32f10x__map_8h_html_a1da114e666b61f09cf25f50cdaa7f81f"><div class="ttname"><a href="agilefox_2library_2inc_2stm32f10x__map_8h.html#a1da114e666b61f09cf25f50cdaa7f81f">TIM_CCER_CC3E</a></div><div class="ttdeci">#define TIM_CCER_CC3E</div><div class="ttdef"><b>Definition:</b> <a href="agilefox_2library_2inc_2stm32f10x__map_8h_source.html#l03836">stm32f10x_map.h:3836</a></div></div>
<div class="ttc" id="agilefox_2library_2inc_2stm32f10x__tim_8h_html_adf4e4e0422bd9c108b184884781d2d46"><div class="ttname"><a href="agilefox_2library_2inc_2stm32f10x__tim_8h.html#adf4e4e0422bd9c108b184884781d2d46">IS_TIM_TRGO_SOURCE</a></div><div class="ttdeci">#define IS_TIM_TRGO_SOURCE(SOURCE)</div><div class="ttdef"><b>Definition:</b> <a href="agilefox_2library_2inc_2stm32f10x__tim_8h_source.html#l00549">stm32f10x_tim.h:549</a></div></div>
<div class="ttc" id="agilefox_2library_2src_2stm32f10x__tim_8c_html_ae9520f93707e6dce84be94a4a586a394"><div class="ttname"><a href="agilefox_2library_2src_2stm32f10x__tim_8c.html#ae9520f93707e6dce84be94a4a586a394">TIM_UpdateRequestConfig</a></div><div class="ttdeci">void TIM_UpdateRequestConfig(TIM_TypeDef *TIMx, u16 TIM_UpdateSource)</div><div class="ttdef"><b>Definition:</b> <a href="agilefox_2library_2src_2stm32f10x__tim_8c_source.html#l02389">stm32f10x_tim.c:2389</a></div></div>
<div class="ttc" id="agilefox_2library_2inc_2stm32f10x__tim_8h_html_a329a32820cdba0af9c4b7a04177e8fdd"><div class="ttname"><a href="agilefox_2library_2inc_2stm32f10x__tim_8h.html#a329a32820cdba0af9c4b7a04177e8fdd">TIM_OCNIdleState_Reset</a></div><div class="ttdeci">#define TIM_OCNIdleState_Reset</div><div class="ttdef"><b>Definition:</b> <a href="agilefox_2library_2inc_2stm32f10x__tim_8h_source.html#l00257">stm32f10x_tim.h:257</a></div></div>
<div class="ttc" id="agilefox_2library_2inc_2stm32f10x__tim_8h_html_a36e47cf625c695a368a68280e950dfbc"><div class="ttname"><a href="agilefox_2library_2inc_2stm32f10x__tim_8h.html#a36e47cf625c695a368a68280e950dfbc">IS_TIM_TRIGGER_SELECTION</a></div><div class="ttdeci">#define IS_TIM_TRIGGER_SELECTION(SELECTION)</div><div class="ttdef"><b>Definition:</b> <a href="agilefox_2library_2inc_2stm32f10x__tim_8h_source.html#l00438">stm32f10x_tim.h:438</a></div></div>
<div class="ttc" id="struct_t_i_m___i_c_init_type_def_html"><div class="ttname"><a href="struct_t_i_m___i_c_init_type_def.html">TIM_ICInitTypeDef</a></div><div class="ttdoc">TIM Input Capture Init structure definition. </div><div class="ttdef"><b>Definition:</b> <a href="agilefox_2library_2inc_2stm32f10x__tim_8h_source.html#l00050">stm32f10x_tim.h:50</a></div></div>
<div class="ttc" id="agilefox_2library_2inc_2stm32f10x__tim_8h_html_a70c6f5ed30a236bac4c690928e742243"><div class="ttname"><a href="agilefox_2library_2inc_2stm32f10x__tim_8h.html#a70c6f5ed30a236bac4c690928e742243">TIM_ICPolarity_Falling</a></div><div class="ttdeci">#define TIM_ICPolarity_Falling</div><div class="ttdef"><b>Definition:</b> <a href="agilefox_2library_2inc_2stm32f10x__tim_8h_source.html#l00264">stm32f10x_tim.h:264</a></div></div>
<div class="ttc" id="struct_t_i_m___type_def_html_a276915da29a7637178afc7aed189f2eb"><div class="ttname"><a href="struct_t_i_m___type_def.html#a276915da29a7637178afc7aed189f2eb">TIM_TypeDef::SMCR</a></div><div class="ttdeci">vu16 SMCR</div><div class="ttdef"><b>Definition:</b> <a href="agilefox_2library_2inc_2stm32f10x__map_8h_source.html#l00529">stm32f10x_map.h:529</a></div></div>
<div class="ttc" id="group___a_p_b2__peripheral_html_gaba591104f4e31b1e8ce98c269035850f"><div class="ttname"><a href="group___a_p_b2__peripheral.html#gaba591104f4e31b1e8ce98c269035850f">RCC_APB2Periph_TIM11</a></div><div class="ttdeci">#define RCC_APB2Periph_TIM11</div><div class="ttdef"><b>Definition:</b> <a href="iot-lab___a8-_m3_2library_2_s_t_m32_f10x___std_periph___lib___v3_85_80_2_libraries_2_s_t_m32_f10332a049bb05702651d634e295a2d77dc_source.html#l00517">stm32f10x_rcc.h:517</a></div></div>
<div class="ttc" id="group___peripheral__declaration_html_ga2dd30f46fad69dd73e1d8941a43daffe"><div class="ttname"><a href="group___peripheral__declaration.html#ga2dd30f46fad69dd73e1d8941a43daffe">TIM14</a></div><div class="ttdeci">#define TIM14</div><div class="ttdef"><b>Definition:</b> <a href="iot-lab___a8-_m3_2library_2_s_t_m32_f10x___std_periph___lib___v3_85_80_2_libraries_2_c_m_s_i_s_26497265545392eb5694b064ae15018db_source.html#l01388">stm32f10x.h:1388</a></div></div>
<div class="ttc" id="agilefox_2library_2src_2stm32f10x__tim_8c_html_a7ab03cac37efa31da6bfb4c9c9c68498"><div class="ttname"><a href="agilefox_2library_2src_2stm32f10x__tim_8c.html#a7ab03cac37efa31da6bfb4c9c9c68498">TIM_SetIC4Prescaler</a></div><div class="ttdeci">void TIM_SetIC4Prescaler(TIM_TypeDef *TIMx, u16 TIM_ICPSC)</div><div class="ttdef"><b>Definition:</b> <a href="agilefox_2library_2src_2stm32f10x__tim_8c_source.html#l02750">stm32f10x_tim.c:2750</a></div></div>
<div class="ttc" id="struct_t_i_m___time_base_init_type_def_html_a738ff90643f12e35df13f4fc9d3b3a20"><div class="ttname"><a href="struct_t_i_m___time_base_init_type_def.html#a738ff90643f12e35df13f4fc9d3b3a20">TIM_TimeBaseInitTypeDef::TIM_ClockDivision</a></div><div class="ttdeci">u16 TIM_ClockDivision</div><div class="ttdef"><b>Definition:</b> <a href="agilefox_2library_2inc_2stm32f10x__tim_8h_source.html#l00032">stm32f10x_tim.h:32</a></div></div>
<div class="ttc" id="group___t_i_m___exported___functions_html_ga2bdc275bcbd2ce9d1ba632e6c89896b7"><div class="ttname"><a href="group___t_i_m___exported___functions.html#ga2bdc275bcbd2ce9d1ba632e6c89896b7">TIM_Cmd</a></div><div class="ttdeci">void TIM_Cmd(TIM_TypeDef *TIMx, FunctionalState NewState)</div><div class="ttdoc">Enables or disables the specified TIM peripheral. </div><div class="ttdef"><b>Definition:</b> <a href="agilefox_2library_2src_2stm32f10x__tim_8c_source.html#l00828">stm32f10x_tim.c:828</a></div></div>
<div class="ttc" id="group___a_p_b2__peripheral_html_ga739d0a5fe583f07f5b6fa320f2d2e53a"><div class="ttname"><a href="group___a_p_b2__peripheral.html#ga739d0a5fe583f07f5b6fa320f2d2e53a">RCC_APB2Periph_TIM16</a></div><div class="ttdeci">#define RCC_APB2Periph_TIM16</div><div class="ttdef"><b>Definition:</b> <a href="iot-lab___a8-_m3_2library_2_s_t_m32_f10x___std_periph___lib___v3_85_80_2_libraries_2_s_t_m32_f10332a049bb05702651d634e295a2d77dc_source.html#l00513">stm32f10x_rcc.h:513</a></div></div>
<div class="ttc" id="group___t_i_m___private___defines_html_ga76469c9f56da4e7705336a6ac0248196"><div class="ttname"><a href="group___t_i_m___private___defines.html#ga76469c9f56da4e7705336a6ac0248196">CCMR_Offset</a></div><div class="ttdeci">#define CCMR_Offset</div><div class="ttdef"><b>Definition:</b> <a href="iot-lab___a8-_m3_2library_2_s_t_m32_f10x___std_periph___lib___v3_85_80_2_libraries_2_s_t_m32_f10b77af78dec4cd1141cb4b9f1caa106d0_source.html#l00049">stm32f10x_tim.c:49</a></div></div>
<div class="ttc" id="agilefox_2library_2inc_2stm32f10x__map_8h_html_a6fd7591e2de10272f7fafb08cdd1b7b0"><div class="ttname"><a href="agilefox_2library_2inc_2stm32f10x__map_8h.html#a6fd7591e2de10272f7fafb08cdd1b7b0">TIM_CCMR2_IC4PSC</a></div><div class="ttdeci">#define TIM_CCMR2_IC4PSC</div><div class="ttdef"><b>Definition:</b> <a href="agilefox_2library_2inc_2stm32f10x__map_8h_source.html#l03816">stm32f10x_map.h:3816</a></div></div>
<div class="ttc" id="struct_t_i_m___i_c_init_type_def_html_acb97723cac0cc6f15d574afacda018c1"><div class="ttname"><a href="struct_t_i_m___i_c_init_type_def.html#acb97723cac0cc6f15d574afacda018c1">TIM_ICInitTypeDef::TIM_ICPolarity</a></div><div class="ttdeci">u16 TIM_ICPolarity</div><div class="ttdef"><b>Definition:</b> <a href="agilefox_2library_2inc_2stm32f10x__tim_8h_source.html#l00053">stm32f10x_tim.h:53</a></div></div>
<div class="ttc" id="agilefox_2library_2inc_2stm32f10x__map_8h_html_a52bb0e50c11c35dcf42aeff7f1c22874"><div class="ttname"><a href="agilefox_2library_2inc_2stm32f10x__map_8h.html#a52bb0e50c11c35dcf42aeff7f1c22874">TIM_CCMR1_CC2S_0</a></div><div class="ttdeci">#define TIM_CCMR1_CC2S_0</div><div class="ttdef"><b>Definition:</b> <a href="agilefox_2library_2inc_2stm32f10x__map_8h_source.html#l03739">stm32f10x_map.h:3739</a></div></div>
<div class="ttc" id="agilefox_2library_2src_2stm32f10x__tim_8c_html_ac6bdeafcb904d30a1262b1e0c743dd76"><div class="ttname"><a href="agilefox_2library_2src_2stm32f10x__tim_8c.html#ac6bdeafcb904d30a1262b1e0c743dd76">TIM_SetCompare1</a></div><div class="ttdeci">void TIM_SetCompare1(TIM_TypeDef *TIMx, u16 Compare1)</div><div class="ttdef"><b>Definition:</b> <a href="agilefox_2library_2src_2stm32f10x__tim_8c_source.html#l02588">stm32f10x_tim.c:2588</a></div></div>
<div class="ttc" id="group___peripheral__declaration_html_ga2e87451fea8dc9380056d3cfc5ed81fb"><div class="ttname"><a href="group___peripheral__declaration.html#ga2e87451fea8dc9380056d3cfc5ed81fb">TIM1</a></div><div class="ttdeci">#define TIM1</div><div class="ttdef"><b>Definition:</b> <a href="iot-lab___a8-_m3_2library_2_s_t_m32_f10x___std_periph___lib___v3_85_80_2_libraries_2_c_m_s_i_s_26497265545392eb5694b064ae15018db_source.html#l01417">stm32f10x.h:1417</a></div></div>
<div class="ttc" id="group___peripheral__declaration_html_ga46b2ad3f5f506f0f8df0d2ec3e767267"><div class="ttname"><a href="group___peripheral__declaration.html#ga46b2ad3f5f506f0f8df0d2ec3e767267">TIM10</a></div><div class="ttdeci">#define TIM10</div><div class="ttdef"><b>Definition:</b> <a href="iot-lab___a8-_m3_2library_2_s_t_m32_f10x___std_periph___lib___v3_85_80_2_libraries_2_c_m_s_i_s_26497265545392eb5694b064ae15018db_source.html#l01426">stm32f10x.h:1426</a></div></div>
<div class="ttc" id="agilefox_2library_2inc_2stm32f10x__type_8h_html_a89136caac2e14c55151f527ac02daaff"><div class="ttname"><a href="agilefox_2library_2inc_2stm32f10x__type_8h.html#a89136caac2e14c55151f527ac02daaff">FlagStatus</a></div><div class="ttdeci">FlagStatus</div><div class="ttdef"><b>Definition:</b> <a href="agilefox_2library_2inc_2stm32f10x__type_8h_source.html#l00058">stm32f10x_type.h:58</a></div></div>
<div class="ttc" id="agilefox_2library_2inc_2stm32f10x__map_8h_html_a3f494b9881e7b97bb2d79f7ad4e79937"><div class="ttname"><a href="agilefox_2library_2inc_2stm32f10x__map_8h.html#a3f494b9881e7b97bb2d79f7ad4e79937">TIM_CCER_CC1E</a></div><div class="ttdeci">#define TIM_CCER_CC1E</div><div class="ttdef"><b>Definition:</b> <a href="agilefox_2library_2inc_2stm32f10x__map_8h_source.html#l03828">stm32f10x_map.h:3828</a></div></div>
<div class="ttc" id="agilefox_2library_2inc_2stm32f10x__tim_8h_html_aba2f2de6fd722b8973e0eddeb8644022"><div class="ttname"><a href="agilefox_2library_2inc_2stm32f10x__tim_8h.html#aba2f2de6fd722b8973e0eddeb8644022">TIM_OCPolarity_High</a></div><div class="ttdeci">#define TIM_OCPolarity_High</div><div class="ttdef"><b>Definition:</b> <a href="agilefox_2library_2inc_2stm32f10x__tim_8h_source.html#l00162">stm32f10x_tim.h:162</a></div></div>
<div class="ttc" id="agilefox_2library_2inc_2stm32f10x__tim_8h_html_a45f530dd241d3b0787b5c2d62cd1b98f"><div class="ttname"><a href="agilefox_2library_2inc_2stm32f10x__tim_8h.html#a45f530dd241d3b0787b5c2d62cd1b98f">IS_TIM_OCM</a></div><div class="ttdeci">#define IS_TIM_OCM(MODE)</div><div class="ttdef"><b>Definition:</b> <a href="agilefox_2library_2inc_2stm32f10x__tim_8h_source.html#l00107">stm32f10x_tim.h:107</a></div></div>
<div class="ttc" id="agilefox_2library_2src_2stm32f10x__tim_8c_html_a656195e8477b82de0d67e4a0fbf74100"><div class="ttname"><a href="agilefox_2library_2src_2stm32f10x__tim_8c.html#a656195e8477b82de0d67e4a0fbf74100">TIM_OC3FastConfig</a></div><div class="ttdeci">void TIM_OC3FastConfig(TIM_TypeDef *TIMx, u16 TIM_OCFast)</div><div class="ttdef"><b>Definition:</b> <a href="agilefox_2library_2src_2stm32f10x__tim_8c_source.html#l01849">stm32f10x_tim.c:1849</a></div></div>
<div class="ttc" id="agilefox_2library_2inc_2stm32f10x__map_8h_html_a52101db4ca2c7b3003f1b16a49b2032c"><div class="ttname"><a href="agilefox_2library_2inc_2stm32f10x__map_8h.html#a52101db4ca2c7b3003f1b16a49b2032c">TIM_SMCR_MSM</a></div><div class="ttdeci">#define TIM_SMCR_MSM</div><div class="ttdef"><b>Definition:</b> <a href="agilefox_2library_2inc_2stm32f10x__map_8h_source.html#l03663">stm32f10x_map.h:3663</a></div></div>
<div class="ttc" id="group___t_i_m___exported___functions_html_ga5273cb65acb885fe7982827b1c6b7d75"><div class="ttname"><a href="group___t_i_m___exported___functions.html#ga5273cb65acb885fe7982827b1c6b7d75">TIM_SelectCCDMA</a></div><div class="ttdeci">void TIM_SelectCCDMA(TIM_TypeDef *TIMx, FunctionalState NewState)</div><div class="ttdoc">Selects the TIMx peripheral Capture Compare DMA source. </div><div class="ttdef"><b>Definition:</b> <a href="agilefox_2library_2src_2stm32f10x__tim_8c_source.html#l01593">stm32f10x_tim.c:1593</a></div></div>
<div class="ttc" id="agilefox_2library_2inc_2stm32f10x__tim_8h_html_af6f9b278c2fa4f05d5a6e0f4b9424e8f"><div class="ttname"><a href="agilefox_2library_2inc_2stm32f10x__tim_8h.html#af6f9b278c2fa4f05d5a6e0f4b9424e8f">IS_TIM_CLEAR_FLAG</a></div><div class="ttdeci">#define IS_TIM_CLEAR_FLAG(PERIPH, TIM_FLAG)</div><div class="ttdef"><b>Definition:</b> <a href="agilefox_2library_2inc_2stm32f10x__tim_8h_source.html#l00639">stm32f10x_tim.h:639</a></div></div>
<div class="ttc" id="agilefox_2library_2inc_2stm32f10x__tim_8h_html_a5b7461e8c9c25f6fa082118c95b02ba1"><div class="ttname"><a href="agilefox_2library_2inc_2stm32f10x__tim_8h.html#a5b7461e8c9c25f6fa082118c95b02ba1">IS_TIM_CCX</a></div><div class="ttdeci">#define IS_TIM_CCX(CCX)</div><div class="ttdef"><b>Definition:</b> <a href="agilefox_2library_2inc_2stm32f10x__tim_8h_source.html#l00193">stm32f10x_tim.h:193</a></div></div>
<div class="ttc" id="agilefox_2library_2inc_2stm32f10x__type_8h_html_affaf7c3f537d7a3370b1bbdda67a2bf6"><div class="ttname"><a href="agilefox_2library_2inc_2stm32f10x__type_8h.html#affaf7c3f537d7a3370b1bbdda67a2bf6">IS_FUNCTIONAL_STATE</a></div><div class="ttdeci">#define IS_FUNCTIONAL_STATE(STATE)</div><div class="ttdef"><b>Definition:</b> <a href="agilefox_2library_2inc_2stm32f10x__type_8h_source.html#l00061">stm32f10x_type.h:61</a></div></div>
<div class="ttc" id="agilefox_2library_2src_2stm32f10x__tim_8c_html_aa214e1cbbb7287d332c47b4a9168f0e8"><div class="ttname"><a href="agilefox_2library_2src_2stm32f10x__tim_8c.html#aa214e1cbbb7287d332c47b4a9168f0e8">TIM_ClearITPendingBit</a></div><div class="ttdeci">void TIM_ClearITPendingBit(TIM_TypeDef *TIMx, u16 TIM_IT)</div><div class="ttdef"><b>Definition:</b> <a href="agilefox_2library_2src_2stm32f10x__tim_8c_source.html#l03021">stm32f10x_tim.c:3021</a></div></div>
<div class="ttc" id="group___l_p_c___types___public___types_html_gga89136caac2e14c55151f527ac02daaffab44c8101cc294c074709ec1b14211792"><div class="ttname"><a href="group___l_p_c___types___public___types.html#gga89136caac2e14c55151f527ac02daaffab44c8101cc294c074709ec1b14211792">SET</a></div><div class="ttdef"><b>Definition:</b> <a href="agilefox_2library_2inc_2stm32f10x__type_8h_source.html#l00058">stm32f10x_type.h:58</a></div></div>
<div class="ttc" id="agilefox_2library_2src_2stm32f10x__tim_8c_html_a8eecb7d018e7211413a496b5a6c456ac"><div class="ttname"><a href="agilefox_2library_2src_2stm32f10x__tim_8c.html#a8eecb7d018e7211413a496b5a6c456ac">TIM_OC1NPolarityConfig</a></div><div class="ttdeci">void TIM_OC1NPolarityConfig(TIM_TypeDef *TIMx, u16 TIM_OCNPolarity)</div><div class="ttdef"><b>Definition:</b> <a href="agilefox_2library_2src_2stm32f10x__tim_8c_source.html#l02072">stm32f10x_tim.c:2072</a></div></div>
<div class="ttc" id="agilefox_2library_2inc_2stm32f10x__map_8h_html_a1aa54ddf87a4b339881a8d5368ec80eb"><div class="ttname"><a href="agilefox_2library_2inc_2stm32f10x__map_8h.html#a1aa54ddf87a4b339881a8d5368ec80eb">TIM_CCMR1_OC1PE</a></div><div class="ttdeci">#define TIM_CCMR1_OC1PE</div><div class="ttdef"><b>Definition:</b> <a href="agilefox_2library_2inc_2stm32f10x__map_8h_source.html#l03729">stm32f10x_map.h:3729</a></div></div>
<div class="ttc" id="group___t_i_m___exported___functions_html_ga437fcf00ee9d0a9df9150cc120efc5ad"><div class="ttname"><a href="group___t_i_m___exported___functions.html#ga437fcf00ee9d0a9df9150cc120efc5ad">TIM_GetCapture2</a></div><div class="ttdeci">u16 TIM_GetCapture2(TIM_TypeDef *TIMx)</div><div class="ttdoc">Gets the TIMx Input Capture 2 value. </div><div class="ttdef"><b>Definition:</b> <a href="agilefox_2library_2src_2stm32f10x__tim_8c_source.html#l02813">stm32f10x_tim.c:2813</a></div></div>
<div class="ttc" id="agilefox_2library_2src_2stm32f10x__tim_8c_html_a82e515fc2e35591b935df1703df32cb1"><div class="ttname"><a href="agilefox_2library_2src_2stm32f10x__tim_8c.html#a82e515fc2e35591b935df1703df32cb1">TIM_OC2PreloadConfig</a></div><div class="ttdeci">void TIM_OC2PreloadConfig(TIM_TypeDef *TIMx, u16 TIM_OCPreload)</div><div class="ttdef"><b>Definition:</b> <a href="agilefox_2library_2src_2stm32f10x__tim_8c_source.html#l01685">stm32f10x_tim.c:1685</a></div></div>
<div class="ttc" id="agilefox_2library_2inc_2stm32f10x__tim_8h_html_a615587e6aae397d9fe8166004e7324f2"><div class="ttname"><a href="agilefox_2library_2inc_2stm32f10x__tim_8h.html#a615587e6aae397d9fe8166004e7324f2">IS_TIM_EXT_PRESCALER</a></div><div class="ttdeci">#define IS_TIM_EXT_PRESCALER(PRESCALER)</div><div class="ttdef"><b>Definition:</b> <a href="agilefox_2library_2inc_2stm32f10x__tim_8h_source.html#l00423">stm32f10x_tim.h:423</a></div></div>
<div class="ttc" id="group___t_i_m___exported___functions_html_gaa71f9296556310f85628d6c748a06475"><div class="ttname"><a href="group___t_i_m___exported___functions.html#gaa71f9296556310f85628d6c748a06475">TIM_PWMIConfig</a></div><div class="ttdeci">void TIM_PWMIConfig(TIM_TypeDef *TIMx, TIM_ICInitTypeDef *TIM_ICInitStruct)</div><div class="ttdoc">Configures the TIM peripheral according to the specified parameters in the TIM_ICInitStruct to measur...</div><div class="ttdef"><b>Definition:</b> <a href="agilefox_2library_2src_2stm32f10x__tim_8c_source.html#l00650">stm32f10x_tim.c:650</a></div></div>
<div class="ttc" id="agilefox_2library_2src_2stm32f10x__tim_8c_html_a8df11deb5514519bb3192dfdaaf96f5e"><div class="ttname"><a href="agilefox_2library_2src_2stm32f10x__tim_8c.html#a8df11deb5514519bb3192dfdaaf96f5e">TIM_OC4PolarityConfig</a></div><div class="ttdeci">void TIM_OC4PolarityConfig(TIM_TypeDef *TIMx, u16 TIM_OCPolarity)</div><div class="ttdef"><b>Definition:</b> <a href="agilefox_2library_2src_2stm32f10x__tim_8c_source.html#l02220">stm32f10x_tim.c:2220</a></div></div>
<div class="ttc" id="agilefox_2library_2src_2stm32f10x__tim_8c_html_a08970d171728172b651afb40bea5450c"><div class="ttname"><a href="agilefox_2library_2src_2stm32f10x__tim_8c.html#a08970d171728172b651afb40bea5450c">TIM_SelectOCxM</a></div><div class="ttdeci">void TIM_SelectOCxM(TIM_TypeDef *TIMx, u16 TIM_Channel, u16 TIM_OCMode)</div><div class="ttdef"><b>Definition:</b> <a href="agilefox_2library_2src_2stm32f10x__tim_8c_source.html#l02322">stm32f10x_tim.c:2322</a></div></div>
<div class="ttc" id="agilefox_2library_2inc_2stm32f10x__tim_8h_html_a14fce0f8dbe0925e45b415b34bd162c9"><div class="ttname"><a href="agilefox_2library_2inc_2stm32f10x__tim_8h.html#a14fce0f8dbe0925e45b415b34bd162c9">IS_TIM_IT</a></div><div class="ttdeci">#define IS_TIM_IT(IT)</div><div class="ttdef"><b>Definition:</b> <a href="agilefox_2library_2inc_2stm32f10x__tim_8h_source.html#l00299">stm32f10x_tim.h:299</a></div></div>
<div class="ttc" id="agilefox_2library_2inc_2stm32f10x__map_8h_html_aae22c9c1197107d6fa629f419a29541e"><div class="ttname"><a href="agilefox_2library_2inc_2stm32f10x__map_8h.html#aae22c9c1197107d6fa629f419a29541e">TIM_CR2_CCPC</a></div><div class="ttdeci">#define TIM_CR2_CCPC</div><div class="ttdef"><b>Definition:</b> <a href="agilefox_2library_2inc_2stm32f10x__map_8h_source.html#l03633">stm32f10x_map.h:3633</a></div></div>
<div class="ttc" id="agilefox_2library_2inc_2stm32f10x__tim_8h_html_a9ba55481ccdcb64268b7b9f2095bfc17"><div class="ttname"><a href="agilefox_2library_2inc_2stm32f10x__tim_8h.html#a9ba55481ccdcb64268b7b9f2095bfc17">TIM_PSCReloadMode_Immediate</a></div><div class="ttdeci">#define TIM_PSCReloadMode_Immediate</div><div class="ttdef"><b>Definition:</b> <a href="agilefox_2library_2inc_2stm32f10x__tim_8h_source.html#l00470">stm32f10x_tim.h:470</a></div></div>
<div class="ttc" id="agilefox_2library_2inc_2stm32f10x__tim_8h_html_afa3c6345a7e1c3668b2e7e4d61a79491"><div class="ttname"><a href="agilefox_2library_2inc_2stm32f10x__tim_8h.html#afa3c6345a7e1c3668b2e7e4d61a79491">TIM_TIxExternalCLK1Source_TI2</a></div><div class="ttdeci">#define TIM_TIxExternalCLK1Source_TI2</div><div class="ttdef"><b>Definition:</b> <a href="agilefox_2library_2inc_2stm32f10x__tim_8h_source.html#l00454">stm32f10x_tim.h:454</a></div></div>
<div class="ttc" id="agilefox_2library_2inc_2stm32f10x__map_8h_html_a06c997c2c23e8bef7ca07579762c113b"><div class="ttname"><a href="agilefox_2library_2inc_2stm32f10x__map_8h.html#a06c997c2c23e8bef7ca07579762c113b">TIM_CR1_URS</a></div><div class="ttdeci">#define TIM_CR1_URS</div><div class="ttdef"><b>Definition:</b> <a href="agilefox_2library_2inc_2stm32f10x__map_8h_source.html#l03617">stm32f10x_map.h:3617</a></div></div>
<div class="ttc" id="agilefox_2library_2inc_2stm32f10x__tim_8h_html_a69ea7f558f02c63dd1082d784d2449bd"><div class="ttname"><a href="agilefox_2library_2inc_2stm32f10x__tim_8h.html#a69ea7f558f02c63dd1082d784d2449bd">TIM_Channel_1</a></div><div class="ttdeci">#define TIM_Channel_1</div><div class="ttdef"><b>Definition:</b> <a href="agilefox_2library_2inc_2stm32f10x__tim_8h_source.html#l00123">stm32f10x_tim.h:123</a></div></div>
<div class="ttc" id="agilefox_2library_2inc_2stm32f10x__map_8h_html_a61467648a433bd887683b9a4760021fa"><div class="ttname"><a href="agilefox_2library_2inc_2stm32f10x__map_8h.html#a61467648a433bd887683b9a4760021fa">TIM_CR2_OIS2</a></div><div class="ttdeci">#define TIM_CR2_OIS2</div><div class="ttdef"><b>Definition:</b> <a href="agilefox_2library_2inc_2stm32f10x__map_8h_source.html#l03645">stm32f10x_map.h:3645</a></div></div>
<div class="ttc" id="agilefox_2library_2inc_2stm32f10x__map_8h_html_a6ddb3dc889733e71d812baa3873cb13b"><div class="ttname"><a href="agilefox_2library_2inc_2stm32f10x__map_8h.html#a6ddb3dc889733e71d812baa3873cb13b">TIM_CCMR1_OC1M</a></div><div class="ttdeci">#define TIM_CCMR1_OC1M</div><div class="ttdef"><b>Definition:</b> <a href="agilefox_2library_2inc_2stm32f10x__map_8h_source.html#l03731">stm32f10x_map.h:3731</a></div></div>
<div class="ttc" id="group___peripheral__declaration_html_gaf52b4b4c36110a0addfa98059f54a50e"><div class="ttname"><a href="group___peripheral__declaration.html#gaf52b4b4c36110a0addfa98059f54a50e">TIM9</a></div><div class="ttdeci">#define TIM9</div><div class="ttdef"><b>Definition:</b> <a href="iot-lab___a8-_m3_2library_2_s_t_m32_f10x___std_periph___lib___v3_85_80_2_libraries_2_c_m_s_i_s_26497265545392eb5694b064ae15018db_source.html#l01425">stm32f10x.h:1425</a></div></div>
<div class="ttc" id="struct_t_i_m___type_def_html_a1d7fa3dbbc8b0efd7912d9c62f24c97b"><div class="ttname"><a href="struct_t_i_m___type_def.html#a1d7fa3dbbc8b0efd7912d9c62f24c97b">TIM_TypeDef::ARR</a></div><div class="ttdeci">vu16 ARR</div><div class="ttdef"><b>Definition:</b> <a href="agilefox_2library_2inc_2stm32f10x__map_8h_source.html#l00547">stm32f10x_map.h:547</a></div></div>
<div class="ttc" id="agilefox_2library_2src_2stm32f10x__tim_8c_html_aa3c433d0fece419c0d0c14dbe12542ae"><div class="ttname"><a href="agilefox_2library_2src_2stm32f10x__tim_8c.html#aa3c433d0fece419c0d0c14dbe12542ae">TIM_SelectOutputTrigger</a></div><div class="ttdeci">void TIM_SelectOutputTrigger(TIM_TypeDef *TIMx, u16 TIM_TRGOSource)</div><div class="ttdef"><b>Definition:</b> <a href="agilefox_2library_2src_2stm32f10x__tim_8c_source.html#l02478">stm32f10x_tim.c:2478</a></div></div>
<div class="ttc" id="agilefox_2library_2inc_2stm32f10x__map_8h_html_a6a784649120eddec31998f34323d4156"><div class="ttname"><a href="agilefox_2library_2inc_2stm32f10x__map_8h.html#a6a784649120eddec31998f34323d4156">TIM_CCER_CC2NE</a></div><div class="ttdeci">#define TIM_CCER_CC2NE</div><div class="ttdef"><b>Definition:</b> <a href="agilefox_2library_2inc_2stm32f10x__map_8h_source.html#l03834">stm32f10x_map.h:3834</a></div></div>
<div class="ttc" id="group___t_i_m___exported___functions_html_gaea0f49938cda8ae0738162194798afc6"><div class="ttname"><a href="group___t_i_m___exported___functions.html#gaea0f49938cda8ae0738162194798afc6">TIM_BDTRStructInit</a></div><div class="ttdeci">void TIM_BDTRStructInit(TIM_BDTRInitTypeDef *TIM_BDTRInitStruct)</div><div class="ttdoc">Fills each TIM_BDTRInitStruct member with its default value. </div><div class="ttdef"><b>Definition:</b> <a href="agilefox_2library_2src_2stm32f10x__tim_8c_source.html#l00807">stm32f10x_tim.c:807</a></div></div>
<div class="ttc" id="struct_t_i_m___time_base_init_type_def_html_afb7468d52475ad78bc290e7b42b90ac6"><div class="ttname"><a href="struct_t_i_m___time_base_init_type_def.html#afb7468d52475ad78bc290e7b42b90ac6">TIM_TimeBaseInitTypeDef::TIM_Prescaler</a></div><div class="ttdeci">u16 TIM_Prescaler</div><div class="ttdef"><b>Definition:</b> <a href="agilefox_2library_2inc_2stm32f10x__tim_8h_source.html#l00029">stm32f10x_tim.h:29</a></div></div>
<div class="ttc" id="agilefox_2library_2inc_2stm32f10x__tim_8h_html_a8acb44abe3147d883685c1f9f1ce410e"><div class="ttname"><a href="agilefox_2library_2inc_2stm32f10x__tim_8h.html#a8acb44abe3147d883685c1f9f1ce410e">TIM_ICPSC_DIV1</a></div><div class="ttdeci">#define TIM_ICPSC_DIV1</div><div class="ttdef"><b>Definition:</b> <a href="agilefox_2library_2inc_2stm32f10x__tim_8h_source.html#l00279">stm32f10x_tim.h:279</a></div></div>
<div class="ttc" id="group___t_i_m___exported__constants_html_ga90232c3966a578fbd9be2b228f225cb4"><div class="ttname"><a href="group___t_i_m___exported__constants.html#ga90232c3966a578fbd9be2b228f225cb4">IS_TIM_LIST5_PERIPH</a></div><div class="ttdeci">#define IS_TIM_LIST5_PERIPH(PERIPH)</div><div class="ttdef"><b>Definition:</b> <a href="iot-lab___a8-_m3_2library_2_s_t_m32_f10x___std_periph___lib___v3_85_80_2_libraries_2_s_t_m32_f10136973e75d85ae0f58fe1d2aa156247f_source.html#l00218">stm32f10x_tim.h:218</a></div></div>
<div class="ttc" id="agilefox_2library_2inc_2stm32f10x__tim_8h_html_a03d7da8269a87a560f68985b4bd80931"><div class="ttname"><a href="agilefox_2library_2inc_2stm32f10x__tim_8h.html#a03d7da8269a87a560f68985b4bd80931">TIM_Channel_2</a></div><div class="ttdeci">#define TIM_Channel_2</div><div class="ttdef"><b>Definition:</b> <a href="agilefox_2library_2inc_2stm32f10x__tim_8h_source.html#l00124">stm32f10x_tim.h:124</a></div></div>
<div class="ttc" id="struct_t_i_m___b_d_t_r_init_type_def_html"><div class="ttname"><a href="struct_t_i_m___b_d_t_r_init_type_def.html">TIM_BDTRInitTypeDef</a></div><div class="ttdoc">BDTR structure definition. </div><div class="ttdef"><b>Definition:</b> <a href="agilefox_2library_2inc_2stm32f10x__tim_8h_source.html#l00060">stm32f10x_tim.h:60</a></div></div>
<div class="ttc" id="agilefox_2library_2inc_2stm32f10x__tim_8h_html_a565656ca81d17f9a1807afe3971dff6e"><div class="ttname"><a href="agilefox_2library_2inc_2stm32f10x__tim_8h.html#a565656ca81d17f9a1807afe3971dff6e">TIM_BreakPolarity_Low</a></div><div class="ttdeci">#define TIM_BreakPolarity_Low</div><div class="ttdef"><b>Definition:</b> <a href="agilefox_2library_2inc_2stm32f10x__tim_8h_source.html#l00211">stm32f10x_tim.h:211</a></div></div>
<div class="ttc" id="agilefox_2library_2src_2stm32f10x__tim_8c_html_a1fef39a919a791ab4581222172422c00"><div class="ttname"><a href="agilefox_2library_2src_2stm32f10x__tim_8c.html#a1fef39a919a791ab4581222172422c00">TIM_OC3PreloadConfig</a></div><div class="ttdeci">void TIM_OC3PreloadConfig(TIM_TypeDef *TIMx, u16 TIM_OCPreload)</div><div class="ttdef"><b>Definition:</b> <a href="agilefox_2library_2src_2stm32f10x__tim_8c_source.html#l01718">stm32f10x_tim.c:1718</a></div></div>
<div class="ttc" id="agilefox_2library_2inc_2stm32f10x__tim_8h_html_a9543fec190793e800d5d1b1b853636f5"><div class="ttname"><a href="agilefox_2library_2inc_2stm32f10x__tim_8h.html#a9543fec190793e800d5d1b1b853636f5">IS_TIM_COUNTER_MODE</a></div><div class="ttdeci">#define IS_TIM_COUNTER_MODE(MODE)</div><div class="ttdef"><b>Definition:</b> <a href="agilefox_2library_2inc_2stm32f10x__tim_8h_source.html#l00155">stm32f10x_tim.h:155</a></div></div>
<div class="ttc" id="group___t_i_m___exported___functions_html_ga5005dac8e4e8a4c7fc2a0ef05b77cc50"><div class="ttname"><a href="group___t_i_m___exported___functions.html#ga5005dac8e4e8a4c7fc2a0ef05b77cc50">TIM_ICStructInit</a></div><div class="ttdeci">void TIM_ICStructInit(TIM_ICInitTypeDef *TIM_ICInitStruct)</div><div class="ttdoc">Fills each TIM_ICInitStruct member with its default value. </div><div class="ttdef"><b>Definition:</b> <a href="agilefox_2library_2src_2stm32f10x__tim_8c_source.html#l00789">stm32f10x_tim.c:789</a></div></div>
<div class="ttc" id="group___t_i_m___exported___functions_html_gaff2e7f9959b1b36e830df028c14accc8"><div class="ttname"><a href="group___t_i_m___exported___functions.html#gaff2e7f9959b1b36e830df028c14accc8">TIM_SelectCOM</a></div><div class="ttdeci">void TIM_SelectCOM(TIM_TypeDef *TIMx, FunctionalState NewState)</div><div class="ttdoc">Selects the TIM peripheral Commutation event. </div><div class="ttdef"><b>Definition:</b> <a href="agilefox_2library_2src_2stm32f10x__tim_8c_source.html#l01565">stm32f10x_tim.c:1565</a></div></div>
<div class="ttc" id="agilefox_2library_2inc_2stm32f10x__map_8h_html_ae6d8d2847058747ce23a648668ce4dba"><div class="ttname"><a href="agilefox_2library_2inc_2stm32f10x__map_8h.html#ae6d8d2847058747ce23a648668ce4dba">TIM_CCMR2_OC3FE</a></div><div class="ttdeci">#define TIM_CCMR2_OC3FE</div><div class="ttdef"><b>Definition:</b> <a href="agilefox_2library_2inc_2stm32f10x__map_8h_source.html#l03780">stm32f10x_map.h:3780</a></div></div>
<div class="ttc" id="agilefox_2library_2inc_2stm32f10x__map_8h_html_a403fc501d4d8de6cabee6b07acb81a36"><div class="ttname"><a href="agilefox_2library_2inc_2stm32f10x__map_8h.html#a403fc501d4d8de6cabee6b07acb81a36">TIM_CCER_CC1NP</a></div><div class="ttdeci">#define TIM_CCER_CC1NP</div><div class="ttdef"><b>Definition:</b> <a href="agilefox_2library_2inc_2stm32f10x__map_8h_source.html#l03831">stm32f10x_map.h:3831</a></div></div>
<div class="ttc" id="group___t_i_m___exported___functions_html_ga427eb6e533480e02a27cd0ca876183d6"><div class="ttname"><a href="group___t_i_m___exported___functions.html#ga427eb6e533480e02a27cd0ca876183d6">TIM_GetPrescaler</a></div><div class="ttdeci">u16 TIM_GetPrescaler(TIM_TypeDef *TIMx)</div><div class="ttdoc">Gets the TIMx Prescaler value. </div><div class="ttdef"><b>Definition:</b> <a href="agilefox_2library_2src_2stm32f10x__tim_8c_source.html#l02879">stm32f10x_tim.c:2879</a></div></div>
<div class="ttc" id="group___t_i_m___exported__constants_html_ga1abea04e3837b7683d8e8dc33441677f"><div class="ttname"><a href="group___t_i_m___exported__constants.html#ga1abea04e3837b7683d8e8dc33441677f">IS_TIM_LIST1_PERIPH</a></div><div class="ttdeci">#define IS_TIM_LIST1_PERIPH(PERIPH)</div><div class="ttdef"><b>Definition:</b> <a href="iot-lab___a8-_m3_2library_2_s_t_m32_f10x___std_periph___lib___v3_85_80_2_libraries_2_s_t_m32_f10136973e75d85ae0f58fe1d2aa156247f_source.html#l00188">stm32f10x_tim.h:188</a></div></div>
<div class="ttc" id="agilefox_2library_2src_2stm32f10x__tim_8c_html_a45acec34cc0967864e51a4cdf9f94457"><div class="ttname"><a href="agilefox_2library_2src_2stm32f10x__tim_8c.html#a45acec34cc0967864e51a4cdf9f94457">TIM_SetCompare2</a></div><div class="ttdeci">void TIM_SetCompare2(TIM_TypeDef *TIMx, u16 Compare2)</div><div class="ttdef"><b>Definition:</b> <a href="agilefox_2library_2src_2stm32f10x__tim_8c_source.html#l02606">stm32f10x_tim.c:2606</a></div></div>
<div class="ttc" id="agilefox_2library_2inc_2stm32f10x__rcc_8h_html_ad4454f63a511a256e55aad55c03beb76"><div class="ttname"><a href="agilefox_2library_2inc_2stm32f10x__rcc_8h.html#ad4454f63a511a256e55aad55c03beb76">RCC_APB1Periph_TIM3</a></div><div class="ttdeci">#define RCC_APB1Periph_TIM3</div><div class="ttdef"><b>Definition:</b> <a href="agilefox_2library_2inc_2stm32f10x__rcc_8h_source.html#l00195">stm32f10x_rcc.h:195</a></div></div>
<div class="ttc" id="agilefox_2library_2src_2stm32f10x__tim_8c_html_a3991326f06129117cf68ae147abbce2e"><div class="ttname"><a href="agilefox_2library_2src_2stm32f10x__tim_8c.html#a3991326f06129117cf68ae147abbce2e">TIM_ClearFlag</a></div><div class="ttdeci">void TIM_ClearFlag(TIM_TypeDef *TIMx, u16 TIM_FLAG)</div><div class="ttdef"><b>Definition:</b> <a href="agilefox_2library_2src_2stm32f10x__tim_8c_source.html#l02950">stm32f10x_tim.c:2950</a></div></div>
<div class="ttc" id="struct_t_i_m___type_def_html_a6f1c46967f373d536410446bf6ba5e5a"><div class="ttname"><a href="struct_t_i_m___type_def.html#a6f1c46967f373d536410446bf6ba5e5a">TIM_TypeDef::CCR4</a></div><div class="ttdeci">vu16 CCR4</div><div class="ttdef"><b>Definition:</b> <a href="agilefox_2library_2inc_2stm32f10x__map_8h_source.html#l00557">stm32f10x_map.h:557</a></div></div>
<div class="ttc" id="agilefox_2library_2inc_2stm32f10x__rcc_8h_html_a0d9babf212897db0b3aa852f8a71160b"><div class="ttname"><a href="agilefox_2library_2inc_2stm32f10x__rcc_8h.html#a0d9babf212897db0b3aa852f8a71160b">RCC_APB2Periph_TIM1</a></div><div class="ttdeci">#define RCC_APB2Periph_TIM1</div><div class="ttdef"><b>Definition:</b> <a href="agilefox_2library_2inc_2stm32f10x__rcc_8h_source.html#l00184">stm32f10x_rcc.h:184</a></div></div>
<div class="ttc" id="group___t_i_m___input___capture___polarity_html_gaaae722dd6c33a224df267c703824b94c"><div class="ttname"><a href="group___t_i_m___input___capture___polarity.html#gaaae722dd6c33a224df267c703824b94c">IS_TIM_IC_POLARITY_LITE</a></div><div class="ttdeci">#define IS_TIM_IC_POLARITY_LITE(POLARITY)</div><div class="ttdef"><b>Definition:</b> <a href="iot-lab___a8-_m3_2library_2_s_t_m32_f10x___std_periph___lib___v3_85_80_2_libraries_2_s_t_m32_f10136973e75d85ae0f58fe1d2aa156247f_source.html#l00558">stm32f10x_tim.h:558</a></div></div>
<div class="ttc" id="agilefox_2library_2inc_2stm32f10x__tim_8h_html_a93d898976e236c135bfd02a0c213c8ec"><div class="ttname"><a href="agilefox_2library_2inc_2stm32f10x__tim_8h.html#a93d898976e236c135bfd02a0c213c8ec">IS_TIM_OC_MODE</a></div><div class="ttdeci">#define IS_TIM_OC_MODE(MODE)</div><div class="ttdef"><b>Definition:</b> <a href="agilefox_2library_2inc_2stm32f10x__tim_8h_source.html#l00100">stm32f10x_tim.h:100</a></div></div>
<div class="ttc" id="agilefox_2library_2inc_2stm32f10x__map_8h_html_a331a1d5f39d5f47b5409054e693fc651"><div class="ttname"><a href="agilefox_2library_2inc_2stm32f10x__map_8h.html#a331a1d5f39d5f47b5409054e693fc651">TIM_SMCR_ECE</a></div><div class="ttdeci">#define TIM_SMCR_ECE</div><div class="ttdef"><b>Definition:</b> <a href="agilefox_2library_2inc_2stm32f10x__map_8h_source.html#l03675">stm32f10x_map.h:3675</a></div></div>
<div class="ttc" id="agilefox_2library_2inc_2stm32f10x__tim_8h_html_a7f0e666bc968c56df7f1f6c2465c89fb"><div class="ttname"><a href="agilefox_2library_2inc_2stm32f10x__tim_8h.html#a7f0e666bc968c56df7f1f6c2465c89fb">IS_TIM_SLAVE_MODE</a></div><div class="ttdeci">#define IS_TIM_SLAVE_MODE(MODE)</div><div class="ttdef"><b>Definition:</b> <a href="agilefox_2library_2inc_2stm32f10x__tim_8h_source.html#l00600">stm32f10x_tim.h:600</a></div></div>
<div class="ttc" id="_m_c13192__regs_8h_html_ab702106cf3b3e96750b6845ded4e0299"><div class="ttname"><a href="_m_c13192__regs_8h.html#ab702106cf3b3e96750b6845ded4e0299">RESET</a></div><div class="ttdeci">#define RESET</div><div class="ttdef"><b>Definition:</b> <a href="_m_c13192__regs_8h_source.html#l00023">MC13192_regs.h:23</a></div></div>
<div class="ttc" id="agilefox_2library_2inc_2stm32f10x__map_8h_html_a8680e719bca2b672d850504220ae51fc"><div class="ttname"><a href="agilefox_2library_2inc_2stm32f10x__map_8h.html#a8680e719bca2b672d850504220ae51fc">TIM_SMCR_TS</a></div><div class="ttdeci">#define TIM_SMCR_TS</div><div class="ttdef"><b>Definition:</b> <a href="agilefox_2library_2inc_2stm32f10x__map_8h_source.html#l03658">stm32f10x_map.h:3658</a></div></div>
<div class="ttc" id="agilefox_2library_2inc_2stm32f10x__map_8h_html_ae61f8d54923999fffb6db381e81f2b69"><div class="ttname"><a href="agilefox_2library_2inc_2stm32f10x__map_8h.html#ae61f8d54923999fffb6db381e81f2b69">TIM_CR2_OIS1N</a></div><div class="ttdeci">#define TIM_CR2_OIS1N</div><div class="ttdef"><b>Definition:</b> <a href="agilefox_2library_2inc_2stm32f10x__map_8h_source.html#l03644">stm32f10x_map.h:3644</a></div></div>
<div class="ttc" id="struct_t_i_m___time_base_init_type_def_html_a29f547094a15efca303f2489d0050787"><div class="ttname"><a href="struct_t_i_m___time_base_init_type_def.html#a29f547094a15efca303f2489d0050787">TIM_TimeBaseInitTypeDef::TIM_Period</a></div><div class="ttdeci">u16 TIM_Period</div><div class="ttdef"><b>Definition:</b> <a href="agilefox_2library_2inc_2stm32f10x__tim_8h_source.html#l00031">stm32f10x_tim.h:31</a></div></div>
<div class="ttc" id="agilefox_2library_2inc_2stm32f10x__tim_8h_html_a156317fc6b2c1f6f2e1da9dfa555ecf4"><div class="ttname"><a href="agilefox_2library_2inc_2stm32f10x__tim_8h.html#a156317fc6b2c1f6f2e1da9dfa555ecf4">IS_TIM_PRESCALER_RELOAD</a></div><div class="ttdeci">#define IS_TIM_PRESCALER_RELOAD(RELOAD)</div><div class="ttdef"><b>Definition:</b> <a href="agilefox_2library_2inc_2stm32f10x__tim_8h_source.html#l00472">stm32f10x_tim.h:472</a></div></div>
<div class="ttc" id="group___a_p_b1__peripheral_html_ga34397b722f46f31e898136fb51a7523a"><div class="ttname"><a href="group___a_p_b1__peripheral.html#ga34397b722f46f31e898136fb51a7523a">RCC_APB1Periph_TIM13</a></div><div class="ttdeci">#define RCC_APB1Periph_TIM13</div><div class="ttdef"><b>Definition:</b> <a href="iot-lab___a8-_m3_2library_2_s_t_m32_f10x___std_periph___lib___v3_85_80_2_libraries_2_s_t_m32_f10332a049bb05702651d634e295a2d77dc_source.html#l00535">stm32f10x_rcc.h:535</a></div></div>
<div class="ttc" id="agilefox_2library_2inc_2stm32f10x__map_8h_html_acdb0986b78bea5b53ea61e4ddd667cbf"><div class="ttname"><a href="agilefox_2library_2inc_2stm32f10x__map_8h.html#acdb0986b78bea5b53ea61e4ddd667cbf">TIM_CCMR1_CC2S</a></div><div class="ttdeci">#define TIM_CCMR1_CC2S</div><div class="ttdef"><b>Definition:</b> <a href="agilefox_2library_2inc_2stm32f10x__map_8h_source.html#l03738">stm32f10x_map.h:3738</a></div></div>
<div class="ttc" id="struct_t_i_m___b_d_t_r_init_type_def_html_a91400514eba116626f8e8b4d0aee9044"><div class="ttname"><a href="struct_t_i_m___b_d_t_r_init_type_def.html#a91400514eba116626f8e8b4d0aee9044">TIM_BDTRInitTypeDef::TIM_Break</a></div><div class="ttdeci">u16 TIM_Break</div><div class="ttdef"><b>Definition:</b> <a href="agilefox_2library_2inc_2stm32f10x__tim_8h_source.html#l00066">stm32f10x_tim.h:66</a></div></div>
<div class="ttc" id="agilefox_2library_2inc_2stm32f10x__tim_8h_html_afb9cb1995ea4cd37db6032d80a49cd47"><div class="ttname"><a href="agilefox_2library_2inc_2stm32f10x__tim_8h.html#afb9cb1995ea4cd37db6032d80a49cd47">IS_TIM_DMA_SOURCE</a></div><div class="ttdeci">#define IS_TIM_DMA_SOURCE(SOURCE)</div><div class="ttdef"><b>Definition:</b> <a href="agilefox_2library_2inc_2stm32f10x__tim_8h_source.html#l00407">stm32f10x_tim.h:407</a></div></div>
<div class="ttc" id="group___t_i_m___exported___functions_html_ga09049af04c8345849c6f82ccfae242a6"><div class="ttname"><a href="group___t_i_m___exported___functions.html#ga09049af04c8345849c6f82ccfae242a6">TIM_GetCapture4</a></div><div class="ttdeci">u16 TIM_GetCapture4(TIM_TypeDef *TIMx)</div><div class="ttdoc">Gets the TIMx Input Capture 4 value. </div><div class="ttdef"><b>Definition:</b> <a href="agilefox_2library_2src_2stm32f10x__tim_8c_source.html#l02847">stm32f10x_tim.c:2847</a></div></div>
<div class="ttc" id="agilefox_2library_2src_2stm32f10x__tim_8c_html_a510b82c065ed5fe01ed6eb16742de90d"><div class="ttname"><a href="agilefox_2library_2src_2stm32f10x__tim_8c.html#a510b82c065ed5fe01ed6eb16742de90d">TIM_ForcedOC2Config</a></div><div class="ttdeci">void TIM_ForcedOC2Config(TIM_TypeDef *TIMx, u16 TIM_ForcedAction)</div><div class="ttdef"><b>Definition:</b> <a href="agilefox_2library_2src_2stm32f10x__tim_8c_source.html#l01441">stm32f10x_tim.c:1441</a></div></div>
<div class="ttc" id="agilefox_2library_2src_2stm32f10x__tim_8c_html_a6fe279e57247752e9aa675fafa0ef668"><div class="ttname"><a href="agilefox_2library_2src_2stm32f10x__tim_8c.html#a6fe279e57247752e9aa675fafa0ef668">TIM_SetAutoreload</a></div><div class="ttdeci">void TIM_SetAutoreload(TIM_TypeDef *TIMx, u16 Autoreload)</div><div class="ttdef"><b>Definition:</b> <a href="agilefox_2library_2src_2stm32f10x__tim_8c_source.html#l02570">stm32f10x_tim.c:2570</a></div></div>
<div class="ttc" id="agilefox_2library_2inc_2stm32f10x__map_8h_html_a1447dfe94bdd234382bb1f43307ea5c3"><div class="ttname"><a href="agilefox_2library_2inc_2stm32f10x__map_8h.html#a1447dfe94bdd234382bb1f43307ea5c3">TIM_CCMR2_OC4CE</a></div><div class="ttdeci">#define TIM_CCMR2_OC4CE</div><div class="ttdef"><b>Definition:</b> <a href="agilefox_2library_2inc_2stm32f10x__map_8h_source.html#l03802">stm32f10x_map.h:3802</a></div></div>
<div class="ttc" id="agilefox_2library_2inc_2stm32f10x__tim_8h_html_a0f80ba4fbadd434bc82ca63e904ace41"><div class="ttname"><a href="agilefox_2library_2inc_2stm32f10x__tim_8h.html#a0f80ba4fbadd434bc82ca63e904ace41">TIM_AutomaticOutput_Disable</a></div><div class="ttdeci">#define TIM_AutomaticOutput_Disable</div><div class="ttdef"><b>Definition:</b> <a href="agilefox_2library_2inc_2stm32f10x__tim_8h_source.html#l00219">stm32f10x_tim.h:219</a></div></div>
</div><!-- fragment --></div><!-- contents -->
<!-- start footer part -->
<hr class="footer"/><address class="footer"><small>
Generated on Tue Feb 23 2016 12:18:55 for OpenWSN Smartgrid TSCH testbed by &#160;<a href="http://www.doxygen.org/index.html">
<img class="footer" src="doxygen.png" alt="doxygen"/>
</a> 1.8.12
</small></address>
</body>
</html>
