// Seed: 3834073685
module module_0 (
    id_1
);
  input wire id_1;
endmodule
module module_1 (
    id_1,
    id_2,
    id_3
);
  output wire id_3;
  inout wire id_2;
  output wire id_1;
  assign id_3 = 1;
  module_0(
      id_2
  );
  assign id_1 = 1;
endmodule
module module_2 (
    output tri0 id_0
);
  wire id_2;
  module_0(
      id_2
  );
endmodule
module module_3 ();
  wire  id_2;
  uwire id_3 = id_1;
  module_0(
      id_3
  ); id_4 :
  assert property (@(negedge id_1 or posedge {1'b0{1}}) 1)
  else;
endmodule
