$date
   Wed Nov 19 14:31:58 2025
$end

$version
  2025.1.0
  $dumpfile ("testbench.vcd") 
$end

$timescale
  1ps
$end

$scope module testbench $end
$var reg 1 ! clk $end
$var reg 1 " reset $end
$var wire 32 # WriteData [31:0] $end
$var wire 32 $ DataAdr [31:0] $end
$var wire 1 % MemWrite $end
$var integer 32 & cyc [31:0] $end
$scope module dut $end
$var wire 1 ' clk $end
$var wire 1 ( reset $end
$var wire 32 # WriteData [31:0] $end
$var wire 32 $ DataAdr [31:0] $end
$var wire 1 % MemWrite $end
$var wire 32 ) PC [31:0] $end
$var wire 32 * Instr [31:0] $end
$var wire 32 + ReadData [31:0] $end
$scope module rvsingle $end
$var wire 1 ' clk $end
$var wire 1 ( reset $end
$var wire 32 ) PC [31:0] $end
$var wire 32 * Instr [31:0] $end
$var wire 1 % MemWrite $end
$var wire 32 $ DataAdr [31:0] $end
$var wire 32 # WriteData [31:0] $end
$var wire 32 + ReadData [31:0] $end
$var wire 32 , PCNextF [31:0] $end
$var wire 1 - RegWriteD $end
$var wire 1 . ALUSrcD $end
$var wire 1 / MemWriteD $end
$var wire 1 0 BranchD $end
$var wire 1 1 JumpD $end
$var wire 2 2 ResultSrcD [1:0] $end
$var wire 2 3 ImmSrcD [1:0] $end
$var wire 3 4 ALUControlD [2:0] $end
$var wire 32 5 PCF [31:0] $end
$var wire 32 6 PCPlus4F [31:0] $end
$var wire 32 7 PCD [31:0] $end
$var wire 32 8 PCPlus4D [31:0] $end
$var wire 32 9 InstrD [31:0] $end
$var wire 32 : RD1D [31:0] $end
$var wire 32 ; RD2D [31:0] $end
$var wire 32 < ImmExtD [31:0] $end
$var wire 1 = RegWriteE $end
$var wire 1 > ALUSrcE $end
$var wire 1 ? MemWriteE $end
$var wire 1 @ BranchE $end
$var wire 1 A JumpE $end
$var wire 2 B ResultSrcE [1:0] $end
$var wire 3 C ALUControlE [2:0] $end
$var wire 32 D PCE [31:0] $end
$var wire 32 E PCPlus4E [31:0] $end
$var wire 32 F RD1E [31:0] $end
$var wire 32 G RD2E [31:0] $end
$var wire 32 H ImmExtE [31:0] $end
$var wire 32 I ALUResultE [31:0] $end
$var wire 32 J PCTargetE [31:0] $end
$var wire 32 K SrcAE [31:0] $end
$var wire 32 L SrcBE [31:0] $end
$var wire 32 M prevB [31:0] $end
$var wire 5 N RdE [4:0] $end
$var wire 5 O Rs1E [4:0] $end
$var wire 5 P Rs2E [4:0] $end
$var wire 1 Q ZeroE $end
$var wire 1 R PCSrcE $end
$var wire 1 S RegWriteM $end
$var wire 1 T MemWriteM $end
$var wire 2 U ResultSrcM [1:0] $end
$var wire 32 V PCPlus4M [31:0] $end
$var wire 32 W ALUResultM [31:0] $end
$var wire 32 X WriteDataM [31:0] $end
$var wire 5 Y RdM [4:0] $end
$var wire 1 Z RegWriteW $end
$var wire 2 [ ResultSrcW [1:0] $end
$var wire 32 \ PCPlus4W [31:0] $end
$var wire 32 ] ALUResultW [31:0] $end
$var wire 32 ^ ReadDataW [31:0] $end
$var wire 5 _ RdW [4:0] $end
$var wire 32 ` ResultW [31:0] $end
$var wire 2 a ForwardAE [1:0] $end
$var wire 2 b ForwardBE [1:0] $end
$var wire 1 c StallF $end
$var wire 1 d StallD $end
$var wire 1 e FlushE $end
$var wire 5 f Rs1D [4:0] $end
$var wire 5 g Rs2D [4:0] $end
$scope module hazard_unit $end
$var wire 5 O Rs1E [4:0] $end
$var wire 5 P Rs2E [4:0] $end
$var wire 5 Y RdM [4:0] $end
$var wire 5 _ RdW [4:0] $end
$var wire 1 S RegWriteM $end
$var wire 1 Z RegWriteW $end
$var wire 5 f Rs1D [4:0] $end
$var wire 5 g Rs2D [4:0] $end
$var wire 5 N RdE [4:0] $end
$var wire 1 h ResultSrcE $end
$var reg 2 i ForwardAE [1:0] $end
$var reg 2 j ForwardBE [1:0] $end
$var wire 1 c StallF $end
$var wire 1 d StallD $end
$var wire 1 e FlushE $end
$var wire 1 k lwStall $end
$upscope $end
$scope module pcmux $end
$var wire 32 6 d0 [31:0] $end
$var wire 32 J d1 [31:0] $end
$var wire 1 R s $end
$var wire 32 , y [31:0] $end
$upscope $end
$scope module pcreg $end
$var wire 1 ' clk $end
$var wire 1 ( reset $end
$var wire 1 l en $end
$var wire 32 , d [31:0] $end
$var reg 32 m q [31:0] $end
$upscope $end
$scope module pcadd4 $end
$var wire 32 5 a [31:0] $end
$var wire 32 n b [31:0] $end
$var wire 32 6 y [31:0] $end
$upscope $end
$scope module if_id_r $end
$var wire 1 ' clk $end
$var wire 1 ( reset $end
$var wire 1 o en $end
$var wire 32 * InstrF [31:0] $end
$var wire 32 5 PCF [31:0] $end
$var wire 32 6 PCPlus4F [31:0] $end
$var reg 32 p InstrD [31:0] $end
$var reg 32 q PCD [31:0] $end
$var reg 32 r PCPlus4D [31:0] $end
$upscope $end
$scope module ctrl $end
$var wire 7 s op [6:0] $end
$var wire 3 t funct3 [14:12] $end
$var wire 1 u funct7b5 $end
$var wire 2 2 ResultSrc [1:0] $end
$var wire 1 / MemWrite $end
$var wire 1 . ALUSrc $end
$var wire 1 - RegWrite $end
$var wire 1 1 Jump $end
$var wire 1 0 Branch $end
$var wire 2 3 ImmSrc [1:0] $end
$var wire 3 4 ALUControl [2:0] $end
$var wire 2 v ALUOp [1:0] $end
$scope module md $end
$var wire 7 s op [6:0] $end
$var wire 2 2 ResultSrc [1:0] $end
$var wire 1 / MemWrite $end
$var wire 1 0 Branch $end
$var wire 1 . ALUSrc $end
$var wire 1 - RegWrite $end
$var wire 1 1 Jump $end
$var wire 2 3 ImmSrc [1:0] $end
$var wire 2 v ALUOp [1:0] $end
$var reg 11 w controls [10:0] $end
$upscope $end
$scope module ad $end
$var wire 1 x opb5 $end
$var wire 3 t funct3 [14:12] $end
$var wire 1 u funct7b5 $end
$var wire 2 v ALUOp [1:0] $end
$var wire 3 4 ALUControl [2:0] $end
$var wire 1 y RtypeSub $end
$var reg 3 z ALUControl_reg [2:0] $end
$upscope $end
$upscope $end
$scope module rf $end
$var wire 1 ' clk $end
$var wire 1 Z we3 $end
$var wire 5 f a1 [4:0] $end
$var wire 5 g a2 [4:0] $end
$var wire 5 _ a3 [4:0] $end
$var wire 32 ` wd3 [31:0] $end
$var wire 32 : rd1 [31:0] $end
$var wire 32 ; rd2 [31:0] $end
$upscope $end
$scope module ext $end
$var wire 25 { instr [31:7] $end
$var wire 2 3 immsrc [1:0] $end
$var wire 32 < immext [31:0] $end
$var reg 32 | immext_reg [31:0] $end
$upscope $end
$scope module id_ex_r $end
$var wire 1 ' clk $end
$var wire 1 ( reset $end
$var wire 1 e clr $end
$var wire 1 - RegWriteD $end
$var wire 1 / MemWriteD $end
$var wire 1 . ALUSrcD $end
$var wire 1 0 BranchD $end
$var wire 1 1 JumpD $end
$var wire 3 4 ALUControlD [2:0] $end
$var wire 2 2 ResultSrcD [1:0] $end
$var wire 32 : RD1D [31:0] $end
$var wire 32 ; RD2D [31:0] $end
$var wire 32 < ImmExtD [31:0] $end
$var wire 32 7 PCD [31:0] $end
$var wire 32 8 PCPlus4D [31:0] $end
$var wire 5 } RdD [11:7] $end
$var wire 5 f Rs1D [4:0] $end
$var wire 5 g Rs2D [4:0] $end
$var reg 1 ~ RegWriteE $end
$var reg 1 !! MemWriteE $end
$var reg 1 "! ALUSrcE $end
$var reg 1 #! BranchE $end
$var reg 1 $! JumpE $end
$var reg 3 %! ALUControlE [2:0] $end
$var reg 2 &! ResultSrcE [1:0] $end
$var reg 32 '! RD1E [31:0] $end
$var reg 32 (! RD2E [31:0] $end
$var reg 32 )! ImmExtE [31:0] $end
$var reg 32 *! PCE [31:0] $end
$var reg 32 +! PCPlus4E [31:0] $end
$var reg 5 ,! RdE [4:0] $end
$var reg 5 -! Rs1E [4:0] $end
$var reg 5 .! Rs2E [4:0] $end
$upscope $end
$scope module bmux3 $end
$var wire 32 G d0 [31:0] $end
$var wire 32 ` d1 [31:0] $end
$var wire 32 W d2 [31:0] $end
$var wire 2 b s [1:0] $end
$var wire 32 M y [31:0] $end
$upscope $end
$scope module srcbmux $end
$var wire 32 M d0 [31:0] $end
$var wire 32 H d1 [31:0] $end
$var wire 1 > s $end
$var wire 32 L y [31:0] $end
$upscope $end
$scope module srcamux $end
$var wire 32 F d0 [31:0] $end
$var wire 32 ` d1 [31:0] $end
$var wire 32 W d2 [31:0] $end
$var wire 2 a s [1:0] $end
$var wire 32 K y [31:0] $end
$upscope $end
$scope module alu $end
$var wire 32 K a [31:0] $end
$var wire 32 L b [31:0] $end
$var wire 3 C alucontrol [2:0] $end
$var wire 32 I result [31:0] $end
$var wire 1 Q zero $end
$var wire 32 /! condinvb [31:0] $end
$var wire 32 0! sum [31:0] $end
$var wire 1 1! v $end
$var wire 1 2! isAddSub $end
$var reg 32 3! result_reg [31:0] $end
$upscope $end
$scope module pcaddbranch $end
$var wire 32 D a [31:0] $end
$var wire 32 H b [31:0] $end
$var wire 32 J y [31:0] $end
$upscope $end
$scope module ex_mem_r $end
$var wire 1 ' clk $end
$var wire 1 ( reset $end
$var wire 2 B ResultSrcE [1:0] $end
$var wire 1 = RegWriteE $end
$var wire 1 ? MemWriteE $end
$var wire 32 I ALUResultE [31:0] $end
$var wire 32 M WriteDataE [31:0] $end
$var wire 5 N RdE [4:0] $end
$var wire 32 E PCPlus4E [31:0] $end
$var reg 2 4! ResultSrcM [1:0] $end
$var reg 1 5! RegWriteM $end
$var reg 1 6! MemWriteM $end
$var reg 32 7! ALUResultM [31:0] $end
$var reg 32 8! WriteDataM [31:0] $end
$var reg 5 9! RdM [4:0] $end
$var reg 32 :! PCPlus4M [31:0] $end
$upscope $end
$scope module mem_wb_r $end
$var wire 1 ' clk $end
$var wire 1 ( reset $end
$var wire 1 S RegWriteM $end
$var wire 2 U ResultSrcM [1:0] $end
$var wire 32 W ALUResultM [31:0] $end
$var wire 32 + ReadDataM [31:0] $end
$var wire 32 V PCPlus4M [31:0] $end
$var wire 5 Y RdM [4:0] $end
$var reg 1 ;! RegWriteW $end
$var reg 2 <! ResultSrcW [1:0] $end
$var reg 32 =! ALUResultW [31:0] $end
$var reg 32 >! ReadDataW [31:0] $end
$var reg 32 ?! PCPlus4W [31:0] $end
$var reg 5 @! RdW [4:0] $end
$upscope $end
$scope module resultmux $end
$var wire 32 ] d0 [31:0] $end
$var wire 32 ^ d1 [31:0] $end
$var wire 32 \ d2 [31:0] $end
$var wire 2 [ s [1:0] $end
$var wire 32 ` y [31:0] $end
$upscope $end
$upscope $end
$scope module imem $end
$var wire 32 ) a [31:0] $end
$var wire 32 * rd [31:0] $end
$upscope $end
$scope module dmem $end
$var wire 1 ' clk $end
$var wire 1 % we $end
$var wire 32 $ a [31:0] $end
$var wire 32 # wd [31:0] $end
$var wire 32 + rd [31:0] $end
$upscope $end
$upscope $end
$upscope $end
$enddefinitions $end

#0
$dumpvars
1!
0!!
1"
0"!
b0 #
0#!
b0 $
0$!
0%
b0 %!
b0 &
b0 &!
1'
b0 '!
1(
b0 (!
b0 )
b0 )!
b10100000000000100010011 *
b0 *!
bx +
b0 +!
b100 ,
b0 ,!
x-
b0 -!
x.
b0 .!
x/
b0 /!
x0
b0 0!
x1
01!
bx 2
12!
bx 3
b0 3!
b0 4
b0 4!
b0 5
05!
b100 6
06!
b0 7
b0 7!
b0 8
b0 8!
b0 9
b0 9!
b0 :
b0 :!
b0 ;
0;!
bx <
b0 <!
0=
b0 =!
0>
b0 >!
0?
b0 ?!
0@
b0 @!
0A
b0 B
b0 C
b0 D
b0 E
b0 F
b0 G
b0 H
b0 I
b0 J
b0 K
b0 L
b0 M
b0 N
b0 O
b0 P
1Q
0R
0S
0T
b0 U
b0 V
b0 W
b0 X
b0 Y
0Z
b0 [
b0 \
b0 ]
b0 ^
b0 _
b0 `
b0 a
b0 b
0c
0d
0e
b0 f
b0 g
0h
b0 i
b0 j
0k
1l
b0 m
b100 n
1o
b0 p
b0 q
b0 r
b0 s
b0 t
0u
bx v
bx w
0x
0y
b0 z
b0 {
bx |
b0 }
0~
$end

#5000
0!
0'

#10000
1!
b1 &
1'

#15000
0!
0'

#20000
1!
b10 &
1'

#22000
0"
0(

#25000
0!
0'

#30000
1!
x!!
x"!
x#!
x$!
b11 &
bx &!
1'
b100 )
bx )!
b110000000000000110010011 *
bx ,
1-
1.
0/
bx /!
00
bx 0!
01
x1!
b0 2
b0 3
bx 3!
b100 5
b1000 6
b100 8
b10100000000000100010011 9
bx ;
b101 <
x=
x>
bx >!
x?
x@
xA
bx B
bx H
bx I
bx J
bx L
xQ
xR
bx ^
b101 g
xh
b100 m
b10100000000000100010011 p
b100 r
b10011 s
b0 t
0u
b10 v
b10010000100 w
0x
b1010000000000010 {
b101 |
b10 }
x~

#35000
0!
0'

#40000
1!
0!!
1"!
0#!
bx $
0$!
x%
b100 &
b0 &!
1'
bx (!
bx )
b101 )!
bx *
b100 +!
b10 ,!
b101 .!
b101 /!
b101 0!
01!
b101 3!
bx 4!
bx 5
x5!
bx 6
x6!
b100 7
bx 7!
b1000 8
b110000000000000110010011 9
b1100 <
1=
1>
0?
0@
0A
b0 B
b100 E
bx G
b101 H
b101 I
b101 J
b101 L
bx M
b10 N
b101 P
0Q
0R
xS
xT
bx U
bx W
b1100 g
0h
bx m
b110000000000000110010011 p
b100 q
b1000 r
b10011 s
b0 t
0u
0x
b11000000000000011 {
b1100 |
b11 }
1~

#45000
0!
0'

#50000
1!
bx #
b101 $
0%
b101 &
1'
b1100 )!
b100 *!
b1000 +!
b11 ,!
x-
x.
b1100 .!
x/
b1100 /!
x0
b1100 0!
x1
bx 2
bx 3
b1100 3!
bx 4
b0 4!
15!
06!
bx 7
b101 7!
bx 8
bx 8!
bx 9
b10 9!
bx :
b100 :!
x;!
bx <
bx <!
bx =!
b100 D
b1000 E
b1100 H
b1100 I
b10000 J
b1100 L
b11 N
b1100 P
1S
0T
b0 U
b100 V
b101 W
bx X
b10 Y
xZ
bx [
bx ]
bx `
bx f
bx g
bx p
bx q
bx r
bx s
bx t
xu
bx v
bx w
xx
xy
bx z
bx {
bx |
bx }

#55000
0!
0'

#60000
1!
x!!
x"!
x#!
b1100 $
x$!
bx %!
b110 &
bx &!
1'
bx '!
bx )!
bx *!
bx +!
bx ,!
bx -!
bx .!
bx /!
bx 0!
x1!
x2!
bx 3!
b1100 7!
b11 9!
b1000 :!
1;!
b0 <!
x=
b101 =!
x>
x?
b100 ?!
x@
b10 @!
xA
bx B
bx C
bx D
bx E
bx F
bx H
bx I
bx J
bx K
bx L
bx N
bx O
bx P
xQ
xR
b1000 V
b1100 W
b11 Y
1Z
b0 [
b100 \
b101 ]
b10 _
b101 `
xc
xd
xe
xh
xk
xl
xo
x~

#65000
0!
0'

#70000
1!
bx $
x%
b111 &
1'
bx 4!
x5!
x6!
bx 7!
bx 9!
bx :!
b1100 =!
b1000 ?!
b11 @!
xS
xT
bx U
bx V
bx W
bx Y
b1000 \
b1100 ]
b11 _
b1100 `

#75000
0!
0'

#80000
1!
b1000 &
1'
x;!
bx <!
bx =!
bx ?!
bx @!
xZ
bx [
bx \
bx ]
bx _
bx `

#85000
0!
0'

#90000
1!
b1001 &
1'

#95000
0!
0'

#100000
1!
b1010 &
1'

#105000
0!
0'

#110000
1!
b1011 &
1'

#115000
0!
0'

#120000
1!
b1100 &
1'

#125000
0!
0'

#130000
1!
b1101 &
1'

#135000
0!
0'

#140000
1!
b1110 &
1'

#145000
0!
0'

#150000
1!
b1111 &
1'

#155000
0!
0'

#160000
1!
b10000 &
1'

#165000
0!
0'

#170000
1!
b10001 &
1'

#175000
0!
0'

#180000
1!
b10010 &
1'

#185000
0!
0'

#190000
1!
b10011 &
1'

#195000
0!
0'

#200000
1!
b10100 &
1'

#205000
0!
0'

#210000
1!
b10101 &
1'

#215000
0!
0'

#220000
1!
b10110 &
1'

#225000
0!
0'

#230000
1!
b10111 &
1'

#235000
0!
0'

#240000
1!
b11000 &
1'

#245000
0!
0'

#250000
1!
b11001 &
1'

#255000
0!
0'

#260000
1!
b11010 &
1'

#265000
0!
0'

#270000
1!
b11011 &
1'

#275000
0!
0'

#280000
1!
b11100 &
1'

#285000
0!
0'

#290000
1!
b11101 &
1'

#295000
0!
0'

#300000
1!
b11110 &
1'

#305000
0!
0'

#310000
1!
b11111 &
1'

#315000
0!
0'

#320000
1!
b100000 &
1'

#325000
0!
0'

#330000
1!
b100001 &
1'

#335000
0!
0'

#340000
1!
b100010 &
1'

#345000
0!
0'

#350000
1!
b100011 &
1'

#355000
0!
0'

#360000
1!
b100100 &
1'

#365000
0!
0'

#370000
1!
b100101 &
1'

#375000
0!
0'

#380000
1!
b100110 &
1'

#385000
0!
0'

#390000
1!
b100111 &
1'

#395000
0!
0'

#400000
1!
b101000 &
1'

#405000
0!
0'

#410000
1!
b101001 &
1'

#415000
0!
0'

#420000
1!
b101010 &
1'

#425000
0!
0'

#430000
1!
b101011 &
1'

#435000
0!
0'

#440000
1!
b101100 &
1'

#445000
0!
0'

#450000
1!
b101101 &
1'

#455000
0!
0'

#460000
1!
b101110 &
1'

#465000
0!
0'

#470000
1!
b101111 &
1'

#475000
0!
0'

#480000
1!
b110000 &
1'

#485000
0!
0'

#490000
1!
b110001 &
1'

#495000
0!
0'

#500000
1!
b110010 &
1'

#505000
0!
0'

#510000
1!
b110011 &
1'

#515000
0!
0'

#520000
1!
b110100 &
1'

#525000
0!
0'

#530000
1!
b110101 &
1'

#535000
0!
0'

#540000
1!
b110110 &
1'

#545000
0!
0'

#550000
1!
b110111 &
1'

#555000
0!
0'

#560000
1!
b111000 &
1'

#565000
0!
0'

#570000
1!
b111001 &
1'

#575000
0!
0'

#580000
1!
b111010 &
1'

#585000
0!
0'

#590000
1!
b111011 &
1'

#595000
0!
0'

#600000
1!
b111100 &
1'

#605000
0!
0'

#610000
1!
b111101 &
1'

#615000
0!
0'

#620000
1!
b111110 &
1'

#625000
0!
0'

#630000
1!
b111111 &
1'

#635000
0!
0'

#640000
1!
b1000000 &
1'

#645000
0!
0'

#650000
1!
b1000001 &
1'

#655000
0!
0'

#660000
1!
b1000010 &
1'

#665000
0!
0'

#670000
1!
b1000011 &
1'

#675000
0!
0'

#680000
1!
b1000100 &
1'

#685000
0!
0'

#690000
1!
b1000101 &
1'

#695000
0!
0'

#700000
1!
b1000110 &
1'

#705000
0!
0'

#710000
1!
b1000111 &
1'

#715000
0!
0'

#720000
1!
b1001000 &
1'

#725000
0!
0'

#730000
1!
b1001001 &
1'

#735000
0!
0'

#740000
1!
b1001010 &
1'

#745000
0!
0'

#750000
1!
b1001011 &
1'

#755000
0!
0'

#760000
1!
b1001100 &
1'

#765000
0!
0'

#770000
1!
b1001101 &
1'

#775000
0!
0'

#780000
1!
b1001110 &
1'

#785000
0!
0'

#790000
1!
b1001111 &
1'

#795000
0!
0'

#800000
1!
b1010000 &
1'

#805000
0!
0'

#810000
1!
b1010001 &
1'

#815000
0!
0'

#820000
1!
b1010010 &
1'

#825000
0!
0'

#830000
1!
b1010011 &
1'

#835000
0!
0'

#840000
1!
b1010100 &
1'

#845000
0!
0'

#850000
1!
b1010101 &
1'

#855000
0!
0'

#860000
1!
b1010110 &
1'

#865000
0!
0'

#870000
1!
b1010111 &
1'

#875000
0!
0'

#880000
1!
b1011000 &
1'

#885000
0!
0'

#890000
1!
b1011001 &
1'

#895000
0!
0'

#900000
1!
b1011010 &
1'

#905000
0!
0'

#910000
1!
b1011011 &
1'

#915000
0!
0'

#920000
1!
b1011100 &
1'

#925000
0!
0'

#930000
1!
b1011101 &
1'

#935000
0!
0'

#940000
1!
b1011110 &
1'

#945000
0!
0'

#950000
1!
b1011111 &
1'

#955000
0!
0'

#960000
1!
b1100000 &
1'

#965000
0!
0'

#970000
1!
b1100001 &
1'

#975000
0!
0'

#980000
1!
b1100010 &
1'

#985000
0!
0'

#990000
1!
b1100011 &
1'

#995000
0!
0'

#1000000
1!
b1100100 &
1'
