

================================================================
== Vitis HLS Report for 'eval_4_isog_2'
================================================================
* Date:           Tue May 20 14:31:47 2025

* Version:        2024.2.2 (Build 6049644 on Mar  5 2025)
* Project:        sikep503_hls
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  7.040 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+----------+------+-------+---------+
    |  Latency (cycles) |  Latency (absolute)  |   Interval   | Pipeline|
    |   min   |   max   |    min    |    max   |  min |  max  |   Type  |
    +---------+---------+-----------+----------+------+-------+---------+
    |     7778|    11806|  77.780 us|  0.118 ms|  7778|  11806|       no|
    +---------+---------+-----------+----------+------+-------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 32
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 12 
12 --> 13 
13 --> 14 
14 --> 15 
15 --> 16 
16 --> 17 
17 --> 18 
18 --> 19 
19 --> 20 
20 --> 21 
21 --> 22 
22 --> 23 
23 --> 24 
24 --> 25 
25 --> 26 
26 --> 27 
27 --> 28 
28 --> 29 
29 --> 30 
30 --> 31 
31 --> 32 
32 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 3.25>
ST_1 : Operation 33 [1/1] (0.00ns)   --->   "%t0 = alloca i32 1" [src/ec_isogeny.c:63]   --->   Operation 33 'alloca' 't0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 34 [1/1] (0.00ns)   --->   "%t1 = alloca i32 1" [src/ec_isogeny.c:63]   --->   Operation 34 'alloca' 't1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 35 [2/2] (3.25ns)   --->   "%call_ln111 = call void @fpadd503.15181, i64 %P_X, i1 0, i64 %P_Z, i1 0, i64 %t0, i1 0, i64 %p503x2_1" [src/fpx.c:111->src/ec_isogeny.c:65]   --->   Operation 35 'call' 'call_ln111' <Predicate = true> <Delay = 3.25> <CoreType = "Generic">   --->   Generic Core

State 2 <SV = 1> <Delay = 0.00>
ST_2 : Operation 36 [1/2] (0.00ns)   --->   "%call_ln111 = call void @fpadd503.15181, i64 %P_X, i1 0, i64 %P_Z, i1 0, i64 %t0, i1 0, i64 %p503x2_1" [src/fpx.c:111->src/ec_isogeny.c:65]   --->   Operation 36 'call' 'call_ln111' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Generic Core

State 3 <SV = 2> <Delay = 3.25>
ST_3 : Operation 37 [2/2] (3.25ns)   --->   "%call_ln112 = call void @fpadd503.15181, i64 %P_X, i1 1, i64 %P_Z, i1 1, i64 %t0, i1 1, i64 %p503x2_1" [src/fpx.c:112->src/ec_isogeny.c:65]   --->   Operation 37 'call' 'call_ln112' <Predicate = true> <Delay = 3.25> <CoreType = "Generic">   --->   Generic Core

State 4 <SV = 3> <Delay = 0.00>
ST_4 : Operation 38 [1/2] (0.00ns)   --->   "%call_ln112 = call void @fpadd503.15181, i64 %P_X, i1 1, i64 %P_Z, i1 1, i64 %t0, i1 1, i64 %p503x2_1" [src/fpx.c:112->src/ec_isogeny.c:65]   --->   Operation 38 'call' 'call_ln112' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Generic Core

State 5 <SV = 4> <Delay = 3.25>
ST_5 : Operation 39 [2/2] (3.25ns)   --->   "%call_ln118 = call void @fpsub503.14679, i64 %P_X, i1 0, i64 %P_Z, i1 0, i64 %t1, i1 0, i64 %p503x2_1" [src/fpx.c:118->src/ec_isogeny.c:66]   --->   Operation 39 'call' 'call_ln118' <Predicate = true> <Delay = 3.25> <CoreType = "Generic">   --->   Generic Core

State 6 <SV = 5> <Delay = 0.00>
ST_6 : Operation 40 [1/2] (0.00ns)   --->   "%call_ln118 = call void @fpsub503.14679, i64 %P_X, i1 0, i64 %P_Z, i1 0, i64 %t1, i1 0, i64 %p503x2_1" [src/fpx.c:118->src/ec_isogeny.c:66]   --->   Operation 40 'call' 'call_ln118' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Generic Core

State 7 <SV = 6> <Delay = 3.25>
ST_7 : Operation 41 [2/2] (3.25ns)   --->   "%call_ln119 = call void @fpsub503.14679, i64 %P_X, i1 1, i64 %P_Z, i1 1, i64 %t1, i1 1, i64 %p503x2_1" [src/fpx.c:119->src/ec_isogeny.c:66]   --->   Operation 41 'call' 'call_ln119' <Predicate = true> <Delay = 3.25> <CoreType = "Generic">   --->   Generic Core

State 8 <SV = 7> <Delay = 0.00>
ST_8 : Operation 42 [1/2] (0.00ns)   --->   "%call_ln119 = call void @fpsub503.14679, i64 %P_X, i1 1, i64 %P_Z, i1 1, i64 %t1, i1 1, i64 %p503x2_1" [src/fpx.c:119->src/ec_isogeny.c:66]   --->   Operation 42 'call' 'call_ln119' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Generic Core

State 9 <SV = 8> <Delay = 0.00>
ST_9 : Operation 43 [2/2] (0.00ns)   --->   "%call_ln67 = call void @fp2mul503_mont.781107, i64 %t0, i64 %coeff, i9 128, i64 %P_X, i64 %p503_1, i64 %p503p1_1" [src/ec_isogeny.c:67]   --->   Operation 43 'call' 'call_ln67' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Generic Core

State 10 <SV = 9> <Delay = 0.00>
ST_10 : Operation 44 [1/2] (0.00ns)   --->   "%call_ln67 = call void @fp2mul503_mont.781107, i64 %t0, i64 %coeff, i9 128, i64 %P_X, i64 %p503_1, i64 %p503p1_1" [src/ec_isogeny.c:67]   --->   Operation 44 'call' 'call_ln67' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Generic Core

State 11 <SV = 10> <Delay = 0.00>
ST_11 : Operation 45 [2/2] (0.00ns)   --->   "%call_ln68 = call void @fp2mul503_mont.781107, i64 %t1, i64 %coeff, i9 256, i64 %P_Z, i64 %p503_1, i64 %p503p1_1" [src/ec_isogeny.c:68]   --->   Operation 45 'call' 'call_ln68' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Generic Core

State 12 <SV = 11> <Delay = 0.00>
ST_12 : Operation 46 [1/2] (0.00ns)   --->   "%call_ln68 = call void @fp2mul503_mont.781107, i64 %t1, i64 %coeff, i9 256, i64 %P_Z, i64 %p503_1, i64 %p503p1_1" [src/ec_isogeny.c:68]   --->   Operation 46 'call' 'call_ln68' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Generic Core

State 13 <SV = 12> <Delay = 0.00>
ST_13 : Operation 47 [2/2] (0.00ns)   --->   "%call_ln69 = call void @fp2mul503_mont.133.2, i64 %t0, i64 %t1, i64 %p503_1, i64 %p503p1_1" [src/ec_isogeny.c:69]   --->   Operation 47 'call' 'call_ln69' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Generic Core

State 14 <SV = 13> <Delay = 0.00>
ST_14 : Operation 48 [1/2] (0.00ns)   --->   "%call_ln69 = call void @fp2mul503_mont.133.2, i64 %t0, i64 %t1, i64 %p503_1, i64 %p503p1_1" [src/ec_isogeny.c:69]   --->   Operation 48 'call' 'call_ln69' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Generic Core

State 15 <SV = 14> <Delay = 3.25>
ST_15 : Operation 49 [2/2] (0.00ns)   --->   "%call_ln70 = call void @fp2mul503_mont.7, i64 %t0, i64 %coeff, i64 %p503_1, i64 %p503p1_1" [src/ec_isogeny.c:70]   --->   Operation 49 'call' 'call_ln70' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Generic Core
ST_15 : Operation 50 [2/2] (3.25ns)   --->   "%call_ln111 = call void @fpadd503.15181, i64 %P_X, i1 0, i64 %P_Z, i1 0, i64 %t1, i1 0, i64 %p503x2_1" [src/fpx.c:111->src/ec_isogeny.c:71]   --->   Operation 50 'call' 'call_ln111' <Predicate = true> <Delay = 3.25> <CoreType = "Generic">   --->   Generic Core

State 16 <SV = 15> <Delay = 0.00>
ST_16 : Operation 51 [1/2] (0.00ns)   --->   "%call_ln70 = call void @fp2mul503_mont.7, i64 %t0, i64 %coeff, i64 %p503_1, i64 %p503p1_1" [src/ec_isogeny.c:70]   --->   Operation 51 'call' 'call_ln70' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Generic Core
ST_16 : Operation 52 [1/2] (0.00ns)   --->   "%call_ln111 = call void @fpadd503.15181, i64 %P_X, i1 0, i64 %P_Z, i1 0, i64 %t1, i1 0, i64 %p503x2_1" [src/fpx.c:111->src/ec_isogeny.c:71]   --->   Operation 52 'call' 'call_ln111' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Generic Core

State 17 <SV = 16> <Delay = 3.25>
ST_17 : Operation 53 [2/2] (3.25ns)   --->   "%call_ln112 = call void @fpadd503.15181, i64 %P_X, i1 1, i64 %P_Z, i1 1, i64 %t1, i1 1, i64 %p503x2_1" [src/fpx.c:112->src/ec_isogeny.c:71]   --->   Operation 53 'call' 'call_ln112' <Predicate = true> <Delay = 3.25> <CoreType = "Generic">   --->   Generic Core

State 18 <SV = 17> <Delay = 0.00>
ST_18 : Operation 54 [1/2] (0.00ns)   --->   "%call_ln112 = call void @fpadd503.15181, i64 %P_X, i1 1, i64 %P_Z, i1 1, i64 %t1, i1 1, i64 %p503x2_1" [src/fpx.c:112->src/ec_isogeny.c:71]   --->   Operation 54 'call' 'call_ln112' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Generic Core

State 19 <SV = 18> <Delay = 3.25>
ST_19 : Operation 55 [2/2] (3.25ns)   --->   "%call_ln118 = call void @fpsub503.144.278, i64 %P_X, i1 0, i64 %P_Z, i1 0, i64 %p503x2_1" [src/fpx.c:118->src/ec_isogeny.c:72]   --->   Operation 55 'call' 'call_ln118' <Predicate = true> <Delay = 3.25> <CoreType = "Generic">   --->   Generic Core
ST_19 : Operation 56 [2/2] (0.00ns)   --->   "%call_ln73 = call void @fp2sqr503_mont.136.2, i64 %t1, i64 %p503x2_1, i64 %p503p1_1" [src/ec_isogeny.c:73]   --->   Operation 56 'call' 'call_ln73' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Generic Core

State 20 <SV = 19> <Delay = 0.00>
ST_20 : Operation 57 [1/2] (0.00ns)   --->   "%call_ln118 = call void @fpsub503.144.278, i64 %P_X, i1 0, i64 %P_Z, i1 0, i64 %p503x2_1" [src/fpx.c:118->src/ec_isogeny.c:72]   --->   Operation 57 'call' 'call_ln118' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Generic Core
ST_20 : Operation 58 [1/2] (0.00ns)   --->   "%call_ln73 = call void @fp2sqr503_mont.136.2, i64 %t1, i64 %p503x2_1, i64 %p503p1_1" [src/ec_isogeny.c:73]   --->   Operation 58 'call' 'call_ln73' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Generic Core

State 21 <SV = 20> <Delay = 3.25>
ST_21 : Operation 59 [2/2] (3.25ns)   --->   "%call_ln119 = call void @fpsub503.144.278, i64 %P_X, i1 1, i64 %P_Z, i1 1, i64 %p503x2_1" [src/fpx.c:119->src/ec_isogeny.c:72]   --->   Operation 59 'call' 'call_ln119' <Predicate = true> <Delay = 3.25> <CoreType = "Generic">   --->   Generic Core

State 22 <SV = 21> <Delay = 0.00>
ST_22 : Operation 60 [1/2] (0.00ns)   --->   "%call_ln119 = call void @fpsub503.144.278, i64 %P_X, i1 1, i64 %P_Z, i1 1, i64 %p503x2_1" [src/fpx.c:119->src/ec_isogeny.c:72]   --->   Operation 60 'call' 'call_ln119' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Generic Core

State 23 <SV = 22> <Delay = 3.25>
ST_23 : Operation 61 [2/2] (0.00ns)   --->   "%call_ln74 = call void @fp2sqr503_mont.13673, i64 %P_Z, i64 %p503x2_1, i64 %p503p1_1" [src/ec_isogeny.c:74]   --->   Operation 61 'call' 'call_ln74' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Generic Core
ST_23 : Operation 62 [2/2] (3.25ns)   --->   "%call_ln111 = call void @fpadd503.152106, i64 %t1, i1 0, i64 %t0, i1 0, i64 %P_X, i1 0, i64 %p503x2_1" [src/fpx.c:111->src/ec_isogeny.c:75]   --->   Operation 62 'call' 'call_ln111' <Predicate = true> <Delay = 3.25> <CoreType = "Generic">   --->   Generic Core

State 24 <SV = 23> <Delay = 0.00>
ST_24 : Operation 63 [1/2] (0.00ns)   --->   "%call_ln74 = call void @fp2sqr503_mont.13673, i64 %P_Z, i64 %p503x2_1, i64 %p503p1_1" [src/ec_isogeny.c:74]   --->   Operation 63 'call' 'call_ln74' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Generic Core
ST_24 : Operation 64 [1/2] (0.00ns)   --->   "%call_ln111 = call void @fpadd503.152106, i64 %t1, i1 0, i64 %t0, i1 0, i64 %P_X, i1 0, i64 %p503x2_1" [src/fpx.c:111->src/ec_isogeny.c:75]   --->   Operation 64 'call' 'call_ln111' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Generic Core

State 25 <SV = 24> <Delay = 3.25>
ST_25 : Operation 65 [2/2] (3.25ns)   --->   "%call_ln112 = call void @fpadd503.152106, i64 %t1, i1 1, i64 %t0, i1 1, i64 %P_X, i1 1, i64 %p503x2_1" [src/fpx.c:112->src/ec_isogeny.c:75]   --->   Operation 65 'call' 'call_ln112' <Predicate = true> <Delay = 3.25> <CoreType = "Generic">   --->   Generic Core

State 26 <SV = 25> <Delay = 0.00>
ST_26 : Operation 66 [1/2] (0.00ns)   --->   "%call_ln112 = call void @fpadd503.152106, i64 %t1, i1 1, i64 %t0, i1 1, i64 %P_X, i1 1, i64 %p503x2_1" [src/fpx.c:112->src/ec_isogeny.c:75]   --->   Operation 66 'call' 'call_ln112' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Generic Core

State 27 <SV = 26> <Delay = 3.25>
ST_27 : Operation 67 [2/2] (3.25ns)   --->   "%call_ln118 = call void @fpsub503.144.277108, i64 %P_Z, i1 0, i64 %t0, i1 0, i64 %p503x2_1" [src/fpx.c:118->src/ec_isogeny.c:76]   --->   Operation 67 'call' 'call_ln118' <Predicate = true> <Delay = 3.25> <CoreType = "Generic">   --->   Generic Core
ST_27 : Operation 68 [2/2] (0.00ns)   --->   "%call_ln77 = call void @fp2mul503_mont.1339777, i64 %P_X, i64 %t1, i64 %p503_1, i64 %p503p1_1" [src/ec_isogeny.c:77]   --->   Operation 68 'call' 'call_ln77' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Generic Core

State 28 <SV = 27> <Delay = 0.00>
ST_28 : Operation 69 [1/2] (0.00ns)   --->   "%call_ln118 = call void @fpsub503.144.277108, i64 %P_Z, i1 0, i64 %t0, i1 0, i64 %p503x2_1" [src/fpx.c:118->src/ec_isogeny.c:76]   --->   Operation 69 'call' 'call_ln118' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Generic Core
ST_28 : Operation 70 [1/2] (0.00ns)   --->   "%call_ln77 = call void @fp2mul503_mont.1339777, i64 %P_X, i64 %t1, i64 %p503_1, i64 %p503p1_1" [src/ec_isogeny.c:77]   --->   Operation 70 'call' 'call_ln77' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Generic Core

State 29 <SV = 28> <Delay = 3.25>
ST_29 : Operation 71 [2/2] (3.25ns)   --->   "%call_ln119 = call void @fpsub503.144.277108, i64 %P_Z, i1 1, i64 %t0, i1 1, i64 %p503x2_1" [src/fpx.c:119->src/ec_isogeny.c:76]   --->   Operation 71 'call' 'call_ln119' <Predicate = true> <Delay = 3.25> <CoreType = "Generic">   --->   Generic Core

State 30 <SV = 29> <Delay = 0.00>
ST_30 : Operation 72 [1/2] (0.00ns)   --->   "%call_ln119 = call void @fpsub503.144.277108, i64 %P_Z, i1 1, i64 %t0, i1 1, i64 %p503x2_1" [src/fpx.c:119->src/ec_isogeny.c:76]   --->   Operation 72 'call' 'call_ln119' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Generic Core

State 31 <SV = 30> <Delay = 0.00>
ST_31 : Operation 73 [2/2] (0.00ns)   --->   "%call_ln78 = call void @fp2mul503_mont.1339777, i64 %P_Z, i64 %t0, i64 %p503_1, i64 %p503p1_1" [src/ec_isogeny.c:78]   --->   Operation 73 'call' 'call_ln78' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Generic Core

State 32 <SV = 31> <Delay = 0.00>
ST_32 : Operation 74 [1/1] (0.00ns)   --->   "%specbramwithbyteenable_ln0 = specbramwithbyteenable void @_ssdm_op_SpecBRAMWithByteEnable, i64 %coeff"   --->   Operation 74 'specbramwithbyteenable' 'specbramwithbyteenable_ln0' <Predicate = true> <Delay = 0.00>
ST_32 : Operation 75 [1/2] (0.00ns)   --->   "%call_ln78 = call void @fp2mul503_mont.1339777, i64 %P_Z, i64 %t0, i64 %p503_1, i64 %p503p1_1" [src/ec_isogeny.c:78]   --->   Operation 75 'call' 'call_ln78' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Generic Core
ST_32 : Operation 76 [1/1] (0.00ns)   --->   "%ret_ln79 = ret" [src/ec_isogeny.c:79]   --->   Operation 76 'ret' 'ret_ln79' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10.000ns, clock uncertainty: 2.700ns.

 <State 1>: 3.254ns
The critical path consists of the following:
	'alloca' operation 64 bit ('t0', src/ec_isogeny.c:63) [8]  (0.000 ns)
	'call' operation 0 bit ('call_ln111', src/fpx.c:111->src/ec_isogeny.c:65) to 'fpadd503.15181' [10]  (3.254 ns)

 <State 2>: 0.000ns
The critical path consists of the following:

 <State 3>: 3.254ns
The critical path consists of the following:
	'call' operation 0 bit ('call_ln112', src/fpx.c:112->src/ec_isogeny.c:65) to 'fpadd503.15181' [11]  (3.254 ns)

 <State 4>: 0.000ns
The critical path consists of the following:

 <State 5>: 3.254ns
The critical path consists of the following:
	'call' operation 0 bit ('call_ln118', src/fpx.c:118->src/ec_isogeny.c:66) to 'fpsub503.14679' [12]  (3.254 ns)

 <State 6>: 0.000ns
The critical path consists of the following:

 <State 7>: 3.254ns
The critical path consists of the following:
	'call' operation 0 bit ('call_ln119', src/fpx.c:119->src/ec_isogeny.c:66) to 'fpsub503.14679' [13]  (3.254 ns)

 <State 8>: 0.000ns
The critical path consists of the following:

 <State 9>: 0.000ns
The critical path consists of the following:

 <State 10>: 0.000ns
The critical path consists of the following:

 <State 11>: 0.000ns
The critical path consists of the following:

 <State 12>: 0.000ns
The critical path consists of the following:

 <State 13>: 0.000ns
The critical path consists of the following:

 <State 14>: 0.000ns
The critical path consists of the following:

 <State 15>: 3.254ns
The critical path consists of the following:
	'call' operation 0 bit ('call_ln111', src/fpx.c:111->src/ec_isogeny.c:71) to 'fpadd503.15181' [18]  (3.254 ns)

 <State 16>: 0.000ns
The critical path consists of the following:

 <State 17>: 3.254ns
The critical path consists of the following:
	'call' operation 0 bit ('call_ln112', src/fpx.c:112->src/ec_isogeny.c:71) to 'fpadd503.15181' [19]  (3.254 ns)

 <State 18>: 0.000ns
The critical path consists of the following:

 <State 19>: 3.254ns
The critical path consists of the following:
	'call' operation 0 bit ('call_ln118', src/fpx.c:118->src/ec_isogeny.c:72) to 'fpsub503.144.278' [20]  (3.254 ns)

 <State 20>: 0.000ns
The critical path consists of the following:

 <State 21>: 3.254ns
The critical path consists of the following:
	'call' operation 0 bit ('call_ln119', src/fpx.c:119->src/ec_isogeny.c:72) to 'fpsub503.144.278' [21]  (3.254 ns)

 <State 22>: 0.000ns
The critical path consists of the following:

 <State 23>: 3.254ns
The critical path consists of the following:
	'call' operation 0 bit ('call_ln111', src/fpx.c:111->src/ec_isogeny.c:75) to 'fpadd503.152106' [24]  (3.254 ns)

 <State 24>: 0.000ns
The critical path consists of the following:

 <State 25>: 3.254ns
The critical path consists of the following:
	'call' operation 0 bit ('call_ln112', src/fpx.c:112->src/ec_isogeny.c:75) to 'fpadd503.152106' [25]  (3.254 ns)

 <State 26>: 0.000ns
The critical path consists of the following:

 <State 27>: 3.254ns
The critical path consists of the following:
	'call' operation 0 bit ('call_ln118', src/fpx.c:118->src/ec_isogeny.c:76) to 'fpsub503.144.277108' [26]  (3.254 ns)

 <State 28>: 0.000ns
The critical path consists of the following:

 <State 29>: 3.254ns
The critical path consists of the following:
	'call' operation 0 bit ('call_ln119', src/fpx.c:119->src/ec_isogeny.c:76) to 'fpsub503.144.277108' [27]  (3.254 ns)

 <State 30>: 0.000ns
The critical path consists of the following:

 <State 31>: 0.000ns
The critical path consists of the following:

 <State 32>: 0.000ns
The critical path consists of the following:


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
	State 14
	State 15
	State 16
	State 17
	State 18
	State 19
	State 20
	State 21
	State 22
	State 23
	State 24
	State 25
	State 26
	State 27
	State 28
	State 29
	State 30
	State 31
	State 32


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
