{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1508892325597 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "TimeQuest Timing Analyzer Quartus Prime " "Running Quartus Prime TimeQuest Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 16.1.0 Build 196 10/24/2016 SJ Lite Edition " "Version 16.1.0 Build 196 10/24/2016 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1508892325605 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Oct 24 19:45:25 2017 " "Processing started: Tue Oct 24 19:45:25 2017" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1508892325605 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1508892325605 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta DE1_base -c DE1_SOC_golden_top " "Command: quartus_sta DE1_base -c DE1_SOC_golden_top" {  } {  } 0 0 "Command: %1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1508892325605 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "TimeQuest Timing Analyzer" 0 0 1508892325793 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "TimeQuest Timing Analyzer" 0 -1 1508892326753 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "TimeQuest Timing Analyzer" 0 -1 1508892326753 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1508892326830 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1508892326830 ""}
{ "Info" "ISTA_SDC_FOUND" "de1_top.sdc " "Reading SDC File: 'de1_top.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "TimeQuest Timing Analyzer" 0 -1 1508892327779 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_CALL_IS_DELAYED" "" "Clock uncertainty is not calculated until you update the timing netlist." {  } {  } 0 332151 "Clock uncertainty is not calculated until you update the timing netlist." 0 0 "TimeQuest Timing Analyzer" 0 -1 1508892327783 ""}
{ "Warning" "WSTA_ASSIGNMENT_HAD_PROBLEMS_BUT_WAS_ACCEPTED_WITH_REASON_AND_LOCATION" "set_input_delay de1_top.sdc 4 Positional argument <targets> with value \[get_ports *\]: Port hex0\[0\] is not an input port. " "Assignment set_input_delay is accepted but has some problems at de1_top.sdc(4): Positional argument <targets> with value \[get_ports *\]: Port hex0\[0\] is not an input port." { { "Info" "ISTA_SDC_COMMAND" "set_input_delay  -clock \{ clock_50Mhz \} 0 \[get_ports \{*\}\] " "set_input_delay  -clock \{ clock_50Mhz \} 0 \[get_ports \{*\}\]" {  } { { "C:/intelFPGA_lite/16.1/labs/HW3/de1_top.sdc" "" { Text "C:/intelFPGA_lite/16.1/labs/HW3/de1_top.sdc" 4 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1508892327783 ""}  } { { "C:/intelFPGA_lite/16.1/labs/HW3/de1_top.sdc" "" { Text "C:/intelFPGA_lite/16.1/labs/HW3/de1_top.sdc" 4 -1 0 } }  } 0 332054 "Assignment %1!s! is accepted but has some problems at %2!s!(%3!d!): %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1508892327783 ""}
{ "Warning" "WSTA_ASSIGNMENT_HAD_PROBLEMS_BUT_WAS_ACCEPTED_WITH_REASON_AND_LOCATION" "set_input_delay de1_top.sdc 4 Positional argument <targets> with value \[get_ports *\]: Port hex0\[1\] is not an input port. " "Assignment set_input_delay is accepted but has some problems at de1_top.sdc(4): Positional argument <targets> with value \[get_ports *\]: Port hex0\[1\] is not an input port." {  } { { "C:/intelFPGA_lite/16.1/labs/HW3/de1_top.sdc" "" { Text "C:/intelFPGA_lite/16.1/labs/HW3/de1_top.sdc" 4 -1 0 } }  } 0 332054 "Assignment %1!s! is accepted but has some problems at %2!s!(%3!d!): %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1508892327783 ""}
{ "Warning" "WSTA_ASSIGNMENT_HAD_PROBLEMS_BUT_WAS_ACCEPTED_WITH_REASON_AND_LOCATION" "set_input_delay de1_top.sdc 4 Positional argument <targets> with value \[get_ports *\]: Port hex0\[2\] is not an input port. " "Assignment set_input_delay is accepted but has some problems at de1_top.sdc(4): Positional argument <targets> with value \[get_ports *\]: Port hex0\[2\] is not an input port." {  } { { "C:/intelFPGA_lite/16.1/labs/HW3/de1_top.sdc" "" { Text "C:/intelFPGA_lite/16.1/labs/HW3/de1_top.sdc" 4 -1 0 } }  } 0 332054 "Assignment %1!s! is accepted but has some problems at %2!s!(%3!d!): %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1508892327783 ""}
{ "Warning" "WSTA_ASSIGNMENT_HAD_PROBLEMS_BUT_WAS_ACCEPTED_WITH_REASON_AND_LOCATION" "set_input_delay de1_top.sdc 4 Positional argument <targets> with value \[get_ports *\]: Port hex0\[3\] is not an input port. " "Assignment set_input_delay is accepted but has some problems at de1_top.sdc(4): Positional argument <targets> with value \[get_ports *\]: Port hex0\[3\] is not an input port." {  } { { "C:/intelFPGA_lite/16.1/labs/HW3/de1_top.sdc" "" { Text "C:/intelFPGA_lite/16.1/labs/HW3/de1_top.sdc" 4 -1 0 } }  } 0 332054 "Assignment %1!s! is accepted but has some problems at %2!s!(%3!d!): %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1508892327783 ""}
{ "Warning" "WSTA_ASSIGNMENT_HAD_PROBLEMS_BUT_WAS_ACCEPTED_WITH_REASON_AND_LOCATION" "set_input_delay de1_top.sdc 4 Positional argument <targets> with value \[get_ports *\]: Port hex0\[4\] is not an input port. " "Assignment set_input_delay is accepted but has some problems at de1_top.sdc(4): Positional argument <targets> with value \[get_ports *\]: Port hex0\[4\] is not an input port." {  } { { "C:/intelFPGA_lite/16.1/labs/HW3/de1_top.sdc" "" { Text "C:/intelFPGA_lite/16.1/labs/HW3/de1_top.sdc" 4 -1 0 } }  } 0 332054 "Assignment %1!s! is accepted but has some problems at %2!s!(%3!d!): %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1508892327783 ""}
{ "Warning" "WSTA_ASSIGNMENT_HAD_PROBLEMS_BUT_WAS_ACCEPTED_WITH_REASON_AND_LOCATION" "set_input_delay de1_top.sdc 4 Positional argument <targets> with value \[get_ports *\]: Port hex0\[5\] is not an input port. " "Assignment set_input_delay is accepted but has some problems at de1_top.sdc(4): Positional argument <targets> with value \[get_ports *\]: Port hex0\[5\] is not an input port." {  } { { "C:/intelFPGA_lite/16.1/labs/HW3/de1_top.sdc" "" { Text "C:/intelFPGA_lite/16.1/labs/HW3/de1_top.sdc" 4 -1 0 } }  } 0 332054 "Assignment %1!s! is accepted but has some problems at %2!s!(%3!d!): %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1508892327783 ""}
{ "Warning" "WSTA_ASSIGNMENT_HAD_PROBLEMS_BUT_WAS_ACCEPTED_WITH_REASON_AND_LOCATION" "set_input_delay de1_top.sdc 4 Positional argument <targets> with value \[get_ports *\]: Port hex0\[6\] is not an input port. " "Assignment set_input_delay is accepted but has some problems at de1_top.sdc(4): Positional argument <targets> with value \[get_ports *\]: Port hex0\[6\] is not an input port." {  } { { "C:/intelFPGA_lite/16.1/labs/HW3/de1_top.sdc" "" { Text "C:/intelFPGA_lite/16.1/labs/HW3/de1_top.sdc" 4 -1 0 } }  } 0 332054 "Assignment %1!s! is accepted but has some problems at %2!s!(%3!d!): %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1508892327783 ""}
{ "Warning" "WSTA_ASSIGNMENT_HAD_PROBLEMS_BUT_WAS_ACCEPTED_WITH_REASON_AND_LOCATION" "set_input_delay de1_top.sdc 4 Positional argument <targets> with value \[get_ports *\]: Port hex1\[0\] is not an input port. " "Assignment set_input_delay is accepted but has some problems at de1_top.sdc(4): Positional argument <targets> with value \[get_ports *\]: Port hex1\[0\] is not an input port." {  } { { "C:/intelFPGA_lite/16.1/labs/HW3/de1_top.sdc" "" { Text "C:/intelFPGA_lite/16.1/labs/HW3/de1_top.sdc" 4 -1 0 } }  } 0 332054 "Assignment %1!s! is accepted but has some problems at %2!s!(%3!d!): %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1508892327783 ""}
{ "Warning" "WSTA_ASSIGNMENT_HAD_PROBLEMS_BUT_WAS_ACCEPTED_WITH_REASON_AND_LOCATION" "set_input_delay de1_top.sdc 4 Positional argument <targets> with value \[get_ports *\]: Port hex1\[1\] is not an input port. " "Assignment set_input_delay is accepted but has some problems at de1_top.sdc(4): Positional argument <targets> with value \[get_ports *\]: Port hex1\[1\] is not an input port." {  } { { "C:/intelFPGA_lite/16.1/labs/HW3/de1_top.sdc" "" { Text "C:/intelFPGA_lite/16.1/labs/HW3/de1_top.sdc" 4 -1 0 } }  } 0 332054 "Assignment %1!s! is accepted but has some problems at %2!s!(%3!d!): %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1508892327783 ""}
{ "Warning" "WSTA_ASSIGNMENT_HAD_PROBLEMS_BUT_WAS_ACCEPTED_WITH_REASON_AND_LOCATION" "set_input_delay de1_top.sdc 4 Positional argument <targets> with value \[get_ports *\]: Port hex1\[2\] is not an input port. " "Assignment set_input_delay is accepted but has some problems at de1_top.sdc(4): Positional argument <targets> with value \[get_ports *\]: Port hex1\[2\] is not an input port." {  } { { "C:/intelFPGA_lite/16.1/labs/HW3/de1_top.sdc" "" { Text "C:/intelFPGA_lite/16.1/labs/HW3/de1_top.sdc" 4 -1 0 } }  } 0 332054 "Assignment %1!s! is accepted but has some problems at %2!s!(%3!d!): %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1508892327783 ""}
{ "Warning" "WSTA_ASSIGNMENT_HAD_PROBLEMS_BUT_WAS_ACCEPTED_WITH_REASON_AND_LOCATION" "set_input_delay de1_top.sdc 4 Positional argument <targets> with value \[get_ports *\]: Port hex1\[3\] is not an input port. " "Assignment set_input_delay is accepted but has some problems at de1_top.sdc(4): Positional argument <targets> with value \[get_ports *\]: Port hex1\[3\] is not an input port." {  } { { "C:/intelFPGA_lite/16.1/labs/HW3/de1_top.sdc" "" { Text "C:/intelFPGA_lite/16.1/labs/HW3/de1_top.sdc" 4 -1 0 } }  } 0 332054 "Assignment %1!s! is accepted but has some problems at %2!s!(%3!d!): %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1508892327783 ""}
{ "Warning" "WSTA_ASSIGNMENT_HAD_PROBLEMS_BUT_WAS_ACCEPTED_WITH_REASON_AND_LOCATION" "set_input_delay de1_top.sdc 4 Positional argument <targets> with value \[get_ports *\]: Port hex1\[4\] is not an input port. " "Assignment set_input_delay is accepted but has some problems at de1_top.sdc(4): Positional argument <targets> with value \[get_ports *\]: Port hex1\[4\] is not an input port." {  } { { "C:/intelFPGA_lite/16.1/labs/HW3/de1_top.sdc" "" { Text "C:/intelFPGA_lite/16.1/labs/HW3/de1_top.sdc" 4 -1 0 } }  } 0 332054 "Assignment %1!s! is accepted but has some problems at %2!s!(%3!d!): %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1508892327783 ""}
{ "Warning" "WSTA_ASSIGNMENT_HAD_PROBLEMS_BUT_WAS_ACCEPTED_WITH_REASON_AND_LOCATION" "set_input_delay de1_top.sdc 4 Positional argument <targets> with value \[get_ports *\]: Port hex1\[5\] is not an input port. " "Assignment set_input_delay is accepted but has some problems at de1_top.sdc(4): Positional argument <targets> with value \[get_ports *\]: Port hex1\[5\] is not an input port." {  } { { "C:/intelFPGA_lite/16.1/labs/HW3/de1_top.sdc" "" { Text "C:/intelFPGA_lite/16.1/labs/HW3/de1_top.sdc" 4 -1 0 } }  } 0 332054 "Assignment %1!s! is accepted but has some problems at %2!s!(%3!d!): %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1508892327783 ""}
{ "Warning" "WSTA_ASSIGNMENT_HAD_PROBLEMS_BUT_WAS_ACCEPTED_WITH_REASON_AND_LOCATION" "set_input_delay de1_top.sdc 4 Positional argument <targets> with value \[get_ports *\]: Port hex1\[6\] is not an input port. " "Assignment set_input_delay is accepted but has some problems at de1_top.sdc(4): Positional argument <targets> with value \[get_ports *\]: Port hex1\[6\] is not an input port." {  } { { "C:/intelFPGA_lite/16.1/labs/HW3/de1_top.sdc" "" { Text "C:/intelFPGA_lite/16.1/labs/HW3/de1_top.sdc" 4 -1 0 } }  } 0 332054 "Assignment %1!s! is accepted but has some problems at %2!s!(%3!d!): %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1508892327783 ""}
{ "Warning" "WSTA_ASSIGNMENT_HAD_PROBLEMS_BUT_WAS_ACCEPTED_WITH_REASON_AND_LOCATION" "set_input_delay de1_top.sdc 4 Positional argument <targets> with value \[get_ports *\]: Port hex2\[0\] is not an input port. " "Assignment set_input_delay is accepted but has some problems at de1_top.sdc(4): Positional argument <targets> with value \[get_ports *\]: Port hex2\[0\] is not an input port." {  } { { "C:/intelFPGA_lite/16.1/labs/HW3/de1_top.sdc" "" { Text "C:/intelFPGA_lite/16.1/labs/HW3/de1_top.sdc" 4 -1 0 } }  } 0 332054 "Assignment %1!s! is accepted but has some problems at %2!s!(%3!d!): %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1508892327783 ""}
{ "Warning" "WSTA_ASSIGNMENT_HAD_PROBLEMS_BUT_WAS_ACCEPTED_WITH_REASON_AND_LOCATION" "set_input_delay de1_top.sdc 4 Positional argument <targets> with value \[get_ports *\]: Port hex2\[1\] is not an input port. " "Assignment set_input_delay is accepted but has some problems at de1_top.sdc(4): Positional argument <targets> with value \[get_ports *\]: Port hex2\[1\] is not an input port." {  } { { "C:/intelFPGA_lite/16.1/labs/HW3/de1_top.sdc" "" { Text "C:/intelFPGA_lite/16.1/labs/HW3/de1_top.sdc" 4 -1 0 } }  } 0 332054 "Assignment %1!s! is accepted but has some problems at %2!s!(%3!d!): %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1508892327783 ""}
{ "Warning" "WSTA_ASSIGNMENT_HAD_PROBLEMS_BUT_WAS_ACCEPTED_WITH_REASON_AND_LOCATION" "set_input_delay de1_top.sdc 4 Positional argument <targets> with value \[get_ports *\]: Port hex2\[2\] is not an input port. " "Assignment set_input_delay is accepted but has some problems at de1_top.sdc(4): Positional argument <targets> with value \[get_ports *\]: Port hex2\[2\] is not an input port." {  } { { "C:/intelFPGA_lite/16.1/labs/HW3/de1_top.sdc" "" { Text "C:/intelFPGA_lite/16.1/labs/HW3/de1_top.sdc" 4 -1 0 } }  } 0 332054 "Assignment %1!s! is accepted but has some problems at %2!s!(%3!d!): %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1508892327783 ""}
{ "Warning" "WSTA_ASSIGNMENT_HAD_PROBLEMS_BUT_WAS_ACCEPTED_WITH_REASON_AND_LOCATION" "set_input_delay de1_top.sdc 4 Positional argument <targets> with value \[get_ports *\]: Port hex2\[3\] is not an input port. " "Assignment set_input_delay is accepted but has some problems at de1_top.sdc(4): Positional argument <targets> with value \[get_ports *\]: Port hex2\[3\] is not an input port." {  } { { "C:/intelFPGA_lite/16.1/labs/HW3/de1_top.sdc" "" { Text "C:/intelFPGA_lite/16.1/labs/HW3/de1_top.sdc" 4 -1 0 } }  } 0 332054 "Assignment %1!s! is accepted but has some problems at %2!s!(%3!d!): %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1508892327783 ""}
{ "Warning" "WSTA_ASSIGNMENT_HAD_PROBLEMS_BUT_WAS_ACCEPTED_WITH_REASON_AND_LOCATION" "set_input_delay de1_top.sdc 4 Positional argument <targets> with value \[get_ports *\]: Port hex2\[4\] is not an input port. " "Assignment set_input_delay is accepted but has some problems at de1_top.sdc(4): Positional argument <targets> with value \[get_ports *\]: Port hex2\[4\] is not an input port." {  } { { "C:/intelFPGA_lite/16.1/labs/HW3/de1_top.sdc" "" { Text "C:/intelFPGA_lite/16.1/labs/HW3/de1_top.sdc" 4 -1 0 } }  } 0 332054 "Assignment %1!s! is accepted but has some problems at %2!s!(%3!d!): %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1508892327783 ""}
{ "Warning" "WSTA_ASSIGNMENT_HAD_PROBLEMS_BUT_WAS_ACCEPTED_WITH_REASON_AND_LOCATION" "set_input_delay de1_top.sdc 4 Positional argument <targets> with value \[get_ports *\]: Port hex2\[5\] is not an input port. " "Assignment set_input_delay is accepted but has some problems at de1_top.sdc(4): Positional argument <targets> with value \[get_ports *\]: Port hex2\[5\] is not an input port." {  } { { "C:/intelFPGA_lite/16.1/labs/HW3/de1_top.sdc" "" { Text "C:/intelFPGA_lite/16.1/labs/HW3/de1_top.sdc" 4 -1 0 } }  } 0 332054 "Assignment %1!s! is accepted but has some problems at %2!s!(%3!d!): %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1508892327783 ""}
{ "Warning" "WSTA_ASSIGNMENT_HAD_PROBLEMS_BUT_WAS_ACCEPTED_WITH_REASON_AND_LOCATION" "set_input_delay de1_top.sdc 4 Positional argument <targets> with value \[get_ports *\]: Port hex2\[6\] is not an input port. " "Assignment set_input_delay is accepted but has some problems at de1_top.sdc(4): Positional argument <targets> with value \[get_ports *\]: Port hex2\[6\] is not an input port." {  } { { "C:/intelFPGA_lite/16.1/labs/HW3/de1_top.sdc" "" { Text "C:/intelFPGA_lite/16.1/labs/HW3/de1_top.sdc" 4 -1 0 } }  } 0 332054 "Assignment %1!s! is accepted but has some problems at %2!s!(%3!d!): %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1508892327783 ""}
{ "Warning" "WSTA_ASSIGNMENT_HAD_PROBLEMS_BUT_WAS_ACCEPTED_WITH_REASON_AND_LOCATION" "set_input_delay de1_top.sdc 4 Positional argument <targets> with value \[get_ports *\]: Port hex3\[0\] is not an input port. " "Assignment set_input_delay is accepted but has some problems at de1_top.sdc(4): Positional argument <targets> with value \[get_ports *\]: Port hex3\[0\] is not an input port." {  } { { "C:/intelFPGA_lite/16.1/labs/HW3/de1_top.sdc" "" { Text "C:/intelFPGA_lite/16.1/labs/HW3/de1_top.sdc" 4 -1 0 } }  } 0 332054 "Assignment %1!s! is accepted but has some problems at %2!s!(%3!d!): %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1508892327783 ""}
{ "Warning" "WSTA_ASSIGNMENT_HAD_PROBLEMS_BUT_WAS_ACCEPTED_WITH_REASON_AND_LOCATION" "set_input_delay de1_top.sdc 4 Positional argument <targets> with value \[get_ports *\]: Port hex3\[1\] is not an input port. " "Assignment set_input_delay is accepted but has some problems at de1_top.sdc(4): Positional argument <targets> with value \[get_ports *\]: Port hex3\[1\] is not an input port." {  } { { "C:/intelFPGA_lite/16.1/labs/HW3/de1_top.sdc" "" { Text "C:/intelFPGA_lite/16.1/labs/HW3/de1_top.sdc" 4 -1 0 } }  } 0 332054 "Assignment %1!s! is accepted but has some problems at %2!s!(%3!d!): %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1508892327783 ""}
{ "Warning" "WSTA_ASSIGNMENT_HAD_PROBLEMS_BUT_WAS_ACCEPTED_WITH_REASON_AND_LOCATION" "set_input_delay de1_top.sdc 4 Positional argument <targets> with value \[get_ports *\]: Port hex3\[2\] is not an input port. " "Assignment set_input_delay is accepted but has some problems at de1_top.sdc(4): Positional argument <targets> with value \[get_ports *\]: Port hex3\[2\] is not an input port." {  } { { "C:/intelFPGA_lite/16.1/labs/HW3/de1_top.sdc" "" { Text "C:/intelFPGA_lite/16.1/labs/HW3/de1_top.sdc" 4 -1 0 } }  } 0 332054 "Assignment %1!s! is accepted but has some problems at %2!s!(%3!d!): %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1508892327783 ""}
{ "Warning" "WSTA_ASSIGNMENT_HAD_PROBLEMS_BUT_WAS_ACCEPTED_WITH_REASON_AND_LOCATION" "set_input_delay de1_top.sdc 4 Positional argument <targets> with value \[get_ports *\]: Port hex3\[3\] is not an input port. " "Assignment set_input_delay is accepted but has some problems at de1_top.sdc(4): Positional argument <targets> with value \[get_ports *\]: Port hex3\[3\] is not an input port." {  } { { "C:/intelFPGA_lite/16.1/labs/HW3/de1_top.sdc" "" { Text "C:/intelFPGA_lite/16.1/labs/HW3/de1_top.sdc" 4 -1 0 } }  } 0 332054 "Assignment %1!s! is accepted but has some problems at %2!s!(%3!d!): %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1508892327783 ""}
{ "Warning" "WSTA_ASSIGNMENT_HAD_PROBLEMS_BUT_WAS_ACCEPTED_WITH_REASON_AND_LOCATION" "set_input_delay de1_top.sdc 4 Positional argument <targets> with value \[get_ports *\]: Port hex3\[4\] is not an input port. " "Assignment set_input_delay is accepted but has some problems at de1_top.sdc(4): Positional argument <targets> with value \[get_ports *\]: Port hex3\[4\] is not an input port." {  } { { "C:/intelFPGA_lite/16.1/labs/HW3/de1_top.sdc" "" { Text "C:/intelFPGA_lite/16.1/labs/HW3/de1_top.sdc" 4 -1 0 } }  } 0 332054 "Assignment %1!s! is accepted but has some problems at %2!s!(%3!d!): %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1508892327783 ""}
{ "Warning" "WSTA_ASSIGNMENT_HAD_PROBLEMS_BUT_WAS_ACCEPTED_WITH_REASON_AND_LOCATION" "set_input_delay de1_top.sdc 4 Positional argument <targets> with value \[get_ports *\]: Port hex3\[5\] is not an input port. " "Assignment set_input_delay is accepted but has some problems at de1_top.sdc(4): Positional argument <targets> with value \[get_ports *\]: Port hex3\[5\] is not an input port." {  } { { "C:/intelFPGA_lite/16.1/labs/HW3/de1_top.sdc" "" { Text "C:/intelFPGA_lite/16.1/labs/HW3/de1_top.sdc" 4 -1 0 } }  } 0 332054 "Assignment %1!s! is accepted but has some problems at %2!s!(%3!d!): %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1508892327783 ""}
{ "Warning" "WSTA_ASSIGNMENT_HAD_PROBLEMS_BUT_WAS_ACCEPTED_WITH_REASON_AND_LOCATION" "set_input_delay de1_top.sdc 4 Positional argument <targets> with value \[get_ports *\]: Port hex3\[6\] is not an input port. " "Assignment set_input_delay is accepted but has some problems at de1_top.sdc(4): Positional argument <targets> with value \[get_ports *\]: Port hex3\[6\] is not an input port." {  } { { "C:/intelFPGA_lite/16.1/labs/HW3/de1_top.sdc" "" { Text "C:/intelFPGA_lite/16.1/labs/HW3/de1_top.sdc" 4 -1 0 } }  } 0 332054 "Assignment %1!s! is accepted but has some problems at %2!s!(%3!d!): %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1508892327783 ""}
{ "Warning" "WSTA_ASSIGNMENT_HAD_PROBLEMS_BUT_WAS_ACCEPTED_WITH_REASON_AND_LOCATION" "set_input_delay de1_top.sdc 4 Positional argument <targets> with value \[get_ports *\]: Port hex4\[0\] is not an input port. " "Assignment set_input_delay is accepted but has some problems at de1_top.sdc(4): Positional argument <targets> with value \[get_ports *\]: Port hex4\[0\] is not an input port." {  } { { "C:/intelFPGA_lite/16.1/labs/HW3/de1_top.sdc" "" { Text "C:/intelFPGA_lite/16.1/labs/HW3/de1_top.sdc" 4 -1 0 } }  } 0 332054 "Assignment %1!s! is accepted but has some problems at %2!s!(%3!d!): %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1508892327783 ""}
{ "Warning" "WSTA_ASSIGNMENT_HAD_PROBLEMS_BUT_WAS_ACCEPTED_WITH_REASON_AND_LOCATION" "set_input_delay de1_top.sdc 4 Positional argument <targets> with value \[get_ports *\]: Port hex4\[1\] is not an input port. " "Assignment set_input_delay is accepted but has some problems at de1_top.sdc(4): Positional argument <targets> with value \[get_ports *\]: Port hex4\[1\] is not an input port." {  } { { "C:/intelFPGA_lite/16.1/labs/HW3/de1_top.sdc" "" { Text "C:/intelFPGA_lite/16.1/labs/HW3/de1_top.sdc" 4 -1 0 } }  } 0 332054 "Assignment %1!s! is accepted but has some problems at %2!s!(%3!d!): %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1508892327787 ""}
{ "Warning" "WSTA_ASSIGNMENT_HAD_PROBLEMS_BUT_WAS_ACCEPTED_WITH_REASON_AND_LOCATION" "set_input_delay de1_top.sdc 4 Positional argument <targets> with value \[get_ports *\]: Port hex4\[2\] is not an input port. " "Assignment set_input_delay is accepted but has some problems at de1_top.sdc(4): Positional argument <targets> with value \[get_ports *\]: Port hex4\[2\] is not an input port." {  } { { "C:/intelFPGA_lite/16.1/labs/HW3/de1_top.sdc" "" { Text "C:/intelFPGA_lite/16.1/labs/HW3/de1_top.sdc" 4 -1 0 } }  } 0 332054 "Assignment %1!s! is accepted but has some problems at %2!s!(%3!d!): %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1508892327787 ""}
{ "Warning" "WSTA_ASSIGNMENT_HAD_PROBLEMS_BUT_WAS_ACCEPTED_WITH_REASON_AND_LOCATION" "set_input_delay de1_top.sdc 4 Positional argument <targets> with value \[get_ports *\]: Port hex4\[3\] is not an input port. " "Assignment set_input_delay is accepted but has some problems at de1_top.sdc(4): Positional argument <targets> with value \[get_ports *\]: Port hex4\[3\] is not an input port." {  } { { "C:/intelFPGA_lite/16.1/labs/HW3/de1_top.sdc" "" { Text "C:/intelFPGA_lite/16.1/labs/HW3/de1_top.sdc" 4 -1 0 } }  } 0 332054 "Assignment %1!s! is accepted but has some problems at %2!s!(%3!d!): %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1508892327787 ""}
{ "Warning" "WSTA_ASSIGNMENT_HAD_PROBLEMS_BUT_WAS_ACCEPTED_WITH_REASON_AND_LOCATION" "set_input_delay de1_top.sdc 4 Positional argument <targets> with value \[get_ports *\]: Port hex4\[4\] is not an input port. " "Assignment set_input_delay is accepted but has some problems at de1_top.sdc(4): Positional argument <targets> with value \[get_ports *\]: Port hex4\[4\] is not an input port." {  } { { "C:/intelFPGA_lite/16.1/labs/HW3/de1_top.sdc" "" { Text "C:/intelFPGA_lite/16.1/labs/HW3/de1_top.sdc" 4 -1 0 } }  } 0 332054 "Assignment %1!s! is accepted but has some problems at %2!s!(%3!d!): %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1508892327787 ""}
{ "Warning" "WSTA_ASSIGNMENT_HAD_PROBLEMS_BUT_WAS_ACCEPTED_WITH_REASON_AND_LOCATION" "set_input_delay de1_top.sdc 4 Positional argument <targets> with value \[get_ports *\]: Port hex4\[5\] is not an input port. " "Assignment set_input_delay is accepted but has some problems at de1_top.sdc(4): Positional argument <targets> with value \[get_ports *\]: Port hex4\[5\] is not an input port." {  } { { "C:/intelFPGA_lite/16.1/labs/HW3/de1_top.sdc" "" { Text "C:/intelFPGA_lite/16.1/labs/HW3/de1_top.sdc" 4 -1 0 } }  } 0 332054 "Assignment %1!s! is accepted but has some problems at %2!s!(%3!d!): %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1508892327787 ""}
{ "Warning" "WSTA_ASSIGNMENT_HAD_PROBLEMS_BUT_WAS_ACCEPTED_WITH_REASON_AND_LOCATION" "set_input_delay de1_top.sdc 4 Positional argument <targets> with value \[get_ports *\]: Port hex4\[6\] is not an input port. " "Assignment set_input_delay is accepted but has some problems at de1_top.sdc(4): Positional argument <targets> with value \[get_ports *\]: Port hex4\[6\] is not an input port." {  } { { "C:/intelFPGA_lite/16.1/labs/HW3/de1_top.sdc" "" { Text "C:/intelFPGA_lite/16.1/labs/HW3/de1_top.sdc" 4 -1 0 } }  } 0 332054 "Assignment %1!s! is accepted but has some problems at %2!s!(%3!d!): %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1508892327787 ""}
{ "Warning" "WSTA_ASSIGNMENT_HAD_PROBLEMS_BUT_WAS_ACCEPTED_WITH_REASON_AND_LOCATION" "set_input_delay de1_top.sdc 4 Positional argument <targets> with value \[get_ports *\]: Port hex5\[0\] is not an input port. " "Assignment set_input_delay is accepted but has some problems at de1_top.sdc(4): Positional argument <targets> with value \[get_ports *\]: Port hex5\[0\] is not an input port." {  } { { "C:/intelFPGA_lite/16.1/labs/HW3/de1_top.sdc" "" { Text "C:/intelFPGA_lite/16.1/labs/HW3/de1_top.sdc" 4 -1 0 } }  } 0 332054 "Assignment %1!s! is accepted but has some problems at %2!s!(%3!d!): %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1508892327787 ""}
{ "Warning" "WSTA_ASSIGNMENT_HAD_PROBLEMS_BUT_WAS_ACCEPTED_WITH_REASON_AND_LOCATION" "set_input_delay de1_top.sdc 4 Positional argument <targets> with value \[get_ports *\]: Port hex5\[1\] is not an input port. " "Assignment set_input_delay is accepted but has some problems at de1_top.sdc(4): Positional argument <targets> with value \[get_ports *\]: Port hex5\[1\] is not an input port." {  } { { "C:/intelFPGA_lite/16.1/labs/HW3/de1_top.sdc" "" { Text "C:/intelFPGA_lite/16.1/labs/HW3/de1_top.sdc" 4 -1 0 } }  } 0 332054 "Assignment %1!s! is accepted but has some problems at %2!s!(%3!d!): %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1508892327787 ""}
{ "Warning" "WSTA_ASSIGNMENT_HAD_PROBLEMS_BUT_WAS_ACCEPTED_WITH_REASON_AND_LOCATION" "set_input_delay de1_top.sdc 4 Positional argument <targets> with value \[get_ports *\]: Port hex5\[2\] is not an input port. " "Assignment set_input_delay is accepted but has some problems at de1_top.sdc(4): Positional argument <targets> with value \[get_ports *\]: Port hex5\[2\] is not an input port." {  } { { "C:/intelFPGA_lite/16.1/labs/HW3/de1_top.sdc" "" { Text "C:/intelFPGA_lite/16.1/labs/HW3/de1_top.sdc" 4 -1 0 } }  } 0 332054 "Assignment %1!s! is accepted but has some problems at %2!s!(%3!d!): %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1508892327787 ""}
{ "Warning" "WSTA_ASSIGNMENT_HAD_PROBLEMS_BUT_WAS_ACCEPTED_WITH_REASON_AND_LOCATION" "set_input_delay de1_top.sdc 4 Positional argument <targets> with value \[get_ports *\]: Port hex5\[3\] is not an input port. " "Assignment set_input_delay is accepted but has some problems at de1_top.sdc(4): Positional argument <targets> with value \[get_ports *\]: Port hex5\[3\] is not an input port." {  } { { "C:/intelFPGA_lite/16.1/labs/HW3/de1_top.sdc" "" { Text "C:/intelFPGA_lite/16.1/labs/HW3/de1_top.sdc" 4 -1 0 } }  } 0 332054 "Assignment %1!s! is accepted but has some problems at %2!s!(%3!d!): %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1508892327787 ""}
{ "Warning" "WSTA_ASSIGNMENT_HAD_PROBLEMS_BUT_WAS_ACCEPTED_WITH_REASON_AND_LOCATION" "set_input_delay de1_top.sdc 4 Positional argument <targets> with value \[get_ports *\]: Port hex5\[4\] is not an input port. " "Assignment set_input_delay is accepted but has some problems at de1_top.sdc(4): Positional argument <targets> with value \[get_ports *\]: Port hex5\[4\] is not an input port." {  } { { "C:/intelFPGA_lite/16.1/labs/HW3/de1_top.sdc" "" { Text "C:/intelFPGA_lite/16.1/labs/HW3/de1_top.sdc" 4 -1 0 } }  } 0 332054 "Assignment %1!s! is accepted but has some problems at %2!s!(%3!d!): %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1508892327787 ""}
{ "Warning" "WSTA_ASSIGNMENT_HAD_PROBLEMS_BUT_WAS_ACCEPTED_WITH_REASON_AND_LOCATION" "set_input_delay de1_top.sdc 4 Positional argument <targets> with value \[get_ports *\]: Port hex5\[5\] is not an input port. " "Assignment set_input_delay is accepted but has some problems at de1_top.sdc(4): Positional argument <targets> with value \[get_ports *\]: Port hex5\[5\] is not an input port." {  } { { "C:/intelFPGA_lite/16.1/labs/HW3/de1_top.sdc" "" { Text "C:/intelFPGA_lite/16.1/labs/HW3/de1_top.sdc" 4 -1 0 } }  } 0 332054 "Assignment %1!s! is accepted but has some problems at %2!s!(%3!d!): %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1508892327787 ""}
{ "Warning" "WSTA_ASSIGNMENT_HAD_PROBLEMS_BUT_WAS_ACCEPTED_WITH_REASON_AND_LOCATION" "set_input_delay de1_top.sdc 4 Positional argument <targets> with value \[get_ports *\]: Port hex5\[6\] is not an input port. " "Assignment set_input_delay is accepted but has some problems at de1_top.sdc(4): Positional argument <targets> with value \[get_ports *\]: Port hex5\[6\] is not an input port." {  } { { "C:/intelFPGA_lite/16.1/labs/HW3/de1_top.sdc" "" { Text "C:/intelFPGA_lite/16.1/labs/HW3/de1_top.sdc" 4 -1 0 } }  } 0 332054 "Assignment %1!s! is accepted but has some problems at %2!s!(%3!d!): %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1508892327787 ""}
{ "Warning" "WSTA_ASSIGNMENT_HAD_PROBLEMS_BUT_WAS_ACCEPTED_WITH_REASON_AND_LOCATION" "set_input_delay de1_top.sdc 4 Positional argument <targets> with value \[get_ports *\]: Port ledr\[0\] is not an input port. " "Assignment set_input_delay is accepted but has some problems at de1_top.sdc(4): Positional argument <targets> with value \[get_ports *\]: Port ledr\[0\] is not an input port." {  } { { "C:/intelFPGA_lite/16.1/labs/HW3/de1_top.sdc" "" { Text "C:/intelFPGA_lite/16.1/labs/HW3/de1_top.sdc" 4 -1 0 } }  } 0 332054 "Assignment %1!s! is accepted but has some problems at %2!s!(%3!d!): %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1508892327787 ""}
{ "Warning" "WSTA_ASSIGNMENT_HAD_PROBLEMS_BUT_WAS_ACCEPTED_WITH_REASON_AND_LOCATION" "set_input_delay de1_top.sdc 4 Positional argument <targets> with value \[get_ports *\]: Port ledr\[1\] is not an input port. " "Assignment set_input_delay is accepted but has some problems at de1_top.sdc(4): Positional argument <targets> with value \[get_ports *\]: Port ledr\[1\] is not an input port." {  } { { "C:/intelFPGA_lite/16.1/labs/HW3/de1_top.sdc" "" { Text "C:/intelFPGA_lite/16.1/labs/HW3/de1_top.sdc" 4 -1 0 } }  } 0 332054 "Assignment %1!s! is accepted but has some problems at %2!s!(%3!d!): %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1508892327787 ""}
{ "Warning" "WSTA_ASSIGNMENT_HAD_PROBLEMS_BUT_WAS_ACCEPTED_WITH_REASON_AND_LOCATION" "set_input_delay de1_top.sdc 4 Positional argument <targets> with value \[get_ports *\]: Port ledr\[2\] is not an input port. " "Assignment set_input_delay is accepted but has some problems at de1_top.sdc(4): Positional argument <targets> with value \[get_ports *\]: Port ledr\[2\] is not an input port." {  } { { "C:/intelFPGA_lite/16.1/labs/HW3/de1_top.sdc" "" { Text "C:/intelFPGA_lite/16.1/labs/HW3/de1_top.sdc" 4 -1 0 } }  } 0 332054 "Assignment %1!s! is accepted but has some problems at %2!s!(%3!d!): %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1508892327787 ""}
{ "Warning" "WSTA_ASSIGNMENT_HAD_PROBLEMS_BUT_WAS_ACCEPTED_WITH_REASON_AND_LOCATION" "set_input_delay de1_top.sdc 4 Positional argument <targets> with value \[get_ports *\]: Port ledr\[3\] is not an input port. " "Assignment set_input_delay is accepted but has some problems at de1_top.sdc(4): Positional argument <targets> with value \[get_ports *\]: Port ledr\[3\] is not an input port." {  } { { "C:/intelFPGA_lite/16.1/labs/HW3/de1_top.sdc" "" { Text "C:/intelFPGA_lite/16.1/labs/HW3/de1_top.sdc" 4 -1 0 } }  } 0 332054 "Assignment %1!s! is accepted but has some problems at %2!s!(%3!d!): %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1508892327787 ""}
{ "Warning" "WSTA_ASSIGNMENT_HAD_PROBLEMS_BUT_WAS_ACCEPTED_WITH_REASON_AND_LOCATION" "set_input_delay de1_top.sdc 4 Positional argument <targets> with value \[get_ports *\]: Port ledr\[4\] is not an input port. " "Assignment set_input_delay is accepted but has some problems at de1_top.sdc(4): Positional argument <targets> with value \[get_ports *\]: Port ledr\[4\] is not an input port." {  } { { "C:/intelFPGA_lite/16.1/labs/HW3/de1_top.sdc" "" { Text "C:/intelFPGA_lite/16.1/labs/HW3/de1_top.sdc" 4 -1 0 } }  } 0 332054 "Assignment %1!s! is accepted but has some problems at %2!s!(%3!d!): %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1508892327787 ""}
{ "Warning" "WSTA_ASSIGNMENT_HAD_PROBLEMS_BUT_WAS_ACCEPTED_WITH_REASON_AND_LOCATION" "set_input_delay de1_top.sdc 4 Positional argument <targets> with value \[get_ports *\]: Port ledr\[5\] is not an input port. " "Assignment set_input_delay is accepted but has some problems at de1_top.sdc(4): Positional argument <targets> with value \[get_ports *\]: Port ledr\[5\] is not an input port." {  } { { "C:/intelFPGA_lite/16.1/labs/HW3/de1_top.sdc" "" { Text "C:/intelFPGA_lite/16.1/labs/HW3/de1_top.sdc" 4 -1 0 } }  } 0 332054 "Assignment %1!s! is accepted but has some problems at %2!s!(%3!d!): %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1508892327787 ""}
{ "Warning" "WSTA_ASSIGNMENT_HAD_PROBLEMS_BUT_WAS_ACCEPTED_WITH_REASON_AND_LOCATION" "set_input_delay de1_top.sdc 4 Positional argument <targets> with value \[get_ports *\]: Port ledr\[6\] is not an input port. " "Assignment set_input_delay is accepted but has some problems at de1_top.sdc(4): Positional argument <targets> with value \[get_ports *\]: Port ledr\[6\] is not an input port." {  } { { "C:/intelFPGA_lite/16.1/labs/HW3/de1_top.sdc" "" { Text "C:/intelFPGA_lite/16.1/labs/HW3/de1_top.sdc" 4 -1 0 } }  } 0 332054 "Assignment %1!s! is accepted but has some problems at %2!s!(%3!d!): %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1508892327787 ""}
{ "Warning" "WSTA_ASSIGNMENT_HAD_PROBLEMS_BUT_WAS_ACCEPTED_WITH_REASON_AND_LOCATION" "set_input_delay de1_top.sdc 4 Positional argument <targets> with value \[get_ports *\]: Port ledr\[7\] is not an input port. " "Assignment set_input_delay is accepted but has some problems at de1_top.sdc(4): Positional argument <targets> with value \[get_ports *\]: Port ledr\[7\] is not an input port." {  } { { "C:/intelFPGA_lite/16.1/labs/HW3/de1_top.sdc" "" { Text "C:/intelFPGA_lite/16.1/labs/HW3/de1_top.sdc" 4 -1 0 } }  } 0 332054 "Assignment %1!s! is accepted but has some problems at %2!s!(%3!d!): %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1508892327787 ""}
{ "Warning" "WSTA_ASSIGNMENT_HAD_PROBLEMS_BUT_WAS_ACCEPTED_WITH_REASON_AND_LOCATION" "set_input_delay de1_top.sdc 4 Positional argument <targets> with value \[get_ports *\]: Port ledr\[8\] is not an input port. " "Assignment set_input_delay is accepted but has some problems at de1_top.sdc(4): Positional argument <targets> with value \[get_ports *\]: Port ledr\[8\] is not an input port." {  } { { "C:/intelFPGA_lite/16.1/labs/HW3/de1_top.sdc" "" { Text "C:/intelFPGA_lite/16.1/labs/HW3/de1_top.sdc" 4 -1 0 } }  } 0 332054 "Assignment %1!s! is accepted but has some problems at %2!s!(%3!d!): %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1508892327787 ""}
{ "Warning" "WSTA_ASSIGNMENT_HAD_PROBLEMS_BUT_WAS_ACCEPTED_WITH_REASON_AND_LOCATION" "set_input_delay de1_top.sdc 4 Positional argument <targets> with value \[get_ports *\]: Port ledr\[9\] is not an input port. " "Assignment set_input_delay is accepted but has some problems at de1_top.sdc(4): Positional argument <targets> with value \[get_ports *\]: Port ledr\[9\] is not an input port." {  } { { "C:/intelFPGA_lite/16.1/labs/HW3/de1_top.sdc" "" { Text "C:/intelFPGA_lite/16.1/labs/HW3/de1_top.sdc" 4 -1 0 } }  } 0 332054 "Assignment %1!s! is accepted but has some problems at %2!s!(%3!d!): %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1508892327787 ""}
{ "Warning" "WSTA_ASSIGNMENT_HAD_PROBLEMS_BUT_WAS_ACCEPTED_WITH_REASON_AND_LOCATION" "set_output_delay de1_top.sdc 5 Positional argument <targets> with value \[get_ports *\]: Port clock_50 is not an output port. " "Assignment set_output_delay is accepted but has some problems at de1_top.sdc(5): Positional argument <targets> with value \[get_ports *\]: Port clock_50 is not an output port." { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -clock \{ clock_50Mhz \} 0 \[get_ports \{*\}\] " "set_output_delay -clock \{ clock_50Mhz \} 0 \[get_ports \{*\}\]" {  } { { "C:/intelFPGA_lite/16.1/labs/HW3/de1_top.sdc" "" { Text "C:/intelFPGA_lite/16.1/labs/HW3/de1_top.sdc" 5 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1508892327787 ""}  } { { "C:/intelFPGA_lite/16.1/labs/HW3/de1_top.sdc" "" { Text "C:/intelFPGA_lite/16.1/labs/HW3/de1_top.sdc" 5 -1 0 } }  } 0 332054 "Assignment %1!s! is accepted but has some problems at %2!s!(%3!d!): %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1508892327787 ""}
{ "Warning" "WSTA_ASSIGNMENT_HAD_PROBLEMS_BUT_WAS_ACCEPTED_WITH_REASON_AND_LOCATION" "set_output_delay de1_top.sdc 5 Positional argument <targets> with value \[get_ports *\]: Port key\[0\] is not an output port. " "Assignment set_output_delay is accepted but has some problems at de1_top.sdc(5): Positional argument <targets> with value \[get_ports *\]: Port key\[0\] is not an output port." {  } { { "C:/intelFPGA_lite/16.1/labs/HW3/de1_top.sdc" "" { Text "C:/intelFPGA_lite/16.1/labs/HW3/de1_top.sdc" 5 -1 0 } }  } 0 332054 "Assignment %1!s! is accepted but has some problems at %2!s!(%3!d!): %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1508892327787 ""}
{ "Warning" "WSTA_ASSIGNMENT_HAD_PROBLEMS_BUT_WAS_ACCEPTED_WITH_REASON_AND_LOCATION" "set_output_delay de1_top.sdc 5 Positional argument <targets> with value \[get_ports *\]: Port key\[1\] is not an output port. " "Assignment set_output_delay is accepted but has some problems at de1_top.sdc(5): Positional argument <targets> with value \[get_ports *\]: Port key\[1\] is not an output port." {  } { { "C:/intelFPGA_lite/16.1/labs/HW3/de1_top.sdc" "" { Text "C:/intelFPGA_lite/16.1/labs/HW3/de1_top.sdc" 5 -1 0 } }  } 0 332054 "Assignment %1!s! is accepted but has some problems at %2!s!(%3!d!): %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1508892327787 ""}
{ "Warning" "WSTA_ASSIGNMENT_HAD_PROBLEMS_BUT_WAS_ACCEPTED_WITH_REASON_AND_LOCATION" "set_output_delay de1_top.sdc 5 Positional argument <targets> with value \[get_ports *\]: Port sw\[0\] is not an output port. " "Assignment set_output_delay is accepted but has some problems at de1_top.sdc(5): Positional argument <targets> with value \[get_ports *\]: Port sw\[0\] is not an output port." {  } { { "C:/intelFPGA_lite/16.1/labs/HW3/de1_top.sdc" "" { Text "C:/intelFPGA_lite/16.1/labs/HW3/de1_top.sdc" 5 -1 0 } }  } 0 332054 "Assignment %1!s! is accepted but has some problems at %2!s!(%3!d!): %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1508892327787 ""}
{ "Warning" "WSTA_ASSIGNMENT_HAD_PROBLEMS_BUT_WAS_ACCEPTED_WITH_REASON_AND_LOCATION" "set_output_delay de1_top.sdc 5 Positional argument <targets> with value \[get_ports *\]: Port sw\[2\] is not an output port. " "Assignment set_output_delay is accepted but has some problems at de1_top.sdc(5): Positional argument <targets> with value \[get_ports *\]: Port sw\[2\] is not an output port." {  } { { "C:/intelFPGA_lite/16.1/labs/HW3/de1_top.sdc" "" { Text "C:/intelFPGA_lite/16.1/labs/HW3/de1_top.sdc" 5 -1 0 } }  } 0 332054 "Assignment %1!s! is accepted but has some problems at %2!s!(%3!d!): %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1508892327787 ""}
{ "Warning" "WSTA_ASSIGNMENT_HAD_PROBLEMS_BUT_WAS_ACCEPTED_WITH_REASON_AND_LOCATION" "set_output_delay de1_top.sdc 5 Positional argument <targets> with value \[get_ports *\]: Port sw\[3\] is not an output port. " "Assignment set_output_delay is accepted but has some problems at de1_top.sdc(5): Positional argument <targets> with value \[get_ports *\]: Port sw\[3\] is not an output port." {  } { { "C:/intelFPGA_lite/16.1/labs/HW3/de1_top.sdc" "" { Text "C:/intelFPGA_lite/16.1/labs/HW3/de1_top.sdc" 5 -1 0 } }  } 0 332054 "Assignment %1!s! is accepted but has some problems at %2!s!(%3!d!): %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1508892327787 ""}
{ "Warning" "WSTA_ASSIGNMENT_HAD_PROBLEMS_BUT_WAS_ACCEPTED_WITH_REASON_AND_LOCATION" "set_output_delay de1_top.sdc 5 Positional argument <targets> with value \[get_ports *\]: Port sw\[1\] is not an output port. " "Assignment set_output_delay is accepted but has some problems at de1_top.sdc(5): Positional argument <targets> with value \[get_ports *\]: Port sw\[1\] is not an output port." {  } { { "C:/intelFPGA_lite/16.1/labs/HW3/de1_top.sdc" "" { Text "C:/intelFPGA_lite/16.1/labs/HW3/de1_top.sdc" 5 -1 0 } }  } 0 332054 "Assignment %1!s! is accepted but has some problems at %2!s!(%3!d!): %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1508892327787 ""}
{ "Warning" "WSTA_ASSIGNMENT_HAD_PROBLEMS_BUT_WAS_ACCEPTED_WITH_REASON_AND_LOCATION" "set_output_delay de1_top.sdc 5 Positional argument <targets> with value \[get_ports *\]: Port sw\[4\] is not an output port. " "Assignment set_output_delay is accepted but has some problems at de1_top.sdc(5): Positional argument <targets> with value \[get_ports *\]: Port sw\[4\] is not an output port." {  } { { "C:/intelFPGA_lite/16.1/labs/HW3/de1_top.sdc" "" { Text "C:/intelFPGA_lite/16.1/labs/HW3/de1_top.sdc" 5 -1 0 } }  } 0 332054 "Assignment %1!s! is accepted but has some problems at %2!s!(%3!d!): %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1508892327787 ""}
{ "Warning" "WSTA_ASSIGNMENT_HAD_PROBLEMS_BUT_WAS_ACCEPTED_WITH_REASON_AND_LOCATION" "set_output_delay de1_top.sdc 5 Positional argument <targets> with value \[get_ports *\]: Port sw\[6\] is not an output port. " "Assignment set_output_delay is accepted but has some problems at de1_top.sdc(5): Positional argument <targets> with value \[get_ports *\]: Port sw\[6\] is not an output port." {  } { { "C:/intelFPGA_lite/16.1/labs/HW3/de1_top.sdc" "" { Text "C:/intelFPGA_lite/16.1/labs/HW3/de1_top.sdc" 5 -1 0 } }  } 0 332054 "Assignment %1!s! is accepted but has some problems at %2!s!(%3!d!): %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1508892327787 ""}
{ "Warning" "WSTA_ASSIGNMENT_HAD_PROBLEMS_BUT_WAS_ACCEPTED_WITH_REASON_AND_LOCATION" "set_output_delay de1_top.sdc 5 Positional argument <targets> with value \[get_ports *\]: Port sw\[7\] is not an output port. " "Assignment set_output_delay is accepted but has some problems at de1_top.sdc(5): Positional argument <targets> with value \[get_ports *\]: Port sw\[7\] is not an output port." {  } { { "C:/intelFPGA_lite/16.1/labs/HW3/de1_top.sdc" "" { Text "C:/intelFPGA_lite/16.1/labs/HW3/de1_top.sdc" 5 -1 0 } }  } 0 332054 "Assignment %1!s! is accepted but has some problems at %2!s!(%3!d!): %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1508892327787 ""}
{ "Warning" "WSTA_ASSIGNMENT_HAD_PROBLEMS_BUT_WAS_ACCEPTED_WITH_REASON_AND_LOCATION" "set_output_delay de1_top.sdc 5 Positional argument <targets> with value \[get_ports *\]: Port sw\[5\] is not an output port. " "Assignment set_output_delay is accepted but has some problems at de1_top.sdc(5): Positional argument <targets> with value \[get_ports *\]: Port sw\[5\] is not an output port." {  } { { "C:/intelFPGA_lite/16.1/labs/HW3/de1_top.sdc" "" { Text "C:/intelFPGA_lite/16.1/labs/HW3/de1_top.sdc" 5 -1 0 } }  } 0 332054 "Assignment %1!s! is accepted but has some problems at %2!s!(%3!d!): %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1508892327787 ""}
{ "Warning" "WSTA_ASSIGNMENT_HAD_PROBLEMS_BUT_WAS_ACCEPTED_WITH_REASON_AND_LOCATION" "set_output_delay de1_top.sdc 5 Positional argument <targets> with value \[get_ports *\]: Port key\[2\] is not an output port. " "Assignment set_output_delay is accepted but has some problems at de1_top.sdc(5): Positional argument <targets> with value \[get_ports *\]: Port key\[2\] is not an output port." {  } { { "C:/intelFPGA_lite/16.1/labs/HW3/de1_top.sdc" "" { Text "C:/intelFPGA_lite/16.1/labs/HW3/de1_top.sdc" 5 -1 0 } }  } 0 332054 "Assignment %1!s! is accepted but has some problems at %2!s!(%3!d!): %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1508892327787 ""}
{ "Warning" "WSTA_ASSIGNMENT_HAD_PROBLEMS_BUT_WAS_ACCEPTED_WITH_REASON_AND_LOCATION" "set_output_delay de1_top.sdc 5 Positional argument <targets> with value \[get_ports *\]: Port key\[3\] is not an output port. " "Assignment set_output_delay is accepted but has some problems at de1_top.sdc(5): Positional argument <targets> with value \[get_ports *\]: Port key\[3\] is not an output port." {  } { { "C:/intelFPGA_lite/16.1/labs/HW3/de1_top.sdc" "" { Text "C:/intelFPGA_lite/16.1/labs/HW3/de1_top.sdc" 5 -1 0 } }  } 0 332054 "Assignment %1!s! is accepted but has some problems at %2!s!(%3!d!): %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1508892327787 ""}
{ "Warning" "WSTA_ASSIGNMENT_HAD_PROBLEMS_BUT_WAS_ACCEPTED_WITH_REASON_AND_LOCATION" "set_output_delay de1_top.sdc 5 Positional argument <targets> with value \[get_ports *\]: Port sw\[8\] is not an output port. " "Assignment set_output_delay is accepted but has some problems at de1_top.sdc(5): Positional argument <targets> with value \[get_ports *\]: Port sw\[8\] is not an output port." {  } { { "C:/intelFPGA_lite/16.1/labs/HW3/de1_top.sdc" "" { Text "C:/intelFPGA_lite/16.1/labs/HW3/de1_top.sdc" 5 -1 0 } }  } 0 332054 "Assignment %1!s! is accepted but has some problems at %2!s!(%3!d!): %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1508892327787 ""}
{ "Warning" "WSTA_ASSIGNMENT_HAD_PROBLEMS_BUT_WAS_ACCEPTED_WITH_REASON_AND_LOCATION" "set_output_delay de1_top.sdc 5 Positional argument <targets> with value \[get_ports *\]: Port sw\[9\] is not an output port. " "Assignment set_output_delay is accepted but has some problems at de1_top.sdc(5): Positional argument <targets> with value \[get_ports *\]: Port sw\[9\] is not an output port." {  } { { "C:/intelFPGA_lite/16.1/labs/HW3/de1_top.sdc" "" { Text "C:/intelFPGA_lite/16.1/labs/HW3/de1_top.sdc" 5 -1 0 } }  } 0 332054 "Assignment %1!s! is accepted but has some problems at %2!s!(%3!d!): %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1508892327787 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1508892327795 ""}
{ "Info" "0" "" "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "TimeQuest Timing Analyzer" 0 0 1508892327799 ""}
{ "Info" "0" "" "Analyzing Slow 1100mV 85C Model" {  } {  } 0 0 "Analyzing Slow 1100mV 85C Model" 0 0 "TimeQuest Timing Analyzer" 0 0 1508892327815 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup 9.314 " "Worst-case setup slack is 9.314" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1508892327843 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1508892327843 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.314               0.000 clock_50Mhz  " "    9.314               0.000 clock_50Mhz " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1508892327843 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1508892327843 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.249 " "Worst-case hold slack is 0.249" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1508892327851 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1508892327851 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.249               0.000 clock_50Mhz  " "    0.249               0.000 clock_50Mhz " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1508892327851 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1508892327851 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery 14.914 " "Worst-case recovery slack is 14.914" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1508892327861 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1508892327861 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   14.914               0.000 clock_50Mhz  " "   14.914               0.000 clock_50Mhz " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1508892327861 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1508892327861 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 0.531 " "Worst-case removal slack is 0.531" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1508892327871 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1508892327871 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.531               0.000 clock_50Mhz  " "    0.531               0.000 clock_50Mhz " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1508892327871 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1508892327871 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 9.222 " "Worst-case minimum pulse width slack is 9.222" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1508892327879 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1508892327879 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.222               0.000 clock_50Mhz  " "    9.222               0.000 clock_50Mhz " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1508892327879 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1508892327879 ""}
{ "Warning" "WSTA_METASTABILITY_REPORT_DISALLOW_GLOBAL_OFF" "" "Ignoring Synchronizer Identification setting Off, and using Auto instead." {  } {  } 0 18330 "Ignoring Synchronizer Identification setting Off, and using Auto instead." 0 0 "TimeQuest Timing Analyzer" 0 -1 1508892327879 ""}
{ "Info" "0" "" "Analyzing Slow 1100mV 0C Model" {  } {  } 0 0 "Analyzing Slow 1100mV 0C Model" 0 0 "TimeQuest Timing Analyzer" 0 0 1508892327891 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "TimeQuest Timing Analyzer" 0 -1 1508892327951 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "TimeQuest Timing Analyzer" 0 -1 1508892333164 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1508892333404 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup 10.082 " "Worst-case setup slack is 10.082" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1508892333440 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1508892333440 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   10.082               0.000 clock_50Mhz  " "   10.082               0.000 clock_50Mhz " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1508892333440 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1508892333440 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.233 " "Worst-case hold slack is 0.233" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1508892333456 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1508892333456 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.233               0.000 clock_50Mhz  " "    0.233               0.000 clock_50Mhz " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1508892333456 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1508892333456 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery 12.383 " "Worst-case recovery slack is 12.383" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1508892333464 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1508892333464 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   12.383               0.000 clock_50Mhz  " "   12.383               0.000 clock_50Mhz " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1508892333464 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1508892333464 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 2.986 " "Worst-case removal slack is 2.986" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1508892333474 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1508892333474 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.986               0.000 clock_50Mhz  " "    2.986               0.000 clock_50Mhz " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1508892333474 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1508892333474 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 9.270 " "Worst-case minimum pulse width slack is 9.270" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1508892333499 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1508892333499 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.270               0.000 clock_50Mhz  " "    9.270               0.000 clock_50Mhz " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1508892333499 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1508892333499 ""}
{ "Warning" "WSTA_METASTABILITY_REPORT_DISALLOW_GLOBAL_OFF" "" "Ignoring Synchronizer Identification setting Off, and using Auto instead." {  } {  } 0 18330 "Ignoring Synchronizer Identification setting Off, and using Auto instead." 0 0 "TimeQuest Timing Analyzer" 0 -1 1508892333503 ""}
{ "Info" "0" "" "Analyzing Fast 1100mV 85C Model" {  } {  } 0 0 "Analyzing Fast 1100mV 85C Model" 0 0 "TimeQuest Timing Analyzer" 0 0 1508892333511 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "TimeQuest Timing Analyzer" 0 -1 1508892333856 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "TimeQuest Timing Analyzer" 0 -1 1508892337690 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1508892337770 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup 12.567 " "Worst-case setup slack is 12.567" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1508892337785 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1508892337785 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   12.567               0.000 clock_50Mhz  " "   12.567               0.000 clock_50Mhz " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1508892337785 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1508892337785 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.143 " "Worst-case hold slack is 0.143" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1508892337794 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1508892337794 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.143               0.000 clock_50Mhz  " "    0.143               0.000 clock_50Mhz " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1508892337794 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1508892337794 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery 13.837 " "Worst-case recovery slack is 13.837" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1508892337802 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1508892337802 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   13.837               0.000 clock_50Mhz  " "   13.837               0.000 clock_50Mhz " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1508892337802 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1508892337802 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 2.301 " "Worst-case removal slack is 2.301" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1508892337814 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1508892337814 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.301               0.000 clock_50Mhz  " "    2.301               0.000 clock_50Mhz " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1508892337814 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1508892337814 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 9.077 " "Worst-case minimum pulse width slack is 9.077" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1508892337822 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1508892337822 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.077               0.000 clock_50Mhz  " "    9.077               0.000 clock_50Mhz " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1508892337822 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1508892337822 ""}
{ "Warning" "WSTA_METASTABILITY_REPORT_DISALLOW_GLOBAL_OFF" "" "Ignoring Synchronizer Identification setting Off, and using Auto instead." {  } {  } 0 18330 "Ignoring Synchronizer Identification setting Off, and using Auto instead." 0 0 "TimeQuest Timing Analyzer" 0 -1 1508892337822 ""}
{ "Info" "0" "" "Analyzing Fast 1100mV 0C Model" {  } {  } 0 0 "Analyzing Fast 1100mV 0C Model" 0 0 "TimeQuest Timing Analyzer" 0 0 1508892337830 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1508892338178 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup 13.131 " "Worst-case setup slack is 13.131" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1508892338202 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1508892338202 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   13.131               0.000 clock_50Mhz  " "   13.131               0.000 clock_50Mhz " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1508892338202 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1508892338202 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.129 " "Worst-case hold slack is 0.129" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1508892338210 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1508892338210 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.129               0.000 clock_50Mhz  " "    0.129               0.000 clock_50Mhz " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1508892338210 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1508892338210 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery 16.132 " "Worst-case recovery slack is 16.132" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1508892338222 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1508892338222 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   16.132               0.000 clock_50Mhz  " "   16.132               0.000 clock_50Mhz " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1508892338222 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1508892338222 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 0.476 " "Worst-case removal slack is 0.476" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1508892338230 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1508892338230 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.476               0.000 clock_50Mhz  " "    0.476               0.000 clock_50Mhz " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1508892338230 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1508892338230 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 9.033 " "Worst-case minimum pulse width slack is 9.033" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1508892338246 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1508892338246 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.033               0.000 clock_50Mhz  " "    9.033               0.000 clock_50Mhz " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1508892338246 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1508892338246 ""}
{ "Warning" "WSTA_METASTABILITY_REPORT_DISALLOW_GLOBAL_OFF" "" "Ignoring Synchronizer Identification setting Off, and using Auto instead." {  } {  } 0 18330 "Ignoring Synchronizer Identification setting Off, and using Auto instead." 0 0 "TimeQuest Timing Analyzer" 0 -1 1508892338246 ""}
{ "Info" "ISTA_UCP_CONSTRAINED" "setup " "Design is fully constrained for setup requirements" {  } {  } 0 332101 "Design is fully constrained for %1!s! requirements" 0 0 "TimeQuest Timing Analyzer" 0 -1 1508892340811 ""}
{ "Info" "ISTA_UCP_CONSTRAINED" "hold " "Design is fully constrained for hold requirements" {  } {  } 0 332101 "Design is fully constrained for %1!s! requirements" 0 0 "TimeQuest Timing Analyzer" 0 -1 1508892340811 ""}
{ "Info" "IQEXE_ERROR_COUNT" "TimeQuest Timing Analyzer 0 s 72 s Quartus Prime " "Quartus Prime TimeQuest Timing Analyzer was successful. 0 errors, 72 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "1231 " "Peak virtual memory: 1231 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1508892340943 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Oct 24 19:45:40 2017 " "Processing ended: Tue Oct 24 19:45:40 2017" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1508892340943 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:15 " "Elapsed time: 00:00:15" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1508892340943 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:15 " "Total CPU time (on all processors): 00:00:15" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1508892340943 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1508892340943 ""}
