{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1644441187997 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition " "Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1644441187998 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Feb 09 16:13:07 2022 " "Processing started: Wed Feb 09 16:13:07 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1644441187998 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1644441187998 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Pedals -c Top " "Command: quartus_map --read_settings_files=on --write_settings_files=off Pedals -c Top" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1644441187998 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1644441188338 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "6 6 " "Parallel compilation is enabled and will use 6 of the 6 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1644441188338 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/zzuo1/documents/school/build18 2022/fpga-pedal/spi_interface.sv 2 2 " "Found 2 design units, including 2 entities, in source file /users/zzuo1/documents/school/build18 2022/fpga-pedal/spi_interface.sv" { { "Info" "ISGN_ENTITY_NAME" "1 SPI_interface " "Found entity 1: SPI_interface" {  } { { "../spi_interface.sv" "" { Text "C:/Users/zzuo1/Documents/School/Build18 2022/fpga-pedal/spi_interface.sv" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1644441194732 ""} { "Info" "ISGN_ENTITY_NAME" "2 IPS_interface " "Found entity 2: IPS_interface" {  } { { "../spi_interface.sv" "" { Text "C:/Users/zzuo1/Documents/School/Build18 2022/fpga-pedal/spi_interface.sv" 57 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1644441194732 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1644441194732 ""}
{ "Error" "EVRFX_VERI_SYNTAX_ERROR" "\"always_ff\";  expecting \";\" Top.sv(45) " "Verilog HDL syntax error at Top.sv(45) near text: \"always_ff\";  expecting \";\". Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." {  } { { "../Top.sv" "" { Text "C:/Users/zzuo1/Documents/School/Build18 2022/fpga-pedal/Top.sv" 45 0 0 } }  } 0 10170 "Verilog HDL syntax error at %2!s! near text: %1!s!. Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." 0 0 "Analysis & Synthesis" 0 -1 1644441194734 ""}
{ "Error" "EVRFX_VERI_DESIGN_UNIT_IGNORED" "Top Top.sv(8) " "Ignored design unit \"Top\" at Top.sv(8) due to previous errors" {  } { { "../Top.sv" "" { Text "C:/Users/zzuo1/Documents/School/Build18 2022/fpga-pedal/Top.sv" 8 0 0 } }  } 0 10112 "Ignored design unit \"%1!s!\" at %2!s! due to previous errors" 0 0 "Analysis & Synthesis" 0 -1 1644441194734 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/zzuo1/documents/school/build18 2022/fpga-pedal/top.sv 0 0 " "Found 0 design units, including 0 entities, in source file /users/zzuo1/documents/school/build18 2022/fpga-pedal/top.sv" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1644441194734 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "4 distortion_lib.sv(63) " "Verilog HDL Expression warning at distortion_lib.sv(63): truncated literal to match 4 bits" {  } { { "../distortion_lib.sv" "" { Text "C:/Users/zzuo1/Documents/School/Build18 2022/fpga-pedal/distortion_lib.sv" 63 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Analysis & Synthesis" 0 -1 1644441194735 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/zzuo1/documents/school/build18 2022/fpga-pedal/distortion_lib.sv 2 2 " "Found 2 design units, including 2 entities, in source file /users/zzuo1/documents/school/build18 2022/fpga-pedal/distortion_lib.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Distortion_Hard_Clip " "Found entity 1: Distortion_Hard_Clip" {  } { { "../distortion_lib.sv" "" { Text "C:/Users/zzuo1/Documents/School/Build18 2022/fpga-pedal/distortion_lib.sv" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1644441194736 ""} { "Info" "ISGN_ENTITY_NAME" "2 Distortion_Soft_Clip " "Found entity 2: Distortion_Soft_Clip" {  } { { "../distortion_lib.sv" "" { Text "C:/Users/zzuo1/Documents/School/Build18 2022/fpga-pedal/distortion_lib.sv" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1644441194736 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1644441194736 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/zzuo1/documents/school/build18 2022/fpga-pedal/delay.sv 1 1 " "Found 1 design units, including 1 entities, in source file /users/zzuo1/documents/school/build18 2022/fpga-pedal/delay.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Delay " "Found entity 1: Delay" {  } { { "../delay.sv" "" { Text "C:/Users/zzuo1/Documents/School/Build18 2022/fpga-pedal/delay.sv" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1644441194737 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1644441194737 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/zzuo1/documents/school/build18 2022/fpga-pedal/convolve.sv 1 1 " "Found 1 design units, including 1 entities, in source file /users/zzuo1/documents/school/build18 2022/fpga-pedal/convolve.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Convolve " "Found entity 1: Convolve" {  } { { "../convolve.sv" "" { Text "C:/Users/zzuo1/Documents/School/Build18 2022/fpga-pedal/convolve.sv" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1644441194738 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1644441194738 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "top_bleh.v 1 1 " "Found 1 design units, including 1 entities, in source file top_bleh.v" { { "Info" "ISGN_ENTITY_NAME" "1 Top_bleh " "Found entity 1: Top_bleh" {  } { { "Top_bleh.v" "" { Text "C:/Users/zzuo1/Documents/School/Build18 2022/fpga-pedal/Quartus Project/Top_bleh.v" 16 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1644441194739 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1644441194739 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pll_adc.v 1 1 " "Found 1 design units, including 1 entities, in source file pll_adc.v" { { "Info" "ISGN_ENTITY_NAME" "1 pll_adc " "Found entity 1: pll_adc" {  } { { "pll_adc.v" "" { Text "C:/Users/zzuo1/Documents/School/Build18 2022/fpga-pedal/Quartus Project/pll_adc.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1644441194741 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1644441194741 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 2 s 2 s Quartus Prime " "Quartus Prime Analysis & Synthesis was unsuccessful. 2 errors, 2 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "4703 " "Peak virtual memory: 4703 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1644441194788 ""} { "Error" "EQEXE_END_BANNER_TIME" "Wed Feb 09 16:13:14 2022 " "Processing ended: Wed Feb 09 16:13:14 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1644441194788 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:07 " "Elapsed time: 00:00:07" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1644441194788 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:16 " "Total CPU time (on all processors): 00:00:16" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1644441194788 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1644441194788 ""}
{ "Error" "EFLOW_ERROR_COUNT" "Full Compilation 4 s 2 s " "Quartus Prime Full Compilation was unsuccessful. 4 errors, 2 warnings" {  } {  } 0 293001 "Quartus Prime %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1644441195404 ""}
