# Reading C:/altera/13.0/modelsim_ase/tcl/vsim/pref.tcl 
# do eightBitALU_run_msim_rtl_vhdl.do 
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Copying C:\altera\13.0\modelsim_ase\win32aloem/../modelsim.ini to modelsim.ini
# Modifying modelsim.ini
# ** Warning: Copied C:\altera\13.0\modelsim_ase\win32aloem/../modelsim.ini to modelsim.ini.
#          Updated modelsim.ini.
# 
# vcom -93 -work work {C:/Users/neira/OneDrive/Escritorio/8 semestre/Computer_System_Design/Labs/Lab 2/testbench/eightBitALU_tb/oneBitFullAdder.vhd}
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity oneBitFullAdder
# -- Compiling architecture struct of oneBitFullAdder
# vcom -93 -work work {C:/Users/neira/OneDrive/Escritorio/8 semestre/Computer_System_Design/Labs/Lab 2/testbench/eightBitALU_tb/oneBitComparator.vhd}
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity oneBitComparator
# -- Compiling architecture rtl of oneBitComparator
# vcom -93 -work work {C:/Users/neira/OneDrive/Escritorio/8 semestre/Computer_System_Design/Labs/Lab 2/testbench/eightBitALU_tb/eightBitComparator.vhd}
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity eightBitComparator
# -- Compiling architecture rtl of eightBitComparator
# vcom -93 -work work {C:/Users/neira/OneDrive/Escritorio/8 semestre/Computer_System_Design/Labs/Lab 2/testbench/eightBitALU_tb/eightBitALU.vhd}
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity eightBitALU
# -- Compiling architecture struct of eightBitALU
# vcom -93 -work work {C:/Users/neira/OneDrive/Escritorio/8 semestre/Computer_System_Design/Labs/Lab 2/testbench/eightBitALU_tb/eightBitAdder.vhd}
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity eightBitAdder
# -- Compiling architecture struct of eightBitAdder
# vcom -93 -work work {C:/Users/neira/OneDrive/Escritorio/8 semestre/Computer_System_Design/Labs/Lab 2/testbench/eightBitALU_tb/eightBit8x3MUX.vhd}
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity eightBit8x3MUX
# -- Compiling architecture struct of eightBit8x3MUX
# 
vcom -reportprogress 300 -work work {C:/Users/neira/OneDrive/Escritorio/8 semestre/Computer_System_Design/Labs/Lab 2/testbench/eightBitALU_tb/eightBitALU_tb.vhd}
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity eightBitALU_tb
# -- Compiling architecture behavioral of eightBitALU_tb
vsim +altera -do eightBitALU_run_msim_rtl_vhdl.do -l msim_transcript -gui work.eightbitalu_tb
# vsim +altera -do eightBitALU_run_msim_rtl_vhdl.do -l msim_transcript -gui work.eightbitalu_tb 
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading work.eightbitalu_tb(behavioral)
# Loading ieee.numeric_std(body)
# Loading work.eightbitalu(struct)
# Loading work.eightbitadder(struct)
# Loading work.onebitfulladder(struct)
# Loading work.eightbitcomparator(rtl)
# Loading work.onebitcomparator(rtl)
# Loading work.eightbit8x3mux(struct)
# do eightBitALU_run_msim_rtl_vhdl.do 
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Modifying modelsim.ini
# 
# vcom -93 -work work {C:/Users/neira/OneDrive/Escritorio/8 semestre/Computer_System_Design/Labs/Lab 2/testbench/eightBitALU_tb/oneBitFullAdder.vhd}
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity oneBitFullAdder
# -- Compiling architecture struct of oneBitFullAdder
# vcom -93 -work work {C:/Users/neira/OneDrive/Escritorio/8 semestre/Computer_System_Design/Labs/Lab 2/testbench/eightBitALU_tb/oneBitComparator.vhd}
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity oneBitComparator
# -- Compiling architecture rtl of oneBitComparator
# vcom -93 -work work {C:/Users/neira/OneDrive/Escritorio/8 semestre/Computer_System_Design/Labs/Lab 2/testbench/eightBitALU_tb/eightBitComparator.vhd}
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity eightBitComparator
# -- Compiling architecture rtl of eightBitComparator
# vcom -93 -work work {C:/Users/neira/OneDrive/Escritorio/8 semestre/Computer_System_Design/Labs/Lab 2/testbench/eightBitALU_tb/eightBitALU.vhd}
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity eightBitALU
# -- Compiling architecture struct of eightBitALU
# vcom -93 -work work {C:/Users/neira/OneDrive/Escritorio/8 semestre/Computer_System_Design/Labs/Lab 2/testbench/eightBitALU_tb/eightBitAdder.vhd}
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity eightBitAdder
# -- Compiling architecture struct of eightBitAdder
# vcom -93 -work work {C:/Users/neira/OneDrive/Escritorio/8 semestre/Computer_System_Design/Labs/Lab 2/testbench/eightBitALU_tb/eightBit8x3MUX.vhd}
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity eightBit8x3MUX
# -- Compiling architecture struct of eightBit8x3MUX
# 
add wave -position end  sim:/eightbitalu_tb/UUT/i_op
add wave -position end  sim:/eightbitalu_tb/UUT/i_A
add wave -position end  sim:/eightbitalu_tb/UUT/i_B
add wave -position end  sim:/eightbitalu_tb/UUT/o_zero
add wave -position end  sim:/eightbitalu_tb/UUT/o_q
add wave -position end  sim:/eightbitalu_tb/UUT/int_AND
add wave -position end  sim:/eightbitalu_tb/UUT/int_OR
add wave -position end  sim:/eightbitalu_tb/UUT/int_ADD
add wave -position end  sim:/eightbitalu_tb/UUT/int_SUB
add wave -position end  sim:/eightbitalu_tb/UUT/int_SLT
add wave -position end  sim:/eightbitalu_tb/UUT/int_cout
add wave -position end  sim:/eightbitalu_tb/UUT/int_notB
add wave -position end  sim:/eightbitalu_tb/UUT/int_q
add wave -position end  sim:/eightbitalu_tb/UUT/int_A3
add wave -position end  sim:/eightbitalu_tb/UUT/int_A4
add wave -position end  sim:/eightbitalu_tb/UUT/int_A5
run
