{"Source Block": ["hdl/library/common/up_gt.v@239:249@HdlIdDef", "  output  [31:0]  up_rdata;\n  output          up_rack;\n\n  // internal registers\n\n  reg             up_gt_pll_preset = 'd1;\n  reg             up_gt_rx_preset = 'd1;\n  reg             up_gt_tx_preset = 'd1;\n  reg             up_rx_preset = 'd1;\n  reg             up_tx_preset = 'd1;\n  reg             up_wack = 'd0;\n"], "Clone Blocks": [["hdl/library/common/up_gt.v@241:251", "\n  // internal registers\n\n  reg             up_gt_pll_preset = 'd1;\n  reg             up_gt_rx_preset = 'd1;\n  reg             up_gt_tx_preset = 'd1;\n  reg             up_rx_preset = 'd1;\n  reg             up_tx_preset = 'd1;\n  reg             up_wack = 'd0;\n  reg     [31:0]  up_scratch = 'd0;\n  reg             up_lpm_dfe_n = 'd0;\n"], ["hdl/library/common/up_gt.v@242:252", "  // internal registers\n\n  reg             up_gt_pll_preset = 'd1;\n  reg             up_gt_rx_preset = 'd1;\n  reg             up_gt_tx_preset = 'd1;\n  reg             up_rx_preset = 'd1;\n  reg             up_tx_preset = 'd1;\n  reg             up_wack = 'd0;\n  reg     [31:0]  up_scratch = 'd0;\n  reg             up_lpm_dfe_n = 'd0;\n  reg             up_cpll_pd = 'd0;\n"], ["hdl/library/common/up_gt.v@240:250", "  output          up_rack;\n\n  // internal registers\n\n  reg             up_gt_pll_preset = 'd1;\n  reg             up_gt_rx_preset = 'd1;\n  reg             up_gt_tx_preset = 'd1;\n  reg             up_rx_preset = 'd1;\n  reg             up_tx_preset = 'd1;\n  reg             up_wack = 'd0;\n  reg     [31:0]  up_scratch = 'd0;\n"]], "Diff Content": {"Delete": [[244, "  reg             up_gt_pll_preset = 'd1;\n"]], "Add": []}}