// Seed: 212061842
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4
);
  input wire id_4;
  input wire id_3;
  inout wire id_2;
  inout wire id_1;
  wire id_5;
endmodule
module module_1 (
    output uwire id_0,
    input  tri   id_1,
    output logic id_2,
    output uwire id_3,
    output wire  id_4,
    input  uwire id_5,
    output uwire id_6,
    input  uwire id_7,
    output wire  id_8
);
  final id_2 <= 1 - 1;
  wire id_10;
  module_0 modCall_1 (
      id_10,
      id_10,
      id_10,
      id_10
  );
  wire id_11;
endmodule
