{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1739125670209 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1739125670220 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Feb 09 15:27:50 2025 " "Processing started: Sun Feb 09 15:27:50 2025" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1739125670220 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1739125670220 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off ProcessadorPipeline -c ProcessadorPipeline " "Command: quartus_map --read_settings_files=on --write_settings_files=off ProcessadorPipeline -c ProcessadorPipeline" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1739125670220 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1739125671388 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "6 6 " "Parallel compilation is enabled and will use 6 of the 6 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1739125671389 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "id_stage/signextend.v 1 1 " "Found 1 design units, including 1 entities, in source file id_stage/signextend.v" { { "Info" "ISGN_ENTITY_NAME" "1 SignExtend " "Found entity 1: SignExtend" {  } { { "ID_STAGE/SignExtend.v" "" { Text "C:/Users/Heverton Reis/Documents/PCID/ID_STAGE/SignExtend.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1739125686257 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1739125686257 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "id_stage/registerfile.v 1 1 " "Found 1 design units, including 1 entities, in source file id_stage/registerfile.v" { { "Info" "ISGN_ENTITY_NAME" "1 RegisterFile " "Found entity 1: RegisterFile" {  } { { "ID_STAGE/RegisterFile.v" "" { Text "C:/Users/Heverton Reis/Documents/PCID/ID_STAGE/RegisterFile.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1739125686271 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1739125686271 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "id_stage/instructiondecoder.v 1 1 " "Found 1 design units, including 1 entities, in source file id_stage/instructiondecoder.v" { { "Info" "ISGN_ENTITY_NAME" "1 InstructionDecoder " "Found entity 1: InstructionDecoder" {  } { { "ID_STAGE/InstructionDecoder.v" "" { Text "C:/Users/Heverton Reis/Documents/PCID/ID_STAGE/InstructionDecoder.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1739125686286 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1739125686286 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "id_stage/id_ex_register.v 1 1 " "Found 1 design units, including 1 entities, in source file id_stage/id_ex_register.v" { { "Info" "ISGN_ENTITY_NAME" "1 ID_EX_Register " "Found entity 1: ID_EX_Register" {  } { { "ID_STAGE/ID_EX_Register.v" "" { Text "C:/Users/Heverton Reis/Documents/PCID/ID_STAGE/ID_EX_Register.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1739125686298 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1739125686298 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "Control.v(75) " "Verilog HDL warning at Control.v(75): extended using \"x\" or \"z\"" {  } { { "ID_STAGE/Control.v" "" { Text "C:/Users/Heverton Reis/Documents/PCID/ID_STAGE/Control.v" 75 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1739125686305 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "Control.v(77) " "Verilog HDL warning at Control.v(77): extended using \"x\" or \"z\"" {  } { { "ID_STAGE/Control.v" "" { Text "C:/Users/Heverton Reis/Documents/PCID/ID_STAGE/Control.v" 77 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1739125686306 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "Control.v(85) " "Verilog HDL warning at Control.v(85): extended using \"x\" or \"z\"" {  } { { "ID_STAGE/Control.v" "" { Text "C:/Users/Heverton Reis/Documents/PCID/ID_STAGE/Control.v" 85 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1739125686306 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "Control.v(87) " "Verilog HDL warning at Control.v(87): extended using \"x\" or \"z\"" {  } { { "ID_STAGE/Control.v" "" { Text "C:/Users/Heverton Reis/Documents/PCID/ID_STAGE/Control.v" 87 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1739125686306 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "id_stage/control.v 1 1 " "Found 1 design units, including 1 entities, in source file id_stage/control.v" { { "Info" "ISGN_ENTITY_NAME" "1 Control " "Found entity 1: Control" {  } { { "ID_STAGE/Control.v" "" { Text "C:/Users/Heverton Reis/Documents/PCID/ID_STAGE/Control.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1739125686310 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1739125686310 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "if_stage/programcounter.v 1 1 " "Found 1 design units, including 1 entities, in source file if_stage/programcounter.v" { { "Info" "ISGN_ENTITY_NAME" "1 ProgramCounter " "Found entity 1: ProgramCounter" {  } { { "IF_STAGE/ProgramCounter.v" "" { Text "C:/Users/Heverton Reis/Documents/PCID/IF_STAGE/ProgramCounter.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1739125686318 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1739125686318 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "if_stage/pcadder.v 1 1 " "Found 1 design units, including 1 entities, in source file if_stage/pcadder.v" { { "Info" "ISGN_ENTITY_NAME" "1 PCAdder " "Found entity 1: PCAdder" {  } { { "IF_STAGE/PCAdder.v" "" { Text "C:/Users/Heverton Reis/Documents/PCID/IF_STAGE/PCAdder.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1739125686326 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1739125686326 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "if_stage/mux2to1.v 1 1 " "Found 1 design units, including 1 entities, in source file if_stage/mux2to1.v" { { "Info" "ISGN_ENTITY_NAME" "1 Mux2to1 " "Found entity 1: Mux2to1" {  } { { "IF_STAGE/Mux2to1.v" "" { Text "C:/Users/Heverton Reis/Documents/PCID/IF_STAGE/Mux2to1.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1739125686335 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1739125686335 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "if_stage/if_id_register.v 1 1 " "Found 1 design units, including 1 entities, in source file if_stage/if_id_register.v" { { "Info" "ISGN_ENTITY_NAME" "1 IF_ID_Register " "Found entity 1: IF_ID_Register" {  } { { "IF_STAGE/IF_ID_Register.v" "" { Text "C:/Users/Heverton Reis/Documents/PCID/IF_STAGE/IF_ID_Register.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1739125686347 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1739125686347 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "processadorpipeline.bdf 1 1 " "Found 1 design units, including 1 entities, in source file processadorpipeline.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 ProcessadorPipeline " "Found entity 1: ProcessadorPipeline" {  } { { "ProcessadorPipeline.bdf" "" { Schematic "C:/Users/Heverton Reis/Documents/PCID/ProcessadorPipeline.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1739125686354 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1739125686354 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "if_stage.bdf 1 1 " "Found 1 design units, including 1 entities, in source file if_stage.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 IF_STAGE " "Found entity 1: IF_STAGE" {  } { { "IF_STAGE.bdf" "" { Schematic "C:/Users/Heverton Reis/Documents/PCID/IF_STAGE.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1739125686361 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1739125686361 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rom.vhd 2 1 " "Found 2 design units, including 1 entities, in source file rom.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 rom-SYN " "Found design unit 1: rom-SYN" {  } { { "ROM.vhd" "" { Text "C:/Users/Heverton Reis/Documents/PCID/ROM.vhd" 52 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1739125687154 ""} { "Info" "ISGN_ENTITY_NAME" "1 ROM " "Found entity 1: ROM" {  } { { "ROM.vhd" "" { Text "C:/Users/Heverton Reis/Documents/PCID/ROM.vhd" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1739125687154 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1739125687154 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ex_stage/somador.v 1 1 " "Found 1 design units, including 1 entities, in source file ex_stage/somador.v" { { "Info" "ISGN_ENTITY_NAME" "1 Somador " "Found entity 1: Somador" {  } { { "EX_STAGE/Somador.v" "" { Text "C:/Users/Heverton Reis/Documents/PCID/EX_STAGE/Somador.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1739125687166 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1739125687166 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ex_stage/shiftleft2.v 1 1 " "Found 1 design units, including 1 entities, in source file ex_stage/shiftleft2.v" { { "Info" "ISGN_ENTITY_NAME" "1 ShiftLeft2 " "Found entity 1: ShiftLeft2" {  } { { "EX_STAGE/ShiftLeft2.v" "" { Text "C:/Users/Heverton Reis/Documents/PCID/EX_STAGE/ShiftLeft2.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1739125687181 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1739125687181 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ex_stage/mux2to1_32bits.v 1 1 " "Found 1 design units, including 1 entities, in source file ex_stage/mux2to1_32bits.v" { { "Info" "ISGN_ENTITY_NAME" "1 Mux2to1_32bits " "Found entity 1: Mux2to1_32bits" {  } { { "EX_STAGE/Mux2to1_32bits.v" "" { Text "C:/Users/Heverton Reis/Documents/PCID/EX_STAGE/Mux2to1_32bits.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1739125687191 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1739125687191 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ex_stage/mux2to1_5bits.v 1 1 " "Found 1 design units, including 1 entities, in source file ex_stage/mux2to1_5bits.v" { { "Info" "ISGN_ENTITY_NAME" "1 Mux2to1_5bits " "Found entity 1: Mux2to1_5bits" {  } { { "EX_STAGE/Mux2to1_5bits.v" "" { Text "C:/Users/Heverton Reis/Documents/PCID/EX_STAGE/Mux2to1_5bits.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1739125687204 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1739125687204 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ex_stage/ex_mem_register.v 1 1 " "Found 1 design units, including 1 entities, in source file ex_stage/ex_mem_register.v" { { "Info" "ISGN_ENTITY_NAME" "1 EX_MEM_REGISTER " "Found entity 1: EX_MEM_REGISTER" {  } { { "EX_STAGE/EX_MEM_REGISTER.v" "" { Text "C:/Users/Heverton Reis/Documents/PCID/EX_STAGE/EX_MEM_REGISTER.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1739125687216 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1739125687216 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ex_stage/alucontrol.v 1 1 " "Found 1 design units, including 1 entities, in source file ex_stage/alucontrol.v" { { "Info" "ISGN_ENTITY_NAME" "1 ALUControl " "Found entity 1: ALUControl" {  } { { "EX_STAGE/ALUControl.v" "" { Text "C:/Users/Heverton Reis/Documents/PCID/EX_STAGE/ALUControl.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1739125687227 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1739125687227 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ex_stage/alu32bits.v 1 1 " "Found 1 design units, including 1 entities, in source file ex_stage/alu32bits.v" { { "Info" "ISGN_ENTITY_NAME" "1 ALU32Bits " "Found entity 1: ALU32Bits" {  } { { "EX_STAGE/ALU32Bits.v" "" { Text "C:/Users/Heverton Reis/Documents/PCID/EX_STAGE/ALU32Bits.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1739125687245 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1739125687245 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mem_stage/mem_wb_register.v 1 1 " "Found 1 design units, including 1 entities, in source file mem_stage/mem_wb_register.v" { { "Info" "ISGN_ENTITY_NAME" "1 MEM_WB_Register " "Found entity 1: MEM_WB_Register" {  } { { "MEM_STAGE/MEM_WB_Register.v" "" { Text "C:/Users/Heverton Reis/Documents/PCID/MEM_STAGE/MEM_WB_Register.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1739125687261 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1739125687261 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mem_stage/extractmsb.v 1 1 " "Found 1 design units, including 1 entities, in source file mem_stage/extractmsb.v" { { "Info" "ISGN_ENTITY_NAME" "1 ExtractMSB " "Found entity 1: ExtractMSB" {  } { { "MEM_STAGE/ExtractMSB.v" "" { Text "C:/Users/Heverton Reis/Documents/PCID/MEM_STAGE/ExtractMSB.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1739125687276 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1739125687276 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "wb_stage/wb_stage.v 1 1 " "Found 1 design units, including 1 entities, in source file wb_stage/wb_stage.v" { { "Info" "ISGN_ENTITY_NAME" "1 WB_Stage " "Found entity 1: WB_Stage" {  } { { "WB_STAGE/WB_Stage.v" "" { Text "C:/Users/Heverton Reis/Documents/PCID/WB_STAGE/WB_Stage.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1739125687294 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1739125687294 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ram.vhd 2 1 " "Found 2 design units, including 1 entities, in source file ram.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ram-SYN " "Found design unit 1: ram-SYN" {  } { { "RAM.vhd" "" { Text "C:/Users/Heverton Reis/Documents/PCID/RAM.vhd" 55 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1739125687304 ""} { "Info" "ISGN_ENTITY_NAME" "1 RAM " "Found entity 1: RAM" {  } { { "RAM.vhd" "" { Text "C:/Users/Heverton Reis/Documents/PCID/RAM.vhd" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1739125687304 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1739125687304 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "ProcessadorPipeline " "Elaborating entity \"ProcessadorPipeline\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1739125687659 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "IF_STAGE IF_STAGE:inst " "Elaborating entity \"IF_STAGE\" for hierarchy \"IF_STAGE:inst\"" {  } { { "ProcessadorPipeline.bdf" "inst" { Schematic "C:/Users/Heverton Reis/Documents/PCID/ProcessadorPipeline.bdf" { { 104 304 608 232 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1739125687679 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "IF_ID_Register IF_STAGE:inst\|IF_ID_Register:inst " "Elaborating entity \"IF_ID_Register\" for hierarchy \"IF_STAGE:inst\|IF_ID_Register:inst\"" {  } { { "IF_STAGE.bdf" "inst" { Schematic "C:/Users/Heverton Reis/Documents/PCID/IF_STAGE.bdf" { { 120 1440 1688 232 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1739125687684 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 IF_ID_Register.v(17) " "Verilog HDL assignment warning at IF_ID_Register.v(17): truncated value with size 32 to match size of target (8)" {  } { { "IF_STAGE/IF_ID_Register.v" "" { Text "C:/Users/Heverton Reis/Documents/PCID/IF_STAGE/IF_ID_Register.v" 17 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1739125687686 "|ProcessadorPipeline|IF_STAGE:inst|IF_ID_Register:inst"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ROM IF_STAGE:inst\|ROM:inst3 " "Elaborating entity \"ROM\" for hierarchy \"IF_STAGE:inst\|ROM:inst3\"" {  } { { "IF_STAGE.bdf" "inst3" { Schematic "C:/Users/Heverton Reis/Documents/PCID/IF_STAGE.bdf" { { 264 1072 1288 392 "inst3" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1739125687702 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram IF_STAGE:inst\|ROM:inst3\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"IF_STAGE:inst\|ROM:inst3\|altsyncram:altsyncram_component\"" {  } { { "ROM.vhd" "altsyncram_component" { Text "C:/Users/Heverton Reis/Documents/PCID/ROM.vhd" 59 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1739125687844 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "IF_STAGE:inst\|ROM:inst3\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"IF_STAGE:inst\|ROM:inst3\|altsyncram:altsyncram_component\"" {  } { { "ROM.vhd" "" { Text "C:/Users/Heverton Reis/Documents/PCID/ROM.vhd" 59 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1739125687863 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "IF_STAGE:inst\|ROM:inst3\|altsyncram:altsyncram_component " "Instantiated megafunction \"IF_STAGE:inst\|ROM:inst3\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_a NONE " "Parameter \"address_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1739125687863 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_b NONE " "Parameter \"address_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1739125687863 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK1 " "Parameter \"address_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1739125687863 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "byte_size 8 " "Parameter \"byte_size\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1739125687863 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "byteena_aclr_a UNUSED " "Parameter \"byteena_aclr_a\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1739125687863 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "byteena_aclr_b NONE " "Parameter \"byteena_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1739125687863 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "byteena_reg_b CLOCK1 " "Parameter \"byteena_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1739125687863 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_core_a USE_INPUT_CLKEN " "Parameter \"clock_enable_core_a\" = \"USE_INPUT_CLKEN\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1739125687863 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_core_b USE_INPUT_CLKEN " "Parameter \"clock_enable_core_b\" = \"USE_INPUT_CLKEN\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1739125687863 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1739125687863 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_b NORMAL " "Parameter \"clock_enable_input_b\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1739125687863 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1739125687863 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_b NORMAL " "Parameter \"clock_enable_output_b\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1739125687863 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone IV E " "Parameter \"intended_device_family\" = \"Cyclone IV E\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1739125687863 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ecc_pipeline_stage_enabled FALSE " "Parameter \"ecc_pipeline_stage_enabled\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1739125687863 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "enable_ecc FALSE " "Parameter \"enable_ecc\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1739125687863 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "implement_in_les OFF " "Parameter \"implement_in_les\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1739125687863 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "indata_aclr_a UNUSED " "Parameter \"indata_aclr_a\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1739125687863 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "indata_aclr_b NONE " "Parameter \"indata_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1739125687863 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "indata_reg_b CLOCK1 " "Parameter \"indata_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1739125687863 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file ./IF_STAGE/instruction_memory.mif " "Parameter \"init_file\" = \"./IF_STAGE/instruction_memory.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1739125687863 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file_layout PORT_A " "Parameter \"init_file_layout\" = \"PORT_A\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1739125687863 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 0 " "Parameter \"maximum_depth\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1739125687863 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 256 " "Parameter \"numwords_a\" = \"256\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1739125687863 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 0 " "Parameter \"numwords_b\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1739125687863 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode ROM " "Parameter \"operation_mode\" = \"ROM\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1739125687863 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1739125687863 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_b NONE " "Parameter \"outdata_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1739125687863 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1739125687863 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b UNREGISTERED " "Parameter \"outdata_reg_b\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1739125687863 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_uninitialized FALSE " "Parameter \"power_up_uninitialized\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1739125687863 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1739125687863 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdcontrol_aclr_b NONE " "Parameter \"rdcontrol_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1739125687863 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdcontrol_reg_b CLOCK1 " "Parameter \"rdcontrol_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1739125687863 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1739125687863 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_a NEW_DATA_NO_NBE_READ " "Parameter \"read_during_write_mode_port_a\" = \"NEW_DATA_NO_NBE_READ\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1739125687863 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_b NEW_DATA_NO_NBE_READ " "Parameter \"read_during_write_mode_port_b\" = \"NEW_DATA_NO_NBE_READ\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1739125687863 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "stratixiv_m144k_allow_dual_clocks ON " "Parameter \"stratixiv_m144k_allow_dual_clocks\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1739125687863 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1739125687863 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 1 " "Parameter \"width_b\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1739125687863 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1739125687863 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_b 1 " "Parameter \"width_byteena_b\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1739125687863 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_eccstatus 3 " "Parameter \"width_eccstatus\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1739125687863 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 8 " "Parameter \"widthad_a\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1739125687863 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 1 " "Parameter \"widthad_b\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1739125687863 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrcontrol_aclr_a UNUSED " "Parameter \"wrcontrol_aclr_a\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1739125687863 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrcontrol_aclr_b NONE " "Parameter \"wrcontrol_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1739125687863 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrcontrol_wraddress_reg_b CLOCK1 " "Parameter \"wrcontrol_wraddress_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1739125687863 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ENABLE_RUNTIME_MOD=YES,INSTANCE_NAME=ROM " "Parameter \"lpm_hint\" = \"ENABLE_RUNTIME_MOD=YES,INSTANCE_NAME=ROM\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1739125687863 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1739125687863 ""}  } { { "ROM.vhd" "" { Text "C:/Users/Heverton Reis/Documents/PCID/ROM.vhd" 59 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1739125687863 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_l404.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_l404.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_l404 " "Found entity 1: altsyncram_l404" {  } { { "db/altsyncram_l404.tdf" "" { Text "C:/Users/Heverton Reis/Documents/PCID/db/altsyncram_l404.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1739125687968 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1739125687968 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_l404 IF_STAGE:inst\|ROM:inst3\|altsyncram:altsyncram_component\|altsyncram_l404:auto_generated " "Elaborating entity \"altsyncram_l404\" for hierarchy \"IF_STAGE:inst\|ROM:inst3\|altsyncram:altsyncram_component\|altsyncram_l404:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1739125687975 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_pm03.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_pm03.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_pm03 " "Found entity 1: altsyncram_pm03" {  } { { "db/altsyncram_pm03.tdf" "" { Text "C:/Users/Heverton Reis/Documents/PCID/db/altsyncram_pm03.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1739125688085 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1739125688085 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_pm03 IF_STAGE:inst\|ROM:inst3\|altsyncram:altsyncram_component\|altsyncram_l404:auto_generated\|altsyncram_pm03:altsyncram1 " "Elaborating entity \"altsyncram_pm03\" for hierarchy \"IF_STAGE:inst\|ROM:inst3\|altsyncram:altsyncram_component\|altsyncram_l404:auto_generated\|altsyncram_pm03:altsyncram1\"" {  } { { "db/altsyncram_l404.tdf" "altsyncram1" { Text "C:/Users/Heverton Reis/Documents/PCID/db/altsyncram_l404.tdf" 34 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1739125688089 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_mod_ram_rom IF_STAGE:inst\|ROM:inst3\|altsyncram:altsyncram_component\|altsyncram_l404:auto_generated\|sld_mod_ram_rom:mgl_prim2 " "Elaborating entity \"sld_mod_ram_rom\" for hierarchy \"IF_STAGE:inst\|ROM:inst3\|altsyncram:altsyncram_component\|altsyncram_l404:auto_generated\|sld_mod_ram_rom:mgl_prim2\"" {  } { { "db/altsyncram_l404.tdf" "mgl_prim2" { Text "C:/Users/Heverton Reis/Documents/PCID/db/altsyncram_l404.tdf" 35 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1739125688434 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "IF_STAGE:inst\|ROM:inst3\|altsyncram:altsyncram_component\|altsyncram_l404:auto_generated\|sld_mod_ram_rom:mgl_prim2 " "Elaborated megafunction instantiation \"IF_STAGE:inst\|ROM:inst3\|altsyncram:altsyncram_component\|altsyncram_l404:auto_generated\|sld_mod_ram_rom:mgl_prim2\"" {  } { { "db/altsyncram_l404.tdf" "" { Text "C:/Users/Heverton Reis/Documents/PCID/db/altsyncram_l404.tdf" 35 2 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1739125688439 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "IF_STAGE:inst\|ROM:inst3\|altsyncram:altsyncram_component\|altsyncram_l404:auto_generated\|sld_mod_ram_rom:mgl_prim2 " "Instantiated megafunction \"IF_STAGE:inst\|ROM:inst3\|altsyncram:altsyncram_component\|altsyncram_l404:auto_generated\|sld_mod_ram_rom:mgl_prim2\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "CVALUE 00000000000000000000000000000000 " "Parameter \"CVALUE\" = \"00000000000000000000000000000000\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1739125688439 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "IS_DATA_IN_RAM 1 " "Parameter \"IS_DATA_IN_RAM\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1739125688439 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "IS_READABLE 1 " "Parameter \"IS_READABLE\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1739125688439 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NODE_NAME 1380928768 " "Parameter \"NODE_NAME\" = \"1380928768\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1739125688439 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS 256 " "Parameter \"NUMWORDS\" = \"256\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1739125688439 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "SHIFT_COUNT_BITS 6 " "Parameter \"SHIFT_COUNT_BITS\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1739125688439 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_WORD 32 " "Parameter \"WIDTH_WORD\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1739125688439 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD 8 " "Parameter \"WIDTHAD\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1739125688439 ""}  } { { "db/altsyncram_l404.tdf" "" { Text "C:/Users/Heverton Reis/Documents/PCID/db/altsyncram_l404.tdf" 35 2 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1739125688439 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_jtag_endpoint_adapter IF_STAGE:inst\|ROM:inst3\|altsyncram:altsyncram_component\|altsyncram_l404:auto_generated\|sld_mod_ram_rom:mgl_prim2\|sld_jtag_endpoint_adapter:jtag_signal_adapter " "Elaborating entity \"sld_jtag_endpoint_adapter\" for hierarchy \"IF_STAGE:inst\|ROM:inst3\|altsyncram:altsyncram_component\|altsyncram_l404:auto_generated\|sld_mod_ram_rom:mgl_prim2\|sld_jtag_endpoint_adapter:jtag_signal_adapter\"" {  } { { "sld_mod_ram_rom.vhd" "jtag_signal_adapter" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/sld_mod_ram_rom.vhd" 302 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1739125688709 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_jtag_endpoint_adapter_impl IF_STAGE:inst\|ROM:inst3\|altsyncram:altsyncram_component\|altsyncram_l404:auto_generated\|sld_mod_ram_rom:mgl_prim2\|sld_jtag_endpoint_adapter:jtag_signal_adapter\|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst " "Elaborating entity \"sld_jtag_endpoint_adapter_impl\" for hierarchy \"IF_STAGE:inst\|ROM:inst3\|altsyncram:altsyncram_component\|altsyncram_l404:auto_generated\|sld_mod_ram_rom:mgl_prim2\|sld_jtag_endpoint_adapter:jtag_signal_adapter\|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst\"" {  } { { "sld_jtag_endpoint_adapter.vhd" "sld_jtag_endpoint_adapter_impl_inst" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/sld_jtag_endpoint_adapter.vhd" 232 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1739125688936 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_rom_sr IF_STAGE:inst\|ROM:inst3\|altsyncram:altsyncram_component\|altsyncram_l404:auto_generated\|sld_mod_ram_rom:mgl_prim2\|sld_rom_sr:\\ram_rom_logic_gen:name_gen:info_rom_sr " "Elaborating entity \"sld_rom_sr\" for hierarchy \"IF_STAGE:inst\|ROM:inst3\|altsyncram:altsyncram_component\|altsyncram_l404:auto_generated\|sld_mod_ram_rom:mgl_prim2\|sld_rom_sr:\\ram_rom_logic_gen:name_gen:info_rom_sr\"" {  } { { "sld_mod_ram_rom.vhd" "\\ram_rom_logic_gen:name_gen:info_rom_sr" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/sld_mod_ram_rom.vhd" 828 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1739125689157 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ProgramCounter IF_STAGE:inst\|ProgramCounter:inst1 " "Elaborating entity \"ProgramCounter\" for hierarchy \"IF_STAGE:inst\|ProgramCounter:inst1\"" {  } { { "IF_STAGE.bdf" "inst1" { Schematic "C:/Users/Heverton Reis/Documents/PCID/IF_STAGE.bdf" { { 264 704 920 376 "inst1" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1739125689230 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Mux2to1 IF_STAGE:inst\|Mux2to1:inst4 " "Elaborating entity \"Mux2to1\" for hierarchy \"IF_STAGE:inst\|Mux2to1:inst4\"" {  } { { "IF_STAGE.bdf" "inst4" { Schematic "C:/Users/Heverton Reis/Documents/PCID/IF_STAGE.bdf" { { 264 344 504 376 "inst4" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1739125689235 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "PCAdder IF_STAGE:inst\|PCAdder:inst2 " "Elaborating entity \"PCAdder\" for hierarchy \"IF_STAGE:inst\|PCAdder:inst2\"" {  } { { "IF_STAGE.bdf" "inst2" { Schematic "C:/Users/Heverton Reis/Documents/PCID/IF_STAGE.bdf" { { 40 928 1112 120 "inst2" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1739125689240 ""}
{ "Warning" "WSGN_SEARCH_FILE" "ex_stage.v 1 1 " "Using design file ex_stage.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 EX_STAGE " "Found entity 1: EX_STAGE" {  } { { "ex_stage.v" "" { Text "C:/Users/Heverton Reis/Documents/PCID/ex_stage.v" 19 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1739125689284 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1739125689284 ""}
{ "Warning" "WSGN_SKIP_FILE_CANDID_TOP" "EX_STAGE " "Found the following files while searching for definition of entity \"EX_STAGE\", but did not use these files because already using a different file containing the entity definition" { { "Warning" "WSGN_SKIP_FILE_CANDID_SUB" "EX_STAGE.bdf " "File: EX_STAGE.bdf" {  } {  } 0 12126 "File: %1!s!" 0 0 "Design Software" 0 -1 1739125689285 ""}  } {  } 0 12300 "Found the following files while searching for definition of entity \"%1!s!\", but did not use these files because already using a different file containing the entity definition" 0 0 "Analysis & Synthesis" 0 -1 1739125689285 "|ProcessadorPipeline|EX_STAGE:inst3"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "EX_STAGE EX_STAGE:inst3 " "Elaborating entity \"EX_STAGE\" for hierarchy \"EX_STAGE:inst3\"" {  } { { "ProcessadorPipeline.bdf" "inst3" { Schematic "C:/Users/Heverton Reis/Documents/PCID/ProcessadorPipeline.bdf" { { 104 1240 1616 424 "inst3" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1739125689288 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ALU32Bits EX_STAGE:inst3\|ALU32Bits:b2v_inst " "Elaborating entity \"ALU32Bits\" for hierarchy \"EX_STAGE:inst3\|ALU32Bits:b2v_inst\"" {  } { { "ex_stage.v" "b2v_inst" { Text "C:/Users/Heverton Reis/Documents/PCID/ex_stage.v" 90 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1739125689322 ""}
{ "Warning" "WVRFX_VERI_2086_UNCONVERTED" "ALU32Bits.v(149) " "Verilog HDL warning at ALU32Bits.v(149): converting signed shift amount to unsigned" {  } { { "EX_STAGE/ALU32Bits.v" "" { Text "C:/Users/Heverton Reis/Documents/PCID/EX_STAGE/ALU32Bits.v" 149 0 0 } }  } 0 10764 "Verilog HDL warning at %1!s!: converting signed shift amount to unsigned" 0 0 "Analysis & Synthesis" 0 -1 1739125689329 "|ProcessadorPipeline|EX_STAGE:inst3|ALU32Bits:b2v_inst"}
{ "Warning" "WVRFX_VERI_2086_UNCONVERTED" "ALU32Bits.v(153) " "Verilog HDL warning at ALU32Bits.v(153): converting signed shift amount to unsigned" {  } { { "EX_STAGE/ALU32Bits.v" "" { Text "C:/Users/Heverton Reis/Documents/PCID/EX_STAGE/ALU32Bits.v" 153 0 0 } }  } 0 10764 "Verilog HDL warning at %1!s!: converting signed shift amount to unsigned" 0 0 "Analysis & Synthesis" 0 -1 1739125689329 "|ProcessadorPipeline|EX_STAGE:inst3|ALU32Bits:b2v_inst"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "RFlagsStored ALU32Bits.v(184) " "Verilog HDL Always Construct warning at ALU32Bits.v(184): variable \"RFlagsStored\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "EX_STAGE/ALU32Bits.v" "" { Text "C:/Users/Heverton Reis/Documents/PCID/EX_STAGE/ALU32Bits.v" 184 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1739125689329 "|ProcessadorPipeline|EX_STAGE:inst3|ALU32Bits:b2v_inst"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "ALUResult ALU32Bits.v(44) " "Verilog HDL Always Construct warning at ALU32Bits.v(44): inferring latch(es) for variable \"ALUResult\", which holds its previous value in one or more paths through the always construct" {  } { { "EX_STAGE/ALU32Bits.v" "" { Text "C:/Users/Heverton Reis/Documents/PCID/EX_STAGE/ALU32Bits.v" 44 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1739125689329 "|ProcessadorPipeline|EX_STAGE:inst3|ALU32Bits:b2v_inst"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "MUL_Result ALU32Bits.v(44) " "Verilog HDL Always Construct warning at ALU32Bits.v(44): inferring latch(es) for variable \"MUL_Result\", which holds its previous value in one or more paths through the always construct" {  } { { "EX_STAGE/ALU32Bits.v" "" { Text "C:/Users/Heverton Reis/Documents/PCID/EX_STAGE/ALU32Bits.v" 44 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1739125689329 "|ProcessadorPipeline|EX_STAGE:inst3|ALU32Bits:b2v_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ALUResult\[0\] ALU32Bits.v(44) " "Inferred latch for \"ALUResult\[0\]\" at ALU32Bits.v(44)" {  } { { "EX_STAGE/ALU32Bits.v" "" { Text "C:/Users/Heverton Reis/Documents/PCID/EX_STAGE/ALU32Bits.v" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1739125689329 "|ProcessadorPipeline|EX_STAGE:inst3|ALU32Bits:b2v_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ALUResult\[1\] ALU32Bits.v(44) " "Inferred latch for \"ALUResult\[1\]\" at ALU32Bits.v(44)" {  } { { "EX_STAGE/ALU32Bits.v" "" { Text "C:/Users/Heverton Reis/Documents/PCID/EX_STAGE/ALU32Bits.v" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1739125689329 "|ProcessadorPipeline|EX_STAGE:inst3|ALU32Bits:b2v_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ALUResult\[2\] ALU32Bits.v(44) " "Inferred latch for \"ALUResult\[2\]\" at ALU32Bits.v(44)" {  } { { "EX_STAGE/ALU32Bits.v" "" { Text "C:/Users/Heverton Reis/Documents/PCID/EX_STAGE/ALU32Bits.v" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1739125689329 "|ProcessadorPipeline|EX_STAGE:inst3|ALU32Bits:b2v_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ALUResult\[3\] ALU32Bits.v(44) " "Inferred latch for \"ALUResult\[3\]\" at ALU32Bits.v(44)" {  } { { "EX_STAGE/ALU32Bits.v" "" { Text "C:/Users/Heverton Reis/Documents/PCID/EX_STAGE/ALU32Bits.v" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1739125689329 "|ProcessadorPipeline|EX_STAGE:inst3|ALU32Bits:b2v_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ALUResult\[4\] ALU32Bits.v(44) " "Inferred latch for \"ALUResult\[4\]\" at ALU32Bits.v(44)" {  } { { "EX_STAGE/ALU32Bits.v" "" { Text "C:/Users/Heverton Reis/Documents/PCID/EX_STAGE/ALU32Bits.v" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1739125689329 "|ProcessadorPipeline|EX_STAGE:inst3|ALU32Bits:b2v_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ALUResult\[5\] ALU32Bits.v(44) " "Inferred latch for \"ALUResult\[5\]\" at ALU32Bits.v(44)" {  } { { "EX_STAGE/ALU32Bits.v" "" { Text "C:/Users/Heverton Reis/Documents/PCID/EX_STAGE/ALU32Bits.v" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1739125689329 "|ProcessadorPipeline|EX_STAGE:inst3|ALU32Bits:b2v_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ALUResult\[6\] ALU32Bits.v(44) " "Inferred latch for \"ALUResult\[6\]\" at ALU32Bits.v(44)" {  } { { "EX_STAGE/ALU32Bits.v" "" { Text "C:/Users/Heverton Reis/Documents/PCID/EX_STAGE/ALU32Bits.v" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1739125689330 "|ProcessadorPipeline|EX_STAGE:inst3|ALU32Bits:b2v_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ALUResult\[7\] ALU32Bits.v(44) " "Inferred latch for \"ALUResult\[7\]\" at ALU32Bits.v(44)" {  } { { "EX_STAGE/ALU32Bits.v" "" { Text "C:/Users/Heverton Reis/Documents/PCID/EX_STAGE/ALU32Bits.v" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1739125689330 "|ProcessadorPipeline|EX_STAGE:inst3|ALU32Bits:b2v_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ALUResult\[8\] ALU32Bits.v(44) " "Inferred latch for \"ALUResult\[8\]\" at ALU32Bits.v(44)" {  } { { "EX_STAGE/ALU32Bits.v" "" { Text "C:/Users/Heverton Reis/Documents/PCID/EX_STAGE/ALU32Bits.v" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1739125689330 "|ProcessadorPipeline|EX_STAGE:inst3|ALU32Bits:b2v_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ALUResult\[9\] ALU32Bits.v(44) " "Inferred latch for \"ALUResult\[9\]\" at ALU32Bits.v(44)" {  } { { "EX_STAGE/ALU32Bits.v" "" { Text "C:/Users/Heverton Reis/Documents/PCID/EX_STAGE/ALU32Bits.v" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1739125689330 "|ProcessadorPipeline|EX_STAGE:inst3|ALU32Bits:b2v_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ALUResult\[10\] ALU32Bits.v(44) " "Inferred latch for \"ALUResult\[10\]\" at ALU32Bits.v(44)" {  } { { "EX_STAGE/ALU32Bits.v" "" { Text "C:/Users/Heverton Reis/Documents/PCID/EX_STAGE/ALU32Bits.v" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1739125689330 "|ProcessadorPipeline|EX_STAGE:inst3|ALU32Bits:b2v_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ALUResult\[11\] ALU32Bits.v(44) " "Inferred latch for \"ALUResult\[11\]\" at ALU32Bits.v(44)" {  } { { "EX_STAGE/ALU32Bits.v" "" { Text "C:/Users/Heverton Reis/Documents/PCID/EX_STAGE/ALU32Bits.v" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1739125689330 "|ProcessadorPipeline|EX_STAGE:inst3|ALU32Bits:b2v_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ALUResult\[12\] ALU32Bits.v(44) " "Inferred latch for \"ALUResult\[12\]\" at ALU32Bits.v(44)" {  } { { "EX_STAGE/ALU32Bits.v" "" { Text "C:/Users/Heverton Reis/Documents/PCID/EX_STAGE/ALU32Bits.v" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1739125689330 "|ProcessadorPipeline|EX_STAGE:inst3|ALU32Bits:b2v_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ALUResult\[13\] ALU32Bits.v(44) " "Inferred latch for \"ALUResult\[13\]\" at ALU32Bits.v(44)" {  } { { "EX_STAGE/ALU32Bits.v" "" { Text "C:/Users/Heverton Reis/Documents/PCID/EX_STAGE/ALU32Bits.v" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1739125689330 "|ProcessadorPipeline|EX_STAGE:inst3|ALU32Bits:b2v_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ALUResult\[14\] ALU32Bits.v(44) " "Inferred latch for \"ALUResult\[14\]\" at ALU32Bits.v(44)" {  } { { "EX_STAGE/ALU32Bits.v" "" { Text "C:/Users/Heverton Reis/Documents/PCID/EX_STAGE/ALU32Bits.v" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1739125689330 "|ProcessadorPipeline|EX_STAGE:inst3|ALU32Bits:b2v_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ALUResult\[15\] ALU32Bits.v(44) " "Inferred latch for \"ALUResult\[15\]\" at ALU32Bits.v(44)" {  } { { "EX_STAGE/ALU32Bits.v" "" { Text "C:/Users/Heverton Reis/Documents/PCID/EX_STAGE/ALU32Bits.v" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1739125689330 "|ProcessadorPipeline|EX_STAGE:inst3|ALU32Bits:b2v_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ALUResult\[16\] ALU32Bits.v(44) " "Inferred latch for \"ALUResult\[16\]\" at ALU32Bits.v(44)" {  } { { "EX_STAGE/ALU32Bits.v" "" { Text "C:/Users/Heverton Reis/Documents/PCID/EX_STAGE/ALU32Bits.v" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1739125689330 "|ProcessadorPipeline|EX_STAGE:inst3|ALU32Bits:b2v_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ALUResult\[17\] ALU32Bits.v(44) " "Inferred latch for \"ALUResult\[17\]\" at ALU32Bits.v(44)" {  } { { "EX_STAGE/ALU32Bits.v" "" { Text "C:/Users/Heverton Reis/Documents/PCID/EX_STAGE/ALU32Bits.v" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1739125689330 "|ProcessadorPipeline|EX_STAGE:inst3|ALU32Bits:b2v_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ALUResult\[18\] ALU32Bits.v(44) " "Inferred latch for \"ALUResult\[18\]\" at ALU32Bits.v(44)" {  } { { "EX_STAGE/ALU32Bits.v" "" { Text "C:/Users/Heverton Reis/Documents/PCID/EX_STAGE/ALU32Bits.v" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1739125689330 "|ProcessadorPipeline|EX_STAGE:inst3|ALU32Bits:b2v_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ALUResult\[19\] ALU32Bits.v(44) " "Inferred latch for \"ALUResult\[19\]\" at ALU32Bits.v(44)" {  } { { "EX_STAGE/ALU32Bits.v" "" { Text "C:/Users/Heverton Reis/Documents/PCID/EX_STAGE/ALU32Bits.v" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1739125689331 "|ProcessadorPipeline|EX_STAGE:inst3|ALU32Bits:b2v_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ALUResult\[20\] ALU32Bits.v(44) " "Inferred latch for \"ALUResult\[20\]\" at ALU32Bits.v(44)" {  } { { "EX_STAGE/ALU32Bits.v" "" { Text "C:/Users/Heverton Reis/Documents/PCID/EX_STAGE/ALU32Bits.v" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1739125689331 "|ProcessadorPipeline|EX_STAGE:inst3|ALU32Bits:b2v_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ALUResult\[21\] ALU32Bits.v(44) " "Inferred latch for \"ALUResult\[21\]\" at ALU32Bits.v(44)" {  } { { "EX_STAGE/ALU32Bits.v" "" { Text "C:/Users/Heverton Reis/Documents/PCID/EX_STAGE/ALU32Bits.v" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1739125689331 "|ProcessadorPipeline|EX_STAGE:inst3|ALU32Bits:b2v_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ALUResult\[22\] ALU32Bits.v(44) " "Inferred latch for \"ALUResult\[22\]\" at ALU32Bits.v(44)" {  } { { "EX_STAGE/ALU32Bits.v" "" { Text "C:/Users/Heverton Reis/Documents/PCID/EX_STAGE/ALU32Bits.v" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1739125689331 "|ProcessadorPipeline|EX_STAGE:inst3|ALU32Bits:b2v_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ALUResult\[23\] ALU32Bits.v(44) " "Inferred latch for \"ALUResult\[23\]\" at ALU32Bits.v(44)" {  } { { "EX_STAGE/ALU32Bits.v" "" { Text "C:/Users/Heverton Reis/Documents/PCID/EX_STAGE/ALU32Bits.v" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1739125689331 "|ProcessadorPipeline|EX_STAGE:inst3|ALU32Bits:b2v_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ALUResult\[24\] ALU32Bits.v(44) " "Inferred latch for \"ALUResult\[24\]\" at ALU32Bits.v(44)" {  } { { "EX_STAGE/ALU32Bits.v" "" { Text "C:/Users/Heverton Reis/Documents/PCID/EX_STAGE/ALU32Bits.v" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1739125689331 "|ProcessadorPipeline|EX_STAGE:inst3|ALU32Bits:b2v_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ALUResult\[25\] ALU32Bits.v(44) " "Inferred latch for \"ALUResult\[25\]\" at ALU32Bits.v(44)" {  } { { "EX_STAGE/ALU32Bits.v" "" { Text "C:/Users/Heverton Reis/Documents/PCID/EX_STAGE/ALU32Bits.v" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1739125689331 "|ProcessadorPipeline|EX_STAGE:inst3|ALU32Bits:b2v_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ALUResult\[26\] ALU32Bits.v(44) " "Inferred latch for \"ALUResult\[26\]\" at ALU32Bits.v(44)" {  } { { "EX_STAGE/ALU32Bits.v" "" { Text "C:/Users/Heverton Reis/Documents/PCID/EX_STAGE/ALU32Bits.v" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1739125689331 "|ProcessadorPipeline|EX_STAGE:inst3|ALU32Bits:b2v_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ALUResult\[27\] ALU32Bits.v(44) " "Inferred latch for \"ALUResult\[27\]\" at ALU32Bits.v(44)" {  } { { "EX_STAGE/ALU32Bits.v" "" { Text "C:/Users/Heverton Reis/Documents/PCID/EX_STAGE/ALU32Bits.v" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1739125689331 "|ProcessadorPipeline|EX_STAGE:inst3|ALU32Bits:b2v_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ALUResult\[28\] ALU32Bits.v(44) " "Inferred latch for \"ALUResult\[28\]\" at ALU32Bits.v(44)" {  } { { "EX_STAGE/ALU32Bits.v" "" { Text "C:/Users/Heverton Reis/Documents/PCID/EX_STAGE/ALU32Bits.v" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1739125689331 "|ProcessadorPipeline|EX_STAGE:inst3|ALU32Bits:b2v_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ALUResult\[29\] ALU32Bits.v(44) " "Inferred latch for \"ALUResult\[29\]\" at ALU32Bits.v(44)" {  } { { "EX_STAGE/ALU32Bits.v" "" { Text "C:/Users/Heverton Reis/Documents/PCID/EX_STAGE/ALU32Bits.v" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1739125689331 "|ProcessadorPipeline|EX_STAGE:inst3|ALU32Bits:b2v_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ALUResult\[30\] ALU32Bits.v(44) " "Inferred latch for \"ALUResult\[30\]\" at ALU32Bits.v(44)" {  } { { "EX_STAGE/ALU32Bits.v" "" { Text "C:/Users/Heverton Reis/Documents/PCID/EX_STAGE/ALU32Bits.v" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1739125689332 "|ProcessadorPipeline|EX_STAGE:inst3|ALU32Bits:b2v_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ALUResult\[31\] ALU32Bits.v(44) " "Inferred latch for \"ALUResult\[31\]\" at ALU32Bits.v(44)" {  } { { "EX_STAGE/ALU32Bits.v" "" { Text "C:/Users/Heverton Reis/Documents/PCID/EX_STAGE/ALU32Bits.v" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1739125689332 "|ProcessadorPipeline|EX_STAGE:inst3|ALU32Bits:b2v_inst"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Somador EX_STAGE:inst3\|Somador:b2v_inst11 " "Elaborating entity \"Somador\" for hierarchy \"EX_STAGE:inst3\|Somador:b2v_inst11\"" {  } { { "ex_stage.v" "b2v_inst11" { Text "C:/Users/Heverton Reis/Documents/PCID/ex_stage.v" 118 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1739125689336 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "EX_MEM_REGISTER EX_STAGE:inst3\|EX_MEM_REGISTER:b2v_inst12 " "Elaborating entity \"EX_MEM_REGISTER\" for hierarchy \"EX_STAGE:inst3\|EX_MEM_REGISTER:b2v_inst12\"" {  } { { "ex_stage.v" "b2v_inst12" { Text "C:/Users/Heverton Reis/Documents/PCID/ex_stage.v" 141 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1739125689346 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Mux2to1_5bits EX_STAGE:inst3\|Mux2to1_5bits:b2v_inst13 " "Elaborating entity \"Mux2to1_5bits\" for hierarchy \"EX_STAGE:inst3\|Mux2to1_5bits:b2v_inst13\"" {  } { { "ex_stage.v" "b2v_inst13" { Text "C:/Users/Heverton Reis/Documents/PCID/ex_stage.v" 148 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1739125689365 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Mux2to1_32bits EX_STAGE:inst3\|Mux2to1_32bits:b2v_inst8 " "Elaborating entity \"Mux2to1_32bits\" for hierarchy \"EX_STAGE:inst3\|Mux2to1_32bits:b2v_inst8\"" {  } { { "ex_stage.v" "b2v_inst8" { Text "C:/Users/Heverton Reis/Documents/PCID/ex_stage.v" 157 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1739125689369 ""}
{ "Warning" "WSGN_SEARCH_FILE" "id_stage.v 1 1 " "Using design file id_stage.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 ID_STAGE " "Found entity 1: ID_STAGE" {  } { { "id_stage.v" "" { Text "C:/Users/Heverton Reis/Documents/PCID/id_stage.v" 19 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1739125689418 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1739125689418 ""}
{ "Warning" "WSGN_SKIP_FILE_CANDID_TOP" "ID_STAGE " "Found the following files while searching for definition of entity \"ID_STAGE\", but did not use these files because already using a different file containing the entity definition" { { "Warning" "WSGN_SKIP_FILE_CANDID_SUB" "ID_STAGE.bdf " "File: ID_STAGE.bdf" {  } {  } 0 12126 "File: %1!s!" 0 0 "Design Software" 0 -1 1739125689418 ""}  } {  } 0 12300 "Found the following files while searching for definition of entity \"%1!s!\", but did not use these files because already using a different file containing the entity definition" 0 0 "Analysis & Synthesis" 0 -1 1739125689418 "|ProcessadorPipeline|ID_STAGE:inst1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ID_STAGE ID_STAGE:inst1 " "Elaborating entity \"ID_STAGE\" for hierarchy \"ID_STAGE:inst1\"" {  } { { "ProcessadorPipeline.bdf" "inst1" { Schematic "C:/Users/Heverton Reis/Documents/PCID/ProcessadorPipeline.bdf" { { 104 696 1048 392 "inst1" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1739125689421 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ID_EX_Register ID_STAGE:inst1\|ID_EX_Register:b2v_inst5 " "Elaborating entity \"ID_EX_Register\" for hierarchy \"ID_STAGE:inst1\|ID_EX_Register:b2v_inst5\"" {  } { { "id_stage.v" "b2v_inst5" { Text "C:/Users/Heverton Reis/Documents/PCID/id_stage.v" 116 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1739125689427 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SignExtend ID_STAGE:inst1\|SignExtend:b2v_inst6 " "Elaborating entity \"SignExtend\" for hierarchy \"ID_STAGE:inst1\|SignExtend:b2v_inst6\"" {  } { { "id_stage.v" "b2v_inst6" { Text "C:/Users/Heverton Reis/Documents/PCID/id_stage.v" 121 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1739125689433 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "RegisterFile ID_STAGE:inst1\|RegisterFile:b2v_inst7 " "Elaborating entity \"RegisterFile\" for hierarchy \"ID_STAGE:inst1\|RegisterFile:b2v_inst7\"" {  } { { "id_stage.v" "b2v_inst7" { Text "C:/Users/Heverton Reis/Documents/PCID/id_stage.v" 133 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1739125689436 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Control ID_STAGE:inst1\|Control:b2v_inst8 " "Elaborating entity \"Control\" for hierarchy \"ID_STAGE:inst1\|Control:b2v_inst8\"" {  } { { "id_stage.v" "b2v_inst8" { Text "C:/Users/Heverton Reis/Documents/PCID/id_stage.v" 146 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1739125689459 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 Control.v(75) " "Verilog HDL assignment warning at Control.v(75): truncated value with size 32 to match size of target (1)" {  } { { "ID_STAGE/Control.v" "" { Text "C:/Users/Heverton Reis/Documents/PCID/ID_STAGE/Control.v" 75 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1739125689461 "|ProcessadorPipeline|ID_STAGE:inst1|Control:b2v_inst8"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 Control.v(77) " "Verilog HDL assignment warning at Control.v(77): truncated value with size 32 to match size of target (1)" {  } { { "ID_STAGE/Control.v" "" { Text "C:/Users/Heverton Reis/Documents/PCID/ID_STAGE/Control.v" 77 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1739125689462 "|ProcessadorPipeline|ID_STAGE:inst1|Control:b2v_inst8"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 Control.v(85) " "Verilog HDL assignment warning at Control.v(85): truncated value with size 32 to match size of target (1)" {  } { { "ID_STAGE/Control.v" "" { Text "C:/Users/Heverton Reis/Documents/PCID/ID_STAGE/Control.v" 85 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1739125689462 "|ProcessadorPipeline|ID_STAGE:inst1|Control:b2v_inst8"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 Control.v(87) " "Verilog HDL assignment warning at Control.v(87): truncated value with size 32 to match size of target (1)" {  } { { "ID_STAGE/Control.v" "" { Text "C:/Users/Heverton Reis/Documents/PCID/ID_STAGE/Control.v" 87 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1739125689462 "|ProcessadorPipeline|ID_STAGE:inst1|Control:b2v_inst8"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "InstructionDecoder ID_STAGE:inst1\|InstructionDecoder:b2v_inst9 " "Elaborating entity \"InstructionDecoder\" for hierarchy \"ID_STAGE:inst1\|InstructionDecoder:b2v_inst9\"" {  } { { "id_stage.v" "b2v_inst9" { Text "C:/Users/Heverton Reis/Documents/PCID/id_stage.v" 176 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1739125689464 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "WB_Stage WB_Stage:inst5 " "Elaborating entity \"WB_Stage\" for hierarchy \"WB_Stage:inst5\"" {  } { { "ProcessadorPipeline.bdf" "inst5" { Schematic "C:/Users/Heverton Reis/Documents/PCID/ProcessadorPipeline.bdf" { { 104 2224 2472 248 "inst5" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1739125689472 ""}
{ "Warning" "WSGN_SEARCH_FILE" "mem_stage.v 1 1 " "Using design file mem_stage.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 MEM_STAGE " "Found entity 1: MEM_STAGE" {  } { { "mem_stage.v" "" { Text "C:/Users/Heverton Reis/Documents/PCID/mem_stage.v" 19 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1739125689525 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1739125689525 ""}
{ "Warning" "WSGN_SKIP_FILE_CANDID_TOP" "MEM_STAGE " "Found the following files while searching for definition of entity \"MEM_STAGE\", but did not use these files because already using a different file containing the entity definition" { { "Warning" "WSGN_SKIP_FILE_CANDID_SUB" "MEM_STAGE.bdf " "File: MEM_STAGE.bdf" {  } {  } 0 12126 "File: %1!s!" 0 0 "Design Software" 0 -1 1739125689526 ""}  } {  } 0 12300 "Found the following files while searching for definition of entity \"%1!s!\", but did not use these files because already using a different file containing the entity definition" 0 0 "Analysis & Synthesis" 0 -1 1739125689526 "|ProcessadorPipeline|MEM_STAGE:inst4"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MEM_STAGE MEM_STAGE:inst4 " "Elaborating entity \"MEM_STAGE\" for hierarchy \"MEM_STAGE:inst4\"" {  } { { "ProcessadorPipeline.bdf" "inst4" { Schematic "C:/Users/Heverton Reis/Documents/PCID/ProcessadorPipeline.bdf" { { 104 1768 2144 296 "inst4" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1739125689530 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MEM_WB_Register MEM_STAGE:inst4\|MEM_WB_Register:b2v_inst " "Elaborating entity \"MEM_WB_Register\" for hierarchy \"MEM_STAGE:inst4\|MEM_WB_Register:b2v_inst\"" {  } { { "mem_stage.v" "b2v_inst" { Text "C:/Users/Heverton Reis/Documents/PCID/mem_stage.v" 71 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1739125689536 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "RAM MEM_STAGE:inst4\|RAM:b2v_inst1 " "Elaborating entity \"RAM\" for hierarchy \"MEM_STAGE:inst4\|RAM:b2v_inst1\"" {  } { { "mem_stage.v" "b2v_inst1" { Text "C:/Users/Heverton Reis/Documents/PCID/mem_stage.v" 80 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1739125689551 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram MEM_STAGE:inst4\|RAM:b2v_inst1\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"MEM_STAGE:inst4\|RAM:b2v_inst1\|altsyncram:altsyncram_component\"" {  } { { "RAM.vhd" "altsyncram_component" { Text "C:/Users/Heverton Reis/Documents/PCID/RAM.vhd" 62 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1739125689576 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "MEM_STAGE:inst4\|RAM:b2v_inst1\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"MEM_STAGE:inst4\|RAM:b2v_inst1\|altsyncram:altsyncram_component\"" {  } { { "RAM.vhd" "" { Text "C:/Users/Heverton Reis/Documents/PCID/RAM.vhd" 62 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1739125689593 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "MEM_STAGE:inst4\|RAM:b2v_inst1\|altsyncram:altsyncram_component " "Instantiated megafunction \"MEM_STAGE:inst4\|RAM:b2v_inst1\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_a UNUSED " "Parameter \"address_aclr_a\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1739125689594 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_b NONE " "Parameter \"address_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1739125689594 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK1 " "Parameter \"address_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1739125689594 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "byte_size 8 " "Parameter \"byte_size\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1739125689594 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "byteena_aclr_a UNUSED " "Parameter \"byteena_aclr_a\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1739125689594 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "byteena_aclr_b NONE " "Parameter \"byteena_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1739125689594 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "byteena_reg_b CLOCK1 " "Parameter \"byteena_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1739125689594 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_core_a USE_INPUT_CLKEN " "Parameter \"clock_enable_core_a\" = \"USE_INPUT_CLKEN\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1739125689594 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_core_b USE_INPUT_CLKEN " "Parameter \"clock_enable_core_b\" = \"USE_INPUT_CLKEN\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1739125689594 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1739125689594 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_b NORMAL " "Parameter \"clock_enable_input_b\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1739125689594 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1739125689594 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_b NORMAL " "Parameter \"clock_enable_output_b\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1739125689594 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone IV E " "Parameter \"intended_device_family\" = \"Cyclone IV E\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1739125689594 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ecc_pipeline_stage_enabled FALSE " "Parameter \"ecc_pipeline_stage_enabled\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1739125689594 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "enable_ecc FALSE " "Parameter \"enable_ecc\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1739125689594 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "implement_in_les OFF " "Parameter \"implement_in_les\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1739125689594 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "indata_aclr_a UNUSED " "Parameter \"indata_aclr_a\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1739125689594 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "indata_aclr_b NONE " "Parameter \"indata_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1739125689594 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "indata_reg_b CLOCK1 " "Parameter \"indata_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1739125689594 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file data_memory.mif " "Parameter \"init_file\" = \"data_memory.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1739125689594 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file_layout PORT_A " "Parameter \"init_file_layout\" = \"PORT_A\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1739125689594 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 0 " "Parameter \"maximum_depth\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1739125689594 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 256 " "Parameter \"numwords_a\" = \"256\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1739125689594 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 0 " "Parameter \"numwords_b\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1739125689594 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode SINGLE_PORT " "Parameter \"operation_mode\" = \"SINGLE_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1739125689594 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1739125689594 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_b NONE " "Parameter \"outdata_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1739125689594 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1739125689594 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b UNREGISTERED " "Parameter \"outdata_reg_b\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1739125689594 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_uninitialized FALSE " "Parameter \"power_up_uninitialized\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1739125689594 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1739125689594 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdcontrol_aclr_b NONE " "Parameter \"rdcontrol_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1739125689594 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdcontrol_reg_b CLOCK1 " "Parameter \"rdcontrol_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1739125689594 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1739125689594 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_a NEW_DATA_NO_NBE_READ " "Parameter \"read_during_write_mode_port_a\" = \"NEW_DATA_NO_NBE_READ\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1739125689594 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_b NEW_DATA_NO_NBE_READ " "Parameter \"read_during_write_mode_port_b\" = \"NEW_DATA_NO_NBE_READ\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1739125689594 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "stratixiv_m144k_allow_dual_clocks ON " "Parameter \"stratixiv_m144k_allow_dual_clocks\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1739125689594 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1739125689594 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 1 " "Parameter \"width_b\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1739125689594 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1739125689594 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_b 1 " "Parameter \"width_byteena_b\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1739125689594 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_eccstatus 3 " "Parameter \"width_eccstatus\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1739125689594 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 8 " "Parameter \"widthad_a\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1739125689594 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 1 " "Parameter \"widthad_b\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1739125689594 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrcontrol_aclr_a UNUSED " "Parameter \"wrcontrol_aclr_a\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1739125689594 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrcontrol_aclr_b NONE " "Parameter \"wrcontrol_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1739125689594 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrcontrol_wraddress_reg_b CLOCK1 " "Parameter \"wrcontrol_wraddress_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1739125689594 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ENABLE_RUNTIME_MOD=YES,INSTANCE_NAME=RAM " "Parameter \"lpm_hint\" = \"ENABLE_RUNTIME_MOD=YES,INSTANCE_NAME=RAM\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1739125689594 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1739125689594 ""}  } { { "RAM.vhd" "" { Text "C:/Users/Heverton Reis/Documents/PCID/RAM.vhd" 62 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1739125689594 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_g4v3.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_g4v3.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_g4v3 " "Found entity 1: altsyncram_g4v3" {  } { { "db/altsyncram_g4v3.tdf" "" { Text "C:/Users/Heverton Reis/Documents/PCID/db/altsyncram_g4v3.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1739125689696 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1739125689696 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_g4v3 MEM_STAGE:inst4\|RAM:b2v_inst1\|altsyncram:altsyncram_component\|altsyncram_g4v3:auto_generated " "Elaborating entity \"altsyncram_g4v3\" for hierarchy \"MEM_STAGE:inst4\|RAM:b2v_inst1\|altsyncram:altsyncram_component\|altsyncram_g4v3:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1739125689701 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_eks2.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_eks2.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_eks2 " "Found entity 1: altsyncram_eks2" {  } { { "db/altsyncram_eks2.tdf" "" { Text "C:/Users/Heverton Reis/Documents/PCID/db/altsyncram_eks2.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1739125689806 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1739125689806 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_eks2 MEM_STAGE:inst4\|RAM:b2v_inst1\|altsyncram:altsyncram_component\|altsyncram_g4v3:auto_generated\|altsyncram_eks2:altsyncram1 " "Elaborating entity \"altsyncram_eks2\" for hierarchy \"MEM_STAGE:inst4\|RAM:b2v_inst1\|altsyncram:altsyncram_component\|altsyncram_g4v3:auto_generated\|altsyncram_eks2:altsyncram1\"" {  } { { "db/altsyncram_g4v3.tdf" "altsyncram1" { Text "C:/Users/Heverton Reis/Documents/PCID/db/altsyncram_g4v3.tdf" 37 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1739125689814 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_mod_ram_rom MEM_STAGE:inst4\|RAM:b2v_inst1\|altsyncram:altsyncram_component\|altsyncram_g4v3:auto_generated\|sld_mod_ram_rom:mgl_prim2 " "Elaborating entity \"sld_mod_ram_rom\" for hierarchy \"MEM_STAGE:inst4\|RAM:b2v_inst1\|altsyncram:altsyncram_component\|altsyncram_g4v3:auto_generated\|sld_mod_ram_rom:mgl_prim2\"" {  } { { "db/altsyncram_g4v3.tdf" "mgl_prim2" { Text "C:/Users/Heverton Reis/Documents/PCID/db/altsyncram_g4v3.tdf" 38 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1739125689934 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "MEM_STAGE:inst4\|RAM:b2v_inst1\|altsyncram:altsyncram_component\|altsyncram_g4v3:auto_generated\|sld_mod_ram_rom:mgl_prim2 " "Elaborated megafunction instantiation \"MEM_STAGE:inst4\|RAM:b2v_inst1\|altsyncram:altsyncram_component\|altsyncram_g4v3:auto_generated\|sld_mod_ram_rom:mgl_prim2\"" {  } { { "db/altsyncram_g4v3.tdf" "" { Text "C:/Users/Heverton Reis/Documents/PCID/db/altsyncram_g4v3.tdf" 38 2 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1739125689935 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "MEM_STAGE:inst4\|RAM:b2v_inst1\|altsyncram:altsyncram_component\|altsyncram_g4v3:auto_generated\|sld_mod_ram_rom:mgl_prim2 " "Instantiated megafunction \"MEM_STAGE:inst4\|RAM:b2v_inst1\|altsyncram:altsyncram_component\|altsyncram_g4v3:auto_generated\|sld_mod_ram_rom:mgl_prim2\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "CVALUE 00000000000000000000000000000000 " "Parameter \"CVALUE\" = \"00000000000000000000000000000000\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1739125689936 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "IS_DATA_IN_RAM 1 " "Parameter \"IS_DATA_IN_RAM\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1739125689936 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "IS_READABLE 1 " "Parameter \"IS_READABLE\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1739125689936 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NODE_NAME 1380011264 " "Parameter \"NODE_NAME\" = \"1380011264\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1739125689936 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS 256 " "Parameter \"NUMWORDS\" = \"256\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1739125689936 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "SHIFT_COUNT_BITS 6 " "Parameter \"SHIFT_COUNT_BITS\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1739125689936 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_WORD 32 " "Parameter \"WIDTH_WORD\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1739125689936 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD 8 " "Parameter \"WIDTHAD\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1739125689936 ""}  } { { "db/altsyncram_g4v3.tdf" "" { Text "C:/Users/Heverton Reis/Documents/PCID/db/altsyncram_g4v3.tdf" 38 2 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1739125689936 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ExtractMSB MEM_STAGE:inst4\|ExtractMSB:b2v_inst2 " "Elaborating entity \"ExtractMSB\" for hierarchy \"MEM_STAGE:inst4\|ExtractMSB:b2v_inst2\"" {  } { { "mem_stage.v" "b2v_inst2" { Text "C:/Users/Heverton Reis/Documents/PCID/mem_stage.v" 85 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1739125690000 ""}
{ "Info" "ISCI_START_SUPER_FABRIC_GEN" "alt_sld_fab " "Starting IP generation for the debug fabric: alt_sld_fab." {  } {  } 0 11170 "Starting IP generation for the debug fabric: %1!s!." 0 0 "Analysis & Synthesis" 0 -1 1739125690558 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "2025.02.09.16:28:16 Progress: Loading sld8469f618/alt_sld_fab_wrapper_hw.tcl " "2025.02.09.16:28:16 Progress: Loading sld8469f618/alt_sld_fab_wrapper_hw.tcl" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1739125696809 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab.alt_sld_fab: SLD fabric agents which did not specify prefer_host were connected to JTAG " "Alt_sld_fab.alt_sld_fab: SLD fabric agents which did not specify prefer_host were connected to JTAG" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1739125704492 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: Generating alt_sld_fab \"alt_sld_fab\" for QUARTUS_SYNTH " "Alt_sld_fab: Generating alt_sld_fab \"alt_sld_fab\" for QUARTUS_SYNTH" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1739125704690 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: \"alt_sld_fab\" instantiated alt_sld_fab \"alt_sld_fab\" " "Alt_sld_fab: \"alt_sld_fab\" instantiated alt_sld_fab \"alt_sld_fab\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1739125716864 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Presplit: \"alt_sld_fab\" instantiated altera_super_splitter \"presplit\" " "Presplit: \"alt_sld_fab\" instantiated altera_super_splitter \"presplit\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1739125717007 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Splitter: \"alt_sld_fab\" instantiated altera_sld_splitter \"splitter\" " "Splitter: \"alt_sld_fab\" instantiated altera_sld_splitter \"splitter\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1739125717152 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Sldfabric: \"alt_sld_fab\" instantiated altera_sld_jtag_hub \"sldfabric\" " "Sldfabric: \"alt_sld_fab\" instantiated altera_sld_jtag_hub \"sldfabric\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1739125717312 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Ident: \"alt_sld_fab\" instantiated altera_connection_identification_hub \"ident\" " "Ident: \"alt_sld_fab\" instantiated altera_connection_identification_hub \"ident\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1739125717326 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: Done \"alt_sld_fab\" with 6 modules, 6 files " "Alt_sld_fab: Done \"alt_sld_fab\" with 6 modules, 6 files" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1739125717328 ""}
{ "Info" "ISCI_END_SUPER_FABRIC_GEN" "alt_sld_fab " "Finished IP generation for the debug fabric: alt_sld_fab." {  } {  } 0 11171 "Finished IP generation for the debug fabric: %1!s!." 0 0 "Analysis & Synthesis" 0 -1 1739125718055 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld8469f618/alt_sld_fab.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld8469f618/alt_sld_fab.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab " "Found entity 1: alt_sld_fab" {  } { { "db/ip/sld8469f618/alt_sld_fab.v" "" { Text "C:/Users/Heverton Reis/Documents/PCID/db/ip/sld8469f618/alt_sld_fab.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1739125718372 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1739125718372 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld8469f618/submodules/alt_sld_fab_alt_sld_fab.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld8469f618/submodules/alt_sld_fab_alt_sld_fab.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab " "Found entity 1: alt_sld_fab_alt_sld_fab" {  } { { "db/ip/sld8469f618/submodules/alt_sld_fab_alt_sld_fab.v" "" { Text "C:/Users/Heverton Reis/Documents/PCID/db/ip/sld8469f618/submodules/alt_sld_fab_alt_sld_fab.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1739125718492 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1739125718492 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld8469f618/submodules/alt_sld_fab_alt_sld_fab_ident.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld8469f618/submodules/alt_sld_fab_alt_sld_fab_ident.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_ident " "Found entity 1: alt_sld_fab_alt_sld_fab_ident" {  } { { "db/ip/sld8469f618/submodules/alt_sld_fab_alt_sld_fab_ident.sv" "" { Text "C:/Users/Heverton Reis/Documents/PCID/db/ip/sld8469f618/submodules/alt_sld_fab_alt_sld_fab_ident.sv" 33 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1739125718505 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1739125718505 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld8469f618/submodules/alt_sld_fab_alt_sld_fab_presplit.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld8469f618/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_presplit " "Found entity 1: alt_sld_fab_alt_sld_fab_presplit" {  } { { "db/ip/sld8469f618/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" "" { Text "C:/Users/Heverton Reis/Documents/PCID/db/ip/sld8469f618/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1739125718602 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1739125718602 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld8469f618/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd 2 1 " "Found 2 design units, including 1 entities, in source file db/ip/sld8469f618/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alt_sld_fab_alt_sld_fab_sldfabric-rtl " "Found design unit 1: alt_sld_fab_alt_sld_fab_sldfabric-rtl" {  } { { "db/ip/sld8469f618/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" "" { Text "C:/Users/Heverton Reis/Documents/PCID/db/ip/sld8469f618/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" 142 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1739125718721 ""} { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_sldfabric " "Found entity 1: alt_sld_fab_alt_sld_fab_sldfabric" {  } { { "db/ip/sld8469f618/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" "" { Text "C:/Users/Heverton Reis/Documents/PCID/db/ip/sld8469f618/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1739125718721 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1739125718721 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld8469f618/submodules/alt_sld_fab_alt_sld_fab_splitter.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld8469f618/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_splitter " "Found entity 1: alt_sld_fab_alt_sld_fab_splitter" {  } { { "db/ip/sld8469f618/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" "" { Text "C:/Users/Heverton Reis/Documents/PCID/db/ip/sld8469f618/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1739125718825 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1739125718825 ""}
{ "Info" "ILPMS_INFERENCING_SUMMARY" "2 " "Inferred 2 megafunctions from design logic" { { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "EX_STAGE:inst3\|ALU32Bits:b2v_inst\|Div0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"EX_STAGE:inst3\|ALU32Bits:b2v_inst\|Div0\"" {  } { { "EX_STAGE/ALU32Bits.v" "Div0" { Text "C:/Users/Heverton Reis/Documents/PCID/EX_STAGE/ALU32Bits.v" 127 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1739125723498 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "EX_STAGE:inst3\|ALU32Bits:b2v_inst\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"EX_STAGE:inst3\|ALU32Bits:b2v_inst\|Mult0\"" {  } { { "EX_STAGE/ALU32Bits.v" "Mult0" { Text "C:/Users/Heverton Reis/Documents/PCID/EX_STAGE/ALU32Bits.v" 108 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1739125723498 ""}  } {  } 0 278001 "Inferred %1!llu! megafunctions from design logic" 0 0 "Analysis & Synthesis" 0 -1 1739125723498 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "EX_STAGE:inst3\|ALU32Bits:b2v_inst\|lpm_divide:Div0 " "Elaborated megafunction instantiation \"EX_STAGE:inst3\|ALU32Bits:b2v_inst\|lpm_divide:Div0\"" {  } { { "EX_STAGE/ALU32Bits.v" "" { Text "C:/Users/Heverton Reis/Documents/PCID/EX_STAGE/ALU32Bits.v" 127 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1739125724396 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "EX_STAGE:inst3\|ALU32Bits:b2v_inst\|lpm_divide:Div0 " "Instantiated megafunction \"EX_STAGE:inst3\|ALU32Bits:b2v_inst\|lpm_divide:Div0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 32 " "Parameter \"LPM_WIDTHN\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1739125724396 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 32 " "Parameter \"LPM_WIDTHD\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1739125724396 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION SIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1739125724396 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION SIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1739125724396 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_HINT LPM_REMAINDERPOSITIVE=FALSE " "Parameter \"LPM_HINT\" = \"LPM_REMAINDERPOSITIVE=FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1739125724396 ""}  } { { "EX_STAGE/ALU32Bits.v" "" { Text "C:/Users/Heverton Reis/Documents/PCID/EX_STAGE/ALU32Bits.v" 127 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1739125724396 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_92p.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_92p.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_92p " "Found entity 1: lpm_divide_92p" {  } { { "db/lpm_divide_92p.tdf" "" { Text "C:/Users/Heverton Reis/Documents/PCID/db/lpm_divide_92p.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1739125724500 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1739125724500 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/abs_divider_4dg.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/abs_divider_4dg.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 abs_divider_4dg " "Found entity 1: abs_divider_4dg" {  } { { "db/abs_divider_4dg.tdf" "" { Text "C:/Users/Heverton Reis/Documents/PCID/db/abs_divider_4dg.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1739125724564 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1739125724564 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_6af.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_u_div_6af.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_6af " "Found entity 1: alt_u_div_6af" {  } { { "db/alt_u_div_6af.tdf" "" { Text "C:/Users/Heverton Reis/Documents/PCID/db/alt_u_div_6af.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1739125724713 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1739125724713 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_7pc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_7pc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_7pc " "Found entity 1: add_sub_7pc" {  } { { "db/add_sub_7pc.tdf" "" { Text "C:/Users/Heverton Reis/Documents/PCID/db/add_sub_7pc.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1739125725036 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1739125725036 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_8pc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_8pc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_8pc " "Found entity 1: add_sub_8pc" {  } { { "db/add_sub_8pc.tdf" "" { Text "C:/Users/Heverton Reis/Documents/PCID/db/add_sub_8pc.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1739125725157 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1739125725157 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_abs_i0a.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_abs_i0a.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_abs_i0a " "Found entity 1: lpm_abs_i0a" {  } { { "db/lpm_abs_i0a.tdf" "" { Text "C:/Users/Heverton Reis/Documents/PCID/db/lpm_abs_i0a.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1739125725225 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1739125725225 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "EX_STAGE:inst3\|ALU32Bits:b2v_inst\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"EX_STAGE:inst3\|ALU32Bits:b2v_inst\|lpm_mult:Mult0\"" {  } { { "EX_STAGE/ALU32Bits.v" "" { Text "C:/Users/Heverton Reis/Documents/PCID/EX_STAGE/ALU32Bits.v" 108 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1739125725536 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "EX_STAGE:inst3\|ALU32Bits:b2v_inst\|lpm_mult:Mult0 " "Instantiated megafunction \"EX_STAGE:inst3\|ALU32Bits:b2v_inst\|lpm_mult:Mult0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 32 " "Parameter \"LPM_WIDTHA\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1739125725536 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 32 " "Parameter \"LPM_WIDTHB\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1739125725536 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 64 " "Parameter \"LPM_WIDTHP\" = \"64\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1739125725536 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 64 " "Parameter \"LPM_WIDTHR\" = \"64\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1739125725536 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1739125725536 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION SIGNED " "Parameter \"LPM_REPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1739125725536 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT NO " "Parameter \"INPUT_A_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1739125725536 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT NO " "Parameter \"INPUT_B_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1739125725536 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 5 " "Parameter \"MAXIMIZE_SPEED\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1739125725536 ""}  } { { "EX_STAGE/ALU32Bits.v" "" { Text "C:/Users/Heverton Reis/Documents/PCID/EX_STAGE/ALU32Bits.v" 108 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1739125725536 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mult_46t.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mult_46t.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mult_46t " "Found entity 1: mult_46t" {  } { { "db/mult_46t.tdf" "" { Text "C:/Users/Heverton Reis/Documents/PCID/db/mult_46t.tdf" 30 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1739125725629 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1739125725629 ""}
{ "Info" "IMLS_MLS_IGNORED_SUMMARY" "310 " "Ignored 310 buffer(s)" { { "Info" "IMLS_MLS_IGNORED_CARRY_SUM" "62 " "Ignored 62 CARRY_SUM buffer(s)" {  } {  } 0 13016 "Ignored %1!d! CARRY_SUM buffer(s)" 0 0 "Design Software" 0 -1 1739125727082 ""} { "Info" "IMLS_MLS_IGNORED_SOFT" "248 " "Ignored 248 SOFT buffer(s)" {  } {  } 0 13019 "Ignored %1!d! SOFT buffer(s)" 0 0 "Design Software" 0 -1 1739125727082 ""}  } {  } 0 13014 "Ignored %1!d! buffer(s)" 0 0 "Analysis & Synthesis" 0 -1 1739125727082 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "EX_STAGE:inst3\|ALU32Bits:b2v_inst\|ALUResult\[0\] " "Latch EX_STAGE:inst3\|ALU32Bits:b2v_inst\|ALUResult\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ID_STAGE:inst1\|ID_EX_Register:b2v_inst5\|outALUOp\[3\] " "Ports D and ENA on the latch are fed by the same signal ID_STAGE:inst1\|ID_EX_Register:b2v_inst5\|outALUOp\[3\]" {  } { { "ID_STAGE/ID_EX_Register.v" "" { Text "C:/Users/Heverton Reis/Documents/PCID/ID_STAGE/ID_EX_Register.v" 37 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1739125727103 ""}  } { { "EX_STAGE/ALU32Bits.v" "" { Text "C:/Users/Heverton Reis/Documents/PCID/EX_STAGE/ALU32Bits.v" 44 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1739125727103 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "EX_STAGE:inst3\|ALU32Bits:b2v_inst\|ALUResult\[1\] " "Latch EX_STAGE:inst3\|ALU32Bits:b2v_inst\|ALUResult\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ID_STAGE:inst1\|ID_EX_Register:b2v_inst5\|outALUOp\[3\] " "Ports D and ENA on the latch are fed by the same signal ID_STAGE:inst1\|ID_EX_Register:b2v_inst5\|outALUOp\[3\]" {  } { { "ID_STAGE/ID_EX_Register.v" "" { Text "C:/Users/Heverton Reis/Documents/PCID/ID_STAGE/ID_EX_Register.v" 37 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1739125727104 ""}  } { { "EX_STAGE/ALU32Bits.v" "" { Text "C:/Users/Heverton Reis/Documents/PCID/EX_STAGE/ALU32Bits.v" 44 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1739125727104 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "EX_STAGE:inst3\|ALU32Bits:b2v_inst\|ALUResult\[2\] " "Latch EX_STAGE:inst3\|ALU32Bits:b2v_inst\|ALUResult\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ID_STAGE:inst1\|ID_EX_Register:b2v_inst5\|outALUOp\[3\] " "Ports D and ENA on the latch are fed by the same signal ID_STAGE:inst1\|ID_EX_Register:b2v_inst5\|outALUOp\[3\]" {  } { { "ID_STAGE/ID_EX_Register.v" "" { Text "C:/Users/Heverton Reis/Documents/PCID/ID_STAGE/ID_EX_Register.v" 37 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1739125727104 ""}  } { { "EX_STAGE/ALU32Bits.v" "" { Text "C:/Users/Heverton Reis/Documents/PCID/EX_STAGE/ALU32Bits.v" 44 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1739125727104 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "EX_STAGE:inst3\|ALU32Bits:b2v_inst\|ALUResult\[3\] " "Latch EX_STAGE:inst3\|ALU32Bits:b2v_inst\|ALUResult\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ID_STAGE:inst1\|ID_EX_Register:b2v_inst5\|outALUOp\[3\] " "Ports D and ENA on the latch are fed by the same signal ID_STAGE:inst1\|ID_EX_Register:b2v_inst5\|outALUOp\[3\]" {  } { { "ID_STAGE/ID_EX_Register.v" "" { Text "C:/Users/Heverton Reis/Documents/PCID/ID_STAGE/ID_EX_Register.v" 37 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1739125727104 ""}  } { { "EX_STAGE/ALU32Bits.v" "" { Text "C:/Users/Heverton Reis/Documents/PCID/EX_STAGE/ALU32Bits.v" 44 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1739125727104 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "EX_STAGE:inst3\|ALU32Bits:b2v_inst\|ALUResult\[4\] " "Latch EX_STAGE:inst3\|ALU32Bits:b2v_inst\|ALUResult\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ID_STAGE:inst1\|ID_EX_Register:b2v_inst5\|outALUOp\[3\] " "Ports D and ENA on the latch are fed by the same signal ID_STAGE:inst1\|ID_EX_Register:b2v_inst5\|outALUOp\[3\]" {  } { { "ID_STAGE/ID_EX_Register.v" "" { Text "C:/Users/Heverton Reis/Documents/PCID/ID_STAGE/ID_EX_Register.v" 37 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1739125727104 ""}  } { { "EX_STAGE/ALU32Bits.v" "" { Text "C:/Users/Heverton Reis/Documents/PCID/EX_STAGE/ALU32Bits.v" 44 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1739125727104 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "EX_STAGE:inst3\|ALU32Bits:b2v_inst\|ALUResult\[5\] " "Latch EX_STAGE:inst3\|ALU32Bits:b2v_inst\|ALUResult\[5\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ID_STAGE:inst1\|ID_EX_Register:b2v_inst5\|outALUOp\[3\] " "Ports D and ENA on the latch are fed by the same signal ID_STAGE:inst1\|ID_EX_Register:b2v_inst5\|outALUOp\[3\]" {  } { { "ID_STAGE/ID_EX_Register.v" "" { Text "C:/Users/Heverton Reis/Documents/PCID/ID_STAGE/ID_EX_Register.v" 37 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1739125727104 ""}  } { { "EX_STAGE/ALU32Bits.v" "" { Text "C:/Users/Heverton Reis/Documents/PCID/EX_STAGE/ALU32Bits.v" 44 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1739125727104 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "EX_STAGE:inst3\|ALU32Bits:b2v_inst\|ALUResult\[6\] " "Latch EX_STAGE:inst3\|ALU32Bits:b2v_inst\|ALUResult\[6\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ID_STAGE:inst1\|ID_EX_Register:b2v_inst5\|outALUOp\[3\] " "Ports D and ENA on the latch are fed by the same signal ID_STAGE:inst1\|ID_EX_Register:b2v_inst5\|outALUOp\[3\]" {  } { { "ID_STAGE/ID_EX_Register.v" "" { Text "C:/Users/Heverton Reis/Documents/PCID/ID_STAGE/ID_EX_Register.v" 37 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1739125727104 ""}  } { { "EX_STAGE/ALU32Bits.v" "" { Text "C:/Users/Heverton Reis/Documents/PCID/EX_STAGE/ALU32Bits.v" 44 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1739125727104 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "EX_STAGE:inst3\|ALU32Bits:b2v_inst\|ALUResult\[7\] " "Latch EX_STAGE:inst3\|ALU32Bits:b2v_inst\|ALUResult\[7\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ID_STAGE:inst1\|ID_EX_Register:b2v_inst5\|outALUOp\[3\] " "Ports D and ENA on the latch are fed by the same signal ID_STAGE:inst1\|ID_EX_Register:b2v_inst5\|outALUOp\[3\]" {  } { { "ID_STAGE/ID_EX_Register.v" "" { Text "C:/Users/Heverton Reis/Documents/PCID/ID_STAGE/ID_EX_Register.v" 37 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1739125727104 ""}  } { { "EX_STAGE/ALU32Bits.v" "" { Text "C:/Users/Heverton Reis/Documents/PCID/EX_STAGE/ALU32Bits.v" 44 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1739125727104 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "EX_STAGE:inst3\|ALU32Bits:b2v_inst\|ALUResult\[8\] " "Latch EX_STAGE:inst3\|ALU32Bits:b2v_inst\|ALUResult\[8\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ID_STAGE:inst1\|ID_EX_Register:b2v_inst5\|outALUOp\[3\] " "Ports D and ENA on the latch are fed by the same signal ID_STAGE:inst1\|ID_EX_Register:b2v_inst5\|outALUOp\[3\]" {  } { { "ID_STAGE/ID_EX_Register.v" "" { Text "C:/Users/Heverton Reis/Documents/PCID/ID_STAGE/ID_EX_Register.v" 37 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1739125727104 ""}  } { { "EX_STAGE/ALU32Bits.v" "" { Text "C:/Users/Heverton Reis/Documents/PCID/EX_STAGE/ALU32Bits.v" 44 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1739125727104 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "EX_STAGE:inst3\|ALU32Bits:b2v_inst\|ALUResult\[9\] " "Latch EX_STAGE:inst3\|ALU32Bits:b2v_inst\|ALUResult\[9\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ID_STAGE:inst1\|ID_EX_Register:b2v_inst5\|outALUOp\[3\] " "Ports D and ENA on the latch are fed by the same signal ID_STAGE:inst1\|ID_EX_Register:b2v_inst5\|outALUOp\[3\]" {  } { { "ID_STAGE/ID_EX_Register.v" "" { Text "C:/Users/Heverton Reis/Documents/PCID/ID_STAGE/ID_EX_Register.v" 37 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1739125727104 ""}  } { { "EX_STAGE/ALU32Bits.v" "" { Text "C:/Users/Heverton Reis/Documents/PCID/EX_STAGE/ALU32Bits.v" 44 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1739125727104 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "EX_STAGE:inst3\|ALU32Bits:b2v_inst\|ALUResult\[10\] " "Latch EX_STAGE:inst3\|ALU32Bits:b2v_inst\|ALUResult\[10\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ID_STAGE:inst1\|ID_EX_Register:b2v_inst5\|outALUOp\[4\] " "Ports D and ENA on the latch are fed by the same signal ID_STAGE:inst1\|ID_EX_Register:b2v_inst5\|outALUOp\[4\]" {  } { { "ID_STAGE/ID_EX_Register.v" "" { Text "C:/Users/Heverton Reis/Documents/PCID/ID_STAGE/ID_EX_Register.v" 37 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1739125727104 ""}  } { { "EX_STAGE/ALU32Bits.v" "" { Text "C:/Users/Heverton Reis/Documents/PCID/EX_STAGE/ALU32Bits.v" 44 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1739125727104 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "EX_STAGE:inst3\|ALU32Bits:b2v_inst\|ALUResult\[11\] " "Latch EX_STAGE:inst3\|ALU32Bits:b2v_inst\|ALUResult\[11\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ID_STAGE:inst1\|ID_EX_Register:b2v_inst5\|outALUOp\[4\] " "Ports D and ENA on the latch are fed by the same signal ID_STAGE:inst1\|ID_EX_Register:b2v_inst5\|outALUOp\[4\]" {  } { { "ID_STAGE/ID_EX_Register.v" "" { Text "C:/Users/Heverton Reis/Documents/PCID/ID_STAGE/ID_EX_Register.v" 37 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1739125727105 ""}  } { { "EX_STAGE/ALU32Bits.v" "" { Text "C:/Users/Heverton Reis/Documents/PCID/EX_STAGE/ALU32Bits.v" 44 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1739125727105 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "EX_STAGE:inst3\|ALU32Bits:b2v_inst\|ALUResult\[12\] " "Latch EX_STAGE:inst3\|ALU32Bits:b2v_inst\|ALUResult\[12\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ID_STAGE:inst1\|ID_EX_Register:b2v_inst5\|outALUOp\[4\] " "Ports D and ENA on the latch are fed by the same signal ID_STAGE:inst1\|ID_EX_Register:b2v_inst5\|outALUOp\[4\]" {  } { { "ID_STAGE/ID_EX_Register.v" "" { Text "C:/Users/Heverton Reis/Documents/PCID/ID_STAGE/ID_EX_Register.v" 37 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1739125727105 ""}  } { { "EX_STAGE/ALU32Bits.v" "" { Text "C:/Users/Heverton Reis/Documents/PCID/EX_STAGE/ALU32Bits.v" 44 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1739125727105 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "EX_STAGE:inst3\|ALU32Bits:b2v_inst\|ALUResult\[13\] " "Latch EX_STAGE:inst3\|ALU32Bits:b2v_inst\|ALUResult\[13\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ID_STAGE:inst1\|ID_EX_Register:b2v_inst5\|outALUOp\[4\] " "Ports D and ENA on the latch are fed by the same signal ID_STAGE:inst1\|ID_EX_Register:b2v_inst5\|outALUOp\[4\]" {  } { { "ID_STAGE/ID_EX_Register.v" "" { Text "C:/Users/Heverton Reis/Documents/PCID/ID_STAGE/ID_EX_Register.v" 37 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1739125727105 ""}  } { { "EX_STAGE/ALU32Bits.v" "" { Text "C:/Users/Heverton Reis/Documents/PCID/EX_STAGE/ALU32Bits.v" 44 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1739125727105 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "EX_STAGE:inst3\|ALU32Bits:b2v_inst\|ALUResult\[14\] " "Latch EX_STAGE:inst3\|ALU32Bits:b2v_inst\|ALUResult\[14\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ID_STAGE:inst1\|ID_EX_Register:b2v_inst5\|outALUOp\[4\] " "Ports D and ENA on the latch are fed by the same signal ID_STAGE:inst1\|ID_EX_Register:b2v_inst5\|outALUOp\[4\]" {  } { { "ID_STAGE/ID_EX_Register.v" "" { Text "C:/Users/Heverton Reis/Documents/PCID/ID_STAGE/ID_EX_Register.v" 37 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1739125727105 ""}  } { { "EX_STAGE/ALU32Bits.v" "" { Text "C:/Users/Heverton Reis/Documents/PCID/EX_STAGE/ALU32Bits.v" 44 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1739125727105 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "EX_STAGE:inst3\|ALU32Bits:b2v_inst\|ALUResult\[15\] " "Latch EX_STAGE:inst3\|ALU32Bits:b2v_inst\|ALUResult\[15\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ID_STAGE:inst1\|ID_EX_Register:b2v_inst5\|outALUOp\[4\] " "Ports D and ENA on the latch are fed by the same signal ID_STAGE:inst1\|ID_EX_Register:b2v_inst5\|outALUOp\[4\]" {  } { { "ID_STAGE/ID_EX_Register.v" "" { Text "C:/Users/Heverton Reis/Documents/PCID/ID_STAGE/ID_EX_Register.v" 37 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1739125727105 ""}  } { { "EX_STAGE/ALU32Bits.v" "" { Text "C:/Users/Heverton Reis/Documents/PCID/EX_STAGE/ALU32Bits.v" 44 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1739125727105 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "EX_STAGE:inst3\|ALU32Bits:b2v_inst\|ALUResult\[16\] " "Latch EX_STAGE:inst3\|ALU32Bits:b2v_inst\|ALUResult\[16\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ID_STAGE:inst1\|ID_EX_Register:b2v_inst5\|outALUOp\[4\] " "Ports D and ENA on the latch are fed by the same signal ID_STAGE:inst1\|ID_EX_Register:b2v_inst5\|outALUOp\[4\]" {  } { { "ID_STAGE/ID_EX_Register.v" "" { Text "C:/Users/Heverton Reis/Documents/PCID/ID_STAGE/ID_EX_Register.v" 37 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1739125727105 ""}  } { { "EX_STAGE/ALU32Bits.v" "" { Text "C:/Users/Heverton Reis/Documents/PCID/EX_STAGE/ALU32Bits.v" 44 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1739125727105 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "EX_STAGE:inst3\|ALU32Bits:b2v_inst\|ALUResult\[17\] " "Latch EX_STAGE:inst3\|ALU32Bits:b2v_inst\|ALUResult\[17\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ID_STAGE:inst1\|ID_EX_Register:b2v_inst5\|outALUOp\[4\] " "Ports D and ENA on the latch are fed by the same signal ID_STAGE:inst1\|ID_EX_Register:b2v_inst5\|outALUOp\[4\]" {  } { { "ID_STAGE/ID_EX_Register.v" "" { Text "C:/Users/Heverton Reis/Documents/PCID/ID_STAGE/ID_EX_Register.v" 37 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1739125727105 ""}  } { { "EX_STAGE/ALU32Bits.v" "" { Text "C:/Users/Heverton Reis/Documents/PCID/EX_STAGE/ALU32Bits.v" 44 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1739125727105 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "EX_STAGE:inst3\|ALU32Bits:b2v_inst\|ALUResult\[18\] " "Latch EX_STAGE:inst3\|ALU32Bits:b2v_inst\|ALUResult\[18\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ID_STAGE:inst1\|ID_EX_Register:b2v_inst5\|outALUOp\[4\] " "Ports D and ENA on the latch are fed by the same signal ID_STAGE:inst1\|ID_EX_Register:b2v_inst5\|outALUOp\[4\]" {  } { { "ID_STAGE/ID_EX_Register.v" "" { Text "C:/Users/Heverton Reis/Documents/PCID/ID_STAGE/ID_EX_Register.v" 37 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1739125727105 ""}  } { { "EX_STAGE/ALU32Bits.v" "" { Text "C:/Users/Heverton Reis/Documents/PCID/EX_STAGE/ALU32Bits.v" 44 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1739125727105 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "EX_STAGE:inst3\|ALU32Bits:b2v_inst\|ALUResult\[19\] " "Latch EX_STAGE:inst3\|ALU32Bits:b2v_inst\|ALUResult\[19\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ID_STAGE:inst1\|ID_EX_Register:b2v_inst5\|outALUOp\[4\] " "Ports D and ENA on the latch are fed by the same signal ID_STAGE:inst1\|ID_EX_Register:b2v_inst5\|outALUOp\[4\]" {  } { { "ID_STAGE/ID_EX_Register.v" "" { Text "C:/Users/Heverton Reis/Documents/PCID/ID_STAGE/ID_EX_Register.v" 37 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1739125727105 ""}  } { { "EX_STAGE/ALU32Bits.v" "" { Text "C:/Users/Heverton Reis/Documents/PCID/EX_STAGE/ALU32Bits.v" 44 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1739125727105 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "EX_STAGE:inst3\|ALU32Bits:b2v_inst\|ALUResult\[20\] " "Latch EX_STAGE:inst3\|ALU32Bits:b2v_inst\|ALUResult\[20\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ID_STAGE:inst1\|ID_EX_Register:b2v_inst5\|outALUOp\[4\] " "Ports D and ENA on the latch are fed by the same signal ID_STAGE:inst1\|ID_EX_Register:b2v_inst5\|outALUOp\[4\]" {  } { { "ID_STAGE/ID_EX_Register.v" "" { Text "C:/Users/Heverton Reis/Documents/PCID/ID_STAGE/ID_EX_Register.v" 37 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1739125727105 ""}  } { { "EX_STAGE/ALU32Bits.v" "" { Text "C:/Users/Heverton Reis/Documents/PCID/EX_STAGE/ALU32Bits.v" 44 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1739125727105 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "EX_STAGE:inst3\|ALU32Bits:b2v_inst\|ALUResult\[21\] " "Latch EX_STAGE:inst3\|ALU32Bits:b2v_inst\|ALUResult\[21\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ID_STAGE:inst1\|ID_EX_Register:b2v_inst5\|outALUOp\[4\] " "Ports D and ENA on the latch are fed by the same signal ID_STAGE:inst1\|ID_EX_Register:b2v_inst5\|outALUOp\[4\]" {  } { { "ID_STAGE/ID_EX_Register.v" "" { Text "C:/Users/Heverton Reis/Documents/PCID/ID_STAGE/ID_EX_Register.v" 37 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1739125727106 ""}  } { { "EX_STAGE/ALU32Bits.v" "" { Text "C:/Users/Heverton Reis/Documents/PCID/EX_STAGE/ALU32Bits.v" 44 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1739125727106 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "EX_STAGE:inst3\|ALU32Bits:b2v_inst\|ALUResult\[22\] " "Latch EX_STAGE:inst3\|ALU32Bits:b2v_inst\|ALUResult\[22\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ID_STAGE:inst1\|ID_EX_Register:b2v_inst5\|outALUOp\[4\] " "Ports D and ENA on the latch are fed by the same signal ID_STAGE:inst1\|ID_EX_Register:b2v_inst5\|outALUOp\[4\]" {  } { { "ID_STAGE/ID_EX_Register.v" "" { Text "C:/Users/Heverton Reis/Documents/PCID/ID_STAGE/ID_EX_Register.v" 37 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1739125727106 ""}  } { { "EX_STAGE/ALU32Bits.v" "" { Text "C:/Users/Heverton Reis/Documents/PCID/EX_STAGE/ALU32Bits.v" 44 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1739125727106 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "EX_STAGE:inst3\|ALU32Bits:b2v_inst\|ALUResult\[23\] " "Latch EX_STAGE:inst3\|ALU32Bits:b2v_inst\|ALUResult\[23\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ID_STAGE:inst1\|ID_EX_Register:b2v_inst5\|outALUOp\[4\] " "Ports D and ENA on the latch are fed by the same signal ID_STAGE:inst1\|ID_EX_Register:b2v_inst5\|outALUOp\[4\]" {  } { { "ID_STAGE/ID_EX_Register.v" "" { Text "C:/Users/Heverton Reis/Documents/PCID/ID_STAGE/ID_EX_Register.v" 37 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1739125727106 ""}  } { { "EX_STAGE/ALU32Bits.v" "" { Text "C:/Users/Heverton Reis/Documents/PCID/EX_STAGE/ALU32Bits.v" 44 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1739125727106 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "EX_STAGE:inst3\|ALU32Bits:b2v_inst\|ALUResult\[24\] " "Latch EX_STAGE:inst3\|ALU32Bits:b2v_inst\|ALUResult\[24\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ID_STAGE:inst1\|ID_EX_Register:b2v_inst5\|outALUOp\[3\] " "Ports D and ENA on the latch are fed by the same signal ID_STAGE:inst1\|ID_EX_Register:b2v_inst5\|outALUOp\[3\]" {  } { { "ID_STAGE/ID_EX_Register.v" "" { Text "C:/Users/Heverton Reis/Documents/PCID/ID_STAGE/ID_EX_Register.v" 37 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1739125727106 ""}  } { { "EX_STAGE/ALU32Bits.v" "" { Text "C:/Users/Heverton Reis/Documents/PCID/EX_STAGE/ALU32Bits.v" 44 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1739125727106 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "EX_STAGE:inst3\|ALU32Bits:b2v_inst\|ALUResult\[25\] " "Latch EX_STAGE:inst3\|ALU32Bits:b2v_inst\|ALUResult\[25\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ID_STAGE:inst1\|ID_EX_Register:b2v_inst5\|outALUOp\[3\] " "Ports D and ENA on the latch are fed by the same signal ID_STAGE:inst1\|ID_EX_Register:b2v_inst5\|outALUOp\[3\]" {  } { { "ID_STAGE/ID_EX_Register.v" "" { Text "C:/Users/Heverton Reis/Documents/PCID/ID_STAGE/ID_EX_Register.v" 37 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1739125727106 ""}  } { { "EX_STAGE/ALU32Bits.v" "" { Text "C:/Users/Heverton Reis/Documents/PCID/EX_STAGE/ALU32Bits.v" 44 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1739125727106 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "EX_STAGE:inst3\|ALU32Bits:b2v_inst\|ALUResult\[26\] " "Latch EX_STAGE:inst3\|ALU32Bits:b2v_inst\|ALUResult\[26\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ID_STAGE:inst1\|ID_EX_Register:b2v_inst5\|outALUOp\[3\] " "Ports D and ENA on the latch are fed by the same signal ID_STAGE:inst1\|ID_EX_Register:b2v_inst5\|outALUOp\[3\]" {  } { { "ID_STAGE/ID_EX_Register.v" "" { Text "C:/Users/Heverton Reis/Documents/PCID/ID_STAGE/ID_EX_Register.v" 37 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1739125727106 ""}  } { { "EX_STAGE/ALU32Bits.v" "" { Text "C:/Users/Heverton Reis/Documents/PCID/EX_STAGE/ALU32Bits.v" 44 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1739125727106 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "EX_STAGE:inst3\|ALU32Bits:b2v_inst\|ALUResult\[27\] " "Latch EX_STAGE:inst3\|ALU32Bits:b2v_inst\|ALUResult\[27\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ID_STAGE:inst1\|ID_EX_Register:b2v_inst5\|outALUOp\[3\] " "Ports D and ENA on the latch are fed by the same signal ID_STAGE:inst1\|ID_EX_Register:b2v_inst5\|outALUOp\[3\]" {  } { { "ID_STAGE/ID_EX_Register.v" "" { Text "C:/Users/Heverton Reis/Documents/PCID/ID_STAGE/ID_EX_Register.v" 37 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1739125727107 ""}  } { { "EX_STAGE/ALU32Bits.v" "" { Text "C:/Users/Heverton Reis/Documents/PCID/EX_STAGE/ALU32Bits.v" 44 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1739125727107 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "EX_STAGE:inst3\|ALU32Bits:b2v_inst\|ALUResult\[28\] " "Latch EX_STAGE:inst3\|ALU32Bits:b2v_inst\|ALUResult\[28\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ID_STAGE:inst1\|ID_EX_Register:b2v_inst5\|outALUOp\[3\] " "Ports D and ENA on the latch are fed by the same signal ID_STAGE:inst1\|ID_EX_Register:b2v_inst5\|outALUOp\[3\]" {  } { { "ID_STAGE/ID_EX_Register.v" "" { Text "C:/Users/Heverton Reis/Documents/PCID/ID_STAGE/ID_EX_Register.v" 37 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1739125727107 ""}  } { { "EX_STAGE/ALU32Bits.v" "" { Text "C:/Users/Heverton Reis/Documents/PCID/EX_STAGE/ALU32Bits.v" 44 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1739125727107 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "EX_STAGE:inst3\|ALU32Bits:b2v_inst\|ALUResult\[29\] " "Latch EX_STAGE:inst3\|ALU32Bits:b2v_inst\|ALUResult\[29\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ID_STAGE:inst1\|ID_EX_Register:b2v_inst5\|outALUOp\[3\] " "Ports D and ENA on the latch are fed by the same signal ID_STAGE:inst1\|ID_EX_Register:b2v_inst5\|outALUOp\[3\]" {  } { { "ID_STAGE/ID_EX_Register.v" "" { Text "C:/Users/Heverton Reis/Documents/PCID/ID_STAGE/ID_EX_Register.v" 37 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1739125727107 ""}  } { { "EX_STAGE/ALU32Bits.v" "" { Text "C:/Users/Heverton Reis/Documents/PCID/EX_STAGE/ALU32Bits.v" 44 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1739125727107 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "EX_STAGE:inst3\|ALU32Bits:b2v_inst\|ALUResult\[30\] " "Latch EX_STAGE:inst3\|ALU32Bits:b2v_inst\|ALUResult\[30\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ID_STAGE:inst1\|ID_EX_Register:b2v_inst5\|outALUOp\[4\] " "Ports D and ENA on the latch are fed by the same signal ID_STAGE:inst1\|ID_EX_Register:b2v_inst5\|outALUOp\[4\]" {  } { { "ID_STAGE/ID_EX_Register.v" "" { Text "C:/Users/Heverton Reis/Documents/PCID/ID_STAGE/ID_EX_Register.v" 37 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1739125727107 ""}  } { { "EX_STAGE/ALU32Bits.v" "" { Text "C:/Users/Heverton Reis/Documents/PCID/EX_STAGE/ALU32Bits.v" 44 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1739125727107 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "EX_STAGE:inst3\|ALU32Bits:b2v_inst\|ALUResult\[31\] " "Latch EX_STAGE:inst3\|ALU32Bits:b2v_inst\|ALUResult\[31\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ID_STAGE:inst1\|ID_EX_Register:b2v_inst5\|outALUOp\[4\] " "Ports D and ENA on the latch are fed by the same signal ID_STAGE:inst1\|ID_EX_Register:b2v_inst5\|outALUOp\[4\]" {  } { { "ID_STAGE/ID_EX_Register.v" "" { Text "C:/Users/Heverton Reis/Documents/PCID/ID_STAGE/ID_EX_Register.v" 37 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1739125727107 ""}  } { { "EX_STAGE/ALU32Bits.v" "" { Text "C:/Users/Heverton Reis/Documents/PCID/EX_STAGE/ALU32Bits.v" 44 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1739125727107 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING_ON_PARTITION" "Top " "Timing-Driven Synthesis is running on partition \"Top\"" {  } {  } 0 286031 "Timing-Driven Synthesis is running on partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1739125729903 ""}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "sld_jtag_hub.vhd" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/sld_jtag_hub.vhd" 386 -1 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "Analysis & Synthesis" 0 -1 1739125736368 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "Analysis & Synthesis" 0 -1 1739125736368 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING_ON_PARTITION" "sld_hub:auto_hub " "Timing-Driven Synthesis is running on partition \"sld_hub:auto_hub\"" {  } {  } 0 286031 "Timing-Driven Synthesis is running on partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1739125736595 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/Heverton Reis/Documents/PCID/output_files/ProcessadorPipeline.map.smsg " "Generated suppressed messages file C:/Users/Heverton Reis/Documents/PCID/output_files/ProcessadorPipeline.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1739125737494 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1739125739305 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1739125739305 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "5383 " "Implemented 5383 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "6 " "Implemented 6 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1739125740280 ""} { "Info" "ICUT_CUT_TM_OPINS" "1 " "Implemented 1 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1739125740280 ""} { "Info" "ICUT_CUT_TM_LCELLS" "5303 " "Implemented 5303 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1739125740280 ""} { "Info" "ICUT_CUT_TM_RAMS" "64 " "Implemented 64 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Design Software" 0 -1 1739125740280 ""} { "Info" "ICUT_CUT_TM_DSP_ELEM" "8 " "Implemented 8 DSP elements" {  } {  } 0 21062 "Implemented %1!d! DSP elements" 0 0 "Design Software" 0 -1 1739125740280 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1739125740280 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 84 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 84 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4924 " "Peak virtual memory: 4924 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1739125740323 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun Feb 09 15:29:00 2025 " "Processing ended: Sun Feb 09 15:29:00 2025" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1739125740323 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:01:10 " "Elapsed time: 00:01:10" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1739125740323 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:01:38 " "Total CPU time (on all processors): 00:01:38" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1739125740323 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1739125740323 ""}
