<module name="SMARTREFLEX_MPU" acronym="" XML_version="1.0" HW_revision="n/a" description="">
  <register id="SRCONFIG" acronym="SRCONFIG" offset="0x0" width="32" description="Configuration bits for the Sensor Core and the Digital Processing.">
    <bitfield id="ACCUMDATA" width="10" begin="31" end="22" resetval="0x080" description="Number of Values to Accumulate" range="" rwaccess="RW"/>
    <bitfield id="SRCLKLENGTH" width="10" begin="21" end="12" resetval="0x200" description="Determines frequency of SMARTREFLEX_CLK" range="" rwaccess="RW"/>
    <bitfield id="SRENABLE" width="1" begin="11" end="11" resetval="0" description="0: Synchronously resets MINMAXAVGACCUMVALID, MINMAXAVGVALID, ERRORGENERATORVALID, ACCUMDATA sensor, SMARTREFLEX_CLK counter, and MINMAXAVG bits. Also gates the clock for power savings and disables all the digital logic. 1: Enables the module" range="" rwaccess="RW"/>
    <bitfield id="SENENABLE" width="1" begin="10" end="10" resetval="1" description="0: All SVT sensors disabled 1: SVT sensors enabled per SenNEnable and SenPEnable" range="" rwaccess="RW"/>
    <bitfield id="ERRORGENERATORENABLE" width="1" begin="9" end="9" resetval="0" description="0: Error Generator Module disabled 1: Error Generator Module enabled" range="" rwaccess="RW"/>
    <bitfield id="MINMAXAVGENABLE" width="1" begin="8" end="8" resetval="0" description="0: Min/Max/Avg Detector Module disabled 1: Min/Max/Avg Detector Module enabled" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="3" begin="7" end="5" resetval="0x00" description="Reserved" range="" rwaccess="RW"/>
    <bitfield id="LVTSENENABLE" width="1" begin="4" end="4" resetval="0x1" description="LVT sensor enable control 0x0: All LVT sensors disabled 0x1: LVT Sensors enabled per LVTSENxENABLE (x=N/P)" range="" rwaccess="RW"/>
    <bitfield id="LVTSENNENABLE" width="1" begin="3" end="3" resetval="0x1" description="LVT SensorN enable control 0x0: Disables LVTSenN sensor 0x1: Enables LVTSenN sensor" range="" rwaccess="RW"/>
    <bitfield id="LVTSENPENABLE" width="1" begin="2" end="2" resetval="0x0" description="LVT SensorP enable control 0x0: Disables LVTSenP sensor 0x1: Enables LVTSenP sensor" range="" rwaccess="RW"/>
    <bitfield id="SENNENABLE" width="1" begin="1" end="1" resetval="1" description="0: Disable SenN sensor 1: Enable SenN sensor" range="" rwaccess="RW"/>
    <bitfield id="SENPENABLE" width="1" begin="0" end="0" resetval="0" description="0: Disable SenP sensor 1: Enable SenP sensor" range="" rwaccess="RW"/>
  </register>
  <register id="SRSTATUS" acronym="SRSTATUS" offset="0x4" width="32" description="Status bits that indicate that the values in the register are valid or events have occurred.">
    <bitfield id="RESERVED" width="28" begin="31" end="4" resetval="0x0000000" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="AVGERRVALID" width="1" begin="3" end="3" resetval="0" description="0: AVGERROR bits are not valid 1: AVGERROR bits are valid." range="" rwaccess="R"/>
    <bitfield id="MINMAXAVGVALID" width="1" begin="2" end="2" resetval="0" description="0:SENVAL, SENMIN, SENMAX, SENAVG registers are not valid 1: SeENVAL, SENMIN, SENMAX, SENAVG registers are valid, but not necessarily fully accumulated" range="" rwaccess="R"/>
    <bitfield id="ERRORGENERATORVALID" width="1" begin="1" end="1" resetval="0" description="0:SENERROR_REG register do not have valid data 1: SENERROR_REG registers have valid data." range="" rwaccess="R"/>
    <bitfield id="MINMAXAVGACCUMVALID" width="1" begin="0" end="0" resetval="0" description="0:SENVAL, SENMIN, SENMAX, SENAVG registers are not valid 1: SENVAL, SENMIN, SENMAX, SENAVG registers have valid, final data" range="" rwaccess="R"/>
  </register>
  <register id="SENVAL" acronym="SENVAL" offset="0x8" width="32" description="The current sensor values from the Sensor Core (SVT)">
    <bitfield id="SENPVAL" width="16" begin="31" end="16" resetval="0x0000" description="The latest value of the SenPVal from the SVT sensor core." range="" rwaccess="R"/>
    <bitfield id="SENNVAL" width="16" begin="15" end="0" resetval="0x0000" description="The latest value of the SenNVal from the SVT sensor core." range="" rwaccess="R"/>
  </register>
  <register id="SENMIN" acronym="SENMIN" offset="0xC" width="32" description="The minimum sensor values (SVT)">
    <bitfield id="SENPMIN" width="16" begin="31" end="16" resetval="0xFFFF" description="The minimum value of the SenPVal from the SVT sensor core since the last restat operation." range="" rwaccess="R"/>
    <bitfield id="SENNMIN" width="16" begin="15" end="0" resetval="0xFFFF" description="The minimum value of the SenNVal from the SVT sensor core since the last restat operation." range="" rwaccess="R"/>
  </register>
  <register id="SENMAX" acronym="SENMAX" offset="0x10" width="32" description="The maximum sensor values (SVT)">
    <bitfield id="SENPMAX" width="16" begin="31" end="16" resetval="0x0000" description="The maximum value of the SenPVal from the SVT sensor core since the last restat operation." range="" rwaccess="R"/>
    <bitfield id="SENNMAX" width="16" begin="15" end="0" resetval="0x0000" description="The maximum value of the SenNVal from the SVT sensor core since the last restat operation." range="" rwaccess="R"/>
  </register>
  <register id="SENAVG" acronym="SENAVG" offset="0x14" width="32" description="The average sensor values (SVT)">
    <bitfield id="SENPAVG" width="16" begin="31" end="16" resetval="0x0000" description="The running average of the SenPVal from the SVT sensor core since the last restat operation." range="" rwaccess="R"/>
    <bitfield id="SENNAVG" width="16" begin="15" end="0" resetval="0x0000" description="The running average of the SenNVal from the SVT sensor core since the last restat operation." range="" rwaccess="R"/>
  </register>
  <register id="AVGWEIGHT_REG" acronym="AVGWEIGHT_REG" offset="0x18" width="32" description="The weighting factor in the average computation.">
    <bitfield id="RESERVED" width="28" begin="31" end="4" resetval="0x0000000" description="Reserved bits." range="" rwaccess="R"/>
    <bitfield id="SENPAVGWEIGHT" width="2" begin="3" end="2" resetval="0x0" description="The weighting factor for the SenP averager." range="" rwaccess="RW"/>
    <bitfield id="SENNAVGWEIGHT" width="2" begin="1" end="0" resetval="0x0" description="The weighting factor for the SenN averager." range="" rwaccess="RW"/>
  </register>
  <register id="NVALUERECIPROCAL" acronym="NVALUERECIPROCAL" offset="0x1C" width="32" description="The reciprocal of the SenN and SenP values used in error generation (SVT)">
    <bitfield id="RESERVED" width="8" begin="31" end="24" resetval="0x00" description="Reserved bits." range="" rwaccess="R"/>
    <bitfield id="SENPGAIN" width="4" begin="23" end="20" resetval="0x0" description="The gain value for the SVT SenP reciprocal." range="" rwaccess="RW"/>
    <bitfield id="SENNGAIN" width="4" begin="19" end="16" resetval="0x0" description="The gain value for the SVT SenN reciprocal." range="" rwaccess="RW"/>
    <bitfield id="SENPRN" width="8" begin="15" end="8" resetval="0x00" description="The scale value for the SVT SenP reciprocal." range="" rwaccess="RW"/>
    <bitfield id="SENNRN" width="8" begin="7" end="0" resetval="0x00" description="The scale value for the SVT SenN reciprocal." range="" rwaccess="RW"/>
  </register>
  <register id="IRQSTATUS_RAW" acronym="IRQSTATUS_RAW" offset="0x24" width="32" description="MPU raw interrup status and set.">
    <bitfield id="RESERVED" width="28" begin="31" end="4" resetval="0x0000000" description="Reserved bits." range="" rwaccess="R"/>
    <bitfield id="MCUACCUMINTSTATRAW" width="1" begin="3" end="3" resetval="0" description="0: Accum interrupt status is unchanged 1: Accum interrupt status is set" range="" rwaccess="RW"/>
    <bitfield id="MCUVALIDINTSTATRAW" width="1" begin="2" end="2" resetval="0" description="0: Valid interrupt status is unchanged 1: Valid interrupt status is set" range="" rwaccess="RW"/>
    <bitfield id="MCUBOUNDSINTSTATRAW" width="1" begin="1" end="1" resetval="0" description="0: Bounds interrupt status is unchanged 1: Bounds interrupt status is set" range="" rwaccess="RW"/>
    <bitfield id="MCUDISABLEACKINTSTATRAW" width="1" begin="0" end="0" resetval="0" description="0: MPU Disable acknowledge status is unchanged 1: MPU Disable acknowledge status is set" range="" rwaccess="RW"/>
  </register>
  <register id="IRQSTATUS" acronym="IRQSTATUS" offset="0x28" width="32" description="MPU masked interrupt status and clear.">
    <bitfield id="RESERVED" width="28" begin="31" end="4" resetval="0x0000000" description="Reserved bits." range="" rwaccess="R"/>
    <bitfield id="MCUACCUMINTSTATENA" width="1" begin="3" end="3" resetval="0" description="Read 0: Accum interrupt status is unchanged Read 1: Accum interrupt status is set Write 0: Accum interrupt status is unchanged Write 1: Accum interrupt status is cleared" range="" rwaccess="RW"/>
    <bitfield id="MCUVALIDINTSTATENA" width="1" begin="2" end="2" resetval="0" description="Read 0: Valid interrupt status is unchanged Read 1: Valid interrupt status is set Write 0: Valid interrupt status is unchanged Write 1: Valid interrupt status is cleared" range="" rwaccess="RW"/>
    <bitfield id="MCUBOUNDSINTSTATENA" width="1" begin="1" end="1" resetval="0" description="Read 0: Bounds interrupt status is unchanged Read 1: Bounds interrupt status is set Write 0: Bounds interrupt status is unchanged Write 1: Bounds interrupt status is cleared" range="" rwaccess="RW"/>
    <bitfield id="MCUDISABLEACKINTSTATENA" width="1" begin="0" end="0" resetval="0" description="Read 0: MPUDisable acknowledge status is unchanged Read 1: MPUDisable acknowledge status is set Write 0: MPUDisable acknowledge status is unchanged Write 1: MPUDisable acknowledge status is cleared" range="" rwaccess="RW"/>
  </register>
  <register id="IRQENABLE_SET" acronym="IRQENABLE_SET" offset="0x2C" width="32" description="MPU interrupt enable flag and set.">
    <bitfield id="RESERVED" width="28" begin="31" end="4" resetval="0x0000000" description="Reserved bits." range="" rwaccess="R"/>
    <bitfield id="MCUACCUMINTENASET" width="1" begin="3" end="3" resetval="0" description="Read mode: 0: Accum interrupt generation is disabled/masked, 1: Accum interrupt generation is enabled; Write mode: 0: No change to Accum interrupt enable, 1: Enable Accum interrupt generation." range="" rwaccess="RW"/>
    <bitfield id="MCUVALIDINTENASET" width="1" begin="2" end="2" resetval="0" description="Read mode: 0: Valid interrupt generation is disabled/masked, 1: Valid interrupt generation is enabled; Write mode: 0: No change to Valid interrupt enable, 1: Enable Valid interrupt generation." range="" rwaccess="RW"/>
    <bitfield id="MCUBOUNDSINTENASET" width="1" begin="1" end="1" resetval="0" description="Read mode: 0: Bounds interrupt generation is disabled/masked, 1: Bounds interrupt generation is enabled; Write mode: 0: No change to Bounds interrupt enable, 1: Enable Bounds interrupt generation." range="" rwaccess="RW"/>
    <bitfield id="MCUDISABLEACTINTENASET" width="1" begin="0" end="0" resetval="0" description="Read mode: 0: MPUDisableAck interrupt generation is disabled/masked, 1: MPUDisableAck interrupt generation is enabled; Write mode: 0: No change to MPUDisAck interrupt enable, 1: Enable MPUDisableAck interrupt generation." range="" rwaccess="RW"/>
  </register>
  <register id="IRQENABLE_CLR" acronym="IRQENABLE_CLR" offset="0x30" width="32" description="MPU interrup enable flag and clear.">
    <bitfield id="RESERVED" width="28" begin="31" end="4" resetval="0x0000000" description="Reserved bits." range="" rwaccess="R"/>
    <bitfield id="MCUACCUMINTENACLR" width="1" begin="3" end="3" resetval="0" description="Read mode: 0: Accum interrupt generation is disabled/masked, 1: Accum interrupt generation is enabled; Write mode: 0: No change to Accum interrupt enable, 1: Disable Accum interrupt generation." range="" rwaccess="RW"/>
    <bitfield id="MCUVALIDINTENACLR" width="1" begin="2" end="2" resetval="0" description="Read mode: 0: Valid interrupt generation is disabled/masked, 1: Valid interrupt generation is enabled; Write mode: 0: No change to Valid interrupt enable, 1: Disable Valid interrupt generation." range="" rwaccess="RW"/>
    <bitfield id="MCUBOUNDSINTENACLR" width="1" begin="1" end="1" resetval="0" description="Read mode: 0: Bounds interrupt generation is disabled/masked, 1: Bounds interrupt generation is enabled; Write mode: 0: No change to Bounds interrupt enable, 1: Disable Bounds interrupt generation." range="" rwaccess="RW"/>
    <bitfield id="MCUDISABLEACKINTENACLR" width="1" begin="0" end="0" resetval="0" description="Read mode: 0: MPUDisableAck interrupt generation is disabled/masked, 1: MPUDisableAck interrupt generation is enabled; Write mode: 0: No change to MPUDisAck interrupt enable, 1: Disable MPUDisableAck interrupt generation." range="" rwaccess="RW"/>
  </register>
  <register id="SENERROR_REG" acronym="SENERROR_REG" offset="0x34" width="32" description="The sensor error from the error generator.">
    <bitfield id="RESERVED" width="16" begin="31" end="16" resetval="0x0000" description="Reserved bits." range="" rwaccess="R"/>
    <bitfield id="AVGERROR" width="8" begin="15" end="8" resetval="0x00" description="The average sensor error." range="" rwaccess="R"/>
    <bitfield id="SENERROR" width="8" begin="7" end="0" resetval="0x00" description="The percentage of sensor error." range="" rwaccess="R"/>
  </register>
  <register id="ERRCONFIG" acronym="ERRCONFIG" offset="0x38" width="32" description="The sensor error configuration.">
    <bitfield id="RESERVED" width="5" begin="31" end="27" resetval="0x00" description="Reserved bits." range="" rwaccess="R"/>
    <bitfield id="WAKEUPENABLE" width="1" begin="26" end="26" resetval="0" description="Wakeup from MPU Interrupts enable." range="" rwaccess="RW"/>
    <bitfield id="IDLEMODE" width="2" begin="25" end="24" resetval="0x2" description="0b00: Force-Idle Mode, 0b01: No Idle Mode, 0b10: SmartIdle Mode #2, 0b11: Smart-Idle-Wkup mode" range="" rwaccess="RW"/>
    <bitfield id="VPBOUNDSINTSTATENA" width="1" begin="23" end="23" resetval="0" description="0: Bounds interrupt status is unchanged, 1: Bounds interrupt status is cleared." range="" rwaccess="RW"/>
    <bitfield id="VPBOUNDSINTENABLE" width="1" begin="22" end="22" resetval="0" description="0: Bounds interrupt disabled, 1: Bounds interrupt enabled." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="3" begin="21" end="19" resetval="0x0" description="Reserved bits." range="" rwaccess="R"/>
    <bitfield id="ERRWEIGHT" width="3" begin="18" end="16" resetval="0x0" description="The AvgSenError weight." range="" rwaccess="RW"/>
    <bitfield id="ERRMAXLIMIT" width="8" begin="15" end="8" resetval="0x7F" description="The upper limit of SenError for interrupt generation." range="" rwaccess="RW"/>
    <bitfield id="ERRMINLIMIT" width="8" begin="7" end="0" resetval="0x80" description="The lower limit of SenError for interrupt generation." range="" rwaccess="RW"/>
  </register>
  <register id="LVTSENVAL" acronym="LVTSENVAL" offset="0x3C" width="32" description="The current sensor values from the Sensor Core (LVT)">
    <bitfield id="LVTSENPVAL" width="16" begin="31" end="16" resetval="0x0000" description="The latest value of the SenPVal from the LVT sensor core." range="" rwaccess="R"/>
    <bitfield id="LVTSENNVAL" width="16" begin="15" end="0" resetval="0x0000" description="The latest value of the SenNVal from the LVT sensor core." range="" rwaccess="R"/>
  </register>
  <register id="LVTSENMIN" acronym="LVTSENMIN" offset="0x40" width="32" description="The minimum sensor values (LVT)">
    <bitfield id="LVTSENPMIN" width="16" begin="31" end="16" resetval="0xFFFF" description="The minimum value of the SenPVal from the LVT sensor core since the last restat operation." range="" rwaccess="R"/>
    <bitfield id="LVTSENNMIN" width="16" begin="15" end="0" resetval="0xFFFF" description="The minimum value of the SenNVal from the LVT sensor core since the last restat operation." range="" rwaccess="R"/>
  </register>
  <register id="LVTSENMAX" acronym="LVTSENMAX" offset="0x44" width="32" description="The maximum sensor values (LVT)">
    <bitfield id="LVTSENPMAX" width="16" begin="31" end="16" resetval="0x0000" description="The maximum value of the SenPVal from the LVT sensor core since the last restat operation." range="" rwaccess="R"/>
    <bitfield id="LVTSENNMAX" width="16" begin="15" end="0" resetval="0x0000" description="The maximum value of the SenNVal from the LVT sensor core since the last restat operation." range="" rwaccess="R"/>
  </register>
  <register id="LVTSENAVG" acronym="LVTSENAVG" offset="0x48" width="32" description="The average sensor values (LVT)">
    <bitfield id="LVTSENPAVG" width="16" begin="31" end="16" resetval="0x0000" description="The running average of the SenPVal from the LVT sensor core since the last restat operation." range="" rwaccess="R"/>
    <bitfield id="LVTSENNAVG" width="16" begin="15" end="0" resetval="0x0000" description="The running average of the SenNVal from the LVT sensor core since the last restat operation." range="" rwaccess="R"/>
  </register>
  <register id="LVTNVALUERECIPROCAL" acronym="LVTNVALUERECIPROCAL" offset="0x4C" width="32" description="The reciprocal of the SenN and SenP values used in error generation (LVT)">
    <bitfield id="RESERVED" width="8" begin="31" end="24" resetval="0x00" description="Reserved bits." range="" rwaccess="R"/>
    <bitfield id="SENPGAIN" width="4" begin="23" end="20" resetval="0x0" description="The gain value for the LVT SenP reciprocal." range="" rwaccess="RW"/>
    <bitfield id="SENNGAIN" width="4" begin="19" end="16" resetval="0x0" description="The gain value for the LVT SenN reciprocal." range="" rwaccess="RW"/>
    <bitfield id="SENPRN" width="8" begin="15" end="8" resetval="0x00" description="The scale value for the LVT SenP reciprocal." range="" rwaccess="RW"/>
    <bitfield id="SENNRN" width="8" begin="7" end="0" resetval="0x00" description="The scale value for the LVT SenN reciprocal." range="" rwaccess="RW"/>
  </register>
</module>
