# compile verilog/system verilog design source files
verilog xil_defaultlib  \
"../../../../basys3_exam.srcs/sources_1/new/clock_library.v" \
"../../../../basys3_exam.srcs/sources_1/new/controller.v" \
"../../../../basys3_exam.srcs/sources_1/new/exam02_sequential_logic.v" \
"../../../../basys3_exam.srcs/sim_1/new/tb_ultrasonic_cntr.v" \

# compile glbl module
verilog xil_defaultlib "glbl.v"

# Do not sort compile order
nosort
