@unpublished{milkymist,
	title = "Milkymist - eyecandy on a chip",
	author = "S. Bourdeauducq",
	note = "\texttt{http://www.milkymist.org} (Retrieved on 21/04/2010)"
}

@unpublished{milkdrop,
	title = "MilkDrop plug-in for {Winamp}",
	author = "Nullsoft",
	note = "\texttt{http://www.nullsoft.com/ free/milkdrop/} (Retrieved on 21/04/2010)"
}

@unpublished{wishbone,
	title = "{WISHBONE} {System-on-Chip} ({SoC}) Interconnection Architecture for Portable {IP} Cores",
	author = "Silicore Corporation and OpenCores.org",
	year = 2002,
	note = "\texttt{http://opencores.org/downloads/wbspec\_b3.pdf} (Retrieved on 21/04/2010)"
}

@unpublished{mico32,
	title = "{LatticeMico32}",
	author = "Lattice Semiconductor",
	note = "\texttt{http://www.latticesemi.com/products/ intellectualproperty/ipcores/mico32/index.cfm} (Retrieved on 21/04/2010)"
}

@unpublished{microblaze,
	title = "Microblaze Soft Processor Core",
	author = "Xilinx",
	note = "\texttt{http://www.xilinx.com/tools/microblaze.htm} (Retrieved on 21/04/2010)"
}

@unpublished{nios,
	title = "Nios {II} Processor: The World's Most Versatile Embedded Processor",
	author = "Altera",
	note = "\texttt{http://www.altera.com/products/ip/processors/nios2/ni2-index.html} (Retrieved on 21/04/2010)"
}

@unpublished{aemb,
	title = "{AEMB} 32-bit Microprocessor Core",
	author = "S. Tan",
	note = "\texttt{http://www.opencores.org/project,aemb} (Retrieved on 21/04/2010)"
}

@unpublished{grlib,
	title = "{SoC} Library",
	author = "Aeroflex Gaisler",
	note = "\texttt{http://www.gaisler.com} (Retrieved on 21/04/2010)"
}

@unpublished{opensparc,
	title = "{OpenSPARC}",
	author = "Sun Microsystems",
	note = "\texttt{http://www.opensparc.net} (Retrieved on 21/04/2010)"
}

@unpublished{simplyrisc,
	title = "Simply {RISC} {S1} Core",
	author = "Simply {RISC}",
	note = "\texttt{http://www.srisc.com/?s1} (Retrieved on 21/04/2010)"
}

@unpublished{openrisc,
	title = "{OpenRISC}",
	author = "Opencores",
	note = "\texttt{http://www.opencores.org/project,or1k} (Retrieved on 21/04/2010)"
}

@techreport{pagemode,
	title = "Indexing Memory Banks to Maximize Page Mode Hit Percentage and Minimize Memory Latency",
	author = "T. Rokicki",
	institution = "{HP} Laboratories Palo Alto",
	year = 2003,
	note = "\texttt{http://www.hpl.hp.com/techreports/96/HPL-96-95R1.html} (Retrieved on 21/04/2010)"
}

@article{memorywall,
	author = "Wm. A. Wulf and Sally A. McKee",
	title = "Hitting the memory wall: implications of the obvious",
	journal = "{SIGARCH} Comput. Archit. News",
	volume = "23",
	number = "1",
	year = "1995",
	issn = "0163-5964",
	pages = "20--24",
	publisher = "ACM",
	address = "New York, NY, USA",
}

@article{memvscpu,
	author = "D. Patterson and T. Anderson and N. Cardwell and R. Fromm and K. Keeton and C. Kozyrakis and R. Thomas and K. Yelick",
	title = "A Case for Intelligent {RAM}",
	journal = "{IEEE} Micro",
	volume = "17",
	issn = "0272-1732",
	year = "1997",
	pages = "34-44",
	publisher = "IEEE Computer Society",
	address = "Los Alamitos, CA, USA"
}

@unpublished{memmax,
	title = "{MemMax} Scheduler",
	author = "Sonics Inc.",
	note = "\texttt{http://www.sonicsinc.com/uploads/pdfs/ MMScheduler\_ds\_final02\_032109.pdf}  (Retrieved on 21/04/2010)"
}

@inproceedings{dramqos,
	author = "S. Heithecker and R. Ernst",
	title = "Traffic shaping for an {FPGA} based {SDRAM} controller with complex {QoS} requirements",
	booktitle = "DAC '05: Proceedings of the 42nd annual Design Automation Conference",
	year = "2005",
	isbn = "1-59593-058-2",
	pages = "575--578",
	location = "Anaheim, California, USA",
	publisher = "ACM",
	address = "New York, NY, USA",
}

@unpublished{fml,
	title = "{FastMemoryLink} ({FML}) bus specifications",
	author = "S. Bourdeauducq",
	year = 2009,
	note = "\texttt{http://www.milkymist.org/doc/fml.pdf} (Retrieved on 21/04/2010)"
}

@inproceedings{mibench,
	author = "M. R. Guthaus and J. S. Ringenberg and D. Ernst and T. M. Austin and T. Mudge and R. B. Brown",
	title = "{MiBench}: A free, commercially representative embedded benchmark suite",
	booktitle = "WWC '01: Proceedings of the Workload Characterization, 2001. WWC-4. 2001 IEEE International Workshop",
	year = "2001",
	isbn = "0-7803-7315-4",
	pages = "3--14",
	publisher = "IEEE Computer Society",
	address = "Washington, DC, USA",
}

@unpublished{csr,
	title = "Configuration and Status Register ({CSR}) bus specifications",
	author = "S. Bourdeauducq",
	year = 2009,
	note = "\texttt{http://www.milkymist.org/doc/csr.pdf} (Retrieved on 21/04/2010)"
}

@unpublished{grandvj,
	title = "{GrandVJ}",
	author = "Arkaos",
	note = "\texttt{http://www.arkaos.net} (Retrieved on 21/04/2010)"
}

@unpublished{resolume,
	title = "Resolume",
	author = "Edwin de Koning and Bart van der Ploeg",
	note = "\texttt{http://www.arkaos.net} (Retrieved on 21/04/2010)"
}
