#-----------------------------------------------------------
# Vivado v2019.2 (64-bit)
# SW Build 2708876 on Wed Nov  6 21:40:23 MST 2019
# IP Build 2700528 on Thu Nov  7 00:09:20 MST 2019
# Start of session at: Tue Oct 10 08:11:41 2023
# Process ID: 13728
# Current directory: C:/Users/ai770741/Documents/TP_Brost/tp2_p1/tp2_p1
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent13600 C:\Users\ai770741\Documents\TP_Brost\tp2_p1\tp2_p1\tp2_p1.xpr
# Log file: C:/Users/ai770741/Documents/TP_Brost/tp2_p1/tp2_p1/vivado.log
# Journal file: C:/Users/ai770741/Documents/TP_Brost/tp2_p1/tp2_p1\vivado.jou
#-----------------------------------------------------------
start_gui
open_project C:/Users/ai770741/Documents/TP_Brost/tp2_p1/tp2_p1/tp2_p1.xpr
CRITICAL WARNING: [Project 1-19] Could not find the file 'C:/Users/ai770741/Documents/TP_Brost/tp2_p1/video_vga_7511_zed/zed_board.xdc'.
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/ai770741/Documents/TP_Brost/tp2_p1/tp2_p1/hls/im_load'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2019.2/data/ip'.
open_project: Time (s): cpu = 00:00:20 ; elapsed = 00:00:08 . Memory (MB): peak = 785.879 ; gain = 150.633
update_compile_order -fileset sources_1
open_bd_design {C:/Users/ai770741/Documents/TP_Brost/tp2_p1/tp2_p1/tp2_p1.srcs/sources_1/bd/design_1/design_1.bd}
Adding component instance block -- xilinx.com:ip:clk_wiz:6.0 - clk_wiz_0
Adding component instance block -- xilinx.com:ip:xlconstant:1.1 - xlconstant_0
Adding component instance block -- xilinx.com:ip:xlslice:1.0 - xlslice_1
Adding component instance block -- xilinx.com:ip:xlconstant:1.1 - xlconstant_1
Adding component instance block -- xilinx.com:ip:v_tc:6.2 - v_tc_0
Adding component instance block -- xilinx.com:ip:v_axi4s_vid_out:4.0 - v_axi4s_vid_out_0
Adding component instance block -- xilinx.com:ip:xlconcat:2.1 - xlconcat_0
Adding component instance block -- xilinx.com:module_ref:i2c_sender_adv7511:1.0 - i2c_sender_adv7511_0
Adding component instance block -- xilinx.com:ip:xlconstant:1.1 - xlconstant_5
Adding component instance block -- xilinx.com:ip:blk_mem_gen:8.4 - blk_mem_gen_0
Adding component instance block -- xilinx.com:ip:xlconstant:1.1 - xlconstant_1
Adding component instance block -- xilinx.com:ip:xlconstant:1.1 - xlconstant_2
Adding component instance block -- xilinx.com:hls:im_load:1.1 - im_load_0
Successfully read diagram <design_1> from BD file <C:/Users/ai770741/Documents/TP_Brost/tp2_p1/tp2_p1/tp2_p1.srcs/sources_1/bd/design_1/design_1.bd>
open_bd_design: Time (s): cpu = 00:00:13 ; elapsed = 00:00:12 . Memory (MB): peak = 900.418 ; gain = 21.438
set_property location {110 231} [get_bd_ports btnl]
copy_bd_objs /  [get_bd_ports {btnl}]
connect_bd_net [get_bd_ports btnl1] [get_bd_pins im_load_0/mode_V]
open_bd_design {C:/Users/ai770741/Documents/TP_Brost/tp2_p1/tp2_p1/tp2_p1.srcs/sources_1/bd/design_1/design_1.bd}
delete_bd_objs [get_bd_nets btnl1_1]
startgroup
create_bd_cell -type ip -vlnv xilinx.com:ip:xlconcat:2.1 xlconcat_0
endgroup
set_property location {-24 -35} [get_bd_ports btnl]
set_property name SW1 [get_bd_ports btnl]
set_property name SW2 [get_bd_ports btnl1]
connect_bd_net [get_bd_ports SW1] [get_bd_pins xlconcat_0/In0]
connect_bd_net [get_bd_ports SW2] [get_bd_pins xlconcat_0/In1]
connect_bd_net [get_bd_pins xlconcat_0/dout] [get_bd_pins im_load_0/mode_V]
add_files -fileset constrs_1 -norecurse C:/Users/ai770741/Documents/TP_Brost/tp1_p2_cor/tp1_p2/zed_board.xdc
export_ip_user_files -of_objects  [get_files C:/Users/ai770741/Documents/TP_Brost/tp2_p1/video_vga_7511_zed/zed_board.xdc] -no_script -reset -force -quiet
remove_files  -fileset constrs_1 C:/Users/ai770741/Documents/TP_Brost/tp2_p1/video_vga_7511_zed/zed_board.xdc
save_bd_design
Wrote  : <C:\Users\ai770741\Documents\TP_Brost\tp2_p1\tp2_p1\tp2_p1.srcs\sources_1\bd\design_1\design_1.bd> 
Wrote  : <C:/Users/ai770741/Documents/TP_Brost/tp2_p1/tp2_p1/tp2_p1.srcs/sources_1/bd/design_1/ui/bd_1f5defd0.ui> 
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 8
WARNING: [BD 41-2180] Resetting the memory initialization file of </blk_mem_gen_0> to default.
WARNING: [BD 41-927] Following properties on pin /video_ctrl/adv_7511/i2c_sender_adv7511_0/clk have been updated from connected ip. They may not be synchronized with cell properties. You can set property on pin directly to confirm the value and resolve the warning.
	PHASE=0.0 
Wrote  : <C:\Users\ai770741\Documents\TP_Brost\tp2_p1\tp2_p1\tp2_p1.srcs\sources_1\bd\design_1\design_1.bd> 
VHDL Output written to : C:/Users/ai770741/Documents/TP_Brost/tp2_p1/tp2_p1/tp2_p1.srcs/sources_1/bd/design_1/synth/design_1.vhd
VHDL Output written to : C:/Users/ai770741/Documents/TP_Brost/tp2_p1/tp2_p1/tp2_p1.srcs/sources_1/bd/design_1/sim/design_1.vhd
VHDL Output written to : C:/Users/ai770741/Documents/TP_Brost/tp2_p1/tp2_p1/tp2_p1.srcs/sources_1/bd/design_1/hdl/design_1_wrapper.vhd
INFO: [BD 41-1029] Generation completed for the IP Integrator block clk_wiz_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block xlconstant_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block video_ctrl/xlslice_1 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block video_ctrl/v_tc_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block video_ctrl/xlconstant_1 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block video_ctrl/v_axi4s_vid_out_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block video_ctrl/adv_7511/i2c_sender_adv7511_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block video_ctrl/adv_7511/xlconcat_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block video_ctrl/adv_7511/xlconstant_5 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block blk_mem_gen_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block im_load_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block xlconstant_1 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block xlconstant_2 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block xlconcat_0 .
Exporting to file C:/Users/ai770741/Documents/TP_Brost/tp2_p1/tp2_p1/tp2_p1.srcs/sources_1/bd/design_1/hw_handoff/design_1.hwh
Generated Block Design Tcl file C:/Users/ai770741/Documents/TP_Brost/tp2_p1/tp2_p1/tp2_p1.srcs/sources_1/bd/design_1/hw_handoff/design_1_bd.tcl
Generated Hardware Definition File C:/Users/ai770741/Documents/TP_Brost/tp2_p1/tp2_p1/tp2_p1.srcs/sources_1/bd/design_1/synth/design_1.hwdef
[Tue Oct 10 08:21:34 2023] Launched synth_1...
Run output will be captured here: C:/Users/ai770741/Documents/TP_Brost/tp2_p1/tp2_p1/tp2_p1.runs/synth_1/runme.log
[Tue Oct 10 08:21:34 2023] Launched impl_1...
Run output will be captured here: C:/Users/ai770741/Documents/TP_Brost/tp2_p1/tp2_p1/tp2_p1.runs/impl_1/runme.log
open_hw_manager
connect_hw_server -allow_non_jtag
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
INFO: [Labtools 27-2222] Launching hw_server...
INFO: [Labtools 27-2221] Launch Output:

****** Xilinx hw_server v2019.2
  **** Build date : Nov  6 2019 at 22:12:23
    ** Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.


INFO: [Labtools 27-3415] Connecting to cs_server url TCP:localhost:3042
INFO: [Labtools 27-3417] Launching cs_server...
INFO: [Labtools 27-2221] Launch Output:


****** Xilinx cs_server v2019.2.0
  **** Build date : Nov 07 2019-06:28:22
    ** Copyright 2017-2019 Xilinx, Inc. All Rights Reserved.



connect_hw_server: Time (s): cpu = 00:00:01 ; elapsed = 00:00:31 . Memory (MB): peak = 1101.695 ; gain = 0.000
open_hw_target
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/210248B4A90F
open_hw_target: Time (s): cpu = 00:00:06 ; elapsed = 00:00:08 . Memory (MB): peak = 2349.352 ; gain = 1247.656
set_property PROGRAM.FILE {C:/Users/ai770741/Documents/TP_Brost/tp2_p1/tp2_p1/tp2_p1.runs/impl_1/design_1_wrapper.bit} [get_hw_devices xc7z020_1]
current_hw_device [get_hw_devices xc7z020_1]
refresh_hw_device -update_hw_probes false [lindex [get_hw_devices xc7z020_1] 0]
INFO: [Labtools 27-1435] Device xc7z020 (JTAG device index = 1) is not programmed (DONE status = 0).
set_property PROBES.FILE {} [get_hw_devices xc7z020_1]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7z020_1]
set_property PROGRAM.FILE {C:/Users/ai770741/Documents/TP_Brost/tp2_p1/tp2_p1/tp2_p1.runs/impl_1/design_1_wrapper.bit} [get_hw_devices xc7z020_1]
program_hw_devices [get_hw_devices xc7z020_1]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7z020_1] 0]
INFO: [Labtools 27-1434] Device xc7z020 (JTAG device index = 1) is programmed with a design that has no supported debug core(s) in it.
ERROR: [Labtoolstcl 44-513] HW Target shutdown. Closing target: localhost:3121/xilinx_tcf/Digilent/210248B4A90F
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/210248B4A90F
WARNING: [Labtoolstcl 44-129] No matching hw_ila_data was found.
INFO: [Labtools 27-1434] Device xc7z020 (JTAG device index = 1) is programmed with a design that has no supported debug core(s) in it.
WARNING: [Labtoolstcl 44-129] No matching hw_ila_data was found.
open_bd_design {C:/Users/ai770741/Documents/TP_Brost/tp2_p1/tp2_p1/tp2_p1.srcs/sources_1/bd/design_1/design_1.bd}
set_property  ip_repo_paths  {c:/Users/ai770741/Documents/TP_Brost/tp2_p1/tp2_p1/hls/im_load C:/Users/ai770741/Documents/TP_Brost/tp2_p1/tp2_p1/hls/incrust} [current_project]
update_ip_catalog
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/ai770741/Documents/TP_Brost/tp2_p1/tp2_p1/hls/im_load'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/ai770741/Documents/TP_Brost/tp2_p1/tp2_p1/hls/incrust'.
update_ip_catalog -rebuild
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/ai770741/Documents/TP_Brost/tp2_p1/tp2_p1/hls/im_load'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/ai770741/Documents/TP_Brost/tp2_p1/tp2_p1/hls/incrust'.
startgroup
create_bd_cell -type ip -vlnv xilinx.com:hls:incrust:1.1 incrust_0
endgroup
set_property location {5 955 -74} [get_bd_cells incrust_0]
delete_bd_objs [get_bd_intf_nets video_in_stream_1]
connect_bd_intf_net [get_bd_intf_pins im_load_0/m_axis_video] [get_bd_intf_pins incrust_0/s_axis_video]
connect_bd_net [get_bd_pins incrust_0/ap_start] [get_bd_pins xlconstant_1/dout]
WARNING: [BD 41-1306] The connection to interface pin /incrust_0/ap_start is being overridden by the user. This pin will not be connected as a part of interface connection ap_ctrl
connect_bd_net [get_bd_pins incrust_0/ap_rst_n] [get_bd_pins xlconstant_1/dout]
connect_bd_net [get_bd_pins incrust_0/ap_clk] [get_bd_pins clk_wiz_0/clk_100]
connect_bd_intf_net [get_bd_intf_pins incrust_0/m_axis_video] -boundary_type upper [get_bd_intf_pins video_ctrl/video_in_stream]
save_bd_design
Wrote  : <C:\Users\ai770741\Documents\TP_Brost\tp2_p1\tp2_p1\tp2_p1.srcs\sources_1\bd\design_1\design_1.bd> 
Wrote  : <C:/Users/ai770741/Documents/TP_Brost/tp2_p1/tp2_p1/tp2_p1.srcs/sources_1/bd/design_1/ui/bd_1f5defd0.ui> 
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory C:/Users/ai770741/Documents/TP_Brost/tp2_p1/tp2_p1/tp2_p1.runs/synth_1

launch_runs impl_1 -to_step write_bitstream -jobs 8
WARNING: [BD 41-2180] Resetting the memory initialization file of </blk_mem_gen_0> to default.
WARNING: [BD 41-927] Following properties on pin /video_ctrl/adv_7511/i2c_sender_adv7511_0/clk have been updated from connected ip. They may not be synchronized with cell properties. You can set property on pin directly to confirm the value and resolve the warning.
	PHASE=0.0 
Wrote  : <C:\Users\ai770741\Documents\TP_Brost\tp2_p1\tp2_p1\tp2_p1.srcs\sources_1\bd\design_1\design_1.bd> 
VHDL Output written to : C:/Users/ai770741/Documents/TP_Brost/tp2_p1/tp2_p1/tp2_p1.srcs/sources_1/bd/design_1/synth/design_1.vhd
VHDL Output written to : C:/Users/ai770741/Documents/TP_Brost/tp2_p1/tp2_p1/tp2_p1.srcs/sources_1/bd/design_1/sim/design_1.vhd
VHDL Output written to : C:/Users/ai770741/Documents/TP_Brost/tp2_p1/tp2_p1/tp2_p1.srcs/sources_1/bd/design_1/hdl/design_1_wrapper.vhd
INFO: [BD 41-1029] Generation completed for the IP Integrator block clk_wiz_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block xlconstant_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block video_ctrl/xlslice_1 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block video_ctrl/v_tc_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block video_ctrl/xlconstant_1 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block video_ctrl/v_axi4s_vid_out_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block video_ctrl/adv_7511/i2c_sender_adv7511_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block video_ctrl/adv_7511/xlconcat_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block video_ctrl/adv_7511/xlconstant_5 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block blk_mem_gen_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block im_load_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block xlconstant_1 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block xlconstant_2 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block xlconcat_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block incrust_0 .
Exporting to file C:/Users/ai770741/Documents/TP_Brost/tp2_p1/tp2_p1/tp2_p1.srcs/sources_1/bd/design_1/hw_handoff/design_1.hwh
Generated Block Design Tcl file C:/Users/ai770741/Documents/TP_Brost/tp2_p1/tp2_p1/tp2_p1.srcs/sources_1/bd/design_1/hw_handoff/design_1_bd.tcl
Generated Hardware Definition File C:/Users/ai770741/Documents/TP_Brost/tp2_p1/tp2_p1/tp2_p1.srcs/sources_1/bd/design_1/synth/design_1.hwdef
[Tue Oct 10 09:51:00 2023] Launched synth_1...
Run output will be captured here: C:/Users/ai770741/Documents/TP_Brost/tp2_p1/tp2_p1/tp2_p1.runs/synth_1/runme.log
[Tue Oct 10 09:51:00 2023] Launched impl_1...
Run output will be captured here: C:/Users/ai770741/Documents/TP_Brost/tp2_p1/tp2_p1/tp2_p1.runs/impl_1/runme.log
refresh_hw_device [lindex [get_hw_devices xc7z020_1] 0]
INFO: [Labtools 27-1434] Device xc7z020 (JTAG device index = 1) is programmed with a design that has no supported debug core(s) in it.
set_property PROBES.FILE {} [get_hw_devices xc7z020_1]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7z020_1]
set_property PROGRAM.FILE {C:/Users/ai770741/Documents/TP_Brost/tp2_p1/tp2_p1/tp2_p1.runs/impl_1/design_1_wrapper.bit} [get_hw_devices xc7z020_1]
program_hw_devices [get_hw_devices xc7z020_1]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7z020_1] 0]
INFO: [Labtools 27-1434] Device xc7z020 (JTAG device index = 1) is programmed with a design that has no supported debug core(s) in it.
exit
INFO: [Common 17-206] Exiting Vivado at Tue Oct 10 09:58:30 2023...
