// Seed: 3478084520
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5
);
  input wire id_5;
  output wire id_4;
  output wire id_3;
  output wire id_2;
  input wire id_1;
  parameter id_6 = 1 != (1);
  integer [-1  -  1 : 1] id_7 = id_7, id_8;
  logic [1 : -1] id_9 = id_7++, id_10;
endmodule
module module_1 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11,
    id_12,
    id_13,
    id_14,
    id_15
);
  inout wire id_15;
  inout wire id_14;
  module_0 modCall_1 (
      id_8,
      id_2,
      id_4,
      id_4,
      id_9
  );
  input wire id_13;
  input logic [7:0] id_12;
  input wire id_11;
  input wire id_10;
  input wire id_9;
  input wire id_8;
  input wire id_7;
  input wire id_6;
  inout wire id_5;
  inout wire id_4;
  output wire id_3;
  inout wire id_2;
  input wire id_1;
  assign id_3 = id_12[1'h0] ? id_10 : id_15;
endmodule
