
*** ChampSim Multicore Out-of-Order Simulator ***

Warmup Instructions: 25000000
Simulation Instructions: 25000000
Number of CPUs: 1
Off-chip DRAM Size: 4 GiB Channels: 1 Width: 64-bit Data Rate: 3200 MT/s

VirtualMemory physical capacity: 8588881920 num_ppages: 2096895
VirtualMemory page size: 4096 log2_page_size: 12

CPU 0 runs /home/vedant/Practicals/AdvanceCA/Assignments/Assignment2/traces/sssp-3.trace.gz
CPU 0 Bimodal branch predictor
Basic BTB sets: 1024 ways: 8 indirect buffer size: 4096 RAS size: 64
cpu0_L2C IP-based stride prefetcher
WARNING: The extended signature CACHE::prefetch_line(ip, base_addr, pf_addr, fill_this_level, prefetch_metadata) is deprecated.
WARNING: Use CACHE::prefetch_line(pf_addr, fill_this_level, prefetch_metadata) instead.
Heartbeat CPU 0 instructions: 10000002 cycles: 2980424 heartbeat IPC: 3.35523 cumulative IPC: 3.35523 (Simulation time: 0 hr 0 min 43 sec) 
Heartbeat CPU 0 instructions: 20000001 cycles: 6362376 heartbeat IPC: 2.95687 cumulative IPC: 3.14348 (Simulation time: 0 hr 1 min 34 sec) 

Warmup complete CPU 0 instructions: 25000004 cycles: 8126955 (Simulation time: 0 hr 2 min 2 sec) 

Heartbeat CPU 0 instructions: 30000002 cycles: 25766885 heartbeat IPC: 0.515344 cumulative IPC: 0.283448 (Simulation time: 0 hr 2 min 44 sec) 
Heartbeat CPU 0 instructions: 40000001 cycles: 62499285 heartbeat IPC: 0.272239 cumulative IPC: 0.275876 (Simulation time: 0 hr 4 min 21 sec) 
Heartbeat CPU 0 instructions: 50000002 cycles: 98543697 heartbeat IPC: 0.277436 cumulative IPC: 0.276497 (Simulation time: 0 hr 5 min 39 sec) 
Finished CPU 0 instructions: 25000000 cycles: 90416760 cumulative IPC: 0.276497 (Simulation time: 0 hr 5 min 39 sec) 

ChampSim completed all CPUs

Region of Interest Statistics

CPU 0 cumulative IPC: 0.276497 instructions: 25000000 cycles: 90416760
cpu0_DTLB TOTAL     ACCESS:    6313433  HIT:    5875852  MISS:     437581
cpu0_DTLB LOAD      ACCESS:    5888660  HIT:    5608490  MISS:     280170
cpu0_DTLB RFO       ACCESS:     424773  HIT:     267362  MISS:     157411
cpu0_DTLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_DTLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_DTLB TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu0_DTLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_DTLB AVERAGE MISS LATENCY: 11.3074 cycles
cpu0_ITLB TOTAL     ACCESS:    2383427  HIT:    2383427  MISS:          0
cpu0_ITLB LOAD      ACCESS:    2383427  HIT:    2383427  MISS:          0
cpu0_ITLB RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_ITLB AVERAGE MISS LATENCY: -nan cycles
cpu0_L1I TOTAL     ACCESS:      10706  HIT:      10706  MISS:          0
cpu0_L1I LOAD      ACCESS:      10706  HIT:      10706  MISS:          0
cpu0_L1I RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_L1I AVERAGE MISS LATENCY: -nan cycles
cpu0_STLB TOTAL     ACCESS:     437581  HIT:     432151  MISS:       5430
cpu0_STLB LOAD      ACCESS:     280170  HIT:     275485  MISS:       4685
cpu0_STLB RFO       ACCESS:     157411  HIT:     156666  MISS:        745
cpu0_STLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_STLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_STLB TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu0_STLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_STLB AVERAGE MISS LATENCY: 178.804 cycles
cpu0_L1D TOTAL     ACCESS:    6194075  HIT:    4951883  MISS:    1242192
cpu0_L1D LOAD      ACCESS:    5558557  HIT:    4432763  MISS:    1125794
cpu0_L1D RFO       ACCESS:     630115  HIT:     515667  MISS:     114448
cpu0_L1D PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1D WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1D TRANSLATION ACCESS:       5403  HIT:       3453  MISS:       1950
cpu0_L1D PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_L1D AVERAGE MISS LATENCY: 125.913 cycles
cpu0_L2C TOTAL     ACCESS:    1940981  HIT:     907325  MISS:    1033656
cpu0_L2C LOAD      ACCESS:    1125788  HIT:     190868  MISS:     934920
cpu0_L2C RFO       ACCESS:     114441  HIT:      78834  MISS:      35607
cpu0_L2C PREFETCH  ACCESS:     350723  HIT:     289440  MISS:      61283
cpu0_L2C WRITEBACK ACCESS:     348079  HIT:     346724  MISS:       1355
cpu0_L2C TRANSLATION ACCESS:       1950  HIT:       1459  MISS:        491
cpu0_L2C PREFETCH  REQUESTED:     386529  ISSUED:    1485710  USEFUL:     955336  USELESS:      40894
cpu0_L2C AVERAGE MISS LATENCY: 151.455 cycles
LLC TOTAL     ACCESS:    1267382  HIT:     629329  MISS:     638053
LLC LOAD      ACCESS:     934919  HIT:     374761  MISS:     560158
LLC RFO       ACCESS:      35607  HIT:       9944  MISS:      25663
LLC PREFETCH  ACCESS:      61343  HIT:      11117  MISS:      50226
LLC WRITEBACK ACCESS:     235022  HIT:     233246  MISS:       1776
LLC TRANSLATION ACCESS:        491  HIT:        261  MISS:        230
LLC PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
LLC AVERAGE MISS LATENCY: 211.478 cycles

DRAM Statistics
 CHANNEL 0
 RQ ROW_BUFFER_HIT:      46879  ROW_BUFFER_MISS:     589024
 DBUS AVG_CONGESTED_CYCLE:    3.95485
 WQ ROW_BUFFER_HIT:      38062  ROW_BUFFER_MISS:     166911  FULL:          0


CPU 0 Branch Prediction Accuracy: 91.1986% MPKI: 12.9566 Average ROB Occupancy at Mispredict: 52.2002
Branch type MPKI
BRANCH_DIRECT_JUMP: 0
BRANCH_INDIRECT: 0
BRANCH_CONDITIONAL: 12.9566
BRANCH_DIRECT_CALL: 0
BRANCH_INDIRECT_CALL: 0
BRANCH_RETURN: 0

