{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Classic Timing Analyzer Quartus II " "Info: Running Quartus II Classic Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.1 Build 222 10/21/2009 SJ Web Edition " "Info: Version 9.1 Build 222 10/21/2009 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Fri May 11 06:09:59 2018 " "Info: Processing started: Fri May 11 06:09:59 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off CPU -c CPU_WITH_MEMORY --timing_analysis_only " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off CPU -c CPU_WITH_MEMORY --timing_analysis_only" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Warning" "WTAN_NO_CLOCKS" "" "Warning: Found pins functioning as undefined clocks and/or memory enables" { { "Info" "ITAN_NODE_MAP_TO_CLK" "clk " "Info: Assuming node \"clk\" is an undefined clock" {  } { { "CPU_WITH_MEMORY.bdf" "" { Schematic "D:/University/6th sem/SiFO/kursach/CPU_WITH_MEMORY.bdf" { { 168 -584 -416 184 "clk" "" } { 272 -232 -56 288 "clk" "" } { 160 -416 -384 176 "clk" "" } { 144 -304 -240 160 "clk" "" } { 192 -304 -240 208 "clk" "" } { 512 -240 -144 528 "clk" "" } } } } { "d:/quartus/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/quartus/quartus/bin/Assignment Editor.qase" 1 { { 0 "clk" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 -1}  } {  } 0 0 "Found pins functioning as undefined clocks and/or memory enables" 0 0 "" 0 -1}
{ "Warning" "WTAN_RIPPLE_OR_GATED_CLOCKS_FOUND" "9 " "Warning: Found 9 node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" { { "Info" "ITAN_GATED_CLK" "inst6 " "Info: Detected gated clock \"inst6\" as buffer" {  } { { "CPU_WITH_MEMORY.bdf" "" { Schematic "D:/University/6th sem/SiFO/kursach/CPU_WITH_MEMORY.bdf" { { 512 -144 -80 560 "inst6" "" } } } } { "d:/quartus/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/quartus/quartus/bin/Assignment Editor.qase" 1 { { 0 "inst6" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "CPU:inst2\|CONTROL_DEVICE:inst\|inst16~0 " "Info: Detected gated clock \"CPU:inst2\|CONTROL_DEVICE:inst\|inst16~0\" as buffer" {  } { { "CONTROL_DEVICE.bdf" "" { Schematic "D:/University/6th sem/SiFO/kursach/CONTROL_DEVICE.bdf" { { 520 360 424 600 "inst16" "" } } } } { "d:/quartus/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/quartus/quartus/bin/Assignment Editor.qase" 1 { { 0 "CPU:inst2\|CONTROL_DEVICE:inst\|inst16~0" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "CPU:inst2\|CONTROL_DEVICE:inst\|inst16~1 " "Info: Detected gated clock \"CPU:inst2\|CONTROL_DEVICE:inst\|inst16~1\" as buffer" {  } { { "CONTROL_DEVICE.bdf" "" { Schematic "D:/University/6th sem/SiFO/kursach/CONTROL_DEVICE.bdf" { { 520 360 424 600 "inst16" "" } } } } { "d:/quartus/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/quartus/quartus/bin/Assignment Editor.qase" 1 { { 0 "CPU:inst2\|CONTROL_DEVICE:inst\|inst16~1" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "CPU:inst2\|CONTROL_DEVICE:inst\|inst9 " "Info: Detected gated clock \"CPU:inst2\|CONTROL_DEVICE:inst\|inst9\" as buffer" {  } { { "CONTROL_DEVICE.bdf" "" { Schematic "D:/University/6th sem/SiFO/kursach/CONTROL_DEVICE.bdf" { { 376 656 720 424 "inst9" "" } } } } { "d:/quartus/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/quartus/quartus/bin/Assignment Editor.qase" 1 { { 0 "CPU:inst2\|CONTROL_DEVICE:inst\|inst9" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "CPU:inst2\|CONTROL_DEVICE:inst\|CPU_CYCLE_COUNTER:inst2\|lpm_counter:lpm_counter_component\|cntr_f4i:auto_generated\|safe_q\[0\] " "Info: Detected ripple clock \"CPU:inst2\|CONTROL_DEVICE:inst\|CPU_CYCLE_COUNTER:inst2\|lpm_counter:lpm_counter_component\|cntr_f4i:auto_generated\|safe_q\[0\]\" as buffer" {  } { { "db/cntr_f4i.tdf" "" { Text "D:/University/6th sem/SiFO/kursach/db/cntr_f4i.tdf" 73 8 0 } } { "d:/quartus/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/quartus/quartus/bin/Assignment Editor.qase" 1 { { 0 "CPU:inst2\|CONTROL_DEVICE:inst\|CPU_CYCLE_COUNTER:inst2\|lpm_counter:lpm_counter_component\|cntr_f4i:auto_generated\|safe_q\[0\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "CPU:inst2\|CONTROL_DEVICE:inst\|CPU_CYCLE_COUNTER:inst2\|lpm_counter:lpm_counter_component\|cntr_f4i:auto_generated\|safe_q\[3\] " "Info: Detected ripple clock \"CPU:inst2\|CONTROL_DEVICE:inst\|CPU_CYCLE_COUNTER:inst2\|lpm_counter:lpm_counter_component\|cntr_f4i:auto_generated\|safe_q\[3\]\" as buffer" {  } { { "db/cntr_f4i.tdf" "" { Text "D:/University/6th sem/SiFO/kursach/db/cntr_f4i.tdf" 73 8 0 } } { "d:/quartus/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/quartus/quartus/bin/Assignment Editor.qase" 1 { { 0 "CPU:inst2\|CONTROL_DEVICE:inst\|CPU_CYCLE_COUNTER:inst2\|lpm_counter:lpm_counter_component\|cntr_f4i:auto_generated\|safe_q\[3\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "CPU:inst2\|CONTROL_DEVICE:inst\|CPU_CYCLE_COUNTER:inst2\|lpm_counter:lpm_counter_component\|cntr_f4i:auto_generated\|safe_q\[4\] " "Info: Detected ripple clock \"CPU:inst2\|CONTROL_DEVICE:inst\|CPU_CYCLE_COUNTER:inst2\|lpm_counter:lpm_counter_component\|cntr_f4i:auto_generated\|safe_q\[4\]\" as buffer" {  } { { "db/cntr_f4i.tdf" "" { Text "D:/University/6th sem/SiFO/kursach/db/cntr_f4i.tdf" 73 8 0 } } { "d:/quartus/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/quartus/quartus/bin/Assignment Editor.qase" 1 { { 0 "CPU:inst2\|CONTROL_DEVICE:inst\|CPU_CYCLE_COUNTER:inst2\|lpm_counter:lpm_counter_component\|cntr_f4i:auto_generated\|safe_q\[4\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "CPU:inst2\|CONTROL_DEVICE:inst\|CPU_CYCLE_COUNTER:inst2\|lpm_counter:lpm_counter_component\|cntr_f4i:auto_generated\|safe_q\[1\] " "Info: Detected ripple clock \"CPU:inst2\|CONTROL_DEVICE:inst\|CPU_CYCLE_COUNTER:inst2\|lpm_counter:lpm_counter_component\|cntr_f4i:auto_generated\|safe_q\[1\]\" as buffer" {  } { { "db/cntr_f4i.tdf" "" { Text "D:/University/6th sem/SiFO/kursach/db/cntr_f4i.tdf" 73 8 0 } } { "d:/quartus/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/quartus/quartus/bin/Assignment Editor.qase" 1 { { 0 "CPU:inst2\|CONTROL_DEVICE:inst\|CPU_CYCLE_COUNTER:inst2\|lpm_counter:lpm_counter_component\|cntr_f4i:auto_generated\|safe_q\[1\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "CPU:inst2\|CONTROL_DEVICE:inst\|CPU_CYCLE_COUNTER:inst2\|lpm_counter:lpm_counter_component\|cntr_f4i:auto_generated\|safe_q\[2\] " "Info: Detected ripple clock \"CPU:inst2\|CONTROL_DEVICE:inst\|CPU_CYCLE_COUNTER:inst2\|lpm_counter:lpm_counter_component\|cntr_f4i:auto_generated\|safe_q\[2\]\" as buffer" {  } { { "db/cntr_f4i.tdf" "" { Text "D:/University/6th sem/SiFO/kursach/db/cntr_f4i.tdf" 73 8 0 } } { "d:/quartus/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/quartus/quartus/bin/Assignment Editor.qase" 1 { { 0 "CPU:inst2\|CONTROL_DEVICE:inst\|CPU_CYCLE_COUNTER:inst2\|lpm_counter:lpm_counter_component\|cntr_f4i:auto_generated\|safe_q\[2\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1}  } {  } 0 0 "Found %1!d! node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT" "clk register CPU:inst2\|CONTROL_DEVICE:inst\|COMMAND_WORD_BUFFER:inst8\|lpm_ff:lpm_ff_component\|dffs\[11\] register CPU:inst2\|CONTROL_DEVICE:inst\|NEW_IP_TEST:inst39\|lpm_counter:lpm_counter_component\|cntr_6bj:auto_generated\|safe_q\[0\] 99.09 MHz 10.092 ns Internal " "Info: Clock \"clk\" has Internal fmax of 99.09 MHz between source register \"CPU:inst2\|CONTROL_DEVICE:inst\|COMMAND_WORD_BUFFER:inst8\|lpm_ff:lpm_ff_component\|dffs\[11\]\" and destination register \"CPU:inst2\|CONTROL_DEVICE:inst\|NEW_IP_TEST:inst39\|lpm_counter:lpm_counter_component\|cntr_6bj:auto_generated\|safe_q\[0\]\" (period= 10.092 ns)" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "1.722 ns + Longest register register " "Info: + Longest register to register delay is 1.722 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns CPU:inst2\|CONTROL_DEVICE:inst\|COMMAND_WORD_BUFFER:inst8\|lpm_ff:lpm_ff_component\|dffs\[11\] 1 REG LCFF_X5_Y17_N19 3 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X5_Y17_N19; Fanout = 3; REG Node = 'CPU:inst2\|CONTROL_DEVICE:inst\|COMMAND_WORD_BUFFER:inst8\|lpm_ff:lpm_ff_component\|dffs\[11\]'" {  } { { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { CPU:inst2|CONTROL_DEVICE:inst|COMMAND_WORD_BUFFER:inst8|lpm_ff:lpm_ff_component|dffs[11] } "NODE_NAME" } } { "lpm_ff.tdf" "" { Text "d:/quartus/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.257 ns) + CELL(0.272 ns) 0.529 ns CPU:inst2\|CONTROL_DEVICE:inst\|inst28~0 2 COMB LCCOMB_X5_Y17_N28 2 " "Info: 2: + IC(0.257 ns) + CELL(0.272 ns) = 0.529 ns; Loc. = LCCOMB_X5_Y17_N28; Fanout = 2; COMB Node = 'CPU:inst2\|CONTROL_DEVICE:inst\|inst28~0'" {  } { { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.529 ns" { CPU:inst2|CONTROL_DEVICE:inst|COMMAND_WORD_BUFFER:inst8|lpm_ff:lpm_ff_component|dffs[11] CPU:inst2|CONTROL_DEVICE:inst|inst28~0 } "NODE_NAME" } } { "CONTROL_DEVICE.bdf" "" { Schematic "D:/University/6th sem/SiFO/kursach/CONTROL_DEVICE.bdf" { { 528 2072 2136 576 "inst28" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.221 ns) + CELL(0.154 ns) 0.904 ns CPU:inst2\|CONTROL_DEVICE:inst\|inst23~0 3 COMB LCCOMB_X5_Y17_N20 12 " "Info: 3: + IC(0.221 ns) + CELL(0.154 ns) = 0.904 ns; Loc. = LCCOMB_X5_Y17_N20; Fanout = 12; COMB Node = 'CPU:inst2\|CONTROL_DEVICE:inst\|inst23~0'" {  } { { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.375 ns" { CPU:inst2|CONTROL_DEVICE:inst|inst28~0 CPU:inst2|CONTROL_DEVICE:inst|inst23~0 } "NODE_NAME" } } { "CONTROL_DEVICE.bdf" "" { Schematic "D:/University/6th sem/SiFO/kursach/CONTROL_DEVICE.bdf" { { 864 1184 1248 912 "inst23" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.315 ns) + CELL(0.503 ns) 1.722 ns CPU:inst2\|CONTROL_DEVICE:inst\|NEW_IP_TEST:inst39\|lpm_counter:lpm_counter_component\|cntr_6bj:auto_generated\|safe_q\[0\] 4 REG LCFF_X6_Y17_N1 19 " "Info: 4: + IC(0.315 ns) + CELL(0.503 ns) = 1.722 ns; Loc. = LCFF_X6_Y17_N1; Fanout = 19; REG Node = 'CPU:inst2\|CONTROL_DEVICE:inst\|NEW_IP_TEST:inst39\|lpm_counter:lpm_counter_component\|cntr_6bj:auto_generated\|safe_q\[0\]'" {  } { { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.818 ns" { CPU:inst2|CONTROL_DEVICE:inst|inst23~0 CPU:inst2|CONTROL_DEVICE:inst|NEW_IP_TEST:inst39|lpm_counter:lpm_counter_component|cntr_6bj:auto_generated|safe_q[0] } "NODE_NAME" } } { "db/cntr_6bj.tdf" "" { Text "D:/University/6th sem/SiFO/kursach/db/cntr_6bj.tdf" 139 8 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.929 ns ( 53.95 % ) " "Info: Total cell delay = 0.929 ns ( 53.95 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.793 ns ( 46.05 % ) " "Info: Total interconnect delay = 0.793 ns ( 46.05 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "1.722 ns" { CPU:inst2|CONTROL_DEVICE:inst|COMMAND_WORD_BUFFER:inst8|lpm_ff:lpm_ff_component|dffs[11] CPU:inst2|CONTROL_DEVICE:inst|inst28~0 CPU:inst2|CONTROL_DEVICE:inst|inst23~0 CPU:inst2|CONTROL_DEVICE:inst|NEW_IP_TEST:inst39|lpm_counter:lpm_counter_component|cntr_6bj:auto_generated|safe_q[0] } "NODE_NAME" } } { "d:/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartus/quartus/bin/Technology_Viewer.qrui" "1.722 ns" { CPU:inst2|CONTROL_DEVICE:inst|COMMAND_WORD_BUFFER:inst8|lpm_ff:lpm_ff_component|dffs[11] {} CPU:inst2|CONTROL_DEVICE:inst|inst28~0 {} CPU:inst2|CONTROL_DEVICE:inst|inst23~0 {} CPU:inst2|CONTROL_DEVICE:inst|NEW_IP_TEST:inst39|lpm_counter:lpm_counter_component|cntr_6bj:auto_generated|safe_q[0] {} } { 0.000ns 0.257ns 0.221ns 0.315ns } { 0.000ns 0.272ns 0.154ns 0.503ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "-3.140 ns - Smallest " "Info: - Smallest clock skew is -3.140 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk destination 2.473 ns + Shortest register " "Info: + Shortest clock path from clock \"clk\" to destination register is 2.473 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.854 ns) 0.854 ns clk 1 CLK PIN_N20 8 " "Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = PIN_N20; Fanout = 8; CLK Node = 'clk'" {  } { { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "CPU_WITH_MEMORY.bdf" "" { Schematic "D:/University/6th sem/SiFO/kursach/CPU_WITH_MEMORY.bdf" { { 168 -584 -416 184 "clk" "" } { 272 -232 -56 288 "clk" "" } { 160 -416 -384 176 "clk" "" } { 144 -304 -240 160 "clk" "" } { 192 -304 -240 208 "clk" "" } { 512 -240 -144 528 "clk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.343 ns) + CELL(0.000 ns) 1.197 ns clk~clkctrl 2 COMB CLKCTRL_G3 12 " "Info: 2: + IC(0.343 ns) + CELL(0.000 ns) = 1.197 ns; Loc. = CLKCTRL_G3; Fanout = 12; COMB Node = 'clk~clkctrl'" {  } { { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.343 ns" { clk clk~clkctrl } "NODE_NAME" } } { "CPU_WITH_MEMORY.bdf" "" { Schematic "D:/University/6th sem/SiFO/kursach/CPU_WITH_MEMORY.bdf" { { 168 -584 -416 184 "clk" "" } { 272 -232 -56 288 "clk" "" } { 160 -416 -384 176 "clk" "" } { 144 -304 -240 160 "clk" "" } { 192 -304 -240 208 "clk" "" } { 512 -240 -144 528 "clk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.658 ns) + CELL(0.618 ns) 2.473 ns CPU:inst2\|CONTROL_DEVICE:inst\|NEW_IP_TEST:inst39\|lpm_counter:lpm_counter_component\|cntr_6bj:auto_generated\|safe_q\[0\] 3 REG LCFF_X6_Y17_N1 19 " "Info: 3: + IC(0.658 ns) + CELL(0.618 ns) = 2.473 ns; Loc. = LCFF_X6_Y17_N1; Fanout = 19; REG Node = 'CPU:inst2\|CONTROL_DEVICE:inst\|NEW_IP_TEST:inst39\|lpm_counter:lpm_counter_component\|cntr_6bj:auto_generated\|safe_q\[0\]'" {  } { { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "1.276 ns" { clk~clkctrl CPU:inst2|CONTROL_DEVICE:inst|NEW_IP_TEST:inst39|lpm_counter:lpm_counter_component|cntr_6bj:auto_generated|safe_q[0] } "NODE_NAME" } } { "db/cntr_6bj.tdf" "" { Text "D:/University/6th sem/SiFO/kursach/db/cntr_6bj.tdf" 139 8 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.472 ns ( 59.52 % ) " "Info: Total cell delay = 1.472 ns ( 59.52 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.001 ns ( 40.48 % ) " "Info: Total interconnect delay = 1.001 ns ( 40.48 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "2.473 ns" { clk clk~clkctrl CPU:inst2|CONTROL_DEVICE:inst|NEW_IP_TEST:inst39|lpm_counter:lpm_counter_component|cntr_6bj:auto_generated|safe_q[0] } "NODE_NAME" } } { "d:/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartus/quartus/bin/Technology_Viewer.qrui" "2.473 ns" { clk {} clk~combout {} clk~clkctrl {} CPU:inst2|CONTROL_DEVICE:inst|NEW_IP_TEST:inst39|lpm_counter:lpm_counter_component|cntr_6bj:auto_generated|safe_q[0] {} } { 0.000ns 0.000ns 0.343ns 0.658ns } { 0.000ns 0.854ns 0.000ns 0.618ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk source 5.613 ns - Longest register " "Info: - Longest clock path from clock \"clk\" to source register is 5.613 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.854 ns) 0.854 ns clk 1 CLK PIN_N20 8 " "Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = PIN_N20; Fanout = 8; CLK Node = 'clk'" {  } { { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "CPU_WITH_MEMORY.bdf" "" { Schematic "D:/University/6th sem/SiFO/kursach/CPU_WITH_MEMORY.bdf" { { 168 -584 -416 184 "clk" "" } { 272 -232 -56 288 "clk" "" } { 160 -416 -384 176 "clk" "" } { 144 -304 -240 160 "clk" "" } { 192 -304 -240 208 "clk" "" } { 512 -240 -144 528 "clk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.838 ns) + CELL(0.712 ns) 2.404 ns CPU:inst2\|CONTROL_DEVICE:inst\|CPU_CYCLE_COUNTER:inst2\|lpm_counter:lpm_counter_component\|cntr_f4i:auto_generated\|safe_q\[2\] 2 REG LCFF_X1_Y11_N5 7 " "Info: 2: + IC(0.838 ns) + CELL(0.712 ns) = 2.404 ns; Loc. = LCFF_X1_Y11_N5; Fanout = 7; REG Node = 'CPU:inst2\|CONTROL_DEVICE:inst\|CPU_CYCLE_COUNTER:inst2\|lpm_counter:lpm_counter_component\|cntr_f4i:auto_generated\|safe_q\[2\]'" {  } { { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "1.550 ns" { clk CPU:inst2|CONTROL_DEVICE:inst|CPU_CYCLE_COUNTER:inst2|lpm_counter:lpm_counter_component|cntr_f4i:auto_generated|safe_q[2] } "NODE_NAME" } } { "db/cntr_f4i.tdf" "" { Text "D:/University/6th sem/SiFO/kursach/db/cntr_f4i.tdf" 73 8 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.328 ns) + CELL(0.154 ns) 2.886 ns CPU:inst2\|CONTROL_DEVICE:inst\|inst16~0 3 COMB LCCOMB_X1_Y11_N26 1 " "Info: 3: + IC(0.328 ns) + CELL(0.154 ns) = 2.886 ns; Loc. = LCCOMB_X1_Y11_N26; Fanout = 1; COMB Node = 'CPU:inst2\|CONTROL_DEVICE:inst\|inst16~0'" {  } { { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.482 ns" { CPU:inst2|CONTROL_DEVICE:inst|CPU_CYCLE_COUNTER:inst2|lpm_counter:lpm_counter_component|cntr_f4i:auto_generated|safe_q[2] CPU:inst2|CONTROL_DEVICE:inst|inst16~0 } "NODE_NAME" } } { "CONTROL_DEVICE.bdf" "" { Schematic "D:/University/6th sem/SiFO/kursach/CONTROL_DEVICE.bdf" { { 520 360 424 600 "inst16" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.198 ns) + CELL(0.053 ns) 3.137 ns CPU:inst2\|CONTROL_DEVICE:inst\|inst16~1 4 COMB LCCOMB_X1_Y11_N12 3 " "Info: 4: + IC(0.198 ns) + CELL(0.053 ns) = 3.137 ns; Loc. = LCCOMB_X1_Y11_N12; Fanout = 3; COMB Node = 'CPU:inst2\|CONTROL_DEVICE:inst\|inst16~1'" {  } { { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.251 ns" { CPU:inst2|CONTROL_DEVICE:inst|inst16~0 CPU:inst2|CONTROL_DEVICE:inst|inst16~1 } "NODE_NAME" } } { "CONTROL_DEVICE.bdf" "" { Schematic "D:/University/6th sem/SiFO/kursach/CONTROL_DEVICE.bdf" { { 520 360 424 600 "inst16" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.265 ns) + CELL(0.228 ns) 3.630 ns CPU:inst2\|CONTROL_DEVICE:inst\|inst9 5 COMB LCCOMB_X1_Y11_N20 1 " "Info: 5: + IC(0.265 ns) + CELL(0.228 ns) = 3.630 ns; Loc. = LCCOMB_X1_Y11_N20; Fanout = 1; COMB Node = 'CPU:inst2\|CONTROL_DEVICE:inst\|inst9'" {  } { { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.493 ns" { CPU:inst2|CONTROL_DEVICE:inst|inst16~1 CPU:inst2|CONTROL_DEVICE:inst|inst9 } "NODE_NAME" } } { "CONTROL_DEVICE.bdf" "" { Schematic "D:/University/6th sem/SiFO/kursach/CONTROL_DEVICE.bdf" { { 376 656 720 424 "inst9" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.709 ns) + CELL(0.000 ns) 4.339 ns CPU:inst2\|CONTROL_DEVICE:inst\|inst9~clkctrl 6 COMB CLKCTRL_G2 49 " "Info: 6: + IC(0.709 ns) + CELL(0.000 ns) = 4.339 ns; Loc. = CLKCTRL_G2; Fanout = 49; COMB Node = 'CPU:inst2\|CONTROL_DEVICE:inst\|inst9~clkctrl'" {  } { { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.709 ns" { CPU:inst2|CONTROL_DEVICE:inst|inst9 CPU:inst2|CONTROL_DEVICE:inst|inst9~clkctrl } "NODE_NAME" } } { "CONTROL_DEVICE.bdf" "" { Schematic "D:/University/6th sem/SiFO/kursach/CONTROL_DEVICE.bdf" { { 376 656 720 424 "inst9" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.656 ns) + CELL(0.618 ns) 5.613 ns CPU:inst2\|CONTROL_DEVICE:inst\|COMMAND_WORD_BUFFER:inst8\|lpm_ff:lpm_ff_component\|dffs\[11\] 7 REG LCFF_X5_Y17_N19 3 " "Info: 7: + IC(0.656 ns) + CELL(0.618 ns) = 5.613 ns; Loc. = LCFF_X5_Y17_N19; Fanout = 3; REG Node = 'CPU:inst2\|CONTROL_DEVICE:inst\|COMMAND_WORD_BUFFER:inst8\|lpm_ff:lpm_ff_component\|dffs\[11\]'" {  } { { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "1.274 ns" { CPU:inst2|CONTROL_DEVICE:inst|inst9~clkctrl CPU:inst2|CONTROL_DEVICE:inst|COMMAND_WORD_BUFFER:inst8|lpm_ff:lpm_ff_component|dffs[11] } "NODE_NAME" } } { "lpm_ff.tdf" "" { Text "d:/quartus/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.619 ns ( 46.66 % ) " "Info: Total cell delay = 2.619 ns ( 46.66 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "2.994 ns ( 53.34 % ) " "Info: Total interconnect delay = 2.994 ns ( 53.34 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "5.613 ns" { clk CPU:inst2|CONTROL_DEVICE:inst|CPU_CYCLE_COUNTER:inst2|lpm_counter:lpm_counter_component|cntr_f4i:auto_generated|safe_q[2] CPU:inst2|CONTROL_DEVICE:inst|inst16~0 CPU:inst2|CONTROL_DEVICE:inst|inst16~1 CPU:inst2|CONTROL_DEVICE:inst|inst9 CPU:inst2|CONTROL_DEVICE:inst|inst9~clkctrl CPU:inst2|CONTROL_DEVICE:inst|COMMAND_WORD_BUFFER:inst8|lpm_ff:lpm_ff_component|dffs[11] } "NODE_NAME" } } { "d:/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartus/quartus/bin/Technology_Viewer.qrui" "5.613 ns" { clk {} clk~combout {} CPU:inst2|CONTROL_DEVICE:inst|CPU_CYCLE_COUNTER:inst2|lpm_counter:lpm_counter_component|cntr_f4i:auto_generated|safe_q[2] {} CPU:inst2|CONTROL_DEVICE:inst|inst16~0 {} CPU:inst2|CONTROL_DEVICE:inst|inst16~1 {} CPU:inst2|CONTROL_DEVICE:inst|inst9 {} CPU:inst2|CONTROL_DEVICE:inst|inst9~clkctrl {} CPU:inst2|CONTROL_DEVICE:inst|COMMAND_WORD_BUFFER:inst8|lpm_ff:lpm_ff_component|dffs[11] {} } { 0.000ns 0.000ns 0.838ns 0.328ns 0.198ns 0.265ns 0.709ns 0.656ns } { 0.000ns 0.854ns 0.712ns 0.154ns 0.053ns 0.228ns 0.000ns 0.618ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "2.473 ns" { clk clk~clkctrl CPU:inst2|CONTROL_DEVICE:inst|NEW_IP_TEST:inst39|lpm_counter:lpm_counter_component|cntr_6bj:auto_generated|safe_q[0] } "NODE_NAME" } } { "d:/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartus/quartus/bin/Technology_Viewer.qrui" "2.473 ns" { clk {} clk~combout {} clk~clkctrl {} CPU:inst2|CONTROL_DEVICE:inst|NEW_IP_TEST:inst39|lpm_counter:lpm_counter_component|cntr_6bj:auto_generated|safe_q[0] {} } { 0.000ns 0.000ns 0.343ns 0.658ns } { 0.000ns 0.854ns 0.000ns 0.618ns } "" } } { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "5.613 ns" { clk CPU:inst2|CONTROL_DEVICE:inst|CPU_CYCLE_COUNTER:inst2|lpm_counter:lpm_counter_component|cntr_f4i:auto_generated|safe_q[2] CPU:inst2|CONTROL_DEVICE:inst|inst16~0 CPU:inst2|CONTROL_DEVICE:inst|inst16~1 CPU:inst2|CONTROL_DEVICE:inst|inst9 CPU:inst2|CONTROL_DEVICE:inst|inst9~clkctrl CPU:inst2|CONTROL_DEVICE:inst|COMMAND_WORD_BUFFER:inst8|lpm_ff:lpm_ff_component|dffs[11] } "NODE_NAME" } } { "d:/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartus/quartus/bin/Technology_Viewer.qrui" "5.613 ns" { clk {} clk~combout {} CPU:inst2|CONTROL_DEVICE:inst|CPU_CYCLE_COUNTER:inst2|lpm_counter:lpm_counter_component|cntr_f4i:auto_generated|safe_q[2] {} CPU:inst2|CONTROL_DEVICE:inst|inst16~0 {} CPU:inst2|CONTROL_DEVICE:inst|inst16~1 {} CPU:inst2|CONTROL_DEVICE:inst|inst9 {} CPU:inst2|CONTROL_DEVICE:inst|inst9~clkctrl {} CPU:inst2|CONTROL_DEVICE:inst|COMMAND_WORD_BUFFER:inst8|lpm_ff:lpm_ff_component|dffs[11] {} } { 0.000ns 0.000ns 0.838ns 0.328ns 0.198ns 0.265ns 0.709ns 0.656ns } { 0.000ns 0.854ns 0.712ns 0.154ns 0.053ns 0.228ns 0.000ns 0.618ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.094 ns + " "Info: + Micro clock to output delay of source is 0.094 ns" {  } { { "lpm_ff.tdf" "" { Text "d:/quartus/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "0.090 ns + " "Info: + Micro setup delay of destination is 0.090 ns" {  } { { "db/cntr_6bj.tdf" "" { Text "D:/University/6th sem/SiFO/kursach/db/cntr_6bj.tdf" 139 8 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_INVERTED_CLOCK_FOUND" "" "Info: Delay path is controlled by inverted clocks -- if clock duty cycle is 50%, fmax is divided by two" {  } { { "lpm_ff.tdf" "" { Text "d:/quartus/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } } { "db/cntr_6bj.tdf" "" { Text "D:/University/6th sem/SiFO/kursach/db/cntr_6bj.tdf" 139 8 0 } }  } 0 0 "Delay path is controlled by inverted clocks -- if clock duty cycle is 50%, fmax is divided by two" 0 0 "" 0 -1}  } { { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "1.722 ns" { CPU:inst2|CONTROL_DEVICE:inst|COMMAND_WORD_BUFFER:inst8|lpm_ff:lpm_ff_component|dffs[11] CPU:inst2|CONTROL_DEVICE:inst|inst28~0 CPU:inst2|CONTROL_DEVICE:inst|inst23~0 CPU:inst2|CONTROL_DEVICE:inst|NEW_IP_TEST:inst39|lpm_counter:lpm_counter_component|cntr_6bj:auto_generated|safe_q[0] } "NODE_NAME" } } { "d:/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartus/quartus/bin/Technology_Viewer.qrui" "1.722 ns" { CPU:inst2|CONTROL_DEVICE:inst|COMMAND_WORD_BUFFER:inst8|lpm_ff:lpm_ff_component|dffs[11] {} CPU:inst2|CONTROL_DEVICE:inst|inst28~0 {} CPU:inst2|CONTROL_DEVICE:inst|inst23~0 {} CPU:inst2|CONTROL_DEVICE:inst|NEW_IP_TEST:inst39|lpm_counter:lpm_counter_component|cntr_6bj:auto_generated|safe_q[0] {} } { 0.000ns 0.257ns 0.221ns 0.315ns } { 0.000ns 0.272ns 0.154ns 0.503ns } "" } } { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "2.473 ns" { clk clk~clkctrl CPU:inst2|CONTROL_DEVICE:inst|NEW_IP_TEST:inst39|lpm_counter:lpm_counter_component|cntr_6bj:auto_generated|safe_q[0] } "NODE_NAME" } } { "d:/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartus/quartus/bin/Technology_Viewer.qrui" "2.473 ns" { clk {} clk~combout {} clk~clkctrl {} CPU:inst2|CONTROL_DEVICE:inst|NEW_IP_TEST:inst39|lpm_counter:lpm_counter_component|cntr_6bj:auto_generated|safe_q[0] {} } { 0.000ns 0.000ns 0.343ns 0.658ns } { 0.000ns 0.854ns 0.000ns 0.618ns } "" } } { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "5.613 ns" { clk CPU:inst2|CONTROL_DEVICE:inst|CPU_CYCLE_COUNTER:inst2|lpm_counter:lpm_counter_component|cntr_f4i:auto_generated|safe_q[2] CPU:inst2|CONTROL_DEVICE:inst|inst16~0 CPU:inst2|CONTROL_DEVICE:inst|inst16~1 CPU:inst2|CONTROL_DEVICE:inst|inst9 CPU:inst2|CONTROL_DEVICE:inst|inst9~clkctrl CPU:inst2|CONTROL_DEVICE:inst|COMMAND_WORD_BUFFER:inst8|lpm_ff:lpm_ff_component|dffs[11] } "NODE_NAME" } } { "d:/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartus/quartus/bin/Technology_Viewer.qrui" "5.613 ns" { clk {} clk~combout {} CPU:inst2|CONTROL_DEVICE:inst|CPU_CYCLE_COUNTER:inst2|lpm_counter:lpm_counter_component|cntr_f4i:auto_generated|safe_q[2] {} CPU:inst2|CONTROL_DEVICE:inst|inst16~0 {} CPU:inst2|CONTROL_DEVICE:inst|inst16~1 {} CPU:inst2|CONTROL_DEVICE:inst|inst9 {} CPU:inst2|CONTROL_DEVICE:inst|inst9~clkctrl {} CPU:inst2|CONTROL_DEVICE:inst|COMMAND_WORD_BUFFER:inst8|lpm_ff:lpm_ff_component|dffs[11] {} } { 0.000ns 0.000ns 0.838ns 0.328ns 0.198ns 0.265ns 0.709ns 0.656ns } { 0.000ns 0.854ns 0.712ns 0.154ns 0.053ns 0.228ns 0.000ns 0.618ns } "" } }  } 0 0 "Clock \"%1!s!\" has %8!s! fmax of %6!s! between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\" (period= %7!s!)" 0 0 "" 0 -1}
{ "Warning" "WTAN_CLOCK_WILL_NOT_OPERATE" "clk 201 " "Warning: Circuit may not operate. Detected 201 non-operational path(s) clocked by clock \"clk\" with clock skew larger than data delay. See Compilation Report for details." {  } {  } 0 0 "Circuit may not operate. Detected %2!d! non-operational path(s) clocked by clock \"%1!s!\" with clock skew larger than data delay. See Compilation Report for details." 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_NEGATIVE_HOLD_RESULT" "CPU:inst2\|CONTROL_DEVICE:inst\|NEW_IP_TEST:inst39\|lpm_counter:lpm_counter_component\|cntr_6bj:auto_generated\|safe_q\[10\] ROM:inst\|altsyncram:altsyncram_component\|altsyncram_ig71:auto_generated\|ram_block1a5~porta_address_reg10 clk 2.758 ns " "Info: Found hold time violation between source  pin or register \"CPU:inst2\|CONTROL_DEVICE:inst\|NEW_IP_TEST:inst39\|lpm_counter:lpm_counter_component\|cntr_6bj:auto_generated\|safe_q\[10\]\" and destination pin or register \"ROM:inst\|altsyncram:altsyncram_component\|altsyncram_ig71:auto_generated\|ram_block1a5~porta_address_reg10\" for clock \"clk\" (Hold time is 2.758 ns)" { { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "3.261 ns + Largest " "Info: + Largest clock skew is 3.261 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk destination 5.734 ns + Longest memory " "Info: + Longest clock path from clock \"clk\" to destination memory is 5.734 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.854 ns) 0.854 ns clk 1 CLK PIN_N20 8 " "Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = PIN_N20; Fanout = 8; CLK Node = 'clk'" {  } { { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "CPU_WITH_MEMORY.bdf" "" { Schematic "D:/University/6th sem/SiFO/kursach/CPU_WITH_MEMORY.bdf" { { 168 -584 -416 184 "clk" "" } { 272 -232 -56 288 "clk" "" } { 160 -416 -384 176 "clk" "" } { 144 -304 -240 160 "clk" "" } { 192 -304 -240 208 "clk" "" } { 512 -240 -144 528 "clk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.838 ns) + CELL(0.712 ns) 2.404 ns CPU:inst2\|CONTROL_DEVICE:inst\|CPU_CYCLE_COUNTER:inst2\|lpm_counter:lpm_counter_component\|cntr_f4i:auto_generated\|safe_q\[2\] 2 REG LCFF_X1_Y11_N5 7 " "Info: 2: + IC(0.838 ns) + CELL(0.712 ns) = 2.404 ns; Loc. = LCFF_X1_Y11_N5; Fanout = 7; REG Node = 'CPU:inst2\|CONTROL_DEVICE:inst\|CPU_CYCLE_COUNTER:inst2\|lpm_counter:lpm_counter_component\|cntr_f4i:auto_generated\|safe_q\[2\]'" {  } { { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "1.550 ns" { clk CPU:inst2|CONTROL_DEVICE:inst|CPU_CYCLE_COUNTER:inst2|lpm_counter:lpm_counter_component|cntr_f4i:auto_generated|safe_q[2] } "NODE_NAME" } } { "db/cntr_f4i.tdf" "" { Text "D:/University/6th sem/SiFO/kursach/db/cntr_f4i.tdf" 73 8 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.328 ns) + CELL(0.154 ns) 2.886 ns CPU:inst2\|CONTROL_DEVICE:inst\|inst16~0 3 COMB LCCOMB_X1_Y11_N26 1 " "Info: 3: + IC(0.328 ns) + CELL(0.154 ns) = 2.886 ns; Loc. = LCCOMB_X1_Y11_N26; Fanout = 1; COMB Node = 'CPU:inst2\|CONTROL_DEVICE:inst\|inst16~0'" {  } { { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.482 ns" { CPU:inst2|CONTROL_DEVICE:inst|CPU_CYCLE_COUNTER:inst2|lpm_counter:lpm_counter_component|cntr_f4i:auto_generated|safe_q[2] CPU:inst2|CONTROL_DEVICE:inst|inst16~0 } "NODE_NAME" } } { "CONTROL_DEVICE.bdf" "" { Schematic "D:/University/6th sem/SiFO/kursach/CONTROL_DEVICE.bdf" { { 520 360 424 600 "inst16" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.198 ns) + CELL(0.053 ns) 3.137 ns CPU:inst2\|CONTROL_DEVICE:inst\|inst16~1 4 COMB LCCOMB_X1_Y11_N12 3 " "Info: 4: + IC(0.198 ns) + CELL(0.053 ns) = 3.137 ns; Loc. = LCCOMB_X1_Y11_N12; Fanout = 3; COMB Node = 'CPU:inst2\|CONTROL_DEVICE:inst\|inst16~1'" {  } { { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.251 ns" { CPU:inst2|CONTROL_DEVICE:inst|inst16~0 CPU:inst2|CONTROL_DEVICE:inst|inst16~1 } "NODE_NAME" } } { "CONTROL_DEVICE.bdf" "" { Schematic "D:/University/6th sem/SiFO/kursach/CONTROL_DEVICE.bdf" { { 520 360 424 600 "inst16" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.371 ns) + CELL(0.053 ns) 3.561 ns inst6 5 COMB LCCOMB_X1_Y11_N28 1 " "Info: 5: + IC(0.371 ns) + CELL(0.053 ns) = 3.561 ns; Loc. = LCCOMB_X1_Y11_N28; Fanout = 1; COMB Node = 'inst6'" {  } { { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.424 ns" { CPU:inst2|CONTROL_DEVICE:inst|inst16~1 inst6 } "NODE_NAME" } } { "CPU_WITH_MEMORY.bdf" "" { Schematic "D:/University/6th sem/SiFO/kursach/CPU_WITH_MEMORY.bdf" { { 512 -144 -80 560 "inst6" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.037 ns) + CELL(0.000 ns) 4.598 ns inst6~clkctrl 6 COMB CLKCTRL_G0 208 " "Info: 6: + IC(1.037 ns) + CELL(0.000 ns) = 4.598 ns; Loc. = CLKCTRL_G0; Fanout = 208; COMB Node = 'inst6~clkctrl'" {  } { { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "1.037 ns" { inst6 inst6~clkctrl } "NODE_NAME" } } { "CPU_WITH_MEMORY.bdf" "" { Schematic "D:/University/6th sem/SiFO/kursach/CPU_WITH_MEMORY.bdf" { { 512 -144 -80 560 "inst6" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.655 ns) + CELL(0.481 ns) 5.734 ns ROM:inst\|altsyncram:altsyncram_component\|altsyncram_ig71:auto_generated\|ram_block1a5~porta_address_reg10 7 MEM M4K_X8_Y17 1 " "Info: 7: + IC(0.655 ns) + CELL(0.481 ns) = 5.734 ns; Loc. = M4K_X8_Y17; Fanout = 1; MEM Node = 'ROM:inst\|altsyncram:altsyncram_component\|altsyncram_ig71:auto_generated\|ram_block1a5~porta_address_reg10'" {  } { { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "1.136 ns" { inst6~clkctrl ROM:inst|altsyncram:altsyncram_component|altsyncram_ig71:auto_generated|ram_block1a5~porta_address_reg10 } "NODE_NAME" } } { "db/altsyncram_ig71.tdf" "" { Text "D:/University/6th sem/SiFO/kursach/db/altsyncram_ig71.tdf" 134 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.307 ns ( 40.23 % ) " "Info: Total cell delay = 2.307 ns ( 40.23 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "3.427 ns ( 59.77 % ) " "Info: Total interconnect delay = 3.427 ns ( 59.77 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "5.734 ns" { clk CPU:inst2|CONTROL_DEVICE:inst|CPU_CYCLE_COUNTER:inst2|lpm_counter:lpm_counter_component|cntr_f4i:auto_generated|safe_q[2] CPU:inst2|CONTROL_DEVICE:inst|inst16~0 CPU:inst2|CONTROL_DEVICE:inst|inst16~1 inst6 inst6~clkctrl ROM:inst|altsyncram:altsyncram_component|altsyncram_ig71:auto_generated|ram_block1a5~porta_address_reg10 } "NODE_NAME" } } { "d:/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartus/quartus/bin/Technology_Viewer.qrui" "5.734 ns" { clk {} clk~combout {} CPU:inst2|CONTROL_DEVICE:inst|CPU_CYCLE_COUNTER:inst2|lpm_counter:lpm_counter_component|cntr_f4i:auto_generated|safe_q[2] {} CPU:inst2|CONTROL_DEVICE:inst|inst16~0 {} CPU:inst2|CONTROL_DEVICE:inst|inst16~1 {} inst6 {} inst6~clkctrl {} ROM:inst|altsyncram:altsyncram_component|altsyncram_ig71:auto_generated|ram_block1a5~porta_address_reg10 {} } { 0.000ns 0.000ns 0.838ns 0.328ns 0.198ns 0.371ns 1.037ns 0.655ns } { 0.000ns 0.854ns 0.712ns 0.154ns 0.053ns 0.053ns 0.000ns 0.481ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk source 2.473 ns - Shortest register " "Info: - Shortest clock path from clock \"clk\" to source register is 2.473 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.854 ns) 0.854 ns clk 1 CLK PIN_N20 8 " "Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = PIN_N20; Fanout = 8; CLK Node = 'clk'" {  } { { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "CPU_WITH_MEMORY.bdf" "" { Schematic "D:/University/6th sem/SiFO/kursach/CPU_WITH_MEMORY.bdf" { { 168 -584 -416 184 "clk" "" } { 272 -232 -56 288 "clk" "" } { 160 -416 -384 176 "clk" "" } { 144 -304 -240 160 "clk" "" } { 192 -304 -240 208 "clk" "" } { 512 -240 -144 528 "clk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.343 ns) + CELL(0.000 ns) 1.197 ns clk~clkctrl 2 COMB CLKCTRL_G3 12 " "Info: 2: + IC(0.343 ns) + CELL(0.000 ns) = 1.197 ns; Loc. = CLKCTRL_G3; Fanout = 12; COMB Node = 'clk~clkctrl'" {  } { { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.343 ns" { clk clk~clkctrl } "NODE_NAME" } } { "CPU_WITH_MEMORY.bdf" "" { Schematic "D:/University/6th sem/SiFO/kursach/CPU_WITH_MEMORY.bdf" { { 168 -584 -416 184 "clk" "" } { 272 -232 -56 288 "clk" "" } { 160 -416 -384 176 "clk" "" } { 144 -304 -240 160 "clk" "" } { 192 -304 -240 208 "clk" "" } { 512 -240 -144 528 "clk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.658 ns) + CELL(0.618 ns) 2.473 ns CPU:inst2\|CONTROL_DEVICE:inst\|NEW_IP_TEST:inst39\|lpm_counter:lpm_counter_component\|cntr_6bj:auto_generated\|safe_q\[10\] 3 REG LCFF_X6_Y17_N21 19 " "Info: 3: + IC(0.658 ns) + CELL(0.618 ns) = 2.473 ns; Loc. = LCFF_X6_Y17_N21; Fanout = 19; REG Node = 'CPU:inst2\|CONTROL_DEVICE:inst\|NEW_IP_TEST:inst39\|lpm_counter:lpm_counter_component\|cntr_6bj:auto_generated\|safe_q\[10\]'" {  } { { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "1.276 ns" { clk~clkctrl CPU:inst2|CONTROL_DEVICE:inst|NEW_IP_TEST:inst39|lpm_counter:lpm_counter_component|cntr_6bj:auto_generated|safe_q[10] } "NODE_NAME" } } { "db/cntr_6bj.tdf" "" { Text "D:/University/6th sem/SiFO/kursach/db/cntr_6bj.tdf" 139 8 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.472 ns ( 59.52 % ) " "Info: Total cell delay = 1.472 ns ( 59.52 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.001 ns ( 40.48 % ) " "Info: Total interconnect delay = 1.001 ns ( 40.48 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "2.473 ns" { clk clk~clkctrl CPU:inst2|CONTROL_DEVICE:inst|NEW_IP_TEST:inst39|lpm_counter:lpm_counter_component|cntr_6bj:auto_generated|safe_q[10] } "NODE_NAME" } } { "d:/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartus/quartus/bin/Technology_Viewer.qrui" "2.473 ns" { clk {} clk~combout {} clk~clkctrl {} CPU:inst2|CONTROL_DEVICE:inst|NEW_IP_TEST:inst39|lpm_counter:lpm_counter_component|cntr_6bj:auto_generated|safe_q[10] {} } { 0.000ns 0.000ns 0.343ns 0.658ns } { 0.000ns 0.854ns 0.000ns 0.618ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "5.734 ns" { clk CPU:inst2|CONTROL_DEVICE:inst|CPU_CYCLE_COUNTER:inst2|lpm_counter:lpm_counter_component|cntr_f4i:auto_generated|safe_q[2] CPU:inst2|CONTROL_DEVICE:inst|inst16~0 CPU:inst2|CONTROL_DEVICE:inst|inst16~1 inst6 inst6~clkctrl ROM:inst|altsyncram:altsyncram_component|altsyncram_ig71:auto_generated|ram_block1a5~porta_address_reg10 } "NODE_NAME" } } { "d:/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartus/quartus/bin/Technology_Viewer.qrui" "5.734 ns" { clk {} clk~combout {} CPU:inst2|CONTROL_DEVICE:inst|CPU_CYCLE_COUNTER:inst2|lpm_counter:lpm_counter_component|cntr_f4i:auto_generated|safe_q[2] {} CPU:inst2|CONTROL_DEVICE:inst|inst16~0 {} CPU:inst2|CONTROL_DEVICE:inst|inst16~1 {} inst6 {} inst6~clkctrl {} ROM:inst|altsyncram:altsyncram_component|altsyncram_ig71:auto_generated|ram_block1a5~porta_address_reg10 {} } { 0.000ns 0.000ns 0.838ns 0.328ns 0.198ns 0.371ns 1.037ns 0.655ns } { 0.000ns 0.854ns 0.712ns 0.154ns 0.053ns 0.053ns 0.000ns 0.481ns } "" } } { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "2.473 ns" { clk clk~clkctrl CPU:inst2|CONTROL_DEVICE:inst|NEW_IP_TEST:inst39|lpm_counter:lpm_counter_component|cntr_6bj:auto_generated|safe_q[10] } "NODE_NAME" } } { "d:/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartus/quartus/bin/Technology_Viewer.qrui" "2.473 ns" { clk {} clk~combout {} clk~clkctrl {} CPU:inst2|CONTROL_DEVICE:inst|NEW_IP_TEST:inst39|lpm_counter:lpm_counter_component|cntr_6bj:auto_generated|safe_q[10] {} } { 0.000ns 0.000ns 0.343ns 0.658ns } { 0.000ns 0.854ns 0.000ns 0.618ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.094 ns - " "Info: - Micro clock to output delay of source is 0.094 ns" {  } { { "db/cntr_6bj.tdf" "" { Text "D:/University/6th sem/SiFO/kursach/db/cntr_6bj.tdf" 139 8 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "0.612 ns - Shortest register memory " "Info: - Shortest register to memory delay is 0.612 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns CPU:inst2\|CONTROL_DEVICE:inst\|NEW_IP_TEST:inst39\|lpm_counter:lpm_counter_component\|cntr_6bj:auto_generated\|safe_q\[10\] 1 REG LCFF_X6_Y17_N21 19 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X6_Y17_N21; Fanout = 19; REG Node = 'CPU:inst2\|CONTROL_DEVICE:inst\|NEW_IP_TEST:inst39\|lpm_counter:lpm_counter_component\|cntr_6bj:auto_generated\|safe_q\[10\]'" {  } { { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { CPU:inst2|CONTROL_DEVICE:inst|NEW_IP_TEST:inst39|lpm_counter:lpm_counter_component|cntr_6bj:auto_generated|safe_q[10] } "NODE_NAME" } } { "db/cntr_6bj.tdf" "" { Text "D:/University/6th sem/SiFO/kursach/db/cntr_6bj.tdf" 139 8 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.509 ns) + CELL(0.103 ns) 0.612 ns ROM:inst\|altsyncram:altsyncram_component\|altsyncram_ig71:auto_generated\|ram_block1a5~porta_address_reg10 2 MEM M4K_X8_Y17 1 " "Info: 2: + IC(0.509 ns) + CELL(0.103 ns) = 0.612 ns; Loc. = M4K_X8_Y17; Fanout = 1; MEM Node = 'ROM:inst\|altsyncram:altsyncram_component\|altsyncram_ig71:auto_generated\|ram_block1a5~porta_address_reg10'" {  } { { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.612 ns" { CPU:inst2|CONTROL_DEVICE:inst|NEW_IP_TEST:inst39|lpm_counter:lpm_counter_component|cntr_6bj:auto_generated|safe_q[10] ROM:inst|altsyncram:altsyncram_component|altsyncram_ig71:auto_generated|ram_block1a5~porta_address_reg10 } "NODE_NAME" } } { "db/altsyncram_ig71.tdf" "" { Text "D:/University/6th sem/SiFO/kursach/db/altsyncram_ig71.tdf" 134 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.103 ns ( 16.83 % ) " "Info: Total cell delay = 0.103 ns ( 16.83 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.509 ns ( 83.17 % ) " "Info: Total interconnect delay = 0.509 ns ( 83.17 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.612 ns" { CPU:inst2|CONTROL_DEVICE:inst|NEW_IP_TEST:inst39|lpm_counter:lpm_counter_component|cntr_6bj:auto_generated|safe_q[10] ROM:inst|altsyncram:altsyncram_component|altsyncram_ig71:auto_generated|ram_block1a5~porta_address_reg10 } "NODE_NAME" } } { "d:/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartus/quartus/bin/Technology_Viewer.qrui" "0.612 ns" { CPU:inst2|CONTROL_DEVICE:inst|NEW_IP_TEST:inst39|lpm_counter:lpm_counter_component|cntr_6bj:auto_generated|safe_q[10] {} ROM:inst|altsyncram:altsyncram_component|altsyncram_ig71:auto_generated|ram_block1a5~porta_address_reg10 {} } { 0.000ns 0.509ns } { 0.000ns 0.103ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TH_DELAY" "0.203 ns + " "Info: + Micro hold delay of destination is 0.203 ns" {  } { { "db/altsyncram_ig71.tdf" "" { Text "D:/University/6th sem/SiFO/kursach/db/altsyncram_ig71.tdf" 134 2 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_INVERTED_CLOCK_FOUND" "" "Info: Delay path is controlled by inverted clocks -- if clock duty cycle is 50%, fmax is divided by two" {  } { { "db/cntr_6bj.tdf" "" { Text "D:/University/6th sem/SiFO/kursach/db/cntr_6bj.tdf" 139 8 0 } } { "db/altsyncram_ig71.tdf" "" { Text "D:/University/6th sem/SiFO/kursach/db/altsyncram_ig71.tdf" 134 2 0 } }  } 0 0 "Delay path is controlled by inverted clocks -- if clock duty cycle is 50%, fmax is divided by two" 0 0 "" 0 -1}  } { { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "5.734 ns" { clk CPU:inst2|CONTROL_DEVICE:inst|CPU_CYCLE_COUNTER:inst2|lpm_counter:lpm_counter_component|cntr_f4i:auto_generated|safe_q[2] CPU:inst2|CONTROL_DEVICE:inst|inst16~0 CPU:inst2|CONTROL_DEVICE:inst|inst16~1 inst6 inst6~clkctrl ROM:inst|altsyncram:altsyncram_component|altsyncram_ig71:auto_generated|ram_block1a5~porta_address_reg10 } "NODE_NAME" } } { "d:/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartus/quartus/bin/Technology_Viewer.qrui" "5.734 ns" { clk {} clk~combout {} CPU:inst2|CONTROL_DEVICE:inst|CPU_CYCLE_COUNTER:inst2|lpm_counter:lpm_counter_component|cntr_f4i:auto_generated|safe_q[2] {} CPU:inst2|CONTROL_DEVICE:inst|inst16~0 {} CPU:inst2|CONTROL_DEVICE:inst|inst16~1 {} inst6 {} inst6~clkctrl {} ROM:inst|altsyncram:altsyncram_component|altsyncram_ig71:auto_generated|ram_block1a5~porta_address_reg10 {} } { 0.000ns 0.000ns 0.838ns 0.328ns 0.198ns 0.371ns 1.037ns 0.655ns } { 0.000ns 0.854ns 0.712ns 0.154ns 0.053ns 0.053ns 0.000ns 0.481ns } "" } } { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "2.473 ns" { clk clk~clkctrl CPU:inst2|CONTROL_DEVICE:inst|NEW_IP_TEST:inst39|lpm_counter:lpm_counter_component|cntr_6bj:auto_generated|safe_q[10] } "NODE_NAME" } } { "d:/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartus/quartus/bin/Technology_Viewer.qrui" "2.473 ns" { clk {} clk~combout {} clk~clkctrl {} CPU:inst2|CONTROL_DEVICE:inst|NEW_IP_TEST:inst39|lpm_counter:lpm_counter_component|cntr_6bj:auto_generated|safe_q[10] {} } { 0.000ns 0.000ns 0.343ns 0.658ns } { 0.000ns 0.854ns 0.000ns 0.618ns } "" } } { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.612 ns" { CPU:inst2|CONTROL_DEVICE:inst|NEW_IP_TEST:inst39|lpm_counter:lpm_counter_component|cntr_6bj:auto_generated|safe_q[10] ROM:inst|altsyncram:altsyncram_component|altsyncram_ig71:auto_generated|ram_block1a5~porta_address_reg10 } "NODE_NAME" } } { "d:/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartus/quartus/bin/Technology_Viewer.qrui" "0.612 ns" { CPU:inst2|CONTROL_DEVICE:inst|NEW_IP_TEST:inst39|lpm_counter:lpm_counter_component|cntr_6bj:auto_generated|safe_q[10] {} ROM:inst|altsyncram:altsyncram_component|altsyncram_ig71:auto_generated|ram_block1a5~porta_address_reg10 {} } { 0.000ns 0.509ns } { 0.000ns 0.103ns } "" } }  } 0 0 "Found hold time violation between source  pin or register \"%1!s!\" and destination pin or register \"%2!s!\" for clock \"%3!s!\" (Hold time is %4!s!)" 0 0 "" 0 -1}
{ "Info" "ITDB_TSU_RESULT" "CPU:inst2\|CONTROL_DEVICE:inst\|NEW_IP_TEST:inst39\|lpm_counter:lpm_counter_component\|cntr_6bj:auto_generated\|safe_q\[0\] flag\[2\] clk 3.977 ns register " "Info: tsu for register \"CPU:inst2\|CONTROL_DEVICE:inst\|NEW_IP_TEST:inst39\|lpm_counter:lpm_counter_component\|cntr_6bj:auto_generated\|safe_q\[0\]\" (data pin = \"flag\[2\]\", clock pin = \"clk\") is 3.977 ns" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "6.360 ns + Longest pin register " "Info: + Longest pin to register delay is 6.360 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.817 ns) 0.817 ns flag\[2\] 1 PIN PIN_H16 1 " "Info: 1: + IC(0.000 ns) + CELL(0.817 ns) = 0.817 ns; Loc. = PIN_H16; Fanout = 1; PIN Node = 'flag\[2\]'" {  } { { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { flag[2] } "NODE_NAME" } } { "CPU_WITH_MEMORY.bdf" "" { Schematic "D:/University/6th sem/SiFO/kursach/CPU_WITH_MEMORY.bdf" { { 400 -240 -72 416 "flag\[2..0\]" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(4.368 ns) + CELL(0.357 ns) 5.542 ns CPU:inst2\|CONTROL_DEVICE:inst\|inst23~0 2 COMB LCCOMB_X5_Y17_N20 12 " "Info: 2: + IC(4.368 ns) + CELL(0.357 ns) = 5.542 ns; Loc. = LCCOMB_X5_Y17_N20; Fanout = 12; COMB Node = 'CPU:inst2\|CONTROL_DEVICE:inst\|inst23~0'" {  } { { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "4.725 ns" { flag[2] CPU:inst2|CONTROL_DEVICE:inst|inst23~0 } "NODE_NAME" } } { "CONTROL_DEVICE.bdf" "" { Schematic "D:/University/6th sem/SiFO/kursach/CONTROL_DEVICE.bdf" { { 864 1184 1248 912 "inst23" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.315 ns) + CELL(0.503 ns) 6.360 ns CPU:inst2\|CONTROL_DEVICE:inst\|NEW_IP_TEST:inst39\|lpm_counter:lpm_counter_component\|cntr_6bj:auto_generated\|safe_q\[0\] 3 REG LCFF_X6_Y17_N1 19 " "Info: 3: + IC(0.315 ns) + CELL(0.503 ns) = 6.360 ns; Loc. = LCFF_X6_Y17_N1; Fanout = 19; REG Node = 'CPU:inst2\|CONTROL_DEVICE:inst\|NEW_IP_TEST:inst39\|lpm_counter:lpm_counter_component\|cntr_6bj:auto_generated\|safe_q\[0\]'" {  } { { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.818 ns" { CPU:inst2|CONTROL_DEVICE:inst|inst23~0 CPU:inst2|CONTROL_DEVICE:inst|NEW_IP_TEST:inst39|lpm_counter:lpm_counter_component|cntr_6bj:auto_generated|safe_q[0] } "NODE_NAME" } } { "db/cntr_6bj.tdf" "" { Text "D:/University/6th sem/SiFO/kursach/db/cntr_6bj.tdf" 139 8 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.677 ns ( 26.37 % ) " "Info: Total cell delay = 1.677 ns ( 26.37 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "4.683 ns ( 73.63 % ) " "Info: Total interconnect delay = 4.683 ns ( 73.63 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "6.360 ns" { flag[2] CPU:inst2|CONTROL_DEVICE:inst|inst23~0 CPU:inst2|CONTROL_DEVICE:inst|NEW_IP_TEST:inst39|lpm_counter:lpm_counter_component|cntr_6bj:auto_generated|safe_q[0] } "NODE_NAME" } } { "d:/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartus/quartus/bin/Technology_Viewer.qrui" "6.360 ns" { flag[2] {} flag[2]~combout {} CPU:inst2|CONTROL_DEVICE:inst|inst23~0 {} CPU:inst2|CONTROL_DEVICE:inst|NEW_IP_TEST:inst39|lpm_counter:lpm_counter_component|cntr_6bj:auto_generated|safe_q[0] {} } { 0.000ns 0.000ns 4.368ns 0.315ns } { 0.000ns 0.817ns 0.357ns 0.503ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "0.090 ns + " "Info: + Micro setup delay of destination is 0.090 ns" {  } { { "db/cntr_6bj.tdf" "" { Text "D:/University/6th sem/SiFO/kursach/db/cntr_6bj.tdf" 139 8 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk destination 2.473 ns - Shortest register " "Info: - Shortest clock path from clock \"clk\" to destination register is 2.473 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.854 ns) 0.854 ns clk 1 CLK PIN_N20 8 " "Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = PIN_N20; Fanout = 8; CLK Node = 'clk'" {  } { { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "CPU_WITH_MEMORY.bdf" "" { Schematic "D:/University/6th sem/SiFO/kursach/CPU_WITH_MEMORY.bdf" { { 168 -584 -416 184 "clk" "" } { 272 -232 -56 288 "clk" "" } { 160 -416 -384 176 "clk" "" } { 144 -304 -240 160 "clk" "" } { 192 -304 -240 208 "clk" "" } { 512 -240 -144 528 "clk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.343 ns) + CELL(0.000 ns) 1.197 ns clk~clkctrl 2 COMB CLKCTRL_G3 12 " "Info: 2: + IC(0.343 ns) + CELL(0.000 ns) = 1.197 ns; Loc. = CLKCTRL_G3; Fanout = 12; COMB Node = 'clk~clkctrl'" {  } { { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.343 ns" { clk clk~clkctrl } "NODE_NAME" } } { "CPU_WITH_MEMORY.bdf" "" { Schematic "D:/University/6th sem/SiFO/kursach/CPU_WITH_MEMORY.bdf" { { 168 -584 -416 184 "clk" "" } { 272 -232 -56 288 "clk" "" } { 160 -416 -384 176 "clk" "" } { 144 -304 -240 160 "clk" "" } { 192 -304 -240 208 "clk" "" } { 512 -240 -144 528 "clk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.658 ns) + CELL(0.618 ns) 2.473 ns CPU:inst2\|CONTROL_DEVICE:inst\|NEW_IP_TEST:inst39\|lpm_counter:lpm_counter_component\|cntr_6bj:auto_generated\|safe_q\[0\] 3 REG LCFF_X6_Y17_N1 19 " "Info: 3: + IC(0.658 ns) + CELL(0.618 ns) = 2.473 ns; Loc. = LCFF_X6_Y17_N1; Fanout = 19; REG Node = 'CPU:inst2\|CONTROL_DEVICE:inst\|NEW_IP_TEST:inst39\|lpm_counter:lpm_counter_component\|cntr_6bj:auto_generated\|safe_q\[0\]'" {  } { { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "1.276 ns" { clk~clkctrl CPU:inst2|CONTROL_DEVICE:inst|NEW_IP_TEST:inst39|lpm_counter:lpm_counter_component|cntr_6bj:auto_generated|safe_q[0] } "NODE_NAME" } } { "db/cntr_6bj.tdf" "" { Text "D:/University/6th sem/SiFO/kursach/db/cntr_6bj.tdf" 139 8 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.472 ns ( 59.52 % ) " "Info: Total cell delay = 1.472 ns ( 59.52 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.001 ns ( 40.48 % ) " "Info: Total interconnect delay = 1.001 ns ( 40.48 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "2.473 ns" { clk clk~clkctrl CPU:inst2|CONTROL_DEVICE:inst|NEW_IP_TEST:inst39|lpm_counter:lpm_counter_component|cntr_6bj:auto_generated|safe_q[0] } "NODE_NAME" } } { "d:/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartus/quartus/bin/Technology_Viewer.qrui" "2.473 ns" { clk {} clk~combout {} clk~clkctrl {} CPU:inst2|CONTROL_DEVICE:inst|NEW_IP_TEST:inst39|lpm_counter:lpm_counter_component|cntr_6bj:auto_generated|safe_q[0] {} } { 0.000ns 0.000ns 0.343ns 0.658ns } { 0.000ns 0.854ns 0.000ns 0.618ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "6.360 ns" { flag[2] CPU:inst2|CONTROL_DEVICE:inst|inst23~0 CPU:inst2|CONTROL_DEVICE:inst|NEW_IP_TEST:inst39|lpm_counter:lpm_counter_component|cntr_6bj:auto_generated|safe_q[0] } "NODE_NAME" } } { "d:/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartus/quartus/bin/Technology_Viewer.qrui" "6.360 ns" { flag[2] {} flag[2]~combout {} CPU:inst2|CONTROL_DEVICE:inst|inst23~0 {} CPU:inst2|CONTROL_DEVICE:inst|NEW_IP_TEST:inst39|lpm_counter:lpm_counter_component|cntr_6bj:auto_generated|safe_q[0] {} } { 0.000ns 0.000ns 4.368ns 0.315ns } { 0.000ns 0.817ns 0.357ns 0.503ns } "" } } { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "2.473 ns" { clk clk~clkctrl CPU:inst2|CONTROL_DEVICE:inst|NEW_IP_TEST:inst39|lpm_counter:lpm_counter_component|cntr_6bj:auto_generated|safe_q[0] } "NODE_NAME" } } { "d:/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartus/quartus/bin/Technology_Viewer.qrui" "2.473 ns" { clk {} clk~combout {} clk~clkctrl {} CPU:inst2|CONTROL_DEVICE:inst|NEW_IP_TEST:inst39|lpm_counter:lpm_counter_component|cntr_6bj:auto_generated|safe_q[0] {} } { 0.000ns 0.000ns 0.343ns 0.658ns } { 0.000ns 0.854ns 0.000ns 0.618ns } "" } }  } 0 0 "tsu for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TCO_RESULT" "clk command_data_bus\[4\] ROM:inst\|altsyncram:altsyncram_component\|altsyncram_ig71:auto_generated\|q_a\[4\] 10.735 ns memory " "Info: tco from clock \"clk\" to destination pin \"command_data_bus\[4\]\" through memory \"ROM:inst\|altsyncram:altsyncram_component\|altsyncram_ig71:auto_generated\|q_a\[4\]\" is 10.735 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk source 5.714 ns + Longest memory " "Info: + Longest clock path from clock \"clk\" to source memory is 5.714 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.854 ns) 0.854 ns clk 1 CLK PIN_N20 8 " "Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = PIN_N20; Fanout = 8; CLK Node = 'clk'" {  } { { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "CPU_WITH_MEMORY.bdf" "" { Schematic "D:/University/6th sem/SiFO/kursach/CPU_WITH_MEMORY.bdf" { { 168 -584 -416 184 "clk" "" } { 272 -232 -56 288 "clk" "" } { 160 -416 -384 176 "clk" "" } { 144 -304 -240 160 "clk" "" } { 192 -304 -240 208 "clk" "" } { 512 -240 -144 528 "clk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.838 ns) + CELL(0.712 ns) 2.404 ns CPU:inst2\|CONTROL_DEVICE:inst\|CPU_CYCLE_COUNTER:inst2\|lpm_counter:lpm_counter_component\|cntr_f4i:auto_generated\|safe_q\[2\] 2 REG LCFF_X1_Y11_N5 7 " "Info: 2: + IC(0.838 ns) + CELL(0.712 ns) = 2.404 ns; Loc. = LCFF_X1_Y11_N5; Fanout = 7; REG Node = 'CPU:inst2\|CONTROL_DEVICE:inst\|CPU_CYCLE_COUNTER:inst2\|lpm_counter:lpm_counter_component\|cntr_f4i:auto_generated\|safe_q\[2\]'" {  } { { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "1.550 ns" { clk CPU:inst2|CONTROL_DEVICE:inst|CPU_CYCLE_COUNTER:inst2|lpm_counter:lpm_counter_component|cntr_f4i:auto_generated|safe_q[2] } "NODE_NAME" } } { "db/cntr_f4i.tdf" "" { Text "D:/University/6th sem/SiFO/kursach/db/cntr_f4i.tdf" 73 8 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.328 ns) + CELL(0.154 ns) 2.886 ns CPU:inst2\|CONTROL_DEVICE:inst\|inst16~0 3 COMB LCCOMB_X1_Y11_N26 1 " "Info: 3: + IC(0.328 ns) + CELL(0.154 ns) = 2.886 ns; Loc. = LCCOMB_X1_Y11_N26; Fanout = 1; COMB Node = 'CPU:inst2\|CONTROL_DEVICE:inst\|inst16~0'" {  } { { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.482 ns" { CPU:inst2|CONTROL_DEVICE:inst|CPU_CYCLE_COUNTER:inst2|lpm_counter:lpm_counter_component|cntr_f4i:auto_generated|safe_q[2] CPU:inst2|CONTROL_DEVICE:inst|inst16~0 } "NODE_NAME" } } { "CONTROL_DEVICE.bdf" "" { Schematic "D:/University/6th sem/SiFO/kursach/CONTROL_DEVICE.bdf" { { 520 360 424 600 "inst16" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.198 ns) + CELL(0.053 ns) 3.137 ns CPU:inst2\|CONTROL_DEVICE:inst\|inst16~1 4 COMB LCCOMB_X1_Y11_N12 3 " "Info: 4: + IC(0.198 ns) + CELL(0.053 ns) = 3.137 ns; Loc. = LCCOMB_X1_Y11_N12; Fanout = 3; COMB Node = 'CPU:inst2\|CONTROL_DEVICE:inst\|inst16~1'" {  } { { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.251 ns" { CPU:inst2|CONTROL_DEVICE:inst|inst16~0 CPU:inst2|CONTROL_DEVICE:inst|inst16~1 } "NODE_NAME" } } { "CONTROL_DEVICE.bdf" "" { Schematic "D:/University/6th sem/SiFO/kursach/CONTROL_DEVICE.bdf" { { 520 360 424 600 "inst16" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.371 ns) + CELL(0.053 ns) 3.561 ns inst6 5 COMB LCCOMB_X1_Y11_N28 1 " "Info: 5: + IC(0.371 ns) + CELL(0.053 ns) = 3.561 ns; Loc. = LCCOMB_X1_Y11_N28; Fanout = 1; COMB Node = 'inst6'" {  } { { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.424 ns" { CPU:inst2|CONTROL_DEVICE:inst|inst16~1 inst6 } "NODE_NAME" } } { "CPU_WITH_MEMORY.bdf" "" { Schematic "D:/University/6th sem/SiFO/kursach/CPU_WITH_MEMORY.bdf" { { 512 -144 -80 560 "inst6" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.037 ns) + CELL(0.000 ns) 4.598 ns inst6~clkctrl 6 COMB CLKCTRL_G0 208 " "Info: 6: + IC(1.037 ns) + CELL(0.000 ns) = 4.598 ns; Loc. = CLKCTRL_G0; Fanout = 208; COMB Node = 'inst6~clkctrl'" {  } { { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "1.037 ns" { inst6 inst6~clkctrl } "NODE_NAME" } } { "CPU_WITH_MEMORY.bdf" "" { Schematic "D:/University/6th sem/SiFO/kursach/CPU_WITH_MEMORY.bdf" { { 512 -144 -80 560 "inst6" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.644 ns) + CELL(0.472 ns) 5.714 ns ROM:inst\|altsyncram:altsyncram_component\|altsyncram_ig71:auto_generated\|q_a\[4\] 7 MEM M4K_X20_Y17 2 " "Info: 7: + IC(0.644 ns) + CELL(0.472 ns) = 5.714 ns; Loc. = M4K_X20_Y17; Fanout = 2; MEM Node = 'ROM:inst\|altsyncram:altsyncram_component\|altsyncram_ig71:auto_generated\|q_a\[4\]'" {  } { { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "1.116 ns" { inst6~clkctrl ROM:inst|altsyncram:altsyncram_component|altsyncram_ig71:auto_generated|q_a[4] } "NODE_NAME" } } { "db/altsyncram_ig71.tdf" "" { Text "D:/University/6th sem/SiFO/kursach/db/altsyncram_ig71.tdf" 31 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.298 ns ( 40.22 % ) " "Info: Total cell delay = 2.298 ns ( 40.22 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "3.416 ns ( 59.78 % ) " "Info: Total interconnect delay = 3.416 ns ( 59.78 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "5.714 ns" { clk CPU:inst2|CONTROL_DEVICE:inst|CPU_CYCLE_COUNTER:inst2|lpm_counter:lpm_counter_component|cntr_f4i:auto_generated|safe_q[2] CPU:inst2|CONTROL_DEVICE:inst|inst16~0 CPU:inst2|CONTROL_DEVICE:inst|inst16~1 inst6 inst6~clkctrl ROM:inst|altsyncram:altsyncram_component|altsyncram_ig71:auto_generated|q_a[4] } "NODE_NAME" } } { "d:/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartus/quartus/bin/Technology_Viewer.qrui" "5.714 ns" { clk {} clk~combout {} CPU:inst2|CONTROL_DEVICE:inst|CPU_CYCLE_COUNTER:inst2|lpm_counter:lpm_counter_component|cntr_f4i:auto_generated|safe_q[2] {} CPU:inst2|CONTROL_DEVICE:inst|inst16~0 {} CPU:inst2|CONTROL_DEVICE:inst|inst16~1 {} inst6 {} inst6~clkctrl {} ROM:inst|altsyncram:altsyncram_component|altsyncram_ig71:auto_generated|q_a[4] {} } { 0.000ns 0.000ns 0.838ns 0.328ns 0.198ns 0.371ns 1.037ns 0.644ns } { 0.000ns 0.854ns 0.712ns 0.154ns 0.053ns 0.053ns 0.000ns 0.472ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.136 ns + " "Info: + Micro clock to output delay of source is 0.136 ns" {  } { { "db/altsyncram_ig71.tdf" "" { Text "D:/University/6th sem/SiFO/kursach/db/altsyncram_ig71.tdf" 31 2 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "4.885 ns + Longest memory pin " "Info: + Longest memory to pin delay is 4.885 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.051 ns) 0.051 ns ROM:inst\|altsyncram:altsyncram_component\|altsyncram_ig71:auto_generated\|q_a\[4\] 1 MEM M4K_X20_Y17 2 " "Info: 1: + IC(0.000 ns) + CELL(0.051 ns) = 0.051 ns; Loc. = M4K_X20_Y17; Fanout = 2; MEM Node = 'ROM:inst\|altsyncram:altsyncram_component\|altsyncram_ig71:auto_generated\|q_a\[4\]'" {  } { { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { ROM:inst|altsyncram:altsyncram_component|altsyncram_ig71:auto_generated|q_a[4] } "NODE_NAME" } } { "db/altsyncram_ig71.tdf" "" { Text "D:/University/6th sem/SiFO/kursach/db/altsyncram_ig71.tdf" 31 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.882 ns) + CELL(1.952 ns) 4.885 ns command_data_bus\[4\] 2 PIN PIN_V10 0 " "Info: 2: + IC(2.882 ns) + CELL(1.952 ns) = 4.885 ns; Loc. = PIN_V10; Fanout = 0; PIN Node = 'command_data_bus\[4\]'" {  } { { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "4.834 ns" { ROM:inst|altsyncram:altsyncram_component|altsyncram_ig71:auto_generated|q_a[4] command_data_bus[4] } "NODE_NAME" } } { "CPU_WITH_MEMORY.bdf" "" { Schematic "D:/University/6th sem/SiFO/kursach/CPU_WITH_MEMORY.bdf" { { 656 264 489 672 "command_data_bus\[15..0\]" "" } { 344 -232 -48 360 "command_data_bus\[15..0\]" "" } { 648 112 264 664 "command_data_bus\[15..0\]" "" } { 504 160 330 520 "command_data_bus\[15..0\]" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.003 ns ( 41.00 % ) " "Info: Total cell delay = 2.003 ns ( 41.00 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "2.882 ns ( 59.00 % ) " "Info: Total interconnect delay = 2.882 ns ( 59.00 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "4.885 ns" { ROM:inst|altsyncram:altsyncram_component|altsyncram_ig71:auto_generated|q_a[4] command_data_bus[4] } "NODE_NAME" } } { "d:/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartus/quartus/bin/Technology_Viewer.qrui" "4.885 ns" { ROM:inst|altsyncram:altsyncram_component|altsyncram_ig71:auto_generated|q_a[4] {} command_data_bus[4] {} } { 0.000ns 2.882ns } { 0.051ns 1.952ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "5.714 ns" { clk CPU:inst2|CONTROL_DEVICE:inst|CPU_CYCLE_COUNTER:inst2|lpm_counter:lpm_counter_component|cntr_f4i:auto_generated|safe_q[2] CPU:inst2|CONTROL_DEVICE:inst|inst16~0 CPU:inst2|CONTROL_DEVICE:inst|inst16~1 inst6 inst6~clkctrl ROM:inst|altsyncram:altsyncram_component|altsyncram_ig71:auto_generated|q_a[4] } "NODE_NAME" } } { "d:/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartus/quartus/bin/Technology_Viewer.qrui" "5.714 ns" { clk {} clk~combout {} CPU:inst2|CONTROL_DEVICE:inst|CPU_CYCLE_COUNTER:inst2|lpm_counter:lpm_counter_component|cntr_f4i:auto_generated|safe_q[2] {} CPU:inst2|CONTROL_DEVICE:inst|inst16~0 {} CPU:inst2|CONTROL_DEVICE:inst|inst16~1 {} inst6 {} inst6~clkctrl {} ROM:inst|altsyncram:altsyncram_component|altsyncram_ig71:auto_generated|q_a[4] {} } { 0.000ns 0.000ns 0.838ns 0.328ns 0.198ns 0.371ns 1.037ns 0.644ns } { 0.000ns 0.854ns 0.712ns 0.154ns 0.053ns 0.053ns 0.000ns 0.472ns } "" } } { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "4.885 ns" { ROM:inst|altsyncram:altsyncram_component|altsyncram_ig71:auto_generated|q_a[4] command_data_bus[4] } "NODE_NAME" } } { "d:/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartus/quartus/bin/Technology_Viewer.qrui" "4.885 ns" { ROM:inst|altsyncram:altsyncram_component|altsyncram_ig71:auto_generated|q_a[4] {} command_data_bus[4] {} } { 0.000ns 2.882ns } { 0.051ns 1.952ns } "" } }  } 0 0 "tco from clock \"%1!s!\" to destination pin \"%2!s!\" through %5!s! \"%3!s!\" is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_TH_RESULT" "CPU:inst2\|CONTROL_DEVICE:inst\|NEW_IP_TEST:inst39\|lpm_counter:lpm_counter_component\|cntr_6bj:auto_generated\|safe_q\[0\] flag\[2\] clk -3.738 ns register " "Info: th for register \"CPU:inst2\|CONTROL_DEVICE:inst\|NEW_IP_TEST:inst39\|lpm_counter:lpm_counter_component\|cntr_6bj:auto_generated\|safe_q\[0\]\" (data pin = \"flag\[2\]\", clock pin = \"clk\") is -3.738 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk destination 2.473 ns + Longest register " "Info: + Longest clock path from clock \"clk\" to destination register is 2.473 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.854 ns) 0.854 ns clk 1 CLK PIN_N20 8 " "Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = PIN_N20; Fanout = 8; CLK Node = 'clk'" {  } { { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "CPU_WITH_MEMORY.bdf" "" { Schematic "D:/University/6th sem/SiFO/kursach/CPU_WITH_MEMORY.bdf" { { 168 -584 -416 184 "clk" "" } { 272 -232 -56 288 "clk" "" } { 160 -416 -384 176 "clk" "" } { 144 -304 -240 160 "clk" "" } { 192 -304 -240 208 "clk" "" } { 512 -240 -144 528 "clk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.343 ns) + CELL(0.000 ns) 1.197 ns clk~clkctrl 2 COMB CLKCTRL_G3 12 " "Info: 2: + IC(0.343 ns) + CELL(0.000 ns) = 1.197 ns; Loc. = CLKCTRL_G3; Fanout = 12; COMB Node = 'clk~clkctrl'" {  } { { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.343 ns" { clk clk~clkctrl } "NODE_NAME" } } { "CPU_WITH_MEMORY.bdf" "" { Schematic "D:/University/6th sem/SiFO/kursach/CPU_WITH_MEMORY.bdf" { { 168 -584 -416 184 "clk" "" } { 272 -232 -56 288 "clk" "" } { 160 -416 -384 176 "clk" "" } { 144 -304 -240 160 "clk" "" } { 192 -304 -240 208 "clk" "" } { 512 -240 -144 528 "clk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.658 ns) + CELL(0.618 ns) 2.473 ns CPU:inst2\|CONTROL_DEVICE:inst\|NEW_IP_TEST:inst39\|lpm_counter:lpm_counter_component\|cntr_6bj:auto_generated\|safe_q\[0\] 3 REG LCFF_X6_Y17_N1 19 " "Info: 3: + IC(0.658 ns) + CELL(0.618 ns) = 2.473 ns; Loc. = LCFF_X6_Y17_N1; Fanout = 19; REG Node = 'CPU:inst2\|CONTROL_DEVICE:inst\|NEW_IP_TEST:inst39\|lpm_counter:lpm_counter_component\|cntr_6bj:auto_generated\|safe_q\[0\]'" {  } { { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "1.276 ns" { clk~clkctrl CPU:inst2|CONTROL_DEVICE:inst|NEW_IP_TEST:inst39|lpm_counter:lpm_counter_component|cntr_6bj:auto_generated|safe_q[0] } "NODE_NAME" } } { "db/cntr_6bj.tdf" "" { Text "D:/University/6th sem/SiFO/kursach/db/cntr_6bj.tdf" 139 8 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.472 ns ( 59.52 % ) " "Info: Total cell delay = 1.472 ns ( 59.52 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.001 ns ( 40.48 % ) " "Info: Total interconnect delay = 1.001 ns ( 40.48 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "2.473 ns" { clk clk~clkctrl CPU:inst2|CONTROL_DEVICE:inst|NEW_IP_TEST:inst39|lpm_counter:lpm_counter_component|cntr_6bj:auto_generated|safe_q[0] } "NODE_NAME" } } { "d:/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartus/quartus/bin/Technology_Viewer.qrui" "2.473 ns" { clk {} clk~combout {} clk~clkctrl {} CPU:inst2|CONTROL_DEVICE:inst|NEW_IP_TEST:inst39|lpm_counter:lpm_counter_component|cntr_6bj:auto_generated|safe_q[0] {} } { 0.000ns 0.000ns 0.343ns 0.658ns } { 0.000ns 0.854ns 0.000ns 0.618ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TH_DELAY" "0.149 ns + " "Info: + Micro hold delay of destination is 0.149 ns" {  } { { "db/cntr_6bj.tdf" "" { Text "D:/University/6th sem/SiFO/kursach/db/cntr_6bj.tdf" 139 8 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "6.360 ns - Shortest pin register " "Info: - Shortest pin to register delay is 6.360 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.817 ns) 0.817 ns flag\[2\] 1 PIN PIN_H16 1 " "Info: 1: + IC(0.000 ns) + CELL(0.817 ns) = 0.817 ns; Loc. = PIN_H16; Fanout = 1; PIN Node = 'flag\[2\]'" {  } { { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { flag[2] } "NODE_NAME" } } { "CPU_WITH_MEMORY.bdf" "" { Schematic "D:/University/6th sem/SiFO/kursach/CPU_WITH_MEMORY.bdf" { { 400 -240 -72 416 "flag\[2..0\]" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(4.368 ns) + CELL(0.357 ns) 5.542 ns CPU:inst2\|CONTROL_DEVICE:inst\|inst23~0 2 COMB LCCOMB_X5_Y17_N20 12 " "Info: 2: + IC(4.368 ns) + CELL(0.357 ns) = 5.542 ns; Loc. = LCCOMB_X5_Y17_N20; Fanout = 12; COMB Node = 'CPU:inst2\|CONTROL_DEVICE:inst\|inst23~0'" {  } { { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "4.725 ns" { flag[2] CPU:inst2|CONTROL_DEVICE:inst|inst23~0 } "NODE_NAME" } } { "CONTROL_DEVICE.bdf" "" { Schematic "D:/University/6th sem/SiFO/kursach/CONTROL_DEVICE.bdf" { { 864 1184 1248 912 "inst23" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.315 ns) + CELL(0.503 ns) 6.360 ns CPU:inst2\|CONTROL_DEVICE:inst\|NEW_IP_TEST:inst39\|lpm_counter:lpm_counter_component\|cntr_6bj:auto_generated\|safe_q\[0\] 3 REG LCFF_X6_Y17_N1 19 " "Info: 3: + IC(0.315 ns) + CELL(0.503 ns) = 6.360 ns; Loc. = LCFF_X6_Y17_N1; Fanout = 19; REG Node = 'CPU:inst2\|CONTROL_DEVICE:inst\|NEW_IP_TEST:inst39\|lpm_counter:lpm_counter_component\|cntr_6bj:auto_generated\|safe_q\[0\]'" {  } { { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.818 ns" { CPU:inst2|CONTROL_DEVICE:inst|inst23~0 CPU:inst2|CONTROL_DEVICE:inst|NEW_IP_TEST:inst39|lpm_counter:lpm_counter_component|cntr_6bj:auto_generated|safe_q[0] } "NODE_NAME" } } { "db/cntr_6bj.tdf" "" { Text "D:/University/6th sem/SiFO/kursach/db/cntr_6bj.tdf" 139 8 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.677 ns ( 26.37 % ) " "Info: Total cell delay = 1.677 ns ( 26.37 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "4.683 ns ( 73.63 % ) " "Info: Total interconnect delay = 4.683 ns ( 73.63 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "6.360 ns" { flag[2] CPU:inst2|CONTROL_DEVICE:inst|inst23~0 CPU:inst2|CONTROL_DEVICE:inst|NEW_IP_TEST:inst39|lpm_counter:lpm_counter_component|cntr_6bj:auto_generated|safe_q[0] } "NODE_NAME" } } { "d:/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartus/quartus/bin/Technology_Viewer.qrui" "6.360 ns" { flag[2] {} flag[2]~combout {} CPU:inst2|CONTROL_DEVICE:inst|inst23~0 {} CPU:inst2|CONTROL_DEVICE:inst|NEW_IP_TEST:inst39|lpm_counter:lpm_counter_component|cntr_6bj:auto_generated|safe_q[0] {} } { 0.000ns 0.000ns 4.368ns 0.315ns } { 0.000ns 0.817ns 0.357ns 0.503ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "2.473 ns" { clk clk~clkctrl CPU:inst2|CONTROL_DEVICE:inst|NEW_IP_TEST:inst39|lpm_counter:lpm_counter_component|cntr_6bj:auto_generated|safe_q[0] } "NODE_NAME" } } { "d:/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartus/quartus/bin/Technology_Viewer.qrui" "2.473 ns" { clk {} clk~combout {} clk~clkctrl {} CPU:inst2|CONTROL_DEVICE:inst|NEW_IP_TEST:inst39|lpm_counter:lpm_counter_component|cntr_6bj:auto_generated|safe_q[0] {} } { 0.000ns 0.000ns 0.343ns 0.658ns } { 0.000ns 0.854ns 0.000ns 0.618ns } "" } } { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "6.360 ns" { flag[2] CPU:inst2|CONTROL_DEVICE:inst|inst23~0 CPU:inst2|CONTROL_DEVICE:inst|NEW_IP_TEST:inst39|lpm_counter:lpm_counter_component|cntr_6bj:auto_generated|safe_q[0] } "NODE_NAME" } } { "d:/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartus/quartus/bin/Technology_Viewer.qrui" "6.360 ns" { flag[2] {} flag[2]~combout {} CPU:inst2|CONTROL_DEVICE:inst|inst23~0 {} CPU:inst2|CONTROL_DEVICE:inst|NEW_IP_TEST:inst39|lpm_counter:lpm_counter_component|cntr_6bj:auto_generated|safe_q[0] {} } { 0.000ns 0.000ns 4.368ns 0.315ns } { 0.000ns 0.817ns 0.357ns 0.503ns } "" } }  } 0 0 "th for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Classic Timing Analyzer 0 s 3 s Quartus II " "Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 3 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "245 " "Info: Peak virtual memory: 245 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Fri May 11 06:10:00 2018 " "Info: Processing ended: Fri May 11 06:10:00 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Info: Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Info: Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
