{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1541676680919 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 16.0.0 Build 211 04/27/2016 SJ Lite Edition " "Version 16.0.0 Build 211 04/27/2016 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1541676680924 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Nov 08 17:01:20 2018 " "Processing started: Thu Nov 08 17:01:20 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1541676680924 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1541676680924 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off MulticycleRISC -c MulticycleRISC " "Command: quartus_map --read_settings_files=on --write_settings_files=off MulticycleRISC -c MulticycleRISC" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1541676680924 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1541676681483 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1541676681483 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "inc.vhd 2 1 " "Found 2 design units, including 1 entities, in source file inc.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 INC-INC_arch " "Found design unit 1: INC-INC_arch" {  } { { "INC.vhd" "" { Text "D:/Multicycle RISC/INC.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1541676691655 ""} { "Info" "ISGN_ENTITY_NAME" "1 INC " "Found entity 1: INC" {  } { { "INC.vhd" "" { Text "D:/Multicycle RISC/INC.vhd" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1541676691655 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1541676691655 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "controller.vhd 2 1 " "Found 2 design units, including 1 entities, in source file controller.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Controller-Behave " "Found design unit 1: Controller-Behave" {  } { { "Controller.vhd" "" { Text "D:/Multicycle RISC/Controller.vhd" 57 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1541676691657 ""} { "Info" "ISGN_ENTITY_NAME" "1 Controller " "Found entity 1: Controller" {  } { { "Controller.vhd" "" { Text "D:/Multicycle RISC/Controller.vhd" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1541676691657 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1541676691657 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "memory.vhd 2 1 " "Found 2 design units, including 1 entities, in source file memory.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Memory-memory_arch " "Found design unit 1: Memory-memory_arch" {  } { { "Memory.vhd" "" { Text "D:/Multicycle RISC/Memory.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1541676691658 ""} { "Info" "ISGN_ENTITY_NAME" "1 Memory " "Found entity 1: Memory" {  } { { "Memory.vhd" "" { Text "D:/Multicycle RISC/Memory.vhd" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1541676691658 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1541676691658 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "regfile.vhd 2 1 " "Found 2 design units, including 1 entities, in source file regfile.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 RegFile-reg_file_arch " "Found design unit 1: RegFile-reg_file_arch" {  } { { "RegFile.vhd" "" { Text "D:/Multicycle RISC/RegFile.vhd" 19 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1541676691660 ""} { "Info" "ISGN_ENTITY_NAME" "1 RegFile " "Found entity 1: RegFile" {  } { { "RegFile.vhd" "" { Text "D:/Multicycle RISC/RegFile.vhd" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1541676691660 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1541676691660 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu.vhd 2 1 " "Found 2 design units, including 1 entities, in source file alu.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ALU-alu_arch " "Found design unit 1: ALU-alu_arch" {  } { { "ALU.vhd" "" { Text "D:/Multicycle RISC/ALU.vhd" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1541676691660 ""} { "Info" "ISGN_ENTITY_NAME" "1 ALU " "Found entity 1: ALU" {  } { { "ALU.vhd" "" { Text "D:/Multicycle RISC/ALU.vhd" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1541676691660 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1541676691660 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux4.vhd 2 1 " "Found 2 design units, including 1 entities, in source file mux4.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Mux4-Behave " "Found design unit 1: Mux4-Behave" {  } { { "Mux4.vhd" "" { Text "D:/Multicycle RISC/Mux4.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1541676691662 ""} { "Info" "ISGN_ENTITY_NAME" "1 Mux4 " "Found entity 1: Mux4" {  } { { "Mux4.vhd" "" { Text "D:/Multicycle RISC/Mux4.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1541676691662 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1541676691662 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "signextender9.vhd 2 1 " "Found 2 design units, including 1 entities, in source file signextender9.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 SignExtender9-WhatDoYouCare " "Found design unit 1: SignExtender9-WhatDoYouCare" {  } { { "SignExtender9.vhd" "" { Text "D:/Multicycle RISC/SignExtender9.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1541676691662 ""} { "Info" "ISGN_ENTITY_NAME" "1 SignExtender9 " "Found entity 1: SignExtender9" {  } { { "SignExtender9.vhd" "" { Text "D:/Multicycle RISC/SignExtender9.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1541676691662 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1541676691662 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "padder.vhd 2 1 " "Found 2 design units, including 1 entities, in source file padder.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Padder-WhatDoYouCare " "Found design unit 1: Padder-WhatDoYouCare" {  } { { "Padder.vhd" "" { Text "D:/Multicycle RISC/Padder.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1541676691663 ""} { "Info" "ISGN_ENTITY_NAME" "1 Padder " "Found entity 1: Padder" {  } { { "Padder.vhd" "" { Text "D:/Multicycle RISC/Padder.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1541676691663 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1541676691663 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "register3.vhd 2 1 " "Found 2 design units, including 1 entities, in source file register3.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Register3-Behave " "Found design unit 1: Register3-Behave" {  } { { "Register3.vhd" "" { Text "D:/Multicycle RISC/Register3.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1541676691664 ""} { "Info" "ISGN_ENTITY_NAME" "1 Register3 " "Found entity 1: Register3" {  } { { "Register3.vhd" "" { Text "D:/Multicycle RISC/Register3.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1541676691664 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1541676691664 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "register16.vhd 2 1 " "Found 2 design units, including 1 entities, in source file register16.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Register16-Behave " "Found design unit 1: Register16-Behave" {  } { { "Register16.vhd" "" { Text "D:/Multicycle RISC/Register16.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1541676691665 ""} { "Info" "ISGN_ENTITY_NAME" "1 Register16 " "Found entity 1: Register16" {  } { { "Register16.vhd" "" { Text "D:/Multicycle RISC/Register16.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1541676691665 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1541676691665 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "signextender6.vhd 2 1 " "Found 2 design units, including 1 entities, in source file signextender6.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 SignExtender6-WhatDoYouCare " "Found design unit 1: SignExtender6-WhatDoYouCare" {  } { { "SignExtender6.vhd" "" { Text "D:/Multicycle RISC/SignExtender6.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1541676691666 ""} { "Info" "ISGN_ENTITY_NAME" "1 SignExtender6 " "Found entity 1: SignExtender6" {  } { { "SignExtender6.vhd" "" { Text "D:/Multicycle RISC/SignExtender6.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1541676691666 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1541676691666 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux2.vhd 2 1 " "Found 2 design units, including 1 entities, in source file mux2.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Mux2-Behave " "Found design unit 1: Mux2-Behave" {  } { { "Mux2.vhd" "" { Text "D:/Multicycle RISC/Mux2.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1541676691667 ""} { "Info" "ISGN_ENTITY_NAME" "1 Mux2 " "Found entity 1: Mux2" {  } { { "Mux2.vhd" "" { Text "D:/Multicycle RISC/Mux2.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1541676691667 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1541676691667 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux8.vhd 2 1 " "Found 2 design units, including 1 entities, in source file mux8.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Mux8-Behave " "Found design unit 1: Mux8-Behave" {  } { { "Mux8.vhd" "" { Text "D:/Multicycle RISC/Mux8.vhd" 20 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1541676691668 ""} { "Info" "ISGN_ENTITY_NAME" "1 Mux8 " "Found entity 1: Mux8" {  } { { "Mux8.vhd" "" { Text "D:/Multicycle RISC/Mux8.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1541676691668 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1541676691668 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "toplevel.vhd 2 1 " "Found 2 design units, including 1 entities, in source file toplevel.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 TopLevel-Behave " "Found design unit 1: TopLevel-Behave" {  } { { "TopLevel.vhd" "" { Text "D:/Multicycle RISC/TopLevel.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1541676691670 ""} { "Info" "ISGN_ENTITY_NAME" "1 TopLevel " "Found entity 1: TopLevel" {  } { { "TopLevel.vhd" "" { Text "D:/Multicycle RISC/TopLevel.vhd" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1541676691670 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1541676691670 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "TopLevel " "Elaborating entity \"TopLevel\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1541676691709 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "stateVal TopLevel.vhd(201) " "Verilog HDL or VHDL warning at TopLevel.vhd(201): object \"stateVal\" assigned a value but never read" {  } { { "TopLevel.vhd" "" { Text "D:/Multicycle RISC/TopLevel.vhd" 201 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1541676691710 "|TopLevel"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "r0 TopLevel.vhd(213) " "Verilog HDL or VHDL warning at TopLevel.vhd(213): object \"r0\" assigned a value but never read" {  } { { "TopLevel.vhd" "" { Text "D:/Multicycle RISC/TopLevel.vhd" 213 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1541676691711 "|TopLevel"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "r1 TopLevel.vhd(213) " "Verilog HDL or VHDL warning at TopLevel.vhd(213): object \"r1\" assigned a value but never read" {  } { { "TopLevel.vhd" "" { Text "D:/Multicycle RISC/TopLevel.vhd" 213 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1541676691711 "|TopLevel"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "r2 TopLevel.vhd(213) " "Verilog HDL or VHDL warning at TopLevel.vhd(213): object \"r2\" assigned a value but never read" {  } { { "TopLevel.vhd" "" { Text "D:/Multicycle RISC/TopLevel.vhd" 213 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1541676691711 "|TopLevel"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "r3 TopLevel.vhd(213) " "Verilog HDL or VHDL warning at TopLevel.vhd(213): object \"r3\" assigned a value but never read" {  } { { "TopLevel.vhd" "" { Text "D:/Multicycle RISC/TopLevel.vhd" 213 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1541676691711 "|TopLevel"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "r4 TopLevel.vhd(213) " "Verilog HDL or VHDL warning at TopLevel.vhd(213): object \"r4\" assigned a value but never read" {  } { { "TopLevel.vhd" "" { Text "D:/Multicycle RISC/TopLevel.vhd" 213 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1541676691711 "|TopLevel"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "r5 TopLevel.vhd(213) " "Verilog HDL or VHDL warning at TopLevel.vhd(213): object \"r5\" assigned a value but never read" {  } { { "TopLevel.vhd" "" { Text "D:/Multicycle RISC/TopLevel.vhd" 213 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1541676691711 "|TopLevel"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "r6 TopLevel.vhd(213) " "Verilog HDL or VHDL warning at TopLevel.vhd(213): object \"r6\" assigned a value but never read" {  } { { "TopLevel.vhd" "" { Text "D:/Multicycle RISC/TopLevel.vhd" 213 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1541676691711 "|TopLevel"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "r7 TopLevel.vhd(213) " "Verilog HDL or VHDL warning at TopLevel.vhd(213): object \"r7\" assigned a value but never read" {  } { { "TopLevel.vhd" "" { Text "D:/Multicycle RISC/TopLevel.vhd" 213 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1541676691711 "|TopLevel"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Controller Controller:ControlStore " "Elaborating entity \"Controller\" for hierarchy \"Controller:ControlStore\"" {  } { { "TopLevel.vhd" "ControlStore" { Text "D:/Multicycle RISC/TopLevel.vhd" 219 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1541676691754 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "curState Controller.vhd(69) " "VHDL Process Statement warning at Controller.vhd(69): signal \"curState\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Controller.vhd" "" { Text "D:/Multicycle RISC/Controller.vhd" 69 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1541676691755 "|TopLevel|Controller:ControlStore"}
{ "Warning" "WVRFX_VHDL_COMPARING_UNEQUAL_ARRAYS" "FALSE Controller.vhd(99) " "VHDL warning at Controller.vhd(99): comparison between unequal length operands always returns FALSE" {  } { { "Controller.vhd" "" { Text "D:/Multicycle RISC/Controller.vhd" 99 0 0 } }  } 0 10620 "VHDL warning at %2!s!: comparison between unequal length operands always returns %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1541676691755 "|TopLevel|Controller:ControlStore"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "t3 Controller.vhd(185) " "VHDL Process Statement warning at Controller.vhd(185): signal \"t3\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Controller.vhd" "" { Text "D:/Multicycle RISC/Controller.vhd" 185 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1541676691756 "|TopLevel|Controller:ControlStore"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "t3 Controller.vhd(199) " "VHDL Process Statement warning at Controller.vhd(199): signal \"t3\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Controller.vhd" "" { Text "D:/Multicycle RISC/Controller.vhd" 199 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1541676691757 "|TopLevel|Controller:ControlStore"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "t3 Controller.vhd(210) " "VHDL Process Statement warning at Controller.vhd(210): signal \"t3\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Controller.vhd" "" { Text "D:/Multicycle RISC/Controller.vhd" 210 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1541676691757 "|TopLevel|Controller:ControlStore"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "newState Controller.vhd(65) " "VHDL Process Statement warning at Controller.vhd(65): inferring latch(es) for signal or variable \"newState\", which holds its previous value in one or more paths through the process" {  } { { "Controller.vhd" "" { Text "D:/Multicycle RISC/Controller.vhd" 65 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1541676691757 "|TopLevel|Controller:ControlStore"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "tmpState Controller.vhd(65) " "VHDL Process Statement warning at Controller.vhd(65): inferring latch(es) for signal or variable \"tmpState\", which holds its previous value in one or more paths through the process" {  } { { "Controller.vhd" "" { Text "D:/Multicycle RISC/Controller.vhd" 65 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1541676691758 "|TopLevel|Controller:ControlStore"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "instr Controller.vhd(356) " "VHDL Process Statement warning at Controller.vhd(356): signal \"instr\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Controller.vhd" "" { Text "D:/Multicycle RISC/Controller.vhd" 356 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1541676691759 "|TopLevel|Controller:ControlStore"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "instr Controller.vhd(358) " "VHDL Process Statement warning at Controller.vhd(358): signal \"instr\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Controller.vhd" "" { Text "D:/Multicycle RISC/Controller.vhd" 358 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1541676691759 "|TopLevel|Controller:ControlStore"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "instr Controller.vhd(360) " "VHDL Process Statement warning at Controller.vhd(360): signal \"instr\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Controller.vhd" "" { Text "D:/Multicycle RISC/Controller.vhd" 360 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1541676691759 "|TopLevel|Controller:ControlStore"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "tmpState\[0\] Controller.vhd(65) " "Inferred latch for \"tmpState\[0\]\" at Controller.vhd(65)" {  } { { "Controller.vhd" "" { Text "D:/Multicycle RISC/Controller.vhd" 65 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1541676691764 "|TopLevel|Controller:ControlStore"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "tmpState\[1\] Controller.vhd(65) " "Inferred latch for \"tmpState\[1\]\" at Controller.vhd(65)" {  } { { "Controller.vhd" "" { Text "D:/Multicycle RISC/Controller.vhd" 65 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1541676691764 "|TopLevel|Controller:ControlStore"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "tmpState\[2\] Controller.vhd(65) " "Inferred latch for \"tmpState\[2\]\" at Controller.vhd(65)" {  } { { "Controller.vhd" "" { Text "D:/Multicycle RISC/Controller.vhd" 65 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1541676691765 "|TopLevel|Controller:ControlStore"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "tmpState\[3\] Controller.vhd(65) " "Inferred latch for \"tmpState\[3\]\" at Controller.vhd(65)" {  } { { "Controller.vhd" "" { Text "D:/Multicycle RISC/Controller.vhd" 65 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1541676691765 "|TopLevel|Controller:ControlStore"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "tmpState\[4\] Controller.vhd(65) " "Inferred latch for \"tmpState\[4\]\" at Controller.vhd(65)" {  } { { "Controller.vhd" "" { Text "D:/Multicycle RISC/Controller.vhd" 65 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1541676691765 "|TopLevel|Controller:ControlStore"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "tmpState\[5\] Controller.vhd(65) " "Inferred latch for \"tmpState\[5\]\" at Controller.vhd(65)" {  } { { "Controller.vhd" "" { Text "D:/Multicycle RISC/Controller.vhd" 65 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1541676691765 "|TopLevel|Controller:ControlStore"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "tmpState\[6\] Controller.vhd(65) " "Inferred latch for \"tmpState\[6\]\" at Controller.vhd(65)" {  } { { "Controller.vhd" "" { Text "D:/Multicycle RISC/Controller.vhd" 65 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1541676691765 "|TopLevel|Controller:ControlStore"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "tmpState\[7\] Controller.vhd(65) " "Inferred latch for \"tmpState\[7\]\" at Controller.vhd(65)" {  } { { "Controller.vhd" "" { Text "D:/Multicycle RISC/Controller.vhd" 65 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1541676691765 "|TopLevel|Controller:ControlStore"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "tmpState\[8\] Controller.vhd(65) " "Inferred latch for \"tmpState\[8\]\" at Controller.vhd(65)" {  } { { "Controller.vhd" "" { Text "D:/Multicycle RISC/Controller.vhd" 65 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1541676691765 "|TopLevel|Controller:ControlStore"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "tmpState\[9\] Controller.vhd(65) " "Inferred latch for \"tmpState\[9\]\" at Controller.vhd(65)" {  } { { "Controller.vhd" "" { Text "D:/Multicycle RISC/Controller.vhd" 65 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1541676691765 "|TopLevel|Controller:ControlStore"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "tmpState\[10\] Controller.vhd(65) " "Inferred latch for \"tmpState\[10\]\" at Controller.vhd(65)" {  } { { "Controller.vhd" "" { Text "D:/Multicycle RISC/Controller.vhd" 65 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1541676691765 "|TopLevel|Controller:ControlStore"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "tmpState\[11\] Controller.vhd(65) " "Inferred latch for \"tmpState\[11\]\" at Controller.vhd(65)" {  } { { "Controller.vhd" "" { Text "D:/Multicycle RISC/Controller.vhd" 65 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1541676691765 "|TopLevel|Controller:ControlStore"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "tmpState\[12\] Controller.vhd(65) " "Inferred latch for \"tmpState\[12\]\" at Controller.vhd(65)" {  } { { "Controller.vhd" "" { Text "D:/Multicycle RISC/Controller.vhd" 65 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1541676691766 "|TopLevel|Controller:ControlStore"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "tmpState\[13\] Controller.vhd(65) " "Inferred latch for \"tmpState\[13\]\" at Controller.vhd(65)" {  } { { "Controller.vhd" "" { Text "D:/Multicycle RISC/Controller.vhd" 65 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1541676691766 "|TopLevel|Controller:ControlStore"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "tmpState\[14\] Controller.vhd(65) " "Inferred latch for \"tmpState\[14\]\" at Controller.vhd(65)" {  } { { "Controller.vhd" "" { Text "D:/Multicycle RISC/Controller.vhd" 65 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1541676691766 "|TopLevel|Controller:ControlStore"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "tmpState\[15\] Controller.vhd(65) " "Inferred latch for \"tmpState\[15\]\" at Controller.vhd(65)" {  } { { "Controller.vhd" "" { Text "D:/Multicycle RISC/Controller.vhd" 65 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1541676691766 "|TopLevel|Controller:ControlStore"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "tmpState\[16\] Controller.vhd(65) " "Inferred latch for \"tmpState\[16\]\" at Controller.vhd(65)" {  } { { "Controller.vhd" "" { Text "D:/Multicycle RISC/Controller.vhd" 65 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1541676691766 "|TopLevel|Controller:ControlStore"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "tmpState\[17\] Controller.vhd(65) " "Inferred latch for \"tmpState\[17\]\" at Controller.vhd(65)" {  } { { "Controller.vhd" "" { Text "D:/Multicycle RISC/Controller.vhd" 65 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1541676691766 "|TopLevel|Controller:ControlStore"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "tmpState\[18\] Controller.vhd(65) " "Inferred latch for \"tmpState\[18\]\" at Controller.vhd(65)" {  } { { "Controller.vhd" "" { Text "D:/Multicycle RISC/Controller.vhd" 65 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1541676691766 "|TopLevel|Controller:ControlStore"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "tmpState\[19\] Controller.vhd(65) " "Inferred latch for \"tmpState\[19\]\" at Controller.vhd(65)" {  } { { "Controller.vhd" "" { Text "D:/Multicycle RISC/Controller.vhd" 65 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1541676691766 "|TopLevel|Controller:ControlStore"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "tmpState\[20\] Controller.vhd(65) " "Inferred latch for \"tmpState\[20\]\" at Controller.vhd(65)" {  } { { "Controller.vhd" "" { Text "D:/Multicycle RISC/Controller.vhd" 65 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1541676691766 "|TopLevel|Controller:ControlStore"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "tmpState\[21\] Controller.vhd(65) " "Inferred latch for \"tmpState\[21\]\" at Controller.vhd(65)" {  } { { "Controller.vhd" "" { Text "D:/Multicycle RISC/Controller.vhd" 65 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1541676691766 "|TopLevel|Controller:ControlStore"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "tmpState\[22\] Controller.vhd(65) " "Inferred latch for \"tmpState\[22\]\" at Controller.vhd(65)" {  } { { "Controller.vhd" "" { Text "D:/Multicycle RISC/Controller.vhd" 65 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1541676691766 "|TopLevel|Controller:ControlStore"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "tmpState\[23\] Controller.vhd(65) " "Inferred latch for \"tmpState\[23\]\" at Controller.vhd(65)" {  } { { "Controller.vhd" "" { Text "D:/Multicycle RISC/Controller.vhd" 65 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1541676691767 "|TopLevel|Controller:ControlStore"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "tmpState\[24\] Controller.vhd(65) " "Inferred latch for \"tmpState\[24\]\" at Controller.vhd(65)" {  } { { "Controller.vhd" "" { Text "D:/Multicycle RISC/Controller.vhd" 65 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1541676691767 "|TopLevel|Controller:ControlStore"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "tmpState\[25\] Controller.vhd(65) " "Inferred latch for \"tmpState\[25\]\" at Controller.vhd(65)" {  } { { "Controller.vhd" "" { Text "D:/Multicycle RISC/Controller.vhd" 65 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1541676691767 "|TopLevel|Controller:ControlStore"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "tmpState\[26\] Controller.vhd(65) " "Inferred latch for \"tmpState\[26\]\" at Controller.vhd(65)" {  } { { "Controller.vhd" "" { Text "D:/Multicycle RISC/Controller.vhd" 65 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1541676691767 "|TopLevel|Controller:ControlStore"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "tmpState\[27\] Controller.vhd(65) " "Inferred latch for \"tmpState\[27\]\" at Controller.vhd(65)" {  } { { "Controller.vhd" "" { Text "D:/Multicycle RISC/Controller.vhd" 65 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1541676691767 "|TopLevel|Controller:ControlStore"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "tmpState\[28\] Controller.vhd(65) " "Inferred latch for \"tmpState\[28\]\" at Controller.vhd(65)" {  } { { "Controller.vhd" "" { Text "D:/Multicycle RISC/Controller.vhd" 65 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1541676691767 "|TopLevel|Controller:ControlStore"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "tmpState\[29\] Controller.vhd(65) " "Inferred latch for \"tmpState\[29\]\" at Controller.vhd(65)" {  } { { "Controller.vhd" "" { Text "D:/Multicycle RISC/Controller.vhd" 65 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1541676691767 "|TopLevel|Controller:ControlStore"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "tmpState\[30\] Controller.vhd(65) " "Inferred latch for \"tmpState\[30\]\" at Controller.vhd(65)" {  } { { "Controller.vhd" "" { Text "D:/Multicycle RISC/Controller.vhd" 65 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1541676691767 "|TopLevel|Controller:ControlStore"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "tmpState\[31\] Controller.vhd(65) " "Inferred latch for \"tmpState\[31\]\" at Controller.vhd(65)" {  } { { "Controller.vhd" "" { Text "D:/Multicycle RISC/Controller.vhd" 65 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1541676691767 "|TopLevel|Controller:ControlStore"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "newState.s24 Controller.vhd(65) " "Inferred latch for \"newState.s24\" at Controller.vhd(65)" {  } { { "Controller.vhd" "" { Text "D:/Multicycle RISC/Controller.vhd" 65 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1541676691768 "|TopLevel|Controller:ControlStore"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "newState.s23 Controller.vhd(65) " "Inferred latch for \"newState.s23\" at Controller.vhd(65)" {  } { { "Controller.vhd" "" { Text "D:/Multicycle RISC/Controller.vhd" 65 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1541676691768 "|TopLevel|Controller:ControlStore"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "newState.s22 Controller.vhd(65) " "Inferred latch for \"newState.s22\" at Controller.vhd(65)" {  } { { "Controller.vhd" "" { Text "D:/Multicycle RISC/Controller.vhd" 65 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1541676691768 "|TopLevel|Controller:ControlStore"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "newState.s21 Controller.vhd(65) " "Inferred latch for \"newState.s21\" at Controller.vhd(65)" {  } { { "Controller.vhd" "" { Text "D:/Multicycle RISC/Controller.vhd" 65 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1541676691768 "|TopLevel|Controller:ControlStore"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "newState.s20 Controller.vhd(65) " "Inferred latch for \"newState.s20\" at Controller.vhd(65)" {  } { { "Controller.vhd" "" { Text "D:/Multicycle RISC/Controller.vhd" 65 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1541676691768 "|TopLevel|Controller:ControlStore"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "newState.s19 Controller.vhd(65) " "Inferred latch for \"newState.s19\" at Controller.vhd(65)" {  } { { "Controller.vhd" "" { Text "D:/Multicycle RISC/Controller.vhd" 65 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1541676691769 "|TopLevel|Controller:ControlStore"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "newState.s18 Controller.vhd(65) " "Inferred latch for \"newState.s18\" at Controller.vhd(65)" {  } { { "Controller.vhd" "" { Text "D:/Multicycle RISC/Controller.vhd" 65 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1541676691769 "|TopLevel|Controller:ControlStore"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "newState.s17 Controller.vhd(65) " "Inferred latch for \"newState.s17\" at Controller.vhd(65)" {  } { { "Controller.vhd" "" { Text "D:/Multicycle RISC/Controller.vhd" 65 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1541676691770 "|TopLevel|Controller:ControlStore"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "newState.s16 Controller.vhd(65) " "Inferred latch for \"newState.s16\" at Controller.vhd(65)" {  } { { "Controller.vhd" "" { Text "D:/Multicycle RISC/Controller.vhd" 65 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1541676691770 "|TopLevel|Controller:ControlStore"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "newState.s15 Controller.vhd(65) " "Inferred latch for \"newState.s15\" at Controller.vhd(65)" {  } { { "Controller.vhd" "" { Text "D:/Multicycle RISC/Controller.vhd" 65 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1541676691770 "|TopLevel|Controller:ControlStore"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "newState.s14 Controller.vhd(65) " "Inferred latch for \"newState.s14\" at Controller.vhd(65)" {  } { { "Controller.vhd" "" { Text "D:/Multicycle RISC/Controller.vhd" 65 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1541676691770 "|TopLevel|Controller:ControlStore"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "newState.s13 Controller.vhd(65) " "Inferred latch for \"newState.s13\" at Controller.vhd(65)" {  } { { "Controller.vhd" "" { Text "D:/Multicycle RISC/Controller.vhd" 65 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1541676691770 "|TopLevel|Controller:ControlStore"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "newState.s12 Controller.vhd(65) " "Inferred latch for \"newState.s12\" at Controller.vhd(65)" {  } { { "Controller.vhd" "" { Text "D:/Multicycle RISC/Controller.vhd" 65 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1541676691770 "|TopLevel|Controller:ControlStore"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "newState.s11 Controller.vhd(65) " "Inferred latch for \"newState.s11\" at Controller.vhd(65)" {  } { { "Controller.vhd" "" { Text "D:/Multicycle RISC/Controller.vhd" 65 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1541676691770 "|TopLevel|Controller:ControlStore"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "newState.s10 Controller.vhd(65) " "Inferred latch for \"newState.s10\" at Controller.vhd(65)" {  } { { "Controller.vhd" "" { Text "D:/Multicycle RISC/Controller.vhd" 65 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1541676691770 "|TopLevel|Controller:ControlStore"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "newState.s9 Controller.vhd(65) " "Inferred latch for \"newState.s9\" at Controller.vhd(65)" {  } { { "Controller.vhd" "" { Text "D:/Multicycle RISC/Controller.vhd" 65 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1541676691770 "|TopLevel|Controller:ControlStore"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "newState.s8 Controller.vhd(65) " "Inferred latch for \"newState.s8\" at Controller.vhd(65)" {  } { { "Controller.vhd" "" { Text "D:/Multicycle RISC/Controller.vhd" 65 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1541676691771 "|TopLevel|Controller:ControlStore"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "newState.s7 Controller.vhd(65) " "Inferred latch for \"newState.s7\" at Controller.vhd(65)" {  } { { "Controller.vhd" "" { Text "D:/Multicycle RISC/Controller.vhd" 65 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1541676691771 "|TopLevel|Controller:ControlStore"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "newState.s6 Controller.vhd(65) " "Inferred latch for \"newState.s6\" at Controller.vhd(65)" {  } { { "Controller.vhd" "" { Text "D:/Multicycle RISC/Controller.vhd" 65 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1541676691771 "|TopLevel|Controller:ControlStore"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "newState.s5 Controller.vhd(65) " "Inferred latch for \"newState.s5\" at Controller.vhd(65)" {  } { { "Controller.vhd" "" { Text "D:/Multicycle RISC/Controller.vhd" 65 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1541676691771 "|TopLevel|Controller:ControlStore"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "newState.s4 Controller.vhd(65) " "Inferred latch for \"newState.s4\" at Controller.vhd(65)" {  } { { "Controller.vhd" "" { Text "D:/Multicycle RISC/Controller.vhd" 65 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1541676691771 "|TopLevel|Controller:ControlStore"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "newState.s3 Controller.vhd(65) " "Inferred latch for \"newState.s3\" at Controller.vhd(65)" {  } { { "Controller.vhd" "" { Text "D:/Multicycle RISC/Controller.vhd" 65 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1541676691772 "|TopLevel|Controller:ControlStore"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "newState.s2 Controller.vhd(65) " "Inferred latch for \"newState.s2\" at Controller.vhd(65)" {  } { { "Controller.vhd" "" { Text "D:/Multicycle RISC/Controller.vhd" 65 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1541676691772 "|TopLevel|Controller:ControlStore"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "newState.s1 Controller.vhd(65) " "Inferred latch for \"newState.s1\" at Controller.vhd(65)" {  } { { "Controller.vhd" "" { Text "D:/Multicycle RISC/Controller.vhd" 65 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1541676691772 "|TopLevel|Controller:ControlStore"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "newState.s0 Controller.vhd(65) " "Inferred latch for \"newState.s0\" at Controller.vhd(65)" {  } { { "Controller.vhd" "" { Text "D:/Multicycle RISC/Controller.vhd" 65 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1541676691772 "|TopLevel|Controller:ControlStore"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Register16 Register16:PC " "Elaborating entity \"Register16\" for hierarchy \"Register16:PC\"" {  } { { "TopLevel.vhd" "PC" { Text "D:/Multicycle RISC/TopLevel.vhd" 249 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1541676691820 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Register3 Register3:tempReg3 " "Elaborating entity \"Register3\" for hierarchy \"Register3:tempReg3\"" {  } { { "TopLevel.vhd" "tempReg3" { Text "D:/Multicycle RISC/TopLevel.vhd" 281 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1541676691840 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "INC INC:incrementer " "Elaborating entity \"INC\" for hierarchy \"INC:incrementer\"" {  } { { "TopLevel.vhd" "incrementer" { Text "D:/Multicycle RISC/TopLevel.vhd" 289 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1541676691857 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Memory Memory:MemoryBlock " "Elaborating entity \"Memory\" for hierarchy \"Memory:MemoryBlock\"" {  } { { "TopLevel.vhd" "MemoryBlock" { Text "D:/Multicycle RISC/TopLevel.vhd" 294 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1541676691892 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "mem Memory.vhd(36) " "VHDL Process Statement warning at Memory.vhd(36): signal \"mem\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Memory.vhd" "" { Text "D:/Multicycle RISC/Memory.vhd" 36 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1541676691897 "|TopLevel|Memory:MemoryBlock"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "data_out Memory.vhd(20) " "VHDL Process Statement warning at Memory.vhd(20): inferring latch(es) for signal or variable \"data_out\", which holds its previous value in one or more paths through the process" {  } { { "Memory.vhd" "" { Text "D:/Multicycle RISC/Memory.vhd" 20 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1541676691942 "|TopLevel|Memory:MemoryBlock"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_out\[0\] Memory.vhd(20) " "Inferred latch for \"data_out\[0\]\" at Memory.vhd(20)" {  } { { "Memory.vhd" "" { Text "D:/Multicycle RISC/Memory.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1541676691973 "|TopLevel|Memory:MemoryBlock"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_out\[1\] Memory.vhd(20) " "Inferred latch for \"data_out\[1\]\" at Memory.vhd(20)" {  } { { "Memory.vhd" "" { Text "D:/Multicycle RISC/Memory.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1541676691974 "|TopLevel|Memory:MemoryBlock"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_out\[2\] Memory.vhd(20) " "Inferred latch for \"data_out\[2\]\" at Memory.vhd(20)" {  } { { "Memory.vhd" "" { Text "D:/Multicycle RISC/Memory.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1541676691974 "|TopLevel|Memory:MemoryBlock"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_out\[3\] Memory.vhd(20) " "Inferred latch for \"data_out\[3\]\" at Memory.vhd(20)" {  } { { "Memory.vhd" "" { Text "D:/Multicycle RISC/Memory.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1541676691974 "|TopLevel|Memory:MemoryBlock"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_out\[4\] Memory.vhd(20) " "Inferred latch for \"data_out\[4\]\" at Memory.vhd(20)" {  } { { "Memory.vhd" "" { Text "D:/Multicycle RISC/Memory.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1541676691974 "|TopLevel|Memory:MemoryBlock"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_out\[5\] Memory.vhd(20) " "Inferred latch for \"data_out\[5\]\" at Memory.vhd(20)" {  } { { "Memory.vhd" "" { Text "D:/Multicycle RISC/Memory.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1541676691974 "|TopLevel|Memory:MemoryBlock"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_out\[6\] Memory.vhd(20) " "Inferred latch for \"data_out\[6\]\" at Memory.vhd(20)" {  } { { "Memory.vhd" "" { Text "D:/Multicycle RISC/Memory.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1541676691974 "|TopLevel|Memory:MemoryBlock"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_out\[7\] Memory.vhd(20) " "Inferred latch for \"data_out\[7\]\" at Memory.vhd(20)" {  } { { "Memory.vhd" "" { Text "D:/Multicycle RISC/Memory.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1541676691974 "|TopLevel|Memory:MemoryBlock"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_out\[8\] Memory.vhd(20) " "Inferred latch for \"data_out\[8\]\" at Memory.vhd(20)" {  } { { "Memory.vhd" "" { Text "D:/Multicycle RISC/Memory.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1541676691974 "|TopLevel|Memory:MemoryBlock"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_out\[9\] Memory.vhd(20) " "Inferred latch for \"data_out\[9\]\" at Memory.vhd(20)" {  } { { "Memory.vhd" "" { Text "D:/Multicycle RISC/Memory.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1541676691974 "|TopLevel|Memory:MemoryBlock"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_out\[10\] Memory.vhd(20) " "Inferred latch for \"data_out\[10\]\" at Memory.vhd(20)" {  } { { "Memory.vhd" "" { Text "D:/Multicycle RISC/Memory.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1541676691975 "|TopLevel|Memory:MemoryBlock"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_out\[11\] Memory.vhd(20) " "Inferred latch for \"data_out\[11\]\" at Memory.vhd(20)" {  } { { "Memory.vhd" "" { Text "D:/Multicycle RISC/Memory.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1541676691975 "|TopLevel|Memory:MemoryBlock"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_out\[12\] Memory.vhd(20) " "Inferred latch for \"data_out\[12\]\" at Memory.vhd(20)" {  } { { "Memory.vhd" "" { Text "D:/Multicycle RISC/Memory.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1541676691975 "|TopLevel|Memory:MemoryBlock"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_out\[13\] Memory.vhd(20) " "Inferred latch for \"data_out\[13\]\" at Memory.vhd(20)" {  } { { "Memory.vhd" "" { Text "D:/Multicycle RISC/Memory.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1541676691975 "|TopLevel|Memory:MemoryBlock"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_out\[14\] Memory.vhd(20) " "Inferred latch for \"data_out\[14\]\" at Memory.vhd(20)" {  } { { "Memory.vhd" "" { Text "D:/Multicycle RISC/Memory.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1541676691975 "|TopLevel|Memory:MemoryBlock"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_out\[15\] Memory.vhd(20) " "Inferred latch for \"data_out\[15\]\" at Memory.vhd(20)" {  } { { "Memory.vhd" "" { Text "D:/Multicycle RISC/Memory.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1541676691975 "|TopLevel|Memory:MemoryBlock"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Padder Padder:PadderBlock " "Elaborating entity \"Padder\" for hierarchy \"Padder:PadderBlock\"" {  } { { "TopLevel.vhd" "PadderBlock" { Text "D:/Multicycle RISC/TopLevel.vhd" 303 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1541676692210 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SignExtender6 SignExtender6:SignExtender1 " "Elaborating entity \"SignExtender6\" for hierarchy \"SignExtender6:SignExtender1\"" {  } { { "TopLevel.vhd" "SignExtender1" { Text "D:/Multicycle RISC/TopLevel.vhd" 308 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1541676692229 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SignExtender9 SignExtender9:SignExtender2 " "Elaborating entity \"SignExtender9\" for hierarchy \"SignExtender9:SignExtender2\"" {  } { { "TopLevel.vhd" "SignExtender2" { Text "D:/Multicycle RISC/TopLevel.vhd" 313 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1541676692248 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ALU ALU:aluBlock " "Elaborating entity \"ALU\" for hierarchy \"ALU:aluBlock\"" {  } { { "TopLevel.vhd" "aluBlock" { Text "D:/Multicycle RISC/TopLevel.vhd" 318 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1541676692273 ""}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "tmpOut ALU.vhd(25) " "VHDL Process Statement warning at ALU.vhd(25): inferring latch(es) for signal or variable \"tmpOut\", which holds its previous value in one or more paths through the process" {  } { { "ALU.vhd" "" { Text "D:/Multicycle RISC/ALU.vhd" 25 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1541676692275 "|TopLevel|ALU:aluBlock"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "equal ALU.vhd(25) " "VHDL Process Statement warning at ALU.vhd(25): inferring latch(es) for signal or variable \"equal\", which holds its previous value in one or more paths through the process" {  } { { "ALU.vhd" "" { Text "D:/Multicycle RISC/ALU.vhd" 25 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1541676692276 "|TopLevel|ALU:aluBlock"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "carry ALU.vhd(43) " "VHDL Process Statement warning at ALU.vhd(43): inferring latch(es) for signal or variable \"carry\", which holds its previous value in one or more paths through the process" {  } { { "ALU.vhd" "" { Text "D:/Multicycle RISC/ALU.vhd" 43 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1541676692276 "|TopLevel|ALU:aluBlock"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "zero ALU.vhd(52) " "VHDL Process Statement warning at ALU.vhd(52): inferring latch(es) for signal or variable \"zero\", which holds its previous value in one or more paths through the process" {  } { { "ALU.vhd" "" { Text "D:/Multicycle RISC/ALU.vhd" 52 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1541676692276 "|TopLevel|ALU:aluBlock"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "zero ALU.vhd(52) " "Inferred latch for \"zero\" at ALU.vhd(52)" {  } { { "ALU.vhd" "" { Text "D:/Multicycle RISC/ALU.vhd" 52 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1541676692277 "|TopLevel|ALU:aluBlock"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "carry ALU.vhd(43) " "Inferred latch for \"carry\" at ALU.vhd(43)" {  } { { "ALU.vhd" "" { Text "D:/Multicycle RISC/ALU.vhd" 43 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1541676692277 "|TopLevel|ALU:aluBlock"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "equal ALU.vhd(25) " "Inferred latch for \"equal\" at ALU.vhd(25)" {  } { { "ALU.vhd" "" { Text "D:/Multicycle RISC/ALU.vhd" 25 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1541676692277 "|TopLevel|ALU:aluBlock"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "tmpOut\[0\] ALU.vhd(25) " "Inferred latch for \"tmpOut\[0\]\" at ALU.vhd(25)" {  } { { "ALU.vhd" "" { Text "D:/Multicycle RISC/ALU.vhd" 25 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1541676692277 "|TopLevel|ALU:aluBlock"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "tmpOut\[1\] ALU.vhd(25) " "Inferred latch for \"tmpOut\[1\]\" at ALU.vhd(25)" {  } { { "ALU.vhd" "" { Text "D:/Multicycle RISC/ALU.vhd" 25 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1541676692277 "|TopLevel|ALU:aluBlock"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "tmpOut\[2\] ALU.vhd(25) " "Inferred latch for \"tmpOut\[2\]\" at ALU.vhd(25)" {  } { { "ALU.vhd" "" { Text "D:/Multicycle RISC/ALU.vhd" 25 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1541676692277 "|TopLevel|ALU:aluBlock"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "tmpOut\[3\] ALU.vhd(25) " "Inferred latch for \"tmpOut\[3\]\" at ALU.vhd(25)" {  } { { "ALU.vhd" "" { Text "D:/Multicycle RISC/ALU.vhd" 25 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1541676692277 "|TopLevel|ALU:aluBlock"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "tmpOut\[4\] ALU.vhd(25) " "Inferred latch for \"tmpOut\[4\]\" at ALU.vhd(25)" {  } { { "ALU.vhd" "" { Text "D:/Multicycle RISC/ALU.vhd" 25 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1541676692278 "|TopLevel|ALU:aluBlock"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "tmpOut\[5\] ALU.vhd(25) " "Inferred latch for \"tmpOut\[5\]\" at ALU.vhd(25)" {  } { { "ALU.vhd" "" { Text "D:/Multicycle RISC/ALU.vhd" 25 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1541676692278 "|TopLevel|ALU:aluBlock"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "tmpOut\[6\] ALU.vhd(25) " "Inferred latch for \"tmpOut\[6\]\" at ALU.vhd(25)" {  } { { "ALU.vhd" "" { Text "D:/Multicycle RISC/ALU.vhd" 25 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1541676692278 "|TopLevel|ALU:aluBlock"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "tmpOut\[7\] ALU.vhd(25) " "Inferred latch for \"tmpOut\[7\]\" at ALU.vhd(25)" {  } { { "ALU.vhd" "" { Text "D:/Multicycle RISC/ALU.vhd" 25 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1541676692278 "|TopLevel|ALU:aluBlock"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "tmpOut\[8\] ALU.vhd(25) " "Inferred latch for \"tmpOut\[8\]\" at ALU.vhd(25)" {  } { { "ALU.vhd" "" { Text "D:/Multicycle RISC/ALU.vhd" 25 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1541676692278 "|TopLevel|ALU:aluBlock"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "tmpOut\[9\] ALU.vhd(25) " "Inferred latch for \"tmpOut\[9\]\" at ALU.vhd(25)" {  } { { "ALU.vhd" "" { Text "D:/Multicycle RISC/ALU.vhd" 25 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1541676692278 "|TopLevel|ALU:aluBlock"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "tmpOut\[10\] ALU.vhd(25) " "Inferred latch for \"tmpOut\[10\]\" at ALU.vhd(25)" {  } { { "ALU.vhd" "" { Text "D:/Multicycle RISC/ALU.vhd" 25 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1541676692278 "|TopLevel|ALU:aluBlock"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "tmpOut\[11\] ALU.vhd(25) " "Inferred latch for \"tmpOut\[11\]\" at ALU.vhd(25)" {  } { { "ALU.vhd" "" { Text "D:/Multicycle RISC/ALU.vhd" 25 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1541676692278 "|TopLevel|ALU:aluBlock"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "tmpOut\[12\] ALU.vhd(25) " "Inferred latch for \"tmpOut\[12\]\" at ALU.vhd(25)" {  } { { "ALU.vhd" "" { Text "D:/Multicycle RISC/ALU.vhd" 25 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1541676692278 "|TopLevel|ALU:aluBlock"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "tmpOut\[13\] ALU.vhd(25) " "Inferred latch for \"tmpOut\[13\]\" at ALU.vhd(25)" {  } { { "ALU.vhd" "" { Text "D:/Multicycle RISC/ALU.vhd" 25 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1541676692278 "|TopLevel|ALU:aluBlock"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "tmpOut\[14\] ALU.vhd(25) " "Inferred latch for \"tmpOut\[14\]\" at ALU.vhd(25)" {  } { { "ALU.vhd" "" { Text "D:/Multicycle RISC/ALU.vhd" 25 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1541676692278 "|TopLevel|ALU:aluBlock"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "tmpOut\[15\] ALU.vhd(25) " "Inferred latch for \"tmpOut\[15\]\" at ALU.vhd(25)" {  } { { "ALU.vhd" "" { Text "D:/Multicycle RISC/ALU.vhd" 25 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1541676692279 "|TopLevel|ALU:aluBlock"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "tmpOut\[16\] ALU.vhd(25) " "Inferred latch for \"tmpOut\[16\]\" at ALU.vhd(25)" {  } { { "ALU.vhd" "" { Text "D:/Multicycle RISC/ALU.vhd" 25 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1541676692279 "|TopLevel|ALU:aluBlock"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "RegFile RegFile:registerFile " "Elaborating entity \"RegFile\" for hierarchy \"RegFile:registerFile\"" {  } { { "TopLevel.vhd" "registerFile" { Text "D:/Multicycle RISC/TopLevel.vhd" 328 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1541676692300 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Mux4 Mux4:pc_mux " "Elaborating entity \"Mux4\" for hierarchy \"Mux4:pc_mux\"" {  } { { "TopLevel.vhd" "pc_mux" { Text "D:/Multicycle RISC/TopLevel.vhd" 348 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1541676692360 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Mux8 Mux8:rfa3in_mux " "Elaborating entity \"Mux8\" for hierarchy \"Mux8:rfa3in_mux\"" {  } { { "TopLevel.vhd" "rfa3in_mux" { Text "D:/Multicycle RISC/TopLevel.vhd" 366 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1541676692378 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Mux8 Mux8:rfd3in_mux " "Elaborating entity \"Mux8\" for hierarchy \"Mux8:rfd3in_mux\"" {  } { { "TopLevel.vhd" "rfd3in_mux" { Text "D:/Multicycle RISC/TopLevel.vhd" 379 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1541676692393 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Mux2 Mux2:t3in_mux " "Elaborating entity \"Mux2\" for hierarchy \"Mux2:t3in_mux\"" {  } { { "TopLevel.vhd" "t3in_mux" { Text "D:/Multicycle RISC/TopLevel.vhd" 392 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1541676692429 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Mux2 Mux2:memdin_mux " "Elaborating entity \"Mux2\" for hierarchy \"Mux2:memdin_mux\"" {  } { { "TopLevel.vhd" "memdin_mux" { Text "D:/Multicycle RISC/TopLevel.vhd" 408 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1541676692450 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Mux4 Mux4:rfa1in_mux " "Elaborating entity \"Mux4\" for hierarchy \"Mux4:rfa1in_mux\"" {  } { { "TopLevel.vhd" "rfa1in_mux" { Text "D:/Multicycle RISC/TopLevel.vhd" 415 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1541676692469 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_e124.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_e124.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_e124 " "Found entity 1: altsyncram_e124" {  } { { "db/altsyncram_e124.tdf" "" { Text "D:/Multicycle RISC/db/altsyncram_e124.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1541676694525 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1541676694525 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_ssc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mux_ssc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_ssc " "Found entity 1: mux_ssc" {  } { { "db/mux_ssc.tdf" "" { Text "D:/Multicycle RISC/db/mux_ssc.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1541676694842 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1541676694842 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/decode_dvf.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/decode_dvf.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 decode_dvf " "Found entity 1: decode_dvf" {  } { { "db/decode_dvf.tdf" "" { Text "D:/Multicycle RISC/db/decode_dvf.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1541676694970 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1541676694970 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_3ii.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_3ii.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_3ii " "Found entity 1: cntr_3ii" {  } { { "db/cntr_3ii.tdf" "" { Text "D:/Multicycle RISC/db/cntr_3ii.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1541676695218 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1541676695218 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_ugc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_ugc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_ugc " "Found entity 1: cmpr_ugc" {  } { { "db/cmpr_ugc.tdf" "" { Text "D:/Multicycle RISC/db/cmpr_ugc.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1541676695274 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1541676695274 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_i6j.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_i6j.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_i6j " "Found entity 1: cntr_i6j" {  } { { "db/cntr_i6j.tdf" "" { Text "D:/Multicycle RISC/db/cntr_i6j.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1541676695358 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1541676695358 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_egi.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_egi.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_egi " "Found entity 1: cntr_egi" {  } { { "db/cntr_egi.tdf" "" { Text "D:/Multicycle RISC/db/cntr_egi.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1541676695547 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1541676695547 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_qgc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_qgc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_qgc " "Found entity 1: cmpr_qgc" {  } { { "db/cmpr_qgc.tdf" "" { Text "D:/Multicycle RISC/db/cmpr_qgc.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1541676695602 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1541676695602 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_23j.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_23j.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_23j " "Found entity 1: cntr_23j" {  } { { "db/cntr_23j.tdf" "" { Text "D:/Multicycle RISC/db/cntr_23j.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1541676695720 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1541676695720 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_ngc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_ngc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_ngc " "Found entity 1: cmpr_ngc" {  } { { "db/cmpr_ngc.tdf" "" { Text "D:/Multicycle RISC/db/cmpr_ngc.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1541676695807 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1541676695807 ""}
{ "Info" "ISGN_AE_SUCCESSFUL" "auto_signaltap_0 " "Analysis and Synthesis generated SignalTap II or debug node instance \"auto_signaltap_0\"" {  } {  } 0 12033 "Analysis and Synthesis generated SignalTap II or debug node instance \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1541676696548 ""}
{ "Info" "ISCI_START_SUPER_FABRIC_GEN" "sld_hub " "Start IP generation for the debug fabric within sld_hub." {  } {  } 0 11170 "Start IP generation for the debug fabric within %1!s!." 0 0 "Analysis & Synthesis" 0 -1 1541676696706 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "2018.11.08.17:01:40 Progress: Loading sldf9cd7351/alt_sld_fab_wrapper_hw.tcl " "2018.11.08.17:01:40 Progress: Loading sldf9cd7351/alt_sld_fab_wrapper_hw.tcl" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1541676700923 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab.alt_sld_fab: SLD fabric agents which did not specify prefer_host were connected to JTAG " "Alt_sld_fab.alt_sld_fab: SLD fabric agents which did not specify prefer_host were connected to JTAG" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1541676704192 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: Generating alt_sld_fab \"alt_sld_fab\" for QUARTUS_SYNTH " "Alt_sld_fab: Generating alt_sld_fab \"alt_sld_fab\" for QUARTUS_SYNTH" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1541676704364 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: \"alt_sld_fab\" instantiated alt_sld_fab \"alt_sld_fab\" " "Alt_sld_fab: \"alt_sld_fab\" instantiated alt_sld_fab \"alt_sld_fab\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1541676708137 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Presplit: \"alt_sld_fab\" instantiated altera_super_splitter \"presplit\" " "Presplit: \"alt_sld_fab\" instantiated altera_super_splitter \"presplit\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1541676708307 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Splitter: \"alt_sld_fab\" instantiated altera_sld_splitter \"splitter\" " "Splitter: \"alt_sld_fab\" instantiated altera_sld_splitter \"splitter\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1541676708490 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Sldfabric: \"alt_sld_fab\" instantiated altera_sld_jtag_hub \"sldfabric\" " "Sldfabric: \"alt_sld_fab\" instantiated altera_sld_jtag_hub \"sldfabric\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1541676708682 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Ident: \"alt_sld_fab\" instantiated altera_connection_identification_hub \"ident\" " "Ident: \"alt_sld_fab\" instantiated altera_connection_identification_hub \"ident\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1541676708693 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: Done \"alt_sld_fab\" with 6 modules, 6 files " "Alt_sld_fab: Done \"alt_sld_fab\" with 6 modules, 6 files" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1541676708694 ""}
{ "Info" "ISCI_END_SUPER_FABRIC_GEN" "sld_hub " "Finished IP generation for the debug fabric within sld_hub." {  } {  } 0 11171 "Finished IP generation for the debug fabric within %1!s!." 0 0 "Analysis & Synthesis" 0 -1 1541676709401 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sldf9cd7351/alt_sld_fab.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sldf9cd7351/alt_sld_fab.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab " "Found entity 1: alt_sld_fab" {  } { { "db/ip/sldf9cd7351/alt_sld_fab.v" "" { Text "D:/Multicycle RISC/db/ip/sldf9cd7351/alt_sld_fab.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1541676709670 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1541676709670 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sldf9cd7351/submodules/alt_sld_fab_alt_sld_fab.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sldf9cd7351/submodules/alt_sld_fab_alt_sld_fab.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab " "Found entity 1: alt_sld_fab_alt_sld_fab" {  } { { "db/ip/sldf9cd7351/submodules/alt_sld_fab_alt_sld_fab.v" "" { Text "D:/Multicycle RISC/db/ip/sldf9cd7351/submodules/alt_sld_fab_alt_sld_fab.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1541676709764 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1541676709764 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sldf9cd7351/submodules/alt_sld_fab_alt_sld_fab_ident.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sldf9cd7351/submodules/alt_sld_fab_alt_sld_fab_ident.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_ident " "Found entity 1: alt_sld_fab_alt_sld_fab_ident" {  } { { "db/ip/sldf9cd7351/submodules/alt_sld_fab_alt_sld_fab_ident.sv" "" { Text "D:/Multicycle RISC/db/ip/sldf9cd7351/submodules/alt_sld_fab_alt_sld_fab_ident.sv" 33 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1541676709766 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1541676709766 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sldf9cd7351/submodules/alt_sld_fab_alt_sld_fab_presplit.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sldf9cd7351/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_presplit " "Found entity 1: alt_sld_fab_alt_sld_fab_presplit" {  } { { "db/ip/sldf9cd7351/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" "" { Text "D:/Multicycle RISC/db/ip/sldf9cd7351/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1541676709846 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1541676709846 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sldf9cd7351/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd 2 1 " "Found 2 design units, including 1 entities, in source file db/ip/sldf9cd7351/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alt_sld_fab_alt_sld_fab_sldfabric-rtl " "Found design unit 1: alt_sld_fab_alt_sld_fab_sldfabric-rtl" {  } { { "db/ip/sldf9cd7351/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" "" { Text "D:/Multicycle RISC/db/ip/sldf9cd7351/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" 93 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1541676709939 ""} { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_sldfabric " "Found entity 1: alt_sld_fab_alt_sld_fab_sldfabric" {  } { { "db/ip/sldf9cd7351/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" "" { Text "D:/Multicycle RISC/db/ip/sldf9cd7351/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1541676709939 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1541676709939 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sldf9cd7351/submodules/alt_sld_fab_alt_sld_fab_splitter.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sldf9cd7351/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_splitter " "Found entity 1: alt_sld_fab_alt_sld_fab_splitter" {  } { { "db/ip/sldf9cd7351/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" "" { Text "D:/Multicycle RISC/db/ip/sldf9cd7351/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1541676710016 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1541676710016 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Controller:ControlStore\|tmpState\[0\] " "Latch Controller:ControlStore\|tmpState\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Controller:ControlStore\|curState.s3 " "Ports D and ENA on the latch are fed by the same signal Controller:ControlStore\|curState.s3" {  } { { "Controller.vhd" "" { Text "D:/Multicycle RISC/Controller.vhd" 61 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1541676713997 ""}  } { { "Controller.vhd" "" { Text "D:/Multicycle RISC/Controller.vhd" 65 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1541676713997 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ALU:aluBlock\|equal " "Latch ALU:aluBlock\|equal has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA nreset " "Ports D and ENA on the latch are fed by the same signal nreset" {  } { { "TopLevel.vhd" "" { Text "D:/Multicycle RISC/TopLevel.vhd" 10 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1541676713997 ""}  } { { "ALU.vhd" "" { Text "D:/Multicycle RISC/ALU.vhd" 25 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1541676713997 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Controller:ControlStore\|tmpState\[1\] " "Latch Controller:ControlStore\|tmpState\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Controller:ControlStore\|curState.s4 " "Ports D and ENA on the latch are fed by the same signal Controller:ControlStore\|curState.s4" {  } { { "Controller.vhd" "" { Text "D:/Multicycle RISC/Controller.vhd" 61 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1541676713997 ""}  } { { "Controller.vhd" "" { Text "D:/Multicycle RISC/Controller.vhd" 65 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1541676713997 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Controller:ControlStore\|tmpState\[2\] " "Latch Controller:ControlStore\|tmpState\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Controller:ControlStore\|curState.s4 " "Ports D and ENA on the latch are fed by the same signal Controller:ControlStore\|curState.s4" {  } { { "Controller.vhd" "" { Text "D:/Multicycle RISC/Controller.vhd" 61 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1541676713997 ""}  } { { "Controller.vhd" "" { Text "D:/Multicycle RISC/Controller.vhd" 65 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1541676713997 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Controller:ControlStore\|tmpState\[3\] " "Latch Controller:ControlStore\|tmpState\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Controller:ControlStore\|curState.s4 " "Ports D and ENA on the latch are fed by the same signal Controller:ControlStore\|curState.s4" {  } { { "Controller.vhd" "" { Text "D:/Multicycle RISC/Controller.vhd" 61 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1541676713997 ""}  } { { "Controller.vhd" "" { Text "D:/Multicycle RISC/Controller.vhd" 65 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1541676713997 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Controller:ControlStore\|tmpState\[4\] " "Latch Controller:ControlStore\|tmpState\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Controller:ControlStore\|curState.s3 " "Ports D and ENA on the latch are fed by the same signal Controller:ControlStore\|curState.s3" {  } { { "Controller.vhd" "" { Text "D:/Multicycle RISC/Controller.vhd" 61 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1541676713997 ""}  } { { "Controller.vhd" "" { Text "D:/Multicycle RISC/Controller.vhd" 65 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1541676713997 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ALU:aluBlock\|tmpOut\[0\] " "Latch ALU:aluBlock\|tmpOut\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA nreset " "Ports D and ENA on the latch are fed by the same signal nreset" {  } { { "TopLevel.vhd" "" { Text "D:/Multicycle RISC/TopLevel.vhd" 10 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1541676713997 ""}  } { { "ALU.vhd" "" { Text "D:/Multicycle RISC/ALU.vhd" 25 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1541676713997 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ALU:aluBlock\|tmpOut\[10\] " "Latch ALU:aluBlock\|tmpOut\[10\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA nreset " "Ports D and ENA on the latch are fed by the same signal nreset" {  } { { "TopLevel.vhd" "" { Text "D:/Multicycle RISC/TopLevel.vhd" 10 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1541676713997 ""}  } { { "ALU.vhd" "" { Text "D:/Multicycle RISC/ALU.vhd" 25 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1541676713997 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ALU:aluBlock\|tmpOut\[11\] " "Latch ALU:aluBlock\|tmpOut\[11\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA nreset " "Ports D and ENA on the latch are fed by the same signal nreset" {  } { { "TopLevel.vhd" "" { Text "D:/Multicycle RISC/TopLevel.vhd" 10 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1541676713997 ""}  } { { "ALU.vhd" "" { Text "D:/Multicycle RISC/ALU.vhd" 25 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1541676713997 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ALU:aluBlock\|tmpOut\[12\] " "Latch ALU:aluBlock\|tmpOut\[12\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA nreset " "Ports D and ENA on the latch are fed by the same signal nreset" {  } { { "TopLevel.vhd" "" { Text "D:/Multicycle RISC/TopLevel.vhd" 10 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1541676713997 ""}  } { { "ALU.vhd" "" { Text "D:/Multicycle RISC/ALU.vhd" 25 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1541676713997 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ALU:aluBlock\|tmpOut\[13\] " "Latch ALU:aluBlock\|tmpOut\[13\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA nreset " "Ports D and ENA on the latch are fed by the same signal nreset" {  } { { "TopLevel.vhd" "" { Text "D:/Multicycle RISC/TopLevel.vhd" 10 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1541676713997 ""}  } { { "ALU.vhd" "" { Text "D:/Multicycle RISC/ALU.vhd" 25 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1541676713997 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ALU:aluBlock\|tmpOut\[14\] " "Latch ALU:aluBlock\|tmpOut\[14\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA nreset " "Ports D and ENA on the latch are fed by the same signal nreset" {  } { { "TopLevel.vhd" "" { Text "D:/Multicycle RISC/TopLevel.vhd" 10 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1541676713998 ""}  } { { "ALU.vhd" "" { Text "D:/Multicycle RISC/ALU.vhd" 25 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1541676713998 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ALU:aluBlock\|tmpOut\[15\] " "Latch ALU:aluBlock\|tmpOut\[15\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA nreset " "Ports D and ENA on the latch are fed by the same signal nreset" {  } { { "TopLevel.vhd" "" { Text "D:/Multicycle RISC/TopLevel.vhd" 10 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1541676713998 ""}  } { { "ALU.vhd" "" { Text "D:/Multicycle RISC/ALU.vhd" 25 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1541676713998 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ALU:aluBlock\|tmpOut\[1\] " "Latch ALU:aluBlock\|tmpOut\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA nreset " "Ports D and ENA on the latch are fed by the same signal nreset" {  } { { "TopLevel.vhd" "" { Text "D:/Multicycle RISC/TopLevel.vhd" 10 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1541676713998 ""}  } { { "ALU.vhd" "" { Text "D:/Multicycle RISC/ALU.vhd" 25 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1541676713998 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ALU:aluBlock\|tmpOut\[2\] " "Latch ALU:aluBlock\|tmpOut\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA nreset " "Ports D and ENA on the latch are fed by the same signal nreset" {  } { { "TopLevel.vhd" "" { Text "D:/Multicycle RISC/TopLevel.vhd" 10 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1541676713998 ""}  } { { "ALU.vhd" "" { Text "D:/Multicycle RISC/ALU.vhd" 25 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1541676713998 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ALU:aluBlock\|tmpOut\[3\] " "Latch ALU:aluBlock\|tmpOut\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA nreset " "Ports D and ENA on the latch are fed by the same signal nreset" {  } { { "TopLevel.vhd" "" { Text "D:/Multicycle RISC/TopLevel.vhd" 10 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1541676713998 ""}  } { { "ALU.vhd" "" { Text "D:/Multicycle RISC/ALU.vhd" 25 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1541676713998 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ALU:aluBlock\|tmpOut\[4\] " "Latch ALU:aluBlock\|tmpOut\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA nreset " "Ports D and ENA on the latch are fed by the same signal nreset" {  } { { "TopLevel.vhd" "" { Text "D:/Multicycle RISC/TopLevel.vhd" 10 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1541676713998 ""}  } { { "ALU.vhd" "" { Text "D:/Multicycle RISC/ALU.vhd" 25 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1541676713998 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ALU:aluBlock\|tmpOut\[5\] " "Latch ALU:aluBlock\|tmpOut\[5\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA nreset " "Ports D and ENA on the latch are fed by the same signal nreset" {  } { { "TopLevel.vhd" "" { Text "D:/Multicycle RISC/TopLevel.vhd" 10 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1541676713998 ""}  } { { "ALU.vhd" "" { Text "D:/Multicycle RISC/ALU.vhd" 25 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1541676713998 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ALU:aluBlock\|tmpOut\[6\] " "Latch ALU:aluBlock\|tmpOut\[6\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA nreset " "Ports D and ENA on the latch are fed by the same signal nreset" {  } { { "TopLevel.vhd" "" { Text "D:/Multicycle RISC/TopLevel.vhd" 10 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1541676713998 ""}  } { { "ALU.vhd" "" { Text "D:/Multicycle RISC/ALU.vhd" 25 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1541676713998 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ALU:aluBlock\|tmpOut\[7\] " "Latch ALU:aluBlock\|tmpOut\[7\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA nreset " "Ports D and ENA on the latch are fed by the same signal nreset" {  } { { "TopLevel.vhd" "" { Text "D:/Multicycle RISC/TopLevel.vhd" 10 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1541676713998 ""}  } { { "ALU.vhd" "" { Text "D:/Multicycle RISC/ALU.vhd" 25 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1541676713998 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ALU:aluBlock\|tmpOut\[8\] " "Latch ALU:aluBlock\|tmpOut\[8\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA nreset " "Ports D and ENA on the latch are fed by the same signal nreset" {  } { { "TopLevel.vhd" "" { Text "D:/Multicycle RISC/TopLevel.vhd" 10 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1541676713998 ""}  } { { "ALU.vhd" "" { Text "D:/Multicycle RISC/ALU.vhd" 25 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1541676713998 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ALU:aluBlock\|tmpOut\[9\] " "Latch ALU:aluBlock\|tmpOut\[9\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA nreset " "Ports D and ENA on the latch are fed by the same signal nreset" {  } { { "TopLevel.vhd" "" { Text "D:/Multicycle RISC/TopLevel.vhd" 10 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1541676713998 ""}  } { { "ALU.vhd" "" { Text "D:/Multicycle RISC/ALU.vhd" 25 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1541676713998 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Controller:ControlStore\|newState.s1_3333 " "Latch Controller:ControlStore\|newState.s1_3333 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Controller:ControlStore\|curState.s4 " "Ports D and ENA on the latch are fed by the same signal Controller:ControlStore\|curState.s4" {  } { { "Controller.vhd" "" { Text "D:/Multicycle RISC/Controller.vhd" 61 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1541676713998 ""}  } { { "Controller.vhd" "" { Text "D:/Multicycle RISC/Controller.vhd" 65 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1541676713998 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Controller:ControlStore\|newState.s4_3243 " "Latch Controller:ControlStore\|newState.s4_3243 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Controller:ControlStore\|curState.s3 " "Ports D and ENA on the latch are fed by the same signal Controller:ControlStore\|curState.s3" {  } { { "Controller.vhd" "" { Text "D:/Multicycle RISC/Controller.vhd" 61 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1541676713998 ""}  } { { "Controller.vhd" "" { Text "D:/Multicycle RISC/Controller.vhd" 65 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1541676713998 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Controller:ControlStore\|newState.s6_3183 " "Latch Controller:ControlStore\|newState.s6_3183 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Controller:ControlStore\|curState.s3 " "Ports D and ENA on the latch are fed by the same signal Controller:ControlStore\|curState.s3" {  } { { "Controller.vhd" "" { Text "D:/Multicycle RISC/Controller.vhd" 61 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1541676713998 ""}  } { { "Controller.vhd" "" { Text "D:/Multicycle RISC/Controller.vhd" 65 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1541676713998 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Controller:ControlStore\|newState.s9_3093 " "Latch Controller:ControlStore\|newState.s9_3093 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Controller:ControlStore\|curState.s3 " "Ports D and ENA on the latch are fed by the same signal Controller:ControlStore\|curState.s3" {  } { { "Controller.vhd" "" { Text "D:/Multicycle RISC/Controller.vhd" 61 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1541676713998 ""}  } { { "Controller.vhd" "" { Text "D:/Multicycle RISC/Controller.vhd" 65 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1541676713998 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Controller:ControlStore\|newState.s18_2823 " "Latch Controller:ControlStore\|newState.s18_2823 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Controller:ControlStore\|curState.s3 " "Ports D and ENA on the latch are fed by the same signal Controller:ControlStore\|curState.s3" {  } { { "Controller.vhd" "" { Text "D:/Multicycle RISC/Controller.vhd" 61 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1541676713999 ""}  } { { "Controller.vhd" "" { Text "D:/Multicycle RISC/Controller.vhd" 65 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1541676713999 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Controller:ControlStore\|newState.s19_2793 " "Latch Controller:ControlStore\|newState.s19_2793 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Register16:IR\|reg_data\[15\] " "Ports D and ENA on the latch are fed by the same signal Register16:IR\|reg_data\[15\]" {  } { { "Register16.vhd" "" { Text "D:/Multicycle RISC/Register16.vhd" 20 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1541676713999 ""}  } { { "Controller.vhd" "" { Text "D:/Multicycle RISC/Controller.vhd" 65 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1541676713999 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Controller:ControlStore\|newState.s22_2703 " "Latch Controller:ControlStore\|newState.s22_2703 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Register16:IR\|reg_data\[15\] " "Ports D and ENA on the latch are fed by the same signal Register16:IR\|reg_data\[15\]" {  } { { "Register16.vhd" "" { Text "D:/Multicycle RISC/Register16.vhd" 20 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1541676713999 ""}  } { { "Controller.vhd" "" { Text "D:/Multicycle RISC/Controller.vhd" 65 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1541676713999 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Memory:MemoryBlock\|data_out\[2\] " "Latch Memory:MemoryBlock\|data_out\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA nreset " "Ports D and ENA on the latch are fed by the same signal nreset" {  } { { "TopLevel.vhd" "" { Text "D:/Multicycle RISC/TopLevel.vhd" 10 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1541676713999 ""}  } { { "Memory.vhd" "" { Text "D:/Multicycle RISC/Memory.vhd" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1541676713999 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Memory:MemoryBlock\|data_out\[1\] " "Latch Memory:MemoryBlock\|data_out\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA nreset " "Ports D and ENA on the latch are fed by the same signal nreset" {  } { { "TopLevel.vhd" "" { Text "D:/Multicycle RISC/TopLevel.vhd" 10 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1541676713999 ""}  } { { "Memory.vhd" "" { Text "D:/Multicycle RISC/Memory.vhd" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1541676713999 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Memory:MemoryBlock\|data_out\[0\] " "Latch Memory:MemoryBlock\|data_out\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA nreset " "Ports D and ENA on the latch are fed by the same signal nreset" {  } { { "TopLevel.vhd" "" { Text "D:/Multicycle RISC/TopLevel.vhd" 10 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1541676713999 ""}  } { { "Memory.vhd" "" { Text "D:/Multicycle RISC/Memory.vhd" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1541676713999 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Memory:MemoryBlock\|data_out\[3\] " "Latch Memory:MemoryBlock\|data_out\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA nreset " "Ports D and ENA on the latch are fed by the same signal nreset" {  } { { "TopLevel.vhd" "" { Text "D:/Multicycle RISC/TopLevel.vhd" 10 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1541676713999 ""}  } { { "Memory.vhd" "" { Text "D:/Multicycle RISC/Memory.vhd" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1541676713999 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Memory:MemoryBlock\|data_out\[5\] " "Latch Memory:MemoryBlock\|data_out\[5\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA nreset " "Ports D and ENA on the latch are fed by the same signal nreset" {  } { { "TopLevel.vhd" "" { Text "D:/Multicycle RISC/TopLevel.vhd" 10 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1541676713999 ""}  } { { "Memory.vhd" "" { Text "D:/Multicycle RISC/Memory.vhd" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1541676713999 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Memory:MemoryBlock\|data_out\[6\] " "Latch Memory:MemoryBlock\|data_out\[6\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA nreset " "Ports D and ENA on the latch are fed by the same signal nreset" {  } { { "TopLevel.vhd" "" { Text "D:/Multicycle RISC/TopLevel.vhd" 10 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1541676713999 ""}  } { { "Memory.vhd" "" { Text "D:/Multicycle RISC/Memory.vhd" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1541676713999 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Memory:MemoryBlock\|data_out\[4\] " "Latch Memory:MemoryBlock\|data_out\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA nreset " "Ports D and ENA on the latch are fed by the same signal nreset" {  } { { "TopLevel.vhd" "" { Text "D:/Multicycle RISC/TopLevel.vhd" 10 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1541676713999 ""}  } { { "Memory.vhd" "" { Text "D:/Multicycle RISC/Memory.vhd" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1541676713999 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Memory:MemoryBlock\|data_out\[7\] " "Latch Memory:MemoryBlock\|data_out\[7\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA nreset " "Ports D and ENA on the latch are fed by the same signal nreset" {  } { { "TopLevel.vhd" "" { Text "D:/Multicycle RISC/TopLevel.vhd" 10 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1541676713999 ""}  } { { "Memory.vhd" "" { Text "D:/Multicycle RISC/Memory.vhd" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1541676713999 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Memory:MemoryBlock\|data_out\[15\] " "Latch Memory:MemoryBlock\|data_out\[15\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA nreset " "Ports D and ENA on the latch are fed by the same signal nreset" {  } { { "TopLevel.vhd" "" { Text "D:/Multicycle RISC/TopLevel.vhd" 10 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1541676713999 ""}  } { { "Memory.vhd" "" { Text "D:/Multicycle RISC/Memory.vhd" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1541676713999 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Memory:MemoryBlock\|data_out\[14\] " "Latch Memory:MemoryBlock\|data_out\[14\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA nreset " "Ports D and ENA on the latch are fed by the same signal nreset" {  } { { "TopLevel.vhd" "" { Text "D:/Multicycle RISC/TopLevel.vhd" 10 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1541676714000 ""}  } { { "Memory.vhd" "" { Text "D:/Multicycle RISC/Memory.vhd" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1541676714000 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Memory:MemoryBlock\|data_out\[13\] " "Latch Memory:MemoryBlock\|data_out\[13\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA nreset " "Ports D and ENA on the latch are fed by the same signal nreset" {  } { { "TopLevel.vhd" "" { Text "D:/Multicycle RISC/TopLevel.vhd" 10 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1541676714000 ""}  } { { "Memory.vhd" "" { Text "D:/Multicycle RISC/Memory.vhd" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1541676714000 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Memory:MemoryBlock\|data_out\[12\] " "Latch Memory:MemoryBlock\|data_out\[12\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA nreset " "Ports D and ENA on the latch are fed by the same signal nreset" {  } { { "TopLevel.vhd" "" { Text "D:/Multicycle RISC/TopLevel.vhd" 10 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1541676714000 ""}  } { { "Memory.vhd" "" { Text "D:/Multicycle RISC/Memory.vhd" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1541676714000 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ALU:aluBlock\|tmpOut\[16\] " "Latch ALU:aluBlock\|tmpOut\[16\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA nreset " "Ports D and ENA on the latch are fed by the same signal nreset" {  } { { "TopLevel.vhd" "" { Text "D:/Multicycle RISC/TopLevel.vhd" 10 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1541676714000 ""}  } { { "ALU.vhd" "" { Text "D:/Multicycle RISC/ALU.vhd" 25 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1541676714000 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Controller:ControlStore\|newState.s12_3003 " "Latch Controller:ControlStore\|newState.s12_3003 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Controller:ControlStore\|curState.s3 " "Ports D and ENA on the latch are fed by the same signal Controller:ControlStore\|curState.s3" {  } { { "Controller.vhd" "" { Text "D:/Multicycle RISC/Controller.vhd" 61 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1541676714000 ""}  } { { "Controller.vhd" "" { Text "D:/Multicycle RISC/Controller.vhd" 65 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1541676714000 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Controller:ControlStore\|newState.s14_2943 " "Latch Controller:ControlStore\|newState.s14_2943 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Controller:ControlStore\|curState.s4 " "Ports D and ENA on the latch are fed by the same signal Controller:ControlStore\|curState.s4" {  } { { "Controller.vhd" "" { Text "D:/Multicycle RISC/Controller.vhd" 61 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1541676714000 ""}  } { { "Controller.vhd" "" { Text "D:/Multicycle RISC/Controller.vhd" 65 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1541676714000 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Controller:ControlStore\|newState.s15_2913 " "Latch Controller:ControlStore\|newState.s15_2913 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Controller:ControlStore\|curState.s3 " "Ports D and ENA on the latch are fed by the same signal Controller:ControlStore\|curState.s3" {  } { { "Controller.vhd" "" { Text "D:/Multicycle RISC/Controller.vhd" 61 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1541676714000 ""}  } { { "Controller.vhd" "" { Text "D:/Multicycle RISC/Controller.vhd" 65 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1541676714000 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Controller:ControlStore\|newState.s16_2883 " "Latch Controller:ControlStore\|newState.s16_2883 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Controller:ControlStore\|curState.s3 " "Ports D and ENA on the latch are fed by the same signal Controller:ControlStore\|curState.s3" {  } { { "Controller.vhd" "" { Text "D:/Multicycle RISC/Controller.vhd" 61 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1541676714001 ""}  } { { "Controller.vhd" "" { Text "D:/Multicycle RISC/Controller.vhd" 65 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1541676714001 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Controller:ControlStore\|newState.s5_3213 " "Latch Controller:ControlStore\|newState.s5_3213 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Controller:ControlStore\|curState.s4 " "Ports D and ENA on the latch are fed by the same signal Controller:ControlStore\|curState.s4" {  } { { "Controller.vhd" "" { Text "D:/Multicycle RISC/Controller.vhd" 61 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1541676714001 ""}  } { { "Controller.vhd" "" { Text "D:/Multicycle RISC/Controller.vhd" 65 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1541676714001 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Controller:ControlStore\|newState.s7_3153 " "Latch Controller:ControlStore\|newState.s7_3153 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Controller:ControlStore\|curState.s4 " "Ports D and ENA on the latch are fed by the same signal Controller:ControlStore\|curState.s4" {  } { { "Controller.vhd" "" { Text "D:/Multicycle RISC/Controller.vhd" 61 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1541676714001 ""}  } { { "Controller.vhd" "" { Text "D:/Multicycle RISC/Controller.vhd" 65 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1541676714001 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Memory:MemoryBlock\|data_out\[9\] " "Latch Memory:MemoryBlock\|data_out\[9\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA nreset " "Ports D and ENA on the latch are fed by the same signal nreset" {  } { { "TopLevel.vhd" "" { Text "D:/Multicycle RISC/TopLevel.vhd" 10 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1541676714001 ""}  } { { "Memory.vhd" "" { Text "D:/Multicycle RISC/Memory.vhd" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1541676714001 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Memory:MemoryBlock\|data_out\[10\] " "Latch Memory:MemoryBlock\|data_out\[10\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA nreset " "Ports D and ENA on the latch are fed by the same signal nreset" {  } { { "TopLevel.vhd" "" { Text "D:/Multicycle RISC/TopLevel.vhd" 10 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1541676714001 ""}  } { { "Memory.vhd" "" { Text "D:/Multicycle RISC/Memory.vhd" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1541676714001 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Memory:MemoryBlock\|data_out\[11\] " "Latch Memory:MemoryBlock\|data_out\[11\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA nreset " "Ports D and ENA on the latch are fed by the same signal nreset" {  } { { "TopLevel.vhd" "" { Text "D:/Multicycle RISC/TopLevel.vhd" 10 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1541676714001 ""}  } { { "Memory.vhd" "" { Text "D:/Multicycle RISC/Memory.vhd" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1541676714001 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Memory:MemoryBlock\|data_out\[8\] " "Latch Memory:MemoryBlock\|data_out\[8\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA nreset " "Ports D and ENA on the latch are fed by the same signal nreset" {  } { { "TopLevel.vhd" "" { Text "D:/Multicycle RISC/TopLevel.vhd" 10 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1541676714001 ""}  } { { "Memory.vhd" "" { Text "D:/Multicycle RISC/Memory.vhd" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1541676714001 ""}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "Memory.vhd" "" { Text "D:/Multicycle RISC/Memory.vhd" 22 -1 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "Analysis & Synthesis" 0 -1 1541676714016 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "Analysis & Synthesis" 0 -1 1541676714017 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING_ON_PARTITION" "Top " "Timing-Driven Synthesis is running on partition \"Top\"" {  } {  } 0 286031 "Timing-Driven Synthesis is running on partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1541676715360 ""}
{ "Critical Warning" "WFTM_FTM_POWER_UP_HIGH_IGNORED_GROUP" "" "Ignored Power-Up Level option on the following registers" { { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "Controller:ControlStore\|stateVal\[0\] Low " "Register Controller:ControlStore\|stateVal\[0\] will power up to Low" {  } { { "Controller.vhd" "" { Text "D:/Multicycle RISC/Controller.vhd" 222 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Design Software" 0 -1 1541676715532 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "Controller:ControlStore\|stateVal\[31\] Low " "Register Controller:ControlStore\|stateVal\[31\] will power up to Low" {  } { { "Controller.vhd" "" { Text "D:/Multicycle RISC/Controller.vhd" 222 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Design Software" 0 -1 1541676715532 ""}  } {  } 1 18061 "Ignored Power-Up Level option on the following registers" 0 0 "Analysis & Synthesis" 0 -1 1541676715532 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "1 " "1 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1541676719844 ""}
{ "Info" "IAMERGE_SLD_INSTANCE_WITH_FULL_CONNECTIONS" "auto_signaltap_0 353 " "Successfully connected in-system debug instance \"auto_signaltap_0\" to all 353 required data inputs, trigger inputs, acquisition clocks, and dynamic pins" {  } {  } 0 35024 "Successfully connected in-system debug instance \"%1!s!\" to all %2!d! required data inputs, trigger inputs, acquisition clocks, and dynamic pins" 0 0 "Analysis & Synthesis" 0 -1 1541676721530 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1541676721638 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1541676721638 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "7246 " "Implemented 7246 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "5 " "Implemented 5 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1541676722291 ""} { "Info" "ICUT_CUT_TM_OPINS" "1 " "Implemented 1 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1541676722291 ""} { "Info" "ICUT_CUT_TM_LCELLS" "7079 " "Implemented 7079 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1541676722291 ""} { "Info" "ICUT_CUT_TM_RAMS" "160 " "Implemented 160 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Design Software" 0 -1 1541676722291 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1541676722291 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 133 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 133 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "5099 " "Peak virtual memory: 5099 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1541676722485 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Nov 08 17:02:02 2018 " "Processing ended: Thu Nov 08 17:02:02 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1541676722485 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:42 " "Elapsed time: 00:00:42" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1541676722485 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:01:09 " "Total CPU time (on all processors): 00:01:09" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1541676722485 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1541676722485 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Analysis & Synthesis" 0 -1 1541676723794 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus Prime " "Running Quartus Prime Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 16.0.0 Build 211 04/27/2016 SJ Lite Edition " "Version 16.0.0 Build 211 04/27/2016 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1541676723801 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Nov 08 17:02:03 2018 " "Processing started: Thu Nov 08 17:02:03 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1541676723801 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Fitter" 0 -1 1541676723801 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off MulticycleRISC -c MulticycleRISC " "Command: quartus_fit --read_settings_files=off --write_settings_files=off MulticycleRISC -c MulticycleRISC" {  } {  } 0 0 "Command: %1!s!" 0 0 "Fitter" 0 -1 1541676723801 ""}
{ "Info" "0" "" "qfit2_default_script.tcl version: #1" {  } {  } 0 0 "qfit2_default_script.tcl version: #1" 0 0 "Fitter" 0 0 1541676723888 ""}
{ "Info" "0" "" "Project  = MulticycleRISC" {  } {  } 0 0 "Project  = MulticycleRISC" 0 0 "Fitter" 0 0 1541676723889 ""}
{ "Info" "0" "" "Revision = MulticycleRISC" {  } {  } 0 0 "Revision = MulticycleRISC" 0 0 "Fitter" 0 0 1541676723889 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Fitter" 0 -1 1541676724052 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Fitter" 0 -1 1541676724052 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "MulticycleRISC EP4CE22F17C6 " "Selected device EP4CE22F17C6 for design \"MulticycleRISC\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1541676724106 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1541676724170 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1541676724170 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1541676724415 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1541676724420 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE10F17C6 " "Device EP4CE10F17C6 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1541676724584 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE6F17C6 " "Device EP4CE6F17C6 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1541676724584 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE15F17C6 " "Device EP4CE15F17C6 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1541676724584 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "Fitter" 0 -1 1541676724584 ""}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "5 " "Fitter converted 5 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_ASDO_DATA1~ C1 " "Pin ~ALTERA_ASDO_DATA1~ is reserved at location C1" {  } { { "d:/altera_lite/16.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera_lite/16.0/quartus/bin64/pin_planner.ppl" { ~ALTERA_ASDO_DATA1~ } } } { "temporary_test_loc" "" { Generic "D:/Multicycle RISC/" { { 0 { 0 ""} 0 13276 14046 14942 0 0 ""}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1541676724601 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_FLASH_nCE_nCSO~ D2 " "Pin ~ALTERA_FLASH_nCE_nCSO~ is reserved at location D2" {  } { { "d:/altera_lite/16.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera_lite/16.0/quartus/bin64/pin_planner.ppl" { ~ALTERA_FLASH_nCE_nCSO~ } } } { "temporary_test_loc" "" { Generic "D:/Multicycle RISC/" { { 0 { 0 ""} 0 13278 14046 14942 0 0 ""}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1541676724601 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DCLK~ H1 " "Pin ~ALTERA_DCLK~ is reserved at location H1" {  } { { "d:/altera_lite/16.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera_lite/16.0/quartus/bin64/pin_planner.ppl" { ~ALTERA_DCLK~ } } } { "temporary_test_loc" "" { Generic "D:/Multicycle RISC/" { { 0 { 0 ""} 0 13280 14046 14942 0 0 ""}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1541676724601 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DATA0~ H2 " "Pin ~ALTERA_DATA0~ is reserved at location H2" {  } { { "d:/altera_lite/16.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera_lite/16.0/quartus/bin64/pin_planner.ppl" { ~ALTERA_DATA0~ } } } { "temporary_test_loc" "" { Generic "D:/Multicycle RISC/" { { 0 { 0 ""} 0 13282 14046 14942 0 0 ""}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1541676724601 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_nCEO~ F16 " "Pin ~ALTERA_nCEO~ is reserved at location F16" {  } { { "d:/altera_lite/16.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera_lite/16.0/quartus/bin64/pin_planner.ppl" { ~ALTERA_nCEO~ } } } { "temporary_test_loc" "" { Generic "D:/Multicycle RISC/" { { 0 { 0 ""} 0 13284 14046 14942 0 0 ""}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1541676724601 ""}  } {  } 0 169124 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "Fitter" 0 -1 1541676724601 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1541676724605 ""}
{ "Info" "IFSAC_FSAC_RAM_METASTABILITY_INFO" "" "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." {  } {  } 0 176045 "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." 0 0 "Fitter" 0 -1 1541676724826 ""}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "64 " "TimeQuest Timing Analyzer is analyzing 64 combinational loops as latches. For more details, run the Check Timing command in the TimeQuest Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." {  } {  } 0 335093 "TimeQuest Timing Analyzer is analyzing %1!d! combinational loops as latches. For more details, run the Check Timing command in the TimeQuest Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." 0 0 "Fitter" 0 -1 1541676726400 ""}
{ "Info" "ISTA_SDC_STATEMENT_PARENT" "" "Evaluating HDL-embedded SDC commands" { { "Info" "ISTA_SDC_STATEMENT_ENTITY" "sld_hub " "Entity sld_hub" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "create_clock -name altera_reserved_tck \[get_ports \{altera_reserved_tck\}\] -period 10MHz    " "create_clock -name altera_reserved_tck \[get_ports \{altera_reserved_tck\}\] -period 10MHz   " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1541676726409 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_clock_groups -asynchronous -group \{altera_reserved_tck\} " "set_clock_groups -asynchronous -group \{altera_reserved_tck\}" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1541676726409 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Design Software" 0 -1 1541676726409 ""}  } {  } 0 332164 "Evaluating HDL-embedded SDC commands" 0 0 "Fitter" 0 -1 1541676726409 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "MulticycleRISC.sdc " "Synopsys Design Constraints File file not found: 'MulticycleRISC.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Fitter" 0 -1 1541676726446 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "clk " "Node: clk was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register Register16:tempReg1\|reg_data\[0\] clk " "Register Register16:tempReg1\|reg_data\[0\] is being clocked by clk" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1541676726470 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Fitter" 0 -1 1541676726470 "|TopLevel|clk"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "Controller:ControlStore\|curState.s3 " "Node: Controller:ControlStore\|curState.s3 was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Latch Controller:ControlStore\|newState.s6_3183 Controller:ControlStore\|curState.s3 " "Latch Controller:ControlStore\|newState.s6_3183 is being clocked by Controller:ControlStore\|curState.s3" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1541676726470 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Fitter" 0 -1 1541676726470 "|TopLevel|Controller:ControlStore|curState.s3"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "nreset " "Node: nreset was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Latch Memory:MemoryBlock\|data_out\[12\] nreset " "Latch Memory:MemoryBlock\|data_out\[12\] is being clocked by nreset" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1541676726471 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Fitter" 0 -1 1541676726471 "|TopLevel|nreset"}
{ "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_PARENT" "" "The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." { { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "altera_reserved_tck (Rise) altera_reserved_tck (Rise) setup and hold " "From altera_reserved_tck (Rise) to altera_reserved_tck (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1541676726525 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "altera_reserved_tck (Rise) altera_reserved_tck (Fall) setup and hold " "From altera_reserved_tck (Rise) to altera_reserved_tck (Fall) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1541676726525 ""}  } {  } 1 332168 "The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." 0 0 "Fitter" 0 -1 1541676726525 ""}
{ "Info" "ISTA_USER_TDC_OPTIMIZATION_GOALS" "" "Detected timing requirements -- optimizing circuit to achieve only the specified requirements" {  } {  } 0 332129 "Detected timing requirements -- optimizing circuit to achieve only the specified requirements" 0 0 "Fitter" 0 -1 1541676726525 ""}
{ "Info" "ISTA_REPORT_CLOCKS_INFO" "Found 1 clocks " "Found 1 clocks" { { "Info" "ISTA_REPORT_CLOCKS_INFO" "  Period   Clock Name " "  Period   Clock Name" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1541676726525 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "======== ============ " "======== ============" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1541676726525 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" " 100.000 altera_reserved_tck " " 100.000 altera_reserved_tck" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1541676726525 ""}  } {  } 0 332111 "%1!s!" 0 0 "Fitter" 0 -1 1541676726525 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "clk~input (placed in PIN E1 (CLK1, DIFFCLK_0n)) " "Automatically promoted node clk~input (placed in PIN E1 (CLK1, DIFFCLK_0n))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G2 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G2" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1541676727023 ""}  } { { "TopLevel.vhd" "" { Text "D:/Multicycle RISC/TopLevel.vhd" 10 0 0 } } { "temporary_test_loc" "" { Generic "D:/Multicycle RISC/" { { 0 { 0 ""} 0 13264 14046 14942 0 0 ""}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1541676727023 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "altera_internal_jtag~TCKUTAP  " "Automatically promoted node altera_internal_jtag~TCKUTAP " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1541676727023 ""}  } { { "temporary_test_loc" "" { Generic "D:/Multicycle RISC/" { { 0 { 0 ""} 0 5440 14046 14942 0 0 ""}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1541676727023 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "Controller:ControlStore\|Selector2~0  " "Automatically promoted node Controller:ControlStore\|Selector2~0 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1541676727023 ""}  } { { "Controller.vhd" "" { Text "D:/Multicycle RISC/Controller.vhd" 69 -1 0 } } { "temporary_test_loc" "" { Generic "D:/Multicycle RISC/" { { 0 { 0 ""} 0 3385 14046 14942 0 0 ""}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1541676727023 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "ALU:aluBlock\|Equal0~12  " "Automatically promoted node ALU:aluBlock\|Equal0~12 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1541676727023 ""}  } { { "synopsys/ieee/syn_arit.vhd" "" { Text "d:/altera_lite/16.0/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 1805 -1 0 } } { "temporary_test_loc" "" { Generic "D:/Multicycle RISC/" { { 0 { 0 ""} 0 3459 14046 14942 0 0 ""}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1541676727023 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "Memory:MemoryBlock\|data_out\[15\]~0  " "Automatically promoted node Memory:MemoryBlock\|data_out\[15\]~0 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1541676727023 ""}  } { { "Memory.vhd" "" { Text "D:/Multicycle RISC/Memory.vhd" 20 -1 0 } } { "temporary_test_loc" "" { Generic "D:/Multicycle RISC/" { { 0 { 0 ""} 0 3880 14046 14942 0 0 ""}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1541676727023 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|reset_all  " "Automatically promoted node sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|reset_all " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1541676727023 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|sld_buffer_manager:sld_buffer_manager_inst\|last_buffer_write_address_sig\[0\]~0 " "Destination node sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|sld_buffer_manager:sld_buffer_manager_inst\|last_buffer_write_address_sig\[0\]~0" {  } { { "sld_buffer_manager.vhd" "" { Text "d:/altera_lite/16.0/quartus/libraries/megafunctions/sld_buffer_manager.vhd" 356 -1 0 } } { "temporary_test_loc" "" { Generic "D:/Multicycle RISC/" { { 0 { 0 ""} 0 9791 14046 14942 0 0 ""}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1541676727023 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|sld_offload_buffer_mgr:\\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst\|acq_buf_read_reset~0 " "Destination node sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|sld_offload_buffer_mgr:\\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst\|acq_buf_read_reset~0" {  } { { "sld_buffer_manager.vhd" "" { Text "d:/altera_lite/16.0/quartus/libraries/megafunctions/sld_buffer_manager.vhd" 638 -1 0 } } { "temporary_test_loc" "" { Generic "D:/Multicycle RISC/" { { 0 { 0 ""} 0 9811 14046 14942 0 0 ""}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1541676727023 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|sld_offload_buffer_mgr:\\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst\|acq_buf_read_reset " "Destination node sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|sld_offload_buffer_mgr:\\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst\|acq_buf_read_reset" {  } { { "sld_buffer_manager.vhd" "" { Text "d:/altera_lite/16.0/quartus/libraries/megafunctions/sld_buffer_manager.vhd" 638 -1 0 } } { "temporary_test_loc" "" { Generic "D:/Multicycle RISC/" { { 0 { 0 ""} 0 6128 14046 14942 0 0 ""}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1541676727023 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1541676727023 ""}  } { { "sld_signaltap_impl.vhd" "" { Text "d:/altera_lite/16.0/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 870 -1 0 } } { "temporary_test_loc" "" { Generic "D:/Multicycle RISC/" { { 0 { 0 ""} 0 7816 14046 14942 0 0 ""}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1541676727023 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1541676727745 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1541676727757 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1541676727758 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1541676727772 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1541676727797 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1541676727820 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1541676727820 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 176248 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1541676727832 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 176249 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1541676727837 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "Design Software" 0 -1 1541676727855 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1541676727855 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:04 " "Fitter preparation operations ending: elapsed time is 00:00:04" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1541676728175 ""}
{ "Info" "IVPR20K_VPR_FAMILY_APL_ERROR" "" "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." {  } {  } 0 14896 "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." 0 0 "Fitter" 0 -1 1541676728195 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1541676729404 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:01 " "Fitter placement preparation operations ending: elapsed time is 00:00:01" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1541676730660 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1541676730733 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1541676732552 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:02 " "Fitter placement operations ending: elapsed time is 00:00:02" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1541676732552 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1541676733761 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "7 " "Router estimated average interconnect usage is 7% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "29 X32_Y11 X42_Y22 " "Router estimated peak interconnect usage is 29% of the available device resources in the region that extends from location X32_Y11 to location X42_Y22" {  } { { "loc" "" { Generic "D:/Multicycle RISC/" { { 1 { 0 "Router estimated peak interconnect usage is 29% of the available device resources in the region that extends from location X32_Y11 to location X42_Y22"} { { 12 { 0 ""} 32 11 11 12 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Design Software" 0 -1 1541676736561 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1541676736561 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Design Software" 0 -1 1541676737619 ""} { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_TIMING" "" "Optimizations that may affect the design's timing were skipped" {  } {  } 0 170200 "Optimizations that may affect the design's timing were skipped" 0 0 "Design Software" 0 -1 1541676737619 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1541676737619 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:03 " "Fitter routing operations ending: elapsed time is 00:00:03" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1541676737623 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "the Fitter 1.16 " "Total time spent on timing analysis during the Fitter is 1.16 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during %1!s! is %2!s! seconds." 0 0 "Fitter" 0 -1 1541676737982 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1541676738048 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1541676738860 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1541676738865 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1541676740089 ""}
{ "Info" "IFITCC_FITTER_POST_OPERATION_END" "00:00:04 " "Fitter post-fit operations ending: elapsed time is 00:00:04" {  } {  } 0 11218 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1541676741270 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "D:/Multicycle RISC/output_files/MulticycleRISC.fit.smsg " "Generated suppressed messages file D:/Multicycle RISC/output_files/MulticycleRISC.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1541676742418 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 11 s Quartus Prime " "Quartus Prime Fitter was successful. 0 errors, 11 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "5918 " "Peak virtual memory: 5918 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1541676744626 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Nov 08 17:02:24 2018 " "Processing ended: Thu Nov 08 17:02:24 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1541676744626 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:21 " "Elapsed time: 00:00:21" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1541676744626 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:26 " "Total CPU time (on all processors): 00:00:26" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1541676744626 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1541676744626 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Fitter" 0 -1 1541676745771 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus Prime " "Running Quartus Prime Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 16.0.0 Build 211 04/27/2016 SJ Lite Edition " "Version 16.0.0 Build 211 04/27/2016 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1541676745778 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Nov 08 17:02:25 2018 " "Processing started: Thu Nov 08 17:02:25 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1541676745778 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Assembler" 0 -1 1541676745778 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off MulticycleRISC -c MulticycleRISC " "Command: quartus_asm --read_settings_files=off --write_settings_files=off MulticycleRISC -c MulticycleRISC" {  } {  } 0 0 "Command: %1!s!" 0 0 "Assembler" 0 -1 1541676745778 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Assembler" 0 -1 1541676746192 ""}
{ "Info" "IASM_ASM_GENERATING_POWER_DATA" "" "Writing out detailed assembly data for power analysis" {  } {  } 0 115031 "Writing out detailed assembly data for power analysis" 0 0 "Assembler" 0 -1 1541676747532 ""}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Assembler is generating device programming files" {  } {  } 0 115030 "Assembler is generating device programming files" 0 0 "Assembler" 0 -1 1541676747579 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 1  Quartus Prime " "Quartus Prime Assembler was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4926 " "Peak virtual memory: 4926 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1541676747854 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Nov 08 17:02:27 2018 " "Processing ended: Thu Nov 08 17:02:27 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1541676747854 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1541676747854 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1541676747854 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Assembler" 0 -1 1541676747854 ""}
{ "Info" "IFLOW_DISABLED_MODULE" "PowerPlay Power Analyzer FLOW_ENABLE_POWER_ANALYZER " "Skipped module PowerPlay Power Analyzer due to the assignment FLOW_ENABLE_POWER_ANALYZER" {  } {  } 0 293026 "Skipped module %1!s! due to the assignment %2!s!" 0 0 "Assembler" 0 -1 1541676748577 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Assembler" 0 -1 1541676749114 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "TimeQuest Timing Analyzer Quartus Prime " "Running Quartus Prime TimeQuest Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 16.0.0 Build 211 04/27/2016 SJ Lite Edition " "Version 16.0.0 Build 211 04/27/2016 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1541676749121 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Nov 08 17:02:28 2018 " "Processing started: Thu Nov 08 17:02:28 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1541676749121 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1541676749121 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta MulticycleRISC -c MulticycleRISC " "Command: quartus_sta MulticycleRISC -c MulticycleRISC" {  } {  } 0 0 "Command: %1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1541676749121 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "TimeQuest Timing Analyzer" 0 0 1541676749222 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "TimeQuest Timing Analyzer" 0 -1 1541676749544 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "TimeQuest Timing Analyzer" 0 -1 1541676749544 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1541676749615 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1541676749615 ""}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "64 " "TimeQuest Timing Analyzer is analyzing 64 combinational loops as latches. For more details, run the Check Timing command in the TimeQuest Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." {  } {  } 0 335093 "TimeQuest Timing Analyzer is analyzing %1!d! combinational loops as latches. For more details, run the Check Timing command in the TimeQuest Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." 0 0 "TimeQuest Timing Analyzer" 0 -1 1541676749959 ""}
{ "Info" "ISTA_SDC_STATEMENT_PARENT" "" "Evaluating HDL-embedded SDC commands" { { "Info" "ISTA_SDC_STATEMENT_ENTITY" "sld_hub " "Entity sld_hub" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "create_clock -name altera_reserved_tck \[get_ports \{altera_reserved_tck\}\] -period 10MHz    " "create_clock -name altera_reserved_tck \[get_ports \{altera_reserved_tck\}\] -period 10MHz   " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1541676750163 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_clock_groups -asynchronous -group \{altera_reserved_tck\} " "set_clock_groups -asynchronous -group \{altera_reserved_tck\}" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1541676750163 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Design Software" 0 -1 1541676750163 ""}  } {  } 0 332164 "Evaluating HDL-embedded SDC commands" 0 0 "TimeQuest Timing Analyzer" 0 -1 1541676750163 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "MulticycleRISC.sdc " "Synopsys Design Constraints File file not found: 'MulticycleRISC.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "TimeQuest Timing Analyzer" 0 -1 1541676750195 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "clk " "Node: clk was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register Register16:tempReg1\|reg_data\[0\] clk " "Register Register16:tempReg1\|reg_data\[0\] is being clocked by clk" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1541676750215 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "TimeQuest Timing Analyzer" 0 -1 1541676750215 "|TopLevel|clk"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "nreset " "Node: nreset was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Latch ALU:aluBlock\|tmpOut\[16\] nreset " "Latch ALU:aluBlock\|tmpOut\[16\] is being clocked by nreset" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1541676750215 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "TimeQuest Timing Analyzer" 0 -1 1541676750215 "|TopLevel|nreset"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "Controller:ControlStore\|curState.s3 " "Node: Controller:ControlStore\|curState.s3 was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Latch Controller:ControlStore\|newState.s3_3273 Controller:ControlStore\|curState.s3 " "Latch Controller:ControlStore\|newState.s3_3273 is being clocked by Controller:ControlStore\|curState.s3" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1541676750215 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "TimeQuest Timing Analyzer" 0 -1 1541676750215 "|TopLevel|Controller:ControlStore|curState.s3"}
{ "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_PARENT" "" "The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." { { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "altera_reserved_tck (Rise) altera_reserved_tck (Rise) setup and hold " "From altera_reserved_tck (Rise) to altera_reserved_tck (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1541676750239 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "altera_reserved_tck (Rise) altera_reserved_tck (Fall) setup and hold " "From altera_reserved_tck (Rise) to altera_reserved_tck (Fall) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1541676750239 ""}  } {  } 1 332168 "The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." 0 0 "TimeQuest Timing Analyzer" 0 -1 1541676750239 ""}
{ "Info" "0" "" "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "TimeQuest Timing Analyzer" 0 0 1541676750240 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 85C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 85C Model" 0 0 "TimeQuest Timing Analyzer" 0 0 1541676750250 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup 45.683 " "Worst-case setup slack is 45.683" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1541676750301 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1541676750301 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   45.683               0.000 altera_reserved_tck  " "   45.683               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1541676750301 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1541676750301 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.358 " "Worst-case hold slack is 0.358" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1541676750315 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1541676750315 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.358               0.000 altera_reserved_tck  " "    0.358               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1541676750315 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1541676750315 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery 96.673 " "Worst-case recovery slack is 96.673" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1541676750326 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1541676750326 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   96.673               0.000 altera_reserved_tck  " "   96.673               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1541676750326 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1541676750326 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 0.893 " "Worst-case removal slack is 0.893" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1541676750336 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1541676750336 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.893               0.000 altera_reserved_tck  " "    0.893               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1541676750336 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1541676750336 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 49.578 " "Worst-case minimum pulse width slack is 49.578" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1541676750346 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1541676750346 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   49.578               0.000 altera_reserved_tck  " "   49.578               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1541676750346 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1541676750346 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 2 synchronizer chains. " "Report Metastability: Found 2 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "The design MTBF is not calculated because there are no specified synchronizers in the design. " "The design MTBF is not calculated because there are no specified synchronizers in the design." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1541676750533 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Number of Synchronizer Chains Found: 2 " "Number of Synchronizer Chains Found: 2" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1541676750533 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Shortest Synchronizer Chain: 4 Registers " "Shortest Synchronizer Chain: 4 Registers" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1541676750533 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Fraction of Chains for which MTBFs Could Not be Calculated: 1.000 " "Fraction of Chains for which MTBFs Could Not be Calculated: 1.000" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1541676750533 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst Case Available Settling Time: 343.692 ns " "Worst Case Available Settling Time: 343.692 ns" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1541676750533 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" " " "" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1541676750533 ""}  } {  } 0 332114 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1541676750533 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 0C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 0C Model" 0 0 "TimeQuest Timing Analyzer" 0 0 1541676750548 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "TimeQuest Timing Analyzer" 0 -1 1541676750575 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "TimeQuest Timing Analyzer" 0 -1 1541676751636 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "clk " "Node: clk was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register Register16:tempReg1\|reg_data\[0\] clk " "Register Register16:tempReg1\|reg_data\[0\] is being clocked by clk" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1541676751874 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "TimeQuest Timing Analyzer" 0 -1 1541676751874 "|TopLevel|clk"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "nreset " "Node: nreset was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Latch ALU:aluBlock\|tmpOut\[16\] nreset " "Latch ALU:aluBlock\|tmpOut\[16\] is being clocked by nreset" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1541676751874 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "TimeQuest Timing Analyzer" 0 -1 1541676751874 "|TopLevel|nreset"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "Controller:ControlStore\|curState.s3 " "Node: Controller:ControlStore\|curState.s3 was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Latch Controller:ControlStore\|newState.s3_3273 Controller:ControlStore\|curState.s3 " "Latch Controller:ControlStore\|newState.s3_3273 is being clocked by Controller:ControlStore\|curState.s3" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1541676751874 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "TimeQuest Timing Analyzer" 0 -1 1541676751874 "|TopLevel|Controller:ControlStore|curState.s3"}
{ "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_PARENT" "" "The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." { { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "altera_reserved_tck (Rise) altera_reserved_tck (Rise) setup and hold " "From altera_reserved_tck (Rise) to altera_reserved_tck (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1541676751883 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "altera_reserved_tck (Rise) altera_reserved_tck (Fall) setup and hold " "From altera_reserved_tck (Rise) to altera_reserved_tck (Fall) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1541676751883 ""}  } {  } 1 332168 "The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." 0 0 "TimeQuest Timing Analyzer" 0 -1 1541676751883 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup 46.144 " "Worst-case setup slack is 46.144" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1541676751921 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1541676751921 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   46.144               0.000 altera_reserved_tck  " "   46.144               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1541676751921 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1541676751921 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.311 " "Worst-case hold slack is 0.311" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1541676751937 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1541676751937 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.311               0.000 altera_reserved_tck  " "    0.311               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1541676751937 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1541676751937 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery 97.062 " "Worst-case recovery slack is 97.062" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1541676751957 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1541676751957 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   97.062               0.000 altera_reserved_tck  " "   97.062               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1541676751957 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1541676751957 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 0.795 " "Worst-case removal slack is 0.795" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1541676751969 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1541676751969 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.795               0.000 altera_reserved_tck  " "    0.795               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1541676751969 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1541676751969 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 49.545 " "Worst-case minimum pulse width slack is 49.545" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1541676751978 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1541676751978 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   49.545               0.000 altera_reserved_tck  " "   49.545               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1541676751978 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1541676751978 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 2 synchronizer chains. " "Report Metastability: Found 2 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "The design MTBF is not calculated because there are no specified synchronizers in the design. " "The design MTBF is not calculated because there are no specified synchronizers in the design." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1541676752332 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Number of Synchronizer Chains Found: 2 " "Number of Synchronizer Chains Found: 2" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1541676752332 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Shortest Synchronizer Chain: 4 Registers " "Shortest Synchronizer Chain: 4 Registers" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1541676752332 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Fraction of Chains for which MTBFs Could Not be Calculated: 1.000 " "Fraction of Chains for which MTBFs Could Not be Calculated: 1.000" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1541676752332 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst Case Available Settling Time: 344.384 ns " "Worst Case Available Settling Time: 344.384 ns" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1541676752332 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" " " "" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1541676752332 ""}  } {  } 0 332114 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1541676752332 ""}
{ "Info" "0" "" "Analyzing Fast 1200mV 0C Model" {  } {  } 0 0 "Analyzing Fast 1200mV 0C Model" 0 0 "TimeQuest Timing Analyzer" 0 0 1541676752343 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "clk " "Node: clk was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register Register16:tempReg1\|reg_data\[0\] clk " "Register Register16:tempReg1\|reg_data\[0\] is being clocked by clk" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1541676752631 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "TimeQuest Timing Analyzer" 0 -1 1541676752631 "|TopLevel|clk"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "nreset " "Node: nreset was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Latch ALU:aluBlock\|tmpOut\[16\] nreset " "Latch ALU:aluBlock\|tmpOut\[16\] is being clocked by nreset" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1541676752631 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "TimeQuest Timing Analyzer" 0 -1 1541676752631 "|TopLevel|nreset"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "Controller:ControlStore\|curState.s3 " "Node: Controller:ControlStore\|curState.s3 was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Latch Controller:ControlStore\|newState.s3_3273 Controller:ControlStore\|curState.s3 " "Latch Controller:ControlStore\|newState.s3_3273 is being clocked by Controller:ControlStore\|curState.s3" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1541676752632 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "TimeQuest Timing Analyzer" 0 -1 1541676752632 "|TopLevel|Controller:ControlStore|curState.s3"}
{ "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_PARENT" "" "The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." { { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "altera_reserved_tck (Rise) altera_reserved_tck (Rise) setup and hold " "From altera_reserved_tck (Rise) to altera_reserved_tck (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1541676752640 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "altera_reserved_tck (Rise) altera_reserved_tck (Fall) setup and hold " "From altera_reserved_tck (Rise) to altera_reserved_tck (Fall) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1541676752640 ""}  } {  } 1 332168 "The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." 0 0 "TimeQuest Timing Analyzer" 0 -1 1541676752640 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup 47.686 " "Worst-case setup slack is 47.686" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1541676752653 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1541676752653 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   47.686               0.000 altera_reserved_tck  " "   47.686               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1541676752653 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1541676752653 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.186 " "Worst-case hold slack is 0.186" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1541676752669 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1541676752669 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.186               0.000 altera_reserved_tck  " "    0.186               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1541676752669 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1541676752669 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery 98.029 " "Worst-case recovery slack is 98.029" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1541676752681 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1541676752681 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   98.029               0.000 altera_reserved_tck  " "   98.029               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1541676752681 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1541676752681 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 0.500 " "Worst-case removal slack is 0.500" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1541676752695 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1541676752695 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.500               0.000 altera_reserved_tck  " "    0.500               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1541676752695 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1541676752695 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 49.466 " "Worst-case minimum pulse width slack is 49.466" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1541676752707 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1541676752707 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   49.466               0.000 altera_reserved_tck  " "   49.466               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1541676752707 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1541676752707 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 2 synchronizer chains. " "Report Metastability: Found 2 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "The design MTBF is not calculated because there are no specified synchronizers in the design. " "The design MTBF is not calculated because there are no specified synchronizers in the design." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1541676752903 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Number of Synchronizer Chains Found: 2 " "Number of Synchronizer Chains Found: 2" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1541676752903 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Shortest Synchronizer Chain: 4 Registers " "Shortest Synchronizer Chain: 4 Registers" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1541676752903 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Fraction of Chains for which MTBFs Could Not be Calculated: 1.000 " "Fraction of Chains for which MTBFs Could Not be Calculated: 1.000" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1541676752903 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst Case Available Settling Time: 346.655 ns " "Worst Case Available Settling Time: 346.655 ns" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1541676752903 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" " " "" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1541676752903 ""}  } {  } 0 332114 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1541676752903 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "TimeQuest Timing Analyzer" 0 -1 1541676753650 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "TimeQuest Timing Analyzer" 0 -1 1541676753672 ""}
{ "Info" "IQEXE_ERROR_COUNT" "TimeQuest Timing Analyzer 0 s 21 s Quartus Prime " "Quartus Prime TimeQuest Timing Analyzer was successful. 0 errors, 21 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "5096 " "Peak virtual memory: 5096 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1541676753936 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Nov 08 17:02:33 2018 " "Processing ended: Thu Nov 08 17:02:33 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1541676753936 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:05 " "Elapsed time: 00:00:05" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1541676753936 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:04 " "Total CPU time (on all processors): 00:00:04" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1541676753936 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1541676753936 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "TimeQuest Timing Analyzer" 0 -1 1541676755108 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "EDA Netlist Writer Quartus Prime " "Running Quartus Prime EDA Netlist Writer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 16.0.0 Build 211 04/27/2016 SJ Lite Edition " "Version 16.0.0 Build 211 04/27/2016 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1541676755114 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Nov 08 17:02:34 2018 " "Processing started: Thu Nov 08 17:02:34 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1541676755114 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "EDA Netlist Writer" 0 -1 1541676755114 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_eda --read_settings_files=off --write_settings_files=off MulticycleRISC -c MulticycleRISC " "Command: quartus_eda --read_settings_files=off --write_settings_files=off MulticycleRISC -c MulticycleRISC" {  } {  } 0 0 "Command: %1!s!" 0 0 "EDA Netlist Writer" 0 -1 1541676755114 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "EDA Netlist Writer" 0 -1 1541676755602 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "MulticycleRISC_6_1200mv_85c_slow.vho D:/Multicycle RISC/simulation/modelsim/ simulation " "Generated file MulticycleRISC_6_1200mv_85c_slow.vho in folder \"D:/Multicycle RISC/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1541676757056 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "MulticycleRISC_6_1200mv_0c_slow.vho D:/Multicycle RISC/simulation/modelsim/ simulation " "Generated file MulticycleRISC_6_1200mv_0c_slow.vho in folder \"D:/Multicycle RISC/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1541676757592 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "MulticycleRISC_min_1200mv_0c_fast.vho D:/Multicycle RISC/simulation/modelsim/ simulation " "Generated file MulticycleRISC_min_1200mv_0c_fast.vho in folder \"D:/Multicycle RISC/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1541676758094 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "MulticycleRISC.vho D:/Multicycle RISC/simulation/modelsim/ simulation " "Generated file MulticycleRISC.vho in folder \"D:/Multicycle RISC/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1541676758602 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "MulticycleRISC_6_1200mv_85c_vhd_slow.sdo D:/Multicycle RISC/simulation/modelsim/ simulation " "Generated file MulticycleRISC_6_1200mv_85c_vhd_slow.sdo in folder \"D:/Multicycle RISC/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1541676759464 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "MulticycleRISC_6_1200mv_0c_vhd_slow.sdo D:/Multicycle RISC/simulation/modelsim/ simulation " "Generated file MulticycleRISC_6_1200mv_0c_vhd_slow.sdo in folder \"D:/Multicycle RISC/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1541676760331 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "MulticycleRISC_min_1200mv_0c_vhd_fast.sdo D:/Multicycle RISC/simulation/modelsim/ simulation " "Generated file MulticycleRISC_min_1200mv_0c_vhd_fast.sdo in folder \"D:/Multicycle RISC/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1541676761197 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "MulticycleRISC_vhd.sdo D:/Multicycle RISC/simulation/modelsim/ simulation " "Generated file MulticycleRISC_vhd.sdo in folder \"D:/Multicycle RISC/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1541676762046 ""}
{ "Info" "IQEXE_ERROR_COUNT" "EDA Netlist Writer 0 s 1  Quartus Prime " "Quartus Prime EDA Netlist Writer was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4940 " "Peak virtual memory: 4940 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1541676763440 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Nov 08 17:02:43 2018 " "Processing ended: Thu Nov 08 17:02:43 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1541676763440 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:09 " "Elapsed time: 00:00:09" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1541676763440 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:07 " "Total CPU time (on all processors): 00:00:07" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1541676763440 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "EDA Netlist Writer" 0 -1 1541676763440 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 167 s " "Quartus Prime Full Compilation was successful. 0 errors, 167 warnings" {  } {  } 0 293000 "Quartus Prime %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "EDA Netlist Writer" 0 -1 1541676764180 ""}
