
*** Running vivado
    with args -log design_lcd_laczenie_LCD_0_0.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source design_lcd_laczenie_LCD_0_0.tcl


****** Vivado v2019.1 (64-bit)
  **** SW Build 2552052 on Fri May 24 14:49:42 MDT 2019
  **** IP Build 2548770 on Fri May 24 18:01:18 MDT 2019
    ** Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.

source design_lcd_laczenie_LCD_0_0.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/Admin/repozytorium/project_1/project_1.srcs/bin2bcd'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/Admin/repozytorium/project_1/project_1.srcs/serial_clock'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/Admin/repozytorium/project_1/project_1.srcs/serial_tx_fifo'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/Admin/repozytorium/project_1/project_1.srcs/serial_rx_fifo'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/Admin/repozytorium/project_1/project_1.srcs/ds18b20'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/Admin/repozytorium/project_1/project_1.srcs/on_off_downloader'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/Admin/repozytorium/project_1/project_1.srcs/uart_0'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/Admin/repozytorium/project_1/project_1.srcs/dekoder_0'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/Admin/repozytorium/project_1/project_1.srcs/LCD'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/Admin/repozytorium/project_1/project_1.srcs/lcd_putchar'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/Admin/repozytorium/project_1/project_1.srcs/laczenie_LCD'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/Admin/repozytorium/project_1/project_1.srcs/multikontroler'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/Admin/repozytorium/project_1/project_1.srcs/xup_or2_1'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/Admin/repozytorium/project_1/project_1.srcs/xup_or2_0'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/Admin/repozytorium/project_1/project_1.srcs/pblazeZH'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/Admin/repozytorium/project_1/project_1.srcs/mux_multiplekser'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/Admin/repozytorium/project_1/project_1.srcs/dekoder_adresowy'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/Admin/repozytorium/project_1/project_1.srcs/pb_downloader'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2019.1/data/ip'.
Command: synth_design -top design_lcd_laczenie_LCD_0_0 -part xc7z020clg400-2 -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z020'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 11168 
---------------------------------------------------------------------------------
Starting Synthesize : Time (s): cpu = 00:00:07 ; elapsed = 00:00:08 . Memory (MB): peak = 479.535 ; gain = 185.012
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'design_lcd_laczenie_LCD_0_0' [c:/Users/Admin/repozytorium/project_1/project_1.srcs/sources_1/bd/design_lcd/ip/design_lcd_laczenie_LCD_0_0/synth/design_lcd_laczenie_LCD_0_0.v:58]
INFO: [Synth 8-6157] synthesizing module 'laczenie_LCD' [c:/Users/Admin/repozytorium/project_1/project_1.srcs/sources_1/bd/design_lcd/ipshared/d50d/src/laczenie_LCD.v:22]
INFO: [Synth 8-6155] done synthesizing module 'laczenie_LCD' (1#1) [c:/Users/Admin/repozytorium/project_1/project_1.srcs/sources_1/bd/design_lcd/ipshared/d50d/src/laczenie_LCD.v:22]
INFO: [Synth 8-6155] done synthesizing module 'design_lcd_laczenie_LCD_0_0' (2#1) [c:/Users/Admin/repozytorium/project_1/project_1.srcs/sources_1/bd/design_lcd/ip/design_lcd_laczenie_LCD_0_0/synth/design_lcd_laczenie_LCD_0_0.v:58]
---------------------------------------------------------------------------------
Finished Synthesize : Time (s): cpu = 00:00:09 ; elapsed = 00:00:11 . Memory (MB): peak = 543.160 ; gain = 248.637
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:09 ; elapsed = 00:00:11 . Memory (MB): peak = 543.160 ; gain = 248.637
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z020clg400-2
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:09 ; elapsed = 00:00:11 . Memory (MB): peak = 543.160 ; gain = 248.637
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7z020clg400-2
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:09 ; elapsed = 00:00:11 . Memory (MB): peak = 543.160 ; gain = 248.637
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
No constraint files found.
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 220 (col length:60)
BRAMs: 280 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
WARNING: [Synth 8-3330] design design_lcd_laczenie_LCD_0_0 has an empty top module
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:17 ; elapsed = 00:00:19 . Memory (MB): peak = 698.824 ; gain = 404.301
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
No constraint files found.
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:17 ; elapsed = 00:00:19 . Memory (MB): peak = 698.824 ; gain = 404.301
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:17 ; elapsed = 00:00:19 . Memory (MB): peak = 698.824 ; gain = 404.301
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:20 ; elapsed = 00:00:23 . Memory (MB): peak = 698.824 ; gain = 404.301
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:20 ; elapsed = 00:00:23 . Memory (MB): peak = 698.824 ; gain = 404.301
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:20 ; elapsed = 00:00:23 . Memory (MB): peak = 698.824 ; gain = 404.301
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:20 ; elapsed = 00:00:23 . Memory (MB): peak = 698.824 ; gain = 404.301
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:20 ; elapsed = 00:00:23 . Memory (MB): peak = 698.824 ; gain = 404.301
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:20 ; elapsed = 00:00:23 . Memory (MB): peak = 698.824 ; gain = 404.301
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+-+-----+------+
| |Cell |Count |
+-+-----+------+
+-+-----+------+

Report Instance Areas: 
+------+---------+-------+------+
|      |Instance |Module |Cells |
+------+---------+-------+------+
|1     |top      |       |     0|
+------+---------+-------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:21 ; elapsed = 00:00:23 . Memory (MB): peak = 698.824 ; gain = 404.301
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 1 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:21 ; elapsed = 00:00:23 . Memory (MB): peak = 698.824 ; gain = 404.301
Synthesis Optimization Complete : Time (s): cpu = 00:00:21 ; elapsed = 00:00:23 . Memory (MB): peak = 698.824 ; gain = 404.301
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 810.137 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
31 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:29 ; elapsed = 00:00:35 . Memory (MB): peak = 810.137 ; gain = 515.613
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 810.137 ; gain = 0.000
WARNING: [Constraints 18-5210] No constraints selected for write.
Resolution: This message can indicate that there are no constraints for the design, or it can indicate that the used_in flags are set such that the constraints are ignored. This later case is used when running synth_design to not write synthesis constraints to the resulting checkpoint. Instead, project constraints are read when the synthesized design is opened.
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Common 17-1381] The checkpoint 'C:/Users/Admin/repozytorium/project_1/project_1.runs/design_lcd_laczenie_LCD_0_0_synth_1/design_lcd_laczenie_LCD_0_0.dcp' has been generated.
write_checkpoint: Time (s): cpu = 00:00:17 ; elapsed = 00:00:18 . Memory (MB): peak = 1188.957 ; gain = 378.820
WARNING: [Common 17-576] 'use_project_ipc' is deprecated. This option is deprecated and no longer used.
INFO: [Coretcl 2-1648] Added synthesis output to IP cache for IP design_lcd_laczenie_LCD_0_0, cache-ID = 6c6c656c7d7c1f92
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1189.949 ; gain = 0.000
WARNING: [Constraints 18-5210] No constraints selected for write.
Resolution: This message can indicate that there are no constraints for the design, or it can indicate that the used_in flags are set such that the constraints are ignored. This later case is used when running synth_design to not write synthesis constraints to the resulting checkpoint. Instead, project constraints are read when the synthesized design is opened.
INFO: [Common 17-1381] The checkpoint 'C:/Users/Admin/repozytorium/project_1/project_1.runs/design_lcd_laczenie_LCD_0_0_synth_1/design_lcd_laczenie_LCD_0_0.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file design_lcd_laczenie_LCD_0_0_utilization_synth.rpt -pb design_lcd_laczenie_LCD_0_0_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Tue Jun  2 16:49:30 2020...
