Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
-------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.2 (win64) Build 3064766 Wed Nov 18 09:12:45 MST 2020
| Date         : Thu Apr 22 17:26:14 2021
| Host         : DESKTOP-SGG39FO running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file TP4_P1_wrapper_control_sets_placed.rpt
| Design       : TP4_P1_wrapper
| Device       : xc7a100t
-------------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |    12 |
|    Minimum number of control sets                        |    12 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |    52 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |    12 |
| >= 0 to < 4        |     0 |
| >= 4 to < 6        |     5 |
| >= 6 to < 8        |     0 |
| >= 8 to < 10       |     0 |
| >= 10 to < 12      |     2 |
| >= 12 to < 14      |     2 |
| >= 14 to < 16      |     0 |
| >= 16              |     3 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |              18 |           10 |
| No           | No                    | Yes                    |               0 |            0 |
| No           | Yes                   | No                     |              51 |           16 |
| Yes          | No                    | No                     |              16 |            8 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |              71 |           31 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+----------------+-------------------------------------------------+---------------------------------------------+------------------+----------------+--------------+
|  Clock Signal  |                  Enable Signal                  |               Set/Reset Signal              | Slice Load Count | Bel Load Count | Bels / Slice |
+----------------+-------------------------------------------------+---------------------------------------------+------------------+----------------+--------------+
|  clk_IBUF_BUFG |                                                 | Generator_clk_2Hz/blink                     |                2 |              4 |         2.00 |
|  clk_IBUF_BUFG | State_machine/FSM_sequential_pState_reg[1]_2[0] |                                             |                1 |              4 |         4.00 |
|  clk_IBUF_BUFG | State_machine/pulse_reg[0]                      |                                             |                3 |              4 |         1.33 |
|  clk_IBUF_BUFG | State_machine/FSM_sequential_pState_reg[0]_0[0] |                                             |                2 |              4 |         2.00 |
|  clk_IBUF_BUFG | State_machine/FSM_sequential_pState_reg[1]_0[0] |                                             |                2 |              4 |         2.00 |
|  clk_IBUF_BUFG | Debouncer_btnR/s_debounceCnt[21]_i_2_n_0        | Debouncer_btnR/p_1_in0                      |                4 |             10 |         2.50 |
|  clk_IBUF_BUFG | Debouncer_btnC/s_debounceCnt[21]_i_2__0_n_0     | Debouncer_btnC/s_debounceCnt[21]_i_1__0_n_0 |                3 |             10 |         3.33 |
|  clk_IBUF_BUFG | Debouncer_btnR/p_2_in                           | Debouncer_btnR/s_debounceCnt[20]_i_1_n_0    |                6 |             12 |         2.00 |
|  clk_IBUF_BUFG | Debouncer_btnC/s_debounceCnt[20]_i_2__0_n_0     | Debouncer_btnC/s_debounceCnt[20]_i_1__0_n_0 |                6 |             12 |         2.00 |
|  clk_IBUF_BUFG |                                                 |                                             |               10 |             18 |         1.80 |
|  clk_IBUF_BUFG | State_machine/E[0]                              | Debouncer_btnR/s_reset                      |               12 |             27 |         2.25 |
|  clk_IBUF_BUFG |                                                 | Debouncer_btnR/s_reset                      |               14 |             47 |         3.36 |
+----------------+-------------------------------------------------+---------------------------------------------+------------------+----------------+--------------+


