Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.2 (win64) Build 2708876 Wed Nov  6 21:40:23 MST 2019
| Date         : Tue Apr 21 17:52:02 2020
| Host         : DESKTOP-2HQ1RBR running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file nexys4_top_control_sets_placed.rpt
| Design       : nexys4_top
| Device       : xc7a100t
---------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |   130 |
|    Minimum number of control sets                        |   130 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |   348 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |   130 |
| >= 0 to < 4        |     6 |
| >= 4 to < 6        |    21 |
| >= 6 to < 8        |    16 |
| >= 8 to < 10       |    18 |
| >= 10 to < 12      |     5 |
| >= 12 to < 14      |     4 |
| >= 14 to < 16      |     3 |
| >= 16              |    57 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |             576 |          294 |
| No           | No                    | Yes                    |              30 |           14 |
| No           | Yes                   | No                     |             323 |          165 |
| Yes          | No                    | No                     |            2065 |          835 |
| Yes          | No                    | Yes                    |              16 |            4 |
| Yes          | Yes                   | No                     |             538 |          243 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+---------------------------------------------------------------------+--------------------------------------------------------------------------+----------------------------------------------------------------------------+------------------+----------------+
|                             Clock Signal                            |                               Enable Signal                              |                              Set/Reset Signal                              | Slice Load Count | Bel Load Count |
+---------------------------------------------------------------------+--------------------------------------------------------------------------+----------------------------------------------------------------------------+------------------+----------------+
|  clkgen0/xc7l.v/in0                                                 | spimctrl1/r[spio][mosi]_i_1_n_0                                          | spimctrl1/r_reg[spimstate]0                                                |                1 |              1 |
|  clkgen0/xc7l.v/in0                                                 | dcom0/dcom_uart0/r[tshift][9]_i_1_n_0                                    | rst0/led2                                                                  |                1 |              1 |
|  ahbjtag0/gtckbuf.tckbuf/xil.xil0/CLK                               |                                                                          |                                                                            |                1 |              1 |
|  clkgen0/xc7l.v/in0                                                 | cpu[0].u0/leon3x0/vhdl.p0/c0mmu/dcache0/r[x][data][3]_0                  | cpu[0].u0/leon3x0/vhdl.p0/iu/r[x][data][1][7]_i_1_n_0                      |                1 |              2 |
|  ddrc/nftphy.ddr_phy0/ddr_phy0/seppads.phywop/xc4v.ddr_phy0/clk90r  |                                                                          |                                                                            |                1 |              2 |
| ~ahbjtag0/gtckbuf.tckbuf/xil.xil0/CLK                               |                                                                          | rst0/led2                                                                  |                3 |              3 |
|  ddrc/nftphy.ddr_phy0/ddr_phy0/seppads.phywop/xc4v.ddr_phy0/CLK     | ddrc/ddrc/ddrc/dv[sdo_dqm]                                               | ddrc/ddrc/ddrc/FSM_onehot_dr[cmds][10]_i_1_n_0                             |                1 |              4 |
|  clkgen0/xc7l.v/in0                                                 | spimctrl1/v[hsel]134_out                                                 | spimctrl1/r[rrdata][7]_i_1_n_0                                             |                3 |              4 |
|  clkgen0/xc7l.v/in0                                                 |                                                                          | ddrc/nftphy.ddr_phy0/ddr_phy0/seppads.phywop/xc4v.ddr_phy0/btnCpuResetn    |                1 |              4 |
|  clkgen0/xc7l.v/in0                                                 | spimctrl1/v[rst]                                                         | spimctrl1/r_reg[spimstate]0                                                |                3 |              4 |
|  ddrc/nftphy.ddr_phy0/ddr_phy0/seppads.phywop/xc4v.ddr_phy0/CLK     |                                                                          | ddrc/nftphy.ddr_phy0/ddr_phy0/seppads.phywop/xc4v.ddr_phy0/dllrst0_n_0     |                1 |              4 |
|  clkgen0/xc7l.v/in0                                                 | dsu0/x0/r[be][0]_i_1_n_0                                                 | rst0/led2                                                                  |                1 |              4 |
|  clkgen0/xc7l.v/in0                                                 | cpu[0].u0/leon3x0/vhdl.p0/iu/r[w][s][pil]                                |                                                                            |                2 |              4 |
|  ddrc/nftphy.ddr_phy0/ddr_phy0/seppads.phywop/xc4v.ddr_phy0/CLK     |                                                                          | ddrc/nftphy.ddr_phy0/ddr_phy0/seppads.phywop/xc4v.ddr_phy0/dllrst_reg[0]_1 |                1 |              4 |
|  clkgen0/xc7l.v/in0                                                 | cpu[0].u0/leon3x0/vhdl.p0/iu/r[w][s][icc]                                |                                                                            |                2 |              4 |
|  clkgen0/xc7l.v/in0                                                 | dsu0/x0/E[0]                                                             | cpu[0].u0/leon3x0/vhdl.p0/c0mmu/dcache0/r_reg[holdn]_7                     |                2 |              4 |
|  clkgen0/xc7l.v/in0                                                 | cpu[0].u0/leon3x0/vhdl.p0/c0mmu/dcache0/r_reg[holdn]_8                   | cpu[0].u0/leon3x0/vhdl.p0/iu/r[m][dci][asi]                                |                1 |              4 |
|  ddrc/nftphy.ddr_phy0/ddr_phy0/seppads.phywop/xc4v.ddr_phy0/clk180r |                                                                          |                                                                            |                3 |              4 |
|  clkgen0/xc7l.v/in0                                                 | cpu[0].u0/leon3x0/vhdl.p0/c0mmu/dcache0/r_reg[holdn]_8                   | cpu[0].u0/leon3x0/vhdl.p0/iu/r[a][ctrl][rd][7]_i_1_n_0                     |                3 |              4 |
|  clkgen0/xc7l.v/in0                                                 | cpu[0].u0/leon3x0/vhdl.p0/c0mmu/dcache0/r_reg[holdn]_8                   | cpu[0].u0/leon3x0/vhdl.p0/c0mmu/dcache0/SR[0]                              |                3 |              4 |
|  ddrc/nftphy.ddr_phy0/ddr_phy0/seppads.phywop/xc4v.ddr_phy0/CLK     |                                                                          | ddrc/ddrc/ddrc/dr[cfg][cal_en][1]_i_1_n_0                                  |                1 |              4 |
|  clkgen0/xc7l.v/in0                                                 | spimctrl1/v[hsel]134_out                                                 |                                                                            |                2 |              4 |
|  clkgen0/xc7l.v/in0                                                 | spimctrl1/r[spi][cnt][4]_i_1_n_0                                         |                                                                            |                3 |              5 |
|  clkgen0/xc7l.v/in0                                                 | cpu[0].u0/leon3x0/vhdl.p0/mgen.div0/r[cnt]                               | cpu[0].u0/leon3x0/vhdl.p0/c0mmu/dcache0/SR[0]                              |                1 |              5 |
|  ahbjtag0/gtckbuf.tckbuf/xil.xil0/CLK                               |                                                                          | rst0/led2                                                                  |                3 |              5 |
|  clkgen0/xc7l.v/in0                                                 | cpu[0].u0/leon3x0/vhdl.p0/c0mmu/dcache0/r_reg[holdn]_8                   | cpu[0].u0/leon3x0/vhdl.p0/iu/r[a][ctrl][wy]_i_1_n_0                        |                5 |              5 |
|  clkgen0/xc7l.v/in0                                                 | apb0/apbx/v[rxen]                                                        | rst0/led2                                                                  |                2 |              5 |
|  clkgen0/xc7l.v/in0                                                 |                                                                          | ahb0/syncrregs.r[hrdatam][24]_i_1_n_0                                      |                1 |              6 |
|  clkgen0/xc7l.v/in0                                                 |                                                                          | cpu[0].u0/leon3x0/vhdl.p0/c0mmu/icache0/r_reg[x][annul_all]                |                2 |              6 |
|  clkgen0/xc7l.v/in0                                                 | ddrc/ddrc/gft0.ahbc/rend1                                                |                                                                            |                4 |              6 |
|  clkgen0/xc7l.v/in0                                                 | uart1/r[irqcnt][5]_i_1_n_0                                               | rst0/led2                                                                  |                1 |              6 |
|  clkgen0/xc7l.v/in0                                                 | cpu[0].u0/leon3x0/vhdl.p0/c0mmu/icache0/r_reg[holdn]_0[0]                |                                                                            |                3 |              6 |
|  clkgen0/xc7l.v/in0                                                 | ahb0/ahbmi[hready]                                                       | rst0/led2                                                                  |                4 |              6 |
|  clkgen0/xc7l.v/in0                                                 | cpu[0].u0/leon3x0/vhdl.p0/c0mmu/dcache0/r[x][data][3]_0                  | cpu[0].u0/leon3x0/vhdl.p0/iu/r[x][data][3][7]_i_1_n_0                      |                2 |              6 |
|  clkgen0/xc7l.v/in0                                                 | dcom0/dcom0/v[len]                                                       |                                                                            |                3 |              6 |
|  clkgen0/xc7l.v/in0                                                 | dsu0/x0/tb0.tr[delaycnt][5]_i_1_n_0                                      |                                                                            |                2 |              6 |
|  clkgen0/xc7l.v/in0                                                 | dsu0/x0/tb0.tr[aindex][5]_i_1_n_0                                        |                                                                            |                2 |              6 |
|  clkgen0/xc7l.v/in0                                                 |                                                                          | rst0/async.r[4]_i_1_n_0                                                    |                1 |              6 |
|  clkgen0/xc7l.v/in0                                                 | cpu[0].u0/leon3x0/vhdl.p0/c0mmu/icache0/E[0]                             |                                                                            |                3 |              7 |
|  clkgen0/xc7l.v/in0                                                 | cpu[0].u0/leon3x0/vhdl.p0/c0mmu/dcache0/r[faddr][6]_i_2__0_n_0           | cpu[0].u0/leon3x0/vhdl.p0/c0mmu/dcache0/r[faddr][6]_i_1__0_n_0             |                2 |              7 |
|  clkgen0/xc7l.v/in0                                                 | cpu[0].u0/leon3x0/vhdl.p0/c0mmu/icache0/r_reg[flush2]_0                  | cpu[0].u0/leon3x0/vhdl.p0/iu/r_reg[flush2][0]                              |                4 |              7 |
|  clkgen0/xc7l.v/in0                                                 |                                                                          | cpu[0].u0/leon3x0/vhdl.p0/c0mmu/dcache0/r_reg[holdn]_7                     |                4 |              7 |
|  clkgen0/xc7l.v/in0                                                 |                                                                          | apb0/apbx/syncrregs.r[p][0][prdata][31]_i_1_n_0                            |                3 |              7 |
|  clkgen0/xc7l.v/in0                                                 | apb0/apbx/syncrregs.r_reg[p][0][haddr][4]_3[0]                           |                                                                            |                2 |              8 |
|  clkgen0/xc7l.v/in0                                                 | apb0/apbx/syncrregs.r_reg[p][0][haddr][3]_3[0]                           | rst0/led2                                                                  |                2 |              8 |
|  clkgen0/xc7l.v/in0                                                 | dcom0/dcom0/r_reg[dready][0]                                             |                                                                            |                1 |              8 |
|  clkgen0/xc7l.v/in0                                                 | dcom0/dcom_uart0/v[rshift]                                               |                                                                            |                2 |              8 |
|  clkgen0/xc7l.v/in0                                                 | uart1/v[rshift]                                                          | uart1/r[rshift][7]_i_1__0_n_0                                              |                2 |              8 |
|  ahbjtag0/gtckbuf.tckbuf/xil.xil0/CLK                               | ahbjtag0/tap0/ac7v.u0/E[0]                                               |                                                                            |                2 |              8 |
|  clkgen0/xc7l.v/in0                                                 | cpu[0].u0/leon3x0/vhdl.p0/iu/r[w][s][tt]                                 |                                                                            |                5 |              8 |
| ~ahbjtag0/gtckbuf.tckbuf/xil.xil0/CLK                               | ahbjtag0/newcom.jtagcom0/tnr2[addrlo][9]_i_1_n_0                         |                                                                            |                2 |              8 |
|  clkgen0/xc7l.v/in0                                                 | dsu0/x0/r_reg[slv][haddr][2]_3[0]                                        |                                                                            |                3 |              8 |
|  ddrc/nftphy.ddr_phy0/ddr_phy0/seppads.phywop/xc4v.ddr_phy0/CLK     | ddrc/ddrc/ddrc/dv[hwrite]                                                |                                                                            |                2 |              8 |
|  clkgen0/xc7l.v/in0                                                 | apb0/apbx/syncrregs.r_reg[p][0][haddr][4]_5[0]                           |                                                                            |                3 |              8 |
|  clkgen0/xc7l.v/in0                                                 | timer0/r[scaler][7]_i_1__0_n_0                                           | rst0/led2                                                                  |                5 |              8 |
|  clkgen0/xc7l.v/in0                                                 | spimctrl1/r[ar][23]_i_1_n_0                                              | spimctrl1/r[ar][31]_i_1_n_0                                                |                1 |              8 |
|  clkgen0/xc7l.v/in0                                                 | dcom0/dcom0/E[0]                                                         |                                                                            |                1 |              8 |
|  clkgen0/xc7l.v/in0                                                 | dcom0/dcom_uart0/r[tshift][9]_i_1_n_0                                    |                                                                            |                2 |              9 |
|  clkgen0/xc7l.v/in0                                                 | uart1/p_0_in__0[9]                                                       |                                                                            |                3 |              9 |
|  clkgen0/xc7l.v/in0                                                 | cpu[0].u0/leon3x0/vhdl.p0/iu/dsur[err]                                   |                                                                            |                6 |              9 |
|  clkgen0/xc7l.v/in0                                                 | apb0/apbx/v[rxen]                                                        |                                                                            |                2 |              9 |
|  clkgen0/xc7l.v/in0                                                 | ahb0/syncrregs.r_reg[hready]_2[0]                                        |                                                                            |                5 |             10 |
|  clkgen0/xc7l.v/in0                                                 | cpu[0].u0/leon3x0/vhdl.p0/c0mmu/dcache0/r_reg[holdn]_8                   | cpu[0].u0/leon3x0/vhdl.p0/iu/r[a][imm][9]_i_1_n_0                          |                3 |             10 |
|  ddrc/nftphy.ddr_phy0/ddr_phy0/seppads.phywop/xc4v.ddr_phy0/CLK     | ddrc/ddrc/ddrc/FSM_onehot_dr[s][9]_i_1_n_0                               | ddrc/ddrc/ddrc/FSM_onehot_dr[cmds][10]_i_1_n_0                             |                5 |             10 |
|  ddrc/nftphy.ddr_phy0/ddr_phy0/seppads.phywop/xc4v.ddr_phy0/CLK     | ddrc/ddrc/ddrc/dr[sdo_address][14]_i_1_n_0                               | ddrc/ddrc/ddrc/FSM_onehot_dr[cmds][10]_i_1_n_0                             |                6 |             11 |
|  ddrc/nftphy.ddr_phy0/ddr_phy0/seppads.phywop/xc4v.ddr_phy0/CLK     | ddrc/ddrc/ddrc/FSM_onehot_dr[cmds][10]_i_2_n_0                           | ddrc/ddrc/ddrc/FSM_onehot_dr[cmds][10]_i_1_n_0                             |                4 |             11 |
|  clkgen0/xc7l.v/in0                                                 | cpu[0].u0/leon3x0/vhdl.p0/c0mmu/dcache0/r[x][data][3]_0                  | cpu[0].u0/leon3x0/vhdl.p0/iu/r[x][data][3][11]_i_1_n_0                     |                5 |             12 |
|  clkgen0/xc7l.v/in0                                                 | apb0/apbx/syncrregs.r_reg[p][0][haddr][3]_5[0]                           |                                                                            |                2 |             12 |
|  clkgen0/xc7l.v/in0                                                 | ahb0/ahbmi[hready]                                                       |                                                                            |                7 |             12 |
|  clkgen0/xc7l.v/in0                                                 | apb0/apbx/syncrregs.r_reg[p][0][haddr][2]_5[0]                           |                                                                            |                5 |             12 |
|  clkgen0/xc7l.v/in0                                                 | apb0/apbx/E[0]                                                           |                                                                            |                9 |             15 |
|  clkgen0/xc7l.v/in0                                                 | apb0/apbx/syncrregs.r_reg[p][0][haddr][6]_0[0]                           | rst0/led2                                                                  |                9 |             15 |
|  ddrc/nftphy.ddr_phy0/ddr_phy0/seppads.phywop/xc4v.ddr_phy0/CLK     | ddrc/ddrc/ddrc/dr_reg[setrow]__0                                         |                                                                            |                6 |             15 |
|  clkgen0/xc7l.v/in0                                                 | U_LED/apb_wr__0                                                          | rst0/led2                                                                  |                4 |             16 |
|  clkgen0/xc7l.v/in0                                                 | rst0/rstoutl                                                             |                                                                            |                8 |             16 |
|  clkgen0/xc7l.v/in0                                                 | dsu0/x0/r_reg[slv][haddr][16]_0                                          | cpu[0].u0/leon3x0/vhdl.p0/c0mmu/dcache0/SR[0]                              |                5 |             16 |
|  clkgen0/xc7l.v/in0                                                 | dcom0/dcom_uart0/r[brate][17]_i_1_n_0                                    | rst0/led2                                                                  |               10 |             18 |
|  clkgen0/xc7l.v/in0                                                 | ahb0/E[0]                                                                |                                                                            |                6 |             18 |
|  clkgen0/xc7l.v/in0                                                 | dcom0/dcom_uart0/r[scaler][17]_i_1_n_0                                   | rst0/led2                                                                  |                9 |             18 |
|  clkgen0/xc7l.v/in0                                                 |                                                                          | ahb0/v[hrdatas][31]                                                        |                5 |             20 |
|  clkgen0/xc7l.v/in0                                                 | cpu[0].u0/leon3x0/vhdl.p0/iu/r[w][s][tba]                                | cpu[0].u0/leon3x0/vhdl.p0/c0mmu/dcache0/r_reg[holdn]_7                     |                6 |             20 |
|  clkgen0/xc7l.v/in0                                                 | ahb0/v[slv][haddr]                                                       |                                                                            |               11 |             24 |
|  clkgen0/xc7l.v/in0                                                 | spimctrl1/r[ar][23]_i_1_n_0                                              |                                                                            |                8 |             24 |
|  clkgen0/xc7l.v/in0                                                 | ahb0/v[hsize]                                                            |                                                                            |                5 |             26 |
|  clkgen0/xc7l.v/in0                                                 | ahb0/av[s]1                                                              |                                                                            |                6 |             26 |
|  clkgen0/xc7l.v/in0                                                 |                                                                          | spimctrl1/r_reg[spimstate]0                                                |               14 |             27 |
|  ahbjtag0/gtckbuf.tckbuf/xil.xil0/CLK                               | ahbjtag0/tap0/ac7v.u0/E[1]                                               |                                                                            |               13 |             27 |
|  clkgen0/xc7l.v/in0                                                 | cpu[0].u0/leon3x0/vhdl.p0/c0mmu/icache0/r[vaddress][31]_i_2_n_0          | cpu[0].u0/leon3x0/vhdl.p0/c0mmu/icache0/r[vaddress][31]_i_1_n_0            |               10 |             27 |
|  clkgen0/xc7l.v/in0                                                 | dsu0/x0/tb0.tr[tbreg1][addr][31]_i_1_n_0                                 |                                                                            |                9 |             30 |
|  clkgen0/xc7l.v/in0                                                 | dsu0/x0/r2[timer][0]_i_1_n_0                                             |                                                                            |                8 |             30 |
|  clkgen0/xc7l.v/in0                                                 | cpu[0].u0/leon3x0/vhdl.p0/c0mmu/dcache0/r_reg[holdn]_5[0]                |                                                                            |               12 |             30 |
|  clkgen0/xc7l.v/in0                                                 | dsu0/x0/tv[tbreg2][addr]                                                 |                                                                            |                6 |             30 |
|  clkgen0/xc7l.v/in0                                                 | dsu0/x0/tv[tbreg2][mask]                                                 |                                                                            |               10 |             30 |
|  clkgen0/xc7l.v/in0                                                 | dsu0/x0/tv[tbreg1][mask]                                                 |                                                                            |                9 |             30 |
|  clkgen0/xc7l.v/in0                                                 | cpu[0].u0/leon3x0/vhdl.p0/mgen.div0/syncrregs.r[x][62]_i_2_n_0           | cpu[0].u0/leon3x0/vhdl.p0/mgen.div0/syncrregs.r[x][62]_i_1_n_0             |               20 |             30 |
|  clkgen0/xc7l.v/in0                                                 | dcom0/dcom0/v[addr][31]                                                  |                                                                            |               12 |             30 |
|  clkgen0/xc7l.v/in0                                                 | cpu[0].u0/leon3x0/vhdl.p0/iu/irreg.ir[addr][31]_i_1_n_0                  |                                                                            |               19 |             30 |
|  clkgen0/xc7l.v/in0                                                 | ddrc/ddrc/gft0.ahbc/ar[req][startaddr][26]_i_1_n_0                       |                                                                            |               11 |             31 |
|  clkgen0/xc7l.v/in0                                                 | cpu[0].u0/leon3x0/vhdl.p0/c0mmu/dcache0/r_reg[holdn]_8                   | cpu[0].u0/leon3x0/vhdl.p0/c0mmu/dcache0/r_reg[holdn]_7                     |               22 |             31 |
|  clkgen0/xc7l.v/in0                                                 | dsu0/x0/v[slv][hrdata]                                                   |                                                                            |               19 |             32 |
|  clkgen0/xc7l.v/in0                                                 | dsu0/x0/v[slv][hwdata]                                                   |                                                                            |                9 |             32 |
|  clkgen0/xc7l.v/in0                                                 | cpu[0].u0/leon3x0/vhdl.p0/c0mmu/dcache0/v[wb][data2]                     | cpu[0].u0/leon3x0/vhdl.p0/c0mmu/dcache0/SR[0]                              |               15 |             32 |
|  clkgen0/xc7l.v/in0                                                 | dsu0/x0/r_reg[slv][haddr][4]_5[0]                                        |                                                                            |               22 |             32 |
|  clkgen0/xc7l.v/in0                                                 | apb0/apbx/syncrregs.r_reg[p][0][haddr][3]_2[0]                           |                                                                            |                6 |             32 |
|  clkgen0/xc7l.v/in0                                                 | cpu[0].u0/leon3x0/vhdl.p0/c0mmu/icache0/v[valid][3]_22                   |                                                                            |               24 |             32 |
|  clkgen0/xc7l.v/in0                                                 | ahbjtag0/newcom.jtagcom0/ar[dreg][31]_i_1_n_0                            | rst0/led2                                                                  |               13 |             32 |
|  clkgen0/xc7l.v/in0                                                 | apb0/apbx/syncrregs.r_reg[p][0][haddr][3]_1[0]                           |                                                                            |               10 |             32 |
|  clkgen0/xc7l.v/in0                                                 | cpu[0].u0/leon3x0/vhdl.p0/mgen.div0/syncrregs.r[x][31]_i_1_n_0           |                                                                            |               19 |             32 |
|  clkgen0/xc7l.v/in0                                                 | timer0/r[timers][2][value][31]_i_1_n_0                                   |                                                                            |               17 |             32 |
|  clkgen0/xc7l.v/in0                                                 | timer0/r[timers][1][value][31]_i_1_n_0                                   |                                                                            |               13 |             32 |
|  ahbjtag0/gtckbuf.tckbuf/xil.xil0/CLK                               | ahbjtag0/tap0/ac7v.u0/tnr1_reg[qual_rdata][0]                            |                                                                            |               15 |             32 |
|  clkgen0/xc7l.v/in0                                                 | apb0/apbx/v[p][0][pwdata]                                                |                                                                            |               12 |             32 |
|  clkgen0/xc7l.v/in0                                                 | spimctrl1/v[frdata]                                                      | spimctrl1/r_reg[spimstate]0                                                |                9 |             32 |
|  clkgen0/xc7l.v/in0                                                 | dcom0/dcom0/v[data]_0                                                    |                                                                            |               16 |             32 |
|  clkgen0/xc7l.v/in0                                                 | cpu[0].u0/leon3x0/vhdl.p0/c0mmu/icache0/FSM_onehot_r_reg[istate][1]_0[0] |                                                                            |               18 |             33 |
| ~ahbjtag0/gtckbuf.tckbuf/xil.xil0/CLK                               | ahbjtag0/tap0/ac7v.u0/y1.q_reg[0]                                        |                                                                            |                8 |             33 |
|  clkgen0/xc7l.v/in0                                                 | ddrc/ddrc/gft0.ahbc/av[nreq][startaddr]                                  |                                                                            |                9 |             34 |
|  clkgen0/xc7l.v/in0                                                 | ahbjtag0/newcom.jtagcom0/ar_reg[qual_dreg_n_0_]                          | rst0/led2                                                                  |               20 |             35 |
|  clkgen0/xc7l.v/in0                                                 | cpu[0].u0/leon3x0/vhdl.p0/c0mmu/dcache0/r_reg[read]0                     |                                                                            |               14 |             37 |
|  clkgen0/xc7l.v/in0                                                 | dsu0/x0/tb0.tr[hwrite]_i_1_n_0                                           |                                                                            |               13 |             41 |
|  ddrc/nftphy.ddr_phy0/ddr_phy0/seppads.phywop/xc4v.ddr_phy0/CLK     | ddrc/ddrc/ddrc/rbwrite                                                   |                                                                            |                6 |             48 |
|  clkgen0/xc7l.v/in0                                                 | ddrc/ddrc/gft0.ahbc/wbwrite                                              |                                                                            |                6 |             48 |
|  ddrc/nftphy.ddr_phy0/ddr_phy0/seppads.phywop/xc4v.ddr_phy0/CLK     |                                                                          | ddrc/ddrc/ddrc/FSM_onehot_dr[cmds][10]_i_1_n_0                             |               31 |             56 |
|  ddrc/nftphy.ddr_phy0/ddr_phy0/seppads.phywop/xc4v.ddr_phy0/CLK     | ddrc/ddrc/ddrc/dv[cfg][renable]                                          | ddrc/ddrc/ddrc/FSM_onehot_dr[cmds][10]_i_1_n_0                             |               21 |             63 |
|  clkgen0/xc7l.v/in0                                                 |                                                                          | cpu[0].u0/leon3x0/vhdl.p0/c0mmu/dcache0/SR[0]                              |               47 |             84 |
|  clkgen0/xc7l.v/in0                                                 | cpu[0].u0/leon3x0/vhdl.p0/c0mmu/dcache0/r[x][data][3]_0                  |                                                                            |               45 |            108 |
|  clkgen0/xc7l.v/in0                                                 |                                                                          | rst0/led2                                                                  |               61 |            110 |
|  ddrc/nftphy.ddr_phy0/ddr_phy0/seppads.phywop/xc4v.ddr_phy0/CLK     |                                                                          |                                                                            |               97 |            206 |
|  clkgen0/xc7l.v/in0                                                 |                                                                          |                                                                            |              192 |            363 |
|  clkgen0/xc7l.v/in0                                                 | cpu[0].u0/leon3x0/vhdl.p0/c0mmu/dcache0/r_reg[holdn]_8                   |                                                                            |              297 |            719 |
+---------------------------------------------------------------------+--------------------------------------------------------------------------+----------------------------------------------------------------------------+------------------+----------------+


