{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1680566643331 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition " "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1680566643331 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Apr 03 21:04:03 2023 " "Processing started: Mon Apr 03 21:04:03 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1680566643331 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1680566643331 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off proj-final -c proj-final " "Command: quartus_map --read_settings_files=on --write_settings_files=off proj-final -c proj-final" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1680566643332 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1680566643530 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "proj-final.bdf 1 1 " "Found 1 design units, including 1 entities, in source file proj-final.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 proj-final " "Found entity 1: proj-final" {  } { { "proj-final.bdf" "" { Schematic "C:/Users/Guto/Documents/UFRGS/CircuitosDigitais/trabalhofinal/fechaduraEletronica-VHDL/proj-final/proj-final.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1680566643560 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1680566643560 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "reg4bits.bdf 1 1 " "Found 1 design units, including 1 entities, in source file reg4bits.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 reg4bits " "Found entity 1: reg4bits" {  } { { "reg4bits.bdf" "" { Schematic "C:/Users/Guto/Documents/UFRGS/CircuitosDigitais/trabalhofinal/fechaduraEletronica-VHDL/proj-final/reg4bits.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1680566643562 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1680566643562 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "decod4x16.bdf 1 1 " "Found 1 design units, including 1 entities, in source file decod4x16.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 decod4x16 " "Found entity 1: decod4x16" {  } { { "decod4x16.bdf" "" { Schematic "C:/Users/Guto/Documents/UFRGS/CircuitosDigitais/trabalhofinal/fechaduraEletronica-VHDL/proj-final/decod4x16.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1680566643563 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1680566643563 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "reg_decod.bdf 1 1 " "Found 1 design units, including 1 entities, in source file reg_decod.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 reg_decod " "Found entity 1: reg_decod" {  } { { "reg_decod.bdf" "" { Schematic "C:/Users/Guto/Documents/UFRGS/CircuitosDigitais/trabalhofinal/fechaduraEletronica-VHDL/proj-final/reg_decod.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1680566643564 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1680566643564 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cont2bits.vhd 2 1 " "Found 2 design units, including 1 entities, in source file cont2bits.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 cont2bits-behavior " "Found design unit 1: cont2bits-behavior" {  } { { "cont2bits.vhd" "" { Text "C:/Users/Guto/Documents/UFRGS/CircuitosDigitais/trabalhofinal/fechaduraEletronica-VHDL/proj-final/cont2bits.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1680566643786 ""} { "Info" "ISGN_ENTITY_NAME" "1 cont2bits " "Found entity 1: cont2bits" {  } { { "cont2bits.vhd" "" { Text "C:/Users/Guto/Documents/UFRGS/CircuitosDigitais/trabalhofinal/fechaduraEletronica-VHDL/proj-final/cont2bits.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1680566643786 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1680566643786 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "decod2x4.bdf 1 1 " "Found 1 design units, including 1 entities, in source file decod2x4.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 decod2x4 " "Found entity 1: decod2x4" {  } { { "decod2x4.bdf" "" { Schematic "C:/Users/Guto/Documents/UFRGS/CircuitosDigitais/trabalhofinal/fechaduraEletronica-VHDL/proj-final/decod2x4.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1680566643787 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1680566643787 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "reguser4bits.bdf 1 1 " "Found 1 design units, including 1 entities, in source file reguser4bits.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 regUser4bits " "Found entity 1: regUser4bits" {  } { { "regUser4bits.bdf" "" { Schematic "C:/Users/Guto/Documents/UFRGS/CircuitosDigitais/trabalhofinal/fechaduraEletronica-VHDL/proj-final/regUser4bits.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1680566643788 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1680566643788 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cont1bit.vhd 2 1 " "Found 2 design units, including 1 entities, in source file cont1bit.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 cont1bit-behavior " "Found design unit 1: cont1bit-behavior" {  } { { "cont1bit.vhd" "" { Text "C:/Users/Guto/Documents/UFRGS/CircuitosDigitais/trabalhofinal/fechaduraEletronica-VHDL/proj-final/cont1bit.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1680566643789 ""} { "Info" "ISGN_ENTITY_NAME" "1 cont1bit " "Found entity 1: cont1bit" {  } { { "cont1bit.vhd" "" { Text "C:/Users/Guto/Documents/UFRGS/CircuitosDigitais/trabalhofinal/fechaduraEletronica-VHDL/proj-final/cont1bit.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1680566643789 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1680566643789 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "reg1bit.vhd 2 1 " "Found 2 design units, including 1 entities, in source file reg1bit.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 reg1bit-behavior " "Found design unit 1: reg1bit-behavior" {  } { { "reg1bit.vhd" "" { Text "C:/Users/Guto/Documents/UFRGS/CircuitosDigitais/trabalhofinal/fechaduraEletronica-VHDL/proj-final/reg1bit.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1680566643791 ""} { "Info" "ISGN_ENTITY_NAME" "1 reg1bit " "Found entity 1: reg1bit" {  } { { "reg1bit.vhd" "" { Text "C:/Users/Guto/Documents/UFRGS/CircuitosDigitais/trabalhofinal/fechaduraEletronica-VHDL/proj-final/reg1bit.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1680566643791 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1680566643791 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "decod5x6.bdf 1 1 " "Found 1 design units, including 1 entities, in source file decod5x6.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 decod5x6 " "Found entity 1: decod5x6" {  } { { "decod5x6.bdf" "" { Schematic "C:/Users/Guto/Documents/UFRGS/CircuitosDigitais/trabalhofinal/fechaduraEletronica-VHDL/proj-final/decod5x6.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1680566643792 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1680566643792 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "reg_decod_reguser.bdf 1 1 " "Found 1 design units, including 1 entities, in source file reg_decod_reguser.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 reg_decod_regUser " "Found entity 1: reg_decod_regUser" {  } { { "reg_decod_regUser.bdf" "" { Schematic "C:/Users/Guto/Documents/UFRGS/CircuitosDigitais/trabalhofinal/fechaduraEletronica-VHDL/proj-final/reg_decod_regUser.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1680566643793 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1680566643793 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "comparador.bdf 1 1 " "Found 1 design units, including 1 entities, in source file comparador.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 comparador " "Found entity 1: comparador" {  } { { "comparador.bdf" "" { Schematic "C:/Users/Guto/Documents/UFRGS/CircuitosDigitais/trabalhofinal/fechaduraEletronica-VHDL/proj-final/comparador.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1680566643794 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1680566643794 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "display_todos.bdf 1 1 " "Found 1 design units, including 1 entities, in source file display_todos.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 display_todos " "Found entity 1: display_todos" {  } { { "display_todos.bdf" "" { Schematic "C:/Users/Guto/Documents/UFRGS/CircuitosDigitais/trabalhofinal/fechaduraEletronica-VHDL/proj-final/display_todos.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1680566643795 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1680566643795 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "btn_sincrono.bdf 1 1 " "Found 1 design units, including 1 entities, in source file btn_sincrono.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 btn_Sincrono " "Found entity 1: btn_Sincrono" {  } { { "btn_Sincrono.bdf" "" { Schematic "C:/Users/Guto/Documents/UFRGS/CircuitosDigitais/trabalhofinal/fechaduraEletronica-VHDL/proj-final/btn_Sincrono.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1680566643796 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1680566643796 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "divisor_clock.bdf 1 1 " "Found 1 design units, including 1 entities, in source file divisor_clock.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 divisor_clock " "Found entity 1: divisor_clock" {  } { { "divisor_clock.bdf" "" { Schematic "C:/Users/Guto/Documents/UFRGS/CircuitosDigitais/trabalhofinal/fechaduraEletronica-VHDL/proj-final/divisor_clock.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1680566643798 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1680566643798 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "display_todos " "Elaborating entity \"display_todos\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1680566643819 ""}
{ "Warning" "WGDFX_SYMBOLS_OVERLAP_WARNING" "NOT inst13 " "Block or symbol \"NOT\" of instance \"inst13\" overlaps another block or symbol" {  } { { "display_todos.bdf" "" { Schematic "C:/Users/Guto/Documents/UFRGS/CircuitosDigitais/trabalhofinal/fechaduraEletronica-VHDL/proj-final/display_todos.bdf" { { 152 632 680 184 "inst13" "" } } } }  } 0 275011 "Block or symbol \"%1!s!\" of instance \"%2!s!\" overlaps another block or symbol" 0 0 "Quartus II" 0 -1 1680566643821 ""}
{ "Warning" "WGDFX_SYMBOLS_OVERLAP_WARNING" "NOT inst21 " "Block or symbol \"NOT\" of instance \"inst21\" overlaps another block or symbol" {  } { { "display_todos.bdf" "" { Schematic "C:/Users/Guto/Documents/UFRGS/CircuitosDigitais/trabalhofinal/fechaduraEletronica-VHDL/proj-final/display_todos.bdf" { { 504 568 616 536 "inst21" "" } } } }  } 0 275011 "Block or symbol \"%1!s!\" of instance \"%2!s!\" overlaps another block or symbol" 0 0 "Quartus II" 0 -1 1680566643821 ""}
{ "Warning" "WGDFX_SYMBOLS_OVERLAP_WARNING" "NOT inst28 " "Block or symbol \"NOT\" of instance \"inst28\" overlaps another block or symbol" {  } { { "display_todos.bdf" "" { Schematic "C:/Users/Guto/Documents/UFRGS/CircuitosDigitais/trabalhofinal/fechaduraEletronica-VHDL/proj-final/display_todos.bdf" { { 552 1032 1080 584 "inst28" "" } } } }  } 0 275011 "Block or symbol \"%1!s!\" of instance \"%2!s!\" overlaps another block or symbol" 0 0 "Quartus II" 0 -1 1680566643822 ""}
{ "Warning" "WGDFX_SYMBOLS_OVERLAP_WARNING" "NOT inst35 " "Block or symbol \"NOT\" of instance \"inst35\" overlaps another block or symbol" {  } { { "display_todos.bdf" "" { Schematic "C:/Users/Guto/Documents/UFRGS/CircuitosDigitais/trabalhofinal/fechaduraEletronica-VHDL/proj-final/display_todos.bdf" { { 152 1160 1208 184 "inst35" "" } } } }  } 0 275011 "Block or symbol \"%1!s!\" of instance \"%2!s!\" overlaps another block or symbol" 0 0 "Quartus II" 0 -1 1680566643822 ""}
{ "Warning" "WSGN_SEARCH_FILE" "display.bdf 1 1 " "Using design file display.bdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 display " "Found entity 1: display" {  } { { "display.bdf" "" { Schematic "C:/Users/Guto/Documents/UFRGS/CircuitosDigitais/trabalhofinal/fechaduraEletronica-VHDL/proj-final/display.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1680566643832 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Quartus II" 0 -1 1680566643832 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "display display:inst19 " "Elaborating entity \"display\" for hierarchy \"display:inst19\"" {  } { { "display_todos.bdf" "inst19" { Schematic "C:/Users/Guto/Documents/UFRGS/CircuitosDigitais/trabalhofinal/fechaduraEletronica-VHDL/proj-final/display_todos.bdf" { { 496 840 936 656 "inst19" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1680566643832 ""}
{ "Warning" "WSGN_SEARCH_FILE" "mux8x1.bdf 1 1 " "Using design file mux8x1.bdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 mux8x1 " "Found entity 1: mux8x1" {  } { { "mux8x1.bdf" "" { Schematic "C:/Users/Guto/Documents/UFRGS/CircuitosDigitais/trabalhofinal/fechaduraEletronica-VHDL/proj-final/mux8x1.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1680566643839 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Quartus II" 0 -1 1680566643839 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux8x1 display:inst19\|mux8x1:inst99 " "Elaborating entity \"mux8x1\" for hierarchy \"display:inst19\|mux8x1:inst99\"" {  } { { "display.bdf" "inst99" { Schematic "C:/Users/Guto/Documents/UFRGS/CircuitosDigitais/trabalhofinal/fechaduraEletronica-VHDL/proj-final/display.bdf" { { 128 512 608 352 "inst99" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1680566643840 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "SAIDAD\[6\] VCC " "Pin \"SAIDAD\[6\]\" is stuck at VCC" {  } { { "display_todos.bdf" "" { Schematic "C:/Users/Guto/Documents/UFRGS/CircuitosDigitais/trabalhofinal/fechaduraEletronica-VHDL/proj-final/display_todos.bdf" { { 456 1248 1424 472 "SAIDAD\[6..0\]" "" } { 440 1016 1070 456 "SAIDAD\[6\]" "" } { 520 1064 1118 536 "SAIDAD\[5\]" "" } { 552 1080 1134 568 "SAIDAD\[4\]" "" } { 576 1080 1134 592 "SAIDAD\[3\]" "" } { 608 1072 1136 624 "SAIDAD\[2\]" "" } { 640 1040 1112 656 "SAIDAD\[1\]" "" } { 672 1016 1080 688 "SAIDAD\[0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1680566644099 "|display_todos|SAIDAD[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "SAIDAD\[2\] GND " "Pin \"SAIDAD\[2\]\" is stuck at GND" {  } { { "display_todos.bdf" "" { Schematic "C:/Users/Guto/Documents/UFRGS/CircuitosDigitais/trabalhofinal/fechaduraEletronica-VHDL/proj-final/display_todos.bdf" { { 456 1248 1424 472 "SAIDAD\[6..0\]" "" } { 440 1016 1070 456 "SAIDAD\[6\]" "" } { 520 1064 1118 536 "SAIDAD\[5\]" "" } { 552 1080 1134 568 "SAIDAD\[4\]" "" } { 576 1080 1134 592 "SAIDAD\[3\]" "" } { 608 1072 1136 624 "SAIDAD\[2\]" "" } { 640 1040 1112 656 "SAIDAD\[1\]" "" } { 672 1016 1080 688 "SAIDAD\[0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1680566644099 "|display_todos|SAIDAD[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "SAIDAD\[1\] GND " "Pin \"SAIDAD\[1\]\" is stuck at GND" {  } { { "display_todos.bdf" "" { Schematic "C:/Users/Guto/Documents/UFRGS/CircuitosDigitais/trabalhofinal/fechaduraEletronica-VHDL/proj-final/display_todos.bdf" { { 456 1248 1424 472 "SAIDAD\[6..0\]" "" } { 440 1016 1070 456 "SAIDAD\[6\]" "" } { 520 1064 1118 536 "SAIDAD\[5\]" "" } { 552 1080 1134 568 "SAIDAD\[4\]" "" } { 576 1080 1134 592 "SAIDAD\[3\]" "" } { 608 1072 1136 624 "SAIDAD\[2\]" "" } { 640 1040 1112 656 "SAIDAD\[1\]" "" } { 672 1016 1080 688 "SAIDAD\[0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1680566644099 "|display_todos|SAIDAD[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "SAIDAE\[6\] VCC " "Pin \"SAIDAE\[6\]\" is stuck at VCC" {  } { { "display_todos.bdf" "" { Schematic "C:/Users/Guto/Documents/UFRGS/CircuitosDigitais/trabalhofinal/fechaduraEletronica-VHDL/proj-final/display_todos.bdf" { { 32 776 952 48 "SAIDAE\[6..0\]" "" } { 40 616 669 56 "SAIDAE\[6\]" "" } { 120 664 717 136 "SAIDAE\[5\]" "" } { 152 680 733 168 "SAIDAE\[4\]" "" } { 176 680 733 192 "SAIDAE\[3\]" "" } { 208 672 735 224 "SAIDAE\[2\]" "" } { 240 640 712 256 "SAIDAE\[1\]" "" } { 272 616 679 288 "SAIDAE\[0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1680566644099 "|display_todos|SAIDAE[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "SAIDAE\[2\] GND " "Pin \"SAIDAE\[2\]\" is stuck at GND" {  } { { "display_todos.bdf" "" { Schematic "C:/Users/Guto/Documents/UFRGS/CircuitosDigitais/trabalhofinal/fechaduraEletronica-VHDL/proj-final/display_todos.bdf" { { 32 776 952 48 "SAIDAE\[6..0\]" "" } { 40 616 669 56 "SAIDAE\[6\]" "" } { 120 664 717 136 "SAIDAE\[5\]" "" } { 152 680 733 168 "SAIDAE\[4\]" "" } { 176 680 733 192 "SAIDAE\[3\]" "" } { 208 672 735 224 "SAIDAE\[2\]" "" } { 240 640 712 256 "SAIDAE\[1\]" "" } { 272 616 679 288 "SAIDAE\[0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1680566644099 "|display_todos|SAIDAE[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "SAIDAE\[1\] GND " "Pin \"SAIDAE\[1\]\" is stuck at GND" {  } { { "display_todos.bdf" "" { Schematic "C:/Users/Guto/Documents/UFRGS/CircuitosDigitais/trabalhofinal/fechaduraEletronica-VHDL/proj-final/display_todos.bdf" { { 32 776 952 48 "SAIDAE\[6..0\]" "" } { 40 616 669 56 "SAIDAE\[6\]" "" } { 120 664 717 136 "SAIDAE\[5\]" "" } { 152 680 733 168 "SAIDAE\[4\]" "" } { 176 680 733 192 "SAIDAE\[3\]" "" } { 208 672 735 224 "SAIDAE\[2\]" "" } { 240 640 712 256 "SAIDAE\[1\]" "" } { 272 616 679 288 "SAIDAE\[0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1680566644099 "|display_todos|SAIDAE[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "SAIDAMD\[6\] VCC " "Pin \"SAIDAMD\[6\]\" is stuck at VCC" {  } { { "display_todos.bdf" "" { Schematic "C:/Users/Guto/Documents/UFRGS/CircuitosDigitais/trabalhofinal/fechaduraEletronica-VHDL/proj-final/display_todos.bdf" { { 56 1280 1456 72 "SAIDAMD\[6..0\]" "" } { 40 1144 1206 56 "SAIDAMD\[6\]" "" } { 120 1192 1254 136 "SAIDAMD\[5\]" "" } { 152 1208 1270 168 "SAIDAMD\[4\]" "" } { 176 1208 1270 192 "SAIDAMD\[3\]" "" } { 208 1200 1262 224 "SAIDAMD\[2\]" "" } { 240 1168 1240 256 "SAIDAMD\[1\]" "" } { 272 1144 1206 288 "SAIDAMD\[0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1680566644099 "|display_todos|SAIDAMD[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "SAIDAMD\[2\] GND " "Pin \"SAIDAMD\[2\]\" is stuck at GND" {  } { { "display_todos.bdf" "" { Schematic "C:/Users/Guto/Documents/UFRGS/CircuitosDigitais/trabalhofinal/fechaduraEletronica-VHDL/proj-final/display_todos.bdf" { { 56 1280 1456 72 "SAIDAMD\[6..0\]" "" } { 40 1144 1206 56 "SAIDAMD\[6\]" "" } { 120 1192 1254 136 "SAIDAMD\[5\]" "" } { 152 1208 1270 168 "SAIDAMD\[4\]" "" } { 176 1208 1270 192 "SAIDAMD\[3\]" "" } { 208 1200 1262 224 "SAIDAMD\[2\]" "" } { 240 1168 1240 256 "SAIDAMD\[1\]" "" } { 272 1144 1206 288 "SAIDAMD\[0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1680566644099 "|display_todos|SAIDAMD[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "SAIDAMD\[1\] GND " "Pin \"SAIDAMD\[1\]\" is stuck at GND" {  } { { "display_todos.bdf" "" { Schematic "C:/Users/Guto/Documents/UFRGS/CircuitosDigitais/trabalhofinal/fechaduraEletronica-VHDL/proj-final/display_todos.bdf" { { 56 1280 1456 72 "SAIDAMD\[6..0\]" "" } { 40 1144 1206 56 "SAIDAMD\[6\]" "" } { 120 1192 1254 136 "SAIDAMD\[5\]" "" } { 152 1208 1270 168 "SAIDAMD\[4\]" "" } { 176 1208 1270 192 "SAIDAMD\[3\]" "" } { 208 1200 1262 224 "SAIDAMD\[2\]" "" } { 240 1168 1240 256 "SAIDAMD\[1\]" "" } { 272 1144 1206 288 "SAIDAMD\[0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1680566644099 "|display_todos|SAIDAMD[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "SAIDAME\[6\] VCC " "Pin \"SAIDAME\[6\]\" is stuck at VCC" {  } { { "display_todos.bdf" "" { Schematic "C:/Users/Guto/Documents/UFRGS/CircuitosDigitais/trabalhofinal/fechaduraEletronica-VHDL/proj-final/display_todos.bdf" { { 424 664 840 440 "SAIDAME\[6..0\]" "" } { 392 552 613 408 "SAIDAME\[6\]" "" } { 472 600 661 488 "SAIDAME\[5\]" "" } { 504 616 677 520 "SAIDAME\[4\]" "" } { 528 616 677 544 "SAIDAME\[3\]" "" } { 560 608 669 576 "SAIDAME\[2\]" "" } { 592 576 648 608 "SAIDAME\[1\]" "" } { 624 552 613 640 "SAIDAME\[0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1680566644099 "|display_todos|SAIDAME[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "SAIDAME\[2\] GND " "Pin \"SAIDAME\[2\]\" is stuck at GND" {  } { { "display_todos.bdf" "" { Schematic "C:/Users/Guto/Documents/UFRGS/CircuitosDigitais/trabalhofinal/fechaduraEletronica-VHDL/proj-final/display_todos.bdf" { { 424 664 840 440 "SAIDAME\[6..0\]" "" } { 392 552 613 408 "SAIDAME\[6\]" "" } { 472 600 661 488 "SAIDAME\[5\]" "" } { 504 616 677 520 "SAIDAME\[4\]" "" } { 528 616 677 544 "SAIDAME\[3\]" "" } { 560 608 669 576 "SAIDAME\[2\]" "" } { 592 576 648 608 "SAIDAME\[1\]" "" } { 624 552 613 640 "SAIDAME\[0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1680566644099 "|display_todos|SAIDAME[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "SAIDAME\[1\] GND " "Pin \"SAIDAME\[1\]\" is stuck at GND" {  } { { "display_todos.bdf" "" { Schematic "C:/Users/Guto/Documents/UFRGS/CircuitosDigitais/trabalhofinal/fechaduraEletronica-VHDL/proj-final/display_todos.bdf" { { 424 664 840 440 "SAIDAME\[6..0\]" "" } { 392 552 613 408 "SAIDAME\[6\]" "" } { 472 600 661 488 "SAIDAME\[5\]" "" } { 504 616 677 520 "SAIDAME\[4\]" "" } { 528 616 677 544 "SAIDAME\[3\]" "" } { 560 608 669 576 "SAIDAME\[2\]" "" } { 592 576 648 608 "SAIDAME\[1\]" "" } { 624 552 613 640 "SAIDAME\[0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1680566644099 "|display_todos|SAIDAME[1]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Quartus II" 0 -1 1680566644099 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1680566644191 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1680566644191 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "32 " "Implemented 32 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "4 " "Implemented 4 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1680566644211 ""} { "Info" "ICUT_CUT_TM_OPINS" "28 " "Implemented 28 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1680566644211 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1680566644211 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 20 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 20 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4673 " "Peak virtual memory: 4673 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1680566644225 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Apr 03 21:04:04 2023 " "Processing ended: Mon Apr 03 21:04:04 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1680566644225 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1680566644225 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1680566644225 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1680566644225 ""}
