**Index** 

* [Day 1](#day-1)
    + [Lab 1](#Lab-1)
        - [About OpenSTA](#About-OpenSTA)
        - [Inputs to OpenSTA](#Inputs-to-OpenSTA)
        - [Run OpenSTA](#Run-OpenSTA)
        
* [Day 2](#day-2)
    + [Lab 2](#Lab-2)
        - [Liberty Files](#Liberty-Files)
        - [Exercise 1](#Exercise-1)
        - [SPEF Files](#SPEF-Files)
        - [Understanding Timing Report](#Understanding-Timing-Report)
        - [Exercise 2](#Exercise-2)
        
 * [Day 3](#day-3)
    + [Lab 3](#Lab-3)
        - [Understanding Slack Compulation](#Understanding-Slack-Compulation)
  
    
 
 **Content**

# Day1 

## Lab_1 : **About OpenSTA**

        
OpenSTA is a gate level static timing verifier. As a stand-alone executable it can be used to verify the timing of a design using standard file formats like :- 

-Verilog netlist    
-Liberty library    
-SDC timing constraints    
-SDF delay annotation    
-SPEF parasitics
    
OpenSTA is architected to be easily bolted on to other tools as a timing engine. 

By using a network adapter, OpenSTAcan access the host netlist data structures without duplicating them. 

Query based incremental update of delays, arrival and required times & Simulator to propagate constants from constraints and netlist tie high/low

Reference for commands used in OpenSTA :

https://github.com/Bharti-Navlani/VSD-IAT-Sign-off-Timing-Analysis_Basics-to-Advance/files/10786440/OpenSTA.pdf

## Lab_1 : **Inputs to OpenSTA**

Verilog Model : Contains the Standard Cells

![D1_Lab_1p1](https://user-images.githubusercontent.com/84861735/220170992-4b3945b4-8bab-4da4-b3f4-498e1efebaa2.png)

Liberty File : Standards Cells Information is present in liberty or .lib file 

![D1_Lab_1p2](https://user-images.githubusercontent.com/84861735/220170995-c88730e3-b929-4688-9ade-47fb2c126db3.png)

Below image shows the inputs , output & funtion of sky130_fd_sc_hd___nand2_1

![D1_Lab_1p3](https://user-images.githubusercontent.com/84861735/220172357-5f00372c-de07-48cb-badc-dc56da1e4b9d.png)

Synopsys Constrain File : SDC which contains design constraints  & timing constraints 

![D1_Lab_1p4](https://user-images.githubusercontent.com/84861735/220171001-c15f3c62-5006-4ce4-b319-7b9cf263e785.png)

## Lab_1 : **run OpenSTA**

Following files shows the steps to read all the above inputs & perform the timing check

![D1_Lab_1p5](https://user-images.githubusercontent.com/84861735/220172393-9ea9a303-ef76-4f21-b539-d5b3964ea0e0.png)

Following the command use to run OpenSTA

    sta run.tcl -exit | tee run1.log

After the execution of above command , all inputs are being read as show in below image :- 

![D1_Lab_1p6](https://user-images.githubusercontent.com/84861735/220173322-d5dc8920-cd6b-461b-b6f1-f70863633676.png)

Reports the Timing results in below image 

https://user-images.githubusercontent.com/84861735/220175405-d140d313-b5be-4de7-9b7a-7ecf8fed7655.png

# Day2
 
## Lab_2 : **Liberty Files**

The .lib file is an ASCII representation of the timing & power parameters associated with any cell in a particular semiconductor technology

It contains the information like :- 
-I/O delay paths
-Timing check values
-Interconnect delays

Following the command to read liberty file in OpenSTA :-

    read_liberty 

Liberty file will following information 
![Liberty1](https://user-images.githubusercontent.com/84861735/220176764-6b668c79-49be-473c-9896-1330aa013d23.png)
![Liberty2](https://user-images.githubusercontent.com/84861735/220176781-a7caa940-8b48-48a8-8b63-06f3e868585e.png)
![Liberty3](https://user-images.githubusercontent.com/84861735/220176793-29876f0a-8f32-4997-868b-5dd24f110461.png)


## Lab_2 : **Exercise 1**

"Find all cells in simple_max.lib"
Total 211 cells are present 
![D2_Lab_1p1](https://user-images.githubusercontent.com/84861735/220176820-f03b8f4e-e3d6-4d4d-b3a3-6d10a55ec1be.png)

"Find all pins of NAND2_X1"
All pins w.r.t NAND2_X1 & their direction can be found from lib file as shown below :- 
![D2_Lab_1p2](https://user-images.githubusercontent.com/84861735/220176839-39bb4b6c-f388-4252-9b1e-19282c88e53d.png)

"Find Different between NAND2_x1 & NAND3_X1"
Difference between NAND2_x1 & NAND3_X1 is highlighted in below image :-  
![D2_Lab_1p3](https://user-images.githubusercontent.com/84861735/220176892-ce221376-7843-4617-bf05-ca9b7d5640e5.png)
![D2_Lab_1p4](https://user-images.githubusercontent.com/84861735/220176941-70829dc8-f736-4234-84e8-a5a9a6cf35b5.png)

 
## Lab_2 : **Spef Files**

Standard Parasitic Exchange Format(SPEF) file describe parasitic information w.r.t design 

It is automatically generated by the tool

Following the command to read spef file :- 
    
    read_spef

![Spef](https://user-images.githubusercontent.com/84861735/220176974-f28cd009-8b31-46bb-98b7-7bd199fd7074.png)

## Lab_2 : **Understanding Timing Report**

![Timing_Report](https://user-images.githubusercontent.com/84861735/220176999-2d188d90-792e-4e17-9a2e-5c76ba07f1ed.png)

## Lab_2 : **Exercise 2**

![D2_Lab_1p5](https://user-images.githubusercontent.com/84861735/220177028-1b30ea3e-0f39-4859-9200-74dec13f919d.png)

#   Day3

## Understanding Slack Compulation

Following the circuit provided to perform the slack compulation calculation 

![D3_Lab_3p1](https://user-images.githubusercontent.com/84861735/220180512-308e1561-43ee-4084-aebf-6fd93affd810.png)

Following snap shows the command & inputs used for slack computation :- 
    report_checks -from F1/CK  

![D3_Lab_3p2](https://user-images.githubusercontent.com/84861735/220180534-609c6693-900a-4329-af8c-b60aea8c1b4e.png)

This will report slack compulation w.r.t that path as shown in below image :- 

![D3_Lab_3p3](https://user-images.githubusercontent.com/84861735/220180544-e7401f08-a757-4b21-8f11-90b8b175b5bb.png)

   report_checks -from F1/CK  -endpoint_count 2 

![D3_Lab_3p4](https://user-images.githubusercontent.com/84861735/220180561-111a9fee-81fc-44bd-bb00-726ee60f5455.png)

This will report slack compulation w.r.t 2 path as shown in below image :- 

![D3_Lab_3p5](https://user-images.githubusercontent.com/84861735/220180568-4e92bb81-3fe6-4b84-9332-242e9e8bc3e9.png)

   report_checks -from F1/CK  -endpoint_count 100

![D3_Lab_3p6](https://user-images.githubusercontent.com/84861735/220180574-9b6f6be7-1cdd-42f7-9205-81271e9eac32.png)

This will report slack compulation w.r.t 8 path as shown in below image which looks maximum possible path in the design :- 

![D3_Lab_3p7](https://user-images.githubusercontent.com/84861735/220180583-1529389f-38bb-49e5-8f6a-0f82cd3f1aaa.png)
![D3_Lab_3p8](https://user-images.githubusercontent.com/84861735/220180595-f897d74e-f888-48ee-983c-54f9398c4cd6.png)
![D3_Lab_3p9](https://user-images.githubusercontent.com/84861735/220180619-dc6f578f-68c6-400f-988e-6591677d39e5.png)



