Generated by Fabric Compiler ( version 2022.1 <build 99559> ) at Wed Nov 15 01:16:23 2023

In normal mode(fast, normal, performance).

Placement started.
Placement done.
Total placement takes 49.25 sec.

Routing started.
Building routing graph takes 3.03 sec.
Processing design graph takes 1.45 sec.
Total nets for routing : 16556.
Global routing takes 4.48 sec.
Detailed routing takes 30.62 sec.
Hold Violation Fix in router takes 9.20 sec.
Finish routing takes 2.08 sec.
Cleanup routing takes 0.03 sec.
Routing done.
Total routing takes 52.14 sec.

IO Port Info:
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
| PORT             | DIRECTION     | LOC      | BANK      | VCCIO     | IOSTANDARD     | DRIVE     | BUS_KEEPER     | SLEW     | OFF_CHIP_TERMINATION     | HYS_DRIVE_MODE     | VREF_MODE     | VREF_IN_MODE     | VREF_OUT_MODE     | DDR_TERM_MODE     | DIFF_IN_TERM_MODE     | OPEN_DRAIN     | CONSTRAINT     
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
| b_in[0]          | input         | U14      | BANK2     | 3.3       | LVCMOS33       | NA        | NONE           | NA       | NA                       | NOHYS              | NA            | NA               | NA                | NA                | NA                    | NA             | YES            
| b_in[1]          | input         | U15      | BANK2     | 3.3       | LVCMOS33       | NA        | NONE           | NA       | NA                       | NOHYS              | NA            | NA               | NA                | NA                | NA                    | NA             | YES            
| b_in[2]          | input         | T15      | BANK2     | 3.3       | LVCMOS33       | NA        | NONE           | NA       | NA                       | NOHYS              | NA            | NA               | NA                | NA                | NA                    | NA             | YES            
| b_in[3]          | input         | W15      | BANK2     | 3.3       | LVCMOS33       | NA        | NONE           | NA       | NA                       | NOHYS              | NA            | NA               | NA                | NA                | NA                    | NA             | YES            
| b_in[4]          | input         | Y16      | BANK2     | 3.3       | LVCMOS33       | NA        | NONE           | NA       | NA                       | NOHYS              | NA            | NA               | NA                | NA                | NA                    | NA             | YES            
| b_in[5]          | input         | AB16     | BANK2     | 3.3       | LVCMOS33       | NA        | NONE           | NA       | NA                       | NOHYS              | NA            | NA               | NA                | NA                | NA                    | NA             | YES            
| b_in[6]          | input         | AA16     | BANK2     | 3.3       | LVCMOS33       | NA        | NONE           | NA       | NA                       | NOHYS              | NA            | NA               | NA                | NA                | NA                    | NA             | YES            
| b_in[7]          | input         | AB17     | BANK2     | 3.3       | LVCMOS33       | NA        | NONE           | NA       | NA                       | NOHYS              | NA            | NA               | NA                | NA                | NA                    | NA             | YES            
| b_out[0]         | output        | V21      | BANK1     | 3.3       | LVCMOS33       | 8         | NONE           | FAST     | Y                        | NA                 | NA            | NA               | NA                | NA                | NA                    | OFF            | YES            
| b_out[1]         | output        | V22      | BANK1     | 3.3       | LVCMOS33       | 8         | NONE           | FAST     | Y                        | NA                 | NA            | NA               | NA                | NA                | NA                    | OFF            | YES            
| b_out[2]         | output        | T21      | BANK1     | 3.3       | LVCMOS33       | 8         | NONE           | FAST     | Y                        | NA                 | NA            | NA               | NA                | NA                | NA                    | OFF            | YES            
| b_out[3]         | output        | T22      | BANK1     | 3.3       | LVCMOS33       | 8         | NONE           | FAST     | Y                        | NA                 | NA            | NA               | NA                | NA                | NA                    | OFF            | YES            
| b_out[4]         | output        | R20      | BANK1     | 3.3       | LVCMOS33       | 8         | NONE           | FAST     | Y                        | NA                 | NA            | NA               | NA                | NA                | NA                    | OFF            | YES            
| b_out[5]         | output        | R22      | BANK1     | 3.3       | LVCMOS33       | 8         | NONE           | FAST     | Y                        | NA                 | NA            | NA               | NA                | NA                | NA                    | OFF            | YES            
| b_out[6]         | output        | R19      | BANK1     | 3.3       | LVCMOS33       | 8         | NONE           | FAST     | Y                        | NA                 | NA            | NA               | NA                | NA                | NA                    | OFF            | YES            
| b_out[7]         | output        | P19      | BANK1     | 3.3       | LVCMOS33       | 8         | NONE           | FAST     | Y                        | NA                 | NA            | NA               | NA                | NA                | NA                    | OFF            | YES            
| cam2_data[0]     | input         | Y6       | BANK2     | 3.3       | LVCMOS33       | NA        | NONE           | NA       | NA                       | NOHYS              | NA            | NA               | NA                | NA                | NA                    | NA             | YES            
| cam2_data[1]     | input         | U8       | BANK2     | 3.3       | LVCMOS33       | NA        | NONE           | NA       | NA                       | NOHYS              | NA            | NA               | NA                | NA                | NA                    | NA             | YES            
| cam2_data[2]     | input         | T8       | BANK2     | 3.3       | LVCMOS33       | NA        | NONE           | NA       | NA                       | NOHYS              | NA            | NA               | NA                | NA                | NA                    | NA             | YES            
| cam2_data[3]     | input         | U9       | BANK2     | 3.3       | LVCMOS33       | NA        | NONE           | NA       | NA                       | NOHYS              | NA            | NA               | NA                | NA                | NA                    | NA             | YES            
| cam2_data[4]     | input         | W8       | BANK2     | 3.3       | LVCMOS33       | NA        | NONE           | NA       | NA                       | NOHYS              | NA            | NA               | NA                | NA                | NA                    | NA             | YES            
| cam2_data[5]     | input         | AB8      | BANK2     | 3.3       | LVCMOS33       | NA        | NONE           | NA       | NA                       | NOHYS              | NA            | NA               | NA                | NA                | NA                    | NA             | YES            
| cam2_data[6]     | input         | Y9       | BANK2     | 3.3       | LVCMOS33       | NA        | NONE           | NA       | NA                       | NOHYS              | NA            | NA               | NA                | NA                | NA                    | NA             | YES            
| cam2_data[7]     | input         | AB9      | BANK2     | 3.3       | LVCMOS33       | NA        | NONE           | NA       | NA                       | NOHYS              | NA            | NA               | NA                | NA                | NA                    | NA             | YES            
| cam2_href        | input         | AB5      | BANK2     | 3.3       | LVCMOS33       | NA        | NONE           | NA       | NA                       | NOHYS              | NA            | NA               | NA                | NA                | NA                    | NA             | YES            
| cam2_rst_n       | output        | AB4      | BANK2     | 3.3       | LVCMOS33       | 8         | NONE           | FAST     | Y                        | NA                 | NA            | NA               | NA                | NA                | NA                    | OFF            | YES            
| cam2_scl         | output        | V9       | BANK2     | 3.3       | LVCMOS33       | 8         | NONE           | FAST     | Y                        | NA                 | NA            | NA               | NA                | NA                | NA                    | OFF            | YES            
| cam2_sda         | inout         | T10      | BANK2     | 3.3       | LVCMOS33       | 8         | NONE           | FAST     | Y                        | NA                 | NA            | NA               | NA                | NA                | NA                    | OFF            | YES            
| cam2_vsync       | input         | Y5       | BANK2     | 3.3       | LVCMOS33       | NA        | NONE           | NA       | NA                       | NOHYS              | NA            | NA               | NA                | NA                | NA                    | NA             | YES            
| cam_data[0]      | input         | V11      | BANK2     | 3.3       | LVCMOS33       | NA        | NONE           | NA       | NA                       | NOHYS              | NA            | NA               | NA                | NA                | NA                    | NA             | YES            
| cam_data[1]      | input         | Y10      | BANK2     | 3.3       | LVCMOS33       | NA        | NONE           | NA       | NA                       | NOHYS              | NA            | NA               | NA                | NA                | NA                    | NA             | YES            
| cam_data[2]      | input         | T11      | BANK2     | 3.3       | LVCMOS33       | NA        | NONE           | NA       | NA                       | NOHYS              | NA            | NA               | NA                | NA                | NA                    | NA             | YES            
| cam_data[3]      | input         | R11      | BANK2     | 3.3       | LVCMOS33       | NA        | NONE           | NA       | NA                       | NOHYS              | NA            | NA               | NA                | NA                | NA                    | NA             | YES            
| cam_data[4]      | input         | W11      | BANK2     | 3.3       | LVCMOS33       | NA        | NONE           | NA       | NA                       | NOHYS              | NA            | NA               | NA                | NA                | NA                    | NA             | YES            
| cam_data[5]      | input         | AB11     | BANK2     | 3.3       | LVCMOS33       | NA        | NONE           | NA       | NA                       | NOHYS              | NA            | NA               | NA                | NA                | NA                    | NA             | YES            
| cam_data[6]      | input         | AA10     | BANK2     | 3.3       | LVCMOS33       | NA        | NONE           | NA       | NA                       | NOHYS              | NA            | NA               | NA                | NA                | NA                    | NA             | YES            
| cam_data[7]      | input         | AB13     | BANK2     | 3.3       | LVCMOS33       | NA        | NONE           | NA       | NA                       | NOHYS              | NA            | NA               | NA                | NA                | NA                    | NA             | YES            
| cam_href         | input         | AB10     | BANK2     | 3.3       | LVCMOS33       | NA        | NONE           | NA       | NA                       | NOHYS              | NA            | NA               | NA                | NA                | NA                    | NA             | YES            
| cam_pclk         | input         | T12      | BANK2     | 3.3       | LVCMOS33       | NA        | NONE           | NA       | NA                       | NOHYS              | NA            | NA               | NA                | NA                | NA                    | NA             | YES            
| cam_rst_n        | output        | W10      | BANK2     | 3.3       | LVCMOS33       | 8         | NONE           | FAST     | Y                        | NA                 | NA            | NA               | NA                | NA                | NA                    | OFF            | YES            
| cam_scl          | output        | Y11      | BANK2     | 3.3       | LVCMOS33       | 8         | NONE           | FAST     | Y                        | NA                 | NA            | NA               | NA                | NA                | NA                    | OFF            | YES            
| cam_sda          | inout         | Y13      | BANK2     | 3.3       | LVCMOS33       | 8         | NONE           | FAST     | Y                        | NA                 | NA            | NA               | NA                | NA                | NA                    | OFF            | YES            
| cam_vsync        | input         | U12      | BANK2     | 3.3       | LVCMOS33       | NA        | NONE           | NA       | NA                       | NOHYS              | NA            | NA               | NA                | NA                | NA                    | NA             | YES            
| de_in            | input         | U13      | BANK2     | 3.3       | LVCMOS33       | NA        | NONE           | NA       | NA                       | NOHYS              | NA            | NA               | NA                | NA                | NA                    | NA             | YES            
| de_out           | output        | Y22      | BANK1     | 3.3       | LVCMOS33       | 8         | NONE           | FAST     | Y                        | NA                 | NA            | NA               | NA                | NA                | NA                    | OFF            | YES            
| eth_rst_n        | output        | B20      | BANK0     | 3.3       | LVCMOS33       | 8         | NONE           | FAST     | Y                        | NA                 | NA            | NA               | NA                | NA                | NA                    | OFF            | YES            
| eth_rx_ctl       | input         | F9       | BANK0     | 3.3       | LVCMOS33       | NA        | NONE           | NA       | NA                       | NOHYS              | NA            | NA               | NA                | NA                | NA                    | NA             | YES            
| eth_rxc          | input         | F14      | BANK0     | 3.3       | LVCMOS33       | NA        | NONE           | NA       | NA                       | NOHYS              | NA            | NA               | NA                | NA                | NA                    | NA             | YES            
| eth_rxd[0]       | input         | H10      | BANK0     | 3.3       | LVCMOS33       | NA        | NONE           | NA       | NA                       | NOHYS              | NA            | NA               | NA                | NA                | NA                    | NA             | YES            
| eth_rxd[1]       | input         | H11      | BANK0     | 3.3       | LVCMOS33       | NA        | NONE           | NA       | NA                       | NOHYS              | NA            | NA               | NA                | NA                | NA                    | NA             | YES            
| eth_rxd[2]       | input         | G13      | BANK0     | 3.3       | LVCMOS33       | NA        | NONE           | NA       | NA                       | NOHYS              | NA            | NA               | NA                | NA                | NA                    | NA             | YES            
| eth_rxd[3]       | input         | H13      | BANK0     | 3.3       | LVCMOS33       | NA        | NONE           | NA       | NA                       | NOHYS              | NA            | NA               | NA                | NA                | NA                    | NA             | YES            
| eth_tx_ctl       | output        | B18      | BANK0     | 3.3       | LVCMOS33       | 8         | NONE           | FAST     | Y                        | NA                 | NA            | NA               | NA                | NA                | NA                    | OFF            | YES            
| eth_txc          | output        | G16      | BANK0     | 3.3       | LVCMOS33       | 8         | NONE           | FAST     | Y                        | NA                 | NA            | NA               | NA                | NA                | NA                    | OFF            | YES            
| eth_txd[0]       | output        | F17      | BANK0     | 3.3       | LVCMOS33       | 8         | NONE           | FAST     | Y                        | NA                 | NA            | NA               | NA                | NA                | NA                    | OFF            | YES            
| eth_txd[1]       | output        | D17      | BANK0     | 3.3       | LVCMOS33       | 8         | NONE           | FAST     | Y                        | NA                 | NA            | NA               | NA                | NA                | NA                    | OFF            | YES            
| eth_txd[2]       | output        | C18      | BANK0     | 3.3       | LVCMOS33       | 8         | NONE           | FAST     | Y                        | NA                 | NA            | NA               | NA                | NA                | NA                    | OFF            | YES            
| eth_txd[3]       | output        | A18      | BANK0     | 3.3       | LVCMOS33       | 8         | NONE           | FAST     | Y                        | NA                 | NA            | NA               | NA                | NA                | NA                    | OFF            | YES            
| g_in[0]          | input         | Y17      | BANK2     | 3.3       | LVCMOS33       | NA        | NONE           | NA       | NA                       | NOHYS              | NA            | NA               | NA                | NA                | NA                    | NA             | YES            
| g_in[1]          | input         | V17      | BANK2     | 3.3       | LVCMOS33       | NA        | NONE           | NA       | NA                       | NOHYS              | NA            | NA               | NA                | NA                | NA                    | NA             | YES            
| g_in[2]          | input         | W18      | BANK2     | 3.3       | LVCMOS33       | NA        | NONE           | NA       | NA                       | NOHYS              | NA            | NA               | NA                | NA                | NA                    | NA             | YES            
| g_in[3]          | input         | AB19     | BANK2     | 3.3       | LVCMOS33       | NA        | NONE           | NA       | NA                       | NOHYS              | NA            | NA               | NA                | NA                | NA                    | NA             | YES            
| g_in[4]          | input         | AA18     | BANK2     | 3.3       | LVCMOS33       | NA        | NONE           | NA       | NA                       | NOHYS              | NA            | NA               | NA                | NA                | NA                    | NA             | YES            
| g_in[5]          | input         | AB18     | BANK2     | 3.3       | LVCMOS33       | NA        | NONE           | NA       | NA                       | NOHYS              | NA            | NA               | NA                | NA                | NA                    | NA             | YES            
| g_in[6]          | input         | Y18      | BANK2     | 3.3       | LVCMOS33       | NA        | NONE           | NA       | NA                       | NOHYS              | NA            | NA               | NA                | NA                | NA                    | NA             | YES            
| g_in[7]          | input         | W17      | BANK2     | 3.3       | LVCMOS33       | NA        | NONE           | NA       | NA                       | NOHYS              | NA            | NA               | NA                | NA                | NA                    | NA             | YES            
| g_out[0]         | output        | M21      | BANK1     | 3.3       | LVCMOS33       | 8         | NONE           | FAST     | Y                        | NA                 | NA            | NA               | NA                | NA                | NA                    | OFF            | YES            
| g_out[1]         | output        | M17      | BANK1     | 3.3       | LVCMOS33       | 8         | NONE           | FAST     | Y                        | NA                 | NA            | NA               | NA                | NA                | NA                    | OFF            | YES            
| g_out[2]         | output        | M18      | BANK1     | 3.3       | LVCMOS33       | 8         | NONE           | FAST     | Y                        | NA                 | NA            | NA               | NA                | NA                | NA                    | OFF            | YES            
| g_out[3]         | output        | M16      | BANK1     | 3.3       | LVCMOS33       | 8         | NONE           | FAST     | Y                        | NA                 | NA            | NA               | NA                | NA                | NA                    | OFF            | YES            
| g_out[4]         | output        | N15      | BANK1     | 3.3       | LVCMOS33       | 8         | NONE           | FAST     | Y                        | NA                 | NA            | NA               | NA                | NA                | NA                    | OFF            | YES            
| g_out[5]         | output        | L19      | BANK1     | 3.3       | LVCMOS33       | 8         | NONE           | FAST     | Y                        | NA                 | NA            | NA               | NA                | NA                | NA                    | OFF            | YES            
| g_out[6]         | output        | K20      | BANK1     | 3.3       | LVCMOS33       | 8         | NONE           | FAST     | Y                        | NA                 | NA            | NA               | NA                | NA                | NA                    | OFF            | YES            
| g_out[7]         | output        | L17      | BANK1     | 3.3       | LVCMOS33       | 8         | NONE           | FAST     | Y                        | NA                 | NA            | NA               | NA                | NA                | NA                    | OFF            | YES            
| hs_out           | output        | Y21      | BANK1     | 3.3       | LVCMOS33       | 8         | NONE           | FAST     | Y                        | NA                 | NA            | NA               | NA                | NA                | NA                    | OFF            | YES            
| iic_scl          | output        | V19      | BANK1     | 3.3       | LVCMOS33       | 8         | NONE           | FAST     | Y                        | NA                 | NA            | NA               | NA                | NA                | NA                    | OFF            | YES            
| iic_sda          | inout         | V20      | BANK1     | 3.3       | LVCMOS33       | 8         | NONE           | FAST     | Y                        | NOHYS              | NA            | NA               | NA                | NA                | NA                    | NA             | YES            
| iic_tx_scl       | output        | P17      | BANK1     | 3.3       | LVCMOS33       | 8         | NONE           | FAST     | Y                        | NA                 | NA            | NA               | NA                | NA                | NA                    | OFF            | YES            
| iic_tx_sda       | inout         | P18      | BANK1     | 3.3       | LVCMOS33       | 8         | NONE           | FAST     | Y                        | NOHYS              | NA            | NA               | NA                | NA                | NA                    | NA             | YES            
| led_int          | output        | B2       | BANK0     | 3.3       | LVCMOS33       | 8         | NONE           | FAST     | Y                        | NA                 | NA            | NA               | NA                | NA                | NA                    | OFF            | YES            
| mem_a[0]         | output        | N6       | BANK3     | 1.5       | HSTL15_I       | 8         | UNUSED         | FAST     | Y                        | NA                 | NA            | NA               | NA                | NA                | NA                    | NA             | YES            
| mem_a[10]        | output        | P8       | BANK3     | 1.5       | HSTL15_I       | 8         | UNUSED         | FAST     | Y                        | NA                 | NA            | NA               | NA                | NA                | NA                    | NA             | YES            
| mem_a[11]        | output        | T4       | BANK3     | 1.5       | HSTL15_I       | 8         | UNUSED         | FAST     | Y                        | NA                 | NA            | NA               | NA                | NA                | NA                    | NA             | YES            
| mem_a[12]        | output        | P7       | BANK3     | 1.5       | HSTL15_I       | 8         | UNUSED         | FAST     | Y                        | NA                 | NA            | NA               | NA                | NA                | NA                    | NA             | YES            
| mem_a[13]        | output        | P4       | BANK3     | 1.5       | HSTL15_I       | 8         | UNUSED         | FAST     | Y                        | NA                 | NA            | NA               | NA                | NA                | NA                    | NA             | YES            
| mem_a[14]        | output        | T3       | BANK3     | 1.5       | HSTL15_I       | 8         | UNUSED         | FAST     | Y                        | NA                 | NA            | NA               | NA                | NA                | NA                    | NA             | YES            
| mem_a[1]         | output        | R4       | BANK3     | 1.5       | HSTL15_I       | 8         | UNUSED         | FAST     | Y                        | NA                 | NA            | NA               | NA                | NA                | NA                    | NA             | YES            
| mem_a[2]         | output        | P6       | BANK3     | 1.5       | HSTL15_I       | 8         | UNUSED         | FAST     | Y                        | NA                 | NA            | NA               | NA                | NA                | NA                    | NA             | YES            
| mem_a[3]         | output        | F3       | BANK3     | 1.5       | HSTL15_I       | 8         | UNUSED         | FAST     | Y                        | NA                 | NA            | NA               | NA                | NA                | NA                    | NA             | YES            
| mem_a[4]         | output        | V5       | BANK3     | 1.5       | HSTL15_I       | 8         | UNUSED         | FAST     | Y                        | NA                 | NA            | NA               | NA                | NA                | NA                    | NA             | YES            
| mem_a[5]         | output        | E4       | BANK3     | 1.5       | HSTL15_I       | 8         | UNUSED         | FAST     | Y                        | NA                 | NA            | NA               | NA                | NA                | NA                    | NA             | YES            
| mem_a[6]         | output        | V3       | BANK3     | 1.5       | HSTL15_I       | 8         | UNUSED         | FAST     | Y                        | NA                 | NA            | NA               | NA                | NA                | NA                    | NA             | YES            
| mem_a[7]         | output        | D2       | BANK3     | 1.5       | HSTL15_I       | 8         | UNUSED         | FAST     | Y                        | NA                 | NA            | NA               | NA                | NA                | NA                    | NA             | YES            
| mem_a[8]         | output        | U4       | BANK3     | 1.5       | HSTL15_I       | 8         | UNUSED         | FAST     | Y                        | NA                 | NA            | NA               | NA                | NA                | NA                    | NA             | YES            
| mem_a[9]         | output        | P5       | BANK3     | 1.5       | HSTL15_I       | 8         | UNUSED         | FAST     | Y                        | NA                 | NA            | NA               | NA                | NA                | NA                    | NA             | YES            
| mem_ba[0]        | output        | F5       | BANK3     | 1.5       | HSTL15_I       | 8         | UNUSED         | FAST     | Y                        | NA                 | NA            | NA               | NA                | NA                | NA                    | NA             | YES            
| mem_ba[1]        | output        | W4       | BANK3     | 1.5       | HSTL15_I       | 8         | UNUSED         | FAST     | Y                        | NA                 | NA            | NA               | NA                | NA                | NA                    | NA             | YES            
| mem_ba[2]        | output        | N7       | BANK3     | 1.5       | HSTL15_I       | 8         | UNUSED         | FAST     | Y                        | NA                 | NA            | NA               | NA                | NA                | NA                    | NA             | YES            
| mem_cas_n        | output        | H8       | BANK3     | 1.5       | HSTL15_I       | 8         | NONE           | FAST     | Y                        | NA                 | NA            | NA               | NA                | NA                | NA                    | NA             | YES            
| mem_ck           | output        | T6       | BANK3     | 1.5       | HSTL15D_I      | 8         | NONE           | FAST     | Y                        | NA                 | NA            | NA               | NA                | NA                | NA                    | NA             | YES            
| mem_ck_n         | output        | T5       | BANK3     | 1.5       | HSTL15D_I      | 8         | NONE           | FAST     | Y                        | NA                 | NA            | NA               | NA                | NA                | NA                    | NA             | YES            
| mem_cke          | output        | Y3       | BANK3     | 1.5       | HSTL15_I       | 8         | NONE           | FAST     | Y                        | NA                 | NA            | NA               | NA                | NA                | NA                    | NA             | YES            
| mem_cs_n         | output        | G6       | BANK3     | 1.5       | HSTL15_I       | 8         | NONE           | FAST     | Y                        | NA                 | NA            | NA               | NA                | NA                | NA                    | NA             | YES            
| mem_dm[0]        | output        | W3       | BANK3     | 1.5       | HSTL15_I       | 8         | NONE           | FAST     | Y                        | NA                 | NA            | NA               | NA                | NA                | NA                    | NA             | YES            
| mem_dm[1]        | output        | L1       | BANK3     | 1.5       | HSTL15_I       | 8         | NONE           | FAST     | Y                        | NA                 | NA            | NA               | NA                | NA                | NA                    | NA             | YES            
| mem_dm[2]        | output        | K2       | BANK3     | 1.5       | HSTL15_I       | 8         | NONE           | FAST     | Y                        | NA                 | NA            | NA               | NA                | NA                | NA                    | NA             | YES            
| mem_dm[3]        | output        | G1       | BANK3     | 1.5       | HSTL15_I       | 8         | NONE           | FAST     | Y                        | NA                 | NA            | NA               | NA                | NA                | NA                    | NA             | YES            
| mem_dq[0]        | inout         | U1       | BANK3     | 1.5       | HSTL15_I       | 8         | NONE           | FAST     | Y                        | NA                 | IN            | OFF              | NA                | OFF               | NA                    | NA             | YES            
| mem_dq[10]       | inout         | R1       | BANK3     | 1.5       | HSTL15_I       | 8         | NONE           | FAST     | Y                        | NA                 | IN            | OFF              | NA                | OFF               | NA                    | NA             | YES            
| mem_dq[11]       | inout         | M1       | BANK3     | 1.5       | HSTL15_I       | 8         | NONE           | FAST     | Y                        | NA                 | IN            | OFF              | NA                | OFF               | NA                    | NA             | YES            
| mem_dq[12]       | inout         | P2       | BANK3     | 1.5       | HSTL15_I       | 8         | NONE           | FAST     | Y                        | NA                 | IN            | OFF              | NA                | OFF               | NA                    | NA             | YES            
| mem_dq[13]       | inout         | L3       | BANK3     | 1.5       | HSTL15_I       | 8         | NONE           | FAST     | Y                        | NA                 | IN            | OFF              | NA                | OFF               | NA                    | NA             | YES            
| mem_dq[14]       | inout         | P3       | BANK3     | 1.5       | HSTL15_I       | 8         | NONE           | FAST     | Y                        | NA                 | IN            | OFF              | NA                | OFF               | NA                    | NA             | YES            
| mem_dq[15]       | inout         | N4       | BANK3     | 1.5       | HSTL15_I       | 8         | NONE           | FAST     | Y                        | NA                 | IN            | OFF              | NA                | OFF               | NA                    | NA             | YES            
| mem_dq[16]       | inout         | K4       | BANK3     | 1.5       | HSTL15_I       | 8         | NONE           | FAST     | Y                        | NA                 | IN            | OFF              | NA                | OFF               | NA                    | NA             | YES            
| mem_dq[17]       | inout         | K1       | BANK3     | 1.5       | HSTL15_I       | 8         | NONE           | FAST     | Y                        | NA                 | IN            | OFF              | NA                | OFF               | NA                    | NA             | YES            
| mem_dq[18]       | inout         | J3       | BANK3     | 1.5       | HSTL15_I       | 8         | NONE           | FAST     | Y                        | NA                 | IN            | OFF              | NA                | OFF               | NA                    | NA             | YES            
| mem_dq[19]       | inout         | L4       | BANK3     | 1.5       | HSTL15_I       | 8         | NONE           | FAST     | Y                        | NA                 | IN            | OFF              | NA                | OFF               | NA                    | NA             | YES            
| mem_dq[1]        | inout         | U3       | BANK3     | 1.5       | HSTL15_I       | 8         | NONE           | FAST     | Y                        | NA                 | IN            | OFF              | NA                | OFF               | NA                    | NA             | YES            
| mem_dq[20]       | inout         | K3       | BANK3     | 1.5       | HSTL15_I       | 8         | NONE           | FAST     | Y                        | NA                 | IN            | OFF              | NA                | OFF               | NA                    | NA             | YES            
| mem_dq[21]       | inout         | M3       | BANK3     | 1.5       | HSTL15_I       | 8         | NONE           | FAST     | Y                        | NA                 | IN            | OFF              | NA                | OFF               | NA                    | NA             | YES            
| mem_dq[22]       | inout         | J1       | BANK3     | 1.5       | HSTL15_I       | 8         | NONE           | FAST     | Y                        | NA                 | IN            | OFF              | NA                | OFF               | NA                    | NA             | YES            
| mem_dq[23]       | inout         | M4       | BANK3     | 1.5       | HSTL15_I       | 8         | NONE           | FAST     | Y                        | NA                 | IN            | OFF              | NA                | OFF               | NA                    | NA             | YES            
| mem_dq[24]       | inout         | J6       | BANK3     | 1.5       | HSTL15_I       | 8         | NONE           | FAST     | Y                        | NA                 | IN            | OFF              | NA                | OFF               | NA                    | NA             | YES            
| mem_dq[25]       | inout         | F1       | BANK3     | 1.5       | HSTL15_I       | 8         | NONE           | FAST     | Y                        | NA                 | IN            | OFF              | NA                | OFF               | NA                    | NA             | YES            
| mem_dq[26]       | inout         | K7       | BANK3     | 1.5       | HSTL15_I       | 8         | NONE           | FAST     | Y                        | NA                 | IN            | OFF              | NA                | OFF               | NA                    | NA             | YES            
| mem_dq[27]       | inout         | F2       | BANK3     | 1.5       | HSTL15_I       | 8         | NONE           | FAST     | Y                        | NA                 | IN            | OFF              | NA                | OFF               | NA                    | NA             | YES            
| mem_dq[28]       | inout         | H5       | BANK3     | 1.5       | HSTL15_I       | 8         | NONE           | FAST     | Y                        | NA                 | IN            | OFF              | NA                | OFF               | NA                    | NA             | YES            
| mem_dq[29]       | inout         | H3       | BANK3     | 1.5       | HSTL15_I       | 8         | NONE           | FAST     | Y                        | NA                 | IN            | OFF              | NA                | OFF               | NA                    | NA             | YES            
| mem_dq[2]        | inout         | T2       | BANK3     | 1.5       | HSTL15_I       | 8         | NONE           | FAST     | Y                        | NA                 | IN            | OFF              | NA                | OFF               | NA                    | NA             | YES            
| mem_dq[30]       | inout         | J4       | BANK3     | 1.5       | HSTL15_I       | 8         | NONE           | FAST     | Y                        | NA                 | IN            | OFF              | NA                | OFF               | NA                    | NA             | YES            
| mem_dq[31]       | inout         | G3       | BANK3     | 1.5       | HSTL15_I       | 8         | NONE           | FAST     | Y                        | NA                 | IN            | OFF              | NA                | OFF               | NA                    | NA             | YES            
| mem_dq[3]        | inout         | Y2       | BANK3     | 1.5       | HSTL15_I       | 8         | NONE           | FAST     | Y                        | NA                 | IN            | OFF              | NA                | OFF               | NA                    | NA             | YES            
| mem_dq[4]        | inout         | T1       | BANK3     | 1.5       | HSTL15_I       | 8         | NONE           | FAST     | Y                        | NA                 | IN            | OFF              | NA                | OFF               | NA                    | NA             | YES            
| mem_dq[5]        | inout         | Y1       | BANK3     | 1.5       | HSTL15_I       | 8         | NONE           | FAST     | Y                        | NA                 | IN            | OFF              | NA                | OFF               | NA                    | NA             | YES            
| mem_dq[6]        | inout         | M7       | BANK3     | 1.5       | HSTL15_I       | 8         | NONE           | FAST     | Y                        | NA                 | IN            | OFF              | NA                | OFF               | NA                    | NA             | YES            
| mem_dq[7]        | inout         | W1       | BANK3     | 1.5       | HSTL15_I       | 8         | NONE           | FAST     | Y                        | NA                 | IN            | OFF              | NA                | OFF               | NA                    | NA             | YES            
| mem_dq[8]        | inout         | P1       | BANK3     | 1.5       | HSTL15_I       | 8         | NONE           | FAST     | Y                        | NA                 | IN            | OFF              | NA                | OFF               | NA                    | NA             | YES            
| mem_dq[9]        | inout         | M2       | BANK3     | 1.5       | HSTL15_I       | 8         | NONE           | FAST     | Y                        | NA                 | IN            | OFF              | NA                | OFF               | NA                    | NA             | YES            
| mem_dqs[0]       | inout         | V2       | BANK3     | 1.5       | HSTL15D_I      | 8         | NONE           | FAST     | Y                        | NA                 | NA            | NA               | NA                | OFF               | NA                    | NA             | YES            
| mem_dqs[1]       | inout         | N3       | BANK3     | 1.5       | HSTL15D_I      | 8         | NONE           | FAST     | Y                        | NA                 | NA            | NA               | NA                | OFF               | NA                    | NA             | YES            
| mem_dqs[2]       | inout         | M6       | BANK3     | 1.5       | HSTL15D_I      | 8         | NONE           | FAST     | Y                        | NA                 | NA            | NA               | NA                | OFF               | NA                    | NA             | YES            
| mem_dqs[3]       | inout         | E3       | BANK3     | 1.5       | HSTL15D_I      | 8         | NONE           | FAST     | Y                        | NA                 | NA            | NA               | NA                | OFF               | NA                    | NA             | YES            
| mem_dqs_n[0]     | inout         | V1       | BANK3     | 1.5       | HSTL15D_I      | 8         | NONE           | FAST     | Y                        | NA                 | NA            | NA               | NA                | OFF               | NA                    | NA             | YES            
| mem_dqs_n[1]     | inout         | N1       | BANK3     | 1.5       | HSTL15D_I      | 8         | NONE           | FAST     | Y                        | NA                 | NA            | NA               | NA                | OFF               | NA                    | NA             | YES            
| mem_dqs_n[2]     | inout         | L6       | BANK3     | 1.5       | HSTL15D_I      | 8         | NONE           | FAST     | Y                        | NA                 | NA            | NA               | NA                | OFF               | NA                    | NA             | YES            
| mem_dqs_n[3]     | inout         | E1       | BANK3     | 1.5       | HSTL15D_I      | 8         | NONE           | FAST     | Y                        | NA                 | NA            | NA               | NA                | OFF               | NA                    | NA             | YES            
| mem_odt          | output        | G7       | BANK3     | 1.5       | HSTL15_I       | 8         | NONE           | FAST     | Y                        | NA                 | NA            | NA               | NA                | NA                | NA                    | NA             | YES            
| mem_ras_n        | output        | J7       | BANK3     | 1.5       | HSTL15_I       | 8         | NONE           | FAST     | Y                        | NA                 | NA            | NA               | NA                | NA                | NA                    | NA             | YES            
| mem_rst_n        | output        | C1       | BANK3     | 1.5       | HSTL15_I       | 8         | NONE           | FAST     | Y                        | NA                 | NA            | NA               | NA                | NA                | NA                    | NA             | YES            
| mem_we_n         | output        | H6       | BANK3     | 1.5       | HSTL15_I       | 8         | NONE           | FAST     | Y                        | NA                 | NA            | NA               | NA                | NA                | NA                    | NA             | YES            
| pix_clk          | output        | M22      | BANK1     | 3.3       | LVCMOS33       | 8         | NONE           | FAST     | Y                        | NA                 | NA            | NA               | NA                | NA                | NA                    | OFF            | YES            
| pixclk_in        | input         | AA12     | BANK2     | 3.3       | LVCMOS33       | NA        | NONE           | NA       | NA                       | NOHYS              | NA            | NA               | NA                | NA                | NA                    | NA             | YES            
| r_in[0]          | input         | Y15      | BANK2     | 3.3       | LVCMOS33       | NA        | NONE           | NA       | NA                       | NOHYS              | NA            | NA               | NA                | NA                | NA                    | NA             | YES            
| r_in[1]          | input         | AB15     | BANK2     | 3.3       | LVCMOS33       | NA        | NONE           | NA       | NA                       | NOHYS              | NA            | NA               | NA                | NA                | NA                    | NA             | YES            
| r_in[2]          | input         | U16      | BANK2     | 3.3       | LVCMOS33       | NA        | NONE           | NA       | NA                       | NOHYS              | NA            | NA               | NA                | NA                | NA                    | NA             | YES            
| r_in[3]          | input         | V15      | BANK2     | 3.3       | LVCMOS33       | NA        | NONE           | NA       | NA                       | NOHYS              | NA            | NA               | NA                | NA                | NA                    | NA             | YES            
| r_in[4]          | input         | AA14     | BANK2     | 3.3       | LVCMOS33       | NA        | NONE           | NA       | NA                       | NOHYS              | NA            | NA               | NA                | NA                | NA                    | NA             | YES            
| r_in[5]          | input         | AB14     | BANK2     | 3.3       | LVCMOS33       | NA        | NONE           | NA       | NA                       | NOHYS              | NA            | NA               | NA                | NA                | NA                    | NA             | YES            
| r_in[6]          | input         | W14      | BANK2     | 3.3       | LVCMOS33       | NA        | NONE           | NA       | NA                       | NOHYS              | NA            | NA               | NA                | NA                | NA                    | NA             | YES            
| r_in[7]          | input         | Y14      | BANK2     | 3.3       | LVCMOS33       | NA        | NONE           | NA       | NA                       | NOHYS              | NA            | NA               | NA                | NA                | NA                    | NA             | YES            
| r_out[0]         | output        | K17      | BANK1     | 3.3       | LVCMOS33       | 8         | NONE           | FAST     | Y                        | NA                 | NA            | NA               | NA                | NA                | NA                    | OFF            | YES            
| r_out[1]         | output        | N19      | BANK1     | 3.3       | LVCMOS33       | 8         | NONE           | FAST     | Y                        | NA                 | NA            | NA               | NA                | NA                | NA                    | OFF            | YES            
| r_out[2]         | output        | J22      | BANK1     | 3.3       | LVCMOS33       | 8         | NONE           | FAST     | Y                        | NA                 | NA            | NA               | NA                | NA                | NA                    | OFF            | YES            
| r_out[3]         | output        | J20      | BANK1     | 3.3       | LVCMOS33       | 8         | NONE           | FAST     | Y                        | NA                 | NA            | NA               | NA                | NA                | NA                    | OFF            | YES            
| r_out[4]         | output        | K22      | BANK1     | 3.3       | LVCMOS33       | 8         | NONE           | FAST     | Y                        | NA                 | NA            | NA               | NA                | NA                | NA                    | OFF            | YES            
| r_out[5]         | output        | H21      | BANK1     | 3.3       | LVCMOS33       | 8         | NONE           | FAST     | Y                        | NA                 | NA            | NA               | NA                | NA                | NA                    | OFF            | YES            
| r_out[6]         | output        | H22      | BANK1     | 3.3       | LVCMOS33       | 8         | NONE           | FAST     | Y                        | NA                 | NA            | NA               | NA                | NA                | NA                    | OFF            | YES            
| r_out[7]         | output        | H19      | BANK1     | 3.3       | LVCMOS33       | 8         | NONE           | FAST     | Y                        | NA                 | NA            | NA               | NA                | NA                | NA                    | OFF            | YES            
| rstn_out         | output        | R17      | BANK1     | 3.3       | LVCMOS33       | 8         | NONE           | FAST     | Y                        | NA                 | NA            | NA               | NA                | NA                | NA                    | OFF            | YES            
| sys_clk          | input         | P20      | BANK1     | 3.3       | LVCMOS33       | NA        | NONE           | NA       | NA                       | NOHYS              | NA            | NA               | NA                | NA                | NA                    | NA             | YES            
| sys_rst_n        | input         | K18      | BANK1     | 3.3       | LVCMOS33       | NA        | NONE           | NA       | NA                       | NOHYS              | NA            | NA               | NA                | NA                | NA                    | NA             | YES            
| vs_in            | input         | W13      | BANK2     | 3.3       | LVCMOS33       | NA        | NONE           | NA       | NA                       | NOHYS              | NA            | NA               | NA                | NA                | NA                    | NA             | YES            
| vs_out           | output        | W20      | BANK1     | 3.3       | LVCMOS33       | 8         | NONE           | FAST     | Y                        | NA                 | NA            | NA               | NA                | NA                | NA                    | OFF            | YES            
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


Device Utilization Summary :
+---------------------------------------------------------------------------+
| Logic Utilization        | Used     | Available     | Utilization(%)     
+---------------------------------------------------------------------------+
| Use of APM               | 0        | 84            | 0                  
| Use of BKCL              | 4        | 4             | 100                
| Use of CLMA              | 1657     | 6450          | 26                 
|   FF                     | 4368     | 38700         | 12                 
|   LUT                    | 5526     | 25800         | 22                 
|   LUT-FF pairs           | 1964     | 25800         | 8                  
| Use of CLMS              | 1037     | 4250          | 25                 
|   FF                     | 2593     | 25500         | 11                 
|   LUT                    | 3443     | 17000         | 21                 
|   LUT-FF pairs           | 1190     | 17000         | 7                  
|   Distributed RAM        | 70       | 17000         | 1                  
| Use of CRYSTAL           | 0        | 2             | 0                  
| Use of DLL               | 1        | 10            | 10                 
| Use of DQSL              | 8        | 18            | 45                 
| Use of DRM               | 28.5     | 134           | 22                 
| Use of FUSECODE          | 0        | 1             | 0                  
| Use of HARD0N1           | 656      | 6672          | 10                 
| Use of HSST              | 0        | 1             | 0                  
| Use of IO                | 174      | 296           | 59                 
|   IOBD                   | 33       | 64            | 52                 
|   IOBR_LR                | 2        | 7             | 29                 
|   IOBR_TB                | 4        | 8             | 50                 
|   IOBS_LR                | 104      | 161           | 65                 
|   IOBS_TB                | 31       | 56            | 56                 
| Use of IOCKDIV           | 1        | 20            | 5                  
| Use of IOCKDLY           | 0        | 40            | 0                  
| Use of IOCKGATE          | 4        | 20            | 20                 
| Use of IOCKGMUX_TEST     | 0        | 20            | 0                  
| Use of IOL               | 174      | 400           | 44                 
| Use of IPAL              | 0        | 1             | 0                  
| Use of LDO               | 0        | 4             | 0                  
| Use of MFG_TEST          | 0        | 1             | 0                  
| Use of OSC               | 0        | 1             | 0                  
| Use of PCIE              | 0        | 1             | 0                  
| Use of PIOMUX_TEST       | 0        | 10            | 0                  
| Use of PLL               | 4        | 5             | 80                 
| Use of PREGMUX_TEST      | 0        | 6             | 0                  
| Use of RCKB              | 0        | 24            | 0                  
| Use of RCKBMUX_TEST      | 0        | 12            | 0                  
| Use of RESCAL            | 0        | 4             | 0                  
| Use of SCANCHAIN         | 0        | 2             | 0                  
| Use of START             | 1        | 1             | 100                
| Use of UDID              | 0        | 1             | 0                  
| Use of USCM              | 11       | 30            | 37                 
| Use of USCMMUX_TEST      | 0        | 30            | 0                  
| Use of VCKBMUX_TEST      | 0        | 12            | 0                  
+---------------------------------------------------------------------------+

Global Clock Info:
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
| GClk Inst                               | Site Of GClk Inst     | GClk Fanout Net              | Clock Loads     | Non_Clock Loads     | Driver Inst                                                                        | Driver Pin     | Site Of Driver Inst     
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
| clkbufg_0/gopclkbufg                    | USCM_84_115           | ntclkbufg_0                  | 4529            | 0                   | u_ddr3_ip/I_GTP_CLKDIV/gopclkdiv                                                   | CLKDIV         | IOCKDIV_6_323           
| clkbufg_1/gopclkbufg                    | USCM_84_108           | ntclkbufg_1                  | 935             | 0                   | eth_udp_loop_inst/u_gmii_to_rgmii/u_rgmii_rx/U_pll_phase_shift/u_pll_e3/goppll     | CLKOUT0        | PLL_158_303             
| clkbufg_2/gopclkbufg                    | USCM_84_114           | ntclkbufg_2                  | 288             | 0                   | cam_pclk_ibuf/opit_1                                                               | INCK           | IOL_171_6               
| clkbufg_3/gopclkbufg                    | USCM_84_109           | ntclkbufg_3                  | 235             | 0                   | u_pll_clk/u_pll_e3/goppll                                                          | CLKOUT0        | PLL_158_55              
| clkbufg_4/gopclkbufg                    | USCM_84_110           | ntclkbufg_4                  | 178             | 0                   | pixclk_in_ibuf/opit_1                                                              | INCK           | IOL_163_6               
| clkbufg_5/gopclkbufg                    | USCM_84_111           | ntclkbufg_5                  | 112             | 0                   | u_pll_clk/u_pll_e3/goppll                                                          | CLKOUT2        | PLL_158_55              
| u_ddr3_ip/u_clkbufg/gopclkbufg          | USCM_84_112           | u_ddr3_ip/pll_clkin          | 68              | 0                   | u_pll_clk/u_pll_e3/goppll                                                          | CLKOUT1        | PLL_158_55              
| u_ddr3_ip/u_clkbufg_gate/gopclkbufg     | USCM_84_113           | u_ddr3_ip/ioclk_gate_clk     | 1               | 0                   | u_ddr3_ip/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll                                     | CLKOUT1        | PLL_158_199             
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

PLL Clock Info:
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
| Pll Inst                                                                           | Site Of Pll Inst     | Pin            | Net Of Pin                                          | Clock Loads     | Non_Clock Loads     | Driver(Load) Inst                                  | Driver(Load) Pin     | Site Of Driver(Load) Inst     
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
| eth_udp_loop_inst/u_gmii_to_rgmii/u_rgmii_rx/U_pll_phase_shift/u_pll_e3/goppll     | PLL_158_303          | CLKFB          | ntclkbufg_1                                         |  -              |  -                  | clkbufg_1/gopclkbufg                               | CLKOUT               | USCM_84_108                   
| eth_udp_loop_inst/u_gmii_to_rgmii/u_rgmii_rx/U_pll_phase_shift/u_pll_e3/goppll     | PLL_158_303          | CLKIN1         | _N27                                                |  -              |  -                  | eth_rxc_ibuf/opit_1                                | INCK                 | IOL_243_374                   
| eth_udp_loop_inst/u_gmii_to_rgmii/u_rgmii_rx/U_pll_phase_shift/u_pll_e3/goppll     | PLL_158_303          | CLKIN2         | ntR1700                                             |  -              |  -                  | GND_586                                            | Z                    | HARD0N1_156_305               
| u_ddr3_ip/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll                                     | PLL_158_199          | CLKFB          | u_ddr3_ip/u_ipsxb_ddrphy_pll_0/u_pll_e3/ntCLKFB     |  -              |  -                  | u_ddr3_ip/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll     | CLK_INT_FB           | PLL_158_199                   
| u_ddr3_ip/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll                                     | PLL_158_199          | CLKIN1         | u_ddr3_ip/pll_clkin                                 |  -              |  -                  | u_ddr3_ip/u_clkbufg/gopclkbufg                     | CLKOUT               | USCM_84_112                   
| u_ddr3_ip/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll                                     | PLL_158_199          | CLKIN2         | ntR2268                                             |  -              |  -                  | GND_53                                             | Z                    | HARD0N1_156_197               
| u_ddr3_ip/u_ipsxb_ddrphy_pll_1/u_pll_e3/goppll                                     | PLL_158_179          | CLKFB          | u_ddr3_ip/u_ipsxb_ddrphy_pll_1/u_pll_e3/ntCLKFB     |  -              |  -                  | u_ddr3_ip/u_ipsxb_ddrphy_pll_1/u_pll_e3/goppll     | CLK_INT_FB           | PLL_158_179                   
| u_ddr3_ip/u_ipsxb_ddrphy_pll_1/u_pll_e3/goppll                                     | PLL_158_179          | CLKIN1         | u_ddr3_ip/pll_clkin                                 |  -              |  -                  | u_ddr3_ip/u_clkbufg/gopclkbufg                     | CLKOUT               | USCM_84_112                   
| u_ddr3_ip/u_ipsxb_ddrphy_pll_1/u_pll_e3/goppll                                     | PLL_158_179          | CLKIN2         | ntR2272                                             |  -              |  -                  | GND_584                                            | Z                    | HARD0N1_156_181               
| u_pll_clk/u_pll_e3/goppll                                                          | PLL_158_55           | CLKFB          | u_pll_clk/u_pll_e3/ntCLKFB                          |  -              |  -                  | u_pll_clk/u_pll_e3/goppll                          | CLK_INT_FB           | PLL_158_55                    
| u_pll_clk/u_pll_e3/goppll                                                          | PLL_158_55           | CLKIN1         | _N29                                                |  -              |  -                  | sys_clk_ibuf/opit_1                                | INCK                 | IOL_327_210                   
| u_pll_clk/u_pll_e3/goppll                                                          | PLL_158_55           | CLKIN2         | ntR2309                                             |  -              |  -                  | GND_585                                            | Z                    | HARD0N1_156_57                
| eth_udp_loop_inst/u_gmii_to_rgmii/u_rgmii_rx/U_pll_phase_shift/u_pll_e3/goppll     | PLL_158_303          | CLKOUT0        | nt_eth_txc                                          | 935             | 1                   |  ...                                               |  ...                 |  ...                          
| u_ddr3_ip/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll                                     | PLL_158_199          | CLKOUT0_WL     | clkout0_wl_0                                        | 4530            | 0                   |  ...                                               |  ...                 |  ...                          
| u_ddr3_ip/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll                                     | PLL_158_199          | CLKOUT1        | u_ddr3_ip/ioclk_gate_clk_pll                        | 1               | 0                   | u_ddr3_ip/u_clkbufg_gate/gopclkbufg                | CLK                  | USCM_84_113                   
| u_ddr3_ip/u_ipsxb_ddrphy_pll_1/u_pll_e3/goppll                                     | PLL_158_179          | CLKOUT0_WL     | clkout0_wl_1                                        | 2               | 0                   |  ...                                               |  ...                 |  ...                          
| u_pll_clk/u_pll_e3/goppll                                                          | PLL_158_55           | CLKOUT0        | clk_10                                              | 235             | 0                   |  ...                                               |  ...                 |  ...                          
| u_pll_clk/u_pll_e3/goppll                                                          | PLL_158_55           | CLKOUT1        | clk_50                                              | 80              | 0                   |  ...                                               |  ...                 |  ...                          
| u_pll_clk/u_pll_e3/goppll                                                          | PLL_158_55           | CLKOUT2        | nt_pix_clk                                          | 112             | 1                   |  ...                                               |  ...                 |  ...                          
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


Device Utilization Summary Of Each Module:
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
| Module Inst Name                                               | LUT      | FF       | Distributed RAM     | APM     | DRM      | CRYSTAL     | DLL     | DQSL     | FUSECODE     | HSST     | IO      | IOCKDIV     | IOCKDLY     | IOCKGATE     | IPAL     | OSC     | PCIE     | PLL     | RCKB     | RESCAL     | SCANCHAIN     | START     | UDID     | USCM     
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
| top                                                            | 8959     | 6961     | 70                  | 0       | 28.5     | 0           | 1       | 8        | 0            | 0        | 174     | 1           | 0           | 4            | 0        | 0       | 0        | 4       | 0        | 0          | 0             | 0         | 0        | 11       
| + eth_udp_loop_inst                                            | 1166     | 967      | 0                   | 0       | 4        | 0           | 0       | 0        | 0            | 0        | 5       | 0           | 0           | 0            | 0        | 0       | 0        | 1       | 0        | 0          | 0             | 0         | 0        | 0        
|   + u_arp                                                      | 419      | 423      | 0                   | 0       | 0        | 0           | 0       | 0        | 0            | 0        | 0       | 0           | 0           | 0            | 0        | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|     + u_arp_rx                                                 | 217      | 278      | 0                   | 0       | 0        | 0           | 0       | 0        | 0            | 0        | 0       | 0           | 0           | 0            | 0        | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|     + u_arp_tx                                                 | 147      | 113      | 0                   | 0       | 0        | 0           | 0       | 0        | 0            | 0        | 0       | 0           | 0           | 0            | 0        | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|     + u_crc32_d8                                               | 55       | 32       | 0                   | 0       | 0        | 0           | 0       | 0        | 0            | 0        | 0       | 0           | 0           | 0            | 0        | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|   + u_eth_ctrl                                                 | 4        | 4        | 0                   | 0       | 0        | 0           | 0       | 0        | 0            | 0        | 0       | 0           | 0           | 0            | 0        | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|   + u_gmii_to_rgmii                                            | 9        | 27       | 0                   | 0       | 0        | 0           | 0       | 0        | 0            | 0        | 5       | 0           | 0           | 0            | 0        | 0       | 0        | 1       | 0        | 0          | 0             | 0         | 0        | 0        
|     + u_rgmii_rx                                               | 0        | 9        | 0                   | 0       | 0        | 0           | 0       | 0        | 0            | 0        | 0       | 0           | 0           | 0            | 0        | 0       | 0        | 1       | 0        | 0          | 0             | 0         | 0        | 0        
|       + U_pll_phase_shift                                      | 0        | 0        | 0                   | 0       | 0        | 0           | 0       | 0        | 0            | 0        | 0       | 0           | 0           | 0            | 0        | 0       | 0        | 1       | 0        | 0          | 0             | 0         | 0        | 0        
|     + u_rgmii_tx                                               | 9        | 18       | 0                   | 0       | 0        | 0           | 0       | 0        | 0            | 0        | 5       | 0           | 0           | 0            | 0        | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|   + u_sync_fifo_2048x32b                                       | 61       | 26       | 0                   | 0       | 4        | 0           | 0       | 0        | 0            | 0        | 0       | 0           | 0           | 0            | 0        | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|     + U_ipml_fifo_sync_fifo_2048x32b                           | 61       | 26       | 0                   | 0       | 4        | 0           | 0       | 0        | 0            | 0        | 0       | 0           | 0           | 0            | 0        | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|       + U_ipml_fifo_ctrl                                       | 61       | 26       | 0                   | 0       | 0        | 0           | 0       | 0        | 0            | 0        | 0       | 0           | 0           | 0            | 0        | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|       + U_ipml_sdpram                                          | 0        | 0        | 0                   | 0       | 4        | 0           | 0       | 0        | 0            | 0        | 0       | 0           | 0           | 0            | 0        | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|   + u_udp                                                      | 673      | 487      | 0                   | 0       | 0        | 0           | 0       | 0        | 0            | 0        | 0       | 0           | 0           | 0            | 0        | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|     + u_crc32_d8                                               | 56       | 32       | 0                   | 0       | 0        | 0           | 0       | 0        | 0            | 0        | 0       | 0           | 0           | 0            | 0        | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|     + u_udp_rx                                                 | 159      | 198      | 0                   | 0       | 0        | 0           | 0       | 0        | 0            | 0        | 0       | 0           | 0           | 0            | 0        | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|     + u_udp_tx                                                 | 458      | 257      | 0                   | 0       | 0        | 0           | 0       | 0        | 0            | 0        | 0       | 0           | 0           | 0            | 0        | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
| + pattern_vg                                                   | 140      | 38       | 0                   | 0       | 4        | 0           | 0       | 0        | 0            | 0        | 0       | 0           | 0           | 0            | 0        | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|   + u0                                                         | 0        | 0        | 0                   | 0       | 4        | 0           | 0       | 0        | 0            | 0        | 0       | 0           | 0           | 0            | 0        | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|     + U_ipml_sdpram_ram_32to256                                | 0        | 0        | 0                   | 0       | 4        | 0           | 0       | 0        | 0            | 0        | 0       | 0           | 0           | 0            | 0        | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
| + u_1                                                          | 130      | 108      | 0                   | 0       | 0        | 0           | 0       | 0        | 0            | 0        | 0       | 0           | 0           | 0            | 0        | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
| + u_2                                                          | 146      | 108      | 0                   | 0       | 0        | 0           | 0       | 0        | 0            | 0        | 0       | 0           | 0           | 0            | 0        | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
| + u_AXI_Interconnect                                           | 411      | 4        | 0                   | 0       | 0        | 0           | 0       | 0        | 0            | 0        | 0       | 0           | 0           | 0            | 0        | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|   + u_AXI_Arbiter_W                                            | 17       | 4        | 0                   | 0       | 0        | 0           | 0       | 0        | 0            | 0        | 0       | 0           | 0           | 0            | 0        | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|   + u_AXI_Master_Mux_W                                         | 394      | 0        | 0                   | 0       | 0        | 0           | 0       | 0        | 0            | 0        | 0       | 0           | 0           | 0            | 0        | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
| + u_VSDMA0                                                     | 515      | 433      | 0                   | 0       | 7        | 0           | 0       | 0        | 0            | 0        | 0       | 0           | 0           | 0            | 0        | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|   + u_vsdma_control                                            | 305      | 277      | 0                   | 0       | 7        | 0           | 0       | 0        | 0            | 0        | 0       | 0           | 0           | 0            | 0        | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|     + VSDMA_READ_ENABLE.fs_cap_R0                              | 1        | 5        | 0                   | 0       | 0        | 0           | 0       | 0        | 0            | 0        | 0       | 0           | 0           | 0            | 0        | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|     + VSDMA_READ_ENABLE.u_fifoout                              | 91       | 85       | 0                   | 0       | 3        | 0           | 0       | 0        | 0            | 0        | 0       | 0           | 0           | 0            | 0        | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|       + U_ipml_fifo_fifoout                                    | 91       | 85       | 0                   | 0       | 3        | 0           | 0       | 0        | 0            | 0        | 0       | 0           | 0           | 0            | 0        | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|         + U_ipml_fifo_ctrl                                     | 91       | 85       | 0                   | 0       | 0        | 0           | 0       | 0        | 0            | 0        | 0       | 0           | 0           | 0            | 0        | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|         + U_ipml_sdpram                                        | 0        | 0        | 0                   | 0       | 3        | 0           | 0       | 0        | 0            | 0        | 0       | 0           | 0           | 0            | 0        | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|     + VSDMA_WRITE_ENABLE.fs_cap_W0                             | 2        | 5        | 0                   | 0       | 0        | 0           | 0       | 0        | 0            | 0        | 0       | 0           | 0           | 0            | 0        | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|     + VSDMA_WRITE_ENABLE.u_fifoin                              | 80       | 77       | 0                   | 0       | 4        | 0           | 0       | 0        | 0            | 0        | 0       | 0           | 0           | 0            | 0        | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|       + U_ipml_fifo_fifoin                                     | 80       | 77       | 0                   | 0       | 4        | 0           | 0       | 0        | 0            | 0        | 0       | 0           | 0           | 0            | 0        | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|         + U_ipml_fifo_ctrl                                     | 80       | 77       | 0                   | 0       | 0        | 0           | 0       | 0        | 0            | 0        | 0       | 0           | 0           | 0            | 0        | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|         + U_ipml_sdpram                                        | 0        | 0        | 0                   | 0       | 4        | 0           | 0       | 0        | 0            | 0        | 0       | 0           | 0           | 0            | 0        | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|   + u_vsdma_to_axi                                             | 210      | 156      | 0                   | 0       | 0        | 0           | 0       | 0        | 0            | 0        | 0       | 0           | 0           | 0            | 0        | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
| + u_VSDMA1                                                     | 272      | 214      | 0                   | 0       | 4        | 0           | 0       | 0        | 0            | 0        | 0       | 0           | 0           | 0            | 0        | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|   + u_vsdma_control                                            | 167      | 136      | 0                   | 0       | 4        | 0           | 0       | 0        | 0            | 0        | 0       | 0           | 0           | 0            | 0        | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|     + VSDMA_WRITE_ENABLE.fs_cap_W0                             | 2        | 5        | 0                   | 0       | 0        | 0           | 0       | 0        | 0            | 0        | 0       | 0           | 0           | 0            | 0        | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|     + VSDMA_WRITE_ENABLE.u_fifoin                              | 80       | 77       | 0                   | 0       | 4        | 0           | 0       | 0        | 0            | 0        | 0       | 0           | 0           | 0            | 0        | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|       + U_ipml_fifo_fifoin                                     | 80       | 77       | 0                   | 0       | 4        | 0           | 0       | 0        | 0            | 0        | 0       | 0           | 0           | 0            | 0        | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|         + U_ipml_fifo_ctrl                                     | 80       | 77       | 0                   | 0       | 0        | 0           | 0       | 0        | 0            | 0        | 0       | 0           | 0           | 0            | 0        | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|         + U_ipml_sdpram                                        | 0        | 0        | 0                   | 0       | 4        | 0           | 0       | 0        | 0            | 0        | 0       | 0           | 0           | 0            | 0        | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|   + u_vsdma_to_axi                                             | 105      | 78       | 0                   | 0       | 0        | 0           | 0       | 0        | 0            | 0        | 0       | 0           | 0           | 0            | 0        | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
| + u_VSDMA2                                                     | 268      | 214      | 0                   | 0       | 4        | 0           | 0       | 0        | 0            | 0        | 0       | 0           | 0           | 0            | 0        | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|   + u_vsdma_control                                            | 163      | 136      | 0                   | 0       | 4        | 0           | 0       | 0        | 0            | 0        | 0       | 0           | 0           | 0            | 0        | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|     + VSDMA_WRITE_ENABLE.fs_cap_W0                             | 1        | 5        | 0                   | 0       | 0        | 0           | 0       | 0        | 0            | 0        | 0       | 0           | 0           | 0            | 0        | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|     + VSDMA_WRITE_ENABLE.u_fifoin                              | 80       | 77       | 0                   | 0       | 4        | 0           | 0       | 0        | 0            | 0        | 0       | 0           | 0           | 0            | 0        | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|       + U_ipml_fifo_fifoin                                     | 80       | 77       | 0                   | 0       | 4        | 0           | 0       | 0        | 0            | 0        | 0       | 0           | 0           | 0            | 0        | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|         + U_ipml_fifo_ctrl                                     | 80       | 77       | 0                   | 0       | 0        | 0           | 0       | 0        | 0            | 0        | 0       | 0           | 0           | 0            | 0        | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|         + U_ipml_sdpram                                        | 0        | 0        | 0                   | 0       | 4        | 0           | 0       | 0        | 0            | 0        | 0       | 0           | 0           | 0            | 0        | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|   + u_vsdma_to_axi                                             | 105      | 78       | 0                   | 0       | 0        | 0           | 0       | 0        | 0            | 0        | 0       | 0           | 0           | 0            | 0        | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
| + u_VSDMA3                                                     | 270      | 209      | 0                   | 0       | 4        | 0           | 0       | 0        | 0            | 0        | 0       | 0           | 0           | 0            | 0        | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|   + u_vsdma_control                                            | 165      | 131      | 0                   | 0       | 4        | 0           | 0       | 0        | 0            | 0        | 0       | 0           | 0           | 0            | 0        | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|     + VSDMA_WRITE_ENABLE.u_fifoin                              | 80       | 77       | 0                   | 0       | 4        | 0           | 0       | 0        | 0            | 0        | 0       | 0           | 0           | 0            | 0        | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|       + U_ipml_fifo_fifoin                                     | 80       | 77       | 0                   | 0       | 4        | 0           | 0       | 0        | 0            | 0        | 0       | 0           | 0           | 0            | 0        | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|         + U_ipml_fifo_ctrl                                     | 80       | 77       | 0                   | 0       | 0        | 0           | 0       | 0        | 0            | 0        | 0       | 0           | 0           | 0            | 0        | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|         + U_ipml_sdpram                                        | 0        | 0        | 0                   | 0       | 4        | 0           | 0       | 0        | 0            | 0        | 0       | 0           | 0           | 0            | 0        | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|   + u_vsdma_to_axi                                             | 105      | 78       | 0                   | 0       | 0        | 0           | 0       | 0        | 0            | 0        | 0       | 0           | 0           | 0            | 0        | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
| + u_ddr3_ip                                                    | 4258     | 3948     | 70                  | 0       | 0        | 0           | 1       | 8        | 0            | 0        | 70      | 1           | 0           | 3            | 0        | 0       | 0        | 2       | 0        | 0          | 0             | 0         | 0        | 2        
|   + u_ddrp_rstn_sync                                           | 0        | 2        | 0                   | 0       | 0        | 0           | 0       | 0        | 0            | 0        | 0       | 0           | 0           | 0            | 0        | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|   + u_ddrphy_top                                               | 2573     | 2312     | 0                   | 0       | 0        | 0           | 1       | 8        | 0            | 0        | 70      | 0           | 0           | 0            | 0        | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|     + ddrphy_calib_top                                         | 319      | 236      | 0                   | 0       | 0        | 0           | 0       | 0        | 0            | 0        | 0       | 0           | 0           | 0            | 0        | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|       + calib_mux                                              | 23       | 23       | 0                   | 0       | 0        | 0           | 0       | 0        | 0            | 0        | 0       | 0           | 0           | 0            | 0        | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|       + ddrphy_init                                            | 133      | 92       | 0                   | 0       | 0        | 0           | 0       | 0        | 0            | 0        | 0       | 0           | 0           | 0            | 0        | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|       + ddrphy_main_ctrl                                       | 9        | 9        | 0                   | 0       | 0        | 0           | 0       | 0        | 0            | 0        | 0       | 0           | 0           | 0            | 0        | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|       + ddrphy_wrlvl                                           | 45       | 38       | 0                   | 0       | 0        | 0           | 0       | 0        | 0            | 0        | 0       | 0           | 0           | 0            | 0        | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|       + rdcal                                                  | 108      | 74       | 0                   | 0       | 0        | 0           | 0       | 0        | 0            | 0        | 0       | 0           | 0           | 0            | 0        | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|       + upcal                                                  | 1        | 0        | 0                   | 0       | 0        | 0           | 0       | 0        | 0            | 0        | 0       | 0           | 0           | 0            | 0        | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|     + ddrphy_dfi                                               | 500      | 607      | 0                   | 0       | 0        | 0           | 0       | 0        | 0            | 0        | 0       | 0           | 0           | 0            | 0        | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|     + ddrphy_dll_update_ctrl                                   | 11       | 12       | 0                   | 0       | 0        | 0           | 0       | 0        | 0            | 0        | 0       | 0           | 0           | 0            | 0        | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|     + ddrphy_info                                              | 99       | 60       | 0                   | 0       | 0        | 0           | 0       | 0        | 0            | 0        | 0       | 0           | 0           | 0            | 0        | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|     + ddrphy_reset_ctrl                                        | 78       | 60       | 0                   | 0       | 0        | 0           | 0       | 0        | 0            | 0        | 0       | 0           | 0           | 0            | 0        | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|       + ddrphy_pll_lock_debounce                               | 44       | 22       | 0                   | 0       | 0        | 0           | 0       | 0        | 0            | 0        | 0       | 0           | 0           | 0            | 0        | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|       + u_ddrphy_rstn_sync                                     | 0        | 2        | 0                   | 0       | 0        | 0           | 0       | 0        | 0            | 0        | 0       | 0           | 0           | 0            | 0        | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|       + u_dll_rst_sync                                         | 0        | 2        | 0                   | 0       | 0        | 0           | 0       | 0        | 0            | 0        | 0       | 0           | 0           | 0            | 0        | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|     + ddrphy_slice_top                                         | 1561     | 1329     | 0                   | 0       | 0        | 0           | 0       | 8        | 0            | 0        | 70      | 0           | 0           | 0            | 0        | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|       + i_dqs_group[0].u_ddrphy_data_slice                     | 460      | 308      | 0                   | 0       | 0        | 0           | 0       | 1        | 0            | 0        | 11      | 0           | 0           | 0            | 0        | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|         + data_slice_dqs_gate_cal                              | 144      | 69       | 0                   | 0       | 0        | 0           | 0       | 0        | 0            | 0        | 0       | 0           | 0           | 0            | 0        | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|           + dqs_gate_coarse_cal                                | 97       | 34       | 0                   | 0       | 0        | 0           | 0       | 0        | 0            | 0        | 0       | 0           | 0           | 0            | 0        | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|           + gatecal                                            | 47       | 35       | 0                   | 0       | 0        | 0           | 0       | 0        | 0            | 0        | 0       | 0           | 0           | 0            | 0        | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|         + data_slice_wrlvl                                     | 103      | 76       | 0                   | 0       | 0        | 0           | 0       | 0        | 0            | 0        | 0       | 0           | 0           | 0            | 0        | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|         + dqs_rddata_align                                     | 44       | 74       | 0                   | 0       | 0        | 0           | 0       | 0        | 0            | 0        | 0       | 0           | 0           | 0            | 0        | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|         + dqsi_rdel_cal                                        | 160      | 84       | 0                   | 0       | 0        | 0           | 0       | 0        | 0            | 0        | 0       | 0           | 0           | 0            | 0        | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|         + wdata_path_adj                                       | 9        | 5        | 0                   | 0       | 0        | 0           | 0       | 0        | 0            | 0        | 0       | 0           | 0           | 0            | 0        | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|       + i_dqs_group[1].u_ddrphy_data_slice                     | 388      | 284      | 0                   | 0       | 0        | 0           | 0       | 1        | 0            | 0        | 11      | 0           | 0           | 0            | 0        | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|         + data_slice_dqs_gate_cal                              | 83       | 61       | 0                   | 0       | 0        | 0           | 0       | 0        | 0            | 0        | 0       | 0           | 0           | 0            | 0        | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|           + dqs_gate_coarse_cal                                | 34       | 26       | 0                   | 0       | 0        | 0           | 0       | 0        | 0            | 0        | 0       | 0           | 0           | 0            | 0        | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|           + gatecal                                            | 49       | 35       | 0                   | 0       | 0        | 0           | 0       | 0        | 0            | 0        | 0       | 0           | 0           | 0            | 0        | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|         + data_slice_wrlvl                                     | 103      | 68       | 0                   | 0       | 0        | 0           | 0       | 0        | 0            | 0        | 0       | 0           | 0           | 0            | 0        | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|         + dqs_rddata_align                                     | 45       | 74       | 0                   | 0       | 0        | 0           | 0       | 0        | 0            | 0        | 0       | 0           | 0           | 0            | 0        | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|         + dqsi_rdel_cal                                        | 152      | 81       | 0                   | 0       | 0        | 0           | 0       | 0        | 0            | 0        | 0       | 0           | 0           | 0            | 0        | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|         + wdata_path_adj                                       | 5        | 0        | 0                   | 0       | 0        | 0           | 0       | 0        | 0            | 0        | 0       | 0           | 0           | 0            | 0        | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|       + i_dqs_group[2].u_ddrphy_data_slice                     | 341      | 262      | 0                   | 0       | 0        | 0           | 0       | 1        | 0            | 0        | 11      | 0           | 0           | 0            | 0        | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|         + data_slice_dqs_gate_cal                              | 82       | 61       | 0                   | 0       | 0        | 0           | 0       | 0        | 0            | 0        | 0       | 0           | 0           | 0            | 0        | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|           + dqs_gate_coarse_cal                                | 34       | 26       | 0                   | 0       | 0        | 0           | 0       | 0        | 0            | 0        | 0       | 0           | 0           | 0            | 0        | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|           + gatecal                                            | 48       | 35       | 0                   | 0       | 0        | 0           | 0       | 0        | 0            | 0        | 0       | 0           | 0           | 0            | 0        | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|         + data_slice_wrlvl                                     | 103      | 68       | 0                   | 0       | 0        | 0           | 0       | 0        | 0            | 0        | 0       | 0           | 0           | 0            | 0        | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|         + dqs_rddata_align                                     | 44       | 74       | 0                   | 0       | 0        | 0           | 0       | 0        | 0            | 0        | 0       | 0           | 0           | 0            | 0        | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|         + dqsi_rdel_cal                                        | 107      | 59       | 0                   | 0       | 0        | 0           | 0       | 0        | 0            | 0        | 0       | 0           | 0           | 0            | 0        | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|         + wdata_path_adj                                       | 5        | 0        | 0                   | 0       | 0        | 0           | 0       | 0        | 0            | 0        | 0       | 0           | 0           | 0            | 0        | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|       + i_dqs_group[3].u_ddrphy_data_slice                     | 343      | 262      | 0                   | 0       | 0        | 0           | 0       | 1        | 0            | 0        | 11      | 0           | 0           | 0            | 0        | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|         + data_slice_dqs_gate_cal                              | 82       | 61       | 0                   | 0       | 0        | 0           | 0       | 0        | 0            | 0        | 0       | 0           | 0           | 0            | 0        | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|           + dqs_gate_coarse_cal                                | 34       | 26       | 0                   | 0       | 0        | 0           | 0       | 0        | 0            | 0        | 0       | 0           | 0           | 0            | 0        | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|           + gatecal                                            | 48       | 35       | 0                   | 0       | 0        | 0           | 0       | 0        | 0            | 0        | 0       | 0           | 0           | 0            | 0        | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|         + data_slice_wrlvl                                     | 103      | 68       | 0                   | 0       | 0        | 0           | 0       | 0        | 0            | 0        | 0       | 0           | 0           | 0            | 0        | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|         + dqs_rddata_align                                     | 44       | 74       | 0                   | 0       | 0        | 0           | 0       | 0        | 0            | 0        | 0       | 0           | 0           | 0            | 0        | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|         + dqsi_rdel_cal                                        | 109      | 59       | 0                   | 0       | 0        | 0           | 0       | 0        | 0            | 0        | 0       | 0           | 0           | 0            | 0        | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|         + wdata_path_adj                                       | 5        | 0        | 0                   | 0       | 0        | 0           | 0       | 0        | 0            | 0        | 0       | 0           | 0           | 0            | 0        | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|       + u_control_path_adj                                     | 0        | 3        | 0                   | 0       | 0        | 0           | 0       | 0        | 0            | 0        | 0       | 0           | 0           | 0            | 0        | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|       + u_logic_rstn_sync                                      | 0        | 2        | 0                   | 0       | 0        | 0           | 0       | 0        | 0            | 0        | 0       | 0           | 0           | 0            | 0        | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|       + u_slice_rddata_align                                   | 5        | 196      | 0                   | 0       | 0        | 0           | 0       | 0        | 0            | 0        | 0       | 0           | 0           | 0            | 0        | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|     + ddrphy_training_ctrl                                     | 5        | 8        | 0                   | 0       | 0        | 0           | 0       | 0        | 0            | 0        | 0       | 0           | 0           | 0            | 0        | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|   + u_ipsxb_ddrc_top                                           | 1684     | 1634     | 70                  | 0       | 0        | 0           | 0       | 0        | 0            | 0        | 0       | 0           | 0           | 0            | 0        | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|     + mcdq_calib_delay                                         | 0        | 43       | 0                   | 0       | 0        | 0           | 0       | 0        | 0            | 0        | 0       | 0           | 0           | 0            | 0        | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|     + mcdq_cfg_apb                                             | 0        | 1        | 0                   | 0       | 0        | 0           | 0       | 0        | 0            | 0        | 0       | 0           | 0           | 0            | 0        | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|     + mcdq_dcd_top                                             | 175      | 142      | 0                   | 0       | 0        | 0           | 0       | 0        | 0            | 0        | 0       | 0           | 0           | 0            | 0        | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|       + mcdq_dcd_bm                                            | 123      | 74       | 0                   | 0       | 0        | 0           | 0       | 0        | 0            | 0        | 0       | 0           | 0           | 0            | 0        | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|         + mcdq_dcd_rowaddr                                     | 14       | 8        | 0                   | 0       | 0        | 0           | 0       | 0        | 0            | 0        | 0       | 0           | 0           | 0            | 0        | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|       + mcdq_dcd_sm                                            | 52       | 68       | 0                   | 0       | 0        | 0           | 0       | 0        | 0            | 0        | 0       | 0           | 0           | 0            | 0        | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|     + mcdq_dcp_top                                             | 801      | 568      | 68                  | 0       | 0        | 0           | 0       | 0        | 0            | 0        | 0       | 0           | 0           | 0            | 0        | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|       + mcdq_dcp_back_ctrl                                     | 530      | 385      | 0                   | 0       | 0        | 0           | 0       | 0        | 0            | 0        | 0       | 0           | 0           | 0            | 0        | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|         + PRE_PASS_LOOP[0].timing_pre_pass                     | 20       | 13       | 0                   | 0       | 0        | 0           | 0       | 0        | 0            | 0        | 0       | 0           | 0           | 0            | 0        | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|         + PRE_PASS_LOOP[1].timing_pre_pass                     | 20       | 13       | 0                   | 0       | 0        | 0           | 0       | 0        | 0            | 0        | 0       | 0           | 0           | 0            | 0        | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|         + PRE_PASS_LOOP[2].timing_pre_pass                     | 20       | 13       | 0                   | 0       | 0        | 0           | 0       | 0        | 0            | 0        | 0       | 0           | 0           | 0            | 0        | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|         + PRE_PASS_LOOP[3].timing_pre_pass                     | 20       | 13       | 0                   | 0       | 0        | 0           | 0       | 0        | 0            | 0        | 0       | 0           | 0           | 0            | 0        | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|         + PRE_PASS_LOOP[4].timing_pre_pass                     | 20       | 13       | 0                   | 0       | 0        | 0           | 0       | 0        | 0            | 0        | 0       | 0           | 0           | 0            | 0        | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|         + PRE_PASS_LOOP[5].timing_pre_pass                     | 20       | 13       | 0                   | 0       | 0        | 0           | 0       | 0        | 0            | 0        | 0       | 0           | 0           | 0            | 0        | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|         + PRE_PASS_LOOP[6].timing_pre_pass                     | 20       | 13       | 0                   | 0       | 0        | 0           | 0       | 0        | 0            | 0        | 0       | 0           | 0           | 0            | 0        | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|         + PRE_PASS_LOOP[7].timing_pre_pass                     | 20       | 13       | 0                   | 0       | 0        | 0           | 0       | 0        | 0            | 0        | 0       | 0           | 0           | 0            | 0        | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|         + TRC_LOOP[0].trc_timing                               | 4        | 4        | 0                   | 0       | 0        | 0           | 0       | 0        | 0            | 0        | 0       | 0           | 0           | 0            | 0        | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|         + TRC_LOOP[1].trc_timing                               | 4        | 4        | 0                   | 0       | 0        | 0           | 0       | 0        | 0            | 0        | 0       | 0           | 0           | 0            | 0        | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|         + TRC_LOOP[2].trc_timing                               | 4        | 4        | 0                   | 0       | 0        | 0           | 0       | 0        | 0            | 0        | 0       | 0           | 0           | 0            | 0        | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|         + TRC_LOOP[3].trc_timing                               | 4        | 4        | 0                   | 0       | 0        | 0           | 0       | 0        | 0            | 0        | 0       | 0           | 0           | 0            | 0        | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|         + TRC_LOOP[4].trc_timing                               | 4        | 4        | 0                   | 0       | 0        | 0           | 0       | 0        | 0            | 0        | 0       | 0           | 0           | 0            | 0        | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|         + TRC_LOOP[5].trc_timing                               | 4        | 4        | 0                   | 0       | 0        | 0           | 0       | 0        | 0            | 0        | 0       | 0           | 0           | 0            | 0        | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|         + TRC_LOOP[6].trc_timing                               | 4        | 4        | 0                   | 0       | 0        | 0           | 0       | 0        | 0            | 0        | 0       | 0           | 0           | 0            | 0        | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|         + TRC_LOOP[7].trc_timing                               | 4        | 4        | 0                   | 0       | 0        | 0           | 0       | 0        | 0            | 0        | 0       | 0           | 0           | 0            | 0        | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|         + TRDA2ACT_LOOP[0].trda2act_timing                     | 7        | 5        | 0                   | 0       | 0        | 0           | 0       | 0        | 0            | 0        | 0       | 0           | 0           | 0            | 0        | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|         + TRDA2ACT_LOOP[1].trda2act_timing                     | 7        | 5        | 0                   | 0       | 0        | 0           | 0       | 0        | 0            | 0        | 0       | 0           | 0           | 0            | 0        | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|         + TRDA2ACT_LOOP[2].trda2act_timing                     | 7        | 5        | 0                   | 0       | 0        | 0           | 0       | 0        | 0            | 0        | 0       | 0           | 0           | 0            | 0        | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|         + TRDA2ACT_LOOP[3].trda2act_timing                     | 7        | 5        | 0                   | 0       | 0        | 0           | 0       | 0        | 0            | 0        | 0       | 0           | 0           | 0            | 0        | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|         + TRDA2ACT_LOOP[4].trda2act_timing                     | 7        | 5        | 0                   | 0       | 0        | 0           | 0       | 0        | 0            | 0        | 0       | 0           | 0           | 0            | 0        | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|         + TRDA2ACT_LOOP[5].trda2act_timing                     | 7        | 5        | 0                   | 0       | 0        | 0           | 0       | 0        | 0            | 0        | 0       | 0           | 0           | 0            | 0        | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|         + TRDA2ACT_LOOP[6].trda2act_timing                     | 7        | 5        | 0                   | 0       | 0        | 0           | 0       | 0        | 0            | 0        | 0       | 0           | 0           | 0            | 0        | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|         + TRDA2ACT_LOOP[7].trda2act_timing                     | 7        | 5        | 0                   | 0       | 0        | 0           | 0       | 0        | 0            | 0        | 0       | 0           | 0           | 0            | 0        | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|         + TWRA2ACT_LOOP[0].twra2act_timing                     | 9        | 6        | 0                   | 0       | 0        | 0           | 0       | 0        | 0            | 0        | 0       | 0           | 0           | 0            | 0        | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|         + TWRA2ACT_LOOP[1].twra2act_timing                     | 9        | 6        | 0                   | 0       | 0        | 0           | 0       | 0        | 0            | 0        | 0       | 0           | 0           | 0            | 0        | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|         + TWRA2ACT_LOOP[2].twra2act_timing                     | 9        | 6        | 0                   | 0       | 0        | 0           | 0       | 0        | 0            | 0        | 0       | 0           | 0           | 0            | 0        | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|         + TWRA2ACT_LOOP[3].twra2act_timing                     | 9        | 6        | 0                   | 0       | 0        | 0           | 0       | 0        | 0            | 0        | 0       | 0           | 0           | 0            | 0        | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|         + TWRA2ACT_LOOP[4].twra2act_timing                     | 9        | 6        | 0                   | 0       | 0        | 0           | 0       | 0        | 0            | 0        | 0       | 0           | 0           | 0            | 0        | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|         + TWRA2ACT_LOOP[5].twra2act_timing                     | 9        | 6        | 0                   | 0       | 0        | 0           | 0       | 0        | 0            | 0        | 0       | 0           | 0           | 0            | 0        | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|         + TWRA2ACT_LOOP[6].twra2act_timing                     | 9        | 6        | 0                   | 0       | 0        | 0           | 0       | 0        | 0            | 0        | 0       | 0           | 0           | 0            | 0        | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|         + TWRA2ACT_LOOP[7].twra2act_timing                     | 9        | 6        | 0                   | 0       | 0        | 0           | 0       | 0        | 0            | 0        | 0       | 0           | 0           | 0            | 0        | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|         + mcdq_timing_rd_pass                                  | 10       | 7        | 0                   | 0       | 0        | 0           | 0       | 0        | 0            | 0        | 0       | 0           | 0           | 0            | 0        | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|         + tfaw_timing                                          | 27       | 18       | 0                   | 0       | 0        | 0           | 0       | 0        | 0            | 0        | 0       | 0           | 0           | 0            | 0        | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|           + TFAW_LOOP[0].mcdq_tfaw                             | 7        | 5        | 0                   | 0       | 0        | 0           | 0       | 0        | 0            | 0        | 0       | 0           | 0           | 0            | 0        | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|           + TFAW_LOOP[1].mcdq_tfaw                             | 7        | 5        | 0                   | 0       | 0        | 0           | 0       | 0        | 0            | 0        | 0       | 0           | 0           | 0            | 0        | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|           + TFAW_LOOP[2].mcdq_tfaw                             | 7        | 5        | 0                   | 0       | 0        | 0           | 0       | 0        | 0            | 0        | 0       | 0           | 0           | 0            | 0        | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|         + timing_act_pass                                      | 25       | 8        | 0                   | 0       | 0        | 0           | 0       | 0        | 0            | 0        | 0       | 0           | 0           | 0            | 0        | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|         + timing_prea_pass                                     | 16       | 12       | 0                   | 0       | 0        | 0           | 0       | 0        | 0            | 0        | 0       | 0           | 0           | 0            | 0        | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|         + timing_ref_pass                                      | 21       | 7        | 0                   | 0       | 0        | 0           | 0       | 0        | 0            | 0        | 0       | 0           | 0           | 0            | 0        | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|         + timing_wr_pass                                       | 7        | 5        | 0                   | 0       | 0        | 0           | 0       | 0        | 0            | 0        | 0       | 0           | 0           | 0            | 0        | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|       + mcdq_dcp_buf                                           | 224      | 138      | 68                  | 0       | 0        | 0           | 0       | 0        | 0            | 0        | 0       | 0           | 0           | 0            | 0        | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|         + A_ipsxb_distributed_fifo                             | 76       | 15       | 34                  | 0       | 0        | 0           | 0       | 0        | 0            | 0        | 0       | 0           | 0           | 0            | 0        | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|           + u_ipsxb_distributed_fifo_distributed_fifo_v1_0     | 76       | 15       | 34                  | 0       | 0        | 0           | 0       | 0        | 0            | 0        | 0       | 0           | 0           | 0            | 0        | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|             + ipsxb_distributed_sdpram_distributed_fifo_v1_0   | 34       | 0        | 34                  | 0       | 0        | 0           | 0       | 0        | 0            | 0        | 0       | 0           | 0           | 0            | 0        | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|             + u_ipsxb_distributed_fifo_ctr                     | 41       | 15       | 0                   | 0       | 0        | 0           | 0       | 0        | 0            | 0        | 0       | 0           | 0           | 0            | 0        | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|         + B_ipsxb_distributed_fifo                             | 76       | 15       | 34                  | 0       | 0        | 0           | 0       | 0        | 0            | 0        | 0       | 0           | 0           | 0            | 0        | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|           + u_ipsxb_distributed_fifo_distributed_fifo_v1_0     | 76       | 15       | 34                  | 0       | 0        | 0           | 0       | 0        | 0            | 0        | 0       | 0           | 0           | 0            | 0        | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|             + ipsxb_distributed_sdpram_distributed_fifo_v1_0   | 34       | 0        | 34                  | 0       | 0        | 0           | 0       | 0        | 0            | 0        | 0       | 0           | 0           | 0            | 0        | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|             + u_ipsxb_distributed_fifo_ctr                     | 41       | 15       | 0                   | 0       | 0        | 0           | 0       | 0        | 0            | 0        | 0       | 0           | 0           | 0            | 0        | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|       + mcdq_dcp_out                                           | 47       | 45       | 0                   | 0       | 0        | 0           | 0       | 0        | 0            | 0        | 0       | 0           | 0           | 0            | 0        | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|     + mcdq_dfi                                                 | 73       | 83       | 0                   | 0       | 0        | 0           | 0       | 0        | 0            | 0        | 0       | 0           | 0           | 0            | 0        | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|     + mcdq_ui_axi                                              | 218      | 321      | 0                   | 0       | 0        | 0           | 0       | 0        | 0            | 0        | 0       | 0           | 0           | 0            | 0        | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|       + mcdq_reg_fifo2                                         | 82       | 65       | 0                   | 0       | 0        | 0           | 0       | 0        | 0            | 0        | 0       | 0           | 0           | 0            | 0        | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|       + u_user_cmd_fifo                                        | 43       | 98       | 0                   | 0       | 0        | 0           | 0       | 0        | 0            | 0        | 0       | 0           | 0           | 0            | 0        | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|     + mcdq_wdatapath                                           | 417      | 476      | 2                   | 0       | 0        | 0           | 0       | 0        | 0            | 0        | 0       | 0           | 0           | 0            | 0        | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|       + ipsxb_distributed_fifo                                 | 27       | 14       | 2                   | 0       | 0        | 0           | 0       | 0        | 0            | 0        | 0       | 0           | 0           | 0            | 0        | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|         + u_ipsxb_distributed_fifo_distributed_fifo_v1_0       | 27       | 14       | 2                   | 0       | 0        | 0           | 0       | 0        | 0            | 0        | 0       | 0           | 0           | 0            | 0        | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|           + ipsxb_distributed_sdpram_distributed_fifo_v1_0     | 2        | 0        | 2                   | 0       | 0        | 0           | 0       | 0        | 0            | 0        | 0       | 0           | 0           | 0            | 0        | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|           + u_ipsxb_distributed_fifo_ctr                       | 24       | 14       | 0                   | 0       | 0        | 0           | 0       | 0        | 0            | 0        | 0       | 0           | 0           | 0            | 0        | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|       + mc3q_wdp_dcp                                           | 1        | 4        | 0                   | 0       | 0        | 0           | 0       | 0        | 0            | 0        | 0       | 0           | 0           | 0            | 0        | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|       + mcdq_wdp_align                                         | 389      | 456      | 0                   | 0       | 0        | 0           | 0       | 0        | 0            | 0        | 0       | 0           | 0           | 0            | 0        | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|   + u_ipsxb_ddrphy_pll_0                                       | 0        | 0        | 0                   | 0       | 0        | 0           | 0       | 0        | 0            | 0        | 0       | 0           | 0           | 0            | 0        | 0       | 0        | 1       | 0        | 0          | 0             | 0         | 0        | 0        
|   + u_ipsxb_ddrphy_pll_1                                       | 0        | 0        | 0                   | 0       | 0        | 0           | 0       | 0        | 0            | 0        | 0       | 0           | 0           | 0            | 0        | 0       | 0        | 1       | 0        | 0          | 0             | 0         | 0        | 0        
| + u_ms72xx_ctl                                                 | 343      | 240      | 0                   | 0       | 1.5      | 0           | 0       | 0        | 0            | 0        | 0       | 0           | 0           | 0            | 0        | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|   + iic_dri_rx                                                 | 79       | 61       | 0                   | 0       | 0        | 0           | 0       | 0        | 0            | 0        | 0       | 0           | 0           | 0            | 0        | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|   + iic_dri_tx                                                 | 78       | 61       | 0                   | 0       | 0        | 0           | 0       | 0        | 0            | 0        | 0       | 0           | 0           | 0            | 0        | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|   + ms7200_ctl                                                 | 98       | 53       | 0                   | 0       | 1        | 0           | 0       | 0        | 0            | 0        | 0       | 0           | 0           | 0            | 0        | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|   + ms7210_ctl                                                 | 88       | 62       | 0                   | 0       | 0.5      | 0           | 0       | 0        | 0            | 0        | 0       | 0           | 0           | 0            | 0        | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
| + u_ov5640_dri_1                                               | 396      | 127      | 0                   | 0       | 0        | 0           | 0       | 0        | 0            | 0        | 0       | 0           | 0           | 0            | 0        | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|   + u_cmos_capture_data                                        | 27       | 33       | 0                   | 0       | 0        | 0           | 0       | 0        | 0            | 0        | 0       | 0           | 0           | 0            | 0        | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|   + u_i2c_cfg                                                  | 278      | 45       | 0                   | 0       | 0        | 0           | 0       | 0        | 0            | 0        | 0       | 0           | 0           | 0            | 0        | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|   + u_i2c_dr                                                   | 91       | 49       | 0                   | 0       | 0        | 0           | 0       | 0        | 0            | 0        | 0       | 0           | 0           | 0            | 0        | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
| + u_ov5640_dri_2                                               | 401      | 127      | 0                   | 0       | 0        | 0           | 0       | 0        | 0            | 0        | 0       | 0           | 0           | 0            | 0        | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|   + u_cmos_capture_data                                        | 26       | 33       | 0                   | 0       | 0        | 0           | 0       | 0        | 0            | 0        | 0       | 0           | 0           | 0            | 0        | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|   + u_i2c_cfg                                                  | 283      | 45       | 0                   | 0       | 0        | 0           | 0       | 0        | 0            | 0        | 0       | 0           | 0           | 0            | 0        | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|   + u_i2c_dr                                                   | 92       | 49       | 0                   | 0       | 0        | 0           | 0       | 0        | 0            | 0        | 0       | 0           | 0           | 0            | 0        | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
| + u_pll_clk                                                    | 0        | 0        | 0                   | 0       | 0        | 0           | 0       | 0        | 0            | 0        | 0       | 0           | 0           | 0            | 0        | 0       | 0        | 1       | 0        | 0          | 0             | 0         | 0        | 0        
| + u_video_scale_960_540                                        | 133      | 117      | 0                   | 0       | 0        | 0           | 0       | 0        | 0            | 0        | 0       | 0           | 0           | 0            | 0        | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
| + u_vtc                                                        | 75       | 51       | 0                   | 0       | 0        | 0           | 0       | 0        | 0            | 0        | 0       | 0           | 0           | 0            | 0        | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


Inputs and Outputs :
+-------------------------------------------------------------------------------------------+
| Type       | File Name                                                                   
+-------------------------------------------------------------------------------------------+
| Input      | D:/desktop/chuli/sum_1/daima/jichuang/device_map/top_map.adf                
|            | D:/desktop/chuli/sum_1/daima/jichuang/device_map/top.pcf                    
| Output     | D:/desktop/chuli/sum_1/daima/jichuang/place_route/top_pnr.adf               
|            | D:/desktop/chuli/sum_1/daima/jichuang/place_route/clock_utilization.txt     
|            | D:/desktop/chuli/sum_1/daima/jichuang/place_route/top_plc.adf               
|            | D:/desktop/chuli/sum_1/daima/jichuang/place_route/top.prr                   
|            | D:/desktop/chuli/sum_1/daima/jichuang/place_route/top_prr.prt               
|            | D:/desktop/chuli/sum_1/daima/jichuang/place_route/top_pnr.netlist           
|            | D:/desktop/chuli/sum_1/daima/jichuang/place_route/prr.db                    
+-------------------------------------------------------------------------------------------+


Flow Command: pnr 
Peak memory: 1,332 MB
Total CPU  time to pnr completion : 0h:2m:8s
Process Total CPU  time to pnr completion : 0h:2m:8s
Total real time to pnr completion : 0h:2m:11s
