// Seed: 2526246953
module module_0;
  supply1 id_1;
  supply0 id_2 = -1;
  assign id_1 = 1;
  wire id_3;
  assign id_2 = -1;
  wire id_4;
  wire id_5;
  wire id_6;
  wire id_7;
endmodule
macromodule module_1 (
    id_1
);
  output wire id_1;
  bit id_2, id_3, id_4, id_5;
  always id_2 = id_4;
  bit id_6;
  always id_1 <= -1;
  id_7 :
  assert property (@(id_2 or posedge id_6, posedge id_6) 1) id_3 <= id_7;
  always begin : LABEL_0
    id_2 <= id_6;
  end
  always id_5 = new;
  module_0 modCall_1 ();
endmodule
