# do tb_LedLogic.do
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 2020.1 Lib Mapping Utility 2020.02 Feb 28 2020
# vmap work rtl_work 
# Modifying modelsim.ini
# 
# 
# Name of test bench entity
# set TestBench "tb_LedLogic"
# tb_LedLogic
# 
# Add 
# vcom -93 -work work {LedLogic.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 20:21:15 on Mar 23,2021
# vcom -reportprogress 300 -93 -work work LedLogic.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity LedLogic
# -- Compiling architecture LedLogic_arch of LedLogic
# End time: 20:21:15 on Mar 23,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {tb_LedLogic.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 20:21:15 on Mar 23,2021
# vcom -reportprogress 300 -93 -work work tb_LedLogic.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity tb_LedLogic
# -- Compiling architecture tb_LedLogic_arch of tb_LedLogic
# End time: 20:21:15 on Mar 23,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vsim -t 1ps -L altera -L lpm -L sgate -L altera_mf -L altera_lnsim -L fiftyfivenm -L rtl_work -L work -voptargs="+acc"  $TestBench
# vsim -t 1ps -L altera -L lpm -L sgate -L altera_mf -L altera_lnsim -L fiftyfivenm -L rtl_work -L work -voptargs=""+acc"" tb_LedLogic 
# Start time: 20:21:15 on Mar 23,2021
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading work.tb_ledlogic(tb_ledlogic_arch)
# Loading work.ledlogic(ledlogic_arch)
# 
#add wave *
# add wave -label "nRES" nRES
# Unable to lock WLF file "vsim.wlf". Retrying 1 times, errno 11
# Unable to lock WLF file "vsim.wlf". Retrying 2 times, errno 11
# Unable to lock WLF file "vsim.wlf". Retrying 3 times, errno 11
# Cannot lock WLF file: "vsim.wlf"
#        # 
# <EOF>
# End time: 20:24:16 on Mar 23,2021, Elapsed time: 0:03:03
# Errors: 0, Warnings: 0
 in use: vsim.wlf
#           File in use by: persie  Hostname: x503vd  ProcessID: 28750
#           Attempting to use alternate WLF file "./wlftxCavaB".
# ** Warning: (vsim-WLF-5001) Could not open WLF file: vsim.wlf
#           Using alternate file: ./wlftxCavaB
# add wave -label "CLK" CLK
# add wave -label "L" L
# add wave -label "R" R
# add wave -label "LED" LED
#add wave -label "curState" /tb_SimpleStateMachine/i1/curState
# 
# view structure
# .main_pane.structure.interior.cs.body.struct
# vie# 
# <EOF>
# End time: 20:24:16 on Mar 23,2021, Elapsed time: 0:04:34
# Errors: 0, Warnings: 2
493500 ps
# End time: 20:21:49 on Mar 23,2021, Elapsed time: 0:00:34
# Errors: 0, Warnings: 2
