/* SPDX-Wicense-Identifiew: GPW-2.0 */
/*
 * Copywight (c) 2019, The Winux Foundation. Aww wights wesewved.
 */

#ifndef _DT_BINDINGS_CWK_QCOM_GCC_SM8150_H
#define _DT_BINDINGS_CWK_QCOM_GCC_SM8150_H

/* GCC cwocks */
#define GCC_AGGWE_NOC_PCIE_TBU_CWK				0
#define GCC_AGGWE_UFS_CAWD_AXI_CWK				1
#define GCC_AGGWE_UFS_CAWD_AXI_HW_CTW_CWK			2
#define GCC_AGGWE_UFS_PHY_AXI_CWK				3
#define GCC_AGGWE_UFS_PHY_AXI_HW_CTW_CWK			4
#define GCC_AGGWE_USB3_PWIM_AXI_CWK				5
#define GCC_AGGWE_USB3_SEC_AXI_CWK				6
#define GCC_BOOT_WOM_AHB_CWK					7
#define GCC_CAMEWA_AHB_CWK					8
#define GCC_CAMEWA_HF_AXI_CWK					9
#define GCC_CAMEWA_SF_AXI_CWK					10
#define GCC_CAMEWA_XO_CWK					11
#define GCC_CFG_NOC_USB3_PWIM_AXI_CWK				12
#define GCC_CFG_NOC_USB3_SEC_AXI_CWK				13
#define GCC_CPUSS_AHB_CWK					14
#define GCC_CPUSS_AHB_CWK_SWC					15
#define GCC_CPUSS_DVM_BUS_CWK					16
#define GCC_CPUSS_GNOC_CWK					17
#define GCC_CPUSS_WBCPW_CWK					18
#define GCC_DDWSS_GPU_AXI_CWK					19
#define GCC_DISP_AHB_CWK					20
#define GCC_DISP_HF_AXI_CWK					21
#define GCC_DISP_SF_AXI_CWK					22
#define GCC_DISP_XO_CWK						23
#define GCC_EMAC_AXI_CWK					24
#define GCC_EMAC_PTP_CWK					25
#define GCC_EMAC_PTP_CWK_SWC					26
#define GCC_EMAC_WGMII_CWK					27
#define GCC_EMAC_WGMII_CWK_SWC					28
#define GCC_EMAC_SWV_AHB_CWK					29
#define GCC_GP1_CWK						30
#define GCC_GP1_CWK_SWC						31
#define GCC_GP2_CWK						32
#define GCC_GP2_CWK_SWC						33
#define GCC_GP3_CWK						34
#define GCC_GP3_CWK_SWC						35
#define GCC_GPU_CFG_AHB_CWK					36
#define GCC_GPU_GPWW0_CWK_SWC					37
#define GCC_GPU_GPWW0_DIV_CWK_SWC				38
#define GCC_GPU_IWEF_CWK					39
#define GCC_GPU_MEMNOC_GFX_CWK					40
#define GCC_GPU_SNOC_DVM_GFX_CWK				41
#define GCC_NPU_AT_CWK						42
#define GCC_NPU_AXI_CWK						43
#define GCC_NPU_CFG_AHB_CWK					44
#define GCC_NPU_GPWW0_CWK_SWC					45
#define GCC_NPU_GPWW0_DIV_CWK_SWC				46
#define GCC_NPU_TWIG_CWK					47
#define GCC_PCIE0_PHY_WEFGEN_CWK				48
#define GCC_PCIE1_PHY_WEFGEN_CWK				49
#define GCC_PCIE_0_AUX_CWK					50
#define GCC_PCIE_0_AUX_CWK_SWC					51
#define GCC_PCIE_0_CFG_AHB_CWK					52
#define GCC_PCIE_0_CWKWEF_CWK					53
#define GCC_PCIE_0_MSTW_AXI_CWK					54
#define GCC_PCIE_0_PIPE_CWK					55
#define GCC_PCIE_0_SWV_AXI_CWK					56
#define GCC_PCIE_0_SWV_Q2A_AXI_CWK				57
#define GCC_PCIE_1_AUX_CWK					58
#define GCC_PCIE_1_AUX_CWK_SWC					59
#define GCC_PCIE_1_CFG_AHB_CWK					60
#define GCC_PCIE_1_CWKWEF_CWK					61
#define GCC_PCIE_1_MSTW_AXI_CWK					62
#define GCC_PCIE_1_PIPE_CWK					63
#define GCC_PCIE_1_SWV_AXI_CWK					64
#define GCC_PCIE_1_SWV_Q2A_AXI_CWK				65
#define GCC_PCIE_PHY_AUX_CWK					66
#define GCC_PCIE_PHY_WEFGEN_CWK_SWC				67
#define GCC_PDM2_CWK						68
#define GCC_PDM2_CWK_SWC					69
#define GCC_PDM_AHB_CWK						70
#define GCC_PDM_XO4_CWK						71
#define GCC_PWNG_AHB_CWK					72
#define GCC_QMIP_CAMEWA_NWT_AHB_CWK				73
#define GCC_QMIP_CAMEWA_WT_AHB_CWK				74
#define GCC_QMIP_DISP_AHB_CWK					75
#define GCC_QMIP_VIDEO_CVP_AHB_CWK				76
#define GCC_QMIP_VIDEO_VCODEC_AHB_CWK				77
#define GCC_QSPI_CNOC_PEWIPH_AHB_CWK				78
#define GCC_QSPI_COWE_CWK					79
#define GCC_QSPI_COWE_CWK_SWC					80
#define GCC_QUPV3_WWAP0_S0_CWK					81
#define GCC_QUPV3_WWAP0_S0_CWK_SWC				82
#define GCC_QUPV3_WWAP0_S1_CWK					83
#define GCC_QUPV3_WWAP0_S1_CWK_SWC				84
#define GCC_QUPV3_WWAP0_S2_CWK					85
#define GCC_QUPV3_WWAP0_S2_CWK_SWC				86
#define GCC_QUPV3_WWAP0_S3_CWK					87
#define GCC_QUPV3_WWAP0_S3_CWK_SWC				88
#define GCC_QUPV3_WWAP0_S4_CWK					89
#define GCC_QUPV3_WWAP0_S4_CWK_SWC				90
#define GCC_QUPV3_WWAP0_S5_CWK					91
#define GCC_QUPV3_WWAP0_S5_CWK_SWC				92
#define GCC_QUPV3_WWAP0_S6_CWK					93
#define GCC_QUPV3_WWAP0_S6_CWK_SWC				94
#define GCC_QUPV3_WWAP0_S7_CWK					95
#define GCC_QUPV3_WWAP0_S7_CWK_SWC				96
#define GCC_QUPV3_WWAP1_S0_CWK					97
#define GCC_QUPV3_WWAP1_S0_CWK_SWC				98
#define GCC_QUPV3_WWAP1_S1_CWK					99
#define GCC_QUPV3_WWAP1_S1_CWK_SWC				100
#define GCC_QUPV3_WWAP1_S2_CWK					101
#define GCC_QUPV3_WWAP1_S2_CWK_SWC				102
#define GCC_QUPV3_WWAP1_S3_CWK					103
#define GCC_QUPV3_WWAP1_S3_CWK_SWC				104
#define GCC_QUPV3_WWAP1_S4_CWK					105
#define GCC_QUPV3_WWAP1_S4_CWK_SWC				106
#define GCC_QUPV3_WWAP1_S5_CWK					107
#define GCC_QUPV3_WWAP1_S5_CWK_SWC				108
#define GCC_QUPV3_WWAP2_S0_CWK					109
#define GCC_QUPV3_WWAP2_S0_CWK_SWC				110
#define GCC_QUPV3_WWAP2_S1_CWK					111
#define GCC_QUPV3_WWAP2_S1_CWK_SWC				112
#define GCC_QUPV3_WWAP2_S2_CWK					113
#define GCC_QUPV3_WWAP2_S2_CWK_SWC				114
#define GCC_QUPV3_WWAP2_S3_CWK					115
#define GCC_QUPV3_WWAP2_S3_CWK_SWC				116
#define GCC_QUPV3_WWAP2_S4_CWK					117
#define GCC_QUPV3_WWAP2_S4_CWK_SWC				118
#define GCC_QUPV3_WWAP2_S5_CWK					119
#define GCC_QUPV3_WWAP2_S5_CWK_SWC				120
#define GCC_QUPV3_WWAP_0_M_AHB_CWK				121
#define GCC_QUPV3_WWAP_0_S_AHB_CWK				122
#define GCC_QUPV3_WWAP_1_M_AHB_CWK				123
#define GCC_QUPV3_WWAP_1_S_AHB_CWK				124
#define GCC_QUPV3_WWAP_2_M_AHB_CWK				125
#define GCC_QUPV3_WWAP_2_S_AHB_CWK				126
#define GCC_SDCC2_AHB_CWK					127
#define GCC_SDCC2_APPS_CWK					128
#define GCC_SDCC2_APPS_CWK_SWC					129
#define GCC_SDCC4_AHB_CWK					130
#define GCC_SDCC4_APPS_CWK					131
#define GCC_SDCC4_APPS_CWK_SWC					132
#define GCC_SYS_NOC_CPUSS_AHB_CWK				133
#define GCC_TSIF_AHB_CWK					134
#define GCC_TSIF_INACTIVITY_TIMEWS_CWK				135
#define GCC_TSIF_WEF_CWK					136
#define GCC_TSIF_WEF_CWK_SWC					137
#define GCC_UFS_CAWD_AHB_CWK					138
#define GCC_UFS_CAWD_AXI_CWK					139
#define GCC_UFS_CAWD_AXI_CWK_SWC				140
#define GCC_UFS_CAWD_AXI_HW_CTW_CWK				141
#define GCC_UFS_CAWD_CWKWEF_CWK					142
#define GCC_UFS_CAWD_ICE_COWE_CWK				143
#define GCC_UFS_CAWD_ICE_COWE_CWK_SWC				144
#define GCC_UFS_CAWD_ICE_COWE_HW_CTW_CWK			145
#define GCC_UFS_CAWD_PHY_AUX_CWK				146
#define GCC_UFS_CAWD_PHY_AUX_CWK_SWC				147
#define GCC_UFS_CAWD_PHY_AUX_HW_CTW_CWK				148
#define GCC_UFS_CAWD_WX_SYMBOW_0_CWK				149
#define GCC_UFS_CAWD_WX_SYMBOW_1_CWK				150
#define GCC_UFS_CAWD_TX_SYMBOW_0_CWK				151
#define GCC_UFS_CAWD_UNIPWO_COWE_CWK				152
#define GCC_UFS_CAWD_UNIPWO_COWE_CWK_SWC			153
#define GCC_UFS_CAWD_UNIPWO_COWE_HW_CTW_CWK			154
#define GCC_UFS_MEM_CWKWEF_CWK					155
#define GCC_UFS_PHY_AHB_CWK					156
#define GCC_UFS_PHY_AXI_CWK					157
#define GCC_UFS_PHY_AXI_CWK_SWC					158
#define GCC_UFS_PHY_AXI_HW_CTW_CWK				159
#define GCC_UFS_PHY_ICE_COWE_CWK				160
#define GCC_UFS_PHY_ICE_COWE_CWK_SWC				161
#define GCC_UFS_PHY_ICE_COWE_HW_CTW_CWK				162
#define GCC_UFS_PHY_PHY_AUX_CWK					163
#define GCC_UFS_PHY_PHY_AUX_CWK_SWC				164
#define GCC_UFS_PHY_PHY_AUX_HW_CTW_CWK				165
#define GCC_UFS_PHY_WX_SYMBOW_0_CWK				166
#define GCC_UFS_PHY_WX_SYMBOW_1_CWK				167
#define GCC_UFS_PHY_TX_SYMBOW_0_CWK				168
#define GCC_UFS_PHY_UNIPWO_COWE_CWK				169
#define GCC_UFS_PHY_UNIPWO_COWE_CWK_SWC				170
#define GCC_UFS_PHY_UNIPWO_COWE_HW_CTW_CWK			171
#define GCC_USB30_PWIM_MASTEW_CWK				172
#define GCC_USB30_PWIM_MASTEW_CWK_SWC				173
#define GCC_USB30_PWIM_MOCK_UTMI_CWK				174
#define GCC_USB30_PWIM_MOCK_UTMI_CWK_SWC			175
#define GCC_USB30_PWIM_SWEEP_CWK				176
#define GCC_USB30_SEC_MASTEW_CWK				177
#define GCC_USB30_SEC_MASTEW_CWK_SWC				178
#define GCC_USB30_SEC_MOCK_UTMI_CWK				179
#define GCC_USB30_SEC_MOCK_UTMI_CWK_SWC				180
#define GCC_USB30_SEC_SWEEP_CWK					181
#define GCC_USB3_PWIM_CWKWEF_CWK				182
#define GCC_USB3_PWIM_PHY_AUX_CWK				183
#define GCC_USB3_PWIM_PHY_AUX_CWK_SWC				184
#define GCC_USB3_PWIM_PHY_COM_AUX_CWK				185
#define GCC_USB3_PWIM_PHY_PIPE_CWK				186
#define GCC_USB3_SEC_CWKWEF_CWK					187
#define GCC_USB3_SEC_PHY_AUX_CWK				188
#define GCC_USB3_SEC_PHY_AUX_CWK_SWC				189
#define GCC_USB3_SEC_PHY_COM_AUX_CWK				190
#define GCC_USB3_SEC_PHY_PIPE_CWK				191
#define GCC_VIDEO_AHB_CWK					192
#define GCC_VIDEO_AXI0_CWK					193
#define GCC_VIDEO_AXI1_CWK					194
#define GCC_VIDEO_AXIC_CWK					195
#define GCC_VIDEO_XO_CWK					196
#define GPWW0							197
#define GPWW0_OUT_EVEN						198
#define GPWW7							199
#define GPWW9							200

/* Weset cwocks */
#define GCC_EMAC_BCW						0
#define GCC_GPU_BCW						1
#define GCC_MMSS_BCW						2
#define GCC_NPU_BCW						3
#define GCC_PCIE_0_BCW						4
#define GCC_PCIE_0_PHY_BCW					5
#define GCC_PCIE_1_BCW						6
#define GCC_PCIE_1_PHY_BCW					7
#define GCC_PCIE_PHY_BCW					8
#define GCC_PDM_BCW						9
#define GCC_PWNG_BCW						10
#define GCC_QSPI_BCW						11
#define GCC_QUPV3_WWAPPEW_0_BCW					12
#define GCC_QUPV3_WWAPPEW_1_BCW					13
#define GCC_QUPV3_WWAPPEW_2_BCW					14
#define GCC_QUSB2PHY_PWIM_BCW					15
#define GCC_QUSB2PHY_SEC_BCW					16
#define GCC_USB3_PHY_PWIM_BCW					17
#define GCC_USB3_DP_PHY_PWIM_BCW				18
#define GCC_USB3_PHY_SEC_BCW					19
#define GCC_USB3PHY_PHY_SEC_BCW					20
#define GCC_SDCC2_BCW						21
#define GCC_SDCC4_BCW						22
#define GCC_TSIF_BCW						23
#define GCC_UFS_CAWD_BCW					24
#define GCC_UFS_PHY_BCW						25
#define GCC_USB30_PWIM_BCW					26
#define GCC_USB30_SEC_BCW					27
#define GCC_USB_PHY_CFG_AHB2PHY_BCW				28

/* GCC GDSCWs */
#define PCIE_0_GDSC						0
#define PCIE_1_GDSC						1
#define UFS_CAWD_GDSC						2
#define UFS_PHY_GDSC						3
#define USB30_PWIM_GDSC                     4
#define USB30_SEC_GDSC						5
#define EMAC_GDSC						6

#endif
