(pcb /home/vsadmin/Projects/Personal/VGA_PLD/VGA_SRAM_COMP/VGA_SRAM_COMP/VGA_SRAM_COMP.dsn
  (parser
    (string_quote ")
    (space_in_quoted_tokens on)
    (host_cad "KiCad's Pcbnew")
    (host_version "8.0.4+dfsg-1")
  )
  (resolution um 10)
  (unit um)
  (structure
    (layer F.Cu
      (type signal)
      (property
        (index 0)
      )
    )
    (layer In1.Cu
      (type signal)
      (property
        (index 1)
      )
    )
    (layer In2.Cu
      (type signal)
      (property
        (index 2)
      )
    )
    (layer B.Cu
      (type signal)
      (property
        (index 3)
      )
    )
    (boundary
      (path pcb 0  143500 -132000  135000 -132000  57000 -132000  57000 -57000
            135000 -57000  143500 -57000  143500 -132000)
    )
    (via "Via[0-3]_600:300_um")
    (rule
      (width 200)
      (clearance 200)
      (clearance 200 (type default_smd))
      (clearance 50 (type smd_smd))
    )
  )
  (placement
    (component Connector_PinHeader_2.54mm:PinHeader_2x10_P2.54mm_Horizontal
      (place J8 137000.000000 -91680.000000 front 0.000000 (PN MCUADDR))
    )
    (component Connector_PinHeader_2.54mm:PinHeader_2x04_P2.54mm_Horizontal
      (place J7 137000.000000 -120880.000000 front 0.000000 (PN DATA))
    )
    (component Connector_PinHeader_2.54mm:PinHeader_2x10_P2.54mm_Horizontal::1
      (place J1 136960.000000 -60800.000000 front 0.000000 (PN CONTROL))
    )
    (component "Oscillator:Oscillator_DIP-14"
      (place X1 128016.000000 -67056.000000 front 180.000000 (PN "TCXO-14"))
    )
    (component "Package_SO:SOP-20_7.5x12.8mm_P1.27mm"
      (place U20 89475.000000 -122915.000000 front 0.000000 (PN 74HC245))
      (place U18 76825.000000 -122915.000000 front 0.000000 (PN 74HC245))
      (place U14 64175.000000 -122915.000000 front 0.000000 (PN 74HC245))
      (place U13 102125.000000 -108435.000000 front 0.000000 (PN 74HC245))
      (place U12 89475.000000 -108435.000000 front 0.000000 (PN 74HC245))
      (place U11 76825.000000 -108435.000000 front 0.000000 (PN 74HC245))
      (place U2 64175.000000 -108435.000000 front 0.000000 (PN 74HC245))
    )
    (component "Package_SO:SO-14_3.9x8.65mm_P1.27mm"
      (place U19 121650.000000 -106390.000000 front 0.000000 (PN 74HC14))
      (place U17 121650.000000 -94770.000000 front 0.000000 (PN 74HC00))
      (place U16 113000.000000 -106390.000000 front 0.000000 (PN 74LS08))
      (place U15 113000.000000 -94770.000000 front 0.000000 (PN 74LS32))
    )
    (component "Package_SO:SO-16_3.9x9.9mm_P1.27mm"
      (place U10 104325.000000 -95405.000000 front 0.000000 (PN 74LS161))
      (place U7 95875.000000 -95405.000000 front 0.000000 (PN 74LS161))
      (place U6 87425.000000 -95405.000000 front 0.000000 (PN 74LS161))
      (place U5 78975.000000 -95405.000000 front 0.000000 (PN 74LS161))
      (place U4 70525.000000 -95405.000000 front 0.000000 (PN 74LS161))
      (place U3 62075.000000 -95405.000000 front 0.000000 (PN 74LS161))
    )
    (component "Package_DIP:DIP-24_W7.62mm_Socket"
      (place U9 94840.000000 -87200.000000 front 90.000000 (PN GAL22V10))
      (place U8 60100.000000 -87300.000000 front 90.000000 (PN GAL22V10))
    )
    (component "Package_SO:TSOP-II-44_10.16x18.41mm_P0.8mm"
      (place U1 122200.000000 -122400.000000 front 0.000000 (PN "K6X8008T2B-TF55"))
    )
    (component Resistor_SMD:R_0805_2012Metric
      (place R14 128087.500000 -101000.000000 front 0.000000 (PN R3.9K))
      (place R13 128087.500000 -98000.000000 front 0.000000 (PN R490K))
      (place R12 91500.000000 -87087.500000 front 90.000000 (PN R100))
      (place R11 91500.000000 -80087.500000 front 90.000000 (PN R100))
      (place R10 110744.000000 -58824.500000 front 90.000000 (PN R200))
      (place R9 110744.000000 -62333.500000 front -90.000000 (PN 10K))
      (place R8 67412.500000 -75000.000000 front 0.000000 (PN R1.8K))
      (place R7 67412.500000 -77000.000000 front 0.000000 (PN R470))
      (place R4 67412.500000 -73000.000000 front 0.000000 (PN R2.2K))
      (place R2 86000.000000 -75000.000000 front 0.000000 (PN R800))
      (place R1 86000.000000 -73000.000000 front 0.000000 (PN R470))
    )
    (component Resistor_SMD:R_0805_2012Metric::1
      (place R6 77000.000000 -75000.000000 front 0.000000 (PN R1.2K))
      (place R5 77000.000000 -77100.000000 front 0.000000 (PN R470))
      (place R3 77000.000000 -73000.000000 front 0.000000 (PN R1.8K))
    )
    (component Connector_PinHeader_2.54mm:PinHeader_1x02_P2.54mm_Vertical
      (place JP1 113792.000000 -59436.000000 front 0.000000 (PN RES))
    )
    (component Connector_PinSocket_2.54mm:PinSocket_1x03_P2.54mm_Vertical
      (place J6 127975.000000 -109025.000000 front 180.000000 (PN AUDIO))
    )
    (component "Connector_USB:USB_A_CUI_UJ2-ADH-TH_Horizontal_Stacked"
      (place J5 104084.002000 -70542.300000 front -90.000000 (PN USB_A_Stacked))
    )
    (component "SDCard:J_SD_Card-micro_socket_A"
      (place J4 104847.500000 -124559.400000 front 180.000000 (PN Micro_SD_Card))
    )
    (component "Connector_Dsub:DSUB-15-HD_Female_Horizontal_P2.29x1.98mm_EdgePinOffset8.35mm_Housed_MountingHolesOffset10.89mm"
      (place J3 70520.000000 -69660.000000 front 180.000000 (PN "VGA OUT"))
    )
    (component Connector_PinSocket_2.54mm:PinSocket_2x02_P2.54mm_Vertical
      (place J2 123444.000000 -59436.000000 front 0.000000 (PN "PWR AUX"))
    )
    (component Capacitor_SMD:CP_Elec_4x4.5
      (place C9 62000.000000 -74800.000000 front 0.000000 (PN C_Small))
    )
    (component Capacitor_SMD:C_0805_2012Metric
      (place C8 128016.000000 -93726.000000 front 0.000000 (PN 560pf))
      (place C7 128016.000000 -91606.000000 front 0.000000 (PN 560pf))
    )
    (component Capacitor_SMD:C_0805_2012Metric::1
      (place C5 128016.000000 -89536.000000 front 0.000000 (PN 560pf))
      (place C3 128082.000000 -87122.000000 front 0.000000 (PN 560pf))
      (place C2 128016.000000 -84836.000000 front 0.000000 (PN 560pf))
      (place C1 128100.000000 -95900.000000 front 0.000000 (PN 4.7nF))
    )
  )
  (library
    (image Connector_PinHeader_2.54mm:PinHeader_2x10_P2.54mm_Horizontal
      (outline (path signal 120  -1270 1270  0 1270))
      (outline (path signal 120  -1270 0  -1270 1270))
      (outline (path signal 120  1042.93 -2160  1497.07 -2160))
      (outline (path signal 120  1042.93 -2920  1497.07 -2920))
      (outline (path signal 120  1042.93 -4700  1497.07 -4700))
      (outline (path signal 120  1042.93 -5460  1497.07 -5460))
      (outline (path signal 120  1042.93 -7240  1497.07 -7240))
      (outline (path signal 120  1042.93 -8000  1497.07 -8000))
      (outline (path signal 120  1042.93 -9780  1497.07 -9780))
      (outline (path signal 120  1042.93 -10540  1497.07 -10540))
      (outline (path signal 120  1042.93 -12320  1497.07 -12320))
      (outline (path signal 120  1042.93 -13080  1497.07 -13080))
      (outline (path signal 120  1042.93 -14860  1497.07 -14860))
      (outline (path signal 120  1042.93 -15620  1497.07 -15620))
      (outline (path signal 120  1042.93 -17400  1497.07 -17400))
      (outline (path signal 120  1042.93 -18160  1497.07 -18160))
      (outline (path signal 120  1042.93 -19940  1497.07 -19940))
      (outline (path signal 120  1042.93 -20700  1497.07 -20700))
      (outline (path signal 120  1042.93 -22480  1497.07 -22480))
      (outline (path signal 120  1042.93 -23240  1497.07 -23240))
      (outline (path signal 120  1110 380  1497.07 380))
      (outline (path signal 120  1110 -380  1497.07 -380))
      (outline (path signal 120  3582.93 380  3980 380))
      (outline (path signal 120  3582.93 -380  3980 -380))
      (outline (path signal 120  3582.93 -2160  3980 -2160))
      (outline (path signal 120  3582.93 -2920  3980 -2920))
      (outline (path signal 120  3582.93 -4700  3980 -4700))
      (outline (path signal 120  3582.93 -5460  3980 -5460))
      (outline (path signal 120  3582.93 -7240  3980 -7240))
      (outline (path signal 120  3582.93 -8000  3980 -8000))
      (outline (path signal 120  3582.93 -9780  3980 -9780))
      (outline (path signal 120  3582.93 -10540  3980 -10540))
      (outline (path signal 120  3582.93 -12320  3980 -12320))
      (outline (path signal 120  3582.93 -13080  3980 -13080))
      (outline (path signal 120  3582.93 -14860  3980 -14860))
      (outline (path signal 120  3582.93 -15620  3980 -15620))
      (outline (path signal 120  3582.93 -17400  3980 -17400))
      (outline (path signal 120  3582.93 -18160  3980 -18160))
      (outline (path signal 120  3582.93 -19940  3980 -19940))
      (outline (path signal 120  3582.93 -20700  3980 -20700))
      (outline (path signal 120  3582.93 -22480  3980 -22480))
      (outline (path signal 120  3582.93 -23240  3980 -23240))
      (outline (path signal 120  3980 1330  3980 -24190))
      (outline (path signal 120  3980 -1270  6640 -1270))
      (outline (path signal 120  3980 -3810  6640 -3810))
      (outline (path signal 120  3980 -6350  6640 -6350))
      (outline (path signal 120  3980 -8890  6640 -8890))
      (outline (path signal 120  3980 -11430  6640 -11430))
      (outline (path signal 120  3980 -13970  6640 -13970))
      (outline (path signal 120  3980 -16510  6640 -16510))
      (outline (path signal 120  3980 -19050  6640 -19050))
      (outline (path signal 120  3980 -21590  6640 -21590))
      (outline (path signal 120  3980 -24190  6640 -24190))
      (outline (path signal 120  6640 1330  3980 1330))
      (outline (path signal 120  6640 380  12640 380))
      (outline (path signal 120  6640 320  12640 320))
      (outline (path signal 120  6640 200  12640 200))
      (outline (path signal 120  6640 80  12640 80))
      (outline (path signal 120  6640 -40  12640 -40))
      (outline (path signal 120  6640 -160  12640 -160))
      (outline (path signal 120  6640 -280  12640 -280))
      (outline (path signal 120  6640 -2160  12640 -2160))
      (outline (path signal 120  6640 -4700  12640 -4700))
      (outline (path signal 120  6640 -7240  12640 -7240))
      (outline (path signal 120  6640 -9780  12640 -9780))
      (outline (path signal 120  6640 -12320  12640 -12320))
      (outline (path signal 120  6640 -14860  12640 -14860))
      (outline (path signal 120  6640 -17400  12640 -17400))
      (outline (path signal 120  6640 -19940  12640 -19940))
      (outline (path signal 120  6640 -22480  12640 -22480))
      (outline (path signal 120  6640 -24190  6640 1330))
      (outline (path signal 120  12640 380  12640 -380))
      (outline (path signal 120  12640 -380  6640 -380))
      (outline (path signal 120  12640 -2160  12640 -2920))
      (outline (path signal 120  12640 -2920  6640 -2920))
      (outline (path signal 120  12640 -4700  12640 -5460))
      (outline (path signal 120  12640 -5460  6640 -5460))
      (outline (path signal 120  12640 -7240  12640 -8000))
      (outline (path signal 120  12640 -8000  6640 -8000))
      (outline (path signal 120  12640 -9780  12640 -10540))
      (outline (path signal 120  12640 -10540  6640 -10540))
      (outline (path signal 120  12640 -12320  12640 -13080))
      (outline (path signal 120  12640 -13080  6640 -13080))
      (outline (path signal 120  12640 -14860  12640 -15620))
      (outline (path signal 120  12640 -15620  6640 -15620))
      (outline (path signal 120  12640 -17400  12640 -18160))
      (outline (path signal 120  12640 -18160  6640 -18160))
      (outline (path signal 120  12640 -19940  12640 -20700))
      (outline (path signal 120  12640 -20700  6640 -20700))
      (outline (path signal 120  12640 -22480  12640 -23240))
      (outline (path signal 120  12640 -23240  6640 -23240))
      (outline (path signal 50  -1800 1800  -1800 -24650))
      (outline (path signal 50  -1800 -24650  13100 -24650))
      (outline (path signal 50  13100 1800  -1800 1800))
      (outline (path signal 50  13100 -24650  13100 1800))
      (outline (path signal 100  -320 320  -320 -320))
      (outline (path signal 100  -320 320  4040 320))
      (outline (path signal 100  -320 -320  4040 -320))
      (outline (path signal 100  -320 -2220  -320 -2860))
      (outline (path signal 100  -320 -2220  4040 -2220))
      (outline (path signal 100  -320 -2860  4040 -2860))
      (outline (path signal 100  -320 -4760  -320 -5400))
      (outline (path signal 100  -320 -4760  4040 -4760))
      (outline (path signal 100  -320 -5400  4040 -5400))
      (outline (path signal 100  -320 -7300  -320 -7940))
      (outline (path signal 100  -320 -7300  4040 -7300))
      (outline (path signal 100  -320 -7940  4040 -7940))
      (outline (path signal 100  -320 -9840  -320 -10480))
      (outline (path signal 100  -320 -9840  4040 -9840))
      (outline (path signal 100  -320 -10480  4040 -10480))
      (outline (path signal 100  -320 -12380  -320 -13020))
      (outline (path signal 100  -320 -12380  4040 -12380))
      (outline (path signal 100  -320 -13020  4040 -13020))
      (outline (path signal 100  -320 -14920  -320 -15560))
      (outline (path signal 100  -320 -14920  4040 -14920))
      (outline (path signal 100  -320 -15560  4040 -15560))
      (outline (path signal 100  -320 -17460  -320 -18100))
      (outline (path signal 100  -320 -17460  4040 -17460))
      (outline (path signal 100  -320 -18100  4040 -18100))
      (outline (path signal 100  -320 -20000  -320 -20640))
      (outline (path signal 100  -320 -20000  4040 -20000))
      (outline (path signal 100  -320 -20640  4040 -20640))
      (outline (path signal 100  -320 -22540  -320 -23180))
      (outline (path signal 100  -320 -22540  4040 -22540))
      (outline (path signal 100  -320 -23180  4040 -23180))
      (outline (path signal 100  4040 635  4675 1270))
      (outline (path signal 100  4040 -24130  4040 635))
      (outline (path signal 100  4675 1270  6580 1270))
      (outline (path signal 100  6580 1270  6580 -24130))
      (outline (path signal 100  6580 320  12580 320))
      (outline (path signal 100  6580 -320  12580 -320))
      (outline (path signal 100  6580 -2220  12580 -2220))
      (outline (path signal 100  6580 -2860  12580 -2860))
      (outline (path signal 100  6580 -4760  12580 -4760))
      (outline (path signal 100  6580 -5400  12580 -5400))
      (outline (path signal 100  6580 -7300  12580 -7300))
      (outline (path signal 100  6580 -7940  12580 -7940))
      (outline (path signal 100  6580 -9840  12580 -9840))
      (outline (path signal 100  6580 -10480  12580 -10480))
      (outline (path signal 100  6580 -12380  12580 -12380))
      (outline (path signal 100  6580 -13020  12580 -13020))
      (outline (path signal 100  6580 -14920  12580 -14920))
      (outline (path signal 100  6580 -15560  12580 -15560))
      (outline (path signal 100  6580 -17460  12580 -17460))
      (outline (path signal 100  6580 -18100  12580 -18100))
      (outline (path signal 100  6580 -20000  12580 -20000))
      (outline (path signal 100  6580 -20640  12580 -20640))
      (outline (path signal 100  6580 -22540  12580 -22540))
      (outline (path signal 100  6580 -23180  12580 -23180))
      (outline (path signal 100  6580 -24130  4040 -24130))
      (outline (path signal 100  12580 320  12580 -320))
      (outline (path signal 100  12580 -2220  12580 -2860))
      (outline (path signal 100  12580 -4760  12580 -5400))
      (outline (path signal 100  12580 -7300  12580 -7940))
      (outline (path signal 100  12580 -9840  12580 -10480))
      (outline (path signal 100  12580 -12380  12580 -13020))
      (outline (path signal 100  12580 -14920  12580 -15560))
      (outline (path signal 100  12580 -17460  12580 -18100))
      (outline (path signal 100  12580 -20000  12580 -20640))
      (outline (path signal 100  12580 -22540  12580 -23180))
      (pin Rect[A]Pad_1700x1700_um 1 0 0)
      (pin Oval[A]Pad_1700x1700_um 2 2540 0)
      (pin Oval[A]Pad_1700x1700_um 3 0 -2540)
      (pin Oval[A]Pad_1700x1700_um 4 2540 -2540)
      (pin Oval[A]Pad_1700x1700_um 5 0 -5080)
      (pin Oval[A]Pad_1700x1700_um 6 2540 -5080)
      (pin Oval[A]Pad_1700x1700_um 7 0 -7620)
      (pin Oval[A]Pad_1700x1700_um 8 2540 -7620)
      (pin Oval[A]Pad_1700x1700_um 9 0 -10160)
      (pin Oval[A]Pad_1700x1700_um 10 2540 -10160)
      (pin Oval[A]Pad_1700x1700_um 11 0 -12700)
      (pin Oval[A]Pad_1700x1700_um 12 2540 -12700)
      (pin Oval[A]Pad_1700x1700_um 13 0 -15240)
      (pin Oval[A]Pad_1700x1700_um 14 2540 -15240)
      (pin Oval[A]Pad_1700x1700_um 15 0 -17780)
      (pin Oval[A]Pad_1700x1700_um 16 2540 -17780)
      (pin Oval[A]Pad_1700x1700_um 17 0 -20320)
      (pin Oval[A]Pad_1700x1700_um 18 2540 -20320)
      (pin Oval[A]Pad_1700x1700_um 19 0 -22860)
      (pin Oval[A]Pad_1700x1700_um 20 2540 -22860)
    )
    (image Connector_PinHeader_2.54mm:PinHeader_2x04_P2.54mm_Horizontal
      (outline (path signal 120  -1270 1270  0 1270))
      (outline (path signal 120  -1270 0  -1270 1270))
      (outline (path signal 120  1042.93 -2160  1497.07 -2160))
      (outline (path signal 120  1042.93 -2920  1497.07 -2920))
      (outline (path signal 120  1042.93 -4700  1497.07 -4700))
      (outline (path signal 120  1042.93 -5460  1497.07 -5460))
      (outline (path signal 120  1042.93 -7240  1497.07 -7240))
      (outline (path signal 120  1042.93 -8000  1497.07 -8000))
      (outline (path signal 120  1110 380  1497.07 380))
      (outline (path signal 120  1110 -380  1497.07 -380))
      (outline (path signal 120  3582.93 380  3980 380))
      (outline (path signal 120  3582.93 -380  3980 -380))
      (outline (path signal 120  3582.93 -2160  3980 -2160))
      (outline (path signal 120  3582.93 -2920  3980 -2920))
      (outline (path signal 120  3582.93 -4700  3980 -4700))
      (outline (path signal 120  3582.93 -5460  3980 -5460))
      (outline (path signal 120  3582.93 -7240  3980 -7240))
      (outline (path signal 120  3582.93 -8000  3980 -8000))
      (outline (path signal 120  3980 1330  3980 -8950))
      (outline (path signal 120  3980 -1270  6640 -1270))
      (outline (path signal 120  3980 -3810  6640 -3810))
      (outline (path signal 120  3980 -6350  6640 -6350))
      (outline (path signal 120  3980 -8950  6640 -8950))
      (outline (path signal 120  6640 1330  3980 1330))
      (outline (path signal 120  6640 380  12640 380))
      (outline (path signal 120  6640 320  12640 320))
      (outline (path signal 120  6640 200  12640 200))
      (outline (path signal 120  6640 80  12640 80))
      (outline (path signal 120  6640 -40  12640 -40))
      (outline (path signal 120  6640 -160  12640 -160))
      (outline (path signal 120  6640 -280  12640 -280))
      (outline (path signal 120  6640 -2160  12640 -2160))
      (outline (path signal 120  6640 -4700  12640 -4700))
      (outline (path signal 120  6640 -7240  12640 -7240))
      (outline (path signal 120  6640 -8950  6640 1330))
      (outline (path signal 120  12640 380  12640 -380))
      (outline (path signal 120  12640 -380  6640 -380))
      (outline (path signal 120  12640 -2160  12640 -2920))
      (outline (path signal 120  12640 -2920  6640 -2920))
      (outline (path signal 120  12640 -4700  12640 -5460))
      (outline (path signal 120  12640 -5460  6640 -5460))
      (outline (path signal 120  12640 -7240  12640 -8000))
      (outline (path signal 120  12640 -8000  6640 -8000))
      (outline (path signal 50  -1800 1800  -1800 -9400))
      (outline (path signal 50  -1800 -9400  13100 -9400))
      (outline (path signal 50  13100 1800  -1800 1800))
      (outline (path signal 50  13100 -9400  13100 1800))
      (outline (path signal 100  -320 320  -320 -320))
      (outline (path signal 100  -320 320  4040 320))
      (outline (path signal 100  -320 -320  4040 -320))
      (outline (path signal 100  -320 -2220  -320 -2860))
      (outline (path signal 100  -320 -2220  4040 -2220))
      (outline (path signal 100  -320 -2860  4040 -2860))
      (outline (path signal 100  -320 -4760  -320 -5400))
      (outline (path signal 100  -320 -4760  4040 -4760))
      (outline (path signal 100  -320 -5400  4040 -5400))
      (outline (path signal 100  -320 -7300  -320 -7940))
      (outline (path signal 100  -320 -7300  4040 -7300))
      (outline (path signal 100  -320 -7940  4040 -7940))
      (outline (path signal 100  4040 635  4675 1270))
      (outline (path signal 100  4040 -8890  4040 635))
      (outline (path signal 100  4675 1270  6580 1270))
      (outline (path signal 100  6580 1270  6580 -8890))
      (outline (path signal 100  6580 320  12580 320))
      (outline (path signal 100  6580 -320  12580 -320))
      (outline (path signal 100  6580 -2220  12580 -2220))
      (outline (path signal 100  6580 -2860  12580 -2860))
      (outline (path signal 100  6580 -4760  12580 -4760))
      (outline (path signal 100  6580 -5400  12580 -5400))
      (outline (path signal 100  6580 -7300  12580 -7300))
      (outline (path signal 100  6580 -7940  12580 -7940))
      (outline (path signal 100  6580 -8890  4040 -8890))
      (outline (path signal 100  12580 320  12580 -320))
      (outline (path signal 100  12580 -2220  12580 -2860))
      (outline (path signal 100  12580 -4760  12580 -5400))
      (outline (path signal 100  12580 -7300  12580 -7940))
      (pin Rect[A]Pad_1700x1700_um 1 0 0)
      (pin Oval[A]Pad_1700x1700_um 2 2540 0)
      (pin Oval[A]Pad_1700x1700_um 3 0 -2540)
      (pin Oval[A]Pad_1700x1700_um 4 2540 -2540)
      (pin Oval[A]Pad_1700x1700_um 5 0 -5080)
      (pin Oval[A]Pad_1700x1700_um 6 2540 -5080)
      (pin Oval[A]Pad_1700x1700_um 7 0 -7620)
      (pin Oval[A]Pad_1700x1700_um 8 2540 -7620)
    )
    (image Connector_PinHeader_2.54mm:PinHeader_2x10_P2.54mm_Horizontal::1
      (outline (path signal 100  12580 -22540  12580 -23180))
      (outline (path signal 100  12580 -20000  12580 -20640))
      (outline (path signal 100  12580 -17460  12580 -18100))
      (outline (path signal 100  12580 -14920  12580 -15560))
      (outline (path signal 100  12580 -12380  12580 -13020))
      (outline (path signal 100  12580 -9840  12580 -10480))
      (outline (path signal 100  12580 -7300  12580 -7940))
      (outline (path signal 100  12580 -4760  12580 -5400))
      (outline (path signal 100  12580 -2220  12580 -2860))
      (outline (path signal 100  12580 320  12580 -320))
      (outline (path signal 100  6580 -24130  4040 -24130))
      (outline (path signal 100  6580 -23180  12580 -23180))
      (outline (path signal 100  6580 -22540  12580 -22540))
      (outline (path signal 100  6580 -20640  12580 -20640))
      (outline (path signal 100  6580 -20000  12580 -20000))
      (outline (path signal 100  6580 -18100  12580 -18100))
      (outline (path signal 100  6580 -17460  12580 -17460))
      (outline (path signal 100  6580 -15560  12580 -15560))
      (outline (path signal 100  6580 -14920  12580 -14920))
      (outline (path signal 100  6580 -13020  12580 -13020))
      (outline (path signal 100  6580 -12380  12580 -12380))
      (outline (path signal 100  6580 -10480  12580 -10480))
      (outline (path signal 100  6580 -9840  12580 -9840))
      (outline (path signal 100  6580 -7940  12580 -7940))
      (outline (path signal 100  6580 -7300  12580 -7300))
      (outline (path signal 100  6580 -5400  12580 -5400))
      (outline (path signal 100  6580 -4760  12580 -4760))
      (outline (path signal 100  6580 -2860  12580 -2860))
      (outline (path signal 100  6580 -2220  12580 -2220))
      (outline (path signal 100  6580 -320  12580 -320))
      (outline (path signal 100  6580 320  12580 320))
      (outline (path signal 100  6580 1270  6580 -24130))
      (outline (path signal 100  4675 1270  6580 1270))
      (outline (path signal 100  4040 -24130  4040 635))
      (outline (path signal 100  4040 635  4675 1270))
      (outline (path signal 100  -320 -23180  4040 -23180))
      (outline (path signal 100  -320 -22540  4040 -22540))
      (outline (path signal 100  -320 -22540  -320 -23180))
      (outline (path signal 100  -320 -20640  4040 -20640))
      (outline (path signal 100  -320 -20000  4040 -20000))
      (outline (path signal 100  -320 -20000  -320 -20640))
      (outline (path signal 100  -320 -18100  4040 -18100))
      (outline (path signal 100  -320 -17460  4040 -17460))
      (outline (path signal 100  -320 -17460  -320 -18100))
      (outline (path signal 100  -320 -15560  4040 -15560))
      (outline (path signal 100  -320 -14920  4040 -14920))
      (outline (path signal 100  -320 -14920  -320 -15560))
      (outline (path signal 100  -320 -13020  4040 -13020))
      (outline (path signal 100  -320 -12380  4040 -12380))
      (outline (path signal 100  -320 -12380  -320 -13020))
      (outline (path signal 100  -320 -10480  4040 -10480))
      (outline (path signal 100  -320 -9840  4040 -9840))
      (outline (path signal 100  -320 -9840  -320 -10480))
      (outline (path signal 100  -320 -7940  4040 -7940))
      (outline (path signal 100  -320 -7300  4040 -7300))
      (outline (path signal 100  -320 -7300  -320 -7940))
      (outline (path signal 100  -320 -5400  4040 -5400))
      (outline (path signal 100  -320 -4760  4040 -4760))
      (outline (path signal 100  -320 -4760  -320 -5400))
      (outline (path signal 100  -320 -2860  4040 -2860))
      (outline (path signal 100  -320 -2220  4040 -2220))
      (outline (path signal 100  -320 -2220  -320 -2860))
      (outline (path signal 100  -320 -320  4040 -320))
      (outline (path signal 100  -320 320  4040 320))
      (outline (path signal 100  -320 320  -320 -320))
      (outline (path signal 50  13100 -24650  13100 1800))
      (outline (path signal 50  13100 1800  -1800 1800))
      (outline (path signal 50  -1800 -24650  13100 -24650))
      (outline (path signal 50  -1800 1800  -1800 -24650))
      (outline (path signal 120  12640 -23240  6640 -23240))
      (outline (path signal 120  12640 -22480  12640 -23240))
      (outline (path signal 120  12640 -20700  6640 -20700))
      (outline (path signal 120  12640 -19940  12640 -20700))
      (outline (path signal 120  12640 -18160  6640 -18160))
      (outline (path signal 120  12640 -17400  12640 -18160))
      (outline (path signal 120  12640 -15620  6640 -15620))
      (outline (path signal 120  12640 -14860  12640 -15620))
      (outline (path signal 120  12640 -13080  6640 -13080))
      (outline (path signal 120  12640 -12320  12640 -13080))
      (outline (path signal 120  12640 -10540  6640 -10540))
      (outline (path signal 120  12640 -9780  12640 -10540))
      (outline (path signal 120  12640 -8000  6640 -8000))
      (outline (path signal 120  12640 -7240  12640 -8000))
      (outline (path signal 120  12640 -5460  6640 -5460))
      (outline (path signal 120  12640 -4700  12640 -5460))
      (outline (path signal 120  12640 -2920  6640 -2920))
      (outline (path signal 120  12640 -2160  12640 -2920))
      (outline (path signal 120  12640 -380  6640 -380))
      (outline (path signal 120  12640 380  12640 -380))
      (outline (path signal 120  6640 -24190  6640 1330))
      (outline (path signal 120  6640 -22480  12640 -22480))
      (outline (path signal 120  6640 -19940  12640 -19940))
      (outline (path signal 120  6640 -17400  12640 -17400))
      (outline (path signal 120  6640 -14860  12640 -14860))
      (outline (path signal 120  6640 -12320  12640 -12320))
      (outline (path signal 120  6640 -9780  12640 -9780))
      (outline (path signal 120  6640 -7240  12640 -7240))
      (outline (path signal 120  6640 -4700  12640 -4700))
      (outline (path signal 120  6640 -2160  12640 -2160))
      (outline (path signal 120  6640 -280  12640 -280))
      (outline (path signal 120  6640 -160  12640 -160))
      (outline (path signal 120  6640 -40  12640 -40))
      (outline (path signal 120  6640 80  12640 80))
      (outline (path signal 120  6640 200  12640 200))
      (outline (path signal 120  6640 320  12640 320))
      (outline (path signal 120  6640 380  12640 380))
      (outline (path signal 120  6640 1330  3980 1330))
      (outline (path signal 120  3980 -24190  6640 -24190))
      (outline (path signal 120  3980 -21590  6640 -21590))
      (outline (path signal 120  3980 -19050  6640 -19050))
      (outline (path signal 120  3980 -16510  6640 -16510))
      (outline (path signal 120  3980 -13970  6640 -13970))
      (outline (path signal 120  3980 -11430  6640 -11430))
      (outline (path signal 120  3980 -8890  6640 -8890))
      (outline (path signal 120  3980 -6350  6640 -6350))
      (outline (path signal 120  3980 -3810  6640 -3810))
      (outline (path signal 120  3980 -1270  6640 -1270))
      (outline (path signal 120  3980 1330  3980 -24190))
      (outline (path signal 120  3582.93 -23240  3980 -23240))
      (outline (path signal 120  3582.93 -22480  3980 -22480))
      (outline (path signal 120  3582.93 -20700  3980 -20700))
      (outline (path signal 120  3582.93 -19940  3980 -19940))
      (outline (path signal 120  3582.93 -18160  3980 -18160))
      (outline (path signal 120  3582.93 -17400  3980 -17400))
      (outline (path signal 120  3582.93 -15620  3980 -15620))
      (outline (path signal 120  3582.93 -14860  3980 -14860))
      (outline (path signal 120  3582.93 -13080  3980 -13080))
      (outline (path signal 120  3582.93 -12320  3980 -12320))
      (outline (path signal 120  3582.93 -10540  3980 -10540))
      (outline (path signal 120  3582.93 -9780  3980 -9780))
      (outline (path signal 120  3582.93 -8000  3980 -8000))
      (outline (path signal 120  3582.93 -7240  3980 -7240))
      (outline (path signal 120  3582.93 -5460  3980 -5460))
      (outline (path signal 120  3582.93 -4700  3980 -4700))
      (outline (path signal 120  3582.93 -2920  3980 -2920))
      (outline (path signal 120  3582.93 -2160  3980 -2160))
      (outline (path signal 120  3582.93 -380  3980 -380))
      (outline (path signal 120  3582.93 380  3980 380))
      (outline (path signal 120  1110 -380  1497.07 -380))
      (outline (path signal 120  1110 380  1497.07 380))
      (outline (path signal 120  1042.93 -23240  1497.07 -23240))
      (outline (path signal 120  1042.93 -22480  1497.07 -22480))
      (outline (path signal 120  1042.93 -20700  1497.07 -20700))
      (outline (path signal 120  1042.93 -19940  1497.07 -19940))
      (outline (path signal 120  1042.93 -18160  1497.07 -18160))
      (outline (path signal 120  1042.93 -17400  1497.07 -17400))
      (outline (path signal 120  1042.93 -15620  1497.07 -15620))
      (outline (path signal 120  1042.93 -14860  1497.07 -14860))
      (outline (path signal 120  1042.93 -13080  1497.07 -13080))
      (outline (path signal 120  1042.93 -12320  1497.07 -12320))
      (outline (path signal 120  1042.93 -10540  1497.07 -10540))
      (outline (path signal 120  1042.93 -9780  1497.07 -9780))
      (outline (path signal 120  1042.93 -8000  1497.07 -8000))
      (outline (path signal 120  1042.93 -7240  1497.07 -7240))
      (outline (path signal 120  1042.93 -5460  1497.07 -5460))
      (outline (path signal 120  1042.93 -4700  1497.07 -4700))
      (outline (path signal 120  1042.93 -2920  1497.07 -2920))
      (outline (path signal 120  1042.93 -2160  1497.07 -2160))
      (outline (path signal 120  -1270 0  -1270 1270))
      (outline (path signal 120  -1270 1270  0 1270))
      (pin Oval[A]Pad_1700x1700_um 20 2540 -22860)
      (pin Oval[A]Pad_1700x1700_um 19 0 -22860)
      (pin Oval[A]Pad_1700x1700_um 18 2540 -20320)
      (pin Oval[A]Pad_1700x1700_um 17 0 -20320)
      (pin Oval[A]Pad_1700x1700_um 16 2540 -17780)
      (pin Oval[A]Pad_1700x1700_um 15 0 -17780)
      (pin Oval[A]Pad_1700x1700_um 14 2540 -15240)
      (pin Oval[A]Pad_1700x1700_um 13 0 -15240)
      (pin Oval[A]Pad_1700x1700_um 12 2540 -12700)
      (pin Oval[A]Pad_1700x1700_um 11 0 -12700)
      (pin Oval[A]Pad_1700x1700_um 10 2540 -10160)
      (pin Oval[A]Pad_1700x1700_um 9 0 -10160)
      (pin Oval[A]Pad_1700x1700_um 8 2540 -7620)
      (pin Oval[A]Pad_1700x1700_um 7 0 -7620)
      (pin Oval[A]Pad_1700x1700_um 6 2540 -5080)
      (pin Oval[A]Pad_1700x1700_um 5 0 -5080)
      (pin Oval[A]Pad_1700x1700_um 4 2540 -2540)
      (pin Oval[A]Pad_1700x1700_um 3 0 -2540)
      (pin Oval[A]Pad_1700x1700_um 2 2540 0)
      (pin Rect[A]Pad_1700x1700_um 1 0 0)
    )
    (image "Oscillator:Oscillator_DIP-14"
      (outline (path signal 120  -2830 9510  -2830 -2640))
      (outline (path signal 120  -2830 -2640  17320 -2640))
      (outline (path signal 120  17320 10260  -2080 10260))
      (outline (path signal 120  18070 -1890  18070 9510))
      (outline (path signal 0  -2872.43 9467.57  -2890 9510  -2874.44 9668.02  -2828.34 9819.97
            -2753.49 9960.01  -2652.76 10082.8  -2530.01 10183.5  -2389.97 10258.3
            -2238.02 10304.4  -2080 10320  -2037.57 10302.4  -2020 10260
            -2037.57 10217.6  -2080 10200  -2214.61 10186.7  -2344.05 10147.5
            -2463.34 10083.7  -2567.9 9997.9  -2653.71 9893.34  -2717.48 9774.05
            -2756.74 9644.61  -2770 9510  -2787.57 9467.57  -2830 9450))
      (outline (path signal 0  18027.6 9467.57  18010 9510  17996.7 9644.61  17957.5 9774.05
            17893.7 9893.34  17807.9 9997.9  17703.3 10083.7  17584.1 10147.5
            17454.6 10186.7  17320 10200  17277.6 10217.6  17260 10260  17277.6 10302.4
            17320 10320  17478 10304.4  17630 10258.3  17770 10183.5  17892.8 10082.8
            17993.5 9960.01  18068.3 9819.97  18114.4 9668.02  18130 9510
            18112.4 9467.57  18070 9450))
      (outline (path signal 0  17277.6 -2682.43  17260 -2640  17277.6 -2597.57  17320 -2580
            17454.6 -2566.74  17584.1 -2527.48  17703.3 -2463.71  17807.9 -2377.9
            17893.7 -2273.34  17957.5 -2154.05  17996.7 -2024.61  18010 -1890
            18027.6 -1847.57  18070 -1830  18112.4 -1847.57  18130 -1890
            18114.4 -2048.02  18068.3 -2199.97  17993.5 -2340.01  17892.8 -2462.76
            17770 -2563.49  17630 -2638.34  17478 -2684.44  17320 -2700))
      (outline (path signal 50  -2980 10410  -2980 -2790))
      (outline (path signal 50  -2980 -2790  18220 -2790))
      (outline (path signal 50  18220 10410  -2980 10410))
      (outline (path signal 50  18220 -2790  18220 10410))
      (outline (path signal 100  -2730 -2540  -2730 9510))
      (outline (path signal 100  -2730 -2540  17320 -2540))
      (outline (path signal 100  -2080 10160  17320 10160))
      (outline (path signal 100  -1730 -1540  -1730 8810))
      (outline (path signal 100  -1730 -1540  16620 -1540))
      (outline (path signal 100  -1380 9160  16620 9160))
      (outline (path signal 100  16970 -1190  16970 8810))
      (outline (path signal 100  17970 9510  17970 -1890))
      (outline (path signal 0  -2765.36 9474.65  -2780 9510  -2766.55 9646.56  -2726.72 9777.88
            -2662.03 9898.9  -2574.97 10005  -2468.9 10092  -2347.88 10156.7
            -2216.56 10196.5  -2080 10210  -2044.64 10195.4  -2030 10160
            -2044.64 10124.6  -2080 10110  -2213.51 10095  -2340.33 10050.6
            -2454.09 9979.1  -2549.1 9884.09  -2620.58 9770.33  -2664.96 9643.51
            -2680 9510  -2694.64 9474.65  -2730 9460))
      (outline (path signal 0  -1765.36 8774.65  -1780 8810  -1766.37 8913.53  -1726.41 9010
            -1662.84 9092.84  -1580 9156.41  -1483.53 9196.37  -1380 9210
            -1344.64 9195.35  -1330 9160  -1344.64 9124.65  -1380 9110  -1472.7 9095.32
            -1556.34 9052.7  -1622.7 8986.33  -1665.32 8902.7  -1680 8810
            -1694.64 8774.65  -1730 8760))
      (outline (path signal 0  16934.6 8774.65  16920 8810  16905.3 8902.7  16862.7 8986.34
            16796.3 9052.7  16712.7 9095.32  16620 9110  16584.6 9124.65
            16570 9160  16584.6 9195.35  16620 9210  16723.5 9196.37  16820 9156.41
            16902.8 9092.84  16966.4 9010  17006.4 8913.53  17020 8810  17005.4 8774.65
            16970 8760))
      (outline (path signal 0  16584.6 -1575.36  16570 -1540  16584.6 -1504.64  16620 -1490
            16712.7 -1475.32  16796.3 -1432.7  16862.7 -1366.34  16905.3 -1282.7
            16920 -1190  16934.6 -1154.64  16970 -1140  17005.4 -1154.64
            17020 -1190  17006.4 -1293.53  16966.4 -1390  16902.8 -1472.84
            16820 -1536.41  16723.5 -1576.37  16620 -1590))
      (outline (path signal 0  17934.6 9474.65  17920 9510  17905 9643.51  17860.6 9770.33
            17789.1 9884.09  17694.1 9979.1  17580.3 10050.6  17453.5 10095
            17320 10110  17284.6 10124.6  17270 10160  17284.6 10195.4  17320 10210
            17456.6 10196.5  17587.9 10156.7  17708.9 10092  17815 10005
            17902 9898.9  17966.7 9777.88  18006.5 9646.56  18020 9510  18005.4 9474.65
            17970 9460))
      (outline (path signal 0  17284.6 -2575.36  17270 -2540  17284.6 -2504.64  17320 -2490
            17453.5 -2474.96  17580.3 -2430.58  17694.1 -2359.1  17789.1 -2264.09
            17860.6 -2150.33  17905 -2023.51  17920 -1890  17934.6 -1854.64
            17970 -1840  18005.4 -1854.64  18020 -1890  18006.5 -2026.56
            17966.7 -2157.88  17902 -2278.9  17815 -2384.97  17708.9 -2472.03
            17587.9 -2536.72  17456.6 -2576.55  17320 -2590))
      (pin Rect[A]Pad_1600x1600_um 1 0 0)
      (pin Round[A]Pad_1600_um 7 15240 0)
      (pin Round[A]Pad_1600_um 8 15240 7620)
      (pin Round[A]Pad_1600_um 14 0 7620)
    )
    (image "Package_SO:SOP-20_7.5x12.8mm_P1.27mm"
      (outline (path signal 120  -3860 6510  -3860 6275))
      (outline (path signal 120  -3860 -6510  -3860 -6275))
      (outline (path signal 120  0 6510  -3860 6510))
      (outline (path signal 120  0 6510  3860 6510))
      (outline (path signal 120  0 -6510  -3860 -6510))
      (outline (path signal 120  0 -6510  3860 -6510))
      (outline (path signal 120  3860 6510  3860 6275))
      (outline (path signal 120  3860 -6510  3860 -6275))
      (outline (path signal 50  -5800 6650  -5800 -6650))
      (outline (path signal 50  -5800 -6650  5800 -6650))
      (outline (path signal 50  5800 6650  -5800 6650))
      (outline (path signal 50  5800 -6650  5800 6650))
      (outline (path signal 100  -3750 5400  -2750 6400))
      (outline (path signal 100  -3750 -6400  -3750 5400))
      (outline (path signal 100  -2750 6400  3750 6400))
      (outline (path signal 100  3750 6400  3750 -6400))
      (outline (path signal 100  3750 -6400  -3750 -6400))
      (pin RoundRect[T]Pad_1900x600_150.571_um_0.000000_0 1 -4600 5715)
      (pin RoundRect[T]Pad_1900x600_150.571_um_0.000000_0 2 -4600 4445)
      (pin RoundRect[T]Pad_1900x600_150.571_um_0.000000_0 3 -4600 3175)
      (pin RoundRect[T]Pad_1900x600_150.571_um_0.000000_0 4 -4600 1905)
      (pin RoundRect[T]Pad_1900x600_150.571_um_0.000000_0 5 -4600 635)
      (pin RoundRect[T]Pad_1900x600_150.571_um_0.000000_0 6 -4600 -635)
      (pin RoundRect[T]Pad_1900x600_150.571_um_0.000000_0 7 -4600 -1905)
      (pin RoundRect[T]Pad_1900x600_150.571_um_0.000000_0 8 -4600 -3175)
      (pin RoundRect[T]Pad_1900x600_150.571_um_0.000000_0 9 -4600 -4445)
      (pin RoundRect[T]Pad_1900x600_150.571_um_0.000000_0 10 -4600 -5715)
      (pin RoundRect[T]Pad_1900x600_150.571_um_0.000000_0 11 4600 -5715)
      (pin RoundRect[T]Pad_1900x600_150.571_um_0.000000_0 12 4600 -4445)
      (pin RoundRect[T]Pad_1900x600_150.571_um_0.000000_0 13 4600 -3175)
      (pin RoundRect[T]Pad_1900x600_150.571_um_0.000000_0 14 4600 -1905)
      (pin RoundRect[T]Pad_1900x600_150.571_um_0.000000_0 15 4600 -635)
      (pin RoundRect[T]Pad_1900x600_150.571_um_0.000000_0 16 4600 635)
      (pin RoundRect[T]Pad_1900x600_150.571_um_0.000000_0 17 4600 1905)
      (pin RoundRect[T]Pad_1900x600_150.571_um_0.000000_0 18 4600 3175)
      (pin RoundRect[T]Pad_1900x600_150.571_um_0.000000_0 19 4600 4445)
      (pin RoundRect[T]Pad_1900x600_150.571_um_0.000000_0 20 4600 5715)
    )
    (image "Package_SO:SO-14_3.9x8.65mm_P1.27mm"
      (outline (path signal 120  0 4435  -1950 4435))
      (outline (path signal 120  0 4435  1950 4435))
      (outline (path signal 120  0 -4435  -1950 -4435))
      (outline (path signal 120  0 -4435  1950 -4435))
      (outline (path signal 50  -3700 4580  -3700 -4580))
      (outline (path signal 50  -3700 -4580  3700 -4580))
      (outline (path signal 50  3700 4580  -3700 4580))
      (outline (path signal 50  3700 -4580  3700 4580))
      (outline (path signal 100  -1950 3350  -975 4325))
      (outline (path signal 100  -1950 -4325  -1950 3350))
      (outline (path signal 100  -975 4325  1950 4325))
      (outline (path signal 100  1950 4325  1950 -4325))
      (outline (path signal 100  1950 -4325  -1950 -4325))
      (pin RoundRect[T]Pad_1950x600_150.571_um_0.000000_0 1 -2475 3810)
      (pin RoundRect[T]Pad_1950x600_150.571_um_0.000000_0 2 -2475 2540)
      (pin RoundRect[T]Pad_1950x600_150.571_um_0.000000_0 3 -2475 1270)
      (pin RoundRect[T]Pad_1950x600_150.571_um_0.000000_0 4 -2475 0)
      (pin RoundRect[T]Pad_1950x600_150.571_um_0.000000_0 5 -2475 -1270)
      (pin RoundRect[T]Pad_1950x600_150.571_um_0.000000_0 6 -2475 -2540)
      (pin RoundRect[T]Pad_1950x600_150.571_um_0.000000_0 7 -2475 -3810)
      (pin RoundRect[T]Pad_1950x600_150.571_um_0.000000_0 8 2475 -3810)
      (pin RoundRect[T]Pad_1950x600_150.571_um_0.000000_0 9 2475 -2540)
      (pin RoundRect[T]Pad_1950x600_150.571_um_0.000000_0 10 2475 -1270)
      (pin RoundRect[T]Pad_1950x600_150.571_um_0.000000_0 11 2475 0)
      (pin RoundRect[T]Pad_1950x600_150.571_um_0.000000_0 12 2475 1270)
      (pin RoundRect[T]Pad_1950x600_150.571_um_0.000000_0 13 2475 2540)
      (pin RoundRect[T]Pad_1950x600_150.571_um_0.000000_0 14 2475 3810)
    )
    (image "Package_SO:SO-16_3.9x9.9mm_P1.27mm"
      (outline (path signal 120  0 5060  -1950 5060))
      (outline (path signal 120  0 5060  1950 5060))
      (outline (path signal 120  0 -5060  -1950 -5060))
      (outline (path signal 120  0 -5060  1950 -5060))
      (outline (path signal 50  -3700 5200  -3700 -5200))
      (outline (path signal 50  -3700 -5200  3700 -5200))
      (outline (path signal 50  3700 5200  -3700 5200))
      (outline (path signal 50  3700 -5200  3700 5200))
      (outline (path signal 100  -1950 3975  -975 4950))
      (outline (path signal 100  -1950 -4950  -1950 3975))
      (outline (path signal 100  -975 4950  1950 4950))
      (outline (path signal 100  1950 4950  1950 -4950))
      (outline (path signal 100  1950 -4950  -1950 -4950))
      (pin RoundRect[T]Pad_1750x600_150.571_um_0.000000_0 1 -2575 4445)
      (pin RoundRect[T]Pad_1750x600_150.571_um_0.000000_0 2 -2575 3175)
      (pin RoundRect[T]Pad_1750x600_150.571_um_0.000000_0 3 -2575 1905)
      (pin RoundRect[T]Pad_1750x600_150.571_um_0.000000_0 4 -2575 635)
      (pin RoundRect[T]Pad_1750x600_150.571_um_0.000000_0 5 -2575 -635)
      (pin RoundRect[T]Pad_1750x600_150.571_um_0.000000_0 6 -2575 -1905)
      (pin RoundRect[T]Pad_1750x600_150.571_um_0.000000_0 7 -2575 -3175)
      (pin RoundRect[T]Pad_1750x600_150.571_um_0.000000_0 8 -2575 -4445)
      (pin RoundRect[T]Pad_1750x600_150.571_um_0.000000_0 9 2575 -4445)
      (pin RoundRect[T]Pad_1750x600_150.571_um_0.000000_0 10 2575 -3175)
      (pin RoundRect[T]Pad_1750x600_150.571_um_0.000000_0 11 2575 -1905)
      (pin RoundRect[T]Pad_1750x600_150.571_um_0.000000_0 12 2575 -635)
      (pin RoundRect[T]Pad_1750x600_150.571_um_0.000000_0 13 2575 635)
      (pin RoundRect[T]Pad_1750x600_150.571_um_0.000000_0 14 2575 1905)
      (pin RoundRect[T]Pad_1750x600_150.571_um_0.000000_0 15 2575 3175)
      (pin RoundRect[T]Pad_1750x600_150.571_um_0.000000_0 16 2575 4445)
    )
    (image "Package_DIP:DIP-24_W7.62mm_Socket"
      (outline (path signal 120  -1330 1390  -1330 -29330))
      (outline (path signal 120  -1330 -29330  8950 -29330))
      (outline (path signal 120  1160 1330  1160 -29270))
      (outline (path signal 120  1160 -29270  6460 -29270))
      (outline (path signal 120  2810 1330  1160 1330))
      (outline (path signal 120  6460 1330  4810 1330))
      (outline (path signal 120  6460 -29270  6460 1330))
      (outline (path signal 120  8950 1390  -1330 1390))
      (outline (path signal 120  8950 -29330  8950 1390))
      (outline (path signal 0  4851.95 1135.23  4798.42 947.084  4711.23 771.982  4593.35 615.883
            4448.79 484.102  4282.48 381.127  4100.08 310.465  3907.8 274.522
            3712.2 274.522  3519.92 310.465  3337.52 381.127  3171.21 484.102
            3026.65 615.883  2908.77 771.982  2821.58 947.084  2768.05 1135.23
            2750 1330  2767.57 1372.43  2810 1390  2852.43 1372.43  2870 1330
            2888.06 1146.62  2941.55 970.278  3028.42 807.764  3145.32 665.32
            3287.76 548.419  3450.28 461.553  3626.61 408.062  3810 390
            3993.39 408.062  4169.72 461.553  4332.24 548.419  4474.68 665.32
            4591.58 807.764  4678.45 970.278  4731.94 1146.62  4750 1330
            4767.57 1372.43  4810 1390  4852.43 1372.43  4870 1330))
      (outline (path signal 50  -1550 1600  -1550 -29550))
      (outline (path signal 50  -1550 -29550  9150 -29550))
      (outline (path signal 50  9150 1600  -1550 1600))
      (outline (path signal 50  9150 -29550  9150 1600))
      (outline (path signal 100  -1270 1330  -1270 -29270))
      (outline (path signal 100  -1270 -29270  8890 -29270))
      (outline (path signal 100  635 270  1635 1270))
      (outline (path signal 100  635 -29210  635 270))
      (outline (path signal 100  1635 1270  6985 1270))
      (outline (path signal 100  6985 1270  6985 -29210))
      (outline (path signal 100  6985 -29210  635 -29210))
      (outline (path signal 100  8890 1330  -1270 1330))
      (outline (path signal 100  8890 -29270  8890 1330))
      (pin Rect[A]Pad_1600x1600_um 1 0 0)
      (pin Oval[A]Pad_1600x1600_um 2 0 -2540)
      (pin Oval[A]Pad_1600x1600_um 3 0 -5080)
      (pin Oval[A]Pad_1600x1600_um 4 0 -7620)
      (pin Oval[A]Pad_1600x1600_um 5 0 -10160)
      (pin Oval[A]Pad_1600x1600_um 6 0 -12700)
      (pin Oval[A]Pad_1600x1600_um 7 0 -15240)
      (pin Oval[A]Pad_1600x1600_um 8 0 -17780)
      (pin Oval[A]Pad_1600x1600_um 9 0 -20320)
      (pin Oval[A]Pad_1600x1600_um 10 0 -22860)
      (pin Oval[A]Pad_1600x1600_um 11 0 -25400)
      (pin Oval[A]Pad_1600x1600_um 12 0 -27940)
      (pin Oval[A]Pad_1600x1600_um 13 7620 -27940)
      (pin Oval[A]Pad_1600x1600_um 14 7620 -25400)
      (pin Oval[A]Pad_1600x1600_um 15 7620 -22860)
      (pin Oval[A]Pad_1600x1600_um 16 7620 -20320)
      (pin Oval[A]Pad_1600x1600_um 17 7620 -17780)
      (pin Oval[A]Pad_1600x1600_um 18 7620 -15240)
      (pin Oval[A]Pad_1600x1600_um 19 7620 -12700)
      (pin Oval[A]Pad_1600x1600_um 20 7620 -10160)
      (pin Oval[A]Pad_1600x1600_um 21 7620 -7620)
      (pin Oval[A]Pad_1600x1600_um 22 7620 -5080)
      (pin Oval[A]Pad_1600x1600_um 23 7620 -2540)
      (pin Oval[A]Pad_1600x1600_um 24 7620 0)
    )
    (image "Package_SO:TSOP-II-44_10.16x18.41mm_P0.8mm"
      (outline (path signal 120  -5190 9315  -5190 8935))
      (outline (path signal 120  -5190 -9315  -5190 -8935))
      (outline (path signal 120  0 9315  -5190 9315))
      (outline (path signal 120  0 9315  5190 9315))
      (outline (path signal 120  0 -9315  -5190 -9315))
      (outline (path signal 120  0 -9315  5190 -9315))
      (outline (path signal 120  5190 9315  5190 8935))
      (outline (path signal 120  5190 -9315  5190 -8935))
      (outline (path signal 50  -6600 9460  -6600 -9460))
      (outline (path signal 50  -6600 -9460  6600 -9460))
      (outline (path signal 50  6600 9460  -6600 9460))
      (outline (path signal 50  6600 -9460  6600 9460))
      (outline (path signal 100  -5080 8205  -4080 9205))
      (outline (path signal 100  -5080 -9205  -5080 8205))
      (outline (path signal 100  -4080 9205  5080 9205))
      (outline (path signal 100  5080 9205  5080 -9205))
      (outline (path signal 100  5080 -9205  -5080 -9205))
      (pin RoundRect[T]Pad_1525x550_138.023_um_0.000000_0 1 -5587.5 8400)
      (pin RoundRect[T]Pad_1525x550_138.023_um_0.000000_0 2 -5587.5 7600)
      (pin RoundRect[T]Pad_1525x550_138.023_um_0.000000_0 3 -5587.5 6800)
      (pin RoundRect[T]Pad_1525x550_138.023_um_0.000000_0 4 -5587.5 6000)
      (pin RoundRect[T]Pad_1525x550_138.023_um_0.000000_0 5 -5587.5 5200)
      (pin RoundRect[T]Pad_1525x550_138.023_um_0.000000_0 6 -5587.5 4400)
      (pin RoundRect[T]Pad_1525x550_138.023_um_0.000000_0 7 -5587.5 3600)
      (pin RoundRect[T]Pad_1525x550_138.023_um_0.000000_0 8 -5587.5 2800)
      (pin RoundRect[T]Pad_1525x550_138.023_um_0.000000_0 9 -5587.5 2000)
      (pin RoundRect[T]Pad_1525x550_138.023_um_0.000000_0 10 -5587.5 1200)
      (pin RoundRect[T]Pad_1525x550_138.023_um_0.000000_0 11 -5587.5 400)
      (pin RoundRect[T]Pad_1525x550_138.023_um_0.000000_0 12 -5587.5 -400)
      (pin RoundRect[T]Pad_1525x550_138.023_um_0.000000_0 13 -5587.5 -1200)
      (pin RoundRect[T]Pad_1525x550_138.023_um_0.000000_0 14 -5587.5 -2000)
      (pin RoundRect[T]Pad_1525x550_138.023_um_0.000000_0 15 -5587.5 -2800)
      (pin RoundRect[T]Pad_1525x550_138.023_um_0.000000_0 16 -5587.5 -3600)
      (pin RoundRect[T]Pad_1525x550_138.023_um_0.000000_0 17 -5587.5 -4400)
      (pin RoundRect[T]Pad_1525x550_138.023_um_0.000000_0 18 -5587.5 -5200)
      (pin RoundRect[T]Pad_1525x550_138.023_um_0.000000_0 19 -5587.5 -6000)
      (pin RoundRect[T]Pad_1525x550_138.023_um_0.000000_0 20 -5587.5 -6800)
      (pin RoundRect[T]Pad_1525x550_138.023_um_0.000000_0 21 -5587.5 -7600)
      (pin RoundRect[T]Pad_1525x550_138.023_um_0.000000_0 22 -5587.5 -8400)
      (pin RoundRect[T]Pad_1525x550_138.023_um_0.000000_0 23 5587.5 -8400)
      (pin RoundRect[T]Pad_1525x550_138.023_um_0.000000_0 24 5587.5 -7600)
      (pin RoundRect[T]Pad_1525x550_138.023_um_0.000000_0 25 5587.5 -6800)
      (pin RoundRect[T]Pad_1525x550_138.023_um_0.000000_0 26 5587.5 -6000)
      (pin RoundRect[T]Pad_1525x550_138.023_um_0.000000_0 27 5587.5 -5200)
      (pin RoundRect[T]Pad_1525x550_138.023_um_0.000000_0 28 5587.5 -4400)
      (pin RoundRect[T]Pad_1525x550_138.023_um_0.000000_0 29 5587.5 -3600)
      (pin RoundRect[T]Pad_1525x550_138.023_um_0.000000_0 30 5587.5 -2800)
      (pin RoundRect[T]Pad_1525x550_138.023_um_0.000000_0 31 5587.5 -2000)
      (pin RoundRect[T]Pad_1525x550_138.023_um_0.000000_0 32 5587.5 -1200)
      (pin RoundRect[T]Pad_1525x550_138.023_um_0.000000_0 33 5587.5 -400)
      (pin RoundRect[T]Pad_1525x550_138.023_um_0.000000_0 34 5587.5 400)
      (pin RoundRect[T]Pad_1525x550_138.023_um_0.000000_0 35 5587.5 1200)
      (pin RoundRect[T]Pad_1525x550_138.023_um_0.000000_0 36 5587.5 2000)
      (pin RoundRect[T]Pad_1525x550_138.023_um_0.000000_0 37 5587.5 2800)
      (pin RoundRect[T]Pad_1525x550_138.023_um_0.000000_0 38 5587.5 3600)
      (pin RoundRect[T]Pad_1525x550_138.023_um_0.000000_0 39 5587.5 4400)
      (pin RoundRect[T]Pad_1525x550_138.023_um_0.000000_0 40 5587.5 5200)
      (pin RoundRect[T]Pad_1525x550_138.023_um_0.000000_0 41 5587.5 6000)
      (pin RoundRect[T]Pad_1525x550_138.023_um_0.000000_0 42 5587.5 6800)
      (pin RoundRect[T]Pad_1525x550_138.023_um_0.000000_0 43 5587.5 7600)
      (pin RoundRect[T]Pad_1525x550_138.023_um_0.000000_0 44 5587.5 8400)
    )
    (image Resistor_SMD:R_0805_2012Metric
      (outline (path signal 120  -227.064 735  227.064 735))
      (outline (path signal 120  -227.064 -735  227.064 -735))
      (outline (path signal 50  -1680 950  1680 950))
      (outline (path signal 50  -1680 -950  -1680 950))
      (outline (path signal 50  1680 950  1680 -950))
      (outline (path signal 50  1680 -950  -1680 -950))
      (outline (path signal 100  -1000 625  1000 625))
      (outline (path signal 100  -1000 -625  -1000 625))
      (outline (path signal 100  1000 625  1000 -625))
      (outline (path signal 100  1000 -625  -1000 -625))
      (pin RoundRect[T]Pad_1025x1400_250.951_um_0.000000_0 1 -912.5 0)
      (pin RoundRect[T]Pad_1025x1400_250.951_um_0.000000_0 2 912.5 0)
    )
    (image Resistor_SMD:R_0805_2012Metric::1
      (outline (path signal 100  1000 -625  -1000 -625))
      (outline (path signal 100  1000 625  1000 -625))
      (outline (path signal 100  -1000 -625  -1000 625))
      (outline (path signal 100  -1000 625  1000 625))
      (outline (path signal 50  1680 -950  -1680 -950))
      (outline (path signal 50  1680 950  1680 -950))
      (outline (path signal 50  -1680 -950  -1680 950))
      (outline (path signal 50  -1680 950  1680 950))
      (outline (path signal 120  -227.064 -735  227.064 -735))
      (outline (path signal 120  -227.064 735  227.064 735))
      (pin RoundRect[T]Pad_1025x1400_250.951_um_0.000000_0 2 912.5 0)
      (pin RoundRect[T]Pad_1025x1400_250.951_um_0.000000_0 1 -912.5 0)
    )
    (image Connector_PinHeader_2.54mm:PinHeader_1x02_P2.54mm_Vertical
      (outline (path signal 120  -1330 1330  0 1330))
      (outline (path signal 120  -1330 0  -1330 1330))
      (outline (path signal 120  -1330 -1270  -1330 -3870))
      (outline (path signal 120  -1330 -1270  1330 -1270))
      (outline (path signal 120  -1330 -3870  1330 -3870))
      (outline (path signal 120  1330 -1270  1330 -3870))
      (outline (path signal 50  -1800 1800  -1800 -4350))
      (outline (path signal 50  -1800 -4350  1800 -4350))
      (outline (path signal 50  1800 1800  -1800 1800))
      (outline (path signal 50  1800 -4350  1800 1800))
      (outline (path signal 100  -1270 635  -635 1270))
      (outline (path signal 100  -1270 -3810  -1270 635))
      (outline (path signal 100  -635 1270  1270 1270))
      (outline (path signal 100  1270 1270  1270 -3810))
      (outline (path signal 100  1270 -3810  -1270 -3810))
      (pin Rect[A]Pad_1700x1700_um 1 0 0)
      (pin Oval[A]Pad_1700x1700_um 2 0 -2540)
    )
    (image Connector_PinSocket_2.54mm:PinSocket_1x03_P2.54mm_Vertical
      (outline (path signal 120  -1330 -1270  -1330 -6410))
      (outline (path signal 120  -1330 -1270  1330 -1270))
      (outline (path signal 120  -1330 -6410  1330 -6410))
      (outline (path signal 120  0 1330  1330 1330))
      (outline (path signal 120  1330 1330  1330 0))
      (outline (path signal 120  1330 -1270  1330 -6410))
      (outline (path signal 50  -1800 1800  1750 1800))
      (outline (path signal 50  -1800 -6850  -1800 1800))
      (outline (path signal 50  1750 1800  1750 -6850))
      (outline (path signal 50  1750 -6850  -1800 -6850))
      (outline (path signal 100  -1270 1270  635 1270))
      (outline (path signal 100  -1270 -6350  -1270 1270))
      (outline (path signal 100  635 1270  1270 635))
      (outline (path signal 100  1270 635  1270 -6350))
      (outline (path signal 100  1270 -6350  -1270 -6350))
      (pin Rect[A]Pad_1700x1700_um 1 0 0)
      (pin Oval[A]Pad_1700x1700_um 2 0 -2540)
      (pin Oval[A]Pad_1700x1700_um 3 0 -5080)
    )
    (image "Connector_USB:USB_A_CUI_UJ2-ADH-TH_Horizontal_Stacked"
      (outline (path signal 120  -11580 -10130  -4730 -10130))
      (outline (path signal 120  -4730 3130  -11580 3130))
      (outline (path signal 120  -500 3750  0 3250))
      (outline (path signal 120  0 3250  500 3750))
      (outline (path signal 120  500 3750  -500 3750))
      (outline (path signal 120  4070 -8400  4070 1400))
      (outline (path signal 50  -13510 4550  -13510 -11550))
      (outline (path signal 50  -13510 4550  -12210 4550))
      (outline (path signal 50  -13510 -11550  -12210 -11550))
      (outline (path signal 50  -12210 4550  -12210 3500))
      (outline (path signal 50  -12210 -10500  -4920 -10500))
      (outline (path signal 50  -12210 -11550  -12210 -10500))
      (outline (path signal 50  -4920 3500  -12210 3500))
      (outline (path signal 50  -500 3500  760 3500))
      (outline (path signal 50  -500 -10500  760 -10500))
      (outline (path signal 50  4440 -8360  4440 1360))
      (outline (path signal 0  -4943.14 3504.5  -4944.54 3504.78  -4872.67 3780.69  -4766.87 4045.45
            -4628.8 4294.91  -4460.63 4525.16  -4265.01 4732.57  -4044.98 4913.91
            -3804.02 5066.33  -3545.89 5187.42  -3274.66 5275.3  -2994.56 5328.59
            -2710 5346.44  -2425.44 5328.59  -2145.34 5275.3  -1874.11 5187.42
            -1615.98 5066.33  -1375.02 4913.91  -1154.99 4732.57  -959.367 4525.16
            -791.2 4294.91  -653.134 4045.45  -547.334 3780.69  -475.46 3504.78
            -476.865 3504.5  -475 3500  -482.322 3482.32  -500 3475  -517.678 3482.32
            -523.136 3495.5  -524.54 3495.22  -594.835 3765.08  -698.312 4024.02
            -833.345 4268.01  -997.818 4493.19  -1189.15 4696.06  -1404.34 4873.41
            -1640.01 5022.48  -1892.47 5140.91  -2157.75 5226.87  -2431.69 5278.98
            -2710 5296.44  -2988.31 5278.98  -3262.25 5226.87  -3527.53 5140.91
            -3779.99 5022.48  -4015.66 4873.41  -4230.85 4696.06  -4422.18 4493.19
            -4586.65 4268.01  -4721.69 4024.02  -4825.16 3765.08  -4895.46 3495.22
            -4896.86 3495.5  -4902.32 3482.32  -4920 3475  -4937.68 3482.32
            -4945 3500))
      (outline (path signal 0  -4937.68 -10482.3  -4920 -10475  -4902.32 -10482.3  -4896.86 -10495.5
            -4895.46 -10495.2  -4825.16 -10765.1  -4721.69 -11024  -4586.65 -11268
            -4422.18 -11493.2  -4230.85 -11696.1  -4015.66 -11873.4  -3779.99 -12022.5
            -3527.53 -12140.9  -3262.25 -12226.9  -2988.31 -12279  -2710 -12296.4
            -2431.69 -12279  -2157.75 -12226.9  -1892.47 -12140.9  -1640.01 -12022.5
            -1404.34 -11873.4  -1189.15 -11696.1  -997.818 -11493.2  -833.345 -11268
            -698.312 -11024  -594.835 -10765.1  -524.54 -10495.2  -523.136 -10495.5
            -517.678 -10482.3  -500 -10475  -482.322 -10482.3  -475 -10500
            -476.865 -10504.5  -475.46 -10504.8  -547.334 -10780.7  -653.134 -11045.4
            -791.2 -11294.9  -959.367 -11525.2  -1154.99 -11732.6  -1375.02 -11913.9
            -1615.98 -12066.3  -1874.11 -12187.4  -2145.34 -12275.3  -2425.44 -12328.6
            -2710 -12346.4  -2994.56 -12328.6  -3274.66 -12275.3  -3545.89 -12187.4
            -3804.02 -12066.3  -4044.98 -11913.9  -4265.01 -11732.6  -4460.63 -11525.2
            -4628.8 -11294.9  -4766.87 -11045.4  -4872.67 -10780.7  -4944.54 -10504.8
            -4943.14 -10504.5  -4945 -10500))
      (outline (path signal 0  736.864 3504.5  735.46 3504.78  808.607 3784.59  916.611 4052.88
            1057.73 4305.33  1229.7 4537.87  1429.74 4746.75  1654.63 4928.61
            1900.74 5080.51  2164.12 5200.01  2440.51 5285.18  2725.46 5334.65
            3014.39 5347.63  3302.63 5323.9  3585.54 5263.85  3858.57 5168.44
            4117.31 5039.21  4357.59 4878.24  4575.55 4688.13  4767.67 4471.95
            4930.85 4233.16  5062.47 3975.63  5160.41 3703.5  5223.08 3421.16
            5249.48 3133.15  5239.18 2844.11  5192.35 2558.71  5109.74 2281.54
            4992.69 2017.07  4843.07 1769.56  4663.3 1543  4457.73 1342.44
            4457.68 1342.32  4457.55 1342.27  4456.29 1341.04  4455.84 1341.56
            4440 1335  4422.32 1342.32  4415 1360  4422.32 1377.68  4424.16 1378.44
            4423.71 1378.97  4632.71 1583.76  4813.08 1814.17  4961.69 2066.23
            5076.01 2335.59  5154.04 2617.6  5194.45 2907.41  5196.55 3200.01
            5160.28 3490.36  5086.28 3773.46  4975.83 4044.43  4830.83 4298.58
            4653.78 4531.55  4447.73 4739.31  4216.23 4918.28  3963.28 5065.38
            3693.24 5178.06  3410.76 5254.39  3120.72 5293.05  2828.11 5293.38
            2537.97 5255.36  2255.33 5179.66  1985.04 5067.57  1731.76 4921.04
            1499.87 4742.58  1293.35 4535.28  1115.78 4302.71  970.217 4048.88
            859.164 3778.16  784.539 3495.22  783.135 3495.5  777.678 3482.32
            760 3475  742.322 3482.32  735 3500))
      (outline (path signal 0  2945 -10070  2945.8 -10068.1  2945.38 -10065.7  2950.4 -10057
            2952.32 -10052.3  2953.32 -10051.9  2953.93 -10050.8  2970 -10045
            2986.07 -10050.8  2986.68 -10051.9  2987.68 -10052.3  2989.6 -10057
            2994.62 -10065.7  2994.2 -10068.1  2995 -10070  2993.01 -10074.8
            2991.65 -10082.5  2988.85 -10084.9  2987.68 -10087.7  2983.34 -10089.5
            2978.55 -10093.5  2973.64 -10093.5  2970 -10095  2966.36 -10093.5
            2961.45 -10093.5  2956.66 -10089.5  2952.32 -10087.7  2951.15 -10084.9
            2948.35 -10082.5  2946.99 -10074.8))
      (outline (path signal 0  742.322 -10482.3  760 -10475  777.678 -10482.3  783.135 -10495.5
            784.539 -10495.2  859.164 -10778.2  970.217 -11048.9  1115.78 -11302.7
            1293.35 -11535.3  1499.87 -11742.6  1731.76 -11921  1985.04 -12067.6
            2255.33 -12179.7  2537.98 -12255.4  2828.11 -12293.4  3120.72 -12293.1
            3410.76 -12254.4  3693.24 -12178.1  3963.28 -12065.4  4216.23 -11918.3
            4447.73 -11739.3  4653.78 -11531.6  4830.84 -11298.6  4975.84 -11044.4
            5086.29 -10773.5  5160.28 -10490.4  5196.55 -10200  5194.46 -9907.41
            5154.05 -9617.6  5076.01 -9335.59  4961.7 -9066.23  4813.08 -8814.17
            4632.71 -8583.76  4423.71 -8378.97  4424.16 -8378.44  4422.32 -8377.68
            4415 -8360  4422.32 -8342.32  4440 -8335  4455.84 -8341.56  4456.29 -8341.03
            4457.56 -8342.27  4457.68 -8342.32  4457.73 -8342.44  4663.31 -8543
            4843.07 -8769.56  4992.69 -9017.07  5109.74 -9281.54  5192.35 -9558.71
            5239.18 -9844.11  5249.48 -10133.1  5223.08 -10421.2  5160.41 -10703.5
            5062.48 -10975.6  4930.86 -11233.2  4767.67 -11471.9  4575.56 -11688.1
            4357.6 -11878.2  4117.31 -12039.2  3858.57 -12168.4  3585.55 -12263.8
            3302.63 -12323.9  3014.39 -12347.6  2725.46 -12334.7  2440.51 -12285.2
            2164.12 -12200  1900.74 -12080.5  1654.63 -11928.6  1429.74 -11746.8
            1229.7 -11537.9  1057.73 -11305.3  916.611 -11052.9  808.606 -10784.6
            735.459 -10504.8  736.864 -10504.5  735 -10500))
      (outline (path signal 100  -13010 3000  -13010 -10000))
      (outline (path signal 100  -13010 -10000  3940 -10000))
      (outline (path signal 100  -11490 -5595  -11490 -7405))
      (outline (path signal 100  -11490 -7405  -5740 -8065))
      (outline (path signal 100  -11460 405  -11460 -1405))
      (outline (path signal 100  -11460 -1405  -5710 -2065))
      (outline (path signal 100  -5740 -4935  -11490 -5595))
      (outline (path signal 100  -5740 -8065  -5740 -4935))
      (outline (path signal 100  -5710 1065  -11460 405))
      (outline (path signal 100  -5710 -2065  -5710 1065))
      (outline (path signal 120  0 2500  -500 3000))
      (outline (path signal 120  0 2500  500 3000))
      (outline (path signal 100  3940 3000  -13010 3000))
      (outline (path signal 100  3940 -10000  3940 3000))
      (outline (path signal 100  -13010 4050  -13010 3000  -12710 3000  -12710 4050))
      (outline (path signal 100  -13010 -10000  -13010 -11050  -12710 -11050  -12710 -10000))
      (pin Rect[A]Pad_1500x1500_um 1 0 0)
      (pin Round[A]Pad_1500_um 2 0 -2500)
      (pin Round[A]Pad_1500_um 3 0 -4500)
      (pin Round[A]Pad_1500_um 4 0 -7000)
      (pin Round[A]Pad_1500_um 5 2620 0)
      (pin Round[A]Pad_1500_um 6 2620 -2500)
      (pin Round[A]Pad_1500_um 7 2620 -4500)
      (pin Round[A]Pad_1500_um 8 2620 -7000)
      (pin Round[A]Pad_3500_um 9 -2710 3070)
      (pin Round[A]Pad_3500_um 9@1 -2710 -10070)
      (pin Round[A]Pad_3500_um 9@2 2970 3070)
      (pin Round[A]Pad_3500_um 9@3 2970 -10070)
    )
    (image "SDCard:J_SD_Card-micro_socket_A"
      (outline (path signal 150  -8250 7478.15  -8250 4978.15))
      (outline (path signal 150  -8250 4978.15  -8250 4500))
      (outline (path signal 150  -8250 1750  -8250 -5500))
      (outline (path signal 150  -6850 4978.15  -8250 4978.15))
      (outline (path signal 150  -6750 -7000  -4000 -7000))
      (outline (path signal 150  -5450 7478.15  -8250 7478.15))
      (outline (path signal 150  -15.032 7478.15  -5515.03 7478.15))
      (outline (path signal 150  -15.032 6278.15  -15.032 7478.15))
      (outline (path signal 150  5234.97 4978.15  6500 4978.15))
      (outline (path signal 150  5484.97 7478.15  -15.032 7478.15))
      (outline (path signal 150  6500 7478.15  5484.97 7478.15))
      (outline (path signal 150  6500 7478.15  6500 4978.15))
      (outline (path signal 150  6500 4989.07  6500 4510.93))
      (outline (path signal 150  6500 1750  6500 -5500))
      (outline (path signal 150  -5515.03 12978.1  -5515.03 12478.1))
      (outline (path signal 150  -5515.03 9678.15  -5515.03 8778.15))
      (outline (path signal 150  -5515.03 8778.15  -5515.03 7478.15))
      (outline (path signal 150  -5015.03 12978.1  -5515.03 12978.1))
      (outline (path signal 150  -5015.03 8778.15  -5515.03 8778.15))
      (outline (path signal 150  4984.97 12978.1  5484.97 12978.1))
      (outline (path signal 150  4984.97 8778.15  5484.97 8778.15))
      (outline (path signal 150  5484.97 12978.1  5484.97 12478.1))
      (outline (path signal 150  5484.97 9678.15  -5515.03 9678.15))
      (outline (path signal 150  5484.97 9678.15  5484.97 8778.15))
      (outline (path signal 150  5484.97 8778.15  5484.97 7478.15))
      (outline (path signal 100  -8250 7500  6500 7500  6500 -7000  -8250 -7000))
      (pin Rect[T]Pad_700x1600_um 1 -3215.03 -7021.85)
      (pin Rect[T]Pad_700x1600_um 2 -2115.03 -7021.85)
      (pin Rect[T]Pad_700x1600_um 3 -1015.03 -7021.85)
      (pin Rect[T]Pad_700x1600_um 4 84.968 -7021.85)
      (pin Rect[T]Pad_700x1600_um 5 1184.97 -7021.85)
      (pin Rect[T]Pad_700x1600_um 6 2284.97 -7021.85)
      (pin Rect[T]Pad_700x1600_um 7 3384.97 -7021.85)
      (pin Rect[T]Pad_700x1600_um 8 4484.97 -7021.85)
      (pin Rect[T]Pad_700x1600_um 9 5584.97 -7021.85)
      (pin Rect[T]Pad_1200x2200_um SH -8715.03 3078.14)
      (pin Rect[T]Pad_1600x1400_um SH@1 -7815.03 -6521.85)
      (pin Rect[T]Pad_1200x2200_um SH@2 6784.97 3078.14)
      (pin Rect[T]Pad_1200x1400_um SH@3 6784.97 -6521.85)
      (keepout "" (circle F.Cu 1400 -4015.03 3478.14))
      (keepout "" (circle In1.Cu 1400 -4015.03 3478.14))
      (keepout "" (circle In2.Cu 1400 -4015.03 3478.14))
      (keepout "" (circle B.Cu 1400 -4015.03 3478.14))
      (keepout "" (circle F.Cu 1400 3984.97 3478.14))
      (keepout "" (circle In1.Cu 1400 3984.97 3478.14))
      (keepout "" (circle In2.Cu 1400 3984.97 3478.14))
      (keepout "" (circle B.Cu 1400 3984.97 3478.14))
    )
    (image "Connector_Dsub:DSUB-15-HD_Female_Horizontal_P2.29x1.98mm_EdgePinOffset8.35mm_Housed_MountingHolesOffset10.89mm"
      (outline (path signal 0  6549.65 -1455.36  6535 -1420  6553.43 -1174.08  6608.31 -933.654
            6698.4 -704.092  6821.71 -490.522  6975.46 -297.715  7156.24 -129.978
            7360 8.942  7582.19 115.942  7817.84 188.631  8061.69 225.386
            8308.31 225.386  8552.16 188.631  8787.81 115.942  9010 8.942
            9213.76 -129.978  9394.54 -297.715  9548.29 -490.522  9671.6 -704.092
            9761.69 -933.654  9816.57 -1174.08  9835 -1420  9820.35 -1455.36
            9785 -1470  9749.65 -1455.36  9735 -1420  9717.69 -1188.98  9666.14 -963.129
            9581.5 -747.48  9465.67 -546.854  9321.23 -365.732  9151.41 -208.161
            8960 -77.661  8751.28 22.854  8529.91 91.138  8300.83 125.666
            8069.17 125.666  7840.09 91.138  7618.72 22.854  7410 -77.661
            7218.59 -208.161  7048.77 -365.732  6904.33 -546.854  6788.5 -747.48
            6703.86 -963.129  6652.31 -1188.98  6635 -1420  6620.35 -1455.36
            6585 -1470))
      (outline (path signal 0  -18450.4 -1455.36  -18465 -1420  -18446.6 -1174.08  -18391.7 -933.654
            -18301.6 -704.092  -18178.3 -490.522  -18024.5 -297.715  -17843.8 -129.978
            -17640 8.942  -17417.8 115.942  -17182.2 188.631  -16938.3 225.386
            -16691.7 225.386  -16447.8 188.631  -16212.2 115.942  -15990 8.942
            -15786.2 -129.978  -15605.5 -297.715  -15451.7 -490.522  -15328.4 -704.092
            -15238.3 -933.654  -15183.4 -1174.08  -15165 -1420  -15179.6 -1455.36
            -15215 -1470  -15250.4 -1455.36  -15265 -1420  -15282.3 -1188.98
            -15333.9 -963.129  -15418.5 -747.48  -15534.3 -546.854  -15678.8 -365.732
            -15848.6 -208.161  -16040 -77.661  -16248.7 22.854  -16470.1 91.138
            -16699.2 125.666  -16930.8 125.666  -17159.9 91.138  -17381.3 22.854
            -17590 -77.661  -17781.4 -208.161  -17951.2 -365.732  -18095.7 -546.854
            -18211.5 -747.48  -18296.1 -963.129  -18347.7 -1188.98  -18365 -1420
            -18379.6 -1455.36  -18415 -1470))
      (outline (path signal 100  11110 -12710  11110 -12310))
      (outline (path signal 100  11110 -12310  11110 1580))
      (outline (path signal 100  11110 -12310  -19740 -12310))
      (outline (path signal 100  11110 1580  -19740 1580))
      (outline (path signal 100  10685 -17710  10685 -12710))
      (outline (path signal 100  10685 -12710  5685 -12710))
      (outline (path signal 100  9785 -12310  9785 -1420))
      (outline (path signal 100  6585 -12310  6585 -1420))
      (outline (path signal 100  5685 -17710  10685 -17710))
      (outline (path signal 100  5685 -12710  5685 -17710))
      (outline (path signal 100  3835 -18710  3835 -12710))
      (outline (path signal 100  3835 -12710  -12465 -12710))
      (outline (path signal 100  -12465 -18710  3835 -18710))
      (outline (path signal 100  -12465 -12710  -12465 -18710))
      (outline (path signal 100  -14315 -17710  -14315 -12710))
      (outline (path signal 100  -14315 -12710  -19315 -12710))
      (outline (path signal 100  -15215 -12310  -15215 -1420))
      (outline (path signal 100  -18415 -12310  -18415 -1420))
      (outline (path signal 100  -19315 -17710  -14315 -17710))
      (outline (path signal 100  -19315 -12710  -19315 -17710))
      (outline (path signal 100  -19740 -12710  11110 -12710))
      (outline (path signal 100  -19740 -12310  11110 -12310))
      (outline (path signal 100  -19740 -12310  -19740 -12710))
      (outline (path signal 100  -19740 1580  -19740 -12310))
      (outline (path signal 50  11650 -19250  11650 2100))
      (outline (path signal 50  11650 2100  -20250 2100))
      (outline (path signal 50  -20250 -19250  11650 -19250))
      (outline (path signal 50  -20250 2100  -20250 -19250))
      (outline (path signal 120  11170 1640  11170 -12250))
      (outline (path signal 120  250 2534.34  0 2101.32))
      (outline (path signal 120  0 2101.32  -250 2534.34))
      (outline (path signal 120  -250 2534.34  250 2534.34))
      (outline (path signal 120  -19800 -12250  -19800 1640))
      (outline (path signal 120  -19800 1640  11170 1640))
      (pin Round[A]Pad_1600_um 15 -9160 -3960)
      (pin Round[A]Pad_1600_um 14 -6870 -3960)
      (pin Round[A]Pad_1600_um 13 -4580 -3960)
      (pin Round[A]Pad_1600_um 12 -2290 -3960)
      (pin Round[A]Pad_1600_um 11 0 -3960)
      (pin Round[A]Pad_1600_um 10 -8015 -1980)
      (pin Round[A]Pad_1600_um 9 -5725 -1980)
      (pin Round[A]Pad_1600_um 8 -3435 -1980)
      (pin Round[A]Pad_1600_um 7 -1145 -1980)
      (pin Round[A]Pad_1600_um 6 1145 -1980)
      (pin Round[A]Pad_1600_um 5 -9160 0)
      (pin Round[A]Pad_1600_um 4 -6870 0)
      (pin Round[A]Pad_1600_um 3 -4580 0)
      (pin Round[A]Pad_1600_um 2 -2290 0)
      (pin Rect[A]Pad_1600x1600_um 1 0 0)
      (pin Round[A]Pad_4000_um 0 8185 -1420)
      (pin Round[A]Pad_4000_um 0@1 -16815 -1420)
    )
    (image Connector_PinSocket_2.54mm:PinSocket_2x02_P2.54mm_Vertical
      (outline (path signal 120  -3870 1330  -3870 -3870))
      (outline (path signal 120  -3870 1330  -1270 1330))
      (outline (path signal 120  -3870 -3870  1330 -3870))
      (outline (path signal 120  -1270 1330  -1270 -1270))
      (outline (path signal 120  -1270 -1270  1330 -1270))
      (outline (path signal 120  0 1330  1330 1330))
      (outline (path signal 120  1330 1330  1330 0))
      (outline (path signal 120  1330 -1270  1330 -3870))
      (outline (path signal 50  -4340 1800  1760 1800))
      (outline (path signal 50  -4340 -4300  -4340 1800))
      (outline (path signal 50  1760 1800  1760 -4300))
      (outline (path signal 50  1760 -4300  -4340 -4300))
      (outline (path signal 100  -3810 1270  270 1270))
      (outline (path signal 100  -3810 -3810  -3810 1270))
      (outline (path signal 100  270 1270  1270 270))
      (outline (path signal 100  1270 270  1270 -3810))
      (outline (path signal 100  1270 -3810  -3810 -3810))
      (pin Rect[A]Pad_1700x1700_um 1 0 0)
      (pin Oval[A]Pad_1700x1700_um 2 -2540 0)
      (pin Oval[A]Pad_1700x1700_um 3 0 -2540)
      (pin Oval[A]Pad_1700x1700_um 4 -2540 -2540)
    )
    (image Capacitor_SMD:CP_Elec_4x4.5
      (outline (path signal 120  -3000 1560  -2500 1560))
      (outline (path signal 120  -2750 1810  -2750 1310))
      (outline (path signal 120  -2260 1195.56  -2260 1060))
      (outline (path signal 120  -2260 1195.56  -1195.56 2260))
      (outline (path signal 120  -2260 -1195.56  -2260 -1060))
      (outline (path signal 120  -2260 -1195.56  -1195.56 -2260))
      (outline (path signal 120  -1195.56 2260  2260 2260))
      (outline (path signal 120  -1195.56 -2260  2260 -2260))
      (outline (path signal 120  2260 2260  2260 1060))
      (outline (path signal 120  2260 -2260  2260 -1060))
      (outline (path signal 50  -3350 1050  -3350 -1050))
      (outline (path signal 50  -3350 -1050  -2400 -1050))
      (outline (path signal 50  -2400 1250  -2400 1050))
      (outline (path signal 50  -2400 1250  -1250 2400))
      (outline (path signal 50  -2400 1050  -3350 1050))
      (outline (path signal 50  -2400 -1050  -2400 -1250))
      (outline (path signal 50  -2400 -1250  -1250 -2400))
      (outline (path signal 50  -1250 2400  2400 2400))
      (outline (path signal 50  -1250 -2400  2400 -2400))
      (outline (path signal 50  2400 2400  2400 1050))
      (outline (path signal 50  2400 1050  3350 1050))
      (outline (path signal 50  2400 -1050  2400 -2400))
      (outline (path signal 50  3350 1050  3350 -1050))
      (outline (path signal 50  3350 -1050  2400 -1050))
      (outline (path signal 100  -2150 1150  -2150 -1150))
      (outline (path signal 100  -2150 1150  -1150 2150))
      (outline (path signal 100  -2150 -1150  -1150 -2150))
      (outline (path signal 100  -1574.77 1000  -1174.77 1000))
      (outline (path signal 100  -1374.77 1200  -1374.77 800))
      (outline (path signal 100  -1150 2150  2150 2150))
      (outline (path signal 100  -1150 -2150  2150 -2150))
      (outline (path signal 100  2150 2150  2150 -2150))
      (outline (path signal 100  2000 0  1980.54 -278.346  1922.52 -551.275  1827.09 -813.473
            1696.1 -1059.84  1532.09 -1285.58  1338.26 -1486.29  1118.39 -1658.08
            876.742 -1797.59  618.034 -1902.11  347.296 -1969.62  69.799 -1998.78
            -209.057 -1989.04  -483.844 -1940.59  -749.213 -1854.37  -1000 -1732.05
            -1231.32 -1576.02  -1438.68 -1389.32  -1618.03 -1175.57  -1765.89 -938.943
            -1879.38 -684.04  -1956.3 -415.823  -1995.13 -139.513  -1995.13 139.513
            -1956.3 415.823  -1879.38 684.04  -1765.89 938.943  -1618.03 1175.57
            -1438.68 1389.32  -1231.32 1576.02  -1000 1732.05  -749.213 1854.37
            -483.844 1940.59  -209.057 1989.04  69.799 1998.78  347.296 1969.62
            618.034 1902.11  876.742 1797.59  1118.39 1658.08  1338.26 1486.29
            1532.09 1285.58  1696.1 1059.84  1827.09 813.473  1922.52 551.275
            1980.54 278.346  2000 0))
      (pin RoundRect[T]Pad_2600x1600_250.951_um_0.000000_0 1 -1800 0)
      (pin RoundRect[T]Pad_2600x1600_250.951_um_0.000000_0 2 1800 0)
    )
    (image Capacitor_SMD:C_0805_2012Metric
      (outline (path signal 100  1000 -625  -1000 -625))
      (outline (path signal 100  1000 625  1000 -625))
      (outline (path signal 100  -1000 -625  -1000 625))
      (outline (path signal 100  -1000 625  1000 625))
      (outline (path signal 50  1700 -980  -1700 -980))
      (outline (path signal 50  1700 980  1700 -980))
      (outline (path signal 50  -1700 -980  -1700 980))
      (outline (path signal 50  -1700 980  1700 980))
      (outline (path signal 120  -261.252 -735  261.252 -735))
      (outline (path signal 120  -261.252 735  261.252 735))
      (pin RoundRect[T]Pad_1000x1450_250.951_um_0.000000_0 2 950 0)
      (pin RoundRect[T]Pad_1000x1450_250.951_um_0.000000_0 1 -950 0)
    )
    (image Capacitor_SMD:C_0805_2012Metric::1
      (outline (path signal 120  -261.252 735  261.252 735))
      (outline (path signal 120  -261.252 -735  261.252 -735))
      (outline (path signal 50  -1700 980  1700 980))
      (outline (path signal 50  -1700 -980  -1700 980))
      (outline (path signal 50  1700 980  1700 -980))
      (outline (path signal 50  1700 -980  -1700 -980))
      (outline (path signal 100  -1000 625  1000 625))
      (outline (path signal 100  -1000 -625  -1000 625))
      (outline (path signal 100  1000 625  1000 -625))
      (outline (path signal 100  1000 -625  -1000 -625))
      (pin RoundRect[T]Pad_1000x1450_250.951_um_0.000000_0 1 -950 0)
      (pin RoundRect[T]Pad_1000x1450_250.951_um_0.000000_0 2 950 0)
    )
    (padstack Round[A]Pad_1500_um
      (shape (circle F.Cu 1500))
      (shape (circle In1.Cu 1500))
      (shape (circle In2.Cu 1500))
      (shape (circle B.Cu 1500))
      (attach off)
    )
    (padstack Round[A]Pad_1600_um
      (shape (circle F.Cu 1600))
      (shape (circle In1.Cu 1600))
      (shape (circle In2.Cu 1600))
      (shape (circle B.Cu 1600))
      (attach off)
    )
    (padstack Round[A]Pad_3500_um
      (shape (circle F.Cu 3500))
      (shape (circle In1.Cu 3500))
      (shape (circle In2.Cu 3500))
      (shape (circle B.Cu 3500))
      (attach off)
    )
    (padstack Round[A]Pad_4000_um
      (shape (circle F.Cu 4000))
      (shape (circle In1.Cu 4000))
      (shape (circle In2.Cu 4000))
      (shape (circle B.Cu 4000))
      (attach off)
    )
    (padstack Oval[A]Pad_1600x1600_um
      (shape (path F.Cu 1600  0 0  0 0))
      (shape (path In1.Cu 1600  0 0  0 0))
      (shape (path In2.Cu 1600  0 0  0 0))
      (shape (path B.Cu 1600  0 0  0 0))
      (attach off)
    )
    (padstack Oval[A]Pad_1700x1700_um
      (shape (path F.Cu 1700  0 0  0 0))
      (shape (path In1.Cu 1700  0 0  0 0))
      (shape (path In2.Cu 1700  0 0  0 0))
      (shape (path B.Cu 1700  0 0  0 0))
      (attach off)
    )
    (padstack RoundRect[T]Pad_2600x1600_250.951_um_0.000000_0
      (shape (polygon F.Cu 0  -1300.95 550  -1281.85 646.035  -1227.45 727.449  -1146.04 781.848
            -1050 800.95  1050 800.951  1146.04 781.848  1227.45 727.449
            1281.85 646.035  1300.95 549.999  1300.95 -550  1281.85 -646.035
            1227.45 -727.449  1146.04 -781.848  1050 -800.95  -1050 -800.951
            -1146.04 -781.848  -1227.45 -727.449  -1281.85 -646.035  -1300.95 -549.999
            -1300.95 550))
      (attach off)
    )
    (padstack RoundRect[T]Pad_1000x1450_250.951_um_0.000000_0
      (shape (polygon F.Cu 0  -500.951 475  -481.848 571.035  -427.449 652.449  -346.035 706.848
            -249.999 725.95  250 725.951  346.035 706.848  427.449 652.449
            481.848 571.035  500.95 474.999  500.951 -475  481.848 -571.035
            427.449 -652.449  346.035 -706.848  249.999 -725.95  -250 -725.951
            -346.035 -706.848  -427.449 -652.449  -481.848 -571.035  -500.95 -474.999
            -500.951 475))
      (attach off)
    )
    (padstack RoundRect[T]Pad_1025x1400_250.951_um_0.000000_0
      (shape (polygon F.Cu 0  -513.451 450  -494.348 546.035  -439.949 627.449  -358.535 681.848
            -262.499 700.95  262.5 700.951  358.535 681.848  439.949 627.449
            494.348 546.035  513.45 449.999  513.451 -450  494.348 -546.035
            439.949 -627.449  358.535 -681.848  262.499 -700.95  -262.5 -700.951
            -358.535 -681.848  -439.949 -627.449  -494.348 -546.035  -513.45 -449.999
            -513.451 450))
      (attach off)
    )
    (padstack RoundRect[T]Pad_1525x550_138.023_um_0.000000_0
      (shape (polygon F.Cu 0  -763.023 137.5  -752.517 190.319  -722.597 235.097  -677.819 265.017
            -624.999 275.522  625 275.523  677.819 265.017  722.597 235.097
            752.517 190.319  763.022 137.499  763.023 -137.5  752.517 -190.319
            722.597 -235.097  677.819 -265.017  624.999 -275.522  -625 -275.523
            -677.819 -265.017  -722.597 -235.097  -752.517 -190.319  -763.022 -137.499
            -763.023 137.5))
      (attach off)
    )
    (padstack RoundRect[T]Pad_1750x600_150.571_um_0.000000_0
      (shape (polygon F.Cu 0  -875.571 150  -864.109 207.621  -831.47 256.47  -782.621 289.109
            -724.999 300.57  725 300.571  782.621 289.109  831.47 256.47
            864.109 207.621  875.57 149.999  875.571 -150  864.109 -207.621
            831.47 -256.47  782.621 -289.109  724.999 -300.57  -725 -300.571
            -782.621 -289.109  -831.47 -256.47  -864.109 -207.621  -875.57 -149.999
            -875.571 150))
      (attach off)
    )
    (padstack RoundRect[T]Pad_1900x600_150.571_um_0.000000_0
      (shape (polygon F.Cu 0  -950.571 150  -939.109 207.621  -906.47 256.47  -857.621 289.109
            -799.999 300.57  800 300.571  857.621 289.109  906.47 256.47
            939.109 207.621  950.57 149.999  950.571 -150  939.109 -207.621
            906.47 -256.47  857.621 -289.109  799.999 -300.57  -800 -300.571
            -857.621 -289.109  -906.47 -256.47  -939.109 -207.621  -950.57 -149.999
            -950.571 150))
      (attach off)
    )
    (padstack RoundRect[T]Pad_1950x600_150.571_um_0.000000_0
      (shape (polygon F.Cu 0  -975.571 150  -964.109 207.621  -931.47 256.47  -882.621 289.109
            -824.999 300.57  825 300.571  882.621 289.109  931.47 256.47
            964.109 207.621  975.57 149.999  975.571 -150  964.109 -207.621
            931.47 -256.47  882.621 -289.109  824.999 -300.57  -825 -300.571
            -882.621 -289.109  -931.47 -256.47  -964.109 -207.621  -975.57 -149.999
            -975.571 150))
      (attach off)
    )
    (padstack Rect[T]Pad_700x1600_um
      (shape (rect F.Cu -350 -800 350 800))
      (attach off)
    )
    (padstack Rect[T]Pad_1200x2200_um
      (shape (rect F.Cu -600 -1100 600 1100))
      (attach off)
    )
    (padstack Rect[T]Pad_1200x1400_um
      (shape (rect F.Cu -600 -700 600 700))
      (attach off)
    )
    (padstack Rect[A]Pad_1500x1500_um
      (shape (rect F.Cu -750 -750 750 750))
      (shape (rect In1.Cu -750 -750 750 750))
      (shape (rect In2.Cu -750 -750 750 750))
      (shape (rect B.Cu -750 -750 750 750))
      (attach off)
    )
    (padstack Rect[T]Pad_1600x1400_um
      (shape (rect F.Cu -800 -700 800 700))
      (attach off)
    )
    (padstack Rect[A]Pad_1600x1600_um
      (shape (rect F.Cu -800 -800 800 800))
      (shape (rect In1.Cu -800 -800 800 800))
      (shape (rect In2.Cu -800 -800 800 800))
      (shape (rect B.Cu -800 -800 800 800))
      (attach off)
    )
    (padstack Rect[A]Pad_1700x1700_um
      (shape (rect F.Cu -850 -850 850 850))
      (shape (rect In1.Cu -850 -850 850 850))
      (shape (rect In2.Cu -850 -850 850 850))
      (shape (rect B.Cu -850 -850 850 850))
      (attach off)
    )
    (padstack "Via[0-3]_600:300_um"
      (shape (circle F.Cu 600))
      (shape (circle In1.Cu 600))
      (shape (circle In2.Cu 600))
      (shape (circle B.Cu 600))
      (attach off)
    )
  )
  (network
    (net PWR
      (pins J1-1 X1-14 U20-1 U20-20 U19-14 U18-1 U18-20 U17-14 U16-14 U15-14 U14-1
        U14-20 U13-1 U13-20 U12-1 U12-20 U11-1 U11-20 U10-1 U10-7 U10-9 U10-10 U10-16
        U9-24 U8-24 U7-7 U7-9 U7-16 U6-7 U6-9 U6-16 U5-7 U5-9 U5-10 U5-16 U4-7 U4-9
        U4-16 U3-7 U3-9 U3-16 U2-1 U2-20 U1-11 U1-33 U1-40 JP1-1 J5-1 J5-5 J4-4 J2-1
        J2-2 C9-1 C8-1 C7-1 C5-1 C3-1 C2-1)
    )
    (net "Net-(U3-~{MR})"
      (pins U8-20 U7-2 U6-2 U5-2 U4-1 U3-1)
    )
    (net H_VISIBLE
      (pins J1-6 U9-11 U8-16 C2-2)
    )
    (net "~{H_SYNC}"
      (pins U8-18 R11-2 C3-2)
    )
    (net V_FRONT_PORCH
      (pins U9-15)
    )
    (net "~{V_SYNC}"
      (pins U9-16 R12-2 C5-2)
    )
    (net "~{V_RESET}"
      (pins U9-20 U7-1 U6-1 U5-1 C7-2)
    )
    (net "~{SCREEN_VISIBLE}"
      (pins J1-8 U15-2 U9-21 C8-2)
    )
    (net "unconnected-(U4-TC-Pad15)"
      (pins U4-15)
    )
    (net "Net-(J1-Pin_2)"
      (pins J1-2 J5-3)
    )
    (net GND
      (pins J1-10 J1-9 X1-7 U20-10 U19-7 U18-10 U17-7 U16-7 U15-7 U14-10 U13-10 U12-10
        U11-10 U10-8 U9-12 U8-12 U7-8 U6-8 U5-8 U4-8 U3-8 U2-10 U1-6 U1-12 U1-34 R9-1
        J6-1 J5-4 J5-8 J5-9 J5-9@1 J5-9@2 J5-9@3 J4-6 J4-9 J3-10 J3-8 J3-7 J3-6 J3-5
        J2-3 J2-4 C9-2 C1-2)
    )
    (net "~{V_VISIBLE}"
      (pins J1-7 U9-14)
    )
    (net "Net-(J1-Pin_14)"
      (pins J1-14 J4-2)
    )
    (net "Net-(J1-Pin_13)"
      (pins J1-13 J4-3)
    )
    (net "Net-(J1-Pin_12)"
      (pins J1-12 J4-5)
    )
    (net "Net-(J1-Pin_11)"
      (pins J1-11 J4-7)
    )
    (net "unconnected-(J3-Pad12)"
      (pins J3-12)
    )
    (net "Net-(J3-Pad2)"
      (pins R6-2 R5-2 R3-2 J3-2)
    )
    (net "unconnected-(J3-Pad15)"
      (pins J3-15)
    )
    (net "unconnected-(J3-Pad9)"
      (pins J3-9)
    )
    (net "Net-(J3-Pad3)"
      (pins R2-2 R1-2 J3-3)
    )
    (net "Net-(J3-Pad13)"
      (pins R11-1 J3-13)
    )
    (net "Net-(J3-Pad14)"
      (pins R12-1 J3-14)
    )
    (net "Net-(J3-Pad1)"
      (pins R8-2 R7-2 R4-2 J3-1)
    )
    (net "unconnected-(J3-Pad4)"
      (pins J3-4)
    )
    (net "unconnected-(J3-Pad11)"
      (pins J3-11)
    )
    (net "Net-(U2-B0)"
      (pins U2-18 R2-1)
    )
    (net "Net-(U2-B1)"
      (pins U2-17 R1-1)
    )
    (net "Net-(U2-B2)"
      (pins U2-16 R3-1)
    )
    (net "Net-(U2-B3)"
      (pins U2-15 R6-1)
    )
    (net "Net-(U2-B4)"
      (pins U2-14 R5-1)
    )
    (net "Net-(U2-B5)"
      (pins U2-13 R4-1)
    )
    (net "Net-(U2-B6)"
      (pins U2-12 R8-1)
    )
    (net "Net-(U2-B7)"
      (pins U2-11 R7-1)
    )
    (net MEMADDR0
      (pins U14-18 U11-18 U1-5)
    )
    (net MEMADDR13
      (pins U13-13 U12-13 U1-24)
    )
    (net MEMADDR14
      (pins U13-12 U12-12 U1-23)
    )
    (net "unconnected-(U1-NC-Pad38)"
      (pins U1-38)
    )
    (net MEMADDR2
      (pins U14-16 U11-16 U1-3)
    )
    (net MEMADDR9
      (pins U13-17 U12-17 U1-28)
    )
    (net "unconnected-(U1-NC-Pad30)"
      (pins U1-30)
    )
    (net MEMADDR10
      (pins U13-16 U12-16 U1-27)
    )
    (net MEMADDR11
      (pins U13-15 U12-15 U1-26)
    )
    (net DATA6
      (pins J7-7 U2-3 U1-10)
    )
    (net MEMADDR15
      (pins U13-11 U12-11 U1-22)
    )
    (net MEMADDR5
      (pins U14-13 U11-13 U1-44)
    )
    (net MEMADDR4
      (pins U14-14 U11-14 U1-1)
    )
    (net "unconnected-(U1-NC-Pad8)"
      (pins U1-8)
    )
    (net "/MCU CE"
      (pins J1-19 U19-3)
    )
    (net "unconnected-(U1-NC-Pad15)"
      (pins U1-15)
    )
    (net MEMADDR12
      (pins U13-14 U12-14 U1-25)
    )
    (net "unconnected-(U1-NC-Pad37)"
      (pins U1-37)
    )
    (net MEMADDR3
      (pins U14-15 U11-15 U1-2)
    )
    (net "Net-(J1-Pin_3)"
      (pins J1-3 J5-2)
    )
    (net "~{OE}"
      (pins U16-3 U1-41)
    )
    (net "unconnected-(U1-NC-Pad7)"
      (pins U1-7)
    )
    (net MEMADDR7
      (pins U14-11 U11-11 U1-42)
    )
    (net MEMADDR18
      (pins U20-16 U18-16 U1-19)
    )
    (net "unconnected-(U1-NC-Pad16)"
      (pins U1-16)
    )
    (net MEMADDR16
      (pins U20-18 U18-18 U1-21)
    )
    (net MEMADDR17
      (pins U20-17 U18-17 U1-20)
    )
    (net MEMADDR19
      (pins U20-15 U18-15 U1-18)
    )
    (net MEMADDR8
      (pins U13-18 U12-18 U1-39)
    )
    (net MEMADDR1
      (pins U14-17 U11-17 U1-4)
    )
    (net "unconnected-(U1-NC-Pad29)"
      (pins U1-29)
    )
    (net MEMADDR6
      (pins U14-12 U11-12 U1-43)
    )
    (net "~{VGA_OUT}"
      (pins U15-3 U2-19)
    )
    (net A1
      (pins U14-3 U10-13 U8-2)
    )
    (net A2
      (pins U14-4 U10-12 U8-3)
    )
    (net "unconnected-(U3-D2-Pad5)"
      (pins U3-5)
    )
    (net "unconnected-(U3-D3-Pad6)"
      (pins U3-6)
    )
    (net A0
      (pins U14-2 U10-14 U8-1)
    )
    (net A3
      (pins U14-5 U10-11 U8-4)
    )
    (net "unconnected-(U3-D0-Pad3)"
      (pins U3-3)
    )
    (net "Net-(U3-TC)"
      (pins U4-10 U3-15)
    )
    (net H_CLK
      (pins X1-8 U10-2 U4-2 U3-2)
    )
    (net "unconnected-(U3-D1-Pad4)"
      (pins U3-4)
    )
    (net "unconnected-(U4-D2-Pad5)"
      (pins U4-5)
    )
    (net "unconnected-(U4-D3-Pad6)"
      (pins U4-6)
    )
    (net A6
      (pins U14-8 U8-7 U3-12)
    )
    (net A4
      (pins U14-6 U8-5 U3-14)
    )
    (net A5
      (pins U14-7 U8-6 U3-13)
    )
    (net "unconnected-(U4-D1-Pad4)"
      (pins U4-4)
    )
    (net A7
      (pins U14-9 U8-8 U3-11)
    )
    (net "unconnected-(U4-D0-Pad3)"
      (pins U4-3)
    )
    (net "unconnected-(U5-D1-Pad4)"
      (pins U5-4)
    )
    (net "Net-(U5-TC)"
      (pins U6-10 U5-15)
    )
    (net "unconnected-(U5-D3-Pad6)"
      (pins U5-6)
    )
    (net A8
      (pins U13-2 U8-9 U4-14)
    )
    (net A9
      (pins U13-3 U8-10 U4-13)
    )
    (net "Net-(U5-Q0)"
      (pins U9-1 U5-14)
    )
    (net "unconnected-(U5-D0-Pad3)"
      (pins U5-3)
    )
    (net "Net-(J1-Pin_16)"
      (pins J1-16 R13-1)
    )
    (net "unconnected-(U5-D2-Pad5)"
      (pins U5-5)
    )
    (net A10
      (pins U13-4 U9-2 U5-13)
    )
    (net A11
      (pins U13-5 U9-3 U5-12)
    )
    (net "unconnected-(U6-D2-Pad5)"
      (pins U6-5)
    )
    (net A12
      (pins U13-6 U9-4 U5-11)
    )
    (net "unconnected-(U6-D0-Pad3)"
      (pins U6-3)
    )
    (net "Net-(U6-TC)"
      (pins U7-10 U6-15)
    )
    (net A13
      (pins U13-7 U9-5 U6-14)
    )
    (net "unconnected-(U6-D3-Pad6)"
      (pins U6-6)
    )
    (net "unconnected-(U6-D1-Pad4)"
      (pins U6-4)
    )
    (net A15
      (pins U13-9 U9-7 U6-12)
    )
    (net A14
      (pins U13-8 U9-6 U6-13)
    )
    (net "unconnected-(U8-IO22-Pad22)"
      (pins U8-22)
    )
    (net "unconnected-(U8-IO15-Pad15)"
      (pins U8-15)
    )
    (net "unconnected-(U8-IO14-Pad14)"
      (pins U8-14)
    )
    (net RESOLUTION
      (pins J1-17 R10-1 R9-2 JP1-2)
    )
    (net "unconnected-(U8-IO19-Pad19)"
      (pins U8-19)
    )
    (net "unconnected-(U8-IO21-Pad21)"
      (pins U8-21)
    )
    (net "unconnected-(U8-IO17-Pad17)"
      (pins U8-17)
    )
    (net "Net-(J1-Pin_15)"
      (pins J1-15 R14-1)
    )
    (net "unconnected-(U8-I11-Pad11)"
      (pins U8-11)
    )
    (net "unconnected-(U8-I13-Pad13)"
      (pins U8-13)
    )
    (net "Net-(U10-TC)"
      (pins U10-15 U3-10)
    )
    (net "unconnected-(U9-IO22-Pad22)"
      (pins U9-22)
    )
    (net "unconnected-(U9-IO19-Pad19)"
      (pins U9-19)
    )
    (net "unconnected-(U9-IO18-Pad18)"
      (pins U9-18)
    )
    (net "unconnected-(U9-IO17-Pad17)"
      (pins U9-17)
    )
    (net "unconnected-(U9-I13-Pad13)"
      (pins U9-13)
    )
    (net "unconnected-(U10-D2-Pad5)"
      (pins U10-5)
    )
    (net "unconnected-(U4-Q2-Pad12)"
      (pins U4-12)
    )
    (net "unconnected-(U10-D3-Pad6)"
      (pins U10-6)
    )
    (net "unconnected-(U10-D0-Pad3)"
      (pins U10-3)
    )
    (net "unconnected-(U4-Q3-Pad11)"
      (pins U4-11)
    )
    (net A16
      (pins U20-2 U9-8 U6-11)
    )
    (net A18
      (pins U20-4 U9-10 U7-13)
    )
    (net A17
      (pins U20-3 U9-9 U7-14)
    )
    (net "unconnected-(U10-D1-Pad4)"
      (pins U10-4)
    )
    (net "/MCU WE"
      (pins J1-18 U19-5)
    )
    (net DATA4
      (pins J7-5 U2-5 U1-14)
    )
    (net DATA7
      (pins J7-8 U2-2 U1-9)
    )
    (net "~{TIMING ADDR}"
      (pins U20-19 U17-6 U16-2 U15-1 U14-19 U13-19)
    )
    (net "unconnected-(U15-Pad9)"
      (pins U15-9)
    )
    (net "unconnected-(U15-Pad5)"
      (pins U15-5)
    )
    (net "unconnected-(U15-Pad12)"
      (pins U15-12)
    )
    (net "unconnected-(U15-Pad4)"
      (pins U15-4)
    )
    (net "unconnected-(U15-Pad11)"
      (pins U15-11)
    )
    (net "unconnected-(U15-Pad13)"
      (pins U15-13)
    )
    (net "unconnected-(U15-Pad10)"
      (pins U15-10)
    )
    (net "unconnected-(U15-Pad8)"
      (pins U15-8)
    )
    (net "unconnected-(U15-Pad6)"
      (pins U15-6)
    )
    (net "Net-(U16-Pad8)"
      (pins U17-5 U16-8)
    )
    (net "unconnected-(U16-Pad4)"
      (pins U16-4)
    )
    (net "~{MCU OE}"
      (pins U19-2 U17-4 U16-1)
    )
    (net "unconnected-(U16-Pad13)"
      (pins U16-13)
    )
    (net DATA0
      (pins J7-1 U2-9 U1-36)
    )
    (net "unconnected-(U16-Pad12)"
      (pins U16-12)
    )
    (net "unconnected-(U16-Pad11)"
      (pins U16-11)
    )
    (net "unconnected-(U16-Pad5)"
      (pins U16-5)
    )
    (net "unconnected-(U16-Pad6)"
      (pins U16-6)
    )
    (net "unconnected-(U17-Pad10)"
      (pins U17-10)
    )
    (net "unconnected-(U17-Pad12)"
      (pins U17-12)
    )
    (net "unconnected-(U17-Pad9)"
      (pins U17-9)
    )
    (net "unconnected-(U17-Pad8)"
      (pins U17-8)
    )
    (net "unconnected-(U17-Pad3)"
      (pins U17-3)
    )
    (net "unconnected-(U17-Pad11)"
      (pins U17-11)
    )
    (net "unconnected-(U17-Pad13)"
      (pins U17-13)
    )
    (net "unconnected-(U17-Pad2)"
      (pins U17-2)
    )
    (net "unconnected-(U17-Pad1)"
      (pins U17-1)
    )
    (net "unconnected-(X1-NC-Pad1)"
      (pins X1-1)
    )
    (net "unconnected-(U20-B5-Pad13)"
      (pins U20-13)
    )
    (net "unconnected-(U20-A6-Pad8)"
      (pins U20-8)
    )
    (net "Net-(J1-Pin_5)"
      (pins J1-5 J5-6)
    )
    (net "Net-(J1-Pin_4)"
      (pins J1-4 J5-7)
    )
    (net "unconnected-(U20-A4-Pad6)"
      (pins U20-6)
    )
    (net "unconnected-(U20-B7-Pad11)"
      (pins U20-11)
    )
    (net DATA3
      (pins J7-4 U2-6 U1-31)
    )
    (net DATA5
      (pins J7-6 U2-4 U1-13)
    )
    (net DATA1
      (pins J7-2 U2-8 U1-35)
    )
    (net "Net-(J6-Pin_2)"
      (pins R14-2 R13-2 J6-2 J6-3 C1-1)
    )
    (net "/MCU OE"
      (pins J1-20 U19-1)
    )
    (net MCUMEMADDR1
      (pins J8-2 U11-3)
    )
    (net DATA2
      (pins J7-3 U2-7 U1-32)
    )
    (net MCUMEMADDR17
      (pins J8-18 U18-3)
    )
    (net MCUMEMADDR10
      (pins J8-11 U12-4)
    )
    (net "Net-(U1-~{WE})"
      (pins U19-6 U16-10 U1-17)
    )
    (net "Net-(U11-CE)"
      (pins U19-4 U18-19 U16-9 U12-19 U11-19)
    )
    (net "unconnected-(U18-A6-Pad8)"
      (pins U18-8)
    )
    (net "unconnected-(U18-B4-Pad14)"
      (pins U18-14)
    )
    (net "unconnected-(U18-A7-Pad9)"
      (pins U18-9)
    )
    (net "unconnected-(U18-B7-Pad11)"
      (pins U18-11)
    )
    (net "unconnected-(U18-B6-Pad12)"
      (pins U18-12)
    )
    (net "unconnected-(U18-B5-Pad13)"
      (pins U18-13)
    )
    (net "unconnected-(U18-A4-Pad6)"
      (pins U18-6)
    )
    (net "unconnected-(U18-A5-Pad7)"
      (pins U18-7)
    )
    (net "unconnected-(U19-Pad8)"
      (pins U19-8)
    )
    (net "unconnected-(U19-Pad9)"
      (pins U19-9)
    )
    (net "unconnected-(U19-Pad12)"
      (pins U19-12)
    )
    (net "unconnected-(U19-Pad13)"
      (pins U19-13)
    )
    (net "unconnected-(U19-Pad10)"
      (pins U19-10)
    )
    (net "unconnected-(U19-Pad11)"
      (pins U19-11)
    )
    (net "unconnected-(U20-B6-Pad12)"
      (pins U20-12)
    )
    (net "unconnected-(U20-A7-Pad9)"
      (pins U20-9)
    )
    (net "unconnected-(U20-B4-Pad14)"
      (pins U20-14)
    )
    (net "unconnected-(U20-A5-Pad7)"
      (pins U20-7)
    )
    (net "unconnected-(U7-D3-Pad6)"
      (pins U7-6)
    )
    (net "unconnected-(U7-TC-Pad15)"
      (pins U7-15)
    )
    (net "unconnected-(U7-Q3-Pad11)"
      (pins U7-11)
    )
    (net "unconnected-(U7-D1-Pad4)"
      (pins U7-4)
    )
    (net "unconnected-(U7-D2-Pad5)"
      (pins U7-5)
    )
    (net "unconnected-(U7-D0-Pad3)"
      (pins U7-3)
    )
    (net MCUMEMADDR4
      (pins J8-5 U11-6)
    )
    (net MCUMEMADDR7
      (pins J8-8 U11-9)
    )
    (net MCUMEMADDR15
      (pins J8-16 U12-9)
    )
    (net MCUMEMADDR18
      (pins J8-19 U18-4)
    )
    (net MCUMEMADDR8
      (pins J8-9 U12-2)
    )
    (net MCUMEMADDR6
      (pins J8-7 U11-8)
    )
    (net MCUMEMADDR5
      (pins J8-6 U11-7)
    )
    (net MCUMEMADDR9
      (pins J8-10 U12-3)
    )
    (net MCUMEMADDR3
      (pins J8-4 U11-5)
    )
    (net MCUMEMADDR11
      (pins J8-12 U12-5)
    )
    (net MCUMEMADDR14
      (pins J8-15 U12-8)
    )
    (net MCUMEMADDR0
      (pins J8-1 U11-2)
    )
    (net MCUMEMADDR2
      (pins J8-3 U11-4)
    )
    (net MCUMEMADDR16
      (pins J8-17 U18-2)
    )
    (net MCUMEMADDR12
      (pins J8-13 U12-6)
    )
    (net MCUMEMADDR19
      (pins J8-20 U18-5)
    )
    (net MCUMEMADDR13
      (pins J8-14 U12-7)
    )
    (net A19
      (pins U20-5 U7-12)
    )
    (net "unconnected-(J4-DAT1-Pad8)"
      (pins J4-8)
    )
    (net "unconnected-(J4-DAT2-Pad1)"
      (pins J4-1)
    )
    (net "Net-(U8-IO23)"
      (pins U9-23 U8-23 R10-2)
    )
    (class kicad_default "" "/MCU CE" "/MCU OE" "/MCU WE" A0 A1 A10 A11 A12
      A13 A14 A15 A16 A17 A18 A19 A2 A3 A4 A5 A6 A7 A8 A9 DATA0 DATA1 DATA2
      DATA3 DATA4 DATA5 DATA6 DATA7 GND H_CLK H_VISIBLE MCUMEMADDR0 MCUMEMADDR1
      MCUMEMADDR10 MCUMEMADDR11 MCUMEMADDR12 MCUMEMADDR13 MCUMEMADDR14 MCUMEMADDR15
      MCUMEMADDR16 MCUMEMADDR17 MCUMEMADDR18 MCUMEMADDR19 MCUMEMADDR2 MCUMEMADDR3
      MCUMEMADDR4 MCUMEMADDR5 MCUMEMADDR6 MCUMEMADDR7 MCUMEMADDR8 MCUMEMADDR9
      MEMADDR0 MEMADDR1 MEMADDR10 MEMADDR11 MEMADDR12 MEMADDR13 MEMADDR14
      MEMADDR15 MEMADDR16 MEMADDR17 MEMADDR18 MEMADDR19 MEMADDR2 MEMADDR3
      MEMADDR4 MEMADDR5 MEMADDR6 MEMADDR7 MEMADDR8 MEMADDR9 "Net-(J1-Pin_11)"
      "Net-(J1-Pin_12)" "Net-(J1-Pin_13)" "Net-(J1-Pin_14)" "Net-(J1-Pin_15)"
      "Net-(J1-Pin_16)" "Net-(J1-Pin_2)" "Net-(J1-Pin_3)" "Net-(J1-Pin_4)"
      "Net-(J1-Pin_5)" "Net-(J3-Pad1)" "Net-(J3-Pad13)" "Net-(J3-Pad14)" "Net-(J3-Pad2)"
      "Net-(J3-Pad3)" "Net-(J6-Pin_2)" "Net-(U1-~{WE})" "Net-(U10-TC)" "Net-(U11-CE)"
      "Net-(U16-Pad8)" "Net-(U2-B0)" "Net-(U2-B1)" "Net-(U2-B2)" "Net-(U2-B3)"
      "Net-(U2-B4)" "Net-(U2-B5)" "Net-(U2-B6)" "Net-(U2-B7)" "Net-(U3-TC)"
      "Net-(U3-~{MR})" "Net-(U5-Q0)" "Net-(U5-TC)" "Net-(U6-TC)" "Net-(U8-IO23)"
      PWR RESOLUTION V_FRONT_PORCH "unconnected-(J3-Pad11)" "unconnected-(J3-Pad12)"
      "unconnected-(J3-Pad15)" "unconnected-(J3-Pad4)" "unconnected-(J3-Pad9)"
      "unconnected-(J4-DAT1-Pad8)" "unconnected-(J4-DAT2-Pad1)" "unconnected-(U1-NC-Pad15)"
      "unconnected-(U1-NC-Pad16)" "unconnected-(U1-NC-Pad29)" "unconnected-(U1-NC-Pad30)"
      "unconnected-(U1-NC-Pad37)" "unconnected-(U1-NC-Pad38)" "unconnected-(U1-NC-Pad7)"
      "unconnected-(U1-NC-Pad8)" "unconnected-(U10-D0-Pad3)" "unconnected-(U10-D1-Pad4)"
      "unconnected-(U10-D2-Pad5)" "unconnected-(U10-D3-Pad6)" "unconnected-(U15-Pad10)"
      "unconnected-(U15-Pad11)" "unconnected-(U15-Pad12)" "unconnected-(U15-Pad13)"
      "unconnected-(U15-Pad4)" "unconnected-(U15-Pad5)" "unconnected-(U15-Pad6)"
      "unconnected-(U15-Pad8)" "unconnected-(U15-Pad9)" "unconnected-(U16-Pad11)"
      "unconnected-(U16-Pad12)" "unconnected-(U16-Pad13)" "unconnected-(U16-Pad4)"
      "unconnected-(U16-Pad5)" "unconnected-(U16-Pad6)" "unconnected-(U17-Pad1)"
      "unconnected-(U17-Pad10)" "unconnected-(U17-Pad11)" "unconnected-(U17-Pad12)"
      "unconnected-(U17-Pad13)" "unconnected-(U17-Pad2)" "unconnected-(U17-Pad3)"
      "unconnected-(U17-Pad8)" "unconnected-(U17-Pad9)" "unconnected-(U18-A4-Pad6)"
      "unconnected-(U18-A5-Pad7)" "unconnected-(U18-A6-Pad8)" "unconnected-(U18-A7-Pad9)"
      "unconnected-(U18-B4-Pad14)" "unconnected-(U18-B5-Pad13)" "unconnected-(U18-B6-Pad12)"
      "unconnected-(U18-B7-Pad11)" "unconnected-(U19-Pad10)" "unconnected-(U19-Pad11)"
      "unconnected-(U19-Pad12)" "unconnected-(U19-Pad13)" "unconnected-(U19-Pad8)"
      "unconnected-(U19-Pad9)" "unconnected-(U20-A4-Pad6)" "unconnected-(U20-A5-Pad7)"
      "unconnected-(U20-A6-Pad8)" "unconnected-(U20-A7-Pad9)" "unconnected-(U20-B4-Pad14)"
      "unconnected-(U20-B5-Pad13)" "unconnected-(U20-B6-Pad12)" "unconnected-(U20-B7-Pad11)"
      "unconnected-(U3-D0-Pad3)" "unconnected-(U3-D1-Pad4)" "unconnected-(U3-D2-Pad5)"
      "unconnected-(U3-D3-Pad6)" "unconnected-(U4-D0-Pad3)" "unconnected-(U4-D1-Pad4)"
      "unconnected-(U4-D2-Pad5)" "unconnected-(U4-D3-Pad6)" "unconnected-(U4-Q2-Pad12)"
      "unconnected-(U4-Q3-Pad11)" "unconnected-(U4-TC-Pad15)" "unconnected-(U5-D0-Pad3)"
      "unconnected-(U5-D1-Pad4)" "unconnected-(U5-D2-Pad5)" "unconnected-(U5-D3-Pad6)"
      "unconnected-(U6-D0-Pad3)" "unconnected-(U6-D1-Pad4)" "unconnected-(U6-D2-Pad5)"
      "unconnected-(U6-D3-Pad6)" "unconnected-(U7-D0-Pad3)" "unconnected-(U7-D1-Pad4)"
      "unconnected-(U7-D2-Pad5)" "unconnected-(U7-D3-Pad6)" "unconnected-(U7-Q3-Pad11)"
      "unconnected-(U7-TC-Pad15)" "unconnected-(U8-I11-Pad11)" "unconnected-(U8-I13-Pad13)"
      "unconnected-(U8-IO14-Pad14)" "unconnected-(U8-IO15-Pad15)" "unconnected-(U8-IO17-Pad17)"
      "unconnected-(U8-IO19-Pad19)" "unconnected-(U8-IO21-Pad21)" "unconnected-(U8-IO22-Pad22)"
      "unconnected-(U9-I13-Pad13)" "unconnected-(U9-IO17-Pad17)" "unconnected-(U9-IO18-Pad18)"
      "unconnected-(U9-IO19-Pad19)" "unconnected-(U9-IO22-Pad22)" "unconnected-(X1-NC-Pad1)"
      "~{H_SYNC}" "~{MCU OE}" "~{OE}" "~{SCREEN_VISIBLE}" "~{TIMING ADDR}"
      "~{VGA_OUT}" "~{V_RESET}" "~{V_SYNC}" "~{V_VISIBLE}"
      (circuit
        (use_via Via[0-3]_600:300_um)
      )
      (rule
        (width 200)
        (clearance 200)
      )
    )
  )
  (wiring
  )
)
