#ifndef INCLUDED_CYFITTERIAR_INC
#define INCLUDED_CYFITTERIAR_INC
    INCLUDE cydeviceiar_trm.inc

/* PWM_1_cy_m0s8_tcpwm_1 */
PWM_1_cy_m0s8_tcpwm_1__CC EQU CYREG_TCPWM_CNT0_CC
PWM_1_cy_m0s8_tcpwm_1__CC_BUFF EQU CYREG_TCPWM_CNT0_CC_BUFF
PWM_1_cy_m0s8_tcpwm_1__COUNTER EQU CYREG_TCPWM_CNT0_COUNTER
PWM_1_cy_m0s8_tcpwm_1__CTRL EQU CYREG_TCPWM_CNT0_CTRL
PWM_1_cy_m0s8_tcpwm_1__INTR EQU CYREG_TCPWM_CNT0_INTR
PWM_1_cy_m0s8_tcpwm_1__INTR_MASK EQU CYREG_TCPWM_CNT0_INTR_MASK
PWM_1_cy_m0s8_tcpwm_1__INTR_MASKED EQU CYREG_TCPWM_CNT0_INTR_MASKED
PWM_1_cy_m0s8_tcpwm_1__INTR_SET EQU CYREG_TCPWM_CNT0_INTR_SET
PWM_1_cy_m0s8_tcpwm_1__PERIOD EQU CYREG_TCPWM_CNT0_PERIOD
PWM_1_cy_m0s8_tcpwm_1__PERIOD_BUFF EQU CYREG_TCPWM_CNT0_PERIOD_BUFF
PWM_1_cy_m0s8_tcpwm_1__STATUS EQU CYREG_TCPWM_CNT0_STATUS
PWM_1_cy_m0s8_tcpwm_1__TCPWM_CMD EQU CYREG_TCPWM_CMD
PWM_1_cy_m0s8_tcpwm_1__TCPWM_CMDCAPTURE_MASK EQU 0x01
PWM_1_cy_m0s8_tcpwm_1__TCPWM_CMDCAPTURE_SHIFT EQU 0
PWM_1_cy_m0s8_tcpwm_1__TCPWM_CMDRELOAD_MASK EQU 0x100
PWM_1_cy_m0s8_tcpwm_1__TCPWM_CMDRELOAD_SHIFT EQU 8
PWM_1_cy_m0s8_tcpwm_1__TCPWM_CMDSTART_MASK EQU 0x1000000
PWM_1_cy_m0s8_tcpwm_1__TCPWM_CMDSTART_SHIFT EQU 24
PWM_1_cy_m0s8_tcpwm_1__TCPWM_CMDSTOP_MASK EQU 0x10000
PWM_1_cy_m0s8_tcpwm_1__TCPWM_CMDSTOP_SHIFT EQU 16
PWM_1_cy_m0s8_tcpwm_1__TCPWM_CTRL EQU CYREG_TCPWM_CTRL
PWM_1_cy_m0s8_tcpwm_1__TCPWM_CTRL_MASK EQU 0x01
PWM_1_cy_m0s8_tcpwm_1__TCPWM_CTRL_SHIFT EQU 0
PWM_1_cy_m0s8_tcpwm_1__TCPWM_INTR_CAUSE EQU CYREG_TCPWM_INTR_CAUSE
PWM_1_cy_m0s8_tcpwm_1__TCPWM_INTR_CAUSE_MASK EQU 0x01
PWM_1_cy_m0s8_tcpwm_1__TCPWM_INTR_CAUSE_SHIFT EQU 0
PWM_1_cy_m0s8_tcpwm_1__TCPWM_NUMBER EQU 0
PWM_1_cy_m0s8_tcpwm_1__TR_CTRL0 EQU CYREG_TCPWM_CNT0_TR_CTRL0
PWM_1_cy_m0s8_tcpwm_1__TR_CTRL1 EQU CYREG_TCPWM_CNT0_TR_CTRL1
PWM_1_cy_m0s8_tcpwm_1__TR_CTRL2 EQU CYREG_TCPWM_CNT0_TR_CTRL2

/* UART_1_rx */
UART_1_rx__0__DM__MASK EQU 0x07
UART_1_rx__0__DM__SHIFT EQU 0
UART_1_rx__0__DR EQU CYREG_PRT4_DR
UART_1_rx__0__HSIOM EQU CYREG_HSIOM_PORT_SEL4
UART_1_rx__0__HSIOM_GPIO EQU 0
UART_1_rx__0__HSIOM_I2C EQU 14
UART_1_rx__0__HSIOM_I2C_SCL EQU 14
UART_1_rx__0__HSIOM_MASK EQU 0x0000000F
UART_1_rx__0__HSIOM_SHIFT EQU 0
UART_1_rx__0__HSIOM_SPI EQU 15
UART_1_rx__0__HSIOM_SPI_MOSI EQU 15
UART_1_rx__0__HSIOM_UART EQU 9
UART_1_rx__0__HSIOM_UART_RX EQU 9
UART_1_rx__0__INTCFG EQU CYREG_PRT4_INTCFG
UART_1_rx__0__INTSTAT EQU CYREG_PRT4_INTSTAT
UART_1_rx__0__MASK EQU 0x01
UART_1_rx__0__PC EQU CYREG_PRT4_PC
UART_1_rx__0__PC2 EQU CYREG_PRT4_PC2
UART_1_rx__0__PORT EQU 4
UART_1_rx__0__PS EQU CYREG_PRT4_PS
UART_1_rx__0__SHIFT EQU 0
UART_1_rx__DR EQU CYREG_PRT4_DR
UART_1_rx__INTCFG EQU CYREG_PRT4_INTCFG
UART_1_rx__INTSTAT EQU CYREG_PRT4_INTSTAT
UART_1_rx__MASK EQU 0x01
UART_1_rx__PC EQU CYREG_PRT4_PC
UART_1_rx__PC2 EQU CYREG_PRT4_PC2
UART_1_rx__PORT EQU 4
UART_1_rx__PS EQU CYREG_PRT4_PS
UART_1_rx__SHIFT EQU 0

/* UART_1_SCB */
UART_1_SCB__BIST_CONTROL EQU CYREG_SCB0_BIST_CONTROL
UART_1_SCB__BIST_DATA EQU CYREG_SCB0_BIST_DATA
UART_1_SCB__CTRL EQU CYREG_SCB0_CTRL
UART_1_SCB__EZ_DATA00 EQU CYREG_SCB0_EZ_DATA00
UART_1_SCB__EZ_DATA01 EQU CYREG_SCB0_EZ_DATA01
UART_1_SCB__EZ_DATA02 EQU CYREG_SCB0_EZ_DATA02
UART_1_SCB__EZ_DATA03 EQU CYREG_SCB0_EZ_DATA03
UART_1_SCB__EZ_DATA04 EQU CYREG_SCB0_EZ_DATA04
UART_1_SCB__EZ_DATA05 EQU CYREG_SCB0_EZ_DATA05
UART_1_SCB__EZ_DATA06 EQU CYREG_SCB0_EZ_DATA06
UART_1_SCB__EZ_DATA07 EQU CYREG_SCB0_EZ_DATA07
UART_1_SCB__EZ_DATA08 EQU CYREG_SCB0_EZ_DATA08
UART_1_SCB__EZ_DATA09 EQU CYREG_SCB0_EZ_DATA09
UART_1_SCB__EZ_DATA10 EQU CYREG_SCB0_EZ_DATA10
UART_1_SCB__EZ_DATA11 EQU CYREG_SCB0_EZ_DATA11
UART_1_SCB__EZ_DATA12 EQU CYREG_SCB0_EZ_DATA12
UART_1_SCB__EZ_DATA13 EQU CYREG_SCB0_EZ_DATA13
UART_1_SCB__EZ_DATA14 EQU CYREG_SCB0_EZ_DATA14
UART_1_SCB__EZ_DATA15 EQU CYREG_SCB0_EZ_DATA15
UART_1_SCB__EZ_DATA16 EQU CYREG_SCB0_EZ_DATA16
UART_1_SCB__EZ_DATA17 EQU CYREG_SCB0_EZ_DATA17
UART_1_SCB__EZ_DATA18 EQU CYREG_SCB0_EZ_DATA18
UART_1_SCB__EZ_DATA19 EQU CYREG_SCB0_EZ_DATA19
UART_1_SCB__EZ_DATA20 EQU CYREG_SCB0_EZ_DATA20
UART_1_SCB__EZ_DATA21 EQU CYREG_SCB0_EZ_DATA21
UART_1_SCB__EZ_DATA22 EQU CYREG_SCB0_EZ_DATA22
UART_1_SCB__EZ_DATA23 EQU CYREG_SCB0_EZ_DATA23
UART_1_SCB__EZ_DATA24 EQU CYREG_SCB0_EZ_DATA24
UART_1_SCB__EZ_DATA25 EQU CYREG_SCB0_EZ_DATA25
UART_1_SCB__EZ_DATA26 EQU CYREG_SCB0_EZ_DATA26
UART_1_SCB__EZ_DATA27 EQU CYREG_SCB0_EZ_DATA27
UART_1_SCB__EZ_DATA28 EQU CYREG_SCB0_EZ_DATA28
UART_1_SCB__EZ_DATA29 EQU CYREG_SCB0_EZ_DATA29
UART_1_SCB__EZ_DATA30 EQU CYREG_SCB0_EZ_DATA30
UART_1_SCB__EZ_DATA31 EQU CYREG_SCB0_EZ_DATA31
UART_1_SCB__I2C_CFG EQU CYREG_SCB0_I2C_CFG
UART_1_SCB__I2C_CTRL EQU CYREG_SCB0_I2C_CTRL
UART_1_SCB__I2C_M_CMD EQU CYREG_SCB0_I2C_M_CMD
UART_1_SCB__I2C_S_CMD EQU CYREG_SCB0_I2C_S_CMD
UART_1_SCB__I2C_STATUS EQU CYREG_SCB0_I2C_STATUS
UART_1_SCB__INTR_CAUSE EQU CYREG_SCB0_INTR_CAUSE
UART_1_SCB__INTR_I2C_EC EQU CYREG_SCB0_INTR_I2C_EC
UART_1_SCB__INTR_I2C_EC_MASK EQU CYREG_SCB0_INTR_I2C_EC_MASK
UART_1_SCB__INTR_I2C_EC_MASKED EQU CYREG_SCB0_INTR_I2C_EC_MASKED
UART_1_SCB__INTR_M EQU CYREG_SCB0_INTR_M
UART_1_SCB__INTR_M_MASK EQU CYREG_SCB0_INTR_M_MASK
UART_1_SCB__INTR_M_MASKED EQU CYREG_SCB0_INTR_M_MASKED
UART_1_SCB__INTR_M_SET EQU CYREG_SCB0_INTR_M_SET
UART_1_SCB__INTR_RX EQU CYREG_SCB0_INTR_RX
UART_1_SCB__INTR_RX_MASK EQU CYREG_SCB0_INTR_RX_MASK
UART_1_SCB__INTR_RX_MASKED EQU CYREG_SCB0_INTR_RX_MASKED
UART_1_SCB__INTR_RX_SET EQU CYREG_SCB0_INTR_RX_SET
UART_1_SCB__INTR_S EQU CYREG_SCB0_INTR_S
UART_1_SCB__INTR_S_MASK EQU CYREG_SCB0_INTR_S_MASK
UART_1_SCB__INTR_S_MASKED EQU CYREG_SCB0_INTR_S_MASKED
UART_1_SCB__INTR_S_SET EQU CYREG_SCB0_INTR_S_SET
UART_1_SCB__INTR_SPI_EC EQU CYREG_SCB0_INTR_SPI_EC
UART_1_SCB__INTR_SPI_EC_MASK EQU CYREG_SCB0_INTR_SPI_EC_MASK
UART_1_SCB__INTR_SPI_EC_MASKED EQU CYREG_SCB0_INTR_SPI_EC_MASKED
UART_1_SCB__INTR_TX EQU CYREG_SCB0_INTR_TX
UART_1_SCB__INTR_TX_MASK EQU CYREG_SCB0_INTR_TX_MASK
UART_1_SCB__INTR_TX_MASKED EQU CYREG_SCB0_INTR_TX_MASKED
UART_1_SCB__INTR_TX_SET EQU CYREG_SCB0_INTR_TX_SET
UART_1_SCB__RX_CTRL EQU CYREG_SCB0_RX_CTRL
UART_1_SCB__RX_FIFO_CTRL EQU CYREG_SCB0_RX_FIFO_CTRL
UART_1_SCB__RX_FIFO_RD EQU CYREG_SCB0_RX_FIFO_RD
UART_1_SCB__RX_FIFO_RD_SILENT EQU CYREG_SCB0_RX_FIFO_RD_SILENT
UART_1_SCB__RX_FIFO_STATUS EQU CYREG_SCB0_RX_FIFO_STATUS
UART_1_SCB__RX_MATCH EQU CYREG_SCB0_RX_MATCH
UART_1_SCB__SPI_CTRL EQU CYREG_SCB0_SPI_CTRL
UART_1_SCB__SPI_STATUS EQU CYREG_SCB0_SPI_STATUS
UART_1_SCB__SS0_POSISTION EQU 0
UART_1_SCB__SS1_POSISTION EQU 1
UART_1_SCB__SS2_POSISTION EQU 2
UART_1_SCB__SS3_POSISTION EQU 3
UART_1_SCB__STATUS EQU CYREG_SCB0_STATUS
UART_1_SCB__TX_CTRL EQU CYREG_SCB0_TX_CTRL
UART_1_SCB__TX_FIFO_CTRL EQU CYREG_SCB0_TX_FIFO_CTRL
UART_1_SCB__TX_FIFO_STATUS EQU CYREG_SCB0_TX_FIFO_STATUS
UART_1_SCB__TX_FIFO_WR EQU CYREG_SCB0_TX_FIFO_WR
UART_1_SCB__UART_CTRL EQU CYREG_SCB0_UART_CTRL
UART_1_SCB__UART_RX_CTRL EQU CYREG_SCB0_UART_RX_CTRL
UART_1_SCB__UART_RX_STATUS EQU CYREG_SCB0_UART_RX_STATUS
UART_1_SCB__UART_TX_CTRL EQU CYREG_SCB0_UART_TX_CTRL

/* UART_1_SCBCLK */
UART_1_SCBCLK__DIVIDER_MASK EQU 0x0000FFFF
UART_1_SCBCLK__ENABLE EQU CYREG_CLK_DIVIDER_B00
UART_1_SCBCLK__ENABLE_MASK EQU 0x80000000
UART_1_SCBCLK__MASK EQU 0x80000000
UART_1_SCBCLK__REGISTER EQU CYREG_CLK_DIVIDER_B00

/* UART_1_tx */
UART_1_tx__0__DM__MASK EQU 0x38
UART_1_tx__0__DM__SHIFT EQU 3
UART_1_tx__0__DR EQU CYREG_PRT4_DR
UART_1_tx__0__HSIOM EQU CYREG_HSIOM_PORT_SEL4
UART_1_tx__0__HSIOM_GPIO EQU 0
UART_1_tx__0__HSIOM_I2C EQU 14
UART_1_tx__0__HSIOM_I2C_SDA EQU 14
UART_1_tx__0__HSIOM_MASK EQU 0x000000F0
UART_1_tx__0__HSIOM_SHIFT EQU 4
UART_1_tx__0__HSIOM_SPI EQU 15
UART_1_tx__0__HSIOM_SPI_MISO EQU 15
UART_1_tx__0__HSIOM_UART EQU 9
UART_1_tx__0__HSIOM_UART_TX EQU 9
UART_1_tx__0__INTCFG EQU CYREG_PRT4_INTCFG
UART_1_tx__0__INTSTAT EQU CYREG_PRT4_INTSTAT
UART_1_tx__0__MASK EQU 0x02
UART_1_tx__0__PC EQU CYREG_PRT4_PC
UART_1_tx__0__PC2 EQU CYREG_PRT4_PC2
UART_1_tx__0__PORT EQU 4
UART_1_tx__0__PS EQU CYREG_PRT4_PS
UART_1_tx__0__SHIFT EQU 1
UART_1_tx__DR EQU CYREG_PRT4_DR
UART_1_tx__INTCFG EQU CYREG_PRT4_INTCFG
UART_1_tx__INTSTAT EQU CYREG_PRT4_INTSTAT
UART_1_tx__MASK EQU 0x02
UART_1_tx__PC EQU CYREG_PRT4_PC
UART_1_tx__PC2 EQU CYREG_PRT4_PC2
UART_1_tx__PORT EQU 4
UART_1_tx__PS EQU CYREG_PRT4_PS
UART_1_tx__SHIFT EQU 1

/* ADC_JOY_cy_psoc4_sar */
ADC_JOY_cy_psoc4_sar__SAR_ANA_TRIM EQU CYREG_SAR_ANA_TRIM
ADC_JOY_cy_psoc4_sar__SAR_CHAN_CONFIG00 EQU CYREG_SAR_CHAN_CONFIG00
ADC_JOY_cy_psoc4_sar__SAR_CHAN_CONFIG01 EQU CYREG_SAR_CHAN_CONFIG01
ADC_JOY_cy_psoc4_sar__SAR_CHAN_CONFIG02 EQU CYREG_SAR_CHAN_CONFIG02
ADC_JOY_cy_psoc4_sar__SAR_CHAN_CONFIG03 EQU CYREG_SAR_CHAN_CONFIG03
ADC_JOY_cy_psoc4_sar__SAR_CHAN_CONFIG04 EQU CYREG_SAR_CHAN_CONFIG04
ADC_JOY_cy_psoc4_sar__SAR_CHAN_CONFIG05 EQU CYREG_SAR_CHAN_CONFIG05
ADC_JOY_cy_psoc4_sar__SAR_CHAN_CONFIG06 EQU CYREG_SAR_CHAN_CONFIG06
ADC_JOY_cy_psoc4_sar__SAR_CHAN_CONFIG07 EQU CYREG_SAR_CHAN_CONFIG07
ADC_JOY_cy_psoc4_sar__SAR_CHAN_EN EQU CYREG_SAR_CHAN_EN
ADC_JOY_cy_psoc4_sar__SAR_CHAN_RESULT_VALID EQU CYREG_SAR_CHAN_RESULT_VALID
ADC_JOY_cy_psoc4_sar__SAR_CHAN_RESULT00 EQU CYREG_SAR_CHAN_RESULT00
ADC_JOY_cy_psoc4_sar__SAR_CHAN_RESULT01 EQU CYREG_SAR_CHAN_RESULT01
ADC_JOY_cy_psoc4_sar__SAR_CHAN_RESULT02 EQU CYREG_SAR_CHAN_RESULT02
ADC_JOY_cy_psoc4_sar__SAR_CHAN_RESULT03 EQU CYREG_SAR_CHAN_RESULT03
ADC_JOY_cy_psoc4_sar__SAR_CHAN_RESULT04 EQU CYREG_SAR_CHAN_RESULT04
ADC_JOY_cy_psoc4_sar__SAR_CHAN_RESULT05 EQU CYREG_SAR_CHAN_RESULT05
ADC_JOY_cy_psoc4_sar__SAR_CHAN_RESULT06 EQU CYREG_SAR_CHAN_RESULT06
ADC_JOY_cy_psoc4_sar__SAR_CHAN_RESULT07 EQU CYREG_SAR_CHAN_RESULT07
ADC_JOY_cy_psoc4_sar__SAR_CHAN_WORK_VALID EQU CYREG_SAR_CHAN_WORK_VALID
ADC_JOY_cy_psoc4_sar__SAR_CHAN_WORK00 EQU CYREG_SAR_CHAN_WORK00
ADC_JOY_cy_psoc4_sar__SAR_CHAN_WORK01 EQU CYREG_SAR_CHAN_WORK01
ADC_JOY_cy_psoc4_sar__SAR_CHAN_WORK02 EQU CYREG_SAR_CHAN_WORK02
ADC_JOY_cy_psoc4_sar__SAR_CHAN_WORK03 EQU CYREG_SAR_CHAN_WORK03
ADC_JOY_cy_psoc4_sar__SAR_CHAN_WORK04 EQU CYREG_SAR_CHAN_WORK04
ADC_JOY_cy_psoc4_sar__SAR_CHAN_WORK05 EQU CYREG_SAR_CHAN_WORK05
ADC_JOY_cy_psoc4_sar__SAR_CHAN_WORK06 EQU CYREG_SAR_CHAN_WORK06
ADC_JOY_cy_psoc4_sar__SAR_CHAN_WORK07 EQU CYREG_SAR_CHAN_WORK07
ADC_JOY_cy_psoc4_sar__SAR_CTRL EQU CYREG_SAR_CTRL
ADC_JOY_cy_psoc4_sar__SAR_DFT_CTRL EQU CYREG_SAR_DFT_CTRL
ADC_JOY_cy_psoc4_sar__SAR_INTR EQU CYREG_SAR_INTR
ADC_JOY_cy_psoc4_sar__SAR_INTR_CAUSE EQU CYREG_SAR_INTR_CAUSE
ADC_JOY_cy_psoc4_sar__SAR_INTR_MASK EQU CYREG_SAR_INTR_MASK
ADC_JOY_cy_psoc4_sar__SAR_INTR_MASKED EQU CYREG_SAR_INTR_MASKED
ADC_JOY_cy_psoc4_sar__SAR_INTR_SET EQU CYREG_SAR_INTR_SET
ADC_JOY_cy_psoc4_sar__SAR_MUX_SWITCH_HW_CTRL EQU CYREG_SAR_MUX_SWITCH_HW_CTRL
ADC_JOY_cy_psoc4_sar__SAR_MUX_SWITCH0 EQU CYREG_SAR_MUX_SWITCH0
ADC_JOY_cy_psoc4_sar__SAR_NUMBER EQU 0
ADC_JOY_cy_psoc4_sar__SAR_PUMP_CTRL EQU CYREG_SAR_PUMP_CTRL
ADC_JOY_cy_psoc4_sar__SAR_RANGE_COND EQU CYREG_SAR_RANGE_COND
ADC_JOY_cy_psoc4_sar__SAR_RANGE_INTR EQU CYREG_SAR_RANGE_INTR
ADC_JOY_cy_psoc4_sar__SAR_RANGE_INTR_MASK EQU CYREG_SAR_RANGE_INTR_MASK
ADC_JOY_cy_psoc4_sar__SAR_RANGE_INTR_MASKED EQU CYREG_SAR_RANGE_INTR_MASKED
ADC_JOY_cy_psoc4_sar__SAR_RANGE_INTR_SET EQU CYREG_SAR_RANGE_INTR_SET
ADC_JOY_cy_psoc4_sar__SAR_RANGE_THRES EQU CYREG_SAR_RANGE_THRES
ADC_JOY_cy_psoc4_sar__SAR_SAMPLE_CTRL EQU CYREG_SAR_SAMPLE_CTRL
ADC_JOY_cy_psoc4_sar__SAR_SAMPLE_TIME01 EQU CYREG_SAR_SAMPLE_TIME01
ADC_JOY_cy_psoc4_sar__SAR_SAMPLE_TIME23 EQU CYREG_SAR_SAMPLE_TIME23
ADC_JOY_cy_psoc4_sar__SAR_SATURATE_INTR EQU CYREG_SAR_SATURATE_INTR
ADC_JOY_cy_psoc4_sar__SAR_SATURATE_INTR_MASK EQU CYREG_SAR_SATURATE_INTR_MASK
ADC_JOY_cy_psoc4_sar__SAR_SATURATE_INTR_MASKED EQU CYREG_SAR_SATURATE_INTR_MASKED
ADC_JOY_cy_psoc4_sar__SAR_SATURATE_INTR_SET EQU CYREG_SAR_SATURATE_INTR_SET
ADC_JOY_cy_psoc4_sar__SAR_START_CTRL EQU CYREG_SAR_START_CTRL
ADC_JOY_cy_psoc4_sar__SAR_STATUS EQU CYREG_SAR_STATUS
ADC_JOY_cy_psoc4_sar__SAR_WOUNDING EQU CYREG_SAR_WOUNDING

/* ADC_JOY_cy_psoc4_sarmux_8 */
ADC_JOY_cy_psoc4_sarmux_8__CH_0_PIN EQU 0
ADC_JOY_cy_psoc4_sarmux_8__CH_0_PORT EQU 0
ADC_JOY_cy_psoc4_sarmux_8__CH_1_PIN EQU 7
ADC_JOY_cy_psoc4_sarmux_8__CH_1_PORT EQU 0
ADC_JOY_cy_psoc4_sarmux_8__CH_2_PIN EQU 2
ADC_JOY_cy_psoc4_sarmux_8__CH_2_PORT EQU 0
ADC_JOY_cy_psoc4_sarmux_8__CH_3_PIN EQU 5
ADC_JOY_cy_psoc4_sarmux_8__CH_3_PORT EQU 0
ADC_JOY_cy_psoc4_sarmux_8__CH_4_PIN EQU 4
ADC_JOY_cy_psoc4_sarmux_8__CH_4_PORT EQU 0
ADC_JOY_cy_psoc4_sarmux_8__CH_5_PIN EQU 3
ADC_JOY_cy_psoc4_sarmux_8__CH_5_PORT EQU 0
ADC_JOY_cy_psoc4_sarmux_8__SAR_CHAN_CONFIG00 EQU CYREG_SAR_CHAN_CONFIG00
ADC_JOY_cy_psoc4_sarmux_8__SAR_CHAN_CONFIG01 EQU CYREG_SAR_CHAN_CONFIG01
ADC_JOY_cy_psoc4_sarmux_8__SAR_CHAN_CONFIG02 EQU CYREG_SAR_CHAN_CONFIG02
ADC_JOY_cy_psoc4_sarmux_8__SAR_CHAN_CONFIG03 EQU CYREG_SAR_CHAN_CONFIG03
ADC_JOY_cy_psoc4_sarmux_8__SAR_CHAN_CONFIG04 EQU CYREG_SAR_CHAN_CONFIG04
ADC_JOY_cy_psoc4_sarmux_8__SAR_CHAN_CONFIG05 EQU CYREG_SAR_CHAN_CONFIG05
ADC_JOY_cy_psoc4_sarmux_8__SAR_CHAN_CONFIG06 EQU CYREG_SAR_CHAN_CONFIG06
ADC_JOY_cy_psoc4_sarmux_8__SAR_CHAN_CONFIG07 EQU CYREG_SAR_CHAN_CONFIG07
ADC_JOY_cy_psoc4_sarmux_8__SAR_CHAN_EN EQU CYREG_SAR_CHAN_EN
ADC_JOY_cy_psoc4_sarmux_8__SAR_CHAN_RESULT_VALID EQU CYREG_SAR_CHAN_RESULT_VALID
ADC_JOY_cy_psoc4_sarmux_8__SAR_CHAN_RESULT00 EQU CYREG_SAR_CHAN_RESULT00
ADC_JOY_cy_psoc4_sarmux_8__SAR_CHAN_RESULT01 EQU CYREG_SAR_CHAN_RESULT01
ADC_JOY_cy_psoc4_sarmux_8__SAR_CHAN_RESULT02 EQU CYREG_SAR_CHAN_RESULT02
ADC_JOY_cy_psoc4_sarmux_8__SAR_CHAN_RESULT03 EQU CYREG_SAR_CHAN_RESULT03
ADC_JOY_cy_psoc4_sarmux_8__SAR_CHAN_RESULT04 EQU CYREG_SAR_CHAN_RESULT04
ADC_JOY_cy_psoc4_sarmux_8__SAR_CHAN_RESULT05 EQU CYREG_SAR_CHAN_RESULT05
ADC_JOY_cy_psoc4_sarmux_8__SAR_CHAN_RESULT06 EQU CYREG_SAR_CHAN_RESULT06
ADC_JOY_cy_psoc4_sarmux_8__SAR_CHAN_RESULT07 EQU CYREG_SAR_CHAN_RESULT07
ADC_JOY_cy_psoc4_sarmux_8__SAR_CHAN_WORK_VALID EQU CYREG_SAR_CHAN_WORK_VALID
ADC_JOY_cy_psoc4_sarmux_8__SAR_CHAN_WORK00 EQU CYREG_SAR_CHAN_WORK00
ADC_JOY_cy_psoc4_sarmux_8__SAR_CHAN_WORK01 EQU CYREG_SAR_CHAN_WORK01
ADC_JOY_cy_psoc4_sarmux_8__SAR_CHAN_WORK02 EQU CYREG_SAR_CHAN_WORK02
ADC_JOY_cy_psoc4_sarmux_8__SAR_CHAN_WORK03 EQU CYREG_SAR_CHAN_WORK03
ADC_JOY_cy_psoc4_sarmux_8__SAR_CHAN_WORK04 EQU CYREG_SAR_CHAN_WORK04
ADC_JOY_cy_psoc4_sarmux_8__SAR_CHAN_WORK05 EQU CYREG_SAR_CHAN_WORK05
ADC_JOY_cy_psoc4_sarmux_8__SAR_CHAN_WORK06 EQU CYREG_SAR_CHAN_WORK06
ADC_JOY_cy_psoc4_sarmux_8__SAR_CHAN_WORK07 EQU CYREG_SAR_CHAN_WORK07
ADC_JOY_cy_psoc4_sarmux_8__SAR_INJ_CHAN_CONFIG EQU CYREG_SAR_INJ_CHAN_CONFIG
ADC_JOY_cy_psoc4_sarmux_8__SAR_INJ_RESULT EQU CYREG_SAR_INJ_RESULT
ADC_JOY_cy_psoc4_sarmux_8__SAR_MUX_SWITCH_HW_CTRL EQU CYREG_SAR_MUX_SWITCH_HW_CTRL
ADC_JOY_cy_psoc4_sarmux_8__SAR_MUX_SWITCH0 EQU CYREG_SAR_MUX_SWITCH0
ADC_JOY_cy_psoc4_sarmux_8__SAR_START_CTRL EQU CYREG_SAR_START_CTRL
ADC_JOY_cy_psoc4_sarmux_8__VNEG EQU 0

/* ADC_JOY_intClock */
ADC_JOY_intClock__DIVIDER_MASK EQU 0x0000FFFF
ADC_JOY_intClock__ENABLE EQU CYREG_CLK_DIVIDER_A00
ADC_JOY_intClock__ENABLE_MASK EQU 0x80000000
ADC_JOY_intClock__MASK EQU 0x80000000
ADC_JOY_intClock__REGISTER EQU CYREG_CLK_DIVIDER_A00

/* ADC_JOY_IRQ */
ADC_JOY_IRQ__INTC_CLR_EN_REG EQU CYREG_CM0_ICER
ADC_JOY_IRQ__INTC_CLR_PD_REG EQU CYREG_CM0_ICPR
ADC_JOY_IRQ__INTC_MASK EQU 0x4000
ADC_JOY_IRQ__INTC_NUMBER EQU 14
ADC_JOY_IRQ__INTC_PRIOR_MASK EQU 0xC00000
ADC_JOY_IRQ__INTC_PRIOR_NUM EQU 3
ADC_JOY_IRQ__INTC_PRIOR_REG EQU CYREG_CM0_IPR3
ADC_JOY_IRQ__INTC_SET_EN_REG EQU CYREG_CM0_ISER
ADC_JOY_IRQ__INTC_SET_PD_REG EQU CYREG_CM0_ISPR

/* Clock_1 */
Clock_1__DIVIDER_MASK EQU 0x0000FFFF
Clock_1__ENABLE EQU CYREG_CLK_DIVIDER_C00
Clock_1__ENABLE_MASK EQU 0x80000000
Clock_1__MASK EQU 0x80000000
Clock_1__REGISTER EQU CYREG_CLK_DIVIDER_C00

/* Pin_BUT */
Pin_BUT__0__DM__MASK EQU 0xE00000
Pin_BUT__0__DM__SHIFT EQU 21
Pin_BUT__0__DR EQU CYREG_PRT0_DR
Pin_BUT__0__HSIOM EQU CYREG_HSIOM_PORT_SEL0
Pin_BUT__0__HSIOM_MASK EQU 0xF0000000
Pin_BUT__0__HSIOM_SHIFT EQU 28
Pin_BUT__0__INTCFG EQU CYREG_PRT0_INTCFG
Pin_BUT__0__INTSTAT EQU CYREG_PRT0_INTSTAT
Pin_BUT__0__MASK EQU 0x80
Pin_BUT__0__PA__CFG0 EQU CYREG_UDB_PA0_CFG0
Pin_BUT__0__PA__CFG1 EQU CYREG_UDB_PA0_CFG1
Pin_BUT__0__PA__CFG10 EQU CYREG_UDB_PA0_CFG10
Pin_BUT__0__PA__CFG11 EQU CYREG_UDB_PA0_CFG11
Pin_BUT__0__PA__CFG12 EQU CYREG_UDB_PA0_CFG12
Pin_BUT__0__PA__CFG13 EQU CYREG_UDB_PA0_CFG13
Pin_BUT__0__PA__CFG14 EQU CYREG_UDB_PA0_CFG14
Pin_BUT__0__PA__CFG2 EQU CYREG_UDB_PA0_CFG2
Pin_BUT__0__PA__CFG3 EQU CYREG_UDB_PA0_CFG3
Pin_BUT__0__PA__CFG4 EQU CYREG_UDB_PA0_CFG4
Pin_BUT__0__PA__CFG5 EQU CYREG_UDB_PA0_CFG5
Pin_BUT__0__PA__CFG6 EQU CYREG_UDB_PA0_CFG6
Pin_BUT__0__PA__CFG7 EQU CYREG_UDB_PA0_CFG7
Pin_BUT__0__PA__CFG8 EQU CYREG_UDB_PA0_CFG8
Pin_BUT__0__PA__CFG9 EQU CYREG_UDB_PA0_CFG9
Pin_BUT__0__PC EQU CYREG_PRT0_PC
Pin_BUT__0__PC2 EQU CYREG_PRT0_PC2
Pin_BUT__0__PORT EQU 0
Pin_BUT__0__PS EQU CYREG_PRT0_PS
Pin_BUT__0__SHIFT EQU 7
Pin_BUT__DR EQU CYREG_PRT0_DR
Pin_BUT__INTCFG EQU CYREG_PRT0_INTCFG
Pin_BUT__INTSTAT EQU CYREG_PRT0_INTSTAT
Pin_BUT__MASK EQU 0x80
Pin_BUT__PA__CFG0 EQU CYREG_UDB_PA0_CFG0
Pin_BUT__PA__CFG1 EQU CYREG_UDB_PA0_CFG1
Pin_BUT__PA__CFG10 EQU CYREG_UDB_PA0_CFG10
Pin_BUT__PA__CFG11 EQU CYREG_UDB_PA0_CFG11
Pin_BUT__PA__CFG12 EQU CYREG_UDB_PA0_CFG12
Pin_BUT__PA__CFG13 EQU CYREG_UDB_PA0_CFG13
Pin_BUT__PA__CFG14 EQU CYREG_UDB_PA0_CFG14
Pin_BUT__PA__CFG2 EQU CYREG_UDB_PA0_CFG2
Pin_BUT__PA__CFG3 EQU CYREG_UDB_PA0_CFG3
Pin_BUT__PA__CFG4 EQU CYREG_UDB_PA0_CFG4
Pin_BUT__PA__CFG5 EQU CYREG_UDB_PA0_CFG5
Pin_BUT__PA__CFG6 EQU CYREG_UDB_PA0_CFG6
Pin_BUT__PA__CFG7 EQU CYREG_UDB_PA0_CFG7
Pin_BUT__PA__CFG8 EQU CYREG_UDB_PA0_CFG8
Pin_BUT__PA__CFG9 EQU CYREG_UDB_PA0_CFG9
Pin_BUT__PC EQU CYREG_PRT0_PC
Pin_BUT__PC2 EQU CYREG_PRT0_PC2
Pin_BUT__PORT EQU 0
Pin_BUT__PS EQU CYREG_PRT0_PS
Pin_BUT__SHIFT EQU 7

/* Pin_B_A */
Pin_B_A__0__DM__MASK EQU 0x07
Pin_B_A__0__DM__SHIFT EQU 0
Pin_B_A__0__DR EQU CYREG_PRT0_DR
Pin_B_A__0__HSIOM EQU CYREG_HSIOM_PORT_SEL0
Pin_B_A__0__HSIOM_MASK EQU 0x0000000F
Pin_B_A__0__HSIOM_SHIFT EQU 0
Pin_B_A__0__INTCFG EQU CYREG_PRT0_INTCFG
Pin_B_A__0__INTSTAT EQU CYREG_PRT0_INTSTAT
Pin_B_A__0__MASK EQU 0x01
Pin_B_A__0__PA__CFG0 EQU CYREG_UDB_PA0_CFG0
Pin_B_A__0__PA__CFG1 EQU CYREG_UDB_PA0_CFG1
Pin_B_A__0__PA__CFG10 EQU CYREG_UDB_PA0_CFG10
Pin_B_A__0__PA__CFG11 EQU CYREG_UDB_PA0_CFG11
Pin_B_A__0__PA__CFG12 EQU CYREG_UDB_PA0_CFG12
Pin_B_A__0__PA__CFG13 EQU CYREG_UDB_PA0_CFG13
Pin_B_A__0__PA__CFG14 EQU CYREG_UDB_PA0_CFG14
Pin_B_A__0__PA__CFG2 EQU CYREG_UDB_PA0_CFG2
Pin_B_A__0__PA__CFG3 EQU CYREG_UDB_PA0_CFG3
Pin_B_A__0__PA__CFG4 EQU CYREG_UDB_PA0_CFG4
Pin_B_A__0__PA__CFG5 EQU CYREG_UDB_PA0_CFG5
Pin_B_A__0__PA__CFG6 EQU CYREG_UDB_PA0_CFG6
Pin_B_A__0__PA__CFG7 EQU CYREG_UDB_PA0_CFG7
Pin_B_A__0__PA__CFG8 EQU CYREG_UDB_PA0_CFG8
Pin_B_A__0__PA__CFG9 EQU CYREG_UDB_PA0_CFG9
Pin_B_A__0__PC EQU CYREG_PRT0_PC
Pin_B_A__0__PC2 EQU CYREG_PRT0_PC2
Pin_B_A__0__PORT EQU 0
Pin_B_A__0__PS EQU CYREG_PRT0_PS
Pin_B_A__0__SHIFT EQU 0
Pin_B_A__DR EQU CYREG_PRT0_DR
Pin_B_A__INTCFG EQU CYREG_PRT0_INTCFG
Pin_B_A__INTSTAT EQU CYREG_PRT0_INTSTAT
Pin_B_A__MASK EQU 0x01
Pin_B_A__PA__CFG0 EQU CYREG_UDB_PA0_CFG0
Pin_B_A__PA__CFG1 EQU CYREG_UDB_PA0_CFG1
Pin_B_A__PA__CFG10 EQU CYREG_UDB_PA0_CFG10
Pin_B_A__PA__CFG11 EQU CYREG_UDB_PA0_CFG11
Pin_B_A__PA__CFG12 EQU CYREG_UDB_PA0_CFG12
Pin_B_A__PA__CFG13 EQU CYREG_UDB_PA0_CFG13
Pin_B_A__PA__CFG14 EQU CYREG_UDB_PA0_CFG14
Pin_B_A__PA__CFG2 EQU CYREG_UDB_PA0_CFG2
Pin_B_A__PA__CFG3 EQU CYREG_UDB_PA0_CFG3
Pin_B_A__PA__CFG4 EQU CYREG_UDB_PA0_CFG4
Pin_B_A__PA__CFG5 EQU CYREG_UDB_PA0_CFG5
Pin_B_A__PA__CFG6 EQU CYREG_UDB_PA0_CFG6
Pin_B_A__PA__CFG7 EQU CYREG_UDB_PA0_CFG7
Pin_B_A__PA__CFG8 EQU CYREG_UDB_PA0_CFG8
Pin_B_A__PA__CFG9 EQU CYREG_UDB_PA0_CFG9
Pin_B_A__PC EQU CYREG_PRT0_PC
Pin_B_A__PC2 EQU CYREG_PRT0_PC2
Pin_B_A__PORT EQU 0
Pin_B_A__PS EQU CYREG_PRT0_PS
Pin_B_A__SHIFT EQU 0

/* Pin_B_B */
Pin_B_B__0__DM__MASK EQU 0xE00
Pin_B_B__0__DM__SHIFT EQU 9
Pin_B_B__0__DR EQU CYREG_PRT1_DR
Pin_B_B__0__HSIOM EQU CYREG_HSIOM_PORT_SEL1
Pin_B_B__0__HSIOM_MASK EQU 0x0000F000
Pin_B_B__0__HSIOM_SHIFT EQU 12
Pin_B_B__0__INTCFG EQU CYREG_PRT1_INTCFG
Pin_B_B__0__INTSTAT EQU CYREG_PRT1_INTSTAT
Pin_B_B__0__MASK EQU 0x08
Pin_B_B__0__PA__CFG0 EQU CYREG_UDB_PA1_CFG0
Pin_B_B__0__PA__CFG1 EQU CYREG_UDB_PA1_CFG1
Pin_B_B__0__PA__CFG10 EQU CYREG_UDB_PA1_CFG10
Pin_B_B__0__PA__CFG11 EQU CYREG_UDB_PA1_CFG11
Pin_B_B__0__PA__CFG12 EQU CYREG_UDB_PA1_CFG12
Pin_B_B__0__PA__CFG13 EQU CYREG_UDB_PA1_CFG13
Pin_B_B__0__PA__CFG14 EQU CYREG_UDB_PA1_CFG14
Pin_B_B__0__PA__CFG2 EQU CYREG_UDB_PA1_CFG2
Pin_B_B__0__PA__CFG3 EQU CYREG_UDB_PA1_CFG3
Pin_B_B__0__PA__CFG4 EQU CYREG_UDB_PA1_CFG4
Pin_B_B__0__PA__CFG5 EQU CYREG_UDB_PA1_CFG5
Pin_B_B__0__PA__CFG6 EQU CYREG_UDB_PA1_CFG6
Pin_B_B__0__PA__CFG7 EQU CYREG_UDB_PA1_CFG7
Pin_B_B__0__PA__CFG8 EQU CYREG_UDB_PA1_CFG8
Pin_B_B__0__PA__CFG9 EQU CYREG_UDB_PA1_CFG9
Pin_B_B__0__PC EQU CYREG_PRT1_PC
Pin_B_B__0__PC2 EQU CYREG_PRT1_PC2
Pin_B_B__0__PORT EQU 1
Pin_B_B__0__PS EQU CYREG_PRT1_PS
Pin_B_B__0__SHIFT EQU 3
Pin_B_B__DR EQU CYREG_PRT1_DR
Pin_B_B__INTCFG EQU CYREG_PRT1_INTCFG
Pin_B_B__INTSTAT EQU CYREG_PRT1_INTSTAT
Pin_B_B__MASK EQU 0x08
Pin_B_B__PA__CFG0 EQU CYREG_UDB_PA1_CFG0
Pin_B_B__PA__CFG1 EQU CYREG_UDB_PA1_CFG1
Pin_B_B__PA__CFG10 EQU CYREG_UDB_PA1_CFG10
Pin_B_B__PA__CFG11 EQU CYREG_UDB_PA1_CFG11
Pin_B_B__PA__CFG12 EQU CYREG_UDB_PA1_CFG12
Pin_B_B__PA__CFG13 EQU CYREG_UDB_PA1_CFG13
Pin_B_B__PA__CFG14 EQU CYREG_UDB_PA1_CFG14
Pin_B_B__PA__CFG2 EQU CYREG_UDB_PA1_CFG2
Pin_B_B__PA__CFG3 EQU CYREG_UDB_PA1_CFG3
Pin_B_B__PA__CFG4 EQU CYREG_UDB_PA1_CFG4
Pin_B_B__PA__CFG5 EQU CYREG_UDB_PA1_CFG5
Pin_B_B__PA__CFG6 EQU CYREG_UDB_PA1_CFG6
Pin_B_B__PA__CFG7 EQU CYREG_UDB_PA1_CFG7
Pin_B_B__PA__CFG8 EQU CYREG_UDB_PA1_CFG8
Pin_B_B__PA__CFG9 EQU CYREG_UDB_PA1_CFG9
Pin_B_B__PC EQU CYREG_PRT1_PC
Pin_B_B__PC2 EQU CYREG_PRT1_PC2
Pin_B_B__PORT EQU 1
Pin_B_B__PS EQU CYREG_PRT1_PS
Pin_B_B__SHIFT EQU 3

/* Pin_B_X */
Pin_B_X__0__DM__MASK EQU 0x38000
Pin_B_X__0__DM__SHIFT EQU 15
Pin_B_X__0__DR EQU CYREG_PRT1_DR
Pin_B_X__0__HSIOM EQU CYREG_HSIOM_PORT_SEL1
Pin_B_X__0__HSIOM_MASK EQU 0x00F00000
Pin_B_X__0__HSIOM_SHIFT EQU 20
Pin_B_X__0__INTCFG EQU CYREG_PRT1_INTCFG
Pin_B_X__0__INTSTAT EQU CYREG_PRT1_INTSTAT
Pin_B_X__0__MASK EQU 0x20
Pin_B_X__0__PA__CFG0 EQU CYREG_UDB_PA1_CFG0
Pin_B_X__0__PA__CFG1 EQU CYREG_UDB_PA1_CFG1
Pin_B_X__0__PA__CFG10 EQU CYREG_UDB_PA1_CFG10
Pin_B_X__0__PA__CFG11 EQU CYREG_UDB_PA1_CFG11
Pin_B_X__0__PA__CFG12 EQU CYREG_UDB_PA1_CFG12
Pin_B_X__0__PA__CFG13 EQU CYREG_UDB_PA1_CFG13
Pin_B_X__0__PA__CFG14 EQU CYREG_UDB_PA1_CFG14
Pin_B_X__0__PA__CFG2 EQU CYREG_UDB_PA1_CFG2
Pin_B_X__0__PA__CFG3 EQU CYREG_UDB_PA1_CFG3
Pin_B_X__0__PA__CFG4 EQU CYREG_UDB_PA1_CFG4
Pin_B_X__0__PA__CFG5 EQU CYREG_UDB_PA1_CFG5
Pin_B_X__0__PA__CFG6 EQU CYREG_UDB_PA1_CFG6
Pin_B_X__0__PA__CFG7 EQU CYREG_UDB_PA1_CFG7
Pin_B_X__0__PA__CFG8 EQU CYREG_UDB_PA1_CFG8
Pin_B_X__0__PA__CFG9 EQU CYREG_UDB_PA1_CFG9
Pin_B_X__0__PC EQU CYREG_PRT1_PC
Pin_B_X__0__PC2 EQU CYREG_PRT1_PC2
Pin_B_X__0__PORT EQU 1
Pin_B_X__0__PS EQU CYREG_PRT1_PS
Pin_B_X__0__SHIFT EQU 5
Pin_B_X__DR EQU CYREG_PRT1_DR
Pin_B_X__INTCFG EQU CYREG_PRT1_INTCFG
Pin_B_X__INTSTAT EQU CYREG_PRT1_INTSTAT
Pin_B_X__MASK EQU 0x20
Pin_B_X__PA__CFG0 EQU CYREG_UDB_PA1_CFG0
Pin_B_X__PA__CFG1 EQU CYREG_UDB_PA1_CFG1
Pin_B_X__PA__CFG10 EQU CYREG_UDB_PA1_CFG10
Pin_B_X__PA__CFG11 EQU CYREG_UDB_PA1_CFG11
Pin_B_X__PA__CFG12 EQU CYREG_UDB_PA1_CFG12
Pin_B_X__PA__CFG13 EQU CYREG_UDB_PA1_CFG13
Pin_B_X__PA__CFG14 EQU CYREG_UDB_PA1_CFG14
Pin_B_X__PA__CFG2 EQU CYREG_UDB_PA1_CFG2
Pin_B_X__PA__CFG3 EQU CYREG_UDB_PA1_CFG3
Pin_B_X__PA__CFG4 EQU CYREG_UDB_PA1_CFG4
Pin_B_X__PA__CFG5 EQU CYREG_UDB_PA1_CFG5
Pin_B_X__PA__CFG6 EQU CYREG_UDB_PA1_CFG6
Pin_B_X__PA__CFG7 EQU CYREG_UDB_PA1_CFG7
Pin_B_X__PA__CFG8 EQU CYREG_UDB_PA1_CFG8
Pin_B_X__PA__CFG9 EQU CYREG_UDB_PA1_CFG9
Pin_B_X__PC EQU CYREG_PRT1_PC
Pin_B_X__PC2 EQU CYREG_PRT1_PC2
Pin_B_X__PORT EQU 1
Pin_B_X__PS EQU CYREG_PRT1_PS
Pin_B_X__SHIFT EQU 5

/* Pin_B_Y */
Pin_B_Y__0__DM__MASK EQU 0x07
Pin_B_Y__0__DM__SHIFT EQU 0
Pin_B_Y__0__DR EQU CYREG_PRT1_DR
Pin_B_Y__0__HSIOM EQU CYREG_HSIOM_PORT_SEL1
Pin_B_Y__0__HSIOM_MASK EQU 0x0000000F
Pin_B_Y__0__HSIOM_SHIFT EQU 0
Pin_B_Y__0__INTCFG EQU CYREG_PRT1_INTCFG
Pin_B_Y__0__INTSTAT EQU CYREG_PRT1_INTSTAT
Pin_B_Y__0__MASK EQU 0x01
Pin_B_Y__0__PA__CFG0 EQU CYREG_UDB_PA1_CFG0
Pin_B_Y__0__PA__CFG1 EQU CYREG_UDB_PA1_CFG1
Pin_B_Y__0__PA__CFG10 EQU CYREG_UDB_PA1_CFG10
Pin_B_Y__0__PA__CFG11 EQU CYREG_UDB_PA1_CFG11
Pin_B_Y__0__PA__CFG12 EQU CYREG_UDB_PA1_CFG12
Pin_B_Y__0__PA__CFG13 EQU CYREG_UDB_PA1_CFG13
Pin_B_Y__0__PA__CFG14 EQU CYREG_UDB_PA1_CFG14
Pin_B_Y__0__PA__CFG2 EQU CYREG_UDB_PA1_CFG2
Pin_B_Y__0__PA__CFG3 EQU CYREG_UDB_PA1_CFG3
Pin_B_Y__0__PA__CFG4 EQU CYREG_UDB_PA1_CFG4
Pin_B_Y__0__PA__CFG5 EQU CYREG_UDB_PA1_CFG5
Pin_B_Y__0__PA__CFG6 EQU CYREG_UDB_PA1_CFG6
Pin_B_Y__0__PA__CFG7 EQU CYREG_UDB_PA1_CFG7
Pin_B_Y__0__PA__CFG8 EQU CYREG_UDB_PA1_CFG8
Pin_B_Y__0__PA__CFG9 EQU CYREG_UDB_PA1_CFG9
Pin_B_Y__0__PC EQU CYREG_PRT1_PC
Pin_B_Y__0__PC2 EQU CYREG_PRT1_PC2
Pin_B_Y__0__PORT EQU 1
Pin_B_Y__0__PS EQU CYREG_PRT1_PS
Pin_B_Y__0__SHIFT EQU 0
Pin_B_Y__DR EQU CYREG_PRT1_DR
Pin_B_Y__INTCFG EQU CYREG_PRT1_INTCFG
Pin_B_Y__INTSTAT EQU CYREG_PRT1_INTSTAT
Pin_B_Y__MASK EQU 0x01
Pin_B_Y__PA__CFG0 EQU CYREG_UDB_PA1_CFG0
Pin_B_Y__PA__CFG1 EQU CYREG_UDB_PA1_CFG1
Pin_B_Y__PA__CFG10 EQU CYREG_UDB_PA1_CFG10
Pin_B_Y__PA__CFG11 EQU CYREG_UDB_PA1_CFG11
Pin_B_Y__PA__CFG12 EQU CYREG_UDB_PA1_CFG12
Pin_B_Y__PA__CFG13 EQU CYREG_UDB_PA1_CFG13
Pin_B_Y__PA__CFG14 EQU CYREG_UDB_PA1_CFG14
Pin_B_Y__PA__CFG2 EQU CYREG_UDB_PA1_CFG2
Pin_B_Y__PA__CFG3 EQU CYREG_UDB_PA1_CFG3
Pin_B_Y__PA__CFG4 EQU CYREG_UDB_PA1_CFG4
Pin_B_Y__PA__CFG5 EQU CYREG_UDB_PA1_CFG5
Pin_B_Y__PA__CFG6 EQU CYREG_UDB_PA1_CFG6
Pin_B_Y__PA__CFG7 EQU CYREG_UDB_PA1_CFG7
Pin_B_Y__PA__CFG8 EQU CYREG_UDB_PA1_CFG8
Pin_B_Y__PA__CFG9 EQU CYREG_UDB_PA1_CFG9
Pin_B_Y__PC EQU CYREG_PRT1_PC
Pin_B_Y__PC2 EQU CYREG_PRT1_PC2
Pin_B_Y__PORT EQU 1
Pin_B_Y__PS EQU CYREG_PRT1_PS
Pin_B_Y__SHIFT EQU 0

/* Pin_LED */
Pin_LED__0__DM__MASK EQU 0x1C0000
Pin_LED__0__DM__SHIFT EQU 18
Pin_LED__0__DR EQU CYREG_PRT1_DR
Pin_LED__0__HSIOM EQU CYREG_HSIOM_PORT_SEL1
Pin_LED__0__HSIOM_MASK EQU 0x0F000000
Pin_LED__0__HSIOM_SHIFT EQU 24
Pin_LED__0__INTCFG EQU CYREG_PRT1_INTCFG
Pin_LED__0__INTSTAT EQU CYREG_PRT1_INTSTAT
Pin_LED__0__MASK EQU 0x40
Pin_LED__0__PA__CFG0 EQU CYREG_UDB_PA1_CFG0
Pin_LED__0__PA__CFG1 EQU CYREG_UDB_PA1_CFG1
Pin_LED__0__PA__CFG10 EQU CYREG_UDB_PA1_CFG10
Pin_LED__0__PA__CFG11 EQU CYREG_UDB_PA1_CFG11
Pin_LED__0__PA__CFG12 EQU CYREG_UDB_PA1_CFG12
Pin_LED__0__PA__CFG13 EQU CYREG_UDB_PA1_CFG13
Pin_LED__0__PA__CFG14 EQU CYREG_UDB_PA1_CFG14
Pin_LED__0__PA__CFG2 EQU CYREG_UDB_PA1_CFG2
Pin_LED__0__PA__CFG3 EQU CYREG_UDB_PA1_CFG3
Pin_LED__0__PA__CFG4 EQU CYREG_UDB_PA1_CFG4
Pin_LED__0__PA__CFG5 EQU CYREG_UDB_PA1_CFG5
Pin_LED__0__PA__CFG6 EQU CYREG_UDB_PA1_CFG6
Pin_LED__0__PA__CFG7 EQU CYREG_UDB_PA1_CFG7
Pin_LED__0__PA__CFG8 EQU CYREG_UDB_PA1_CFG8
Pin_LED__0__PA__CFG9 EQU CYREG_UDB_PA1_CFG9
Pin_LED__0__PC EQU CYREG_PRT1_PC
Pin_LED__0__PC2 EQU CYREG_PRT1_PC2
Pin_LED__0__PORT EQU 1
Pin_LED__0__PS EQU CYREG_PRT1_PS
Pin_LED__0__SHIFT EQU 6
Pin_LED__DR EQU CYREG_PRT1_DR
Pin_LED__INTCFG EQU CYREG_PRT1_INTCFG
Pin_LED__INTSTAT EQU CYREG_PRT1_INTSTAT
Pin_LED__MASK EQU 0x40
Pin_LED__PA__CFG0 EQU CYREG_UDB_PA1_CFG0
Pin_LED__PA__CFG1 EQU CYREG_UDB_PA1_CFG1
Pin_LED__PA__CFG10 EQU CYREG_UDB_PA1_CFG10
Pin_LED__PA__CFG11 EQU CYREG_UDB_PA1_CFG11
Pin_LED__PA__CFG12 EQU CYREG_UDB_PA1_CFG12
Pin_LED__PA__CFG13 EQU CYREG_UDB_PA1_CFG13
Pin_LED__PA__CFG14 EQU CYREG_UDB_PA1_CFG14
Pin_LED__PA__CFG2 EQU CYREG_UDB_PA1_CFG2
Pin_LED__PA__CFG3 EQU CYREG_UDB_PA1_CFG3
Pin_LED__PA__CFG4 EQU CYREG_UDB_PA1_CFG4
Pin_LED__PA__CFG5 EQU CYREG_UDB_PA1_CFG5
Pin_LED__PA__CFG6 EQU CYREG_UDB_PA1_CFG6
Pin_LED__PA__CFG7 EQU CYREG_UDB_PA1_CFG7
Pin_LED__PA__CFG8 EQU CYREG_UDB_PA1_CFG8
Pin_LED__PA__CFG9 EQU CYREG_UDB_PA1_CFG9
Pin_LED__PC EQU CYREG_PRT1_PC
Pin_LED__PC2 EQU CYREG_PRT1_PC2
Pin_LED__PORT EQU 1
Pin_LED__PS EQU CYREG_PRT1_PS
Pin_LED__SHIFT EQU 6

/* Pin_J0_AX */
Pin_J0_AX__0__DM__MASK EQU 0x07
Pin_J0_AX__0__DM__SHIFT EQU 0
Pin_J0_AX__0__DR EQU CYREG_PRT2_DR
Pin_J0_AX__0__HSIOM EQU CYREG_HSIOM_PORT_SEL2
Pin_J0_AX__0__HSIOM_MASK EQU 0x0000000F
Pin_J0_AX__0__HSIOM_SHIFT EQU 0
Pin_J0_AX__0__INTCFG EQU CYREG_PRT2_INTCFG
Pin_J0_AX__0__INTSTAT EQU CYREG_PRT2_INTSTAT
Pin_J0_AX__0__MASK EQU 0x01
Pin_J0_AX__0__PA__CFG0 EQU CYREG_UDB_PA2_CFG0
Pin_J0_AX__0__PA__CFG1 EQU CYREG_UDB_PA2_CFG1
Pin_J0_AX__0__PA__CFG10 EQU CYREG_UDB_PA2_CFG10
Pin_J0_AX__0__PA__CFG11 EQU CYREG_UDB_PA2_CFG11
Pin_J0_AX__0__PA__CFG12 EQU CYREG_UDB_PA2_CFG12
Pin_J0_AX__0__PA__CFG13 EQU CYREG_UDB_PA2_CFG13
Pin_J0_AX__0__PA__CFG14 EQU CYREG_UDB_PA2_CFG14
Pin_J0_AX__0__PA__CFG2 EQU CYREG_UDB_PA2_CFG2
Pin_J0_AX__0__PA__CFG3 EQU CYREG_UDB_PA2_CFG3
Pin_J0_AX__0__PA__CFG4 EQU CYREG_UDB_PA2_CFG4
Pin_J0_AX__0__PA__CFG5 EQU CYREG_UDB_PA2_CFG5
Pin_J0_AX__0__PA__CFG6 EQU CYREG_UDB_PA2_CFG6
Pin_J0_AX__0__PA__CFG7 EQU CYREG_UDB_PA2_CFG7
Pin_J0_AX__0__PA__CFG8 EQU CYREG_UDB_PA2_CFG8
Pin_J0_AX__0__PA__CFG9 EQU CYREG_UDB_PA2_CFG9
Pin_J0_AX__0__PC EQU CYREG_PRT2_PC
Pin_J0_AX__0__PC2 EQU CYREG_PRT2_PC2
Pin_J0_AX__0__PORT EQU 2
Pin_J0_AX__0__PS EQU CYREG_PRT2_PS
Pin_J0_AX__0__SHIFT EQU 0
Pin_J0_AX__DR EQU CYREG_PRT2_DR
Pin_J0_AX__INTCFG EQU CYREG_PRT2_INTCFG
Pin_J0_AX__INTSTAT EQU CYREG_PRT2_INTSTAT
Pin_J0_AX__MASK EQU 0x01
Pin_J0_AX__PA__CFG0 EQU CYREG_UDB_PA2_CFG0
Pin_J0_AX__PA__CFG1 EQU CYREG_UDB_PA2_CFG1
Pin_J0_AX__PA__CFG10 EQU CYREG_UDB_PA2_CFG10
Pin_J0_AX__PA__CFG11 EQU CYREG_UDB_PA2_CFG11
Pin_J0_AX__PA__CFG12 EQU CYREG_UDB_PA2_CFG12
Pin_J0_AX__PA__CFG13 EQU CYREG_UDB_PA2_CFG13
Pin_J0_AX__PA__CFG14 EQU CYREG_UDB_PA2_CFG14
Pin_J0_AX__PA__CFG2 EQU CYREG_UDB_PA2_CFG2
Pin_J0_AX__PA__CFG3 EQU CYREG_UDB_PA2_CFG3
Pin_J0_AX__PA__CFG4 EQU CYREG_UDB_PA2_CFG4
Pin_J0_AX__PA__CFG5 EQU CYREG_UDB_PA2_CFG5
Pin_J0_AX__PA__CFG6 EQU CYREG_UDB_PA2_CFG6
Pin_J0_AX__PA__CFG7 EQU CYREG_UDB_PA2_CFG7
Pin_J0_AX__PA__CFG8 EQU CYREG_UDB_PA2_CFG8
Pin_J0_AX__PA__CFG9 EQU CYREG_UDB_PA2_CFG9
Pin_J0_AX__PC EQU CYREG_PRT2_PC
Pin_J0_AX__PC2 EQU CYREG_PRT2_PC2
Pin_J0_AX__PORT EQU 2
Pin_J0_AX__PS EQU CYREG_PRT2_PS
Pin_J0_AX__SHIFT EQU 0

/* Pin_J0_AY */
Pin_J0_AY__0__DM__MASK EQU 0xE00000
Pin_J0_AY__0__DM__SHIFT EQU 21
Pin_J0_AY__0__DR EQU CYREG_PRT2_DR
Pin_J0_AY__0__HSIOM EQU CYREG_HSIOM_PORT_SEL2
Pin_J0_AY__0__HSIOM_MASK EQU 0xF0000000
Pin_J0_AY__0__HSIOM_SHIFT EQU 28
Pin_J0_AY__0__INTCFG EQU CYREG_PRT2_INTCFG
Pin_J0_AY__0__INTSTAT EQU CYREG_PRT2_INTSTAT
Pin_J0_AY__0__MASK EQU 0x80
Pin_J0_AY__0__PA__CFG0 EQU CYREG_UDB_PA2_CFG0
Pin_J0_AY__0__PA__CFG1 EQU CYREG_UDB_PA2_CFG1
Pin_J0_AY__0__PA__CFG10 EQU CYREG_UDB_PA2_CFG10
Pin_J0_AY__0__PA__CFG11 EQU CYREG_UDB_PA2_CFG11
Pin_J0_AY__0__PA__CFG12 EQU CYREG_UDB_PA2_CFG12
Pin_J0_AY__0__PA__CFG13 EQU CYREG_UDB_PA2_CFG13
Pin_J0_AY__0__PA__CFG14 EQU CYREG_UDB_PA2_CFG14
Pin_J0_AY__0__PA__CFG2 EQU CYREG_UDB_PA2_CFG2
Pin_J0_AY__0__PA__CFG3 EQU CYREG_UDB_PA2_CFG3
Pin_J0_AY__0__PA__CFG4 EQU CYREG_UDB_PA2_CFG4
Pin_J0_AY__0__PA__CFG5 EQU CYREG_UDB_PA2_CFG5
Pin_J0_AY__0__PA__CFG6 EQU CYREG_UDB_PA2_CFG6
Pin_J0_AY__0__PA__CFG7 EQU CYREG_UDB_PA2_CFG7
Pin_J0_AY__0__PA__CFG8 EQU CYREG_UDB_PA2_CFG8
Pin_J0_AY__0__PA__CFG9 EQU CYREG_UDB_PA2_CFG9
Pin_J0_AY__0__PC EQU CYREG_PRT2_PC
Pin_J0_AY__0__PC2 EQU CYREG_PRT2_PC2
Pin_J0_AY__0__PORT EQU 2
Pin_J0_AY__0__PS EQU CYREG_PRT2_PS
Pin_J0_AY__0__SHIFT EQU 7
Pin_J0_AY__DR EQU CYREG_PRT2_DR
Pin_J0_AY__INTCFG EQU CYREG_PRT2_INTCFG
Pin_J0_AY__INTSTAT EQU CYREG_PRT2_INTSTAT
Pin_J0_AY__MASK EQU 0x80
Pin_J0_AY__PA__CFG0 EQU CYREG_UDB_PA2_CFG0
Pin_J0_AY__PA__CFG1 EQU CYREG_UDB_PA2_CFG1
Pin_J0_AY__PA__CFG10 EQU CYREG_UDB_PA2_CFG10
Pin_J0_AY__PA__CFG11 EQU CYREG_UDB_PA2_CFG11
Pin_J0_AY__PA__CFG12 EQU CYREG_UDB_PA2_CFG12
Pin_J0_AY__PA__CFG13 EQU CYREG_UDB_PA2_CFG13
Pin_J0_AY__PA__CFG14 EQU CYREG_UDB_PA2_CFG14
Pin_J0_AY__PA__CFG2 EQU CYREG_UDB_PA2_CFG2
Pin_J0_AY__PA__CFG3 EQU CYREG_UDB_PA2_CFG3
Pin_J0_AY__PA__CFG4 EQU CYREG_UDB_PA2_CFG4
Pin_J0_AY__PA__CFG5 EQU CYREG_UDB_PA2_CFG5
Pin_J0_AY__PA__CFG6 EQU CYREG_UDB_PA2_CFG6
Pin_J0_AY__PA__CFG7 EQU CYREG_UDB_PA2_CFG7
Pin_J0_AY__PA__CFG8 EQU CYREG_UDB_PA2_CFG8
Pin_J0_AY__PA__CFG9 EQU CYREG_UDB_PA2_CFG9
Pin_J0_AY__PC EQU CYREG_PRT2_PC
Pin_J0_AY__PC2 EQU CYREG_PRT2_PC2
Pin_J0_AY__PORT EQU 2
Pin_J0_AY__PS EQU CYREG_PRT2_PS
Pin_J0_AY__SHIFT EQU 7

/* Pin_J1_AX */
Pin_J1_AX__0__DM__MASK EQU 0x1C0
Pin_J1_AX__0__DM__SHIFT EQU 6
Pin_J1_AX__0__DR EQU CYREG_PRT2_DR
Pin_J1_AX__0__HSIOM EQU CYREG_HSIOM_PORT_SEL2
Pin_J1_AX__0__HSIOM_MASK EQU 0x00000F00
Pin_J1_AX__0__HSIOM_SHIFT EQU 8
Pin_J1_AX__0__INTCFG EQU CYREG_PRT2_INTCFG
Pin_J1_AX__0__INTSTAT EQU CYREG_PRT2_INTSTAT
Pin_J1_AX__0__MASK EQU 0x04
Pin_J1_AX__0__PA__CFG0 EQU CYREG_UDB_PA2_CFG0
Pin_J1_AX__0__PA__CFG1 EQU CYREG_UDB_PA2_CFG1
Pin_J1_AX__0__PA__CFG10 EQU CYREG_UDB_PA2_CFG10
Pin_J1_AX__0__PA__CFG11 EQU CYREG_UDB_PA2_CFG11
Pin_J1_AX__0__PA__CFG12 EQU CYREG_UDB_PA2_CFG12
Pin_J1_AX__0__PA__CFG13 EQU CYREG_UDB_PA2_CFG13
Pin_J1_AX__0__PA__CFG14 EQU CYREG_UDB_PA2_CFG14
Pin_J1_AX__0__PA__CFG2 EQU CYREG_UDB_PA2_CFG2
Pin_J1_AX__0__PA__CFG3 EQU CYREG_UDB_PA2_CFG3
Pin_J1_AX__0__PA__CFG4 EQU CYREG_UDB_PA2_CFG4
Pin_J1_AX__0__PA__CFG5 EQU CYREG_UDB_PA2_CFG5
Pin_J1_AX__0__PA__CFG6 EQU CYREG_UDB_PA2_CFG6
Pin_J1_AX__0__PA__CFG7 EQU CYREG_UDB_PA2_CFG7
Pin_J1_AX__0__PA__CFG8 EQU CYREG_UDB_PA2_CFG8
Pin_J1_AX__0__PA__CFG9 EQU CYREG_UDB_PA2_CFG9
Pin_J1_AX__0__PC EQU CYREG_PRT2_PC
Pin_J1_AX__0__PC2 EQU CYREG_PRT2_PC2
Pin_J1_AX__0__PORT EQU 2
Pin_J1_AX__0__PS EQU CYREG_PRT2_PS
Pin_J1_AX__0__SHIFT EQU 2
Pin_J1_AX__DR EQU CYREG_PRT2_DR
Pin_J1_AX__INTCFG EQU CYREG_PRT2_INTCFG
Pin_J1_AX__INTSTAT EQU CYREG_PRT2_INTSTAT
Pin_J1_AX__MASK EQU 0x04
Pin_J1_AX__PA__CFG0 EQU CYREG_UDB_PA2_CFG0
Pin_J1_AX__PA__CFG1 EQU CYREG_UDB_PA2_CFG1
Pin_J1_AX__PA__CFG10 EQU CYREG_UDB_PA2_CFG10
Pin_J1_AX__PA__CFG11 EQU CYREG_UDB_PA2_CFG11
Pin_J1_AX__PA__CFG12 EQU CYREG_UDB_PA2_CFG12
Pin_J1_AX__PA__CFG13 EQU CYREG_UDB_PA2_CFG13
Pin_J1_AX__PA__CFG14 EQU CYREG_UDB_PA2_CFG14
Pin_J1_AX__PA__CFG2 EQU CYREG_UDB_PA2_CFG2
Pin_J1_AX__PA__CFG3 EQU CYREG_UDB_PA2_CFG3
Pin_J1_AX__PA__CFG4 EQU CYREG_UDB_PA2_CFG4
Pin_J1_AX__PA__CFG5 EQU CYREG_UDB_PA2_CFG5
Pin_J1_AX__PA__CFG6 EQU CYREG_UDB_PA2_CFG6
Pin_J1_AX__PA__CFG7 EQU CYREG_UDB_PA2_CFG7
Pin_J1_AX__PA__CFG8 EQU CYREG_UDB_PA2_CFG8
Pin_J1_AX__PA__CFG9 EQU CYREG_UDB_PA2_CFG9
Pin_J1_AX__PC EQU CYREG_PRT2_PC
Pin_J1_AX__PC2 EQU CYREG_PRT2_PC2
Pin_J1_AX__PORT EQU 2
Pin_J1_AX__PS EQU CYREG_PRT2_PS
Pin_J1_AX__SHIFT EQU 2

/* Pin_J1_AY */
Pin_J1_AY__0__DM__MASK EQU 0x38000
Pin_J1_AY__0__DM__SHIFT EQU 15
Pin_J1_AY__0__DR EQU CYREG_PRT2_DR
Pin_J1_AY__0__HSIOM EQU CYREG_HSIOM_PORT_SEL2
Pin_J1_AY__0__HSIOM_MASK EQU 0x00F00000
Pin_J1_AY__0__HSIOM_SHIFT EQU 20
Pin_J1_AY__0__INTCFG EQU CYREG_PRT2_INTCFG
Pin_J1_AY__0__INTSTAT EQU CYREG_PRT2_INTSTAT
Pin_J1_AY__0__MASK EQU 0x20
Pin_J1_AY__0__PA__CFG0 EQU CYREG_UDB_PA2_CFG0
Pin_J1_AY__0__PA__CFG1 EQU CYREG_UDB_PA2_CFG1
Pin_J1_AY__0__PA__CFG10 EQU CYREG_UDB_PA2_CFG10
Pin_J1_AY__0__PA__CFG11 EQU CYREG_UDB_PA2_CFG11
Pin_J1_AY__0__PA__CFG12 EQU CYREG_UDB_PA2_CFG12
Pin_J1_AY__0__PA__CFG13 EQU CYREG_UDB_PA2_CFG13
Pin_J1_AY__0__PA__CFG14 EQU CYREG_UDB_PA2_CFG14
Pin_J1_AY__0__PA__CFG2 EQU CYREG_UDB_PA2_CFG2
Pin_J1_AY__0__PA__CFG3 EQU CYREG_UDB_PA2_CFG3
Pin_J1_AY__0__PA__CFG4 EQU CYREG_UDB_PA2_CFG4
Pin_J1_AY__0__PA__CFG5 EQU CYREG_UDB_PA2_CFG5
Pin_J1_AY__0__PA__CFG6 EQU CYREG_UDB_PA2_CFG6
Pin_J1_AY__0__PA__CFG7 EQU CYREG_UDB_PA2_CFG7
Pin_J1_AY__0__PA__CFG8 EQU CYREG_UDB_PA2_CFG8
Pin_J1_AY__0__PA__CFG9 EQU CYREG_UDB_PA2_CFG9
Pin_J1_AY__0__PC EQU CYREG_PRT2_PC
Pin_J1_AY__0__PC2 EQU CYREG_PRT2_PC2
Pin_J1_AY__0__PORT EQU 2
Pin_J1_AY__0__PS EQU CYREG_PRT2_PS
Pin_J1_AY__0__SHIFT EQU 5
Pin_J1_AY__DR EQU CYREG_PRT2_DR
Pin_J1_AY__INTCFG EQU CYREG_PRT2_INTCFG
Pin_J1_AY__INTSTAT EQU CYREG_PRT2_INTSTAT
Pin_J1_AY__MASK EQU 0x20
Pin_J1_AY__PA__CFG0 EQU CYREG_UDB_PA2_CFG0
Pin_J1_AY__PA__CFG1 EQU CYREG_UDB_PA2_CFG1
Pin_J1_AY__PA__CFG10 EQU CYREG_UDB_PA2_CFG10
Pin_J1_AY__PA__CFG11 EQU CYREG_UDB_PA2_CFG11
Pin_J1_AY__PA__CFG12 EQU CYREG_UDB_PA2_CFG12
Pin_J1_AY__PA__CFG13 EQU CYREG_UDB_PA2_CFG13
Pin_J1_AY__PA__CFG14 EQU CYREG_UDB_PA2_CFG14
Pin_J1_AY__PA__CFG2 EQU CYREG_UDB_PA2_CFG2
Pin_J1_AY__PA__CFG3 EQU CYREG_UDB_PA2_CFG3
Pin_J1_AY__PA__CFG4 EQU CYREG_UDB_PA2_CFG4
Pin_J1_AY__PA__CFG5 EQU CYREG_UDB_PA2_CFG5
Pin_J1_AY__PA__CFG6 EQU CYREG_UDB_PA2_CFG6
Pin_J1_AY__PA__CFG7 EQU CYREG_UDB_PA2_CFG7
Pin_J1_AY__PA__CFG8 EQU CYREG_UDB_PA2_CFG8
Pin_J1_AY__PA__CFG9 EQU CYREG_UDB_PA2_CFG9
Pin_J1_AY__PC EQU CYREG_PRT2_PC
Pin_J1_AY__PC2 EQU CYREG_PRT2_PC2
Pin_J1_AY__PORT EQU 2
Pin_J1_AY__PS EQU CYREG_PRT2_PS
Pin_J1_AY__SHIFT EQU 5

/* Pin_B_MENU */
Pin_B_MENU__0__DM__MASK EQU 0x1C0000
Pin_B_MENU__0__DM__SHIFT EQU 18
Pin_B_MENU__0__DR EQU CYREG_PRT0_DR
Pin_B_MENU__0__HSIOM EQU CYREG_HSIOM_PORT_SEL0
Pin_B_MENU__0__HSIOM_MASK EQU 0x0F000000
Pin_B_MENU__0__HSIOM_SHIFT EQU 24
Pin_B_MENU__0__INTCFG EQU CYREG_PRT0_INTCFG
Pin_B_MENU__0__INTSTAT EQU CYREG_PRT0_INTSTAT
Pin_B_MENU__0__MASK EQU 0x40
Pin_B_MENU__0__PA__CFG0 EQU CYREG_UDB_PA0_CFG0
Pin_B_MENU__0__PA__CFG1 EQU CYREG_UDB_PA0_CFG1
Pin_B_MENU__0__PA__CFG10 EQU CYREG_UDB_PA0_CFG10
Pin_B_MENU__0__PA__CFG11 EQU CYREG_UDB_PA0_CFG11
Pin_B_MENU__0__PA__CFG12 EQU CYREG_UDB_PA0_CFG12
Pin_B_MENU__0__PA__CFG13 EQU CYREG_UDB_PA0_CFG13
Pin_B_MENU__0__PA__CFG14 EQU CYREG_UDB_PA0_CFG14
Pin_B_MENU__0__PA__CFG2 EQU CYREG_UDB_PA0_CFG2
Pin_B_MENU__0__PA__CFG3 EQU CYREG_UDB_PA0_CFG3
Pin_B_MENU__0__PA__CFG4 EQU CYREG_UDB_PA0_CFG4
Pin_B_MENU__0__PA__CFG5 EQU CYREG_UDB_PA0_CFG5
Pin_B_MENU__0__PA__CFG6 EQU CYREG_UDB_PA0_CFG6
Pin_B_MENU__0__PA__CFG7 EQU CYREG_UDB_PA0_CFG7
Pin_B_MENU__0__PA__CFG8 EQU CYREG_UDB_PA0_CFG8
Pin_B_MENU__0__PA__CFG9 EQU CYREG_UDB_PA0_CFG9
Pin_B_MENU__0__PC EQU CYREG_PRT0_PC
Pin_B_MENU__0__PC2 EQU CYREG_PRT0_PC2
Pin_B_MENU__0__PORT EQU 0
Pin_B_MENU__0__PS EQU CYREG_PRT0_PS
Pin_B_MENU__0__SHIFT EQU 6
Pin_B_MENU__DR EQU CYREG_PRT0_DR
Pin_B_MENU__INTCFG EQU CYREG_PRT0_INTCFG
Pin_B_MENU__INTSTAT EQU CYREG_PRT0_INTSTAT
Pin_B_MENU__MASK EQU 0x40
Pin_B_MENU__PA__CFG0 EQU CYREG_UDB_PA0_CFG0
Pin_B_MENU__PA__CFG1 EQU CYREG_UDB_PA0_CFG1
Pin_B_MENU__PA__CFG10 EQU CYREG_UDB_PA0_CFG10
Pin_B_MENU__PA__CFG11 EQU CYREG_UDB_PA0_CFG11
Pin_B_MENU__PA__CFG12 EQU CYREG_UDB_PA0_CFG12
Pin_B_MENU__PA__CFG13 EQU CYREG_UDB_PA0_CFG13
Pin_B_MENU__PA__CFG14 EQU CYREG_UDB_PA0_CFG14
Pin_B_MENU__PA__CFG2 EQU CYREG_UDB_PA0_CFG2
Pin_B_MENU__PA__CFG3 EQU CYREG_UDB_PA0_CFG3
Pin_B_MENU__PA__CFG4 EQU CYREG_UDB_PA0_CFG4
Pin_B_MENU__PA__CFG5 EQU CYREG_UDB_PA0_CFG5
Pin_B_MENU__PA__CFG6 EQU CYREG_UDB_PA0_CFG6
Pin_B_MENU__PA__CFG7 EQU CYREG_UDB_PA0_CFG7
Pin_B_MENU__PA__CFG8 EQU CYREG_UDB_PA0_CFG8
Pin_B_MENU__PA__CFG9 EQU CYREG_UDB_PA0_CFG9
Pin_B_MENU__PC EQU CYREG_PRT0_PC
Pin_B_MENU__PC2 EQU CYREG_PRT0_PC2
Pin_B_MENU__PORT EQU 0
Pin_B_MENU__PS EQU CYREG_PRT0_PS
Pin_B_MENU__SHIFT EQU 6

/* Pin_L_TRIG */
Pin_L_TRIG__0__DM__MASK EQU 0x7000
Pin_L_TRIG__0__DM__SHIFT EQU 12
Pin_L_TRIG__0__DR EQU CYREG_PRT2_DR
Pin_L_TRIG__0__HSIOM EQU CYREG_HSIOM_PORT_SEL2
Pin_L_TRIG__0__HSIOM_MASK EQU 0x000F0000
Pin_L_TRIG__0__HSIOM_SHIFT EQU 16
Pin_L_TRIG__0__INTCFG EQU CYREG_PRT2_INTCFG
Pin_L_TRIG__0__INTSTAT EQU CYREG_PRT2_INTSTAT
Pin_L_TRIG__0__MASK EQU 0x10
Pin_L_TRIG__0__PA__CFG0 EQU CYREG_UDB_PA2_CFG0
Pin_L_TRIG__0__PA__CFG1 EQU CYREG_UDB_PA2_CFG1
Pin_L_TRIG__0__PA__CFG10 EQU CYREG_UDB_PA2_CFG10
Pin_L_TRIG__0__PA__CFG11 EQU CYREG_UDB_PA2_CFG11
Pin_L_TRIG__0__PA__CFG12 EQU CYREG_UDB_PA2_CFG12
Pin_L_TRIG__0__PA__CFG13 EQU CYREG_UDB_PA2_CFG13
Pin_L_TRIG__0__PA__CFG14 EQU CYREG_UDB_PA2_CFG14
Pin_L_TRIG__0__PA__CFG2 EQU CYREG_UDB_PA2_CFG2
Pin_L_TRIG__0__PA__CFG3 EQU CYREG_UDB_PA2_CFG3
Pin_L_TRIG__0__PA__CFG4 EQU CYREG_UDB_PA2_CFG4
Pin_L_TRIG__0__PA__CFG5 EQU CYREG_UDB_PA2_CFG5
Pin_L_TRIG__0__PA__CFG6 EQU CYREG_UDB_PA2_CFG6
Pin_L_TRIG__0__PA__CFG7 EQU CYREG_UDB_PA2_CFG7
Pin_L_TRIG__0__PA__CFG8 EQU CYREG_UDB_PA2_CFG8
Pin_L_TRIG__0__PA__CFG9 EQU CYREG_UDB_PA2_CFG9
Pin_L_TRIG__0__PC EQU CYREG_PRT2_PC
Pin_L_TRIG__0__PC2 EQU CYREG_PRT2_PC2
Pin_L_TRIG__0__PORT EQU 2
Pin_L_TRIG__0__PS EQU CYREG_PRT2_PS
Pin_L_TRIG__0__SHIFT EQU 4
Pin_L_TRIG__DR EQU CYREG_PRT2_DR
Pin_L_TRIG__INTCFG EQU CYREG_PRT2_INTCFG
Pin_L_TRIG__INTSTAT EQU CYREG_PRT2_INTSTAT
Pin_L_TRIG__MASK EQU 0x10
Pin_L_TRIG__PA__CFG0 EQU CYREG_UDB_PA2_CFG0
Pin_L_TRIG__PA__CFG1 EQU CYREG_UDB_PA2_CFG1
Pin_L_TRIG__PA__CFG10 EQU CYREG_UDB_PA2_CFG10
Pin_L_TRIG__PA__CFG11 EQU CYREG_UDB_PA2_CFG11
Pin_L_TRIG__PA__CFG12 EQU CYREG_UDB_PA2_CFG12
Pin_L_TRIG__PA__CFG13 EQU CYREG_UDB_PA2_CFG13
Pin_L_TRIG__PA__CFG14 EQU CYREG_UDB_PA2_CFG14
Pin_L_TRIG__PA__CFG2 EQU CYREG_UDB_PA2_CFG2
Pin_L_TRIG__PA__CFG3 EQU CYREG_UDB_PA2_CFG3
Pin_L_TRIG__PA__CFG4 EQU CYREG_UDB_PA2_CFG4
Pin_L_TRIG__PA__CFG5 EQU CYREG_UDB_PA2_CFG5
Pin_L_TRIG__PA__CFG6 EQU CYREG_UDB_PA2_CFG6
Pin_L_TRIG__PA__CFG7 EQU CYREG_UDB_PA2_CFG7
Pin_L_TRIG__PA__CFG8 EQU CYREG_UDB_PA2_CFG8
Pin_L_TRIG__PA__CFG9 EQU CYREG_UDB_PA2_CFG9
Pin_L_TRIG__PC EQU CYREG_PRT2_PC
Pin_L_TRIG__PC2 EQU CYREG_PRT2_PC2
Pin_L_TRIG__PORT EQU 2
Pin_L_TRIG__PS EQU CYREG_PRT2_PS
Pin_L_TRIG__SHIFT EQU 4

/* Pin_R_TRIG */
Pin_R_TRIG__0__DM__MASK EQU 0xE00
Pin_R_TRIG__0__DM__SHIFT EQU 9
Pin_R_TRIG__0__DR EQU CYREG_PRT2_DR
Pin_R_TRIG__0__HSIOM EQU CYREG_HSIOM_PORT_SEL2
Pin_R_TRIG__0__HSIOM_MASK EQU 0x0000F000
Pin_R_TRIG__0__HSIOM_SHIFT EQU 12
Pin_R_TRIG__0__INTCFG EQU CYREG_PRT2_INTCFG
Pin_R_TRIG__0__INTSTAT EQU CYREG_PRT2_INTSTAT
Pin_R_TRIG__0__MASK EQU 0x08
Pin_R_TRIG__0__PA__CFG0 EQU CYREG_UDB_PA2_CFG0
Pin_R_TRIG__0__PA__CFG1 EQU CYREG_UDB_PA2_CFG1
Pin_R_TRIG__0__PA__CFG10 EQU CYREG_UDB_PA2_CFG10
Pin_R_TRIG__0__PA__CFG11 EQU CYREG_UDB_PA2_CFG11
Pin_R_TRIG__0__PA__CFG12 EQU CYREG_UDB_PA2_CFG12
Pin_R_TRIG__0__PA__CFG13 EQU CYREG_UDB_PA2_CFG13
Pin_R_TRIG__0__PA__CFG14 EQU CYREG_UDB_PA2_CFG14
Pin_R_TRIG__0__PA__CFG2 EQU CYREG_UDB_PA2_CFG2
Pin_R_TRIG__0__PA__CFG3 EQU CYREG_UDB_PA2_CFG3
Pin_R_TRIG__0__PA__CFG4 EQU CYREG_UDB_PA2_CFG4
Pin_R_TRIG__0__PA__CFG5 EQU CYREG_UDB_PA2_CFG5
Pin_R_TRIG__0__PA__CFG6 EQU CYREG_UDB_PA2_CFG6
Pin_R_TRIG__0__PA__CFG7 EQU CYREG_UDB_PA2_CFG7
Pin_R_TRIG__0__PA__CFG8 EQU CYREG_UDB_PA2_CFG8
Pin_R_TRIG__0__PA__CFG9 EQU CYREG_UDB_PA2_CFG9
Pin_R_TRIG__0__PC EQU CYREG_PRT2_PC
Pin_R_TRIG__0__PC2 EQU CYREG_PRT2_PC2
Pin_R_TRIG__0__PORT EQU 2
Pin_R_TRIG__0__PS EQU CYREG_PRT2_PS
Pin_R_TRIG__0__SHIFT EQU 3
Pin_R_TRIG__DR EQU CYREG_PRT2_DR
Pin_R_TRIG__INTCFG EQU CYREG_PRT2_INTCFG
Pin_R_TRIG__INTSTAT EQU CYREG_PRT2_INTSTAT
Pin_R_TRIG__MASK EQU 0x08
Pin_R_TRIG__PA__CFG0 EQU CYREG_UDB_PA2_CFG0
Pin_R_TRIG__PA__CFG1 EQU CYREG_UDB_PA2_CFG1
Pin_R_TRIG__PA__CFG10 EQU CYREG_UDB_PA2_CFG10
Pin_R_TRIG__PA__CFG11 EQU CYREG_UDB_PA2_CFG11
Pin_R_TRIG__PA__CFG12 EQU CYREG_UDB_PA2_CFG12
Pin_R_TRIG__PA__CFG13 EQU CYREG_UDB_PA2_CFG13
Pin_R_TRIG__PA__CFG14 EQU CYREG_UDB_PA2_CFG14
Pin_R_TRIG__PA__CFG2 EQU CYREG_UDB_PA2_CFG2
Pin_R_TRIG__PA__CFG3 EQU CYREG_UDB_PA2_CFG3
Pin_R_TRIG__PA__CFG4 EQU CYREG_UDB_PA2_CFG4
Pin_R_TRIG__PA__CFG5 EQU CYREG_UDB_PA2_CFG5
Pin_R_TRIG__PA__CFG6 EQU CYREG_UDB_PA2_CFG6
Pin_R_TRIG__PA__CFG7 EQU CYREG_UDB_PA2_CFG7
Pin_R_TRIG__PA__CFG8 EQU CYREG_UDB_PA2_CFG8
Pin_R_TRIG__PA__CFG9 EQU CYREG_UDB_PA2_CFG9
Pin_R_TRIG__PC EQU CYREG_PRT2_PC
Pin_R_TRIG__PC2 EQU CYREG_PRT2_PC2
Pin_R_TRIG__PORT EQU 2
Pin_R_TRIG__PS EQU CYREG_PRT2_PS
Pin_R_TRIG__SHIFT EQU 3

/* Pin_B_START */
Pin_B_START__0__DM__MASK EQU 0x1C0
Pin_B_START__0__DM__SHIFT EQU 6
Pin_B_START__0__DR EQU CYREG_PRT1_DR
Pin_B_START__0__HSIOM EQU CYREG_HSIOM_PORT_SEL1
Pin_B_START__0__HSIOM_MASK EQU 0x00000F00
Pin_B_START__0__HSIOM_SHIFT EQU 8
Pin_B_START__0__INTCFG EQU CYREG_PRT1_INTCFG
Pin_B_START__0__INTSTAT EQU CYREG_PRT1_INTSTAT
Pin_B_START__0__MASK EQU 0x04
Pin_B_START__0__PA__CFG0 EQU CYREG_UDB_PA1_CFG0
Pin_B_START__0__PA__CFG1 EQU CYREG_UDB_PA1_CFG1
Pin_B_START__0__PA__CFG10 EQU CYREG_UDB_PA1_CFG10
Pin_B_START__0__PA__CFG11 EQU CYREG_UDB_PA1_CFG11
Pin_B_START__0__PA__CFG12 EQU CYREG_UDB_PA1_CFG12
Pin_B_START__0__PA__CFG13 EQU CYREG_UDB_PA1_CFG13
Pin_B_START__0__PA__CFG14 EQU CYREG_UDB_PA1_CFG14
Pin_B_START__0__PA__CFG2 EQU CYREG_UDB_PA1_CFG2
Pin_B_START__0__PA__CFG3 EQU CYREG_UDB_PA1_CFG3
Pin_B_START__0__PA__CFG4 EQU CYREG_UDB_PA1_CFG4
Pin_B_START__0__PA__CFG5 EQU CYREG_UDB_PA1_CFG5
Pin_B_START__0__PA__CFG6 EQU CYREG_UDB_PA1_CFG6
Pin_B_START__0__PA__CFG7 EQU CYREG_UDB_PA1_CFG7
Pin_B_START__0__PA__CFG8 EQU CYREG_UDB_PA1_CFG8
Pin_B_START__0__PA__CFG9 EQU CYREG_UDB_PA1_CFG9
Pin_B_START__0__PC EQU CYREG_PRT1_PC
Pin_B_START__0__PC2 EQU CYREG_PRT1_PC2
Pin_B_START__0__PORT EQU 1
Pin_B_START__0__PS EQU CYREG_PRT1_PS
Pin_B_START__0__SHIFT EQU 2
Pin_B_START__DR EQU CYREG_PRT1_DR
Pin_B_START__INTCFG EQU CYREG_PRT1_INTCFG
Pin_B_START__INTSTAT EQU CYREG_PRT1_INTSTAT
Pin_B_START__MASK EQU 0x04
Pin_B_START__PA__CFG0 EQU CYREG_UDB_PA1_CFG0
Pin_B_START__PA__CFG1 EQU CYREG_UDB_PA1_CFG1
Pin_B_START__PA__CFG10 EQU CYREG_UDB_PA1_CFG10
Pin_B_START__PA__CFG11 EQU CYREG_UDB_PA1_CFG11
Pin_B_START__PA__CFG12 EQU CYREG_UDB_PA1_CFG12
Pin_B_START__PA__CFG13 EQU CYREG_UDB_PA1_CFG13
Pin_B_START__PA__CFG14 EQU CYREG_UDB_PA1_CFG14
Pin_B_START__PA__CFG2 EQU CYREG_UDB_PA1_CFG2
Pin_B_START__PA__CFG3 EQU CYREG_UDB_PA1_CFG3
Pin_B_START__PA__CFG4 EQU CYREG_UDB_PA1_CFG4
Pin_B_START__PA__CFG5 EQU CYREG_UDB_PA1_CFG5
Pin_B_START__PA__CFG6 EQU CYREG_UDB_PA1_CFG6
Pin_B_START__PA__CFG7 EQU CYREG_UDB_PA1_CFG7
Pin_B_START__PA__CFG8 EQU CYREG_UDB_PA1_CFG8
Pin_B_START__PA__CFG9 EQU CYREG_UDB_PA1_CFG9
Pin_B_START__PC EQU CYREG_PRT1_PC
Pin_B_START__PC2 EQU CYREG_PRT1_PC2
Pin_B_START__PORT EQU 1
Pin_B_START__PS EQU CYREG_PRT1_PS
Pin_B_START__SHIFT EQU 2

/* Pin_B_DPAD_D */
Pin_B_DPAD_D__0__DM__MASK EQU 0x7000
Pin_B_DPAD_D__0__DM__SHIFT EQU 12
Pin_B_DPAD_D__0__DR EQU CYREG_PRT0_DR
Pin_B_DPAD_D__0__HSIOM EQU CYREG_HSIOM_PORT_SEL0
Pin_B_DPAD_D__0__HSIOM_MASK EQU 0x000F0000
Pin_B_DPAD_D__0__HSIOM_SHIFT EQU 16
Pin_B_DPAD_D__0__INTCFG EQU CYREG_PRT0_INTCFG
Pin_B_DPAD_D__0__INTSTAT EQU CYREG_PRT0_INTSTAT
Pin_B_DPAD_D__0__MASK EQU 0x10
Pin_B_DPAD_D__0__PA__CFG0 EQU CYREG_UDB_PA0_CFG0
Pin_B_DPAD_D__0__PA__CFG1 EQU CYREG_UDB_PA0_CFG1
Pin_B_DPAD_D__0__PA__CFG10 EQU CYREG_UDB_PA0_CFG10
Pin_B_DPAD_D__0__PA__CFG11 EQU CYREG_UDB_PA0_CFG11
Pin_B_DPAD_D__0__PA__CFG12 EQU CYREG_UDB_PA0_CFG12
Pin_B_DPAD_D__0__PA__CFG13 EQU CYREG_UDB_PA0_CFG13
Pin_B_DPAD_D__0__PA__CFG14 EQU CYREG_UDB_PA0_CFG14
Pin_B_DPAD_D__0__PA__CFG2 EQU CYREG_UDB_PA0_CFG2
Pin_B_DPAD_D__0__PA__CFG3 EQU CYREG_UDB_PA0_CFG3
Pin_B_DPAD_D__0__PA__CFG4 EQU CYREG_UDB_PA0_CFG4
Pin_B_DPAD_D__0__PA__CFG5 EQU CYREG_UDB_PA0_CFG5
Pin_B_DPAD_D__0__PA__CFG6 EQU CYREG_UDB_PA0_CFG6
Pin_B_DPAD_D__0__PA__CFG7 EQU CYREG_UDB_PA0_CFG7
Pin_B_DPAD_D__0__PA__CFG8 EQU CYREG_UDB_PA0_CFG8
Pin_B_DPAD_D__0__PA__CFG9 EQU CYREG_UDB_PA0_CFG9
Pin_B_DPAD_D__0__PC EQU CYREG_PRT0_PC
Pin_B_DPAD_D__0__PC2 EQU CYREG_PRT0_PC2
Pin_B_DPAD_D__0__PORT EQU 0
Pin_B_DPAD_D__0__PS EQU CYREG_PRT0_PS
Pin_B_DPAD_D__0__SHIFT EQU 4
Pin_B_DPAD_D__DR EQU CYREG_PRT0_DR
Pin_B_DPAD_D__INTCFG EQU CYREG_PRT0_INTCFG
Pin_B_DPAD_D__INTSTAT EQU CYREG_PRT0_INTSTAT
Pin_B_DPAD_D__MASK EQU 0x10
Pin_B_DPAD_D__PA__CFG0 EQU CYREG_UDB_PA0_CFG0
Pin_B_DPAD_D__PA__CFG1 EQU CYREG_UDB_PA0_CFG1
Pin_B_DPAD_D__PA__CFG10 EQU CYREG_UDB_PA0_CFG10
Pin_B_DPAD_D__PA__CFG11 EQU CYREG_UDB_PA0_CFG11
Pin_B_DPAD_D__PA__CFG12 EQU CYREG_UDB_PA0_CFG12
Pin_B_DPAD_D__PA__CFG13 EQU CYREG_UDB_PA0_CFG13
Pin_B_DPAD_D__PA__CFG14 EQU CYREG_UDB_PA0_CFG14
Pin_B_DPAD_D__PA__CFG2 EQU CYREG_UDB_PA0_CFG2
Pin_B_DPAD_D__PA__CFG3 EQU CYREG_UDB_PA0_CFG3
Pin_B_DPAD_D__PA__CFG4 EQU CYREG_UDB_PA0_CFG4
Pin_B_DPAD_D__PA__CFG5 EQU CYREG_UDB_PA0_CFG5
Pin_B_DPAD_D__PA__CFG6 EQU CYREG_UDB_PA0_CFG6
Pin_B_DPAD_D__PA__CFG7 EQU CYREG_UDB_PA0_CFG7
Pin_B_DPAD_D__PA__CFG8 EQU CYREG_UDB_PA0_CFG8
Pin_B_DPAD_D__PA__CFG9 EQU CYREG_UDB_PA0_CFG9
Pin_B_DPAD_D__PC EQU CYREG_PRT0_PC
Pin_B_DPAD_D__PC2 EQU CYREG_PRT0_PC2
Pin_B_DPAD_D__PORT EQU 0
Pin_B_DPAD_D__PS EQU CYREG_PRT0_PS
Pin_B_DPAD_D__SHIFT EQU 4

/* Pin_B_DPAD_L */
Pin_B_DPAD_L__0__DM__MASK EQU 0x1C0
Pin_B_DPAD_L__0__DM__SHIFT EQU 6
Pin_B_DPAD_L__0__DR EQU CYREG_PRT0_DR
Pin_B_DPAD_L__0__HSIOM EQU CYREG_HSIOM_PORT_SEL0
Pin_B_DPAD_L__0__HSIOM_MASK EQU 0x00000F00
Pin_B_DPAD_L__0__HSIOM_SHIFT EQU 8
Pin_B_DPAD_L__0__INTCFG EQU CYREG_PRT0_INTCFG
Pin_B_DPAD_L__0__INTSTAT EQU CYREG_PRT0_INTSTAT
Pin_B_DPAD_L__0__MASK EQU 0x04
Pin_B_DPAD_L__0__PA__CFG0 EQU CYREG_UDB_PA0_CFG0
Pin_B_DPAD_L__0__PA__CFG1 EQU CYREG_UDB_PA0_CFG1
Pin_B_DPAD_L__0__PA__CFG10 EQU CYREG_UDB_PA0_CFG10
Pin_B_DPAD_L__0__PA__CFG11 EQU CYREG_UDB_PA0_CFG11
Pin_B_DPAD_L__0__PA__CFG12 EQU CYREG_UDB_PA0_CFG12
Pin_B_DPAD_L__0__PA__CFG13 EQU CYREG_UDB_PA0_CFG13
Pin_B_DPAD_L__0__PA__CFG14 EQU CYREG_UDB_PA0_CFG14
Pin_B_DPAD_L__0__PA__CFG2 EQU CYREG_UDB_PA0_CFG2
Pin_B_DPAD_L__0__PA__CFG3 EQU CYREG_UDB_PA0_CFG3
Pin_B_DPAD_L__0__PA__CFG4 EQU CYREG_UDB_PA0_CFG4
Pin_B_DPAD_L__0__PA__CFG5 EQU CYREG_UDB_PA0_CFG5
Pin_B_DPAD_L__0__PA__CFG6 EQU CYREG_UDB_PA0_CFG6
Pin_B_DPAD_L__0__PA__CFG7 EQU CYREG_UDB_PA0_CFG7
Pin_B_DPAD_L__0__PA__CFG8 EQU CYREG_UDB_PA0_CFG8
Pin_B_DPAD_L__0__PA__CFG9 EQU CYREG_UDB_PA0_CFG9
Pin_B_DPAD_L__0__PC EQU CYREG_PRT0_PC
Pin_B_DPAD_L__0__PC2 EQU CYREG_PRT0_PC2
Pin_B_DPAD_L__0__PORT EQU 0
Pin_B_DPAD_L__0__PS EQU CYREG_PRT0_PS
Pin_B_DPAD_L__0__SHIFT EQU 2
Pin_B_DPAD_L__DR EQU CYREG_PRT0_DR
Pin_B_DPAD_L__INTCFG EQU CYREG_PRT0_INTCFG
Pin_B_DPAD_L__INTSTAT EQU CYREG_PRT0_INTSTAT
Pin_B_DPAD_L__MASK EQU 0x04
Pin_B_DPAD_L__PA__CFG0 EQU CYREG_UDB_PA0_CFG0
Pin_B_DPAD_L__PA__CFG1 EQU CYREG_UDB_PA0_CFG1
Pin_B_DPAD_L__PA__CFG10 EQU CYREG_UDB_PA0_CFG10
Pin_B_DPAD_L__PA__CFG11 EQU CYREG_UDB_PA0_CFG11
Pin_B_DPAD_L__PA__CFG12 EQU CYREG_UDB_PA0_CFG12
Pin_B_DPAD_L__PA__CFG13 EQU CYREG_UDB_PA0_CFG13
Pin_B_DPAD_L__PA__CFG14 EQU CYREG_UDB_PA0_CFG14
Pin_B_DPAD_L__PA__CFG2 EQU CYREG_UDB_PA0_CFG2
Pin_B_DPAD_L__PA__CFG3 EQU CYREG_UDB_PA0_CFG3
Pin_B_DPAD_L__PA__CFG4 EQU CYREG_UDB_PA0_CFG4
Pin_B_DPAD_L__PA__CFG5 EQU CYREG_UDB_PA0_CFG5
Pin_B_DPAD_L__PA__CFG6 EQU CYREG_UDB_PA0_CFG6
Pin_B_DPAD_L__PA__CFG7 EQU CYREG_UDB_PA0_CFG7
Pin_B_DPAD_L__PA__CFG8 EQU CYREG_UDB_PA0_CFG8
Pin_B_DPAD_L__PA__CFG9 EQU CYREG_UDB_PA0_CFG9
Pin_B_DPAD_L__PC EQU CYREG_PRT0_PC
Pin_B_DPAD_L__PC2 EQU CYREG_PRT0_PC2
Pin_B_DPAD_L__PORT EQU 0
Pin_B_DPAD_L__PS EQU CYREG_PRT0_PS
Pin_B_DPAD_L__SHIFT EQU 2

/* Pin_B_DPAD_R */
Pin_B_DPAD_R__0__DM__MASK EQU 0x38
Pin_B_DPAD_R__0__DM__SHIFT EQU 3
Pin_B_DPAD_R__0__DR EQU CYREG_PRT0_DR
Pin_B_DPAD_R__0__HSIOM EQU CYREG_HSIOM_PORT_SEL0
Pin_B_DPAD_R__0__HSIOM_MASK EQU 0x000000F0
Pin_B_DPAD_R__0__HSIOM_SHIFT EQU 4
Pin_B_DPAD_R__0__INTCFG EQU CYREG_PRT0_INTCFG
Pin_B_DPAD_R__0__INTSTAT EQU CYREG_PRT0_INTSTAT
Pin_B_DPAD_R__0__MASK EQU 0x02
Pin_B_DPAD_R__0__PA__CFG0 EQU CYREG_UDB_PA0_CFG0
Pin_B_DPAD_R__0__PA__CFG1 EQU CYREG_UDB_PA0_CFG1
Pin_B_DPAD_R__0__PA__CFG10 EQU CYREG_UDB_PA0_CFG10
Pin_B_DPAD_R__0__PA__CFG11 EQU CYREG_UDB_PA0_CFG11
Pin_B_DPAD_R__0__PA__CFG12 EQU CYREG_UDB_PA0_CFG12
Pin_B_DPAD_R__0__PA__CFG13 EQU CYREG_UDB_PA0_CFG13
Pin_B_DPAD_R__0__PA__CFG14 EQU CYREG_UDB_PA0_CFG14
Pin_B_DPAD_R__0__PA__CFG2 EQU CYREG_UDB_PA0_CFG2
Pin_B_DPAD_R__0__PA__CFG3 EQU CYREG_UDB_PA0_CFG3
Pin_B_DPAD_R__0__PA__CFG4 EQU CYREG_UDB_PA0_CFG4
Pin_B_DPAD_R__0__PA__CFG5 EQU CYREG_UDB_PA0_CFG5
Pin_B_DPAD_R__0__PA__CFG6 EQU CYREG_UDB_PA0_CFG6
Pin_B_DPAD_R__0__PA__CFG7 EQU CYREG_UDB_PA0_CFG7
Pin_B_DPAD_R__0__PA__CFG8 EQU CYREG_UDB_PA0_CFG8
Pin_B_DPAD_R__0__PA__CFG9 EQU CYREG_UDB_PA0_CFG9
Pin_B_DPAD_R__0__PC EQU CYREG_PRT0_PC
Pin_B_DPAD_R__0__PC2 EQU CYREG_PRT0_PC2
Pin_B_DPAD_R__0__PORT EQU 0
Pin_B_DPAD_R__0__PS EQU CYREG_PRT0_PS
Pin_B_DPAD_R__0__SHIFT EQU 1
Pin_B_DPAD_R__DR EQU CYREG_PRT0_DR
Pin_B_DPAD_R__INTCFG EQU CYREG_PRT0_INTCFG
Pin_B_DPAD_R__INTSTAT EQU CYREG_PRT0_INTSTAT
Pin_B_DPAD_R__MASK EQU 0x02
Pin_B_DPAD_R__PA__CFG0 EQU CYREG_UDB_PA0_CFG0
Pin_B_DPAD_R__PA__CFG1 EQU CYREG_UDB_PA0_CFG1
Pin_B_DPAD_R__PA__CFG10 EQU CYREG_UDB_PA0_CFG10
Pin_B_DPAD_R__PA__CFG11 EQU CYREG_UDB_PA0_CFG11
Pin_B_DPAD_R__PA__CFG12 EQU CYREG_UDB_PA0_CFG12
Pin_B_DPAD_R__PA__CFG13 EQU CYREG_UDB_PA0_CFG13
Pin_B_DPAD_R__PA__CFG14 EQU CYREG_UDB_PA0_CFG14
Pin_B_DPAD_R__PA__CFG2 EQU CYREG_UDB_PA0_CFG2
Pin_B_DPAD_R__PA__CFG3 EQU CYREG_UDB_PA0_CFG3
Pin_B_DPAD_R__PA__CFG4 EQU CYREG_UDB_PA0_CFG4
Pin_B_DPAD_R__PA__CFG5 EQU CYREG_UDB_PA0_CFG5
Pin_B_DPAD_R__PA__CFG6 EQU CYREG_UDB_PA0_CFG6
Pin_B_DPAD_R__PA__CFG7 EQU CYREG_UDB_PA0_CFG7
Pin_B_DPAD_R__PA__CFG8 EQU CYREG_UDB_PA0_CFG8
Pin_B_DPAD_R__PA__CFG9 EQU CYREG_UDB_PA0_CFG9
Pin_B_DPAD_R__PC EQU CYREG_PRT0_PC
Pin_B_DPAD_R__PC2 EQU CYREG_PRT0_PC2
Pin_B_DPAD_R__PORT EQU 0
Pin_B_DPAD_R__PS EQU CYREG_PRT0_PS
Pin_B_DPAD_R__SHIFT EQU 1

/* Pin_B_DPAD_U */
Pin_B_DPAD_U__0__DM__MASK EQU 0xE00
Pin_B_DPAD_U__0__DM__SHIFT EQU 9
Pin_B_DPAD_U__0__DR EQU CYREG_PRT0_DR
Pin_B_DPAD_U__0__HSIOM EQU CYREG_HSIOM_PORT_SEL0
Pin_B_DPAD_U__0__HSIOM_MASK EQU 0x0000F000
Pin_B_DPAD_U__0__HSIOM_SHIFT EQU 12
Pin_B_DPAD_U__0__INTCFG EQU CYREG_PRT0_INTCFG
Pin_B_DPAD_U__0__INTSTAT EQU CYREG_PRT0_INTSTAT
Pin_B_DPAD_U__0__MASK EQU 0x08
Pin_B_DPAD_U__0__PA__CFG0 EQU CYREG_UDB_PA0_CFG0
Pin_B_DPAD_U__0__PA__CFG1 EQU CYREG_UDB_PA0_CFG1
Pin_B_DPAD_U__0__PA__CFG10 EQU CYREG_UDB_PA0_CFG10
Pin_B_DPAD_U__0__PA__CFG11 EQU CYREG_UDB_PA0_CFG11
Pin_B_DPAD_U__0__PA__CFG12 EQU CYREG_UDB_PA0_CFG12
Pin_B_DPAD_U__0__PA__CFG13 EQU CYREG_UDB_PA0_CFG13
Pin_B_DPAD_U__0__PA__CFG14 EQU CYREG_UDB_PA0_CFG14
Pin_B_DPAD_U__0__PA__CFG2 EQU CYREG_UDB_PA0_CFG2
Pin_B_DPAD_U__0__PA__CFG3 EQU CYREG_UDB_PA0_CFG3
Pin_B_DPAD_U__0__PA__CFG4 EQU CYREG_UDB_PA0_CFG4
Pin_B_DPAD_U__0__PA__CFG5 EQU CYREG_UDB_PA0_CFG5
Pin_B_DPAD_U__0__PA__CFG6 EQU CYREG_UDB_PA0_CFG6
Pin_B_DPAD_U__0__PA__CFG7 EQU CYREG_UDB_PA0_CFG7
Pin_B_DPAD_U__0__PA__CFG8 EQU CYREG_UDB_PA0_CFG8
Pin_B_DPAD_U__0__PA__CFG9 EQU CYREG_UDB_PA0_CFG9
Pin_B_DPAD_U__0__PC EQU CYREG_PRT0_PC
Pin_B_DPAD_U__0__PC2 EQU CYREG_PRT0_PC2
Pin_B_DPAD_U__0__PORT EQU 0
Pin_B_DPAD_U__0__PS EQU CYREG_PRT0_PS
Pin_B_DPAD_U__0__SHIFT EQU 3
Pin_B_DPAD_U__DR EQU CYREG_PRT0_DR
Pin_B_DPAD_U__INTCFG EQU CYREG_PRT0_INTCFG
Pin_B_DPAD_U__INTSTAT EQU CYREG_PRT0_INTSTAT
Pin_B_DPAD_U__MASK EQU 0x08
Pin_B_DPAD_U__PA__CFG0 EQU CYREG_UDB_PA0_CFG0
Pin_B_DPAD_U__PA__CFG1 EQU CYREG_UDB_PA0_CFG1
Pin_B_DPAD_U__PA__CFG10 EQU CYREG_UDB_PA0_CFG10
Pin_B_DPAD_U__PA__CFG11 EQU CYREG_UDB_PA0_CFG11
Pin_B_DPAD_U__PA__CFG12 EQU CYREG_UDB_PA0_CFG12
Pin_B_DPAD_U__PA__CFG13 EQU CYREG_UDB_PA0_CFG13
Pin_B_DPAD_U__PA__CFG14 EQU CYREG_UDB_PA0_CFG14
Pin_B_DPAD_U__PA__CFG2 EQU CYREG_UDB_PA0_CFG2
Pin_B_DPAD_U__PA__CFG3 EQU CYREG_UDB_PA0_CFG3
Pin_B_DPAD_U__PA__CFG4 EQU CYREG_UDB_PA0_CFG4
Pin_B_DPAD_U__PA__CFG5 EQU CYREG_UDB_PA0_CFG5
Pin_B_DPAD_U__PA__CFG6 EQU CYREG_UDB_PA0_CFG6
Pin_B_DPAD_U__PA__CFG7 EQU CYREG_UDB_PA0_CFG7
Pin_B_DPAD_U__PA__CFG8 EQU CYREG_UDB_PA0_CFG8
Pin_B_DPAD_U__PA__CFG9 EQU CYREG_UDB_PA0_CFG9
Pin_B_DPAD_U__PC EQU CYREG_PRT0_PC
Pin_B_DPAD_U__PC2 EQU CYREG_PRT0_PC2
Pin_B_DPAD_U__PORT EQU 0
Pin_B_DPAD_U__PS EQU CYREG_PRT0_PS
Pin_B_DPAD_U__SHIFT EQU 3

/* Pin_B_L_TRIG */
Pin_B_L_TRIG__0__DM__MASK EQU 0x7000
Pin_B_L_TRIG__0__DM__SHIFT EQU 12
Pin_B_L_TRIG__0__DR EQU CYREG_PRT1_DR
Pin_B_L_TRIG__0__HSIOM EQU CYREG_HSIOM_PORT_SEL1
Pin_B_L_TRIG__0__HSIOM_MASK EQU 0x000F0000
Pin_B_L_TRIG__0__HSIOM_SHIFT EQU 16
Pin_B_L_TRIG__0__INTCFG EQU CYREG_PRT1_INTCFG
Pin_B_L_TRIG__0__INTSTAT EQU CYREG_PRT1_INTSTAT
Pin_B_L_TRIG__0__MASK EQU 0x10
Pin_B_L_TRIG__0__PA__CFG0 EQU CYREG_UDB_PA1_CFG0
Pin_B_L_TRIG__0__PA__CFG1 EQU CYREG_UDB_PA1_CFG1
Pin_B_L_TRIG__0__PA__CFG10 EQU CYREG_UDB_PA1_CFG10
Pin_B_L_TRIG__0__PA__CFG11 EQU CYREG_UDB_PA1_CFG11
Pin_B_L_TRIG__0__PA__CFG12 EQU CYREG_UDB_PA1_CFG12
Pin_B_L_TRIG__0__PA__CFG13 EQU CYREG_UDB_PA1_CFG13
Pin_B_L_TRIG__0__PA__CFG14 EQU CYREG_UDB_PA1_CFG14
Pin_B_L_TRIG__0__PA__CFG2 EQU CYREG_UDB_PA1_CFG2
Pin_B_L_TRIG__0__PA__CFG3 EQU CYREG_UDB_PA1_CFG3
Pin_B_L_TRIG__0__PA__CFG4 EQU CYREG_UDB_PA1_CFG4
Pin_B_L_TRIG__0__PA__CFG5 EQU CYREG_UDB_PA1_CFG5
Pin_B_L_TRIG__0__PA__CFG6 EQU CYREG_UDB_PA1_CFG6
Pin_B_L_TRIG__0__PA__CFG7 EQU CYREG_UDB_PA1_CFG7
Pin_B_L_TRIG__0__PA__CFG8 EQU CYREG_UDB_PA1_CFG8
Pin_B_L_TRIG__0__PA__CFG9 EQU CYREG_UDB_PA1_CFG9
Pin_B_L_TRIG__0__PC EQU CYREG_PRT1_PC
Pin_B_L_TRIG__0__PC2 EQU CYREG_PRT1_PC2
Pin_B_L_TRIG__0__PORT EQU 1
Pin_B_L_TRIG__0__PS EQU CYREG_PRT1_PS
Pin_B_L_TRIG__0__SHIFT EQU 4
Pin_B_L_TRIG__DR EQU CYREG_PRT1_DR
Pin_B_L_TRIG__INTCFG EQU CYREG_PRT1_INTCFG
Pin_B_L_TRIG__INTSTAT EQU CYREG_PRT1_INTSTAT
Pin_B_L_TRIG__MASK EQU 0x10
Pin_B_L_TRIG__PA__CFG0 EQU CYREG_UDB_PA1_CFG0
Pin_B_L_TRIG__PA__CFG1 EQU CYREG_UDB_PA1_CFG1
Pin_B_L_TRIG__PA__CFG10 EQU CYREG_UDB_PA1_CFG10
Pin_B_L_TRIG__PA__CFG11 EQU CYREG_UDB_PA1_CFG11
Pin_B_L_TRIG__PA__CFG12 EQU CYREG_UDB_PA1_CFG12
Pin_B_L_TRIG__PA__CFG13 EQU CYREG_UDB_PA1_CFG13
Pin_B_L_TRIG__PA__CFG14 EQU CYREG_UDB_PA1_CFG14
Pin_B_L_TRIG__PA__CFG2 EQU CYREG_UDB_PA1_CFG2
Pin_B_L_TRIG__PA__CFG3 EQU CYREG_UDB_PA1_CFG3
Pin_B_L_TRIG__PA__CFG4 EQU CYREG_UDB_PA1_CFG4
Pin_B_L_TRIG__PA__CFG5 EQU CYREG_UDB_PA1_CFG5
Pin_B_L_TRIG__PA__CFG6 EQU CYREG_UDB_PA1_CFG6
Pin_B_L_TRIG__PA__CFG7 EQU CYREG_UDB_PA1_CFG7
Pin_B_L_TRIG__PA__CFG8 EQU CYREG_UDB_PA1_CFG8
Pin_B_L_TRIG__PA__CFG9 EQU CYREG_UDB_PA1_CFG9
Pin_B_L_TRIG__PC EQU CYREG_PRT1_PC
Pin_B_L_TRIG__PC2 EQU CYREG_PRT1_PC2
Pin_B_L_TRIG__PORT EQU 1
Pin_B_L_TRIG__PS EQU CYREG_PRT1_PS
Pin_B_L_TRIG__SHIFT EQU 4

/* Pin_B_R_TRIG */
Pin_B_R_TRIG__0__DM__MASK EQU 0x38
Pin_B_R_TRIG__0__DM__SHIFT EQU 3
Pin_B_R_TRIG__0__DR EQU CYREG_PRT1_DR
Pin_B_R_TRIG__0__HSIOM EQU CYREG_HSIOM_PORT_SEL1
Pin_B_R_TRIG__0__HSIOM_MASK EQU 0x000000F0
Pin_B_R_TRIG__0__HSIOM_SHIFT EQU 4
Pin_B_R_TRIG__0__INTCFG EQU CYREG_PRT1_INTCFG
Pin_B_R_TRIG__0__INTSTAT EQU CYREG_PRT1_INTSTAT
Pin_B_R_TRIG__0__MASK EQU 0x02
Pin_B_R_TRIG__0__PA__CFG0 EQU CYREG_UDB_PA1_CFG0
Pin_B_R_TRIG__0__PA__CFG1 EQU CYREG_UDB_PA1_CFG1
Pin_B_R_TRIG__0__PA__CFG10 EQU CYREG_UDB_PA1_CFG10
Pin_B_R_TRIG__0__PA__CFG11 EQU CYREG_UDB_PA1_CFG11
Pin_B_R_TRIG__0__PA__CFG12 EQU CYREG_UDB_PA1_CFG12
Pin_B_R_TRIG__0__PA__CFG13 EQU CYREG_UDB_PA1_CFG13
Pin_B_R_TRIG__0__PA__CFG14 EQU CYREG_UDB_PA1_CFG14
Pin_B_R_TRIG__0__PA__CFG2 EQU CYREG_UDB_PA1_CFG2
Pin_B_R_TRIG__0__PA__CFG3 EQU CYREG_UDB_PA1_CFG3
Pin_B_R_TRIG__0__PA__CFG4 EQU CYREG_UDB_PA1_CFG4
Pin_B_R_TRIG__0__PA__CFG5 EQU CYREG_UDB_PA1_CFG5
Pin_B_R_TRIG__0__PA__CFG6 EQU CYREG_UDB_PA1_CFG6
Pin_B_R_TRIG__0__PA__CFG7 EQU CYREG_UDB_PA1_CFG7
Pin_B_R_TRIG__0__PA__CFG8 EQU CYREG_UDB_PA1_CFG8
Pin_B_R_TRIG__0__PA__CFG9 EQU CYREG_UDB_PA1_CFG9
Pin_B_R_TRIG__0__PC EQU CYREG_PRT1_PC
Pin_B_R_TRIG__0__PC2 EQU CYREG_PRT1_PC2
Pin_B_R_TRIG__0__PORT EQU 1
Pin_B_R_TRIG__0__PS EQU CYREG_PRT1_PS
Pin_B_R_TRIG__0__SHIFT EQU 1
Pin_B_R_TRIG__DR EQU CYREG_PRT1_DR
Pin_B_R_TRIG__INTCFG EQU CYREG_PRT1_INTCFG
Pin_B_R_TRIG__INTSTAT EQU CYREG_PRT1_INTSTAT
Pin_B_R_TRIG__MASK EQU 0x02
Pin_B_R_TRIG__PA__CFG0 EQU CYREG_UDB_PA1_CFG0
Pin_B_R_TRIG__PA__CFG1 EQU CYREG_UDB_PA1_CFG1
Pin_B_R_TRIG__PA__CFG10 EQU CYREG_UDB_PA1_CFG10
Pin_B_R_TRIG__PA__CFG11 EQU CYREG_UDB_PA1_CFG11
Pin_B_R_TRIG__PA__CFG12 EQU CYREG_UDB_PA1_CFG12
Pin_B_R_TRIG__PA__CFG13 EQU CYREG_UDB_PA1_CFG13
Pin_B_R_TRIG__PA__CFG14 EQU CYREG_UDB_PA1_CFG14
Pin_B_R_TRIG__PA__CFG2 EQU CYREG_UDB_PA1_CFG2
Pin_B_R_TRIG__PA__CFG3 EQU CYREG_UDB_PA1_CFG3
Pin_B_R_TRIG__PA__CFG4 EQU CYREG_UDB_PA1_CFG4
Pin_B_R_TRIG__PA__CFG5 EQU CYREG_UDB_PA1_CFG5
Pin_B_R_TRIG__PA__CFG6 EQU CYREG_UDB_PA1_CFG6
Pin_B_R_TRIG__PA__CFG7 EQU CYREG_UDB_PA1_CFG7
Pin_B_R_TRIG__PA__CFG8 EQU CYREG_UDB_PA1_CFG8
Pin_B_R_TRIG__PA__CFG9 EQU CYREG_UDB_PA1_CFG9
Pin_B_R_TRIG__PC EQU CYREG_PRT1_PC
Pin_B_R_TRIG__PC2 EQU CYREG_PRT1_PC2
Pin_B_R_TRIG__PORT EQU 1
Pin_B_R_TRIG__PS EQU CYREG_PRT1_PS
Pin_B_R_TRIG__SHIFT EQU 1

/* Pin_B_SELECT */
Pin_B_SELECT__0__DM__MASK EQU 0x38000
Pin_B_SELECT__0__DM__SHIFT EQU 15
Pin_B_SELECT__0__DR EQU CYREG_PRT0_DR
Pin_B_SELECT__0__HSIOM EQU CYREG_HSIOM_PORT_SEL0
Pin_B_SELECT__0__HSIOM_MASK EQU 0x00F00000
Pin_B_SELECT__0__HSIOM_SHIFT EQU 20
Pin_B_SELECT__0__INTCFG EQU CYREG_PRT0_INTCFG
Pin_B_SELECT__0__INTSTAT EQU CYREG_PRT0_INTSTAT
Pin_B_SELECT__0__MASK EQU 0x20
Pin_B_SELECT__0__PA__CFG0 EQU CYREG_UDB_PA0_CFG0
Pin_B_SELECT__0__PA__CFG1 EQU CYREG_UDB_PA0_CFG1
Pin_B_SELECT__0__PA__CFG10 EQU CYREG_UDB_PA0_CFG10
Pin_B_SELECT__0__PA__CFG11 EQU CYREG_UDB_PA0_CFG11
Pin_B_SELECT__0__PA__CFG12 EQU CYREG_UDB_PA0_CFG12
Pin_B_SELECT__0__PA__CFG13 EQU CYREG_UDB_PA0_CFG13
Pin_B_SELECT__0__PA__CFG14 EQU CYREG_UDB_PA0_CFG14
Pin_B_SELECT__0__PA__CFG2 EQU CYREG_UDB_PA0_CFG2
Pin_B_SELECT__0__PA__CFG3 EQU CYREG_UDB_PA0_CFG3
Pin_B_SELECT__0__PA__CFG4 EQU CYREG_UDB_PA0_CFG4
Pin_B_SELECT__0__PA__CFG5 EQU CYREG_UDB_PA0_CFG5
Pin_B_SELECT__0__PA__CFG6 EQU CYREG_UDB_PA0_CFG6
Pin_B_SELECT__0__PA__CFG7 EQU CYREG_UDB_PA0_CFG7
Pin_B_SELECT__0__PA__CFG8 EQU CYREG_UDB_PA0_CFG8
Pin_B_SELECT__0__PA__CFG9 EQU CYREG_UDB_PA0_CFG9
Pin_B_SELECT__0__PC EQU CYREG_PRT0_PC
Pin_B_SELECT__0__PC2 EQU CYREG_PRT0_PC2
Pin_B_SELECT__0__PORT EQU 0
Pin_B_SELECT__0__PS EQU CYREG_PRT0_PS
Pin_B_SELECT__0__SHIFT EQU 5
Pin_B_SELECT__DR EQU CYREG_PRT0_DR
Pin_B_SELECT__INTCFG EQU CYREG_PRT0_INTCFG
Pin_B_SELECT__INTSTAT EQU CYREG_PRT0_INTSTAT
Pin_B_SELECT__MASK EQU 0x20
Pin_B_SELECT__PA__CFG0 EQU CYREG_UDB_PA0_CFG0
Pin_B_SELECT__PA__CFG1 EQU CYREG_UDB_PA0_CFG1
Pin_B_SELECT__PA__CFG10 EQU CYREG_UDB_PA0_CFG10
Pin_B_SELECT__PA__CFG11 EQU CYREG_UDB_PA0_CFG11
Pin_B_SELECT__PA__CFG12 EQU CYREG_UDB_PA0_CFG12
Pin_B_SELECT__PA__CFG13 EQU CYREG_UDB_PA0_CFG13
Pin_B_SELECT__PA__CFG14 EQU CYREG_UDB_PA0_CFG14
Pin_B_SELECT__PA__CFG2 EQU CYREG_UDB_PA0_CFG2
Pin_B_SELECT__PA__CFG3 EQU CYREG_UDB_PA0_CFG3
Pin_B_SELECT__PA__CFG4 EQU CYREG_UDB_PA0_CFG4
Pin_B_SELECT__PA__CFG5 EQU CYREG_UDB_PA0_CFG5
Pin_B_SELECT__PA__CFG6 EQU CYREG_UDB_PA0_CFG6
Pin_B_SELECT__PA__CFG7 EQU CYREG_UDB_PA0_CFG7
Pin_B_SELECT__PA__CFG8 EQU CYREG_UDB_PA0_CFG8
Pin_B_SELECT__PA__CFG9 EQU CYREG_UDB_PA0_CFG9
Pin_B_SELECT__PC EQU CYREG_PRT0_PC
Pin_B_SELECT__PC2 EQU CYREG_PRT0_PC2
Pin_B_SELECT__PORT EQU 0
Pin_B_SELECT__PS EQU CYREG_PRT0_PS
Pin_B_SELECT__SHIFT EQU 5

/* Miscellaneous */
CYDEV_BCLK__HFCLK__HZ EQU 24000000
CYDEV_BCLK__HFCLK__KHZ EQU 24000
CYDEV_BCLK__HFCLK__MHZ EQU 24
CYDEV_BCLK__SYSCLK__HZ EQU 24000000
CYDEV_BCLK__SYSCLK__KHZ EQU 24000
CYDEV_BCLK__SYSCLK__MHZ EQU 24
CYDEV_CHIP_DIE_LEOPARD EQU 1
CYDEV_CHIP_DIE_PSOC4A EQU 12
CYDEV_CHIP_DIE_PSOC5LP EQU 19
CYDEV_CHIP_DIE_PSOC5TM EQU 20
CYDEV_CHIP_DIE_TMA4 EQU 2
CYDEV_CHIP_DIE_UNKNOWN EQU 0
CYDEV_CHIP_FAMILY_FM0P EQU 4
CYDEV_CHIP_FAMILY_FM3 EQU 5
CYDEV_CHIP_FAMILY_FM4 EQU 6
CYDEV_CHIP_FAMILY_PSOC3 EQU 1
CYDEV_CHIP_FAMILY_PSOC4 EQU 2
CYDEV_CHIP_FAMILY_PSOC5 EQU 3
CYDEV_CHIP_FAMILY_UNKNOWN EQU 0
CYDEV_CHIP_FAMILY_USED EQU CYDEV_CHIP_FAMILY_PSOC4
CYDEV_CHIP_JTAG_ID EQU 0x04161193
CYDEV_CHIP_MEMBER_3A EQU 1
CYDEV_CHIP_MEMBER_4A EQU 12
CYDEV_CHIP_MEMBER_4C EQU 18
CYDEV_CHIP_MEMBER_4D EQU 8
CYDEV_CHIP_MEMBER_4E EQU 4
CYDEV_CHIP_MEMBER_4F EQU 13
CYDEV_CHIP_MEMBER_4G EQU 2
CYDEV_CHIP_MEMBER_4H EQU 11
CYDEV_CHIP_MEMBER_4I EQU 17
CYDEV_CHIP_MEMBER_4J EQU 9
CYDEV_CHIP_MEMBER_4K EQU 10
CYDEV_CHIP_MEMBER_4L EQU 16
CYDEV_CHIP_MEMBER_4M EQU 15
CYDEV_CHIP_MEMBER_4N EQU 6
CYDEV_CHIP_MEMBER_4O EQU 5
CYDEV_CHIP_MEMBER_4P EQU 14
CYDEV_CHIP_MEMBER_4Q EQU 7
CYDEV_CHIP_MEMBER_4U EQU 3
CYDEV_CHIP_MEMBER_5A EQU 20
CYDEV_CHIP_MEMBER_5B EQU 19
CYDEV_CHIP_MEMBER_FM3 EQU 24
CYDEV_CHIP_MEMBER_FM4 EQU 25
CYDEV_CHIP_MEMBER_PDL_FM0P_TYPE1 EQU 21
CYDEV_CHIP_MEMBER_PDL_FM0P_TYPE2 EQU 22
CYDEV_CHIP_MEMBER_PDL_FM0P_TYPE3 EQU 23
CYDEV_CHIP_MEMBER_UNKNOWN EQU 0
CYDEV_CHIP_MEMBER_USED EQU CYDEV_CHIP_MEMBER_4A
CYDEV_CHIP_DIE_EXPECT EQU CYDEV_CHIP_MEMBER_USED
CYDEV_CHIP_DIE_ACTUAL EQU CYDEV_CHIP_DIE_EXPECT
CYDEV_CHIP_REV_LEOPARD_ES1 EQU 0
CYDEV_CHIP_REV_LEOPARD_ES2 EQU 1
CYDEV_CHIP_REV_LEOPARD_ES3 EQU 3
CYDEV_CHIP_REV_LEOPARD_PRODUCTION EQU 3
CYDEV_CHIP_REV_PSOC4A_ES0 EQU 17
CYDEV_CHIP_REV_PSOC4A_PRODUCTION EQU 17
CYDEV_CHIP_REV_PSOC5LP_ES0 EQU 0
CYDEV_CHIP_REV_PSOC5LP_PRODUCTION EQU 0
CYDEV_CHIP_REV_PSOC5TM_ES0 EQU 0
CYDEV_CHIP_REV_PSOC5TM_ES1 EQU 1
CYDEV_CHIP_REV_PSOC5TM_PRODUCTION EQU 1
CYDEV_CHIP_REV_TMA4_ES EQU 17
CYDEV_CHIP_REV_TMA4_ES2 EQU 33
CYDEV_CHIP_REV_TMA4_PRODUCTION EQU 17
CYDEV_CHIP_REVISION_3A_ES1 EQU 0
CYDEV_CHIP_REVISION_3A_ES2 EQU 1
CYDEV_CHIP_REVISION_3A_ES3 EQU 3
CYDEV_CHIP_REVISION_3A_PRODUCTION EQU 3
CYDEV_CHIP_REVISION_4A_ES0 EQU 17
CYDEV_CHIP_REVISION_4A_PRODUCTION EQU 17
CYDEV_CHIP_REVISION_4C_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4D_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4E_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4F_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4F_PRODUCTION_256DMA EQU 0
CYDEV_CHIP_REVISION_4F_PRODUCTION_256K EQU 0
CYDEV_CHIP_REVISION_4G_ES EQU 17
CYDEV_CHIP_REVISION_4G_ES2 EQU 33
CYDEV_CHIP_REVISION_4G_PRODUCTION EQU 17
CYDEV_CHIP_REVISION_4H_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4I_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4J_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4K_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4L_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4M_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4N_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4O_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4P_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4Q_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4U_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_5A_ES0 EQU 0
CYDEV_CHIP_REVISION_5A_ES1 EQU 1
CYDEV_CHIP_REVISION_5A_PRODUCTION EQU 1
CYDEV_CHIP_REVISION_5B_ES0 EQU 0
CYDEV_CHIP_REVISION_5B_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_FM3_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_FM4_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_PDL_FM0P_TYPE1_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_PDL_FM0P_TYPE2_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_PDL_FM0P_TYPE3_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_USED EQU CYDEV_CHIP_REVISION_4A_PRODUCTION
CYDEV_CHIP_REV_EXPECT EQU CYDEV_CHIP_REVISION_USED
CYDEV_CONFIG_READ_ACCELERATOR EQU 1
CYDEV_CONFIG_UNUSED_IO_AllowButWarn EQU 0
CYDEV_CONFIG_UNUSED_IO_AllowWithInfo EQU 1
CYDEV_CONFIG_UNUSED_IO_Disallowed EQU 2
CYDEV_CONFIG_UNUSED_IO EQU CYDEV_CONFIG_UNUSED_IO_Disallowed
CYDEV_CONFIGURATION_COMPRESSED EQU 1
CYDEV_CONFIGURATION_MODE_COMPRESSED EQU 0
CYDEV_CONFIGURATION_MODE EQU CYDEV_CONFIGURATION_MODE_COMPRESSED
CYDEV_CONFIGURATION_MODE_DMA EQU 2
CYDEV_CONFIGURATION_MODE_UNCOMPRESSED EQU 1
CYDEV_DEBUG_PROTECT_KILL EQU 4
CYDEV_DEBUG_PROTECT_OPEN EQU 1
CYDEV_DEBUG_PROTECT EQU CYDEV_DEBUG_PROTECT_OPEN
CYDEV_DEBUG_PROTECT_PROTECTED EQU 2
CYDEV_DEBUGGING_DPS_Disable EQU 3
CYDEV_DEBUGGING_DPS_SWD EQU 2
CYDEV_DEBUGGING_DPS EQU CYDEV_DEBUGGING_DPS_SWD
CYDEV_DEBUGGING_ENABLE EQU 1
CYDEV_DFT_SELECT_CLK0 EQU 1
CYDEV_DFT_SELECT_CLK1 EQU 2
CYDEV_HEAP_SIZE EQU 0x80
CYDEV_IMO_TRIMMED_BY_USB EQU 0
CYDEV_IMO_TRIMMED_BY_WCO EQU 0
CYDEV_IS_EXPORTING_CODE EQU 0
CYDEV_IS_IMPORTING_CODE EQU 0
CYDEV_PROJ_TYPE EQU 0
CYDEV_PROJ_TYPE_BOOTLOADER EQU 1
CYDEV_PROJ_TYPE_LAUNCHER EQU 5
CYDEV_PROJ_TYPE_LOADABLE EQU 2
CYDEV_PROJ_TYPE_LOADABLEANDBOOTLOADER EQU 4
CYDEV_PROJ_TYPE_MULTIAPPBOOTLOADER EQU 3
CYDEV_PROJ_TYPE_STANDARD EQU 0
CYDEV_STACK_SIZE EQU 0x0400
CYDEV_USE_BUNDLED_CMSIS EQU 1
CYDEV_VARIABLE_VDDA EQU 1
CYDEV_VDDA_MV EQU 3300
CYDEV_VDDD_MV EQU 3300
CYDEV_WDT_GENERATE_ISR EQU 1
CYIPBLOCK_M0S8_CTBM_VERSION EQU 0
CYIPBLOCK_m0s8cpuss_VERSION EQU 0
CYIPBLOCK_m0s8csd_VERSION EQU 0
CYIPBLOCK_m0s8gpio2_VERSION EQU 0
CYIPBLOCK_m0s8hsiom4a_VERSION EQU 0
CYIPBLOCK_m0s8lcd_VERSION EQU 0
CYIPBLOCK_m0s8lpcomp_VERSION EQU 0
CYIPBLOCK_m0s8pclk_VERSION EQU 0
CYIPBLOCK_m0s8sar_VERSION EQU 0
CYIPBLOCK_m0s8scb_VERSION EQU 0
CYIPBLOCK_m0s8srssv2_VERSION EQU 1
CYIPBLOCK_m0s8tcpwm_VERSION EQU 0
CYIPBLOCK_m0s8udbif_VERSION EQU 0
CYIPBLOCK_S8_GPIO_VERSION EQU 2
CYDEV_BOOTLOADER_ENABLE EQU 0

#endif /* INCLUDED_CYFITTERIAR_INC */
