Requirement Location,Feature,Sub Feature,Feature Description,Verification Goal,Pass/Fail Criteria,Test Type,Coverage Method,Link to Coverage
"CV32E40P User Manual
Rev. 49205655
Pipeline Details
https://core-v-docs-verif-strat.readthedocs.io/projects/cv32e40p_um/en/latest/pipeline.html#id1",Pipeline Hazard,Load Data,The instruction immediately following a load uses the result of that load.,Cover assertion of mhpmevent_ld_stall in ID stage.,Check against ISS,"ENV capability, not specific test",Assertion Coverage,cv32e40p_id_stage_sva.c_ld_stall
,Pipeline Hazard,Jump,The link register of a JLR depends on result of preceding instruction,Cover assertion of mhpmevent_jr_stall in ID stage.,Check against ISS,"ENV capability, not specific test",Assertion Coverage,cv32e40p_id_stage_sva.c_jr_stall
"CV32E40P User Manual
Rev. 49205655
Sleep Unit
https://core-v-docs-verif-strat.readthedocs.io/projects/cv32e40p_um/en/latest/sleep.html#sleep-unit",Startup behavior,Initial instruction fetch,"At the assertion of fetch_enable_i, the core fetches the first instructions from instruction bus address boot_add_i.","Some number of clock cycles after reset, assert fetch_enable_i.  Program shall load and run as expected.",Any/all P/F criteria will indicate failure if this does not work.,"ENV capability, not specific test",N/A,This is controlled in uvmt_cv32_tb_ifs.sv
,Run-time behavior,Program execution after initial instruction fetch,"After starting program execution, the core will ignore fetch_enable_i the next time the core is reset.","Some number of clock cycles after reset, randomly toggle fetch_enable_i.  Program shall load and run as expected.",Any/all P/F criteria will indicate failure if this does not work.,"ENV capability, not specific test",N/A,This is controlled in uvmt_cv32_tb_ifs.sv
,Sleep Behavior,WFI Entry,The WFI instruction causes the core to enter sleep mode.,Demonstrate that core suspends execution of new instructions on WFI,Self Checking Test,Directed Self-Checking,Testcase,Virtually every interrupt test does this.
,,WFI Exit 1,Core will exit sleep mode on pending interrupt,,,,,See Interrupt DV Plan
,,WFI Exit 2,Core will exit sleep mode on pending debug request,,,,,See Debug DV plan
,,,,,,,,
,,,,,,,,
,,,,,,,,
,,,,,,,,
,,,,,,,,
,,,,,,,,
,,,,,,,,
,,,,,,,,
,,,,,,,,
,,,,,,,,
,,,,,,,,
,,,,,,,,
,,,,,,,,
,,,,,,,,
,,,,,,,,
,,,,,,,,
,,,,,,,,
,,,,,,,,
,,,,,,,,
,,,,,,,,
,,,,,,,,
,,,,,,,,
,,,,,,,,
,,,,,,,,
,,,,,,,,
,,,,,,,,
,,,,,,,,
,,,,,,,,
,,,,,,,,
,,,,,,,,
,,,,,,,,
,,,,,,,,
,,,,,,,,
,,,,,,,,
,,,,,,,,
,,,,,,,,
,,,,,,,,
,,,,,,,,
,,,,,,,,
,,,,,,,,
,,,,,,,,
,,,,,,,,
,,,,,,,,
,,,,,,,,
,,,,,,,,
,,,,,,,,
,,,,,,,,
,,,,,,,,
,,,,,,,,
,,,,,,,,
,,,,,,,,
,,,,,,,,
,,,,,,,,
,,,,,,,,
,,,,,,,,
,,,,,,,,
,,,,,,,,
,,,,,,,,
,,,,,,,,
,,,,,,,,
,,,,,,,,
,,,,,,,,
,,,,,,,,
,,,,,,,,
,,,,,,,,
,,,,,,,,
,,,,,,,,
,,,,,,,,
,,,,,,,,
,,,,,,,,
 -------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------- END -----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------,,,,,,,,
