# Generated from D:/work/PyHDLio-dev/tools/../PyHDLio/pyhdlio/vhdl/grammar/VHDLParser.g4 by ANTLR 4.13.2
from antlr4 import *
if "." in __name__:
    from .VHDLParser import VHDLParser
else:
    from VHDLParser import VHDLParser

# This class defines a complete listener for a parse tree produced by VHDLParser.
class VHDLParserListener(ParseTreeListener):

    # Enter a parse tree produced by VHDLParser#rule_AbsolutePathname.
    def enterRule_AbsolutePathname(self, ctx:VHDLParser.Rule_AbsolutePathnameContext):
        pass

    # Exit a parse tree produced by VHDLParser#rule_AbsolutePathname.
    def exitRule_AbsolutePathname(self, ctx:VHDLParser.Rule_AbsolutePathnameContext):
        pass


    # Enter a parse tree produced by VHDLParser#rule_AccessIncompleteTypeDefinition.
    def enterRule_AccessIncompleteTypeDefinition(self, ctx:VHDLParser.Rule_AccessIncompleteTypeDefinitionContext):
        pass

    # Exit a parse tree produced by VHDLParser#rule_AccessIncompleteTypeDefinition.
    def exitRule_AccessIncompleteTypeDefinition(self, ctx:VHDLParser.Rule_AccessIncompleteTypeDefinitionContext):
        pass


    # Enter a parse tree produced by VHDLParser#rule_AccessTypeDefinition.
    def enterRule_AccessTypeDefinition(self, ctx:VHDLParser.Rule_AccessTypeDefinitionContext):
        pass

    # Exit a parse tree produced by VHDLParser#rule_AccessTypeDefinition.
    def exitRule_AccessTypeDefinition(self, ctx:VHDLParser.Rule_AccessTypeDefinitionContext):
        pass


    # Enter a parse tree produced by VHDLParser#rule_ActualDesignator.
    def enterRule_ActualDesignator(self, ctx:VHDLParser.Rule_ActualDesignatorContext):
        pass

    # Exit a parse tree produced by VHDLParser#rule_ActualDesignator.
    def exitRule_ActualDesignator(self, ctx:VHDLParser.Rule_ActualDesignatorContext):
        pass


    # Enter a parse tree produced by VHDLParser#rule_ActualPart.
    def enterRule_ActualPart(self, ctx:VHDLParser.Rule_ActualPartContext):
        pass

    # Exit a parse tree produced by VHDLParser#rule_ActualPart.
    def exitRule_ActualPart(self, ctx:VHDLParser.Rule_ActualPartContext):
        pass


    # Enter a parse tree produced by VHDLParser#rule_Aggregate.
    def enterRule_Aggregate(self, ctx:VHDLParser.Rule_AggregateContext):
        pass

    # Exit a parse tree produced by VHDLParser#rule_Aggregate.
    def exitRule_Aggregate(self, ctx:VHDLParser.Rule_AggregateContext):
        pass


    # Enter a parse tree produced by VHDLParser#rule_AliasDeclaration.
    def enterRule_AliasDeclaration(self, ctx:VHDLParser.Rule_AliasDeclarationContext):
        pass

    # Exit a parse tree produced by VHDLParser#rule_AliasDeclaration.
    def exitRule_AliasDeclaration(self, ctx:VHDLParser.Rule_AliasDeclarationContext):
        pass


    # Enter a parse tree produced by VHDLParser#rule_AliasDesignator.
    def enterRule_AliasDesignator(self, ctx:VHDLParser.Rule_AliasDesignatorContext):
        pass

    # Exit a parse tree produced by VHDLParser#rule_AliasDesignator.
    def exitRule_AliasDesignator(self, ctx:VHDLParser.Rule_AliasDesignatorContext):
        pass


    # Enter a parse tree produced by VHDLParser#rule_AliasIndication.
    def enterRule_AliasIndication(self, ctx:VHDLParser.Rule_AliasIndicationContext):
        pass

    # Exit a parse tree produced by VHDLParser#rule_AliasIndication.
    def exitRule_AliasIndication(self, ctx:VHDLParser.Rule_AliasIndicationContext):
        pass


    # Enter a parse tree produced by VHDLParser#rule_Allocator.
    def enterRule_Allocator(self, ctx:VHDLParser.Rule_AllocatorContext):
        pass

    # Exit a parse tree produced by VHDLParser#rule_Allocator.
    def exitRule_Allocator(self, ctx:VHDLParser.Rule_AllocatorContext):
        pass


    # Enter a parse tree produced by VHDLParser#rule_Architecture.
    def enterRule_Architecture(self, ctx:VHDLParser.Rule_ArchitectureContext):
        pass

    # Exit a parse tree produced by VHDLParser#rule_Architecture.
    def exitRule_Architecture(self, ctx:VHDLParser.Rule_ArchitectureContext):
        pass


    # Enter a parse tree produced by VHDLParser#rule_ArchitectureStatement.
    def enterRule_ArchitectureStatement(self, ctx:VHDLParser.Rule_ArchitectureStatementContext):
        pass

    # Exit a parse tree produced by VHDLParser#rule_ArchitectureStatement.
    def exitRule_ArchitectureStatement(self, ctx:VHDLParser.Rule_ArchitectureStatementContext):
        pass


    # Enter a parse tree produced by VHDLParser#rule_ArrayConstraint.
    def enterRule_ArrayConstraint(self, ctx:VHDLParser.Rule_ArrayConstraintContext):
        pass

    # Exit a parse tree produced by VHDLParser#rule_ArrayConstraint.
    def exitRule_ArrayConstraint(self, ctx:VHDLParser.Rule_ArrayConstraintContext):
        pass


    # Enter a parse tree produced by VHDLParser#rule_ArrayIncompleteTypeDefinition.
    def enterRule_ArrayIncompleteTypeDefinition(self, ctx:VHDLParser.Rule_ArrayIncompleteTypeDefinitionContext):
        pass

    # Exit a parse tree produced by VHDLParser#rule_ArrayIncompleteTypeDefinition.
    def exitRule_ArrayIncompleteTypeDefinition(self, ctx:VHDLParser.Rule_ArrayIncompleteTypeDefinitionContext):
        pass


    # Enter a parse tree produced by VHDLParser#rule_ArrayIndexIncompleteType.
    def enterRule_ArrayIndexIncompleteType(self, ctx:VHDLParser.Rule_ArrayIndexIncompleteTypeContext):
        pass

    # Exit a parse tree produced by VHDLParser#rule_ArrayIndexIncompleteType.
    def exitRule_ArrayIndexIncompleteType(self, ctx:VHDLParser.Rule_ArrayIndexIncompleteTypeContext):
        pass


    # Enter a parse tree produced by VHDLParser#rule_ArrayIndexIncompleteTypeList.
    def enterRule_ArrayIndexIncompleteTypeList(self, ctx:VHDLParser.Rule_ArrayIndexIncompleteTypeListContext):
        pass

    # Exit a parse tree produced by VHDLParser#rule_ArrayIndexIncompleteTypeList.
    def exitRule_ArrayIndexIncompleteTypeList(self, ctx:VHDLParser.Rule_ArrayIndexIncompleteTypeListContext):
        pass


    # Enter a parse tree produced by VHDLParser#rule_ArrayModeViewIndication.
    def enterRule_ArrayModeViewIndication(self, ctx:VHDLParser.Rule_ArrayModeViewIndicationContext):
        pass

    # Exit a parse tree produced by VHDLParser#rule_ArrayModeViewIndication.
    def exitRule_ArrayModeViewIndication(self, ctx:VHDLParser.Rule_ArrayModeViewIndicationContext):
        pass


    # Enter a parse tree produced by VHDLParser#rule_Assertion.
    def enterRule_Assertion(self, ctx:VHDLParser.Rule_AssertionContext):
        pass

    # Exit a parse tree produced by VHDLParser#rule_Assertion.
    def exitRule_Assertion(self, ctx:VHDLParser.Rule_AssertionContext):
        pass


    # Enter a parse tree produced by VHDLParser#rule_AssertionStatement.
    def enterRule_AssertionStatement(self, ctx:VHDLParser.Rule_AssertionStatementContext):
        pass

    # Exit a parse tree produced by VHDLParser#rule_AssertionStatement.
    def exitRule_AssertionStatement(self, ctx:VHDLParser.Rule_AssertionStatementContext):
        pass


    # Enter a parse tree produced by VHDLParser#rule_AssociationElement.
    def enterRule_AssociationElement(self, ctx:VHDLParser.Rule_AssociationElementContext):
        pass

    # Exit a parse tree produced by VHDLParser#rule_AssociationElement.
    def exitRule_AssociationElement(self, ctx:VHDLParser.Rule_AssociationElementContext):
        pass


    # Enter a parse tree produced by VHDLParser#rule_AssociationList.
    def enterRule_AssociationList(self, ctx:VHDLParser.Rule_AssociationListContext):
        pass

    # Exit a parse tree produced by VHDLParser#rule_AssociationList.
    def exitRule_AssociationList(self, ctx:VHDLParser.Rule_AssociationListContext):
        pass


    # Enter a parse tree produced by VHDLParser#rule_AttributeDeclaration.
    def enterRule_AttributeDeclaration(self, ctx:VHDLParser.Rule_AttributeDeclarationContext):
        pass

    # Exit a parse tree produced by VHDLParser#rule_AttributeDeclaration.
    def exitRule_AttributeDeclaration(self, ctx:VHDLParser.Rule_AttributeDeclarationContext):
        pass


    # Enter a parse tree produced by VHDLParser#rule_AttributeDesignator.
    def enterRule_AttributeDesignator(self, ctx:VHDLParser.Rule_AttributeDesignatorContext):
        pass

    # Exit a parse tree produced by VHDLParser#rule_AttributeDesignator.
    def exitRule_AttributeDesignator(self, ctx:VHDLParser.Rule_AttributeDesignatorContext):
        pass


    # Enter a parse tree produced by VHDLParser#rule_AttributeSpecification.
    def enterRule_AttributeSpecification(self, ctx:VHDLParser.Rule_AttributeSpecificationContext):
        pass

    # Exit a parse tree produced by VHDLParser#rule_AttributeSpecification.
    def exitRule_AttributeSpecification(self, ctx:VHDLParser.Rule_AttributeSpecificationContext):
        pass


    # Enter a parse tree produced by VHDLParser#rule_BindingIndication.
    def enterRule_BindingIndication(self, ctx:VHDLParser.Rule_BindingIndicationContext):
        pass

    # Exit a parse tree produced by VHDLParser#rule_BindingIndication.
    def exitRule_BindingIndication(self, ctx:VHDLParser.Rule_BindingIndicationContext):
        pass


    # Enter a parse tree produced by VHDLParser#rule_BlockConfiguration.
    def enterRule_BlockConfiguration(self, ctx:VHDLParser.Rule_BlockConfigurationContext):
        pass

    # Exit a parse tree produced by VHDLParser#rule_BlockConfiguration.
    def exitRule_BlockConfiguration(self, ctx:VHDLParser.Rule_BlockConfigurationContext):
        pass


    # Enter a parse tree produced by VHDLParser#rule_BlockDeclarativeItem.
    def enterRule_BlockDeclarativeItem(self, ctx:VHDLParser.Rule_BlockDeclarativeItemContext):
        pass

    # Exit a parse tree produced by VHDLParser#rule_BlockDeclarativeItem.
    def exitRule_BlockDeclarativeItem(self, ctx:VHDLParser.Rule_BlockDeclarativeItemContext):
        pass


    # Enter a parse tree produced by VHDLParser#rule_BlockSpecification.
    def enterRule_BlockSpecification(self, ctx:VHDLParser.Rule_BlockSpecificationContext):
        pass

    # Exit a parse tree produced by VHDLParser#rule_BlockSpecification.
    def exitRule_BlockSpecification(self, ctx:VHDLParser.Rule_BlockSpecificationContext):
        pass


    # Enter a parse tree produced by VHDLParser#rule_BlockStatement.
    def enterRule_BlockStatement(self, ctx:VHDLParser.Rule_BlockStatementContext):
        pass

    # Exit a parse tree produced by VHDLParser#rule_BlockStatement.
    def exitRule_BlockStatement(self, ctx:VHDLParser.Rule_BlockStatementContext):
        pass


    # Enter a parse tree produced by VHDLParser#rule_CaseGenerateAlternative.
    def enterRule_CaseGenerateAlternative(self, ctx:VHDLParser.Rule_CaseGenerateAlternativeContext):
        pass

    # Exit a parse tree produced by VHDLParser#rule_CaseGenerateAlternative.
    def exitRule_CaseGenerateAlternative(self, ctx:VHDLParser.Rule_CaseGenerateAlternativeContext):
        pass


    # Enter a parse tree produced by VHDLParser#rule_CaseGenerateStatement.
    def enterRule_CaseGenerateStatement(self, ctx:VHDLParser.Rule_CaseGenerateStatementContext):
        pass

    # Exit a parse tree produced by VHDLParser#rule_CaseGenerateStatement.
    def exitRule_CaseGenerateStatement(self, ctx:VHDLParser.Rule_CaseGenerateStatementContext):
        pass


    # Enter a parse tree produced by VHDLParser#rule_CaseStatement.
    def enterRule_CaseStatement(self, ctx:VHDLParser.Rule_CaseStatementContext):
        pass

    # Exit a parse tree produced by VHDLParser#rule_CaseStatement.
    def exitRule_CaseStatement(self, ctx:VHDLParser.Rule_CaseStatementContext):
        pass


    # Enter a parse tree produced by VHDLParser#rule_CaseStatementAlternative.
    def enterRule_CaseStatementAlternative(self, ctx:VHDLParser.Rule_CaseStatementAlternativeContext):
        pass

    # Exit a parse tree produced by VHDLParser#rule_CaseStatementAlternative.
    def exitRule_CaseStatementAlternative(self, ctx:VHDLParser.Rule_CaseStatementAlternativeContext):
        pass


    # Enter a parse tree produced by VHDLParser#rule_Choice.
    def enterRule_Choice(self, ctx:VHDLParser.Rule_ChoiceContext):
        pass

    # Exit a parse tree produced by VHDLParser#rule_Choice.
    def exitRule_Choice(self, ctx:VHDLParser.Rule_ChoiceContext):
        pass


    # Enter a parse tree produced by VHDLParser#rule_Choices.
    def enterRule_Choices(self, ctx:VHDLParser.Rule_ChoicesContext):
        pass

    # Exit a parse tree produced by VHDLParser#rule_Choices.
    def exitRule_Choices(self, ctx:VHDLParser.Rule_ChoicesContext):
        pass


    # Enter a parse tree produced by VHDLParser#rule_ComponentConfiguration.
    def enterRule_ComponentConfiguration(self, ctx:VHDLParser.Rule_ComponentConfigurationContext):
        pass

    # Exit a parse tree produced by VHDLParser#rule_ComponentConfiguration.
    def exitRule_ComponentConfiguration(self, ctx:VHDLParser.Rule_ComponentConfigurationContext):
        pass


    # Enter a parse tree produced by VHDLParser#rule_ComponentDeclaration.
    def enterRule_ComponentDeclaration(self, ctx:VHDLParser.Rule_ComponentDeclarationContext):
        pass

    # Exit a parse tree produced by VHDLParser#rule_ComponentDeclaration.
    def exitRule_ComponentDeclaration(self, ctx:VHDLParser.Rule_ComponentDeclarationContext):
        pass


    # Enter a parse tree produced by VHDLParser#rule_ComponentInstantiationStatement.
    def enterRule_ComponentInstantiationStatement(self, ctx:VHDLParser.Rule_ComponentInstantiationStatementContext):
        pass

    # Exit a parse tree produced by VHDLParser#rule_ComponentInstantiationStatement.
    def exitRule_ComponentInstantiationStatement(self, ctx:VHDLParser.Rule_ComponentInstantiationStatementContext):
        pass


    # Enter a parse tree produced by VHDLParser#rule_ComponentSpecification.
    def enterRule_ComponentSpecification(self, ctx:VHDLParser.Rule_ComponentSpecificationContext):
        pass

    # Exit a parse tree produced by VHDLParser#rule_ComponentSpecification.
    def exitRule_ComponentSpecification(self, ctx:VHDLParser.Rule_ComponentSpecificationContext):
        pass


    # Enter a parse tree produced by VHDLParser#rule_CompositeTypeDefinition.
    def enterRule_CompositeTypeDefinition(self, ctx:VHDLParser.Rule_CompositeTypeDefinitionContext):
        pass

    # Exit a parse tree produced by VHDLParser#rule_CompositeTypeDefinition.
    def exitRule_CompositeTypeDefinition(self, ctx:VHDLParser.Rule_CompositeTypeDefinitionContext):
        pass


    # Enter a parse tree produced by VHDLParser#rule_CompoundConfigurationSpecification.
    def enterRule_CompoundConfigurationSpecification(self, ctx:VHDLParser.Rule_CompoundConfigurationSpecificationContext):
        pass

    # Exit a parse tree produced by VHDLParser#rule_CompoundConfigurationSpecification.
    def exitRule_CompoundConfigurationSpecification(self, ctx:VHDLParser.Rule_CompoundConfigurationSpecificationContext):
        pass


    # Enter a parse tree produced by VHDLParser#rule_ConcurrentAssertionStatement.
    def enterRule_ConcurrentAssertionStatement(self, ctx:VHDLParser.Rule_ConcurrentAssertionStatementContext):
        pass

    # Exit a parse tree produced by VHDLParser#rule_ConcurrentAssertionStatement.
    def exitRule_ConcurrentAssertionStatement(self, ctx:VHDLParser.Rule_ConcurrentAssertionStatementContext):
        pass


    # Enter a parse tree produced by VHDLParser#rule_ConcurrentConditionalSignalAssignment.
    def enterRule_ConcurrentConditionalSignalAssignment(self, ctx:VHDLParser.Rule_ConcurrentConditionalSignalAssignmentContext):
        pass

    # Exit a parse tree produced by VHDLParser#rule_ConcurrentConditionalSignalAssignment.
    def exitRule_ConcurrentConditionalSignalAssignment(self, ctx:VHDLParser.Rule_ConcurrentConditionalSignalAssignmentContext):
        pass


    # Enter a parse tree produced by VHDLParser#rule_ConcurrentProcedureCallStatement.
    def enterRule_ConcurrentProcedureCallStatement(self, ctx:VHDLParser.Rule_ConcurrentProcedureCallStatementContext):
        pass

    # Exit a parse tree produced by VHDLParser#rule_ConcurrentProcedureCallStatement.
    def exitRule_ConcurrentProcedureCallStatement(self, ctx:VHDLParser.Rule_ConcurrentProcedureCallStatementContext):
        pass


    # Enter a parse tree produced by VHDLParser#rule_ConcurrentSelectedSignalAssignment.
    def enterRule_ConcurrentSelectedSignalAssignment(self, ctx:VHDLParser.Rule_ConcurrentSelectedSignalAssignmentContext):
        pass

    # Exit a parse tree produced by VHDLParser#rule_ConcurrentSelectedSignalAssignment.
    def exitRule_ConcurrentSelectedSignalAssignment(self, ctx:VHDLParser.Rule_ConcurrentSelectedSignalAssignmentContext):
        pass


    # Enter a parse tree produced by VHDLParser#rule_ConcurrentSignalAssignmentStatement.
    def enterRule_ConcurrentSignalAssignmentStatement(self, ctx:VHDLParser.Rule_ConcurrentSignalAssignmentStatementContext):
        pass

    # Exit a parse tree produced by VHDLParser#rule_ConcurrentSignalAssignmentStatement.
    def exitRule_ConcurrentSignalAssignmentStatement(self, ctx:VHDLParser.Rule_ConcurrentSignalAssignmentStatementContext):
        pass


    # Enter a parse tree produced by VHDLParser#rule_ConcurrentSimpleSignalAssignment.
    def enterRule_ConcurrentSimpleSignalAssignment(self, ctx:VHDLParser.Rule_ConcurrentSimpleSignalAssignmentContext):
        pass

    # Exit a parse tree produced by VHDLParser#rule_ConcurrentSimpleSignalAssignment.
    def exitRule_ConcurrentSimpleSignalAssignment(self, ctx:VHDLParser.Rule_ConcurrentSimpleSignalAssignmentContext):
        pass


    # Enter a parse tree produced by VHDLParser#rule_ConcurrentStatement.
    def enterRule_ConcurrentStatement(self, ctx:VHDLParser.Rule_ConcurrentStatementContext):
        pass

    # Exit a parse tree produced by VHDLParser#rule_ConcurrentStatement.
    def exitRule_ConcurrentStatement(self, ctx:VHDLParser.Rule_ConcurrentStatementContext):
        pass


    # Enter a parse tree produced by VHDLParser#rule_ConditionClause.
    def enterRule_ConditionClause(self, ctx:VHDLParser.Rule_ConditionClauseContext):
        pass

    # Exit a parse tree produced by VHDLParser#rule_ConditionClause.
    def exitRule_ConditionClause(self, ctx:VHDLParser.Rule_ConditionClauseContext):
        pass


    # Enter a parse tree produced by VHDLParser#rule_ConditionalExpression.
    def enterRule_ConditionalExpression(self, ctx:VHDLParser.Rule_ConditionalExpressionContext):
        pass

    # Exit a parse tree produced by VHDLParser#rule_ConditionalExpression.
    def exitRule_ConditionalExpression(self, ctx:VHDLParser.Rule_ConditionalExpressionContext):
        pass


    # Enter a parse tree produced by VHDLParser#rule_ConditionalOrUnaffectedExpression.
    def enterRule_ConditionalOrUnaffectedExpression(self, ctx:VHDLParser.Rule_ConditionalOrUnaffectedExpressionContext):
        pass

    # Exit a parse tree produced by VHDLParser#rule_ConditionalOrUnaffectedExpression.
    def exitRule_ConditionalOrUnaffectedExpression(self, ctx:VHDLParser.Rule_ConditionalOrUnaffectedExpressionContext):
        pass


    # Enter a parse tree produced by VHDLParser#rule_ConditionalSignalAssignment.
    def enterRule_ConditionalSignalAssignment(self, ctx:VHDLParser.Rule_ConditionalSignalAssignmentContext):
        pass

    # Exit a parse tree produced by VHDLParser#rule_ConditionalSignalAssignment.
    def exitRule_ConditionalSignalAssignment(self, ctx:VHDLParser.Rule_ConditionalSignalAssignmentContext):
        pass


    # Enter a parse tree produced by VHDLParser#rule_ConditionalWaveforms.
    def enterRule_ConditionalWaveforms(self, ctx:VHDLParser.Rule_ConditionalWaveformsContext):
        pass

    # Exit a parse tree produced by VHDLParser#rule_ConditionalWaveforms.
    def exitRule_ConditionalWaveforms(self, ctx:VHDLParser.Rule_ConditionalWaveformsContext):
        pass


    # Enter a parse tree produced by VHDLParser#rule_ConfigurationDeclaration.
    def enterRule_ConfigurationDeclaration(self, ctx:VHDLParser.Rule_ConfigurationDeclarationContext):
        pass

    # Exit a parse tree produced by VHDLParser#rule_ConfigurationDeclaration.
    def exitRule_ConfigurationDeclaration(self, ctx:VHDLParser.Rule_ConfigurationDeclarationContext):
        pass


    # Enter a parse tree produced by VHDLParser#rule_ConfigurationDeclarativeItem.
    def enterRule_ConfigurationDeclarativeItem(self, ctx:VHDLParser.Rule_ConfigurationDeclarativeItemContext):
        pass

    # Exit a parse tree produced by VHDLParser#rule_ConfigurationDeclarativeItem.
    def exitRule_ConfigurationDeclarativeItem(self, ctx:VHDLParser.Rule_ConfigurationDeclarativeItemContext):
        pass


    # Enter a parse tree produced by VHDLParser#rule_ConfigurationItem.
    def enterRule_ConfigurationItem(self, ctx:VHDLParser.Rule_ConfigurationItemContext):
        pass

    # Exit a parse tree produced by VHDLParser#rule_ConfigurationItem.
    def exitRule_ConfigurationItem(self, ctx:VHDLParser.Rule_ConfigurationItemContext):
        pass


    # Enter a parse tree produced by VHDLParser#rule_ConfigurationSpecification.
    def enterRule_ConfigurationSpecification(self, ctx:VHDLParser.Rule_ConfigurationSpecificationContext):
        pass

    # Exit a parse tree produced by VHDLParser#rule_ConfigurationSpecification.
    def exitRule_ConfigurationSpecification(self, ctx:VHDLParser.Rule_ConfigurationSpecificationContext):
        pass


    # Enter a parse tree produced by VHDLParser#rule_ConstantDeclaration.
    def enterRule_ConstantDeclaration(self, ctx:VHDLParser.Rule_ConstantDeclarationContext):
        pass

    # Exit a parse tree produced by VHDLParser#rule_ConstantDeclaration.
    def exitRule_ConstantDeclaration(self, ctx:VHDLParser.Rule_ConstantDeclarationContext):
        pass


    # Enter a parse tree produced by VHDLParser#rule_ConstrainedArrayDefinition.
    def enterRule_ConstrainedArrayDefinition(self, ctx:VHDLParser.Rule_ConstrainedArrayDefinitionContext):
        pass

    # Exit a parse tree produced by VHDLParser#rule_ConstrainedArrayDefinition.
    def exitRule_ConstrainedArrayDefinition(self, ctx:VHDLParser.Rule_ConstrainedArrayDefinitionContext):
        pass


    # Enter a parse tree produced by VHDLParser#rule_Constraint.
    def enterRule_Constraint(self, ctx:VHDLParser.Rule_ConstraintContext):
        pass

    # Exit a parse tree produced by VHDLParser#rule_Constraint.
    def exitRule_Constraint(self, ctx:VHDLParser.Rule_ConstraintContext):
        pass


    # Enter a parse tree produced by VHDLParser#rule_ContextDeclaration.
    def enterRule_ContextDeclaration(self, ctx:VHDLParser.Rule_ContextDeclarationContext):
        pass

    # Exit a parse tree produced by VHDLParser#rule_ContextDeclaration.
    def exitRule_ContextDeclaration(self, ctx:VHDLParser.Rule_ContextDeclarationContext):
        pass


    # Enter a parse tree produced by VHDLParser#rule_ContextItem.
    def enterRule_ContextItem(self, ctx:VHDLParser.Rule_ContextItemContext):
        pass

    # Exit a parse tree produced by VHDLParser#rule_ContextItem.
    def exitRule_ContextItem(self, ctx:VHDLParser.Rule_ContextItemContext):
        pass


    # Enter a parse tree produced by VHDLParser#rule_ContextReference.
    def enterRule_ContextReference(self, ctx:VHDLParser.Rule_ContextReferenceContext):
        pass

    # Exit a parse tree produced by VHDLParser#rule_ContextReference.
    def exitRule_ContextReference(self, ctx:VHDLParser.Rule_ContextReferenceContext):
        pass


    # Enter a parse tree produced by VHDLParser#rule_DelayMechanism.
    def enterRule_DelayMechanism(self, ctx:VHDLParser.Rule_DelayMechanismContext):
        pass

    # Exit a parse tree produced by VHDLParser#rule_DelayMechanism.
    def exitRule_DelayMechanism(self, ctx:VHDLParser.Rule_DelayMechanismContext):
        pass


    # Enter a parse tree produced by VHDLParser#rule_DesignFile.
    def enterRule_DesignFile(self, ctx:VHDLParser.Rule_DesignFileContext):
        pass

    # Exit a parse tree produced by VHDLParser#rule_DesignFile.
    def exitRule_DesignFile(self, ctx:VHDLParser.Rule_DesignFileContext):
        pass


    # Enter a parse tree produced by VHDLParser#rule_DesignUnit.
    def enterRule_DesignUnit(self, ctx:VHDLParser.Rule_DesignUnitContext):
        pass

    # Exit a parse tree produced by VHDLParser#rule_DesignUnit.
    def exitRule_DesignUnit(self, ctx:VHDLParser.Rule_DesignUnitContext):
        pass


    # Enter a parse tree produced by VHDLParser#rule_Designator.
    def enterRule_Designator(self, ctx:VHDLParser.Rule_DesignatorContext):
        pass

    # Exit a parse tree produced by VHDLParser#rule_Designator.
    def exitRule_Designator(self, ctx:VHDLParser.Rule_DesignatorContext):
        pass


    # Enter a parse tree produced by VHDLParser#rule_Direction.
    def enterRule_Direction(self, ctx:VHDLParser.Rule_DirectionContext):
        pass

    # Exit a parse tree produced by VHDLParser#rule_Direction.
    def exitRule_Direction(self, ctx:VHDLParser.Rule_DirectionContext):
        pass


    # Enter a parse tree produced by VHDLParser#rule_DisconnectionSpecification.
    def enterRule_DisconnectionSpecification(self, ctx:VHDLParser.Rule_DisconnectionSpecificationContext):
        pass

    # Exit a parse tree produced by VHDLParser#rule_DisconnectionSpecification.
    def exitRule_DisconnectionSpecification(self, ctx:VHDLParser.Rule_DisconnectionSpecificationContext):
        pass


    # Enter a parse tree produced by VHDLParser#rule_DiscreteRange.
    def enterRule_DiscreteRange(self, ctx:VHDLParser.Rule_DiscreteRangeContext):
        pass

    # Exit a parse tree produced by VHDLParser#rule_DiscreteRange.
    def exitRule_DiscreteRange(self, ctx:VHDLParser.Rule_DiscreteRangeContext):
        pass


    # Enter a parse tree produced by VHDLParser#rule_DiscreteIncompleteTypeDefinition.
    def enterRule_DiscreteIncompleteTypeDefinition(self, ctx:VHDLParser.Rule_DiscreteIncompleteTypeDefinitionContext):
        pass

    # Exit a parse tree produced by VHDLParser#rule_DiscreteIncompleteTypeDefinition.
    def exitRule_DiscreteIncompleteTypeDefinition(self, ctx:VHDLParser.Rule_DiscreteIncompleteTypeDefinitionContext):
        pass


    # Enter a parse tree produced by VHDLParser#rule_ElementArrayModeViewIndication.
    def enterRule_ElementArrayModeViewIndication(self, ctx:VHDLParser.Rule_ElementArrayModeViewIndicationContext):
        pass

    # Exit a parse tree produced by VHDLParser#rule_ElementArrayModeViewIndication.
    def exitRule_ElementArrayModeViewIndication(self, ctx:VHDLParser.Rule_ElementArrayModeViewIndicationContext):
        pass


    # Enter a parse tree produced by VHDLParser#rule_ElementAssociation.
    def enterRule_ElementAssociation(self, ctx:VHDLParser.Rule_ElementAssociationContext):
        pass

    # Exit a parse tree produced by VHDLParser#rule_ElementAssociation.
    def exitRule_ElementAssociation(self, ctx:VHDLParser.Rule_ElementAssociationContext):
        pass


    # Enter a parse tree produced by VHDLParser#rule_ElementConstraint.
    def enterRule_ElementConstraint(self, ctx:VHDLParser.Rule_ElementConstraintContext):
        pass

    # Exit a parse tree produced by VHDLParser#rule_ElementConstraint.
    def exitRule_ElementConstraint(self, ctx:VHDLParser.Rule_ElementConstraintContext):
        pass


    # Enter a parse tree produced by VHDLParser#rule_ElementDeclaration.
    def enterRule_ElementDeclaration(self, ctx:VHDLParser.Rule_ElementDeclarationContext):
        pass

    # Exit a parse tree produced by VHDLParser#rule_ElementDeclaration.
    def exitRule_ElementDeclaration(self, ctx:VHDLParser.Rule_ElementDeclarationContext):
        pass


    # Enter a parse tree produced by VHDLParser#rule_ElementModeIndication.
    def enterRule_ElementModeIndication(self, ctx:VHDLParser.Rule_ElementModeIndicationContext):
        pass

    # Exit a parse tree produced by VHDLParser#rule_ElementModeIndication.
    def exitRule_ElementModeIndication(self, ctx:VHDLParser.Rule_ElementModeIndicationContext):
        pass


    # Enter a parse tree produced by VHDLParser#rule_ElementModeViewIndication.
    def enterRule_ElementModeViewIndication(self, ctx:VHDLParser.Rule_ElementModeViewIndicationContext):
        pass

    # Exit a parse tree produced by VHDLParser#rule_ElementModeViewIndication.
    def exitRule_ElementModeViewIndication(self, ctx:VHDLParser.Rule_ElementModeViewIndicationContext):
        pass


    # Enter a parse tree produced by VHDLParser#rule_ElementRecordModeViewIndication.
    def enterRule_ElementRecordModeViewIndication(self, ctx:VHDLParser.Rule_ElementRecordModeViewIndicationContext):
        pass

    # Exit a parse tree produced by VHDLParser#rule_ElementRecordModeViewIndication.
    def exitRule_ElementRecordModeViewIndication(self, ctx:VHDLParser.Rule_ElementRecordModeViewIndicationContext):
        pass


    # Enter a parse tree produced by VHDLParser#rule_ElementResolution.
    def enterRule_ElementResolution(self, ctx:VHDLParser.Rule_ElementResolutionContext):
        pass

    # Exit a parse tree produced by VHDLParser#rule_ElementResolution.
    def exitRule_ElementResolution(self, ctx:VHDLParser.Rule_ElementResolutionContext):
        pass


    # Enter a parse tree produced by VHDLParser#rule_EntityAspect.
    def enterRule_EntityAspect(self, ctx:VHDLParser.Rule_EntityAspectContext):
        pass

    # Exit a parse tree produced by VHDLParser#rule_EntityAspect.
    def exitRule_EntityAspect(self, ctx:VHDLParser.Rule_EntityAspectContext):
        pass


    # Enter a parse tree produced by VHDLParser#rule_EntityClass.
    def enterRule_EntityClass(self, ctx:VHDLParser.Rule_EntityClassContext):
        pass

    # Exit a parse tree produced by VHDLParser#rule_EntityClass.
    def exitRule_EntityClass(self, ctx:VHDLParser.Rule_EntityClassContext):
        pass


    # Enter a parse tree produced by VHDLParser#rule_EntityClassEntry.
    def enterRule_EntityClassEntry(self, ctx:VHDLParser.Rule_EntityClassEntryContext):
        pass

    # Exit a parse tree produced by VHDLParser#rule_EntityClassEntry.
    def exitRule_EntityClassEntry(self, ctx:VHDLParser.Rule_EntityClassEntryContext):
        pass


    # Enter a parse tree produced by VHDLParser#rule_EntityDeclaration.
    def enterRule_EntityDeclaration(self, ctx:VHDLParser.Rule_EntityDeclarationContext):
        pass

    # Exit a parse tree produced by VHDLParser#rule_EntityDeclaration.
    def exitRule_EntityDeclaration(self, ctx:VHDLParser.Rule_EntityDeclarationContext):
        pass


    # Enter a parse tree produced by VHDLParser#rule_EntityDeclarativeItem.
    def enterRule_EntityDeclarativeItem(self, ctx:VHDLParser.Rule_EntityDeclarativeItemContext):
        pass

    # Exit a parse tree produced by VHDLParser#rule_EntityDeclarativeItem.
    def exitRule_EntityDeclarativeItem(self, ctx:VHDLParser.Rule_EntityDeclarativeItemContext):
        pass


    # Enter a parse tree produced by VHDLParser#rule_EntityDesignator.
    def enterRule_EntityDesignator(self, ctx:VHDLParser.Rule_EntityDesignatorContext):
        pass

    # Exit a parse tree produced by VHDLParser#rule_EntityDesignator.
    def exitRule_EntityDesignator(self, ctx:VHDLParser.Rule_EntityDesignatorContext):
        pass


    # Enter a parse tree produced by VHDLParser#rule_EntityNameList.
    def enterRule_EntityNameList(self, ctx:VHDLParser.Rule_EntityNameListContext):
        pass

    # Exit a parse tree produced by VHDLParser#rule_EntityNameList.
    def exitRule_EntityNameList(self, ctx:VHDLParser.Rule_EntityNameListContext):
        pass


    # Enter a parse tree produced by VHDLParser#rule_EntitySpecification.
    def enterRule_EntitySpecification(self, ctx:VHDLParser.Rule_EntitySpecificationContext):
        pass

    # Exit a parse tree produced by VHDLParser#rule_EntitySpecification.
    def exitRule_EntitySpecification(self, ctx:VHDLParser.Rule_EntitySpecificationContext):
        pass


    # Enter a parse tree produced by VHDLParser#rule_EntityStatement.
    def enterRule_EntityStatement(self, ctx:VHDLParser.Rule_EntityStatementContext):
        pass

    # Exit a parse tree produced by VHDLParser#rule_EntityStatement.
    def exitRule_EntityStatement(self, ctx:VHDLParser.Rule_EntityStatementContext):
        pass


    # Enter a parse tree produced by VHDLParser#rule_EntityTag.
    def enterRule_EntityTag(self, ctx:VHDLParser.Rule_EntityTagContext):
        pass

    # Exit a parse tree produced by VHDLParser#rule_EntityTag.
    def exitRule_EntityTag(self, ctx:VHDLParser.Rule_EntityTagContext):
        pass


    # Enter a parse tree produced by VHDLParser#rule_EnumerationLiteral.
    def enterRule_EnumerationLiteral(self, ctx:VHDLParser.Rule_EnumerationLiteralContext):
        pass

    # Exit a parse tree produced by VHDLParser#rule_EnumerationLiteral.
    def exitRule_EnumerationLiteral(self, ctx:VHDLParser.Rule_EnumerationLiteralContext):
        pass


    # Enter a parse tree produced by VHDLParser#rule_EnumerationTypeDefinition.
    def enterRule_EnumerationTypeDefinition(self, ctx:VHDLParser.Rule_EnumerationTypeDefinitionContext):
        pass

    # Exit a parse tree produced by VHDLParser#rule_EnumerationTypeDefinition.
    def exitRule_EnumerationTypeDefinition(self, ctx:VHDLParser.Rule_EnumerationTypeDefinitionContext):
        pass


    # Enter a parse tree produced by VHDLParser#rule_ExitStatement.
    def enterRule_ExitStatement(self, ctx:VHDLParser.Rule_ExitStatementContext):
        pass

    # Exit a parse tree produced by VHDLParser#rule_ExitStatement.
    def exitRule_ExitStatement(self, ctx:VHDLParser.Rule_ExitStatementContext):
        pass


    # Enter a parse tree produced by VHDLParser#binaryOp.
    def enterBinaryOp(self, ctx:VHDLParser.BinaryOpContext):
        pass

    # Exit a parse tree produced by VHDLParser#binaryOp.
    def exitBinaryOp(self, ctx:VHDLParser.BinaryOpContext):
        pass


    # Enter a parse tree produced by VHDLParser#primaryOp.
    def enterPrimaryOp(self, ctx:VHDLParser.PrimaryOpContext):
        pass

    # Exit a parse tree produced by VHDLParser#primaryOp.
    def exitPrimaryOp(self, ctx:VHDLParser.PrimaryOpContext):
        pass


    # Enter a parse tree produced by VHDLParser#unaryOp.
    def enterUnaryOp(self, ctx:VHDLParser.UnaryOpContext):
        pass

    # Exit a parse tree produced by VHDLParser#unaryOp.
    def exitUnaryOp(self, ctx:VHDLParser.UnaryOpContext):
        pass


    # Enter a parse tree produced by VHDLParser#rule_ExpressionOrUnaffected.
    def enterRule_ExpressionOrUnaffected(self, ctx:VHDLParser.Rule_ExpressionOrUnaffectedContext):
        pass

    # Exit a parse tree produced by VHDLParser#rule_ExpressionOrUnaffected.
    def exitRule_ExpressionOrUnaffected(self, ctx:VHDLParser.Rule_ExpressionOrUnaffectedContext):
        pass


    # Enter a parse tree produced by VHDLParser#rule_ExternalName.
    def enterRule_ExternalName(self, ctx:VHDLParser.Rule_ExternalNameContext):
        pass

    # Exit a parse tree produced by VHDLParser#rule_ExternalName.
    def exitRule_ExternalName(self, ctx:VHDLParser.Rule_ExternalNameContext):
        pass


    # Enter a parse tree produced by VHDLParser#rule_ExternalConstantName.
    def enterRule_ExternalConstantName(self, ctx:VHDLParser.Rule_ExternalConstantNameContext):
        pass

    # Exit a parse tree produced by VHDLParser#rule_ExternalConstantName.
    def exitRule_ExternalConstantName(self, ctx:VHDLParser.Rule_ExternalConstantNameContext):
        pass


    # Enter a parse tree produced by VHDLParser#rule_ExternalSignalName.
    def enterRule_ExternalSignalName(self, ctx:VHDLParser.Rule_ExternalSignalNameContext):
        pass

    # Exit a parse tree produced by VHDLParser#rule_ExternalSignalName.
    def exitRule_ExternalSignalName(self, ctx:VHDLParser.Rule_ExternalSignalNameContext):
        pass


    # Enter a parse tree produced by VHDLParser#rule_ExternalVariableName.
    def enterRule_ExternalVariableName(self, ctx:VHDLParser.Rule_ExternalVariableNameContext):
        pass

    # Exit a parse tree produced by VHDLParser#rule_ExternalVariableName.
    def exitRule_ExternalVariableName(self, ctx:VHDLParser.Rule_ExternalVariableNameContext):
        pass


    # Enter a parse tree produced by VHDLParser#rule_ExternalPathname.
    def enterRule_ExternalPathname(self, ctx:VHDLParser.Rule_ExternalPathnameContext):
        pass

    # Exit a parse tree produced by VHDLParser#rule_ExternalPathname.
    def exitRule_ExternalPathname(self, ctx:VHDLParser.Rule_ExternalPathnameContext):
        pass


    # Enter a parse tree produced by VHDLParser#rule_FileDeclaration.
    def enterRule_FileDeclaration(self, ctx:VHDLParser.Rule_FileDeclarationContext):
        pass

    # Exit a parse tree produced by VHDLParser#rule_FileDeclaration.
    def exitRule_FileDeclaration(self, ctx:VHDLParser.Rule_FileDeclarationContext):
        pass


    # Enter a parse tree produced by VHDLParser#rule_FileIncompleteTypeDefinition.
    def enterRule_FileIncompleteTypeDefinition(self, ctx:VHDLParser.Rule_FileIncompleteTypeDefinitionContext):
        pass

    # Exit a parse tree produced by VHDLParser#rule_FileIncompleteTypeDefinition.
    def exitRule_FileIncompleteTypeDefinition(self, ctx:VHDLParser.Rule_FileIncompleteTypeDefinitionContext):
        pass


    # Enter a parse tree produced by VHDLParser#rule_FileOpenInformation.
    def enterRule_FileOpenInformation(self, ctx:VHDLParser.Rule_FileOpenInformationContext):
        pass

    # Exit a parse tree produced by VHDLParser#rule_FileOpenInformation.
    def exitRule_FileOpenInformation(self, ctx:VHDLParser.Rule_FileOpenInformationContext):
        pass


    # Enter a parse tree produced by VHDLParser#rule_FileTypeDefinition.
    def enterRule_FileTypeDefinition(self, ctx:VHDLParser.Rule_FileTypeDefinitionContext):
        pass

    # Exit a parse tree produced by VHDLParser#rule_FileTypeDefinition.
    def exitRule_FileTypeDefinition(self, ctx:VHDLParser.Rule_FileTypeDefinitionContext):
        pass


    # Enter a parse tree produced by VHDLParser#rule_FloatingIncompleteTypeDefinition.
    def enterRule_FloatingIncompleteTypeDefinition(self, ctx:VHDLParser.Rule_FloatingIncompleteTypeDefinitionContext):
        pass

    # Exit a parse tree produced by VHDLParser#rule_FloatingIncompleteTypeDefinition.
    def exitRule_FloatingIncompleteTypeDefinition(self, ctx:VHDLParser.Rule_FloatingIncompleteTypeDefinitionContext):
        pass


    # Enter a parse tree produced by VHDLParser#rule_FloatingTypeDefinition.
    def enterRule_FloatingTypeDefinition(self, ctx:VHDLParser.Rule_FloatingTypeDefinitionContext):
        pass

    # Exit a parse tree produced by VHDLParser#rule_FloatingTypeDefinition.
    def exitRule_FloatingTypeDefinition(self, ctx:VHDLParser.Rule_FloatingTypeDefinitionContext):
        pass


    # Enter a parse tree produced by VHDLParser#rule_ForGenerateStatement.
    def enterRule_ForGenerateStatement(self, ctx:VHDLParser.Rule_ForGenerateStatementContext):
        pass

    # Exit a parse tree produced by VHDLParser#rule_ForGenerateStatement.
    def exitRule_ForGenerateStatement(self, ctx:VHDLParser.Rule_ForGenerateStatementContext):
        pass


    # Enter a parse tree produced by VHDLParser#rule_FormalDesignator.
    def enterRule_FormalDesignator(self, ctx:VHDLParser.Rule_FormalDesignatorContext):
        pass

    # Exit a parse tree produced by VHDLParser#rule_FormalDesignator.
    def exitRule_FormalDesignator(self, ctx:VHDLParser.Rule_FormalDesignatorContext):
        pass


    # Enter a parse tree produced by VHDLParser#rule_FormalParameterList.
    def enterRule_FormalParameterList(self, ctx:VHDLParser.Rule_FormalParameterListContext):
        pass

    # Exit a parse tree produced by VHDLParser#rule_FormalParameterList.
    def exitRule_FormalParameterList(self, ctx:VHDLParser.Rule_FormalParameterListContext):
        pass


    # Enter a parse tree produced by VHDLParser#rule_FormalPart.
    def enterRule_FormalPart(self, ctx:VHDLParser.Rule_FormalPartContext):
        pass

    # Exit a parse tree produced by VHDLParser#rule_FormalPart.
    def exitRule_FormalPart(self, ctx:VHDLParser.Rule_FormalPartContext):
        pass


    # Enter a parse tree produced by VHDLParser#rule_FullTypeDeclaration.
    def enterRule_FullTypeDeclaration(self, ctx:VHDLParser.Rule_FullTypeDeclarationContext):
        pass

    # Exit a parse tree produced by VHDLParser#rule_FullTypeDeclaration.
    def exitRule_FullTypeDeclaration(self, ctx:VHDLParser.Rule_FullTypeDeclarationContext):
        pass


    # Enter a parse tree produced by VHDLParser#rule_FunctionCall.
    def enterRule_FunctionCall(self, ctx:VHDLParser.Rule_FunctionCallContext):
        pass

    # Exit a parse tree produced by VHDLParser#rule_FunctionCall.
    def exitRule_FunctionCall(self, ctx:VHDLParser.Rule_FunctionCallContext):
        pass


    # Enter a parse tree produced by VHDLParser#rule_FunctionSpecification.
    def enterRule_FunctionSpecification(self, ctx:VHDLParser.Rule_FunctionSpecificationContext):
        pass

    # Exit a parse tree produced by VHDLParser#rule_FunctionSpecification.
    def exitRule_FunctionSpecification(self, ctx:VHDLParser.Rule_FunctionSpecificationContext):
        pass


    # Enter a parse tree produced by VHDLParser#rule_GenerateSpecification.
    def enterRule_GenerateSpecification(self, ctx:VHDLParser.Rule_GenerateSpecificationContext):
        pass

    # Exit a parse tree produced by VHDLParser#rule_GenerateSpecification.
    def exitRule_GenerateSpecification(self, ctx:VHDLParser.Rule_GenerateSpecificationContext):
        pass


    # Enter a parse tree produced by VHDLParser#rule_GenerateStatement.
    def enterRule_GenerateStatement(self, ctx:VHDLParser.Rule_GenerateStatementContext):
        pass

    # Exit a parse tree produced by VHDLParser#rule_GenerateStatement.
    def exitRule_GenerateStatement(self, ctx:VHDLParser.Rule_GenerateStatementContext):
        pass


    # Enter a parse tree produced by VHDLParser#rule_GenerateStatementBody.
    def enterRule_GenerateStatementBody(self, ctx:VHDLParser.Rule_GenerateStatementBodyContext):
        pass

    # Exit a parse tree produced by VHDLParser#rule_GenerateStatementBody.
    def exitRule_GenerateStatementBody(self, ctx:VHDLParser.Rule_GenerateStatementBodyContext):
        pass


    # Enter a parse tree produced by VHDLParser#rule_GenericClause.
    def enterRule_GenericClause(self, ctx:VHDLParser.Rule_GenericClauseContext):
        pass

    # Exit a parse tree produced by VHDLParser#rule_GenericClause.
    def exitRule_GenericClause(self, ctx:VHDLParser.Rule_GenericClauseContext):
        pass


    # Enter a parse tree produced by VHDLParser#rule_GenericMapAspect.
    def enterRule_GenericMapAspect(self, ctx:VHDLParser.Rule_GenericMapAspectContext):
        pass

    # Exit a parse tree produced by VHDLParser#rule_GenericMapAspect.
    def exitRule_GenericMapAspect(self, ctx:VHDLParser.Rule_GenericMapAspectContext):
        pass


    # Enter a parse tree produced by VHDLParser#rule_GroupConstituent.
    def enterRule_GroupConstituent(self, ctx:VHDLParser.Rule_GroupConstituentContext):
        pass

    # Exit a parse tree produced by VHDLParser#rule_GroupConstituent.
    def exitRule_GroupConstituent(self, ctx:VHDLParser.Rule_GroupConstituentContext):
        pass


    # Enter a parse tree produced by VHDLParser#rule_GroupDeclaration.
    def enterRule_GroupDeclaration(self, ctx:VHDLParser.Rule_GroupDeclarationContext):
        pass

    # Exit a parse tree produced by VHDLParser#rule_GroupDeclaration.
    def exitRule_GroupDeclaration(self, ctx:VHDLParser.Rule_GroupDeclarationContext):
        pass


    # Enter a parse tree produced by VHDLParser#rule_GroupTemplateDeclaration.
    def enterRule_GroupTemplateDeclaration(self, ctx:VHDLParser.Rule_GroupTemplateDeclarationContext):
        pass

    # Exit a parse tree produced by VHDLParser#rule_GroupTemplateDeclaration.
    def exitRule_GroupTemplateDeclaration(self, ctx:VHDLParser.Rule_GroupTemplateDeclarationContext):
        pass


    # Enter a parse tree produced by VHDLParser#rule_GuardedSignalSpecification.
    def enterRule_GuardedSignalSpecification(self, ctx:VHDLParser.Rule_GuardedSignalSpecificationContext):
        pass

    # Exit a parse tree produced by VHDLParser#rule_GuardedSignalSpecification.
    def exitRule_GuardedSignalSpecification(self, ctx:VHDLParser.Rule_GuardedSignalSpecificationContext):
        pass


    # Enter a parse tree produced by VHDLParser#rule_IdentifierList.
    def enterRule_IdentifierList(self, ctx:VHDLParser.Rule_IdentifierListContext):
        pass

    # Exit a parse tree produced by VHDLParser#rule_IdentifierList.
    def exitRule_IdentifierList(self, ctx:VHDLParser.Rule_IdentifierListContext):
        pass


    # Enter a parse tree produced by VHDLParser#rule_IfGenerateStatement.
    def enterRule_IfGenerateStatement(self, ctx:VHDLParser.Rule_IfGenerateStatementContext):
        pass

    # Exit a parse tree produced by VHDLParser#rule_IfGenerateStatement.
    def exitRule_IfGenerateStatement(self, ctx:VHDLParser.Rule_IfGenerateStatementContext):
        pass


    # Enter a parse tree produced by VHDLParser#rule_IfStatement.
    def enterRule_IfStatement(self, ctx:VHDLParser.Rule_IfStatementContext):
        pass

    # Exit a parse tree produced by VHDLParser#rule_IfStatement.
    def exitRule_IfStatement(self, ctx:VHDLParser.Rule_IfStatementContext):
        pass


    # Enter a parse tree produced by VHDLParser#rule_IncompleteSubtypeIndication.
    def enterRule_IncompleteSubtypeIndication(self, ctx:VHDLParser.Rule_IncompleteSubtypeIndicationContext):
        pass

    # Exit a parse tree produced by VHDLParser#rule_IncompleteSubtypeIndication.
    def exitRule_IncompleteSubtypeIndication(self, ctx:VHDLParser.Rule_IncompleteSubtypeIndicationContext):
        pass


    # Enter a parse tree produced by VHDLParser#rule_IncompleteTypeDeclaration.
    def enterRule_IncompleteTypeDeclaration(self, ctx:VHDLParser.Rule_IncompleteTypeDeclarationContext):
        pass

    # Exit a parse tree produced by VHDLParser#rule_IncompleteTypeDeclaration.
    def exitRule_IncompleteTypeDeclaration(self, ctx:VHDLParser.Rule_IncompleteTypeDeclarationContext):
        pass


    # Enter a parse tree produced by VHDLParser#rule_IncompleteTypeDefinition.
    def enterRule_IncompleteTypeDefinition(self, ctx:VHDLParser.Rule_IncompleteTypeDefinitionContext):
        pass

    # Exit a parse tree produced by VHDLParser#rule_IncompleteTypeDefinition.
    def exitRule_IncompleteTypeDefinition(self, ctx:VHDLParser.Rule_IncompleteTypeDefinitionContext):
        pass


    # Enter a parse tree produced by VHDLParser#rule_IncompleteTypeMark.
    def enterRule_IncompleteTypeMark(self, ctx:VHDLParser.Rule_IncompleteTypeMarkContext):
        pass

    # Exit a parse tree produced by VHDLParser#rule_IncompleteTypeMark.
    def exitRule_IncompleteTypeMark(self, ctx:VHDLParser.Rule_IncompleteTypeMarkContext):
        pass


    # Enter a parse tree produced by VHDLParser#rule_IndexConstraint.
    def enterRule_IndexConstraint(self, ctx:VHDLParser.Rule_IndexConstraintContext):
        pass

    # Exit a parse tree produced by VHDLParser#rule_IndexConstraint.
    def exitRule_IndexConstraint(self, ctx:VHDLParser.Rule_IndexConstraintContext):
        pass


    # Enter a parse tree produced by VHDLParser#rule_IndexSubtypeDefinition.
    def enterRule_IndexSubtypeDefinition(self, ctx:VHDLParser.Rule_IndexSubtypeDefinitionContext):
        pass

    # Exit a parse tree produced by VHDLParser#rule_IndexSubtypeDefinition.
    def exitRule_IndexSubtypeDefinition(self, ctx:VHDLParser.Rule_IndexSubtypeDefinitionContext):
        pass


    # Enter a parse tree produced by VHDLParser#rule_InstantiatedUnit.
    def enterRule_InstantiatedUnit(self, ctx:VHDLParser.Rule_InstantiatedUnitContext):
        pass

    # Exit a parse tree produced by VHDLParser#rule_InstantiatedUnit.
    def exitRule_InstantiatedUnit(self, ctx:VHDLParser.Rule_InstantiatedUnitContext):
        pass


    # Enter a parse tree produced by VHDLParser#rule_InstantiationList.
    def enterRule_InstantiationList(self, ctx:VHDLParser.Rule_InstantiationListContext):
        pass

    # Exit a parse tree produced by VHDLParser#rule_InstantiationList.
    def exitRule_InstantiationList(self, ctx:VHDLParser.Rule_InstantiationListContext):
        pass


    # Enter a parse tree produced by VHDLParser#rule_IntegerIncompleteTypeDefinition.
    def enterRule_IntegerIncompleteTypeDefinition(self, ctx:VHDLParser.Rule_IntegerIncompleteTypeDefinitionContext):
        pass

    # Exit a parse tree produced by VHDLParser#rule_IntegerIncompleteTypeDefinition.
    def exitRule_IntegerIncompleteTypeDefinition(self, ctx:VHDLParser.Rule_IntegerIncompleteTypeDefinitionContext):
        pass


    # Enter a parse tree produced by VHDLParser#rule_IntegerTypeDefinition.
    def enterRule_IntegerTypeDefinition(self, ctx:VHDLParser.Rule_IntegerTypeDefinitionContext):
        pass

    # Exit a parse tree produced by VHDLParser#rule_IntegerTypeDefinition.
    def exitRule_IntegerTypeDefinition(self, ctx:VHDLParser.Rule_IntegerTypeDefinitionContext):
        pass


    # Enter a parse tree produced by VHDLParser#rule_InterfaceConstantDeclaration.
    def enterRule_InterfaceConstantDeclaration(self, ctx:VHDLParser.Rule_InterfaceConstantDeclarationContext):
        pass

    # Exit a parse tree produced by VHDLParser#rule_InterfaceConstantDeclaration.
    def exitRule_InterfaceConstantDeclaration(self, ctx:VHDLParser.Rule_InterfaceConstantDeclarationContext):
        pass


    # Enter a parse tree produced by VHDLParser#rule_InterfaceDeclaration.
    def enterRule_InterfaceDeclaration(self, ctx:VHDLParser.Rule_InterfaceDeclarationContext):
        pass

    # Exit a parse tree produced by VHDLParser#rule_InterfaceDeclaration.
    def exitRule_InterfaceDeclaration(self, ctx:VHDLParser.Rule_InterfaceDeclarationContext):
        pass


    # Enter a parse tree produced by VHDLParser#rule_InterfaceElement.
    def enterRule_InterfaceElement(self, ctx:VHDLParser.Rule_InterfaceElementContext):
        pass

    # Exit a parse tree produced by VHDLParser#rule_InterfaceElement.
    def exitRule_InterfaceElement(self, ctx:VHDLParser.Rule_InterfaceElementContext):
        pass


    # Enter a parse tree produced by VHDLParser#rule_InterfaceFileDeclaration.
    def enterRule_InterfaceFileDeclaration(self, ctx:VHDLParser.Rule_InterfaceFileDeclarationContext):
        pass

    # Exit a parse tree produced by VHDLParser#rule_InterfaceFileDeclaration.
    def exitRule_InterfaceFileDeclaration(self, ctx:VHDLParser.Rule_InterfaceFileDeclarationContext):
        pass


    # Enter a parse tree produced by VHDLParser#rule_InterfaceFunctionSpecification.
    def enterRule_InterfaceFunctionSpecification(self, ctx:VHDLParser.Rule_InterfaceFunctionSpecificationContext):
        pass

    # Exit a parse tree produced by VHDLParser#rule_InterfaceFunctionSpecification.
    def exitRule_InterfaceFunctionSpecification(self, ctx:VHDLParser.Rule_InterfaceFunctionSpecificationContext):
        pass


    # Enter a parse tree produced by VHDLParser#rule_InterfaceList.
    def enterRule_InterfaceList(self, ctx:VHDLParser.Rule_InterfaceListContext):
        pass

    # Exit a parse tree produced by VHDLParser#rule_InterfaceList.
    def exitRule_InterfaceList(self, ctx:VHDLParser.Rule_InterfaceListContext):
        pass


    # Enter a parse tree produced by VHDLParser#rule_InterfacePackageDeclaration.
    def enterRule_InterfacePackageDeclaration(self, ctx:VHDLParser.Rule_InterfacePackageDeclarationContext):
        pass

    # Exit a parse tree produced by VHDLParser#rule_InterfacePackageDeclaration.
    def exitRule_InterfacePackageDeclaration(self, ctx:VHDLParser.Rule_InterfacePackageDeclarationContext):
        pass


    # Enter a parse tree produced by VHDLParser#rule_InterfacePackageGenericMapAspect.
    def enterRule_InterfacePackageGenericMapAspect(self, ctx:VHDLParser.Rule_InterfacePackageGenericMapAspectContext):
        pass

    # Exit a parse tree produced by VHDLParser#rule_InterfacePackageGenericMapAspect.
    def exitRule_InterfacePackageGenericMapAspect(self, ctx:VHDLParser.Rule_InterfacePackageGenericMapAspectContext):
        pass


    # Enter a parse tree produced by VHDLParser#rule_InterfaceProcedureSpecification.
    def enterRule_InterfaceProcedureSpecification(self, ctx:VHDLParser.Rule_InterfaceProcedureSpecificationContext):
        pass

    # Exit a parse tree produced by VHDLParser#rule_InterfaceProcedureSpecification.
    def exitRule_InterfaceProcedureSpecification(self, ctx:VHDLParser.Rule_InterfaceProcedureSpecificationContext):
        pass


    # Enter a parse tree produced by VHDLParser#rule_InterfaceSignalDeclaration.
    def enterRule_InterfaceSignalDeclaration(self, ctx:VHDLParser.Rule_InterfaceSignalDeclarationContext):
        pass

    # Exit a parse tree produced by VHDLParser#rule_InterfaceSignalDeclaration.
    def exitRule_InterfaceSignalDeclaration(self, ctx:VHDLParser.Rule_InterfaceSignalDeclarationContext):
        pass


    # Enter a parse tree produced by VHDLParser#rule_InterfaceSubprogramDeclaration.
    def enterRule_InterfaceSubprogramDeclaration(self, ctx:VHDLParser.Rule_InterfaceSubprogramDeclarationContext):
        pass

    # Exit a parse tree produced by VHDLParser#rule_InterfaceSubprogramDeclaration.
    def exitRule_InterfaceSubprogramDeclaration(self, ctx:VHDLParser.Rule_InterfaceSubprogramDeclarationContext):
        pass


    # Enter a parse tree produced by VHDLParser#rule_InterfaceSubprogramDefault.
    def enterRule_InterfaceSubprogramDefault(self, ctx:VHDLParser.Rule_InterfaceSubprogramDefaultContext):
        pass

    # Exit a parse tree produced by VHDLParser#rule_InterfaceSubprogramDefault.
    def exitRule_InterfaceSubprogramDefault(self, ctx:VHDLParser.Rule_InterfaceSubprogramDefaultContext):
        pass


    # Enter a parse tree produced by VHDLParser#rule_InterfaceSubprogramSpecification.
    def enterRule_InterfaceSubprogramSpecification(self, ctx:VHDLParser.Rule_InterfaceSubprogramSpecificationContext):
        pass

    # Exit a parse tree produced by VHDLParser#rule_InterfaceSubprogramSpecification.
    def exitRule_InterfaceSubprogramSpecification(self, ctx:VHDLParser.Rule_InterfaceSubprogramSpecificationContext):
        pass


    # Enter a parse tree produced by VHDLParser#rule_InterfaceTypeDeclaration.
    def enterRule_InterfaceTypeDeclaration(self, ctx:VHDLParser.Rule_InterfaceTypeDeclarationContext):
        pass

    # Exit a parse tree produced by VHDLParser#rule_InterfaceTypeDeclaration.
    def exitRule_InterfaceTypeDeclaration(self, ctx:VHDLParser.Rule_InterfaceTypeDeclarationContext):
        pass


    # Enter a parse tree produced by VHDLParser#rule_InterfaceTypeIndication.
    def enterRule_InterfaceTypeIndication(self, ctx:VHDLParser.Rule_InterfaceTypeIndicationContext):
        pass

    # Exit a parse tree produced by VHDLParser#rule_InterfaceTypeIndication.
    def exitRule_InterfaceTypeIndication(self, ctx:VHDLParser.Rule_InterfaceTypeIndicationContext):
        pass


    # Enter a parse tree produced by VHDLParser#rule_InterfaceVariableDeclaration.
    def enterRule_InterfaceVariableDeclaration(self, ctx:VHDLParser.Rule_InterfaceVariableDeclarationContext):
        pass

    # Exit a parse tree produced by VHDLParser#rule_InterfaceVariableDeclaration.
    def exitRule_InterfaceVariableDeclaration(self, ctx:VHDLParser.Rule_InterfaceVariableDeclarationContext):
        pass


    # Enter a parse tree produced by VHDLParser#rule_IterationScheme.
    def enterRule_IterationScheme(self, ctx:VHDLParser.Rule_IterationSchemeContext):
        pass

    # Exit a parse tree produced by VHDLParser#rule_IterationScheme.
    def exitRule_IterationScheme(self, ctx:VHDLParser.Rule_IterationSchemeContext):
        pass


    # Enter a parse tree produced by VHDLParser#rule_LibraryClause.
    def enterRule_LibraryClause(self, ctx:VHDLParser.Rule_LibraryClauseContext):
        pass

    # Exit a parse tree produced by VHDLParser#rule_LibraryClause.
    def exitRule_LibraryClause(self, ctx:VHDLParser.Rule_LibraryClauseContext):
        pass


    # Enter a parse tree produced by VHDLParser#rule_LibraryUnit.
    def enterRule_LibraryUnit(self, ctx:VHDLParser.Rule_LibraryUnitContext):
        pass

    # Exit a parse tree produced by VHDLParser#rule_LibraryUnit.
    def exitRule_LibraryUnit(self, ctx:VHDLParser.Rule_LibraryUnitContext):
        pass


    # Enter a parse tree produced by VHDLParser#rule_Literal.
    def enterRule_Literal(self, ctx:VHDLParser.Rule_LiteralContext):
        pass

    # Exit a parse tree produced by VHDLParser#rule_Literal.
    def exitRule_Literal(self, ctx:VHDLParser.Rule_LiteralContext):
        pass


    # Enter a parse tree produced by VHDLParser#rule_LoopStatement.
    def enterRule_LoopStatement(self, ctx:VHDLParser.Rule_LoopStatementContext):
        pass

    # Exit a parse tree produced by VHDLParser#rule_LoopStatement.
    def exitRule_LoopStatement(self, ctx:VHDLParser.Rule_LoopStatementContext):
        pass


    # Enter a parse tree produced by VHDLParser#rule_Mode.
    def enterRule_Mode(self, ctx:VHDLParser.Rule_ModeContext):
        pass

    # Exit a parse tree produced by VHDLParser#rule_Mode.
    def exitRule_Mode(self, ctx:VHDLParser.Rule_ModeContext):
        pass


    # Enter a parse tree produced by VHDLParser#rule_ModeIndication.
    def enterRule_ModeIndication(self, ctx:VHDLParser.Rule_ModeIndicationContext):
        pass

    # Exit a parse tree produced by VHDLParser#rule_ModeIndication.
    def exitRule_ModeIndication(self, ctx:VHDLParser.Rule_ModeIndicationContext):
        pass


    # Enter a parse tree produced by VHDLParser#rule_ModeViewDeclaration.
    def enterRule_ModeViewDeclaration(self, ctx:VHDLParser.Rule_ModeViewDeclarationContext):
        pass

    # Exit a parse tree produced by VHDLParser#rule_ModeViewDeclaration.
    def exitRule_ModeViewDeclaration(self, ctx:VHDLParser.Rule_ModeViewDeclarationContext):
        pass


    # Enter a parse tree produced by VHDLParser#rule_ModeViewElementDefinition.
    def enterRule_ModeViewElementDefinition(self, ctx:VHDLParser.Rule_ModeViewElementDefinitionContext):
        pass

    # Exit a parse tree produced by VHDLParser#rule_ModeViewElementDefinition.
    def exitRule_ModeViewElementDefinition(self, ctx:VHDLParser.Rule_ModeViewElementDefinitionContext):
        pass


    # Enter a parse tree produced by VHDLParser#rule_Char.
    def enterRule_Char(self, ctx:VHDLParser.Rule_CharContext):
        pass

    # Exit a parse tree produced by VHDLParser#rule_Char.
    def exitRule_Char(self, ctx:VHDLParser.Rule_CharContext):
        pass


    # Enter a parse tree produced by VHDLParser#rule_IndexedName.
    def enterRule_IndexedName(self, ctx:VHDLParser.Rule_IndexedNameContext):
        pass

    # Exit a parse tree produced by VHDLParser#rule_IndexedName.
    def exitRule_IndexedName(self, ctx:VHDLParser.Rule_IndexedNameContext):
        pass


    # Enter a parse tree produced by VHDLParser#rule_SimpleName.
    def enterRule_SimpleName(self, ctx:VHDLParser.Rule_SimpleNameContext):
        pass

    # Exit a parse tree produced by VHDLParser#rule_SimpleName.
    def exitRule_SimpleName(self, ctx:VHDLParser.Rule_SimpleNameContext):
        pass


    # Enter a parse tree produced by VHDLParser#rule_External.
    def enterRule_External(self, ctx:VHDLParser.Rule_ExternalContext):
        pass

    # Exit a parse tree produced by VHDLParser#rule_External.
    def exitRule_External(self, ctx:VHDLParser.Rule_ExternalContext):
        pass


    # Enter a parse tree produced by VHDLParser#rule_AttributeName.
    def enterRule_AttributeName(self, ctx:VHDLParser.Rule_AttributeNameContext):
        pass

    # Exit a parse tree produced by VHDLParser#rule_AttributeName.
    def exitRule_AttributeName(self, ctx:VHDLParser.Rule_AttributeNameContext):
        pass


    # Enter a parse tree produced by VHDLParser#rule_SelectedName.
    def enterRule_SelectedName(self, ctx:VHDLParser.Rule_SelectedNameContext):
        pass

    # Exit a parse tree produced by VHDLParser#rule_SelectedName.
    def exitRule_SelectedName(self, ctx:VHDLParser.Rule_SelectedNameContext):
        pass


    # Enter a parse tree produced by VHDLParser#rule_SliceName.
    def enterRule_SliceName(self, ctx:VHDLParser.Rule_SliceNameContext):
        pass

    # Exit a parse tree produced by VHDLParser#rule_SliceName.
    def exitRule_SliceName(self, ctx:VHDLParser.Rule_SliceNameContext):
        pass


    # Enter a parse tree produced by VHDLParser#rule_Operator.
    def enterRule_Operator(self, ctx:VHDLParser.Rule_OperatorContext):
        pass

    # Exit a parse tree produced by VHDLParser#rule_Operator.
    def exitRule_Operator(self, ctx:VHDLParser.Rule_OperatorContext):
        pass


    # Enter a parse tree produced by VHDLParser#rule_NextStatement.
    def enterRule_NextStatement(self, ctx:VHDLParser.Rule_NextStatementContext):
        pass

    # Exit a parse tree produced by VHDLParser#rule_NextStatement.
    def exitRule_NextStatement(self, ctx:VHDLParser.Rule_NextStatementContext):
        pass


    # Enter a parse tree produced by VHDLParser#rule_NullStatement.
    def enterRule_NullStatement(self, ctx:VHDLParser.Rule_NullStatementContext):
        pass

    # Exit a parse tree produced by VHDLParser#rule_NullStatement.
    def exitRule_NullStatement(self, ctx:VHDLParser.Rule_NullStatementContext):
        pass


    # Enter a parse tree produced by VHDLParser#rule_NumericLiteral.
    def enterRule_NumericLiteral(self, ctx:VHDLParser.Rule_NumericLiteralContext):
        pass

    # Exit a parse tree produced by VHDLParser#rule_NumericLiteral.
    def exitRule_NumericLiteral(self, ctx:VHDLParser.Rule_NumericLiteralContext):
        pass


    # Enter a parse tree produced by VHDLParser#rule_PackageBody.
    def enterRule_PackageBody(self, ctx:VHDLParser.Rule_PackageBodyContext):
        pass

    # Exit a parse tree produced by VHDLParser#rule_PackageBody.
    def exitRule_PackageBody(self, ctx:VHDLParser.Rule_PackageBodyContext):
        pass


    # Enter a parse tree produced by VHDLParser#rule_PackageBodyDeclarativeItem.
    def enterRule_PackageBodyDeclarativeItem(self, ctx:VHDLParser.Rule_PackageBodyDeclarativeItemContext):
        pass

    # Exit a parse tree produced by VHDLParser#rule_PackageBodyDeclarativeItem.
    def exitRule_PackageBodyDeclarativeItem(self, ctx:VHDLParser.Rule_PackageBodyDeclarativeItemContext):
        pass


    # Enter a parse tree produced by VHDLParser#rule_PackageDeclaration.
    def enterRule_PackageDeclaration(self, ctx:VHDLParser.Rule_PackageDeclarationContext):
        pass

    # Exit a parse tree produced by VHDLParser#rule_PackageDeclaration.
    def exitRule_PackageDeclaration(self, ctx:VHDLParser.Rule_PackageDeclarationContext):
        pass


    # Enter a parse tree produced by VHDLParser#rule_PackageDeclarativeItem.
    def enterRule_PackageDeclarativeItem(self, ctx:VHDLParser.Rule_PackageDeclarativeItemContext):
        pass

    # Exit a parse tree produced by VHDLParser#rule_PackageDeclarativeItem.
    def exitRule_PackageDeclarativeItem(self, ctx:VHDLParser.Rule_PackageDeclarativeItemContext):
        pass


    # Enter a parse tree produced by VHDLParser#rule_PackageInstantiationDeclaration.
    def enterRule_PackageInstantiationDeclaration(self, ctx:VHDLParser.Rule_PackageInstantiationDeclarationContext):
        pass

    # Exit a parse tree produced by VHDLParser#rule_PackageInstantiationDeclaration.
    def exitRule_PackageInstantiationDeclaration(self, ctx:VHDLParser.Rule_PackageInstantiationDeclarationContext):
        pass


    # Enter a parse tree produced by VHDLParser#rule_PackagePathname.
    def enterRule_PackagePathname(self, ctx:VHDLParser.Rule_PackagePathnameContext):
        pass

    # Exit a parse tree produced by VHDLParser#rule_PackagePathname.
    def exitRule_PackagePathname(self, ctx:VHDLParser.Rule_PackagePathnameContext):
        pass


    # Enter a parse tree produced by VHDLParser#rule_ParameterMapAspect.
    def enterRule_ParameterMapAspect(self, ctx:VHDLParser.Rule_ParameterMapAspectContext):
        pass

    # Exit a parse tree produced by VHDLParser#rule_ParameterMapAspect.
    def exitRule_ParameterMapAspect(self, ctx:VHDLParser.Rule_ParameterMapAspectContext):
        pass


    # Enter a parse tree produced by VHDLParser#rule_ParameterSpecification.
    def enterRule_ParameterSpecification(self, ctx:VHDLParser.Rule_ParameterSpecificationContext):
        pass

    # Exit a parse tree produced by VHDLParser#rule_ParameterSpecification.
    def exitRule_ParameterSpecification(self, ctx:VHDLParser.Rule_ParameterSpecificationContext):
        pass


    # Enter a parse tree produced by VHDLParser#rule_PartialPathname.
    def enterRule_PartialPathname(self, ctx:VHDLParser.Rule_PartialPathnameContext):
        pass

    # Exit a parse tree produced by VHDLParser#rule_PartialPathname.
    def exitRule_PartialPathname(self, ctx:VHDLParser.Rule_PartialPathnameContext):
        pass


    # Enter a parse tree produced by VHDLParser#rule_PathnameElement.
    def enterRule_PathnameElement(self, ctx:VHDLParser.Rule_PathnameElementContext):
        pass

    # Exit a parse tree produced by VHDLParser#rule_PathnameElement.
    def exitRule_PathnameElement(self, ctx:VHDLParser.Rule_PathnameElementContext):
        pass


    # Enter a parse tree produced by VHDLParser#rule_PhysicalIncompleteTypeDefinition.
    def enterRule_PhysicalIncompleteTypeDefinition(self, ctx:VHDLParser.Rule_PhysicalIncompleteTypeDefinitionContext):
        pass

    # Exit a parse tree produced by VHDLParser#rule_PhysicalIncompleteTypeDefinition.
    def exitRule_PhysicalIncompleteTypeDefinition(self, ctx:VHDLParser.Rule_PhysicalIncompleteTypeDefinitionContext):
        pass


    # Enter a parse tree produced by VHDLParser#rule_PhysicalLiteral.
    def enterRule_PhysicalLiteral(self, ctx:VHDLParser.Rule_PhysicalLiteralContext):
        pass

    # Exit a parse tree produced by VHDLParser#rule_PhysicalLiteral.
    def exitRule_PhysicalLiteral(self, ctx:VHDLParser.Rule_PhysicalLiteralContext):
        pass


    # Enter a parse tree produced by VHDLParser#rule_PhysicalTypeDefinition.
    def enterRule_PhysicalTypeDefinition(self, ctx:VHDLParser.Rule_PhysicalTypeDefinitionContext):
        pass

    # Exit a parse tree produced by VHDLParser#rule_PhysicalTypeDefinition.
    def exitRule_PhysicalTypeDefinition(self, ctx:VHDLParser.Rule_PhysicalTypeDefinitionContext):
        pass


    # Enter a parse tree produced by VHDLParser#rule_PlainReturnStatement.
    def enterRule_PlainReturnStatement(self, ctx:VHDLParser.Rule_PlainReturnStatementContext):
        pass

    # Exit a parse tree produced by VHDLParser#rule_PlainReturnStatement.
    def exitRule_PlainReturnStatement(self, ctx:VHDLParser.Rule_PlainReturnStatementContext):
        pass


    # Enter a parse tree produced by VHDLParser#rule_PortClause.
    def enterRule_PortClause(self, ctx:VHDLParser.Rule_PortClauseContext):
        pass

    # Exit a parse tree produced by VHDLParser#rule_PortClause.
    def exitRule_PortClause(self, ctx:VHDLParser.Rule_PortClauseContext):
        pass


    # Enter a parse tree produced by VHDLParser#rule_PortMapAspect.
    def enterRule_PortMapAspect(self, ctx:VHDLParser.Rule_PortMapAspectContext):
        pass

    # Exit a parse tree produced by VHDLParser#rule_PortMapAspect.
    def exitRule_PortMapAspect(self, ctx:VHDLParser.Rule_PortMapAspectContext):
        pass


    # Enter a parse tree produced by VHDLParser#rule_Primary.
    def enterRule_Primary(self, ctx:VHDLParser.Rule_PrimaryContext):
        pass

    # Exit a parse tree produced by VHDLParser#rule_Primary.
    def exitRule_Primary(self, ctx:VHDLParser.Rule_PrimaryContext):
        pass


    # Enter a parse tree produced by VHDLParser#rule_PrivateVariableDeclaration.
    def enterRule_PrivateVariableDeclaration(self, ctx:VHDLParser.Rule_PrivateVariableDeclarationContext):
        pass

    # Exit a parse tree produced by VHDLParser#rule_PrivateVariableDeclaration.
    def exitRule_PrivateVariableDeclaration(self, ctx:VHDLParser.Rule_PrivateVariableDeclarationContext):
        pass


    # Enter a parse tree produced by VHDLParser#rule_PrivateIncompleteTypeDefinition.
    def enterRule_PrivateIncompleteTypeDefinition(self, ctx:VHDLParser.Rule_PrivateIncompleteTypeDefinitionContext):
        pass

    # Exit a parse tree produced by VHDLParser#rule_PrivateIncompleteTypeDefinition.
    def exitRule_PrivateIncompleteTypeDefinition(self, ctx:VHDLParser.Rule_PrivateIncompleteTypeDefinitionContext):
        pass


    # Enter a parse tree produced by VHDLParser#rule_ProcedureCall.
    def enterRule_ProcedureCall(self, ctx:VHDLParser.Rule_ProcedureCallContext):
        pass

    # Exit a parse tree produced by VHDLParser#rule_ProcedureCall.
    def exitRule_ProcedureCall(self, ctx:VHDLParser.Rule_ProcedureCallContext):
        pass


    # Enter a parse tree produced by VHDLParser#rule_ProcedureCallStatement.
    def enterRule_ProcedureCallStatement(self, ctx:VHDLParser.Rule_ProcedureCallStatementContext):
        pass

    # Exit a parse tree produced by VHDLParser#rule_ProcedureCallStatement.
    def exitRule_ProcedureCallStatement(self, ctx:VHDLParser.Rule_ProcedureCallStatementContext):
        pass


    # Enter a parse tree produced by VHDLParser#rule_ProcedureSpecification.
    def enterRule_ProcedureSpecification(self, ctx:VHDLParser.Rule_ProcedureSpecificationContext):
        pass

    # Exit a parse tree produced by VHDLParser#rule_ProcedureSpecification.
    def exitRule_ProcedureSpecification(self, ctx:VHDLParser.Rule_ProcedureSpecificationContext):
        pass


    # Enter a parse tree produced by VHDLParser#rule_ProcessDeclarativeItem.
    def enterRule_ProcessDeclarativeItem(self, ctx:VHDLParser.Rule_ProcessDeclarativeItemContext):
        pass

    # Exit a parse tree produced by VHDLParser#rule_ProcessDeclarativeItem.
    def exitRule_ProcessDeclarativeItem(self, ctx:VHDLParser.Rule_ProcessDeclarativeItemContext):
        pass


    # Enter a parse tree produced by VHDLParser#rule_ProcessSensitivityList.
    def enterRule_ProcessSensitivityList(self, ctx:VHDLParser.Rule_ProcessSensitivityListContext):
        pass

    # Exit a parse tree produced by VHDLParser#rule_ProcessSensitivityList.
    def exitRule_ProcessSensitivityList(self, ctx:VHDLParser.Rule_ProcessSensitivityListContext):
        pass


    # Enter a parse tree produced by VHDLParser#rule_ProcessStatement.
    def enterRule_ProcessStatement(self, ctx:VHDLParser.Rule_ProcessStatementContext):
        pass

    # Exit a parse tree produced by VHDLParser#rule_ProcessStatement.
    def exitRule_ProcessStatement(self, ctx:VHDLParser.Rule_ProcessStatementContext):
        pass


    # Enter a parse tree produced by VHDLParser#rule_PostponedProcessStatement.
    def enterRule_PostponedProcessStatement(self, ctx:VHDLParser.Rule_PostponedProcessStatementContext):
        pass

    # Exit a parse tree produced by VHDLParser#rule_PostponedProcessStatement.
    def exitRule_PostponedProcessStatement(self, ctx:VHDLParser.Rule_PostponedProcessStatementContext):
        pass


    # Enter a parse tree produced by VHDLParser#rule_ProtectedTypeBody.
    def enterRule_ProtectedTypeBody(self, ctx:VHDLParser.Rule_ProtectedTypeBodyContext):
        pass

    # Exit a parse tree produced by VHDLParser#rule_ProtectedTypeBody.
    def exitRule_ProtectedTypeBody(self, ctx:VHDLParser.Rule_ProtectedTypeBodyContext):
        pass


    # Enter a parse tree produced by VHDLParser#rule_ProtectedTypeBodyDeclarativeItem.
    def enterRule_ProtectedTypeBodyDeclarativeItem(self, ctx:VHDLParser.Rule_ProtectedTypeBodyDeclarativeItemContext):
        pass

    # Exit a parse tree produced by VHDLParser#rule_ProtectedTypeBodyDeclarativeItem.
    def exitRule_ProtectedTypeBodyDeclarativeItem(self, ctx:VHDLParser.Rule_ProtectedTypeBodyDeclarativeItemContext):
        pass


    # Enter a parse tree produced by VHDLParser#rule_ProtectedTypeDeclaration.
    def enterRule_ProtectedTypeDeclaration(self, ctx:VHDLParser.Rule_ProtectedTypeDeclarationContext):
        pass

    # Exit a parse tree produced by VHDLParser#rule_ProtectedTypeDeclaration.
    def exitRule_ProtectedTypeDeclaration(self, ctx:VHDLParser.Rule_ProtectedTypeDeclarationContext):
        pass


    # Enter a parse tree produced by VHDLParser#rule_ProtectedTypeDeclarativeItem.
    def enterRule_ProtectedTypeDeclarativeItem(self, ctx:VHDLParser.Rule_ProtectedTypeDeclarativeItemContext):
        pass

    # Exit a parse tree produced by VHDLParser#rule_ProtectedTypeDeclarativeItem.
    def exitRule_ProtectedTypeDeclarativeItem(self, ctx:VHDLParser.Rule_ProtectedTypeDeclarativeItemContext):
        pass


    # Enter a parse tree produced by VHDLParser#rule_ProtectedTypeDefinition.
    def enterRule_ProtectedTypeDefinition(self, ctx:VHDLParser.Rule_ProtectedTypeDefinitionContext):
        pass

    # Exit a parse tree produced by VHDLParser#rule_ProtectedTypeDefinition.
    def exitRule_ProtectedTypeDefinition(self, ctx:VHDLParser.Rule_ProtectedTypeDefinitionContext):
        pass


    # Enter a parse tree produced by VHDLParser#rule_ProtectedTypeInstantiationDefinition.
    def enterRule_ProtectedTypeInstantiationDefinition(self, ctx:VHDLParser.Rule_ProtectedTypeInstantiationDefinitionContext):
        pass

    # Exit a parse tree produced by VHDLParser#rule_ProtectedTypeInstantiationDefinition.
    def exitRule_ProtectedTypeInstantiationDefinition(self, ctx:VHDLParser.Rule_ProtectedTypeInstantiationDefinitionContext):
        pass


    # Enter a parse tree produced by VHDLParser#rule_QualifiedExpression.
    def enterRule_QualifiedExpression(self, ctx:VHDLParser.Rule_QualifiedExpressionContext):
        pass

    # Exit a parse tree produced by VHDLParser#rule_QualifiedExpression.
    def exitRule_QualifiedExpression(self, ctx:VHDLParser.Rule_QualifiedExpressionContext):
        pass


    # Enter a parse tree produced by VHDLParser#rule_Range.
    def enterRule_Range(self, ctx:VHDLParser.Rule_RangeContext):
        pass

    # Exit a parse tree produced by VHDLParser#rule_Range.
    def exitRule_Range(self, ctx:VHDLParser.Rule_RangeContext):
        pass


    # Enter a parse tree produced by VHDLParser#rule_RangeConstraint.
    def enterRule_RangeConstraint(self, ctx:VHDLParser.Rule_RangeConstraintContext):
        pass

    # Exit a parse tree produced by VHDLParser#rule_RangeConstraint.
    def exitRule_RangeConstraint(self, ctx:VHDLParser.Rule_RangeConstraintContext):
        pass


    # Enter a parse tree produced by VHDLParser#rule_RecordConstraint.
    def enterRule_RecordConstraint(self, ctx:VHDLParser.Rule_RecordConstraintContext):
        pass

    # Exit a parse tree produced by VHDLParser#rule_RecordConstraint.
    def exitRule_RecordConstraint(self, ctx:VHDLParser.Rule_RecordConstraintContext):
        pass


    # Enter a parse tree produced by VHDLParser#rule_RecordElementConstraint.
    def enterRule_RecordElementConstraint(self, ctx:VHDLParser.Rule_RecordElementConstraintContext):
        pass

    # Exit a parse tree produced by VHDLParser#rule_RecordElementConstraint.
    def exitRule_RecordElementConstraint(self, ctx:VHDLParser.Rule_RecordElementConstraintContext):
        pass


    # Enter a parse tree produced by VHDLParser#rule_RecordElementList.
    def enterRule_RecordElementList(self, ctx:VHDLParser.Rule_RecordElementListContext):
        pass

    # Exit a parse tree produced by VHDLParser#rule_RecordElementList.
    def exitRule_RecordElementList(self, ctx:VHDLParser.Rule_RecordElementListContext):
        pass


    # Enter a parse tree produced by VHDLParser#rule_RecordElementResolution.
    def enterRule_RecordElementResolution(self, ctx:VHDLParser.Rule_RecordElementResolutionContext):
        pass

    # Exit a parse tree produced by VHDLParser#rule_RecordElementResolution.
    def exitRule_RecordElementResolution(self, ctx:VHDLParser.Rule_RecordElementResolutionContext):
        pass


    # Enter a parse tree produced by VHDLParser#rule_RecordResolution.
    def enterRule_RecordResolution(self, ctx:VHDLParser.Rule_RecordResolutionContext):
        pass

    # Exit a parse tree produced by VHDLParser#rule_RecordResolution.
    def exitRule_RecordResolution(self, ctx:VHDLParser.Rule_RecordResolutionContext):
        pass


    # Enter a parse tree produced by VHDLParser#rule_RecordTypeDefinition.
    def enterRule_RecordTypeDefinition(self, ctx:VHDLParser.Rule_RecordTypeDefinitionContext):
        pass

    # Exit a parse tree produced by VHDLParser#rule_RecordTypeDefinition.
    def exitRule_RecordTypeDefinition(self, ctx:VHDLParser.Rule_RecordTypeDefinitionContext):
        pass


    # Enter a parse tree produced by VHDLParser#rule_RecordModeViewIndication.
    def enterRule_RecordModeViewIndication(self, ctx:VHDLParser.Rule_RecordModeViewIndicationContext):
        pass

    # Exit a parse tree produced by VHDLParser#rule_RecordModeViewIndication.
    def exitRule_RecordModeViewIndication(self, ctx:VHDLParser.Rule_RecordModeViewIndicationContext):
        pass


    # Enter a parse tree produced by VHDLParser#rule_RelativePathname.
    def enterRule_RelativePathname(self, ctx:VHDLParser.Rule_RelativePathnameContext):
        pass

    # Exit a parse tree produced by VHDLParser#rule_RelativePathname.
    def exitRule_RelativePathname(self, ctx:VHDLParser.Rule_RelativePathnameContext):
        pass


    # Enter a parse tree produced by VHDLParser#rule_ReportStatement.
    def enterRule_ReportStatement(self, ctx:VHDLParser.Rule_ReportStatementContext):
        pass

    # Exit a parse tree produced by VHDLParser#rule_ReportStatement.
    def exitRule_ReportStatement(self, ctx:VHDLParser.Rule_ReportStatementContext):
        pass


    # Enter a parse tree produced by VHDLParser#rule_ResolutionIndication.
    def enterRule_ResolutionIndication(self, ctx:VHDLParser.Rule_ResolutionIndicationContext):
        pass

    # Exit a parse tree produced by VHDLParser#rule_ResolutionIndication.
    def exitRule_ResolutionIndication(self, ctx:VHDLParser.Rule_ResolutionIndicationContext):
        pass


    # Enter a parse tree produced by VHDLParser#rule_ReturnStatement.
    def enterRule_ReturnStatement(self, ctx:VHDLParser.Rule_ReturnStatementContext):
        pass

    # Exit a parse tree produced by VHDLParser#rule_ReturnStatement.
    def exitRule_ReturnStatement(self, ctx:VHDLParser.Rule_ReturnStatementContext):
        pass


    # Enter a parse tree produced by VHDLParser#rule_ScalarIncompleteTypeDefinition.
    def enterRule_ScalarIncompleteTypeDefinition(self, ctx:VHDLParser.Rule_ScalarIncompleteTypeDefinitionContext):
        pass

    # Exit a parse tree produced by VHDLParser#rule_ScalarIncompleteTypeDefinition.
    def exitRule_ScalarIncompleteTypeDefinition(self, ctx:VHDLParser.Rule_ScalarIncompleteTypeDefinitionContext):
        pass


    # Enter a parse tree produced by VHDLParser#rule_ScalarTypeDefinition.
    def enterRule_ScalarTypeDefinition(self, ctx:VHDLParser.Rule_ScalarTypeDefinitionContext):
        pass

    # Exit a parse tree produced by VHDLParser#rule_ScalarTypeDefinition.
    def exitRule_ScalarTypeDefinition(self, ctx:VHDLParser.Rule_ScalarTypeDefinitionContext):
        pass


    # Enter a parse tree produced by VHDLParser#rule_SecondaryUnitDeclaration.
    def enterRule_SecondaryUnitDeclaration(self, ctx:VHDLParser.Rule_SecondaryUnitDeclarationContext):
        pass

    # Exit a parse tree produced by VHDLParser#rule_SecondaryUnitDeclaration.
    def exitRule_SecondaryUnitDeclaration(self, ctx:VHDLParser.Rule_SecondaryUnitDeclarationContext):
        pass


    # Enter a parse tree produced by VHDLParser#rule_SelectedExpressions.
    def enterRule_SelectedExpressions(self, ctx:VHDLParser.Rule_SelectedExpressionsContext):
        pass

    # Exit a parse tree produced by VHDLParser#rule_SelectedExpressions.
    def exitRule_SelectedExpressions(self, ctx:VHDLParser.Rule_SelectedExpressionsContext):
        pass


    # Enter a parse tree produced by VHDLParser#rule_SelectedForceAssignment.
    def enterRule_SelectedForceAssignment(self, ctx:VHDLParser.Rule_SelectedForceAssignmentContext):
        pass

    # Exit a parse tree produced by VHDLParser#rule_SelectedForceAssignment.
    def exitRule_SelectedForceAssignment(self, ctx:VHDLParser.Rule_SelectedForceAssignmentContext):
        pass


    # Enter a parse tree produced by VHDLParser#rule_SelectedName2.
    def enterRule_SelectedName2(self, ctx:VHDLParser.Rule_SelectedName2Context):
        pass

    # Exit a parse tree produced by VHDLParser#rule_SelectedName2.
    def exitRule_SelectedName2(self, ctx:VHDLParser.Rule_SelectedName2Context):
        pass


    # Enter a parse tree produced by VHDLParser#rule_SelectedSignalAssignment.
    def enterRule_SelectedSignalAssignment(self, ctx:VHDLParser.Rule_SelectedSignalAssignmentContext):
        pass

    # Exit a parse tree produced by VHDLParser#rule_SelectedSignalAssignment.
    def exitRule_SelectedSignalAssignment(self, ctx:VHDLParser.Rule_SelectedSignalAssignmentContext):
        pass


    # Enter a parse tree produced by VHDLParser#rule_SelectedVariableAssignment.
    def enterRule_SelectedVariableAssignment(self, ctx:VHDLParser.Rule_SelectedVariableAssignmentContext):
        pass

    # Exit a parse tree produced by VHDLParser#rule_SelectedVariableAssignment.
    def exitRule_SelectedVariableAssignment(self, ctx:VHDLParser.Rule_SelectedVariableAssignmentContext):
        pass


    # Enter a parse tree produced by VHDLParser#rule_SelectedWaveformAssignment.
    def enterRule_SelectedWaveformAssignment(self, ctx:VHDLParser.Rule_SelectedWaveformAssignmentContext):
        pass

    # Exit a parse tree produced by VHDLParser#rule_SelectedWaveformAssignment.
    def exitRule_SelectedWaveformAssignment(self, ctx:VHDLParser.Rule_SelectedWaveformAssignmentContext):
        pass


    # Enter a parse tree produced by VHDLParser#rule_SelectedWaveforms.
    def enterRule_SelectedWaveforms(self, ctx:VHDLParser.Rule_SelectedWaveformsContext):
        pass

    # Exit a parse tree produced by VHDLParser#rule_SelectedWaveforms.
    def exitRule_SelectedWaveforms(self, ctx:VHDLParser.Rule_SelectedWaveformsContext):
        pass


    # Enter a parse tree produced by VHDLParser#rule_SensitivityClause.
    def enterRule_SensitivityClause(self, ctx:VHDLParser.Rule_SensitivityClauseContext):
        pass

    # Exit a parse tree produced by VHDLParser#rule_SensitivityClause.
    def exitRule_SensitivityClause(self, ctx:VHDLParser.Rule_SensitivityClauseContext):
        pass


    # Enter a parse tree produced by VHDLParser#rule_SensitivityList.
    def enterRule_SensitivityList(self, ctx:VHDLParser.Rule_SensitivityListContext):
        pass

    # Exit a parse tree produced by VHDLParser#rule_SensitivityList.
    def exitRule_SensitivityList(self, ctx:VHDLParser.Rule_SensitivityListContext):
        pass


    # Enter a parse tree produced by VHDLParser#rule_SequentialBlockStatement.
    def enterRule_SequentialBlockStatement(self, ctx:VHDLParser.Rule_SequentialBlockStatementContext):
        pass

    # Exit a parse tree produced by VHDLParser#rule_SequentialBlockStatement.
    def exitRule_SequentialBlockStatement(self, ctx:VHDLParser.Rule_SequentialBlockStatementContext):
        pass


    # Enter a parse tree produced by VHDLParser#rule_SequentialStatement.
    def enterRule_SequentialStatement(self, ctx:VHDLParser.Rule_SequentialStatementContext):
        pass

    # Exit a parse tree produced by VHDLParser#rule_SequentialStatement.
    def exitRule_SequentialStatement(self, ctx:VHDLParser.Rule_SequentialStatementContext):
        pass


    # Enter a parse tree produced by VHDLParser#rule_SignalAssignmentStatement.
    def enterRule_SignalAssignmentStatement(self, ctx:VHDLParser.Rule_SignalAssignmentStatementContext):
        pass

    # Exit a parse tree produced by VHDLParser#rule_SignalAssignmentStatement.
    def exitRule_SignalAssignmentStatement(self, ctx:VHDLParser.Rule_SignalAssignmentStatementContext):
        pass


    # Enter a parse tree produced by VHDLParser#rule_SignalDeclaration.
    def enterRule_SignalDeclaration(self, ctx:VHDLParser.Rule_SignalDeclarationContext):
        pass

    # Exit a parse tree produced by VHDLParser#rule_SignalDeclaration.
    def exitRule_SignalDeclaration(self, ctx:VHDLParser.Rule_SignalDeclarationContext):
        pass


    # Enter a parse tree produced by VHDLParser#rule_SignalList.
    def enterRule_SignalList(self, ctx:VHDLParser.Rule_SignalListContext):
        pass

    # Exit a parse tree produced by VHDLParser#rule_SignalList.
    def exitRule_SignalList(self, ctx:VHDLParser.Rule_SignalListContext):
        pass


    # Enter a parse tree produced by VHDLParser#rule_Signature.
    def enterRule_Signature(self, ctx:VHDLParser.Rule_SignatureContext):
        pass

    # Exit a parse tree produced by VHDLParser#rule_Signature.
    def exitRule_Signature(self, ctx:VHDLParser.Rule_SignatureContext):
        pass


    # Enter a parse tree produced by VHDLParser#rule_SimpleConfigurationSpecification.
    def enterRule_SimpleConfigurationSpecification(self, ctx:VHDLParser.Rule_SimpleConfigurationSpecificationContext):
        pass

    # Exit a parse tree produced by VHDLParser#rule_SimpleConfigurationSpecification.
    def exitRule_SimpleConfigurationSpecification(self, ctx:VHDLParser.Rule_SimpleConfigurationSpecificationContext):
        pass


    # Enter a parse tree produced by VHDLParser#rule_SimpleForceAssignment.
    def enterRule_SimpleForceAssignment(self, ctx:VHDLParser.Rule_SimpleForceAssignmentContext):
        pass

    # Exit a parse tree produced by VHDLParser#rule_SimpleForceAssignment.
    def exitRule_SimpleForceAssignment(self, ctx:VHDLParser.Rule_SimpleForceAssignmentContext):
        pass


    # Enter a parse tree produced by VHDLParser#rule_SimpleModeIndication.
    def enterRule_SimpleModeIndication(self, ctx:VHDLParser.Rule_SimpleModeIndicationContext):
        pass

    # Exit a parse tree produced by VHDLParser#rule_SimpleModeIndication.
    def exitRule_SimpleModeIndication(self, ctx:VHDLParser.Rule_SimpleModeIndicationContext):
        pass


    # Enter a parse tree produced by VHDLParser#rule_SimpleRange.
    def enterRule_SimpleRange(self, ctx:VHDLParser.Rule_SimpleRangeContext):
        pass

    # Exit a parse tree produced by VHDLParser#rule_SimpleRange.
    def exitRule_SimpleRange(self, ctx:VHDLParser.Rule_SimpleRangeContext):
        pass


    # Enter a parse tree produced by VHDLParser#rule_SimpleReleaseAssignment.
    def enterRule_SimpleReleaseAssignment(self, ctx:VHDLParser.Rule_SimpleReleaseAssignmentContext):
        pass

    # Exit a parse tree produced by VHDLParser#rule_SimpleReleaseAssignment.
    def exitRule_SimpleReleaseAssignment(self, ctx:VHDLParser.Rule_SimpleReleaseAssignmentContext):
        pass


    # Enter a parse tree produced by VHDLParser#rule_SimpleSignalAssignment.
    def enterRule_SimpleSignalAssignment(self, ctx:VHDLParser.Rule_SimpleSignalAssignmentContext):
        pass

    # Exit a parse tree produced by VHDLParser#rule_SimpleSignalAssignment.
    def exitRule_SimpleSignalAssignment(self, ctx:VHDLParser.Rule_SimpleSignalAssignmentContext):
        pass


    # Enter a parse tree produced by VHDLParser#rule_SimpleWaveformAssignment.
    def enterRule_SimpleWaveformAssignment(self, ctx:VHDLParser.Rule_SimpleWaveformAssignmentContext):
        pass

    # Exit a parse tree produced by VHDLParser#rule_SimpleWaveformAssignment.
    def exitRule_SimpleWaveformAssignment(self, ctx:VHDLParser.Rule_SimpleWaveformAssignmentContext):
        pass


    # Enter a parse tree produced by VHDLParser#rule_SimpleVariableAssignment.
    def enterRule_SimpleVariableAssignment(self, ctx:VHDLParser.Rule_SimpleVariableAssignmentContext):
        pass

    # Exit a parse tree produced by VHDLParser#rule_SimpleVariableAssignment.
    def exitRule_SimpleVariableAssignment(self, ctx:VHDLParser.Rule_SimpleVariableAssignmentContext):
        pass


    # Enter a parse tree produced by VHDLParser#rule_SubprogramBody.
    def enterRule_SubprogramBody(self, ctx:VHDLParser.Rule_SubprogramBodyContext):
        pass

    # Exit a parse tree produced by VHDLParser#rule_SubprogramBody.
    def exitRule_SubprogramBody(self, ctx:VHDLParser.Rule_SubprogramBodyContext):
        pass


    # Enter a parse tree produced by VHDLParser#rule_SubprogramDeclaration.
    def enterRule_SubprogramDeclaration(self, ctx:VHDLParser.Rule_SubprogramDeclarationContext):
        pass

    # Exit a parse tree produced by VHDLParser#rule_SubprogramDeclaration.
    def exitRule_SubprogramDeclaration(self, ctx:VHDLParser.Rule_SubprogramDeclarationContext):
        pass


    # Enter a parse tree produced by VHDLParser#rule_SubprogramDeclarativeItem.
    def enterRule_SubprogramDeclarativeItem(self, ctx:VHDLParser.Rule_SubprogramDeclarativeItemContext):
        pass

    # Exit a parse tree produced by VHDLParser#rule_SubprogramDeclarativeItem.
    def exitRule_SubprogramDeclarativeItem(self, ctx:VHDLParser.Rule_SubprogramDeclarativeItemContext):
        pass


    # Enter a parse tree produced by VHDLParser#rule_SubprogramInstantiationDeclaration.
    def enterRule_SubprogramInstantiationDeclaration(self, ctx:VHDLParser.Rule_SubprogramInstantiationDeclarationContext):
        pass

    # Exit a parse tree produced by VHDLParser#rule_SubprogramInstantiationDeclaration.
    def exitRule_SubprogramInstantiationDeclaration(self, ctx:VHDLParser.Rule_SubprogramInstantiationDeclarationContext):
        pass


    # Enter a parse tree produced by VHDLParser#rule_SubprogramKind.
    def enterRule_SubprogramKind(self, ctx:VHDLParser.Rule_SubprogramKindContext):
        pass

    # Exit a parse tree produced by VHDLParser#rule_SubprogramKind.
    def exitRule_SubprogramKind(self, ctx:VHDLParser.Rule_SubprogramKindContext):
        pass


    # Enter a parse tree produced by VHDLParser#rule_SubprogramSpecification.
    def enterRule_SubprogramSpecification(self, ctx:VHDLParser.Rule_SubprogramSpecificationContext):
        pass

    # Exit a parse tree produced by VHDLParser#rule_SubprogramSpecification.
    def exitRule_SubprogramSpecification(self, ctx:VHDLParser.Rule_SubprogramSpecificationContext):
        pass


    # Enter a parse tree produced by VHDLParser#rule_SubtypeDeclaration.
    def enterRule_SubtypeDeclaration(self, ctx:VHDLParser.Rule_SubtypeDeclarationContext):
        pass

    # Exit a parse tree produced by VHDLParser#rule_SubtypeDeclaration.
    def exitRule_SubtypeDeclaration(self, ctx:VHDLParser.Rule_SubtypeDeclarationContext):
        pass


    # Enter a parse tree produced by VHDLParser#rule_SubtypeIndication.
    def enterRule_SubtypeIndication(self, ctx:VHDLParser.Rule_SubtypeIndicationContext):
        pass

    # Exit a parse tree produced by VHDLParser#rule_SubtypeIndication.
    def exitRule_SubtypeIndication(self, ctx:VHDLParser.Rule_SubtypeIndicationContext):
        pass


    # Enter a parse tree produced by VHDLParser#rule_Suffix.
    def enterRule_Suffix(self, ctx:VHDLParser.Rule_SuffixContext):
        pass

    # Exit a parse tree produced by VHDLParser#rule_Suffix.
    def exitRule_Suffix(self, ctx:VHDLParser.Rule_SuffixContext):
        pass


    # Enter a parse tree produced by VHDLParser#rule_Target.
    def enterRule_Target(self, ctx:VHDLParser.Rule_TargetContext):
        pass

    # Exit a parse tree produced by VHDLParser#rule_Target.
    def exitRule_Target(self, ctx:VHDLParser.Rule_TargetContext):
        pass


    # Enter a parse tree produced by VHDLParser#rule_TimeoutClause.
    def enterRule_TimeoutClause(self, ctx:VHDLParser.Rule_TimeoutClauseContext):
        pass

    # Exit a parse tree produced by VHDLParser#rule_TimeoutClause.
    def exitRule_TimeoutClause(self, ctx:VHDLParser.Rule_TimeoutClauseContext):
        pass


    # Enter a parse tree produced by VHDLParser#rule_TypeConversion.
    def enterRule_TypeConversion(self, ctx:VHDLParser.Rule_TypeConversionContext):
        pass

    # Exit a parse tree produced by VHDLParser#rule_TypeConversion.
    def exitRule_TypeConversion(self, ctx:VHDLParser.Rule_TypeConversionContext):
        pass


    # Enter a parse tree produced by VHDLParser#rule_TypeDeclaration.
    def enterRule_TypeDeclaration(self, ctx:VHDLParser.Rule_TypeDeclarationContext):
        pass

    # Exit a parse tree produced by VHDLParser#rule_TypeDeclaration.
    def exitRule_TypeDeclaration(self, ctx:VHDLParser.Rule_TypeDeclarationContext):
        pass


    # Enter a parse tree produced by VHDLParser#rule_TypeDefinition.
    def enterRule_TypeDefinition(self, ctx:VHDLParser.Rule_TypeDefinitionContext):
        pass

    # Exit a parse tree produced by VHDLParser#rule_TypeDefinition.
    def exitRule_TypeDefinition(self, ctx:VHDLParser.Rule_TypeDefinitionContext):
        pass


    # Enter a parse tree produced by VHDLParser#rule_UnboundArrayDefinition.
    def enterRule_UnboundArrayDefinition(self, ctx:VHDLParser.Rule_UnboundArrayDefinitionContext):
        pass

    # Exit a parse tree produced by VHDLParser#rule_UnboundArrayDefinition.
    def exitRule_UnboundArrayDefinition(self, ctx:VHDLParser.Rule_UnboundArrayDefinitionContext):
        pass


    # Enter a parse tree produced by VHDLParser#rule_UnspecifiedTypeIndication.
    def enterRule_UnspecifiedTypeIndication(self, ctx:VHDLParser.Rule_UnspecifiedTypeIndicationContext):
        pass

    # Exit a parse tree produced by VHDLParser#rule_UnspecifiedTypeIndication.
    def exitRule_UnspecifiedTypeIndication(self, ctx:VHDLParser.Rule_UnspecifiedTypeIndicationContext):
        pass


    # Enter a parse tree produced by VHDLParser#rule_UseClause.
    def enterRule_UseClause(self, ctx:VHDLParser.Rule_UseClauseContext):
        pass

    # Exit a parse tree produced by VHDLParser#rule_UseClause.
    def exitRule_UseClause(self, ctx:VHDLParser.Rule_UseClauseContext):
        pass


    # Enter a parse tree produced by VHDLParser#rule_ValueReturnStatement.
    def enterRule_ValueReturnStatement(self, ctx:VHDLParser.Rule_ValueReturnStatementContext):
        pass

    # Exit a parse tree produced by VHDLParser#rule_ValueReturnStatement.
    def exitRule_ValueReturnStatement(self, ctx:VHDLParser.Rule_ValueReturnStatementContext):
        pass


    # Enter a parse tree produced by VHDLParser#rule_VariableAssignmentStatement.
    def enterRule_VariableAssignmentStatement(self, ctx:VHDLParser.Rule_VariableAssignmentStatementContext):
        pass

    # Exit a parse tree produced by VHDLParser#rule_VariableAssignmentStatement.
    def exitRule_VariableAssignmentStatement(self, ctx:VHDLParser.Rule_VariableAssignmentStatementContext):
        pass


    # Enter a parse tree produced by VHDLParser#rule_VariableDeclaration.
    def enterRule_VariableDeclaration(self, ctx:VHDLParser.Rule_VariableDeclarationContext):
        pass

    # Exit a parse tree produced by VHDLParser#rule_VariableDeclaration.
    def exitRule_VariableDeclaration(self, ctx:VHDLParser.Rule_VariableDeclarationContext):
        pass


    # Enter a parse tree produced by VHDLParser#rule_WaitStatement.
    def enterRule_WaitStatement(self, ctx:VHDLParser.Rule_WaitStatementContext):
        pass

    # Exit a parse tree produced by VHDLParser#rule_WaitStatement.
    def exitRule_WaitStatement(self, ctx:VHDLParser.Rule_WaitStatementContext):
        pass


    # Enter a parse tree produced by VHDLParser#rule_Waveform.
    def enterRule_Waveform(self, ctx:VHDLParser.Rule_WaveformContext):
        pass

    # Exit a parse tree produced by VHDLParser#rule_Waveform.
    def exitRule_Waveform(self, ctx:VHDLParser.Rule_WaveformContext):
        pass


    # Enter a parse tree produced by VHDLParser#rule_WaveformElement.
    def enterRule_WaveformElement(self, ctx:VHDLParser.Rule_WaveformElementContext):
        pass

    # Exit a parse tree produced by VHDLParser#rule_WaveformElement.
    def exitRule_WaveformElement(self, ctx:VHDLParser.Rule_WaveformElementContext):
        pass



del VHDLParser