{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus II 64-Bit " "Info: Running Quartus II 64-Bit Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.1 Build 222 10/21/2009 SJ Full Version " "Info: Version 9.1 Build 222 10/21/2009 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Fri Dec 17 16:58:44 2021 " "Info: Processing started: Fri Dec 17 16:58:44 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off shiyan15 -c shiyan15 " "Info: Command: quartus_fit --read_settings_files=off --write_settings_files=off shiyan15 -c shiyan15" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Info: Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 0 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "" 0 -1}
{ "Info" "IMPP_MPP_USER_DEVICE" "shiyan15 EP2C5T144C8 " "Info: Selected device EP2C5T144C8 for design \"shiyan15\"" {  } {  } 0 0 "Selected device %2!s! for design \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Info: Low junction temperature is 0 degrees C" {  } {  } 0 0 "%1!s! is %2!s!" 0 0 "" 0 -1}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "Info: High junction temperature is 85 degrees C" {  } {  } 0 0 "%1!s! is %2!s!" 0 0 "" 0 -1}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Info: Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 0 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Info: Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP2C5T144I8 " "Info: Device EP2C5T144I8 is compatible" {  } {  } 2 0 "Device %1!s! is compatible" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP2C8T144C8 " "Info: Device EP2C8T144C8 is compatible" {  } {  } 2 0 "Device %1!s! is compatible" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP2C8T144I8 " "Info: Device EP2C8T144I8 is compatible" {  } {  } 2 0 "Device %1!s! is compatible" 0 0 "" 0 -1}  } {  } 2 0 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "" 0 -1}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "3 " "Info: Fitter converted 3 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ASDO~ 1 " "Info: Pin ~ASDO~ is reserved at location 1" {  } { { "d:/daer/altera/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/daer/altera/quartus/bin64/pin_planner.ppl" { ~ASDO~ } } } { "d:/daer/altera/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/daer/altera/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ASDO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/daer/sdsy/shiyan15/" 0 { } { { 0 { 0 ""} 0 589 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! is reserved at location %2!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~nCSO~ 2 " "Info: Pin ~nCSO~ is reserved at location 2" {  } { { "d:/daer/altera/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/daer/altera/quartus/bin64/pin_planner.ppl" { ~nCSO~ } } } { "d:/daer/altera/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/daer/altera/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~nCSO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/daer/sdsy/shiyan15/" 0 { } { { 0 { 0 ""} 0 590 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! is reserved at location %2!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~LVDS41p/nCEO~ 76 " "Info: Pin ~LVDS41p/nCEO~ is reserved at location 76" {  } { { "d:/daer/altera/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/daer/altera/quartus/bin64/pin_planner.ppl" { ~LVDS41p/nCEO~ } } } { "d:/daer/altera/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/daer/altera/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~LVDS41p/nCEO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/daer/sdsy/shiyan15/" 0 { } { { 0 { 0 ""} 0 591 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! is reserved at location %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_RAM_METASTABILITY_INFO" "" "Info: Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." {  } {  } 0 0 "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." 0 0 "" 0 -1}
{ "Critical Warning" "WFIOMGR_PINS_MISSING_LOCATION_INFO" "19 19 " "Critical Warning: No exact pin location assignment(s) for 19 pins of 19 total pins" { { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "chengq\[9\] " "Info: Pin chengq\[9\] not assigned to an exact location on the device" {  } { { "d:/daer/altera/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/daer/altera/quartus/bin64/pin_planner.ppl" { chengq[9] } } } { "shiyan15.bdf" "" { Schematic "D:/daer/sdsy/shiyan15/shiyan15.bdf" { { 40 1200 1376 56 "chengq\[9..0\]" "" } } } } { "d:/daer/altera/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/daer/altera/quartus/bin64/TimingClosureFloorplan.fld" "" "" { chengq[9] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/daer/sdsy/shiyan15/" 0 { } { { 0 { 0 ""} 0 124 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "chengq\[8\] " "Info: Pin chengq\[8\] not assigned to an exact location on the device" {  } { { "d:/daer/altera/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/daer/altera/quartus/bin64/pin_planner.ppl" { chengq[8] } } } { "shiyan15.bdf" "" { Schematic "D:/daer/sdsy/shiyan15/shiyan15.bdf" { { 40 1200 1376 56 "chengq\[9..0\]" "" } } } } { "d:/daer/altera/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/daer/altera/quartus/bin64/TimingClosureFloorplan.fld" "" "" { chengq[8] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/daer/sdsy/shiyan15/" 0 { } { { 0 { 0 ""} 0 125 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "chengq\[7\] " "Info: Pin chengq\[7\] not assigned to an exact location on the device" {  } { { "d:/daer/altera/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/daer/altera/quartus/bin64/pin_planner.ppl" { chengq[7] } } } { "shiyan15.bdf" "" { Schematic "D:/daer/sdsy/shiyan15/shiyan15.bdf" { { 40 1200 1376 56 "chengq\[9..0\]" "" } } } } { "d:/daer/altera/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/daer/altera/quartus/bin64/TimingClosureFloorplan.fld" "" "" { chengq[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/daer/sdsy/shiyan15/" 0 { } { { 0 { 0 ""} 0 126 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "chengq\[6\] " "Info: Pin chengq\[6\] not assigned to an exact location on the device" {  } { { "d:/daer/altera/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/daer/altera/quartus/bin64/pin_planner.ppl" { chengq[6] } } } { "shiyan15.bdf" "" { Schematic "D:/daer/sdsy/shiyan15/shiyan15.bdf" { { 40 1200 1376 56 "chengq\[9..0\]" "" } } } } { "d:/daer/altera/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/daer/altera/quartus/bin64/TimingClosureFloorplan.fld" "" "" { chengq[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/daer/sdsy/shiyan15/" 0 { } { { 0 { 0 ""} 0 127 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "chengq\[5\] " "Info: Pin chengq\[5\] not assigned to an exact location on the device" {  } { { "d:/daer/altera/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/daer/altera/quartus/bin64/pin_planner.ppl" { chengq[5] } } } { "shiyan15.bdf" "" { Schematic "D:/daer/sdsy/shiyan15/shiyan15.bdf" { { 40 1200 1376 56 "chengq\[9..0\]" "" } } } } { "d:/daer/altera/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/daer/altera/quartus/bin64/TimingClosureFloorplan.fld" "" "" { chengq[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/daer/sdsy/shiyan15/" 0 { } { { 0 { 0 ""} 0 128 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "chengq\[4\] " "Info: Pin chengq\[4\] not assigned to an exact location on the device" {  } { { "d:/daer/altera/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/daer/altera/quartus/bin64/pin_planner.ppl" { chengq[4] } } } { "shiyan15.bdf" "" { Schematic "D:/daer/sdsy/shiyan15/shiyan15.bdf" { { 40 1200 1376 56 "chengq\[9..0\]" "" } } } } { "d:/daer/altera/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/daer/altera/quartus/bin64/TimingClosureFloorplan.fld" "" "" { chengq[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/daer/sdsy/shiyan15/" 0 { } { { 0 { 0 ""} 0 129 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "chengq\[3\] " "Info: Pin chengq\[3\] not assigned to an exact location on the device" {  } { { "d:/daer/altera/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/daer/altera/quartus/bin64/pin_planner.ppl" { chengq[3] } } } { "shiyan15.bdf" "" { Schematic "D:/daer/sdsy/shiyan15/shiyan15.bdf" { { 40 1200 1376 56 "chengq\[9..0\]" "" } } } } { "d:/daer/altera/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/daer/altera/quartus/bin64/TimingClosureFloorplan.fld" "" "" { chengq[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/daer/sdsy/shiyan15/" 0 { } { { 0 { 0 ""} 0 130 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "chengq\[2\] " "Info: Pin chengq\[2\] not assigned to an exact location on the device" {  } { { "d:/daer/altera/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/daer/altera/quartus/bin64/pin_planner.ppl" { chengq[2] } } } { "shiyan15.bdf" "" { Schematic "D:/daer/sdsy/shiyan15/shiyan15.bdf" { { 40 1200 1376 56 "chengq\[9..0\]" "" } } } } { "d:/daer/altera/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/daer/altera/quartus/bin64/TimingClosureFloorplan.fld" "" "" { chengq[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/daer/sdsy/shiyan15/" 0 { } { { 0 { 0 ""} 0 131 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "chengq\[1\] " "Info: Pin chengq\[1\] not assigned to an exact location on the device" {  } { { "d:/daer/altera/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/daer/altera/quartus/bin64/pin_planner.ppl" { chengq[1] } } } { "shiyan15.bdf" "" { Schematic "D:/daer/sdsy/shiyan15/shiyan15.bdf" { { 40 1200 1376 56 "chengq\[9..0\]" "" } } } } { "d:/daer/altera/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/daer/altera/quartus/bin64/TimingClosureFloorplan.fld" "" "" { chengq[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/daer/sdsy/shiyan15/" 0 { } { { 0 { 0 ""} 0 132 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "chengq\[0\] " "Info: Pin chengq\[0\] not assigned to an exact location on the device" {  } { { "d:/daer/altera/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/daer/altera/quartus/bin64/pin_planner.ppl" { chengq[0] } } } { "shiyan15.bdf" "" { Schematic "D:/daer/sdsy/shiyan15/shiyan15.bdf" { { 40 1200 1376 56 "chengq\[9..0\]" "" } } } } { "d:/daer/altera/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/daer/altera/quartus/bin64/TimingClosureFloorplan.fld" "" "" { chengq[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/daer/sdsy/shiyan15/" 0 { } { { 0 { 0 ""} 0 133 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "zhengfu\[1\] " "Info: Pin zhengfu\[1\] not assigned to an exact location on the device" {  } { { "d:/daer/altera/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/daer/altera/quartus/bin64/pin_planner.ppl" { zhengfu[1] } } } { "shiyan15.bdf" "" { Schematic "D:/daer/sdsy/shiyan15/shiyan15.bdf" { { -40 416 584 -24 "zhengfu\[1..0\]" "" } } } } { "d:/daer/altera/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/daer/altera/quartus/bin64/TimingClosureFloorplan.fld" "" "" { zhengfu[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/daer/sdsy/shiyan15/" 0 { } { { 0 { 0 ""} 0 139 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "zhengfu\[0\] " "Info: Pin zhengfu\[0\] not assigned to an exact location on the device" {  } { { "d:/daer/altera/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/daer/altera/quartus/bin64/pin_planner.ppl" { zhengfu[0] } } } { "shiyan15.bdf" "" { Schematic "D:/daer/sdsy/shiyan15/shiyan15.bdf" { { -40 416 584 -24 "zhengfu\[1..0\]" "" } } } } { "d:/daer/altera/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/daer/altera/quartus/bin64/TimingClosureFloorplan.fld" "" "" { zhengfu[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/daer/sdsy/shiyan15/" 0 { } { { 0 { 0 ""} 0 140 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "cin\[0\] " "Info: Pin cin\[0\] not assigned to an exact location on the device" {  } { { "d:/daer/altera/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/daer/altera/quartus/bin64/pin_planner.ppl" { cin[0] } } } { "shiyan15.bdf" "" { Schematic "D:/daer/sdsy/shiyan15/shiyan15.bdf" { { 408 560 728 424 "cin\[1..0\]" "" } } } } { "d:/daer/altera/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/daer/altera/quartus/bin64/TimingClosureFloorplan.fld" "" "" { cin[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/daer/sdsy/shiyan15/" 0 { } { { 0 { 0 ""} 0 135 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "cin\[1\] " "Info: Pin cin\[1\] not assigned to an exact location on the device" {  } { { "d:/daer/altera/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/daer/altera/quartus/bin64/pin_planner.ppl" { cin[1] } } } { "shiyan15.bdf" "" { Schematic "D:/daer/sdsy/shiyan15/shiyan15.bdf" { { 408 560 728 424 "cin\[1..0\]" "" } } } } { "d:/daer/altera/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/daer/altera/quartus/bin64/TimingClosureFloorplan.fld" "" "" { cin[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/daer/sdsy/shiyan15/" 0 { } { { 0 { 0 ""} 0 134 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "clk " "Info: Pin clk not assigned to an exact location on the device" {  } { { "d:/daer/altera/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/daer/altera/quartus/bin64/pin_planner.ppl" { clk } } } { "shiyan15.bdf" "" { Schematic "D:/daer/sdsy/shiyan15/shiyan15.bdf" { { 32 -128 40 48 "clk" "" } } } } { "d:/daer/altera/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/daer/altera/quartus/bin64/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/daer/sdsy/shiyan15/" 0 { } { { 0 { 0 ""} 0 141 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "rst " "Info: Pin rst not assigned to an exact location on the device" {  } { { "d:/daer/altera/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/daer/altera/quartus/bin64/pin_planner.ppl" { rst } } } { "shiyan15.bdf" "" { Schematic "D:/daer/sdsy/shiyan15/shiyan15.bdf" { { 48 -136 32 64 "rst" "" } } } } { "d:/daer/altera/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/daer/altera/quartus/bin64/TimingClosureFloorplan.fld" "" "" { rst } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/daer/sdsy/shiyan15/" 0 { } { { 0 { 0 ""} 0 142 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "fenp\[2\] " "Info: Pin fenp\[2\] not assigned to an exact location on the device" {  } { { "d:/daer/altera/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/daer/altera/quartus/bin64/pin_planner.ppl" { fenp[2] } } } { "shiyan15.bdf" "" { Schematic "D:/daer/sdsy/shiyan15/shiyan15.bdf" { { 128 -184 -16 144 "fenp\[2..0\]" "" } } } } { "d:/daer/altera/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/daer/altera/quartus/bin64/TimingClosureFloorplan.fld" "" "" { fenp[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/daer/sdsy/shiyan15/" 0 { } { { 0 { 0 ""} 0 136 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "fenp\[0\] " "Info: Pin fenp\[0\] not assigned to an exact location on the device" {  } { { "d:/daer/altera/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/daer/altera/quartus/bin64/pin_planner.ppl" { fenp[0] } } } { "shiyan15.bdf" "" { Schematic "D:/daer/sdsy/shiyan15/shiyan15.bdf" { { 128 -184 -16 144 "fenp\[2..0\]" "" } } } } { "d:/daer/altera/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/daer/altera/quartus/bin64/TimingClosureFloorplan.fld" "" "" { fenp[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/daer/sdsy/shiyan15/" 0 { } { { 0 { 0 ""} 0 138 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "fenp\[1\] " "Info: Pin fenp\[1\] not assigned to an exact location on the device" {  } { { "d:/daer/altera/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/daer/altera/quartus/bin64/pin_planner.ppl" { fenp[1] } } } { "shiyan15.bdf" "" { Schematic "D:/daer/sdsy/shiyan15/shiyan15.bdf" { { 128 -184 -16 144 "fenp\[2..0\]" "" } } } } { "d:/daer/altera/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/daer/altera/quartus/bin64/TimingClosureFloorplan.fld" "" "" { fenp[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/daer/sdsy/shiyan15/" 0 { } { { 0 { 0 ""} 0 137 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1}  } {  } 1 0 "No exact pin location assignment(s) for %1!d! pins of %2!d! total pins" 0 0 "" 0 -1}
{ "Info" "ITDC_FITTER_TIMING_ENGINE" "Classic " "Info: Timing-driven compilation is using the Classic Timing Analyzer" {  } {  } 0 0 "Timing-driven compilation is using the %1!s! Timing Analyzer" 0 0 "" 0 -1}
{ "Info" "ITAN_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Info: Timing requirements not specified -- quality metrics such as performance and power consumption may be sacrificed to reduce compilation time." {  } {  } 0 0 "Timing requirements not specified -- quality metrics such as performance and power consumption may be sacrificed to reduce compilation time." 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "clk (placed in PIN 17 (CLK0, LVDSCLK0p, Input)) " "Info: Automatically promoted node clk (placed in PIN 17 (CLK0, LVDSCLK0p, Input))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G2 " "Info: Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G2" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Info: Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "Verilog1:inst2\|clk_out " "Info: Destination node Verilog1:inst2\|clk_out" {  } { { "Verilog1.v" "" { Text "D:/daer/sdsy/shiyan15/Verilog1.v" 7 -1 0 } } { "d:/daer/altera/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/daer/altera/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Verilog1:inst2|clk_out } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/daer/sdsy/shiyan15/" 0 { } { { 0 { 0 ""} 0 74 3016 4146 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "" 0 -1}  } { { "d:/daer/altera/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/daer/altera/quartus/bin64/pin_planner.ppl" { clk } } } { "shiyan15.bdf" "" { Schematic "D:/daer/sdsy/shiyan15/shiyan15.bdf" { { 32 -128 40 48 "clk" "" } } } } { "d:/daer/altera/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/daer/altera/quartus/bin64/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/daer/sdsy/shiyan15/" 0 { } { { 0 { 0 ""} 0 141 3016 4146 0}  }  } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "Verilog1:inst2\|clk_out  " "Info: Automatically promoted node Verilog1:inst2\|clk_out " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Info: Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Info: Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "Verilog1:inst2\|clk_out~2 " "Info: Destination node Verilog1:inst2\|clk_out~2" {  } { { "Verilog1.v" "" { Text "D:/daer/sdsy/shiyan15/Verilog1.v" 7 -1 0 } } { "d:/daer/altera/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/daer/altera/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Verilog1:inst2|clk_out~2 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/daer/sdsy/shiyan15/" 0 { } { { 0 { 0 ""} 0 223 3016 4146 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "" 0 -1}  } { { "Verilog1.v" "" { Text "D:/daer/sdsy/shiyan15/Verilog1.v" 7 -1 0 } } { "d:/daer/altera/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/daer/altera/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Verilog1:inst2|clk_out } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/daer/sdsy/shiyan15/" 0 { } { { 0 { 0 ""} 0 74 3016 4146 0}  }  } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "rst (placed in PIN 18 (CLK1, LVDSCLK0n, Input)) " "Info: Automatically promoted node rst (placed in PIN 18 (CLK1, LVDSCLK0n, Input))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G1 " "Info: Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G1" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1}  } { { "d:/daer/altera/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/daer/altera/quartus/bin64/pin_planner.ppl" { rst } } } { "shiyan15.bdf" "" { Schematic "D:/daer/sdsy/shiyan15/shiyan15.bdf" { { 48 -136 32 64 "rst" "" } } } } { "d:/daer/altera/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/daer/altera/quartus/bin64/TimingClosureFloorplan.fld" "" "" { rst } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/daer/sdsy/shiyan15/" 0 { } { { 0 { 0 ""} 0 142 3016 4146 0}  }  } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Info: Starting register packing" {  } {  } 0 0 "Starting register packing" 0 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Extra Info: Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 0 "Performing register packing on registers with non-logic cell location assignments" 1 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Extra Info: Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 0 "Completed register packing on registers with non-logic cell location assignments" 1 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Extra Info: Started Fast Input/Output/OE register processing" {  } {  } 1 0 "Started Fast Input/Output/OE register processing" 1 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Extra Info: Finished Fast Input/Output/OE register processing" {  } {  } 1 0 "Finished Fast Input/Output/OE register processing" 1 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Extra Info: Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 0 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Extra Info: Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 0 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Info: Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "Extra Info: No registers were packed into other blocks" {  } {  } 1 0 "No registers were packed into other blocks" 0 0 "" 0 -1}  } {  } 0 0 "Finished register packing" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement " "Info: Statistics of I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement" { { "Info" "IFSAC_FSAC_SINGLE_IOC_GROUP_STATISTICS" "17 unused 3.3V 7 10 0 " "Info: Number of I/O pins in group: 17 (unused VREF, 3.3V VCCIO, 7 input, 10 output, 0 bidirectional)" { { "Info" "IFSAC_FSAC_IO_STDS_IN_IOC_GROUP" "3.3-V LVTTL. " "Info: I/O standards used: 3.3-V LVTTL." {  } {  } 0 0 "I/O standards used: %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "Number of I/O pins in group: %1!d! (%2!s! VREF, %3!s! VCCIO, %4!d! input, %5!d! output, %6!d! bidirectional)" 0 0 "" 0 -1}  } {  } 0 0 "Statistics of %1!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_IO_STATS_BEFORE_AFTER_PLACEMENT" "before " "Info: I/O bank details before I/O pin placement" { { "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O banks " "Info: Statistics of I/O banks" { { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "1 does not use undetermined 4 15 " "Info: I/O bank number 1 does not use VREF pins and has undetermined VCCIO pins. 4 total pin(s) used --  15 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "2 does not use undetermined 0 23 " "Info: I/O bank number 2 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  23 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "3 does not use undetermined 1 22 " "Info: I/O bank number 3 does not use VREF pins and has undetermined VCCIO pins. 1 total pin(s) used --  22 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "4 does not use undetermined 0 24 " "Info: I/O bank number 4 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  24 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1}  } {  } 0 0 "Statistics of %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "I/O bank details %1!s! I/O pin placement" 0 0 "" 0 -1}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:00 " "Info: Fitter preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 0 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Info: Fitter placement preparation operations beginning" {  } {  } 0 0 "Fitter placement preparation operations beginning" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:00 " "Info: Fitter placement preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 0 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Info: Fitter placement operations beginning" {  } {  } 0 0 "Fitter placement operations beginning" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Info: Fitter placement was successful" {  } {  } 0 0 "Fitter placement was successful" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:00 " "Info: Fitter placement operations ending: elapsed time is 00:00:00" {  } {  } 0 0 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_ESTIMATED_DATA_PATH_RESULT" "1.513 ns register memory " "Info: Estimated most critical path is register to memory delay of 1.513 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns Verilog1:inst2\|cnt\[0\] 1 REG LAB_X22_Y7 32 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LAB_X22_Y7; Fanout = 32; REG Node = 'Verilog1:inst2\|cnt\[0\]'" {  } { { "d:/daer/altera/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/daer/altera/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Verilog1:inst2|cnt[0] } "NODE_NAME" } } { "Verilog1.v" "" { Text "D:/daer/sdsy/shiyan15/Verilog1.v" 28 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.337 ns) + CELL(0.176 ns) 1.513 ns lpm_rom2:inst7\|altsyncram:altsyncram_component\|altsyncram_tu71:auto_generated\|ram_block1a4~porta_address_reg0 2 MEM M4K_X23_Y11 1 " "Info: 2: + IC(1.337 ns) + CELL(0.176 ns) = 1.513 ns; Loc. = M4K_X23_Y11; Fanout = 1; MEM Node = 'lpm_rom2:inst7\|altsyncram:altsyncram_component\|altsyncram_tu71:auto_generated\|ram_block1a4~porta_address_reg0'" {  } { { "d:/daer/altera/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/daer/altera/quartus/bin64/TimingClosureFloorplan.fld" "" "1.513 ns" { Verilog1:inst2|cnt[0] lpm_rom2:inst7|altsyncram:altsyncram_component|altsyncram_tu71:auto_generated|ram_block1a4~porta_address_reg0 } "NODE_NAME" } } { "db/altsyncram_tu71.tdf" "" { Text "D:/daer/sdsy/shiyan15/db/altsyncram_tu71.tdf" 115 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.176 ns ( 11.63 % ) " "Info: Total cell delay = 0.176 ns ( 11.63 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.337 ns ( 88.37 % ) " "Info: Total interconnect delay = 1.337 ns ( 88.37 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/daer/altera/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/daer/altera/quartus/bin64/TimingClosureFloorplan.fld" "" "1.513 ns" { Verilog1:inst2|cnt[0] lpm_rom2:inst7|altsyncram:altsyncram_component|altsyncram_tu71:auto_generated|ram_block1a4~porta_address_reg0 } "NODE_NAME" } }  } 0 0 "Estimated most critical path is %2!s! to %3!s! delay of %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Info: Fitter routing operations beginning" {  } {  } 0 0 "Fitter routing operations beginning" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "0 " "Info: Average interconnect usage is 0% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "1 X14_Y0 X28_Y14 " "Info: Peak interconnect usage is 1% of the available device resources in the region that extends from location X14_Y0 to location X28_Y14" {  } {  } 0 0 "Peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "" 0 -1}  } {  } 0 0 "Average interconnect usage is %1!d!%% of the available device resources" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:00 " "Info: Fitter routing operations ending: elapsed time is 00:00:00" {  } {  } 0 0 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "Info: The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Info: Optimizations that may affect the design's routability were skipped" {  } {  } 0 0 "Optimizations that may affect the design's routability were skipped" 0 0 "" 0 -1} { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_TIMING" "" "Info: Optimizations that may affect the design's timing were skipped" {  } {  } 0 0 "Optimizations that may affect the design's timing were skipped" 0 0 "" 0 -1}  } {  } 0 0 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "" 0 -1}
{ "Info" "IDAT_DAT_STARTED" "" "Info: Started post-fitting delay annotation" {  } {  } 0 0 "Started post-fitting delay annotation" 0 0 "" 0 -1}
{ "Warning" "WDAT_NO_LOADING_SPECIFIED_ONE_OR_MORE_PINS" "10 " "Warning: Found 10 output pins without output pin load capacitance assignment" { { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "chengq\[9\] 0 " "Info: Pin \"chengq\[9\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "chengq\[8\] 0 " "Info: Pin \"chengq\[8\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "chengq\[7\] 0 " "Info: Pin \"chengq\[7\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "chengq\[6\] 0 " "Info: Pin \"chengq\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "chengq\[5\] 0 " "Info: Pin \"chengq\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "chengq\[4\] 0 " "Info: Pin \"chengq\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "chengq\[3\] 0 " "Info: Pin \"chengq\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "chengq\[2\] 0 " "Info: Pin \"chengq\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "chengq\[1\] 0 " "Info: Pin \"chengq\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "chengq\[0\] 0 " "Info: Pin \"chengq\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1}  } {  } 0 0 "Found %1!d! output pins without output pin load capacitance assignment" 0 0 "" 0 -1}
{ "Info" "IDAT_DAT_COMPLETED" "" "Info: Delay annotation completed successfully" {  } {  } 0 0 "Delay annotation completed successfully" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_RAM_METASTABILITY_INFO" "" "Info: Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." {  } {  } 0 0 "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." 0 0 "" 0 -1}
{ "Warning" "WFIOMGR_RESERVE_ASSIGNMENT_FOR_UNUSED_PINS_IS_DEFAULT" "As output driving ground " "Warning: The Reserve All Unused Pins setting has not been specified, and will default to 'As output driving ground'." {  } {  } 0 0 "The Reserve All Unused Pins setting has not been specified, and will default to '%1!s!'." 0 0 "" 0 -1}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "D:/daer/sdsy/shiyan15/shiyan15.fit.smsg " "Info: Generated suppressed messages file D:/daer/sdsy/shiyan15/shiyan15.fit.smsg" {  } {  } 0 0 "Generated suppressed messages file %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 3 s Quartus II 64-Bit " "Info: Quartus II 64-Bit Fitter was successful. 0 errors, 3 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4507 " "Info: Peak virtual memory: 4507 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Fri Dec 17 16:58:46 2021 " "Info: Processing ended: Fri Dec 17 16:58:46 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Info: Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:03 " "Info: Total CPU time (on all processors): 00:00:03" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
