    <memory caching="UC" name="mmio" physicalAddress="16#d252_0000#" size="16#0001_0000#"/>                                                                 <memory caching="UC" name="mmio" physicalAddress="16#d252_0000#" size="16#0001_0000#"/>
    <ioPort end="16#50c8#" name="port1" start="16#50c0#"/>                                                                                                  <ioPort end="16#50c8#" name="port1" start="16#50c0#"/>
    <reservedMemory ref="rmrr2"/>                                                                                                                    <
   </device>                                                                                                                                               </device>
   <device name="nic1">                                                                                                                                    <device name="nic1">
--
    <memory caching="UC" name="mmio1" physicalAddress="16#d250_0000#" size="16#0002_0000#"/>                                                                <memory caching="UC" name="mmio1" physicalAddress="16#d250_0000#" size="16#0002_0000#"/>
    <memory caching="UC" name="mmio2" physicalAddress="16#d253_b000#" size="16#1000#"/>                                                                     <memory caching="UC" name="mmio2" physicalAddress="16#d253_b000#" size="16#1000#"/>
    <reservedMemory ref="rmrr1"/>                                                                                                                    <
   </device>                                                                                                                                               </device>
   <device name="nic2">                                                                                                                                    <device name="nic2">
--
     <memory logical="mem1"/>                                                                                                                                <memory logical="mem1"/>
     <memory logical="mem2"/>                                                                                                                                <memory logical="mem2"/>
     <memory logical="mem5" index="5"/>                                                                                                              |       <memory index="5" logical="mem5"/>
    </array>                                                                                                                                                </array>
   </memory>                                                                                                                                               </memory>
--
     <writer logical="output1"/>                                                                                                                             <writer logical="output1"/>
     <writer logical="output2"/>                                                                                                                             <writer logical="output2"/>
     <writer logical="output4" index="4"/>                                                                                                           |       <writer index="4" logical="output4"/>
    </array>                                                                                                                                                </array>
   </channels>                                                                                                                                             </channels>
