{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1559215224639 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1559215224639 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu May 30 06:20:24 2019 " "Processing started: Thu May 30 06:20:24 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1559215224639 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1559215224639 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off uControl -c uControl " "Command: quartus_map --read_settings_files=on --write_settings_files=off uControl -c uControl" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1559215224639 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1559215225498 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ucontrol.vhd 2 1 " "Found 2 design units, including 1 entities, in source file ucontrol.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 uControl-rtl " "Found design unit 1: uControl-rtl" {  } { { "uControl.vhd" "" { Text "D:/PUJ/8/Arq/ProyectoARQUI2/unidadControl/uControl.vhd" 40 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1559215226330 ""} { "Info" "ISGN_ENTITY_NAME" "1 uControl " "Found entity 1: uControl" {  } { { "uControl.vhd" "" { Text "D:/PUJ/8/Arq/ProyectoARQUI2/unidadControl/uControl.vhd" 12 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1559215226330 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1559215226330 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "uControl " "Elaborating entity \"uControl\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1559215226391 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "state uControl.vhd(61) " "VHDL Process Statement warning at uControl.vhd(61): signal \"state\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "uControl.vhd" "" { Text "D:/PUJ/8/Arq/ProyectoARQUI2/unidadControl/uControl.vhd" 61 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1559215226399 "|uControl"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "opcode uControl.vhd(75) " "VHDL Process Statement warning at uControl.vhd(75): signal \"opcode\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "uControl.vhd" "" { Text "D:/PUJ/8/Arq/ProyectoARQUI2/unidadControl/uControl.vhd" 75 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1559215226401 "|uControl"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "opcode uControl.vhd(77) " "VHDL Process Statement warning at uControl.vhd(77): signal \"opcode\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "uControl.vhd" "" { Text "D:/PUJ/8/Arq/ProyectoARQUI2/unidadControl/uControl.vhd" 77 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1559215226401 "|uControl"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "opcode uControl.vhd(79) " "VHDL Process Statement warning at uControl.vhd(79): signal \"opcode\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "uControl.vhd" "" { Text "D:/PUJ/8/Arq/ProyectoARQUI2/unidadControl/uControl.vhd" 79 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1559215226401 "|uControl"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "opcode uControl.vhd(81) " "VHDL Process Statement warning at uControl.vhd(81): signal \"opcode\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "uControl.vhd" "" { Text "D:/PUJ/8/Arq/ProyectoARQUI2/unidadControl/uControl.vhd" 81 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1559215226401 "|uControl"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "opcode uControl.vhd(83) " "VHDL Process Statement warning at uControl.vhd(83): signal \"opcode\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "uControl.vhd" "" { Text "D:/PUJ/8/Arq/ProyectoARQUI2/unidadControl/uControl.vhd" 83 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1559215226401 "|uControl"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "opcode uControl.vhd(85) " "VHDL Process Statement warning at uControl.vhd(85): signal \"opcode\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "uControl.vhd" "" { Text "D:/PUJ/8/Arq/ProyectoARQUI2/unidadControl/uControl.vhd" 85 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1559215226401 "|uControl"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "opcode uControl.vhd(87) " "VHDL Process Statement warning at uControl.vhd(87): signal \"opcode\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "uControl.vhd" "" { Text "D:/PUJ/8/Arq/ProyectoARQUI2/unidadControl/uControl.vhd" 87 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1559215226401 "|uControl"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "opcode uControl.vhd(89) " "VHDL Process Statement warning at uControl.vhd(89): signal \"opcode\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "uControl.vhd" "" { Text "D:/PUJ/8/Arq/ProyectoARQUI2/unidadControl/uControl.vhd" 89 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1559215226401 "|uControl"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "opcode uControl.vhd(91) " "VHDL Process Statement warning at uControl.vhd(91): signal \"opcode\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "uControl.vhd" "" { Text "D:/PUJ/8/Arq/ProyectoARQUI2/unidadControl/uControl.vhd" 91 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1559215226401 "|uControl"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "opcode uControl.vhd(102) " "VHDL Process Statement warning at uControl.vhd(102): signal \"opcode\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "uControl.vhd" "" { Text "D:/PUJ/8/Arq/ProyectoARQUI2/unidadControl/uControl.vhd" 102 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1559215226401 "|uControl"}
{ "Error" "EVRFX_VDB_2011_UNCONVERTED" "estado4\[0\] uControl.vhd(53) " "Can't infer register for \"estado4\[0\]\" at uControl.vhd(53) because it does not hold its value outside the clock edge" {  } { { "uControl.vhd" "" { Text "D:/PUJ/8/Arq/ProyectoARQUI2/unidadControl/uControl.vhd" 53 0 0 } }  } 0 10818 "Can't infer register for \"%1!s!\" at %2!s! because it does not hold its value outside the clock edge" 0 0 "Quartus II" 0 -1 1559215226401 ""}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "estado4\[0\] uControl.vhd(50) " "Inferred latch for \"estado4\[0\]\" at uControl.vhd(50)" {  } { { "uControl.vhd" "" { Text "D:/PUJ/8/Arq/ProyectoARQUI2/unidadControl/uControl.vhd" 50 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1559215226401 "|uControl"}
{ "Error" "EVRFX_VDB_2011_UNCONVERTED" "estado4\[1\] uControl.vhd(53) " "Can't infer register for \"estado4\[1\]\" at uControl.vhd(53) because it does not hold its value outside the clock edge" {  } { { "uControl.vhd" "" { Text "D:/PUJ/8/Arq/ProyectoARQUI2/unidadControl/uControl.vhd" 53 0 0 } }  } 0 10818 "Can't infer register for \"%1!s!\" at %2!s! because it does not hold its value outside the clock edge" 0 0 "Quartus II" 0 -1 1559215226401 ""}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "estado4\[1\] uControl.vhd(50) " "Inferred latch for \"estado4\[1\]\" at uControl.vhd(50)" {  } { { "uControl.vhd" "" { Text "D:/PUJ/8/Arq/ProyectoARQUI2/unidadControl/uControl.vhd" 50 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1559215226401 "|uControl"}
{ "Error" "EVRFX_VDB_2011_UNCONVERTED" "estado4\[2\] uControl.vhd(53) " "Can't infer register for \"estado4\[2\]\" at uControl.vhd(53) because it does not hold its value outside the clock edge" {  } { { "uControl.vhd" "" { Text "D:/PUJ/8/Arq/ProyectoARQUI2/unidadControl/uControl.vhd" 53 0 0 } }  } 0 10818 "Can't infer register for \"%1!s!\" at %2!s! because it does not hold its value outside the clock edge" 0 0 "Quartus II" 0 -1 1559215226401 ""}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "estado4\[2\] uControl.vhd(50) " "Inferred latch for \"estado4\[2\]\" at uControl.vhd(50)" {  } { { "uControl.vhd" "" { Text "D:/PUJ/8/Arq/ProyectoARQUI2/unidadControl/uControl.vhd" 50 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1559215226401 "|uControl"}
{ "Error" "EVRFX_VDB_2011_UNCONVERTED" "estado4\[3\] uControl.vhd(53) " "Can't infer register for \"estado4\[3\]\" at uControl.vhd(53) because it does not hold its value outside the clock edge" {  } { { "uControl.vhd" "" { Text "D:/PUJ/8/Arq/ProyectoARQUI2/unidadControl/uControl.vhd" 53 0 0 } }  } 0 10818 "Can't infer register for \"%1!s!\" at %2!s! because it does not hold its value outside the clock edge" 0 0 "Quartus II" 0 -1 1559215226401 ""}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "estado4\[3\] uControl.vhd(50) " "Inferred latch for \"estado4\[3\]\" at uControl.vhd(50)" {  } { { "uControl.vhd" "" { Text "D:/PUJ/8/Arq/ProyectoARQUI2/unidadControl/uControl.vhd" 50 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1559215226401 "|uControl"}
{ "Error" "EVRFX_VDB_2011_UNCONVERTED" "estado4\[4\] uControl.vhd(53) " "Can't infer register for \"estado4\[4\]\" at uControl.vhd(53) because it does not hold its value outside the clock edge" {  } { { "uControl.vhd" "" { Text "D:/PUJ/8/Arq/ProyectoARQUI2/unidadControl/uControl.vhd" 53 0 0 } }  } 0 10818 "Can't infer register for \"%1!s!\" at %2!s! because it does not hold its value outside the clock edge" 0 0 "Quartus II" 0 -1 1559215226401 ""}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "estado4\[4\] uControl.vhd(50) " "Inferred latch for \"estado4\[4\]\" at uControl.vhd(50)" {  } { { "uControl.vhd" "" { Text "D:/PUJ/8/Arq/ProyectoARQUI2/unidadControl/uControl.vhd" 50 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1559215226401 "|uControl"}
{ "Error" "EVRFX_VDB_2011_UNCONVERTED" "estado4\[5\] uControl.vhd(53) " "Can't infer register for \"estado4\[5\]\" at uControl.vhd(53) because it does not hold its value outside the clock edge" {  } { { "uControl.vhd" "" { Text "D:/PUJ/8/Arq/ProyectoARQUI2/unidadControl/uControl.vhd" 53 0 0 } }  } 0 10818 "Can't infer register for \"%1!s!\" at %2!s! because it does not hold its value outside the clock edge" 0 0 "Quartus II" 0 -1 1559215226409 ""}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "estado4\[5\] uControl.vhd(50) " "Inferred latch for \"estado4\[5\]\" at uControl.vhd(50)" {  } { { "uControl.vhd" "" { Text "D:/PUJ/8/Arq/ProyectoARQUI2/unidadControl/uControl.vhd" 50 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1559215226409 "|uControl"}
{ "Error" "EVRFX_VDB_2011_UNCONVERTED" "estado4\[6\] uControl.vhd(53) " "Can't infer register for \"estado4\[6\]\" at uControl.vhd(53) because it does not hold its value outside the clock edge" {  } { { "uControl.vhd" "" { Text "D:/PUJ/8/Arq/ProyectoARQUI2/unidadControl/uControl.vhd" 53 0 0 } }  } 0 10818 "Can't infer register for \"%1!s!\" at %2!s! because it does not hold its value outside the clock edge" 0 0 "Quartus II" 0 -1 1559215226409 ""}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "estado4\[6\] uControl.vhd(50) " "Inferred latch for \"estado4\[6\]\" at uControl.vhd(50)" {  } { { "uControl.vhd" "" { Text "D:/PUJ/8/Arq/ProyectoARQUI2/unidadControl/uControl.vhd" 50 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1559215226409 "|uControl"}
{ "Error" "EVRFX_VDB_2011_UNCONVERTED" "estado3\[0\] uControl.vhd(53) " "Can't infer register for \"estado3\[0\]\" at uControl.vhd(53) because it does not hold its value outside the clock edge" {  } { { "uControl.vhd" "" { Text "D:/PUJ/8/Arq/ProyectoARQUI2/unidadControl/uControl.vhd" 53 0 0 } }  } 0 10818 "Can't infer register for \"%1!s!\" at %2!s! because it does not hold its value outside the clock edge" 0 0 "Quartus II" 0 -1 1559215226409 ""}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "estado3\[0\] uControl.vhd(50) " "Inferred latch for \"estado3\[0\]\" at uControl.vhd(50)" {  } { { "uControl.vhd" "" { Text "D:/PUJ/8/Arq/ProyectoARQUI2/unidadControl/uControl.vhd" 50 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1559215226409 "|uControl"}
{ "Error" "EVRFX_VDB_2011_UNCONVERTED" "estado3\[1\] uControl.vhd(53) " "Can't infer register for \"estado3\[1\]\" at uControl.vhd(53) because it does not hold its value outside the clock edge" {  } { { "uControl.vhd" "" { Text "D:/PUJ/8/Arq/ProyectoARQUI2/unidadControl/uControl.vhd" 53 0 0 } }  } 0 10818 "Can't infer register for \"%1!s!\" at %2!s! because it does not hold its value outside the clock edge" 0 0 "Quartus II" 0 -1 1559215226409 ""}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "estado3\[1\] uControl.vhd(50) " "Inferred latch for \"estado3\[1\]\" at uControl.vhd(50)" {  } { { "uControl.vhd" "" { Text "D:/PUJ/8/Arq/ProyectoARQUI2/unidadControl/uControl.vhd" 50 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1559215226409 "|uControl"}
{ "Error" "EVRFX_VDB_2011_UNCONVERTED" "estado3\[2\] uControl.vhd(53) " "Can't infer register for \"estado3\[2\]\" at uControl.vhd(53) because it does not hold its value outside the clock edge" {  } { { "uControl.vhd" "" { Text "D:/PUJ/8/Arq/ProyectoARQUI2/unidadControl/uControl.vhd" 53 0 0 } }  } 0 10818 "Can't infer register for \"%1!s!\" at %2!s! because it does not hold its value outside the clock edge" 0 0 "Quartus II" 0 -1 1559215226409 ""}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "estado3\[2\] uControl.vhd(50) " "Inferred latch for \"estado3\[2\]\" at uControl.vhd(50)" {  } { { "uControl.vhd" "" { Text "D:/PUJ/8/Arq/ProyectoARQUI2/unidadControl/uControl.vhd" 50 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1559215226409 "|uControl"}
{ "Error" "EVRFX_VDB_2011_UNCONVERTED" "estado3\[3\] uControl.vhd(53) " "Can't infer register for \"estado3\[3\]\" at uControl.vhd(53) because it does not hold its value outside the clock edge" {  } { { "uControl.vhd" "" { Text "D:/PUJ/8/Arq/ProyectoARQUI2/unidadControl/uControl.vhd" 53 0 0 } }  } 0 10818 "Can't infer register for \"%1!s!\" at %2!s! because it does not hold its value outside the clock edge" 0 0 "Quartus II" 0 -1 1559215226409 ""}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "estado3\[3\] uControl.vhd(50) " "Inferred latch for \"estado3\[3\]\" at uControl.vhd(50)" {  } { { "uControl.vhd" "" { Text "D:/PUJ/8/Arq/ProyectoARQUI2/unidadControl/uControl.vhd" 50 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1559215226409 "|uControl"}
{ "Error" "EVRFX_VDB_2011_UNCONVERTED" "estado3\[4\] uControl.vhd(53) " "Can't infer register for \"estado3\[4\]\" at uControl.vhd(53) because it does not hold its value outside the clock edge" {  } { { "uControl.vhd" "" { Text "D:/PUJ/8/Arq/ProyectoARQUI2/unidadControl/uControl.vhd" 53 0 0 } }  } 0 10818 "Can't infer register for \"%1!s!\" at %2!s! because it does not hold its value outside the clock edge" 0 0 "Quartus II" 0 -1 1559215226411 ""}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "estado3\[4\] uControl.vhd(50) " "Inferred latch for \"estado3\[4\]\" at uControl.vhd(50)" {  } { { "uControl.vhd" "" { Text "D:/PUJ/8/Arq/ProyectoARQUI2/unidadControl/uControl.vhd" 50 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1559215226411 "|uControl"}
{ "Error" "EVRFX_VDB_2011_UNCONVERTED" "estado3\[5\] uControl.vhd(53) " "Can't infer register for \"estado3\[5\]\" at uControl.vhd(53) because it does not hold its value outside the clock edge" {  } { { "uControl.vhd" "" { Text "D:/PUJ/8/Arq/ProyectoARQUI2/unidadControl/uControl.vhd" 53 0 0 } }  } 0 10818 "Can't infer register for \"%1!s!\" at %2!s! because it does not hold its value outside the clock edge" 0 0 "Quartus II" 0 -1 1559215226411 ""}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "estado3\[5\] uControl.vhd(50) " "Inferred latch for \"estado3\[5\]\" at uControl.vhd(50)" {  } { { "uControl.vhd" "" { Text "D:/PUJ/8/Arq/ProyectoARQUI2/unidadControl/uControl.vhd" 50 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1559215226411 "|uControl"}
{ "Error" "EVRFX_VDB_2011_UNCONVERTED" "estado3\[6\] uControl.vhd(53) " "Can't infer register for \"estado3\[6\]\" at uControl.vhd(53) because it does not hold its value outside the clock edge" {  } { { "uControl.vhd" "" { Text "D:/PUJ/8/Arq/ProyectoARQUI2/unidadControl/uControl.vhd" 53 0 0 } }  } 0 10818 "Can't infer register for \"%1!s!\" at %2!s! because it does not hold its value outside the clock edge" 0 0 "Quartus II" 0 -1 1559215226411 ""}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "estado3\[6\] uControl.vhd(50) " "Inferred latch for \"estado3\[6\]\" at uControl.vhd(50)" {  } { { "uControl.vhd" "" { Text "D:/PUJ/8/Arq/ProyectoARQUI2/unidadControl/uControl.vhd" 50 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1559215226411 "|uControl"}
{ "Error" "EVRFX_VDB_2011_UNCONVERTED" "estado2\[0\] uControl.vhd(53) " "Can't infer register for \"estado2\[0\]\" at uControl.vhd(53) because it does not hold its value outside the clock edge" {  } { { "uControl.vhd" "" { Text "D:/PUJ/8/Arq/ProyectoARQUI2/unidadControl/uControl.vhd" 53 0 0 } }  } 0 10818 "Can't infer register for \"%1!s!\" at %2!s! because it does not hold its value outside the clock edge" 0 0 "Quartus II" 0 -1 1559215226411 ""}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "estado2\[0\] uControl.vhd(50) " "Inferred latch for \"estado2\[0\]\" at uControl.vhd(50)" {  } { { "uControl.vhd" "" { Text "D:/PUJ/8/Arq/ProyectoARQUI2/unidadControl/uControl.vhd" 50 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1559215226411 "|uControl"}
{ "Error" "EVRFX_VDB_2011_UNCONVERTED" "estado2\[1\] uControl.vhd(53) " "Can't infer register for \"estado2\[1\]\" at uControl.vhd(53) because it does not hold its value outside the clock edge" {  } { { "uControl.vhd" "" { Text "D:/PUJ/8/Arq/ProyectoARQUI2/unidadControl/uControl.vhd" 53 0 0 } }  } 0 10818 "Can't infer register for \"%1!s!\" at %2!s! because it does not hold its value outside the clock edge" 0 0 "Quartus II" 0 -1 1559215226411 ""}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "estado2\[1\] uControl.vhd(50) " "Inferred latch for \"estado2\[1\]\" at uControl.vhd(50)" {  } { { "uControl.vhd" "" { Text "D:/PUJ/8/Arq/ProyectoARQUI2/unidadControl/uControl.vhd" 50 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1559215226411 "|uControl"}
{ "Error" "EVRFX_VDB_2011_UNCONVERTED" "estado2\[2\] uControl.vhd(53) " "Can't infer register for \"estado2\[2\]\" at uControl.vhd(53) because it does not hold its value outside the clock edge" {  } { { "uControl.vhd" "" { Text "D:/PUJ/8/Arq/ProyectoARQUI2/unidadControl/uControl.vhd" 53 0 0 } }  } 0 10818 "Can't infer register for \"%1!s!\" at %2!s! because it does not hold its value outside the clock edge" 0 0 "Quartus II" 0 -1 1559215226411 ""}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "estado2\[2\] uControl.vhd(50) " "Inferred latch for \"estado2\[2\]\" at uControl.vhd(50)" {  } { { "uControl.vhd" "" { Text "D:/PUJ/8/Arq/ProyectoARQUI2/unidadControl/uControl.vhd" 50 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1559215226411 "|uControl"}
{ "Error" "EVRFX_VDB_2011_UNCONVERTED" "estado2\[3\] uControl.vhd(53) " "Can't infer register for \"estado2\[3\]\" at uControl.vhd(53) because it does not hold its value outside the clock edge" {  } { { "uControl.vhd" "" { Text "D:/PUJ/8/Arq/ProyectoARQUI2/unidadControl/uControl.vhd" 53 0 0 } }  } 0 10818 "Can't infer register for \"%1!s!\" at %2!s! because it does not hold its value outside the clock edge" 0 0 "Quartus II" 0 -1 1559215226411 ""}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "estado2\[3\] uControl.vhd(50) " "Inferred latch for \"estado2\[3\]\" at uControl.vhd(50)" {  } { { "uControl.vhd" "" { Text "D:/PUJ/8/Arq/ProyectoARQUI2/unidadControl/uControl.vhd" 50 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1559215226411 "|uControl"}
{ "Error" "EVRFX_VDB_2011_UNCONVERTED" "estado2\[4\] uControl.vhd(53) " "Can't infer register for \"estado2\[4\]\" at uControl.vhd(53) because it does not hold its value outside the clock edge" {  } { { "uControl.vhd" "" { Text "D:/PUJ/8/Arq/ProyectoARQUI2/unidadControl/uControl.vhd" 53 0 0 } }  } 0 10818 "Can't infer register for \"%1!s!\" at %2!s! because it does not hold its value outside the clock edge" 0 0 "Quartus II" 0 -1 1559215226411 ""}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "estado2\[4\] uControl.vhd(50) " "Inferred latch for \"estado2\[4\]\" at uControl.vhd(50)" {  } { { "uControl.vhd" "" { Text "D:/PUJ/8/Arq/ProyectoARQUI2/unidadControl/uControl.vhd" 50 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1559215226411 "|uControl"}
{ "Error" "ESGN_TOP_HIER_ELABORATION_FAILURE" "" "Can't elaborate top-level user hierarchy" {  } {  } 0 12153 "Can't elaborate top-level user hierarchy" 0 0 "Quartus II" 0 -1 1559215226411 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 20 s 12 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was unsuccessful. 20 errors, 12 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "4652 " "Peak virtual memory: 4652 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1559215226608 ""} { "Error" "EQEXE_END_BANNER_TIME" "Thu May 30 06:20:26 2019 " "Processing ended: Thu May 30 06:20:26 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1559215226608 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:02 " "Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1559215226608 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1559215226608 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1559215226608 ""}
{ "Error" "EFLOW_ERROR_COUNT" "Full Compilation 22 s 12 s " "Quartus II Full Compilation was unsuccessful. 22 errors, 12 warnings" {  } {  } 0 293001 "Quartus II %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1559215227276 ""}
