/* Copyright (c) 2025 Ambiq Micro Inc. */
/* SPDX-License-Identifier: Apache-2.0 */

#include <arm/armv8.1-m.dtsi>
#include <mem.h>
#include <freq.h>
#include <apollo510/am_apollo510.h>
#include <zephyr/dt-bindings/memory-attr/memory-attr-arm.h>
#include <zephyr/dt-bindings/adc/adc.h>
#include <zephyr/dt-bindings/i2c/i2c.h>
#include <zephyr/dt-bindings/gpio/gpio.h>

/ {
	clocks {
		uartclk: apb-pclk {
			compatible = "fixed-clock";
			clock-frequency = <DT_FREQ_M(24)>;
			#clock-cells = <0>;
		};

		xo32m_xtal: xo32m_xtal {
			compatible = "fixed-clock";
			clock-frequency = <DT_FREQ_M(32)>;
			#clock-cells = <0>;
		};

		xo32m_ext: xo32m_ext {
			compatible = "fixed-clock";
			clock-frequency = <DT_FREQ_M(32)>;
			#clock-cells = <0>;
		};

		xo32k_xtal: xo32k_xtal {
			compatible = "fixed-clock";
			clock-frequency = <32768>;
			#clock-cells = <0>;
		};

		xo32k_ext: xo32k_ext {
			compatible = "fixed-clock";
			clock-frequency = <32768>;
			#clock-cells = <0>;
		};

		extrefclk: extrefclk {
			compatible = "fixed-clock";
			clock-frequency = <0>;
			#clock-cells = <0>;
		};
	};

	cpus {
		#address-cells = <1>;
		#size-cells = <0>;

		cpu0: cpu@0 {
			device_type = "cpu";
			compatible = "arm,cortex-m55";
			reg = <0>;
			#address-cells = <1>;
			#size-cells = <1>;
			cpu-power-states = <&idle &suspend_to_ram>;

			itm: itm@e0000000 {
				compatible = "arm,armv8m-itm";
				reg = <0xe0000000 0x1000>;
				swo-ref-frequency = <DT_FREQ_M(48)>;
			};

			mpu: mpu@e000ed90 {
				compatible = "arm,armv8m.1-mpu";
				reg = <0xe000ed90 0x40>;
			};
		};

		power-states {
			idle: idle {
				compatible = "zephyr,power-state";
				power-state-name = "suspend-to-idle";
				min-residency-us = <2000>;
				exit-latency-us = <5>;
			};

			suspend_to_ram: suspend_to_ram {
				compatible = "zephyr,power-state";
				power-state-name = "suspend-to-ram";
				min-residency-us = <5000>;
				exit-latency-us = <125>;
			};
		};
	};

	/* MRAM region */
	flash0: flash@MRAM_BASE_NAME {
		compatible = "soc-nv-flash";
		reg = <MRAM_BASE_ADDR MRAM_MAX_SIZE>;
	};

	/* TCM */
	itcm: itcm@ITCM_BASE_NAME {
		compatible = "zephyr,memory-region";
		reg = <ITCM_BASE_ADDR ITCM_MAX_SIZE>;
		zephyr,memory-region = "ITCM";
	};

	dtcm: dtcm@DTCM_BASE_NAME {
		compatible = "zephyr,memory-region";
		reg = <DTCM_BASE_ADDR DTCM_MAX_SIZE>;
		zephyr,memory-region = "DTCM";
	};

	/* SRAM */
	sram: memory@SSRAM_BASE_NAME {
		compatible = "mmio-sram";
		reg = <SSRAM_BASE_ADDR SSRAM_MAX_SIZE>;
	};

	soc {
		compatible = "ambiq,apollo510", "ambiq,apollo5x", "simple-bus";

		stimer0: stimer@STIMER_BASE_NAME {
			compatible = "ambiq,stimer";
			reg = <STIMER_REG_BASE STIMER_REG_SIZE>;
			interrupts = <32 0>;
			status = "okay";
		};

		wdt0: watchdog@WDT_BASE_NAME {
			compatible = "ambiq,watchdog";
			reg = <WDT_REG_BASE WDT_REG_SIZE>;
			interrupts = <1 0>;
			clock-frequency = <16>;
			status = "disabled";
		};

		uart0: uart@UART0_BASE_NAME {
			compatible = "ambiq,uart", "arm,pl011";
			reg = <UART0_REG_BASE UART0_REG_SIZE>;
			interrupts = <15 0>;
			interrupt-names = "UART0";
			status = "disabled";
			clocks = <&uartclk>;
		};

		uart1: uart@UART1_BASE_NAME {
			compatible = "ambiq,uart", "arm,pl011";
			reg = <UART1_REG_BASE UART1_REG_SIZE>;
			interrupts = <16 0>;
			interrupt-names = "UART1";
			status = "disabled";
			clocks = <&uartclk>;
		};

		uart2: uart@UART2_BASE_NAME {
			compatible = "ambiq,uart", "arm,pl011";
			reg = <UART2_REG_BASE UART2_REG_SIZE>;
			interrupts = <17 0>;
			interrupt-names = "UART2";
			status = "disabled";
			clocks = <&uartclk>;
		};

		uart3: uart@UART3_BASE_NAME {
			compatible = "ambiq,uart", "arm,pl011";
			reg = <UART3_REG_BASE UART3_REG_SIZE>;
			interrupts = <18 0>;
			interrupt-names = "UART3";
			status = "disabled";
			clocks = <&uartclk>;
		};

		pinctrl: pin-controller@GPIO_BASE_NAME {
			compatible = "ambiq,apollo5-pinctrl";
			reg = <GPIO_REG_BASE GPIO_REG_SIZE>;
			#address-cells = <1>;
			#size-cells = <0>;

			gpio: gpio@GPIO_BASE_NAME {
				compatible = "ambiq,gpio";
				gpio-map-mask = <0xffffffe0 0xffffffc0>;
				gpio-map-pass-thru = <0x1f 0x3f>;
				gpio-map = <
					0x00 0x0 &gpio0_31 0x0 0x0
					0x20 0x0 &gpio32_63 0x0 0x0
					0x40 0x0 &gpio64_95 0x0 0x0
					0x60 0x0 &gpio96_127 0x0 0x0
					0x80 0x0 &gpio128_159 0x0 0x0
					0xA0 0x0 &gpio160_191 0x0 0x0
					0xC0 0x0 &gpio192_223 0x0 0x0
				>;
				reg = <GPIO_REG_BASE>;
				#gpio-cells = <2>;
				#address-cells = <1>;
				#size-cells = <0>;
				ranges;

				gpio0_31: gpio0_31@0 {
					compatible = "ambiq,gpio-bank";
					gpio-controller;
					#gpio-cells = <2>;
					reg = <0>;
					interrupts = <56 0>;
					status = "disabled";
				};

				gpio32_63: gpio32_63@80 {
					compatible = "ambiq,gpio-bank";
					gpio-controller;
					#gpio-cells = <2>;
					reg = <0x80>;
					interrupts = <57 0>;
					status = "disabled";
				};

				gpio64_95: gpio64_95@100 {
					compatible = "ambiq,gpio-bank";
					gpio-controller;
					#gpio-cells = <2>;
					reg = <0x100>;
					interrupts = <58 0>;
					status = "disabled";
				};

				gpio96_127: gpio96_127@180 {
					compatible = "ambiq,gpio-bank";
					gpio-controller;
					#gpio-cells = <2>;
					reg = <0x180>;
					interrupts = <59 0>;
					status = "disabled";
				};

				gpio128_159: gpio128_159@200 {
					compatible = "ambiq,gpio-bank";
					gpio-controller;
					#gpio-cells = <2>;
					reg = <0x200>;
					interrupts = <60 0>;
					status = "disabled";
				};

				gpio160_191: gpio160_191@280 {
					compatible = "ambiq,gpio-bank";
					gpio-controller;
					#gpio-cells = <2>;
					reg = <0x280>;
					interrupts = <61 0>;
					status = "disabled";
				};

				gpio192_223: gpio192_223@300 {
					compatible = "ambiq,gpio-bank";
					gpio-controller;
					#gpio-cells = <2>;
					reg = <0x300>;
					interrupts = <62 0>;
					status = "disabled";
				};
			};
		};
	};
};

&nvic {
	arm,num-irq-priority-bits = <4>;
};
