{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus II " "Info: Running Quartus II Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition " "Info: Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Thu Nov 22 00:28:42 2018 " "Info: Processing started: Thu Nov 22 00:28:42 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off LAB_5_3 -c LAB_5_3 " "Info: Command: quartus_fit --read_settings_files=off --write_settings_files=off LAB_5_3 -c LAB_5_3" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "IMPP_MPP_AUTO_ASSIGNED_DEVICE" "LAB_5_3 EP2S15F484C3 " "Info: Automatically selected device EP2S15F484C3 for design LAB_5_3" {  } {  } 0 0 "Automatically selected device %2!s! for design %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Info: Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 0 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "" 0 -1}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Warning: Feature LogicLock is only available with a valid subscription license. Please purchase a software subscription to gain full access to this feature." {  } {  } 0 0 "Feature %1!s! is only available with a valid subscription license. Please purchase a software subscription to gain full access to this feature." 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Info: Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" {  } {  } 2 0 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "" 0 -1}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "1 " "Info: Fitter converted 1 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~DATA0~ E13 " "Info: Pin ~DATA0~ is reserved at location E13" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { ~DATA0~ } } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { ~DATA0~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Rostik/Documents/GitHub/safooc-2018/LAB_5_3/" 0 { } { { 0 { 0 ""} 0 341 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! is reserved at location %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "" 0 -1}
{ "Critical Warning" "WFIOMGR_PINS_MISSING_LOCATION_INFO" "69 69 " "Critical Warning: No exact pin location assignment(s) for 69 pins of 69 total pins" { { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "data_bus\[3\] " "Info: Pin data_bus\[3\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { data_bus[3] } } } { "LAB_5_3.bdf" "" { Schematic "C:/Users/Rostik/Documents/GitHub/safooc-2018/LAB_5_3/LAB_5_3.bdf" { { -72 728 904 -56 "data_bus\[3..0\]" "" } { -80 -16 96 -64 "data_bus\[3..0\]" "" } } } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { data_bus[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Rostik/Documents/GitHub/safooc-2018/LAB_5_3/" 0 { } { { 0 { 0 ""} 0 192 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "data_bus\[2\] " "Info: Pin data_bus\[2\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { data_bus[2] } } } { "LAB_5_3.bdf" "" { Schematic "C:/Users/Rostik/Documents/GitHub/safooc-2018/LAB_5_3/LAB_5_3.bdf" { { -72 728 904 -56 "data_bus\[3..0\]" "" } { -80 -16 96 -64 "data_bus\[3..0\]" "" } } } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { data_bus[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Rostik/Documents/GitHub/safooc-2018/LAB_5_3/" 0 { } { { 0 { 0 ""} 0 193 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "data_bus\[1\] " "Info: Pin data_bus\[1\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { data_bus[1] } } } { "LAB_5_3.bdf" "" { Schematic "C:/Users/Rostik/Documents/GitHub/safooc-2018/LAB_5_3/LAB_5_3.bdf" { { -72 728 904 -56 "data_bus\[3..0\]" "" } { -80 -16 96 -64 "data_bus\[3..0\]" "" } } } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { data_bus[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Rostik/Documents/GitHub/safooc-2018/LAB_5_3/" 0 { } { { 0 { 0 ""} 0 194 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "data_bus\[0\] " "Info: Pin data_bus\[0\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { data_bus[0] } } } { "LAB_5_3.bdf" "" { Schematic "C:/Users/Rostik/Documents/GitHub/safooc-2018/LAB_5_3/LAB_5_3.bdf" { { -72 728 904 -56 "data_bus\[3..0\]" "" } { -80 -16 96 -64 "data_bus\[3..0\]" "" } } } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { data_bus[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Rostik/Documents/GitHub/safooc-2018/LAB_5_3/" 0 { } { { 0 { 0 ""} 0 195 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "request0 " "Info: Pin request0 not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { request0 } } } { "LAB_5_3.bdf" "" { Schematic "C:/Users/Rostik/Documents/GitHub/safooc-2018/LAB_5_3/LAB_5_3.bdf" { { 400 784 960 416 "request0" "" } { 136 736 788 152 "request0" "" } { 30 98 112 80 "request0" "" } { 392 736 788 408 "request0" "" } } } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { request0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Rostik/Documents/GitHub/safooc-2018/LAB_5_3/" 0 { } { { 0 { 0 ""} 0 196 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "enable_device0 " "Info: Pin enable_device0 not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { enable_device0 } } } { "LAB_5_3.bdf" "" { Schematic "C:/Users/Rostik/Documents/GitHub/safooc-2018/LAB_5_3/LAB_5_3.bdf" { { 112 1096 1272 128 "enable_device0" "" } { 104 1016 1096 120 "enable_device0" "" } { 320 88 100 470 "enable_device0" "" } } } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { enable_device0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Rostik/Documents/GitHub/safooc-2018/LAB_5_3/" 0 { } { { 0 { 0 ""} 0 197 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "request1 " "Info: Pin request1 not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { request1 } } } { "LAB_5_3.bdf" "" { Schematic "C:/Users/Rostik/Documents/GitHub/safooc-2018/LAB_5_3/LAB_5_3.bdf" { { 416 784 960 432 "request1" "" } { 152 736 788 168 "request1" "" } { 30 242 256 80 "request1" "" } { 408 736 788 424 "request1" "" } } } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { request1 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Rostik/Documents/GitHub/safooc-2018/LAB_5_3/" 0 { } { { 0 { 0 ""} 0 199 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "enable_device1 " "Info: Pin enable_device1 not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { enable_device1 } } } { "LAB_5_3.bdf" "" { Schematic "C:/Users/Rostik/Documents/GitHub/safooc-2018/LAB_5_3/LAB_5_3.bdf" { { 128 1096 1272 144 "enable_device1" "" } { 120 1016 1096 136 "enable_device1" "" } { 320 232 244 470 "enable_device1" "" } } } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { enable_device1 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Rostik/Documents/GitHub/safooc-2018/LAB_5_3/" 0 { } { { 0 { 0 ""} 0 200 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "request2 " "Info: Pin request2 not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { request2 } } } { "LAB_5_3.bdf" "" { Schematic "C:/Users/Rostik/Documents/GitHub/safooc-2018/LAB_5_3/LAB_5_3.bdf" { { 432 784 960 448 "request2" "" } { 168 736 788 184 "request2" "" } { 30 386 400 80 "request2" "" } { 424 736 788 440 "request2" "" } } } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { request2 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Rostik/Documents/GitHub/safooc-2018/LAB_5_3/" 0 { } { { 0 { 0 ""} 0 201 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "enable_device2 " "Info: Pin enable_device2 not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { enable_device2 } } } { "LAB_5_3.bdf" "" { Schematic "C:/Users/Rostik/Documents/GitHub/safooc-2018/LAB_5_3/LAB_5_3.bdf" { { 144 1096 1272 160 "enable_device2" "" } { 136 1016 1096 152 "enable_device2" "" } { 320 376 388 470 "enable_device2" "" } } } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { enable_device2 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Rostik/Documents/GitHub/safooc-2018/LAB_5_3/" 0 { } { { 0 { 0 ""} 0 202 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "request3 " "Info: Pin request3 not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { request3 } } } { "LAB_5_3.bdf" "" { Schematic "C:/Users/Rostik/Documents/GitHub/safooc-2018/LAB_5_3/LAB_5_3.bdf" { { 448 784 960 464 "request3" "" } { 184 736 788 200 "request3" "" } { 30 530 544 80 "request3" "" } { 440 736 788 456 "request3" "" } } } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { request3 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Rostik/Documents/GitHub/safooc-2018/LAB_5_3/" 0 { } { { 0 { 0 ""} 0 203 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "enable_device3 " "Info: Pin enable_device3 not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { enable_device3 } } } { "LAB_5_3.bdf" "" { Schematic "C:/Users/Rostik/Documents/GitHub/safooc-2018/LAB_5_3/LAB_5_3.bdf" { { 160 1096 1272 176 "enable_device3" "" } { 152 1016 1096 168 "enable_device3" "" } { 320 520 532 470 "enable_device3" "" } } } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { enable_device3 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Rostik/Documents/GitHub/safooc-2018/LAB_5_3/" 0 { } { { 0 { 0 ""} 0 204 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "enable_device4 " "Info: Pin enable_device4 not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { enable_device4 } } } { "LAB_5_3.bdf" "" { Schematic "C:/Users/Rostik/Documents/GitHub/safooc-2018/LAB_5_3/LAB_5_3.bdf" { { 176 1096 1272 192 "enable_device4" "" } { 168 1016 1096 184 "enable_device4" "" } } } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { enable_device4 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Rostik/Documents/GitHub/safooc-2018/LAB_5_3/" 0 { } { { 0 { 0 ""} 0 205 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "enable_device5 " "Info: Pin enable_device5 not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { enable_device5 } } } { "LAB_5_3.bdf" "" { Schematic "C:/Users/Rostik/Documents/GitHub/safooc-2018/LAB_5_3/LAB_5_3.bdf" { { 192 1096 1272 208 "enable_device5" "" } { 184 1016 1096 200 "enable_device5" "" } } } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { enable_device5 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Rostik/Documents/GitHub/safooc-2018/LAB_5_3/" 0 { } { { 0 { 0 ""} 0 206 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "enable_device6 " "Info: Pin enable_device6 not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { enable_device6 } } } { "LAB_5_3.bdf" "" { Schematic "C:/Users/Rostik/Documents/GitHub/safooc-2018/LAB_5_3/LAB_5_3.bdf" { { 208 1096 1272 224 "enable_device6" "" } { 200 1016 1096 216 "enable_device6" "" } } } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { enable_device6 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Rostik/Documents/GitHub/safooc-2018/LAB_5_3/" 0 { } { { 0 { 0 ""} 0 207 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "enable_device7 " "Info: Pin enable_device7 not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { enable_device7 } } } { "LAB_5_3.bdf" "" { Schematic "C:/Users/Rostik/Documents/GitHub/safooc-2018/LAB_5_3/LAB_5_3.bdf" { { 224 1096 1272 240 "enable_device7" "" } { 216 1016 1096 232 "enable_device7" "" } } } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { enable_device7 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Rostik/Documents/GitHub/safooc-2018/LAB_5_3/" 0 { } { { 0 { 0 ""} 0 208 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "counter0\[2\] " "Info: Pin counter0\[2\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { counter0[2] } } } { "LAB_5_3.bdf" "" { Schematic "C:/Users/Rostik/Documents/GitHub/safooc-2018/LAB_5_3/LAB_5_3.bdf" { { -96 72 88 80 "counter0\[2..0\]" "" } } } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { counter0[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Rostik/Documents/GitHub/safooc-2018/LAB_5_3/" 0 { } { { 0 { 0 ""} 0 180 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "counter0\[1\] " "Info: Pin counter0\[1\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { counter0[1] } } } { "LAB_5_3.bdf" "" { Schematic "C:/Users/Rostik/Documents/GitHub/safooc-2018/LAB_5_3/LAB_5_3.bdf" { { -96 72 88 80 "counter0\[2..0\]" "" } } } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { counter0[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Rostik/Documents/GitHub/safooc-2018/LAB_5_3/" 0 { } { { 0 { 0 ""} 0 181 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "counter0\[0\] " "Info: Pin counter0\[0\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { counter0[0] } } } { "LAB_5_3.bdf" "" { Schematic "C:/Users/Rostik/Documents/GitHub/safooc-2018/LAB_5_3/LAB_5_3.bdf" { { -96 72 88 80 "counter0\[2..0\]" "" } } } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { counter0[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Rostik/Documents/GitHub/safooc-2018/LAB_5_3/" 0 { } { { 0 { 0 ""} 0 182 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "counter1\[2\] " "Info: Pin counter1\[2\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { counter1[2] } } } { "LAB_5_3.bdf" "" { Schematic "C:/Users/Rostik/Documents/GitHub/safooc-2018/LAB_5_3/LAB_5_3.bdf" { { -96 216 232 80 "counter1\[2..0\]" "" } } } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { counter1[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Rostik/Documents/GitHub/safooc-2018/LAB_5_3/" 0 { } { { 0 { 0 ""} 0 183 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "counter1\[1\] " "Info: Pin counter1\[1\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { counter1[1] } } } { "LAB_5_3.bdf" "" { Schematic "C:/Users/Rostik/Documents/GitHub/safooc-2018/LAB_5_3/LAB_5_3.bdf" { { -96 216 232 80 "counter1\[2..0\]" "" } } } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { counter1[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Rostik/Documents/GitHub/safooc-2018/LAB_5_3/" 0 { } { { 0 { 0 ""} 0 184 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "counter1\[0\] " "Info: Pin counter1\[0\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { counter1[0] } } } { "LAB_5_3.bdf" "" { Schematic "C:/Users/Rostik/Documents/GitHub/safooc-2018/LAB_5_3/LAB_5_3.bdf" { { -96 216 232 80 "counter1\[2..0\]" "" } } } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { counter1[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Rostik/Documents/GitHub/safooc-2018/LAB_5_3/" 0 { } { { 0 { 0 ""} 0 185 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "counter2\[2\] " "Info: Pin counter2\[2\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { counter2[2] } } } { "LAB_5_3.bdf" "" { Schematic "C:/Users/Rostik/Documents/GitHub/safooc-2018/LAB_5_3/LAB_5_3.bdf" { { -96 360 376 80 "counter2\[2..0\]" "" } } } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { counter2[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Rostik/Documents/GitHub/safooc-2018/LAB_5_3/" 0 { } { { 0 { 0 ""} 0 186 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "counter2\[1\] " "Info: Pin counter2\[1\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { counter2[1] } } } { "LAB_5_3.bdf" "" { Schematic "C:/Users/Rostik/Documents/GitHub/safooc-2018/LAB_5_3/LAB_5_3.bdf" { { -96 360 376 80 "counter2\[2..0\]" "" } } } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { counter2[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Rostik/Documents/GitHub/safooc-2018/LAB_5_3/" 0 { } { { 0 { 0 ""} 0 187 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "counter2\[0\] " "Info: Pin counter2\[0\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { counter2[0] } } } { "LAB_5_3.bdf" "" { Schematic "C:/Users/Rostik/Documents/GitHub/safooc-2018/LAB_5_3/LAB_5_3.bdf" { { -96 360 376 80 "counter2\[2..0\]" "" } } } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { counter2[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Rostik/Documents/GitHub/safooc-2018/LAB_5_3/" 0 { } { { 0 { 0 ""} 0 188 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "counter3\[2\] " "Info: Pin counter3\[2\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { counter3[2] } } } { "LAB_5_3.bdf" "" { Schematic "C:/Users/Rostik/Documents/GitHub/safooc-2018/LAB_5_3/LAB_5_3.bdf" { { -96 504 520 80 "counter3\[2..0\]" "" } } } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { counter3[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Rostik/Documents/GitHub/safooc-2018/LAB_5_3/" 0 { } { { 0 { 0 ""} 0 189 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "counter3\[1\] " "Info: Pin counter3\[1\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { counter3[1] } } } { "LAB_5_3.bdf" "" { Schematic "C:/Users/Rostik/Documents/GitHub/safooc-2018/LAB_5_3/LAB_5_3.bdf" { { -96 504 520 80 "counter3\[2..0\]" "" } } } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { counter3[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Rostik/Documents/GitHub/safooc-2018/LAB_5_3/" 0 { } { { 0 { 0 ""} 0 190 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "counter3\[0\] " "Info: Pin counter3\[0\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { counter3[0] } } } { "LAB_5_3.bdf" "" { Schematic "C:/Users/Rostik/Documents/GitHub/safooc-2018/LAB_5_3/LAB_5_3.bdf" { { -96 504 520 80 "counter3\[2..0\]" "" } } } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { counter3[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Rostik/Documents/GitHub/safooc-2018/LAB_5_3/" 0 { } { { 0 { 0 ""} 0 191 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "clk " "Info: Pin clk not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { clk } } } { "LAB_5_3.bdf" "" { Schematic "C:/Users/Rostik/Documents/GitHub/safooc-2018/LAB_5_3/LAB_5_3.bdf" { { 216 -296 -128 232 "clk" "" } { 208 -128 -80 224 "clk" "" } { 320 240 256 368 "clk" "" } { 320 384 400 368 "clk" "" } { 320 528 544 368 "clk" "" } { 320 96 112 368 "clk" "" } { 120 736 784 136 "clk" "" } } } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Rostik/Documents/GitHub/safooc-2018/LAB_5_3/" 0 { } { { 0 { 0 ""} 0 198 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "value0\[3\] " "Info: Pin value0\[3\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { value0[3] } } } { "LAB_5_3.bdf" "" { Schematic "C:/Users/Rostik/Documents/GitHub/safooc-2018/LAB_5_3/LAB_5_3.bdf" { { 320 72 88 488 "value0\[3..0\]" "" } } } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { value0[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Rostik/Documents/GitHub/safooc-2018/LAB_5_3/" 0 { } { { 0 { 0 ""} 0 176 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "value1\[3\] " "Info: Pin value1\[3\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { value1[3] } } } { "LAB_5_3.bdf" "" { Schematic "C:/Users/Rostik/Documents/GitHub/safooc-2018/LAB_5_3/LAB_5_3.bdf" { { 320 216 232 488 "value1\[3..0\]" "" } } } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { value1[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Rostik/Documents/GitHub/safooc-2018/LAB_5_3/" 0 { } { { 0 { 0 ""} 0 146 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "value3\[3\] " "Info: Pin value3\[3\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { value3[3] } } } { "LAB_5_3.bdf" "" { Schematic "C:/Users/Rostik/Documents/GitHub/safooc-2018/LAB_5_3/LAB_5_3.bdf" { { 320 504 520 488 "value3\[3..0\]" "" } } } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { value3[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Rostik/Documents/GitHub/safooc-2018/LAB_5_3/" 0 { } { { 0 { 0 ""} 0 166 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "value2\[3\] " "Info: Pin value2\[3\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { value2[3] } } } { "LAB_5_3.bdf" "" { Schematic "C:/Users/Rostik/Documents/GitHub/safooc-2018/LAB_5_3/LAB_5_3.bdf" { { 320 360 376 488 "value2\[3..0\]" "" } } } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { value2[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Rostik/Documents/GitHub/safooc-2018/LAB_5_3/" 0 { } { { 0 { 0 ""} 0 156 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "value0\[2\] " "Info: Pin value0\[2\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { value0[2] } } } { "LAB_5_3.bdf" "" { Schematic "C:/Users/Rostik/Documents/GitHub/safooc-2018/LAB_5_3/LAB_5_3.bdf" { { 320 72 88 488 "value0\[3..0\]" "" } } } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { value0[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Rostik/Documents/GitHub/safooc-2018/LAB_5_3/" 0 { } { { 0 { 0 ""} 0 177 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "value1\[2\] " "Info: Pin value1\[2\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { value1[2] } } } { "LAB_5_3.bdf" "" { Schematic "C:/Users/Rostik/Documents/GitHub/safooc-2018/LAB_5_3/LAB_5_3.bdf" { { 320 216 232 488 "value1\[3..0\]" "" } } } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { value1[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Rostik/Documents/GitHub/safooc-2018/LAB_5_3/" 0 { } { { 0 { 0 ""} 0 147 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "value3\[2\] " "Info: Pin value3\[2\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { value3[2] } } } { "LAB_5_3.bdf" "" { Schematic "C:/Users/Rostik/Documents/GitHub/safooc-2018/LAB_5_3/LAB_5_3.bdf" { { 320 504 520 488 "value3\[3..0\]" "" } } } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { value3[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Rostik/Documents/GitHub/safooc-2018/LAB_5_3/" 0 { } { { 0 { 0 ""} 0 167 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "value2\[2\] " "Info: Pin value2\[2\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { value2[2] } } } { "LAB_5_3.bdf" "" { Schematic "C:/Users/Rostik/Documents/GitHub/safooc-2018/LAB_5_3/LAB_5_3.bdf" { { 320 360 376 488 "value2\[3..0\]" "" } } } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { value2[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Rostik/Documents/GitHub/safooc-2018/LAB_5_3/" 0 { } { { 0 { 0 ""} 0 157 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "value0\[1\] " "Info: Pin value0\[1\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { value0[1] } } } { "LAB_5_3.bdf" "" { Schematic "C:/Users/Rostik/Documents/GitHub/safooc-2018/LAB_5_3/LAB_5_3.bdf" { { 320 72 88 488 "value0\[3..0\]" "" } } } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { value0[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Rostik/Documents/GitHub/safooc-2018/LAB_5_3/" 0 { } { { 0 { 0 ""} 0 178 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "value1\[1\] " "Info: Pin value1\[1\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { value1[1] } } } { "LAB_5_3.bdf" "" { Schematic "C:/Users/Rostik/Documents/GitHub/safooc-2018/LAB_5_3/LAB_5_3.bdf" { { 320 216 232 488 "value1\[3..0\]" "" } } } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { value1[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Rostik/Documents/GitHub/safooc-2018/LAB_5_3/" 0 { } { { 0 { 0 ""} 0 148 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "value3\[1\] " "Info: Pin value3\[1\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { value3[1] } } } { "LAB_5_3.bdf" "" { Schematic "C:/Users/Rostik/Documents/GitHub/safooc-2018/LAB_5_3/LAB_5_3.bdf" { { 320 504 520 488 "value3\[3..0\]" "" } } } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { value3[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Rostik/Documents/GitHub/safooc-2018/LAB_5_3/" 0 { } { { 0 { 0 ""} 0 168 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "value2\[1\] " "Info: Pin value2\[1\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { value2[1] } } } { "LAB_5_3.bdf" "" { Schematic "C:/Users/Rostik/Documents/GitHub/safooc-2018/LAB_5_3/LAB_5_3.bdf" { { 320 360 376 488 "value2\[3..0\]" "" } } } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { value2[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Rostik/Documents/GitHub/safooc-2018/LAB_5_3/" 0 { } { { 0 { 0 ""} 0 158 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "value0\[0\] " "Info: Pin value0\[0\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { value0[0] } } } { "LAB_5_3.bdf" "" { Schematic "C:/Users/Rostik/Documents/GitHub/safooc-2018/LAB_5_3/LAB_5_3.bdf" { { 320 72 88 488 "value0\[3..0\]" "" } } } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { value0[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Rostik/Documents/GitHub/safooc-2018/LAB_5_3/" 0 { } { { 0 { 0 ""} 0 179 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "value1\[0\] " "Info: Pin value1\[0\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { value1[0] } } } { "LAB_5_3.bdf" "" { Schematic "C:/Users/Rostik/Documents/GitHub/safooc-2018/LAB_5_3/LAB_5_3.bdf" { { 320 216 232 488 "value1\[3..0\]" "" } } } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { value1[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Rostik/Documents/GitHub/safooc-2018/LAB_5_3/" 0 { } { { 0 { 0 ""} 0 149 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "value3\[0\] " "Info: Pin value3\[0\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { value3[0] } } } { "LAB_5_3.bdf" "" { Schematic "C:/Users/Rostik/Documents/GitHub/safooc-2018/LAB_5_3/LAB_5_3.bdf" { { 320 504 520 488 "value3\[3..0\]" "" } } } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { value3[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Rostik/Documents/GitHub/safooc-2018/LAB_5_3/" 0 { } { { 0 { 0 ""} 0 169 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "value2\[0\] " "Info: Pin value2\[0\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { value2[0] } } } { "LAB_5_3.bdf" "" { Schematic "C:/Users/Rostik/Documents/GitHub/safooc-2018/LAB_5_3/LAB_5_3.bdf" { { 320 360 376 488 "value2\[3..0\]" "" } } } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { value2[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Rostik/Documents/GitHub/safooc-2018/LAB_5_3/" 0 { } { { 0 { 0 ""} 0 159 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "request_length0\[1\] " "Info: Pin request_length0\[1\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { request_length0[1] } } } { "LAB_5_3.bdf" "" { Schematic "C:/Users/Rostik/Documents/GitHub/safooc-2018/LAB_5_3/LAB_5_3.bdf" { { 320 136 152 512 "request_length0\[2..0\]" "" } } } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { request_length0[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Rostik/Documents/GitHub/safooc-2018/LAB_5_3/" 0 { } { { 0 { 0 ""} 0 174 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "pause_length0\[1\] " "Info: Pin pause_length0\[1\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { pause_length0[1] } } } { "LAB_5_3.bdf" "" { Schematic "C:/Users/Rostik/Documents/GitHub/safooc-2018/LAB_5_3/LAB_5_3.bdf" { { 320 120 136 504 "pause_length0\[2..0\]" "" } } } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { pause_length0[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Rostik/Documents/GitHub/safooc-2018/LAB_5_3/" 0 { } { { 0 { 0 ""} 0 171 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "request_length0\[2\] " "Info: Pin request_length0\[2\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { request_length0[2] } } } { "LAB_5_3.bdf" "" { Schematic "C:/Users/Rostik/Documents/GitHub/safooc-2018/LAB_5_3/LAB_5_3.bdf" { { 320 136 152 512 "request_length0\[2..0\]" "" } } } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { request_length0[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Rostik/Documents/GitHub/safooc-2018/LAB_5_3/" 0 { } { { 0 { 0 ""} 0 173 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "pause_length0\[2\] " "Info: Pin pause_length0\[2\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { pause_length0[2] } } } { "LAB_5_3.bdf" "" { Schematic "C:/Users/Rostik/Documents/GitHub/safooc-2018/LAB_5_3/LAB_5_3.bdf" { { 320 120 136 504 "pause_length0\[2..0\]" "" } } } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { pause_length0[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Rostik/Documents/GitHub/safooc-2018/LAB_5_3/" 0 { } { { 0 { 0 ""} 0 170 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "request_length0\[0\] " "Info: Pin request_length0\[0\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { request_length0[0] } } } { "LAB_5_3.bdf" "" { Schematic "C:/Users/Rostik/Documents/GitHub/safooc-2018/LAB_5_3/LAB_5_3.bdf" { { 320 136 152 512 "request_length0\[2..0\]" "" } } } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { request_length0[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Rostik/Documents/GitHub/safooc-2018/LAB_5_3/" 0 { } { { 0 { 0 ""} 0 175 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "pause_length0\[0\] " "Info: Pin pause_length0\[0\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { pause_length0[0] } } } { "LAB_5_3.bdf" "" { Schematic "C:/Users/Rostik/Documents/GitHub/safooc-2018/LAB_5_3/LAB_5_3.bdf" { { 320 120 136 504 "pause_length0\[2..0\]" "" } } } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { pause_length0[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Rostik/Documents/GitHub/safooc-2018/LAB_5_3/" 0 { } { { 0 { 0 ""} 0 172 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "request_length1\[1\] " "Info: Pin request_length1\[1\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { request_length1[1] } } } { "LAB_5_3.bdf" "" { Schematic "C:/Users/Rostik/Documents/GitHub/safooc-2018/LAB_5_3/LAB_5_3.bdf" { { 320 280 296 512 "request_length1\[2..0\]" "" } } } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { request_length1[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Rostik/Documents/GitHub/safooc-2018/LAB_5_3/" 0 { } { { 0 { 0 ""} 0 144 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "pause_length1\[1\] " "Info: Pin pause_length1\[1\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { pause_length1[1] } } } { "LAB_5_3.bdf" "" { Schematic "C:/Users/Rostik/Documents/GitHub/safooc-2018/LAB_5_3/LAB_5_3.bdf" { { 320 264 280 504 "pause_length1\[2..0\]" "" } } } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { pause_length1[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Rostik/Documents/GitHub/safooc-2018/LAB_5_3/" 0 { } { { 0 { 0 ""} 0 141 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "request_length1\[2\] " "Info: Pin request_length1\[2\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { request_length1[2] } } } { "LAB_5_3.bdf" "" { Schematic "C:/Users/Rostik/Documents/GitHub/safooc-2018/LAB_5_3/LAB_5_3.bdf" { { 320 280 296 512 "request_length1\[2..0\]" "" } } } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { request_length1[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Rostik/Documents/GitHub/safooc-2018/LAB_5_3/" 0 { } { { 0 { 0 ""} 0 143 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "pause_length1\[2\] " "Info: Pin pause_length1\[2\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { pause_length1[2] } } } { "LAB_5_3.bdf" "" { Schematic "C:/Users/Rostik/Documents/GitHub/safooc-2018/LAB_5_3/LAB_5_3.bdf" { { 320 264 280 504 "pause_length1\[2..0\]" "" } } } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { pause_length1[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Rostik/Documents/GitHub/safooc-2018/LAB_5_3/" 0 { } { { 0 { 0 ""} 0 140 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "request_length1\[0\] " "Info: Pin request_length1\[0\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { request_length1[0] } } } { "LAB_5_3.bdf" "" { Schematic "C:/Users/Rostik/Documents/GitHub/safooc-2018/LAB_5_3/LAB_5_3.bdf" { { 320 280 296 512 "request_length1\[2..0\]" "" } } } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { request_length1[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Rostik/Documents/GitHub/safooc-2018/LAB_5_3/" 0 { } { { 0 { 0 ""} 0 145 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "pause_length1\[0\] " "Info: Pin pause_length1\[0\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { pause_length1[0] } } } { "LAB_5_3.bdf" "" { Schematic "C:/Users/Rostik/Documents/GitHub/safooc-2018/LAB_5_3/LAB_5_3.bdf" { { 320 264 280 504 "pause_length1\[2..0\]" "" } } } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { pause_length1[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Rostik/Documents/GitHub/safooc-2018/LAB_5_3/" 0 { } { { 0 { 0 ""} 0 142 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "request_length2\[1\] " "Info: Pin request_length2\[1\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { request_length2[1] } } } { "LAB_5_3.bdf" "" { Schematic "C:/Users/Rostik/Documents/GitHub/safooc-2018/LAB_5_3/LAB_5_3.bdf" { { 320 424 440 512 "request_length2\[2..0\]" "" } } } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { request_length2[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Rostik/Documents/GitHub/safooc-2018/LAB_5_3/" 0 { } { { 0 { 0 ""} 0 154 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "pause_length2\[1\] " "Info: Pin pause_length2\[1\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { pause_length2[1] } } } { "LAB_5_3.bdf" "" { Schematic "C:/Users/Rostik/Documents/GitHub/safooc-2018/LAB_5_3/LAB_5_3.bdf" { { 320 408 424 504 "pause_length2\[2..0\]" "" } } } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { pause_length2[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Rostik/Documents/GitHub/safooc-2018/LAB_5_3/" 0 { } { { 0 { 0 ""} 0 151 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "request_length2\[2\] " "Info: Pin request_length2\[2\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { request_length2[2] } } } { "LAB_5_3.bdf" "" { Schematic "C:/Users/Rostik/Documents/GitHub/safooc-2018/LAB_5_3/LAB_5_3.bdf" { { 320 424 440 512 "request_length2\[2..0\]" "" } } } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { request_length2[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Rostik/Documents/GitHub/safooc-2018/LAB_5_3/" 0 { } { { 0 { 0 ""} 0 153 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "pause_length2\[2\] " "Info: Pin pause_length2\[2\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { pause_length2[2] } } } { "LAB_5_3.bdf" "" { Schematic "C:/Users/Rostik/Documents/GitHub/safooc-2018/LAB_5_3/LAB_5_3.bdf" { { 320 408 424 504 "pause_length2\[2..0\]" "" } } } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { pause_length2[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Rostik/Documents/GitHub/safooc-2018/LAB_5_3/" 0 { } { { 0 { 0 ""} 0 150 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "request_length2\[0\] " "Info: Pin request_length2\[0\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { request_length2[0] } } } { "LAB_5_3.bdf" "" { Schematic "C:/Users/Rostik/Documents/GitHub/safooc-2018/LAB_5_3/LAB_5_3.bdf" { { 320 424 440 512 "request_length2\[2..0\]" "" } } } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { request_length2[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Rostik/Documents/GitHub/safooc-2018/LAB_5_3/" 0 { } { { 0 { 0 ""} 0 155 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "pause_length2\[0\] " "Info: Pin pause_length2\[0\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { pause_length2[0] } } } { "LAB_5_3.bdf" "" { Schematic "C:/Users/Rostik/Documents/GitHub/safooc-2018/LAB_5_3/LAB_5_3.bdf" { { 320 408 424 504 "pause_length2\[2..0\]" "" } } } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { pause_length2[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Rostik/Documents/GitHub/safooc-2018/LAB_5_3/" 0 { } { { 0 { 0 ""} 0 152 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "request_length3\[1\] " "Info: Pin request_length3\[1\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { request_length3[1] } } } { "LAB_5_3.bdf" "" { Schematic "C:/Users/Rostik/Documents/GitHub/safooc-2018/LAB_5_3/LAB_5_3.bdf" { { 320 568 584 512 "request_length3\[2..0\]" "" } } } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { request_length3[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Rostik/Documents/GitHub/safooc-2018/LAB_5_3/" 0 { } { { 0 { 0 ""} 0 164 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "pause_length3\[1\] " "Info: Pin pause_length3\[1\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { pause_length3[1] } } } { "LAB_5_3.bdf" "" { Schematic "C:/Users/Rostik/Documents/GitHub/safooc-2018/LAB_5_3/LAB_5_3.bdf" { { 320 552 568 504 "pause_length3\[2..0\]" "" } } } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { pause_length3[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Rostik/Documents/GitHub/safooc-2018/LAB_5_3/" 0 { } { { 0 { 0 ""} 0 161 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "request_length3\[2\] " "Info: Pin request_length3\[2\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { request_length3[2] } } } { "LAB_5_3.bdf" "" { Schematic "C:/Users/Rostik/Documents/GitHub/safooc-2018/LAB_5_3/LAB_5_3.bdf" { { 320 568 584 512 "request_length3\[2..0\]" "" } } } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { request_length3[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Rostik/Documents/GitHub/safooc-2018/LAB_5_3/" 0 { } { { 0 { 0 ""} 0 163 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "pause_length3\[2\] " "Info: Pin pause_length3\[2\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { pause_length3[2] } } } { "LAB_5_3.bdf" "" { Schematic "C:/Users/Rostik/Documents/GitHub/safooc-2018/LAB_5_3/LAB_5_3.bdf" { { 320 552 568 504 "pause_length3\[2..0\]" "" } } } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { pause_length3[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Rostik/Documents/GitHub/safooc-2018/LAB_5_3/" 0 { } { { 0 { 0 ""} 0 160 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "request_length3\[0\] " "Info: Pin request_length3\[0\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { request_length3[0] } } } { "LAB_5_3.bdf" "" { Schematic "C:/Users/Rostik/Documents/GitHub/safooc-2018/LAB_5_3/LAB_5_3.bdf" { { 320 568 584 512 "request_length3\[2..0\]" "" } } } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { request_length3[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Rostik/Documents/GitHub/safooc-2018/LAB_5_3/" 0 { } { { 0 { 0 ""} 0 165 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "pause_length3\[0\] " "Info: Pin pause_length3\[0\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { pause_length3[0] } } } { "LAB_5_3.bdf" "" { Schematic "C:/Users/Rostik/Documents/GitHub/safooc-2018/LAB_5_3/LAB_5_3.bdf" { { 320 552 568 504 "pause_length3\[2..0\]" "" } } } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { pause_length3[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Rostik/Documents/GitHub/safooc-2018/LAB_5_3/" 0 { } { { 0 { 0 ""} 0 162 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1}  } {  } 1 0 "No exact pin location assignment(s) for %1!d! pins of %2!d! total pins" 0 0 "" 0 -1}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Warning: Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 0 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "" 0 -1}
{ "Info" "ITDC_FITTER_TIMING_ENGINE" "Classic " "Info: Timing-driven compilation is using the Classic Timing Analyzer" {  } {  } 0 0 "Timing-driven compilation is using the %1!s! Timing Analyzer" 0 0 "" 0 -1}
{ "Info" "ITAN_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Info: Timing requirements not specified -- quality metrics such as performance and power consumption may be sacrificed to reduce compilation time." {  } {  } 0 0 "Timing requirements not specified -- quality metrics such as performance and power consumption may be sacrificed to reduce compilation time." 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "clk (placed in PIN N20 (CLK3p, Input)) " "Info: Automatically promoted node clk (placed in PIN N20 (CLK3p, Input))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G3 " "Info: Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G3" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Info: Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "master_device:inst\|lpm_compare3:inst9\|lpm_compare:lpm_compare_component\|cmpr_9ji:auto_generated\|ageb_dffe\[0\] " "Info: Destination node master_device:inst\|lpm_compare3:inst9\|lpm_compare:lpm_compare_component\|cmpr_9ji:auto_generated\|ageb_dffe\[0\]" {  } { { "db/cmpr_9ji.tdf" "" { Text "C:/Users/Rostik/Documents/GitHub/safooc-2018/LAB_5_3/db/cmpr_9ji.tdf" 32 11 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { master_device:inst|lpm_compare3:inst9|lpm_compare:lpm_compare_component|cmpr_9ji:auto_generated|ageb_dffe[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Rostik/Documents/GitHub/safooc-2018/LAB_5_3/" 0 { } { { 0 { 0 ""} 0 120 3016 4149 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "master_device:inst14\|lpm_compare3:inst9\|lpm_compare:lpm_compare_component\|cmpr_9ji:auto_generated\|ageb_dffe\[0\] " "Info: Destination node master_device:inst14\|lpm_compare3:inst9\|lpm_compare:lpm_compare_component\|cmpr_9ji:auto_generated\|ageb_dffe\[0\]" {  } { { "db/cmpr_9ji.tdf" "" { Text "C:/Users/Rostik/Documents/GitHub/safooc-2018/LAB_5_3/db/cmpr_9ji.tdf" 32 11 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { master_device:inst14|lpm_compare3:inst9|lpm_compare:lpm_compare_component|cmpr_9ji:auto_generated|ageb_dffe[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Rostik/Documents/GitHub/safooc-2018/LAB_5_3/" 0 { } { { 0 { 0 ""} 0 284 3016 4149 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "master_device:inst15\|lpm_compare3:inst9\|lpm_compare:lpm_compare_component\|cmpr_9ji:auto_generated\|ageb_dffe\[0\] " "Info: Destination node master_device:inst15\|lpm_compare3:inst9\|lpm_compare:lpm_compare_component\|cmpr_9ji:auto_generated\|ageb_dffe\[0\]" {  } { { "db/cmpr_9ji.tdf" "" { Text "C:/Users/Rostik/Documents/GitHub/safooc-2018/LAB_5_3/db/cmpr_9ji.tdf" 32 11 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { master_device:inst15|lpm_compare3:inst9|lpm_compare:lpm_compare_component|cmpr_9ji:auto_generated|ageb_dffe[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Rostik/Documents/GitHub/safooc-2018/LAB_5_3/" 0 { } { { 0 { 0 ""} 0 256 3016 4149 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "master_device:inst16\|lpm_compare3:inst9\|lpm_compare:lpm_compare_component\|cmpr_9ji:auto_generated\|ageb_dffe\[0\] " "Info: Destination node master_device:inst16\|lpm_compare3:inst9\|lpm_compare:lpm_compare_component\|cmpr_9ji:auto_generated\|ageb_dffe\[0\]" {  } { { "db/cmpr_9ji.tdf" "" { Text "C:/Users/Rostik/Documents/GitHub/safooc-2018/LAB_5_3/db/cmpr_9ji.tdf" 32 11 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { master_device:inst16|lpm_compare3:inst9|lpm_compare:lpm_compare_component|cmpr_9ji:auto_generated|ageb_dffe[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Rostik/Documents/GitHub/safooc-2018/LAB_5_3/" 0 { } { { 0 { 0 ""} 0 231 3016 4149 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { clk } } } { "LAB_5_3.bdf" "" { Schematic "C:/Users/Rostik/Documents/GitHub/safooc-2018/LAB_5_3/LAB_5_3.bdf" { { 216 -296 -128 232 "clk" "" } { 208 -128 -80 224 "clk" "" } { 320 240 256 368 "clk" "" } { 320 384 400 368 "clk" "" } { 320 528 544 368 "clk" "" } { 320 96 112 368 "clk" "" } { 120 736 784 136 "clk" "" } } } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Rostik/Documents/GitHub/safooc-2018/LAB_5_3/" 0 { } { { 0 { 0 ""} 0 198 3016 4149 0}  }  } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "master_device:inst14\|lpm_compare3:inst9\|lpm_compare:lpm_compare_component\|cmpr_9ji:auto_generated\|ageb_dffe\[0\]  " "Info: Automatically promoted node master_device:inst14\|lpm_compare3:inst9\|lpm_compare:lpm_compare_component\|cmpr_9ji:auto_generated\|ageb_dffe\[0\] " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Info: Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Info: Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "master_device:inst14\|inst7~0 " "Info: Destination node master_device:inst14\|inst7~0" {  } { { "master_device.bdf" "" { Schematic "C:/Users/Rostik/Documents/GitHub/safooc-2018/LAB_5_3/master_device.bdf" { { 312 904 968 392 "inst7" "" } } } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { master_device:inst14|inst7~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Rostik/Documents/GitHub/safooc-2018/LAB_5_3/" 0 { } { { 0 { 0 ""} 0 292 3016 4149 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "" 0 -1}  } { { "db/cmpr_9ji.tdf" "" { Text "C:/Users/Rostik/Documents/GitHub/safooc-2018/LAB_5_3/db/cmpr_9ji.tdf" 32 11 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { master_device:inst14|lpm_compare3:inst9|lpm_compare:lpm_compare_component|cmpr_9ji:auto_generated|ageb_dffe[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Rostik/Documents/GitHub/safooc-2018/LAB_5_3/" 0 { } { { 0 { 0 ""} 0 284 3016 4149 0}  }  } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "master_device:inst15\|lpm_compare3:inst9\|lpm_compare:lpm_compare_component\|cmpr_9ji:auto_generated\|ageb_dffe\[0\]  " "Info: Automatically promoted node master_device:inst15\|lpm_compare3:inst9\|lpm_compare:lpm_compare_component\|cmpr_9ji:auto_generated\|ageb_dffe\[0\] " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Info: Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Info: Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "master_device:inst15\|inst7~0 " "Info: Destination node master_device:inst15\|inst7~0" {  } { { "master_device.bdf" "" { Schematic "C:/Users/Rostik/Documents/GitHub/safooc-2018/LAB_5_3/master_device.bdf" { { 312 904 968 392 "inst7" "" } } } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { master_device:inst15|inst7~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Rostik/Documents/GitHub/safooc-2018/LAB_5_3/" 0 { } { { 0 { 0 ""} 0 293 3016 4149 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "" 0 -1}  } { { "db/cmpr_9ji.tdf" "" { Text "C:/Users/Rostik/Documents/GitHub/safooc-2018/LAB_5_3/db/cmpr_9ji.tdf" 32 11 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { master_device:inst15|lpm_compare3:inst9|lpm_compare:lpm_compare_component|cmpr_9ji:auto_generated|ageb_dffe[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Rostik/Documents/GitHub/safooc-2018/LAB_5_3/" 0 { } { { 0 { 0 ""} 0 256 3016 4149 0}  }  } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "master_device:inst16\|lpm_compare3:inst9\|lpm_compare:lpm_compare_component\|cmpr_9ji:auto_generated\|ageb_dffe\[0\]  " "Info: Automatically promoted node master_device:inst16\|lpm_compare3:inst9\|lpm_compare:lpm_compare_component\|cmpr_9ji:auto_generated\|ageb_dffe\[0\] " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Info: Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Info: Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "master_device:inst16\|inst7~0 " "Info: Destination node master_device:inst16\|inst7~0" {  } { { "master_device.bdf" "" { Schematic "C:/Users/Rostik/Documents/GitHub/safooc-2018/LAB_5_3/master_device.bdf" { { 312 904 968 392 "inst7" "" } } } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { master_device:inst16|inst7~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Rostik/Documents/GitHub/safooc-2018/LAB_5_3/" 0 { } { { 0 { 0 ""} 0 294 3016 4149 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "" 0 -1}  } { { "db/cmpr_9ji.tdf" "" { Text "C:/Users/Rostik/Documents/GitHub/safooc-2018/LAB_5_3/db/cmpr_9ji.tdf" 32 11 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { master_device:inst16|lpm_compare3:inst9|lpm_compare:lpm_compare_component|cmpr_9ji:auto_generated|ageb_dffe[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Rostik/Documents/GitHub/safooc-2018/LAB_5_3/" 0 { } { { 0 { 0 ""} 0 231 3016 4149 0}  }  } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "master_device:inst\|lpm_compare3:inst9\|lpm_compare:lpm_compare_component\|cmpr_9ji:auto_generated\|ageb_dffe\[0\]  " "Info: Automatically promoted node master_device:inst\|lpm_compare3:inst9\|lpm_compare:lpm_compare_component\|cmpr_9ji:auto_generated\|ageb_dffe\[0\] " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Info: Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Info: Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "master_device:inst\|inst7~0 " "Info: Destination node master_device:inst\|inst7~0" {  } { { "master_device.bdf" "" { Schematic "C:/Users/Rostik/Documents/GitHub/safooc-2018/LAB_5_3/master_device.bdf" { { 312 904 968 392 "inst7" "" } } } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { master_device:inst|inst7~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Rostik/Documents/GitHub/safooc-2018/LAB_5_3/" 0 { } { { 0 { 0 ""} 0 291 3016 4149 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "" 0 -1}  } { { "db/cmpr_9ji.tdf" "" { Text "C:/Users/Rostik/Documents/GitHub/safooc-2018/LAB_5_3/db/cmpr_9ji.tdf" 32 11 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { master_device:inst|lpm_compare3:inst9|lpm_compare:lpm_compare_component|cmpr_9ji:auto_generated|ageb_dffe[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Rostik/Documents/GitHub/safooc-2018/LAB_5_3/" 0 { } { { 0 { 0 ""} 0 120 3016 4149 0}  }  } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Info: Starting register packing" {  } {  } 0 0 "Starting register packing" 0 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Extra Info: Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 0 "Performing register packing on registers with non-logic cell location assignments" 0 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Extra Info: Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 0 "Completed register packing on registers with non-logic cell location assignments" 0 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Extra Info: Started Fast Input/Output/OE register processing" {  } {  } 1 0 "Started Fast Input/Output/OE register processing" 0 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Extra Info: Finished Fast Input/Output/OE register processing" {  } {  } 1 0 "Finished Fast Input/Output/OE register processing" 0 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_START_IO_MAC_RAM_PACKING" "" "Extra Info: Moving registers into I/O cells, DSP blocks, and RAM blocks to improve timing and density" {  } {  } 1 0 "Moving registers into I/O cells, DSP blocks, and RAM blocks to improve timing and density" 0 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MAC_RAM_PACKING" "" "Extra Info: Finished moving registers into I/O cells, DSP blocks, and RAM blocks" {  } {  } 1 0 "Finished moving registers into I/O cells, DSP blocks, and RAM blocks" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Info: Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "Extra Info: No registers were packed into other blocks" {  } {  } 1 0 "No registers were packed into other blocks" 0 0 "" 0 -1}  } {  } 0 0 "Finished register packing" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement " "Info: Statistics of I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement" { { "Info" "IFSAC_FSAC_SINGLE_IOC_GROUP_STATISTICS" "68 unused 3.3V 40 28 0 " "Info: Number of I/O pins in group: 68 (unused VREF, 3.3V VCCIO, 40 input, 28 output, 0 bidirectional)" { { "Info" "IFSAC_FSAC_IO_STDS_IN_IOC_GROUP" "3.3-V LVTTL. " "Info: I/O standards used: 3.3-V LVTTL." {  } {  } 0 0 "I/O standards used: %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "Number of I/O pins in group: %1!d! (%2!s! VREF, %3!s! VCCIO, %4!d! input, %5!d! output, %6!d! bidirectional)" 0 0 "" 0 -1}  } {  } 0 0 "Statistics of %1!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_IO_STATS_BEFORE_AFTER_PLACEMENT" "before " "Info: I/O bank details before I/O pin placement" { { "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O banks " "Info: Statistics of I/O banks" { { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "1 does not use undetermined 1 39 " "Info: I/O bank number 1 does not use VREF pins and has undetermined VCCIO pins. 1 total pin(s) used --  39 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "2 does not use undetermined 0 44 " "Info: I/O bank number 2 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  44 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "3 does not use undetermined 1 49 " "Info: I/O bank number 3 does not use VREF pins and has undetermined VCCIO pins. 1 total pin(s) used --  49 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "4 does not use undetermined 0 35 " "Info: I/O bank number 4 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  35 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "5 does not use undetermined 0 44 " "Info: I/O bank number 5 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  44 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "6 does not use undetermined 0 40 " "Info: I/O bank number 6 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  40 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "7 does not use undetermined 0 34 " "Info: I/O bank number 7 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  34 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "8 does not use undetermined 0 43 " "Info: I/O bank number 8 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  43 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "9 does not use undetermined 0 6 " "Info: I/O bank number 9 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  6 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "10 does not use undetermined 0 6 " "Info: I/O bank number 10 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  6 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1}  } {  } 0 0 "Statistics of %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "I/O bank details %1!s! I/O pin placement" 0 0 "" 0 -1}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:00 " "Info: Fitter preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 0 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Info: Fitter placement preparation operations beginning" {  } {  } 0 0 "Fitter placement preparation operations beginning" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:00 " "Info: Fitter placement preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 0 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Info: Fitter placement operations beginning" {  } {  } 0 0 "Fitter placement operations beginning" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Info: Fitter placement was successful" {  } {  } 0 0 "Fitter placement was successful" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:00 " "Info: Fitter placement operations ending: elapsed time is 00:00:00" {  } {  } 0 0 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_ESTIMATED_DATA_PATH_RESULT" "1.445 ns register register " "Info: Estimated most critical path is register to register delay of 1.445 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns master_device:inst\|inst7 1 REG LAB_X35_Y7 13 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LAB_X35_Y7; Fanout = 13; REG Node = 'master_device:inst\|inst7'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { master_device:inst|inst7 } "NODE_NAME" } } { "master_device.bdf" "" { Schematic "C:/Users/Rostik/Documents/GitHub/safooc-2018/LAB_5_3/master_device.bdf" { { 312 904 968 392 "inst7" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.445 ns) + CELL(0.053 ns) 0.498 ns control_device:inst20\|lpm_counter3:inst15\|lpm_counter:lpm_counter_component\|cntr_fpi:auto_generated\|_~0 2 COMB LAB_X34_Y7 3 " "Info: 2: + IC(0.445 ns) + CELL(0.053 ns) = 0.498 ns; Loc. = LAB_X34_Y7; Fanout = 3; COMB Node = 'control_device:inst20\|lpm_counter3:inst15\|lpm_counter:lpm_counter_component\|cntr_fpi:auto_generated\|_~0'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.498 ns" { master_device:inst|inst7 control_device:inst20|lpm_counter3:inst15|lpm_counter:lpm_counter_component|cntr_fpi:auto_generated|_~0 } "NODE_NAME" } } { "lpm_counter.tdf" "" { Text "c:/altera/91sp2/quartus/libraries/megafunctions/lpm_counter.tdf" 258 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.201 ns) + CELL(0.746 ns) 1.445 ns control_device:inst20\|lpm_counter3:inst15\|lpm_counter:lpm_counter_component\|cntr_fpi:auto_generated\|safe_q\[0\] 3 REG LAB_X34_Y7 23 " "Info: 3: + IC(0.201 ns) + CELL(0.746 ns) = 1.445 ns; Loc. = LAB_X34_Y7; Fanout = 23; REG Node = 'control_device:inst20\|lpm_counter3:inst15\|lpm_counter:lpm_counter_component\|cntr_fpi:auto_generated\|safe_q\[0\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.947 ns" { control_device:inst20|lpm_counter3:inst15|lpm_counter:lpm_counter_component|cntr_fpi:auto_generated|_~0 control_device:inst20|lpm_counter3:inst15|lpm_counter:lpm_counter_component|cntr_fpi:auto_generated|safe_q[0] } "NODE_NAME" } } { "db/cntr_fpi.tdf" "" { Text "C:/Users/Rostik/Documents/GitHub/safooc-2018/LAB_5_3/db/cntr_fpi.tdf" 61 8 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.799 ns ( 55.29 % ) " "Info: Total cell delay = 0.799 ns ( 55.29 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.646 ns ( 44.71 % ) " "Info: Total interconnect delay = 0.646 ns ( 44.71 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.445 ns" { master_device:inst|inst7 control_device:inst20|lpm_counter3:inst15|lpm_counter:lpm_counter_component|cntr_fpi:auto_generated|_~0 control_device:inst20|lpm_counter3:inst15|lpm_counter:lpm_counter_component|cntr_fpi:auto_generated|safe_q[0] } "NODE_NAME" } }  } 0 0 "Estimated most critical path is %2!s! to %3!s! delay of %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Info: Fitter routing operations beginning" {  } {  } 0 0 "Fitter routing operations beginning" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "0 " "Info: Average interconnect usage is 0% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "1 X27_Y0 X40_Y13 " "Info: Peak interconnect usage is 1% of the available device resources in the region that extends from location X27_Y0 to location X40_Y13" {  } {  } 0 0 "Peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "" 0 -1}  } {  } 0 0 "Average interconnect usage is %1!d!%% of the available device resources" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:00 " "Info: Fitter routing operations ending: elapsed time is 00:00:00" {  } {  } 0 0 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "Info: The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Info: Optimizations that may affect the design's routability were skipped" {  } {  } 0 0 "Optimizations that may affect the design's routability were skipped" 0 0 "" 0 -1} { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_TIMING" "" "Info: Optimizations that may affect the design's timing were skipped" {  } {  } 0 0 "Optimizations that may affect the design's timing were skipped" 0 0 "" 0 -1}  } {  } 0 0 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "" 0 -1}
{ "Info" "IDAT_DAT_STARTED" "" "Info: Started post-fitting delay annotation" {  } {  } 0 0 "Started post-fitting delay annotation" 0 0 "" 0 -1}
{ "Warning" "WDAT_NO_LOADING_SPECIFIED_ONE_OR_MORE_PINS" "28 " "Warning: Found 28 output pins without output pin load capacitance assignment" { { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "data_bus\[3\] 0 " "Info: Pin \"data_bus\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "data_bus\[2\] 0 " "Info: Pin \"data_bus\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "data_bus\[1\] 0 " "Info: Pin \"data_bus\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "data_bus\[0\] 0 " "Info: Pin \"data_bus\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "request0 0 " "Info: Pin \"request0\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "enable_device0 0 " "Info: Pin \"enable_device0\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "request1 0 " "Info: Pin \"request1\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "enable_device1 0 " "Info: Pin \"enable_device1\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "request2 0 " "Info: Pin \"request2\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "enable_device2 0 " "Info: Pin \"enable_device2\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "request3 0 " "Info: Pin \"request3\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "enable_device3 0 " "Info: Pin \"enable_device3\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "enable_device4 0 " "Info: Pin \"enable_device4\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "enable_device5 0 " "Info: Pin \"enable_device5\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "enable_device6 0 " "Info: Pin \"enable_device6\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "enable_device7 0 " "Info: Pin \"enable_device7\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "counter0\[2\] 0 " "Info: Pin \"counter0\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "counter0\[1\] 0 " "Info: Pin \"counter0\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "counter0\[0\] 0 " "Info: Pin \"counter0\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "counter1\[2\] 0 " "Info: Pin \"counter1\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "counter1\[1\] 0 " "Info: Pin \"counter1\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "counter1\[0\] 0 " "Info: Pin \"counter1\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "counter2\[2\] 0 " "Info: Pin \"counter2\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "counter2\[1\] 0 " "Info: Pin \"counter2\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "counter2\[0\] 0 " "Info: Pin \"counter2\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "counter3\[2\] 0 " "Info: Pin \"counter3\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "counter3\[1\] 0 " "Info: Pin \"counter3\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "counter3\[0\] 0 " "Info: Pin \"counter3\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1}  } {  } 0 0 "Found %1!d! output pins without output pin load capacitance assignment" 0 0 "" 0 -1}
{ "Info" "IDAT_DAT_COMPLETED" "" "Info: Delay annotation completed successfully" {  } {  } 0 0 "Delay annotation completed successfully" 0 0 "" 0 -1}
{ "Warning" "WFIOMGR_RESERVE_ASSIGNMENT_FOR_UNUSED_PINS_IS_DEFAULT" "As output driving ground " "Warning: The Reserve All Unused Pins setting has not been specified, and will default to 'As output driving ground'." {  } {  } 0 0 "The Reserve All Unused Pins setting has not been specified, and will default to '%1!s!'." 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 5 s Quartus II " "Info: Quartus II Fitter was successful. 0 errors, 5 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "290 " "Info: Peak virtual memory: 290 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Thu Nov 22 00:28:46 2018 " "Info: Processing ended: Thu Nov 22 00:28:46 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:04 " "Info: Elapsed time: 00:00:04" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:04 " "Info: Total CPU time (on all processors): 00:00:04" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
