<?php columnStart(1); ?>
<p>
Fig. 2 A SUITABLE VERO BOARD LAYOUT
</p>
<p>
NOTES: 1) THE LAYOUT IS SHOWN FROM THE COPPER SIDE. ALL
COMPONENTS EXCEPT THE LINKS AND 2 DIODES NOTED BELOW
ARE MOUNTED ON THE OTHER SIDE OF THE BOARD
</p>
<p>
2) IF ZERO INSERTION FORCE SOCKETS ARE USED MOUNT ALL
LINKS NEAR THEM FIRST AS THEY WILL COVER THE HOLES
</p>
<p>
3) x SIGNIFIES A TRACK CUT THROUGH,
CONNECTION, LINES SHOWN AS ARE TINNED
COPPER LINKS, THREE OF WHICH ARE TAPPED PART WAY
ALONG THEIR LENGTH (B, C AND D)
</p>
<p>
4) DECOUPLING CAPACITORS ARE NOT SHOWN, BUT 0.01 TO
0.1 &micro;F ARE RECOMMENDED (1 PER IC)
</p>
<p>
5) THE FOLLOWING INSULATED WIRE LINKS, MOUNTED ON THE
COPPER SIDE OF THE BOARD, ARE NOT SHOWN:
</p>
<p>
IC1 PIN 15 TO 10KOhm A IC3 PIN 9 TO 2708 PIN 8
TR5 COLL. TO 2716 PIN 20 IC3 PIN 13 TO 2708 PIN 1
IC3 PIN 15 TO 2716 PIN 19
CONNECT THE 2708 PINS 1,4,5,6,7,8,9, 10, 11, 22 &amp; 23
TO THE CORRESPONDING PINS ON THE 2716 SOCKET
</p>
<p>
6) A 1N4148 DIODE IS CONNECTED FROM +5V TO PIN 21,
2716 (CATHODE TO PIN21) AND ANOTHER 1N4148 FROM PIN
21, 2716 TO PIN 18, 2708 (CATHODE TO PIN 21)
</p>
<?php columnEnd(1); ?>
