\doxysection{RTC Clock Configuration}
\label{group___r_c_c___internal___r_t_c___clock___configuration}\index{RTC Clock Configuration@{RTC Clock Configuration}}
Collaboration diagram for RTC Clock Configuration\+:
\nopagebreak
\begin{figure}[H]
\begin{center}
\leavevmode
\includegraphics[width=350pt]{group___r_c_c___internal___r_t_c___clock___configuration}
\end{center}
\end{figure}
\doxysubsection*{Macros}
\begin{DoxyCompactItemize}
\item 
\#define \textbf{ \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+RTC\+\_\+\+ENABLE}()~($\ast$(\textbf{ \+\_\+\+\_\+\+IO} uint32\+\_\+t $\ast$) \textbf{ RCC\+\_\+\+BDCR\+\_\+\+RTCEN\+\_\+\+BB} = \textbf{ ENABLE})
\begin{DoxyCompactList}\small\item\em Macros to enable or disable the RTC clock. \end{DoxyCompactList}\item 
\#define \textbf{ \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+RTC\+\_\+\+DISABLE}()~($\ast$(\textbf{ \+\_\+\+\_\+\+IO} uint32\+\_\+t $\ast$) \textbf{ RCC\+\_\+\+BDCR\+\_\+\+RTCEN\+\_\+\+BB} = \textbf{ DISABLE})
\item 
\#define \textbf{ \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+RTC\+\_\+\+CLKPRESCALER}(\+\_\+\+\_\+\+RTCCLKSource\+\_\+\+\_\+)
\begin{DoxyCompactList}\small\item\em Macros to configure the RTC clock (RTCCLK). \end{DoxyCompactList}\item 
\#define \textbf{ \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+RTC\+\_\+\+CONFIG}(\+\_\+\+\_\+\+RTCCLKSource\+\_\+\+\_\+)
\item 
\#define \textbf{ \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+BACKUPRESET\+\_\+\+FORCE}()~($\ast$(\textbf{ \+\_\+\+\_\+\+IO} uint32\+\_\+t $\ast$) \textbf{ RCC\+\_\+\+BDCR\+\_\+\+BDRST\+\_\+\+BB} = \textbf{ ENABLE})
\begin{DoxyCompactList}\small\item\em Macros to force or release the Backup domain reset. \end{DoxyCompactList}\item 
\#define \textbf{ \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+BACKUPRESET\+\_\+\+RELEASE}()~($\ast$(\textbf{ \+\_\+\+\_\+\+IO} uint32\+\_\+t $\ast$) \textbf{ RCC\+\_\+\+BDCR\+\_\+\+BDRST\+\_\+\+BB} = \textbf{ DISABLE})
\end{DoxyCompactItemize}


\doxysubsection{Detailed Description}
~\newline
 

\doxysubsection{Macro Definition Documentation}
\mbox{\label{group___r_c_c___internal___r_t_c___clock___configuration_ga3bf7da608ff985873ca8e248fb1dc4f0}} 
\index{RTC Clock Configuration@{RTC Clock Configuration}!\_\_HAL\_RCC\_BACKUPRESET\_FORCE@{\_\_HAL\_RCC\_BACKUPRESET\_FORCE}}
\index{\_\_HAL\_RCC\_BACKUPRESET\_FORCE@{\_\_HAL\_RCC\_BACKUPRESET\_FORCE}!RTC Clock Configuration@{RTC Clock Configuration}}
\doxysubsubsection{\_\_HAL\_RCC\_BACKUPRESET\_FORCE}
{\footnotesize\ttfamily \#define \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+BACKUPRESET\+\_\+\+FORCE(\begin{DoxyParamCaption}{ }\end{DoxyParamCaption})~($\ast$(\textbf{ \+\_\+\+\_\+\+IO} uint32\+\_\+t $\ast$) \textbf{ RCC\+\_\+\+BDCR\+\_\+\+BDRST\+\_\+\+BB} = \textbf{ ENABLE})}



Macros to force or release the Backup domain reset. 

\begin{DoxyNote}{Note}
This function resets the RTC peripheral (including the backup registers) and the RTC clock source selection in RCC\+\_\+\+CSR register. 

The BKPSRAM is not affected by this reset. ~\newline
 
\end{DoxyNote}


Definition at line 983 of file stm32f4xx\+\_\+hal\+\_\+rcc.\+h.

\mbox{\label{group___r_c_c___internal___r_t_c___clock___configuration_ga14f32622c65f4ae239ba8cb00d510321}} 
\index{RTC Clock Configuration@{RTC Clock Configuration}!\_\_HAL\_RCC\_BACKUPRESET\_RELEASE@{\_\_HAL\_RCC\_BACKUPRESET\_RELEASE}}
\index{\_\_HAL\_RCC\_BACKUPRESET\_RELEASE@{\_\_HAL\_RCC\_BACKUPRESET\_RELEASE}!RTC Clock Configuration@{RTC Clock Configuration}}
\doxysubsubsection{\_\_HAL\_RCC\_BACKUPRESET\_RELEASE}
{\footnotesize\ttfamily \#define \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+BACKUPRESET\+\_\+\+RELEASE(\begin{DoxyParamCaption}{ }\end{DoxyParamCaption})~($\ast$(\textbf{ \+\_\+\+\_\+\+IO} uint32\+\_\+t $\ast$) \textbf{ RCC\+\_\+\+BDCR\+\_\+\+BDRST\+\_\+\+BB} = \textbf{ DISABLE})}



Definition at line 984 of file stm32f4xx\+\_\+hal\+\_\+rcc.\+h.

\mbox{\label{group___r_c_c___internal___r_t_c___clock___configuration_ga7e10e306e7d9f3cd59d30dcb2c9cf61d}} 
\index{RTC Clock Configuration@{RTC Clock Configuration}!\_\_HAL\_RCC\_RTC\_CLKPRESCALER@{\_\_HAL\_RCC\_RTC\_CLKPRESCALER}}
\index{\_\_HAL\_RCC\_RTC\_CLKPRESCALER@{\_\_HAL\_RCC\_RTC\_CLKPRESCALER}!RTC Clock Configuration@{RTC Clock Configuration}}
\doxysubsubsection{\_\_HAL\_RCC\_RTC\_CLKPRESCALER}
{\footnotesize\ttfamily \#define \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+RTC\+\_\+\+CLKPRESCALER(\begin{DoxyParamCaption}\item[{}]{\+\_\+\+\_\+\+RTCCLKSource\+\_\+\+\_\+ }\end{DoxyParamCaption})}

{\bfseries Value\+:}
\begin{DoxyCode}{0}
\DoxyCodeLine{                                                 (((\_\_RTCCLKSource\_\_) \& RCC\_BDCR\_RTCSEL) == RCC\_BDCR\_RTCSEL) ?    \(\backslash\)}
\DoxyCodeLine{                                                 MODIFY\_REG(RCC-\/>CFGR, RCC\_CFGR\_RTCPRE, ((\_\_RTCCLKSource\_\_) \& 0xFFFFCFFU)) : CLEAR\_BIT(RCC-\/>CFGR, RCC\_CFGR\_RTCPRE)}

\end{DoxyCode}


Macros to configure the RTC clock (RTCCLK). 

\begin{DoxyNote}{Note}
As the RTC clock configuration bits are in the Backup domain and write access is denied to this domain after reset, you have to enable write access using the Power Backup Access macro before to configure the RTC clock source (to be done once after reset). ~\newline
 

Once the RTC clock is configured it can\textquotesingle{}t be changed unless the ~\newline
 Backup domain is reset using \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+Backup\+Reset\+\_\+\+RELEASE() macro, or by a Power On Reset (POR). 
\end{DoxyNote}

\begin{DoxyParams}{Parameters}
{\em $<$strong$>$\+RTCCLKSource$<$/strong$>$} & specifies the RTC clock source. This parameter can be one of the following values\+: \begin{DoxyItemize}
\item RCC\+\_\+\+RTCCLKSOURCE\+\_\+\+LSE\+: LSE selected as RTC clock. \item RCC\+\_\+\+RTCCLKSOURCE\+\_\+\+LSI\+: LSI selected as RTC clock. \item RCC\+\_\+\+RTCCLKSOURCE\+\_\+\+HSE\+\_\+\+DIVx\+: HSE clock divided by x selected as RTC clock, where x\+:[2,31] \end{DoxyItemize}
\\
\hline
\end{DoxyParams}
\begin{DoxyNote}{Note}
If the LSE or LSI is used as RTC clock source, the RTC continues to work in STOP and STANDBY modes, and can be used as wake-\/up source. However, when the HSE clock is used as RTC clock source, the RTC cannot be used in STOP and STANDBY modes. ~\newline
 

The maximum input clock frequency for RTC is 1MHz (when using HSE as RTC clock source). 
\end{DoxyNote}


Definition at line 971 of file stm32f4xx\+\_\+hal\+\_\+rcc.\+h.

\mbox{\label{group___r_c_c___internal___r_t_c___clock___configuration_ga2b1e5349631886f29040d7a31c002718}} 
\index{RTC Clock Configuration@{RTC Clock Configuration}!\_\_HAL\_RCC\_RTC\_CONFIG@{\_\_HAL\_RCC\_RTC\_CONFIG}}
\index{\_\_HAL\_RCC\_RTC\_CONFIG@{\_\_HAL\_RCC\_RTC\_CONFIG}!RTC Clock Configuration@{RTC Clock Configuration}}
\doxysubsubsection{\_\_HAL\_RCC\_RTC\_CONFIG}
{\footnotesize\ttfamily \#define \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+RTC\+\_\+\+CONFIG(\begin{DoxyParamCaption}\item[{}]{\+\_\+\+\_\+\+RTCCLKSource\+\_\+\+\_\+ }\end{DoxyParamCaption})}

{\bfseries Value\+:}
\begin{DoxyCode}{0}
\DoxyCodeLine{                                                    \textcolor{keywordflow}{do} \{ \_\_HAL\_RCC\_RTC\_CLKPRESCALER(\_\_RTCCLKSource\_\_);    \(\backslash\)}
\DoxyCodeLine{                                                    RCC-\/>BDCR |= ((\_\_RTCCLKSource\_\_) \& 0x00000FFFU);  \(\backslash\)}
\DoxyCodeLine{                                                   \} \textcolor{keywordflow}{while} (0)}

\end{DoxyCode}


Definition at line 974 of file stm32f4xx\+\_\+hal\+\_\+rcc.\+h.

\mbox{\label{group___r_c_c___internal___r_t_c___clock___configuration_gaab5eeb81fc9f0c8d4450069f7a751855}} 
\index{RTC Clock Configuration@{RTC Clock Configuration}!\_\_HAL\_RCC\_RTC\_DISABLE@{\_\_HAL\_RCC\_RTC\_DISABLE}}
\index{\_\_HAL\_RCC\_RTC\_DISABLE@{\_\_HAL\_RCC\_RTC\_DISABLE}!RTC Clock Configuration@{RTC Clock Configuration}}
\doxysubsubsection{\_\_HAL\_RCC\_RTC\_DISABLE}
{\footnotesize\ttfamily \#define \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+RTC\+\_\+\+DISABLE(\begin{DoxyParamCaption}{ }\end{DoxyParamCaption})~($\ast$(\textbf{ \+\_\+\+\_\+\+IO} uint32\+\_\+t $\ast$) \textbf{ RCC\+\_\+\+BDCR\+\_\+\+RTCEN\+\_\+\+BB} = \textbf{ DISABLE})}



Definition at line 948 of file stm32f4xx\+\_\+hal\+\_\+rcc.\+h.

\mbox{\label{group___r_c_c___internal___r_t_c___clock___configuration_gab7cc36427c31da645a0e38e181f8ce0f}} 
\index{RTC Clock Configuration@{RTC Clock Configuration}!\_\_HAL\_RCC\_RTC\_ENABLE@{\_\_HAL\_RCC\_RTC\_ENABLE}}
\index{\_\_HAL\_RCC\_RTC\_ENABLE@{\_\_HAL\_RCC\_RTC\_ENABLE}!RTC Clock Configuration@{RTC Clock Configuration}}
\doxysubsubsection{\_\_HAL\_RCC\_RTC\_ENABLE}
{\footnotesize\ttfamily \#define \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+RTC\+\_\+\+ENABLE(\begin{DoxyParamCaption}{ }\end{DoxyParamCaption})~($\ast$(\textbf{ \+\_\+\+\_\+\+IO} uint32\+\_\+t $\ast$) \textbf{ RCC\+\_\+\+BDCR\+\_\+\+RTCEN\+\_\+\+BB} = \textbf{ ENABLE})}



Macros to enable or disable the RTC clock. 

\begin{DoxyNote}{Note}
These macros must be used only after the RTC clock source was selected. 
\end{DoxyNote}


Definition at line 947 of file stm32f4xx\+\_\+hal\+\_\+rcc.\+h.

