Release 14.7 Map P.20131013 (lin64)
Xilinx Map Application Log File for Design 'system_top'

Design Information
------------------
Command Line   : map -intstyle ise -p xc7z010-clg400-3 -w -logic_opt off -ol
high -t 1 -xt 0 -register_duplication off -r 4 -mt off -ir off -pr off -lc off
-power off -o system_top_map.ncd system_top.ngd system_top.pcf 
Target Device  : xc7z010
Target Package : clg400
Target Speed   : -3
Mapper Version : zynq -- $Revision: 1.55 $
Mapped Date    : Fri Jan 27 18:29:18 2017

vvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvv
INFO:Security:67 - XILINXD_LICENSE_FILE is set to '2110@cimekey1' in
/tp/xph3sle/xph3sle512/.flexlmrc.
INFO:Security:51 - The XILINXD_LICENSE_FILE environment variable is not set.
INFO:Security:52 - The LM_LICENSE_FILE environment variable is set to
'1721@cimekey1:2110@cimekey1'.
INFO:Security:54 - 'xc7z010' is a WebPack part.
WARNING:Security:43 - No license file was found in the standard Xilinx license
directory.
WARNING:Security:44 - Since no license file was found,
       please run the Xilinx License Configuration Manager
       (xlcm or "Manage Xilinx Licenses")
       to assist in obtaining a license.
WARNING:Security:42 - Your software subscription period has lapsed. Your current
version of Xilinx tools will continue to function, but you no longer qualify for
Xilinx software updates or new releases.
----------------------------------------------------------------------
WARNING:LIT:701 - PAD symbol "processing_system7_0_PS_SRSTB" has an undefined
   IOSTANDARD.
WARNING:LIT:702 - PAD symbol "processing_system7_0_PS_SRSTB" is not constrained
   (LOC) to a specific location.
Mapping design into LUTs...
Running directed packing...
WARNING:Pack:2238 - Function generator symbol
   "ond_comp/Main_Ond_Cod_Main_Fonction_core_inst/ix45145z1322" (Output Signal =
   ond_comp/nx20349z3) has an invalid use of the LUTNM constraint. There are no
   other function generator symbols with a matching LUTNM constraint value
   (LUTNM=ond_comp/Main_Ond_Cod_Main_Fonction_core_inst/LUT62_4_169). The
   constraint will be ignored.
WARNING:Pack:2238 - Function generator symbol
   "ond_comp/Main_Ond_Cod_Main_Fonction_core_inst/Main_Ond_Cod_Main_Fonction_cor
   e_fsm_inst/ix40014z1316" (Output Signal =
   ond_comp/Main_Ond_Cod_Main_Fonction_core_inst/Main_Ond_Cod_Main_Fonction_core
   _fsm_inst/nx40014z1) has an invalid use of the LUTNM constraint. There are no
   other function generator symbols with a matching LUTNM constraint value
   (LUTNM=ond_comp/Main_Ond_Cod_Main_Fonction_core_inst/Main_Ond_Cod_Main_Foncti
   on_core_fsm_inst/LUT62_3_15). The constraint will be ignored.
WARNING:Pack:2238 - Function generator symbol
   "ond_comp/Main_Ond_Cod_Main_Fonction_core_inst/Main_Ond_Cod_Main_Fonction_cor
   e_fsm_inst/ix52740z1317" (Output Signal =
   ond_comp/Main_Ond_Cod_Main_Fonction_core_inst/nx39689z20) has an invalid use
   of the LUTNM constraint. There are no other function generator symbols with a
   matching LUTNM constraint value
   (LUTNM=ond_comp/Main_Ond_Cod_Main_Fonction_core_inst/Main_Ond_Cod_Main_Foncti
   on_core_fsm_inst/LUT62_3_31). The constraint will be ignored.
WARNING:Pack:2238 - Function generator symbol
   "ond_comp/Main_Ond_Cod_Main_Fonction_core_inst/Main_Ond_Cod_Main_Fonction_cor
   e_fsm_inst/ix52740z1316" (Output Signal =
   ond_comp/Main_Ond_Cod_Main_Fonction_core_inst/nx55674z2) has an invalid use
   of the LUTNM constraint. There are no other function generator symbols with a
   matching LUTNM constraint value
   (LUTNM=ond_comp/Main_Ond_Cod_Main_Fonction_core_inst/Main_Ond_Cod_Main_Foncti
   on_core_fsm_inst/LUT62_3_90). The constraint will be ignored.
WARNING:Pack:2238 - Function generator symbol
   "ond_comp/Main_Ond_Cod_Main_Fonction_core_inst/ix56273z2358" (Output Signal =
   ond_comp/Main_Ond_Cod_Main_Fonction_core_inst/nx56273z10) has an invalid use
   of the LUTNM constraint. There are no other function generator symbols with a
   matching LUTNM constraint value
   (LUTNM=ond_comp/Main_Ond_Cod_Main_Fonction_core_inst/LUT62_4_9). The
   constraint will be ignored.
WARNING:Pack:2238 - Function generator symbol
   "ond_comp/Main_Ond_Cod_Main_Fonction_core_inst/Main_Ond_Cod_Main_Fonction_cor
   e_wait_ctrl_inst/ix53859z1538" (Output Signal = etat_q_glue_set) has an
   invalid use of the LUTNM constraint. There are no other function generator
   symbols with a matching LUTNM constraint value
   (LUTNM=ond_comp/Main_Ond_Cod_Main_Fonction_core_inst/Main_Ond_Cod_Main_Foncti
   on_core_wait_ctrl_inst/LUT62_2_1). The constraint will be ignored.
WARNING:Pack:2238 - Function generator symbol
   "ond_comp/Main_Ond_Cod_Main_Fonction_core_inst/ix60023z17721" (Output Signal
   = ond_comp/Main_Ond_Cod_Main_Fonction_core_inst/nx60023z163) has an invalid
   use of the LUTNM constraint. There are no other function generator symbols
   with a matching LUTNM constraint value
   (LUTNM=ond_comp/Main_Ond_Cod_Main_Fonction_core_inst/LUT62_4_35). The
   constraint will be ignored.
WARNING:Pack:2238 - Function generator symbol
   "ond_comp/Main_Ond_Cod_Main_Fonction_core_inst/ix22403z1322" (Output Signal =
   ond_comp/Main_Ond_Cod_Main_Fonction_core_inst/nx22403z1) has an invalid use
   of the LUTNM constraint. There are no other function generator symbols with a
   matching LUTNM constraint value
   (LUTNM=ond_comp/Main_Ond_Cod_Main_Fonction_core_inst/LUT62_4_90). The
   constraint will be ignored.
WARNING:Pack:2238 - Function generator symbol
   "ond_comp/Main_Ond_Cod_Main_Fonction_core_inst/ix52356z1318" (Output Signal =
   ond_comp/Main_Ond_Cod_Main_Fonction_core_inst/nx52356z1) has an invalid use
   of the LUTNM constraint. There are no other function generator symbols with a
   matching LUTNM constraint value
   (LUTNM=ond_comp/Main_Ond_Cod_Main_Fonction_core_inst/LUT62_4_58). The
   constraint will be ignored.
WARNING:Pack:2238 - Function generator symbol
   "ond_comp/Main_Ond_Cod_Main_Fonction_core_inst/ix56273z1324" (Output Signal =
   ond_comp/Main_Ond_Cod_Main_Fonction_core_inst/nx56273z4) has an invalid use
   of the LUTNM constraint. There are no other function generator symbols with a
   matching LUTNM constraint value
   (LUTNM=ond_comp/Main_Ond_Cod_Main_Fonction_core_inst/LUT62_4_89). The
   constraint will be ignored.
WARNING:Pack:2238 - Function generator symbol
   "decomp_tot/Main_Decomp_Mn_Fonction_core_inst/ix51372z1332" (Output Signal =
   decomp_tot/Main_Decomp_Mn_Fonction_core_inst/nx51372z5) has an invalid use of
   the LUTNM constraint. There are no other function generator symbols with a
   matching LUTNM constraint value
   (LUTNM=decomp_tot/Main_Decomp_Mn_Fonction_core_inst/LUT62_4_89). The
   constraint will be ignored.
WARNING:Pack:2238 - Function generator symbol
   "ond_comp/Main_Ond_Cod_Main_Fonction_core_inst/ix208z1316" (Output Signal =
   ond_comp/Main_Ond_Cod_Main_Fonction_core_inst/nx208z1) has an invalid use of
   the LUTNM constraint. There are no other function generator symbols with a
   matching LUTNM constraint value
   (LUTNM=ond_comp/Main_Ond_Cod_Main_Fonction_core_inst/LUT62_4_128). The
   constraint will be ignored.
WARNING:Pack:2238 - Function generator symbol
   "ond_comp/Main_Ond_Cod_Main_Fonction_core_inst/ix54096z1322" (Output Signal =
   ond_comp/Main_Ond_Cod_Main_Fonction_core_inst/nx54096z1) has an invalid use
   of the LUTNM constraint. There are no other function generator symbols with a
   matching LUTNM constraint value
   (LUTNM=ond_comp/Main_Ond_Cod_Main_Fonction_core_inst/LUT62_4_167). The
   constraint will be ignored.
Running delay-based LUT packing...
Updating timing models...
WARNING:Timing:3224 - The clock CAMERA_PCLK associated with OFFSET = IN 4 ns VALID 5 ns BEFORE COMP "CAMERA_PCLK" does not clock any
   registered input components.
WARNING:Timing:3225 - Timing constraint OFFSET = IN 4 ns VALID 5 ns BEFORE COMP "CAMERA_PCLK" ignored during timing analysis
ERROR:Pack:2925 - The total number of RAMB18s andRAMB36s in the design exceeds the capacity for the target device.
ERROR:Map:237 - The design is too large to fit the device.  Please check the Design Summary section to see which resource requirement for
   your design exceeds the resources available in the device. Note that the number of slices reported may not be reflected accurately as
   their packing might not have been completed.

Interim Summary
---------------
Slice Logic Utilization:
  Number of Slice Registers:                 2,875 out of  35,200    8%
    Number used as Flip Flops:               2,841
    Number used as Latches:                      8
    Number used as Latch-thrus:                  0
    Number used as AND/OR logics:               26
  Number of Slice LUTs:                     12,061 out of  17,600   68%
    Number used as logic:                   11,987 out of  17,600   68%
      Number using O6 output only:          10,606
      Number using O5 output only:              52
      Number using O5 and O6:                1,329
      Number used as ROM:                        0
    Number used as Memory:                       0 out of   6,000    0%
    Number used exclusively as route-thrus:     74
      Number with same-slice register load:      0
      Number with same-slice carry load:        74
      Number with other load:                    0

Slice Logic Distribution:
  Number of LUT Flip Flop pairs used:       13,219
    Number with an unused Flip Flop:        10,474 out of  13,219   79%
    Number with an unused LUT:               1,158 out of  13,219    8%
    Number of fully used LUT-FF pairs:       1,587 out of  13,219   12%
    Number of unique control sets:              65
    Number of slice register sites lost
      to control set restrictions:             135 out of  35,200    1%

  A LUT Flip Flop pair for this architecture represents one LUT paired with
  one Flip Flop within a slice.  A control set is a unique combination of
  clock, reset, set, and enable signals for a registered element.
  The Slice Logic Distribution report is not meaningful if the design is
  over-mapped for a non-slice resource or if Placement fails.
  OVERMAPPING of BRAM resources should be ignored if the design is
  over-mapped for a non-BRAM resource or if placement fails.

IO Utilization:
  Number of bonded IOBs:                        45 out of     100   45%
    Number of LOCed IOBs:                       45 out of      45  100%
  Number of bonded IOPAD:                      130 out of     130  100%

Specific Feature Utilization:
  Number of RAMB36E1/FIFO36E1s:                 53 out of      60   88%
    Number using RAMB36E1 only:                 53
    Number using FIFO36E1 only:                  0
  Number of RAMB18E1/FIFO18E1s:                 38 out of     120   31%
    Number using RAMB18E1 only:                 38
    Number using FIFO18E1 only:                  0
  Number of BUFG/BUFGCTRLs:                      5 out of      32   15%
    Number used as BUFGs:                        5
    Number used as BUFGCTRLs:                    0
  Number of IDELAYE2/IDELAYE2_FINEDELAYs:        0 out of     100    0%
  Number of ILOGICE2/ILOGICE3/ISERDESE2s:        0 out of     100    0%
  Number of ODELAYE2/ODELAYE2_FINEDELAYs:        0
  Number of OLOGICE2/OLOGICE3/OSERDESE2s:        2 out of     100    2%
    Number used as OLOGICE2s:                    2
    Number used as OLOGICE3s:                    0
    Number used as OSERDESE2s:                   0
  Number of PHASER_IN/PHASER_IN_PHYs:            0 out of       8    0%
  Number of PHASER_OUT/PHASER_OUT_PHYs:          0 out of       8    0%
  Number of BSCANs:                              0 out of       4    0%
  Number of BUFHCEs:                             0 out of      48    0%
  Number of BUFRs:                               0 out of       8    0%
  Number of CAPTUREs:                            0 out of       1    0%
  Number of DNA_PORTs:                           0 out of       1    0%
  Number of DSP48E1s:                            8 out of      80   10%
  Number of EFUSE_USRs:                          0 out of       1    0%
  Number of FRAME_ECCs:                          0 out of       1    0%
  Number of ICAPs:                               0 out of       2    0%
  Number of IDELAYCTRLs:                         0 out of       2    0%
  Number of IN_FIFOs:                            0 out of       8    0%
  Number of MMCME2_ADVs:                         1 out of       2   50%
  Number of OUT_FIFOs:                           0 out of       8    0%
  Number of PHASER_REFs:                         0 out of       2    0%
  Number of PHY_CONTROLs:                        0 out of       2    0%
  Number of PLLE2_ADVs:                          0 out of       2    0%
  Number of PS7s:                                1 out of       1  100%
  Number of STARTUPs:                            0 out of       1    0%
  Number of XADCs:                               0 out of       1    0%


Mapping completed.
See MAP report file "system_top_map.mrp" for details.
Problem encountered during the packing phase.

Design Summary
--------------
Number of errors   :   2
Number of warnings :  17
