Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.1 (win64) Build 2902540 Wed May 27 19:54:49 MDT 2020
| Date         : Sat Nov  7 11:25:50 2020
| Host         : LAPTOP-SIBN5NI1 running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file p8r2_divider_control_sets_placed.rpt
| Design       : p8r2_divider
| Device       : xc7z007s
-----------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |    28 |
|    Minimum number of control sets                        |    28 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |   193 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |    28 |
| >= 0 to < 4        |    27 |
| >= 4 to < 6        |     1 |
| >= 6 to < 8        |     0 |
| >= 8 to < 10       |     0 |
| >= 10 to < 12      |     0 |
| >= 12 to < 14      |     0 |
| >= 14 to < 16      |     0 |
| >= 16              |     0 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |               0 |            0 |
| No           | No                    | Yes                    |              31 |           28 |
| No           | Yes                   | No                     |               0 |            0 |
| Yes          | No                    | No                     |               0 |            0 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |               0 |            0 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+-------------------------------------+---------------+------------------+------------------+----------------+--------------+
|             Clock Signal            | Enable Signal | Set/Reset Signal | Slice Load Count | Bel Load Count | Bels / Slice |
+-------------------------------------+---------------+------------------+------------------+----------------+--------------+
|  dff_gen_label[21].dff_inst/Q_reg_0 |               | rst_IBUF         |                1 |              1 |         1.00 |
|  dff_gen_label[11].dff_inst/Q_reg_0 |               | rst_IBUF         |                1 |              1 |         1.00 |
|  dff_gen_label[10].dff_inst/Q_reg_0 |               | rst_IBUF         |                1 |              1 |         1.00 |
|  dff_gen_label[22].dff_inst/Q_reg_0 |               | rst_IBUF         |                1 |              1 |         1.00 |
|  dff_gen_label[20].dff_inst/Q_reg_0 |               | rst_IBUF         |                1 |              1 |         1.00 |
|  dff_gen_label[12].dff_inst/Q_reg_0 |               | rst_IBUF         |                1 |              1 |         1.00 |
|  dff_gen_label[25].dff_inst/Q_reg_0 |               | rst_IBUF         |                1 |              1 |         1.00 |
|  dff_gen_label[4].dff_inst/Q_reg_0  |               | rst_IBUF         |                1 |              1 |         1.00 |
|  dff_gen_label[24].dff_inst/Q_reg_0 |               | rst_IBUF         |                1 |              1 |         1.00 |
|  dff_gen_label[13].dff_inst/Q_reg_0 |               | rst_IBUF         |                1 |              1 |         1.00 |
|  dff_gen_label[3].dff_inst/Q_reg_0  |               | rst_IBUF         |                1 |              1 |         1.00 |
|  dff_gen_label[23].dff_inst/Q_reg_0 |               | rst_IBUF         |                1 |              1 |         1.00 |
|  dff_gen_label[2].dff_inst/Q_reg_0  |               | rst_IBUF         |                1 |              1 |         1.00 |
|  dff_gen_label[9].dff_inst/Q_reg_0  |               | rst_IBUF         |                1 |              1 |         1.00 |
|  dff_inst0/Q                        |               | rst_IBUF         |                1 |              1 |         1.00 |
|  dff_gen_label[7].dff_inst/Q_reg_0  |               | rst_IBUF         |                1 |              1 |         1.00 |
|  dff_gen_label[8].dff_inst/Q_reg_0  |               | rst_IBUF         |                1 |              1 |         1.00 |
|  dff_gen_label[14].dff_inst/Q_reg_0 |               | rst_IBUF         |                1 |              1 |         1.00 |
|  dff_gen_label[6].dff_inst/Q_reg_0  |               | rst_IBUF         |                1 |              1 |         1.00 |
|  dff_gen_label[5].dff_inst/Q_reg_0  |               | rst_IBUF         |                1 |              1 |         1.00 |
|  dff_gen_label[19].dff_inst/Q_reg_0 |               | rst_IBUF         |                1 |              1 |         1.00 |
|  dff_gen_label[17].dff_inst/Q_reg_0 |               | rst_IBUF         |                1 |              1 |         1.00 |
|  dff_gen_label[18].dff_inst/Q_reg_0 |               | rst_IBUF         |                1 |              1 |         1.00 |
|  dff_gen_label[16].dff_inst/Q_reg_0 |               | rst_IBUF         |                1 |              1 |         1.00 |
|  dff_gen_label[1].dff_inst/Q_reg_0  |               | rst_IBUF         |                1 |              1 |         1.00 |
|  dff_gen_label[15].dff_inst/Q_reg_0 |               | rst_IBUF         |                1 |              1 |         1.00 |
|  clk_IBUF_BUFG                      |               | rst_IBUF         |                1 |              1 |         1.00 |
|  dff_gen_label[26].dff_inst/CLK     |               | rst_IBUF         |                1 |              4 |         4.00 |
+-------------------------------------+---------------+------------------+------------------+----------------+--------------+


