{
  "Top": "pp_pipeline_accel",
  "RtlTop": "pp_pipeline_accel",
  "RtlPrefix": "",
  "RtlSubPrefix": "pp_pipeline_accel_",
  "SourceLanguage": "cpp",
  "HostMachineBits": "64",
  "FunctionProtocol": "ap_ctrl_chain",
  "ResetStyle": "control",
  "Target": {
    "Family": "zynquplus",
    "Device": "xck26",
    "Package": "-sfvc784",
    "Speed": "-2LV-c",
    "Triple": "fpga64-xilinx-none"
  },
  "Args": {
    "img_inp_y": {
      "index": "0",
      "direction": "in",
      "srcType": "ap_uint<64>*",
      "srcSize": "64",
      "hwRefs": [
        {
          "type": "interface",
          "interface": "m_axi_gmem1",
          "name": "",
          "usage": "data",
          "direction": "in"
        },
        {
          "type": "register",
          "interface": "s_axi_control",
          "name": "img_inp_y_1",
          "usage": "address",
          "direction": "in"
        },
        {
          "type": "register",
          "interface": "s_axi_control",
          "name": "img_inp_y_2",
          "usage": "address",
          "direction": "in"
        }
      ]
    },
    "img_inp_uv": {
      "index": "1",
      "direction": "in",
      "srcType": "ap_uint<64>*",
      "srcSize": "64",
      "hwRefs": [
        {
          "type": "interface",
          "interface": "m_axi_gmem2",
          "name": "",
          "usage": "data",
          "direction": "in"
        },
        {
          "type": "register",
          "interface": "s_axi_control",
          "name": "img_inp_uv_1",
          "usage": "address",
          "direction": "in"
        },
        {
          "type": "register",
          "interface": "s_axi_control",
          "name": "img_inp_uv_2",
          "usage": "address",
          "direction": "in"
        }
      ]
    },
    "img_out": {
      "index": "2",
      "direction": "out",
      "srcType": "ap_uint<64>*",
      "srcSize": "64",
      "hwRefs": [
        {
          "type": "interface",
          "interface": "m_axi_gmem3",
          "name": "",
          "usage": "data",
          "direction": "out"
        },
        {
          "type": "register",
          "interface": "s_axi_control",
          "name": "img_out_1",
          "usage": "address",
          "direction": "in"
        },
        {
          "type": "register",
          "interface": "s_axi_control",
          "name": "img_out_2",
          "usage": "address",
          "direction": "in"
        }
      ]
    },
    "params": {
      "index": "3",
      "direction": "in",
      "srcType": "float*",
      "srcSize": "32",
      "hwRefs": [
        {
          "type": "interface",
          "interface": "m_axi_gmem4",
          "name": "",
          "usage": "data",
          "direction": "in"
        },
        {
          "type": "register",
          "interface": "s_axi_control",
          "name": "params_1",
          "usage": "address",
          "direction": "in"
        },
        {
          "type": "register",
          "interface": "s_axi_control",
          "name": "params_2",
          "usage": "address",
          "direction": "in"
        }
      ]
    },
    "in_img_width": {
      "index": "4",
      "direction": "in",
      "srcType": "int",
      "srcSize": "32",
      "hwRefs": [{
          "type": "register",
          "interface": "s_axi_control",
          "name": "in_img_width",
          "usage": "data",
          "direction": "in"
        }]
    },
    "in_img_height": {
      "index": "5",
      "direction": "in",
      "srcType": "int",
      "srcSize": "32",
      "hwRefs": [{
          "type": "register",
          "interface": "s_axi_control",
          "name": "in_img_height",
          "usage": "data",
          "direction": "in"
        }]
    },
    "in_img_linestride": {
      "index": "6",
      "direction": "in",
      "srcType": "int",
      "srcSize": "32",
      "hwRefs": [{
          "type": "register",
          "interface": "s_axi_control",
          "name": "in_img_linestride",
          "usage": "data",
          "direction": "in"
        }]
    },
    "out_img_width": {
      "index": "7",
      "direction": "in",
      "srcType": "int",
      "srcSize": "32",
      "hwRefs": [{
          "type": "register",
          "interface": "s_axi_control",
          "name": "out_img_width",
          "usage": "data",
          "direction": "in"
        }]
    },
    "out_img_height": {
      "index": "8",
      "direction": "in",
      "srcType": "int",
      "srcSize": "32",
      "hwRefs": [{
          "type": "register",
          "interface": "s_axi_control",
          "name": "out_img_height",
          "usage": "data",
          "direction": "in"
        }]
    },
    "out_img_linestride": {
      "index": "9",
      "direction": "in",
      "srcType": "int",
      "srcSize": "32",
      "hwRefs": [{
          "type": "register",
          "interface": "s_axi_control",
          "name": "out_img_linestride",
          "usage": "data",
          "direction": "in"
        }]
    }
  },
  "HlsSolution": {
    "FlowTarget": "vitis",
    "ConfigTcl": [
      "config_interface -m_axi_latency=64",
      "config_interface -m_axi_alignment_byte_size=64",
      "config_interface -m_axi_max_widen_bitwidth=512",
      "config_interface -default_interface=kernel",
      "config_interface -m_axi_conservative_mode=1",
      "config_interface -m_axi_addr64=1",
      "config_interface -m_axi_auto_max_ports=0",
      "config_rtl -register_reset_num=3",
      "config_rtl -deadlock_detection=sim",
      "config_dataflow -strict_mode=warning",
      "config_export -format=xo",
      "config_export -ipname=pp_pipeline_accel"
    ],
    "DirectiveTcl": ["set_directive_top pp_pipeline_accel -name pp_pipeline_accel"],
    "ProfileOption": "0",
    "ProfileType": "none",
    "KernelName": "pp_pipeline_accel"
  },
  "ClockInfo": {
    "ClockName": "ap_clk",
    "ClockPeriod": "3.333",
    "Uncertainty": "0.89991",
    "IsCombinational": "0",
    "II": "8320324 ~ 8381117",
    "Latency": "8320332"
  },
  "Xdc": {"OocClocks": ["create_clock -name ap_clk -period 3.333 [get_ports ap_clk]"]},
  "Ipx": {
    "Vendor": "xilinx.com",
    "Library": "hls",
    "Name": "pp_pipeline_accel",
    "Version": "1.0",
    "DisplayName": "Pp_pipeline_accel",
    "Revision": "2112570556",
    "Description": "An IP generated by Vitis HLS",
    "Taxonomy": "\/VITIS_HLS_IP",
    "AutoFamilySupport": "",
    "ZipFile": "xilinx_com_hls_pp_pipeline_accel_1_0.zip"
  },
  "Files": {
    "CSource": ["\/everest\/siv_bkup\/deekshad\/pp_pipelineip\/k3\/kv260\/overlays\/examples\/smartcam\/xf_pp_pipeline_accel.cpp"],
    "Vhdl": [
      "impl\/vhdl\/pp_pipeline_accel_addrbound.vhd",
      "impl\/vhdl\/pp_pipeline_accel_Array2xfMat_64_0_2160_3840_1_s.vhd",
      "impl\/vhdl\/pp_pipeline_accel_Array2xfMat_64_6_1080_1920_1_s.vhd",
      "impl\/vhdl\/pp_pipeline_accel_Axi2AxiStream.vhd",
      "impl\/vhdl\/pp_pipeline_accel_Axi2AxiStream_1.vhd",
      "impl\/vhdl\/pp_pipeline_accel_Axi2AxiStream_1_Pipeline_VITIS_LOOP_1028_1.vhd",
      "impl\/vhdl\/pp_pipeline_accel_Axi2AxiStream_Pipeline_VITIS_LOOP_1028_1.vhd",
      "impl\/vhdl\/pp_pipeline_accel_Axi2Mat.vhd",
      "impl\/vhdl\/pp_pipeline_accel_Axi2Mat_1.vhd",
      "impl\/vhdl\/pp_pipeline_accel_Axi2Mat_Block_entry1_proc.vhd",
      "impl\/vhdl\/pp_pipeline_accel_Axi2Mat_Block_entry3_proc.vhd",
      "impl\/vhdl\/pp_pipeline_accel_AxiStream2Axi.vhd",
      "impl\/vhdl\/pp_pipeline_accel_AxiStream2Axi_Pipeline_MMIterOutLoop2.vhd",
      "impl\/vhdl\/pp_pipeline_accel_AxiStream2Mat.vhd",
      "impl\/vhdl\/pp_pipeline_accel_AxiStream2Mat_1.vhd",
      "impl\/vhdl\/pp_pipeline_accel_AxiStream2MatStream_2_1.vhd",
      "impl\/vhdl\/pp_pipeline_accel_AxiStream2MatStream_2_1_Pipeline_MMIterInLoopRow.vhd",
      "impl\/vhdl\/pp_pipeline_accel_AxiStream2MatStream_2_Pipeline_MMIterInLoopRow.vhd",
      "impl\/vhdl\/pp_pipeline_accel_AxiStream2MatStream_2_s.vhd",
      "impl\/vhdl\/pp_pipeline_accel_Block_entry20_proc.vhd",
      "impl\/vhdl\/pp_pipeline_accel_Block_entry2022_proc.vhd",
      "impl\/vhdl\/pp_pipeline_accel_control_s_axi.vhd",
      "impl\/vhdl\/pp_pipeline_accel_entry_proc.vhd",
      "impl\/vhdl\/pp_pipeline_accel_entry_proc8.vhd",
      "impl\/vhdl\/pp_pipeline_accel_entry_proc9.vhd",
      "impl\/vhdl\/pp_pipeline_accel_entry_proc10.vhd",
      "impl\/vhdl\/pp_pipeline_accel_entry_proc11.vhd",
      "impl\/vhdl\/pp_pipeline_accel_fifo_w4_d2_S.vhd",
      "impl\/vhdl\/pp_pipeline_accel_fifo_w4_d2_S_x.vhd",
      "impl\/vhdl\/pp_pipeline_accel_fifo_w5_d2_S.vhd",
      "impl\/vhdl\/pp_pipeline_accel_fifo_w8_d2_S.vhd",
      "impl\/vhdl\/pp_pipeline_accel_fifo_w11_d2_S.vhd",
      "impl\/vhdl\/pp_pipeline_accel_fifo_w11_d2_S_x.vhd",
      "impl\/vhdl\/pp_pipeline_accel_fifo_w11_d3_S.vhd",
      "impl\/vhdl\/pp_pipeline_accel_fifo_w11_d3_S_x.vhd",
      "impl\/vhdl\/pp_pipeline_accel_fifo_w16_d2_S.vhd",
      "impl\/vhdl\/pp_pipeline_accel_fifo_w16_d2_S_x.vhd",
      "impl\/vhdl\/pp_pipeline_accel_fifo_w16_d2_S_x0.vhd",
      "impl\/vhdl\/pp_pipeline_accel_fifo_w16_d3_S.vhd",
      "impl\/vhdl\/pp_pipeline_accel_fifo_w16_d3_S_x.vhd",
      "impl\/vhdl\/pp_pipeline_accel_fifo_w16_d3840_A.vhd",
      "impl\/vhdl\/pp_pipeline_accel_fifo_w19_d2_S.vhd",
      "impl\/vhdl\/pp_pipeline_accel_fifo_w24_d2_S.vhd",
      "impl\/vhdl\/pp_pipeline_accel_fifo_w32_d2_S.vhd",
      "impl\/vhdl\/pp_pipeline_accel_fifo_w32_d2_S_x.vhd",
      "impl\/vhdl\/pp_pipeline_accel_fifo_w32_d3_S.vhd",
      "impl\/vhdl\/pp_pipeline_accel_fifo_w32_d3_S_x.vhd",
      "impl\/vhdl\/pp_pipeline_accel_fifo_w32_d3_S_x0.vhd",
      "impl\/vhdl\/pp_pipeline_accel_fifo_w32_d4_S.vhd",
      "impl\/vhdl\/pp_pipeline_accel_fifo_w32_d6_S.vhd",
      "impl\/vhdl\/pp_pipeline_accel_fifo_w32_d7_S.vhd",
      "impl\/vhdl\/pp_pipeline_accel_fifo_w64_d2_S.vhd",
      "impl\/vhdl\/pp_pipeline_accel_fifo_w64_d2_S_x.vhd",
      "impl\/vhdl\/pp_pipeline_accel_fifo_w64_d2_S_x0.vhd",
      "impl\/vhdl\/pp_pipeline_accel_fifo_w64_d5_S.vhd",
      "impl\/vhdl\/pp_pipeline_accel_fifo_w64_d7_S.vhd",
      "impl\/vhdl\/pp_pipeline_accel_flow_control_loop_pipe_sequential_init.vhd",
      "impl\/vhdl\/pp_pipeline_accel_fpext_32ns_64_2_no_dsp_1.vhd",
      "impl\/vhdl\/pp_pipeline_accel_gmem1_m_axi.vhd",
      "impl\/vhdl\/pp_pipeline_accel_gmem2_m_axi.vhd",
      "impl\/vhdl\/pp_pipeline_accel_gmem3_m_axi.vhd",
      "impl\/vhdl\/pp_pipeline_accel_gmem4_m_axi.vhd",
      "impl\/vhdl\/pp_pipeline_accel_KernNv122bgr_0_6_9_2160_3840_1_1_1_5_9_Pipeline_ColLoop.vhd",
      "impl\/vhdl\/pp_pipeline_accel_KernNv122bgr_0_6_9_2160_3840_1_1_1_5_9_Pipeline_VITIS_LOOP_4244_1.vhd",
      "impl\/vhdl\/pp_pipeline_accel_KernNv122bgr_0_6_9_2160_3840_1_1_1_5_9_s.vhd",
      "impl\/vhdl\/pp_pipeline_accel_last_blk_pxl_width.vhd",
      "impl\/vhdl\/pp_pipeline_accel_last_blk_pxl_width_1.vhd",
      "impl\/vhdl\/pp_pipeline_accel_last_blk_pxl_width_2.vhd",
      "impl\/vhdl\/pp_pipeline_accel_mac_muladd_8ns_13ns_15ns_21_4_1.vhd",
      "impl\/vhdl\/pp_pipeline_accel_mac_muladd_8s_10ns_21ns_22_4_1.vhd",
      "impl\/vhdl\/pp_pipeline_accel_mac_muladd_8s_15ns_21ns_23_4_1.vhd",
      "impl\/vhdl\/pp_pipeline_accel_mac_muladd_8s_15s_21ns_23_4_1.vhd",
      "impl\/vhdl\/pp_pipeline_accel_mac_muladd_8s_16s_23s_24_4_1.vhd",
      "impl\/vhdl\/pp_pipeline_accel_mac_muladd_12ns_9s_21s_22_4_1.vhd",
      "impl\/vhdl\/pp_pipeline_accel_mac_muladd_12ns_10s_22s_23_4_1.vhd",
      "impl\/vhdl\/pp_pipeline_accel_Mat2Axi.vhd",
      "impl\/vhdl\/pp_pipeline_accel_Mat2Axi_Block_entry3_proc.vhd",
      "impl\/vhdl\/pp_pipeline_accel_Mat2Axi_Block_entry35_proc.vhd",
      "impl\/vhdl\/pp_pipeline_accel_Mat2AxiStream.vhd",
      "impl\/vhdl\/pp_pipeline_accel_MatStream2AxiStream_2_Pipeline_MMIterOutRow_MMIterOutCol.vhd",
      "impl\/vhdl\/pp_pipeline_accel_MatStream2AxiStream_2_s.vhd",
      "impl\/vhdl\/pp_pipeline_accel_mul_9s_8s_17_1_1.vhd",
      "impl\/vhdl\/pp_pipeline_accel_mul_31ns_21ns_52_2_1.vhd",
      "impl\/vhdl\/pp_pipeline_accel_mul_32s_32s_32_2_1.vhd",
      "impl\/vhdl\/pp_pipeline_accel_mul_48ns_42s_74_5_0.vhd",
      "impl\/vhdl\/pp_pipeline_accel_mul_mul_11ns_11ns_22_3_1.vhd",
      "impl\/vhdl\/pp_pipeline_accel_mul_mul_11ns_11ns_22_4_1.vhd",
      "impl\/vhdl\/pp_pipeline_accel_mul_mul_12ns_9s_21_4_1.vhd",
      "impl\/vhdl\/pp_pipeline_accel_mul_mul_12ns_12ns_24_4_1.vhd",
      "impl\/vhdl\/pp_pipeline_accel_mul_mul_16ns_11ns_27_3_1.vhd",
      "impl\/vhdl\/pp_pipeline_accel_mul_mul_16ns_16ns_32_3_1.vhd",
      "impl\/vhdl\/pp_pipeline_accel_mul_mul_16ns_16ns_32_4_1.vhd",
      "impl\/vhdl\/pp_pipeline_accel_mul_mul_20ns_11ns_31_4_1.vhd",
      "impl\/vhdl\/pp_pipeline_accel_nv122bgr_0_6_9_2160_3840_1_1_s.vhd",
      "impl\/vhdl\/pp_pipeline_accel_preProcess_9_9_720_720_1_8_8_8_4_8_8_Pipeline_VITIS_LOOP_49_1.vhd",
      "impl\/vhdl\/pp_pipeline_accel_preProcess_9_9_720_720_1_8_8_8_4_8_8_Pipeline_VITIS_LOOP_115_1.vhd",
      "impl\/vhdl\/pp_pipeline_accel_preProcess_9_9_720_720_1_8_8_8_4_8_8_s.vhd",
      "impl\/vhdl\/pp_pipeline_accel_resize_1_9_2160_3840_720_720_1_9_s.vhd",
      "impl\/vhdl\/pp_pipeline_accel_resizeNNBilinear_9_2160_3840_1_720_720_1_9_Pipeline_VITIS_LOOP_394_5.vhd",
      "impl\/vhdl\/pp_pipeline_accel_resizeNNBilinear_9_2160_3840_1_720_720_1_9_s.vhd",
      "impl\/vhdl\/pp_pipeline_accel_resizeNNBilinear_9_2160_3840_1_720_720_1_9_s_line_buffer_V_RAM_1WNR_AUTO_1R1W.vhd",
      "impl\/vhdl\/pp_pipeline_accel_resizeNNBilinear_Pipeline_VITIS_LOOP_337_1_VITIS_LOOP_342_2.vhd",
      "impl\/vhdl\/pp_pipeline_accel_scaleCompute_17_42_20_48_16_1_s.vhd",
      "impl\/vhdl\/pp_pipeline_accel_start_for_AxiStream2Mat_1_U0.vhd",
      "impl\/vhdl\/pp_pipeline_accel_start_for_AxiStream2Mat_U0.vhd",
      "impl\/vhdl\/pp_pipeline_accel_start_for_nv122bgr_0_6_9_2160_3840_1_1_U0.vhd",
      "impl\/vhdl\/pp_pipeline_accel_udiv_64ns_16ns_64_68_seq_1.vhd",
      "impl\/vhdl\/pp_pipeline_accel_xfMat2Array_64_9_720_720_1_1_s.vhd",
      "impl\/vhdl\/pp_pipeline_accel_xfUDivResize.vhd",
      "impl\/vhdl\/pp_pipeline_accel.vhd"
    ],
    "Verilog": [
      "impl\/verilog\/pp_pipeline_accel_addrbound.v",
      "impl\/verilog\/pp_pipeline_accel_Array2xfMat_64_0_2160_3840_1_s.v",
      "impl\/verilog\/pp_pipeline_accel_Array2xfMat_64_6_1080_1920_1_s.v",
      "impl\/verilog\/pp_pipeline_accel_Axi2AxiStream.v",
      "impl\/verilog\/pp_pipeline_accel_Axi2AxiStream_1.v",
      "impl\/verilog\/pp_pipeline_accel_Axi2AxiStream_1_Pipeline_VITIS_LOOP_1028_1.v",
      "impl\/verilog\/pp_pipeline_accel_Axi2AxiStream_Pipeline_VITIS_LOOP_1028_1.v",
      "impl\/verilog\/pp_pipeline_accel_Axi2Mat.v",
      "impl\/verilog\/pp_pipeline_accel_Axi2Mat_1.v",
      "impl\/verilog\/pp_pipeline_accel_Axi2Mat_Block_entry1_proc.v",
      "impl\/verilog\/pp_pipeline_accel_Axi2Mat_Block_entry3_proc.v",
      "impl\/verilog\/pp_pipeline_accel_AxiStream2Axi.v",
      "impl\/verilog\/pp_pipeline_accel_AxiStream2Axi_Pipeline_MMIterOutLoop2.v",
      "impl\/verilog\/pp_pipeline_accel_AxiStream2Mat.v",
      "impl\/verilog\/pp_pipeline_accel_AxiStream2Mat_1.v",
      "impl\/verilog\/pp_pipeline_accel_AxiStream2MatStream_2_1.v",
      "impl\/verilog\/pp_pipeline_accel_AxiStream2MatStream_2_1_Pipeline_MMIterInLoopRow.v",
      "impl\/verilog\/pp_pipeline_accel_AxiStream2MatStream_2_Pipeline_MMIterInLoopRow.v",
      "impl\/verilog\/pp_pipeline_accel_AxiStream2MatStream_2_s.v",
      "impl\/verilog\/pp_pipeline_accel_Block_entry20_proc.v",
      "impl\/verilog\/pp_pipeline_accel_Block_entry2022_proc.v",
      "impl\/verilog\/pp_pipeline_accel_control_s_axi.v",
      "impl\/verilog\/pp_pipeline_accel_entry_proc.v",
      "impl\/verilog\/pp_pipeline_accel_entry_proc8.v",
      "impl\/verilog\/pp_pipeline_accel_entry_proc9.v",
      "impl\/verilog\/pp_pipeline_accel_entry_proc10.v",
      "impl\/verilog\/pp_pipeline_accel_entry_proc11.v",
      "impl\/verilog\/pp_pipeline_accel_fifo_w4_d2_S.v",
      "impl\/verilog\/pp_pipeline_accel_fifo_w4_d2_S_x.v",
      "impl\/verilog\/pp_pipeline_accel_fifo_w5_d2_S.v",
      "impl\/verilog\/pp_pipeline_accel_fifo_w8_d2_S.v",
      "impl\/verilog\/pp_pipeline_accel_fifo_w11_d2_S.v",
      "impl\/verilog\/pp_pipeline_accel_fifo_w11_d2_S_x.v",
      "impl\/verilog\/pp_pipeline_accel_fifo_w11_d3_S.v",
      "impl\/verilog\/pp_pipeline_accel_fifo_w11_d3_S_x.v",
      "impl\/verilog\/pp_pipeline_accel_fifo_w16_d2_S.v",
      "impl\/verilog\/pp_pipeline_accel_fifo_w16_d2_S_x.v",
      "impl\/verilog\/pp_pipeline_accel_fifo_w16_d2_S_x0.v",
      "impl\/verilog\/pp_pipeline_accel_fifo_w16_d3_S.v",
      "impl\/verilog\/pp_pipeline_accel_fifo_w16_d3_S_x.v",
      "impl\/verilog\/pp_pipeline_accel_fifo_w16_d3840_A.v",
      "impl\/verilog\/pp_pipeline_accel_fifo_w19_d2_S.v",
      "impl\/verilog\/pp_pipeline_accel_fifo_w24_d2_S.v",
      "impl\/verilog\/pp_pipeline_accel_fifo_w32_d2_S.v",
      "impl\/verilog\/pp_pipeline_accel_fifo_w32_d2_S_x.v",
      "impl\/verilog\/pp_pipeline_accel_fifo_w32_d3_S.v",
      "impl\/verilog\/pp_pipeline_accel_fifo_w32_d3_S_x.v",
      "impl\/verilog\/pp_pipeline_accel_fifo_w32_d3_S_x0.v",
      "impl\/verilog\/pp_pipeline_accel_fifo_w32_d4_S.v",
      "impl\/verilog\/pp_pipeline_accel_fifo_w32_d6_S.v",
      "impl\/verilog\/pp_pipeline_accel_fifo_w32_d7_S.v",
      "impl\/verilog\/pp_pipeline_accel_fifo_w64_d2_S.v",
      "impl\/verilog\/pp_pipeline_accel_fifo_w64_d2_S_x.v",
      "impl\/verilog\/pp_pipeline_accel_fifo_w64_d2_S_x0.v",
      "impl\/verilog\/pp_pipeline_accel_fifo_w64_d5_S.v",
      "impl\/verilog\/pp_pipeline_accel_fifo_w64_d7_S.v",
      "impl\/verilog\/pp_pipeline_accel_flow_control_loop_pipe_sequential_init.v",
      "impl\/verilog\/pp_pipeline_accel_fpext_32ns_64_2_no_dsp_1.v",
      "impl\/verilog\/pp_pipeline_accel_gmem1_m_axi.v",
      "impl\/verilog\/pp_pipeline_accel_gmem2_m_axi.v",
      "impl\/verilog\/pp_pipeline_accel_gmem3_m_axi.v",
      "impl\/verilog\/pp_pipeline_accel_gmem4_m_axi.v",
      "impl\/verilog\/pp_pipeline_accel_hls_deadlock_detection_unit.v",
      "impl\/verilog\/pp_pipeline_accel_hls_deadlock_detector.vh",
      "impl\/verilog\/pp_pipeline_accel_hls_deadlock_report_unit.vh",
      "impl\/verilog\/pp_pipeline_accel_KernNv122bgr_0_6_9_2160_3840_1_1_1_5_9_Pipeline_ColLoop.v",
      "impl\/verilog\/pp_pipeline_accel_KernNv122bgr_0_6_9_2160_3840_1_1_1_5_9_Pipeline_VITIS_LOOP_4244_1.v",
      "impl\/verilog\/pp_pipeline_accel_KernNv122bgr_0_6_9_2160_3840_1_1_1_5_9_s.v",
      "impl\/verilog\/pp_pipeline_accel_last_blk_pxl_width.v",
      "impl\/verilog\/pp_pipeline_accel_last_blk_pxl_width_1.v",
      "impl\/verilog\/pp_pipeline_accel_last_blk_pxl_width_2.v",
      "impl\/verilog\/pp_pipeline_accel_mac_muladd_8ns_13ns_15ns_21_4_1.v",
      "impl\/verilog\/pp_pipeline_accel_mac_muladd_8s_10ns_21ns_22_4_1.v",
      "impl\/verilog\/pp_pipeline_accel_mac_muladd_8s_15ns_21ns_23_4_1.v",
      "impl\/verilog\/pp_pipeline_accel_mac_muladd_8s_15s_21ns_23_4_1.v",
      "impl\/verilog\/pp_pipeline_accel_mac_muladd_8s_16s_23s_24_4_1.v",
      "impl\/verilog\/pp_pipeline_accel_mac_muladd_12ns_9s_21s_22_4_1.v",
      "impl\/verilog\/pp_pipeline_accel_mac_muladd_12ns_10s_22s_23_4_1.v",
      "impl\/verilog\/pp_pipeline_accel_Mat2Axi.v",
      "impl\/verilog\/pp_pipeline_accel_Mat2Axi_Block_entry3_proc.v",
      "impl\/verilog\/pp_pipeline_accel_Mat2Axi_Block_entry35_proc.v",
      "impl\/verilog\/pp_pipeline_accel_Mat2AxiStream.v",
      "impl\/verilog\/pp_pipeline_accel_MatStream2AxiStream_2_Pipeline_MMIterOutRow_MMIterOutCol.v",
      "impl\/verilog\/pp_pipeline_accel_MatStream2AxiStream_2_s.v",
      "impl\/verilog\/pp_pipeline_accel_mul_9s_8s_17_1_1.v",
      "impl\/verilog\/pp_pipeline_accel_mul_31ns_21ns_52_2_1.v",
      "impl\/verilog\/pp_pipeline_accel_mul_32s_32s_32_2_1.v",
      "impl\/verilog\/pp_pipeline_accel_mul_48ns_42s_74_5_0.v",
      "impl\/verilog\/pp_pipeline_accel_mul_mul_11ns_11ns_22_3_1.v",
      "impl\/verilog\/pp_pipeline_accel_mul_mul_11ns_11ns_22_4_1.v",
      "impl\/verilog\/pp_pipeline_accel_mul_mul_12ns_9s_21_4_1.v",
      "impl\/verilog\/pp_pipeline_accel_mul_mul_12ns_12ns_24_4_1.v",
      "impl\/verilog\/pp_pipeline_accel_mul_mul_16ns_11ns_27_3_1.v",
      "impl\/verilog\/pp_pipeline_accel_mul_mul_16ns_16ns_32_3_1.v",
      "impl\/verilog\/pp_pipeline_accel_mul_mul_16ns_16ns_32_4_1.v",
      "impl\/verilog\/pp_pipeline_accel_mul_mul_20ns_11ns_31_4_1.v",
      "impl\/verilog\/pp_pipeline_accel_nv122bgr_0_6_9_2160_3840_1_1_s.v",
      "impl\/verilog\/pp_pipeline_accel_preProcess_9_9_720_720_1_8_8_8_4_8_8_Pipeline_VITIS_LOOP_49_1.v",
      "impl\/verilog\/pp_pipeline_accel_preProcess_9_9_720_720_1_8_8_8_4_8_8_Pipeline_VITIS_LOOP_115_1.v",
      "impl\/verilog\/pp_pipeline_accel_preProcess_9_9_720_720_1_8_8_8_4_8_8_s.v",
      "impl\/verilog\/pp_pipeline_accel_resize_1_9_2160_3840_720_720_1_9_s.v",
      "impl\/verilog\/pp_pipeline_accel_resizeNNBilinear_9_2160_3840_1_720_720_1_9_Pipeline_VITIS_LOOP_394_5.v",
      "impl\/verilog\/pp_pipeline_accel_resizeNNBilinear_9_2160_3840_1_720_720_1_9_s.v",
      "impl\/verilog\/pp_pipeline_accel_resizeNNBilinear_9_2160_3840_1_720_720_1_9_s_line_buffer_V_RAM_1WNR_AUTO_1R1W.v",
      "impl\/verilog\/pp_pipeline_accel_resizeNNBilinear_Pipeline_VITIS_LOOP_337_1_VITIS_LOOP_342_2.v",
      "impl\/verilog\/pp_pipeline_accel_scaleCompute_17_42_20_48_16_1_s.v",
      "impl\/verilog\/pp_pipeline_accel_start_for_AxiStream2Mat_1_U0.v",
      "impl\/verilog\/pp_pipeline_accel_start_for_AxiStream2Mat_U0.v",
      "impl\/verilog\/pp_pipeline_accel_start_for_nv122bgr_0_6_9_2160_3840_1_1_U0.v",
      "impl\/verilog\/pp_pipeline_accel_udiv_64ns_16ns_64_68_seq_1.v",
      "impl\/verilog\/pp_pipeline_accel_xfMat2Array_64_9_720_720_1_1_s.v",
      "impl\/verilog\/pp_pipeline_accel_xfUDivResize.v",
      "impl\/verilog\/pp_pipeline_accel.v"
    ],
    "SwDriver": [
      "impl\/misc\/drivers\/pp_pipeline_accel_v1_0\/data\/pp_pipeline_accel.mdd",
      "impl\/misc\/drivers\/pp_pipeline_accel_v1_0\/data\/pp_pipeline_accel.tcl",
      "impl\/misc\/drivers\/pp_pipeline_accel_v1_0\/src\/Makefile",
      "impl\/misc\/drivers\/pp_pipeline_accel_v1_0\/src\/xpp_pipeline_accel.c",
      "impl\/misc\/drivers\/pp_pipeline_accel_v1_0\/src\/xpp_pipeline_accel.h",
      "impl\/misc\/drivers\/pp_pipeline_accel_v1_0\/src\/xpp_pipeline_accel_hw.h",
      "impl\/misc\/drivers\/pp_pipeline_accel_v1_0\/src\/xpp_pipeline_accel_linux.c",
      "impl\/misc\/drivers\/pp_pipeline_accel_v1_0\/src\/xpp_pipeline_accel_sinit.c"
    ],
    "IpMisc": ["impl\/misc\/logo.png"],
    "Subcore": ["impl\/misc\/pp_pipeline_accel_fpext_32ns_64_2_no_dsp_1_ip.tcl"],
    "CsynthXml": "syn\/report\/csynth.xml",
    "DebugDir": ".debug",
    "KernelXml": "..\/kernel.xml",
    "Xo": "impl\/export.xo",
    "XoHlsDir": "impl\/misc\/hls_files",
    "ProtoInst": [".debug\/pp_pipeline_accel.protoinst"]
  },
  "SubcoreInfo": {
    "HasXpmMemory": false,
    "HasClockedDsp": false,
    "Ip": [{
        "Name": "pp_pipeline_accel_fpext_32ns_64_2_no_dsp_1_ip",
        "Vlnv": "xilinx.com:ip:floating_point:7.1",
        "Params": "CONFIG.a_precision_type Single CONFIG.a_tuser_width 1 CONFIG.add_sub_value Both CONFIG.b_tuser_width 1 CONFIG.c_a_exponent_width 8 CONFIG.c_a_fraction_width 24 CONFIG.c_compare_operation Programmable CONFIG.c_has_divide_by_zero false CONFIG.c_has_invalid_op false CONFIG.c_has_overflow false CONFIG.c_has_underflow false CONFIG.c_latency 0 CONFIG.c_mult_usage No_Usage CONFIG.c_optimization Speed_Optimized CONFIG.c_rate 1 CONFIG.c_result_exponent_width 11 CONFIG.c_result_fraction_width 53 CONFIG.component_name pp_pipeline_accel_fpext_32ns_64_2_no_dsp_1_ip CONFIG.flow_control NonBlocking CONFIG.has_a_tlast false CONFIG.has_a_tuser false CONFIG.has_aclken false CONFIG.has_aresetn false CONFIG.has_b_tlast false CONFIG.has_b_tuser false CONFIG.has_operation_tlast false CONFIG.has_operation_tuser false CONFIG.has_result_tready false CONFIG.maximum_latency false CONFIG.operation_tuser_width 1 CONFIG.operation_type Float_to_Float CONFIG.result_precision_type Double CONFIG.result_tlast_behv Null"
      }]
  },
  "Interfaces": {
    "s_axi_control": {
      "type": "axi4lite",
      "busTypeName": "aximm",
      "mode": "slave",
      "dataWidth": "32",
      "addrWidth": "7",
      "portPrefix": "s_axi_control_",
      "paramPrefix": "C_S_AXI_CONTROL_",
      "offsetMasterName": "m_axi_gmem4",
      "ports": [
        "s_axi_control_ARADDR",
        "s_axi_control_ARREADY",
        "s_axi_control_ARVALID",
        "s_axi_control_AWADDR",
        "s_axi_control_AWREADY",
        "s_axi_control_AWVALID",
        "s_axi_control_BREADY",
        "s_axi_control_BRESP",
        "s_axi_control_BVALID",
        "s_axi_control_RDATA",
        "s_axi_control_RREADY",
        "s_axi_control_RRESP",
        "s_axi_control_RVALID",
        "s_axi_control_WDATA",
        "s_axi_control_WREADY",
        "s_axi_control_WSTRB",
        "s_axi_control_WVALID"
      ],
      "registers": [
        {
          "offset": "0x00",
          "name": "CTRL",
          "access": "RW",
          "description": "Control signals",
          "range": "32",
          "fields": [
            {
              "offset": "0",
              "width": "1",
              "name": "AP_START",
              "access": "RW",
              "description": "Control signal Register for 'ap_start'."
            },
            {
              "offset": "1",
              "width": "1",
              "name": "AP_DONE",
              "access": "R",
              "description": "Control signal Register for 'ap_done'."
            },
            {
              "offset": "2",
              "width": "1",
              "name": "AP_IDLE",
              "access": "R",
              "description": "Control signal Register for 'ap_idle'."
            },
            {
              "offset": "3",
              "width": "1",
              "name": "AP_READY",
              "access": "R",
              "description": "Control signal Register for 'ap_ready'."
            },
            {
              "offset": "4",
              "width": "1",
              "name": "AP_CONTINUE",
              "access": "R",
              "description": "Control signal Register for 'ap_continue'."
            },
            {
              "offset": "5",
              "width": "2",
              "name": "RESERVED_1",
              "access": "R",
              "description": "Reserved.  0s on read."
            },
            {
              "offset": "7",
              "width": "1",
              "name": "AUTO_RESTART",
              "access": "RW",
              "description": "Control signal Register for 'auto_restart'."
            },
            {
              "offset": "8",
              "width": "1",
              "name": "RESERVED_2",
              "access": "R",
              "description": "Reserved.  0s on read."
            },
            {
              "offset": "9",
              "width": "1",
              "name": "INTERRUPT",
              "access": "R",
              "description": "Control signal Register for 'interrupt'."
            },
            {
              "offset": "10",
              "width": "22",
              "name": "RESERVED_3",
              "access": "R",
              "description": "Reserved.  0s on read."
            }
          ]
        },
        {
          "offset": "0x04",
          "name": "GIER",
          "access": "RW",
          "description": "Global Interrupt Enable Register",
          "range": "32",
          "fields": [
            {
              "offset": "0",
              "width": "1",
              "name": "Enable",
              "access": "RW",
              "description": "Master enable for the device interrupt output to the system interrupt controller: 0 = Disabled, 1 = Enabled"
            },
            {
              "offset": "1",
              "width": "31",
              "name": "RESERVED",
              "access": "R",
              "description": "Reserved.  0s on read."
            }
          ]
        },
        {
          "offset": "0x08",
          "name": "IP_IER",
          "access": "RW",
          "description": "IP Interrupt Enable Register",
          "range": "32",
          "fields": [
            {
              "offset": "0",
              "width": "1",
              "name": "CHAN0_INT_EN",
              "access": "RW",
              "description": "Enable Channel 0 (ap_done) Interrupt.  0 = Disabled, 1 = Enabled."
            },
            {
              "offset": "1",
              "width": "1",
              "name": "CHAN1_INT_EN",
              "access": "RW",
              "description": "Enable Channel 1 (ap_ready) Interrupt.  0 = Disabled, 1 = Enabled."
            },
            {
              "offset": "2",
              "width": "30",
              "name": "RESERVED_0",
              "access": "R",
              "description": "Reserved.  0s on read."
            }
          ]
        },
        {
          "offset": "0x0c",
          "name": "IP_ISR",
          "access": "RW",
          "description": "IP Interrupt Status Register",
          "range": "32",
          "fields": [
            {
              "offset": "0",
              "width": "1",
              "name": "CHAN0_INT_ST",
              "access": "R",
              "description": "Channel 0 (ap_done) Interrupt Status. 0 = No Channel 0 interrupt, 1 = Channel 0 interrupt."
            },
            {
              "offset": "1",
              "width": "1",
              "name": "CHAN1_INT_ST",
              "access": "R",
              "description": "Channel 1 (ap_ready) Interrupt Status. 0 = No Channel 1 interrupt, 1 = Channel 1 interrupt."
            },
            {
              "offset": "2",
              "width": "30",
              "name": "RESERVED_0",
              "access": "R",
              "description": "Reserved.  0s on read."
            }
          ]
        },
        {
          "offset": "0x10",
          "name": "img_inp_y_1",
          "access": "W",
          "description": "Data signal of img_inp_y",
          "range": "32",
          "fields": [{
              "offset": "0",
              "width": "32",
              "name": "img_inp_y",
              "access": "W",
              "description": "Bit 31 to 0 of img_inp_y"
            }]
        },
        {
          "offset": "0x14",
          "name": "img_inp_y_2",
          "access": "W",
          "description": "Data signal of img_inp_y",
          "range": "32",
          "fields": [{
              "offset": "0",
              "width": "32",
              "name": "img_inp_y",
              "access": "W",
              "description": "Bit 63 to 32 of img_inp_y"
            }]
        },
        {
          "offset": "0x1c",
          "name": "img_inp_uv_1",
          "access": "W",
          "description": "Data signal of img_inp_uv",
          "range": "32",
          "fields": [{
              "offset": "0",
              "width": "32",
              "name": "img_inp_uv",
              "access": "W",
              "description": "Bit 31 to 0 of img_inp_uv"
            }]
        },
        {
          "offset": "0x20",
          "name": "img_inp_uv_2",
          "access": "W",
          "description": "Data signal of img_inp_uv",
          "range": "32",
          "fields": [{
              "offset": "0",
              "width": "32",
              "name": "img_inp_uv",
              "access": "W",
              "description": "Bit 63 to 32 of img_inp_uv"
            }]
        },
        {
          "offset": "0x28",
          "name": "img_out_1",
          "access": "W",
          "description": "Data signal of img_out",
          "range": "32",
          "fields": [{
              "offset": "0",
              "width": "32",
              "name": "img_out",
              "access": "W",
              "description": "Bit 31 to 0 of img_out"
            }]
        },
        {
          "offset": "0x2c",
          "name": "img_out_2",
          "access": "W",
          "description": "Data signal of img_out",
          "range": "32",
          "fields": [{
              "offset": "0",
              "width": "32",
              "name": "img_out",
              "access": "W",
              "description": "Bit 63 to 32 of img_out"
            }]
        },
        {
          "offset": "0x34",
          "name": "params_1",
          "access": "W",
          "description": "Data signal of params",
          "range": "32",
          "fields": [{
              "offset": "0",
              "width": "32",
              "name": "params",
              "access": "W",
              "description": "Bit 31 to 0 of params"
            }]
        },
        {
          "offset": "0x38",
          "name": "params_2",
          "access": "W",
          "description": "Data signal of params",
          "range": "32",
          "fields": [{
              "offset": "0",
              "width": "32",
              "name": "params",
              "access": "W",
              "description": "Bit 63 to 32 of params"
            }]
        },
        {
          "offset": "0x40",
          "name": "in_img_width",
          "access": "W",
          "description": "Data signal of in_img_width",
          "range": "32",
          "fields": [{
              "offset": "0",
              "width": "32",
              "name": "in_img_width",
              "access": "W",
              "description": "Bit 31 to 0 of in_img_width"
            }]
        },
        {
          "offset": "0x48",
          "name": "in_img_height",
          "access": "W",
          "description": "Data signal of in_img_height",
          "range": "32",
          "fields": [{
              "offset": "0",
              "width": "32",
              "name": "in_img_height",
              "access": "W",
              "description": "Bit 31 to 0 of in_img_height"
            }]
        },
        {
          "offset": "0x50",
          "name": "in_img_linestride",
          "access": "W",
          "description": "Data signal of in_img_linestride",
          "range": "32",
          "fields": [{
              "offset": "0",
              "width": "32",
              "name": "in_img_linestride",
              "access": "W",
              "description": "Bit 31 to 0 of in_img_linestride"
            }]
        },
        {
          "offset": "0x58",
          "name": "out_img_width",
          "access": "W",
          "description": "Data signal of out_img_width",
          "range": "32",
          "fields": [{
              "offset": "0",
              "width": "32",
              "name": "out_img_width",
              "access": "W",
              "description": "Bit 31 to 0 of out_img_width"
            }]
        },
        {
          "offset": "0x60",
          "name": "out_img_height",
          "access": "W",
          "description": "Data signal of out_img_height",
          "range": "32",
          "fields": [{
              "offset": "0",
              "width": "32",
              "name": "out_img_height",
              "access": "W",
              "description": "Bit 31 to 0 of out_img_height"
            }]
        },
        {
          "offset": "0x68",
          "name": "out_img_linestride",
          "access": "W",
          "description": "Data signal of out_img_linestride",
          "range": "32",
          "fields": [{
              "offset": "0",
              "width": "32",
              "name": "out_img_linestride",
              "access": "W",
              "description": "Bit 31 to 0 of out_img_linestride"
            }]
        }
      ],
      "constraints": [
        {
          "constraint_type": "pragma interface",
          "mode": "s_axilite",
          "register_option": "0",
          "offset": "16",
          "argName": "img_inp_y"
        },
        {
          "constraint_type": "pragma interface",
          "mode": "s_axilite",
          "register_option": "0",
          "offset": "28",
          "argName": "img_inp_uv"
        },
        {
          "constraint_type": "pragma interface",
          "mode": "s_axilite",
          "register_option": "0",
          "offset": "40",
          "argName": "img_out"
        },
        {
          "constraint_type": "pragma interface",
          "mode": "s_axilite",
          "register_option": "0",
          "offset": "52",
          "argName": "params"
        },
        {
          "constraint_type": "pragma interface",
          "mode": "s_axilite",
          "register_option": "0",
          "offset": "64",
          "argName": "in_img_width"
        },
        {
          "constraint_type": "pragma interface",
          "mode": "s_axilite",
          "register_option": "0",
          "offset": "72",
          "argName": "in_img_height"
        },
        {
          "constraint_type": "pragma interface",
          "mode": "s_axilite",
          "register_option": "0",
          "offset": "80",
          "argName": "in_img_linestride"
        },
        {
          "constraint_type": "pragma interface",
          "mode": "s_axilite",
          "register_option": "0",
          "offset": "88",
          "argName": "out_img_width"
        },
        {
          "constraint_type": "pragma interface",
          "mode": "s_axilite",
          "register_option": "0",
          "offset": "96",
          "argName": "out_img_height"
        },
        {
          "constraint_type": "pragma interface",
          "mode": "s_axilite",
          "register_option": "0",
          "offset": "104",
          "argName": "out_img_linestride"
        }
      ]
    },
    "ap_clk": {
      "type": "clock",
      "busTypeName": "clock",
      "mode": "slave",
      "busParams": {
        "ASSOCIATED_BUSIF": "s_axi_control:m_axi_gmem1:m_axi_gmem2:m_axi_gmem3:m_axi_gmem4",
        "ASSOCIATED_RESET": "ap_rst_n"
      },
      "portMap": {"ap_clk": "CLK"},
      "ports": ["ap_clk"]
    },
    "ap_rst_n": {
      "type": "reset",
      "busTypeName": "reset",
      "mode": "slave",
      "busParams": {"POLARITY": "ACTIVE_LOW"},
      "portMap": {"ap_rst_n": "RST"},
      "ports": ["ap_rst_n"]
    },
    "interrupt": {
      "type": "interrupt",
      "busTypeName": "interrupt",
      "mode": "master",
      "dataWidth": "1",
      "busParams": {"SENSITIVITY": "LEVEL_HIGH"},
      "portMap": {"interrupt": "INTERRUPT"},
      "ports": ["interrupt"]
    },
    "m_axi_gmem1": {
      "type": "axi4full",
      "busTypeName": "aximm",
      "mode": "master",
      "dataWidth": "64",
      "addrWidth": "64",
      "portPrefix": "m_axi_gmem1_",
      "paramPrefix": "C_M_AXI_GMEM1_",
      "offsetSlaveName": "s_axi_control",
      "preferredUsageValue": "MEMORY",
      "busParams": {
        "NUM_READ_OUTSTANDING": "16",
        "NUM_WRITE_OUTSTANDING": "16",
        "MAX_READ_BURST_LENGTH": "16",
        "MAX_WRITE_BURST_LENGTH": "16",
        "MAX_BURST_LENGTH": "256",
        "PROTOCOL": "AXI4",
        "READ_WRITE_MODE": "READ_ONLY",
        "HAS_BURST": "0",
        "SUPPORTS_NARROW_BURST": "0"
      },
      "ports": [
        "m_axi_gmem1_ARADDR",
        "m_axi_gmem1_ARBURST",
        "m_axi_gmem1_ARCACHE",
        "m_axi_gmem1_ARID",
        "m_axi_gmem1_ARLEN",
        "m_axi_gmem1_ARLOCK",
        "m_axi_gmem1_ARPROT",
        "m_axi_gmem1_ARQOS",
        "m_axi_gmem1_ARREADY",
        "m_axi_gmem1_ARREGION",
        "m_axi_gmem1_ARSIZE",
        "m_axi_gmem1_ARUSER",
        "m_axi_gmem1_ARVALID",
        "m_axi_gmem1_AWADDR",
        "m_axi_gmem1_AWBURST",
        "m_axi_gmem1_AWCACHE",
        "m_axi_gmem1_AWID",
        "m_axi_gmem1_AWLEN",
        "m_axi_gmem1_AWLOCK",
        "m_axi_gmem1_AWPROT",
        "m_axi_gmem1_AWQOS",
        "m_axi_gmem1_AWREADY",
        "m_axi_gmem1_AWREGION",
        "m_axi_gmem1_AWSIZE",
        "m_axi_gmem1_AWUSER",
        "m_axi_gmem1_AWVALID",
        "m_axi_gmem1_BID",
        "m_axi_gmem1_BREADY",
        "m_axi_gmem1_BRESP",
        "m_axi_gmem1_BUSER",
        "m_axi_gmem1_BVALID",
        "m_axi_gmem1_RDATA",
        "m_axi_gmem1_RID",
        "m_axi_gmem1_RLAST",
        "m_axi_gmem1_RREADY",
        "m_axi_gmem1_RRESP",
        "m_axi_gmem1_RUSER",
        "m_axi_gmem1_RVALID",
        "m_axi_gmem1_WDATA",
        "m_axi_gmem1_WID",
        "m_axi_gmem1_WLAST",
        "m_axi_gmem1_WREADY",
        "m_axi_gmem1_WSTRB",
        "m_axi_gmem1_WUSER",
        "m_axi_gmem1_WVALID"
      ],
      "constraints": [
        {
          "constraint_type": "pragma interface",
          "mode": "m_axi",
          "register_option": "0",
          "offset": "slave",
          "latency": "64",
          "num_read_outstanding": "16",
          "num_write_outstanding": "16",
          "max_read_burst_length": "16",
          "max_write_burst_length": "16",
          "max_widen_bitwidth": "512",
          "argName": "img_inp_y"
        },
        {
          "constraint_type": "bitwidth",
          "orig_bitwidth": "64",
          "final_bitwidth": "64",
          "argName": "img_inp_y"
        }
      ]
    },
    "m_axi_gmem2": {
      "type": "axi4full",
      "busTypeName": "aximm",
      "mode": "master",
      "dataWidth": "64",
      "addrWidth": "64",
      "portPrefix": "m_axi_gmem2_",
      "paramPrefix": "C_M_AXI_GMEM2_",
      "offsetSlaveName": "s_axi_control",
      "preferredUsageValue": "MEMORY",
      "busParams": {
        "NUM_READ_OUTSTANDING": "16",
        "NUM_WRITE_OUTSTANDING": "16",
        "MAX_READ_BURST_LENGTH": "16",
        "MAX_WRITE_BURST_LENGTH": "16",
        "MAX_BURST_LENGTH": "256",
        "PROTOCOL": "AXI4",
        "READ_WRITE_MODE": "READ_ONLY",
        "HAS_BURST": "0",
        "SUPPORTS_NARROW_BURST": "0"
      },
      "ports": [
        "m_axi_gmem2_ARADDR",
        "m_axi_gmem2_ARBURST",
        "m_axi_gmem2_ARCACHE",
        "m_axi_gmem2_ARID",
        "m_axi_gmem2_ARLEN",
        "m_axi_gmem2_ARLOCK",
        "m_axi_gmem2_ARPROT",
        "m_axi_gmem2_ARQOS",
        "m_axi_gmem2_ARREADY",
        "m_axi_gmem2_ARREGION",
        "m_axi_gmem2_ARSIZE",
        "m_axi_gmem2_ARUSER",
        "m_axi_gmem2_ARVALID",
        "m_axi_gmem2_AWADDR",
        "m_axi_gmem2_AWBURST",
        "m_axi_gmem2_AWCACHE",
        "m_axi_gmem2_AWID",
        "m_axi_gmem2_AWLEN",
        "m_axi_gmem2_AWLOCK",
        "m_axi_gmem2_AWPROT",
        "m_axi_gmem2_AWQOS",
        "m_axi_gmem2_AWREADY",
        "m_axi_gmem2_AWREGION",
        "m_axi_gmem2_AWSIZE",
        "m_axi_gmem2_AWUSER",
        "m_axi_gmem2_AWVALID",
        "m_axi_gmem2_BID",
        "m_axi_gmem2_BREADY",
        "m_axi_gmem2_BRESP",
        "m_axi_gmem2_BUSER",
        "m_axi_gmem2_BVALID",
        "m_axi_gmem2_RDATA",
        "m_axi_gmem2_RID",
        "m_axi_gmem2_RLAST",
        "m_axi_gmem2_RREADY",
        "m_axi_gmem2_RRESP",
        "m_axi_gmem2_RUSER",
        "m_axi_gmem2_RVALID",
        "m_axi_gmem2_WDATA",
        "m_axi_gmem2_WID",
        "m_axi_gmem2_WLAST",
        "m_axi_gmem2_WREADY",
        "m_axi_gmem2_WSTRB",
        "m_axi_gmem2_WUSER",
        "m_axi_gmem2_WVALID"
      ],
      "constraints": [
        {
          "constraint_type": "pragma interface",
          "mode": "m_axi",
          "register_option": "0",
          "offset": "slave",
          "latency": "64",
          "num_read_outstanding": "16",
          "num_write_outstanding": "16",
          "max_read_burst_length": "16",
          "max_write_burst_length": "16",
          "max_widen_bitwidth": "512",
          "argName": "img_inp_uv"
        },
        {
          "constraint_type": "bitwidth",
          "orig_bitwidth": "64",
          "final_bitwidth": "64",
          "argName": "img_inp_uv"
        }
      ]
    },
    "m_axi_gmem3": {
      "type": "axi4full",
      "busTypeName": "aximm",
      "mode": "master",
      "dataWidth": "64",
      "addrWidth": "64",
      "portPrefix": "m_axi_gmem3_",
      "paramPrefix": "C_M_AXI_GMEM3_",
      "offsetSlaveName": "s_axi_control",
      "preferredUsageValue": "MEMORY",
      "busParams": {
        "NUM_READ_OUTSTANDING": "16",
        "NUM_WRITE_OUTSTANDING": "16",
        "MAX_READ_BURST_LENGTH": "16",
        "MAX_WRITE_BURST_LENGTH": "16",
        "MAX_BURST_LENGTH": "256",
        "PROTOCOL": "AXI4",
        "READ_WRITE_MODE": "WRITE_ONLY",
        "HAS_BURST": "0",
        "SUPPORTS_NARROW_BURST": "0"
      },
      "ports": [
        "m_axi_gmem3_ARADDR",
        "m_axi_gmem3_ARBURST",
        "m_axi_gmem3_ARCACHE",
        "m_axi_gmem3_ARID",
        "m_axi_gmem3_ARLEN",
        "m_axi_gmem3_ARLOCK",
        "m_axi_gmem3_ARPROT",
        "m_axi_gmem3_ARQOS",
        "m_axi_gmem3_ARREADY",
        "m_axi_gmem3_ARREGION",
        "m_axi_gmem3_ARSIZE",
        "m_axi_gmem3_ARUSER",
        "m_axi_gmem3_ARVALID",
        "m_axi_gmem3_AWADDR",
        "m_axi_gmem3_AWBURST",
        "m_axi_gmem3_AWCACHE",
        "m_axi_gmem3_AWID",
        "m_axi_gmem3_AWLEN",
        "m_axi_gmem3_AWLOCK",
        "m_axi_gmem3_AWPROT",
        "m_axi_gmem3_AWQOS",
        "m_axi_gmem3_AWREADY",
        "m_axi_gmem3_AWREGION",
        "m_axi_gmem3_AWSIZE",
        "m_axi_gmem3_AWUSER",
        "m_axi_gmem3_AWVALID",
        "m_axi_gmem3_BID",
        "m_axi_gmem3_BREADY",
        "m_axi_gmem3_BRESP",
        "m_axi_gmem3_BUSER",
        "m_axi_gmem3_BVALID",
        "m_axi_gmem3_RDATA",
        "m_axi_gmem3_RID",
        "m_axi_gmem3_RLAST",
        "m_axi_gmem3_RREADY",
        "m_axi_gmem3_RRESP",
        "m_axi_gmem3_RUSER",
        "m_axi_gmem3_RVALID",
        "m_axi_gmem3_WDATA",
        "m_axi_gmem3_WID",
        "m_axi_gmem3_WLAST",
        "m_axi_gmem3_WREADY",
        "m_axi_gmem3_WSTRB",
        "m_axi_gmem3_WUSER",
        "m_axi_gmem3_WVALID"
      ],
      "constraints": [
        {
          "constraint_type": "pragma interface",
          "mode": "m_axi",
          "register_option": "0",
          "offset": "slave",
          "latency": "64",
          "num_read_outstanding": "16",
          "num_write_outstanding": "16",
          "max_read_burst_length": "16",
          "max_write_burst_length": "16",
          "max_widen_bitwidth": "512",
          "argName": "img_out"
        },
        {
          "constraint_type": "bitwidth",
          "orig_bitwidth": "64",
          "final_bitwidth": "64",
          "argName": "img_out"
        }
      ]
    },
    "m_axi_gmem4": {
      "type": "axi4full",
      "busTypeName": "aximm",
      "mode": "master",
      "dataWidth": "64",
      "addrWidth": "64",
      "portPrefix": "m_axi_gmem4_",
      "paramPrefix": "C_M_AXI_GMEM4_",
      "offsetSlaveName": "s_axi_control",
      "preferredUsageValue": "MEMORY",
      "busParams": {
        "NUM_READ_OUTSTANDING": "16",
        "NUM_WRITE_OUTSTANDING": "16",
        "MAX_READ_BURST_LENGTH": "16",
        "MAX_WRITE_BURST_LENGTH": "16",
        "MAX_BURST_LENGTH": "256",
        "PROTOCOL": "AXI4",
        "READ_WRITE_MODE": "READ_ONLY",
        "HAS_BURST": "0",
        "SUPPORTS_NARROW_BURST": "0"
      },
      "ports": [
        "m_axi_gmem4_ARADDR",
        "m_axi_gmem4_ARBURST",
        "m_axi_gmem4_ARCACHE",
        "m_axi_gmem4_ARID",
        "m_axi_gmem4_ARLEN",
        "m_axi_gmem4_ARLOCK",
        "m_axi_gmem4_ARPROT",
        "m_axi_gmem4_ARQOS",
        "m_axi_gmem4_ARREADY",
        "m_axi_gmem4_ARREGION",
        "m_axi_gmem4_ARSIZE",
        "m_axi_gmem4_ARUSER",
        "m_axi_gmem4_ARVALID",
        "m_axi_gmem4_AWADDR",
        "m_axi_gmem4_AWBURST",
        "m_axi_gmem4_AWCACHE",
        "m_axi_gmem4_AWID",
        "m_axi_gmem4_AWLEN",
        "m_axi_gmem4_AWLOCK",
        "m_axi_gmem4_AWPROT",
        "m_axi_gmem4_AWQOS",
        "m_axi_gmem4_AWREADY",
        "m_axi_gmem4_AWREGION",
        "m_axi_gmem4_AWSIZE",
        "m_axi_gmem4_AWUSER",
        "m_axi_gmem4_AWVALID",
        "m_axi_gmem4_BID",
        "m_axi_gmem4_BREADY",
        "m_axi_gmem4_BRESP",
        "m_axi_gmem4_BUSER",
        "m_axi_gmem4_BVALID",
        "m_axi_gmem4_RDATA",
        "m_axi_gmem4_RID",
        "m_axi_gmem4_RLAST",
        "m_axi_gmem4_RREADY",
        "m_axi_gmem4_RRESP",
        "m_axi_gmem4_RUSER",
        "m_axi_gmem4_RVALID",
        "m_axi_gmem4_WDATA",
        "m_axi_gmem4_WID",
        "m_axi_gmem4_WLAST",
        "m_axi_gmem4_WREADY",
        "m_axi_gmem4_WSTRB",
        "m_axi_gmem4_WUSER",
        "m_axi_gmem4_WVALID"
      ],
      "constraints": [
        {
          "constraint_type": "pragma interface",
          "mode": "m_axi",
          "register_option": "0",
          "offset": "slave",
          "latency": "64",
          "num_read_outstanding": "16",
          "num_write_outstanding": "16",
          "max_read_burst_length": "16",
          "max_write_burst_length": "16",
          "max_widen_bitwidth": "512",
          "argName": "params"
        },
        {
          "constraint_type": "bitwidth",
          "orig_bitwidth": "32",
          "final_bitwidth": "64",
          "argName": "params"
        }
      ]
    }
  },
  "RtlPorts": {
    "s_axi_control_AWVALID": {
      "dir": "in",
      "width": "1"
    },
    "s_axi_control_AWREADY": {
      "dir": "out",
      "width": "1"
    },
    "s_axi_control_AWADDR": {
      "dir": "in",
      "width": "7"
    },
    "s_axi_control_WVALID": {
      "dir": "in",
      "width": "1"
    },
    "s_axi_control_WREADY": {
      "dir": "out",
      "width": "1"
    },
    "s_axi_control_WDATA": {
      "dir": "in",
      "width": "32"
    },
    "s_axi_control_WSTRB": {
      "dir": "in",
      "width": "4"
    },
    "s_axi_control_ARVALID": {
      "dir": "in",
      "width": "1"
    },
    "s_axi_control_ARREADY": {
      "dir": "out",
      "width": "1"
    },
    "s_axi_control_ARADDR": {
      "dir": "in",
      "width": "7"
    },
    "s_axi_control_RVALID": {
      "dir": "out",
      "width": "1"
    },
    "s_axi_control_RREADY": {
      "dir": "in",
      "width": "1"
    },
    "s_axi_control_RDATA": {
      "dir": "out",
      "width": "32"
    },
    "s_axi_control_RRESP": {
      "dir": "out",
      "width": "2"
    },
    "s_axi_control_BVALID": {
      "dir": "out",
      "width": "1"
    },
    "s_axi_control_BREADY": {
      "dir": "in",
      "width": "1"
    },
    "s_axi_control_BRESP": {
      "dir": "out",
      "width": "2"
    },
    "ap_clk": {
      "dir": "in",
      "width": "1"
    },
    "ap_rst_n": {
      "dir": "in",
      "width": "1"
    },
    "interrupt": {
      "dir": "out",
      "width": "1"
    },
    "m_axi_gmem1_AWVALID": {
      "dir": "out",
      "width": "1"
    },
    "m_axi_gmem1_AWREADY": {
      "dir": "in",
      "width": "1"
    },
    "m_axi_gmem1_AWADDR": {
      "dir": "out",
      "width": "64"
    },
    "m_axi_gmem1_AWID": {
      "dir": "out",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_gmem1_AWLEN": {
      "dir": "out",
      "width": "8"
    },
    "m_axi_gmem1_AWSIZE": {
      "dir": "out",
      "width": "3"
    },
    "m_axi_gmem1_AWBURST": {
      "dir": "out",
      "width": "2"
    },
    "m_axi_gmem1_AWLOCK": {
      "dir": "out",
      "width": "2"
    },
    "m_axi_gmem1_AWCACHE": {
      "dir": "out",
      "width": "4"
    },
    "m_axi_gmem1_AWPROT": {
      "dir": "out",
      "width": "3"
    },
    "m_axi_gmem1_AWQOS": {
      "dir": "out",
      "width": "4"
    },
    "m_axi_gmem1_AWREGION": {
      "dir": "out",
      "width": "4"
    },
    "m_axi_gmem1_AWUSER": {
      "dir": "out",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_gmem1_WVALID": {
      "dir": "out",
      "width": "1"
    },
    "m_axi_gmem1_WREADY": {
      "dir": "in",
      "width": "1"
    },
    "m_axi_gmem1_WDATA": {
      "dir": "out",
      "width": "64"
    },
    "m_axi_gmem1_WSTRB": {
      "dir": "out",
      "width": "8"
    },
    "m_axi_gmem1_WLAST": {
      "dir": "out",
      "width": "1"
    },
    "m_axi_gmem1_WID": {
      "dir": "out",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_gmem1_WUSER": {
      "dir": "out",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_gmem1_ARVALID": {
      "dir": "out",
      "width": "1"
    },
    "m_axi_gmem1_ARREADY": {
      "dir": "in",
      "width": "1"
    },
    "m_axi_gmem1_ARADDR": {
      "dir": "out",
      "width": "64"
    },
    "m_axi_gmem1_ARID": {
      "dir": "out",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_gmem1_ARLEN": {
      "dir": "out",
      "width": "8"
    },
    "m_axi_gmem1_ARSIZE": {
      "dir": "out",
      "width": "3"
    },
    "m_axi_gmem1_ARBURST": {
      "dir": "out",
      "width": "2"
    },
    "m_axi_gmem1_ARLOCK": {
      "dir": "out",
      "width": "2"
    },
    "m_axi_gmem1_ARCACHE": {
      "dir": "out",
      "width": "4"
    },
    "m_axi_gmem1_ARPROT": {
      "dir": "out",
      "width": "3"
    },
    "m_axi_gmem1_ARQOS": {
      "dir": "out",
      "width": "4"
    },
    "m_axi_gmem1_ARREGION": {
      "dir": "out",
      "width": "4"
    },
    "m_axi_gmem1_ARUSER": {
      "dir": "out",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_gmem1_RVALID": {
      "dir": "in",
      "width": "1"
    },
    "m_axi_gmem1_RREADY": {
      "dir": "out",
      "width": "1"
    },
    "m_axi_gmem1_RDATA": {
      "dir": "in",
      "width": "64"
    },
    "m_axi_gmem1_RLAST": {
      "dir": "in",
      "width": "1"
    },
    "m_axi_gmem1_RID": {
      "dir": "in",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_gmem1_RUSER": {
      "dir": "in",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_gmem1_RRESP": {
      "dir": "in",
      "width": "2"
    },
    "m_axi_gmem1_BVALID": {
      "dir": "in",
      "width": "1"
    },
    "m_axi_gmem1_BREADY": {
      "dir": "out",
      "width": "1"
    },
    "m_axi_gmem1_BRESP": {
      "dir": "in",
      "width": "2"
    },
    "m_axi_gmem1_BID": {
      "dir": "in",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_gmem1_BUSER": {
      "dir": "in",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_gmem2_AWVALID": {
      "dir": "out",
      "width": "1"
    },
    "m_axi_gmem2_AWREADY": {
      "dir": "in",
      "width": "1"
    },
    "m_axi_gmem2_AWADDR": {
      "dir": "out",
      "width": "64"
    },
    "m_axi_gmem2_AWID": {
      "dir": "out",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_gmem2_AWLEN": {
      "dir": "out",
      "width": "8"
    },
    "m_axi_gmem2_AWSIZE": {
      "dir": "out",
      "width": "3"
    },
    "m_axi_gmem2_AWBURST": {
      "dir": "out",
      "width": "2"
    },
    "m_axi_gmem2_AWLOCK": {
      "dir": "out",
      "width": "2"
    },
    "m_axi_gmem2_AWCACHE": {
      "dir": "out",
      "width": "4"
    },
    "m_axi_gmem2_AWPROT": {
      "dir": "out",
      "width": "3"
    },
    "m_axi_gmem2_AWQOS": {
      "dir": "out",
      "width": "4"
    },
    "m_axi_gmem2_AWREGION": {
      "dir": "out",
      "width": "4"
    },
    "m_axi_gmem2_AWUSER": {
      "dir": "out",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_gmem2_WVALID": {
      "dir": "out",
      "width": "1"
    },
    "m_axi_gmem2_WREADY": {
      "dir": "in",
      "width": "1"
    },
    "m_axi_gmem2_WDATA": {
      "dir": "out",
      "width": "64"
    },
    "m_axi_gmem2_WSTRB": {
      "dir": "out",
      "width": "8"
    },
    "m_axi_gmem2_WLAST": {
      "dir": "out",
      "width": "1"
    },
    "m_axi_gmem2_WID": {
      "dir": "out",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_gmem2_WUSER": {
      "dir": "out",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_gmem2_ARVALID": {
      "dir": "out",
      "width": "1"
    },
    "m_axi_gmem2_ARREADY": {
      "dir": "in",
      "width": "1"
    },
    "m_axi_gmem2_ARADDR": {
      "dir": "out",
      "width": "64"
    },
    "m_axi_gmem2_ARID": {
      "dir": "out",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_gmem2_ARLEN": {
      "dir": "out",
      "width": "8"
    },
    "m_axi_gmem2_ARSIZE": {
      "dir": "out",
      "width": "3"
    },
    "m_axi_gmem2_ARBURST": {
      "dir": "out",
      "width": "2"
    },
    "m_axi_gmem2_ARLOCK": {
      "dir": "out",
      "width": "2"
    },
    "m_axi_gmem2_ARCACHE": {
      "dir": "out",
      "width": "4"
    },
    "m_axi_gmem2_ARPROT": {
      "dir": "out",
      "width": "3"
    },
    "m_axi_gmem2_ARQOS": {
      "dir": "out",
      "width": "4"
    },
    "m_axi_gmem2_ARREGION": {
      "dir": "out",
      "width": "4"
    },
    "m_axi_gmem2_ARUSER": {
      "dir": "out",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_gmem2_RVALID": {
      "dir": "in",
      "width": "1"
    },
    "m_axi_gmem2_RREADY": {
      "dir": "out",
      "width": "1"
    },
    "m_axi_gmem2_RDATA": {
      "dir": "in",
      "width": "64"
    },
    "m_axi_gmem2_RLAST": {
      "dir": "in",
      "width": "1"
    },
    "m_axi_gmem2_RID": {
      "dir": "in",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_gmem2_RUSER": {
      "dir": "in",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_gmem2_RRESP": {
      "dir": "in",
      "width": "2"
    },
    "m_axi_gmem2_BVALID": {
      "dir": "in",
      "width": "1"
    },
    "m_axi_gmem2_BREADY": {
      "dir": "out",
      "width": "1"
    },
    "m_axi_gmem2_BRESP": {
      "dir": "in",
      "width": "2"
    },
    "m_axi_gmem2_BID": {
      "dir": "in",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_gmem2_BUSER": {
      "dir": "in",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_gmem3_AWVALID": {
      "dir": "out",
      "width": "1"
    },
    "m_axi_gmem3_AWREADY": {
      "dir": "in",
      "width": "1"
    },
    "m_axi_gmem3_AWADDR": {
      "dir": "out",
      "width": "64"
    },
    "m_axi_gmem3_AWID": {
      "dir": "out",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_gmem3_AWLEN": {
      "dir": "out",
      "width": "8"
    },
    "m_axi_gmem3_AWSIZE": {
      "dir": "out",
      "width": "3"
    },
    "m_axi_gmem3_AWBURST": {
      "dir": "out",
      "width": "2"
    },
    "m_axi_gmem3_AWLOCK": {
      "dir": "out",
      "width": "2"
    },
    "m_axi_gmem3_AWCACHE": {
      "dir": "out",
      "width": "4"
    },
    "m_axi_gmem3_AWPROT": {
      "dir": "out",
      "width": "3"
    },
    "m_axi_gmem3_AWQOS": {
      "dir": "out",
      "width": "4"
    },
    "m_axi_gmem3_AWREGION": {
      "dir": "out",
      "width": "4"
    },
    "m_axi_gmem3_AWUSER": {
      "dir": "out",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_gmem3_WVALID": {
      "dir": "out",
      "width": "1"
    },
    "m_axi_gmem3_WREADY": {
      "dir": "in",
      "width": "1"
    },
    "m_axi_gmem3_WDATA": {
      "dir": "out",
      "width": "64"
    },
    "m_axi_gmem3_WSTRB": {
      "dir": "out",
      "width": "8"
    },
    "m_axi_gmem3_WLAST": {
      "dir": "out",
      "width": "1"
    },
    "m_axi_gmem3_WID": {
      "dir": "out",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_gmem3_WUSER": {
      "dir": "out",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_gmem3_ARVALID": {
      "dir": "out",
      "width": "1"
    },
    "m_axi_gmem3_ARREADY": {
      "dir": "in",
      "width": "1"
    },
    "m_axi_gmem3_ARADDR": {
      "dir": "out",
      "width": "64"
    },
    "m_axi_gmem3_ARID": {
      "dir": "out",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_gmem3_ARLEN": {
      "dir": "out",
      "width": "8"
    },
    "m_axi_gmem3_ARSIZE": {
      "dir": "out",
      "width": "3"
    },
    "m_axi_gmem3_ARBURST": {
      "dir": "out",
      "width": "2"
    },
    "m_axi_gmem3_ARLOCK": {
      "dir": "out",
      "width": "2"
    },
    "m_axi_gmem3_ARCACHE": {
      "dir": "out",
      "width": "4"
    },
    "m_axi_gmem3_ARPROT": {
      "dir": "out",
      "width": "3"
    },
    "m_axi_gmem3_ARQOS": {
      "dir": "out",
      "width": "4"
    },
    "m_axi_gmem3_ARREGION": {
      "dir": "out",
      "width": "4"
    },
    "m_axi_gmem3_ARUSER": {
      "dir": "out",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_gmem3_RVALID": {
      "dir": "in",
      "width": "1"
    },
    "m_axi_gmem3_RREADY": {
      "dir": "out",
      "width": "1"
    },
    "m_axi_gmem3_RDATA": {
      "dir": "in",
      "width": "64"
    },
    "m_axi_gmem3_RLAST": {
      "dir": "in",
      "width": "1"
    },
    "m_axi_gmem3_RID": {
      "dir": "in",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_gmem3_RUSER": {
      "dir": "in",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_gmem3_RRESP": {
      "dir": "in",
      "width": "2"
    },
    "m_axi_gmem3_BVALID": {
      "dir": "in",
      "width": "1"
    },
    "m_axi_gmem3_BREADY": {
      "dir": "out",
      "width": "1"
    },
    "m_axi_gmem3_BRESP": {
      "dir": "in",
      "width": "2"
    },
    "m_axi_gmem3_BID": {
      "dir": "in",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_gmem3_BUSER": {
      "dir": "in",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_gmem4_AWVALID": {
      "dir": "out",
      "width": "1"
    },
    "m_axi_gmem4_AWREADY": {
      "dir": "in",
      "width": "1"
    },
    "m_axi_gmem4_AWADDR": {
      "dir": "out",
      "width": "64"
    },
    "m_axi_gmem4_AWID": {
      "dir": "out",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_gmem4_AWLEN": {
      "dir": "out",
      "width": "8"
    },
    "m_axi_gmem4_AWSIZE": {
      "dir": "out",
      "width": "3"
    },
    "m_axi_gmem4_AWBURST": {
      "dir": "out",
      "width": "2"
    },
    "m_axi_gmem4_AWLOCK": {
      "dir": "out",
      "width": "2"
    },
    "m_axi_gmem4_AWCACHE": {
      "dir": "out",
      "width": "4"
    },
    "m_axi_gmem4_AWPROT": {
      "dir": "out",
      "width": "3"
    },
    "m_axi_gmem4_AWQOS": {
      "dir": "out",
      "width": "4"
    },
    "m_axi_gmem4_AWREGION": {
      "dir": "out",
      "width": "4"
    },
    "m_axi_gmem4_AWUSER": {
      "dir": "out",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_gmem4_WVALID": {
      "dir": "out",
      "width": "1"
    },
    "m_axi_gmem4_WREADY": {
      "dir": "in",
      "width": "1"
    },
    "m_axi_gmem4_WDATA": {
      "dir": "out",
      "width": "64"
    },
    "m_axi_gmem4_WSTRB": {
      "dir": "out",
      "width": "8"
    },
    "m_axi_gmem4_WLAST": {
      "dir": "out",
      "width": "1"
    },
    "m_axi_gmem4_WID": {
      "dir": "out",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_gmem4_WUSER": {
      "dir": "out",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_gmem4_ARVALID": {
      "dir": "out",
      "width": "1"
    },
    "m_axi_gmem4_ARREADY": {
      "dir": "in",
      "width": "1"
    },
    "m_axi_gmem4_ARADDR": {
      "dir": "out",
      "width": "64"
    },
    "m_axi_gmem4_ARID": {
      "dir": "out",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_gmem4_ARLEN": {
      "dir": "out",
      "width": "8"
    },
    "m_axi_gmem4_ARSIZE": {
      "dir": "out",
      "width": "3"
    },
    "m_axi_gmem4_ARBURST": {
      "dir": "out",
      "width": "2"
    },
    "m_axi_gmem4_ARLOCK": {
      "dir": "out",
      "width": "2"
    },
    "m_axi_gmem4_ARCACHE": {
      "dir": "out",
      "width": "4"
    },
    "m_axi_gmem4_ARPROT": {
      "dir": "out",
      "width": "3"
    },
    "m_axi_gmem4_ARQOS": {
      "dir": "out",
      "width": "4"
    },
    "m_axi_gmem4_ARREGION": {
      "dir": "out",
      "width": "4"
    },
    "m_axi_gmem4_ARUSER": {
      "dir": "out",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_gmem4_RVALID": {
      "dir": "in",
      "width": "1"
    },
    "m_axi_gmem4_RREADY": {
      "dir": "out",
      "width": "1"
    },
    "m_axi_gmem4_RDATA": {
      "dir": "in",
      "width": "64"
    },
    "m_axi_gmem4_RLAST": {
      "dir": "in",
      "width": "1"
    },
    "m_axi_gmem4_RID": {
      "dir": "in",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_gmem4_RUSER": {
      "dir": "in",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_gmem4_RRESP": {
      "dir": "in",
      "width": "2"
    },
    "m_axi_gmem4_BVALID": {
      "dir": "in",
      "width": "1"
    },
    "m_axi_gmem4_BREADY": {
      "dir": "out",
      "width": "1"
    },
    "m_axi_gmem4_BRESP": {
      "dir": "in",
      "width": "2"
    },
    "m_axi_gmem4_BID": {
      "dir": "in",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_gmem4_BUSER": {
      "dir": "in",
      "width": "1",
      "isVector": "true"
    }
  },
  "ModuleInfo": {
    "Hierarchy": {
      "ModuleName": "pp_pipeline_accel",
      "Instances": [
        {
          "ModuleName": "entry_proc11",
          "InstanceName": "entry_proc11_U0"
        },
        {
          "ModuleName": "Block_entry20_proc",
          "InstanceName": "Block_entry20_proc_U0"
        },
        {
          "ModuleName": "Array2xfMat_64_0_2160_3840_1_s",
          "InstanceName": "Array2xfMat_64_0_2160_3840_1_U0",
          "Instances": [{
              "ModuleName": "Axi2Mat_1",
              "InstanceName": "grp_Axi2Mat_1_fu_92",
              "Instances": [
                {
                  "ModuleName": "Axi2Mat_Block_entry3_proc",
                  "InstanceName": "Axi2Mat_Block_entry3_proc_U0"
                },
                {
                  "ModuleName": "Axi2AxiStream_1",
                  "InstanceName": "Axi2AxiStream_1_U0",
                  "Instances": [{
                      "ModuleName": "Axi2AxiStream_1_Pipeline_VITIS_LOOP_1028_1",
                      "InstanceName": "grp_Axi2AxiStream_1_Pipeline_VITIS_LOOP_1028_1_fu_142"
                    }]
                },
                {
                  "ModuleName": "AxiStream2Mat_1",
                  "InstanceName": "AxiStream2Mat_1_U0",
                  "Instances": [
                    {
                      "ModuleName": "entry_proc9",
                      "InstanceName": "entry_proc9_U0"
                    },
                    {
                      "ModuleName": "last_blk_pxl_width_2",
                      "InstanceName": "last_blk_pxl_width_2_U0"
                    },
                    {
                      "ModuleName": "AxiStream2MatStream_2_1",
                      "InstanceName": "AxiStream2MatStream_2_1_U0",
                      "Instances": [{
                          "ModuleName": "AxiStream2MatStream_2_1_Pipeline_MMIterInLoopRow",
                          "InstanceName": "grp_AxiStream2MatStream_2_1_Pipeline_MMIterInLoopRow_fu_62"
                        }]
                    }
                  ]
                }
              ]
            }]
        },
        {
          "ModuleName": "Block_entry2022_proc",
          "InstanceName": "Block_entry2022_proc_U0"
        },
        {
          "ModuleName": "Array2xfMat_64_6_1080_1920_1_s",
          "InstanceName": "Array2xfMat_64_6_1080_1920_1_U0",
          "Instances": [{
              "ModuleName": "Axi2Mat",
              "InstanceName": "grp_Axi2Mat_fu_64",
              "Instances": [
                {
                  "ModuleName": "Axi2Mat_Block_entry1_proc",
                  "InstanceName": "Axi2Mat_Block_entry1_proc_U0"
                },
                {
                  "ModuleName": "Axi2AxiStream",
                  "InstanceName": "Axi2AxiStream_U0",
                  "Instances": [{
                      "ModuleName": "Axi2AxiStream_Pipeline_VITIS_LOOP_1028_1",
                      "InstanceName": "grp_Axi2AxiStream_Pipeline_VITIS_LOOP_1028_1_fu_164"
                    }]
                },
                {
                  "ModuleName": "AxiStream2Mat",
                  "InstanceName": "AxiStream2Mat_U0",
                  "Instances": [
                    {
                      "ModuleName": "entry_proc8",
                      "InstanceName": "entry_proc8_U0"
                    },
                    {
                      "ModuleName": "last_blk_pxl_width_1",
                      "InstanceName": "last_blk_pxl_width_1_U0"
                    },
                    {
                      "ModuleName": "AxiStream2MatStream_2_s",
                      "InstanceName": "AxiStream2MatStream_2_U0",
                      "Instances": [{
                          "ModuleName": "AxiStream2MatStream_2_Pipeline_MMIterInLoopRow",
                          "InstanceName": "grp_AxiStream2MatStream_2_Pipeline_MMIterInLoopRow_fu_64"
                        }]
                    }
                  ]
                }
              ]
            }]
        },
        {
          "ModuleName": "nv122bgr_0_6_9_2160_3840_1_1_s",
          "InstanceName": "nv122bgr_0_6_9_2160_3840_1_1_U0",
          "Instances": [{
              "ModuleName": "KernNv122bgr_0_6_9_2160_3840_1_1_1_5_9_s",
              "InstanceName": "grp_KernNv122bgr_0_6_9_2160_3840_1_1_1_5_9_s_fu_46",
              "Instances": [
                {
                  "ModuleName": "KernNv122bgr_0_6_9_2160_3840_1_1_1_5_9_Pipeline_ColLoop",
                  "InstanceName": "grp_KernNv122bgr_0_6_9_2160_3840_1_1_1_5_9_Pipeline_ColLoop_fu_102"
                },
                {
                  "ModuleName": "KernNv122bgr_0_6_9_2160_3840_1_1_1_5_9_Pipeline_VITIS_LOOP_4244_1",
                  "InstanceName": "grp_KernNv122bgr_0_6_9_2160_3840_1_1_1_5_9_Pipeline_VITIS_LOOP_4244_1_fu_119"
                }
              ]
            }]
        },
        {
          "ModuleName": "resize_1_9_2160_3840_720_720_1_9_s",
          "InstanceName": "resize_1_9_2160_3840_720_720_1_9_U0",
          "Instances": [{
              "ModuleName": "resizeNNBilinear_9_2160_3840_1_720_720_1_9_s",
              "InstanceName": "grp_resizeNNBilinear_9_2160_3840_1_720_720_1_9_s_fu_82",
              "Instances": [
                {
                  "ModuleName": "resizeNNBilinear_Pipeline_VITIS_LOOP_337_1_VITIS_LOOP_342_2",
                  "InstanceName": "grp_resizeNNBilinear_Pipeline_VITIS_LOOP_337_1_VITIS_LOOP_342_2_fu_206"
                },
                {
                  "ModuleName": "xfUDivResize",
                  "InstanceName": "grp_xfUDivResize_fu_174"
                },
                {
                  "ModuleName": "scaleCompute_17_42_20_48_16_1_s",
                  "InstanceName": "grp_scaleCompute_17_42_20_48_16_1_s_fu_191"
                },
                {
                  "ModuleName": "resizeNNBilinear_9_2160_3840_1_720_720_1_9_Pipeline_VITIS_LOOP_394_5",
                  "InstanceName": "grp_resizeNNBilinear_9_2160_3840_1_720_720_1_9_Pipeline_VITIS_LOOP_394_5_fu_216",
                  "Instances": [{
                      "ModuleName": "scaleCompute_17_42_20_48_16_1_s",
                      "InstanceName": "grp_scaleCompute_17_42_20_48_16_1_s_fu_563"
                    }]
                }
              ]
            }]
        },
        {
          "ModuleName": "preProcess_9_9_720_720_1_8_8_8_4_8_8_s",
          "InstanceName": "preProcess_9_9_720_720_1_8_8_8_4_8_8_U0",
          "Instances": [
            {
              "ModuleName": "preProcess_9_9_720_720_1_8_8_8_4_8_8_Pipeline_VITIS_LOOP_115_1",
              "InstanceName": "grp_preProcess_9_9_720_720_1_8_8_8_4_8_8_Pipeline_VITIS_LOOP_115_1_fu_109"
            },
            {
              "ModuleName": "preProcess_9_9_720_720_1_8_8_8_4_8_8_Pipeline_VITIS_LOOP_49_1",
              "InstanceName": "grp_preProcess_9_9_720_720_1_8_8_8_4_8_8_Pipeline_VITIS_LOOP_49_1_fu_122"
            }
          ]
        },
        {
          "ModuleName": "xfMat2Array_64_9_720_720_1_1_s",
          "InstanceName": "xfMat2Array_64_9_720_720_1_1_U0",
          "Instances": [{
              "ModuleName": "Mat2Axi",
              "InstanceName": "grp_Mat2Axi_fu_72",
              "Instances": [
                {
                  "ModuleName": "entry_proc10",
                  "InstanceName": "entry_proc10_U0"
                },
                {
                  "ModuleName": "Mat2Axi_Block_entry3_proc",
                  "InstanceName": "Mat2Axi_Block_entry3_proc_U0"
                },
                {
                  "ModuleName": "addrbound",
                  "InstanceName": "addrbound_U0"
                },
                {
                  "ModuleName": "Mat2AxiStream",
                  "InstanceName": "Mat2AxiStream_U0",
                  "Instances": [
                    {
                      "ModuleName": "entry_proc",
                      "InstanceName": "entry_proc_U0"
                    },
                    {
                      "ModuleName": "last_blk_pxl_width",
                      "InstanceName": "last_blk_pxl_width_U0"
                    },
                    {
                      "ModuleName": "MatStream2AxiStream_2_s",
                      "InstanceName": "MatStream2AxiStream_2_U0",
                      "Instances": [{
                          "ModuleName": "MatStream2AxiStream_2_Pipeline_MMIterOutRow_MMIterOutCol",
                          "InstanceName": "grp_MatStream2AxiStream_2_Pipeline_MMIterOutRow_MMIterOutCol_fu_79"
                        }]
                    }
                  ]
                },
                {
                  "ModuleName": "Mat2Axi_Block_entry35_proc",
                  "InstanceName": "Mat2Axi_Block_entry35_proc_U0"
                },
                {
                  "ModuleName": "AxiStream2Axi",
                  "InstanceName": "AxiStream2Axi_U0",
                  "Instances": [{
                      "ModuleName": "AxiStream2Axi_Pipeline_MMIterOutLoop2",
                      "InstanceName": "grp_AxiStream2Axi_Pipeline_MMIterOutLoop2_fu_75"
                    }]
                }
              ]
            }]
        }
      ]
    },
    "Info": {
      "entry_proc11": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "0",
        "isCombinational": "0",
        "isOneStateSeq": "1"
      },
      "Block_entry20_proc": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "0",
        "isCombinational": "0",
        "isOneStateSeq": "1"
      },
      "Axi2Mat_Block_entry3_proc": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "0",
        "isCombinational": "0",
        "isOneStateSeq": "1"
      },
      "Axi2AxiStream_1_Pipeline_VITIS_LOOP_1028_1": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "1",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "Axi2AxiStream_1": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "0",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "entry_proc9": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "0",
        "isCombinational": "0",
        "isOneStateSeq": "1"
      },
      "last_blk_pxl_width_2": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "0",
        "isCombinational": "0",
        "isOneStateSeq": "1"
      },
      "AxiStream2MatStream_2_1_Pipeline_MMIterInLoopRow": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "1",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "AxiStream2MatStream_2_1": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "0",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "AxiStream2Mat_1": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "1",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "Axi2Mat_1": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "1",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "Array2xfMat_64_0_2160_3840_1_s": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "0",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "Block_entry2022_proc": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "0",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "Axi2Mat_Block_entry1_proc": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "0",
        "isCombinational": "0",
        "isOneStateSeq": "1"
      },
      "Axi2AxiStream_Pipeline_VITIS_LOOP_1028_1": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "1",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "Axi2AxiStream": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "0",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "entry_proc8": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "0",
        "isCombinational": "0",
        "isOneStateSeq": "1"
      },
      "last_blk_pxl_width_1": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "0",
        "isCombinational": "0",
        "isOneStateSeq": "1"
      },
      "AxiStream2MatStream_2_Pipeline_MMIterInLoopRow": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "1",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "AxiStream2MatStream_2_s": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "0",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "AxiStream2Mat": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "1",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "Axi2Mat": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "1",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "Array2xfMat_64_6_1080_1920_1_s": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "0",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "KernNv122bgr_0_6_9_2160_3840_1_1_1_5_9_Pipeline_ColLoop": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "1",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "KernNv122bgr_0_6_9_2160_3840_1_1_1_5_9_Pipeline_VITIS_LOOP_4244_1": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "1",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "KernNv122bgr_0_6_9_2160_3840_1_1_1_5_9_s": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "0",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "nv122bgr_0_6_9_2160_3840_1_1_s": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "0",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "resizeNNBilinear_Pipeline_VITIS_LOOP_337_1_VITIS_LOOP_342_2": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "1",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "xfUDivResize": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "0",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "scaleCompute_17_42_20_48_16_1_s": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "1",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "resizeNNBilinear_9_2160_3840_1_720_720_1_9_Pipeline_VITIS_LOOP_394_5": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "1",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "resizeNNBilinear_9_2160_3840_1_720_720_1_9_s": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "0",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "resize_1_9_2160_3840_720_720_1_9_s": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "0",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "preProcess_9_9_720_720_1_8_8_8_4_8_8_Pipeline_VITIS_LOOP_115_1": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "1",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "preProcess_9_9_720_720_1_8_8_8_4_8_8_Pipeline_VITIS_LOOP_49_1": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "1",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "preProcess_9_9_720_720_1_8_8_8_4_8_8_s": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "0",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "entry_proc10": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "0",
        "isCombinational": "0",
        "isOneStateSeq": "1"
      },
      "Mat2Axi_Block_entry3_proc": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "0",
        "isCombinational": "0",
        "isOneStateSeq": "1"
      },
      "addrbound": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "0",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "Mat2Axi_Block_entry35_proc": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "0",
        "isCombinational": "0",
        "isOneStateSeq": "1"
      },
      "entry_proc": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "0",
        "isCombinational": "0",
        "isOneStateSeq": "1"
      },
      "last_blk_pxl_width": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "0",
        "isCombinational": "0",
        "isOneStateSeq": "1"
      },
      "MatStream2AxiStream_2_Pipeline_MMIterOutRow_MMIterOutCol": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "1",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "MatStream2AxiStream_2_s": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "0",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "Mat2AxiStream": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "1",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "AxiStream2Axi_Pipeline_MMIterOutLoop2": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "1",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "AxiStream2Axi": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "0",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "Mat2Axi": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "1",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "xfMat2Array_64_9_720_720_1_1_s": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "0",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "pp_pipeline_accel": {
        "FunctionProtocol": "ap_ctrl_chain",
        "isTaskLevelControl": "0",
        "isPipelined": "1",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      }
    },
    "Metrics": {
      "entry_proc11": {
        "Latency": {
          "LatencyBest": "0",
          "LatencyAvg": "0",
          "LatencyWorst": "0",
          "PipelineII": "0",
          "PipelineDepth": "",
          "PipelineType": "no"
        },
        "Timing": {
          "Target": "3.33",
          "Uncertainty": "0.90",
          "Estimate": "1.217"
        },
        "Area": {
          "FF": "2",
          "AVAIL_FF": "234240",
          "UTIL_FF": "~0",
          "LUT": "29",
          "AVAIL_LUT": "117120",
          "UTIL_LUT": "~0",
          "BRAM_18K": "0",
          "AVAIL_BRAM": "288",
          "UTIL_BRAM": "0",
          "DSP": "0",
          "AVAIL_DSP": "1248",
          "UTIL_DSP": "0",
          "URAM": "0",
          "AVAIL_URAM": "64",
          "UTIL_URAM": "0"
        }
      },
      "Block_entry20_proc": {
        "Latency": {
          "LatencyBest": "0",
          "LatencyAvg": "0",
          "LatencyWorst": "0",
          "PipelineII": "0",
          "PipelineDepth": "",
          "PipelineType": "no"
        },
        "Timing": {
          "Target": "3.33",
          "Uncertainty": "0.90",
          "Estimate": "0.000"
        },
        "Area": {
          "FF": "280",
          "AVAIL_FF": "234240",
          "UTIL_FF": "~0",
          "LUT": "101",
          "AVAIL_LUT": "117120",
          "UTIL_LUT": "~0",
          "BRAM_18K": "0",
          "AVAIL_BRAM": "288",
          "UTIL_BRAM": "0",
          "DSP": "0",
          "AVAIL_DSP": "1248",
          "UTIL_DSP": "0",
          "URAM": "0",
          "AVAIL_URAM": "64",
          "UTIL_URAM": "0"
        }
      },
      "Axi2Mat_Block_entry3_proc": {
        "Latency": {
          "LatencyBest": "0",
          "LatencyAvg": "0",
          "LatencyWorst": "0",
          "PipelineII": "0",
          "PipelineDepth": "",
          "PipelineType": "no"
        },
        "Timing": {
          "Target": "3.33",
          "Uncertainty": "0.90",
          "Estimate": "1.440"
        },
        "Area": {
          "FF": "67",
          "AVAIL_FF": "234240",
          "UTIL_FF": "~0",
          "LUT": "133",
          "AVAIL_LUT": "117120",
          "UTIL_LUT": "~0",
          "BRAM_18K": "0",
          "AVAIL_BRAM": "288",
          "UTIL_BRAM": "0",
          "DSP": "0",
          "AVAIL_DSP": "1248",
          "UTIL_DSP": "0",
          "URAM": "0",
          "AVAIL_URAM": "64",
          "UTIL_URAM": "0"
        }
      },
      "Axi2AxiStream_1_Pipeline_VITIS_LOOP_1028_1": {
        "Latency": {
          "LatencyBest": "4",
          "LatencyAvg": "243",
          "LatencyWorst": "483",
          "PipelineIIMin": "4",
          "PipelineIIMax": "483",
          "PipelineII": "4 ~ 483",
          "PipelineDepth": "",
          "PipelineType": "no"
        },
        "Timing": {
          "Target": "3.33",
          "Uncertainty": "0.90",
          "Estimate": "2.433"
        },
        "Loops": [{
            "Name": "VITIS_LOOP_1028_1",
            "TripCount": "",
            "LatencyMin": "2",
            "LatencyMax": "481",
            "Latency": "2 ~ 481",
            "PipelineII": "1",
            "PipelineDepth": "3"
          }],
        "Area": {
          "FF": "91",
          "AVAIL_FF": "234240",
          "UTIL_FF": "~0",
          "LUT": "103",
          "AVAIL_LUT": "117120",
          "UTIL_LUT": "~0",
          "BRAM_18K": "0",
          "AVAIL_BRAM": "288",
          "UTIL_BRAM": "0",
          "DSP": "0",
          "AVAIL_DSP": "1248",
          "UTIL_DSP": "0",
          "URAM": "0",
          "AVAIL_URAM": "64",
          "UTIL_URAM": "0"
        }
      },
      "Axi2AxiStream_1": {
        "Latency": {
          "LatencyBest": "9",
          "LatencyAvg": "173885",
          "LatencyWorst": "1205285",
          "PipelineIIMin": "9",
          "PipelineIIMax": "1205285",
          "PipelineII": "9 ~ 1205285",
          "PipelineDepth": "",
          "PipelineType": "no"
        },
        "Timing": {
          "Target": "3.33",
          "Uncertainty": "0.90",
          "Estimate": "2.433"
        },
        "Loops": [{
            "Name": "MMIterInLoop1",
            "TripCount": "",
            "LatencyMin": "4",
            "LatencyMax": "1205280",
            "Latency": "4 ~ 1205280",
            "PipelineII": "",
            "PipelineDepthMin": "4",
            "PipelineDepthMax": "558",
            "PipelineDepth": "4 ~ 558"
          }],
        "Area": {
          "DSP": "4",
          "AVAIL_DSP": "1248",
          "UTIL_DSP": "~0",
          "FF": "576",
          "AVAIL_FF": "234240",
          "UTIL_FF": "~0",
          "LUT": "1004",
          "AVAIL_LUT": "117120",
          "UTIL_LUT": "~0",
          "BRAM_18K": "0",
          "AVAIL_BRAM": "288",
          "UTIL_BRAM": "0",
          "URAM": "0",
          "AVAIL_URAM": "64",
          "UTIL_URAM": "0"
        }
      },
      "entry_proc9": {
        "Latency": {
          "LatencyBest": "0",
          "LatencyAvg": "0",
          "LatencyWorst": "0",
          "PipelineII": "0",
          "PipelineDepth": "",
          "PipelineType": "no"
        },
        "Timing": {
          "Target": "3.33",
          "Uncertainty": "0.90",
          "Estimate": "2.433"
        },
        "Area": {
          "FF": "2",
          "AVAIL_FF": "234240",
          "UTIL_FF": "~0",
          "LUT": "47",
          "AVAIL_LUT": "117120",
          "UTIL_LUT": "~0",
          "BRAM_18K": "0",
          "AVAIL_BRAM": "288",
          "UTIL_BRAM": "0",
          "DSP": "0",
          "AVAIL_DSP": "1248",
          "UTIL_DSP": "0",
          "URAM": "0",
          "AVAIL_URAM": "64",
          "UTIL_URAM": "0"
        }
      },
      "last_blk_pxl_width_2": {
        "Latency": {
          "LatencyBest": "0",
          "LatencyAvg": "0",
          "LatencyWorst": "0",
          "PipelineII": "0",
          "PipelineDepth": "",
          "PipelineType": "no"
        },
        "Timing": {
          "Target": "3.33",
          "Uncertainty": "0.90",
          "Estimate": "1.217"
        },
        "Area": {
          "FF": "3",
          "AVAIL_FF": "234240",
          "UTIL_FF": "~0",
          "LUT": "20",
          "AVAIL_LUT": "117120",
          "UTIL_LUT": "~0",
          "BRAM_18K": "0",
          "AVAIL_BRAM": "288",
          "UTIL_BRAM": "0",
          "DSP": "0",
          "AVAIL_DSP": "1248",
          "UTIL_DSP": "0",
          "URAM": "0",
          "AVAIL_URAM": "64",
          "UTIL_URAM": "0"
        }
      },
      "AxiStream2MatStream_2_1_Pipeline_MMIterInLoopRow": {
        "Latency": {
          "LatencyBest": "6",
          "LatencyAvg": "4147205",
          "LatencyWorst": "8294405",
          "PipelineIIMin": "6",
          "PipelineIIMax": "8294405",
          "PipelineII": "6 ~ 8294405",
          "PipelineDepth": "",
          "PipelineType": "no"
        },
        "Timing": {
          "Target": "3.33",
          "Uncertainty": "0.90",
          "Estimate": "2.309"
        },
        "Loops": [{
            "Name": "MMIterInLoopRow",
            "TripCount": "",
            "LatencyMin": "4",
            "LatencyMax": "8294403",
            "Latency": "4 ~ 8294403",
            "PipelineII": "1",
            "PipelineDepth": "5"
          }],
        "Area": {
          "FF": "685",
          "AVAIL_FF": "234240",
          "UTIL_FF": "~0",
          "LUT": "2290",
          "AVAIL_LUT": "117120",
          "UTIL_LUT": "1",
          "BRAM_18K": "0",
          "AVAIL_BRAM": "288",
          "UTIL_BRAM": "0",
          "DSP": "0",
          "AVAIL_DSP": "1248",
          "UTIL_DSP": "0",
          "URAM": "0",
          "AVAIL_URAM": "64",
          "UTIL_URAM": "0"
        }
      },
      "AxiStream2MatStream_2_1": {
        "Latency": {
          "LatencyBest": "9",
          "LatencyAvg": "4147208",
          "LatencyWorst": "8294408",
          "PipelineIIMin": "9",
          "PipelineIIMax": "8294408",
          "PipelineII": "9 ~ 8294408",
          "PipelineDepth": "",
          "PipelineType": "no"
        },
        "Timing": {
          "Target": "3.33",
          "Uncertainty": "0.90",
          "Estimate": "2.365"
        },
        "Area": {
          "DSP": "3",
          "AVAIL_DSP": "1248",
          "UTIL_DSP": "~0",
          "FF": "1007",
          "AVAIL_FF": "234240",
          "UTIL_FF": "~0",
          "LUT": "2492",
          "AVAIL_LUT": "117120",
          "UTIL_LUT": "2",
          "BRAM_18K": "0",
          "AVAIL_BRAM": "288",
          "UTIL_BRAM": "0",
          "URAM": "0",
          "AVAIL_URAM": "64",
          "UTIL_URAM": "0"
        }
      },
      "AxiStream2Mat_1": {
        "Latency": {
          "LatencyBest": "10",
          "LatencyAvg": "4147209",
          "LatencyWorst": "8294409",
          "PipelineIIMin": "10",
          "PipelineIIMax": "8294409",
          "PipelineII": "10 ~ 8294409",
          "PipelineDepth": "",
          "PipelineType": "dataflow"
        },
        "Timing": {
          "Target": "3.33",
          "Uncertainty": "0.90",
          "Estimate": "2.433"
        },
        "Area": {
          "DSP": "3",
          "AVAIL_DSP": "1248",
          "UTIL_DSP": "~0",
          "FF": "1311",
          "AVAIL_FF": "234240",
          "UTIL_FF": "~0",
          "LUT": "2790",
          "AVAIL_LUT": "117120",
          "UTIL_LUT": "2",
          "BRAM_18K": "0",
          "AVAIL_BRAM": "288",
          "UTIL_BRAM": "0",
          "URAM": "0",
          "AVAIL_URAM": "64",
          "UTIL_URAM": "0"
        }
      },
      "Axi2Mat_1": {
        "Latency": {
          "LatencyBest": "86",
          "LatencyAvg": "4147285",
          "LatencyWorst": "8294485",
          "PipelineIIMin": "10",
          "PipelineIIMax": "8294409",
          "PipelineII": "10 ~ 8294409",
          "PipelineDepth": "",
          "PipelineType": "dataflow"
        },
        "Timing": {
          "Target": "3.33",
          "Uncertainty": "0.90",
          "Estimate": "2.657"
        },
        "Area": {
          "DSP": "7",
          "AVAIL_DSP": "1248",
          "UTIL_DSP": "~0",
          "FF": "2553",
          "AVAIL_FF": "234240",
          "UTIL_FF": "1",
          "LUT": "4400",
          "AVAIL_LUT": "117120",
          "UTIL_LUT": "3",
          "BRAM_18K": "0",
          "AVAIL_BRAM": "288",
          "UTIL_BRAM": "0",
          "URAM": "0",
          "AVAIL_URAM": "64",
          "UTIL_URAM": "0"
        }
      },
      "Array2xfMat_64_0_2160_3840_1_s": {
        "Latency": {
          "LatencyBest": "88",
          "LatencyAvg": "4147287",
          "LatencyWorst": "8294487",
          "PipelineIIMin": "88",
          "PipelineIIMax": "8294487",
          "PipelineII": "88 ~ 8294487",
          "PipelineDepth": "",
          "PipelineType": "no"
        },
        "Timing": {
          "Target": "3.33",
          "Uncertainty": "0.90",
          "Estimate": "2.657"
        },
        "Area": {
          "DSP": "7",
          "AVAIL_DSP": "1248",
          "UTIL_DSP": "~0",
          "FF": "2561",
          "AVAIL_FF": "234240",
          "UTIL_FF": "1",
          "LUT": "4489",
          "AVAIL_LUT": "117120",
          "UTIL_LUT": "3",
          "BRAM_18K": "0",
          "AVAIL_BRAM": "288",
          "UTIL_BRAM": "0",
          "URAM": "0",
          "AVAIL_URAM": "64",
          "UTIL_URAM": "0"
        }
      },
      "Block_entry2022_proc": {
        "Latency": {
          "LatencyBest": "1",
          "LatencyAvg": "1",
          "LatencyWorst": "1",
          "PipelineII": "1",
          "PipelineDepth": "",
          "PipelineType": "no"
        },
        "Timing": {
          "Target": "3.33",
          "Uncertainty": "0.90",
          "Estimate": "1.455"
        },
        "Area": {
          "FF": "66",
          "AVAIL_FF": "234240",
          "UTIL_FF": "~0",
          "LUT": "135",
          "AVAIL_LUT": "117120",
          "UTIL_LUT": "~0",
          "BRAM_18K": "0",
          "AVAIL_BRAM": "288",
          "UTIL_BRAM": "0",
          "DSP": "0",
          "AVAIL_DSP": "1248",
          "UTIL_DSP": "0",
          "URAM": "0",
          "AVAIL_URAM": "64",
          "UTIL_URAM": "0"
        }
      },
      "Axi2Mat_Block_entry1_proc": {
        "Latency": {
          "LatencyBest": "0",
          "LatencyAvg": "0",
          "LatencyWorst": "0",
          "PipelineII": "0",
          "PipelineDepth": "",
          "PipelineType": "no"
        },
        "Timing": {
          "Target": "3.33",
          "Uncertainty": "0.90",
          "Estimate": "1.380"
        },
        "Area": {
          "FF": "25",
          "AVAIL_FF": "234240",
          "UTIL_FF": "~0",
          "LUT": "87",
          "AVAIL_LUT": "117120",
          "UTIL_LUT": "~0",
          "BRAM_18K": "0",
          "AVAIL_BRAM": "288",
          "UTIL_BRAM": "0",
          "DSP": "0",
          "AVAIL_DSP": "1248",
          "UTIL_DSP": "0",
          "URAM": "0",
          "AVAIL_URAM": "64",
          "UTIL_URAM": "0"
        }
      },
      "Axi2AxiStream_Pipeline_VITIS_LOOP_1028_1": {
        "Latency": {
          "LatencyBest": "4",
          "LatencyAvg": "243",
          "LatencyWorst": "483",
          "PipelineIIMin": "4",
          "PipelineIIMax": "483",
          "PipelineII": "4 ~ 483",
          "PipelineDepth": "",
          "PipelineType": "no"
        },
        "Timing": {
          "Target": "3.33",
          "Uncertainty": "0.90",
          "Estimate": "2.433"
        },
        "Loops": [{
            "Name": "VITIS_LOOP_1028_1",
            "TripCount": "",
            "LatencyMin": "2",
            "LatencyMax": "481",
            "Latency": "2 ~ 481",
            "PipelineII": "1",
            "PipelineDepth": "3"
          }],
        "Area": {
          "FF": "90",
          "AVAIL_FF": "234240",
          "UTIL_FF": "~0",
          "LUT": "101",
          "AVAIL_LUT": "117120",
          "UTIL_LUT": "~0",
          "BRAM_18K": "0",
          "AVAIL_BRAM": "288",
          "UTIL_BRAM": "0",
          "DSP": "0",
          "AVAIL_DSP": "1248",
          "UTIL_DSP": "0",
          "URAM": "0",
          "AVAIL_URAM": "64",
          "UTIL_URAM": "0"
        }
      },
      "Axi2AxiStream": {
        "Latency": {
          "LatencyBest": "10",
          "LatencyAvg": "87485",
          "LatencyWorst": "603725",
          "PipelineIIMin": "10",
          "PipelineIIMax": "603725",
          "PipelineII": "10 ~ 603725",
          "PipelineDepth": "",
          "PipelineType": "no"
        },
        "Timing": {
          "Target": "3.33",
          "Uncertainty": "0.90",
          "Estimate": "2.433"
        },
        "Loops": [{
            "Name": "MMIterInLoop1",
            "TripCount": "",
            "LatencyMin": "5",
            "LatencyMax": "603720",
            "Latency": "5 ~ 603720",
            "PipelineII": "",
            "PipelineDepthMin": "5",
            "PipelineDepthMax": "559",
            "PipelineDepth": "5 ~ 559"
          }],
        "Area": {
          "DSP": "3",
          "AVAIL_DSP": "1248",
          "UTIL_DSP": "~0",
          "FF": "378",
          "AVAIL_FF": "234240",
          "UTIL_FF": "~0",
          "LUT": "933",
          "AVAIL_LUT": "117120",
          "UTIL_LUT": "~0",
          "BRAM_18K": "0",
          "AVAIL_BRAM": "288",
          "UTIL_BRAM": "0",
          "URAM": "0",
          "AVAIL_URAM": "64",
          "UTIL_URAM": "0"
        }
      },
      "entry_proc8": {
        "Latency": {
          "LatencyBest": "0",
          "LatencyAvg": "0",
          "LatencyWorst": "0",
          "PipelineII": "0",
          "PipelineDepth": "",
          "PipelineType": "no"
        },
        "Timing": {
          "Target": "3.33",
          "Uncertainty": "0.90",
          "Estimate": "2.433"
        },
        "Area": {
          "FF": "2",
          "AVAIL_FF": "234240",
          "UTIL_FF": "~0",
          "LUT": "47",
          "AVAIL_LUT": "117120",
          "UTIL_LUT": "~0",
          "BRAM_18K": "0",
          "AVAIL_BRAM": "288",
          "UTIL_BRAM": "0",
          "DSP": "0",
          "AVAIL_DSP": "1248",
          "UTIL_DSP": "0",
          "URAM": "0",
          "AVAIL_URAM": "64",
          "UTIL_URAM": "0"
        }
      },
      "last_blk_pxl_width_1": {
        "Latency": {
          "LatencyBest": "0",
          "LatencyAvg": "0",
          "LatencyWorst": "0",
          "PipelineII": "0",
          "PipelineDepth": "",
          "PipelineType": "no"
        },
        "Timing": {
          "Target": "3.33",
          "Uncertainty": "0.90",
          "Estimate": "1.217"
        },
        "Area": {
          "FF": "3",
          "AVAIL_FF": "234240",
          "UTIL_FF": "~0",
          "LUT": "20",
          "AVAIL_LUT": "117120",
          "UTIL_LUT": "~0",
          "BRAM_18K": "0",
          "AVAIL_BRAM": "288",
          "UTIL_BRAM": "0",
          "DSP": "0",
          "AVAIL_DSP": "1248",
          "UTIL_DSP": "0",
          "URAM": "0",
          "AVAIL_URAM": "64",
          "UTIL_URAM": "0"
        }
      },
      "AxiStream2MatStream_2_Pipeline_MMIterInLoopRow": {
        "Latency": {
          "LatencyBest": "6",
          "LatencyAvg": "1036805",
          "LatencyWorst": "2073605",
          "PipelineIIMin": "6",
          "PipelineIIMax": "2073605",
          "PipelineII": "6 ~ 2073605",
          "PipelineDepth": "",
          "PipelineType": "no"
        },
        "Timing": {
          "Target": "3.33",
          "Uncertainty": "0.90",
          "Estimate": "2.309"
        },
        "Loops": [{
            "Name": "MMIterInLoopRow",
            "TripCount": "",
            "LatencyMin": "4",
            "LatencyMax": "2073603",
            "Latency": "4 ~ 2073603",
            "PipelineII": "1",
            "PipelineDepth": "5"
          }],
        "Area": {
          "FF": "775",
          "AVAIL_FF": "234240",
          "UTIL_FF": "~0",
          "LUT": "2457",
          "AVAIL_LUT": "117120",
          "UTIL_LUT": "2",
          "BRAM_18K": "0",
          "AVAIL_BRAM": "288",
          "UTIL_BRAM": "0",
          "DSP": "0",
          "AVAIL_DSP": "1248",
          "UTIL_DSP": "0",
          "URAM": "0",
          "AVAIL_URAM": "64",
          "UTIL_URAM": "0"
        }
      },
      "AxiStream2MatStream_2_s": {
        "Latency": {
          "LatencyBest": "10",
          "LatencyAvg": "1036809",
          "LatencyWorst": "2073609",
          "PipelineIIMin": "10",
          "PipelineIIMax": "2073609",
          "PipelineII": "10 ~ 2073609",
          "PipelineDepth": "",
          "PipelineType": "no"
        },
        "Timing": {
          "Target": "3.33",
          "Uncertainty": "0.90",
          "Estimate": "2.309"
        },
        "Area": {
          "DSP": "1",
          "AVAIL_DSP": "1248",
          "UTIL_DSP": "~0",
          "FF": "852",
          "AVAIL_FF": "234240",
          "UTIL_FF": "~0",
          "LUT": "2596",
          "AVAIL_LUT": "117120",
          "UTIL_LUT": "2",
          "BRAM_18K": "0",
          "AVAIL_BRAM": "288",
          "UTIL_BRAM": "0",
          "URAM": "0",
          "AVAIL_URAM": "64",
          "UTIL_URAM": "0"
        }
      },
      "AxiStream2Mat": {
        "Latency": {
          "LatencyBest": "11",
          "LatencyAvg": "1036810",
          "LatencyWorst": "2073610",
          "PipelineIIMin": "11",
          "PipelineIIMax": "2073610",
          "PipelineII": "11 ~ 2073610",
          "PipelineDepth": "",
          "PipelineType": "dataflow"
        },
        "Timing": {
          "Target": "3.33",
          "Uncertainty": "0.90",
          "Estimate": "2.433"
        },
        "Area": {
          "DSP": "1",
          "AVAIL_DSP": "1248",
          "UTIL_DSP": "~0",
          "FF": "1156",
          "AVAIL_FF": "234240",
          "UTIL_FF": "~0",
          "LUT": "2894",
          "AVAIL_LUT": "117120",
          "UTIL_LUT": "2",
          "BRAM_18K": "0",
          "AVAIL_BRAM": "288",
          "UTIL_BRAM": "0",
          "URAM": "0",
          "AVAIL_URAM": "64",
          "UTIL_URAM": "0"
        }
      },
      "Axi2Mat": {
        "Latency": {
          "LatencyBest": "87",
          "LatencyAvg": "1036886",
          "LatencyWorst": "2073686",
          "PipelineIIMin": "11",
          "PipelineIIMax": "2073610",
          "PipelineII": "11 ~ 2073610",
          "PipelineDepth": "",
          "PipelineType": "dataflow"
        },
        "Timing": {
          "Target": "3.33",
          "Uncertainty": "0.90",
          "Estimate": "2.597"
        },
        "Area": {
          "DSP": "4",
          "AVAIL_DSP": "1248",
          "UTIL_DSP": "~0",
          "FF": "2058",
          "AVAIL_FF": "234240",
          "UTIL_FF": "~0",
          "LUT": "4307",
          "AVAIL_LUT": "117120",
          "UTIL_LUT": "3",
          "BRAM_18K": "0",
          "AVAIL_BRAM": "288",
          "UTIL_BRAM": "0",
          "URAM": "0",
          "AVAIL_URAM": "64",
          "UTIL_URAM": "0"
        }
      },
      "Array2xfMat_64_6_1080_1920_1_s": {
        "Latency": {
          "LatencyBest": "89",
          "LatencyAvg": "1036888",
          "LatencyWorst": "2073688",
          "PipelineIIMin": "89",
          "PipelineIIMax": "2073688",
          "PipelineII": "89 ~ 2073688",
          "PipelineDepth": "",
          "PipelineType": "no"
        },
        "Timing": {
          "Target": "3.33",
          "Uncertainty": "0.90",
          "Estimate": "2.597"
        },
        "Area": {
          "DSP": "4",
          "AVAIL_DSP": "1248",
          "UTIL_DSP": "~0",
          "FF": "2065",
          "AVAIL_FF": "234240",
          "UTIL_FF": "~0",
          "LUT": "4369",
          "AVAIL_LUT": "117120",
          "UTIL_LUT": "3",
          "BRAM_18K": "0",
          "AVAIL_BRAM": "288",
          "UTIL_BRAM": "0",
          "URAM": "0",
          "AVAIL_URAM": "64",
          "UTIL_URAM": "0"
        }
      },
      "KernNv122bgr_0_6_9_2160_3840_1_1_1_5_9_Pipeline_ColLoop": {
        "Latency": {
          "LatencyBest": "3849",
          "LatencyAvg": "3849",
          "LatencyWorst": "3849",
          "PipelineII": "3849",
          "PipelineDepth": "",
          "PipelineType": "no"
        },
        "Timing": {
          "Target": "3.33",
          "Uncertainty": "0.90",
          "Estimate": "2.433"
        },
        "Loops": [{
            "Name": "ColLoop",
            "TripCount": "3840",
            "Latency": "3847",
            "PipelineII": "1",
            "PipelineDepth": "9"
          }],
        "Area": {
          "DSP": "5",
          "AVAIL_DSP": "1248",
          "UTIL_DSP": "~0",
          "FF": "398",
          "AVAIL_FF": "234240",
          "UTIL_FF": "~0",
          "LUT": "590",
          "AVAIL_LUT": "117120",
          "UTIL_LUT": "~0",
          "BRAM_18K": "0",
          "AVAIL_BRAM": "288",
          "UTIL_BRAM": "0",
          "URAM": "0",
          "AVAIL_URAM": "64",
          "UTIL_URAM": "0"
        }
      },
      "KernNv122bgr_0_6_9_2160_3840_1_1_1_5_9_Pipeline_VITIS_LOOP_4244_1": {
        "Latency": {
          "LatencyBest": "3842",
          "LatencyAvg": "3842",
          "LatencyWorst": "3842",
          "PipelineII": "3842",
          "PipelineDepth": "",
          "PipelineType": "no"
        },
        "Timing": {
          "Target": "3.33",
          "Uncertainty": "0.90",
          "Estimate": "1.529"
        },
        "Loops": [{
            "Name": "VITIS_LOOP_4244_1",
            "TripCount": "3840",
            "Latency": "3840",
            "PipelineII": "1",
            "PipelineDepth": "2"
          }],
        "Area": {
          "FF": "19",
          "AVAIL_FF": "234240",
          "UTIL_FF": "~0",
          "LUT": "85",
          "AVAIL_LUT": "117120",
          "UTIL_LUT": "~0",
          "BRAM_18K": "0",
          "AVAIL_BRAM": "288",
          "UTIL_BRAM": "0",
          "DSP": "0",
          "AVAIL_DSP": "1248",
          "UTIL_DSP": "0",
          "URAM": "0",
          "AVAIL_URAM": "64",
          "UTIL_URAM": "0"
        }
      },
      "KernNv122bgr_0_6_9_2160_3840_1_1_1_5_9_s": {
        "Latency": {
          "LatencyBest": "8320322",
          "LatencyAvg": "8322244",
          "LatencyWorst": "8324165",
          "PipelineIIMin": "8320322",
          "PipelineIIMax": "8324165",
          "PipelineII": "8320322 ~ 8324165",
          "PipelineDepth": "",
          "PipelineType": "no"
        },
        "Timing": {
          "Target": "3.33",
          "Uncertainty": "0.90",
          "Estimate": "2.433"
        },
        "Loops": [{
            "Name": "RowLoop",
            "TripCount": "2160",
            "Latency": "8320320",
            "PipelineII": "",
            "PipelineDepth": "3852"
          }],
        "Area": {
          "BRAM_18K": "4",
          "AVAIL_BRAM": "288",
          "UTIL_BRAM": "1",
          "DSP": "5",
          "AVAIL_DSP": "1248",
          "UTIL_DSP": "~0",
          "FF": "626",
          "AVAIL_FF": "234240",
          "UTIL_FF": "~0",
          "LUT": "893",
          "AVAIL_LUT": "117120",
          "UTIL_LUT": "~0",
          "URAM": "0",
          "AVAIL_URAM": "64",
          "UTIL_URAM": "0"
        }
      },
      "nv122bgr_0_6_9_2160_3840_1_1_s": {
        "Latency": {
          "LatencyBest": "8320323",
          "LatencyAvg": "8322245",
          "LatencyWorst": "8324166",
          "PipelineIIMin": "8320323",
          "PipelineIIMax": "8324166",
          "PipelineII": "8320323 ~ 8324166",
          "PipelineDepth": "",
          "PipelineType": "no"
        },
        "Timing": {
          "Target": "3.33",
          "Uncertainty": "0.90",
          "Estimate": "2.433"
        },
        "Area": {
          "BRAM_18K": "4",
          "AVAIL_BRAM": "288",
          "UTIL_BRAM": "1",
          "DSP": "5",
          "AVAIL_DSP": "1248",
          "UTIL_DSP": "~0",
          "FF": "662",
          "AVAIL_FF": "234240",
          "UTIL_FF": "~0",
          "LUT": "963",
          "AVAIL_LUT": "117120",
          "UTIL_LUT": "~0",
          "URAM": "0",
          "AVAIL_URAM": "64",
          "UTIL_URAM": "0"
        }
      },
      "resizeNNBilinear_Pipeline_VITIS_LOOP_337_1_VITIS_LOOP_342_2": {
        "Latency": {
          "LatencyBest": "6",
          "LatencyAvg": "7682",
          "LatencyWorst": "15362",
          "PipelineIIMin": "6",
          "PipelineIIMax": "15362",
          "PipelineII": "6 ~ 15362",
          "PipelineDepth": "",
          "PipelineType": "no"
        },
        "Timing": {
          "Target": "3.33",
          "Uncertainty": "0.90",
          "Estimate": "1.892"
        },
        "Loops": [{
            "Name": "VITIS_LOOP_337_1_VITIS_LOOP_342_2",
            "TripCount": "",
            "LatencyMin": "4",
            "LatencyMax": "15360",
            "Latency": "4 ~ 15360",
            "PipelineII": "2",
            "PipelineDepth": "3"
          }],
        "Area": {
          "FF": "164",
          "AVAIL_FF": "234240",
          "UTIL_FF": "~0",
          "LUT": "245",
          "AVAIL_LUT": "117120",
          "UTIL_LUT": "~0",
          "BRAM_18K": "0",
          "AVAIL_BRAM": "288",
          "UTIL_BRAM": "0",
          "DSP": "0",
          "AVAIL_DSP": "1248",
          "UTIL_DSP": "0",
          "URAM": "0",
          "AVAIL_URAM": "64",
          "UTIL_URAM": "0"
        }
      },
      "xfUDivResize": {
        "Latency": {
          "LatencyBest": "68",
          "LatencyAvg": "68",
          "LatencyWorst": "68",
          "PipelineII": "68",
          "PipelineDepth": "",
          "PipelineType": "no"
        },
        "Timing": {
          "Target": "3.33",
          "Uncertainty": "0.90",
          "Estimate": "1.564"
        },
        "Area": {
          "FF": "911",
          "AVAIL_FF": "234240",
          "UTIL_FF": "~0",
          "LUT": "809",
          "AVAIL_LUT": "117120",
          "UTIL_LUT": "~0",
          "BRAM_18K": "0",
          "AVAIL_BRAM": "288",
          "UTIL_BRAM": "0",
          "DSP": "0",
          "AVAIL_DSP": "1248",
          "UTIL_DSP": "0",
          "URAM": "0",
          "AVAIL_URAM": "64",
          "UTIL_URAM": "0"
        }
      },
      "scaleCompute_17_42_20_48_16_1_s": {
        "Latency": {
          "LatencyBest": "5",
          "LatencyAvg": "5",
          "LatencyWorst": "5",
          "PipelineII": "1",
          "PipelineDepth": "6",
          "PipelineType": "yes"
        },
        "Timing": {
          "Target": "3.33",
          "Uncertainty": "0.90",
          "Estimate": "2.168"
        },
        "Area": {
          "DSP": "6",
          "AVAIL_DSP": "1248",
          "UTIL_DSP": "~0",
          "FF": "525",
          "AVAIL_FF": "234240",
          "UTIL_FF": "~0",
          "LUT": "219",
          "AVAIL_LUT": "117120",
          "UTIL_LUT": "~0",
          "BRAM_18K": "0",
          "AVAIL_BRAM": "288",
          "UTIL_BRAM": "0",
          "URAM": "0",
          "AVAIL_URAM": "64",
          "UTIL_URAM": "0"
        }
      },
      "resizeNNBilinear_9_2160_3840_1_720_720_1_9_Pipeline_VITIS_LOOP_394_5": {
        "Latency": {
          "LatencyBest": "21",
          "LatencyAvg": "1940",
          "LatencyWorst": "3860",
          "PipelineIIMin": "21",
          "PipelineIIMax": "3860",
          "PipelineII": "21 ~ 3860",
          "PipelineDepth": "",
          "PipelineType": "no"
        },
        "Timing": {
          "Target": "3.33",
          "Uncertainty": "0.90",
          "Estimate": "2.303"
        },
        "Loops": [{
            "Name": "VITIS_LOOP_394_5",
            "TripCount": "",
            "LatencyMin": "19",
            "LatencyMax": "3858",
            "Latency": "19 ~ 3858",
            "PipelineII": "1",
            "PipelineDepth": "20"
          }],
        "Area": {
          "DSP": "10",
          "AVAIL_DSP": "1248",
          "UTIL_DSP": "~0",
          "FF": "2687",
          "AVAIL_FF": "234240",
          "UTIL_FF": "1",
          "LUT": "1676",
          "AVAIL_LUT": "117120",
          "UTIL_LUT": "1",
          "BRAM_18K": "0",
          "AVAIL_BRAM": "288",
          "UTIL_BRAM": "0",
          "URAM": "0",
          "AVAIL_URAM": "64",
          "UTIL_URAM": "0"
        }
      },
      "resizeNNBilinear_9_2160_3840_1_720_720_1_9_s": {
        "Latency": {
          "LatencyBest": "175",
          "LatencyAvg": "2116995",
          "LatencyWorst": "8381115",
          "PipelineIIMin": "175",
          "PipelineIIMax": "8381115",
          "PipelineII": "175 ~ 8381115",
          "PipelineDepth": "",
          "PipelineType": "no"
        },
        "Timing": {
          "Target": "3.33",
          "Uncertainty": "0.90",
          "Estimate": "2.341"
        },
        "Loops": [{
            "Name": "VITIS_LOOP_387_4",
            "TripCount": "",
            "LatencyMin": "34",
            "LatencyMax": "8365680",
            "Latency": "34 ~ 8365680",
            "PipelineII": "",
            "PipelineDepthMin": "34",
            "PipelineDepthMax": "3873",
            "PipelineDepth": "34 ~ 3873"
          }],
        "Area": {
          "BRAM_18K": "18",
          "AVAIL_BRAM": "288",
          "UTIL_BRAM": "6",
          "DSP": "16",
          "AVAIL_DSP": "1248",
          "UTIL_DSP": "1",
          "FF": "5290",
          "AVAIL_FF": "234240",
          "UTIL_FF": "2",
          "LUT": "4441",
          "AVAIL_LUT": "117120",
          "UTIL_LUT": "3",
          "URAM": "0",
          "AVAIL_URAM": "64",
          "UTIL_URAM": "0"
        }
      },
      "resize_1_9_2160_3840_720_720_1_9_s": {
        "Latency": {
          "LatencyBest": "176",
          "LatencyAvg": "2116996",
          "LatencyWorst": "8381116",
          "PipelineIIMin": "176",
          "PipelineIIMax": "8381116",
          "PipelineII": "176 ~ 8381116",
          "PipelineDepth": "",
          "PipelineType": "no"
        },
        "Timing": {
          "Target": "3.33",
          "Uncertainty": "0.90",
          "Estimate": "2.433"
        },
        "Area": {
          "BRAM_18K": "18",
          "AVAIL_BRAM": "288",
          "UTIL_BRAM": "6",
          "DSP": "16",
          "AVAIL_DSP": "1248",
          "UTIL_DSP": "1",
          "FF": "5294",
          "AVAIL_FF": "234240",
          "UTIL_FF": "2",
          "LUT": "4502",
          "AVAIL_LUT": "117120",
          "UTIL_LUT": "3",
          "URAM": "0",
          "AVAIL_URAM": "64",
          "UTIL_URAM": "0"
        }
      },
      "preProcess_9_9_720_720_1_8_8_8_4_8_8_Pipeline_VITIS_LOOP_115_1": {
        "Latency": {
          "LatencyBest": "15",
          "LatencyAvg": "15",
          "LatencyWorst": "15",
          "PipelineII": "15",
          "PipelineDepth": "",
          "PipelineType": "no"
        },
        "Timing": {
          "Target": "3.33",
          "Uncertainty": "0.90",
          "Estimate": "2.433"
        },
        "Loops": [{
            "Name": "VITIS_LOOP_115_1",
            "TripCount": "6",
            "Latency": "13",
            "PipelineII": "1",
            "PipelineDepth": "9"
          }],
        "Area": {
          "FF": "1015",
          "AVAIL_FF": "234240",
          "UTIL_FF": "~0",
          "LUT": "1279",
          "AVAIL_LUT": "117120",
          "UTIL_LUT": "1",
          "BRAM_18K": "0",
          "AVAIL_BRAM": "288",
          "UTIL_BRAM": "0",
          "DSP": "0",
          "AVAIL_DSP": "1248",
          "UTIL_DSP": "0",
          "URAM": "0",
          "AVAIL_URAM": "64",
          "UTIL_URAM": "0"
        }
      },
      "preProcess_9_9_720_720_1_8_8_8_4_8_8_Pipeline_VITIS_LOOP_49_1": {
        "Latency": {
          "LatencyBest": "5",
          "LatencyAvg": "184836",
          "LatencyWorst": "369668",
          "PipelineIIMin": "5",
          "PipelineIIMax": "369668",
          "PipelineII": "5 ~ 369668",
          "PipelineDepth": "",
          "PipelineType": "no"
        },
        "Timing": {
          "Target": "3.33",
          "Uncertainty": "0.90",
          "Estimate": "1.982"
        },
        "Loops": [{
            "Name": "VITIS_LOOP_49_1",
            "TripCount": "",
            "LatencyMin": "3",
            "LatencyMax": "369666",
            "Latency": "3 ~ 369666",
            "PipelineII": "1",
            "PipelineDepth": "4"
          }],
        "Area": {
          "DSP": "0",
          "AVAIL_DSP": "1248",
          "UTIL_DSP": "0",
          "FF": "167",
          "AVAIL_FF": "234240",
          "UTIL_FF": "~0",
          "LUT": "359",
          "AVAIL_LUT": "117120",
          "UTIL_LUT": "~0",
          "BRAM_18K": "0",
          "AVAIL_BRAM": "288",
          "UTIL_BRAM": "0",
          "URAM": "0",
          "AVAIL_URAM": "64",
          "UTIL_URAM": "0"
        }
      },
      "preProcess_9_9_720_720_1_8_8_8_4_8_8_s": {
        "Latency": {
          "LatencyBest": "93",
          "LatencyAvg": "184924",
          "LatencyWorst": "369756",
          "PipelineIIMin": "93",
          "PipelineIIMax": "369756",
          "PipelineII": "93 ~ 369756",
          "PipelineDepth": "",
          "PipelineType": "no"
        },
        "Timing": {
          "Target": "3.33",
          "Uncertainty": "0.90",
          "Estimate": "2.433"
        },
        "Area": {
          "DSP": "1",
          "AVAIL_DSP": "1248",
          "UTIL_DSP": "~0",
          "FF": "1352",
          "AVAIL_FF": "234240",
          "UTIL_FF": "~0",
          "LUT": "2229",
          "AVAIL_LUT": "117120",
          "UTIL_LUT": "1",
          "BRAM_18K": "0",
          "AVAIL_BRAM": "288",
          "UTIL_BRAM": "0",
          "URAM": "0",
          "AVAIL_URAM": "64",
          "UTIL_URAM": "0"
        }
      },
      "entry_proc10": {
        "Latency": {
          "LatencyBest": "0",
          "LatencyAvg": "0",
          "LatencyWorst": "0",
          "PipelineII": "0",
          "PipelineDepth": "",
          "PipelineType": "no"
        },
        "Timing": {
          "Target": "3.33",
          "Uncertainty": "0.90",
          "Estimate": "1.217"
        },
        "Area": {
          "FF": "2",
          "AVAIL_FF": "234240",
          "UTIL_FF": "~0",
          "LUT": "29",
          "AVAIL_LUT": "117120",
          "UTIL_LUT": "~0",
          "BRAM_18K": "0",
          "AVAIL_BRAM": "288",
          "UTIL_BRAM": "0",
          "DSP": "0",
          "AVAIL_DSP": "1248",
          "UTIL_DSP": "0",
          "URAM": "0",
          "AVAIL_URAM": "64",
          "UTIL_URAM": "0"
        }
      },
      "Mat2Axi_Block_entry3_proc": {
        "Latency": {
          "LatencyBest": "0",
          "LatencyAvg": "0",
          "LatencyWorst": "0",
          "PipelineII": "0",
          "PipelineDepth": "",
          "PipelineType": "no"
        },
        "Timing": {
          "Target": "3.33",
          "Uncertainty": "0.90",
          "Estimate": "1.574"
        },
        "Area": {
          "FF": "18",
          "AVAIL_FF": "234240",
          "UTIL_FF": "~0",
          "LUT": "56",
          "AVAIL_LUT": "117120",
          "UTIL_LUT": "~0",
          "BRAM_18K": "0",
          "AVAIL_BRAM": "288",
          "UTIL_BRAM": "0",
          "DSP": "0",
          "AVAIL_DSP": "1248",
          "UTIL_DSP": "0",
          "URAM": "0",
          "AVAIL_URAM": "64",
          "UTIL_URAM": "0"
        }
      },
      "addrbound": {
        "Latency": {
          "LatencyBest": "4",
          "LatencyAvg": "4",
          "LatencyWorst": "4",
          "PipelineII": "4",
          "PipelineDepth": "",
          "PipelineType": "no"
        },
        "Timing": {
          "Target": "3.33",
          "Uncertainty": "0.90",
          "Estimate": "1.246"
        },
        "Area": {
          "DSP": "1",
          "AVAIL_DSP": "1248",
          "UTIL_DSP": "~0",
          "FF": "60",
          "AVAIL_FF": "234240",
          "UTIL_FF": "~0",
          "LUT": "110",
          "AVAIL_LUT": "117120",
          "UTIL_LUT": "~0",
          "BRAM_18K": "0",
          "AVAIL_BRAM": "288",
          "UTIL_BRAM": "0",
          "URAM": "0",
          "AVAIL_URAM": "64",
          "UTIL_URAM": "0"
        }
      },
      "Mat2Axi_Block_entry35_proc": {
        "Latency": {
          "LatencyBest": "0",
          "LatencyAvg": "0",
          "LatencyWorst": "0",
          "PipelineII": "0",
          "PipelineDepth": "",
          "PipelineType": "no"
        },
        "Timing": {
          "Target": "3.33",
          "Uncertainty": "0.90",
          "Estimate": "1.217"
        },
        "Area": {
          "FF": "21",
          "AVAIL_FF": "234240",
          "UTIL_FF": "~0",
          "LUT": "20",
          "AVAIL_LUT": "117120",
          "UTIL_LUT": "~0",
          "BRAM_18K": "0",
          "AVAIL_BRAM": "288",
          "UTIL_BRAM": "0",
          "DSP": "0",
          "AVAIL_DSP": "1248",
          "UTIL_DSP": "0",
          "URAM": "0",
          "AVAIL_URAM": "64",
          "UTIL_URAM": "0"
        }
      },
      "entry_proc": {
        "Latency": {
          "LatencyBest": "0",
          "LatencyAvg": "0",
          "LatencyWorst": "0",
          "PipelineII": "0",
          "PipelineDepth": "",
          "PipelineType": "no"
        },
        "Timing": {
          "Target": "3.33",
          "Uncertainty": "0.90",
          "Estimate": "1.217"
        },
        "Area": {
          "FF": "2",
          "AVAIL_FF": "234240",
          "UTIL_FF": "~0",
          "LUT": "29",
          "AVAIL_LUT": "117120",
          "UTIL_LUT": "~0",
          "BRAM_18K": "0",
          "AVAIL_BRAM": "288",
          "UTIL_BRAM": "0",
          "DSP": "0",
          "AVAIL_DSP": "1248",
          "UTIL_DSP": "0",
          "URAM": "0",
          "AVAIL_URAM": "64",
          "UTIL_URAM": "0"
        }
      },
      "last_blk_pxl_width": {
        "Latency": {
          "LatencyBest": "0",
          "LatencyAvg": "0",
          "LatencyWorst": "0",
          "PipelineII": "0",
          "PipelineDepth": "",
          "PipelineType": "no"
        },
        "Timing": {
          "Target": "3.33",
          "Uncertainty": "0.90",
          "Estimate": "1.217"
        },
        "Area": {
          "FF": "3",
          "AVAIL_FF": "234240",
          "UTIL_FF": "~0",
          "LUT": "20",
          "AVAIL_LUT": "117120",
          "UTIL_LUT": "~0",
          "BRAM_18K": "0",
          "AVAIL_BRAM": "288",
          "UTIL_BRAM": "0",
          "DSP": "0",
          "AVAIL_DSP": "1248",
          "UTIL_DSP": "0",
          "URAM": "0",
          "AVAIL_URAM": "64",
          "UTIL_URAM": "0"
        }
      },
      "MatStream2AxiStream_2_Pipeline_MMIterOutRow_MMIterOutCol": {
        "Latency": {
          "LatencyBest": "5",
          "LatencyAvg": "129604",
          "LatencyWorst": "518404",
          "PipelineIIMin": "5",
          "PipelineIIMax": "518404",
          "PipelineII": "5 ~ 518404",
          "PipelineDepth": "",
          "PipelineType": "no"
        },
        "Timing": {
          "Target": "3.33",
          "Uncertainty": "0.90",
          "Estimate": "2.412"
        },
        "Loops": [{
            "Name": "MMIterOutRow_MMIterOutCol",
            "TripCount": "",
            "LatencyMin": "3",
            "LatencyMax": "518402",
            "Latency": "3 ~ 518402",
            "PipelineII": "1",
            "PipelineDepth": "4"
          }],
        "Area": {
          "FF": "328",
          "AVAIL_FF": "234240",
          "UTIL_FF": "~0",
          "LUT": "1063",
          "AVAIL_LUT": "117120",
          "UTIL_LUT": "~0",
          "BRAM_18K": "0",
          "AVAIL_BRAM": "288",
          "UTIL_BRAM": "0",
          "DSP": "0",
          "AVAIL_DSP": "1248",
          "UTIL_DSP": "0",
          "URAM": "0",
          "AVAIL_URAM": "64",
          "UTIL_URAM": "0"
        }
      },
      "MatStream2AxiStream_2_s": {
        "Latency": {
          "LatencyBest": "10",
          "LatencyAvg": "129609",
          "LatencyWorst": "518409",
          "PipelineIIMin": "10",
          "PipelineIIMax": "518409",
          "PipelineII": "10 ~ 518409",
          "PipelineDepth": "",
          "PipelineType": "no"
        },
        "Timing": {
          "Target": "3.33",
          "Uncertainty": "0.90",
          "Estimate": "2.412"
        },
        "Area": {
          "DSP": "1",
          "AVAIL_DSP": "1248",
          "UTIL_DSP": "~0",
          "FF": "452",
          "AVAIL_FF": "234240",
          "UTIL_FF": "~0",
          "LUT": "1221",
          "AVAIL_LUT": "117120",
          "UTIL_LUT": "1",
          "BRAM_18K": "0",
          "AVAIL_BRAM": "288",
          "UTIL_BRAM": "0",
          "URAM": "0",
          "AVAIL_URAM": "64",
          "UTIL_URAM": "0"
        }
      },
      "Mat2AxiStream": {
        "Latency": {
          "LatencyBest": "11",
          "LatencyAvg": "129610",
          "LatencyWorst": "518410",
          "PipelineIIMin": "11",
          "PipelineIIMax": "518410",
          "PipelineII": "11 ~ 518410",
          "PipelineDepth": "",
          "PipelineType": "dataflow"
        },
        "Timing": {
          "Target": "3.33",
          "Uncertainty": "0.90",
          "Estimate": "2.412"
        },
        "Area": {
          "DSP": "1",
          "AVAIL_DSP": "1248",
          "UTIL_DSP": "~0",
          "FF": "756",
          "AVAIL_FF": "234240",
          "UTIL_FF": "~0",
          "LUT": "1501",
          "AVAIL_LUT": "117120",
          "UTIL_LUT": "1",
          "BRAM_18K": "0",
          "AVAIL_BRAM": "288",
          "UTIL_BRAM": "0",
          "URAM": "0",
          "AVAIL_URAM": "64",
          "UTIL_URAM": "0"
        }
      },
      "AxiStream2Axi_Pipeline_MMIterOutLoop2": {
        "Latency": {
          "LatencyBest": "4",
          "LatencyAvg": "97203",
          "LatencyWorst": "194403",
          "PipelineIIMin": "4",
          "PipelineIIMax": "194403",
          "PipelineII": "4 ~ 194403",
          "PipelineDepth": "",
          "PipelineType": "no"
        },
        "Timing": {
          "Target": "3.33",
          "Uncertainty": "0.90",
          "Estimate": "2.433"
        },
        "Loops": [{
            "Name": "MMIterOutLoop2",
            "TripCount": "",
            "LatencyMin": "2",
            "LatencyMax": "194401",
            "Latency": "2 ~ 194401",
            "PipelineII": "1",
            "PipelineDepth": "3"
          }],
        "Area": {
          "FF": "89",
          "AVAIL_FF": "234240",
          "UTIL_FF": "~0",
          "LUT": "102",
          "AVAIL_LUT": "117120",
          "UTIL_LUT": "~0",
          "BRAM_18K": "0",
          "AVAIL_BRAM": "288",
          "UTIL_BRAM": "0",
          "DSP": "0",
          "AVAIL_DSP": "1248",
          "UTIL_DSP": "0",
          "URAM": "0",
          "AVAIL_URAM": "64",
          "UTIL_URAM": "0"
        }
      },
      "AxiStream2Axi": {
        "Latency": {
          "LatencyBest": "1",
          "LatencyAvg": "48638",
          "LatencyWorst": "194474",
          "PipelineIIMin": "1",
          "PipelineIIMax": "194474",
          "PipelineII": "1 ~ 194474",
          "PipelineDepth": "",
          "PipelineType": "no"
        },
        "Timing": {
          "Target": "3.33",
          "Uncertainty": "0.90",
          "Estimate": "2.433"
        },
        "Area": {
          "FF": "225",
          "AVAIL_FF": "234240",
          "UTIL_FF": "~0",
          "LUT": "688",
          "AVAIL_LUT": "117120",
          "UTIL_LUT": "~0",
          "BRAM_18K": "0",
          "AVAIL_BRAM": "288",
          "UTIL_BRAM": "0",
          "DSP": "0",
          "AVAIL_DSP": "1248",
          "UTIL_DSP": "0",
          "URAM": "0",
          "AVAIL_URAM": "64",
          "UTIL_URAM": "0"
        }
      },
      "Mat2Axi": {
        "Latency": {
          "LatencyBest": "11",
          "LatencyAvg": "129610",
          "LatencyWorst": "518410",
          "PipelineIIMin": "11",
          "PipelineIIMax": "518410",
          "PipelineII": "11 ~ 518410",
          "PipelineDepth": "",
          "PipelineType": "dataflow"
        },
        "Timing": {
          "Target": "3.33",
          "Uncertainty": "0.90",
          "Estimate": "2.433"
        },
        "Area": {
          "DSP": "2",
          "AVAIL_DSP": "1248",
          "UTIL_DSP": "~0",
          "FF": "1679",
          "AVAIL_FF": "234240",
          "UTIL_FF": "~0",
          "LUT": "2848",
          "AVAIL_LUT": "117120",
          "UTIL_LUT": "2",
          "BRAM_18K": "0",
          "AVAIL_BRAM": "288",
          "UTIL_BRAM": "0",
          "URAM": "0",
          "AVAIL_URAM": "64",
          "UTIL_URAM": "0"
        }
      },
      "xfMat2Array_64_9_720_720_1_1_s": {
        "Latency": {
          "LatencyBest": "13",
          "LatencyAvg": "129612",
          "LatencyWorst": "518412",
          "PipelineIIMin": "13",
          "PipelineIIMax": "518412",
          "PipelineII": "13 ~ 518412",
          "PipelineDepth": "",
          "PipelineType": "no"
        },
        "Timing": {
          "Target": "3.33",
          "Uncertainty": "0.90",
          "Estimate": "2.433"
        },
        "Area": {
          "DSP": "2",
          "AVAIL_DSP": "1248",
          "UTIL_DSP": "~0",
          "FF": "1798",
          "AVAIL_FF": "234240",
          "UTIL_FF": "~0",
          "LUT": "2937",
          "AVAIL_LUT": "117120",
          "UTIL_LUT": "2",
          "BRAM_18K": "0",
          "AVAIL_BRAM": "288",
          "UTIL_BRAM": "0",
          "URAM": "0",
          "AVAIL_URAM": "64",
          "UTIL_URAM": "0"
        }
      },
      "pp_pipeline_accel": {
        "Latency": {
          "LatencyBest": "8320332",
          "LatencyAvg": "8322254",
          "LatencyWorst": "8381134",
          "PipelineIIMin": "8320324",
          "PipelineIIMax": "8381117",
          "PipelineII": "8320324 ~ 8381117",
          "PipelineDepth": "",
          "PipelineType": "dataflow"
        },
        "Timing": {
          "Target": "3.33",
          "Uncertainty": "0.90",
          "Estimate": "2.657"
        },
        "Area": {
          "BRAM_18K": "22",
          "AVAIL_BRAM": "288",
          "UTIL_BRAM": "7",
          "DSP": "35",
          "AVAIL_DSP": "1248",
          "UTIL_DSP": "2",
          "FF": "19877",
          "AVAIL_FF": "234240",
          "UTIL_FF": "8",
          "LUT": "28218",
          "AVAIL_LUT": "117120",
          "UTIL_LUT": "24",
          "URAM": "0",
          "AVAIL_URAM": "64",
          "UTIL_URAM": "0"
        }
      }
    }
  },
  "GenerateBdFiles": "0",
  "GenData": {
    "DataVersion": "0.2",
    "Time": "2022-06-29 08:16:10 PDT",
    "ToolName": "vitis_hls",
    "ToolVersion": "2022.1"
  }
}
