{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1720344534536 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 21.1.0 Build 842 10/21/2021 SJ Lite Edition " "Version 21.1.0 Build 842 10/21/2021 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1720344534537 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Jul  7 12:28:54 2024 " "Processing started: Sun Jul  7 12:28:54 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1720344534537 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1720344534537 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off ALU_timing_analysis -c ALU_timing_analysis " "Command: quartus_map --read_settings_files=on --write_settings_files=off ALU_timing_analysis -c ALU_timing_analysis" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1720344534537 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1720344534952 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1720344534953 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/barmu/documents/github/arch-lab-/lab 4/dut/shifter.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/barmu/documents/github/arch-lab-/lab 4/dut/shifter.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Shifter-dataflow " "Found design unit 1: Shifter-dataflow" {  } { { "../../DUT/Shifter.vhd" "" { Text "C:/Users/barmu/Documents/GitHub/Arch-Lab-/lab 4/DUT/Shifter.vhd" 24 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1720344544461 ""} { "Info" "ISGN_ENTITY_NAME" "1 Shifter " "Found entity 1: Shifter" {  } { { "../../DUT/Shifter.vhd" "" { Text "C:/Users/barmu/Documents/GitHub/Arch-Lab-/lab 4/DUT/Shifter.vhd" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1720344544461 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1720344544461 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/barmu/documents/github/arch-lab-/lab 4/dut/logic.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/barmu/documents/github/arch-lab-/lab 4/dut/logic.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Logic-Logic_arch " "Found design unit 1: Logic-Logic_arch" {  } { { "../../DUT/Logic.vhd" "" { Text "C:/Users/barmu/Documents/GitHub/Arch-Lab-/lab 4/DUT/Logic.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1720344544464 ""} { "Info" "ISGN_ENTITY_NAME" "1 Logic " "Found entity 1: Logic" {  } { { "../../DUT/Logic.vhd" "" { Text "C:/Users/barmu/Documents/GitHub/Arch-Lab-/lab 4/DUT/Logic.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1720344544464 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1720344544464 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/barmu/documents/github/arch-lab-/lab 4/dut/fa.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/barmu/documents/github/arch-lab-/lab 4/dut/fa.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 FA-dataflow " "Found design unit 1: FA-dataflow" {  } { { "../../DUT/FA.vhd" "" { Text "C:/Users/barmu/Documents/GitHub/Arch-Lab-/lab 4/DUT/FA.vhd" 10 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1720344544466 ""} { "Info" "ISGN_ENTITY_NAME" "1 FA " "Found entity 1: FA" {  } { { "../../DUT/FA.vhd" "" { Text "C:/Users/barmu/Documents/GitHub/Arch-Lab-/lab 4/DUT/FA.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1720344544466 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1720344544466 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/barmu/documents/github/arch-lab-/lab 4/dut/addersub.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/barmu/documents/github/arch-lab-/lab 4/dut/addersub.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 AdderSub-AS_arch " "Found design unit 1: AdderSub-AS_arch" {  } { { "../../DUT/AdderSub.vhd" "" { Text "C:/Users/barmu/Documents/GitHub/Arch-Lab-/lab 4/DUT/AdderSub.vhd" 18 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1720344544468 ""} { "Info" "ISGN_ENTITY_NAME" "1 AdderSub " "Found entity 1: AdderSub" {  } { { "../../DUT/AdderSub.vhd" "" { Text "C:/Users/barmu/Documents/GitHub/Arch-Lab-/lab 4/DUT/AdderSub.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1720344544468 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1720344544468 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/barmu/documents/github/arch-lab-/lab 4/dut/aux_package.vhd 1 0 " "Found 1 design units, including 0 entities, in source file /users/barmu/documents/github/arch-lab-/lab 4/dut/aux_package.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 aux_package " "Found design unit 1: aux_package" {  } { { "../../DUT/aux_package.vhd" "" { Text "C:/Users/barmu/Documents/GitHub/Arch-Lab-/lab 4/DUT/aux_package.vhd" 6 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1720344544470 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1720344544470 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/barmu/documents/github/arch-lab-/lab 4/dut/alu_wrap.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/barmu/documents/github/arch-lab-/lab 4/dut/alu_wrap.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ALU_wrap-rtl " "Found design unit 1: ALU_wrap-rtl" {  } { { "../../DUT/ALU_wrap.vhd" "" { Text "C:/Users/barmu/Documents/GitHub/Arch-Lab-/lab 4/DUT/ALU_wrap.vhd" 21 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1720344544472 ""} { "Info" "ISGN_ENTITY_NAME" "1 ALU_wrap " "Found entity 1: ALU_wrap" {  } { { "../../DUT/ALU_wrap.vhd" "" { Text "C:/Users/barmu/Documents/GitHub/Arch-Lab-/lab 4/DUT/ALU_wrap.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1720344544472 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1720344544472 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/barmu/documents/github/arch-lab-/lab 4/dut/alu.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/barmu/documents/github/arch-lab-/lab 4/dut/alu.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ALU-struct " "Found design unit 1: ALU-struct" {  } { { "../../DUT/ALU.vhd" "" { Text "C:/Users/barmu/Documents/GitHub/Arch-Lab-/lab 4/DUT/ALU.vhd" 20 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1720344544474 ""} { "Info" "ISGN_ENTITY_NAME" "1 ALU " "Found entity 1: ALU" {  } { { "../../DUT/ALU.vhd" "" { Text "C:/Users/barmu/Documents/GitHub/Arch-Lab-/lab 4/DUT/ALU.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1720344544474 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1720344544474 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "ALU_wrap " "Elaborating entity \"ALU_wrap\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1720344544505 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "ena ALU_wrap.vhd(47) " "VHDL Process Statement warning at ALU_wrap.vhd(47): signal \"ena\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../../DUT/ALU_wrap.vhd" "" { Text "C:/Users/barmu/Documents/GitHub/Arch-Lab-/lab 4/DUT/ALU_wrap.vhd" 47 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1720344544506 "|ALU_wrap"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ALU ALU:ALU_inst " "Elaborating entity \"ALU\" for hierarchy \"ALU:ALU_inst\"" {  } { { "../../DUT/ALU_wrap.vhd" "ALU_inst" { Text "C:/Users/barmu/Documents/GitHub/Arch-Lab-/lab 4/DUT/ALU_wrap.vhd" 33 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1720344544515 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "AdderSub ALU:ALU_inst\|AdderSub:AdderSub_inst " "Elaborating entity \"AdderSub\" for hierarchy \"ALU:ALU_inst\|AdderSub:AdderSub_inst\"" {  } { { "../../DUT/ALU.vhd" "AdderSub_inst" { Text "C:/Users/barmu/Documents/GitHub/Arch-Lab-/lab 4/DUT/ALU.vhd" 45 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1720344544539 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "FA ALU:ALU_inst\|AdderSub:AdderSub_inst\|FA:first " "Elaborating entity \"FA\" for hierarchy \"ALU:ALU_inst\|AdderSub:AdderSub_inst\|FA:first\"" {  } { { "../../DUT/AdderSub.vhd" "first" { Text "C:/Users/barmu/Documents/GitHub/Arch-Lab-/lab 4/DUT/AdderSub.vhd" 36 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1720344544541 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Shifter ALU:ALU_inst\|Shifter:Shifter_inst " "Elaborating entity \"Shifter\" for hierarchy \"ALU:ALU_inst\|Shifter:Shifter_inst\"" {  } { { "../../DUT/ALU.vhd" "Shifter_inst" { Text "C:/Users/barmu/Documents/GitHub/Arch-Lab-/lab 4/DUT/ALU.vhd" 54 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1720344544547 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Logic ALU:ALU_inst\|Logic:Logic_inst " "Elaborating entity \"Logic\" for hierarchy \"ALU:ALU_inst\|Logic:Logic_inst\"" {  } { { "../../DUT/ALU.vhd" "Logic_inst" { Text "C:/Users/barmu/Documents/GitHub/Arch-Lab-/lab 4/DUT/ALU.vhd" 63 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1720344544549 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1720344545400 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1720344546106 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1720344546106 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "171 " "Implemented 171 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "24 " "Implemented 24 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1720344546149 ""} { "Info" "ICUT_CUT_TM_OPINS" "12 " "Implemented 12 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1720344546149 ""} { "Info" "ICUT_CUT_TM_LCELLS" "135 " "Implemented 135 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1720344546149 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1720344546149 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 2 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 2 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4890 " "Peak virtual memory: 4890 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1720344546171 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun Jul  7 12:29:06 2024 " "Processing ended: Sun Jul  7 12:29:06 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1720344546171 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:12 " "Elapsed time: 00:00:12" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1720344546171 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:27 " "Total CPU time (on all processors): 00:00:27" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1720344546171 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1720344546171 ""}
