

	################################################
	#                                              #
	#  FirstEncounter Input configuration file     #
	#                                              #
	################################################
	global rda_Input
	set rda_Input(ui_netlist) "/home/pxs/AccurateAdder/./SYNTH/run_s/Adder_final.v"
	set rda_Input(ui_netlisttype) "Verilog"
	set rda_Input(ui_ilmlist) ""
	set rda_Input(ui_settop) "1"
	set rda_Input(ui_topcell) "Adder"
	set rda_Input(ui_celllib) ""
	set rda_Input(ui_iolib) ""
	set rda_Input(ui_areaiolib) ""
	set rda_Input(ui_blklib) ""
	set rda_Input(ui_kboxlib) ""
	set rda_Input(ui_timelib) "/home/pxs/synopsys/NANgate_library/NangateOpenCellLibrary_PDKv1_2_v2008_10_typical_conditional_nldm.lib"
	set rda_Input(ui_smodDef) ""
	set rda_Input(ui_smodData) ""
	set rda_Input(ui_dpath) ""
	set rda_Input(ui_tech_file) ""
	set rda_Input(ui_io_file) ""
	set rda_Input(ui_timingcon_file) "design.tc"
	set rda_Input(ui_buf_footprint) ""
	set rda_Input(ui_delay_footprint) ""
	set rda_Input(ui_leffile) "/home/pxs/synopsys/NANgate_library/NangateOpenCellLibrary_PDKv1_2_v2008_10.lef"
	set rda_Input(ui_core_cntl) "aspect"
	set rda_Input(ui_aspect_ratio) "1.0"
	set rda_Input(ui_core_util) "0.9"
	set rda_Input(ui_core_height) ""
	set rda_Input(ui_core_width) ""
	set rda_Input(ui_core_to_left) ""
	set rda_Input(ui_core_to_right) ""
	set rda_Input(ui_core_to_top) ""
	set rda_Input(ui_core_to_bottom) ""
	set rda_Input(ui_max_io_height) "0"
	set rda_Input(ui_row_height) ""
	set rda_Input(ui_isHorTrackHalfPitch) "0"
	set rda_Input(ui_isVerTrackHalfPitch) "1"
	set rda_Input(ui_ioOri) "R0"
	set rda_Input(ui_isOrigCenter) "0"
	set rda_Input(ui_exc_net) ""
	set rda_Input(ui_delay_limit) "1000"
	set rda_Input(ui_net_delay) "1000.0ps"
	set rda_Input(ui_net_load) "0.5pf"
	set rda_Input(ui_in_tran_delay) "120.0ps"
	set rda_Input(ui_captbl_file) ""
	set rda_Input(ui_cap_scale) "1.0"
	set rda_Input(ui_postRoute_res) "1.0"
	set rda_Input(ui_shr_scale) "1.0"
	set rda_Input(ui_time_unit) "none"
	set rda_Input(ui_cap_unit) ""
	set rda_Input(ui_pwrnet) {VDD}
	set rda_Input(ui_gndnet) {VSS}
	set rda_Input(flip_first) "1"
	set rda_Input(double_back) "1"
	set rda_Input(ui_pg_connections) [list \
                        	PIN:VDD:: \
                        	PIN:VSS:: \
                            	  ]
	set rda_Input(PIN:VDD::) "VDD"
	set rda_Input(PIN:VSS::) "VSS"

