Pipelined RISC-V processor implementation for Computer Architecture course.
