[INF:CM0023] Creating log file "${SURELOG_DIR}/build/regression/Inverter/slpp_all/surelog.log".
AST_DEBUG_BEGIN
Count: 95
LIB: work
FILE f<10>:${SURELOG_DIR}/tests/Inverter/dut.sv
n<> u<94> t<Top_level_rule> c<1> l<1:1> el<13:1>
  n<> u<1> t<Null_rule> p<94> s<93> l<1:1> el<1:0>
  n<> u<93> t<Source_text> p<94> c<54> l<1:1> el<12:10>
    n<> u<54> t<Description> p<93> c<53> s<92> l<1:1> el<5:10>
      n<> u<53> t<Module_declaration> p<54> c<19> l<1:1> el<5:10>
        n<> u<19> t<Module_ansi_header> p<53> c<2> s<35> l<1:1> el<2:17>
          n<module> u<2> t<Module_keyword> p<19> s<3> l<1:1> el<1:7>
          n<top> u<3> t<StringConst> p<19> s<18> l<1:8> el<1:11>
          n<> u<18> t<List_of_port_declarations> p<19> c<10> l<1:11> el<2:16>
            n<> u<10> t<Ansi_port_declaration> p<18> c<8> s<17> l<1:12> el<1:24>
              n<> u<8> t<Net_port_header> p<10> c<4> s<9> l<1:12> el<1:22>
                n<> u<4> t<PortDir_Inp> p<8> s<7> l<1:12> el<1:17>
                n<> u<7> t<Net_port_type> p<8> c<5> l<1:18> el<1:22>
                  n<> u<5> t<NetType_Wire> p<7> s<6> l<1:18> el<1:22>
                  n<> u<6> t<Data_type_or_implicit> p<7> l<1:23> el<1:23>
              n<a> u<9> t<StringConst> p<10> l<1:23> el<1:24>
            n<> u<17> t<Ansi_port_declaration> p<18> c<15> l<2:2> el<2:15>
              n<> u<15> t<Net_port_header> p<17> c<11> s<16> l<2:2> el<2:13>
                n<> u<11> t<PortDir_Out> p<15> s<14> l<2:2> el<2:8>
                n<> u<14> t<Net_port_type> p<15> c<12> l<2:9> el<2:13>
                  n<> u<12> t<NetType_Wire> p<14> s<13> l<2:9> el<2:13>
                  n<> u<13> t<Data_type_or_implicit> p<14> l<2:14> el<2:14>
              n<b> u<16> t<StringConst> p<17> l<2:14> el<2:15>
        n<> u<35> t<Non_port_module_item> p<53> c<34> s<51> l<3:3> el<3:22>
          n<> u<34> t<Module_or_generate_item> p<35> c<33> l<3:3> el<3:22>
            n<> u<33> t<Udp_instantiation> p<34> c<20> l<3:3> el<3:22>
              n<inverter> u<20> t<StringConst> p<33> s<32> l<3:3> el<3:11>
              n<> u<32> t<Udp_instance> p<33> c<22> l<3:12> el<3:21>
                n<> u<22> t<Name_of_instance> p<32> c<21> s<27> l<3:12> el<3:14>
                  n<i1> u<21> t<StringConst> p<22> l<3:12> el<3:14>
                n<> u<27> t<Net_lvalue> p<32> c<24> s<31> l<3:15> el<3:16>
                  n<> u<24> t<Ps_or_hierarchical_identifier> p<27> c<23> s<26> l<3:15> el<3:16>
                    n<a> u<23> t<StringConst> p<24> l<3:15> el<3:16>
                  n<> u<26> t<Constant_select> p<27> c<25> l<3:16> el<3:16>
                    n<> u<25> t<Constant_bit_select> p<26> l<3:16> el<3:16>
                n<> u<31> t<Expression> p<32> c<30> l<3:17> el<3:20>
                  n<> u<30> t<Primary> p<31> c<29> l<3:17> el<3:20>
                    n<> u<29> t<Primary_literal> p<30> c<28> l<3:17> el<3:20>
                      n<tmp> u<28> t<StringConst> p<29> l<3:17> el<3:20>
        n<> u<51> t<Non_port_module_item> p<53> c<50> s<52> l<4:3> el<4:22>
          n<> u<50> t<Module_or_generate_item> p<51> c<49> l<4:3> el<4:22>
            n<> u<49> t<Udp_instantiation> p<50> c<36> l<4:3> el<4:22>
              n<inverter> u<36> t<StringConst> p<49> s<48> l<4:3> el<4:11>
              n<> u<48> t<Udp_instance> p<49> c<38> l<4:12> el<4:21>
                n<> u<38> t<Name_of_instance> p<48> c<37> s<43> l<4:12> el<4:14>
                  n<i2> u<37> t<StringConst> p<38> l<4:12> el<4:14>
                n<> u<43> t<Net_lvalue> p<48> c<40> s<47> l<4:15> el<4:18>
                  n<> u<40> t<Ps_or_hierarchical_identifier> p<43> c<39> s<42> l<4:15> el<4:18>
                    n<tmp> u<39> t<StringConst> p<40> l<4:15> el<4:18>
                  n<> u<42> t<Constant_select> p<43> c<41> l<4:18> el<4:18>
                    n<> u<41> t<Constant_bit_select> p<42> l<4:18> el<4:18>
                n<> u<47> t<Expression> p<48> c<46> l<4:19> el<4:20>
                  n<> u<46> t<Primary> p<47> c<45> l<4:19> el<4:20>
                    n<> u<45> t<Primary_literal> p<46> c<44> l<4:19> el<4:20>
                      n<b> u<44> t<StringConst> p<45> l<4:19> el<4:20>
        n<> u<52> t<ENDMODULE> p<53> l<5:1> el<5:10>
    n<> u<92> t<Description> p<93> c<91> l<7:1> el<12:10>
      n<> u<91> t<Module_declaration> p<92> c<72> l<7:1> el<12:10>
        n<> u<72> t<Module_ansi_header> p<91> c<55> s<89> l<7:1> el<10:4>
          n<module> u<55> t<Module_keyword> p<72> s<56> l<7:1> el<7:7>
          n<inverter> u<56> t<StringConst> p<72> s<71> l<7:8> el<7:16>
          n<> u<71> t<List_of_port_declarations> p<72> c<63> l<7:16> el<10:3>
            n<> u<63> t<Ansi_port_declaration> p<71> c<61> s<70> l<8:2> el<8:14>
              n<> u<61> t<Net_port_header> p<63> c<57> s<62> l<8:2> el<8:12>
                n<> u<57> t<PortDir_Inp> p<61> s<60> l<8:2> el<8:7>
                n<> u<60> t<Net_port_type> p<61> c<58> l<8:8> el<8:12>
                  n<> u<58> t<NetType_Wire> p<60> s<59> l<8:8> el<8:12>
                  n<> u<59> t<Data_type_or_implicit> p<60> l<8:13> el<8:13>
              n<a> u<62> t<StringConst> p<63> l<8:13> el<8:14>
            n<> u<70> t<Ansi_port_declaration> p<71> c<68> l<9:2> el<9:15>
              n<> u<68> t<Net_port_header> p<70> c<64> s<69> l<9:2> el<9:13>
                n<> u<64> t<PortDir_Out> p<68> s<67> l<9:2> el<9:8>
                n<> u<67> t<Net_port_type> p<68> c<65> l<9:9> el<9:13>
                  n<> u<65> t<NetType_Wire> p<67> s<66> l<9:9> el<9:13>
                  n<> u<66> t<Data_type_or_implicit> p<67> l<9:14> el<9:14>
              n<b> u<69> t<StringConst> p<70> l<9:14> el<9:15>
        n<> u<89> t<Non_port_module_item> p<91> c<88> s<90> l<11:1> el<11:13>
          n<> u<88> t<Module_or_generate_item> p<89> c<87> l<11:1> el<11:13>
            n<> u<87> t<Module_common_item> p<88> c<86> l<11:1> el<11:13>
              n<> u<86> t<Continuous_assign> p<87> c<85> l<11:1> el<11:13>
                n<> u<85> t<List_of_net_assignments> p<86> c<84> l<11:8> el<11:12>
                  n<> u<84> t<Net_assignment> p<85> c<77> l<11:8> el<11:12>
                    n<> u<77> t<Net_lvalue> p<84> c<74> s<83> l<11:8> el<11:9>
                      n<> u<74> t<Ps_or_hierarchical_identifier> p<77> c<73> s<76> l<11:8> el<11:9>
                        n<b> u<73> t<StringConst> p<74> l<11:8> el<11:9>
                      n<> u<76> t<Constant_select> p<77> c<75> l<11:9> el<11:9>
                        n<> u<75> t<Constant_bit_select> p<76> l<11:9> el<11:9>
                    n<> u<83> t<Expression> p<84> c<82> l<11:10> el<11:12>
                      n<> u<82> t<Unary_Tilda> p<83> s<81> l<11:10> el<11:11>
                      n<> u<81> t<Expression> p<83> c<80> l<11:11> el<11:12>
                        n<> u<80> t<Primary> p<81> c<79> l<11:11> el<11:12>
                          n<> u<79> t<Primary_literal> p<80> c<78> l<11:11> el<11:12>
                            n<a> u<78> t<StringConst> p<79> l<11:11> el<11:12>
        n<> u<90> t<ENDMODULE> p<91> l<12:1> el<12:10>
AST_DEBUG_END
[WRN:PA0205] ${SURELOG_DIR}/tests/Inverter/dut.sv:1:1: No timescale set for "top".
[WRN:PA0205] ${SURELOG_DIR}/tests/Inverter/dut.sv:7:1: No timescale set for "inverter".
[INF:CP0300] Compilation...
[INF:CP0303] ${SURELOG_DIR}/tests/Inverter/dut.sv:7:1: Compile module "work@inverter".
[INF:CP0303] ${SURELOG_DIR}/tests/Inverter/dut.sv:1:1: Compile module "work@top".
[INF:UH0706] Creating UHDM Model...
=== UHDM Object Stats Begin (Non-Elaborated Model) ===
ContAssign                                             1
Design                                                 1
LogicNet                                               4
LogicTypespec                                          4
Module                                                 2
Operation                                              1
Port                                                   4
RefObj                                                 6
RefTypespec                                            4
=== UHDM Object Stats End ===
[INF:UH0708] Writing UHDM DB: ${SURELOG_DIR}/build/regression/Inverter/slpp_all/surelog.uhdm ...
[INF:UH0709] Writing UHDM Html Coverage: ${SURELOG_DIR}/build/regression/Inverter/slpp_all/checker/surelog.chk.html ...
[INF:UH0710] Loading UHDM DB: ${SURELOG_DIR}/build/regression/Inverter/slpp_all/surelog.uhdm ...
[INF:UH0711] Decompiling UHDM...
====== UHDM =======
Design: (unnamed)
|vpiName:unnamed
|uhdmallModules:
\_Module: work@inverter (work@inverter), file:${SURELOG_DIR}/tests/Inverter/dut.sv, line:7:1, endln:12:10
  |vpiParent:
  \_Design: (unnamed)
  |vpiFullName:work@inverter
  |vpiDefName:work@inverter
  |vpiNet:
  \_LogicNet: (work@inverter.a), line:8:13, endln:8:14
    |vpiParent:
    \_Module: work@inverter (work@inverter), file:${SURELOG_DIR}/tests/Inverter/dut.sv, line:7:1, endln:12:10
    |vpiName:a
    |vpiFullName:work@inverter.a
    |vpiNetType:1
  |vpiNet:
  \_LogicNet: (work@inverter.b), line:9:14, endln:9:15
    |vpiParent:
    \_Module: work@inverter (work@inverter), file:${SURELOG_DIR}/tests/Inverter/dut.sv, line:7:1, endln:12:10
    |vpiName:b
    |vpiFullName:work@inverter.b
    |vpiNetType:1
  |vpiPort:
  \_Port: (a), line:8:13, endln:8:14
    |vpiParent:
    \_Module: work@inverter (work@inverter), file:${SURELOG_DIR}/tests/Inverter/dut.sv, line:7:1, endln:12:10
    |vpiName:a
    |vpiDirection:1
    |vpiLowConn:
    \_RefObj: (work@inverter.a.a), line:8:13, endln:8:14
      |vpiParent:
      \_Port: (a), line:8:13, endln:8:14
      |vpiName:a
      |vpiFullName:work@inverter.a.a
      |vpiActual:
      \_LogicNet: (work@inverter.a), line:8:13, endln:8:14
    |vpiTypedef:
    \_RefTypespec: (work@inverter.a)
      |vpiParent:
      \_Port: (a), line:8:13, endln:8:14
      |vpiFullName:work@inverter.a
      |vpiActual:
      \_LogicTypespec: , line:8:8, endln:8:12
  |vpiPort:
  \_Port: (b), line:9:14, endln:9:15
    |vpiParent:
    \_Module: work@inverter (work@inverter), file:${SURELOG_DIR}/tests/Inverter/dut.sv, line:7:1, endln:12:10
    |vpiName:b
    |vpiDirection:2
    |vpiLowConn:
    \_RefObj: (work@inverter.b.b), line:9:14, endln:9:15
      |vpiParent:
      \_Port: (b), line:9:14, endln:9:15
      |vpiName:b
      |vpiFullName:work@inverter.b.b
      |vpiActual:
      \_LogicNet: (work@inverter.b), line:9:14, endln:9:15
    |vpiTypedef:
    \_RefTypespec: (work@inverter.b)
      |vpiParent:
      \_Port: (b), line:9:14, endln:9:15
      |vpiFullName:work@inverter.b
      |vpiActual:
      \_LogicTypespec: , line:9:9, endln:9:13
  |vpiContAssign:
  \_ContAssign: , line:11:8, endln:11:12
    |vpiParent:
    \_Module: work@inverter (work@inverter), file:${SURELOG_DIR}/tests/Inverter/dut.sv, line:7:1, endln:12:10
    |vpiRhs:
    \_Operation: , line:11:10, endln:11:12
      |vpiParent:
      \_ContAssign: , line:11:8, endln:11:12
      |vpiOpType:4
      |vpiOperand:
      \_RefObj: (work@inverter.a), line:11:11, endln:11:12
        |vpiParent:
        \_Operation: , line:11:10, endln:11:12
        |vpiName:a
        |vpiFullName:work@inverter.a
        |vpiActual:
        \_LogicNet: (work@inverter.a), line:8:13, endln:8:14
    |vpiLhs:
    \_RefObj: (work@inverter.b), line:11:8, endln:11:9
      |vpiParent:
      \_ContAssign: , line:11:8, endln:11:12
      |vpiName:b
      |vpiFullName:work@inverter.b
      |vpiActual:
      \_LogicNet: (work@inverter.b), line:9:14, endln:9:15
|uhdmallModules:
\_Module: work@top (work@top), file:${SURELOG_DIR}/tests/Inverter/dut.sv, line:1:1, endln:5:10
  |vpiParent:
  \_Design: (unnamed)
  |vpiFullName:work@top
  |vpiDefName:work@top
  |vpiNet:
  \_LogicNet: (work@top.a), line:1:23, endln:1:24
    |vpiParent:
    \_Module: work@top (work@top), file:${SURELOG_DIR}/tests/Inverter/dut.sv, line:1:1, endln:5:10
    |vpiName:a
    |vpiFullName:work@top.a
    |vpiNetType:1
  |vpiNet:
  \_LogicNet: (work@top.b), line:2:14, endln:2:15
    |vpiParent:
    \_Module: work@top (work@top), file:${SURELOG_DIR}/tests/Inverter/dut.sv, line:1:1, endln:5:10
    |vpiName:b
    |vpiFullName:work@top.b
    |vpiNetType:1
  |vpiPort:
  \_Port: (a), line:1:23, endln:1:24
    |vpiParent:
    \_Module: work@top (work@top), file:${SURELOG_DIR}/tests/Inverter/dut.sv, line:1:1, endln:5:10
    |vpiName:a
    |vpiDirection:1
    |vpiLowConn:
    \_RefObj: (work@top.a.a), line:1:23, endln:1:24
      |vpiParent:
      \_Port: (a), line:1:23, endln:1:24
      |vpiName:a
      |vpiFullName:work@top.a.a
      |vpiActual:
      \_LogicNet: (work@top.a), line:1:23, endln:1:24
    |vpiTypedef:
    \_RefTypespec: (work@top.a)
      |vpiParent:
      \_Port: (a), line:1:23, endln:1:24
      |vpiFullName:work@top.a
      |vpiActual:
      \_LogicTypespec: , line:1:18, endln:1:22
  |vpiPort:
  \_Port: (b), line:2:14, endln:2:15
    |vpiParent:
    \_Module: work@top (work@top), file:${SURELOG_DIR}/tests/Inverter/dut.sv, line:1:1, endln:5:10
    |vpiName:b
    |vpiDirection:2
    |vpiLowConn:
    \_RefObj: (work@top.b.b), line:2:14, endln:2:15
      |vpiParent:
      \_Port: (b), line:2:14, endln:2:15
      |vpiName:b
      |vpiFullName:work@top.b.b
      |vpiActual:
      \_LogicNet: (work@top.b), line:2:14, endln:2:15
    |vpiTypedef:
    \_RefTypespec: (work@top.b)
      |vpiParent:
      \_Port: (b), line:2:14, endln:2:15
      |vpiFullName:work@top.b
      |vpiActual:
      \_LogicTypespec: , line:2:9, endln:2:13
\_weaklyReferenced:
\_LogicTypespec: , line:8:8, endln:8:12
\_LogicTypespec: , line:9:9, endln:9:13
\_LogicTypespec: , line:1:18, endln:1:22
\_LogicTypespec: , line:2:9, endln:2:13
===================
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 2
[   NOTE] : 0
