============================================================
   Tang Dynasty, V5.6.71036
      Copyright (c) 2012-2023 Anlogic Inc.
   Executable = E:/work/anlogic/bin/td.exe
   Built at =   20:34:38 Mar 21 2023
   Run by =     DELL
   Run Date =   Sat Jul  6 10:38:12 2024

   Run on =     DESKTOP-JE5465V
============================================================
RUN-1002 : start command "open_project fpga.prj"
RUN-6001 WARNING: Load IPC file error: ., this IP's generated file D:/anlu/xuezhang/fpga_Runs/phy_1/../../al_ip/E:/work/anlogic/projects/fangbo_256.mif doesn't exist.
RUN-6001 WARNING: Load IPC file error: ., this IP's generated file D:/anlu/xuezhang/fpga_Runs/phy_1/../../al_ip/E:/work/anlogic/projects/fangbo_256.mif doesn't exist.
RUN-1001 : Print Global Property
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :        Parameters        |  Settings  |  Default Values  |  Note  
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :          message         |  standard  |     standard     |        
RUN-1001 :   mixed_pack_place_flow  |     on     |        on        |        
RUN-1001 :        qor_monitor       |    off     |       off        |        
RUN-1001 :        syn_ip_flow       |    off     |       off        |        
RUN-1001 :          thread          |    auto    |       auto       |        
RUN-1001 : ---------------------------------------------------------------
RUN-1001 : Print Design Property
RUN-1001 : --------------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  |  Note  
RUN-1001 : --------------------------------------------------------------
RUN-1001 :   default_reg_initial   |    auto    |       auto       |        
RUN-1001 :        infer_add        |     on     |        on        |        
RUN-1001 :        infer_fsm        |    off     |       off        |        
RUN-1001 :        infer_mult       |     on     |        on        |        
RUN-1001 :        infer_ram        |     on     |        on        |        
RUN-1001 :        infer_reg        |     on     |        on        |        
RUN-1001 :   infer_reg_init_value  |     on     |        on        |        
RUN-1001 :        infer_rom        |     on     |        on        |        
RUN-1001 :      infer_shifter      |     on     |        on        |        
RUN-1001 : --------------------------------------------------------------
RUN-1001 : Print Rtl Property
RUN-1001 : --------------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  |  Note  
RUN-1001 : --------------------------------------------------------------
RUN-1001 :       compress_add      |   ripple   |      ripple      |        
RUN-1001 :        elf_sload        |    off     |       off        |        
RUN-1001 :       fix_undriven      |     0      |        0         |        
RUN-1001 :         flatten         |    off     |       off        |        
RUN-1001 :       gate_sharing      |     on     |        on        |        
RUN-1001 :    hdl_warning_level    |   normal   |      normal      |        
RUN-1001 :   impl_internal_tribuf  |     on     |        on        |        
RUN-1001 :      impl_set_reset     |     on     |        on        |        
RUN-1001 :        infer_gsr        |    off     |       off        |        
RUN-1001 :      keep_hierarchy     |    auto    |       auto       |        
RUN-1001 :        max_fanout       |    9999    |       9999       |        
RUN-1001 :      max_oh2bin_len     |     10     |        10        |        
RUN-1001 :       merge_equal       |     on     |        on        |        
RUN-1001 :       merge_equiv       |     on     |        on        |        
RUN-1001 :        merge_mux        |    off     |       off        |        
RUN-1001 :     min_control_set     |     8      |        8         |        
RUN-1001 :      min_ripple_len     |    auto    |       auto       |        
RUN-1001 :       oh2bin_ratio      |    0.08    |       0.08       |        
RUN-1001 :     opt_adder_fanout    |     on     |        on        |        
RUN-1001 :        opt_arith        |     on     |        on        |        
RUN-1001 :       opt_big_gate      |    off     |       off        |        
RUN-1001 :        opt_const        |     on     |        on        |        
RUN-1001 :      opt_const_mult     |     on     |        on        |        
RUN-1001 :       opt_lessthan      |     on     |        on        |        
RUN-1001 :         opt_mux         |    off     |       off        |        
RUN-1001 :         opt_ram         |    high    |       high       |        
RUN-1001 :      rtl_sim_model      |    off     |       off        |        
RUN-1001 :         seq_syn         |     on     |        on        |        
RUN-1001 : --------------------------------------------------------------
HDL-1007 : analyze verilog file ../../al_ip/FIFO.v
HDL-1007 : analyze verilog file ../../al_ip/clk_wizz_0.v
HDL-1007 : undeclared symbol 'open', assumed default net type 'wire' in ../../al_ip/clk_wizz_0.v(86)
HDL-1007 : analyze verilog file ../../al_ip/clk_wiz_1.v
HDL-1007 : undeclared symbol 'open', assumed default net type 'wire' in ../../al_ip/clk_wiz_1.v(72)
HDL-1007 : analyze verilog file ../../al_ip/blk_mem_gen_0.v
HDL-1007 : analyze verilog file ../../al_ip/clk_wiz_2.v
HDL-1007 : undeclared symbol 'open', assumed default net type 'wire' in ../../al_ip/clk_wiz_2.v(65)
HDL-1007 : analyze verilog file ../../ADC_get_module.v
HDL-1007 : analyze verilog file ../../SPI_slave_module.v
HDL-1007 : analyze verilog file ../../ad_delay_module.v
HDL-1007 : analyze verilog file ../../detect_module.v
HDL-1007 : analyze verilog file ../../f_div10_module.v
HDL-1007 : analyze verilog file ../../f_measure_module.v
HDL-1007 : analyze verilog file ../../fifo_module.v
HDL-1007 : analyze verilog file ../../mux2_module.v
HDL-1007 : analyze verilog file ../../top_module.v
HDL-1007 : analyze verilog file ../../transfer_module.v
HDL-1007 : analyze verilog file ../../DA_module.v
HDL-1007 : analyze verilog file ../../DA_top_module.v
RUN-1001 : Project manager successfully analyzed 17 source files.
RUN-1002 : start command "import_device eagle_20.db -package EG4X20BG256"
ARC-1001 : Device Initialization.
ARC-1001 : ------------------------------------------------------------------
ARC-1001 :            OPTION            |          IO          |   SETTING   
ARC-1001 : ------------------------------------------------------------------
ARC-1001 :   cso_b/cclk/mosi/miso/dout  |  T3/R11/T10/P10/M14  |    gpio    
ARC-1001 :             done             |         P13          |    gpio    
ARC-1001 :           program_b          |          T2          |  dedicate  
ARC-1001 :        tdi/tms/tck/tdo       |   C12/A15/C14/E14    |  dedicate  
ARC-1001 : ------------------------------------------------------------------
ARC-1004 : Device setting, marked 5 dedicate IOs in total.
RUN-1002 : start command "import_db ../syn_1/fpga_gate.db"
RUN-1001 : Importing database generated by Tang Dynasty, V5.6.71036.
RUN-1001 : Database version number 46146.
RUN-1001 : Import flow parameters
RUN-1001 : Import timing constraints
RUN-1001 : Import IO constraints
RUN-1001 : Import Inst constraints
RUN-1001 : Import design success TD_VERSION=5.6.71036 , DB_VERSION=46146
RUN-1003 : finish command "import_db ../syn_1/fpga_gate.db" in  1.379407s wall, 1.281250s user + 0.078125s system = 1.359375s CPU (98.5%)

RUN-1004 : used memory is 289 MB, reserved memory is 265 MB, peak memory is 295 MB
RUN-1002 : start command "read_sdc -ip FIFO ../../al_ip/FIFO.tcl"
RUN-1002 : start command "get_ports clkw"
RUN-1002 : start command "get_nets  clkw  "
RUN-1002 : start command "get_clocks -nowarn -of nets 128849018880"
RUN-1002 : start command "get_ports clkr"
RUN-1002 : start command "get_nets  clkr  "
RUN-1002 : start command "get_clocks -nowarn -of nets 109551730819072"
RUN-1002 : start command "get_property -nowarn -max PERIOD "
RUN-1002 : start command "get_property -nowarn -max PERIOD "
RUN-1002 : start command "get_regs rd_to_wr_cross_inst/primary_addr_gray_reg[*]"
RUN-1002 : start command "get_regs rd_to_wr_cross_inst/sync_r1[*]"
RUN-1002 : start command "set_max_delay -from  -to  999.70000000000005 -datapath_only"
RUN-1002 : start command "get_regs rd_to_wr_cross_inst/primary_addr_gray_reg[*]"
RUN-1002 : start command "get_regs rd_to_wr_cross_inst/sync_r1[*]"
RUN-1002 : start command "set_false_path -from  -to  -hold 999.70000000000005"
USR-1002 : set_false_path -help -setup -hold -from <list> -rise_from <list> -fall_from <list> -to <list> -rise_to <list> -fall_to <list> -through <list>
RUN-1002 : start command "get_regs wr_to_rd_cross_inst/primary_addr_gray_reg[*]"
RUN-1002 : start command "get_regs wr_to_rd_cross_inst/sync_r1[*]"
RUN-1002 : start command "set_max_delay -from  -to  999.70000000000005 -datapath_only"
RUN-1002 : start command "get_regs wr_to_rd_cross_inst/primary_addr_gray_reg[*]"
RUN-1002 : start command "get_regs wr_to_rd_cross_inst/sync_r1[*]"
RUN-1002 : start command "set_false_path -from  -to  -hold 999.70000000000005"
USR-1002 : set_false_path -help -setup -hold -from <list> -rise_from <list> -fall_from <list> -to <list> -rise_to <list> -fall_to <list> -through <list>
RUN-1002 : start command "place"
RUN-1001 : Open license file E:/work/anlogic/license/Anlogic.lic
RUN-1001 : Print Global Property
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :        Parameters        |  Settings  |  Default Values  |  Note  
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :          message         |  standard  |     standard     |        
RUN-1001 :   mixed_pack_place_flow  |     on     |        on        |        
RUN-1001 :        qor_monitor       |    off     |       off        |        
RUN-1001 :        syn_ip_flow       |    off     |       off        |        
RUN-1001 :          thread          |    auto    |       auto       |        
RUN-1001 : ---------------------------------------------------------------
RUN-1001 : Print Place Property
RUN-1001 : --------------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  |  Note  
RUN-1001 : --------------------------------------------------------------
RUN-1001 :      detailed_place     |     on     |        on        |        
RUN-1001 :          effort         |   medium   |      medium      |        
RUN-1001 :         fix_hold        |    off     |       off        |        
RUN-1001 :       legalization      |    ori     |       ori        |        
RUN-1001 :      new_spreading      |     on     |        on        |        
RUN-1001 :        opt_timing       |   medium   |      medium      |        
RUN-1001 :   post_clock_route_opt  |    off     |       off        |        
RUN-1001 :       pr_strategy       |     1      |        1         |        
RUN-1001 :        relaxation       |    1.00    |       1.00       |        
RUN-1001 :         retiming        |    off     |       off        |        
RUN-1001 : --------------------------------------------------------------
PHY-3001 : Placer runs in 16 thread(s).
RUN-1002 : start command "legalize_phy_inst"
SYN-1011 : Flatten model top_module
RUN-1002 : start command "phys_opt -simplify_lut"
SYN-4027 : Net ad_delay/clk_20b is clkc2 of pll ad_delay/instance_name_my/pll_inst.
SYN-4019 : Net fx_clk_dup_1 is refclk of pll ad_delay/instance_name_my/pll_inst.
SYN-4027 : Net dac/u_rom_256x8b/clka is clkc0 of pll dac/instance_name_da/pll_inst.
SYN-4019 : Net f_m/clk_fs is refclk of pll dac/instance_name_da/pll_inst.
SYN-4027 : Net fifo/fifo_generator_0_u/clkr is clkc0 of pll pll_clk/pll_inst.
SYN-4027 : Net f_m/clk_fs is clkc1 of pll pll_clk/pll_inst.
SYN-4027 : Net f_div/clk is clkc2 of pll pll_clk/pll_inst.
SYN-4027 : Net clk_30m is clkc3 of pll pll_clk/pll_inst.
SYN-4019 : Net sys_clk_dup_1 is refclk of pll pll_clk/pll_inst.
SYN-4024 : Net "ad1_clk_dup_1" drives clk pins.
SYN-4024 : Net "csget/mcu_write_start_n" drives clk pins.
SYN-4024 : Net "f_div2/clk" drives clk pins.
SYN-4025 : Tag rtl::Net ad1_clk_dup_1 as clock net
SYN-4025 : Tag rtl::Net ad_delay/clk_20b as clock net
SYN-4025 : Tag rtl::Net clk_30m as clock net
SYN-4025 : Tag rtl::Net csget/mcu_write_start_n as clock net
SYN-4025 : Tag rtl::Net dac/u_rom_256x8b/clka as clock net
SYN-4025 : Tag rtl::Net f_div/clk as clock net
SYN-4025 : Tag rtl::Net f_div2/clk as clock net
SYN-4025 : Tag rtl::Net f_m/clk_fs as clock net
SYN-4025 : Tag rtl::Net fifo/fifo_generator_0_u/clkr as clock net
SYN-4025 : Tag rtl::Net fx_clk_dup_1 as clock net
SYN-4025 : Tag rtl::Net sys_clk_dup_1 as clock net
SYN-4026 : Tagged 11 rtl::Net as clock net
SYN-4015 : Create BUFG instance for clk Net ad1_clk_dup_1 to drive 77 clock pins.
SYN-4015 : Create BUFG instance for clk Net csget/mcu_write_start_n to drive 74 clock pins.
SYN-4015 : Create BUFG instance for clk Net f_div2/clk to drive 5 clock pins.
PHY-1001 : Populate physical database on model top_module.
RUN-1001 : There are total 5497 instances
RUN-0007 : 2359 luts, 510 seqs, 1691 mslices, 884 lslices, 28 pads, 9 brams, 7 dsps
RUN-1001 : There are total 8001 nets
RUN-6004 WARNING: There are 3 nets with only 1 pin.
RUN-1001 : 5495 nets have 2 pins
RUN-1001 : 2321 nets have [3 - 5] pins
RUN-1001 : 16 nets have [6 - 10] pins
RUN-1001 : 37 nets have [11 - 20] pins
RUN-1001 : 94 nets have [21 - 99] pins
RUN-1001 : 35 nets have 100+ pins
RUN-1001 : Report Control nets information:
RUN-1001 : DFF Distribution
RUN-1001 : ----------------------------------
RUN-1001 :   CE   |  SSR  |  ASR  |  DFF Count  
RUN-1001 : ----------------------------------
RUN-1001 :   No   |  No   |  No   |      0      
RUN-1001 :   No   |  No   |  Yes  |     392     
RUN-1001 :   No   |  Yes  |  No   |      0      
RUN-1001 :   Yes  |  No   |  No   |      0      
RUN-1001 :   Yes  |  No   |  Yes  |     118     
RUN-1001 :   Yes  |  Yes  |  No   |      0      
RUN-1001 : ----------------------------------
RUN-0007 : Control Group Statistic
RUN-0007 : ---------------------------
RUN-0007 :   #CLK  |  #CE  |  #SSR/ASR  
RUN-0007 : ---------------------------
RUN-0007 :    8    |   5   |     7      
RUN-0007 : ---------------------------
RUN-0007 : Control Set = 16
PHY-3001 : Initial placement ...
PHY-3001 : design contains 5495 instances, 2359 luts, 510 seqs, 2575 slices, 145 macros(2575 instances: 1691 mslices 884 lslices)
PHY-0007 : Cell area utilization is 38%
PHY-3001 : Start timing update ...
RUN-1002 : start command "start_timer -report"
TMR-2505 : Start building timing graph for model top_module.
TMR-2506 : Build timing graph completely. Port num: 15, tpin num: 30625, tnet num: 7999, tinst num: 5495, tnode num: 32644, tedge num: 54001.
TMR-2508 : Levelizing timing graph completed, there are 2705 levels in total.
TMR-2501 : Timing graph initialized successfully.
TMR-2503 : Start to update net delay, extr mode = 2.
TMR-2504 : Update delay of 7999 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 2.
TMR-3001 : Initiate 0 clocks from SDC.
TMR-3004 : Map sdc constraints, there are 4 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.614158s wall, 0.578125s user + 0.031250s system = 0.609375s CPU (99.2%)

PHY-3001 : Global placement ...
PHY-3001 : Initial: Len = 2.02902e+06
PHY-3001 : Clustering ...
PHY-3001 : Level 0 #clusters 5495.
PHY-3001 : End clustering;  0.000009s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 38%
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0
PHY-3002 : Step(1): len = 1.21946e+06, overlap = 240.781
PHY-3002 : Step(2): len = 1.10038e+06, overlap = 320.125
PHY-3002 : Step(3): len = 557022, overlap = 609.094
PHY-3002 : Step(4): len = 509951, overlap = 674.125
PHY-3002 : Step(5): len = 374281, overlap = 726.156
PHY-3002 : Step(6): len = 320300, overlap = 754.375
PHY-3002 : Step(7): len = 273098, overlap = 799.031
PHY-3002 : Step(8): len = 257795, overlap = 803.156
PHY-3002 : Step(9): len = 232892, overlap = 826.312
PHY-3002 : Step(10): len = 216507, overlap = 869.344
PHY-3002 : Step(11): len = 186625, overlap = 890.094
PHY-3002 : Step(12): len = 173920, overlap = 929.875
PHY-3002 : Step(13): len = 166346, overlap = 945.594
PHY-3002 : Step(14): len = 155577, overlap = 956.75
PHY-3002 : Step(15): len = 149368, overlap = 954.062
PHY-3002 : Step(16): len = 140099, overlap = 993.469
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 2.39823e-06
PHY-3002 : Step(17): len = 159898, overlap = 951.281
PHY-3002 : Step(18): len = 168343, overlap = 948.062
PHY-3002 : Step(19): len = 177986, overlap = 864.906
PHY-3002 : Step(20): len = 191776, overlap = 861.656
PHY-3002 : Step(21): len = 222339, overlap = 661.875
PHY-3002 : Step(22): len = 248020, overlap = 496.594
PHY-3002 : Step(23): len = 239039, overlap = 440.875
PHY-3002 : Step(24): len = 229409, overlap = 408.312
PHY-3002 : Step(25): len = 221518, overlap = 351.688
PHY-3002 : Step(26): len = 211514, overlap = 342.938
PHY-3002 : Step(27): len = 210009, overlap = 342.562
PHY-3002 : Step(28): len = 208901, overlap = 347.969
PHY-3002 : Step(29): len = 200838, overlap = 334.188
PHY-3002 : Step(30): len = 200454, overlap = 333.562
PHY-3002 : Step(31): len = 199187, overlap = 325.375
PHY-3002 : Step(32): len = 197751, overlap = 328.75
PHY-3002 : Step(33): len = 198116, overlap = 327
PHY-3002 : Step(34): len = 197905, overlap = 310.125
PHY-3002 : Step(35): len = 196106, overlap = 313.719
PHY-3002 : Step(36): len = 194264, overlap = 306.531
PHY-3002 : Step(37): len = 193630, overlap = 287.594
PHY-3002 : Step(38): len = 189962, overlap = 271.656
PHY-3002 : Step(39): len = 189144, overlap = 262.312
PHY-3002 : Step(40): len = 189088, overlap = 264.438
PHY-3002 : Step(41): len = 187968, overlap = 250.312
PHY-3002 : Step(42): len = 188751, overlap = 238.844
PHY-3002 : Step(43): len = 189670, overlap = 180.219
PHY-3002 : Step(44): len = 188616, overlap = 188.531
PHY-3002 : Step(45): len = 188508, overlap = 191.344
PHY-3002 : Step(46): len = 188578, overlap = 194.125
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 4.79647e-06
PHY-3002 : Step(47): len = 188101, overlap = 177.656
PHY-3002 : Step(48): len = 188576, overlap = 177.25
PHY-3002 : Step(49): len = 189319, overlap = 171.375
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 9.59294e-06
PHY-3002 : Step(50): len = 203661, overlap = 165.281
PHY-3002 : Step(51): len = 203661, overlap = 165.281
PHY-3002 : Step(52): len = 200949, overlap = 147.625
PHY-3002 : Step(53): len = 201039, overlap = 146.125
PHY-3002 : Step(54): len = 205909, overlap = 141.344
PHY-3002 : Step(55): len = 207159, overlap = 140.906
PHY-3002 : Step(56): len = 210170, overlap = 128.125
PHY-3002 : Step(57): len = 211310, overlap = 122.094
PHY-3002 : Step(58): len = 235626, overlap = 77.1562
PHY-3002 : Step(59): len = 243809, overlap = 78.5625
PHY-3002 : Step(60): len = 229568, overlap = 85.2812
PHY-3002 : Step(61): len = 229949, overlap = 80.9062
PHY-3002 : Step(62): len = 228056, overlap = 73.8125
PHY-3002 : Step(63): len = 227824, overlap = 73.75
PHY-3002 : Step(64): len = 225143, overlap = 74.4688
PHY-3002 : Step(65): len = 225109, overlap = 73.6875
PHY-3002 : Step(66): len = 225088, overlap = 73.0938
PHY-3001 : :::4::: Try harder cell spreading with beta_ = 1.91859e-05
PHY-3002 : Step(67): len = 228994, overlap = 71.1875
PHY-3002 : Step(68): len = 229989, overlap = 71.5938
PHY-3002 : Step(69): len = 246537, overlap = 44.9375
PHY-3002 : Step(70): len = 261961, overlap = 34.6562
PHY-3002 : Step(71): len = 250596, overlap = 41.8125
PHY-3002 : Step(72): len = 250592, overlap = 39.6562
PHY-3002 : Step(73): len = 249719, overlap = 34.3438
PHY-3002 : Step(74): len = 249759, overlap = 34.375
PHY-3002 : Step(75): len = 249643, overlap = 34.375
PHY-3001 : :::5::: Try harder cell spreading with beta_ = 3.83718e-05
PHY-3002 : Step(76): len = 252959, overlap = 41.8125
PHY-3002 : Step(77): len = 255236, overlap = 42.0625
PHY-3002 : Step(78): len = 261531, overlap = 36.2188
PHY-3002 : Step(79): len = 268927, overlap = 29.8438
PHY-3002 : Step(80): len = 270524, overlap = 28.5625
PHY-3002 : Step(81): len = 282890, overlap = 35.6562
PHY-3002 : Step(82): len = 284379, overlap = 23.375
PHY-3002 : Step(83): len = 285181, overlap = 24.4688
PHY-3002 : Step(84): len = 279146, overlap = 26.0625
PHY-3002 : Step(85): len = 278384, overlap = 25.4375
PHY-3002 : Step(86): len = 277780, overlap = 27.125
PHY-3002 : Step(87): len = 272423, overlap = 23.7188
PHY-3002 : Step(88): len = 272884, overlap = 18.8438
PHY-3002 : Step(89): len = 270289, overlap = 19.4688
PHY-3002 : Step(90): len = 270767, overlap = 18.875
PHY-3002 : Step(91): len = 267628, overlap = 25.125
PHY-3002 : Step(92): len = 267818, overlap = 25.0312
PHY-3002 : Step(93): len = 268784, overlap = 20.5312
PHY-3002 : Step(94): len = 269026, overlap = 18.0938
PHY-3002 : Step(95): len = 267669, overlap = 20.25
PHY-3002 : Step(96): len = 267097, overlap = 20.25
PHY-3002 : Step(97): len = 266353, overlap = 22.5
PHY-3001 : :::6::: Try harder cell spreading with beta_ = 7.67435e-05
PHY-3002 : Step(98): len = 269183, overlap = 13.5
PHY-3002 : Step(99): len = 269798, overlap = 13.5
PHY-3002 : Step(100): len = 277492, overlap = 15.75
PHY-3002 : Step(101): len = 283090, overlap = 18
PHY-3002 : Step(102): len = 281315, overlap = 27
PHY-3002 : Step(103): len = 281317, overlap = 27
PHY-3002 : Step(104): len = 283417, overlap = 18
PHY-3002 : Step(105): len = 284017, overlap = 18
PHY-3002 : Step(106): len = 284590, overlap = 18
PHY-3001 : :::7::: Try harder cell spreading with beta_ = 0.00012823
PHY-3002 : Step(107): len = 283488, overlap = 20.25
PHY-3002 : Step(108): len = 283765, overlap = 22.5
PHY-3002 : Step(109): len = 290455, overlap = 27
PHY-3002 : Step(110): len = 296495, overlap = 24.75
PHY-3002 : Step(111): len = 308661, overlap = 13.75
PHY-3002 : Step(112): len = 319110, overlap = 13.5
PHY-3002 : Step(113): len = 315520, overlap = 24.75
PHY-3002 : Step(114): len = 314837, overlap = 22.5
PHY-3002 : Step(115): len = 315815, overlap = 20.25
PHY-3002 : Step(116): len = 314393, overlap = 20.25
PHY-3002 : Step(117): len = 313737, overlap = 20.25
PHY-3002 : Step(118): len = 310572, overlap = 20.25
PHY-3002 : Step(119): len = 308428, overlap = 15.75
PHY-3002 : Step(120): len = 308283, overlap = 13.5
PHY-3002 : Step(121): len = 308810, overlap = 9
PHY-3002 : Step(122): len = 308131, overlap = 11.25
PHY-3002 : Step(123): len = 306934, overlap = 15.75
PHY-3001 : :::8::: Try harder cell spreading with beta_ = 0.00025646
PHY-3002 : Step(124): len = 307517, overlap = 13.5
PHY-3002 : Step(125): len = 308093, overlap = 13.5
PHY-3002 : Step(126): len = 308288, overlap = 13.5
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.007711s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 45%
PHY-3001 : Analyzing congestion ...
RUN-1001 : Generating global routing grids ...
RUN-1001 : Building simple global routing graph ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 0/8001.
PHY-1001 : Global iterations in 16 thread ...
PHY-1002 : len = 520728, over cnt = 1839(5%), over = 8279, worst = 28
PHY-1001 : End global iterations;  0.626377s wall, 0.875000s user + 0.093750s system = 0.968750s CPU (154.7%)

PHY-1001 : Congestion index: top1 = 73.51, top5 = 59.54, top10 = 51.92, top15 = 46.88.
PHY-3001 : End congestion estimation;  0.749914s wall, 1.000000s user + 0.093750s system = 1.093750s CPU (145.9%)

PHY-3001 : Update density targets...
PHY-3001 : Update congestion history...
PHY-3001 : Update timing in global mode ...
TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 7999 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.151156s wall, 0.156250s user + 0.000000s system = 0.156250s CPU (103.4%)

PHY-3001 : :::0::: Try harder cell spreading with beta_ = 8.10507e-06
PHY-3002 : Step(127): len = 278896, overlap = 16.9688
PHY-3002 : Step(128): len = 279011, overlap = 21.7812
PHY-3002 : Step(129): len = 263228, overlap = 40.5
PHY-3002 : Step(130): len = 261640, overlap = 60.9375
PHY-3002 : Step(131): len = 251109, overlap = 68.8125
PHY-3002 : Step(132): len = 251541, overlap = 55.75
PHY-3002 : Step(133): len = 250640, overlap = 55.875
PHY-3002 : Step(134): len = 250608, overlap = 56.7188
PHY-3002 : Step(135): len = 250366, overlap = 51.6875
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 1.62101e-05
PHY-3002 : Step(136): len = 251016, overlap = 42.5625
PHY-3002 : Step(137): len = 251016, overlap = 42.5625
PHY-3002 : Step(138): len = 252234, overlap = 42.4688
PHY-3002 : Step(139): len = 252234, overlap = 42.4688
PHY-3002 : Step(140): len = 252524, overlap = 43.7812
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 3.24203e-05
PHY-3002 : Step(141): len = 276869, overlap = 25.4375
PHY-3002 : Step(142): len = 276869, overlap = 25.4375
PHY-3002 : Step(143): len = 273668, overlap = 27.2812
PHY-3002 : Step(144): len = 273109, overlap = 27.25
PHY-3002 : Step(145): len = 272567, overlap = 25.25
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 6.48406e-05
PHY-3002 : Step(146): len = 288820, overlap = 13.75
PHY-3002 : Step(147): len = 290704, overlap = 13.9375
PHY-3002 : Step(148): len = 292570, overlap = 7.75
PHY-3002 : Step(149): len = 293752, overlap = 7.625
PHY-3002 : Step(150): len = 304777, overlap = 8.09375
PHY-3002 : Step(151): len = 312706, overlap = 7
PHY-3002 : Step(152): len = 312539, overlap = 4.6875
PHY-3002 : Step(153): len = 312301, overlap = 5.3125
PHY-3002 : Step(154): len = 307949, overlap = 3.125
PHY-3002 : Step(155): len = 307686, overlap = 4.875
PHY-3002 : Step(156): len = 306787, overlap = 4.8125
PHY-3002 : Step(157): len = 306890, overlap = 4.625
PHY-3002 : Step(158): len = 307632, overlap = 5.25
PHY-3002 : Step(159): len = 308183, overlap = 5.25
PHY-3002 : Step(160): len = 307601, overlap = 4.9375
PHY-3002 : Step(161): len = 307631, overlap = 5.25
PHY-3002 : Step(162): len = 308049, overlap = 5.0625
PHY-3002 : Step(163): len = 309329, overlap = 1.375
PHY-3002 : Step(164): len = 307642, overlap = 1.3125
PHY-3002 : Step(165): len = 307557, overlap = 1.3125
PHY-3002 : Step(166): len = 307557, overlap = 1.3125
PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 45%
PHY-3001 : Analyzing congestion ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 30/8001.
PHY-1001 : Global iterations in 16 thread ...
PHY-1002 : len = 528120, over cnt = 1946(5%), over = 8559, worst = 34
PHY-1001 : End global iterations;  0.626891s wall, 0.703125s user + 0.000000s system = 0.703125s CPU (112.2%)

PHY-1001 : Congestion index: top1 = 69.22, top5 = 56.95, top10 = 49.65, top15 = 44.80.
PHY-3001 : End congestion estimation;  0.744095s wall, 0.812500s user + 0.000000s system = 0.812500s CPU (109.2%)

PHY-3001 : Update density targets...
PHY-3001 : Update congestion history...
PHY-3001 : Update timing in global mode ...
TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 7999 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.166114s wall, 0.156250s user + 0.015625s system = 0.171875s CPU (103.5%)

PHY-3001 : :::0::: Try harder cell spreading with beta_ = 6.31839e-05
PHY-3002 : Step(167): len = 306800, overlap = 64.9375
PHY-3002 : Step(168): len = 306917, overlap = 63.7812
PHY-3002 : Step(169): len = 306570, overlap = 42.6875
PHY-3002 : Step(170): len = 306743, overlap = 43.4688
PHY-3002 : Step(171): len = 306110, overlap = 44.2188
PHY-3002 : Step(172): len = 303287, overlap = 52.1875
PHY-3002 : Step(173): len = 301915, overlap = 54.3125
PHY-3002 : Step(174): len = 301117, overlap = 55.7812
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 0.000126368
PHY-3002 : Step(175): len = 301932, overlap = 45.2812
PHY-3002 : Step(176): len = 302759, overlap = 43.9375
PHY-3002 : Step(177): len = 302973, overlap = 44.8125
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.000252735
PHY-3002 : Step(178): len = 308127, overlap = 49.75
PHY-3002 : Step(179): len = 316108, overlap = 53.625
PHY-3002 : Step(180): len = 319007, overlap = 47.125
PHY-3002 : Step(181): len = 319427, overlap = 42.5312
PHY-3002 : Step(182): len = 318630, overlap = 44.2188
PHY-3002 : Step(183): len = 318272, overlap = 42.25
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 0.000501394
PHY-3002 : Step(184): len = 322191, overlap = 30.875
PHY-3002 : Step(185): len = 327935, overlap = 30.6875
PHY-3002 : Step(186): len = 332363, overlap = 32.9688
PHY-3002 : Step(187): len = 336585, overlap = 34.1562
PHY-3002 : Step(188): len = 338176, overlap = 35.5
PHY-3002 : Step(189): len = 336992, overlap = 43.2188
PHY-3002 : Step(190): len = 334927, overlap = 40.5
PHY-3002 : Step(191): len = 333168, overlap = 41.8438
PHY-3002 : Step(192): len = 330820, overlap = 42.125
PHY-3002 : Step(193): len = 329666, overlap = 41.7812
PHY-3002 : Step(194): len = 329853, overlap = 39.1875
PHY-3001 : :::4::: Try harder cell spreading with beta_ = 0.000899342
PHY-3002 : Step(195): len = 331543, overlap = 41.0625
PHY-3002 : Step(196): len = 336996, overlap = 38.4062
PHY-3002 : Step(197): len = 340301, overlap = 39.75
PHY-3002 : Step(198): len = 343262, overlap = 34.6562
PHY-3002 : Step(199): len = 344676, overlap = 38.25
PHY-3002 : Step(200): len = 345906, overlap = 35.125
PHY-3002 : Step(201): len = 346226, overlap = 34.0938
PHY-3002 : Step(202): len = 346945, overlap = 32.3438
PHY-3002 : Step(203): len = 348211, overlap = 31.3438
PHY-3002 : Step(204): len = 349214, overlap = 31.3438
PHY-3002 : Step(205): len = 349948, overlap = 31.0625
PHY-3002 : Step(206): len = 350594, overlap = 29.125
PHY-3002 : Step(207): len = 350871, overlap = 28.5312
PHY-3002 : Step(208): len = 350679, overlap = 27.9062
PHY-3001 : :::5::: Try harder cell spreading with beta_ = 0.00179365
PHY-3002 : Step(209): len = 351686, overlap = 27.9688
PHY-3002 : Step(210): len = 353728, overlap = 26.5312
PHY-3002 : Step(211): len = 354547, overlap = 23.6562
PHY-3002 : Step(212): len = 355708, overlap = 23.5938
PHY-3002 : Step(213): len = 356679, overlap = 23.6562
OPT-1001 : Start physical optimization ...
RUN-1002 : start command "start_timer -report"
TMR-2505 : Start building timing graph for model top_module.
TMR-2506 : Build timing graph completely. Port num: 15, tpin num: 30625, tnet num: 7999, tinst num: 5495, tnode num: 32644, tedge num: 54001.
TMR-2508 : Levelizing timing graph completed, there are 2705 levels in total.
TMR-2501 : Timing graph initialized successfully.
OPT-1001 : Total overflow 220.16 peak overflow 1.53
OPT-1001 : Start high-fanout net optimization ...
OPT-1001 : Update timing in global mode
PHY-1001 : Start incremental global routing, caller is place ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 186/8001.
PHY-1001 : Global iterations in 16 thread ...
PHY-1002 : len = 612816, over cnt = 1912(5%), over = 7941, worst = 34
PHY-1001 : End global iterations;  0.669273s wall, 0.968750s user + 0.046875s system = 1.015625s CPU (151.8%)

PHY-1001 : Congestion index: top1 = 70.84, top5 = 55.15, top10 = 48.26, top15 = 43.82.
PHY-1001 : End incremental global routing;  0.790029s wall, 1.078125s user + 0.046875s system = 1.125000s CPU (142.4%)

TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 7999 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3001 : Initiate 0 clocks from SDC.
TMR-3004 : Map sdc constraints, there are 4 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
OPT-1001 : End timing update;  0.168859s wall, 0.156250s user + 0.015625s system = 0.171875s CPU (101.8%)

OPT-1001 : 0 high-fanout net processed.
OPT-1001 : End high-fanout net optimization;  1.057976s wall, 1.328125s user + 0.062500s system = 1.390625s CPU (131.4%)

OPT-1001 : Current memory(MB): used = 423, reserve = 404, peak = 427.
OPT-1001 : Start global optimization ...
OPT-1001 : Start congestion update ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 6497/8001.
PHY-1001 : Global iterations in 16 thread ...
PHY-1002 : len = 612816, over cnt = 1912(5%), over = 7941, worst = 34
PHY-1002 : len = 647224, over cnt = 1285(3%), over = 3950, worst = 22
PHY-1002 : len = 667768, over cnt = 396(1%), over = 1132, worst = 18
PHY-1002 : len = 672544, over cnt = 20(0%), over = 49, worst = 7
PHY-1002 : len = 671968, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.908794s wall, 1.250000s user + 0.000000s system = 1.250000s CPU (137.5%)

PHY-1001 : Congestion index: top1 = 48.02, top5 = 42.12, top10 = 38.74, top15 = 36.43.
OPT-1001 : End congestion update;  1.032027s wall, 1.359375s user + 0.000000s system = 1.359375s CPU (131.7%)

OPT-1001 : Update timing in Manhattan mode
TMR-2503 : Start to update net delay, extr mode = 3.
TMR-2504 : Update delay of 7999 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 3.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
OPT-1001 : End timing update;  0.109098s wall, 0.109375s user + 0.000000s system = 0.109375s CPU (100.3%)

OPT-0007 : Start: WNS 999170 TNS 0 NUM_FEPS 0
OPT-1001 : End global optimization;  1.141225s wall, 1.468750s user + 0.000000s system = 1.468750s CPU (128.7%)

OPT-1001 : Current memory(MB): used = 428, reserve = 409, peak = 428.
OPT-1001 : End physical optimization;  2.801850s wall, 3.609375s user + 0.078125s system = 3.687500s CPU (131.6%)

PHY-3001 : Start packing ...
SYN-4007 : Packing 0 MUX to BLE ...
SYN-4008 : Packed 0 MUX and 0 SEQ to BLE.
SYN-4007 : Packing 2359 LUT to BLE ...
SYN-4008 : Packed 2359 LUT and 266 SEQ to BLE.
SYN-4003 : Packing 244 remaining SEQ's ...
SYN-4005 : Packed 140 SEQ with LUT/SLICE
SYN-4006 : 1966 single LUT's are left
SYN-4006 : 104 single SEQ's are left
SYN-4011 : Packing model "top_module" (AL_USER_NORMAL) with 2463/5183 primitive instances ...
PHY-3001 : End packing;  0.126215s wall, 0.140625s user + 0.000000s system = 0.140625s CPU (111.4%)

PHY-1001 : Populate physical database on model top_module.
RUN-1001 : There are total 3905 instances
RUN-1001 : 1926 mslices, 1926 lslices, 28 pads, 9 brams, 7 dsps
RUN-1001 : There are total 7754 nets
RUN-6004 WARNING: There are 3 nets with only 1 pin.
RUN-1001 : 5266 nets have 2 pins
RUN-1001 : 2305 nets have [3 - 5] pins
RUN-1001 : 14 nets have [6 - 10] pins
RUN-1001 : 37 nets have [11 - 20] pins
RUN-1001 : 95 nets have [21 - 99] pins
RUN-1001 : 34 nets have 100+ pins
PHY-3001 : design contains 3903 instances, 3852 slices, 145 macros(2575 instances: 1691 mslices 884 lslices)
PHY-3001 : Cell area utilization is 46%
PHY-3001 : After packing: Len = 355543, Over = 57.25
PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 46%
PHY-3001 : Analyzing congestion ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 5257/7754.
PHY-1001 : Global iterations in 16 thread ...
PHY-1002 : len = 654504, over cnt = 480(1%), over = 579, worst = 4
PHY-1002 : len = 654792, over cnt = 316(0%), over = 373, worst = 4
PHY-1002 : len = 656984, over cnt = 167(0%), over = 197, worst = 3
PHY-1002 : len = 658512, over cnt = 50(0%), over = 57, worst = 3
PHY-1002 : len = 658952, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.514564s wall, 0.640625s user + 0.000000s system = 0.640625s CPU (124.5%)

PHY-1001 : Congestion index: top1 = 47.59, top5 = 41.61, top10 = 38.08, top15 = 35.72.
PHY-3001 : End congestion estimation;  0.660567s wall, 0.781250s user + 0.000000s system = 0.781250s CPU (118.3%)

PHY-3001 : Update density targets...
PHY-3001 : Update congestion history...
PHY-3001 : Update timing in global mode ...
RUN-1002 : start command "start_timer -report"
TMR-2505 : Start building timing graph for model top_module.
TMR-2506 : Build timing graph completely. Port num: 15, tpin num: 29692, tnet num: 7752, tinst num: 3903, tnode num: 31291, tedge num: 52862.
TMR-2508 : Levelizing timing graph completed, there are 2705 levels in total.
TMR-2501 : Timing graph initialized successfully.
TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 7752 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3001 : Initiate 0 clocks from SDC.
TMR-3004 : Map sdc constraints, there are 4 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.787938s wall, 0.796875s user + 0.000000s system = 0.796875s CPU (101.1%)

PHY-3001 : :::0::: Try harder cell spreading with beta_ = 6.0223e-05
PHY-3002 : Step(214): len = 329134, overlap = 54
PHY-3002 : Step(215): len = 323518, overlap = 55
PHY-3002 : Step(216): len = 316533, overlap = 55.75
PHY-3002 : Step(217): len = 315812, overlap = 55.75
PHY-3002 : Step(218): len = 312605, overlap = 56.5
PHY-3002 : Step(219): len = 310568, overlap = 59.75
PHY-3002 : Step(220): len = 309345, overlap = 58.75
PHY-3002 : Step(221): len = 309309, overlap = 57.75
PHY-3002 : Step(222): len = 309239, overlap = 57
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 0.000120446
PHY-3002 : Step(223): len = 314655, overlap = 56.5
PHY-3002 : Step(224): len = 316634, overlap = 54
PHY-3002 : Step(225): len = 321335, overlap = 52.75
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.000240892
PHY-3002 : Step(226): len = 328074, overlap = 50.75
PHY-3002 : Step(227): len = 330892, overlap = 48.25
PHY-3002 : Step(228): len = 337487, overlap = 44.25
PHY-3002 : Step(229): len = 336603, overlap = 42.5
PHY-3002 : Step(230): len = 336413, overlap = 43
PHY-3002 : Step(231): len = 336073, overlap = 41.5
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 0.000481784
PHY-3002 : Step(232): len = 343500, overlap = 42
PHY-3002 : Step(233): len = 349301, overlap = 41
PHY-3002 : Step(234): len = 351931, overlap = 40
PHY-3002 : Step(235): len = 351742, overlap = 37.5
PHY-3002 : Step(236): len = 351482, overlap = 34.5
PHY-3002 : Step(237): len = 351574, overlap = 32.75
PHY-3002 : Step(238): len = 352372, overlap = 29.75
PHY-3002 : Step(239): len = 353122, overlap = 29.75
PHY-3002 : Step(240): len = 353541, overlap = 30
PHY-3001 : :::4::: Try harder cell spreading with beta_ = 0.000963568
PHY-3002 : Step(241): len = 358664, overlap = 30
PHY-3002 : Step(242): len = 362488, overlap = 27
PHY-3002 : Step(243): len = 363868, overlap = 26.75
PHY-3002 : Step(244): len = 364463, overlap = 24.5
PHY-3002 : Step(245): len = 364890, overlap = 23.5
PHY-3002 : Step(246): len = 365688, overlap = 23.5
PHY-3002 : Step(247): len = 365934, overlap = 23.75
PHY-3002 : Step(248): len = 366024, overlap = 23.75
PHY-3001 : :::5::: Try harder cell spreading with beta_ = 0.0018691
PHY-3002 : Step(249): len = 367733, overlap = 25.5
PHY-3002 : Step(250): len = 371409, overlap = 25.5
PHY-3002 : Step(251): len = 377528, overlap = 24.75
PHY-3002 : Step(252): len = 378488, overlap = 22.75
PHY-3002 : Step(253): len = 378139, overlap = 23
PHY-3002 : Step(254): len = 378160, overlap = 23.5
PHY-3002 : Step(255): len = 378584, overlap = 25.75
PHY-3002 : Step(256): len = 379347, overlap = 26
PHY-3002 : Step(257): len = 380308, overlap = 25
PHY-3002 : Step(258): len = 381932, overlap = 26
PHY-3002 : Step(259): len = 383308, overlap = 25
PHY-3002 : Step(260): len = 383787, overlap = 25.5
PHY-3001 : :::6::: Try harder cell spreading with beta_ = 0.00368095
PHY-3002 : Step(261): len = 384752, overlap = 25.75
PHY-3002 : Step(262): len = 386478, overlap = 25.75
PHY-3002 : Step(263): len = 388554, overlap = 25.75
PHY-3002 : Step(264): len = 390001, overlap = 24.25
PHY-3002 : Step(265): len = 391857, overlap = 23.5
PHY-3002 : Step(266): len = 392890, overlap = 23.5
PHY-3002 : Step(267): len = 393426, overlap = 23.25
PHY-3002 : Step(268): len = 393698, overlap = 23.25
PHY-3002 : Step(269): len = 393615, overlap = 23.25
PHY-3002 : Step(270): len = 393597, overlap = 23.25
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.483944s wall, 0.375000s user + 1.015625s system = 1.390625s CPU (287.4%)

PHY-3001 : Trial Legalized: Len = 414324
PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 44%
PHY-3001 : Analyzing congestion ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 296/7754.
PHY-1001 : Global iterations in 16 thread ...
PHY-1002 : len = 645104, over cnt = 1062(3%), over = 2082, worst = 9
PHY-1002 : len = 652216, over cnt = 768(2%), over = 1290, worst = 7
PHY-1002 : len = 660072, over cnt = 340(0%), over = 549, worst = 7
PHY-1002 : len = 662240, over cnt = 219(0%), over = 349, worst = 6
PHY-1002 : len = 665520, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  1.081741s wall, 1.312500s user + 0.031250s system = 1.343750s CPU (124.2%)

PHY-1001 : Congestion index: top1 = 44.68, top5 = 39.63, top10 = 36.48, top15 = 34.33.
PHY-3001 : End congestion estimation;  1.231094s wall, 1.468750s user + 0.031250s system = 1.500000s CPU (121.8%)

PHY-3001 : Update density targets...
PHY-3001 : Update congestion history...
PHY-3001 : Update timing in global mode ...
TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 7752 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.162579s wall, 0.156250s user + 0.000000s system = 0.156250s CPU (96.1%)

PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0.000146882
PHY-3002 : Step(271): len = 382871, overlap = 9.75
PHY-3002 : Step(272): len = 366832, overlap = 11.75
PHY-3002 : Step(273): len = 363303, overlap = 13.25
PHY-3002 : Step(274): len = 363087, overlap = 13
PHY-3002 : Step(275): len = 362554, overlap = 12
PHY-3002 : Step(276): len = 362155, overlap = 11.5
PHY-3002 : Step(277): len = 361187, overlap = 12.25
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 0.000293764
PHY-3002 : Step(278): len = 365296, overlap = 11.25
PHY-3002 : Step(279): len = 367998, overlap = 10.75
PHY-3002 : Step(280): len = 370234, overlap = 10
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.007018s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : Legalized: Len = 373004, Over = 0
PHY-3001 : Spreading special nets. 21 overflows in 2952 tiles.
PHY-3001 : End spreading;  0.013319s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (117.3%)

PHY-3001 : 25 instances has been re-located, deltaX = 7, deltaY = 13, maxDist = 1.
PHY-3001 : Final: Len = 373266, Over = 0
OPT-1001 : Start physical optimization ...
RUN-1002 : start command "start_timer -report"
TMR-2505 : Start building timing graph for model top_module.
TMR-2506 : Build timing graph completely. Port num: 15, tpin num: 29692, tnet num: 7752, tinst num: 3903, tnode num: 31291, tedge num: 52862.
TMR-2508 : Levelizing timing graph completed, there are 2705 levels in total.
TMR-2501 : Timing graph initialized successfully.
OPT-1001 : Total overflow 0.00 peak overflow 0.00
OPT-1001 : Start high-fanout net optimization ...
OPT-1001 : Update timing in global mode
PHY-1001 : Start incremental global routing, caller is place ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 2104/7754.
PHY-1001 : Global iterations in 16 thread ...
PHY-1002 : len = 614576, over cnt = 958(2%), over = 1616, worst = 8
PHY-1002 : len = 619384, over cnt = 646(1%), over = 946, worst = 8
PHY-1002 : len = 625384, over cnt = 253(0%), over = 352, worst = 8
PHY-1002 : len = 628576, over cnt = 35(0%), over = 47, worst = 6
PHY-1002 : len = 629208, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.785134s wall, 1.046875s user + 0.015625s system = 1.062500s CPU (135.3%)

PHY-1001 : Congestion index: top1 = 43.47, top5 = 38.56, top10 = 35.61, top15 = 33.55.
PHY-1001 : End incremental global routing;  0.929751s wall, 1.203125s user + 0.015625s system = 1.218750s CPU (131.1%)

TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 7752 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3001 : Initiate 0 clocks from SDC.
TMR-3004 : Map sdc constraints, there are 4 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
OPT-1001 : End timing update;  0.184876s wall, 0.187500s user + 0.000000s system = 0.187500s CPU (101.4%)

OPT-1001 : 0 high-fanout net processed.
OPT-1001 : End high-fanout net optimization;  1.217367s wall, 1.484375s user + 0.015625s system = 1.500000s CPU (123.2%)

OPT-1001 : Current memory(MB): used = 443, reserve = 425, peak = 450.
OPT-1001 : Start path based optimization ...
OPT-1001 : Start congestion update ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 6294/7754.
PHY-1001 : Global iterations in 16 thread ...
PHY-1002 : len = 629208, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.048032s wall, 0.046875s user + 0.000000s system = 0.046875s CPU (97.6%)

PHY-1001 : Congestion index: top1 = 43.47, top5 = 38.56, top10 = 35.61, top15 = 33.55.
OPT-1001 : End congestion update;  0.188893s wall, 0.187500s user + 0.000000s system = 0.187500s CPU (99.3%)

OPT-1001 : Update timing in Manhattan mode
TMR-2503 : Start to update net delay, extr mode = 3.
TMR-2504 : Update delay of 7752 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 3.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
OPT-1001 : End timing update;  0.110375s wall, 0.109375s user + 0.000000s system = 0.109375s CPU (99.1%)

OPT-0007 : Start: WNS 998945 TNS 0 NUM_FEPS 0
OPT-1001 : End path based optimization;  0.299357s wall, 0.296875s user + 0.000000s system = 0.296875s CPU (99.2%)

OPT-1001 : Current memory(MB): used = 446, reserve = 427, peak = 450.
OPT-1001 : Update timing in Manhattan mode
TMR-2503 : Start to update net delay, extr mode = 3.
TMR-2504 : Update delay of 7752 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 3.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
OPT-1001 : End timing update;  0.104713s wall, 0.109375s user + 0.000000s system = 0.109375s CPU (104.5%)

OPT-1001 : Start pin optimization...
OPT-1001 : skip pin optimization...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 6294/7754.
PHY-1001 : Global iterations in 16 thread ...
PHY-1002 : len = 629208, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.049830s wall, 0.046875s user + 0.000000s system = 0.046875s CPU (94.1%)

PHY-1001 : Congestion index: top1 = 43.47, top5 = 38.56, top10 = 35.61, top15 = 33.55.
OPT-1001 : Update timing in Manhattan mode
TMR-2503 : Start to update net delay, extr mode = 3.
TMR-2504 : Update delay of 7752 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 3.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
OPT-1001 : End timing update;  0.105523s wall, 0.109375s user + 0.000000s system = 0.109375s CPU (103.7%)

RUN-1001 : QoR Analysis:
OPT-0007 :   WNS 998945 TNS 0 NUM_FEPS 0
RUN-1001 :   No local congestion issue, and most congested 1% tile average routing util is 43.034483
RUN-1001 :   Top critical paths
OPT-1001 : End physical optimization;  2.621538s wall, 2.875000s user + 0.031250s system = 2.906250s CPU (110.9%)

RUN-1003 : finish command "place" in  19.109362s wall, 39.500000s user + 9.187500s system = 48.687500s CPU (254.8%)

RUN-1004 : used memory is 408 MB, reserved memory is 388 MB, peak memory is 450 MB
RUN-1002 : start command "export_db fpga_place.db"
RUN-1001 : Exported /
RUN-1001 : Exported flow parameters
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported timing constraints
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1003 : finish command "export_db fpga_place.db" in  1.302602s wall, 2.046875s user + 0.000000s system = 2.046875s CPU (157.1%)

RUN-1004 : used memory is 411 MB, reserved memory is 396 MB, peak memory is 491 MB
RUN-1002 : start command "route"
RUN-1001 : Open license file E:/work/anlogic/license/Anlogic.lic
RUN-1001 : Print Global Property
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :        Parameters        |  Settings  |  Default Values  |  Note  
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :          message         |  standard  |     standard     |        
RUN-1001 :   mixed_pack_place_flow  |     on     |        on        |        
RUN-1001 :        qor_monitor       |    off     |       off        |        
RUN-1001 :        syn_ip_flow       |    off     |       off        |        
RUN-1001 :          thread          |    auto    |       auto       |        
RUN-1001 : ---------------------------------------------------------------
RUN-1001 : Print Route Property
RUN-1001 : -------------------------------------------------------
RUN-1001 :    Parameters    |  Settings  |  Default Values  |  Note  
RUN-1001 : -------------------------------------------------------
RUN-1001 :      effort      |   medium   |      medium      |        
RUN-1001 :     fix_hold     |    off     |       off        |        
RUN-1001 :    opt_timing    |   medium   |      medium      |        
RUN-1001 :   phy_sim_model  |    off     |       off        |        
RUN-1001 :     priority     |   timing   |      timing      |        
RUN-1001 :     swap_pin     |     on     |        on        |        
RUN-1001 : -------------------------------------------------------
PHY-1001 : Route runs in 16 thread(s)
RUN-1001 : There are total 3905 instances
RUN-1001 : 1926 mslices, 1926 lslices, 28 pads, 9 brams, 7 dsps
RUN-1001 : There are total 7754 nets
RUN-6004 WARNING: There are 3 nets with only 1 pin.
RUN-1001 : 5266 nets have 2 pins
RUN-1001 : 2305 nets have [3 - 5] pins
RUN-1001 : 14 nets have [6 - 10] pins
RUN-1001 : 37 nets have [11 - 20] pins
RUN-1001 : 95 nets have [21 - 99] pins
RUN-1001 : 34 nets have 100+ pins
RUN-1002 : start command "start_timer -report"
TMR-2505 : Start building timing graph for model top_module.
TMR-2506 : Build timing graph completely. Port num: 15, tpin num: 29692, tnet num: 7752, tinst num: 3903, tnode num: 31291, tedge num: 52862.
TMR-2508 : Levelizing timing graph completed, there are 2705 levels in total.
TMR-2501 : Timing graph initialized successfully.
PHY-1001 : 1926 mslices, 1926 lslices, 28 pads, 9 brams, 7 dsps
TMR-2503 : Start to update net delay, extr mode = 3.
TMR-2504 : Update delay of 7752 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 3.
TMR-3001 : Initiate 0 clocks from SDC.
TMR-3004 : Map sdc constraints, there are 4 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-1001 : Start global routing, caller is route ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Global iterations in 16 thread ...
PHY-1002 : len = 601024, over cnt = 1124(3%), over = 2153, worst = 9
PHY-1002 : len = 609728, over cnt = 677(1%), over = 1091, worst = 7
PHY-1002 : len = 616688, over cnt = 272(0%), over = 421, worst = 7
PHY-1002 : len = 621328, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  1.004513s wall, 1.484375s user + 0.078125s system = 1.562500s CPU (155.5%)

PHY-1001 : Congestion index: top1 = 43.38, top5 = 38.33, top10 = 35.11, top15 = 32.99.
PHY-1001 : End global routing;  1.141619s wall, 1.625000s user + 0.078125s system = 1.703125s CPU (149.2%)

PHY-1001 : Start detail routing ...
PHY-1001 : Current memory(MB): used = 466, reserve = 448, peak = 491.
PHY-1001 : Detailed router is running in normal mode.
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : clock net ad1_clk_syn_7 will be merged with clock ad1_clk_dup_1
PHY-1001 : net clk_30m will be routed on clock mesh
PHY-1001 : net fx_clk_dup_1 will be routed on clock mesh
PHY-1001 : net sys_clk_dup_1 will be routed on clock mesh
PHY-1001 : net ad_delay/clk_20b will be routed on clock mesh
PHY-1001 : clock net csget/mcu_write_start_n_syn_2 will be merged with clock csget/mcu_write_start_n
PHY-1001 : net dac/u_rom_256x8b/clka will be routed on clock mesh
PHY-1001 : net f_div/clk will be routed on clock mesh
PHY-1001 : clock net f_div2/clk_syn_4 will be merged with clock f_div2/clk
PHY-1001 : net f_m/clk_fs will be routed on clock mesh
PHY-1001 : net fifo/fifo_generator_0_u/clkr will be routed on clock mesh
PHY-5010 WARNING: Net fifo/fifo_generator_0_u/wr_to_rd_cross_inst/sync_r1[2] is skipped due to 0 input or output
PHY-5010 WARNING: Net fifo/fifo_generator_0_u/wr_to_rd_cross_inst/sync_r1[1] is skipped due to 0 input or output
PHY-5010 WARNING: Net fifo/fifo_generator_0_u/wr_to_rd_cross_inst/sync_r1[0] is skipped due to 0 input or output
PHY-5010 WARNING: Net fifo/fifo_generator_0_u/wr_to_rd_cross_inst/sync_r1[2] is skipped due to 0 input or output
PHY-5010 WARNING: Net fifo/fifo_generator_0_u/wr_to_rd_cross_inst/sync_r1[1] is skipped due to 0 input or output
PHY-5010 WARNING: Net fifo/fifo_generator_0_u/wr_to_rd_cross_inst/sync_r1[0] is skipped due to 0 input or output
PHY-1001 : Current memory(MB): used = 713, reserve = 698, peak = 713.
PHY-1001 : End build detailed router design. 3.270156s wall, 3.218750s user + 0.015625s system = 3.234375s CPU (98.9%)

PHY-1001 : Detail Route ...
PHY-1001 : ===== Detail Route Phase 1 =====
PHY-1001 : Clock net routing.....
PHY-1001 : Routed 0% nets.
PHY-1022 : len = 40640, over cnt = 0(0%), over = 0, worst = 0, crit = 0
PHY-1001 : End initial clock net routed; 2.547742s wall, 2.515625s user + 0.000000s system = 2.515625s CPU (98.7%)

PHY-1001 : Current memory(MB): used = 746, reserve = 733, peak = 746.
PHY-1001 : End phase 1; 2.552684s wall, 2.531250s user + 0.000000s system = 2.531250s CPU (99.2%)

PHY-1001 : ===== Detail Route Phase 2 =====
PHY-1001 : Initial routing.....
PHY-1001 : Routed 26% nets.
PHY-1001 : Routed 32% nets.
PHY-1001 : Routed 38% nets.
PHY-1001 : Routed 49% nets.
PHY-1001 : Routed 68% nets.
PHY-1022 : len = 1.99047e+06, over cnt = 1033(0%), over = 1033, worst = 1, crit = 0
PHY-1001 : Current memory(MB): used = 753, reserve = 739, peak = 753.
PHY-1001 : End initial routed; 25.994432s wall, 35.968750s user + 0.500000s system = 36.468750s CPU (140.3%)

PHY-1001 : Update timing.....
PHY-1001 : 0/5291(0%) critical/total net(s).
RUN-1001 : ------------------------------------------
RUN-1001 :   Type   |    WNS(ns)    |  TNS(ns)  |  FEP  
RUN-1001 : ------------------------------------------
RUN-1001 :   Setup  |    998.605    |   0.000   |   0   
RUN-1001 :   Hold   |  2147483.647  |   0.000   |   0   
RUN-1001 : ------------------------------------------
PHY-1001 : End update timing; 0.941665s wall, 0.937500s user + 0.015625s system = 0.953125s CPU (101.2%)

PHY-1001 : Current memory(MB): used = 759, reserve = 746, peak = 759.
PHY-1001 : End phase 2; 26.936152s wall, 36.906250s user + 0.515625s system = 37.421875s CPU (138.9%)

PHY-1001 : ===== Detail Route Phase 3 =====
PHY-1001 : Optimize timing.....
PHY-1022 : len = 1.99047e+06, over cnt = 1033(0%), over = 1033, worst = 1, crit = 0
PHY-1001 : End optimize timing; 0.022988s wall, 0.031250s user + 0.000000s system = 0.031250s CPU (135.9%)

PHY-1001 : Ripup-reroute.....
PHY-1001 : ===== DR Iter 1 =====
PHY-1022 : len = 1.9332e+06, over cnt = 341(0%), over = 341, worst = 1, crit = 0
PHY-1001 : End DR Iter 1; 5.772824s wall, 6.343750s user + 0.000000s system = 6.343750s CPU (109.9%)

PHY-1001 : ===== DR Iter 2 =====
PHY-1022 : len = 1.91394e+06, over cnt = 47(0%), over = 47, worst = 1, crit = 0
PHY-1001 : End DR Iter 2; 2.276099s wall, 2.593750s user + 0.000000s system = 2.593750s CPU (114.0%)

PHY-1001 : ===== DR Iter 3 =====
PHY-1022 : len = 1.91153e+06, over cnt = 12(0%), over = 12, worst = 1, crit = 0
PHY-1001 : End DR Iter 3; 0.379589s wall, 0.375000s user + 0.000000s system = 0.375000s CPU (98.8%)

PHY-1001 : ===== DR Iter 4 =====
PHY-1022 : len = 1.91103e+06, over cnt = 0(0%), over = 0, worst = 0, crit = 0
PHY-1001 : End DR Iter 4; 0.123198s wall, 0.125000s user + 0.000000s system = 0.125000s CPU (101.5%)

PHY-1001 : Update timing.....
PHY-1001 : 0/5291(0%) critical/total net(s).
RUN-1001 : ------------------------------------------
RUN-1001 :   Type   |    WNS(ns)    |  TNS(ns)  |  FEP  
RUN-1001 : ------------------------------------------
RUN-1001 :   Setup  |    998.605    |   0.000   |   0   
RUN-1001 :   Hold   |  2147483.647  |   0.000   |   0   
RUN-1001 : ------------------------------------------
PHY-1001 : End update timing; 0.945517s wall, 0.953125s user + 0.000000s system = 0.953125s CPU (100.8%)

PHY-1001 : Commit to database.....
PHY-5014 WARNING: Detail route doesn't find pib for pll_clk/pll_inst.fbclk[0]
PHY-5014 WARNING: Detail route doesn't find pib for ad_delay/instance_name_my/pll_inst.fbclk[0]
PHY-5014 WARNING: Detail route doesn't find pib for dac/instance_name_da/pll_inst.fbclk[0]
PHY-1001 : 222 feed throughs used by 61 nets
PHY-1001 : End commit to database; 1.169456s wall, 1.140625s user + 0.015625s system = 1.156250s CPU (98.9%)

PHY-1001 : Current memory(MB): used = 808, reserve = 796, peak = 808.
PHY-1001 : End phase 3; 10.838978s wall, 11.687500s user + 0.015625s system = 11.703125s CPU (108.0%)

PHY-1003 : Routed, final wirelength = 1.91103e+06
PHY-1001 : Current memory(MB): used = 810, reserve = 798, peak = 810.
PHY-1001 : End export database. 0.024233s wall, 0.031250s user + 0.000000s system = 0.031250s CPU (129.0%)

PHY-1001 : End detail routing;  43.861193s wall, 54.593750s user + 0.546875s system = 55.140625s CPU (125.7%)

RUN-1003 : finish command "route" in  45.829450s wall, 57.046875s user + 0.625000s system = 57.671875s CPU (125.8%)

RUN-1004 : used memory is 810 MB, reserved memory is 798 MB, peak memory is 810 MB
RUN-1002 : start command "report_area -io_info -file fpga_phy.area"
RUN-1001 : standard
***Report Model: top_module Device: EG4X20BG256***

IO Statistics
#IO                        29
  #input                   17
  #output                  12
  #inout                    0

Utilization Statistics
#lut                     7509   out of  19600   38.31%
#reg                      596   out of  19600    3.04%
#le                      7613
  #lut only              7017   out of   7613   92.17%
  #reg only               104   out of   7613    1.37%
  #lut&reg                492   out of   7613    6.46%
#dsp                        7   out of     29   24.14%
#bram                       9   out of     64   14.06%
  #bram9k                   9
  #fifo9k                   0
#bram32k                    0   out of     16    0.00%
#pad                       28   out of    188   14.89%
  #ireg                    10
  #oreg                     1
  #treg                     0
#pll                        3   out of      4   75.00%
#gclk                       3   out of     16   18.75%

Clock Resource Statistics
Index     ClockNet                        Type               DriverType         Driver                                      Fanout
#1        f_m/clk_fs                      GCLK               pll                pll_clk/pll_inst.clkc1                      135
#2        fifo/fifo_generator_0_u/clkr    GCLK               pll                pll_clk/pll_inst.clkc0                      92
#3        ad1_clk_dup_1                   GCLK               mslice             ad1_clk_syn_14.f1                           59
#4        fx_clk_dup_1                    GCLK               io                 fx_clk_syn_2.di                             51
#5        csget/mcu_write_start_n         GCLK               lslice             spi_slave/tx_flag_n_syn_17.f1               49
#6        ad_delay/clk_20b                GCLK               pll                ad_delay/instance_name_my/pll_inst.clkc2    21
#7        f_div/clk                       GCLK               pll                pll_clk/pll_inst.clkc2                      3
#8        f_div2/clk                      GCLK               lslice             f_div/reg0_syn_26.q0                        3
#9        dac/u_rom_256x8b/clka           GCLK               pll                dac/instance_name_da/pll_inst.clkc0         1
#10       sys_clk_dup_1                   GeneralRouting     io                 sys_clk_syn_2.di                            1
#11       clk_30m                         GCLK               pll                pll_clk/pll_inst.clkc3                      0


Detailed IO Report

     Name        Direction    Location    IOStandard    DriveStrength    PullType    PackReg  
  ad0_data[7]      INPUT         C8        LVCMOS25          N/A           N/A        IREG    
  ad0_data[6]      INPUT        K16        LVCMOS25          N/A           N/A        IREG    
  ad0_data[5]      INPUT         K5        LVCMOS25          N/A           N/A        IREG    
  ad0_data[4]      INPUT        J11        LVCMOS25          N/A           N/A        IREG    
  ad0_data[3]      INPUT        C11        LVCMOS25          N/A           N/A        IREG    
  ad0_data[2]      INPUT         D3        LVCMOS25          N/A           N/A        IREG    
  ad0_data[1]      INPUT        T11        LVCMOS25          N/A           N/A        IREG    
  ad0_data[0]      INPUT         C9        LVCMOS25          N/A           N/A        IREG    
    cs_n_i         INPUT         E1        LVCMOS25          N/A           N/A        IREG    
  fifo_rst_n       INPUT        P16        LVCMOS25          N/A           N/A        NONE    
    fx_clk         INPUT        E10        LVCMOS25          N/A           N/A        NONE    
    sclk_i         INPUT        H13        LVCMOS25          N/A           N/A        IREG    
      sel          INPUT        D11        LVCMOS25          N/A           N/A        NONE    
     sel1          INPUT        C16        LVCMOS25          N/A           N/A        NONE    
    sys_clk        INPUT        J12        LVCMOS25          N/A           N/A        NONE    
   sys_rst_n       INPUT         H3        LVCMOS25          N/A           N/A        NONE    
    ad0_clk       OUTPUT        B16        LVCMOS25           8            N/A        NONE    
    ad1_clk       OUTPUT        A12        LVCMOS25           8            N/A        NONE    
    da_clk        OUTPUT         L1        LVCMOS25           8            N/A        NONE    
  da_data[7]      OUTPUT         J4        LVCMOS25           8            N/A        NONE    
  da_data[6]      OUTPUT         F7        LVCMOS25           8            N/A        NONE    
  da_data[5]      OUTPUT        T12        LVCMOS25           8            N/A        NONE    
  da_data[4]      OUTPUT         A9        LVCMOS25           8            N/A        NONE    
  da_data[3]      OUTPUT        G14        LVCMOS25           8            N/A        NONE    
  da_data[2]      OUTPUT        P15        LVCMOS25           8            N/A        NONE    
  da_data[1]      OUTPUT         R1        LVCMOS25           8            N/A        NONE    
  da_data[0]      OUTPUT        F15        LVCMOS25           8            N/A        NONE    
    miso_o        OUTPUT         T3        LVCMOS25           8            N/A        OREG    

Report Hierarchy Area:
+-----------------------------------------------------------------------------------------------------------------------+
|Instance                  |Module                                 |le     |lut     |ripple  |seq     |bram    |dsp     |
+-----------------------------------------------------------------------------------------------------------------------+
|top                       |top_module                             |7613   |4934    |2575    |607     |9       |7       |
|  ad_delay                |ad_delay_module                        |54     |35      |19      |35      |0       |0       |
|    instance_name_my      |clk_wiz_1                              |1      |1       |0       |0       |0       |0       |
|  adget                   |ADC_get_module                         |4      |4       |0       |4       |0       |0       |
|  csget                   |detect_module                          |0      |0       |0       |0       |0       |0       |
|  dac                     |DA_top_module                          |11     |6       |5       |9       |1       |0       |
|    instance_name_da      |clk_wiz_2                              |0      |0       |0       |0       |0       |0       |
|    u_da_wave_send        |DA_module                              |11     |6       |5       |9       |0       |0       |
|    u_rom_256x8b          |blk_mem_gen_0                          |0      |0       |0       |0       |1       |0       |
|  f_div                   |f_div10_module                         |4      |4       |0       |4       |0       |0       |
|  f_div2                  |f_div10_module                         |4      |4       |0       |4       |0       |0       |
|  f_m                     |f_measure_module                       |6564   |4313    |2184    |294     |0       |7       |
|  fifo                    |fifo_module                            |210    |141     |32      |163     |8       |0       |
|    fifo_generator_0_u    |FIFO                                   |151    |93      |32      |105     |8       |0       |
|      ram_inst            |ram_infer_FIFO                         |0      |0       |0       |0       |8       |0       |
|      rd_to_wr_cross_inst |fifo_cross_domain_addr_process_al_FIFO |36     |20      |0       |36      |0       |0       |
|      wr_to_rd_cross_inst |fifo_cross_domain_addr_process_al_FIFO |44     |34      |0       |44      |0       |0       |
|  mux                     |mux2_module                            |73     |67      |6       |65      |0       |0       |
|  pll_clk                 |clk_wizz_0                             |0      |0       |0       |0       |0       |0       |
|  spi_slave               |SPI_slave_module                       |44     |36      |8       |14      |0       |0       |
+-----------------------------------------------------------------------------------------------------------------------+


DataNet Average Fanout:

   Index     Fanout     Nets  
    #1          1       5235  
    #2          2       134   
    #3          3       2087  
    #4          4        82   
    #5        5-10       17   
    #6        11-50      71   
    #7       51-100      55   
    #8       101-500     29   
  Average     2.79            

RUN-1002 : start command "export_db fpga_pr.db"
RUN-1001 : Exported /
RUN-1001 : Exported flow parameters
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported timing constraints
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1003 : finish command "export_db fpga_pr.db" in  1.462656s wall, 2.375000s user + 0.000000s system = 2.375000s CPU (162.4%)

RUN-1004 : used memory is 811 MB, reserved memory is 799 MB, peak memory is 866 MB
RUN-1002 : start command "start_timer"
TMR-2505 : Start building timing graph for model top_module.
TMR-2506 : Build timing graph completely. Port num: 15, tpin num: 29692, tnet num: 7752, tinst num: 3903, tnode num: 31291, tedge num: 52862.
TMR-2508 : Levelizing timing graph completed, there are 2705 levels in total.
TMR-2501 : Timing graph initialized successfully.
RUN-1002 : start command "report_timing -mode FINAL -net_info -rpt_autogen true -file fpga_phy.timing"
TMR-2503 : Start to update net delay, extr mode = 6.
TMR-2504 : Update delay of 7752 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 6.
TMR-3001 : Initiate 0 clocks from SDC.
TMR-3004 : Map sdc constraints, there are 4 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
TMR-3506 : Start to generate timing report.
TMR-1502 : Number of clock constraints = 0. Number of clock nets = 11 (11 unconstrainted).
TMR-5009 WARNING: No clock constraint on 11 clock net(s): 
		ad1_clk_syn_7
		ad_delay/clk_20b
		clk_30m
		csget/mcu_write_start_n_syn_2
		dac/u_rom_256x8b/clka
		f_div/clk
		f_div2/clk_syn_4
		f_m/clk_fs
		fifo/fifo_generator_0_u/clkr
		fx_clk_dup_1
		sys_clk_dup_1
USR-6122 CRITICAL-WARNING: No clock constraint on PLL ad_delay/instance_name_my/pll_inst
USR-6122 CRITICAL-WARNING: No clock constraint on PLL pll_clk/pll_inst
USR-6122 CRITICAL-WARNING: No clock constraint on PLL dac/instance_name_da/pll_inst
TMR-3508 : Export timing summary.
TMR-3507 : Timing report generated successfully in fpga_phy.timing, timing summary in fpga_phy.tsm.
RUN-1002 : start command "export_bid fpga_inst.bid"
PRG-1000 : <!-- HMAC is: fbad60c6debaf2a743d62dceaacd744ca2dc3b60e5cee8ed4abf5abb98f9b79e -->
RUN-1002 : start command "bitgen -bit fpga.bit"
BIT-1003 : Start to generate bitstream. 
BIT-1002 : Init instances with 16 threads.
BIT-1002 : Init instances completely, inst num: 3903
BIT-1002 : Init pips with 16 threads.
BIT-1002 : Init pips completely, net num: 7754, pip num: 92546
BIT-1002 : Init feedthrough with 16 threads.
BIT-1002 : Init feedthrough completely, num: 222
BIT-1003 : Multithreading accelaration with 16 threads.
BIT-1003 : Generate bitstream completely, there are 3102 valid insts, and 285200 bits set as '1'.
BIT-1004 : the usercode register value: 00000000111111000000000000000000
BIT-1004 : PLL setting string = 1011
BIT-1004 : Generate bits file fpga.bit.
RUN-1003 : finish command "bitgen -bit fpga.bit" in  9.230441s wall, 120.609375s user + 0.093750s system = 120.703125s CPU (1307.7%)

RUN-1004 : used memory is 823 MB, reserved memory is 818 MB, peak memory is 994 MB
RUN-1002 : start command "backup_run_log run.log ../.logs/phy_1/td_20240706_103812.log"
