INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/X4/Documents/GitHub/valjean-nnet/custom_ip/New folder/custom_ip_lab/custom_ip_lab/customip_lab_v1_0_project/customip_lab_v1_0_project.srcs/sources_1/imports/new/data_types.vhd" into library xil_defaultlib
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/X4/Documents/GitHub/valjean-nnet/custom_ip/New folder/ip_repo/customip_lab_1.0/hdl/customip_lab_v1_0.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity customip_lab_v1_0
ERROR: [VRFC 10-149] 'axi_ctrl' is not compiled in library xil_defaultlib [C:/Users/X4/Documents/GitHub/valjean-nnet/custom_ip/New folder/ip_repo/customip_lab_1.0/hdl/customip_lab_v1_0.vhd:243]
ERROR: [VRFC 10-1504] unit arch_imp ignored due to previous errors [C:/Users/X4/Documents/GitHub/valjean-nnet/custom_ip/New folder/ip_repo/customip_lab_1.0/hdl/customip_lab_v1_0.vhd:50]
INFO: [VRFC 10-240] VHDL file C:/Users/X4/Documents/GitHub/valjean-nnet/custom_ip/New folder/ip_repo/customip_lab_1.0/hdl/customip_lab_v1_0.vhd ignored due to errors
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/X4/Documents/GitHub/valjean-nnet/custom_ip/New folder/ip_repo/customip_lab_1.0/hdl/xnor_sum.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity xnor_sum
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/X4/Documents/GitHub/valjean-nnet/custom_ip/New folder/ip_repo/customip_lab_1.0/hdl/accumulator.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity accumulator
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/X4/Documents/GitHub/valjean-nnet/custom_ip/New folder/custom_ip_lab/custom_ip_lab/customip_lab_v1_0_project/customip_lab_v1_0_project.srcs/sources_1/new/vecmult.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity vecmult
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/X4/Documents/GitHub/valjean-nnet/custom_ip/New folder/custom_ip_lab/custom_ip_lab/customip_lab_v1_0_project/customip_lab_v1_0_project.srcs/sources_1/imports/new/IO_RAM.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity IO_RAM
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/X4/Documents/GitHub/valjean-nnet/custom_ip/New folder/custom_ip_lab/custom_ip_lab/customip_lab_v1_0_project/customip_lab_v1_0_project.srcs/sources_1/imports/new/binarised_buffer.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity binarised_buffer
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/X4/Documents/GitHub/valjean-nnet/custom_ip/New folder/custom_ip_lab/custom_ip_lab/customip_lab_v1_0_project/customip_lab_v1_0_project.srcs/sources_1/imports/new/rams_dist.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity weight_RAM
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/X4/Documents/GitHub/valjean-nnet/custom_ip/New folder/custom_ip_lab/custom_ip_lab/customip_lab_v1_0_project/customip_lab_v1_0_project.srcs/sources_1/imports/new/Output_Store.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity output_RAM
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/X4/Documents/GitHub/valjean-nnet/custom_ip/New folder/custom_ip_lab/custom_ip_lab/customip_lab_v1_0_project/customip_lab_v1_0_project.srcs/sources_1/new/control.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity control
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/X4/Documents/GitHub/valjean-nnet/custom_ip/New folder/custom_ip_lab/custom_ip_lab/customip_lab_v1_0_project/customip_lab_v1_0_project.srcs/sources_1/new/counter.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity counter
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/X4/Documents/GitHub/valjean-nnet/custom_ip/New folder/custom_ip_lab/custom_ip_lab/customip_lab_v1_0_project/customip_lab_v1_0_project.srcs/sources_1/new/register.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity out_registers
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/X4/Documents/GitHub/valjean-nnet/custom_ip/New folder/custom_ip_lab/custom_ip_lab/customip_lab_v1_0_project/customip_lab_v1_0_project.srcs/sources_1/new/AXI.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity AXI_CTRL
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/X4/Documents/GitHub/valjean-nnet/custom_ip/New folder/custom_ip_lab/custom_ip_lab/customip_lab_v1_0_project/customip_lab_v1_0_project.srcs/sim_1/imports/new/axi_tb.vhdl" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity axi_tb
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/X4/Documents/GitHub/valjean-nnet/custom_ip/New folder/custom_ip_lab/custom_ip_lab/customip_lab_v1_0_project/customip_lab_v1_0_project.srcs/sim_1/imports/new/counter.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity counter
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/X4/Documents/GitHub/valjean-nnet/custom_ip/New folder/custom_ip_lab/custom_ip_lab/customip_lab_v1_0_project/customip_lab_v1_0_project.srcs/sim_1/imports/new/IO_RAM.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity IO_RAM
WARNING: [VRFC 10-1193] overwriting existing primary unit io_ram [C:/Users/X4/Documents/GitHub/valjean-nnet/custom_ip/New folder/custom_ip_lab/custom_ip_lab/customip_lab_v1_0_project/customip_lab_v1_0_project.srcs/sim_1/imports/new/IO_RAM.vhd:7]
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/X4/Documents/GitHub/valjean-nnet/custom_ip/New folder/custom_ip_lab/custom_ip_lab/customip_lab_v1_0_project/customip_lab_v1_0_project.srcs/sim_1/imports/new/control.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity control
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/X4/Documents/GitHub/valjean-nnet/custom_ip/New folder/custom_ip_lab/custom_ip_lab/customip_lab_v1_0_project/customip_lab_v1_0_project.srcs/sources_1/new/axi_tb.vhdl" into library xil_defaultlib
ERROR: [VRFC 10-1412] syntax error near 2 [C:/Users/X4/Documents/GitHub/valjean-nnet/custom_ip/New folder/custom_ip_lab/custom_ip_lab/customip_lab_v1_0_project/customip_lab_v1_0_project.srcs/sources_1/new/axi_tb.vhdl:2]
ERROR: [VRFC 10-1412] syntax error near 3 [C:/Users/X4/Documents/GitHub/valjean-nnet/custom_ip/New folder/custom_ip_lab/custom_ip_lab/customip_lab_v1_0_project/customip_lab_v1_0_project.srcs/sources_1/new/axi_tb.vhdl:3]
ERROR: [VRFC 10-1412] syntax error near 4 [C:/Users/X4/Documents/GitHub/valjean-nnet/custom_ip/New folder/custom_ip_lab/custom_ip_lab/customip_lab_v1_0_project/customip_lab_v1_0_project.srcs/sources_1/new/axi_tb.vhdl:4]
INFO: [VRFC 10-307] analyzing entity axi_tb
ERROR: [VRFC 10-1412] syntax error near 6 [C:/Users/X4/Documents/GitHub/valjean-nnet/custom_ip/New folder/custom_ip_lab/custom_ip_lab/customip_lab_v1_0_project/customip_lab_v1_0_project.srcs/sources_1/new/axi_tb.vhdl:6]
ERROR: [VRFC 10-1504] unit axi_tb ignored due to previous errors [C:/Users/X4/Documents/GitHub/valjean-nnet/custom_ip/New folder/custom_ip_lab/custom_ip_lab/customip_lab_v1_0_project/customip_lab_v1_0_project.srcs/sources_1/new/axi_tb.vhdl:5]
INFO: [VRFC 10-240] VHDL file C:/Users/X4/Documents/GitHub/valjean-nnet/custom_ip/New folder/custom_ip_lab/custom_ip_lab/customip_lab_v1_0_project/customip_lab_v1_0_project.srcs/sources_1/new/axi_tb.vhdl ignored due to errors
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/X4/Documents/GitHub/valjean-nnet/custom_ip/New folder/custom_ip_lab/custom_ip_lab/customip_lab_v1_0_project/customip_lab_v1_0_project.srcs/sim_1/imports/new/vecmult.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity vecmult
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/X4/Documents/GitHub/valjean-nnet/custom_ip/New folder/custom_ip_lab/custom_ip_lab/customip_lab_v1_0_project/customip_lab_v1_0_project.srcs/sim_1/imports/new/AXI.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity AXI_CTRL
WARNING: [VRFC 10-1193] overwriting existing primary unit axi_ctrl [C:/Users/X4/Documents/GitHub/valjean-nnet/custom_ip/New folder/custom_ip_lab/custom_ip_lab/customip_lab_v1_0_project/customip_lab_v1_0_project.srcs/sim_1/imports/new/AXI.vhd:34]
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/X4/Documents/GitHub/valjean-nnet/custom_ip/New folder/custom_ip_lab/custom_ip_lab/customip_lab_v1_0_project/customip_lab_v1_0_project.srcs/sim_1/imports/new/register.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity out_registers
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/X4/Documents/GitHub/valjean-nnet/custom_ip/New folder/custom_ip_lab/custom_ip_lab/customip_lab_v1_0_project/customip_lab_v1_0_project.srcs/sim_1/imports/new/binarised_buffer.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity binarised_buffer
WARNING: [VRFC 10-1193] overwriting existing primary unit binarised_buffer [C:/Users/X4/Documents/GitHub/valjean-nnet/custom_ip/New folder/custom_ip_lab/custom_ip_lab/customip_lab_v1_0_project/customip_lab_v1_0_project.srcs/sim_1/imports/new/binarised_buffer.vhd:34]
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/X4/Documents/GitHub/valjean-nnet/custom_ip/New folder/custom_ip_lab/custom_ip_lab/customip_lab_v1_0_project/customip_lab_v1_0_project.srcs/sim_1/imports/new/rams_dist.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity weight_RAM
WARNING: [VRFC 10-1193] overwriting existing primary unit weight_ram [C:/Users/X4/Documents/GitHub/valjean-nnet/custom_ip/New folder/custom_ip_lab/custom_ip_lab/customip_lab_v1_0_project/customip_lab_v1_0_project.srcs/sim_1/imports/new/rams_dist.vhd:7]
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/X4/Documents/GitHub/valjean-nnet/custom_ip/New folder/custom_ip_lab/custom_ip_lab/customip_lab_v1_0_project/customip_lab_v1_0_project.srcs/sim_1/imports/new/data_types.vhd" into library xil_defaultlib
WARNING: [VRFC 10-1193] overwriting existing primary unit data_types [C:/Users/X4/Documents/GitHub/valjean-nnet/custom_ip/New folder/custom_ip_lab/custom_ip_lab/customip_lab_v1_0_project/customip_lab_v1_0_project.srcs/sim_1/imports/new/data_types.vhd:34]
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/X4/Documents/GitHub/valjean-nnet/custom_ip/New folder/custom_ip_lab/custom_ip_lab/customip_lab_v1_0_project/customip_lab_v1_0_project.srcs/sim_1/imports/new/Output_Store.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity output_RAM
