# Wed Apr 19 14:46:10 2023


Copyright (C) 1994-2021 Synopsys, Inc.
This Synopsys software and all associated documentation are proprietary to Synopsys, Inc.
and may only be used pursuant to the terms and conditions of a written license agreement
with Synopsys, Inc. All other use, reproduction, modification, or distribution of the
Synopsys software or the associated documentation is strictly prohibited.
Tool: HAPS (R) ProtoCompiler 100
Build: R-2020.12-SP1-1
Install: /usr/cadtool/csr5306/synopsys/protocomp/R-2020.12-SP1-1
OS: CentOS Linux 7 (Core)
Hostname: ws40
max virtual memory: unlimited (bytes)
max user processes: 4096
max stack size: 10485760 (bytes)


Database state : /home/m110/m110063553/FPGA/Lab1_PCflow/RSA/|sr0
Synopsys Xilinx Technology Mapper, Version map202012pcp4, Build 193R, Built Apr  8 2022 21:27:09, @4216327


Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 237MB peak: 237MB)


ILM Generation running in Multiprocessing mode
Maximum number of parallel jobs set to 8
Multiprocessing started at : Wed Apr 19 14:46:10 2023
Mapping FB1_uA as a separate process
Mapping FB1_uB as a separate process
MCP Status: 2 jobs running


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 253MB peak: 253MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 253MB peak: 253MB)


Making connections to hyper_source modules
@N: MF264 :|Converting view view:PartitionBuildLib.FB1_uA(verilog_0) to Interface Logic Model (ILM) 

Done creating ILM for FPGA FB1_uA (Real Time elapsed 0h:00m:07s; CPU Time elapsed 0h:00m:07s; Memory used current: 783MB peak: 783MB)


Finished mapping FB1_uA
MCP Status: 1 jobs running


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 253MB peak: 253MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 253MB peak: 253MB)

@N: MF264 :|Converting view view:PartitionBuildLib.FB1_uB(verilog_0) to Interface Logic Model (ILM) 

Done creating ILM for FPGA FB1_uB (Real Time elapsed 0h:00m:07s; CPU Time elapsed 0h:00m:07s; Memory used current: 784MB peak: 784MB)


Finished mapping FB1_uB
Multiprocessing finished at : Wed Apr 19 14:46:20 2023
Multiprocessing took 0h:00m:09s realtime, 0h:00m:14s cputime

Finished FPGA ILM generation (Real Time elapsed 0h:00m:10s; CPU Time elapsed 0h:00m:15s; Memory used current: 273MB peak: 273MB)


Finished writing top-level ILM file (Real Time elapsed 0h:00m:10s; CPU Time elapsed 0h:00m:15s; Memory used current: 273MB peak: 273MB)

Reading constraint file: /home/m110/m110063553/FPGA/Lab1_PCflow/design.fdc

Finished reading ilm netlist and timing constraints (Real Time elapsed 0h:00m:10s; CPU Time elapsed 0h:00m:15s; Memory used current: 273MB peak: 273MB)

@N: MF621 |Timing estimation running in Automatic Compile Point mode 
@N: MF913 |Option synthesis_strategy=fast is enabled. 
@N: MF248 |Running in 64-bit mode.
@N: MF666 |Clock conversion enabled. (Command "set_option -fix_gated_and_generated_clocks 1" in the project file.)

Design Input Complete (Real Time elapsed 0h:00m:10s; CPU Time elapsed 0h:00m:15s; Memory used current: 273MB peak: 273MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:10s; CPU Time elapsed 0h:00m:15s; Memory used current: 273MB peak: 273MB)

@N: MF404 |Running Normal timing estimation with effort level 'LOW'

Start loading timing files (Real Time elapsed 0h:00m:10s; CPU Time elapsed 0h:00m:15s; Memory used current: 273MB peak: 273MB)


Finished loading timing files (Real Time elapsed 0h:00m:10s; CPU Time elapsed 0h:00m:15s; Memory used current: 273MB peak: 273MB)


Target platform is HAPS-100, running ProtoCompiler.

NConnInternalConnection caching is on

Starting FPGA ILM creation (Real Time elapsed 0h:00m:17s; CPU Time elapsed 0h:00m:22s; Memory used current: 803MB peak: 803MB)


Finished pre-processing for FPGA ILM creation (Real Time elapsed 0h:00m:17s; CPU Time elapsed 0h:00m:22s; Memory used current: 803MB peak: 803MB)

@N: MF264 :|Converting view view:PartitionBuildLib.FB1_uA(verilog_0) to Interface Logic Model (ILM) 
@N: MF264 :|Converting view view:PartitionBuildLib.FB1_uB(verilog_0) to Interface Logic Model (ILM) 

Finished FPGA ILM creation (Real Time elapsed 0h:00m:17s; CPU Time elapsed 0h:00m:22s; Memory used current: 803MB peak: 803MB)

@N: MT649 |During time budgeting, Vivado latch mode is off. 
@N: MT650 |During time budgeting, latch-based time borrowing is disabled. 

Starting gated-clock and generated-clock conversion (Real Time elapsed 0h:00m:17s; CPU Time elapsed 0h:00m:22s; Memory used current: 803MB peak: 803MB)


Starting clock optimization phase (Real Time elapsed 0h:00m:17s; CPU Time elapsed 0h:00m:22s; Memory used current: 803MB peak: 803MB)


 mixed edge conversion for GCC is ON
Finished clock optimization phase (Real Time elapsed 0h:00m:17s; CPU Time elapsed 0h:00m:22s; Memory used current: 803MB peak: 803MB)


Starting clock optimization report phase (Real Time elapsed 0h:00m:17s; CPU Time elapsed 0h:00m:22s; Memory used current: 803MB peak: 803MB)


 mixed edge conversion for GCC is ON
 mixed edge conversion for GCC is ON
 mixed edge conversion for GCC is ON
 mixed edge conversion for GCC is ON
Finished clock optimization report phase (Real Time elapsed 0h:00m:17s; CPU Time elapsed 0h:00m:22s; Memory used current: 803MB peak: 803MB)

ICG Latch Removal Summary:
Number of ICG latches removed: 0
Number of ICG latches not removed:	0


@S |Clock Optimization Summary



#### START OF CLOCK OPTIMIZATION REPORT #####[

1 non-gated/non-generated clock tree(s) driving 13 clock pin(s) of sequential element(s)
0 gated/generated clock tree(s) driving 0 clock pin(s) of sequential element(s)
0 instances converted, 0 sequential instances remain driven by gated/generated clocks

=========================== Non-Gated/Non-Generated Clocks ============================
Clock Tree ID     Driving Element     Drive Element Type     Fanout     Sample Instance
---------------------------------------------------------------------------------------
@K:ckid0_0        clk                 port                   13         FB1.uA.ilm_ff_0
=======================================================================================


##### END OF CLOCK OPTIMIZATION REPORT ######


Finished gated-clock and generated-clock conversion (Real Time elapsed 0h:00m:17s; CPU Time elapsed 0h:00m:22s; Memory used current: 803MB peak: 803MB)

@N: FX1185 |Applying syn_allowed_resources ultrarams=320 on compile point FB1_uA 
@N: FX1185 |Applying syn_allowed_resources ultrarams=320,dsps=3840 on compile point FB1_uB 

@N: MF104 :|Found compile point of type locked on View view:PartitionBuildLib.FB1_uA(verilog_0) 
@N: MF104 :|Found compile point of type locked on View view:PartitionBuildLib.FB1_uB(verilog_0) 

Timing Estimation running in Multiprocessing mode
Maximum number of parallel jobs set to 8
Multiprocessing started at : Wed Apr 19 14:46:27 2023
@N: MF107 :|Old database up-to-date, remapping Compile point view:PartitionBuildLib.FB1_uB(verilog_0) unnecessary 
@N: MF107 :|Old database up-to-date, remapping Compile point view:PartitionBuildLib.FB1_uA(verilog_0) unnecessary 
Multiprocessing finished at : Wed Apr 19 14:46:29 2023
Multiprocessing took 0h:00m:01s realtime, 0h:00m:01s cputime
Writing compile point status file /home/m110/m110063553/FPGA/Lab1_PCflow/RSA/system_route/sr0/syncp/timest/top/cpprop

Summary of Compile Points :
*************************** 
Name       Status        Reason     Start Time                   End Time                     Realtime       CPU Time       Fast Synthesis
------------------------------------------------------------------------------------------------------------------------------------------
FB1_uB     Unchanged     -          Wed Apr 19 14:33:13 2023     Wed Apr 19 14:33:26 2023     0h:00m:13s     0h:00m:13s     Yes           
FB1_uA     Unchanged     -          Wed Apr 19 14:33:14 2023     Wed Apr 19 14:33:23 2023     0h:00m:09s     0h:00m:09s     Yes           
==========================================================================================================================================
Total number of compile points: 2
===================================

Links to Compile point Reports:
******************************
@L: "/home/m110/m110063553/FPGA/Lab1_PCflow/RSA/system_route/sr0/syncp/timest/FB1_uA/FB1_uA.srr"
@L: "/home/m110/m110063553/FPGA/Lab1_PCflow/RSA/system_route/sr0/syncp/timest/FB1_uB/FB1_uB.srr"

==============================


Start loading FPGA timing model (Real Time elapsed 0h:00m:19s; CPU Time elapsed 0h:00m:24s; Memory used current: 1037MB peak: 1037MB)


Finished loading FPGA timing model (Real Time elapsed 0h:00m:19s; CPU Time elapsed 0h:00m:24s; Memory used current: 1037MB peak: 1037MB)


Starting CDBProcessSetClockGroups... (Real Time elapsed 0h:00m:21s; CPU Time elapsed 0h:00m:26s; Memory used current: 1456MB peak: 1456MB)


Finished with CDBProcessSetClockGroups (Real Time elapsed 0h:00m:21s; CPU Time elapsed 0h:00m:26s; Memory used current: 1456MB peak: 1456MB)

@N: MF203 |Set autoconstraint_io 

Starting Timing estimation (Real Time elapsed 0h:00m:23s; CPU Time elapsed 0h:00m:28s; Memory used current: 1456MB peak: 1456MB)

@N: MT448 |Writing time-budgeting estimation data to /home/m110/m110063553/FPGA/Lab1_PCflow/RSA/system_route/sr0/top_timest.est 
@S0.0 |Timing exceptions that could not be applied

Finished Timing estimation (Real Time elapsed 0h:01m:21s; CPU Time elapsed 0h:01m:26s; Memory used current: 1456MB peak: 1456MB)

Mapper successful!

At Mapper Exit (Real Time elapsed 0h:01m:22s; CPU Time elapsed 0h:01m:27s; Memory used current: 1456MB peak: 1456MB)

Process took 0h:01m:22s realtime, 0h:01m:27s cputime
# Wed Apr 19 14:47:33 2023

###########################################################]
