INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Xilinx/Vivado/2016.2/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xpm_cdc_single
INFO: [VRFC 10-311] analyzing module xpm_cdc_gray
INFO: [VRFC 10-311] analyzing module xpm_cdc_handshake
INFO: [VRFC 10-311] analyzing module xpm_cdc_pulse
INFO: [VRFC 10-311] analyzing module xpm_cdc_array_single
INFO: [VRFC 10-311] analyzing module xpm_cdc_sync_rst
INFO: [VRFC 10-311] analyzing module xpm_cdc_async_rst
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Xilinx/Vivado/2016.2/data/ip/xpm/xpm_memory/hdl/xpm_memory_base.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xpm_memory_base
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Xilinx/Vivado/2016.2/data/ip/xpm/xpm_memory/hdl/xpm_memory_dpdistram.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xpm_memory_dpdistram
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Xilinx/Vivado/2016.2/data/ip/xpm/xpm_memory/hdl/xpm_memory_dprom.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xpm_memory_dprom
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Xilinx/Vivado/2016.2/data/ip/xpm/xpm_memory/hdl/xpm_memory_sdpram.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xpm_memory_sdpram
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Xilinx/Vivado/2016.2/data/ip/xpm/xpm_memory/hdl/xpm_memory_spram.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xpm_memory_spram
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Xilinx/Vivado/2016.2/data/ip/xpm/xpm_memory/hdl/xpm_memory_sprom.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xpm_memory_sprom
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Xilinx/Vivado/2016.2/data/ip/xpm/xpm_memory/hdl/xpm_memory_tdpram.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xpm_memory_tdpram
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/github/fp/Simulation2016/I-V/I-V.ip_user_files/ipstatic/blk_mem_gen_v8_3/simulation/blk_mem_gen_v8_3.v" into library blk_mem_gen_v8_3_3
INFO: [VRFC 10-311] analyzing module STATE_LOGIC_v8_3
INFO: [VRFC 10-311] analyzing module beh_vlog_muxf7_v8_3
INFO: [VRFC 10-311] analyzing module beh_vlog_ff_clr_v8_3
INFO: [VRFC 10-311] analyzing module beh_vlog_ff_pre_v8_3
INFO: [VRFC 10-311] analyzing module beh_vlog_ff_ce_clr_v8_3
INFO: [VRFC 10-311] analyzing module write_netlist_v8_3
INFO: [VRFC 10-311] analyzing module read_netlist_v8_3
INFO: [VRFC 10-311] analyzing module blk_mem_axi_write_wrapper_beh_v8_3
INFO: [VRFC 10-311] analyzing module blk_mem_axi_read_wrapper_beh_v8_3
INFO: [VRFC 10-311] analyzing module blk_mem_axi_regs_fwd_v8_3
INFO: [VRFC 10-311] analyzing module blk_mem_gen_v8_3_3_output_stage
INFO: [VRFC 10-311] analyzing module blk_mem_gen_v8_3_3_softecc_output_reg_stage
INFO: [VRFC 10-311] analyzing module blk_mem_gen_v8_3_3_mem_module
INFO: [VRFC 10-311] analyzing module blk_mem_gen_v8_3_3
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/github/fp/Simulation2016/I-V/I-V.ip_user_files/bd/DUT_IV/ip/DUT_IV_blk_mem_gen_0_0/sim/DUT_IV_blk_mem_gen_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DUT_IV_blk_mem_gen_0_0
<<<<<<< HEAD
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/github/fp/Simulation2016/I-V/I-V.ip_user_files/bd/DUT_IV/ipshared/pavel-demin/axis_variable_v1_0/src/axis_variable.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module axis_variable
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/github/fp/Simulation2016/I-V/I-V.ip_user_files/bd/DUT_IV/ip/DUT_IV_axis_variable_0_0/sim/DUT_IV_axis_variable_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DUT_IV_axis_variable_0_0
=======
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/github/fp/Simulation2016/I-V/I-V.ip_user_files/bd/DUT_IV/ipshared/pavel-demin/axis_measure_pulse_v1_0/src/axis_measure_pulse.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module axis_measure_pulse
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/github/fp/Simulation2016/I-V/I-V.ip_user_files/bd/DUT_IV/ip/DUT_IV_axis_measure_pulse_0_0/sim/DUT_IV_axis_measure_pulse_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DUT_IV_axis_measure_pulse_0_0
>>>>>>> 05678811a445870379df2794c239b93fde78afde
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/github/fp/Simulation2016/I-V/I-V.ip_user_files/bd/DUT_IV/hdl/DUT_IV.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DUT_IV
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/github/fp/Simulation2016/I-V/I-V.ip_user_files/ipstatic/axis_infrastructure_v1_1/hdl/verilog/axis_infrastructure_v1_1_mux_enc.v" into library axis_infrastructure_v1_1_0
INFO: [VRFC 10-311] analyzing module axis_infrastructure_v1_1_0_mux_enc
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/github/fp/Simulation2016/I-V/I-V.ip_user_files/ipstatic/axis_infrastructure_v1_1/hdl/verilog/axis_infrastructure_v1_1_util_aclken_converter.v" into library axis_infrastructure_v1_1_0
INFO: [VRFC 10-311] analyzing module axis_infrastructure_v1_1_0_util_aclken_converter
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/github/fp/Simulation2016/I-V/I-V.ip_user_files/ipstatic/axis_infrastructure_v1_1/hdl/verilog/axis_infrastructure_v1_1_util_aclken_converter_wrapper.v" into library axis_infrastructure_v1_1_0
INFO: [VRFC 10-311] analyzing module axis_infrastructure_v1_1_0_util_aclken_converter_wrapper
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/github/fp/Simulation2016/I-V/I-V.ip_user_files/ipstatic/axis_infrastructure_v1_1/hdl/verilog/axis_infrastructure_v1_1_util_axis2vector.v" into library axis_infrastructure_v1_1_0
INFO: [VRFC 10-311] analyzing module axis_infrastructure_v1_1_0_util_axis2vector
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/github/fp/Simulation2016/I-V/I-V.ip_user_files/ipstatic/axis_infrastructure_v1_1/hdl/verilog/axis_infrastructure_v1_1_util_vector2axis.v" into library axis_infrastructure_v1_1_0
INFO: [VRFC 10-311] analyzing module axis_infrastructure_v1_1_0_util_vector2axis
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/github/fp/Simulation2016/I-V/I-V.ip_user_files/ipstatic/axis_infrastructure_v1_1/hdl/verilog/axis_infrastructure_v1_1_clock_synchronizer.v" into library axis_infrastructure_v1_1_0
INFO: [VRFC 10-311] analyzing module axis_infrastructure_v1_1_0_clock_synchronizer
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/github/fp/Simulation2016/I-V/I-V.ip_user_files/ipstatic/axis_infrastructure_v1_1/hdl/verilog/axis_infrastructure_v1_1_cdc_handshake.v" into library axis_infrastructure_v1_1_0
INFO: [VRFC 10-311] analyzing module axis_infrastructure_v1_1_0_cdc_handshake
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/github/fp/Simulation2016/I-V/I-V.ip_user_files/ipstatic/fifo_generator_v13_1/simulation/fifo_generator_vlog_beh.v" into library fifo_generator_v13_1_1
INFO: [VRFC 10-311] analyzing module fifo_generator_vlog_beh
INFO: [VRFC 10-2458] undeclared symbol wr_eop_ad, assumed default net type wire [C:/github/fp/Simulation2016/I-V/I-V.ip_user_files/ipstatic/fifo_generator_v13_1/simulation/fifo_generator_vlog_beh.v:1321]
INFO: [VRFC 10-2458] undeclared symbol rd_eop_ad, assumed default net type wire [C:/github/fp/Simulation2016/I-V/I-V.ip_user_files/ipstatic/fifo_generator_v13_1/simulation/fifo_generator_vlog_beh.v:1322]
INFO: [VRFC 10-2458] undeclared symbol wr_rst_busy_axis, assumed default net type wire [C:/github/fp/Simulation2016/I-V/I-V.ip_user_files/ipstatic/fifo_generator_v13_1/simulation/fifo_generator_vlog_beh.v:1561]
INFO: [VRFC 10-2458] undeclared symbol rd_rst_busy_axis, assumed default net type wire [C:/github/fp/Simulation2016/I-V/I-V.ip_user_files/ipstatic/fifo_generator_v13_1/simulation/fifo_generator_vlog_beh.v:1562]
INFO: [VRFC 10-2458] undeclared symbol wr_rst_busy_wach, assumed default net type wire [C:/github/fp/Simulation2016/I-V/I-V.ip_user_files/ipstatic/fifo_generator_v13_1/simulation/fifo_generator_vlog_beh.v:2087]
INFO: [VRFC 10-2458] undeclared symbol rd_rst_busy_wach, assumed default net type wire [C:/github/fp/Simulation2016/I-V/I-V.ip_user_files/ipstatic/fifo_generator_v13_1/simulation/fifo_generator_vlog_beh.v:2088]
INFO: [VRFC 10-2458] undeclared symbol wr_rst_busy_wdch, assumed default net type wire [C:/github/fp/Simulation2016/I-V/I-V.ip_user_files/ipstatic/fifo_generator_v13_1/simulation/fifo_generator_vlog_beh.v:2307]
INFO: [VRFC 10-2458] undeclared symbol rd_rst_busy_wdch, assumed default net type wire [C:/github/fp/Simulation2016/I-V/I-V.ip_user_files/ipstatic/fifo_generator_v13_1/simulation/fifo_generator_vlog_beh.v:2308]
INFO: [VRFC 10-2458] undeclared symbol wr_rst_busy_wrch, assumed default net type wire [C:/github/fp/Simulation2016/I-V/I-V.ip_user_files/ipstatic/fifo_generator_v13_1/simulation/fifo_generator_vlog_beh.v:2474]
INFO: [VRFC 10-2458] undeclared symbol rd_rst_busy_wrch, assumed default net type wire [C:/github/fp/Simulation2016/I-V/I-V.ip_user_files/ipstatic/fifo_generator_v13_1/simulation/fifo_generator_vlog_beh.v:2475]
INFO: [VRFC 10-2458] undeclared symbol wr_rst_busy_rach, assumed default net type wire [C:/github/fp/Simulation2016/I-V/I-V.ip_user_files/ipstatic/fifo_generator_v13_1/simulation/fifo_generator_vlog_beh.v:2854]
INFO: [VRFC 10-2458] undeclared symbol rd_rst_busy_rach, assumed default net type wire [C:/github/fp/Simulation2016/I-V/I-V.ip_user_files/ipstatic/fifo_generator_v13_1/simulation/fifo_generator_vlog_beh.v:2855]
INFO: [VRFC 10-2458] undeclared symbol wr_rst_busy_rdch, assumed default net type wire [C:/github/fp/Simulation2016/I-V/I-V.ip_user_files/ipstatic/fifo_generator_v13_1/simulation/fifo_generator_vlog_beh.v:3087]
INFO: [VRFC 10-2458] undeclared symbol rd_rst_busy_rdch, assumed default net type wire [C:/github/fp/Simulation2016/I-V/I-V.ip_user_files/ipstatic/fifo_generator_v13_1/simulation/fifo_generator_vlog_beh.v:3088]
INFO: [VRFC 10-311] analyzing module fifo_generator_v13_1_1_CONV_VER
INFO: [VRFC 10-311] analyzing module fifo_generator_v13_1_1_sync_stage
INFO: [VRFC 10-311] analyzing module fifo_generator_v13_1_1_bhv_ver_as
INFO: [VRFC 10-311] analyzing module fifo_generator_v13_1_1_beh_ver_ll_afifo
INFO: [VRFC 10-311] analyzing module fifo_generator_v13_1_1_bhv_ver_ss
INFO: [VRFC 10-2458] undeclared symbol srst_wrst_busy, assumed default net type wire [C:/github/fp/Simulation2016/I-V/I-V.ip_user_files/ipstatic/fifo_generator_v13_1/simulation/fifo_generator_vlog_beh.v:7752]
INFO: [VRFC 10-311] analyzing module fifo_generator_v13_1_1_bhv_ver_preload0
INFO: [VRFC 10-311] analyzing module fifo_generator_v13_1_1_axic_reg_slice
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/github/fp/Simulation2016/I-V/I-V.ip_user_files/ipstatic/fifo_generator_v13_1/hdl/fifo_generator_v13_1_rfs.v" into library fifo_generator_v13_1_1
INFO: [VRFC 10-311] analyzing module fifo_generator_v13_1_1
INFO: [VRFC 10-2458] undeclared symbol sleep_i, assumed default net type wire [C:/github/fp/Simulation2016/I-V/I-V.ip_user_files/ipstatic/fifo_generator_v13_1/hdl/fifo_generator_v13_1_rfs.v:519]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/github/fp/Simulation2016/I-V/I-V.ip_user_files/ipstatic/axis_data_fifo_v1_1/hdl/verilog/axis_data_fifo_v1_1_axis_data_fifo.v" into library axis_data_fifo_v1_1_10
INFO: [VRFC 10-311] analyzing module axis_data_fifo_v1_1_10_axis_data_fifo
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/github/fp/Simulation2016/I-V/I-V.ip_user_files/bd/DUT_IV/ip/DUT_IV_axis_data_fifo_0_0/sim/DUT_IV_axis_data_fifo_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DUT_IV_axis_data_fifo_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/github/fp/Simulation2016/I-V/I-V.ip_user_files/ipstatic/axis_register_slice_v1_1/hdl/verilog/axis_register_slice_v1_1_axisc_register_slice.v" into library axis_register_slice_v1_1_9
INFO: [VRFC 10-311] analyzing module axis_register_slice_v1_1_9_axisc_register_slice
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/github/fp/Simulation2016/I-V/I-V.ip_user_files/ipstatic/axis_register_slice_v1_1/hdl/verilog/axis_register_slice_v1_1_axis_register_slice.v" into library axis_register_slice_v1_1_9
INFO: [VRFC 10-311] analyzing module axis_register_slice_v1_1_9_axis_register_slice
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/github/fp/Simulation2016/I-V/I-V.ip_user_files/ipstatic/axis_dwidth_converter_v1_1/hdl/verilog/axis_dwidth_converter_v1_1_axisc_downsizer.v" into library axis_dwidth_converter_v1_1_8
INFO: [VRFC 10-311] analyzing module axis_dwidth_converter_v1_1_8_axisc_downsizer
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/github/fp/Simulation2016/I-V/I-V.ip_user_files/ipstatic/axis_dwidth_converter_v1_1/hdl/verilog/axis_dwidth_converter_v1_1_axisc_upsizer.v" into library axis_dwidth_converter_v1_1_8
INFO: [VRFC 10-311] analyzing module axis_dwidth_converter_v1_1_8_axisc_upsizer
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/github/fp/Simulation2016/I-V/I-V.ip_user_files/ipstatic/axis_dwidth_converter_v1_1/hdl/verilog/axis_dwidth_converter_v1_1_axis_dwidth_converter.v" into library axis_dwidth_converter_v1_1_8
INFO: [VRFC 10-311] analyzing module axis_dwidth_converter_v1_1_8_axis_dwidth_converter
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/github/fp/Simulation2016/I-V/I-V.ip_user_files/bd/DUT_IV/ip/DUT_IV_axis_dwidth_converter_0_0/sim/DUT_IV_axis_dwidth_converter_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DUT_IV_axis_dwidth_converter_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/github/fp/Simulation2016/I-V/I-V.ip_user_files/bd/DUT_IV/ipshared/pavel-demin/axis_measure_pulse_v1_0/src/axis_measure_pulse.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module axis_measure_pulse
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/github/fp/Simulation2016/I-V/I-V.ip_user_files/bd/DUT_IV/ip/DUT_IV_axis_measure_pulse_0_1/sim/DUT_IV_axis_measure_pulse_0_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DUT_IV_axis_measure_pulse_0_1
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/github/fp/Simulation2016/I-V/I-V.srcs/sources_1/bd/DUT_IV/hdl/DUT_IV_wrapper.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DUT_IV_wrapper
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/github/fp/Simulation2016/I-V/I-V.srcs/sources_1/new/testbench.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module testbench_iv
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/github/fp/Simulation2016/I-V/I-V.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Xilinx/Vivado/2016.2/data/ip/xpm/xpm_VCOMP.vhd" into library xpm
<<<<<<< HEAD
INFO: [VRFC 10-163] Analyzing VHDL file "C:/github/fp/Simulation2016/I-V/I-V.ip_user_files/ipstatic/xbip_utils_v3_0/hdl/xbip_utils_v3_0_vh_rfs.vhd" into library xbip_utils_v3_0_6
INFO: [VRFC 10-163] Analyzing VHDL file "C:/github/fp/Simulation2016/I-V/I-V.ip_user_files/ipstatic/axi_utils_v2_0/hdl/axi_utils_v2_0_vh_rfs.vhd" into library axi_utils_v2_0_2
INFO: [VRFC 10-307] analyzing entity glb_srl_fifo
INFO: [VRFC 10-307] analyzing entity glb_ifx_slave
INFO: [VRFC 10-307] analyzing entity glb_ifx_master
INFO: [VRFC 10-307] analyzing entity axi_slave_2to1
INFO: [VRFC 10-307] analyzing entity axi_slave_3to1
INFO: [VRFC 10-307] analyzing entity axi_slave_4to1
INFO: [VRFC 10-163] Analyzing VHDL file "C:/github/fp/Simulation2016/I-V/I-V.ip_user_files/ipstatic/cic_compiler_v4_0/hdl/cic_compiler_v4_0_vh_rfs.vhd" into library cic_compiler_v4_0_10
INFO: [VRFC 10-307] analyzing entity counter
INFO: [VRFC 10-307] analyzing entity compare_dualval
INFO: [VRFC 10-307] analyzing entity dpr_ram
INFO: [VRFC 10-307] analyzing entity delay
INFO: [VRFC 10-307] analyzing entity twopage_address
INFO: [VRFC 10-307] analyzing entity compare
INFO: [VRFC 10-307] analyzing entity chan_cnt
INFO: [VRFC 10-307] analyzing entity shifter
INFO: [VRFC 10-307] analyzing entity scaler
INFO: [VRFC 10-307] analyzing entity dec_shifter
INFO: [VRFC 10-307] analyzing entity dec_scaler
INFO: [VRFC 10-307] analyzing entity delay_bit
INFO: [VRFC 10-307] analyzing entity add_sub
INFO: [VRFC 10-307] analyzing entity emb_calc
INFO: [VRFC 10-307] analyzing entity int_comb_stage_unfolded
INFO: [VRFC 10-307] analyzing entity int_comb_stage_folded
INFO: [VRFC 10-307] analyzing entity int_comb_section
INFO: [VRFC 10-307] analyzing entity decimate
INFO: [VRFC 10-307] analyzing entity interpolate
INFO: [VRFC 10-307] analyzing entity cic_compiler_v4_0_10_viv
INFO: [VRFC 10-163] Analyzing VHDL file "C:/github/fp/Simulation2016/I-V/I-V.ip_user_files/ipstatic/cic_compiler_v4_0/hdl/cic_compiler_v4_0.vhd" into library cic_compiler_v4_0_10
INFO: [VRFC 10-307] analyzing entity cic_compiler_v4_0_10
INFO: [VRFC 10-163] Analyzing VHDL file "C:/github/fp/Simulation2016/I-V/I-V.ip_user_files/bd/DUT_IV/ip/DUT_IV_cic_compiler_0_0/sim/DUT_IV_cic_compiler_0_0.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity DUT_IV_cic_compiler_0_0
INFO: [VRFC 10-163] Analyzing VHDL file "C:/github/fp/Simulation2016/I-V/I-V.ip_user_files/ipstatic/fifo_generator_v13_1/hdl/fifo_generator_v13_1_rfs.vhd" into library fifo_generator_v13_1_1
INFO: [VRFC 10-307] analyzing entity input_blk
INFO: [VRFC 10-307] analyzing entity output_blk
INFO: [VRFC 10-307] analyzing entity shft_wrapper
INFO: [VRFC 10-307] analyzing entity shft_ram
INFO: [VRFC 10-307] analyzing entity wr_pf_as
INFO: [VRFC 10-307] analyzing entity wr_pf_ss
INFO: [VRFC 10-307] analyzing entity rd_pe_as
INFO: [VRFC 10-307] analyzing entity rd_pe_ss
INFO: [VRFC 10-307] analyzing entity synchronizer_ff
INFO: [VRFC 10-307] analyzing entity delay
INFO: [VRFC 10-307] analyzing entity bin_cntr
INFO: [VRFC 10-307] analyzing entity clk_x_pntrs_builtin
INFO: [VRFC 10-307] analyzing entity logic_builtin
INFO: [VRFC 10-307] analyzing entity builtin_prim
INFO: [VRFC 10-307] analyzing entity builtin_extdepth
INFO: [VRFC 10-307] analyzing entity builtin_top
INFO: [VRFC 10-307] analyzing entity reset_builtin
INFO: [VRFC 10-307] analyzing entity builtin_prim_v6
INFO: [VRFC 10-307] analyzing entity builtin_extdepth_v6
INFO: [VRFC 10-307] analyzing entity builtin_extdepth_low_latency
INFO: [VRFC 10-307] analyzing entity builtin_top_v6
INFO: [VRFC 10-307] analyzing entity fifo_generator_v13_1_1_builtin
INFO: [VRFC 10-307] analyzing entity bram_sync_reg
INFO: [VRFC 10-307] analyzing entity bram_fifo_rstlogic
INFO: [VRFC 10-307] analyzing entity reset_blk_ramfifo
INFO: [VRFC 10-307] analyzing entity axi_reg_slice
INFO: [VRFC 10-307] analyzing entity fifo_generator_top
INFO: [VRFC 10-307] analyzing entity fifo_generator_v13_1_1_synth
=======
>>>>>>> 05678811a445870379df2794c239b93fde78afde
