# compile vhdl design source files
vhdl xil_defaultlib  \
"../../../../somador_ripple_carry_4.srcs/sources_1/new/soma1.vhd" \
"../../../../somador_ripple_carry_4.srcs/sources_1/new/soma4.vhd" \
"../../../../somador_ripple_carry_4.srcs/sim_1/new/tb_soma4.vhd" \

# Do not sort compile order
nosort
