# Reading C:/intelFPGA/18.1/modelsim_ase/tcl/vsim/pref.tcl
# do Adder_run_msim_rtl_verilog.do
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 10.5b Lib Mapping Utility 2016.10 Oct  5 2016
# vmap work rtl_work 
# Copying C:/intelFPGA/18.1/modelsim_ase/win32aloem/../modelsim.ini to modelsim.ini
# Modifying modelsim.ini
# 
# vlog -vlog01compat -work work +incdir+D:/ELEC374/Tutorial {D:/ELEC374/Tutorial/RCAdd.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:55:40 on Jan 29,2024
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+D:/ELEC374/Tutorial" D:/ELEC374/Tutorial/RCAdd.v 
# -- Compiling module RCAdd
# 
# Top level modules:
# 	RCAdd
# End time: 11:55:40 on Jan 29,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+D:/ELEC374/Tutorial {D:/ELEC374/Tutorial/ETRegister.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:55:40 on Jan 29,2024
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+D:/ELEC374/Tutorial" D:/ELEC374/Tutorial/ETRegister.v 
# -- Compiling module ETRegister
# 
# Top level modules:
# 	ETRegister
# End time: 11:55:40 on Jan 29,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+D:/ELEC374/Tutorial {D:/ELEC374/Tutorial/BDBus.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:55:40 on Jan 29,2024
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+D:/ELEC374/Tutorial" D:/ELEC374/Tutorial/BDBus.v 
# -- Compiling module BDBus
# 
# Top level modules:
# 	BDBus
# End time: 11:55:40 on Jan 29,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+D:/ELEC374/Tutorial {D:/ELEC374/Tutorial/Datapath.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:55:40 on Jan 29,2024
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+D:/ELEC374/Tutorial" D:/ELEC374/Tutorial/Datapath.v 
# -- Compiling module Datapath
# 
# Top level modules:
# 	Datapath
# End time: 11:55:41 on Jan 29,2024, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# 
# vlog -vlog01compat -work work +incdir+D:/ELEC374/Tutorial {D:/ELEC374/Tutorial/tutorial_tb.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:55:41 on Jan 29,2024
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+D:/ELEC374/Tutorial" D:/ELEC374/Tutorial/tutorial_tb.v 
# -- Compiling module tutorial_tb
# 
# Top level modules:
# 	tutorial_tb
# End time: 11:55:41 on Jan 29,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cyclonev_ver -L cyclonev_hssi_ver -L cyclonev_pcie_hip_ver -L rtl_work -L work -voptargs="+acc"  tutorial_tb
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cyclonev_ver -L cyclonev_hssi_ver -L cyclonev_pcie_hip_ver -L rtl_work -L work -voptargs=""+acc"" tutorial_tb 
# Start time: 11:55:41 on Jan 29,2024
# Loading work.tutorial_tb
# Loading work.Datapath
# Loading work.ETRegister
# Loading work.RCAdd
# Loading work.BDBus
# 
# add wave *
# view structure
# .main_pane.structure.interior.cs.body.struct
# view signals
# .main_pane.objects.interior.cs.body.tree
# run 80 ns
# End time: 11:56:08 on Jan 29,2024, Elapsed time: 0:00:27
# Errors: 0, Warnings: 0
