Copyright 1986-2015 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2015.2 (lin64) Build 1266856 Fri Jun 26 16:35:25 MDT 2015
| Date         : Sat Jul  2 12:38:29 2022
| Host         : jiu-730QCJ-730QCR running 64-bit Ubuntu 20.04.4 LTS
| Command      : report_timing_summary -file out/post_place_timing_summary.rpt
| Design       : red_pitaya_top
| Device       : 7z010-clg400
| Speed File   : -1  PRODUCTION 1.11 2014-09-11
------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There is 1 register/latch pin with no clock driven by root clock pin: i_hk/dna_clk_reg/C (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 2 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 16 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 46 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There is 1 generated clock that is not connected to a clock source. (HIGH)


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
    -14.316   -12300.420                   3396                21102       -2.537      -72.953                     68                21102        1.000        0.000                       0                  7809  


Timing constraints are not met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock             Waveform(ns)         Period(ns)      Frequency(MHz)
-----             ------------         ----------      --------------
adc_clk           {0.000 4.000}        8.000           125.000         
  clk_fb          {0.000 4.000}        8.000           125.000         
  pll_adc_clk     {0.000 4.000}        8.000           125.000         
  pll_dac_clk_1x  {0.000 4.000}        8.000           125.000         
  pll_dac_clk_2p  {-0.500 1.500}       4.000           250.000         
  pll_dac_clk_2x  {0.000 2.000}        4.000           250.000         
  pll_pwm_clk     {0.000 2.000}        4.000           250.000         
  pll_ser_clk     {0.000 2.000}        4.000           250.000         
clk_fpga_0        {0.000 4.000}        8.000           125.000         
clk_fpga_1        {0.000 2.000}        4.000           250.000         
clk_fpga_2        {0.000 10.000}       20.000          50.000          
clk_fpga_3        {0.000 2.500}        5.000           200.000         
rx_clk            {0.000 2.000}        4.000           250.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                 WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                 -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
adc_clk                                                                                                                                                             2.000        0.000                       0                     1  
  clk_fb                                                                                                                                                            6.751        0.000                       0                     2  
  pll_adc_clk         -14.316   -11962.549                   3208                18838       -0.030       -0.044                      2                18838        2.750        0.000                       0                  6744  
  pll_dac_clk_1x        0.589        0.000                      0                   45       -0.136       -0.423                      6                   45        3.500        0.000                       0                    47  
  pll_dac_clk_2p                                                                                                                                                    1.845        0.000                       0                     3  
  pll_dac_clk_2x                                                                                                                                                    1.845        0.000                       0                     3  
  pll_pwm_clk          -0.887       -1.643                      4                  272        0.003        0.000                      0                  272        1.500        0.000                       0                   143  
clk_fpga_3             -1.777      -59.762                    156                 1834        0.082        0.000                      0                 1834        1.000        0.000                       0                   866  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock      To Clock            WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------      --------            -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
adc_clk         pll_adc_clk           6.426        0.000                      0                   28       -2.537      -69.334                     28                   28  
pll_adc_clk     pll_dac_clk_1x      -10.487     -276.467                     28                   28        0.095        0.000                      0                   28  
pll_adc_clk     pll_pwm_clk           1.612        0.000                      0                   48       -0.289       -3.152                     32                   48  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group         From Clock         To Clock               WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------         ----------         --------               -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**  pll_adc_clk        pll_adc_clk              3.546        0.000                      0                   41        1.218        0.000                      0                   41  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  adc_clk
  To Clock:  adc_clk

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        2.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         adc_clk
Waveform(ns):       { 0.000 4.000 }
Period(ns):         8.000
Sources:            { adc_clk_p_i }

Check Type        Corner  Lib Pin           Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     PLLE2_ADV/CLKIN1  n/a            1.249         8.000       6.751      PLLE2_ADV_X0Y0  pll/pll/CLKIN1
Max Period        n/a     PLLE2_ADV/CLKIN1  n/a            52.633        8.000       44.633     PLLE2_ADV_X0Y0  pll/pll/CLKIN1
Low Pulse Width   Slow    PLLE2_ADV/CLKIN1  n/a            2.000         4.000       2.000      PLLE2_ADV_X0Y0  pll/pll/CLKIN1
High Pulse Width  Fast    PLLE2_ADV/CLKIN1  n/a            2.000         4.000       2.000      PLLE2_ADV_X0Y0  pll/pll/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_fb
  To Clock:  clk_fb

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        6.751ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_fb
Waveform(ns):       { 0.000 4.000 }
Period(ns):         8.000
Sources:            { pll/pll/CLKFBOUT }

Check Type  Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period  n/a     PLLE2_ADV/CLKFBIN  n/a            1.249         8.000       6.751      PLLE2_ADV_X0Y0  pll/pll/CLKFBIN
Max Period  n/a     PLLE2_ADV/CLKFBIN  n/a            52.633        8.000       44.633     PLLE2_ADV_X0Y0  pll/pll/CLKFBIN



---------------------------------------------------------------------------------------------------
From Clock:  pll_adc_clk
  To Clock:  pll_adc_clk

Setup :         3208  Failing Endpoints,  Worst Slack      -14.316ns,  Total Violation   -11962.548ns
Hold  :            2  Failing Endpoints,  Worst Slack       -0.030ns,  Total Violation       -0.044ns
PW    :            0  Failing Endpoints,  Worst Slack        2.750ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -14.316ns  (required time - arrival time)
  Source:                 adc_dat_b_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by pll_adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            i_lock/i_lock_pid_block_A/kp_mult/A[16]
                            (rising edge-triggered cell DSP48E1 clocked by pll_adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             pll_adc_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (pll_adc_clk rise@8.000ns - pll_adc_clk rise@0.000ns)
  Data Path Delay:        21.259ns  (logic 8.926ns (41.987%)  route 12.333ns (58.013%))
  Logic Levels:           36  (CARRY4=17 LUT1=1 LUT2=3 LUT3=4 LUT4=2 LUT5=1 LUT6=8)
  Clock Path Skew:        -0.448ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.610ns = ( 13.610 - 8.000 ) 
    Source Clock Delay      (SCD):    6.384ns
    Clock Pessimism Removal (CPR):    0.326ns
  Clock Uncertainty:      0.069ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.118ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_adc_clk rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.983     0.983 r  i_clk/O
                         net (fo=1, estimated)        1.306     2.289    pll/clk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.089     2.378 r  pll/pll/CLKOUT0
                         net (fo=1, estimated)        1.754     4.132    pll_adc_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     4.233 r  bufg_adc_clk/O
                         net (fo=6762, estimated)     2.151     6.384    adc_clk
    ILOGIC_X0Y1          FDRE                                         r  adc_dat_b_reg[1]/C
  -------------------------------------------------------------------    -------------------
    ILOGIC_X0Y1          FDRE (Prop_fdre_C_Q)         0.517     6.901 r  adc_dat_b_reg[1]/Q
                         net (fo=15, estimated)       1.726     8.627    i_lock/in2[1]
    SLICE_X43Y27         LUT2 (Prop_lut2_I1_O)        0.180     8.807 r  i_lock/i_sat15_in1in2_i_18/O
                         net (fo=1, routed)           0.000     8.807    i_lock/i_sat15_in1in2_i_18_n_0
    SLICE_X43Y27         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     9.357 r  i_lock/i_sat15_in1in2_i_4/CO[3]
                         net (fo=1, estimated)        0.000     9.357    i_lock/i_sat15_in1in2_i_4_n_0
    SLICE_X43Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.471 r  i_lock/i_sat15_in1in2_i_3/CO[3]
                         net (fo=1, estimated)        0.000     9.471    i_lock/i_sat15_in1in2_i_3_n_0
    SLICE_X43Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.585 r  i_lock/i_sat15_in1in2_i_2/CO[3]
                         net (fo=1, estimated)        0.000     9.585    i_lock/i_sat15_in1in2_i_2_n_0
    SLICE_X43Y30         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     9.919 f  i_lock/i_sat15_in1in2_i_1/O[1]
                         net (fo=15, estimated)       0.504    10.423    i_lock/i_sat15_in1in2/in[13]
    SLICE_X42Y29         LUT3 (Prop_lut3_I1_O)        0.303    10.726 f  i_lock/i_sat15_in1in2/out[1]_INST_0/O
                         net (fo=6, estimated)        0.668    11.394    i_lock/muxer_signal_i/in2[1]
    SLICE_X43Y20         LUT6 (Prop_lut6_I5_O)        0.124    11.518 r  i_lock/muxer_signal_i/xlnx_opt_LUT_out[1]_INST_0_2/O
                         net (fo=1, estimated)        0.156    11.674    i_lock/muxer_signal_i/xlnx_opt_out[1]_1
    SLICE_X43Y20         LUT6 (Prop_lut6_I5_O)        0.124    11.798 f  i_lock/muxer_signal_i/xlnx_opt_LUT_out[1]_INST_0_3/O
                         net (fo=1, estimated)        0.345    12.143    i_lock/muxer_signal_i/xlnx_opt_out[1]
    SLICE_X43Y21         LUT5 (Prop_lut5_I4_O)        0.124    12.267 f  i_lock/muxer_signal_i/xlnx_opt_LUT_out[1]_INST_0_4/O
                         net (fo=19, estimated)       0.546    12.813    i_lock/i_sq_mult_sq_phas/in[1]
    SLICE_X41Y25         LUT1 (Prop_lut1_I0_O)        0.124    12.937 r  i_lock/i_sq_mult_sq_phas/out[3]_INST_0_i_4/O
                         net (fo=1, routed)           0.000    12.937    i_lock/i_sq_mult_sq_phas/out[3]_INST_0_i_4_n_0
    SLICE_X41Y25         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    13.487 r  i_lock/i_sq_mult_sq_phas/out[3]_INST_0_i_1/CO[3]
                         net (fo=1, estimated)        0.000    13.487    i_lock/i_sq_mult_sq_phas/out[3]_INST_0_i_1_n_0
    SLICE_X41Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.601 r  i_lock/i_sq_mult_sq_phas/out[7]_INST_0_i_1/CO[3]
                         net (fo=1, estimated)        0.000    13.601    i_lock/i_sq_mult_sq_phas/out[7]_INST_0_i_1_n_0
    SLICE_X41Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.715 r  i_lock/i_sq_mult_sq_phas/out[11]_INST_0_i_1/CO[3]
                         net (fo=1, estimated)        0.000    13.715    i_lock/i_sq_mult_sq_phas/out[11]_INST_0_i_1_n_0
    SLICE_X41Y28         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    14.049 r  i_lock/i_sq_mult_sq_phas/out[13]_INST_0_i_1/O[1]
                         net (fo=1, estimated)        0.308    14.357    i_lock/i_sq_mult_sq_phas/minus_in[13]
    SLICE_X40Y29         LUT3 (Prop_lut3_I2_O)        0.303    14.660 r  i_lock/i_sq_mult_sq_phas/out[13]_INST_0/O
                         net (fo=11, estimated)       0.468    15.128    i_lock/i_LP_filter_sq_phas_A/in[26]
    SLICE_X40Y30         LUT3 (Prop_lut3_I0_O)        0.120    15.248 r  i_lock/i_LP_filter_sq_phas_A/out[26]_INST_0_replica/O
                         net (fo=1, estimated)        0.304    15.552    i_lock/i_LP_filter_sq_phas_B/out[26]_repN_alias
    SLICE_X39Y30         LUT3 (Prop_lut3_I0_O)        0.327    15.879 r  i_lock/i_LP_filter_sq_phas_B/out[26]_INST_0/O
                         net (fo=4, estimated)        0.526    16.405    i_lock/sq_phas_lpf2[26]
    SLICE_X38Y30         LUT6 (Prop_lut6_I5_O)        0.124    16.529 r  i_lock/i_satprotect_sqFo_37_i_38/O
                         net (fo=4, estimated)        0.654    17.183    i_lock/i_satprotect_sqFo_37_i_38_n_0
    SLICE_X37Y30         LUT6 (Prop_lut6_I0_O)        0.124    17.307 r  i_lock/i_satprotect_sqFo_37_i_8/O
                         net (fo=2, estimated)        0.961    18.268    i_lock/i_satprotect_sqFo_37/in[29]
    SLICE_X37Y28         LUT6 (Prop_lut6_I0_O)        0.124    18.392 r  i_lock/i_satprotect_sqFo_37/out[26]_INST_0_i_1/O
                         net (fo=17, estimated)       0.854    19.246    i_lock/i_satprotect_sqFo_37/out[26]_INST_0_i_1_n_0
    SLICE_X37Y27         LUT6 (Prop_lut6_I1_O)        0.124    19.370 r  i_lock/i_satprotect_sqFo_37/out[11]_INST_0/O
                         net (fo=2, estimated)        0.683    20.053    i_lock/i_satprotect_sqFo_37_n_16
    SLICE_X35Y27         LUT2 (Prop_lut2_I0_O)        0.124    20.177 r  i_lock/i_satprotect_sqFo_i_20/O
                         net (fo=1, routed)           0.000    20.177    i_lock/i_satprotect_sqFo_i_20_n_0
    SLICE_X35Y27         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    20.709 r  i_lock/i_satprotect_sqFo_i_4/CO[3]
                         net (fo=1, estimated)        0.000    20.709    i_lock/i_satprotect_sqFo_i_4_n_0
    SLICE_X35Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.823 r  i_lock/i_satprotect_sqFo_i_3/CO[3]
                         net (fo=1, estimated)        0.000    20.823    i_lock/i_satprotect_sqFo_i_3_n_0
    SLICE_X35Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.937 r  i_lock/i_satprotect_sqFo_i_2/CO[3]
                         net (fo=1, estimated)        0.000    20.937    i_lock/i_satprotect_sqFo_i_2_n_0
    SLICE_X35Y30         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    21.250 r  i_lock/i_satprotect_sqFo_i_1/O[3]
                         net (fo=20, estimated)       0.784    22.034    i_lock/i_satprotect_sqFo/in[15]
    SLICE_X35Y26         LUT4 (Prop_lut4_I1_O)        0.306    22.340 f  i_lock/i_satprotect_sqFo/out[0]_INST_0/O
                         net (fo=5, estimated)        0.512    22.852    i_lock/i_muxer5_pidA/in8[0]
    SLICE_X28Y26         LUT6 (Prop_lut6_I5_O)        0.124    22.976 f  i_lock/i_muxer5_pidA/xlnx_opt_LUT_out[0]_INST_0_3/O
                         net (fo=1, estimated)        0.163    23.139    i_lock/i_muxer5_pidA/xlnx_opt_out[0]_3
    SLICE_X28Y26         LUT4 (Prop_lut4_I1_O)        0.124    23.263 r  i_lock/i_muxer5_pidA/xlnx_opt_LUT_out[0]_INST_0_6/O
                         net (fo=1, estimated)        0.312    23.575    i_lock/i_muxer5_pidA/xlnx_opt_out[0]
    SLICE_X30Y27         LUT6 (Prop_lut6_I5_O)        0.124    23.699 r  i_lock/i_muxer5_pidA/xlnx_opt_LUT_out[0]_INST_0_7/O
                         net (fo=6, estimated)        0.649    24.348    i_lock/i_lock_pid_block_A/kp_mult_i_35_n_0
    SLICE_X30Y32         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.550    24.898 r  i_lock/i_lock_pid_block_A/kp_mult_i_24/CO[3]
                         net (fo=1, estimated)        0.000    24.898    i_lock/i_lock_pid_block_A/kp_mult_i_24_n_0
    SLICE_X30Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    25.015 r  i_lock/i_lock_pid_block_A/kp_mult_i_23/CO[3]
                         net (fo=1, estimated)        0.000    25.015    i_lock/i_lock_pid_block_A/kp_mult_i_23_n_0
    SLICE_X30Y34         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    25.338 r  i_lock/i_lock_pid_block_A/kp_mult_i_22/O[1]
                         net (fo=1, estimated)        0.440    25.778    i_lock/i_lock_pid_block_A/kp_mult_i_22_n_6
    SLICE_X31Y35         LUT2 (Prop_lut2_I1_O)        0.306    26.084 r  i_lock/i_lock_pid_block_A/kp_mult_i_11/O
                         net (fo=1, routed)           0.000    26.084    i_lock/i_lock_pid_block_A/kp_mult_i_11_n_0
    SLICE_X31Y35         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    26.634 r  i_lock/i_lock_pid_block_A/kp_mult_i_2/CO[3]
                         net (fo=1, estimated)        0.000    26.634    i_lock/i_lock_pid_block_A/kp_mult_i_2_n_0
    SLICE_X31Y36         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    26.873 r  i_lock/i_lock_pid_block_A/kp_mult_i_1/O[2]
                         net (fo=32, estimated)       0.770    27.643    i_lock/i_lock_pid_block_A/error00_out[14]
    DSP48_X1Y14          DSP48E1                                      r  i_lock/i_lock_pid_block_A/kp_mult/A[16]
  -------------------------------------------------------------------    -------------------

                         (clock pll_adc_clk rise edge)
                                                      8.000     8.000 r  
    U18                                               0.000     8.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     8.000    adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.940     8.940 r  i_clk/O
                         net (fo=1, estimated)        1.241    10.181    pll/clk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.084    10.265 r  pll/pll/CLKOUT0
                         net (fo=1, estimated)        1.666    11.931    pll_adc_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    12.022 r  bufg_adc_clk/O
                         net (fo=6762, estimated)     1.588    13.610    i_lock/i_lock_pid_block_A/clk_i
    DSP48_X1Y14          DSP48E1                                      r  i_lock/i_lock_pid_block_A/kp_mult/CLK
                         clock pessimism              0.326    13.936    
                         clock uncertainty           -0.069    13.867    
    DSP48_X1Y14          DSP48E1 (Setup_dsp48e1_CLK_A[16])
                                                     -0.540    13.327    i_lock/i_lock_pid_block_A/kp_mult
  -------------------------------------------------------------------
                         required time                         13.327    
                         arrival time                         -27.643    
  -------------------------------------------------------------------
                         slack                                -14.316    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -0.030ns  (arrival time - required time)
  Source:                 i_scope/adc_wp_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by pll_adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            i_scope/adc_a_buf_reg_5/ADDRARDADDR[2]
                            (rising edge-triggered cell RAMB36E1 clocked by pll_adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             pll_adc_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (pll_adc_clk rise@0.000ns - pll_adc_clk rise@0.000ns)
  Data Path Delay:        0.461ns  (logic 0.141ns (30.618%)  route 0.320ns (69.382%))
  Logic Levels:           0  
  Clock Path Skew:        0.307ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.747ns
    Source Clock Delay      (SCD):    2.329ns
    Clock Pessimism Removal (CPR):    0.110ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_adc_clk rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.401     0.401 r  i_clk/O
                         net (fo=1, estimated)        0.551     0.952    pll/clk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.051     1.003 r  pll/pll/CLKOUT0
                         net (fo=1, estimated)        0.739     1.742    pll_adc_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.768 r  bufg_adc_clk/O
                         net (fo=6762, estimated)     0.561     2.329    i_scope/adc_clk_i
    SLICE_X21Y4          FDRE                                         r  i_scope/adc_wp_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y4          FDRE (Prop_fdre_C_Q)         0.141     2.470 r  i_scope/adc_wp_reg[1]/Q
                         net (fo=16, estimated)       0.320     2.790    i_scope/adc_wp_reg[1]
    RAMB36_X1Y1          RAMB36E1                                     r  i_scope/adc_a_buf_reg_5/ADDRARDADDR[2]
  -------------------------------------------------------------------    -------------------

                         (clock pll_adc_clk rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.433     0.433 r  i_clk/O
                         net (fo=1, estimated)        0.579     1.012    pll/clk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.054     1.066 r  pll/pll/CLKOUT0
                         net (fo=1, estimated)        0.778     1.845    pll_adc_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.874 r  bufg_adc_clk/O
                         net (fo=6762, estimated)     0.873     2.747    i_scope/adc_clk_i
    RAMB36_X1Y1          RAMB36E1                                     r  i_scope/adc_a_buf_reg_5/CLKARDCLK
                         clock pessimism             -0.110     2.637    
    RAMB36_X1Y1          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[2])
                                                      0.183     2.820    i_scope/adc_a_buf_reg_5
  -------------------------------------------------------------------
                         required time                         -2.820    
                         arrival time                           2.790    
  -------------------------------------------------------------------
                         slack                                 -0.030    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         pll_adc_clk
Waveform(ns):       { 0.000 4.000 }
Period(ns):         8.000
Sources:            { pll/pll/CLKOUT0 }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     DSP48E1/CLK        n/a            3.884         8.000       4.116      DSP48_X1Y5      i_scope/i_dfilt1_cha/bb_mult/CLK
Max Period        n/a     PLLE2_ADV/CLKOUT0  n/a            160.000       8.000       152.000    PLLE2_ADV_X0Y0  pll/pll/CLKOUT0
Low Pulse Width   Slow    RAMD32/CLK         n/a            1.250         4.000       2.750      SLICE_X4Y6      i_ps/axi_master[0]/axi_awfifo_reg_0_15_18_23/RAMA/CLK
High Pulse Width  Slow    RAMD32/CLK         n/a            1.250         4.000       2.750      SLICE_X0Y5      i_ps/axi_master[0]/axi_awfifo_reg_0_15_12_17/RAMA/CLK



---------------------------------------------------------------------------------------------------
From Clock:  pll_dac_clk_1x
  To Clock:  pll_dac_clk_1x

Setup :            0  Failing Endpoints,  Worst Slack        0.589ns,  Total Violation        0.000ns
Hold  :            6  Failing Endpoints,  Worst Slack       -0.136ns,  Total Violation       -0.423ns
PW    :            0  Failing Endpoints,  Worst Slack        3.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.589ns  (required time - arrival time)
  Source:                 dac_dat_a_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by pll_dac_clk_1x  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            oddr_dac_dat[2]/D2
                            (falling edge-triggered cell ODDR clocked by pll_dac_clk_1x  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             pll_dac_clk_1x
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (pll_dac_clk_1x fall@4.000ns - pll_dac_clk_1x rise@0.000ns)
  Data Path Delay:        2.766ns  (logic 0.456ns (16.486%)  route 2.310ns (83.514%))
  Logic Levels:           0  
  Clock Path Skew:        0.258ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.963ns = ( 9.963 - 4.000 ) 
    Source Clock Delay      (SCD):    5.916ns
    Clock Pessimism Removal (CPR):    0.211ns
  Clock Uncertainty:      0.069ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.118ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_dac_clk_1x rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.983     0.983 r  i_clk/O
                         net (fo=1, estimated)        1.306     2.289    pll/clk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.089     2.378 r  pll/pll/CLKOUT1
                         net (fo=1, estimated)        1.754     4.132    pll_dac_clk_1x
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.101     4.233 r  bufg_dac_clk_1x/O
                         net (fo=45, estimated)       1.683     5.916    dac_clk_1x
    SLICE_X13Y41         FDRE                                         r  dac_dat_a_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y41         FDRE (Prop_fdre_C_Q)         0.456     6.372 r  dac_dat_a_reg[2]/Q
                         net (fo=1, estimated)        2.310     8.682    dac_dat_a[2]
    OLOGIC_X0Y82         ODDR                                         r  oddr_dac_dat[2]/D2
  -------------------------------------------------------------------    -------------------

                         (clock pll_dac_clk_1x fall edge)
                                                      4.000     4.000 f  
    U18                                               0.000     4.000 f  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     4.000    adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.940     4.940 f  i_clk/O
                         net (fo=1, estimated)        1.241     6.181    pll/clk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.084     6.265 f  pll/pll/CLKOUT1
                         net (fo=1, estimated)        1.666     7.931    pll_dac_clk_1x
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091     8.022 f  bufg_dac_clk_1x/O
                         net (fo=45, estimated)       1.941     9.963    dac_clk_1x
    OLOGIC_X0Y82         ODDR                                         f  oddr_dac_dat[2]/C
                         clock pessimism              0.211    10.174    
                         clock uncertainty           -0.069    10.105    
    OLOGIC_X0Y82         ODDR (Setup_oddr_C_D2)      -0.834     9.271    oddr_dac_dat[2]
  -------------------------------------------------------------------
                         required time                          9.271    
                         arrival time                          -8.682    
  -------------------------------------------------------------------
                         slack                                  0.589    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -0.136ns  (arrival time - required time)
  Source:                 dac_rst_reg/C
                            (rising edge-triggered cell FDRE clocked by pll_dac_clk_1x  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            oddr_dac_sel/R
                            (rising edge-triggered cell ODDR clocked by pll_dac_clk_1x  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             pll_dac_clk_1x
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (pll_dac_clk_1x rise@0.000ns - pll_dac_clk_1x rise@0.000ns)
  Data Path Delay:        0.518ns  (logic 0.141ns (27.206%)  route 0.377ns (72.794%))
  Logic Levels:           0  
  Clock Path Skew:        0.178ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.874ns
    Source Clock Delay      (SCD):    2.355ns
    Clock Pessimism Removal (CPR):    0.340ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_dac_clk_1x rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.401     0.401 r  i_clk/O
                         net (fo=1, estimated)        0.551     0.952    pll/clk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.051     1.003 r  pll/pll/CLKOUT1
                         net (fo=1, estimated)        0.739     1.742    pll_dac_clk_1x
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     1.768 r  bufg_dac_clk_1x/O
                         net (fo=45, estimated)       0.587     2.355    dac_clk_1x
    SLICE_X43Y54         FDRE                                         r  dac_rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y54         FDRE (Prop_fdre_C_Q)         0.141     2.496 r  dac_rst_reg/Q
                         net (fo=17, estimated)       0.377     2.874    dac_rst
    OLOGIC_X0Y57         ODDR                                         r  oddr_dac_sel/R
  -------------------------------------------------------------------    -------------------

                         (clock pll_dac_clk_1x rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.433     0.433 r  i_clk/O
                         net (fo=1, estimated)        0.579     1.012    pll/clk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.054     1.066 r  pll/pll/CLKOUT1
                         net (fo=1, estimated)        0.778     1.845    pll_dac_clk_1x
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     1.874 r  bufg_dac_clk_1x/O
                         net (fo=45, estimated)       1.000     2.874    dac_clk_1x
    OLOGIC_X0Y57         ODDR                                         r  oddr_dac_sel/C
                         clock pessimism             -0.340     2.533    
    OLOGIC_X0Y57         ODDR (Hold_oddr_C_R)         0.476     3.009    oddr_dac_sel
  -------------------------------------------------------------------
                         required time                         -3.009    
                         arrival time                           2.874    
  -------------------------------------------------------------------
                         slack                                 -0.136    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         pll_dac_clk_1x
Waveform(ns):       { 0.000 4.000 }
Period(ns):         8.000
Sources:            { pll/pll/CLKOUT1 }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I             n/a            2.155         8.000       5.845      BUFGCTRL_X0Y3   bufg_dac_clk_1x/I
Max Period        n/a     PLLE2_ADV/CLKOUT1  n/a            160.000       8.000       152.000    PLLE2_ADV_X0Y0  pll/pll/CLKOUT1
Low Pulse Width   Fast    FDRE/C             n/a            0.500         4.000       3.500      SLICE_X43Y78    dac_dat_a_reg[5]/C
High Pulse Width  Slow    FDRE/C             n/a            0.500         4.000       3.500      SLICE_X42Y63    dac_dat_a_reg[11]/C



---------------------------------------------------------------------------------------------------
From Clock:  pll_dac_clk_2p
  To Clock:  pll_dac_clk_2p

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        1.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         pll_dac_clk_2p
Waveform(ns):       { -0.500 1.500 }
Period(ns):         4.000
Sources:            { pll/pll/CLKOUT3 }

Check Type  Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period  n/a     BUFG/I             n/a            2.155         4.000       1.845      BUFGCTRL_X0Y4   bufg_dac_clk_2p/I
Max Period  n/a     PLLE2_ADV/CLKOUT3  n/a            160.000       4.000       156.000    PLLE2_ADV_X0Y0  pll/pll/CLKOUT3



---------------------------------------------------------------------------------------------------
From Clock:  pll_dac_clk_2x
  To Clock:  pll_dac_clk_2x

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        1.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         pll_dac_clk_2x
Waveform(ns):       { 0.000 2.000 }
Period(ns):         4.000
Sources:            { pll/pll/CLKOUT2 }

Check Type  Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period  n/a     BUFG/I             n/a            2.155         4.000       1.845      BUFGCTRL_X0Y5   bufg_dac_clk_2x/I
Max Period  n/a     PLLE2_ADV/CLKOUT2  n/a            160.000       4.000       156.000    PLLE2_ADV_X0Y0  pll/pll/CLKOUT2



---------------------------------------------------------------------------------------------------
From Clock:  pll_pwm_clk
  To Clock:  pll_pwm_clk

Setup :            4  Failing Endpoints,  Worst Slack       -0.887ns,  Total Violation       -1.643ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.003ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        1.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -0.887ns  (required time - arrival time)
  Source:                 pwm[2]/v_r_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by pll_pwm_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            pwm[2]/pwm_o_reg/D
                            (rising edge-triggered cell FDRE clocked by pll_pwm_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             pll_pwm_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (pll_pwm_clk rise@4.000ns - pll_pwm_clk rise@0.000ns)
  Data Path Delay:        4.315ns  (logic 1.102ns (25.539%)  route 3.213ns (74.461%))
  Logic Levels:           2  (CARRY4=1 LUT4=1)
  Clock Path Skew:        0.325ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.989ns = ( 9.989 - 4.000 ) 
    Source Clock Delay      (SCD):    5.990ns
    Clock Pessimism Removal (CPR):    0.326ns
  Clock Uncertainty:      0.063ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.104ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_pwm_clk rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.983     0.983 r  i_clk/O
                         net (fo=1, estimated)        1.306     2.289    pll/clk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT5)
                                                      0.089     2.378 r  pll/pll/CLKOUT5
                         net (fo=1, estimated)        1.754     4.132    pll_pwm_clk
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101     4.233 r  bufg_pwm_clk/O
                         net (fo=141, estimated)      1.757     5.990    pwm[2]/clk
    SLICE_X41Y44         FDRE                                         r  pwm[2]/v_r_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y44         FDRE (Prop_fdre_C_Q)         0.456     6.446 r  pwm[2]/v_r_reg[4]/Q
                         net (fo=2, estimated)        0.786     7.232    pwm[2]/v_r[4]
    SLICE_X43Y45         LUT4 (Prop_lut4_I0_O)        0.124     7.356 r  pwm[2]/pwm_o_i_8/O
                         net (fo=1, estimated)        0.634     7.990    pwm[2]/pwm_o_i_8_n_0
    SLICE_X43Y46         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.522     8.512 r  pwm[2]/pwm_o_reg_i_2/CO[3]
                         net (fo=1, estimated)        1.793    10.305    pwm[2]/p_1_in
    OLOGIC_X0Y2          FDRE                                         r  pwm[2]/pwm_o_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock pll_pwm_clk rise edge)
                                                      4.000     4.000 r  
    U18                                               0.000     4.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     4.000    adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.940     4.940 r  i_clk/O
                         net (fo=1, estimated)        1.241     6.181    pll/clk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT5)
                                                      0.084     6.265 r  pll/pll/CLKOUT5
                         net (fo=1, estimated)        1.666     7.931    pll_pwm_clk
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     8.022 r  bufg_pwm_clk/O
                         net (fo=141, estimated)      1.967     9.989    pwm[2]/clk
    OLOGIC_X0Y2          FDRE                                         r  pwm[2]/pwm_o_reg/C
                         clock pessimism              0.326    10.315    
                         clock uncertainty           -0.063    10.252    
    OLOGIC_X0Y2          FDRE (Setup_fdre_C_D)       -0.834     9.418    pwm[2]/pwm_o_reg
  -------------------------------------------------------------------
                         required time                          9.418    
                         arrival time                         -10.305    
  -------------------------------------------------------------------
                         slack                                 -0.887    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.003ns  (arrival time - required time)
  Source:                 pwm[3]/vcnt_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by pll_pwm_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            pwm[3]/vcnt_r_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by pll_pwm_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             pll_pwm_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (pll_pwm_clk rise@0.000ns - pll_pwm_clk rise@0.000ns)
  Data Path Delay:        0.283ns  (logic 0.128ns (45.278%)  route 0.155ns (54.722%))
  Logic Levels:           0  
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.732ns
    Source Clock Delay      (SCD):    2.362ns
    Clock Pessimism Removal (CPR):    0.105ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_pwm_clk rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.401     0.401 r  i_clk/O
                         net (fo=1, estimated)        0.551     0.952    pll/clk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT5)
                                                      0.051     1.003 r  pll/pll/CLKOUT5
                         net (fo=1, estimated)        0.739     1.742    pll_pwm_clk
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.768 r  bufg_pwm_clk/O
                         net (fo=141, estimated)      0.594     2.362    pwm[3]/clk
    SLICE_X43Y49         FDRE                                         r  pwm[3]/vcnt_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y49         FDRE (Prop_fdre_C_Q)         0.128     2.490 r  pwm[3]/vcnt_reg[6]/Q
                         net (fo=5, estimated)        0.155     2.645    pwm[3]/vcnt[6]
    SLICE_X43Y51         FDRE                                         r  pwm[3]/vcnt_r_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock pll_pwm_clk rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.433     0.433 r  i_clk/O
                         net (fo=1, estimated)        0.579     1.012    pll/clk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT5)
                                                      0.054     1.066 r  pll/pll/CLKOUT5
                         net (fo=1, estimated)        0.778     1.845    pll_pwm_clk
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.874 r  bufg_pwm_clk/O
                         net (fo=141, estimated)      0.858     2.732    pwm[3]/clk
    SLICE_X43Y51         FDRE                                         r  pwm[3]/vcnt_r_reg[6]/C
                         clock pessimism             -0.105     2.626    
    SLICE_X43Y51         FDRE (Hold_fdre_C_D)         0.016     2.642    pwm[3]/vcnt_r_reg[6]
  -------------------------------------------------------------------
                         required time                         -2.642    
                         arrival time                           2.645    
  -------------------------------------------------------------------
                         slack                                  0.003    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         pll_pwm_clk
Waveform(ns):       { 0.000 2.000 }
Period(ns):         4.000
Sources:            { pll/pll/CLKOUT5 }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I             n/a            2.155         4.000       1.845      BUFGCTRL_X0Y2   bufg_pwm_clk/I
Max Period        n/a     PLLE2_ADV/CLKOUT5  n/a            160.000       4.000       156.000    PLLE2_ADV_X0Y0  pll/pll/CLKOUT5
Low Pulse Width   Slow    FDRE/C             n/a            0.500         2.000       1.500      SLICE_X42Y46    pwm[2]/v_r_reg[2]/C
High Pulse Width  Fast    FDRE/C             n/a            0.500         2.000       1.500      SLICE_X41Y70    pwm[0]/vcnt_r_reg[0]/C



---------------------------------------------------------------------------------------------------
From Clock:  clk_fpga_3
  To Clock:  clk_fpga_3

Setup :          156  Failing Endpoints,  Worst Slack       -1.777ns,  Total Violation      -59.762ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.082ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        1.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -1.777ns  (required time - arrival time)
  Source:                 i_ps/system_i/system_i/xadc/inst/INTR_CTRLR_GEN_I.ip2bus_rdack_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_3  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            i_ps/system_i/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_3  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_fpga_3
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_fpga_3 rise@5.000ns - clk_fpga_3 rise@0.000ns)
  Data Path Delay:        6.425ns  (logic 3.269ns (50.879%)  route 3.156ns (49.121%))
  Logic Levels:           8  (CARRY4=4 LUT2=1 LUT3=2 LUT4=1)
  Clock Path Skew:        -0.056ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.716ns = ( 7.716 - 5.000 ) 
    Source Clock Delay      (SCD):    2.957ns
    Clock Pessimism Removal (CPR):    0.185ns
  Clock Uncertainty:      0.083ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.150ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_3 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  i_ps/system_i/system_i/processing_system7/inst/PS7_i/FCLKCLK[3]
                         net (fo=1, estimated)        1.207     1.207    i_ps/system_i/system_i/processing_system7/inst/FCLK_CLK_unbuffered[3]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     1.308 r  i_ps/system_i/system_i/processing_system7/inst/buffer_fclk_clk_3.FCLK_CLK_3_BUFG/O
                         net (fo=866, estimated)      1.649     2.957    i_ps/system_i/system_i/xadc/inst/Bus2IP_Clk
    SLICE_X6Y76          FDRE                                         r  i_ps/system_i/system_i/xadc/inst/INTR_CTRLR_GEN_I.ip2bus_rdack_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y76          FDRE (Prop_fdre_C_Q)         0.518     3.475 r  i_ps/system_i/system_i/xadc/inst/INTR_CTRLR_GEN_I.ip2bus_rdack_reg/Q
                         net (fo=3, estimated)        0.680     4.155    i_ps/system_i/system_i/xadc/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/IP2Bus_RdAck
    SLICE_X6Y75          LUT2 (Prop_lut2_I0_O)        0.150     4.305 r  i_ps/system_i/system_i/xadc/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_arready_INST_0/O
                         net (fo=4, estimated)        0.812     5.117    i_ps/system_i/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/m_arready
    SLICE_X6Y73          LUT3 (Prop_lut3_I0_O)        0.374     5.491 r  i_ps/system_i/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/r_push_INST_0/O
                         net (fo=40, estimated)       0.816     6.307    i_ps/system_i/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/incr_cmd_0/next
    SLICE_X7Y69          LUT4 (Prop_lut4_I3_O)        0.328     6.635 r  i_ps/system_i/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[0]_i_10/O
                         net (fo=1, routed)           0.000     6.635    i_ps/system_i/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[0]_i_10_n_0
    SLICE_X7Y69          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.185 r  i_ps/system_i/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[0]_i_4/CO[3]
                         net (fo=1, estimated)        0.000     7.185    i_ps/system_i/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[0]_i_4_n_0
    SLICE_X7Y70          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     7.407 r  i_ps/system_i/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[4]_i_4/O[0]
                         net (fo=1, estimated)        0.510     7.917    i_ps/system_i/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/incr_cmd_0/C[4]
    SLICE_X6Y70          LUT3 (Prop_lut3_I0_O)        0.299     8.216 r  i_ps/system_i/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[4]_i_2/O
                         net (fo=1, routed)           0.000     8.216    i_ps/system_i/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[4]_i_2_n_0
    SLICE_X6Y70          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     8.729 r  i_ps/system_i/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[5]_i_3_CARRY4/CO[3]
                         net (fo=1, estimated)        0.000     8.729    i_ps/system_i/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[8]_i_3_n_0
    SLICE_X6Y71          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     9.044 r  i_ps/system_i/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[9]_i_3_CARRY4/O[3]
                         net (fo=1, estimated)        0.338     9.382    i_ps/system_i/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[11]_i_1_n_0
    SLICE_X6Y72          FDRE                                         r  i_ps/system_i/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_3 rise edge)
                                                      5.000     5.000 r  
    PS7_X0Y0             PS7                          0.000     5.000 r  i_ps/system_i/system_i/processing_system7/inst/PS7_i/FCLKCLK[3]
                         net (fo=1, estimated)        1.147     6.147    i_ps/system_i/system_i/processing_system7/inst/FCLK_CLK_unbuffered[3]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     6.238 r  i_ps/system_i/system_i/processing_system7/inst/buffer_fclk_clk_3.FCLK_CLK_3_BUFG/O
                         net (fo=866, estimated)      1.478     7.716    i_ps/system_i/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/incr_cmd_0/clk
    SLICE_X6Y72          FDRE                                         r  i_ps/system_i/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[11]/C
                         clock pessimism              0.185     7.901    
                         clock uncertainty           -0.083     7.818    
    SLICE_X6Y72          FDRE (Setup_fdre_C_D)       -0.213     7.605    i_ps/system_i/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[11]
  -------------------------------------------------------------------
                         required time                          7.605    
                         arrival time                          -9.382    
  -------------------------------------------------------------------
                         slack                                 -1.777    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.082ns  (arrival time - required time)
  Source:                 i_ps/system_i/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_arid_r_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_3  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            i_ps/system_i/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][5]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by clk_fpga_3  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_fpga_3
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_3 rise@0.000ns - clk_fpga_3 rise@0.000ns)
  Data Path Delay:        0.281ns  (logic 0.141ns (50.188%)  route 0.140ns (49.812%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.411ns
    Source Clock Delay      (SCD):    1.111ns
    Clock Pessimism Removal (CPR):    0.284ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_3 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  i_ps/system_i/system_i/processing_system7/inst/PS7_i/FCLKCLK[3]
                         net (fo=1, estimated)        0.509     0.509    i_ps/system_i/system_i/processing_system7/inst/FCLK_CLK_unbuffered[3]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.535 r  i_ps/system_i/system_i/processing_system7/inst/buffer_fclk_clk_3.FCLK_CLK_3_BUFG/O
                         net (fo=866, estimated)      0.576     1.111    i_ps/system_i/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/clk
    SLICE_X1Y61          FDRE                                         r  i_ps/system_i/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_arid_r_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y61          FDRE (Prop_fdre_C_Q)         0.141     1.252 r  i_ps/system_i/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_arid_r_reg[4]/Q
                         net (fo=1, estimated)        0.140     1.392    i_ps/system_i/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/din[5]
    SLICE_X0Y61          SRLC32E                                      r  i_ps/system_i/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][5]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_3 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  i_ps/system_i/system_i/processing_system7/inst/PS7_i/FCLKCLK[3]
                         net (fo=1, estimated)        0.536     0.536    i_ps/system_i/system_i/processing_system7/inst/FCLK_CLK_unbuffered[3]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.565 r  i_ps/system_i/system_i/processing_system7/inst/buffer_fclk_clk_3.FCLK_CLK_3_BUFG/O
                         net (fo=866, estimated)      0.846     1.411    i_ps/system_i/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/clk
    SLICE_X0Y61          SRLC32E                                      r  i_ps/system_i/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][5]_srl32/CLK
                         clock pessimism             -0.284     1.127    
    SLICE_X0Y61          SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.183     1.310    i_ps/system_i/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][5]_srl32
  -------------------------------------------------------------------
                         required time                         -1.310    
                         arrival time                           1.392    
  -------------------------------------------------------------------
                         slack                                  0.082    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_fpga_3
Waveform(ns):       { 0.000 2.500 }
Period(ns):         5.000
Sources:            { i_ps/system_i/system_i/processing_system7/inst/PS7_i/FCLKCLK[3] }

Check Type        Corner  Lib Pin      Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location     Pin
Min Period        n/a     XADC/DCLK    n/a            4.000         5.000       1.000      XADC_X0Y0    i_ps/system_i/system_i/xadc/inst/AXI_XADC_CORE_I/XADC_INST/DCLK
Low Pulse Width   Slow    SRLC32E/CLK  n/a            0.980         2.500       1.520      SLICE_X6Y64  i_ps/system_i/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][10]_srl32/CLK
High Pulse Width  Fast    SRLC32E/CLK  n/a            0.980         2.500       1.520      SLICE_X6Y67  i_ps/system_i/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][0]_srl32/CLK



---------------------------------------------------------------------------------------------------
From Clock:  adc_clk
  To Clock:  pll_adc_clk

Setup :            0  Failing Endpoints,  Worst Slack        6.426ns,  Total Violation        0.000ns
Hold  :           28  Failing Endpoints,  Worst Slack       -2.537ns,  Total Violation      -69.334ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             6.426ns  (required time - arrival time)
  Source:                 adc_dat_a_i[7]
                            (input port clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            adc_dat_a_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by pll_adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             pll_adc_clk
  Path Type:              Setup (Max at Fast Process Corner)
  Requirement:            8.000ns  (pll_adc_clk rise@8.000ns - adc_clk rise@0.000ns)
  Data Path Delay:        0.488ns  (logic 0.488ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            3.400ns
  Clock Path Skew:        2.481ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.481ns = ( 10.481 - 8.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.166ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.118ns
    Phase Error              (PE):    0.097ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_clk rise edge)    0.000     0.000 r  
                         input delay                  3.400     3.400    
    Y14                                               0.000     3.400 r  adc_dat_a_i[7] (IN)
                         net (fo=0)                   0.000     3.400    adc_dat_a_i[7]
    Y14                  IBUF (Prop_ibuf_I_O)         0.488     3.888 r  adc_dat_a_i_IBUF[7]_inst/O
                         net (fo=1, estimated)        0.000     3.888    adc_dat_a_i_IBUF[7]
    ILOGIC_X0Y33         FDRE                                         r  adc_dat_a_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock pll_adc_clk rise edge)
                                                      8.000     8.000 r  
    U18                                               0.000     8.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     8.000    adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.401     8.401 r  i_clk/O
                         net (fo=1, estimated)        0.551     8.952    pll/clk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.051     9.003 r  pll/pll/CLKOUT0
                         net (fo=1, estimated)        0.739     9.742    pll_adc_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     9.768 r  bufg_adc_clk/O
                         net (fo=6762, estimated)     0.713    10.481    adc_clk
    ILOGIC_X0Y33         FDRE                                         r  adc_dat_a_reg[5]/C
                         clock pessimism              0.000    10.481    
                         clock uncertainty           -0.166    10.315    
    ILOGIC_X0Y33         FDRE (Setup_fdre_C_D)       -0.001    10.314    adc_dat_a_reg[5]
  -------------------------------------------------------------------
                         required time                         10.314    
                         arrival time                          -3.888    
  -------------------------------------------------------------------
                         slack                                  6.426    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -2.537ns  (arrival time - required time)
  Source:                 adc_dat_b_i[3]
                            (input port clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            adc_dat_b_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by pll_adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             pll_adc_clk
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (pll_adc_clk rise@0.000ns - adc_clk rise@0.000ns)
  Data Path Delay:        0.805ns  (logic 0.805ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            3.400ns
  Clock Path Skew:        6.384ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    6.384ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.166ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.118ns
    Phase Error              (PE):    0.097ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_clk rise edge)    0.000     0.000 r  
                         input delay                  3.400     3.400    
    P16                                               0.000     3.400 r  adc_dat_b_i[3] (IN)
                         net (fo=0)                   0.000     3.400    adc_dat_b_i[3]
    P16                  IBUF (Prop_ibuf_I_O)         0.805     4.205 r  adc_dat_b_i_IBUF[3]_inst/O
                         net (fo=1, estimated)        0.000     4.205    adc_dat_b_i_IBUF[3]
    ILOGIC_X0Y1          FDRE                                         r  adc_dat_b_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock pll_adc_clk rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.983     0.983 r  i_clk/O
                         net (fo=1, estimated)        1.306     2.289    pll/clk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.089     2.378 r  pll/pll/CLKOUT0
                         net (fo=1, estimated)        1.754     4.132    pll_adc_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     4.233 r  bufg_adc_clk/O
                         net (fo=6762, estimated)     2.151     6.384    adc_clk
    ILOGIC_X0Y1          FDRE                                         r  adc_dat_b_reg[1]/C
                         clock pessimism              0.000     6.384    
                         clock uncertainty            0.166     6.550    
    ILOGIC_X0Y1          FDRE (Hold_fdre_C_D)         0.192     6.742    adc_dat_b_reg[1]
  -------------------------------------------------------------------
                         required time                         -6.742    
                         arrival time                           4.205    
  -------------------------------------------------------------------
                         slack                                 -2.537    





---------------------------------------------------------------------------------------------------
From Clock:  pll_adc_clk
  To Clock:  pll_dac_clk_1x

Setup :           28  Failing Endpoints,  Worst Slack      -10.487ns,  Total Violation     -276.467ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.095ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -10.487ns  (required time - arrival time)
  Source:                 i_lock/i_lock_pid_block_A/int_shr_reg_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by pll_adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            dac_dat_a_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by pll_dac_clk_1x  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             pll_dac_clk_1x
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (pll_dac_clk_1x rise@8.000ns - pll_adc_clk rise@0.000ns)
  Data Path Delay:        18.129ns  (logic 6.327ns (34.900%)  route 11.802ns (65.100%))
  Logic Levels:           29  (CARRY4=16 LUT1=1 LUT3=2 LUT4=3 LUT5=1 LUT6=4 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.200ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.572ns = ( 13.572 - 8.000 ) 
    Source Clock Delay      (SCD):    5.885ns
    Clock Pessimism Removal (CPR):    0.113ns
  Clock Uncertainty:      0.189ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.118ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_adc_clk rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.983     0.983 r  i_clk/O
                         net (fo=1, estimated)        1.306     2.289    pll/clk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.089     2.378 r  pll/pll/CLKOUT0
                         net (fo=1, estimated)        1.754     4.132    pll_adc_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     4.233 r  bufg_adc_clk/O
                         net (fo=6762, estimated)     1.652     5.885    i_lock/i_lock_pid_block_A/clk_i
    SLICE_X25Y61         FDRE                                         r  i_lock/i_lock_pid_block_A/int_shr_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y61         FDRE (Prop_fdre_C_Q)         0.456     6.341 r  i_lock/i_lock_pid_block_A/int_shr_reg_reg[2]/Q
                         net (fo=2, estimated)        1.196     7.537    i_lock/i_lock_pid_block_A/int_shr_reg_reg_n_0_[2]
    SLICE_X26Y59         LUT3 (Prop_lut3_I0_O)        0.154     7.691 r  i_lock/i_lock_pid_block_A/i_satprotect_pid_sum_i_98/O
                         net (fo=2, estimated)        0.621     8.312    i_lock/i_lock_pid_block_A/i_satprotect_pid_sum_i_98_n_0
    SLICE_X26Y59         LUT4 (Prop_lut4_I3_O)        0.327     8.639 r  i_lock/i_lock_pid_block_A/i_satprotect_pid_sum_i_101/O
                         net (fo=1, routed)           0.000     8.639    i_lock/i_lock_pid_block_A/i_satprotect_pid_sum_i_101_n_0
    SLICE_X26Y59         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     9.040 r  i_lock/i_lock_pid_block_A/i_satprotect_pid_sum_i_15/CO[3]
                         net (fo=1, estimated)        0.000     9.040    i_lock/i_lock_pid_block_A/i_satprotect_pid_sum_i_15_n_0
    SLICE_X26Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.154 r  i_lock/i_lock_pid_block_A/i_satprotect_pid_sum_i_14/CO[3]
                         net (fo=1, estimated)        0.000     9.154    i_lock/i_lock_pid_block_A/i_satprotect_pid_sum_i_14_n_0
    SLICE_X26Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.268 r  i_lock/i_lock_pid_block_A/i_satprotect_pid_sum_i_13/CO[3]
                         net (fo=1, estimated)        0.000     9.268    i_lock/i_lock_pid_block_A/i_satprotect_pid_sum_i_13_n_0
    SLICE_X26Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.382 r  i_lock/i_lock_pid_block_A/i_satprotect_pid_sum_i_12/CO[3]
                         net (fo=1, estimated)        0.000     9.382    i_lock/i_lock_pid_block_A/i_satprotect_pid_sum_i_12_n_0
    SLICE_X26Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.496 r  i_lock/i_lock_pid_block_A/i_satprotect_pid_sum_i_11/CO[3]
                         net (fo=1, estimated)        0.000     9.496    i_lock/i_lock_pid_block_A/i_satprotect_pid_sum_i_11_n_0
    SLICE_X26Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.610 r  i_lock/i_lock_pid_block_A/i_satprotect_pid_sum_i_10/CO[3]
                         net (fo=1, estimated)        0.000     9.610    i_lock/i_lock_pid_block_A/i_satprotect_pid_sum_i_10_n_0
    SLICE_X26Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.724 r  i_lock/i_lock_pid_block_A/i_satprotect_pid_sum_i_9/CO[3]
                         net (fo=1, estimated)        0.000     9.724    i_lock/i_lock_pid_block_A/i_satprotect_pid_sum_i_9_n_0
    SLICE_X26Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.838 r  i_lock/i_lock_pid_block_A/i_satprotect_pid_sum_i_8/CO[3]
                         net (fo=1, estimated)        0.000     9.838    i_lock/i_lock_pid_block_A/i_satprotect_pid_sum_i_8_n_0
    SLICE_X26Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.952 r  i_lock/i_lock_pid_block_A/i_satprotect_pid_sum_i_7/CO[3]
                         net (fo=1, estimated)        0.000     9.952    i_lock/i_lock_pid_block_A/i_satprotect_pid_sum_i_7_n_0
    SLICE_X26Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.066 r  i_lock/i_lock_pid_block_A/i_satprotect_pid_sum_i_6/CO[3]
                         net (fo=1, estimated)        0.000    10.066    i_lock/i_lock_pid_block_A/i_satprotect_pid_sum_i_6_n_0
    SLICE_X26Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.180 r  i_lock/i_lock_pid_block_A/i_satprotect_pid_sum_i_5/CO[3]
                         net (fo=1, estimated)        0.000    10.180    i_lock/i_lock_pid_block_A/i_satprotect_pid_sum_i_5_n_0
    SLICE_X26Y70         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    10.493 r  i_lock/i_lock_pid_block_A/i_satprotect_pid_sum_i_4/O[3]
                         net (fo=2, estimated)        1.150    11.643    i_lock/i_lock_pid_block_A/i_satprotect_pid_sum/in[47]
    SLICE_X27Y74         LUT6 (Prop_lut6_I3_O)        0.306    11.949 r  i_lock/i_lock_pid_block_A/i_satprotect_pid_sum/xlnx_opt_LUT_out[12]_INST_0_i_2_1/O
                         net (fo=1, estimated)        0.595    12.544    i_lock/i_lock_pid_block_A/i_satprotect_pid_sum/xlnx_opt_out[12]_INST_0_i_2_n_0_1
    SLICE_X27Y73         LUT4 (Prop_lut4_I2_O)        0.124    12.668 r  i_lock/i_lock_pid_block_A/i_satprotect_pid_sum/xlnx_opt_LUT_out[12]_INST_0_i_2_3/O
                         net (fo=13, estimated)       1.159    13.827    i_lock/i_lock_pid_block_A/i_satprotect_pid_sum/out[12]_INST_0_i_2_n_0
    SLICE_X29Y59         LUT6 (Prop_lut6_I4_O)        0.124    13.951 r  i_lock/i_lock_pid_block_A/i_satprotect_pid_sum/out[0]_INST_0/O
                         net (fo=2, estimated)        1.011    14.962    i_lock/i_lock_pid_block_A/i_satprotect_pid_sum_n_13
    SLICE_X29Y48         LUT3 (Prop_lut3_I1_O)        0.124    15.086 r  i_lock/i_lock_pid_block_A/dat_o[0]_INST_0/O
                         net (fo=7, estimated)        1.398    16.484    i_lock/pidA_out_cache[0]
    SLICE_X15Y34         LUT5 (Prop_lut5_I0_O)        0.118    16.602 r  i_lock/i_satprotect_ctrl_A_i_29/O
                         net (fo=2, estimated)        1.013    17.615    i_lock/i_satprotect_ctrl_A_i_29_n_0
    SLICE_X15Y34         LUT6 (Prop_lut6_I0_O)        0.326    17.941 r  i_lock/i_satprotect_ctrl_A_i_32/O
                         net (fo=1, routed)           0.000    17.941    i_lock/i_satprotect_ctrl_A_i_32_n_0
    SLICE_X15Y34         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    18.491 r  i_lock/i_satprotect_ctrl_A_i_4/CO[3]
                         net (fo=1, estimated)        0.000    18.491    i_lock/i_satprotect_ctrl_A_i_4_n_0
    SLICE_X15Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.605 r  i_lock/i_satprotect_ctrl_A_i_3/CO[3]
                         net (fo=1, estimated)        0.000    18.605    i_lock/i_satprotect_ctrl_A_i_3_n_0
    SLICE_X15Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.719 r  i_lock/i_satprotect_ctrl_A_i_2/CO[3]
                         net (fo=1, estimated)        0.000    18.719    i_lock/i_satprotect_ctrl_A_i_2_n_0
    SLICE_X15Y37         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.329    19.048 r  i_lock/i_satprotect_ctrl_A_i_1/O[3]
                         net (fo=20, estimated)       0.873    19.921    i_lock/i_satprotect_ctrl_A/in[15]
    SLICE_X16Y35         LUT4 (Prop_lut4_I1_O)        0.332    20.253 f  i_lock/i_satprotect_ctrl_A/out[5]_INST_0/O
                         net (fo=7, estimated)        1.376    21.629    i_lock/out1_sw_m/in12[5]
    SLICE_X41Y36         LUT6 (Prop_lut6_I0_O)        0.348    21.977 f  i_lock/out1_sw_m/out[5]_INST_0_i_6/O
                         net (fo=1, routed)           0.000    21.977    i_lock/out1_sw_m/out[5]_INST_0_i_6_n_0
    SLICE_X41Y36         MUXF7 (Prop_muxf7_I1_O)      0.217    22.194 f  i_lock/out1_sw_m/out[5]_INST_0_i_2/O
                         net (fo=1, routed)           0.000    22.194    i_lock/out1_sw_m/out[5]_INST_0_i_2_n_0
    SLICE_X41Y36         MUXF8 (Prop_muxf8_I1_O)      0.094    22.288 f  i_lock/out1_sw_m/out[5]_INST_0/O
                         net (fo=2, estimated)        1.410    23.698    i_lock_n_8
    SLICE_X43Y78         LUT1 (Prop_lut1_I0_O)        0.316    24.014 r  dac_dat_a[5]_i_1/O
                         net (fo=1, routed)           0.000    24.014    dac_dat_a[5]_i_1_n_0
    SLICE_X43Y78         FDRE                                         r  dac_dat_a_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock pll_dac_clk_1x rise edge)
                                                      8.000     8.000 r  
    U18                                               0.000     8.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     8.000    adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.940     8.940 r  i_clk/O
                         net (fo=1, estimated)        1.241    10.181    pll/clk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.084    10.265 r  pll/pll/CLKOUT1
                         net (fo=1, estimated)        1.666    11.931    pll_dac_clk_1x
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    12.022 r  bufg_dac_clk_1x/O
                         net (fo=45, estimated)       1.550    13.572    dac_clk_1x
    SLICE_X43Y78         FDRE                                         r  dac_dat_a_reg[5]/C
                         clock pessimism              0.113    13.685    
                         clock uncertainty           -0.189    13.497    
    SLICE_X43Y78         FDRE (Setup_fdre_C_D)        0.031    13.528    dac_dat_a_reg[5]
  -------------------------------------------------------------------
                         required time                         13.528    
                         arrival time                         -24.014    
  -------------------------------------------------------------------
                         slack                                -10.487    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.095ns  (arrival time - required time)
  Source:                 i_lock/out1_sw_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by pll_adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            dac_dat_a_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by pll_dac_clk_1x  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             pll_dac_clk_1x
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (pll_dac_clk_1x rise@0.000ns - pll_adc_clk rise@0.000ns)
  Data Path Delay:        0.759ns  (logic 0.222ns (29.232%)  route 0.537ns (70.768%))
  Logic Levels:           1  (MUXF8=1)
  Clock Path Skew:        0.346ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.737ns
    Source Clock Delay      (SCD):    2.327ns
    Clock Pessimism Removal (CPR):    0.063ns
  Clock Uncertainty:      0.189ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.118ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_adc_clk rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.401     0.401 r  i_clk/O
                         net (fo=1, estimated)        0.551     0.952    pll/clk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.051     1.003 r  pll/pll/CLKOUT0
                         net (fo=1, estimated)        0.739     1.742    pll_adc_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.768 r  bufg_adc_clk/O
                         net (fo=6762, estimated)     0.559     2.327    i_lock/clk
    SLICE_X21Y39         FDRE                                         r  i_lock/out1_sw_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y39         FDRE (Prop_fdre_C_Q)         0.141     2.468 r  i_lock/out1_sw_reg[2]/Q
                         net (fo=15, estimated)       0.537     3.006    i_lock/out1_sw_m/sel[2]
    SLICE_X42Y43         MUXF8 (Prop_muxf8_S_O)       0.081     3.087 r  i_lock/out1_sw_m/out[13]_INST_0/O
                         net (fo=2, routed)           0.000     3.087    i_lock_n_0
    SLICE_X42Y43         FDRE                                         r  dac_dat_a_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock pll_dac_clk_1x rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.433     0.433 r  i_clk/O
                         net (fo=1, estimated)        0.579     1.012    pll/clk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.054     1.066 r  pll/pll/CLKOUT1
                         net (fo=1, estimated)        0.778     1.845    pll_dac_clk_1x
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     1.874 r  bufg_dac_clk_1x/O
                         net (fo=45, estimated)       0.863     2.737    dac_clk_1x
    SLICE_X42Y43         FDRE                                         r  dac_dat_a_reg[13]/C
                         clock pessimism             -0.063     2.673    
                         clock uncertainty            0.189     2.862    
    SLICE_X42Y43         FDRE (Hold_fdre_C_D)         0.130     2.992    dac_dat_a_reg[13]
  -------------------------------------------------------------------
                         required time                         -2.992    
                         arrival time                           3.087    
  -------------------------------------------------------------------
                         slack                                  0.095    





---------------------------------------------------------------------------------------------------
From Clock:  pll_adc_clk
  To Clock:  pll_pwm_clk

Setup :            0  Failing Endpoints,  Worst Slack        1.612ns,  Total Violation        0.000ns
Hold  :           32  Failing Endpoints,  Worst Slack       -0.289ns,  Total Violation       -3.152ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.612ns  (required time - arrival time)
  Source:                 i_lock/pwm_cfg_c_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by pll_adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            pwm[2]/b_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by pll_pwm_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             pll_pwm_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (pll_pwm_clk rise@4.000ns - pll_adc_clk rise@0.000ns)
  Data Path Delay:        1.876ns  (logic 0.580ns (30.917%)  route 1.296ns (69.083%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.276ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.585ns = ( 9.585 - 4.000 ) 
    Source Clock Delay      (SCD):    5.974ns
    Clock Pessimism Removal (CPR):    0.113ns
  Clock Uncertainty:      0.189ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.118ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_adc_clk rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.983     0.983 r  i_clk/O
                         net (fo=1, estimated)        1.306     2.289    pll/clk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.089     2.378 r  pll/pll/CLKOUT0
                         net (fo=1, estimated)        1.754     4.132    pll_adc_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     4.233 r  bufg_adc_clk/O
                         net (fo=6762, estimated)     1.741     5.974    i_lock/clk
    SLICE_X43Y50         FDRE                                         r  i_lock/pwm_cfg_c_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y50         FDRE (Prop_fdre_C_Q)         0.456     6.430 r  i_lock/pwm_cfg_c_reg[15]/Q
                         net (fo=1, estimated)        0.963     7.393    pwm[2]/cfg[15]
    SLICE_X41Y50         LUT5 (Prop_lut5_I0_O)        0.124     7.517 r  pwm[2]/b[15]_i_2/O
                         net (fo=1, estimated)        0.333     7.850    pwm[2]/b[15]_i_2_n_0
    SLICE_X41Y51         FDRE                                         r  pwm[2]/b_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock pll_pwm_clk rise edge)
                                                      4.000     4.000 r  
    U18                                               0.000     4.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     4.000    adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.940     4.940 r  i_clk/O
                         net (fo=1, estimated)        1.241     6.181    pll/clk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT5)
                                                      0.084     6.265 r  pll/pll/CLKOUT5
                         net (fo=1, estimated)        1.666     7.931    pll_pwm_clk
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     8.022 r  bufg_pwm_clk/O
                         net (fo=141, estimated)      1.563     9.585    pwm[2]/clk
    SLICE_X41Y51         FDRE                                         r  pwm[2]/b_reg[15]/C
                         clock pessimism              0.113     9.698    
                         clock uncertainty           -0.189     9.510    
    SLICE_X41Y51         FDRE (Setup_fdre_C_D)       -0.047     9.463    pwm[2]/b_reg[15]
  -------------------------------------------------------------------
                         required time                          9.463    
                         arrival time                          -7.850    
  -------------------------------------------------------------------
                         slack                                  1.612    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -0.289ns  (arrival time - required time)
  Source:                 i_lock/pwm_cfg_d_reg[20]/C
                            (rising edge-triggered cell FDRE clocked by pll_adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            pwm[3]/v_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by pll_pwm_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             pll_pwm_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (pll_pwm_clk rise@0.000ns - pll_adc_clk rise@0.000ns)
  Data Path Delay:        0.281ns  (logic 0.141ns (50.113%)  route 0.140ns (49.887%))
  Logic Levels:           0  
  Clock Path Skew:        0.312ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.730ns
    Source Clock Delay      (SCD):    2.354ns
    Clock Pessimism Removal (CPR):    0.063ns
  Clock Uncertainty:      0.189ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.118ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_adc_clk rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.401     0.401 r  i_clk/O
                         net (fo=1, estimated)        0.551     0.952    pll/clk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.051     1.003 r  pll/pll/CLKOUT0
                         net (fo=1, estimated)        0.739     1.742    pll_adc_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.768 r  bufg_adc_clk/O
                         net (fo=6762, estimated)     0.586     2.354    i_lock/clk
    SLICE_X37Y51         FDRE                                         r  i_lock/pwm_cfg_d_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y51         FDRE (Prop_fdre_C_Q)         0.141     2.495 r  i_lock/pwm_cfg_d_reg[20]/Q
                         net (fo=1, estimated)        0.140     2.636    pwm[3]/cfg[20]
    SLICE_X37Y50         FDRE                                         r  pwm[3]/v_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock pll_pwm_clk rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.433     0.433 r  i_clk/O
                         net (fo=1, estimated)        0.579     1.012    pll/clk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT5)
                                                      0.054     1.066 r  pll/pll/CLKOUT5
                         net (fo=1, estimated)        0.778     1.845    pll_pwm_clk
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.874 r  bufg_pwm_clk/O
                         net (fo=141, estimated)      0.856     2.730    pwm[3]/clk
    SLICE_X37Y50         FDRE                                         r  pwm[3]/v_reg[4]/C
                         clock pessimism             -0.063     2.666    
                         clock uncertainty            0.189     2.855    
    SLICE_X37Y50         FDRE (Hold_fdre_C_D)         0.070     2.925    pwm[3]/v_reg[4]
  -------------------------------------------------------------------
                         required time                         -2.925    
                         arrival time                           2.636    
  -------------------------------------------------------------------
                         slack                                 -0.289    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  pll_adc_clk
  To Clock:  pll_adc_clk

Setup :            0  Failing Endpoints,  Worst Slack        3.546ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        1.218ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             3.546ns  (required time - arrival time)
  Source:                 adc_rstn_reg/C
                            (rising edge-triggered cell FDRE clocked by pll_adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            i_lock/i_debounce_out_of_lock/q_reg_reg[5]/CLR
                            (recovery check against rising-edge clock pll_adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (pll_adc_clk rise@8.000ns - pll_adc_clk rise@0.000ns)
  Data Path Delay:        3.771ns  (logic 0.642ns (17.025%)  route 3.129ns (82.975%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.209ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.557ns = ( 13.557 - 8.000 ) 
    Source Clock Delay      (SCD):    5.991ns
    Clock Pessimism Removal (CPR):    0.225ns
  Clock Uncertainty:      0.069ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.118ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_adc_clk rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.983     0.983 r  i_clk/O
                         net (fo=1, estimated)        1.306     2.289    pll/clk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.089     2.378 r  pll/pll/CLKOUT0
                         net (fo=1, estimated)        1.754     4.132    pll_adc_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     4.233 r  bufg_adc_clk/O
                         net (fo=6762, estimated)     1.758     5.991    adc_clk
    SLICE_X42Y49         FDRE                                         r  adc_rstn_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y49         FDRE (Prop_fdre_C_Q)         0.518     6.509 r  adc_rstn_reg/Q
                         net (fo=907, estimated)      1.851     8.360    adc_rstn
    SLICE_X7Y38          LUT1 (Prop_lut1_I0_O)        0.124     8.484 f  i_lock_i_1_replica_3/O
                         net (fo=337, estimated)      1.278     9.762    i_lock/i_debounce_out_of_lock/i_lock_i_1_n_0_repN_3_alias
    SLICE_X1Y23          FDCE                                         f  i_lock/i_debounce_out_of_lock/q_reg_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock pll_adc_clk rise edge)
                                                      8.000     8.000 r  
    U18                                               0.000     8.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     8.000    adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.940     8.940 r  i_clk/O
                         net (fo=1, estimated)        1.241    10.181    pll/clk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.084    10.265 r  pll/pll/CLKOUT0
                         net (fo=1, estimated)        1.666    11.931    pll_adc_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    12.022 r  bufg_adc_clk/O
                         net (fo=6762, estimated)     1.535    13.557    i_lock/i_debounce_out_of_lock/clk
    SLICE_X1Y23          FDCE                                         r  i_lock/i_debounce_out_of_lock/q_reg_reg[5]/C
                         clock pessimism              0.225    13.782    
                         clock uncertainty           -0.069    13.713    
    SLICE_X1Y23          FDCE (Recov_fdce_C_CLR)     -0.405    13.308    i_lock/i_debounce_out_of_lock/q_reg_reg[5]
  -------------------------------------------------------------------
                         required time                         13.308    
                         arrival time                          -9.762    
  -------------------------------------------------------------------
                         slack                                  3.546    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.218ns  (arrival time - required time)
  Source:                 adc_rstn_reg/C
                            (rising edge-triggered cell FDRE clocked by pll_adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            i_lock/sys_ack_reg/CLR
                            (removal check against rising-edge clock pll_adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (pll_adc_clk rise@0.000ns - pll_adc_clk rise@0.000ns)
  Data Path Delay:        1.408ns  (logic 0.209ns (14.841%)  route 1.199ns (85.159%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.257ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.730ns
    Source Clock Delay      (SCD):    2.362ns
    Clock Pessimism Removal (CPR):    0.110ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_adc_clk rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.401     0.401 r  i_clk/O
                         net (fo=1, estimated)        0.551     0.952    pll/clk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.051     1.003 r  pll/pll/CLKOUT0
                         net (fo=1, estimated)        0.739     1.742    pll_adc_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.768 r  bufg_adc_clk/O
                         net (fo=6762, estimated)     0.594     2.362    adc_clk
    SLICE_X42Y49         FDRE                                         r  adc_rstn_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y49         FDRE (Prop_fdre_C_Q)         0.164     2.526 r  adc_rstn_reg/Q
                         net (fo=907, estimated)      0.685     3.211    adc_rstn
    SLICE_X16Y60         LUT1 (Prop_lut1_I0_O)        0.045     3.256 f  i_lock_i_1_replica_7/O
                         net (fo=108, estimated)      0.515     3.771    i_lock/i_lock_i_1_n_0_repN_7_alias
    SLICE_X4Y49          FDCE                                         f  i_lock/sys_ack_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock pll_adc_clk rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.433     0.433 r  i_clk/O
                         net (fo=1, estimated)        0.579     1.012    pll/clk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.054     1.066 r  pll/pll/CLKOUT0
                         net (fo=1, estimated)        0.778     1.845    pll_adc_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.874 r  bufg_adc_clk/O
                         net (fo=6762, estimated)     0.856     2.730    i_lock/clk
    SLICE_X4Y49          FDCE                                         r  i_lock/sys_ack_reg/C
                         clock pessimism             -0.110     2.619    
    SLICE_X4Y49          FDCE (Remov_fdce_C_CLR)     -0.067     2.552    i_lock/sys_ack_reg
  -------------------------------------------------------------------
                         required time                         -2.552    
                         arrival time                           3.771    
  -------------------------------------------------------------------
                         slack                                  1.218    





