#-----------------------------------------------------------
# Vivado v2020.2 (64-bit)
# SW Build 3064766 on Wed Nov 18 09:12:45 MST 2020
# IP Build 3064653 on Wed Nov 18 14:17:31 MST 2020
# Start of session at: Sun Dec 22 15:33:49 2024
# Process ID: 7948
# Current directory: D:/FPGA/Bicubic_0723/Bicubic_0723
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent20716 D:\FPGA\Bicubic_0723\Bicubic_0723\Bicubic_0723.xpr
# Log file: D:/FPGA/Bicubic_0723/Bicubic_0723/vivado.log
# Journal file: D:/FPGA/Bicubic_0723/Bicubic_0723\vivado.jou
#-----------------------------------------------------------
start_gui
open_project D:/FPGA/Bicubic_0723/Bicubic_0723/Bicubic_0723.xpr
INFO: [Project 1-313] Project file moved from 'D:/VivadoProject/Bicubic_0723' since last save.
WARNING: [filemgmt 56-2] IP Repository Path: Could not find the directory 'D:/FPGA/Bicubic_0723/ip_repo/test_0717_ip_1.0', nor could it be found using path 'D:/VivadoProject/ip_repo/test_0717_ip_1.0'.
WARNING: [filemgmt 56-2] IP Repository Path: Could not find the directory 'D:/FPGA/Bicubic_0723/Bicubic/Bicubic.srcs', nor could it be found using path 'D:/VivadoProject/Bicubic/Bicubic.srcs'.
WARNING: [filemgmt 56-2] IP Repository Path: Could not find the directory 'D:/FPGA/Bicubic_0723/ip_repo/Bicubic_1.0', nor could it be found using path 'D:/VivadoProject/ip_repo/Bicubic_1.0'.
CRITICAL WARNING: [Project 1-311] Could not find the file 'D:/FPGA/Bicubic_0723/Bicubic/Bicubic.srcs/component.xml', nor could it be found using path 'D:/VivadoProject/Bicubic/Bicubic.srcs/component.xml'.
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
WARNING: [IP_Flow 19-2248] Failed to load user IP repository 'd:/FPGA/Bicubic_0723/ip_repo/test_0717_ip_1.0'; Can't find the specified path.
If this directory should no longer be in your list of user repositories, go to the IP Settings dialog and remove it.
WARNING: [IP_Flow 19-2248] Failed to load user IP repository 'd:/FPGA/Bicubic_0723/Bicubic/Bicubic.srcs'; Can't find the specified path.
If this directory should no longer be in your list of user repositories, go to the IP Settings dialog and remove it.
WARNING: [IP_Flow 19-2248] Failed to load user IP repository 'd:/FPGA/Bicubic_0723/ip_repo/Bicubic_1.0'; Can't find the specified path.
If this directory should no longer be in your list of user repositories, go to the IP Settings dialog and remove it.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'D:/Xilinx/Vivado/2020.2/data/ip'.
WARNING: [BD 41-1661] One or more IPs have been locked in the design 'design_0716_1.bd'. Please run report_ip_status for more details and recommendations on how to fix this issue.
List of locked IPs:
design_0716_1_auto_pc_1
design_0716_1_axi_dma_0_0
design_0716_1_xlconcat_0_0
design_0716_1_auto_pc_0
design_0716_1_xbar_0
design_0716_1_ps7_0_axi_periph_0
design_0716_1_axi_mem_intercon_0
design_0716_1_auto_us_0
design_0716_1_auto_us_1

INFO: [Project 1-230] Project 'Bicubic_0723.xpr' upgraded for this version of Vivado.
open_project: Time (s): cpu = 00:00:05 ; elapsed = 00:00:14 . Memory (MB): peak = 1097.477 ; gain = 0.000
report_ip_status -name ip_status 
WARNING: [BD 41-176] The physical port 'S_AXI_GP2_rd_socket' specified in the portmap, is not found on the block! 
WARNING: [BD 41-176] The physical port 'S_AXI_GP2_wr_socket' specified in the portmap, is not found on the block! 
WARNING: [BD 41-176] The physical port 'S_AXI_GP3_rd_socket' specified in the portmap, is not found on the block! 
WARNING: [BD 41-176] The physical port 'S_AXI_GP3_wr_socket' specified in the portmap, is not found on the block! 
update_compile_order -fileset sources_1
upgrade_ip [get_ips  {design_0716_1_axi_mem_intercon_0 design_0716_1_ps7_0_axi_periph_0 design_0716_1_axi_dma_0_0 design_0716_1_Bic_top_0_0 design_0716_1_xlconcat_0_0}] -log ip_upgrade.log
INFO: [IP_Flow 19-5107] Inferred bus interface 'm_axis' of definition 'xilinx.com:interface:axis:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-5107] Inferred bus interface 's_axis' of definition 'xilinx.com:interface:axis:1.0' (from Xilinx Repository).
WARNING: [IP_Flow 19-3158] Bus Interface 'm_axis': FREQ_HZ bus parameter missing from AXI interface when interface is not associated to a clock.
WARNING: [IP_Flow 19-3158] Bus Interface 's_axis': FREQ_HZ bus parameter missing from AXI interface when interface is not associated to a clock.
INFO: [IP_Flow 19-234] Refreshing IP repositories
WARNING: [IP_Flow 19-2248] Failed to load user IP repository 'd:/FPGA/Bicubic_0723/ip_repo/test_0717_ip_1.0'; Can't find the specified path.
If this directory should no longer be in your list of user repositories, go to the IP Settings dialog and remove it.
WARNING: [IP_Flow 19-2248] Failed to load user IP repository 'd:/FPGA/Bicubic_0723/Bicubic/Bicubic.srcs'; Can't find the specified path.
If this directory should no longer be in your list of user repositories, go to the IP Settings dialog and remove it.
WARNING: [IP_Flow 19-2248] Failed to load user IP repository 'd:/FPGA/Bicubic_0723/ip_repo/Bicubic_1.0'; Can't find the specified path.
If this directory should no longer be in your list of user repositories, go to the IP Settings dialog and remove it.
Reading block design file <D:/FPGA/Bicubic_0723/Bicubic_0723/Bicubic_0723.srcs/sources_1/bd/design_0716_1/design_0716_1.bd>...
Adding component instance block -- xilinx.com:ip:processing_system7:5.5 - processing_system7_0
WARNING: [BD 41-176] The physical port 'S_AXI_GP2_rd_socket' specified in the portmap, is not found on the block! 
WARNING: [BD 41-176] The physical port 'S_AXI_GP2_wr_socket' specified in the portmap, is not found on the block! 
WARNING: [BD 41-176] The physical port 'S_AXI_GP3_rd_socket' specified in the portmap, is not found on the block! 
WARNING: [BD 41-176] The physical port 'S_AXI_GP3_wr_socket' specified in the portmap, is not found on the block! 
Adding component instance block -- xilinx.com:ip:axi_dma:7.1 - axi_dma_0
Adding component instance block -- xilinx.com:ip:xlconcat:2.1 - xlconcat_0
Adding component instance block -- xilinx.com:ip:axi_interconnect:2.1 - ps7_0_axi_periph
Adding component instance block -- xilinx.com:ip:axi_protocol_converter:2.1 - auto_pc
Adding component instance block -- xilinx.com:ip:proc_sys_reset:5.0 - rst_ps7_0_50M
Adding component instance block -- xilinx.com:ip:axi_interconnect:2.1 - axi_mem_intercon
Adding component instance block -- xilinx.com:ip:axi_crossbar:2.1 - xbar
Adding component instance block -- xilinx.com:ip:axi_dwidth_converter:2.1 - auto_us
Adding component instance block -- xilinx.com:ip:axi_dwidth_converter:2.1 - auto_us
Adding component instance block -- xilinx.com:ip:axi_protocol_converter:2.1 - auto_pc
Adding component instance block -- xilinx.com:module_ref:Bic_top:1.0 - Bic_top_0
Successfully read diagram <design_0716_1> from block design file <D:/FPGA/Bicubic_0723/Bicubic_0723/Bicubic_0723.srcs/sources_1/bd/design_0716_1/design_0716_1.bd>
Upgrading 'D:/FPGA/Bicubic_0723/Bicubic_0723/Bicubic_0723.srcs/sources_1/bd/design_0716_1/design_0716_1.bd'
delete_fileset: Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 1285.539 ; gain = 34.770
delete_ip_run: Time (s): cpu = 00:00:01 ; elapsed = 00:00:07 . Memory (MB): peak = 1285.539 ; gain = 63.301
INFO: [IP_Flow 19-1972] Upgraded design_0716_1_Bic_top_0_0 from Bic_top_v1_0 1.0 to Bic_top_v1_0 1.0
INFO: [IP_Flow 19-3422] Upgraded design_0716_1_axi_dma_0_0 (AXI Direct Memory Access 7.1) from revision 21 to revision 23
INFO: [IP_Flow 19-3422] Upgraded design_0716_1_axi_mem_intercon_0 (AXI Interconnect 2.1) from revision 21 to revision 23
INFO: [IP_Flow 19-3422] Upgraded design_0716_1_ps7_0_axi_periph_0 (AXI Interconnect 2.1) from revision 21 to revision 23
INFO: [IP_Flow 19-3422] Upgraded design_0716_1_xlconcat_0_0 (Concat 2.1) from revision 3 to revision 4
Wrote  : <D:\FPGA\Bicubic_0723\Bicubic_0723\Bicubic_0723.srcs\sources_1\bd\design_0716_1\design_0716_1.bd> 
Wrote  : <D:/FPGA/Bicubic_0723/Bicubic_0723/Bicubic_0723.srcs/sources_1/bd/design_0716_1/ui/bd_528ddd7f.ui> 
INFO: [Coretcl 2-1525] Wrote upgrade log to 'D:/FPGA/Bicubic_0723/Bicubic_0723/ip_upgrade.log'.
upgrade_ip: Time (s): cpu = 00:00:06 ; elapsed = 00:00:15 . Memory (MB): peak = 1317.496 ; gain = 220.020
export_ip_user_files -of_objects [get_ips {design_0716_1_axi_mem_intercon_0 design_0716_1_ps7_0_axi_periph_0 design_0716_1_axi_dma_0_0 design_0716_1_Bic_top_0_0 design_0716_1_xlconcat_0_0}] -no_script -sync -force -quiet
generate_target all [get_files  D:/FPGA/Bicubic_0723/Bicubic_0723/Bicubic_0723.srcs/sources_1/bd/design_0716_1/design_0716_1.bd]
CRITICAL WARNING: [BD 41-967] AXI interface pin /Bic_top_0/m_axis is not associated to any clock pin. It may not work correctly.
CRITICAL WARNING: [BD 41-967] AXI interface pin /Bic_top_0/s_axis is not associated to any clock pin. It may not work correctly.
CRITICAL WARNING: [xilinx.com:ip:axi_dma:7.1-9] /axi_dma_0
                   ########################################################### 
                   Interface connected to S_AXIS_S2MM does not have TLAST port
                   ###########################################################
ERROR: [BD 41-237] Bus Interface property FREQ_HZ does not match between /axi_dma_0/S_AXIS_S2MM(50000000) and /Bic_top_0/m_axis(100000000)
ERROR: [BD 41-237] Bus Interface property FREQ_HZ does not match between /Bic_top_0/s_axis(100000000) and /axi_dma_0/M_AXIS_MM2S(50000000)
ERROR: [BD 41-1031] Hdl Generation failed for the IP Integrator design D:/FPGA/Bicubic_0723/Bicubic_0723/Bicubic_0723.srcs/sources_1/bd/design_0716_1/design_0716_1.bd 
generate_target: Time (s): cpu = 00:00:02 ; elapsed = 00:00:06 . Memory (MB): peak = 1359.539 ; gain = 1.527
ERROR: [Common 17-39] 'generate_target' failed due to earlier errors.
save_bd_design
Wrote  : <D:\FPGA\Bicubic_0723\Bicubic_0723\Bicubic_0723.srcs\sources_1\bd\design_0716_1\design_0716_1.bd> 
Wrote  : <D:/FPGA/Bicubic_0723/Bicubic_0723/Bicubic_0723.srcs/sources_1/bd/design_0716_1/ui/bd_528ddd7f.ui> 
reset_run synth_1
reset_run design_0716_1_processing_system7_0_0_synth_1
reset_run design_0716_1_rst_ps7_0_50M_0_synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 10
CRITICAL WARNING: [BD 41-967] AXI interface pin /Bic_top_0/m_axis is not associated to any clock pin. It may not work correctly.
CRITICAL WARNING: [BD 41-967] AXI interface pin /Bic_top_0/s_axis is not associated to any clock pin. It may not work correctly.
CRITICAL WARNING: [xilinx.com:ip:axi_dma:7.1-9] /axi_dma_0
                   ########################################################### 
                   Interface connected to S_AXIS_S2MM does not have TLAST port
                   ###########################################################
ERROR: [BD 41-237] Bus Interface property FREQ_HZ does not match between /axi_dma_0/S_AXIS_S2MM(50000000) and /Bic_top_0/m_axis(100000000)
ERROR: [BD 41-237] Bus Interface property FREQ_HZ does not match between /Bic_top_0/s_axis(100000000) and /axi_dma_0/M_AXIS_MM2S(50000000)
ERROR: [BD 41-1031] Hdl Generation failed for the IP Integrator design D:/FPGA/Bicubic_0723/Bicubic_0723/Bicubic_0723.srcs/sources_1/bd/design_0716_1/design_0716_1.bd 
INFO: [IP_Flow 19-7066] Running IP cache check for IP design_0716_1_axi_dma_0_0
INFO: [IP_Flow 19-7066] Running IP cache check for IP design_0716_1_processing_system7_0_0
INFO: [IP_Flow 19-7066] Running IP cache check for IP design_0716_1_rst_ps7_0_50M_0
INFO: [IP_Flow 19-7066] Running IP cache check for IP design_0716_1_xbar_0
ERROR: [Vivado 12-4756] Launch of runs aborted due to earlier errors while preparing sub-designs for run execution.
exit
INFO: [Common 17-206] Exiting Vivado at Sun Dec 22 18:08:59 2024...
