|rrf
reset => registers:GEN_REG:0:VALD.reset
reset => registers:GEN_REG:1:VALD.reset
reset => registers:GEN_REG:2:VALD.reset
reset => registers:GEN_REG:3:VALD.reset
reset => registers:GEN_REG:4:VALD.reset
reset => registers:GEN_REG:5:VALD.reset
reset => registers:GEN_REG:6:VALD.reset
reset => registers:GEN_REG:7:VALD.reset
reset => registers:GEN_REG:8:VALD.reset
reset => registers:GEN_REG:9:VALD.reset
reset => registers:GEN_REG:10:VALD.reset
reset => registers:GEN_REG:11:VALD.reset
reset => registers:GEN_REG:12:VALD.reset
reset => registers:GEN_REG:13:VALD.reset
reset => registers:GEN_REG:14:VALD.reset
reset => registers:GEN_REG:15:VALD.reset
reset => registers:GEN_REG:16:VALD.reset
reset => registers:GEN_REG:17:VALD.reset
reset => registers:GEN_REG:18:VALD.reset
reset => registers:GEN_REG:19:VALD.reset
reset => registers:GEN_REG:20:VALD.reset
reset => registers:GEN_REG:21:VALD.reset
reset => registers:GEN_REG:22:VALD.reset
reset => registers:GEN_REG:23:VALD.reset
reset => registers:GEN_REG:24:VALD.reset
reset => registers:GEN_REG:25:VALD.reset
reset => registers:GEN_REG:26:VALD.reset
reset => registers:GEN_REG:27:VALD.reset
reset => registers:GEN_REG:28:VALD.reset
reset => registers:GEN_REG:29:VALD.reset
reset => registers:GEN_REG:30:VALD.reset
reset => registers:GEN_REG:31:VALD.reset
clk => registers:GEN_REG:0:VALD.clk
clk => registers:GEN_REG:1:VALD.clk
clk => registers:GEN_REG:2:VALD.clk
clk => registers:GEN_REG:3:VALD.clk
clk => registers:GEN_REG:4:VALD.clk
clk => registers:GEN_REG:5:VALD.clk
clk => registers:GEN_REG:6:VALD.clk
clk => registers:GEN_REG:7:VALD.clk
clk => registers:GEN_REG:8:VALD.clk
clk => registers:GEN_REG:9:VALD.clk
clk => registers:GEN_REG:10:VALD.clk
clk => registers:GEN_REG:11:VALD.clk
clk => registers:GEN_REG:12:VALD.clk
clk => registers:GEN_REG:13:VALD.clk
clk => registers:GEN_REG:14:VALD.clk
clk => registers:GEN_REG:15:VALD.clk
clk => registers:GEN_REG:16:VALD.clk
clk => registers:GEN_REG:17:VALD.clk
clk => registers:GEN_REG:18:VALD.clk
clk => registers:GEN_REG:19:VALD.clk
clk => registers:GEN_REG:20:VALD.clk
clk => registers:GEN_REG:21:VALD.clk
clk => registers:GEN_REG:22:VALD.clk
clk => registers:GEN_REG:23:VALD.clk
clk => registers:GEN_REG:24:VALD.clk
clk => registers:GEN_REG:25:VALD.clk
clk => registers:GEN_REG:26:VALD.clk
clk => registers:GEN_REG:27:VALD.clk
clk => registers:GEN_REG:28:VALD.clk
clk => registers:GEN_REG:29:VALD.clk
clk => registers:GEN_REG:30:VALD.clk
clk => registers:GEN_REG:31:VALD.clk
validity_in[31][0] => registers:GEN_REG:31:VALD.input[0]
validity_in[30][0] => registers:GEN_REG:30:VALD.input[0]
validity_in[29][0] => registers:GEN_REG:29:VALD.input[0]
validity_in[28][0] => registers:GEN_REG:28:VALD.input[0]
validity_in[27][0] => registers:GEN_REG:27:VALD.input[0]
validity_in[26][0] => registers:GEN_REG:26:VALD.input[0]
validity_in[25][0] => registers:GEN_REG:25:VALD.input[0]
validity_in[24][0] => registers:GEN_REG:24:VALD.input[0]
validity_in[23][0] => registers:GEN_REG:23:VALD.input[0]
validity_in[22][0] => registers:GEN_REG:22:VALD.input[0]
validity_in[21][0] => registers:GEN_REG:21:VALD.input[0]
validity_in[20][0] => registers:GEN_REG:20:VALD.input[0]
validity_in[19][0] => registers:GEN_REG:19:VALD.input[0]
validity_in[18][0] => registers:GEN_REG:18:VALD.input[0]
validity_in[17][0] => registers:GEN_REG:17:VALD.input[0]
validity_in[16][0] => registers:GEN_REG:16:VALD.input[0]
validity_in[15][0] => registers:GEN_REG:15:VALD.input[0]
validity_in[14][0] => registers:GEN_REG:14:VALD.input[0]
validity_in[13][0] => registers:GEN_REG:13:VALD.input[0]
validity_in[12][0] => registers:GEN_REG:12:VALD.input[0]
validity_in[11][0] => registers:GEN_REG:11:VALD.input[0]
validity_in[10][0] => registers:GEN_REG:10:VALD.input[0]
validity_in[9][0] => registers:GEN_REG:9:VALD.input[0]
validity_in[8][0] => registers:GEN_REG:8:VALD.input[0]
validity_in[7][0] => registers:GEN_REG:7:VALD.input[0]
validity_in[6][0] => registers:GEN_REG:6:VALD.input[0]
validity_in[5][0] => registers:GEN_REG:5:VALD.input[0]
validity_in[4][0] => registers:GEN_REG:4:VALD.input[0]
validity_in[3][0] => registers:GEN_REG:3:VALD.input[0]
validity_in[2][0] => registers:GEN_REG:2:VALD.input[0]
validity_in[1][0] => registers:GEN_REG:1:VALD.input[0]
validity_in[0][0] => registers:GEN_REG:0:VALD.input[0]
validity_out[31][0] <= registers:GEN_REG:31:VALD.output[0]
validity_out[30][0] <= registers:GEN_REG:30:VALD.output[0]
validity_out[29][0] <= registers:GEN_REG:29:VALD.output[0]
validity_out[28][0] <= registers:GEN_REG:28:VALD.output[0]
validity_out[27][0] <= registers:GEN_REG:27:VALD.output[0]
validity_out[26][0] <= registers:GEN_REG:26:VALD.output[0]
validity_out[25][0] <= registers:GEN_REG:25:VALD.output[0]
validity_out[24][0] <= registers:GEN_REG:24:VALD.output[0]
validity_out[23][0] <= registers:GEN_REG:23:VALD.output[0]
validity_out[22][0] <= registers:GEN_REG:22:VALD.output[0]
validity_out[21][0] <= registers:GEN_REG:21:VALD.output[0]
validity_out[20][0] <= registers:GEN_REG:20:VALD.output[0]
validity_out[19][0] <= registers:GEN_REG:19:VALD.output[0]
validity_out[18][0] <= registers:GEN_REG:18:VALD.output[0]
validity_out[17][0] <= registers:GEN_REG:17:VALD.output[0]
validity_out[16][0] <= registers:GEN_REG:16:VALD.output[0]
validity_out[15][0] <= registers:GEN_REG:15:VALD.output[0]
validity_out[14][0] <= registers:GEN_REG:14:VALD.output[0]
validity_out[13][0] <= registers:GEN_REG:13:VALD.output[0]
validity_out[12][0] <= registers:GEN_REG:12:VALD.output[0]
validity_out[11][0] <= registers:GEN_REG:11:VALD.output[0]
validity_out[10][0] <= registers:GEN_REG:10:VALD.output[0]
validity_out[9][0] <= registers:GEN_REG:9:VALD.output[0]
validity_out[8][0] <= registers:GEN_REG:8:VALD.output[0]
validity_out[7][0] <= registers:GEN_REG:7:VALD.output[0]
validity_out[6][0] <= registers:GEN_REG:6:VALD.output[0]
validity_out[5][0] <= registers:GEN_REG:5:VALD.output[0]
validity_out[4][0] <= registers:GEN_REG:4:VALD.output[0]
validity_out[3][0] <= registers:GEN_REG:3:VALD.output[0]
validity_out[2][0] <= registers:GEN_REG:2:VALD.output[0]
validity_out[1][0] <= registers:GEN_REG:1:VALD.output[0]
validity_out[0][0] <= registers:GEN_REG:0:VALD.output[0]
val_en_ch[31][0] => registers:GEN_REG:31:VALD.enable
val_en_ch[30][0] => registers:GEN_REG:30:VALD.enable
val_en_ch[29][0] => registers:GEN_REG:29:VALD.enable
val_en_ch[28][0] => registers:GEN_REG:28:VALD.enable
val_en_ch[27][0] => registers:GEN_REG:27:VALD.enable
val_en_ch[26][0] => registers:GEN_REG:26:VALD.enable
val_en_ch[25][0] => registers:GEN_REG:25:VALD.enable
val_en_ch[24][0] => registers:GEN_REG:24:VALD.enable
val_en_ch[23][0] => registers:GEN_REG:23:VALD.enable
val_en_ch[22][0] => registers:GEN_REG:22:VALD.enable
val_en_ch[21][0] => registers:GEN_REG:21:VALD.enable
val_en_ch[20][0] => registers:GEN_REG:20:VALD.enable
val_en_ch[19][0] => registers:GEN_REG:19:VALD.enable
val_en_ch[18][0] => registers:GEN_REG:18:VALD.enable
val_en_ch[17][0] => registers:GEN_REG:17:VALD.enable
val_en_ch[16][0] => registers:GEN_REG:16:VALD.enable
val_en_ch[15][0] => registers:GEN_REG:15:VALD.enable
val_en_ch[14][0] => registers:GEN_REG:14:VALD.enable
val_en_ch[13][0] => registers:GEN_REG:13:VALD.enable
val_en_ch[12][0] => registers:GEN_REG:12:VALD.enable
val_en_ch[11][0] => registers:GEN_REG:11:VALD.enable
val_en_ch[10][0] => registers:GEN_REG:10:VALD.enable
val_en_ch[9][0] => registers:GEN_REG:9:VALD.enable
val_en_ch[8][0] => registers:GEN_REG:8:VALD.enable
val_en_ch[7][0] => registers:GEN_REG:7:VALD.enable
val_en_ch[6][0] => registers:GEN_REG:6:VALD.enable
val_en_ch[5][0] => registers:GEN_REG:5:VALD.enable
val_en_ch[4][0] => registers:GEN_REG:4:VALD.enable
val_en_ch[3][0] => registers:GEN_REG:3:VALD.enable
val_en_ch[2][0] => registers:GEN_REG:2:VALD.enable
val_en_ch[1][0] => registers:GEN_REG:1:VALD.enable
val_en_ch[0][0] => registers:GEN_REG:0:VALD.enable


|rrf|registers:\GEN_REG:0:VALD
input[0] => data.DATAB
enable => data.OUTPUTSELECT
output[0] <= output[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => output[0]~reg0.CLK
clk => data[0].CLK
reset => data.OUTPUTSELECT


|rrf|registers:\GEN_REG:1:VALD
input[0] => data.DATAB
enable => data.OUTPUTSELECT
output[0] <= output[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => output[0]~reg0.CLK
clk => data[0].CLK
reset => data.OUTPUTSELECT


|rrf|registers:\GEN_REG:2:VALD
input[0] => data.DATAB
enable => data.OUTPUTSELECT
output[0] <= output[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => output[0]~reg0.CLK
clk => data[0].CLK
reset => data.OUTPUTSELECT


|rrf|registers:\GEN_REG:3:VALD
input[0] => data.DATAB
enable => data.OUTPUTSELECT
output[0] <= output[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => output[0]~reg0.CLK
clk => data[0].CLK
reset => data.OUTPUTSELECT


|rrf|registers:\GEN_REG:4:VALD
input[0] => data.DATAB
enable => data.OUTPUTSELECT
output[0] <= output[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => output[0]~reg0.CLK
clk => data[0].CLK
reset => data.OUTPUTSELECT


|rrf|registers:\GEN_REG:5:VALD
input[0] => data.DATAB
enable => data.OUTPUTSELECT
output[0] <= output[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => output[0]~reg0.CLK
clk => data[0].CLK
reset => data.OUTPUTSELECT


|rrf|registers:\GEN_REG:6:VALD
input[0] => data.DATAB
enable => data.OUTPUTSELECT
output[0] <= output[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => output[0]~reg0.CLK
clk => data[0].CLK
reset => data.OUTPUTSELECT


|rrf|registers:\GEN_REG:7:VALD
input[0] => data.DATAB
enable => data.OUTPUTSELECT
output[0] <= output[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => output[0]~reg0.CLK
clk => data[0].CLK
reset => data.OUTPUTSELECT


|rrf|registers:\GEN_REG:8:VALD
input[0] => data.DATAB
enable => data.OUTPUTSELECT
output[0] <= output[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => output[0]~reg0.CLK
clk => data[0].CLK
reset => data.OUTPUTSELECT


|rrf|registers:\GEN_REG:9:VALD
input[0] => data.DATAB
enable => data.OUTPUTSELECT
output[0] <= output[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => output[0]~reg0.CLK
clk => data[0].CLK
reset => data.OUTPUTSELECT


|rrf|registers:\GEN_REG:10:VALD
input[0] => data.DATAB
enable => data.OUTPUTSELECT
output[0] <= output[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => output[0]~reg0.CLK
clk => data[0].CLK
reset => data.OUTPUTSELECT


|rrf|registers:\GEN_REG:11:VALD
input[0] => data.DATAB
enable => data.OUTPUTSELECT
output[0] <= output[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => output[0]~reg0.CLK
clk => data[0].CLK
reset => data.OUTPUTSELECT


|rrf|registers:\GEN_REG:12:VALD
input[0] => data.DATAB
enable => data.OUTPUTSELECT
output[0] <= output[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => output[0]~reg0.CLK
clk => data[0].CLK
reset => data.OUTPUTSELECT


|rrf|registers:\GEN_REG:13:VALD
input[0] => data.DATAB
enable => data.OUTPUTSELECT
output[0] <= output[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => output[0]~reg0.CLK
clk => data[0].CLK
reset => data.OUTPUTSELECT


|rrf|registers:\GEN_REG:14:VALD
input[0] => data.DATAB
enable => data.OUTPUTSELECT
output[0] <= output[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => output[0]~reg0.CLK
clk => data[0].CLK
reset => data.OUTPUTSELECT


|rrf|registers:\GEN_REG:15:VALD
input[0] => data.DATAB
enable => data.OUTPUTSELECT
output[0] <= output[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => output[0]~reg0.CLK
clk => data[0].CLK
reset => data.OUTPUTSELECT


|rrf|registers:\GEN_REG:16:VALD
input[0] => data.DATAB
enable => data.OUTPUTSELECT
output[0] <= output[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => output[0]~reg0.CLK
clk => data[0].CLK
reset => data.OUTPUTSELECT


|rrf|registers:\GEN_REG:17:VALD
input[0] => data.DATAB
enable => data.OUTPUTSELECT
output[0] <= output[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => output[0]~reg0.CLK
clk => data[0].CLK
reset => data.OUTPUTSELECT


|rrf|registers:\GEN_REG:18:VALD
input[0] => data.DATAB
enable => data.OUTPUTSELECT
output[0] <= output[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => output[0]~reg0.CLK
clk => data[0].CLK
reset => data.OUTPUTSELECT


|rrf|registers:\GEN_REG:19:VALD
input[0] => data.DATAB
enable => data.OUTPUTSELECT
output[0] <= output[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => output[0]~reg0.CLK
clk => data[0].CLK
reset => data.OUTPUTSELECT


|rrf|registers:\GEN_REG:20:VALD
input[0] => data.DATAB
enable => data.OUTPUTSELECT
output[0] <= output[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => output[0]~reg0.CLK
clk => data[0].CLK
reset => data.OUTPUTSELECT


|rrf|registers:\GEN_REG:21:VALD
input[0] => data.DATAB
enable => data.OUTPUTSELECT
output[0] <= output[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => output[0]~reg0.CLK
clk => data[0].CLK
reset => data.OUTPUTSELECT


|rrf|registers:\GEN_REG:22:VALD
input[0] => data.DATAB
enable => data.OUTPUTSELECT
output[0] <= output[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => output[0]~reg0.CLK
clk => data[0].CLK
reset => data.OUTPUTSELECT


|rrf|registers:\GEN_REG:23:VALD
input[0] => data.DATAB
enable => data.OUTPUTSELECT
output[0] <= output[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => output[0]~reg0.CLK
clk => data[0].CLK
reset => data.OUTPUTSELECT


|rrf|registers:\GEN_REG:24:VALD
input[0] => data.DATAB
enable => data.OUTPUTSELECT
output[0] <= output[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => output[0]~reg0.CLK
clk => data[0].CLK
reset => data.OUTPUTSELECT


|rrf|registers:\GEN_REG:25:VALD
input[0] => data.DATAB
enable => data.OUTPUTSELECT
output[0] <= output[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => output[0]~reg0.CLK
clk => data[0].CLK
reset => data.OUTPUTSELECT


|rrf|registers:\GEN_REG:26:VALD
input[0] => data.DATAB
enable => data.OUTPUTSELECT
output[0] <= output[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => output[0]~reg0.CLK
clk => data[0].CLK
reset => data.OUTPUTSELECT


|rrf|registers:\GEN_REG:27:VALD
input[0] => data.DATAB
enable => data.OUTPUTSELECT
output[0] <= output[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => output[0]~reg0.CLK
clk => data[0].CLK
reset => data.OUTPUTSELECT


|rrf|registers:\GEN_REG:28:VALD
input[0] => data.DATAB
enable => data.OUTPUTSELECT
output[0] <= output[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => output[0]~reg0.CLK
clk => data[0].CLK
reset => data.OUTPUTSELECT


|rrf|registers:\GEN_REG:29:VALD
input[0] => data.DATAB
enable => data.OUTPUTSELECT
output[0] <= output[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => output[0]~reg0.CLK
clk => data[0].CLK
reset => data.OUTPUTSELECT


|rrf|registers:\GEN_REG:30:VALD
input[0] => data.DATAB
enable => data.OUTPUTSELECT
output[0] <= output[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => output[0]~reg0.CLK
clk => data[0].CLK
reset => data.OUTPUTSELECT


|rrf|registers:\GEN_REG:31:VALD
input[0] => data.DATAB
enable => data.OUTPUTSELECT
output[0] <= output[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => output[0]~reg0.CLK
clk => data[0].CLK
reset => data.OUTPUTSELECT


