/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  wire _00_;
  wire _01_;
  wire _02_;
  wire _03_;
  wire [13:0] _04_;
  wire celloutsig_0_0z;
  wire celloutsig_0_10z;
  wire celloutsig_0_12z;
  wire celloutsig_0_13z;
  wire celloutsig_0_14z;
  wire celloutsig_0_15z;
  wire celloutsig_0_16z;
  wire celloutsig_0_17z;
  wire celloutsig_0_19z;
  wire celloutsig_0_1z;
  wire celloutsig_0_20z;
  wire celloutsig_0_21z;
  wire celloutsig_0_23z;
  wire celloutsig_0_25z;
  wire celloutsig_0_26z;
  wire celloutsig_0_28z;
  wire celloutsig_0_2z;
  wire celloutsig_0_30z;
  wire celloutsig_0_3z;
  wire celloutsig_0_42z;
  wire celloutsig_0_47z;
  wire celloutsig_0_49z;
  wire celloutsig_0_54z;
  wire celloutsig_0_56z;
  wire celloutsig_0_57z;
  wire celloutsig_0_5z;
  wire celloutsig_0_7z;
  wire celloutsig_0_8z;
  wire celloutsig_0_9z;
  wire celloutsig_1_0z;
  wire celloutsig_1_10z;
  wire celloutsig_1_11z;
  wire celloutsig_1_16z;
  wire celloutsig_1_18z;
  wire celloutsig_1_19z;
  wire celloutsig_1_1z;
  wire celloutsig_1_2z;
  wire celloutsig_1_4z;
  wire celloutsig_1_6z;
  wire celloutsig_1_7z;
  wire celloutsig_1_8z;
  input [63:0] clkin_data;
  wire [63:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_0_30z = celloutsig_0_3z ? celloutsig_0_23z : _00_;
  assign celloutsig_0_3z = celloutsig_0_2z ? celloutsig_0_1z : celloutsig_0_0z;
  assign celloutsig_0_42z = celloutsig_0_26z ? celloutsig_0_23z : celloutsig_0_28z;
  assign celloutsig_0_47z = celloutsig_0_42z ? celloutsig_0_12z : celloutsig_0_9z;
  assign celloutsig_0_49z = celloutsig_0_16z ? celloutsig_0_10z : celloutsig_0_9z;
  assign celloutsig_0_56z = celloutsig_0_47z ? celloutsig_0_54z : celloutsig_0_21z;
  assign celloutsig_0_57z = celloutsig_0_2z ? celloutsig_0_3z : celloutsig_0_49z;
  assign celloutsig_1_7z = celloutsig_1_2z ? celloutsig_1_6z : celloutsig_1_2z;
  assign celloutsig_1_10z = celloutsig_1_2z ? celloutsig_1_0z : celloutsig_1_8z;
  assign celloutsig_1_11z = celloutsig_1_6z ? celloutsig_1_10z : celloutsig_1_0z;
  assign celloutsig_1_18z = celloutsig_1_7z ? celloutsig_1_11z : celloutsig_1_16z;
  assign celloutsig_0_10z = celloutsig_0_12z ? celloutsig_0_5z : celloutsig_0_12z;
  assign celloutsig_0_1z = in_data[15] ? celloutsig_0_0z : in_data[42];
  assign celloutsig_0_14z = celloutsig_0_2z ? celloutsig_0_2z : celloutsig_0_9z;
  assign celloutsig_0_15z = celloutsig_0_13z ? celloutsig_0_10z : celloutsig_0_0z;
  assign celloutsig_0_19z = celloutsig_0_10z ? celloutsig_0_13z : in_data[38];
  assign celloutsig_0_21z = _03_ ? celloutsig_0_20z : celloutsig_0_15z;
  assign celloutsig_0_23z = celloutsig_0_14z ? celloutsig_0_2z : celloutsig_0_19z;
  assign celloutsig_0_26z = celloutsig_0_9z ? celloutsig_0_21z : celloutsig_0_2z;
  reg [13:0] _24_;
  always_ff @(negedge celloutsig_1_18z, negedge clkin_data[0])
    if (!clkin_data[0]) _24_ <= 14'h0000;
    else _24_ <= { celloutsig_0_12z, celloutsig_0_3z, celloutsig_0_9z, celloutsig_0_5z, celloutsig_0_2z, celloutsig_0_0z, celloutsig_0_5z, celloutsig_0_7z, celloutsig_0_10z, celloutsig_0_0z, celloutsig_0_2z, celloutsig_0_0z, celloutsig_0_5z, celloutsig_0_8z };
  assign { _04_[13:12], _03_, _04_[10:9], _00_, _04_[7], _01_, _02_, _04_[4:0] } = _24_;
  assign celloutsig_0_0z = in_data[25] & ~(in_data[16]);
  assign celloutsig_0_5z = celloutsig_0_1z & ~(in_data[21]);
  assign celloutsig_0_54z = celloutsig_0_30z & ~(celloutsig_0_17z);
  assign celloutsig_1_0z = in_data[108] & ~(in_data[106]);
  assign celloutsig_1_1z = in_data[125] & ~(celloutsig_1_0z);
  assign celloutsig_1_2z = celloutsig_1_1z & ~(celloutsig_1_0z);
  assign celloutsig_0_12z = celloutsig_0_0z & ~(celloutsig_0_3z);
  assign celloutsig_1_4z = in_data[104] & ~(in_data[105]);
  assign celloutsig_1_6z = celloutsig_1_2z & ~(celloutsig_1_4z);
  assign celloutsig_1_8z = celloutsig_1_0z & ~(celloutsig_1_0z);
  assign celloutsig_0_7z = celloutsig_0_0z & ~(celloutsig_0_0z);
  assign celloutsig_1_16z = celloutsig_1_7z & ~(in_data[154]);
  assign celloutsig_1_19z = celloutsig_1_4z & ~(celloutsig_1_10z);
  assign celloutsig_0_8z = celloutsig_0_5z & ~(celloutsig_0_3z);
  assign celloutsig_0_9z = celloutsig_0_0z & ~(celloutsig_0_2z);
  assign celloutsig_0_13z = celloutsig_0_2z & ~(celloutsig_0_2z);
  assign celloutsig_0_16z = celloutsig_0_5z & ~(_00_);
  assign celloutsig_0_17z = celloutsig_0_15z & ~(_04_[2]);
  assign celloutsig_0_20z = celloutsig_0_13z & ~(celloutsig_0_17z);
  assign celloutsig_0_2z = in_data[37] & ~(celloutsig_0_0z);
  assign celloutsig_0_25z = celloutsig_0_14z & ~(celloutsig_0_2z);
  assign celloutsig_0_28z = celloutsig_0_25z & ~(_04_[3]);
  assign { _04_[11], _04_[8], _04_[6:5] } = { _03_, _00_, _01_, _02_ };
  assign { out_data[128], out_data[96], out_data[32], out_data[0] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_56z, celloutsig_0_57z };
endmodule
