<?xml version="1.0" encoding="UTF-8"?>
<preferences>
 <debug showDebugMenu="0" />
 <systemtable filter="All Interfaces">
  <columns>
   <connections preferredWidth="47" />
   <irq preferredWidth="63" />
   <export preferredWidth="30" />
   <name preferredWidth="166" />
   <description preferredWidth="192" />
   <baseaddress preferredWidth="110" />
   <endaddress preferredWidth="90" />
  </columns>
 </systemtable>
 <library
   expandedCategories="Library/DSP,Library/DSP/Transforms,Library,Project" />
 <window width="1382" height="744" x="-8" y="-8" />
 <generation synthesis="VERILOG" />
 <hdlexample language="VERILOG" />
</preferences>
