read -sv run_verilog_mid/adder_32b_9_91_845d9e6298a9435bb808cea40c9c7d58.v
hierarchy -top main
flatten
proc; techmap; opt;
abc -fast -liberty NangateOpenCellLibrary_typical.lib
write_verilog run_yosys_mid/adder_32b_9_91_845d9e6298a9435bb808cea40c9c7d58_yosys.v
