entity structure_vhdl is
	port(
		a, b, c, d in bit;
		s out bit
	);
end structure_vhdl

architecture arch of structure_vhdl is
	signal 