set ::env(DESIGN_NAME) cpu_4bit
set ::env(VERILOG_FILES) "\
    $::env(DESIGN_DIR)/cpu.v"
