<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "https://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml" lang="en-US">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=11"/>
<meta name="generator" content="Doxygen 1.12.0"/>
<meta name="viewport" content="width=device-width, initial-scale=1"/>
<title>LLVM: lib/Target/AArch64/GISel/AArch64GlobalISelUtils.h Source File</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<script type="text/javascript" src="clipboard.js"></script>
<link href="navtree.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="resize.js"></script>
<script type="text/x-mathjax-config">
MathJax.Hub.Config({
  extensions: ["tex2jax.js"],
  jax: ["input/TeX","output/HTML-CSS"],
});
</script>
<script type="text/javascript" async="async" src="https://cdnjs.cloudflare.com/ajax/libs/mathjax/2.7.7/MathJax.js/MathJax.js"></script>
<link href="doxygen.css" rel="stylesheet" type="text/css" />
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr id="projectrow">
  <td id="projectalign">
   <div id="projectname">LLVM<span id="projectnumber">&#160;19.1.0</span>
   </div>
  </td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.12.0 -->
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:d3d9a9a6595521f9666a5e94cc830dab83b65699&amp;dn=expat.txt MIT */
$(function() { codefold.init(0); });
/* @license-end */
</script>
<script type="text/javascript" src="menudata.js"></script>
<script type="text/javascript" src="menu.js"></script>
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:d3d9a9a6595521f9666a5e94cc830dab83b65699&amp;dn=expat.txt MIT */
$(function() {
  initMenu('',false,false,'search.php','Search',false);
});
/* @license-end */
</script>
<div id="main-nav"></div>
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:d3d9a9a6595521f9666a5e94cc830dab83b65699&amp;dn=expat.txt MIT */
$(function(){ initResizable(false); });
/* @license-end */
</script>
<div id="nav-path" class="navpath">
  <ul>
<li class="navelem"><a class="el" href="dir_97aefd0d527b934f1d99a682da8fe6a9.html">lib</a></li><li class="navelem"><a class="el" href="dir_794e483eb1cc7921d35fd149d9cc325b.html">Target</a></li><li class="navelem"><a class="el" href="dir_b69b85499a0be7bec9dbd65569a12909.html">AArch64</a></li><li class="navelem"><a class="el" href="dir_93f1e631d3c6f8dc58629a6a479cd539.html">GISel</a></li>  </ul>
</div>
</div><!-- top -->
<div id="doc-content">
<div class="header">
  <div class="headertitle"><div class="title">AArch64GlobalISelUtils.h</div></div>
</div><!--header-->
<div class="contents">
<a href="AArch64GlobalISelUtils_8h.html">Go to the documentation of this file.</a><div class="fragment"><div class="line"><a id="l00001" name="l00001"></a><span class="lineno">    1</span><span class="comment">//===- AArch64GlobalISelUtils.h ----------------------------------*- C++ -*-==//</span></div>
<div class="line"><a id="l00002" name="l00002"></a><span class="lineno">    2</span><span class="comment">//</span></div>
<div class="line"><a id="l00003" name="l00003"></a><span class="lineno">    3</span><span class="comment">// Part of the LLVM Project, under the Apache License v2.0 with LLVM Exceptions.</span></div>
<div class="line"><a id="l00004" name="l00004"></a><span class="lineno">    4</span><span class="comment">// See https://llvm.org/LICENSE.txt for license information.</span></div>
<div class="line"><a id="l00005" name="l00005"></a><span class="lineno">    5</span><span class="comment">// SPDX-License-Identifier: Apache-2.0 WITH LLVM-exception</span></div>
<div class="line"><a id="l00006" name="l00006"></a><span class="lineno">    6</span><span class="comment">//</span></div>
<div class="line"><a id="l00007" name="l00007"></a><span class="lineno">    7</span><span class="comment">//===----------------------------------------------------------------------===//</span><span class="comment"></span></div>
<div class="line"><a id="l00008" name="l00008"></a><span class="lineno">    8</span><span class="comment">/// \file APIs for AArch64-specific helper functions used in the GlobalISel</span></div>
<div class="line"><a id="l00009" name="l00009"></a><span class="lineno">    9</span><span class="comment">/// pipeline.</span></div>
<div class="line"><a id="l00010" name="l00010"></a><span class="lineno">   10</span><span class="comment"></span><span class="comment">//===----------------------------------------------------------------------===//</span></div>
<div class="line"><a id="l00011" name="l00011"></a><span class="lineno">   11</span> </div>
<div class="line"><a id="l00012" name="l00012"></a><span class="lineno">   12</span><span class="preprocessor">#ifndef LLVM_LIB_TARGET_AARCH64_GISEL_AARCH64GLOBALISELUTILS_H</span></div>
<div class="line"><a id="l00013" name="l00013"></a><span class="lineno">   13</span><span class="preprocessor">#define LLVM_LIB_TARGET_AARCH64_GISEL_AARCH64GLOBALISELUTILS_H</span></div>
<div class="line"><a id="l00014" name="l00014"></a><span class="lineno">   14</span><span class="preprocessor">#include &quot;<a class="code" href="AArch64AddressingModes_8h.html">MCTargetDesc/AArch64AddressingModes.h</a>&quot;</span></div>
<div class="line"><a id="l00015" name="l00015"></a><span class="lineno">   15</span><span class="preprocessor">#include &quot;<a class="code" href="AArch64BaseInfo_8h.html">Utils/AArch64BaseInfo.h</a>&quot;</span></div>
<div class="line"><a id="l00016" name="l00016"></a><span class="lineno">   16</span><span class="preprocessor">#include &quot;<a class="code" href="MachineIRBuilder_8h.html">llvm/CodeGen/GlobalISel/MachineIRBuilder.h</a>&quot;</span></div>
<div class="line"><a id="l00017" name="l00017"></a><span class="lineno">   17</span><span class="preprocessor">#include &quot;<a class="code" href="CodeGen_2GlobalISel_2Utils_8h.html">llvm/CodeGen/GlobalISel/Utils.h</a>&quot;</span></div>
<div class="line"><a id="l00018" name="l00018"></a><span class="lineno">   18</span><span class="preprocessor">#include &quot;<a class="code" href="Register_8h.html">llvm/CodeGen/Register.h</a>&quot;</span></div>
<div class="line"><a id="l00019" name="l00019"></a><span class="lineno">   19</span><span class="preprocessor">#include &quot;<a class="code" href="InstrTypes_8h.html">llvm/IR/InstrTypes.h</a>&quot;</span></div>
<div class="line"><a id="l00020" name="l00020"></a><span class="lineno">   20</span><span class="preprocessor">#include &lt;cstdint&gt;</span></div>
<div class="line"><a id="l00021" name="l00021"></a><span class="lineno">   21</span> </div>
<div class="line"><a id="l00022" name="l00022"></a><span class="lineno">   22</span><span class="keyword">namespace </span><a class="code hl_namespace" href="namespacellvm.html">llvm</a> {</div>
<div class="line"><a id="l00023" name="l00023"></a><span class="lineno">   23</span> </div>
<div class="foldopen" id="foldopen00024" data-start="{" data-end="}">
<div class="line"><a id="l00024" name="l00024"></a><span class="lineno"><a class="line" href="namespacellvm_1_1AArch64GISelUtils.html">   24</a></span><span class="keyword">namespace </span>AArch64GISelUtils {</div>
<div class="line"><a id="l00025" name="l00025"></a><span class="lineno">   25</span><span class="comment"></span> </div>
<div class="line"><a id="l00026" name="l00026"></a><span class="lineno">   26</span><span class="comment">/// \returns true if \p C is a legal immediate operand for an arithmetic</span></div>
<div class="line"><a id="l00027" name="l00027"></a><span class="lineno">   27</span><span class="comment">/// instruction.</span></div>
<div class="foldopen" id="foldopen00028" data-start="{" data-end="}">
<div class="line"><a id="l00028" name="l00028"></a><span class="lineno"><a class="line" href="namespacellvm_1_1AArch64GISelUtils.html#a698a57c6350d84d41c3892d6c5bb02ee">   28</a></span><span class="comment"></span><span class="keyword">constexpr</span> <span class="keywordtype">bool</span> <a class="code hl_function" href="namespacellvm_1_1AArch64GISelUtils.html#a698a57c6350d84d41c3892d6c5bb02ee">isLegalArithImmed</a>(<span class="keyword">const</span> <a class="code hl_class" href="classuint64__t.html">uint64_t</a> <a class="code hl_enumvalue" href="namespacellvm_1_1CallingConv.html#ab5129f11389b3bfacaf2971bc558a90bafd841a49aec1539bc88abc8ff9e170fb">C</a>) {</div>
<div class="line"><a id="l00029" name="l00029"></a><span class="lineno">   29</span>  <span class="keywordflow">return</span> (<a class="code hl_enumvalue" href="namespacellvm_1_1CallingConv.html#ab5129f11389b3bfacaf2971bc558a90bafd841a49aec1539bc88abc8ff9e170fb">C</a> &gt;&gt; 12 == 0) || ((<a class="code hl_enumvalue" href="namespacellvm_1_1CallingConv.html#ab5129f11389b3bfacaf2971bc558a90bafd841a49aec1539bc88abc8ff9e170fb">C</a> &amp; 0xFFFULL) == 0 &amp;&amp; <a class="code hl_enumvalue" href="namespacellvm_1_1CallingConv.html#ab5129f11389b3bfacaf2971bc558a90bafd841a49aec1539bc88abc8ff9e170fb">C</a> &gt;&gt; 24 == 0);</div>
<div class="line"><a id="l00030" name="l00030"></a><span class="lineno">   30</span>}</div>
</div>
<div class="line"><a id="l00031" name="l00031"></a><span class="lineno">   31</span><span class="comment"></span> </div>
<div class="line"><a id="l00032" name="l00032"></a><span class="lineno">   32</span><span class="comment">/// \returns A value when \p MI is a vector splat of a Register or constant.</span></div>
<div class="line"><a id="l00033" name="l00033"></a><span class="lineno">   33</span><span class="comment">/// Checks for generic opcodes and AArch64-specific generic opcodes.</span></div>
<div class="line"><a id="l00034" name="l00034"></a><span class="lineno">   34</span><span class="comment"></span>std::optional&lt;RegOrConstant&gt;</div>
<div class="line"><a id="l00035" name="l00035"></a><span class="lineno">   35</span><a class="code hl_function" href="namespacellvm_1_1AArch64GISelUtils.html#a1c5d42864ce1e65a6adc088512f68b51">getAArch64VectorSplat</a>(<span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;<a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>, <span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1MachineRegisterInfo.html">MachineRegisterInfo</a> &amp;<a class="code hl_variable" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>);</div>
<div class="line"><a id="l00036" name="l00036"></a><span class="lineno">   36</span><span class="comment"></span> </div>
<div class="line"><a id="l00037" name="l00037"></a><span class="lineno">   37</span><span class="comment">/// \returns A value when \p MI is a constant vector splat.</span></div>
<div class="line"><a id="l00038" name="l00038"></a><span class="lineno">   38</span><span class="comment">/// Checks for generic opcodes and AArch64-specific generic opcodes.</span></div>
<div class="line"><a id="l00039" name="l00039"></a><span class="lineno">   39</span><span class="comment"></span>std::optional&lt;int64_t&gt;</div>
<div class="line"><a id="l00040" name="l00040"></a><span class="lineno">   40</span><a class="code hl_function" href="namespacellvm_1_1AArch64GISelUtils.html#afbd23de302bae474849243a215cb910c">getAArch64VectorSplatScalar</a>(<span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;<a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>,</div>
<div class="line"><a id="l00041" name="l00041"></a><span class="lineno">   41</span>                            <span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1MachineRegisterInfo.html">MachineRegisterInfo</a> &amp;<a class="code hl_variable" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>);</div>
<div class="line"><a id="l00042" name="l00042"></a><span class="lineno">   42</span><span class="comment"></span> </div>
<div class="line"><a id="l00043" name="l00043"></a><span class="lineno">   43</span><span class="comment">/// \returns true if \p MaybeSub and \p Pred are part of a CMN tree for an</span></div>
<div class="line"><a id="l00044" name="l00044"></a><span class="lineno">   44</span><span class="comment">/// integer compare.</span></div>
<div class="line"><a id="l00045" name="l00045"></a><span class="lineno">   45</span><span class="comment"></span><span class="keywordtype">bool</span> <a class="code hl_function" href="namespacellvm_1_1AArch64GISelUtils.html#aecef689b4ba2a5bf1d3609151f448180">isCMN</a>(<span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1MachineInstr.html">MachineInstr</a> *MaybeSub, <span class="keyword">const</span> <a class="code hl_enumeration" href="classllvm_1_1CmpInst.html#a2be3583dac92a031fa1458d4d992c78b">CmpInst::Predicate</a> &amp;Pred,</div>
<div class="line"><a id="l00046" name="l00046"></a><span class="lineno">   46</span>           <span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1MachineRegisterInfo.html">MachineRegisterInfo</a> &amp;<a class="code hl_variable" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>);</div>
<div class="line"><a id="l00047" name="l00047"></a><span class="lineno">   47</span><span class="comment"></span> </div>
<div class="line"><a id="l00048" name="l00048"></a><span class="lineno">   48</span><span class="comment">/// Replace a G_MEMSET with a value of 0 with a G_BZERO instruction if it is</span></div>
<div class="line"><a id="l00049" name="l00049"></a><span class="lineno">   49</span><span class="comment">/// supported and beneficial to do so.</span></div>
<div class="line"><a id="l00050" name="l00050"></a><span class="lineno">   50</span><span class="comment">///</span></div>
<div class="line"><a id="l00051" name="l00051"></a><span class="lineno">   51</span><span class="comment">/// \note This only applies on Darwin.</span></div>
<div class="line"><a id="l00052" name="l00052"></a><span class="lineno">   52</span><span class="comment">///</span></div>
<div class="line"><a id="l00053" name="l00053"></a><span class="lineno">   53</span><span class="comment">/// \returns true if \p MI was replaced with a G_BZERO.</span></div>
<div class="line"><a id="l00054" name="l00054"></a><span class="lineno">   54</span><span class="comment"></span><span class="keywordtype">bool</span> <a class="code hl_function" href="namespacellvm_1_1AArch64GISelUtils.html#a9922ec95e157a3432c8ccd4a8a6a2653">tryEmitBZero</a>(<a class="code hl_class" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;<a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>, <a class="code hl_class" href="classllvm_1_1MachineIRBuilder.html">MachineIRBuilder</a> &amp;MIRBuilder, <span class="keywordtype">bool</span> MinSize);</div>
<div class="line"><a id="l00055" name="l00055"></a><span class="lineno">   55</span><span class="comment"></span> </div>
<div class="line"><a id="l00056" name="l00056"></a><span class="lineno">   56</span><span class="comment">/// Analyze a ptrauth discriminator value to try to find the constant integer</span></div>
<div class="line"><a id="l00057" name="l00057"></a><span class="lineno">   57</span><span class="comment">/// and address parts, cracking a ptrauth_blend intrinsic if there is one.</span></div>
<div class="line"><a id="l00058" name="l00058"></a><span class="lineno">   58</span><span class="comment">/// \returns integer/address disc. parts, with NoRegister if no address disc.</span></div>
<div class="line"><a id="l00059" name="l00059"></a><span class="lineno">   59</span><span class="comment"></span>std::tuple&lt;uint16_t, Register&gt;</div>
<div class="line"><a id="l00060" name="l00060"></a><span class="lineno">   60</span><a class="code hl_function" href="namespacellvm_1_1AArch64GISelUtils.html#a1511e75a5fe8384a21552151b86eac3b">extractPtrauthBlendDiscriminators</a>(<a class="code hl_class" href="classllvm_1_1Register.html">Register</a> Disc, <a class="code hl_class" href="classllvm_1_1MachineRegisterInfo.html">MachineRegisterInfo</a> &amp;<a class="code hl_variable" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>);</div>
<div class="line"><a id="l00061" name="l00061"></a><span class="lineno">   61</span><span class="comment"></span> </div>
<div class="line"><a id="l00062" name="l00062"></a><span class="lineno">   62</span><span class="comment">/// Find the AArch64 condition codes necessary to represent \p P for a scalar</span></div>
<div class="line"><a id="l00063" name="l00063"></a><span class="lineno">   63</span><span class="comment">/// floating point comparison.</span></div>
<div class="line"><a id="l00064" name="l00064"></a><span class="lineno">   64</span><span class="comment">///</span></div>
<div class="line"><a id="l00065" name="l00065"></a><span class="lineno">   65</span><span class="comment">/// \param [out] CondCode is the first condition code.</span></div>
<div class="line"><a id="l00066" name="l00066"></a><span class="lineno">   66</span><span class="comment">/// \param [out] CondCode2 is the second condition code if necessary.</span></div>
<div class="line"><a id="l00067" name="l00067"></a><span class="lineno">   67</span><span class="comment">/// AArch64CC::AL otherwise.</span></div>
<div class="line"><a id="l00068" name="l00068"></a><span class="lineno">   68</span><span class="comment"></span><span class="keywordtype">void</span> <a class="code hl_function" href="namespacellvm_1_1AArch64GISelUtils.html#a6ac70c96c3ec3ca110703f1ebfe5e0ef">changeFCMPPredToAArch64CC</a>(<span class="keyword">const</span> <a class="code hl_enumeration" href="classllvm_1_1CmpInst.html#a2be3583dac92a031fa1458d4d992c78b">CmpInst::Predicate</a> <a class="code hl_define" href="Option_8cpp.html#a04665169063c8ca1f2ea96c27fc7c2b2">P</a>,</div>
<div class="line"><a id="l00069" name="l00069"></a><span class="lineno">   69</span>                               <a class="code hl_enumeration" href="namespacellvm_1_1AArch64CC.html#abfa1f7dce576430da99eed57807c7f28">AArch64CC::CondCode</a> &amp;CondCode,</div>
<div class="line"><a id="l00070" name="l00070"></a><span class="lineno">   70</span>                               <a class="code hl_enumeration" href="namespacellvm_1_1AArch64CC.html#abfa1f7dce576430da99eed57807c7f28">AArch64CC::CondCode</a> &amp;CondCode2);</div>
<div class="line"><a id="l00071" name="l00071"></a><span class="lineno">   71</span><span class="comment"></span> </div>
<div class="line"><a id="l00072" name="l00072"></a><span class="lineno">   72</span><span class="comment">/// Find the AArch64 condition codes necessary to represent \p P for a vector</span></div>
<div class="line"><a id="l00073" name="l00073"></a><span class="lineno">   73</span><span class="comment">/// floating point comparison.</span></div>
<div class="line"><a id="l00074" name="l00074"></a><span class="lineno">   74</span><span class="comment">///</span></div>
<div class="line"><a id="l00075" name="l00075"></a><span class="lineno">   75</span><span class="comment">/// \param [out] CondCode - The first condition code.</span></div>
<div class="line"><a id="l00076" name="l00076"></a><span class="lineno">   76</span><span class="comment">/// \param [out] CondCode2 - The second condition code if necessary.</span></div>
<div class="line"><a id="l00077" name="l00077"></a><span class="lineno">   77</span><span class="comment">/// AArch64CC::AL otherwise.</span></div>
<div class="line"><a id="l00078" name="l00078"></a><span class="lineno">   78</span><span class="comment">/// \param [out] Invert - True if the comparison must be inverted with a NOT.</span></div>
<div class="line"><a id="l00079" name="l00079"></a><span class="lineno">   79</span><span class="comment"></span><span class="keywordtype">void</span> <a class="code hl_function" href="namespacellvm_1_1AArch64GISelUtils.html#ab7a7906ef883e6d0a588e63caf3315cf">changeVectorFCMPPredToAArch64CC</a>(<span class="keyword">const</span> <a class="code hl_enumeration" href="classllvm_1_1CmpInst.html#a2be3583dac92a031fa1458d4d992c78b">CmpInst::Predicate</a> <a class="code hl_define" href="Option_8cpp.html#a04665169063c8ca1f2ea96c27fc7c2b2">P</a>,</div>
<div class="line"><a id="l00080" name="l00080"></a><span class="lineno">   80</span>                                     <a class="code hl_enumeration" href="namespacellvm_1_1AArch64CC.html#abfa1f7dce576430da99eed57807c7f28">AArch64CC::CondCode</a> &amp;CondCode,</div>
<div class="line"><a id="l00081" name="l00081"></a><span class="lineno">   81</span>                                     <a class="code hl_enumeration" href="namespacellvm_1_1AArch64CC.html#abfa1f7dce576430da99eed57807c7f28">AArch64CC::CondCode</a> &amp;CondCode2,</div>
<div class="line"><a id="l00082" name="l00082"></a><span class="lineno">   82</span>                                     <span class="keywordtype">bool</span> &amp;Invert);</div>
<div class="line"><a id="l00083" name="l00083"></a><span class="lineno">   83</span> </div>
<div class="line"><a id="l00084" name="l00084"></a><span class="lineno">   84</span>} <span class="comment">// namespace AArch64GISelUtils</span></div>
</div>
<div class="line"><a id="l00085" name="l00085"></a><span class="lineno">   85</span>} <span class="comment">// namespace llvm</span></div>
<div class="line"><a id="l00086" name="l00086"></a><span class="lineno">   86</span> </div>
<div class="line"><a id="l00087" name="l00087"></a><span class="lineno">   87</span><span class="preprocessor">#endif</span></div>
<div class="ttc" id="aAArch64AddressingModes_8h_html"><div class="ttname"><a href="AArch64AddressingModes_8h.html">AArch64AddressingModes.h</a></div></div>
<div class="ttc" id="aAArch64AdvSIMDScalarPass_8cpp_html_aacd2ab195054a3e6a74bfbb9d5d571c8"><div class="ttname"><a href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a></div><div class="ttdeci">unsigned const MachineRegisterInfo * MRI</div><div class="ttdef"><b>Definition</b> <a href="AArch64AdvSIMDScalarPass_8cpp_source.html#l00105">AArch64AdvSIMDScalarPass.cpp:105</a></div></div>
<div class="ttc" id="aAArch64BaseInfo_8h_html"><div class="ttname"><a href="AArch64BaseInfo_8h.html">AArch64BaseInfo.h</a></div></div>
<div class="ttc" id="aCodeGen_2GlobalISel_2Utils_8h_html"><div class="ttname"><a href="CodeGen_2GlobalISel_2Utils_8h.html">Utils.h</a></div></div>
<div class="ttc" id="aIRTranslator_8cpp_html_abe44dfdea65b4f7e11e0a608ab708b76"><div class="ttname"><a href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a></div><div class="ttdeci">IRTranslator LLVM IR MI</div><div class="ttdef"><b>Definition</b> <a href="IRTranslator_8cpp_source.html#l00113">IRTranslator.cpp:113</a></div></div>
<div class="ttc" id="aInstrTypes_8h_html"><div class="ttname"><a href="InstrTypes_8h.html">InstrTypes.h</a></div></div>
<div class="ttc" id="aMachineIRBuilder_8h_html"><div class="ttname"><a href="MachineIRBuilder_8h.html">MachineIRBuilder.h</a></div><div class="ttdoc">This file declares the MachineIRBuilder class.</div></div>
<div class="ttc" id="aOption_8cpp_html_a04665169063c8ca1f2ea96c27fc7c2b2"><div class="ttname"><a href="Option_8cpp.html#a04665169063c8ca1f2ea96c27fc7c2b2">P</a></div><div class="ttdeci">#define P(N)</div></div>
<div class="ttc" id="aRegister_8h_html"><div class="ttname"><a href="Register_8h.html">Register.h</a></div></div>
<div class="ttc" id="aclassllvm_1_1CmpInst_html_a2be3583dac92a031fa1458d4d992c78b"><div class="ttname"><a href="classllvm_1_1CmpInst.html#a2be3583dac92a031fa1458d4d992c78b">llvm::CmpInst::Predicate</a></div><div class="ttdeci">Predicate</div><div class="ttdoc">This enumeration lists the possible predicates for CmpInst subclasses.</div><div class="ttdef"><b>Definition</b> <a href="InstrTypes_8h_source.html#l00757">InstrTypes.h:757</a></div></div>
<div class="ttc" id="aclassllvm_1_1MachineIRBuilder_html"><div class="ttname"><a href="classllvm_1_1MachineIRBuilder.html">llvm::MachineIRBuilder</a></div><div class="ttdoc">Helper class to build MachineInstr.</div><div class="ttdef"><b>Definition</b> <a href="MachineIRBuilder_8h_source.html#l00224">MachineIRBuilder.h:224</a></div></div>
<div class="ttc" id="aclassllvm_1_1MachineInstr_html"><div class="ttname"><a href="classllvm_1_1MachineInstr.html">llvm::MachineInstr</a></div><div class="ttdoc">Representation of each machine instruction.</div><div class="ttdef"><b>Definition</b> <a href="MachineInstr_8h_source.html#l00067">MachineInstr.h:69</a></div></div>
<div class="ttc" id="aclassllvm_1_1MachineRegisterInfo_html"><div class="ttname"><a href="classllvm_1_1MachineRegisterInfo.html">llvm::MachineRegisterInfo</a></div><div class="ttdoc">MachineRegisterInfo - Keep track of information for virtual and physical registers,...</div><div class="ttdef"><b>Definition</b> <a href="MachineRegisterInfo_8h_source.html#l00051">MachineRegisterInfo.h:51</a></div></div>
<div class="ttc" id="aclassllvm_1_1Register_html"><div class="ttname"><a href="classllvm_1_1Register.html">llvm::Register</a></div><div class="ttdoc">Wrapper class representing virtual and physical registers.</div><div class="ttdef"><b>Definition</b> <a href="Register_8h_source.html#l00019">Register.h:19</a></div></div>
<div class="ttc" id="aclassuint64__t_html"><div class="ttname"><a href="classuint64__t.html">uint64_t</a></div></div>
<div class="ttc" id="anamespacellvm_1_1AArch64CC_html_abfa1f7dce576430da99eed57807c7f28"><div class="ttname"><a href="namespacellvm_1_1AArch64CC.html#abfa1f7dce576430da99eed57807c7f28">llvm::AArch64CC::CondCode</a></div><div class="ttdeci">CondCode</div><div class="ttdef"><b>Definition</b> <a href="AArch64BaseInfo_8h_source.html#l00255">AArch64BaseInfo.h:255</a></div></div>
<div class="ttc" id="anamespacellvm_1_1AArch64GISelUtils_html_a1511e75a5fe8384a21552151b86eac3b"><div class="ttname"><a href="namespacellvm_1_1AArch64GISelUtils.html#a1511e75a5fe8384a21552151b86eac3b">llvm::AArch64GISelUtils::extractPtrauthBlendDiscriminators</a></div><div class="ttdeci">std::tuple&lt; uint16_t, Register &gt; extractPtrauthBlendDiscriminators(Register Disc, MachineRegisterInfo &amp;MRI)</div><div class="ttdoc">Analyze a ptrauth discriminator value to try to find the constant integer and address parts,...</div><div class="ttdef"><b>Definition</b> <a href="AArch64GlobalISelUtils_8cpp_source.html#l00100">AArch64GlobalISelUtils.cpp:100</a></div></div>
<div class="ttc" id="anamespacellvm_1_1AArch64GISelUtils_html_a1c5d42864ce1e65a6adc088512f68b51"><div class="ttname"><a href="namespacellvm_1_1AArch64GISelUtils.html#a1c5d42864ce1e65a6adc088512f68b51">llvm::AArch64GISelUtils::getAArch64VectorSplat</a></div><div class="ttdeci">std::optional&lt; RegOrConstant &gt; getAArch64VectorSplat(const MachineInstr &amp;MI, const MachineRegisterInfo &amp;MRI)</div><div class="ttdef"><b>Definition</b> <a href="AArch64GlobalISelUtils_8cpp_source.html#l00021">AArch64GlobalISelUtils.cpp:21</a></div></div>
<div class="ttc" id="anamespacellvm_1_1AArch64GISelUtils_html_a698a57c6350d84d41c3892d6c5bb02ee"><div class="ttname"><a href="namespacellvm_1_1AArch64GISelUtils.html#a698a57c6350d84d41c3892d6c5bb02ee">llvm::AArch64GISelUtils::isLegalArithImmed</a></div><div class="ttdeci">constexpr bool isLegalArithImmed(const uint64_t C)</div><div class="ttdef"><b>Definition</b> <a href="#l00028">AArch64GlobalISelUtils.h:28</a></div></div>
<div class="ttc" id="anamespacellvm_1_1AArch64GISelUtils_html_a6ac70c96c3ec3ca110703f1ebfe5e0ef"><div class="ttname"><a href="namespacellvm_1_1AArch64GISelUtils.html#a6ac70c96c3ec3ca110703f1ebfe5e0ef">llvm::AArch64GISelUtils::changeFCMPPredToAArch64CC</a></div><div class="ttdeci">void changeFCMPPredToAArch64CC(const CmpInst::Predicate P, AArch64CC::CondCode &amp;CondCode, AArch64CC::CondCode &amp;CondCode2)</div><div class="ttdoc">Find the AArch64 condition codes necessary to represent P for a scalar floating point comparison.</div><div class="ttdef"><b>Definition</b> <a href="AArch64GlobalISelUtils_8cpp_source.html#l00128">AArch64GlobalISelUtils.cpp:128</a></div></div>
<div class="ttc" id="anamespacellvm_1_1AArch64GISelUtils_html_a9922ec95e157a3432c8ccd4a8a6a2653"><div class="ttname"><a href="namespacellvm_1_1AArch64GISelUtils.html#a9922ec95e157a3432c8ccd4a8a6a2653">llvm::AArch64GISelUtils::tryEmitBZero</a></div><div class="ttdeci">bool tryEmitBZero(MachineInstr &amp;MI, MachineIRBuilder &amp;MIRBuilder, bool MinSize)</div><div class="ttdoc">Replace a G_MEMSET with a value of 0 with a G_BZERO instruction if it is supported and beneficial to ...</div><div class="ttdef"><b>Definition</b> <a href="AArch64GlobalISelUtils_8cpp_source.html#l00063">AArch64GlobalISelUtils.cpp:63</a></div></div>
<div class="ttc" id="anamespacellvm_1_1AArch64GISelUtils_html_ab7a7906ef883e6d0a588e63caf3315cf"><div class="ttname"><a href="namespacellvm_1_1AArch64GISelUtils.html#ab7a7906ef883e6d0a588e63caf3315cf">llvm::AArch64GISelUtils::changeVectorFCMPPredToAArch64CC</a></div><div class="ttdeci">void changeVectorFCMPPredToAArch64CC(const CmpInst::Predicate P, AArch64CC::CondCode &amp;CondCode, AArch64CC::CondCode &amp;CondCode2, bool &amp;Invert)</div><div class="ttdoc">Find the AArch64 condition codes necessary to represent P for a vector floating point comparison.</div><div class="ttdef"><b>Definition</b> <a href="AArch64GlobalISelUtils_8cpp_source.html#l00188">AArch64GlobalISelUtils.cpp:188</a></div></div>
<div class="ttc" id="anamespacellvm_1_1AArch64GISelUtils_html_aecef689b4ba2a5bf1d3609151f448180"><div class="ttname"><a href="namespacellvm_1_1AArch64GISelUtils.html#aecef689b4ba2a5bf1d3609151f448180">llvm::AArch64GISelUtils::isCMN</a></div><div class="ttdeci">bool isCMN(const MachineInstr *MaybeSub, const CmpInst::Predicate &amp;Pred, const MachineRegisterInfo &amp;MRI)</div><div class="ttdef"><b>Definition</b> <a href="AArch64GlobalISelUtils_8cpp_source.html#l00043">AArch64GlobalISelUtils.cpp:43</a></div></div>
<div class="ttc" id="anamespacellvm_1_1AArch64GISelUtils_html_afbd23de302bae474849243a215cb910c"><div class="ttname"><a href="namespacellvm_1_1AArch64GISelUtils.html#afbd23de302bae474849243a215cb910c">llvm::AArch64GISelUtils::getAArch64VectorSplatScalar</a></div><div class="ttdeci">std::optional&lt; int64_t &gt; getAArch64VectorSplatScalar(const MachineInstr &amp;MI, const MachineRegisterInfo &amp;MRI)</div><div class="ttdef"><b>Definition</b> <a href="AArch64GlobalISelUtils_8cpp_source.html#l00035">AArch64GlobalISelUtils.cpp:35</a></div></div>
<div class="ttc" id="anamespacellvm_1_1CallingConv_html_ab5129f11389b3bfacaf2971bc558a90bafd841a49aec1539bc88abc8ff9e170fb"><div class="ttname"><a href="namespacellvm_1_1CallingConv.html#ab5129f11389b3bfacaf2971bc558a90bafd841a49aec1539bc88abc8ff9e170fb">llvm::CallingConv::C</a></div><div class="ttdeci">@ C</div><div class="ttdoc">The default llvm calling convention, compatible with C.</div><div class="ttdef"><b>Definition</b> <a href="CallingConv_8h_source.html#l00034">CallingConv.h:34</a></div></div>
<div class="ttc" id="anamespacellvm_html"><div class="ttname"><a href="namespacellvm.html">llvm</a></div><div class="ttdoc">This is an optimization pass for GlobalISel generic memory operations.</div><div class="ttdef"><b>Definition</b> <a href="AddressRanges_8h_source.html#l00018">AddressRanges.h:18</a></div></div>
</div><!-- fragment --></div><!-- contents -->
<!-- start footer part -->
<hr class="footer"/><address class="footer"><small>
Generated on Fri Nov 1 2024 13:36:07 for LLVM by&#160;<a href="https://www.doxygen.org/index.html"><img class="footer" src="doxygen.svg" width="104" height="31" alt="doxygen"/></a> 1.12.0
</small></address>
</div><!-- doc-content -->
</body>
</html>
