// Copyright (C) 1991-2013 Altera Corporation
// Your use of Altera Corporation's design tools, logic functions 
// and other software and tools, and its AMPP partner logic 
// functions, and any output files from any of the foregoing 
// (including device programming or simulation files), and any 
// associated documentation or information are expressly subject 
// to the terms and conditions of the Altera Program License 
// Subscription Agreement, Altera MegaCore Function License 
// Agreement, or other applicable license agreement, including, 
// without limitation, that your use is for the sole purpose of 
// programming logic devices manufactured by Altera and sold by 
// Altera or its authorized distributors.  Please refer to the 
// applicable agreement for further details.

// VENDOR "Altera"
// PROGRAM "Quartus II 64-Bit"
// VERSION "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition"

// DATE "05/14/2023 21:25:00"

// 
// Device: Altera EP2C35F672C6 Package FBGA672
// 

// 
// This Verilog file should be used for ModelSim-Altera (Verilog) only
// 

`timescale 1 ps/ 1 ps

module SRwPL_64bits (
	O,
	IL,
	CLK,
	I,
	S,
	IR);
output 	[63:0] O;
input 	IL;
input 	CLK;
input 	[63:0] I;
input 	[1:0] S;
input 	IR;

// Design Ports Information
// O[63]	=>  Location: PIN_A5,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// O[62]	=>  Location: PIN_B3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// O[61]	=>  Location: PIN_K9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// O[60]	=>  Location: PIN_B6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// O[59]	=>  Location: PIN_B4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// O[58]	=>  Location: PIN_G6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// O[57]	=>  Location: PIN_J9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// O[56]	=>  Location: PIN_A6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// O[55]	=>  Location: PIN_A4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// O[54]	=>  Location: PIN_H8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// O[53]	=>  Location: PIN_J8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// O[52]	=>  Location: PIN_D5,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// O[51]	=>  Location: PIN_F9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// O[50]	=>  Location: PIN_C8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// O[49]	=>  Location: PIN_G10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// O[48]	=>  Location: PIN_E10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// O[47]	=>  Location: PIN_H11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// O[46]	=>  Location: PIN_E12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// O[45]	=>  Location: PIN_A9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// O[44]	=>  Location: PIN_A10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// O[43]	=>  Location: PIN_D12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// O[42]	=>  Location: PIN_F11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// O[41]	=>  Location: PIN_H12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// O[40]	=>  Location: PIN_B9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// O[39]	=>  Location: PIN_F10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// O[38]	=>  Location: PIN_D8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// O[37]	=>  Location: PIN_C7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// O[36]	=>  Location: PIN_D7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// O[35]	=>  Location: PIN_F3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// O[34]	=>  Location: PIN_F4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// O[33]	=>  Location: PIN_H6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// O[32]	=>  Location: PIN_K6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// O[31]	=>  Location: PIN_J1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// O[30]	=>  Location: PIN_L4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// O[29]	=>  Location: PIN_G2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// O[28]	=>  Location: PIN_J3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// O[27]	=>  Location: PIN_K8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// O[26]	=>  Location: PIN_L6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// O[25]	=>  Location: PIN_H2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// O[24]	=>  Location: PIN_G3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// O[23]	=>  Location: PIN_J6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// O[22]	=>  Location: PIN_L2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// O[21]	=>  Location: PIN_J4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// O[20]	=>  Location: PIN_K7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// O[19]	=>  Location: PIN_H3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// O[18]	=>  Location: PIN_E2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// O[17]	=>  Location: PIN_K5,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// O[16]	=>  Location: PIN_C5,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// O[15]	=>  Location: PIN_B11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// O[14]	=>  Location: PIN_C12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// O[13]	=>  Location: PIN_J11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// O[12]	=>  Location: PIN_J10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// O[11]	=>  Location: PIN_F14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// O[10]	=>  Location: PIN_D14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// O[9]	=>  Location: PIN_G13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// O[8]	=>  Location: PIN_A18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// O[7]	=>  Location: PIN_B18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// O[6]	=>  Location: PIN_D16,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// O[5]	=>  Location: PIN_B16,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// O[4]	=>  Location: PIN_B15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// O[3]	=>  Location: PIN_F15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// O[2]	=>  Location: PIN_C16,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// O[1]	=>  Location: PIN_H16,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// O[0]	=>  Location: PIN_H15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// CLK	=>  Location: PIN_P2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// IL	=>  Location: PIN_C13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// S[0]	=>  Location: PIN_D13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// I[63]	=>  Location: PIN_C3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// S[1]	=>  Location: PIN_G4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// I[62]	=>  Location: PIN_C4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// I[61]	=>  Location: PIN_F7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// I[60]	=>  Location: PIN_E5,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// I[59]	=>  Location: PIN_J5,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// I[58]	=>  Location: PIN_F6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// I[57]	=>  Location: PIN_B2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// I[56]	=>  Location: PIN_H10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// I[55]	=>  Location: PIN_B5,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// I[54]	=>  Location: PIN_J7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// I[53]	=>  Location: PIN_C2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// I[52]	=>  Location: PIN_G9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// I[51]	=>  Location: PIN_D6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// I[50]	=>  Location: PIN_D9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// I[49]	=>  Location: PIN_B8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// I[48]	=>  Location: PIN_A8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// I[47]	=>  Location: PIN_G12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// I[46]	=>  Location: PIN_J13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// I[45]	=>  Location: PIN_G11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// I[44]	=>  Location: PIN_B10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// I[43]	=>  Location: PIN_C10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// I[42]	=>  Location: PIN_D10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// I[41]	=>  Location: PIN_D11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// I[40]	=>  Location: PIN_J14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// I[39]	=>  Location: PIN_C9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// I[38]	=>  Location: PIN_B7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// I[37]	=>  Location: PIN_A7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// I[36]	=>  Location: PIN_E8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// I[35]	=>  Location: PIN_C6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// I[34]	=>  Location: PIN_D2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// I[33]	=>  Location: PIN_D1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// I[32]	=>  Location: PIN_J2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// I[31]	=>  Location: PIN_G1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// I[30]	=>  Location: PIN_F1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// I[29]	=>  Location: PIN_E1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// I[28]	=>  Location: PIN_K1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// I[27]	=>  Location: PIN_K2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// I[26]	=>  Location: PIN_H4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// I[25]	=>  Location: PIN_K3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// I[24]	=>  Location: PIN_H1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// I[23]	=>  Location: PIN_K4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// I[22]	=>  Location: PIN_P9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// I[21]	=>  Location: PIN_L3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// I[20]	=>  Location: PIN_L7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// I[19]	=>  Location: PIN_F2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// I[18]	=>  Location: PIN_N9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// I[17]	=>  Location: PIN_G5,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// I[16]	=>  Location: PIN_C11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// I[15]	=>  Location: PIN_F12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// I[14]	=>  Location: PIN_A14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// I[13]	=>  Location: PIN_B12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// I[12]	=>  Location: PIN_F13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// I[11]	=>  Location: PIN_B14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// I[10]	=>  Location: PIN_G14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// I[9]	=>  Location: PIN_C17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// I[8]	=>  Location: PIN_H17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// I[7]	=>  Location: PIN_G16,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// I[6]	=>  Location: PIN_G15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// I[5]	=>  Location: PIN_D15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// I[4]	=>  Location: PIN_B17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// I[3]	=>  Location: PIN_D17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// I[2]	=>  Location: PIN_C15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// I[1]	=>  Location: PIN_A17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// IR	=>  Location: PIN_F16,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// I[0]	=>  Location: PIN_E15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default


wire gnd;
wire vcc;
wire unknown;

assign gnd = 1'b0;
assign vcc = 1'b1;
assign unknown = 1'bx;

tri1 devclrn;
tri1 devpor;
tri1 devoe;
wire \IR~combout ;
wire \CLK~combout ;
wire \CLK~clkctrl_outclk ;
wire \IL~combout ;
wire \inst1|inst2|inst6|inst4|inst2|inst1~0_combout ;
wire \inst1|inst3|inst|inst1~0_combout ;
wire \inst1|inst2|inst6|inst1~regout ;
wire \inst1|inst2|inst5|inst4|inst2|inst1~0_combout ;
wire \inst1|inst2|inst5|inst1~regout ;
wire \inst1|inst2|inst4|inst4|inst2|inst1~0_combout ;
wire \inst1|inst2|inst4|inst1~regout ;
wire \inst1|inst2|inst3|inst4|inst2|inst1~0_combout ;
wire \inst1|inst2|inst3|inst1~regout ;
wire \inst1|inst2|inst2|inst4|inst2|inst1~0_combout ;
wire \inst1|inst2|inst2|inst1~regout ;
wire \inst1|inst2|inst1|inst4|inst2|inst1~0_combout ;
wire \inst1|inst2|inst1|inst1~regout ;
wire \inst1|inst2|inst|inst4|inst2|inst1~0_combout ;
wire \inst1|inst2|inst|inst1~regout ;
wire \inst1|inst3|inst7|inst4|inst2|inst1~0_combout ;
wire \inst1|inst3|inst7|inst1~regout ;
wire \inst1|inst3|inst6|inst4|inst2|inst1~0_combout ;
wire \inst1|inst3|inst6|inst1~regout ;
wire \inst1|inst3|inst5|inst4|inst2|inst1~0_combout ;
wire \inst1|inst3|inst5|inst1~regout ;
wire \inst1|inst3|inst4|inst4|inst2|inst1~0_combout ;
wire \inst1|inst3|inst4|inst1~regout ;
wire \inst1|inst3|inst3|inst4|inst2|inst1~0_combout ;
wire \inst1|inst3|inst3|inst1~regout ;
wire \inst1|inst3|inst2|inst4|inst2|inst1~0_combout ;
wire \inst1|inst3|inst2|inst1~regout ;
wire \inst1|inst3|inst1|inst4|inst2|inst1~0_combout ;
wire \inst1|inst3|inst1|inst1~regout ;
wire \inst1|inst3|inst|inst4|inst2|inst1~0_combout ;
wire \inst1|inst3|inst|inst1~regout ;
wire \inst1|inst|inst5|inst4|inst2|inst1~0_combout ;
wire \inst1|inst|inst5|inst1~regout ;
wire \inst1|inst|inst4|inst4|inst2|inst1~0_combout ;
wire \inst1|inst|inst4|inst1~regout ;
wire \inst1|inst|inst3|inst4|inst2|inst1~0_combout ;
wire \inst1|inst|inst3|inst1~regout ;
wire \inst1|inst|inst2|inst4|inst2|inst1~0_combout ;
wire \inst1|inst|inst2|inst1~regout ;
wire \inst1|inst|inst1|inst4|inst2|inst1~0_combout ;
wire \inst1|inst|inst1|inst1~regout ;
wire \inst1|inst|inst|inst4|inst2|inst1~0_combout ;
wire \inst1|inst|inst|inst1~regout ;
wire \inst1|inst1|inst7|inst4|inst2|inst1~0_combout ;
wire \inst1|inst1|inst7|inst1~regout ;
wire \inst1|inst1|inst6|inst4|inst2|inst1~0_combout ;
wire \inst1|inst1|inst6|inst1~regout ;
wire \inst1|inst1|inst5|inst4|inst2|inst1~0_combout ;
wire \inst1|inst1|inst5|inst1~regout ;
wire \inst1|inst1|inst4|inst4|inst2|inst1~0_combout ;
wire \inst1|inst1|inst4|inst1~regout ;
wire \inst1|inst1|inst3|inst4|inst2|inst1~0_combout ;
wire \inst1|inst1|inst3|inst1~regout ;
wire \inst1|inst1|inst2|inst4|inst2|inst1~0_combout ;
wire \inst1|inst1|inst2|inst1~regout ;
wire \inst1|inst1|inst1|inst4|inst2|inst1~0_combout ;
wire \inst1|inst1|inst1|inst1~regout ;
wire \inst1|inst1|inst|inst4|inst2|inst1~0_combout ;
wire \inst1|inst1|inst|inst1~regout ;
wire \inst1|inst2|inst7|inst4|inst2|inst1~0_combout ;
wire \inst1|inst2|inst7|inst1~regout ;
wire \inst1|inst|inst7|inst4|inst2|inst1~0_combout ;
wire \inst1|inst|inst7|inst1~regout ;
wire \inst1|inst|inst6|inst4|inst2|inst1~0_combout ;
wire \inst1|inst|inst6|inst1~regout ;
wire \inst|inst3|inst2|inst4|inst2|inst1~0_combout ;
wire \inst|inst3|inst2|inst1~regout ;
wire \inst|inst3|inst1|inst4|inst2|inst1~0_combout ;
wire \inst|inst3|inst1|inst1~regout ;
wire \inst|inst3|inst|inst4|inst2|inst1~0_combout ;
wire \inst|inst3|inst|inst1~regout ;
wire \inst|inst3|inst3|inst4|inst2|inst1~0_combout ;
wire \inst|inst3|inst3|inst1~regout ;
wire \inst|inst3|inst7|inst4|inst2|inst1~0_combout ;
wire \inst|inst3|inst7|inst1~regout ;
wire \inst|inst3|inst6|inst4|inst2|inst1~0_combout ;
wire \inst|inst3|inst6|inst1~regout ;
wire \inst|inst3|inst5|inst4|inst2|inst1~0_combout ;
wire \inst|inst3|inst5|inst1~regout ;
wire \inst|inst3|inst4|inst4|inst2|inst1~0_combout ;
wire \inst|inst3|inst4|inst1~regout ;
wire \inst|inst2|inst|inst4|inst2|inst1~0_combout ;
wire \inst|inst2|inst|inst1~regout ;
wire \inst|inst2|inst1|inst4|inst2|inst1~0_combout ;
wire \inst|inst2|inst1|inst1~regout ;
wire \inst|inst2|inst4|inst4|inst2|inst1~0_combout ;
wire \inst|inst2|inst4|inst1~regout ;
wire \inst|inst2|inst3|inst4|inst2|inst1~0_combout ;
wire \inst|inst2|inst3|inst1~regout ;
wire \inst|inst2|inst2|inst4|inst2|inst1~0_combout ;
wire \inst|inst2|inst2|inst1~regout ;
wire \inst|inst2|inst7|inst4|inst2|inst1~0_combout ;
wire \inst|inst2|inst7|inst1~regout ;
wire \inst|inst2|inst6|inst4|inst2|inst1~0_combout ;
wire \inst|inst2|inst6|inst1~regout ;
wire \inst|inst2|inst5|inst4|inst2|inst1~0_combout ;
wire \inst|inst2|inst5|inst1~regout ;
wire \inst|inst1|inst2|inst4|inst2|inst1~0_combout ;
wire \inst|inst1|inst2|inst1~regout ;
wire \inst|inst1|inst1|inst4|inst2|inst1~0_combout ;
wire \inst|inst1|inst1|inst1~regout ;
wire \inst|inst1|inst|inst4|inst2|inst1~0_combout ;
wire \inst|inst1|inst|inst1~regout ;
wire \inst|inst|inst3|inst4|inst2|inst1~0_combout ;
wire \inst|inst|inst3|inst1~regout ;
wire \inst|inst|inst2|inst4|inst2|inst1~0_combout ;
wire \inst|inst|inst2|inst1~regout ;
wire \inst|inst|inst1|inst4|inst2|inst1~0_combout ;
wire \inst|inst|inst1|inst1~regout ;
wire \inst|inst|inst|inst4|inst2|inst1~0_combout ;
wire \inst|inst|inst|inst1~regout ;
wire \inst|inst1|inst7|inst4|inst2|inst1~0_combout ;
wire \inst|inst1|inst7|inst1~regout ;
wire \inst|inst1|inst6|inst4|inst2|inst1~0_combout ;
wire \inst|inst1|inst6|inst1~regout ;
wire \inst|inst1|inst5|inst4|inst2|inst1~0_combout ;
wire \inst|inst1|inst5|inst1~regout ;
wire \inst|inst1|inst4|inst4|inst2|inst1~0_combout ;
wire \inst|inst1|inst4|inst1~regout ;
wire \inst|inst1|inst3|inst4|inst2|inst1~0_combout ;
wire \inst|inst1|inst3|inst1~regout ;
wire \inst|inst|inst6|inst4|inst2|inst1~0_combout ;
wire \inst|inst|inst6|inst1~regout ;
wire \inst|inst|inst5|inst4|inst2|inst1~0_combout ;
wire \inst|inst|inst5|inst1~regout ;
wire \inst|inst|inst4|inst4|inst2|inst1~0_combout ;
wire \inst|inst|inst4|inst1~regout ;
wire \inst|inst|inst7|inst4|inst2|inst1~0_combout ;
wire \inst|inst|inst7|inst1~regout ;
wire [1:0] \S~combout ;
wire [63:0] \I~combout ;


// Location: PIN_F16,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \IR~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\IR~combout ),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(IR));
// synopsys translate_off
defparam \IR~I .input_async_reset = "none";
defparam \IR~I .input_power_up = "low";
defparam \IR~I .input_register_mode = "none";
defparam \IR~I .input_sync_reset = "none";
defparam \IR~I .oe_async_reset = "none";
defparam \IR~I .oe_power_up = "low";
defparam \IR~I .oe_register_mode = "none";
defparam \IR~I .oe_sync_reset = "none";
defparam \IR~I .operation_mode = "input";
defparam \IR~I .output_async_reset = "none";
defparam \IR~I .output_power_up = "low";
defparam \IR~I .output_register_mode = "none";
defparam \IR~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_P2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \CLK~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\CLK~combout ),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(CLK));
// synopsys translate_off
defparam \CLK~I .input_async_reset = "none";
defparam \CLK~I .input_power_up = "low";
defparam \CLK~I .input_register_mode = "none";
defparam \CLK~I .input_sync_reset = "none";
defparam \CLK~I .oe_async_reset = "none";
defparam \CLK~I .oe_power_up = "low";
defparam \CLK~I .oe_register_mode = "none";
defparam \CLK~I .oe_sync_reset = "none";
defparam \CLK~I .operation_mode = "input";
defparam \CLK~I .output_async_reset = "none";
defparam \CLK~I .output_power_up = "low";
defparam \CLK~I .output_register_mode = "none";
defparam \CLK~I .output_sync_reset = "none";
// synopsys translate_on

// Location: CLKCTRL_G3
cycloneii_clkctrl \CLK~clkctrl (
	.ena(vcc),
	.inclk({gnd,gnd,gnd,\CLK~combout }),
	.clkselect(2'b00),
	.devclrn(devclrn),
	.devpor(devpor),
	.outclk(\CLK~clkctrl_outclk ));
// synopsys translate_off
defparam \CLK~clkctrl .clock_type = "global clock";
defparam \CLK~clkctrl .ena_register_mode = "none";
// synopsys translate_on

// Location: PIN_C13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \IL~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\IL~combout ),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(IL));
// synopsys translate_off
defparam \IL~I .input_async_reset = "none";
defparam \IL~I .input_power_up = "low";
defparam \IL~I .input_register_mode = "none";
defparam \IL~I .input_sync_reset = "none";
defparam \IL~I .oe_async_reset = "none";
defparam \IL~I .oe_power_up = "low";
defparam \IL~I .oe_register_mode = "none";
defparam \IL~I .oe_sync_reset = "none";
defparam \IL~I .operation_mode = "input";
defparam \IL~I .output_async_reset = "none";
defparam \IL~I .output_power_up = "low";
defparam \IL~I .output_register_mode = "none";
defparam \IL~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_D13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \S[0]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\S~combout [0]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(S[0]));
// synopsys translate_off
defparam \S[0]~I .input_async_reset = "none";
defparam \S[0]~I .input_power_up = "low";
defparam \S[0]~I .input_register_mode = "none";
defparam \S[0]~I .input_sync_reset = "none";
defparam \S[0]~I .oe_async_reset = "none";
defparam \S[0]~I .oe_power_up = "low";
defparam \S[0]~I .oe_register_mode = "none";
defparam \S[0]~I .oe_sync_reset = "none";
defparam \S[0]~I .operation_mode = "input";
defparam \S[0]~I .output_async_reset = "none";
defparam \S[0]~I .output_power_up = "low";
defparam \S[0]~I .output_register_mode = "none";
defparam \S[0]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: LCCOMB_X16_Y35_N22
cycloneii_lcell_comb \inst1|inst2|inst6|inst4|inst2|inst1~0 (
// Equation(s):
// \inst1|inst2|inst6|inst4|inst2|inst1~0_combout  = (\S~combout [0] & ((\inst1|inst2|inst5|inst1~regout ))) # (!\S~combout [0] & (\inst1|inst2|inst7|inst1~regout ))

	.dataa(\inst1|inst2|inst7|inst1~regout ),
	.datab(\S~combout [0]),
	.datac(vcc),
	.datad(\inst1|inst2|inst5|inst1~regout ),
	.cin(gnd),
	.combout(\inst1|inst2|inst6|inst4|inst2|inst1~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst1|inst2|inst6|inst4|inst2|inst1~0 .lut_mask = 16'hEE22;
defparam \inst1|inst2|inst6|inst4|inst2|inst1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: PIN_B8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \I[49]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\I~combout [49]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(I[49]));
// synopsys translate_off
defparam \I[49]~I .input_async_reset = "none";
defparam \I[49]~I .input_power_up = "low";
defparam \I[49]~I .input_register_mode = "none";
defparam \I[49]~I .input_sync_reset = "none";
defparam \I[49]~I .oe_async_reset = "none";
defparam \I[49]~I .oe_power_up = "low";
defparam \I[49]~I .oe_register_mode = "none";
defparam \I[49]~I .oe_sync_reset = "none";
defparam \I[49]~I .operation_mode = "input";
defparam \I[49]~I .output_async_reset = "none";
defparam \I[49]~I .output_power_up = "low";
defparam \I[49]~I .output_register_mode = "none";
defparam \I[49]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_G4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \S[1]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\S~combout [1]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(S[1]));
// synopsys translate_off
defparam \S[1]~I .input_async_reset = "none";
defparam \S[1]~I .input_power_up = "low";
defparam \S[1]~I .input_register_mode = "none";
defparam \S[1]~I .input_sync_reset = "none";
defparam \S[1]~I .oe_async_reset = "none";
defparam \S[1]~I .oe_power_up = "low";
defparam \S[1]~I .oe_register_mode = "none";
defparam \S[1]~I .oe_sync_reset = "none";
defparam \S[1]~I .operation_mode = "input";
defparam \S[1]~I .output_async_reset = "none";
defparam \S[1]~I .output_power_up = "low";
defparam \S[1]~I .output_register_mode = "none";
defparam \S[1]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: LCCOMB_X1_Y28_N2
cycloneii_lcell_comb \inst1|inst3|inst|inst1~0 (
// Equation(s):
// \inst1|inst3|inst|inst1~0_combout  = (\S~combout [1]) # (\S~combout [0])

	.dataa(vcc),
	.datab(\S~combout [1]),
	.datac(vcc),
	.datad(\S~combout [0]),
	.cin(gnd),
	.combout(\inst1|inst3|inst|inst1~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst1|inst3|inst|inst1~0 .lut_mask = 16'hFFCC;
defparam \inst1|inst3|inst|inst1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X16_Y35_N23
cycloneii_lcell_ff \inst1|inst2|inst6|inst1 (
	.clk(\CLK~clkctrl_outclk ),
	.datain(\inst1|inst2|inst6|inst4|inst2|inst1~0_combout ),
	.sdata(\I~combout [49]),
	.aclr(gnd),
	.sclr(gnd),
	.sload(!\S~combout [1]),
	.ena(\inst1|inst3|inst|inst1~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst1|inst2|inst6|inst1~regout ));

// Location: LCCOMB_X16_Y35_N28
cycloneii_lcell_comb \inst1|inst2|inst5|inst4|inst2|inst1~0 (
// Equation(s):
// \inst1|inst2|inst5|inst4|inst2|inst1~0_combout  = (\S~combout [0] & (\inst1|inst2|inst4|inst1~regout )) # (!\S~combout [0] & ((\inst1|inst2|inst6|inst1~regout )))

	.dataa(\S~combout [0]),
	.datab(\inst1|inst2|inst4|inst1~regout ),
	.datac(vcc),
	.datad(\inst1|inst2|inst6|inst1~regout ),
	.cin(gnd),
	.combout(\inst1|inst2|inst5|inst4|inst2|inst1~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst1|inst2|inst5|inst4|inst2|inst1~0 .lut_mask = 16'hDD88;
defparam \inst1|inst2|inst5|inst4|inst2|inst1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: PIN_D9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \I[50]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\I~combout [50]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(I[50]));
// synopsys translate_off
defparam \I[50]~I .input_async_reset = "none";
defparam \I[50]~I .input_power_up = "low";
defparam \I[50]~I .input_register_mode = "none";
defparam \I[50]~I .input_sync_reset = "none";
defparam \I[50]~I .oe_async_reset = "none";
defparam \I[50]~I .oe_power_up = "low";
defparam \I[50]~I .oe_register_mode = "none";
defparam \I[50]~I .oe_sync_reset = "none";
defparam \I[50]~I .operation_mode = "input";
defparam \I[50]~I .output_async_reset = "none";
defparam \I[50]~I .output_power_up = "low";
defparam \I[50]~I .output_register_mode = "none";
defparam \I[50]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: LCFF_X16_Y35_N29
cycloneii_lcell_ff \inst1|inst2|inst5|inst1 (
	.clk(\CLK~clkctrl_outclk ),
	.datain(\inst1|inst2|inst5|inst4|inst2|inst1~0_combout ),
	.sdata(\I~combout [50]),
	.aclr(gnd),
	.sclr(gnd),
	.sload(!\S~combout [1]),
	.ena(\inst1|inst3|inst|inst1~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst1|inst2|inst5|inst1~regout ));

// Location: LCCOMB_X12_Y35_N4
cycloneii_lcell_comb \inst1|inst2|inst4|inst4|inst2|inst1~0 (
// Equation(s):
// \inst1|inst2|inst4|inst4|inst2|inst1~0_combout  = (\S~combout [0] & ((\inst1|inst2|inst3|inst1~regout ))) # (!\S~combout [0] & (\inst1|inst2|inst5|inst1~regout ))

	.dataa(\S~combout [0]),
	.datab(\inst1|inst2|inst5|inst1~regout ),
	.datac(vcc),
	.datad(\inst1|inst2|inst3|inst1~regout ),
	.cin(gnd),
	.combout(\inst1|inst2|inst4|inst4|inst2|inst1~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst1|inst2|inst4|inst4|inst2|inst1~0 .lut_mask = 16'hEE44;
defparam \inst1|inst2|inst4|inst4|inst2|inst1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: PIN_D6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \I[51]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\I~combout [51]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(I[51]));
// synopsys translate_off
defparam \I[51]~I .input_async_reset = "none";
defparam \I[51]~I .input_power_up = "low";
defparam \I[51]~I .input_register_mode = "none";
defparam \I[51]~I .input_sync_reset = "none";
defparam \I[51]~I .oe_async_reset = "none";
defparam \I[51]~I .oe_power_up = "low";
defparam \I[51]~I .oe_register_mode = "none";
defparam \I[51]~I .oe_sync_reset = "none";
defparam \I[51]~I .operation_mode = "input";
defparam \I[51]~I .output_async_reset = "none";
defparam \I[51]~I .output_power_up = "low";
defparam \I[51]~I .output_register_mode = "none";
defparam \I[51]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: LCFF_X12_Y35_N5
cycloneii_lcell_ff \inst1|inst2|inst4|inst1 (
	.clk(\CLK~clkctrl_outclk ),
	.datain(\inst1|inst2|inst4|inst4|inst2|inst1~0_combout ),
	.sdata(\I~combout [51]),
	.aclr(gnd),
	.sclr(gnd),
	.sload(!\S~combout [1]),
	.ena(\inst1|inst3|inst|inst1~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst1|inst2|inst4|inst1~regout ));

// Location: LCCOMB_X7_Y35_N10
cycloneii_lcell_comb \inst1|inst2|inst3|inst4|inst2|inst1~0 (
// Equation(s):
// \inst1|inst2|inst3|inst4|inst2|inst1~0_combout  = (\S~combout [0] & (\inst1|inst2|inst2|inst1~regout )) # (!\S~combout [0] & ((\inst1|inst2|inst4|inst1~regout )))

	.dataa(\S~combout [0]),
	.datab(\inst1|inst2|inst2|inst1~regout ),
	.datac(vcc),
	.datad(\inst1|inst2|inst4|inst1~regout ),
	.cin(gnd),
	.combout(\inst1|inst2|inst3|inst4|inst2|inst1~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst1|inst2|inst3|inst4|inst2|inst1~0 .lut_mask = 16'hDD88;
defparam \inst1|inst2|inst3|inst4|inst2|inst1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: PIN_G9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \I[52]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\I~combout [52]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(I[52]));
// synopsys translate_off
defparam \I[52]~I .input_async_reset = "none";
defparam \I[52]~I .input_power_up = "low";
defparam \I[52]~I .input_register_mode = "none";
defparam \I[52]~I .input_sync_reset = "none";
defparam \I[52]~I .oe_async_reset = "none";
defparam \I[52]~I .oe_power_up = "low";
defparam \I[52]~I .oe_register_mode = "none";
defparam \I[52]~I .oe_sync_reset = "none";
defparam \I[52]~I .operation_mode = "input";
defparam \I[52]~I .output_async_reset = "none";
defparam \I[52]~I .output_power_up = "low";
defparam \I[52]~I .output_register_mode = "none";
defparam \I[52]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: LCFF_X7_Y35_N11
cycloneii_lcell_ff \inst1|inst2|inst3|inst1 (
	.clk(\CLK~clkctrl_outclk ),
	.datain(\inst1|inst2|inst3|inst4|inst2|inst1~0_combout ),
	.sdata(\I~combout [52]),
	.aclr(gnd),
	.sclr(gnd),
	.sload(!\S~combout [1]),
	.ena(\inst1|inst3|inst|inst1~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst1|inst2|inst3|inst1~regout ));

// Location: LCCOMB_X7_Y35_N8
cycloneii_lcell_comb \inst1|inst2|inst2|inst4|inst2|inst1~0 (
// Equation(s):
// \inst1|inst2|inst2|inst4|inst2|inst1~0_combout  = (\S~combout [0] & (\inst1|inst2|inst1|inst1~regout )) # (!\S~combout [0] & ((\inst1|inst2|inst3|inst1~regout )))

	.dataa(\S~combout [0]),
	.datab(\inst1|inst2|inst1|inst1~regout ),
	.datac(vcc),
	.datad(\inst1|inst2|inst3|inst1~regout ),
	.cin(gnd),
	.combout(\inst1|inst2|inst2|inst4|inst2|inst1~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst1|inst2|inst2|inst4|inst2|inst1~0 .lut_mask = 16'hDD88;
defparam \inst1|inst2|inst2|inst4|inst2|inst1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: PIN_C2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \I[53]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\I~combout [53]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(I[53]));
// synopsys translate_off
defparam \I[53]~I .input_async_reset = "none";
defparam \I[53]~I .input_power_up = "low";
defparam \I[53]~I .input_register_mode = "none";
defparam \I[53]~I .input_sync_reset = "none";
defparam \I[53]~I .oe_async_reset = "none";
defparam \I[53]~I .oe_power_up = "low";
defparam \I[53]~I .oe_register_mode = "none";
defparam \I[53]~I .oe_sync_reset = "none";
defparam \I[53]~I .operation_mode = "input";
defparam \I[53]~I .output_async_reset = "none";
defparam \I[53]~I .output_power_up = "low";
defparam \I[53]~I .output_register_mode = "none";
defparam \I[53]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: LCFF_X7_Y35_N9
cycloneii_lcell_ff \inst1|inst2|inst2|inst1 (
	.clk(\CLK~clkctrl_outclk ),
	.datain(\inst1|inst2|inst2|inst4|inst2|inst1~0_combout ),
	.sdata(\I~combout [53]),
	.aclr(gnd),
	.sclr(gnd),
	.sload(!\S~combout [1]),
	.ena(\inst1|inst3|inst|inst1~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst1|inst2|inst2|inst1~regout ));

// Location: LCCOMB_X7_Y35_N2
cycloneii_lcell_comb \inst1|inst2|inst1|inst4|inst2|inst1~0 (
// Equation(s):
// \inst1|inst2|inst1|inst4|inst2|inst1~0_combout  = (\S~combout [0] & ((\inst1|inst2|inst|inst1~regout ))) # (!\S~combout [0] & (\inst1|inst2|inst2|inst1~regout ))

	.dataa(\S~combout [0]),
	.datab(\inst1|inst2|inst2|inst1~regout ),
	.datac(vcc),
	.datad(\inst1|inst2|inst|inst1~regout ),
	.cin(gnd),
	.combout(\inst1|inst2|inst1|inst4|inst2|inst1~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst1|inst2|inst1|inst4|inst2|inst1~0 .lut_mask = 16'hEE44;
defparam \inst1|inst2|inst1|inst4|inst2|inst1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: PIN_J7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \I[54]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\I~combout [54]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(I[54]));
// synopsys translate_off
defparam \I[54]~I .input_async_reset = "none";
defparam \I[54]~I .input_power_up = "low";
defparam \I[54]~I .input_register_mode = "none";
defparam \I[54]~I .input_sync_reset = "none";
defparam \I[54]~I .oe_async_reset = "none";
defparam \I[54]~I .oe_power_up = "low";
defparam \I[54]~I .oe_register_mode = "none";
defparam \I[54]~I .oe_sync_reset = "none";
defparam \I[54]~I .operation_mode = "input";
defparam \I[54]~I .output_async_reset = "none";
defparam \I[54]~I .output_power_up = "low";
defparam \I[54]~I .output_register_mode = "none";
defparam \I[54]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: LCFF_X7_Y35_N3
cycloneii_lcell_ff \inst1|inst2|inst1|inst1 (
	.clk(\CLK~clkctrl_outclk ),
	.datain(\inst1|inst2|inst1|inst4|inst2|inst1~0_combout ),
	.sdata(\I~combout [54]),
	.aclr(gnd),
	.sclr(gnd),
	.sload(!\S~combout [1]),
	.ena(\inst1|inst3|inst|inst1~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst1|inst2|inst1|inst1~regout ));

// Location: LCCOMB_X7_Y35_N0
cycloneii_lcell_comb \inst1|inst2|inst|inst4|inst2|inst1~0 (
// Equation(s):
// \inst1|inst2|inst|inst4|inst2|inst1~0_combout  = (\S~combout [0] & ((\inst1|inst3|inst7|inst1~regout ))) # (!\S~combout [0] & (\inst1|inst2|inst1|inst1~regout ))

	.dataa(\S~combout [0]),
	.datab(\inst1|inst2|inst1|inst1~regout ),
	.datac(vcc),
	.datad(\inst1|inst3|inst7|inst1~regout ),
	.cin(gnd),
	.combout(\inst1|inst2|inst|inst4|inst2|inst1~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst1|inst2|inst|inst4|inst2|inst1~0 .lut_mask = 16'hEE44;
defparam \inst1|inst2|inst|inst4|inst2|inst1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: PIN_B5,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \I[55]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\I~combout [55]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(I[55]));
// synopsys translate_off
defparam \I[55]~I .input_async_reset = "none";
defparam \I[55]~I .input_power_up = "low";
defparam \I[55]~I .input_register_mode = "none";
defparam \I[55]~I .input_sync_reset = "none";
defparam \I[55]~I .oe_async_reset = "none";
defparam \I[55]~I .oe_power_up = "low";
defparam \I[55]~I .oe_register_mode = "none";
defparam \I[55]~I .oe_sync_reset = "none";
defparam \I[55]~I .operation_mode = "input";
defparam \I[55]~I .output_async_reset = "none";
defparam \I[55]~I .output_power_up = "low";
defparam \I[55]~I .output_register_mode = "none";
defparam \I[55]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: LCFF_X7_Y35_N1
cycloneii_lcell_ff \inst1|inst2|inst|inst1 (
	.clk(\CLK~clkctrl_outclk ),
	.datain(\inst1|inst2|inst|inst4|inst2|inst1~0_combout ),
	.sdata(\I~combout [55]),
	.aclr(gnd),
	.sclr(gnd),
	.sload(!\S~combout [1]),
	.ena(\inst1|inst3|inst|inst1~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst1|inst2|inst|inst1~regout ));

// Location: LCCOMB_X7_Y35_N18
cycloneii_lcell_comb \inst1|inst3|inst7|inst4|inst2|inst1~0 (
// Equation(s):
// \inst1|inst3|inst7|inst4|inst2|inst1~0_combout  = (\S~combout [0] & (\inst1|inst3|inst6|inst1~regout )) # (!\S~combout [0] & ((\inst1|inst2|inst|inst1~regout )))

	.dataa(\S~combout [0]),
	.datab(\inst1|inst3|inst6|inst1~regout ),
	.datac(vcc),
	.datad(\inst1|inst2|inst|inst1~regout ),
	.cin(gnd),
	.combout(\inst1|inst3|inst7|inst4|inst2|inst1~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst1|inst3|inst7|inst4|inst2|inst1~0 .lut_mask = 16'hDD88;
defparam \inst1|inst3|inst7|inst4|inst2|inst1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: PIN_H10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \I[56]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\I~combout [56]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(I[56]));
// synopsys translate_off
defparam \I[56]~I .input_async_reset = "none";
defparam \I[56]~I .input_power_up = "low";
defparam \I[56]~I .input_register_mode = "none";
defparam \I[56]~I .input_sync_reset = "none";
defparam \I[56]~I .oe_async_reset = "none";
defparam \I[56]~I .oe_power_up = "low";
defparam \I[56]~I .oe_register_mode = "none";
defparam \I[56]~I .oe_sync_reset = "none";
defparam \I[56]~I .operation_mode = "input";
defparam \I[56]~I .output_async_reset = "none";
defparam \I[56]~I .output_power_up = "low";
defparam \I[56]~I .output_register_mode = "none";
defparam \I[56]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: LCFF_X7_Y35_N19
cycloneii_lcell_ff \inst1|inst3|inst7|inst1 (
	.clk(\CLK~clkctrl_outclk ),
	.datain(\inst1|inst3|inst7|inst4|inst2|inst1~0_combout ),
	.sdata(\I~combout [56]),
	.aclr(gnd),
	.sclr(gnd),
	.sload(!\S~combout [1]),
	.ena(\inst1|inst3|inst|inst1~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst1|inst3|inst7|inst1~regout ));

// Location: LCCOMB_X7_Y35_N20
cycloneii_lcell_comb \inst1|inst3|inst6|inst4|inst2|inst1~0 (
// Equation(s):
// \inst1|inst3|inst6|inst4|inst2|inst1~0_combout  = (\S~combout [0] & (\inst1|inst3|inst5|inst1~regout )) # (!\S~combout [0] & ((\inst1|inst3|inst7|inst1~regout )))

	.dataa(\S~combout [0]),
	.datab(\inst1|inst3|inst5|inst1~regout ),
	.datac(vcc),
	.datad(\inst1|inst3|inst7|inst1~regout ),
	.cin(gnd),
	.combout(\inst1|inst3|inst6|inst4|inst2|inst1~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst1|inst3|inst6|inst4|inst2|inst1~0 .lut_mask = 16'hDD88;
defparam \inst1|inst3|inst6|inst4|inst2|inst1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: PIN_B2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \I[57]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\I~combout [57]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(I[57]));
// synopsys translate_off
defparam \I[57]~I .input_async_reset = "none";
defparam \I[57]~I .input_power_up = "low";
defparam \I[57]~I .input_register_mode = "none";
defparam \I[57]~I .input_sync_reset = "none";
defparam \I[57]~I .oe_async_reset = "none";
defparam \I[57]~I .oe_power_up = "low";
defparam \I[57]~I .oe_register_mode = "none";
defparam \I[57]~I .oe_sync_reset = "none";
defparam \I[57]~I .operation_mode = "input";
defparam \I[57]~I .output_async_reset = "none";
defparam \I[57]~I .output_power_up = "low";
defparam \I[57]~I .output_register_mode = "none";
defparam \I[57]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: LCFF_X7_Y35_N21
cycloneii_lcell_ff \inst1|inst3|inst6|inst1 (
	.clk(\CLK~clkctrl_outclk ),
	.datain(\inst1|inst3|inst6|inst4|inst2|inst1~0_combout ),
	.sdata(\I~combout [57]),
	.aclr(gnd),
	.sclr(gnd),
	.sload(!\S~combout [1]),
	.ena(\inst1|inst3|inst|inst1~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst1|inst3|inst6|inst1~regout ));

// Location: LCCOMB_X7_Y35_N22
cycloneii_lcell_comb \inst1|inst3|inst5|inst4|inst2|inst1~0 (
// Equation(s):
// \inst1|inst3|inst5|inst4|inst2|inst1~0_combout  = (\S~combout [0] & ((\inst1|inst3|inst4|inst1~regout ))) # (!\S~combout [0] & (\inst1|inst3|inst6|inst1~regout ))

	.dataa(\S~combout [0]),
	.datab(\inst1|inst3|inst6|inst1~regout ),
	.datac(vcc),
	.datad(\inst1|inst3|inst4|inst1~regout ),
	.cin(gnd),
	.combout(\inst1|inst3|inst5|inst4|inst2|inst1~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst1|inst3|inst5|inst4|inst2|inst1~0 .lut_mask = 16'hEE44;
defparam \inst1|inst3|inst5|inst4|inst2|inst1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: PIN_F6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \I[58]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\I~combout [58]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(I[58]));
// synopsys translate_off
defparam \I[58]~I .input_async_reset = "none";
defparam \I[58]~I .input_power_up = "low";
defparam \I[58]~I .input_register_mode = "none";
defparam \I[58]~I .input_sync_reset = "none";
defparam \I[58]~I .oe_async_reset = "none";
defparam \I[58]~I .oe_power_up = "low";
defparam \I[58]~I .oe_register_mode = "none";
defparam \I[58]~I .oe_sync_reset = "none";
defparam \I[58]~I .operation_mode = "input";
defparam \I[58]~I .output_async_reset = "none";
defparam \I[58]~I .output_power_up = "low";
defparam \I[58]~I .output_register_mode = "none";
defparam \I[58]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: LCFF_X7_Y35_N23
cycloneii_lcell_ff \inst1|inst3|inst5|inst1 (
	.clk(\CLK~clkctrl_outclk ),
	.datain(\inst1|inst3|inst5|inst4|inst2|inst1~0_combout ),
	.sdata(\I~combout [58]),
	.aclr(gnd),
	.sclr(gnd),
	.sload(!\S~combout [1]),
	.ena(\inst1|inst3|inst|inst1~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst1|inst3|inst5|inst1~regout ));

// Location: LCCOMB_X7_Y35_N12
cycloneii_lcell_comb \inst1|inst3|inst4|inst4|inst2|inst1~0 (
// Equation(s):
// \inst1|inst3|inst4|inst4|inst2|inst1~0_combout  = (\S~combout [0] & ((\inst1|inst3|inst3|inst1~regout ))) # (!\S~combout [0] & (\inst1|inst3|inst5|inst1~regout ))

	.dataa(\S~combout [0]),
	.datab(\inst1|inst3|inst5|inst1~regout ),
	.datac(vcc),
	.datad(\inst1|inst3|inst3|inst1~regout ),
	.cin(gnd),
	.combout(\inst1|inst3|inst4|inst4|inst2|inst1~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst1|inst3|inst4|inst4|inst2|inst1~0 .lut_mask = 16'hEE44;
defparam \inst1|inst3|inst4|inst4|inst2|inst1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: PIN_J5,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \I[59]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\I~combout [59]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(I[59]));
// synopsys translate_off
defparam \I[59]~I .input_async_reset = "none";
defparam \I[59]~I .input_power_up = "low";
defparam \I[59]~I .input_register_mode = "none";
defparam \I[59]~I .input_sync_reset = "none";
defparam \I[59]~I .oe_async_reset = "none";
defparam \I[59]~I .oe_power_up = "low";
defparam \I[59]~I .oe_register_mode = "none";
defparam \I[59]~I .oe_sync_reset = "none";
defparam \I[59]~I .operation_mode = "input";
defparam \I[59]~I .output_async_reset = "none";
defparam \I[59]~I .output_power_up = "low";
defparam \I[59]~I .output_register_mode = "none";
defparam \I[59]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: LCFF_X7_Y35_N13
cycloneii_lcell_ff \inst1|inst3|inst4|inst1 (
	.clk(\CLK~clkctrl_outclk ),
	.datain(\inst1|inst3|inst4|inst4|inst2|inst1~0_combout ),
	.sdata(\I~combout [59]),
	.aclr(gnd),
	.sclr(gnd),
	.sload(!\S~combout [1]),
	.ena(\inst1|inst3|inst|inst1~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst1|inst3|inst4|inst1~regout ));

// Location: LCCOMB_X7_Y35_N26
cycloneii_lcell_comb \inst1|inst3|inst3|inst4|inst2|inst1~0 (
// Equation(s):
// \inst1|inst3|inst3|inst4|inst2|inst1~0_combout  = (\S~combout [0] & (\inst1|inst3|inst2|inst1~regout )) # (!\S~combout [0] & ((\inst1|inst3|inst4|inst1~regout )))

	.dataa(\S~combout [0]),
	.datab(\inst1|inst3|inst2|inst1~regout ),
	.datac(vcc),
	.datad(\inst1|inst3|inst4|inst1~regout ),
	.cin(gnd),
	.combout(\inst1|inst3|inst3|inst4|inst2|inst1~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst1|inst3|inst3|inst4|inst2|inst1~0 .lut_mask = 16'hDD88;
defparam \inst1|inst3|inst3|inst4|inst2|inst1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: PIN_E5,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \I[60]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\I~combout [60]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(I[60]));
// synopsys translate_off
defparam \I[60]~I .input_async_reset = "none";
defparam \I[60]~I .input_power_up = "low";
defparam \I[60]~I .input_register_mode = "none";
defparam \I[60]~I .input_sync_reset = "none";
defparam \I[60]~I .oe_async_reset = "none";
defparam \I[60]~I .oe_power_up = "low";
defparam \I[60]~I .oe_register_mode = "none";
defparam \I[60]~I .oe_sync_reset = "none";
defparam \I[60]~I .operation_mode = "input";
defparam \I[60]~I .output_async_reset = "none";
defparam \I[60]~I .output_power_up = "low";
defparam \I[60]~I .output_register_mode = "none";
defparam \I[60]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: LCFF_X7_Y35_N27
cycloneii_lcell_ff \inst1|inst3|inst3|inst1 (
	.clk(\CLK~clkctrl_outclk ),
	.datain(\inst1|inst3|inst3|inst4|inst2|inst1~0_combout ),
	.sdata(\I~combout [60]),
	.aclr(gnd),
	.sclr(gnd),
	.sload(!\S~combout [1]),
	.ena(\inst1|inst3|inst|inst1~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst1|inst3|inst3|inst1~regout ));

// Location: LCCOMB_X7_Y35_N4
cycloneii_lcell_comb \inst1|inst3|inst2|inst4|inst2|inst1~0 (
// Equation(s):
// \inst1|inst3|inst2|inst4|inst2|inst1~0_combout  = (\S~combout [0] & ((\inst1|inst3|inst1|inst1~regout ))) # (!\S~combout [0] & (\inst1|inst3|inst3|inst1~regout ))

	.dataa(\S~combout [0]),
	.datab(\inst1|inst3|inst3|inst1~regout ),
	.datac(vcc),
	.datad(\inst1|inst3|inst1|inst1~regout ),
	.cin(gnd),
	.combout(\inst1|inst3|inst2|inst4|inst2|inst1~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst1|inst3|inst2|inst4|inst2|inst1~0 .lut_mask = 16'hEE44;
defparam \inst1|inst3|inst2|inst4|inst2|inst1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: PIN_F7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \I[61]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\I~combout [61]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(I[61]));
// synopsys translate_off
defparam \I[61]~I .input_async_reset = "none";
defparam \I[61]~I .input_power_up = "low";
defparam \I[61]~I .input_register_mode = "none";
defparam \I[61]~I .input_sync_reset = "none";
defparam \I[61]~I .oe_async_reset = "none";
defparam \I[61]~I .oe_power_up = "low";
defparam \I[61]~I .oe_register_mode = "none";
defparam \I[61]~I .oe_sync_reset = "none";
defparam \I[61]~I .operation_mode = "input";
defparam \I[61]~I .output_async_reset = "none";
defparam \I[61]~I .output_power_up = "low";
defparam \I[61]~I .output_register_mode = "none";
defparam \I[61]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: LCFF_X7_Y35_N5
cycloneii_lcell_ff \inst1|inst3|inst2|inst1 (
	.clk(\CLK~clkctrl_outclk ),
	.datain(\inst1|inst3|inst2|inst4|inst2|inst1~0_combout ),
	.sdata(\I~combout [61]),
	.aclr(gnd),
	.sclr(gnd),
	.sload(!\S~combout [1]),
	.ena(\inst1|inst3|inst|inst1~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst1|inst3|inst2|inst1~regout ));

// Location: LCCOMB_X7_Y35_N30
cycloneii_lcell_comb \inst1|inst3|inst1|inst4|inst2|inst1~0 (
// Equation(s):
// \inst1|inst3|inst1|inst4|inst2|inst1~0_combout  = (\S~combout [0] & ((\inst1|inst3|inst|inst1~regout ))) # (!\S~combout [0] & (\inst1|inst3|inst2|inst1~regout ))

	.dataa(\S~combout [0]),
	.datab(\inst1|inst3|inst2|inst1~regout ),
	.datac(vcc),
	.datad(\inst1|inst3|inst|inst1~regout ),
	.cin(gnd),
	.combout(\inst1|inst3|inst1|inst4|inst2|inst1~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst1|inst3|inst1|inst4|inst2|inst1~0 .lut_mask = 16'hEE44;
defparam \inst1|inst3|inst1|inst4|inst2|inst1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: PIN_C4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \I[62]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\I~combout [62]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(I[62]));
// synopsys translate_off
defparam \I[62]~I .input_async_reset = "none";
defparam \I[62]~I .input_power_up = "low";
defparam \I[62]~I .input_register_mode = "none";
defparam \I[62]~I .input_sync_reset = "none";
defparam \I[62]~I .oe_async_reset = "none";
defparam \I[62]~I .oe_power_up = "low";
defparam \I[62]~I .oe_register_mode = "none";
defparam \I[62]~I .oe_sync_reset = "none";
defparam \I[62]~I .operation_mode = "input";
defparam \I[62]~I .output_async_reset = "none";
defparam \I[62]~I .output_power_up = "low";
defparam \I[62]~I .output_register_mode = "none";
defparam \I[62]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: LCFF_X7_Y35_N31
cycloneii_lcell_ff \inst1|inst3|inst1|inst1 (
	.clk(\CLK~clkctrl_outclk ),
	.datain(\inst1|inst3|inst1|inst4|inst2|inst1~0_combout ),
	.sdata(\I~combout [62]),
	.aclr(gnd),
	.sclr(gnd),
	.sload(!\S~combout [1]),
	.ena(\inst1|inst3|inst|inst1~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst1|inst3|inst1|inst1~regout ));

// Location: LCCOMB_X7_Y35_N16
cycloneii_lcell_comb \inst1|inst3|inst|inst4|inst2|inst1~0 (
// Equation(s):
// \inst1|inst3|inst|inst4|inst2|inst1~0_combout  = (\S~combout [0] & (\IL~combout )) # (!\S~combout [0] & ((\inst1|inst3|inst1|inst1~regout )))

	.dataa(\S~combout [0]),
	.datab(\IL~combout ),
	.datac(vcc),
	.datad(\inst1|inst3|inst1|inst1~regout ),
	.cin(gnd),
	.combout(\inst1|inst3|inst|inst4|inst2|inst1~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst1|inst3|inst|inst4|inst2|inst1~0 .lut_mask = 16'hDD88;
defparam \inst1|inst3|inst|inst4|inst2|inst1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: PIN_C3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \I[63]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\I~combout [63]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(I[63]));
// synopsys translate_off
defparam \I[63]~I .input_async_reset = "none";
defparam \I[63]~I .input_power_up = "low";
defparam \I[63]~I .input_register_mode = "none";
defparam \I[63]~I .input_sync_reset = "none";
defparam \I[63]~I .oe_async_reset = "none";
defparam \I[63]~I .oe_power_up = "low";
defparam \I[63]~I .oe_register_mode = "none";
defparam \I[63]~I .oe_sync_reset = "none";
defparam \I[63]~I .operation_mode = "input";
defparam \I[63]~I .output_async_reset = "none";
defparam \I[63]~I .output_power_up = "low";
defparam \I[63]~I .output_register_mode = "none";
defparam \I[63]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: LCFF_X7_Y35_N17
cycloneii_lcell_ff \inst1|inst3|inst|inst1 (
	.clk(\CLK~clkctrl_outclk ),
	.datain(\inst1|inst3|inst|inst4|inst2|inst1~0_combout ),
	.sdata(\I~combout [63]),
	.aclr(gnd),
	.sclr(gnd),
	.sload(!\S~combout [1]),
	.ena(\inst1|inst3|inst|inst1~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst1|inst3|inst|inst1~regout ));

// Location: LCCOMB_X3_Y32_N12
cycloneii_lcell_comb \inst1|inst|inst5|inst4|inst2|inst1~0 (
// Equation(s):
// \inst1|inst|inst5|inst4|inst2|inst1~0_combout  = (\S~combout [0] & ((\inst1|inst|inst4|inst1~regout ))) # (!\S~combout [0] & (\inst1|inst|inst6|inst1~regout ))

	.dataa(\inst1|inst|inst6|inst1~regout ),
	.datab(\S~combout [0]),
	.datac(vcc),
	.datad(\inst1|inst|inst4|inst1~regout ),
	.cin(gnd),
	.combout(\inst1|inst|inst5|inst4|inst2|inst1~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst1|inst|inst5|inst4|inst2|inst1~0 .lut_mask = 16'hEE22;
defparam \inst1|inst|inst5|inst4|inst2|inst1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: PIN_D2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \I[34]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\I~combout [34]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(I[34]));
// synopsys translate_off
defparam \I[34]~I .input_async_reset = "none";
defparam \I[34]~I .input_power_up = "low";
defparam \I[34]~I .input_register_mode = "none";
defparam \I[34]~I .input_sync_reset = "none";
defparam \I[34]~I .oe_async_reset = "none";
defparam \I[34]~I .oe_power_up = "low";
defparam \I[34]~I .oe_register_mode = "none";
defparam \I[34]~I .oe_sync_reset = "none";
defparam \I[34]~I .operation_mode = "input";
defparam \I[34]~I .output_async_reset = "none";
defparam \I[34]~I .output_power_up = "low";
defparam \I[34]~I .output_register_mode = "none";
defparam \I[34]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: LCFF_X3_Y32_N13
cycloneii_lcell_ff \inst1|inst|inst5|inst1 (
	.clk(\CLK~clkctrl_outclk ),
	.datain(\inst1|inst|inst5|inst4|inst2|inst1~0_combout ),
	.sdata(\I~combout [34]),
	.aclr(gnd),
	.sclr(gnd),
	.sload(!\S~combout [1]),
	.ena(\inst1|inst3|inst|inst1~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst1|inst|inst5|inst1~regout ));

// Location: LCCOMB_X7_Y35_N14
cycloneii_lcell_comb \inst1|inst|inst4|inst4|inst2|inst1~0 (
// Equation(s):
// \inst1|inst|inst4|inst4|inst2|inst1~0_combout  = (\S~combout [0] & (\inst1|inst|inst3|inst1~regout )) # (!\S~combout [0] & ((\inst1|inst|inst5|inst1~regout )))

	.dataa(\S~combout [0]),
	.datab(\inst1|inst|inst3|inst1~regout ),
	.datac(vcc),
	.datad(\inst1|inst|inst5|inst1~regout ),
	.cin(gnd),
	.combout(\inst1|inst|inst4|inst4|inst2|inst1~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst1|inst|inst4|inst4|inst2|inst1~0 .lut_mask = 16'hDD88;
defparam \inst1|inst|inst4|inst4|inst2|inst1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: PIN_C6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \I[35]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\I~combout [35]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(I[35]));
// synopsys translate_off
defparam \I[35]~I .input_async_reset = "none";
defparam \I[35]~I .input_power_up = "low";
defparam \I[35]~I .input_register_mode = "none";
defparam \I[35]~I .input_sync_reset = "none";
defparam \I[35]~I .oe_async_reset = "none";
defparam \I[35]~I .oe_power_up = "low";
defparam \I[35]~I .oe_register_mode = "none";
defparam \I[35]~I .oe_sync_reset = "none";
defparam \I[35]~I .operation_mode = "input";
defparam \I[35]~I .output_async_reset = "none";
defparam \I[35]~I .output_power_up = "low";
defparam \I[35]~I .output_register_mode = "none";
defparam \I[35]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: LCFF_X7_Y35_N15
cycloneii_lcell_ff \inst1|inst|inst4|inst1 (
	.clk(\CLK~clkctrl_outclk ),
	.datain(\inst1|inst|inst4|inst4|inst2|inst1~0_combout ),
	.sdata(\I~combout [35]),
	.aclr(gnd),
	.sclr(gnd),
	.sload(!\S~combout [1]),
	.ena(\inst1|inst3|inst|inst1~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst1|inst|inst4|inst1~regout ));

// Location: LCCOMB_X7_Y35_N28
cycloneii_lcell_comb \inst1|inst|inst3|inst4|inst2|inst1~0 (
// Equation(s):
// \inst1|inst|inst3|inst4|inst2|inst1~0_combout  = (\S~combout [0] & ((\inst1|inst|inst2|inst1~regout ))) # (!\S~combout [0] & (\inst1|inst|inst4|inst1~regout ))

	.dataa(\S~combout [0]),
	.datab(\inst1|inst|inst4|inst1~regout ),
	.datac(vcc),
	.datad(\inst1|inst|inst2|inst1~regout ),
	.cin(gnd),
	.combout(\inst1|inst|inst3|inst4|inst2|inst1~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst1|inst|inst3|inst4|inst2|inst1~0 .lut_mask = 16'hEE44;
defparam \inst1|inst|inst3|inst4|inst2|inst1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: PIN_E8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \I[36]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\I~combout [36]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(I[36]));
// synopsys translate_off
defparam \I[36]~I .input_async_reset = "none";
defparam \I[36]~I .input_power_up = "low";
defparam \I[36]~I .input_register_mode = "none";
defparam \I[36]~I .input_sync_reset = "none";
defparam \I[36]~I .oe_async_reset = "none";
defparam \I[36]~I .oe_power_up = "low";
defparam \I[36]~I .oe_register_mode = "none";
defparam \I[36]~I .oe_sync_reset = "none";
defparam \I[36]~I .operation_mode = "input";
defparam \I[36]~I .output_async_reset = "none";
defparam \I[36]~I .output_power_up = "low";
defparam \I[36]~I .output_register_mode = "none";
defparam \I[36]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: LCFF_X7_Y35_N29
cycloneii_lcell_ff \inst1|inst|inst3|inst1 (
	.clk(\CLK~clkctrl_outclk ),
	.datain(\inst1|inst|inst3|inst4|inst2|inst1~0_combout ),
	.sdata(\I~combout [36]),
	.aclr(gnd),
	.sclr(gnd),
	.sload(!\S~combout [1]),
	.ena(\inst1|inst3|inst|inst1~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst1|inst|inst3|inst1~regout ));

// Location: LCCOMB_X12_Y35_N12
cycloneii_lcell_comb \inst1|inst|inst2|inst4|inst2|inst1~0 (
// Equation(s):
// \inst1|inst|inst2|inst4|inst2|inst1~0_combout  = (\S~combout [0] & (\inst1|inst|inst1|inst1~regout )) # (!\S~combout [0] & ((\inst1|inst|inst3|inst1~regout )))

	.dataa(\S~combout [0]),
	.datab(\inst1|inst|inst1|inst1~regout ),
	.datac(vcc),
	.datad(\inst1|inst|inst3|inst1~regout ),
	.cin(gnd),
	.combout(\inst1|inst|inst2|inst4|inst2|inst1~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst1|inst|inst2|inst4|inst2|inst1~0 .lut_mask = 16'hDD88;
defparam \inst1|inst|inst2|inst4|inst2|inst1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: PIN_A7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \I[37]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\I~combout [37]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(I[37]));
// synopsys translate_off
defparam \I[37]~I .input_async_reset = "none";
defparam \I[37]~I .input_power_up = "low";
defparam \I[37]~I .input_register_mode = "none";
defparam \I[37]~I .input_sync_reset = "none";
defparam \I[37]~I .oe_async_reset = "none";
defparam \I[37]~I .oe_power_up = "low";
defparam \I[37]~I .oe_register_mode = "none";
defparam \I[37]~I .oe_sync_reset = "none";
defparam \I[37]~I .operation_mode = "input";
defparam \I[37]~I .output_async_reset = "none";
defparam \I[37]~I .output_power_up = "low";
defparam \I[37]~I .output_register_mode = "none";
defparam \I[37]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: LCFF_X12_Y35_N13
cycloneii_lcell_ff \inst1|inst|inst2|inst1 (
	.clk(\CLK~clkctrl_outclk ),
	.datain(\inst1|inst|inst2|inst4|inst2|inst1~0_combout ),
	.sdata(\I~combout [37]),
	.aclr(gnd),
	.sclr(gnd),
	.sload(!\S~combout [1]),
	.ena(\inst1|inst3|inst|inst1~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst1|inst|inst2|inst1~regout ));

// Location: LCCOMB_X12_Y35_N18
cycloneii_lcell_comb \inst1|inst|inst1|inst4|inst2|inst1~0 (
// Equation(s):
// \inst1|inst|inst1|inst4|inst2|inst1~0_combout  = (\S~combout [0] & (\inst1|inst|inst|inst1~regout )) # (!\S~combout [0] & ((\inst1|inst|inst2|inst1~regout )))

	.dataa(\S~combout [0]),
	.datab(\inst1|inst|inst|inst1~regout ),
	.datac(vcc),
	.datad(\inst1|inst|inst2|inst1~regout ),
	.cin(gnd),
	.combout(\inst1|inst|inst1|inst4|inst2|inst1~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst1|inst|inst1|inst4|inst2|inst1~0 .lut_mask = 16'hDD88;
defparam \inst1|inst|inst1|inst4|inst2|inst1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: PIN_B7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \I[38]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\I~combout [38]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(I[38]));
// synopsys translate_off
defparam \I[38]~I .input_async_reset = "none";
defparam \I[38]~I .input_power_up = "low";
defparam \I[38]~I .input_register_mode = "none";
defparam \I[38]~I .input_sync_reset = "none";
defparam \I[38]~I .oe_async_reset = "none";
defparam \I[38]~I .oe_power_up = "low";
defparam \I[38]~I .oe_register_mode = "none";
defparam \I[38]~I .oe_sync_reset = "none";
defparam \I[38]~I .operation_mode = "input";
defparam \I[38]~I .output_async_reset = "none";
defparam \I[38]~I .output_power_up = "low";
defparam \I[38]~I .output_register_mode = "none";
defparam \I[38]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: LCFF_X12_Y35_N19
cycloneii_lcell_ff \inst1|inst|inst1|inst1 (
	.clk(\CLK~clkctrl_outclk ),
	.datain(\inst1|inst|inst1|inst4|inst2|inst1~0_combout ),
	.sdata(\I~combout [38]),
	.aclr(gnd),
	.sclr(gnd),
	.sload(!\S~combout [1]),
	.ena(\inst1|inst3|inst|inst1~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst1|inst|inst1|inst1~regout ));

// Location: LCCOMB_X16_Y35_N8
cycloneii_lcell_comb \inst1|inst|inst|inst4|inst2|inst1~0 (
// Equation(s):
// \inst1|inst|inst|inst4|inst2|inst1~0_combout  = (\S~combout [0] & (\inst1|inst1|inst7|inst1~regout )) # (!\S~combout [0] & ((\inst1|inst|inst1|inst1~regout )))

	.dataa(\S~combout [0]),
	.datab(\inst1|inst1|inst7|inst1~regout ),
	.datac(vcc),
	.datad(\inst1|inst|inst1|inst1~regout ),
	.cin(gnd),
	.combout(\inst1|inst|inst|inst4|inst2|inst1~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst1|inst|inst|inst4|inst2|inst1~0 .lut_mask = 16'hDD88;
defparam \inst1|inst|inst|inst4|inst2|inst1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: PIN_C9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \I[39]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\I~combout [39]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(I[39]));
// synopsys translate_off
defparam \I[39]~I .input_async_reset = "none";
defparam \I[39]~I .input_power_up = "low";
defparam \I[39]~I .input_register_mode = "none";
defparam \I[39]~I .input_sync_reset = "none";
defparam \I[39]~I .oe_async_reset = "none";
defparam \I[39]~I .oe_power_up = "low";
defparam \I[39]~I .oe_register_mode = "none";
defparam \I[39]~I .oe_sync_reset = "none";
defparam \I[39]~I .operation_mode = "input";
defparam \I[39]~I .output_async_reset = "none";
defparam \I[39]~I .output_power_up = "low";
defparam \I[39]~I .output_register_mode = "none";
defparam \I[39]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: LCFF_X16_Y35_N9
cycloneii_lcell_ff \inst1|inst|inst|inst1 (
	.clk(\CLK~clkctrl_outclk ),
	.datain(\inst1|inst|inst|inst4|inst2|inst1~0_combout ),
	.sdata(\I~combout [39]),
	.aclr(gnd),
	.sclr(gnd),
	.sload(!\S~combout [1]),
	.ena(\inst1|inst3|inst|inst1~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst1|inst|inst|inst1~regout ));

// Location: LCCOMB_X16_Y35_N18
cycloneii_lcell_comb \inst1|inst1|inst7|inst4|inst2|inst1~0 (
// Equation(s):
// \inst1|inst1|inst7|inst4|inst2|inst1~0_combout  = (\S~combout [0] & ((\inst1|inst1|inst6|inst1~regout ))) # (!\S~combout [0] & (\inst1|inst|inst|inst1~regout ))

	.dataa(\S~combout [0]),
	.datab(\inst1|inst|inst|inst1~regout ),
	.datac(vcc),
	.datad(\inst1|inst1|inst6|inst1~regout ),
	.cin(gnd),
	.combout(\inst1|inst1|inst7|inst4|inst2|inst1~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst1|inst1|inst7|inst4|inst2|inst1~0 .lut_mask = 16'hEE44;
defparam \inst1|inst1|inst7|inst4|inst2|inst1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: PIN_J14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \I[40]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\I~combout [40]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(I[40]));
// synopsys translate_off
defparam \I[40]~I .input_async_reset = "none";
defparam \I[40]~I .input_power_up = "low";
defparam \I[40]~I .input_register_mode = "none";
defparam \I[40]~I .input_sync_reset = "none";
defparam \I[40]~I .oe_async_reset = "none";
defparam \I[40]~I .oe_power_up = "low";
defparam \I[40]~I .oe_register_mode = "none";
defparam \I[40]~I .oe_sync_reset = "none";
defparam \I[40]~I .operation_mode = "input";
defparam \I[40]~I .output_async_reset = "none";
defparam \I[40]~I .output_power_up = "low";
defparam \I[40]~I .output_register_mode = "none";
defparam \I[40]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: LCFF_X16_Y35_N19
cycloneii_lcell_ff \inst1|inst1|inst7|inst1 (
	.clk(\CLK~clkctrl_outclk ),
	.datain(\inst1|inst1|inst7|inst4|inst2|inst1~0_combout ),
	.sdata(\I~combout [40]),
	.aclr(gnd),
	.sclr(gnd),
	.sload(!\S~combout [1]),
	.ena(\inst1|inst3|inst|inst1~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst1|inst1|inst7|inst1~regout ));

// Location: LCCOMB_X20_Y35_N28
cycloneii_lcell_comb \inst1|inst1|inst6|inst4|inst2|inst1~0 (
// Equation(s):
// \inst1|inst1|inst6|inst4|inst2|inst1~0_combout  = (\S~combout [0] & (\inst1|inst1|inst5|inst1~regout )) # (!\S~combout [0] & ((\inst1|inst1|inst7|inst1~regout )))

	.dataa(\S~combout [0]),
	.datab(\inst1|inst1|inst5|inst1~regout ),
	.datac(vcc),
	.datad(\inst1|inst1|inst7|inst1~regout ),
	.cin(gnd),
	.combout(\inst1|inst1|inst6|inst4|inst2|inst1~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst1|inst1|inst6|inst4|inst2|inst1~0 .lut_mask = 16'hDD88;
defparam \inst1|inst1|inst6|inst4|inst2|inst1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: PIN_D11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \I[41]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\I~combout [41]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(I[41]));
// synopsys translate_off
defparam \I[41]~I .input_async_reset = "none";
defparam \I[41]~I .input_power_up = "low";
defparam \I[41]~I .input_register_mode = "none";
defparam \I[41]~I .input_sync_reset = "none";
defparam \I[41]~I .oe_async_reset = "none";
defparam \I[41]~I .oe_power_up = "low";
defparam \I[41]~I .oe_register_mode = "none";
defparam \I[41]~I .oe_sync_reset = "none";
defparam \I[41]~I .operation_mode = "input";
defparam \I[41]~I .output_async_reset = "none";
defparam \I[41]~I .output_power_up = "low";
defparam \I[41]~I .output_register_mode = "none";
defparam \I[41]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: LCFF_X20_Y35_N29
cycloneii_lcell_ff \inst1|inst1|inst6|inst1 (
	.clk(\CLK~clkctrl_outclk ),
	.datain(\inst1|inst1|inst6|inst4|inst2|inst1~0_combout ),
	.sdata(\I~combout [41]),
	.aclr(gnd),
	.sclr(gnd),
	.sload(!\S~combout [1]),
	.ena(\inst1|inst3|inst|inst1~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst1|inst1|inst6|inst1~regout ));

// Location: LCCOMB_X20_Y35_N26
cycloneii_lcell_comb \inst1|inst1|inst5|inst4|inst2|inst1~0 (
// Equation(s):
// \inst1|inst1|inst5|inst4|inst2|inst1~0_combout  = (\S~combout [0] & ((\inst1|inst1|inst4|inst1~regout ))) # (!\S~combout [0] & (\inst1|inst1|inst6|inst1~regout ))

	.dataa(\S~combout [0]),
	.datab(\inst1|inst1|inst6|inst1~regout ),
	.datac(vcc),
	.datad(\inst1|inst1|inst4|inst1~regout ),
	.cin(gnd),
	.combout(\inst1|inst1|inst5|inst4|inst2|inst1~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst1|inst1|inst5|inst4|inst2|inst1~0 .lut_mask = 16'hEE44;
defparam \inst1|inst1|inst5|inst4|inst2|inst1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: PIN_D10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \I[42]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\I~combout [42]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(I[42]));
// synopsys translate_off
defparam \I[42]~I .input_async_reset = "none";
defparam \I[42]~I .input_power_up = "low";
defparam \I[42]~I .input_register_mode = "none";
defparam \I[42]~I .input_sync_reset = "none";
defparam \I[42]~I .oe_async_reset = "none";
defparam \I[42]~I .oe_power_up = "low";
defparam \I[42]~I .oe_register_mode = "none";
defparam \I[42]~I .oe_sync_reset = "none";
defparam \I[42]~I .operation_mode = "input";
defparam \I[42]~I .output_async_reset = "none";
defparam \I[42]~I .output_power_up = "low";
defparam \I[42]~I .output_register_mode = "none";
defparam \I[42]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: LCFF_X20_Y35_N27
cycloneii_lcell_ff \inst1|inst1|inst5|inst1 (
	.clk(\CLK~clkctrl_outclk ),
	.datain(\inst1|inst1|inst5|inst4|inst2|inst1~0_combout ),
	.sdata(\I~combout [42]),
	.aclr(gnd),
	.sclr(gnd),
	.sload(!\S~combout [1]),
	.ena(\inst1|inst3|inst|inst1~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst1|inst1|inst5|inst1~regout ));

// Location: LCCOMB_X20_Y35_N16
cycloneii_lcell_comb \inst1|inst1|inst4|inst4|inst2|inst1~0 (
// Equation(s):
// \inst1|inst1|inst4|inst4|inst2|inst1~0_combout  = (\S~combout [0] & ((\inst1|inst1|inst3|inst1~regout ))) # (!\S~combout [0] & (\inst1|inst1|inst5|inst1~regout ))

	.dataa(\S~combout [0]),
	.datab(\inst1|inst1|inst5|inst1~regout ),
	.datac(vcc),
	.datad(\inst1|inst1|inst3|inst1~regout ),
	.cin(gnd),
	.combout(\inst1|inst1|inst4|inst4|inst2|inst1~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst1|inst1|inst4|inst4|inst2|inst1~0 .lut_mask = 16'hEE44;
defparam \inst1|inst1|inst4|inst4|inst2|inst1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: PIN_C10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \I[43]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\I~combout [43]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(I[43]));
// synopsys translate_off
defparam \I[43]~I .input_async_reset = "none";
defparam \I[43]~I .input_power_up = "low";
defparam \I[43]~I .input_register_mode = "none";
defparam \I[43]~I .input_sync_reset = "none";
defparam \I[43]~I .oe_async_reset = "none";
defparam \I[43]~I .oe_power_up = "low";
defparam \I[43]~I .oe_register_mode = "none";
defparam \I[43]~I .oe_sync_reset = "none";
defparam \I[43]~I .operation_mode = "input";
defparam \I[43]~I .output_async_reset = "none";
defparam \I[43]~I .output_power_up = "low";
defparam \I[43]~I .output_register_mode = "none";
defparam \I[43]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: LCFF_X20_Y35_N17
cycloneii_lcell_ff \inst1|inst1|inst4|inst1 (
	.clk(\CLK~clkctrl_outclk ),
	.datain(\inst1|inst1|inst4|inst4|inst2|inst1~0_combout ),
	.sdata(\I~combout [43]),
	.aclr(gnd),
	.sclr(gnd),
	.sload(!\S~combout [1]),
	.ena(\inst1|inst3|inst|inst1~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst1|inst1|inst4|inst1~regout ));

// Location: LCCOMB_X20_Y35_N2
cycloneii_lcell_comb \inst1|inst1|inst3|inst4|inst2|inst1~0 (
// Equation(s):
// \inst1|inst1|inst3|inst4|inst2|inst1~0_combout  = (\S~combout [0] & (\inst1|inst1|inst2|inst1~regout )) # (!\S~combout [0] & ((\inst1|inst1|inst4|inst1~regout )))

	.dataa(\S~combout [0]),
	.datab(\inst1|inst1|inst2|inst1~regout ),
	.datac(vcc),
	.datad(\inst1|inst1|inst4|inst1~regout ),
	.cin(gnd),
	.combout(\inst1|inst1|inst3|inst4|inst2|inst1~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst1|inst1|inst3|inst4|inst2|inst1~0 .lut_mask = 16'hDD88;
defparam \inst1|inst1|inst3|inst4|inst2|inst1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: PIN_B10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \I[44]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\I~combout [44]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(I[44]));
// synopsys translate_off
defparam \I[44]~I .input_async_reset = "none";
defparam \I[44]~I .input_power_up = "low";
defparam \I[44]~I .input_register_mode = "none";
defparam \I[44]~I .input_sync_reset = "none";
defparam \I[44]~I .oe_async_reset = "none";
defparam \I[44]~I .oe_power_up = "low";
defparam \I[44]~I .oe_register_mode = "none";
defparam \I[44]~I .oe_sync_reset = "none";
defparam \I[44]~I .operation_mode = "input";
defparam \I[44]~I .output_async_reset = "none";
defparam \I[44]~I .output_power_up = "low";
defparam \I[44]~I .output_register_mode = "none";
defparam \I[44]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: LCFF_X20_Y35_N3
cycloneii_lcell_ff \inst1|inst1|inst3|inst1 (
	.clk(\CLK~clkctrl_outclk ),
	.datain(\inst1|inst1|inst3|inst4|inst2|inst1~0_combout ),
	.sdata(\I~combout [44]),
	.aclr(gnd),
	.sclr(gnd),
	.sload(!\S~combout [1]),
	.ena(\inst1|inst3|inst|inst1~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst1|inst1|inst3|inst1~regout ));

// Location: LCCOMB_X20_Y35_N0
cycloneii_lcell_comb \inst1|inst1|inst2|inst4|inst2|inst1~0 (
// Equation(s):
// \inst1|inst1|inst2|inst4|inst2|inst1~0_combout  = (\S~combout [0] & ((\inst1|inst1|inst1|inst1~regout ))) # (!\S~combout [0] & (\inst1|inst1|inst3|inst1~regout ))

	.dataa(\S~combout [0]),
	.datab(\inst1|inst1|inst3|inst1~regout ),
	.datac(vcc),
	.datad(\inst1|inst1|inst1|inst1~regout ),
	.cin(gnd),
	.combout(\inst1|inst1|inst2|inst4|inst2|inst1~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst1|inst1|inst2|inst4|inst2|inst1~0 .lut_mask = 16'hEE44;
defparam \inst1|inst1|inst2|inst4|inst2|inst1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: PIN_G11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \I[45]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\I~combout [45]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(I[45]));
// synopsys translate_off
defparam \I[45]~I .input_async_reset = "none";
defparam \I[45]~I .input_power_up = "low";
defparam \I[45]~I .input_register_mode = "none";
defparam \I[45]~I .input_sync_reset = "none";
defparam \I[45]~I .oe_async_reset = "none";
defparam \I[45]~I .oe_power_up = "low";
defparam \I[45]~I .oe_register_mode = "none";
defparam \I[45]~I .oe_sync_reset = "none";
defparam \I[45]~I .operation_mode = "input";
defparam \I[45]~I .output_async_reset = "none";
defparam \I[45]~I .output_power_up = "low";
defparam \I[45]~I .output_register_mode = "none";
defparam \I[45]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: LCFF_X20_Y35_N1
cycloneii_lcell_ff \inst1|inst1|inst2|inst1 (
	.clk(\CLK~clkctrl_outclk ),
	.datain(\inst1|inst1|inst2|inst4|inst2|inst1~0_combout ),
	.sdata(\I~combout [45]),
	.aclr(gnd),
	.sclr(gnd),
	.sload(!\S~combout [1]),
	.ena(\inst1|inst3|inst|inst1~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst1|inst1|inst2|inst1~regout ));

// Location: LCCOMB_X20_Y35_N18
cycloneii_lcell_comb \inst1|inst1|inst1|inst4|inst2|inst1~0 (
// Equation(s):
// \inst1|inst1|inst1|inst4|inst2|inst1~0_combout  = (\S~combout [0] & ((\inst1|inst1|inst|inst1~regout ))) # (!\S~combout [0] & (\inst1|inst1|inst2|inst1~regout ))

	.dataa(\S~combout [0]),
	.datab(\inst1|inst1|inst2|inst1~regout ),
	.datac(vcc),
	.datad(\inst1|inst1|inst|inst1~regout ),
	.cin(gnd),
	.combout(\inst1|inst1|inst1|inst4|inst2|inst1~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst1|inst1|inst1|inst4|inst2|inst1~0 .lut_mask = 16'hEE44;
defparam \inst1|inst1|inst1|inst4|inst2|inst1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: PIN_J13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \I[46]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\I~combout [46]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(I[46]));
// synopsys translate_off
defparam \I[46]~I .input_async_reset = "none";
defparam \I[46]~I .input_power_up = "low";
defparam \I[46]~I .input_register_mode = "none";
defparam \I[46]~I .input_sync_reset = "none";
defparam \I[46]~I .oe_async_reset = "none";
defparam \I[46]~I .oe_power_up = "low";
defparam \I[46]~I .oe_register_mode = "none";
defparam \I[46]~I .oe_sync_reset = "none";
defparam \I[46]~I .operation_mode = "input";
defparam \I[46]~I .output_async_reset = "none";
defparam \I[46]~I .output_power_up = "low";
defparam \I[46]~I .output_register_mode = "none";
defparam \I[46]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: LCFF_X20_Y35_N19
cycloneii_lcell_ff \inst1|inst1|inst1|inst1 (
	.clk(\CLK~clkctrl_outclk ),
	.datain(\inst1|inst1|inst1|inst4|inst2|inst1~0_combout ),
	.sdata(\I~combout [46]),
	.aclr(gnd),
	.sclr(gnd),
	.sload(!\S~combout [1]),
	.ena(\inst1|inst3|inst|inst1~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst1|inst1|inst1|inst1~regout ));

// Location: LCCOMB_X20_Y35_N12
cycloneii_lcell_comb \inst1|inst1|inst|inst4|inst2|inst1~0 (
// Equation(s):
// \inst1|inst1|inst|inst4|inst2|inst1~0_combout  = (\S~combout [0] & ((\inst1|inst2|inst7|inst1~regout ))) # (!\S~combout [0] & (\inst1|inst1|inst1|inst1~regout ))

	.dataa(\S~combout [0]),
	.datab(\inst1|inst1|inst1|inst1~regout ),
	.datac(vcc),
	.datad(\inst1|inst2|inst7|inst1~regout ),
	.cin(gnd),
	.combout(\inst1|inst1|inst|inst4|inst2|inst1~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst1|inst1|inst|inst4|inst2|inst1~0 .lut_mask = 16'hEE44;
defparam \inst1|inst1|inst|inst4|inst2|inst1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: PIN_G12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \I[47]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\I~combout [47]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(I[47]));
// synopsys translate_off
defparam \I[47]~I .input_async_reset = "none";
defparam \I[47]~I .input_power_up = "low";
defparam \I[47]~I .input_register_mode = "none";
defparam \I[47]~I .input_sync_reset = "none";
defparam \I[47]~I .oe_async_reset = "none";
defparam \I[47]~I .oe_power_up = "low";
defparam \I[47]~I .oe_register_mode = "none";
defparam \I[47]~I .oe_sync_reset = "none";
defparam \I[47]~I .operation_mode = "input";
defparam \I[47]~I .output_async_reset = "none";
defparam \I[47]~I .output_power_up = "low";
defparam \I[47]~I .output_register_mode = "none";
defparam \I[47]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: LCFF_X20_Y35_N13
cycloneii_lcell_ff \inst1|inst1|inst|inst1 (
	.clk(\CLK~clkctrl_outclk ),
	.datain(\inst1|inst1|inst|inst4|inst2|inst1~0_combout ),
	.sdata(\I~combout [47]),
	.aclr(gnd),
	.sclr(gnd),
	.sload(!\S~combout [1]),
	.ena(\inst1|inst3|inst|inst1~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst1|inst1|inst|inst1~regout ));

// Location: LCCOMB_X16_Y35_N24
cycloneii_lcell_comb \inst1|inst2|inst7|inst4|inst2|inst1~0 (
// Equation(s):
// \inst1|inst2|inst7|inst4|inst2|inst1~0_combout  = (\S~combout [0] & (\inst1|inst2|inst6|inst1~regout )) # (!\S~combout [0] & ((\inst1|inst1|inst|inst1~regout )))

	.dataa(\S~combout [0]),
	.datab(\inst1|inst2|inst6|inst1~regout ),
	.datac(vcc),
	.datad(\inst1|inst1|inst|inst1~regout ),
	.cin(gnd),
	.combout(\inst1|inst2|inst7|inst4|inst2|inst1~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst1|inst2|inst7|inst4|inst2|inst1~0 .lut_mask = 16'hDD88;
defparam \inst1|inst2|inst7|inst4|inst2|inst1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: PIN_A8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \I[48]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\I~combout [48]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(I[48]));
// synopsys translate_off
defparam \I[48]~I .input_async_reset = "none";
defparam \I[48]~I .input_power_up = "low";
defparam \I[48]~I .input_register_mode = "none";
defparam \I[48]~I .input_sync_reset = "none";
defparam \I[48]~I .oe_async_reset = "none";
defparam \I[48]~I .oe_power_up = "low";
defparam \I[48]~I .oe_register_mode = "none";
defparam \I[48]~I .oe_sync_reset = "none";
defparam \I[48]~I .operation_mode = "input";
defparam \I[48]~I .output_async_reset = "none";
defparam \I[48]~I .output_power_up = "low";
defparam \I[48]~I .output_register_mode = "none";
defparam \I[48]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: LCFF_X16_Y35_N25
cycloneii_lcell_ff \inst1|inst2|inst7|inst1 (
	.clk(\CLK~clkctrl_outclk ),
	.datain(\inst1|inst2|inst7|inst4|inst2|inst1~0_combout ),
	.sdata(\I~combout [48]),
	.aclr(gnd),
	.sclr(gnd),
	.sload(!\S~combout [1]),
	.ena(\inst1|inst3|inst|inst1~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst1|inst2|inst7|inst1~regout ));

// Location: LCCOMB_X1_Y28_N24
cycloneii_lcell_comb \inst1|inst|inst7|inst4|inst2|inst1~0 (
// Equation(s):
// \inst1|inst|inst7|inst4|inst2|inst1~0_combout  = (\S~combout [0] & ((\inst1|inst|inst6|inst1~regout ))) # (!\S~combout [0] & (\inst|inst3|inst|inst1~regout ))

	.dataa(\inst|inst3|inst|inst1~regout ),
	.datab(\S~combout [0]),
	.datac(vcc),
	.datad(\inst1|inst|inst6|inst1~regout ),
	.cin(gnd),
	.combout(\inst1|inst|inst7|inst4|inst2|inst1~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst1|inst|inst7|inst4|inst2|inst1~0 .lut_mask = 16'hEE22;
defparam \inst1|inst|inst7|inst4|inst2|inst1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: PIN_J2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \I[32]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\I~combout [32]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(I[32]));
// synopsys translate_off
defparam \I[32]~I .input_async_reset = "none";
defparam \I[32]~I .input_power_up = "low";
defparam \I[32]~I .input_register_mode = "none";
defparam \I[32]~I .input_sync_reset = "none";
defparam \I[32]~I .oe_async_reset = "none";
defparam \I[32]~I .oe_power_up = "low";
defparam \I[32]~I .oe_register_mode = "none";
defparam \I[32]~I .oe_sync_reset = "none";
defparam \I[32]~I .operation_mode = "input";
defparam \I[32]~I .output_async_reset = "none";
defparam \I[32]~I .output_power_up = "low";
defparam \I[32]~I .output_register_mode = "none";
defparam \I[32]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: LCFF_X1_Y28_N25
cycloneii_lcell_ff \inst1|inst|inst7|inst1 (
	.clk(\CLK~clkctrl_outclk ),
	.datain(\inst1|inst|inst7|inst4|inst2|inst1~0_combout ),
	.sdata(\I~combout [32]),
	.aclr(gnd),
	.sclr(gnd),
	.sload(!\S~combout [1]),
	.ena(\inst1|inst3|inst|inst1~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst1|inst|inst7|inst1~regout ));

// Location: LCCOMB_X3_Y32_N10
cycloneii_lcell_comb \inst1|inst|inst6|inst4|inst2|inst1~0 (
// Equation(s):
// \inst1|inst|inst6|inst4|inst2|inst1~0_combout  = (\S~combout [0] & (\inst1|inst|inst5|inst1~regout )) # (!\S~combout [0] & ((\inst1|inst|inst7|inst1~regout )))

	.dataa(\inst1|inst|inst5|inst1~regout ),
	.datab(\S~combout [0]),
	.datac(vcc),
	.datad(\inst1|inst|inst7|inst1~regout ),
	.cin(gnd),
	.combout(\inst1|inst|inst6|inst4|inst2|inst1~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst1|inst|inst6|inst4|inst2|inst1~0 .lut_mask = 16'hBB88;
defparam \inst1|inst|inst6|inst4|inst2|inst1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: PIN_D1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \I[33]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\I~combout [33]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(I[33]));
// synopsys translate_off
defparam \I[33]~I .input_async_reset = "none";
defparam \I[33]~I .input_power_up = "low";
defparam \I[33]~I .input_register_mode = "none";
defparam \I[33]~I .input_sync_reset = "none";
defparam \I[33]~I .oe_async_reset = "none";
defparam \I[33]~I .oe_power_up = "low";
defparam \I[33]~I .oe_register_mode = "none";
defparam \I[33]~I .oe_sync_reset = "none";
defparam \I[33]~I .operation_mode = "input";
defparam \I[33]~I .output_async_reset = "none";
defparam \I[33]~I .output_power_up = "low";
defparam \I[33]~I .output_register_mode = "none";
defparam \I[33]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: LCFF_X3_Y32_N11
cycloneii_lcell_ff \inst1|inst|inst6|inst1 (
	.clk(\CLK~clkctrl_outclk ),
	.datain(\inst1|inst|inst6|inst4|inst2|inst1~0_combout ),
	.sdata(\I~combout [33]),
	.aclr(gnd),
	.sclr(gnd),
	.sload(!\S~combout [1]),
	.ena(\inst1|inst3|inst|inst1~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst1|inst|inst6|inst1~regout ));

// Location: LCCOMB_X1_Y28_N30
cycloneii_lcell_comb \inst|inst3|inst2|inst4|inst2|inst1~0 (
// Equation(s):
// \inst|inst3|inst2|inst4|inst2|inst1~0_combout  = (\S~combout [0] & ((\inst|inst3|inst1|inst1~regout ))) # (!\S~combout [0] & (\inst|inst3|inst3|inst1~regout ))

	.dataa(\inst|inst3|inst3|inst1~regout ),
	.datab(\S~combout [0]),
	.datac(vcc),
	.datad(\inst|inst3|inst1|inst1~regout ),
	.cin(gnd),
	.combout(\inst|inst3|inst2|inst4|inst2|inst1~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst|inst3|inst2|inst4|inst2|inst1~0 .lut_mask = 16'hEE22;
defparam \inst|inst3|inst2|inst4|inst2|inst1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: PIN_E1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \I[29]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\I~combout [29]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(I[29]));
// synopsys translate_off
defparam \I[29]~I .input_async_reset = "none";
defparam \I[29]~I .input_power_up = "low";
defparam \I[29]~I .input_register_mode = "none";
defparam \I[29]~I .input_sync_reset = "none";
defparam \I[29]~I .oe_async_reset = "none";
defparam \I[29]~I .oe_power_up = "low";
defparam \I[29]~I .oe_register_mode = "none";
defparam \I[29]~I .oe_sync_reset = "none";
defparam \I[29]~I .operation_mode = "input";
defparam \I[29]~I .output_async_reset = "none";
defparam \I[29]~I .output_power_up = "low";
defparam \I[29]~I .output_register_mode = "none";
defparam \I[29]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: LCFF_X1_Y28_N31
cycloneii_lcell_ff \inst|inst3|inst2|inst1 (
	.clk(\CLK~clkctrl_outclk ),
	.datain(\inst|inst3|inst2|inst4|inst2|inst1~0_combout ),
	.sdata(\I~combout [29]),
	.aclr(gnd),
	.sclr(gnd),
	.sload(!\S~combout [1]),
	.ena(\inst1|inst3|inst|inst1~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst|inst3|inst2|inst1~regout ));

// Location: LCCOMB_X1_Y28_N12
cycloneii_lcell_comb \inst|inst3|inst1|inst4|inst2|inst1~0 (
// Equation(s):
// \inst|inst3|inst1|inst4|inst2|inst1~0_combout  = (\S~combout [0] & (\inst|inst3|inst|inst1~regout )) # (!\S~combout [0] & ((\inst|inst3|inst2|inst1~regout )))

	.dataa(\inst|inst3|inst|inst1~regout ),
	.datab(\inst|inst3|inst2|inst1~regout ),
	.datac(vcc),
	.datad(\S~combout [0]),
	.cin(gnd),
	.combout(\inst|inst3|inst1|inst4|inst2|inst1~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst|inst3|inst1|inst4|inst2|inst1~0 .lut_mask = 16'hAACC;
defparam \inst|inst3|inst1|inst4|inst2|inst1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: PIN_F1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \I[30]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\I~combout [30]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(I[30]));
// synopsys translate_off
defparam \I[30]~I .input_async_reset = "none";
defparam \I[30]~I .input_power_up = "low";
defparam \I[30]~I .input_register_mode = "none";
defparam \I[30]~I .input_sync_reset = "none";
defparam \I[30]~I .oe_async_reset = "none";
defparam \I[30]~I .oe_power_up = "low";
defparam \I[30]~I .oe_register_mode = "none";
defparam \I[30]~I .oe_sync_reset = "none";
defparam \I[30]~I .operation_mode = "input";
defparam \I[30]~I .output_async_reset = "none";
defparam \I[30]~I .output_power_up = "low";
defparam \I[30]~I .output_register_mode = "none";
defparam \I[30]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: LCFF_X1_Y28_N13
cycloneii_lcell_ff \inst|inst3|inst1|inst1 (
	.clk(\CLK~clkctrl_outclk ),
	.datain(\inst|inst3|inst1|inst4|inst2|inst1~0_combout ),
	.sdata(\I~combout [30]),
	.aclr(gnd),
	.sclr(gnd),
	.sload(!\S~combout [1]),
	.ena(\inst1|inst3|inst|inst1~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst|inst3|inst1|inst1~regout ));

// Location: LCCOMB_X1_Y28_N10
cycloneii_lcell_comb \inst|inst3|inst|inst4|inst2|inst1~0 (
// Equation(s):
// \inst|inst3|inst|inst4|inst2|inst1~0_combout  = (\S~combout [0] & (\inst1|inst|inst7|inst1~regout )) # (!\S~combout [0] & ((\inst|inst3|inst1|inst1~regout )))

	.dataa(\inst1|inst|inst7|inst1~regout ),
	.datab(\S~combout [0]),
	.datac(vcc),
	.datad(\inst|inst3|inst1|inst1~regout ),
	.cin(gnd),
	.combout(\inst|inst3|inst|inst4|inst2|inst1~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst|inst3|inst|inst4|inst2|inst1~0 .lut_mask = 16'hBB88;
defparam \inst|inst3|inst|inst4|inst2|inst1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: PIN_G1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \I[31]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\I~combout [31]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(I[31]));
// synopsys translate_off
defparam \I[31]~I .input_async_reset = "none";
defparam \I[31]~I .input_power_up = "low";
defparam \I[31]~I .input_register_mode = "none";
defparam \I[31]~I .input_sync_reset = "none";
defparam \I[31]~I .oe_async_reset = "none";
defparam \I[31]~I .oe_power_up = "low";
defparam \I[31]~I .oe_register_mode = "none";
defparam \I[31]~I .oe_sync_reset = "none";
defparam \I[31]~I .operation_mode = "input";
defparam \I[31]~I .output_async_reset = "none";
defparam \I[31]~I .output_power_up = "low";
defparam \I[31]~I .output_register_mode = "none";
defparam \I[31]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: LCFF_X1_Y28_N11
cycloneii_lcell_ff \inst|inst3|inst|inst1 (
	.clk(\CLK~clkctrl_outclk ),
	.datain(\inst|inst3|inst|inst4|inst2|inst1~0_combout ),
	.sdata(\I~combout [31]),
	.aclr(gnd),
	.sclr(gnd),
	.sload(!\S~combout [1]),
	.ena(\inst1|inst3|inst|inst1~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst|inst3|inst|inst1~regout ));

// Location: LCCOMB_X1_Y28_N20
cycloneii_lcell_comb \inst|inst3|inst3|inst4|inst2|inst1~0 (
// Equation(s):
// \inst|inst3|inst3|inst4|inst2|inst1~0_combout  = (\S~combout [0] & ((\inst|inst3|inst2|inst1~regout ))) # (!\S~combout [0] & (\inst|inst3|inst4|inst1~regout ))

	.dataa(\inst|inst3|inst4|inst1~regout ),
	.datab(\inst|inst3|inst2|inst1~regout ),
	.datac(vcc),
	.datad(\S~combout [0]),
	.cin(gnd),
	.combout(\inst|inst3|inst3|inst4|inst2|inst1~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst|inst3|inst3|inst4|inst2|inst1~0 .lut_mask = 16'hCCAA;
defparam \inst|inst3|inst3|inst4|inst2|inst1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: PIN_K1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \I[28]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\I~combout [28]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(I[28]));
// synopsys translate_off
defparam \I[28]~I .input_async_reset = "none";
defparam \I[28]~I .input_power_up = "low";
defparam \I[28]~I .input_register_mode = "none";
defparam \I[28]~I .input_sync_reset = "none";
defparam \I[28]~I .oe_async_reset = "none";
defparam \I[28]~I .oe_power_up = "low";
defparam \I[28]~I .oe_register_mode = "none";
defparam \I[28]~I .oe_sync_reset = "none";
defparam \I[28]~I .operation_mode = "input";
defparam \I[28]~I .output_async_reset = "none";
defparam \I[28]~I .output_power_up = "low";
defparam \I[28]~I .output_register_mode = "none";
defparam \I[28]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: LCFF_X1_Y28_N21
cycloneii_lcell_ff \inst|inst3|inst3|inst1 (
	.clk(\CLK~clkctrl_outclk ),
	.datain(\inst|inst3|inst3|inst4|inst2|inst1~0_combout ),
	.sdata(\I~combout [28]),
	.aclr(gnd),
	.sclr(gnd),
	.sload(!\S~combout [1]),
	.ena(\inst1|inst3|inst|inst1~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst|inst3|inst3|inst1~regout ));

// Location: LCCOMB_X1_Y28_N0
cycloneii_lcell_comb \inst|inst3|inst7|inst4|inst2|inst1~0 (
// Equation(s):
// \inst|inst3|inst7|inst4|inst2|inst1~0_combout  = (\S~combout [0] & ((\inst|inst3|inst6|inst1~regout ))) # (!\S~combout [0] & (\inst|inst2|inst|inst1~regout ))

	.dataa(\inst|inst2|inst|inst1~regout ),
	.datab(\inst|inst3|inst6|inst1~regout ),
	.datac(vcc),
	.datad(\S~combout [0]),
	.cin(gnd),
	.combout(\inst|inst3|inst7|inst4|inst2|inst1~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst|inst3|inst7|inst4|inst2|inst1~0 .lut_mask = 16'hCCAA;
defparam \inst|inst3|inst7|inst4|inst2|inst1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: PIN_H1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \I[24]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\I~combout [24]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(I[24]));
// synopsys translate_off
defparam \I[24]~I .input_async_reset = "none";
defparam \I[24]~I .input_power_up = "low";
defparam \I[24]~I .input_register_mode = "none";
defparam \I[24]~I .input_sync_reset = "none";
defparam \I[24]~I .oe_async_reset = "none";
defparam \I[24]~I .oe_power_up = "low";
defparam \I[24]~I .oe_register_mode = "none";
defparam \I[24]~I .oe_sync_reset = "none";
defparam \I[24]~I .operation_mode = "input";
defparam \I[24]~I .output_async_reset = "none";
defparam \I[24]~I .output_power_up = "low";
defparam \I[24]~I .output_register_mode = "none";
defparam \I[24]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: LCFF_X1_Y28_N1
cycloneii_lcell_ff \inst|inst3|inst7|inst1 (
	.clk(\CLK~clkctrl_outclk ),
	.datain(\inst|inst3|inst7|inst4|inst2|inst1~0_combout ),
	.sdata(\I~combout [24]),
	.aclr(gnd),
	.sclr(gnd),
	.sload(!\S~combout [1]),
	.ena(\inst1|inst3|inst|inst1~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst|inst3|inst7|inst1~regout ));

// Location: LCCOMB_X1_Y28_N26
cycloneii_lcell_comb \inst|inst3|inst6|inst4|inst2|inst1~0 (
// Equation(s):
// \inst|inst3|inst6|inst4|inst2|inst1~0_combout  = (\S~combout [0] & (\inst|inst3|inst5|inst1~regout )) # (!\S~combout [0] & ((\inst|inst3|inst7|inst1~regout )))

	.dataa(\inst|inst3|inst5|inst1~regout ),
	.datab(\inst|inst3|inst7|inst1~regout ),
	.datac(vcc),
	.datad(\S~combout [0]),
	.cin(gnd),
	.combout(\inst|inst3|inst6|inst4|inst2|inst1~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst|inst3|inst6|inst4|inst2|inst1~0 .lut_mask = 16'hAACC;
defparam \inst|inst3|inst6|inst4|inst2|inst1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: PIN_K3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \I[25]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\I~combout [25]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(I[25]));
// synopsys translate_off
defparam \I[25]~I .input_async_reset = "none";
defparam \I[25]~I .input_power_up = "low";
defparam \I[25]~I .input_register_mode = "none";
defparam \I[25]~I .input_sync_reset = "none";
defparam \I[25]~I .oe_async_reset = "none";
defparam \I[25]~I .oe_power_up = "low";
defparam \I[25]~I .oe_register_mode = "none";
defparam \I[25]~I .oe_sync_reset = "none";
defparam \I[25]~I .operation_mode = "input";
defparam \I[25]~I .output_async_reset = "none";
defparam \I[25]~I .output_power_up = "low";
defparam \I[25]~I .output_register_mode = "none";
defparam \I[25]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: LCFF_X1_Y28_N27
cycloneii_lcell_ff \inst|inst3|inst6|inst1 (
	.clk(\CLK~clkctrl_outclk ),
	.datain(\inst|inst3|inst6|inst4|inst2|inst1~0_combout ),
	.sdata(\I~combout [25]),
	.aclr(gnd),
	.sclr(gnd),
	.sload(!\S~combout [1]),
	.ena(\inst1|inst3|inst|inst1~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst|inst3|inst6|inst1~regout ));

// Location: LCCOMB_X1_Y28_N16
cycloneii_lcell_comb \inst|inst3|inst5|inst4|inst2|inst1~0 (
// Equation(s):
// \inst|inst3|inst5|inst4|inst2|inst1~0_combout  = (\S~combout [0] & (\inst|inst3|inst4|inst1~regout )) # (!\S~combout [0] & ((\inst|inst3|inst6|inst1~regout )))

	.dataa(\inst|inst3|inst4|inst1~regout ),
	.datab(\inst|inst3|inst6|inst1~regout ),
	.datac(vcc),
	.datad(\S~combout [0]),
	.cin(gnd),
	.combout(\inst|inst3|inst5|inst4|inst2|inst1~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst|inst3|inst5|inst4|inst2|inst1~0 .lut_mask = 16'hAACC;
defparam \inst|inst3|inst5|inst4|inst2|inst1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: PIN_H4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \I[26]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\I~combout [26]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(I[26]));
// synopsys translate_off
defparam \I[26]~I .input_async_reset = "none";
defparam \I[26]~I .input_power_up = "low";
defparam \I[26]~I .input_register_mode = "none";
defparam \I[26]~I .input_sync_reset = "none";
defparam \I[26]~I .oe_async_reset = "none";
defparam \I[26]~I .oe_power_up = "low";
defparam \I[26]~I .oe_register_mode = "none";
defparam \I[26]~I .oe_sync_reset = "none";
defparam \I[26]~I .operation_mode = "input";
defparam \I[26]~I .output_async_reset = "none";
defparam \I[26]~I .output_power_up = "low";
defparam \I[26]~I .output_register_mode = "none";
defparam \I[26]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: LCFF_X1_Y28_N17
cycloneii_lcell_ff \inst|inst3|inst5|inst1 (
	.clk(\CLK~clkctrl_outclk ),
	.datain(\inst|inst3|inst5|inst4|inst2|inst1~0_combout ),
	.sdata(\I~combout [26]),
	.aclr(gnd),
	.sclr(gnd),
	.sload(!\S~combout [1]),
	.ena(\inst1|inst3|inst|inst1~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst|inst3|inst5|inst1~regout ));

// Location: LCCOMB_X1_Y28_N22
cycloneii_lcell_comb \inst|inst3|inst4|inst4|inst2|inst1~0 (
// Equation(s):
// \inst|inst3|inst4|inst4|inst2|inst1~0_combout  = (\S~combout [0] & (\inst|inst3|inst3|inst1~regout )) # (!\S~combout [0] & ((\inst|inst3|inst5|inst1~regout )))

	.dataa(\inst|inst3|inst3|inst1~regout ),
	.datab(\inst|inst3|inst5|inst1~regout ),
	.datac(vcc),
	.datad(\S~combout [0]),
	.cin(gnd),
	.combout(\inst|inst3|inst4|inst4|inst2|inst1~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst|inst3|inst4|inst4|inst2|inst1~0 .lut_mask = 16'hAACC;
defparam \inst|inst3|inst4|inst4|inst2|inst1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: PIN_K2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \I[27]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\I~combout [27]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(I[27]));
// synopsys translate_off
defparam \I[27]~I .input_async_reset = "none";
defparam \I[27]~I .input_power_up = "low";
defparam \I[27]~I .input_register_mode = "none";
defparam \I[27]~I .input_sync_reset = "none";
defparam \I[27]~I .oe_async_reset = "none";
defparam \I[27]~I .oe_power_up = "low";
defparam \I[27]~I .oe_register_mode = "none";
defparam \I[27]~I .oe_sync_reset = "none";
defparam \I[27]~I .operation_mode = "input";
defparam \I[27]~I .output_async_reset = "none";
defparam \I[27]~I .output_power_up = "low";
defparam \I[27]~I .output_register_mode = "none";
defparam \I[27]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: LCFF_X1_Y28_N23
cycloneii_lcell_ff \inst|inst3|inst4|inst1 (
	.clk(\CLK~clkctrl_outclk ),
	.datain(\inst|inst3|inst4|inst4|inst2|inst1~0_combout ),
	.sdata(\I~combout [27]),
	.aclr(gnd),
	.sclr(gnd),
	.sload(!\S~combout [1]),
	.ena(\inst1|inst3|inst|inst1~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst|inst3|inst4|inst1~regout ));

// Location: LCCOMB_X1_Y28_N14
cycloneii_lcell_comb \inst|inst2|inst|inst4|inst2|inst1~0 (
// Equation(s):
// \inst|inst2|inst|inst4|inst2|inst1~0_combout  = (\S~combout [0] & ((\inst|inst3|inst7|inst1~regout ))) # (!\S~combout [0] & (\inst|inst2|inst1|inst1~regout ))

	.dataa(\inst|inst2|inst1|inst1~regout ),
	.datab(\inst|inst3|inst7|inst1~regout ),
	.datac(vcc),
	.datad(\S~combout [0]),
	.cin(gnd),
	.combout(\inst|inst2|inst|inst4|inst2|inst1~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst|inst2|inst|inst4|inst2|inst1~0 .lut_mask = 16'hCCAA;
defparam \inst|inst2|inst|inst4|inst2|inst1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: PIN_K4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \I[23]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\I~combout [23]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(I[23]));
// synopsys translate_off
defparam \I[23]~I .input_async_reset = "none";
defparam \I[23]~I .input_power_up = "low";
defparam \I[23]~I .input_register_mode = "none";
defparam \I[23]~I .input_sync_reset = "none";
defparam \I[23]~I .oe_async_reset = "none";
defparam \I[23]~I .oe_power_up = "low";
defparam \I[23]~I .oe_register_mode = "none";
defparam \I[23]~I .oe_sync_reset = "none";
defparam \I[23]~I .operation_mode = "input";
defparam \I[23]~I .output_async_reset = "none";
defparam \I[23]~I .output_power_up = "low";
defparam \I[23]~I .output_register_mode = "none";
defparam \I[23]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: LCFF_X1_Y28_N15
cycloneii_lcell_ff \inst|inst2|inst|inst1 (
	.clk(\CLK~clkctrl_outclk ),
	.datain(\inst|inst2|inst|inst4|inst2|inst1~0_combout ),
	.sdata(\I~combout [23]),
	.aclr(gnd),
	.sclr(gnd),
	.sload(!\S~combout [1]),
	.ena(\inst1|inst3|inst|inst1~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst|inst2|inst|inst1~regout ));

// Location: LCCOMB_X1_Y28_N4
cycloneii_lcell_comb \inst|inst2|inst1|inst4|inst2|inst1~0 (
// Equation(s):
// \inst|inst2|inst1|inst4|inst2|inst1~0_combout  = (\S~combout [0] & ((\inst|inst2|inst|inst1~regout ))) # (!\S~combout [0] & (\inst|inst2|inst2|inst1~regout ))

	.dataa(\inst|inst2|inst2|inst1~regout ),
	.datab(\inst|inst2|inst|inst1~regout ),
	.datac(vcc),
	.datad(\S~combout [0]),
	.cin(gnd),
	.combout(\inst|inst2|inst1|inst4|inst2|inst1~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst|inst2|inst1|inst4|inst2|inst1~0 .lut_mask = 16'hCCAA;
defparam \inst|inst2|inst1|inst4|inst2|inst1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: PIN_P9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \I[22]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\I~combout [22]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(I[22]));
// synopsys translate_off
defparam \I[22]~I .input_async_reset = "none";
defparam \I[22]~I .input_power_up = "low";
defparam \I[22]~I .input_register_mode = "none";
defparam \I[22]~I .input_sync_reset = "none";
defparam \I[22]~I .oe_async_reset = "none";
defparam \I[22]~I .oe_power_up = "low";
defparam \I[22]~I .oe_register_mode = "none";
defparam \I[22]~I .oe_sync_reset = "none";
defparam \I[22]~I .operation_mode = "input";
defparam \I[22]~I .output_async_reset = "none";
defparam \I[22]~I .output_power_up = "low";
defparam \I[22]~I .output_register_mode = "none";
defparam \I[22]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: LCFF_X1_Y28_N5
cycloneii_lcell_ff \inst|inst2|inst1|inst1 (
	.clk(\CLK~clkctrl_outclk ),
	.datain(\inst|inst2|inst1|inst4|inst2|inst1~0_combout ),
	.sdata(\I~combout [22]),
	.aclr(gnd),
	.sclr(gnd),
	.sload(!\S~combout [1]),
	.ena(\inst1|inst3|inst|inst1~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst|inst2|inst1|inst1~regout ));

// Location: LCCOMB_X1_Y28_N18
cycloneii_lcell_comb \inst|inst2|inst4|inst4|inst2|inst1~0 (
// Equation(s):
// \inst|inst2|inst4|inst4|inst2|inst1~0_combout  = (\S~combout [0] & ((\inst|inst2|inst3|inst1~regout ))) # (!\S~combout [0] & (\inst|inst2|inst5|inst1~regout ))

	.dataa(\inst|inst2|inst5|inst1~regout ),
	.datab(\inst|inst2|inst3|inst1~regout ),
	.datac(vcc),
	.datad(\S~combout [0]),
	.cin(gnd),
	.combout(\inst|inst2|inst4|inst4|inst2|inst1~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst|inst2|inst4|inst4|inst2|inst1~0 .lut_mask = 16'hCCAA;
defparam \inst|inst2|inst4|inst4|inst2|inst1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: PIN_F2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \I[19]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\I~combout [19]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(I[19]));
// synopsys translate_off
defparam \I[19]~I .input_async_reset = "none";
defparam \I[19]~I .input_power_up = "low";
defparam \I[19]~I .input_register_mode = "none";
defparam \I[19]~I .input_sync_reset = "none";
defparam \I[19]~I .oe_async_reset = "none";
defparam \I[19]~I .oe_power_up = "low";
defparam \I[19]~I .oe_register_mode = "none";
defparam \I[19]~I .oe_sync_reset = "none";
defparam \I[19]~I .operation_mode = "input";
defparam \I[19]~I .output_async_reset = "none";
defparam \I[19]~I .output_power_up = "low";
defparam \I[19]~I .output_register_mode = "none";
defparam \I[19]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: LCFF_X1_Y28_N19
cycloneii_lcell_ff \inst|inst2|inst4|inst1 (
	.clk(\CLK~clkctrl_outclk ),
	.datain(\inst|inst2|inst4|inst4|inst2|inst1~0_combout ),
	.sdata(\I~combout [19]),
	.aclr(gnd),
	.sclr(gnd),
	.sload(!\S~combout [1]),
	.ena(\inst1|inst3|inst|inst1~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst|inst2|inst4|inst1~regout ));

// Location: LCCOMB_X1_Y28_N28
cycloneii_lcell_comb \inst|inst2|inst3|inst4|inst2|inst1~0 (
// Equation(s):
// \inst|inst2|inst3|inst4|inst2|inst1~0_combout  = (\S~combout [0] & (\inst|inst2|inst2|inst1~regout )) # (!\S~combout [0] & ((\inst|inst2|inst4|inst1~regout )))

	.dataa(\inst|inst2|inst2|inst1~regout ),
	.datab(\inst|inst2|inst4|inst1~regout ),
	.datac(vcc),
	.datad(\S~combout [0]),
	.cin(gnd),
	.combout(\inst|inst2|inst3|inst4|inst2|inst1~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst|inst2|inst3|inst4|inst2|inst1~0 .lut_mask = 16'hAACC;
defparam \inst|inst2|inst3|inst4|inst2|inst1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: PIN_L7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \I[20]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\I~combout [20]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(I[20]));
// synopsys translate_off
defparam \I[20]~I .input_async_reset = "none";
defparam \I[20]~I .input_power_up = "low";
defparam \I[20]~I .input_register_mode = "none";
defparam \I[20]~I .input_sync_reset = "none";
defparam \I[20]~I .oe_async_reset = "none";
defparam \I[20]~I .oe_power_up = "low";
defparam \I[20]~I .oe_register_mode = "none";
defparam \I[20]~I .oe_sync_reset = "none";
defparam \I[20]~I .operation_mode = "input";
defparam \I[20]~I .output_async_reset = "none";
defparam \I[20]~I .output_power_up = "low";
defparam \I[20]~I .output_register_mode = "none";
defparam \I[20]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: LCFF_X1_Y28_N29
cycloneii_lcell_ff \inst|inst2|inst3|inst1 (
	.clk(\CLK~clkctrl_outclk ),
	.datain(\inst|inst2|inst3|inst4|inst2|inst1~0_combout ),
	.sdata(\I~combout [20]),
	.aclr(gnd),
	.sclr(gnd),
	.sload(!\S~combout [1]),
	.ena(\inst1|inst3|inst|inst1~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst|inst2|inst3|inst1~regout ));

// Location: LCCOMB_X1_Y28_N6
cycloneii_lcell_comb \inst|inst2|inst2|inst4|inst2|inst1~0 (
// Equation(s):
// \inst|inst2|inst2|inst4|inst2|inst1~0_combout  = (\S~combout [0] & (\inst|inst2|inst1|inst1~regout )) # (!\S~combout [0] & ((\inst|inst2|inst3|inst1~regout )))

	.dataa(\inst|inst2|inst1|inst1~regout ),
	.datab(\inst|inst2|inst3|inst1~regout ),
	.datac(vcc),
	.datad(\S~combout [0]),
	.cin(gnd),
	.combout(\inst|inst2|inst2|inst4|inst2|inst1~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst|inst2|inst2|inst4|inst2|inst1~0 .lut_mask = 16'hAACC;
defparam \inst|inst2|inst2|inst4|inst2|inst1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: PIN_L3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \I[21]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\I~combout [21]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(I[21]));
// synopsys translate_off
defparam \I[21]~I .input_async_reset = "none";
defparam \I[21]~I .input_power_up = "low";
defparam \I[21]~I .input_register_mode = "none";
defparam \I[21]~I .input_sync_reset = "none";
defparam \I[21]~I .oe_async_reset = "none";
defparam \I[21]~I .oe_power_up = "low";
defparam \I[21]~I .oe_register_mode = "none";
defparam \I[21]~I .oe_sync_reset = "none";
defparam \I[21]~I .operation_mode = "input";
defparam \I[21]~I .output_async_reset = "none";
defparam \I[21]~I .output_power_up = "low";
defparam \I[21]~I .output_register_mode = "none";
defparam \I[21]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: LCFF_X1_Y28_N7
cycloneii_lcell_ff \inst|inst2|inst2|inst1 (
	.clk(\CLK~clkctrl_outclk ),
	.datain(\inst|inst2|inst2|inst4|inst2|inst1~0_combout ),
	.sdata(\I~combout [21]),
	.aclr(gnd),
	.sclr(gnd),
	.sload(!\S~combout [1]),
	.ena(\inst1|inst3|inst|inst1~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst|inst2|inst2|inst1~regout ));

// Location: LCCOMB_X30_Y35_N12
cycloneii_lcell_comb \inst|inst2|inst7|inst4|inst2|inst1~0 (
// Equation(s):
// \inst|inst2|inst7|inst4|inst2|inst1~0_combout  = (\S~combout [0] & ((\inst|inst2|inst6|inst1~regout ))) # (!\S~combout [0] & (\inst|inst1|inst|inst1~regout ))

	.dataa(\inst|inst1|inst|inst1~regout ),
	.datab(\S~combout [0]),
	.datac(vcc),
	.datad(\inst|inst2|inst6|inst1~regout ),
	.cin(gnd),
	.combout(\inst|inst2|inst7|inst4|inst2|inst1~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst|inst2|inst7|inst4|inst2|inst1~0 .lut_mask = 16'hEE22;
defparam \inst|inst2|inst7|inst4|inst2|inst1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: PIN_C11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \I[16]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\I~combout [16]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(I[16]));
// synopsys translate_off
defparam \I[16]~I .input_async_reset = "none";
defparam \I[16]~I .input_power_up = "low";
defparam \I[16]~I .input_register_mode = "none";
defparam \I[16]~I .input_sync_reset = "none";
defparam \I[16]~I .oe_async_reset = "none";
defparam \I[16]~I .oe_power_up = "low";
defparam \I[16]~I .oe_register_mode = "none";
defparam \I[16]~I .oe_sync_reset = "none";
defparam \I[16]~I .operation_mode = "input";
defparam \I[16]~I .output_async_reset = "none";
defparam \I[16]~I .output_power_up = "low";
defparam \I[16]~I .output_register_mode = "none";
defparam \I[16]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: LCFF_X30_Y35_N13
cycloneii_lcell_ff \inst|inst2|inst7|inst1 (
	.clk(\CLK~clkctrl_outclk ),
	.datain(\inst|inst2|inst7|inst4|inst2|inst1~0_combout ),
	.sdata(\I~combout [16]),
	.aclr(gnd),
	.sclr(gnd),
	.sload(!\S~combout [1]),
	.ena(\inst1|inst3|inst|inst1~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst|inst2|inst7|inst1~regout ));

// Location: LCCOMB_X1_Y35_N28
cycloneii_lcell_comb \inst|inst2|inst6|inst4|inst2|inst1~0 (
// Equation(s):
// \inst|inst2|inst6|inst4|inst2|inst1~0_combout  = (\S~combout [0] & (\inst|inst2|inst5|inst1~regout )) # (!\S~combout [0] & ((\inst|inst2|inst7|inst1~regout )))

	.dataa(\inst|inst2|inst5|inst1~regout ),
	.datab(\S~combout [0]),
	.datac(vcc),
	.datad(\inst|inst2|inst7|inst1~regout ),
	.cin(gnd),
	.combout(\inst|inst2|inst6|inst4|inst2|inst1~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst|inst2|inst6|inst4|inst2|inst1~0 .lut_mask = 16'hBB88;
defparam \inst|inst2|inst6|inst4|inst2|inst1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: PIN_G5,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \I[17]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\I~combout [17]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(I[17]));
// synopsys translate_off
defparam \I[17]~I .input_async_reset = "none";
defparam \I[17]~I .input_power_up = "low";
defparam \I[17]~I .input_register_mode = "none";
defparam \I[17]~I .input_sync_reset = "none";
defparam \I[17]~I .oe_async_reset = "none";
defparam \I[17]~I .oe_power_up = "low";
defparam \I[17]~I .oe_register_mode = "none";
defparam \I[17]~I .oe_sync_reset = "none";
defparam \I[17]~I .operation_mode = "input";
defparam \I[17]~I .output_async_reset = "none";
defparam \I[17]~I .output_power_up = "low";
defparam \I[17]~I .output_register_mode = "none";
defparam \I[17]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: LCFF_X1_Y35_N29
cycloneii_lcell_ff \inst|inst2|inst6|inst1 (
	.clk(\CLK~clkctrl_outclk ),
	.datain(\inst|inst2|inst6|inst4|inst2|inst1~0_combout ),
	.sdata(\I~combout [17]),
	.aclr(gnd),
	.sclr(gnd),
	.sload(!\S~combout [1]),
	.ena(\inst1|inst3|inst|inst1~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst|inst2|inst6|inst1~regout ));

// Location: LCCOMB_X1_Y28_N8
cycloneii_lcell_comb \inst|inst2|inst5|inst4|inst2|inst1~0 (
// Equation(s):
// \inst|inst2|inst5|inst4|inst2|inst1~0_combout  = (\S~combout [0] & (\inst|inst2|inst4|inst1~regout )) # (!\S~combout [0] & ((\inst|inst2|inst6|inst1~regout )))

	.dataa(\inst|inst2|inst4|inst1~regout ),
	.datab(\S~combout [0]),
	.datac(vcc),
	.datad(\inst|inst2|inst6|inst1~regout ),
	.cin(gnd),
	.combout(\inst|inst2|inst5|inst4|inst2|inst1~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst|inst2|inst5|inst4|inst2|inst1~0 .lut_mask = 16'hBB88;
defparam \inst|inst2|inst5|inst4|inst2|inst1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: PIN_N9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \I[18]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\I~combout [18]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(I[18]));
// synopsys translate_off
defparam \I[18]~I .input_async_reset = "none";
defparam \I[18]~I .input_power_up = "low";
defparam \I[18]~I .input_register_mode = "none";
defparam \I[18]~I .input_sync_reset = "none";
defparam \I[18]~I .oe_async_reset = "none";
defparam \I[18]~I .oe_power_up = "low";
defparam \I[18]~I .oe_register_mode = "none";
defparam \I[18]~I .oe_sync_reset = "none";
defparam \I[18]~I .operation_mode = "input";
defparam \I[18]~I .output_async_reset = "none";
defparam \I[18]~I .output_power_up = "low";
defparam \I[18]~I .output_register_mode = "none";
defparam \I[18]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: LCFF_X1_Y28_N9
cycloneii_lcell_ff \inst|inst2|inst5|inst1 (
	.clk(\CLK~clkctrl_outclk ),
	.datain(\inst|inst2|inst5|inst4|inst2|inst1~0_combout ),
	.sdata(\I~combout [18]),
	.aclr(gnd),
	.sclr(gnd),
	.sload(!\S~combout [1]),
	.ena(\inst1|inst3|inst|inst1~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst|inst2|inst5|inst1~regout ));

// Location: LCCOMB_X30_Y35_N2
cycloneii_lcell_comb \inst|inst1|inst2|inst4|inst2|inst1~0 (
// Equation(s):
// \inst|inst1|inst2|inst4|inst2|inst1~0_combout  = (\S~combout [0] & ((\inst|inst1|inst1|inst1~regout ))) # (!\S~combout [0] & (\inst|inst1|inst3|inst1~regout ))

	.dataa(\inst|inst1|inst3|inst1~regout ),
	.datab(\S~combout [0]),
	.datac(vcc),
	.datad(\inst|inst1|inst1|inst1~regout ),
	.cin(gnd),
	.combout(\inst|inst1|inst2|inst4|inst2|inst1~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst|inst1|inst2|inst4|inst2|inst1~0 .lut_mask = 16'hEE22;
defparam \inst|inst1|inst2|inst4|inst2|inst1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: PIN_B12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \I[13]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\I~combout [13]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(I[13]));
// synopsys translate_off
defparam \I[13]~I .input_async_reset = "none";
defparam \I[13]~I .input_power_up = "low";
defparam \I[13]~I .input_register_mode = "none";
defparam \I[13]~I .input_sync_reset = "none";
defparam \I[13]~I .oe_async_reset = "none";
defparam \I[13]~I .oe_power_up = "low";
defparam \I[13]~I .oe_register_mode = "none";
defparam \I[13]~I .oe_sync_reset = "none";
defparam \I[13]~I .operation_mode = "input";
defparam \I[13]~I .output_async_reset = "none";
defparam \I[13]~I .output_power_up = "low";
defparam \I[13]~I .output_register_mode = "none";
defparam \I[13]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: LCFF_X30_Y35_N3
cycloneii_lcell_ff \inst|inst1|inst2|inst1 (
	.clk(\CLK~clkctrl_outclk ),
	.datain(\inst|inst1|inst2|inst4|inst2|inst1~0_combout ),
	.sdata(\I~combout [13]),
	.aclr(gnd),
	.sclr(gnd),
	.sload(!\S~combout [1]),
	.ena(\inst1|inst3|inst|inst1~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst|inst1|inst2|inst1~regout ));

// Location: LCCOMB_X30_Y35_N0
cycloneii_lcell_comb \inst|inst1|inst1|inst4|inst2|inst1~0 (
// Equation(s):
// \inst|inst1|inst1|inst4|inst2|inst1~0_combout  = (\S~combout [0] & (\inst|inst1|inst|inst1~regout )) # (!\S~combout [0] & ((\inst|inst1|inst2|inst1~regout )))

	.dataa(\inst|inst1|inst|inst1~regout ),
	.datab(\inst|inst1|inst2|inst1~regout ),
	.datac(vcc),
	.datad(\S~combout [0]),
	.cin(gnd),
	.combout(\inst|inst1|inst1|inst4|inst2|inst1~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst|inst1|inst1|inst4|inst2|inst1~0 .lut_mask = 16'hAACC;
defparam \inst|inst1|inst1|inst4|inst2|inst1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: PIN_A14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \I[14]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\I~combout [14]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(I[14]));
// synopsys translate_off
defparam \I[14]~I .input_async_reset = "none";
defparam \I[14]~I .input_power_up = "low";
defparam \I[14]~I .input_register_mode = "none";
defparam \I[14]~I .input_sync_reset = "none";
defparam \I[14]~I .oe_async_reset = "none";
defparam \I[14]~I .oe_power_up = "low";
defparam \I[14]~I .oe_register_mode = "none";
defparam \I[14]~I .oe_sync_reset = "none";
defparam \I[14]~I .operation_mode = "input";
defparam \I[14]~I .output_async_reset = "none";
defparam \I[14]~I .output_power_up = "low";
defparam \I[14]~I .output_register_mode = "none";
defparam \I[14]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: LCFF_X30_Y35_N1
cycloneii_lcell_ff \inst|inst1|inst1|inst1 (
	.clk(\CLK~clkctrl_outclk ),
	.datain(\inst|inst1|inst1|inst4|inst2|inst1~0_combout ),
	.sdata(\I~combout [14]),
	.aclr(gnd),
	.sclr(gnd),
	.sload(!\S~combout [1]),
	.ena(\inst1|inst3|inst|inst1~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst|inst1|inst1|inst1~regout ));

// Location: LCCOMB_X30_Y35_N22
cycloneii_lcell_comb \inst|inst1|inst|inst4|inst2|inst1~0 (
// Equation(s):
// \inst|inst1|inst|inst4|inst2|inst1~0_combout  = (\S~combout [0] & (\inst|inst2|inst7|inst1~regout )) # (!\S~combout [0] & ((\inst|inst1|inst1|inst1~regout )))

	.dataa(\inst|inst2|inst7|inst1~regout ),
	.datab(\inst|inst1|inst1|inst1~regout ),
	.datac(vcc),
	.datad(\S~combout [0]),
	.cin(gnd),
	.combout(\inst|inst1|inst|inst4|inst2|inst1~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst|inst1|inst|inst4|inst2|inst1~0 .lut_mask = 16'hAACC;
defparam \inst|inst1|inst|inst4|inst2|inst1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: PIN_F12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \I[15]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\I~combout [15]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(I[15]));
// synopsys translate_off
defparam \I[15]~I .input_async_reset = "none";
defparam \I[15]~I .input_power_up = "low";
defparam \I[15]~I .input_register_mode = "none";
defparam \I[15]~I .input_sync_reset = "none";
defparam \I[15]~I .oe_async_reset = "none";
defparam \I[15]~I .oe_power_up = "low";
defparam \I[15]~I .oe_register_mode = "none";
defparam \I[15]~I .oe_sync_reset = "none";
defparam \I[15]~I .operation_mode = "input";
defparam \I[15]~I .output_async_reset = "none";
defparam \I[15]~I .output_power_up = "low";
defparam \I[15]~I .output_register_mode = "none";
defparam \I[15]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: LCFF_X30_Y35_N23
cycloneii_lcell_ff \inst|inst1|inst|inst1 (
	.clk(\CLK~clkctrl_outclk ),
	.datain(\inst|inst1|inst|inst4|inst2|inst1~0_combout ),
	.sdata(\I~combout [15]),
	.aclr(gnd),
	.sclr(gnd),
	.sload(!\S~combout [1]),
	.ena(\inst1|inst3|inst|inst1~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst|inst1|inst|inst1~regout ));

// Location: LCCOMB_X38_Y35_N22
cycloneii_lcell_comb \inst|inst|inst3|inst4|inst2|inst1~0 (
// Equation(s):
// \inst|inst|inst3|inst4|inst2|inst1~0_combout  = (\S~combout [0] & ((\inst|inst|inst2|inst1~regout ))) # (!\S~combout [0] & (\inst|inst|inst4|inst1~regout ))

	.dataa(\inst|inst|inst4|inst1~regout ),
	.datab(\S~combout [0]),
	.datac(vcc),
	.datad(\inst|inst|inst2|inst1~regout ),
	.cin(gnd),
	.combout(\inst|inst|inst3|inst4|inst2|inst1~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst|inst|inst3|inst4|inst2|inst1~0 .lut_mask = 16'hEE22;
defparam \inst|inst|inst3|inst4|inst2|inst1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: PIN_B17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \I[4]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\I~combout [4]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(I[4]));
// synopsys translate_off
defparam \I[4]~I .input_async_reset = "none";
defparam \I[4]~I .input_power_up = "low";
defparam \I[4]~I .input_register_mode = "none";
defparam \I[4]~I .input_sync_reset = "none";
defparam \I[4]~I .oe_async_reset = "none";
defparam \I[4]~I .oe_power_up = "low";
defparam \I[4]~I .oe_register_mode = "none";
defparam \I[4]~I .oe_sync_reset = "none";
defparam \I[4]~I .operation_mode = "input";
defparam \I[4]~I .output_async_reset = "none";
defparam \I[4]~I .output_power_up = "low";
defparam \I[4]~I .output_register_mode = "none";
defparam \I[4]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: LCFF_X38_Y35_N23
cycloneii_lcell_ff \inst|inst|inst3|inst1 (
	.clk(\CLK~clkctrl_outclk ),
	.datain(\inst|inst|inst3|inst4|inst2|inst1~0_combout ),
	.sdata(\I~combout [4]),
	.aclr(gnd),
	.sclr(gnd),
	.sload(!\S~combout [1]),
	.ena(\inst1|inst3|inst|inst1~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst|inst|inst3|inst1~regout ));

// Location: LCCOMB_X38_Y35_N28
cycloneii_lcell_comb \inst|inst|inst2|inst4|inst2|inst1~0 (
// Equation(s):
// \inst|inst|inst2|inst4|inst2|inst1~0_combout  = (\S~combout [0] & ((\inst|inst|inst1|inst1~regout ))) # (!\S~combout [0] & (\inst|inst|inst3|inst1~regout ))

	.dataa(\S~combout [0]),
	.datab(\inst|inst|inst3|inst1~regout ),
	.datac(vcc),
	.datad(\inst|inst|inst1|inst1~regout ),
	.cin(gnd),
	.combout(\inst|inst|inst2|inst4|inst2|inst1~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst|inst|inst2|inst4|inst2|inst1~0 .lut_mask = 16'hEE44;
defparam \inst|inst|inst2|inst4|inst2|inst1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: PIN_D15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \I[5]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\I~combout [5]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(I[5]));
// synopsys translate_off
defparam \I[5]~I .input_async_reset = "none";
defparam \I[5]~I .input_power_up = "low";
defparam \I[5]~I .input_register_mode = "none";
defparam \I[5]~I .input_sync_reset = "none";
defparam \I[5]~I .oe_async_reset = "none";
defparam \I[5]~I .oe_power_up = "low";
defparam \I[5]~I .oe_register_mode = "none";
defparam \I[5]~I .oe_sync_reset = "none";
defparam \I[5]~I .operation_mode = "input";
defparam \I[5]~I .output_async_reset = "none";
defparam \I[5]~I .output_power_up = "low";
defparam \I[5]~I .output_register_mode = "none";
defparam \I[5]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: LCFF_X38_Y35_N29
cycloneii_lcell_ff \inst|inst|inst2|inst1 (
	.clk(\CLK~clkctrl_outclk ),
	.datain(\inst|inst|inst2|inst4|inst2|inst1~0_combout ),
	.sdata(\I~combout [5]),
	.aclr(gnd),
	.sclr(gnd),
	.sload(!\S~combout [1]),
	.ena(\inst1|inst3|inst|inst1~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst|inst|inst2|inst1~regout ));

// Location: LCCOMB_X38_Y35_N30
cycloneii_lcell_comb \inst|inst|inst1|inst4|inst2|inst1~0 (
// Equation(s):
// \inst|inst|inst1|inst4|inst2|inst1~0_combout  = (\S~combout [0] & (\inst|inst|inst|inst1~regout )) # (!\S~combout [0] & ((\inst|inst|inst2|inst1~regout )))

	.dataa(\S~combout [0]),
	.datab(\inst|inst|inst|inst1~regout ),
	.datac(vcc),
	.datad(\inst|inst|inst2|inst1~regout ),
	.cin(gnd),
	.combout(\inst|inst|inst1|inst4|inst2|inst1~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst|inst|inst1|inst4|inst2|inst1~0 .lut_mask = 16'hDD88;
defparam \inst|inst|inst1|inst4|inst2|inst1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: PIN_G15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \I[6]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\I~combout [6]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(I[6]));
// synopsys translate_off
defparam \I[6]~I .input_async_reset = "none";
defparam \I[6]~I .input_power_up = "low";
defparam \I[6]~I .input_register_mode = "none";
defparam \I[6]~I .input_sync_reset = "none";
defparam \I[6]~I .oe_async_reset = "none";
defparam \I[6]~I .oe_power_up = "low";
defparam \I[6]~I .oe_register_mode = "none";
defparam \I[6]~I .oe_sync_reset = "none";
defparam \I[6]~I .operation_mode = "input";
defparam \I[6]~I .output_async_reset = "none";
defparam \I[6]~I .output_power_up = "low";
defparam \I[6]~I .output_register_mode = "none";
defparam \I[6]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: LCFF_X38_Y35_N31
cycloneii_lcell_ff \inst|inst|inst1|inst1 (
	.clk(\CLK~clkctrl_outclk ),
	.datain(\inst|inst|inst1|inst4|inst2|inst1~0_combout ),
	.sdata(\I~combout [6]),
	.aclr(gnd),
	.sclr(gnd),
	.sload(!\S~combout [1]),
	.ena(\inst1|inst3|inst|inst1~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst|inst|inst1|inst1~regout ));

// Location: LCCOMB_X38_Y35_N0
cycloneii_lcell_comb \inst|inst|inst|inst4|inst2|inst1~0 (
// Equation(s):
// \inst|inst|inst|inst4|inst2|inst1~0_combout  = (\S~combout [0] & ((\inst|inst1|inst7|inst1~regout ))) # (!\S~combout [0] & (\inst|inst|inst1|inst1~regout ))

	.dataa(\S~combout [0]),
	.datab(\inst|inst|inst1|inst1~regout ),
	.datac(vcc),
	.datad(\inst|inst1|inst7|inst1~regout ),
	.cin(gnd),
	.combout(\inst|inst|inst|inst4|inst2|inst1~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst|inst|inst|inst4|inst2|inst1~0 .lut_mask = 16'hEE44;
defparam \inst|inst|inst|inst4|inst2|inst1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: PIN_G16,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \I[7]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\I~combout [7]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(I[7]));
// synopsys translate_off
defparam \I[7]~I .input_async_reset = "none";
defparam \I[7]~I .input_power_up = "low";
defparam \I[7]~I .input_register_mode = "none";
defparam \I[7]~I .input_sync_reset = "none";
defparam \I[7]~I .oe_async_reset = "none";
defparam \I[7]~I .oe_power_up = "low";
defparam \I[7]~I .oe_register_mode = "none";
defparam \I[7]~I .oe_sync_reset = "none";
defparam \I[7]~I .operation_mode = "input";
defparam \I[7]~I .output_async_reset = "none";
defparam \I[7]~I .output_power_up = "low";
defparam \I[7]~I .output_register_mode = "none";
defparam \I[7]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: LCFF_X38_Y35_N1
cycloneii_lcell_ff \inst|inst|inst|inst1 (
	.clk(\CLK~clkctrl_outclk ),
	.datain(\inst|inst|inst|inst4|inst2|inst1~0_combout ),
	.sdata(\I~combout [7]),
	.aclr(gnd),
	.sclr(gnd),
	.sload(!\S~combout [1]),
	.ena(\inst1|inst3|inst|inst1~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst|inst|inst|inst1~regout ));

// Location: LCCOMB_X38_Y35_N2
cycloneii_lcell_comb \inst|inst1|inst7|inst4|inst2|inst1~0 (
// Equation(s):
// \inst|inst1|inst7|inst4|inst2|inst1~0_combout  = (\S~combout [0] & (\inst|inst1|inst6|inst1~regout )) # (!\S~combout [0] & ((\inst|inst|inst|inst1~regout )))

	.dataa(\inst|inst1|inst6|inst1~regout ),
	.datab(\S~combout [0]),
	.datac(vcc),
	.datad(\inst|inst|inst|inst1~regout ),
	.cin(gnd),
	.combout(\inst|inst1|inst7|inst4|inst2|inst1~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst|inst1|inst7|inst4|inst2|inst1~0 .lut_mask = 16'hBB88;
defparam \inst|inst1|inst7|inst4|inst2|inst1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: PIN_H17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \I[8]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\I~combout [8]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(I[8]));
// synopsys translate_off
defparam \I[8]~I .input_async_reset = "none";
defparam \I[8]~I .input_power_up = "low";
defparam \I[8]~I .input_register_mode = "none";
defparam \I[8]~I .input_sync_reset = "none";
defparam \I[8]~I .oe_async_reset = "none";
defparam \I[8]~I .oe_power_up = "low";
defparam \I[8]~I .oe_register_mode = "none";
defparam \I[8]~I .oe_sync_reset = "none";
defparam \I[8]~I .operation_mode = "input";
defparam \I[8]~I .output_async_reset = "none";
defparam \I[8]~I .output_power_up = "low";
defparam \I[8]~I .output_register_mode = "none";
defparam \I[8]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: LCFF_X38_Y35_N3
cycloneii_lcell_ff \inst|inst1|inst7|inst1 (
	.clk(\CLK~clkctrl_outclk ),
	.datain(\inst|inst1|inst7|inst4|inst2|inst1~0_combout ),
	.sdata(\I~combout [8]),
	.aclr(gnd),
	.sclr(gnd),
	.sload(!\S~combout [1]),
	.ena(\inst1|inst3|inst|inst1~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst|inst1|inst7|inst1~regout ));

// Location: LCCOMB_X38_Y35_N20
cycloneii_lcell_comb \inst|inst1|inst6|inst4|inst2|inst1~0 (
// Equation(s):
// \inst|inst1|inst6|inst4|inst2|inst1~0_combout  = (\S~combout [0] & (\inst|inst1|inst5|inst1~regout )) # (!\S~combout [0] & ((\inst|inst1|inst7|inst1~regout )))

	.dataa(\inst|inst1|inst5|inst1~regout ),
	.datab(\S~combout [0]),
	.datac(vcc),
	.datad(\inst|inst1|inst7|inst1~regout ),
	.cin(gnd),
	.combout(\inst|inst1|inst6|inst4|inst2|inst1~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst|inst1|inst6|inst4|inst2|inst1~0 .lut_mask = 16'hBB88;
defparam \inst|inst1|inst6|inst4|inst2|inst1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: PIN_C17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \I[9]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\I~combout [9]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(I[9]));
// synopsys translate_off
defparam \I[9]~I .input_async_reset = "none";
defparam \I[9]~I .input_power_up = "low";
defparam \I[9]~I .input_register_mode = "none";
defparam \I[9]~I .input_sync_reset = "none";
defparam \I[9]~I .oe_async_reset = "none";
defparam \I[9]~I .oe_power_up = "low";
defparam \I[9]~I .oe_register_mode = "none";
defparam \I[9]~I .oe_sync_reset = "none";
defparam \I[9]~I .operation_mode = "input";
defparam \I[9]~I .output_async_reset = "none";
defparam \I[9]~I .output_power_up = "low";
defparam \I[9]~I .output_register_mode = "none";
defparam \I[9]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: LCFF_X38_Y35_N21
cycloneii_lcell_ff \inst|inst1|inst6|inst1 (
	.clk(\CLK~clkctrl_outclk ),
	.datain(\inst|inst1|inst6|inst4|inst2|inst1~0_combout ),
	.sdata(\I~combout [9]),
	.aclr(gnd),
	.sclr(gnd),
	.sload(!\S~combout [1]),
	.ena(\inst1|inst3|inst|inst1~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst|inst1|inst6|inst1~regout ));

// Location: LCCOMB_X35_Y35_N12
cycloneii_lcell_comb \inst|inst1|inst5|inst4|inst2|inst1~0 (
// Equation(s):
// \inst|inst1|inst5|inst4|inst2|inst1~0_combout  = (\S~combout [0] & (\inst|inst1|inst4|inst1~regout )) # (!\S~combout [0] & ((\inst|inst1|inst6|inst1~regout )))

	.dataa(\S~combout [0]),
	.datab(\inst|inst1|inst4|inst1~regout ),
	.datac(vcc),
	.datad(\inst|inst1|inst6|inst1~regout ),
	.cin(gnd),
	.combout(\inst|inst1|inst5|inst4|inst2|inst1~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst|inst1|inst5|inst4|inst2|inst1~0 .lut_mask = 16'hDD88;
defparam \inst|inst1|inst5|inst4|inst2|inst1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: PIN_G14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \I[10]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\I~combout [10]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(I[10]));
// synopsys translate_off
defparam \I[10]~I .input_async_reset = "none";
defparam \I[10]~I .input_power_up = "low";
defparam \I[10]~I .input_register_mode = "none";
defparam \I[10]~I .input_sync_reset = "none";
defparam \I[10]~I .oe_async_reset = "none";
defparam \I[10]~I .oe_power_up = "low";
defparam \I[10]~I .oe_register_mode = "none";
defparam \I[10]~I .oe_sync_reset = "none";
defparam \I[10]~I .operation_mode = "input";
defparam \I[10]~I .output_async_reset = "none";
defparam \I[10]~I .output_power_up = "low";
defparam \I[10]~I .output_register_mode = "none";
defparam \I[10]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: LCFF_X35_Y35_N13
cycloneii_lcell_ff \inst|inst1|inst5|inst1 (
	.clk(\CLK~clkctrl_outclk ),
	.datain(\inst|inst1|inst5|inst4|inst2|inst1~0_combout ),
	.sdata(\I~combout [10]),
	.aclr(gnd),
	.sclr(gnd),
	.sload(!\S~combout [1]),
	.ena(\inst1|inst3|inst|inst1~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst|inst1|inst5|inst1~regout ));

// Location: LCCOMB_X35_Y35_N2
cycloneii_lcell_comb \inst|inst1|inst4|inst4|inst2|inst1~0 (
// Equation(s):
// \inst|inst1|inst4|inst4|inst2|inst1~0_combout  = (\S~combout [0] & (\inst|inst1|inst3|inst1~regout )) # (!\S~combout [0] & ((\inst|inst1|inst5|inst1~regout )))

	.dataa(\S~combout [0]),
	.datab(\inst|inst1|inst3|inst1~regout ),
	.datac(vcc),
	.datad(\inst|inst1|inst5|inst1~regout ),
	.cin(gnd),
	.combout(\inst|inst1|inst4|inst4|inst2|inst1~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst|inst1|inst4|inst4|inst2|inst1~0 .lut_mask = 16'hDD88;
defparam \inst|inst1|inst4|inst4|inst2|inst1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: PIN_B14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \I[11]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\I~combout [11]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(I[11]));
// synopsys translate_off
defparam \I[11]~I .input_async_reset = "none";
defparam \I[11]~I .input_power_up = "low";
defparam \I[11]~I .input_register_mode = "none";
defparam \I[11]~I .input_sync_reset = "none";
defparam \I[11]~I .oe_async_reset = "none";
defparam \I[11]~I .oe_power_up = "low";
defparam \I[11]~I .oe_register_mode = "none";
defparam \I[11]~I .oe_sync_reset = "none";
defparam \I[11]~I .operation_mode = "input";
defparam \I[11]~I .output_async_reset = "none";
defparam \I[11]~I .output_power_up = "low";
defparam \I[11]~I .output_register_mode = "none";
defparam \I[11]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: LCFF_X35_Y35_N3
cycloneii_lcell_ff \inst|inst1|inst4|inst1 (
	.clk(\CLK~clkctrl_outclk ),
	.datain(\inst|inst1|inst4|inst4|inst2|inst1~0_combout ),
	.sdata(\I~combout [11]),
	.aclr(gnd),
	.sclr(gnd),
	.sload(!\S~combout [1]),
	.ena(\inst1|inst3|inst|inst1~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst|inst1|inst4|inst1~regout ));

// Location: LCCOMB_X35_Y35_N8
cycloneii_lcell_comb \inst|inst1|inst3|inst4|inst2|inst1~0 (
// Equation(s):
// \inst|inst1|inst3|inst4|inst2|inst1~0_combout  = (\S~combout [0] & ((\inst|inst1|inst2|inst1~regout ))) # (!\S~combout [0] & (\inst|inst1|inst4|inst1~regout ))

	.dataa(\S~combout [0]),
	.datab(\inst|inst1|inst4|inst1~regout ),
	.datac(vcc),
	.datad(\inst|inst1|inst2|inst1~regout ),
	.cin(gnd),
	.combout(\inst|inst1|inst3|inst4|inst2|inst1~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst|inst1|inst3|inst4|inst2|inst1~0 .lut_mask = 16'hEE44;
defparam \inst|inst1|inst3|inst4|inst2|inst1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: PIN_F13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \I[12]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\I~combout [12]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(I[12]));
// synopsys translate_off
defparam \I[12]~I .input_async_reset = "none";
defparam \I[12]~I .input_power_up = "low";
defparam \I[12]~I .input_register_mode = "none";
defparam \I[12]~I .input_sync_reset = "none";
defparam \I[12]~I .oe_async_reset = "none";
defparam \I[12]~I .oe_power_up = "low";
defparam \I[12]~I .oe_register_mode = "none";
defparam \I[12]~I .oe_sync_reset = "none";
defparam \I[12]~I .operation_mode = "input";
defparam \I[12]~I .output_async_reset = "none";
defparam \I[12]~I .output_power_up = "low";
defparam \I[12]~I .output_register_mode = "none";
defparam \I[12]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: LCFF_X35_Y35_N9
cycloneii_lcell_ff \inst|inst1|inst3|inst1 (
	.clk(\CLK~clkctrl_outclk ),
	.datain(\inst|inst1|inst3|inst4|inst2|inst1~0_combout ),
	.sdata(\I~combout [12]),
	.aclr(gnd),
	.sclr(gnd),
	.sload(!\S~combout [1]),
	.ena(\inst1|inst3|inst|inst1~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst|inst1|inst3|inst1~regout ));

// Location: LCCOMB_X38_Y35_N12
cycloneii_lcell_comb \inst|inst|inst6|inst4|inst2|inst1~0 (
// Equation(s):
// \inst|inst|inst6|inst4|inst2|inst1~0_combout  = (\S~combout [0] & ((\inst|inst|inst5|inst1~regout ))) # (!\S~combout [0] & (\inst|inst|inst7|inst1~regout ))

	.dataa(\inst|inst|inst7|inst1~regout ),
	.datab(\inst|inst|inst5|inst1~regout ),
	.datac(vcc),
	.datad(\S~combout [0]),
	.cin(gnd),
	.combout(\inst|inst|inst6|inst4|inst2|inst1~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst|inst|inst6|inst4|inst2|inst1~0 .lut_mask = 16'hCCAA;
defparam \inst|inst|inst6|inst4|inst2|inst1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: PIN_A17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \I[1]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\I~combout [1]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(I[1]));
// synopsys translate_off
defparam \I[1]~I .input_async_reset = "none";
defparam \I[1]~I .input_power_up = "low";
defparam \I[1]~I .input_register_mode = "none";
defparam \I[1]~I .input_sync_reset = "none";
defparam \I[1]~I .oe_async_reset = "none";
defparam \I[1]~I .oe_power_up = "low";
defparam \I[1]~I .oe_register_mode = "none";
defparam \I[1]~I .oe_sync_reset = "none";
defparam \I[1]~I .operation_mode = "input";
defparam \I[1]~I .output_async_reset = "none";
defparam \I[1]~I .output_power_up = "low";
defparam \I[1]~I .output_register_mode = "none";
defparam \I[1]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: LCFF_X38_Y35_N13
cycloneii_lcell_ff \inst|inst|inst6|inst1 (
	.clk(\CLK~clkctrl_outclk ),
	.datain(\inst|inst|inst6|inst4|inst2|inst1~0_combout ),
	.sdata(\I~combout [1]),
	.aclr(gnd),
	.sclr(gnd),
	.sload(!\S~combout [1]),
	.ena(\inst1|inst3|inst|inst1~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst|inst|inst6|inst1~regout ));

// Location: LCCOMB_X38_Y35_N26
cycloneii_lcell_comb \inst|inst|inst5|inst4|inst2|inst1~0 (
// Equation(s):
// \inst|inst|inst5|inst4|inst2|inst1~0_combout  = (\S~combout [0] & (\inst|inst|inst4|inst1~regout )) # (!\S~combout [0] & ((\inst|inst|inst6|inst1~regout )))

	.dataa(\inst|inst|inst4|inst1~regout ),
	.datab(\S~combout [0]),
	.datac(vcc),
	.datad(\inst|inst|inst6|inst1~regout ),
	.cin(gnd),
	.combout(\inst|inst|inst5|inst4|inst2|inst1~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst|inst|inst5|inst4|inst2|inst1~0 .lut_mask = 16'hBB88;
defparam \inst|inst|inst5|inst4|inst2|inst1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: PIN_C15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \I[2]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\I~combout [2]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(I[2]));
// synopsys translate_off
defparam \I[2]~I .input_async_reset = "none";
defparam \I[2]~I .input_power_up = "low";
defparam \I[2]~I .input_register_mode = "none";
defparam \I[2]~I .input_sync_reset = "none";
defparam \I[2]~I .oe_async_reset = "none";
defparam \I[2]~I .oe_power_up = "low";
defparam \I[2]~I .oe_register_mode = "none";
defparam \I[2]~I .oe_sync_reset = "none";
defparam \I[2]~I .operation_mode = "input";
defparam \I[2]~I .output_async_reset = "none";
defparam \I[2]~I .output_power_up = "low";
defparam \I[2]~I .output_register_mode = "none";
defparam \I[2]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: LCFF_X38_Y35_N27
cycloneii_lcell_ff \inst|inst|inst5|inst1 (
	.clk(\CLK~clkctrl_outclk ),
	.datain(\inst|inst|inst5|inst4|inst2|inst1~0_combout ),
	.sdata(\I~combout [2]),
	.aclr(gnd),
	.sclr(gnd),
	.sload(!\S~combout [1]),
	.ena(\inst1|inst3|inst|inst1~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst|inst|inst5|inst1~regout ));

// Location: LCCOMB_X38_Y35_N24
cycloneii_lcell_comb \inst|inst|inst4|inst4|inst2|inst1~0 (
// Equation(s):
// \inst|inst|inst4|inst4|inst2|inst1~0_combout  = (\S~combout [0] & ((\inst|inst|inst3|inst1~regout ))) # (!\S~combout [0] & (\inst|inst|inst5|inst1~regout ))

	.dataa(\S~combout [0]),
	.datab(\inst|inst|inst5|inst1~regout ),
	.datac(vcc),
	.datad(\inst|inst|inst3|inst1~regout ),
	.cin(gnd),
	.combout(\inst|inst|inst4|inst4|inst2|inst1~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst|inst|inst4|inst4|inst2|inst1~0 .lut_mask = 16'hEE44;
defparam \inst|inst|inst4|inst4|inst2|inst1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: PIN_D17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \I[3]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\I~combout [3]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(I[3]));
// synopsys translate_off
defparam \I[3]~I .input_async_reset = "none";
defparam \I[3]~I .input_power_up = "low";
defparam \I[3]~I .input_register_mode = "none";
defparam \I[3]~I .input_sync_reset = "none";
defparam \I[3]~I .oe_async_reset = "none";
defparam \I[3]~I .oe_power_up = "low";
defparam \I[3]~I .oe_register_mode = "none";
defparam \I[3]~I .oe_sync_reset = "none";
defparam \I[3]~I .operation_mode = "input";
defparam \I[3]~I .output_async_reset = "none";
defparam \I[3]~I .output_power_up = "low";
defparam \I[3]~I .output_register_mode = "none";
defparam \I[3]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: LCFF_X38_Y35_N25
cycloneii_lcell_ff \inst|inst|inst4|inst1 (
	.clk(\CLK~clkctrl_outclk ),
	.datain(\inst|inst|inst4|inst4|inst2|inst1~0_combout ),
	.sdata(\I~combout [3]),
	.aclr(gnd),
	.sclr(gnd),
	.sload(!\S~combout [1]),
	.ena(\inst1|inst3|inst|inst1~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst|inst|inst4|inst1~regout ));

// Location: LCCOMB_X38_Y35_N6
cycloneii_lcell_comb \inst|inst|inst7|inst4|inst2|inst1~0 (
// Equation(s):
// \inst|inst|inst7|inst4|inst2|inst1~0_combout  = (\S~combout [0] & ((\inst|inst|inst6|inst1~regout ))) # (!\S~combout [0] & (\IR~combout ))

	.dataa(\IR~combout ),
	.datab(\S~combout [0]),
	.datac(vcc),
	.datad(\inst|inst|inst6|inst1~regout ),
	.cin(gnd),
	.combout(\inst|inst|inst7|inst4|inst2|inst1~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst|inst|inst7|inst4|inst2|inst1~0 .lut_mask = 16'hEE22;
defparam \inst|inst|inst7|inst4|inst2|inst1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: PIN_E15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \I[0]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\I~combout [0]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(I[0]));
// synopsys translate_off
defparam \I[0]~I .input_async_reset = "none";
defparam \I[0]~I .input_power_up = "low";
defparam \I[0]~I .input_register_mode = "none";
defparam \I[0]~I .input_sync_reset = "none";
defparam \I[0]~I .oe_async_reset = "none";
defparam \I[0]~I .oe_power_up = "low";
defparam \I[0]~I .oe_register_mode = "none";
defparam \I[0]~I .oe_sync_reset = "none";
defparam \I[0]~I .operation_mode = "input";
defparam \I[0]~I .output_async_reset = "none";
defparam \I[0]~I .output_power_up = "low";
defparam \I[0]~I .output_register_mode = "none";
defparam \I[0]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: LCFF_X38_Y35_N7
cycloneii_lcell_ff \inst|inst|inst7|inst1 (
	.clk(\CLK~clkctrl_outclk ),
	.datain(\inst|inst|inst7|inst4|inst2|inst1~0_combout ),
	.sdata(\I~combout [0]),
	.aclr(gnd),
	.sclr(gnd),
	.sload(!\S~combout [1]),
	.ena(\inst1|inst3|inst|inst1~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst|inst|inst7|inst1~regout ));

// Location: PIN_A5,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \O[63]~I (
	.datain(\inst1|inst3|inst|inst1~regout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(O[63]));
// synopsys translate_off
defparam \O[63]~I .input_async_reset = "none";
defparam \O[63]~I .input_power_up = "low";
defparam \O[63]~I .input_register_mode = "none";
defparam \O[63]~I .input_sync_reset = "none";
defparam \O[63]~I .oe_async_reset = "none";
defparam \O[63]~I .oe_power_up = "low";
defparam \O[63]~I .oe_register_mode = "none";
defparam \O[63]~I .oe_sync_reset = "none";
defparam \O[63]~I .operation_mode = "output";
defparam \O[63]~I .output_async_reset = "none";
defparam \O[63]~I .output_power_up = "low";
defparam \O[63]~I .output_register_mode = "none";
defparam \O[63]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_B3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \O[62]~I (
	.datain(\inst1|inst3|inst1|inst1~regout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(O[62]));
// synopsys translate_off
defparam \O[62]~I .input_async_reset = "none";
defparam \O[62]~I .input_power_up = "low";
defparam \O[62]~I .input_register_mode = "none";
defparam \O[62]~I .input_sync_reset = "none";
defparam \O[62]~I .oe_async_reset = "none";
defparam \O[62]~I .oe_power_up = "low";
defparam \O[62]~I .oe_register_mode = "none";
defparam \O[62]~I .oe_sync_reset = "none";
defparam \O[62]~I .operation_mode = "output";
defparam \O[62]~I .output_async_reset = "none";
defparam \O[62]~I .output_power_up = "low";
defparam \O[62]~I .output_register_mode = "none";
defparam \O[62]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_K9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \O[61]~I (
	.datain(\inst1|inst3|inst2|inst1~regout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(O[61]));
// synopsys translate_off
defparam \O[61]~I .input_async_reset = "none";
defparam \O[61]~I .input_power_up = "low";
defparam \O[61]~I .input_register_mode = "none";
defparam \O[61]~I .input_sync_reset = "none";
defparam \O[61]~I .oe_async_reset = "none";
defparam \O[61]~I .oe_power_up = "low";
defparam \O[61]~I .oe_register_mode = "none";
defparam \O[61]~I .oe_sync_reset = "none";
defparam \O[61]~I .operation_mode = "output";
defparam \O[61]~I .output_async_reset = "none";
defparam \O[61]~I .output_power_up = "low";
defparam \O[61]~I .output_register_mode = "none";
defparam \O[61]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_B6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \O[60]~I (
	.datain(\inst1|inst3|inst3|inst1~regout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(O[60]));
// synopsys translate_off
defparam \O[60]~I .input_async_reset = "none";
defparam \O[60]~I .input_power_up = "low";
defparam \O[60]~I .input_register_mode = "none";
defparam \O[60]~I .input_sync_reset = "none";
defparam \O[60]~I .oe_async_reset = "none";
defparam \O[60]~I .oe_power_up = "low";
defparam \O[60]~I .oe_register_mode = "none";
defparam \O[60]~I .oe_sync_reset = "none";
defparam \O[60]~I .operation_mode = "output";
defparam \O[60]~I .output_async_reset = "none";
defparam \O[60]~I .output_power_up = "low";
defparam \O[60]~I .output_register_mode = "none";
defparam \O[60]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_B4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \O[59]~I (
	.datain(\inst1|inst3|inst4|inst1~regout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(O[59]));
// synopsys translate_off
defparam \O[59]~I .input_async_reset = "none";
defparam \O[59]~I .input_power_up = "low";
defparam \O[59]~I .input_register_mode = "none";
defparam \O[59]~I .input_sync_reset = "none";
defparam \O[59]~I .oe_async_reset = "none";
defparam \O[59]~I .oe_power_up = "low";
defparam \O[59]~I .oe_register_mode = "none";
defparam \O[59]~I .oe_sync_reset = "none";
defparam \O[59]~I .operation_mode = "output";
defparam \O[59]~I .output_async_reset = "none";
defparam \O[59]~I .output_power_up = "low";
defparam \O[59]~I .output_register_mode = "none";
defparam \O[59]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_G6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \O[58]~I (
	.datain(\inst1|inst3|inst5|inst1~regout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(O[58]));
// synopsys translate_off
defparam \O[58]~I .input_async_reset = "none";
defparam \O[58]~I .input_power_up = "low";
defparam \O[58]~I .input_register_mode = "none";
defparam \O[58]~I .input_sync_reset = "none";
defparam \O[58]~I .oe_async_reset = "none";
defparam \O[58]~I .oe_power_up = "low";
defparam \O[58]~I .oe_register_mode = "none";
defparam \O[58]~I .oe_sync_reset = "none";
defparam \O[58]~I .operation_mode = "output";
defparam \O[58]~I .output_async_reset = "none";
defparam \O[58]~I .output_power_up = "low";
defparam \O[58]~I .output_register_mode = "none";
defparam \O[58]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_J9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \O[57]~I (
	.datain(\inst1|inst3|inst6|inst1~regout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(O[57]));
// synopsys translate_off
defparam \O[57]~I .input_async_reset = "none";
defparam \O[57]~I .input_power_up = "low";
defparam \O[57]~I .input_register_mode = "none";
defparam \O[57]~I .input_sync_reset = "none";
defparam \O[57]~I .oe_async_reset = "none";
defparam \O[57]~I .oe_power_up = "low";
defparam \O[57]~I .oe_register_mode = "none";
defparam \O[57]~I .oe_sync_reset = "none";
defparam \O[57]~I .operation_mode = "output";
defparam \O[57]~I .output_async_reset = "none";
defparam \O[57]~I .output_power_up = "low";
defparam \O[57]~I .output_register_mode = "none";
defparam \O[57]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_A6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \O[56]~I (
	.datain(\inst1|inst3|inst7|inst1~regout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(O[56]));
// synopsys translate_off
defparam \O[56]~I .input_async_reset = "none";
defparam \O[56]~I .input_power_up = "low";
defparam \O[56]~I .input_register_mode = "none";
defparam \O[56]~I .input_sync_reset = "none";
defparam \O[56]~I .oe_async_reset = "none";
defparam \O[56]~I .oe_power_up = "low";
defparam \O[56]~I .oe_register_mode = "none";
defparam \O[56]~I .oe_sync_reset = "none";
defparam \O[56]~I .operation_mode = "output";
defparam \O[56]~I .output_async_reset = "none";
defparam \O[56]~I .output_power_up = "low";
defparam \O[56]~I .output_register_mode = "none";
defparam \O[56]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_A4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \O[55]~I (
	.datain(\inst1|inst2|inst|inst1~regout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(O[55]));
// synopsys translate_off
defparam \O[55]~I .input_async_reset = "none";
defparam \O[55]~I .input_power_up = "low";
defparam \O[55]~I .input_register_mode = "none";
defparam \O[55]~I .input_sync_reset = "none";
defparam \O[55]~I .oe_async_reset = "none";
defparam \O[55]~I .oe_power_up = "low";
defparam \O[55]~I .oe_register_mode = "none";
defparam \O[55]~I .oe_sync_reset = "none";
defparam \O[55]~I .operation_mode = "output";
defparam \O[55]~I .output_async_reset = "none";
defparam \O[55]~I .output_power_up = "low";
defparam \O[55]~I .output_register_mode = "none";
defparam \O[55]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_H8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \O[54]~I (
	.datain(\inst1|inst2|inst1|inst1~regout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(O[54]));
// synopsys translate_off
defparam \O[54]~I .input_async_reset = "none";
defparam \O[54]~I .input_power_up = "low";
defparam \O[54]~I .input_register_mode = "none";
defparam \O[54]~I .input_sync_reset = "none";
defparam \O[54]~I .oe_async_reset = "none";
defparam \O[54]~I .oe_power_up = "low";
defparam \O[54]~I .oe_register_mode = "none";
defparam \O[54]~I .oe_sync_reset = "none";
defparam \O[54]~I .operation_mode = "output";
defparam \O[54]~I .output_async_reset = "none";
defparam \O[54]~I .output_power_up = "low";
defparam \O[54]~I .output_register_mode = "none";
defparam \O[54]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_J8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \O[53]~I (
	.datain(\inst1|inst2|inst2|inst1~regout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(O[53]));
// synopsys translate_off
defparam \O[53]~I .input_async_reset = "none";
defparam \O[53]~I .input_power_up = "low";
defparam \O[53]~I .input_register_mode = "none";
defparam \O[53]~I .input_sync_reset = "none";
defparam \O[53]~I .oe_async_reset = "none";
defparam \O[53]~I .oe_power_up = "low";
defparam \O[53]~I .oe_register_mode = "none";
defparam \O[53]~I .oe_sync_reset = "none";
defparam \O[53]~I .operation_mode = "output";
defparam \O[53]~I .output_async_reset = "none";
defparam \O[53]~I .output_power_up = "low";
defparam \O[53]~I .output_register_mode = "none";
defparam \O[53]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_D5,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \O[52]~I (
	.datain(\inst1|inst2|inst3|inst1~regout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(O[52]));
// synopsys translate_off
defparam \O[52]~I .input_async_reset = "none";
defparam \O[52]~I .input_power_up = "low";
defparam \O[52]~I .input_register_mode = "none";
defparam \O[52]~I .input_sync_reset = "none";
defparam \O[52]~I .oe_async_reset = "none";
defparam \O[52]~I .oe_power_up = "low";
defparam \O[52]~I .oe_register_mode = "none";
defparam \O[52]~I .oe_sync_reset = "none";
defparam \O[52]~I .operation_mode = "output";
defparam \O[52]~I .output_async_reset = "none";
defparam \O[52]~I .output_power_up = "low";
defparam \O[52]~I .output_register_mode = "none";
defparam \O[52]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_F9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \O[51]~I (
	.datain(\inst1|inst2|inst4|inst1~regout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(O[51]));
// synopsys translate_off
defparam \O[51]~I .input_async_reset = "none";
defparam \O[51]~I .input_power_up = "low";
defparam \O[51]~I .input_register_mode = "none";
defparam \O[51]~I .input_sync_reset = "none";
defparam \O[51]~I .oe_async_reset = "none";
defparam \O[51]~I .oe_power_up = "low";
defparam \O[51]~I .oe_register_mode = "none";
defparam \O[51]~I .oe_sync_reset = "none";
defparam \O[51]~I .operation_mode = "output";
defparam \O[51]~I .output_async_reset = "none";
defparam \O[51]~I .output_power_up = "low";
defparam \O[51]~I .output_register_mode = "none";
defparam \O[51]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_C8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \O[50]~I (
	.datain(\inst1|inst2|inst5|inst1~regout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(O[50]));
// synopsys translate_off
defparam \O[50]~I .input_async_reset = "none";
defparam \O[50]~I .input_power_up = "low";
defparam \O[50]~I .input_register_mode = "none";
defparam \O[50]~I .input_sync_reset = "none";
defparam \O[50]~I .oe_async_reset = "none";
defparam \O[50]~I .oe_power_up = "low";
defparam \O[50]~I .oe_register_mode = "none";
defparam \O[50]~I .oe_sync_reset = "none";
defparam \O[50]~I .operation_mode = "output";
defparam \O[50]~I .output_async_reset = "none";
defparam \O[50]~I .output_power_up = "low";
defparam \O[50]~I .output_register_mode = "none";
defparam \O[50]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_G10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \O[49]~I (
	.datain(\inst1|inst2|inst6|inst1~regout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(O[49]));
// synopsys translate_off
defparam \O[49]~I .input_async_reset = "none";
defparam \O[49]~I .input_power_up = "low";
defparam \O[49]~I .input_register_mode = "none";
defparam \O[49]~I .input_sync_reset = "none";
defparam \O[49]~I .oe_async_reset = "none";
defparam \O[49]~I .oe_power_up = "low";
defparam \O[49]~I .oe_register_mode = "none";
defparam \O[49]~I .oe_sync_reset = "none";
defparam \O[49]~I .operation_mode = "output";
defparam \O[49]~I .output_async_reset = "none";
defparam \O[49]~I .output_power_up = "low";
defparam \O[49]~I .output_register_mode = "none";
defparam \O[49]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_E10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \O[48]~I (
	.datain(\inst1|inst2|inst7|inst1~regout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(O[48]));
// synopsys translate_off
defparam \O[48]~I .input_async_reset = "none";
defparam \O[48]~I .input_power_up = "low";
defparam \O[48]~I .input_register_mode = "none";
defparam \O[48]~I .input_sync_reset = "none";
defparam \O[48]~I .oe_async_reset = "none";
defparam \O[48]~I .oe_power_up = "low";
defparam \O[48]~I .oe_register_mode = "none";
defparam \O[48]~I .oe_sync_reset = "none";
defparam \O[48]~I .operation_mode = "output";
defparam \O[48]~I .output_async_reset = "none";
defparam \O[48]~I .output_power_up = "low";
defparam \O[48]~I .output_register_mode = "none";
defparam \O[48]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_H11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \O[47]~I (
	.datain(\inst1|inst1|inst|inst1~regout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(O[47]));
// synopsys translate_off
defparam \O[47]~I .input_async_reset = "none";
defparam \O[47]~I .input_power_up = "low";
defparam \O[47]~I .input_register_mode = "none";
defparam \O[47]~I .input_sync_reset = "none";
defparam \O[47]~I .oe_async_reset = "none";
defparam \O[47]~I .oe_power_up = "low";
defparam \O[47]~I .oe_register_mode = "none";
defparam \O[47]~I .oe_sync_reset = "none";
defparam \O[47]~I .operation_mode = "output";
defparam \O[47]~I .output_async_reset = "none";
defparam \O[47]~I .output_power_up = "low";
defparam \O[47]~I .output_register_mode = "none";
defparam \O[47]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_E12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \O[46]~I (
	.datain(\inst1|inst1|inst1|inst1~regout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(O[46]));
// synopsys translate_off
defparam \O[46]~I .input_async_reset = "none";
defparam \O[46]~I .input_power_up = "low";
defparam \O[46]~I .input_register_mode = "none";
defparam \O[46]~I .input_sync_reset = "none";
defparam \O[46]~I .oe_async_reset = "none";
defparam \O[46]~I .oe_power_up = "low";
defparam \O[46]~I .oe_register_mode = "none";
defparam \O[46]~I .oe_sync_reset = "none";
defparam \O[46]~I .operation_mode = "output";
defparam \O[46]~I .output_async_reset = "none";
defparam \O[46]~I .output_power_up = "low";
defparam \O[46]~I .output_register_mode = "none";
defparam \O[46]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_A9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \O[45]~I (
	.datain(\inst1|inst1|inst2|inst1~regout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(O[45]));
// synopsys translate_off
defparam \O[45]~I .input_async_reset = "none";
defparam \O[45]~I .input_power_up = "low";
defparam \O[45]~I .input_register_mode = "none";
defparam \O[45]~I .input_sync_reset = "none";
defparam \O[45]~I .oe_async_reset = "none";
defparam \O[45]~I .oe_power_up = "low";
defparam \O[45]~I .oe_register_mode = "none";
defparam \O[45]~I .oe_sync_reset = "none";
defparam \O[45]~I .operation_mode = "output";
defparam \O[45]~I .output_async_reset = "none";
defparam \O[45]~I .output_power_up = "low";
defparam \O[45]~I .output_register_mode = "none";
defparam \O[45]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_A10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \O[44]~I (
	.datain(\inst1|inst1|inst3|inst1~regout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(O[44]));
// synopsys translate_off
defparam \O[44]~I .input_async_reset = "none";
defparam \O[44]~I .input_power_up = "low";
defparam \O[44]~I .input_register_mode = "none";
defparam \O[44]~I .input_sync_reset = "none";
defparam \O[44]~I .oe_async_reset = "none";
defparam \O[44]~I .oe_power_up = "low";
defparam \O[44]~I .oe_register_mode = "none";
defparam \O[44]~I .oe_sync_reset = "none";
defparam \O[44]~I .operation_mode = "output";
defparam \O[44]~I .output_async_reset = "none";
defparam \O[44]~I .output_power_up = "low";
defparam \O[44]~I .output_register_mode = "none";
defparam \O[44]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_D12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \O[43]~I (
	.datain(\inst1|inst1|inst4|inst1~regout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(O[43]));
// synopsys translate_off
defparam \O[43]~I .input_async_reset = "none";
defparam \O[43]~I .input_power_up = "low";
defparam \O[43]~I .input_register_mode = "none";
defparam \O[43]~I .input_sync_reset = "none";
defparam \O[43]~I .oe_async_reset = "none";
defparam \O[43]~I .oe_power_up = "low";
defparam \O[43]~I .oe_register_mode = "none";
defparam \O[43]~I .oe_sync_reset = "none";
defparam \O[43]~I .operation_mode = "output";
defparam \O[43]~I .output_async_reset = "none";
defparam \O[43]~I .output_power_up = "low";
defparam \O[43]~I .output_register_mode = "none";
defparam \O[43]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_F11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \O[42]~I (
	.datain(\inst1|inst1|inst5|inst1~regout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(O[42]));
// synopsys translate_off
defparam \O[42]~I .input_async_reset = "none";
defparam \O[42]~I .input_power_up = "low";
defparam \O[42]~I .input_register_mode = "none";
defparam \O[42]~I .input_sync_reset = "none";
defparam \O[42]~I .oe_async_reset = "none";
defparam \O[42]~I .oe_power_up = "low";
defparam \O[42]~I .oe_register_mode = "none";
defparam \O[42]~I .oe_sync_reset = "none";
defparam \O[42]~I .operation_mode = "output";
defparam \O[42]~I .output_async_reset = "none";
defparam \O[42]~I .output_power_up = "low";
defparam \O[42]~I .output_register_mode = "none";
defparam \O[42]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_H12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \O[41]~I (
	.datain(\inst1|inst1|inst6|inst1~regout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(O[41]));
// synopsys translate_off
defparam \O[41]~I .input_async_reset = "none";
defparam \O[41]~I .input_power_up = "low";
defparam \O[41]~I .input_register_mode = "none";
defparam \O[41]~I .input_sync_reset = "none";
defparam \O[41]~I .oe_async_reset = "none";
defparam \O[41]~I .oe_power_up = "low";
defparam \O[41]~I .oe_register_mode = "none";
defparam \O[41]~I .oe_sync_reset = "none";
defparam \O[41]~I .operation_mode = "output";
defparam \O[41]~I .output_async_reset = "none";
defparam \O[41]~I .output_power_up = "low";
defparam \O[41]~I .output_register_mode = "none";
defparam \O[41]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_B9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \O[40]~I (
	.datain(\inst1|inst1|inst7|inst1~regout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(O[40]));
// synopsys translate_off
defparam \O[40]~I .input_async_reset = "none";
defparam \O[40]~I .input_power_up = "low";
defparam \O[40]~I .input_register_mode = "none";
defparam \O[40]~I .input_sync_reset = "none";
defparam \O[40]~I .oe_async_reset = "none";
defparam \O[40]~I .oe_power_up = "low";
defparam \O[40]~I .oe_register_mode = "none";
defparam \O[40]~I .oe_sync_reset = "none";
defparam \O[40]~I .operation_mode = "output";
defparam \O[40]~I .output_async_reset = "none";
defparam \O[40]~I .output_power_up = "low";
defparam \O[40]~I .output_register_mode = "none";
defparam \O[40]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_F10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \O[39]~I (
	.datain(\inst1|inst|inst|inst1~regout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(O[39]));
// synopsys translate_off
defparam \O[39]~I .input_async_reset = "none";
defparam \O[39]~I .input_power_up = "low";
defparam \O[39]~I .input_register_mode = "none";
defparam \O[39]~I .input_sync_reset = "none";
defparam \O[39]~I .oe_async_reset = "none";
defparam \O[39]~I .oe_power_up = "low";
defparam \O[39]~I .oe_register_mode = "none";
defparam \O[39]~I .oe_sync_reset = "none";
defparam \O[39]~I .operation_mode = "output";
defparam \O[39]~I .output_async_reset = "none";
defparam \O[39]~I .output_power_up = "low";
defparam \O[39]~I .output_register_mode = "none";
defparam \O[39]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_D8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \O[38]~I (
	.datain(\inst1|inst|inst1|inst1~regout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(O[38]));
// synopsys translate_off
defparam \O[38]~I .input_async_reset = "none";
defparam \O[38]~I .input_power_up = "low";
defparam \O[38]~I .input_register_mode = "none";
defparam \O[38]~I .input_sync_reset = "none";
defparam \O[38]~I .oe_async_reset = "none";
defparam \O[38]~I .oe_power_up = "low";
defparam \O[38]~I .oe_register_mode = "none";
defparam \O[38]~I .oe_sync_reset = "none";
defparam \O[38]~I .operation_mode = "output";
defparam \O[38]~I .output_async_reset = "none";
defparam \O[38]~I .output_power_up = "low";
defparam \O[38]~I .output_register_mode = "none";
defparam \O[38]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_C7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \O[37]~I (
	.datain(\inst1|inst|inst2|inst1~regout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(O[37]));
// synopsys translate_off
defparam \O[37]~I .input_async_reset = "none";
defparam \O[37]~I .input_power_up = "low";
defparam \O[37]~I .input_register_mode = "none";
defparam \O[37]~I .input_sync_reset = "none";
defparam \O[37]~I .oe_async_reset = "none";
defparam \O[37]~I .oe_power_up = "low";
defparam \O[37]~I .oe_register_mode = "none";
defparam \O[37]~I .oe_sync_reset = "none";
defparam \O[37]~I .operation_mode = "output";
defparam \O[37]~I .output_async_reset = "none";
defparam \O[37]~I .output_power_up = "low";
defparam \O[37]~I .output_register_mode = "none";
defparam \O[37]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_D7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \O[36]~I (
	.datain(\inst1|inst|inst3|inst1~regout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(O[36]));
// synopsys translate_off
defparam \O[36]~I .input_async_reset = "none";
defparam \O[36]~I .input_power_up = "low";
defparam \O[36]~I .input_register_mode = "none";
defparam \O[36]~I .input_sync_reset = "none";
defparam \O[36]~I .oe_async_reset = "none";
defparam \O[36]~I .oe_power_up = "low";
defparam \O[36]~I .oe_register_mode = "none";
defparam \O[36]~I .oe_sync_reset = "none";
defparam \O[36]~I .operation_mode = "output";
defparam \O[36]~I .output_async_reset = "none";
defparam \O[36]~I .output_power_up = "low";
defparam \O[36]~I .output_register_mode = "none";
defparam \O[36]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_F3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \O[35]~I (
	.datain(\inst1|inst|inst4|inst1~regout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(O[35]));
// synopsys translate_off
defparam \O[35]~I .input_async_reset = "none";
defparam \O[35]~I .input_power_up = "low";
defparam \O[35]~I .input_register_mode = "none";
defparam \O[35]~I .input_sync_reset = "none";
defparam \O[35]~I .oe_async_reset = "none";
defparam \O[35]~I .oe_power_up = "low";
defparam \O[35]~I .oe_register_mode = "none";
defparam \O[35]~I .oe_sync_reset = "none";
defparam \O[35]~I .operation_mode = "output";
defparam \O[35]~I .output_async_reset = "none";
defparam \O[35]~I .output_power_up = "low";
defparam \O[35]~I .output_register_mode = "none";
defparam \O[35]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_F4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \O[34]~I (
	.datain(\inst1|inst|inst5|inst1~regout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(O[34]));
// synopsys translate_off
defparam \O[34]~I .input_async_reset = "none";
defparam \O[34]~I .input_power_up = "low";
defparam \O[34]~I .input_register_mode = "none";
defparam \O[34]~I .input_sync_reset = "none";
defparam \O[34]~I .oe_async_reset = "none";
defparam \O[34]~I .oe_power_up = "low";
defparam \O[34]~I .oe_register_mode = "none";
defparam \O[34]~I .oe_sync_reset = "none";
defparam \O[34]~I .operation_mode = "output";
defparam \O[34]~I .output_async_reset = "none";
defparam \O[34]~I .output_power_up = "low";
defparam \O[34]~I .output_register_mode = "none";
defparam \O[34]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_H6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \O[33]~I (
	.datain(\inst1|inst|inst6|inst1~regout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(O[33]));
// synopsys translate_off
defparam \O[33]~I .input_async_reset = "none";
defparam \O[33]~I .input_power_up = "low";
defparam \O[33]~I .input_register_mode = "none";
defparam \O[33]~I .input_sync_reset = "none";
defparam \O[33]~I .oe_async_reset = "none";
defparam \O[33]~I .oe_power_up = "low";
defparam \O[33]~I .oe_register_mode = "none";
defparam \O[33]~I .oe_sync_reset = "none";
defparam \O[33]~I .operation_mode = "output";
defparam \O[33]~I .output_async_reset = "none";
defparam \O[33]~I .output_power_up = "low";
defparam \O[33]~I .output_register_mode = "none";
defparam \O[33]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_K6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \O[32]~I (
	.datain(\inst1|inst|inst7|inst1~regout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(O[32]));
// synopsys translate_off
defparam \O[32]~I .input_async_reset = "none";
defparam \O[32]~I .input_power_up = "low";
defparam \O[32]~I .input_register_mode = "none";
defparam \O[32]~I .input_sync_reset = "none";
defparam \O[32]~I .oe_async_reset = "none";
defparam \O[32]~I .oe_power_up = "low";
defparam \O[32]~I .oe_register_mode = "none";
defparam \O[32]~I .oe_sync_reset = "none";
defparam \O[32]~I .operation_mode = "output";
defparam \O[32]~I .output_async_reset = "none";
defparam \O[32]~I .output_power_up = "low";
defparam \O[32]~I .output_register_mode = "none";
defparam \O[32]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_J1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \O[31]~I (
	.datain(\inst|inst3|inst|inst1~regout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(O[31]));
// synopsys translate_off
defparam \O[31]~I .input_async_reset = "none";
defparam \O[31]~I .input_power_up = "low";
defparam \O[31]~I .input_register_mode = "none";
defparam \O[31]~I .input_sync_reset = "none";
defparam \O[31]~I .oe_async_reset = "none";
defparam \O[31]~I .oe_power_up = "low";
defparam \O[31]~I .oe_register_mode = "none";
defparam \O[31]~I .oe_sync_reset = "none";
defparam \O[31]~I .operation_mode = "output";
defparam \O[31]~I .output_async_reset = "none";
defparam \O[31]~I .output_power_up = "low";
defparam \O[31]~I .output_register_mode = "none";
defparam \O[31]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_L4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \O[30]~I (
	.datain(\inst|inst3|inst1|inst1~regout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(O[30]));
// synopsys translate_off
defparam \O[30]~I .input_async_reset = "none";
defparam \O[30]~I .input_power_up = "low";
defparam \O[30]~I .input_register_mode = "none";
defparam \O[30]~I .input_sync_reset = "none";
defparam \O[30]~I .oe_async_reset = "none";
defparam \O[30]~I .oe_power_up = "low";
defparam \O[30]~I .oe_register_mode = "none";
defparam \O[30]~I .oe_sync_reset = "none";
defparam \O[30]~I .operation_mode = "output";
defparam \O[30]~I .output_async_reset = "none";
defparam \O[30]~I .output_power_up = "low";
defparam \O[30]~I .output_register_mode = "none";
defparam \O[30]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_G2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \O[29]~I (
	.datain(\inst|inst3|inst2|inst1~regout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(O[29]));
// synopsys translate_off
defparam \O[29]~I .input_async_reset = "none";
defparam \O[29]~I .input_power_up = "low";
defparam \O[29]~I .input_register_mode = "none";
defparam \O[29]~I .input_sync_reset = "none";
defparam \O[29]~I .oe_async_reset = "none";
defparam \O[29]~I .oe_power_up = "low";
defparam \O[29]~I .oe_register_mode = "none";
defparam \O[29]~I .oe_sync_reset = "none";
defparam \O[29]~I .operation_mode = "output";
defparam \O[29]~I .output_async_reset = "none";
defparam \O[29]~I .output_power_up = "low";
defparam \O[29]~I .output_register_mode = "none";
defparam \O[29]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_J3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \O[28]~I (
	.datain(\inst|inst3|inst3|inst1~regout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(O[28]));
// synopsys translate_off
defparam \O[28]~I .input_async_reset = "none";
defparam \O[28]~I .input_power_up = "low";
defparam \O[28]~I .input_register_mode = "none";
defparam \O[28]~I .input_sync_reset = "none";
defparam \O[28]~I .oe_async_reset = "none";
defparam \O[28]~I .oe_power_up = "low";
defparam \O[28]~I .oe_register_mode = "none";
defparam \O[28]~I .oe_sync_reset = "none";
defparam \O[28]~I .operation_mode = "output";
defparam \O[28]~I .output_async_reset = "none";
defparam \O[28]~I .output_power_up = "low";
defparam \O[28]~I .output_register_mode = "none";
defparam \O[28]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_K8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \O[27]~I (
	.datain(\inst|inst3|inst4|inst1~regout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(O[27]));
// synopsys translate_off
defparam \O[27]~I .input_async_reset = "none";
defparam \O[27]~I .input_power_up = "low";
defparam \O[27]~I .input_register_mode = "none";
defparam \O[27]~I .input_sync_reset = "none";
defparam \O[27]~I .oe_async_reset = "none";
defparam \O[27]~I .oe_power_up = "low";
defparam \O[27]~I .oe_register_mode = "none";
defparam \O[27]~I .oe_sync_reset = "none";
defparam \O[27]~I .operation_mode = "output";
defparam \O[27]~I .output_async_reset = "none";
defparam \O[27]~I .output_power_up = "low";
defparam \O[27]~I .output_register_mode = "none";
defparam \O[27]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_L6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \O[26]~I (
	.datain(\inst|inst3|inst5|inst1~regout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(O[26]));
// synopsys translate_off
defparam \O[26]~I .input_async_reset = "none";
defparam \O[26]~I .input_power_up = "low";
defparam \O[26]~I .input_register_mode = "none";
defparam \O[26]~I .input_sync_reset = "none";
defparam \O[26]~I .oe_async_reset = "none";
defparam \O[26]~I .oe_power_up = "low";
defparam \O[26]~I .oe_register_mode = "none";
defparam \O[26]~I .oe_sync_reset = "none";
defparam \O[26]~I .operation_mode = "output";
defparam \O[26]~I .output_async_reset = "none";
defparam \O[26]~I .output_power_up = "low";
defparam \O[26]~I .output_register_mode = "none";
defparam \O[26]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_H2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \O[25]~I (
	.datain(\inst|inst3|inst6|inst1~regout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(O[25]));
// synopsys translate_off
defparam \O[25]~I .input_async_reset = "none";
defparam \O[25]~I .input_power_up = "low";
defparam \O[25]~I .input_register_mode = "none";
defparam \O[25]~I .input_sync_reset = "none";
defparam \O[25]~I .oe_async_reset = "none";
defparam \O[25]~I .oe_power_up = "low";
defparam \O[25]~I .oe_register_mode = "none";
defparam \O[25]~I .oe_sync_reset = "none";
defparam \O[25]~I .operation_mode = "output";
defparam \O[25]~I .output_async_reset = "none";
defparam \O[25]~I .output_power_up = "low";
defparam \O[25]~I .output_register_mode = "none";
defparam \O[25]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_G3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \O[24]~I (
	.datain(\inst|inst3|inst7|inst1~regout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(O[24]));
// synopsys translate_off
defparam \O[24]~I .input_async_reset = "none";
defparam \O[24]~I .input_power_up = "low";
defparam \O[24]~I .input_register_mode = "none";
defparam \O[24]~I .input_sync_reset = "none";
defparam \O[24]~I .oe_async_reset = "none";
defparam \O[24]~I .oe_power_up = "low";
defparam \O[24]~I .oe_register_mode = "none";
defparam \O[24]~I .oe_sync_reset = "none";
defparam \O[24]~I .operation_mode = "output";
defparam \O[24]~I .output_async_reset = "none";
defparam \O[24]~I .output_power_up = "low";
defparam \O[24]~I .output_register_mode = "none";
defparam \O[24]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_J6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \O[23]~I (
	.datain(\inst|inst2|inst|inst1~regout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(O[23]));
// synopsys translate_off
defparam \O[23]~I .input_async_reset = "none";
defparam \O[23]~I .input_power_up = "low";
defparam \O[23]~I .input_register_mode = "none";
defparam \O[23]~I .input_sync_reset = "none";
defparam \O[23]~I .oe_async_reset = "none";
defparam \O[23]~I .oe_power_up = "low";
defparam \O[23]~I .oe_register_mode = "none";
defparam \O[23]~I .oe_sync_reset = "none";
defparam \O[23]~I .operation_mode = "output";
defparam \O[23]~I .output_async_reset = "none";
defparam \O[23]~I .output_power_up = "low";
defparam \O[23]~I .output_register_mode = "none";
defparam \O[23]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_L2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \O[22]~I (
	.datain(\inst|inst2|inst1|inst1~regout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(O[22]));
// synopsys translate_off
defparam \O[22]~I .input_async_reset = "none";
defparam \O[22]~I .input_power_up = "low";
defparam \O[22]~I .input_register_mode = "none";
defparam \O[22]~I .input_sync_reset = "none";
defparam \O[22]~I .oe_async_reset = "none";
defparam \O[22]~I .oe_power_up = "low";
defparam \O[22]~I .oe_register_mode = "none";
defparam \O[22]~I .oe_sync_reset = "none";
defparam \O[22]~I .operation_mode = "output";
defparam \O[22]~I .output_async_reset = "none";
defparam \O[22]~I .output_power_up = "low";
defparam \O[22]~I .output_register_mode = "none";
defparam \O[22]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_J4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \O[21]~I (
	.datain(\inst|inst2|inst2|inst1~regout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(O[21]));
// synopsys translate_off
defparam \O[21]~I .input_async_reset = "none";
defparam \O[21]~I .input_power_up = "low";
defparam \O[21]~I .input_register_mode = "none";
defparam \O[21]~I .input_sync_reset = "none";
defparam \O[21]~I .oe_async_reset = "none";
defparam \O[21]~I .oe_power_up = "low";
defparam \O[21]~I .oe_register_mode = "none";
defparam \O[21]~I .oe_sync_reset = "none";
defparam \O[21]~I .operation_mode = "output";
defparam \O[21]~I .output_async_reset = "none";
defparam \O[21]~I .output_power_up = "low";
defparam \O[21]~I .output_register_mode = "none";
defparam \O[21]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_K7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \O[20]~I (
	.datain(\inst|inst2|inst3|inst1~regout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(O[20]));
// synopsys translate_off
defparam \O[20]~I .input_async_reset = "none";
defparam \O[20]~I .input_power_up = "low";
defparam \O[20]~I .input_register_mode = "none";
defparam \O[20]~I .input_sync_reset = "none";
defparam \O[20]~I .oe_async_reset = "none";
defparam \O[20]~I .oe_power_up = "low";
defparam \O[20]~I .oe_register_mode = "none";
defparam \O[20]~I .oe_sync_reset = "none";
defparam \O[20]~I .operation_mode = "output";
defparam \O[20]~I .output_async_reset = "none";
defparam \O[20]~I .output_power_up = "low";
defparam \O[20]~I .output_register_mode = "none";
defparam \O[20]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_H3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \O[19]~I (
	.datain(\inst|inst2|inst4|inst1~regout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(O[19]));
// synopsys translate_off
defparam \O[19]~I .input_async_reset = "none";
defparam \O[19]~I .input_power_up = "low";
defparam \O[19]~I .input_register_mode = "none";
defparam \O[19]~I .input_sync_reset = "none";
defparam \O[19]~I .oe_async_reset = "none";
defparam \O[19]~I .oe_power_up = "low";
defparam \O[19]~I .oe_register_mode = "none";
defparam \O[19]~I .oe_sync_reset = "none";
defparam \O[19]~I .operation_mode = "output";
defparam \O[19]~I .output_async_reset = "none";
defparam \O[19]~I .output_power_up = "low";
defparam \O[19]~I .output_register_mode = "none";
defparam \O[19]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_E2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \O[18]~I (
	.datain(\inst|inst2|inst5|inst1~regout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(O[18]));
// synopsys translate_off
defparam \O[18]~I .input_async_reset = "none";
defparam \O[18]~I .input_power_up = "low";
defparam \O[18]~I .input_register_mode = "none";
defparam \O[18]~I .input_sync_reset = "none";
defparam \O[18]~I .oe_async_reset = "none";
defparam \O[18]~I .oe_power_up = "low";
defparam \O[18]~I .oe_register_mode = "none";
defparam \O[18]~I .oe_sync_reset = "none";
defparam \O[18]~I .operation_mode = "output";
defparam \O[18]~I .output_async_reset = "none";
defparam \O[18]~I .output_power_up = "low";
defparam \O[18]~I .output_register_mode = "none";
defparam \O[18]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_K5,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \O[17]~I (
	.datain(\inst|inst2|inst6|inst1~regout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(O[17]));
// synopsys translate_off
defparam \O[17]~I .input_async_reset = "none";
defparam \O[17]~I .input_power_up = "low";
defparam \O[17]~I .input_register_mode = "none";
defparam \O[17]~I .input_sync_reset = "none";
defparam \O[17]~I .oe_async_reset = "none";
defparam \O[17]~I .oe_power_up = "low";
defparam \O[17]~I .oe_register_mode = "none";
defparam \O[17]~I .oe_sync_reset = "none";
defparam \O[17]~I .operation_mode = "output";
defparam \O[17]~I .output_async_reset = "none";
defparam \O[17]~I .output_power_up = "low";
defparam \O[17]~I .output_register_mode = "none";
defparam \O[17]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_C5,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \O[16]~I (
	.datain(\inst|inst2|inst7|inst1~regout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(O[16]));
// synopsys translate_off
defparam \O[16]~I .input_async_reset = "none";
defparam \O[16]~I .input_power_up = "low";
defparam \O[16]~I .input_register_mode = "none";
defparam \O[16]~I .input_sync_reset = "none";
defparam \O[16]~I .oe_async_reset = "none";
defparam \O[16]~I .oe_power_up = "low";
defparam \O[16]~I .oe_register_mode = "none";
defparam \O[16]~I .oe_sync_reset = "none";
defparam \O[16]~I .operation_mode = "output";
defparam \O[16]~I .output_async_reset = "none";
defparam \O[16]~I .output_power_up = "low";
defparam \O[16]~I .output_register_mode = "none";
defparam \O[16]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_B11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \O[15]~I (
	.datain(\inst|inst1|inst|inst1~regout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(O[15]));
// synopsys translate_off
defparam \O[15]~I .input_async_reset = "none";
defparam \O[15]~I .input_power_up = "low";
defparam \O[15]~I .input_register_mode = "none";
defparam \O[15]~I .input_sync_reset = "none";
defparam \O[15]~I .oe_async_reset = "none";
defparam \O[15]~I .oe_power_up = "low";
defparam \O[15]~I .oe_register_mode = "none";
defparam \O[15]~I .oe_sync_reset = "none";
defparam \O[15]~I .operation_mode = "output";
defparam \O[15]~I .output_async_reset = "none";
defparam \O[15]~I .output_power_up = "low";
defparam \O[15]~I .output_register_mode = "none";
defparam \O[15]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_C12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \O[14]~I (
	.datain(\inst|inst1|inst1|inst1~regout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(O[14]));
// synopsys translate_off
defparam \O[14]~I .input_async_reset = "none";
defparam \O[14]~I .input_power_up = "low";
defparam \O[14]~I .input_register_mode = "none";
defparam \O[14]~I .input_sync_reset = "none";
defparam \O[14]~I .oe_async_reset = "none";
defparam \O[14]~I .oe_power_up = "low";
defparam \O[14]~I .oe_register_mode = "none";
defparam \O[14]~I .oe_sync_reset = "none";
defparam \O[14]~I .operation_mode = "output";
defparam \O[14]~I .output_async_reset = "none";
defparam \O[14]~I .output_power_up = "low";
defparam \O[14]~I .output_register_mode = "none";
defparam \O[14]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_J11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \O[13]~I (
	.datain(\inst|inst1|inst2|inst1~regout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(O[13]));
// synopsys translate_off
defparam \O[13]~I .input_async_reset = "none";
defparam \O[13]~I .input_power_up = "low";
defparam \O[13]~I .input_register_mode = "none";
defparam \O[13]~I .input_sync_reset = "none";
defparam \O[13]~I .oe_async_reset = "none";
defparam \O[13]~I .oe_power_up = "low";
defparam \O[13]~I .oe_register_mode = "none";
defparam \O[13]~I .oe_sync_reset = "none";
defparam \O[13]~I .operation_mode = "output";
defparam \O[13]~I .output_async_reset = "none";
defparam \O[13]~I .output_power_up = "low";
defparam \O[13]~I .output_register_mode = "none";
defparam \O[13]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_J10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \O[12]~I (
	.datain(\inst|inst1|inst3|inst1~regout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(O[12]));
// synopsys translate_off
defparam \O[12]~I .input_async_reset = "none";
defparam \O[12]~I .input_power_up = "low";
defparam \O[12]~I .input_register_mode = "none";
defparam \O[12]~I .input_sync_reset = "none";
defparam \O[12]~I .oe_async_reset = "none";
defparam \O[12]~I .oe_power_up = "low";
defparam \O[12]~I .oe_register_mode = "none";
defparam \O[12]~I .oe_sync_reset = "none";
defparam \O[12]~I .operation_mode = "output";
defparam \O[12]~I .output_async_reset = "none";
defparam \O[12]~I .output_power_up = "low";
defparam \O[12]~I .output_register_mode = "none";
defparam \O[12]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_F14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \O[11]~I (
	.datain(\inst|inst1|inst4|inst1~regout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(O[11]));
// synopsys translate_off
defparam \O[11]~I .input_async_reset = "none";
defparam \O[11]~I .input_power_up = "low";
defparam \O[11]~I .input_register_mode = "none";
defparam \O[11]~I .input_sync_reset = "none";
defparam \O[11]~I .oe_async_reset = "none";
defparam \O[11]~I .oe_power_up = "low";
defparam \O[11]~I .oe_register_mode = "none";
defparam \O[11]~I .oe_sync_reset = "none";
defparam \O[11]~I .operation_mode = "output";
defparam \O[11]~I .output_async_reset = "none";
defparam \O[11]~I .output_power_up = "low";
defparam \O[11]~I .output_register_mode = "none";
defparam \O[11]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_D14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \O[10]~I (
	.datain(\inst|inst1|inst5|inst1~regout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(O[10]));
// synopsys translate_off
defparam \O[10]~I .input_async_reset = "none";
defparam \O[10]~I .input_power_up = "low";
defparam \O[10]~I .input_register_mode = "none";
defparam \O[10]~I .input_sync_reset = "none";
defparam \O[10]~I .oe_async_reset = "none";
defparam \O[10]~I .oe_power_up = "low";
defparam \O[10]~I .oe_register_mode = "none";
defparam \O[10]~I .oe_sync_reset = "none";
defparam \O[10]~I .operation_mode = "output";
defparam \O[10]~I .output_async_reset = "none";
defparam \O[10]~I .output_power_up = "low";
defparam \O[10]~I .output_register_mode = "none";
defparam \O[10]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_G13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \O[9]~I (
	.datain(\inst|inst1|inst6|inst1~regout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(O[9]));
// synopsys translate_off
defparam \O[9]~I .input_async_reset = "none";
defparam \O[9]~I .input_power_up = "low";
defparam \O[9]~I .input_register_mode = "none";
defparam \O[9]~I .input_sync_reset = "none";
defparam \O[9]~I .oe_async_reset = "none";
defparam \O[9]~I .oe_power_up = "low";
defparam \O[9]~I .oe_register_mode = "none";
defparam \O[9]~I .oe_sync_reset = "none";
defparam \O[9]~I .operation_mode = "output";
defparam \O[9]~I .output_async_reset = "none";
defparam \O[9]~I .output_power_up = "low";
defparam \O[9]~I .output_register_mode = "none";
defparam \O[9]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_A18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \O[8]~I (
	.datain(\inst|inst1|inst7|inst1~regout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(O[8]));
// synopsys translate_off
defparam \O[8]~I .input_async_reset = "none";
defparam \O[8]~I .input_power_up = "low";
defparam \O[8]~I .input_register_mode = "none";
defparam \O[8]~I .input_sync_reset = "none";
defparam \O[8]~I .oe_async_reset = "none";
defparam \O[8]~I .oe_power_up = "low";
defparam \O[8]~I .oe_register_mode = "none";
defparam \O[8]~I .oe_sync_reset = "none";
defparam \O[8]~I .operation_mode = "output";
defparam \O[8]~I .output_async_reset = "none";
defparam \O[8]~I .output_power_up = "low";
defparam \O[8]~I .output_register_mode = "none";
defparam \O[8]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_B18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \O[7]~I (
	.datain(\inst|inst|inst|inst1~regout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(O[7]));
// synopsys translate_off
defparam \O[7]~I .input_async_reset = "none";
defparam \O[7]~I .input_power_up = "low";
defparam \O[7]~I .input_register_mode = "none";
defparam \O[7]~I .input_sync_reset = "none";
defparam \O[7]~I .oe_async_reset = "none";
defparam \O[7]~I .oe_power_up = "low";
defparam \O[7]~I .oe_register_mode = "none";
defparam \O[7]~I .oe_sync_reset = "none";
defparam \O[7]~I .operation_mode = "output";
defparam \O[7]~I .output_async_reset = "none";
defparam \O[7]~I .output_power_up = "low";
defparam \O[7]~I .output_register_mode = "none";
defparam \O[7]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_D16,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \O[6]~I (
	.datain(\inst|inst|inst1|inst1~regout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(O[6]));
// synopsys translate_off
defparam \O[6]~I .input_async_reset = "none";
defparam \O[6]~I .input_power_up = "low";
defparam \O[6]~I .input_register_mode = "none";
defparam \O[6]~I .input_sync_reset = "none";
defparam \O[6]~I .oe_async_reset = "none";
defparam \O[6]~I .oe_power_up = "low";
defparam \O[6]~I .oe_register_mode = "none";
defparam \O[6]~I .oe_sync_reset = "none";
defparam \O[6]~I .operation_mode = "output";
defparam \O[6]~I .output_async_reset = "none";
defparam \O[6]~I .output_power_up = "low";
defparam \O[6]~I .output_register_mode = "none";
defparam \O[6]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_B16,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \O[5]~I (
	.datain(\inst|inst|inst2|inst1~regout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(O[5]));
// synopsys translate_off
defparam \O[5]~I .input_async_reset = "none";
defparam \O[5]~I .input_power_up = "low";
defparam \O[5]~I .input_register_mode = "none";
defparam \O[5]~I .input_sync_reset = "none";
defparam \O[5]~I .oe_async_reset = "none";
defparam \O[5]~I .oe_power_up = "low";
defparam \O[5]~I .oe_register_mode = "none";
defparam \O[5]~I .oe_sync_reset = "none";
defparam \O[5]~I .operation_mode = "output";
defparam \O[5]~I .output_async_reset = "none";
defparam \O[5]~I .output_power_up = "low";
defparam \O[5]~I .output_register_mode = "none";
defparam \O[5]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_B15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \O[4]~I (
	.datain(\inst|inst|inst3|inst1~regout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(O[4]));
// synopsys translate_off
defparam \O[4]~I .input_async_reset = "none";
defparam \O[4]~I .input_power_up = "low";
defparam \O[4]~I .input_register_mode = "none";
defparam \O[4]~I .input_sync_reset = "none";
defparam \O[4]~I .oe_async_reset = "none";
defparam \O[4]~I .oe_power_up = "low";
defparam \O[4]~I .oe_register_mode = "none";
defparam \O[4]~I .oe_sync_reset = "none";
defparam \O[4]~I .operation_mode = "output";
defparam \O[4]~I .output_async_reset = "none";
defparam \O[4]~I .output_power_up = "low";
defparam \O[4]~I .output_register_mode = "none";
defparam \O[4]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_F15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \O[3]~I (
	.datain(\inst|inst|inst4|inst1~regout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(O[3]));
// synopsys translate_off
defparam \O[3]~I .input_async_reset = "none";
defparam \O[3]~I .input_power_up = "low";
defparam \O[3]~I .input_register_mode = "none";
defparam \O[3]~I .input_sync_reset = "none";
defparam \O[3]~I .oe_async_reset = "none";
defparam \O[3]~I .oe_power_up = "low";
defparam \O[3]~I .oe_register_mode = "none";
defparam \O[3]~I .oe_sync_reset = "none";
defparam \O[3]~I .operation_mode = "output";
defparam \O[3]~I .output_async_reset = "none";
defparam \O[3]~I .output_power_up = "low";
defparam \O[3]~I .output_register_mode = "none";
defparam \O[3]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_C16,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \O[2]~I (
	.datain(\inst|inst|inst5|inst1~regout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(O[2]));
// synopsys translate_off
defparam \O[2]~I .input_async_reset = "none";
defparam \O[2]~I .input_power_up = "low";
defparam \O[2]~I .input_register_mode = "none";
defparam \O[2]~I .input_sync_reset = "none";
defparam \O[2]~I .oe_async_reset = "none";
defparam \O[2]~I .oe_power_up = "low";
defparam \O[2]~I .oe_register_mode = "none";
defparam \O[2]~I .oe_sync_reset = "none";
defparam \O[2]~I .operation_mode = "output";
defparam \O[2]~I .output_async_reset = "none";
defparam \O[2]~I .output_power_up = "low";
defparam \O[2]~I .output_register_mode = "none";
defparam \O[2]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_H16,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \O[1]~I (
	.datain(\inst|inst|inst6|inst1~regout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(O[1]));
// synopsys translate_off
defparam \O[1]~I .input_async_reset = "none";
defparam \O[1]~I .input_power_up = "low";
defparam \O[1]~I .input_register_mode = "none";
defparam \O[1]~I .input_sync_reset = "none";
defparam \O[1]~I .oe_async_reset = "none";
defparam \O[1]~I .oe_power_up = "low";
defparam \O[1]~I .oe_register_mode = "none";
defparam \O[1]~I .oe_sync_reset = "none";
defparam \O[1]~I .operation_mode = "output";
defparam \O[1]~I .output_async_reset = "none";
defparam \O[1]~I .output_power_up = "low";
defparam \O[1]~I .output_register_mode = "none";
defparam \O[1]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_H15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \O[0]~I (
	.datain(\inst|inst|inst7|inst1~regout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(O[0]));
// synopsys translate_off
defparam \O[0]~I .input_async_reset = "none";
defparam \O[0]~I .input_power_up = "low";
defparam \O[0]~I .input_register_mode = "none";
defparam \O[0]~I .input_sync_reset = "none";
defparam \O[0]~I .oe_async_reset = "none";
defparam \O[0]~I .oe_power_up = "low";
defparam \O[0]~I .oe_register_mode = "none";
defparam \O[0]~I .oe_sync_reset = "none";
defparam \O[0]~I .operation_mode = "output";
defparam \O[0]~I .output_async_reset = "none";
defparam \O[0]~I .output_power_up = "low";
defparam \O[0]~I .output_register_mode = "none";
defparam \O[0]~I .output_sync_reset = "none";
// synopsys translate_on

endmodule
