begin_unit|revision:0.9.5;language:C;cregit-version:0.0.1
begin_comment
comment|/*-  * Copyright (c) 2001 Matt Thomas.  * Copyright (c) 2001 Tsubai Masanari.  * Copyright (c) 1998, 1999, 2001 Internet Research Institute, Inc.  * All rights reserved.  *  * Redistribution and use in source and binary forms, with or without  * modification, are permitted provided that the following conditions  * are met:  * 1. Redistributions of source code must retain the above copyright  *    notice, this list of conditions and the following disclaimer.  * 2. Redistributions in binary form must reproduce the above copyright  *    notice, this list of conditions and the following disclaimer in the  *    documentation and/or other materials provided with the distribution.  * 3. All advertising materials mentioning features or use of this software  *    must display the following acknowledgement:  *	This product includes software developed by  *	Internet Research Institute, Inc.  * 4. The name of the author may not be used to endorse or promote products  *    derived from this software without specific prior written permission.  *  * THIS SOFTWARE IS PROVIDED BY THE AUTHOR ``AS IS'' AND ANY EXPRESS OR  * IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE IMPLIED WARRANTIES  * OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE ARE DISCLAIMED.  * IN NO EVENT SHALL THE AUTHOR BE LIABLE FOR ANY DIRECT, INDIRECT,  * INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES (INCLUDING, BUT  * NOT LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES; LOSS OF USE,  * DATA, OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER CAUSED AND ON ANY  * THEORY OF LIABILITY, WHETHER IN CONTRACT, STRICT LIABILITY, OR TORT  * (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE USE  * OF THIS SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.  */
end_comment

begin_comment
comment|/*-  * Copyright (C) 2003 Benno Rice.  * All rights reserved.  *  * Redistribution and use in source and binary forms, with or without  * modification, are permitted provided that the following conditions  * are met:  * 1. Redistributions of source code must retain the above copyright  *    notice, this list of conditions and the following disclaimer.  * 2. Redistributions in binary form must reproduce the above copyright  *    notice, this list of conditions and the following disclaimer in the  *    documentation and/or other materials provided with the distribution.  *  * THIS SOFTWARE IS PROVIDED BY Benno Rice ``AS IS'' AND ANY EXPRESS OR  * IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE IMPLIED WARRANTIES  * OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE ARE DISCLAIMED.  * IN NO EVENT SHALL TOOLS GMBH BE LIABLE FOR ANY DIRECT, INDIRECT, INCIDENTAL,  * SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES (INCLUDING, BUT NOT LIMITED TO,  * PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES; LOSS OF USE, DATA, OR PROFITS;  * OR BUSINESS INTERRUPTION) HOWEVER CAUSED AND ON ANY THEORY OF LIABILITY,  * WHETHER IN CONTRACT, STRICT LIABILITY, OR TORT (INCLUDING NEGLIGENCE OR  * OTHERWISE) ARISING IN ANY WAY OUT OF THE USE OF THIS SOFTWARE, EVEN IF  * ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.  *  * from $NetBSD: cpu_subr.c,v 1.1 2003/02/03 17:10:09 matt Exp $  * $FreeBSD$  */
end_comment

begin_include
include|#
directive|include
file|<sys/param.h>
end_include

begin_include
include|#
directive|include
file|<sys/systm.h>
end_include

begin_include
include|#
directive|include
file|<sys/bus.h>
end_include

begin_include
include|#
directive|include
file|<sys/conf.h>
end_include

begin_include
include|#
directive|include
file|<sys/kernel.h>
end_include

begin_include
include|#
directive|include
file|<machine/bus.h>
end_include

begin_include
include|#
directive|include
file|<machine/hid.h>
end_include

begin_include
include|#
directive|include
file|<machine/md_var.h>
end_include

begin_include
include|#
directive|include
file|<machine/spr.h>
end_include

begin_struct
struct|struct
name|cputab
block|{
specifier|const
name|char
modifier|*
name|name
decl_stmt|;
name|uint16_t
name|version
decl_stmt|;
name|uint16_t
name|revfmt
decl_stmt|;
block|}
struct|;
end_struct

begin_define
define|#
directive|define
name|REVFMT_MAJMIN
value|1
end_define

begin_comment
comment|/* %u.%u */
end_comment

begin_define
define|#
directive|define
name|REVFMT_HEX
value|2
end_define

begin_comment
comment|/* 0x%04x */
end_comment

begin_define
define|#
directive|define
name|REVFMT_DEC
value|3
end_define

begin_comment
comment|/* %u */
end_comment

begin_decl_stmt
specifier|static
specifier|const
name|struct
name|cputab
name|models
index|[]
init|=
block|{
block|{
literal|"Motorola PowerPC 601"
block|,
name|MPC601
block|,
name|REVFMT_DEC
block|}
block|,
block|{
literal|"Motorola PowerPC 602"
block|,
name|MPC602
block|,
name|REVFMT_DEC
block|}
block|,
block|{
literal|"Motorola PowerPC 603"
block|,
name|MPC603
block|,
name|REVFMT_MAJMIN
block|}
block|,
block|{
literal|"Motorola PowerPC 603e"
block|,
name|MPC603e
block|,
name|REVFMT_MAJMIN
block|}
block|,
block|{
literal|"Motorola PowerPC 603ev"
block|,
name|MPC603ev
block|,
name|REVFMT_MAJMIN
block|}
block|,
block|{
literal|"Motorola PowerPC 604"
block|,
name|MPC604
block|,
name|REVFMT_MAJMIN
block|}
block|,
block|{
literal|"Motorola PowerPC 604ev"
block|,
name|MPC604ev
block|,
name|REVFMT_MAJMIN
block|}
block|,
block|{
literal|"Motorola PowerPC 620"
block|,
name|MPC620
block|,
name|REVFMT_HEX
block|}
block|,
block|{
literal|"Motorola PowerPC 750"
block|,
name|MPC750
block|,
name|REVFMT_MAJMIN
block|}
block|,
block|{
literal|"IBM PowerPC 750FX"
block|,
name|IBM750FX
block|,
name|REVFMT_MAJMIN
block|}
block|,
block|{
literal|"Motorola PowerPC 7400"
block|,
name|MPC7400
block|,
name|REVFMT_MAJMIN
block|}
block|,
block|{
literal|"Motorola PowerPC 7410"
block|,
name|MPC7410
block|,
name|REVFMT_MAJMIN
block|}
block|,
block|{
literal|"Motorola PowerPC 7450"
block|,
name|MPC7450
block|,
name|REVFMT_MAJMIN
block|}
block|,
block|{
literal|"Motorola PowerPC 7455"
block|,
name|MPC7455
block|,
name|REVFMT_MAJMIN
block|}
block|,
block|{
literal|"Motorola PowerPC 7457"
block|,
name|MPC7457
block|,
name|REVFMT_MAJMIN
block|}
block|,
block|{
literal|"Motorola PowerPC 7447A"
block|,
name|MPC7447A
block|,
name|REVFMT_MAJMIN
block|}
block|,
block|{
literal|"Motorola PowerPC 7448"
block|,
name|MPC7448
block|,
name|REVFMT_MAJMIN
block|}
block|,
block|{
literal|"Motorola PowerPC 8240"
block|,
name|MPC8240
block|,
name|REVFMT_MAJMIN
block|}
block|,
block|{
literal|"Unknown PowerPC CPU"
block|,
literal|0
block|,
name|REVFMT_HEX
block|}
block|}
decl_stmt|;
end_decl_stmt

begin_decl_stmt
specifier|static
name|register_t
name|l2cr_config
init|=
literal|0
decl_stmt|;
end_decl_stmt

begin_function_decl
specifier|static
name|void
name|cpu_print_speed
parameter_list|(
name|void
parameter_list|)
function_decl|;
end_function_decl

begin_function_decl
specifier|static
name|void
name|cpu_config_l2cr
parameter_list|(
name|u_int
parameter_list|,
name|uint16_t
parameter_list|)
function_decl|;
end_function_decl

begin_function
name|void
name|cpu_setup
parameter_list|(
name|u_int
name|cpuid
parameter_list|)
block|{
name|u_int
name|pvr
decl_stmt|,
name|maj
decl_stmt|,
name|min
decl_stmt|,
name|hid0
decl_stmt|;
name|uint16_t
name|vers
decl_stmt|,
name|rev
decl_stmt|,
name|revfmt
decl_stmt|;
specifier|const
name|struct
name|cputab
modifier|*
name|cp
decl_stmt|;
specifier|const
name|char
modifier|*
name|name
decl_stmt|;
name|char
modifier|*
name|bitmask
decl_stmt|;
name|pvr
operator|=
name|mfpvr
argument_list|()
expr_stmt|;
name|vers
operator|=
name|pvr
operator|>>
literal|16
expr_stmt|;
name|rev
operator|=
name|pvr
expr_stmt|;
switch|switch
condition|(
name|vers
condition|)
block|{
case|case
name|MPC7410
case|:
name|min
operator|=
operator|(
name|pvr
operator|>>
literal|0
operator|)
operator|&
literal|0xff
expr_stmt|;
name|maj
operator|=
name|min
operator|<=
literal|4
condition|?
literal|1
else|:
literal|2
expr_stmt|;
break|break;
default|default:
name|maj
operator|=
operator|(
name|pvr
operator|>>
literal|8
operator|)
operator|&
literal|0xf
expr_stmt|;
name|min
operator|=
operator|(
name|pvr
operator|>>
literal|0
operator|)
operator|&
literal|0xf
expr_stmt|;
block|}
for|for
control|(
name|cp
operator|=
name|models
init|;
name|cp
operator|->
name|name
index|[
literal|0
index|]
operator|!=
literal|'\0'
condition|;
name|cp
operator|++
control|)
block|{
if|if
condition|(
name|cp
operator|->
name|version
operator|==
name|vers
condition|)
break|break;
block|}
name|revfmt
operator|=
name|cp
operator|->
name|revfmt
expr_stmt|;
name|name
operator|=
name|cp
operator|->
name|name
expr_stmt|;
if|if
condition|(
name|rev
operator|==
name|MPC750
operator|&&
name|pvr
operator|==
literal|15
condition|)
block|{
name|name
operator|=
literal|"Motorola MPC755"
expr_stmt|;
name|revfmt
operator|=
name|REVFMT_HEX
expr_stmt|;
block|}
name|printf
argument_list|(
literal|"cpu%d: %s revision "
argument_list|,
name|cpuid
argument_list|,
name|name
argument_list|)
expr_stmt|;
switch|switch
condition|(
name|revfmt
condition|)
block|{
case|case
name|REVFMT_MAJMIN
case|:
name|printf
argument_list|(
literal|"%u.%u"
argument_list|,
name|maj
argument_list|,
name|min
argument_list|)
expr_stmt|;
break|break;
case|case
name|REVFMT_HEX
case|:
name|printf
argument_list|(
literal|"0x%04x"
argument_list|,
name|rev
argument_list|)
expr_stmt|;
break|break;
case|case
name|REVFMT_DEC
case|:
name|printf
argument_list|(
literal|"%u"
argument_list|,
name|rev
argument_list|)
expr_stmt|;
break|break;
block|}
name|hid0
operator|=
name|mfspr
argument_list|(
name|SPR_HID0
argument_list|)
expr_stmt|;
comment|/* 	 * Configure power-saving mode. 	 */
switch|switch
condition|(
name|vers
condition|)
block|{
case|case
name|MPC603
case|:
case|case
name|MPC603e
case|:
case|case
name|MPC603ev
case|:
case|case
name|MPC604ev
case|:
case|case
name|MPC750
case|:
case|case
name|IBM750FX
case|:
case|case
name|MPC7400
case|:
case|case
name|MPC7410
case|:
case|case
name|MPC8240
case|:
case|case
name|MPC8245
case|:
comment|/* Select DOZE mode. */
name|hid0
operator|&=
operator|~
operator|(
name|HID0_DOZE
operator||
name|HID0_NAP
operator||
name|HID0_SLEEP
operator|)
expr_stmt|;
name|hid0
operator||=
name|HID0_DOZE
operator||
name|HID0_DPM
expr_stmt|;
ifdef|#
directive|ifdef
name|notyet
name|powersave
operator|=
literal|1
expr_stmt|;
endif|#
directive|endif
break|break;
case|case
name|MPC7448
case|:
case|case
name|MPC7447A
case|:
case|case
name|MPC7457
case|:
case|case
name|MPC7455
case|:
case|case
name|MPC7450
case|:
comment|/* Enable the 7450 branch caches */
name|hid0
operator||=
name|HID0_SGE
operator||
name|HID0_BTIC
expr_stmt|;
name|hid0
operator||=
name|HID0_LRSTK
operator||
name|HID0_FOLD
operator||
name|HID0_BHT
expr_stmt|;
comment|/* Disable BTIC on 7450 Rev 2.0 or earlier and on 7457 */
if|if
condition|(
operator|(
operator|(
name|pvr
operator|>>
literal|16
operator|)
operator|==
name|MPC7450
operator|&&
operator|(
name|pvr
operator|&
literal|0xFFFF
operator|)
operator|<=
literal|0x0200
operator|)
operator|||
operator|(
name|pvr
operator|>>
literal|16
operator|)
operator|==
name|MPC7457
condition|)
name|hid0
operator|&=
operator|~
name|HID0_BTIC
expr_stmt|;
comment|/* Select NAP mode. */
name|hid0
operator|&=
operator|~
operator|(
name|HID0_DOZE
operator||
name|HID0_NAP
operator||
name|HID0_SLEEP
operator|)
expr_stmt|;
name|hid0
operator||=
name|HID0_NAP
operator||
name|HID0_DPM
expr_stmt|;
ifdef|#
directive|ifdef
name|notyet
name|powersave
operator|=
literal|0
expr_stmt|;
comment|/* but don't use it */
endif|#
directive|endif
break|break;
default|default:
comment|/* No power-saving mode is available. */
empty_stmt|;
block|}
switch|switch
condition|(
name|vers
condition|)
block|{
case|case
name|IBM750FX
case|:
case|case
name|MPC750
case|:
name|hid0
operator|&=
operator|~
name|HID0_DBP
expr_stmt|;
comment|/* XXX correct? */
name|hid0
operator||=
name|HID0_EMCP
operator||
name|HID0_BTIC
operator||
name|HID0_SGE
operator||
name|HID0_BHT
expr_stmt|;
break|break;
case|case
name|MPC7400
case|:
case|case
name|MPC7410
case|:
name|hid0
operator|&=
operator|~
name|HID0_SPD
expr_stmt|;
name|hid0
operator||=
name|HID0_EMCP
operator||
name|HID0_BTIC
operator||
name|HID0_SGE
operator||
name|HID0_BHT
expr_stmt|;
name|hid0
operator||=
name|HID0_EIEC
expr_stmt|;
break|break;
block|}
name|mtspr
argument_list|(
name|SPR_HID0
argument_list|,
name|hid0
argument_list|)
expr_stmt|;
switch|switch
condition|(
name|vers
condition|)
block|{
case|case
name|MPC7447A
case|:
case|case
name|MPC7448
case|:
case|case
name|MPC7450
case|:
case|case
name|MPC7455
case|:
case|case
name|MPC7457
case|:
name|bitmask
operator|=
name|HID0_7450_BITMASK
expr_stmt|;
break|break;
default|default:
name|bitmask
operator|=
name|HID0_BITMASK
expr_stmt|;
break|break;
block|}
switch|switch
condition|(
name|vers
condition|)
block|{
case|case
name|MPC750
case|:
case|case
name|IBM750FX
case|:
case|case
name|MPC7400
case|:
case|case
name|MPC7410
case|:
case|case
name|MPC7447A
case|:
case|case
name|MPC7448
case|:
case|case
name|MPC7450
case|:
case|case
name|MPC7455
case|:
case|case
name|MPC7457
case|:
name|cpu_print_speed
argument_list|()
expr_stmt|;
name|printf
argument_list|(
literal|"\n"
argument_list|)
expr_stmt|;
name|cpu_config_l2cr
argument_list|(
name|cpuid
argument_list|,
name|vers
argument_list|)
expr_stmt|;
break|break;
default|default:
name|printf
argument_list|(
literal|"\n"
argument_list|)
expr_stmt|;
break|break;
block|}
name|printf
argument_list|(
literal|"cpu%d: HID0 %b\n"
argument_list|,
name|cpuid
argument_list|,
name|hid0
argument_list|,
name|bitmask
argument_list|)
expr_stmt|;
block|}
end_function

begin_function
name|void
name|cpu_print_speed
parameter_list|(
name|void
parameter_list|)
block|{
name|uint64_t
name|cps
decl_stmt|;
name|mtspr
argument_list|(
name|SPR_MMCR0
argument_list|,
name|SPR_MMCR0_FC
argument_list|)
expr_stmt|;
name|mtspr
argument_list|(
name|SPR_PMC1
argument_list|,
literal|0
argument_list|)
expr_stmt|;
name|mtspr
argument_list|(
name|SPR_MMCR0
argument_list|,
name|SPR_MMCR0_PMC1SEL
argument_list|(
name|PMCN_CYCLES
argument_list|)
argument_list|)
expr_stmt|;
name|DELAY
argument_list|(
literal|100000
argument_list|)
expr_stmt|;
name|cps
operator|=
operator|(
name|mfspr
argument_list|(
name|SPR_PMC1
argument_list|)
operator|*
literal|10
operator|)
operator|+
literal|4999
expr_stmt|;
name|printf
argument_list|(
literal|", %lld.%02lld MHz"
argument_list|,
name|cps
operator|/
literal|1000000
argument_list|,
operator|(
name|cps
operator|/
literal|10000
operator|)
operator|%
literal|100
argument_list|)
expr_stmt|;
block|}
end_function

begin_function
name|void
name|cpu_config_l2cr
parameter_list|(
name|u_int
name|cpuid
parameter_list|,
name|uint16_t
name|vers
parameter_list|)
block|{
name|u_int
name|l2cr
decl_stmt|,
name|x
decl_stmt|,
name|msr
decl_stmt|;
name|l2cr
operator|=
name|mfspr
argument_list|(
name|SPR_L2CR
argument_list|)
expr_stmt|;
comment|/* 	 * For MP systems, the firmware may only configure the L2 cache 	 * on the first CPU.  In this case, assume that the other CPUs 	 * should use the same value for L2CR. 	 */
if|if
condition|(
operator|(
name|l2cr
operator|&
name|L2CR_L2E
operator|)
operator|!=
literal|0
operator|&&
name|l2cr_config
operator|==
literal|0
condition|)
block|{
name|l2cr_config
operator|=
name|l2cr
expr_stmt|;
block|}
comment|/* 	 * Configure L2 cache if not enabled. 	 */
if|if
condition|(
operator|(
name|l2cr
operator|&
name|L2CR_L2E
operator|)
operator|==
literal|0
operator|&&
name|l2cr_config
operator|!=
literal|0
condition|)
block|{
name|l2cr
operator|=
name|l2cr_config
expr_stmt|;
comment|/* Disable interrupts and set the cache config bits. */
name|msr
operator|=
name|mfmsr
argument_list|()
expr_stmt|;
name|mtmsr
argument_list|(
name|msr
operator|&
operator|~
name|PSL_EE
argument_list|)
expr_stmt|;
ifdef|#
directive|ifdef
name|ALTIVEC
if|if
condition|(
name|cpu_altivec
condition|)
asm|__asm __volatile("dssall");
endif|#
directive|endif
asm|__asm __volatile("sync");
name|mtspr
argument_list|(
name|SPR_L2CR
argument_list|,
name|l2cr
operator|&
operator|~
name|L2CR_L2E
argument_list|)
expr_stmt|;
asm|__asm __volatile("sync");
comment|/* Wait for L2 clock to be stable (640 L2 clocks). */
name|DELAY
argument_list|(
literal|100
argument_list|)
expr_stmt|;
comment|/* Invalidate all L2 contents. */
name|mtspr
argument_list|(
name|SPR_L2CR
argument_list|,
name|l2cr
operator||
name|L2CR_L2I
argument_list|)
expr_stmt|;
do|do
block|{
name|x
operator|=
name|mfspr
argument_list|(
name|SPR_L2CR
argument_list|)
expr_stmt|;
block|}
do|while
condition|(
name|x
operator|&
name|L2CR_L2IP
condition|)
do|;
comment|/* Enable L2 cache. */
name|l2cr
operator||=
name|L2CR_L2E
expr_stmt|;
name|mtspr
argument_list|(
name|SPR_L2CR
argument_list|,
name|l2cr
argument_list|)
expr_stmt|;
name|mtmsr
argument_list|(
name|msr
argument_list|)
expr_stmt|;
block|}
if|if
condition|(
operator|!
name|bootverbose
condition|)
return|return;
name|printf
argument_list|(
literal|"cpu%d: "
argument_list|,
name|cpuid
argument_list|)
expr_stmt|;
if|if
condition|(
name|l2cr
operator|&
name|L2CR_L2E
condition|)
block|{
if|if
condition|(
name|vers
operator|==
name|MPC7450
operator|||
name|vers
operator|==
name|MPC7455
operator|||
name|vers
operator|==
name|MPC7457
condition|)
block|{
name|u_int
name|l3cr
decl_stmt|;
name|printf
argument_list|(
literal|"256KB L2 cache"
argument_list|)
expr_stmt|;
name|l3cr
operator|=
name|mfspr
argument_list|(
name|SPR_L3CR
argument_list|)
expr_stmt|;
if|if
condition|(
name|l3cr
operator|&
name|L3CR_L3E
condition|)
name|printf
argument_list|(
literal|", %cMB L3 backside cache"
argument_list|,
name|l3cr
operator|&
name|L3CR_L3SIZ
condition|?
literal|'2'
else|:
literal|'1'
argument_list|)
expr_stmt|;
name|printf
argument_list|(
literal|"\n"
argument_list|)
expr_stmt|;
return|return;
block|}
if|if
condition|(
name|vers
operator|==
name|IBM750FX
condition|)
block|{
name|printf
argument_list|(
literal|"512KB L2 cache\n"
argument_list|)
expr_stmt|;
return|return;
block|}
switch|switch
condition|(
name|l2cr
operator|&
name|L2CR_L2SIZ
condition|)
block|{
case|case
name|L2SIZ_256K
case|:
name|printf
argument_list|(
literal|"256KB"
argument_list|)
expr_stmt|;
break|break;
case|case
name|L2SIZ_512K
case|:
name|printf
argument_list|(
literal|"512KB"
argument_list|)
expr_stmt|;
break|break;
case|case
name|L2SIZ_1M
case|:
name|printf
argument_list|(
literal|"1MB"
argument_list|)
expr_stmt|;
break|break;
default|default:
name|printf
argument_list|(
literal|"unknown size"
argument_list|)
expr_stmt|;
block|}
if|if
condition|(
name|l2cr
operator|&
name|L2CR_L2WT
condition|)
block|{
name|printf
argument_list|(
literal|" write-through"
argument_list|)
expr_stmt|;
block|}
else|else
block|{
name|printf
argument_list|(
literal|" write-back"
argument_list|)
expr_stmt|;
block|}
switch|switch
condition|(
name|l2cr
operator|&
name|L2CR_L2RAM
condition|)
block|{
case|case
name|L2RAM_FLOWTHRU_BURST
case|:
name|printf
argument_list|(
literal|" flow-through synchronous burst SRAM"
argument_list|)
expr_stmt|;
break|break;
case|case
name|L2RAM_PIPELINE_BURST
case|:
name|printf
argument_list|(
literal|" pipelined synchronous burst SRAM"
argument_list|)
expr_stmt|;
break|break;
case|case
name|L2RAM_PIPELINE_LATE
case|:
name|printf
argument_list|(
literal|" pipelined synchronous late-write SRAM"
argument_list|)
expr_stmt|;
break|break;
default|default:
name|printf
argument_list|(
literal|" unknown type"
argument_list|)
expr_stmt|;
block|}
if|if
condition|(
name|l2cr
operator|&
name|L2CR_L2PE
condition|)
name|printf
argument_list|(
literal|" with parity"
argument_list|)
expr_stmt|;
name|printf
argument_list|(
literal|" backside cache"
argument_list|)
expr_stmt|;
block|}
else|else
name|printf
argument_list|(
literal|"L2 cache not enabled"
argument_list|)
expr_stmt|;
name|printf
argument_list|(
literal|"\n"
argument_list|)
expr_stmt|;
block|}
end_function

end_unit

