{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1665649719014 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Timing Analyzer Quartus Prime " "Running Quartus Prime Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Standard Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Standard Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1665649719021 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Oct 13 16:28:38 2022 " "Processing started: Thu Oct 13 16:28:38 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1665649719021 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Timing Analyzer" 0 -1 1665649719021 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta Giraffe_ADC -c Giraffe_ADC " "Command: quartus_sta Giraffe_ADC -c Giraffe_ADC" {  } {  } 0 0 "Command: %1!s!" 0 0 "Timing Analyzer" 0 -1 1665649719021 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "Timing Analyzer" 0 0 1665649719238 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "12 12 " "Parallel compilation is enabled and will use 12 of the 12 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Timing Analyzer" 0 -1 1665649719794 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1665649719860 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1665649719860 ""}
{ "Info" "ISTA_SDC_FOUND" "Giraffe_ADC.out.sdc " "Reading SDC File: 'Giraffe_ADC.out.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Timing Analyzer" 0 -1 1665649720637 ""}
{ "Warning" "WSTA_GENERIC_WARNING" "PLL cross checking found inconsistent PLL clock settings: " "PLL cross checking found inconsistent PLL clock settings:" { { "Warning" "WSTA_GENERIC_WARNING" "Clock: u_my_PLL\|altpll_component\|auto_generated\|pll1\|clk\[0\] was found on node: u_my_PLL\|altpll_component\|auto_generated\|pll1\|clk\[0\] with settings that do not match the following PLL specifications: " "Clock: u_my_PLL\|altpll_component\|auto_generated\|pll1\|clk\[0\] was found on node: u_my_PLL\|altpll_component\|auto_generated\|pll1\|clk\[0\] with settings that do not match the following PLL specifications:" { { "Warning" "WSTA_GENERIC_WARNING" "-multiply_by (expected: 1, found: 1), -divide_by (expected: 1, found: 5000) " "-multiply_by (expected: 1, found: 1), -divide_by (expected: 1, found: 5000)" {  } {  } 0 332056 "%1!s!" 0 0 "Design Software" 0 -1 1665649720661 ""}  } {  } 0 332056 "%1!s!" 0 0 "Design Software" 0 -1 1665649720661 ""}  } {  } 0 332056 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1665649720661 ""}
{ "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_PARENT" "" "The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." { { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "clk_50M (Rise) clk_50M (Rise) setup and hold " "From clk_50M (Rise) to clk_50M (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1665649720662 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "u_my_PLL\|altpll_component\|auto_generated\|pll1\|clk\[0\] (Rise) clk_50M (Rise) setup and hold " "From u_my_PLL\|altpll_component\|auto_generated\|pll1\|clk\[0\] (Rise) to clk_50M (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1665649720662 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "u_my_PLL\|altpll_component\|auto_generated\|pll1\|clk\[0\] (Fall) clk_50M (Rise) setup and hold " "From u_my_PLL\|altpll_component\|auto_generated\|pll1\|clk\[0\] (Fall) to clk_50M (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1665649720662 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "clk_50M (Rise) u_my_PLL\|altpll_component\|auto_generated\|pll1\|clk\[0\] (Rise) setup and hold " "From clk_50M (Rise) to u_my_PLL\|altpll_component\|auto_generated\|pll1\|clk\[0\] (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1665649720662 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "u_my_PLL\|altpll_component\|auto_generated\|pll1\|clk\[0\] (Rise) u_my_PLL\|altpll_component\|auto_generated\|pll1\|clk\[0\] (Rise) setup and hold " "From u_my_PLL\|altpll_component\|auto_generated\|pll1\|clk\[0\] (Rise) to u_my_PLL\|altpll_component\|auto_generated\|pll1\|clk\[0\] (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1665649720662 ""}  } {  } 1 332168 "The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." 0 0 "Timing Analyzer" 0 -1 1665649720662 ""}
{ "Info" "0" "" "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "Timing Analyzer" 0 0 1665649720663 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 85C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 85C Model" 0 0 "Timing Analyzer" 0 0 1665649720677 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup 6.813 " "Worst-case setup slack is 6.813" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1665649720760 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1665649720760 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    6.813               0.000 clk_50M  " "    6.813               0.000 clk_50M " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1665649720760 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    8.065               0.000 u_my_PLL\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "    8.065               0.000 u_my_PLL\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1665649720760 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1665649720760 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.322 " "Worst-case hold slack is 0.322" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1665649720776 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1665649720776 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.322               0.000 clk_50M  " "    0.322               0.000 clk_50M " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1665649720776 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.402               0.000 u_my_PLL\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "    0.402               0.000 u_my_PLL\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1665649720776 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1665649720776 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery 11.354 " "Worst-case recovery slack is 11.354" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1665649720784 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1665649720784 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   11.354               0.000 u_my_PLL\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "   11.354               0.000 u_my_PLL\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1665649720784 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   14.449               0.000 clk_50M  " "   14.449               0.000 clk_50M " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1665649720784 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1665649720784 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 4.104 " "Worst-case removal slack is 4.104" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1665649720793 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1665649720793 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    4.104               0.000 clk_50M  " "    4.104               0.000 clk_50M " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1665649720793 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    6.940               0.000 u_my_PLL\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "    6.940               0.000 u_my_PLL\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1665649720793 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1665649720793 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 9.621 " "Worst-case minimum pulse width slack is 9.621" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1665649720799 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1665649720799 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.621               0.000 clk_50M  " "    9.621               0.000 clk_50M " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1665649720799 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "49999.708               0.000 u_my_PLL\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "49999.708               0.000 u_my_PLL\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1665649720799 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1665649720799 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 0C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 0C Model" 0 0 "Timing Analyzer" 0 0 1665649720942 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Timing Analyzer" 0 -1 1665649720975 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Timing Analyzer" 0 -1 1665649721426 ""}
{ "Warning" "WSTA_GENERIC_WARNING" "PLL cross checking found inconsistent PLL clock settings: " "PLL cross checking found inconsistent PLL clock settings:" { { "Warning" "WSTA_GENERIC_WARNING" "Clock: u_my_PLL\|altpll_component\|auto_generated\|pll1\|clk\[0\] was found on node: u_my_PLL\|altpll_component\|auto_generated\|pll1\|clk\[0\] with settings that do not match the following PLL specifications: " "Clock: u_my_PLL\|altpll_component\|auto_generated\|pll1\|clk\[0\] was found on node: u_my_PLL\|altpll_component\|auto_generated\|pll1\|clk\[0\] with settings that do not match the following PLL specifications:" { { "Warning" "WSTA_GENERIC_WARNING" "-multiply_by (expected: 1, found: 1), -divide_by (expected: 1, found: 5000) " "-multiply_by (expected: 1, found: 1), -divide_by (expected: 1, found: 5000)" {  } {  } 0 332056 "%1!s!" 0 0 "Design Software" 0 -1 1665649721637 ""}  } {  } 0 332056 "%1!s!" 0 0 "Design Software" 0 -1 1665649721637 ""}  } {  } 0 332056 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1665649721637 ""}
{ "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_PARENT" "" "The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." { { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "clk_50M (Rise) clk_50M (Rise) setup and hold " "From clk_50M (Rise) to clk_50M (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1665649721637 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "u_my_PLL\|altpll_component\|auto_generated\|pll1\|clk\[0\] (Rise) clk_50M (Rise) setup and hold " "From u_my_PLL\|altpll_component\|auto_generated\|pll1\|clk\[0\] (Rise) to clk_50M (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1665649721637 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "u_my_PLL\|altpll_component\|auto_generated\|pll1\|clk\[0\] (Fall) clk_50M (Rise) setup and hold " "From u_my_PLL\|altpll_component\|auto_generated\|pll1\|clk\[0\] (Fall) to clk_50M (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1665649721637 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "clk_50M (Rise) u_my_PLL\|altpll_component\|auto_generated\|pll1\|clk\[0\] (Rise) setup and hold " "From clk_50M (Rise) to u_my_PLL\|altpll_component\|auto_generated\|pll1\|clk\[0\] (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1665649721637 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "u_my_PLL\|altpll_component\|auto_generated\|pll1\|clk\[0\] (Rise) u_my_PLL\|altpll_component\|auto_generated\|pll1\|clk\[0\] (Rise) setup and hold " "From u_my_PLL\|altpll_component\|auto_generated\|pll1\|clk\[0\] (Rise) to u_my_PLL\|altpll_component\|auto_generated\|pll1\|clk\[0\] (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1665649721637 ""}  } {  } 1 332168 "The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." 0 0 "Timing Analyzer" 0 -1 1665649721637 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup 8.004 " "Worst-case setup slack is 8.004" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1665649721744 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1665649721744 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    8.004               0.000 clk_50M  " "    8.004               0.000 clk_50M " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1665649721744 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.184               0.000 u_my_PLL\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "    9.184               0.000 u_my_PLL\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1665649721744 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1665649721744 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.330 " "Worst-case hold slack is 0.330" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1665649721765 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1665649721765 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.330               0.000 clk_50M  " "    0.330               0.000 clk_50M " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1665649721765 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.354               0.000 u_my_PLL\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "    0.354               0.000 u_my_PLL\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1665649721765 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1665649721765 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery 12.248 " "Worst-case recovery slack is 12.248" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1665649721778 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1665649721778 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   12.248               0.000 u_my_PLL\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "   12.248               0.000 u_my_PLL\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1665649721778 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   14.952               0.000 clk_50M  " "   14.952               0.000 clk_50M " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1665649721778 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1665649721778 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 3.866 " "Worst-case removal slack is 3.866" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1665649721791 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1665649721791 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    3.866               0.000 clk_50M  " "    3.866               0.000 clk_50M " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1665649721791 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    6.336               0.000 u_my_PLL\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "    6.336               0.000 u_my_PLL\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1665649721791 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1665649721791 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 9.644 " "Worst-case minimum pulse width slack is 9.644" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1665649721797 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1665649721797 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.644               0.000 clk_50M  " "    9.644               0.000 clk_50M " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1665649721797 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "49999.709               0.000 u_my_PLL\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "49999.709               0.000 u_my_PLL\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1665649721797 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1665649721797 ""}
{ "Info" "0" "" "Analyzing Fast 1200mV 0C Model" {  } {  } 0 0 "Analyzing Fast 1200mV 0C Model" 0 0 "Timing Analyzer" 0 0 1665649721959 ""}
{ "Warning" "WSTA_GENERIC_WARNING" "PLL cross checking found inconsistent PLL clock settings: " "PLL cross checking found inconsistent PLL clock settings:" { { "Warning" "WSTA_GENERIC_WARNING" "Clock: u_my_PLL\|altpll_component\|auto_generated\|pll1\|clk\[0\] was found on node: u_my_PLL\|altpll_component\|auto_generated\|pll1\|clk\[0\] with settings that do not match the following PLL specifications: " "Clock: u_my_PLL\|altpll_component\|auto_generated\|pll1\|clk\[0\] was found on node: u_my_PLL\|altpll_component\|auto_generated\|pll1\|clk\[0\] with settings that do not match the following PLL specifications:" { { "Warning" "WSTA_GENERIC_WARNING" "-multiply_by (expected: 1, found: 1), -divide_by (expected: 1, found: 5000) " "-multiply_by (expected: 1, found: 1), -divide_by (expected: 1, found: 5000)" {  } {  } 0 332056 "%1!s!" 0 0 "Design Software" 0 -1 1665649722135 ""}  } {  } 0 332056 "%1!s!" 0 0 "Design Software" 0 -1 1665649722135 ""}  } {  } 0 332056 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1665649722135 ""}
{ "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_PARENT" "" "The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." { { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "clk_50M (Rise) clk_50M (Rise) setup and hold " "From clk_50M (Rise) to clk_50M (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1665649722135 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "u_my_PLL\|altpll_component\|auto_generated\|pll1\|clk\[0\] (Rise) clk_50M (Rise) setup and hold " "From u_my_PLL\|altpll_component\|auto_generated\|pll1\|clk\[0\] (Rise) to clk_50M (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1665649722135 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "u_my_PLL\|altpll_component\|auto_generated\|pll1\|clk\[0\] (Fall) clk_50M (Rise) setup and hold " "From u_my_PLL\|altpll_component\|auto_generated\|pll1\|clk\[0\] (Fall) to clk_50M (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1665649722135 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "clk_50M (Rise) u_my_PLL\|altpll_component\|auto_generated\|pll1\|clk\[0\] (Rise) setup and hold " "From clk_50M (Rise) to u_my_PLL\|altpll_component\|auto_generated\|pll1\|clk\[0\] (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1665649722135 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "u_my_PLL\|altpll_component\|auto_generated\|pll1\|clk\[0\] (Rise) u_my_PLL\|altpll_component\|auto_generated\|pll1\|clk\[0\] (Rise) setup and hold " "From u_my_PLL\|altpll_component\|auto_generated\|pll1\|clk\[0\] (Rise) to u_my_PLL\|altpll_component\|auto_generated\|pll1\|clk\[0\] (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1665649722135 ""}  } {  } 1 332168 "The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." 0 0 "Timing Analyzer" 0 -1 1665649722135 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup 11.574 " "Worst-case setup slack is 11.574" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1665649722205 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1665649722205 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   11.574               0.000 clk_50M  " "   11.574               0.000 clk_50M " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1665649722205 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   12.782               0.000 u_my_PLL\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "   12.782               0.000 u_my_PLL\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1665649722205 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1665649722205 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.124 " "Worst-case hold slack is 0.124" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1665649722228 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1665649722228 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.124               0.000 clk_50M  " "    0.124               0.000 clk_50M " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1665649722228 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.181               0.000 u_my_PLL\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "    0.181               0.000 u_my_PLL\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1665649722228 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1665649722228 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery 14.068 " "Worst-case recovery slack is 14.068" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1665649722241 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1665649722241 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   14.068               0.000 u_my_PLL\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "   14.068               0.000 u_my_PLL\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1665649722241 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   15.778               0.000 clk_50M  " "   15.778               0.000 clk_50M " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1665649722241 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1665649722241 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 2.959 " "Worst-case removal slack is 2.959" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1665649722253 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1665649722253 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.959               0.000 clk_50M  " "    2.959               0.000 clk_50M " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1665649722253 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    4.528               0.000 u_my_PLL\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "    4.528               0.000 u_my_PLL\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1665649722253 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1665649722253 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 9.371 " "Worst-case minimum pulse width slack is 9.371" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1665649722263 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1665649722263 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.371               0.000 clk_50M  " "    9.371               0.000 clk_50M " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1665649722263 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "49999.780               0.000 u_my_PLL\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "49999.780               0.000 u_my_PLL\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1665649722263 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1665649722263 ""}
{ "Info" "ISTA_UCP_CONSTRAINED" "setup " "Design is fully constrained for setup requirements" {  } {  } 0 332101 "Design is fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1665649723021 ""}
{ "Info" "ISTA_UCP_CONSTRAINED" "hold " "Design is fully constrained for hold requirements" {  } {  } 0 332101 "Design is fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1665649723021 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Timing Analyzer 0 s 27 s Quartus Prime " "Quartus Prime Timing Analyzer was successful. 0 errors, 27 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4947 " "Peak virtual memory: 4947 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1665649723167 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Oct 13 16:28:43 2022 " "Processing ended: Thu Oct 13 16:28:43 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1665649723167 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:05 " "Elapsed time: 00:00:05" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1665649723167 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:05 " "Total CPU time (on all processors): 00:00:05" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1665649723167 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Timing Analyzer" 0 -1 1665649723167 ""}
