{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1550889324444 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.0 Build 156 04/24/2013 SJ Full Version " "Version 13.0.0 Build 156 04/24/2013 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1550889324445 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat Feb 23 10:35:24 2019 " "Processing started: Sat Feb 23 10:35:24 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1550889324445 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1550889324445 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off eth -c eth " "Command: quartus_map --read_settings_files=on --write_settings_files=off eth -c eth" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1550889324445 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS_MORE_LOGICAL" "6 6 12 " "Parallel Compilation has detected 12 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 6 of the 6 physical processors detected instead." {  } {  } 0 11104 "Parallel Compilation has detected %3!i! hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use %1!i! of the %2!i! physical processors detected instead." 0 0 "Quartus II" 0 -1 1550889324718 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "ip_proto_test.v(74) " "Verilog HDL information at ip_proto_test.v(74): always construct contains both blocking and non-blocking assignments" {  } { { "../rtl/ip_proto_test.v" "" { Text "L:/FPWG_WORK/FPGA_100ETH/rtl/ip_proto_test.v" 74 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Quartus II" 0 -1 1550889324758 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/fpwg_work/fpga_100eth/rtl/ip_proto_test.v 1 1 " "Found 1 design units, including 1 entities, in source file /fpwg_work/fpga_100eth/rtl/ip_proto_test.v" { { "Info" "ISGN_ENTITY_NAME" "1 ip_proto_test " "Found entity 1: ip_proto_test" {  } { { "../rtl/ip_proto_test.v" "" { Text "L:/FPWG_WORK/FPGA_100ETH/rtl/ip_proto_test.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1550889324760 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1550889324760 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/fpwg_work/fpga_100eth/rtl/ip_protocol.v 1 1 " "Found 1 design units, including 1 entities, in source file /fpwg_work/fpga_100eth/rtl/ip_protocol.v" { { "Info" "ISGN_ENTITY_NAME" "1 ip_protocol " "Found entity 1: ip_protocol" {  } { { "../rtl/ip_protocol.v" "" { Text "L:/FPWG_WORK/FPGA_100ETH/rtl/ip_protocol.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1550889324763 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1550889324763 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/fpwg_work/fpga_100eth/rtl/crc32_d4.v 1 1 " "Found 1 design units, including 1 entities, in source file /fpwg_work/fpga_100eth/rtl/crc32_d4.v" { { "Info" "ISGN_ENTITY_NAME" "1 crc32_d4 " "Found entity 1: crc32_d4" {  } { { "../rtl/crc32_d4.v" "" { Text "L:/FPWG_WORK/FPGA_100ETH/rtl/crc32_d4.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1550889324766 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1550889324766 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/fpwg_work/fpga_100eth/rtl/eth_mac.v 1 1 " "Found 1 design units, including 1 entities, in source file /fpwg_work/fpga_100eth/rtl/eth_mac.v" { { "Info" "ISGN_ENTITY_NAME" "1 eth_mac " "Found entity 1: eth_mac" {  } { { "../rtl/eth_mac.v" "" { Text "L:/FPWG_WORK/FPGA_100ETH/rtl/eth_mac.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1550889324769 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1550889324769 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "eth.v(89) " "Verilog HDL information at eth.v(89): always construct contains both blocking and non-blocking assignments" {  } { { "../rtl/eth.v" "" { Text "L:/FPWG_WORK/FPGA_100ETH/rtl/eth.v" 89 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Quartus II" 0 -1 1550889324772 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/fpwg_work/fpga_100eth/rtl/eth.v 1 1 " "Found 1 design units, including 1 entities, in source file /fpwg_work/fpga_100eth/rtl/eth.v" { { "Info" "ISGN_ENTITY_NAME" "1 eth " "Found entity 1: eth" {  } { { "../rtl/eth.v" "" { Text "L:/FPWG_WORK/FPGA_100ETH/rtl/eth.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1550889324772 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1550889324772 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/fpwg_work/fpga_100eth/tb/eth_mac_tb.v 1 1 " "Found 1 design units, including 1 entities, in source file /fpwg_work/fpga_100eth/tb/eth_mac_tb.v" { { "Info" "ISGN_ENTITY_NAME" "1 eth_mac_tb " "Found entity 1: eth_mac_tb" {  } { { "../tb/eth_mac_tb.v" "" { Text "L:/FPWG_WORK/FPGA_100ETH/tb/eth_mac_tb.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1550889324775 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1550889324775 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/fpwg_work/fpga_100eth/tb/eth_tb.v 1 1 " "Found 1 design units, including 1 entities, in source file /fpwg_work/fpga_100eth/tb/eth_tb.v" { { "Info" "ISGN_ENTITY_NAME" "1 eth_tb " "Found entity 1: eth_tb" {  } { { "../tb/eth_tb.v" "" { Text "L:/FPWG_WORK/FPGA_100ETH/tb/eth_tb.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1550889324778 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1550889324778 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/fpwg_work/fpga_100eth/rtl/check_sum.v 1 1 " "Found 1 design units, including 1 entities, in source file /fpwg_work/fpga_100eth/rtl/check_sum.v" { { "Info" "ISGN_ENTITY_NAME" "1 check_sum " "Found entity 1: check_sum" {  } { { "../rtl/check_sum.v" "" { Text "L:/FPWG_WORK/FPGA_100ETH/rtl/check_sum.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1550889324781 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1550889324781 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/fpwg_work/fpga_100eth/tb/check_sum_tb.v 1 1 " "Found 1 design units, including 1 entities, in source file /fpwg_work/fpga_100eth/tb/check_sum_tb.v" { { "Info" "ISGN_ENTITY_NAME" "1 check_sum_tb " "Found entity 1: check_sum_tb" {  } { { "../tb/check_sum_tb.v" "" { Text "L:/FPWG_WORK/FPGA_100ETH/tb/check_sum_tb.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1550889324784 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1550889324784 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/fpwg_work/fpga_100eth/tb/ip_protocol_tb.v 1 1 " "Found 1 design units, including 1 entities, in source file /fpwg_work/fpga_100eth/tb/ip_protocol_tb.v" { { "Info" "ISGN_ENTITY_NAME" "1 ip_protocol_tb " "Found entity 1: ip_protocol_tb" {  } { { "../tb/ip_protocol_tb.v" "" { Text "L:/FPWG_WORK/FPGA_100ETH/tb/ip_protocol_tb.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1550889324788 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1550889324788 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/fpwg_work/fpga_100eth/tb/ip_proto_test_tb.v 1 1 " "Found 1 design units, including 1 entities, in source file /fpwg_work/fpga_100eth/tb/ip_proto_test_tb.v" { { "Info" "ISGN_ENTITY_NAME" "1 ip_proto_test_tb " "Found entity 1: ip_proto_test_tb" {  } { { "../tb/ip_proto_test_tb.v" "" { Text "L:/FPWG_WORK/FPGA_100ETH/tb/ip_proto_test_tb.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1550889324791 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1550889324791 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "tx_go ip_proto_test.v(50) " "Verilog HDL Implicit Net warning at ip_proto_test.v(50): created implicit net for \"tx_go\"" {  } { { "../rtl/ip_proto_test.v" "" { Text "L:/FPWG_WORK/FPGA_100ETH/rtl/ip_proto_test.v" 50 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1550889324791 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "tx_go eth.v(64) " "Verilog HDL Implicit Net warning at eth.v(64): created implicit net for \"tx_go\"" {  } { { "../rtl/eth.v" "" { Text "L:/FPWG_WORK/FPGA_100ETH/rtl/eth.v" 64 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1550889324791 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "ip_proto_test " "Elaborating entity \"ip_proto_test\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1550889324820 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "crc_result ip_proto_test.v(36) " "Verilog HDL or VHDL warning at ip_proto_test.v(36): object \"crc_result\" assigned a value but never read" {  } { { "../rtl/ip_proto_test.v" "" { Text "L:/FPWG_WORK/FPGA_100ETH/rtl/ip_proto_test.v" 36 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1550889324820 "|ip_proto_test"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ip_protocol ip_protocol:ui " "Elaborating entity \"ip_protocol\" for hierarchy \"ip_protocol:ui\"" {  } { { "../rtl/ip_proto_test.v" "ui" { Text "L:/FPWG_WORK/FPGA_100ETH/rtl/ip_proto_test.v" 63 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1550889324846 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 ip_protocol.v(45) " "Verilog HDL assignment warning at ip_protocol.v(45): truncated value with size 32 to match size of target (16)" {  } { { "../rtl/ip_protocol.v" "" { Text "L:/FPWG_WORK/FPGA_100ETH/rtl/ip_protocol.v" 45 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1550889324847 "|ip_proto_test|ip_protocol:ui"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 ip_protocol.v(49) " "Verilog HDL assignment warning at ip_protocol.v(49): truncated value with size 32 to match size of target (16)" {  } { { "../rtl/ip_protocol.v" "" { Text "L:/FPWG_WORK/FPGA_100ETH/rtl/ip_protocol.v" 49 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1550889324847 "|ip_proto_test|ip_protocol:ui"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "5 4 ip_protocol.v(171) " "Verilog HDL assignment warning at ip_protocol.v(171): truncated value with size 5 to match size of target (4)" {  } { { "../rtl/ip_protocol.v" "" { Text "L:/FPWG_WORK/FPGA_100ETH/rtl/ip_protocol.v" 171 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1550889324847 "|ip_proto_test|ip_protocol:ui"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "crc32_d4 ip_protocol:ui\|crc32_d4:crc_u1 " "Elaborating entity \"crc32_d4\" for hierarchy \"ip_protocol:ui\|crc32_d4:crc_u1\"" {  } { { "../rtl/ip_protocol.v" "crc_u1" { Text "L:/FPWG_WORK/FPGA_100ETH/rtl/ip_protocol.v" 66 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1550889324848 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "eth_mac ip_protocol:ui\|eth_mac:u0 " "Elaborating entity \"eth_mac\" for hierarchy \"ip_protocol:ui\|eth_mac:u0\"" {  } { { "../rtl/ip_protocol.v" "u0" { Text "L:/FPWG_WORK/FPGA_100ETH/rtl/ip_protocol.v" 90 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1550889324851 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "r_data_len eth_mac.v(43) " "Verilog HDL or VHDL warning at eth_mac.v(43): object \"r_data_len\" assigned a value but never read" {  } { { "../rtl/eth_mac.v" "" { Text "L:/FPWG_WORK/FPGA_100ETH/rtl/eth_mac.v" 43 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1550889324852 "|ip_proto_test|ip_protocol:ui|eth_mac:u0"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "mii_tx_er eth_mac.v(38) " "Output port \"mii_tx_er\" at eth_mac.v(38) has no driver" {  } { { "../rtl/eth_mac.v" "" { Text "L:/FPWG_WORK/FPGA_100ETH/rtl/eth_mac.v" 38 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1550889324852 "|ip_proto_test|ip_protocol:ui|eth_mac:u0"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "check_sum ip_protocol:ui\|check_sum:cksum_u7 " "Elaborating entity \"check_sum\" for hierarchy \"ip_protocol:ui\|check_sum:cksum_u7\"" {  } { { "../rtl/ip_protocol.v" "cksum_u7" { Text "L:/FPWG_WORK/FPGA_100ETH/rtl/ip_protocol.v" 190 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1550889324854 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "3 " "3 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Quartus II" 0 -1 1550889325331 ""}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "../rtl/crc32_d4.v" "" { Text "L:/FPWG_WORK/FPGA_100ETH/rtl/crc32_d4.v" 61 -1 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "Quartus II" 0 -1 1550889325348 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "Quartus II" 0 -1 1550889325348 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "mii_tx_er GND " "Pin \"mii_tx_er\" is stuck at GND" {  } { { "../rtl/ip_proto_test.v" "" { Text "L:/FPWG_WORK/FPGA_100ETH/rtl/ip_proto_test.v" 23 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1550889325510 "|ip_proto_test|mii_tx_er"} { "Warning" "WMLS_MLS_STUCK_PIN" "phy_rst_n VCC " "Pin \"phy_rst_n\" is stuck at VCC" {  } { { "../rtl/ip_proto_test.v" "" { Text "L:/FPWG_WORK/FPGA_100ETH/rtl/ip_proto_test.v" 25 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1550889325510 "|ip_proto_test|phy_rst_n"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Quartus II" 0 -1 1550889325510 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Quartus II" 0 -1 1550889325600 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "L:/FPWG_WORK/FPGA_100ETH/proj/output_files/eth.map.smsg " "Generated suppressed messages file L:/FPWG_WORK/FPGA_100ETH/proj/output_files/eth.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Quartus II" 0 -1 1550889326409 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1550889326512 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1550889326512 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "7 " "Design contains 7 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "mii_rx_clk " "No output dependent on input pin \"mii_rx_clk\"" {  } { { "../rtl/ip_proto_test.v" "" { Text "L:/FPWG_WORK/FPGA_100ETH/rtl/ip_proto_test.v" 27 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1550889326577 "|ip_proto_test|mii_rx_clk"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "mii_rx_dv " "No output dependent on input pin \"mii_rx_dv\"" {  } { { "../rtl/ip_proto_test.v" "" { Text "L:/FPWG_WORK/FPGA_100ETH/rtl/ip_proto_test.v" 28 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1550889326577 "|ip_proto_test|mii_rx_dv"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "mii_rx_er " "No output dependent on input pin \"mii_rx_er\"" {  } { { "../rtl/ip_proto_test.v" "" { Text "L:/FPWG_WORK/FPGA_100ETH/rtl/ip_proto_test.v" 29 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1550889326577 "|ip_proto_test|mii_rx_er"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "mii_rx_da\[0\] " "No output dependent on input pin \"mii_rx_da\[0\]\"" {  } { { "../rtl/ip_proto_test.v" "" { Text "L:/FPWG_WORK/FPGA_100ETH/rtl/ip_proto_test.v" 30 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1550889326577 "|ip_proto_test|mii_rx_da[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "mii_rx_da\[1\] " "No output dependent on input pin \"mii_rx_da\[1\]\"" {  } { { "../rtl/ip_proto_test.v" "" { Text "L:/FPWG_WORK/FPGA_100ETH/rtl/ip_proto_test.v" 30 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1550889326577 "|ip_proto_test|mii_rx_da[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "mii_rx_da\[2\] " "No output dependent on input pin \"mii_rx_da\[2\]\"" {  } { { "../rtl/ip_proto_test.v" "" { Text "L:/FPWG_WORK/FPGA_100ETH/rtl/ip_proto_test.v" 30 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1550889326577 "|ip_proto_test|mii_rx_da[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "mii_rx_da\[3\] " "No output dependent on input pin \"mii_rx_da\[3\]\"" {  } { { "../rtl/ip_proto_test.v" "" { Text "L:/FPWG_WORK/FPGA_100ETH/rtl/ip_proto_test.v" 30 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1550889326577 "|ip_proto_test|mii_rx_da[3]"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Quartus II" 0 -1 1550889326577 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "313 " "Implemented 313 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "9 " "Implemented 9 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1550889326578 ""} { "Info" "ICUT_CUT_TM_OPINS" "7 " "Implemented 7 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1550889326578 ""} { "Info" "ICUT_CUT_TM_LCELLS" "297 " "Implemented 297 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1550889326578 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1550889326578 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 20 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 20 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4640 " "Peak virtual memory: 4640 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1550889326616 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sat Feb 23 10:35:26 2019 " "Processing ended: Sat Feb 23 10:35:26 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1550889326616 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1550889326616 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1550889326616 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1550889326616 ""}
