// Seed: 3698114643
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4
);
  inout wire id_4;
  input wire id_3;
  output wire id_2;
  input wire id_1;
  uwire id_5 = 1;
endmodule
module module_1 (
    output tri id_0,
    output tri id_1,
    input tri0 id_2,
    output uwire id_3,
    output uwire id_4,
    input wire id_5,
    output supply1 id_6,
    input supply1 id_7,
    output tri1 id_8,
    input tri0 id_9
);
  logic [7:0] id_11;
  assign id_11[1] = id_9;
  tri0 id_12 = 1;
  module_0(
      id_12, id_12, id_12, id_12
  );
endmodule
