# FPGA/ASIC Toolchain Files
*.bit          # Xilinx bitstream
*.bin          # Binary files
*.mcs          # Memory configuration files
*.prj          # Project files
*.xise         # Xilinx ISE project
*.qpf          # Quartus project
*.qsf
*.qsys
*.sof
*.rpt          # Report files
*.sdc          # Synopsys Design Constraints
*.twr          # Timing report
*.vcd          # Simulation waveform dump
*.wdb          # Xilinx simulation database
*.ucf          # User constraints (old Xilinx)
*.xdc          # Xilinx Design Constraints

# Simulation/Output Directories
sim_build/     # Icarus/ModelSim build artifacts
vivado/        # Xilinx Vivado auto-generated files
questa/        # QuestaSim logs
__pycache__/   # Python cache (if using cocotb)

# Tool-Specific Files
.DS_Store      # macOS metadata
*.bak          # Backup files
*.log          # Tool logs
*.jou          # Vivado journal files
*.str          # Vivado strategy files
*.ipc          # Quartus incremental compilation

# Third-Party Tools
modelsim.ini   # ModelSim configuration
