Copyright 1986-1999, 2001-2013 Xilinx, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------
| Tool Version     : Vivado v.2013.4 (win64) Build 353583 Mon Dec  9 17:49:19 MST 2013
| Date             : Tue May 26 11:31:27 2015
| Host             : pc-PC running 64-bit Service Pack 1  (build 7601)
| Command          : report_power -file system_wrapper_power_routed.rpt -pb system_wrapper_power_summary_routed.pb
| Design           : system_wrapper
| Device           : xc7z010clg400-1
| Design State     : Routed
| Grade            : commercial
| Process          : typical
| Characterization : Production
---------------------------------------------------------------------------------------------------------------------------

Power Report

Table of Contents
-----------------
1. Summary
1.1 On-Chip Components
1.2 Power Supply Summary
1.3 Confidence Level
2. Settings
2.1 Environment
2.2 Clock Constraints
3. Detailed Reports
3.1 By Hierarchy

1. Summary
----------

+--------------------------+-------+
| Total On-Chip Power (W)  | 1.430 |
| Dynamic (W)              | 1.307 |
| Device Static (W)        | 0.123 |
| Total Off-Chip Power (W) | 0.121 |
| Effective TJA (C/W)      | 11.5  |
| Max Ambient (C)          | 68.5  |
| Junction Temperature (C) | 41.5  |
| Confidence Level         | Low   |
| Setting File             | ---   |
| Simulation Activity File | ---   |
| Design Nets Matched      | NA    |
+--------------------------+-------+


1.1 On-Chip Components
----------------------

+-------------------------+-----------+----------+-----------+-----------------+
| On-Chip                 | Power (W) | Used     | Available | Utilization (%) |
+-------------------------+-----------+----------+-----------+-----------------+
| Clocks                  |     0.010 |        2 |       --- |             --- |
| Slice Logic             |     0.002 |     4227 |       --- |             --- |
|   LUT as Logic          |     0.002 |     1724 |     17600 |            9.79 |
|   Register              |    <0.001 |     1729 |     35200 |            4.91 |
|   CARRY4                |    <0.001 |       42 |      4400 |            0.95 |
|   LUT as Shift Register |    <0.001 |      124 |      6000 |            2.06 |
|   F7/F8 Muxes           |    <0.001 |        1 |     17600 |           <0.01 |
|   Others                |     0.000 |      167 |       --- |             --- |
| Signals                 |     0.002 |     3062 |       --- |             --- |
| Block RAM               |    <0.001 |        2 |        60 |            3.33 |
| I/O                     |    <0.001 |       12 |       100 |           12.00 |
| PS7                     |     1.293 |        1 |       --- |             --- |
| Static Power            |     0.123 |          |           |                 |
| Total                   |     1.430 |          |           |                 |
+-------------------------+-----------+----------+-----------+-----------------+


1.2 Power Supply Summary
------------------------

+-----------+-------------+-----------+-------------+------------+
| Source    | Voltage (V) | Total (A) | Dynamic (A) | Static (A) |
+-----------+-------------+-----------+-------------+------------+
| Vccint    |       1.000 |     0.021 |       0.014 |      0.006 |
| Vccaux    |       1.800 |     0.012 |       0.000 |      0.012 |
| Vcco33    |       3.300 |     0.001 |       0.000 |      0.001 |
| Vcco25    |       2.500 |     0.000 |       0.000 |      0.000 |
| Vcco18    |       1.800 |     0.000 |       0.000 |      0.000 |
| Vcco15    |       1.500 |     0.000 |       0.000 |      0.000 |
| Vcco135   |       1.350 |     0.000 |       0.000 |      0.000 |
| Vcco12    |       1.200 |     0.000 |       0.000 |      0.000 |
| Vccaux_io |       1.800 |     0.000 |       0.000 |      0.000 |
| Vccbram   |       1.000 |     0.000 |       0.000 |      0.000 |
| MGTAVcc   |       1.000 |     0.000 |       0.000 |      0.000 |
| MGTAVtt   |       1.200 |     0.000 |       0.000 |      0.000 |
| MGTVccaux |       1.800 |     0.000 |       0.000 |      0.000 |
| Vccpint   |       1.000 |     0.409 |       0.381 |      0.027 |
| Vccpaux   |       1.800 |     0.044 |       0.033 |      0.010 |
| Vccpll    |       1.800 |     0.119 |       0.116 |      0.003 |
| Vcco_ddr  |       1.500 |     0.511 |       0.509 |      0.002 |
| Vcco_mio0 |       1.800 |     0.000 |       0.000 |      0.000 |
| Vcco_mio1 |       1.800 |     0.001 |       0.000 |      0.001 |
| Vccadc    |       1.800 |     0.020 |       0.000 |      0.020 |
+-----------+-------------+-----------+-------------+------------+


1.3 Confidence Level
--------------------

+-----------------------------+------------+--------------------------------------------------------+------------------------------------------------------------------------------------------------------------+
| User Input Data             | Confidence | Details                                                | Action                                                                                                     |
+-----------------------------+------------+--------------------------------------------------------+------------------------------------------------------------------------------------------------------------+
| Design implementation state | High       | Design is completely routed                            |                                                                                                            |
| Clock nodes activity        | High       | User specified more than 95% of clocks                 |                                                                                                            |
| I/O nodes activity          | Low        | More than 75% of inputs are missing user specification | Provide missing input activity with simulation results or by editing the "By Resource Type -> I/Os" view   |
| Internal nodes activity     | Medium     | User specified less than 25% of internal nodes         | Provide missing internal nodes activity with simulation results or by editing the "By Resource Type" views |
| Device models               | High       | Device models are Production                           |                                                                                                            |
|                             |            |                                                        |                                                                                                            |
| Overall confidence level    | Low        |                                                        |                                                                                                            |
+-----------------------------+------------+--------------------------------------------------------+------------------------------------------------------------------------------------------------------------+


2. Settings
-----------

2.1 Environment
---------------

+-----------------------+------------------------+
| Ambient Temp (C)      | 25.0                   |
| ThetaJA (C/W)         | 11.5                   |
| Airflow (LFM)         | 250                    |
| Heat Sink             | none                   |
| ThetaSA (C/W)         | 0.0                    |
| Board Selection       | medium (10"x10")       |
| # of Board Layers     | 8to11 (8 to 11 Layers) |
| Board Temperature (C) | 25.0                   |
+-----------------------+------------------------+


2.2 Clock Constraints
---------------------

+---------------------------------------------------------+---------------------------------------------------------+-----------------+
| Clock                                                   | Domain                                                  | Constraint (ns) |
+---------------------------------------------------------+---------------------------------------------------------+-----------------+
| system_i/processing_system7_0/U0/FCLK_CLK0              | system_i/processing_system7_0/U0/FCLK_CLK0              |            10.0 |
| system_i/processing_system7_0/U0/FCLK_CLK_unbuffered[0] | system_i/processing_system7_0/U0/FCLK_CLK_unbuffered[0] |            10.0 |
+---------------------------------------------------------+---------------------------------------------------------+-----------------+


3. Detailed Reports
-------------------

3.1 By Hierarchy
----------------

+-------------------------------------+-----------+
| Name                                | Power (W) |
+-------------------------------------+-----------+
| system_wrapper                      |     1.307 |
|   system_i                          |     1.307 |
|     axi_bram_ctrl_0                 |     0.001 |
|     axi_bram_ctrl_0_bram            |    <0.001 |
|     btns_4bit                       |    <0.001 |
|       U0                            |    <0.001 |
|     led_ip                          |     0.001 |
|     processing_system7_0            |     1.293 |
|       U0                            |     1.293 |
|     processing_system7_0_axi_periph |     0.010 |
|       m00_couplers/auto_pc          |     0.003 |
|       m01_couplers/auto_pc          |     0.003 |
|       m02_couplers/auto_pc          |     0.003 |
|       s00_couplers/auto_pc          |     0.000 |
|       xbar                          |     0.001 |
|     rst_processing_system7_0_100M   |    <0.001 |
|       U0                            |    <0.001 |
|     sw_4bit                         |    <0.001 |
|       U0                            |    <0.001 |
+-------------------------------------+-----------+


