; BTOR description generated by Yosys 0.32+74 (git sha1 316e2bdcb, gcc 12.3.0 -fPIC -Os) for module full_adder.
1 sort bitvec 1
2 input 1 i_bit1 ; full_adder.v:10.11-10.17
3 input 1 i_bit2 ; full_adder.v:11.11-11.17
4 input 1 i_cin ; full_adder.v:12.11-12.16
5 xor 1 2 3
6 and 1 2 3
7 and 1 5 6
8 output 7 o_carry ; full_adder.v:14.11-14.18
9 xor 1 5 6
10 output 9 o_sum ; full_adder.v:13.11-13.16
; end of yosys output
