Classic Timing Analyzer report for CPU
Tue Mar 23 14:00:33 2021
Quartus II Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Timing Analyzer Summary
  3. Timing Analyzer Settings
  4. Clock Settings Summary
  5. Parallel Compilation
  6. Clock Setup: 'clock'
  7. Clock Hold: 'clock'
  8. tco
  9. Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2010 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Timing Analyzer Summary                                                                                                                                                                                                                              ;
+------------------------------+------------------------------------------+---------------+----------------------------------+----------------------------------------+-----------------------------------------+------------+----------+--------------+
; Type                         ; Slack                                    ; Required Time ; Actual Time                      ; From                                   ; To                                      ; From Clock ; To Clock ; Failed Paths ;
+------------------------------+------------------------------------------+---------------+----------------------------------+----------------------------------------+-----------------------------------------+------------+----------+--------------+
; Worst-case tco               ; N/A                                      ; None          ; 16.262 ns                        ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[1] ; AluResult[31]                           ; clock      ; --       ; 0            ;
; Clock Setup: 'clock'         ; N/A                                      ; None          ; 43.07 MHz ( period = 23.218 ns ) ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[1] ; Controle:Controle|RegData[0]            ; clock      ; clock    ; 0            ;
; Clock Hold: 'clock'          ; Not operational: Clock Skew > Data Delay ; None          ; N/A                              ; Registrador:B|Saida[13]                ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[13] ; clock      ; clock    ; 168          ;
; Total number of failed paths ;                                          ;               ;                                  ;                                        ;                                         ;            ;          ; 168          ;
+------------------------------+------------------------------------------+---------------+----------------------------------+----------------------------------------+-----------------------------------------+------------+----------+--------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; Timing Analyzer Settings                                                                                                                            ;
+------------------------------------------------------------------------------------------------------+--------------------+------+----+-------------+
; Option                                                                                               ; Setting            ; From ; To ; Entity Name ;
+------------------------------------------------------------------------------------------------------+--------------------+------+----+-------------+
; Device Name                                                                                          ; EP2S15F484C3       ;      ;    ;             ;
; Timing Models                                                                                        ; Final              ;      ;    ;             ;
; Default hold multicycle                                                                              ; Same as Multicycle ;      ;    ;             ;
; Cut paths between unrelated clock domains                                                            ; On                 ;      ;    ;             ;
; Cut off read during write signal paths                                                               ; On                 ;      ;    ;             ;
; Cut off feedback from I/O pins                                                                       ; On                 ;      ;    ;             ;
; Report Combined Fast/Slow Timing                                                                     ; Off                ;      ;    ;             ;
; Ignore Clock Settings                                                                                ; Off                ;      ;    ;             ;
; Analyze latches as synchronous elements                                                              ; On                 ;      ;    ;             ;
; Enable Recovery/Removal analysis                                                                     ; Off                ;      ;    ;             ;
; Enable Clock Latency                                                                                 ; Off                ;      ;    ;             ;
; Use TimeQuest Timing Analyzer                                                                        ; Off                ;      ;    ;             ;
; Number of source nodes to report per destination node                                                ; 10                 ;      ;    ;             ;
; Number of destination nodes to report                                                                ; 10                 ;      ;    ;             ;
; Number of paths to report                                                                            ; 200                ;      ;    ;             ;
; Report Minimum Timing Checks                                                                         ; Off                ;      ;    ;             ;
; Use Fast Timing Models                                                                               ; Off                ;      ;    ;             ;
; Report IO Paths Separately                                                                           ; Off                ;      ;    ;             ;
; Perform Multicorner Analysis                                                                         ; On                 ;      ;    ;             ;
; Reports the worst-case path for each clock domain and analysis                                       ; Off                ;      ;    ;             ;
; Reports worst-case timing paths for each clock domain and analysis                                   ; Off                ;      ;    ;             ;
; Specifies the maximum number of worst-case timing paths to report for each clock domain and analysis ; 100                ;      ;    ;             ;
; Removes common clock path pessimism (CCPP) during slack computation                                  ; Off                ;      ;    ;             ;
; Output I/O Timing Endpoint                                                                           ; Near End           ;      ;    ;             ;
+------------------------------------------------------------------------------------------------------+--------------------+------+----+-------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Settings Summary                                                                                                                                                             ;
+-----------------+--------------------+----------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+
; Clock Node Name ; Clock Setting Name ; Type     ; Fmax Requirement ; Early Latency ; Late Latency ; Based on ; Multiply Base Fmax by ; Divide Base Fmax by ; Offset ; Phase offset ;
+-----------------+--------------------+----------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+
; clock           ;                    ; User Pin ; None             ; 0.000 ns      ; 0.000 ns     ; --       ; N/A                   ; N/A                 ; N/A    ;              ;
+-----------------+--------------------+----------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+


Parallel compilation was disabled, but you have multiple processors available. Enable parallel compilation to reduce compilation time.
+-------------------------------------+
; Parallel Compilation                ;
+----------------------------+--------+
; Processors                 ; Number ;
+----------------------------+--------+
; Number detected on machine ; 6      ;
; Maximum allowed            ; 1      ;
+----------------------------+--------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Setup: 'clock'                                                                                                                                                                                                                                                                                ;
+-----------------------------------------+-----------------------------------------------------+-----------------------------------------+-----------------------------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+
; Slack                                   ; Actual fmax (period)                                ; From                                    ; To                                            ; From Clock ; To Clock ; Required Setup Relationship ; Required Longest P2P Time ; Actual Longest P2P Time ;
+-----------------------------------------+-----------------------------------------------------+-----------------------------------------+-----------------------------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+
; N/A                                     ; 43.07 MHz ( period = 23.218 ns )                    ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[1]  ; Controle:Controle|RegData[0]                  ; clock      ; clock    ; None                        ; None                      ; 6.869 ns                ;
; N/A                                     ; 43.39 MHz ( period = 23.048 ns )                    ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[1]  ; Controle:Controle|ALUSrcA                     ; clock      ; clock    ; None                        ; None                      ; 6.779 ns                ;
; N/A                                     ; 43.44 MHz ( period = 23.020 ns )                    ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[1]  ; Controle:Controle|PCSource[0]                 ; clock      ; clock    ; None                        ; None                      ; 6.768 ns                ;
; N/A                                     ; 43.72 MHz ( period = 22.874 ns )                    ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[1]  ; Controle:Controle|IRWrite                     ; clock      ; clock    ; None                        ; None                      ; 6.702 ns                ;
; N/A                                     ; 43.76 MHz ( period = 22.854 ns )                    ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[1]  ; Controle:Controle|ALUSrcB[2]                  ; clock      ; clock    ; None                        ; None                      ; 7.016 ns                ;
; N/A                                     ; 43.84 MHz ( period = 22.812 ns )                    ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[0]  ; Controle:Controle|RegData[0]                  ; clock      ; clock    ; None                        ; None                      ; 6.668 ns                ;
; N/A                                     ; 43.97 MHz ( period = 22.744 ns )                    ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[1]  ; Controle:Controle|RegWrite                    ; clock      ; clock    ; None                        ; None                      ; 6.625 ns                ;
; N/A                                     ; 43.97 MHz ( period = 22.742 ns )                    ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[2]  ; Controle:Controle|RegData[0]                  ; clock      ; clock    ; None                        ; None                      ; 6.634 ns                ;
; N/A                                     ; 44.17 MHz ( period = 22.642 ns )                    ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[0]  ; Controle:Controle|ALUSrcA                     ; clock      ; clock    ; None                        ; None                      ; 6.578 ns                ;
; N/A                                     ; 44.22 MHz ( period = 22.614 ns )                    ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[0]  ; Controle:Controle|PCSource[0]                 ; clock      ; clock    ; None                        ; None                      ; 6.567 ns                ;
; N/A                                     ; 44.30 MHz ( period = 22.572 ns )                    ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[2]  ; Controle:Controle|ALUSrcA                     ; clock      ; clock    ; None                        ; None                      ; 6.544 ns                ;
; N/A                                     ; 44.36 MHz ( period = 22.544 ns )                    ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[2]  ; Controle:Controle|PCSource[0]                 ; clock      ; clock    ; None                        ; None                      ; 6.533 ns                ;
; N/A                                     ; 44.44 MHz ( period = 22.504 ns )                    ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[1]  ; Controle:Controle|ALUControl[0]               ; clock      ; clock    ; None                        ; None                      ; 6.515 ns                ;
; N/A                                     ; 44.51 MHz ( period = 22.468 ns )                    ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[0]  ; Controle:Controle|IRWrite                     ; clock      ; clock    ; None                        ; None                      ; 6.501 ns                ;
; N/A                                     ; 44.54 MHz ( period = 22.454 ns )                    ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[3]  ; Controle:Controle|RegData[0]                  ; clock      ; clock    ; None                        ; None                      ; 6.489 ns                ;
; N/A                                     ; 44.55 MHz ( period = 22.448 ns )                    ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[0]  ; Controle:Controle|ALUSrcB[2]                  ; clock      ; clock    ; None                        ; None                      ; 6.815 ns                ;
; N/A                                     ; 44.65 MHz ( period = 22.398 ns )                    ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[2]  ; Controle:Controle|IRWrite                     ; clock      ; clock    ; None                        ; None                      ; 6.467 ns                ;
; N/A                                     ; 44.69 MHz ( period = 22.378 ns )                    ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[2]  ; Controle:Controle|ALUSrcB[2]                  ; clock      ; clock    ; None                        ; None                      ; 6.781 ns                ;
; N/A                                     ; 44.77 MHz ( period = 22.338 ns )                    ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[0]  ; Controle:Controle|RegWrite                    ; clock      ; clock    ; None                        ; None                      ; 6.424 ns                ;
; N/A                                     ; 44.88 MHz ( period = 22.284 ns )                    ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[3]  ; Controle:Controle|ALUSrcA                     ; clock      ; clock    ; None                        ; None                      ; 6.399 ns                ;
; N/A                                     ; 44.91 MHz ( period = 22.268 ns )                    ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[2]  ; Controle:Controle|RegWrite                    ; clock      ; clock    ; None                        ; None                      ; 6.390 ns                ;
; N/A                                     ; 44.93 MHz ( period = 22.256 ns )                    ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[3]  ; Controle:Controle|PCSource[0]                 ; clock      ; clock    ; None                        ; None                      ; 6.388 ns                ;
; N/A                                     ; 44.96 MHz ( period = 22.240 ns )                    ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[1]  ; Controle:Controle|ALUSrcB[1]                  ; clock      ; clock    ; None                        ; None                      ; 6.940 ns                ;
; N/A                                     ; 45.01 MHz ( period = 22.218 ns )                    ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[5]  ; Controle:Controle|RegData[0]                  ; clock      ; clock    ; None                        ; None                      ; 6.372 ns                ;
; N/A                                     ; 45.19 MHz ( period = 22.130 ns )                    ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[1]  ; Banco_reg:banco_registradores|Cluster[31][30] ; clock      ; clock    ; None                        ; None                      ; 6.320 ns                ;
; N/A                                     ; 45.20 MHz ( period = 22.122 ns )                    ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[1]  ; Banco_reg:banco_registradores|Cluster[29][30] ; clock      ; clock    ; None                        ; None                      ; 6.316 ns                ;
; N/A                                     ; 45.23 MHz ( period = 22.110 ns )                    ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[3]  ; Controle:Controle|IRWrite                     ; clock      ; clock    ; None                        ; None                      ; 6.322 ns                ;
; N/A                                     ; 45.25 MHz ( period = 22.098 ns )                    ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[0]  ; Controle:Controle|ALUControl[0]               ; clock      ; clock    ; None                        ; None                      ; 6.314 ns                ;
; N/A                                     ; 45.26 MHz ( period = 22.094 ns )                    ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[1]  ; Banco_reg:banco_registradores|Cluster[2][29]  ; clock      ; clock    ; None                        ; None                      ; 6.303 ns                ;
; N/A                                     ; 45.27 MHz ( period = 22.090 ns )                    ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[3]  ; Controle:Controle|ALUSrcB[2]                  ; clock      ; clock    ; None                        ; None                      ; 6.636 ns                ;
; N/A                                     ; 45.28 MHz ( period = 22.086 ns )                    ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[1]  ; Banco_reg:banco_registradores|Cluster[31][29] ; clock      ; clock    ; None                        ; None                      ; 6.299 ns                ;
; N/A                                     ; 45.36 MHz ( period = 22.048 ns )                    ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[5]  ; Controle:Controle|ALUSrcA                     ; clock      ; clock    ; None                        ; None                      ; 6.282 ns                ;
; N/A                                     ; 45.40 MHz ( period = 22.028 ns )                    ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[2]  ; Controle:Controle|ALUControl[0]               ; clock      ; clock    ; None                        ; None                      ; 6.280 ns                ;
; N/A                                     ; 45.41 MHz ( period = 22.020 ns )                    ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[5]  ; Controle:Controle|PCSource[0]                 ; clock      ; clock    ; None                        ; None                      ; 6.271 ns                ;
; N/A                                     ; 45.47 MHz ( period = 21.994 ns )                    ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[1]  ; Banco_reg:banco_registradores|Cluster[31][27] ; clock      ; clock    ; None                        ; None                      ; 6.255 ns                ;
; N/A                                     ; 45.47 MHz ( period = 21.992 ns )                    ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[1]  ; Banco_reg:banco_registradores|Cluster[29][27] ; clock      ; clock    ; None                        ; None                      ; 6.254 ns                ;
; N/A                                     ; 45.50 MHz ( period = 21.980 ns )                    ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[3]  ; Controle:Controle|RegWrite                    ; clock      ; clock    ; None                        ; None                      ; 6.245 ns                ;
; N/A                                     ; 45.54 MHz ( period = 21.958 ns )                    ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[4]  ; Controle:Controle|RegData[0]                  ; clock      ; clock    ; None                        ; None                      ; 6.240 ns                ;
; N/A                                     ; 45.55 MHz ( period = 21.956 ns )                    ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[1]  ; Controle:Controle|RegALUOutWrite              ; clock      ; clock    ; None                        ; None                      ; 6.241 ns                ;
; N/A                                     ; 45.72 MHz ( period = 21.874 ns )                    ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[5]  ; Controle:Controle|IRWrite                     ; clock      ; clock    ; None                        ; None                      ; 6.205 ns                ;
; N/A                                     ; 45.76 MHz ( period = 21.854 ns )                    ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[5]  ; Controle:Controle|ALUSrcB[2]                  ; clock      ; clock    ; None                        ; None                      ; 6.519 ns                ;
; N/A                                     ; 45.76 MHz ( period = 21.852 ns )                    ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[1]  ; Banco_reg:banco_registradores|Cluster[29][29] ; clock      ; clock    ; None                        ; None                      ; 6.184 ns                ;
; N/A                                     ; 45.80 MHz ( period = 21.834 ns )                    ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[0]  ; Controle:Controle|ALUSrcB[1]                  ; clock      ; clock    ; None                        ; None                      ; 6.739 ns                ;
; N/A                                     ; 45.85 MHz ( period = 21.808 ns )                    ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[1]  ; Controle:Controle|RegData[1]                  ; clock      ; clock    ; None                        ; None                      ; 6.869 ns                ;
; N/A                                     ; 45.90 MHz ( period = 21.788 ns )                    ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[4]  ; Controle:Controle|ALUSrcA                     ; clock      ; clock    ; None                        ; None                      ; 6.150 ns                ;
; N/A                                     ; 45.91 MHz ( period = 21.782 ns )                    ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[1]  ; Banco_reg:banco_registradores|Cluster[0][31]  ; clock      ; clock    ; None                        ; None                      ; 6.140 ns                ;
; N/A                                     ; 45.95 MHz ( period = 21.764 ns )                    ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[2]  ; Controle:Controle|ALUSrcB[1]                  ; clock      ; clock    ; None                        ; None                      ; 6.705 ns                ;
; N/A                                     ; 45.96 MHz ( period = 21.760 ns )                    ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[4]  ; Controle:Controle|PCSource[0]                 ; clock      ; clock    ; None                        ; None                      ; 6.139 ns                ;
; N/A                                     ; 45.96 MHz ( period = 21.760 ns )                    ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[1]  ; Banco_reg:banco_registradores|Cluster[2][30]  ; clock      ; clock    ; None                        ; None                      ; 6.133 ns                ;
; N/A                                     ; 45.99 MHz ( period = 21.744 ns )                    ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[5]  ; Controle:Controle|RegWrite                    ; clock      ; clock    ; None                        ; None                      ; 6.128 ns                ;
; N/A                                     ; 46.00 MHz ( period = 21.740 ns )                    ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[3]  ; Controle:Controle|ALUControl[0]               ; clock      ; clock    ; None                        ; None                      ; 6.135 ns                ;
; N/A                                     ; 46.03 MHz ( period = 21.724 ns )                    ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[0]  ; Banco_reg:banco_registradores|Cluster[31][30] ; clock      ; clock    ; None                        ; None                      ; 6.119 ns                ;
; N/A                                     ; 46.05 MHz ( period = 21.716 ns )                    ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[0]  ; Banco_reg:banco_registradores|Cluster[29][30] ; clock      ; clock    ; None                        ; None                      ; 6.115 ns                ;
; N/A                                     ; 46.11 MHz ( period = 21.688 ns )                    ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[0]  ; Banco_reg:banco_registradores|Cluster[2][29]  ; clock      ; clock    ; None                        ; None                      ; 6.102 ns                ;
; N/A                                     ; 46.13 MHz ( period = 21.680 ns )                    ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[0]  ; Banco_reg:banco_registradores|Cluster[31][29] ; clock      ; clock    ; None                        ; None                      ; 6.098 ns                ;
; N/A                                     ; 46.15 MHz ( period = 21.668 ns )                    ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[8]  ; Controle:Controle|RegData[0]                  ; clock      ; clock    ; None                        ; None                      ; 6.126 ns                ;
; N/A                                     ; 46.18 MHz ( period = 21.654 ns )                    ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[2]  ; Banco_reg:banco_registradores|Cluster[31][30] ; clock      ; clock    ; None                        ; None                      ; 6.085 ns                ;
; N/A                                     ; 46.20 MHz ( period = 21.646 ns )                    ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[2]  ; Banco_reg:banco_registradores|Cluster[29][30] ; clock      ; clock    ; None                        ; None                      ; 6.081 ns                ;
; N/A                                     ; 46.22 MHz ( period = 21.636 ns )                    ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[6]  ; Controle:Controle|RegData[0]                  ; clock      ; clock    ; None                        ; None                      ; 6.090 ns                ;
; N/A                                     ; 46.25 MHz ( period = 21.622 ns )                    ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[7]  ; Controle:Controle|RegData[0]                  ; clock      ; clock    ; None                        ; None                      ; 6.084 ns                ;
; N/A                                     ; 46.26 MHz ( period = 21.618 ns )                    ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[2]  ; Banco_reg:banco_registradores|Cluster[2][29]  ; clock      ; clock    ; None                        ; None                      ; 6.068 ns                ;
; N/A                                     ; 46.27 MHz ( period = 21.614 ns )                    ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[4]  ; Controle:Controle|IRWrite                     ; clock      ; clock    ; None                        ; None                      ; 6.073 ns                ;
; N/A                                     ; 46.27 MHz ( period = 21.610 ns )                    ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[2]  ; Banco_reg:banco_registradores|Cluster[31][29] ; clock      ; clock    ; None                        ; None                      ; 6.064 ns                ;
; N/A                                     ; 46.31 MHz ( period = 21.594 ns )                    ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[4]  ; Controle:Controle|ALUSrcB[2]                  ; clock      ; clock    ; None                        ; None                      ; 6.387 ns                ;
; N/A                                     ; 46.32 MHz ( period = 21.588 ns )                    ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[0]  ; Banco_reg:banco_registradores|Cluster[31][27] ; clock      ; clock    ; None                        ; None                      ; 6.054 ns                ;
; N/A                                     ; 46.33 MHz ( period = 21.586 ns )                    ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[0]  ; Banco_reg:banco_registradores|Cluster[29][27] ; clock      ; clock    ; None                        ; None                      ; 6.053 ns                ;
; N/A                                     ; 46.40 MHz ( period = 21.550 ns )                    ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[0]  ; Controle:Controle|RegALUOutWrite              ; clock      ; clock    ; None                        ; None                      ; 6.040 ns                ;
; N/A                                     ; 46.47 MHz ( period = 21.518 ns )                    ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[2]  ; Banco_reg:banco_registradores|Cluster[31][27] ; clock      ; clock    ; None                        ; None                      ; 6.020 ns                ;
; N/A                                     ; 46.48 MHz ( period = 21.516 ns )                    ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[2]  ; Banco_reg:banco_registradores|Cluster[29][27] ; clock      ; clock    ; None                        ; None                      ; 6.019 ns                ;
; N/A                                     ; 46.50 MHz ( period = 21.504 ns )                    ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[5]  ; Controle:Controle|ALUControl[0]               ; clock      ; clock    ; None                        ; None                      ; 6.018 ns                ;
; N/A                                     ; 46.52 MHz ( period = 21.498 ns )                    ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[8]  ; Controle:Controle|ALUSrcA                     ; clock      ; clock    ; None                        ; None                      ; 6.036 ns                ;
; N/A                                     ; 46.55 MHz ( period = 21.484 ns )                    ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[4]  ; Controle:Controle|RegWrite                    ; clock      ; clock    ; None                        ; None                      ; 5.996 ns                ;
; N/A                                     ; 46.55 MHz ( period = 21.480 ns )                    ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[2]  ; Controle:Controle|RegALUOutWrite              ; clock      ; clock    ; None                        ; None                      ; 6.006 ns                ;
; N/A                                     ; 46.56 MHz ( period = 21.476 ns )                    ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[3]  ; Controle:Controle|ALUSrcB[1]                  ; clock      ; clock    ; None                        ; None                      ; 6.560 ns                ;
; N/A                                     ; 46.58 MHz ( period = 21.470 ns )                    ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[8]  ; Controle:Controle|PCSource[0]                 ; clock      ; clock    ; None                        ; None                      ; 6.025 ns                ;
; N/A                                     ; 46.59 MHz ( period = 21.466 ns )                    ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[6]  ; Controle:Controle|ALUSrcA                     ; clock      ; clock    ; None                        ; None                      ; 6.000 ns                ;
; N/A                                     ; 46.62 MHz ( period = 21.452 ns )                    ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[7]  ; Controle:Controle|ALUSrcA                     ; clock      ; clock    ; None                        ; None                      ; 5.994 ns                ;
; N/A                                     ; 46.63 MHz ( period = 21.446 ns )                    ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[0]  ; Banco_reg:banco_registradores|Cluster[29][29] ; clock      ; clock    ; None                        ; None                      ; 5.983 ns                ;
; N/A                                     ; 46.65 MHz ( period = 21.438 ns )                    ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[6]  ; Controle:Controle|PCSource[0]                 ; clock      ; clock    ; None                        ; None                      ; 5.989 ns                ;
; N/A                                     ; 46.68 MHz ( period = 21.424 ns )                    ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[7]  ; Controle:Controle|PCSource[0]                 ; clock      ; clock    ; None                        ; None                      ; 5.983 ns                ;
; N/A                                     ; 46.72 MHz ( period = 21.402 ns )                    ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[0]  ; Controle:Controle|RegData[1]                  ; clock      ; clock    ; None                        ; None                      ; 6.668 ns                ;
; N/A                                     ; 46.78 MHz ( period = 21.376 ns )                    ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[0]  ; Banco_reg:banco_registradores|Cluster[0][31]  ; clock      ; clock    ; None                        ; None                      ; 5.939 ns                ;
; N/A                                     ; 46.78 MHz ( period = 21.376 ns )                    ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[2]  ; Banco_reg:banco_registradores|Cluster[29][29] ; clock      ; clock    ; None                        ; None                      ; 5.949 ns                ;
; N/A                                     ; 46.79 MHz ( period = 21.370 ns )                    ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[1]  ; Controle:Controle|PCWrite                     ; clock      ; clock    ; None                        ; None                      ; 5.950 ns                ;
; N/A                                     ; 46.80 MHz ( period = 21.366 ns )                    ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[3]  ; Banco_reg:banco_registradores|Cluster[31][30] ; clock      ; clock    ; None                        ; None                      ; 5.940 ns                ;
; N/A                                     ; 46.82 MHz ( period = 21.358 ns )                    ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[3]  ; Banco_reg:banco_registradores|Cluster[29][30] ; clock      ; clock    ; None                        ; None                      ; 5.936 ns                ;
; N/A                                     ; 46.83 MHz ( period = 21.354 ns )                    ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[0]  ; Banco_reg:banco_registradores|Cluster[2][30]  ; clock      ; clock    ; None                        ; None                      ; 5.932 ns                ;
; N/A                                     ; 46.85 MHz ( period = 21.346 ns )                    ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[1]  ; Controle:Controle|estado[4]                   ; clock      ; clock    ; None                        ; None                      ; 5.931 ns                ;
; N/A                                     ; 46.88 MHz ( period = 21.332 ns )                    ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[2]  ; Controle:Controle|RegData[1]                  ; clock      ; clock    ; None                        ; None                      ; 6.634 ns                ;
; N/A                                     ; 46.88 MHz ( period = 21.330 ns )                    ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[3]  ; Banco_reg:banco_registradores|Cluster[2][29]  ; clock      ; clock    ; None                        ; None                      ; 5.923 ns                ;
; N/A                                     ; 46.90 MHz ( period = 21.324 ns )                    ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[8]  ; Controle:Controle|IRWrite                     ; clock      ; clock    ; None                        ; None                      ; 5.959 ns                ;
; N/A                                     ; 46.90 MHz ( period = 21.322 ns )                    ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[3]  ; Banco_reg:banco_registradores|Cluster[31][29] ; clock      ; clock    ; None                        ; None                      ; 5.919 ns                ;
; N/A                                     ; 46.93 MHz ( period = 21.308 ns )                    ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[1]  ; Controle:Controle|estado[3]                   ; clock      ; clock    ; None                        ; None                      ; 5.912 ns                ;
; N/A                                     ; 46.94 MHz ( period = 21.306 ns )                    ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[2]  ; Banco_reg:banco_registradores|Cluster[0][31]  ; clock      ; clock    ; None                        ; None                      ; 5.905 ns                ;
; N/A                                     ; 46.94 MHz ( period = 21.304 ns )                    ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[8]  ; Controle:Controle|ALUSrcB[2]                  ; clock      ; clock    ; None                        ; None                      ; 6.273 ns                ;
; N/A                                     ; 46.97 MHz ( period = 21.292 ns )                    ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[6]  ; Controle:Controle|IRWrite                     ; clock      ; clock    ; None                        ; None                      ; 5.923 ns                ;
; N/A                                     ; 46.98 MHz ( period = 21.284 ns )                    ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[2]  ; Banco_reg:banco_registradores|Cluster[2][30]  ; clock      ; clock    ; None                        ; None                      ; 5.898 ns                ;
; N/A                                     ; 47.00 MHz ( period = 21.278 ns )                    ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[7]  ; Controle:Controle|IRWrite                     ; clock      ; clock    ; None                        ; None                      ; 5.917 ns                ;
; N/A                                     ; 47.01 MHz ( period = 21.272 ns )                    ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[6]  ; Controle:Controle|ALUSrcB[2]                  ; clock      ; clock    ; None                        ; None                      ; 6.237 ns                ;
; N/A                                     ; 47.04 MHz ( period = 21.258 ns )                    ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[7]  ; Controle:Controle|ALUSrcB[2]                  ; clock      ; clock    ; None                        ; None                      ; 6.231 ns                ;
; N/A                                     ; 47.07 MHz ( period = 21.244 ns )                    ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[4]  ; Controle:Controle|ALUControl[0]               ; clock      ; clock    ; None                        ; None                      ; 5.886 ns                ;
; N/A                                     ; 47.08 MHz ( period = 21.240 ns )                    ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[5]  ; Controle:Controle|ALUSrcB[1]                  ; clock      ; clock    ; None                        ; None                      ; 6.443 ns                ;
; N/A                                     ; 47.10 MHz ( period = 21.230 ns )                    ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[3]  ; Banco_reg:banco_registradores|Cluster[31][27] ; clock      ; clock    ; None                        ; None                      ; 5.875 ns                ;
; N/A                                     ; 47.11 MHz ( period = 21.228 ns )                    ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[3]  ; Banco_reg:banco_registradores|Cluster[29][27] ; clock      ; clock    ; None                        ; None                      ; 5.874 ns                ;
; N/A                                     ; 47.16 MHz ( period = 21.206 ns )                    ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[11] ; Controle:Controle|RegData[0]                  ; clock      ; clock    ; None                        ; None                      ; 5.881 ns                ;
; N/A                                     ; 47.16 MHz ( period = 21.204 ns )                    ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[1]  ; Banco_reg:banco_registradores|Cluster[31][31] ; clock      ; clock    ; None                        ; None                      ; 5.862 ns                ;
; N/A                                     ; 47.17 MHz ( period = 21.202 ns )                    ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[1]  ; Banco_reg:banco_registradores|Cluster[29][31] ; clock      ; clock    ; None                        ; None                      ; 5.861 ns                ;
; N/A                                     ; 47.18 MHz ( period = 21.194 ns )                    ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[8]  ; Controle:Controle|RegWrite                    ; clock      ; clock    ; None                        ; None                      ; 5.882 ns                ;
; N/A                                     ; 47.19 MHz ( period = 21.192 ns )                    ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[3]  ; Controle:Controle|RegALUOutWrite              ; clock      ; clock    ; None                        ; None                      ; 5.861 ns                ;
; N/A                                     ; 47.20 MHz ( period = 21.186 ns )                    ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[9]  ; Controle:Controle|RegData[0]                  ; clock      ; clock    ; None                        ; None                      ; 5.876 ns                ;
; N/A                                     ; 47.23 MHz ( period = 21.172 ns )                    ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[1]  ; Controle:Controle|estado[2]                   ; clock      ; clock    ; None                        ; None                      ; 5.844 ns                ;
; N/A                                     ; 47.25 MHz ( period = 21.162 ns )                    ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[6]  ; Controle:Controle|RegWrite                    ; clock      ; clock    ; None                        ; None                      ; 5.846 ns                ;
; N/A                                     ; 47.29 MHz ( period = 21.148 ns )                    ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[7]  ; Controle:Controle|RegWrite                    ; clock      ; clock    ; None                        ; None                      ; 5.840 ns                ;
; N/A                                     ; 47.33 MHz ( period = 21.130 ns )                    ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[5]  ; Banco_reg:banco_registradores|Cluster[31][30] ; clock      ; clock    ; None                        ; None                      ; 5.823 ns                ;
; N/A                                     ; 47.34 MHz ( period = 21.122 ns )                    ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[5]  ; Banco_reg:banco_registradores|Cluster[29][30] ; clock      ; clock    ; None                        ; None                      ; 5.819 ns                ;
; N/A                                     ; 47.35 MHz ( period = 21.120 ns )                    ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[1]  ; Banco_reg:banco_registradores|Cluster[0][29]  ; clock      ; clock    ; None                        ; None                      ; 5.818 ns                ;
; N/A                                     ; 47.41 MHz ( period = 21.094 ns )                    ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[5]  ; Banco_reg:banco_registradores|Cluster[2][29]  ; clock      ; clock    ; None                        ; None                      ; 5.806 ns                ;
; N/A                                     ; 47.42 MHz ( period = 21.088 ns )                    ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[3]  ; Banco_reg:banco_registradores|Cluster[29][29] ; clock      ; clock    ; None                        ; None                      ; 5.804 ns                ;
; N/A                                     ; 47.42 MHz ( period = 21.086 ns )                    ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[5]  ; Banco_reg:banco_registradores|Cluster[31][29] ; clock      ; clock    ; None                        ; None                      ; 5.802 ns                ;
; N/A                                     ; 47.50 MHz ( period = 21.054 ns )                    ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[1]  ; Controle:Controle|RegDest[0]                  ; clock      ; clock    ; None                        ; None                      ; 6.824 ns                ;
; N/A                                     ; 47.52 MHz ( period = 21.044 ns )                    ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[3]  ; Controle:Controle|RegData[1]                  ; clock      ; clock    ; None                        ; None                      ; 6.489 ns                ;
; N/A                                     ; 47.54 MHz ( period = 21.036 ns )                    ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[11] ; Controle:Controle|ALUSrcA                     ; clock      ; clock    ; None                        ; None                      ; 5.791 ns                ;
; N/A                                     ; 47.58 MHz ( period = 21.018 ns )                    ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[3]  ; Banco_reg:banco_registradores|Cluster[0][31]  ; clock      ; clock    ; None                        ; None                      ; 5.760 ns                ;
; N/A                                     ; 47.58 MHz ( period = 21.016 ns )                    ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[9]  ; Controle:Controle|ALUSrcA                     ; clock      ; clock    ; None                        ; None                      ; 5.786 ns                ;
; N/A                                     ; 47.60 MHz ( period = 21.008 ns )                    ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[11] ; Controle:Controle|PCSource[0]                 ; clock      ; clock    ; None                        ; None                      ; 5.780 ns                ;
; N/A                                     ; 47.63 MHz ( period = 20.996 ns )                    ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[3]  ; Banco_reg:banco_registradores|Cluster[2][30]  ; clock      ; clock    ; None                        ; None                      ; 5.753 ns                ;
; N/A                                     ; 47.63 MHz ( period = 20.994 ns )                    ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[5]  ; Banco_reg:banco_registradores|Cluster[31][27] ; clock      ; clock    ; None                        ; None                      ; 5.758 ns                ;
; N/A                                     ; 47.64 MHz ( period = 20.992 ns )                    ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[5]  ; Banco_reg:banco_registradores|Cluster[29][27] ; clock      ; clock    ; None                        ; None                      ; 5.757 ns                ;
; N/A                                     ; 47.65 MHz ( period = 20.988 ns )                    ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[9]  ; Controle:Controle|PCSource[0]                 ; clock      ; clock    ; None                        ; None                      ; 5.775 ns                ;
; N/A                                     ; 47.66 MHz ( period = 20.980 ns )                    ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[4]  ; Controle:Controle|ALUSrcB[1]                  ; clock      ; clock    ; None                        ; None                      ; 6.311 ns                ;
; N/A                                     ; 47.70 MHz ( period = 20.964 ns )                    ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[0]  ; Controle:Controle|PCWrite                     ; clock      ; clock    ; None                        ; None                      ; 5.749 ns                ;
; N/A                                     ; 47.72 MHz ( period = 20.956 ns )                    ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[5]  ; Controle:Controle|RegALUOutWrite              ; clock      ; clock    ; None                        ; None                      ; 5.744 ns                ;
; N/A                                     ; 47.72 MHz ( period = 20.954 ns )                    ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[8]  ; Controle:Controle|ALUControl[0]               ; clock      ; clock    ; None                        ; None                      ; 5.772 ns                ;
; N/A                                     ; 47.75 MHz ( period = 20.942 ns )                    ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[1]  ; Controle:Controle|estado[1]                   ; clock      ; clock    ; None                        ; None                      ; 5.729 ns                ;
; N/A                                     ; 47.76 MHz ( period = 20.940 ns )                    ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[0]  ; Controle:Controle|estado[4]                   ; clock      ; clock    ; None                        ; None                      ; 5.730 ns                ;
; N/A                                     ; 47.80 MHz ( period = 20.922 ns )                    ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[6]  ; Controle:Controle|ALUControl[0]               ; clock      ; clock    ; None                        ; None                      ; 5.736 ns                ;
; N/A                                     ; 47.81 MHz ( period = 20.916 ns )                    ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[1]  ; Controle:Controle|estado[0]                   ; clock      ; clock    ; None                        ; None                      ; 5.713 ns                ;
; N/A                                     ; 47.83 MHz ( period = 20.908 ns )                    ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[7]  ; Controle:Controle|ALUControl[0]               ; clock      ; clock    ; None                        ; None                      ; 5.730 ns                ;
; N/A                                     ; 47.84 MHz ( period = 20.902 ns )                    ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[0]  ; Controle:Controle|estado[3]                   ; clock      ; clock    ; None                        ; None                      ; 5.711 ns                ;
; N/A                                     ; 47.86 MHz ( period = 20.894 ns )                    ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[2]  ; Controle:Controle|PCWrite                     ; clock      ; clock    ; None                        ; None                      ; 5.715 ns                ;
; N/A                                     ; 47.89 MHz ( period = 20.880 ns )                    ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[1]  ; Banco_reg:banco_registradores|Cluster[0][27]  ; clock      ; clock    ; None                        ; None                      ; 5.709 ns                ;
; N/A                                     ; 47.92 MHz ( period = 20.870 ns )                    ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[2]  ; Controle:Controle|estado[4]                   ; clock      ; clock    ; None                        ; None                      ; 5.696 ns                ;
; N/A                                     ; 47.92 MHz ( period = 20.870 ns )                    ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[4]  ; Banco_reg:banco_registradores|Cluster[31][30] ; clock      ; clock    ; None                        ; None                      ; 5.691 ns                ;
; N/A                                     ; 47.93 MHz ( period = 20.862 ns )                    ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[11] ; Controle:Controle|IRWrite                     ; clock      ; clock    ; None                        ; None                      ; 5.714 ns                ;
; N/A                                     ; 47.93 MHz ( period = 20.862 ns )                    ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[4]  ; Banco_reg:banco_registradores|Cluster[29][30] ; clock      ; clock    ; None                        ; None                      ; 5.687 ns                ;
; N/A                                     ; 47.96 MHz ( period = 20.852 ns )                    ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[5]  ; Banco_reg:banco_registradores|Cluster[29][29] ; clock      ; clock    ; None                        ; None                      ; 5.687 ns                ;
; N/A                                     ; 47.98 MHz ( period = 20.842 ns )                    ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[9]  ; Controle:Controle|IRWrite                     ; clock      ; clock    ; None                        ; None                      ; 5.709 ns                ;
; N/A                                     ; 47.98 MHz ( period = 20.842 ns )                    ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[11] ; Controle:Controle|ALUSrcB[2]                  ; clock      ; clock    ; None                        ; None                      ; 6.028 ns                ;
; N/A                                     ; 48.00 MHz ( period = 20.834 ns )                    ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[4]  ; Banco_reg:banco_registradores|Cluster[2][29]  ; clock      ; clock    ; None                        ; None                      ; 5.674 ns                ;
; N/A                                     ; 48.00 MHz ( period = 20.832 ns )                    ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[2]  ; Controle:Controle|estado[3]                   ; clock      ; clock    ; None                        ; None                      ; 5.677 ns                ;
; N/A                                     ; 48.02 MHz ( period = 20.826 ns )                    ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[4]  ; Banco_reg:banco_registradores|Cluster[31][29] ; clock      ; clock    ; None                        ; None                      ; 5.670 ns                ;
; N/A                                     ; 48.03 MHz ( period = 20.822 ns )                    ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[9]  ; Controle:Controle|ALUSrcB[2]                  ; clock      ; clock    ; None                        ; None                      ; 6.023 ns                ;
; N/A                                     ; 48.06 MHz ( period = 20.808 ns )                    ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[5]  ; Controle:Controle|RegData[1]                  ; clock      ; clock    ; None                        ; None                      ; 6.372 ns                ;
; N/A                                     ; 48.08 MHz ( period = 20.798 ns )                    ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[0]  ; Banco_reg:banco_registradores|Cluster[31][31] ; clock      ; clock    ; None                        ; None                      ; 5.661 ns                ;
; N/A                                     ; 48.09 MHz ( period = 20.796 ns )                    ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[0]  ; Banco_reg:banco_registradores|Cluster[29][31] ; clock      ; clock    ; None                        ; None                      ; 5.660 ns                ;
; N/A                                     ; 48.09 MHz ( period = 20.794 ns )                    ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[1]  ; Banco_reg:banco_registradores|Cluster[0][30]  ; clock      ; clock    ; None                        ; None                      ; 5.652 ns                ;
; N/A                                     ; 48.12 MHz ( period = 20.782 ns )                    ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[5]  ; Banco_reg:banco_registradores|Cluster[0][31]  ; clock      ; clock    ; None                        ; None                      ; 5.643 ns                ;
; N/A                                     ; 48.14 MHz ( period = 20.774 ns )                    ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[1]  ; Banco_reg:banco_registradores|Cluster[2][26]  ; clock      ; clock    ; None                        ; None                      ; 5.660 ns                ;
; N/A                                     ; 48.16 MHz ( period = 20.766 ns )                    ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[0]  ; Controle:Controle|estado[2]                   ; clock      ; clock    ; None                        ; None                      ; 5.643 ns                ;
; N/A                                     ; 48.17 MHz ( period = 20.760 ns )                    ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[5]  ; Banco_reg:banco_registradores|Cluster[2][30]  ; clock      ; clock    ; None                        ; None                      ; 5.636 ns                ;
; N/A                                     ; 48.23 MHz ( period = 20.734 ns )                    ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[4]  ; Banco_reg:banco_registradores|Cluster[31][27] ; clock      ; clock    ; None                        ; None                      ; 5.626 ns                ;
; N/A                                     ; 48.23 MHz ( period = 20.732 ns )                    ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[4]  ; Banco_reg:banco_registradores|Cluster[29][27] ; clock      ; clock    ; None                        ; None                      ; 5.625 ns                ;
; N/A                                     ; 48.23 MHz ( period = 20.732 ns )                    ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[11] ; Controle:Controle|RegWrite                    ; clock      ; clock    ; None                        ; None                      ; 5.637 ns                ;
; N/A                                     ; 48.24 MHz ( period = 20.728 ns )                    ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[2]  ; Banco_reg:banco_registradores|Cluster[31][31] ; clock      ; clock    ; None                        ; None                      ; 5.627 ns                ;
; N/A                                     ; 48.25 MHz ( period = 20.726 ns )                    ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[2]  ; Banco_reg:banco_registradores|Cluster[29][31] ; clock      ; clock    ; None                        ; None                      ; 5.626 ns                ;
; N/A                                     ; 48.28 MHz ( period = 20.714 ns )                    ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[0]  ; Banco_reg:banco_registradores|Cluster[0][29]  ; clock      ; clock    ; None                        ; None                      ; 5.617 ns                ;
; N/A                                     ; 48.28 MHz ( period = 20.712 ns )                    ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[9]  ; Controle:Controle|RegWrite                    ; clock      ; clock    ; None                        ; None                      ; 5.632 ns                ;
; N/A                                     ; 48.32 MHz ( period = 20.696 ns )                    ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[2]  ; Controle:Controle|estado[2]                   ; clock      ; clock    ; None                        ; None                      ; 5.609 ns                ;
; N/A                                     ; 48.32 MHz ( period = 20.696 ns )                    ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[4]  ; Controle:Controle|RegALUOutWrite              ; clock      ; clock    ; None                        ; None                      ; 5.612 ns                ;
; N/A                                     ; 48.33 MHz ( period = 20.690 ns )                    ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[8]  ; Controle:Controle|ALUSrcB[1]                  ; clock      ; clock    ; None                        ; None                      ; 6.197 ns                ;
; N/A                                     ; 48.41 MHz ( period = 20.658 ns )                    ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[6]  ; Controle:Controle|ALUSrcB[1]                  ; clock      ; clock    ; None                        ; None                      ; 6.161 ns                ;
; N/A                                     ; 48.43 MHz ( period = 20.650 ns )                    ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[10] ; Controle:Controle|RegData[0]                  ; clock      ; clock    ; None                        ; None                      ; 5.610 ns                ;
; N/A                                     ; 48.43 MHz ( period = 20.648 ns )                    ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[0]  ; Controle:Controle|RegDest[0]                  ; clock      ; clock    ; None                        ; None                      ; 6.623 ns                ;
; N/A                                     ; 48.44 MHz ( period = 20.644 ns )                    ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[7]  ; Controle:Controle|ALUSrcB[1]                  ; clock      ; clock    ; None                        ; None                      ; 6.155 ns                ;
; N/A                                     ; 48.44 MHz ( period = 20.644 ns )                    ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[2]  ; Banco_reg:banco_registradores|Cluster[0][29]  ; clock      ; clock    ; None                        ; None                      ; 5.583 ns                ;
; N/A                                     ; 48.49 MHz ( period = 20.622 ns )                    ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[12] ; Controle:Controle|RegData[0]                  ; clock      ; clock    ; None                        ; None                      ; 5.605 ns                ;
; N/A                                     ; 48.53 MHz ( period = 20.606 ns )                    ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[3]  ; Controle:Controle|PCWrite                     ; clock      ; clock    ; None                        ; None                      ; 5.570 ns                ;
; N/A                                     ; 48.56 MHz ( period = 20.592 ns )                    ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[4]  ; Banco_reg:banco_registradores|Cluster[29][29] ; clock      ; clock    ; None                        ; None                      ; 5.555 ns                ;
; N/A                                     ; 48.59 MHz ( period = 20.582 ns )                    ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[3]  ; Controle:Controle|estado[4]                   ; clock      ; clock    ; None                        ; None                      ; 5.551 ns                ;
; N/A                                     ; 48.59 MHz ( period = 20.580 ns )                    ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[8]  ; Banco_reg:banco_registradores|Cluster[31][30] ; clock      ; clock    ; None                        ; None                      ; 5.577 ns                ;
; N/A                                     ; 48.60 MHz ( period = 20.578 ns )                    ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[2]  ; Controle:Controle|RegDest[0]                  ; clock      ; clock    ; None                        ; None                      ; 6.589 ns                ;
; N/A                                     ; 48.61 MHz ( period = 20.572 ns )                    ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[8]  ; Banco_reg:banco_registradores|Cluster[29][30] ; clock      ; clock    ; None                        ; None                      ; 5.573 ns                ;
; N/A                                     ; 48.62 MHz ( period = 20.566 ns )                    ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[1]  ; Banco_reg:banco_registradores|Cluster[29][21] ; clock      ; clock    ; None                        ; None                      ; 5.556 ns                ;
; N/A                                     ; 48.67 MHz ( period = 20.548 ns )                    ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[6]  ; Banco_reg:banco_registradores|Cluster[31][30] ; clock      ; clock    ; None                        ; None                      ; 5.541 ns                ;
; N/A                                     ; 48.67 MHz ( period = 20.548 ns )                    ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[4]  ; Controle:Controle|RegData[1]                  ; clock      ; clock    ; None                        ; None                      ; 6.240 ns                ;
; N/A                                     ; 48.68 MHz ( period = 20.544 ns )                    ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[3]  ; Controle:Controle|estado[3]                   ; clock      ; clock    ; None                        ; None                      ; 5.532 ns                ;
; N/A                                     ; 48.68 MHz ( period = 20.544 ns )                    ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[8]  ; Banco_reg:banco_registradores|Cluster[2][29]  ; clock      ; clock    ; None                        ; None                      ; 5.560 ns                ;
; N/A                                     ; 48.69 MHz ( period = 20.540 ns )                    ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[6]  ; Banco_reg:banco_registradores|Cluster[29][30] ; clock      ; clock    ; None                        ; None                      ; 5.537 ns                ;
; N/A                                     ; 48.69 MHz ( period = 20.536 ns )                    ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[0]  ; Controle:Controle|estado[1]                   ; clock      ; clock    ; None                        ; None                      ; 5.528 ns                ;
; N/A                                     ; 48.69 MHz ( period = 20.536 ns )                    ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[8]  ; Banco_reg:banco_registradores|Cluster[31][29] ; clock      ; clock    ; None                        ; None                      ; 5.556 ns                ;
; N/A                                     ; 48.70 MHz ( period = 20.534 ns )                    ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[7]  ; Banco_reg:banco_registradores|Cluster[31][30] ; clock      ; clock    ; None                        ; None                      ; 5.535 ns                ;
; N/A                                     ; 48.72 MHz ( period = 20.526 ns )                    ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[7]  ; Banco_reg:banco_registradores|Cluster[29][30] ; clock      ; clock    ; None                        ; None                      ; 5.531 ns                ;
; N/A                                     ; 48.73 MHz ( period = 20.522 ns )                    ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[4]  ; Banco_reg:banco_registradores|Cluster[0][31]  ; clock      ; clock    ; None                        ; None                      ; 5.511 ns                ;
; N/A                                     ; 48.75 MHz ( period = 20.514 ns )                    ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[1]  ; Registrador:PC|Saida[31]                      ; clock      ; clock    ; None                        ; None                      ; 5.524 ns                ;
; N/A                                     ; 48.75 MHz ( period = 20.512 ns )                    ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[1]  ; Registrador:PC|Saida[30]                      ; clock      ; clock    ; None                        ; None                      ; 5.523 ns                ;
; N/A                                     ; 48.75 MHz ( period = 20.512 ns )                    ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[6]  ; Banco_reg:banco_registradores|Cluster[2][29]  ; clock      ; clock    ; None                        ; None                      ; 5.524 ns                ;
; N/A                                     ; 48.76 MHz ( period = 20.510 ns )                    ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[0]  ; Controle:Controle|estado[0]                   ; clock      ; clock    ; None                        ; None                      ; 5.512 ns                ;
; N/A                                     ; 48.77 MHz ( period = 20.504 ns )                    ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[6]  ; Banco_reg:banco_registradores|Cluster[31][29] ; clock      ; clock    ; None                        ; None                      ; 5.520 ns                ;
; N/A                                     ; 48.78 MHz ( period = 20.500 ns )                    ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[4]  ; Banco_reg:banco_registradores|Cluster[2][30]  ; clock      ; clock    ; None                        ; None                      ; 5.504 ns                ;
; N/A                                     ; 48.79 MHz ( period = 20.498 ns )                    ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[7]  ; Banco_reg:banco_registradores|Cluster[2][29]  ; clock      ; clock    ; None                        ; None                      ; 5.518 ns                ;
; Timing analysis restricted to 200 rows. ; To change the limit use Settings (Assignments menu) ;                                         ;                                               ;            ;          ;                             ;                           ;                         ;
+-----------------------------------------+-----------------------------------------------------+-----------------------------------------+-----------------------------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Hold: 'clock'                                                                                                                                                                                                                              ;
+------------------------------------------+------------------------------------------------+-----------------------------------------+------------+----------+----------------------------+----------------------------+--------------------------+
; Minimum Slack                            ; From                                           ; To                                      ; From Clock ; To Clock ; Required Hold Relationship ; Required Shortest P2P Time ; Actual Shortest P2P Time ;
+------------------------------------------+------------------------------------------------+-----------------------------------------+------------+----------+----------------------------+----------------------------+--------------------------+
; Not operational: Clock Skew > Data Delay ; Registrador:B|Saida[13]                        ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[13] ; clock      ; clock    ; None                       ; None                       ; 0.739 ns                 ;
; Not operational: Clock Skew > Data Delay ; Instr_Reg:registrador_instrucoes|Instr15_0[11] ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[11] ; clock      ; clock    ; None                       ; None                       ; 0.768 ns                 ;
; Not operational: Clock Skew > Data Delay ; Instr_Reg:registrador_instrucoes|Instr15_0[15] ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[19] ; clock      ; clock    ; None                       ; None                       ; 0.760 ns                 ;
; Not operational: Clock Skew > Data Delay ; Instr_Reg:registrador_instrucoes|Instr15_0[9]  ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[9]  ; clock      ; clock    ; None                       ; None                       ; 0.799 ns                 ;
; Not operational: Clock Skew > Data Delay ; Instr_Reg:registrador_instrucoes|Instr15_0[13] ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[13] ; clock      ; clock    ; None                       ; None                       ; 0.816 ns                 ;
; Not operational: Clock Skew > Data Delay ; Instr_Reg:registrador_instrucoes|Instr15_0[14] ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[14] ; clock      ; clock    ; None                       ; None                       ; 0.863 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:B|Saida[17]                        ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[17] ; clock      ; clock    ; None                       ; None                       ; 0.869 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:B|Saida[25]                        ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[25] ; clock      ; clock    ; None                       ; None                       ; 0.868 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:B|Saida[21]                        ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[21] ; clock      ; clock    ; None                       ; None                       ; 0.871 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:B|Saida[18]                        ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[18] ; clock      ; clock    ; None                       ; None                       ; 0.882 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:B|Saida[10]                        ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[10] ; clock      ; clock    ; None                       ; None                       ; 0.893 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:B|Saida[24]                        ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[24] ; clock      ; clock    ; None                       ; None                       ; 0.912 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:B|Saida[29]                        ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[29] ; clock      ; clock    ; None                       ; None                       ; 0.941 ns                 ;
; Not operational: Clock Skew > Data Delay ; Instr_Reg:registrador_instrucoes|Instr15_0[10] ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[10] ; clock      ; clock    ; None                       ; None                       ; 0.965 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:B|Saida[2]                         ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[2]  ; clock      ; clock    ; None                       ; None                       ; 0.996 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:B|Saida[19]                        ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[19] ; clock      ; clock    ; None                       ; None                       ; 0.996 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:B|Saida[14]                        ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[14] ; clock      ; clock    ; None                       ; None                       ; 1.005 ns                 ;
; Not operational: Clock Skew > Data Delay ; Instr_Reg:registrador_instrucoes|Instr15_0[8]  ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[8]  ; clock      ; clock    ; None                       ; None                       ; 1.021 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:B|Saida[27]                        ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[27] ; clock      ; clock    ; None                       ; None                       ; 1.035 ns                 ;
; Not operational: Clock Skew > Data Delay ; Instr_Reg:registrador_instrucoes|Instr15_0[2]  ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[2]  ; clock      ; clock    ; None                       ; None                       ; 1.069 ns                 ;
; Not operational: Clock Skew > Data Delay ; Instr_Reg:registrador_instrucoes|Instr15_0[4]  ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[4]  ; clock      ; clock    ; None                       ; None                       ; 1.099 ns                 ;
; Not operational: Clock Skew > Data Delay ; Instr_Reg:registrador_instrucoes|Instr15_0[12] ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[12] ; clock      ; clock    ; None                       ; None                       ; 1.065 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:B|Saida[20]                        ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[20] ; clock      ; clock    ; None                       ; None                       ; 1.079 ns                 ;
; Not operational: Clock Skew > Data Delay ; Instr_Reg:registrador_instrucoes|Instr15_0[7]  ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[7]  ; clock      ; clock    ; None                       ; None                       ; 1.104 ns                 ;
; Not operational: Clock Skew > Data Delay ; Instr_Reg:registrador_instrucoes|Instr15_0[3]  ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[3]  ; clock      ; clock    ; None                       ; None                       ; 1.123 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:B|Saida[23]                        ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[23] ; clock      ; clock    ; None                       ; None                       ; 1.104 ns                 ;
; Not operational: Clock Skew > Data Delay ; Instr_Reg:registrador_instrucoes|Instr15_0[1]  ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[1]  ; clock      ; clock    ; None                       ; None                       ; 1.136 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:B|Saida[4]                         ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[4]  ; clock      ; clock    ; None                       ; None                       ; 1.199 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:B|Saida[9]                         ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[9]  ; clock      ; clock    ; None                       ; None                       ; 1.199 ns                 ;
; Not operational: Clock Skew > Data Delay ; Instr_Reg:registrador_instrucoes|Instr15_0[15] ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[21] ; clock      ; clock    ; None                       ; None                       ; 1.211 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:B|Saida[11]                        ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[11] ; clock      ; clock    ; None                       ; None                       ; 1.232 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:B|Saida[3]                         ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[3]  ; clock      ; clock    ; None                       ; None                       ; 1.267 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:B|Saida[26]                        ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[26] ; clock      ; clock    ; None                       ; None                       ; 1.269 ns                 ;
; Not operational: Clock Skew > Data Delay ; Instr_Reg:registrador_instrucoes|Instr15_0[15] ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[24] ; clock      ; clock    ; None                       ; None                       ; 1.273 ns                 ;
; Not operational: Clock Skew > Data Delay ; Instr_Reg:registrador_instrucoes|Instr15_0[6]  ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[6]  ; clock      ; clock    ; None                       ; None                       ; 1.290 ns                 ;
; Not operational: Clock Skew > Data Delay ; Instr_Reg:registrador_instrucoes|Instr15_0[15] ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[23] ; clock      ; clock    ; None                       ; None                       ; 1.278 ns                 ;
; Not operational: Clock Skew > Data Delay ; Instr_Reg:registrador_instrucoes|Instr15_0[15] ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[26] ; clock      ; clock    ; None                       ; None                       ; 1.304 ns                 ;
; Not operational: Clock Skew > Data Delay ; Instr_Reg:registrador_instrucoes|Instr15_0[5]  ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[5]  ; clock      ; clock    ; None                       ; None                       ; 1.316 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:B|Saida[8]                         ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[8]  ; clock      ; clock    ; None                       ; None                       ; 1.286 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:B|Saida[12]                        ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[12] ; clock      ; clock    ; None                       ; None                       ; 1.289 ns                 ;
; Not operational: Clock Skew > Data Delay ; Instr_Reg:registrador_instrucoes|Instr15_0[15] ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[25] ; clock      ; clock    ; None                       ; None                       ; 1.378 ns                 ;
; Not operational: Clock Skew > Data Delay ; Controle:Controle|ALUSrcB[2]                   ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[27] ; clock      ; clock    ; None                       ; None                       ; 1.051 ns                 ;
; Not operational: Clock Skew > Data Delay ; Instr_Reg:registrador_instrucoes|Instr15_0[15] ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[20] ; clock      ; clock    ; None                       ; None                       ; 1.376 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:B|Saida[0]                         ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[0]  ; clock      ; clock    ; None                       ; None                       ; 1.411 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:B|Saida[7]                         ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[7]  ; clock      ; clock    ; None                       ; None                       ; 1.407 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:B|Saida[22]                        ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[22] ; clock      ; clock    ; None                       ; None                       ; 1.455 ns                 ;
; Not operational: Clock Skew > Data Delay ; Instr_Reg:registrador_instrucoes|Instr15_0[15] ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[22] ; clock      ; clock    ; None                       ; None                       ; 1.542 ns                 ;
; Not operational: Clock Skew > Data Delay ; Controle:Controle|ALUSrcB[2]                   ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[17] ; clock      ; clock    ; None                       ; None                       ; 1.269 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:B|Saida[30]                        ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[30] ; clock      ; clock    ; None                       ; None                       ; 1.628 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:B|Saida[31]                        ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[31] ; clock      ; clock    ; None                       ; None                       ; 1.665 ns                 ;
; Not operational: Clock Skew > Data Delay ; Controle:Controle|ALUSrcB[1]                   ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[28] ; clock      ; clock    ; None                       ; None                       ; 1.177 ns                 ;
; Not operational: Clock Skew > Data Delay ; Instr_Reg:registrador_instrucoes|Instr15_0[15] ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[30] ; clock      ; clock    ; None                       ; None                       ; 1.748 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:B|Saida[5]                         ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[5]  ; clock      ; clock    ; None                       ; None                       ; 1.777 ns                 ;
; Not operational: Clock Skew > Data Delay ; Instr_Reg:registrador_instrucoes|Instr15_0[15] ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[15] ; clock      ; clock    ; None                       ; None                       ; 1.755 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:B|Saida[28]                        ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[28] ; clock      ; clock    ; None                       ; None                       ; 1.757 ns                 ;
; Not operational: Clock Skew > Data Delay ; Controle:Controle|ALUSrcB[2]                   ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[29] ; clock      ; clock    ; None                       ; None                       ; 1.464 ns                 ;
; Not operational: Clock Skew > Data Delay ; Controle:Controle|ALUSrcB[2]                   ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[22] ; clock      ; clock    ; None                       ; None                       ; 1.490 ns                 ;
; Not operational: Clock Skew > Data Delay ; Controle:Controle|ALUSrcB[1]                   ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[29] ; clock      ; clock    ; None                       ; None                       ; 1.241 ns                 ;
; Not operational: Clock Skew > Data Delay ; Controle:Controle|ALUSrcB[2]                   ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[28] ; clock      ; clock    ; None                       ; None                       ; 1.478 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:B|Saida[6]                         ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[6]  ; clock      ; clock    ; None                       ; None                       ; 1.934 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:B|Saida[15]                        ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[15] ; clock      ; clock    ; None                       ; None                       ; 1.914 ns                 ;
; Not operational: Clock Skew > Data Delay ; Instr_Reg:registrador_instrucoes|Instr15_0[15] ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[31] ; clock      ; clock    ; None                       ; None                       ; 1.948 ns                 ;
; Not operational: Clock Skew > Data Delay ; Controle:Controle|ALUSrcB[2]                   ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[21] ; clock      ; clock    ; None                       ; None                       ; 1.659 ns                 ;
; Not operational: Clock Skew > Data Delay ; Controle:Controle|ALUSrcB[2]                   ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[18] ; clock      ; clock    ; None                       ; None                       ; 1.670 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:B|Saida[1]                         ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[1]  ; clock      ; clock    ; None                       ; None                       ; 2.052 ns                 ;
; Not operational: Clock Skew > Data Delay ; Controle:Controle|ALUSrcB[2]                   ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[30] ; clock      ; clock    ; None                       ; None                       ; 1.729 ns                 ;
; Not operational: Clock Skew > Data Delay ; Controle:Controle|ALUSrcB[2]                   ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[15] ; clock      ; clock    ; None                       ; None                       ; 1.736 ns                 ;
; Not operational: Clock Skew > Data Delay ; Instr_Reg:registrador_instrucoes|Instr15_0[15] ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[27] ; clock      ; clock    ; None                       ; None                       ; 2.071 ns                 ;
; Not operational: Clock Skew > Data Delay ; Controle:Controle|ALUSrcB[2]                   ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[11] ; clock      ; clock    ; None                       ; None                       ; 1.759 ns                 ;
; Not operational: Clock Skew > Data Delay ; Controle:Controle|ALUSrcB[2]                   ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[31] ; clock      ; clock    ; None                       ; None                       ; 1.766 ns                 ;
; Not operational: Clock Skew > Data Delay ; Controle:Controle|ALUSrcB[2]                   ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[8]  ; clock      ; clock    ; None                       ; None                       ; 1.770 ns                 ;
; Not operational: Clock Skew > Data Delay ; Controle:Controle|ALUSrcB[2]                   ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[23] ; clock      ; clock    ; None                       ; None                       ; 1.788 ns                 ;
; Not operational: Clock Skew > Data Delay ; Instr_Reg:registrador_instrucoes|Instr15_0[15] ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[29] ; clock      ; clock    ; None                       ; None                       ; 2.155 ns                 ;
; Not operational: Clock Skew > Data Delay ; Controle:Controle|ALUSrcB[2]                   ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[25] ; clock      ; clock    ; None                       ; None                       ; 1.868 ns                 ;
; Not operational: Clock Skew > Data Delay ; Instr_Reg:registrador_instrucoes|Instr15_0[15] ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[17] ; clock      ; clock    ; None                       ; None                       ; 2.216 ns                 ;
; Not operational: Clock Skew > Data Delay ; Controle:Controle|ALUSrcB[1]                   ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[31] ; clock      ; clock    ; None                       ; None                       ; 1.677 ns                 ;
; Not operational: Clock Skew > Data Delay ; Controle:Controle|ALUSrcB[2]                   ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[2]  ; clock      ; clock    ; None                       ; None                       ; 1.945 ns                 ;
; Not operational: Clock Skew > Data Delay ; Controle:Controle|ALUSrcB[2]                   ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[19] ; clock      ; clock    ; None                       ; None                       ; 1.925 ns                 ;
; Not operational: Clock Skew > Data Delay ; Controle:Controle|ALUSrcB[2]                   ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[9]  ; clock      ; clock    ; None                       ; None                       ; 1.935 ns                 ;
; Not operational: Clock Skew > Data Delay ; Controle:Controle|ALUSrcB[2]                   ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[13] ; clock      ; clock    ; None                       ; None                       ; 1.954 ns                 ;
; Not operational: Clock Skew > Data Delay ; Controle:Controle|ALUSrcB[2]                   ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[24] ; clock      ; clock    ; None                       ; None                       ; 1.978 ns                 ;
; Not operational: Clock Skew > Data Delay ; Controle:Controle|ALUSrcB[2]                   ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[26] ; clock      ; clock    ; None                       ; None                       ; 1.988 ns                 ;
; Not operational: Clock Skew > Data Delay ; Controle:Controle|ALUSrcB[2]                   ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[3]  ; clock      ; clock    ; None                       ; None                       ; 1.999 ns                 ;
; Not operational: Clock Skew > Data Delay ; Instr_Reg:registrador_instrucoes|Instr15_0[15] ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[28] ; clock      ; clock    ; None                       ; None                       ; 2.301 ns                 ;
; Not operational: Clock Skew > Data Delay ; Controle:Controle|RegDest[1]                   ; MuxRegDest:MuxRegDest|MuxRegDestOut[0]  ; clock      ; clock    ; None                       ; None                       ; 1.301 ns                 ;
; Not operational: Clock Skew > Data Delay ; Instr_Reg:registrador_instrucoes|Instr15_0[0]  ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[0]  ; clock      ; clock    ; None                       ; None                       ; 2.339 ns                 ;
; Not operational: Clock Skew > Data Delay ; Instr_Reg:registrador_instrucoes|Instr15_0[15] ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[16] ; clock      ; clock    ; None                       ; None                       ; 2.340 ns                 ;
; Not operational: Clock Skew > Data Delay ; Controle:Controle|ALUSrcB[2]                   ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[14] ; clock      ; clock    ; None                       ; None                       ; 2.014 ns                 ;
; Not operational: Clock Skew > Data Delay ; Controle:Controle|ALUSrcB[1]                   ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[9]  ; clock      ; clock    ; None                       ; None                       ; 1.791 ns                 ;
; Not operational: Clock Skew > Data Delay ; Controle:Controle|ALUSrcB[1]                   ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[30] ; clock      ; clock    ; None                       ; None                       ; 1.813 ns                 ;
; Not operational: Clock Skew > Data Delay ; Controle:Controle|ALUSrcB[1]                   ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[15] ; clock      ; clock    ; None                       ; None                       ; 1.811 ns                 ;
; Not operational: Clock Skew > Data Delay ; Controle:Controle|ALUSrcB[1]                   ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[11] ; clock      ; clock    ; None                       ; None                       ; 1.838 ns                 ;
; Not operational: Clock Skew > Data Delay ; Controle:Controle|ALUSrcB[2]                   ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[16] ; clock      ; clock    ; None                       ; None                       ; 2.082 ns                 ;
; Not operational: Clock Skew > Data Delay ; Instr_Reg:registrador_instrucoes|Instr15_0[15] ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[18] ; clock      ; clock    ; None                       ; None                       ; 2.411 ns                 ;
; Not operational: Clock Skew > Data Delay ; Controle:Controle|ALUSrcB[0]                   ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[11] ; clock      ; clock    ; None                       ; None                       ; 1.391 ns                 ;
; Not operational: Clock Skew > Data Delay ; Controle:Controle|ALUSrcB[2]                   ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[10] ; clock      ; clock    ; None                       ; None                       ; 2.110 ns                 ;
; Not operational: Clock Skew > Data Delay ; Controle:Controle|ALUSrcB[0]                   ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[9]  ; clock      ; clock    ; None                       ; None                       ; 1.405 ns                 ;
; Not operational: Clock Skew > Data Delay ; Controle:Controle|ALUSrcB[1]                   ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[13] ; clock      ; clock    ; None                       ; None                       ; 1.891 ns                 ;
; Not operational: Clock Skew > Data Delay ; Controle:Controle|ALUSrcB[1]                   ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[14] ; clock      ; clock    ; None                       ; None                       ; 1.933 ns                 ;
; Not operational: Clock Skew > Data Delay ; Controle:Controle|ALUSrcB[1]                   ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[25] ; clock      ; clock    ; None                       ; None                       ; 1.958 ns                 ;
; Not operational: Clock Skew > Data Delay ; Controle:Controle|ALUSrcB[0]                   ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[14] ; clock      ; clock    ; None                       ; None                       ; 1.485 ns                 ;
; Not operational: Clock Skew > Data Delay ; Controle:Controle|ALUSrcB[1]                   ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[17] ; clock      ; clock    ; None                       ; None                       ; 1.985 ns                 ;
; Not operational: Clock Skew > Data Delay ; Controle:Controle|ALUSrcB[1]                   ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[22] ; clock      ; clock    ; None                       ; None                       ; 1.996 ns                 ;
; Not operational: Clock Skew > Data Delay ; Controle:Controle|ALUSrcB[2]                   ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[12] ; clock      ; clock    ; None                       ; None                       ; 2.203 ns                 ;
; Not operational: Clock Skew > Data Delay ; Controle:Controle|ALUSrcB[1]                   ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[21] ; clock      ; clock    ; None                       ; None                       ; 2.003 ns                 ;
; Not operational: Clock Skew > Data Delay ; Controle:Controle|ALUSrcB[2]                   ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[4]  ; clock      ; clock    ; None                       ; None                       ; 2.244 ns                 ;
; Not operational: Clock Skew > Data Delay ; Controle:Controle|ALUSrcB[2]                   ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[7]  ; clock      ; clock    ; None                       ; None                       ; 2.249 ns                 ;
; Not operational: Clock Skew > Data Delay ; Controle:Controle|ALUSrcB[0]                   ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[26] ; clock      ; clock    ; None                       ; None                       ; 1.560 ns                 ;
; Not operational: Clock Skew > Data Delay ; Controle:Controle|ALUSrcB[2]                   ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[1]  ; clock      ; clock    ; None                       ; None                       ; 2.281 ns                 ;
; Not operational: Clock Skew > Data Delay ; Controle:Controle|RegDest[1]                   ; MuxRegDest:MuxRegDest|MuxRegDestOut[1]  ; clock      ; clock    ; None                       ; None                       ; 1.604 ns                 ;
; Not operational: Clock Skew > Data Delay ; Controle:Controle|ALUSrcB[0]                   ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[23] ; clock      ; clock    ; None                       ; None                       ; 1.592 ns                 ;
; Not operational: Clock Skew > Data Delay ; Controle:Controle|ALUSrcB[0]                   ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[30] ; clock      ; clock    ; None                       ; None                       ; 1.595 ns                 ;
; Not operational: Clock Skew > Data Delay ; Controle:Controle|ALUSrcB[1]                   ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[19] ; clock      ; clock    ; None                       ; None                       ; 2.068 ns                 ;
; Not operational: Clock Skew > Data Delay ; Controle:Controle|ALUSrcB[0]                   ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[15] ; clock      ; clock    ; None                       ; None                       ; 1.595 ns                 ;
; Not operational: Clock Skew > Data Delay ; Controle:Controle|ALUSrcB[1]                   ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[23] ; clock      ; clock    ; None                       ; None                       ; 2.074 ns                 ;
; Not operational: Clock Skew > Data Delay ; Controle:Controle|ALUSrcB[0]                   ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[24] ; clock      ; clock    ; None                       ; None                       ; 1.601 ns                 ;
; Not operational: Clock Skew > Data Delay ; Controle:Controle|ALUSrcB[1]                   ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[24] ; clock      ; clock    ; None                       ; None                       ; 2.081 ns                 ;
; Not operational: Clock Skew > Data Delay ; Controle:Controle|ALUSrcB[1]                   ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[7]  ; clock      ; clock    ; None                       ; None                       ; 2.091 ns                 ;
; Not operational: Clock Skew > Data Delay ; Controle:Controle|ALUSrcB[0]                   ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[22] ; clock      ; clock    ; None                       ; None                       ; 1.623 ns                 ;
; Not operational: Clock Skew > Data Delay ; Controle:Controle|ALUSrcB[1]                   ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[0]  ; clock      ; clock    ; None                       ; None                       ; 2.121 ns                 ;
; Not operational: Clock Skew > Data Delay ; Controle:Controle|ALUSrcB[1]                   ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[1]  ; clock      ; clock    ; None                       ; None                       ; 2.124 ns                 ;
; Not operational: Clock Skew > Data Delay ; Controle:Controle|ALUSrcB[0]                   ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[31] ; clock      ; clock    ; None                       ; None                       ; 1.630 ns                 ;
; Not operational: Clock Skew > Data Delay ; Controle:Controle|RegDest[0]                   ; MuxRegDest:MuxRegDest|MuxRegDestOut[1]  ; clock      ; clock    ; None                       ; None                       ; 1.563 ns                 ;
; Not operational: Clock Skew > Data Delay ; Controle:Controle|ALUSrcB[0]                   ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[27] ; clock      ; clock    ; None                       ; None                       ; 1.632 ns                 ;
; Not operational: Clock Skew > Data Delay ; Controle:Controle|ALUSrcB[1]                   ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[27] ; clock      ; clock    ; None                       ; None                       ; 2.123 ns                 ;
; Not operational: Clock Skew > Data Delay ; Controle:Controle|ALUSrcB[0]                   ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[13] ; clock      ; clock    ; None                       ; None                       ; 1.648 ns                 ;
; Not operational: Clock Skew > Data Delay ; Controle:Controle|ALUSrcB[0]                   ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[25] ; clock      ; clock    ; None                       ; None                       ; 1.661 ns                 ;
; Not operational: Clock Skew > Data Delay ; Controle:Controle|ALUSrcB[1]                   ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[18] ; clock      ; clock    ; None                       ; None                       ; 2.145 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:B|Saida[16]                        ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[16] ; clock      ; clock    ; None                       ; None                       ; 2.705 ns                 ;
; Not operational: Clock Skew > Data Delay ; Controle:Controle|ALUSrcB[0]                   ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[29] ; clock      ; clock    ; None                       ; None                       ; 1.655 ns                 ;
; Not operational: Clock Skew > Data Delay ; Controle:Controle|ALUSrcB[2]                   ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[20] ; clock      ; clock    ; None                       ; None                       ; 2.367 ns                 ;
; Not operational: Clock Skew > Data Delay ; Controle:Controle|ALUSrcB[0]                   ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[6]  ; clock      ; clock    ; None                       ; None                       ; 1.674 ns                 ;
; Not operational: Clock Skew > Data Delay ; Controle:Controle|ALUSrcB[1]                   ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[12] ; clock      ; clock    ; None                       ; None                       ; 2.140 ns                 ;
; Not operational: Clock Skew > Data Delay ; Controle:Controle|ALUSrcB[1]                   ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[10] ; clock      ; clock    ; None                       ; None                       ; 2.160 ns                 ;
; Not operational: Clock Skew > Data Delay ; Controle:Controle|ALUSrcB[0]                   ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[12] ; clock      ; clock    ; None                       ; None                       ; 1.685 ns                 ;
; Not operational: Clock Skew > Data Delay ; Controle:Controle|ALUSrcB[1]                   ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[20] ; clock      ; clock    ; None                       ; None                       ; 2.172 ns                 ;
; Not operational: Clock Skew > Data Delay ; Controle:Controle|ALUSrcB[0]                   ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[10] ; clock      ; clock    ; None                       ; None                       ; 1.721 ns                 ;
; Not operational: Clock Skew > Data Delay ; Controle:Controle|ALUSrcB[0]                   ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[19] ; clock      ; clock    ; None                       ; None                       ; 1.730 ns                 ;
; Not operational: Clock Skew > Data Delay ; Controle:Controle|ALUSrcB[2]                   ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[5]  ; clock      ; clock    ; None                       ; None                       ; 2.467 ns                 ;
; Not operational: Clock Skew > Data Delay ; Controle:Controle|ALUSrcB[0]                   ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[17] ; clock      ; clock    ; None                       ; None                       ; 1.782 ns                 ;
; Not operational: Clock Skew > Data Delay ; Controle:Controle|ALUSrcB[1]                   ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[4]  ; clock      ; clock    ; None                       ; None                       ; 2.293 ns                 ;
; Not operational: Clock Skew > Data Delay ; Controle:Controle|ALUSrcB[1]                   ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[26] ; clock      ; clock    ; None                       ; None                       ; 2.289 ns                 ;
; Not operational: Clock Skew > Data Delay ; Controle:Controle|ALUSrcB[0]                   ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[28] ; clock      ; clock    ; None                       ; None                       ; 1.794 ns                 ;
; Not operational: Clock Skew > Data Delay ; Controle:Controle|ALUSrcB[1]                   ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[8]  ; clock      ; clock    ; None                       ; None                       ; 2.277 ns                 ;
; Not operational: Clock Skew > Data Delay ; Controle:Controle|ALUSrcB[0]                   ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[21] ; clock      ; clock    ; None                       ; None                       ; 1.828 ns                 ;
; Not operational: Clock Skew > Data Delay ; Controle:Controle|ALUSrcB[0]                   ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[8]  ; clock      ; clock    ; None                       ; None                       ; 1.812 ns                 ;
; Not operational: Clock Skew > Data Delay ; Controle:Controle|ALUSrcB[1]                   ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[2]  ; clock      ; clock    ; None                       ; None                       ; 2.329 ns                 ;
; Not operational: Clock Skew > Data Delay ; Controle:Controle|ALUSrcB[0]                   ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[4]  ; clock      ; clock    ; None                       ; None                       ; 1.857 ns                 ;
; Not operational: Clock Skew > Data Delay ; Controle:Controle|ALUSrcB[0]                   ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[7]  ; clock      ; clock    ; None                       ; None                       ; 1.862 ns                 ;
; Not operational: Clock Skew > Data Delay ; Controle:Controle|ALUSrcB[2]                   ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[6]  ; clock      ; clock    ; None                       ; None                       ; 2.574 ns                 ;
; Not operational: Clock Skew > Data Delay ; Controle:Controle|ALUSrcB[0]                   ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[1]  ; clock      ; clock    ; None                       ; None                       ; 1.892 ns                 ;
; Not operational: Clock Skew > Data Delay ; Controle:Controle|ALUSrcB[1]                   ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[3]  ; clock      ; clock    ; None                       ; None                       ; 2.383 ns                 ;
; Not operational: Clock Skew > Data Delay ; Controle:Controle|ALUSrcB[1]                   ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[16] ; clock      ; clock    ; None                       ; None                       ; 2.379 ns                 ;
; Not operational: Clock Skew > Data Delay ; Controle:Controle|ALUSrcB[1]                   ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[5]  ; clock      ; clock    ; None                       ; None                       ; 2.386 ns                 ;
; Not operational: Clock Skew > Data Delay ; Controle:Controle|ALUSrcB[0]                   ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[3]  ; clock      ; clock    ; None                       ; None                       ; 1.918 ns                 ;
; Not operational: Clock Skew > Data Delay ; Controle:Controle|ALUSrcB[0]                   ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[5]  ; clock      ; clock    ; None                       ; None                       ; 1.937 ns                 ;
; Not operational: Clock Skew > Data Delay ; Controle:Controle|ALUSrcB[0]                   ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[20] ; clock      ; clock    ; None                       ; None                       ; 1.940 ns                 ;
; Not operational: Clock Skew > Data Delay ; Controle:Controle|ALUSrcB[0]                   ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[18] ; clock      ; clock    ; None                       ; None                       ; 1.977 ns                 ;
; Not operational: Clock Skew > Data Delay ; Controle:Controle|ALUSrcB[2]                   ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[0]  ; clock      ; clock    ; None                       ; None                       ; 2.703 ns                 ;
; Not operational: Clock Skew > Data Delay ; Controle:Controle|ALUSrcB[1]                   ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[6]  ; clock      ; clock    ; None                       ; None                       ; 2.534 ns                 ;
; Not operational: Clock Skew > Data Delay ; Controle:Controle|ALUSrcB[0]                   ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[2]  ; clock      ; clock    ; None                       ; None                       ; 2.075 ns                 ;
; Not operational: Clock Skew > Data Delay ; Controle:Controle|ALUSrcB[0]                   ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[16] ; clock      ; clock    ; None                       ; None                       ; 2.161 ns                 ;
; Not operational: Clock Skew > Data Delay ; Controle:Controle|ALUSrcB[0]                   ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[0]  ; clock      ; clock    ; None                       ; None                       ; 2.168 ns                 ;
; Not operational: Clock Skew > Data Delay ; Controle:Controle|estado[0]                    ; Controle:Controle|RegDest[0]            ; clock      ; clock    ; None                       ; None                       ; 0.658 ns                 ;
; Not operational: Clock Skew > Data Delay ; Controle:Controle|estado[1]                    ; Controle:Controle|RegDest[0]            ; clock      ; clock    ; None                       ; None                       ; 0.930 ns                 ;
; Not operational: Clock Skew > Data Delay ; Controle:Controle|estado[0]                    ; Controle:Controle|RegDest[1]            ; clock      ; clock    ; None                       ; None                       ; 0.854 ns                 ;
; Not operational: Clock Skew > Data Delay ; Controle:Controle|estado[3]                    ; Controle:Controle|RegDest[0]            ; clock      ; clock    ; None                       ; None                       ; 1.056 ns                 ;
; Not operational: Clock Skew > Data Delay ; Controle:Controle|estado[2]                    ; Controle:Controle|RegDest[0]            ; clock      ; clock    ; None                       ; None                       ; 1.079 ns                 ;
+------------------------------------------+------------------------------------------------+-----------------------------------------+------------+----------+----------------------------+----------------------------+--------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; tco                                                                                                                                                                               ;
+-----------------------------------------+-----------------------------------------------------+------------+-----------------------------------------+---------------+------------+
; Slack                                   ; Required tco                                        ; Actual tco ; From                                    ; To            ; From Clock ;
+-----------------------------------------+-----------------------------------------------------+------------+-----------------------------------------+---------------+------------+
; N/A                                     ; None                                                ; 16.262 ns  ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[1]  ; AluResult[31] ; clock      ;
; N/A                                     ; None                                                ; 16.116 ns  ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[1]  ; AluResult[28] ; clock      ;
; N/A                                     ; None                                                ; 16.085 ns  ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[1]  ; AluResult[30] ; clock      ;
; N/A                                     ; None                                                ; 16.059 ns  ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[0]  ; AluResult[31] ; clock      ;
; N/A                                     ; None                                                ; 16.024 ns  ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[2]  ; AluResult[31] ; clock      ;
; N/A                                     ; None                                                ; 15.913 ns  ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[0]  ; AluResult[28] ; clock      ;
; N/A                                     ; None                                                ; 15.882 ns  ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[0]  ; AluResult[30] ; clock      ;
; N/A                                     ; None                                                ; 15.880 ns  ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[3]  ; AluResult[31] ; clock      ;
; N/A                                     ; None                                                ; 15.878 ns  ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[2]  ; AluResult[28] ; clock      ;
; N/A                                     ; None                                                ; 15.847 ns  ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[2]  ; AluResult[30] ; clock      ;
; N/A                                     ; None                                                ; 15.797 ns  ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[1]  ; AluResult[27] ; clock      ;
; N/A                                     ; None                                                ; 15.762 ns  ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[5]  ; AluResult[31] ; clock      ;
; N/A                                     ; None                                                ; 15.734 ns  ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[3]  ; AluResult[28] ; clock      ;
; N/A                                     ; None                                                ; 15.703 ns  ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[3]  ; AluResult[30] ; clock      ;
; N/A                                     ; None                                                ; 15.632 ns  ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[4]  ; AluResult[31] ; clock      ;
; N/A                                     ; None                                                ; 15.616 ns  ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[5]  ; AluResult[28] ; clock      ;
; N/A                                     ; None                                                ; 15.594 ns  ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[0]  ; AluResult[27] ; clock      ;
; N/A                                     ; None                                                ; 15.585 ns  ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[5]  ; AluResult[30] ; clock      ;
; N/A                                     ; None                                                ; 15.559 ns  ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[2]  ; AluResult[27] ; clock      ;
; N/A                                     ; None                                                ; 15.487 ns  ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[8]  ; AluResult[31] ; clock      ;
; N/A                                     ; None                                                ; 15.486 ns  ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[4]  ; AluResult[28] ; clock      ;
; N/A                                     ; None                                                ; 15.471 ns  ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[6]  ; AluResult[31] ; clock      ;
; N/A                                     ; None                                                ; 15.464 ns  ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[7]  ; AluResult[31] ; clock      ;
; N/A                                     ; None                                                ; 15.461 ns  ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[1]  ; AluResult[25] ; clock      ;
; N/A                                     ; None                                                ; 15.455 ns  ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[4]  ; AluResult[30] ; clock      ;
; N/A                                     ; None                                                ; 15.427 ns  ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[1]  ; AluResult[26] ; clock      ;
; N/A                                     ; None                                                ; 15.415 ns  ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[3]  ; AluResult[27] ; clock      ;
; N/A                                     ; None                                                ; 15.359 ns  ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[1]  ; AluResult[29] ; clock      ;
; N/A                                     ; None                                                ; 15.341 ns  ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[8]  ; AluResult[28] ; clock      ;
; N/A                                     ; None                                                ; 15.325 ns  ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[6]  ; AluResult[28] ; clock      ;
; N/A                                     ; None                                                ; 15.318 ns  ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[7]  ; AluResult[28] ; clock      ;
; N/A                                     ; None                                                ; 15.310 ns  ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[8]  ; AluResult[30] ; clock      ;
; N/A                                     ; None                                                ; 15.297 ns  ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[5]  ; AluResult[27] ; clock      ;
; N/A                                     ; None                                                ; 15.294 ns  ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[6]  ; AluResult[30] ; clock      ;
; N/A                                     ; None                                                ; 15.287 ns  ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[7]  ; AluResult[30] ; clock      ;
; N/A                                     ; None                                                ; 15.258 ns  ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[0]  ; AluResult[25] ; clock      ;
; N/A                                     ; None                                                ; 15.256 ns  ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[11] ; AluResult[31] ; clock      ;
; N/A                                     ; None                                                ; 15.246 ns  ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[9]  ; AluResult[31] ; clock      ;
; N/A                                     ; None                                                ; 15.224 ns  ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[0]  ; AluResult[26] ; clock      ;
; N/A                                     ; None                                                ; 15.223 ns  ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[2]  ; AluResult[25] ; clock      ;
; N/A                                     ; None                                                ; 15.189 ns  ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[2]  ; AluResult[26] ; clock      ;
; N/A                                     ; None                                                ; 15.188 ns  ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[1]  ; AluResult[24] ; clock      ;
; N/A                                     ; None                                                ; 15.167 ns  ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[4]  ; AluResult[27] ; clock      ;
; N/A                                     ; None                                                ; 15.156 ns  ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[0]  ; AluResult[29] ; clock      ;
; N/A                                     ; None                                                ; 15.141 ns  ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[1]  ; AluResult[16] ; clock      ;
; N/A                                     ; None                                                ; 15.121 ns  ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[2]  ; AluResult[29] ; clock      ;
; N/A                                     ; None                                                ; 15.110 ns  ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[11] ; AluResult[28] ; clock      ;
; N/A                                     ; None                                                ; 15.100 ns  ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[9]  ; AluResult[28] ; clock      ;
; N/A                                     ; None                                                ; 15.079 ns  ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[11] ; AluResult[30] ; clock      ;
; N/A                                     ; None                                                ; 15.079 ns  ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[3]  ; AluResult[25] ; clock      ;
; N/A                                     ; None                                                ; 15.069 ns  ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[9]  ; AluResult[30] ; clock      ;
; N/A                                     ; None                                                ; 15.045 ns  ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[3]  ; AluResult[26] ; clock      ;
; N/A                                     ; None                                                ; 15.026 ns  ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[1]  ; AluResult[20] ; clock      ;
; N/A                                     ; None                                                ; 15.022 ns  ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[8]  ; AluResult[27] ; clock      ;
; N/A                                     ; None                                                ; 15.006 ns  ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[6]  ; AluResult[27] ; clock      ;
; N/A                                     ; None                                                ; 14.999 ns  ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[7]  ; AluResult[27] ; clock      ;
; N/A                                     ; None                                                ; 14.985 ns  ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[0]  ; AluResult[24] ; clock      ;
; N/A                                     ; None                                                ; 14.978 ns  ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[10] ; AluResult[31] ; clock      ;
; N/A                                     ; None                                                ; 14.977 ns  ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[3]  ; AluResult[29] ; clock      ;
; N/A                                     ; None                                                ; 14.964 ns  ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[12] ; AluResult[31] ; clock      ;
; N/A                                     ; None                                                ; 14.961 ns  ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[5]  ; AluResult[25] ; clock      ;
; N/A                                     ; None                                                ; 14.950 ns  ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[2]  ; AluResult[24] ; clock      ;
; N/A                                     ; None                                                ; 14.938 ns  ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[0]  ; AluResult[16] ; clock      ;
; N/A                                     ; None                                                ; 14.927 ns  ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[5]  ; AluResult[26] ; clock      ;
; N/A                                     ; None                                                ; 14.903 ns  ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[2]  ; AluResult[16] ; clock      ;
; N/A                                     ; None                                                ; 14.900 ns  ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[1]  ; AluResult[23] ; clock      ;
; N/A                                     ; None                                                ; 14.859 ns  ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[5]  ; AluResult[29] ; clock      ;
; N/A                                     ; None                                                ; 14.850 ns  ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[15] ; AluResult[31] ; clock      ;
; N/A                                     ; None                                                ; 14.832 ns  ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[10] ; AluResult[28] ; clock      ;
; N/A                                     ; None                                                ; 14.831 ns  ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[4]  ; AluResult[25] ; clock      ;
; N/A                                     ; None                                                ; 14.823 ns  ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[0]  ; AluResult[20] ; clock      ;
; N/A                                     ; None                                                ; 14.818 ns  ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[12] ; AluResult[28] ; clock      ;
; N/A                                     ; None                                                ; 14.806 ns  ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[13] ; AluResult[31] ; clock      ;
; N/A                                     ; None                                                ; 14.806 ns  ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[3]  ; AluResult[24] ; clock      ;
; N/A                                     ; None                                                ; 14.805 ns  ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[16] ; AluResult[31] ; clock      ;
; N/A                                     ; None                                                ; 14.801 ns  ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[10] ; AluResult[30] ; clock      ;
; N/A                                     ; None                                                ; 14.799 ns  ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[1]  ; AluResult[22] ; clock      ;
; N/A                                     ; None                                                ; 14.797 ns  ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[4]  ; AluResult[26] ; clock      ;
; N/A                                     ; None                                                ; 14.791 ns  ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[11] ; AluResult[27] ; clock      ;
; N/A                                     ; None                                                ; 14.788 ns  ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[2]  ; AluResult[20] ; clock      ;
; N/A                                     ; None                                                ; 14.787 ns  ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[12] ; AluResult[30] ; clock      ;
; N/A                                     ; None                                                ; 14.781 ns  ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[9]  ; AluResult[27] ; clock      ;
; N/A                                     ; None                                                ; 14.759 ns  ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[3]  ; AluResult[16] ; clock      ;
; N/A                                     ; None                                                ; 14.729 ns  ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[4]  ; AluResult[29] ; clock      ;
; N/A                                     ; None                                                ; 14.723 ns  ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[1]  ; AluResult[21] ; clock      ;
; N/A                                     ; None                                                ; 14.704 ns  ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[15] ; AluResult[28] ; clock      ;
; N/A                                     ; None                                                ; 14.697 ns  ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[0]  ; AluResult[23] ; clock      ;
; N/A                                     ; None                                                ; 14.688 ns  ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[5]  ; AluResult[24] ; clock      ;
; N/A                                     ; None                                                ; 14.686 ns  ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[8]  ; AluResult[25] ; clock      ;
; N/A                                     ; None                                                ; 14.673 ns  ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[15] ; AluResult[30] ; clock      ;
; N/A                                     ; None                                                ; 14.670 ns  ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[6]  ; AluResult[25] ; clock      ;
; N/A                                     ; None                                                ; 14.663 ns  ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[7]  ; AluResult[25] ; clock      ;
; N/A                                     ; None                                                ; 14.662 ns  ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[2]  ; AluResult[23] ; clock      ;
; N/A                                     ; None                                                ; 14.660 ns  ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[13] ; AluResult[28] ; clock      ;
; N/A                                     ; None                                                ; 14.659 ns  ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[16] ; AluResult[28] ; clock      ;
; N/A                                     ; None                                                ; 14.652 ns  ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[8]  ; AluResult[26] ; clock      ;
; N/A                                     ; None                                                ; 14.644 ns  ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[3]  ; AluResult[20] ; clock      ;
; N/A                                     ; None                                                ; 14.641 ns  ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[5]  ; AluResult[16] ; clock      ;
; N/A                                     ; None                                                ; 14.636 ns  ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[6]  ; AluResult[26] ; clock      ;
; N/A                                     ; None                                                ; 14.629 ns  ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[13] ; AluResult[30] ; clock      ;
; N/A                                     ; None                                                ; 14.629 ns  ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[7]  ; AluResult[26] ; clock      ;
; N/A                                     ; None                                                ; 14.628 ns  ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[16] ; AluResult[30] ; clock      ;
; N/A                                     ; None                                                ; 14.596 ns  ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[0]  ; AluResult[22] ; clock      ;
; N/A                                     ; None                                                ; 14.584 ns  ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[8]  ; AluResult[29] ; clock      ;
; N/A                                     ; None                                                ; 14.568 ns  ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[6]  ; AluResult[29] ; clock      ;
; N/A                                     ; None                                                ; 14.561 ns  ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[7]  ; AluResult[29] ; clock      ;
; N/A                                     ; None                                                ; 14.561 ns  ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[2]  ; AluResult[22] ; clock      ;
; N/A                                     ; None                                                ; 14.558 ns  ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[4]  ; AluResult[24] ; clock      ;
; N/A                                     ; None                                                ; 14.526 ns  ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[5]  ; AluResult[20] ; clock      ;
; N/A                                     ; None                                                ; 14.520 ns  ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[0]  ; AluResult[21] ; clock      ;
; N/A                                     ; None                                                ; 14.518 ns  ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[14] ; AluResult[31] ; clock      ;
; N/A                                     ; None                                                ; 14.518 ns  ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[3]  ; AluResult[23] ; clock      ;
; N/A                                     ; None                                                ; 14.513 ns  ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[10] ; AluResult[27] ; clock      ;
; N/A                                     ; None                                                ; 14.511 ns  ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[4]  ; AluResult[16] ; clock      ;
; N/A                                     ; None                                                ; 14.499 ns  ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[12] ; AluResult[27] ; clock      ;
; N/A                                     ; None                                                ; 14.485 ns  ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[2]  ; AluResult[21] ; clock      ;
; N/A                                     ; None                                                ; 14.455 ns  ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[11] ; AluResult[25] ; clock      ;
; N/A                                     ; None                                                ; 14.445 ns  ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[9]  ; AluResult[25] ; clock      ;
; N/A                                     ; None                                                ; 14.421 ns  ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[11] ; AluResult[26] ; clock      ;
; N/A                                     ; None                                                ; 14.417 ns  ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[3]  ; AluResult[22] ; clock      ;
; N/A                                     ; None                                                ; 14.413 ns  ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[8]  ; AluResult[24] ; clock      ;
; N/A                                     ; None                                                ; 14.411 ns  ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[9]  ; AluResult[26] ; clock      ;
; N/A                                     ; None                                                ; 14.400 ns  ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[5]  ; AluResult[23] ; clock      ;
; N/A                                     ; None                                                ; 14.397 ns  ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[6]  ; AluResult[24] ; clock      ;
; N/A                                     ; None                                                ; 14.396 ns  ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[4]  ; AluResult[20] ; clock      ;
; N/A                                     ; None                                                ; 14.390 ns  ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[7]  ; AluResult[24] ; clock      ;
; N/A                                     ; None                                                ; 14.385 ns  ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[15] ; AluResult[27] ; clock      ;
; N/A                                     ; None                                                ; 14.372 ns  ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[14] ; AluResult[28] ; clock      ;
; N/A                                     ; None                                                ; 14.366 ns  ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[8]  ; AluResult[16] ; clock      ;
; N/A                                     ; None                                                ; 14.353 ns  ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[11] ; AluResult[29] ; clock      ;
; N/A                                     ; None                                                ; 14.350 ns  ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[6]  ; AluResult[16] ; clock      ;
; N/A                                     ; None                                                ; 14.343 ns  ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[9]  ; AluResult[29] ; clock      ;
; N/A                                     ; None                                                ; 14.343 ns  ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[7]  ; AluResult[16] ; clock      ;
; N/A                                     ; None                                                ; 14.341 ns  ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[14] ; AluResult[30] ; clock      ;
; N/A                                     ; None                                                ; 14.341 ns  ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[13] ; AluResult[27] ; clock      ;
; N/A                                     ; None                                                ; 14.341 ns  ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[3]  ; AluResult[21] ; clock      ;
; N/A                                     ; None                                                ; 14.340 ns  ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[16] ; AluResult[27] ; clock      ;
; N/A                                     ; None                                                ; 14.338 ns  ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[19] ; AluResult[31] ; clock      ;
; N/A                                     ; None                                                ; 14.299 ns  ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[5]  ; AluResult[22] ; clock      ;
; N/A                                     ; None                                                ; 14.270 ns  ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[4]  ; AluResult[23] ; clock      ;
; N/A                                     ; None                                                ; 14.267 ns  ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[1]  ; AluResult[17] ; clock      ;
; N/A                                     ; None                                                ; 14.253 ns  ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[17] ; AluResult[31] ; clock      ;
; N/A                                     ; None                                                ; 14.251 ns  ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[8]  ; AluResult[20] ; clock      ;
; N/A                                     ; None                                                ; 14.235 ns  ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[6]  ; AluResult[20] ; clock      ;
; N/A                                     ; None                                                ; 14.228 ns  ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[7]  ; AluResult[20] ; clock      ;
; N/A                                     ; None                                                ; 14.223 ns  ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[5]  ; AluResult[21] ; clock      ;
; N/A                                     ; None                                                ; 14.192 ns  ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[19] ; AluResult[28] ; clock      ;
; N/A                                     ; None                                                ; 14.182 ns  ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[11] ; AluResult[24] ; clock      ;
; N/A                                     ; None                                                ; 14.177 ns  ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[10] ; AluResult[25] ; clock      ;
; N/A                                     ; None                                                ; 14.177 ns  ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[1]  ; AluResult[15] ; clock      ;
; N/A                                     ; None                                                ; 14.172 ns  ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[9]  ; AluResult[24] ; clock      ;
; N/A                                     ; None                                                ; 14.169 ns  ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[4]  ; AluResult[22] ; clock      ;
; N/A                                     ; None                                                ; 14.163 ns  ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[18] ; AluResult[31] ; clock      ;
; N/A                                     ; None                                                ; 14.163 ns  ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[12] ; AluResult[25] ; clock      ;
; N/A                                     ; None                                                ; 14.161 ns  ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[19] ; AluResult[30] ; clock      ;
; N/A                                     ; None                                                ; 14.143 ns  ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[10] ; AluResult[26] ; clock      ;
; N/A                                     ; None                                                ; 14.135 ns  ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[11] ; AluResult[16] ; clock      ;
; N/A                                     ; None                                                ; 14.129 ns  ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[12] ; AluResult[26] ; clock      ;
; N/A                                     ; None                                                ; 14.125 ns  ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[8]  ; AluResult[23] ; clock      ;
; N/A                                     ; None                                                ; 14.125 ns  ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[9]  ; AluResult[16] ; clock      ;
; N/A                                     ; None                                                ; 14.109 ns  ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[6]  ; AluResult[23] ; clock      ;
; N/A                                     ; None                                                ; 14.107 ns  ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[17] ; AluResult[28] ; clock      ;
; N/A                                     ; None                                                ; 14.102 ns  ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[7]  ; AluResult[23] ; clock      ;
; N/A                                     ; None                                                ; 14.098 ns  ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[20] ; AluResult[31] ; clock      ;
; N/A                                     ; None                                                ; 14.093 ns  ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[4]  ; AluResult[21] ; clock      ;
; N/A                                     ; None                                                ; 14.076 ns  ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[17] ; AluResult[30] ; clock      ;
; N/A                                     ; None                                                ; 14.075 ns  ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[10] ; AluResult[29] ; clock      ;
; N/A                                     ; None                                                ; 14.064 ns  ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[0]  ; AluResult[17] ; clock      ;
; N/A                                     ; None                                                ; 14.061 ns  ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[12] ; AluResult[29] ; clock      ;
; N/A                                     ; None                                                ; 14.053 ns  ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[14] ; AluResult[27] ; clock      ;
; N/A                                     ; None                                                ; 14.049 ns  ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[15] ; AluResult[25] ; clock      ;
; N/A                                     ; None                                                ; 14.029 ns  ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[2]  ; AluResult[17] ; clock      ;
; N/A                                     ; None                                                ; 14.028 ns  ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[1]  ; AluResult[18] ; clock      ;
; N/A                                     ; None                                                ; 14.024 ns  ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[8]  ; AluResult[22] ; clock      ;
; N/A                                     ; None                                                ; 14.020 ns  ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[11] ; AluResult[20] ; clock      ;
; N/A                                     ; None                                                ; 14.017 ns  ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[18] ; AluResult[28] ; clock      ;
; N/A                                     ; None                                                ; 14.015 ns  ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[15] ; AluResult[26] ; clock      ;
; N/A                                     ; None                                                ; 14.010 ns  ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[9]  ; AluResult[20] ; clock      ;
; N/A                                     ; None                                                ; 14.008 ns  ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[6]  ; AluResult[22] ; clock      ;
; N/A                                     ; None                                                ; 14.005 ns  ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[13] ; AluResult[25] ; clock      ;
; N/A                                     ; None                                                ; 14.004 ns  ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[16] ; AluResult[25] ; clock      ;
; N/A                                     ; None                                                ; 14.001 ns  ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[7]  ; AluResult[22] ; clock      ;
; N/A                                     ; None                                                ; 13.986 ns  ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[18] ; AluResult[30] ; clock      ;
; N/A                                     ; None                                                ; 13.974 ns  ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[0]  ; AluResult[15] ; clock      ;
; N/A                                     ; None                                                ; 13.971 ns  ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[13] ; AluResult[26] ; clock      ;
; N/A                                     ; None                                                ; 13.970 ns  ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[16] ; AluResult[26] ; clock      ;
; N/A                                     ; None                                                ; 13.952 ns  ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[20] ; AluResult[28] ; clock      ;
; N/A                                     ; None                                                ; 13.948 ns  ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[8]  ; AluResult[21] ; clock      ;
; N/A                                     ; None                                                ; 13.947 ns  ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[15] ; AluResult[29] ; clock      ;
; N/A                                     ; None                                                ; 13.939 ns  ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[2]  ; AluResult[15] ; clock      ;
; N/A                                     ; None                                                ; 13.932 ns  ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[6]  ; AluResult[21] ; clock      ;
; N/A                                     ; None                                                ; 13.925 ns  ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[7]  ; AluResult[21] ; clock      ;
; N/A                                     ; None                                                ; 13.921 ns  ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[20] ; AluResult[30] ; clock      ;
; N/A                                     ; None                                                ; 13.904 ns  ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[10] ; AluResult[24] ; clock      ;
; N/A                                     ; None                                                ; 13.903 ns  ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[13] ; AluResult[29] ; clock      ;
; N/A                                     ; None                                                ; 13.902 ns  ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[16] ; AluResult[29] ; clock      ;
; N/A                                     ; None                                                ; 13.894 ns  ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[11] ; AluResult[23] ; clock      ;
; N/A                                     ; None                                                ; 13.890 ns  ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[12] ; AluResult[24] ; clock      ;
; N/A                                     ; None                                                ; 13.885 ns  ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[3]  ; AluResult[17] ; clock      ;
; N/A                                     ; None                                                ; 13.884 ns  ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[9]  ; AluResult[23] ; clock      ;
; Timing analysis restricted to 200 rows. ; To change the limit use Settings (Assignments menu) ;            ;                                         ;               ;            ;
+-----------------------------------------+-----------------------------------------------------+------------+-----------------------------------------+---------------+------------+


+--------------------------+
; Timing Analyzer Messages ;
+--------------------------+
Info: *******************************************************************
Info: Running Quartus II Classic Timing Analyzer
    Info: Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition
    Info: Processing started: Tue Mar 23 14:00:33 2021
Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off CPU -c CPU --timing_analysis_only
Warning: Timing Analysis is analyzing one or more combinational loops as latches
    Warning: Node "MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[31]" is a latch
    Warning: Node "MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[29]" is a latch
    Warning: Node "MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[28]" is a latch
    Warning: Node "MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[26]" is a latch
    Warning: Node "MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[27]" is a latch
    Warning: Node "MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[30]" is a latch
    Warning: Node "MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[25]" is a latch
    Warning: Node "MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[24]" is a latch
    Warning: Node "MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[22]" is a latch
    Warning: Node "MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[23]" is a latch
    Warning: Node "MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[20]" is a latch
    Warning: Node "MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[21]" is a latch
    Warning: Node "MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[0]" is a latch
    Warning: Node "MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[1]" is a latch
    Warning: Node "MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[2]" is a latch
    Warning: Node "MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[3]" is a latch
    Warning: Node "MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[4]" is a latch
    Warning: Node "MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[5]" is a latch
    Warning: Node "MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[6]" is a latch
    Warning: Node "MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[7]" is a latch
    Warning: Node "MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[18]" is a latch
    Warning: Node "MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[19]" is a latch
    Warning: Node "MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[16]" is a latch
    Warning: Node "MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[17]" is a latch
    Warning: Node "MuxRegDest:MuxRegDest|MuxRegDestOut[1]" is a latch
    Warning: Node "MuxRegDest:MuxRegDest|MuxRegDestOut[0]" is a latch
    Warning: Node "MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[15]" is a latch
    Warning: Node "MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[14]" is a latch
    Warning: Node "MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[12]" is a latch
    Warning: Node "MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[13]" is a latch
    Warning: Node "MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[11]" is a latch
    Warning: Node "MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[10]" is a latch
    Warning: Node "MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[8]" is a latch
    Warning: Node "MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[9]" is a latch
Warning: Found pins functioning as undefined clocks and/or memory enables
    Info: Assuming node "clock" is an undefined clock
Warning: Found 8 node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew
    Info: Detected gated clock "MuxRegDest:MuxRegDest|Mux5~0" as buffer
    Info: Detected ripple clock "Controle:Controle|RegDest[0]" as buffer
    Info: Detected ripple clock "Controle:Controle|RegDest[1]" as buffer
    Info: Detected ripple clock "Controle:Controle|RegData[1]" as buffer
    Info: Detected gated clock "MuxALUSrcB:MuxALUSrcB|Mux32~0" as buffer
    Info: Detected ripple clock "Controle:Controle|ALUSrcB[0]" as buffer
    Info: Detected ripple clock "Controle:Controle|ALUSrcB[1]" as buffer
    Info: Detected ripple clock "Controle:Controle|ALUSrcB[2]" as buffer
Info: Clock "clock" has Internal fmax of 43.07 MHz between source register "MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[1]" and destination register "Controle:Controle|RegData[0]" (period= 23.218 ns)
    Info: + Longest register to register delay is 6.869 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCCOMB_X25_Y15_N16; Fanout = 3; REG Node = 'MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[1]'
        Info: 2: + IC(0.261 ns) + CELL(0.228 ns) = 0.489 ns; Loc. = LCCOMB_X25_Y15_N4; Fanout = 4; COMB Node = 'Ula32:Alu|carry_temp[1]~0'
        Info: 3: + IC(0.235 ns) + CELL(0.053 ns) = 0.777 ns; Loc. = LCCOMB_X25_Y15_N30; Fanout = 5; COMB Node = 'Ula32:Alu|carry_temp[3]~1'
        Info: 4: + IC(0.215 ns) + CELL(0.053 ns) = 1.045 ns; Loc. = LCCOMB_X25_Y15_N20; Fanout = 2; COMB Node = 'Ula32:Alu|carry_temp[5]~2'
        Info: 5: + IC(0.306 ns) + CELL(0.053 ns) = 1.404 ns; Loc. = LCCOMB_X26_Y15_N16; Fanout = 3; COMB Node = 'Ula32:Alu|carry_temp[7]~3'
        Info: 6: + IC(0.211 ns) + CELL(0.053 ns) = 1.668 ns; Loc. = LCCOMB_X26_Y15_N4; Fanout = 4; COMB Node = 'Ula32:Alu|carry_temp[9]~4'
        Info: 7: + IC(0.216 ns) + CELL(0.053 ns) = 1.937 ns; Loc. = LCCOMB_X26_Y15_N10; Fanout = 4; COMB Node = 'Ula32:Alu|carry_temp[11]~5'
        Info: 8: + IC(0.216 ns) + CELL(0.053 ns) = 2.206 ns; Loc. = LCCOMB_X26_Y15_N14; Fanout = 6; COMB Node = 'Ula32:Alu|carry_temp[13]~6'
        Info: 9: + IC(0.224 ns) + CELL(0.053 ns) = 2.483 ns; Loc. = LCCOMB_X26_Y15_N0; Fanout = 1; COMB Node = 'Ula32:Alu|carry_temp[15]~7'
        Info: 10: + IC(0.202 ns) + CELL(0.053 ns) = 2.738 ns; Loc. = LCCOMB_X26_Y15_N20; Fanout = 4; COMB Node = 'Ula32:Alu|carry_temp[17]~8'
        Info: 11: + IC(0.222 ns) + CELL(0.053 ns) = 3.013 ns; Loc. = LCCOMB_X26_Y15_N26; Fanout = 5; COMB Node = 'Ula32:Alu|carry_temp[19]~9'
        Info: 12: + IC(0.217 ns) + CELL(0.053 ns) = 3.283 ns; Loc. = LCCOMB_X26_Y15_N30; Fanout = 1; COMB Node = 'Ula32:Alu|carry_temp[21]~10DUPLICATE'
        Info: 13: + IC(0.538 ns) + CELL(0.053 ns) = 3.874 ns; Loc. = LCCOMB_X27_Y16_N4; Fanout = 4; COMB Node = 'Ula32:Alu|carry_temp[23]~11'
        Info: 14: + IC(0.227 ns) + CELL(0.053 ns) = 4.154 ns; Loc. = LCCOMB_X27_Y16_N26; Fanout = 6; COMB Node = 'Ula32:Alu|carry_temp[25]~12'
        Info: 15: + IC(0.219 ns) + CELL(0.053 ns) = 4.426 ns; Loc. = LCCOMB_X27_Y16_N14; Fanout = 7; COMB Node = 'Ula32:Alu|carry_temp[27]~13'
        Info: 16: + IC(0.236 ns) + CELL(0.053 ns) = 4.715 ns; Loc. = LCCOMB_X27_Y16_N16; Fanout = 4; COMB Node = 'Ula32:Alu|carry_temp[29]~14'
        Info: 17: + IC(0.219 ns) + CELL(0.053 ns) = 4.987 ns; Loc. = LCCOMB_X27_Y16_N20; Fanout = 6; COMB Node = 'Ula32:Alu|carry_temp[31]~16'
        Info: 18: + IC(0.513 ns) + CELL(0.053 ns) = 5.553 ns; Loc. = LCCOMB_X30_Y16_N26; Fanout = 4; COMB Node = 'Controle:Controle|RegWrite~2'
        Info: 19: + IC(0.570 ns) + CELL(0.746 ns) = 6.869 ns; Loc. = LCFF_X29_Y14_N15; Fanout = 6; REG Node = 'Controle:Controle|RegData[0]'
        Info: Total cell delay = 1.822 ns ( 26.52 % )
        Info: Total interconnect delay = 5.047 ns ( 73.48 % )
    Info: - Smallest clock skew is -4.650 ns
        Info: + Shortest clock path from clock "clock" to destination register is 2.478 ns
            Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = PIN_N20; Fanout = 7; CLK Node = 'clock'
            Info: 2: + IC(0.343 ns) + CELL(0.000 ns) = 1.197 ns; Loc. = CLKCTRL_G3; Fanout = 398; COMB Node = 'clock~clkctrl'
            Info: 3: + IC(0.663 ns) + CELL(0.618 ns) = 2.478 ns; Loc. = LCFF_X29_Y14_N15; Fanout = 6; REG Node = 'Controle:Controle|RegData[0]'
            Info: Total cell delay = 1.472 ns ( 59.40 % )
            Info: Total interconnect delay = 1.006 ns ( 40.60 % )
        Info: - Longest clock path from clock "clock" to source register is 7.128 ns
            Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = PIN_N20; Fanout = 7; CLK Node = 'clock'
            Info: 2: + IC(2.043 ns) + CELL(0.712 ns) = 3.609 ns; Loc. = LCFF_X29_Y16_N1; Fanout = 35; REG Node = 'Controle:Controle|ALUSrcB[0]'
            Info: 3: + IC(0.754 ns) + CELL(0.228 ns) = 4.591 ns; Loc. = LCCOMB_X22_Y16_N28; Fanout = 1; COMB Node = 'MuxALUSrcB:MuxALUSrcB|Mux32~0'
            Info: 4: + IC(1.564 ns) + CELL(0.000 ns) = 6.155 ns; Loc. = CLKCTRL_G15; Fanout = 32; COMB Node = 'MuxALUSrcB:MuxALUSrcB|Mux32~0clkctrl'
            Info: 5: + IC(0.920 ns) + CELL(0.053 ns) = 7.128 ns; Loc. = LCCOMB_X25_Y15_N16; Fanout = 3; REG Node = 'MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[1]'
            Info: Total cell delay = 1.847 ns ( 25.91 % )
            Info: Total interconnect delay = 5.281 ns ( 74.09 % )
    Info: + Micro clock to output delay of source is 0.000 ns
    Info: + Micro setup delay of destination is 0.090 ns
    Info: Delay path is controlled by inverted clocks -- if clock duty cycle is 50%, fmax is divided by two
Warning: Circuit may not operate. Detected 168 non-operational path(s) clocked by clock "clock" with clock skew larger than data delay. See Compilation Report for details.
Info: Found hold time violation between source  pin or register "Registrador:B|Saida[13]" and destination pin or register "MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[13]" for clock "clock" (Hold time is 3.798 ns)
    Info: + Largest clock skew is 4.631 ns
        Info: + Longest clock path from clock "clock" to destination register is 7.108 ns
            Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = PIN_N20; Fanout = 7; CLK Node = 'clock'
            Info: 2: + IC(2.043 ns) + CELL(0.712 ns) = 3.609 ns; Loc. = LCFF_X29_Y16_N1; Fanout = 35; REG Node = 'Controle:Controle|ALUSrcB[0]'
            Info: 3: + IC(0.754 ns) + CELL(0.228 ns) = 4.591 ns; Loc. = LCCOMB_X22_Y16_N28; Fanout = 1; COMB Node = 'MuxALUSrcB:MuxALUSrcB|Mux32~0'
            Info: 4: + IC(1.564 ns) + CELL(0.000 ns) = 6.155 ns; Loc. = CLKCTRL_G15; Fanout = 32; COMB Node = 'MuxALUSrcB:MuxALUSrcB|Mux32~0clkctrl'
            Info: 5: + IC(0.900 ns) + CELL(0.053 ns) = 7.108 ns; Loc. = LCCOMB_X26_Y17_N24; Fanout = 3; REG Node = 'MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[13]'
            Info: Total cell delay = 1.847 ns ( 25.98 % )
            Info: Total interconnect delay = 5.261 ns ( 74.02 % )
        Info: - Shortest clock path from clock "clock" to source register is 2.477 ns
            Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = PIN_N20; Fanout = 7; CLK Node = 'clock'
            Info: 2: + IC(0.343 ns) + CELL(0.000 ns) = 1.197 ns; Loc. = CLKCTRL_G3; Fanout = 398; COMB Node = 'clock~clkctrl'
            Info: 3: + IC(0.662 ns) + CELL(0.618 ns) = 2.477 ns; Loc. = LCFF_X26_Y17_N27; Fanout = 1; REG Node = 'Registrador:B|Saida[13]'
            Info: Total cell delay = 1.472 ns ( 59.43 % )
            Info: Total interconnect delay = 1.005 ns ( 40.57 % )
    Info: - Micro clock to output delay of source is 0.094 ns
    Info: - Shortest register to register delay is 0.739 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X26_Y17_N27; Fanout = 1; REG Node = 'Registrador:B|Saida[13]'
        Info: 2: + IC(0.203 ns) + CELL(0.053 ns) = 0.256 ns; Loc. = LCCOMB_X26_Y17_N16; Fanout = 1; COMB Node = 'MuxALUSrcB:MuxALUSrcB|Mux13~0'
        Info: 3: + IC(0.255 ns) + CELL(0.228 ns) = 0.739 ns; Loc. = LCCOMB_X26_Y17_N24; Fanout = 3; REG Node = 'MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[13]'
        Info: Total cell delay = 0.281 ns ( 38.02 % )
        Info: Total interconnect delay = 0.458 ns ( 61.98 % )
    Info: + Micro hold delay of destination is 0.000 ns
    Info: Delay path is controlled by inverted clocks -- if clock duty cycle is 50%, fmax is divided by two
Info: tco from clock "clock" to destination pin "AluResult[31]" through register "MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[1]" is 16.262 ns
    Info: + Longest clock path from clock "clock" to source register is 7.128 ns
        Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = PIN_N20; Fanout = 7; CLK Node = 'clock'
        Info: 2: + IC(2.043 ns) + CELL(0.712 ns) = 3.609 ns; Loc. = LCFF_X29_Y16_N1; Fanout = 35; REG Node = 'Controle:Controle|ALUSrcB[0]'
        Info: 3: + IC(0.754 ns) + CELL(0.228 ns) = 4.591 ns; Loc. = LCCOMB_X22_Y16_N28; Fanout = 1; COMB Node = 'MuxALUSrcB:MuxALUSrcB|Mux32~0'
        Info: 4: + IC(1.564 ns) + CELL(0.000 ns) = 6.155 ns; Loc. = CLKCTRL_G15; Fanout = 32; COMB Node = 'MuxALUSrcB:MuxALUSrcB|Mux32~0clkctrl'
        Info: 5: + IC(0.920 ns) + CELL(0.053 ns) = 7.128 ns; Loc. = LCCOMB_X25_Y15_N16; Fanout = 3; REG Node = 'MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[1]'
        Info: Total cell delay = 1.847 ns ( 25.91 % )
        Info: Total interconnect delay = 5.281 ns ( 74.09 % )
    Info: + Micro clock to output delay of source is 0.000 ns
    Info: + Longest register to pin delay is 9.134 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCCOMB_X25_Y15_N16; Fanout = 3; REG Node = 'MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[1]'
        Info: 2: + IC(0.261 ns) + CELL(0.228 ns) = 0.489 ns; Loc. = LCCOMB_X25_Y15_N4; Fanout = 4; COMB Node = 'Ula32:Alu|carry_temp[1]~0'
        Info: 3: + IC(0.235 ns) + CELL(0.053 ns) = 0.777 ns; Loc. = LCCOMB_X25_Y15_N30; Fanout = 5; COMB Node = 'Ula32:Alu|carry_temp[3]~1'
        Info: 4: + IC(0.215 ns) + CELL(0.053 ns) = 1.045 ns; Loc. = LCCOMB_X25_Y15_N20; Fanout = 2; COMB Node = 'Ula32:Alu|carry_temp[5]~2'
        Info: 5: + IC(0.306 ns) + CELL(0.053 ns) = 1.404 ns; Loc. = LCCOMB_X26_Y15_N16; Fanout = 3; COMB Node = 'Ula32:Alu|carry_temp[7]~3'
        Info: 6: + IC(0.211 ns) + CELL(0.053 ns) = 1.668 ns; Loc. = LCCOMB_X26_Y15_N4; Fanout = 4; COMB Node = 'Ula32:Alu|carry_temp[9]~4'
        Info: 7: + IC(0.216 ns) + CELL(0.053 ns) = 1.937 ns; Loc. = LCCOMB_X26_Y15_N10; Fanout = 4; COMB Node = 'Ula32:Alu|carry_temp[11]~5'
        Info: 8: + IC(0.216 ns) + CELL(0.053 ns) = 2.206 ns; Loc. = LCCOMB_X26_Y15_N14; Fanout = 6; COMB Node = 'Ula32:Alu|carry_temp[13]~6'
        Info: 9: + IC(0.224 ns) + CELL(0.053 ns) = 2.483 ns; Loc. = LCCOMB_X26_Y15_N0; Fanout = 1; COMB Node = 'Ula32:Alu|carry_temp[15]~7'
        Info: 10: + IC(0.202 ns) + CELL(0.053 ns) = 2.738 ns; Loc. = LCCOMB_X26_Y15_N20; Fanout = 4; COMB Node = 'Ula32:Alu|carry_temp[17]~8'
        Info: 11: + IC(0.222 ns) + CELL(0.053 ns) = 3.013 ns; Loc. = LCCOMB_X26_Y15_N26; Fanout = 5; COMB Node = 'Ula32:Alu|carry_temp[19]~9'
        Info: 12: + IC(0.217 ns) + CELL(0.053 ns) = 3.283 ns; Loc. = LCCOMB_X26_Y15_N30; Fanout = 1; COMB Node = 'Ula32:Alu|carry_temp[21]~10DUPLICATE'
        Info: 13: + IC(0.538 ns) + CELL(0.053 ns) = 3.874 ns; Loc. = LCCOMB_X27_Y16_N4; Fanout = 4; COMB Node = 'Ula32:Alu|carry_temp[23]~11'
        Info: 14: + IC(0.227 ns) + CELL(0.053 ns) = 4.154 ns; Loc. = LCCOMB_X27_Y16_N26; Fanout = 6; COMB Node = 'Ula32:Alu|carry_temp[25]~12'
        Info: 15: + IC(0.219 ns) + CELL(0.053 ns) = 4.426 ns; Loc. = LCCOMB_X27_Y16_N14; Fanout = 7; COMB Node = 'Ula32:Alu|carry_temp[27]~13'
        Info: 16: + IC(0.236 ns) + CELL(0.053 ns) = 4.715 ns; Loc. = LCCOMB_X27_Y16_N16; Fanout = 4; COMB Node = 'Ula32:Alu|carry_temp[29]~14'
        Info: 17: + IC(0.601 ns) + CELL(0.053 ns) = 5.369 ns; Loc. = LCCOMB_X27_Y15_N8; Fanout = 2; COMB Node = 'Ula32:Alu|Mux0~0'
        Info: 18: + IC(1.611 ns) + CELL(2.154 ns) = 9.134 ns; Loc. = PIN_G2; Fanout = 0; PIN Node = 'AluResult[31]'
        Info: Total cell delay = 3.177 ns ( 34.78 % )
        Info: Total interconnect delay = 5.957 ns ( 65.22 % )
Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 38 warnings
    Info: Peak virtual memory: 178 megabytes
    Info: Processing ended: Tue Mar 23 14:00:34 2021
    Info: Elapsed time: 00:00:01
    Info: Total CPU time (on all processors): 00:00:01


