
*** Running vivado
    with args -log Pong_top.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source Pong_top.tcl


****** Vivado v2018.2 (64-bit)
  **** SW Build 2258646 on Thu Jun 14 20:03:12 MDT 2018
  **** IP Build 2256618 on Thu Jun 14 22:10:49 MDT 2018
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

source Pong_top.tcl -notrace
Command: synth_design -top Pong_top -part xc7a100tcsg324-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 14024 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:02 ; elapsed = 00:00:03 . Memory (MB): peak = 391.227 ; gain = 98.008
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'Pong_top' [C:/Users/gblan/OneDrive/Documenten/Vivado_projects/Pong/Pong.srcs/sources_1/new/Pong_top.vhd:54]
	Parameter G_Hpulse bound to: 112 - type: integer 
	Parameter G_Hbp bound to: 248 - type: integer 
	Parameter G_Hpixels bound to: 1280 - type: integer 
	Parameter G_Hfp bound to: 48 - type: integer 
	Parameter G_Vpulse bound to: 3 - type: integer 
	Parameter G_Vbp bound to: 38 - type: integer 
	Parameter G_Vpixels bound to: 1024 - type: integer 
	Parameter G_Vfp bound to: 1 - type: integer 
	Parameter G_Active bound to: 1'b1 
INFO: [Synth 8-3491] module 'clk_pixel' declared at 'C:/Users/gblan/OneDrive/Documenten/Vivado_projects/Pong/Pong.runs/synth_1/.Xil/Vivado-776-DESKTOP-8E654SF/realtime/clk_pixel_stub.vhdl:5' bound to instance 'clk_pixel_1' of component 'clk_pixel' [C:/Users/gblan/OneDrive/Documenten/Vivado_projects/Pong/Pong.srcs/sources_1/new/Pong_top.vhd:147]
INFO: [Synth 8-638] synthesizing module 'clk_pixel' [C:/Users/gblan/OneDrive/Documenten/Vivado_projects/Pong/Pong.runs/synth_1/.Xil/Vivado-776-DESKTOP-8E654SF/realtime/clk_pixel_stub.vhdl:15]
INFO: [Synth 8-256] done synthesizing module 'Pong_top' (1#1) [C:/Users/gblan/OneDrive/Documenten/Vivado_projects/Pong/Pong.srcs/sources_1/new/Pong_top.vhd:54]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:04 . Memory (MB): peak = 446.191 ; gain = 152.973
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:03 ; elapsed = 00:00:04 . Memory (MB): peak = 446.191 ; gain = 152.973
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:03 ; elapsed = 00:00:04 . Memory (MB): peak = 446.191 ; gain = 152.973
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7a100tcsg324-1
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [c:/Users/gblan/OneDrive/Documenten/Vivado_projects/Pong/Pong.srcs/sources_1/ip/clk_pixel/clk_pixel/clk_pixel_in_context.xdc] for cell 'clk_pixel_1'
Finished Parsing XDC File [c:/Users/gblan/OneDrive/Documenten/Vivado_projects/Pong/Pong.srcs/sources_1/ip/clk_pixel/clk_pixel/clk_pixel_in_context.xdc] for cell 'clk_pixel_1'
Parsing XDC File [C:/Users/gblan/OneDrive/Documenten/Vivado_projects/Pong/Pong.srcs/constrs_1/imports/digilent-xdc-master/Nexys-4-DDR-Master.xdc]
Finished Parsing XDC File [C:/Users/gblan/OneDrive/Documenten/Vivado_projects/Pong/Pong.srcs/constrs_1/imports/digilent-xdc-master/Nexys-4-DDR-Master.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [C:/Users/gblan/OneDrive/Documenten/Vivado_projects/Pong/Pong.srcs/constrs_1/imports/digilent-xdc-master/Nexys-4-DDR-Master.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/Pong_top_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/Pong_top_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Completed Processing XDC Constraints

INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.009 . Memory (MB): peak = 811.223 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:11 ; elapsed = 00:00:14 . Memory (MB): peak = 811.223 ; gain = 518.004
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a100tcsg324-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:11 ; elapsed = 00:00:14 . Memory (MB): peak = 811.223 ; gain = 518.004
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property IO_BUFFER_TYPE = NONE for CLK100MHZ. (constraint file  c:/Users/gblan/OneDrive/Documenten/Vivado_projects/Pong/Pong.srcs/sources_1/ip/clk_pixel/clk_pixel/clk_pixel_in_context.xdc, line 4).
Applied set_property CLOCK_BUFFER_TYPE = NONE for CLK100MHZ. (constraint file  c:/Users/gblan/OneDrive/Documenten/Vivado_projects/Pong/Pong.srcs/sources_1/ip/clk_pixel/clk_pixel/clk_pixel_in_context.xdc, line 5).
Applied set_property DONT_TOUCH = true for clk_pixel_1. (constraint file  auto generated constraint, line ).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:11 ; elapsed = 00:00:14 . Memory (MB): peak = 811.223 ; gain = 518.004
---------------------------------------------------------------------------------
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [C:/Users/gblan/OneDrive/Documenten/Vivado_projects/Pong/Pong.srcs/sources_1/new/Pong_top.vhd:215]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [C:/Users/gblan/OneDrive/Documenten/Vivado_projects/Pong/Pong.srcs/sources_1/new/Pong_top.vhd:270]
INFO: [Synth 8-5545] ROM "HPixelCount" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "VPixelCount" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "VPixelCount" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "clk_60hz" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "clk_60hz" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "R_paddleLength" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "L_paddleLength" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "ballWidth" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "cSegm[0]2" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "cSegm[0]2" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "cSegm[0]3" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "cSegm[0]7" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "cSegm[0]3" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "cSegm[0]7" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "HPixelCount" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "VPixelCount" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "VPixelCount" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "clk_60hz" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "clk_60hz" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "R_paddleLength" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "L_paddleLength" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "ballWidth" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "cSegm[0]2" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "cSegm[0]2" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "cSegm[0]3" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "cSegm[0]7" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "cSegm[0]3" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "cSegm[0]7" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5544] ROM "R_paddleSpeed" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "L_paddleSpeed" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "powerUpNr" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "powerUpNr" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "cSegm[0]" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "cSegm[0]" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "cSegm[0]" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "cSegm[0]" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-802] inferred FSM for state register 'powerUpCounter_reg' in module 'Pong_top'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                 iSTATE0 |                              001 |                               01
                 iSTATE1 |                              010 |                               10
                  iSTATE |                              100 |                               11
*
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'powerUpCounter_reg' using encoding 'one-hot' in module 'Pong_top'
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:13 ; elapsed = 00:00:15 . Memory (MB): peak = 811.223 ; gain = 518.004
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 34    
	   3 Input     32 Bit       Adders := 16    
	   2 Input     31 Bit       Adders := 14    
	   2 Input      8 Bit       Adders := 2     
	   2 Input      5 Bit       Adders := 2     
	   2 Input      4 Bit       Adders := 2     
+---Registers : 
	               32 Bit    Registers := 16    
	                7 Bit    Registers := 1     
	                5 Bit    Registers := 1     
	                4 Bit    Registers := 2     
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 50    
	   2 Input     31 Bit        Muxes := 14    
	   2 Input      8 Bit        Muxes := 4     
	   4 Input      7 Bit        Muxes := 1     
	   4 Input      5 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 4     
	   4 Input      4 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 4     
	   6 Input      4 Bit        Muxes := 1     
	   8 Input      4 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 1     
	   3 Input      3 Bit        Muxes := 1     
	   4 Input      2 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 37    
	   4 Input      1 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module Pong_top 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 34    
	   3 Input     32 Bit       Adders := 16    
	   2 Input     31 Bit       Adders := 14    
	   2 Input      8 Bit       Adders := 2     
	   2 Input      5 Bit       Adders := 2     
	   2 Input      4 Bit       Adders := 2     
+---Registers : 
	               32 Bit    Registers := 16    
	                7 Bit    Registers := 1     
	                5 Bit    Registers := 1     
	                4 Bit    Registers := 2     
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 50    
	   2 Input     31 Bit        Muxes := 14    
	   2 Input      8 Bit        Muxes := 4     
	   4 Input      7 Bit        Muxes := 1     
	   4 Input      5 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 4     
	   4 Input      4 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 4     
	   6 Input      4 Bit        Muxes := 1     
	   8 Input      4 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 1     
	   3 Input      3 Bit        Muxes := 1     
	   4 Input      2 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 37    
	   4 Input      1 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 240 (col length:80)
BRAMs: 270 (col length: RAMB18 80 RAMB36 40)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
INFO: [Synth 8-5545] ROM "p_0_out" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "HPixelCount" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "clk_60hz" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "VPixelCount" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "VPixelCount" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "clk_60hz" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "ballWidth" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "R_paddleLength" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "L_paddleLength" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "cSegm[0]2" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "cSegm[0]7" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "cSegm[0]3" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "cSegm[0]2" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "cSegm[0]7" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "cSegm[0]3" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-3886] merging instance 'R_paddleSpeed_reg[0]' (FD) to 'L_paddleSpeed_reg[31]'
INFO: [Synth 8-3886] merging instance 'R_paddleSpeed_reg[2]' (FD) to 'L_paddleSpeed_reg[2]'
INFO: [Synth 8-3886] merging instance 'R_paddleSpeed_reg[3]' (FD) to 'L_paddleSpeed_reg[31]'
INFO: [Synth 8-3886] merging instance 'R_paddleSpeed_reg[4]' (FD) to 'L_paddleSpeed_reg[31]'
INFO: [Synth 8-3886] merging instance 'R_paddleSpeed_reg[5]' (FD) to 'L_paddleSpeed_reg[31]'
INFO: [Synth 8-3886] merging instance 'R_paddleSpeed_reg[6]' (FD) to 'L_paddleSpeed_reg[31]'
INFO: [Synth 8-3886] merging instance 'R_paddleSpeed_reg[7]' (FD) to 'L_paddleSpeed_reg[31]'
INFO: [Synth 8-3886] merging instance 'R_paddleSpeed_reg[8]' (FD) to 'L_paddleSpeed_reg[31]'
INFO: [Synth 8-3886] merging instance 'R_paddleSpeed_reg[9]' (FD) to 'L_paddleSpeed_reg[31]'
INFO: [Synth 8-3886] merging instance 'R_paddleSpeed_reg[10]' (FD) to 'L_paddleSpeed_reg[31]'
INFO: [Synth 8-3886] merging instance 'R_paddleSpeed_reg[11]' (FD) to 'L_paddleSpeed_reg[31]'
INFO: [Synth 8-3886] merging instance 'R_paddleSpeed_reg[12]' (FD) to 'L_paddleSpeed_reg[31]'
INFO: [Synth 8-3886] merging instance 'R_paddleSpeed_reg[13]' (FD) to 'L_paddleSpeed_reg[31]'
INFO: [Synth 8-3886] merging instance 'R_paddleSpeed_reg[14]' (FD) to 'L_paddleSpeed_reg[31]'
INFO: [Synth 8-3886] merging instance 'R_paddleSpeed_reg[15]' (FD) to 'L_paddleSpeed_reg[31]'
INFO: [Synth 8-3886] merging instance 'R_paddleSpeed_reg[16]' (FD) to 'L_paddleSpeed_reg[31]'
INFO: [Synth 8-3886] merging instance 'R_paddleSpeed_reg[17]' (FD) to 'L_paddleSpeed_reg[31]'
INFO: [Synth 8-3886] merging instance 'R_paddleSpeed_reg[18]' (FD) to 'L_paddleSpeed_reg[31]'
INFO: [Synth 8-3886] merging instance 'R_paddleSpeed_reg[19]' (FD) to 'L_paddleSpeed_reg[31]'
INFO: [Synth 8-3886] merging instance 'R_paddleSpeed_reg[20]' (FD) to 'L_paddleSpeed_reg[31]'
INFO: [Synth 8-3886] merging instance 'R_paddleSpeed_reg[21]' (FD) to 'L_paddleSpeed_reg[31]'
INFO: [Synth 8-3886] merging instance 'R_paddleSpeed_reg[22]' (FD) to 'L_paddleSpeed_reg[31]'
INFO: [Synth 8-3886] merging instance 'R_paddleSpeed_reg[23]' (FD) to 'L_paddleSpeed_reg[31]'
INFO: [Synth 8-3886] merging instance 'R_paddleSpeed_reg[24]' (FD) to 'L_paddleSpeed_reg[31]'
INFO: [Synth 8-3886] merging instance 'R_paddleSpeed_reg[25]' (FD) to 'L_paddleSpeed_reg[31]'
INFO: [Synth 8-3886] merging instance 'R_paddleSpeed_reg[26]' (FD) to 'L_paddleSpeed_reg[31]'
INFO: [Synth 8-3886] merging instance 'R_paddleSpeed_reg[27]' (FD) to 'L_paddleSpeed_reg[31]'
INFO: [Synth 8-3886] merging instance 'R_paddleSpeed_reg[28]' (FD) to 'L_paddleSpeed_reg[31]'
INFO: [Synth 8-3886] merging instance 'R_paddleSpeed_reg[29]' (FD) to 'L_paddleSpeed_reg[31]'
INFO: [Synth 8-3886] merging instance 'R_paddleSpeed_reg[30]' (FD) to 'L_paddleSpeed_reg[31]'
INFO: [Synth 8-3886] merging instance 'R_paddleSpeed_reg[31]' (FD) to 'L_paddleSpeed_reg[31]'
INFO: [Synth 8-3886] merging instance 'L_paddleSpeed_reg[0]' (FD) to 'L_paddleSpeed_reg[31]'
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\L_paddleSpeed_reg[2] )
INFO: [Synth 8-3886] merging instance 'L_paddleSpeed_reg[3]' (FD) to 'L_paddleSpeed_reg[31]'
INFO: [Synth 8-3886] merging instance 'L_paddleSpeed_reg[4]' (FD) to 'L_paddleSpeed_reg[31]'
INFO: [Synth 8-3886] merging instance 'L_paddleSpeed_reg[5]' (FD) to 'L_paddleSpeed_reg[31]'
INFO: [Synth 8-3886] merging instance 'L_paddleSpeed_reg[6]' (FD) to 'L_paddleSpeed_reg[31]'
INFO: [Synth 8-3886] merging instance 'L_paddleSpeed_reg[7]' (FD) to 'L_paddleSpeed_reg[31]'
INFO: [Synth 8-3886] merging instance 'L_paddleSpeed_reg[8]' (FD) to 'L_paddleSpeed_reg[31]'
INFO: [Synth 8-3886] merging instance 'L_paddleSpeed_reg[9]' (FD) to 'L_paddleSpeed_reg[31]'
INFO: [Synth 8-3886] merging instance 'L_paddleSpeed_reg[10]' (FD) to 'L_paddleSpeed_reg[31]'
INFO: [Synth 8-3886] merging instance 'L_paddleSpeed_reg[11]' (FD) to 'L_paddleSpeed_reg[31]'
INFO: [Synth 8-3886] merging instance 'L_paddleSpeed_reg[12]' (FD) to 'L_paddleSpeed_reg[31]'
INFO: [Synth 8-3886] merging instance 'L_paddleSpeed_reg[13]' (FD) to 'L_paddleSpeed_reg[31]'
INFO: [Synth 8-3886] merging instance 'L_paddleSpeed_reg[14]' (FD) to 'L_paddleSpeed_reg[31]'
INFO: [Synth 8-3886] merging instance 'L_paddleSpeed_reg[15]' (FD) to 'L_paddleSpeed_reg[31]'
INFO: [Synth 8-3886] merging instance 'L_paddleSpeed_reg[16]' (FD) to 'L_paddleSpeed_reg[31]'
INFO: [Synth 8-3886] merging instance 'L_paddleSpeed_reg[17]' (FD) to 'L_paddleSpeed_reg[31]'
INFO: [Synth 8-3886] merging instance 'L_paddleSpeed_reg[18]' (FD) to 'L_paddleSpeed_reg[31]'
INFO: [Synth 8-3886] merging instance 'L_paddleSpeed_reg[19]' (FD) to 'L_paddleSpeed_reg[31]'
INFO: [Synth 8-3886] merging instance 'L_paddleSpeed_reg[20]' (FD) to 'L_paddleSpeed_reg[31]'
INFO: [Synth 8-3886] merging instance 'L_paddleSpeed_reg[21]' (FD) to 'L_paddleSpeed_reg[31]'
INFO: [Synth 8-3886] merging instance 'L_paddleSpeed_reg[22]' (FD) to 'L_paddleSpeed_reg[31]'
INFO: [Synth 8-3886] merging instance 'L_paddleSpeed_reg[23]' (FD) to 'L_paddleSpeed_reg[31]'
INFO: [Synth 8-3886] merging instance 'L_paddleSpeed_reg[24]' (FD) to 'L_paddleSpeed_reg[31]'
INFO: [Synth 8-3886] merging instance 'L_paddleSpeed_reg[25]' (FD) to 'L_paddleSpeed_reg[31]'
INFO: [Synth 8-3886] merging instance 'L_paddleSpeed_reg[26]' (FD) to 'L_paddleSpeed_reg[31]'
INFO: [Synth 8-3886] merging instance 'L_paddleSpeed_reg[27]' (FD) to 'L_paddleSpeed_reg[31]'
INFO: [Synth 8-3886] merging instance 'L_paddleSpeed_reg[28]' (FD) to 'L_paddleSpeed_reg[31]'
INFO: [Synth 8-3886] merging instance 'L_paddleSpeed_reg[29]' (FD) to 'L_paddleSpeed_reg[31]'
INFO: [Synth 8-3886] merging instance 'L_paddleSpeed_reg[30]' (FD) to 'L_paddleSpeed_reg[31]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\L_paddleSpeed_reg[31] )
INFO: [Synth 8-3886] merging instance 'ballVelocityX_reg[28]' (FDCE) to 'ballVelocityX_reg[31]'
INFO: [Synth 8-3886] merging instance 'ballVelocityX_reg[29]' (FDCE) to 'ballVelocityX_reg[31]'
INFO: [Synth 8-3886] merging instance 'ballVelocityX_reg[30]' (FDCE) to 'ballVelocityX_reg[31]'
INFO: [Synth 8-3886] merging instance 'ballWidth_reg[0]' (FDRE) to 'ballWidth_reg[1]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\ballWidth_reg[1] )
INFO: [Synth 8-3886] merging instance 'ballWidth_reg[3]' (FDRE) to 'ballWidth_reg[1]'
INFO: [Synth 8-3886] merging instance 'SEG_OFF_reg[0]' (FD) to 'SEG_OFF_reg[3]'
INFO: [Synth 8-3886] merging instance 'SEG_OFF_reg[1]' (FD) to 'SEG_OFF_reg[3]'
INFO: [Synth 8-3886] merging instance 'SEG_OFF_reg[2]' (FD) to 'SEG_OFF_reg[3]'
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\SEG_OFF_reg[3] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\ballWidth_reg[1] )
INFO: [Synth 8-3886] merging instance 'ballWidth_reg[5]' (FDRE) to 'ballWidth_reg[1]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\ballWidth_reg[1] )
INFO: [Synth 8-3886] merging instance 'ballWidth_reg[7]' (FDRE) to 'ballWidth_reg[1]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\ballWidth_reg[1] )
INFO: [Synth 8-3886] merging instance 'ballWidth_reg[9]' (FDRE) to 'ballWidth_reg[1]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\ballWidth_reg[1] )
INFO: [Synth 8-3886] merging instance 'ballWidth_reg[11]' (FDRE) to 'ballWidth_reg[1]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\ballWidth_reg[1] )
INFO: [Synth 8-3886] merging instance 'ballWidth_reg[13]' (FDRE) to 'ballWidth_reg[1]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\ballWidth_reg[1] )
INFO: [Synth 8-3886] merging instance 'ballWidth_reg[15]' (FDRE) to 'ballWidth_reg[1]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\ballWidth_reg[1] )
INFO: [Synth 8-3886] merging instance 'ballWidth_reg[17]' (FDRE) to 'ballWidth_reg[1]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\ballWidth_reg[1] )
INFO: [Synth 8-3886] merging instance 'ballWidth_reg[19]' (FDRE) to 'ballWidth_reg[1]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\ballWidth_reg[1] )
INFO: [Synth 8-3886] merging instance 'ballWidth_reg[21]' (FDRE) to 'ballWidth_reg[1]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\ballWidth_reg[1] )
INFO: [Synth 8-3886] merging instance 'ballWidth_reg[23]' (FDRE) to 'ballWidth_reg[1]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\ballWidth_reg[1] )
INFO: [Synth 8-3886] merging instance 'ballWidth_reg[25]' (FDRE) to 'ballWidth_reg[1]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\ballWidth_reg[1] )
INFO: [Synth 8-3886] merging instance 'ballWidth_reg[27]' (FDRE) to 'ballWidth_reg[1]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\ballWidth_reg[1] )
INFO: [Synth 8-3886] merging instance 'ballWidth_reg[29]' (FDRE) to 'ballWidth_reg[1]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\ballWidth_reg[1] )
INFO: [Synth 8-3886] merging instance 'ballWidth_reg[31]' (FDRE) to 'ballWidth_reg[1]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\ballWidth_reg[1] )
WARNING: [Synth 8-3332] Sequential element (ballWidth_reg[1]) is unused and will be removed from module Pong_top.
WARNING: [Synth 8-3332] Sequential element (SEG_OFF_reg[3]) is unused and will be removed from module Pong_top.
WARNING: [Synth 8-3332] Sequential element (L_paddleSpeed_reg[31]) is unused and will be removed from module Pong_top.
WARNING: [Synth 8-3332] Sequential element (L_paddleSpeed_reg[2]) is unused and will be removed from module Pong_top.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:57 ; elapsed = 00:01:00 . Memory (MB): peak = 811.223 ; gain = 518.004
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
INFO: [Synth 8-5578] Moved timing constraint from pin 'clk_pixel_1/clk_out' to pin 'clk_pixel_1/bbstub_clk_out/O'
INFO: [Synth 8-5578] Moved timing constraint from pin 'clk_pixel_1/clk_out2' to pin 'clk_pixel_1/bbstub_clk_out2/O'
INFO: [Synth 8-5819] Moved 2 constraints on hierarchical pins to their respective driving/loading pins
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:01:04 ; elapsed = 00:01:08 . Memory (MB): peak = 822.965 ; gain = 529.746
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:01:18 ; elapsed = 00:01:22 . Memory (MB): peak = 1119.473 ; gain = 826.254
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:01:22 ; elapsed = 00:01:26 . Memory (MB): peak = 1119.473 ; gain = 826.254
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:01:23 ; elapsed = 00:01:28 . Memory (MB): peak = 1119.473 ; gain = 826.254
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:01:24 ; elapsed = 00:01:28 . Memory (MB): peak = 1119.473 ; gain = 826.254
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:01:24 ; elapsed = 00:01:29 . Memory (MB): peak = 1119.473 ; gain = 826.254
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:01:24 ; elapsed = 00:01:29 . Memory (MB): peak = 1119.473 ; gain = 826.254
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:01:24 ; elapsed = 00:01:29 . Memory (MB): peak = 1119.473 ; gain = 826.254
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:01:24 ; elapsed = 00:01:29 . Memory (MB): peak = 1119.473 ; gain = 826.254
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+------+--------------+----------+
|      |BlackBox name |Instances |
+------+--------------+----------+
|1     |clk_pixel     |         1|
+------+--------------+----------+

Report Cell Usage: 
+------+-----------------+------+
|      |Cell             |Count |
+------+-----------------+------+
|1     |clk_pixel_bbox_0 |     1|
|2     |BUFG             |     2|
|3     |CARRY4           |  1572|
|4     |LUT1             |   737|
|5     |LUT2             |  1675|
|6     |LUT3             |  1611|
|7     |LUT4             |  1373|
|8     |LUT5             |  1033|
|9     |LUT6             |  3352|
|10    |MUXF7            |    54|
|11    |FDCE             |   303|
|12    |FDPE             |    15|
|13    |FDRE             |   225|
|14    |FDSE             |     8|
|15    |IBUF             |     6|
|16    |OBUF             |    29|
+------+-----------------+------+

Report Instance Areas: 
+------+---------+-------+------+
|      |Instance |Module |Cells |
+------+---------+-------+------+
|1     |top      |       | 11997|
+------+---------+-------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:01:24 ; elapsed = 00:01:29 . Memory (MB): peak = 1119.473 ; gain = 826.254
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 4 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:01:14 ; elapsed = 00:01:21 . Memory (MB): peak = 1119.473 ; gain = 461.223
Synthesis Optimization Complete : Time (s): cpu = 00:01:24 ; elapsed = 00:01:29 . Memory (MB): peak = 1119.473 ; gain = 826.254
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 1632 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
WARNING: [Netlist 29-101] Netlist 'Pong_top' is not ideal for floorplanning, since the cellview 'Pong_top' contains a large number of primitives.  Please consider enabling hierarchy in synthesis if you want to do floorplanning.
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
175 Infos, 5 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:01:28 ; elapsed = 00:01:33 . Memory (MB): peak = 1119.473 ; gain = 837.723
WARNING: [Constraints 18-5210] No constraint will be written out.
INFO: [Common 17-1381] The checkpoint 'C:/Users/gblan/OneDrive/Documenten/Vivado_projects/Pong/Pong.runs/synth_1/Pong_top.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file Pong_top_utilization_synth.rpt -pb Pong_top_utilization_synth.pb
report_utilization: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.086 . Memory (MB): peak = 1119.473 ; gain = 0.000
INFO: [Common 17-206] Exiting Vivado at Thu May 23 13:41:00 2019...
