
---------- Begin Simulation Statistics ----------
final_tick                                14150183500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                  16859                       # Simulator instruction rate (inst/s)
host_mem_usage                                 900812                       # Number of bytes of host memory used
host_op_rate                                    21033                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                   593.15                       # Real time elapsed on the host
host_tick_rate                               23856180                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                    10000000                       # Number of instructions simulated
sim_ops                                      12475747                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.014150                       # Number of seconds simulated
sim_ticks                                 14150183500                       # Number of ticks simulated
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct             99.671408                       # BTB Hit Percentage
system.cpu.branchPred.BTBHits                  740426                       # Number of BTB hits
system.cpu.branchPred.BTBLookups               742867                       # Number of BTB lookups
system.cpu.branchPred.RASInCorrect                 11                       # Number of incorrect RAS predictions.
system.cpu.branchPred.condIncorrect              3382                       # Number of conditional branches incorrect
system.cpu.branchPred.condPredicted           1284828                       # Number of conditional branches predicted
system.cpu.branchPred.indirectHits             163829                       # Number of indirect target hits.
system.cpu.branchPred.indirectLookups          164673                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectMisses              844                       # Number of indirect misses.
system.cpu.branchPred.lookups                 1979330                       # Number of BP lookups
system.cpu.branchPred.usedRAS                  283930                       # Number of times the RAS was used to get a target.
system.cpu.branchPredindirectMispredicted          373                       # Number of mispredicted indirect branches.
system.cpu.cc_regfile_reads                   2004387                       # number of cc regfile reads
system.cpu.cc_regfile_writes                  1928986                       # number of cc regfile writes
system.cpu.commit.amos                              0                       # Number of atomic instructions committed
system.cpu.commit.branchMispredicts              2608                       # The number of times a branch was mispredicted
system.cpu.commit.branches                    1967617                       # Number of branches committed
system.cpu.commit.bw_lim_events                244151                       # number cycles where commit BW limit reached
system.cpu.commit.commitNonSpecStalls           92788                       # The number of times commit has been forced to stall to communicate backwards
system.cpu.commit.commitSquashedInsts           36358                       # The number of squashed insts skipped by commit
system.cpu.commit.committedInsts             10054801                       # Number of instructions committed
system.cpu.commit.committedOps               12530548                       # Number of ops (including micro ops) committed
system.cpu.commit.committed_per_cycle::samples     22601460                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::mean     0.554413                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::stdev     1.376581                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::0     17375310     76.88%     76.88% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::1      2492771     11.03%     87.91% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::2      1082020      4.79%     92.69% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::3       587361      2.60%     95.29% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::4       307431      1.36%     96.65% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::5       286380      1.27%     97.92% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::6        85430      0.38%     98.30% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::7       140606      0.62%     98.92% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::8       244151      1.08%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::total     22601460                       # Number of insts commited each cycle
system.cpu.commit.fp_insts                          0                       # Number of committed floating point instructions.
system.cpu.commit.function_calls               282682                       # Number of function calls committed.
system.cpu.commit.int_insts                  11829874                       # Number of committed integer instructions.
system.cpu.commit.loads                       2457360                       # Number of loads committed
system.cpu.commit.membars                       92725                       # Number of memory barriers committed
system.cpu.commit.op_class_0::No_OpClass          199      0.00%      0.00% # Class of committed instruction
system.cpu.commit.op_class_0::IntAlu          7602164     60.67%     60.67% # Class of committed instruction
system.cpu.commit.op_class_0::IntMult           46394      0.37%     61.04% # Class of committed instruction
system.cpu.commit.op_class_0::IntDiv                2      0.00%     61.04% # Class of committed instruction
system.cpu.commit.op_class_0::FloatAdd              1      0.00%     61.04% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCmp              1      0.00%     61.04% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCvt              1      0.00%     61.04% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMult             0      0.00%     61.04% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMultAcc            0      0.00%     61.04% # Class of committed instruction
system.cpu.commit.op_class_0::FloatDiv              0      0.00%     61.04% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMisc             2      0.00%     61.04% # Class of committed instruction
system.cpu.commit.op_class_0::FloatSqrt             0      0.00%     61.04% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAdd             473      0.00%     61.04% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAddAcc            0      0.00%     61.04% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAlu             999      0.01%     61.05% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCmp             796      0.01%     61.06% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCvt               0      0.00%     61.06% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMisc            576      0.00%     61.06% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMult              0      0.00%     61.06% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMultAcc            0      0.00%     61.06% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShift             0      0.00%     61.06% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShiftAcc            0      0.00%     61.06% # Class of committed instruction
system.cpu.commit.op_class_0::SimdDiv               0      0.00%     61.06% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSqrt              0      0.00%     61.06% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAdd            0      0.00%     61.06% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAlu            0      0.00%     61.06% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCmp            0      0.00%     61.06% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCvt            0      0.00%     61.06% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatDiv            0      0.00%     61.06% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMisc            0      0.00%     61.06% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMult            0      0.00%     61.06% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMultAcc            0      0.00%     61.06% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatSqrt            0      0.00%     61.06% # Class of committed instruction
system.cpu.commit.op_class_0::SimdReduceAdd            0      0.00%     61.06% # Class of committed instruction
system.cpu.commit.op_class_0::SimdReduceAlu            0      0.00%     61.06% # Class of committed instruction
system.cpu.commit.op_class_0::SimdReduceCmp            0      0.00%     61.06% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     61.06% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     61.06% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAes               0      0.00%     61.06% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAesMix            0      0.00%     61.06% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha1Hash            0      0.00%     61.06% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha1Hash2            0      0.00%     61.06% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha256Hash            0      0.00%     61.06% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha256Hash2            0      0.00%     61.06% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShaSigma2            0      0.00%     61.06% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShaSigma3            0      0.00%     61.06% # Class of committed instruction
system.cpu.commit.op_class_0::SimdPredAlu            0      0.00%     61.06% # Class of committed instruction
system.cpu.commit.op_class_0::MemRead         2457360     19.61%     80.67% # Class of committed instruction
system.cpu.commit.op_class_0::MemWrite        2421580     19.33%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMemRead            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMemWrite            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::IprAccess             0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::total          12530548                       # Class of committed instruction
system.cpu.commit.refs                        4878940                       # Number of memory references committed
system.cpu.commit.swp_count                         0                       # Number of s/w prefetches committed
system.cpu.commit.vec_insts                     26238                       # Number of committed Vector instructions.
system.cpu.committedInsts                    10000000                       # Number of Instructions Simulated
system.cpu.committedOps                      12475747                       # Number of Ops (including micro ops) Simulated
system.cpu.cpi                               2.830037                       # CPI: Cycles Per Instruction
system.cpu.cpi_total                         2.830037                       # CPI: Total CPI of All Threads
system.cpu.decode.BlockedCycles               2395074                       # Number of cycles decode is blocked
system.cpu.decode.BranchMispred                   780                       # Number of times decode detected a branch misprediction
system.cpu.decode.BranchResolved               740328                       # Number of times decode resolved a branch
system.cpu.decode.DecodedInsts               12578757                       # Number of instructions handled by decode
system.cpu.decode.IdleCycles                 17870896                       # Number of cycles decode is idle
system.cpu.decode.RunCycles                   2156804                       # Number of cycles decode is running
system.cpu.decode.SquashCycles                   2789                       # Number of cycles decode is squashing
system.cpu.decode.SquashedInsts                  2211                       # Number of squashed instructions handled by decode
system.cpu.decode.UnblockCycles                182112                       # Number of cycles decode is unblocking
system.cpu.dtb.accesses                             0                       # DTB accesses
system.cpu.dtb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.dtb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.hits                                 0                       # DTB hits
system.cpu.dtb.inst_accesses                        0                       # ITB inst accesses
system.cpu.dtb.inst_hits                            0                       # ITB inst hits
system.cpu.dtb.inst_misses                          0                       # ITB inst misses
system.cpu.dtb.misses                               0                       # DTB misses
system.cpu.dtb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.dtb.read_accesses                        0                       # DTB read accesses
system.cpu.dtb.read_hits                            0                       # DTB read hits
system.cpu.dtb.read_misses                          0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.dtb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.dtb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.dtb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.dtb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.dtb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.dtb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walks                         0                       # Table walker walks requested
system.cpu.dtb.write_accesses                       0                       # DTB write accesses
system.cpu.dtb.write_hits                           0                       # DTB write hits
system.cpu.dtb.write_misses                         0                       # DTB write misses
system.cpu.fetch.Branches                     1979330                       # Number of branches that fetch encountered
system.cpu.fetch.CacheLines                   1638465                       # Number of cache lines fetched
system.cpu.fetch.Cycles                       2384730                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu.fetch.IcacheSquashes                  2618                       # Number of outstanding Icache misses that were squashed
system.cpu.fetch.Insts                       10109668                       # Number of instructions fetch has processed
system.cpu.fetch.SquashCycles                    7126                       # Number of cycles fetch has spent squashing
system.cpu.fetch.branchRate                  0.069940                       # Number of branch fetches per cycle
system.cpu.fetch.icacheStallCycles           20219382                       # Number of cycles fetch is stalled on an Icache miss
system.cpu.fetch.predictedBranches            1188185                       # Number of branches that fetch has predicted taken
system.cpu.fetch.rate                        0.357227                       # Number of inst fetches per cycle
system.cpu.fetch.rateDist::samples           22607675                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::mean              0.556999                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::stdev             1.817832                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::underflows               0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::0                 20262019     89.62%     89.62% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::1                   185244      0.82%     90.44% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::2                   215089      0.95%     91.40% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::3                   273827      1.21%     92.61% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::4                   231357      1.02%     93.63% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::5                   183625      0.81%     94.44% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::6                   301879      1.34%     95.78% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::7                   136354      0.60%     96.38% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::8                   818281      3.62%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::overflows                0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::min_value                0                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::max_value                8                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::total             22607675                       # Number of instructions fetched each cycle (Total)
system.cpu.icache.prefetcher.num_hwpf_issued      6135613                       # number of hwpf issued
system.cpu.icache.prefetcher.pfBufferHit     52427442                       # number of redundant prefetches already in prefetch queue
system.cpu.icache.prefetcher.pfIdentified     74060037                       # number of prefetch candidates identified
system.cpu.icache.prefetcher.pfInCache              0                       # number of redundant prefetches already in cache/mshr dropped
system.cpu.icache.prefetcher.pfRemovedFull       295088                       # number of prefetches dropped due to prefetch queue size
system.cpu.icache.prefetcher.pfSpanPage     467730976                       # number of prefetches that crossed the page
system.cpu.idleCycles                         5692693                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu.iew.branchMispredicts                 2921                       # Number of branch mispredicts detected at execute
system.cpu.iew.exec_branches                  1971770                       # Number of branches executed
system.cpu.iew.exec_nop                         54891                       # number of nop insts executed
system.cpu.iew.exec_rate                     0.442673                       # Inst execution rate
system.cpu.iew.exec_refs                      4912670                       # number of memory reference insts executed
system.cpu.iew.exec_stores                    2423837                       # Number of stores executed
system.cpu.iew.exec_swp                             0                       # number of swp insts executed
system.cpu.iew.iewBlockCycles                    4419                       # Number of cycles IEW is blocking
system.cpu.iew.iewDispLoadInsts               2463273                       # Number of dispatched load instructions
system.cpu.iew.iewDispNonSpecInsts              92825                       # Number of dispatched non-speculative instructions
system.cpu.iew.iewDispSquashedInsts               624                       # Number of squashed instructions skipped by dispatch
system.cpu.iew.iewDispStoreInsts              2425783                       # Number of dispatched store instructions
system.cpu.iew.iewDispatchedInsts            12567007                       # Number of instructions dispatched to IQ
system.cpu.iew.iewExecLoadInsts               2488833                       # Number of load instructions executed
system.cpu.iew.iewExecSquashedInsts              3254                       # Number of squashed instructions skipped in execute
system.cpu.iew.iewExecutedInsts              12527797                       # Number of executed instructions
system.cpu.iew.iewIQFullEvents                     33                       # Number of times the IQ has become full, causing a stall
system.cpu.iew.iewIdleCycles                        0                       # Number of cycles IEW is idle
system.cpu.iew.iewLSQFullEvents                  1903                       # Number of times the LSQ has become full, causing a stall
system.cpu.iew.iewSquashCycles                   2789                       # Number of cycles IEW is squashing
system.cpu.iew.iewUnblockCycles                  1937                       # Number of cycles IEW is unblocking
system.cpu.iew.lsq.thread0.blockedLoads             0                       # Number of blocked loads due to partial load-store forwarding
system.cpu.iew.lsq.thread0.cacheBlocked            72                       # Number of times an access to memory failed due to the cache being blocked
system.cpu.iew.lsq.thread0.forwLoads            70682                       # Number of loads that had data forwarded from stores
system.cpu.iew.lsq.thread0.ignoredResponses            3                       # Number of memory responses ignored because the instruction is squashed
system.cpu.iew.lsq.thread0.invAddrLoads             0                       # Number of loads ignored due to an invalid address
system.cpu.iew.lsq.thread0.invAddrSwpfs             0                       # Number of software prefetches ignored due to an invalid address
system.cpu.iew.lsq.thread0.memOrderViolation           68                       # Number of memory ordering violations
system.cpu.iew.lsq.thread0.rescheduledLoads        27112                       # Number of loads that were rescheduled
system.cpu.iew.lsq.thread0.squashedLoads         5913                       # Number of loads squashed
system.cpu.iew.lsq.thread0.squashedStores         4203                       # Number of stores squashed
system.cpu.iew.memOrderViolationEvents             68                       # Number of memory order violations
system.cpu.iew.predictedNotTakenIncorrect         2378                       # Number of branches that were predicted not taken incorrectly
system.cpu.iew.predictedTakenIncorrect            543                       # Number of branches that were predicted taken incorrectly
system.cpu.iew.wb_consumers                   8039185                       # num instructions consuming a value
system.cpu.iew.wb_count                      12496891                       # cumulative count of insts written-back
system.cpu.iew.wb_fanout                     0.583161                       # average fanout of values written-back
system.cpu.iew.wb_producers                   4688136                       # num instructions producing a value
system.cpu.iew.wb_rate                       0.441581                       # insts written-back per cycle
system.cpu.iew.wb_sent                       12499098                       # cumulative count of insts sent to commit
system.cpu.int_regfile_reads                 15602046                       # number of integer regfile reads
system.cpu.int_regfile_writes                 9175354                       # number of integer regfile writes
system.cpu.ipc                               0.353352                       # IPC: Instructions Per Cycle
system.cpu.ipc_total                         0.353352                       # IPC: Total IPC of All Threads
system.cpu.iq.FU_type_0::No_OpClass               212      0.00%      0.00% # Type of FU issued
system.cpu.iq.FU_type_0::IntAlu               7567540     60.39%     60.39% # Type of FU issued
system.cpu.iq.FU_type_0::IntMult                46399      0.37%     60.76% # Type of FU issued
system.cpu.iq.FU_type_0::IntDiv                     5      0.00%     60.76% # Type of FU issued
system.cpu.iq.FU_type_0::FloatAdd                   1      0.00%     60.76% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCmp                   1      0.00%     60.76% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCvt                   5      0.00%     60.76% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMult                  0      0.00%     60.76% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMultAcc               0      0.00%     60.76% # Type of FU issued
system.cpu.iq.FU_type_0::FloatDiv                   0      0.00%     60.76% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMisc                  2      0.00%     60.76% # Type of FU issued
system.cpu.iq.FU_type_0::FloatSqrt                  0      0.00%     60.76% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAdd                  507      0.00%     60.77% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAddAcc                 0      0.00%     60.77% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAlu                 1103      0.01%     60.78% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCmp                  846      0.01%     60.78% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCvt                    0      0.00%     60.78% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMisc                 607      0.00%     60.79% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMult                   0      0.00%     60.79% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMultAcc                0      0.00%     60.79% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShift                  0      0.00%     60.79% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShiftAcc               0      0.00%     60.79% # Type of FU issued
system.cpu.iq.FU_type_0::SimdDiv                    0      0.00%     60.79% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSqrt                   0      0.00%     60.79% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAdd               0      0.00%     60.79% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAlu               0      0.00%     60.79% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCmp               0      0.00%     60.79% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCvt               0      0.00%     60.79% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatDiv               0      0.00%     60.79% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMisc              0      0.00%     60.79% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMult              0      0.00%     60.79% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     60.79% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatSqrt              0      0.00%     60.79% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceAdd              0      0.00%     60.79% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceAlu              0      0.00%     60.79% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceCmp              0      0.00%     60.79% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     60.79% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     60.79% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAes                    0      0.00%     60.79% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAesMix                 0      0.00%     60.79% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash               0      0.00%     60.79% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash2              0      0.00%     60.79% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash             0      0.00%     60.79% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash2            0      0.00%     60.79% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma2              0      0.00%     60.79% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma3              0      0.00%     60.79% # Type of FU issued
system.cpu.iq.FU_type_0::SimdPredAlu                0      0.00%     60.79% # Type of FU issued
system.cpu.iq.FU_type_0::MemRead              2489514     19.87%     80.65% # Type of FU issued
system.cpu.iq.FU_type_0::MemWrite             2424309     19.35%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemRead               0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemWrite              0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::IprAccess                  0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::InstPrefetch               0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::total               12531051                       # Type of FU issued
system.cpu.iq.fp_alu_accesses                       0                       # Number of floating point alu accesses
system.cpu.iq.fp_inst_queue_reads                   0                       # Number of floating instruction queue reads
system.cpu.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu.iq.fp_inst_queue_writes                  0                       # Number of floating instruction queue writes
system.cpu.iq.fu_busy_cnt                      188214                       # FU busy when requested
system.cpu.iq.fu_busy_rate                   0.015020                       # FU busy rate (busy events/executed inst)
system.cpu.iq.fu_full::No_OpClass                   0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IntAlu                   49208     26.14%     26.14% # attempts to use FU when none available
system.cpu.iq.fu_full::IntMult                      0      0.00%     26.14% # attempts to use FU when none available
system.cpu.iq.fu_full::IntDiv                       0      0.00%     26.14% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatAdd                     0      0.00%     26.14% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCmp                     0      0.00%     26.14% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCvt                     0      0.00%     26.14% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMult                    0      0.00%     26.14% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMultAcc                 0      0.00%     26.14% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatDiv                     0      0.00%     26.14% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMisc                    0      0.00%     26.14% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatSqrt                    0      0.00%     26.14% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAdd                      0      0.00%     26.14% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAddAcc                   0      0.00%     26.14% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAlu                     38      0.02%     26.16% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCmp                     22      0.01%     26.18% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCvt                      0      0.00%     26.18% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMisc                     0      0.00%     26.18% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMult                     0      0.00%     26.18% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMultAcc                  0      0.00%     26.18% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShift                    0      0.00%     26.18% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShiftAcc                 0      0.00%     26.18% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdDiv                      0      0.00%     26.18% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSqrt                     0      0.00%     26.18% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAdd                 0      0.00%     26.18% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAlu                 0      0.00%     26.18% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCmp                 0      0.00%     26.18% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCvt                 0      0.00%     26.18% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatDiv                 0      0.00%     26.18% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMisc                0      0.00%     26.18% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMult                0      0.00%     26.18% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMultAcc             0      0.00%     26.18% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatSqrt                0      0.00%     26.18% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceAdd                0      0.00%     26.18% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceAlu                0      0.00%     26.18% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceCmp                0      0.00%     26.18% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatReduceAdd            0      0.00%     26.18% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatReduceCmp            0      0.00%     26.18% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAes                      0      0.00%     26.18% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAesMix                   0      0.00%     26.18% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash                 0      0.00%     26.18% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash2                0      0.00%     26.18% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash               0      0.00%     26.18% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash2              0      0.00%     26.18% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma2                0      0.00%     26.18% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma3                0      0.00%     26.18% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdPredAlu                  0      0.00%     26.18% # attempts to use FU when none available
system.cpu.iq.fu_full::MemRead                  66852     35.52%     61.70% # attempts to use FU when none available
system.cpu.iq.fu_full::MemWrite                 72094     38.30%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemRead                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemWrite                0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IprAccess                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::InstPrefetch                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.int_alu_accesses               12692072                       # Number of integer alu accesses
system.cpu.iq.int_inst_queue_reads           47804038                       # Number of integer instruction queue reads
system.cpu.iq.int_inst_queue_wakeup_accesses     12470196                       # Number of integer instruction queue wakeup accesses
system.cpu.iq.int_inst_queue_writes          12520083                       # Number of integer instruction queue writes
system.cpu.iq.iqInstsAdded                   12419291                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu.iq.iqInstsIssued                  12531051                       # Number of instructions issued
system.cpu.iq.iqNonSpecInstsAdded               92825                       # Number of non-speculative instructions added to the IQ
system.cpu.iq.iqSquashedInstsExamined           36368                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu.iq.iqSquashedInstsIssued               233                       # Number of squashed instructions issued
system.cpu.iq.iqSquashedNonSpecRemoved             37                       # Number of squashed non-spec instructions that were removed
system.cpu.iq.iqSquashedOperandsExamined        24190                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu.iq.issued_per_cycle::samples      22607675                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::mean         0.554283                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::stdev        1.336257                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::0            17539427     77.58%     77.58% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::1             2274625     10.06%     87.64% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::2              789845      3.49%     91.14% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::3              785220      3.47%     94.61% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::4              528424      2.34%     96.95% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::5              239694      1.06%     98.01% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::6              228251      1.01%     99.02% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::7              138108      0.61%     99.63% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::8               84081      0.37%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::total        22607675                       # Number of insts issued each cycle
system.cpu.iq.rate                           0.442788                       # Inst issue rate
system.cpu.iq.vec_alu_accesses                  26981                       # Number of vector alu accesses
system.cpu.iq.vec_inst_queue_reads              54186                       # Number of vector instruction queue reads
system.cpu.iq.vec_inst_queue_wakeup_accesses        26695                       # Number of vector instruction queue wakeup accesses
system.cpu.iq.vec_inst_queue_writes             28466                       # Number of vector instruction queue writes
system.cpu.itb.accesses                             0                       # DTB accesses
system.cpu.itb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.itb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.itb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.itb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.itb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.hits                                 0                       # DTB hits
system.cpu.itb.inst_accesses                        0                       # ITB inst accesses
system.cpu.itb.inst_hits                            0                       # ITB inst hits
system.cpu.itb.inst_misses                          0                       # ITB inst misses
system.cpu.itb.misses                               0                       # DTB misses
system.cpu.itb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.itb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.itb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.itb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.itb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.itb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.itb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.itb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.itb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.itb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.itb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walks                         0                       # Table walker walks requested
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.memDep0.conflictingLoads             17008                       # Number of conflicting loads.
system.cpu.memDep0.conflictingStores            19182                       # Number of conflicting stores.
system.cpu.memDep0.insertedLoads              2463273                       # Number of loads inserted to the mem dependence unit.
system.cpu.memDep0.insertedStores             2425783                       # Number of stores inserted to the mem dependence unit.
system.cpu.misc_regfile_reads                 9517777                       # number of misc regfile reads
system.cpu.misc_regfile_writes                 370905                       # number of misc regfile writes
system.cpu.numCycles                         28300368                       # number of cpu cycles simulated
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.pred_regfile_reads                       1                       # number of predicate regfile reads
system.cpu.rename.BlockCycles                    5646                       # Number of cycles rename is blocking
system.cpu.rename.CommittedMaps              11280748                       # Number of HB maps that are committed
system.cpu.rename.IQFullEvents                     71                       # Number of times rename has blocked due to IQ full
system.cpu.rename.IdleCycles                 17919531                       # Number of cycles rename is idle
system.cpu.rename.LQFullEvents                     14                       # Number of times rename has blocked due to LQ full
system.cpu.rename.ROBFullEvents                    63                       # Number of times rename has blocked due to ROB full
system.cpu.rename.RenameLookups              17878900                       # Number of register rename lookups that rename has made
system.cpu.rename.RenamedInsts               12573721                       # Number of instructions processed by rename
system.cpu.rename.RenamedOperands            11324363                       # Number of destination operands rename has renamed
system.cpu.rename.RunCycles                   2290206                       # Number of cycles rename is running
system.cpu.rename.SQFullEvents                   6702                       # Number of times rename has blocked due to SQ full
system.cpu.rename.SquashCycles                   2789                       # Number of cycles rename is squashing
system.cpu.rename.UnblockCycles                193860                       # Number of cycles rename is unblocking
system.cpu.rename.UndoneMaps                    43612                       # Number of HB maps that are undone due to squashing
system.cpu.rename.int_rename_lookups         15596355                       # Number of integer rename lookups
system.cpu.rename.serializeStallCycles        2195643                       # count of cycles rename stalled for serializing inst
system.cpu.rename.serializingInsts             140172                       # count of serializing insts renamed
system.cpu.rename.skidInsts                    711355                       # count of insts added to the skid buffer
system.cpu.rename.tempSerializingInsts          92823                       # count of temporary serializing insts renamed
system.cpu.rename.vec_pred_rename_lookups            1                       # Number of vector predicate rename lookups
system.cpu.rename.vec_rename_lookups            18535                       # Number of vector rename lookups
system.cpu.rob.rob_reads                     34922512                       # The number of ROB reads
system.cpu.rob.rob_writes                    25140100                       # The number of ROB writes
system.cpu.timesIdled                          619255                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu.vec_regfile_reads                    17585                       # number of vector regfile reads
system.cpu.vec_regfile_writes                   14479                       # number of vector regfile writes
system.cpu.workload.numSyscalls                    62                       # Number of system calls
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests            0                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests          5405                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_multi_requests           73                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests      3555627                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests      7112342                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops              0                       # Total number of snoops made to the snoop filter.
system.membus.trans_dist::ReadResp               1854                       # Transaction distribution
system.membus.trans_dist::ReadExReq              1730                       # Transaction distribution
system.membus.trans_dist::ReadExResp             1730                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq          1854                       # Transaction distribution
system.membus.trans_dist::InvalidateReq          1821                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port         8989                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                   8989                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port       229376                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                  229376                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples              5405                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                    5405    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total                5405                       # Request fanout histogram
system.membus.reqLayer0.occupancy             6272500                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               0.0                       # Layer utilization (%)
system.membus.respLayer1.occupancy           19336750                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              0.1                       # Layer utilization (%)
system.membus.power_state.pwrStateResidencyTicks::UNDEFINED  14150183500                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp           3553066                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty         3664                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean      3550816                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict            1145                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeReq               2                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeResp              2                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq             1826                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp            1826                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq       3550882                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq         2186                       # Transaction distribution
system.tol2bus.trans_dist::InvalidateReq         1821                       # Transaction distribution
system.tol2bus.trans_dist::InvalidateResp         1821                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side::system.l2.cpu_side     10652576                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side::system.l2.cpu_side        16479                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total              10669055                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side::system.l2.cpu_side    454508416                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side::system.l2.cpu_side       491264                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total              454999680                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                               2                       # Total snoops (count)
system.tol2bus.snoopTraffic                       128                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples          3556717                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.000021                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.004530                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                3556644    100.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::1                     73      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol2bus.snoop_fanout::total            3556717                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy         7199946886                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization             50.9                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy           7679996                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             0.1                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy        5326321497                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization            37.6                       # Layer utilization (%)
system.tol2bus.power_state.pwrStateResidencyTicks::UNDEFINED  14150183500                       # Cumulative time (in ticks) in various power states
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.l2.demand_hits::.cpu.inst               757668                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu.data                 1580                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu.icache.prefetcher      2792060                       # number of demand (read+write) hits
system.l2.demand_hits::total                  3551308                       # number of demand (read+write) hits
system.l2.overall_hits::.cpu.inst              757668                       # number of overall hits
system.l2.overall_hits::.cpu.data                1580                       # number of overall hits
system.l2.overall_hits::.cpu.icache.prefetcher      2792060                       # number of overall hits
system.l2.overall_hits::total                 3551308                       # number of overall hits
system.l2.demand_misses::.cpu.inst               1152                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu.data               2432                       # number of demand (read+write) misses
system.l2.demand_misses::total                   3584                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu.inst              1152                       # number of overall misses
system.l2.overall_misses::.cpu.data              2432                       # number of overall misses
system.l2.overall_misses::total                  3584                       # number of overall misses
system.l2.demand_miss_latency::.cpu.inst     89420500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu.data    211768000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total        301188500                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.cpu.inst     89420500                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu.data    211768000                       # number of overall miss cycles
system.l2.overall_miss_latency::total       301188500                       # number of overall miss cycles
system.l2.demand_accesses::.cpu.inst           758820                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu.data             4012                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu.icache.prefetcher      2792060                       # number of demand (read+write) accesses
system.l2.demand_accesses::total              3554892                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu.inst          758820                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu.data            4012                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu.icache.prefetcher      2792060                       # number of overall (read+write) accesses
system.l2.overall_accesses::total             3554892                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu.inst        0.001518                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu.data        0.606181                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.001008                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu.inst       0.001518                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu.data       0.606181                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.001008                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.cpu.inst 77621.961806                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu.data 87075.657895                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 84036.969866                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.inst 77621.961806                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.data 87075.657895                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 84036.969866                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.demand_mshr_misses::.cpu.inst          1152                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu.data          2432                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total              3584                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.cpu.inst         1152                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu.data         2432                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total             3584                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.cpu.inst     77900500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu.data    187448000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total    265348500                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.inst     77900500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.data    187448000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total    265348500                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.cpu.inst     0.001518                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu.data     0.606181                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.001008                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.cpu.inst     0.001518                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu.data     0.606181                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.001008                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.cpu.inst 67621.961806                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu.data 77075.657895                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 74036.969866                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.inst 67621.961806                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.data 77075.657895                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 74036.969866                       # average overall mshr miss latency
system.l2.replacements                              0                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks         3664                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total             3664                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks         3664                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total         3664                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks      3550743                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total          3550743                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks      3550743                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total      3550743                       # number of WritebackClean accesses(hits+misses)
system.l2.UpgradeReq_hits::.cpu.data                2                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::total                    2                       # number of UpgradeReq hits
system.l2.UpgradeReq_accesses::.cpu.data            2                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::total                2                       # number of UpgradeReq accesses(hits+misses)
system.l2.ReadExReq_hits::.cpu.data                96                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                    96                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.cpu.data            1730                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total                1730                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.cpu.data    151982000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total     151982000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.cpu.data          1826                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total              1826                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.cpu.data     0.947426                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.947426                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.cpu.data 87850.867052                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 87850.867052                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_misses::.cpu.data         1730                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total           1730                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.cpu.data    134682000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total    134682000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.cpu.data     0.947426                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.947426                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu.data 77850.867052                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 77850.867052                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.cpu.inst         757668                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::.cpu.icache.prefetcher      2792060                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total            3549728                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.cpu.inst         1152                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total             1152                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.cpu.inst     89420500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total     89420500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu.inst       758820                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.cpu.icache.prefetcher      2792060                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total        3550880                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu.inst     0.001518                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.000324                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.cpu.inst 77621.961806                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 77621.961806                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_misses::.cpu.inst         1152                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total         1152                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.cpu.inst     77900500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total     77900500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.cpu.inst     0.001518                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.000324                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu.inst 67621.961806                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 67621.961806                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.cpu.data          1484                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total              1484                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu.data          702                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total             702                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.cpu.data     59786000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total     59786000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu.data         2186                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total          2186                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu.data     0.321134                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.321134                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.cpu.data 85165.242165                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 85165.242165                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_misses::.cpu.data          702                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total          702                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.cpu.data     52766000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total     52766000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.cpu.data     0.321134                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.321134                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu.data 75165.242165                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 75165.242165                       # average ReadSharedReq mshr miss latency
system.l2.InvalidateReq_misses::.cpu.data         1821                       # number of InvalidateReq misses
system.l2.InvalidateReq_misses::total            1821                       # number of InvalidateReq misses
system.l2.InvalidateReq_accesses::.cpu.data         1821                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_accesses::total          1821                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_miss_rate::.cpu.data            1                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_miss_rate::total            1                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_misses::.cpu.data         1821                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_misses::total         1821                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_miss_latency::.cpu.data     43096000                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_latency::total     43096000                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_rate::.cpu.data            1                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_miss_rate::total            1                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_avg_mshr_miss_latency::.cpu.data 23666.117518                       # average InvalidateReq mshr miss latency
system.l2.InvalidateReq_avg_mshr_miss_latency::total 23666.117518                       # average InvalidateReq mshr miss latency
system.l2.power_state.pwrStateResidencyTicks::UNDEFINED  14150183500                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                  4251.056562                       # Cycle average of tags in use
system.l2.tags.total_refs                     7110446                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                      5405                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                   1315.531175                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                     77000                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks    1543.198227                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.inst      1146.047434                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.data      1561.810902                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.011774                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.inst        0.008744                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.data        0.011916                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.032433                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024          5405                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0            1                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1           11                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2          110                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3         1514                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::4         3769                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024     0.041237                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                  56903541                       # Number of tag accesses
system.l2.tags.data_accesses                 56903541                       # Number of data accesses
system.l2.tags.power_state.pwrStateResidencyTicks::UNDEFINED  14150183500                       # Cumulative time (in ticks) in various power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.bytes_read::.cpu.inst          73728                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu.data         155648                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total             229376                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu.inst        73728                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total         73728                       # Number of instructions bytes read from this memory
system.mem_ctrls.num_reads::.cpu.inst            1152                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu.data            2432                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total                3584                       # Number of read requests responded to by this memory
system.mem_ctrls.bw_read::.cpu.inst           5210392                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu.data          10999716                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total              16210108                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu.inst      5210392                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total          5210392                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.inst          5210392                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.data         10999716                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total             16210108                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.cpu.inst::samples      1152.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples      2432.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.000000566500                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds            0                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds            0                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState               10708                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState                  0                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                        3584                       # Number of read requests accepted
system.mem_ctrls.writeReqs                          0                       # Number of write requests accepted
system.mem_ctrls.readBursts                      3584                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                        0                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                      0                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0               324                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1               315                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2               210                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3               115                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4               251                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5                65                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6               216                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7               180                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8               210                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9               209                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10              246                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11              212                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12              317                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13              265                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14              238                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15              211                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15                0                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       1.00                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                       0.00                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                     50423000                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                   17920000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat               117623000                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     14068.92                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                32818.92                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                     1425                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                       0                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 39.76                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                  nan                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                  3584                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                    0                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                    2897                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                     421                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                     149                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                      45                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                      16                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                      12                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       4                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       3                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       2                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      7                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      3                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      2                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      2                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      2                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      2                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      5                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      2                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples         2159                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    106.241779                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean    79.079168                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   147.924432                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127         1834     84.95%     84.95% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255          173      8.01%     92.96% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383           44      2.04%     95.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511           32      1.48%     96.48% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639           15      0.69%     97.17% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767           20      0.93%     98.10% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895           11      0.51%     98.61% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023            6      0.28%     98.89% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151           24      1.11%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total         2159                       # Bytes accessed per row activation
system.mem_ctrls.bytesReadDRAM                 229376                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                       0                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                       0                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                  229376                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys                    0                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                        16.21                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                         0.00                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                     16.21                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                      0.00                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         0.13                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     0.13                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    0.00                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                   14145988000                       # Total gap between requests
system.mem_ctrls.avgGap                    3946983.26                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.cpu.inst        73728                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu.data       155648                       # Per-master bytes read from memory
system.mem_ctrls.masterReadRate::.cpu.inst 5210391.794565773569                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu.data 10999716.010749965906                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.cpu.inst         1152                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu.data         2432                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.cpu.inst     30477500                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu.data     87145500                       # Per-master read total memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.inst     26456.16                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.data     35832.85                       # Per-master read average memory access latency
system.mem_ctrls.pageHitRate                    39.76                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy              9096360                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy              4834830                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy            13623120                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy                  0                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     1116800880.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy       2208035790                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy       3574272000                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy         6926662980                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        489.510470                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE   9267039750                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF    472420000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT   4410723750                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy              6318900                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy              3358575                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy            11966640                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy                  0                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     1116800880.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy       1507872300                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy       4163883360                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy         6810200655                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        481.280024                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE  10808619000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF    472420000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT   2869144500                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.power_state.pwrStateResidencyTicks::UNDEFINED  14150183500                       # Cumulative time (in ticks) in various power states
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu.icache.demand_hits::.cpu.inst       822818                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total           822818                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst       822818                       # number of overall hits
system.cpu.icache.overall_hits::total          822818                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst       815647                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total         815647                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst       815647                       # number of overall misses
system.cpu.icache.overall_misses::total        815647                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst  13018255000                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total  13018255000                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst  13018255000                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total  13018255000                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst      1638465                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total      1638465                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst      1638465                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total      1638465                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.497812                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.497812                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.497812                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.497812                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 15960.648418                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 15960.648418                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 15960.648418                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 15960.648418                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.unused_prefetches           2441949                       # number of HardPF blocks evicted w/o reference
system.cpu.icache.writebacks::.writebacks      3550816                       # number of writebacks
system.cpu.icache.writebacks::total           3550816                       # number of writebacks
system.cpu.icache.demand_mshr_hits::.cpu.inst        56825                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total        56825                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::.cpu.inst        56825                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total        56825                       # number of overall MSHR hits
system.cpu.icache.demand_mshr_misses::.cpu.inst       758822                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total       758822                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst       758822                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.icache.prefetcher      2792060                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total      3550882                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst  11425775000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total  11425775000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst  11425775000                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.icache.prefetcher  48221212890                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total  59646987890                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.463130                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.463130                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.463130                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.icache.prefetcher          inf                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     2.167200                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 15057.253216                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 15057.253216                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 15057.253216                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.icache.prefetcher 17270.836905                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 16797.794996                       # average overall mshr miss latency
system.cpu.icache.replacements                3550816                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst       822818                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total          822818                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst       815647                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total        815647                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst  13018255000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total  13018255000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst      1638465                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total      1638465                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.497812                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.497812                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 15960.648418                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 15960.648418                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_hits::.cpu.inst        56825                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total        56825                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst       758822                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total       758822                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst  11425775000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total  11425775000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.463130                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.463130                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 15057.253216                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 15057.253216                       # average ReadReq mshr miss latency
system.cpu.icache.HardPFReq_mshr_misses::.cpu.icache.prefetcher      2792060                       # number of HardPFReq MSHR misses
system.cpu.icache.HardPFReq_mshr_misses::total      2792060                       # number of HardPFReq MSHR misses
system.cpu.icache.HardPFReq_mshr_miss_latency::.cpu.icache.prefetcher  48221212890                       # number of HardPFReq MSHR miss cycles
system.cpu.icache.HardPFReq_mshr_miss_latency::total  48221212890                       # number of HardPFReq MSHR miss cycles
system.cpu.icache.HardPFReq_mshr_miss_rate::.cpu.icache.prefetcher          inf                       # mshr miss rate for HardPFReq accesses
system.cpu.icache.HardPFReq_mshr_miss_rate::total          inf                       # mshr miss rate for HardPFReq accesses
system.cpu.icache.HardPFReq_avg_mshr_miss_latency::.cpu.icache.prefetcher 17270.836905                       # average HardPFReq mshr miss latency
system.cpu.icache.HardPFReq_avg_mshr_miss_latency::total 17270.836905                       # average HardPFReq mshr miss latency
system.cpu.icache.prefetcher.power_state.pwrStateResidencyTicks::UNDEFINED  14150183500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.power_state.pwrStateResidencyTicks::UNDEFINED  14150183500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse            63.986996                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs             4373698                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs           3550880                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs              1.231722                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle             87500                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst    13.382031                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_blocks::.cpu.icache.prefetcher    50.604965                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.209094                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::.cpu.icache.prefetcher     0.790703                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.999797                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1022           53                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_blocks::1024           11                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1022::0           50                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1022::2            2                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1022::4            1                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0            8                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::2            2                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4            1                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1022     0.828125                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.171875                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses           6827810                       # Number of tag accesses
system.cpu.icache.tags.data_accesses          6827810                       # Number of data accesses
system.cpu.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  14150183500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED  14150183500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.power_state.pwrStateResidencyTicks::UNDEFINED  14150183500                       # Cumulative time (in ticks) in various power states
system.cpu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED  14150183500                       # Cumulative time (in ticks) in various power states
system.cpu.itb.stage2_mmu.stage2_tlb.walker.power_state.pwrStateResidencyTicks::UNDEFINED  14150183500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data      4573609                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total          4573609                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data      4622401                       # number of overall hits
system.cpu.dcache.overall_hits::total         4622401                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data         7087                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total           7087                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data         7676                       # number of overall misses
system.cpu.dcache.overall_misses::total          7676                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data    395413428                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total    395413428                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data    395413428                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total    395413428                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data      4580696                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total      4580696                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data      4630077                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total      4630077                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.001547                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.001547                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.001658                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.001658                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 55794.190490                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 55794.190490                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 51512.953101                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 51512.953101                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs          858                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                56                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs    15.321429                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks         3664                       # number of writebacks
system.cpu.dcache.writebacks::total              3664                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data         1840                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total         1840                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data         1840                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total         1840                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data         5247                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total         5247                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data         5835                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total         5835                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data    293171928                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total    293171928                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data    311103928                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total    311103928                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.001145                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.001145                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.001260                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.001260                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 55874.200114                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 55874.200114                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 53316.868552                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 53316.868552                       # average overall mshr miss latency
system.cpu.dcache.replacements                   4809                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data      2249750                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total         2249750                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data         2073                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total          2073                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data     89282500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total     89282500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data      2251823                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total      2251823                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.000921                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.000921                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 43069.223348                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 43069.223348                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data          457                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total          457                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data         1616                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total         1616                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data     66107000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total     66107000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.000718                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.000718                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 40907.797030                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 40907.797030                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.cpu.data      2323859                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total        2323859                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data         3208                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total         3208                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data    234888500                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total    234888500                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data      2327067                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total      2327067                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.001379                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.001379                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 73219.607232                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 73219.607232                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data         1383                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total         1383                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data         1825                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total         1825                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data    157628500                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total    157628500                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.000784                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.000784                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 86371.780822                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 86371.780822                       # average WriteReq mshr miss latency
system.cpu.dcache.SoftPFReq_hits::.cpu.data        48792                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_hits::total         48792                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_misses::.cpu.data          589                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_misses::total          589                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_accesses::.cpu.data        49381                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_accesses::total        49381                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_miss_rate::.cpu.data     0.011928                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_miss_rate::total     0.011928                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_misses::.cpu.data          588                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_misses::total          588                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_miss_latency::.cpu.data     17932000                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_latency::total     17932000                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_rate::.cpu.data     0.011907                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_miss_rate::total     0.011907                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::.cpu.data 30496.598639                       # average SoftPFReq mshr miss latency
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::total 30496.598639                       # average SoftPFReq mshr miss latency
system.cpu.dcache.WriteLineReq_misses::.cpu.data         1806                       # number of WriteLineReq misses
system.cpu.dcache.WriteLineReq_misses::total         1806                       # number of WriteLineReq misses
system.cpu.dcache.WriteLineReq_miss_latency::.cpu.data     71242428                       # number of WriteLineReq miss cycles
system.cpu.dcache.WriteLineReq_miss_latency::total     71242428                       # number of WriteLineReq miss cycles
system.cpu.dcache.WriteLineReq_accesses::.cpu.data         1806                       # number of WriteLineReq accesses(hits+misses)
system.cpu.dcache.WriteLineReq_accesses::total         1806                       # number of WriteLineReq accesses(hits+misses)
system.cpu.dcache.WriteLineReq_miss_rate::.cpu.data            1                       # miss rate for WriteLineReq accesses
system.cpu.dcache.WriteLineReq_miss_rate::total            1                       # miss rate for WriteLineReq accesses
system.cpu.dcache.WriteLineReq_avg_miss_latency::.cpu.data 39447.634551                       # average WriteLineReq miss latency
system.cpu.dcache.WriteLineReq_avg_miss_latency::total 39447.634551                       # average WriteLineReq miss latency
system.cpu.dcache.WriteLineReq_mshr_misses::.cpu.data         1806                       # number of WriteLineReq MSHR misses
system.cpu.dcache.WriteLineReq_mshr_misses::total         1806                       # number of WriteLineReq MSHR misses
system.cpu.dcache.WriteLineReq_mshr_miss_latency::.cpu.data     69436428                       # number of WriteLineReq MSHR miss cycles
system.cpu.dcache.WriteLineReq_mshr_miss_latency::total     69436428                       # number of WriteLineReq MSHR miss cycles
system.cpu.dcache.WriteLineReq_mshr_miss_rate::.cpu.data            1                       # mshr miss rate for WriteLineReq accesses
system.cpu.dcache.WriteLineReq_mshr_miss_rate::total            1                       # mshr miss rate for WriteLineReq accesses
system.cpu.dcache.WriteLineReq_avg_mshr_miss_latency::.cpu.data 38447.634551                       # average WriteLineReq mshr miss latency
system.cpu.dcache.WriteLineReq_avg_mshr_miss_latency::total 38447.634551                       # average WriteLineReq mshr miss latency
system.cpu.dcache.LoadLockedReq_hits::.cpu.data        92740                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_hits::total        92740                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_misses::.cpu.data            1                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_misses::total            1                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_miss_latency::.cpu.data        14500                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_miss_latency::total        14500                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_accesses::.cpu.data        92741                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::total        92741                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_miss_rate::.cpu.data     0.000011                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_miss_rate::total     0.000011                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_avg_miss_latency::.cpu.data        14500                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_avg_miss_latency::total        14500                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_mshr_hits::.cpu.data            1                       # number of LoadLockedReq MSHR hits
system.cpu.dcache.LoadLockedReq_mshr_hits::total            1                       # number of LoadLockedReq MSHR hits
system.cpu.dcache.StoreCondReq_hits::.cpu.data        92725                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_hits::total        92725                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_accesses::.cpu.data        92725                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::total        92725                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.power_state.pwrStateResidencyTicks::UNDEFINED  14150183500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse          1018.778857                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs             4813701                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs              5833                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs            825.253043                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle            254500                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data  1018.778857                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.994901                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.994901                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024         1024                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0            3                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1           11                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2          111                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3          762                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::4          137                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses           9636919                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses          9636919                       # Number of data accesses
system.cpu.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  14150183500                       # Cumulative time (in ticks) in various power states
system.cpu.power_state.pwrStateResidencyTicks::ON  14150183500                       # Cumulative time (in ticks) in various power states

---------- End Simulation Statistics   ----------
