INFO: [VRFC 10-2263] Analyzing Verilog file "E:/FPGA/SRM_FPGA/sw_control/sw_control.srcs/sources_1/new/top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top
