Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.1 (lin64) Build 2902540 Wed May 27 19:54:35 MDT 2020
| Date         : Sat Mar 12 00:56:37 2022
| Host         : lepus running 64-bit CentOS Linux release 7.9.2009 (Core)
| Command      : report_pipeline_analysis -file ./output/conv2_12/report/pipeline1.rpt -max_added_latency 1 -include_paths_to_pipeline
| Design       : top
| Device       : xcvu9p-flga2104-2L-e
---------------------------------------------------------------------------------------------------------------------------------------

Pipeline analysis report

1. Report Description and Glossary
----------------------------------

Description:
This report shows a "what-if" analysis of potential Fmax increase as a result of
hypothetically inserting pipeline stages in the design's feed-forward paths. The
entry for Added Latency of 0 reflects the current design performance with no
pipeline stages added.

The -report_loops option shows the slowest path within a sequential feedback loop.
Sequential loops cannot be pipelined. These are paths starting from and ending at
the same sequential cell, and may have zero, one, or more sequential cells in the
feedback path.

Glossary:
Clock : The timing clock of the paths being analyzed for performance increase through pipelining
Added Latency : Number of added pipeline stages
Ideal Fmax : The current Fmax
Ideal Delay : The current minimum clock period
Requirement : The required maximum delay based on the timing constraints
WNS : Requirement minus delay
Added Pipe Reg : Maximum number of pipeline registers to add to the design for the given Added Latency
Total Pipe Reg : Total number of pipeline registers to add to the clock group for the given Added Latency
Pipeline Insertion Startpoint : Cell startpoint of path with longest delay
Pipeline Insertion Endpoint : Cell endpoint of path with longest delay

2. Maximum improvements by stage insertion
------------------------------------------

Intra-Clock Summary
+---------------+---------------+------------------+------------------+------------------+-----------+----------------+----------------+-------------------------------------------+----------------------------------------+
| Clock         | Added Latency | Ideal Fmax (MHz) | Ideal Delay (ns) | Requirement (ns) | WNS (ns)* | Added Pipe Reg | Total Pipe Reg | Pipeline Insertion Startpoint             | Pipeline Insertion Endpoint            |
+---------------+---------------+------------------+------------------+------------------+-----------+----------------+----------------+-------------------------------------------+----------------------------------------+
| virtual_clock |       0       |      498.73      |       2.005      |       4.000      |   1.995   |       n/a      |        0       | conv/add000105/reg_out_reg[22]_i_1/O[4]   | reg_out/reg_out_reg[22]/D              |
+---------------+---------------+------------------+------------------+------------------+-----------+----------------+----------------+-------------------------------------------+----------------------------------------+
| virtual_clock |       1       |      540.52      |       1.850      |       4.000      |   2.150   |       55       |       55       | genblk1[0].reg_in/reg_out_reg[9]_i_3/O[7] | conv/add000105/reg_out_reg[9]_i_2/S[7] |
+---------------+---------------+------------------+------------------+------------------+-----------+----------------+----------------+-------------------------------------------+----------------------------------------+


* This is estimated WNS value. For the most accurate timing information please 
run report_timing.

Paths to pipeline
+-----------------------------+----------+----------------+---------------------------------------------+---------------------------------------------+
| Clock/PathGroup             | Path Cut | Added Pipe Reg | Startpoint                                  | Endpoint                                    |
+-----------------------------+----------+----------------+---------------------------------------------+---------------------------------------------+
| virtual_clock/virtual_clock |     0    |        1       | ctrl_IBUF_inst/IBUFCTRL_INST/O              | reg_out/reg_out_reg[12]/CE                  |
+-----------------------------+----------+----------------+---------------------------------------------+---------------------------------------------+
| virtual_clock/virtual_clock |     1    |        1       | ctrl_IBUF_inst/IBUFCTRL_INST/O              | reg_out/reg_out_reg[13]/CE                  |
+-----------------------------+----------+----------------+---------------------------------------------+---------------------------------------------+
| virtual_clock/virtual_clock |     2    |        1       | ctrl_IBUF_inst/IBUFCTRL_INST/O              | reg_out/reg_out_reg[14]/CE                  |
+-----------------------------+----------+----------------+---------------------------------------------+---------------------------------------------+
| virtual_clock/virtual_clock |     3    |        1       | ctrl_IBUF_inst/IBUFCTRL_INST/O              | reg_out/reg_out_reg[20]/CE                  |
+-----------------------------+----------+----------------+---------------------------------------------+---------------------------------------------+
| virtual_clock/virtual_clock |     4    |        1       | ctrl_IBUF_inst/IBUFCTRL_INST/O              | reg_out/reg_out_reg[19]/CE                  |
+-----------------------------+----------+----------------+---------------------------------------------+---------------------------------------------+
| virtual_clock/virtual_clock |     5    |        1       | ctrl_IBUF_inst/IBUFCTRL_INST/O              | reg_out/reg_out_reg[22]/CE                  |
+-----------------------------+----------+----------------+---------------------------------------------+---------------------------------------------+
| virtual_clock/virtual_clock |     6    |        1       | ctrl_IBUF_inst/IBUFCTRL_INST/O              | reg_out/reg_out_reg[3]/CE                   |
+-----------------------------+----------+----------------+---------------------------------------------+---------------------------------------------+
| virtual_clock/virtual_clock |     7    |        1       | ctrl_IBUF_inst/IBUFCTRL_INST/O              | reg_out/reg_out_reg[4]/CE                   |
+-----------------------------+----------+----------------+---------------------------------------------+---------------------------------------------+
| virtual_clock/virtual_clock |     8    |        1       | ctrl_IBUF_inst/IBUFCTRL_INST/O              | reg_out/reg_out_reg[5]/CE                   |
+-----------------------------+----------+----------------+---------------------------------------------+---------------------------------------------+
| virtual_clock/virtual_clock |     9    |        1       | ctrl_IBUF_inst/IBUFCTRL_INST/O              | reg_out/reg_out_reg[7]/CE                   |
+-----------------------------+----------+----------------+---------------------------------------------+---------------------------------------------+
| virtual_clock/virtual_clock |    10    |        1       | ctrl_IBUF_inst/IBUFCTRL_INST/O              | reg_out/reg_out_reg[10]/CE                  |
+-----------------------------+----------+----------------+---------------------------------------------+---------------------------------------------+
| virtual_clock/virtual_clock |    11    |        1       | ctrl_IBUF_inst/IBUFCTRL_INST/O              | reg_out/reg_out_reg[11]/CE                  |
+-----------------------------+----------+----------------+---------------------------------------------+---------------------------------------------+
| virtual_clock/virtual_clock |    12    |        1       | conv/add000105/reg_out_reg[9]_i_2/O[1]      | reg_out/reg_out_reg[9]_i_1/S[1]             |
+-----------------------------+----------+----------------+---------------------------------------------+---------------------------------------------+
| virtual_clock/virtual_clock |    13    |        1       | conv/add000105/reg_out_reg[9]_i_2/O[3]      | reg_out/reg_out_reg[9]_i_1/S[3]             |
+-----------------------------+----------+----------------+---------------------------------------------+---------------------------------------------+
| virtual_clock/virtual_clock |    14    |        1       | conv/add000105/reg_out_reg[9]_i_2/O[5]      | reg_out/reg_out_reg[9]_i_1/S[5]             |
+-----------------------------+----------+----------------+---------------------------------------------+---------------------------------------------+
| virtual_clock/virtual_clock |    15    |        1       | conv/add000105/reg_out_reg[9]_i_2/O[2]      | reg_out/reg_out_reg[9]_i_1/S[2]             |
+-----------------------------+----------+----------------+---------------------------------------------+---------------------------------------------+
| virtual_clock/virtual_clock |    16    |        1       | conv/add000105/reg_out_reg[9]_i_2/O[4]      | reg_out/reg_out_reg[9]_i_1/S[4]             |
+-----------------------------+----------+----------------+---------------------------------------------+---------------------------------------------+
| virtual_clock/virtual_clock |    17    |        1       | conv/add000105/reg_out_reg[9]_i_2/O[6]      | reg_out/reg_out_reg[9]_i_1/S[6]             |
+-----------------------------+----------+----------------+---------------------------------------------+---------------------------------------------+
| virtual_clock/virtual_clock |    18    |        1       | conv/add000105/reg_out_reg[9]_i_2/O[7]      | reg_out/reg_out_reg[9]_i_1/S[7]             |
+-----------------------------+----------+----------------+---------------------------------------------+---------------------------------------------+
| virtual_clock/virtual_clock |    19    |        1       | conv/add000105/reg_out_reg[9]_i_2/O[2]      | reg_out/reg_out_reg[9]_i_1/DI[2]            |
+-----------------------------+----------+----------------+---------------------------------------------+---------------------------------------------+
| virtual_clock/virtual_clock |    20    |        1       | conv/add000105/reg_out_reg[9]_i_2/O[3]      | reg_out/reg_out_reg[9]_i_1/DI[3]            |
+-----------------------------+----------+----------------+---------------------------------------------+---------------------------------------------+
| virtual_clock/virtual_clock |    21    |        1       | conv/add000105/reg_out_reg[9]_i_2/O[4]      | reg_out/reg_out_reg[9]_i_1/DI[4]            |
+-----------------------------+----------+----------------+---------------------------------------------+---------------------------------------------+
| virtual_clock/virtual_clock |    22    |        1       | conv/add000105/reg_out_reg[9]_i_2/O[1]      | reg_out/reg_out_reg[9]_i_1/DI[1]            |
+-----------------------------+----------+----------------+---------------------------------------------+---------------------------------------------+
| virtual_clock/virtual_clock |    23    |        1       | conv/add000105/reg_out_reg[9]_i_2/O[6]      | reg_out/reg_out_reg[9]_i_1/DI[6]            |
+-----------------------------+----------+----------------+---------------------------------------------+---------------------------------------------+
| virtual_clock/virtual_clock |    24    |        1       | conv/add000105/reg_out_reg[9]_i_2/O[7]      | reg_out/reg_out_reg[9]_i_1/DI[7]            |
+-----------------------------+----------+----------------+---------------------------------------------+---------------------------------------------+
| virtual_clock/virtual_clock |    25    |        1       | conv/add000105/reg_out_reg[9]_i_2/O[5]      | reg_out/reg_out_reg[9]_i_1/DI[5]            |
+-----------------------------+----------+----------------+---------------------------------------------+---------------------------------------------+
| virtual_clock/virtual_clock |    26    |        1       | conv/add000105/reg_out[22]_i_8/O            | genblk1[0].reg_in/reg_out_reg[22]_i_2/S[1]  |
+-----------------------------+----------+----------------+---------------------------------------------+---------------------------------------------+
| virtual_clock/virtual_clock |    27    |        1       | genblk1[0].reg_in/reg_out_reg[22]_i_6/CO[1] | genblk1[0].reg_in/reg_out_reg[22]_i_2/DI[1] |
+-----------------------------+----------+----------------+---------------------------------------------+---------------------------------------------+
| virtual_clock/virtual_clock |    28    |        1       | genblk1[0].reg_in/reg_out_reg[22]_i_6/O[0]  | genblk1[0].reg_in/reg_out_reg[17]_i_2/S[0]  |
+-----------------------------+----------+----------------+---------------------------------------------+---------------------------------------------+
| virtual_clock/virtual_clock |    29    |        1       | conv/add000105/reg_out[17]_i_15/O           | genblk1[0].reg_in/reg_out_reg[17]_i_2/S[2]  |
+-----------------------------+----------+----------------+---------------------------------------------+---------------------------------------------+
| virtual_clock/virtual_clock |    30    |        1       | conv/add000105/reg_out[17]_i_13/O           | genblk1[0].reg_in/reg_out_reg[17]_i_2/S[4]  |
+-----------------------------+----------+----------------+---------------------------------------------+---------------------------------------------+
| virtual_clock/virtual_clock |    31    |        1       | genblk1[0].reg_in/reg_out_reg[22]_i_6/O[0]  | genblk1[0].reg_in/reg_out_reg[17]_i_2/DI[0] |
+-----------------------------+----------+----------------+---------------------------------------------+---------------------------------------------+
| virtual_clock/virtual_clock |    32    |        1       | conv/add000105/reg_out[17]_i_11/O           | genblk1[0].reg_in/reg_out_reg[17]_i_2/S[6]  |
+-----------------------------+----------+----------------+---------------------------------------------+---------------------------------------------+
| virtual_clock/virtual_clock |    33    |        1       | conv/add000105/reg_out[17]_i_8/O            | genblk1[0].reg_in/reg_out_reg[17]_i_2/DI[2] |
+-----------------------------+----------+----------------+---------------------------------------------+---------------------------------------------+
| virtual_clock/virtual_clock |    34    |        1       | conv/add000105/reg_out[17]_i_6/O            | genblk1[0].reg_in/reg_out_reg[17]_i_2/DI[4] |
+-----------------------------+----------+----------------+---------------------------------------------+---------------------------------------------+
| virtual_clock/virtual_clock |    35    |        1       | conv/add000105/reg_out[17]_i_4/O            | genblk1[0].reg_in/reg_out_reg[17]_i_2/DI[6] |
+-----------------------------+----------+----------------+---------------------------------------------+---------------------------------------------+
| virtual_clock/virtual_clock |    36    |        1       | conv/add000105/reg_out[17]_i_7/O            | genblk1[0].reg_in/reg_out_reg[17]_i_2/DI[3] |
+-----------------------------+----------+----------------+---------------------------------------------+---------------------------------------------+
| virtual_clock/virtual_clock |    37    |        1       | conv/add000105/reg_out[17]_i_12/O           | genblk1[0].reg_in/reg_out_reg[17]_i_2/S[5]  |
+-----------------------------+----------+----------------+---------------------------------------------+---------------------------------------------+
| virtual_clock/virtual_clock |    38    |        1       | conv/add000105/reg_out_reg[9]_i_2/CO[7]     | genblk1[0].reg_in/reg_out_reg[17]_i_2/CI    |
+-----------------------------+----------+----------------+---------------------------------------------+---------------------------------------------+
| virtual_clock/virtual_clock |    39    |        1       | conv/add000105/reg_out[17]_i_3/O            | genblk1[0].reg_in/reg_out_reg[17]_i_2/DI[7] |
+-----------------------------+----------+----------------+---------------------------------------------+---------------------------------------------+
| virtual_clock/virtual_clock |    40    |        1       | conv/add000105/reg_out[17]_i_5/O            | genblk1[0].reg_in/reg_out_reg[17]_i_2/DI[5] |
+-----------------------------+----------+----------------+---------------------------------------------+---------------------------------------------+
| virtual_clock/virtual_clock |    41    |        1       | conv/add000105/reg_out[17]_i_9/O            | genblk1[0].reg_in/reg_out_reg[17]_i_2/DI[1] |
+-----------------------------+----------+----------------+---------------------------------------------+---------------------------------------------+
| virtual_clock/virtual_clock |    42    |        1       | conv/add000105/reg_out[17]_i_10/O           | genblk1[0].reg_in/reg_out_reg[17]_i_2/S[7]  |
+-----------------------------+----------+----------------+---------------------------------------------+---------------------------------------------+
| virtual_clock/virtual_clock |    43    |        1       | conv/add000105/reg_out[17]_i_16/O           | genblk1[0].reg_in/reg_out_reg[17]_i_2/S[1]  |
+-----------------------------+----------+----------------+---------------------------------------------+---------------------------------------------+
| virtual_clock/virtual_clock |    44    |        1       | conv/add000105/reg_out[17]_i_14/O           | genblk1[0].reg_in/reg_out_reg[17]_i_2/S[3]  |
+-----------------------------+----------+----------------+---------------------------------------------+---------------------------------------------+
| virtual_clock/virtual_clock |    45    |        1       | conv/add000105/reg_out[22]_i_7/O            | genblk1[0].reg_in/reg_out_reg[22]_i_2/DI[0] |
+-----------------------------+----------+----------------+---------------------------------------------+---------------------------------------------+
| virtual_clock/virtual_clock |    46    |        1       | conv/add000105/reg_out[22]_i_9/O            | genblk1[0].reg_in/reg_out_reg[22]_i_2/S[0]  |
+-----------------------------+----------+----------------+---------------------------------------------+---------------------------------------------+
| virtual_clock/virtual_clock |    47    |        1       | ctrl_IBUF_inst/IBUFCTRL_INST/O              | reg_out/reg_out_reg[21]/CE                  |
+-----------------------------+----------+----------------+---------------------------------------------+---------------------------------------------+
| virtual_clock/virtual_clock |    48    |        1       | ctrl_IBUF_inst/IBUFCTRL_INST/O              | reg_out/reg_out_reg[18]/CE                  |
+-----------------------------+----------+----------------+---------------------------------------------+---------------------------------------------+
| virtual_clock/virtual_clock |    49    |        1       | ctrl_IBUF_inst/IBUFCTRL_INST/O              | reg_out/reg_out_reg[17]/CE                  |
+-----------------------------+----------+----------------+---------------------------------------------+---------------------------------------------+
| virtual_clock/virtual_clock |    50    |        1       | ctrl_IBUF_inst/IBUFCTRL_INST/O              | reg_out/reg_out_reg[16]/CE                  |
+-----------------------------+----------+----------------+---------------------------------------------+---------------------------------------------+
| virtual_clock/virtual_clock |    51    |        1       | ctrl_IBUF_inst/IBUFCTRL_INST/O              | reg_out/reg_out_reg[15]/CE                  |
+-----------------------------+----------+----------------+---------------------------------------------+---------------------------------------------+
| virtual_clock/virtual_clock |    52    |        1       | ctrl_IBUF_inst/IBUFCTRL_INST/O              | reg_out/reg_out_reg[9]/CE                   |
+-----------------------------+----------+----------------+---------------------------------------------+---------------------------------------------+
| virtual_clock/virtual_clock |    53    |        1       | ctrl_IBUF_inst/IBUFCTRL_INST/O              | reg_out/reg_out_reg[8]/CE                   |
+-----------------------------+----------+----------------+---------------------------------------------+---------------------------------------------+
| virtual_clock/virtual_clock |    54    |        1       | ctrl_IBUF_inst/IBUFCTRL_INST/O              | reg_out/reg_out_reg[6]/CE                   |
+-----------------------------+----------+----------------+---------------------------------------------+---------------------------------------------+


