"a Not (or Inverter) gate"
.cell INV
.inputs A
.outputs Y
#           ^ Vdd
#           |
#       | +-'
#  A --o| |     pMOS
#       | +-.
#           |
#           |
#           *---- Y
#           |
#           |
#       | +-'
#  A ---| |     nMOS
#       | +-.
#           |
#          _|_ Gnd
A Y vdd pmos 1  1
A Y gnd nmos 1 -1
.end
