

================================================================
== Vitis HLS Report for 'byteGen'
================================================================
* Date:           Tue Oct  8 21:19:29 2024

* Version:        2022.2 (Build 4023990 on Oct 11 2023)
* Project:        DecompressorProject
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: virtexuplus
* Target device:  xcvu11p-flga2577-1-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  6.724 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |        ?|        ?|         ?|         ?|    ?|    ?|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 7
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 5.47>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%p_read_1 = read i1 @_ssdm_op_Read.ap_auto.i1, i1 %p_read2"   --->   Operation 8 'read' 'p_read_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%ndist_val_read = read i6 @_ssdm_op_Read.ap_auto.i6, i6 %ndist_val"   --->   Operation 9 'read' 'ndist_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%nlen_val_read = read i9 @_ssdm_op_Read.ap_auto.i9, i9 %nlen_val"   --->   Operation 10 'read' 'nlen_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%p_read_2 = read i6 @_ssdm_op_Read.ap_auto.i6, i6 %p_read1"   --->   Operation 11 'read' 'p_read_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%p_read_3 = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %p_read"   --->   Operation 12 'read' 'p_read_3' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%done_1_loc = alloca i64 1"   --->   Operation 13 'alloca' 'done_1_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%p_bitbuffer_1_loc = alloca i64 1"   --->   Operation 14 'alloca' 'p_bitbuffer_1_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%write_flag3_1_loc = alloca i64 1"   --->   Operation 15 'alloca' 'write_flag3_1_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%bits_cntr_1_loc = alloca i64 1"   --->   Operation 16 'alloca' 'bits_cntr_1_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%write_flag_1_loc = alloca i64 1"   --->   Operation 17 'alloca' 'write_flag_1_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i9 %bl7Codes, i64 666, i64 19, i64 18446744073709551615"   --->   Operation 18 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i9 %bl6Codes, i64 666, i64 19, i64 18446744073709551615"   --->   Operation 19 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i9 %bl5Codes, i64 666, i64 19, i64 18446744073709551615"   --->   Operation 20 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i9 %bl4Codes, i64 666, i64 19, i64 18446744073709551615"   --->   Operation 21 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i9 %bl3Codes, i64 666, i64 19, i64 18446744073709551615"   --->   Operation 22 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i9 %bl2Codes, i64 666, i64 19, i64 18446744073709551615"   --->   Operation 23 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i9 %bl1Codes, i64 666, i64 19, i64 18446744073709551615"   --->   Operation 24 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i5 %lens, i64 666, i64 19, i64 18446744073709551615"   --->   Operation 25 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %huffman_input_stream, void @empty_17, i32 0, i32 0, void @empty_16, i32 0, i32 0, void @empty_16, void @empty_16, void @empty_16, i32 0, i32 0, i32 0, i32 0, void @empty_16, void @empty_16, i32 4294967295, i32 0"   --->   Operation 26 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 27 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i1 %huffman_eos_stream, void @empty_17, i32 0, i32 0, void @empty_16, i32 0, i32 0, void @empty_16, void @empty_16, void @empty_16, i32 0, i32 0, i32 0, i32 0, void @empty_16, void @empty_16, i32 4294967295, i32 0"   --->   Operation 27 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 28 [1/1] (0.00ns)   --->   "%codeOffsets_addr = getelementptr i16 %codeOffsets, i64 0, i64 0"   --->   Operation 28 'getelementptr' 'codeOffsets_addr' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 29 [1/1] (0.00ns)   --->   "%tmp = partselect i2 @_ssdm_op_PartSelect.i2.i6.i32.i32, i6 %p_read_2, i32 4, i32 5" [/home/giovannic/NN2FPGA-open/work/cc/include/huffman_decoder.hpp:57->/home/giovannic/NN2FPGA-open/work/cc/include/huffman_decoder.hpp:455]   --->   Operation 29 'partselect' 'tmp' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 30 [1/1] (0.62ns)   --->   "%icmp_ln57 = icmp_ne  i2 %tmp, i2 0" [/home/giovannic/NN2FPGA-open/work/cc/include/huffman_decoder.hpp:57->/home/giovannic/NN2FPGA-open/work/cc/include/huffman_decoder.hpp:455]   --->   Operation 30 'icmp' 'icmp_ln57' <Predicate = true> <Delay = 0.62> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.62> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 31 [1/1] (0.14ns)   --->   "%or_ln57 = or i1 %p_read_1, i1 %icmp_ln57" [/home/giovannic/NN2FPGA-open/work/cc/include/huffman_decoder.hpp:57->/home/giovannic/NN2FPGA-open/work/cc/include/huffman_decoder.hpp:455]   --->   Operation 31 'or' 'or_ln57' <Predicate = true> <Delay = 0.14> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.14> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 32 [1/1] (0.46ns)   --->   "%br_ln57 = br i1 %or_ln57, void %loadBitStream.i, void %_ZN2xf11compression7details15loadBitStreamLLER7ap_uintILi32EERS2_ILi6EERN3hls6streamIS2_ILi16EELi0EEERNS8_IbLi0EEERb.exit" [/home/giovannic/NN2FPGA-open/work/cc/include/huffman_decoder.hpp:57->/home/giovannic/NN2FPGA-open/work/cc/include/huffman_decoder.hpp:455]   --->   Operation 32 'br' 'br_ln57' <Predicate = true> <Delay = 0.46>
ST_1 : Operation 33 [1/1] (2.10ns)   --->   "%tmp_dt = read i16 @_ssdm_op_Read.ap_fifo.volatile.i16P0A, i16 %huffman_input_stream" [/home/giovannic/NN2FPGA-open/work/cc/include/huffman_decoder.hpp:59->/home/giovannic/NN2FPGA-open/work/cc/include/huffman_decoder.hpp:455]   --->   Operation 33 'read' 'tmp_dt' <Predicate = (!or_ln57)> <Delay = 2.10> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 2.10> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 2> <FIFO>
ST_1 : Operation 34 [1/1] (0.00ns)   --->   "%zext_ln60 = zext i16 %tmp_dt" [/home/giovannic/NN2FPGA-open/work/cc/include/huffman_decoder.hpp:60->/home/giovannic/NN2FPGA-open/work/cc/include/huffman_decoder.hpp:455]   --->   Operation 34 'zext' 'zext_ln60' <Predicate = (!or_ln57)> <Delay = 0.00>
ST_1 : Operation 35 [1/1] (0.00ns)   --->   "%zext_ln60_3 = zext i6 %p_read_2" [/home/giovannic/NN2FPGA-open/work/cc/include/huffman_decoder.hpp:60->/home/giovannic/NN2FPGA-open/work/cc/include/huffman_decoder.hpp:455]   --->   Operation 35 'zext' 'zext_ln60_3' <Predicate = (!or_ln57)> <Delay = 0.00>
ST_1 : Operation 36 [1/1] (1.00ns)   --->   "%shl_ln60 = shl i31 %zext_ln60, i31 %zext_ln60_3" [/home/giovannic/NN2FPGA-open/work/cc/include/huffman_decoder.hpp:60->/home/giovannic/NN2FPGA-open/work/cc/include/huffman_decoder.hpp:455]   --->   Operation 36 'shl' 'shl_ln60' <Predicate = (!or_ln57)> <Delay = 1.00> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 1.00> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 37 [1/1] (0.00ns)   --->   "%zext_ln60_4 = zext i31 %shl_ln60" [/home/giovannic/NN2FPGA-open/work/cc/include/huffman_decoder.hpp:60->/home/giovannic/NN2FPGA-open/work/cc/include/huffman_decoder.hpp:455]   --->   Operation 37 'zext' 'zext_ln60_4' <Predicate = (!or_ln57)> <Delay = 0.00>
ST_1 : Operation 38 [1/1] (1.14ns)   --->   "%add_ln60 = add i32 %zext_ln60_4, i32 %p_read_3" [/home/giovannic/NN2FPGA-open/work/cc/include/huffman_decoder.hpp:60->/home/giovannic/NN2FPGA-open/work/cc/include/huffman_decoder.hpp:455]   --->   Operation 38 'add' 'add_ln60' <Predicate = (!or_ln57)> <Delay = 1.14> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 39 [1/1] (2.10ns)   --->   "%huffman_eos_stream_read = read i1 @_ssdm_op_Read.ap_fifo.volatile.i1P0A, i1 %huffman_eos_stream" [/home/giovannic/NN2FPGA-open/work/cc/include/huffman_decoder.hpp:61->/home/giovannic/NN2FPGA-open/work/cc/include/huffman_decoder.hpp:455]   --->   Operation 39 'read' 'huffman_eos_stream_read' <Predicate = (!or_ln57)> <Delay = 2.10> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 2.10> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 1> <Depth = 2> <FIFO>
ST_1 : Operation 40 [1/1] (0.84ns)   --->   "%add_ln62 = add i6 %p_read_2, i6 16" [/home/giovannic/NN2FPGA-open/work/cc/include/huffman_decoder.hpp:62->/home/giovannic/NN2FPGA-open/work/cc/include/huffman_decoder.hpp:455]   --->   Operation 40 'add' 'add_ln62' <Predicate = (!or_ln57)> <Delay = 0.84> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.84> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 41 [1/1] (0.46ns)   --->   "%br_ln63 = br void %_ZN2xf11compression7details15loadBitStreamLLER7ap_uintILi32EERS2_ILi6EERN3hls6streamIS2_ILi16EELi0EEERNS8_IbLi0EEERb.exit" [/home/giovannic/NN2FPGA-open/work/cc/include/huffman_decoder.hpp:63->/home/giovannic/NN2FPGA-open/work/cc/include/huffman_decoder.hpp:455]   --->   Operation 41 'br' 'br_ln63' <Predicate = (!or_ln57)> <Delay = 0.46>
ST_1 : Operation 42 [1/1] (0.00ns)   --->   "%ndist_val_cast = zext i6 %ndist_val_read"   --->   Operation 42 'zext' 'ndist_val_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 43 [1/1] (0.90ns)   --->   "%add_i307 = add i9 %ndist_val_cast, i9 %nlen_val_read"   --->   Operation 43 'add' 'add_i307' <Predicate = true> <Delay = 0.90> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.90> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 44 [2/2] (0.73ns)   --->   "%codeOffsets_load = load i4 %codeOffsets_addr"   --->   Operation 44 'load' 'codeOffsets_load' <Predicate = true> <Delay = 0.73> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.73> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 15> <RAM>
ST_1 : Operation 45 [1/1] (0.00ns)   --->   "%empty_59 = wait i32 @_ssdm_op_Wait"   --->   Operation 45 'wait' 'empty_59' <Predicate = true> <Delay = 0.00>

State 2 <SV = 1> <Delay = 0.73>
ST_2 : Operation 46 [1/1] (0.00ns)   --->   "%p_bitbuffer_0 = phi i32 %add_ln60, void %loadBitStream.i, i32 %p_read_3, void %entry" [/home/giovannic/NN2FPGA-open/work/cc/include/huffman_decoder.hpp:60->/home/giovannic/NN2FPGA-open/work/cc/include/huffman_decoder.hpp:455]   --->   Operation 46 'phi' 'p_bitbuffer_0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 47 [1/1] (0.00ns)   --->   "%codeOffsets_addr_1 = getelementptr i16 %codeOffsets, i64 0, i64 1"   --->   Operation 47 'getelementptr' 'codeOffsets_addr_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 48 [1/1] (0.00ns)   --->   "%codeOffsets_addr_2 = getelementptr i16 %codeOffsets, i64 0, i64 2"   --->   Operation 48 'getelementptr' 'codeOffsets_addr_2' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 49 [1/2] (0.73ns)   --->   "%codeOffsets_load = load i4 %codeOffsets_addr"   --->   Operation 49 'load' 'codeOffsets_load' <Predicate = true> <Delay = 0.73> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.73> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 15> <RAM>
ST_2 : Operation 50 [2/2] (0.73ns)   --->   "%codeOffsets_load_1 = load i4 %codeOffsets_addr_1"   --->   Operation 50 'load' 'codeOffsets_load_1' <Predicate = true> <Delay = 0.73> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.73> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 15> <RAM>
ST_2 : Operation 51 [2/2] (0.73ns)   --->   "%codeOffsets_load_2 = load i4 %codeOffsets_addr_2"   --->   Operation 51 'load' 'codeOffsets_load_2' <Predicate = true> <Delay = 0.73> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.73> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 15> <RAM>

State 3 <SV = 2> <Delay = 0.73>
ST_3 : Operation 52 [1/1] (0.00ns)   --->   "%codeOffsets_addr_3 = getelementptr i16 %codeOffsets, i64 0, i64 3"   --->   Operation 52 'getelementptr' 'codeOffsets_addr_3' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 53 [1/1] (0.00ns)   --->   "%codeOffsets_addr_4 = getelementptr i16 %codeOffsets, i64 0, i64 4"   --->   Operation 53 'getelementptr' 'codeOffsets_addr_4' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 54 [1/2] (0.73ns)   --->   "%codeOffsets_load_1 = load i4 %codeOffsets_addr_1"   --->   Operation 54 'load' 'codeOffsets_load_1' <Predicate = true> <Delay = 0.73> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.73> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 15> <RAM>
ST_3 : Operation 55 [1/2] (0.73ns)   --->   "%codeOffsets_load_2 = load i4 %codeOffsets_addr_2"   --->   Operation 55 'load' 'codeOffsets_load_2' <Predicate = true> <Delay = 0.73> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.73> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 15> <RAM>
ST_3 : Operation 56 [2/2] (0.73ns)   --->   "%codeOffsets_load_3 = load i4 %codeOffsets_addr_3"   --->   Operation 56 'load' 'codeOffsets_load_3' <Predicate = true> <Delay = 0.73> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.73> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 15> <RAM>
ST_3 : Operation 57 [2/2] (0.73ns)   --->   "%codeOffsets_load_4 = load i4 %codeOffsets_addr_4"   --->   Operation 57 'load' 'codeOffsets_load_4' <Predicate = true> <Delay = 0.73> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.73> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 15> <RAM>

State 4 <SV = 3> <Delay = 0.73>
ST_4 : Operation 58 [1/1] (0.00ns)   --->   "%codeOffsets_addr_5 = getelementptr i16 %codeOffsets, i64 0, i64 5"   --->   Operation 58 'getelementptr' 'codeOffsets_addr_5' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 59 [1/1] (0.00ns)   --->   "%codeOffsets_addr_6 = getelementptr i16 %codeOffsets, i64 0, i64 6"   --->   Operation 59 'getelementptr' 'codeOffsets_addr_6' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 60 [1/2] (0.73ns)   --->   "%codeOffsets_load_3 = load i4 %codeOffsets_addr_3"   --->   Operation 60 'load' 'codeOffsets_load_3' <Predicate = true> <Delay = 0.73> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.73> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 15> <RAM>
ST_4 : Operation 61 [1/2] (0.73ns)   --->   "%codeOffsets_load_4 = load i4 %codeOffsets_addr_4"   --->   Operation 61 'load' 'codeOffsets_load_4' <Predicate = true> <Delay = 0.73> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.73> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 15> <RAM>
ST_4 : Operation 62 [2/2] (0.73ns)   --->   "%codeOffsets_load_5 = load i4 %codeOffsets_addr_5"   --->   Operation 62 'load' 'codeOffsets_load_5' <Predicate = true> <Delay = 0.73> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.73> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 15> <RAM>
ST_4 : Operation 63 [2/2] (0.73ns)   --->   "%codeOffsets_load_6 = load i4 %codeOffsets_addr_6"   --->   Operation 63 'load' 'codeOffsets_load_6' <Predicate = true> <Delay = 0.73> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.73> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 15> <RAM>

State 5 <SV = 4> <Delay = 1.23>
ST_5 : Operation 64 [1/1] (0.00ns)   --->   "%write_flag_0 = phi i1 1, void %loadBitStream.i, i1 0, void %entry"   --->   Operation 64 'phi' 'write_flag_0' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 65 [1/1] (0.00ns)   --->   "%empty = phi i1 %huffman_eos_stream_read, void %loadBitStream.i, i1 %p_read_1, void %entry" [/home/giovannic/NN2FPGA-open/work/cc/include/huffman_decoder.hpp:61->/home/giovannic/NN2FPGA-open/work/cc/include/huffman_decoder.hpp:455]   --->   Operation 65 'phi' 'empty' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 66 [1/1] (0.00ns)   --->   "%empty_58 = phi i6 %add_ln62, void %loadBitStream.i, i6 %p_read_2, void %entry" [/home/giovannic/NN2FPGA-open/work/cc/include/huffman_decoder.hpp:62->/home/giovannic/NN2FPGA-open/work/cc/include/huffman_decoder.hpp:455]   --->   Operation 66 'phi' 'empty_58' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 67 [1/2] (0.73ns)   --->   "%codeOffsets_load_5 = load i4 %codeOffsets_addr_5"   --->   Operation 67 'load' 'codeOffsets_load_5' <Predicate = true> <Delay = 0.73> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.73> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 15> <RAM>
ST_5 : Operation 68 [1/2] (0.73ns)   --->   "%codeOffsets_load_6 = load i4 %codeOffsets_addr_6"   --->   Operation 68 'load' 'codeOffsets_load_6' <Predicate = true> <Delay = 0.73> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.73> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 15> <RAM>
ST_5 : Operation 69 [2/2] (0.50ns)   --->   "%call_ln62 = call void @byteGen_Pipeline_bytegen, i1 %write_flag_0, i6 %empty_58, i32 %p_bitbuffer_0, i1 %empty, i9 %add_i307, i16 %codeOffsets_load, i16 %codeOffsets_load_1, i16 %codeOffsets_load_2, i16 %codeOffsets_load_3, i16 %codeOffsets_load_4, i16 %codeOffsets_load_5, i16 %codeOffsets_load_6, i9 %bl1Codes, i9 %bl2Codes, i9 %bl3Codes, i9 %bl4Codes, i9 %bl5Codes, i9 %bl6Codes, i9 %bl7Codes, i5 %lens, i16 %huffman_input_stream, i1 %huffman_eos_stream, i1 %write_flag_1_loc, i6 %bits_cntr_1_loc, i1 %write_flag3_1_loc, i32 %p_bitbuffer_1_loc, i1 %done_1_loc" [/home/giovannic/NN2FPGA-open/work/cc/include/huffman_decoder.hpp:62->/home/giovannic/NN2FPGA-open/work/cc/include/huffman_decoder.hpp:455]   --->   Operation 69 'call' 'call_ln62' <Predicate = true> <Delay = 0.50> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 6 <SV = 5> <Delay = 0.00>
ST_6 : Operation 70 [1/2] (0.00ns)   --->   "%call_ln62 = call void @byteGen_Pipeline_bytegen, i1 %write_flag_0, i6 %empty_58, i32 %p_bitbuffer_0, i1 %empty, i9 %add_i307, i16 %codeOffsets_load, i16 %codeOffsets_load_1, i16 %codeOffsets_load_2, i16 %codeOffsets_load_3, i16 %codeOffsets_load_4, i16 %codeOffsets_load_5, i16 %codeOffsets_load_6, i9 %bl1Codes, i9 %bl2Codes, i9 %bl3Codes, i9 %bl4Codes, i9 %bl5Codes, i9 %bl6Codes, i9 %bl7Codes, i5 %lens, i16 %huffman_input_stream, i1 %huffman_eos_stream, i1 %write_flag_1_loc, i6 %bits_cntr_1_loc, i1 %write_flag3_1_loc, i32 %p_bitbuffer_1_loc, i1 %done_1_loc" [/home/giovannic/NN2FPGA-open/work/cc/include/huffman_decoder.hpp:62->/home/giovannic/NN2FPGA-open/work/cc/include/huffman_decoder.hpp:455]   --->   Operation 70 'call' 'call_ln62' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 7 <SV = 6> <Delay = 0.36>
ST_7 : Operation 71 [1/1] (0.00ns)   --->   "%write_flag_1_loc_load = load i1 %write_flag_1_loc"   --->   Operation 71 'load' 'write_flag_1_loc_load' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 72 [1/1] (0.00ns)   --->   "%bits_cntr_1_loc_load = load i6 %bits_cntr_1_loc"   --->   Operation 72 'load' 'bits_cntr_1_loc_load' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 73 [1/1] (0.00ns)   --->   "%write_flag3_1_loc_load = load i1 %write_flag3_1_loc"   --->   Operation 73 'load' 'write_flag3_1_loc_load' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 74 [1/1] (0.00ns)   --->   "%p_bitbuffer_1_loc_load = load i32 %p_bitbuffer_1_loc"   --->   Operation 74 'load' 'p_bitbuffer_1_loc_load' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 75 [1/1] (0.00ns)   --->   "%done_1_loc_load = load i1 %done_1_loc"   --->   Operation 75 'load' 'done_1_loc_load' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 76 [1/1] (0.36ns)   --->   "%select_ln536 = select i1 %write_flag_1_loc_load, i6 %bits_cntr_1_loc_load, i6 %p_read_2" [/home/giovannic/NN2FPGA-open/work/cc/include/huffman_decoder.hpp:536]   --->   Operation 76 'select' 'select_ln536' <Predicate = true> <Delay = 0.36> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.36> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 77 [1/1] (0.34ns)   --->   "%select_ln536_1 = select i1 %write_flag3_1_loc_load, i1 %done_1_loc_load, i1 %p_read_1" [/home/giovannic/NN2FPGA-open/work/cc/include/huffman_decoder.hpp:536]   --->   Operation 77 'select' 'select_ln536_1' <Predicate = true> <Delay = 0.34> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.34> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 78 [1/1] (0.00ns)   --->   "%mrv = insertvalue i39 <undef>, i32 %p_bitbuffer_1_loc_load" [/home/giovannic/NN2FPGA-open/work/cc/include/huffman_decoder.hpp:536]   --->   Operation 78 'insertvalue' 'mrv' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 79 [1/1] (0.00ns)   --->   "%mrv_1 = insertvalue i39 %mrv, i6 %select_ln536" [/home/giovannic/NN2FPGA-open/work/cc/include/huffman_decoder.hpp:536]   --->   Operation 79 'insertvalue' 'mrv_1' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 80 [1/1] (0.00ns)   --->   "%mrv_2 = insertvalue i39 %mrv_1, i1 %select_ln536_1" [/home/giovannic/NN2FPGA-open/work/cc/include/huffman_decoder.hpp:536]   --->   Operation 80 'insertvalue' 'mrv_2' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 81 [1/1] (0.00ns)   --->   "%ret_ln536 = ret i39 %mrv_2" [/home/giovannic/NN2FPGA-open/work/cc/include/huffman_decoder.hpp:536]   --->   Operation 81 'ret' 'ret_ln536' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10.000ns, clock uncertainty: 2.700ns.

 <State 1>: 5.479ns
The critical path consists of the following:
	wire read operation ('p_read_2') on port 'p_read1' [20]  (0.000 ns)
	'icmp' operation 1 bit ('icmp_ln57', /home/giovannic/NN2FPGA-open/work/cc/include/huffman_decoder.hpp:57->/home/giovannic/NN2FPGA-open/work/cc/include/huffman_decoder.hpp:455) [39]  (0.621 ns)
	'or' operation 1 bit ('or_ln57', /home/giovannic/NN2FPGA-open/work/cc/include/huffman_decoder.hpp:57->/home/giovannic/NN2FPGA-open/work/cc/include/huffman_decoder.hpp:455) [40]  (0.148 ns)
	fifo read operation ('tmp_dt', /home/giovannic/NN2FPGA-open/work/cc/include/huffman_decoder.hpp:59->/home/giovannic/NN2FPGA-open/work/cc/include/huffman_decoder.hpp:455) on port 'huffman_input_stream' (/home/giovannic/NN2FPGA-open/work/cc/include/huffman_decoder.hpp:59->/home/giovannic/NN2FPGA-open/work/cc/include/huffman_decoder.hpp:455) [43]  (2.102 ns)
	'shl' operation 31 bit ('shl_ln60', /home/giovannic/NN2FPGA-open/work/cc/include/huffman_decoder.hpp:60->/home/giovannic/NN2FPGA-open/work/cc/include/huffman_decoder.hpp:455) [46]  (1.006 ns)
	'add' operation 32 bit ('add_ln60', /home/giovannic/NN2FPGA-open/work/cc/include/huffman_decoder.hpp:60->/home/giovannic/NN2FPGA-open/work/cc/include/huffman_decoder.hpp:455) [48]  (1.142 ns)
	blocking operation 0.46 ns on control path)

 <State 2>: 0.730ns
The critical path consists of the following:
	'load' operation 16 bit ('codeOffsets_load') on array 'codeOffsets' [65]  (0.730 ns)

 <State 3>: 0.730ns
The critical path consists of the following:
	'load' operation 16 bit ('codeOffsets_load_1') on array 'codeOffsets' [66]  (0.730 ns)

 <State 4>: 0.730ns
The critical path consists of the following:
	'load' operation 16 bit ('codeOffsets_load_3') on array 'codeOffsets' [68]  (0.730 ns)

 <State 5>: 1.232ns
The critical path consists of the following:
	'load' operation 16 bit ('codeOffsets_load_5') on array 'codeOffsets' [70]  (0.730 ns)
	'call' operation 0 bit ('call_ln62', /home/giovannic/NN2FPGA-open/work/cc/include/huffman_decoder.hpp:62->/home/giovannic/NN2FPGA-open/work/cc/include/huffman_decoder.hpp:455) to 'byteGen_Pipeline_bytegen' [73]  (0.502 ns)

 <State 6>: 0.000ns
The critical path consists of the following:

 <State 7>: 0.363ns
The critical path consists of the following:
	'load' operation 1 bit ('write_flag_1_loc_load') on local variable 'write_flag_1_loc' [74]  (0.000 ns)
	'select' operation 6 bit ('select_ln536', /home/giovannic/NN2FPGA-open/work/cc/include/huffman_decoder.hpp:536) [79]  (0.363 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
