
---------- Begin Simulation Statistics ----------
sim_seconds                                  0.000634                       # Number of seconds simulated
sim_ticks                                   633662000                       # Number of ticks simulated
final_tick                                  633662000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                 133964                       # Simulator instruction rate (inst/s)
host_op_rate                                   262033                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                               39805837                       # Simulator tick rate (ticks/s)
host_mem_usage                                 448684                       # Number of bytes of host memory used
host_seconds                                    15.92                       # Real time elapsed on the host
sim_insts                                     2132541                       # Number of instructions simulated
sim_ops                                       4171250                       # Number of ops (including micro ops) simulated
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED    633662000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.cpu.inst          93952                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu.data         217536                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total             311488                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu.inst        93952                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total         93952                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks        38208                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total           38208                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.cpu.inst            1468                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu.data            3399                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total                4867                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks          597                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total                597                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.cpu.inst         148268320                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu.data         343299740                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             491568060                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu.inst    148268320                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total        148268320                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks       60297130                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total             60297130                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks       60297130                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.inst        148268320                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.data        343299740                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total            551865190                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples      1549.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.inst::samples      1436.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples      3389.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.000439465750                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds           93                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds           93                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState               10990                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState               1437                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                        4868                       # Number of read requests accepted
system.mem_ctrls.writeReqs                       1552                       # Number of write requests accepted
system.mem_ctrls.readBursts                      4868                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                     1552                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.bytesReadDRAM                 308800                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                    2752                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                   97536                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                  311552                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys                99328                       # Total written bytes from the system interface side
system.mem_ctrls.servicedByWrQ                     43                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     3                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0               200                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1               262                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2               333                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3               245                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4               270                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5               438                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6               510                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7               660                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8               317                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9               260                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10              249                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11              217                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12              166                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13              319                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14              290                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15               89                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0                81                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1                96                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2                56                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3                17                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4                75                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5               209                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6               213                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7               251                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8                69                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9               106                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10               90                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11               38                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12               34                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13               34                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14              117                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15               38                       # Per bank write bursts
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.totGap                     633660000                       # Total gap between requests
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                  4868                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                 1552                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                    2962                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                    1221                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                     451                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                     176                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                      14                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                     15                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                     17                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                     70                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                     89                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                     97                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                     97                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                     98                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                     97                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                     94                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                     96                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                     94                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                     96                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                    100                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                     96                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                     93                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                     99                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                     93                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                     93                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples         1205                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    335.668050                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   204.693448                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   333.456751                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127          365     30.29%     30.29% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255          317     26.31%     56.60% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383          144     11.95%     68.55% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511           78      6.47%     75.02% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639           46      3.82%     78.84% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767           50      4.15%     82.99% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895           24      1.99%     84.98% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023           27      2.24%     87.22% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151          154     12.78%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total         1205                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples           93                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      51.784946                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     31.776660                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev     90.229400                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-31             60     64.52%     64.52% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::32-63            18     19.35%     83.87% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::64-95             8      8.60%     92.47% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::128-159            1      1.08%     93.55% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::160-191            1      1.08%     94.62% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::192-223            2      2.15%     96.77% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::256-287            1      1.08%     97.85% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::512-543            1      1.08%     98.92% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::608-639            1      1.08%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total            93                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples           93                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.387097                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.366151                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.860135                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16               76     81.72%     81.72% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17                2      2.15%     83.87% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18               11     11.83%     95.70% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19                4      4.30%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total            93                       # Writes before turning the bus around for reads
system.mem_ctrls.masterReadBytes::.cpu.inst        91904                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu.data       216896                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks        97536                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.cpu.inst 145036312.734549343586                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu.data 342289738.062247693539                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 153924331.899340659380                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.cpu.inst         1469                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu.data         3399                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks         1552                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.cpu.inst     54635750                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu.data    121442000                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks  14816639500                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.inst     37192.48                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.data     35728.74                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks   9546803.80                       # Per-master write average memory access latency
system.mem_ctrls.totQLat                     85609000                       # Total ticks spent queuing
system.mem_ctrls.totMemAccLat               176077750                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.totBusLat                   24125000                       # Total ticks spent in databus transfers
system.mem_ctrls.avgQLat                     17742.80                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                36492.80                       # Average memory access latency per DRAM burst
system.mem_ctrls.avgRdBW                       487.33                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                       153.92                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                    491.67                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    156.75                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         5.01                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     3.81                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    1.20                       # Data bus utilization in percentage for writes
system.mem_ctrls.avgRdQLen                       1.24                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      25.92                       # Average write queue length when enqueuing
system.mem_ctrls.readRowHits                     3964                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                    1165                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 82.16                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                75.21                       # Row buffer hit rate for writes
system.mem_ctrls.avgGap                      98700.93                       # Average gap between requests
system.mem_ctrls.pageHitRate                    80.47                       # Row buffer hit rate, read and write combined
system.mem_ctrls_0.actEnergy                  5797680                       # Energy for activate commands per rank (pJ)
system.mem_ctrls_0.preEnergy                  3054975                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls_0.readEnergy                20834520                       # Energy for read commands per rank (pJ)
system.mem_ctrls_0.writeEnergy                5209560                       # Energy for write commands per rank (pJ)
system.mem_ctrls_0.refreshEnergy         31961280.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls_0.actBackEnergy             53179860                       # Energy for active background per rank (pJ)
system.mem_ctrls_0.preBackEnergy              1432320                       # Energy for precharge background per rank (pJ)
system.mem_ctrls_0.actPowerDownEnergy       104731230                       # Energy for active power-down per rank (pJ)
system.mem_ctrls_0.prePowerDownEnergy        24277920                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls_0.selfRefreshEnergy         56764680                       # Energy for self refresh per rank (pJ)
system.mem_ctrls_0.totalEnergy              307244025                       # Total energy per rank (pJ)
system.mem_ctrls_0.averagePower            484.870522                       # Core power per rank (mW)
system.mem_ctrls_0.totalIdleTime            513191750                       # Total Idle time Per DRAM Rank
system.mem_ctrls_0.memoryStateTime::IDLE      2216500                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::REF      13520000                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::SREF    220413000                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::PRE_PDN     63222500                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::ACT     104598250                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::ACT_PDN    229691750                       # Time in different power states
system.mem_ctrls_1.actEnergy                  2913120                       # Energy for activate commands per rank (pJ)
system.mem_ctrls_1.preEnergy                  1518000                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls_1.readEnergy                13608840                       # Energy for read commands per rank (pJ)
system.mem_ctrls_1.writeEnergy                2745720                       # Energy for write commands per rank (pJ)
system.mem_ctrls_1.refreshEnergy         31961280.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls_1.actBackEnergy             39108840                       # Energy for active background per rank (pJ)
system.mem_ctrls_1.preBackEnergy              2550240                       # Energy for precharge background per rank (pJ)
system.mem_ctrls_1.actPowerDownEnergy       111978210                       # Energy for active power-down per rank (pJ)
system.mem_ctrls_1.prePowerDownEnergy        28832640                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls_1.selfRefreshEnergy         56258640                       # Energy for self refresh per rank (pJ)
system.mem_ctrls_1.totalEnergy              291475530                       # Total energy per rank (pJ)
system.mem_ctrls_1.averagePower            459.985813                       # Core power per rank (mW)
system.mem_ctrls_1.totalIdleTime            541272000                       # Total Idle time Per DRAM Rank
system.mem_ctrls_1.memoryStateTime::IDLE      4985000                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::REF      13520000                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::SREF    220603000                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::PRE_PDN     75082750                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::ACT      73885000                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::ACT_PDN    245586250                       # Time in different power states
system.pwrStateResidencyTicks::UNDEFINED    633662000                       # Cumulative time (in ticks) in various power states
system.cpu.branchPred.lookups                  189683                       # Number of BP lookups
system.cpu.branchPred.condPredicted            189683                       # Number of conditional branches predicted
system.cpu.branchPred.condIncorrect              9869                       # Number of conditional branches incorrect
system.cpu.branchPred.BTBLookups               105136                       # Number of BTB lookups
system.cpu.branchPred.BTBHits                       0                       # Number of BTB hits
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct              0.000000                       # BTB Hit Percentage
system.cpu.branchPred.usedRAS                   23880                       # Number of times the RAS was used to get a target.
system.cpu.branchPred.RASInCorrect                329                       # Number of incorrect RAS predictions.
system.cpu.branchPred.indirectLookups          105136                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectHits              89638                       # Number of indirect target hits.
system.cpu.branchPred.indirectMisses            15498                       # Number of indirect misses.
system.cpu.branchPredindirectMispredicted         1700                       # Number of mispredicted indirect branches.
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED    633662000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.rdAccesses                      822915                       # TLB accesses on read requests
system.cpu.dtb.wrAccesses                      135152                       # TLB accesses on write requests
system.cpu.dtb.rdMisses                           600                       # TLB misses on read requests
system.cpu.dtb.wrMisses                           129                       # TLB misses on write requests
system.cpu.apic_clk_domain.clock                 8000                       # Clock period in ticks
system.cpu.interrupts.pwrStateResidencyTicks::UNDEFINED    633662000                       # Cumulative time (in ticks) in various power states
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED    633662000                       # Cumulative time (in ticks) in various power states
system.cpu.itb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.itb.wrAccesses                      243337                       # TLB accesses on write requests
system.cpu.itb.rdMisses                             0                       # TLB misses on read requests
system.cpu.itb.wrMisses                           309                       # TLB misses on write requests
system.cpu.workload.numSyscalls                    28                       # Number of system calls
system.cpu.pwrStateResidencyTicks::ON       633662000                       # Cumulative time (in ticks) in various power states
system.cpu.numCycles                          1267325                       # number of cpu cycles simulated
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.fetch.icacheStallCycles             284505                       # Number of cycles fetch is stalled on an Icache miss
system.cpu.fetch.Insts                        2383082                       # Number of instructions fetch has processed
system.cpu.fetch.Branches                      189683                       # Number of branches that fetch encountered
system.cpu.fetch.predictedBranches             113518                       # Number of branches that fetch has predicted taken
system.cpu.fetch.Cycles                        893036                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu.fetch.SquashCycles                   20044                       # Number of cycles fetch has spent squashing
system.cpu.fetch.MiscStallCycles                  153                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu.fetch.PendingTrapStallCycles          1344                       # Number of stall cycles due to pending traps
system.cpu.fetch.PendingQuiesceStallCycles           90                       # Number of stall cycles due to pending quiesce instructions
system.cpu.fetch.IcacheWaitRetryStallCycles          120                       # Number of stall cycles due to full MSHR
system.cpu.fetch.CacheLines                    243137                       # Number of cache lines fetched
system.cpu.fetch.IcacheSquashes                  2838                       # Number of outstanding Icache misses that were squashed
system.cpu.fetch.rateDist::samples            1189270                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::mean              3.924650                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::stdev             3.664928                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::underflows               0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::0                   494167     41.55%     41.55% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::1                     4156      0.35%     41.90% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::2                    46559      3.91%     45.82% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::3                    48505      4.08%     49.90% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::4                    19244      1.62%     51.51% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::5                    67728      5.69%     57.21% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::6                    13550      1.14%     58.35% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::7                    35124      2.95%     61.30% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::8                   460237     38.70%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::overflows                0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::min_value                0                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::max_value                8                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::total              1189270                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.branchRate                  0.149672                       # Number of branch fetches per cycle
system.cpu.fetch.rate                        1.880403                       # Number of inst fetches per cycle
system.cpu.decode.IdleCycles                   264386                       # Number of cycles decode is idle
system.cpu.decode.BlockedCycles                245307                       # Number of cycles decode is blocked
system.cpu.decode.RunCycles                    655103                       # Number of cycles decode is running
system.cpu.decode.UnblockCycles                 14452                       # Number of cycles decode is unblocking
system.cpu.decode.SquashCycles                  10022                       # Number of cycles decode is squashing
system.cpu.decode.DecodedInsts                4583889                       # Number of instructions handled by decode
system.cpu.rename.SquashCycles                  10022                       # Number of cycles rename is squashing
system.cpu.rename.IdleCycles                   275038                       # Number of cycles rename is idle
system.cpu.rename.BlockCycles                  131960                       # Number of cycles rename is blocking
system.cpu.rename.serializeStallCycles           6926                       # count of cycles rename stalled for serializing inst
system.cpu.rename.RunCycles                    657280                       # Number of cycles rename is running
system.cpu.rename.UnblockCycles                108044                       # Number of cycles rename is unblocking
system.cpu.rename.RenamedInsts                4532714                       # Number of instructions processed by rename
system.cpu.rename.ROBFullEvents                  3090                       # Number of times rename has blocked due to ROB full
system.cpu.rename.IQFullEvents                  11779                       # Number of times rename has blocked due to IQ full
system.cpu.rename.LQFullEvents                  14117                       # Number of times rename has blocked due to LQ full
system.cpu.rename.SQFullEvents                  77873                       # Number of times rename has blocked due to SQ full
system.cpu.rename.RenamedOperands             5138296                       # Number of destination operands rename has renamed
system.cpu.rename.RenameLookups               9956268                       # Number of register rename lookups that rename has made
system.cpu.rename.int_rename_lookups          4164895                       # Number of integer rename lookups
system.cpu.rename.fp_rename_lookups           3660569                       # Number of floating rename lookups
system.cpu.rename.CommittedMaps               4697086                       # Number of HB maps that are committed
system.cpu.rename.UndoneMaps                   441210                       # Number of HB maps that are undone due to squashing
system.cpu.rename.serializingInsts                162                       # count of serializing insts renamed
system.cpu.rename.tempSerializingInsts            121                       # count of temporary serializing insts renamed
system.cpu.rename.skidInsts                     64416                       # count of insts added to the skid buffer
system.cpu.memDep0.insertedLoads               830173                       # Number of loads inserted to the mem dependence unit.
system.cpu.memDep0.insertedStores              139239                       # Number of stores inserted to the mem dependence unit.
system.cpu.memDep0.conflictingLoads             35503                       # Number of conflicting loads.
system.cpu.memDep0.conflictingStores            10639                       # Number of conflicting stores.
system.cpu.iq.iqInstsAdded                    4459573                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu.iq.iqNonSpecInstsAdded                 251                       # Number of non-speculative instructions added to the IQ
system.cpu.iq.iqInstsIssued                   4369066                       # Number of instructions issued
system.cpu.iq.iqSquashedInstsIssued              6712                       # Number of squashed instructions issued
system.cpu.iq.iqSquashedInstsExamined          288573                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu.iq.iqSquashedOperandsExamined       468235                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu.iq.iqSquashedNonSpecRemoved            187                       # Number of squashed non-spec instructions that were removed
system.cpu.iq.issued_per_cycle::samples       1189270                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::mean         3.673738                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::stdev        2.802236                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::0              292789     24.62%     24.62% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::1               54546      4.59%     29.21% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::2              101117      8.50%     37.71% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::3               92711      7.80%     45.50% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::4              152523     12.82%     58.33% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::5              136801     11.50%     69.83% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::6              113386      9.53%     79.37% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::7              103436      8.70%     88.06% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::8              141961     11.94%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::total         1189270                       # Number of insts issued each cycle
system.cpu.iq.fu_full::No_OpClass                   0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IntAlu                   16349      9.46%      9.46% # attempts to use FU when none available
system.cpu.iq.fu_full::IntMult                      0      0.00%      9.46% # attempts to use FU when none available
system.cpu.iq.fu_full::IntDiv                       0      0.00%      9.46% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatAdd                    53      0.03%      9.49% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCmp                     0      0.00%      9.49% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCvt                     0      0.00%      9.49% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMult                    0      0.00%      9.49% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMultAcc                 0      0.00%      9.49% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatDiv                     0      0.00%      9.49% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMisc                    0      0.00%      9.49% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatSqrt                    0      0.00%      9.49% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAdd                      0      0.00%      9.49% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAddAcc                   0      0.00%      9.49% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAlu                     13      0.01%      9.50% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCmp                      0      0.00%      9.50% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCvt                      7      0.00%      9.50% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMisc                   221      0.13%      9.63% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMult                     0      0.00%      9.63% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMultAcc                  0      0.00%      9.63% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShift                    4      0.00%      9.63% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShiftAcc                 0      0.00%      9.63% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSqrt                     0      0.00%      9.63% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAdd             77090     44.61%     54.24% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAlu                 0      0.00%     54.24% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCmp                 0      0.00%     54.24% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCvt                 0      0.00%     54.24% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatDiv                 0      0.00%     54.24% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMisc                0      0.00%     54.24% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMult            64592     37.38%     91.62% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMultAcc             0      0.00%     91.62% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatSqrt                0      0.00%     91.62% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAes                      0      0.00%     91.62% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAesMix                   0      0.00%     91.62% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash                 0      0.00%     91.62% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash2                0      0.00%     91.62% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash               0      0.00%     91.62% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash2              0      0.00%     91.62% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma2                0      0.00%     91.62% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma3                0      0.00%     91.62% # attempts to use FU when none available
system.cpu.iq.fu_full::MemRead                   3427      1.98%     93.60% # attempts to use FU when none available
system.cpu.iq.fu_full::MemWrite                  3160      1.83%     95.43% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemRead              7855      4.55%     99.98% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemWrite               40      0.02%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IprAccess                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::InstPrefetch                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.FU_type_0::No_OpClass              7357      0.17%      0.17% # Type of FU issued
system.cpu.iq.FU_type_0::IntAlu               1851914     42.39%     42.56% # Type of FU issued
system.cpu.iq.FU_type_0::IntMult                10071      0.23%     42.79% # Type of FU issued
system.cpu.iq.FU_type_0::IntDiv                  1893      0.04%     42.83% # Type of FU issued
system.cpu.iq.FU_type_0::FloatAdd              551531     12.62%     55.45% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCmp                   0      0.00%     55.45% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCvt                  64      0.00%     55.45% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMult                  0      0.00%     55.45% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMultAcc               0      0.00%     55.45% # Type of FU issued
system.cpu.iq.FU_type_0::FloatDiv                   0      0.00%     55.45% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMisc                  0      0.00%     55.45% # Type of FU issued
system.cpu.iq.FU_type_0::FloatSqrt                  0      0.00%     55.45% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAdd                  607      0.01%     55.47% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAddAcc                 0      0.00%     55.47% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAlu                21521      0.49%     55.96% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCmp                    0      0.00%     55.96% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCvt                 1516      0.03%     56.00% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMisc              380843      8.72%     64.71% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMult                   0      0.00%     64.71% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMultAcc                0      0.00%     64.71% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShift                670      0.02%     64.73% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShiftAcc               0      0.00%     64.73% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSqrt                   0      0.00%     64.73% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAdd          317502      7.27%     71.99% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAlu               0      0.00%     71.99% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCmp               0      0.00%     71.99% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCvt            7506      0.17%     72.17% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatDiv               0      0.00%     72.17% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMisc              0      0.00%     72.17% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMult         260000      5.95%     78.12% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     78.12% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatSqrt              0      0.00%     78.12% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAes                    0      0.00%     78.12% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAesMix                 0      0.00%     78.12% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash               0      0.00%     78.12% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash2              0      0.00%     78.12% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash             0      0.00%     78.12% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash2            0      0.00%     78.12% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma2              0      0.00%     78.12% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma3              0      0.00%     78.12% # Type of FU issued
system.cpu.iq.FU_type_0::MemRead               252124      5.77%     83.89% # Type of FU issued
system.cpu.iq.FU_type_0::MemWrite              100297      2.30%     86.18% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemRead          567924     13.00%     99.18% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemWrite          35726      0.82%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::IprAccess                  0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::InstPrefetch               0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::total                4369066                       # Type of FU issued
system.cpu.iq.rate                           3.447471                       # Inst issue rate
system.cpu.iq.fu_busy_cnt                      172811                       # FU busy when requested
system.cpu.iq.fu_busy_rate                   0.039553                       # FU busy rate (busy events/executed inst)
system.cpu.iq.int_inst_queue_reads            4625823                       # Number of integer instruction queue reads
system.cpu.iq.int_inst_queue_writes           2049089                       # Number of integer instruction queue writes
system.cpu.iq.int_inst_queue_wakeup_accesses      1683275                       # Number of integer instruction queue wakeup accesses
system.cpu.iq.fp_inst_queue_reads             5481102                       # Number of floating instruction queue reads
system.cpu.iq.fp_inst_queue_writes            2699368                       # Number of floating instruction queue writes
system.cpu.iq.fp_inst_queue_wakeup_accesses      2636970                       # Number of floating instruction queue wakeup accesses
system.cpu.iq.vec_inst_queue_reads                  0                       # Number of vector instruction queue reads
system.cpu.iq.vec_inst_queue_writes                 0                       # Number of vector instruction queue writes
system.cpu.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu.iq.int_alu_accesses                1719161                       # Number of integer alu accesses
system.cpu.iq.fp_alu_accesses                 2815359                       # Number of floating point alu accesses
system.cpu.iq.vec_alu_accesses                      0                       # Number of vector alu accesses
system.cpu.iew.lsq.thread0.forwLoads           108913                       # Number of loads that had data forwarded from stores
system.cpu.iew.lsq.thread0.invAddrLoads             0                       # Number of loads ignored due to an invalid address
system.cpu.iew.lsq.thread0.squashedLoads        60862                       # Number of loads squashed
system.cpu.iew.lsq.thread0.ignoredResponses          149                       # Number of memory responses ignored because the instruction is squashed
system.cpu.iew.lsq.thread0.memOrderViolation           64                       # Number of memory ordering violations
system.cpu.iew.lsq.thread0.squashedStores         7969                       # Number of stores squashed
system.cpu.iew.lsq.thread0.invAddrSwpfs             0                       # Number of software prefetches ignored due to an invalid address
system.cpu.iew.lsq.thread0.blockedLoads             0                       # Number of blocked loads due to partial load-store forwarding
system.cpu.iew.lsq.thread0.rescheduledLoads         2506                       # Number of loads that were rescheduled
system.cpu.iew.lsq.thread0.cacheBlocked           536                       # Number of times an access to memory failed due to the cache being blocked
system.cpu.iew.iewIdleCycles                        0                       # Number of cycles IEW is idle
system.cpu.iew.iewSquashCycles                  10022                       # Number of cycles IEW is squashing
system.cpu.iew.iewBlockCycles                   89544                       # Number of cycles IEW is blocking
system.cpu.iew.iewUnblockCycles                  3983                       # Number of cycles IEW is unblocking
system.cpu.iew.iewDispatchedInsts             4459824                       # Number of instructions dispatched to IQ
system.cpu.iew.iewDispSquashedInsts              1125                       # Number of squashed instructions skipped by dispatch
system.cpu.iew.iewDispLoadInsts                830173                       # Number of dispatched load instructions
system.cpu.iew.iewDispStoreInsts               139239                       # Number of dispatched store instructions
system.cpu.iew.iewDispNonSpecInsts                157                       # Number of dispatched non-speculative instructions
system.cpu.iew.iewIQFullEvents                    627                       # Number of times the IQ has become full, causing a stall
system.cpu.iew.iewLSQFullEvents                  2949                       # Number of times the LSQ has become full, causing a stall
system.cpu.iew.memOrderViolationEvents             64                       # Number of memory order violations
system.cpu.iew.predictedTakenIncorrect           4900                       # Number of branches that were predicted taken incorrectly
system.cpu.iew.predictedNotTakenIncorrect         6684                       # Number of branches that were predicted not taken incorrectly
system.cpu.iew.branchMispredicts                11584                       # Number of branch mispredicts detected at execute
system.cpu.iew.iewExecutedInsts               4344411                       # Number of executed instructions
system.cpu.iew.iewExecLoadInsts                807149                       # Number of load instructions executed
system.cpu.iew.iewExecSquashedInsts             24655                       # Number of squashed instructions skipped in execute
system.cpu.iew.exec_swp                             0                       # number of swp insts executed
system.cpu.iew.exec_nop                             0                       # number of nop insts executed
system.cpu.iew.exec_refs                       942294                       # number of memory reference insts executed
system.cpu.iew.exec_branches                   153010                       # Number of branches executed
system.cpu.iew.exec_stores                     135145                       # Number of stores executed
system.cpu.iew.exec_rate                     3.428016                       # Inst execution rate
system.cpu.iew.wb_sent                        4324156                       # cumulative count of insts sent to commit
system.cpu.iew.wb_count                       4320245                       # cumulative count of insts written-back
system.cpu.iew.wb_producers                   2824933                       # num instructions producing a value
system.cpu.iew.wb_consumers                   4429089                       # num instructions consuming a value
system.cpu.iew.wb_rate                       3.408948                       # insts written-back per cycle
system.cpu.iew.wb_fanout                     0.637814                       # average fanout of values written-back
system.cpu.commit.commitSquashedInsts          288596                       # The number of squashed insts skipped by commit
system.cpu.commit.commitNonSpecStalls              64                       # The number of times commit has been forced to stall to communicate backwards
system.cpu.commit.branchMispredicts              9973                       # The number of times a branch was mispredicted
system.cpu.commit.committed_per_cycle::samples      1144192                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::mean     3.645586                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::stdev     3.151415                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::0       311419     27.22%     27.22% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::1       110477      9.66%     36.87% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::2       101784      8.90%     45.77% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::3        55192      4.82%     50.59% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::4       110487      9.66%     60.25% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::5        63826      5.58%     65.83% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::6        65215      5.70%     71.53% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::7        67075      5.86%     77.39% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::8       258717     22.61%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::total      1144192                       # Number of insts commited each cycle
system.cpu.commit.committedInsts              2132541                       # Number of instructions committed
system.cpu.commit.committedOps                4171250                       # Number of ops (including micro ops) committed
system.cpu.commit.swp_count                         0                       # Number of s/w prefetches committed
system.cpu.commit.refs                         900581                       # Number of memory references committed
system.cpu.commit.loads                        769311                       # Number of loads committed
system.cpu.commit.membars                           0                       # Number of memory barriers committed
system.cpu.commit.branches                     142375                       # Number of branches committed
system.cpu.commit.vec_insts                         0                       # Number of committed Vector instructions.
system.cpu.commit.fp_insts                    2632862                       # Number of committed floating point instructions.
system.cpu.commit.int_insts                   2113398                       # Number of committed integer instructions.
system.cpu.commit.function_calls                23384                       # Number of function calls committed.
system.cpu.commit.op_class_0::No_OpClass         4691      0.11%      0.11% # Class of committed instruction
system.cpu.commit.op_class_0::IntAlu          1715952     41.14%     41.25% # Class of committed instruction
system.cpu.commit.op_class_0::IntMult           10048      0.24%     41.49% # Class of committed instruction
system.cpu.commit.op_class_0::IntDiv             1463      0.04%     41.53% # Class of committed instruction
system.cpu.commit.op_class_0::FloatAdd         550154     13.19%     54.72% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCmp              0      0.00%     54.72% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCvt             64      0.00%     54.72% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMult             0      0.00%     54.72% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMultAcc            0      0.00%     54.72% # Class of committed instruction
system.cpu.commit.op_class_0::FloatDiv              0      0.00%     54.72% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMisc             0      0.00%     54.72% # Class of committed instruction
system.cpu.commit.op_class_0::FloatSqrt             0      0.00%     54.72% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAdd             470      0.01%     54.73% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAddAcc            0      0.00%     54.73% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAlu           20745      0.50%     55.23% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCmp               0      0.00%     55.23% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCvt            1064      0.03%     55.25% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMisc         380724      9.13%     64.38% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMult              0      0.00%     64.38% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMultAcc            0      0.00%     64.38% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShift           294      0.01%     64.39% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShiftAcc            0      0.00%     64.39% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSqrt              0      0.00%     64.39% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAdd       317500      7.61%     72.00% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAlu            0      0.00%     72.00% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCmp            0      0.00%     72.00% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCvt         7500      0.18%     72.18% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatDiv            0      0.00%     72.18% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMisc            0      0.00%     72.18% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMult       260000      6.23%     78.41% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMultAcc            0      0.00%     78.41% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatSqrt            0      0.00%     78.41% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAes               0      0.00%     78.41% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAesMix            0      0.00%     78.41% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha1Hash            0      0.00%     78.41% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha1Hash2            0      0.00%     78.41% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha256Hash            0      0.00%     78.41% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha256Hash2            0      0.00%     78.41% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShaSigma2            0      0.00%     78.41% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShaSigma3            0      0.00%     78.41% # Class of committed instruction
system.cpu.commit.op_class_0::MemRead          225573      5.41%     83.82% # Class of committed instruction
system.cpu.commit.op_class_0::MemWrite          95788      2.30%     86.11% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMemRead       543738     13.04%     99.15% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMemWrite        35482      0.85%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::IprAccess             0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::total           4171250                       # Class of committed instruction
system.cpu.commit.bw_lim_events                258717                       # number cycles where commit BW limit reached
system.cpu.rob.rob_reads                      5345321                       # The number of ROB reads
system.cpu.rob.rob_writes                     8965243                       # The number of ROB writes
system.cpu.timesIdled                             774                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu.idleCycles                           78055                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu.committedInsts                     2132541                       # Number of Instructions Simulated
system.cpu.committedOps                       4171250                       # Number of Ops (including micro ops) Simulated
system.cpu.cpi                               0.594279                       # CPI: Cycles Per Instruction
system.cpu.cpi_total                         0.594279                       # CPI: Total CPI of All Threads
system.cpu.ipc                               1.682710                       # IPC: Instructions Per Cycle
system.cpu.ipc_total                         1.682710                       # IPC: Total IPC of All Threads
system.cpu.int_regfile_reads                  3840993                       # number of integer regfile reads
system.cpu.int_regfile_writes                 1442261                       # number of integer regfile writes
system.cpu.fp_regfile_reads                   3625092                       # number of floating regfile reads
system.cpu.fp_regfile_writes                  2601001                       # number of floating regfile writes
system.cpu.cc_regfile_reads                    663528                       # number of cc regfile reads
system.cpu.cc_regfile_writes                   828816                       # number of cc regfile writes
system.cpu.misc_regfile_reads                 1254930                       # number of misc regfile reads
system.cpu.misc_regfile_writes                     36                       # number of misc regfile writes
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED    633662000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse          1599.022473                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs              172220                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs              1408                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs            122.315341                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle            150000                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data  1599.022473                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.780773                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.780773                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024         1991                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0           42                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1            1                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2         1948                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024     0.972168                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses           1686823                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses          1686823                       # Number of data accesses
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED    633662000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.ReadReq_hits::.cpu.data       696518                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total          696518                       # number of ReadReq hits
system.cpu.dcache.WriteReq_hits::.cpu.data       130255                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total         130255                       # number of WriteReq hits
system.cpu.dcache.demand_hits::.cpu.data       826773                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total           826773                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data       826773                       # number of overall hits
system.cpu.dcache.overall_hits::total          826773                       # number of overall hits
system.cpu.dcache.ReadReq_misses::.cpu.data        13921                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total         13921                       # number of ReadReq misses
system.cpu.dcache.WriteReq_misses::.cpu.data         1018                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total         1018                       # number of WriteReq misses
system.cpu.dcache.demand_misses::.cpu.data        14939                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total          14939                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data        14939                       # number of overall misses
system.cpu.dcache.overall_misses::total         14939                       # number of overall misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data    763232500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total    763232500                       # number of ReadReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::.cpu.data     69288999                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total     69288999                       # number of WriteReq miss cycles
system.cpu.dcache.demand_miss_latency::.cpu.data    832521499                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total    832521499                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data    832521499                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total    832521499                       # number of overall miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data       710439                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total       710439                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::.cpu.data       131273                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total       131273                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.demand_accesses::.cpu.data       841712                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total       841712                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data       841712                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total       841712                       # number of overall (read+write) accesses
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.019595                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.019595                       # miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.007755                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.007755                       # miss rate for WriteReq accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.017748                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.017748                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.017748                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.017748                       # miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 54825.982329                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 54825.982329                       # average ReadReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 68063.849705                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 68063.849705                       # average WriteReq miss latency
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 55728.060714                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 55728.060714                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 55728.060714                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 55728.060714                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs        13246                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets          149                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs               181                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               6                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs    73.182320                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets    24.833333                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks          597                       # number of writebacks
system.cpu.dcache.writebacks::total               597                       # number of writebacks
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data        11535                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total        11535                       # number of ReadReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data            5                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total            5                       # number of WriteReq MSHR hits
system.cpu.dcache.demand_mshr_hits::.cpu.data        11540                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total        11540                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data        11540                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total        11540                       # number of overall MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data         2386                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total         2386                       # number of ReadReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data         1013                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total         1013                       # number of WriteReq MSHR misses
system.cpu.dcache.demand_mshr_misses::.cpu.data         3399                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total         3399                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data         3399                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total         3399                       # number of overall MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data    161012000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total    161012000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data     67998499                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total     67998499                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data    229010499                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total    229010499                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data    229010499                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total    229010499                       # number of overall MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.003358                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.003358                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.007717                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.007717                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.004038                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.004038                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.004038                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.004038                       # mshr miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 67481.978206                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 67481.978206                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 67125.862784                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 67125.862784                       # average WriteReq mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 67375.845543                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 67375.845543                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 67375.845543                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 67375.845543                       # average overall mshr miss latency
system.cpu.dcache.replacements                   1408                       # number of replacements
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED    633662000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           492.951724                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs              120224                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs               956                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs            125.757322                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle             77000                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   492.951724                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.962796                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.962796                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0          105                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::1            1                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::2          406                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses            487738                       # Number of tag accesses
system.cpu.icache.tags.data_accesses           487738                       # Number of data accesses
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED    633662000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.ReadReq_hits::.cpu.inst       241084                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total          241084                       # number of ReadReq hits
system.cpu.icache.demand_hits::.cpu.inst       241084                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total           241084                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst       241084                       # number of overall hits
system.cpu.icache.overall_hits::total          241084                       # number of overall hits
system.cpu.icache.ReadReq_misses::.cpu.inst         2051                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total          2051                       # number of ReadReq misses
system.cpu.icache.demand_misses::.cpu.inst         2051                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total           2051                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst         2051                       # number of overall misses
system.cpu.icache.overall_misses::total          2051                       # number of overall misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst    132928499                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total    132928499                       # number of ReadReq miss cycles
system.cpu.icache.demand_miss_latency::.cpu.inst    132928499                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total    132928499                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst    132928499                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total    132928499                       # number of overall miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst       243135                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total       243135                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.demand_accesses::.cpu.inst       243135                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total       243135                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst       243135                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total       243135                       # number of overall (read+write) accesses
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.008436                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.008436                       # miss rate for ReadReq accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.008436                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.008436                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.008436                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.008436                       # miss rate for overall accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 64811.554851                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 64811.554851                       # average ReadReq miss latency
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 64811.554851                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 64811.554851                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 64811.554851                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 64811.554851                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs         2458                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                28                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs    87.785714                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks          956                       # number of writebacks
system.cpu.icache.writebacks::total               956                       # number of writebacks
system.cpu.icache.ReadReq_mshr_hits::.cpu.inst          582                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total          582                       # number of ReadReq MSHR hits
system.cpu.icache.demand_mshr_hits::.cpu.inst          582                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total          582                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::.cpu.inst          582                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total          582                       # number of overall MSHR hits
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst         1469                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total         1469                       # number of ReadReq MSHR misses
system.cpu.icache.demand_mshr_misses::.cpu.inst         1469                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total         1469                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst         1469                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total         1469                       # number of overall MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst    101848999                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total    101848999                       # number of ReadReq MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst    101848999                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total    101848999                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst    101848999                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total    101848999                       # number of overall MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.006042                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.006042                       # mshr miss rate for ReadReq accesses
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.006042                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.006042                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.006042                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.006042                       # mshr miss rate for overall accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 69332.198094                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 69332.198094                       # average ReadReq mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 69332.198094                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 69332.198094                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 69332.198094                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 69332.198094                       # average overall mshr miss latency
system.cpu.icache.replacements                    956                       # number of replacements
system.membus.snoop_filter.tot_requests          7232                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.hit_single_requests         2365                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_multi_requests            6                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.pwrStateResidencyTicks::UNDEFINED    633662000                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp               3854                       # Transaction distribution
system.membus.trans_dist::WritebackDirty          597                       # Transaction distribution
system.membus.trans_dist::WritebackClean          956                       # Transaction distribution
system.membus.trans_dist::CleanEvict              811                       # Transaction distribution
system.membus.trans_dist::ReadExReq              1013                       # Transaction distribution
system.membus.trans_dist::ReadExResp             1013                       # Transaction distribution
system.membus.trans_dist::ReadCleanReq           1469                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq          2386                       # Transaction distribution
system.membus.pkt_count_system.cpu.icache.mem_side::system.mem_ctrls.port         3893                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.icache.mem_side::total         3893                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.mem_ctrls.port         8206                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::total         8206                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                  12099                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::system.mem_ctrls.port       155136                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::total       155136                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.mem_ctrls.port       255744                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::total       255744                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                  410880                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples              4868                       # Request fanout histogram
system.membus.snoop_fanout::mean             0.001438                       # Request fanout histogram
system.membus.snoop_fanout::stdev            0.037897                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                    4861     99.86%     99.86% # Request fanout histogram
system.membus.snoop_fanout::1                       7      0.14%    100.00% # Request fanout histogram
system.membus.snoop_fanout::2                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               1                       # Request fanout histogram
system.membus.snoop_fanout::total                4868                       # Request fanout histogram
system.membus.reqLayer2.occupancy            14287000                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               2.3                       # Layer utilization (%)
system.membus.respLayer1.occupancy            7777998                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              1.2                       # Layer utilization (%)
system.membus.respLayer2.occupancy           17946250                       # Layer occupancy (ticks)
system.membus.respLayer2.utilization              2.8                       # Layer utilization (%)

---------- End Simulation Statistics   ----------
