arch = "AArch64"
name = "SB+dmb.sy+rfi-data-rfi-ctrlisb"
hash = "0c76257058fb5e4e14654fbbdd02aab0"
cycle = "Rfi DpDatadW Rfi DpCtrlIsbdR Fre DMB.SYdWR Fre"
relax = ""
safe = "Rfi Fre DMB.SYdWR DpDatadW DpCtrlIsbdR"
prefetch = "0:x=F,0:y=T,1:y=F,1:x=T"
com = "Fr Fr"
orig = "DMB.SYdWR Fre Rfi DpDatadW Rfi DpCtrlIsbdR Fre"
symbolic = ["x", "y", "z"]

[thread.0]
init = { X3 = "y", X1 = "x" }
code = """
	MOV W0,#1
	STR W0,[X1]
	DMB SY
	LDR W2,[X3]
"""

[thread.1]
init = { X7 = "x", X4 = "z", X1 = "y" }
code = """
	MOV W0,#1
	STR W0,[X1]
	LDR W2,[X1]
	EOR W3,W2,W2
	ADD W3,W3,#1
	STR W3,[X4]
	LDR W5,[X4]
	CBNZ W5,LC00
LC00:
	ISB
	LDR W6,[X7]
"""

[final]
expect = "sat"
assertion = "*x = 1 & *y = 1 & *z = 1 & 0:X2 = 0 & 1:X2 = 1 & 1:X5 = 1 & 1:X6 = 0"
