Version 4
SHEET 1 1156 680
WIRE 480 -64 64 -64
WIRE 688 -64 640 -64
WIRE 864 -64 848 -64
WIRE -48 -32 -48 -48
WIRE 160 -32 -48 -32
WIRE 416 -32 160 -32
WIRE -48 0 -48 -32
WIRE 544 0 544 -16
WIRE 752 0 752 -16
WIRE 608 48 608 32
WIRE 160 64 160 -32
WIRE 416 80 416 -32
WIRE 608 80 608 48
WIRE 800 80 800 48
WIRE 352 112 272 112
WIRE 544 112 480 112
WIRE 736 112 672 112
WIRE 864 112 864 -64
WIRE 864 112 848 112
WIRE -48 128 -48 80
WIRE 64 128 64 -64
WIRE 96 128 64 128
WIRE 320 160 272 160
WIRE 96 240 96 176
WIRE 96 352 96 320
FLAG 96 176 CLK
FLAG 96 352 0
FLAG -48 -48 VDD
FLAG -48 128 0
FLAG 608 48 VDD
FLAG 800 48 VDD
FLAG 544 0 VDD
FLAG 752 0 VDD
SYMBOL FlipFlop 160 112 R0
SYMATTR InstName X1
SYMBOL voltage 96 224 R0
WINDOW 123 0 0 Left 2
WINDOW 39 0 0 Left 2
SYMATTR InstName V1
SYMATTR Value PULSE(0 5 0 1n 1n 10u 20u 100)
SYMBOL voltage -48 -16 R0
SYMATTR InstName V2
SYMATTR Value 5
SYMBOL INVslow 560 -64 R180
SYMATTR InstName X5
SYMBOL INVslow 768 -64 R180
SYMATTR InstName X6
SYMBOL Inverter 448 128 R0
SYMATTR InstName X2
SYMBOL Inverter 640 128 R0
SYMATTR InstName X3
SYMBOL Inverter 832 128 R0
SYMATTR InstName X4
TEXT 216 264 Left 2 !.tran 200u
TEXT 8 -280 Left 2 !.inc "C:\\Users\\colle\\OneDrive - California Polytechnic State University\\EE 307\\FinalFiles\\CD4009.mod"
