#-----------------------------------------------------------
# Vivado v2020.2 (64-bit)
# SW Build 3064766 on Wed Nov 18 09:12:45 MST 2020
# IP Build 3064653 on Wed Nov 18 14:17:31 MST 2020
# Start of session at: Mon Dec  4 14:30:50 2023
# Process ID: 21132
# Current directory: D:/ES/hdmi_project
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent232 D:\ES\hdmi_project\hdmi_project.xpr
# Log file: D:/ES/hdmi_project/vivado.log
# Journal file: D:/ES/hdmi_project\vivado.jou
#-----------------------------------------------------------
start_gui
open_project D:/ES/hdmi_project/hdmi_project.xpr
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'd:/ES/zybo-z7-hdmi-master/hardware/zybo_z7_hdmi_repo/ip'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'd:/ES/zybo-z7-hdmi-master/hardware/zybo_z7_hdmi_repo/if/tmds_v1_0'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'D:/Xilinx/Vivado/2020.2/data/ip'.
open_project: Time (s): cpu = 00:00:29 ; elapsed = 00:00:30 . Memory (MB): peak = 1282.719 ; gain = 0.000
update_compile_order -fileset sources_1
open_bd_design {D:/ES/hdmi_project/hdmi_project.srcs/sources_1/bd/design_1/design_1.bd}
Reading block design file <D:/ES/hdmi_project/hdmi_project.srcs/sources_1/bd/design_1/design_1.bd>...
Adding component instance block -- xilinx.com:ip:processing_system7:5.5 - processing_system7_0
Adding component instance block -- digilentinc.com:ip:axi_dynclk:1.0 - axi_dynclk_0
Adding component instance block -- xilinx.com:ip:axi_vdma:6.3 - axi_vdma_0
Adding component instance block -- xilinx.com:ip:v_tc:6.2 - v_tc_0
Adding component instance block -- xilinx.com:ip:v_axi4s_vid_out:4.0 - v_axi4s_vid_out_0
Adding component instance block -- digilentinc.com:ip:rgb2dvi:1.4 - rgb2dvi_0
Adding component instance block -- xilinx.com:ip:axis_subset_converter:1.1 - axis_subset_converter_0
Adding component instance block -- xilinx.com:ip:xlconstant:1.1 - xlconstant_0
Adding component instance block -- xilinx.com:ip:axi_interconnect:2.1 - axi_mem_intercon
Adding component instance block -- xilinx.com:ip:axi_protocol_converter:2.1 - auto_pc
Adding component instance block -- xilinx.com:ip:axi_interconnect:2.1 - ps7_0_axi_periph
Adding component instance block -- xilinx.com:ip:axi_crossbar:2.1 - xbar
Adding component instance block -- xilinx.com:ip:axi_protocol_converter:2.1 - auto_pc
Adding component instance block -- xilinx.com:ip:proc_sys_reset:5.0 - rst_ps7_0_100M
Adding component instance block -- xilinx.com:ip:axi_gpio:2.0 - axi_gpio_0
Successfully read diagram <design_1> from block design file <D:/ES/hdmi_project/hdmi_project.srcs/sources_1/bd/design_1/design_1.bd>
open_bd_design: Time (s): cpu = 00:00:23 ; elapsed = 00:00:19 . Memory (MB): peak = 1282.719 ; gain = 0.000
INFO: [Vivado 12-8231] Launching Vitis
INFO: [Vivado 12-417] Running vitis
INFO: [Vivado 12-8232] Vitis launch initiated. Please check console for any further messages.
export_ip_user_files -of_objects  [get_files D:/ES/hdmi_project/hdmi_project.gen/sources_1/bd/design_1/hdl/design_1_wrapper.vhd] -no_script -reset -force -quiet
remove_files  D:/ES/hdmi_project/hdmi_project.gen/sources_1/bd/design_1/hdl/design_1_wrapper.vhd
make_wrapper -files [get_files D:/ES/hdmi_project/hdmi_project.srcs/sources_1/bd/design_1/design_1.bd] -top
add_files -norecurse d:/ES/hdmi_project/hdmi_project.gen/sources_1/bd/design_1/hdl/design_1_wrapper.vhd
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 8
[Mon Dec  4 14:38:25 2023] Launched synth_1...
Run output will be captured here: D:/ES/hdmi_project/hdmi_project.runs/synth_1/runme.log
[Mon Dec  4 14:38:25 2023] Launched impl_1...
Run output will be captured here: D:/ES/hdmi_project/hdmi_project.runs/impl_1/runme.log
write_hw_platform -fixed -include_bit -force -file D:/ES/hdmi_project/design_1_wrapper.xsa
INFO: [Vivado 12-4895] Creating Hardware Platform: D:/ES/hdmi_project/design_1_wrapper.xsa ...
INFO: [Hsi 55-2053] elapsed time for repository (D:/Xilinx/Vivado/2020.2/data\embeddedsw) loading 1 seconds
WARNING: [Project 1-645] Board images not set in Hardware Platform.
INFO: [Vivado 12-12467] The Hardware Platform can be used for Hardware
INFO: [Vivado 12-4896] Successfully created Hardware Platform: D:/ES/hdmi_project/design_1_wrapper.xsa
write_hw_platform: Time (s): cpu = 00:00:07 ; elapsed = 00:00:08 . Memory (MB): peak = 1386.426 ; gain = 103.707
exit
INFO: [Common 17-206] Exiting Vivado at Mon Dec  4 15:49:39 2023...
