Release 14.7 - xst P.20131013 (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
--> Parameter TMPDIR set to xst/projnav.tmp


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.10 secs
 
--> Parameter xsthdpdir set to xst


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.10 secs
 
--> Reading design: div_sp.prj

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Parsing
  3) HDL Elaboration
  4) HDL Synthesis
       4.1) HDL Synthesis Report
  5) Advanced HDL Synthesis
       5.1) Advanced HDL Synthesis Report
  6) Low Level Synthesis
  7) Partition Report
  8) Design Summary
       8.1) Primitive and Black Box Usage
       8.2) Device utilization summary
       8.3) Partition Resource Summary
       8.4) Timing Report
            8.4.1) Clock Information
            8.4.2) Asynchronous Control Signals Information
            8.4.3) Timing Summary
            8.4.4) Timing Details
            8.4.5) Cross Clock Domains Report


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : "div_sp.prj"
Ignore Synthesis Constraint File   : NO

---- Target Parameters
Output File Name                   : "div_sp"
Output Format                      : NGC
Target Device                      : xc6slx150-3-fgg484

---- Source Options
Top Module Name                    : div_sp
Automatic FSM Extraction           : YES
FSM Encoding Algorithm             : Auto
Safe Implementation                : No
FSM Style                          : LUT
RAM Extraction                     : Yes
RAM Style                          : Auto
ROM Extraction                     : Yes
Shift Register Extraction          : YES
ROM Style                          : Auto
Resource Sharing                   : YES
Asynchronous To Synchronous        : NO
Shift Register Minimum Size        : 2
Use DSP Block                      : Auto
Automatic Register Balancing       : No

---- Target Options
LUT Combining                      : Auto
Reduce Control Sets                : Auto
Add IO Buffers                     : YES
Global Maximum Fanout              : 100000
Add Generic Clock Buffer(BUFG)     : 16
Register Duplication               : YES
Optimize Instantiated Primitives   : NO
Use Clock Enable                   : Auto
Use Synchronous Set                : Auto
Use Synchronous Reset              : Auto
Pack IO Registers into IOBs        : Auto
Equivalent register Removal        : YES

---- General Options
Optimization Goal                  : Speed
Optimization Effort                : 1
Power Reduction                    : NO
Keep Hierarchy                     : No
Netlist Hierarchy                  : As_Optimized
RTL Output                         : Yes
Global Optimization                : AllClockNets
Read Cores                         : YES
Write Timing Constraints           : NO
Cross Clock Analysis               : NO
Hierarchy Separator                : /
Bus Delimiter                      : <>
Case Specifier                     : Maintain
Slice Utilization Ratio            : 100
BRAM Utilization Ratio             : 100
DSP48 Utilization Ratio            : 100
Auto BRAM Packing                  : NO
Slice Utilization Ratio Delta      : 5

=========================================================================


=========================================================================
*                          HDL Parsing                                  *
=========================================================================
Analyzing Verilog file "C:\Users\EMKING\Desktop\DSD_project\div_sp.v" into library work
Parsing module <div_sp>.

=========================================================================
*                            HDL Elaboration                            *
=========================================================================

Elaborating module <div_sp>.
WARNING:HDLCompiler:413 - "C:\Users\EMKING\Desktop\DSD_project\div_sp.v" Line 32: Result of 32-bit expression is truncated to fit in 8-bit target.
WARNING:HDLCompiler:413 - "C:\Users\EMKING\Desktop\DSD_project\div_sp.v" Line 33: Result of 32-bit expression is truncated to fit in 8-bit target.
WARNING:HDLCompiler:413 - "C:\Users\EMKING\Desktop\DSD_project\div_sp.v" Line 141: Result of 5-bit expression is truncated to fit in 4-bit target.
WARNING:HDLCompiler:413 - "C:\Users\EMKING\Desktop\DSD_project\div_sp.v" Line 151: Result of 32-bit expression is truncated to fit in 8-bit target.
WARNING:HDLCompiler:413 - "C:\Users\EMKING\Desktop\DSD_project\div_sp.v" Line 154: Result of 32-bit expression is truncated to fit in 8-bit target.

=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Synthesizing Unit <div_sp>.
    Related source file is "C:\Users\EMKING\Desktop\DSD_project\div_sp.v".
        S_IDLE = 2'b00
        S_START = 2'b01
        S_DIVIDE = 2'b10
        S_FINISH = 2'b11
    Found 8-bit register for signal <a_exp>.
    Found 23-bit register for signal <z_mantis>.
    Found 8-bit register for signal <z_exp>.
    Found 1-bit register for signal <z_sign>.
    Found 2-bit register for signal <state>.
    Found 49-bit register for signal <A>.
    Found 4-bit register for signal <count>.
    Found 1-bit register for signal <a_sign>.
    Found 1-bit register for signal <b_sign>.
    Found 8-bit register for signal <b_exp>.
    Found 49-bit register for signal <M>.
    Found 48-bit register for signal <Q>.
    Found finite state machine <FSM_0> for signal <state>.
    -----------------------------------------------------------------------
    | States             | 4                                              |
    | Transitions        | 6                                              |
    | Inputs             | 2                                              |
    | Outputs            | 2                                              |
    | Clock              | clk (rising_edge)                              |
    | Reset              | reset (positive)                               |
    | Reset type         | synchronous                                    |
    | Reset State        | 00                                             |
    | Power Up State     | 00                                             |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found 49-bit subtractor for signal <A[47]_M[48]_sub_27_OUT> created at line 77.
    Found 49-bit subtractor for signal <A[47]_M[48]_sub_30_OUT> created at line 95.
    Found 49-bit subtractor for signal <A[47]_M[48]_sub_33_OUT> created at line 113.
    Found 49-bit subtractor for signal <A[47]_M[48]_sub_36_OUT> created at line 131.
    Found 49-bit adder for signal <A[47]_M[48]_add_25_OUT> created at line 72.
    Found 49-bit adder for signal <A[47]_M[48]_add_28_OUT> created at line 90.
    Found 49-bit adder for signal <A[47]_M[48]_add_31_OUT> created at line 108.
    Found 49-bit adder for signal <A[47]_M[48]_add_34_OUT> created at line 126.
    Found 4-bit adder for signal <_n0220> created at line 141.
    Found 9-bit adder for signal <n0193> created at line 154.
    Found 8-bit subtractor for signal <_n0211> created at line 48.
    Found 8-bit subtractor for signal <_n0214> created at line 48.
    Found 8-bit subtractor for signal <GND_1_o_GND_1_o_sub_41_OUT<7:0>> created at line 151.
    Found 8-bit subtractor for signal <GND_1_o_GND_1_o_sub_45_OUT<7:0>> created at line 154.
    Found 8-bit comparator greater for signal <PWR_1_o_GND_1_o_LessThan_46_o> created at line 159
    Found 8-bit comparator greater for signal <GND_1_o_GND_1_o_LessThan_49_o> created at line 165
    Summary:
	inferred  10 Adder/Subtractor(s).
	inferred 200 D-type flip-flop(s).
	inferred   2 Comparator(s).
	inferred  15 Multiplexer(s).
	inferred   1 Finite State Machine(s).
Unit <div_sp> synthesized.

=========================================================================
HDL Synthesis Report

Macro Statistics
# Adders/Subtractors                                   : 10
 4-bit adder                                           : 1
 49-bit addsub                                         : 4
 8-bit subtractor                                      : 4
 9-bit adder                                           : 1
# Registers                                            : 10
 1-bit register                                        : 1
 2-bit register                                        : 1
 23-bit register                                       : 1
 4-bit register                                        : 1
 48-bit register                                       : 1
 49-bit register                                       : 2
 8-bit register                                        : 3
# Comparators                                          : 2
 8-bit comparator greater                              : 2
# Multiplexers                                         : 15
 1-bit 2-to-1 multiplexer                              : 3
 23-bit 2-to-1 multiplexer                             : 3
 4-bit 2-to-1 multiplexer                              : 1
 48-bit 2-to-1 multiplexer                             : 3
 49-bit 2-to-1 multiplexer                             : 1
 8-bit 2-to-1 multiplexer                              : 4
# FSMs                                                 : 1
# Xors                                                 : 2
 1-bit xor2                                            : 2

=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================

WARNING:Xst:1710 - FF/Latch <M_48> (without init value) has a constant value of 0 in block <div_sp>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <M_47> (without init value) has a constant value of 0 in block <div_sp>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <M_46> (without init value) has a constant value of 0 in block <div_sp>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <M_45> (without init value) has a constant value of 0 in block <div_sp>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <M_44> (without init value) has a constant value of 0 in block <div_sp>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <M_43> (without init value) has a constant value of 0 in block <div_sp>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <M_42> (without init value) has a constant value of 0 in block <div_sp>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <M_41> (without init value) has a constant value of 0 in block <div_sp>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <M_40> (without init value) has a constant value of 0 in block <div_sp>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <M_39> (without init value) has a constant value of 0 in block <div_sp>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <M_38> (without init value) has a constant value of 0 in block <div_sp>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <M_37> (without init value) has a constant value of 0 in block <div_sp>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <M_36> (without init value) has a constant value of 0 in block <div_sp>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <M_35> (without init value) has a constant value of 0 in block <div_sp>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <M_34> (without init value) has a constant value of 0 in block <div_sp>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <M_33> (without init value) has a constant value of 0 in block <div_sp>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <M_32> (without init value) has a constant value of 0 in block <div_sp>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <M_31> (without init value) has a constant value of 0 in block <div_sp>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <M_30> (without init value) has a constant value of 0 in block <div_sp>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <M_29> (without init value) has a constant value of 0 in block <div_sp>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <M_28> (without init value) has a constant value of 0 in block <div_sp>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <M_27> (without init value) has a constant value of 0 in block <div_sp>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <M_26> (without init value) has a constant value of 0 in block <div_sp>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <M_25> (without init value) has a constant value of 0 in block <div_sp>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <M_24> (without init value) has a constant value of 0 in block <div_sp>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <M_23> (without init value) has a constant value of 1 in block <div_sp>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:2404 -  FFs/Latches <M<48:24>> (without init value) have a constant value of 0 in block <div_sp>.

=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# Adders/Subtractors                                   : 10
 4-bit adder                                           : 1
 49-bit addsub                                         : 4
 8-bit adder                                           : 1
 8-bit subtractor                                      : 4
# Registers                                            : 175
 Flip-Flops                                            : 175
# Comparators                                          : 2
 8-bit comparator greater                              : 2
# Multiplexers                                         : 22
 1-bit 2-to-1 multiplexer                              : 11
 23-bit 2-to-1 multiplexer                             : 3
 4-bit 2-to-1 multiplexer                              : 1
 48-bit 2-to-1 multiplexer                             : 3
 49-bit 2-to-1 multiplexer                             : 1
 8-bit 2-to-1 multiplexer                              : 3
# FSMs                                                 : 1
# Xors                                                 : 2
 1-bit xor2                                            : 2

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================
WARNING:Xst:1710 - FF/Latch <M_23> (without init value) has a constant value of 1 in block <div_sp>. This FF/Latch will be trimmed during the optimization process.
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <FSM_0> on signal <state[1:2]> with user encoding.
-------------------
 State | Encoding
-------------------
 00    | 00
 01    | 01
 10    | 10
 11    | 11
-------------------

Optimizing unit <div_sp> ...

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block div_sp, actual ratio is 0.
FlipFlop A_48 has been replicated 3 time(s)

Final Macro Processing ...

=========================================================================
Final Register Report

Macro Statistics
# Registers                                            : 179
 Flip-Flops                                            : 179

=========================================================================

=========================================================================
*                           Partition Report                            *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Design Summary                             *
=========================================================================

Top Level Output File Name         : div_sp.ngc

Primitive and Black Box Usage:
------------------------------
# BELS                             : 809
#      INV                         : 5
#      LUT2                        : 160
#      LUT3                        : 127
#      LUT4                        : 12
#      LUT5                        : 39
#      LUT6                        : 78
#      MUXCY                       : 192
#      XORCY                       : 196
# FlipFlops/Latches                : 179
#      FDE                         : 146
#      FDR                         : 2
#      FDRE                        : 31
# Clock Buffers                    : 1
#      BUFGP                       : 1
# IO Buffers                       : 98
#      IBUF                        : 66
#      OBUF                        : 32

Device utilization summary:
---------------------------

Selected Device : 6slx150fgg484-3 


Slice Logic Utilization: 
 Number of Slice Registers:             179  out of  184304     0%  
 Number of Slice LUTs:                  421  out of  92152     0%  
    Number used as Logic:               421  out of  92152     0%  

Slice Logic Distribution: 
 Number of LUT Flip Flop pairs used:    443
   Number with an unused Flip Flop:     264  out of    443    59%  
   Number with an unused LUT:            22  out of    443     4%  
   Number of fully used LUT-FF pairs:   157  out of    443    35%  
   Number of unique control sets:         8

IO Utilization: 
 Number of IOs:                          99
 Number of bonded IOBs:                  99  out of    338    29%  

Specific Feature Utilization:
 Number of BUFG/BUFGCTRLs:                1  out of     16     6%  

---------------------------
Partition Resource Summary:
---------------------------

  No Partitions were found in this design.

---------------------------


=========================================================================
Timing Report

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
-----------------------------------+------------------------+-------+
Clock Signal                       | Clock buffer(FF name)  | Load  |
-----------------------------------+------------------------+-------+
clk                                | BUFGP                  | 179   |
-----------------------------------+------------------------+-------+

Asynchronous Control Signals Information:
----------------------------------------
No asynchronous control signals found in this design

Timing Summary:
---------------
Speed Grade: -3

   Minimum period: 14.190ns (Maximum Frequency: 70.474MHz)
   Minimum input arrival time before clock: 6.170ns
   Maximum output required time after clock: 3.597ns
   Maximum combinational path delay: No path found

Timing Details:
---------------
All values displayed in nanoseconds (ns)

=========================================================================
Timing constraint: Default period analysis for Clock 'clk'
  Clock period: 14.190ns (frequency: 70.474MHz)
  Total number of paths / destination ports: 3404419107 / 324
-------------------------------------------------------------------------
Delay:               14.190ns (Levels of Logic = 201)
  Source:            A_48_1 (FF)
  Destination:       Q_0 (FF)
  Source Clock:      clk rising
  Destination Clock: clk rising

  Data Path: A_48_1 to Q_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDE:C->Q              3   0.447   0.650  A_48_1 (A_48_1)
     INV:I->O              1   0.206   0.579  A<48>_inv2_INV_0 (A<48>_inv)
     MUXCY:CI->O           1   0.019   0.000  Maddsub_A[47]_A[47]_mux_27_OUT_cy<0> (Maddsub_A[47]_A[47]_mux_27_OUT_cy<0>)
     MUXCY:CI->O           1   0.019   0.000  Maddsub_A[47]_A[47]_mux_27_OUT_cy<1> (Maddsub_A[47]_A[47]_mux_27_OUT_cy<1>)
     MUXCY:CI->O           1   0.019   0.000  Maddsub_A[47]_A[47]_mux_27_OUT_cy<2> (Maddsub_A[47]_A[47]_mux_27_OUT_cy<2>)
     MUXCY:CI->O           1   0.019   0.000  Maddsub_A[47]_A[47]_mux_27_OUT_cy<3> (Maddsub_A[47]_A[47]_mux_27_OUT_cy<3>)
     MUXCY:CI->O           1   0.019   0.000  Maddsub_A[47]_A[47]_mux_27_OUT_cy<4> (Maddsub_A[47]_A[47]_mux_27_OUT_cy<4>)
     MUXCY:CI->O           1   0.019   0.000  Maddsub_A[47]_A[47]_mux_27_OUT_cy<5> (Maddsub_A[47]_A[47]_mux_27_OUT_cy<5>)
     MUXCY:CI->O           1   0.019   0.000  Maddsub_A[47]_A[47]_mux_27_OUT_cy<6> (Maddsub_A[47]_A[47]_mux_27_OUT_cy<6>)
     MUXCY:CI->O           1   0.019   0.000  Maddsub_A[47]_A[47]_mux_27_OUT_cy<7> (Maddsub_A[47]_A[47]_mux_27_OUT_cy<7>)
     MUXCY:CI->O           1   0.019   0.000  Maddsub_A[47]_A[47]_mux_27_OUT_cy<8> (Maddsub_A[47]_A[47]_mux_27_OUT_cy<8>)
     MUXCY:CI->O           1   0.019   0.000  Maddsub_A[47]_A[47]_mux_27_OUT_cy<9> (Maddsub_A[47]_A[47]_mux_27_OUT_cy<9>)
     MUXCY:CI->O           1   0.019   0.000  Maddsub_A[47]_A[47]_mux_27_OUT_cy<10> (Maddsub_A[47]_A[47]_mux_27_OUT_cy<10>)
     MUXCY:CI->O           1   0.019   0.000  Maddsub_A[47]_A[47]_mux_27_OUT_cy<11> (Maddsub_A[47]_A[47]_mux_27_OUT_cy<11>)
     MUXCY:CI->O           1   0.019   0.000  Maddsub_A[47]_A[47]_mux_27_OUT_cy<12> (Maddsub_A[47]_A[47]_mux_27_OUT_cy<12>)
     MUXCY:CI->O           1   0.019   0.000  Maddsub_A[47]_A[47]_mux_27_OUT_cy<13> (Maddsub_A[47]_A[47]_mux_27_OUT_cy<13>)
     MUXCY:CI->O           1   0.019   0.000  Maddsub_A[47]_A[47]_mux_27_OUT_cy<14> (Maddsub_A[47]_A[47]_mux_27_OUT_cy<14>)
     MUXCY:CI->O           1   0.019   0.000  Maddsub_A[47]_A[47]_mux_27_OUT_cy<15> (Maddsub_A[47]_A[47]_mux_27_OUT_cy<15>)
     MUXCY:CI->O           1   0.019   0.000  Maddsub_A[47]_A[47]_mux_27_OUT_cy<16> (Maddsub_A[47]_A[47]_mux_27_OUT_cy<16>)
     MUXCY:CI->O           1   0.019   0.000  Maddsub_A[47]_A[47]_mux_27_OUT_cy<17> (Maddsub_A[47]_A[47]_mux_27_OUT_cy<17>)
     MUXCY:CI->O           1   0.019   0.000  Maddsub_A[47]_A[47]_mux_27_OUT_cy<18> (Maddsub_A[47]_A[47]_mux_27_OUT_cy<18>)
     MUXCY:CI->O           1   0.019   0.000  Maddsub_A[47]_A[47]_mux_27_OUT_cy<19> (Maddsub_A[47]_A[47]_mux_27_OUT_cy<19>)
     MUXCY:CI->O           1   0.019   0.000  Maddsub_A[47]_A[47]_mux_27_OUT_cy<20> (Maddsub_A[47]_A[47]_mux_27_OUT_cy<20>)
     MUXCY:CI->O           1   0.019   0.000  Maddsub_A[47]_A[47]_mux_27_OUT_cy<21> (Maddsub_A[47]_A[47]_mux_27_OUT_cy<21>)
     MUXCY:CI->O           1   0.019   0.000  Maddsub_A[47]_A[47]_mux_27_OUT_cy<22> (Maddsub_A[47]_A[47]_mux_27_OUT_cy<22>)
     MUXCY:CI->O           1   0.019   0.000  Maddsub_A[47]_A[47]_mux_27_OUT_cy<23> (Maddsub_A[47]_A[47]_mux_27_OUT_cy<23>)
     MUXCY:CI->O           1   0.019   0.000  Maddsub_A[47]_A[47]_mux_27_OUT_cy<24> (Maddsub_A[47]_A[47]_mux_27_OUT_cy<24>)
     MUXCY:CI->O           1   0.019   0.000  Maddsub_A[47]_A[47]_mux_27_OUT_cy<25> (Maddsub_A[47]_A[47]_mux_27_OUT_cy<25>)
     MUXCY:CI->O           1   0.019   0.000  Maddsub_A[47]_A[47]_mux_27_OUT_cy<26> (Maddsub_A[47]_A[47]_mux_27_OUT_cy<26>)
     MUXCY:CI->O           1   0.019   0.000  Maddsub_A[47]_A[47]_mux_27_OUT_cy<27> (Maddsub_A[47]_A[47]_mux_27_OUT_cy<27>)
     MUXCY:CI->O           1   0.019   0.000  Maddsub_A[47]_A[47]_mux_27_OUT_cy<28> (Maddsub_A[47]_A[47]_mux_27_OUT_cy<28>)
     MUXCY:CI->O           1   0.019   0.000  Maddsub_A[47]_A[47]_mux_27_OUT_cy<29> (Maddsub_A[47]_A[47]_mux_27_OUT_cy<29>)
     MUXCY:CI->O           1   0.019   0.000  Maddsub_A[47]_A[47]_mux_27_OUT_cy<30> (Maddsub_A[47]_A[47]_mux_27_OUT_cy<30>)
     MUXCY:CI->O           1   0.019   0.000  Maddsub_A[47]_A[47]_mux_27_OUT_cy<31> (Maddsub_A[47]_A[47]_mux_27_OUT_cy<31>)
     MUXCY:CI->O           1   0.019   0.000  Maddsub_A[47]_A[47]_mux_27_OUT_cy<32> (Maddsub_A[47]_A[47]_mux_27_OUT_cy<32>)
     MUXCY:CI->O           1   0.019   0.000  Maddsub_A[47]_A[47]_mux_27_OUT_cy<33> (Maddsub_A[47]_A[47]_mux_27_OUT_cy<33>)
     MUXCY:CI->O           1   0.019   0.000  Maddsub_A[47]_A[47]_mux_27_OUT_cy<34> (Maddsub_A[47]_A[47]_mux_27_OUT_cy<34>)
     MUXCY:CI->O           1   0.019   0.000  Maddsub_A[47]_A[47]_mux_27_OUT_cy<35> (Maddsub_A[47]_A[47]_mux_27_OUT_cy<35>)
     MUXCY:CI->O           1   0.019   0.000  Maddsub_A[47]_A[47]_mux_27_OUT_cy<36> (Maddsub_A[47]_A[47]_mux_27_OUT_cy<36>)
     MUXCY:CI->O           1   0.019   0.000  Maddsub_A[47]_A[47]_mux_27_OUT_cy<37> (Maddsub_A[47]_A[47]_mux_27_OUT_cy<37>)
     MUXCY:CI->O           1   0.019   0.000  Maddsub_A[47]_A[47]_mux_27_OUT_cy<38> (Maddsub_A[47]_A[47]_mux_27_OUT_cy<38>)
     MUXCY:CI->O           1   0.019   0.000  Maddsub_A[47]_A[47]_mux_27_OUT_cy<39> (Maddsub_A[47]_A[47]_mux_27_OUT_cy<39>)
     MUXCY:CI->O           1   0.019   0.000  Maddsub_A[47]_A[47]_mux_27_OUT_cy<40> (Maddsub_A[47]_A[47]_mux_27_OUT_cy<40>)
     MUXCY:CI->O           1   0.019   0.000  Maddsub_A[47]_A[47]_mux_27_OUT_cy<41> (Maddsub_A[47]_A[47]_mux_27_OUT_cy<41>)
     MUXCY:CI->O           1   0.019   0.000  Maddsub_A[47]_A[47]_mux_27_OUT_cy<42> (Maddsub_A[47]_A[47]_mux_27_OUT_cy<42>)
     MUXCY:CI->O           1   0.019   0.000  Maddsub_A[47]_A[47]_mux_27_OUT_cy<43> (Maddsub_A[47]_A[47]_mux_27_OUT_cy<43>)
     MUXCY:CI->O           1   0.019   0.000  Maddsub_A[47]_A[47]_mux_27_OUT_cy<44> (Maddsub_A[47]_A[47]_mux_27_OUT_cy<44>)
     MUXCY:CI->O           1   0.019   0.000  Maddsub_A[47]_A[47]_mux_27_OUT_cy<45> (Maddsub_A[47]_A[47]_mux_27_OUT_cy<45>)
     MUXCY:CI->O           1   0.019   0.000  Maddsub_A[47]_A[47]_mux_27_OUT_cy<46> (Maddsub_A[47]_A[47]_mux_27_OUT_cy<46>)
     MUXCY:CI->O           0   0.019   0.000  Maddsub_A[47]_A[47]_mux_27_OUT_cy<47> (Maddsub_A[47]_A[47]_mux_27_OUT_cy<47>)
     XORCY:CI->O          51   0.180   1.554  Maddsub_A[47]_A[47]_mux_27_OUT_xor<48> (A[47]_A[47]_mux_27_OUT<48>)
     INV:I->O              1   0.206   0.579  A[47]_A[47]_mux_27_OUT<48>_inv2_INV_0 (A[47]_A[47]_mux_27_OUT<48>_inv)
     MUXCY:CI->O           1   0.019   0.000  Maddsub_A[47]_A[47]_mux_30_OUT_cy<0> (Maddsub_A[47]_A[47]_mux_30_OUT_cy<0>)
     MUXCY:CI->O           1   0.019   0.000  Maddsub_A[47]_A[47]_mux_30_OUT_cy<1> (Maddsub_A[47]_A[47]_mux_30_OUT_cy<1>)
     MUXCY:CI->O           1   0.019   0.000  Maddsub_A[47]_A[47]_mux_30_OUT_cy<2> (Maddsub_A[47]_A[47]_mux_30_OUT_cy<2>)
     MUXCY:CI->O           1   0.019   0.000  Maddsub_A[47]_A[47]_mux_30_OUT_cy<3> (Maddsub_A[47]_A[47]_mux_30_OUT_cy<3>)
     MUXCY:CI->O           1   0.019   0.000  Maddsub_A[47]_A[47]_mux_30_OUT_cy<4> (Maddsub_A[47]_A[47]_mux_30_OUT_cy<4>)
     MUXCY:CI->O           1   0.019   0.000  Maddsub_A[47]_A[47]_mux_30_OUT_cy<5> (Maddsub_A[47]_A[47]_mux_30_OUT_cy<5>)
     MUXCY:CI->O           1   0.019   0.000  Maddsub_A[47]_A[47]_mux_30_OUT_cy<6> (Maddsub_A[47]_A[47]_mux_30_OUT_cy<6>)
     MUXCY:CI->O           1   0.019   0.000  Maddsub_A[47]_A[47]_mux_30_OUT_cy<7> (Maddsub_A[47]_A[47]_mux_30_OUT_cy<7>)
     MUXCY:CI->O           1   0.019   0.000  Maddsub_A[47]_A[47]_mux_30_OUT_cy<8> (Maddsub_A[47]_A[47]_mux_30_OUT_cy<8>)
     MUXCY:CI->O           1   0.019   0.000  Maddsub_A[47]_A[47]_mux_30_OUT_cy<9> (Maddsub_A[47]_A[47]_mux_30_OUT_cy<9>)
     MUXCY:CI->O           1   0.019   0.000  Maddsub_A[47]_A[47]_mux_30_OUT_cy<10> (Maddsub_A[47]_A[47]_mux_30_OUT_cy<10>)
     MUXCY:CI->O           1   0.019   0.000  Maddsub_A[47]_A[47]_mux_30_OUT_cy<11> (Maddsub_A[47]_A[47]_mux_30_OUT_cy<11>)
     MUXCY:CI->O           1   0.019   0.000  Maddsub_A[47]_A[47]_mux_30_OUT_cy<12> (Maddsub_A[47]_A[47]_mux_30_OUT_cy<12>)
     MUXCY:CI->O           1   0.019   0.000  Maddsub_A[47]_A[47]_mux_30_OUT_cy<13> (Maddsub_A[47]_A[47]_mux_30_OUT_cy<13>)
     MUXCY:CI->O           1   0.019   0.000  Maddsub_A[47]_A[47]_mux_30_OUT_cy<14> (Maddsub_A[47]_A[47]_mux_30_OUT_cy<14>)
     MUXCY:CI->O           1   0.019   0.000  Maddsub_A[47]_A[47]_mux_30_OUT_cy<15> (Maddsub_A[47]_A[47]_mux_30_OUT_cy<15>)
     MUXCY:CI->O           1   0.019   0.000  Maddsub_A[47]_A[47]_mux_30_OUT_cy<16> (Maddsub_A[47]_A[47]_mux_30_OUT_cy<16>)
     MUXCY:CI->O           1   0.019   0.000  Maddsub_A[47]_A[47]_mux_30_OUT_cy<17> (Maddsub_A[47]_A[47]_mux_30_OUT_cy<17>)
     MUXCY:CI->O           1   0.019   0.000  Maddsub_A[47]_A[47]_mux_30_OUT_cy<18> (Maddsub_A[47]_A[47]_mux_30_OUT_cy<18>)
     MUXCY:CI->O           1   0.019   0.000  Maddsub_A[47]_A[47]_mux_30_OUT_cy<19> (Maddsub_A[47]_A[47]_mux_30_OUT_cy<19>)
     MUXCY:CI->O           1   0.019   0.000  Maddsub_A[47]_A[47]_mux_30_OUT_cy<20> (Maddsub_A[47]_A[47]_mux_30_OUT_cy<20>)
     MUXCY:CI->O           1   0.019   0.000  Maddsub_A[47]_A[47]_mux_30_OUT_cy<21> (Maddsub_A[47]_A[47]_mux_30_OUT_cy<21>)
     MUXCY:CI->O           1   0.019   0.000  Maddsub_A[47]_A[47]_mux_30_OUT_cy<22> (Maddsub_A[47]_A[47]_mux_30_OUT_cy<22>)
     MUXCY:CI->O           1   0.019   0.000  Maddsub_A[47]_A[47]_mux_30_OUT_cy<23> (Maddsub_A[47]_A[47]_mux_30_OUT_cy<23>)
     MUXCY:CI->O           1   0.019   0.000  Maddsub_A[47]_A[47]_mux_30_OUT_cy<24> (Maddsub_A[47]_A[47]_mux_30_OUT_cy<24>)
     MUXCY:CI->O           1   0.019   0.000  Maddsub_A[47]_A[47]_mux_30_OUT_cy<25> (Maddsub_A[47]_A[47]_mux_30_OUT_cy<25>)
     MUXCY:CI->O           1   0.019   0.000  Maddsub_A[47]_A[47]_mux_30_OUT_cy<26> (Maddsub_A[47]_A[47]_mux_30_OUT_cy<26>)
     MUXCY:CI->O           1   0.019   0.000  Maddsub_A[47]_A[47]_mux_30_OUT_cy<27> (Maddsub_A[47]_A[47]_mux_30_OUT_cy<27>)
     MUXCY:CI->O           1   0.019   0.000  Maddsub_A[47]_A[47]_mux_30_OUT_cy<28> (Maddsub_A[47]_A[47]_mux_30_OUT_cy<28>)
     MUXCY:CI->O           1   0.019   0.000  Maddsub_A[47]_A[47]_mux_30_OUT_cy<29> (Maddsub_A[47]_A[47]_mux_30_OUT_cy<29>)
     MUXCY:CI->O           1   0.019   0.000  Maddsub_A[47]_A[47]_mux_30_OUT_cy<30> (Maddsub_A[47]_A[47]_mux_30_OUT_cy<30>)
     MUXCY:CI->O           1   0.019   0.000  Maddsub_A[47]_A[47]_mux_30_OUT_cy<31> (Maddsub_A[47]_A[47]_mux_30_OUT_cy<31>)
     MUXCY:CI->O           1   0.019   0.000  Maddsub_A[47]_A[47]_mux_30_OUT_cy<32> (Maddsub_A[47]_A[47]_mux_30_OUT_cy<32>)
     MUXCY:CI->O           1   0.019   0.000  Maddsub_A[47]_A[47]_mux_30_OUT_cy<33> (Maddsub_A[47]_A[47]_mux_30_OUT_cy<33>)
     MUXCY:CI->O           1   0.019   0.000  Maddsub_A[47]_A[47]_mux_30_OUT_cy<34> (Maddsub_A[47]_A[47]_mux_30_OUT_cy<34>)
     MUXCY:CI->O           1   0.019   0.000  Maddsub_A[47]_A[47]_mux_30_OUT_cy<35> (Maddsub_A[47]_A[47]_mux_30_OUT_cy<35>)
     MUXCY:CI->O           1   0.019   0.000  Maddsub_A[47]_A[47]_mux_30_OUT_cy<36> (Maddsub_A[47]_A[47]_mux_30_OUT_cy<36>)
     MUXCY:CI->O           1   0.019   0.000  Maddsub_A[47]_A[47]_mux_30_OUT_cy<37> (Maddsub_A[47]_A[47]_mux_30_OUT_cy<37>)
     MUXCY:CI->O           1   0.019   0.000  Maddsub_A[47]_A[47]_mux_30_OUT_cy<38> (Maddsub_A[47]_A[47]_mux_30_OUT_cy<38>)
     MUXCY:CI->O           1   0.019   0.000  Maddsub_A[47]_A[47]_mux_30_OUT_cy<39> (Maddsub_A[47]_A[47]_mux_30_OUT_cy<39>)
     MUXCY:CI->O           1   0.019   0.000  Maddsub_A[47]_A[47]_mux_30_OUT_cy<40> (Maddsub_A[47]_A[47]_mux_30_OUT_cy<40>)
     MUXCY:CI->O           1   0.019   0.000  Maddsub_A[47]_A[47]_mux_30_OUT_cy<41> (Maddsub_A[47]_A[47]_mux_30_OUT_cy<41>)
     MUXCY:CI->O           1   0.019   0.000  Maddsub_A[47]_A[47]_mux_30_OUT_cy<42> (Maddsub_A[47]_A[47]_mux_30_OUT_cy<42>)
     MUXCY:CI->O           1   0.019   0.000  Maddsub_A[47]_A[47]_mux_30_OUT_cy<43> (Maddsub_A[47]_A[47]_mux_30_OUT_cy<43>)
     MUXCY:CI->O           1   0.019   0.000  Maddsub_A[47]_A[47]_mux_30_OUT_cy<44> (Maddsub_A[47]_A[47]_mux_30_OUT_cy<44>)
     MUXCY:CI->O           1   0.019   0.000  Maddsub_A[47]_A[47]_mux_30_OUT_cy<45> (Maddsub_A[47]_A[47]_mux_30_OUT_cy<45>)
     MUXCY:CI->O           1   0.019   0.000  Maddsub_A[47]_A[47]_mux_30_OUT_cy<46> (Maddsub_A[47]_A[47]_mux_30_OUT_cy<46>)
     MUXCY:CI->O           0   0.019   0.000  Maddsub_A[47]_A[47]_mux_30_OUT_cy<47> (Maddsub_A[47]_A[47]_mux_30_OUT_cy<47>)
     XORCY:CI->O          51   0.180   1.554  Maddsub_A[47]_A[47]_mux_30_OUT_xor<48> (A[47]_A[47]_mux_30_OUT<48>)
     INV:I->O              1   0.206   0.579  A[47]_A[47]_mux_30_OUT<48>_inv2_INV_0 (A[47]_A[47]_mux_30_OUT<48>_inv)
     MUXCY:CI->O           1   0.019   0.000  Maddsub_A[47]_A[47]_mux_33_OUT_cy<0> (Maddsub_A[47]_A[47]_mux_33_OUT_cy<0>)
     MUXCY:CI->O           1   0.019   0.000  Maddsub_A[47]_A[47]_mux_33_OUT_cy<1> (Maddsub_A[47]_A[47]_mux_33_OUT_cy<1>)
     MUXCY:CI->O           1   0.019   0.000  Maddsub_A[47]_A[47]_mux_33_OUT_cy<2> (Maddsub_A[47]_A[47]_mux_33_OUT_cy<2>)
     MUXCY:CI->O           1   0.019   0.000  Maddsub_A[47]_A[47]_mux_33_OUT_cy<3> (Maddsub_A[47]_A[47]_mux_33_OUT_cy<3>)
     MUXCY:CI->O           1   0.019   0.000  Maddsub_A[47]_A[47]_mux_33_OUT_cy<4> (Maddsub_A[47]_A[47]_mux_33_OUT_cy<4>)
     MUXCY:CI->O           1   0.019   0.000  Maddsub_A[47]_A[47]_mux_33_OUT_cy<5> (Maddsub_A[47]_A[47]_mux_33_OUT_cy<5>)
     MUXCY:CI->O           1   0.019   0.000  Maddsub_A[47]_A[47]_mux_33_OUT_cy<6> (Maddsub_A[47]_A[47]_mux_33_OUT_cy<6>)
     MUXCY:CI->O           1   0.019   0.000  Maddsub_A[47]_A[47]_mux_33_OUT_cy<7> (Maddsub_A[47]_A[47]_mux_33_OUT_cy<7>)
     MUXCY:CI->O           1   0.019   0.000  Maddsub_A[47]_A[47]_mux_33_OUT_cy<8> (Maddsub_A[47]_A[47]_mux_33_OUT_cy<8>)
     MUXCY:CI->O           1   0.019   0.000  Maddsub_A[47]_A[47]_mux_33_OUT_cy<9> (Maddsub_A[47]_A[47]_mux_33_OUT_cy<9>)
     MUXCY:CI->O           1   0.019   0.000  Maddsub_A[47]_A[47]_mux_33_OUT_cy<10> (Maddsub_A[47]_A[47]_mux_33_OUT_cy<10>)
     MUXCY:CI->O           1   0.019   0.000  Maddsub_A[47]_A[47]_mux_33_OUT_cy<11> (Maddsub_A[47]_A[47]_mux_33_OUT_cy<11>)
     MUXCY:CI->O           1   0.019   0.000  Maddsub_A[47]_A[47]_mux_33_OUT_cy<12> (Maddsub_A[47]_A[47]_mux_33_OUT_cy<12>)
     MUXCY:CI->O           1   0.019   0.000  Maddsub_A[47]_A[47]_mux_33_OUT_cy<13> (Maddsub_A[47]_A[47]_mux_33_OUT_cy<13>)
     MUXCY:CI->O           1   0.019   0.000  Maddsub_A[47]_A[47]_mux_33_OUT_cy<14> (Maddsub_A[47]_A[47]_mux_33_OUT_cy<14>)
     MUXCY:CI->O           1   0.019   0.000  Maddsub_A[47]_A[47]_mux_33_OUT_cy<15> (Maddsub_A[47]_A[47]_mux_33_OUT_cy<15>)
     MUXCY:CI->O           1   0.019   0.000  Maddsub_A[47]_A[47]_mux_33_OUT_cy<16> (Maddsub_A[47]_A[47]_mux_33_OUT_cy<16>)
     MUXCY:CI->O           1   0.019   0.000  Maddsub_A[47]_A[47]_mux_33_OUT_cy<17> (Maddsub_A[47]_A[47]_mux_33_OUT_cy<17>)
     MUXCY:CI->O           1   0.019   0.000  Maddsub_A[47]_A[47]_mux_33_OUT_cy<18> (Maddsub_A[47]_A[47]_mux_33_OUT_cy<18>)
     MUXCY:CI->O           1   0.019   0.000  Maddsub_A[47]_A[47]_mux_33_OUT_cy<19> (Maddsub_A[47]_A[47]_mux_33_OUT_cy<19>)
     MUXCY:CI->O           1   0.019   0.000  Maddsub_A[47]_A[47]_mux_33_OUT_cy<20> (Maddsub_A[47]_A[47]_mux_33_OUT_cy<20>)
     MUXCY:CI->O           1   0.019   0.000  Maddsub_A[47]_A[47]_mux_33_OUT_cy<21> (Maddsub_A[47]_A[47]_mux_33_OUT_cy<21>)
     MUXCY:CI->O           1   0.019   0.000  Maddsub_A[47]_A[47]_mux_33_OUT_cy<22> (Maddsub_A[47]_A[47]_mux_33_OUT_cy<22>)
     MUXCY:CI->O           1   0.019   0.000  Maddsub_A[47]_A[47]_mux_33_OUT_cy<23> (Maddsub_A[47]_A[47]_mux_33_OUT_cy<23>)
     MUXCY:CI->O           1   0.019   0.000  Maddsub_A[47]_A[47]_mux_33_OUT_cy<24> (Maddsub_A[47]_A[47]_mux_33_OUT_cy<24>)
     MUXCY:CI->O           1   0.019   0.000  Maddsub_A[47]_A[47]_mux_33_OUT_cy<25> (Maddsub_A[47]_A[47]_mux_33_OUT_cy<25>)
     MUXCY:CI->O           1   0.019   0.000  Maddsub_A[47]_A[47]_mux_33_OUT_cy<26> (Maddsub_A[47]_A[47]_mux_33_OUT_cy<26>)
     MUXCY:CI->O           1   0.019   0.000  Maddsub_A[47]_A[47]_mux_33_OUT_cy<27> (Maddsub_A[47]_A[47]_mux_33_OUT_cy<27>)
     MUXCY:CI->O           1   0.019   0.000  Maddsub_A[47]_A[47]_mux_33_OUT_cy<28> (Maddsub_A[47]_A[47]_mux_33_OUT_cy<28>)
     MUXCY:CI->O           1   0.019   0.000  Maddsub_A[47]_A[47]_mux_33_OUT_cy<29> (Maddsub_A[47]_A[47]_mux_33_OUT_cy<29>)
     MUXCY:CI->O           1   0.019   0.000  Maddsub_A[47]_A[47]_mux_33_OUT_cy<30> (Maddsub_A[47]_A[47]_mux_33_OUT_cy<30>)
     MUXCY:CI->O           1   0.019   0.000  Maddsub_A[47]_A[47]_mux_33_OUT_cy<31> (Maddsub_A[47]_A[47]_mux_33_OUT_cy<31>)
     MUXCY:CI->O           1   0.019   0.000  Maddsub_A[47]_A[47]_mux_33_OUT_cy<32> (Maddsub_A[47]_A[47]_mux_33_OUT_cy<32>)
     MUXCY:CI->O           1   0.019   0.000  Maddsub_A[47]_A[47]_mux_33_OUT_cy<33> (Maddsub_A[47]_A[47]_mux_33_OUT_cy<33>)
     MUXCY:CI->O           1   0.019   0.000  Maddsub_A[47]_A[47]_mux_33_OUT_cy<34> (Maddsub_A[47]_A[47]_mux_33_OUT_cy<34>)
     MUXCY:CI->O           1   0.019   0.000  Maddsub_A[47]_A[47]_mux_33_OUT_cy<35> (Maddsub_A[47]_A[47]_mux_33_OUT_cy<35>)
     MUXCY:CI->O           1   0.019   0.000  Maddsub_A[47]_A[47]_mux_33_OUT_cy<36> (Maddsub_A[47]_A[47]_mux_33_OUT_cy<36>)
     MUXCY:CI->O           1   0.019   0.000  Maddsub_A[47]_A[47]_mux_33_OUT_cy<37> (Maddsub_A[47]_A[47]_mux_33_OUT_cy<37>)
     MUXCY:CI->O           1   0.019   0.000  Maddsub_A[47]_A[47]_mux_33_OUT_cy<38> (Maddsub_A[47]_A[47]_mux_33_OUT_cy<38>)
     MUXCY:CI->O           1   0.019   0.000  Maddsub_A[47]_A[47]_mux_33_OUT_cy<39> (Maddsub_A[47]_A[47]_mux_33_OUT_cy<39>)
     MUXCY:CI->O           1   0.019   0.000  Maddsub_A[47]_A[47]_mux_33_OUT_cy<40> (Maddsub_A[47]_A[47]_mux_33_OUT_cy<40>)
     MUXCY:CI->O           1   0.019   0.000  Maddsub_A[47]_A[47]_mux_33_OUT_cy<41> (Maddsub_A[47]_A[47]_mux_33_OUT_cy<41>)
     MUXCY:CI->O           1   0.019   0.000  Maddsub_A[47]_A[47]_mux_33_OUT_cy<42> (Maddsub_A[47]_A[47]_mux_33_OUT_cy<42>)
     MUXCY:CI->O           1   0.019   0.000  Maddsub_A[47]_A[47]_mux_33_OUT_cy<43> (Maddsub_A[47]_A[47]_mux_33_OUT_cy<43>)
     MUXCY:CI->O           1   0.019   0.000  Maddsub_A[47]_A[47]_mux_33_OUT_cy<44> (Maddsub_A[47]_A[47]_mux_33_OUT_cy<44>)
     MUXCY:CI->O           1   0.019   0.000  Maddsub_A[47]_A[47]_mux_33_OUT_cy<45> (Maddsub_A[47]_A[47]_mux_33_OUT_cy<45>)
     MUXCY:CI->O           1   0.019   0.000  Maddsub_A[47]_A[47]_mux_33_OUT_cy<46> (Maddsub_A[47]_A[47]_mux_33_OUT_cy<46>)
     MUXCY:CI->O           0   0.019   0.000  Maddsub_A[47]_A[47]_mux_33_OUT_cy<47> (Maddsub_A[47]_A[47]_mux_33_OUT_cy<47>)
     XORCY:CI->O          51   0.180   1.554  Maddsub_A[47]_A[47]_mux_33_OUT_xor<48> (A[47]_A[47]_mux_33_OUT<48>)
     INV:I->O              1   0.206   0.579  A[47]_A[47]_mux_33_OUT<48>_inv2_INV_0 (A[47]_A[47]_mux_33_OUT<48>_inv)
     MUXCY:CI->O           1   0.019   0.000  Maddsub_A[47]_A[47]_mux_36_OUT_cy<0> (Maddsub_A[47]_A[47]_mux_36_OUT_cy<0>)
     MUXCY:CI->O           1   0.019   0.000  Maddsub_A[47]_A[47]_mux_36_OUT_cy<1> (Maddsub_A[47]_A[47]_mux_36_OUT_cy<1>)
     MUXCY:CI->O           1   0.019   0.000  Maddsub_A[47]_A[47]_mux_36_OUT_cy<2> (Maddsub_A[47]_A[47]_mux_36_OUT_cy<2>)
     MUXCY:CI->O           1   0.019   0.000  Maddsub_A[47]_A[47]_mux_36_OUT_cy<3> (Maddsub_A[47]_A[47]_mux_36_OUT_cy<3>)
     MUXCY:CI->O           1   0.019   0.000  Maddsub_A[47]_A[47]_mux_36_OUT_cy<4> (Maddsub_A[47]_A[47]_mux_36_OUT_cy<4>)
     MUXCY:CI->O           1   0.019   0.000  Maddsub_A[47]_A[47]_mux_36_OUT_cy<5> (Maddsub_A[47]_A[47]_mux_36_OUT_cy<5>)
     MUXCY:CI->O           1   0.019   0.000  Maddsub_A[47]_A[47]_mux_36_OUT_cy<6> (Maddsub_A[47]_A[47]_mux_36_OUT_cy<6>)
     MUXCY:CI->O           1   0.019   0.000  Maddsub_A[47]_A[47]_mux_36_OUT_cy<7> (Maddsub_A[47]_A[47]_mux_36_OUT_cy<7>)
     MUXCY:CI->O           1   0.019   0.000  Maddsub_A[47]_A[47]_mux_36_OUT_cy<8> (Maddsub_A[47]_A[47]_mux_36_OUT_cy<8>)
     MUXCY:CI->O           1   0.019   0.000  Maddsub_A[47]_A[47]_mux_36_OUT_cy<9> (Maddsub_A[47]_A[47]_mux_36_OUT_cy<9>)
     MUXCY:CI->O           1   0.019   0.000  Maddsub_A[47]_A[47]_mux_36_OUT_cy<10> (Maddsub_A[47]_A[47]_mux_36_OUT_cy<10>)
     MUXCY:CI->O           1   0.019   0.000  Maddsub_A[47]_A[47]_mux_36_OUT_cy<11> (Maddsub_A[47]_A[47]_mux_36_OUT_cy<11>)
     MUXCY:CI->O           1   0.019   0.000  Maddsub_A[47]_A[47]_mux_36_OUT_cy<12> (Maddsub_A[47]_A[47]_mux_36_OUT_cy<12>)
     MUXCY:CI->O           1   0.019   0.000  Maddsub_A[47]_A[47]_mux_36_OUT_cy<13> (Maddsub_A[47]_A[47]_mux_36_OUT_cy<13>)
     MUXCY:CI->O           1   0.019   0.000  Maddsub_A[47]_A[47]_mux_36_OUT_cy<14> (Maddsub_A[47]_A[47]_mux_36_OUT_cy<14>)
     MUXCY:CI->O           1   0.019   0.000  Maddsub_A[47]_A[47]_mux_36_OUT_cy<15> (Maddsub_A[47]_A[47]_mux_36_OUT_cy<15>)
     MUXCY:CI->O           1   0.019   0.000  Maddsub_A[47]_A[47]_mux_36_OUT_cy<16> (Maddsub_A[47]_A[47]_mux_36_OUT_cy<16>)
     MUXCY:CI->O           1   0.019   0.000  Maddsub_A[47]_A[47]_mux_36_OUT_cy<17> (Maddsub_A[47]_A[47]_mux_36_OUT_cy<17>)
     MUXCY:CI->O           1   0.019   0.000  Maddsub_A[47]_A[47]_mux_36_OUT_cy<18> (Maddsub_A[47]_A[47]_mux_36_OUT_cy<18>)
     MUXCY:CI->O           1   0.019   0.000  Maddsub_A[47]_A[47]_mux_36_OUT_cy<19> (Maddsub_A[47]_A[47]_mux_36_OUT_cy<19>)
     MUXCY:CI->O           1   0.019   0.000  Maddsub_A[47]_A[47]_mux_36_OUT_cy<20> (Maddsub_A[47]_A[47]_mux_36_OUT_cy<20>)
     MUXCY:CI->O           1   0.019   0.000  Maddsub_A[47]_A[47]_mux_36_OUT_cy<21> (Maddsub_A[47]_A[47]_mux_36_OUT_cy<21>)
     MUXCY:CI->O           1   0.019   0.000  Maddsub_A[47]_A[47]_mux_36_OUT_cy<22> (Maddsub_A[47]_A[47]_mux_36_OUT_cy<22>)
     MUXCY:CI->O           1   0.019   0.000  Maddsub_A[47]_A[47]_mux_36_OUT_cy<23> (Maddsub_A[47]_A[47]_mux_36_OUT_cy<23>)
     MUXCY:CI->O           1   0.019   0.000  Maddsub_A[47]_A[47]_mux_36_OUT_cy<24> (Maddsub_A[47]_A[47]_mux_36_OUT_cy<24>)
     MUXCY:CI->O           1   0.019   0.000  Maddsub_A[47]_A[47]_mux_36_OUT_cy<25> (Maddsub_A[47]_A[47]_mux_36_OUT_cy<25>)
     MUXCY:CI->O           1   0.019   0.000  Maddsub_A[47]_A[47]_mux_36_OUT_cy<26> (Maddsub_A[47]_A[47]_mux_36_OUT_cy<26>)
     MUXCY:CI->O           1   0.019   0.000  Maddsub_A[47]_A[47]_mux_36_OUT_cy<27> (Maddsub_A[47]_A[47]_mux_36_OUT_cy<27>)
     MUXCY:CI->O           1   0.019   0.000  Maddsub_A[47]_A[47]_mux_36_OUT_cy<28> (Maddsub_A[47]_A[47]_mux_36_OUT_cy<28>)
     MUXCY:CI->O           1   0.019   0.000  Maddsub_A[47]_A[47]_mux_36_OUT_cy<29> (Maddsub_A[47]_A[47]_mux_36_OUT_cy<29>)
     MUXCY:CI->O           1   0.019   0.000  Maddsub_A[47]_A[47]_mux_36_OUT_cy<30> (Maddsub_A[47]_A[47]_mux_36_OUT_cy<30>)
     MUXCY:CI->O           1   0.019   0.000  Maddsub_A[47]_A[47]_mux_36_OUT_cy<31> (Maddsub_A[47]_A[47]_mux_36_OUT_cy<31>)
     MUXCY:CI->O           1   0.019   0.000  Maddsub_A[47]_A[47]_mux_36_OUT_cy<32> (Maddsub_A[47]_A[47]_mux_36_OUT_cy<32>)
     MUXCY:CI->O           1   0.019   0.000  Maddsub_A[47]_A[47]_mux_36_OUT_cy<33> (Maddsub_A[47]_A[47]_mux_36_OUT_cy<33>)
     MUXCY:CI->O           1   0.019   0.000  Maddsub_A[47]_A[47]_mux_36_OUT_cy<34> (Maddsub_A[47]_A[47]_mux_36_OUT_cy<34>)
     MUXCY:CI->O           1   0.019   0.000  Maddsub_A[47]_A[47]_mux_36_OUT_cy<35> (Maddsub_A[47]_A[47]_mux_36_OUT_cy<35>)
     MUXCY:CI->O           1   0.019   0.000  Maddsub_A[47]_A[47]_mux_36_OUT_cy<36> (Maddsub_A[47]_A[47]_mux_36_OUT_cy<36>)
     MUXCY:CI->O           1   0.019   0.000  Maddsub_A[47]_A[47]_mux_36_OUT_cy<37> (Maddsub_A[47]_A[47]_mux_36_OUT_cy<37>)
     MUXCY:CI->O           1   0.019   0.000  Maddsub_A[47]_A[47]_mux_36_OUT_cy<38> (Maddsub_A[47]_A[47]_mux_36_OUT_cy<38>)
     MUXCY:CI->O           1   0.019   0.000  Maddsub_A[47]_A[47]_mux_36_OUT_cy<39> (Maddsub_A[47]_A[47]_mux_36_OUT_cy<39>)
     MUXCY:CI->O           1   0.019   0.000  Maddsub_A[47]_A[47]_mux_36_OUT_cy<40> (Maddsub_A[47]_A[47]_mux_36_OUT_cy<40>)
     MUXCY:CI->O           1   0.019   0.000  Maddsub_A[47]_A[47]_mux_36_OUT_cy<41> (Maddsub_A[47]_A[47]_mux_36_OUT_cy<41>)
     MUXCY:CI->O           1   0.019   0.000  Maddsub_A[47]_A[47]_mux_36_OUT_cy<42> (Maddsub_A[47]_A[47]_mux_36_OUT_cy<42>)
     MUXCY:CI->O           1   0.019   0.000  Maddsub_A[47]_A[47]_mux_36_OUT_cy<43> (Maddsub_A[47]_A[47]_mux_36_OUT_cy<43>)
     MUXCY:CI->O           1   0.019   0.000  Maddsub_A[47]_A[47]_mux_36_OUT_cy<44> (Maddsub_A[47]_A[47]_mux_36_OUT_cy<44>)
     MUXCY:CI->O           1   0.019   0.000  Maddsub_A[47]_A[47]_mux_36_OUT_cy<45> (Maddsub_A[47]_A[47]_mux_36_OUT_cy<45>)
     MUXCY:CI->O           1   0.019   0.000  Maddsub_A[47]_A[47]_mux_36_OUT_cy<46> (Maddsub_A[47]_A[47]_mux_36_OUT_cy<46>)
     MUXCY:CI->O           0   0.019   0.000  Maddsub_A[47]_A[47]_mux_36_OUT_cy<47> (Maddsub_A[47]_A[47]_mux_36_OUT_cy<47>)
     XORCY:CI->O           2   0.180   0.617  Maddsub_A[47]_A[47]_mux_36_OUT_xor<48> (A[47]_A[47]_mux_36_OUT<48>)
     LUT2:I1->O            4   0.205   0.000  Mmux_state[1]_A[48]_wide_mux_57_OUT431 (state[1]_A[48]_wide_mux_57_OUT<48>)
     FDE:D                     0.102          A_48
    ----------------------------------------
    Total                     14.190ns (5.946ns logic, 8.244ns route)
                                       (41.9% logic, 58.1% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'clk'
  Total number of paths / destination ports: 954 / 277
-------------------------------------------------------------------------
Offset:              6.170ns (Levels of Logic = 4)
  Source:            i_b<25> (PAD)
  Destination:       z_exp_0 (FF)
  Destination Clock: clk rising

  Data Path: i_b<25> to z_exp_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O             5   1.222   0.943  i_b_25_IBUF (Msub__n0214_lut<2>)
     LUT3:I0->O            3   0.205   0.879  Msub__n0214_xor<3>111 (Msub__n0214_xor<3>11)
     LUT6:I3->O            4   0.205   0.912  Msub__n0214_xor<7>121 (GND_1_o_GND_1_o_OR_63_o2)
     LUT4:I1->O           31   0.205   1.277  _n0318_inv1 (_n0318_inv)
     FDRE:CE                   0.322          z_exp_0
    ----------------------------------------
    Total                      6.170ns (2.159ns logic, 4.011ns route)
                                       (35.0% logic, 65.0% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'clk'
  Total number of paths / destination ports: 32 / 32
-------------------------------------------------------------------------
Offset:              3.597ns (Levels of Logic = 1)
  Source:            z_sign (FF)
  Destination:       o_z<31> (PAD)
  Source Clock:      clk rising

  Data Path: z_sign to o_z<31>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDE:C->Q              1   0.447   0.579  z_sign (z_sign)
     OBUF:I->O                 2.571          o_z_31_OBUF (o_z<31>)
    ----------------------------------------
    Total                      3.597ns (3.018ns logic, 0.579ns route)
                                       (83.9% logic, 16.1% route)

=========================================================================

Cross Clock Domains Report:
--------------------------

Clock to Setup on destination clock clk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |   14.190|         |         |         |
---------------+---------+---------+---------+---------+

=========================================================================


Total REAL time to Xst completion: 6.00 secs
Total CPU time to Xst completion: 6.03 secs
 
--> 

Total memory usage is 4510696 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings :   33 (   0 filtered)
Number of infos    :    0 (   0 filtered)

