Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.1 (lin64) Build 2552052 Fri May 24 14:47:09 MDT 2019
| Date         : Tue Feb  7 21:29:10 2023
| Host         : coding running 64-bit Ubuntu 20.04.5 LTS
| Command      : report_methodology -file leon3mp_methodology_drc_routed.rpt -pb leon3mp_methodology_drc_routed.pb -rpx leon3mp_methodology_drc_routed.rpx
| Design       : leon3mp
| Device       : xc7a100ticsg324-1L
| Speed File   : -1L
| Design State : Fully Routed
-----------------------------------------------------------------------------------------------------------------------------------------------------------

Report Methodology

Table of Contents
-----------------
1. REPORT SUMMARY
2. REPORT DETAILS

1. REPORT SUMMARY
-----------------
            Netlist: netlist
          Floorplan: design_1
      Design limits: <entire design considered>
             Max violations: <unlimited>
             Violations found: 169
+-----------+------------------+-------------------------------------------------+------------+
| Rule      | Severity         | Description                                     | Violations |
+-----------+------------------+-------------------------------------------------+------------+
| TIMING-6  | Critical Warning | No common primary clock between related clocks  | 4          |
| TIMING-7  | Critical Warning | No common node between related clocks           | 4          |
| LUTAR-1   | Warning          | LUT drives async reset alert                    | 2          |
| PDRC-190  | Warning          | Suboptimally placed synchronized register chain | 7          |
| SYNTH-10  | Warning          | Wide multiplier                                 | 4          |
| TIMING-16 | Warning          | Large setup violation                           | 135        |
| TIMING-18 | Warning          | Missing input or output delay                   | 13         |
+-----------+------------------+-------------------------------------------------+------------+

2. REPORT DETAILS
-----------------
TIMING-6#1 Critical Warning
No common primary clock between related clocks  
The clocks clk_nobuf and eth_rx_clk are related (timed together) but they have no common primary clock. The design could fail in hardware. To find a timing path between these clocks, run the following command: report_timing -from [get_clocks clk_nobuf] -to [get_clocks eth_rx_clk]
Related violations: <none>

TIMING-6#2 Critical Warning
No common primary clock between related clocks  
The clocks clk_nobuf and eth_tx_clk are related (timed together) but they have no common primary clock. The design could fail in hardware. To find a timing path between these clocks, run the following command: report_timing -from [get_clocks clk_nobuf] -to [get_clocks eth_tx_clk]
Related violations: <none>

TIMING-6#3 Critical Warning
No common primary clock between related clocks  
The clocks eth_rx_clk and clk_nobuf are related (timed together) but they have no common primary clock. The design could fail in hardware. To find a timing path between these clocks, run the following command: report_timing -from [get_clocks eth_rx_clk] -to [get_clocks clk_nobuf]
Related violations: <none>

TIMING-6#4 Critical Warning
No common primary clock between related clocks  
The clocks eth_tx_clk and clk_nobuf are related (timed together) but they have no common primary clock. The design could fail in hardware. To find a timing path between these clocks, run the following command: report_timing -from [get_clocks eth_tx_clk] -to [get_clocks clk_nobuf]
Related violations: <none>

TIMING-7#1 Critical Warning
No common node between related clocks  
The clocks clk_nobuf and eth_rx_clk are related (timed together) but they have no common node. The design could fail in hardware. To find a timing path between these clocks, run the following command: report_timing -from [get_clocks clk_nobuf] -to [get_clocks eth_rx_clk]
Related violations: <none>

TIMING-7#2 Critical Warning
No common node between related clocks  
The clocks clk_nobuf and eth_tx_clk are related (timed together) but they have no common node. The design could fail in hardware. To find a timing path between these clocks, run the following command: report_timing -from [get_clocks clk_nobuf] -to [get_clocks eth_tx_clk]
Related violations: <none>

TIMING-7#3 Critical Warning
No common node between related clocks  
The clocks eth_rx_clk and clk_nobuf are related (timed together) but they have no common node. The design could fail in hardware. To find a timing path between these clocks, run the following command: report_timing -from [get_clocks eth_rx_clk] -to [get_clocks clk_nobuf]
Related violations: <none>

TIMING-7#4 Critical Warning
No common node between related clocks  
The clocks eth_tx_clk and clk_nobuf are related (timed together) but they have no common node. The design could fail in hardware. To find a timing path between these clocks, run the following command: report_timing -from [get_clocks eth_tx_clk] -to [get_clocks clk_nobuf]
Related violations: <none>

LUTAR-1#1 Warning
LUT drives async reset alert  
LUT cell eth0.e1/m100.u0/ethc0/rx_rmii0.rx0/rx_rst/rstout0, with 2 or more inputs, drives asynchronous preset/clear pin(s) eth0.e1/m100.u0/ethc0/rx_rmii0.rx0/rx_rst/r_reg[0]/CLR, eth0.e1/m100.u0/ethc0/rx_rmii0.rx0/rx_rst/r_reg[1]/CLR, eth0.e1/m100.u0/ethc0/rx_rmii0.rx0/rx_rst/r_reg[2]/CLR, eth0.e1/m100.u0/ethc0/rx_rmii0.rx0/rx_rst/r_reg[3]/CLR, eth0.e1/m100.u0/ethc0/rx_rmii0.rx0/rx_rst/r_reg[4]/CLR, eth0.e1/m100.u0/ethc0/rx_rmii0.rx0/rx_rst/rstout_reg_inv/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#2 Warning
LUT drives async reset alert  
LUT cell eth0.e1/m100.u0/ethc0/tx_rmii0.tx0/tx_rst/rstout0, with 2 or more inputs, drives asynchronous preset/clear pin(s) eth0.e1/m100.u0/ethc0/tx_rmii0.tx0/tx_rst/r_reg[0]/CLR, eth0.e1/m100.u0/ethc0/tx_rmii0.tx0/tx_rst/r_reg[1]/CLR, eth0.e1/m100.u0/ethc0/tx_rmii0.tx0/tx_rst/r_reg[2]/CLR, eth0.e1/m100.u0/ethc0/tx_rmii0.tx0/tx_rst/r_reg[3]/CLR, eth0.e1/m100.u0/ethc0/tx_rmii0.tx0/tx_rst/r_reg[4]/CLR, eth0.e1/m100.u0/ethc0/tx_rmii0.tx0/tx_rst/rstout_reg_inv/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

PDRC-190#1 Warning
Suboptimally placed synchronized register chain  
The FDRE cell eth0.e1/m100.u0/ethc0/r_reg[rxstart][0] in site SLICE_X30Y5 is part of a synchronized register chain that is suboptimally placed as the load FDRE cell eth0.e1/m100.u0/ethc0/r_reg[rxstart][1] is not placed in the same (SLICE) site.
Related violations: <none>

PDRC-190#2 Warning
Suboptimally placed synchronized register chain  
The FDRE cell eth0.e1/m100.u0/ethc0/r_reg[txdone][0] in site SLICE_X13Y14 is part of a synchronized register chain that is suboptimally placed as the load FDRE cell eth0.e1/m100.u0/ethc0/r_reg[txdone][1] is not placed in the same (SLICE) site.
Related violations: <none>

PDRC-190#3 Warning
Suboptimally placed synchronized register chain  
The FDRE cell eth0.e1/m100.u0/ethc0/r_reg[txrestart][0] in site SLICE_X13Y14 is part of a synchronized register chain that is suboptimally placed as the load FDRE cell eth0.e1/m100.u0/ethc0/r_reg[txrestart][1] is not placed in the same (SLICE) site.
Related violations: <none>

PDRC-190#4 Warning
Suboptimally placed synchronized register chain  
The FDRE cell eth0.e1/m100.u0/ethc0/rx_rmii0.rx0/gmiimode0.r_reg[done_ack][0] in site SLICE_X32Y5 is part of a synchronized register chain that is suboptimally placed as the load FDRE cell eth0.e1/m100.u0/ethc0/rx_rmii0.rx0/gmiimode0.r_reg[done_ack][1] is not placed in the same (SLICE) site.
Related violations: <none>

PDRC-190#5 Warning
Suboptimally placed synchronized register chain  
The FDRE cell eth0.e1/m100.u0/ethc0/rx_rmii0.rx0/gmiimode0.r_reg[write_ack][0] in site SLICE_X32Y5 is part of a synchronized register chain that is suboptimally placed as the load FDRE cell eth0.e1/m100.u0/ethc0/rx_rmii0.rx0/gmiimode0.r_reg[write_ack][1] is not placed in the same (SLICE) site.
Related violations: <none>

PDRC-190#6 Warning
Suboptimally placed synchronized register chain  
The FDRE cell eth0.e1/m100.u0/ethc0/tx_rmii0.tx0/gmiimode0.r_reg[fullduplex][0] in site SLICE_X8Y113 is part of a synchronized register chain that is suboptimally placed as the load FDRE cell eth0.e1/m100.u0/ethc0/tx_rmii0.tx0/gmiimode0.r_reg[fullduplex][1] is not placed in the same (SLICE) site.
Related violations: <none>

PDRC-190#7 Warning
Suboptimally placed synchronized register chain  
The FDRE cell eth0.e1/m100.u0/ethc0/tx_rmii0.tx0/gmiimode0.r_reg[start][0] in site SLICE_X21Y13 is part of a synchronized register chain that is suboptimally placed as the load FDRE cell eth0.e1/m100.u0/ethc0/tx_rmii0.tx0/gmiimode0.r_reg[start][1] is not placed in the same (SLICE) site.
Related violations: <none>

SYNTH-10#1 Warning
Wide multiplier  
Detected multiplier at leon3gen.cpu[0].u0/leon3x0/vhdl.p0/mgen.mul0/xm3232.m3232/pipe2.arch0.dwm/ of size 17x18, it is decomposed from a wide multipler into 4 DSP blocks.
Related violations: <none>

SYNTH-10#2 Warning
Wide multiplier  
Detected multiplier at leon3gen.cpu[0].u0/leon3x0/vhdl.p0/mgen.mul0/xm3232.m3232/pipe2.arch0.dwm/__0 of size 18x18, it is decomposed from a wide multipler into 4 DSP blocks.
Related violations: <none>

SYNTH-10#3 Warning
Wide multiplier  
Detected multiplier at leon3gen.cpu[0].u0/leon3x0/vhdl.p0/mgen.mul0/xm3232.m3232/pipe2.arch0.dwm/w2.p_i_reg[1] of size 17x17, it is decomposed from a wide multipler into 4 DSP blocks.
Related violations: <none>

SYNTH-10#4 Warning
Wide multiplier  
Detected multiplier at leon3gen.cpu[0].u0/leon3x0/vhdl.p0/mgen.mul0/xm3232.m3232/pipe2.arch0.dwm/w2.p_i_reg[1]__0 of size 18x17, it is decomposed from a wide multipler into 4 DSP blocks.
Related violations: <none>

TIMING-16#1 Warning
Large setup violation  
There is a large setup violation of -1.073 ns between eth0.e1/m100.u0/ethc0/rx_rmii0.rx0/gmiimode0.r_reg[dataout][23]/C (clocked by eth_rx_clk) and eth0.e1/m100.u0/ethc0/r_reg[applength][4]/D (clocked by clk_nobuf). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#2 Warning
Large setup violation  
There is a large setup violation of -1.086 ns between eth0.e1/m100.u0/ethc0/rx_rmii0.rx0/gmiimode0.r_reg[dataout][23]/C (clocked by eth_rx_clk) and eth0.e1/m100.u0/ethc0/r_reg[applength][0]/D (clocked by clk_nobuf). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#3 Warning
Large setup violation  
There is a large setup violation of -1.089 ns between eth0.e1/m100.u0/ethc0/rx_rmii0.rx0/gmiimode0.r_reg[dataout][23]/C (clocked by eth_rx_clk) and eth0.e1/m100.u0/ethc0/r_reg[applength][3]/D (clocked by clk_nobuf). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#4 Warning
Large setup violation  
There is a large setup violation of -1.123 ns between eth0.e1/m100.u0/ethc0/rx_rmii0.rx0/gmiimode0.r_reg[dataout][17]/C (clocked by eth_rx_clk) and eth0.e1/m100.u0/ethc0/r_reg[applength][8]/D (clocked by clk_nobuf). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#5 Warning
Large setup violation  
There is a large setup violation of -1.139 ns between eth0.e1/m100.u0/ethc0/rx_rmii0.rx0/gmiimode0.r_reg[dataout][12]/C (clocked by eth_rx_clk) and eth0.e1/m100.u0/ethc0/r_reg[applength][5]/D (clocked by clk_nobuf). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#6 Warning
Large setup violation  
There is a large setup violation of -1.139 ns between eth0.e1/m100.u0/ethc0/rx_rmii0.rx0/gmiimode0.r_reg[dataout][17]/C (clocked by eth_rx_clk) and eth0.e1/m100.u0/ethc0/r_reg[applength][6]/D (clocked by clk_nobuf). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#7 Warning
Large setup violation  
There is a large setup violation of -1.158 ns between eth0.e1/m100.u0/ethc0/rx_rmii0.rx0/gmiimode0.r_reg[dataout][17]/C (clocked by eth_rx_clk) and eth0.e1/m100.u0/ethc0/r_reg[write][8]/D (clocked by clk_nobuf). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#8 Warning
Large setup violation  
There is a large setup violation of -1.202 ns between eth0.e1/m100.u0/ethc0/rx_rmii0.rx0/gmiimode0.r_reg[dataout][17]/C (clocked by eth_rx_clk) and eth0.e1/m100.u0/ethc0/r_reg[write][5]/D (clocked by clk_nobuf). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#9 Warning
Large setup violation  
There is a large setup violation of -1.430 ns between eth0.e1/m100.u0/ethc0/rx_rmii0.rx0/gmiimode0.r_reg[dataout][18]_replica/C (clocked by eth_rx_clk) and eth0.e1/m100.u0/ethc0/r_reg[edclactive]/D (clocked by clk_nobuf). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#10 Warning
Large setup violation  
There is a large setup violation of -1.507 ns between eth0.e1/m100.u0/ethc0/rx_rmii0.rx0/gmiimode0.r_reg[byte_count][10]/C (clocked by eth_rx_clk) and eth0.e1/m100.u0/ethc0/r_reg[rxbytecount][10]/D (clocked by clk_nobuf). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#11 Warning
Large setup violation  
There is a large setup violation of -1.656 ns between eth0.e1/m100.u0/ethc0/rx_rmii0.rx0/gmiimode0.r_reg[lentype][0]_replica/C (clocked by eth_rx_clk) and eth0.e1/m100.u0/ethc0/r_reg[rxstatus][4]/D (clocked by clk_nobuf). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#12 Warning
Large setup violation  
There is a large setup violation of -1.677 ns between eth0.e1/m100.u0/ethc0/r_reg[txlength][3]/C (clocked by clk_nobuf) and eth0.e1/m100.u0/ethc0/tx_rmii0.tx0/gmiimode0.r_reg[status][0]/D (clocked by eth_tx_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#13 Warning
Large setup violation  
There is a large setup violation of -1.747 ns between eth0.e1/m100.u0/ethc0/rx_rmii0.rx0/gmiimode0.r_reg[dataout][23]/C (clocked by eth_rx_clk) and eth0.e1/m100.u0/ethc0/r_reg[applength][7]/D (clocked by clk_nobuf). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#14 Warning
Large setup violation  
There is a large setup violation of -1.770 ns between eth0.e1/m100.u0/ethc0/rx_rmii0.rx0/gmiimode0.r_reg[dataout][22]_replica_2/C (clocked by eth_rx_clk) and eth0.e1/m100.u0/edclramnft.r1/xc2v.x0/x0/a12.x[1].r0/DIADI[2] (clocked by clk_nobuf). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#15 Warning
Large setup violation  
There is a large setup violation of -1.813 ns between eth0.e1/m100.u0/ethc0/rx_rmii0.rx0/gmiimode0.r_reg[dataout][19]_replica_2/C (clocked by eth_rx_clk) and eth0.e1/m100.u0/edclramnft.r1/xc2v.x0/x0/a12.x[0].r0/DIADI[3] (clocked by clk_nobuf). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#16 Warning
Large setup violation  
There is a large setup violation of -1.856 ns between eth0.e1/m100.u0/ethc0/rx_rmii0.rx0/gmiimode0.r_reg[dataout][18]_replica_4/C (clocked by eth_rx_clk) and eth0.e1/m100.u0/edclramnft.r1/xc2v.x0/x0/a12.x[0].r0/DIADI[2] (clocked by clk_nobuf). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#17 Warning
Large setup violation  
There is a large setup violation of -1.898 ns between eth0.e1/m100.u0/ethc0/r_reg[txlength][3]/C (clocked by clk_nobuf) and eth0.e1/m100.u0/ethc0/tx_rmii0.tx0/FSM_sequential_gmiimode0.r_reg[main_state][2]/D (clocked by eth_tx_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#18 Warning
Large setup violation  
There is a large setup violation of -1.903 ns between eth0.e1/m100.u0/ethc0/r_reg[txlength][3]/C (clocked by clk_nobuf) and eth0.e1/m100.u0/ethc0/tx_rmii0.tx0/gmiimode0.r_reg[tx_en]/D (clocked by eth_tx_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#19 Warning
Large setup violation  
There is a large setup violation of -1.936 ns between eth0.e1/m100.u0/ethc0/rx_rmii0.rx0/gmiimode0.r_reg[dataout][18]_replica/C (clocked by eth_rx_clk) and eth0.e1/m100.u0/ethc0/FSM_sequential_r_reg[edclrstate][1]/CE (clocked by clk_nobuf). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#20 Warning
Large setup violation  
There is a large setup violation of -1.936 ns between eth0.e1/m100.u0/ethc0/rx_rmii0.rx0/gmiimode0.r_reg[dataout][18]_replica/C (clocked by eth_rx_clk) and eth0.e1/m100.u0/ethc0/FSM_sequential_r_reg[edclrstate][3]/CE (clocked by clk_nobuf). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#21 Warning
Large setup violation  
There is a large setup violation of -1.952 ns between eth0.e1/m100.u0/ethc0/rx_rmii0.rx0/gmiimode0.r_reg[dataout][23]/C (clocked by eth_rx_clk) and eth0.e1/m100.u0/ethc0/r_reg[applength][9]/D (clocked by clk_nobuf). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#22 Warning
Large setup violation  
There is a large setup violation of -1.996 ns between eth0.e1/m100.u0/ethc0/rx_rmii0.rx0/gmiimode0.r_reg[dataout][21]_replica_1/C (clocked by eth_rx_clk) and eth0.e1/m100.u0/edclramnft.r1/xc2v.x0/x0/a12.x[1].r0/DIADI[1] (clocked by clk_nobuf). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#23 Warning
Large setup violation  
There is a large setup violation of -1.999 ns between eth0.e1/m100.u0/ethc0/rx_rmii0.rx0/gmiimode0.r_reg[dataout][23]/C (clocked by eth_rx_clk) and eth0.e1/m100.u0/ethc0/r_reg[ipcrc][0]/D (clocked by clk_nobuf). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#24 Warning
Large setup violation  
There is a large setup violation of -2.100 ns between eth0.e1/m100.u0/ethc0/rx_rmii0.rx0/gmiimode0.r_reg[dataout][18]_replica/C (clocked by eth_rx_clk) and eth0.e1/m100.u0/ethc0/FSM_sequential_r_reg[edclrstate][0]/CE (clocked by clk_nobuf). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#25 Warning
Large setup violation  
There is a large setup violation of -2.126 ns between eth0.e1/m100.u0/ethc0/rx_rmii0.rx0/gmiimode0.r_reg[dataout][18]_replica/C (clocked by eth_rx_clk) and eth0.e1/m100.u0/ethc0/FSM_sequential_r_reg[edclrstate][2]/CE (clocked by clk_nobuf). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#26 Warning
Large setup violation  
There is a large setup violation of -2.137 ns between eth0.e1/m100.u0/ethc0/r_reg[txlength][3]/C (clocked by clk_nobuf) and eth0.e1/m100.u0/ethc0/tx_rmii0.tx0/FSM_sequential_gmiimode0.r_reg[main_state][1]/D (clocked by eth_tx_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#27 Warning
Large setup violation  
There is a large setup violation of -2.141 ns between eth0.e1/m100.u0/ethc0/r_reg[txlength][3]/C (clocked by clk_nobuf) and eth0.e1/m100.u0/ethc0/tx_rmii0.tx0/FSM_sequential_gmiimode0.r_reg[main_state][3]/D (clocked by eth_tx_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#28 Warning
Large setup violation  
There is a large setup violation of -2.150 ns between eth0.e1/m100.u0/ethc0/r_reg[txlength][3]/C (clocked by clk_nobuf) and eth0.e1/m100.u0/ethc0/tx_rmii0.tx0/gmiimode0.r_reg[data][15]/CE (clocked by eth_tx_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#29 Warning
Large setup violation  
There is a large setup violation of -2.150 ns between eth0.e1/m100.u0/ethc0/r_reg[txlength][3]/C (clocked by clk_nobuf) and eth0.e1/m100.u0/ethc0/tx_rmii0.tx0/gmiimode0.r_reg[data][17]/CE (clocked by eth_tx_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#30 Warning
Large setup violation  
There is a large setup violation of -2.150 ns between eth0.e1/m100.u0/ethc0/r_reg[txlength][3]/C (clocked by clk_nobuf) and eth0.e1/m100.u0/ethc0/tx_rmii0.tx0/gmiimode0.r_reg[data][20]/CE (clocked by eth_tx_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#31 Warning
Large setup violation  
There is a large setup violation of -2.150 ns between eth0.e1/m100.u0/ethc0/r_reg[txlength][3]/C (clocked by clk_nobuf) and eth0.e1/m100.u0/ethc0/tx_rmii0.tx0/gmiimode0.r_reg[data][21]/CE (clocked by eth_tx_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#32 Warning
Large setup violation  
There is a large setup violation of -2.150 ns between eth0.e1/m100.u0/ethc0/r_reg[txlength][3]/C (clocked by clk_nobuf) and eth0.e1/m100.u0/ethc0/tx_rmii0.tx0/gmiimode0.r_reg[data][22]/CE (clocked by eth_tx_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#33 Warning
Large setup violation  
There is a large setup violation of -2.178 ns between eth0.e1/m100.u0/ethc0/r_reg[txlength][3]/C (clocked by clk_nobuf) and eth0.e1/m100.u0/ethc0/tx_rmii0.tx0/gmiimode0.r_reg[data][12]/CE (clocked by eth_tx_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#34 Warning
Large setup violation  
There is a large setup violation of -2.178 ns between eth0.e1/m100.u0/ethc0/r_reg[txlength][3]/C (clocked by clk_nobuf) and eth0.e1/m100.u0/ethc0/tx_rmii0.tx0/gmiimode0.r_reg[data][13]/CE (clocked by eth_tx_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#35 Warning
Large setup violation  
There is a large setup violation of -2.178 ns between eth0.e1/m100.u0/ethc0/r_reg[txlength][3]/C (clocked by clk_nobuf) and eth0.e1/m100.u0/ethc0/tx_rmii0.tx0/gmiimode0.r_reg[data][14]/CE (clocked by eth_tx_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#36 Warning
Large setup violation  
There is a large setup violation of -2.178 ns between eth0.e1/m100.u0/ethc0/r_reg[txlength][3]/C (clocked by clk_nobuf) and eth0.e1/m100.u0/ethc0/tx_rmii0.tx0/gmiimode0.r_reg[data][18]/CE (clocked by eth_tx_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#37 Warning
Large setup violation  
There is a large setup violation of -2.178 ns between eth0.e1/m100.u0/ethc0/r_reg[txlength][3]/C (clocked by clk_nobuf) and eth0.e1/m100.u0/ethc0/tx_rmii0.tx0/gmiimode0.r_reg[data][19]/CE (clocked by eth_tx_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#38 Warning
Large setup violation  
There is a large setup violation of -2.178 ns between eth0.e1/m100.u0/ethc0/r_reg[txlength][3]/C (clocked by clk_nobuf) and eth0.e1/m100.u0/ethc0/tx_rmii0.tx0/gmiimode0.r_reg[data][1]/CE (clocked by eth_tx_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#39 Warning
Large setup violation  
There is a large setup violation of -2.178 ns between eth0.e1/m100.u0/ethc0/r_reg[txlength][3]/C (clocked by clk_nobuf) and eth0.e1/m100.u0/ethc0/tx_rmii0.tx0/gmiimode0.r_reg[data][9]/CE (clocked by eth_tx_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#40 Warning
Large setup violation  
There is a large setup violation of -2.178 ns between eth0.e1/m100.u0/ethc0/r_reg[txlength][3]/C (clocked by clk_nobuf) and eth0.e1/m100.u0/ethc0/tx_rmii0.tx0/gmiimode0.r_reg[read]/D (clocked by eth_tx_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#41 Warning
Large setup violation  
There is a large setup violation of -2.179 ns between eth0.e1/m100.u0/ethc0/rx_rmii0.rx0/gmiimode0.r_reg[dataout][23]/C (clocked by eth_rx_clk) and eth0.e1/m100.u0/ethc0/r_reg[ipcrc][1]/D (clocked by clk_nobuf). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#42 Warning
Large setup violation  
There is a large setup violation of -2.295 ns between eth0.e1/m100.u0/ethc0/r_reg[txlength][3]/C (clocked by clk_nobuf) and eth0.e1/m100.u0/ethc0/tx_rmii0.tx0/gmiimode0.r_reg[data][23]/CE (clocked by eth_tx_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#43 Warning
Large setup violation  
There is a large setup violation of -2.295 ns between eth0.e1/m100.u0/ethc0/r_reg[txlength][3]/C (clocked by clk_nobuf) and eth0.e1/m100.u0/ethc0/tx_rmii0.tx0/gmiimode0.r_reg[data][24]/CE (clocked by eth_tx_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#44 Warning
Large setup violation  
There is a large setup violation of -2.295 ns between eth0.e1/m100.u0/ethc0/r_reg[txlength][3]/C (clocked by clk_nobuf) and eth0.e1/m100.u0/ethc0/tx_rmii0.tx0/gmiimode0.r_reg[data][26]/CE (clocked by eth_tx_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#45 Warning
Large setup violation  
There is a large setup violation of -2.295 ns between eth0.e1/m100.u0/ethc0/r_reg[txlength][3]/C (clocked by clk_nobuf) and eth0.e1/m100.u0/ethc0/tx_rmii0.tx0/gmiimode0.r_reg[data][27]/CE (clocked by eth_tx_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#46 Warning
Large setup violation  
There is a large setup violation of -2.295 ns between eth0.e1/m100.u0/ethc0/r_reg[txlength][3]/C (clocked by clk_nobuf) and eth0.e1/m100.u0/ethc0/tx_rmii0.tx0/gmiimode0.r_reg[data][2]/CE (clocked by eth_tx_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#47 Warning
Large setup violation  
There is a large setup violation of -2.301 ns between eth0.e1/m100.u0/ethc0/rx_rmii0.rx0/gmiimode0.r_reg[lentype][0]_replica/C (clocked by eth_rx_clk) and eth0.e1/m100.u0/ethc0/r_reg[abufs][2]/D (clocked by clk_nobuf). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#48 Warning
Large setup violation  
There is a large setup violation of -2.309 ns between eth0.e1/m100.u0/ethc0/r_reg[txlength][3]/C (clocked by clk_nobuf) and eth0.e1/m100.u0/ethc0/tx_rmii0.tx0/gmiimode0.r_reg[data][0]/CE (clocked by eth_tx_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#49 Warning
Large setup violation  
There is a large setup violation of -2.309 ns between eth0.e1/m100.u0/ethc0/r_reg[txlength][3]/C (clocked by clk_nobuf) and eth0.e1/m100.u0/ethc0/tx_rmii0.tx0/gmiimode0.r_reg[data][10]/CE (clocked by eth_tx_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#50 Warning
Large setup violation  
There is a large setup violation of -2.309 ns between eth0.e1/m100.u0/ethc0/r_reg[txlength][3]/C (clocked by clk_nobuf) and eth0.e1/m100.u0/ethc0/tx_rmii0.tx0/gmiimode0.r_reg[data][16]/CE (clocked by eth_tx_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#51 Warning
Large setup violation  
There is a large setup violation of -2.309 ns between eth0.e1/m100.u0/ethc0/r_reg[txlength][3]/C (clocked by clk_nobuf) and eth0.e1/m100.u0/ethc0/tx_rmii0.tx0/gmiimode0.r_reg[data][25]/CE (clocked by eth_tx_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#52 Warning
Large setup violation  
There is a large setup violation of -2.309 ns between eth0.e1/m100.u0/ethc0/r_reg[txlength][3]/C (clocked by clk_nobuf) and eth0.e1/m100.u0/ethc0/tx_rmii0.tx0/gmiimode0.r_reg[data][28]/CE (clocked by eth_tx_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#53 Warning
Large setup violation  
There is a large setup violation of -2.309 ns between eth0.e1/m100.u0/ethc0/r_reg[txlength][3]/C (clocked by clk_nobuf) and eth0.e1/m100.u0/ethc0/tx_rmii0.tx0/gmiimode0.r_reg[data][29]/CE (clocked by eth_tx_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#54 Warning
Large setup violation  
There is a large setup violation of -2.309 ns between eth0.e1/m100.u0/ethc0/r_reg[txlength][3]/C (clocked by clk_nobuf) and eth0.e1/m100.u0/ethc0/tx_rmii0.tx0/gmiimode0.r_reg[data][30]/CE (clocked by eth_tx_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#55 Warning
Large setup violation  
There is a large setup violation of -2.309 ns between eth0.e1/m100.u0/ethc0/r_reg[txlength][3]/C (clocked by clk_nobuf) and eth0.e1/m100.u0/ethc0/tx_rmii0.tx0/gmiimode0.r_reg[data][31]/CE (clocked by eth_tx_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#56 Warning
Large setup violation  
There is a large setup violation of -2.309 ns between eth0.e1/m100.u0/ethc0/r_reg[txlength][3]/C (clocked by clk_nobuf) and eth0.e1/m100.u0/ethc0/tx_rmii0.tx0/gmiimode0.r_reg[data][3]/CE (clocked by eth_tx_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#57 Warning
Large setup violation  
There is a large setup violation of -2.309 ns between eth0.e1/m100.u0/ethc0/r_reg[txlength][3]/C (clocked by clk_nobuf) and eth0.e1/m100.u0/ethc0/tx_rmii0.tx0/gmiimode0.r_reg[data][4]/CE (clocked by eth_tx_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#58 Warning
Large setup violation  
There is a large setup violation of -2.309 ns between eth0.e1/m100.u0/ethc0/r_reg[txlength][3]/C (clocked by clk_nobuf) and eth0.e1/m100.u0/ethc0/tx_rmii0.tx0/gmiimode0.r_reg[data][8]/CE (clocked by eth_tx_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#59 Warning
Large setup violation  
There is a large setup violation of -2.316 ns between eth0.e1/m100.u0/ethc0/r_reg[txlength][3]/C (clocked by clk_nobuf) and eth0.e1/m100.u0/ethc0/tx_rmii0.tx0/gmiimode0.r_reg[cnt][0]/CE (clocked by eth_tx_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#60 Warning
Large setup violation  
There is a large setup violation of -2.316 ns between eth0.e1/m100.u0/ethc0/r_reg[txlength][3]/C (clocked by clk_nobuf) and eth0.e1/m100.u0/ethc0/tx_rmii0.tx0/gmiimode0.r_reg[cnt][1]/CE (clocked by eth_tx_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#61 Warning
Large setup violation  
There is a large setup violation of -2.316 ns between eth0.e1/m100.u0/ethc0/r_reg[txlength][3]/C (clocked by clk_nobuf) and eth0.e1/m100.u0/ethc0/tx_rmii0.tx0/gmiimode0.r_reg[cnt][2]/CE (clocked by eth_tx_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#62 Warning
Large setup violation  
There is a large setup violation of -2.316 ns between eth0.e1/m100.u0/ethc0/r_reg[txlength][3]/C (clocked by clk_nobuf) and eth0.e1/m100.u0/ethc0/tx_rmii0.tx0/gmiimode0.r_reg[cnt][3]/CE (clocked by eth_tx_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#63 Warning
Large setup violation  
There is a large setup violation of -2.345 ns between eth0.e1/m100.u0/ethc0/rx_rmii0.rx0/gmiimode0.r_reg[dataout][16]/C (clocked by eth_rx_clk) and eth0.e1/m100.u0/edclramnft.r1/xc2v.x0/x0/a12.x[0].r0/DIADI[0] (clocked by clk_nobuf). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#64 Warning
Large setup violation  
There is a large setup violation of -2.364 ns between eth0.e1/m100.u0/ethc0/r_reg[txlength][3]/C (clocked by clk_nobuf) and eth0.e1/m100.u0/ethc0/tx_rmii0.tx0/gmiimode0.r_reg[data][11]/CE (clocked by eth_tx_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#65 Warning
Large setup violation  
There is a large setup violation of -2.364 ns between eth0.e1/m100.u0/ethc0/r_reg[txlength][3]/C (clocked by clk_nobuf) and eth0.e1/m100.u0/ethc0/tx_rmii0.tx0/gmiimode0.r_reg[data][5]/CE (clocked by eth_tx_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#66 Warning
Large setup violation  
There is a large setup violation of -2.364 ns between eth0.e1/m100.u0/ethc0/r_reg[txlength][3]/C (clocked by clk_nobuf) and eth0.e1/m100.u0/ethc0/tx_rmii0.tx0/gmiimode0.r_reg[data][6]/CE (clocked by eth_tx_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#67 Warning
Large setup violation  
There is a large setup violation of -2.364 ns between eth0.e1/m100.u0/ethc0/r_reg[txlength][3]/C (clocked by clk_nobuf) and eth0.e1/m100.u0/ethc0/tx_rmii0.tx0/gmiimode0.r_reg[data][7]/CE (clocked by eth_tx_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#68 Warning
Large setup violation  
There is a large setup violation of -2.401 ns between eth0.e1/m100.u0/ethc0/rx_rmii0.rx0/gmiimode0.r_reg[dataout][17]_replica_1/C (clocked by eth_rx_clk) and eth0.e1/m100.u0/edclramnft.r1/xc2v.x0/x0/a12.x[0].r0/DIADI[1] (clocked by clk_nobuf). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#69 Warning
Large setup violation  
There is a large setup violation of -2.412 ns between eth0.e1/m100.u0/ethc0/rx_rmii0.rx0/gmiimode0.r_reg[lentype][0]_replica/C (clocked by eth_rx_clk) and eth0.e1/m100.u0/ethc0/r_reg[abufs][1]/D (clocked by clk_nobuf). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#70 Warning
Large setup violation  
There is a large setup violation of -2.514 ns between eth0.e1/m100.u0/ethc0/rx_rmii0.rx0/gmiimode0.r_reg[dataout][31]/C (clocked by eth_rx_clk) and eth0.e1/m100.u0/ethc0/FSM_sequential_r_reg[edclrstate][3]/D (clocked by clk_nobuf). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#71 Warning
Large setup violation  
There is a large setup violation of -2.574 ns between eth0.e1/m100.u0/ethc0/rx_rmii0.rx0/gmiimode0.r_reg[dataout][31]/C (clocked by eth_rx_clk) and eth0.e1/m100.u0/ethc0/r_reg[edclbcast]/D (clocked by clk_nobuf). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#72 Warning
Large setup violation  
There is a large setup violation of -2.594 ns between eth0.e1/m100.u0/ethc0/rx_rmii0.rx0/gmiimode0.r_reg[dataout][23]/C (clocked by eth_rx_clk) and eth0.e1/m100.u0/ethc0/r_reg[ipcrc][2]/D (clocked by clk_nobuf). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#73 Warning
Large setup violation  
There is a large setup violation of -2.668 ns between eth0.e1/m100.u0/ethc0/rx_rmii0.rx0/gmiimode0.r_reg[dataout][4]/C (clocked by eth_rx_clk) and eth0.e1/m100.u0/edclramnft.r1/xc2v.x0/x0/a12.x[1].r0/DIADI[0] (clocked by clk_nobuf). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#74 Warning
Large setup violation  
There is a large setup violation of -2.675 ns between eth0.e1/m100.u0/ethc0/rx_rmii0.rx0/gmiimode0.r_reg[dataout][23]/C (clocked by eth_rx_clk) and eth0.e1/m100.u0/ethc0/r_reg[ipcrc][3]/D (clocked by clk_nobuf). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#75 Warning
Large setup violation  
There is a large setup violation of -2.737 ns between eth0.e1/m100.u0/ethc0/rx_rmii0.rx0/gmiimode0.r_reg[lentype][0]_replica/C (clocked by eth_rx_clk) and eth0.e1/m100.u0/ethc0/r_reg[abufs][0]/D (clocked by clk_nobuf). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#76 Warning
Large setup violation  
There is a large setup violation of -2.781 ns between eth0.e1/m100.u0/ethc0/r_reg[txlength][3]/C (clocked by clk_nobuf) and eth0.e1/m100.u0/ethc0/tx_rmii0.tx0/gmiimode0.r_reg[tx_en]/CE (clocked by eth_tx_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#77 Warning
Large setup violation  
There is a large setup violation of -2.942 ns between eth0.e1/m100.u0/ethc0/rx_rmii0.rx0/gmiimode0.r_reg[dataout][31]/C (clocked by eth_rx_clk) and eth0.e1/m100.u0/ethc0/FSM_sequential_r_reg[edclrstate][0]/D (clocked by clk_nobuf). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#78 Warning
Large setup violation  
There is a large setup violation of -2.994 ns between eth0.e1/m100.u0/ethc0/rx_rmii0.rx0/gmiimode0.r_reg[dataout][16]/C (clocked by eth_rx_clk) and eth0.e1/m100.u0/ethc0/FSM_sequential_r_reg[edclrstate][1]/D (clocked by clk_nobuf). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#79 Warning
Large setup violation  
There is a large setup violation of -2.997 ns between eth0.e1/m100.u0/ethc0/rx_rmii0.rx0/gmiimode0.r_reg[lentype][0]_replica/C (clocked by eth_rx_clk) and eth0.e1/m100.u0/ethc0/r_reg[rpnt][0]/CE (clocked by clk_nobuf). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#80 Warning
Large setup violation  
There is a large setup violation of -2.997 ns between eth0.e1/m100.u0/ethc0/rx_rmii0.rx0/gmiimode0.r_reg[lentype][0]_replica/C (clocked by eth_rx_clk) and eth0.e1/m100.u0/ethc0/r_reg[rpnt][1]/CE (clocked by clk_nobuf). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#81 Warning
Large setup violation  
There is a large setup violation of -2.997 ns between eth0.e1/m100.u0/ethc0/rx_rmii0.rx0/gmiimode0.r_reg[lentype][0]_replica/C (clocked by eth_rx_clk) and eth0.e1/m100.u0/ethc0/r_reg[rpnt][2]/CE (clocked by clk_nobuf). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#82 Warning
Large setup violation  
There is a large setup violation of -2.997 ns between eth0.e1/m100.u0/ethc0/rx_rmii0.rx0/gmiimode0.r_reg[lentype][0]_replica/C (clocked by eth_rx_clk) and eth0.e1/m100.u0/ethc0/r_reg[rpnt][3]/CE (clocked by clk_nobuf). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#83 Warning
Large setup violation  
There is a large setup violation of -3.008 ns between eth0.e1/m100.u0/ethc0/rx_rmii0.rx0/gmiimode0.r_reg[dataout][16]/C (clocked by eth_rx_clk) and eth0.e1/m100.u0/ethc0/FSM_sequential_r_reg[edclrstate][2]/D (clocked by clk_nobuf). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#84 Warning
Large setup violation  
There is a large setup violation of -3.104 ns between eth0.e1/m100.u0/ethc0/rx_rmii0.rx0/gmiimode0.r_reg[lentype][0]_replica/C (clocked by eth_rx_clk) and eth0.e1/m100.u0/ethc0/r_reg[abufs][4]/D (clocked by clk_nobuf). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#85 Warning
Large setup violation  
There is a large setup violation of -3.124 ns between eth0.e1/m100.u0/ethc0/rx_rmii0.rx0/gmiimode0.r_reg[lentype][0]_replica/C (clocked by eth_rx_clk) and eth0.e1/m100.u0/ethc0/r_reg[abufs][3]/D (clocked by clk_nobuf). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#86 Warning
Large setup violation  
There is a large setup violation of -3.205 ns between eth0.e1/m100.u0/ethc0/rx_rmii0.rx0/gmiimode0.r_reg[dataout][23]/C (clocked by eth_rx_clk) and eth0.e1/m100.u0/ethc0/r_reg[ipcrc][4]/D (clocked by clk_nobuf). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#87 Warning
Large setup violation  
There is a large setup violation of -3.218 ns between eth0.e1/m100.u0/ethc0/rx_rmii0.rx0/gmiimode0.r_reg[lentype][0]_replica/C (clocked by eth_rx_clk) and eth0.e1/m100.u0/ethc0/r_reg[rxlength][2]/D (clocked by clk_nobuf). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#88 Warning
Large setup violation  
There is a large setup violation of -3.255 ns between eth0.e1/m100.u0/ethc0/rx_rmii0.rx0/gmiimode0.r_reg[lentype][0]_replica/C (clocked by eth_rx_clk) and eth0.e1/m100.u0/ethc0/r_reg[rxlength][8]/D (clocked by clk_nobuf). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#89 Warning
Large setup violation  
There is a large setup violation of -3.260 ns between eth0.e1/m100.u0/ethc0/rx_rmii0.rx0/gmiimode0.r_reg[lentype][0]_replica/C (clocked by eth_rx_clk) and eth0.e1/m100.u0/ethc0/r_reg[rxlength][0]/D (clocked by clk_nobuf). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#90 Warning
Large setup violation  
There is a large setup violation of -3.262 ns between eth0.e1/m100.u0/ethc0/rx_rmii0.rx0/gmiimode0.r_reg[lentype][0]_replica/C (clocked by eth_rx_clk) and eth0.e1/m100.u0/ethc0/r_reg[rxlength][3]/D (clocked by clk_nobuf). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#91 Warning
Large setup violation  
There is a large setup violation of -3.270 ns between eth0.e1/m100.u0/ethc0/rx_rmii0.rx0/gmiimode0.r_reg[lentype][0]_replica/C (clocked by eth_rx_clk) and eth0.e1/m100.u0/ethc0/r_reg[rxlength][4]/D (clocked by clk_nobuf). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#92 Warning
Large setup violation  
There is a large setup violation of -3.281 ns between eth0.e1/m100.u0/ethc0/rx_rmii0.rx0/gmiimode0.r_reg[dataout][23]/C (clocked by eth_rx_clk) and eth0.e1/m100.u0/ethc0/r_reg[ipcrc][6]/D (clocked by clk_nobuf). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#93 Warning
Large setup violation  
There is a large setup violation of -3.302 ns between eth0.e1/m100.u0/ethc0/rx_rmii0.rx0/gmiimode0.r_reg[lentype][0]_replica/C (clocked by eth_rx_clk) and eth0.e1/m100.u0/ethc0/r_reg[rxlength][1]/D (clocked by clk_nobuf). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#94 Warning
Large setup violation  
There is a large setup violation of -3.335 ns between eth0.e1/m100.u0/ethc0/rx_rmii0.rx0/gmiimode0.r_reg[lentype][0]_replica/C (clocked by eth_rx_clk) and eth0.e1/m100.u0/ethc0/r_reg[rxlength][7]/D (clocked by clk_nobuf). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#95 Warning
Large setup violation  
There is a large setup violation of -3.336 ns between eth0.e1/m100.u0/ethc0/rx_rmii0.rx0/gmiimode0.r_reg[lentype][0]_replica/C (clocked by eth_rx_clk) and eth0.e1/m100.u0/ethc0/r_reg[rxlength][10]/D (clocked by clk_nobuf). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#96 Warning
Large setup violation  
There is a large setup violation of -3.336 ns between eth0.e1/m100.u0/ethc0/rx_rmii0.rx0/gmiimode0.r_reg[lentype][0]_replica/C (clocked by eth_rx_clk) and eth0.e1/m100.u0/ethc0/r_reg[rxlength][6]/D (clocked by clk_nobuf). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#97 Warning
Large setup violation  
There is a large setup violation of -3.339 ns between eth0.e1/m100.u0/ethc0/rx_rmii0.rx0/gmiimode0.r_reg[lentype][0]_replica/C (clocked by eth_rx_clk) and eth0.e1/m100.u0/ethc0/r_reg[rxlength][9]/D (clocked by clk_nobuf). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#98 Warning
Large setup violation  
There is a large setup violation of -3.350 ns between eth0.e1/m100.u0/ethc0/rx_rmii0.rx0/gmiimode0.r_reg[lentype][0]_replica/C (clocked by eth_rx_clk) and eth0.e1/m100.u0/ethc0/r_reg[rxlength][5]/D (clocked by clk_nobuf). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#99 Warning
Large setup violation  
There is a large setup violation of -3.356 ns between eth0.e1/m100.u0/ethc0/rx_rmii0.rx0/gmiimode0.r_reg[dataout][23]/C (clocked by eth_rx_clk) and eth0.e1/m100.u0/ethc0/r_reg[ipcrc][5]/D (clocked by clk_nobuf). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#100 Warning
Large setup violation  
There is a large setup violation of -3.429 ns between eth0.e1/m100.u0/ethc0/rx_rmii0.rx0/gmiimode0.r_reg[dataout][23]/C (clocked by eth_rx_clk) and eth0.e1/m100.u0/edclramnft.r1/xc2v.x0/x0/a12.x[1].r0/DIADI[3] (clocked by clk_nobuf). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#101 Warning
Large setup violation  
There is a large setup violation of -3.609 ns between eth0.e1/m100.u0/ethc0/rx_rmii0.rx0/gmiimode0.r_reg[dataout][23]/C (clocked by eth_rx_clk) and eth0.e1/m100.u0/edclramnft.r1/xc2v.x0/x0/a12.x[2].r0/DIADI[0] (clocked by clk_nobuf). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#102 Warning
Large setup violation  
There is a large setup violation of -3.613 ns between eth0.e1/m100.u0/ethc0/rx_rmii0.rx0/gmiimode0.r_reg[dataout][23]/C (clocked by eth_rx_clk) and eth0.e1/m100.u0/edclramnft.r1/xc2v.x0/x0/a12.x[2].r0/DIADI[3] (clocked by clk_nobuf). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#103 Warning
Large setup violation  
There is a large setup violation of -3.677 ns between eth0.e1/m100.u0/ethc0/rx_rmii0.rx0/gmiimode0.r_reg[dataout][23]/C (clocked by eth_rx_clk) and eth0.e1/m100.u0/edclramnft.r1/xc2v.x0/x0/a12.x[2].r0/DIADI[2] (clocked by clk_nobuf). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#104 Warning
Large setup violation  
There is a large setup violation of -3.730 ns between eth0.e1/m100.u0/ethc0/rx_rmii0.rx0/gmiimode0.r_reg[dataout][23]/C (clocked by eth_rx_clk) and eth0.e1/m100.u0/ethc0/r_reg[ipcrc][7]/D (clocked by clk_nobuf). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#105 Warning
Large setup violation  
There is a large setup violation of -3.857 ns between eth0.e1/m100.u0/ethc0/rx_rmii0.rx0/gmiimode0.r_reg[dataout][23]/C (clocked by eth_rx_clk) and eth0.e1/m100.u0/edclramnft.r0/xc2v.x0/x0/a12.x[1].r0/DIADI[1] (clocked by clk_nobuf). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#106 Warning
Large setup violation  
There is a large setup violation of -3.969 ns between eth0.e1/m100.u0/ethc0/rx_rmii0.rx0/gmiimode0.r_reg[dataout][23]/C (clocked by eth_rx_clk) and eth0.e1/m100.u0/edclramnft.r0/xc2v.x0/x0/a12.x[3].r0/DIADI[2] (clocked by clk_nobuf). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#107 Warning
Large setup violation  
There is a large setup violation of -3.979 ns between eth0.e1/m100.u0/ethc0/rx_rmii0.rx0/gmiimode0.r_reg[dataout][23]/C (clocked by eth_rx_clk) and eth0.e1/m100.u0/edclramnft.r1/xc2v.x0/x0/a12.x[3].r0/DIADI[3] (clocked by clk_nobuf). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#108 Warning
Large setup violation  
There is a large setup violation of -3.983 ns between eth0.e1/m100.u0/ethc0/rx_rmii0.rx0/gmiimode0.r_reg[dataout][23]/C (clocked by eth_rx_clk) and eth0.e1/m100.u0/edclramnft.r1/xc2v.x0/x0/a12.x[3].r0/DIADI[1] (clocked by clk_nobuf). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#109 Warning
Large setup violation  
There is a large setup violation of -4.062 ns between eth0.e1/m100.u0/ethc0/rx_rmii0.rx0/gmiimode0.r_reg[dataout][23]/C (clocked by eth_rx_clk) and eth0.e1/m100.u0/edclramnft.r0/xc2v.x0/x0/a12.x[3].r0/DIADI[3] (clocked by clk_nobuf). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#110 Warning
Large setup violation  
There is a large setup violation of -4.064 ns between eth0.e1/m100.u0/ethc0/rx_rmii0.rx0/gmiimode0.r_reg[dataout][23]/C (clocked by eth_rx_clk) and eth0.e1/m100.u0/edclramnft.r0/xc2v.x0/x0/a12.x[1].r0/DIADI[2] (clocked by clk_nobuf). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#111 Warning
Large setup violation  
There is a large setup violation of -4.075 ns between eth0.e1/m100.u0/ethc0/rx_rmii0.rx0/gmiimode0.r_reg[dataout][23]/C (clocked by eth_rx_clk) and eth0.e1/m100.u0/edclramnft.r0/xc2v.x0/x0/a12.x[0].r0/DIADI[2] (clocked by clk_nobuf). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#112 Warning
Large setup violation  
There is a large setup violation of -4.078 ns between eth0.e1/m100.u0/ethc0/rx_rmii0.rx0/gmiimode0.r_reg[dataout][23]/C (clocked by eth_rx_clk) and eth0.e1/m100.u0/ethc0/r_reg[ipcrc][8]/D (clocked by clk_nobuf). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#113 Warning
Large setup violation  
There is a large setup violation of -4.093 ns between eth0.e1/m100.u0/ethc0/rx_rmii0.rx0/gmiimode0.r_reg[dataout][23]/C (clocked by eth_rx_clk) and eth0.e1/m100.u0/edclramnft.r0/xc2v.x0/x0/a12.x[0].r0/DIADI[0] (clocked by clk_nobuf). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#114 Warning
Large setup violation  
There is a large setup violation of -4.114 ns between eth0.e1/m100.u0/ethc0/rx_rmii0.rx0/gmiimode0.r_reg[dataout][23]/C (clocked by eth_rx_clk) and eth0.e1/m100.u0/edclramnft.r1/xc2v.x0/x0/a12.x[3].r0/DIADI[2] (clocked by clk_nobuf). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#115 Warning
Large setup violation  
There is a large setup violation of -4.136 ns between eth0.e1/m100.u0/ethc0/rx_rmii0.rx0/gmiimode0.r_reg[dataout][23]/C (clocked by eth_rx_clk) and eth0.e1/m100.u0/ethc0/r_reg[ipcrc][9]/D (clocked by clk_nobuf). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#116 Warning
Large setup violation  
There is a large setup violation of -4.164 ns between eth0.e1/m100.u0/ethc0/rx_rmii0.rx0/gmiimode0.r_reg[dataout][23]/C (clocked by eth_rx_clk) and eth0.e1/m100.u0/edclramnft.r0/xc2v.x0/x0/a12.x[1].r0/DIADI[0] (clocked by clk_nobuf). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#117 Warning
Large setup violation  
There is a large setup violation of -4.165 ns between eth0.e1/m100.u0/ethc0/rx_rmii0.rx0/gmiimode0.r_reg[dataout][23]/C (clocked by eth_rx_clk) and eth0.e1/m100.u0/ethc0/r_reg[ipcrc][10]/D (clocked by clk_nobuf). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#118 Warning
Large setup violation  
There is a large setup violation of -4.185 ns between eth0.e1/m100.u0/ethc0/rx_rmii0.rx0/gmiimode0.r_reg[dataout][23]/C (clocked by eth_rx_clk) and eth0.e1/m100.u0/edclramnft.r0/xc2v.x0/x0/a12.x[1].r0/DIADI[3] (clocked by clk_nobuf). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#119 Warning
Large setup violation  
There is a large setup violation of -4.192 ns between eth0.e1/m100.u0/ethc0/rx_rmii0.rx0/gmiimode0.r_reg[dataout][23]/C (clocked by eth_rx_clk) and eth0.e1/m100.u0/edclramnft.r0/xc2v.x0/x0/a12.x[2].r0/DIADI[0] (clocked by clk_nobuf). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#120 Warning
Large setup violation  
There is a large setup violation of -4.206 ns between eth0.e1/m100.u0/ethc0/rx_rmii0.rx0/gmiimode0.r_reg[dataout][23]/C (clocked by eth_rx_clk) and eth0.e1/m100.u0/edclramnft.r1/xc2v.x0/x0/a12.x[3].r0/DIADI[0] (clocked by clk_nobuf). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#121 Warning
Large setup violation  
There is a large setup violation of -4.214 ns between eth0.e1/m100.u0/ethc0/rx_rmii0.rx0/gmiimode0.r_reg[dataout][23]/C (clocked by eth_rx_clk) and eth0.e1/m100.u0/edclramnft.r0/xc2v.x0/x0/a12.x[0].r0/DIADI[3] (clocked by clk_nobuf). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#122 Warning
Large setup violation  
There is a large setup violation of -4.226 ns between eth0.e1/m100.u0/ethc0/rx_rmii0.rx0/gmiimode0.r_reg[dataout][23]/C (clocked by eth_rx_clk) and eth0.e1/m100.u0/edclramnft.r0/xc2v.x0/x0/a12.x[2].r0/DIADI[1] (clocked by clk_nobuf). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#123 Warning
Large setup violation  
There is a large setup violation of -4.230 ns between eth0.e1/m100.u0/ethc0/rx_rmii0.rx0/gmiimode0.r_reg[dataout][23]/C (clocked by eth_rx_clk) and eth0.e1/m100.u0/ethc0/r_reg[ipcrc][16]/D (clocked by clk_nobuf). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#124 Warning
Large setup violation  
There is a large setup violation of -4.251 ns between eth0.e1/m100.u0/ethc0/rx_rmii0.rx0/gmiimode0.r_reg[dataout][23]/C (clocked by eth_rx_clk) and eth0.e1/m100.u0/ethc0/r_reg[ipcrc][11]/D (clocked by clk_nobuf). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#125 Warning
Large setup violation  
There is a large setup violation of -4.278 ns between eth0.e1/m100.u0/ethc0/rx_rmii0.rx0/gmiimode0.r_reg[dataout][23]/C (clocked by eth_rx_clk) and eth0.e1/m100.u0/edclramnft.r0/xc2v.x0/x0/a12.x[2].r0/DIADI[3] (clocked by clk_nobuf). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#126 Warning
Large setup violation  
There is a large setup violation of -4.286 ns between eth0.e1/m100.u0/ethc0/rx_rmii0.rx0/gmiimode0.r_reg[dataout][23]/C (clocked by eth_rx_clk) and eth0.e1/m100.u0/edclramnft.r0/xc2v.x0/x0/a12.x[2].r0/DIADI[2] (clocked by clk_nobuf). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#127 Warning
Large setup violation  
There is a large setup violation of -4.291 ns between eth0.e1/m100.u0/ethc0/rx_rmii0.rx0/gmiimode0.r_reg[dataout][23]/C (clocked by eth_rx_clk) and eth0.e1/m100.u0/ethc0/r_reg[ipcrc][13]/D (clocked by clk_nobuf). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#128 Warning
Large setup violation  
There is a large setup violation of -4.296 ns between eth0.e1/m100.u0/ethc0/rx_rmii0.rx0/gmiimode0.r_reg[dataout][23]/C (clocked by eth_rx_clk) and eth0.e1/m100.u0/ethc0/r_reg[ipcrc][12]/D (clocked by clk_nobuf). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#129 Warning
Large setup violation  
There is a large setup violation of -4.334 ns between eth0.e1/m100.u0/ethc0/rx_rmii0.rx0/gmiimode0.r_reg[dataout][23]/C (clocked by eth_rx_clk) and eth0.e1/m100.u0/edclramnft.r0/xc2v.x0/x0/a12.x[3].r0/DIADI[1] (clocked by clk_nobuf). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#130 Warning
Large setup violation  
There is a large setup violation of -4.360 ns between eth0.e1/m100.u0/ethc0/rx_rmii0.rx0/gmiimode0.r_reg[dataout][23]/C (clocked by eth_rx_clk) and eth0.e1/m100.u0/edclramnft.r0/xc2v.x0/x0/a12.x[3].r0/DIADI[0] (clocked by clk_nobuf). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#131 Warning
Large setup violation  
There is a large setup violation of -4.386 ns between eth0.e1/m100.u0/ethc0/rx_rmii0.rx0/gmiimode0.r_reg[dataout][23]/C (clocked by eth_rx_clk) and eth0.e1/m100.u0/ethc0/r_reg[ipcrc][17]/D (clocked by clk_nobuf). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#132 Warning
Large setup violation  
There is a large setup violation of -4.469 ns between eth0.e1/m100.u0/ethc0/rx_rmii0.rx0/gmiimode0.r_reg[dataout][23]/C (clocked by eth_rx_clk) and eth0.e1/m100.u0/ethc0/r_reg[ipcrc][14]/D (clocked by clk_nobuf). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#133 Warning
Large setup violation  
There is a large setup violation of -4.474 ns between eth0.e1/m100.u0/ethc0/rx_rmii0.rx0/gmiimode0.r_reg[dataout][23]/C (clocked by eth_rx_clk) and eth0.e1/m100.u0/ethc0/r_reg[ipcrc][15]/D (clocked by clk_nobuf). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#134 Warning
Large setup violation  
There is a large setup violation of -4.583 ns between eth0.e1/m100.u0/ethc0/rx_rmii0.rx0/gmiimode0.r_reg[dataout][23]/C (clocked by eth_rx_clk) and eth0.e1/m100.u0/edclramnft.r1/xc2v.x0/x0/a12.x[2].r0/DIADI[1] (clocked by clk_nobuf). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#135 Warning
Large setup violation  
There is a large setup violation of -4.661 ns between eth0.e1/m100.u0/ethc0/rx_rmii0.rx0/gmiimode0.r_reg[dataout][23]/C (clocked by eth_rx_clk) and eth0.e1/m100.u0/edclramnft.r0/xc2v.x0/x0/a12.x[0].r0/DIADI[1] (clocked by clk_nobuf). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-18#1 Warning
Missing input or output delay  
An input delay is missing on eth_col relative to clock(s) eth_tx_clk
Related violations: <none>

TIMING-18#2 Warning
Missing input or output delay  
An input delay is missing on eth_crs relative to clock(s) eth_tx_clk
Related violations: <none>

TIMING-18#3 Warning
Missing input or output delay  
An input delay is missing on eth_rx_dv relative to clock(s) eth_rx_clk
Related violations: <none>

TIMING-18#4 Warning
Missing input or output delay  
An input delay is missing on eth_rxd[0] relative to clock(s) eth_rx_clk
Related violations: <none>

TIMING-18#5 Warning
Missing input or output delay  
An input delay is missing on eth_rxd[1] relative to clock(s) eth_rx_clk
Related violations: <none>

TIMING-18#6 Warning
Missing input or output delay  
An input delay is missing on eth_rxd[2] relative to clock(s) eth_rx_clk
Related violations: <none>

TIMING-18#7 Warning
Missing input or output delay  
An input delay is missing on eth_rxd[3] relative to clock(s) eth_rx_clk
Related violations: <none>

TIMING-18#8 Warning
Missing input or output delay  
An input delay is missing on eth_rxerr relative to clock(s) eth_rx_clk
Related violations: <none>

TIMING-18#9 Warning
Missing input or output delay  
An output delay is missing on eth_tx_en relative to clock(s) eth_tx_clk
Related violations: <none>

TIMING-18#10 Warning
Missing input or output delay  
An output delay is missing on eth_txd[0] relative to clock(s) eth_tx_clk
Related violations: <none>

TIMING-18#11 Warning
Missing input or output delay  
An output delay is missing on eth_txd[1] relative to clock(s) eth_tx_clk
Related violations: <none>

TIMING-18#12 Warning
Missing input or output delay  
An output delay is missing on eth_txd[2] relative to clock(s) eth_tx_clk
Related violations: <none>

TIMING-18#13 Warning
Missing input or output delay  
An output delay is missing on eth_txd[3] relative to clock(s) eth_tx_clk
Related violations: <none>


