library ieee;
use ieee.std_logic_1164.all;

entity BANK_REGIS is
generic (p_SIZE : integer :=  --);
  port(
  --
  );
end BANK_REGIS;

architecture arch1 of BANK_REGIS is
begin
  process (--)
    begin
	   --
  end process;
end arch1;