<!DOCTYPE html>
<html lang="en">
<head>
<meta http-equiv="X-UA-Compatible" content="IE=Edge" />
<meta charset="utf-8" />
</head>

<body style="margin: 0;">

<div id="p1710" style="overflow: hidden; position: relative; background-color: white; width: 935px; height: 1210px;">

<!-- Begin shared CSS values -->
<style class="shared-css" type="text/css" >
.t {
	transform-origin: bottom left;
	z-index: 2;
	position: absolute;
	white-space: pre;
	overflow: visible;
	line-height: 1.5;
}
.text-container {
	white-space: pre;
}
@supports (-webkit-touch-callout: none) {
	.text-container {
		white-space: normal;
	}
}
</style>
<!-- End shared CSS values -->


<!-- Begin inline CSS -->
<style type="text/css" >

#t1_1710{left:96px;bottom:48px;letter-spacing:-0.11px;word-spacing:0.01px;}
#t2_1710{left:811px;bottom:48px;letter-spacing:-0.15px;}
#t3_1710{left:96px;bottom:1116px;letter-spacing:-0.17px;word-spacing:2.66px;}
#t4_1710{left:684px;bottom:1116px;letter-spacing:-0.17px;word-spacing:0.06px;}
#t5_1710{left:96px;bottom:989px;letter-spacing:0.45px;word-spacing:0.03px;}
#t6_1710{left:96px;bottom:968px;letter-spacing:0.53px;}
#t7_1710{left:96px;bottom:947px;letter-spacing:0.12px;word-spacing:-0.46px;}
#t8_1710{left:96px;bottom:925px;letter-spacing:0.28px;}
#t9_1710{left:96px;bottom:904px;letter-spacing:0.1px;word-spacing:-0.42px;}
#ta_1710{left:96px;bottom:665px;letter-spacing:0.09px;word-spacing:-0.41px;}
#tb_1710{left:96px;bottom:630px;letter-spacing:0.08px;word-spacing:-0.7px;}
#tc_1710{left:96px;bottom:609px;letter-spacing:0.12px;word-spacing:-0.45px;}
#td_1710{left:96px;bottom:574px;letter-spacing:0.11px;word-spacing:-0.8px;}
#te_1710{left:96px;bottom:552px;letter-spacing:0.14px;}
#tf_1710{left:96px;bottom:517px;letter-spacing:0.47px;word-spacing:-0.14px;}
#tg_1710{left:96px;bottom:496px;letter-spacing:0.1px;word-spacing:-0.41px;}
#th_1710{left:96px;bottom:461px;letter-spacing:0.12px;word-spacing:-0.43px;}
#ti_1710{left:96px;bottom:439px;letter-spacing:0.13px;word-spacing:0.01px;}
#tj_1710{left:96px;bottom:418px;letter-spacing:0.13px;word-spacing:-0.45px;}
#tk_1710{left:96px;bottom:383px;letter-spacing:0.14px;word-spacing:-0.46px;}
#tl_1710{left:96px;bottom:273px;letter-spacing:0.17px;}
#tm_1710{left:124px;bottom:255px;letter-spacing:0.14px;}
#tn_1710{left:215px;bottom:255px;letter-spacing:0.12px;}
#to_1710{left:252px;bottom:255px;letter-spacing:0.17px;}
#tp_1710{left:124px;bottom:237px;letter-spacing:0.16px;}
#tq_1710{left:124px;bottom:200px;letter-spacing:0.15px;word-spacing:-0.09px;}
#tr_1710{left:151px;bottom:182px;letter-spacing:0.16px;}
#ts_1710{left:124px;bottom:145px;letter-spacing:0.15px;}
#tt_1710{left:270px;bottom:145px;letter-spacing:0.16px;}
#tu_1710{left:151px;bottom:127px;letter-spacing:0.16px;}
#tv_1710{left:96px;bottom:1022px;letter-spacing:0.06px;}
#tw_1710{left:649px;bottom:1022px;letter-spacing:0.15px;word-spacing:0.07px;}
#tx_1710{left:118px;bottom:874px;letter-spacing:0.11px;}
#ty_1710{left:112px;bottom:855px;letter-spacing:0.11px;}
#tz_1710{left:180px;bottom:874px;letter-spacing:0.12px;}
#t10_1710{left:180px;bottom:855px;letter-spacing:0.13px;}
#t11_1710{left:243px;bottom:855px;letter-spacing:0.18px;}
#t12_1710{left:575px;bottom:855px;letter-spacing:0.14px;}
#t13_1710{left:121px;bottom:831px;letter-spacing:0.14px;}
#t14_1710{left:201px;bottom:831px;}
#t15_1710{left:243px;bottom:831px;letter-spacing:0.01px;}
#t16_1710{left:392px;bottom:831px;letter-spacing:0.12px;word-spacing:0.07px;}
#t17_1710{left:121px;bottom:806px;letter-spacing:0.14px;}
#t18_1710{left:201px;bottom:806px;}
#t19_1710{left:242px;bottom:806px;letter-spacing:0.18px;}
#t1a_1710{left:392px;bottom:806px;letter-spacing:0.12px;word-spacing:-0.03px;}
#t1b_1710{left:121px;bottom:782px;letter-spacing:0.14px;}
#t1c_1710{left:201px;bottom:782px;}
#t1d_1710{left:243px;bottom:782px;letter-spacing:0.03px;}
#t1e_1710{left:392px;bottom:782px;letter-spacing:0.11px;word-spacing:0.02px;}
#t1f_1710{left:121px;bottom:758px;letter-spacing:0.17px;}
#t1g_1710{left:201px;bottom:758px;}
#t1h_1710{left:243px;bottom:758px;letter-spacing:0.04px;}
#t1i_1710{left:392px;bottom:758px;letter-spacing:0.11px;}
#t1j_1710{left:121px;bottom:733px;letter-spacing:0.17px;}
#t1k_1710{left:201px;bottom:733px;}
#t1l_1710{left:243px;bottom:733px;}
#t1m_1710{left:392px;bottom:733px;letter-spacing:0.13px;}
#t1n_1710{left:466px;bottom:733px;letter-spacing:0.15px;}
#t1o_1710{left:120px;bottom:709px;letter-spacing:0.17px;}
#t1p_1710{left:201px;bottom:709px;}
#t1q_1710{left:242px;bottom:709px;letter-spacing:0.17px;}
#t1r_1710{left:392px;bottom:709px;letter-spacing:0.13px;}
#t1s_1710{left:99px;bottom:345px;letter-spacing:0.16px;}
#t1t_1710{left:336px;bottom:345px;letter-spacing:0.18px;}
#t1u_1710{left:446px;bottom:345px;letter-spacing:0.14px;}
#t1v_1710{left:105px;bottom:318px;letter-spacing:0.04px;}
#t1w_1710{left:342px;bottom:318px;letter-spacing:0.14px;}
#t1x_1710{left:452px;bottom:318px;letter-spacing:0.1px;}
#t1y_1710{left:396px;bottom:12px;letter-spacing:0.16px;}

.s1_1710{font-size:17px;font-family:Arial-BoldItalic_623;color:#000;}
.s2_1710{font-size:18px;font-family:TimesNewRoman_61y;color:#000;}
.s3_1710{font-size:18px;font-family:Arial-Bold_61q;color:#000;}
.s4_1710{font-size:15px;font-family:'Courier New', Courier, monospa;color:#000;}
.s5_1710{font-size:15px;font-family:'Courier New', Courier, monos_1;color:#000;}
.s6_1710{font-size:24px;font-family:Arial-Bold_61q;color:#000;}
.s7_1710{font-size:15px;font-family:Arial-Bold_61q;color:#000;}
.s8_1710{font-size:15px;font-family:Arial_61s;color:#000;}
.s9_1710{font-size:18px;font-family:Arial_62w;color:#00AB00;}
</style>
<!-- End inline CSS -->

<!-- Begin embedded font definitions -->
<style id="fonts1710" type="text/css" >

@font-face {
	font-family: Arial-BoldItalic_623;
	src: url("fonts/Arial-BoldItalic_623.woff") format("woff");
}

@font-face {
	font-family: Arial-Bold_61q;
	src: url("fonts/Arial-Bold_61q.woff") format("woff");
}

@font-face {
	font-family: Arial_61s;
	src: url("fonts/Arial_61s.woff") format("woff");
}

@font-face {
	font-family: Arial_62w;
	src: url("fonts/Arial_62w.woff") format("woff");
}

@font-face {
	font-family: TimesNewRoman_61y;
	src: url("fonts/TimesNewRoman_61y.woff") format("woff");
}

</style>
<!-- End embedded font definitions -->

<!-- Begin page background -->
<div id="pg1710Overlay" style="width:100%; height:100%; position:absolute; z-index:1; background-color:rgba(0,0,0,0); -webkit-user-select: none;"></div>
<div id="pg1710" style="-webkit-user-select: none;"><object width="935" height="1210" data="1710/1710.svg" type="image/svg+xml" id="pdf1710" style="width:935px; height:1210px; -moz-transform:scale(1); z-index: 0;"></object></div>
<!-- End page background -->


<!-- Begin text definitions (Positioned/styled in CSS) -->
<div class="text-container"><span id="t1_1710" class="t s1_1710">System Instruction Reference </span><span id="t2_1710" class="t s1_1710">443 </span>
<span id="t3_1710" class="t s1_1710">24594—Rev. 3.35—June 2023 </span><span id="t4_1710" class="t s1_1710">AMD64 Technology </span>
<span id="t5_1710" class="t s2_1710">Writes a new RMP entry. The system physical address of a page whose RMP entry is modified is </span>
<span id="t6_1710" class="t s2_1710">specified in the RAX register. The RCX register provides the effective address of a 16-byte data </span>
<span id="t7_1710" class="t s2_1710">structure which contains the new RMP state. The DS segment is the default segment used to create the </span>
<span id="t8_1710" class="t s2_1710">linear address, but may be overridden by a segment prefix. The layout of the data structure with the </span>
<span id="t9_1710" class="t s2_1710">new RMP state is as follows: </span>
<span id="ta_1710" class="t s2_1710">The RMPUPDATE instruction checks that new RMP state is legal before it updates the RMP table. </span>
<span id="tb_1710" class="t s2_1710">Upon completion, a return code is stored in EAX. rFLAGS bits OF, ZF, AF, PF and SF are set based on </span>
<span id="tc_1710" class="t s2_1710">this return code. </span>
<span id="td_1710" class="t s2_1710">The RMPUPDATE instruction invalidates all TLB entries in the system that translate to the page being </span>
<span id="te_1710" class="t s2_1710">modified. </span>
<span id="tf_1710" class="t s2_1710">This instruction is intended for hypervisor use. Attempted execution at an ASID other than 0 will </span>
<span id="tg_1710" class="t s2_1710">result in a FAIL_PERMISSION return code. </span>
<span id="th_1710" class="t s2_1710">This is a privileged instruction. Attempted execution at a privilege level other than CPL0 will result in </span>
<span id="ti_1710" class="t s2_1710">a #GP(0) exception. In addition, this instruction is only valid in 64-bit mode with SNP enabled; in all </span>
<span id="tj_1710" class="t s2_1710">other modes a #UD exception will be generated. </span>
<span id="tk_1710" class="t s2_1710">Support for this instruction is indicated by the feature flag CPUID Fn8000_001F_EAX[SNP]=1. </span>
<span id="tl_1710" class="t s3_1710">Action </span>
<span id="tm_1710" class="t s4_1710">SYSTEM_PA </span><span id="tn_1710" class="t s5_1710">RAX </span><span id="to_1710" class="t s4_1710">~xFFF </span>
<span id="tp_1710" class="t s4_1710">NEW_RMP_PTR=RCX </span>
<span id="tq_1710" class="t s4_1710">IF BIT_MODEInstructiononlyvalidin bitmode </span>
<span id="tr_1710" class="t s4_1710">EXCEPTION[UD] </span>
<span id="ts_1710" class="t s4_1710">IFSYSCFGSNP_EN </span><span id="tt_1710" class="t s4_1710">InstructiononlyvalidwhenSNPenabled </span>
<span id="tu_1710" class="t s4_1710">EXCEPTION[UD] </span>
<span id="tv_1710" class="t s6_1710">RMPUPDATE </span><span id="tw_1710" class="t s6_1710">Write RMP Entry </span>
<span id="tx_1710" class="t s7_1710">Byte </span>
<span id="ty_1710" class="t s7_1710">Offset </span>
<span id="tz_1710" class="t s7_1710">Length </span>
<span id="t10_1710" class="t s7_1710">(bytes) </span><span id="t11_1710" class="t s7_1710">Name </span><span id="t12_1710" class="t s7_1710">Description </span>
<span id="t13_1710" class="t s8_1710">00h </span><span id="t14_1710" class="t s8_1710">8 </span><span id="t15_1710" class="t s8_1710">GUEST_PA </span><span id="t16_1710" class="t s8_1710">Guest physical address </span>
<span id="t17_1710" class="t s8_1710">08h </span><span id="t18_1710" class="t s8_1710">1 </span><span id="t19_1710" class="t s8_1710">ASSIGNED </span><span id="t1a_1710" class="t s8_1710">Assigned flag (bit 0) </span>
<span id="t1b_1710" class="t s8_1710">09h </span><span id="t1c_1710" class="t s8_1710">1 </span><span id="t1d_1710" class="t s8_1710">PAGE_SIZE </span><span id="t1e_1710" class="t s8_1710">Page size (0 = 4KB, 1 = 2MB) (bit 0) </span>
<span id="t1f_1710" class="t s8_1710">0Ah </span><span id="t1g_1710" class="t s8_1710">1 </span><span id="t1h_1710" class="t s8_1710">IMMUTABLE </span><span id="t1i_1710" class="t s8_1710">Immutable flag (bit 0) </span>
<span id="t1j_1710" class="t s8_1710">0Bh </span><span id="t1k_1710" class="t s8_1710">1 </span><span id="t1l_1710" class="t s8_1710">- </span><span id="t1m_1710" class="t s8_1710">Reserved </span><span id="t1n_1710" class="t s8_1710">(SBZ) </span>
<span id="t1o_1710" class="t s8_1710">0Ch </span><span id="t1p_1710" class="t s8_1710">4 </span><span id="t1q_1710" class="t s8_1710">ASID </span><span id="t1r_1710" class="t s8_1710">ASID of intended page owner </span>
<span id="t1s_1710" class="t s7_1710">Mnemonic </span><span id="t1t_1710" class="t s7_1710">Opcode </span><span id="t1u_1710" class="t s7_1710">Description </span>
<span id="t1v_1710" class="t s8_1710">RMPUPDATE </span><span id="t1w_1710" class="t s8_1710">F2 0F 01 FE </span><span id="t1x_1710" class="t s8_1710">Writes a new RMP entry </span>
<span id="t1y_1710" class="t s9_1710">[AMD Public Use] </span></div>
<!-- End text definitions -->


</div>
</body>
</html>
