-1801
-AR
-Bool
-Capacitance
-DMAttributes
-DMSystem
-DoubleHeightIncornerProtrusion
-ECO
-H
-Ipeak_Td_method
-LEQCheck
-MaxDensity
-Merged
-NF
-NNF
-P
-PF
-PGConnectType
-PGNets
-PGPinLayers
-PGpinLayers
-PINMAP
-PPF
-R
-SEcompatible
-SEvianames
-SIAware
-StarN
-Stretches
-T
-V
-W
-WelseN
-WexprN
-WsubN
-XL
-XXX
-abort_on_error
-abort_on_extraction_errors
-abort_on_layout_error
-abort_on_missing_rulecheck
-abs_tol_val
-abs_tol_val_optimistic
-abs_tol_val_pessimistic
-absolute_cap_tolerance
-absolute_compare
-absolute_tolerance
-absolute_tran_tolerance
-abstract
-abstract_blockage_cut_around_pin
-abstracted_model
-abutRow
-abut_only
-abutment
-abutmentFile
-abutted
-abuttedEdgeAsNonRowArea
-abuttedToBoundaryOnly
-abutted_master_clone_channel_access_only
-accessStyle
-accumulate_overlapping_ddv_pwl_waveforms
-accumulated
-accumulated_small_attacker_factor
-accumulated_small_attacker_mode
-accumulated_small_attacker_threshold
-accuracy
-accuracy_effort
-accuracy_level
-acknowledgeTreeCell
-acknowledgeTreeHierInstance
-acknowledge_receiver
-aclimit
-acquireLicense
-active
-activeObj
-activeSpacing
-active_arcs
-active_hold
-active_objects
-active_rc_corners
-active_setup
-activity
-activity_pattern
-activity_refresh_args
-add
-addAntennaCell
-addBlockBox
-addBoundaryBlockage
-addBoundaryEOLBlockage
-addCornerBlockage
-addFixAttr
-addHalfWireExtensionOnPin
-addHalo
-addHierPortForTieOff
-addInst
-addLoad
-addPhysicalCell
-addPinForPGLayersInDistance
-addPinForPGWireLayersInDistance
-addPortAsNeeded
-addScanPortPrefix
-addTiming
-add_blockage
-add_delay
-add_explicit_vias
-add_fillers_with_drc
-add_ignore_pins
-add_markers
-add_members
-add_obs_layers
-add_ons
-add_pin_to_pin_via
-add_ploc_cells
-add_port_labels
-add_side_load_measurement
-add_simulation
-add_sinks
-add_via
-add_vias
-add_voltage_for_missing_sensitization
-additional
-additional_individual_violation_report
-additional_slack_past_wns
-addtiming
-adjacentFiller1
-adjustPack
-adjustToSite
-adjust_grid_for_aspect_ratio
-adjust_input_activity_in_iterations
-adjust_macro_activity_in_iterations
-adjust_setuphold_for_zero_hold_slack
-adjust_sink_grid_for_aspect_ratio
-adjust_size
-adjustment_table
-advance_node_rule_support
-advanced_node_pin_cap_settings
-advanced_node_rule_support
-advanced_pincap_mode
-after
-aioRowCluster
-align
-alignDistance
-alignFeedThruPins
-alignFeedThruPinsOptWithMasterClone
-align_edge
-align_merged_stack_via_metals
-align_track
-alignment
-all
-allAIORowCluster
-allBlackBox
-allBlackBoxes
-allBlock
-allBlocks
-allBumps
-allCommitPtn
-allDefClock
-allHardMacros
-allIOPad
-allIlmHinsts
-allInstInPD
-allLayers
-allLowercase
-allMacro
-allMacros
-allMetalCut
-allNets
-allPGPinPort
-allPartition
-allPtnBlks
-allTimingBlocks
-allWarning
-all_active_sinks
-all_area
-all_auto_generated_via
-all_blocks
-all_lib
-all_lib_cell
-all_macros
-all_registers
-all_rule
-all_user
-all_via
-all_violators
-allowAnalysisOnly
-allowBitConnection
-allowIlmEco
-allowJogging
-allowLayerChange
-allowNestedDefaultDomain
-allowNonNdrNetPinsOnNdrTracks
-allowOutsideBoundary
-allowPartialStripeRowOverlap
-allowPolygon
-allowPowerDomainMinGapZero
-allowResizing
-allowSkewing
-allowSwapping
-allowTechUpdate
-allowWrongWayRoute
-allow_45_degree
-allow_illegal_macro
-allow_jog
-allow_layer_change
-allow_model_with_io
-allow_nonpreferred_dir
-allow_outside_of_die
-allow_overlap_control
-allow_paths
-allow_port_mismatch
-allow_powerdomain_in_flexmodel
-allow_sequential
-allow_shift_distance
-allow_snapping_override_custom_spacing
-allow_to_load_binary_timing_file
-allow_unconnected_in_abutted_edge
-allow_via_expansion
-allow_weak_connect
-allow_wire_shape_change
-allowed
-alongRoute
-alongRouteBuffering
-alpha_parameters
-alternate
-analysis
-analysisType
-analysis_summary_csv_extended_file
-analysis_summary_csv_file
-analysis_summary_file
-analysis_type
-analysis_view
-analyzeNoiseThreshold
-anchor_file
-and_area_size
-annotation_detail_report
-antenna_connectivity
-antenna_diffusion_geom
-antenna_gate_geom
-aoBufferType
-aobBiasConn
-aocv
-append
-appendToFile
-append_log
-append_to_vsrc_file
-apply
-applyMaskShift
-ar
-arc
-area
-areaIo
-area_blockage
-area_only
-area_restricted
-area_weight
-areas
-arg
-arg1
-args
-around
-array
-arrival_points
-arrow
-arrow_increment
-ascend
-ascii_power_file
-aspectRatio
-aspectRatioRange
-assertion_type
-assertions
-assign
-assignBump
-assign_multi_pattern_color
-assigned
-assigns
-assumeMetFill
-assume_foreigns
-assume_foreigns_mode
-async
-asyncChecks
-async_pins
-asynchronous
-at
-attachInstanceName
-attachNetName
-attachNetProp
-attachPropName
-attachTech
-attach_instance_name
-attach_net_name
-attach_net_prop
-attacker
-attacker_alignment
-attractor
-attractor_pin
-attribute
-attributes
-auto
-autoBusGroup
-autoHalo
-autoHaloBasedOnPitch
-autoPageFaultMonitor
-autoPlaceBlockage
-autoRemaster
-autoSelectNetsByCongestion
-autoSelectNetsBySlack
-autoSyncMasterClone
-autoTie
-auto_color
-auto_distribute_bus
-auto_fetch
-auto_ir_fix
-auto_ir_fix_effort
-auto_load_fills
-auto_merge_base_class
-auto_pair_file
-auto_pairing
-auto_pairing_file
-auto_repeat
-auto_scale_adjacent_via_layer
-auto_scale_adjacent_via_layers
-auto_sinks
-auto_split_bus
-auto_twf_delay_annotation
-auto_voltage_source_creation
-autogen
-averageWindow
-average_current
-average_rise_fall_cap
-avgRecovery
-avg_em_analysis
-avoidAbutment
-avoidObstacles
-avoidOverCoreRowLayer
-avoidTwoSitesCellAbut
-avoid_abut_macro_edge_with_pins
-avoid_abutment_patterns
-avoid_detour
-avoid_floorplan_change
-avoid_short
-avoid_vertical_well_abutment
-b
-backBump
-backSide
-backToBackChain
-backout
-backside
-backsideBottomRoutingLayer
-backsideTopRoutingLayer
-balance
-balance_skew_groups
-baseName
-base_cells
-base_delay
-base_file
-base_pin
-base_version
-basedOnMasterOnly
-batch
-batchMode
-bbox
-bbox2bbox
-bbox2hinst
-bbox2instgrp
-bbox2macro
-bbox2port
-bbox2stdcell
-bbox_cells
-bbox_overlap
-bbox_pins
-before
-before_points
-beginExt
-beginOffset
-begin_end_pair
-below
-beol
-beta_parameters
-between_bumps
-between_selected_wires
-bg
-bias_voltage
-bidi_input
-bidi_output
-bidir_port
-bin_size
-binary_db_name
-bind
-bindLib
-bindkeyFile
-bit
-black_box_cell_file
-black_box_density
-black_box_duty
-blackbox
-block
-blockCell
-blockData
-blockDir
-blockNetWeight
-blockPin
-blockPinConnectRingPinCorners
-blockPinLayerRange
-blockPinRouteWithPinWidth
-blockPinTarget
-blockPinWidthRange
-blockSides
-block_boundary_macro_distance
-block_boundary_only
-block_gds
-block_independent_peakpower
-block_lef
-block_master_clone
-block_pin_layer_bottom
-block_pin_layer_top
-block_pin_minimum_size
-block_pin_name_includes
-block_powerup_rail
-block_ring_bottom_layer_limit
-block_ring_top_layer_limit
-block_rings
-blockageFile
-blockage_detailed_layers
-blockdir
-blockedEdgesFile
-blocks
-boolean_a
-boolean_b
-borderSpacing
-both_violation
-bottleneckInstanceNumber
-bottom
-bottomEdge
-bottomGap
-bottomLayer
-bottomNumSwitch
-bottomOffset
-bottomOrientation
-bottomPattern
-bottomRoutingLayer
-bottomSide
-bottom_edge_endcap
-bottom_enclosure
-bottom_layer
-bottom_layer_masks
-bottom_offset
-bottom_polygon
-bottom_preferred_layer
-bottom_preferred_routing_layer
-bottom_preferred_shielding_layer
-bottom_rects
-bottom_tap_cell
-bottom_termination_cell
-boundaryConditionTemplatePath
-boundary_condition_file
-boundary_gate_leakage_file
-boundary_gate_leakage_report
-boundary_layers
-boundary_leakage_cell_property_file
-boundary_leakage_edge_annotation_file
-boundary_leakage_multi_pgpin_support
-boundary_leakage_pessimism_removal
-boundary_leakage_pxe_support
-boundary_tap
-boundary_tap_swap_flow
-box
-boxList
-boxes_file
-branch
-break_at
-break_at_conflict
-break_core_ring_io_list
-bringBackRow
-browser
-bsub
-bufCell
-bufInst
-bufOrient
-buf_only
-buffer
-bufferCellList
-bufferCellNameBottom
-bufferCellNameHorizontal
-bufferCellNameLeft
-bufferCellNameRight
-bufferCellNameTop
-bufferCellNameVertical
-bufferCellSideList
-bufferDelay
-bufferDelayAdjustment
-bufferDelayLibCell
-bufferDelaySelectionEffort
-bufferSwitchSameDirection
-buffer_tie_assigns
-buffering
-buffers
-bulk_ground_pins
-bulk_power_pins
-bump
-bumpAsPin
-bumpCell
-bumpMasterName
-bumpMaxPitch
-bumpName
-bumpPitch
-bumpToEdgePitch
-bumpToPinOverlap
-bumpToPinPitch
-bumpType
-bump_cell
-bump_cell_from_bump_file
-bump_cells
-bump_connect_target
-bump_name
-bump_name_from_bump_file
-bump_pin
-bump_pin_layer_bottom
-bump_pin_layer_top
-bump_use_oct_shape
-bumps
-bumpsOnly
-bumpy_waveform
-bus
-busFromBit
-busGroupWidth
-busSinkGroups
-bus_honor_start_params
-bus_honor_width_setting
-bus_total_width_horizontal
-bus_total_width_vertical
-busbit_delimiter
-byBumpName
-byBumpSite
-byLib
-byOrder
-byTNS
-byWNS
-by_layer
-cUnit
-calculate_metal_layer_density
-candidate_file
-cap
-capFilterMode
-cap_table
-cap_unit
-capacity
-capture
-capture_latency
-cascade
-caseAnalysis
-case_insensitive_mapping
-categories
-category
-ccd
-ccp_setup_file
-ccw
-cdl_map_file
-cds_lib_file
-cell
-cellEM
-cellEnablePin
-cellInstanceColor
-cellInterval
-cellLimit
-cellList
-cellMapFile
-cellMasterColor
-cellName
-cellNameUserPrefix
-cellNameUserSuffix
-cellOnly
-cellPin
-cellRow
-cellUtil
-cell_accura_data_file
-cell_bind
-cell_check
-cell_decap_file
-cell_delay
-cell_delays_only
-cell_ignore_file
-cell_library
-cell_list_file
-cell_list_map_file
-cell_name
-cell_obs
-cell_orientation
-cell_per_distributed_host
-cell_pin
-cell_pinnet_map_file
-cell_ploc_details
-cell_prefix
-cell_symmetry
-cell_thermal_resistance_file
-cell_type
-cell_view
-celldtmf_chip
-cells
-cellsForExtraSites
-celltiming
-celltype
-cellview
-center
-centerLine
-centerTapPins
-center_line
-cerebrus_license_only
-chain
-chainByInstances
-chainByRow
-chainDirectionX
-chainDirectionY
-chainStyle
-chainXbeforeY
-chainYbeforeX
-changeToNotProtect
-changeToProtect
-change_modules
-change_order_at_turn
-channel
-channelUtil
-channel_offset
-check
-checkAlignment
-checkAll
-checkAllNetsForDomainCrossing
-checkCellPrefix
-checkCloneAlignment
-checkDrvFromHoldViews
-checkFloating
-checkFloatingInput
-checkFloatingOutput
-checkIlm
-checkLegality
-checkLoop
-checkOnly
-checkOri
-checkOverlap
-checkPgScope
-checkPlace
-checkPower
-checkRowCoverage
-checkSite
-checkType
-checkTypes
-checkWirePinOverlap
-check_MemCpu
-check_arcs_only
-check_bg_run
-check_bump_access_directions
-check_channel
-check_clocks
-check_compatibility
-check_cts_config
-check_current_balanced_power_grid_em
-check_design_boundary
-check_drc
-check_global_derating
-check_illegal_trim_shapes
-check_locally
-check_m2_only
-check_m2_to_m1_only
-check_map_file
-check_ndr_spacing
-check_only
-check_parameters
-check_prerequisites
-check_psdl_only
-check_reverse
-check_routing_halo
-check_routing_halo_corner
-check_same_via_cell
-check_short_only
-check_signal_drc
-check_thermal_aware_em
-check_trim_length
-check_type
-check_uncolored
-check_vsrc_placement_on_switched_net
-checked
-checkerBoard
-checkerboard
-checking_box
-checkout
-checkpoint
-children
-chip
-chipName
-chip_name
-circle_NDR_vias_only
-circle_offset
-circuit_include_file
-ckSpec
-clamp_lowest_layer_taps
-clamp_pin_short_file
-class
-class_bump
-cleanFEData
-clear
-clearAll
-clearMarker
-clear_hier
-clear_markers
-clear_trace
-clear_twf_attr
-clfFile
-clip_activity_to_domain_freq
-clkAware
-clkNetsMarking
-clkSrcPath
-clkSrcpath
-clock
-clockCellList
-clockEco
-clockFrom
-clockGatingCheck
-clockMaxLevel
-clockName
-clockPin
-clockPropagation
-clock_average
-clock_crossing_output_format
-clock_delta
-clock_delta_delay_threshold
-clock_domain
-clock_edge
-clock_factor
-clock_fall
-clock_freq
-clock_from
-clock_gate
-clock_gates_enable
-clock_gates_output
-clock_gates_output_ratio
-clock_gating_efficiency
-clock_input_pin
-clock_location
-clock_network
-clock_path
-clock_period
-clock_period_check
-clock_pins
-clock_slews
-clock_source_as_clock
-clock_timing
-clock_to
-clock_tree
-clock_tree_source_group
-clock_tree_source_groups
-clock_trees
-clocks
-clocksparameter
-clockwise
-clone_list
-close_polygons
-closecmd
-clpLog
-cluster_gating_efficiency
-cluster_halo
-cluster_via1_ports
-cluster_via_rule
-cluster_via_size
-cluster_vias_in_em
-cmd
-cn
-coaxial_shield_interval
-coaxial_shield_limit
-coaxial_shielded_layers
-collapse_internal_pins
-collection
-color
-color_align_with_track
-color_balance
-color_id
-color_index
-column
-column_cell
-columnx
-comb_clockgate_ratio
-comb_seq_power
-combinational
-combinational_from_to
-combine_mmmc
-command
-command_dump
-commands
-comment
-commentChar
-commit
-commitPrototype
-commit_callback
-committed
-common_blockage
-common_hier
-common_res_inst_pair_file_name
-common_res_inst_pair_file_namefile
-common_supply_pins
-compLogic
-compPlacement
-comp_pin
-compactRow
-compact_area
-compaction
-compare
-compare_only
-component_config_file
-component_list
-components
-composite_waveform_name
-composite_waveform_type
-comprehensive_automapping
-compress
-compressLevel
-compressOptMemRCDB
-compress_level
-compress_powergrid_database
-compress_temporary_files
-compressedPGDB
-computed
-computer_resources
-conEffort
-concurrent_macros
-concurrent_pg_and_signal
-cond
-condelse
-config
-config_file
-conflict_mode
-congAware
-congEffort
-congEffort"
-congestion_weight
-connLoop
-connect
-connectAlignedBlockAndPadPin
-connectBottomSwitchEnablePins
-connectBrokenCorePin
-connectInsideArea
-connectPowerCellToBump
-connectSuppl
-connectSupply
-connectTsvToBump
-connectTsvToPad
-connectTsvToRingStripe
-connectType
-connect_all
-connect_pin
-connect_with_specified_layer
-connection_class
-connectivity
-connerSpacing
-considerClone
-considerMacroPinWithinDistance
-consider_cells_as_macros
-consider_macros_as_cells
-constantModel
-constant_override
-constrained_input_threshold_failure_point
-constrained_pin_transition
-constrains
-constraint
-constraintFile
-constraint_file
-constraint_mode
-constraints
-context
-continuePattern
-continue_on_error
-continue_on_no_selection
-contour
-control
-control_file
-convertRectToPath
-convertTo
-coordinates
-copyFrom
-copyNetAttribute
-copyTech
-copyTechFromReflib
-copy_mmmc_latencies
-copy_port_to_obs
-core
-core2Bot
-core2Left
-core2Right
-core2Top
-coreBoundaryOnly
-coreMarginsBy
-corePinCheckStdcellGeoms
-corePinIgnoreObs
-corePinJoinLimit
-corePinLayer
-corePinLength
-corePinLengthAsInstance
-corePinMaxViaScale
-corePinReferToFollowPin
-corePinReferenceMacro
-corePinSiteRailWidth
-corePinSnapTo
-corePinStopRoute
-corePinTarget
-corePinWidth
-corePrefix
-corePrefixFILLER
-coreSpacing
-coreToBottom
-coreToBoundary
-coreToEdge
-coreToLeft
-coreToRight
-coreToTop
-core_column_cell
-core_license
-core_offset
-core_row_cell
-corner
-cornerCellList
-cornerCellListByCorner
-cornerOrientationList
-cornerSpacing
-cornerStyle
-corner_to_pin_distance
-cornercelllist
-count
-count_seq_elements_in_clock_network
-counterclockwise
-coupled
-coupling_c_th
-cover
-cover_fixed_macros
-coverage
-coverage_verbose
-cpf
-cpfFile
-cpfPowerSwitchRuleName
-cpf_file
-cpg
-cpg_scope
-cpg_score
-cppr
-cppr_relative
-cpu
-cpuPerRemoteHost
-cpus
-create
-createBusSinkGroup
-createFillBlockage
-createFixedViaDefs
-createHierPort
-createRows
-create_NDR_psPM_model
-create_area_per_gate
-create_binary_db
-create_callback
-create_cdsinfo_tag
-create_crossover_vias
-create_dir
-create_double_row_cut_via
-create_driver_db
-create_extra_macro
-create_gate_area
-create_gate_count
-create_gui_db
-create_high_fanout_psPM
-create_inst_group
-create_is_edit_flag
-create_lib
-create_max_row_cut_via
-create_metal_fill_NDR
-create_metal_fill_nominal
-create_multi_corner_psPM
-create_no_flex_filler
-create_optimize_effort
-create_partition_as_flexmodel
-create_pins
-create_pipeline_flop
-create_powerdomain_psPM
-create_rows
-create_sensitivity_db
-create_static_view_from_dynamic_view
-create_timing_budget
-create_total_area
-create_via_on_merged_target_on_layer
-create_via_on_merged_target_within
-create_via_on_pin
-create_via_on_signal_pins
-created
-critical_false_path
-critical_false_paths
-critical_path_slack
-crossTieShieldInterval
-crossTieShieldLayerLimit
-crossTieShieldedLayers
-crossoverViaLayerRange
-crosstie
-crosstie_only
-csv
-cts
-current
-current_distribution
-current_distribution_layer
-current_generation_method
-current_pwl_file
-current_scale_facto
-current_scale_factor
-current_scale_table
-current_top_cell_only
-custom
-customConstraints
-custom_label
-custom_macro_pwl
-custom_script
-custom_script_list
-custom_value_inst_file_1
-customized_range
-cut
-cutBox
-cutLayer
-cutObs
-cutObsMinSpacing
-cutObsToExposeRouting
-cutOffPlaceBlockageOutsideDie
-cutOffRatio
-cutOffRouteBlockageOutsideDie
-cutOffValue
-cutOutBlockInsts
-cutRow
-cutRows
-cutToFixOverlap
-cut_class
-cut_color_flip
-cut_layer
-cut_masks
-cut_pg_rail
-cut_rects
-cut_size
-cut_spacing
-cut_wire_overlap
-cutclass_preference
-cutlayer
-cutoffArea
-cutoffRatio
-cutoffValue
-cycleRatio
-d
-dV/dt
-damping_decap_cell_list
-damping_decap_frequency
-danglingNet
-data
-dataModel
-data_factor
-data_input_pin
-data_output_pin
-data_path
-data_pins
-data_type
-db
-dbViaWeight
-db_dir
-dc
-dcr_on
-dd
-deadArea
-debug
-debugPinAll
-debugPinFile
-debug_file
-decap_cell_list
-decap_cells
-decap_frequency
-deck
-decrement
-def
-defAsGolden
-defNoCutRow
-defViaCap
-def_based_hierarchical_reports
-def_shape_only
-default
-defaultAlwaysOnCell
-defaultBlockageNamePrefix
-defaultOutputCap
-defaultOutputcap
-defaultPowerDomainSite
-defaultRowPatternSite
-defaultRuleName
-defaultTechSite
-default_area_cap
-default_cell
-default_commit_options
-default_create_options
-default_dir
-default_dynamic_pgv_mode
-default_freq_for_unconstrained_nets
-default_frequency
-default_package_capacitor
-default_package_inductor
-default_package_resistor
-default_power_voltage
-default_power_voltageis
-default_set_options
-default_slew
-default_supply
-default_supply_voltage
-define_args
-deignRuleWidth
-delay
-delayCalcEffort
-delayPreCts
-delay_adjustment_table
-delay_arcs_only
-delay_corner
-delay_corners
-delay_limit
-delay_mode
-delay_of_any_inst
-delay_of_any_inst_not_of_celltype
-delay_of_any_inst_not_of_name
-delay_of_any_inst_of_celltype
-delay_of_any_inst_of_name
-delay_of_any_net
-delay_of_any_net_not_of_name
-delay_of_any_net_of_name
-delay_of_every_inst
-delay_of_every_inst_not_of_celltype
-delay_of_every_inst_not_of_name
-delay_of_every_inst_of_celltype
-delay_of_every_inst_of_name
-delay_of_every_net
-delay_of_every_net_not_of_name
-delay_of_every_net_of_name
-delay_type
-delete
-deleteBump
-deleteEmpty1801Modules
-deleteExistingRoutes
-deleteInst
-deleteOverlap
-deleteSpecialRoute
-deleteViaBeforeGenerate
-deleteViol
-delete_area
-delete_blockages_over_partition_macro
-delete_buffer_trees
-delete_cells
-delete_cells_file
-delete_ddv_fsdb_files
-delete_feed
-delete_fill
-delete_flatten_fills
-delete_floating
-delete_flops
-delete_members
-delete_pin_with_wire
-delete_point
-delete_tsv
-delete_vias
-delete_wire_via_deep_through
-deleted
-delimiter
-delta
-deltaDelayThreshold
-delta_T
-delta_delay
-delta_delay_annotation_mode
-delta_delay_threshold
-delta_only
-density
-depth
-derate
-derate_cell
-derate_cell_check
-derate_height
-derate_net
-derate_summary
-derate_width
-deriveByCells
-deriveBySelection
-deriveConnectivity
-derivePGPortDir
-desc
-descend
-descendant
-descending
-description
-deselect
-design
-designHalo
-designRuleWidth
-designStyle
-design_boundary
-design_opacity
-design_qrc_layermap
-design_rule_width
-detail
-detail_delta_temperature_file
-detail_delta_temperature_region
-detailed
-detailed_log
-detailed_report
-detailed_view_current_only
-deviceThresholdVolt
-diagOffset
-dictFile
-dictionary
-dieAreaAsBoundary
-dieSizeByIoHeight
-die_area_as_boundary
-die_box
-die_instance_input_signal_em
-die_instance_name
-die_list
-die_mcp_header
-die_mode
-die_pad_file_pair
-die_shrink_by
-die_thickness
-diffCellViol
-diff_memory
-diffusion_forbidden_spacing
-diffv_limit
-dimension
-diodeCell
-dir
-direct
-direction
-directionSide
-directory
-disableGeometryChecks
-disable_analysis_types
-disable_check_zone_at_boundary
-disable_clock_gate_clipping
-disable_em_split_ac_dc_rules
-disable_extended_core
-disable_global_node_zero
-disable_isrc_node_zero
-disable_leakage_scaling
-disable_nets
-disable_parallel_extraction
-disable_powergate_rampup_simulation
-disable_rail_analysis
-disable_report_layers
-disable_rules
-disable_static
-disable_subnodes
-disable_switch_nets
-disable_user_startup
-disable_via_merging
-disable_visible_layers
-disable_visible_sem_layers
-disabled
-discardFloatingVNets
-disconnect
-dishonorUpfDomainBoundaryCheckForIsoLsStrategy
-disjointHInstBoxList
-display
-displayByLayer
-displayDrfFile
-displayDrfInLibrary
-displayFormat
-displayLimit
-displayStep
-display_all_constraints
-display_range
-display_wire_length_with_cursor
-displayformat
-distance
-distribute
-distributeMMMC
-distributePattern
-distribute_current_to_switch_net
-distribute_implant_evenly
-distribute_job
-distribute_run
-distribute_switching_power
-distributed_combine_report_format
-distributed_setup
-divideBy
-dividePowerNet
-divide_by
-dockwin
-domain
-domain_attr
-domain_based_clipping
-domain_boundary_port_constr
-domain_map_file
-domain_offset_from_core
-domain_threshold
-domains
-dontCommit
-dontDelDanglingPort
-dontSnapToPlacementGrid
-dontTouchNUse
-dontWriteWireLoad
-dont_generalize_reverse_paths
-dont_generalize_sub_paths
-dont_legalize
-dont_resize
-dont_touch
-dont_use
-doubleBendRoute
-doubleBuffer
-double_clocking
-downsize
-dp
-dp_dir
-dp_timeout
-drafting
-draw_shield
-draw_with_group_centerline
-drawing_wire
-drc
-drcFile
-drcFillPurpose
-drcMargin
-drcRegionLayer
-drcRegionObj
-drc_aware_cross_metal
-drc_on
-drc_use_non_default_spacing
-driveCell
-driver_pins
-driver_receiver_file
-driver_source_group
-driver_supply
-drop_via_in_trace
-drop_via_on_all_geometries
-drop_via_on_power_mesh
-drouteMinSlackForWireOptimization
-droutePostRouteMinimizeViaCount
-droutePostRouteSpreadWire
-droutePostRouteSwapVia
-droutePostRouteWidenWire
-droutePostRouteWidenWireRule
-drv
-drvMargin
-drvReports
-drv_fields
-drv_output_format
-drv_types
-drv_violation_type
-dry_run
-dual_rail_via_pitch
-dumpVirtualPinGuide
-dump_options
-dump_pwl
-dut_instance
-duty
-duty_cycle
-dx
-dy
-dynamic
-dynamic_analysis_duration
-dynamic_async_mode
-dynamic_asynchronous_mode
-dynamic_glitch_filter
-dynamic_scale_clock_by_frequency
-dynamic_scale_clock_by_name
-dynamic_switch_event
-dynamic_switch_pattern
-dynamic_trigger_file
-dynamic_vectorless_ranking_methods
-dynamic_view
-e
-each_endpoint
-early
-earlyClockFlow
-earlyGlobalEffortLevel
-earlyGlobalHonorMsvRouteConstraint
-earlyGlobalHoutePartitionPinGuide
-earlyGlobalNumTracksPerClockWire
-earlyGlobalReverseDirection
-earlyGlobalRoute
-earlyGlobalRouteBumpNets
-earlyGlobalRoutePartitionAllowFeedthru
-earlyGlobalRoutePartitionHonorFence
-earlyGlobalRoutePartitionHonorPin
-earlyGlobalRoutePartitionPinGuide
-earlyGlobalRouteSecondPG
-earlyGlobalRouteSelectedNetsOnly
-earlyGlobalRouteStripeLayerRange
-earlyGlobalSecondPGMaxFanout
-earlyPBAMode
-earlyTimingEngine
-early_*
-early_estimated_worst_irDrop_factor
-early_estimated_worst_irdrop_factor
-early_global_route
-early_irdrop_data
-early_irdrop_data_type
-early_irdrop_file
-early_library_set
-early_only
-early_opcond
-early_opcond_library
-early_rc_corner
-early_sdf_field
-early_temp_file
-earlyclockFlow
-echo
-eco
-ecoDef
-ecoDir
-ecoFile
-ecoFilePrefix
-ecoMMMC
-ecoMode
-ecoRoute
-ecoSDC
-ecoVerilogFile
-eco_list
-eco_mode
-eco_object_dir
-eco_report
-eco_tag
-edge
-edgeExtend
-edgeLength
-edgeOffset
-edgeShrink
-edgeToEdge
-edgeType
-edge_from
-edge_shift
-edge_shrink
-edge_spacing
-edge_to
-edge_triggered
-edges
-ediCtsSpecForMacroModels
-edit_type
-effective_rc
-effective_rc_deck
-effective_resistance_file
-effective_voltage_waveform
-effort
-effortLevel
-effort_level
-eiv_average_per_window_list
-eiv_eval_gnd_window
-eiv_eval_layers
-eiv_eval_nodes
-eiv_eval_window
-eiv_histogram_max
-eiv_histogram_min
-eiv_histogram_number_of_bucket
-eiv_histogram_number_of_bucketvalue
-eiv_max_instances
-eiv_max_instancesvalue
-eiv_method
-eiv_pin_based_report
-eiv_pin_location
-eiv_print_time
-eiv_report
-eiv_threshold
-eiv_thresholdvalue
-em
-emType
-em_cdf_percentage
-em_dist
-em_ignore_pgv_resistors
-em_limit_scale_fa
-em_limit_scale_factor
-em_limit_scale_table
-em_models
-em_ndr_dist
-em_ndr_rule
-em_peak_analysis
-em_report_line_threshold
-em_res_width
-em_rms_delta_T_layer_list
-em_rms_delta_t
-em_temperature
-em_temperature_layer_list
-em_threshold
-em_type
-em_width_rule
-emptyRow
-enableMultipleDriveNet
-enableNetIn
-enableNetOut
-enablePinIn
-enablePinOut
-enableRectilinearDesign
-enable_2d_partition_extraction
-enable_ac_simulation_for_IO_characterization
-enable_advanced_virtual_fill
-enable_arrival_measurements
-enable_auto_apply
-enable_auto_mapping
-enable_auto_queue
-enable_average_id_reduction
-enable_bus_attacker_correlation
-enable_ccs_analysis
-enable_condition
-enable_cpg
-enable_delay_report
-enable_device_size_current_distribution
-enable_disk_mapping
-enable_distributed_processing
-enable_distributed_processing_in_solver
-enable_double_clocking_check
-enable_downsizing_pass
-enable_drv_fixing
-enable_drv_fixing_by_rebuffering
-enable_drv_with_delta_slew
-enable_duty_prop_with_global
-enable_dynamic_current_slew_load_interpolation
-enable_dynamic_receiver_peak_limits
-enable_dynamic_scaling
-enable_fast_simulation
-enable_filter_summary
-enable_flop_state_propagation
-enable_for_partition
-enable_generated_clock
-enable_glitch_propagation
-enable_glitch_propagation_spice_deck
-enable_glitch_report
-enable_high_fanout
-enable_input_net_power
-enable_input_slew_sensitivity_on_constraint
-enable_instance_powergate_report
-enable_interactive_reports
-enable_logical_correlation
-enable_low_memory_mode
-enable_manufacturing_effects
-enable_max_value
-enable_min_value
-enable_mt_in_vectorbasedflow
-enable_mt_reports
-enable_mt_state_propagation
-enable_multi_die_connectivity_check
-enable_multi_voltage_cap_generation
-enable_nets
-enable_one_to_one_mapping
-enable_overshoot_undershoot_glitch
-enable_package_battery_current_probing
-enable_package_pin_map
-enable_pba_for_tempus_pi
-enable_percentage_range
-enable_plots
-enable_post_passive_fill_check
-enable_quiet_receivers_for_hold
-enable_rc_analysis
-enable_reference_node
-enable_reff_analysis
-enable_refine_place
-enable_report_layers
-enable_result_browser
-enable_rlrp
-enable_rlrp_analysis
-enable_routing_eco
-enable_scan_report
-enable_scheduler
-enable_seb
-enable_sensitivity_analysis
-enable_single_cycle_scheduling
-enable_skew_fixing
-enable_skew_fixing_by_rebuffering
-enable_slew_based_ccs_pin_cap
-enable_spectre_netlist_flow
-enable_spectre_x
-enable_state_propagation
-enable_subconductor_layers
-enable_switch_nets
-enable_switchnet_ploc_generation
-enable_tempus_pi
-enable_two_stage_driver_weakening
-enable_via_based_current_distribution
-enable_virtual_attacker_constituent_report
-enable_visible_layers
-enable_visible_sem_layers
-enable_voltage_across_vias
-enable_voltage_sources
-enable_vsrc_in_gif
-enable_xp
-enable_xpgv_scaling
-enablevar
-encloseQuickAbstractPins
-enclosed_instances_only
-enclosed_only
-encoding
-encrypt
-encryptName
-end
-endExt
-endIoInstName
-endOffset
-endOffset*
-endOffsetBottom
-endOffsetHorizontal
-endOffsetHoriztonal
-endOffsetLeft
-endOffsetRight
-endOffsetTop
-endOffsetVertical
-endReserve
-endSpace
-endTerm
-end_level
-end_location
-endpoints_only
-enforce
-enforceFlyline
-enforceRoute
-enforceRouteLegal
-engine
-enhanced_blackbox_avg
-enhanced_blackbox_max
-enlarge_vsrc_in_vuvc
-envLayers
-env_script
-eol_width
-epba_bounded_mode
-equiv
-equivalent_annotation
-equivalent_waveform_model
-equivalent_waveform_model_for_timing_check
-era_check_wires_for_generated_current_regions
-era_current_distributi
-era_current_distribution
-era_current_distribution_nets
-era_current_distribution_unplaced_area
-era_current_region_file
-era_dynamic
-era_insert_virtual_followpin_for_io
-era_insert_virtual_followpins
-era_insert_virtual_via_on_layers
-era_instance_dynamic_current_file
-era_instance_dynamic_current_filefilename
-era_lef_layermap
-era_power_gate_file
-era_skip_virtual_via
-era_skip_virtual_via_by_type
-era_skip_virtual_via_on_layers
-era_techlib_generation
-erc_checks
-error
-error_limit
-errors
-escapeBusChar
-escape_ok
-escape_special_character
-escaped
-esd
-esd_cell_bbox_file
-esd_cell_list
-esd_cells
-esd_cells_list_file
-esd_device_list
-esd_directory
-esd_marker_layer_file
-esd_parameters_file
-esd_pin_list
-esd_pin_location_file
-esd_rj
-esubpart
-event_based_leakage_power
-ewm_type
-exact
-excInstFile
-excNet
-excNetFile
-exceptAbutted
-exceptBlocks
-exceptNonFillerInBetween
-exceptPGNet
-except_eol_spacing
-exceptblocks
-exceptpgnet
-excl_area_size
-exclude
-excludeCellDef
-excludeCellInst
-excludeClock
-excludeClockNet
-excludeFlops
-excludeHalo
-excludeHighFan
-excludeIO
-excludeIlm
-excludeInst
-excludeLeafCell
-excludeNet
-excludeNetFile
-excludeNets
-excludeObsLayers
-excludePin
-excludePinLayers
-excludePinPatterns
-excludePtnList
-excludeTopCellPGPort
-excludeTri
-excludeZeroCap
-exclude_annotated
-exclude_backside_via
-exclude_base_cell_for_density
-exclude_bump_area
-exclude_cell_list_file
-exclude_cells
-exclude_cells_file
-exclude_cells_keep_io_nets
-exclude_cells_keep_top_level_nets
-exclude_clock
-exclude_ddv_modes
-exclude_disabled_arcs
-exclude_disabled_modes
-exclude_failures
-exclude_hier_insts
-exclude_inherited
-exclude_inst_prefix
-exclude_instances
-exclude_instances_file
-exclude_list_file
-exclude_local_grid
-exclude_net
-exclude_nets
-exclude_opposite_polarity
-exclude_pg_net
-exclude_pgnet
-exclude_pin_file
-exclude_pin_insertion_delay
-exclude_pin_insertion_delays
-exclude_ptn
-exclude_ptn_list
-exclude_region
-exclude_region_file
-exclude_related_input_pins
-exclude_rule
-exclude_same_polarity
-exclude_selected
-exclude_side_load_cells
-exclude_side_load_cells_for_missing_subckt
-exclude_source_latency
-exclude_stack_vias
-exclude_tap_region_file
-exclude_type
-exclude_untested
-exclude_violation_types
-exclude_warning
-exclude_whatif_arcs
-excluded
-exclusiveGroups
-exclusive_groups
-exclusive_sinks
-execute
-existOnServer
-exitcode
-expandReg2Reg
-expand_below_logic
-expand_generated_clock_trees
-expand_spacing_factor
-expand_virtual_attacker_bus
-expanded
-expandedViews
-expanded_summary_clocks
-expanded_views
-export
-exportTopPGNets
-export_lef_version
-expressRoute
-extEdges
-extendNearestTarget
-extendOuterX
-extendOuterY
-extendOutterX
-extendOutterY
-extendX
-extendY
-extend_blockring_search_distance
-extend_corering_search_distance
-extend_corner
-extend_merge_with_prewires
-extend_out_wire_end
-extend_over_row
-extend_search_nets
-extend_stripe_search_distance
-extend_to
-extend_to_closest_target
-extend_to_first_ring
-extend_wires
-extended
-extension
-externalDensity
-external_load_config_file
-extraCmdFile
-extraConfig
-extraLib
-extraPvsOptions
-extraSites
-extraVlog
-extra_options
-extract
-extractBlockObs
-extractBlockPGPinLayers
-extractBlockSignalPinLayers
-extractHalo
-extractSquish
-extractWellLayerObs
-extractWellObsByRow
-extract_keep_fill_wires
-extract_layers_power
-extract_layers_signal
-extract_pin_layers_power
-extract_pin_layers_signal
-extract_signal_net_logic_info_only
-extract_subconductor_layers
-extraction
-extractionFillStreamMapFile
-extraction_command_file
-extraction_mode
-extraction_tech_file
-extraction_work_directory
-extractor_include
-failure
-failure_dependency
-failure_mode
-failure_point
-fall
-fall_clock
-fall_delay
-fall_from
-fall_slack
-fall_slew
-fall_through
-fall_to
-fall_waveform
-falling
-fanin
-fanout
-fanout_limit
-fast
-fe
-feedback_pin
-feedthru
-feedthruSize
-feedthru_blockage_file
-fence
-feol
-feol_scale_factor
-file
-fileName
-filePrefix
-file_name
-file_prefix
-filename
-filename_prefix
-files
-fill
-fillAnyGap
-fillGapWithFiller
-fillPlaceBlockage
-fillRouteBlockage
-fill_area
-fill_cell
-fill_layer
-fill_length
-fill_output_mode
-fill_to_active
-fill_to_fill
-fill_to_opc
-fillerCellNameBottom
-fillerCellNameHorizontal
-fillerCellNameLeft
-fillerCellNameRight
-fillerCellNameTop
-fillerCellNameVertical
-fillerCellSideList
-fillerOrient
-fillerPrefix
-filler_cell_list
-filler_cells
-fills
-filter
-filterInternalPath
-filter_color
-filter_max
-filter_min
-filter_mode
-filter_query
-filtered_auto_sinks
-final_cell
-final_check_with_verify
-find
-findLimit
-fine_grain_memory_cell
-fine_pre_simulation_period
-finegrain_powergate_ron
-finegrain_powergate_ron_list
-finger_direction
-finger_max_width
-finger_min_width
-finger_target_mesh_layer_range
-firstCellSpacing
-firstInstanceName
-firstRowSiteIndex
-firstSpreadDist
-first_restricted
-fitGap
-fix
-fixCellEm
-fixClockDrv
-fixCutCell
-fixDRC
-fixDataDrv
-fixGlitch
-fixHoldAllowSetupDegrade
-fixHoldAllowSetupOptimization
-fixHoldAllowSetupTnsDegrade
-fixHoldVariationAware
-fixHoldWithMargin
-fixIrDrop
-fixLimit
-fixMaxCap
-fixMaxTran
-fixNetCategory
-fixOsusGlitch
-fixOverlap
-fixPlacedInsts
-fixSiSlew
-fixSide
-fixSlackInRangeLowerLimit
-fixSlackInRangeUpperLimit
-fixTopLevelPaths
-fixXtalk
-fixXtalkPreserveHold
-fixXtalkPreserveSetup
-fix_area
-fix_drc
-fix_filler_drc_with_patch_only
-fix_horizontal_max_length_violation
-fix_placed_insts
-fix_post_process_drc
-fix_rule
-fix_vertical_max_length_violation
-fixed
-fixedGap
-fixedHeight
-fixedPin
-fixedWidth
-fixed_edges
-fixed_height
-fixingMethod
-flat
-flat_top
-flatten
-flattenBus
-flatten_via_pillar
-flatten_xpgv_block_instances
-flatten_xpgv_block_instancesfilename
-flexILMECODir
-flexIlmDir
-flexIlmECO
-flexfiller_route_blockage
-flexible
-flexible_htree
-flexmodel_constraint_type
-flip
-flip1st
-flipY
-flip_table
-float_num
-float_precision
-floating
-floatingPortList
-floatingStripeTarget
-floating_via
-floorplan
-flops
-flow
-flowEffort
-flow_phase
-follow
-followLogicalModuleOrder
-followpin_cut_ratio
-followpin_via_stapling
-followpins_interface_node_layer
-followpins_tap_layer
-font
-footprint
-forPartitionOnly
-forTopOnly
-for_partition
-forbiddenSpacing
-forbidden_space_to_core
-forbidden_space_to_macro
-force
-forceCount
-forceHoldView
-forceIt
-forceOffset
-forceResize
-force_abutment_with_fixed
-force_current_die
-force_delete_output_dir
-force_extraction
-force_library_merging
-force_reextraction
-foreground
-format
-fp_file
-fplan
-fplanOrigin
-frame
-free_data
-freq
-frequency
-from
-from*
-fromBumpMasterName
-fromEdge
-fromFile
-fromFlopsOf
-fromInstBox
-fromIo
-fromPtn
-fromTop
-from_cell
-from_clock
-from_clock_edge
-from_clocks
-from_constraint_modes
-from_delay_corners
-from_fall
-from_inst
-from_inst_pointer
-from_pd
-from_pin
-from_port
-from_port_pointer
-from_rise
-from_x_transition_factor
-from_z_transition_factor
-frontBump
-full
-fullLayerList
-fullNetlistWithECODir
-fullPath
-fullPinout
-fullScreen
-fullSplit
-full_cut_via_only
-full_cycle_jitter
-full_module_model_tag
-fullscreen
-ga_cells
-ga_fillers
-gain
-gap
-gapEdges
-gapSpacing
-gap_width_without_io
-gateArea
-gateCount
-gate_block
-gconn
-gdsList
-gds_file
-gds_files
-gds_layermap
-gds_map
-gds_offset
-gds_port_file
-gds_purpose
-gds_top_cell
-genConstr
-genTemplateOnly
-gen_anchor
-gen_eco_only
-gen_hier_file
-gen_script_only
-generate_activity_mapping_report
-generate_bulk_pin_cap_separately
-generate_cap_file
-generate_combined_ivd_gif
-generate_context
-generate_current_for_rail
-generate_fanout_file
-generate_flop_ranking_data
-generate_graybox_data
-generate_hier_bbv
-generate_instance_effr_report
-generate_instance_ir_report
-generate_instance_pin_ir_report
-generate_itfnode_x_direction
-generate_itfnode_y_direction
-generate_itfnodes_at_via_layer
-generate_leakage_power_map_based_on_calculated_leakage
-generate_multi_voltage_library
-generate_output_only
-generate_package_pin_current_voltage
-generate_port_using_gds
-generate_sipi_port_definition_file
-generate_static_report_from_state_propagation
-generate_tran_file
-generate_via
-generate_vias
-generated
-generated_by
-genvia_naming_prefix
-geom
-geomConnect
-geomLoop
-geometry
-geometry_height
-geometry_width
-getSwitchInstances
-gif_iv_threshold
-gif_iv_thresholdvalue
-gif_new_color_scale
-gif_resolution
-gif_zoom_area
-gif_zoom_topcell_diearea
-glitch_accuracy_level
-glitch_analysis_type
-glitch_simulation_mode
-glitch_type
-glob
-global
-globalBufferCellName
-globalDensity
-globalDetail
-globalFillerCellName
-globalNet
-globalOffset
-globalOnly
-globalPattern
-globalPt
-globalSwitchCellName
-global_activity
-global_location
-gndnet
-gndnets
-golden
-golden1801
-goldenBlockDir
-golden_design
-greater_than
-grid
-gridInMicron
-gridInRow
-grid_cap
-grid_exclusion_rects
-grid_name
-grid_names
-grid_rect
-grid_reduction_cut_layer
-grid_search_area
-ground
-ground_net
-ground_nets
-ground_pin_mapping
-ground_pins
-group
-groupPhyLogicalDomains
-groupToOutsideSpacing
-groupWArea
-group_path
-group_type
-groups
-growNeighborPtnDir
-gui
-gui_victim_nets_file
-guide
-guidePoint
-guideline
-h
-hInst
-half
-half_cycle_jitter
-halo
-halo_sharing
-handleBackToBackIsolation
-handleComplexSDC
-handlePD
-handlePDComplex
-handlePartition
-handle_glitch
-handle_pin_obs_via
-handle_transport_glitch
-handle_tri_state
-hard
-hardBlockObs
-hardFence
-hardMacro
-hard_spacing
-hasPinCutSpace
-hasViaCutSpace
-hdl
-header
-height
-help
-hide
-hier
-hier1801
-hierInst
-hierPath
-hier_block_file
-hier_delimiter
-hier_separator
-hierarchical
-hierarchicalInstance
-hierarchicalScope
-hierarchical_activity_file
-hierarchical_instance
-hierarchical_instances
-hierarchy
-hierarchy_delimiter
-hierarchy_separator
-high
-highFrequency
-high_threshold
-highlight
-highlight45layer
-hilite
-hinst
-hinst2bbox
-hinst2hinst
-hinst2instgrp
-hinst2macro
-hinst2port
-hinst2stdcell
-hinstGuide
-hinst_base_name
-hinsts
-hintsOnly
-hints_to_apply
-histogram
-histogram_range
-histograms
-hold
-holdTargetSlack
-holdTargetSlackPerView
-holdVioData
-holdXtalkDeltaThreshold
-holdXtalkSlackThreshold
-hold_folding
-hold_slack
-hold_views
-honorActiveLogicView
-honorClockDomains
-honorConstraint
-honorCpfGlobalConnectionSpecForAoBuffer
-honorCpfGlobalConnectionSpecForShifter
-honorDontTouch
-honorDontUse
-honorDotLibRelatedPGPin
-honorEffectiveDomainForIsoLsInsertion
-honorFixedNetWire
-honorFixedStatus
-honorHalo
-honorLefValue
-honorNonRegularPitchStripe
-honorPlaceBlockage
-honorPortBoundaryCondition
-honorPortDelays
-honorPowerIntent
-honorPrePlaced
-honorPrerouteAsObs
-honorPrerouteForFiller
-honorReportTimingFormat
-honorSlewPropConstraint
-honorSoftBlockage
-honor_bump_connect_target_constraint
-honor_color
-honor_combinational_logic_on_clock_net
-honor_dont_touch
-honor_dont_use
-honor_negative_energy
-honor_negative_static_current
-honor_net_activity
-honor_non_mission_leakage
-honor_orient
-honor_pin_connection
-honor_pitch
-honor_placement_density
-honor_snap_block_grid
-honor_strict_spacing_constraint
-honor_umask
-honordonttouch
-hookup_contact_max
-hookup_contact_pg_track
-hookup_pitch
-hookup_rail_pair
-hookup_via_distance
-hookup_via_fixed_grid
-hookup_via_min_distance
-hookup_via_style
-hookup_via_viarule
-hookup_virtual_trim_grid
-horizontalNumSwitch
-horizontalOffset
-horizontalOrientation
-horizontalPattern
-horizontalPitch
-horizontalSide
-horizontal_edge_separate
-horizontal_exception_cell
-horizontal_max_length
-horizontal_repair_cell
-horizontal_stacking
-hosts
-hotSpot
-hotspot_boxes
-hpgv_block_lefs
-hpgv_generate_view
-hpin
-hport
-hsc
-html
-hv_balance
-hybridRows
-hybrid_analysis
-i
-iLeak
-icg_ratio
-icon
-ict
-ict_em_models
-id
-idSat
-idealClock
-idealHoldFixing
-ideal_clock
-ideal_clock_network
-identified
-identify
-identify_algorithm
-identify_estimated_flexmodel_number
-identify_exclude_module
-identify_exclude_module_and_parent
-identify_exclude_module_tree
-identify_honor_objects_hierarchy
-identify_max_inst
-identify_min_inst
-idsat
-idx
-idx_pair
-if
-ignore
-ignoreAIOByCellName
-ignoreAIOByName
-ignoreAbuttedCheck
-ignoreBlock
-ignoreBumpOnPin
-ignoreBusSize
-ignoreCellBlock
-ignoreCellPlace
-ignoreConnectivity
-ignoreDontTouch
-ignoreDrvChecks
-ignoreFiller
-ignoreFillerInUtil
-ignoreFixedMask
-ignoreLEFDensity
-ignoreLayerFrom
-ignoreLayerTo
-ignoreLength
-ignoreLogicChange
-ignoreMinWireLength
-ignoreMultiPartitionPinNet
-ignoreNetLoad
-ignoreOutOfCore
-ignorePGPin
-ignorePortConstraints
-ignorePorts
-ignoreScan
-ignoreShifterRule
-ignoreSiteType
-ignoreSoftBlockage
-ignoreSpecialNet
-ignoreSubtype
-ignore_DRC
-ignore_base_cells
-ignore_block_check
-ignore_blockage
-ignore_blockring_when_breaking
-ignore_cell_blockage
-ignore_clock_latency
-ignore_control_signals
-ignore_data_phase_for_clk
-ignore_decaps
-ignore_design_boundary
-ignore_drc
-ignore_drcfill
-ignore_duplicate_vsrc
-ignore_end_toggles_in_profile
-ignore_error
-ignore_fill
-ignore_fill_wire
-ignore_fillers
-ignore_floating_nets
-ignore_floating_pins
-ignore_followpin_vias
-ignore_from_reporting
-ignore_gds_cells
-ignore_gds_inst_name
-ignore_glitch_at_same_time_stamp
-ignore_glitches_at_same_time_stamp
-ignore_group_pins
-ignore_incomplete_net
-ignore_inout_pin_cap
-ignore_insts
-ignore_limit_bound
-ignore_macro
-ignore_macro_leakage_scale_for_temp
-ignore_nets_without_vsrc
-ignore_non_rectangle_shapes
-ignore_nondefault_domains
-ignore_objects
-ignore_pad_type_check
-ignore_pg_connectivity
-ignore_pg_nets
-ignore_placement_blockage
-ignore_port_grouping_conflict
-ignore_ref_pin_shape
-ignore_route
-ignore_route_blockages
-ignore_rows
-ignore_shorts
-ignore_tied_low_high_net_arcs
-ignore_tied_low_high_nets
-ignore_timing_blocks
-ignore_trial_route
-ignore_viarule_enclosure
-ignore_view
-ignored
-ihdb
-ileak
-ilm
-ilmCell
-ilm_filter
-ilm_sdc_files
-image_directory
-implicitPortMapping
-import
-import_what_if_shapes
-import_xdspf_list_file
-improvePinOrder
-improveSI
-in
-inRowOffset
-inSelected
-in_clock_trees
-in_files
-inactive
-incAreaIo
-incaptable
-incl_net_type
-include
-includeBlockage
-includeBumpCell
-includeCellName
-includeClockPath
-includeIdealNets
-includeIoWhenInitArea
-includeLatency
-includeMacro
-includeMacroArea
-includePhysicalCell
-includePhysicalInst
-includePinCap
-includePinPatterns
-includePowerGround
-includeStdCellPinLayers
-includeSubModule
-includeVia
-includeWireLoadsInLib
-include_all_rules
-include_aocv_weights
-include_cell_variation
-include_cell_variation_true
-include_children
-include_customized
-include_ddv_modes
-include_default
-include_dyn_checks
-include_edges
-include_fixed
-include_inherited
-include_internal_groups
-include_layer
-include_macro_obstructions
-include_macros
-include_mode
-include_model_route_blockage
-include_net_arcs
-include_new_iterms
-include_parallel_check_arcs
-include_parasitic_res_width
-include_parasitic_res_width_drawn
-include_physical
-include_pin
-include_pins
-include_ports
-include_rectilinear_edge
-include_regular_routes
-include_reporting_only_skew_groups
-include_rules
-include_seq_clockpin_power
-include_timing_in_current_file
-include_unit
-include_views
-include_voltage
-include_warning
-include_when_cond
-include_window_font
-incr
-incrCheck
-incr_delay
-incr_delay_of_any_net
-incr_delay_of_every_net
-increment
-incremental
-incrementalLeftEdge
-incrementalRightEdge
-incremental_1801
-incremental_adjust
-incremental_ilm_def
-incremental_routing
-incremental_timing
-indent
-index
-individual_attacker_clock_threshold
-individual_attacker_simulation_filtering
-individual_attacker_threshold
-infile
-info
-inheritNetAttr
-inherit_wire_status
-init
-initAllCompatibleCoreSiteRows
-init_rows
-initial
-initial_si_iteration_tw
-initial_working_dir
-innerRingByEdge
-innerRingBySide
-input
-inputFile
-inputLoad
-inputNetsForWireDistribution
-inputPin
-inputTransition
-input_activity
-input_cell_type
-input_file
-input_gds_layer_map_file
-input_glitch_full_propagation_threshold
-input_glitch_full_propagation_vh_threshold
-input_glitch_full_propagation_vl_threshold
-input_glitch_threshold
-input_glitch_vh_threshold
-input_glitch_vl_threshold
-input_lef_tech_file
-input_mapping_file
-input_net_transition
-input_pin_set_case_analysis_high
-input_pin_set_case_analysis_low
-input_port
-input_port_value_list
-input_pwr_pin_mapping
-input_slews
-input_switching
-input_threshold_pct
-input_threshold_pct_fall
-input_threshold_pct_rise
-input_transition_fall
-input_transition_rise
-inputpin
-inputs
-insertBuffer
-insertNearBoundary
-insertRowAreaBoundary
-insert_cells
-insertion
-insideCornerCellList
-insidePinSearchDistance
-inside_cell_allow_shift
-inside_cell_only
-inst
-instBasename
-instGroup
-instList
-instName
-instPin
-instPlacedIfUnknown
-instPrefix
-instTerm
-inst_color_index
-inst_group
-inst_list
-inst_list_file
-inst_name_file
-inst_name_prefix
-inst_pin
-inst_prefix
-instance
-instanceBased
-instanceBasename
-instanceList
-instancePin
-instancePrefix
-instance_delta_temperature_file
-instance_list
-instance_list_file
-instance_list_pair
-instance_name
-instance_only
-instance_orientation
-instance_pair_list
-instance_pair_list_file
-instance_pin
-instance_power_file
-instance_ratio
-instance_voltage_method
-instance_voltage_window
-instances
-instgrp2bbox
-instgrp2hinst
-instgrp2instgrp
-instgrp2macro
-instgrp2port
-instgrp2stdcell
-instinstBasename
-instrinsic_cap
-instrument
-insts
-instterm
-integer
-integrity
-integrity_check
-interactive
-interconn
-interface
-interface_node_location_file
-intergroupGap
-internal
-internalPin
-internal_ground_pins
-internal_power_pins
-interposer
-interposer_layers
-interposer_route
-interposer_route_constraint_file
-intersect
-intrinsic_cap
-invPair
-invert
-inverters
-inverting
-invoke_verifyGeometry
-io
-ioFile
-ioFix
-ioInstName
-ioMoveWithEdge
-ioNetWeight
-ioOrder
-ioPad
-ioPadPin
-ioPinBlockage
-ioPinClearance
-ioProportional
-ioRing
-ioRow
-io_inst
-io_macros
-io_only
-io_pin_layer_bottom
-io_pin_layer_top
-io_pin_minimum_size
-io_pin_name_includes
-irDrop_window_based
-ir_derated_timing_view
-ircx_models
-irdrop_data
-irdrop_data_type
-irdrop_file
-irdrop_hierarchical_block
-irdrop_hierarchical_top_rail_analysis_directory
-irdrop_threshold
-isCustomChain
-isPhyHier
-isResizeable
-isSelectable
-isSpaceMeanLLtoLL
-isVisible
-iso
-isoInst
-isoNetPD
-isolate_clock
-isolation
-iterationName
-jitter
-jogControl
-jogThresholdRatio
-jog_connect_layer
-jog_distance
-jog_to_connect
-justify
-justifyBudgetDir
-justifyBy
-k
-keep
-keepAll
-keepAllBackslash
-keepAsync
-keepCell
-keepCellPlacement
-keepDRC
-keepEmptyModule
-keepExisting
-keepFixed
-keepFlatten
-keepHighFanoutPorts
-keepInout
-keepInput
-keepInstInSdc
-keepInstLoc
-keepLayer
-keepLicense
-keepLoopBack
-keepOrder
-keepOutput
-keepPDPorts
-keepPDports
-keepPGPinGeometry
-keepPinGeometry
-keepPinListsForBlockPorts
-keepPort
-keepPtn
-keepRelative
-keepRows
-keepRowsWhenMovingPowerDomain
-keepScan
-keepSdpArea
-keepSelected
-keepShape
-keepTempFiles
-keepTempfiles
-keep_all_sdc_clocks
-keep_block_halo
-keep_center_line
-keep_clock_gate_ratio_in_iterations
-keep_dangling_via
-keep_data
-keep_default_width
-keep_existing_hilite
-keep_existing_via
-keep_fence
-keep_fixed_insts
-keep_fixed_via
-keep_floating_stubs
-keep_floating_via
-keep_guide
-keep_input_path
-keep_inst_file
-keep_inst_file_only
-keep_instance_defined_in_sdc
-keep_net_name
-keep_out_pitch
-keep_out_region
-keep_out_spacing
-keep_partial
-keep_pitch_after_snap
-keep_separate_arc
-keep_slack_improve_NDR
-keep_status
-keep_temp_files
-keep_via
-key_cell
-kill_bg_run
-l
-label
-labelAllPinShape
-lastRowSiteIndex
-last_restricted
-latches
-late
-late_*
-late_estimated_worst_irDrop_factor
-late_estimated_worst_irdrop_factor
-late_irdrop_data
-late_irdrop_data_type
-late_irdrop_file
-late_library_set
-late_only
-late_opcond
-late_opcond_library
-late_rc_corner
-late_sdf_field
-late_temp_file
-latencyOnClocks
-latency_file
-latency_file_prefix
-latency_greater_than
-lateral_movement_range
-launch
-launch_latency
-layer
-layerChangeBotLayer
-layerChangeRange
-layerChangeTopLayer
-layerGap
-layerH
-layerId
-layerIndependent
-layerMap
-layerMapFile
-layerMatch
-layerNormalCost
-layerPriority
-layerRange
-layerV
-layerWrongWayCost
-layer_bottom
-layer_density
-layer_details
-layer_horizontal
-layer_left
-layer_map
-layer_map_file
-layer_mask
-layer_mask_range
-layer_maximum
-layer_minimum
-layer_priority
-layer_rail
-layer_range
-layer_right
-layer_stripe
-layer_tap_node_distance
-layer_top
-layer_vertical
-layers
-layers_to_be_ignored_during_tap_creation
-layers_to_have_ports_created
-layoutView
-layout_path
-ldb
-leaf
-leafViewNames
-leakage
-leakage_power
-leakage_scale_factor_for_temp
-leakage_temperature_scale_table
-leakage_temperature_scale_table_file
-leakage_view
-lef
-lefFile
-lefFileList
-lefTechFileMap
-lef_consistency
-lef_files
-lef_layer_ignore_list
-lef_layer_ignore_list_file
-lef_layer_order
-lef_layermap
-lef_map
-lef_pin_short
-lef_pin_short_cell_file
-lef_pin_short_cell_list
-left
-leftBottomCorner
-leftBottomCornerEven
-leftBottomCornerNeighbor
-leftBottomCornerOdd
-leftBottomEdge
-leftBottomEdgeEven
-leftBottomEdgeNeighbor
-leftBottomEdgeOdd
-leftCornerBottomBorder
-leftCornerTopBorder
-leftEdge
-leftEdgeBottomBorder
-leftEdgeEven
-leftEdgeOdd
-leftEdgeTopBorder
-leftGap
-leftNumSwitch
-leftOffset
-leftOrientation
-leftPattern
-leftSide
-leftTopCorner
-leftTopCornerEven
-leftTopCornerNeighbor
-leftTopCornerOdd
-leftTopEdge
-leftTopEdgeEven
-leftTopEdgeNeighbor
-leftTopEdgeOdd
-left_violation
-leftoverGroup
-legal
-legalOnly
-legal_frequency
-legalization
-legalization_effort
-legalizePin
-legend
-legend_location
-legend_on
-length
-lengththreshold
-level
-level1
-level_sensitive
-level_shifter
-levels
-lib
-lib2ldb
-libBindingVoltage
-libCreateMode
-libDefFile
-libName
-libPath
-lib_binding_voltage
-lib_cell
-lib_cells
-lib_cellsstring
-lib_files
-lib_name
-lib_pin
-liberty
-liberty_files
-libgen_command_file
-libgen_include
-library
-library_file
-library_interpolation_mode
-library_list_file
-library_name
-library_pins
-library_preference
-library_prefix
-library_set
-library_side_file
-libs
-libset
-lic_multi_cpu
-lic_options
-lic_stack
-lic_startup
-lic_startup_options
-licenseList
-license_dp_continue
-license_stacking
-license_timeout
-lifetime
-light
-lightness_level
-limit
-limitInCore
-limit_number_of_steps
-line
-lineLength
-lineWidth
-line_to_ports
-lines
-link_only
-list
-listFile
-list_annotated
-list_broken_net
-list_cell_not_annotated
-list_extra_pin_net
-list_float_net
-list_nodriver_net
-list_noload_net
-list_non_annotated
-list_not_annotated
-list_of_nets_based_on_driver
-list_of_nets_based_on_source_of_activity
-list_of_nets_based_on_source_of_activity_info
-list_real_net
-list_special_pins
-list_supply_net
-list_zero_cap_net
-lithoHalo
-ll
-llx
-lly
-load
-loadBlockage
-loadCapacitance
-loadCellList
-loadEcoOptDb
-loadIrDropDb
-loadIrdropDb
-load_cap_file
-load_fanout_file
-load_fill_db
-load_hier_file
-load_results
-load_tran_file
-loading_cap
-loc
-loc_type
-local
-localCheckerBoard
-localCpu
-localLatency
-localPt
-localUncertainty
-location
-location_type
-locations
-lockColors
-lockedColorsOnly
-locking
-lockup
-locs
-log
-logFile
-log_dir
-log_file
-logarithmic
-logic
-logicOnlyImport
-logic_level
-logical
-logicalChangeOnly
-logical_only
-logical_stop_propagation
-logically_exclusive
-long
-longest
-look_down_layers
-look_up_layers
-loop
-loopBackAtEnd
-loopbackAtEnd
-low
-low_threshold
-lowerLeft
-lowerLeftLoc
-lower_bound
-lower_layer_prevent_45_routing
-lower_layer_route_width
-lowest_layer_for_em_check
-lsStripeLayer
-lsStripePitch
-lsf
-lsf_job_string
-lut_path
-lvf
-machine_readable
-macro2bbox
-macro2hinst
-macro2instgrp
-macro2macro
-macro2port
-macro2stdcell
-macroArea
-macroBlockage
-macroList
-macroPin
-macro_activity
-macro_corner_keepout
-macro_list
-macro_obstructions_layer_bottom
-macro_obstructions_layer_top
-macro_only
-macro_output
-macro_parasitic_file
-macro_pgv_leakage
-macro_pins
-macro_toggle_pin_percentage
-macros
-macros_config_file
-maintainHold
-maintainResourceRatioAfterResize
-major
-major_sort
-makeNegativeInputDelayZero
-make_exclusive
-manufacturing_grid
-map
-mapConflicts
-mapFile
-mapOutputPins
-map_file
-map_pins
-map_search_distance
-mapfile
-mapped
-mapping
-mapping_type
-margin
-markFixed
-markIsoEnablePinAsAlwaysOn
-markStep
-marker
-markerLayers
-markerOnHighestLayer
-marker_layermap
-markers
-markup
-mask
-mask1
-mask2
-maskShiftSuffix
-mask_pattern
-masks
-master
-masterClone
-masterCloneAware
-masterInst
-masterPin
-master_clock
-master_clone_inst
-master_inst
-master_lsf
-master_only
-master_slave
-matchEarlyGlobalRoute
-matchGap
-matchStyle
-matchingPDs
-max
-maxCap
-maxCapMargin
-maxChainDepth
-maxChannelWidthAsAbutted
-maxDensity
-maxDistance
-maxDistanceX
-maxDistanceY
-maxF
-maxFanOut
-maxFanout
-maxIOHeight
-maxIRPercent
-maxIoHeight
-maxLayer
-maxLeakageCurrent
-maxLeakagePercent
-maxLength
-maxLocalDensity
-maxNrIter
-maxNumInsts
-maxNumRegisters
-maxOptRunTime
-maxPaths
-maxPinMovementForAlign
-maxR
-maxRampUpCurrent
-maxRampUpCurrentvalue_in_amps
-maxRegisterFanOut
-maxRes
-maxRunTime
-maxSearchDistance
-maxSlack
-maxSwitchIR
-maxSwitchIrvalue_in_volts
-maxTran
-maxTranMargin
-maxUnionDensityToAboveLayer
-maxViaSize
-maxWidth
-maxWireLength
-maxWireSpacing
-maxXY
-max_cap
-max_data
-max_delta_delay
-max_distance_pairing
-max_distance_to_side
-max_distance_x
-max_distance_y
-max_driver_distance
-max_error_per_type
-max_extension_distance
-max_fanin_fanout
-max_fanout
-max_fanuout
-max_horizontal_length
-max_inout_number
-max_io_pin_group_keep_out
-max_ir_drop
-max_length
-max_level
-max_levels
-max_line
-max_lines
-max_metal_density_tile_dimension
-max_missing
-max_move_distance
-max_num_loads
-max_num_slews
-max_paths
-max_perc_dev
-max_pins_per_drv
-max_pointer_number
-max_points
-max_ports_per_net
-max_report_NDR_net
-max_root_distance
-max_same_layer_jog_length
-max_second_rc
-max_slack
-max_slew
-max_target_slew
-max_threshold
-max_trans
-max_via_size
-max_viacluster_mode
-max_view
-max_width
-max_widths
-max_wrong_way_halo
-maximum_violations
-maxparameter
-mbff_toggle_behavior
-mbff_toggle_pin_percentage
-mc_simulation_init_args
-mc_simulation_tran_args
-mcp_model_mapping
-mcpu_rerun_count
-mean
-mean_shift
-measure_point
-medium
-memory_current_scaling_method
-menu
-merge
-mergeAppend
-mergeClones
-mergeConnectedWellOnly
-mergeCount
-mergeDistance
-mergeDistanceX
-mergeDistanceY
-mergeFloatingRouteToPGNet
-mergeViaCellMapFile
-mergeWith
-merge_arcs
-merge_dir
-merge_fill_edits
-merge_library
-merge_library_list_file
-merge_nearby_pin
-merge_path
-merge_single_voltage_pgvs
-merge_spice_deck
-merge_stripes_value
-merge_switched_net_currents
-merge_trim
-merge_trim_shapes
-merge_with_all_layers
-merged_file
-merged_groups
-merged_mmmc_map_file
-merged_mmmc_sdc_files
-merged_views
-mesh
-mesh_via
-message
-metalShapeDiff
-metal_density_file
-metal_density_include_file
-metal_density_map
-method
-mgrid
-min
-minArea
-minBusBit
-minCut
-minDBUPerMicron
-minDensity
-minEnclosure
-minEscapeDistance
-minF
-minGaps
-minHeight
-minHole
-minLen
-minLength
-minPeakDutyRatio
-minPeakFreq
-minPitchBottom
-minPitchLeft
-minPitchRight
-minPitchTop
-minR
-minRes
-minStep
-minTrimDensity
-minTrimUnionDensityToAboveLayer
-minUnionDensityToAboveLayer
-minViaSize
-minWidth
-minWireLength
-minWireSpacing
-min_area
-min_connection
-min_count
-min_cut
-min_data
-min_density
-min_fanout
-min_gap
-min_horizontal_channel_width
-min_inst
-min_jog_height
-min_jog_width
-min_leaf_count
-min_level
-min_max
-min_num_loads
-min_period_edges
-min_slack
-min_space_to_core
-min_space_to_macro
-min_stack_layer
-min_stage_count_hold
-min_stage_count_setup
-min_target_slew
-min_vertical_channel_width
-min_view
-min_width
-min_widths
-mincut_preference
-minimalNumberOfTCD
-minimumSites
-minor_sort
-mirror_bus_route
-missing_*
-missing_capacitances
-missing_delays
-missing_rc
-missing_resistances
-missing_spf
-mix
-mixed_signal
-mmmc2
-mmmcFile
-mmmc_file
-mmmc_module_model_tag
-mode
-mode_group
-model
-modelType
-model_file
-model_type
-models
-modes
-modifyOnlyLayer
-modifyOnlyLayers
-modify_vias
-module
-moduleBased
-moduleName
-modulePrevention
-module_model_tag
-module_name
-moments
-movable
-moveFixed
-moveFixedPin
-moveOnly
-move_area
-move_fixed
-move_macros_with_constraint
-move_preplaced_std_cell_only
-move_std_cell_with_constraint
-movies_directory
-mp
-msgRate
-msvDB
-mt
-mtarpt
-multiBitFlopOpt
-multiBumpToMultiPad
-multiBumpsToPad
-multiPadsToBump
-multi_cut
-multi_cut_via_effort
-multi_die
-multi_input_switching_mode
-multi_layer_pin
-multi_layer_via
-multi_pad_routing_style
-multi_scenario_simulation
-multicolor
-multipleConnection
-multiply
-multiplyBy
-multiply_by
-mutuallyExclusiveGroups
-mvmf_config
-n
-name
-namePrefix
-name_collision
-name_format
-name_mapping_rule
-names
-narrowChannelThreshold
-narrow_channel
-nc
-ndr
-ndr_only
-ndr_si_length_limit
-needToProtect
-negative
-nested
-net
-netBuffer
-netBundle
-netCoverRatio
-netGroup
-netGroupOptionsList
-netMapping
-netName
-netPrefix
-netRouting
-netWindow
-net_capacitance
-net_color_index
-net_delay
-net_file
-net_freq_file
-net_group
-net_groups
-net_length
-net_location_file
-net_map_file
-net_mapping_file
-net_name
-net_pad_file_pair
-net_prefix
-net_threshold
-net_type
-net_types
-netlist
-netlistOverride
-nets
-nets_file
-network_latency_included
-new
-newHinst
-newLayer
-newNetName
-new_lib_dirs
-new_master
-newline
-next
-nldm
-noAbut
-noAbut1st
-noAddFiller
-noAdjustDieSize
-noAntenna
-noBinaryConstraint
-noBlockPinOneAmongOverlappedPins
-noBuffer
-noCheck
-noCheckPinAccess
-noCompLogic
-noCompress
-noComps
-noConnectivity
-noConstraint
-noCoreCells
-noCreateInternalPin
-noCutByCore
-noCutObs
-noDeclone
-noDefMerge
-noDeleteBuffer
-noDeleteFiller
-noDieArea
-noDoubleHeightCheck
-noDownsize
-noECORoute
-noEcoDB
-noEcoPlace
-noEcoRoute
-noEnableChain
-noEqualizePtnHInst
-noExpandedViews
-noFPlan
-noFTermIsoC
-noFTermShifter
-noFalsePathsForUnCstrPorts
-noFill
-noFiller
-noFilter
-noFixDRC
-noFixed
-noFixedStdCellOverlap
-noFlip
-noFloatingMetal
-noGlobalNets
-noHalo
-noHardFence
-noHighlight
-noHoldView
-noHtml
-noInfo
-noInheritPhysical
-noInsertBuffer
-noInterClockPath
-noLayerChangeRoute
-noLockup
-noMinGapAdjust
-noName
-noNetlist
-noNets
-noNewPort
-noNewPorts
-noOpen
-noOverwrite
-noOverwriteAbstract
-noPgCapacitanceEstimate
-noPgDecapEstimate
-noPinCutSpace
-noPlace
-noPlaceBlkg
-noPlacementCheck
-noPort
-noPrePlaceOpt
-noPreplaced
-noPrintGroupRegex
-noPrintWildCard
-noRandomPlacement
-noRebuildTiming
-noRes
-noResize
-noResolveOverlap
-noRouteBlkg
-noRowVerify
-noScanTrace
-noSetupView
-noSmooth
-noSnap
-noSnapToGrid
-noSoftPGConnect
-noSpecialNet
-noStarN
-noStdCells
-noStructureName
-noTSV
-noTech
-noText
-noTieCell
-noTiming
-noTimingGraph
-noTopPushDown
-noTracks
-noTrialRoute
-noUnConnPin
-noUninheritPhysical
-noUnroutedNet
-noViaCutSpace
-noViolationBrowser
-noWE
-noWaitTaskComeUp
-noWarning
-noWeakConnect
-noWrongWay
-no_bbox
-no_block_macros
-no_blockages
-no_check
-no_clocks
-no_cmd
-no_condition
-no_conn
-no_cut_row
-no_delete_routes
-no_derate
-no_design_data
-no_design_rule
-no_diff
-no_display_false
-no_escape
-no_exit
-no_extra_connects
-no_flip_rows
-no_frame
-no_frame_fix_width
-no_gui
-no_hard_stop_at_to_pins
-no_hierarchy
-no_invalidate
-no_limit
-no_logv
-no_max_float_area
-no_merge
-no_merge_channel_check
-no_merge_special_wire
-no_output
-no_power
-no_propagate
-no_propagation
-no_property
-no_pvs_fill
-no_query
-no_rdl_routing
-no_skew_group
-no_snap
-no_snap_to_grid
-no_split
-no_structure_name
-no_taper_to_pinwidth
-no_timing
-no_top
-no_variation
-no_verbose
-no_via_fills
-no_virtual_trim
-no_wait
-no_wrap
-noarrow
-nocase
-nochange_high
-nochange_hold_folding
-nochange_low
-nochange_setup_folding
-noclean
-node
-node_list
-node_list_file
-node_pair_list
-node_pair_list_file
-node_types
-noedge
-noise_limit_file
-nonDefault
-nonDefaultRule
-nonDefaultRules
-nonFeedthru
-nonHierarchical
-nonOrthogonalCheck
-non_committed_hinst
-non_default
-non_default_rule
-non_default_rule_effort
-non_leaf
-non_preferred_direction
-non_preferred_keep_nets
-non_violating_instslimit
-non_zero_ground_pins
-nonegchecks
-nonewline
-nonlinear_attacker_slew
-noshareshield
-nosplit
-notMergedSummary
-notUseTopFTermDomainForVoltage
-not_fall_through
-not_from_cell
-not_from_clock
-not_from_clock_edge
-not_from_inst
-not_from_pd
-not_from_pin
-not_from_port
-not_in_clock_trees
-not_merged_summary
-not_rise_through
-not_through
-not_through_cell
-not_through_inst
-not_through_net
-not_through_pd
-not_through_pin
-not_through_port
-not_to_cell
-not_to_clock
-not_to_clock_edge
-not_to_inst
-not_to_pd
-not_to_pin
-not_to_port
-novar
-nowin
-nrCritNets
-nrRow
-nrRowBottom
-nrRowLeft
-nrRowRight
-nrRowTop
-nrSites
-nregion
-num
-numClones
-numCol
-numModules
-numPaths
-numReportPaths
-numRow
-numSwitchLeft
-numSwitches
-num_cap_violating_pins
-num_column
-num_fanout_violating_nets
-num_hotspot
-num_length_violating_nets
-num_nets
-num_path
-num_paths
-num_resistance_violating_nets
-num_si_iteration
-num_slew_violating_pins
-numberSimultaneousRampUpChain
-number_of_insts
-number_of_insts_not_of_celltype
-number_of_insts_not_of_name
-number_of_insts_of_celltype
-number_of_insts_of_name
-number_of_sets
-number_of_voltage_source
-number_region
-number_threads
-numxy
-nworst
-nworst_instances
-nworst_sensitivity
-o
-oaLibs
-oaPurpose
-oaRef
-oaUsedLibsOnly
-oa_view
-oasis
-oasisCompression
-oasisLayerName
-oasisList
-oasisSCellOffset
-oasis_file
-obj
-objType
-obj_type
-object
-object1
-object2
-object_name
-object_type
-objects
-objs
-obsSpacing
-obsSpacingPerLayer
-obs_above_top_layer
-obs_shapes
-obstruct
-of
-of_insts
-of_object
-of_objects
-of_pins
-off
-offLoadAtLoc
-offLoadSlack
-off_pg_nets
-off_rails
-offset
-offsetEnd
-offsetStart
-offsetX
-offset_adjustment
-offset_bottom
-offset_end
-offset_from_core
-offset_left
-offset_right
-offset_start
-offset_top
-offsets
-offsetx
-offsety
-omitFloatingPort
-omit_symmetry
-onBumpGrid
-onBumpGridTolerance
-onDie
-on_error
-one_side_spacing
-one_side_spacing_range
-onlyAIO
-onlyBumpConnectTargetConstraint
-onlyESD
-onlyGap
-onlyLeafCell
-onlyMacro
-onlyShoulder
-onlyStdCell
-only_above_flops
-only_cells
-only_clock_gates
-only_clock_logics
-only_selected_bump
-only_show_edit_layer
-only_user_hierarchy
-only_visible_wires
-oosa
-oosb
-opc
-opcActiveSpacing
-opc_to_active
-opc_to_opc
-opcond
-opcond_library
-opt
-optIOs
-optIos
-optStage
-opt_activity_refresh_args
-opt_add_always_on_feed_through_buffers
-opt_add_insts
-opt_add_ports
-opt_add_repeater_report_failure_reason
-opt_all_end_points
-opt_allow_multi_bit_on_flop_with_sdc
-opt_allow_only_cell_swapping
-opt_area_recovery
-opt_area_recovery_setup_target_slack
-opt_concatenate_default_and_user_prefixes
-opt_consider_routing_congestion
-opt_constant_inputs
-opt_constant_nets
-opt_delete_insts
-opt_detail_drv_failure_reason
-opt_detail_drv_failure_reason_max_num_nets
-opt_down_size_insts
-opt_drv
-opt_drv_margin
-opt_drv_with_miller_cap
-opt_duplicate_cte_constrained_hport
-opt_enable_data_to_data_checks
-opt_enable_podv2_clock_opt_flow
-opt_enable_restructure
-opt_fix_fanout_load
-opt_flop_pins_report
-opt_flops_report
-opt_high_effort_cells
-opt_hold_allow_overlap
-opt_hold_allow_resize
-opt_hold_allow_setup_tns_degradation
-opt_hold_cells
-opt_hold_ignore_path_groups
-opt_hold_on_excluded_clock_nets
-opt_hold_slack_threshold
-opt_hold_target_slack
-opt_honor_density_screen
-opt_honor_fences
-opt_leakage_to_dynamic_ratio
-opt_max_density
-opt_max_length
-opt_move_insts
-opt_multi_bit_combinational_merge_timing_effort
-opt_multi_bit_combinational_mode
-opt_multi_bit_combinational_opt
-opt_multi_bit_combinational_split_timing_effort
-opt_multi_bit_flop_merge_bank_label_inference
-opt_multi_bit_flop_merge_timing_effort
-opt_multi_bit_flop_name_prefix
-opt_multi_bit_flop_name_separator
-opt_multi_bit_flop_name_suffix
-opt_multi_bit_flop_opt
-opt_multi_bit_flop_reorder_bits
-opt_multi_bit_flop_split_report_failure_reason
-opt_multi_bit_flop_split_timing_effort
-opt_multi_bit_unused_bit_count
-opt_multi_bit_unused_bits
-opt_new_inst_prefix
-opt_new_net_prefix
-opt_one_pass_lec
-opt_pin_swapping
-opt_podv2_flow_effort
-opt_post_route_allow_overlap
-opt_post_route_area_reclaim
-opt_post_route_art_flow
-opt_post_route_check_antenna_rules
-opt_post_route_drv_recovery
-opt_post_route_fix_clock_drv
-opt_post_route_fix_glitch
-opt_post_route_fix_si
-opt_post_route_fix_si_transitions
-opt_post_route_hold_recovery
-opt_post_route_setup_recovery
-opt_power_effort
-opt_pre_route_ndr_aware
-opt_preserve_all_sequential
-opt_preserve_hpin_function
-opt_remove_redundant_insts
-opt_report_multi_bit_unmerged_reasons
-opt_resize_flip_flops
-opt_resize_level_shifter_and_iso_insts
-opt_resize_power_switch_insts
-opt_sequential_genus_restructure_report_failure_reason
-opt_setup_target_slack
-opt_skew
-opt_skew*
-opt_skew_apply_delay_limits_to_full_flow
-opt_skew_ccopt
-opt_skew_delay_pre_cts
-opt_skew_macro_only
-opt_skew_max_allowed_delay
-opt_skew_min_allowed_delay
-opt_skew_no_boundary
-opt_skew_post_route
-opt_skew_pre_cts
-opt_target_based_opt_file
-opt_target_based_opt_file_only
-opt_target_based_opt_hold_file
-opt_tied_inputs
-opt_time_design_compress_reports
-opt_time_design_expanded_view
-opt_time_design_num_paths
-opt_time_design_report_net
-opt_time_design_vertical_timing_summary
-opt_unfix_clock_insts
-opt_verbose
-optimizationDensityScreenMargin
-optimizeCoreOnly
-optimizeOrder
-optimizeReplicatedModules
-optimizeSequentialCells
-optimize_cross_via
-optimize_stripe_for_routing_track
-optimize_via_on_routing_track
-optimized
-optionFile
-optionList
-options
-order_dependent
-order_weight
-ori
-orient
-orientBottom
-orientLeft
-orientRight
-orientTop
-orientation
-origin
-original
-original_dir
-original_tag
-orthogonal_connection_only
-orthogonal_offset
-orthogonal_only
-ouput_current_data_prefix
-out
-outDir
-outFile
-out_dir
-out_file
-outdir
-outerRingByEdge
-outerRingBySide
-outer_shield_spacing
-outer_shield_width
-outfile
-output
-outputCap
-outputCriticalNetColorFromFileOnly
-outputFile
-outputInstanceName
-outputMacro
-outputMacros
-outputMaskLayers
-outputNetName
-outputPhysicalInstInFile
-outputPin
-output_clock
-output_components
-output_current_data_prefix
-output_def_file
-output_dir
-output_directory
-output_file
-output_format
-output_incomplete_nets
-output_lef_file
-output_lef_macros
-output_library
-output_loads
-output_logical_only_nets
-output_macros
-output_nets_for_wire_distribution
-output_pin
-output_pins
-output_port
-output_pwr_pin_mapping
-output_tap_name
-output_threshold_pct
-output_threshold_pct_fall
-output_threshold_pct_rise
-output_unrouted_nets
-outputs
-over
-over_bumps
-over_physical_pins
-over_pin
-over_pins
-over_power_domain
-over_row_extension
-overflow
-overflowMap
-overlap
-overlapConstraints
-overlapRowOnly
-overlapSameSiteRow
-overlap_areaio
-overlap_blockages
-overlap_keepout
-overlap_macro
-overlap_only
-override
-overrideNetCap
-override_existing_latencies
-override_existing_latencies_pins
-override_set_power_data
-overshoot_undershoot
-oversize
-overwrite
-overwrite_incremental_delay
-overwrite_tag
-p
-p1
-p2
-p2p
-pBlockages
-package_capacitance
-package_inductance
-package_model_file
-package_resistance
-package_trace_connectivity
-packing
-pad
-padCellSkipRoutingOnPadSide
-padPinLayerRange
-padPinMaxLayer
-padPinMinViaSize
-padPinPortConnect
-padPinSplit
-padPinTarget
-padPinWidth
-padRingLayer
-padRingLefConvention
-padRingWidth
-padcore_ring_bottom_layer_limit
-padcore_ring_top_layer_limit
-padding
-padsOnly
-parallelEnable
-parallel_routing
-parallel_run_length
-parameter_names
-parameterized
-parameterized_via_only
-parasitic_extractor_command_file
-parent
-parents
-partial
-partial_overlap_threshold
-partial_set_thru_domain
-partition
-partitionHports
-partitionListFile
-partitionOnly
-partition_boundary_polarity
-partition_count
-partition_dir
-partition_groups
-partition_twf
-partitions
-passiveFill
-passive_fill
-patch
-path
-pathReports
-pathSeg
-path_adjust_group
-path_based_ssta
-path_exceptions
-path_group
-path_length
-path_num
-path_slew_propagation
-path_specification
-path_type
-pathreports
-paths
-pattern
-pattern_array
-pattern_center
-pattern_file
-pattern_full_chip
-pattern_map
-pattern_ring
-pattern_side
-pbaEcoRoute
-pbaEffort
-pd
-pdef
-peak
-peakCap
-peak_current
-peak_em_analysis
-peak_time
-pegasus_bin
-pending
-perSideNumSwitches
-per_partition
-per_tol_val
-per_tol_val_optimistic
-per_tol_val_pessimistic
-percent
-percent_cap_tolerance
-percent_tolerance
-percent_tran_tolerance
-perim
-period
-permutePack
-persistent
-pessimisticMo
-pessimisticMode
-pessimistic_base_timing
-pessimistic_mode
-pg
-pgCapacitance
-pgCapacitanceFactor
-pgCapacitanceFactorfloat
-pgCapacitancevalue_in_farads
-pgCenterLine
-pgHGrid
-pgInductance
-pgInductancevalue_in_henrys
-pgLayer
-pgNet
-pgPitch
-pgPushDownHonorUPF
-pgVGrid
-pg_fill_config_file
-pg_hookup_flow
-pg_mesh_direction
-pg_mesh_main_width
-pg_mesh_max_width
-pg_mesh_width
-pg_model_over_macros
-pg_net
-pg_net_voltages
-pg_pin
-pg_port
-pg_resource_model
-pg_width_list
-pg_width_range
-pgdb_layermap
-pgdb_list_file
-pginst
-pgnet
-pgnetonly
-pgonly
-pgpad
-pgv_mode_dynamic_switch_pattern
-phase_shift_table
-phys
-phys_hier
-phys_inst
-physical
-physicalLibrary
-physical_db
-physical_pin
-physical_pin_only
-physically_exclusive
-pin
-pinBlk
-pinCutSpace
-pinDepth
-pinEditInBatch
-pinGroup
-pinGuide
-pinLabels
-pinLayer
-pinLayerBottom
-pinLayerLeft
-pinLayerRight
-pinLayerTop
-pinLoad
-pinLocation
-pinMap
-pinName
-pinNames
-pinOffStripe
-pinOnBoundary
-pinOnly
-pinPurpose
-pinTemplate
-pinTextOrientation
-pinToStripeDistance
-pinToViaDistanceNonPrefDirection
-pinToViaDistancePrefDirection
-pinWidth
-pin_based_twf
-pin_cap_tolerance
-pin_capacitance
-pin_delimiter
-pin_effective_domain
-pin_file
-pin_layer
-pin_levels
-pin_list
-pin_load
-pin_offset
-pin_polarity
-pin_shape_current_distribution
-pin_type
-pin_width
-pin_x_loc
-pins
-pinsOffStrip
-pins_analog_names
-pins_clock_names
-pins_ground_names
-pins_group_distance
-pins_output_names
-pins_power_names
-pins_text_pin_map
-pitch
-pitchOffset
-pitchX
-pitchY
-pitch_pattern
-pitch_x
-pitch_y
-pitches
-pitchxy
-pkg_bga_name
-pkg_die_name
-pkg_net_name
-pkg_pin_current_file
-place
-placeBlk
-placeBlockage
-placeByNetWireIntersect
-placeOnly
-placeUnderVerticalNet
-place_design_floorplan_mode
-place_design_integrity_ir_fix_effort
-place_design_refine_macro
-place_design_refine_place
-place_detail_activity_power_driven
-place_detail_allow_border_pin_abut
-place_detail_allow_single_height_row_symmetry_x
-place_detail_check_cut_spacing
-place_detail_check_inst_space_group
-place_detail_check_route
-place_detail_color_aware_legal
-place_detail_context_aware_legal
-place_detail_eco_max_distance
-place_detail_eco_priority_insts
-place_detail_fixed_shifter
-place_detail_honor_inst_pad
-place_detail_io_pin_blockage
-place_detail_iraware_max_drive_strength
-place_detail_irdrop_aware_effort
-place_detail_irdrop_aware_timing_effort
-place_detail_irdrop_region_number
-place_detail_legalization_inst_gap
-place_detail_max_shifter_column_depth
-place_detail_max_shifter_depth
-place_detail_max_shifter_row_depth
-place_detail_no_filler_without_implant
-place_detail_pad_fixed_insts
-place_detail_pad_physical_cells
-place_detail_preroute_as_obs
-place_detail_preserve_routing
-place_detail_remove_affected_routing
-place_detail_swap_eeq_cells
-place_detail_use_GA_filler_groups
-place_detail_use_check_drc
-place_detail_use_diffusion_transition_fill
-place_detail_use_no_diffusion_one_site_filler
-place_detail_wire_length_opt_effort
-place_effort
-place_global_activity_power_driven
-place_global_activity_power_driven_effort
-place_global_align_macro
-place_global_allow_3d_stack
-place_global_auto_blockage_in_channel
-place_global_clock_gate_aware
-place_global_clock_power_driven
-place_global_clock_power_driven_effort
-place_global_cong_effort
-place_global_cpg_effort
-place_global_cpg_file
-place_global_enable_advanced_pipeline
-place_global_enable_distributed_place
-place_global_group_flop_to_macro
-place_global_group_flop_to_macro_level
-place_global_group_flop_to_macro_list
-place_global_ignore_scan
-place_global_ignore_spare
-place_global_max_density
-place_global_module_aware_spare
-place_global_module_padding
-place_global_place_io_pins
-place_global_reorder_scan
-place_global_soft_guide_strength
-place_global_solver_effort
-place_global_timing_effort
-place_global_uniform_density
-place_hard_fence
-place_hierarchical_flow
-place_macro
-place_opt_post_place_tcl
-place_opt_run_global_place
-place_order
-place_report
-place_rpt
-place_spare_update_timing_graph
-place_status
-place_xxx
-placed
-placement
-placementAdjustX
-placementAdjustXY
-placementAdjustY
-placementCheck
-placementHalo
-placement_blockage
-placeunderverticalnet
-planDesign_target_util
-ploc_file_list
-plot
-plugin_tcl
-pnrLibDataOnly
-point
-point_to_point
-poly
-polygon
-polygon_edge_end
-polygon_edge_start
-polygons
-port
-port2bbox
-port2hinst
-port2instgrp
-port2macro
-port2port
-port2stdcell
-portForEachStripePin
-portMap
-portNum
-portParam
-portPriority
-port_grouping_by_ploc_files
-port_grouping_file
-port_grouping_tiles_file
-portmap
-ports
-position
-positive
-post
-postCTS
-postCts
-postECOSuffix
-postMask
-postRoute
-postRoute_cap
-postRoute_clkcap
-postRoute_clkres
-postRoute_res
-postRoute_xcap
-postRoutewith
-postStaTcl
-post_eco_dir
-post_load_script
-post_reshape_tcl
-post_synthesis
-postroute
-power
-powerAware
-powerDomain
-powerDomainBoundaryPort
-powerDomainCoverage
-powerDomains
-powerEffort
-powerFile
-powerGround
-powerOptFocus
-powerRailLayer
-powerSwitch
-power_compatible
-power_config_file
-power_db
-power_db_directory
-power_density_tile_size
-power_density_tiles
-power_density_tiles_row_col
-power_density_tiles_size
-power_directory
-power_domain
-power_domain_list
-power_domains
-power_gate_file
-power_grid_library
-power_grid_library_path
-power_grid_library_view
-power_include_file
-power_include_initial_x_transitions
-power_map_file
-power_match_state_for_logic_x
-power_net
-power_nets
-power_output_directory
-power_pad_size
-power_pins
-power_routing
-power_routing_layer_bottom
-power_routing_layer_top
-power_switch
-power_unit
-power_weight
-powerdomain
-powergate_characterization_voltages
-powergate_finegrain_simulation
-powergate_multi_enable_characterization_method
-powergate_parameters
-powergate_parameters_file
-powergrid_view_libraries
-powering_down_rails
-powering_up_rails
-powerup_fast_mode
-powerup_sequence_file
-pragma
-pre
-pre10
-preCTS
-preCheck
-preCts
-prePlace
-preRoute
-preRoute_cap
-preRoute_clkcap
-preRoute_clkres
-preRoute_res
-preStaTcl
-pre_compare
-pre_eco_dir
-pre_exit
-pre_fixed_cells_blockage_direction
-pre_load_script
-pre_read
-pre_script
-pre_simulation_empty_period
-pre_simulation_period
-pre_simulation_power_exclude_period
-pre_simulation_resolution
-pre_skill
-prechain_powerup_sequence_file
-prechain_powerup_sequence_filefilename
-precision
-predefined
-predict_eco
-predict_output
-predict_prects
-preferH
-preferV
-prefer_multi_cut_via
-prefer_only
-preferredDensity
-preferredTopLayer
-preferred_extra_space
-preferred_keep_nets
-preferred_routing_layer_effort
-preferred_vias_only
-prefix
-prefixName
-prefixOn
-prefix_name
-preliminary
-preroute
-prerouteAlign
-preserveFiller
-preserveModuleFunction
-preservePin
-preserveRoute
-preserveShape
-preserveUserOrder
-preserve_routes
-preserve_sink_insertion_delays
-prevent_diagonal_wire_access_bumps
-prevent_vertical_stack_max_length_violation
-prevent_via_under_bump
-prevent_via_under_bump_extension
-preview
-previousDir
-primary_input
-printPinMovementStatistics
-print_cell_name
-print_complete_short_path
-print_deleted
-print_gif_range_percentage
-print_memory_power
-print_summary
-priority_list
-probe_instance_pin_waveforms
-probe_instance_tap_waveforms
-probe_package_interface_ports
-probe_pin_voltage_list
-probe_waveform_list
-probing_node_file
-probing_region_file
-process
-process_antenna
-process_bulk_diffusion_ports
-process_bulk_pins_for_body_bias
-process_node
-process_node_data
-process_techgen_em_rules
-profiling_power_file
-promote_pin_shapes_only
-promotedMacroMaxLayer
-promotedMacroMinLayer
-propSlew
-propagate_clocks
-propagated
-property
-property_list
-proportional
-proto
-protoReportFile
-protoReportFilefileName
-prototype
-prototypeChainDepth
-prototypeChainDepthGivenRampUpCurrent
-prototypeDelayGivenRampUpCurrent
-prototypeIgnoreLeakage
-prototypeMaxChainDepth
-prototypeMinChainDepth
-prototypeNumberSwitches
-prototypeRampUpTime
-prototypeSweepChainDepth
-prototypeSweepSwitchNumber
-psPMBased
-psdl_file
-pt
-ptn
-ptnArrX
-ptnArrY
-ptnCore
-ptnInst
-ptnLib
-ptnName
-ptnSite
-ptnToCoreGap
-ptnToPtn
-ptnToPtnGap
-ptnView
-ptn_dir
-ptn_net_dir
-ptns
-pull_back_distance
-pulse_width_check
-pushCore
-pushDownHonorInsidePinForSpecialNet
-pushDownNonPGSpecialNet
-pushDownSDC
-pushDownSelectedPGBump
-pushDownSelectedPGWiresAsRouteBlockage
-pushDownSpecialNetAsObs
-pushOut
-pushPinConstraint
-pushRoute
-pushdown
-pushdownAllBumps
-pushdown_dir
-pushdown_tag
-pvs_fill
-pwl
-pwrWithinMinGap
-pwrnet
-pwrnets
-q
-qrcCmdFile
-qrcCmdType
-qrcOutputMode
-qrcRunMode
-qsub
-queue
-quickAbstractForCustomCells
-quiet
-quiet_nets
-quit_on_activity_coverage_threshold
-quite
-qx_tech_file
-r
-r0Corner
-r0InsideCorner
-r0Side
-r0SideOrientation
-rBlockages
-rOn
-radius
-railModel
-railWidth
-rail_analysis_directory
-rail_analysis_domain
-rail_analysis_opacity
-rail_analysis_type
-rail_directory
-rail_include
-rail_include_file_begin
-rail_include_file_end
-rail_path
-rail_trigger_switching_pattern
-railwidth
-rampUpChainDepth
-rampUpRailVoltagePercent
-rampUpTime
-random
-random_map_dir
-range
-range_max
-range_min
-range_or_enum
-rank
-raw
-rawViolsMark
-rc
-rcCornerAttribute
-rc_corner
-rc_corner_map
-rc_corners
-rdlConstraintFile
-rdl_def
-rdl_def_list
-rdl_orientation
-rdl_placement
-rdl_routing_layer_bottom
-rdl_routing_layer_top
-readGlobals
-readPowerSwitchCell
-readPowerSwitchCellfileName
-readSystemReservedLayers
-read_detail_delta_temperature_file
-read_rcdb
-read_thermal_map
-real_delays_only
-reasonNotMerged
-reason_not_merged
-receiver_clk_peak_limit
-receiver_latch_peak_limit
-receiver_peak_limit
-receiver_pin
-recommend_width
-recomputeDensity
-recompute_delay_calc
-recompute_parallel_arcs
-record_inst_peak_current
-record_results_start_time
-recovery
-recrem
-rect
-rect_only_pattern
-rectangle
-rectangle_shape
-rects
-redo
-reduce_by_flexfiller
-ref
-refHinsts
-refInst
-refLibs
-refMaster
-refObj
-refType
-ref_flop
-ref_lib
-ref_tag
-ref_type
-referToFirst
-refer_obj
-reference
-referenceData
-referenceTech
-reference_boundary
-reference_edge
-reference_net
-reference_pin
-reff_detail_report
-reff_domain_report_format
-reff_eval_nodes
-reff_pin_report_layer
-reff_pin_report_method
-reff_report_all
-refinePlace
-reflib
-regexp
-region
-region_pitch
-register_endpoint
-register_gating_efficiency
-register_inputs
-register_only
-register_outputs
-regular
-regular_wire_with_drc
-related_pin_transition
-relativeDistToSink
-relativeOrient
-relative_assignment
-relative_block
-relative_block_constraint
-relative_bump_cell
-relative_bump_type
-relative_c_th
-relative_min_pitch
-relative_object
-relative_offset
-relative_pin_layer
-relative_selected_bump
-relative_to_parent
-relative_type
-relax_arc_match
-relaxed_placement
-releaseLicense
-remashold
-remoteHost
-removal
-remove
-removeAll
-removeEndSpace
-removeFirstCellSpacing
-removeHalfWireExtensionOnPin
-removeNets
-removeOldOpenVio
-removePowerGround
-removeSpacing
-remove_duplicate_inst
-remove_emview_dangling_resistor
-remove_existing_route
-remove_existing_wires
-remove_floating_stapling
-remove_floating_stripe_over_block
-remove_ignore_pins
-remove_layers_below
-remove_net_pin_overlap
-remove_overlap
-remove_sinks
-remove_status_row
-remove_stripe_under_ring
-remove_tech
-repRoutingOnly
-repeat
-repeat_window
-repeatedSymmetricAbuttedFPlan
-replaceTieConnection
-replaceWorWandWithWire
-replace_bus_bit
-replace_inout_with_output_for_pg_ports
-replace_str
-replace_string
-report
-reportAllWithinChannelWidth
-reportFile
-reportFormat
-reportFullClockPath
-reportGap
-reportHierPort
-reportIgnoredNets
-reportLongestChain
-reportLsfInfo
-reportMissingPowerOnly
-reportOnly
-reportOnlyFile
-reportOrModifyBudget
-reportOutBound
-reportSameNetPinAsOverlap
-reportSpareCells
-reportUtil
-report_average_switching_activity
-report_black_boxes
-report_cell_group_activity_summary_report
-report_clock_instance_switching_info
-report_conn_pin_wire
-report_constant_nets
-report_cut_stripe
-report_db
-report_detail_multiple_voltage_cap
-report_file
-report_idle_instances
-report_instance_switching_info
-report_instance_switching_list
-report_instances_missing_current_data
-report_layer_based_ir_average
-report_layers_above_pin_for_instance_ir
-report_library_usage
-report_limit
-report_low_utilized_channels
-report_max_virtual_attacker_constituents
-report_missing_bulk_connectivity
-report_missing_input
-report_missing_nets
-report_msmv_format
-report_noise
-report_only
-report_power_format
-report_power_in_parallel
-report_power_options
-report_prefix
-report_rlrp_path_instance_list
-report_scan_chain_stats
-report_shorts
-report_si_slew_max_transition
-report_stat
-report_summary
-report_time_display_fraction_digits
-report_timing
-report_twf_attributes
-report_unplaced_block
-report_violating_pin
-report_virtual_attacker_constituents
-report_voltage_drop
-required
-required_width
-res
-reservedLayer
-reserved_words
-reset
-resetMap
-resetViolationMarker
-reset_activity_before_readback
-reset_all
-reset_color_scale
-reset_latency_files
-reset_predict
-reset_preroutes
-reset_type
-resfile
-reshape
-resizeInst
-resize_direction
-resolution
-resort_values_min_to_max
-resource
-respect_defined_nets
-respect_placement_blockage
-respect_route
-respect_routes
-respect_signal_routes
-respect_stdcell_geometry
-respect_wire_ndr
-restoreMark
-restoreStep
-restore_callback
-restrict_boundary_macro_distance
-restricted
-result_file
-result_name
-retain_delay
-retain_generated_pgv_on_error
-retention
-retime
-retimeDepth
-retimeDepthEarly
-retimeMode
-retime_delaycal_pins
-retime_format
-retime_mode
-return_bumps_name
-return_object_pointer
-return_tag
-return_type
-reuseBuffer
-reuse_block_state_directory
-reuse_flop_ranking_data
-reuse_flop_ranking_data_hier
-reuse_md_db_path
-reuse_state_directory
-reverseOrder
-reverse_alternate
-reverse_rows
-reverse_slope_limit
-reverse_voltage_change_threshold
-reverse_with_nondefault_width
-revised_design
-rguide
-right
-rightBottomCorner
-rightBottomCornerEven
-rightBottomCornerNeighbor
-rightBottomCornerOdd
-rightBottomEdge
-rightBottomEdgeEven
-rightBottomEdgeNeighbor
-rightBottomEdgeOdd
-rightCornerBottomBorder
-rightCornerTopBorder
-rightEdge
-rightEdgeBottomBorder
-rightEdgeEven
-rightEdgeOdd
-rightEdgeTopBorder
-rightGap
-rightNumSwitch
-rightOffset
-rightOrientation
-rightPattern
-rightSide
-rightTopCorner
-rightTopCornerEven
-rightTopCornerNeighbor
-rightTopCornerOdd
-rightTopEdge
-rightTopEdgeEven
-rightTopEdgeNeighbor
-rightTopEdgeOdd
-right_violation
-ring
-ring_target
-rise
-rise_clock
-rise_delay
-rise_from
-rise_slack
-rise_slew
-rise_through
-rise_to
-rise_waveform
-rising
-rlrp_cell_report_layer
-rlrp_detail_report
-rlrp_eval_nodes
-rlrp_inst
-rlrp_percentage_threshold
-rlrp_pin_based_report
-rlrp_pin_report_layer
-rlrp_pin_report_method
-rlrp_threshold
-rms_em_analysis
-ron_measure_threshold
-rotate
-rotate_bump
-rotate_point
-route
-routeBased
-routeBasedStrict
-routeBlk
-routeCongestionThreshold
-routeDesignFixClockNets
-routeDesignRouteClockNetsFirst
-routeLayer
-routeStyle
-routeTrunkWithClusterTargetSize
-routeUseAutoVia
-routeWidth
-routeWithSIDriven
-routeWithTimingDriven
-route_add_antenna_inst_prefix
-route_adjust_auto_via_weight
-route_allow_inst_overlaps
-route_allow_pin_as_feedthrough
-route_allow_pin_as_feedthru
-route_antenna_cell_name
-route_antenna_diode_insertion
-route_concurrent_minimize_via_count_effort
-route_connect_to_bumps
-route_detail_add_passive_fill_only_on_layers
-route_detail_allow_passive_fill_only_in_layers
-route_detail_antenna_eco_list_file
-route_detail_auto_stop
-route_detail_check_mar_on_cell_pin
-route_detail_end_iteration
-route_detail_fix_antenna
-route_detail_fix_antenna_on_secondary_pg_nets
-route_detail_fix_antenna_with_gate_array_filler_mode
-route_detail_merge_abutting_cut
-route_detail_min_length_for_spread_wire
-route_detail_min_length_for_widen_wire
-route_detail_min_slack_for_opt_wire
-route_detail_no_taper_in_layers
-route_detail_no_taper_on_output_pin
-route_detail_on_grid_only
-route_detail_post_route_litho_repair
-route_detail_post_route_spread_wire
-route_detail_post_route_swap_via
-route_detail_post_route_via_pillar_effort
-route_detail_post_route_wire_widen
-route_detail_post_route_wire_widen_rule
-route_detail_postroute_via_priority
-route_detail_search_and_repair
-route_detail_signoff_effort
-route_detail_stub_routing_in_first_layer
-route_detail_use_multi_cut_via_effort
-route_diode_insertion_for_clock_nets
-route_eco_ignore_existing_route
-route_enable_route_rule_si_limit_length
-route_enforce_route_rule_on_special_net_wire
-route_extra_via_enclosure
-route_fix_clock_nets
-route_high_freq_constraint_groups
-route_high_freq_match_report_file
-route_high_freq_num_reserved_layers
-route_high_freq_remove_floating_shield
-route_high_freq_search_repair
-route_high_freq_shield_trim_length
-route_honor_exclusive_region
-route_honor_power_domain
-route_ignore_antenna_top_cell_pin
-route_ignore_follow_pin_shapes
-route_interposer*
-route_interposer_allow_diagonal_trunk
-route_interposer_interlayer_shielding_layers
-route_interposer_interlayer_shielding_nets
-route_interposer_interlayer_shielding_offsets
-route_interposer_interlayer_shielding_widths
-route_interposer_same_layer_shielding_net
-route_interposer_same_layer_shielding_width_spacing
-route_interposer_trunk_routing_layers
-route_interposer_trunk_routing_width_spacing
-route_net_NDR
-route_number_fail_limit
-route_number_thread
-route_number_warning_limit
-route_over_rows_only
-route_pg_style
-route_process_node
-route_rc_extraction_corner
-route_relaxed_route_rule_spacing_to_power_ground_nets
-route_reserve_space_for_multi_cut
-route_reverse_direction
-route_route_clock_nets_first
-route_rule
-route_selected_net_only
-route_shield_crosstie_offset
-route_shield_length_threshold
-route_shield_report_skip_status
-route_shield_tap_cell_insertion
-route_shield_tap_cell_name
-route_skip_analog
-route_strict_honor_route_rule
-route_strictly_honor_1d_routing
-route_stripe_layer_range
-route_style
-route_third_party_data
-route_tieoff_to_shapes
-route_trim_pull_back_distance_from_boundary
-route_trunk_with_cluster_target_size
-route_type_order
-route_use_auto_via
-route_via_weight
-route_with_eco
-route_with_litho_driven
-route_with_si_driven
-route_with_timing_driven
-route_with_trim_metal
-route_with_via_in_pin
-route_with_via_only_for_block_cell_pin
-route_with_via_only_for_stdcell_pin
-routes_only
-routing
-routingCongestionAware
-routingHalo
-routingHaloBottomLayer
-routingHaloTopLayer
-routingLayersOnly
-routing_blockage
-routing_to_specialnet
-row
-rowFlip
-rowHeightIncrementCornerToCorner
-rowHeightIncrementIncornerToCorner
-rowHeightIncrementIncornerToIncorner
-rowHeightMultiple
-rowMargin
-rowName
-rowPatternSite
-rowSiteHeight
-rowSiteWidth
-rowSpaceType
-rowSpacing
-row_col
-rows
-rows_without_stripes_only
-rptFi
-rptFile
-rptNegSlackOnPorts
-rpt_file
-rsExts
-rsh
-rtl
-rtl2gate
-rtl_block
-rtl_stim
-rule
-rule_file
-rule_file_drc
-rule_file_smart_verify_lvs
-rule_only
-rule_selection_options
-rulemap
-runMode
-run_VSR_Script
-run_name
-run_script_only
-run_simulation
-rundir
-s
-safety_mechanism
-samePort
-same_hier_only
-same_layer_target_only
-same_length_site
-same_sized_stack_vias
-save
-saveCdsFixedVias
-saveEcoOptDb
-saveMaskDataLocked
-saveNetVoltage
-savePlacement
-saveRelativePath
-saveRestoreFile
-saveTopoFile
-saveTopofile
-save_bbox
-save_bbx
-save_voltage_waveforms
-scale
-scaleNets
-scaleRC
-scale_clock_network
-scale_duration
-scale_factor
-scale_initial_condition_current
-scale_rms_limit
-scale_ron
-scale_to_sdc_clock_frequency
-scanChain
-scanChains
-scanClock
-scanEffort
-scanEnable
-scanTrace
-scan_chain_activity
-scan_chain_name
-scan_control_file
-scan_mbff_chain_type
-scenario
-schematic
-scheme
-scope
-scribe_all
-scribe_east
-scribe_north
-scribe_south
-scribe_west
-sdc
-sdc_file
-sdc_files
-sdf
-sdf_field
-sdp
-sdpGroups
-sealring_all
-sealring_east
-sealring_north
-sealring_south
-sealring_west
-searchAllSides
-searchArea
-search_desc
-search_method
-search_range
-seb_lifetime
-seb_table
-seb_temperature
-secondary
-secondaryPinMaxGap
-secondaryPinNet
-secondaryPinRailLayer
-secondaryPinRailVerticalStripeGrid
-secondaryPinRailWidth
-secondary_attacker_decoupling_factor
-secondary_pg_nets
-sections
-segment
-segment_end
-segment_start
-selInstFile
-selNet
-selNetFile
-sel_net
-select
-selectDrvNetFile
-selectDrvPinFile
-selectHoldEndpoints
-selectInst
-selectMarkedNet
-selectNet
-selectNetFile
-selectSetupEndpoints
-select_only
-select_violation_bumps
-selected
-selectedCell
-selectedNets
-selectedOnly
-selectedPinStatus
-selectedRouteBlk
-selectedTerms
-selected_blocks
-selected_bump
-selected_cells
-selected_inst
-selected_net_only
-selected_rules
-selected_vias
-selected_wires
-selection
-sem_db
-separate_delta_delay_on_data
-seqOnly
-seq_activity
-seq_output
-sequential
-sequentialConstProp
-series_resistance
-session_cpu
-setDontTouch
-setIlmType
-setPreplaced
-setTermSpecial
-setType
-set_analyze_bbox
-set_callback
-set_current_file
-set_net_freq
-set_power_event_based
-set_power_switching_pattern
-set_table_style
-set_to_set_distance
-set_total_power
-set_via_expansion_dir
-settling_buffer
-setup
-setupOnly
-setupRecovery
-setupTargetSlack
-setupTargetSlackPerView
-setupXtalkDeltaThreshold
-setupXtalkSlackThreshold
-setup_folding
-setup_slack
-setup_views
-setuphold
-setupholdmerge_when_paired
-severity
-shape
-shape_keep_net
-shapes
-shareWellAOBufferingSupport
-share_resource
-share_shields
-shared
-shared_sinks
-shellTimeout
-shield
-shieldGap
-shieldNet
-shieldTolerance
-shieldType
-shieldWidth
-shield_look_down_layers
-shield_look_up_layers
-shield_net
-shield_only
-shield_shape
-shield_side
-shield_tap_instance_insertion_effort
-shielding
-shielding_nets
-shift
-shiftBased
-shift_arrival_time
-shifter
-shifterPinConnection
-short
-shortWires
-short_file
-short_pin_nodes
-shortcut
-shortest
-shorting_resistance
-shorting_resistancevalue
-shortuct
-shoulder
-showAll
-show_all_attackers
-show_drc_info_for_edit_shape
-show_generator_paths
-show_layer_net_setting_list
-show_leaf_cells
-show_legend_on_layout
-show_msv_cells
-show_sinks
-shrinkFactor
-shrinkFence
-shutoff_condition
-si
-siAware
-si_enabled
-si_post_route_fix
-si_reselection
-si_reselection_delay_threshold
-sibling
-sibling_look_down_layers
-sibling_look_up_layers
-side
-sideEndOffsetList
-sideNumSwitchList
-sideOffsetList
-sideOrientationList
-sidePatternList
-sideStartOffsetList
-side_path_level
-sigma
-signOff
-signal
-signalPinAsPG
-signal_net
-signal_only
-significant_digits
-signoff
-signoff_alignment_settings
-signoff_fill
-signoff_stream_layer_map
-silently_ignore_unsupported_vias
-simple
-simplePrefix
-simulation_net
-simulation_net_file
-simulation_period
-singleInst
-singleInstance
-single_cpu_lsf_args
-sink
-sink*
-sink_color
-sink_grid
-sink_grid_box
-sink_grid_exclusion_zones
-sink_grid_sink_area
-sink_instance_prefix
-sink_level
-sinks
-sinst
-site
-siteOffset
-siteOnly
-site_name
-site_parameter
-size
-sizex
-sizey
-skew
-skewCoreOnly
-skew_group
-skew_groups
-skewingSlackConstraint
-skewness
-skip
-skipAutoBusBitOrder
-skipCcopt
-skipCells
-skipCheck
-skipComponents
-skipDrvNetfile
-skipFinFETGrid
-skipMode
-skipNets
-skipPlaceExternalUnconnectedPin
-skipPlacement
-skipRefinePlace
-skipRoute
-skipRouteBlockagesOutsidePartition
-skipRow
-skipRows
-skipSpace
-skipSpecialNets
-skipViolations
-skipWrappingPins
-skipX
-skipY
-skip_antenna_fix
-skip_auto_load_results
-skip_block_pin
-skip_category_mode
-skip_cells
-skip_clock_gate
-skip_crossing_trunks
-skip_extraction
-skip_file
-skip_filler
-skip_generate_fence
-skip_interface_paths
-skip_io_paths
-skip_layer_list_file
-skip_map_check
-skip_net
-skip_net_file
-skip_nets_or_pins_in_header
-skip_noise_model_check
-skip_partial_overlap_via
-skip_pg
-skip_report
-skip_routing
-skip_row
-skip_side
-skip_signal_net_check
-skip_slew_merge_from_disabled_path
-skip_space
-skip_space_by_micron
-skip_space_by_site_width
-skip_switch_net_extraction
-skip_sync
-skip_timing_update
-skip_trimmetal_layers
-skip_tw
-skip_via
-skip_via_on_pin
-skip_via_on_wire_shape
-skip_via_on_wire_status
-skipconst
-skiptw
-slack
-slackAdjustment
-slackAdjustmentPriority
-slackDriven
-slackReports
-slackThreshold
-slackWeighting
-slack_pruning_threshold
-slack_threshold
-slave_clock_pins
-slew
-slewOutBoundLimitHigh
-slewOutBoundLimitLow
-slew_interval
-slew_lower_threshold_pct
-slew_lower_threshold_pct_fall
-slew_lower_threshold_pct_rise
-slew_propagation
-slew_upper_threshold_pct
-slew_upper_threshold_pct_fall
-slew_upper_threshold_pct_rise
-smart_verify_drc
-smart_verify_lvs
-smart_window
-smartconnect
-snap
-snapAllCorners
-snapBlockGrid
-snapConstraintGrid
-snapCoreGrid
-snapDieGrid
-snapFdBudgetTo
-snapInputBudget
-snapInputBudgetTo
-snapIoGrid
-snapModifiedToBoundary
-snapNegativeOnly
-snapOutputBudget
-snapOutputBudgetTo
-snapPlaceBlockageGrid
-snapPlaceBlockageType
-snapToBoundary
-snapToMGrid
-snapToNearest
-snapToSite
-snapToTrack
-snap_align_to
-snap_all_corners_to_grid
-snap_bus_to_pin
-snap_distance
-snap_end_to
-snap_layer_for_current_taps
-snap_m1_track_to_cell_pins
-snap_objects_to_track
-snap_to
-snap_to_end
-snap_to_track
-snap_to_track_honor_color
-snap_to_track_pin
-snap_to_track_regular
-snap_trim_metal_to_trim_grid
-snap_via_center_to_grid
-snap_wire_center_to_grid
-snetPin
-socv
-socv_accuracy_mode
-socv_lvf_mode
-socv_machine_learning_level
-socv_use_lvf_tables
-soft
-softFixed
-softGuide
-sort
-sortBy
-sort_by
-source
-source*
-source_color
-source_depth
-source_insertion
-source_latency_included
-source_level
-source_location_file
-source_match
-sources
-space
-space_mode
-spacerCellName
-spacing
-spacing*
-spacingAbove
-spacingBelow
-spacingX
-spacingY
-spacing_above
-spacing_below
-spacing_bottom
-spacing_from_block
-spacing_horizontal
-spacing_multiplier
-spacing_radial
-spacing_right
-spacing_table
-spacing_top
-spacing_type
-spacing_vertical
-spacing_weight
-spacing_x
-spacing_y
-spareCells
-spatial
-spd_file
-spec_file
-special
-specialNetRouting
-specialNets
-specialRouteUserClass
-specialShape
-special_wire
-specialnets
-specifiedIosOnly
-specifyHoldEndpointsMargin
-specifySetupEndpointsMargin
-specifySideList
-specifySides
-specifyTopLayer
-specifyToplayer
-specifyViaName
-spectre
-spectre_analysis_options
-spectre_cmd_options
-spectre_lang_escape_chars
-spectre_path
-spef
-spefMapFile
-spef_field
-spef_file
-spice
-spice_corners
-spice_include
-spice_models
-spice_netlist_list_file
-spice_subckts
-split
-splitLongVia
-split_bus_power
-split_long_via
-split_long_via_global_grid
-split_via
-split_vias
-split_wire_spacing
-split_wire_weight
-split_wire_width
-splitrecrem
-splitsetuphold
-spread
-spreadCount
-spreadDirection
-spreadDist
-spreadInverter
-spreadPin
-spreadPrefix
-spreadType
-spreadWiresFactor
-spread_group
-spread_group_by_micron
-spread_group_by_site_width
-spread_type
-square
-sroute
-srpgAonCellPin
-ssh
-ssta_sigma_multiplier
-ssta_view
-sta_view
-stackViaMarkerLayer
-stackViaName
-stackViaTopLayer
-stackViaUnderBump
-stack_distance
-stack_layer_config
-stack_layer_config_file
-stack_via_array
-stack_via_pitch
-stackedCheckerBoard
-stackedDieFile
-stackedVia
-stacked_die_mapping
-stacked_via_bottom_layer
-stacked_via_top_layer
-stageBased
-stageBasedFanoutDrivingFactor
-stageBasedPartitionMultiplier
-stageBasedWeight
-stagger
-stagger_offset
-stagger_type
-stamp
-stapling
-stapling_extend_to_minimum_spacing
-stapling_nets_style
-stapling_shift
-starN
-start
-startEnableChainAtCorner
-startIoInstName
-startOffset
-startOffsetBottom
-startOffsetHorizontal
-startOffsetLeft
-startOffsetRight
-startOffsetTop
-startOffsetVertical
-startReserve
-startRowNum
-startStaggerPosition
-startTerm
-start_from
-start_index
-start_level
-start_location
-start_lower_left
-start_offset
-start_pathid
-start_time_alignment
-start_time_shift
-startingNet
-startpoints_only
-stat
-state
-state_dependent_leakage
-state_directories
-state_directory
-state_retention
-stateleakagegrp
-stateprop_ignore_unannot_pins
-static
-static_mode
-static_multi_mode_analysis
-static_multi_mode_scenario_file
-static_netlist
-static_trigger_file
-statistical
-statistics
-status
-statusbar
-stdCell
-stdCellArea
-stdCellHeight
-stdCellOnly
-std_dev
-stdcell2bbox
-stdcell2hinst
-stdcell2instgrp
-stdcell2macro
-stdcell2port
-stdcell2stdcell
-stdcell_characterization_voltage_value
-stderr
-stdin
-stdout
-steinerBox
-step
-stepX
-stepY
-step_size
-stepx
-stepy
-sticky
-stim_annotation
-stim_format
-stimuli_file
-stipple
-stippleData
-stop
-stop@via
-stopLayer
-stopTypeList
-stop_at_closest_target
-stop_at_drc
-stop_at_last_wire_for_area
-stop_at_sdc_clock_roots
-stop_offset
-stop_points
-stop_propagation
-stop_script_limit
-straightConnections
-stream
-streamConvertRectToPath
-streamOutOptions
-streamVersion
-stream_out
-stretch_end
-stretch_with_intersect
-strict
-strictNegativeOffset
-strict_abutment
-strict_cond_matching
-strict_input_check
-strict_via_inst_layer_check
-strictappend
-string
-string_values
-strip_hier_instance
-strip_prefix
-stripeLayer
-stripeLayerRange
-stripeNet
-stripeOffset
-stripePin
-stripe_layer_range
-stripe_min_length
-stripe_min_width
-stripe_rule
-stripes
-structureName
-structure_name
-stub
-style
-stylus
-su
-sub_net
-subckt
-subckt_file
-subckt_name
-subclass
-submodule
-subtract_pin_load
-subtype
-suffix
-sum
-sum_existing_latencies
-sum_existing_latencies_pins
-summarize_stage_depth
-summary
-summary_only
-supplyCrossing
-supply_set
-supply_set_list
-supply_voltage
-supply_voltage_file
-supportPathType4
-suppress
-suppress_message
-suppressed
-surrounding_tag
-svr
-svrOnly
-swapEffort
-swapInst
-swap_cell
-swap_report
-sweep_range
-sweep_steps
-sweep_victim
-switchByInstances
-switchCellNameBottom
-switchCellNameHorizontal
-switchCellNameLeft
-switchCellNameRight
-switchCellNameTop
-switchCellNameVertical
-switchCellSideList
-switchCellSidesList
-switchInstances
-switchModuleInstance
-switchPitch
-switchPitch*
-switchPitchBottom
-switchPitchHorizontal
-switchPitchLeft
-switchPitchRight
-switchPitchSideList
-switchPitchTop
-switchPitchVertical
-switch_cellname
-switch_layer_over_obs
-switch_layer_overlap_length
-switch_net
-switch_prob
-switchbit_file_for_eiv_calculation
-switchbit_file_for_eiv_calculationfilename
-switching
-switching_power_on_rise_only
-symmetricOrientation
-symmetrical_via_only
-symmetryPatternReference
-symmetryPatternTarget
-sync
-syncReLativePath
-syncRelativePath
-sync_objs
-system_verilog
-tQuantusModelFile
-ta
-tab
-table
-tableScale
-table_style
-tag
-tandemAggressorAdjacentLayerSeparation
-tandemAggressorSameLayerTrackDistance
-tandemCapWidth
-tandemNearbyNonAggressorExceptByName
-tandemNearbyNonAggressorNets
-tandemNearbyNonAggressorType
-tandemOverhang
-tandemSideOverhang
-tandemWidth
-tapFromNearestEnableNet
-tap_function_cells
-tap_node_distance
-tap_node_distance_file
-tap_termination_alignment
-tapeOut
-tapfromnearesEnableNet
-target
-targetHinsts
-targetNumber
-targetObjListFile
-targetOrientation
-targetOrigin
-targetSearchDistance
-targetSlack
-targetViaLayerRange
-target_application
-target_file
-target_insertion_delay
-target_layer
-target_skew
-target_util
-target_version
-targeted
-task_assistant
-tcap
-tcf
-tcl
-tclList
-tcl_list
-tcl_vars
-tcon
-techDMAttributes
-techDMSystem
-techFile
-techLib
-techLibPath
-techRefs
-tech_attach_to_reference
-tech_file
-tech_gds_layermap
-tech_layers
-tech_lef_file
-tech_lib
-tech_only
-tech_set
-techgen_dir
-technology
-technology_layer_map
-tee
-temp
-temp_directory_name
-temp_file
-temp_working_dir
-temperature
-temperature_map_file
-template
-templateFile
-term
-termList
-termination_align
-termination_cell
-terms
-text
-textHeight
-textLayer
-textPurpose
-textSize
-tgz
-thermal_conductivity_file
-thermal_conductivity_inputs
-thermal_file
-thermal_input_file
-thermal_layer_name
-thermal_leakage_temp
-thermal_leakage_temperature_scale_table
-thermal_leakage_temperature_scale_table_file
-thermal_material_file
-thermal_power_map_SI_unit
-thermal_power_map_bottom_layer
-thermal_power_map_densitytable_tile
-thermal_power_map_file
-thermal_power_map_format
-thermal_power_map_format_version
-thermal_power_map_header_include_file
-thermal_power_map_powertable_tile
-thermal_power_map_tile
-thermal_power_map_top_layer
-though
-threadInfo
-threshold
-threshold_type
-threshold_voltage_group
-thresholdparameter
-thresholds
-through
-through_cell
-through_fall
-through_file
-through_inst
-through_net
-through_pd
-through_pin
-through_port
-through_registers
-through_rise
-thunder_command_file
-tie
-tieCell
-tieHiLo
-tieLo
-tieNet
-tile
-tile_count_x
-tile_count_y
-tile_delta_temperature_file
-tile_row_col
-tile_row_column
-tile_size
-tile_size_x
-tile_size_y
-tile_thermal_config_file
-tiles
-time
-timeBorrowing
-timeLimit
-timeOut
-time_based_report
-time_steps
-time_unit
-timeout
-timerMode
-times
-timing
-timingBased
-timingCore
-timingDebugReport
-timingEngine
-timingFile
-timingGraph
-timingLibrary
-timingReports
-timingSelfLoopsNoSkew
-timing_aware
-timing_aware_effort
-timing_debug_report
-timing_driven
-timing_net_delay_model
-timing_ps_per_micron
-timing_view
-timingcheck
-title
-to
-toCoreEdge
-toFlopsOf
-toInstName
-toIoRow
-toPinName
-toPortNum
-toPtn
-toTop
-to_cell
-to_clock
-to_clock_edge
-to_fall
-to_inst
-to_inst_pointer
-to_layer
-to_pd
-to_pin
-to_port
-to_port_pointer
-to_ports
-to_rise
-to_x_transition_factor
-to_z_transition_factor
-toggle
-toggle_rate
-toleran
-tolerance
-tool
-tool_path
-toolbar
-tooltip
-top
-topBottomEdge
-topCell
-topDesign
-topDir
-topDown
-topEdge
-topGap
-topGroup
-topHier
-topIO
-topLayer
-topLevel
-topLevelDelayPerLen
-topLevelMinDelayPerNet
-topLevelNoPtnModule
-topModuleFirst
-topNetlist
-topNumSwitch
-topOffset
-topOrientation
-topPattern
-topReadOnly
-topRoutingLayer
-topSide
-topSwitchCell
-topToPtn
-topView
-top_cell
-top_cell_name
-top_edge_endcap
-top_enclosure
-top_layer
-top_layer_masks
-top_offset
-top_pin
-top_polygon
-top_preferred_layer
-top_preferred_routing_layer
-top_preferred_shielding_layer
-top_rects
-top_scope
-top_scope_ignore_block_internal_nets_on_boundary_path
-top_tap_cell
-top_termination_cell
-topcell_orientation
-topcell_placement
-topdir
-topoFile
-topofile
-topological_out_file
-totCap
-totalLeakagePower
-totalLeakagePowervalue_in_watts
-totalNumberPatterns
-totalPower
-totalPowervalue_in_watts
-total_c_th
-total_current
-total_currents
-total_delay_of_insts
-total_delay_of_insts_not_of_celltype
-total_delay_of_insts_not_of_name
-total_delay_of_insts_of_celltype
-total_delay_of_insts_of_name
-total_delay_of_level_of_chain_of_insttype
-total_delay_of_nets
-total_delay_of_nets_not_of_name
-total_delay_of_nets_of_name
-total_delay_of_path
-total_incr_delay_of_path
-total_output_net_capacitance
-total_shift_table
-towill
-trace_through
-track
-trackOpt
-trackUtil
-track_adjustment
-track_distance
-track_fill_config_file
-track_pitch
-track_utilization
-tracks
-tran
-transform_file
-transform_out_to_out_arcs
-transform_to_inst_master
-transient
-transition
-transition_factor_based_duty
-transition_time
-transition_time_method
-transitive
-transitive_fanout
-treatEndcapAsCore
-treatUndefinedCellAsBbox
-treatWelltapAsEndcap
-trialRouteHonorReadOnly
-trial_mode
-trigger_time_adjustment
-trim
-trimMetalLayer
-trim_antenna_back_to_shape
-trim_antenna_max_distance
-trim_effort
-trim_grid_group
-trim_layer
-trim_layer_patch
-trim_metal
-trim_metal_layer_map
-trim_mf
-trim_stripe
-trimmetal_gap_fill
-tripleWell
-trunk_cell
-tsmc_proc
-tsmc_vcmp
-tsv
-tsvFeedthru
-tsvSubcktFile
-tsvViaName
-tsv_subckt_modelfile_list
-turbo
-turboReduce
-turn_at
-twf_delay_annotation
-twf_path
-two_column_mapping_file
-txtfile
-typ
-typ_view
-type
-type_match
-type_specific_options
-types
-u
-uda
-ui_data
-ultasim_include_file
-unassigned
-uncertainty
-uncertainty_table
-unchainByInstances
-unclocked
-unconnected_die_pkg_pins
-unconnectedcell_ignore_file
-unconnectedcell_ignore_filefilename
-unconstrained
-unconstrained_net_use_inf_tw
-underline
-undo
-undo_tcl_file
-unified_power_switch_flow
-union_density
-unique
-unique_pins
-uniquifyCellNames
-uniquifyCellNamesPrefix
-uniquify_cell_names
-uniquify_netlist
-unit
-unit_delay
-units
-unplaced
-unplacedOnly
-unpreferred_direction
-unrestricted_regular_wire_width
-unsetDontTouch
-unsorted
-unsuppress
-update
-updateDB
-updateMode
-updateOrientation
-updateRelativePlaceConstraint
-updateTiming
-updateUserGrid
-update_shield_net
-update_timing
-updated
-updated_only
-upf_allow_shifter_voltage_mismatch
-upf_insert_on_floating_pins
-upperRightLoc
-upper_bound
-upsize
-upsizeInPowerOpt
-ur
-urx
-ury
-use
-useBoundaryCondition
-useCdsThruForAssign
-useCellAsPrefix
-useDrcMargin
-useEEQCellMap
-useEEQCellWithLibertyInfo
-useEvenOddSite
-useExactLoc
-useExistingDrcResult
-useFoundryInnovus
-useGACells
-useGAFillerCells
-useGaFillerList
-useLayerOffset
-useM2M3Track
-useNewOpenVio
-useNonDefaultSpacing
-useOutputPinCap
-usePfcDecapList
-usePfcFillerList
-usePfcRegularList
-useQrcOAInterface
-useQrcTech
-useRealCellForTimingModel
-useReportFile
-useSegmentBasedNDR
-useShieldingInDetailMode
-useShortName
-useSmallIoHeight
-useSpareCells
-useTransitionFiles
-useUserGrid
-useVirtualConnection
-useVirtuosoBindkey
-useVirtuosoColor
-useWireGroup
-use_cell_leakage_power_density
-use_control_param
-use_current_floorplan
-use_db_freq
-use_distributed_load_for_side_receivers
-use_early_view_list
-use_em_view_list
-use_embedded_spectre
-use_estimated_routes
-use_exact_spacing
-use_fastest_clock_for_dynamic_scheduling
-use_fixVia
-use_gds_label
-use_geometry_cell_size
-use_infinite_TW
-use_interleaving_wire_group
-use_interleaving_wire_groups
-use_ir_view_list
-use_lef_for_missing_cells
-use_lefonly_for_detailedview_generation
-use_min_spacing_on_block_obs
-use_min_width_as_depth
-use_only_ddv_current
-use_ostrich_filters
-use_peak_current_distribution
-use_physical_partition
-use_point2point_router
-use_power_pad
-use_powergate_data_from_lib
-use_rms_delta_t
-use_sigrity_repeat
-use_stripe_width
-use_top_def_die_area
-use_topological_file
-use_track_offset
-use_trim_metal_enclosure
-use_via_cut_class
-use_wire_group
-use_wire_group_bits
-use_wire_group_reinforcement
-use_wire_group_reinforcement_group_via
-use_wire_group_reinforcement_spacing
-use_wire_group_reinforcement_spacing_width
-use_wire_group_reinforcement_width
-use_zero_delay_vector_file
-usedVia
-usefulSkew
-user
-userGrid
-user_class
-user_config
-user_define_grid
-user_defined_critical_paths
-user_defined_measure_statements
-user_defined_measure_statements_file
-user_defined_metal_density_file
-user_defined_ploc_file
-user_defined_region
-user_path
-util
-utilization
-v
-v2
-valid_group_orients
-validate
-validate_boundary_condition
-validate_rail_merge
-value
-value_range
-var
-variable
-vcellnetlist
-ve
-vector_profile_mode
-ver
-verbose
-verbosity
-verifyOnly
-verifyWindow
-verify_function
-verify_logical_connectivity
-verilog
-verilog_file
-verilog_from_def_netlist_flow
-verilog_model_files
-verilog_shell_file
-verilog_shell_module
-verilog_stub_files
-version
-vertex
-vertical
-verticalNumSwitch
-verticalOffset
-verticalOrientation
-verticalPattern
-verticalSide
-vertical_boundary_spacing
-vertical_edge_endcap
-vertical_edge_separate
-vertical_range
-vertical_stack_exception_cell
-vertical_stack_left_edge_exception_cell
-vertical_stack_max_length
-vertical_stack_repair_cell
-vertical_stack_repair_edge
-vertical_stack_right_edge_exception_cell
-vertical_stacking
-vh_glitch
-vhdl
-vho_glitch
-via
-viaCap
-viaConnectToShape
-viaEnclosure
-viaOpt
-viaPillarOpt
-viaThruToClosestRing
-viaUtil
-via_abut_bump
-via_add_columns
-via_add_rows
-via_allow_geom_drc
-via_auto_replace
-via_auto_snap
-via_based_current_config_file
-via_cell
-via_cell_name
-via_columns
-via_create_by
-via_cut_layer
-via_exclude_spec
-via_height
-via_override_spec
-via_pillar
-via_res
-via_rows
-via_rule
-via_scale_height
-via_scale_width
-via_size
-via_snap_honor_color
-via_snap_to_intersection
-via_to_pad_honor_min_spacing
-via_type
-via_using_exact_crossover_size
-via_variation_file
-via_width
-viarule_preference
-vias
-victim
-view
-viewSubType
-view_fill
-view_fills
-view_window
-views
-violation_only
-violation_report
-virtualClock
-virtualConnection
-virtualOptEngine
-virtual_delays_only
-virtulaOptEngine
-visible
-visiblevar
-vl_glitch
-vlu_glitch
-vmf_metal_scheme_file
-vmf_rule_file
-vmp_files
-vmp_name
-voltage
-voltage_threshold
-voltus_rail_include_file_begin
-voltus_rail_include_file_end
-vsrc_file
-vsrc_search_distance
-vtm_SI_unit
-vtm_conductivity_inputs
-vtm_densitytable_tile
-vtm_densitytable_tile_size
-vtm_file
-vtm_format
-vtm_format_version
-vtm_header_include_file
-vtm_leakage_temp
-vtm_output_dir
-vtm_path
-vtm_powertable_tile
-vtm_tile
-vtm_tile_size
-vu_limit
-wait
-waitForLsfInfo
-wall_keepout_from_vertical_boundary
-wall_offset
-wall_pitch
-wall_to_convex_corner_spacing
-wall_to_incorner_spacing
-warn
-warning
-warnings
-warnthreshold
-watch
-watch_box
-watch_inst
-watch_location_waveform
-waveform
-waveform_aware_pulse_width_checks
-waveform_aware_type
-waveform_files
-weight
-well
-wellCutCell
-well_cap_file
-well_cut_cell
-what_if_report
-what_if_shapes_file
-width
-widthFactor
-widthRange
-width_bottom
-width_horizontal
-width_left
-width_multiplier
-width_pitch_pattern
-width_right
-width_top
-width_vertical
-win
-window
-windowSize
-windowStep
-window_size
-window_step
-window_steps
-windowstatus
-wire
-wireCount
-wireOffset
-wireOpt
-wireToBoundary
-wireToBounday
-wireToShape
-wireToWire
-wireWidth
-wire_center_offset
-wire_delays_only
-wire_length_reclaim
-wire_load
-wire_load_model
-wire_override_spec
-wire_segment
-wire_spacing
-wire_to_pad_honor_min_spacing
-wire_width
-wirelength
-wires_only
-withOverlap
-withShield
-with_arrow
-with_constraints
-with_edit_flag
-with_shield
-within
-work_directory
-work_directory_name
-working_dir
-workspace
-worst
-worst_case_vector_activity
-worst_drv_per_net
-worst_rc_corner
-worst_step_size
-worst_window_count
-worst_window_coverage
-worst_window_reports
-worst_window_size
-worst_window_type
-wrapper_name
-writeConstantForSignalConnection
-writeConstraintsForClkOutputPorts
-writeDefOptionsForSignoffExtract
-writeFPForHold
-writeLatencyPerClock
-writeOutput
-writeSupply0Supply1
-write_boundary_leakage_edge_annotation
-write_context_callback
-write_default_uti
-write_demand_current_region_file
-write_demand_current_region_filefilename
-write_down_level_bump
-write_dynamic_currents
-write_pattern_template
-write_profiling_db
-write_psdl
-write_script
-write_session
-write_simulation_db
-write_static_currents
-wrongLocation
-wrongway_routing_as_specialroute
-x
-xNetPD
-xOffset
-xPercent
-xSize
-xStep
-x_block_origin
-x_count_transition_using_3_states
-x_offset
-x_right_offset
-x_transition_factor
-xcap
-xdspf_layermap
-xmax
-xmin
-xml
-xoffset
-xor_via_layers
-xp_cpu_per_job_power
-xp_cpu_per_job_simulation
-xp_host_allocation_method
-xp_purge
-xp_resume
-xp_reuse_extraction_directory
-xp_simulation_cpu_timeout
-xp_simulation_min_cpu
-xpgv_config_file
-xrun_path
-xtalk
-xtc_command_file
-xtc_include_file_for_qdv
-xtwf
-xyRangeFromCenterInst
-y
-yOffset
-yPercent
-ySize
-yStep
-y_block_origin
-y_bottom_offset
-y_flip_side
-y_flip_type
-y_offset
-y_top_offset
-ymax
-ymin
-yoffset
-z_transition_factor
-zero_delay
-zero_delay_vector_toggle_shift
-zero_pin_size
