#-----------------------------------------------------------
# Vivado v2024.2 (64-bit)
# SW Build 5239630 on Fri Nov 08 22:34:34 MST 2024
# IP Build 5239520 on Sun Nov 10 16:12:51 MST 2024
# SharedData Build 5239561 on Fri Nov 08 14:39:27 MST 2024
# Start of session at: Tue Jul  1 10:15:57 2025
# Process ID         : 368255
# Current directory  : /home/elya/Public/ZCU102-Ethernet-main/2024.2/pl_eth_10g/Hardware/pl_eth_10g_hw
# Command line       : vivado
# Log file           : /home/elya/Public/ZCU102-Ethernet-main/2024.2/pl_eth_10g/Hardware/pl_eth_10g_hw/vivado.log
# Journal file       : /home/elya/Public/ZCU102-Ethernet-main/2024.2/pl_eth_10g/Hardware/pl_eth_10g_hw/vivado.jou
# Running On         : maxwell
# Platform           : Ubuntu
# Operating System   : Ubuntu 22.04.5 LTS
# Processor Detail   : Intel(R) Core(TM) Ultra 7 155H
# CPU Frequency      : 1600.000 MHz
# CPU Physical cores : 16
# CPU Logical cores  : 22
# Host memory        : 66856 MB
# Swap memory        : 2147 MB
# Total Virtual      : 69003 MB
# Available Virtual  : 40690 MB
#-----------------------------------------------------------
start_gui
open_project /home/elya/Public/ZCU102-Ethernet-main/2024.2/pl_eth_10g/Hardware/pl_eth_10g_hw/pl_eth_10g.xpr
update_compile_order -fileset sources_1
open_bd_design {/home/elya/Public/ZCU102-Ethernet-main/2024.2/pl_eth_10g/Hardware/pl_eth_10g_hw/pl_eth_10g.srcs/sources_1/bd/pl_eth_10g/pl_eth_10g.bd}
close_project
open_project /home/elya/DS/MscDemoPlatform/2024.2/pl_eth_10g/Hardware/pl_eth_10g_hw/pl_eth_10g.xpr
update_compile_order -fileset sources_1
open_bd_design {/home/elya/DS/MscDemoPlatform/2024.2/pl_eth_10g/Hardware/pl_eth_10g_hw/pl_eth_10g.srcs/sources_1/bd/pl_eth_10g/pl_eth_10g.bd}
open_run impl_1
create_ip -name blk_mem_gen -vendor xilinx.com -library ip -version 8.4 -module_name iq_mem
set_property -dict [list \
  CONFIG.Memory_Type {Simple_Dual_Port_RAM} \
  CONFIG.Write_Depth_A {8192} \
  CONFIG.Write_Width_A {64} \
  CONFIG.Write_Width_B {32} \
] [get_ips iq_mem]
generate_target {instantiation_template} [get_files /home/elya/DS/MscDemoPlatform/2024.2/pl_eth_10g/Hardware/pl_eth_10g_hw/pl_eth_10g.srcs/sources_1/ip/iq_mem/iq_mem.xci]
update_compile_order -fileset sources_1
generate_target all [get_files  /home/elya/DS/MscDemoPlatform/2024.2/pl_eth_10g/Hardware/pl_eth_10g_hw/pl_eth_10g.srcs/sources_1/ip/iq_mem/iq_mem.xci]
catch { config_ip_cache -export [get_ips -all iq_mem] }
export_ip_user_files -of_objects [get_files /home/elya/DS/MscDemoPlatform/2024.2/pl_eth_10g/Hardware/pl_eth_10g_hw/pl_eth_10g.srcs/sources_1/ip/iq_mem/iq_mem.xci] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] /home/elya/DS/MscDemoPlatform/2024.2/pl_eth_10g/Hardware/pl_eth_10g_hw/pl_eth_10g.srcs/sources_1/ip/iq_mem/iq_mem.xci]
launch_runs iq_mem_synth_1 -jobs 11
wait_on_run iq_mem_synth_1
export_simulation -lib_map_path [list {modelsim=/home/elya/DS/MscDemoPlatform/2024.2/pl_eth_10g/Hardware/pl_eth_10g_hw/pl_eth_10g.cache/compile_simlib/modelsim} {questa=/home/elya/DS/MscDemoPlatform/2024.2/pl_eth_10g/Hardware/pl_eth_10g_hw/pl_eth_10g.cache/compile_simlib/questa} {xcelium=/home/elya/DS/MscDemoPlatform/2024.2/pl_eth_10g/Hardware/pl_eth_10g_hw/pl_eth_10g.cache/compile_simlib/xcelium} {vcs=/home/elya/DS/MscDemoPlatform/2024.2/pl_eth_10g/Hardware/pl_eth_10g_hw/pl_eth_10g.cache/compile_simlib/vcs} {riviera=/home/elya/DS/MscDemoPlatform/2024.2/pl_eth_10g/Hardware/pl_eth_10g_hw/pl_eth_10g.cache/compile_simlib/riviera}] -of_objects [get_files /home/elya/DS/MscDemoPlatform/2024.2/pl_eth_10g/Hardware/pl_eth_10g_hw/pl_eth_10g.srcs/sources_1/ip/iq_mem/iq_mem.xci] -directory /home/elya/DS/MscDemoPlatform/2024.2/pl_eth_10g/Hardware/pl_eth_10g_hw/pl_eth_10g.ip_user_files/sim_scripts -ip_user_files_dir /home/elya/DS/MscDemoPlatform/2024.2/pl_eth_10g/Hardware/pl_eth_10g_hw/pl_eth_10g.ip_user_files -ipstatic_source_dir /home/elya/DS/MscDemoPlatform/2024.2/pl_eth_10g/Hardware/pl_eth_10g_hw/pl_eth_10g.ip_user_files/ipstatic -use_ip_compiled_libs -force -quiet
set_property CONFIG.Assume_Synchronous_Clk {true} [get_ips iq_mem]
generate_target all [get_files  /home/elya/DS/MscDemoPlatform/2024.2/pl_eth_10g/Hardware/pl_eth_10g_hw/pl_eth_10g.srcs/sources_1/ip/iq_mem/iq_mem.xci]
catch { config_ip_cache -export [get_ips -all iq_mem] }
export_ip_user_files -of_objects [get_files /home/elya/DS/MscDemoPlatform/2024.2/pl_eth_10g/Hardware/pl_eth_10g_hw/pl_eth_10g.srcs/sources_1/ip/iq_mem/iq_mem.xci] -no_script -sync -force -quiet
reset_run iq_mem_synth_1
launch_runs iq_mem_synth_1 -jobs 11
wait_on_run iq_mem_synth_1
export_simulation -lib_map_path [list {modelsim=/home/elya/DS/MscDemoPlatform/2024.2/pl_eth_10g/Hardware/pl_eth_10g_hw/pl_eth_10g.cache/compile_simlib/modelsim} {questa=/home/elya/DS/MscDemoPlatform/2024.2/pl_eth_10g/Hardware/pl_eth_10g_hw/pl_eth_10g.cache/compile_simlib/questa} {xcelium=/home/elya/DS/MscDemoPlatform/2024.2/pl_eth_10g/Hardware/pl_eth_10g_hw/pl_eth_10g.cache/compile_simlib/xcelium} {vcs=/home/elya/DS/MscDemoPlatform/2024.2/pl_eth_10g/Hardware/pl_eth_10g_hw/pl_eth_10g.cache/compile_simlib/vcs} {riviera=/home/elya/DS/MscDemoPlatform/2024.2/pl_eth_10g/Hardware/pl_eth_10g_hw/pl_eth_10g.cache/compile_simlib/riviera}] -of_objects [get_files /home/elya/DS/MscDemoPlatform/2024.2/pl_eth_10g/Hardware/pl_eth_10g_hw/pl_eth_10g.srcs/sources_1/ip/iq_mem/iq_mem.xci] -directory /home/elya/DS/MscDemoPlatform/2024.2/pl_eth_10g/Hardware/pl_eth_10g_hw/pl_eth_10g.ip_user_files/sim_scripts -ip_user_files_dir /home/elya/DS/MscDemoPlatform/2024.2/pl_eth_10g/Hardware/pl_eth_10g_hw/pl_eth_10g.ip_user_files -ipstatic_source_dir /home/elya/DS/MscDemoPlatform/2024.2/pl_eth_10g/Hardware/pl_eth_10g_hw/pl_eth_10g.ip_user_files/ipstatic -use_ip_compiled_libs -force -quiet
create_dataflow_design
