
Garbage_collector.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .text         000064c4  08000000  0c000000  00008000  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  1 Stack         00000800  1ffe8000  1ffe8000  00018000  2**0
                  ALLOC
  2 .data         00000184  1ffe8800  0c0064c4  00010800  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  3 .bss          000001f4  1ffe8984  0c006648  00010984  2**2
                  ALLOC
  4 .no_init      00000014  2003ffc0  2003ffc0  00017fc0  2**2
                  ALLOC
  5 .debug_aranges 000013e8  00000000  00000000  00010988  2**3
                  CONTENTS, READONLY, DEBUGGING
  6 .debug_info   0001ba79  00000000  00000000  00011d70  2**0
                  CONTENTS, READONLY, DEBUGGING
  7 .debug_abbrev 00003d3a  00000000  00000000  0002d7e9  2**0
                  CONTENTS, READONLY, DEBUGGING
  8 .debug_line   00009665  00000000  00000000  00031523  2**0
                  CONTENTS, READONLY, DEBUGGING
  9 .debug_frame  000054b0  00000000  00000000  0003ab88  2**2
                  CONTENTS, READONLY, DEBUGGING
 10 .debug_str    0000b9f2  00000000  00000000  00040038  2**0
                  CONTENTS, READONLY, DEBUGGING
 11 .debug_loc    0000aa7b  00000000  00000000  0004ba2a  2**0
                  CONTENTS, READONLY, DEBUGGING
 12 .debug_ranges 00001198  00000000  00000000  000564a5  2**0
                  CONTENTS, READONLY, DEBUGGING
 13 .build_attributes 00000930  00000000  00000000  0005763d  2**0
                  CONTENTS, READONLY

Disassembly of section .text:

08000000 <__Vectors>:
 8000000:	00 88 fe 1f 01 02 00 08 99 02 00 08 99 02 00 08     ................
 8000010:	99 02 00 08 99 02 00 08 99 02 00 08 00 00 00 00     ................
	...
 800002c:	21 2c 00 08 99 02 00 08 00 00 00 00 61 2e 00 08     !,..........a...
 800003c:	d1 2e 00 08 99 02 00 08 2d 5f 00 08 15 5f 00 08     ........-_..._..
 800004c:	45 5f 00 08 99 02 00 08 99 02 00 08 99 02 00 08     E_..............
 800005c:	5d 5f 00 08 99 02 00 08 00 00 00 00 00 00 00 00     ]_..............
 800006c:	00 00 00 00 99 02 00 08 00 00 00 00 99 02 00 08     ................
 800007c:	99 02 00 08 99 02 00 08 99 02 00 08 99 02 00 08     ................
 800008c:	99 02 00 08 99 02 00 08 99 02 00 08 99 02 00 08     ................
 800009c:	99 02 00 08 99 02 00 08 99 02 00 08 99 02 00 08     ................
 80000ac:	99 02 00 08 99 02 00 08 99 02 00 08 99 02 00 08     ................
 80000bc:	99 02 00 08 99 02 00 08 99 02 00 08 99 02 00 08     ................
 80000cc:	99 02 00 08 99 02 00 08 99 02 00 08 99 02 00 08     ................
 80000dc:	99 02 00 08 99 02 00 08 99 02 00 08 99 02 00 08     ................
 80000ec:	99 02 00 08 99 02 00 08 99 02 00 08 99 02 00 08     ................
 80000fc:	99 02 00 08 99 02 00 08 99 02 00 08 99 02 00 08     ................
 800010c:	99 02 00 08 99 02 00 08 99 02 00 08 99 02 00 08     ................
 800011c:	99 02 00 08 99 02 00 08 99 02 00 08 99 02 00 08     ................
 800012c:	99 02 00 08 99 02 00 08 99 02 00 08 99 02 00 08     ................
 800013c:	99 02 00 08 99 02 00 08 99 02 00 08 99 02 00 08     ................
 800014c:	99 02 00 08 99 02 00 08 99 02 00 08 99 02 00 08     ................
 800015c:	99 02 00 08 00 00 00 00 00 00 00 00 00 00 00 00     ................
 800016c:	00 00 00 00 99 02 00 08 99 02 00 08 99 02 00 08     ................
 800017c:	99 02 00 08 99 02 00 08 99 02 00 08 99 02 00 08     ................
 800018c:	99 02 00 08 99 02 00 08 99 02 00 08 99 02 00 08     ................
 800019c:	99 02 00 08 99 02 00 08 99 02 00 08 99 02 00 08     ................
 80001ac:	99 02 00 08 99 02 00 08 99 02 00 08 99 02 00 08     ................
 80001bc:	99 02 00 08 99 02 00 08 99 02 00 08 f1 25 00 08     .............%..
 80001cc:	e1 25 00 08 99 02 00 08 99 02 00 08 99 02 00 08     .%..............
 80001dc:	00 00 00 00 99 02 00 08 99 02 00 08 99 02 00 08     ................
 80001ec:	99 02 00 08 99 02 00 08 00 00 00 00 99 02 00 08     ................
 80001fc:	00 00 00 00                                         ....

08000200 <Reset_Handler>:
/* Reset Handler */
    .thumb_func
    .globl  Reset_Handler
    .type   Reset_Handler, %function
Reset_Handler:
    ldr sp,=__initial_sp
 8000200:	f8df d074 	ldr.w	sp, [pc, #116]	; 8000278 <__zero_table_end__>

#ifndef __SKIP_SYSTEM_INIT
    ldr  r0, =SystemInit
 8000204:	481d      	ldr	r0, [pc, #116]	; (800027c <__zero_table_end__+0x4>)
    blx  r0
 8000206:	4780      	blx	r0
 *    offset 4: VMA of start of a section to copy to
 *    offset 8: size of the section to copy. Must be multiply of 4
 *
 *  All addresses must be aligned to 4 bytes boundary.
 */
	ldr	r4, =__copy_table_start__
 8000208:	4c1d      	ldr	r4, [pc, #116]	; (8000280 <__zero_table_end__+0x8>)
	ldr	r5, =__copy_table_end__
 800020a:	4d1e      	ldr	r5, [pc, #120]	; (8000284 <__zero_table_end__+0xc>)

.L_loop0:
	cmp	r4, r5
 800020c:	42ac      	cmp	r4, r5
	bge	.L_loop0_done
 800020e:	da09      	bge.n	8000224 <Reset_Handler+0x24>
	ldr	r1, [r4]
 8000210:	6821      	ldr	r1, [r4, #0]
	ldr	r2, [r4, #4]
 8000212:	6862      	ldr	r2, [r4, #4]
	ldr	r3, [r4, #8]
 8000214:	68a3      	ldr	r3, [r4, #8]

.L_loop0_0:
	subs	r3, #4
 8000216:	3b04      	subs	r3, #4
	ittt	ge
 8000218:	bfa2      	ittt	ge
	ldrge	r0, [r1, r3]
 800021a:	58c8      	ldrge	r0, [r1, r3]
	strge	r0, [r2, r3]
 800021c:	50d0      	strge	r0, [r2, r3]
	bge	.L_loop0_0
 800021e:	e7fa      	bge.n	8000216 <Reset_Handler+0x16>

	adds	r4, #12
 8000220:	340c      	adds	r4, #12
	b	.L_loop0
 8000222:	e7f3      	b.n	800020c <Reset_Handler+0xc>
 *    offset 4: Size of this BSS section. Must be multiply of 4
 *
 *  Define __SKIP_BSS_CLEAR to disable zeroing uninitialzed data in startup.
 */    
#ifndef __SKIP_BSS_CLEAR
	ldr	r3, =__zero_table_start__
 8000224:	4b18      	ldr	r3, [pc, #96]	; (8000288 <__zero_table_end__+0x10>)
	ldr	r4, =__zero_table_end__
 8000226:	4c19      	ldr	r4, [pc, #100]	; (800028c <__zero_table_end__+0x14>)

.L_loop2:
	cmp	r3, r4
 8000228:	42a3      	cmp	r3, r4
	bge	.L_loop2_done
 800022a:	da08      	bge.n	800023e <Reset_Handler+0x3e>
	ldr	r1, [r3]
 800022c:	6819      	ldr	r1, [r3, #0]
	ldr	r2, [r3, #4]
 800022e:	685a      	ldr	r2, [r3, #4]
	movs	r0, 0
 8000230:	2000      	movs	r0, #0

.L_loop2_0:
	subs	r2, #4
 8000232:	3a04      	subs	r2, #4
	itt	ge
 8000234:	bfa4      	itt	ge
	strge	r0, [r1, r2]
 8000236:	5088      	strge	r0, [r1, r2]
	bge	.L_loop2_0
 8000238:	e7fb      	bge.n	8000232 <Reset_Handler+0x32>

	adds	r3, #8
 800023a:	3308      	adds	r3, #8
	b	.L_loop2
 800023c:	e7f4      	b.n	8000228 <Reset_Handler+0x28>
.L_loop2_done:    
#endif /* __SKIP_BSS_CLEAR */
   
#ifndef __SKIP_LIBC_INIT_ARRAY
    ldr  r0, =__libc_init_array
 800023e:	4814      	ldr	r0, [pc, #80]	; (8000290 <__zero_table_end__+0x18>)
    blx  r0
 8000240:	4780      	blx	r0
#endif

    ldr  r0, =main
 8000242:	4814      	ldr	r0, [pc, #80]	; (8000294 <__zero_table_end__+0x1c>)
    blx  r0
 8000244:	4780      	blx	r0
	...

08000248 <__copy_table_start__>:
 8000248:	0c0064c4 	.word	0x0c0064c4
 800024c:	1ffe8800 	.word	0x1ffe8800
 8000250:	00000184 	.word	0x00000184
 8000254:	0c0064c4 	.word	0x0c0064c4
 8000258:	1ffe8800 	.word	0x1ffe8800
 800025c:	00000000 	.word	0x00000000

08000260 <__copy_table_end__>:
 8000260:	1ffe8984 	.word	0x1ffe8984
 8000264:	000001f4 	.word	0x000001f4
 8000268:	20000000 	.word	0x20000000
 800026c:	00000000 	.word	0x00000000
 8000270:	20000000 	.word	0x20000000
 8000274:	00000000 	.word	0x00000000

08000278 <__zero_table_end__>:
/* Reset Handler */
    .thumb_func
    .globl  Reset_Handler
    .type   Reset_Handler, %function
Reset_Handler:
    ldr sp,=__initial_sp
 8000278:	1ffe8800 	.word	0x1ffe8800

#ifndef __SKIP_SYSTEM_INIT
    ldr  r0, =SystemInit
 800027c:	08000335 	.word	0x08000335
 *    offset 4: VMA of start of a section to copy to
 *    offset 8: size of the section to copy. Must be multiply of 4
 *
 *  All addresses must be aligned to 4 bytes boundary.
 */
	ldr	r4, =__copy_table_start__
 8000280:	08000248 	.word	0x08000248
	ldr	r5, =__copy_table_end__
 8000284:	08000260 	.word	0x08000260
 *    offset 4: Size of this BSS section. Must be multiply of 4
 *
 *  Define __SKIP_BSS_CLEAR to disable zeroing uninitialzed data in startup.
 */    
#ifndef __SKIP_BSS_CLEAR
	ldr	r3, =__zero_table_start__
 8000288:	08000260 	.word	0x08000260
	ldr	r4, =__zero_table_end__
 800028c:	08000278 	.word	0x08000278
	b	.L_loop2
.L_loop2_done:    
#endif /* __SKIP_BSS_CLEAR */
   
#ifndef __SKIP_LIBC_INIT_ARRAY
    ldr  r0, =__libc_init_array
 8000290:	08005fed 	.word	0x08005fed
    blx  r0
#endif

    ldr  r0, =main
 8000294:	08005d5d 	.word	0x08005d5d

08000298 <BusFault_Handler>:
	.align	1
    .thumb_func
    .weak Default_Handler
    .type Default_Handler, %function
Default_Handler:
    b .
 8000298:	e7fe      	b.n	8000298 <BusFault_Handler>
	...

0800029c <TLE94112EL_SetHBRegdata>:
#include "base.h"

int32_t TLE94112EL_SetHBRegdata(const TLE94112EL_t *const handler, uint8_t TLE94112EL_HB_ACT_X_CTRL, uint8_t regdata)
{
 800029c:	b580      	push	{r7, lr}
 800029e:	b084      	sub	sp, #16
 80002a0:	af00      	add	r7, sp, #0
 80002a2:	6078      	str	r0, [r7, #4]
 80002a4:	460b      	mov	r3, r1
 80002a6:	70fb      	strb	r3, [r7, #3]
 80002a8:	4613      	mov	r3, r2
 80002aa:	70bb      	strb	r3, [r7, #2]
  if ((TLE94112EL_HB_ACT_X_CTRL >= 0x04)|(TLE94112EL_HB_ACT_X_CTRL <= 0x00))
 80002ac:	78fb      	ldrb	r3, [r7, #3]
 80002ae:	2b03      	cmp	r3, #3
 80002b0:	bf8c      	ite	hi
 80002b2:	2301      	movhi	r3, #1
 80002b4:	2300      	movls	r3, #0
 80002b6:	b2da      	uxtb	r2, r3
 80002b8:	78fb      	ldrb	r3, [r7, #3]
 80002ba:	2b00      	cmp	r3, #0
 80002bc:	bf0c      	ite	eq
 80002be:	2301      	moveq	r3, #1
 80002c0:	2300      	movne	r3, #0
 80002c2:	b2db      	uxtb	r3, r3
 80002c4:	4313      	orrs	r3, r2
 80002c6:	b2db      	uxtb	r3, r3
 80002c8:	2b00      	cmp	r3, #0
 80002ca:	d002      	beq.n	80002d2 <TLE94112EL_SetHBRegdata+0x36>
  {
	return -1;
 80002cc:	f04f 33ff 	mov.w	r3, #4294967295
 80002d0:	e020      	b.n	8000314 <TLE94112EL_SetHBRegdata+0x78>

  uint8_t tx_data[2];
  uint8_t rx_data[2];
  uint8_t addr;

	switch(TLE94112EL_HB_ACT_X_CTRL){
 80002d2:	78fb      	ldrb	r3, [r7, #3]
 80002d4:	2b02      	cmp	r3, #2
 80002d6:	d006      	beq.n	80002e6 <TLE94112EL_SetHBRegdata+0x4a>
 80002d8:	2b03      	cmp	r3, #3
 80002da:	d007      	beq.n	80002ec <TLE94112EL_SetHBRegdata+0x50>
 80002dc:	2b01      	cmp	r3, #1
 80002de:	d108      	bne.n	80002f2 <TLE94112EL_SetHBRegdata+0x56>

		case 1:
			addr = TLE94112EL_HB_ACT_1_CTRL;
 80002e0:	2303      	movs	r3, #3
 80002e2:	73fb      	strb	r3, [r7, #15]
			break;
 80002e4:	e005      	b.n	80002f2 <TLE94112EL_SetHBRegdata+0x56>

		case 2:
			addr = TLE94112EL_HB_ACT_2_CTRL;
 80002e6:	2343      	movs	r3, #67	; 0x43
 80002e8:	73fb      	strb	r3, [r7, #15]
			break;
 80002ea:	e002      	b.n	80002f2 <TLE94112EL_SetHBRegdata+0x56>

		case 3:
			addr = TLE94112EL_HB_ACT_3_CTRL;
 80002ec:	2323      	movs	r3, #35	; 0x23
 80002ee:	73fb      	strb	r3, [r7, #15]
			break;
 80002f0:	bf00      	nop

	}

	  //write
	  tx_data[0] = addr | 0x80;
 80002f2:	7bfb      	ldrb	r3, [r7, #15]
 80002f4:	f063 037f 	orn	r3, r3, #127	; 0x7f
 80002f8:	b2db      	uxtb	r3, r3
 80002fa:	733b      	strb	r3, [r7, #12]
	  tx_data[1] = regdata;
 80002fc:	78bb      	ldrb	r3, [r7, #2]
 80002fe:	737b      	strb	r3, [r7, #13]

	  handler->spi_transfer(tx_data, rx_data);
 8000300:	687b      	ldr	r3, [r7, #4]
 8000302:	689b      	ldr	r3, [r3, #8]
 8000304:	f107 010c 	add.w	r1, r7, #12
 8000308:	f107 0208 	add.w	r2, r7, #8
 800030c:	4608      	mov	r0, r1
 800030e:	4611      	mov	r1, r2
 8000310:	4798      	blx	r3

  return rx_data[0];
 8000312:	7a3b      	ldrb	r3, [r7, #8]
}
 8000314:	4618      	mov	r0, r3
 8000316:	3710      	adds	r7, #16
 8000318:	46bd      	mov	sp, r7
 800031a:	bd80      	pop	{r7, pc}

0800031c <TLE94112EL_Enable>:

  return rx_data[0];
}

int32_t TLE94112EL_Enable(const TLE94112EL_t *const handler)
{
 800031c:	b580      	push	{r7, lr}
 800031e:	b082      	sub	sp, #8
 8000320:	af00      	add	r7, sp, #0
 8000322:	6078      	str	r0, [r7, #4]
  handler->enable();
 8000324:	687b      	ldr	r3, [r7, #4]
 8000326:	681b      	ldr	r3, [r3, #0]
 8000328:	4798      	blx	r3
  return 0;
 800032a:	2300      	movs	r3, #0
}
 800032c:	4618      	mov	r0, r3
 800032e:	3708      	adds	r7, #8
 8000330:	46bd      	mov	sp, r7
 8000332:	bd80      	pop	{r7, pc}

08000334 <SystemInit>:
/*******************************************************************************
 * API IMPLEMENTATION
 *******************************************************************************/

__WEAK void SystemInit(void)
{
 8000334:	b598      	push	{r3, r4, r7, lr}
 8000336:	af00      	add	r7, sp, #0
  memcpy(g_chipid, CHIPID_LOC, 16);
 8000338:	4a05      	ldr	r2, [pc, #20]	; (8000350 <SystemInit+0x1c>)
 800033a:	f04f 5300 	mov.w	r3, #536870912	; 0x20000000
 800033e:	4614      	mov	r4, r2
 8000340:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 8000342:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
  
  SystemCoreSetup();
 8000346:	f005 f96b 	bl	8005620 <SystemCoreSetup>
  SystemCoreClockSetup(); 
 800034a:	f005 f9d3 	bl	80056f4 <SystemCoreClockSetup>
}
 800034e:	bd98      	pop	{r3, r4, r7, pc}
 8000350:	2003ffc4 	.word	0x2003ffc4

08000354 <SystemCoreClockUpdate>:

  SystemCoreClockUpdate();
}

__WEAK void SystemCoreClockUpdate(void)
{
 8000354:	b580      	push	{r7, lr}
 8000356:	b084      	sub	sp, #16
 8000358:	af00      	add	r7, sp, #0
  uint32_t pdiv;
  uint32_t ndiv;
  uint32_t kdiv;
  uint32_t temp;

  if (SCU_CLK->SYSCLKCR & SCU_CLK_SYSCLKCR_SYSSEL_Msk)
 800035a:	4b2f      	ldr	r3, [pc, #188]	; (8000418 <SystemCoreClockUpdate+0xc4>)
 800035c:	68db      	ldr	r3, [r3, #12]
 800035e:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8000362:	2b00      	cmp	r3, #0
 8000364:	d03e      	beq.n	80003e4 <SystemCoreClockUpdate+0x90>
  {
    /* fPLL is clock source for fSYS */
    if(SCU_PLL->PLLCON2 & SCU_PLL_PLLCON2_PINSEL_Msk)
 8000366:	4b2d      	ldr	r3, [pc, #180]	; (800041c <SystemCoreClockUpdate+0xc8>)
 8000368:	68db      	ldr	r3, [r3, #12]
 800036a:	f003 0301 	and.w	r3, r3, #1
 800036e:	2b00      	cmp	r3, #0
 8000370:	d002      	beq.n	8000378 <SystemCoreClockUpdate+0x24>
    {
      /* PLL input clock is the backup clock (fOFI) */
      temp = OFI_FREQUENCY;
 8000372:	4b2b      	ldr	r3, [pc, #172]	; (8000420 <SystemCoreClockUpdate+0xcc>)
 8000374:	60fb      	str	r3, [r7, #12]
 8000376:	e002      	b.n	800037e <SystemCoreClockUpdate+0x2a>
    }
    else
    {
      /* PLL input clock is the high performance osicllator (fOSCHP) */
      temp = OSCHP_GetFrequency();
 8000378:	f005 f9b2 	bl	80056e0 <OSCHP_GetFrequency>
 800037c:	60f8      	str	r0, [r7, #12]
    }

    /* check if PLL is locked */
    if (SCU_PLL->PLLSTAT & SCU_PLL_PLLSTAT_VCOLOCK_Msk)
 800037e:	4b27      	ldr	r3, [pc, #156]	; (800041c <SystemCoreClockUpdate+0xc8>)
 8000380:	681b      	ldr	r3, [r3, #0]
 8000382:	f003 0304 	and.w	r3, r3, #4
 8000386:	2b00      	cmp	r3, #0
 8000388:	d020      	beq.n	80003cc <SystemCoreClockUpdate+0x78>
    {
      /* PLL normal mode */
      /* read back divider settings */
      pdiv = ((SCU_PLL->PLLCON1 & SCU_PLL_PLLCON1_PDIV_Msk) >> SCU_PLL_PLLCON1_PDIV_Pos) + 1;
 800038a:	4b24      	ldr	r3, [pc, #144]	; (800041c <SystemCoreClockUpdate+0xc8>)
 800038c:	689b      	ldr	r3, [r3, #8]
 800038e:	f003 6370 	and.w	r3, r3, #251658240	; 0xf000000
 8000392:	0e1b      	lsrs	r3, r3, #24
 8000394:	3301      	adds	r3, #1
 8000396:	60bb      	str	r3, [r7, #8]
      ndiv = ((SCU_PLL->PLLCON1 & SCU_PLL_PLLCON1_NDIV_Msk) >> SCU_PLL_PLLCON1_NDIV_Pos) + 1;
 8000398:	4b20      	ldr	r3, [pc, #128]	; (800041c <SystemCoreClockUpdate+0xc8>)
 800039a:	689b      	ldr	r3, [r3, #8]
 800039c:	f403 43fe 	and.w	r3, r3, #32512	; 0x7f00
 80003a0:	0a1b      	lsrs	r3, r3, #8
 80003a2:	3301      	adds	r3, #1
 80003a4:	607b      	str	r3, [r7, #4]
      kdiv = ((SCU_PLL->PLLCON1 & SCU_PLL_PLLCON1_K2DIV_Msk) >> SCU_PLL_PLLCON1_K2DIV_Pos) + 1;
 80003a6:	4b1d      	ldr	r3, [pc, #116]	; (800041c <SystemCoreClockUpdate+0xc8>)
 80003a8:	689b      	ldr	r3, [r3, #8]
 80003aa:	f403 03fe 	and.w	r3, r3, #8323072	; 0x7f0000
 80003ae:	0c1b      	lsrs	r3, r3, #16
 80003b0:	3301      	adds	r3, #1
 80003b2:	603b      	str	r3, [r7, #0]

      temp = (temp / (pdiv * kdiv)) * ndiv;
 80003b4:	68bb      	ldr	r3, [r7, #8]
 80003b6:	683a      	ldr	r2, [r7, #0]
 80003b8:	fb02 f303 	mul.w	r3, r2, r3
 80003bc:	68fa      	ldr	r2, [r7, #12]
 80003be:	fbb2 f3f3 	udiv	r3, r2, r3
 80003c2:	687a      	ldr	r2, [r7, #4]
 80003c4:	fb02 f303 	mul.w	r3, r2, r3
 80003c8:	60fb      	str	r3, [r7, #12]
 80003ca:	e00d      	b.n	80003e8 <SystemCoreClockUpdate+0x94>
    }
    else
    {
      /* PLL prescalar mode */
      /* read back divider settings */
      kdiv  = ((SCU_PLL->PLLCON1 & SCU_PLL_PLLCON1_K1DIV_Msk) >> SCU_PLL_PLLCON1_K1DIV_Pos) + 1;
 80003cc:	4b13      	ldr	r3, [pc, #76]	; (800041c <SystemCoreClockUpdate+0xc8>)
 80003ce:	689b      	ldr	r3, [r3, #8]
 80003d0:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 80003d4:	3301      	adds	r3, #1
 80003d6:	603b      	str	r3, [r7, #0]
      
      temp = (temp / kdiv);
 80003d8:	68fa      	ldr	r2, [r7, #12]
 80003da:	683b      	ldr	r3, [r7, #0]
 80003dc:	fbb2 f3f3 	udiv	r3, r2, r3
 80003e0:	60fb      	str	r3, [r7, #12]
 80003e2:	e001      	b.n	80003e8 <SystemCoreClockUpdate+0x94>
    }
  }
  else
  {
    /* fOFI is clock source for fSYS */    
    temp = OFI_FREQUENCY;
 80003e4:	4b0e      	ldr	r3, [pc, #56]	; (8000420 <SystemCoreClockUpdate+0xcc>)
 80003e6:	60fb      	str	r3, [r7, #12]
  }

  temp = temp / ((SCU_CLK->SYSCLKCR & SCU_CLK_SYSCLKCR_SYSDIV_Msk) + 1);
 80003e8:	4b0b      	ldr	r3, [pc, #44]	; (8000418 <SystemCoreClockUpdate+0xc4>)
 80003ea:	68db      	ldr	r3, [r3, #12]
 80003ec:	b2db      	uxtb	r3, r3
 80003ee:	3301      	adds	r3, #1
 80003f0:	68fa      	ldr	r2, [r7, #12]
 80003f2:	fbb2 f3f3 	udiv	r3, r2, r3
 80003f6:	60fb      	str	r3, [r7, #12]
  temp = temp / ((SCU_CLK->CPUCLKCR & SCU_CLK_CPUCLKCR_CPUDIV_Msk) + 1);
 80003f8:	4b07      	ldr	r3, [pc, #28]	; (8000418 <SystemCoreClockUpdate+0xc4>)
 80003fa:	691b      	ldr	r3, [r3, #16]
 80003fc:	f003 0301 	and.w	r3, r3, #1
 8000400:	3301      	adds	r3, #1
 8000402:	68fa      	ldr	r2, [r7, #12]
 8000404:	fbb2 f3f3 	udiv	r3, r2, r3
 8000408:	60fb      	str	r3, [r7, #12]

  SystemCoreClock = temp;
 800040a:	4a06      	ldr	r2, [pc, #24]	; (8000424 <SystemCoreClockUpdate+0xd0>)
 800040c:	68fb      	ldr	r3, [r7, #12]
 800040e:	6013      	str	r3, [r2, #0]
}
 8000410:	3710      	adds	r7, #16
 8000412:	46bd      	mov	sp, r7
 8000414:	bd80      	pop	{r7, pc}
 8000416:	bf00      	nop
 8000418:	50004600 	.word	0x50004600
 800041c:	50004710 	.word	0x50004710
 8000420:	016e3600 	.word	0x016e3600
 8000424:	2003ffc0 	.word	0x2003ffc0

08000428 <XMC_ERU_Enable>:
/*********************************************************************************************************************
 * API IMPLEMENTATION
 ********************************************************************************************************************/
/* Enable the clock and De-assert the ERU module from the reset state. */
void XMC_ERU_Enable(XMC_ERU_t *const eru)
{
 8000428:	b580      	push	{r7, lr}
 800042a:	b082      	sub	sp, #8
 800042c:	af00      	add	r7, sp, #0
 800042e:	6078      	str	r0, [r7, #4]
#if defined(XMC_ERU1)
  if (eru == XMC_ERU1)
 8000430:	687b      	ldr	r3, [r7, #4]
 8000432:	4a07      	ldr	r2, [pc, #28]	; (8000450 <XMC_ERU_Enable+0x28>)
 8000434:	4293      	cmp	r3, r2
 8000436:	d107      	bne.n	8000448 <XMC_ERU_Enable+0x20>
  {
#if defined(CLOCK_GATING_SUPPORTED)
    XMC_SCU_CLOCK_UngatePeripheralClock(XMC_SCU_PERIPHERAL_CLOCK_ERU1);
 8000438:	f44f 3080 	mov.w	r0, #65536	; 0x10000
 800043c:	f000 fafe 	bl	8000a3c <XMC_SCU_CLOCK_UngatePeripheralClock>
#endif
    XMC_SCU_RESET_DeassertPeripheralReset(XMC_SCU_PERIPHERAL_RESET_ERU1);
 8000440:	f44f 3080 	mov.w	r0, #65536	; 0x10000
 8000444:	f000 f976 	bl	8000734 <XMC_SCU_RESET_DeassertPeripheralReset>
  }
#else
  XMC_UNUSED_ARG(eru);
  #endif
}
 8000448:	3708      	adds	r7, #8
 800044a:	46bd      	mov	sp, r7
 800044c:	bd80      	pop	{r7, pc}
 800044e:	bf00      	nop
 8000450:	40044000 	.word	0x40044000

08000454 <XMC_GPIO_Init>:
/*******************************************************************************
 * API IMPLEMENTATION
 *******************************************************************************/

void XMC_GPIO_Init(XMC_GPIO_PORT_t *const port, const uint8_t pin, const XMC_GPIO_CONFIG_t *const config)
{
 8000454:	b480      	push	{r7}
 8000456:	b085      	sub	sp, #20
 8000458:	af00      	add	r7, sp, #0
 800045a:	60f8      	str	r0, [r7, #12]
 800045c:	460b      	mov	r3, r1
 800045e:	607a      	str	r2, [r7, #4]
 8000460:	72fb      	strb	r3, [r7, #11]
  XMC_ASSERT("XMC_GPIO_Init: Invalid port", XMC_GPIO_CHECK_PORT(port));
  XMC_ASSERT("XMC_GPIO_Init: Invalid mode", XMC_GPIO_IsModeValid(config->mode));
 
  /* Switch to input */
  port->IOCR[pin >> 2U] &= (uint32_t)~(PORT_IOCR_PC_Msk << (PORT_IOCR_PC_Size * (pin & 0x3U)));
 8000462:	7afb      	ldrb	r3, [r7, #11]
 8000464:	089b      	lsrs	r3, r3, #2
 8000466:	b2db      	uxtb	r3, r3
 8000468:	4618      	mov	r0, r3
 800046a:	7afb      	ldrb	r3, [r7, #11]
 800046c:	089b      	lsrs	r3, r3, #2
 800046e:	b2db      	uxtb	r3, r3
 8000470:	461a      	mov	r2, r3
 8000472:	68fb      	ldr	r3, [r7, #12]
 8000474:	3204      	adds	r2, #4
 8000476:	f853 2022 	ldr.w	r2, [r3, r2, lsl #2]
 800047a:	7afb      	ldrb	r3, [r7, #11]
 800047c:	f003 0303 	and.w	r3, r3, #3
 8000480:	00db      	lsls	r3, r3, #3
 8000482:	4619      	mov	r1, r3
 8000484:	23f8      	movs	r3, #248	; 0xf8
 8000486:	408b      	lsls	r3, r1
 8000488:	43db      	mvns	r3, r3
 800048a:	ea02 0103 	and.w	r1, r2, r3
 800048e:	68fb      	ldr	r3, [r7, #12]
 8000490:	1d02      	adds	r2, r0, #4
 8000492:	f843 1022 	str.w	r1, [r3, r2, lsl #2]

  /* HW port control is disabled */
  port->HWSEL &= ~(uint32_t)((uint32_t)PORT_HWSEL_Msk << ((uint32_t)pin << 1U));
 8000496:	68fb      	ldr	r3, [r7, #12]
 8000498:	6f5a      	ldr	r2, [r3, #116]	; 0x74
 800049a:	7afb      	ldrb	r3, [r7, #11]
 800049c:	005b      	lsls	r3, r3, #1
 800049e:	4619      	mov	r1, r3
 80004a0:	2303      	movs	r3, #3
 80004a2:	408b      	lsls	r3, r1
 80004a4:	43db      	mvns	r3, r3
 80004a6:	401a      	ands	r2, r3
 80004a8:	68fb      	ldr	r3, [r7, #12]
 80004aa:	675a      	str	r2, [r3, #116]	; 0x74


  /* Enable digital input */
  if (XMC_GPIO_CHECK_ANALOG_PORT(port))
 80004ac:	68fb      	ldr	r3, [r7, #12]
 80004ae:	4a3a      	ldr	r2, [pc, #232]	; (8000598 <XMC_GPIO_Init+0x144>)
 80004b0:	4293      	cmp	r3, r2
 80004b2:	d003      	beq.n	80004bc <XMC_GPIO_Init+0x68>
 80004b4:	68fb      	ldr	r3, [r7, #12]
 80004b6:	4a39      	ldr	r2, [pc, #228]	; (800059c <XMC_GPIO_Init+0x148>)
 80004b8:	4293      	cmp	r3, r2
 80004ba:	d10a      	bne.n	80004d2 <XMC_GPIO_Init+0x7e>
  {
    port->PDISC &= ~(uint32_t)((uint32_t)0x1U << pin);
 80004bc:	68fb      	ldr	r3, [r7, #12]
 80004be:	6e1a      	ldr	r2, [r3, #96]	; 0x60
 80004c0:	7afb      	ldrb	r3, [r7, #11]
 80004c2:	2101      	movs	r1, #1
 80004c4:	fa01 f303 	lsl.w	r3, r1, r3
 80004c8:	43db      	mvns	r3, r3
 80004ca:	401a      	ands	r2, r3
 80004cc:	68fb      	ldr	r3, [r7, #12]
 80004ce:	661a      	str	r2, [r3, #96]	; 0x60
 80004d0:	e042      	b.n	8000558 <XMC_GPIO_Init+0x104>
  }
  else
  {
    if ((config->mode & XMC_GPIO_MODE_OE) != 0)
 80004d2:	687b      	ldr	r3, [r7, #4]
 80004d4:	781b      	ldrb	r3, [r3, #0]
 80004d6:	b2db      	uxtb	r3, r3
 80004d8:	b25b      	sxtb	r3, r3
 80004da:	2b00      	cmp	r3, #0
 80004dc:	da3c      	bge.n	8000558 <XMC_GPIO_Init+0x104>
    {
      /* If output is enabled */

      /* Set output level */
      port->OMR = (uint32_t)config->output_level << pin;
 80004de:	687b      	ldr	r3, [r7, #4]
 80004e0:	685a      	ldr	r2, [r3, #4]
 80004e2:	7afb      	ldrb	r3, [r7, #11]
 80004e4:	409a      	lsls	r2, r3
 80004e6:	68fb      	ldr	r3, [r7, #12]
 80004e8:	605a      	str	r2, [r3, #4]

      /* Set output driver strength */
      port->PDR[pin >> 3U] &= (uint32_t)~(PORT_PDR_Msk << ((uint32_t)PORT_PDR_Size * ((uint32_t)pin & 0x7U)));
 80004ea:	7afb      	ldrb	r3, [r7, #11]
 80004ec:	08db      	lsrs	r3, r3, #3
 80004ee:	b2db      	uxtb	r3, r3
 80004f0:	4618      	mov	r0, r3
 80004f2:	7afb      	ldrb	r3, [r7, #11]
 80004f4:	08db      	lsrs	r3, r3, #3
 80004f6:	b2db      	uxtb	r3, r3
 80004f8:	461a      	mov	r2, r3
 80004fa:	68fb      	ldr	r3, [r7, #12]
 80004fc:	3210      	adds	r2, #16
 80004fe:	f853 2022 	ldr.w	r2, [r3, r2, lsl #2]
 8000502:	7afb      	ldrb	r3, [r7, #11]
 8000504:	f003 0307 	and.w	r3, r3, #7
 8000508:	009b      	lsls	r3, r3, #2
 800050a:	4619      	mov	r1, r3
 800050c:	2307      	movs	r3, #7
 800050e:	408b      	lsls	r3, r1
 8000510:	43db      	mvns	r3, r3
 8000512:	ea02 0103 	and.w	r1, r2, r3
 8000516:	68fb      	ldr	r3, [r7, #12]
 8000518:	f100 0210 	add.w	r2, r0, #16
 800051c:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      port->PDR[pin >> 3U] |= (uint32_t)config->output_strength << ((uint32_t)PORT_PDR_Size * ((uint32_t)pin & 0x7U));
 8000520:	7afb      	ldrb	r3, [r7, #11]
 8000522:	08db      	lsrs	r3, r3, #3
 8000524:	b2db      	uxtb	r3, r3
 8000526:	4618      	mov	r0, r3
 8000528:	7afb      	ldrb	r3, [r7, #11]
 800052a:	08db      	lsrs	r3, r3, #3
 800052c:	b2db      	uxtb	r3, r3
 800052e:	461a      	mov	r2, r3
 8000530:	68fb      	ldr	r3, [r7, #12]
 8000532:	3210      	adds	r2, #16
 8000534:	f853 2022 	ldr.w	r2, [r3, r2, lsl #2]
 8000538:	687b      	ldr	r3, [r7, #4]
 800053a:	7a1b      	ldrb	r3, [r3, #8]
 800053c:	4619      	mov	r1, r3
 800053e:	7afb      	ldrb	r3, [r7, #11]
 8000540:	f003 0307 	and.w	r3, r3, #7
 8000544:	009b      	lsls	r3, r3, #2
 8000546:	fa01 f303 	lsl.w	r3, r1, r3
 800054a:	ea42 0103 	orr.w	r1, r2, r3
 800054e:	68fb      	ldr	r3, [r7, #12]
 8000550:	f100 0210 	add.w	r2, r0, #16
 8000554:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
    }
  }

  /* Set mode */
  port->IOCR[pin >> 2U] |= (uint32_t)config->mode << ((uint32_t)PORT_IOCR_PC_Size * ((uint32_t)pin & 0x3U));
 8000558:	7afb      	ldrb	r3, [r7, #11]
 800055a:	089b      	lsrs	r3, r3, #2
 800055c:	b2db      	uxtb	r3, r3
 800055e:	4618      	mov	r0, r3
 8000560:	7afb      	ldrb	r3, [r7, #11]
 8000562:	089b      	lsrs	r3, r3, #2
 8000564:	b2db      	uxtb	r3, r3
 8000566:	461a      	mov	r2, r3
 8000568:	68fb      	ldr	r3, [r7, #12]
 800056a:	3204      	adds	r2, #4
 800056c:	f853 2022 	ldr.w	r2, [r3, r2, lsl #2]
 8000570:	687b      	ldr	r3, [r7, #4]
 8000572:	781b      	ldrb	r3, [r3, #0]
 8000574:	4619      	mov	r1, r3
 8000576:	7afb      	ldrb	r3, [r7, #11]
 8000578:	f003 0303 	and.w	r3, r3, #3
 800057c:	00db      	lsls	r3, r3, #3
 800057e:	fa01 f303 	lsl.w	r3, r1, r3
 8000582:	ea42 0103 	orr.w	r1, r2, r3
 8000586:	68fb      	ldr	r3, [r7, #12]
 8000588:	1d02      	adds	r2, r0, #4
 800058a:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
}
 800058e:	3714      	adds	r7, #20
 8000590:	46bd      	mov	sp, r7
 8000592:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000596:	4770      	bx	lr
 8000598:	48028e00 	.word	0x48028e00
 800059c:	48028f00 	.word	0x48028f00

080005a0 <XMC_SCU_CLOCK_GetCpuClockFrequency>:
 *
 * \par<b>Related APIs:</b><BR>
 * XMC_SCU_CLOCK_GetPeripheralClockFrequency(), XMC_SCU_CLOCK_GatePeripheralClock() \n\n\n
 */
__STATIC_INLINE uint32_t XMC_SCU_CLOCK_GetCpuClockFrequency(void)
{
 80005a0:	b480      	push	{r7}
 80005a2:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 80005a4:	4b03      	ldr	r3, [pc, #12]	; (80005b4 <XMC_SCU_CLOCK_GetCpuClockFrequency+0x14>)
 80005a6:	681b      	ldr	r3, [r3, #0]
}
 80005a8:	4618      	mov	r0, r3
 80005aa:	46bd      	mov	sp, r7
 80005ac:	f85d 7b04 	ldr.w	r7, [sp], #4
 80005b0:	4770      	bx	lr
 80005b2:	bf00      	nop
 80005b4:	2003ffc0 	.word	0x2003ffc0

080005b8 <XMC_SCU_GetMirrorStatus>:
 * that a corresponding register of the hibernate domain is ready to accept a write or that the communication interface
 * is busy with executing the previous operation.\n
 * Note: There is no hibernate domain in XMC1x devices. This register is retained for legacy purpose.
 */
__STATIC_INLINE uint32_t XMC_SCU_GetMirrorStatus(void)
{
 80005b8:	b480      	push	{r7}
 80005ba:	af00      	add	r7, sp, #0
  return(SCU_GENERAL->MIRRSTS);
 80005bc:	4b03      	ldr	r3, [pc, #12]	; (80005cc <XMC_SCU_GetMirrorStatus+0x14>)
 80005be:	f8d3 30c4 	ldr.w	r3, [r3, #196]	; 0xc4
}
 80005c2:	4618      	mov	r0, r3
 80005c4:	46bd      	mov	sp, r7
 80005c6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80005ca:	4770      	bx	lr
 80005cc:	50004000 	.word	0x50004000

080005d0 <XMC_SCU_lDelay>:
/*********************************************************************************************************************
 * API IMPLEMENTATION
 ********************************************************************************************************************/
/* This is a local function used to generate the delay until register get updated with new configured value.  */
void XMC_SCU_lDelay(uint32_t delay)
{
 80005d0:	b580      	push	{r7, lr}
 80005d2:	b084      	sub	sp, #16
 80005d4:	af00      	add	r7, sp, #0
 80005d6:	6078      	str	r0, [r7, #4]
  uint32_t i;

  SystemCoreClockUpdate();
 80005d8:	f7ff febc 	bl	8000354 <SystemCoreClockUpdate>
  delay =  delay * (uint32_t)(SystemCoreClock / FREQ_1MHZ);
 80005dc:	4b0b      	ldr	r3, [pc, #44]	; (800060c <XMC_SCU_lDelay+0x3c>)
 80005de:	681b      	ldr	r3, [r3, #0]
 80005e0:	4a0b      	ldr	r2, [pc, #44]	; (8000610 <XMC_SCU_lDelay+0x40>)
 80005e2:	fba2 2303 	umull	r2, r3, r2, r3
 80005e6:	0c9a      	lsrs	r2, r3, #18
 80005e8:	687b      	ldr	r3, [r7, #4]
 80005ea:	fb02 f303 	mul.w	r3, r2, r3
 80005ee:	607b      	str	r3, [r7, #4]

  for (i = 0U; i < delay; ++i)
 80005f0:	2300      	movs	r3, #0
 80005f2:	60fb      	str	r3, [r7, #12]
 80005f4:	e003      	b.n	80005fe <XMC_SCU_lDelay+0x2e>
  {
    __NOP();
 80005f6:	bf00      	nop
  uint32_t i;

  SystemCoreClockUpdate();
  delay =  delay * (uint32_t)(SystemCoreClock / FREQ_1MHZ);

  for (i = 0U; i < delay; ++i)
 80005f8:	68fb      	ldr	r3, [r7, #12]
 80005fa:	3301      	adds	r3, #1
 80005fc:	60fb      	str	r3, [r7, #12]
 80005fe:	68fa      	ldr	r2, [r7, #12]
 8000600:	687b      	ldr	r3, [r7, #4]
 8000602:	429a      	cmp	r2, r3
 8000604:	d3f7      	bcc.n	80005f6 <XMC_SCU_lDelay+0x26>
  {
    __NOP();
  }
}
 8000606:	3710      	adds	r7, #16
 8000608:	46bd      	mov	sp, r7
 800060a:	bd80      	pop	{r7, pc}
 800060c:	2003ffc0 	.word	0x2003ffc0
 8000610:	431bde83 	.word	0x431bde83

08000614 <XMC_SCU_INTERUPT_GetEventStatus>:
  SCU_INTERRUPT->SRSET |= (uint32_t)event;
}

/* API to retrieve the SCU event status */
XMC_SCU_INTERRUPT_EVENT_t XMC_SCU_INTERUPT_GetEventStatus(void)
{
 8000614:	b480      	push	{r7}
 8000616:	af00      	add	r7, sp, #0
  return (SCU_INTERRUPT->SRRAW);
 8000618:	4b03      	ldr	r3, [pc, #12]	; (8000628 <XMC_SCU_INTERUPT_GetEventStatus+0x14>)
 800061a:	685b      	ldr	r3, [r3, #4]
}
 800061c:	4618      	mov	r0, r3
 800061e:	46bd      	mov	sp, r7
 8000620:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000624:	4770      	bx	lr
 8000626:	bf00      	nop
 8000628:	50004074 	.word	0x50004074

0800062c <XMC_SCU_INTERRUPT_ClearEventStatus>:

/* API to clear the SCU event status */
void XMC_SCU_INTERRUPT_ClearEventStatus(const XMC_SCU_INTERRUPT_EVENT_t event)
{
 800062c:	b480      	push	{r7}
 800062e:	b083      	sub	sp, #12
 8000630:	af00      	add	r7, sp, #0
 8000632:	6078      	str	r0, [r7, #4]
  SCU_INTERRUPT->SRCLR = (uint32_t)event;
 8000634:	4a03      	ldr	r2, [pc, #12]	; (8000644 <XMC_SCU_INTERRUPT_ClearEventStatus+0x18>)
 8000636:	687b      	ldr	r3, [r7, #4]
 8000638:	60d3      	str	r3, [r2, #12]
}
 800063a:	370c      	adds	r7, #12
 800063c:	46bd      	mov	sp, r7
 800063e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000642:	4770      	bx	lr
 8000644:	50004074 	.word	0x50004074

08000648 <XMC_SCU_CLOCK_Init>:
  return (SCU_GENERAL->RMDATA);
}

/* API to initialize the clock tree */
void XMC_SCU_CLOCK_Init(const XMC_SCU_CLOCK_CONFIG_t *const config)
{
 8000648:	b5b0      	push	{r4, r5, r7, lr}
 800064a:	b084      	sub	sp, #16
 800064c:	af02      	add	r7, sp, #8
 800064e:	6078      	str	r0, [r7, #4]
  XMC_ASSERT("", ((config->fstdby_clksrc == XMC_SCU_HIB_STDBYCLKSRC_OSCULP) && (config->enable_osculp == true)) ||
                 (config->fstdby_clksrc != XMC_SCU_HIB_STDBYCLKSRC_OSCULP));
  XMC_ASSERT("", ((config->syspll_config.clksrc == XMC_SCU_CLOCK_SYSPLLCLKSRC_OSCHP) &&
                 (config->enable_oschp == true)) || (config->syspll_config.clksrc != XMC_SCU_CLOCK_SYSPLLCLKSRC_OSCHP));

  XMC_SCU_CLOCK_SetSystemClockSource(XMC_SCU_CLOCK_SYSCLKSRC_OFI);
 8000650:	2000      	movs	r0, #0
 8000652:	f000 f8bf 	bl	80007d4 <XMC_SCU_CLOCK_SetSystemClockSource>

  XMC_SCU_HIB_EnableHibernateDomain();
 8000656:	f000 fa91 	bl	8000b7c <XMC_SCU_HIB_EnableHibernateDomain>

  if (config->enable_osculp == true)
 800065a:	687b      	ldr	r3, [r7, #4]
 800065c:	79db      	ldrb	r3, [r3, #7]
 800065e:	2b00      	cmp	r3, #0
 8000660:	d00a      	beq.n	8000678 <XMC_SCU_CLOCK_Init+0x30>
  {
    XMC_SCU_CLOCK_EnableLowPowerOscillator();
 8000662:	f000 fac9 	bl	8000bf8 <XMC_SCU_CLOCK_EnableLowPowerOscillator>
    while (XMC_SCU_CLOCK_IsLowPowerOscillatorStable() == false);
 8000666:	bf00      	nop
 8000668:	f000 fab4 	bl	8000bd4 <XMC_SCU_CLOCK_IsLowPowerOscillatorStable>
 800066c:	4603      	mov	r3, r0
 800066e:	f083 0301 	eor.w	r3, r3, #1
 8000672:	b2db      	uxtb	r3, r3
 8000674:	2b00      	cmp	r3, #0
 8000676:	d1f7      	bne.n	8000668 <XMC_SCU_CLOCK_Init+0x20>
  }
  
  XMC_SCU_HIB_SetStandbyClockSource(config->fstdby_clksrc);  
 8000678:	687b      	ldr	r3, [r7, #4]
 800067a:	7a5b      	ldrb	r3, [r3, #9]
 800067c:	4618      	mov	r0, r3
 800067e:	f000 f923 	bl	80008c8 <XMC_SCU_HIB_SetStandbyClockSource>
  while (XMC_SCU_GetMirrorStatus() != 0)
 8000682:	bf00      	nop
 8000684:	f7ff ff98 	bl	80005b8 <XMC_SCU_GetMirrorStatus>
 8000688:	4603      	mov	r3, r0
 800068a:	2b00      	cmp	r3, #0
 800068c:	d1fa      	bne.n	8000684 <XMC_SCU_CLOCK_Init+0x3c>
  {
    /* Wait until update of the stanby clock source is done in the HIB domain */    
  }

  XMC_SCU_CLOCK_SetBackupClockCalibrationMode(config->calibration_mode);
 800068e:	687b      	ldr	r3, [r7, #4]
 8000690:	7a1b      	ldrb	r3, [r3, #8]
 8000692:	4618      	mov	r0, r3
 8000694:	f000 fa4c 	bl	8000b30 <XMC_SCU_CLOCK_SetBackupClockCalibrationMode>

  XMC_SCU_CLOCK_SetSystemClockDivider((uint32_t)config->fsys_clkdiv);
 8000698:	687b      	ldr	r3, [r7, #4]
 800069a:	7c1b      	ldrb	r3, [r3, #16]
 800069c:	4618      	mov	r0, r3
 800069e:	f000 f931 	bl	8000904 <XMC_SCU_CLOCK_SetSystemClockDivider>
  XMC_SCU_CLOCK_SetCpuClockDivider((uint32_t)config->fcpu_clkdiv);
 80006a2:	687b      	ldr	r3, [r7, #4]
 80006a4:	7c5b      	ldrb	r3, [r3, #17]
 80006a6:	4618      	mov	r0, r3
 80006a8:	f000 f954 	bl	8000954 <XMC_SCU_CLOCK_SetCpuClockDivider>
  XMC_SCU_CLOCK_SetCcuClockDivider((uint32_t)config->fccu_clkdiv);
 80006ac:	687b      	ldr	r3, [r7, #4]
 80006ae:	7c9b      	ldrb	r3, [r3, #18]
 80006b0:	4618      	mov	r0, r3
 80006b2:	f000 f93b 	bl	800092c <XMC_SCU_CLOCK_SetCcuClockDivider>
  XMC_SCU_CLOCK_SetPeripheralClockDivider((uint32_t)config->fperipheral_clkdiv);
 80006b6:	687b      	ldr	r3, [r7, #4]
 80006b8:	7cdb      	ldrb	r3, [r3, #19]
 80006ba:	4618      	mov	r0, r3
 80006bc:	f000 f95e 	bl	800097c <XMC_SCU_CLOCK_SetPeripheralClockDivider>

  if (config->enable_oschp == true)
 80006c0:	687b      	ldr	r3, [r7, #4]
 80006c2:	799b      	ldrb	r3, [r3, #6]
 80006c4:	2b00      	cmp	r3, #0
 80006c6:	d00a      	beq.n	80006de <XMC_SCU_CLOCK_Init+0x96>
  {
    XMC_SCU_CLOCK_EnableHighPerformanceOscillator();
 80006c8:	f000 face 	bl	8000c68 <XMC_SCU_CLOCK_EnableHighPerformanceOscillator>
    while(XMC_SCU_CLOCK_IsHighPerformanceOscillatorStable() == false);
 80006cc:	bf00      	nop
 80006ce:	f000 faf3 	bl	8000cb8 <XMC_SCU_CLOCK_IsHighPerformanceOscillatorStable>
 80006d2:	4603      	mov	r3, r0
 80006d4:	f083 0301 	eor.w	r3, r3, #1
 80006d8:	b2db      	uxtb	r3, r3
 80006da:	2b00      	cmp	r3, #0
 80006dc:	d1f7      	bne.n	80006ce <XMC_SCU_CLOCK_Init+0x86>
  }

  if (config->syspll_config.mode == XMC_SCU_CLOCK_SYSPLL_MODE_DISABLED)
 80006de:	687b      	ldr	r3, [r7, #4]
 80006e0:	78db      	ldrb	r3, [r3, #3]
 80006e2:	2b00      	cmp	r3, #0
 80006e4:	d102      	bne.n	80006ec <XMC_SCU_CLOCK_Init+0xa4>
  {
    XMC_SCU_CLOCK_DisableSystemPll();
 80006e6:	f000 fb0b 	bl	8000d00 <XMC_SCU_CLOCK_DisableSystemPll>
 80006ea:	e014      	b.n	8000716 <XMC_SCU_CLOCK_Init+0xce>
  }
  else
  {

    XMC_SCU_CLOCK_EnableSystemPll();
 80006ec:	f000 faf8 	bl	8000ce0 <XMC_SCU_CLOCK_EnableSystemPll>
    XMC_SCU_CLOCK_StartSystemPll(config->syspll_config.clksrc,
 80006f0:	687b      	ldr	r3, [r7, #4]
 80006f2:	8899      	ldrh	r1, [r3, #4]
 80006f4:	687b      	ldr	r3, [r7, #4]
 80006f6:	78da      	ldrb	r2, [r3, #3]
                                 config->syspll_config.mode,
                                 (uint32_t)config->syspll_config.p_div,
 80006f8:	687b      	ldr	r3, [r7, #4]
 80006fa:	785b      	ldrb	r3, [r3, #1]
  }
  else
  {

    XMC_SCU_CLOCK_EnableSystemPll();
    XMC_SCU_CLOCK_StartSystemPll(config->syspll_config.clksrc,
 80006fc:	461d      	mov	r5, r3
                                 config->syspll_config.mode,
                                 (uint32_t)config->syspll_config.p_div,
                                 (uint32_t)config->syspll_config.n_div,
 80006fe:	687b      	ldr	r3, [r7, #4]
 8000700:	781b      	ldrb	r3, [r3, #0]
  }
  else
  {

    XMC_SCU_CLOCK_EnableSystemPll();
    XMC_SCU_CLOCK_StartSystemPll(config->syspll_config.clksrc,
 8000702:	461c      	mov	r4, r3
                                 config->syspll_config.mode,
                                 (uint32_t)config->syspll_config.p_div,
                                 (uint32_t)config->syspll_config.n_div,
                                 (uint32_t)config->syspll_config.k_div);
 8000704:	687b      	ldr	r3, [r7, #4]
 8000706:	789b      	ldrb	r3, [r3, #2]
  }
  else
  {

    XMC_SCU_CLOCK_EnableSystemPll();
    XMC_SCU_CLOCK_StartSystemPll(config->syspll_config.clksrc,
 8000708:	9300      	str	r3, [sp, #0]
 800070a:	4608      	mov	r0, r1
 800070c:	4611      	mov	r1, r2
 800070e:	462a      	mov	r2, r5
 8000710:	4623      	mov	r3, r4
 8000712:	f000 fb05 	bl	8000d20 <XMC_SCU_CLOCK_StartSystemPll>
                                 (uint32_t)config->syspll_config.n_div,
                                 (uint32_t)config->syspll_config.k_div);
  }

  /* use SYSPLL? */
  if (config->fsys_clksrc == XMC_SCU_CLOCK_SYSCLKSRC_PLL)
 8000716:	687b      	ldr	r3, [r7, #4]
 8000718:	68db      	ldr	r3, [r3, #12]
 800071a:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 800071e:	d103      	bne.n	8000728 <XMC_SCU_CLOCK_Init+0xe0>
  {
    XMC_SCU_CLOCK_SetSystemClockSource(XMC_SCU_CLOCK_SYSCLKSRC_PLL);    
 8000720:	f44f 3080 	mov.w	r0, #65536	; 0x10000
 8000724:	f000 f856 	bl	80007d4 <XMC_SCU_CLOCK_SetSystemClockSource>
  }
  SystemCoreClockUpdate();
 8000728:	f7ff fe14 	bl	8000354 <SystemCoreClockUpdate>
}
 800072c:	3708      	adds	r7, #8
 800072e:	46bd      	mov	sp, r7
 8000730:	bdb0      	pop	{r4, r5, r7, pc}
 8000732:	bf00      	nop

08000734 <XMC_SCU_RESET_DeassertPeripheralReset>:
  *(uint32_t *)(&(SCU_RESET->PRSET0) + (index * 3U)) = (uint32_t)mask;
}

/* API to manually de-assert a reset request */
void XMC_SCU_RESET_DeassertPeripheralReset(const XMC_SCU_PERIPHERAL_RESET_t peripheral)
{
 8000734:	b480      	push	{r7}
 8000736:	b085      	sub	sp, #20
 8000738:	af00      	add	r7, sp, #0
 800073a:	6078      	str	r0, [r7, #4]
  uint32_t index = (uint32_t)((((uint32_t)peripheral) & 0xf0000000UL) >> 28UL);
 800073c:	687b      	ldr	r3, [r7, #4]
 800073e:	0f1b      	lsrs	r3, r3, #28
 8000740:	60fb      	str	r3, [r7, #12]
  uint32_t mask = (((uint32_t)peripheral) & ((uint32_t)~0xf0000000UL));
 8000742:	687b      	ldr	r3, [r7, #4]
 8000744:	f023 4370 	bic.w	r3, r3, #4026531840	; 0xf0000000
 8000748:	60bb      	str	r3, [r7, #8]

  *(uint32_t *)(&(SCU_RESET->PRCLR0) + (index * 3U)) = (uint32_t)mask;
 800074a:	68fa      	ldr	r2, [r7, #12]
 800074c:	4613      	mov	r3, r2
 800074e:	005b      	lsls	r3, r3, #1
 8000750:	4413      	add	r3, r2
 8000752:	009b      	lsls	r3, r3, #2
 8000754:	461a      	mov	r2, r3
 8000756:	4b04      	ldr	r3, [pc, #16]	; (8000768 <XMC_SCU_RESET_DeassertPeripheralReset+0x34>)
 8000758:	4413      	add	r3, r2
 800075a:	68ba      	ldr	r2, [r7, #8]
 800075c:	601a      	str	r2, [r3, #0]
}
 800075e:	3714      	adds	r7, #20
 8000760:	46bd      	mov	sp, r7
 8000762:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000766:	4770      	bx	lr
 8000768:	50004414 	.word	0x50004414

0800076c <XMC_SCU_RESET_IsPeripheralResetAsserted>:

/* Find out if the peripheral reset is asserted */
bool XMC_SCU_RESET_IsPeripheralResetAsserted(const XMC_SCU_PERIPHERAL_RESET_t peripheral)
{
 800076c:	b480      	push	{r7}
 800076e:	b085      	sub	sp, #20
 8000770:	af00      	add	r7, sp, #0
 8000772:	6078      	str	r0, [r7, #4]
  uint32_t index = (uint32_t)((((uint32_t)peripheral) & 0xf0000000UL) >> 28UL);
 8000774:	687b      	ldr	r3, [r7, #4]
 8000776:	0f1b      	lsrs	r3, r3, #28
 8000778:	60fb      	str	r3, [r7, #12]
  uint32_t mask = (((uint32_t)peripheral) & ((uint32_t)~0xf0000000UL));
 800077a:	687b      	ldr	r3, [r7, #4]
 800077c:	f023 4370 	bic.w	r3, r3, #4026531840	; 0xf0000000
 8000780:	60bb      	str	r3, [r7, #8]

  return ((*(uint32_t *)(&(SCU_RESET->PRSTAT0) + (index * 3U)) & mask) != 0U);
 8000782:	68fa      	ldr	r2, [r7, #12]
 8000784:	4613      	mov	r3, r2
 8000786:	005b      	lsls	r3, r3, #1
 8000788:	4413      	add	r3, r2
 800078a:	009b      	lsls	r3, r3, #2
 800078c:	461a      	mov	r2, r3
 800078e:	4b08      	ldr	r3, [pc, #32]	; (80007b0 <XMC_SCU_RESET_IsPeripheralResetAsserted+0x44>)
 8000790:	4413      	add	r3, r2
 8000792:	681a      	ldr	r2, [r3, #0]
 8000794:	68bb      	ldr	r3, [r7, #8]
 8000796:	4013      	ands	r3, r2
 8000798:	2b00      	cmp	r3, #0
 800079a:	bf14      	ite	ne
 800079c:	2301      	movne	r3, #1
 800079e:	2300      	moveq	r3, #0
 80007a0:	b2db      	uxtb	r3, r3
}
 80007a2:	4618      	mov	r0, r3
 80007a4:	3714      	adds	r7, #20
 80007a6:	46bd      	mov	sp, r7
 80007a8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80007ac:	4770      	bx	lr
 80007ae:	bf00      	nop
 80007b0:	5000440c 	.word	0x5000440c

080007b4 <XMC_SCU_CLOCK_GetPeripheralClockFrequency>:

/*
 * API to retrieve clock frequency of peripherals on the peripheral bus using a shared functional clock
 */
uint32_t XMC_SCU_CLOCK_GetPeripheralClockFrequency(void)
{
 80007b4:	b580      	push	{r7, lr}
 80007b6:	af00      	add	r7, sp, #0
  return (uint32_t)(XMC_SCU_CLOCK_GetCpuClockFrequency() >>
 80007b8:	f7ff fef2 	bl	80005a0 <XMC_SCU_CLOCK_GetCpuClockFrequency>
 80007bc:	4602      	mov	r2, r0
         ((SCU_CLK->PBCLKCR & SCU_CLK_PBCLKCR_PBDIV_Msk) >> SCU_CLK_PBCLKCR_PBDIV_Pos));  
 80007be:	4b04      	ldr	r3, [pc, #16]	; (80007d0 <XMC_SCU_CLOCK_GetPeripheralClockFrequency+0x1c>)
 80007c0:	695b      	ldr	r3, [r3, #20]
/*
 * API to retrieve clock frequency of peripherals on the peripheral bus using a shared functional clock
 */
uint32_t XMC_SCU_CLOCK_GetPeripheralClockFrequency(void)
{
  return (uint32_t)(XMC_SCU_CLOCK_GetCpuClockFrequency() >>
 80007c2:	f003 0301 	and.w	r3, r3, #1
 80007c6:	fa22 f303 	lsr.w	r3, r2, r3
         ((SCU_CLK->PBCLKCR & SCU_CLK_PBCLKCR_PBDIV_Msk) >> SCU_CLK_PBCLKCR_PBDIV_Pos));  
}
 80007ca:	4618      	mov	r0, r3
 80007cc:	bd80      	pop	{r7, pc}
 80007ce:	bf00      	nop
 80007d0:	50004600 	.word	0x50004600

080007d4 <XMC_SCU_CLOCK_SetSystemClockSource>:

/* API to select fSYS */
void XMC_SCU_CLOCK_SetSystemClockSource(const XMC_SCU_CLOCK_SYSCLKSRC_t source)
{
 80007d4:	b480      	push	{r7}
 80007d6:	b083      	sub	sp, #12
 80007d8:	af00      	add	r7, sp, #0
 80007da:	6078      	str	r0, [r7, #4]
  SCU_CLK->SYSCLKCR = (SCU_CLK->SYSCLKCR & ((uint32_t)~SCU_CLK_SYSCLKCR_SYSSEL_Msk)) |
 80007dc:	4906      	ldr	r1, [pc, #24]	; (80007f8 <XMC_SCU_CLOCK_SetSystemClockSource+0x24>)
 80007de:	4b06      	ldr	r3, [pc, #24]	; (80007f8 <XMC_SCU_CLOCK_SetSystemClockSource+0x24>)
 80007e0:	68db      	ldr	r3, [r3, #12]
 80007e2:	f423 3280 	bic.w	r2, r3, #65536	; 0x10000
 80007e6:	687b      	ldr	r3, [r7, #4]
 80007e8:	4313      	orrs	r3, r2
 80007ea:	60cb      	str	r3, [r1, #12]
                      ((uint32_t)source);
}
 80007ec:	370c      	adds	r7, #12
 80007ee:	46bd      	mov	sp, r7
 80007f0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80007f4:	4770      	bx	lr
 80007f6:	bf00      	nop
 80007f8:	50004600 	.word	0x50004600

080007fc <XMC_SCU_CLOCK_SetUsbClockSource>:

/* API to select fUSB */
void XMC_SCU_CLOCK_SetUsbClockSource(const XMC_SCU_CLOCK_USBCLKSRC_t source)
{
 80007fc:	b480      	push	{r7}
 80007fe:	b083      	sub	sp, #12
 8000800:	af00      	add	r7, sp, #0
 8000802:	6078      	str	r0, [r7, #4]
  SCU_CLK->USBCLKCR = (SCU_CLK->USBCLKCR & ((uint32_t)~SCU_CLK_USBCLKCR_USBSEL_Msk)) |
 8000804:	4906      	ldr	r1, [pc, #24]	; (8000820 <XMC_SCU_CLOCK_SetUsbClockSource+0x24>)
 8000806:	4b06      	ldr	r3, [pc, #24]	; (8000820 <XMC_SCU_CLOCK_SetUsbClockSource+0x24>)
 8000808:	699b      	ldr	r3, [r3, #24]
 800080a:	f423 3280 	bic.w	r2, r3, #65536	; 0x10000
 800080e:	687b      	ldr	r3, [r7, #4]
 8000810:	4313      	orrs	r3, r2
 8000812:	618b      	str	r3, [r1, #24]
                      ((uint32_t)source);
}
 8000814:	370c      	adds	r7, #12
 8000816:	46bd      	mov	sp, r7
 8000818:	f85d 7b04 	ldr.w	r7, [sp], #4
 800081c:	4770      	bx	lr
 800081e:	bf00      	nop
 8000820:	50004600 	.word	0x50004600

08000824 <XMC_SCU_CLOCK_SetWdtClockSource>:

/* API to select fWDT */
void XMC_SCU_CLOCK_SetWdtClockSource(const XMC_SCU_CLOCK_WDTCLKSRC_t source)
{
 8000824:	b480      	push	{r7}
 8000826:	b083      	sub	sp, #12
 8000828:	af00      	add	r7, sp, #0
 800082a:	6078      	str	r0, [r7, #4]
  SCU_CLK->WDTCLKCR = (SCU_CLK->WDTCLKCR & ((uint32_t)~SCU_CLK_WDTCLKCR_WDTSEL_Msk)) |
 800082c:	4906      	ldr	r1, [pc, #24]	; (8000848 <XMC_SCU_CLOCK_SetWdtClockSource+0x24>)
 800082e:	4b06      	ldr	r3, [pc, #24]	; (8000848 <XMC_SCU_CLOCK_SetWdtClockSource+0x24>)
 8000830:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8000832:	f423 3240 	bic.w	r2, r3, #196608	; 0x30000
 8000836:	687b      	ldr	r3, [r7, #4]
 8000838:	4313      	orrs	r3, r2
 800083a:	624b      	str	r3, [r1, #36]	; 0x24
                      ((uint32_t)source);
}
 800083c:	370c      	adds	r7, #12
 800083e:	46bd      	mov	sp, r7
 8000840:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000844:	4770      	bx	lr
 8000846:	bf00      	nop
 8000848:	50004600 	.word	0x50004600

0800084c <XMC_SCU_CLOCK_SetSystemPllClockSource>:
                      ((uint32_t)source);
}

/* API to select fPLL */
void XMC_SCU_CLOCK_SetSystemPllClockSource(const XMC_SCU_CLOCK_SYSPLLCLKSRC_t source)
{
 800084c:	b480      	push	{r7}
 800084e:	b083      	sub	sp, #12
 8000850:	af00      	add	r7, sp, #0
 8000852:	4603      	mov	r3, r0
 8000854:	80fb      	strh	r3, [r7, #6]
  /* Check input clock */
  if (source == XMC_SCU_CLOCK_SYSPLLCLKSRC_OSCHP) /* Select PLLClockSource */
 8000856:	88fb      	ldrh	r3, [r7, #6]
 8000858:	2b00      	cmp	r3, #0
 800085a:	d108      	bne.n	800086e <XMC_SCU_CLOCK_SetSystemPllClockSource+0x22>
  {
    SCU_PLL->PLLCON2 &= (uint32_t)~(SCU_PLL_PLLCON2_PINSEL_Msk | SCU_PLL_PLLCON2_K1INSEL_Msk);
 800085c:	4a0a      	ldr	r2, [pc, #40]	; (8000888 <XMC_SCU_CLOCK_SetSystemPllClockSource+0x3c>)
 800085e:	4b0a      	ldr	r3, [pc, #40]	; (8000888 <XMC_SCU_CLOCK_SetSystemPllClockSource+0x3c>)
 8000860:	68db      	ldr	r3, [r3, #12]
 8000862:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8000866:	f023 0301 	bic.w	r3, r3, #1
 800086a:	60d3      	str	r3, [r2, #12]
 800086c:	e007      	b.n	800087e <XMC_SCU_CLOCK_SetSystemPllClockSource+0x32>
  }
  else
  {
    SCU_PLL->PLLCON2 |= (uint32_t)(SCU_PLL_PLLCON2_PINSEL_Msk | SCU_PLL_PLLCON2_K1INSEL_Msk);
 800086e:	4a06      	ldr	r2, [pc, #24]	; (8000888 <XMC_SCU_CLOCK_SetSystemPllClockSource+0x3c>)
 8000870:	4b05      	ldr	r3, [pc, #20]	; (8000888 <XMC_SCU_CLOCK_SetSystemPllClockSource+0x3c>)
 8000872:	68db      	ldr	r3, [r3, #12]
 8000874:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8000878:	f043 0301 	orr.w	r3, r3, #1
 800087c:	60d3      	str	r3, [r2, #12]
  }
}
 800087e:	370c      	adds	r7, #12
 8000880:	46bd      	mov	sp, r7
 8000882:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000886:	4770      	bx	lr
 8000888:	50004710 	.word	0x50004710

0800088c <XMC_SCU_HIB_SetRtcClockSource>:

/* API to select fRTC */
void XMC_SCU_HIB_SetRtcClockSource(const XMC_SCU_HIB_RTCCLKSRC_t source)
{ 
 800088c:	b480      	push	{r7}
 800088e:	b083      	sub	sp, #12
 8000890:	af00      	add	r7, sp, #0
 8000892:	4603      	mov	r3, r0
 8000894:	71fb      	strb	r3, [r7, #7]
  /* Wait until the update of HDCR register in hibernate domain is completed */
  while((SCU_GENERAL->MIRRSTS) & SCU_GENERAL_MIRRSTS_HDCR_Msk)
 8000896:	bf00      	nop
 8000898:	4b09      	ldr	r3, [pc, #36]	; (80008c0 <XMC_SCU_HIB_SetRtcClockSource+0x34>)
 800089a:	f8d3 30c4 	ldr.w	r3, [r3, #196]	; 0xc4
 800089e:	f003 0308 	and.w	r3, r3, #8
 80008a2:	2b00      	cmp	r3, #0
 80008a4:	d1f8      	bne.n	8000898 <XMC_SCU_HIB_SetRtcClockSource+0xc>
  {
  }

  SCU_HIBERNATE->HDCR = (SCU_HIBERNATE->HDCR & ((uint32_t)~SCU_HIBERNATE_HDCR_RCS_Msk)) |
 80008a6:	4907      	ldr	r1, [pc, #28]	; (80008c4 <XMC_SCU_HIB_SetRtcClockSource+0x38>)
 80008a8:	4b06      	ldr	r3, [pc, #24]	; (80008c4 <XMC_SCU_HIB_SetRtcClockSource+0x38>)
 80008aa:	68db      	ldr	r3, [r3, #12]
 80008ac:	f023 0240 	bic.w	r2, r3, #64	; 0x40
                        ((uint32_t)source);
 80008b0:	79fb      	ldrb	r3, [r7, #7]
  /* Wait until the update of HDCR register in hibernate domain is completed */
  while((SCU_GENERAL->MIRRSTS) & SCU_GENERAL_MIRRSTS_HDCR_Msk)
  {
  }

  SCU_HIBERNATE->HDCR = (SCU_HIBERNATE->HDCR & ((uint32_t)~SCU_HIBERNATE_HDCR_RCS_Msk)) |
 80008b2:	4313      	orrs	r3, r2
 80008b4:	60cb      	str	r3, [r1, #12]
                        ((uint32_t)source);
}
 80008b6:	370c      	adds	r7, #12
 80008b8:	46bd      	mov	sp, r7
 80008ba:	f85d 7b04 	ldr.w	r7, [sp], #4
 80008be:	4770      	bx	lr
 80008c0:	50004000 	.word	0x50004000
 80008c4:	50004300 	.word	0x50004300

080008c8 <XMC_SCU_HIB_SetStandbyClockSource>:

/* API to select fSTDBY */
void XMC_SCU_HIB_SetStandbyClockSource(const XMC_SCU_HIB_STDBYCLKSRC_t source)
{
 80008c8:	b480      	push	{r7}
 80008ca:	b083      	sub	sp, #12
 80008cc:	af00      	add	r7, sp, #0
 80008ce:	4603      	mov	r3, r0
 80008d0:	71fb      	strb	r3, [r7, #7]
  while((SCU_GENERAL->MIRRSTS) & SCU_GENERAL_MIRRSTS_HDCR_Msk)
 80008d2:	bf00      	nop
 80008d4:	4b09      	ldr	r3, [pc, #36]	; (80008fc <XMC_SCU_HIB_SetStandbyClockSource+0x34>)
 80008d6:	f8d3 30c4 	ldr.w	r3, [r3, #196]	; 0xc4
 80008da:	f003 0308 	and.w	r3, r3, #8
 80008de:	2b00      	cmp	r3, #0
 80008e0:	d1f8      	bne.n	80008d4 <XMC_SCU_HIB_SetStandbyClockSource+0xc>
  {
    /* check SCU_MIRRSTS to ensure that no transfer over serial interface is pending */
  }
  SCU_HIBERNATE->HDCR = (SCU_HIBERNATE->HDCR & ((uint32_t)~SCU_HIBERNATE_HDCR_STDBYSEL_Msk)) |
 80008e2:	4907      	ldr	r1, [pc, #28]	; (8000900 <XMC_SCU_HIB_SetStandbyClockSource+0x38>)
 80008e4:	4b06      	ldr	r3, [pc, #24]	; (8000900 <XMC_SCU_HIB_SetStandbyClockSource+0x38>)
 80008e6:	68db      	ldr	r3, [r3, #12]
 80008e8:	f023 0280 	bic.w	r2, r3, #128	; 0x80
                        ((uint32_t)source);
 80008ec:	79fb      	ldrb	r3, [r7, #7]
{
  while((SCU_GENERAL->MIRRSTS) & SCU_GENERAL_MIRRSTS_HDCR_Msk)
  {
    /* check SCU_MIRRSTS to ensure that no transfer over serial interface is pending */
  }
  SCU_HIBERNATE->HDCR = (SCU_HIBERNATE->HDCR & ((uint32_t)~SCU_HIBERNATE_HDCR_STDBYSEL_Msk)) |
 80008ee:	4313      	orrs	r3, r2
 80008f0:	60cb      	str	r3, [r1, #12]
                        ((uint32_t)source);
}
 80008f2:	370c      	adds	r7, #12
 80008f4:	46bd      	mov	sp, r7
 80008f6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80008fa:	4770      	bx	lr
 80008fc:	50004000 	.word	0x50004000
 8000900:	50004300 	.word	0x50004300

08000904 <XMC_SCU_CLOCK_SetSystemClockDivider>:

/* API to program the divider placed between fsys and its parent */
void XMC_SCU_CLOCK_SetSystemClockDivider(const uint32_t divider)
{
 8000904:	b480      	push	{r7}
 8000906:	b083      	sub	sp, #12
 8000908:	af00      	add	r7, sp, #0
 800090a:	6078      	str	r0, [r7, #4]
  XMC_ASSERT("XMC_SCU_CLOCK_SetSystemClockDivider:Wrong clock divider value",
              (divider <= (SCU_CLK_SYSCLKCR_SYSDIV_Msk + 1UL)) );

  SCU_CLK->SYSCLKCR = (SCU_CLK->SYSCLKCR & ((uint32_t)~SCU_CLK_SYSCLKCR_SYSDIV_Msk)) |
 800090c:	4906      	ldr	r1, [pc, #24]	; (8000928 <XMC_SCU_CLOCK_SetSystemClockDivider+0x24>)
 800090e:	4b06      	ldr	r3, [pc, #24]	; (8000928 <XMC_SCU_CLOCK_SetSystemClockDivider+0x24>)
 8000910:	68db      	ldr	r3, [r3, #12]
 8000912:	f023 02ff 	bic.w	r2, r3, #255	; 0xff
                      ((uint32_t)(((uint32_t)(divider - 1UL)) << SCU_CLK_SYSCLKCR_SYSDIV_Pos));
 8000916:	687b      	ldr	r3, [r7, #4]
 8000918:	3b01      	subs	r3, #1
void XMC_SCU_CLOCK_SetSystemClockDivider(const uint32_t divider)
{
  XMC_ASSERT("XMC_SCU_CLOCK_SetSystemClockDivider:Wrong clock divider value",
              (divider <= (SCU_CLK_SYSCLKCR_SYSDIV_Msk + 1UL)) );

  SCU_CLK->SYSCLKCR = (SCU_CLK->SYSCLKCR & ((uint32_t)~SCU_CLK_SYSCLKCR_SYSDIV_Msk)) |
 800091a:	4313      	orrs	r3, r2
 800091c:	60cb      	str	r3, [r1, #12]
                      ((uint32_t)(((uint32_t)(divider - 1UL)) << SCU_CLK_SYSCLKCR_SYSDIV_Pos));
}
 800091e:	370c      	adds	r7, #12
 8000920:	46bd      	mov	sp, r7
 8000922:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000926:	4770      	bx	lr
 8000928:	50004600 	.word	0x50004600

0800092c <XMC_SCU_CLOCK_SetCcuClockDivider>:

/* API to program the divider placed between fccu and its parent */
void XMC_SCU_CLOCK_SetCcuClockDivider(const uint32_t divider)
{
 800092c:	b480      	push	{r7}
 800092e:	b083      	sub	sp, #12
 8000930:	af00      	add	r7, sp, #0
 8000932:	6078      	str	r0, [r7, #4]
  XMC_ASSERT("XMC_SCU_CLOCK_SetCapcomClockDivider:Wrong clock divider value", (divider <= 2UL) );

  SCU_CLK->CCUCLKCR = (SCU_CLK->CCUCLKCR & ((uint32_t)~SCU_CLK_CCUCLKCR_CCUDIV_Msk)) |
 8000934:	4906      	ldr	r1, [pc, #24]	; (8000950 <XMC_SCU_CLOCK_SetCcuClockDivider+0x24>)
 8000936:	4b06      	ldr	r3, [pc, #24]	; (8000950 <XMC_SCU_CLOCK_SetCcuClockDivider+0x24>)
 8000938:	6a1b      	ldr	r3, [r3, #32]
 800093a:	f023 0201 	bic.w	r2, r3, #1
                      (uint32_t)((uint32_t)(divider - 1UL) << SCU_CLK_CCUCLKCR_CCUDIV_Pos);
 800093e:	687b      	ldr	r3, [r7, #4]
 8000940:	3b01      	subs	r3, #1
/* API to program the divider placed between fccu and its parent */
void XMC_SCU_CLOCK_SetCcuClockDivider(const uint32_t divider)
{
  XMC_ASSERT("XMC_SCU_CLOCK_SetCapcomClockDivider:Wrong clock divider value", (divider <= 2UL) );

  SCU_CLK->CCUCLKCR = (SCU_CLK->CCUCLKCR & ((uint32_t)~SCU_CLK_CCUCLKCR_CCUDIV_Msk)) |
 8000942:	4313      	orrs	r3, r2
 8000944:	620b      	str	r3, [r1, #32]
                      (uint32_t)((uint32_t)(divider - 1UL) << SCU_CLK_CCUCLKCR_CCUDIV_Pos);
}
 8000946:	370c      	adds	r7, #12
 8000948:	46bd      	mov	sp, r7
 800094a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800094e:	4770      	bx	lr
 8000950:	50004600 	.word	0x50004600

08000954 <XMC_SCU_CLOCK_SetCpuClockDivider>:

/* API to program the divider placed between fcpu and its parent */
void XMC_SCU_CLOCK_SetCpuClockDivider(const uint32_t divider)
{
 8000954:	b480      	push	{r7}
 8000956:	b083      	sub	sp, #12
 8000958:	af00      	add	r7, sp, #0
 800095a:	6078      	str	r0, [r7, #4]
  XMC_ASSERT("XMC_SCU_CLOCK_SetCpuClockDivider:Wrong clock divider value", (divider <= 2UL) );

  SCU_CLK->CPUCLKCR = (SCU_CLK->CPUCLKCR & ((uint32_t)~SCU_CLK_CPUCLKCR_CPUDIV_Msk)) |
 800095c:	4906      	ldr	r1, [pc, #24]	; (8000978 <XMC_SCU_CLOCK_SetCpuClockDivider+0x24>)
 800095e:	4b06      	ldr	r3, [pc, #24]	; (8000978 <XMC_SCU_CLOCK_SetCpuClockDivider+0x24>)
 8000960:	691b      	ldr	r3, [r3, #16]
 8000962:	f023 0201 	bic.w	r2, r3, #1
                      (uint32_t)((uint32_t)(divider - 1UL) << SCU_CLK_CPUCLKCR_CPUDIV_Pos);
 8000966:	687b      	ldr	r3, [r7, #4]
 8000968:	3b01      	subs	r3, #1
/* API to program the divider placed between fcpu and its parent */
void XMC_SCU_CLOCK_SetCpuClockDivider(const uint32_t divider)
{
  XMC_ASSERT("XMC_SCU_CLOCK_SetCpuClockDivider:Wrong clock divider value", (divider <= 2UL) );

  SCU_CLK->CPUCLKCR = (SCU_CLK->CPUCLKCR & ((uint32_t)~SCU_CLK_CPUCLKCR_CPUDIV_Msk)) |
 800096a:	4313      	orrs	r3, r2
 800096c:	610b      	str	r3, [r1, #16]
                      (uint32_t)((uint32_t)(divider - 1UL) << SCU_CLK_CPUCLKCR_CPUDIV_Pos);
}
 800096e:	370c      	adds	r7, #12
 8000970:	46bd      	mov	sp, r7
 8000972:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000976:	4770      	bx	lr
 8000978:	50004600 	.word	0x50004600

0800097c <XMC_SCU_CLOCK_SetPeripheralClockDivider>:

/* API to program the divider placed between fperiph and its parent */
void XMC_SCU_CLOCK_SetPeripheralClockDivider(const uint32_t divider)
{
 800097c:	b480      	push	{r7}
 800097e:	b083      	sub	sp, #12
 8000980:	af00      	add	r7, sp, #0
 8000982:	6078      	str	r0, [r7, #4]
  XMC_ASSERT("XMC_SCU_CLOCK_SetPeripheralClockDivider:Wrong clock divider value", (divider <= 2UL) );

  SCU_CLK->PBCLKCR = (SCU_CLK->PBCLKCR & ((uint32_t)~SCU_CLK_PBCLKCR_PBDIV_Msk)) |
 8000984:	4906      	ldr	r1, [pc, #24]	; (80009a0 <XMC_SCU_CLOCK_SetPeripheralClockDivider+0x24>)
 8000986:	4b06      	ldr	r3, [pc, #24]	; (80009a0 <XMC_SCU_CLOCK_SetPeripheralClockDivider+0x24>)
 8000988:	695b      	ldr	r3, [r3, #20]
 800098a:	f023 0201 	bic.w	r2, r3, #1
                     ((uint32_t)((uint32_t)(divider - 1UL) << SCU_CLK_PBCLKCR_PBDIV_Pos));
 800098e:	687b      	ldr	r3, [r7, #4]
 8000990:	3b01      	subs	r3, #1
/* API to program the divider placed between fperiph and its parent */
void XMC_SCU_CLOCK_SetPeripheralClockDivider(const uint32_t divider)
{
  XMC_ASSERT("XMC_SCU_CLOCK_SetPeripheralClockDivider:Wrong clock divider value", (divider <= 2UL) );

  SCU_CLK->PBCLKCR = (SCU_CLK->PBCLKCR & ((uint32_t)~SCU_CLK_PBCLKCR_PBDIV_Msk)) |
 8000992:	4313      	orrs	r3, r2
 8000994:	614b      	str	r3, [r1, #20]
                     ((uint32_t)((uint32_t)(divider - 1UL) << SCU_CLK_PBCLKCR_PBDIV_Pos));
}
 8000996:	370c      	adds	r7, #12
 8000998:	46bd      	mov	sp, r7
 800099a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800099e:	4770      	bx	lr
 80009a0:	50004600 	.word	0x50004600

080009a4 <XMC_SCU_CLOCK_SetUsbClockDivider>:

/* API to program the divider placed between fsdmmc and its parent */
void XMC_SCU_CLOCK_SetUsbClockDivider(const uint32_t divider)
{
 80009a4:	b480      	push	{r7}
 80009a6:	b083      	sub	sp, #12
 80009a8:	af00      	add	r7, sp, #0
 80009aa:	6078      	str	r0, [r7, #4]
  XMC_ASSERT("XMC_SCU_CLOCK_SetSdmmcClockDivider:Wrong clock divider value",
              (divider <= (SCU_CLK_USBCLKCR_USBDIV_Msk + 1UL)) );

  SCU_CLK->USBCLKCR = (SCU_CLK->USBCLKCR & ((uint32_t)~SCU_CLK_USBCLKCR_USBDIV_Msk)) |
 80009ac:	4906      	ldr	r1, [pc, #24]	; (80009c8 <XMC_SCU_CLOCK_SetUsbClockDivider+0x24>)
 80009ae:	4b06      	ldr	r3, [pc, #24]	; (80009c8 <XMC_SCU_CLOCK_SetUsbClockDivider+0x24>)
 80009b0:	699b      	ldr	r3, [r3, #24]
 80009b2:	f023 0207 	bic.w	r2, r3, #7
                      (uint32_t)((uint32_t)(divider - 1UL) << SCU_CLK_USBCLKCR_USBDIV_Pos); 
 80009b6:	687b      	ldr	r3, [r7, #4]
 80009b8:	3b01      	subs	r3, #1
void XMC_SCU_CLOCK_SetUsbClockDivider(const uint32_t divider)
{
  XMC_ASSERT("XMC_SCU_CLOCK_SetSdmmcClockDivider:Wrong clock divider value",
              (divider <= (SCU_CLK_USBCLKCR_USBDIV_Msk + 1UL)) );

  SCU_CLK->USBCLKCR = (SCU_CLK->USBCLKCR & ((uint32_t)~SCU_CLK_USBCLKCR_USBDIV_Msk)) |
 80009ba:	4313      	orrs	r3, r2
 80009bc:	618b      	str	r3, [r1, #24]
                      (uint32_t)((uint32_t)(divider - 1UL) << SCU_CLK_USBCLKCR_USBDIV_Pos); 
}
 80009be:	370c      	adds	r7, #12
 80009c0:	46bd      	mov	sp, r7
 80009c2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80009c6:	4770      	bx	lr
 80009c8:	50004600 	.word	0x50004600

080009cc <XMC_SCU_CLOCK_SetEbuClockDivider>:

#if defined(EBU)
/* API to program the divider placed between febu and its parent */
void XMC_SCU_CLOCK_SetEbuClockDivider(const uint32_t divider)
{
 80009cc:	b480      	push	{r7}
 80009ce:	b083      	sub	sp, #12
 80009d0:	af00      	add	r7, sp, #0
 80009d2:	6078      	str	r0, [r7, #4]
  XMC_ASSERT("XMC_SCU_CLOCK_SetEbuClockDivider:Wrong clock divider value",
              (divider <= (SCU_CLK_EBUCLKCR_EBUDIV_Msk + 1UL) ) );

  SCU_CLK->EBUCLKCR = (SCU_CLK->EBUCLKCR & ((uint32_t)~SCU_CLK_EBUCLKCR_EBUDIV_Msk)) |
 80009d4:	4906      	ldr	r1, [pc, #24]	; (80009f0 <XMC_SCU_CLOCK_SetEbuClockDivider+0x24>)
 80009d6:	4b06      	ldr	r3, [pc, #24]	; (80009f0 <XMC_SCU_CLOCK_SetEbuClockDivider+0x24>)
 80009d8:	69db      	ldr	r3, [r3, #28]
 80009da:	f023 023f 	bic.w	r2, r3, #63	; 0x3f
                      (uint32_t)(((uint32_t)(divider - 1UL)) << SCU_CLK_EBUCLKCR_EBUDIV_Pos);
 80009de:	687b      	ldr	r3, [r7, #4]
 80009e0:	3b01      	subs	r3, #1
void XMC_SCU_CLOCK_SetEbuClockDivider(const uint32_t divider)
{
  XMC_ASSERT("XMC_SCU_CLOCK_SetEbuClockDivider:Wrong clock divider value",
              (divider <= (SCU_CLK_EBUCLKCR_EBUDIV_Msk + 1UL) ) );

  SCU_CLK->EBUCLKCR = (SCU_CLK->EBUCLKCR & ((uint32_t)~SCU_CLK_EBUCLKCR_EBUDIV_Msk)) |
 80009e2:	4313      	orrs	r3, r2
 80009e4:	61cb      	str	r3, [r1, #28]
                      (uint32_t)(((uint32_t)(divider - 1UL)) << SCU_CLK_EBUCLKCR_EBUDIV_Pos);
}
 80009e6:	370c      	adds	r7, #12
 80009e8:	46bd      	mov	sp, r7
 80009ea:	f85d 7b04 	ldr.w	r7, [sp], #4
 80009ee:	4770      	bx	lr
 80009f0:	50004600 	.word	0x50004600

080009f4 <XMC_SCU_CLOCK_SetWdtClockDivider>:
#endif

/* API to program the divider placed between fwdt and its parent */
void XMC_SCU_CLOCK_SetWdtClockDivider(const uint32_t divider)
{
 80009f4:	b480      	push	{r7}
 80009f6:	b083      	sub	sp, #12
 80009f8:	af00      	add	r7, sp, #0
 80009fa:	6078      	str	r0, [r7, #4]
  XMC_ASSERT("XMC_SCU_CLOCK_SetWdtClockDivider:Wrong clock divider value",
              (divider <= (SCU_CLK_WDTCLKCR_WDTDIV_Msk + 1UL) ) );

  SCU_CLK->WDTCLKCR = (SCU_CLK->WDTCLKCR & ((uint32_t)~SCU_CLK_WDTCLKCR_WDTDIV_Msk)) |
 80009fc:	4906      	ldr	r1, [pc, #24]	; (8000a18 <XMC_SCU_CLOCK_SetWdtClockDivider+0x24>)
 80009fe:	4b06      	ldr	r3, [pc, #24]	; (8000a18 <XMC_SCU_CLOCK_SetWdtClockDivider+0x24>)
 8000a00:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8000a02:	f023 02ff 	bic.w	r2, r3, #255	; 0xff
                      (uint32_t)(((uint32_t)(divider - 1UL)) << SCU_CLK_WDTCLKCR_WDTDIV_Pos);
 8000a06:	687b      	ldr	r3, [r7, #4]
 8000a08:	3b01      	subs	r3, #1
void XMC_SCU_CLOCK_SetWdtClockDivider(const uint32_t divider)
{
  XMC_ASSERT("XMC_SCU_CLOCK_SetWdtClockDivider:Wrong clock divider value",
              (divider <= (SCU_CLK_WDTCLKCR_WDTDIV_Msk + 1UL) ) );

  SCU_CLK->WDTCLKCR = (SCU_CLK->WDTCLKCR & ((uint32_t)~SCU_CLK_WDTCLKCR_WDTDIV_Msk)) |
 8000a0a:	4313      	orrs	r3, r2
 8000a0c:	624b      	str	r3, [r1, #36]	; 0x24
                      (uint32_t)(((uint32_t)(divider - 1UL)) << SCU_CLK_WDTCLKCR_WDTDIV_Pos);
}
 8000a0e:	370c      	adds	r7, #12
 8000a10:	46bd      	mov	sp, r7
 8000a12:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000a16:	4770      	bx	lr
 8000a18:	50004600 	.word	0x50004600

08000a1c <XMC_SCU_CLOCK_EnableClock>:
}
#endif

/* API to enable a given module clock */
void XMC_SCU_CLOCK_EnableClock(const XMC_SCU_CLOCK_t clock)
{
 8000a1c:	b480      	push	{r7}
 8000a1e:	b083      	sub	sp, #12
 8000a20:	af00      	add	r7, sp, #0
 8000a22:	4603      	mov	r3, r0
 8000a24:	71fb      	strb	r3, [r7, #7]
  SCU_CLK->CLKSET = ((uint32_t)clock);
 8000a26:	4a04      	ldr	r2, [pc, #16]	; (8000a38 <XMC_SCU_CLOCK_EnableClock+0x1c>)
 8000a28:	79fb      	ldrb	r3, [r7, #7]
 8000a2a:	6053      	str	r3, [r2, #4]
}
 8000a2c:	370c      	adds	r7, #12
 8000a2e:	46bd      	mov	sp, r7
 8000a30:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000a34:	4770      	bx	lr
 8000a36:	bf00      	nop
 8000a38:	50004600 	.word	0x50004600

08000a3c <XMC_SCU_CLOCK_UngatePeripheralClock>:
  *(uint32_t *)((&(SCU_CLK->CGATSET0)) + (index * 3U)) = (uint32_t)mask;
}

/* API to ungate a given module clock */
void XMC_SCU_CLOCK_UngatePeripheralClock(const XMC_SCU_PERIPHERAL_CLOCK_t peripheral)
{
 8000a3c:	b480      	push	{r7}
 8000a3e:	b085      	sub	sp, #20
 8000a40:	af00      	add	r7, sp, #0
 8000a42:	6078      	str	r0, [r7, #4]
  uint32_t index = (uint32_t)((peripheral & 0xf0000000UL) >> 28UL);
 8000a44:	687b      	ldr	r3, [r7, #4]
 8000a46:	0f1b      	lsrs	r3, r3, #28
 8000a48:	60fb      	str	r3, [r7, #12]
  uint32_t mask = (peripheral & (uint32_t)~0xf0000000UL);
 8000a4a:	687b      	ldr	r3, [r7, #4]
 8000a4c:	f023 4370 	bic.w	r3, r3, #4026531840	; 0xf0000000
 8000a50:	60bb      	str	r3, [r7, #8]

  *(uint32_t *)(&(SCU_CLK->CGATCLR0) + (index * 3U)) = (uint32_t)mask;
 8000a52:	68fa      	ldr	r2, [r7, #12]
 8000a54:	4613      	mov	r3, r2
 8000a56:	005b      	lsls	r3, r3, #1
 8000a58:	4413      	add	r3, r2
 8000a5a:	009b      	lsls	r3, r3, #2
 8000a5c:	461a      	mov	r2, r3
 8000a5e:	4b04      	ldr	r3, [pc, #16]	; (8000a70 <XMC_SCU_CLOCK_UngatePeripheralClock+0x34>)
 8000a60:	4413      	add	r3, r2
 8000a62:	68ba      	ldr	r2, [r7, #8]
 8000a64:	601a      	str	r2, [r3, #0]
}
 8000a66:	3714      	adds	r7, #20
 8000a68:	46bd      	mov	sp, r7
 8000a6a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000a6e:	4770      	bx	lr
 8000a70:	50004648 	.word	0x50004648

08000a74 <XMC_SCU_CLOCK_IsPeripheralClockGated>:

/* API to ungate a given module clock */
bool XMC_SCU_CLOCK_IsPeripheralClockGated(const XMC_SCU_PERIPHERAL_CLOCK_t peripheral)
{
 8000a74:	b480      	push	{r7}
 8000a76:	b085      	sub	sp, #20
 8000a78:	af00      	add	r7, sp, #0
 8000a7a:	6078      	str	r0, [r7, #4]
  uint32_t index = ((peripheral & 0xf0000000UL) >> 28UL);
 8000a7c:	687b      	ldr	r3, [r7, #4]
 8000a7e:	0f1b      	lsrs	r3, r3, #28
 8000a80:	60fb      	str	r3, [r7, #12]
  uint32_t mask = (peripheral & (uint32_t)~0xf0000000UL);
 8000a82:	687b      	ldr	r3, [r7, #4]
 8000a84:	f023 4370 	bic.w	r3, r3, #4026531840	; 0xf0000000
 8000a88:	60bb      	str	r3, [r7, #8]

  return ((*(uint32_t *)(&(SCU_CLK->CGATSTAT0) + (index * 3U)) & mask) != 0U);
 8000a8a:	68fa      	ldr	r2, [r7, #12]
 8000a8c:	4613      	mov	r3, r2
 8000a8e:	005b      	lsls	r3, r3, #1
 8000a90:	4413      	add	r3, r2
 8000a92:	009b      	lsls	r3, r3, #2
 8000a94:	461a      	mov	r2, r3
 8000a96:	4b08      	ldr	r3, [pc, #32]	; (8000ab8 <XMC_SCU_CLOCK_IsPeripheralClockGated+0x44>)
 8000a98:	4413      	add	r3, r2
 8000a9a:	681a      	ldr	r2, [r3, #0]
 8000a9c:	68bb      	ldr	r3, [r7, #8]
 8000a9e:	4013      	ands	r3, r2
 8000aa0:	2b00      	cmp	r3, #0
 8000aa2:	bf14      	ite	ne
 8000aa4:	2301      	movne	r3, #1
 8000aa6:	2300      	moveq	r3, #0
 8000aa8:	b2db      	uxtb	r3, r3
}
 8000aaa:	4618      	mov	r0, r3
 8000aac:	3714      	adds	r7, #20
 8000aae:	46bd      	mov	sp, r7
 8000ab0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000ab4:	4770      	bx	lr
 8000ab6:	bf00      	nop
 8000ab8:	50004640 	.word	0x50004640

08000abc <XMC_SCU_CLOCK_StartUsbPll>:
  SCU_PLL->USBPLLCON |= (uint32_t)(SCU_PLL_USBPLLCON_VCOPWD_Msk | SCU_PLL_USBPLLCON_PLLPWD_Msk);
}

/* API to configure USB PLL */
void XMC_SCU_CLOCK_StartUsbPll(uint32_t pdiv, uint32_t ndiv)
{
 8000abc:	b480      	push	{r7}
 8000abe:	b083      	sub	sp, #12
 8000ac0:	af00      	add	r7, sp, #0
 8000ac2:	6078      	str	r0, [r7, #4]
 8000ac4:	6039      	str	r1, [r7, #0]
  /* Go to bypass the USB PLL */
  SCU_PLL->USBPLLCON |= (uint32_t)SCU_PLL_USBPLLCON_VCOBYP_Msk;
 8000ac6:	4a19      	ldr	r2, [pc, #100]	; (8000b2c <XMC_SCU_CLOCK_StartUsbPll+0x70>)
 8000ac8:	4b18      	ldr	r3, [pc, #96]	; (8000b2c <XMC_SCU_CLOCK_StartUsbPll+0x70>)
 8000aca:	695b      	ldr	r3, [r3, #20]
 8000acc:	f043 0301 	orr.w	r3, r3, #1
 8000ad0:	6153      	str	r3, [r2, #20]

  /* disconnect Oscillator from USB PLL */
  SCU_PLL->USBPLLCON |= (uint32_t)SCU_PLL_USBPLLCON_FINDIS_Msk;
 8000ad2:	4a16      	ldr	r2, [pc, #88]	; (8000b2c <XMC_SCU_CLOCK_StartUsbPll+0x70>)
 8000ad4:	4b15      	ldr	r3, [pc, #84]	; (8000b2c <XMC_SCU_CLOCK_StartUsbPll+0x70>)
 8000ad6:	695b      	ldr	r3, [r3, #20]
 8000ad8:	f043 0310 	orr.w	r3, r3, #16
 8000adc:	6153      	str	r3, [r2, #20]

  /* Setup Divider settings for USB PLL */
  SCU_PLL->USBPLLCON = (uint32_t)((uint32_t)((ndiv -1U) << SCU_PLL_USBPLLCON_NDIV_Pos) |
 8000ade:	4913      	ldr	r1, [pc, #76]	; (8000b2c <XMC_SCU_CLOCK_StartUsbPll+0x70>)
 8000ae0:	683b      	ldr	r3, [r7, #0]
 8000ae2:	3b01      	subs	r3, #1
 8000ae4:	021a      	lsls	r2, r3, #8
                       (uint32_t)((pdiv - 1U) << SCU_PLL_USBPLLCON_PDIV_Pos));
 8000ae6:	687b      	ldr	r3, [r7, #4]
 8000ae8:	3b01      	subs	r3, #1
 8000aea:	061b      	lsls	r3, r3, #24

  /* disconnect Oscillator from USB PLL */
  SCU_PLL->USBPLLCON |= (uint32_t)SCU_PLL_USBPLLCON_FINDIS_Msk;

  /* Setup Divider settings for USB PLL */
  SCU_PLL->USBPLLCON = (uint32_t)((uint32_t)((ndiv -1U) << SCU_PLL_USBPLLCON_NDIV_Pos) |
 8000aec:	4313      	orrs	r3, r2
 8000aee:	614b      	str	r3, [r1, #20]
                       (uint32_t)((pdiv - 1U) << SCU_PLL_USBPLLCON_PDIV_Pos));

  /* Set OSCDISCDIS */
  SCU_PLL->USBPLLCON |= (uint32_t)SCU_PLL_USBPLLCON_OSCDISCDIS_Msk;
 8000af0:	4a0e      	ldr	r2, [pc, #56]	; (8000b2c <XMC_SCU_CLOCK_StartUsbPll+0x70>)
 8000af2:	4b0e      	ldr	r3, [pc, #56]	; (8000b2c <XMC_SCU_CLOCK_StartUsbPll+0x70>)
 8000af4:	695b      	ldr	r3, [r3, #20]
 8000af6:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8000afa:	6153      	str	r3, [r2, #20]

  /* connect Oscillator to USB PLL */
  SCU_PLL->USBPLLCON &= (uint32_t)~SCU_PLL_USBPLLCON_FINDIS_Msk;
 8000afc:	4a0b      	ldr	r2, [pc, #44]	; (8000b2c <XMC_SCU_CLOCK_StartUsbPll+0x70>)
 8000afe:	4b0b      	ldr	r3, [pc, #44]	; (8000b2c <XMC_SCU_CLOCK_StartUsbPll+0x70>)
 8000b00:	695b      	ldr	r3, [r3, #20]
 8000b02:	f023 0310 	bic.w	r3, r3, #16
 8000b06:	6153      	str	r3, [r2, #20]

  /* restart PLL Lock detection */
  SCU_PLL->USBPLLCON |= (uint32_t)SCU_PLL_USBPLLCON_RESLD_Msk;
 8000b08:	4a08      	ldr	r2, [pc, #32]	; (8000b2c <XMC_SCU_CLOCK_StartUsbPll+0x70>)
 8000b0a:	4b08      	ldr	r3, [pc, #32]	; (8000b2c <XMC_SCU_CLOCK_StartUsbPll+0x70>)
 8000b0c:	695b      	ldr	r3, [r3, #20]
 8000b0e:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8000b12:	6153      	str	r3, [r2, #20]

  while ((SCU_PLL->USBPLLSTAT & SCU_PLL_USBPLLSTAT_VCOLOCK_Msk) == 0U)
 8000b14:	bf00      	nop
 8000b16:	4b05      	ldr	r3, [pc, #20]	; (8000b2c <XMC_SCU_CLOCK_StartUsbPll+0x70>)
 8000b18:	691b      	ldr	r3, [r3, #16]
 8000b1a:	f003 0304 	and.w	r3, r3, #4
 8000b1e:	2b00      	cmp	r3, #0
 8000b20:	d0f9      	beq.n	8000b16 <XMC_SCU_CLOCK_StartUsbPll+0x5a>
  {
    /* wait for PLL Lock */
  }

}
 8000b22:	370c      	adds	r7, #12
 8000b24:	46bd      	mov	sp, r7
 8000b26:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000b2a:	4770      	bx	lr
 8000b2c:	50004710 	.word	0x50004710

08000b30 <XMC_SCU_CLOCK_SetBackupClockCalibrationMode>:
                                  SCU_PLL_USBPLLCON_VCOBYP_Msk);
}

/* API to onfigure the calibration mode for internal oscillator */
void XMC_SCU_CLOCK_SetBackupClockCalibrationMode(XMC_SCU_CLOCK_FOFI_CALIBRATION_MODE_t mode)
{
 8000b30:	b580      	push	{r7, lr}
 8000b32:	b082      	sub	sp, #8
 8000b34:	af00      	add	r7, sp, #0
 8000b36:	4603      	mov	r3, r0
 8000b38:	71fb      	strb	r3, [r7, #7]
  /* Enable factory calibration based trimming */
  SCU_PLL->PLLCON0 |= (uint32_t)SCU_PLL_PLLCON0_FOTR_Msk;
 8000b3a:	4a0f      	ldr	r2, [pc, #60]	; (8000b78 <XMC_SCU_CLOCK_SetBackupClockCalibrationMode+0x48>)
 8000b3c:	4b0e      	ldr	r3, [pc, #56]	; (8000b78 <XMC_SCU_CLOCK_SetBackupClockCalibrationMode+0x48>)
 8000b3e:	685b      	ldr	r3, [r3, #4]
 8000b40:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8000b44:	6053      	str	r3, [r2, #4]

  if (mode == XMC_SCU_CLOCK_FOFI_CALIBRATION_MODE_AUTOMATIC)
 8000b46:	79fb      	ldrb	r3, [r7, #7]
 8000b48:	2b01      	cmp	r3, #1
 8000b4a:	d10e      	bne.n	8000b6a <XMC_SCU_CLOCK_SetBackupClockCalibrationMode+0x3a>
  {
    /* Disable factory calibration based trimming */
    SCU_PLL->PLLCON0 &= (uint32_t)~SCU_PLL_PLLCON0_FOTR_Msk;
 8000b4c:	4a0a      	ldr	r2, [pc, #40]	; (8000b78 <XMC_SCU_CLOCK_SetBackupClockCalibrationMode+0x48>)
 8000b4e:	4b0a      	ldr	r3, [pc, #40]	; (8000b78 <XMC_SCU_CLOCK_SetBackupClockCalibrationMode+0x48>)
 8000b50:	685b      	ldr	r3, [r3, #4]
 8000b52:	f423 1380 	bic.w	r3, r3, #1048576	; 0x100000
 8000b56:	6053      	str	r3, [r2, #4]
    XMC_SCU_lDelay(100UL);
 8000b58:	2064      	movs	r0, #100	; 0x64
 8000b5a:	f7ff fd39 	bl	80005d0 <XMC_SCU_lDelay>

    /* Enable automatic calibration */
    SCU_PLL->PLLCON0 |= (uint32_t)SCU_PLL_PLLCON0_AOTREN_Msk;
 8000b5e:	4a06      	ldr	r2, [pc, #24]	; (8000b78 <XMC_SCU_CLOCK_SetBackupClockCalibrationMode+0x48>)
 8000b60:	4b05      	ldr	r3, [pc, #20]	; (8000b78 <XMC_SCU_CLOCK_SetBackupClockCalibrationMode+0x48>)
 8000b62:	685b      	ldr	r3, [r3, #4]
 8000b64:	f443 2300 	orr.w	r3, r3, #524288	; 0x80000
 8000b68:	6053      	str	r3, [r2, #4]
  }

  XMC_SCU_lDelay(100UL);
 8000b6a:	2064      	movs	r0, #100	; 0x64
 8000b6c:	f7ff fd30 	bl	80005d0 <XMC_SCU_lDelay>
}
 8000b70:	3708      	adds	r7, #8
 8000b72:	46bd      	mov	sp, r7
 8000b74:	bd80      	pop	{r7, pc}
 8000b76:	bf00      	nop
 8000b78:	50004710 	.word	0x50004710

08000b7c <XMC_SCU_HIB_EnableHibernateDomain>:
  return (bool)((SCU_PLL->USBPLLSTAT & SCU_PLL_USBPLLSTAT_VCOLOCK_Msk) != 0UL);
}

/* API to power up the hibernation domain */
void XMC_SCU_HIB_EnableHibernateDomain(void)
{
 8000b7c:	b480      	push	{r7}
 8000b7e:	af00      	add	r7, sp, #0
  /* Power up HIB domain if and only if it is currently powered down */
  if((SCU_POWER->PWRSTAT & SCU_POWER_PWRSTAT_HIBEN_Msk) == 0UL)
 8000b80:	4b12      	ldr	r3, [pc, #72]	; (8000bcc <XMC_SCU_HIB_EnableHibernateDomain+0x50>)
 8000b82:	681b      	ldr	r3, [r3, #0]
 8000b84:	f003 0301 	and.w	r3, r3, #1
 8000b88:	2b00      	cmp	r3, #0
 8000b8a:	d109      	bne.n	8000ba0 <XMC_SCU_HIB_EnableHibernateDomain+0x24>
  {
    SCU_POWER->PWRSET = (uint32_t)SCU_POWER_PWRSET_HIB_Msk;
 8000b8c:	4b0f      	ldr	r3, [pc, #60]	; (8000bcc <XMC_SCU_HIB_EnableHibernateDomain+0x50>)
 8000b8e:	2201      	movs	r2, #1
 8000b90:	605a      	str	r2, [r3, #4]
    
    while((SCU_POWER->PWRSTAT & SCU_POWER_PWRSTAT_HIBEN_Msk) == 0UL)
 8000b92:	bf00      	nop
 8000b94:	4b0d      	ldr	r3, [pc, #52]	; (8000bcc <XMC_SCU_HIB_EnableHibernateDomain+0x50>)
 8000b96:	681b      	ldr	r3, [r3, #0]
 8000b98:	f003 0301 	and.w	r3, r3, #1
 8000b9c:	2b00      	cmp	r3, #0
 8000b9e:	d0f9      	beq.n	8000b94 <XMC_SCU_HIB_EnableHibernateDomain+0x18>
      /* wait until HIB domain is enabled */
    }    
  }
  
  /* Remove the reset only if HIB domain were in a state of reset */
  if((SCU_RESET->RSTSTAT) & SCU_RESET_RSTSTAT_HIBRS_Msk)
 8000ba0:	4b0b      	ldr	r3, [pc, #44]	; (8000bd0 <XMC_SCU_HIB_EnableHibernateDomain+0x54>)
 8000ba2:	681b      	ldr	r3, [r3, #0]
 8000ba4:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8000ba8:	2b00      	cmp	r3, #0
 8000baa:	d00a      	beq.n	8000bc2 <XMC_SCU_HIB_EnableHibernateDomain+0x46>
  {
    SCU_RESET->RSTCLR = (uint32_t)SCU_RESET_RSTCLR_HIBRS_Msk;
 8000bac:	4b08      	ldr	r3, [pc, #32]	; (8000bd0 <XMC_SCU_HIB_EnableHibernateDomain+0x54>)
 8000bae:	f44f 7200 	mov.w	r2, #512	; 0x200
 8000bb2:	609a      	str	r2, [r3, #8]
    while((SCU_RESET->RSTSTAT & SCU_RESET_RSTSTAT_HIBRS_Msk) != 0UL)
 8000bb4:	bf00      	nop
 8000bb6:	4b06      	ldr	r3, [pc, #24]	; (8000bd0 <XMC_SCU_HIB_EnableHibernateDomain+0x54>)
 8000bb8:	681b      	ldr	r3, [r3, #0]
 8000bba:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8000bbe:	2b00      	cmp	r3, #0
 8000bc0:	d1f9      	bne.n	8000bb6 <XMC_SCU_HIB_EnableHibernateDomain+0x3a>
    {
      /* wait until HIB domain is enabled */
    }
  }
}
 8000bc2:	46bd      	mov	sp, r7
 8000bc4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000bc8:	4770      	bx	lr
 8000bca:	bf00      	nop
 8000bcc:	50004200 	.word	0x50004200
 8000bd0:	50004400 	.word	0x50004400

08000bd4 <XMC_SCU_CLOCK_IsLowPowerOscillatorStable>:
}

#endif

bool XMC_SCU_CLOCK_IsLowPowerOscillatorStable(void)
{
 8000bd4:	b480      	push	{r7}
 8000bd6:	af00      	add	r7, sp, #0
  return ((SCU_HIBERNATE->HDSTAT & SCU_HIBERNATE_HDSTAT_ULPWDG_Msk) == 0UL);
 8000bd8:	4b06      	ldr	r3, [pc, #24]	; (8000bf4 <XMC_SCU_CLOCK_IsLowPowerOscillatorStable+0x20>)
 8000bda:	681b      	ldr	r3, [r3, #0]
 8000bdc:	f003 0308 	and.w	r3, r3, #8
 8000be0:	2b00      	cmp	r3, #0
 8000be2:	bf0c      	ite	eq
 8000be4:	2301      	moveq	r3, #1
 8000be6:	2300      	movne	r3, #0
 8000be8:	b2db      	uxtb	r3, r3
}
 8000bea:	4618      	mov	r0, r3
 8000bec:	46bd      	mov	sp, r7
 8000bee:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000bf2:	4770      	bx	lr
 8000bf4:	50004300 	.word	0x50004300

08000bf8 <XMC_SCU_CLOCK_EnableLowPowerOscillator>:

/* API to configure the 32khz Ultra Low Power oscillator */
void XMC_SCU_CLOCK_EnableLowPowerOscillator(void)
{
 8000bf8:	b580      	push	{r7, lr}
 8000bfa:	af00      	add	r7, sp, #0
  /* Enable OSC_ULP */
  XMC_SCU_INTERRUPT_ClearEventStatus(XMC_SCU_INTERRUPT_EVENT_OSCULCTRL_UPDATED);
 8000bfc:	f44f 0000 	mov.w	r0, #8388608	; 0x800000
 8000c00:	f7ff fd14 	bl	800062c <XMC_SCU_INTERRUPT_ClearEventStatus>
  SCU_HIBERNATE->OSCULCTRL &= ~SCU_HIBERNATE_OSCULCTRL_MODE_Msk;
 8000c04:	4a17      	ldr	r2, [pc, #92]	; (8000c64 <XMC_SCU_CLOCK_EnableLowPowerOscillator+0x6c>)
 8000c06:	4b17      	ldr	r3, [pc, #92]	; (8000c64 <XMC_SCU_CLOCK_EnableLowPowerOscillator+0x6c>)
 8000c08:	69db      	ldr	r3, [r3, #28]
 8000c0a:	f023 0330 	bic.w	r3, r3, #48	; 0x30
 8000c0e:	61d3      	str	r3, [r2, #28]
  while ((XMC_SCU_INTERUPT_GetEventStatus() & XMC_SCU_INTERRUPT_EVENT_OSCULCTRL_UPDATED) == 0);
 8000c10:	bf00      	nop
 8000c12:	f7ff fcff 	bl	8000614 <XMC_SCU_INTERUPT_GetEventStatus>
 8000c16:	4603      	mov	r3, r0
 8000c18:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 8000c1c:	2b00      	cmp	r3, #0
 8000c1e:	d0f8      	beq.n	8000c12 <XMC_SCU_CLOCK_EnableLowPowerOscillator+0x1a>

  /* Clear ULP WDG status */
  XMC_SCU_INTERRUPT_ClearEventStatus(XMC_SCU_INTERRUPT_EVENT_HDCLR_UPDATED);
 8000c20:	f44f 3000 	mov.w	r0, #131072	; 0x20000
 8000c24:	f7ff fd02 	bl	800062c <XMC_SCU_INTERRUPT_ClearEventStatus>
  SCU_HIBERNATE->HDCLR = (uint32_t)SCU_HIBERNATE_HDCLR_ULPWDG_Msk;
 8000c28:	4b0e      	ldr	r3, [pc, #56]	; (8000c64 <XMC_SCU_CLOCK_EnableLowPowerOscillator+0x6c>)
 8000c2a:	2208      	movs	r2, #8
 8000c2c:	605a      	str	r2, [r3, #4]
  while ((XMC_SCU_INTERUPT_GetEventStatus() & XMC_SCU_INTERRUPT_EVENT_HDCLR_UPDATED) == 0);
 8000c2e:	bf00      	nop
 8000c30:	f7ff fcf0 	bl	8000614 <XMC_SCU_INTERUPT_GetEventStatus>
 8000c34:	4603      	mov	r3, r0
 8000c36:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8000c3a:	2b00      	cmp	r3, #0
 8000c3c:	d0f8      	beq.n	8000c30 <XMC_SCU_CLOCK_EnableLowPowerOscillator+0x38>

  /* Enable ULP WDG */
  XMC_SCU_INTERRUPT_ClearEventStatus(XMC_SCU_INTERRUPT_EVENT_HDCR_UPDATED);
 8000c3e:	f44f 2000 	mov.w	r0, #524288	; 0x80000
 8000c42:	f7ff fcf3 	bl	800062c <XMC_SCU_INTERRUPT_ClearEventStatus>
  SCU_HIBERNATE->HDCR |= (uint32_t)SCU_HIBERNATE_HDCR_ULPWDGEN_Msk;
 8000c46:	4a07      	ldr	r2, [pc, #28]	; (8000c64 <XMC_SCU_CLOCK_EnableLowPowerOscillator+0x6c>)
 8000c48:	4b06      	ldr	r3, [pc, #24]	; (8000c64 <XMC_SCU_CLOCK_EnableLowPowerOscillator+0x6c>)
 8000c4a:	68db      	ldr	r3, [r3, #12]
 8000c4c:	f043 0308 	orr.w	r3, r3, #8
 8000c50:	60d3      	str	r3, [r2, #12]
  while ((XMC_SCU_INTERUPT_GetEventStatus() & XMC_SCU_INTERRUPT_EVENT_HDCR_UPDATED) == 0);
 8000c52:	bf00      	nop
 8000c54:	f7ff fcde 	bl	8000614 <XMC_SCU_INTERUPT_GetEventStatus>
 8000c58:	4603      	mov	r3, r0
 8000c5a:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 8000c5e:	2b00      	cmp	r3, #0
 8000c60:	d0f8      	beq.n	8000c54 <XMC_SCU_CLOCK_EnableLowPowerOscillator+0x5c>
}
 8000c62:	bd80      	pop	{r7, pc}
 8000c64:	50004300 	.word	0x50004300

08000c68 <XMC_SCU_CLOCK_EnableHighPerformanceOscillator>:
  return (SCU_HIBERNATE->OSCULSTAT & SCU_HIBERNATE_OSCULSTAT_X1D_Msk);
}

/* API to enable High Precision High Speed oscillator */
void XMC_SCU_CLOCK_EnableHighPerformanceOscillator(void)
{
 8000c68:	b5b0      	push	{r4, r5, r7, lr}
 8000c6a:	af00      	add	r7, sp, #0
  SCU_PLL->PLLCON0 &= (uint32_t)~SCU_PLL_PLLCON0_PLLPWD_Msk;
 8000c6c:	4a0f      	ldr	r2, [pc, #60]	; (8000cac <XMC_SCU_CLOCK_EnableHighPerformanceOscillator+0x44>)
 8000c6e:	4b0f      	ldr	r3, [pc, #60]	; (8000cac <XMC_SCU_CLOCK_EnableHighPerformanceOscillator+0x44>)
 8000c70:	685b      	ldr	r3, [r3, #4]
 8000c72:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8000c76:	6053      	str	r3, [r2, #4]

  SCU_OSC->OSCHPCTRL = (uint32_t)((SCU_OSC->OSCHPCTRL & ~(SCU_OSC_OSCHPCTRL_MODE_Msk | SCU_OSC_OSCHPCTRL_OSCVAL_Msk)) |
 8000c78:	4d0d      	ldr	r5, [pc, #52]	; (8000cb0 <XMC_SCU_CLOCK_EnableHighPerformanceOscillator+0x48>)
 8000c7a:	4b0d      	ldr	r3, [pc, #52]	; (8000cb0 <XMC_SCU_CLOCK_EnableHighPerformanceOscillator+0x48>)
 8000c7c:	685b      	ldr	r3, [r3, #4]
 8000c7e:	f423 2470 	bic.w	r4, r3, #983040	; 0xf0000
 8000c82:	f024 0430 	bic.w	r4, r4, #48	; 0x30
                                  (((OSCHP_GetFrequency() / FOSCREF) - 1UL) << SCU_OSC_OSCHPCTRL_OSCVAL_Pos));
 8000c86:	f004 fd2b 	bl	80056e0 <OSCHP_GetFrequency>
 8000c8a:	4602      	mov	r2, r0
 8000c8c:	4b09      	ldr	r3, [pc, #36]	; (8000cb4 <XMC_SCU_CLOCK_EnableHighPerformanceOscillator+0x4c>)
 8000c8e:	fba3 2302 	umull	r2, r3, r3, r2
 8000c92:	0d1b      	lsrs	r3, r3, #20
 8000c94:	3b01      	subs	r3, #1
 8000c96:	041b      	lsls	r3, r3, #16
/* API to enable High Precision High Speed oscillator */
void XMC_SCU_CLOCK_EnableHighPerformanceOscillator(void)
{
  SCU_PLL->PLLCON0 &= (uint32_t)~SCU_PLL_PLLCON0_PLLPWD_Msk;

  SCU_OSC->OSCHPCTRL = (uint32_t)((SCU_OSC->OSCHPCTRL & ~(SCU_OSC_OSCHPCTRL_MODE_Msk | SCU_OSC_OSCHPCTRL_OSCVAL_Msk)) |
 8000c98:	4323      	orrs	r3, r4
 8000c9a:	606b      	str	r3, [r5, #4]
                                  (((OSCHP_GetFrequency() / FOSCREF) - 1UL) << SCU_OSC_OSCHPCTRL_OSCVAL_Pos));

  /* restart OSC Watchdog */
  SCU_PLL->PLLCON0 &= (uint32_t)~SCU_PLL_PLLCON0_OSCRES_Msk;
 8000c9c:	4a03      	ldr	r2, [pc, #12]	; (8000cac <XMC_SCU_CLOCK_EnableHighPerformanceOscillator+0x44>)
 8000c9e:	4b03      	ldr	r3, [pc, #12]	; (8000cac <XMC_SCU_CLOCK_EnableHighPerformanceOscillator+0x44>)
 8000ca0:	685b      	ldr	r3, [r3, #4]
 8000ca2:	f423 3300 	bic.w	r3, r3, #131072	; 0x20000
 8000ca6:	6053      	str	r3, [r2, #4]
}
 8000ca8:	bdb0      	pop	{r4, r5, r7, pc}
 8000caa:	bf00      	nop
 8000cac:	50004710 	.word	0x50004710
 8000cb0:	50004700 	.word	0x50004700
 8000cb4:	6b5fca6b 	.word	0x6b5fca6b

08000cb8 <XMC_SCU_CLOCK_IsHighPerformanceOscillatorStable>:

bool XMC_SCU_CLOCK_IsHighPerformanceOscillatorStable(void)
{
 8000cb8:	b480      	push	{r7}
 8000cba:	af00      	add	r7, sp, #0
  return ((SCU_PLL->PLLSTAT & XMC_SCU_PLL_PLLSTAT_OSC_USABLE) == XMC_SCU_PLL_PLLSTAT_OSC_USABLE);
 8000cbc:	4b07      	ldr	r3, [pc, #28]	; (8000cdc <XMC_SCU_CLOCK_IsHighPerformanceOscillatorStable+0x24>)
 8000cbe:	681b      	ldr	r3, [r3, #0]
 8000cc0:	f403 7360 	and.w	r3, r3, #896	; 0x380
 8000cc4:	f5b3 7f60 	cmp.w	r3, #896	; 0x380
 8000cc8:	bf0c      	ite	eq
 8000cca:	2301      	moveq	r3, #1
 8000ccc:	2300      	movne	r3, #0
 8000cce:	b2db      	uxtb	r3, r3
}
 8000cd0:	4618      	mov	r0, r3
 8000cd2:	46bd      	mov	sp, r7
 8000cd4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000cd8:	4770      	bx	lr
 8000cda:	bf00      	nop
 8000cdc:	50004710 	.word	0x50004710

08000ce0 <XMC_SCU_CLOCK_EnableSystemPll>:
  return (SCU_OSC->OSCHPSTAT & SCU_OSC_OSCHPSTAT_X1D_Msk);
}

/* API to enable main PLL */
void XMC_SCU_CLOCK_EnableSystemPll(void)
{
 8000ce0:	b480      	push	{r7}
 8000ce2:	af00      	add	r7, sp, #0
  SCU_PLL->PLLCON0 &= (uint32_t)~(SCU_PLL_PLLCON0_VCOPWD_Msk | SCU_PLL_PLLCON0_PLLPWD_Msk);
 8000ce4:	4a05      	ldr	r2, [pc, #20]	; (8000cfc <XMC_SCU_CLOCK_EnableSystemPll+0x1c>)
 8000ce6:	4b05      	ldr	r3, [pc, #20]	; (8000cfc <XMC_SCU_CLOCK_EnableSystemPll+0x1c>)
 8000ce8:	685b      	ldr	r3, [r3, #4]
 8000cea:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8000cee:	f023 0302 	bic.w	r3, r3, #2
 8000cf2:	6053      	str	r3, [r2, #4]
}
 8000cf4:	46bd      	mov	sp, r7
 8000cf6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000cfa:	4770      	bx	lr
 8000cfc:	50004710 	.word	0x50004710

08000d00 <XMC_SCU_CLOCK_DisableSystemPll>:

/* API to disable main PLL */
void XMC_SCU_CLOCK_DisableSystemPll(void)
{
 8000d00:	b480      	push	{r7}
 8000d02:	af00      	add	r7, sp, #0
  SCU_PLL->PLLCON0 |= (uint32_t)(SCU_PLL_PLLCON0_VCOPWD_Msk | SCU_PLL_PLLCON0_PLLPWD_Msk);
 8000d04:	4a05      	ldr	r2, [pc, #20]	; (8000d1c <XMC_SCU_CLOCK_DisableSystemPll+0x1c>)
 8000d06:	4b05      	ldr	r3, [pc, #20]	; (8000d1c <XMC_SCU_CLOCK_DisableSystemPll+0x1c>)
 8000d08:	685b      	ldr	r3, [r3, #4]
 8000d0a:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8000d0e:	f043 0302 	orr.w	r3, r3, #2
 8000d12:	6053      	str	r3, [r2, #4]
}
 8000d14:	46bd      	mov	sp, r7
 8000d16:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000d1a:	4770      	bx	lr
 8000d1c:	50004710 	.word	0x50004710

08000d20 <XMC_SCU_CLOCK_StartSystemPll>:
void XMC_SCU_CLOCK_StartSystemPll(XMC_SCU_CLOCK_SYSPLLCLKSRC_t source,
                                  XMC_SCU_CLOCK_SYSPLL_MODE_t mode,
                                  uint32_t pdiv,
                                  uint32_t ndiv,
                                  uint32_t kdiv)
{
 8000d20:	b580      	push	{r7, lr}
 8000d22:	b086      	sub	sp, #24
 8000d24:	af00      	add	r7, sp, #0
 8000d26:	60ba      	str	r2, [r7, #8]
 8000d28:	607b      	str	r3, [r7, #4]
 8000d2a:	4603      	mov	r3, r0
 8000d2c:	81fb      	strh	r3, [r7, #14]
 8000d2e:	460b      	mov	r3, r1
 8000d30:	737b      	strb	r3, [r7, #13]

  uint32_t vco_frequency; /* Q10.22, max VCO frequency = 520MHz */
  uint32_t kdiv_temp;

  XMC_SCU_CLOCK_SetSystemPllClockSource(source);
 8000d32:	89fb      	ldrh	r3, [r7, #14]
 8000d34:	4618      	mov	r0, r3
 8000d36:	f7ff fd89 	bl	800084c <XMC_SCU_CLOCK_SetSystemPllClockSource>

  if (mode == XMC_SCU_CLOCK_SYSPLL_MODE_NORMAL)
 8000d3a:	7b7b      	ldrb	r3, [r7, #13]
 8000d3c:	2b01      	cmp	r3, #1
 8000d3e:	f040 8084 	bne.w	8000e4a <XMC_SCU_CLOCK_StartSystemPll+0x12a>
  {
    /* Calculate initial step to be close to fOFI */
    if (source == XMC_SCU_CLOCK_SYSPLLCLKSRC_OSCHP)
 8000d42:	89fb      	ldrh	r3, [r7, #14]
 8000d44:	2b00      	cmp	r3, #0
 8000d46:	d109      	bne.n	8000d5c <XMC_SCU_CLOCK_StartSystemPll+0x3c>
    {
      vco_frequency = (OSCHP_GetFrequency() / 1000000U) << 22;
 8000d48:	f004 fcca 	bl	80056e0 <OSCHP_GetFrequency>
 8000d4c:	4602      	mov	r2, r0
 8000d4e:	4b4b      	ldr	r3, [pc, #300]	; (8000e7c <XMC_SCU_CLOCK_StartSystemPll+0x15c>)
 8000d50:	fba3 2302 	umull	r2, r3, r3, r2
 8000d54:	0c9b      	lsrs	r3, r3, #18
 8000d56:	059b      	lsls	r3, r3, #22
 8000d58:	617b      	str	r3, [r7, #20]
 8000d5a:	e002      	b.n	8000d62 <XMC_SCU_CLOCK_StartSystemPll+0x42>
    }
    else
    {
      vco_frequency = (OFI_FREQUENCY / 1000000U) << 22;
 8000d5c:	f04f 63c0 	mov.w	r3, #100663296	; 0x6000000
 8000d60:	617b      	str	r3, [r7, #20]
    }
    vco_frequency = ((vco_frequency * ndiv) / pdiv);
 8000d62:	697b      	ldr	r3, [r7, #20]
 8000d64:	687a      	ldr	r2, [r7, #4]
 8000d66:	fb02 f203 	mul.w	r2, r2, r3
 8000d6a:	68bb      	ldr	r3, [r7, #8]
 8000d6c:	fbb2 f3f3 	udiv	r3, r2, r3
 8000d70:	617b      	str	r3, [r7, #20]
    kdiv_temp = (vco_frequency / (OFI_FREQUENCY / 1000000U)) >> 22;
 8000d72:	697b      	ldr	r3, [r7, #20]
 8000d74:	4a42      	ldr	r2, [pc, #264]	; (8000e80 <XMC_SCU_CLOCK_StartSystemPll+0x160>)
 8000d76:	fba2 2303 	umull	r2, r3, r2, r3
 8000d7a:	091b      	lsrs	r3, r3, #4
 8000d7c:	0d9b      	lsrs	r3, r3, #22
 8000d7e:	613b      	str	r3, [r7, #16]

    /* Switch to prescaler mode */
    SCU_PLL->PLLCON0 |= (uint32_t)SCU_PLL_PLLCON0_VCOBYP_Msk;
 8000d80:	4a40      	ldr	r2, [pc, #256]	; (8000e84 <XMC_SCU_CLOCK_StartSystemPll+0x164>)
 8000d82:	4b40      	ldr	r3, [pc, #256]	; (8000e84 <XMC_SCU_CLOCK_StartSystemPll+0x164>)
 8000d84:	685b      	ldr	r3, [r3, #4]
 8000d86:	f043 0301 	orr.w	r3, r3, #1
 8000d8a:	6053      	str	r3, [r2, #4]

    /* disconnect Oscillator from PLL */
    SCU_PLL->PLLCON0 |= (uint32_t)SCU_PLL_PLLCON0_FINDIS_Msk;
 8000d8c:	4a3d      	ldr	r2, [pc, #244]	; (8000e84 <XMC_SCU_CLOCK_StartSystemPll+0x164>)
 8000d8e:	4b3d      	ldr	r3, [pc, #244]	; (8000e84 <XMC_SCU_CLOCK_StartSystemPll+0x164>)
 8000d90:	685b      	ldr	r3, [r3, #4]
 8000d92:	f043 0310 	orr.w	r3, r3, #16
 8000d96:	6053      	str	r3, [r2, #4]

    /* Setup divider settings for main PLL */
    SCU_PLL->PLLCON1 = (uint32_t)((SCU_PLL->PLLCON1 & ~(SCU_PLL_PLLCON1_NDIV_Msk | SCU_PLL_PLLCON1_K2DIV_Msk |
 8000d98:	493a      	ldr	r1, [pc, #232]	; (8000e84 <XMC_SCU_CLOCK_StartSystemPll+0x164>)
 8000d9a:	4b3a      	ldr	r3, [pc, #232]	; (8000e84 <XMC_SCU_CLOCK_StartSystemPll+0x164>)
 8000d9c:	689a      	ldr	r2, [r3, #8]
 8000d9e:	4b3a      	ldr	r3, [pc, #232]	; (8000e88 <XMC_SCU_CLOCK_StartSystemPll+0x168>)
 8000da0:	4013      	ands	r3, r2
                                   SCU_PLL_PLLCON1_PDIV_Msk)) | ((ndiv - 1UL) << SCU_PLL_PLLCON1_NDIV_Pos) |
 8000da2:	687a      	ldr	r2, [r7, #4]
 8000da4:	3a01      	subs	r2, #1
 8000da6:	0212      	lsls	r2, r2, #8
 8000da8:	431a      	orrs	r2, r3
                                   ((kdiv_temp - 1UL) << SCU_PLL_PLLCON1_K2DIV_Pos) |
 8000daa:	693b      	ldr	r3, [r7, #16]
 8000dac:	3b01      	subs	r3, #1
 8000dae:	041b      	lsls	r3, r3, #16
    /* disconnect Oscillator from PLL */
    SCU_PLL->PLLCON0 |= (uint32_t)SCU_PLL_PLLCON0_FINDIS_Msk;

    /* Setup divider settings for main PLL */
    SCU_PLL->PLLCON1 = (uint32_t)((SCU_PLL->PLLCON1 & ~(SCU_PLL_PLLCON1_NDIV_Msk | SCU_PLL_PLLCON1_K2DIV_Msk |
                                   SCU_PLL_PLLCON1_PDIV_Msk)) | ((ndiv - 1UL) << SCU_PLL_PLLCON1_NDIV_Pos) |
 8000db0:	431a      	orrs	r2, r3
                                   ((kdiv_temp - 1UL) << SCU_PLL_PLLCON1_K2DIV_Pos) |
                                   ((pdiv - 1UL)<< SCU_PLL_PLLCON1_PDIV_Pos));
 8000db2:	68bb      	ldr	r3, [r7, #8]
 8000db4:	3b01      	subs	r3, #1
 8000db6:	061b      	lsls	r3, r3, #24

    /* disconnect Oscillator from PLL */
    SCU_PLL->PLLCON0 |= (uint32_t)SCU_PLL_PLLCON0_FINDIS_Msk;

    /* Setup divider settings for main PLL */
    SCU_PLL->PLLCON1 = (uint32_t)((SCU_PLL->PLLCON1 & ~(SCU_PLL_PLLCON1_NDIV_Msk | SCU_PLL_PLLCON1_K2DIV_Msk |
 8000db8:	4313      	orrs	r3, r2
 8000dba:	608b      	str	r3, [r1, #8]
                                   SCU_PLL_PLLCON1_PDIV_Msk)) | ((ndiv - 1UL) << SCU_PLL_PLLCON1_NDIV_Pos) |
                                   ((kdiv_temp - 1UL) << SCU_PLL_PLLCON1_K2DIV_Pos) |
                                   ((pdiv - 1UL)<< SCU_PLL_PLLCON1_PDIV_Pos));

    /* Set OSCDISCDIS, OSC clock remains connected to the VCO in case of loss of lock */
    SCU_PLL->PLLCON0 |= (uint32_t)SCU_PLL_PLLCON0_OSCDISCDIS_Msk;
 8000dbc:	4a31      	ldr	r2, [pc, #196]	; (8000e84 <XMC_SCU_CLOCK_StartSystemPll+0x164>)
 8000dbe:	4b31      	ldr	r3, [pc, #196]	; (8000e84 <XMC_SCU_CLOCK_StartSystemPll+0x164>)
 8000dc0:	685b      	ldr	r3, [r3, #4]
 8000dc2:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8000dc6:	6053      	str	r3, [r2, #4]

    /* connect Oscillator to PLL */
    SCU_PLL->PLLCON0 &= (uint32_t)~SCU_PLL_PLLCON0_FINDIS_Msk;
 8000dc8:	4a2e      	ldr	r2, [pc, #184]	; (8000e84 <XMC_SCU_CLOCK_StartSystemPll+0x164>)
 8000dca:	4b2e      	ldr	r3, [pc, #184]	; (8000e84 <XMC_SCU_CLOCK_StartSystemPll+0x164>)
 8000dcc:	685b      	ldr	r3, [r3, #4]
 8000dce:	f023 0310 	bic.w	r3, r3, #16
 8000dd2:	6053      	str	r3, [r2, #4]

    /* restart PLL Lock detection */
    SCU_PLL->PLLCON0 |= (uint32_t)SCU_PLL_PLLCON0_RESLD_Msk;
 8000dd4:	4a2b      	ldr	r2, [pc, #172]	; (8000e84 <XMC_SCU_CLOCK_StartSystemPll+0x164>)
 8000dd6:	4b2b      	ldr	r3, [pc, #172]	; (8000e84 <XMC_SCU_CLOCK_StartSystemPll+0x164>)
 8000dd8:	685b      	ldr	r3, [r3, #4]
 8000dda:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8000dde:	6053      	str	r3, [r2, #4]
    while ((SCU_PLL->PLLSTAT & SCU_PLL_PLLSTAT_VCOLOCK_Msk) == 0U)
 8000de0:	bf00      	nop
 8000de2:	4b28      	ldr	r3, [pc, #160]	; (8000e84 <XMC_SCU_CLOCK_StartSystemPll+0x164>)
 8000de4:	681b      	ldr	r3, [r3, #0]
 8000de6:	f003 0304 	and.w	r3, r3, #4
 8000dea:	2b00      	cmp	r3, #0
 8000dec:	d0f9      	beq.n	8000de2 <XMC_SCU_CLOCK_StartSystemPll+0xc2>
    {
      /* wait for PLL Lock */
    }

    /* Switch to normal mode */
    SCU_PLL->PLLCON0 &= (uint32_t)~SCU_PLL_PLLCON0_VCOBYP_Msk;
 8000dee:	4a25      	ldr	r2, [pc, #148]	; (8000e84 <XMC_SCU_CLOCK_StartSystemPll+0x164>)
 8000df0:	4b24      	ldr	r3, [pc, #144]	; (8000e84 <XMC_SCU_CLOCK_StartSystemPll+0x164>)
 8000df2:	685b      	ldr	r3, [r3, #4]
 8000df4:	f023 0301 	bic.w	r3, r3, #1
 8000df8:	6053      	str	r3, [r2, #4]
    while ((SCU_PLL->PLLSTAT & SCU_PLL_PLLSTAT_VCOBYST_Msk) != 0U)
 8000dfa:	bf00      	nop
 8000dfc:	4b21      	ldr	r3, [pc, #132]	; (8000e84 <XMC_SCU_CLOCK_StartSystemPll+0x164>)
 8000dfe:	681b      	ldr	r3, [r3, #0]
 8000e00:	f003 0301 	and.w	r3, r3, #1
 8000e04:	2b00      	cmp	r3, #0
 8000e06:	d1f9      	bne.n	8000dfc <XMC_SCU_CLOCK_StartSystemPll+0xdc>
    {
      /* wait for normal mode */
    }

    /* Ramp up PLL frequency in steps */
    kdiv_temp = (vco_frequency / 60UL) >> 22;
 8000e08:	697b      	ldr	r3, [r7, #20]
 8000e0a:	4a20      	ldr	r2, [pc, #128]	; (8000e8c <XMC_SCU_CLOCK_StartSystemPll+0x16c>)
 8000e0c:	fba2 2303 	umull	r2, r3, r2, r3
 8000e10:	095b      	lsrs	r3, r3, #5
 8000e12:	0d9b      	lsrs	r3, r3, #22
 8000e14:	613b      	str	r3, [r7, #16]
    if (kdiv < kdiv_temp)
 8000e16:	6a3a      	ldr	r2, [r7, #32]
 8000e18:	693b      	ldr	r3, [r7, #16]
 8000e1a:	429a      	cmp	r2, r3
 8000e1c:	d202      	bcs.n	8000e24 <XMC_SCU_CLOCK_StartSystemPll+0x104>
    {
      XMC_SCU_CLOCK_StepSystemPllFrequency(kdiv_temp);
 8000e1e:	6938      	ldr	r0, [r7, #16]
 8000e20:	f000 f838 	bl	8000e94 <XMC_SCU_CLOCK_StepSystemPllFrequency>
    }

    kdiv_temp = (vco_frequency / 90UL) >> 22;
 8000e24:	697b      	ldr	r3, [r7, #20]
 8000e26:	085b      	lsrs	r3, r3, #1
 8000e28:	4a19      	ldr	r2, [pc, #100]	; (8000e90 <XMC_SCU_CLOCK_StartSystemPll+0x170>)
 8000e2a:	fba2 2303 	umull	r2, r3, r2, r3
 8000e2e:	095b      	lsrs	r3, r3, #5
 8000e30:	0d9b      	lsrs	r3, r3, #22
 8000e32:	613b      	str	r3, [r7, #16]
    if (kdiv < kdiv_temp)
 8000e34:	6a3a      	ldr	r2, [r7, #32]
 8000e36:	693b      	ldr	r3, [r7, #16]
 8000e38:	429a      	cmp	r2, r3
 8000e3a:	d202      	bcs.n	8000e42 <XMC_SCU_CLOCK_StartSystemPll+0x122>
    {
      XMC_SCU_CLOCK_StepSystemPllFrequency(kdiv_temp);
 8000e3c:	6938      	ldr	r0, [r7, #16]
 8000e3e:	f000 f829 	bl	8000e94 <XMC_SCU_CLOCK_StepSystemPllFrequency>
    }

    XMC_SCU_CLOCK_StepSystemPllFrequency(kdiv);
 8000e42:	6a38      	ldr	r0, [r7, #32]
 8000e44:	f000 f826 	bl	8000e94 <XMC_SCU_CLOCK_StepSystemPllFrequency>
 8000e48:	e015      	b.n	8000e76 <XMC_SCU_CLOCK_StartSystemPll+0x156>
  }
  else
  {
    SCU_PLL->PLLCON1 = (uint32_t)((SCU_PLL->PLLCON1 & ~SCU_PLL_PLLCON1_K1DIV_Msk) |
 8000e4a:	490e      	ldr	r1, [pc, #56]	; (8000e84 <XMC_SCU_CLOCK_StartSystemPll+0x164>)
 8000e4c:	4b0d      	ldr	r3, [pc, #52]	; (8000e84 <XMC_SCU_CLOCK_StartSystemPll+0x164>)
 8000e4e:	689b      	ldr	r3, [r3, #8]
 8000e50:	f023 027f 	bic.w	r2, r3, #127	; 0x7f
                       ((kdiv -1UL) << SCU_PLL_PLLCON1_K1DIV_Pos));
 8000e54:	6a3b      	ldr	r3, [r7, #32]
 8000e56:	3b01      	subs	r3, #1

    XMC_SCU_CLOCK_StepSystemPllFrequency(kdiv);
  }
  else
  {
    SCU_PLL->PLLCON1 = (uint32_t)((SCU_PLL->PLLCON1 & ~SCU_PLL_PLLCON1_K1DIV_Msk) |
 8000e58:	4313      	orrs	r3, r2
 8000e5a:	608b      	str	r3, [r1, #8]
                       ((kdiv -1UL) << SCU_PLL_PLLCON1_K1DIV_Pos));

    /* Switch to prescaler mode */
    SCU_PLL->PLLCON0 |= (uint32_t)SCU_PLL_PLLCON0_VCOBYP_Msk;
 8000e5c:	4a09      	ldr	r2, [pc, #36]	; (8000e84 <XMC_SCU_CLOCK_StartSystemPll+0x164>)
 8000e5e:	4b09      	ldr	r3, [pc, #36]	; (8000e84 <XMC_SCU_CLOCK_StartSystemPll+0x164>)
 8000e60:	685b      	ldr	r3, [r3, #4]
 8000e62:	f043 0301 	orr.w	r3, r3, #1
 8000e66:	6053      	str	r3, [r2, #4]

    while ((SCU_PLL->PLLSTAT & SCU_PLL_PLLSTAT_VCOBYST_Msk) == 0U)
 8000e68:	bf00      	nop
 8000e6a:	4b06      	ldr	r3, [pc, #24]	; (8000e84 <XMC_SCU_CLOCK_StartSystemPll+0x164>)
 8000e6c:	681b      	ldr	r3, [r3, #0]
 8000e6e:	f003 0301 	and.w	r3, r3, #1
 8000e72:	2b00      	cmp	r3, #0
 8000e74:	d0f9      	beq.n	8000e6a <XMC_SCU_CLOCK_StartSystemPll+0x14a>
    {
      /* wait for prescaler mode */
    }
  }
}
 8000e76:	3718      	adds	r7, #24
 8000e78:	46bd      	mov	sp, r7
 8000e7a:	bd80      	pop	{r7, pc}
 8000e7c:	431bde83 	.word	0x431bde83
 8000e80:	aaaaaaab 	.word	0xaaaaaaab
 8000e84:	50004710 	.word	0x50004710
 8000e88:	f08080ff 	.word	0xf08080ff
 8000e8c:	88888889 	.word	0x88888889
 8000e90:	b60b60b7 	.word	0xb60b60b7

08000e94 <XMC_SCU_CLOCK_StepSystemPllFrequency>:
  SCU_PLL->PLLCON0 |= (uint32_t)SCU_PLL_PLLCON0_PLLPWD_Msk;
}

/* API to step up/down the main PLL frequency */
void XMC_SCU_CLOCK_StepSystemPllFrequency(uint32_t kdiv)
{
 8000e94:	b580      	push	{r7, lr}
 8000e96:	b082      	sub	sp, #8
 8000e98:	af00      	add	r7, sp, #0
 8000e9a:	6078      	str	r0, [r7, #4]
  SCU_PLL->PLLCON1 = (uint32_t)((SCU_PLL->PLLCON1 & ~SCU_PLL_PLLCON1_K2DIV_Msk) |
 8000e9c:	4907      	ldr	r1, [pc, #28]	; (8000ebc <XMC_SCU_CLOCK_StepSystemPllFrequency+0x28>)
 8000e9e:	4b07      	ldr	r3, [pc, #28]	; (8000ebc <XMC_SCU_CLOCK_StepSystemPllFrequency+0x28>)
 8000ea0:	689b      	ldr	r3, [r3, #8]
 8000ea2:	f423 02fe 	bic.w	r2, r3, #8323072	; 0x7f0000
                     ((kdiv - 1UL) << SCU_PLL_PLLCON1_K2DIV_Pos));
 8000ea6:	687b      	ldr	r3, [r7, #4]
 8000ea8:	3b01      	subs	r3, #1
 8000eaa:	041b      	lsls	r3, r3, #16
}

/* API to step up/down the main PLL frequency */
void XMC_SCU_CLOCK_StepSystemPllFrequency(uint32_t kdiv)
{
  SCU_PLL->PLLCON1 = (uint32_t)((SCU_PLL->PLLCON1 & ~SCU_PLL_PLLCON1_K2DIV_Msk) |
 8000eac:	4313      	orrs	r3, r2
 8000eae:	608b      	str	r3, [r1, #8]
                     ((kdiv - 1UL) << SCU_PLL_PLLCON1_K2DIV_Pos));

  XMC_SCU_lDelay(50U);
 8000eb0:	2032      	movs	r0, #50	; 0x32
 8000eb2:	f7ff fb8d 	bl	80005d0 <XMC_SCU_lDelay>
}
 8000eb6:	3708      	adds	r7, #8
 8000eb8:	46bd      	mov	sp, r7
 8000eba:	bd80      	pop	{r7, pc}
 8000ebc:	50004710 	.word	0x50004710

08000ec0 <XMC_CCU4_StartPrescaler>:
 * \par<b>Related APIs:</b><br>
 * XMC_CCU4_Init()<BR> XMC_CCU4_EnableClock()<BR> XMC_CCU4_DisableClock()<BR> XMC_CCU4_StartPrescaler()<BR>
 * XMC_CCU4_StopPrescaler().
 */
__STATIC_INLINE void XMC_CCU4_StartPrescaler(XMC_CCU4_MODULE_t *const module)
{
 8000ec0:	b480      	push	{r7}
 8000ec2:	b083      	sub	sp, #12
 8000ec4:	af00      	add	r7, sp, #0
 8000ec6:	6078      	str	r0, [r7, #4]
  XMC_ASSERT("XMC_CCU4_StartPrescaler:Invalid Module Pointer", XMC_CCU4_IsValidModule(module));
  module->GIDLC = (uint32_t) CCU4_GIDLC_SPRB_Msk;
 8000ec8:	687b      	ldr	r3, [r7, #4]
 8000eca:	f44f 7280 	mov.w	r2, #256	; 0x100
 8000ece:	60da      	str	r2, [r3, #12]
}
 8000ed0:	370c      	adds	r7, #12
 8000ed2:	46bd      	mov	sp, r7
 8000ed4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000ed8:	4770      	bx	lr
 8000eda:	bf00      	nop

08000edc <XMC_CCU4_lDeassertReset>:
    XMC_ASSERT("XMC_CCU4_lAssertReset:Invalid Module Pointer", 0);
  }
}

__STATIC_INLINE void XMC_CCU4_lDeassertReset(const XMC_CCU4_MODULE_t *const module)
{
 8000edc:	b580      	push	{r7, lr}
 8000ede:	b082      	sub	sp, #8
 8000ee0:	af00      	add	r7, sp, #0
 8000ee2:	6078      	str	r0, [r7, #4]
  if (module == CCU40)
 8000ee4:	687b      	ldr	r3, [r7, #4]
 8000ee6:	4a10      	ldr	r2, [pc, #64]	; (8000f28 <XMC_CCU4_lDeassertReset+0x4c>)
 8000ee8:	4293      	cmp	r3, r2
 8000eea:	d103      	bne.n	8000ef4 <XMC_CCU4_lDeassertReset+0x18>
  {
    XMC_SCU_RESET_DeassertPeripheralReset(XMC_SCU_PERIPHERAL_RESET_CCU40);
 8000eec:	2004      	movs	r0, #4
 8000eee:	f7ff fc21 	bl	8000734 <XMC_SCU_RESET_DeassertPeripheralReset>
 8000ef2:	e016      	b.n	8000f22 <XMC_CCU4_lDeassertReset+0x46>
  }
#if defined(CCU41)
  else if (module == CCU41)
 8000ef4:	687b      	ldr	r3, [r7, #4]
 8000ef6:	4a0d      	ldr	r2, [pc, #52]	; (8000f2c <XMC_CCU4_lDeassertReset+0x50>)
 8000ef8:	4293      	cmp	r3, r2
 8000efa:	d103      	bne.n	8000f04 <XMC_CCU4_lDeassertReset+0x28>
  {
    XMC_SCU_RESET_DeassertPeripheralReset(XMC_SCU_PERIPHERAL_RESET_CCU41);
 8000efc:	2008      	movs	r0, #8
 8000efe:	f7ff fc19 	bl	8000734 <XMC_SCU_RESET_DeassertPeripheralReset>
 8000f02:	e00e      	b.n	8000f22 <XMC_CCU4_lDeassertReset+0x46>
  }
#endif
#if defined(CCU42)
  else if (module == CCU42)
 8000f04:	687b      	ldr	r3, [r7, #4]
 8000f06:	4a0a      	ldr	r2, [pc, #40]	; (8000f30 <XMC_CCU4_lDeassertReset+0x54>)
 8000f08:	4293      	cmp	r3, r2
 8000f0a:	d103      	bne.n	8000f14 <XMC_CCU4_lDeassertReset+0x38>
  {
    XMC_SCU_RESET_DeassertPeripheralReset(XMC_SCU_PERIPHERAL_RESET_CCU42);
 8000f0c:	2010      	movs	r0, #16
 8000f0e:	f7ff fc11 	bl	8000734 <XMC_SCU_RESET_DeassertPeripheralReset>
 8000f12:	e006      	b.n	8000f22 <XMC_CCU4_lDeassertReset+0x46>
  }
#endif
#if defined(CCU43)
  else if (module == CCU43)
 8000f14:	687b      	ldr	r3, [r7, #4]
 8000f16:	4a07      	ldr	r2, [pc, #28]	; (8000f34 <XMC_CCU4_lDeassertReset+0x58>)
 8000f18:	4293      	cmp	r3, r2
 8000f1a:	d102      	bne.n	8000f22 <XMC_CCU4_lDeassertReset+0x46>
  {
    XMC_SCU_RESET_DeassertPeripheralReset(XMC_SCU_PERIPHERAL_RESET_CCU43);
 8000f1c:	4806      	ldr	r0, [pc, #24]	; (8000f38 <XMC_CCU4_lDeassertReset+0x5c>)
 8000f1e:	f7ff fc09 	bl	8000734 <XMC_SCU_RESET_DeassertPeripheralReset>
#endif
  else
  {
    XMC_ASSERT("XMC_CCU4_lDeassertReset:Invalid Module Pointer", 0);
  }
}
 8000f22:	3708      	adds	r7, #8
 8000f24:	46bd      	mov	sp, r7
 8000f26:	bd80      	pop	{r7, pc}
 8000f28:	4000c000 	.word	0x4000c000
 8000f2c:	40010000 	.word	0x40010000
 8000f30:	40014000 	.word	0x40014000
 8000f34:	48004000 	.word	0x48004000
 8000f38:	10000001 	.word	0x10000001

08000f3c <XMC_CCU4_lUngateClock>:
    XMC_ASSERT("XMC_CCU4_lGateClock:Invalid Module Pointer", 0);
  }
}

__STATIC_INLINE void XMC_CCU4_lUngateClock(const XMC_CCU4_MODULE_t *const module)
{
 8000f3c:	b580      	push	{r7, lr}
 8000f3e:	b082      	sub	sp, #8
 8000f40:	af00      	add	r7, sp, #0
 8000f42:	6078      	str	r0, [r7, #4]
  if (module == CCU40)
 8000f44:	687b      	ldr	r3, [r7, #4]
 8000f46:	4a10      	ldr	r2, [pc, #64]	; (8000f88 <XMC_CCU4_lUngateClock+0x4c>)
 8000f48:	4293      	cmp	r3, r2
 8000f4a:	d103      	bne.n	8000f54 <XMC_CCU4_lUngateClock+0x18>
  {
    XMC_SCU_CLOCK_UngatePeripheralClock(XMC_SCU_PERIPHERAL_CLOCK_CCU40);
 8000f4c:	2004      	movs	r0, #4
 8000f4e:	f7ff fd75 	bl	8000a3c <XMC_SCU_CLOCK_UngatePeripheralClock>
 8000f52:	e016      	b.n	8000f82 <XMC_CCU4_lUngateClock+0x46>
  }
#if defined(CCU41)
  else if (module == CCU41)
 8000f54:	687b      	ldr	r3, [r7, #4]
 8000f56:	4a0d      	ldr	r2, [pc, #52]	; (8000f8c <XMC_CCU4_lUngateClock+0x50>)
 8000f58:	4293      	cmp	r3, r2
 8000f5a:	d103      	bne.n	8000f64 <XMC_CCU4_lUngateClock+0x28>
  {
    XMC_SCU_CLOCK_UngatePeripheralClock(XMC_SCU_PERIPHERAL_CLOCK_CCU41);
 8000f5c:	2008      	movs	r0, #8
 8000f5e:	f7ff fd6d 	bl	8000a3c <XMC_SCU_CLOCK_UngatePeripheralClock>
 8000f62:	e00e      	b.n	8000f82 <XMC_CCU4_lUngateClock+0x46>
  }
#endif
#if defined(CCU42)
  else if (module == CCU42)
 8000f64:	687b      	ldr	r3, [r7, #4]
 8000f66:	4a0a      	ldr	r2, [pc, #40]	; (8000f90 <XMC_CCU4_lUngateClock+0x54>)
 8000f68:	4293      	cmp	r3, r2
 8000f6a:	d103      	bne.n	8000f74 <XMC_CCU4_lUngateClock+0x38>
  {
    XMC_SCU_CLOCK_UngatePeripheralClock(XMC_SCU_PERIPHERAL_CLOCK_CCU42);
 8000f6c:	2010      	movs	r0, #16
 8000f6e:	f7ff fd65 	bl	8000a3c <XMC_SCU_CLOCK_UngatePeripheralClock>
 8000f72:	e006      	b.n	8000f82 <XMC_CCU4_lUngateClock+0x46>
  }
#endif
#if defined(CCU43)
  else if (module == CCU43)
 8000f74:	687b      	ldr	r3, [r7, #4]
 8000f76:	4a07      	ldr	r2, [pc, #28]	; (8000f94 <XMC_CCU4_lUngateClock+0x58>)
 8000f78:	4293      	cmp	r3, r2
 8000f7a:	d102      	bne.n	8000f82 <XMC_CCU4_lUngateClock+0x46>
  {
    XMC_SCU_CLOCK_UngatePeripheralClock(XMC_SCU_PERIPHERAL_CLOCK_CCU43);
 8000f7c:	4806      	ldr	r0, [pc, #24]	; (8000f98 <XMC_CCU4_lUngateClock+0x5c>)
 8000f7e:	f7ff fd5d 	bl	8000a3c <XMC_SCU_CLOCK_UngatePeripheralClock>
#endif
  else
  {
    XMC_ASSERT("XMC_CCU4_lUngateClock:Invalid Module Pointer", 0);
  }
}
 8000f82:	3708      	adds	r7, #8
 8000f84:	46bd      	mov	sp, r7
 8000f86:	bd80      	pop	{r7, pc}
 8000f88:	4000c000 	.word	0x4000c000
 8000f8c:	40010000 	.word	0x40010000
 8000f90:	40014000 	.word	0x40014000
 8000f94:	48004000 	.word	0x48004000
 8000f98:	10000001 	.word	0x10000001

08000f9c <XMC_CCU4_EnableModule>:
/*********************************************************************************************************************
 * API IMPLEMENTATION
 ********************************************************************************************************************/

void XMC_CCU4_EnableModule(XMC_CCU4_MODULE_t *const module)
{
 8000f9c:	b580      	push	{r7, lr}
 8000f9e:	b082      	sub	sp, #8
 8000fa0:	af00      	add	r7, sp, #0
 8000fa2:	6078      	str	r0, [r7, #4]
  XMC_ASSERT("XMC_CCU4_EnableModule:Invalid Module Pointer", XMC_CCU4_IsValidModule(module));

#if UC_FAMILY == XMC4
  /* Enable CCU4 module clock */
  XMC_SCU_CLOCK_EnableClock(XMC_SCU_CLOCK_CCU);
 8000fa4:	2010      	movs	r0, #16
 8000fa6:	f7ff fd39 	bl	8000a1c <XMC_SCU_CLOCK_EnableClock>
#endif
  
#if defined(CLOCK_GATING_SUPPORTED)
  XMC_CCU4_lUngateClock(module);
 8000faa:	6878      	ldr	r0, [r7, #4]
 8000fac:	f7ff ffc6 	bl	8000f3c <XMC_CCU4_lUngateClock>
#endif

#if defined(PERIPHERAL_RESET_SUPPORTED)
  XMC_CCU4_lDeassertReset(module);
 8000fb0:	6878      	ldr	r0, [r7, #4]
 8000fb2:	f7ff ff93 	bl	8000edc <XMC_CCU4_lDeassertReset>
#endif
}
 8000fb6:	3708      	adds	r7, #8
 8000fb8:	46bd      	mov	sp, r7
 8000fba:	bd80      	pop	{r7, pc}

08000fbc <XMC_CCU4_Init>:
#endif
}

/* API to initialize CCU4 global resources  */
void XMC_CCU4_Init(XMC_CCU4_MODULE_t *const module, const XMC_CCU4_SLICE_MCMS_ACTION_t mcs_action)
{
 8000fbc:	b580      	push	{r7, lr}
 8000fbe:	b084      	sub	sp, #16
 8000fc0:	af00      	add	r7, sp, #0
 8000fc2:	6078      	str	r0, [r7, #4]
 8000fc4:	460b      	mov	r3, r1
 8000fc6:	70fb      	strb	r3, [r7, #3]
  
  XMC_ASSERT("XMC_CCU4_Init:Invalid module pointer", XMC_CCU4_IsValidModule(module));
  XMC_ASSERT("XMC_CCU4_Init:Invalid mcs action", XMC_CCU4_SLICE_CHECK_MCS_ACTION(mcs_action));

  /* Enable CCU4 module */
  XMC_CCU4_EnableModule(module);
 8000fc8:	6878      	ldr	r0, [r7, #4]
 8000fca:	f7ff ffe7 	bl	8000f9c <XMC_CCU4_EnableModule>
  /* Start the prescaler */
  XMC_CCU4_StartPrescaler(module);
 8000fce:	6878      	ldr	r0, [r7, #4]
 8000fd0:	f7ff ff76 	bl	8000ec0 <XMC_CCU4_StartPrescaler>
  
  gctrl = module->GCTRL;
 8000fd4:	687b      	ldr	r3, [r7, #4]
 8000fd6:	681b      	ldr	r3, [r3, #0]
 8000fd8:	60fb      	str	r3, [r7, #12]
  gctrl &= ~((uint32_t) CCU4_GCTRL_MSDE_Msk);
 8000fda:	68fb      	ldr	r3, [r7, #12]
 8000fdc:	f423 4340 	bic.w	r3, r3, #49152	; 0xc000
 8000fe0:	60fb      	str	r3, [r7, #12]
  gctrl |= ((uint32_t) mcs_action) << CCU4_GCTRL_MSDE_Pos;
 8000fe2:	78fb      	ldrb	r3, [r7, #3]
 8000fe4:	039b      	lsls	r3, r3, #14
 8000fe6:	68fa      	ldr	r2, [r7, #12]
 8000fe8:	4313      	orrs	r3, r2
 8000fea:	60fb      	str	r3, [r7, #12]
  
  module->GCTRL = gctrl;
 8000fec:	687b      	ldr	r3, [r7, #4]
 8000fee:	68fa      	ldr	r2, [r7, #12]
 8000ff0:	601a      	str	r2, [r3, #0]
}
 8000ff2:	3710      	adds	r7, #16
 8000ff4:	46bd      	mov	sp, r7
 8000ff6:	bd80      	pop	{r7, pc}

08000ff8 <XMC_CCU4_SLICE_CompareInit>:
}

/* API to configure CC4 Slice as Timer */
void XMC_CCU4_SLICE_CompareInit(XMC_CCU4_SLICE_t *const slice,
                                const XMC_CCU4_SLICE_COMPARE_CONFIG_t *const compare_init)
{
 8000ff8:	b480      	push	{r7}
 8000ffa:	b083      	sub	sp, #12
 8000ffc:	af00      	add	r7, sp, #0
 8000ffe:	6078      	str	r0, [r7, #4]
 8001000:	6039      	str	r1, [r7, #0]
  XMC_ASSERT("XMC_CCU4_SLICE_CompareInit:Invalid Slice Pointer", XMC_CCU4_IsValidSlice(slice));
  XMC_ASSERT("XMC_CCU4_SLICE_CompareInit:Compare Init Pointer is NULL",
             (XMC_CCU4_SLICE_COMPARE_CONFIG_t *) NULL != compare_init);

  /* Program the timer mode */
  slice->TC = compare_init->tc;
 8001002:	683b      	ldr	r3, [r7, #0]
 8001004:	681a      	ldr	r2, [r3, #0]
 8001006:	687b      	ldr	r3, [r7, #4]
 8001008:	615a      	str	r2, [r3, #20]
  /* Enable the timer concatenation */
  slice->CMC = ((uint32_t) compare_init->timer_concatenation << CCU4_CC4_CMC_TCE_Pos);
 800100a:	683b      	ldr	r3, [r7, #0]
 800100c:	795b      	ldrb	r3, [r3, #5]
 800100e:	f3c3 1340 	ubfx	r3, r3, #5, #1
 8001012:	b2db      	uxtb	r3, r3
 8001014:	051a      	lsls	r2, r3, #20
 8001016:	687b      	ldr	r3, [r7, #4]
 8001018:	605a      	str	r2, [r3, #4]
  /* Program initial prescaler divider value */
  slice->PSC = (uint32_t) compare_init->prescaler_initval;
 800101a:	683b      	ldr	r3, [r7, #0]
 800101c:	791b      	ldrb	r3, [r3, #4]
 800101e:	f3c3 0303 	ubfx	r3, r3, #0, #4
 8001022:	b2db      	uxtb	r3, r3
 8001024:	461a      	mov	r2, r3
 8001026:	687b      	ldr	r3, [r7, #4]
 8001028:	625a      	str	r2, [r3, #36]	; 0x24
  /* Program the dither compare value */
  slice->DITS = (uint32_t) compare_init->dither_limit;
 800102a:	683b      	ldr	r3, [r7, #0]
 800102c:	795b      	ldrb	r3, [r3, #5]
 800102e:	f3c3 0303 	ubfx	r3, r3, #0, #4
 8001032:	b2db      	uxtb	r3, r3
 8001034:	461a      	mov	r2, r3
 8001036:	687b      	ldr	r3, [r7, #4]
 8001038:	621a      	str	r2, [r3, #32]
  /* Program timer output passive level */
  slice->PSL = (uint32_t) compare_init->passive_level;
 800103a:	683b      	ldr	r3, [r7, #0]
 800103c:	795b      	ldrb	r3, [r3, #5]
 800103e:	f3c3 1300 	ubfx	r3, r3, #4, #1
 8001042:	b2db      	uxtb	r3, r3
 8001044:	461a      	mov	r2, r3
 8001046:	687b      	ldr	r3, [r7, #4]
 8001048:	619a      	str	r2, [r3, #24]
  /* Program floating prescaler compare value */
  slice->FPCS = (uint32_t) compare_init->float_limit;
 800104a:	683b      	ldr	r3, [r7, #0]
 800104c:	791b      	ldrb	r3, [r3, #4]
 800104e:	f3c3 1303 	ubfx	r3, r3, #4, #4
 8001052:	b2db      	uxtb	r3, r3
 8001054:	461a      	mov	r2, r3
 8001056:	687b      	ldr	r3, [r7, #4]
 8001058:	62da      	str	r2, [r3, #44]	; 0x2c
}
 800105a:	370c      	adds	r7, #12
 800105c:	46bd      	mov	sp, r7
 800105e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001062:	4770      	bx	lr

08001064 <XMC_CCU4_SLICE_SetInterruptNode>:

/* Binds a capcom event to an NVIC node  */
void XMC_CCU4_SLICE_SetInterruptNode(XMC_CCU4_SLICE_t *const slice,
                                     const XMC_CCU4_SLICE_IRQ_ID_t event,
                                     const XMC_CCU4_SLICE_SR_ID_t sr)
{
 8001064:	b480      	push	{r7}
 8001066:	b087      	sub	sp, #28
 8001068:	af00      	add	r7, sp, #0
 800106a:	6078      	str	r0, [r7, #4]
 800106c:	460b      	mov	r3, r1
 800106e:	70fb      	strb	r3, [r7, #3]
 8001070:	4613      	mov	r3, r2
 8001072:	70bb      	strb	r3, [r7, #2]

  XMC_ASSERT("XMC_CCU4_SLICE_SetInterruptNode:Invalid Slice Pointer", XMC_CCU4_IsValidSlice(slice));
  XMC_ASSERT("XMC_CCU4_SLICE_SetInterruptNode:Invalid SR ID ", XMC_CCU4_SLICE_CHECK_SR_ID(sr));
  XMC_ASSERT("XMC_CCU4_SLICE_SetInterruptNode:Invalid event", XMC_CCU4_SLICE_CHECK_INTERRUPT(event));
  
  srs = slice->SRS;
 8001074:	687b      	ldr	r3, [r7, #4]
 8001076:	f8d3 30a8 	ldr.w	r3, [r3, #168]	; 0xa8
 800107a:	60fb      	str	r3, [r7, #12]
  
  switch(event)
 800107c:	78fb      	ldrb	r3, [r7, #3]
 800107e:	2b09      	cmp	r3, #9
 8001080:	d82c      	bhi.n	80010dc <XMC_CCU4_SLICE_SetInterruptNode+0x78>
 8001082:	a201      	add	r2, pc, #4	; (adr r2, 8001088 <XMC_CCU4_SLICE_SetInterruptNode+0x24>)
 8001084:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8001088:	080010b1 	.word	0x080010b1
 800108c:	080010b1 	.word	0x080010b1
 8001090:	080010bb 	.word	0x080010bb
 8001094:	080010bb 	.word	0x080010bb
 8001098:	080010dd 	.word	0x080010dd
 800109c:	080010dd 	.word	0x080010dd
 80010a0:	080010dd 	.word	0x080010dd
 80010a4:	080010dd 	.word	0x080010dd
 80010a8:	080010c5 	.word	0x080010c5
 80010ac:	080010d1 	.word	0x080010d1
  {
    case XMC_CCU4_SLICE_IRQ_ID_PERIOD_MATCH:
    case XMC_CCU4_SLICE_IRQ_ID_ONE_MATCH:
      mask = ((uint32_t) CCU4_CC4_SRS_POSR_Msk);
 80010b0:	2303      	movs	r3, #3
 80010b2:	613b      	str	r3, [r7, #16]
      pos  = CCU4_CC4_SRS_POSR_Pos;
 80010b4:	2300      	movs	r3, #0
 80010b6:	617b      	str	r3, [r7, #20]
      break;
 80010b8:	e016      	b.n	80010e8 <XMC_CCU4_SLICE_SetInterruptNode+0x84>

    case XMC_CCU4_SLICE_IRQ_ID_COMPARE_MATCH_UP:
    case XMC_CCU4_SLICE_IRQ_ID_COMPARE_MATCH_DOWN:
      mask = ((uint32_t) CCU4_CC4_SRS_CMSR_Msk);
 80010ba:	230c      	movs	r3, #12
 80010bc:	613b      	str	r3, [r7, #16]
      pos  = CCU4_CC4_SRS_CMSR_Pos;
 80010be:	2302      	movs	r3, #2
 80010c0:	617b      	str	r3, [r7, #20]
      break;
 80010c2:	e011      	b.n	80010e8 <XMC_CCU4_SLICE_SetInterruptNode+0x84>

    case XMC_CCU4_SLICE_IRQ_ID_EVENT0:
      mask = ((uint32_t) CCU4_CC4_SRS_E0SR_Msk);
 80010c4:	f44f 7340 	mov.w	r3, #768	; 0x300
 80010c8:	613b      	str	r3, [r7, #16]
      pos  = CCU4_CC4_SRS_E0SR_Pos;
 80010ca:	2308      	movs	r3, #8
 80010cc:	617b      	str	r3, [r7, #20]
      break;
 80010ce:	e00b      	b.n	80010e8 <XMC_CCU4_SLICE_SetInterruptNode+0x84>

    case XMC_CCU4_SLICE_IRQ_ID_EVENT1:
      mask = ((uint32_t) CCU4_CC4_SRS_E1SR_Msk);
 80010d0:	f44f 6340 	mov.w	r3, #3072	; 0xc00
 80010d4:	613b      	str	r3, [r7, #16]
      pos  = CCU4_CC4_SRS_E1SR_Pos;
 80010d6:	230a      	movs	r3, #10
 80010d8:	617b      	str	r3, [r7, #20]
      break;
 80010da:	e005      	b.n	80010e8 <XMC_CCU4_SLICE_SetInterruptNode+0x84>

    default:
      mask = ((uint32_t) CCU4_CC4_SRS_E2SR_Msk);
 80010dc:	f44f 5340 	mov.w	r3, #12288	; 0x3000
 80010e0:	613b      	str	r3, [r7, #16]
      pos  = CCU4_CC4_SRS_E2SR_Pos;
 80010e2:	230c      	movs	r3, #12
 80010e4:	617b      	str	r3, [r7, #20]
      break;
 80010e6:	bf00      	nop
  }
  
  srs &= ~mask; 
 80010e8:	693b      	ldr	r3, [r7, #16]
 80010ea:	43db      	mvns	r3, r3
 80010ec:	68fa      	ldr	r2, [r7, #12]
 80010ee:	4013      	ands	r3, r2
 80010f0:	60fb      	str	r3, [r7, #12]
  srs |= (uint32_t)sr << pos;
 80010f2:	78ba      	ldrb	r2, [r7, #2]
 80010f4:	697b      	ldr	r3, [r7, #20]
 80010f6:	fa02 f303 	lsl.w	r3, r2, r3
 80010fa:	68fa      	ldr	r2, [r7, #12]
 80010fc:	4313      	orrs	r3, r2
 80010fe:	60fb      	str	r3, [r7, #12]
  slice->SRS = srs;
 8001100:	687b      	ldr	r3, [r7, #4]
 8001102:	68fa      	ldr	r2, [r7, #12]
 8001104:	f8c3 20a8 	str.w	r2, [r3, #168]	; 0xa8
}
 8001108:	371c      	adds	r7, #28
 800110a:	46bd      	mov	sp, r7
 800110c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001110:	4770      	bx	lr
 8001112:	bf00      	nop

08001114 <XMC_ERU_ETL_Init>:
 ********************************************************************************************************************/
/* Initializes the selected ERU_ETLx channel with the config structure.  */
void XMC_ERU_ETL_Init(XMC_ERU_t *const eru,
                      const uint8_t channel,
                      const XMC_ERU_ETL_CONFIG_t *const config)
{ 
 8001114:	b580      	push	{r7, lr}
 8001116:	b084      	sub	sp, #16
 8001118:	af00      	add	r7, sp, #0
 800111a:	60f8      	str	r0, [r7, #12]
 800111c:	460b      	mov	r3, r1
 800111e:	607a      	str	r2, [r7, #4]
 8001120:	72fb      	strb	r3, [r7, #11]
  XMC_ASSERT("XMC_ERU_ETL_Init:Invalid Module Pointer", XMC_ERU_CHECK_MODULE_PTR(eru));
  XMC_ASSERT("XMC_ERU_ETL_Init:Invalid Channel Number", (channel < 4U));

  XMC_ERU_Enable(eru);
 8001122:	68f8      	ldr	r0, [r7, #12]
 8001124:	f7ff f980 	bl	8000428 <XMC_ERU_Enable>

  eru->EXISEL = (eru->EXISEL & 
 8001128:	68fb      	ldr	r3, [r7, #12]
 800112a:	681a      	ldr	r2, [r3, #0]
                 ~((uint32_t)(ERU_EXISEL_EXS0A_Msk | ERU_EXISEL_EXS0B_Msk) << (channel * ERU_EXISEL_BITSIZE))) |
 800112c:	7afb      	ldrb	r3, [r7, #11]
 800112e:	009b      	lsls	r3, r3, #2
 8001130:	4619      	mov	r1, r3
 8001132:	230f      	movs	r3, #15
 8001134:	408b      	lsls	r3, r1
 8001136:	43db      	mvns	r3, r3
  XMC_ASSERT("XMC_ERU_ETL_Init:Invalid Module Pointer", XMC_ERU_CHECK_MODULE_PTR(eru));
  XMC_ASSERT("XMC_ERU_ETL_Init:Invalid Channel Number", (channel < 4U));

  XMC_ERU_Enable(eru);

  eru->EXISEL = (eru->EXISEL & 
 8001138:	401a      	ands	r2, r3
                 ~((uint32_t)(ERU_EXISEL_EXS0A_Msk | ERU_EXISEL_EXS0B_Msk) << (channel * ERU_EXISEL_BITSIZE))) |
                (config->input << (channel * (uint32_t)ERU_EXISEL_BITSIZE));
 800113a:	687b      	ldr	r3, [r7, #4]
 800113c:	681b      	ldr	r3, [r3, #0]
 800113e:	7af9      	ldrb	r1, [r7, #11]
 8001140:	0089      	lsls	r1, r1, #2
 8001142:	408b      	lsls	r3, r1
  XMC_ASSERT("XMC_ERU_ETL_Init:Invalid Channel Number", (channel < 4U));

  XMC_ERU_Enable(eru);

  eru->EXISEL = (eru->EXISEL & 
                 ~((uint32_t)(ERU_EXISEL_EXS0A_Msk | ERU_EXISEL_EXS0B_Msk) << (channel * ERU_EXISEL_BITSIZE))) |
 8001144:	431a      	orrs	r2, r3
  XMC_ASSERT("XMC_ERU_ETL_Init:Invalid Module Pointer", XMC_ERU_CHECK_MODULE_PTR(eru));
  XMC_ASSERT("XMC_ERU_ETL_Init:Invalid Channel Number", (channel < 4U));

  XMC_ERU_Enable(eru);

  eru->EXISEL = (eru->EXISEL & 
 8001146:	68fb      	ldr	r3, [r7, #12]
 8001148:	601a      	str	r2, [r3, #0]
                 ~((uint32_t)(ERU_EXISEL_EXS0A_Msk | ERU_EXISEL_EXS0B_Msk) << (channel * ERU_EXISEL_BITSIZE))) |
                (config->input << (channel * (uint32_t)ERU_EXISEL_BITSIZE));
  
  eru->EXICON[channel] = config->raw;
 800114a:	7afa      	ldrb	r2, [r7, #11]
 800114c:	687b      	ldr	r3, [r7, #4]
 800114e:	6859      	ldr	r1, [r3, #4]
 8001150:	68fb      	ldr	r3, [r7, #12]
 8001152:	3204      	adds	r2, #4
 8001154:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
}
 8001158:	3710      	adds	r7, #16
 800115a:	46bd      	mov	sp, r7
 800115c:	bd80      	pop	{r7, pc}
 800115e:	bf00      	nop

08001160 <XMC_ERU_OGU_SetServiceRequestMode>:

/* Configures the gating scheme for service request generation by setting (GP) bit. */
void XMC_ERU_OGU_SetServiceRequestMode(XMC_ERU_t *const eru,
                                       const uint8_t channel,
                                       const XMC_ERU_OGU_SERVICE_REQUEST_t mode)
{
 8001160:	b480      	push	{r7}
 8001162:	b083      	sub	sp, #12
 8001164:	af00      	add	r7, sp, #0
 8001166:	6078      	str	r0, [r7, #4]
 8001168:	460b      	mov	r3, r1
 800116a:	70fb      	strb	r3, [r7, #3]
 800116c:	4613      	mov	r3, r2
 800116e:	70bb      	strb	r3, [r7, #2]
  XMC_ASSERT("XMC_ERU_OGU_SetServiceRequestMode:Invalid Module Pointer", XMC_ERU_CHECK_MODULE_PTR(eru));
  XMC_ASSERT("XMC_ERU_OGU_SetServiceRequestMode:Invalid Channel Number", (channel < 4U));
  XMC_ASSERT("XMC_ERU_OGU_SetServiceRequestMode:Invalid Service Request Mode", XMC_ERU_OGU_CHECK_SERIVCE_REQUEST(mode));

  eru->EXOCON_b[channel].GP = (uint8_t)mode;
 8001170:	78fa      	ldrb	r2, [r7, #3]
 8001172:	78bb      	ldrb	r3, [r7, #2]
 8001174:	f003 0303 	and.w	r3, r3, #3
 8001178:	b2d9      	uxtb	r1, r3
 800117a:	687b      	ldr	r3, [r7, #4]
 800117c:	3208      	adds	r2, #8
 800117e:	f001 0103 	and.w	r1, r1, #3
 8001182:	0109      	lsls	r1, r1, #4
 8001184:	f853 0022 	ldr.w	r0, [r3, r2, lsl #2]
 8001188:	f020 0030 	bic.w	r0, r0, #48	; 0x30
 800118c:	4301      	orrs	r1, r0
 800118e:	f843 1022 	str.w	r1, [r3, r2, lsl #2]

}
 8001192:	370c      	adds	r7, #12
 8001194:	46bd      	mov	sp, r7
 8001196:	f85d 7b04 	ldr.w	r7, [sp], #4
 800119a:	4770      	bx	lr

0800119c <XMC_GPIO_SetHardwareControl>:
  port->IOCR[(uint32_t)pin >> 2U] &= ~(uint32_t)((uint32_t)PORT_IOCR_PC_Msk << ((uint32_t)PORT_IOCR_PC_Size * ((uint32_t)pin & 0x3U)));
  port->IOCR[(uint32_t)pin >> 2U] |= (uint32_t)mode << ((uint32_t)PORT_IOCR_PC_Size * ((uint32_t)pin & 0x3U));
}

void XMC_GPIO_SetHardwareControl(XMC_GPIO_PORT_t *const port, const uint8_t pin, const XMC_GPIO_HWCTRL_t hwctrl)
{
 800119c:	b480      	push	{r7}
 800119e:	b083      	sub	sp, #12
 80011a0:	af00      	add	r7, sp, #0
 80011a2:	6078      	str	r0, [r7, #4]
 80011a4:	460b      	mov	r3, r1
 80011a6:	70fb      	strb	r3, [r7, #3]
 80011a8:	4613      	mov	r3, r2
 80011aa:	70bb      	strb	r3, [r7, #2]
  XMC_ASSERT("XMC_GPIO_SetHardwareControl: Invalid port", XMC_GPIO_CHECK_PORT(port));
  XMC_ASSERT("XMC_GPIO_SetHardwareControl: Invalid hwctrl", XMC_GPIO_CHECK_HWCTRL(hwctrl));

  port->HWSEL &= ~(uint32_t)((uint32_t)PORT_HWSEL_Msk << ((uint32_t)pin << 1U));
 80011ac:	687b      	ldr	r3, [r7, #4]
 80011ae:	6f5a      	ldr	r2, [r3, #116]	; 0x74
 80011b0:	78fb      	ldrb	r3, [r7, #3]
 80011b2:	005b      	lsls	r3, r3, #1
 80011b4:	4619      	mov	r1, r3
 80011b6:	2303      	movs	r3, #3
 80011b8:	408b      	lsls	r3, r1
 80011ba:	43db      	mvns	r3, r3
 80011bc:	401a      	ands	r2, r3
 80011be:	687b      	ldr	r3, [r7, #4]
 80011c0:	675a      	str	r2, [r3, #116]	; 0x74
  port->HWSEL |= (uint32_t)hwctrl << ((uint32_t)pin << 1U);
 80011c2:	687b      	ldr	r3, [r7, #4]
 80011c4:	6f5a      	ldr	r2, [r3, #116]	; 0x74
 80011c6:	78bb      	ldrb	r3, [r7, #2]
 80011c8:	78f9      	ldrb	r1, [r7, #3]
 80011ca:	0049      	lsls	r1, r1, #1
 80011cc:	408b      	lsls	r3, r1
 80011ce:	431a      	orrs	r2, r3
 80011d0:	687b      	ldr	r3, [r7, #4]
 80011d2:	675a      	str	r2, [r3, #116]	; 0x74
}
 80011d4:	370c      	adds	r7, #12
 80011d6:	46bd      	mov	sp, r7
 80011d8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80011dc:	4770      	bx	lr
 80011de:	bf00      	nop

080011e0 <XMC_SPI_CH_Init>:
 * API IMPLEMENTATION
 ********************************************************************************************************************/
 
/* Initializes the selected SPI channel with the config structure. */
void XMC_SPI_CH_Init(XMC_USIC_CH_t *const channel, const XMC_SPI_CH_CONFIG_t *const config)
{
 80011e0:	b580      	push	{r7, lr}
 80011e2:	b082      	sub	sp, #8
 80011e4:	af00      	add	r7, sp, #0
 80011e6:	6078      	str	r0, [r7, #4]
 80011e8:	6039      	str	r1, [r7, #0]
  XMC_USIC_CH_Enable(channel);
 80011ea:	6878      	ldr	r0, [r7, #4]
 80011ec:	f000 f884 	bl	80012f8 <XMC_USIC_CH_Enable>
  
  if(config->bus_mode == XMC_SPI_CH_BUS_MODE_MASTER)
 80011f0:	683b      	ldr	r3, [r7, #0]
 80011f2:	795b      	ldrb	r3, [r3, #5]
 80011f4:	2b00      	cmp	r3, #0
 80011f6:	d112      	bne.n	800121e <XMC_SPI_CH_Init+0x3e>
  {
    /* Configure baud rate */
    if (config->normal_divider_mode)
 80011f8:	683b      	ldr	r3, [r7, #0]
 80011fa:	791b      	ldrb	r3, [r3, #4]
 80011fc:	2b00      	cmp	r3, #0
 80011fe:	d007      	beq.n	8001210 <XMC_SPI_CH_Init+0x30>
    {
      /* Normal divider mode */
      (void)XMC_USIC_CH_SetBaudrateEx(channel, config->baudrate, XMC_SPI_CH_OVERSAMPLING); 
 8001200:	683b      	ldr	r3, [r7, #0]
 8001202:	681b      	ldr	r3, [r3, #0]
 8001204:	6878      	ldr	r0, [r7, #4]
 8001206:	4619      	mov	r1, r3
 8001208:	2202      	movs	r2, #2
 800120a:	f000 f931 	bl	8001470 <XMC_USIC_CH_SetBaudrateEx>
 800120e:	e006      	b.n	800121e <XMC_SPI_CH_Init+0x3e>
    }
    else
    {
      /* Fractional divider mode */
      (void)XMC_USIC_CH_SetBaudrate(channel, config->baudrate, XMC_SPI_CH_OVERSAMPLING); 
 8001210:	683b      	ldr	r3, [r7, #0]
 8001212:	681b      	ldr	r3, [r3, #0]
 8001214:	6878      	ldr	r0, [r7, #4]
 8001216:	4619      	mov	r1, r3
 8001218:	2202      	movs	r2, #2
 800121a:	f000 f8b9 	bl	8001390 <XMC_USIC_CH_SetBaudrate>
  }
  
  /* Configuration of USIC Shift Control */
  /* Transmission Mode (TRM) = 1  */
  /* Passive Data Level (PDL) = 1 */
  channel->SCTR = USIC_CH_SCTR_PDL_Msk |
 800121e:	687b      	ldr	r3, [r7, #4]
 8001220:	4a0e      	ldr	r2, [pc, #56]	; (800125c <XMC_SPI_CH_Init+0x7c>)
 8001222:	635a      	str	r2, [r3, #52]	; 0x34
                  (0x7UL << USIC_CH_SCTR_WLE_Pos);

  /* Configuration of USIC Transmit Control/Status Register */
  /* TBUF Data Enable (TDEN) = 1 */
  /* TBUF Data Single Shot Mode (TDSSM) = 1 */
  channel->TCSR = (uint32_t)(USIC_CH_TCSR_HPCMD_Msk |
 8001224:	687b      	ldr	r3, [r7, #4]
 8001226:	f44f 62a2 	mov.w	r2, #1296	; 0x510
 800122a:	639a      	str	r2, [r3, #56]	; 0x38
                  (0x01UL  << USIC_CH_TCSR_TDEN_Pos) |
                  USIC_CH_TCSR_TDSSM_Msk);

  if(config->bus_mode == XMC_SPI_CH_BUS_MODE_MASTER)
 800122c:	683b      	ldr	r3, [r7, #0]
 800122e:	795b      	ldrb	r3, [r3, #5]
 8001230:	2b00      	cmp	r3, #0
 8001232:	d107      	bne.n	8001244 <XMC_SPI_CH_Init+0x64>
  {
    /* Configuration of Protocol Control Register */
    channel->PCR_SSCMode = (uint32_t)(USIC_CH_PCR_SSCMode_MSLSEN_Msk |
                           USIC_CH_PCR_SSCMode_SELCTR_Msk |
                           (uint32_t)config->selo_inversion |
 8001234:	683b      	ldr	r3, [r7, #0]
 8001236:	799b      	ldrb	r3, [r3, #6]
                  USIC_CH_TCSR_TDSSM_Msk);

  if(config->bus_mode == XMC_SPI_CH_BUS_MODE_MASTER)
  {
    /* Configuration of Protocol Control Register */
    channel->PCR_SSCMode = (uint32_t)(USIC_CH_PCR_SSCMode_MSLSEN_Msk |
 8001238:	f043 030b 	orr.w	r3, r3, #11
 800123c:	b2db      	uxtb	r3, r3
 800123e:	461a      	mov	r2, r3
 8001240:	687b      	ldr	r3, [r7, #4]
 8001242:	63da      	str	r2, [r3, #60]	; 0x3c
                           (uint32_t)config->selo_inversion |
                           USIC_CH_PCR_SSCMode_FEM_Msk);
  }

  /* Clear protocol status */
  channel->PSCR = 0xFFFFFFFFUL;
 8001244:	687b      	ldr	r3, [r7, #4]
 8001246:	f04f 32ff 	mov.w	r2, #4294967295
 800124a:	64da      	str	r2, [r3, #76]	; 0x4c

  /* Set parity settings */
  channel->CCR = (uint32_t)config->parity_mode;
 800124c:	683b      	ldr	r3, [r7, #0]
 800124e:	891b      	ldrh	r3, [r3, #8]
 8001250:	461a      	mov	r2, r3
 8001252:	687b      	ldr	r3, [r7, #4]
 8001254:	641a      	str	r2, [r3, #64]	; 0x40
}
 8001256:	3708      	adds	r7, #8
 8001258:	46bd      	mov	sp, r7
 800125a:	bd80      	pop	{r7, pc}
 800125c:	073f0102 	.word	0x073f0102

08001260 <XMC_SPI_CH_EnableSlaveSelect>:
  return (XMC_SPI_CH_STATUS_t)status;
}

/* Enable the selected slave signal by setting (SELO) bits in PCR register. */
void XMC_SPI_CH_EnableSlaveSelect(XMC_USIC_CH_t *const channel, const XMC_SPI_CH_SLAVE_SELECT_t slave)
{
 8001260:	b480      	push	{r7}
 8001262:	b083      	sub	sp, #12
 8001264:	af00      	add	r7, sp, #0
 8001266:	6078      	str	r0, [r7, #4]
 8001268:	6039      	str	r1, [r7, #0]
  /* Configuration of Protocol Control Register */
  channel->PCR_SSCMode &= (uint32_t)~USIC_CH_PCR_SSCMode_SELO_Msk;
 800126a:	687b      	ldr	r3, [r7, #4]
 800126c:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800126e:	f423 027f 	bic.w	r2, r3, #16711680	; 0xff0000
 8001272:	687b      	ldr	r3, [r7, #4]
 8001274:	63da      	str	r2, [r3, #60]	; 0x3c
  channel->PCR_SSCMode |= (uint32_t)slave;
 8001276:	687b      	ldr	r3, [r7, #4]
 8001278:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 800127a:	683b      	ldr	r3, [r7, #0]
 800127c:	431a      	orrs	r2, r3
 800127e:	687b      	ldr	r3, [r7, #4]
 8001280:	63da      	str	r2, [r3, #60]	; 0x3c
}
 8001282:	370c      	adds	r7, #12
 8001284:	46bd      	mov	sp, r7
 8001286:	f85d 7b04 	ldr.w	r7, [sp], #4
 800128a:	4770      	bx	lr

0800128c <XMC_SPI_CH_GetReceivedData>:
  }
}

/* Reads the data from the buffers based on the FIFO mode selection. */
uint16_t XMC_SPI_CH_GetReceivedData(XMC_USIC_CH_t *const channel)
{
 800128c:	b480      	push	{r7}
 800128e:	b085      	sub	sp, #20
 8001290:	af00      	add	r7, sp, #0
 8001292:	6078      	str	r0, [r7, #4]
  uint16_t retval;

  /* Check FIFO size */
  if ((channel->RBCTR & USIC_CH_RBCTR_SIZE_Msk) == 0U)
 8001294:	687b      	ldr	r3, [r7, #4]
 8001296:	f8d3 310c 	ldr.w	r3, [r3, #268]	; 0x10c
 800129a:	f003 63e0 	and.w	r3, r3, #117440512	; 0x7000000
 800129e:	2b00      	cmp	r3, #0
 80012a0:	d103      	bne.n	80012aa <XMC_SPI_CH_GetReceivedData+0x1e>
  {
    retval = (uint16_t)channel->RBUF;
 80012a2:	687b      	ldr	r3, [r7, #4]
 80012a4:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80012a6:	81fb      	strh	r3, [r7, #14]
 80012a8:	e003      	b.n	80012b2 <XMC_SPI_CH_GetReceivedData+0x26>
  }
  else
  {
    retval = (uint16_t)channel->OUTR;
 80012aa:	687b      	ldr	r3, [r7, #4]
 80012ac:	f8d3 311c 	ldr.w	r3, [r3, #284]	; 0x11c
 80012b0:	81fb      	strh	r3, [r7, #14]
  }

  return retval;
 80012b2:	89fb      	ldrh	r3, [r7, #14]
}
 80012b4:	4618      	mov	r0, r3
 80012b6:	3714      	adds	r7, #20
 80012b8:	46bd      	mov	sp, r7
 80012ba:	f85d 7b04 	ldr.w	r7, [sp], #4
 80012be:	4770      	bx	lr

080012c0 <XMC_SPI_CH_DisableEvent>:
  channel->CCR |= (event&0x1fc00U);
  channel->PCR_SSCMode |= ((event << 13U) & 0xe000U);
}

void XMC_SPI_CH_DisableEvent(XMC_USIC_CH_t *const channel, const uint32_t event)
{
 80012c0:	b480      	push	{r7}
 80012c2:	b083      	sub	sp, #12
 80012c4:	af00      	add	r7, sp, #0
 80012c6:	6078      	str	r0, [r7, #4]
 80012c8:	6039      	str	r1, [r7, #0]
  channel->CCR &= (uint32_t)~(event&0x1fc00U);
 80012ca:	687b      	ldr	r3, [r7, #4]
 80012cc:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 80012ce:	683b      	ldr	r3, [r7, #0]
 80012d0:	f403 33fe 	and.w	r3, r3, #130048	; 0x1fc00
 80012d4:	43db      	mvns	r3, r3
 80012d6:	401a      	ands	r2, r3
 80012d8:	687b      	ldr	r3, [r7, #4]
 80012da:	641a      	str	r2, [r3, #64]	; 0x40
  channel->PCR_SSCMode &= (uint32_t)~((event << 13U) & 0xe000U);
 80012dc:	687b      	ldr	r3, [r7, #4]
 80012de:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 80012e0:	683b      	ldr	r3, [r7, #0]
 80012e2:	035b      	lsls	r3, r3, #13
 80012e4:	b29b      	uxth	r3, r3
 80012e6:	43db      	mvns	r3, r3
 80012e8:	401a      	ands	r2, r3
 80012ea:	687b      	ldr	r3, [r7, #4]
 80012ec:	63da      	str	r2, [r3, #60]	; 0x3c
}
 80012ee:	370c      	adds	r7, #12
 80012f0:	46bd      	mov	sp, r7
 80012f2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80012f6:	4770      	bx	lr

080012f8 <XMC_USIC_CH_Enable>:
/*******************************************************************************
 * API IMPLEMENTATION
 *******************************************************************************/

void XMC_USIC_CH_Enable(XMC_USIC_CH_t *const channel)
{
 80012f8:	b580      	push	{r7, lr}
 80012fa:	b082      	sub	sp, #8
 80012fc:	af00      	add	r7, sp, #0
 80012fe:	6078      	str	r0, [r7, #4]
  XMC_ASSERT("XMC_USIC_CH_Enable: channel not valid", XMC_USIC_IsChannelValid(channel));

  if ((channel == XMC_USIC0_CH0) || (channel == XMC_USIC0_CH1))
 8001300:	687b      	ldr	r3, [r7, #4]
 8001302:	4a1a      	ldr	r2, [pc, #104]	; (800136c <XMC_USIC_CH_Enable+0x74>)
 8001304:	4293      	cmp	r3, r2
 8001306:	d003      	beq.n	8001310 <XMC_USIC_CH_Enable+0x18>
 8001308:	687b      	ldr	r3, [r7, #4]
 800130a:	4a19      	ldr	r2, [pc, #100]	; (8001370 <XMC_USIC_CH_Enable+0x78>)
 800130c:	4293      	cmp	r3, r2
 800130e:	d103      	bne.n	8001318 <XMC_USIC_CH_Enable+0x20>
  {
    XMC_USIC_Enable(XMC_USIC0);
 8001310:	4818      	ldr	r0, [pc, #96]	; (8001374 <XMC_USIC_CH_Enable+0x7c>)
 8001312:	f000 f9f9 	bl	8001708 <XMC_USIC_Enable>
 8001316:	e016      	b.n	8001346 <XMC_USIC_CH_Enable+0x4e>
  }
#if defined(USIC1)
  else if((channel == XMC_USIC1_CH0) || (channel == XMC_USIC1_CH1))
 8001318:	687b      	ldr	r3, [r7, #4]
 800131a:	4a17      	ldr	r2, [pc, #92]	; (8001378 <XMC_USIC_CH_Enable+0x80>)
 800131c:	4293      	cmp	r3, r2
 800131e:	d003      	beq.n	8001328 <XMC_USIC_CH_Enable+0x30>
 8001320:	687b      	ldr	r3, [r7, #4]
 8001322:	4a16      	ldr	r2, [pc, #88]	; (800137c <XMC_USIC_CH_Enable+0x84>)
 8001324:	4293      	cmp	r3, r2
 8001326:	d103      	bne.n	8001330 <XMC_USIC_CH_Enable+0x38>
  {
    XMC_USIC_Enable(XMC_USIC1);
 8001328:	4815      	ldr	r0, [pc, #84]	; (8001380 <XMC_USIC_CH_Enable+0x88>)
 800132a:	f000 f9ed 	bl	8001708 <XMC_USIC_Enable>
 800132e:	e00a      	b.n	8001346 <XMC_USIC_CH_Enable+0x4e>
  }
#endif
#if defined(USIC2)
  else if((channel == XMC_USIC2_CH0) || (channel == XMC_USIC2_CH1))
 8001330:	687b      	ldr	r3, [r7, #4]
 8001332:	4a14      	ldr	r2, [pc, #80]	; (8001384 <XMC_USIC_CH_Enable+0x8c>)
 8001334:	4293      	cmp	r3, r2
 8001336:	d003      	beq.n	8001340 <XMC_USIC_CH_Enable+0x48>
 8001338:	687b      	ldr	r3, [r7, #4]
 800133a:	4a13      	ldr	r2, [pc, #76]	; (8001388 <XMC_USIC_CH_Enable+0x90>)
 800133c:	4293      	cmp	r3, r2
 800133e:	d102      	bne.n	8001346 <XMC_USIC_CH_Enable+0x4e>
  {
    XMC_USIC_Enable(XMC_USIC2);
 8001340:	4812      	ldr	r0, [pc, #72]	; (800138c <XMC_USIC_CH_Enable+0x94>)
 8001342:	f000 f9e1 	bl	8001708 <XMC_USIC_Enable>
  {
    XMC_ASSERT("USIC module not available", 0U/*Always*/);
  }

  /* USIC channel switched on*/
  channel->KSCFG = (USIC_CH_KSCFG_MODEN_Msk | USIC_CH_KSCFG_BPMODEN_Msk);
 8001346:	687b      	ldr	r3, [r7, #4]
 8001348:	2203      	movs	r2, #3
 800134a:	60da      	str	r2, [r3, #12]
  while ((channel->KSCFG & USIC_CH_KSCFG_MODEN_Msk) == 0U)
 800134c:	bf00      	nop
 800134e:	687b      	ldr	r3, [r7, #4]
 8001350:	68db      	ldr	r3, [r3, #12]
 8001352:	f003 0301 	and.w	r3, r3, #1
 8001356:	2b00      	cmp	r3, #0
 8001358:	d0f9      	beq.n	800134e <XMC_USIC_CH_Enable+0x56>
  {
    /* Wait till the channel is enabled */
  }

  /* Set USIC channel in IDLE mode */
  channel->CCR &= (uint32_t)~USIC_CH_CCR_MODE_Msk;
 800135a:	687b      	ldr	r3, [r7, #4]
 800135c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800135e:	f023 020f 	bic.w	r2, r3, #15
 8001362:	687b      	ldr	r3, [r7, #4]
 8001364:	641a      	str	r2, [r3, #64]	; 0x40
}
 8001366:	3708      	adds	r7, #8
 8001368:	46bd      	mov	sp, r7
 800136a:	bd80      	pop	{r7, pc}
 800136c:	40030000 	.word	0x40030000
 8001370:	40030200 	.word	0x40030200
 8001374:	40030008 	.word	0x40030008
 8001378:	48020000 	.word	0x48020000
 800137c:	48020200 	.word	0x48020200
 8001380:	48020008 	.word	0x48020008
 8001384:	48024000 	.word	0x48024000
 8001388:	48024200 	.word	0x48024200
 800138c:	48024008 	.word	0x48024008

08001390 <XMC_USIC_CH_SetBaudrate>:
{
  channel->KSCFG = (uint32_t)((channel->KSCFG & (~USIC_CH_KSCFG_MODEN_Msk)) | USIC_CH_KSCFG_BPMODEN_Msk);
}

XMC_USIC_CH_STATUS_t XMC_USIC_CH_SetBaudrate(XMC_USIC_CH_t *const channel, uint32_t rate, uint32_t oversampling)
{
 8001390:	b580      	push	{r7, lr}
 8001392:	b08e      	sub	sp, #56	; 0x38
 8001394:	af00      	add	r7, sp, #0
 8001396:	60f8      	str	r0, [r7, #12]
 8001398:	60b9      	str	r1, [r7, #8]
 800139a:	607a      	str	r2, [r7, #4]
  
  uint32_t pdiv_frac;
  uint32_t pdiv_frac_min;

  /* The rate and peripheral clock are divided by 100 to be able to use only 32bit arithmetic */
  if ((rate >= 100U) && (oversampling != 0U))
 800139c:	68bb      	ldr	r3, [r7, #8]
 800139e:	2b63      	cmp	r3, #99	; 0x63
 80013a0:	d958      	bls.n	8001454 <XMC_USIC_CH_SetBaudrate+0xc4>
 80013a2:	687b      	ldr	r3, [r7, #4]
 80013a4:	2b00      	cmp	r3, #0
 80013a6:	d055      	beq.n	8001454 <XMC_USIC_CH_SetBaudrate+0xc4>
  {
    peripheral_clock = XMC_SCU_CLOCK_GetPeripheralClockFrequency() / 100U;
 80013a8:	f7ff fa04 	bl	80007b4 <XMC_SCU_CLOCK_GetPeripheralClockFrequency>
 80013ac:	4602      	mov	r2, r0
 80013ae:	4b2e      	ldr	r3, [pc, #184]	; (8001468 <XMC_USIC_CH_SetBaudrate+0xd8>)
 80013b0:	fba3 2302 	umull	r2, r3, r3, r2
 80013b4:	095b      	lsrs	r3, r3, #5
 80013b6:	623b      	str	r3, [r7, #32]
    rate = rate / 100U;
 80013b8:	68bb      	ldr	r3, [r7, #8]
 80013ba:	4a2b      	ldr	r2, [pc, #172]	; (8001468 <XMC_USIC_CH_SetBaudrate+0xd8>)
 80013bc:	fba2 2303 	umull	r2, r3, r2, r3
 80013c0:	095b      	lsrs	r3, r3, #5
 80013c2:	60bb      	str	r3, [r7, #8]

    clock_divider_min = 1U;
 80013c4:	2301      	movs	r3, #1
 80013c6:	62fb      	str	r3, [r7, #44]	; 0x2c
    pdiv_int_min = 1U;
 80013c8:	2301      	movs	r3, #1
 80013ca:	62bb      	str	r3, [r7, #40]	; 0x28
    pdiv_frac_min = 0x3ffU;
 80013cc:	f240 33ff 	movw	r3, #1023	; 0x3ff
 80013d0:	627b      	str	r3, [r7, #36]	; 0x24

    for(clock_divider = 1023U; clock_divider > 0U; --clock_divider)
 80013d2:	f240 33ff 	movw	r3, #1023	; 0x3ff
 80013d6:	633b      	str	r3, [r7, #48]	; 0x30
 80013d8:	e022      	b.n	8001420 <XMC_USIC_CH_SetBaudrate+0x90>
    {
      pdiv = ((peripheral_clock * clock_divider) / (rate * oversampling));
 80013da:	6a3b      	ldr	r3, [r7, #32]
 80013dc:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 80013de:	fb02 f203 	mul.w	r2, r2, r3
 80013e2:	68bb      	ldr	r3, [r7, #8]
 80013e4:	6879      	ldr	r1, [r7, #4]
 80013e6:	fb01 f303 	mul.w	r3, r1, r3
 80013ea:	fbb2 f3f3 	udiv	r3, r2, r3
 80013ee:	61fb      	str	r3, [r7, #28]
      pdiv_int = pdiv >> 10U;
 80013f0:	69fb      	ldr	r3, [r7, #28]
 80013f2:	0a9b      	lsrs	r3, r3, #10
 80013f4:	61bb      	str	r3, [r7, #24]
      pdiv_frac = pdiv & 0x3ffU;
 80013f6:	69fb      	ldr	r3, [r7, #28]
 80013f8:	f3c3 0309 	ubfx	r3, r3, #0, #10
 80013fc:	617b      	str	r3, [r7, #20]

      if ((pdiv_int < 1024U) && (pdiv_frac < pdiv_frac_min))
 80013fe:	69bb      	ldr	r3, [r7, #24]
 8001400:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8001404:	d209      	bcs.n	800141a <XMC_USIC_CH_SetBaudrate+0x8a>
 8001406:	697a      	ldr	r2, [r7, #20]
 8001408:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800140a:	429a      	cmp	r2, r3
 800140c:	d205      	bcs.n	800141a <XMC_USIC_CH_SetBaudrate+0x8a>
      {
        pdiv_frac_min = pdiv_frac;
 800140e:	697b      	ldr	r3, [r7, #20]
 8001410:	627b      	str	r3, [r7, #36]	; 0x24
        pdiv_int_min = pdiv_int;
 8001412:	69bb      	ldr	r3, [r7, #24]
 8001414:	62bb      	str	r3, [r7, #40]	; 0x28
        clock_divider_min = clock_divider;
 8001416:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8001418:	62fb      	str	r3, [r7, #44]	; 0x2c

    clock_divider_min = 1U;
    pdiv_int_min = 1U;
    pdiv_frac_min = 0x3ffU;

    for(clock_divider = 1023U; clock_divider > 0U; --clock_divider)
 800141a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800141c:	3b01      	subs	r3, #1
 800141e:	633b      	str	r3, [r7, #48]	; 0x30
 8001420:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8001422:	2b00      	cmp	r3, #0
 8001424:	d1d9      	bne.n	80013da <XMC_USIC_CH_SetBaudrate+0x4a>
        pdiv_int_min = pdiv_int;
        clock_divider_min = clock_divider;
      }
    }

    channel->FDR = XMC_USIC_CH_BRG_CLOCK_DIVIDER_MODE_FRACTIONAL |
 8001426:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8001428:	f443 4200 	orr.w	r2, r3, #32768	; 0x8000
 800142c:	68fb      	ldr	r3, [r7, #12]
 800142e:	611a      	str	r2, [r3, #16]
                   (clock_divider_min << USIC_CH_FDR_STEP_Pos);

    channel->BRG = (channel->BRG & ~(USIC_CH_BRG_DCTQ_Msk |
 8001430:	68fb      	ldr	r3, [r7, #12]
 8001432:	695a      	ldr	r2, [r3, #20]
 8001434:	4b0d      	ldr	r3, [pc, #52]	; (800146c <XMC_USIC_CH_SetBaudrate+0xdc>)
 8001436:	4013      	ands	r3, r2
                                     USIC_CH_BRG_PDIV_Msk |
                                     USIC_CH_BRG_PCTQ_Msk |
                                     USIC_CH_BRG_PPPEN_Msk)) |
                   ((oversampling - 1U) << USIC_CH_BRG_DCTQ_Pos) |
 8001438:	687a      	ldr	r2, [r7, #4]
 800143a:	3a01      	subs	r2, #1
 800143c:	0292      	lsls	r2, r2, #10
                   (clock_divider_min << USIC_CH_FDR_STEP_Pos);

    channel->BRG = (channel->BRG & ~(USIC_CH_BRG_DCTQ_Msk |
                                     USIC_CH_BRG_PDIV_Msk |
                                     USIC_CH_BRG_PCTQ_Msk |
                                     USIC_CH_BRG_PPPEN_Msk)) |
 800143e:	431a      	orrs	r2, r3
                   ((oversampling - 1U) << USIC_CH_BRG_DCTQ_Pos) |
                   ((pdiv_int_min - 1U) << USIC_CH_BRG_PDIV_Pos);
 8001440:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8001442:	3b01      	subs	r3, #1
 8001444:	041b      	lsls	r3, r3, #16

    channel->BRG = (channel->BRG & ~(USIC_CH_BRG_DCTQ_Msk |
                                     USIC_CH_BRG_PDIV_Msk |
                                     USIC_CH_BRG_PCTQ_Msk |
                                     USIC_CH_BRG_PPPEN_Msk)) |
                   ((oversampling - 1U) << USIC_CH_BRG_DCTQ_Pos) |
 8001446:	431a      	orrs	r2, r3
    }

    channel->FDR = XMC_USIC_CH_BRG_CLOCK_DIVIDER_MODE_FRACTIONAL |
                   (clock_divider_min << USIC_CH_FDR_STEP_Pos);

    channel->BRG = (channel->BRG & ~(USIC_CH_BRG_DCTQ_Msk |
 8001448:	68fb      	ldr	r3, [r7, #12]
 800144a:	615a      	str	r2, [r3, #20]
                                     USIC_CH_BRG_PCTQ_Msk |
                                     USIC_CH_BRG_PPPEN_Msk)) |
                   ((oversampling - 1U) << USIC_CH_BRG_DCTQ_Pos) |
                   ((pdiv_int_min - 1U) << USIC_CH_BRG_PDIV_Pos);
                    
    status = XMC_USIC_CH_STATUS_OK;
 800144c:	2300      	movs	r3, #0
 800144e:	f887 3037 	strb.w	r3, [r7, #55]	; 0x37
 8001452:	e002      	b.n	800145a <XMC_USIC_CH_SetBaudrate+0xca>
  }
  else 
  {
    status = XMC_USIC_CH_STATUS_ERROR;
 8001454:	2301      	movs	r3, #1
 8001456:	f887 3037 	strb.w	r3, [r7, #55]	; 0x37
  }
  
  return status;
 800145a:	f897 3037 	ldrb.w	r3, [r7, #55]	; 0x37
}
 800145e:	4618      	mov	r0, r3
 8001460:	3738      	adds	r7, #56	; 0x38
 8001462:	46bd      	mov	sp, r7
 8001464:	bd80      	pop	{r7, pc}
 8001466:	bf00      	nop
 8001468:	51eb851f 	.word	0x51eb851f
 800146c:	fc0080ef 	.word	0xfc0080ef

08001470 <XMC_USIC_CH_SetBaudrateEx>:

XMC_USIC_CH_STATUS_t XMC_USIC_CH_SetBaudrateEx(XMC_USIC_CH_t *const channel, int32_t rate, int32_t oversampling)
{
 8001470:	b580      	push	{r7, lr}
 8001472:	b08c      	sub	sp, #48	; 0x30
 8001474:	af00      	add	r7, sp, #0
 8001476:	60f8      	str	r0, [r7, #12]
 8001478:	60b9      	str	r1, [r7, #8]
 800147a:	607a      	str	r2, [r7, #4]
  int32_t peripheral_clock = XMC_SCU_CLOCK_GetPeripheralClockFrequency();
 800147c:	f7ff f99a 	bl	80007b4 <XMC_SCU_CLOCK_GetPeripheralClockFrequency>
 8001480:	4603      	mov	r3, r0
 8001482:	623b      	str	r3, [r7, #32]
  int32_t brg_clock = rate * oversampling;
 8001484:	68bb      	ldr	r3, [r7, #8]
 8001486:	687a      	ldr	r2, [r7, #4]
 8001488:	fb02 f303 	mul.w	r3, r2, r3
 800148c:	61fb      	str	r3, [r7, #28]
  int32_t actual_rate_upper;
  int32_t actual_rate_lower;
  uint32_t pdiv = 1;
 800148e:	2301      	movs	r3, #1
 8001490:	62fb      	str	r3, [r7, #44]	; 0x2c
  uint32_t divider_step;
  XMC_USIC_CH_STATUS_t status;

  if (peripheral_clock > brg_clock)
 8001492:	6a3a      	ldr	r2, [r7, #32]
 8001494:	69fb      	ldr	r3, [r7, #28]
 8001496:	429a      	cmp	r2, r3
 8001498:	dd5f      	ble.n	800155a <XMC_USIC_CH_SetBaudrateEx+0xea>
  {
    divider_step = peripheral_clock / brg_clock; // integer division gets truncated
 800149a:	6a3a      	ldr	r2, [r7, #32]
 800149c:	69fb      	ldr	r3, [r7, #28]
 800149e:	fb92 f3f3 	sdiv	r3, r2, r3
 80014a2:	62bb      	str	r3, [r7, #40]	; 0x28
    while (divider_step >= 1023)
 80014a4:	e010      	b.n	80014c8 <XMC_USIC_CH_SetBaudrateEx+0x58>
    {
      pdiv++;
 80014a6:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80014a8:	3301      	adds	r3, #1
 80014aa:	62fb      	str	r3, [r7, #44]	; 0x2c
      brg_clock = rate * oversampling * pdiv;
 80014ac:	68bb      	ldr	r3, [r7, #8]
 80014ae:	687a      	ldr	r2, [r7, #4]
 80014b0:	fb02 f303 	mul.w	r3, r2, r3
 80014b4:	461a      	mov	r2, r3
 80014b6:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80014b8:	fb03 f302 	mul.w	r3, r3, r2
 80014bc:	61fb      	str	r3, [r7, #28]
      divider_step = peripheral_clock / brg_clock; // integer division gets truncated
 80014be:	6a3a      	ldr	r2, [r7, #32]
 80014c0:	69fb      	ldr	r3, [r7, #28]
 80014c2:	fb92 f3f3 	sdiv	r3, r2, r3
 80014c6:	62bb      	str	r3, [r7, #40]	; 0x28
  XMC_USIC_CH_STATUS_t status;

  if (peripheral_clock > brg_clock)
  {
    divider_step = peripheral_clock / brg_clock; // integer division gets truncated
    while (divider_step >= 1023)
 80014c8:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80014ca:	f240 32fe 	movw	r2, #1022	; 0x3fe
 80014ce:	4293      	cmp	r3, r2
 80014d0:	d8e9      	bhi.n	80014a6 <XMC_USIC_CH_SetBaudrateEx+0x36>
    {
      pdiv++;
      brg_clock = rate * oversampling * pdiv;
      divider_step = peripheral_clock / brg_clock; // integer division gets truncated
    }
    actual_rate_upper = peripheral_clock / (divider_step * oversampling * pdiv);
 80014d2:	6a3a      	ldr	r2, [r7, #32]
 80014d4:	687b      	ldr	r3, [r7, #4]
 80014d6:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 80014d8:	fb01 f303 	mul.w	r3, r1, r3
 80014dc:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 80014de:	fb01 f303 	mul.w	r3, r1, r3
 80014e2:	fbb2 f3f3 	udiv	r3, r2, r3
 80014e6:	61bb      	str	r3, [r7, #24]
    actual_rate_lower = peripheral_clock / ((divider_step + 1) * oversampling * pdiv);
 80014e8:	6a3a      	ldr	r2, [r7, #32]
 80014ea:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80014ec:	3301      	adds	r3, #1
 80014ee:	6879      	ldr	r1, [r7, #4]
 80014f0:	fb01 f303 	mul.w	r3, r1, r3
 80014f4:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 80014f6:	fb01 f303 	mul.w	r3, r1, r3
 80014fa:	fbb2 f3f3 	udiv	r3, r2, r3
 80014fe:	617b      	str	r3, [r7, #20]

    // choose better approximation if the peripheral frequency is not a multiple of the baudrate
    if (abs(rate - actual_rate_lower) < abs(rate - actual_rate_upper))
 8001500:	68ba      	ldr	r2, [r7, #8]
 8001502:	697b      	ldr	r3, [r7, #20]
 8001504:	1ad3      	subs	r3, r2, r3
 8001506:	ea83 72e3 	eor.w	r2, r3, r3, asr #31
 800150a:	eba2 72e3 	sub.w	r2, r2, r3, asr #31
 800150e:	68b9      	ldr	r1, [r7, #8]
 8001510:	69bb      	ldr	r3, [r7, #24]
 8001512:	1acb      	subs	r3, r1, r3
 8001514:	2b00      	cmp	r3, #0
 8001516:	bfb8      	it	lt
 8001518:	425b      	neglt	r3, r3
 800151a:	429a      	cmp	r2, r3
 800151c:	da02      	bge.n	8001524 <XMC_USIC_CH_SetBaudrateEx+0xb4>
    {
      divider_step += 1;
 800151e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8001520:	3301      	adds	r3, #1
 8001522:	62bb      	str	r3, [r7, #40]	; 0x28
    }

    divider_step = 1024 - divider_step;
 8001524:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8001526:	f5c3 6380 	rsb	r3, r3, #1024	; 0x400
 800152a:	62bb      	str	r3, [r7, #40]	; 0x28


    channel->FDR = XMC_USIC_CH_BRG_CLOCK_DIVIDER_MODE_NORMAL |
 800152c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800152e:	f443 4280 	orr.w	r2, r3, #16384	; 0x4000
 8001532:	68fb      	ldr	r3, [r7, #12]
 8001534:	611a      	str	r2, [r3, #16]
                   (divider_step << USIC_CH_FDR_STEP_Pos);

    channel->BRG = (channel->BRG & ~(USIC_CH_BRG_DCTQ_Msk |
 8001536:	68fb      	ldr	r3, [r7, #12]
 8001538:	695a      	ldr	r2, [r3, #20]
 800153a:	4b0c      	ldr	r3, [pc, #48]	; (800156c <XMC_USIC_CH_SetBaudrateEx+0xfc>)
 800153c:	4013      	ands	r3, r2
                                     USIC_CH_BRG_PDIV_Msk |
                                     USIC_CH_BRG_PCTQ_Msk |
                                     USIC_CH_BRG_PPPEN_Msk)) |
                   ((oversampling - 1U) << USIC_CH_BRG_DCTQ_Pos) |
 800153e:	687a      	ldr	r2, [r7, #4]
 8001540:	3a01      	subs	r2, #1
 8001542:	0292      	lsls	r2, r2, #10
                   (divider_step << USIC_CH_FDR_STEP_Pos);

    channel->BRG = (channel->BRG & ~(USIC_CH_BRG_DCTQ_Msk |
                                     USIC_CH_BRG_PDIV_Msk |
                                     USIC_CH_BRG_PCTQ_Msk |
                                     USIC_CH_BRG_PPPEN_Msk)) |
 8001544:	431a      	orrs	r2, r3
                   ((oversampling - 1U) << USIC_CH_BRG_DCTQ_Pos) |
				   ((pdiv -1) << USIC_CH_BRG_PDIV_Pos);
 8001546:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8001548:	3b01      	subs	r3, #1
 800154a:	041b      	lsls	r3, r3, #16

    channel->BRG = (channel->BRG & ~(USIC_CH_BRG_DCTQ_Msk |
                                     USIC_CH_BRG_PDIV_Msk |
                                     USIC_CH_BRG_PCTQ_Msk |
                                     USIC_CH_BRG_PPPEN_Msk)) |
                   ((oversampling - 1U) << USIC_CH_BRG_DCTQ_Pos) |
 800154c:	431a      	orrs	r2, r3


    channel->FDR = XMC_USIC_CH_BRG_CLOCK_DIVIDER_MODE_NORMAL |
                   (divider_step << USIC_CH_FDR_STEP_Pos);

    channel->BRG = (channel->BRG & ~(USIC_CH_BRG_DCTQ_Msk |
 800154e:	68fb      	ldr	r3, [r7, #12]
 8001550:	615a      	str	r2, [r3, #20]
                                     USIC_CH_BRG_PCTQ_Msk |
                                     USIC_CH_BRG_PPPEN_Msk)) |
                   ((oversampling - 1U) << USIC_CH_BRG_DCTQ_Pos) |
				   ((pdiv -1) << USIC_CH_BRG_PDIV_Pos);

    status = XMC_USIC_CH_STATUS_OK;
 8001552:	2300      	movs	r3, #0
 8001554:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
 8001558:	e002      	b.n	8001560 <XMC_USIC_CH_SetBaudrateEx+0xf0>
  }
  else
  {
    status = XMC_USIC_CH_STATUS_ERROR;
 800155a:	2301      	movs	r3, #1
 800155c:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
  }

  return status;
 8001560:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
}
 8001564:	4618      	mov	r0, r3
 8001566:	3730      	adds	r7, #48	; 0x30
 8001568:	46bd      	mov	sp, r7
 800156a:	bd80      	pop	{r7, pc}
 800156c:	fc0080ef 	.word	0xfc0080ef

08001570 <XMC_USIC_CH_TXFIFO_Configure>:

void XMC_USIC_CH_TXFIFO_Configure(XMC_USIC_CH_t *const channel,
                                  const uint32_t data_pointer,
                                  const XMC_USIC_CH_FIFO_SIZE_t size,
                                  const uint32_t limit)
{
 8001570:	b480      	push	{r7}
 8001572:	b085      	sub	sp, #20
 8001574:	af00      	add	r7, sp, #0
 8001576:	60f8      	str	r0, [r7, #12]
 8001578:	60b9      	str	r1, [r7, #8]
 800157a:	603b      	str	r3, [r7, #0]
 800157c:	4613      	mov	r3, r2
 800157e:	71fb      	strb	r3, [r7, #7]
  /* Disable FIFO */
  channel->TBCTR &= (uint32_t)~USIC_CH_TBCTR_SIZE_Msk;
 8001580:	68fb      	ldr	r3, [r7, #12]
 8001582:	f8d3 3108 	ldr.w	r3, [r3, #264]	; 0x108
 8001586:	f023 62e0 	bic.w	r2, r3, #117440512	; 0x7000000
 800158a:	68fb      	ldr	r3, [r7, #12]
 800158c:	f8c3 2108 	str.w	r2, [r3, #264]	; 0x108
  /* LOF = 0, A standard transmit buffer event occurs when the filling level equals the limit value and gets
   * lower due to transmission of a data word
   * STBTEN = 0, the trigger of the standard transmit buffer event is based on the transition of the fill level
   *  from equal to below the limit, not the fact being below
   */
  channel->TBCTR = (uint32_t)(channel->TBCTR & (uint32_t)~(USIC_CH_TBCTR_LIMIT_Msk |
 8001590:	68fb      	ldr	r3, [r7, #12]
 8001592:	f8d3 2108 	ldr.w	r2, [r3, #264]	; 0x108
 8001596:	4b09      	ldr	r3, [pc, #36]	; (80015bc <XMC_USIC_CH_TXFIFO_Configure+0x4c>)
 8001598:	4013      	ands	r3, r2
                                                           USIC_CH_TBCTR_DPTR_Msk |
                                                           USIC_CH_TBCTR_SIZE_Msk)) |
                   (uint32_t)((limit << USIC_CH_TBCTR_LIMIT_Pos) |
 800159a:	683a      	ldr	r2, [r7, #0]
 800159c:	0211      	lsls	r1, r2, #8
 800159e:	68ba      	ldr	r2, [r7, #8]
 80015a0:	4311      	orrs	r1, r2
                   (data_pointer << USIC_CH_TBCTR_DPTR_Pos) |
                   ((uint32_t)size << USIC_CH_TBCTR_SIZE_Pos));
 80015a2:	79fa      	ldrb	r2, [r7, #7]
 80015a4:	0612      	lsls	r2, r2, #24
   *  from equal to below the limit, not the fact being below
   */
  channel->TBCTR = (uint32_t)(channel->TBCTR & (uint32_t)~(USIC_CH_TBCTR_LIMIT_Msk |
                                                           USIC_CH_TBCTR_DPTR_Msk |
                                                           USIC_CH_TBCTR_SIZE_Msk)) |
                   (uint32_t)((limit << USIC_CH_TBCTR_LIMIT_Pos) |
 80015a6:	430a      	orrs	r2, r1
   * STBTEN = 0, the trigger of the standard transmit buffer event is based on the transition of the fill level
   *  from equal to below the limit, not the fact being below
   */
  channel->TBCTR = (uint32_t)(channel->TBCTR & (uint32_t)~(USIC_CH_TBCTR_LIMIT_Msk |
                                                           USIC_CH_TBCTR_DPTR_Msk |
                                                           USIC_CH_TBCTR_SIZE_Msk)) |
 80015a8:	431a      	orrs	r2, r3
  /* LOF = 0, A standard transmit buffer event occurs when the filling level equals the limit value and gets
   * lower due to transmission of a data word
   * STBTEN = 0, the trigger of the standard transmit buffer event is based on the transition of the fill level
   *  from equal to below the limit, not the fact being below
   */
  channel->TBCTR = (uint32_t)(channel->TBCTR & (uint32_t)~(USIC_CH_TBCTR_LIMIT_Msk |
 80015aa:	68fb      	ldr	r3, [r7, #12]
 80015ac:	f8c3 2108 	str.w	r2, [r3, #264]	; 0x108
                                                           USIC_CH_TBCTR_DPTR_Msk |
                                                           USIC_CH_TBCTR_SIZE_Msk)) |
                   (uint32_t)((limit << USIC_CH_TBCTR_LIMIT_Pos) |
                   (data_pointer << USIC_CH_TBCTR_DPTR_Pos) |
                   ((uint32_t)size << USIC_CH_TBCTR_SIZE_Pos));
}
 80015b0:	3714      	adds	r7, #20
 80015b2:	46bd      	mov	sp, r7
 80015b4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80015b8:	4770      	bx	lr
 80015ba:	bf00      	nop
 80015bc:	f8ffc0c0 	.word	0xf8ffc0c0

080015c0 <XMC_USIC_CH_RXFIFO_Configure>:

void XMC_USIC_CH_RXFIFO_Configure(XMC_USIC_CH_t *const channel,
                                  const uint32_t data_pointer,
                                  const XMC_USIC_CH_FIFO_SIZE_t size,
                                  const uint32_t limit)
{
 80015c0:	b480      	push	{r7}
 80015c2:	b085      	sub	sp, #20
 80015c4:	af00      	add	r7, sp, #0
 80015c6:	60f8      	str	r0, [r7, #12]
 80015c8:	60b9      	str	r1, [r7, #8]
 80015ca:	603b      	str	r3, [r7, #0]
 80015cc:	4613      	mov	r3, r2
 80015ce:	71fb      	strb	r3, [r7, #7]
  /* Disable FIFO */
  channel->RBCTR &= (uint32_t)~USIC_CH_RBCTR_SIZE_Msk;
 80015d0:	68fb      	ldr	r3, [r7, #12]
 80015d2:	f8d3 310c 	ldr.w	r3, [r3, #268]	; 0x10c
 80015d6:	f023 62e0 	bic.w	r2, r3, #117440512	; 0x7000000
 80015da:	68fb      	ldr	r3, [r7, #12]
 80015dc:	f8c3 210c 	str.w	r2, [r3, #268]	; 0x10c

  /* LOF = 1, A standard receive buffer event occurs when the filling level equals the limit value and gets bigger
   *  due to the reception of a new data word
   */
  channel->RBCTR = (uint32_t)((channel->RBCTR & (uint32_t)~(USIC_CH_RBCTR_LIMIT_Msk |
 80015e0:	68fb      	ldr	r3, [r7, #12]
 80015e2:	f8d3 210c 	ldr.w	r2, [r3, #268]	; 0x10c
 80015e6:	4b0a      	ldr	r3, [pc, #40]	; (8001610 <XMC_USIC_CH_RXFIFO_Configure+0x50>)
 80015e8:	4013      	ands	r3, r2
                                                            USIC_CH_RBCTR_DPTR_Msk |
                                                            USIC_CH_RBCTR_LOF_Msk)) |
                   ((limit << USIC_CH_RBCTR_LIMIT_Pos) |
 80015ea:	683a      	ldr	r2, [r7, #0]
 80015ec:	0211      	lsls	r1, r2, #8
 80015ee:	68ba      	ldr	r2, [r7, #8]
 80015f0:	4311      	orrs	r1, r2
                   (data_pointer << USIC_CH_RBCTR_DPTR_Pos) |
                   ((uint32_t)size << USIC_CH_RBCTR_SIZE_Pos) |
 80015f2:	79fa      	ldrb	r2, [r7, #7]
 80015f4:	0612      	lsls	r2, r2, #24
   */
  channel->RBCTR = (uint32_t)((channel->RBCTR & (uint32_t)~(USIC_CH_RBCTR_LIMIT_Msk |
                                                            USIC_CH_RBCTR_DPTR_Msk |
                                                            USIC_CH_RBCTR_LOF_Msk)) |
                   ((limit << USIC_CH_RBCTR_LIMIT_Pos) |
                   (data_pointer << USIC_CH_RBCTR_DPTR_Pos) |
 80015f6:	430a      	orrs	r2, r1
  channel->RBCTR &= (uint32_t)~USIC_CH_RBCTR_SIZE_Msk;

  /* LOF = 1, A standard receive buffer event occurs when the filling level equals the limit value and gets bigger
   *  due to the reception of a new data word
   */
  channel->RBCTR = (uint32_t)((channel->RBCTR & (uint32_t)~(USIC_CH_RBCTR_LIMIT_Msk |
 80015f8:	4313      	orrs	r3, r2
 80015fa:	f043 5280 	orr.w	r2, r3, #268435456	; 0x10000000
 80015fe:	68fb      	ldr	r3, [r7, #12]
 8001600:	f8c3 210c 	str.w	r2, [r3, #268]	; 0x10c
                                                            USIC_CH_RBCTR_LOF_Msk)) |
                   ((limit << USIC_CH_RBCTR_LIMIT_Pos) |
                   (data_pointer << USIC_CH_RBCTR_DPTR_Pos) |
                   ((uint32_t)size << USIC_CH_RBCTR_SIZE_Pos) |
                   (uint32_t)USIC_CH_RBCTR_LOF_Msk));
}
 8001604:	3714      	adds	r7, #20
 8001606:	46bd      	mov	sp, r7
 8001608:	f85d 7b04 	ldr.w	r7, [sp], #4
 800160c:	4770      	bx	lr
 800160e:	bf00      	nop
 8001610:	efffc0c0 	.word	0xefffc0c0

08001614 <XMC_USIC_CH_RXFIFO_SetSizeTriggerLimit>:
}

void XMC_USIC_CH_RXFIFO_SetSizeTriggerLimit(XMC_USIC_CH_t *const channel,
                                            const XMC_USIC_CH_FIFO_SIZE_t size,
                                            const uint32_t limit)
{
 8001614:	b480      	push	{r7}
 8001616:	b085      	sub	sp, #20
 8001618:	af00      	add	r7, sp, #0
 800161a:	60f8      	str	r0, [r7, #12]
 800161c:	460b      	mov	r3, r1
 800161e:	607a      	str	r2, [r7, #4]
 8001620:	72fb      	strb	r3, [r7, #11]
  /* Disable FIFO */
  channel->RBCTR &= (uint32_t)~USIC_CH_RBCTR_SIZE_Msk;
 8001622:	68fb      	ldr	r3, [r7, #12]
 8001624:	f8d3 310c 	ldr.w	r3, [r3, #268]	; 0x10c
 8001628:	f023 62e0 	bic.w	r2, r3, #117440512	; 0x7000000
 800162c:	68fb      	ldr	r3, [r7, #12]
 800162e:	f8c3 210c 	str.w	r2, [r3, #268]	; 0x10c

  channel->RBCTR = (uint32_t)((uint32_t)(channel->RBCTR & (uint32_t)~USIC_CH_RBCTR_LIMIT_Msk) |
 8001632:	68fb      	ldr	r3, [r7, #12]
 8001634:	f8d3 310c 	ldr.w	r3, [r3, #268]	; 0x10c
 8001638:	f423 527c 	bic.w	r2, r3, #16128	; 0x3f00
                   (limit << USIC_CH_RBCTR_LIMIT_Pos) |
 800163c:	687b      	ldr	r3, [r7, #4]
 800163e:	021b      	lsls	r3, r3, #8
                                            const uint32_t limit)
{
  /* Disable FIFO */
  channel->RBCTR &= (uint32_t)~USIC_CH_RBCTR_SIZE_Msk;

  channel->RBCTR = (uint32_t)((uint32_t)(channel->RBCTR & (uint32_t)~USIC_CH_RBCTR_LIMIT_Msk) |
 8001640:	431a      	orrs	r2, r3
                   (limit << USIC_CH_RBCTR_LIMIT_Pos) |
                   ((uint32_t)size << USIC_CH_RBCTR_SIZE_Pos));
 8001642:	7afb      	ldrb	r3, [r7, #11]
 8001644:	061b      	lsls	r3, r3, #24
                                            const uint32_t limit)
{
  /* Disable FIFO */
  channel->RBCTR &= (uint32_t)~USIC_CH_RBCTR_SIZE_Msk;

  channel->RBCTR = (uint32_t)((uint32_t)(channel->RBCTR & (uint32_t)~USIC_CH_RBCTR_LIMIT_Msk) |
 8001646:	431a      	orrs	r2, r3
 8001648:	68fb      	ldr	r3, [r7, #12]
 800164a:	f8c3 210c 	str.w	r2, [r3, #268]	; 0x10c
                   (limit << USIC_CH_RBCTR_LIMIT_Pos) |
                   ((uint32_t)size << USIC_CH_RBCTR_SIZE_Pos));
}
 800164e:	3714      	adds	r7, #20
 8001650:	46bd      	mov	sp, r7
 8001652:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001656:	4770      	bx	lr

08001658 <XMC_USIC_CH_SetInterruptNodePointer>:

void XMC_USIC_CH_SetInterruptNodePointer(XMC_USIC_CH_t *const channel,
                                         const XMC_USIC_CH_INTERRUPT_NODE_POINTER_t interrupt_node,
                                         const uint32_t service_request)
{
 8001658:	b480      	push	{r7}
 800165a:	b085      	sub	sp, #20
 800165c:	af00      	add	r7, sp, #0
 800165e:	60f8      	str	r0, [r7, #12]
 8001660:	460b      	mov	r3, r1
 8001662:	607a      	str	r2, [r7, #4]
 8001664:	72fb      	strb	r3, [r7, #11]
  channel->INPR = (uint32_t)((channel->INPR & (~(uint32_t)(USIC_CH_INPR_Msk << (uint32_t)interrupt_node))) |
 8001666:	68fb      	ldr	r3, [r7, #12]
 8001668:	699a      	ldr	r2, [r3, #24]
 800166a:	7afb      	ldrb	r3, [r7, #11]
 800166c:	2107      	movs	r1, #7
 800166e:	fa01 f303 	lsl.w	r3, r1, r3
 8001672:	43db      	mvns	r3, r3
 8001674:	401a      	ands	r2, r3
                  (service_request << (uint32_t)interrupt_node));
 8001676:	7afb      	ldrb	r3, [r7, #11]
 8001678:	6879      	ldr	r1, [r7, #4]
 800167a:	fa01 f303 	lsl.w	r3, r1, r3

void XMC_USIC_CH_SetInterruptNodePointer(XMC_USIC_CH_t *const channel,
                                         const XMC_USIC_CH_INTERRUPT_NODE_POINTER_t interrupt_node,
                                         const uint32_t service_request)
{
  channel->INPR = (uint32_t)((channel->INPR & (~(uint32_t)(USIC_CH_INPR_Msk << (uint32_t)interrupt_node))) |
 800167e:	431a      	orrs	r2, r3
 8001680:	68fb      	ldr	r3, [r7, #12]
 8001682:	619a      	str	r2, [r3, #24]
                  (service_request << (uint32_t)interrupt_node));
}
 8001684:	3714      	adds	r7, #20
 8001686:	46bd      	mov	sp, r7
 8001688:	f85d 7b04 	ldr.w	r7, [sp], #4
 800168c:	4770      	bx	lr
 800168e:	bf00      	nop

08001690 <XMC_USIC_CH_TXFIFO_SetInterruptNodePointer>:

void XMC_USIC_CH_TXFIFO_SetInterruptNodePointer(XMC_USIC_CH_t *const channel,
                                                const XMC_USIC_CH_TXFIFO_INTERRUPT_NODE_POINTER_t interrupt_node,
                                                const uint32_t service_request)
{
 8001690:	b480      	push	{r7}
 8001692:	b085      	sub	sp, #20
 8001694:	af00      	add	r7, sp, #0
 8001696:	60f8      	str	r0, [r7, #12]
 8001698:	460b      	mov	r3, r1
 800169a:	607a      	str	r2, [r7, #4]
 800169c:	72fb      	strb	r3, [r7, #11]
  channel->TBCTR = (uint32_t)((channel->TBCTR & (~(uint32_t)(USIC_CH_INPR_Msk << (uint32_t)interrupt_node))) |
 800169e:	68fb      	ldr	r3, [r7, #12]
 80016a0:	f8d3 2108 	ldr.w	r2, [r3, #264]	; 0x108
 80016a4:	7afb      	ldrb	r3, [r7, #11]
 80016a6:	2107      	movs	r1, #7
 80016a8:	fa01 f303 	lsl.w	r3, r1, r3
 80016ac:	43db      	mvns	r3, r3
 80016ae:	401a      	ands	r2, r3
                   (service_request << (uint32_t)interrupt_node));
 80016b0:	7afb      	ldrb	r3, [r7, #11]
 80016b2:	6879      	ldr	r1, [r7, #4]
 80016b4:	fa01 f303 	lsl.w	r3, r1, r3

void XMC_USIC_CH_TXFIFO_SetInterruptNodePointer(XMC_USIC_CH_t *const channel,
                                                const XMC_USIC_CH_TXFIFO_INTERRUPT_NODE_POINTER_t interrupt_node,
                                                const uint32_t service_request)
{
  channel->TBCTR = (uint32_t)((channel->TBCTR & (~(uint32_t)(USIC_CH_INPR_Msk << (uint32_t)interrupt_node))) |
 80016b8:	431a      	orrs	r2, r3
 80016ba:	68fb      	ldr	r3, [r7, #12]
 80016bc:	f8c3 2108 	str.w	r2, [r3, #264]	; 0x108
                   (service_request << (uint32_t)interrupt_node));
}
 80016c0:	3714      	adds	r7, #20
 80016c2:	46bd      	mov	sp, r7
 80016c4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80016c8:	4770      	bx	lr
 80016ca:	bf00      	nop

080016cc <XMC_USIC_CH_RXFIFO_SetInterruptNodePointer>:

void XMC_USIC_CH_RXFIFO_SetInterruptNodePointer(XMC_USIC_CH_t *const channel,
                                                const XMC_USIC_CH_RXFIFO_INTERRUPT_NODE_POINTER_t interrupt_node,
                                                const uint32_t service_request)
{
 80016cc:	b480      	push	{r7}
 80016ce:	b085      	sub	sp, #20
 80016d0:	af00      	add	r7, sp, #0
 80016d2:	60f8      	str	r0, [r7, #12]
 80016d4:	460b      	mov	r3, r1
 80016d6:	607a      	str	r2, [r7, #4]
 80016d8:	72fb      	strb	r3, [r7, #11]
  channel->RBCTR = (uint32_t)((channel->RBCTR & (~(uint32_t)(USIC_CH_INPR_Msk << (uint32_t)interrupt_node))) |
 80016da:	68fb      	ldr	r3, [r7, #12]
 80016dc:	f8d3 210c 	ldr.w	r2, [r3, #268]	; 0x10c
 80016e0:	7afb      	ldrb	r3, [r7, #11]
 80016e2:	2107      	movs	r1, #7
 80016e4:	fa01 f303 	lsl.w	r3, r1, r3
 80016e8:	43db      	mvns	r3, r3
 80016ea:	401a      	ands	r2, r3
                   (service_request << (uint32_t)interrupt_node));
 80016ec:	7afb      	ldrb	r3, [r7, #11]
 80016ee:	6879      	ldr	r1, [r7, #4]
 80016f0:	fa01 f303 	lsl.w	r3, r1, r3

void XMC_USIC_CH_RXFIFO_SetInterruptNodePointer(XMC_USIC_CH_t *const channel,
                                                const XMC_USIC_CH_RXFIFO_INTERRUPT_NODE_POINTER_t interrupt_node,
                                                const uint32_t service_request)
{
  channel->RBCTR = (uint32_t)((channel->RBCTR & (~(uint32_t)(USIC_CH_INPR_Msk << (uint32_t)interrupt_node))) |
 80016f4:	431a      	orrs	r2, r3
 80016f6:	68fb      	ldr	r3, [r7, #12]
 80016f8:	f8c3 210c 	str.w	r2, [r3, #268]	; 0x10c
                   (service_request << (uint32_t)interrupt_node));
}
 80016fc:	3714      	adds	r7, #20
 80016fe:	46bd      	mov	sp, r7
 8001700:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001704:	4770      	bx	lr
 8001706:	bf00      	nop

08001708 <XMC_USIC_Enable>:

void XMC_USIC_Enable(XMC_USIC_t *const usic)
{
 8001708:	b580      	push	{r7, lr}
 800170a:	b082      	sub	sp, #8
 800170c:	af00      	add	r7, sp, #0
 800170e:	6078      	str	r0, [r7, #4]
  if (usic == USIC0)
 8001710:	687b      	ldr	r3, [r7, #4]
 8001712:	4a28      	ldr	r2, [pc, #160]	; (80017b4 <XMC_USIC_Enable+0xac>)
 8001714:	4293      	cmp	r3, r2
 8001716:	d118      	bne.n	800174a <XMC_USIC_Enable+0x42>
  {
#if defined(CLOCK_GATING_SUPPORTED)
    XMC_SCU_CLOCK_UngatePeripheralClock(XMC_SCU_PERIPHERAL_CLOCK_USIC0);
 8001718:	f44f 6000 	mov.w	r0, #2048	; 0x800
 800171c:	f7ff f98e 	bl	8000a3c <XMC_SCU_CLOCK_UngatePeripheralClock>
    while (XMC_SCU_CLOCK_IsPeripheralClockGated(XMC_SCU_PERIPHERAL_CLOCK_USIC0));
 8001720:	bf00      	nop
 8001722:	f44f 6000 	mov.w	r0, #2048	; 0x800
 8001726:	f7ff f9a5 	bl	8000a74 <XMC_SCU_CLOCK_IsPeripheralClockGated>
 800172a:	4603      	mov	r3, r0
 800172c:	2b00      	cmp	r3, #0
 800172e:	d1f8      	bne.n	8001722 <XMC_USIC_Enable+0x1a>
#endif
#if defined(PERIPHERAL_RESET_SUPPORTED)
    XMC_SCU_RESET_DeassertPeripheralReset(XMC_SCU_PERIPHERAL_RESET_USIC0);
 8001730:	f44f 6000 	mov.w	r0, #2048	; 0x800
 8001734:	f7fe fffe 	bl	8000734 <XMC_SCU_RESET_DeassertPeripheralReset>
    while (XMC_SCU_RESET_IsPeripheralResetAsserted(XMC_SCU_PERIPHERAL_RESET_USIC0));
 8001738:	bf00      	nop
 800173a:	f44f 6000 	mov.w	r0, #2048	; 0x800
 800173e:	f7ff f815 	bl	800076c <XMC_SCU_RESET_IsPeripheralResetAsserted>
 8001742:	4603      	mov	r3, r0
 8001744:	2b00      	cmp	r3, #0
 8001746:	d1f8      	bne.n	800173a <XMC_USIC_Enable+0x32>
 8001748:	e030      	b.n	80017ac <XMC_USIC_Enable+0xa4>
#endif 
  }
#if defined(USIC1)  
  else if (usic == USIC1)
 800174a:	687b      	ldr	r3, [r7, #4]
 800174c:	4a1a      	ldr	r2, [pc, #104]	; (80017b8 <XMC_USIC_Enable+0xb0>)
 800174e:	4293      	cmp	r3, r2
 8001750:	d114      	bne.n	800177c <XMC_USIC_Enable+0x74>
  {
#if defined(CLOCK_GATING_SUPPORTED)
    XMC_SCU_CLOCK_UngatePeripheralClock(XMC_SCU_PERIPHERAL_CLOCK_USIC1);
 8001752:	481a      	ldr	r0, [pc, #104]	; (80017bc <XMC_USIC_Enable+0xb4>)
 8001754:	f7ff f972 	bl	8000a3c <XMC_SCU_CLOCK_UngatePeripheralClock>
    while (XMC_SCU_CLOCK_IsPeripheralClockGated(XMC_SCU_PERIPHERAL_CLOCK_USIC1));
 8001758:	bf00      	nop
 800175a:	4818      	ldr	r0, [pc, #96]	; (80017bc <XMC_USIC_Enable+0xb4>)
 800175c:	f7ff f98a 	bl	8000a74 <XMC_SCU_CLOCK_IsPeripheralClockGated>
 8001760:	4603      	mov	r3, r0
 8001762:	2b00      	cmp	r3, #0
 8001764:	d1f9      	bne.n	800175a <XMC_USIC_Enable+0x52>
#endif 
#if defined(PERIPHERAL_RESET_SUPPORTED)
    XMC_SCU_RESET_DeassertPeripheralReset(XMC_SCU_PERIPHERAL_RESET_USIC1);
 8001766:	4815      	ldr	r0, [pc, #84]	; (80017bc <XMC_USIC_Enable+0xb4>)
 8001768:	f7fe ffe4 	bl	8000734 <XMC_SCU_RESET_DeassertPeripheralReset>
    while (XMC_SCU_RESET_IsPeripheralResetAsserted(XMC_SCU_PERIPHERAL_RESET_USIC1));
 800176c:	bf00      	nop
 800176e:	4813      	ldr	r0, [pc, #76]	; (80017bc <XMC_USIC_Enable+0xb4>)
 8001770:	f7fe fffc 	bl	800076c <XMC_SCU_RESET_IsPeripheralResetAsserted>
 8001774:	4603      	mov	r3, r0
 8001776:	2b00      	cmp	r3, #0
 8001778:	d1f9      	bne.n	800176e <XMC_USIC_Enable+0x66>
 800177a:	e017      	b.n	80017ac <XMC_USIC_Enable+0xa4>
#endif 
  }
#endif  
#if defined(USIC2)  
  else if (usic == USIC2)
 800177c:	687b      	ldr	r3, [r7, #4]
 800177e:	4a10      	ldr	r2, [pc, #64]	; (80017c0 <XMC_USIC_Enable+0xb8>)
 8001780:	4293      	cmp	r3, r2
 8001782:	d113      	bne.n	80017ac <XMC_USIC_Enable+0xa4>
  {
#if defined(CLOCK_GATING_SUPPORTED) 
    XMC_SCU_CLOCK_UngatePeripheralClock(XMC_SCU_PERIPHERAL_CLOCK_USIC2);
 8001784:	480f      	ldr	r0, [pc, #60]	; (80017c4 <XMC_USIC_Enable+0xbc>)
 8001786:	f7ff f959 	bl	8000a3c <XMC_SCU_CLOCK_UngatePeripheralClock>
    while (XMC_SCU_CLOCK_IsPeripheralClockGated(XMC_SCU_PERIPHERAL_CLOCK_USIC2));
 800178a:	bf00      	nop
 800178c:	480d      	ldr	r0, [pc, #52]	; (80017c4 <XMC_USIC_Enable+0xbc>)
 800178e:	f7ff f971 	bl	8000a74 <XMC_SCU_CLOCK_IsPeripheralClockGated>
 8001792:	4603      	mov	r3, r0
 8001794:	2b00      	cmp	r3, #0
 8001796:	d1f9      	bne.n	800178c <XMC_USIC_Enable+0x84>
#endif
#if defined(PERIPHERAL_RESET_SUPPORTED)
    XMC_SCU_RESET_DeassertPeripheralReset(XMC_SCU_PERIPHERAL_RESET_USIC2);
 8001798:	480a      	ldr	r0, [pc, #40]	; (80017c4 <XMC_USIC_Enable+0xbc>)
 800179a:	f7fe ffcb 	bl	8000734 <XMC_SCU_RESET_DeassertPeripheralReset>
    while (XMC_SCU_RESET_IsPeripheralResetAsserted(XMC_SCU_PERIPHERAL_RESET_USIC2));
 800179e:	bf00      	nop
 80017a0:	4808      	ldr	r0, [pc, #32]	; (80017c4 <XMC_USIC_Enable+0xbc>)
 80017a2:	f7fe ffe3 	bl	800076c <XMC_SCU_RESET_IsPeripheralResetAsserted>
 80017a6:	4603      	mov	r3, r0
 80017a8:	2b00      	cmp	r3, #0
 80017aa:	d1f9      	bne.n	80017a0 <XMC_USIC_Enable+0x98>
#endif  
  else
  {
    XMC_ASSERT("USIC module not available", 0/*Always*/);
  }
}
 80017ac:	3708      	adds	r7, #8
 80017ae:	46bd      	mov	sp, r7
 80017b0:	bd80      	pop	{r7, pc}
 80017b2:	bf00      	nop
 80017b4:	40030008 	.word	0x40030008
 80017b8:	48020008 	.word	0x48020008
 80017bc:	10000080 	.word	0x10000080
 80017c0:	48024008 	.word	0x48024008
 80017c4:	10000100 	.word	0x10000100

080017c8 <_sbrk>:

// defined in linker script
extern caddr_t Heap_Bank1_Start;
extern caddr_t Heap_Bank1_End;
caddr_t _sbrk(int nbytes)
{
 80017c8:	b580      	push	{r7, lr}
 80017ca:	b084      	sub	sp, #16
 80017cc:	af00      	add	r7, sp, #0
 80017ce:	6078      	str	r0, [r7, #4]
  static caddr_t heap_ptr = NULL;
  caddr_t base;

  if (heap_ptr == NULL) {
 80017d0:	4b14      	ldr	r3, [pc, #80]	; (8001824 <_sbrk+0x5c>)
 80017d2:	681b      	ldr	r3, [r3, #0]
 80017d4:	2b00      	cmp	r3, #0
 80017d6:	d102      	bne.n	80017de <_sbrk+0x16>
    heap_ptr = (caddr_t)&Heap_Bank1_Start;
 80017d8:	4b12      	ldr	r3, [pc, #72]	; (8001824 <_sbrk+0x5c>)
 80017da:	4a13      	ldr	r2, [pc, #76]	; (8001828 <_sbrk+0x60>)
 80017dc:	601a      	str	r2, [r3, #0]
  }

  base = heap_ptr;
 80017de:	4b11      	ldr	r3, [pc, #68]	; (8001824 <_sbrk+0x5c>)
 80017e0:	681b      	ldr	r3, [r3, #0]
 80017e2:	60fb      	str	r3, [r7, #12]

  /* heap word alignment */
  nbytes = (nbytes + 3) & ~0x3U;
 80017e4:	687b      	ldr	r3, [r7, #4]
 80017e6:	3303      	adds	r3, #3
 80017e8:	f023 0303 	bic.w	r3, r3, #3
 80017ec:	607b      	str	r3, [r7, #4]
  if ((caddr_t)&Heap_Bank1_End > (heap_ptr + nbytes))
 80017ee:	4b0d      	ldr	r3, [pc, #52]	; (8001824 <_sbrk+0x5c>)
 80017f0:	681a      	ldr	r2, [r3, #0]
 80017f2:	687b      	ldr	r3, [r7, #4]
 80017f4:	4413      	add	r3, r2
 80017f6:	4a0d      	ldr	r2, [pc, #52]	; (800182c <_sbrk+0x64>)
 80017f8:	4293      	cmp	r3, r2
 80017fa:	d207      	bcs.n	800180c <_sbrk+0x44>
  {
    heap_ptr += nbytes;
 80017fc:	4b09      	ldr	r3, [pc, #36]	; (8001824 <_sbrk+0x5c>)
 80017fe:	681a      	ldr	r2, [r3, #0]
 8001800:	687b      	ldr	r3, [r7, #4]
 8001802:	4413      	add	r3, r2
 8001804:	4a07      	ldr	r2, [pc, #28]	; (8001824 <_sbrk+0x5c>)
 8001806:	6013      	str	r3, [r2, #0]
    return (base);
 8001808:	68fb      	ldr	r3, [r7, #12]
 800180a:	e006      	b.n	800181a <_sbrk+0x52>
  }
  else
  {
    /* Heap overflow */
    errno = ENOMEM;
 800180c:	f004 fbe8 	bl	8005fe0 <__errno>
 8001810:	4602      	mov	r2, r0
 8001812:	230c      	movs	r3, #12
 8001814:	6013      	str	r3, [r2, #0]
    return ((caddr_t)-1);
 8001816:	f04f 33ff 	mov.w	r3, #4294967295
  }
}
 800181a:	4618      	mov	r0, r3
 800181c:	3710      	adds	r7, #16
 800181e:	46bd      	mov	sp, r7
 8001820:	bd80      	pop	{r7, pc}
 8001822:	bf00      	nop
 8001824:	1ffe8984 	.word	0x1ffe8984
 8001828:	20000000 	.word	0x20000000
 800182c:	2003ffc0 	.word	0x2003ffc0

08001830 <_init>:

/* Init */
void _init(void)
{}
 8001830:	b480      	push	{r7}
 8001832:	af00      	add	r7, sp, #0
 8001834:	46bd      	mov	sp, r7
 8001836:	f85d 7b04 	ldr.w	r7, [sp], #4
 800183a:	4770      	bx	lr

0800183c <XMC_USIC_CH_WriteToTBUFTCI>:
 * XMC_USIC_CH_WriteToTBUF() \n\n\n
 */
__STATIC_INLINE void XMC_USIC_CH_WriteToTBUFTCI(XMC_USIC_CH_t *const channel,
                                             const uint16_t data,
                                             const uint32_t transmit_control_information)
{
 800183c:	b480      	push	{r7}
 800183e:	b085      	sub	sp, #20
 8001840:	af00      	add	r7, sp, #0
 8001842:	60f8      	str	r0, [r7, #12]
 8001844:	460b      	mov	r3, r1
 8001846:	607a      	str	r2, [r7, #4]
 8001848:	817b      	strh	r3, [r7, #10]
  channel->TBUF[transmit_control_information] = data;
 800184a:	8979      	ldrh	r1, [r7, #10]
 800184c:	68fb      	ldr	r3, [r7, #12]
 800184e:	687a      	ldr	r2, [r7, #4]
 8001850:	3220      	adds	r2, #32
 8001852:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
}
 8001856:	3714      	adds	r7, #20
 8001858:	46bd      	mov	sp, r7
 800185a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800185e:	4770      	bx	lr

08001860 <XMC_USIC_CH_EnableEvent>:
 *
 * \par<b>Related APIs:</b><BR>
 * XMC_USIC_CH_DisableEvent(), XMC_USIC_CH_SetInterruptNodePointer() \n\n\n
 */
__STATIC_INLINE void XMC_USIC_CH_EnableEvent(XMC_USIC_CH_t *const channel, const uint32_t event)
{
 8001860:	b480      	push	{r7}
 8001862:	b083      	sub	sp, #12
 8001864:	af00      	add	r7, sp, #0
 8001866:	6078      	str	r0, [r7, #4]
 8001868:	6039      	str	r1, [r7, #0]
  channel->CCR |= event;
 800186a:	687b      	ldr	r3, [r7, #4]
 800186c:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 800186e:	683b      	ldr	r3, [r7, #0]
 8001870:	431a      	orrs	r2, r3
 8001872:	687b      	ldr	r3, [r7, #4]
 8001874:	641a      	str	r2, [r3, #64]	; 0x40
}
 8001876:	370c      	adds	r7, #12
 8001878:	46bd      	mov	sp, r7
 800187a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800187e:	4770      	bx	lr

08001880 <XMC_USIC_CH_DisableEvent>:
 *
 * \par<b>Related APIs:</b><BR>
 * XMC_USIC_CH_EnableEvent(), XMC_USIC_CH_SetInterruptNodePointer() \n\n\n
*/
__STATIC_INLINE void XMC_USIC_CH_DisableEvent(XMC_USIC_CH_t *const channel, const uint32_t event)
{
 8001880:	b480      	push	{r7}
 8001882:	b083      	sub	sp, #12
 8001884:	af00      	add	r7, sp, #0
 8001886:	6078      	str	r0, [r7, #4]
 8001888:	6039      	str	r1, [r7, #0]
  channel->CCR &= (uint32_t)~event;
 800188a:	687b      	ldr	r3, [r7, #4]
 800188c:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 800188e:	683b      	ldr	r3, [r7, #0]
 8001890:	43db      	mvns	r3, r3
 8001892:	401a      	ands	r2, r3
 8001894:	687b      	ldr	r3, [r7, #4]
 8001896:	641a      	str	r2, [r3, #64]	; 0x40
}
 8001898:	370c      	adds	r7, #12
 800189a:	46bd      	mov	sp, r7
 800189c:	f85d 7b04 	ldr.w	r7, [sp], #4
 80018a0:	4770      	bx	lr
 80018a2:	bf00      	nop

080018a4 <XMC_USIC_CH_GetTransmitBufferStatus>:
 *
 * \par<b>Related APIs:</b><BR>
 * XMC_USIC_CH_SetDataOutputMode() \n\n\n
 */
__STATIC_INLINE XMC_USIC_CH_TBUF_STATUS_t XMC_USIC_CH_GetTransmitBufferStatus(XMC_USIC_CH_t *const channel)
{
 80018a4:	b480      	push	{r7}
 80018a6:	b083      	sub	sp, #12
 80018a8:	af00      	add	r7, sp, #0
 80018aa:	6078      	str	r0, [r7, #4]
  return (XMC_USIC_CH_TBUF_STATUS_t)(channel->TCSR & USIC_CH_TCSR_TDV_Msk);
 80018ac:	687b      	ldr	r3, [r7, #4]
 80018ae:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80018b0:	b2db      	uxtb	r3, r3
 80018b2:	f023 037f 	bic.w	r3, r3, #127	; 0x7f
 80018b6:	b2db      	uxtb	r3, r3
}
 80018b8:	4618      	mov	r0, r3
 80018ba:	370c      	adds	r7, #12
 80018bc:	46bd      	mov	sp, r7
 80018be:	f85d 7b04 	ldr.w	r7, [sp], #4
 80018c2:	4770      	bx	lr

080018c4 <XMC_USIC_CH_GetReceiveBufferStatus>:
 * can be read from RBUF.
 * \par<b>Related APIs:</b><BR>
 * XMC_USIC_CH_GetTransmitBufferStatus() \n\n\n
 */
__STATIC_INLINE uint32_t XMC_USIC_CH_GetReceiveBufferStatus(XMC_USIC_CH_t *const channel)
{
 80018c4:	b480      	push	{r7}
 80018c6:	b083      	sub	sp, #12
 80018c8:	af00      	add	r7, sp, #0
 80018ca:	6078      	str	r0, [r7, #4]
  return ((uint32_t) (channel->RBUFSR & (USIC_CH_RBUFSR_RDV0_Msk | USIC_CH_RBUFSR_RDV1_Msk)));
 80018cc:	687b      	ldr	r3, [r7, #4]
 80018ce:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 80018d0:	f403 43c0 	and.w	r3, r3, #24576	; 0x6000
}
 80018d4:	4618      	mov	r0, r3
 80018d6:	370c      	adds	r7, #12
 80018d8:	46bd      	mov	sp, r7
 80018da:	f85d 7b04 	ldr.w	r7, [sp], #4
 80018de:	4770      	bx	lr

080018e0 <XMC_USIC_CH_TriggerServiceRequest>:
 *
 * \par<b>Related APIs:</b><BR>
 * XMC_USIC_CH_SetInterruptNodePointer() \n\n\n
 */
__STATIC_INLINE void XMC_USIC_CH_TriggerServiceRequest(XMC_USIC_CH_t *const channel, const uint32_t service_request_line)
{
 80018e0:	b480      	push	{r7}
 80018e2:	b083      	sub	sp, #12
 80018e4:	af00      	add	r7, sp, #0
 80018e6:	6078      	str	r0, [r7, #4]
 80018e8:	6039      	str	r1, [r7, #0]
  channel->FMR = (uint32_t)(USIC_CH_FMR_SIO0_Msk << service_request_line);
 80018ea:	683b      	ldr	r3, [r7, #0]
 80018ec:	f44f 3280 	mov.w	r2, #65536	; 0x10000
 80018f0:	409a      	lsls	r2, r3
 80018f2:	687b      	ldr	r3, [r7, #4]
 80018f4:	669a      	str	r2, [r3, #104]	; 0x68
}
 80018f6:	370c      	adds	r7, #12
 80018f8:	46bd      	mov	sp, r7
 80018fa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80018fe:	4770      	bx	lr

08001900 <XMC_USIC_CH_TXFIFO_EnableEvent>:
 *
 * \par<b>Related APIs:</b><BR>
 * XMC_USIC_CH_TXFIFO_SetInterruptNodePointer() \n\n\n
 */
__STATIC_INLINE void XMC_USIC_CH_TXFIFO_EnableEvent(XMC_USIC_CH_t *const channel, const uint32_t event)
{
 8001900:	b480      	push	{r7}
 8001902:	b083      	sub	sp, #12
 8001904:	af00      	add	r7, sp, #0
 8001906:	6078      	str	r0, [r7, #4]
 8001908:	6039      	str	r1, [r7, #0]
  channel->TBCTR |= event;
 800190a:	687b      	ldr	r3, [r7, #4]
 800190c:	f8d3 2108 	ldr.w	r2, [r3, #264]	; 0x108
 8001910:	683b      	ldr	r3, [r7, #0]
 8001912:	431a      	orrs	r2, r3
 8001914:	687b      	ldr	r3, [r7, #4]
 8001916:	f8c3 2108 	str.w	r2, [r3, #264]	; 0x108
}
 800191a:	370c      	adds	r7, #12
 800191c:	46bd      	mov	sp, r7
 800191e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001922:	4770      	bx	lr

08001924 <XMC_USIC_CH_TXFIFO_DisableEvent>:
 *
 * \par<b>Related APIs:</b><BR>
 * XMC_USIC_CH_TXFIFO_GetEvent(), XMC_USIC_CH_TXFIFO_EnableEvent() \n\n\n
 */
__STATIC_INLINE void XMC_USIC_CH_TXFIFO_DisableEvent(XMC_USIC_CH_t *const channel, const uint32_t event)
{
 8001924:	b480      	push	{r7}
 8001926:	b083      	sub	sp, #12
 8001928:	af00      	add	r7, sp, #0
 800192a:	6078      	str	r0, [r7, #4]
 800192c:	6039      	str	r1, [r7, #0]
  channel->TBCTR &= (uint32_t)~event;
 800192e:	687b      	ldr	r3, [r7, #4]
 8001930:	f8d3 2108 	ldr.w	r2, [r3, #264]	; 0x108
 8001934:	683b      	ldr	r3, [r7, #0]
 8001936:	43db      	mvns	r3, r3
 8001938:	401a      	ands	r2, r3
 800193a:	687b      	ldr	r3, [r7, #4]
 800193c:	f8c3 2108 	str.w	r2, [r3, #264]	; 0x108
}
 8001940:	370c      	adds	r7, #12
 8001942:	46bd      	mov	sp, r7
 8001944:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001948:	4770      	bx	lr
 800194a:	bf00      	nop

0800194c <XMC_USIC_CH_TXFIFO_PutDataHPCMode>:
 * XMC_USIC_CH_EnableFrameLengthControl() \n\n\n
 */
__STATIC_INLINE void XMC_USIC_CH_TXFIFO_PutDataHPCMode(XMC_USIC_CH_t *const channel,
                                                       const uint16_t data,
                                                       const uint32_t frame_length)
{
 800194c:	b480      	push	{r7}
 800194e:	b085      	sub	sp, #20
 8001950:	af00      	add	r7, sp, #0
 8001952:	60f8      	str	r0, [r7, #12]
 8001954:	460b      	mov	r3, r1
 8001956:	607a      	str	r2, [r7, #4]
 8001958:	817b      	strh	r3, [r7, #10]
  channel->IN[frame_length] = data;
 800195a:	8979      	ldrh	r1, [r7, #10]
 800195c:	68fb      	ldr	r3, [r7, #12]
 800195e:	687a      	ldr	r2, [r7, #4]
 8001960:	3260      	adds	r2, #96	; 0x60
 8001962:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
}
 8001966:	3714      	adds	r7, #20
 8001968:	46bd      	mov	sp, r7
 800196a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800196e:	4770      	bx	lr

08001970 <XMC_USIC_CH_TXFIFO_Flush>:
 * 
 * \par<b>Related APIs:</b><BR>
 * XMC_USIC_CH_TXFIFO_GetLevel() \n\n\n
 */
__STATIC_INLINE void XMC_USIC_CH_TXFIFO_Flush(XMC_USIC_CH_t *const channel)
{
 8001970:	b480      	push	{r7}
 8001972:	b083      	sub	sp, #12
 8001974:	af00      	add	r7, sp, #0
 8001976:	6078      	str	r0, [r7, #4]
  channel->TRBSCR = (uint32_t)USIC_CH_TRBSCR_FLUSHTB_Msk;
 8001978:	687b      	ldr	r3, [r7, #4]
 800197a:	f44f 4200 	mov.w	r2, #32768	; 0x8000
 800197e:	f8c3 2118 	str.w	r2, [r3, #280]	; 0x118
}
 8001982:	370c      	adds	r7, #12
 8001984:	46bd      	mov	sp, r7
 8001986:	f85d 7b04 	ldr.w	r7, [sp], #4
 800198a:	4770      	bx	lr

0800198c <XMC_USIC_CH_TXFIFO_IsFull>:
 * 
 * \par<b>Related APIs:</b><BR>
 * XMC_USIC_CH_TXFIFO_IsEmpty(), XMC_USIC_CH_TXFIFO_Flush() \n\n\n
 */
__STATIC_INLINE bool XMC_USIC_CH_TXFIFO_IsFull(XMC_USIC_CH_t *const channel)
{
 800198c:	b480      	push	{r7}
 800198e:	b083      	sub	sp, #12
 8001990:	af00      	add	r7, sp, #0
 8001992:	6078      	str	r0, [r7, #4]
  return (bool)(channel->TRBSR & USIC_CH_TRBSR_TFULL_Msk);
 8001994:	687b      	ldr	r3, [r7, #4]
 8001996:	f8d3 3114 	ldr.w	r3, [r3, #276]	; 0x114
 800199a:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 800199e:	2b00      	cmp	r3, #0
 80019a0:	bf14      	ite	ne
 80019a2:	2301      	movne	r3, #1
 80019a4:	2300      	moveq	r3, #0
 80019a6:	b2db      	uxtb	r3, r3
}
 80019a8:	4618      	mov	r0, r3
 80019aa:	370c      	adds	r7, #12
 80019ac:	46bd      	mov	sp, r7
 80019ae:	f85d 7b04 	ldr.w	r7, [sp], #4
 80019b2:	4770      	bx	lr

080019b4 <XMC_USIC_CH_TXFIFO_IsEmpty>:
 * 
 * \par<b>Related APIs:</b><BR>
 * XMC_USIC_CH_TXFIFO_Flush(), XMC_USIC_CH_TXFIFO_PutData() \n\n\n
 */
__STATIC_INLINE bool XMC_USIC_CH_TXFIFO_IsEmpty(XMC_USIC_CH_t *const channel)
{
 80019b4:	b480      	push	{r7}
 80019b6:	b083      	sub	sp, #12
 80019b8:	af00      	add	r7, sp, #0
 80019ba:	6078      	str	r0, [r7, #4]
  return (bool)(channel->TRBSR & USIC_CH_TRBSR_TEMPTY_Msk);
 80019bc:	687b      	ldr	r3, [r7, #4]
 80019be:	f8d3 3114 	ldr.w	r3, [r3, #276]	; 0x114
 80019c2:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 80019c6:	2b00      	cmp	r3, #0
 80019c8:	bf14      	ite	ne
 80019ca:	2301      	movne	r3, #1
 80019cc:	2300      	moveq	r3, #0
 80019ce:	b2db      	uxtb	r3, r3
}
 80019d0:	4618      	mov	r0, r3
 80019d2:	370c      	adds	r7, #12
 80019d4:	46bd      	mov	sp, r7
 80019d6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80019da:	4770      	bx	lr

080019dc <XMC_USIC_CH_RXFIFO_EnableEvent>:
 *
 * \par<b>Related APIs:</b><BR>
 * XMC_USIC_CH_RXFIFO_SetInterruptNodePointer() \n\n\n
 */
__STATIC_INLINE void XMC_USIC_CH_RXFIFO_EnableEvent(XMC_USIC_CH_t *const channel, const uint32_t event)
{
 80019dc:	b480      	push	{r7}
 80019de:	b083      	sub	sp, #12
 80019e0:	af00      	add	r7, sp, #0
 80019e2:	6078      	str	r0, [r7, #4]
 80019e4:	6039      	str	r1, [r7, #0]
  channel->RBCTR |= event;
 80019e6:	687b      	ldr	r3, [r7, #4]
 80019e8:	f8d3 210c 	ldr.w	r2, [r3, #268]	; 0x10c
 80019ec:	683b      	ldr	r3, [r7, #0]
 80019ee:	431a      	orrs	r2, r3
 80019f0:	687b      	ldr	r3, [r7, #4]
 80019f2:	f8c3 210c 	str.w	r2, [r3, #268]	; 0x10c
}
 80019f6:	370c      	adds	r7, #12
 80019f8:	46bd      	mov	sp, r7
 80019fa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80019fe:	4770      	bx	lr

08001a00 <XMC_USIC_CH_RXFIFO_DisableEvent>:
 *
 * \par<b>Related APIs:</b><BR>
 * XMC_USIC_CH_RXFIFO_GetEvent(), XMC_USIC_CH_RXFIFO_EnableEvent() \n\n\n
 */
__STATIC_INLINE void XMC_USIC_CH_RXFIFO_DisableEvent(XMC_USIC_CH_t *const channel, const uint32_t event)
{
 8001a00:	b480      	push	{r7}
 8001a02:	b083      	sub	sp, #12
 8001a04:	af00      	add	r7, sp, #0
 8001a06:	6078      	str	r0, [r7, #4]
 8001a08:	6039      	str	r1, [r7, #0]
  channel->RBCTR &= (uint32_t)~event;
 8001a0a:	687b      	ldr	r3, [r7, #4]
 8001a0c:	f8d3 210c 	ldr.w	r2, [r3, #268]	; 0x10c
 8001a10:	683b      	ldr	r3, [r7, #0]
 8001a12:	43db      	mvns	r3, r3
 8001a14:	401a      	ands	r2, r3
 8001a16:	687b      	ldr	r3, [r7, #4]
 8001a18:	f8c3 210c 	str.w	r2, [r3, #268]	; 0x10c
}
 8001a1c:	370c      	adds	r7, #12
 8001a1e:	46bd      	mov	sp, r7
 8001a20:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001a24:	4770      	bx	lr
 8001a26:	bf00      	nop

08001a28 <XMC_USIC_CH_RXFIFO_Flush>:
 * 
 * \par<b>Related APIs:</b><BR>
 * XMC_USIC_CH_RXFIFO_GetLevel() \n\n\n
 */
__STATIC_INLINE void XMC_USIC_CH_RXFIFO_Flush(XMC_USIC_CH_t *const channel)
{
 8001a28:	b480      	push	{r7}
 8001a2a:	b083      	sub	sp, #12
 8001a2c:	af00      	add	r7, sp, #0
 8001a2e:	6078      	str	r0, [r7, #4]
  channel->TRBSCR = (uint32_t)USIC_CH_TRBSCR_FLUSHRB_Msk;
 8001a30:	687b      	ldr	r3, [r7, #4]
 8001a32:	f44f 4280 	mov.w	r2, #16384	; 0x4000
 8001a36:	f8c3 2118 	str.w	r2, [r3, #280]	; 0x118
}
 8001a3a:	370c      	adds	r7, #12
 8001a3c:	46bd      	mov	sp, r7
 8001a3e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001a42:	4770      	bx	lr

08001a44 <XMC_USIC_CH_RXFIFO_IsEmpty>:
 * 
 * \par<b>Related APIs:</b><BR>
 * XMC_USIC_CH_RXFIFO_Flush(), XMC_USIC_CH_RXFIFO_PutData() \n\n\n
 */
__STATIC_INLINE bool XMC_USIC_CH_RXFIFO_IsEmpty(XMC_USIC_CH_t *const channel)
{
 8001a44:	b480      	push	{r7}
 8001a46:	b083      	sub	sp, #12
 8001a48:	af00      	add	r7, sp, #0
 8001a4a:	6078      	str	r0, [r7, #4]
  return (bool)(channel->TRBSR & USIC_CH_TRBSR_REMPTY_Msk);
 8001a4c:	687b      	ldr	r3, [r7, #4]
 8001a4e:	f8d3 3114 	ldr.w	r3, [r3, #276]	; 0x114
 8001a52:	f003 0308 	and.w	r3, r3, #8
 8001a56:	2b00      	cmp	r3, #0
 8001a58:	bf14      	ite	ne
 8001a5a:	2301      	movne	r3, #1
 8001a5c:	2300      	moveq	r3, #0
 8001a5e:	b2db      	uxtb	r3, r3
}
 8001a60:	4618      	mov	r0, r3
 8001a62:	370c      	adds	r7, #12
 8001a64:	46bd      	mov	sp, r7
 8001a66:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001a6a:	4770      	bx	lr

08001a6c <XMC_SPI_CH_SetTransmitMode>:
 * 
 * \par<b>Related APIs:</b><BR>
 * XMC_SPI_CH_Transmit()
 */
__STATIC_INLINE void XMC_SPI_CH_SetTransmitMode(XMC_USIC_CH_t *const channel, const XMC_SPI_CH_MODE_t mode)
{
 8001a6c:	b480      	push	{r7}
 8001a6e:	b083      	sub	sp, #12
 8001a70:	af00      	add	r7, sp, #0
 8001a72:	6078      	str	r0, [r7, #4]
 8001a74:	460b      	mov	r3, r1
 8001a76:	70fb      	strb	r3, [r7, #3]
  channel->CCR = (channel->CCR & (uint32_t)(~USIC_CH_CCR_HPCEN_Msk)) |
 8001a78:	687b      	ldr	r3, [r7, #4]
 8001a7a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001a7c:	f023 02c0 	bic.w	r2, r3, #192	; 0xc0
                  (((uint32_t) mode << USIC_CH_CCR_HPCEN_Pos) & (uint32_t)USIC_CH_CCR_HPCEN_Msk);
 8001a80:	78fb      	ldrb	r3, [r7, #3]
 8001a82:	019b      	lsls	r3, r3, #6
 8001a84:	b2db      	uxtb	r3, r3
 * \par<b>Related APIs:</b><BR>
 * XMC_SPI_CH_Transmit()
 */
__STATIC_INLINE void XMC_SPI_CH_SetTransmitMode(XMC_USIC_CH_t *const channel, const XMC_SPI_CH_MODE_t mode)
{
  channel->CCR = (channel->CCR & (uint32_t)(~USIC_CH_CCR_HPCEN_Msk)) |
 8001a86:	431a      	orrs	r2, r3
 8001a88:	687b      	ldr	r3, [r7, #4]
 8001a8a:	641a      	str	r2, [r3, #64]	; 0x40
                  (((uint32_t) mode << USIC_CH_CCR_HPCEN_Pos) & (uint32_t)USIC_CH_CCR_HPCEN_Msk);
}
 8001a8c:	370c      	adds	r7, #12
 8001a8e:	46bd      	mov	sp, r7
 8001a90:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001a94:	4770      	bx	lr
 8001a96:	bf00      	nop

08001a98 <SPI_MASTER_Init>:

/*
 * This function initializes the SPI channel, based on UI configuration.
 */
SPI_MASTER_STATUS_t SPI_MASTER_Init(SPI_MASTER_t* const handle)
{
 8001a98:	b580      	push	{r7, lr}
 8001a9a:	b084      	sub	sp, #16
 8001a9c:	af00      	add	r7, sp, #0
 8001a9e:	6078      	str	r0, [r7, #4]
  SPI_MASTER_STATUS_t status;

  XMC_ASSERT("SPI_MASTER_Init:handle NULL" , (handle != NULL));

  /* Configure the port registers and data input registers of SPI channel */
  status = handle->config->fptr_spi_master_config();
 8001aa0:	687b      	ldr	r3, [r7, #4]
 8001aa2:	685b      	ldr	r3, [r3, #4]
 8001aa4:	685b      	ldr	r3, [r3, #4]
 8001aa6:	4798      	blx	r3
 8001aa8:	4603      	mov	r3, r0
 8001aaa:	73fb      	strb	r3, [r7, #15]

  return status;
 8001aac:	7bfb      	ldrb	r3, [r7, #15]
}
 8001aae:	4618      	mov	r0, r3
 8001ab0:	3710      	adds	r7, #16
 8001ab2:	46bd      	mov	sp, r7
 8001ab4:	bd80      	pop	{r7, pc}
 8001ab6:	bf00      	nop

08001ab8 <SPI_MASTER_Transmit>:

  return status;
}

SPI_MASTER_STATUS_t SPI_MASTER_Transmit(const SPI_MASTER_t *const handle, uint8_t* dataptr, uint32_t count)
{
 8001ab8:	b580      	push	{r7, lr}
 8001aba:	b086      	sub	sp, #24
 8001abc:	af00      	add	r7, sp, #0
 8001abe:	60f8      	str	r0, [r7, #12]
 8001ac0:	60b9      	str	r1, [r7, #8]
 8001ac2:	607a      	str	r2, [r7, #4]
  SPI_MASTER_STATUS_t status;
  
   status = SPI_MASTER_STATUS_FAILURE;
 8001ac4:	2301      	movs	r3, #1
 8001ac6:	75fb      	strb	r3, [r7, #23]

#if (SPI_MASTER_INTERRUPT_TRANSMIT_MODE == 1U)
  if (handle->config->transmit_mode == SPI_MASTER_TRANSFER_MODE_INTERRUPT)
 8001ac8:	68fb      	ldr	r3, [r7, #12]
 8001aca:	685b      	ldr	r3, [r3, #4]
 8001acc:	f893 3084 	ldrb.w	r3, [r3, #132]	; 0x84
 8001ad0:	2b00      	cmp	r3, #0
 8001ad2:	d106      	bne.n	8001ae2 <SPI_MASTER_Transmit+0x2a>
  {
    status = SPI_MASTER_StartTransmitIRQ(handle, dataptr, count);
 8001ad4:	68f8      	ldr	r0, [r7, #12]
 8001ad6:	68b9      	ldr	r1, [r7, #8]
 8001ad8:	687a      	ldr	r2, [r7, #4]
 8001ada:	f000 f807 	bl	8001aec <SPI_MASTER_StartTransmitIRQ>
 8001ade:	4603      	mov	r3, r0
 8001ae0:	75fb      	strb	r3, [r7, #23]
  {
    status = SPI_MASTER_lStartTransmitPolling(handle, dataptr, count);
  }
#endif

  return status;
 8001ae2:	7dfb      	ldrb	r3, [r7, #23]
}
 8001ae4:	4618      	mov	r0, r3
 8001ae6:	3718      	adds	r7, #24
 8001ae8:	46bd      	mov	sp, r7
 8001aea:	bd80      	pop	{r7, pc}

08001aec <SPI_MASTER_StartTransmitIRQ>:
#if (SPI_MASTER_INTERRUPT_TRANSMIT_MODE == 1U)
/*
 * Transmit the number of data words specified.
 */
SPI_MASTER_STATUS_t SPI_MASTER_StartTransmitIRQ(const SPI_MASTER_t *const handle, uint8_t* dataptr, uint32_t count)
{
 8001aec:	b580      	push	{r7, lr}
 8001aee:	b088      	sub	sp, #32
 8001af0:	af00      	add	r7, sp, #0
 8001af2:	60f8      	str	r0, [r7, #12]
 8001af4:	60b9      	str	r1, [r7, #8]
 8001af6:	607a      	str	r2, [r7, #4]
  SPI_MASTER_STATUS_t status;
  uint32_t bytes_per_word = SPI_MASTER_1_BYTE_PER_WORD; /* This is to support the word length 8 and 16.
 8001af8:	2301      	movs	r3, #1
 8001afa:	61bb      	str	r3, [r7, #24]
                                                           Specify the number of bytes for the configured word length */
  SPI_MASTER_RUNTIME_t * runtime_handle;

  XMC_ASSERT("SPI_MASTER_StartTransmitIRQ:handle NULL" , (handle != NULL));

  status = SPI_MASTER_STATUS_MODE_MISMATCH;
 8001afc:	2304      	movs	r3, #4
 8001afe:	77fb      	strb	r3, [r7, #31]
  runtime_handle = handle->runtime;
 8001b00:	68fb      	ldr	r3, [r7, #12]
 8001b02:	689b      	ldr	r3, [r3, #8]
 8001b04:	617b      	str	r3, [r7, #20]

  if (handle->config->transmit_mode == SPI_MASTER_TRANSFER_MODE_INTERRUPT)
 8001b06:	68fb      	ldr	r3, [r7, #12]
 8001b08:	685b      	ldr	r3, [r3, #4]
 8001b0a:	f893 3084 	ldrb.w	r3, [r3, #132]	; 0x84
 8001b0e:	2b00      	cmp	r3, #0
 8001b10:	d15c      	bne.n	8001bcc <SPI_MASTER_StartTransmitIRQ+0xe0>
  {
    /* Check whether SPI channel is free or not */
    if ((dataptr != NULL) && (count > 0U))
 8001b12:	68bb      	ldr	r3, [r7, #8]
 8001b14:	2b00      	cmp	r3, #0
 8001b16:	d057      	beq.n	8001bc8 <SPI_MASTER_StartTransmitIRQ+0xdc>
 8001b18:	687b      	ldr	r3, [r7, #4]
 8001b1a:	2b00      	cmp	r3, #0
 8001b1c:	d054      	beq.n	8001bc8 <SPI_MASTER_StartTransmitIRQ+0xdc>
    {
      status = SPI_MASTER_STATUS_BUSY;
 8001b1e:	2302      	movs	r3, #2
 8001b20:	77fb      	strb	r3, [r7, #31]
      /*Check data pointer is valid or not*/
      if (false == runtime_handle->tx_busy)
 8001b22:	697b      	ldr	r3, [r7, #20]
 8001b24:	f893 3020 	ldrb.w	r3, [r3, #32]
 8001b28:	b2db      	uxtb	r3, r3
 8001b2a:	f083 0301 	eor.w	r3, r3, #1
 8001b2e:	b2db      	uxtb	r3, r3
 8001b30:	2b00      	cmp	r3, #0
 8001b32:	d048      	beq.n	8001bc6 <SPI_MASTER_StartTransmitIRQ+0xda>
      {
        if (handle->runtime->word_length > SPI_MASTER_WORD_LENGTH_8_BIT)
 8001b34:	68fb      	ldr	r3, [r7, #12]
 8001b36:	689b      	ldr	r3, [r3, #8]
 8001b38:	681b      	ldr	r3, [r3, #0]
 8001b3a:	2b08      	cmp	r3, #8
 8001b3c:	d901      	bls.n	8001b42 <SPI_MASTER_StartTransmitIRQ+0x56>
        {
          bytes_per_word = SPI_MASTER_2_BYTES_PER_WORD; /* Word length is 16-bits */
 8001b3e:	2302      	movs	r3, #2
 8001b40:	61bb      	str	r3, [r7, #24]
        }

        /* Obtain the address of data, size of data */
        runtime_handle->tx_data = dataptr;
 8001b42:	697b      	ldr	r3, [r7, #20]
 8001b44:	68ba      	ldr	r2, [r7, #8]
 8001b46:	619a      	str	r2, [r3, #24]
        runtime_handle->tx_data_count = (uint32_t)count << (bytes_per_word - 1U);
 8001b48:	69bb      	ldr	r3, [r7, #24]
 8001b4a:	3b01      	subs	r3, #1
 8001b4c:	461a      	mov	r2, r3
 8001b4e:	687b      	ldr	r3, [r7, #4]
 8001b50:	fa03 f202 	lsl.w	r2, r3, r2
 8001b54:	697b      	ldr	r3, [r7, #20]
 8001b56:	605a      	str	r2, [r3, #4]
        /* Initialize to first index and set the busy flag */
        runtime_handle->tx_data_index = 0U;
 8001b58:	697b      	ldr	r3, [r7, #20]
 8001b5a:	2200      	movs	r2, #0
 8001b5c:	609a      	str	r2, [r3, #8]
        runtime_handle->tx_busy = true;
 8001b5e:	697b      	ldr	r3, [r7, #20]
 8001b60:	2201      	movs	r2, #1
 8001b62:	f883 2020 	strb.w	r2, [r3, #32]

        /* Enable the transmit buffer event */
        if ((uint32_t)handle->config->tx_fifo_size > 0U)
 8001b66:	68fb      	ldr	r3, [r7, #12]
 8001b68:	685b      	ldr	r3, [r3, #4]
 8001b6a:	f893 307c 	ldrb.w	r3, [r3, #124]	; 0x7c
 8001b6e:	2b00      	cmp	r3, #0
 8001b70:	d00c      	beq.n	8001b8c <SPI_MASTER_StartTransmitIRQ+0xa0>
        {
          /* Flush the Transmit FIFO */
          XMC_USIC_CH_TXFIFO_Flush(handle->channel);
 8001b72:	68fb      	ldr	r3, [r7, #12]
 8001b74:	681b      	ldr	r3, [r3, #0]
 8001b76:	4618      	mov	r0, r3
 8001b78:	f7ff fefa 	bl	8001970 <XMC_USIC_CH_TXFIFO_Flush>
          XMC_USIC_CH_TXFIFO_EnableEvent(handle->channel,(uint32_t)XMC_USIC_CH_TXFIFO_EVENT_CONF_STANDARD);
 8001b7c:	68fb      	ldr	r3, [r7, #12]
 8001b7e:	681b      	ldr	r3, [r3, #0]
 8001b80:	4618      	mov	r0, r3
 8001b82:	f04f 4180 	mov.w	r1, #1073741824	; 0x40000000
 8001b86:	f7ff febb 	bl	8001900 <XMC_USIC_CH_TXFIFO_EnableEvent>
 8001b8a:	e006      	b.n	8001b9a <SPI_MASTER_StartTransmitIRQ+0xae>
        }
        else
        {
          XMC_USIC_CH_EnableEvent(handle->channel,(uint32_t)XMC_USIC_CH_EVENT_TRANSMIT_BUFFER);
 8001b8c:	68fb      	ldr	r3, [r7, #12]
 8001b8e:	681b      	ldr	r3, [r3, #0]
 8001b90:	4618      	mov	r0, r3
 8001b92:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 8001b96:	f7ff fe63 	bl	8001860 <XMC_USIC_CH_EnableEvent>
        }
        XMC_SPI_CH_SetTransmitMode(handle->channel, runtime_handle->spi_master_mode);
 8001b9a:	68fb      	ldr	r3, [r7, #12]
 8001b9c:	681a      	ldr	r2, [r3, #0]
 8001b9e:	697b      	ldr	r3, [r7, #20]
 8001ba0:	7f1b      	ldrb	r3, [r3, #28]
 8001ba2:	b2db      	uxtb	r3, r3
 8001ba4:	4610      	mov	r0, r2
 8001ba6:	4619      	mov	r1, r3
 8001ba8:	f7ff ff60 	bl	8001a6c <XMC_SPI_CH_SetTransmitMode>
        status = SPI_MASTER_STATUS_SUCCESS;
 8001bac:	2300      	movs	r3, #0
 8001bae:	77fb      	strb	r3, [r7, #31]

        /* Trigger the transmit buffer interrupt */
        XMC_USIC_CH_TriggerServiceRequest(handle->channel, (uint32_t)handle->config->tx_sr);
 8001bb0:	68fb      	ldr	r3, [r7, #12]
 8001bb2:	681a      	ldr	r2, [r3, #0]
 8001bb4:	68fb      	ldr	r3, [r7, #12]
 8001bb6:	685b      	ldr	r3, [r3, #4]
 8001bb8:	f893 3089 	ldrb.w	r3, [r3, #137]	; 0x89
 8001bbc:	4610      	mov	r0, r2
 8001bbe:	4619      	mov	r1, r3
 8001bc0:	f7ff fe8e 	bl	80018e0 <XMC_USIC_CH_TriggerServiceRequest>
    /* Check whether SPI channel is free or not */
    if ((dataptr != NULL) && (count > 0U))
    {
      status = SPI_MASTER_STATUS_BUSY;
      /*Check data pointer is valid or not*/
      if (false == runtime_handle->tx_busy)
 8001bc4:	e002      	b.n	8001bcc <SPI_MASTER_StartTransmitIRQ+0xe0>
 8001bc6:	e001      	b.n	8001bcc <SPI_MASTER_StartTransmitIRQ+0xe0>
        XMC_USIC_CH_TriggerServiceRequest(handle->channel, (uint32_t)handle->config->tx_sr);
      }
    }
    else
    {
      status = SPI_MASTER_STATUS_BUFFER_INVALID;
 8001bc8:	2303      	movs	r3, #3
 8001bca:	77fb      	strb	r3, [r7, #31]
    }
  }
  return status;
 8001bcc:	7ffb      	ldrb	r3, [r7, #31]
}
 8001bce:	4618      	mov	r0, r3
 8001bd0:	3720      	adds	r7, #32
 8001bd2:	46bd      	mov	sp, r7
 8001bd4:	bd80      	pop	{r7, pc}
 8001bd6:	bf00      	nop

08001bd8 <SPI_MASTER_Transfer>:
 */
SPI_MASTER_STATUS_t SPI_MASTER_Transfer(const SPI_MASTER_t *const handle,
                                        uint8_t* tx_dataptr,
                                        uint8_t* rx_dataptr,
                                        uint32_t count)
{
 8001bd8:	b580      	push	{r7, lr}
 8001bda:	b086      	sub	sp, #24
 8001bdc:	af00      	add	r7, sp, #0
 8001bde:	60f8      	str	r0, [r7, #12]
 8001be0:	60b9      	str	r1, [r7, #8]
 8001be2:	607a      	str	r2, [r7, #4]
 8001be4:	603b      	str	r3, [r7, #0]
  SPI_MASTER_STATUS_t status;
  SPI_MASTER_RUNTIME_t * runtime_handle;

  XMC_ASSERT("SPI_MASTER_Transfer:handle NULL" , (handle != NULL));

  status = SPI_MASTER_STATUS_BUSY;
 8001be6:	2302      	movs	r3, #2
 8001be8:	75fb      	strb	r3, [r7, #23]
  runtime_handle = handle->runtime;
 8001bea:	68fb      	ldr	r3, [r7, #12]
 8001bec:	689b      	ldr	r3, [r3, #8]
 8001bee:	613b      	str	r3, [r7, #16]

  if (XMC_SPI_CH_MODE_STANDARD == runtime_handle->spi_master_mode)
 8001bf0:	693b      	ldr	r3, [r7, #16]
 8001bf2:	7f1b      	ldrb	r3, [r3, #28]
 8001bf4:	b2db      	uxtb	r3, r3
 8001bf6:	2b00      	cmp	r3, #0
 8001bf8:	d13f      	bne.n	8001c7a <SPI_MASTER_Transfer+0xa2>
  {
    /* Check whether SPI channel is free or not */
    if ((tx_dataptr != NULL) && (rx_dataptr != NULL) && (count > 0U))
 8001bfa:	68bb      	ldr	r3, [r7, #8]
 8001bfc:	2b00      	cmp	r3, #0
 8001bfe:	d038      	beq.n	8001c72 <SPI_MASTER_Transfer+0x9a>
 8001c00:	687b      	ldr	r3, [r7, #4]
 8001c02:	2b00      	cmp	r3, #0
 8001c04:	d035      	beq.n	8001c72 <SPI_MASTER_Transfer+0x9a>
 8001c06:	683b      	ldr	r3, [r7, #0]
 8001c08:	2b00      	cmp	r3, #0
 8001c0a:	d032      	beq.n	8001c72 <SPI_MASTER_Transfer+0x9a>
    {
      /*Check data pointer is valid or not*/
      if ((false == runtime_handle->rx_busy) && (false == runtime_handle->tx_busy))
 8001c0c:	693b      	ldr	r3, [r7, #16]
 8001c0e:	7fdb      	ldrb	r3, [r3, #31]
 8001c10:	b2db      	uxtb	r3, r3
 8001c12:	f083 0301 	eor.w	r3, r3, #1
 8001c16:	b2db      	uxtb	r3, r3
 8001c18:	2b00      	cmp	r3, #0
 8001c1a:	d029      	beq.n	8001c70 <SPI_MASTER_Transfer+0x98>
 8001c1c:	693b      	ldr	r3, [r7, #16]
 8001c1e:	f893 3020 	ldrb.w	r3, [r3, #32]
 8001c22:	b2db      	uxtb	r3, r3
 8001c24:	f083 0301 	eor.w	r3, r3, #1
 8001c28:	b2db      	uxtb	r3, r3
 8001c2a:	2b00      	cmp	r3, #0
 8001c2c:	d020      	beq.n	8001c70 <SPI_MASTER_Transfer+0x98>
      {
        runtime_handle->rx_busy = true;
 8001c2e:	693b      	ldr	r3, [r7, #16]
 8001c30:	2201      	movs	r2, #1
 8001c32:	77da      	strb	r2, [r3, #31]
        runtime_handle->rx_data = rx_dataptr;
 8001c34:	693b      	ldr	r3, [r7, #16]
 8001c36:	687a      	ldr	r2, [r7, #4]
 8001c38:	615a      	str	r2, [r3, #20]
        runtime_handle->tx_data = tx_dataptr;
 8001c3a:	693b      	ldr	r3, [r7, #16]
 8001c3c:	68ba      	ldr	r2, [r7, #8]
 8001c3e:	619a      	str	r2, [r3, #24]
        runtime_handle->tx_data_count = count;
 8001c40:	693b      	ldr	r3, [r7, #16]
 8001c42:	683a      	ldr	r2, [r7, #0]
 8001c44:	605a      	str	r2, [r3, #4]
        runtime_handle->tx_data_dummy = false;
 8001c46:	693b      	ldr	r3, [r7, #16]
 8001c48:	2200      	movs	r2, #0
 8001c4a:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21
        runtime_handle->rx_data_dummy = false;
 8001c4e:	693b      	ldr	r3, [r7, #16]
 8001c50:	2200      	movs	r2, #0
 8001c52:	f883 2022 	strb.w	r2, [r3, #34]	; 0x22

#if (SPI_MASTER_INTERRUPT_RECEIVE_MODE == 1U)
        if (handle->config->receive_mode == SPI_MASTER_TRANSFER_MODE_INTERRUPT)
 8001c56:	68fb      	ldr	r3, [r7, #12]
 8001c58:	685b      	ldr	r3, [r3, #4]
 8001c5a:	f893 3085 	ldrb.w	r3, [r3, #133]	; 0x85
 8001c5e:	2b00      	cmp	r3, #0
 8001c60:	d106      	bne.n	8001c70 <SPI_MASTER_Transfer+0x98>
        {
          status = SPI_MASTER_lReceiveIRQ(handle, count);
 8001c62:	68f8      	ldr	r0, [r7, #12]
 8001c64:	6839      	ldr	r1, [r7, #0]
 8001c66:	f000 f8f3 	bl	8001e50 <SPI_MASTER_lReceiveIRQ>
 8001c6a:	4603      	mov	r3, r0
 8001c6c:	75fb      	strb	r3, [r7, #23]
  {
    /* Check whether SPI channel is free or not */
    if ((tx_dataptr != NULL) && (rx_dataptr != NULL) && (count > 0U))
    {
      /*Check data pointer is valid or not*/
      if ((false == runtime_handle->rx_busy) && (false == runtime_handle->tx_busy))
 8001c6e:	e003      	b.n	8001c78 <SPI_MASTER_Transfer+0xa0>
 8001c70:	e002      	b.n	8001c78 <SPI_MASTER_Transfer+0xa0>
#endif
      }
    }
    else
    {
      status = SPI_MASTER_STATUS_BUFFER_INVALID;
 8001c72:	2303      	movs	r3, #3
 8001c74:	75fb      	strb	r3, [r7, #23]
 8001c76:	e002      	b.n	8001c7e <SPI_MASTER_Transfer+0xa6>
 8001c78:	e001      	b.n	8001c7e <SPI_MASTER_Transfer+0xa6>
    }
  }
  else
  {
    status = SPI_MASTER_STATUS_FAILURE;
 8001c7a:	2301      	movs	r3, #1
 8001c7c:	75fb      	strb	r3, [r7, #23]
  }

  return status;
 8001c7e:	7dfb      	ldrb	r3, [r7, #23]
}
 8001c80:	4618      	mov	r0, r3
 8001c82:	3718      	adds	r7, #24
 8001c84:	46bd      	mov	sp, r7
 8001c86:	bd80      	pop	{r7, pc}

08001c88 <SPI_MASTER_lTransmitHandler>:
 * Transmit interrupt handler for the APP.
 * This is a common interrupt handling function called for different instances of the APP.
 *
 */
void SPI_MASTER_lTransmitHandler(const SPI_MASTER_t * const handle)
{
 8001c88:	b590      	push	{r4, r7, lr}
 8001c8a:	b087      	sub	sp, #28
 8001c8c:	af00      	add	r7, sp, #0
 8001c8e:	6078      	str	r0, [r7, #4]
  uint16_t data; /* Data to be loaded into the TBUF */
  uint32_t bytes_per_word = SPI_MASTER_1_BYTE_PER_WORD; /* This is to support the word length 8 and 16.*/
 8001c90:	2301      	movs	r3, #1
 8001c92:	613b      	str	r3, [r7, #16]
  SPI_MASTER_RUNTIME_t * runtime_handle = handle->runtime;
 8001c94:	687b      	ldr	r3, [r7, #4]
 8001c96:	689b      	ldr	r3, [r3, #8]
 8001c98:	60fb      	str	r3, [r7, #12]

  if (handle->runtime->word_length > SPI_MASTER_WORD_LENGTH_8_BIT)
 8001c9a:	687b      	ldr	r3, [r7, #4]
 8001c9c:	689b      	ldr	r3, [r3, #8]
 8001c9e:	681b      	ldr	r3, [r3, #0]
 8001ca0:	2b08      	cmp	r3, #8
 8001ca2:	d901      	bls.n	8001ca8 <SPI_MASTER_lTransmitHandler+0x20>
  {
    bytes_per_word = SPI_MASTER_2_BYTES_PER_WORD; /* Word length is 16-bits */
 8001ca4:	2302      	movs	r3, #2
 8001ca6:	613b      	str	r3, [r7, #16]
  }

  if (runtime_handle->tx_data_index < runtime_handle->tx_data_count)
 8001ca8:	68fb      	ldr	r3, [r7, #12]
 8001caa:	689a      	ldr	r2, [r3, #8]
 8001cac:	68fb      	ldr	r3, [r7, #12]
 8001cae:	685b      	ldr	r3, [r3, #4]
 8001cb0:	429a      	cmp	r2, r3
 8001cb2:	f080 808b 	bcs.w	8001dcc <SPI_MASTER_lTransmitHandler+0x144>
  {
    data = 0U;
 8001cb6:	2300      	movs	r3, #0
 8001cb8:	82fb      	strh	r3, [r7, #22]
    /*When Transmit FIFO is enabled*/
    if ((uint32_t)handle->config->tx_fifo_size > 0U)
 8001cba:	687b      	ldr	r3, [r7, #4]
 8001cbc:	685b      	ldr	r3, [r3, #4]
 8001cbe:	f893 307c 	ldrb.w	r3, [r3, #124]	; 0x7c
 8001cc2:	2b00      	cmp	r3, #0
 8001cc4:	d04b      	beq.n	8001d5e <SPI_MASTER_lTransmitHandler+0xd6>
    {
      /*Fill the transmit FIFO */
      while (XMC_USIC_CH_TXFIFO_IsFull(handle->channel) == false)
 8001cc6:	e03e      	b.n	8001d46 <SPI_MASTER_lTransmitHandler+0xbe>
      {
        if (runtime_handle->tx_data_index < runtime_handle->tx_data_count)
 8001cc8:	68fb      	ldr	r3, [r7, #12]
 8001cca:	689a      	ldr	r2, [r3, #8]
 8001ccc:	68fb      	ldr	r3, [r7, #12]
 8001cce:	685b      	ldr	r3, [r3, #4]
 8001cd0:	429a      	cmp	r2, r3
 8001cd2:	d236      	bcs.n	8001d42 <SPI_MASTER_lTransmitHandler+0xba>
        {
          /*Load the FIFO byte by byte till either FIFO is full or all data is loaded*/
          if (runtime_handle->tx_data_dummy == true)
 8001cd4:	68fb      	ldr	r3, [r7, #12]
 8001cd6:	f893 3021 	ldrb.w	r3, [r3, #33]	; 0x21
 8001cda:	b2db      	uxtb	r3, r3
 8001cdc:	2b00      	cmp	r3, #0
 8001cde:	d00b      	beq.n	8001cf8 <SPI_MASTER_lTransmitHandler+0x70>
          {
            XMC_USIC_CH_TXFIFO_PutDataHPCMode(handle->channel, 0xFFFFU, (uint32_t)runtime_handle->spi_master_mode);
 8001ce0:	687b      	ldr	r3, [r7, #4]
 8001ce2:	681a      	ldr	r2, [r3, #0]
 8001ce4:	68fb      	ldr	r3, [r7, #12]
 8001ce6:	7f1b      	ldrb	r3, [r3, #28]
 8001ce8:	b2db      	uxtb	r3, r3
 8001cea:	4610      	mov	r0, r2
 8001cec:	f64f 71ff 	movw	r1, #65535	; 0xffff
 8001cf0:	461a      	mov	r2, r3
 8001cf2:	f7ff fe2b 	bl	800194c <XMC_USIC_CH_TXFIFO_PutDataHPCMode>
 8001cf6:	e01d      	b.n	8001d34 <SPI_MASTER_lTransmitHandler+0xac>
          }
          else
          {
            if(bytes_per_word == SPI_MASTER_2_BYTES_PER_WORD)
 8001cf8:	693b      	ldr	r3, [r7, #16]
 8001cfa:	2b02      	cmp	r3, #2
 8001cfc:	d107      	bne.n	8001d0e <SPI_MASTER_lTransmitHandler+0x86>
            {
              data = *((uint16_t*)&runtime_handle->tx_data[runtime_handle->tx_data_index]);
 8001cfe:	68fb      	ldr	r3, [r7, #12]
 8001d00:	699a      	ldr	r2, [r3, #24]
 8001d02:	68fb      	ldr	r3, [r7, #12]
 8001d04:	689b      	ldr	r3, [r3, #8]
 8001d06:	4413      	add	r3, r2
 8001d08:	881b      	ldrh	r3, [r3, #0]
 8001d0a:	82fb      	strh	r3, [r7, #22]
 8001d0c:	e006      	b.n	8001d1c <SPI_MASTER_lTransmitHandler+0x94>
            }
            else
            {
              data = runtime_handle->tx_data[runtime_handle->tx_data_index];
 8001d0e:	68fb      	ldr	r3, [r7, #12]
 8001d10:	699a      	ldr	r2, [r3, #24]
 8001d12:	68fb      	ldr	r3, [r7, #12]
 8001d14:	689b      	ldr	r3, [r3, #8]
 8001d16:	4413      	add	r3, r2
 8001d18:	781b      	ldrb	r3, [r3, #0]
 8001d1a:	82fb      	strh	r3, [r7, #22]
            }
            XMC_USIC_CH_TXFIFO_PutDataHPCMode(handle->channel, data, (uint32_t)runtime_handle->spi_master_mode);
 8001d1c:	687b      	ldr	r3, [r7, #4]
 8001d1e:	681a      	ldr	r2, [r3, #0]
 8001d20:	68fb      	ldr	r3, [r7, #12]
 8001d22:	7f1b      	ldrb	r3, [r3, #28]
 8001d24:	b2db      	uxtb	r3, r3
 8001d26:	461c      	mov	r4, r3
 8001d28:	8afb      	ldrh	r3, [r7, #22]
 8001d2a:	4610      	mov	r0, r2
 8001d2c:	4619      	mov	r1, r3
 8001d2e:	4622      	mov	r2, r4
 8001d30:	f7ff fe0c 	bl	800194c <XMC_USIC_CH_TXFIFO_PutDataHPCMode>
          }
          (runtime_handle->tx_data_index)+= bytes_per_word;
 8001d34:	68fb      	ldr	r3, [r7, #12]
 8001d36:	689a      	ldr	r2, [r3, #8]
 8001d38:	693b      	ldr	r3, [r7, #16]
 8001d3a:	441a      	add	r2, r3
 8001d3c:	68fb      	ldr	r3, [r7, #12]
 8001d3e:	609a      	str	r2, [r3, #8]
 8001d40:	e001      	b.n	8001d46 <SPI_MASTER_lTransmitHandler+0xbe>
        }
        else
        {
          break;
 8001d42:	bf00      	nop
 8001d44:	e080      	b.n	8001e48 <SPI_MASTER_lTransmitHandler+0x1c0>
    data = 0U;
    /*When Transmit FIFO is enabled*/
    if ((uint32_t)handle->config->tx_fifo_size > 0U)
    {
      /*Fill the transmit FIFO */
      while (XMC_USIC_CH_TXFIFO_IsFull(handle->channel) == false)
 8001d46:	687b      	ldr	r3, [r7, #4]
 8001d48:	681b      	ldr	r3, [r3, #0]
 8001d4a:	4618      	mov	r0, r3
 8001d4c:	f7ff fe1e 	bl	800198c <XMC_USIC_CH_TXFIFO_IsFull>
 8001d50:	4603      	mov	r3, r0
 8001d52:	f083 0301 	eor.w	r3, r3, #1
 8001d56:	b2db      	uxtb	r3, r3
 8001d58:	2b00      	cmp	r3, #0
 8001d5a:	d1b5      	bne.n	8001cc8 <SPI_MASTER_lTransmitHandler+0x40>
 8001d5c:	e074      	b.n	8001e48 <SPI_MASTER_lTransmitHandler+0x1c0>
        }
      }
    }
    else/*When Transmit FIFO is disabled*/
    {
      if (runtime_handle->tx_data_dummy == true)
 8001d5e:	68fb      	ldr	r3, [r7, #12]
 8001d60:	f893 3021 	ldrb.w	r3, [r3, #33]	; 0x21
 8001d64:	b2db      	uxtb	r3, r3
 8001d66:	2b00      	cmp	r3, #0
 8001d68:	d00b      	beq.n	8001d82 <SPI_MASTER_lTransmitHandler+0xfa>
      {
        XMC_USIC_CH_WriteToTBUFTCI(handle->channel, 0xFFFFU, (uint32_t)runtime_handle->spi_master_mode);
 8001d6a:	687b      	ldr	r3, [r7, #4]
 8001d6c:	681a      	ldr	r2, [r3, #0]
 8001d6e:	68fb      	ldr	r3, [r7, #12]
 8001d70:	7f1b      	ldrb	r3, [r3, #28]
 8001d72:	b2db      	uxtb	r3, r3
 8001d74:	4610      	mov	r0, r2
 8001d76:	f64f 71ff 	movw	r1, #65535	; 0xffff
 8001d7a:	461a      	mov	r2, r3
 8001d7c:	f7ff fd5e 	bl	800183c <XMC_USIC_CH_WriteToTBUFTCI>
 8001d80:	e01d      	b.n	8001dbe <SPI_MASTER_lTransmitHandler+0x136>
      }
      else
      {
        if(bytes_per_word == SPI_MASTER_2_BYTES_PER_WORD)
 8001d82:	693b      	ldr	r3, [r7, #16]
 8001d84:	2b02      	cmp	r3, #2
 8001d86:	d107      	bne.n	8001d98 <SPI_MASTER_lTransmitHandler+0x110>
        {
          data = *((uint16_t*)&runtime_handle->tx_data[runtime_handle->tx_data_index]);
 8001d88:	68fb      	ldr	r3, [r7, #12]
 8001d8a:	699a      	ldr	r2, [r3, #24]
 8001d8c:	68fb      	ldr	r3, [r7, #12]
 8001d8e:	689b      	ldr	r3, [r3, #8]
 8001d90:	4413      	add	r3, r2
 8001d92:	881b      	ldrh	r3, [r3, #0]
 8001d94:	82fb      	strh	r3, [r7, #22]
 8001d96:	e006      	b.n	8001da6 <SPI_MASTER_lTransmitHandler+0x11e>
        }
        else
        {
          data = runtime_handle->tx_data[runtime_handle->tx_data_index];
 8001d98:	68fb      	ldr	r3, [r7, #12]
 8001d9a:	699a      	ldr	r2, [r3, #24]
 8001d9c:	68fb      	ldr	r3, [r7, #12]
 8001d9e:	689b      	ldr	r3, [r3, #8]
 8001da0:	4413      	add	r3, r2
 8001da2:	781b      	ldrb	r3, [r3, #0]
 8001da4:	82fb      	strh	r3, [r7, #22]
        }
        XMC_USIC_CH_WriteToTBUFTCI(handle->channel, data, (uint32_t)runtime_handle->spi_master_mode);
 8001da6:	687b      	ldr	r3, [r7, #4]
 8001da8:	681a      	ldr	r2, [r3, #0]
 8001daa:	68fb      	ldr	r3, [r7, #12]
 8001dac:	7f1b      	ldrb	r3, [r3, #28]
 8001dae:	b2db      	uxtb	r3, r3
 8001db0:	461c      	mov	r4, r3
 8001db2:	8afb      	ldrh	r3, [r7, #22]
 8001db4:	4610      	mov	r0, r2
 8001db6:	4619      	mov	r1, r3
 8001db8:	4622      	mov	r2, r4
 8001dba:	f7ff fd3f 	bl	800183c <XMC_USIC_CH_WriteToTBUFTCI>
      }
      (runtime_handle->tx_data_index)+= bytes_per_word;
 8001dbe:	68fb      	ldr	r3, [r7, #12]
 8001dc0:	689a      	ldr	r2, [r3, #8]
 8001dc2:	693b      	ldr	r3, [r7, #16]
 8001dc4:	441a      	add	r2, r3
 8001dc6:	68fb      	ldr	r3, [r7, #12]
 8001dc8:	609a      	str	r2, [r3, #8]
 8001dca:	e03d      	b.n	8001e48 <SPI_MASTER_lTransmitHandler+0x1c0>
    }
  }
  else
  {
    if (XMC_USIC_CH_TXFIFO_IsEmpty(handle->channel) == true)
 8001dcc:	687b      	ldr	r3, [r7, #4]
 8001dce:	681b      	ldr	r3, [r3, #0]
 8001dd0:	4618      	mov	r0, r3
 8001dd2:	f7ff fdef 	bl	80019b4 <XMC_USIC_CH_TXFIFO_IsEmpty>
 8001dd6:	4603      	mov	r3, r0
 8001dd8:	2b00      	cmp	r3, #0
 8001dda:	d035      	beq.n	8001e48 <SPI_MASTER_lTransmitHandler+0x1c0>
    {
      /* Clear the flag */
      if ((uint32_t)handle->config->tx_fifo_size > 0U)
 8001ddc:	687b      	ldr	r3, [r7, #4]
 8001dde:	685b      	ldr	r3, [r3, #4]
 8001de0:	f893 307c 	ldrb.w	r3, [r3, #124]	; 0x7c
 8001de4:	2b00      	cmp	r3, #0
 8001de6:	d007      	beq.n	8001df8 <SPI_MASTER_lTransmitHandler+0x170>
      {
        /* Clear the transmit FIFO event */
        XMC_USIC_CH_TXFIFO_DisableEvent(handle->channel,(uint32_t)XMC_USIC_CH_TXFIFO_EVENT_CONF_STANDARD);
 8001de8:	687b      	ldr	r3, [r7, #4]
 8001dea:	681b      	ldr	r3, [r3, #0]
 8001dec:	4618      	mov	r0, r3
 8001dee:	f04f 4180 	mov.w	r1, #1073741824	; 0x40000000
 8001df2:	f7ff fd97 	bl	8001924 <XMC_USIC_CH_TXFIFO_DisableEvent>
 8001df6:	e006      	b.n	8001e06 <SPI_MASTER_lTransmitHandler+0x17e>
      }
      else
      {
        /* Clear the standard transmit event */
        XMC_USIC_CH_DisableEvent(handle->channel, (uint32_t)XMC_USIC_CH_EVENT_TRANSMIT_BUFFER);
 8001df8:	687b      	ldr	r3, [r7, #4]
 8001dfa:	681b      	ldr	r3, [r3, #0]
 8001dfc:	4618      	mov	r0, r3
 8001dfe:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 8001e02:	f7ff fd3d 	bl	8001880 <XMC_USIC_CH_DisableEvent>
      }

      /* Wait for the transmit buffer to be free to ensure that all data is transmitted */
      while (XMC_USIC_CH_GetTransmitBufferStatus(handle->channel) == XMC_USIC_CH_TBUF_STATUS_BUSY)
 8001e06:	bf00      	nop
 8001e08:	687b      	ldr	r3, [r7, #4]
 8001e0a:	681b      	ldr	r3, [r3, #0]
 8001e0c:	4618      	mov	r0, r3
 8001e0e:	f7ff fd49 	bl	80018a4 <XMC_USIC_CH_GetTransmitBufferStatus>
 8001e12:	4603      	mov	r3, r0
 8001e14:	2b80      	cmp	r3, #128	; 0x80
 8001e16:	d0f7      	beq.n	8001e08 <SPI_MASTER_lTransmitHandler+0x180>
      {

      }

      /* All data is transmitted */
      runtime_handle->tx_busy = false;
 8001e18:	68fb      	ldr	r3, [r7, #12]
 8001e1a:	2200      	movs	r2, #0
 8001e1c:	f883 2020 	strb.w	r2, [r3, #32]
      runtime_handle->tx_data = NULL;
 8001e20:	68fb      	ldr	r3, [r7, #12]
 8001e22:	2200      	movs	r2, #0
 8001e24:	619a      	str	r2, [r3, #24]

      if ((handle->config->tx_cbhandler != NULL) && (runtime_handle->rx_busy == false))
 8001e26:	687b      	ldr	r3, [r7, #4]
 8001e28:	685b      	ldr	r3, [r3, #4]
 8001e2a:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8001e2c:	2b00      	cmp	r3, #0
 8001e2e:	d00b      	beq.n	8001e48 <SPI_MASTER_lTransmitHandler+0x1c0>
 8001e30:	68fb      	ldr	r3, [r7, #12]
 8001e32:	7fdb      	ldrb	r3, [r3, #31]
 8001e34:	b2db      	uxtb	r3, r3
 8001e36:	f083 0301 	eor.w	r3, r3, #1
 8001e3a:	b2db      	uxtb	r3, r3
 8001e3c:	2b00      	cmp	r3, #0
 8001e3e:	d003      	beq.n	8001e48 <SPI_MASTER_lTransmitHandler+0x1c0>
      {
        /* Execute the callback function provided in the SPI_MASTER APP UI */
        handle->config->tx_cbhandler();
 8001e40:	687b      	ldr	r3, [r7, #4]
 8001e42:	685b      	ldr	r3, [r3, #4]
 8001e44:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8001e46:	4798      	blx	r3
      }
    }
  }
}
 8001e48:	371c      	adds	r7, #28
 8001e4a:	46bd      	mov	sp, r7
 8001e4c:	bd90      	pop	{r4, r7, pc}
 8001e4e:	bf00      	nop

08001e50 <SPI_MASTER_lReceiveIRQ>:
#endif

#if (SPI_MASTER_INTERRUPT_RECEIVE_MODE == 1U)

SPI_MASTER_STATUS_t SPI_MASTER_lReceiveIRQ(const SPI_MASTER_t *const handle, uint32_t count)
{
 8001e50:	b580      	push	{r7, lr}
 8001e52:	b086      	sub	sp, #24
 8001e54:	af00      	add	r7, sp, #0
 8001e56:	6078      	str	r0, [r7, #4]
 8001e58:	6039      	str	r1, [r7, #0]

  SPI_MASTER_STATUS_t status;
  SPI_MASTER_RUNTIME_t * runtime_handle;
  uint32_t bytes_per_word = SPI_MASTER_1_BYTE_PER_WORD;; /* This is to support the word length 8 and 16.
 8001e5a:	2301      	movs	r3, #1
 8001e5c:	617b      	str	r3, [r7, #20]
                                                            Specify the number of bytes for the configured word length*/

  runtime_handle = handle->runtime;
 8001e5e:	687b      	ldr	r3, [r7, #4]
 8001e60:	689b      	ldr	r3, [r3, #8]
 8001e62:	613b      	str	r3, [r7, #16]
  runtime_handle->rx_data_index = 0U;
 8001e64:	693b      	ldr	r3, [r7, #16]
 8001e66:	2200      	movs	r2, #0
 8001e68:	611a      	str	r2, [r3, #16]

  if (handle->runtime->word_length > SPI_MASTER_WORD_LENGTH_8_BIT)
 8001e6a:	687b      	ldr	r3, [r7, #4]
 8001e6c:	689b      	ldr	r3, [r3, #8]
 8001e6e:	681b      	ldr	r3, [r3, #0]
 8001e70:	2b08      	cmp	r3, #8
 8001e72:	d901      	bls.n	8001e78 <SPI_MASTER_lReceiveIRQ+0x28>
  {
    bytes_per_word = SPI_MASTER_2_BYTES_PER_WORD; /* Word length is 16-bits */
 8001e74:	2302      	movs	r3, #2
 8001e76:	617b      	str	r3, [r7, #20]
  }

  /* If no active reception in progress, obtain the address of data buffer and number of data bytes to be received */
  runtime_handle->rx_data_count = (uint32_t)count << (bytes_per_word - 1U);
 8001e78:	697b      	ldr	r3, [r7, #20]
 8001e7a:	3b01      	subs	r3, #1
 8001e7c:	461a      	mov	r2, r3
 8001e7e:	683b      	ldr	r3, [r7, #0]
 8001e80:	fa03 f202 	lsl.w	r2, r3, r2
 8001e84:	693b      	ldr	r3, [r7, #16]
 8001e86:	60da      	str	r2, [r3, #12]

  /* Check if FIFO is enabled */
  if ((uint32_t)handle->config->rx_fifo_size > 0U)
 8001e88:	687b      	ldr	r3, [r7, #4]
 8001e8a:	685b      	ldr	r3, [r3, #4]
 8001e8c:	f893 307d 	ldrb.w	r3, [r3, #125]	; 0x7d
 8001e90:	2b00      	cmp	r3, #0
 8001e92:	d017      	beq.n	8001ec4 <SPI_MASTER_lReceiveIRQ+0x74>
  {
    /* Clear the receive FIFO */
    XMC_USIC_CH_RXFIFO_Flush(handle->channel);
 8001e94:	687b      	ldr	r3, [r7, #4]
 8001e96:	681b      	ldr	r3, [r3, #0]
 8001e98:	4618      	mov	r0, r3
 8001e9a:	f7ff fdc5 	bl	8001a28 <XMC_USIC_CH_RXFIFO_Flush>
    SPI_MASTER_lStdRBUFFlush(handle->channel);
 8001e9e:	687b      	ldr	r3, [r7, #4]
 8001ea0:	681b      	ldr	r3, [r3, #0]
 8001ea2:	4618      	mov	r0, r3
 8001ea4:	f000 f996 	bl	80021d4 <SPI_MASTER_lStdRBUFFlush>

    /* Configure the FIFO trigger limit based on the required data size */
    SPI_MASTER_lReconfigureRxFIFO(handle, runtime_handle->rx_data_count);
 8001ea8:	693b      	ldr	r3, [r7, #16]
 8001eaa:	68db      	ldr	r3, [r3, #12]
 8001eac:	6878      	ldr	r0, [r7, #4]
 8001eae:	4619      	mov	r1, r3
 8001eb0:	f000 f958 	bl	8002164 <SPI_MASTER_lReconfigureRxFIFO>

    /* Enable the receive FIFO events */
    XMC_USIC_CH_RXFIFO_EnableEvent(handle->channel,(uint32_t)SPI_MASTER_FIFO_RECEIVE_EVENT);
 8001eb4:	687b      	ldr	r3, [r7, #4]
 8001eb6:	681b      	ldr	r3, [r3, #0]
 8001eb8:	4618      	mov	r0, r3
 8001eba:	f04f 41c0 	mov.w	r1, #1610612736	; 0x60000000
 8001ebe:	f7ff fd8d 	bl	80019dc <XMC_USIC_CH_RXFIFO_EnableEvent>
 8001ec2:	e00b      	b.n	8001edc <SPI_MASTER_lReceiveIRQ+0x8c>
  }
  else
  {
    /* Flush the RBUF0 and RBUF1 */
    SPI_MASTER_lStdRBUFFlush(handle->channel);
 8001ec4:	687b      	ldr	r3, [r7, #4]
 8001ec6:	681b      	ldr	r3, [r3, #0]
 8001ec8:	4618      	mov	r0, r3
 8001eca:	f000 f983 	bl	80021d4 <SPI_MASTER_lStdRBUFFlush>

    /* Enable the standard receive events */
    XMC_USIC_CH_EnableEvent(handle->channel, (uint32_t)SPI_MASTER_RECEIVE_EVENT);
 8001ece:	687b      	ldr	r3, [r7, #4]
 8001ed0:	681b      	ldr	r3, [r3, #0]
 8001ed2:	4618      	mov	r0, r3
 8001ed4:	f44f 4140 	mov.w	r1, #49152	; 0xc000
 8001ed8:	f7ff fcc2 	bl	8001860 <XMC_USIC_CH_EnableEvent>
  }
  /* Call the transmit, to receive the data synchronously */
  status = SPI_MASTER_Transmit(handle, runtime_handle->tx_data, runtime_handle->tx_data_count);
 8001edc:	693b      	ldr	r3, [r7, #16]
 8001ede:	699a      	ldr	r2, [r3, #24]
 8001ee0:	693b      	ldr	r3, [r7, #16]
 8001ee2:	685b      	ldr	r3, [r3, #4]
 8001ee4:	6878      	ldr	r0, [r7, #4]
 8001ee6:	4611      	mov	r1, r2
 8001ee8:	461a      	mov	r2, r3
 8001eea:	f7ff fde5 	bl	8001ab8 <SPI_MASTER_Transmit>
 8001eee:	4603      	mov	r3, r0
 8001ef0:	73fb      	strb	r3, [r7, #15]

  return status;
 8001ef2:	7bfb      	ldrb	r3, [r7, #15]
}
 8001ef4:	4618      	mov	r0, r3
 8001ef6:	3718      	adds	r7, #24
 8001ef8:	46bd      	mov	sp, r7
 8001efa:	bd80      	pop	{r7, pc}

08001efc <SPI_MASTER_lReceiveHandler>:
/*
 * Receive interrupt handler for the APP.
 * This is a common interrupt handling function for different instances of the SPI_MASTER APP.
 */
void SPI_MASTER_lReceiveHandler(const SPI_MASTER_t * const handle)
{
 8001efc:	b580      	push	{r7, lr}
 8001efe:	b086      	sub	sp, #24
 8001f00:	af00      	add	r7, sp, #0
 8001f02:	6078      	str	r0, [r7, #4]
  uint16_t data; /* Data to be loaded into the TBUF */
  uint32_t bytes_per_word = SPI_MASTER_1_BYTE_PER_WORD; /* This is to support the word length 8 and 16. */
 8001f04:	2301      	movs	r3, #1
 8001f06:	617b      	str	r3, [r7, #20]
  SPI_MASTER_RUNTIME_t * runtime_handle = handle->runtime;
 8001f08:	687b      	ldr	r3, [r7, #4]
 8001f0a:	689b      	ldr	r3, [r3, #8]
 8001f0c:	613b      	str	r3, [r7, #16]

  data = 0U;
 8001f0e:	2300      	movs	r3, #0
 8001f10:	81fb      	strh	r3, [r7, #14]

  if (handle->runtime->word_length > SPI_MASTER_WORD_LENGTH_8_BIT)
 8001f12:	687b      	ldr	r3, [r7, #4]
 8001f14:	689b      	ldr	r3, [r3, #8]
 8001f16:	681b      	ldr	r3, [r3, #0]
 8001f18:	2b08      	cmp	r3, #8
 8001f1a:	d901      	bls.n	8001f20 <SPI_MASTER_lReceiveHandler+0x24>
  {
    bytes_per_word = SPI_MASTER_2_BYTES_PER_WORD; /* Word length is 16-bits */
 8001f1c:	2302      	movs	r3, #2
 8001f1e:	617b      	str	r3, [r7, #20]
  }

  if ((uint32_t)handle->config->rx_fifo_size > 0U)
 8001f20:	687b      	ldr	r3, [r7, #4]
 8001f22:	685b      	ldr	r3, [r3, #4]
 8001f24:	f893 307d 	ldrb.w	r3, [r3, #125]	; 0x7d
 8001f28:	2b00      	cmp	r3, #0
 8001f2a:	d01d      	beq.n	8001f68 <SPI_MASTER_lReceiveHandler+0x6c>
  {
    /* read the FIFO */
    SPI_MASTER_lFIFORead(handle, bytes_per_word);
 8001f2c:	6878      	ldr	r0, [r7, #4]
 8001f2e:	6979      	ldr	r1, [r7, #20]
 8001f30:	f000 f8b6 	bl	80020a0 <SPI_MASTER_lFIFORead>
    /* Reconfigure the RXFIFO trigger limit based on pending receive bytes */
    if ((runtime_handle->rx_data_count - runtime_handle->rx_data_index) <= (1UL << (handle->config->rx_fifo_size - 1)))
 8001f34:	693b      	ldr	r3, [r7, #16]
 8001f36:	68da      	ldr	r2, [r3, #12]
 8001f38:	693b      	ldr	r3, [r7, #16]
 8001f3a:	691b      	ldr	r3, [r3, #16]
 8001f3c:	1ad2      	subs	r2, r2, r3
 8001f3e:	687b      	ldr	r3, [r7, #4]
 8001f40:	685b      	ldr	r3, [r3, #4]
 8001f42:	f893 307d 	ldrb.w	r3, [r3, #125]	; 0x7d
 8001f46:	3b01      	subs	r3, #1
 8001f48:	2101      	movs	r1, #1
 8001f4a:	fa01 f303 	lsl.w	r3, r1, r3
 8001f4e:	429a      	cmp	r2, r3
 8001f50:	f200 80a2 	bhi.w	8002098 <SPI_MASTER_lReceiveHandler+0x19c>
    {
      SPI_MASTER_lReconfigureRxFIFO(handle, (uint32_t)(runtime_handle->rx_data_count - runtime_handle->rx_data_index));
 8001f54:	693b      	ldr	r3, [r7, #16]
 8001f56:	68da      	ldr	r2, [r3, #12]
 8001f58:	693b      	ldr	r3, [r7, #16]
 8001f5a:	691b      	ldr	r3, [r3, #16]
 8001f5c:	1ad3      	subs	r3, r2, r3
 8001f5e:	6878      	ldr	r0, [r7, #4]
 8001f60:	4619      	mov	r1, r3
 8001f62:	f000 f8ff 	bl	8002164 <SPI_MASTER_lReconfigureRxFIFO>
 8001f66:	e097      	b.n	8002098 <SPI_MASTER_lReceiveHandler+0x19c>
    }
  }
  else
  {
    /* When RxFIFO is disabled */
    if ((XMC_USIC_CH_GetReceiveBufferStatus(handle->channel) & (uint32_t)XMC_USIC_CH_RBUF_STATUS_DATA_VALID0) != 0U )
 8001f68:	687b      	ldr	r3, [r7, #4]
 8001f6a:	681b      	ldr	r3, [r3, #0]
 8001f6c:	4618      	mov	r0, r3
 8001f6e:	f7ff fca9 	bl	80018c4 <XMC_USIC_CH_GetReceiveBufferStatus>
 8001f72:	4603      	mov	r3, r0
 8001f74:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 8001f78:	2b00      	cmp	r3, #0
 8001f7a:	d028      	beq.n	8001fce <SPI_MASTER_lReceiveHandler+0xd2>
    {
      if (runtime_handle->rx_data_index < runtime_handle->rx_data_count)
 8001f7c:	693b      	ldr	r3, [r7, #16]
 8001f7e:	691a      	ldr	r2, [r3, #16]
 8001f80:	693b      	ldr	r3, [r7, #16]
 8001f82:	68db      	ldr	r3, [r3, #12]
 8001f84:	429a      	cmp	r2, r3
 8001f86:	d222      	bcs.n	8001fce <SPI_MASTER_lReceiveHandler+0xd2>
      {
        data = XMC_SPI_CH_GetReceivedData(handle->channel);
 8001f88:	687b      	ldr	r3, [r7, #4]
 8001f8a:	681b      	ldr	r3, [r3, #0]
 8001f8c:	4618      	mov	r0, r3
 8001f8e:	f7ff f97d 	bl	800128c <XMC_SPI_CH_GetReceivedData>
 8001f92:	4603      	mov	r3, r0
 8001f94:	81fb      	strh	r3, [r7, #14]

        runtime_handle->rx_data[runtime_handle->rx_data_index] = (uint8_t)data;
 8001f96:	693b      	ldr	r3, [r7, #16]
 8001f98:	695a      	ldr	r2, [r3, #20]
 8001f9a:	693b      	ldr	r3, [r7, #16]
 8001f9c:	691b      	ldr	r3, [r3, #16]
 8001f9e:	4413      	add	r3, r2
 8001fa0:	89fa      	ldrh	r2, [r7, #14]
 8001fa2:	b2d2      	uxtb	r2, r2
 8001fa4:	701a      	strb	r2, [r3, #0]

        if (bytes_per_word == SPI_MASTER_2_BYTES_PER_WORD)
 8001fa6:	697b      	ldr	r3, [r7, #20]
 8001fa8:	2b02      	cmp	r3, #2
 8001faa:	d10a      	bne.n	8001fc2 <SPI_MASTER_lReceiveHandler+0xc6>
        {
          runtime_handle->rx_data[runtime_handle->rx_data_index + 1U] = (uint8_t)((uint16_t)data >> 8);
 8001fac:	693b      	ldr	r3, [r7, #16]
 8001fae:	695a      	ldr	r2, [r3, #20]
 8001fb0:	693b      	ldr	r3, [r7, #16]
 8001fb2:	691b      	ldr	r3, [r3, #16]
 8001fb4:	3301      	adds	r3, #1
 8001fb6:	4413      	add	r3, r2
 8001fb8:	89fa      	ldrh	r2, [r7, #14]
 8001fba:	0a12      	lsrs	r2, r2, #8
 8001fbc:	b292      	uxth	r2, r2
 8001fbe:	b2d2      	uxtb	r2, r2
 8001fc0:	701a      	strb	r2, [r3, #0]
        }

        (runtime_handle->rx_data_index)+= bytes_per_word;
 8001fc2:	693b      	ldr	r3, [r7, #16]
 8001fc4:	691a      	ldr	r2, [r3, #16]
 8001fc6:	697b      	ldr	r3, [r7, #20]
 8001fc8:	441a      	add	r2, r3
 8001fca:	693b      	ldr	r3, [r7, #16]
 8001fcc:	611a      	str	r2, [r3, #16]
      }
    }
    if ((XMC_USIC_CH_GetReceiveBufferStatus(handle->channel) & (uint32_t)XMC_USIC_CH_RBUF_STATUS_DATA_VALID1) != 0U)
 8001fce:	687b      	ldr	r3, [r7, #4]
 8001fd0:	681b      	ldr	r3, [r3, #0]
 8001fd2:	4618      	mov	r0, r3
 8001fd4:	f7ff fc76 	bl	80018c4 <XMC_USIC_CH_GetReceiveBufferStatus>
 8001fd8:	4603      	mov	r3, r0
 8001fda:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8001fde:	2b00      	cmp	r3, #0
 8001fe0:	d028      	beq.n	8002034 <SPI_MASTER_lReceiveHandler+0x138>
    {
      if (runtime_handle->rx_data_index < runtime_handle->rx_data_count)
 8001fe2:	693b      	ldr	r3, [r7, #16]
 8001fe4:	691a      	ldr	r2, [r3, #16]
 8001fe6:	693b      	ldr	r3, [r7, #16]
 8001fe8:	68db      	ldr	r3, [r3, #12]
 8001fea:	429a      	cmp	r2, r3
 8001fec:	d222      	bcs.n	8002034 <SPI_MASTER_lReceiveHandler+0x138>
      {
        data = XMC_SPI_CH_GetReceivedData(handle->channel);
 8001fee:	687b      	ldr	r3, [r7, #4]
 8001ff0:	681b      	ldr	r3, [r3, #0]
 8001ff2:	4618      	mov	r0, r3
 8001ff4:	f7ff f94a 	bl	800128c <XMC_SPI_CH_GetReceivedData>
 8001ff8:	4603      	mov	r3, r0
 8001ffa:	81fb      	strh	r3, [r7, #14]

        runtime_handle->rx_data[runtime_handle->rx_data_index] = (uint8_t)data;
 8001ffc:	693b      	ldr	r3, [r7, #16]
 8001ffe:	695a      	ldr	r2, [r3, #20]
 8002000:	693b      	ldr	r3, [r7, #16]
 8002002:	691b      	ldr	r3, [r3, #16]
 8002004:	4413      	add	r3, r2
 8002006:	89fa      	ldrh	r2, [r7, #14]
 8002008:	b2d2      	uxtb	r2, r2
 800200a:	701a      	strb	r2, [r3, #0]

        if (bytes_per_word == SPI_MASTER_2_BYTES_PER_WORD)
 800200c:	697b      	ldr	r3, [r7, #20]
 800200e:	2b02      	cmp	r3, #2
 8002010:	d10a      	bne.n	8002028 <SPI_MASTER_lReceiveHandler+0x12c>
        {
          runtime_handle->rx_data[runtime_handle->rx_data_index + 1U] = (uint8_t)((uint16_t)data >> 8);
 8002012:	693b      	ldr	r3, [r7, #16]
 8002014:	695a      	ldr	r2, [r3, #20]
 8002016:	693b      	ldr	r3, [r7, #16]
 8002018:	691b      	ldr	r3, [r3, #16]
 800201a:	3301      	adds	r3, #1
 800201c:	4413      	add	r3, r2
 800201e:	89fa      	ldrh	r2, [r7, #14]
 8002020:	0a12      	lsrs	r2, r2, #8
 8002022:	b292      	uxth	r2, r2
 8002024:	b2d2      	uxtb	r2, r2
 8002026:	701a      	strb	r2, [r3, #0]
        }

        (runtime_handle->rx_data_index)+= bytes_per_word;
 8002028:	693b      	ldr	r3, [r7, #16]
 800202a:	691a      	ldr	r2, [r3, #16]
 800202c:	697b      	ldr	r3, [r7, #20]
 800202e:	441a      	add	r2, r3
 8002030:	693b      	ldr	r3, [r7, #16]
 8002032:	611a      	str	r2, [r3, #16]
      }
    }

    if (runtime_handle->rx_data_index == runtime_handle->rx_data_count)
 8002034:	693b      	ldr	r3, [r7, #16]
 8002036:	691a      	ldr	r2, [r3, #16]
 8002038:	693b      	ldr	r3, [r7, #16]
 800203a:	68db      	ldr	r3, [r3, #12]
 800203c:	429a      	cmp	r2, r3
 800203e:	d12b      	bne.n	8002098 <SPI_MASTER_lReceiveHandler+0x19c>
    {
      /* Disable both standard receive and alternative receive FIFO events */
      if ((uint32_t)handle->config->rx_fifo_size > 0U)
 8002040:	687b      	ldr	r3, [r7, #4]
 8002042:	685b      	ldr	r3, [r3, #4]
 8002044:	f893 307d 	ldrb.w	r3, [r3, #125]	; 0x7d
 8002048:	2b00      	cmp	r3, #0
 800204a:	d007      	beq.n	800205c <SPI_MASTER_lReceiveHandler+0x160>
      {
        /* Enable the receive FIFO events */
        XMC_USIC_CH_RXFIFO_DisableEvent(handle->channel,(uint32_t)SPI_MASTER_FIFO_RECEIVE_EVENT);
 800204c:	687b      	ldr	r3, [r7, #4]
 800204e:	681b      	ldr	r3, [r3, #0]
 8002050:	4618      	mov	r0, r3
 8002052:	f04f 41c0 	mov.w	r1, #1610612736	; 0x60000000
 8002056:	f7ff fcd3 	bl	8001a00 <XMC_USIC_CH_RXFIFO_DisableEvent>
 800205a:	e006      	b.n	800206a <SPI_MASTER_lReceiveHandler+0x16e>
      }
      else
      {
        XMC_SPI_CH_DisableEvent(handle->channel, (uint32_t)SPI_MASTER_RECEIVE_EVENT);
 800205c:	687b      	ldr	r3, [r7, #4]
 800205e:	681b      	ldr	r3, [r3, #0]
 8002060:	4618      	mov	r0, r3
 8002062:	f44f 4140 	mov.w	r1, #49152	; 0xc000
 8002066:	f7ff f92b 	bl	80012c0 <XMC_SPI_CH_DisableEvent>
      }
      /* Reception complete */
      runtime_handle->rx_busy = false;
 800206a:	693b      	ldr	r3, [r7, #16]
 800206c:	2200      	movs	r2, #0
 800206e:	77da      	strb	r2, [r3, #31]
      runtime_handle->tx_data_dummy = false;
 8002070:	693b      	ldr	r3, [r7, #16]
 8002072:	2200      	movs	r2, #0
 8002074:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21
      runtime_handle->rx_data_dummy = true;
 8002078:	693b      	ldr	r3, [r7, #16]
 800207a:	2201      	movs	r2, #1
 800207c:	f883 2022 	strb.w	r2, [r3, #34]	; 0x22
      runtime_handle->rx_data = NULL;
 8002080:	693b      	ldr	r3, [r7, #16]
 8002082:	2200      	movs	r2, #0
 8002084:	615a      	str	r2, [r3, #20]

      if (handle->config->rx_cbhandler != NULL)
 8002086:	687b      	ldr	r3, [r7, #4]
 8002088:	685b      	ldr	r3, [r3, #4]
 800208a:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 800208c:	2b00      	cmp	r3, #0
 800208e:	d003      	beq.n	8002098 <SPI_MASTER_lReceiveHandler+0x19c>
      {
        /* Execute the 'End of reception' callback function */
        handle->config->rx_cbhandler();
 8002090:	687b      	ldr	r3, [r7, #4]
 8002092:	685b      	ldr	r3, [r3, #4]
 8002094:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8002096:	4798      	blx	r3
      }
    }
  }
}
 8002098:	3718      	adds	r7, #24
 800209a:	46bd      	mov	sp, r7
 800209c:	bd80      	pop	{r7, pc}
 800209e:	bf00      	nop

080020a0 <SPI_MASTER_lFIFORead>:

/*
 * Read the data from FIFO until it becomes empty.
 */
void SPI_MASTER_lFIFORead(const SPI_MASTER_t * const handle, const uint32_t bytes_per_word)
{
 80020a0:	b580      	push	{r7, lr}
 80020a2:	b084      	sub	sp, #16
 80020a4:	af00      	add	r7, sp, #0
 80020a6:	6078      	str	r0, [r7, #4]
 80020a8:	6039      	str	r1, [r7, #0]
  SPI_MASTER_RUNTIME_t * runtime_handle;
  uint16_t data;

  runtime_handle = handle->runtime;
 80020aa:	687b      	ldr	r3, [r7, #4]
 80020ac:	689b      	ldr	r3, [r3, #8]
 80020ae:	60fb      	str	r3, [r7, #12]
  data = 0U;
 80020b0:	2300      	movs	r3, #0
 80020b2:	817b      	strh	r3, [r7, #10]

  /* When Receive FIFO is enabled*/
  while (XMC_USIC_CH_RXFIFO_IsEmpty(handle->channel) == false)
 80020b4:	e047      	b.n	8002146 <SPI_MASTER_lFIFORead+0xa6>
  {
    if (runtime_handle->rx_data_index < runtime_handle->rx_data_count)
 80020b6:	68fb      	ldr	r3, [r7, #12]
 80020b8:	691a      	ldr	r2, [r3, #16]
 80020ba:	68fb      	ldr	r3, [r7, #12]
 80020bc:	68db      	ldr	r3, [r3, #12]
 80020be:	429a      	cmp	r2, r3
 80020c0:	d222      	bcs.n	8002108 <SPI_MASTER_lFIFORead+0x68>
    {
      data = XMC_SPI_CH_GetReceivedData(handle->channel);
 80020c2:	687b      	ldr	r3, [r7, #4]
 80020c4:	681b      	ldr	r3, [r3, #0]
 80020c6:	4618      	mov	r0, r3
 80020c8:	f7ff f8e0 	bl	800128c <XMC_SPI_CH_GetReceivedData>
 80020cc:	4603      	mov	r3, r0
 80020ce:	817b      	strh	r3, [r7, #10]
      runtime_handle->rx_data[runtime_handle->rx_data_index] = (uint8_t)data;
 80020d0:	68fb      	ldr	r3, [r7, #12]
 80020d2:	695a      	ldr	r2, [r3, #20]
 80020d4:	68fb      	ldr	r3, [r7, #12]
 80020d6:	691b      	ldr	r3, [r3, #16]
 80020d8:	4413      	add	r3, r2
 80020da:	897a      	ldrh	r2, [r7, #10]
 80020dc:	b2d2      	uxtb	r2, r2
 80020de:	701a      	strb	r2, [r3, #0]

      if (bytes_per_word == SPI_MASTER_2_BYTES_PER_WORD)
 80020e0:	683b      	ldr	r3, [r7, #0]
 80020e2:	2b02      	cmp	r3, #2
 80020e4:	d10a      	bne.n	80020fc <SPI_MASTER_lFIFORead+0x5c>
      {
        runtime_handle->rx_data[runtime_handle->rx_data_index + 1U] = (uint8_t)((uint16_t)data >> 8);
 80020e6:	68fb      	ldr	r3, [r7, #12]
 80020e8:	695a      	ldr	r2, [r3, #20]
 80020ea:	68fb      	ldr	r3, [r7, #12]
 80020ec:	691b      	ldr	r3, [r3, #16]
 80020ee:	3301      	adds	r3, #1
 80020f0:	4413      	add	r3, r2
 80020f2:	897a      	ldrh	r2, [r7, #10]
 80020f4:	0a12      	lsrs	r2, r2, #8
 80020f6:	b292      	uxth	r2, r2
 80020f8:	b2d2      	uxtb	r2, r2
 80020fa:	701a      	strb	r2, [r3, #0]
      }
      (runtime_handle->rx_data_index)+= bytes_per_word;
 80020fc:	68fb      	ldr	r3, [r7, #12]
 80020fe:	691a      	ldr	r2, [r3, #16]
 8002100:	683b      	ldr	r3, [r7, #0]
 8002102:	441a      	add	r2, r3
 8002104:	68fb      	ldr	r3, [r7, #12]
 8002106:	611a      	str	r2, [r3, #16]
    }

    if (runtime_handle->rx_data_index == runtime_handle->rx_data_count)
 8002108:	68fb      	ldr	r3, [r7, #12]
 800210a:	691a      	ldr	r2, [r3, #16]
 800210c:	68fb      	ldr	r3, [r7, #12]
 800210e:	68db      	ldr	r3, [r3, #12]
 8002110:	429a      	cmp	r2, r3
 8002112:	d118      	bne.n	8002146 <SPI_MASTER_lFIFORead+0xa6>
    {
      /*Reception complete*/
      runtime_handle->rx_busy = false;
 8002114:	68fb      	ldr	r3, [r7, #12]
 8002116:	2200      	movs	r2, #0
 8002118:	77da      	strb	r2, [r3, #31]
      runtime_handle->tx_data_dummy = false;
 800211a:	68fb      	ldr	r3, [r7, #12]
 800211c:	2200      	movs	r2, #0
 800211e:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21
      /*Disable both standard receive and alternative receive FIFO events*/
      XMC_USIC_CH_RXFIFO_DisableEvent(handle->channel,(uint32_t)SPI_MASTER_FIFO_RECEIVE_EVENT);
 8002122:	687b      	ldr	r3, [r7, #4]
 8002124:	681b      	ldr	r3, [r3, #0]
 8002126:	4618      	mov	r0, r3
 8002128:	f04f 41c0 	mov.w	r1, #1610612736	; 0x60000000
 800212c:	f7ff fc68 	bl	8001a00 <XMC_USIC_CH_RXFIFO_DisableEvent>
      if (handle->config->rx_cbhandler != NULL)
 8002130:	687b      	ldr	r3, [r7, #4]
 8002132:	685b      	ldr	r3, [r3, #4]
 8002134:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8002136:	2b00      	cmp	r3, #0
 8002138:	d004      	beq.n	8002144 <SPI_MASTER_lFIFORead+0xa4>
      {
        /* Execute the 'End of reception' callback function */
        handle->config->rx_cbhandler();
 800213a:	687b      	ldr	r3, [r7, #4]
 800213c:	685b      	ldr	r3, [r3, #4]
 800213e:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8002140:	4798      	blx	r3
      }
      break;
 8002142:	e00b      	b.n	800215c <SPI_MASTER_lFIFORead+0xbc>
 8002144:	e00a      	b.n	800215c <SPI_MASTER_lFIFORead+0xbc>

  runtime_handle = handle->runtime;
  data = 0U;

  /* When Receive FIFO is enabled*/
  while (XMC_USIC_CH_RXFIFO_IsEmpty(handle->channel) == false)
 8002146:	687b      	ldr	r3, [r7, #4]
 8002148:	681b      	ldr	r3, [r3, #0]
 800214a:	4618      	mov	r0, r3
 800214c:	f7ff fc7a 	bl	8001a44 <XMC_USIC_CH_RXFIFO_IsEmpty>
 8002150:	4603      	mov	r3, r0
 8002152:	f083 0301 	eor.w	r3, r3, #1
 8002156:	b2db      	uxtb	r3, r3
 8002158:	2b00      	cmp	r3, #0
 800215a:	d1ac      	bne.n	80020b6 <SPI_MASTER_lFIFORead+0x16>
        handle->config->rx_cbhandler();
      }
      break;
    }
  }
}
 800215c:	3710      	adds	r7, #16
 800215e:	46bd      	mov	sp, r7
 8002160:	bd80      	pop	{r7, pc}
 8002162:	bf00      	nop

08002164 <SPI_MASTER_lReconfigureRxFIFO>:

/*
 * This function configures the FIFO settings
 */
static void SPI_MASTER_lReconfigureRxFIFO(const SPI_MASTER_t * const handle, uint32_t data_size)
{
 8002164:	b580      	push	{r7, lr}
 8002166:	b084      	sub	sp, #16
 8002168:	af00      	add	r7, sp, #0
 800216a:	6078      	str	r0, [r7, #4]
 800216c:	6039      	str	r1, [r7, #0]
  uint32_t fifo_size;
  uint32_t ret_limit_val;

  if (((uint32_t)handle->config->rx_fifo_size > 0U) && (data_size > 0U))
 800216e:	687b      	ldr	r3, [r7, #4]
 8002170:	685b      	ldr	r3, [r3, #4]
 8002172:	f893 307d 	ldrb.w	r3, [r3, #125]	; 0x7d
 8002176:	2b00      	cmp	r3, #0
 8002178:	d028      	beq.n	80021cc <SPI_MASTER_lReconfigureRxFIFO+0x68>
 800217a:	683b      	ldr	r3, [r7, #0]
 800217c:	2b00      	cmp	r3, #0
 800217e:	d025      	beq.n	80021cc <SPI_MASTER_lReconfigureRxFIFO+0x68>
  {
	fifo_size = 1UL << (handle->config->rx_fifo_size - 1);
 8002180:	687b      	ldr	r3, [r7, #4]
 8002182:	685b      	ldr	r3, [r3, #4]
 8002184:	f893 307d 	ldrb.w	r3, [r3, #125]	; 0x7d
 8002188:	3b01      	subs	r3, #1
 800218a:	2201      	movs	r2, #1
 800218c:	fa02 f303 	lsl.w	r3, r2, r3
 8002190:	60bb      	str	r3, [r7, #8]

    if (handle->runtime->word_length > SPI_MASTER_WORD_LENGTH_8_BIT)
 8002192:	687b      	ldr	r3, [r7, #4]
 8002194:	689b      	ldr	r3, [r3, #8]
 8002196:	681b      	ldr	r3, [r3, #0]
 8002198:	2b08      	cmp	r3, #8
 800219a:	d902      	bls.n	80021a2 <SPI_MASTER_lReconfigureRxFIFO+0x3e>
	{
	  /* Data size is divided by 2, to change the trigger limit according the word length */
	  data_size = (uint32_t)data_size >> 1U;
 800219c:	683b      	ldr	r3, [r7, #0]
 800219e:	085b      	lsrs	r3, r3, #1
 80021a0:	603b      	str	r3, [r7, #0]
	}

	/*If data size is more than FIFO size, configure the limit to the FIFO size*/
	if (data_size <= fifo_size)
 80021a2:	683a      	ldr	r2, [r7, #0]
 80021a4:	68bb      	ldr	r3, [r7, #8]
 80021a6:	429a      	cmp	r2, r3
 80021a8:	d803      	bhi.n	80021b2 <SPI_MASTER_lReconfigureRxFIFO+0x4e>
	{
	  ret_limit_val = data_size - 1U;
 80021aa:	683b      	ldr	r3, [r7, #0]
 80021ac:	3b01      	subs	r3, #1
 80021ae:	60fb      	str	r3, [r7, #12]
 80021b0:	e001      	b.n	80021b6 <SPI_MASTER_lReconfigureRxFIFO+0x52>
	}
	else
	{
	  ret_limit_val = fifo_size;
 80021b2:	68bb      	ldr	r3, [r7, #8]
 80021b4:	60fb      	str	r3, [r7, #12]
	}

	/*Set the limit value*/
	XMC_USIC_CH_RXFIFO_SetSizeTriggerLimit(handle->channel, handle->config->rx_fifo_size, ret_limit_val);
 80021b6:	687b      	ldr	r3, [r7, #4]
 80021b8:	681a      	ldr	r2, [r3, #0]
 80021ba:	687b      	ldr	r3, [r7, #4]
 80021bc:	685b      	ldr	r3, [r3, #4]
 80021be:	f893 307d 	ldrb.w	r3, [r3, #125]	; 0x7d
 80021c2:	4610      	mov	r0, r2
 80021c4:	4619      	mov	r1, r3
 80021c6:	68fa      	ldr	r2, [r7, #12]
 80021c8:	f7ff fa24 	bl	8001614 <XMC_USIC_CH_RXFIFO_SetSizeTriggerLimit>
  }
}
 80021cc:	3710      	adds	r7, #16
 80021ce:	46bd      	mov	sp, r7
 80021d0:	bd80      	pop	{r7, pc}
 80021d2:	bf00      	nop

080021d4 <SPI_MASTER_lStdRBUFFlush>:

/*
 * Clears the receive buffers
 */
static void SPI_MASTER_lStdRBUFFlush(XMC_USIC_CH_t *const channel)
{
 80021d4:	b580      	push	{r7, lr}
 80021d6:	b082      	sub	sp, #8
 80021d8:	af00      	add	r7, sp, #0
 80021da:	6078      	str	r0, [r7, #4]
  /* Clear RBF0 */
  (void)XMC_SPI_CH_GetReceivedData(channel);
 80021dc:	6878      	ldr	r0, [r7, #4]
 80021de:	f7ff f855 	bl	800128c <XMC_SPI_CH_GetReceivedData>
  /* Clear RBF1 */
  (void)XMC_SPI_CH_GetReceivedData(channel);
 80021e2:	6878      	ldr	r0, [r7, #4]
 80021e4:	f7ff f852 	bl	800128c <XMC_SPI_CH_GetReceivedData>
}
 80021e8:	3708      	adds	r7, #8
 80021ea:	46bd      	mov	sp, r7
 80021ec:	bd80      	pop	{r7, pc}
 80021ee:	bf00      	nop

080021f0 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 80021f0:	b480      	push	{r7}
 80021f2:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 80021f4:	4b04      	ldr	r3, [pc, #16]	; (8002208 <__NVIC_GetPriorityGrouping+0x18>)
 80021f6:	68db      	ldr	r3, [r3, #12]
 80021f8:	f403 63e0 	and.w	r3, r3, #1792	; 0x700
 80021fc:	0a1b      	lsrs	r3, r3, #8
}
 80021fe:	4618      	mov	r0, r3
 8002200:	46bd      	mov	sp, r7
 8002202:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002206:	4770      	bx	lr
 8002208:	e000ed00 	.word	0xe000ed00

0800220c <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 800220c:	b480      	push	{r7}
 800220e:	b083      	sub	sp, #12
 8002210:	af00      	add	r7, sp, #0
 8002212:	4603      	mov	r3, r0
 8002214:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8002216:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800221a:	2b00      	cmp	r3, #0
 800221c:	db0b      	blt.n	8002236 <__NVIC_EnableIRQ+0x2a>
  {
    __COMPILER_BARRIER();
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 800221e:	4908      	ldr	r1, [pc, #32]	; (8002240 <__NVIC_EnableIRQ+0x34>)
 8002220:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002224:	095b      	lsrs	r3, r3, #5
 8002226:	79fa      	ldrb	r2, [r7, #7]
 8002228:	f002 021f 	and.w	r2, r2, #31
 800222c:	2001      	movs	r0, #1
 800222e:	fa00 f202 	lsl.w	r2, r0, r2
 8002232:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    __COMPILER_BARRIER();
  }
}
 8002236:	370c      	adds	r7, #12
 8002238:	46bd      	mov	sp, r7
 800223a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800223e:	4770      	bx	lr
 8002240:	e000e100 	.word	0xe000e100

08002244 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8002244:	b480      	push	{r7}
 8002246:	b083      	sub	sp, #12
 8002248:	af00      	add	r7, sp, #0
 800224a:	4603      	mov	r3, r0
 800224c:	6039      	str	r1, [r7, #0]
 800224e:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8002250:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002254:	2b00      	cmp	r3, #0
 8002256:	db0a      	blt.n	800226e <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8002258:	490d      	ldr	r1, [pc, #52]	; (8002290 <__NVIC_SetPriority+0x4c>)
 800225a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800225e:	683a      	ldr	r2, [r7, #0]
 8002260:	b2d2      	uxtb	r2, r2
 8002262:	0092      	lsls	r2, r2, #2
 8002264:	b2d2      	uxtb	r2, r2
 8002266:	440b      	add	r3, r1
 8002268:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
 800226c:	e00a      	b.n	8002284 <__NVIC_SetPriority+0x40>
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800226e:	4909      	ldr	r1, [pc, #36]	; (8002294 <__NVIC_SetPriority+0x50>)
 8002270:	79fb      	ldrb	r3, [r7, #7]
 8002272:	f003 030f 	and.w	r3, r3, #15
 8002276:	3b04      	subs	r3, #4
 8002278:	683a      	ldr	r2, [r7, #0]
 800227a:	b2d2      	uxtb	r2, r2
 800227c:	0092      	lsls	r2, r2, #2
 800227e:	b2d2      	uxtb	r2, r2
 8002280:	440b      	add	r3, r1
 8002282:	761a      	strb	r2, [r3, #24]
  }
}
 8002284:	370c      	adds	r7, #12
 8002286:	46bd      	mov	sp, r7
 8002288:	f85d 7b04 	ldr.w	r7, [sp], #4
 800228c:	4770      	bx	lr
 800228e:	bf00      	nop
 8002290:	e000e100 	.word	0xe000e100
 8002294:	e000ed00 	.word	0xe000ed00

08002298 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8002298:	b480      	push	{r7}
 800229a:	b089      	sub	sp, #36	; 0x24
 800229c:	af00      	add	r7, sp, #0
 800229e:	60f8      	str	r0, [r7, #12]
 80022a0:	60b9      	str	r1, [r7, #8]
 80022a2:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 80022a4:	68fb      	ldr	r3, [r7, #12]
 80022a6:	f003 0307 	and.w	r3, r3, #7
 80022aa:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 80022ac:	69fb      	ldr	r3, [r7, #28]
 80022ae:	f1c3 0307 	rsb	r3, r3, #7
 80022b2:	2b06      	cmp	r3, #6
 80022b4:	bf28      	it	cs
 80022b6:	2306      	movcs	r3, #6
 80022b8:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 80022ba:	69fb      	ldr	r3, [r7, #28]
 80022bc:	3306      	adds	r3, #6
 80022be:	2b06      	cmp	r3, #6
 80022c0:	d902      	bls.n	80022c8 <NVIC_EncodePriority+0x30>
 80022c2:	69fb      	ldr	r3, [r7, #28]
 80022c4:	3b01      	subs	r3, #1
 80022c6:	e000      	b.n	80022ca <NVIC_EncodePriority+0x32>
 80022c8:	2300      	movs	r3, #0
 80022ca:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80022cc:	69bb      	ldr	r3, [r7, #24]
 80022ce:	2201      	movs	r2, #1
 80022d0:	fa02 f303 	lsl.w	r3, r2, r3
 80022d4:	1e5a      	subs	r2, r3, #1
 80022d6:	68bb      	ldr	r3, [r7, #8]
 80022d8:	401a      	ands	r2, r3
 80022da:	697b      	ldr	r3, [r7, #20]
 80022dc:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 80022de:	697b      	ldr	r3, [r7, #20]
 80022e0:	2101      	movs	r1, #1
 80022e2:	fa01 f303 	lsl.w	r3, r1, r3
 80022e6:	1e59      	subs	r1, r3, #1
 80022e8:	687b      	ldr	r3, [r7, #4]
 80022ea:	400b      	ands	r3, r1
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));

  return (
 80022ec:	4313      	orrs	r3, r2
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
         );
}
 80022ee:	4618      	mov	r0, r3
 80022f0:	3724      	adds	r7, #36	; 0x24
 80022f2:	46bd      	mov	sp, r7
 80022f4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80022f8:	4770      	bx	lr
 80022fa:	bf00      	nop

080022fc <XMC_USIC_CH_SetInputSource>:
 * \par<b>Related APIs:</b><BR>
 * XMC_USIC_CH_EnableInputInversion(), XMC_USIC_CH_EnableInputDigitalFilter(), XMC_USIC_CH_EnableInputSync(),
 * XMC_USIC_CH_SetInputSamplingFreq()\n\n\n
 */
__STATIC_INLINE void XMC_USIC_CH_SetInputSource(XMC_USIC_CH_t *const channel, const XMC_USIC_CH_INPUT_t input, const uint8_t source)
{
 80022fc:	b480      	push	{r7}
 80022fe:	b083      	sub	sp, #12
 8002300:	af00      	add	r7, sp, #0
 8002302:	6078      	str	r0, [r7, #4]
 8002304:	460b      	mov	r3, r1
 8002306:	70fb      	strb	r3, [r7, #3]
 8002308:	4613      	mov	r3, r2
 800230a:	70bb      	strb	r3, [r7, #2]
  channel->DXCR[input] = (uint32_t)((channel->DXCR[input] & (uint32_t)(~USIC_CH_DXCR_DSEL_Msk)) |
 800230c:	78f8      	ldrb	r0, [r7, #3]
 800230e:	78fb      	ldrb	r3, [r7, #3]
 8002310:	687a      	ldr	r2, [r7, #4]
 8002312:	3306      	adds	r3, #6
 8002314:	009b      	lsls	r3, r3, #2
 8002316:	4413      	add	r3, r2
 8002318:	685b      	ldr	r3, [r3, #4]
 800231a:	f023 0207 	bic.w	r2, r3, #7
                         ((uint32_t)source << USIC_CH_DXCR_DSEL_Pos));
 800231e:	78bb      	ldrb	r3, [r7, #2]
 * XMC_USIC_CH_EnableInputInversion(), XMC_USIC_CH_EnableInputDigitalFilter(), XMC_USIC_CH_EnableInputSync(),
 * XMC_USIC_CH_SetInputSamplingFreq()\n\n\n
 */
__STATIC_INLINE void XMC_USIC_CH_SetInputSource(XMC_USIC_CH_t *const channel, const XMC_USIC_CH_INPUT_t input, const uint8_t source)
{
  channel->DXCR[input] = (uint32_t)((channel->DXCR[input] & (uint32_t)(~USIC_CH_DXCR_DSEL_Msk)) |
 8002320:	431a      	orrs	r2, r3
 8002322:	6879      	ldr	r1, [r7, #4]
 8002324:	1d83      	adds	r3, r0, #6
 8002326:	009b      	lsls	r3, r3, #2
 8002328:	440b      	add	r3, r1
 800232a:	605a      	str	r2, [r3, #4]
                         ((uint32_t)source << USIC_CH_DXCR_DSEL_Pos));
}
 800232c:	370c      	adds	r7, #12
 800232e:	46bd      	mov	sp, r7
 8002330:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002334:	4770      	bx	lr
 8002336:	bf00      	nop

08002338 <XMC_USIC_CH_SetWordLength>:
 *
 * \par<b>Related APIs:</b><BR>
 * XMC_USIC_CH_SetFrameLength()\n\n\n
 */
__STATIC_INLINE void XMC_USIC_CH_SetWordLength(XMC_USIC_CH_t *const channel, const uint8_t word_length)
{
 8002338:	b480      	push	{r7}
 800233a:	b083      	sub	sp, #12
 800233c:	af00      	add	r7, sp, #0
 800233e:	6078      	str	r0, [r7, #4]
 8002340:	460b      	mov	r3, r1
 8002342:	70fb      	strb	r3, [r7, #3]
  channel->SCTR = (uint32_t)(channel->SCTR & (~USIC_CH_SCTR_WLE_Msk)) |
 8002344:	687b      	ldr	r3, [r7, #4]
 8002346:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8002348:	f023 6270 	bic.w	r2, r3, #251658240	; 0xf000000
                  (uint32_t)(((uint32_t)word_length - 1UL)  << USIC_CH_SCTR_WLE_Pos);
 800234c:	78fb      	ldrb	r3, [r7, #3]
 800234e:	3b01      	subs	r3, #1
 8002350:	061b      	lsls	r3, r3, #24
 * \par<b>Related APIs:</b><BR>
 * XMC_USIC_CH_SetFrameLength()\n\n\n
 */
__STATIC_INLINE void XMC_USIC_CH_SetWordLength(XMC_USIC_CH_t *const channel, const uint8_t word_length)
{
  channel->SCTR = (uint32_t)(channel->SCTR & (~USIC_CH_SCTR_WLE_Msk)) |
 8002352:	431a      	orrs	r2, r3
 8002354:	687b      	ldr	r3, [r7, #4]
 8002356:	635a      	str	r2, [r3, #52]	; 0x34
                  (uint32_t)(((uint32_t)word_length - 1UL)  << USIC_CH_SCTR_WLE_Pos);
}
 8002358:	370c      	adds	r7, #12
 800235a:	46bd      	mov	sp, r7
 800235c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002360:	4770      	bx	lr
 8002362:	bf00      	nop

08002364 <XMC_USIC_CH_SetFrameLength>:
 *
 * \par<b>Related APIs:</b><BR>
 * XMC_USIC_CH_SetWordLength(), XMC_USIC_CH_EnableFrameLengthControl() \n\n\n
 */
__STATIC_INLINE void XMC_USIC_CH_SetFrameLength(XMC_USIC_CH_t *const channel, const uint8_t frame_length)
{
 8002364:	b480      	push	{r7}
 8002366:	b083      	sub	sp, #12
 8002368:	af00      	add	r7, sp, #0
 800236a:	6078      	str	r0, [r7, #4]
 800236c:	460b      	mov	r3, r1
 800236e:	70fb      	strb	r3, [r7, #3]
  channel->SCTR = (uint32_t)(channel->SCTR & (~USIC_CH_SCTR_FLE_Msk)) |
 8002370:	687b      	ldr	r3, [r7, #4]
 8002372:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8002374:	f423 127c 	bic.w	r2, r3, #4128768	; 0x3f0000
                  (((uint32_t)frame_length - 0x1U)  << USIC_CH_SCTR_FLE_Pos);
 8002378:	78fb      	ldrb	r3, [r7, #3]
 800237a:	3b01      	subs	r3, #1
 800237c:	041b      	lsls	r3, r3, #16
 * \par<b>Related APIs:</b><BR>
 * XMC_USIC_CH_SetWordLength(), XMC_USIC_CH_EnableFrameLengthControl() \n\n\n
 */
__STATIC_INLINE void XMC_USIC_CH_SetFrameLength(XMC_USIC_CH_t *const channel, const uint8_t frame_length)
{
  channel->SCTR = (uint32_t)(channel->SCTR & (~USIC_CH_SCTR_FLE_Msk)) |
 800237e:	431a      	orrs	r2, r3
 8002380:	687b      	ldr	r3, [r7, #4]
 8002382:	635a      	str	r2, [r3, #52]	; 0x34
                  (((uint32_t)frame_length - 0x1U)  << USIC_CH_SCTR_FLE_Pos);
}
 8002384:	370c      	adds	r7, #12
 8002386:	46bd      	mov	sp, r7
 8002388:	f85d 7b04 	ldr.w	r7, [sp], #4
 800238c:	4770      	bx	lr
 800238e:	bf00      	nop

08002390 <XMC_USIC_CH_ConfigureShiftClockOutput>:
 * 
 */
__STATIC_INLINE void XMC_USIC_CH_ConfigureShiftClockOutput(XMC_USIC_CH_t *const channel,
                                                           const XMC_USIC_CH_BRG_SHIFT_CLOCK_PASSIVE_LEVEL_t passive_level,
                                                           const XMC_USIC_CH_BRG_SHIFT_CLOCK_OUTPUT_t clock_output)
{
 8002390:	b480      	push	{r7}
 8002392:	b085      	sub	sp, #20
 8002394:	af00      	add	r7, sp, #0
 8002396:	60f8      	str	r0, [r7, #12]
 8002398:	60b9      	str	r1, [r7, #8]
 800239a:	607a      	str	r2, [r7, #4]
  channel->BRG = (uint32_t)(channel->BRG & (~(USIC_CH_BRG_SCLKCFG_Msk |
 800239c:	68fb      	ldr	r3, [r7, #12]
 800239e:	695b      	ldr	r3, [r3, #20]
 80023a0:	f023 4250 	bic.w	r2, r3, #3489660928	; 0xd0000000
                                             USIC_CH_BRG_SCLKOSEL_Msk))) |
                 (uint32_t)passive_level |
 80023a4:	68bb      	ldr	r3, [r7, #8]
__STATIC_INLINE void XMC_USIC_CH_ConfigureShiftClockOutput(XMC_USIC_CH_t *const channel,
                                                           const XMC_USIC_CH_BRG_SHIFT_CLOCK_PASSIVE_LEVEL_t passive_level,
                                                           const XMC_USIC_CH_BRG_SHIFT_CLOCK_OUTPUT_t clock_output)
{
  channel->BRG = (uint32_t)(channel->BRG & (~(USIC_CH_BRG_SCLKCFG_Msk |
                                             USIC_CH_BRG_SCLKOSEL_Msk))) |
 80023a6:	431a      	orrs	r2, r3
                 (uint32_t)passive_level |
 80023a8:	687b      	ldr	r3, [r7, #4]
 80023aa:	431a      	orrs	r2, r3
 */
__STATIC_INLINE void XMC_USIC_CH_ConfigureShiftClockOutput(XMC_USIC_CH_t *const channel,
                                                           const XMC_USIC_CH_BRG_SHIFT_CLOCK_PASSIVE_LEVEL_t passive_level,
                                                           const XMC_USIC_CH_BRG_SHIFT_CLOCK_OUTPUT_t clock_output)
{
  channel->BRG = (uint32_t)(channel->BRG & (~(USIC_CH_BRG_SCLKCFG_Msk |
 80023ac:	68fb      	ldr	r3, [r7, #12]
 80023ae:	615a      	str	r2, [r3, #20]
                                             USIC_CH_BRG_SCLKOSEL_Msk))) |
                 (uint32_t)passive_level |
                 (uint32_t)clock_output;
}
 80023b0:	3714      	adds	r7, #20
 80023b2:	46bd      	mov	sp, r7
 80023b4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80023b8:	4770      	bx	lr
 80023ba:	bf00      	nop

080023bc <XMC_USIC_CH_SetMode>:
 *
 * \par<b>Related APIs:</b><BR>
 * XMC_USIC_Enable(), XMC_USIC_CH_Enable() \n\n\n
 */
__STATIC_INLINE void XMC_USIC_CH_SetMode(XMC_USIC_CH_t *const channel, const XMC_USIC_CH_OPERATING_MODE_t mode)
{
 80023bc:	b480      	push	{r7}
 80023be:	b083      	sub	sp, #12
 80023c0:	af00      	add	r7, sp, #0
 80023c2:	6078      	str	r0, [r7, #4]
 80023c4:	460b      	mov	r3, r1
 80023c6:	70fb      	strb	r3, [r7, #3]
  channel->CCR = (uint32_t)(channel->CCR & (~(USIC_CH_CCR_MODE_Msk))) | (uint32_t)mode;
 80023c8:	687b      	ldr	r3, [r7, #4]
 80023ca:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80023cc:	f023 020f 	bic.w	r2, r3, #15
 80023d0:	78fb      	ldrb	r3, [r7, #3]
 80023d2:	431a      	orrs	r2, r3
 80023d4:	687b      	ldr	r3, [r7, #4]
 80023d6:	641a      	str	r2, [r3, #64]	; 0x40
}
 80023d8:	370c      	adds	r7, #12
 80023da:	46bd      	mov	sp, r7
 80023dc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80023e0:	4770      	bx	lr
 80023e2:	bf00      	nop

080023e4 <XMC_SPI_CH_Start>:
 *
 * \par<b>Related APIs:</b><BR>
 * XMC_SPI_CH_Init(), XMC_SPI_CH_Stop()
 */
__STATIC_INLINE void XMC_SPI_CH_Start(XMC_USIC_CH_t *const channel)
{
 80023e4:	b580      	push	{r7, lr}
 80023e6:	b082      	sub	sp, #8
 80023e8:	af00      	add	r7, sp, #0
 80023ea:	6078      	str	r0, [r7, #4]
  /* USIC channel in SPI mode */
  XMC_USIC_CH_SetMode(channel, XMC_USIC_CH_OPERATING_MODE_SPI);
 80023ec:	6878      	ldr	r0, [r7, #4]
 80023ee:	2101      	movs	r1, #1
 80023f0:	f7ff ffe4 	bl	80023bc <XMC_USIC_CH_SetMode>
}
 80023f4:	3708      	adds	r7, #8
 80023f6:	46bd      	mov	sp, r7
 80023f8:	bd80      	pop	{r7, pc}
 80023fa:	bf00      	nop

080023fc <XMC_SPI_CH_SetSlaveSelectDelay>:
 * This delay is dependent on the peripheral clock. The maximum possible value supported by this API
 * is 30 clock cycles.
 *
 */
__STATIC_INLINE void XMC_SPI_CH_SetSlaveSelectDelay(XMC_USIC_CH_t *const channel,uint32_t sclk_period)
{
 80023fc:	b480      	push	{r7}
 80023fe:	b083      	sub	sp, #12
 8002400:	af00      	add	r7, sp, #0
 8002402:	6078      	str	r0, [r7, #4]
 8002404:	6039      	str	r1, [r7, #0]

  channel->BRG = (channel->BRG & ~(USIC_CH_BRG_DCTQ_Msk |
 8002406:	687b      	ldr	r3, [r7, #4]
 8002408:	695b      	ldr	r3, [r3, #20]
 800240a:	f423 42fe 	bic.w	r2, r3, #32512	; 0x7f00
								   USIC_CH_BRG_PCTQ_Msk)) |
                 (((sclk_period - 1U) << USIC_CH_BRG_DCTQ_Pos) | (0x01U << USIC_CH_BRG_PCTQ_Pos));
 800240e:	683b      	ldr	r3, [r7, #0]
 8002410:	3b01      	subs	r3, #1
 8002412:	029b      	lsls	r3, r3, #10
 */
__STATIC_INLINE void XMC_SPI_CH_SetSlaveSelectDelay(XMC_USIC_CH_t *const channel,uint32_t sclk_period)
{

  channel->BRG = (channel->BRG & ~(USIC_CH_BRG_DCTQ_Msk |
								   USIC_CH_BRG_PCTQ_Msk)) |
 8002414:	4313      	orrs	r3, r2
 8002416:	f443 7280 	orr.w	r2, r3, #256	; 0x100
 *
 */
__STATIC_INLINE void XMC_SPI_CH_SetSlaveSelectDelay(XMC_USIC_CH_t *const channel,uint32_t sclk_period)
{

  channel->BRG = (channel->BRG & ~(USIC_CH_BRG_DCTQ_Msk |
 800241a:	687b      	ldr	r3, [r7, #4]
 800241c:	615a      	str	r2, [r3, #20]
								   USIC_CH_BRG_PCTQ_Msk)) |
                 (((sclk_period - 1U) << USIC_CH_BRG_DCTQ_Pos) | (0x01U << USIC_CH_BRG_PCTQ_Pos));
}
 800241e:	370c      	adds	r7, #12
 8002420:	46bd      	mov	sp, r7
 8002422:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002426:	4770      	bx	lr

08002428 <XMC_SPI_CH_ConfigureShiftClockOutput>:
 * period. These settings are applicable only in master mode.
 */
__STATIC_INLINE void XMC_SPI_CH_ConfigureShiftClockOutput(XMC_USIC_CH_t *const channel,
                                                          const XMC_SPI_CH_BRG_SHIFT_CLOCK_PASSIVE_LEVEL_t passive_level,
                                                          const XMC_SPI_CH_BRG_SHIFT_CLOCK_OUTPUT_t clock_output)
{
 8002428:	b580      	push	{r7, lr}
 800242a:	b084      	sub	sp, #16
 800242c:	af00      	add	r7, sp, #0
 800242e:	60f8      	str	r0, [r7, #12]
 8002430:	60b9      	str	r1, [r7, #8]
 8002432:	607a      	str	r2, [r7, #4]
  XMC_USIC_CH_ConfigureShiftClockOutput(channel, (XMC_USIC_CH_BRG_SHIFT_CLOCK_PASSIVE_LEVEL_t)passive_level,
 8002434:	68f8      	ldr	r0, [r7, #12]
 8002436:	68b9      	ldr	r1, [r7, #8]
 8002438:	687a      	ldr	r2, [r7, #4]
 800243a:	f7ff ffa9 	bl	8002390 <XMC_USIC_CH_ConfigureShiftClockOutput>
                                       (XMC_USIC_CH_BRG_SHIFT_CLOCK_OUTPUT_t)clock_output);
}
 800243e:	3710      	adds	r7, #16
 8002440:	46bd      	mov	sp, r7
 8002442:	bd80      	pop	{r7, pc}

08002444 <XMC_SPI_CH_SetWordLength>:
 *
 * \par<b>Related APIs:</b><BR>
 * XMC_SPI_CH_SetFrameLength()
 */
__STATIC_INLINE void XMC_SPI_CH_SetWordLength(XMC_USIC_CH_t *const channel, const uint8_t word_length)
{
 8002444:	b580      	push	{r7, lr}
 8002446:	b082      	sub	sp, #8
 8002448:	af00      	add	r7, sp, #0
 800244a:	6078      	str	r0, [r7, #4]
 800244c:	460b      	mov	r3, r1
 800244e:	70fb      	strb	r3, [r7, #3]
  XMC_USIC_CH_SetWordLength(channel, word_length);
 8002450:	78fb      	ldrb	r3, [r7, #3]
 8002452:	6878      	ldr	r0, [r7, #4]
 8002454:	4619      	mov	r1, r3
 8002456:	f7ff ff6f 	bl	8002338 <XMC_USIC_CH_SetWordLength>
}
 800245a:	3708      	adds	r7, #8
 800245c:	46bd      	mov	sp, r7
 800245e:	bd80      	pop	{r7, pc}

08002460 <XMC_SPI_CH_SetFrameLength>:
 *
 * \par<b>Related APIs:</b><BR>
 * XMC_USIC_CH_SetWordLength(), XMC_USIC_CH_EnableFrameLengthControl(), XMC_SPI_CH_DisableSlaveSelect()
 */
__STATIC_INLINE void XMC_SPI_CH_SetFrameLength(XMC_USIC_CH_t *const channel, const uint8_t frame_length)
{
 8002460:	b580      	push	{r7, lr}
 8002462:	b082      	sub	sp, #8
 8002464:	af00      	add	r7, sp, #0
 8002466:	6078      	str	r0, [r7, #4]
 8002468:	460b      	mov	r3, r1
 800246a:	70fb      	strb	r3, [r7, #3]
  XMC_USIC_CH_SetFrameLength(channel, frame_length);
 800246c:	78fb      	ldrb	r3, [r7, #3]
 800246e:	6878      	ldr	r0, [r7, #4]
 8002470:	4619      	mov	r1, r3
 8002472:	f7ff ff77 	bl	8002364 <XMC_USIC_CH_SetFrameLength>
}
 8002476:	3708      	adds	r7, #8
 8002478:	46bd      	mov	sp, r7
 800247a:	bd80      	pop	{r7, pc}

0800247c <XMC_SPI_CH_SetInputSource>:
 * the SPI communication.
 */
__STATIC_INLINE void XMC_SPI_CH_SetInputSource(XMC_USIC_CH_t *const channel,
                                               const XMC_SPI_CH_INPUT_t input,
                                               const uint8_t source)
{
 800247c:	b580      	push	{r7, lr}
 800247e:	b082      	sub	sp, #8
 8002480:	af00      	add	r7, sp, #0
 8002482:	6078      	str	r0, [r7, #4]
 8002484:	460b      	mov	r3, r1
 8002486:	70fb      	strb	r3, [r7, #3]
 8002488:	4613      	mov	r3, r2
 800248a:	70bb      	strb	r3, [r7, #2]
  channel->DXCR[input] = (uint32_t)(channel->DXCR[input] & (~USIC_CH_DX0CR_DSEN_Msk)) | USIC_CH_DX0CR_INSW_Msk;
 800248c:	78f8      	ldrb	r0, [r7, #3]
 800248e:	78fb      	ldrb	r3, [r7, #3]
 8002490:	687a      	ldr	r2, [r7, #4]
 8002492:	3306      	adds	r3, #6
 8002494:	009b      	lsls	r3, r3, #2
 8002496:	4413      	add	r3, r2
 8002498:	685b      	ldr	r3, [r3, #4]
 800249a:	f023 0350 	bic.w	r3, r3, #80	; 0x50
 800249e:	f043 0210 	orr.w	r2, r3, #16
 80024a2:	6879      	ldr	r1, [r7, #4]
 80024a4:	1d83      	adds	r3, r0, #6
 80024a6:	009b      	lsls	r3, r3, #2
 80024a8:	440b      	add	r3, r1
 80024aa:	605a      	str	r2, [r3, #4]
  XMC_USIC_CH_SetInputSource(channel, (XMC_USIC_CH_INPUT_t)input, source);
 80024ac:	78fa      	ldrb	r2, [r7, #3]
 80024ae:	78bb      	ldrb	r3, [r7, #2]
 80024b0:	6878      	ldr	r0, [r7, #4]
 80024b2:	4611      	mov	r1, r2
 80024b4:	461a      	mov	r2, r3
 80024b6:	f7ff ff21 	bl	80022fc <XMC_USIC_CH_SetInputSource>
}
 80024ba:	3708      	adds	r7, #8
 80024bc:	46bd      	mov	sp, r7
 80024be:	bd80      	pop	{r7, pc}

080024c0 <SPI_MASTER_0_lInit>:
 * @brief Configure the port registers and data input registers of SPI channel
 *
 * @param[in] handle Pointer to an object of SPI_MASTER configuration
 */
static SPI_MASTER_STATUS_t SPI_MASTER_0_lInit(void)
{
 80024c0:	b580      	push	{r7, lr}
 80024c2:	b082      	sub	sp, #8
 80024c4:	af00      	add	r7, sp, #0
  SPI_MASTER_STATUS_t status;
  status = SPI_MASTER_STATUS_SUCCESS; 
 80024c6:	2300      	movs	r3, #0
 80024c8:	71fb      	strb	r3, [r7, #7]
  /* LLD initialization */
  XMC_SPI_CH_Init(XMC_SPI2_CH0, &SPI_MASTER_0_Channel_Config);
 80024ca:	483d      	ldr	r0, [pc, #244]	; (80025c0 <SPI_MASTER_0_lInit+0x100>)
 80024cc:	493d      	ldr	r1, [pc, #244]	; (80025c4 <SPI_MASTER_0_lInit+0x104>)
 80024ce:	f7fe fe87 	bl	80011e0 <XMC_SPI_CH_Init>
                             
  XMC_SPI_CH_SetWordLength(XMC_SPI2_CH0, (uint8_t)8);
 80024d2:	483b      	ldr	r0, [pc, #236]	; (80025c0 <SPI_MASTER_0_lInit+0x100>)
 80024d4:	2108      	movs	r1, #8
 80024d6:	f7ff ffb5 	bl	8002444 <XMC_SPI_CH_SetWordLength>

  XMC_SPI_CH_SetFrameLength(XMC_SPI2_CH0, (uint8_t)16);
 80024da:	4839      	ldr	r0, [pc, #228]	; (80025c0 <SPI_MASTER_0_lInit+0x100>)
 80024dc:	2110      	movs	r1, #16
 80024de:	f7ff ffbf 	bl	8002460 <XMC_SPI_CH_SetFrameLength>

  /* Configure the clock polarity and clock delay */
  XMC_SPI_CH_ConfigureShiftClockOutput(XMC_SPI2_CH0,
 80024e2:	4837      	ldr	r0, [pc, #220]	; (80025c0 <SPI_MASTER_0_lInit+0x100>)
 80024e4:	2100      	movs	r1, #0
 80024e6:	2200      	movs	r2, #0
 80024e8:	f7ff ff9e 	bl	8002428 <XMC_SPI_CH_ConfigureShiftClockOutput>
                                       XMC_SPI_CH_BRG_SHIFT_CLOCK_PASSIVE_LEVEL_0_DELAY_DISABLED,
                                       XMC_SPI_CH_BRG_SHIFT_CLOCK_OUTPUT_SCLK);
  /* Configure Leading/Trailing delay */
  XMC_SPI_CH_SetSlaveSelectDelay(XMC_SPI2_CH0, 2U);
 80024ec:	4834      	ldr	r0, [pc, #208]	; (80025c0 <SPI_MASTER_0_lInit+0x100>)
 80024ee:	2102      	movs	r1, #2
 80024f0:	f7ff ff84 	bl	80023fc <XMC_SPI_CH_SetSlaveSelectDelay>

               
  /* Configure the input pin properties */
  XMC_GPIO_Init((XMC_GPIO_PORT_t *)PORT3_BASE, (uint8_t)7, &SPI_MASTER_0_MISO_Config.port_config);
 80024f4:	4834      	ldr	r0, [pc, #208]	; (80025c8 <SPI_MASTER_0_lInit+0x108>)
 80024f6:	2107      	movs	r1, #7
 80024f8:	4a34      	ldr	r2, [pc, #208]	; (80025cc <SPI_MASTER_0_lInit+0x10c>)
 80024fa:	f7fd ffab 	bl	8000454 <XMC_GPIO_Init>

  /* Configure the data input line selected */
  XMC_SPI_CH_SetInputSource(XMC_SPI2_CH0, XMC_SPI_CH_INPUT_DIN0, (uint8_t)SPI_MASTER_INPUT_C);
 80024fe:	4830      	ldr	r0, [pc, #192]	; (80025c0 <SPI_MASTER_0_lInit+0x100>)
 8002500:	2100      	movs	r1, #0
 8002502:	2202      	movs	r2, #2
 8002504:	f7ff ffba 	bl	800247c <XMC_SPI_CH_SetInputSource>
  /* Start the SPI_Channel */
  XMC_SPI_CH_Start(XMC_SPI2_CH0);
 8002508:	482d      	ldr	r0, [pc, #180]	; (80025c0 <SPI_MASTER_0_lInit+0x100>)
 800250a:	f7ff ff6b 	bl	80023e4 <XMC_SPI_CH_Start>

  /* Configure the output pin properties */
  XMC_GPIO_Init((XMC_GPIO_PORT_t *)PORT3_BASE, (uint8_t)8, &SPI_MASTER_0_MOSI_Config.port_config);
 800250e:	482e      	ldr	r0, [pc, #184]	; (80025c8 <SPI_MASTER_0_lInit+0x108>)
 8002510:	2108      	movs	r1, #8
 8002512:	4a2f      	ldr	r2, [pc, #188]	; (80025d0 <SPI_MASTER_0_lInit+0x110>)
 8002514:	f7fd ff9e 	bl	8000454 <XMC_GPIO_Init>
    
  /* Initialize SPI SCLK out pin */
  XMC_GPIO_Init((XMC_GPIO_PORT_t *)PORT3_BASE, (uint8_t)9, &SPI_MASTER_0_SCLKOUT_Config.port_config);
 8002518:	482b      	ldr	r0, [pc, #172]	; (80025c8 <SPI_MASTER_0_lInit+0x108>)
 800251a:	2109      	movs	r1, #9
 800251c:	4a2d      	ldr	r2, [pc, #180]	; (80025d4 <SPI_MASTER_0_lInit+0x114>)
 800251e:	f7fd ff99 	bl	8000454 <XMC_GPIO_Init>

  /* Configure the pin properties */
  XMC_GPIO_Init((XMC_GPIO_PORT_t *)PORT5_BASE, (uint8_t)4, &SPI_MASTER_0_SS_0_Config.port_config);
 8002522:	482d      	ldr	r0, [pc, #180]	; (80025d8 <SPI_MASTER_0_lInit+0x118>)
 8002524:	2104      	movs	r1, #4
 8002526:	4a2d      	ldr	r2, [pc, #180]	; (80025dc <SPI_MASTER_0_lInit+0x11c>)
 8002528:	f7fd ff94 	bl	8000454 <XMC_GPIO_Init>
  XMC_SPI_CH_EnableSlaveSelect(XMC_SPI2_CH0, XMC_SPI_CH_SLAVE_SELECT_1);
 800252c:	4824      	ldr	r0, [pc, #144]	; (80025c0 <SPI_MASTER_0_lInit+0x100>)
 800252e:	f44f 3100 	mov.w	r1, #131072	; 0x20000
 8002532:	f7fe fe95 	bl	8001260 <XMC_SPI_CH_EnableSlaveSelect>

  XMC_USIC_CH_SetInterruptNodePointer(XMC_SPI2_CH0,
 8002536:	4822      	ldr	r0, [pc, #136]	; (80025c0 <SPI_MASTER_0_lInit+0x100>)
 8002538:	2110      	movs	r1, #16
 800253a:	2200      	movs	r2, #0
 800253c:	f7ff f88c 	bl	8001658 <XMC_USIC_CH_SetInterruptNodePointer>
                                      XMC_USIC_CH_INTERRUPT_NODE_POINTER_PROTOCOL,
                                      (uint32_t)SPI_MASTER_SR_ID_0);
            
  /* Configure transmit FIFO settings */
  XMC_USIC_CH_TXFIFO_Configure(XMC_SPI2_CH0,
 8002540:	481f      	ldr	r0, [pc, #124]	; (80025c0 <SPI_MASTER_0_lInit+0x100>)
 8002542:	2110      	movs	r1, #16
 8002544:	2204      	movs	r2, #4
 8002546:	2301      	movs	r3, #1
 8002548:	f7ff f812 	bl	8001570 <XMC_USIC_CH_TXFIFO_Configure>
                               (XMC_USIC_CH_FIFO_SIZE_t)XMC_USIC_CH_FIFO_SIZE_16WORDS,
                               1U);

  /* Configure the service interrupt nodes for standard transmit FIFO events */
               
  XMC_USIC_CH_TXFIFO_SetInterruptNodePointer(XMC_SPI2_CH0,
 800254c:	481c      	ldr	r0, [pc, #112]	; (80025c0 <SPI_MASTER_0_lInit+0x100>)
 800254e:	2110      	movs	r1, #16
 8002550:	2203      	movs	r2, #3
 8002552:	f7ff f89d 	bl	8001690 <XMC_USIC_CH_TXFIFO_SetInterruptNodePointer>
                                             XMC_USIC_CH_TXFIFO_INTERRUPT_NODE_POINTER_STANDARD,
                                             (uint32_t)SPI_MASTER_SR_ID_3);
  /* Configure receive FIFO settings */
  XMC_USIC_CH_RXFIFO_Configure(XMC_SPI2_CH0,
 8002556:	481a      	ldr	r0, [pc, #104]	; (80025c0 <SPI_MASTER_0_lInit+0x100>)
 8002558:	2100      	movs	r1, #0
 800255a:	2204      	movs	r2, #4
 800255c:	2300      	movs	r3, #0
 800255e:	f7ff f82f 	bl	80015c0 <XMC_USIC_CH_RXFIFO_Configure>
                               0U,
                               (XMC_USIC_CH_FIFO_SIZE_t)XMC_USIC_CH_FIFO_SIZE_16WORDS,
                               0U);
             
  XMC_USIC_CH_RXFIFO_SetInterruptNodePointer(XMC_SPI2_CH0,
 8002562:	4817      	ldr	r0, [pc, #92]	; (80025c0 <SPI_MASTER_0_lInit+0x100>)
 8002564:	2110      	movs	r1, #16
 8002566:	2202      	movs	r2, #2
 8002568:	f7ff f8b0 	bl	80016cc <XMC_USIC_CH_RXFIFO_SetInterruptNodePointer>
                                             XMC_USIC_CH_RXFIFO_INTERRUPT_NODE_POINTER_STANDARD,
                                             (uint32_t)SPI_MASTER_SR_ID_2);
  XMC_USIC_CH_RXFIFO_SetInterruptNodePointer(XMC_SPI2_CH0,
 800256c:	4814      	ldr	r0, [pc, #80]	; (80025c0 <SPI_MASTER_0_lInit+0x100>)
 800256e:	2113      	movs	r1, #19
 8002570:	2202      	movs	r2, #2
 8002572:	f7ff f8ab 	bl	80016cc <XMC_USIC_CH_RXFIFO_SetInterruptNodePointer>
                                             XMC_USIC_CH_RXFIFO_INTERRUPT_NODE_POINTER_ALTERNATE,
                                             (uint32_t)SPI_MASTER_SR_ID_2);
  /* Set priority of the Transmit interrupt */
  NVIC_SetPriority((IRQn_Type)99, NVIC_EncodePriority(NVIC_GetPriorityGrouping(), 63U, 0U));
 8002576:	f7ff fe3b 	bl	80021f0 <__NVIC_GetPriorityGrouping>
 800257a:	4603      	mov	r3, r0
 800257c:	4618      	mov	r0, r3
 800257e:	213f      	movs	r1, #63	; 0x3f
 8002580:	2200      	movs	r2, #0
 8002582:	f7ff fe89 	bl	8002298 <NVIC_EncodePriority>
 8002586:	4603      	mov	r3, r0
 8002588:	2063      	movs	r0, #99	; 0x63
 800258a:	4619      	mov	r1, r3
 800258c:	f7ff fe5a 	bl	8002244 <__NVIC_SetPriority>
     
  /* Enable Transmit interrupt */
  NVIC_EnableIRQ((IRQn_Type)99);
 8002590:	2063      	movs	r0, #99	; 0x63
 8002592:	f7ff fe3b 	bl	800220c <__NVIC_EnableIRQ>
             
  /* Set priority of the Receive interrupt */
  NVIC_SetPriority((IRQn_Type)98, NVIC_EncodePriority(NVIC_GetPriorityGrouping(), 62U, 0U));
 8002596:	f7ff fe2b 	bl	80021f0 <__NVIC_GetPriorityGrouping>
 800259a:	4603      	mov	r3, r0
 800259c:	4618      	mov	r0, r3
 800259e:	213e      	movs	r1, #62	; 0x3e
 80025a0:	2200      	movs	r2, #0
 80025a2:	f7ff fe79 	bl	8002298 <NVIC_EncodePriority>
 80025a6:	4603      	mov	r3, r0
 80025a8:	2062      	movs	r0, #98	; 0x62
 80025aa:	4619      	mov	r1, r3
 80025ac:	f7ff fe4a 	bl	8002244 <__NVIC_SetPriority>
    
  /* Enable Receive interrupt */
  NVIC_EnableIRQ((IRQn_Type)98);
 80025b0:	2062      	movs	r0, #98	; 0x62
 80025b2:	f7ff fe2b 	bl	800220c <__NVIC_EnableIRQ>
    
  return status;
 80025b6:	79fb      	ldrb	r3, [r7, #7]
}
 80025b8:	4618      	mov	r0, r3
 80025ba:	3708      	adds	r7, #8
 80025bc:	46bd      	mov	sp, r7
 80025be:	bd80      	pop	{r7, pc}
 80025c0:	48024000 	.word	0x48024000
 80025c4:	1ffe8814 	.word	0x1ffe8814
 80025c8:	48028300 	.word	0x48028300
 80025cc:	1ffe8988 	.word	0x1ffe8988
 80025d0:	1ffe8800 	.word	0x1ffe8800
 80025d4:	080061ec 	.word	0x080061ec
 80025d8:	48028500 	.word	0x48028500
 80025dc:	08006208 	.word	0x08006208

080025e0 <USIC2_3_IRQHandler>:
/*Transmit ISR*/
void SPI_MASTER_0_tx_handler()
{
 80025e0:	b580      	push	{r7, lr}
 80025e2:	af00      	add	r7, sp, #0
  SPI_MASTER_lTransmitHandler(&SPI_MASTER_0);
 80025e4:	4801      	ldr	r0, [pc, #4]	; (80025ec <USIC2_3_IRQHandler+0xc>)
 80025e6:	f7ff fb4f 	bl	8001c88 <SPI_MASTER_lTransmitHandler>
}
 80025ea:	bd80      	pop	{r7, pc}
 80025ec:	1ffe8844 	.word	0x1ffe8844

080025f0 <USIC2_2_IRQHandler>:

/*Receive ISR*/
void SPI_MASTER_0_rx_handler()
{
 80025f0:	b580      	push	{r7, lr}
 80025f2:	af00      	add	r7, sp, #0
  SPI_MASTER_lReceiveHandler(&SPI_MASTER_0);
 80025f4:	4801      	ldr	r0, [pc, #4]	; (80025fc <USIC2_2_IRQHandler+0xc>)
 80025f6:	f7ff fc81 	bl	8001efc <SPI_MASTER_lReceiveHandler>
}
 80025fa:	bd80      	pop	{r7, pc}
 80025fc:	1ffe8844 	.word	0x1ffe8844

08002600 <XMC_CCU4_EnableClock>:
 *
 * \par<b>Related APIs:</b><br>
 * XMC_CCU4_DisableClock()<BR> XMC_CCU4_EnableMultipleClocks()<BR> XMC_CCU4_StartPrescaler()<BR> XMC_CCU4_StopPrescaler().
 */
__STATIC_INLINE void XMC_CCU4_EnableClock(XMC_CCU4_MODULE_t *const module, const uint8_t slice_number)
{
 8002600:	b480      	push	{r7}
 8002602:	b083      	sub	sp, #12
 8002604:	af00      	add	r7, sp, #0
 8002606:	6078      	str	r0, [r7, #4]
 8002608:	460b      	mov	r3, r1
 800260a:	70fb      	strb	r3, [r7, #3]
  XMC_ASSERT("XMC_CCU4_EnableClock:Invalid Module Pointer", XMC_CCU4_IsValidModule(module));
  XMC_ASSERT("XMC_CCU4_EnableClock:Invalid Slice Number", (slice_number < 4U));

  module->GIDLC = ((uint32_t) 1) << slice_number;
 800260c:	78fb      	ldrb	r3, [r7, #3]
 800260e:	2201      	movs	r2, #1
 8002610:	409a      	lsls	r2, r3
 8002612:	687b      	ldr	r3, [r7, #4]
 8002614:	60da      	str	r2, [r3, #12]
}
 8002616:	370c      	adds	r7, #12
 8002618:	46bd      	mov	sp, r7
 800261a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800261e:	4770      	bx	lr

08002620 <XMC_CCU4_SLICE_StartTimer>:
 *
 * \par<b>Related APIs:</b><br>
 *  XMC_CCU4_SLICE_StopTimer().
 */
__STATIC_INLINE void XMC_CCU4_SLICE_StartTimer(XMC_CCU4_SLICE_t *const slice)
{
 8002620:	b480      	push	{r7}
 8002622:	b083      	sub	sp, #12
 8002624:	af00      	add	r7, sp, #0
 8002626:	6078      	str	r0, [r7, #4]
  XMC_ASSERT("XMC_CCU4_SLICE_StartTimer:Invalid Slice Pointer", XMC_CCU4_IsValidSlice(slice));
  slice->TCSET = CCU4_CC4_TCSET_TRBS_Msk;
 8002628:	687b      	ldr	r3, [r7, #4]
 800262a:	2201      	movs	r2, #1
 800262c:	60da      	str	r2, [r3, #12]
}
 800262e:	370c      	adds	r7, #12
 8002630:	46bd      	mov	sp, r7
 8002632:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002636:	4770      	bx	lr

08002638 <XMC_CCU4_SLICE_SetTimerPeriodMatch>:
 *
 * \par<b>Related APIs:</b><br>
 *  XMC_CCU4_SLICE_GetTimerPeriodMatch().
 */
__STATIC_INLINE void XMC_CCU4_SLICE_SetTimerPeriodMatch(XMC_CCU4_SLICE_t *const slice, const uint16_t period_val)
{
 8002638:	b480      	push	{r7}
 800263a:	b083      	sub	sp, #12
 800263c:	af00      	add	r7, sp, #0
 800263e:	6078      	str	r0, [r7, #4]
 8002640:	460b      	mov	r3, r1
 8002642:	807b      	strh	r3, [r7, #2]
  XMC_ASSERT("XMC_CCU4_SLICE_SetTimerPeriodMatch:Invalid Slice Pointer", XMC_CCU4_IsValidSlice(slice));
  slice->PRS = (uint32_t) period_val;
 8002644:	887a      	ldrh	r2, [r7, #2]
 8002646:	687b      	ldr	r3, [r7, #4]
 8002648:	635a      	str	r2, [r3, #52]	; 0x34
}
 800264a:	370c      	adds	r7, #12
 800264c:	46bd      	mov	sp, r7
 800264e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002652:	4770      	bx	lr

08002654 <XMC_CCU4_SLICE_SetTimerCompareMatch>:
 *
 * \par<b>Related APIs:</b><br>
 *  XMC_CCU4_SLICE_GetTimerPeriodMatch().
 */
__STATIC_INLINE void XMC_CCU4_SLICE_SetTimerCompareMatch(XMC_CCU4_SLICE_t *const slice, const uint16_t compare_val)
{
 8002654:	b480      	push	{r7}
 8002656:	b083      	sub	sp, #12
 8002658:	af00      	add	r7, sp, #0
 800265a:	6078      	str	r0, [r7, #4]
 800265c:	460b      	mov	r3, r1
 800265e:	807b      	strh	r3, [r7, #2]
  XMC_ASSERT("XMC_CCU4_SLICE_SetTimerCompareMatch:Invalid Slice Pointer", XMC_CCU4_IsValidSlice(slice));
  slice->CRS = (uint32_t) compare_val;
 8002660:	887a      	ldrh	r2, [r7, #2]
 8002662:	687b      	ldr	r3, [r7, #4]
 8002664:	63da      	str	r2, [r3, #60]	; 0x3c
}
 8002666:	370c      	adds	r7, #12
 8002668:	46bd      	mov	sp, r7
 800266a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800266e:	4770      	bx	lr

08002670 <XMC_CCU4_EnableShadowTransfer>:
 *
 * \par<b>Related APIs:</b><br>
 *  None.
 */
__STATIC_INLINE void XMC_CCU4_EnableShadowTransfer(XMC_CCU4_MODULE_t *const module, const uint32_t shadow_transfer_msk)
{
 8002670:	b480      	push	{r7}
 8002672:	b083      	sub	sp, #12
 8002674:	af00      	add	r7, sp, #0
 8002676:	6078      	str	r0, [r7, #4]
 8002678:	6039      	str	r1, [r7, #0]
  XMC_ASSERT("XMC_CCU4_EnableShadowTransfer:Invalid Slice Pointer", XMC_CCU4_IsValidModule(module));
  module->GCSS = (uint32_t)shadow_transfer_msk;  
 800267a:	687b      	ldr	r3, [r7, #4]
 800267c:	683a      	ldr	r2, [r7, #0]
 800267e:	611a      	str	r2, [r3, #16]
}
 8002680:	370c      	adds	r7, #12
 8002682:	46bd      	mov	sp, r7
 8002684:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002688:	4770      	bx	lr
 800268a:	bf00      	nop

0800268c <XMC_CCU4_SLICE_EnableEvent>:
 *  XMC_CCU4_SLICE_SetInterruptNode()<BR> XMC_CCU4_SLICE_EnableMultipleEvents()<BR> XMC_CCU4_SLICE_DisableEvent()<BR>
 *  XMC_CCU4_SLICE_DisableMultipleEvents().
 */
__STATIC_INLINE void XMC_CCU4_SLICE_EnableEvent(XMC_CCU4_SLICE_t *const slice,
                                                const XMC_CCU4_SLICE_IRQ_ID_t event)
{
 800268c:	b480      	push	{r7}
 800268e:	b083      	sub	sp, #12
 8002690:	af00      	add	r7, sp, #0
 8002692:	6078      	str	r0, [r7, #4]
 8002694:	460b      	mov	r3, r1
 8002696:	70fb      	strb	r3, [r7, #3]
  XMC_ASSERT("XMC_CCU4_SLICE_EnableEvent:Invalid Slice Pointer", XMC_CCU4_IsValidSlice(slice));
  XMC_ASSERT("XMC_CCU4_SLICE_EnableEvent:Invalid SR event", XMC_CCU4_SLICE_CHECK_INTERRUPT(event));
  slice->INTE |= ((uint32_t) 1) << ((uint32_t) event);
 8002698:	687b      	ldr	r3, [r7, #4]
 800269a:	f8d3 20a4 	ldr.w	r2, [r3, #164]	; 0xa4
 800269e:	78fb      	ldrb	r3, [r7, #3]
 80026a0:	2101      	movs	r1, #1
 80026a2:	fa01 f303 	lsl.w	r3, r1, r3
 80026a6:	431a      	orrs	r2, r3
 80026a8:	687b      	ldr	r3, [r7, #4]
 80026aa:	f8c3 20a4 	str.w	r2, [r3, #164]	; 0xa4
}
 80026ae:	370c      	adds	r7, #12
 80026b0:	46bd      	mov	sp, r7
 80026b2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80026b6:	4770      	bx	lr

080026b8 <PWM_lCCU4_Init>:

#ifdef PWM_SLICE_USED_CCU4

/*Initialize the APP and CCU4 slice. */
PWM_STATUS_t PWM_lCCU4_Init(PWM_t *const handle_ptr)
{
 80026b8:	b580      	push	{r7, lr}
 80026ba:	b084      	sub	sp, #16
 80026bc:	af00      	add	r7, sp, #0
 80026be:	6078      	str	r0, [r7, #4]
  PWM_STATUS_t status = PWM_STATUS_FAILURE;
 80026c0:	2301      	movs	r3, #1
 80026c2:	73fb      	strb	r3, [r7, #15]

  XMC_ASSERT("PWM_lCCU4_Init:Invalid handle_ptr" , (handle_ptr != NULL))

  if (PWM_STATUS_UNINITIALIZED == handle_ptr->state)
 80026c4:	687b      	ldr	r3, [r7, #4]
 80026c6:	f893 3029 	ldrb.w	r3, [r3, #41]	; 0x29
 80026ca:	2b02      	cmp	r3, #2
 80026cc:	d14d      	bne.n	800276a <PWM_lCCU4_Init+0xb2>
  {
    /* Initialize consumed Apps */
    status = (PWM_STATUS_t)GLOBAL_CCU4_Init(handle_ptr->global_ccu4_handle);
 80026ce:	687b      	ldr	r3, [r7, #4]
 80026d0:	681b      	ldr	r3, [r3, #0]
 80026d2:	4618      	mov	r0, r3
 80026d4:	f000 fa24 	bl	8002b20 <GLOBAL_CCU4_Init>
 80026d8:	4603      	mov	r3, r0
 80026da:	73fb      	strb	r3, [r7, #15]

    /*Initialize CCU4 slice */
    if (PWM_STATUS_SUCCESS == status)/*check GLOBAL_CCU4_Init status*/
 80026dc:	7bfb      	ldrb	r3, [r7, #15]
 80026de:	2b00      	cmp	r3, #0
 80026e0:	d13f      	bne.n	8002762 <PWM_lCCU4_Init+0xaa>
    {
      XMC_DEBUG("PWM_lCCU4_Init:Initilizing Slice")
      XMC_CCU4_SLICE_CompareInit(handle_ptr->ccu4_slice_ptr, handle_ptr->ccu4_slice_config_ptr);
 80026e2:	687b      	ldr	r3, [r7, #4]
 80026e4:	689a      	ldr	r2, [r3, #8]
 80026e6:	687b      	ldr	r3, [r7, #4]
 80026e8:	68db      	ldr	r3, [r3, #12]
 80026ea:	4610      	mov	r0, r2
 80026ec:	4619      	mov	r1, r3
 80026ee:	f7fe fc83 	bl	8000ff8 <XMC_CCU4_SLICE_CompareInit>

      /* Set the period and compare register values */
      XMC_CCU4_SLICE_SetTimerPeriodMatch(handle_ptr->ccu4_slice_ptr,
 80026f2:	687b      	ldr	r3, [r7, #4]
 80026f4:	689a      	ldr	r2, [r3, #8]
    		                             (uint16_t)handle_ptr->period_value);
 80026f6:	687b      	ldr	r3, [r7, #4]
 80026f8:	69db      	ldr	r3, [r3, #28]
    {
      XMC_DEBUG("PWM_lCCU4_Init:Initilizing Slice")
      XMC_CCU4_SLICE_CompareInit(handle_ptr->ccu4_slice_ptr, handle_ptr->ccu4_slice_config_ptr);

      /* Set the period and compare register values */
      XMC_CCU4_SLICE_SetTimerPeriodMatch(handle_ptr->ccu4_slice_ptr,
 80026fa:	b29b      	uxth	r3, r3
 80026fc:	4610      	mov	r0, r2
 80026fe:	4619      	mov	r1, r3
 8002700:	f7ff ff9a 	bl	8002638 <XMC_CCU4_SLICE_SetTimerPeriodMatch>
    		                             (uint16_t)handle_ptr->period_value);

      XMC_CCU4_SLICE_SetTimerCompareMatch(handle_ptr->ccu4_slice_ptr,
 8002704:	687b      	ldr	r3, [r7, #4]
 8002706:	689a      	ldr	r2, [r3, #8]
    		                              (uint16_t)handle_ptr->compare_value);
 8002708:	687b      	ldr	r3, [r7, #4]
 800270a:	699b      	ldr	r3, [r3, #24]

      /* Set the period and compare register values */
      XMC_CCU4_SLICE_SetTimerPeriodMatch(handle_ptr->ccu4_slice_ptr,
    		                             (uint16_t)handle_ptr->period_value);

      XMC_CCU4_SLICE_SetTimerCompareMatch(handle_ptr->ccu4_slice_ptr,
 800270c:	b29b      	uxth	r3, r3
 800270e:	4610      	mov	r0, r2
 8002710:	4619      	mov	r1, r3
 8002712:	f7ff ff9f 	bl	8002654 <XMC_CCU4_SLICE_SetTimerCompareMatch>
    		                              (uint16_t)handle_ptr->compare_value);

      XMC_CCU4_EnableShadowTransfer(handle_ptr->ccu4_kernel_ptr, handle_ptr->shadow_mask);
 8002716:	687b      	ldr	r3, [r7, #4]
 8002718:	685a      	ldr	r2, [r3, #4]
 800271a:	687b      	ldr	r3, [r7, #4]
 800271c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800271e:	4610      	mov	r0, r2
 8002720:	4619      	mov	r1, r3
 8002722:	f7ff ffa5 	bl	8002670 <XMC_CCU4_EnableShadowTransfer>

      /* Initialize interrupts */
      PWM_lCCU4_ConfigInterrupts(handle_ptr);
 8002726:	6878      	ldr	r0, [r7, #4]
 8002728:	f000 f824 	bl	8002774 <PWM_lCCU4_ConfigInterrupts>

      XMC_GPIO_Init(handle_ptr->gpio_out_port,handle_ptr->gpio_out_pin,
 800272c:	687b      	ldr	r3, [r7, #4]
 800272e:	6919      	ldr	r1, [r3, #16]
 8002730:	687b      	ldr	r3, [r7, #4]
 8002732:	f893 202c 	ldrb.w	r2, [r3, #44]	; 0x2c
 8002736:	687b      	ldr	r3, [r7, #4]
 8002738:	695b      	ldr	r3, [r3, #20]
 800273a:	4608      	mov	r0, r1
 800273c:	4611      	mov	r1, r2
 800273e:	461a      	mov	r2, r3
 8002740:	f7fd fe88 	bl	8000454 <XMC_GPIO_Init>
    		        handle_ptr->gpio_out_config);

      handle_ptr->state = PWM_STATUS_SUCCESS;
 8002744:	687b      	ldr	r3, [r7, #4]
 8002746:	2200      	movs	r2, #0
 8002748:	f883 2029 	strb.w	r2, [r3, #41]	; 0x29

      /* Start the PWM generation if start at initialization is enabled */
      if ((bool) true == handle_ptr->start_control)
 800274c:	687b      	ldr	r3, [r7, #4]
 800274e:	f893 302f 	ldrb.w	r3, [r3, #47]	; 0x2f
 8002752:	2b00      	cmp	r3, #0
 8002754:	d002      	beq.n	800275c <PWM_lCCU4_Init+0xa4>
      {
        PWM_Start(handle_ptr);
 8002756:	6878      	ldr	r0, [r7, #4]
 8002758:	f000 f8b8 	bl	80028cc <PWM_Start>
      }
      status = PWM_STATUS_SUCCESS;
 800275c:	2300      	movs	r3, #0
 800275e:	73fb      	strb	r3, [r7, #15]
 8002760:	e003      	b.n	800276a <PWM_lCCU4_Init+0xb2>
    }
    else
    {
      handle_ptr->state = PWM_STATUS_UNINITIALIZED;
 8002762:	687b      	ldr	r3, [r7, #4]
 8002764:	2202      	movs	r2, #2
 8002766:	f883 2029 	strb.w	r2, [r3, #41]	; 0x29
    }

  }
  return (status);
 800276a:	7bfb      	ldrb	r3, [r7, #15]
} /* end of PWM_lCCU4_Init() api */
 800276c:	4618      	mov	r0, r3
 800276e:	3710      	adds	r7, #16
 8002770:	46bd      	mov	sp, r7
 8002772:	bd80      	pop	{r7, pc}

08002774 <PWM_lCCU4_ConfigInterrupts>:

/*~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~*/
/* Initialize interrupts */
void PWM_lCCU4_ConfigInterrupts(PWM_t *const handle_ptr)
{
 8002774:	b580      	push	{r7, lr}
 8002776:	b082      	sub	sp, #8
 8002778:	af00      	add	r7, sp, #0
 800277a:	6078      	str	r0, [r7, #4]
  if ((bool) true == handle_ptr->period_match_enable)
 800277c:	687b      	ldr	r3, [r7, #4]
 800277e:	f893 3030 	ldrb.w	r3, [r3, #48]	; 0x30
 8002782:	2b00      	cmp	r3, #0
 8002784:	d00f      	beq.n	80027a6 <PWM_lCCU4_ConfigInterrupts+0x32>
  {
    XMC_DEBUG("PWM_lCCU4_ConfigInterrupts:period match enable")
    XMC_CCU4_SLICE_EnableEvent(handle_ptr->ccu4_slice_ptr, XMC_CCU4_SLICE_IRQ_ID_PERIOD_MATCH);
 8002786:	687b      	ldr	r3, [r7, #4]
 8002788:	689b      	ldr	r3, [r3, #8]
 800278a:	4618      	mov	r0, r3
 800278c:	2100      	movs	r1, #0
 800278e:	f7ff ff7d 	bl	800268c <XMC_CCU4_SLICE_EnableEvent>

    /* Bind event to Service Request Node to period match event*/
    XMC_CCU4_SLICE_SetInterruptNode(handle_ptr->ccu4_slice_ptr, XMC_CCU4_SLICE_IRQ_ID_PERIOD_MATCH,
 8002792:	687b      	ldr	r3, [r7, #4]
 8002794:	689a      	ldr	r2, [r3, #8]
 8002796:	687b      	ldr	r3, [r7, #4]
 8002798:	f893 302a 	ldrb.w	r3, [r3, #42]	; 0x2a
 800279c:	4610      	mov	r0, r2
 800279e:	2100      	movs	r1, #0
 80027a0:	461a      	mov	r2, r3
 80027a2:	f7fe fc5f 	bl	8001064 <XMC_CCU4_SLICE_SetInterruptNode>
                                    handle_ptr->ccu4_slice_period_match_node);
  }

  if ((bool) true == handle_ptr->compare_match_enable)
 80027a6:	687b      	ldr	r3, [r7, #4]
 80027a8:	f893 3031 	ldrb.w	r3, [r3, #49]	; 0x31
 80027ac:	2b00      	cmp	r3, #0
 80027ae:	d00f      	beq.n	80027d0 <PWM_lCCU4_ConfigInterrupts+0x5c>
  {
    XMC_DEBUG("PWM_lCCU4_ConfigInterrupts:compare match enable")
    XMC_CCU4_SLICE_EnableEvent(handle_ptr->ccu4_slice_ptr, XMC_CCU4_SLICE_IRQ_ID_COMPARE_MATCH_UP);
 80027b0:	687b      	ldr	r3, [r7, #4]
 80027b2:	689b      	ldr	r3, [r3, #8]
 80027b4:	4618      	mov	r0, r3
 80027b6:	2102      	movs	r1, #2
 80027b8:	f7ff ff68 	bl	800268c <XMC_CCU4_SLICE_EnableEvent>

    /* Bind event to Service Request Node to compare match event */
    XMC_CCU4_SLICE_SetInterruptNode(handle_ptr->ccu4_slice_ptr, XMC_CCU4_SLICE_IRQ_ID_COMPARE_MATCH_UP,
 80027bc:	687b      	ldr	r3, [r7, #4]
 80027be:	689a      	ldr	r2, [r3, #8]
 80027c0:	687b      	ldr	r3, [r7, #4]
 80027c2:	f893 302b 	ldrb.w	r3, [r3, #43]	; 0x2b
 80027c6:	4610      	mov	r0, r2
 80027c8:	2102      	movs	r1, #2
 80027ca:	461a      	mov	r2, r3
 80027cc:	f7fe fc4a 	bl	8001064 <XMC_CCU4_SLICE_SetInterruptNode>
                                    handle_ptr->ccu4_slice_compare_match_node);
  }
}
 80027d0:	3708      	adds	r7, #8
 80027d2:	46bd      	mov	sp, r7
 80027d4:	bd80      	pop	{r7, pc}
 80027d6:	bf00      	nop

080027d8 <PWM_lCCU4_Start>:

/*~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~*/
/*Starts the CCU4 slice. */
void PWM_lCCU4_Start(PWM_t *const handle_ptr)
{
 80027d8:	b580      	push	{r7, lr}
 80027da:	b082      	sub	sp, #8
 80027dc:	af00      	add	r7, sp, #0
 80027de:	6078      	str	r0, [r7, #4]
  if ((PWM_STATUS_SUCCESS == handle_ptr->state) || (PWM_STATUS_STOPPED == handle_ptr->state))
 80027e0:	687b      	ldr	r3, [r7, #4]
 80027e2:	f893 3029 	ldrb.w	r3, [r3, #41]	; 0x29
 80027e6:	2b00      	cmp	r3, #0
 80027e8:	d004      	beq.n	80027f4 <PWM_lCCU4_Start+0x1c>
 80027ea:	687b      	ldr	r3, [r7, #4]
 80027ec:	f893 3029 	ldrb.w	r3, [r3, #41]	; 0x29
 80027f0:	2b04      	cmp	r3, #4
 80027f2:	d111      	bne.n	8002818 <PWM_lCCU4_Start+0x40>
  {
    /* Clears the IDLE mode for the slice */
    XMC_CCU4_EnableClock(handle_ptr->ccu4_kernel_ptr,handle_ptr->slice_number);
 80027f4:	687b      	ldr	r3, [r7, #4]
 80027f6:	685a      	ldr	r2, [r3, #4]
 80027f8:	687b      	ldr	r3, [r7, #4]
 80027fa:	f893 302e 	ldrb.w	r3, [r3, #46]	; 0x2e
 80027fe:	4610      	mov	r0, r2
 8002800:	4619      	mov	r1, r3
 8002802:	f7ff fefd 	bl	8002600 <XMC_CCU4_EnableClock>
    XMC_CCU4_SLICE_StartTimer(handle_ptr->ccu4_slice_ptr);
 8002806:	687b      	ldr	r3, [r7, #4]
 8002808:	689b      	ldr	r3, [r3, #8]
 800280a:	4618      	mov	r0, r3
 800280c:	f7ff ff08 	bl	8002620 <XMC_CCU4_SLICE_StartTimer>

    handle_ptr->state = PWM_STATUS_RUNNING;
 8002810:	687b      	ldr	r3, [r7, #4]
 8002812:	2203      	movs	r2, #3
 8002814:	f883 2029 	strb.w	r2, [r3, #41]	; 0x29
    XMC_DEBUG("PWM_lCCU4_Start:start PWM")
  }
} /* end of PWM_lCCU4_Start() api */
 8002818:	3708      	adds	r7, #8
 800281a:	46bd      	mov	sp, r7
 800281c:	bd80      	pop	{r7, pc}
 800281e:	bf00      	nop

08002820 <PWM_lCCU4_SetDutyCycle>:
} /* end of PWM_lCCU4_Stop() api */

/*~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~*/
/*Sets the duty cycle for CCU4 slice. */
PWM_STATUS_t PWM_lCCU4_SetDutyCycle(PWM_t *const handle_ptr, uint32_t duty_cycle)
{
 8002820:	b580      	push	{r7, lr}
 8002822:	b086      	sub	sp, #24
 8002824:	af00      	add	r7, sp, #0
 8002826:	6078      	str	r0, [r7, #4]
 8002828:	6039      	str	r1, [r7, #0]
  uint32_t compare;
  PWM_STATUS_t status;

  XMC_ASSERT("PWM_lCCU4_SetDutyCycle:Invalid duty_cycle " , ((duty_cycle >= 0) && (duty_cycle <= PWM_MAX_DUTY_CYCLE)))

  status = PWM_STATUS_FAILURE;
 800282a:	2301      	movs	r3, #1
 800282c:	75fb      	strb	r3, [r7, #23]
  if (PWM_STATUS_UNINITIALIZED != handle_ptr->state)
 800282e:	687b      	ldr	r3, [r7, #4]
 8002830:	f893 3029 	ldrb.w	r3, [r3, #41]	; 0x29
 8002834:	2b02      	cmp	r3, #2
 8002836:	d02c      	beq.n	8002892 <PWM_lCCU4_SetDutyCycle+0x72>
  {
    /* Duty cycle needs between 0 and 10000 */
    if (duty_cycle <= PWM_MAX_DUTY_CYCLE)
 8002838:	683b      	ldr	r3, [r7, #0]
 800283a:	f242 7210 	movw	r2, #10000	; 0x2710
 800283e:	4293      	cmp	r3, r2
 8002840:	d827      	bhi.n	8002892 <PWM_lCCU4_SetDutyCycle+0x72>
    {
      /* period = (PR + 1) */
      period = (uint32_t)handle_ptr->period_value + 1U;
 8002842:	687b      	ldr	r3, [r7, #4]
 8002844:	69db      	ldr	r3, [r3, #28]
 8002846:	3301      	adds	r3, #1
 8002848:	613b      	str	r3, [r7, #16]

      /* Duty Cycle(symmetric) = (PR-CR1)+1 / period */
      compare = ((period * (PWM_MAX_DUTY_CYCLE - duty_cycle)) / ((uint32_t) 100 * PWM_DUTY_CYCLE_SCALE));
 800284a:	683b      	ldr	r3, [r7, #0]
 800284c:	f5c3 531c 	rsb	r3, r3, #9984	; 0x2700
 8002850:	3310      	adds	r3, #16
 8002852:	693a      	ldr	r2, [r7, #16]
 8002854:	fb02 f303 	mul.w	r3, r2, r3
 8002858:	4a10      	ldr	r2, [pc, #64]	; (800289c <PWM_lCCU4_SetDutyCycle+0x7c>)
 800285a:	fba2 2303 	umull	r2, r3, r2, r3
 800285e:	0b5b      	lsrs	r3, r3, #13
 8002860:	60fb      	str	r3, [r7, #12]

      handle_ptr->compare_value = compare;
 8002862:	687b      	ldr	r3, [r7, #4]
 8002864:	68fa      	ldr	r2, [r7, #12]
 8002866:	619a      	str	r2, [r3, #24]
      handle_ptr->duty_cycle = duty_cycle;
 8002868:	687b      	ldr	r3, [r7, #4]
 800286a:	683a      	ldr	r2, [r7, #0]
 800286c:	621a      	str	r2, [r3, #32]

      XMC_CCU4_SLICE_SetTimerCompareMatch(handle_ptr->ccu4_slice_ptr, (uint16_t)compare);
 800286e:	687b      	ldr	r3, [r7, #4]
 8002870:	689a      	ldr	r2, [r3, #8]
 8002872:	68fb      	ldr	r3, [r7, #12]
 8002874:	b29b      	uxth	r3, r3
 8002876:	4610      	mov	r0, r2
 8002878:	4619      	mov	r1, r3
 800287a:	f7ff feeb 	bl	8002654 <XMC_CCU4_SLICE_SetTimerCompareMatch>
      XMC_CCU4_EnableShadowTransfer(handle_ptr->ccu4_kernel_ptr, handle_ptr->shadow_mask);
 800287e:	687b      	ldr	r3, [r7, #4]
 8002880:	685a      	ldr	r2, [r3, #4]
 8002882:	687b      	ldr	r3, [r7, #4]
 8002884:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002886:	4610      	mov	r0, r2
 8002888:	4619      	mov	r1, r3
 800288a:	f7ff fef1 	bl	8002670 <XMC_CCU4_EnableShadowTransfer>
      status = PWM_STATUS_SUCCESS;
 800288e:	2300      	movs	r3, #0
 8002890:	75fb      	strb	r3, [r7, #23]
    }
  }

  XMC_DEBUG("PWM_lCCU4_SetDutyCycle:dutycycle set")
  return (status);
 8002892:	7dfb      	ldrb	r3, [r7, #23]
} /* end of PWM_lCCU4_SetDutyCycle() api */
 8002894:	4618      	mov	r0, r3
 8002896:	3718      	adds	r7, #24
 8002898:	46bd      	mov	sp, r7
 800289a:	bd80      	pop	{r7, pc}
 800289c:	d1b71759 	.word	0xd1b71759

080028a0 <PWM_Init>:
}

/*~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~*/
/* This function initializes the app */
PWM_STATUS_t PWM_Init(PWM_t *const handle_ptr)
{
 80028a0:	b580      	push	{r7, lr}
 80028a2:	b084      	sub	sp, #16
 80028a4:	af00      	add	r7, sp, #0
 80028a6:	6078      	str	r0, [r7, #4]
  PWM_STATUS_t status;
  status = PWM_STATUS_FAILURE;
 80028a8:	2301      	movs	r3, #1
 80028aa:	73fb      	strb	r3, [r7, #15]

  XMC_ASSERT("PWM_Init:Invalid handle_ptr" , (handle_ptr != NULL))

#ifdef PWM_SLICE_USED_CCU4
  if (PWM_TIMER_SLICE_CCU4 == handle_ptr->timer_type)
 80028ac:	687b      	ldr	r3, [r7, #4]
 80028ae:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 80028b2:	2b00      	cmp	r3, #0
 80028b4:	d104      	bne.n	80028c0 <PWM_Init+0x20>
  {
    status = PWM_lCCU4_Init(handle_ptr);
 80028b6:	6878      	ldr	r0, [r7, #4]
 80028b8:	f7ff fefe 	bl	80026b8 <PWM_lCCU4_Init>
 80028bc:	4603      	mov	r3, r0
 80028be:	73fb      	strb	r3, [r7, #15]
  {
    status = PWM_lCCU8_Init(handle_ptr);
  }
#endif

  return (status);
 80028c0:	7bfb      	ldrb	r3, [r7, #15]
}
 80028c2:	4618      	mov	r0, r3
 80028c4:	3710      	adds	r7, #16
 80028c6:	46bd      	mov	sp, r7
 80028c8:	bd80      	pop	{r7, pc}
 80028ca:	bf00      	nop

080028cc <PWM_Start>:

/*~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~*/
/* This function starts the PWM generation. This needs to be called even if external start is configured.*/
void PWM_Start(PWM_t *const handle_ptr)
{
 80028cc:	b580      	push	{r7, lr}
 80028ce:	b082      	sub	sp, #8
 80028d0:	af00      	add	r7, sp, #0
 80028d2:	6078      	str	r0, [r7, #4]
  XMC_ASSERT("PWM_Start:Invalid handle_ptr" , (handle_ptr != NULL))

#ifdef PWM_SLICE_USED_CCU4
  if (PWM_TIMER_SLICE_CCU4 == handle_ptr->timer_type)
 80028d4:	687b      	ldr	r3, [r7, #4]
 80028d6:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 80028da:	2b00      	cmp	r3, #0
 80028dc:	d102      	bne.n	80028e4 <PWM_Start+0x18>
  {
    PWM_lCCU4_Start(handle_ptr);
 80028de:	6878      	ldr	r0, [r7, #4]
 80028e0:	f7ff ff7a 	bl	80027d8 <PWM_lCCU4_Start>
  if (PWM_TIMER_SLICE_CCU8 == handle_ptr->timer_type)
  {
    PWM_lCCU8_Start(handle_ptr);
  }
#endif
}
 80028e4:	3708      	adds	r7, #8
 80028e6:	46bd      	mov	sp, r7
 80028e8:	bd80      	pop	{r7, pc}
 80028ea:	bf00      	nop

080028ec <PWM_SetDutyCycle>:
}

/*~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~*/
/*This function is used to set the duty cycle (uint32_t) of the PWM waveform  */
PWM_STATUS_t PWM_SetDutyCycle(PWM_t *const handle_ptr, uint32_t duty_cycle)
{
 80028ec:	b580      	push	{r7, lr}
 80028ee:	b084      	sub	sp, #16
 80028f0:	af00      	add	r7, sp, #0
 80028f2:	6078      	str	r0, [r7, #4]
 80028f4:	6039      	str	r1, [r7, #0]
  PWM_STATUS_t status;
  status = PWM_STATUS_FAILURE;
 80028f6:	2301      	movs	r3, #1
 80028f8:	73fb      	strb	r3, [r7, #15]

  XMC_ASSERT("PWM_SetDutyCycle:Invalid handle_ptr" , (handle_ptr != NULL))

#ifdef PWM_SLICE_USED_CCU4
  if (PWM_TIMER_SLICE_CCU4 == handle_ptr->timer_type)
 80028fa:	687b      	ldr	r3, [r7, #4]
 80028fc:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 8002900:	2b00      	cmp	r3, #0
 8002902:	d105      	bne.n	8002910 <PWM_SetDutyCycle+0x24>
  {
    status = PWM_lCCU4_SetDutyCycle(handle_ptr, duty_cycle);
 8002904:	6878      	ldr	r0, [r7, #4]
 8002906:	6839      	ldr	r1, [r7, #0]
 8002908:	f7ff ff8a 	bl	8002820 <PWM_lCCU4_SetDutyCycle>
 800290c:	4603      	mov	r3, r0
 800290e:	73fb      	strb	r3, [r7, #15]
  if (PWM_TIMER_SLICE_CCU8 == handle_ptr->timer_type)
  {
    status = PWM_lCCU8_SetDutyCycle(handle_ptr, duty_cycle);
  }
#endif
  return (status);
 8002910:	7bfb      	ldrb	r3, [r7, #15]
}
 8002912:	4618      	mov	r0, r3
 8002914:	3710      	adds	r7, #16
 8002916:	46bd      	mov	sp, r7
 8002918:	bd80      	pop	{r7, pc}
 800291a:	bf00      	nop

0800291c <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 800291c:	b480      	push	{r7}
 800291e:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8002920:	4b04      	ldr	r3, [pc, #16]	; (8002934 <__NVIC_GetPriorityGrouping+0x18>)
 8002922:	68db      	ldr	r3, [r3, #12]
 8002924:	f403 63e0 	and.w	r3, r3, #1792	; 0x700
 8002928:	0a1b      	lsrs	r3, r3, #8
}
 800292a:	4618      	mov	r0, r3
 800292c:	46bd      	mov	sp, r7
 800292e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002932:	4770      	bx	lr
 8002934:	e000ed00 	.word	0xe000ed00

08002938 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8002938:	b480      	push	{r7}
 800293a:	b083      	sub	sp, #12
 800293c:	af00      	add	r7, sp, #0
 800293e:	4603      	mov	r3, r0
 8002940:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8002942:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002946:	2b00      	cmp	r3, #0
 8002948:	db0b      	blt.n	8002962 <__NVIC_EnableIRQ+0x2a>
  {
    __COMPILER_BARRIER();
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 800294a:	4908      	ldr	r1, [pc, #32]	; (800296c <__NVIC_EnableIRQ+0x34>)
 800294c:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002950:	095b      	lsrs	r3, r3, #5
 8002952:	79fa      	ldrb	r2, [r7, #7]
 8002954:	f002 021f 	and.w	r2, r2, #31
 8002958:	2001      	movs	r0, #1
 800295a:	fa00 f202 	lsl.w	r2, r0, r2
 800295e:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    __COMPILER_BARRIER();
  }
}
 8002962:	370c      	adds	r7, #12
 8002964:	46bd      	mov	sp, r7
 8002966:	f85d 7b04 	ldr.w	r7, [sp], #4
 800296a:	4770      	bx	lr
 800296c:	e000e100 	.word	0xe000e100

08002970 <__NVIC_ClearPendingIRQ>:
  \details Clears the pending bit of a device specific interrupt in the NVIC pending register.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_ClearPendingIRQ(IRQn_Type IRQn)
{
 8002970:	b480      	push	{r7}
 8002972:	b083      	sub	sp, #12
 8002974:	af00      	add	r7, sp, #0
 8002976:	4603      	mov	r3, r0
 8002978:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 800297a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800297e:	2b00      	cmp	r3, #0
 8002980:	db0c      	blt.n	800299c <__NVIC_ClearPendingIRQ+0x2c>
  {
    NVIC->ICPR[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8002982:	4909      	ldr	r1, [pc, #36]	; (80029a8 <__NVIC_ClearPendingIRQ+0x38>)
 8002984:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002988:	095b      	lsrs	r3, r3, #5
 800298a:	79fa      	ldrb	r2, [r7, #7]
 800298c:	f002 021f 	and.w	r2, r2, #31
 8002990:	2001      	movs	r0, #1
 8002992:	fa00 f202 	lsl.w	r2, r0, r2
 8002996:	3360      	adds	r3, #96	; 0x60
 8002998:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 800299c:	370c      	adds	r7, #12
 800299e:	46bd      	mov	sp, r7
 80029a0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80029a4:	4770      	bx	lr
 80029a6:	bf00      	nop
 80029a8:	e000e100 	.word	0xe000e100

080029ac <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 80029ac:	b480      	push	{r7}
 80029ae:	b083      	sub	sp, #12
 80029b0:	af00      	add	r7, sp, #0
 80029b2:	4603      	mov	r3, r0
 80029b4:	6039      	str	r1, [r7, #0]
 80029b6:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80029b8:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80029bc:	2b00      	cmp	r3, #0
 80029be:	db0a      	blt.n	80029d6 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80029c0:	490d      	ldr	r1, [pc, #52]	; (80029f8 <__NVIC_SetPriority+0x4c>)
 80029c2:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80029c6:	683a      	ldr	r2, [r7, #0]
 80029c8:	b2d2      	uxtb	r2, r2
 80029ca:	0092      	lsls	r2, r2, #2
 80029cc:	b2d2      	uxtb	r2, r2
 80029ce:	440b      	add	r3, r1
 80029d0:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
 80029d4:	e00a      	b.n	80029ec <__NVIC_SetPriority+0x40>
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80029d6:	4909      	ldr	r1, [pc, #36]	; (80029fc <__NVIC_SetPriority+0x50>)
 80029d8:	79fb      	ldrb	r3, [r7, #7]
 80029da:	f003 030f 	and.w	r3, r3, #15
 80029de:	3b04      	subs	r3, #4
 80029e0:	683a      	ldr	r2, [r7, #0]
 80029e2:	b2d2      	uxtb	r2, r2
 80029e4:	0092      	lsls	r2, r2, #2
 80029e6:	b2d2      	uxtb	r2, r2
 80029e8:	440b      	add	r3, r1
 80029ea:	761a      	strb	r2, [r3, #24]
  }
}
 80029ec:	370c      	adds	r7, #12
 80029ee:	46bd      	mov	sp, r7
 80029f0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80029f4:	4770      	bx	lr
 80029f6:	bf00      	nop
 80029f8:	e000e100 	.word	0xe000e100
 80029fc:	e000ed00 	.word	0xe000ed00

08002a00 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8002a00:	b480      	push	{r7}
 8002a02:	b089      	sub	sp, #36	; 0x24
 8002a04:	af00      	add	r7, sp, #0
 8002a06:	60f8      	str	r0, [r7, #12]
 8002a08:	60b9      	str	r1, [r7, #8]
 8002a0a:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8002a0c:	68fb      	ldr	r3, [r7, #12]
 8002a0e:	f003 0307 	and.w	r3, r3, #7
 8002a12:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8002a14:	69fb      	ldr	r3, [r7, #28]
 8002a16:	f1c3 0307 	rsb	r3, r3, #7
 8002a1a:	2b06      	cmp	r3, #6
 8002a1c:	bf28      	it	cs
 8002a1e:	2306      	movcs	r3, #6
 8002a20:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8002a22:	69fb      	ldr	r3, [r7, #28]
 8002a24:	3306      	adds	r3, #6
 8002a26:	2b06      	cmp	r3, #6
 8002a28:	d902      	bls.n	8002a30 <NVIC_EncodePriority+0x30>
 8002a2a:	69fb      	ldr	r3, [r7, #28]
 8002a2c:	3b01      	subs	r3, #1
 8002a2e:	e000      	b.n	8002a32 <NVIC_EncodePriority+0x32>
 8002a30:	2300      	movs	r3, #0
 8002a32:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8002a34:	69bb      	ldr	r3, [r7, #24]
 8002a36:	2201      	movs	r2, #1
 8002a38:	fa02 f303 	lsl.w	r3, r2, r3
 8002a3c:	1e5a      	subs	r2, r3, #1
 8002a3e:	68bb      	ldr	r3, [r7, #8]
 8002a40:	401a      	ands	r2, r3
 8002a42:	697b      	ldr	r3, [r7, #20]
 8002a44:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8002a46:	697b      	ldr	r3, [r7, #20]
 8002a48:	2101      	movs	r1, #1
 8002a4a:	fa01 f303 	lsl.w	r3, r1, r3
 8002a4e:	1e59      	subs	r1, r3, #1
 8002a50:	687b      	ldr	r3, [r7, #4]
 8002a52:	400b      	ands	r3, r1
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));

  return (
 8002a54:	4313      	orrs	r3, r2
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
         );
}
 8002a56:	4618      	mov	r0, r3
 8002a58:	3724      	adds	r7, #36	; 0x24
 8002a5a:	46bd      	mov	sp, r7
 8002a5c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002a60:	4770      	bx	lr
 8002a62:	bf00      	nop

08002a64 <PIN_INTERRUPT_Init>:
/*
 * API to initialize the PIN_INTERRUPT APP ERU Event Trigger Logic, Output Gating Unit Hardware initialization
 * and NVIC node configuration.
 */
PIN_INTERRUPT_STATUS_t PIN_INTERRUPT_Init(const PIN_INTERRUPT_t *const handle)
{
 8002a64:	b590      	push	{r4, r7, lr}
 8002a66:	b083      	sub	sp, #12
 8002a68:	af00      	add	r7, sp, #0
 8002a6a:	6078      	str	r0, [r7, #4]
  XMC_ASSERT("PIN_INTERRUPT_Init: PIN_INTERRUPT APP handle function pointer uninitialized", (handle != NULL));

  /* Initializes input pin characteristics */
  XMC_GPIO_Init(handle->port, handle->pin, &handle->gpio_config);
 8002a6c:	687b      	ldr	r3, [r7, #4]
 8002a6e:	6859      	ldr	r1, [r3, #4]
 8002a70:	687b      	ldr	r3, [r7, #4]
 8002a72:	f893 2021 	ldrb.w	r2, [r3, #33]	; 0x21
 8002a76:	687b      	ldr	r3, [r7, #4]
 8002a78:	3308      	adds	r3, #8
 8002a7a:	4608      	mov	r0, r1
 8002a7c:	4611      	mov	r1, r2
 8002a7e:	461a      	mov	r2, r3
 8002a80:	f7fd fce8 	bl	8000454 <XMC_GPIO_Init>
  /* ERU Event Trigger Logic Hardware initialization based on UI */
  XMC_ERU_ETL_Init(handle->eru, handle->etl, &handle->etl_config);
 8002a84:	687b      	ldr	r3, [r7, #4]
 8002a86:	6819      	ldr	r1, [r3, #0]
 8002a88:	687b      	ldr	r3, [r7, #4]
 8002a8a:	7fda      	ldrb	r2, [r3, #31]
 8002a8c:	687b      	ldr	r3, [r7, #4]
 8002a8e:	3314      	adds	r3, #20
 8002a90:	4608      	mov	r0, r1
 8002a92:	4611      	mov	r1, r2
 8002a94:	461a      	mov	r2, r3
 8002a96:	f7fe fb3d 	bl	8001114 <XMC_ERU_ETL_Init>
  /* OGU is configured to generate event on configured trigger edge */
  XMC_ERU_OGU_SetServiceRequestMode(handle->eru, handle->ogu, XMC_ERU_OGU_SERVICE_REQUEST_ON_TRIGGER);
 8002a9a:	687b      	ldr	r3, [r7, #4]
 8002a9c:	681a      	ldr	r2, [r3, #0]
 8002a9e:	687b      	ldr	r3, [r7, #4]
 8002aa0:	f893 3020 	ldrb.w	r3, [r3, #32]
 8002aa4:	4610      	mov	r0, r2
 8002aa6:	4619      	mov	r1, r3
 8002aa8:	2201      	movs	r2, #1
 8002aaa:	f7fe fb59 	bl	8001160 <XMC_ERU_OGU_SetServiceRequestMode>
#if (UC_FAMILY == XMC1)
  /* Configure NVIC node and priority */
  NVIC_SetPriority((IRQn_Type)handle->IRQn, handle->irq_priority);
#else
  /* Configure NVIC node, priority and subpriority */
  NVIC_SetPriority((IRQn_Type)handle->IRQn, NVIC_EncodePriority(NVIC_GetPriorityGrouping(),
 8002aae:	687b      	ldr	r3, [r7, #4]
 8002ab0:	7f1c      	ldrb	r4, [r3, #28]
 8002ab2:	f7ff ff33 	bl	800291c <__NVIC_GetPriorityGrouping>
 8002ab6:	4601      	mov	r1, r0
                    handle->irq_priority, handle->irq_subpriority));
 8002ab8:	687b      	ldr	r3, [r7, #4]
 8002aba:	7f5b      	ldrb	r3, [r3, #29]
#if (UC_FAMILY == XMC1)
  /* Configure NVIC node and priority */
  NVIC_SetPriority((IRQn_Type)handle->IRQn, handle->irq_priority);
#else
  /* Configure NVIC node, priority and subpriority */
  NVIC_SetPriority((IRQn_Type)handle->IRQn, NVIC_EncodePriority(NVIC_GetPriorityGrouping(),
 8002abc:	461a      	mov	r2, r3
                    handle->irq_priority, handle->irq_subpriority));
 8002abe:	687b      	ldr	r3, [r7, #4]
 8002ac0:	7f9b      	ldrb	r3, [r3, #30]
#if (UC_FAMILY == XMC1)
  /* Configure NVIC node and priority */
  NVIC_SetPriority((IRQn_Type)handle->IRQn, handle->irq_priority);
#else
  /* Configure NVIC node, priority and subpriority */
  NVIC_SetPriority((IRQn_Type)handle->IRQn, NVIC_EncodePriority(NVIC_GetPriorityGrouping(),
 8002ac2:	4608      	mov	r0, r1
 8002ac4:	4611      	mov	r1, r2
 8002ac6:	461a      	mov	r2, r3
 8002ac8:	f7ff ff9a 	bl	8002a00 <NVIC_EncodePriority>
 8002acc:	4602      	mov	r2, r0
 8002ace:	b263      	sxtb	r3, r4
 8002ad0:	4618      	mov	r0, r3
 8002ad2:	4611      	mov	r1, r2
 8002ad4:	f7ff ff6a 	bl	80029ac <__NVIC_SetPriority>
                    handle->irq_priority, handle->irq_subpriority));
#endif
#if (UC_SERIES == XMC14)
  XMC_SCU_SetInterruptControl((IRQn_Type)handle->IRQn, (XMC_SCU_IRQCTRL_t)handle->irqctrl);
#endif
  if (true == handle->enable_at_init)
 8002ad8:	687b      	ldr	r3, [r7, #4]
 8002ada:	f893 3022 	ldrb.w	r3, [r3, #34]	; 0x22
 8002ade:	2b00      	cmp	r3, #0
 8002ae0:	d00b      	beq.n	8002afa <PIN_INTERRUPT_Init+0x96>
  {
    /* Clear pending interrupt before enabling it */
    NVIC_ClearPendingIRQ((IRQn_Type)handle->IRQn);
 8002ae2:	687b      	ldr	r3, [r7, #4]
 8002ae4:	7f1b      	ldrb	r3, [r3, #28]
 8002ae6:	b25b      	sxtb	r3, r3
 8002ae8:	4618      	mov	r0, r3
 8002aea:	f7ff ff41 	bl	8002970 <__NVIC_ClearPendingIRQ>
    /* Enable NVIC node */
    NVIC_EnableIRQ((IRQn_Type)handle->IRQn);
 8002aee:	687b      	ldr	r3, [r7, #4]
 8002af0:	7f1b      	ldrb	r3, [r3, #28]
 8002af2:	b25b      	sxtb	r3, r3
 8002af4:	4618      	mov	r0, r3
 8002af6:	f7ff ff1f 	bl	8002938 <__NVIC_EnableIRQ>
  }
  return (PIN_INTERRUPT_STATUS_SUCCESS);
 8002afa:	2300      	movs	r3, #0
}
 8002afc:	4618      	mov	r0, r3
 8002afe:	370c      	adds	r7, #12
 8002b00:	46bd      	mov	sp, r7
 8002b02:	bd90      	pop	{r4, r7, pc}

08002b04 <XMC_CCU4_StartPrescaler>:
 * \par<b>Related APIs:</b><br>
 * XMC_CCU4_Init()<BR> XMC_CCU4_EnableClock()<BR> XMC_CCU4_DisableClock()<BR> XMC_CCU4_StartPrescaler()<BR>
 * XMC_CCU4_StopPrescaler().
 */
__STATIC_INLINE void XMC_CCU4_StartPrescaler(XMC_CCU4_MODULE_t *const module)
{
 8002b04:	b480      	push	{r7}
 8002b06:	b083      	sub	sp, #12
 8002b08:	af00      	add	r7, sp, #0
 8002b0a:	6078      	str	r0, [r7, #4]
  XMC_ASSERT("XMC_CCU4_StartPrescaler:Invalid Module Pointer", XMC_CCU4_IsValidModule(module));
  module->GIDLC = (uint32_t) CCU4_GIDLC_SPRB_Msk;
 8002b0c:	687b      	ldr	r3, [r7, #4]
 8002b0e:	f44f 7280 	mov.w	r2, #256	; 0x100
 8002b12:	60da      	str	r2, [r3, #12]
}
 8002b14:	370c      	adds	r7, #12
 8002b16:	46bd      	mov	sp, r7
 8002b18:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002b1c:	4770      	bx	lr
 8002b1e:	bf00      	nop

08002b20 <GLOBAL_CCU4_Init>:
  return version;
}

/* Initializes the slice with the generated configuration */
GLOBAL_CCU4_STATUS_t GLOBAL_CCU4_Init(GLOBAL_CCU4_t* handle)
{
 8002b20:	b580      	push	{r7, lr}
 8002b22:	b082      	sub	sp, #8
 8002b24:	af00      	add	r7, sp, #0
 8002b26:	6078      	str	r0, [r7, #4]
  XMC_ASSERT("GLOBAL_CCU4_Init:NULL handler", (NULL != handle));

  if (false == handle->is_initialized)
 8002b28:	687b      	ldr	r3, [r7, #4]
 8002b2a:	7b5b      	ldrb	r3, [r3, #13]
 8002b2c:	f083 0301 	eor.w	r3, r3, #1
 8002b30:	b2db      	uxtb	r3, r3
 8002b32:	2b00      	cmp	r3, #0
 8002b34:	d00f      	beq.n	8002b56 <GLOBAL_CCU4_Init+0x36>
  {
    /* Enable CCU4 module */
    XMC_CCU4_Init(handle->module_ptr,handle->mcs_action);
 8002b36:	687b      	ldr	r3, [r7, #4]
 8002b38:	689a      	ldr	r2, [r3, #8]
 8002b3a:	687b      	ldr	r3, [r7, #4]
 8002b3c:	7b1b      	ldrb	r3, [r3, #12]
 8002b3e:	4610      	mov	r0, r2
 8002b40:	4619      	mov	r1, r3
 8002b42:	f7fe fa3b 	bl	8000fbc <XMC_CCU4_Init>
    /* Start the prescaler */
    XMC_CCU4_StartPrescaler(handle->module_ptr);
 8002b46:	687b      	ldr	r3, [r7, #4]
 8002b48:	689b      	ldr	r3, [r3, #8]
 8002b4a:	4618      	mov	r0, r3
 8002b4c:	f7ff ffda 	bl	8002b04 <XMC_CCU4_StartPrescaler>
    /* Restricts multiple initializations */
    handle->is_initialized = true;
 8002b50:	687b      	ldr	r3, [r7, #4]
 8002b52:	2201      	movs	r2, #1
 8002b54:	735a      	strb	r2, [r3, #13]
  }

  return (GLOBAL_CCU4_STATUS_SUCCESS);
 8002b56:	2300      	movs	r3, #0
}
 8002b58:	4618      	mov	r0, r3
 8002b5a:	3708      	adds	r7, #8
 8002b5c:	46bd      	mov	sp, r7
 8002b5e:	bd80      	pop	{r7, pc}

08002b60 <pxPortInitialiseStack>:

/*
 * See header file for description.
 */
StackType_t *pxPortInitialiseStack( StackType_t *pxTopOfStack, TaskFunction_t pxCode, void *pvParameters )
{
 8002b60:	b480      	push	{r7}
 8002b62:	b085      	sub	sp, #20
 8002b64:	af00      	add	r7, sp, #0
 8002b66:	60f8      	str	r0, [r7, #12]
 8002b68:	60b9      	str	r1, [r7, #8]
 8002b6a:	607a      	str	r2, [r7, #4]
	/* Simulate the stack frame as it would be created by a context switch
	interrupt. */

	/* Offset added to account for the way the MCU uses the stack on entry/exit
	of interrupts, and to ensure alignment. */
	pxTopOfStack--;
 8002b6c:	68fb      	ldr	r3, [r7, #12]
 8002b6e:	3b04      	subs	r3, #4
 8002b70:	60fb      	str	r3, [r7, #12]

	*pxTopOfStack = portINITIAL_XPSR;	/* xPSR */
 8002b72:	68fb      	ldr	r3, [r7, #12]
 8002b74:	f04f 7280 	mov.w	r2, #16777216	; 0x1000000
 8002b78:	601a      	str	r2, [r3, #0]
	pxTopOfStack--;
 8002b7a:	68fb      	ldr	r3, [r7, #12]
 8002b7c:	3b04      	subs	r3, #4
 8002b7e:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( ( StackType_t ) pxCode ) & portSTART_ADDRESS_MASK;	/* PC */
 8002b80:	68bb      	ldr	r3, [r7, #8]
 8002b82:	f023 0201 	bic.w	r2, r3, #1
 8002b86:	68fb      	ldr	r3, [r7, #12]
 8002b88:	601a      	str	r2, [r3, #0]
	pxTopOfStack--;
 8002b8a:	68fb      	ldr	r3, [r7, #12]
 8002b8c:	3b04      	subs	r3, #4
 8002b8e:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( StackType_t ) portTASK_RETURN_ADDRESS;	/* LR */
 8002b90:	4a0c      	ldr	r2, [pc, #48]	; (8002bc4 <pxPortInitialiseStack+0x64>)
 8002b92:	68fb      	ldr	r3, [r7, #12]
 8002b94:	601a      	str	r2, [r3, #0]

	/* Save code space by skipping register initialisation. */
	pxTopOfStack -= 5;	/* R12, R3, R2 and R1. */
 8002b96:	68fb      	ldr	r3, [r7, #12]
 8002b98:	3b14      	subs	r3, #20
 8002b9a:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( StackType_t ) pvParameters;	/* R0 */
 8002b9c:	687a      	ldr	r2, [r7, #4]
 8002b9e:	68fb      	ldr	r3, [r7, #12]
 8002ba0:	601a      	str	r2, [r3, #0]

	/* A save method is being used that requires each task to maintain its
	own exec return value. */
	pxTopOfStack--;
 8002ba2:	68fb      	ldr	r3, [r7, #12]
 8002ba4:	3b04      	subs	r3, #4
 8002ba6:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = portINITIAL_EXC_RETURN;
 8002ba8:	68fb      	ldr	r3, [r7, #12]
 8002baa:	f06f 0202 	mvn.w	r2, #2
 8002bae:	601a      	str	r2, [r3, #0]

	pxTopOfStack -= 8;	/* R11, R10, R9, R8, R7, R6, R5 and R4. */
 8002bb0:	68fb      	ldr	r3, [r7, #12]
 8002bb2:	3b20      	subs	r3, #32
 8002bb4:	60fb      	str	r3, [r7, #12]

	return pxTopOfStack;
 8002bb6:	68fb      	ldr	r3, [r7, #12]
}
 8002bb8:	4618      	mov	r0, r3
 8002bba:	3714      	adds	r7, #20
 8002bbc:	46bd      	mov	sp, r7
 8002bbe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002bc2:	4770      	bx	lr
 8002bc4:	08002bc9 	.word	0x08002bc9

08002bc8 <prvTaskExitError>:
/*-----------------------------------------------------------*/

static void prvTaskExitError( void )
{
 8002bc8:	b480      	push	{r7}
 8002bca:	b085      	sub	sp, #20
 8002bcc:	af00      	add	r7, sp, #0
volatile uint32_t ulDummy = 0;
 8002bce:	2300      	movs	r3, #0
 8002bd0:	607b      	str	r3, [r7, #4]
	its caller as there is nothing to return to.  If a task wants to exit it
	should instead call vTaskDelete( NULL ).

	Artificially force an assert() to be triggered if configASSERT() is
	defined, then stop here so application writers can catch the error. */
	configASSERT( uxCriticalNesting == ~0UL );
 8002bd2:	4b10      	ldr	r3, [pc, #64]	; (8002c14 <prvTaskExitError+0x4c>)
 8002bd4:	681b      	ldr	r3, [r3, #0]
 8002bd6:	f1b3 3fff 	cmp.w	r3, #4294967295
 8002bda:	d009      	beq.n	8002bf0 <prvTaskExitError+0x28>

portFORCE_INLINE static void vPortRaiseBASEPRI( void )
{
uint32_t ulNewBASEPRI;

	__asm volatile
 8002bdc:	f04f 03fc 	mov.w	r3, #252	; 0xfc
 8002be0:	f383 8811 	msr	BASEPRI, r3
 8002be4:	f3bf 8f6f 	isb	sy
 8002be8:	f3bf 8f4f 	dsb	sy
 8002bec:	60fb      	str	r3, [r7, #12]
 8002bee:	e7fe      	b.n	8002bee <prvTaskExitError+0x26>
 8002bf0:	f04f 03fc 	mov.w	r3, #252	; 0xfc
 8002bf4:	f383 8811 	msr	BASEPRI, r3
 8002bf8:	f3bf 8f6f 	isb	sy
 8002bfc:	f3bf 8f4f 	dsb	sy
 8002c00:	60bb      	str	r3, [r7, #8]
	portDISABLE_INTERRUPTS();
	while( ulDummy == 0 )
 8002c02:	bf00      	nop
 8002c04:	687b      	ldr	r3, [r7, #4]
 8002c06:	2b00      	cmp	r3, #0
 8002c08:	d0fc      	beq.n	8002c04 <prvTaskExitError+0x3c>
		about code appearing after this function is called - making ulDummy
		volatile makes the compiler think the function could return and
		therefore not output an 'unreachable code' warning for code that appears
		after it. */
	}
}
 8002c0a:	3714      	adds	r7, #20
 8002c0c:	46bd      	mov	sp, r7
 8002c0e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002c12:	4770      	bx	lr
 8002c14:	1ffe891c 	.word	0x1ffe891c
	...

08002c20 <SVC_Handler>:
/*-----------------------------------------------------------*/

void vPortSVCHandler( void )
{
	__asm volatile (
 8002c20:	4b07      	ldr	r3, [pc, #28]	; (8002c40 <pxCurrentTCBConst2>)
 8002c22:	6819      	ldr	r1, [r3, #0]
 8002c24:	6808      	ldr	r0, [r1, #0]
 8002c26:	e8b0 4ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8002c2a:	f380 8809 	msr	PSP, r0
 8002c2e:	f3bf 8f6f 	isb	sy
 8002c32:	f04f 0000 	mov.w	r0, #0
 8002c36:	f380 8811 	msr	BASEPRI, r0
 8002c3a:	4770      	bx	lr
 8002c3c:	f3af 8000 	nop.w

08002c40 <pxCurrentTCBConst2>:
 8002c40:	1ffe89a4 	.word	0x1ffe89a4
 8002c44:	f3af 8000 	nop.w
 8002c48:	f3af 8000 	nop.w
 8002c4c:	f3af 8000 	nop.w

08002c50 <prvPortStartFirstTask>:
{
	/* Start the first task.  This also clears the bit that indicates the FPU is
	in use in case the FPU was used before the scheduler was started - which
	would otherwise result in the unnecessary leaving of space in the SVC stack
	for lazy saving of FPU registers. */
	__asm volatile(
 8002c50:	4808      	ldr	r0, [pc, #32]	; (8002c74 <prvPortStartFirstTask+0x24>)
 8002c52:	6800      	ldr	r0, [r0, #0]
 8002c54:	6800      	ldr	r0, [r0, #0]
 8002c56:	f380 8808 	msr	MSP, r0
 8002c5a:	f04f 0000 	mov.w	r0, #0
 8002c5e:	f380 8814 	msr	CONTROL, r0
 8002c62:	b662      	cpsie	i
 8002c64:	b661      	cpsie	f
 8002c66:	f3bf 8f4f 	dsb	sy
 8002c6a:	f3bf 8f6f 	isb	sy
 8002c6e:	df00      	svc	0
 8002c70:	bf00      	nop
 8002c72:	0000      	.short	0x0000
 8002c74:	e000ed08 	.word	0xe000ed08

08002c78 <xPortStartScheduler>:

/*
 * See header file for description.
 */
BaseType_t xPortStartScheduler( void )
{
 8002c78:	b580      	push	{r7, lr}
 8002c7a:	b086      	sub	sp, #24
 8002c7c:	af00      	add	r7, sp, #0
	configASSERT( configMAX_SYSCALL_INTERRUPT_PRIORITY );

	/* This port can be used on all revisions of the Cortex-M7 core other than
	the r0p1 parts.  r0p1 parts should use the port from the
	/source/portable/GCC/ARM_CM7/r0p1 directory. */
	configASSERT( portCPUID != portCORTEX_M7_r0p1_ID );
 8002c7e:	4b44      	ldr	r3, [pc, #272]	; (8002d90 <xPortStartScheduler+0x118>)
 8002c80:	681b      	ldr	r3, [r3, #0]
 8002c82:	4a44      	ldr	r2, [pc, #272]	; (8002d94 <xPortStartScheduler+0x11c>)
 8002c84:	4293      	cmp	r3, r2
 8002c86:	d109      	bne.n	8002c9c <xPortStartScheduler+0x24>
 8002c88:	f04f 03fc 	mov.w	r3, #252	; 0xfc
 8002c8c:	f383 8811 	msr	BASEPRI, r3
 8002c90:	f3bf 8f6f 	isb	sy
 8002c94:	f3bf 8f4f 	dsb	sy
 8002c98:	613b      	str	r3, [r7, #16]
 8002c9a:	e7fe      	b.n	8002c9a <xPortStartScheduler+0x22>
	configASSERT( portCPUID != portCORTEX_M7_r0p0_ID );
 8002c9c:	4b3c      	ldr	r3, [pc, #240]	; (8002d90 <xPortStartScheduler+0x118>)
 8002c9e:	681b      	ldr	r3, [r3, #0]
 8002ca0:	4a3d      	ldr	r2, [pc, #244]	; (8002d98 <xPortStartScheduler+0x120>)
 8002ca2:	4293      	cmp	r3, r2
 8002ca4:	d109      	bne.n	8002cba <xPortStartScheduler+0x42>
 8002ca6:	f04f 03fc 	mov.w	r3, #252	; 0xfc
 8002caa:	f383 8811 	msr	BASEPRI, r3
 8002cae:	f3bf 8f6f 	isb	sy
 8002cb2:	f3bf 8f4f 	dsb	sy
 8002cb6:	60fb      	str	r3, [r7, #12]
 8002cb8:	e7fe      	b.n	8002cb8 <xPortStartScheduler+0x40>

	#if( configASSERT_DEFINED == 1 )
	{
		volatile uint32_t ulOriginalPriority;
		volatile uint8_t * const pucFirstUserPriorityRegister = ( volatile uint8_t * const ) ( portNVIC_IP_REGISTERS_OFFSET_16 + portFIRST_USER_INTERRUPT_NUMBER );
 8002cba:	4b38      	ldr	r3, [pc, #224]	; (8002d9c <xPortStartScheduler+0x124>)
 8002cbc:	617b      	str	r3, [r7, #20]
		functions can be called.  ISR safe functions are those that end in
		"FromISR".  FreeRTOS maintains separate thread and ISR API functions to
		ensure interrupt entry is as fast and simple as possible.

		Save the interrupt priority value that is about to be clobbered. */
		ulOriginalPriority = *pucFirstUserPriorityRegister;
 8002cbe:	697b      	ldr	r3, [r7, #20]
 8002cc0:	781b      	ldrb	r3, [r3, #0]
 8002cc2:	b2db      	uxtb	r3, r3
 8002cc4:	607b      	str	r3, [r7, #4]

		/* Determine the number of priority bits available.  First write to all
		possible bits. */
		*pucFirstUserPriorityRegister = portMAX_8_BIT_VALUE;
 8002cc6:	697b      	ldr	r3, [r7, #20]
 8002cc8:	22ff      	movs	r2, #255	; 0xff
 8002cca:	701a      	strb	r2, [r3, #0]

		/* Read the value back to see how many bits stuck. */
		ucMaxPriorityValue = *pucFirstUserPriorityRegister;
 8002ccc:	697b      	ldr	r3, [r7, #20]
 8002cce:	781b      	ldrb	r3, [r3, #0]
 8002cd0:	b2db      	uxtb	r3, r3
 8002cd2:	70fb      	strb	r3, [r7, #3]

		/* Use the same mask on the maximum system call priority. */
		ucMaxSysCallPriority = configMAX_SYSCALL_INTERRUPT_PRIORITY & ucMaxPriorityValue;
 8002cd4:	78fb      	ldrb	r3, [r7, #3]
 8002cd6:	b2db      	uxtb	r3, r3
 8002cd8:	f023 0303 	bic.w	r3, r3, #3
 8002cdc:	b2da      	uxtb	r2, r3
 8002cde:	4b30      	ldr	r3, [pc, #192]	; (8002da0 <xPortStartScheduler+0x128>)
 8002ce0:	701a      	strb	r2, [r3, #0]

		/* Calculate the maximum acceptable priority group value for the number
		of bits read back. */
		ulMaxPRIGROUPValue = portMAX_PRIGROUP_BITS;
 8002ce2:	4b30      	ldr	r3, [pc, #192]	; (8002da4 <xPortStartScheduler+0x12c>)
 8002ce4:	2207      	movs	r2, #7
 8002ce6:	601a      	str	r2, [r3, #0]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 8002ce8:	e009      	b.n	8002cfe <xPortStartScheduler+0x86>
		{
			ulMaxPRIGROUPValue--;
 8002cea:	4b2e      	ldr	r3, [pc, #184]	; (8002da4 <xPortStartScheduler+0x12c>)
 8002cec:	681b      	ldr	r3, [r3, #0]
 8002cee:	3b01      	subs	r3, #1
 8002cf0:	4a2c      	ldr	r2, [pc, #176]	; (8002da4 <xPortStartScheduler+0x12c>)
 8002cf2:	6013      	str	r3, [r2, #0]
			ucMaxPriorityValue <<= ( uint8_t ) 0x01;
 8002cf4:	78fb      	ldrb	r3, [r7, #3]
 8002cf6:	b2db      	uxtb	r3, r3
 8002cf8:	005b      	lsls	r3, r3, #1
 8002cfa:	b2db      	uxtb	r3, r3
 8002cfc:	70fb      	strb	r3, [r7, #3]
		ucMaxSysCallPriority = configMAX_SYSCALL_INTERRUPT_PRIORITY & ucMaxPriorityValue;

		/* Calculate the maximum acceptable priority group value for the number
		of bits read back. */
		ulMaxPRIGROUPValue = portMAX_PRIGROUP_BITS;
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 8002cfe:	78fb      	ldrb	r3, [r7, #3]
 8002d00:	b2db      	uxtb	r3, r3
 8002d02:	b2db      	uxtb	r3, r3
 8002d04:	b25b      	sxtb	r3, r3
 8002d06:	2b00      	cmp	r3, #0
 8002d08:	dbef      	blt.n	8002cea <xPortStartScheduler+0x72>
		#ifdef __NVIC_PRIO_BITS
		{
			/* Check the CMSIS configuration that defines the number of
			priority bits matches the number of priority bits actually queried
			from the hardware. */
			configASSERT( ( portMAX_PRIGROUP_BITS - ulMaxPRIGROUPValue ) == __NVIC_PRIO_BITS );
 8002d0a:	4b26      	ldr	r3, [pc, #152]	; (8002da4 <xPortStartScheduler+0x12c>)
 8002d0c:	681b      	ldr	r3, [r3, #0]
 8002d0e:	f1c3 0307 	rsb	r3, r3, #7
 8002d12:	2b06      	cmp	r3, #6
 8002d14:	d009      	beq.n	8002d2a <xPortStartScheduler+0xb2>
 8002d16:	f04f 03fc 	mov.w	r3, #252	; 0xfc
 8002d1a:	f383 8811 	msr	BASEPRI, r3
 8002d1e:	f3bf 8f6f 	isb	sy
 8002d22:	f3bf 8f4f 	dsb	sy
 8002d26:	60bb      	str	r3, [r7, #8]
 8002d28:	e7fe      	b.n	8002d28 <xPortStartScheduler+0xb0>
		}
		#endif

		/* Shift the priority group value back to its position within the AIRCR
		register. */
		ulMaxPRIGROUPValue <<= portPRIGROUP_SHIFT;
 8002d2a:	4b1e      	ldr	r3, [pc, #120]	; (8002da4 <xPortStartScheduler+0x12c>)
 8002d2c:	681b      	ldr	r3, [r3, #0]
 8002d2e:	021b      	lsls	r3, r3, #8
 8002d30:	4a1c      	ldr	r2, [pc, #112]	; (8002da4 <xPortStartScheduler+0x12c>)
 8002d32:	6013      	str	r3, [r2, #0]
		ulMaxPRIGROUPValue &= portPRIORITY_GROUP_MASK;
 8002d34:	4b1b      	ldr	r3, [pc, #108]	; (8002da4 <xPortStartScheduler+0x12c>)
 8002d36:	681b      	ldr	r3, [r3, #0]
 8002d38:	f403 63e0 	and.w	r3, r3, #1792	; 0x700
 8002d3c:	4a19      	ldr	r2, [pc, #100]	; (8002da4 <xPortStartScheduler+0x12c>)
 8002d3e:	6013      	str	r3, [r2, #0]

		/* Restore the clobbered interrupt priority register to its original
		value. */
		*pucFirstUserPriorityRegister = ulOriginalPriority;
 8002d40:	687b      	ldr	r3, [r7, #4]
 8002d42:	b2da      	uxtb	r2, r3
 8002d44:	697b      	ldr	r3, [r7, #20]
 8002d46:	701a      	strb	r2, [r3, #0]
	}
	#endif /* conifgASSERT_DEFINED */

	/* Make PendSV and SysTick the lowest priority interrupts. */
	portNVIC_SYSPRI2_REG |= portNVIC_PENDSV_PRI;
 8002d48:	4a17      	ldr	r2, [pc, #92]	; (8002da8 <xPortStartScheduler+0x130>)
 8002d4a:	4b17      	ldr	r3, [pc, #92]	; (8002da8 <xPortStartScheduler+0x130>)
 8002d4c:	681b      	ldr	r3, [r3, #0]
 8002d4e:	f443 037c 	orr.w	r3, r3, #16515072	; 0xfc0000
 8002d52:	6013      	str	r3, [r2, #0]
	portNVIC_SYSPRI2_REG |= portNVIC_SYSTICK_PRI;
 8002d54:	4a14      	ldr	r2, [pc, #80]	; (8002da8 <xPortStartScheduler+0x130>)
 8002d56:	4b14      	ldr	r3, [pc, #80]	; (8002da8 <xPortStartScheduler+0x130>)
 8002d58:	681b      	ldr	r3, [r3, #0]
 8002d5a:	f043 437c 	orr.w	r3, r3, #4227858432	; 0xfc000000
 8002d5e:	6013      	str	r3, [r2, #0]

	/* Start the timer that generates the tick ISR.  Interrupts are disabled
	here already. */
	vPortSetupTimerInterrupt();
 8002d60:	f000 f8d6 	bl	8002f10 <vPortSetupTimerInterrupt>

	/* Initialise the critical nesting count ready for the first task. */
	uxCriticalNesting = 0;
 8002d64:	4b11      	ldr	r3, [pc, #68]	; (8002dac <xPortStartScheduler+0x134>)
 8002d66:	2200      	movs	r2, #0
 8002d68:	601a      	str	r2, [r3, #0]

	/* Ensure the VFP is enabled - it should be anyway. */
	vPortEnableVFP();
 8002d6a:	f000 f8f3 	bl	8002f54 <vPortEnableVFP>

	/* Lazy save always. */
	*( portFPCCR ) |= portASPEN_AND_LSPEN_BITS;
 8002d6e:	4a10      	ldr	r2, [pc, #64]	; (8002db0 <xPortStartScheduler+0x138>)
 8002d70:	4b0f      	ldr	r3, [pc, #60]	; (8002db0 <xPortStartScheduler+0x138>)
 8002d72:	681b      	ldr	r3, [r3, #0]
 8002d74:	f043 4340 	orr.w	r3, r3, #3221225472	; 0xc0000000
 8002d78:	6013      	str	r3, [r2, #0]

	/* Start the first task. */
	prvPortStartFirstTask();
 8002d7a:	f7ff ff69 	bl	8002c50 <prvPortStartFirstTask>
	exit error function to prevent compiler warnings about a static function
	not being called in the case that the application writer overrides this
	functionality by defining configTASK_RETURN_ADDRESS.  Call
	vTaskSwitchContext() so link time optimisation does not remove the
	symbol. */
	vTaskSwitchContext();
 8002d7e:	f001 fc4f 	bl	8004620 <vTaskSwitchContext>
	prvTaskExitError();
 8002d82:	f7ff ff21 	bl	8002bc8 <prvTaskExitError>

	/* Should not get here! */
	return 0;
 8002d86:	2300      	movs	r3, #0
}
 8002d88:	4618      	mov	r0, r3
 8002d8a:	3718      	adds	r7, #24
 8002d8c:	46bd      	mov	sp, r7
 8002d8e:	bd80      	pop	{r7, pc}
 8002d90:	e000ed00 	.word	0xe000ed00
 8002d94:	410fc271 	.word	0x410fc271
 8002d98:	410fc270 	.word	0x410fc270
 8002d9c:	e000e400 	.word	0xe000e400
 8002da0:	1ffe899c 	.word	0x1ffe899c
 8002da4:	1ffe89a0 	.word	0x1ffe89a0
 8002da8:	e000ed20 	.word	0xe000ed20
 8002dac:	1ffe891c 	.word	0x1ffe891c
 8002db0:	e000ef34 	.word	0xe000ef34

08002db4 <vPortEnterCritical>:
	configASSERT( uxCriticalNesting == 1000UL );
}
/*-----------------------------------------------------------*/

void vPortEnterCritical( void )
{
 8002db4:	b480      	push	{r7}
 8002db6:	b083      	sub	sp, #12
 8002db8:	af00      	add	r7, sp, #0
 8002dba:	f04f 03fc 	mov.w	r3, #252	; 0xfc
 8002dbe:	f383 8811 	msr	BASEPRI, r3
 8002dc2:	f3bf 8f6f 	isb	sy
 8002dc6:	f3bf 8f4f 	dsb	sy
 8002dca:	607b      	str	r3, [r7, #4]
	portDISABLE_INTERRUPTS();
	uxCriticalNesting++;
 8002dcc:	4b0e      	ldr	r3, [pc, #56]	; (8002e08 <vPortEnterCritical+0x54>)
 8002dce:	681b      	ldr	r3, [r3, #0]
 8002dd0:	3301      	adds	r3, #1
 8002dd2:	4a0d      	ldr	r2, [pc, #52]	; (8002e08 <vPortEnterCritical+0x54>)
 8002dd4:	6013      	str	r3, [r2, #0]
	/* This is not the interrupt safe version of the enter critical function so
	assert() if it is being called from an interrupt context.  Only API
	functions that end in "FromISR" can be used in an interrupt.  Only assert if
	the critical nesting count is 1 to protect against recursive calls if the
	assert function also uses a critical section. */
	if( uxCriticalNesting == 1 )
 8002dd6:	4b0c      	ldr	r3, [pc, #48]	; (8002e08 <vPortEnterCritical+0x54>)
 8002dd8:	681b      	ldr	r3, [r3, #0]
 8002dda:	2b01      	cmp	r3, #1
 8002ddc:	d10e      	bne.n	8002dfc <vPortEnterCritical+0x48>
	{
		configASSERT( ( portNVIC_INT_CTRL_REG & portVECTACTIVE_MASK ) == 0 );
 8002dde:	4b0b      	ldr	r3, [pc, #44]	; (8002e0c <vPortEnterCritical+0x58>)
 8002de0:	681b      	ldr	r3, [r3, #0]
 8002de2:	b2db      	uxtb	r3, r3
 8002de4:	2b00      	cmp	r3, #0
 8002de6:	d009      	beq.n	8002dfc <vPortEnterCritical+0x48>
 8002de8:	f04f 03fc 	mov.w	r3, #252	; 0xfc
 8002dec:	f383 8811 	msr	BASEPRI, r3
 8002df0:	f3bf 8f6f 	isb	sy
 8002df4:	f3bf 8f4f 	dsb	sy
 8002df8:	603b      	str	r3, [r7, #0]
 8002dfa:	e7fe      	b.n	8002dfa <vPortEnterCritical+0x46>
	}
}
 8002dfc:	370c      	adds	r7, #12
 8002dfe:	46bd      	mov	sp, r7
 8002e00:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002e04:	4770      	bx	lr
 8002e06:	bf00      	nop
 8002e08:	1ffe891c 	.word	0x1ffe891c
 8002e0c:	e000ed04 	.word	0xe000ed04

08002e10 <vPortExitCritical>:
/*-----------------------------------------------------------*/

void vPortExitCritical( void )
{
 8002e10:	b480      	push	{r7}
 8002e12:	b083      	sub	sp, #12
 8002e14:	af00      	add	r7, sp, #0
	configASSERT( uxCriticalNesting );
 8002e16:	4b10      	ldr	r3, [pc, #64]	; (8002e58 <vPortExitCritical+0x48>)
 8002e18:	681b      	ldr	r3, [r3, #0]
 8002e1a:	2b00      	cmp	r3, #0
 8002e1c:	d109      	bne.n	8002e32 <vPortExitCritical+0x22>
 8002e1e:	f04f 03fc 	mov.w	r3, #252	; 0xfc
 8002e22:	f383 8811 	msr	BASEPRI, r3
 8002e26:	f3bf 8f6f 	isb	sy
 8002e2a:	f3bf 8f4f 	dsb	sy
 8002e2e:	607b      	str	r3, [r7, #4]
 8002e30:	e7fe      	b.n	8002e30 <vPortExitCritical+0x20>
	uxCriticalNesting--;
 8002e32:	4b09      	ldr	r3, [pc, #36]	; (8002e58 <vPortExitCritical+0x48>)
 8002e34:	681b      	ldr	r3, [r3, #0]
 8002e36:	3b01      	subs	r3, #1
 8002e38:	4a07      	ldr	r2, [pc, #28]	; (8002e58 <vPortExitCritical+0x48>)
 8002e3a:	6013      	str	r3, [r2, #0]
	if( uxCriticalNesting == 0 )
 8002e3c:	4b06      	ldr	r3, [pc, #24]	; (8002e58 <vPortExitCritical+0x48>)
 8002e3e:	681b      	ldr	r3, [r3, #0]
 8002e40:	2b00      	cmp	r3, #0
 8002e42:	d104      	bne.n	8002e4e <vPortExitCritical+0x3e>
 8002e44:	2300      	movs	r3, #0
 8002e46:	603b      	str	r3, [r7, #0]
}
/*-----------------------------------------------------------*/

portFORCE_INLINE static void vPortSetBASEPRI( uint32_t ulNewMaskValue )
{
	__asm volatile
 8002e48:	683b      	ldr	r3, [r7, #0]
 8002e4a:	f383 8811 	msr	BASEPRI, r3
	{
		portENABLE_INTERRUPTS();
	}
}
 8002e4e:	370c      	adds	r7, #12
 8002e50:	46bd      	mov	sp, r7
 8002e52:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002e56:	4770      	bx	lr
 8002e58:	1ffe891c 	.word	0x1ffe891c
 8002e5c:	00000000 	.word	0x00000000

08002e60 <PendSV_Handler>:

void xPortPendSVHandler( void )
{
	/* This is a naked function. */

	__asm volatile
 8002e60:	f3ef 8009 	mrs	r0, PSP
 8002e64:	f3bf 8f6f 	isb	sy
 8002e68:	4b15      	ldr	r3, [pc, #84]	; (8002ec0 <pxCurrentTCBConst>)
 8002e6a:	681a      	ldr	r2, [r3, #0]
 8002e6c:	f01e 0f10 	tst.w	lr, #16
 8002e70:	bf08      	it	eq
 8002e72:	ed20 8a10 	vstmdbeq	r0!, {s16-s31}
 8002e76:	e920 4ff0 	stmdb	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8002e7a:	6010      	str	r0, [r2, #0]
 8002e7c:	e92d 0009 	stmdb	sp!, {r0, r3}
 8002e80:	f04f 00fc 	mov.w	r0, #252	; 0xfc
 8002e84:	f380 8811 	msr	BASEPRI, r0
 8002e88:	f3bf 8f4f 	dsb	sy
 8002e8c:	f3bf 8f6f 	isb	sy
 8002e90:	f001 fbc6 	bl	8004620 <vTaskSwitchContext>
 8002e94:	f04f 0000 	mov.w	r0, #0
 8002e98:	f380 8811 	msr	BASEPRI, r0
 8002e9c:	bc09      	pop	{r0, r3}
 8002e9e:	6819      	ldr	r1, [r3, #0]
 8002ea0:	6808      	ldr	r0, [r1, #0]
 8002ea2:	e8b0 4ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8002ea6:	f01e 0f10 	tst.w	lr, #16
 8002eaa:	bf08      	it	eq
 8002eac:	ecb0 8a10 	vldmiaeq	r0!, {s16-s31}
 8002eb0:	f380 8809 	msr	PSP, r0
 8002eb4:	f3bf 8f6f 	isb	sy
 8002eb8:	4770      	bx	lr
 8002eba:	bf00      	nop
 8002ebc:	f3af 8000 	nop.w

08002ec0 <pxCurrentTCBConst>:
 8002ec0:	1ffe89a4 	.word	0x1ffe89a4
 8002ec4:	f3af 8000 	nop.w
 8002ec8:	f3af 8000 	nop.w
 8002ecc:	f3af 8000 	nop.w

08002ed0 <SysTick_Handler>:
	);
}
/*-----------------------------------------------------------*/

void xPortSysTickHandler( void )
{
 8002ed0:	b580      	push	{r7, lr}
 8002ed2:	b082      	sub	sp, #8
 8002ed4:	af00      	add	r7, sp, #0

portFORCE_INLINE static void vPortRaiseBASEPRI( void )
{
uint32_t ulNewBASEPRI;

	__asm volatile
 8002ed6:	f04f 03fc 	mov.w	r3, #252	; 0xfc
 8002eda:	f383 8811 	msr	BASEPRI, r3
 8002ede:	f3bf 8f6f 	isb	sy
 8002ee2:	f3bf 8f4f 	dsb	sy
 8002ee6:	607b      	str	r3, [r7, #4]
	save and then restore the interrupt mask value as its value is already
	known. */
	portDISABLE_INTERRUPTS();
	{
		/* Increment the RTOS tick. */
		if( xTaskIncrementTick() != pdFALSE )
 8002ee8:	f001 fae0 	bl	80044ac <xTaskIncrementTick>
 8002eec:	4603      	mov	r3, r0
 8002eee:	2b00      	cmp	r3, #0
 8002ef0:	d003      	beq.n	8002efa <SysTick_Handler+0x2a>
		{
			/* A context switch is required.  Context switching is performed in
			the PendSV interrupt.  Pend the PendSV interrupt. */
			portNVIC_INT_CTRL_REG = portNVIC_PENDSVSET_BIT;
 8002ef2:	4b06      	ldr	r3, [pc, #24]	; (8002f0c <SysTick_Handler+0x3c>)
 8002ef4:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8002ef8:	601a      	str	r2, [r3, #0]
 8002efa:	2300      	movs	r3, #0
 8002efc:	603b      	str	r3, [r7, #0]
}
/*-----------------------------------------------------------*/

portFORCE_INLINE static void vPortSetBASEPRI( uint32_t ulNewMaskValue )
{
	__asm volatile
 8002efe:	683b      	ldr	r3, [r7, #0]
 8002f00:	f383 8811 	msr	BASEPRI, r3
		}
	}
	portENABLE_INTERRUPTS();
}
 8002f04:	3708      	adds	r7, #8
 8002f06:	46bd      	mov	sp, r7
 8002f08:	bd80      	pop	{r7, pc}
 8002f0a:	bf00      	nop
 8002f0c:	e000ed04 	.word	0xe000ed04

08002f10 <vPortSetupTimerInterrupt>:
/*
 * Setup the systick timer to generate the tick interrupts at the required
 * frequency.
 */
__attribute__(( weak )) void vPortSetupTimerInterrupt( void )
{
 8002f10:	b480      	push	{r7}
 8002f12:	af00      	add	r7, sp, #0
		ulStoppedTimerCompensation = portMISSED_COUNTS_FACTOR / ( configCPU_CLOCK_HZ / configSYSTICK_CLOCK_HZ );
	}
	#endif /* configUSE_TICKLESS_IDLE */

	/* Stop and clear the SysTick. */
	portNVIC_SYSTICK_CTRL_REG = 0UL;
 8002f14:	4b0a      	ldr	r3, [pc, #40]	; (8002f40 <vPortSetupTimerInterrupt+0x30>)
 8002f16:	2200      	movs	r2, #0
 8002f18:	601a      	str	r2, [r3, #0]
	portNVIC_SYSTICK_CURRENT_VALUE_REG = 0UL;
 8002f1a:	4b0a      	ldr	r3, [pc, #40]	; (8002f44 <vPortSetupTimerInterrupt+0x34>)
 8002f1c:	2200      	movs	r2, #0
 8002f1e:	601a      	str	r2, [r3, #0]

	/* Configure SysTick to interrupt at the requested rate. */
	portNVIC_SYSTICK_LOAD_REG = ( configSYSTICK_CLOCK_HZ / configTICK_RATE_HZ ) - 1UL;
 8002f20:	4a09      	ldr	r2, [pc, #36]	; (8002f48 <vPortSetupTimerInterrupt+0x38>)
 8002f22:	4b0a      	ldr	r3, [pc, #40]	; (8002f4c <vPortSetupTimerInterrupt+0x3c>)
 8002f24:	681b      	ldr	r3, [r3, #0]
 8002f26:	490a      	ldr	r1, [pc, #40]	; (8002f50 <vPortSetupTimerInterrupt+0x40>)
 8002f28:	fba1 1303 	umull	r1, r3, r1, r3
 8002f2c:	099b      	lsrs	r3, r3, #6
 8002f2e:	3b01      	subs	r3, #1
 8002f30:	6013      	str	r3, [r2, #0]
	portNVIC_SYSTICK_CTRL_REG = ( portNVIC_SYSTICK_CLK_BIT | portNVIC_SYSTICK_INT_BIT | portNVIC_SYSTICK_ENABLE_BIT );
 8002f32:	4b03      	ldr	r3, [pc, #12]	; (8002f40 <vPortSetupTimerInterrupt+0x30>)
 8002f34:	2207      	movs	r2, #7
 8002f36:	601a      	str	r2, [r3, #0]
}
 8002f38:	46bd      	mov	sp, r7
 8002f3a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002f3e:	4770      	bx	lr
 8002f40:	e000e010 	.word	0xe000e010
 8002f44:	e000e018 	.word	0xe000e018
 8002f48:	e000e014 	.word	0xe000e014
 8002f4c:	2003ffc0 	.word	0x2003ffc0
 8002f50:	10624dd3 	.word	0x10624dd3

08002f54 <vPortEnableVFP>:
/*-----------------------------------------------------------*/

/* This is a naked function. */
static void vPortEnableVFP( void )
{
	__asm volatile
 8002f54:	f8df 000c 	ldr.w	r0, [pc, #12]	; 8002f64 <vPortEnableVFP+0x10>
 8002f58:	6801      	ldr	r1, [r0, #0]
 8002f5a:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 8002f5e:	6001      	str	r1, [r0, #0]
 8002f60:	4770      	bx	lr
 8002f62:	0000      	.short	0x0000
 8002f64:	e000ed88 	.word	0xe000ed88

08002f68 <vPortValidateInterruptPriority>:
/*-----------------------------------------------------------*/

#if( configASSERT_DEFINED == 1 )

	void vPortValidateInterruptPriority( void )
	{
 8002f68:	b480      	push	{r7}
 8002f6a:	b085      	sub	sp, #20
 8002f6c:	af00      	add	r7, sp, #0
	uint32_t ulCurrentInterrupt;
	uint8_t ucCurrentPriority;

		/* Obtain the number of the currently executing interrupt. */
		__asm volatile( "mrs %0, ipsr" : "=r"( ulCurrentInterrupt ) :: "memory" );
 8002f6e:	f3ef 8305 	mrs	r3, IPSR
 8002f72:	60fb      	str	r3, [r7, #12]

		/* Is the interrupt number a user defined interrupt? */
		if( ulCurrentInterrupt >= portFIRST_USER_INTERRUPT_NUMBER )
 8002f74:	68fb      	ldr	r3, [r7, #12]
 8002f76:	2b0f      	cmp	r3, #15
 8002f78:	d913      	bls.n	8002fa2 <vPortValidateInterruptPriority+0x3a>
		{
			/* Look up the interrupt's priority. */
			ucCurrentPriority = pcInterruptPriorityRegisters[ ulCurrentInterrupt ];
 8002f7a:	4a15      	ldr	r2, [pc, #84]	; (8002fd0 <vPortValidateInterruptPriority+0x68>)
 8002f7c:	68fb      	ldr	r3, [r7, #12]
 8002f7e:	4413      	add	r3, r2
 8002f80:	781b      	ldrb	r3, [r3, #0]
 8002f82:	72fb      	strb	r3, [r7, #11]
			interrupt entry is as fast and simple as possible.

			The following links provide detailed information:
			http://www.freertos.org/RTOS-Cortex-M3-M4.html
			http://www.freertos.org/FAQHelp.html */
			configASSERT( ucCurrentPriority >= ucMaxSysCallPriority );
 8002f84:	4b13      	ldr	r3, [pc, #76]	; (8002fd4 <vPortValidateInterruptPriority+0x6c>)
 8002f86:	781b      	ldrb	r3, [r3, #0]
 8002f88:	7afa      	ldrb	r2, [r7, #11]
 8002f8a:	429a      	cmp	r2, r3
 8002f8c:	d209      	bcs.n	8002fa2 <vPortValidateInterruptPriority+0x3a>

portFORCE_INLINE static void vPortRaiseBASEPRI( void )
{
uint32_t ulNewBASEPRI;

	__asm volatile
 8002f8e:	f04f 03fc 	mov.w	r3, #252	; 0xfc
 8002f92:	f383 8811 	msr	BASEPRI, r3
 8002f96:	f3bf 8f6f 	isb	sy
 8002f9a:	f3bf 8f4f 	dsb	sy
 8002f9e:	607b      	str	r3, [r7, #4]
 8002fa0:	e7fe      	b.n	8002fa0 <vPortValidateInterruptPriority+0x38>
		configuration then the correct setting can be achieved on all Cortex-M
		devices by calling NVIC_SetPriorityGrouping( 0 ); before starting the
		scheduler.  Note however that some vendor specific peripheral libraries
		assume a non-zero priority group setting, in which cases using a value
		of zero will result in unpredictable behaviour. */
		configASSERT( ( portAIRCR_REG & portPRIORITY_GROUP_MASK ) <= ulMaxPRIGROUPValue );
 8002fa2:	4b0d      	ldr	r3, [pc, #52]	; (8002fd8 <vPortValidateInterruptPriority+0x70>)
 8002fa4:	681b      	ldr	r3, [r3, #0]
 8002fa6:	f403 62e0 	and.w	r2, r3, #1792	; 0x700
 8002faa:	4b0c      	ldr	r3, [pc, #48]	; (8002fdc <vPortValidateInterruptPriority+0x74>)
 8002fac:	681b      	ldr	r3, [r3, #0]
 8002fae:	429a      	cmp	r2, r3
 8002fb0:	d909      	bls.n	8002fc6 <vPortValidateInterruptPriority+0x5e>
 8002fb2:	f04f 03fc 	mov.w	r3, #252	; 0xfc
 8002fb6:	f383 8811 	msr	BASEPRI, r3
 8002fba:	f3bf 8f6f 	isb	sy
 8002fbe:	f3bf 8f4f 	dsb	sy
 8002fc2:	603b      	str	r3, [r7, #0]
 8002fc4:	e7fe      	b.n	8002fc4 <vPortValidateInterruptPriority+0x5c>
	}
 8002fc6:	3714      	adds	r7, #20
 8002fc8:	46bd      	mov	sp, r7
 8002fca:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002fce:	4770      	bx	lr
 8002fd0:	e000e3f0 	.word	0xe000e3f0
 8002fd4:	1ffe899c 	.word	0x1ffe899c
 8002fd8:	e000ed0c 	.word	0xe000ed0c
 8002fdc:	1ffe89a0 	.word	0x1ffe89a0

08002fe0 <pvPortMalloc>:
#endif

/*-----------------------------------------------------------*/

void *pvPortMalloc( size_t xWantedSize )
{
 8002fe0:	b580      	push	{r7, lr}
 8002fe2:	b084      	sub	sp, #16
 8002fe4:	af00      	add	r7, sp, #0
 8002fe6:	6078      	str	r0, [r7, #4]
void *pvReturn;

	vTaskSuspendAll();
 8002fe8:	f001 f9a4 	bl	8004334 <vTaskSuspendAll>
	{
		pvReturn = malloc( xWantedSize );
 8002fec:	6878      	ldr	r0, [r7, #4]
 8002fee:	f003 f823 	bl	8006038 <malloc>
 8002ff2:	4603      	mov	r3, r0
 8002ff4:	60fb      	str	r3, [r7, #12]
		traceMALLOC( pvReturn, xWantedSize );
	}
	( void ) xTaskResumeAll();
 8002ff6:	f001 f9ab 	bl	8004350 <xTaskResumeAll>
			vApplicationMallocFailedHook();
		}
	}
	#endif

	return pvReturn;
 8002ffa:	68fb      	ldr	r3, [r7, #12]
}
 8002ffc:	4618      	mov	r0, r3
 8002ffe:	3710      	adds	r7, #16
 8003000:	46bd      	mov	sp, r7
 8003002:	bd80      	pop	{r7, pc}

08003004 <vPortFree>:
/*-----------------------------------------------------------*/

void vPortFree( void *pv )
{
 8003004:	b580      	push	{r7, lr}
 8003006:	b082      	sub	sp, #8
 8003008:	af00      	add	r7, sp, #0
 800300a:	6078      	str	r0, [r7, #4]
	if( pv )
 800300c:	687b      	ldr	r3, [r7, #4]
 800300e:	2b00      	cmp	r3, #0
 8003010:	d006      	beq.n	8003020 <vPortFree+0x1c>
	{
		vTaskSuspendAll();
 8003012:	f001 f98f 	bl	8004334 <vTaskSuspendAll>
		{
			free( pv );
 8003016:	6878      	ldr	r0, [r7, #4]
 8003018:	f003 f816 	bl	8006048 <free>
			traceFREE( pv, 0 );
		}
		( void ) xTaskResumeAll();
 800301c:	f001 f998 	bl	8004350 <xTaskResumeAll>
	}
}
 8003020:	3708      	adds	r7, #8
 8003022:	46bd      	mov	sp, r7
 8003024:	bd80      	pop	{r7, pc}
 8003026:	bf00      	nop

08003028 <vListInitialise>:
/*-----------------------------------------------------------
 * PUBLIC LIST API documented in list.h
 *----------------------------------------------------------*/

void vListInitialise( List_t * const pxList )
{
 8003028:	b480      	push	{r7}
 800302a:	b083      	sub	sp, #12
 800302c:	af00      	add	r7, sp, #0
 800302e:	6078      	str	r0, [r7, #4]
	/* The list structure contains a list item which is used to mark the
	end of the list.  To initialise the list the list end is inserted
	as the only list entry. */
	pxList->pxIndex = ( ListItem_t * ) &( pxList->xListEnd );			/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 8003030:	687b      	ldr	r3, [r7, #4]
 8003032:	f103 0208 	add.w	r2, r3, #8
 8003036:	687b      	ldr	r3, [r7, #4]
 8003038:	605a      	str	r2, [r3, #4]

	/* The list end value is the highest possible value in the list to
	ensure it remains at the end of the list. */
	pxList->xListEnd.xItemValue = portMAX_DELAY;
 800303a:	687b      	ldr	r3, [r7, #4]
 800303c:	f04f 32ff 	mov.w	r2, #4294967295
 8003040:	609a      	str	r2, [r3, #8]

	/* The list end next and previous pointers point to itself so we know
	when the list is empty. */
	pxList->xListEnd.pxNext = ( ListItem_t * ) &( pxList->xListEnd );	/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 8003042:	687b      	ldr	r3, [r7, #4]
 8003044:	f103 0208 	add.w	r2, r3, #8
 8003048:	687b      	ldr	r3, [r7, #4]
 800304a:	60da      	str	r2, [r3, #12]
	pxList->xListEnd.pxPrevious = ( ListItem_t * ) &( pxList->xListEnd );/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 800304c:	687b      	ldr	r3, [r7, #4]
 800304e:	f103 0208 	add.w	r2, r3, #8
 8003052:	687b      	ldr	r3, [r7, #4]
 8003054:	611a      	str	r2, [r3, #16]

	pxList->uxNumberOfItems = ( UBaseType_t ) 0U;
 8003056:	687b      	ldr	r3, [r7, #4]
 8003058:	2200      	movs	r2, #0
 800305a:	601a      	str	r2, [r3, #0]

	/* Write known values into the list if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_LIST_INTEGRITY_CHECK_1_VALUE( pxList );
	listSET_LIST_INTEGRITY_CHECK_2_VALUE( pxList );
}
 800305c:	370c      	adds	r7, #12
 800305e:	46bd      	mov	sp, r7
 8003060:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003064:	4770      	bx	lr
 8003066:	bf00      	nop

08003068 <vListInitialiseItem>:
/*-----------------------------------------------------------*/

void vListInitialiseItem( ListItem_t * const pxItem )
{
 8003068:	b480      	push	{r7}
 800306a:	b083      	sub	sp, #12
 800306c:	af00      	add	r7, sp, #0
 800306e:	6078      	str	r0, [r7, #4]
	/* Make sure the list item is not recorded as being on a list. */
	pxItem->pxContainer = NULL;
 8003070:	687b      	ldr	r3, [r7, #4]
 8003072:	2200      	movs	r2, #0
 8003074:	611a      	str	r2, [r3, #16]

	/* Write known values into the list item if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_FIRST_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
	listSET_SECOND_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
}
 8003076:	370c      	adds	r7, #12
 8003078:	46bd      	mov	sp, r7
 800307a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800307e:	4770      	bx	lr

08003080 <vListInsertEnd>:
/*-----------------------------------------------------------*/

void vListInsertEnd( List_t * const pxList, ListItem_t * const pxNewListItem )
{
 8003080:	b480      	push	{r7}
 8003082:	b085      	sub	sp, #20
 8003084:	af00      	add	r7, sp, #0
 8003086:	6078      	str	r0, [r7, #4]
 8003088:	6039      	str	r1, [r7, #0]
ListItem_t * const pxIndex = pxList->pxIndex;
 800308a:	687b      	ldr	r3, [r7, #4]
 800308c:	685b      	ldr	r3, [r3, #4]
 800308e:	60fb      	str	r3, [r7, #12]
	listTEST_LIST_ITEM_INTEGRITY( pxNewListItem );

	/* Insert a new list item into pxList, but rather than sort the list,
	makes the new list item the last item to be removed by a call to
	listGET_OWNER_OF_NEXT_ENTRY(). */
	pxNewListItem->pxNext = pxIndex;
 8003090:	683b      	ldr	r3, [r7, #0]
 8003092:	68fa      	ldr	r2, [r7, #12]
 8003094:	605a      	str	r2, [r3, #4]
	pxNewListItem->pxPrevious = pxIndex->pxPrevious;
 8003096:	68fb      	ldr	r3, [r7, #12]
 8003098:	689a      	ldr	r2, [r3, #8]
 800309a:	683b      	ldr	r3, [r7, #0]
 800309c:	609a      	str	r2, [r3, #8]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	pxIndex->pxPrevious->pxNext = pxNewListItem;
 800309e:	68fb      	ldr	r3, [r7, #12]
 80030a0:	689b      	ldr	r3, [r3, #8]
 80030a2:	683a      	ldr	r2, [r7, #0]
 80030a4:	605a      	str	r2, [r3, #4]
	pxIndex->pxPrevious = pxNewListItem;
 80030a6:	68fb      	ldr	r3, [r7, #12]
 80030a8:	683a      	ldr	r2, [r7, #0]
 80030aa:	609a      	str	r2, [r3, #8]

	/* Remember which list the item is in. */
	pxNewListItem->pxContainer = pxList;
 80030ac:	683b      	ldr	r3, [r7, #0]
 80030ae:	687a      	ldr	r2, [r7, #4]
 80030b0:	611a      	str	r2, [r3, #16]

	( pxList->uxNumberOfItems )++;
 80030b2:	687b      	ldr	r3, [r7, #4]
 80030b4:	681b      	ldr	r3, [r3, #0]
 80030b6:	1c5a      	adds	r2, r3, #1
 80030b8:	687b      	ldr	r3, [r7, #4]
 80030ba:	601a      	str	r2, [r3, #0]
}
 80030bc:	3714      	adds	r7, #20
 80030be:	46bd      	mov	sp, r7
 80030c0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80030c4:	4770      	bx	lr
 80030c6:	bf00      	nop

080030c8 <vListInsert>:
/*-----------------------------------------------------------*/

void vListInsert( List_t * const pxList, ListItem_t * const pxNewListItem )
{
 80030c8:	b480      	push	{r7}
 80030ca:	b085      	sub	sp, #20
 80030cc:	af00      	add	r7, sp, #0
 80030ce:	6078      	str	r0, [r7, #4]
 80030d0:	6039      	str	r1, [r7, #0]
ListItem_t *pxIterator;
const TickType_t xValueOfInsertion = pxNewListItem->xItemValue;
 80030d2:	683b      	ldr	r3, [r7, #0]
 80030d4:	681b      	ldr	r3, [r3, #0]
 80030d6:	60bb      	str	r3, [r7, #8]
	new list item should be placed after it.  This ensures that TCBs which are
	stored in ready lists (all of which have the same xItemValue value) get a
	share of the CPU.  However, if the xItemValue is the same as the back marker
	the iteration loop below will not end.  Therefore the value is checked
	first, and the algorithm slightly modified if necessary. */
	if( xValueOfInsertion == portMAX_DELAY )
 80030d8:	68bb      	ldr	r3, [r7, #8]
 80030da:	f1b3 3fff 	cmp.w	r3, #4294967295
 80030de:	d103      	bne.n	80030e8 <vListInsert+0x20>
	{
		pxIterator = pxList->xListEnd.pxPrevious;
 80030e0:	687b      	ldr	r3, [r7, #4]
 80030e2:	691b      	ldr	r3, [r3, #16]
 80030e4:	60fb      	str	r3, [r7, #12]
 80030e6:	e00c      	b.n	8003102 <vListInsert+0x3a>
			4) Using a queue or semaphore before it has been initialised or
			   before the scheduler has been started (are interrupts firing
			   before vTaskStartScheduler() has been called?).
		**********************************************************************/

		for( pxIterator = ( ListItem_t * ) &( pxList->xListEnd ); pxIterator->pxNext->xItemValue <= xValueOfInsertion; pxIterator = pxIterator->pxNext ) /*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. *//*lint !e440 The iterator moves to a different value, not xValueOfInsertion. */
 80030e8:	687b      	ldr	r3, [r7, #4]
 80030ea:	3308      	adds	r3, #8
 80030ec:	60fb      	str	r3, [r7, #12]
 80030ee:	e002      	b.n	80030f6 <vListInsert+0x2e>
 80030f0:	68fb      	ldr	r3, [r7, #12]
 80030f2:	685b      	ldr	r3, [r3, #4]
 80030f4:	60fb      	str	r3, [r7, #12]
 80030f6:	68fb      	ldr	r3, [r7, #12]
 80030f8:	685b      	ldr	r3, [r3, #4]
 80030fa:	681a      	ldr	r2, [r3, #0]
 80030fc:	68bb      	ldr	r3, [r7, #8]
 80030fe:	429a      	cmp	r2, r3
 8003100:	d9f6      	bls.n	80030f0 <vListInsert+0x28>
			/* There is nothing to do here, just iterating to the wanted
			insertion position. */
		}
	}

	pxNewListItem->pxNext = pxIterator->pxNext;
 8003102:	68fb      	ldr	r3, [r7, #12]
 8003104:	685a      	ldr	r2, [r3, #4]
 8003106:	683b      	ldr	r3, [r7, #0]
 8003108:	605a      	str	r2, [r3, #4]
	pxNewListItem->pxNext->pxPrevious = pxNewListItem;
 800310a:	683b      	ldr	r3, [r7, #0]
 800310c:	685b      	ldr	r3, [r3, #4]
 800310e:	683a      	ldr	r2, [r7, #0]
 8003110:	609a      	str	r2, [r3, #8]
	pxNewListItem->pxPrevious = pxIterator;
 8003112:	683b      	ldr	r3, [r7, #0]
 8003114:	68fa      	ldr	r2, [r7, #12]
 8003116:	609a      	str	r2, [r3, #8]
	pxIterator->pxNext = pxNewListItem;
 8003118:	68fb      	ldr	r3, [r7, #12]
 800311a:	683a      	ldr	r2, [r7, #0]
 800311c:	605a      	str	r2, [r3, #4]

	/* Remember which list the item is in.  This allows fast removal of the
	item later. */
	pxNewListItem->pxContainer = pxList;
 800311e:	683b      	ldr	r3, [r7, #0]
 8003120:	687a      	ldr	r2, [r7, #4]
 8003122:	611a      	str	r2, [r3, #16]

	( pxList->uxNumberOfItems )++;
 8003124:	687b      	ldr	r3, [r7, #4]
 8003126:	681b      	ldr	r3, [r3, #0]
 8003128:	1c5a      	adds	r2, r3, #1
 800312a:	687b      	ldr	r3, [r7, #4]
 800312c:	601a      	str	r2, [r3, #0]
}
 800312e:	3714      	adds	r7, #20
 8003130:	46bd      	mov	sp, r7
 8003132:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003136:	4770      	bx	lr

08003138 <uxListRemove>:
/*-----------------------------------------------------------*/

UBaseType_t uxListRemove( ListItem_t * const pxItemToRemove )
{
 8003138:	b480      	push	{r7}
 800313a:	b085      	sub	sp, #20
 800313c:	af00      	add	r7, sp, #0
 800313e:	6078      	str	r0, [r7, #4]
/* The list item knows which list it is in.  Obtain the list from the list
item. */
List_t * const pxList = pxItemToRemove->pxContainer;
 8003140:	687b      	ldr	r3, [r7, #4]
 8003142:	691b      	ldr	r3, [r3, #16]
 8003144:	60fb      	str	r3, [r7, #12]

	pxItemToRemove->pxNext->pxPrevious = pxItemToRemove->pxPrevious;
 8003146:	687b      	ldr	r3, [r7, #4]
 8003148:	685b      	ldr	r3, [r3, #4]
 800314a:	687a      	ldr	r2, [r7, #4]
 800314c:	6892      	ldr	r2, [r2, #8]
 800314e:	609a      	str	r2, [r3, #8]
	pxItemToRemove->pxPrevious->pxNext = pxItemToRemove->pxNext;
 8003150:	687b      	ldr	r3, [r7, #4]
 8003152:	689b      	ldr	r3, [r3, #8]
 8003154:	687a      	ldr	r2, [r7, #4]
 8003156:	6852      	ldr	r2, [r2, #4]
 8003158:	605a      	str	r2, [r3, #4]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	/* Make sure the index is left pointing to a valid item. */
	if( pxList->pxIndex == pxItemToRemove )
 800315a:	68fb      	ldr	r3, [r7, #12]
 800315c:	685a      	ldr	r2, [r3, #4]
 800315e:	687b      	ldr	r3, [r7, #4]
 8003160:	429a      	cmp	r2, r3
 8003162:	d103      	bne.n	800316c <uxListRemove+0x34>
	{
		pxList->pxIndex = pxItemToRemove->pxPrevious;
 8003164:	687b      	ldr	r3, [r7, #4]
 8003166:	689a      	ldr	r2, [r3, #8]
 8003168:	68fb      	ldr	r3, [r7, #12]
 800316a:	605a      	str	r2, [r3, #4]
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxItemToRemove->pxContainer = NULL;
 800316c:	687b      	ldr	r3, [r7, #4]
 800316e:	2200      	movs	r2, #0
 8003170:	611a      	str	r2, [r3, #16]
	( pxList->uxNumberOfItems )--;
 8003172:	68fb      	ldr	r3, [r7, #12]
 8003174:	681b      	ldr	r3, [r3, #0]
 8003176:	1e5a      	subs	r2, r3, #1
 8003178:	68fb      	ldr	r3, [r7, #12]
 800317a:	601a      	str	r2, [r3, #0]

	return pxList->uxNumberOfItems;
 800317c:	68fb      	ldr	r3, [r7, #12]
 800317e:	681b      	ldr	r3, [r3, #0]
}
 8003180:	4618      	mov	r0, r3
 8003182:	3714      	adds	r7, #20
 8003184:	46bd      	mov	sp, r7
 8003186:	f85d 7b04 	ldr.w	r7, [sp], #4
 800318a:	4770      	bx	lr

0800318c <xQueueGenericReset>:
	}														\
	taskEXIT_CRITICAL()
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericReset( QueueHandle_t xQueue, BaseType_t xNewQueue )
{
 800318c:	b580      	push	{r7, lr}
 800318e:	b084      	sub	sp, #16
 8003190:	af00      	add	r7, sp, #0
 8003192:	6078      	str	r0, [r7, #4]
 8003194:	6039      	str	r1, [r7, #0]
Queue_t * const pxQueue = xQueue;
 8003196:	687b      	ldr	r3, [r7, #4]
 8003198:	60fb      	str	r3, [r7, #12]

	configASSERT( pxQueue );
 800319a:	68fb      	ldr	r3, [r7, #12]
 800319c:	2b00      	cmp	r3, #0
 800319e:	d109      	bne.n	80031b4 <xQueueGenericReset+0x28>

portFORCE_INLINE static void vPortRaiseBASEPRI( void )
{
uint32_t ulNewBASEPRI;

	__asm volatile
 80031a0:	f04f 03fc 	mov.w	r3, #252	; 0xfc
 80031a4:	f383 8811 	msr	BASEPRI, r3
 80031a8:	f3bf 8f6f 	isb	sy
 80031ac:	f3bf 8f4f 	dsb	sy
 80031b0:	60bb      	str	r3, [r7, #8]
 80031b2:	e7fe      	b.n	80031b2 <xQueueGenericReset+0x26>

	taskENTER_CRITICAL();
 80031b4:	f7ff fdfe 	bl	8002db4 <vPortEnterCritical>
	{
		pxQueue->u.xQueue.pcTail = pxQueue->pcHead + ( pxQueue->uxLength * pxQueue->uxItemSize ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 80031b8:	68fb      	ldr	r3, [r7, #12]
 80031ba:	681a      	ldr	r2, [r3, #0]
 80031bc:	68fb      	ldr	r3, [r7, #12]
 80031be:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80031c0:	68f9      	ldr	r1, [r7, #12]
 80031c2:	6c09      	ldr	r1, [r1, #64]	; 0x40
 80031c4:	fb01 f303 	mul.w	r3, r1, r3
 80031c8:	441a      	add	r2, r3
 80031ca:	68fb      	ldr	r3, [r7, #12]
 80031cc:	609a      	str	r2, [r3, #8]
		pxQueue->uxMessagesWaiting = ( UBaseType_t ) 0U;
 80031ce:	68fb      	ldr	r3, [r7, #12]
 80031d0:	2200      	movs	r2, #0
 80031d2:	639a      	str	r2, [r3, #56]	; 0x38
		pxQueue->pcWriteTo = pxQueue->pcHead;
 80031d4:	68fb      	ldr	r3, [r7, #12]
 80031d6:	681a      	ldr	r2, [r3, #0]
 80031d8:	68fb      	ldr	r3, [r7, #12]
 80031da:	605a      	str	r2, [r3, #4]
		pxQueue->u.xQueue.pcReadFrom = pxQueue->pcHead + ( ( pxQueue->uxLength - 1U ) * pxQueue->uxItemSize ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 80031dc:	68fb      	ldr	r3, [r7, #12]
 80031de:	681a      	ldr	r2, [r3, #0]
 80031e0:	68fb      	ldr	r3, [r7, #12]
 80031e2:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80031e4:	3b01      	subs	r3, #1
 80031e6:	68f9      	ldr	r1, [r7, #12]
 80031e8:	6c09      	ldr	r1, [r1, #64]	; 0x40
 80031ea:	fb01 f303 	mul.w	r3, r1, r3
 80031ee:	441a      	add	r2, r3
 80031f0:	68fb      	ldr	r3, [r7, #12]
 80031f2:	60da      	str	r2, [r3, #12]
		pxQueue->cRxLock = queueUNLOCKED;
 80031f4:	68fb      	ldr	r3, [r7, #12]
 80031f6:	22ff      	movs	r2, #255	; 0xff
 80031f8:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
		pxQueue->cTxLock = queueUNLOCKED;
 80031fc:	68fb      	ldr	r3, [r7, #12]
 80031fe:	22ff      	movs	r2, #255	; 0xff
 8003200:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

		if( xNewQueue == pdFALSE )
 8003204:	683b      	ldr	r3, [r7, #0]
 8003206:	2b00      	cmp	r3, #0
 8003208:	d114      	bne.n	8003234 <xQueueGenericReset+0xa8>
			/* If there are tasks blocked waiting to read from the queue, then
			the tasks will remain blocked as after this function exits the queue
			will still be empty.  If there are tasks blocked waiting to write to
			the queue, then one should be unblocked as after this function exits
			it will be possible to write to it. */
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 800320a:	68fb      	ldr	r3, [r7, #12]
 800320c:	691b      	ldr	r3, [r3, #16]
 800320e:	2b00      	cmp	r3, #0
 8003210:	d01a      	beq.n	8003248 <xQueueGenericReset+0xbc>
			{
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 8003212:	68fb      	ldr	r3, [r7, #12]
 8003214:	3310      	adds	r3, #16
 8003216:	4618      	mov	r0, r3
 8003218:	f001 faa8 	bl	800476c <xTaskRemoveFromEventList>
 800321c:	4603      	mov	r3, r0
 800321e:	2b00      	cmp	r3, #0
 8003220:	d012      	beq.n	8003248 <xQueueGenericReset+0xbc>
				{
					queueYIELD_IF_USING_PREEMPTION();
 8003222:	4b0d      	ldr	r3, [pc, #52]	; (8003258 <xQueueGenericReset+0xcc>)
 8003224:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8003228:	601a      	str	r2, [r3, #0]
 800322a:	f3bf 8f4f 	dsb	sy
 800322e:	f3bf 8f6f 	isb	sy
 8003232:	e009      	b.n	8003248 <xQueueGenericReset+0xbc>
			}
		}
		else
		{
			/* Ensure the event queues start in the correct state. */
			vListInitialise( &( pxQueue->xTasksWaitingToSend ) );
 8003234:	68fb      	ldr	r3, [r7, #12]
 8003236:	3310      	adds	r3, #16
 8003238:	4618      	mov	r0, r3
 800323a:	f7ff fef5 	bl	8003028 <vListInitialise>
			vListInitialise( &( pxQueue->xTasksWaitingToReceive ) );
 800323e:	68fb      	ldr	r3, [r7, #12]
 8003240:	3324      	adds	r3, #36	; 0x24
 8003242:	4618      	mov	r0, r3
 8003244:	f7ff fef0 	bl	8003028 <vListInitialise>
		}
	}
	taskEXIT_CRITICAL();
 8003248:	f7ff fde2 	bl	8002e10 <vPortExitCritical>

	/* A value is returned for calling semantic consistency with previous
	versions. */
	return pdPASS;
 800324c:	2301      	movs	r3, #1
}
 800324e:	4618      	mov	r0, r3
 8003250:	3710      	adds	r7, #16
 8003252:	46bd      	mov	sp, r7
 8003254:	bd80      	pop	{r7, pc}
 8003256:	bf00      	nop
 8003258:	e000ed04 	.word	0xe000ed04

0800325c <xQueueGenericCreate>:
/*-----------------------------------------------------------*/

#if( configSUPPORT_DYNAMIC_ALLOCATION == 1 )

	QueueHandle_t xQueueGenericCreate( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, const uint8_t ucQueueType )
	{
 800325c:	b590      	push	{r4, r7, lr}
 800325e:	b08b      	sub	sp, #44	; 0x2c
 8003260:	af02      	add	r7, sp, #8
 8003262:	60f8      	str	r0, [r7, #12]
 8003264:	60b9      	str	r1, [r7, #8]
 8003266:	4613      	mov	r3, r2
 8003268:	71fb      	strb	r3, [r7, #7]
	Queue_t *pxNewQueue;
	size_t xQueueSizeInBytes;
	uint8_t *pucQueueStorage;

		configASSERT( uxQueueLength > ( UBaseType_t ) 0 );
 800326a:	68fb      	ldr	r3, [r7, #12]
 800326c:	2b00      	cmp	r3, #0
 800326e:	d109      	bne.n	8003284 <xQueueGenericCreate+0x28>
 8003270:	f04f 03fc 	mov.w	r3, #252	; 0xfc
 8003274:	f383 8811 	msr	BASEPRI, r3
 8003278:	f3bf 8f6f 	isb	sy
 800327c:	f3bf 8f4f 	dsb	sy
 8003280:	613b      	str	r3, [r7, #16]
 8003282:	e7fe      	b.n	8003282 <xQueueGenericCreate+0x26>

		if( uxItemSize == ( UBaseType_t ) 0 )
 8003284:	68bb      	ldr	r3, [r7, #8]
 8003286:	2b00      	cmp	r3, #0
 8003288:	d102      	bne.n	8003290 <xQueueGenericCreate+0x34>
		{
			/* There is not going to be a queue storage area. */
			xQueueSizeInBytes = ( size_t ) 0;
 800328a:	2300      	movs	r3, #0
 800328c:	61fb      	str	r3, [r7, #28]
 800328e:	e004      	b.n	800329a <xQueueGenericCreate+0x3e>
		}
		else
		{
			/* Allocate enough space to hold the maximum number of items that
			can be in the queue at any time. */
			xQueueSizeInBytes = ( size_t ) ( uxQueueLength * uxItemSize ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8003290:	68fb      	ldr	r3, [r7, #12]
 8003292:	68ba      	ldr	r2, [r7, #8]
 8003294:	fb02 f303 	mul.w	r3, r2, r3
 8003298:	61fb      	str	r3, [r7, #28]
		alignment requirements of the Queue_t structure - which in this case
		is an int8_t *.  Therefore, whenever the stack alignment requirements
		are greater than or equal to the pointer to char requirements the cast
		is safe.  In other cases alignment requirements are not strict (one or
		two bytes). */
		pxNewQueue = ( Queue_t * ) pvPortMalloc( sizeof( Queue_t ) + xQueueSizeInBytes ); /*lint !e9087 !e9079 see comment above. */
 800329a:	69fb      	ldr	r3, [r7, #28]
 800329c:	3354      	adds	r3, #84	; 0x54
 800329e:	4618      	mov	r0, r3
 80032a0:	f7ff fe9e 	bl	8002fe0 <pvPortMalloc>
 80032a4:	61b8      	str	r0, [r7, #24]

		if( pxNewQueue != NULL )
 80032a6:	69bb      	ldr	r3, [r7, #24]
 80032a8:	2b00      	cmp	r3, #0
 80032aa:	d00d      	beq.n	80032c8 <xQueueGenericCreate+0x6c>
		{
			/* Jump past the queue structure to find the location of the queue
			storage area. */
			pucQueueStorage = ( uint8_t * ) pxNewQueue;
 80032ac:	69bb      	ldr	r3, [r7, #24]
 80032ae:	617b      	str	r3, [r7, #20]
			pucQueueStorage += sizeof( Queue_t ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 80032b0:	697b      	ldr	r3, [r7, #20]
 80032b2:	3354      	adds	r3, #84	; 0x54
 80032b4:	617b      	str	r3, [r7, #20]
				deleted. */
				pxNewQueue->ucStaticallyAllocated = pdFALSE;
			}
			#endif /* configSUPPORT_STATIC_ALLOCATION */

			prvInitialiseNewQueue( uxQueueLength, uxItemSize, pucQueueStorage, ucQueueType, pxNewQueue );
 80032b6:	79fc      	ldrb	r4, [r7, #7]
 80032b8:	69bb      	ldr	r3, [r7, #24]
 80032ba:	9300      	str	r3, [sp, #0]
 80032bc:	68f8      	ldr	r0, [r7, #12]
 80032be:	68b9      	ldr	r1, [r7, #8]
 80032c0:	697a      	ldr	r2, [r7, #20]
 80032c2:	4623      	mov	r3, r4
 80032c4:	f000 f806 	bl	80032d4 <prvInitialiseNewQueue>
		{
			traceQUEUE_CREATE_FAILED( ucQueueType );
			mtCOVERAGE_TEST_MARKER();
		}

		return pxNewQueue;
 80032c8:	69bb      	ldr	r3, [r7, #24]
	}
 80032ca:	4618      	mov	r0, r3
 80032cc:	3724      	adds	r7, #36	; 0x24
 80032ce:	46bd      	mov	sp, r7
 80032d0:	bd90      	pop	{r4, r7, pc}
 80032d2:	bf00      	nop

080032d4 <prvInitialiseNewQueue>:

#endif /* configSUPPORT_STATIC_ALLOCATION */
/*-----------------------------------------------------------*/

static void prvInitialiseNewQueue( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, uint8_t *pucQueueStorage, const uint8_t ucQueueType, Queue_t *pxNewQueue )
{
 80032d4:	b580      	push	{r7, lr}
 80032d6:	b084      	sub	sp, #16
 80032d8:	af00      	add	r7, sp, #0
 80032da:	60f8      	str	r0, [r7, #12]
 80032dc:	60b9      	str	r1, [r7, #8]
 80032de:	607a      	str	r2, [r7, #4]
 80032e0:	70fb      	strb	r3, [r7, #3]
	/* Remove compiler warnings about unused parameters should
	configUSE_TRACE_FACILITY not be set to 1. */
	( void ) ucQueueType;

	if( uxItemSize == ( UBaseType_t ) 0 )
 80032e2:	68bb      	ldr	r3, [r7, #8]
 80032e4:	2b00      	cmp	r3, #0
 80032e6:	d103      	bne.n	80032f0 <prvInitialiseNewQueue+0x1c>
	{
		/* No RAM was allocated for the queue storage area, but PC head cannot
		be set to NULL because NULL is used as a key to say the queue is used as
		a mutex.  Therefore just set pcHead to point to the queue as a benign
		value that is known to be within the memory map. */
		pxNewQueue->pcHead = ( int8_t * ) pxNewQueue;
 80032e8:	69bb      	ldr	r3, [r7, #24]
 80032ea:	69ba      	ldr	r2, [r7, #24]
 80032ec:	601a      	str	r2, [r3, #0]
 80032ee:	e002      	b.n	80032f6 <prvInitialiseNewQueue+0x22>
	}
	else
	{
		/* Set the head to the start of the queue storage area. */
		pxNewQueue->pcHead = ( int8_t * ) pucQueueStorage;
 80032f0:	69bb      	ldr	r3, [r7, #24]
 80032f2:	687a      	ldr	r2, [r7, #4]
 80032f4:	601a      	str	r2, [r3, #0]
	}

	/* Initialise the queue members as described where the queue type is
	defined. */
	pxNewQueue->uxLength = uxQueueLength;
 80032f6:	69bb      	ldr	r3, [r7, #24]
 80032f8:	68fa      	ldr	r2, [r7, #12]
 80032fa:	63da      	str	r2, [r3, #60]	; 0x3c
	pxNewQueue->uxItemSize = uxItemSize;
 80032fc:	69bb      	ldr	r3, [r7, #24]
 80032fe:	68ba      	ldr	r2, [r7, #8]
 8003300:	641a      	str	r2, [r3, #64]	; 0x40
	( void ) xQueueGenericReset( pxNewQueue, pdTRUE );
 8003302:	69b8      	ldr	r0, [r7, #24]
 8003304:	2101      	movs	r1, #1
 8003306:	f7ff ff41 	bl	800318c <xQueueGenericReset>

	#if ( configUSE_TRACE_FACILITY == 1 )
	{
		pxNewQueue->ucQueueType = ucQueueType;
 800330a:	69bb      	ldr	r3, [r7, #24]
 800330c:	78fa      	ldrb	r2, [r7, #3]
 800330e:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
	}
	#endif /* configUSE_TRACE_FACILITY */

	#if( configUSE_QUEUE_SETS == 1 )
	{
		pxNewQueue->pxQueueSetContainer = NULL;
 8003312:	69bb      	ldr	r3, [r7, #24]
 8003314:	2200      	movs	r2, #0
 8003316:	649a      	str	r2, [r3, #72]	; 0x48
	}
	#endif /* configUSE_QUEUE_SETS */

	traceQUEUE_CREATE( pxNewQueue );
}
 8003318:	3710      	adds	r7, #16
 800331a:	46bd      	mov	sp, r7
 800331c:	bd80      	pop	{r7, pc}
 800331e:	bf00      	nop

08003320 <xQueueGenericSend>:

#endif /* ( ( configUSE_COUNTING_SEMAPHORES == 1 ) && ( configSUPPORT_DYNAMIC_ALLOCATION == 1 ) ) */
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericSend( QueueHandle_t xQueue, const void * const pvItemToQueue, TickType_t xTicksToWait, const BaseType_t xCopyPosition )
{
 8003320:	b580      	push	{r7, lr}
 8003322:	b08e      	sub	sp, #56	; 0x38
 8003324:	af00      	add	r7, sp, #0
 8003326:	60f8      	str	r0, [r7, #12]
 8003328:	60b9      	str	r1, [r7, #8]
 800332a:	607a      	str	r2, [r7, #4]
 800332c:	603b      	str	r3, [r7, #0]
BaseType_t xEntryTimeSet = pdFALSE, xYieldRequired;
 800332e:	2300      	movs	r3, #0
 8003330:	637b      	str	r3, [r7, #52]	; 0x34
TimeOut_t xTimeOut;
Queue_t * const pxQueue = xQueue;
 8003332:	68fb      	ldr	r3, [r7, #12]
 8003334:	633b      	str	r3, [r7, #48]	; 0x30

	configASSERT( pxQueue );
 8003336:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8003338:	2b00      	cmp	r3, #0
 800333a:	d109      	bne.n	8003350 <xQueueGenericSend+0x30>
 800333c:	f04f 03fc 	mov.w	r3, #252	; 0xfc
 8003340:	f383 8811 	msr	BASEPRI, r3
 8003344:	f3bf 8f6f 	isb	sy
 8003348:	f3bf 8f4f 	dsb	sy
 800334c:	627b      	str	r3, [r7, #36]	; 0x24
 800334e:	e7fe      	b.n	800334e <xQueueGenericSend+0x2e>
	configASSERT( !( ( pvItemToQueue == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 8003350:	68bb      	ldr	r3, [r7, #8]
 8003352:	2b00      	cmp	r3, #0
 8003354:	d103      	bne.n	800335e <xQueueGenericSend+0x3e>
 8003356:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8003358:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800335a:	2b00      	cmp	r3, #0
 800335c:	d101      	bne.n	8003362 <xQueueGenericSend+0x42>
 800335e:	2301      	movs	r3, #1
 8003360:	e000      	b.n	8003364 <xQueueGenericSend+0x44>
 8003362:	2300      	movs	r3, #0
 8003364:	2b00      	cmp	r3, #0
 8003366:	d109      	bne.n	800337c <xQueueGenericSend+0x5c>
 8003368:	f04f 03fc 	mov.w	r3, #252	; 0xfc
 800336c:	f383 8811 	msr	BASEPRI, r3
 8003370:	f3bf 8f6f 	isb	sy
 8003374:	f3bf 8f4f 	dsb	sy
 8003378:	623b      	str	r3, [r7, #32]
 800337a:	e7fe      	b.n	800337a <xQueueGenericSend+0x5a>
	configASSERT( !( ( xCopyPosition == queueOVERWRITE ) && ( pxQueue->uxLength != 1 ) ) );
 800337c:	683b      	ldr	r3, [r7, #0]
 800337e:	2b02      	cmp	r3, #2
 8003380:	d103      	bne.n	800338a <xQueueGenericSend+0x6a>
 8003382:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8003384:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8003386:	2b01      	cmp	r3, #1
 8003388:	d101      	bne.n	800338e <xQueueGenericSend+0x6e>
 800338a:	2301      	movs	r3, #1
 800338c:	e000      	b.n	8003390 <xQueueGenericSend+0x70>
 800338e:	2300      	movs	r3, #0
 8003390:	2b00      	cmp	r3, #0
 8003392:	d109      	bne.n	80033a8 <xQueueGenericSend+0x88>
 8003394:	f04f 03fc 	mov.w	r3, #252	; 0xfc
 8003398:	f383 8811 	msr	BASEPRI, r3
 800339c:	f3bf 8f6f 	isb	sy
 80033a0:	f3bf 8f4f 	dsb	sy
 80033a4:	61fb      	str	r3, [r7, #28]
 80033a6:	e7fe      	b.n	80033a6 <xQueueGenericSend+0x86>
	#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 80033a8:	f001 fb88 	bl	8004abc <xTaskGetSchedulerState>
 80033ac:	4603      	mov	r3, r0
 80033ae:	2b00      	cmp	r3, #0
 80033b0:	d102      	bne.n	80033b8 <xQueueGenericSend+0x98>
 80033b2:	687b      	ldr	r3, [r7, #4]
 80033b4:	2b00      	cmp	r3, #0
 80033b6:	d101      	bne.n	80033bc <xQueueGenericSend+0x9c>
 80033b8:	2301      	movs	r3, #1
 80033ba:	e000      	b.n	80033be <xQueueGenericSend+0x9e>
 80033bc:	2300      	movs	r3, #0
 80033be:	2b00      	cmp	r3, #0
 80033c0:	d109      	bne.n	80033d6 <xQueueGenericSend+0xb6>
 80033c2:	f04f 03fc 	mov.w	r3, #252	; 0xfc
 80033c6:	f383 8811 	msr	BASEPRI, r3
 80033ca:	f3bf 8f6f 	isb	sy
 80033ce:	f3bf 8f4f 	dsb	sy
 80033d2:	61bb      	str	r3, [r7, #24]
 80033d4:	e7fe      	b.n	80033d4 <xQueueGenericSend+0xb4>
	/*lint -save -e904 This function relaxes the coding standard somewhat to
	allow return statements within the function itself.  This is done in the
	interest of execution time efficiency. */
	for( ;; )
	{
		taskENTER_CRITICAL();
 80033d6:	f7ff fced 	bl	8002db4 <vPortEnterCritical>
		{
			/* Is there room on the queue now?  The running task must be the
			highest priority task wanting to access the queue.  If the head item
			in the queue is to be overwritten then it does not matter if the
			queue is full. */
			if( ( pxQueue->uxMessagesWaiting < pxQueue->uxLength ) || ( xCopyPosition == queueOVERWRITE ) )
 80033da:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80033dc:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 80033de:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80033e0:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80033e2:	429a      	cmp	r2, r3
 80033e4:	d302      	bcc.n	80033ec <xQueueGenericSend+0xcc>
 80033e6:	683b      	ldr	r3, [r7, #0]
 80033e8:	2b02      	cmp	r3, #2
 80033ea:	d148      	bne.n	800347e <xQueueGenericSend+0x15e>
			{
				traceQUEUE_SEND( pxQueue );

				#if ( configUSE_QUEUE_SETS == 1 )
				{
				UBaseType_t uxPreviousMessagesWaiting = pxQueue->uxMessagesWaiting;
 80033ec:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80033ee:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80033f0:	62fb      	str	r3, [r7, #44]	; 0x2c

					xYieldRequired = prvCopyDataToQueue( pxQueue, pvItemToQueue, xCopyPosition );
 80033f2:	6b38      	ldr	r0, [r7, #48]	; 0x30
 80033f4:	68b9      	ldr	r1, [r7, #8]
 80033f6:	683a      	ldr	r2, [r7, #0]
 80033f8:	f000 fbf4 	bl	8003be4 <prvCopyDataToQueue>
 80033fc:	62b8      	str	r0, [r7, #40]	; 0x28

					if( pxQueue->pxQueueSetContainer != NULL )
 80033fe:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8003400:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8003402:	2b00      	cmp	r3, #0
 8003404:	d017      	beq.n	8003436 <xQueueGenericSend+0x116>
					{
						if( ( xCopyPosition == queueOVERWRITE ) && ( uxPreviousMessagesWaiting != ( UBaseType_t ) 0 ) )
 8003406:	683b      	ldr	r3, [r7, #0]
 8003408:	2b02      	cmp	r3, #2
 800340a:	d104      	bne.n	8003416 <xQueueGenericSend+0xf6>
 800340c:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800340e:	2b00      	cmp	r3, #0
 8003410:	d001      	beq.n	8003416 <xQueueGenericSend+0xf6>
 8003412:	bf00      	nop
 8003414:	e02f      	b.n	8003476 <xQueueGenericSend+0x156>
							/* Do not notify the queue set as an existing item
							was overwritten in the queue so the number of items
							in the queue has not changed. */
							mtCOVERAGE_TEST_MARKER();
						}
						else if( prvNotifyQueueSetContainer( pxQueue, xCopyPosition ) != pdFALSE )
 8003416:	6b38      	ldr	r0, [r7, #48]	; 0x30
 8003418:	6839      	ldr	r1, [r7, #0]
 800341a:	f000 fd61 	bl	8003ee0 <prvNotifyQueueSetContainer>
 800341e:	4603      	mov	r3, r0
 8003420:	2b00      	cmp	r3, #0
 8003422:	d028      	beq.n	8003476 <xQueueGenericSend+0x156>
						{
							/* The queue is a member of a queue set, and posting
							to the queue set caused a higher priority task to
							unblock. A context switch is required. */
							queueYIELD_IF_USING_PREEMPTION();
 8003424:	4b4c      	ldr	r3, [pc, #304]	; (8003558 <xQueueGenericSend+0x238>)
 8003426:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800342a:	601a      	str	r2, [r3, #0]
 800342c:	f3bf 8f4f 	dsb	sy
 8003430:	f3bf 8f6f 	isb	sy
 8003434:	e01f      	b.n	8003476 <xQueueGenericSend+0x156>
					}
					else
					{
						/* If there was a task waiting for data to arrive on the
						queue then unblock it now. */
						if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 8003436:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8003438:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800343a:	2b00      	cmp	r3, #0
 800343c:	d010      	beq.n	8003460 <xQueueGenericSend+0x140>
						{
							if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 800343e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8003440:	3324      	adds	r3, #36	; 0x24
 8003442:	4618      	mov	r0, r3
 8003444:	f001 f992 	bl	800476c <xTaskRemoveFromEventList>
 8003448:	4603      	mov	r3, r0
 800344a:	2b00      	cmp	r3, #0
 800344c:	d013      	beq.n	8003476 <xQueueGenericSend+0x156>
							{
								/* The unblocked task has a priority higher than
								our own so yield immediately.  Yes it is ok to
								do this from within the critical section - the
								kernel takes care of that. */
								queueYIELD_IF_USING_PREEMPTION();
 800344e:	4b42      	ldr	r3, [pc, #264]	; (8003558 <xQueueGenericSend+0x238>)
 8003450:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8003454:	601a      	str	r2, [r3, #0]
 8003456:	f3bf 8f4f 	dsb	sy
 800345a:	f3bf 8f6f 	isb	sy
 800345e:	e00a      	b.n	8003476 <xQueueGenericSend+0x156>
							else
							{
								mtCOVERAGE_TEST_MARKER();
							}
						}
						else if( xYieldRequired != pdFALSE )
 8003460:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8003462:	2b00      	cmp	r3, #0
 8003464:	d007      	beq.n	8003476 <xQueueGenericSend+0x156>
						{
							/* This path is a special case that will only get
							executed if the task was holding multiple mutexes
							and the mutexes were given back in an order that is
							different to that in which they were taken. */
							queueYIELD_IF_USING_PREEMPTION();
 8003466:	4b3c      	ldr	r3, [pc, #240]	; (8003558 <xQueueGenericSend+0x238>)
 8003468:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800346c:	601a      	str	r2, [r3, #0]
 800346e:	f3bf 8f4f 	dsb	sy
 8003472:	f3bf 8f6f 	isb	sy
						mtCOVERAGE_TEST_MARKER();
					}
				}
				#endif /* configUSE_QUEUE_SETS */

				taskEXIT_CRITICAL();
 8003476:	f7ff fccb 	bl	8002e10 <vPortExitCritical>
				return pdPASS;
 800347a:	2301      	movs	r3, #1
 800347c:	e067      	b.n	800354e <xQueueGenericSend+0x22e>
			}
			else
			{
				if( xTicksToWait == ( TickType_t ) 0 )
 800347e:	687b      	ldr	r3, [r7, #4]
 8003480:	2b00      	cmp	r3, #0
 8003482:	d103      	bne.n	800348c <xQueueGenericSend+0x16c>
				{
					/* The queue was full and no block time is specified (or
					the block time has expired) so leave now. */
					taskEXIT_CRITICAL();
 8003484:	f7ff fcc4 	bl	8002e10 <vPortExitCritical>

					/* Return to the original privilege level before exiting
					the function. */
					traceQUEUE_SEND_FAILED( pxQueue );
					return errQUEUE_FULL;
 8003488:	2300      	movs	r3, #0
 800348a:	e060      	b.n	800354e <xQueueGenericSend+0x22e>
				}
				else if( xEntryTimeSet == pdFALSE )
 800348c:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800348e:	2b00      	cmp	r3, #0
 8003490:	d106      	bne.n	80034a0 <xQueueGenericSend+0x180>
				{
					/* The queue was full and a block time was specified so
					configure the timeout structure. */
					vTaskInternalSetTimeOutState( &xTimeOut );
 8003492:	f107 0310 	add.w	r3, r7, #16
 8003496:	4618      	mov	r0, r3
 8003498:	f001 f9cc 	bl	8004834 <vTaskInternalSetTimeOutState>
					xEntryTimeSet = pdTRUE;
 800349c:	2301      	movs	r3, #1
 800349e:	637b      	str	r3, [r7, #52]	; 0x34
					/* Entry time was already set. */
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		taskEXIT_CRITICAL();
 80034a0:	f7ff fcb6 	bl	8002e10 <vPortExitCritical>

		/* Interrupts and other tasks can send to and receive from the queue
		now the critical section has been exited. */

		vTaskSuspendAll();
 80034a4:	f000 ff46 	bl	8004334 <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 80034a8:	f7ff fc84 	bl	8002db4 <vPortEnterCritical>
 80034ac:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80034ae:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 80034b2:	b2db      	uxtb	r3, r3
 80034b4:	b25b      	sxtb	r3, r3
 80034b6:	f1b3 3fff 	cmp.w	r3, #4294967295
 80034ba:	d103      	bne.n	80034c4 <xQueueGenericSend+0x1a4>
 80034bc:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80034be:	2200      	movs	r2, #0
 80034c0:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 80034c4:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80034c6:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 80034ca:	b2db      	uxtb	r3, r3
 80034cc:	b25b      	sxtb	r3, r3
 80034ce:	f1b3 3fff 	cmp.w	r3, #4294967295
 80034d2:	d103      	bne.n	80034dc <xQueueGenericSend+0x1bc>
 80034d4:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80034d6:	2200      	movs	r2, #0
 80034d8:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 80034dc:	f7ff fc98 	bl	8002e10 <vPortExitCritical>

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 80034e0:	f107 0210 	add.w	r2, r7, #16
 80034e4:	1d3b      	adds	r3, r7, #4
 80034e6:	4610      	mov	r0, r2
 80034e8:	4619      	mov	r1, r3
 80034ea:	f001 f9b9 	bl	8004860 <xTaskCheckForTimeOut>
 80034ee:	4603      	mov	r3, r0
 80034f0:	2b00      	cmp	r3, #0
 80034f2:	d124      	bne.n	800353e <xQueueGenericSend+0x21e>
		{
			if( prvIsQueueFull( pxQueue ) != pdFALSE )
 80034f4:	6b38      	ldr	r0, [r7, #48]	; 0x30
 80034f6:	f000 fc7d 	bl	8003df4 <prvIsQueueFull>
 80034fa:	4603      	mov	r3, r0
 80034fc:	2b00      	cmp	r3, #0
 80034fe:	d018      	beq.n	8003532 <xQueueGenericSend+0x212>
			{
				traceBLOCKING_ON_QUEUE_SEND( pxQueue );
				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToSend ), xTicksToWait );
 8003500:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8003502:	f103 0210 	add.w	r2, r3, #16
 8003506:	687b      	ldr	r3, [r7, #4]
 8003508:	4610      	mov	r0, r2
 800350a:	4619      	mov	r1, r3
 800350c:	f001 f8e2 	bl	80046d4 <vTaskPlaceOnEventList>
				/* Unlocking the queue means queue events can effect the
				event list.  It is possible that interrupts occurring now
				remove this task from the event list again - but as the
				scheduler is suspended the task will go onto the pending
				ready last instead of the actual ready list. */
				prvUnlockQueue( pxQueue );
 8003510:	6b38      	ldr	r0, [r7, #48]	; 0x30
 8003512:	f000 fbf9 	bl	8003d08 <prvUnlockQueue>
				/* Resuming the scheduler will move tasks from the pending
				ready list into the ready list - so it is feasible that this
				task is already in a ready list before it yields - in which
				case the yield will not cause a context switch unless there
				is also a higher priority task in the pending ready list. */
				if( xTaskResumeAll() == pdFALSE )
 8003516:	f000 ff1b 	bl	8004350 <xTaskResumeAll>
 800351a:	4603      	mov	r3, r0
 800351c:	2b00      	cmp	r3, #0
 800351e:	d115      	bne.n	800354c <xQueueGenericSend+0x22c>
				{
					portYIELD_WITHIN_API();
 8003520:	4b0d      	ldr	r3, [pc, #52]	; (8003558 <xQueueGenericSend+0x238>)
 8003522:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8003526:	601a      	str	r2, [r3, #0]
 8003528:	f3bf 8f4f 	dsb	sy
 800352c:	f3bf 8f6f 	isb	sy
 8003530:	e00c      	b.n	800354c <xQueueGenericSend+0x22c>
				}
			}
			else
			{
				/* Try again. */
				prvUnlockQueue( pxQueue );
 8003532:	6b38      	ldr	r0, [r7, #48]	; 0x30
 8003534:	f000 fbe8 	bl	8003d08 <prvUnlockQueue>
				( void ) xTaskResumeAll();
 8003538:	f000 ff0a 	bl	8004350 <xTaskResumeAll>
 800353c:	e74b      	b.n	80033d6 <xQueueGenericSend+0xb6>
			}
		}
		else
		{
			/* The timeout has expired. */
			prvUnlockQueue( pxQueue );
 800353e:	6b38      	ldr	r0, [r7, #48]	; 0x30
 8003540:	f000 fbe2 	bl	8003d08 <prvUnlockQueue>
			( void ) xTaskResumeAll();
 8003544:	f000 ff04 	bl	8004350 <xTaskResumeAll>

			traceQUEUE_SEND_FAILED( pxQueue );
			return errQUEUE_FULL;
 8003548:	2300      	movs	r3, #0
 800354a:	e000      	b.n	800354e <xQueueGenericSend+0x22e>
		}
	} /*lint -restore */
 800354c:	e743      	b.n	80033d6 <xQueueGenericSend+0xb6>
}
 800354e:	4618      	mov	r0, r3
 8003550:	3738      	adds	r7, #56	; 0x38
 8003552:	46bd      	mov	sp, r7
 8003554:	bd80      	pop	{r7, pc}
 8003556:	bf00      	nop
 8003558:	e000ed04 	.word	0xe000ed04

0800355c <xQueueGenericSendFromISR>:
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericSendFromISR( QueueHandle_t xQueue, const void * const pvItemToQueue, BaseType_t * const pxHigherPriorityTaskWoken, const BaseType_t xCopyPosition )
{
 800355c:	b580      	push	{r7, lr}
 800355e:	b08e      	sub	sp, #56	; 0x38
 8003560:	af00      	add	r7, sp, #0
 8003562:	60f8      	str	r0, [r7, #12]
 8003564:	60b9      	str	r1, [r7, #8]
 8003566:	607a      	str	r2, [r7, #4]
 8003568:	603b      	str	r3, [r7, #0]
BaseType_t xReturn;
UBaseType_t uxSavedInterruptStatus;
Queue_t * const pxQueue = xQueue;
 800356a:	68fb      	ldr	r3, [r7, #12]
 800356c:	633b      	str	r3, [r7, #48]	; 0x30

	configASSERT( pxQueue );
 800356e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8003570:	2b00      	cmp	r3, #0
 8003572:	d109      	bne.n	8003588 <xQueueGenericSendFromISR+0x2c>
 8003574:	f04f 03fc 	mov.w	r3, #252	; 0xfc
 8003578:	f383 8811 	msr	BASEPRI, r3
 800357c:	f3bf 8f6f 	isb	sy
 8003580:	f3bf 8f4f 	dsb	sy
 8003584:	627b      	str	r3, [r7, #36]	; 0x24
 8003586:	e7fe      	b.n	8003586 <xQueueGenericSendFromISR+0x2a>
	configASSERT( !( ( pvItemToQueue == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 8003588:	68bb      	ldr	r3, [r7, #8]
 800358a:	2b00      	cmp	r3, #0
 800358c:	d103      	bne.n	8003596 <xQueueGenericSendFromISR+0x3a>
 800358e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8003590:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003592:	2b00      	cmp	r3, #0
 8003594:	d101      	bne.n	800359a <xQueueGenericSendFromISR+0x3e>
 8003596:	2301      	movs	r3, #1
 8003598:	e000      	b.n	800359c <xQueueGenericSendFromISR+0x40>
 800359a:	2300      	movs	r3, #0
 800359c:	2b00      	cmp	r3, #0
 800359e:	d109      	bne.n	80035b4 <xQueueGenericSendFromISR+0x58>
 80035a0:	f04f 03fc 	mov.w	r3, #252	; 0xfc
 80035a4:	f383 8811 	msr	BASEPRI, r3
 80035a8:	f3bf 8f6f 	isb	sy
 80035ac:	f3bf 8f4f 	dsb	sy
 80035b0:	623b      	str	r3, [r7, #32]
 80035b2:	e7fe      	b.n	80035b2 <xQueueGenericSendFromISR+0x56>
	configASSERT( !( ( xCopyPosition == queueOVERWRITE ) && ( pxQueue->uxLength != 1 ) ) );
 80035b4:	683b      	ldr	r3, [r7, #0]
 80035b6:	2b02      	cmp	r3, #2
 80035b8:	d103      	bne.n	80035c2 <xQueueGenericSendFromISR+0x66>
 80035ba:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80035bc:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80035be:	2b01      	cmp	r3, #1
 80035c0:	d101      	bne.n	80035c6 <xQueueGenericSendFromISR+0x6a>
 80035c2:	2301      	movs	r3, #1
 80035c4:	e000      	b.n	80035c8 <xQueueGenericSendFromISR+0x6c>
 80035c6:	2300      	movs	r3, #0
 80035c8:	2b00      	cmp	r3, #0
 80035ca:	d109      	bne.n	80035e0 <xQueueGenericSendFromISR+0x84>
 80035cc:	f04f 03fc 	mov.w	r3, #252	; 0xfc
 80035d0:	f383 8811 	msr	BASEPRI, r3
 80035d4:	f3bf 8f6f 	isb	sy
 80035d8:	f3bf 8f4f 	dsb	sy
 80035dc:	61fb      	str	r3, [r7, #28]
 80035de:	e7fe      	b.n	80035de <xQueueGenericSendFromISR+0x82>
	that have been assigned a priority at or (logically) below the maximum
	system call	interrupt priority.  FreeRTOS maintains a separate interrupt
	safe API to ensure interrupt entry is as fast and as simple as possible.
	More information (albeit Cortex-M specific) is provided on the following
	link: http://www.freertos.org/RTOS-Cortex-M3-M4.html */
	portASSERT_IF_INTERRUPT_PRIORITY_INVALID();
 80035e0:	f7ff fcc2 	bl	8002f68 <vPortValidateInterruptPriority>

portFORCE_INLINE static uint32_t ulPortRaiseBASEPRI( void )
{
uint32_t ulOriginalBASEPRI, ulNewBASEPRI;

	__asm volatile
 80035e4:	f3ef 8211 	mrs	r2, BASEPRI
 80035e8:	f04f 03fc 	mov.w	r3, #252	; 0xfc
 80035ec:	f383 8811 	msr	BASEPRI, r3
 80035f0:	f3bf 8f6f 	isb	sy
 80035f4:	f3bf 8f4f 	dsb	sy
 80035f8:	61ba      	str	r2, [r7, #24]
 80035fa:	617b      	str	r3, [r7, #20]
		:"=r" (ulOriginalBASEPRI), "=r" (ulNewBASEPRI) : "i" ( configMAX_SYSCALL_INTERRUPT_PRIORITY ) : "memory"
	);

	/* This return will not be reached but is necessary to prevent compiler
	warnings. */
	return ulOriginalBASEPRI;
 80035fc:	69bb      	ldr	r3, [r7, #24]
	/* Similar to xQueueGenericSend, except without blocking if there is no room
	in the queue.  Also don't directly wake a task that was blocked on a queue
	read, instead return a flag to say whether a context switch is required or
	not (i.e. has a task with a higher priority than us been woken by this
	post). */
	uxSavedInterruptStatus = portSET_INTERRUPT_MASK_FROM_ISR();
 80035fe:	62fb      	str	r3, [r7, #44]	; 0x2c
	{
		if( ( pxQueue->uxMessagesWaiting < pxQueue->uxLength ) || ( xCopyPosition == queueOVERWRITE ) )
 8003600:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8003602:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8003604:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8003606:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8003608:	429a      	cmp	r2, r3
 800360a:	d302      	bcc.n	8003612 <xQueueGenericSendFromISR+0xb6>
 800360c:	683b      	ldr	r3, [r7, #0]
 800360e:	2b02      	cmp	r3, #2
 8003610:	d13e      	bne.n	8003690 <xQueueGenericSendFromISR+0x134>
		{
			const int8_t cTxLock = pxQueue->cTxLock;
 8003612:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8003614:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 8003618:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
			/* Semaphores use xQueueGiveFromISR(), so pxQueue will not be a
			semaphore or mutex.  That means prvCopyDataToQueue() cannot result
			in a task disinheriting a priority and prvCopyDataToQueue() can be
			called here even though the disinherit function does not check if
			the scheduler is suspended before accessing the ready lists. */
			( void ) prvCopyDataToQueue( pxQueue, pvItemToQueue, xCopyPosition );
 800361c:	6b38      	ldr	r0, [r7, #48]	; 0x30
 800361e:	68b9      	ldr	r1, [r7, #8]
 8003620:	683a      	ldr	r2, [r7, #0]
 8003622:	f000 fadf 	bl	8003be4 <prvCopyDataToQueue>

			/* The event list is not altered if the queue is locked.  This will
			be done when the queue is unlocked later. */
			if( cTxLock == queueUNLOCKED )
 8003626:	f997 302b 	ldrsb.w	r3, [r7, #43]	; 0x2b
 800362a:	f1b3 3fff 	cmp.w	r3, #4294967295
 800362e:	d124      	bne.n	800367a <xQueueGenericSendFromISR+0x11e>
			{
				#if ( configUSE_QUEUE_SETS == 1 )
				{
					if( pxQueue->pxQueueSetContainer != NULL )
 8003630:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8003632:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8003634:	2b00      	cmp	r3, #0
 8003636:	d00d      	beq.n	8003654 <xQueueGenericSendFromISR+0xf8>
					{
						if( prvNotifyQueueSetContainer( pxQueue, xCopyPosition ) != pdFALSE )
 8003638:	6b38      	ldr	r0, [r7, #48]	; 0x30
 800363a:	6839      	ldr	r1, [r7, #0]
 800363c:	f000 fc50 	bl	8003ee0 <prvNotifyQueueSetContainer>
 8003640:	4603      	mov	r3, r0
 8003642:	2b00      	cmp	r3, #0
 8003644:	d021      	beq.n	800368a <xQueueGenericSendFromISR+0x12e>
						{
							/* The queue is a member of a queue set, and posting
							to the queue set caused a higher priority task to
							unblock.  A context switch is required. */
							if( pxHigherPriorityTaskWoken != NULL )
 8003646:	687b      	ldr	r3, [r7, #4]
 8003648:	2b00      	cmp	r3, #0
 800364a:	d01e      	beq.n	800368a <xQueueGenericSendFromISR+0x12e>
							{
								*pxHigherPriorityTaskWoken = pdTRUE;
 800364c:	687b      	ldr	r3, [r7, #4]
 800364e:	2201      	movs	r2, #1
 8003650:	601a      	str	r2, [r3, #0]
 8003652:	e01a      	b.n	800368a <xQueueGenericSendFromISR+0x12e>
							mtCOVERAGE_TEST_MARKER();
						}
					}
					else
					{
						if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 8003654:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8003656:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003658:	2b00      	cmp	r3, #0
 800365a:	d016      	beq.n	800368a <xQueueGenericSendFromISR+0x12e>
						{
							if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 800365c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800365e:	3324      	adds	r3, #36	; 0x24
 8003660:	4618      	mov	r0, r3
 8003662:	f001 f883 	bl	800476c <xTaskRemoveFromEventList>
 8003666:	4603      	mov	r3, r0
 8003668:	2b00      	cmp	r3, #0
 800366a:	d00e      	beq.n	800368a <xQueueGenericSendFromISR+0x12e>
							{
								/* The task waiting has a higher priority so
								record that a context switch is required. */
								if( pxHigherPriorityTaskWoken != NULL )
 800366c:	687b      	ldr	r3, [r7, #4]
 800366e:	2b00      	cmp	r3, #0
 8003670:	d00b      	beq.n	800368a <xQueueGenericSendFromISR+0x12e>
								{
									*pxHigherPriorityTaskWoken = pdTRUE;
 8003672:	687b      	ldr	r3, [r7, #4]
 8003674:	2201      	movs	r2, #1
 8003676:	601a      	str	r2, [r3, #0]
 8003678:	e007      	b.n	800368a <xQueueGenericSendFromISR+0x12e>
			}
			else
			{
				/* Increment the lock count so the task that unlocks the queue
				knows that data was posted while it was locked. */
				pxQueue->cTxLock = ( int8_t ) ( cTxLock + 1 );
 800367a:	f897 302b 	ldrb.w	r3, [r7, #43]	; 0x2b
 800367e:	3301      	adds	r3, #1
 8003680:	b2db      	uxtb	r3, r3
 8003682:	b2da      	uxtb	r2, r3
 8003684:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8003686:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
			}

			xReturn = pdPASS;
 800368a:	2301      	movs	r3, #1
 800368c:	637b      	str	r3, [r7, #52]	; 0x34
	not (i.e. has a task with a higher priority than us been woken by this
	post). */
	uxSavedInterruptStatus = portSET_INTERRUPT_MASK_FROM_ISR();
	{
		if( ( pxQueue->uxMessagesWaiting < pxQueue->uxLength ) || ( xCopyPosition == queueOVERWRITE ) )
		{
 800368e:	e001      	b.n	8003694 <xQueueGenericSendFromISR+0x138>
			xReturn = pdPASS;
		}
		else
		{
			traceQUEUE_SEND_FROM_ISR_FAILED( pxQueue );
			xReturn = errQUEUE_FULL;
 8003690:	2300      	movs	r3, #0
 8003692:	637b      	str	r3, [r7, #52]	; 0x34
 8003694:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8003696:	613b      	str	r3, [r7, #16]
}
/*-----------------------------------------------------------*/

portFORCE_INLINE static void vPortSetBASEPRI( uint32_t ulNewMaskValue )
{
	__asm volatile
 8003698:	693b      	ldr	r3, [r7, #16]
 800369a:	f383 8811 	msr	BASEPRI, r3
		}
	}
	portCLEAR_INTERRUPT_MASK_FROM_ISR( uxSavedInterruptStatus );

	return xReturn;
 800369e:	6b7b      	ldr	r3, [r7, #52]	; 0x34
}
 80036a0:	4618      	mov	r0, r3
 80036a2:	3738      	adds	r7, #56	; 0x38
 80036a4:	46bd      	mov	sp, r7
 80036a6:	bd80      	pop	{r7, pc}

080036a8 <xQueueGiveFromISR>:
/*-----------------------------------------------------------*/

BaseType_t xQueueGiveFromISR( QueueHandle_t xQueue, BaseType_t * const pxHigherPriorityTaskWoken )
{
 80036a8:	b580      	push	{r7, lr}
 80036aa:	b08e      	sub	sp, #56	; 0x38
 80036ac:	af00      	add	r7, sp, #0
 80036ae:	6078      	str	r0, [r7, #4]
 80036b0:	6039      	str	r1, [r7, #0]
BaseType_t xReturn;
UBaseType_t uxSavedInterruptStatus;
Queue_t * const pxQueue = xQueue;
 80036b2:	687b      	ldr	r3, [r7, #4]
 80036b4:	633b      	str	r3, [r7, #48]	; 0x30
	item size is 0.  Don't directly wake a task that was blocked on a queue
	read, instead return a flag to say whether a context switch is required or
	not (i.e. has a task with a higher priority than us been woken by this
	post). */

	configASSERT( pxQueue );
 80036b6:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80036b8:	2b00      	cmp	r3, #0
 80036ba:	d109      	bne.n	80036d0 <xQueueGiveFromISR+0x28>

portFORCE_INLINE static void vPortRaiseBASEPRI( void )
{
uint32_t ulNewBASEPRI;

	__asm volatile
 80036bc:	f04f 03fc 	mov.w	r3, #252	; 0xfc
 80036c0:	f383 8811 	msr	BASEPRI, r3
 80036c4:	f3bf 8f6f 	isb	sy
 80036c8:	f3bf 8f4f 	dsb	sy
 80036cc:	623b      	str	r3, [r7, #32]
 80036ce:	e7fe      	b.n	80036ce <xQueueGiveFromISR+0x26>

	/* xQueueGenericSendFromISR() should be used instead of xQueueGiveFromISR()
	if the item size is not 0. */
	configASSERT( pxQueue->uxItemSize == 0 );
 80036d0:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80036d2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80036d4:	2b00      	cmp	r3, #0
 80036d6:	d009      	beq.n	80036ec <xQueueGiveFromISR+0x44>
 80036d8:	f04f 03fc 	mov.w	r3, #252	; 0xfc
 80036dc:	f383 8811 	msr	BASEPRI, r3
 80036e0:	f3bf 8f6f 	isb	sy
 80036e4:	f3bf 8f4f 	dsb	sy
 80036e8:	61fb      	str	r3, [r7, #28]
 80036ea:	e7fe      	b.n	80036ea <xQueueGiveFromISR+0x42>

	/* Normally a mutex would not be given from an interrupt, especially if
	there is a mutex holder, as priority inheritance makes no sense for an
	interrupts, only tasks. */
	configASSERT( !( ( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX ) && ( pxQueue->u.xSemaphore.xMutexHolder != NULL ) ) );
 80036ec:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80036ee:	681b      	ldr	r3, [r3, #0]
 80036f0:	2b00      	cmp	r3, #0
 80036f2:	d103      	bne.n	80036fc <xQueueGiveFromISR+0x54>
 80036f4:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80036f6:	689b      	ldr	r3, [r3, #8]
 80036f8:	2b00      	cmp	r3, #0
 80036fa:	d101      	bne.n	8003700 <xQueueGiveFromISR+0x58>
 80036fc:	2301      	movs	r3, #1
 80036fe:	e000      	b.n	8003702 <xQueueGiveFromISR+0x5a>
 8003700:	2300      	movs	r3, #0
 8003702:	2b00      	cmp	r3, #0
 8003704:	d109      	bne.n	800371a <xQueueGiveFromISR+0x72>
 8003706:	f04f 03fc 	mov.w	r3, #252	; 0xfc
 800370a:	f383 8811 	msr	BASEPRI, r3
 800370e:	f3bf 8f6f 	isb	sy
 8003712:	f3bf 8f4f 	dsb	sy
 8003716:	61bb      	str	r3, [r7, #24]
 8003718:	e7fe      	b.n	8003718 <xQueueGiveFromISR+0x70>
	that have been assigned a priority at or (logically) below the maximum
	system call	interrupt priority.  FreeRTOS maintains a separate interrupt
	safe API to ensure interrupt entry is as fast and as simple as possible.
	More information (albeit Cortex-M specific) is provided on the following
	link: http://www.freertos.org/RTOS-Cortex-M3-M4.html */
	portASSERT_IF_INTERRUPT_PRIORITY_INVALID();
 800371a:	f7ff fc25 	bl	8002f68 <vPortValidateInterruptPriority>

portFORCE_INLINE static uint32_t ulPortRaiseBASEPRI( void )
{
uint32_t ulOriginalBASEPRI, ulNewBASEPRI;

	__asm volatile
 800371e:	f3ef 8211 	mrs	r2, BASEPRI
 8003722:	f04f 03fc 	mov.w	r3, #252	; 0xfc
 8003726:	f383 8811 	msr	BASEPRI, r3
 800372a:	f3bf 8f6f 	isb	sy
 800372e:	f3bf 8f4f 	dsb	sy
 8003732:	617a      	str	r2, [r7, #20]
 8003734:	613b      	str	r3, [r7, #16]
		:"=r" (ulOriginalBASEPRI), "=r" (ulNewBASEPRI) : "i" ( configMAX_SYSCALL_INTERRUPT_PRIORITY ) : "memory"
	);

	/* This return will not be reached but is necessary to prevent compiler
	warnings. */
	return ulOriginalBASEPRI;
 8003736:	697b      	ldr	r3, [r7, #20]

	uxSavedInterruptStatus = portSET_INTERRUPT_MASK_FROM_ISR();
 8003738:	62fb      	str	r3, [r7, #44]	; 0x2c
	{
		const UBaseType_t uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 800373a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800373c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800373e:	62bb      	str	r3, [r7, #40]	; 0x28

		/* When the queue is used to implement a semaphore no data is ever
		moved through the queue but it is still valid to see if the queue 'has
		space'. */
		if( uxMessagesWaiting < pxQueue->uxLength )
 8003740:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8003742:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 8003744:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8003746:	429a      	cmp	r2, r3
 8003748:	d93d      	bls.n	80037c6 <xQueueGiveFromISR+0x11e>
		{
			const int8_t cTxLock = pxQueue->cTxLock;
 800374a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800374c:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 8003750:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
			holder - and if there is a mutex holder then the mutex cannot be
			given from an ISR.  As this is the ISR version of the function it
			can be assumed there is no mutex holder and no need to determine if
			priority disinheritance is needed.  Simply increase the count of
			messages (semaphores) available. */
			pxQueue->uxMessagesWaiting = uxMessagesWaiting + ( UBaseType_t ) 1;
 8003754:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8003756:	1c5a      	adds	r2, r3, #1
 8003758:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800375a:	639a      	str	r2, [r3, #56]	; 0x38

			/* The event list is not altered if the queue is locked.  This will
			be done when the queue is unlocked later. */
			if( cTxLock == queueUNLOCKED )
 800375c:	f997 3027 	ldrsb.w	r3, [r7, #39]	; 0x27
 8003760:	f1b3 3fff 	cmp.w	r3, #4294967295
 8003764:	d124      	bne.n	80037b0 <xQueueGiveFromISR+0x108>
			{
				#if ( configUSE_QUEUE_SETS == 1 )
				{
					if( pxQueue->pxQueueSetContainer != NULL )
 8003766:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8003768:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 800376a:	2b00      	cmp	r3, #0
 800376c:	d00d      	beq.n	800378a <xQueueGiveFromISR+0xe2>
					{
						if( prvNotifyQueueSetContainer( pxQueue, queueSEND_TO_BACK ) != pdFALSE )
 800376e:	6b38      	ldr	r0, [r7, #48]	; 0x30
 8003770:	2100      	movs	r1, #0
 8003772:	f000 fbb5 	bl	8003ee0 <prvNotifyQueueSetContainer>
 8003776:	4603      	mov	r3, r0
 8003778:	2b00      	cmp	r3, #0
 800377a:	d021      	beq.n	80037c0 <xQueueGiveFromISR+0x118>
						{
							/* The semaphore is a member of a queue set, and
							posting	to the queue set caused a higher priority
							task to	unblock.  A context switch is required. */
							if( pxHigherPriorityTaskWoken != NULL )
 800377c:	683b      	ldr	r3, [r7, #0]
 800377e:	2b00      	cmp	r3, #0
 8003780:	d01e      	beq.n	80037c0 <xQueueGiveFromISR+0x118>
							{
								*pxHigherPriorityTaskWoken = pdTRUE;
 8003782:	683b      	ldr	r3, [r7, #0]
 8003784:	2201      	movs	r2, #1
 8003786:	601a      	str	r2, [r3, #0]
 8003788:	e01a      	b.n	80037c0 <xQueueGiveFromISR+0x118>
							mtCOVERAGE_TEST_MARKER();
						}
					}
					else
					{
						if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 800378a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800378c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800378e:	2b00      	cmp	r3, #0
 8003790:	d016      	beq.n	80037c0 <xQueueGiveFromISR+0x118>
						{
							if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 8003792:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8003794:	3324      	adds	r3, #36	; 0x24
 8003796:	4618      	mov	r0, r3
 8003798:	f000 ffe8 	bl	800476c <xTaskRemoveFromEventList>
 800379c:	4603      	mov	r3, r0
 800379e:	2b00      	cmp	r3, #0
 80037a0:	d00e      	beq.n	80037c0 <xQueueGiveFromISR+0x118>
							{
								/* The task waiting has a higher priority so
								record that a context switch is required. */
								if( pxHigherPriorityTaskWoken != NULL )
 80037a2:	683b      	ldr	r3, [r7, #0]
 80037a4:	2b00      	cmp	r3, #0
 80037a6:	d00b      	beq.n	80037c0 <xQueueGiveFromISR+0x118>
								{
									*pxHigherPriorityTaskWoken = pdTRUE;
 80037a8:	683b      	ldr	r3, [r7, #0]
 80037aa:	2201      	movs	r2, #1
 80037ac:	601a      	str	r2, [r3, #0]
 80037ae:	e007      	b.n	80037c0 <xQueueGiveFromISR+0x118>
			}
			else
			{
				/* Increment the lock count so the task that unlocks the queue
				knows that data was posted while it was locked. */
				pxQueue->cTxLock = ( int8_t ) ( cTxLock + 1 );
 80037b0:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 80037b4:	3301      	adds	r3, #1
 80037b6:	b2db      	uxtb	r3, r3
 80037b8:	b2da      	uxtb	r2, r3
 80037ba:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80037bc:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
			}

			xReturn = pdPASS;
 80037c0:	2301      	movs	r3, #1
 80037c2:	637b      	str	r3, [r7, #52]	; 0x34
 80037c4:	e001      	b.n	80037ca <xQueueGiveFromISR+0x122>
		}
		else
		{
			traceQUEUE_SEND_FROM_ISR_FAILED( pxQueue );
			xReturn = errQUEUE_FULL;
 80037c6:	2300      	movs	r3, #0
 80037c8:	637b      	str	r3, [r7, #52]	; 0x34
 80037ca:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80037cc:	60fb      	str	r3, [r7, #12]
}
/*-----------------------------------------------------------*/

portFORCE_INLINE static void vPortSetBASEPRI( uint32_t ulNewMaskValue )
{
	__asm volatile
 80037ce:	68fb      	ldr	r3, [r7, #12]
 80037d0:	f383 8811 	msr	BASEPRI, r3
		}
	}
	portCLEAR_INTERRUPT_MASK_FROM_ISR( uxSavedInterruptStatus );

	return xReturn;
 80037d4:	6b7b      	ldr	r3, [r7, #52]	; 0x34
}
 80037d6:	4618      	mov	r0, r3
 80037d8:	3738      	adds	r7, #56	; 0x38
 80037da:	46bd      	mov	sp, r7
 80037dc:	bd80      	pop	{r7, pc}
 80037de:	bf00      	nop

080037e0 <xQueueReceive>:
/*-----------------------------------------------------------*/

BaseType_t xQueueReceive( QueueHandle_t xQueue, void * const pvBuffer, TickType_t xTicksToWait )
{
 80037e0:	b580      	push	{r7, lr}
 80037e2:	b08c      	sub	sp, #48	; 0x30
 80037e4:	af00      	add	r7, sp, #0
 80037e6:	60f8      	str	r0, [r7, #12]
 80037e8:	60b9      	str	r1, [r7, #8]
 80037ea:	607a      	str	r2, [r7, #4]
BaseType_t xEntryTimeSet = pdFALSE;
 80037ec:	2300      	movs	r3, #0
 80037ee:	62fb      	str	r3, [r7, #44]	; 0x2c
TimeOut_t xTimeOut;
Queue_t * const pxQueue = xQueue;
 80037f0:	68fb      	ldr	r3, [r7, #12]
 80037f2:	62bb      	str	r3, [r7, #40]	; 0x28

	/* Check the pointer is not NULL. */
	configASSERT( ( pxQueue ) );
 80037f4:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80037f6:	2b00      	cmp	r3, #0
 80037f8:	d109      	bne.n	800380e <xQueueReceive+0x2e>

portFORCE_INLINE static void vPortRaiseBASEPRI( void )
{
uint32_t ulNewBASEPRI;

	__asm volatile
 80037fa:	f04f 03fc 	mov.w	r3, #252	; 0xfc
 80037fe:	f383 8811 	msr	BASEPRI, r3
 8003802:	f3bf 8f6f 	isb	sy
 8003806:	f3bf 8f4f 	dsb	sy
 800380a:	623b      	str	r3, [r7, #32]
 800380c:	e7fe      	b.n	800380c <xQueueReceive+0x2c>

	/* The buffer into which data is received can only be NULL if the data size
	is zero (so no data is copied into the buffer. */
	configASSERT( !( ( ( pvBuffer ) == NULL ) && ( ( pxQueue )->uxItemSize != ( UBaseType_t ) 0U ) ) );
 800380e:	68bb      	ldr	r3, [r7, #8]
 8003810:	2b00      	cmp	r3, #0
 8003812:	d103      	bne.n	800381c <xQueueReceive+0x3c>
 8003814:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8003816:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003818:	2b00      	cmp	r3, #0
 800381a:	d101      	bne.n	8003820 <xQueueReceive+0x40>
 800381c:	2301      	movs	r3, #1
 800381e:	e000      	b.n	8003822 <xQueueReceive+0x42>
 8003820:	2300      	movs	r3, #0
 8003822:	2b00      	cmp	r3, #0
 8003824:	d109      	bne.n	800383a <xQueueReceive+0x5a>
 8003826:	f04f 03fc 	mov.w	r3, #252	; 0xfc
 800382a:	f383 8811 	msr	BASEPRI, r3
 800382e:	f3bf 8f6f 	isb	sy
 8003832:	f3bf 8f4f 	dsb	sy
 8003836:	61fb      	str	r3, [r7, #28]
 8003838:	e7fe      	b.n	8003838 <xQueueReceive+0x58>

	/* Cannot block if the scheduler is suspended. */
	#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 800383a:	f001 f93f 	bl	8004abc <xTaskGetSchedulerState>
 800383e:	4603      	mov	r3, r0
 8003840:	2b00      	cmp	r3, #0
 8003842:	d102      	bne.n	800384a <xQueueReceive+0x6a>
 8003844:	687b      	ldr	r3, [r7, #4]
 8003846:	2b00      	cmp	r3, #0
 8003848:	d101      	bne.n	800384e <xQueueReceive+0x6e>
 800384a:	2301      	movs	r3, #1
 800384c:	e000      	b.n	8003850 <xQueueReceive+0x70>
 800384e:	2300      	movs	r3, #0
 8003850:	2b00      	cmp	r3, #0
 8003852:	d109      	bne.n	8003868 <xQueueReceive+0x88>
 8003854:	f04f 03fc 	mov.w	r3, #252	; 0xfc
 8003858:	f383 8811 	msr	BASEPRI, r3
 800385c:	f3bf 8f6f 	isb	sy
 8003860:	f3bf 8f4f 	dsb	sy
 8003864:	61bb      	str	r3, [r7, #24]
 8003866:	e7fe      	b.n	8003866 <xQueueReceive+0x86>
	/*lint -save -e904  This function relaxes the coding standard somewhat to
	allow return statements within the function itself.  This is done in the
	interest of execution time efficiency. */
	for( ;; )
	{
		taskENTER_CRITICAL();
 8003868:	f7ff faa4 	bl	8002db4 <vPortEnterCritical>
		{
			const UBaseType_t uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 800386c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800386e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8003870:	627b      	str	r3, [r7, #36]	; 0x24

			/* Is there data in the queue now?  To be running the calling task
			must be the highest priority task wanting to access the queue. */
			if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 8003872:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003874:	2b00      	cmp	r3, #0
 8003876:	d01f      	beq.n	80038b8 <xQueueReceive+0xd8>
			{
				/* Data available, remove one item. */
				prvCopyDataFromQueue( pxQueue, pvBuffer );
 8003878:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 800387a:	68b9      	ldr	r1, [r7, #8]
 800387c:	f000 fa1e 	bl	8003cbc <prvCopyDataFromQueue>
				traceQUEUE_RECEIVE( pxQueue );
				pxQueue->uxMessagesWaiting = uxMessagesWaiting - ( UBaseType_t ) 1;
 8003880:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003882:	1e5a      	subs	r2, r3, #1
 8003884:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8003886:	639a      	str	r2, [r3, #56]	; 0x38

				/* There is now space in the queue, were any tasks waiting to
				post to the queue?  If so, unblock the highest priority waiting
				task. */
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 8003888:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800388a:	691b      	ldr	r3, [r3, #16]
 800388c:	2b00      	cmp	r3, #0
 800388e:	d00f      	beq.n	80038b0 <xQueueReceive+0xd0>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 8003890:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8003892:	3310      	adds	r3, #16
 8003894:	4618      	mov	r0, r3
 8003896:	f000 ff69 	bl	800476c <xTaskRemoveFromEventList>
 800389a:	4603      	mov	r3, r0
 800389c:	2b00      	cmp	r3, #0
 800389e:	d007      	beq.n	80038b0 <xQueueReceive+0xd0>
					{
						queueYIELD_IF_USING_PREEMPTION();
 80038a0:	4b3e      	ldr	r3, [pc, #248]	; (800399c <xQueueReceive+0x1bc>)
 80038a2:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 80038a6:	601a      	str	r2, [r3, #0]
 80038a8:	f3bf 8f4f 	dsb	sy
 80038ac:	f3bf 8f6f 	isb	sy
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				taskEXIT_CRITICAL();
 80038b0:	f7ff faae 	bl	8002e10 <vPortExitCritical>
				return pdPASS;
 80038b4:	2301      	movs	r3, #1
 80038b6:	e06d      	b.n	8003994 <xQueueReceive+0x1b4>
			}
			else
			{
				if( xTicksToWait == ( TickType_t ) 0 )
 80038b8:	687b      	ldr	r3, [r7, #4]
 80038ba:	2b00      	cmp	r3, #0
 80038bc:	d103      	bne.n	80038c6 <xQueueReceive+0xe6>
				{
					/* The queue was empty and no block time is specified (or
					the block time has expired) so leave now. */
					taskEXIT_CRITICAL();
 80038be:	f7ff faa7 	bl	8002e10 <vPortExitCritical>
					traceQUEUE_RECEIVE_FAILED( pxQueue );
					return errQUEUE_EMPTY;
 80038c2:	2300      	movs	r3, #0
 80038c4:	e066      	b.n	8003994 <xQueueReceive+0x1b4>
				}
				else if( xEntryTimeSet == pdFALSE )
 80038c6:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80038c8:	2b00      	cmp	r3, #0
 80038ca:	d106      	bne.n	80038da <xQueueReceive+0xfa>
				{
					/* The queue was empty and a block time was specified so
					configure the timeout structure. */
					vTaskInternalSetTimeOutState( &xTimeOut );
 80038cc:	f107 0310 	add.w	r3, r7, #16
 80038d0:	4618      	mov	r0, r3
 80038d2:	f000 ffaf 	bl	8004834 <vTaskInternalSetTimeOutState>
					xEntryTimeSet = pdTRUE;
 80038d6:	2301      	movs	r3, #1
 80038d8:	62fb      	str	r3, [r7, #44]	; 0x2c
					/* Entry time was already set. */
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		taskEXIT_CRITICAL();
 80038da:	f7ff fa99 	bl	8002e10 <vPortExitCritical>

		/* Interrupts and other tasks can send to and receive from the queue
		now the critical section has been exited. */

		vTaskSuspendAll();
 80038de:	f000 fd29 	bl	8004334 <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 80038e2:	f7ff fa67 	bl	8002db4 <vPortEnterCritical>
 80038e6:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80038e8:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 80038ec:	b2db      	uxtb	r3, r3
 80038ee:	b25b      	sxtb	r3, r3
 80038f0:	f1b3 3fff 	cmp.w	r3, #4294967295
 80038f4:	d103      	bne.n	80038fe <xQueueReceive+0x11e>
 80038f6:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80038f8:	2200      	movs	r2, #0
 80038fa:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 80038fe:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8003900:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 8003904:	b2db      	uxtb	r3, r3
 8003906:	b25b      	sxtb	r3, r3
 8003908:	f1b3 3fff 	cmp.w	r3, #4294967295
 800390c:	d103      	bne.n	8003916 <xQueueReceive+0x136>
 800390e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8003910:	2200      	movs	r2, #0
 8003912:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 8003916:	f7ff fa7b 	bl	8002e10 <vPortExitCritical>

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 800391a:	f107 0210 	add.w	r2, r7, #16
 800391e:	1d3b      	adds	r3, r7, #4
 8003920:	4610      	mov	r0, r2
 8003922:	4619      	mov	r1, r3
 8003924:	f000 ff9c 	bl	8004860 <xTaskCheckForTimeOut>
 8003928:	4603      	mov	r3, r0
 800392a:	2b00      	cmp	r3, #0
 800392c:	d124      	bne.n	8003978 <xQueueReceive+0x198>
		{
			/* The timeout has not expired.  If the queue is still empty place
			the task on the list of tasks waiting to receive from the queue. */
			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 800392e:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 8003930:	f000 fa4a 	bl	8003dc8 <prvIsQueueEmpty>
 8003934:	4603      	mov	r3, r0
 8003936:	2b00      	cmp	r3, #0
 8003938:	d018      	beq.n	800396c <xQueueReceive+0x18c>
			{
				traceBLOCKING_ON_QUEUE_RECEIVE( pxQueue );
				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait );
 800393a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800393c:	f103 0224 	add.w	r2, r3, #36	; 0x24
 8003940:	687b      	ldr	r3, [r7, #4]
 8003942:	4610      	mov	r0, r2
 8003944:	4619      	mov	r1, r3
 8003946:	f000 fec5 	bl	80046d4 <vTaskPlaceOnEventList>
				prvUnlockQueue( pxQueue );
 800394a:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 800394c:	f000 f9dc 	bl	8003d08 <prvUnlockQueue>
				if( xTaskResumeAll() == pdFALSE )
 8003950:	f000 fcfe 	bl	8004350 <xTaskResumeAll>
 8003954:	4603      	mov	r3, r0
 8003956:	2b00      	cmp	r3, #0
 8003958:	d11b      	bne.n	8003992 <xQueueReceive+0x1b2>
				{
					portYIELD_WITHIN_API();
 800395a:	4b10      	ldr	r3, [pc, #64]	; (800399c <xQueueReceive+0x1bc>)
 800395c:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8003960:	601a      	str	r2, [r3, #0]
 8003962:	f3bf 8f4f 	dsb	sy
 8003966:	f3bf 8f6f 	isb	sy
 800396a:	e012      	b.n	8003992 <xQueueReceive+0x1b2>
			}
			else
			{
				/* The queue contains data again.  Loop back to try and read the
				data. */
				prvUnlockQueue( pxQueue );
 800396c:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 800396e:	f000 f9cb 	bl	8003d08 <prvUnlockQueue>
				( void ) xTaskResumeAll();
 8003972:	f000 fced 	bl	8004350 <xTaskResumeAll>
 8003976:	e777      	b.n	8003868 <xQueueReceive+0x88>
		}
		else
		{
			/* Timed out.  If there is no data in the queue exit, otherwise loop
			back and attempt to read the data. */
			prvUnlockQueue( pxQueue );
 8003978:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 800397a:	f000 f9c5 	bl	8003d08 <prvUnlockQueue>
			( void ) xTaskResumeAll();
 800397e:	f000 fce7 	bl	8004350 <xTaskResumeAll>

			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 8003982:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 8003984:	f000 fa20 	bl	8003dc8 <prvIsQueueEmpty>
 8003988:	4603      	mov	r3, r0
 800398a:	2b00      	cmp	r3, #0
 800398c:	d001      	beq.n	8003992 <xQueueReceive+0x1b2>
			{
				traceQUEUE_RECEIVE_FAILED( pxQueue );
				return errQUEUE_EMPTY;
 800398e:	2300      	movs	r3, #0
 8003990:	e000      	b.n	8003994 <xQueueReceive+0x1b4>
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
	} /*lint -restore */
 8003992:	e769      	b.n	8003868 <xQueueReceive+0x88>
}
 8003994:	4618      	mov	r0, r3
 8003996:	3730      	adds	r7, #48	; 0x30
 8003998:	46bd      	mov	sp, r7
 800399a:	bd80      	pop	{r7, pc}
 800399c:	e000ed04 	.word	0xe000ed04

080039a0 <xQueueSemaphoreTake>:
/*-----------------------------------------------------------*/

BaseType_t xQueueSemaphoreTake( QueueHandle_t xQueue, TickType_t xTicksToWait )
{
 80039a0:	b580      	push	{r7, lr}
 80039a2:	b08e      	sub	sp, #56	; 0x38
 80039a4:	af00      	add	r7, sp, #0
 80039a6:	6078      	str	r0, [r7, #4]
 80039a8:	6039      	str	r1, [r7, #0]
BaseType_t xEntryTimeSet = pdFALSE;
 80039aa:	2300      	movs	r3, #0
 80039ac:	637b      	str	r3, [r7, #52]	; 0x34
TimeOut_t xTimeOut;
Queue_t * const pxQueue = xQueue;
 80039ae:	687b      	ldr	r3, [r7, #4]
 80039b0:	62fb      	str	r3, [r7, #44]	; 0x2c

#if( configUSE_MUTEXES == 1 )
	BaseType_t xInheritanceOccurred = pdFALSE;
 80039b2:	2300      	movs	r3, #0
 80039b4:	633b      	str	r3, [r7, #48]	; 0x30
#endif

	/* Check the queue pointer is not NULL. */
	configASSERT( ( pxQueue ) );
 80039b6:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80039b8:	2b00      	cmp	r3, #0
 80039ba:	d109      	bne.n	80039d0 <xQueueSemaphoreTake+0x30>
 80039bc:	f04f 03fc 	mov.w	r3, #252	; 0xfc
 80039c0:	f383 8811 	msr	BASEPRI, r3
 80039c4:	f3bf 8f6f 	isb	sy
 80039c8:	f3bf 8f4f 	dsb	sy
 80039cc:	623b      	str	r3, [r7, #32]
 80039ce:	e7fe      	b.n	80039ce <xQueueSemaphoreTake+0x2e>

	/* Check this really is a semaphore, in which case the item size will be
	0. */
	configASSERT( pxQueue->uxItemSize == 0 );
 80039d0:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80039d2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80039d4:	2b00      	cmp	r3, #0
 80039d6:	d009      	beq.n	80039ec <xQueueSemaphoreTake+0x4c>
 80039d8:	f04f 03fc 	mov.w	r3, #252	; 0xfc
 80039dc:	f383 8811 	msr	BASEPRI, r3
 80039e0:	f3bf 8f6f 	isb	sy
 80039e4:	f3bf 8f4f 	dsb	sy
 80039e8:	61fb      	str	r3, [r7, #28]
 80039ea:	e7fe      	b.n	80039ea <xQueueSemaphoreTake+0x4a>

	/* Cannot block if the scheduler is suspended. */
	#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 80039ec:	f001 f866 	bl	8004abc <xTaskGetSchedulerState>
 80039f0:	4603      	mov	r3, r0
 80039f2:	2b00      	cmp	r3, #0
 80039f4:	d102      	bne.n	80039fc <xQueueSemaphoreTake+0x5c>
 80039f6:	683b      	ldr	r3, [r7, #0]
 80039f8:	2b00      	cmp	r3, #0
 80039fa:	d101      	bne.n	8003a00 <xQueueSemaphoreTake+0x60>
 80039fc:	2301      	movs	r3, #1
 80039fe:	e000      	b.n	8003a02 <xQueueSemaphoreTake+0x62>
 8003a00:	2300      	movs	r3, #0
 8003a02:	2b00      	cmp	r3, #0
 8003a04:	d109      	bne.n	8003a1a <xQueueSemaphoreTake+0x7a>
 8003a06:	f04f 03fc 	mov.w	r3, #252	; 0xfc
 8003a0a:	f383 8811 	msr	BASEPRI, r3
 8003a0e:	f3bf 8f6f 	isb	sy
 8003a12:	f3bf 8f4f 	dsb	sy
 8003a16:	61bb      	str	r3, [r7, #24]
 8003a18:	e7fe      	b.n	8003a18 <xQueueSemaphoreTake+0x78>
	/*lint -save -e904 This function relaxes the coding standard somewhat to allow return
	statements within the function itself.  This is done in the interest
	of execution time efficiency. */
	for( ;; )
	{
		taskENTER_CRITICAL();
 8003a1a:	f7ff f9cb 	bl	8002db4 <vPortEnterCritical>
		{
			/* Semaphores are queues with an item size of 0, and where the
			number of messages in the queue is the semaphore's count value. */
			const UBaseType_t uxSemaphoreCount = pxQueue->uxMessagesWaiting;
 8003a1e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8003a20:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8003a22:	62bb      	str	r3, [r7, #40]	; 0x28

			/* Is there data in the queue now?  To be running the calling task
			must be the highest priority task wanting to access the queue. */
			if( uxSemaphoreCount > ( UBaseType_t ) 0 )
 8003a24:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8003a26:	2b00      	cmp	r3, #0
 8003a28:	d024      	beq.n	8003a74 <xQueueSemaphoreTake+0xd4>
			{
				traceQUEUE_RECEIVE( pxQueue );

				/* Semaphores are queues with a data size of zero and where the
				messages waiting is the semaphore's count.  Reduce the count. */
				pxQueue->uxMessagesWaiting = uxSemaphoreCount - ( UBaseType_t ) 1;
 8003a2a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8003a2c:	1e5a      	subs	r2, r3, #1
 8003a2e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8003a30:	639a      	str	r2, [r3, #56]	; 0x38

				#if ( configUSE_MUTEXES == 1 )
				{
					if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
 8003a32:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8003a34:	681b      	ldr	r3, [r3, #0]
 8003a36:	2b00      	cmp	r3, #0
 8003a38:	d104      	bne.n	8003a44 <xQueueSemaphoreTake+0xa4>
					{
						/* Record the information required to implement
						priority inheritance should it become necessary. */
						pxQueue->u.xSemaphore.xMutexHolder = pvTaskIncrementMutexHeldCount();
 8003a3a:	f001 f9ff 	bl	8004e3c <pvTaskIncrementMutexHeldCount>
 8003a3e:	4602      	mov	r2, r0
 8003a40:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8003a42:	609a      	str	r2, [r3, #8]
				}
				#endif /* configUSE_MUTEXES */

				/* Check to see if other tasks are blocked waiting to give the
				semaphore, and if so, unblock the highest priority such task. */
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 8003a44:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8003a46:	691b      	ldr	r3, [r3, #16]
 8003a48:	2b00      	cmp	r3, #0
 8003a4a:	d00f      	beq.n	8003a6c <xQueueSemaphoreTake+0xcc>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 8003a4c:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8003a4e:	3310      	adds	r3, #16
 8003a50:	4618      	mov	r0, r3
 8003a52:	f000 fe8b 	bl	800476c <xTaskRemoveFromEventList>
 8003a56:	4603      	mov	r3, r0
 8003a58:	2b00      	cmp	r3, #0
 8003a5a:	d007      	beq.n	8003a6c <xQueueSemaphoreTake+0xcc>
					{
						queueYIELD_IF_USING_PREEMPTION();
 8003a5c:	4b54      	ldr	r3, [pc, #336]	; (8003bb0 <xQueueSemaphoreTake+0x210>)
 8003a5e:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8003a62:	601a      	str	r2, [r3, #0]
 8003a64:	f3bf 8f4f 	dsb	sy
 8003a68:	f3bf 8f6f 	isb	sy
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				taskEXIT_CRITICAL();
 8003a6c:	f7ff f9d0 	bl	8002e10 <vPortExitCritical>
				return pdPASS;
 8003a70:	2301      	movs	r3, #1
 8003a72:	e099      	b.n	8003ba8 <xQueueSemaphoreTake+0x208>
			}
			else
			{
				if( xTicksToWait == ( TickType_t ) 0 )
 8003a74:	683b      	ldr	r3, [r7, #0]
 8003a76:	2b00      	cmp	r3, #0
 8003a78:	d110      	bne.n	8003a9c <xQueueSemaphoreTake+0xfc>
					/* For inheritance to have occurred there must have been an
					initial timeout, and an adjusted timeout cannot become 0, as
					if it were 0 the function would have exited. */
					#if( configUSE_MUTEXES == 1 )
					{
						configASSERT( xInheritanceOccurred == pdFALSE );
 8003a7a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8003a7c:	2b00      	cmp	r3, #0
 8003a7e:	d009      	beq.n	8003a94 <xQueueSemaphoreTake+0xf4>
 8003a80:	f04f 03fc 	mov.w	r3, #252	; 0xfc
 8003a84:	f383 8811 	msr	BASEPRI, r3
 8003a88:	f3bf 8f6f 	isb	sy
 8003a8c:	f3bf 8f4f 	dsb	sy
 8003a90:	617b      	str	r3, [r7, #20]
 8003a92:	e7fe      	b.n	8003a92 <xQueueSemaphoreTake+0xf2>
					}
					#endif /* configUSE_MUTEXES */

					/* The semaphore count was 0 and no block time is specified
					(or the block time has expired) so exit now. */
					taskEXIT_CRITICAL();
 8003a94:	f7ff f9bc 	bl	8002e10 <vPortExitCritical>
					traceQUEUE_RECEIVE_FAILED( pxQueue );
					return errQUEUE_EMPTY;
 8003a98:	2300      	movs	r3, #0
 8003a9a:	e085      	b.n	8003ba8 <xQueueSemaphoreTake+0x208>
				}
				else if( xEntryTimeSet == pdFALSE )
 8003a9c:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8003a9e:	2b00      	cmp	r3, #0
 8003aa0:	d106      	bne.n	8003ab0 <xQueueSemaphoreTake+0x110>
				{
					/* The semaphore count was 0 and a block time was specified
					so configure the timeout structure ready to block. */
					vTaskInternalSetTimeOutState( &xTimeOut );
 8003aa2:	f107 030c 	add.w	r3, r7, #12
 8003aa6:	4618      	mov	r0, r3
 8003aa8:	f000 fec4 	bl	8004834 <vTaskInternalSetTimeOutState>
					xEntryTimeSet = pdTRUE;
 8003aac:	2301      	movs	r3, #1
 8003aae:	637b      	str	r3, [r7, #52]	; 0x34
					/* Entry time was already set. */
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		taskEXIT_CRITICAL();
 8003ab0:	f7ff f9ae 	bl	8002e10 <vPortExitCritical>

		/* Interrupts and other tasks can give to and take from the semaphore
		now the critical section has been exited. */

		vTaskSuspendAll();
 8003ab4:	f000 fc3e 	bl	8004334 <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 8003ab8:	f7ff f97c 	bl	8002db4 <vPortEnterCritical>
 8003abc:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8003abe:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 8003ac2:	b2db      	uxtb	r3, r3
 8003ac4:	b25b      	sxtb	r3, r3
 8003ac6:	f1b3 3fff 	cmp.w	r3, #4294967295
 8003aca:	d103      	bne.n	8003ad4 <xQueueSemaphoreTake+0x134>
 8003acc:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8003ace:	2200      	movs	r2, #0
 8003ad0:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8003ad4:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8003ad6:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 8003ada:	b2db      	uxtb	r3, r3
 8003adc:	b25b      	sxtb	r3, r3
 8003ade:	f1b3 3fff 	cmp.w	r3, #4294967295
 8003ae2:	d103      	bne.n	8003aec <xQueueSemaphoreTake+0x14c>
 8003ae4:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8003ae6:	2200      	movs	r2, #0
 8003ae8:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 8003aec:	f7ff f990 	bl	8002e10 <vPortExitCritical>

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 8003af0:	f107 020c 	add.w	r2, r7, #12
 8003af4:	463b      	mov	r3, r7
 8003af6:	4610      	mov	r0, r2
 8003af8:	4619      	mov	r1, r3
 8003afa:	f000 feb1 	bl	8004860 <xTaskCheckForTimeOut>
 8003afe:	4603      	mov	r3, r0
 8003b00:	2b00      	cmp	r3, #0
 8003b02:	d132      	bne.n	8003b6a <xQueueSemaphoreTake+0x1ca>
		{
			/* A block time is specified and not expired.  If the semaphore
			count is 0 then enter the Blocked state to wait for a semaphore to
			become available.  As semaphores are implemented with queues the
			queue being empty is equivalent to the semaphore count being 0. */
			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 8003b04:	6af8      	ldr	r0, [r7, #44]	; 0x2c
 8003b06:	f000 f95f 	bl	8003dc8 <prvIsQueueEmpty>
 8003b0a:	4603      	mov	r3, r0
 8003b0c:	2b00      	cmp	r3, #0
 8003b0e:	d026      	beq.n	8003b5e <xQueueSemaphoreTake+0x1be>
			{
				traceBLOCKING_ON_QUEUE_RECEIVE( pxQueue );

				#if ( configUSE_MUTEXES == 1 )
				{
					if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
 8003b10:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8003b12:	681b      	ldr	r3, [r3, #0]
 8003b14:	2b00      	cmp	r3, #0
 8003b16:	d109      	bne.n	8003b2c <xQueueSemaphoreTake+0x18c>
					{
						taskENTER_CRITICAL();
 8003b18:	f7ff f94c 	bl	8002db4 <vPortEnterCritical>
						{
							xInheritanceOccurred = xTaskPriorityInherit( pxQueue->u.xSemaphore.xMutexHolder );
 8003b1c:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8003b1e:	689b      	ldr	r3, [r3, #8]
 8003b20:	4618      	mov	r0, r3
 8003b22:	f000 ffe9 	bl	8004af8 <xTaskPriorityInherit>
 8003b26:	6338      	str	r0, [r7, #48]	; 0x30
						}
						taskEXIT_CRITICAL();
 8003b28:	f7ff f972 	bl	8002e10 <vPortExitCritical>
						mtCOVERAGE_TEST_MARKER();
					}
				}
				#endif

				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait );
 8003b2c:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8003b2e:	f103 0224 	add.w	r2, r3, #36	; 0x24
 8003b32:	683b      	ldr	r3, [r7, #0]
 8003b34:	4610      	mov	r0, r2
 8003b36:	4619      	mov	r1, r3
 8003b38:	f000 fdcc 	bl	80046d4 <vTaskPlaceOnEventList>
				prvUnlockQueue( pxQueue );
 8003b3c:	6af8      	ldr	r0, [r7, #44]	; 0x2c
 8003b3e:	f000 f8e3 	bl	8003d08 <prvUnlockQueue>
				if( xTaskResumeAll() == pdFALSE )
 8003b42:	f000 fc05 	bl	8004350 <xTaskResumeAll>
 8003b46:	4603      	mov	r3, r0
 8003b48:	2b00      	cmp	r3, #0
 8003b4a:	d12c      	bne.n	8003ba6 <xQueueSemaphoreTake+0x206>
				{
					portYIELD_WITHIN_API();
 8003b4c:	4b18      	ldr	r3, [pc, #96]	; (8003bb0 <xQueueSemaphoreTake+0x210>)
 8003b4e:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8003b52:	601a      	str	r2, [r3, #0]
 8003b54:	f3bf 8f4f 	dsb	sy
 8003b58:	f3bf 8f6f 	isb	sy
 8003b5c:	e023      	b.n	8003ba6 <xQueueSemaphoreTake+0x206>
			}
			else
			{
				/* There was no timeout and the semaphore count was not 0, so
				attempt to take the semaphore again. */
				prvUnlockQueue( pxQueue );
 8003b5e:	6af8      	ldr	r0, [r7, #44]	; 0x2c
 8003b60:	f000 f8d2 	bl	8003d08 <prvUnlockQueue>
				( void ) xTaskResumeAll();
 8003b64:	f000 fbf4 	bl	8004350 <xTaskResumeAll>
 8003b68:	e757      	b.n	8003a1a <xQueueSemaphoreTake+0x7a>
			}
		}
		else
		{
			/* Timed out. */
			prvUnlockQueue( pxQueue );
 8003b6a:	6af8      	ldr	r0, [r7, #44]	; 0x2c
 8003b6c:	f000 f8cc 	bl	8003d08 <prvUnlockQueue>
			( void ) xTaskResumeAll();
 8003b70:	f000 fbee 	bl	8004350 <xTaskResumeAll>

			/* If the semaphore count is 0 exit now as the timeout has
			expired.  Otherwise return to attempt to take the semaphore that is
			known to be available.  As semaphores are implemented by queues the
			queue being empty is equivalent to the semaphore count being 0. */
			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 8003b74:	6af8      	ldr	r0, [r7, #44]	; 0x2c
 8003b76:	f000 f927 	bl	8003dc8 <prvIsQueueEmpty>
 8003b7a:	4603      	mov	r3, r0
 8003b7c:	2b00      	cmp	r3, #0
 8003b7e:	d012      	beq.n	8003ba6 <xQueueSemaphoreTake+0x206>
				#if ( configUSE_MUTEXES == 1 )
				{
					/* xInheritanceOccurred could only have be set if
					pxQueue->uxQueueType == queueQUEUE_IS_MUTEX so no need to
					test the mutex type again to check it is actually a mutex. */
					if( xInheritanceOccurred != pdFALSE )
 8003b80:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8003b82:	2b00      	cmp	r3, #0
 8003b84:	d00d      	beq.n	8003ba2 <xQueueSemaphoreTake+0x202>
					{
						taskENTER_CRITICAL();
 8003b86:	f7ff f915 	bl	8002db4 <vPortEnterCritical>
							/* This task blocking on the mutex caused another
							task to inherit this task's priority.  Now this task
							has timed out the priority should be disinherited
							again, but only as low as the next highest priority
							task that is waiting for the same mutex. */
							uxHighestWaitingPriority = prvGetDisinheritPriorityAfterTimeout( pxQueue );
 8003b8a:	6af8      	ldr	r0, [r7, #44]	; 0x2c
 8003b8c:	f000 f812 	bl	8003bb4 <prvGetDisinheritPriorityAfterTimeout>
 8003b90:	6278      	str	r0, [r7, #36]	; 0x24
							vTaskPriorityDisinheritAfterTimeout( pxQueue->u.xSemaphore.xMutexHolder, uxHighestWaitingPriority );
 8003b92:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8003b94:	689b      	ldr	r3, [r3, #8]
 8003b96:	4618      	mov	r0, r3
 8003b98:	6a79      	ldr	r1, [r7, #36]	; 0x24
 8003b9a:	f001 f8b5 	bl	8004d08 <vTaskPriorityDisinheritAfterTimeout>
						}
						taskEXIT_CRITICAL();
 8003b9e:	f7ff f937 	bl	8002e10 <vPortExitCritical>
					}
				}
				#endif /* configUSE_MUTEXES */

				traceQUEUE_RECEIVE_FAILED( pxQueue );
				return errQUEUE_EMPTY;
 8003ba2:	2300      	movs	r3, #0
 8003ba4:	e000      	b.n	8003ba8 <xQueueSemaphoreTake+0x208>
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
	} /*lint -restore */
 8003ba6:	e738      	b.n	8003a1a <xQueueSemaphoreTake+0x7a>
}
 8003ba8:	4618      	mov	r0, r3
 8003baa:	3738      	adds	r7, #56	; 0x38
 8003bac:	46bd      	mov	sp, r7
 8003bae:	bd80      	pop	{r7, pc}
 8003bb0:	e000ed04 	.word	0xe000ed04

08003bb4 <prvGetDisinheritPriorityAfterTimeout>:
/*-----------------------------------------------------------*/

#if( configUSE_MUTEXES == 1 )

	static UBaseType_t prvGetDisinheritPriorityAfterTimeout( const Queue_t * const pxQueue )
	{
 8003bb4:	b480      	push	{r7}
 8003bb6:	b085      	sub	sp, #20
 8003bb8:	af00      	add	r7, sp, #0
 8003bba:	6078      	str	r0, [r7, #4]
		priority, but the waiting task times out, then the holder should
		disinherit the priority - but only down to the highest priority of any
		other tasks that are waiting for the same mutex.  For this purpose,
		return the priority of the highest priority task that is waiting for the
		mutex. */
		if( listCURRENT_LIST_LENGTH( &( pxQueue->xTasksWaitingToReceive ) ) > 0U )
 8003bbc:	687b      	ldr	r3, [r7, #4]
 8003bbe:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003bc0:	2b00      	cmp	r3, #0
 8003bc2:	d006      	beq.n	8003bd2 <prvGetDisinheritPriorityAfterTimeout+0x1e>
		{
			uxHighestPriorityOfWaitingTasks = ( UBaseType_t ) configMAX_PRIORITIES - ( UBaseType_t ) listGET_ITEM_VALUE_OF_HEAD_ENTRY( &( pxQueue->xTasksWaitingToReceive ) );
 8003bc4:	687b      	ldr	r3, [r7, #4]
 8003bc6:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003bc8:	681b      	ldr	r3, [r3, #0]
 8003bca:	f1c3 0305 	rsb	r3, r3, #5
 8003bce:	60fb      	str	r3, [r7, #12]
 8003bd0:	e001      	b.n	8003bd6 <prvGetDisinheritPriorityAfterTimeout+0x22>
		}
		else
		{
			uxHighestPriorityOfWaitingTasks = tskIDLE_PRIORITY;
 8003bd2:	2300      	movs	r3, #0
 8003bd4:	60fb      	str	r3, [r7, #12]
		}

		return uxHighestPriorityOfWaitingTasks;
 8003bd6:	68fb      	ldr	r3, [r7, #12]
	}
 8003bd8:	4618      	mov	r0, r3
 8003bda:	3714      	adds	r7, #20
 8003bdc:	46bd      	mov	sp, r7
 8003bde:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003be2:	4770      	bx	lr

08003be4 <prvCopyDataToQueue>:

#endif /* configUSE_MUTEXES */
/*-----------------------------------------------------------*/

static BaseType_t prvCopyDataToQueue( Queue_t * const pxQueue, const void *pvItemToQueue, const BaseType_t xPosition )
{
 8003be4:	b580      	push	{r7, lr}
 8003be6:	b086      	sub	sp, #24
 8003be8:	af00      	add	r7, sp, #0
 8003bea:	60f8      	str	r0, [r7, #12]
 8003bec:	60b9      	str	r1, [r7, #8]
 8003bee:	607a      	str	r2, [r7, #4]
BaseType_t xReturn = pdFALSE;
 8003bf0:	2300      	movs	r3, #0
 8003bf2:	617b      	str	r3, [r7, #20]
UBaseType_t uxMessagesWaiting;

	/* This function is called from a critical section. */

	uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 8003bf4:	68fb      	ldr	r3, [r7, #12]
 8003bf6:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8003bf8:	613b      	str	r3, [r7, #16]

	if( pxQueue->uxItemSize == ( UBaseType_t ) 0 )
 8003bfa:	68fb      	ldr	r3, [r7, #12]
 8003bfc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003bfe:	2b00      	cmp	r3, #0
 8003c00:	d10d      	bne.n	8003c1e <prvCopyDataToQueue+0x3a>
	{
		#if ( configUSE_MUTEXES == 1 )
		{
			if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
 8003c02:	68fb      	ldr	r3, [r7, #12]
 8003c04:	681b      	ldr	r3, [r3, #0]
 8003c06:	2b00      	cmp	r3, #0
 8003c08:	d14f      	bne.n	8003caa <prvCopyDataToQueue+0xc6>
			{
				/* The mutex is no longer being held. */
				xReturn = xTaskPriorityDisinherit( pxQueue->u.xSemaphore.xMutexHolder );
 8003c0a:	68fb      	ldr	r3, [r7, #12]
 8003c0c:	689b      	ldr	r3, [r3, #8]
 8003c0e:	4618      	mov	r0, r3
 8003c10:	f000 fff4 	bl	8004bfc <xTaskPriorityDisinherit>
 8003c14:	6178      	str	r0, [r7, #20]
				pxQueue->u.xSemaphore.xMutexHolder = NULL;
 8003c16:	68fb      	ldr	r3, [r7, #12]
 8003c18:	2200      	movs	r2, #0
 8003c1a:	609a      	str	r2, [r3, #8]
 8003c1c:	e045      	b.n	8003caa <prvCopyDataToQueue+0xc6>
				mtCOVERAGE_TEST_MARKER();
			}
		}
		#endif /* configUSE_MUTEXES */
	}
	else if( xPosition == queueSEND_TO_BACK )
 8003c1e:	687b      	ldr	r3, [r7, #4]
 8003c20:	2b00      	cmp	r3, #0
 8003c22:	d11a      	bne.n	8003c5a <prvCopyDataToQueue+0x76>
	{
		( void ) memcpy( ( void * ) pxQueue->pcWriteTo, pvItemToQueue, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e418 !e9087 MISRA exception as the casts are only redundant for some ports, plus previous logic ensures a null pointer can only be passed to memcpy() if the copy size is 0.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes. */
 8003c24:	68fb      	ldr	r3, [r7, #12]
 8003c26:	685a      	ldr	r2, [r3, #4]
 8003c28:	68fb      	ldr	r3, [r7, #12]
 8003c2a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003c2c:	4610      	mov	r0, r2
 8003c2e:	68b9      	ldr	r1, [r7, #8]
 8003c30:	461a      	mov	r2, r3
 8003c32:	f002 fa11 	bl	8006058 <memcpy>
		pxQueue->pcWriteTo += pxQueue->uxItemSize; /*lint !e9016 Pointer arithmetic on char types ok, especially in this use case where it is the clearest way of conveying intent. */
 8003c36:	68fb      	ldr	r3, [r7, #12]
 8003c38:	685a      	ldr	r2, [r3, #4]
 8003c3a:	68fb      	ldr	r3, [r7, #12]
 8003c3c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003c3e:	441a      	add	r2, r3
 8003c40:	68fb      	ldr	r3, [r7, #12]
 8003c42:	605a      	str	r2, [r3, #4]
		if( pxQueue->pcWriteTo >= pxQueue->u.xQueue.pcTail ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
 8003c44:	68fb      	ldr	r3, [r7, #12]
 8003c46:	685a      	ldr	r2, [r3, #4]
 8003c48:	68fb      	ldr	r3, [r7, #12]
 8003c4a:	689b      	ldr	r3, [r3, #8]
 8003c4c:	429a      	cmp	r2, r3
 8003c4e:	d32c      	bcc.n	8003caa <prvCopyDataToQueue+0xc6>
		{
			pxQueue->pcWriteTo = pxQueue->pcHead;
 8003c50:	68fb      	ldr	r3, [r7, #12]
 8003c52:	681a      	ldr	r2, [r3, #0]
 8003c54:	68fb      	ldr	r3, [r7, #12]
 8003c56:	605a      	str	r2, [r3, #4]
 8003c58:	e027      	b.n	8003caa <prvCopyDataToQueue+0xc6>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	else
	{
		( void ) memcpy( ( void * ) pxQueue->u.xQueue.pcReadFrom, pvItemToQueue, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e9087 !e418 MISRA exception as the casts are only redundant for some ports.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes.  Assert checks null pointer only used when length is 0. */
 8003c5a:	68fb      	ldr	r3, [r7, #12]
 8003c5c:	68da      	ldr	r2, [r3, #12]
 8003c5e:	68fb      	ldr	r3, [r7, #12]
 8003c60:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003c62:	4610      	mov	r0, r2
 8003c64:	68b9      	ldr	r1, [r7, #8]
 8003c66:	461a      	mov	r2, r3
 8003c68:	f002 f9f6 	bl	8006058 <memcpy>
		pxQueue->u.xQueue.pcReadFrom -= pxQueue->uxItemSize;
 8003c6c:	68fb      	ldr	r3, [r7, #12]
 8003c6e:	68da      	ldr	r2, [r3, #12]
 8003c70:	68fb      	ldr	r3, [r7, #12]
 8003c72:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003c74:	425b      	negs	r3, r3
 8003c76:	441a      	add	r2, r3
 8003c78:	68fb      	ldr	r3, [r7, #12]
 8003c7a:	60da      	str	r2, [r3, #12]
		if( pxQueue->u.xQueue.pcReadFrom < pxQueue->pcHead ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
 8003c7c:	68fb      	ldr	r3, [r7, #12]
 8003c7e:	68da      	ldr	r2, [r3, #12]
 8003c80:	68fb      	ldr	r3, [r7, #12]
 8003c82:	681b      	ldr	r3, [r3, #0]
 8003c84:	429a      	cmp	r2, r3
 8003c86:	d207      	bcs.n	8003c98 <prvCopyDataToQueue+0xb4>
		{
			pxQueue->u.xQueue.pcReadFrom = ( pxQueue->u.xQueue.pcTail - pxQueue->uxItemSize );
 8003c88:	68fb      	ldr	r3, [r7, #12]
 8003c8a:	689a      	ldr	r2, [r3, #8]
 8003c8c:	68fb      	ldr	r3, [r7, #12]
 8003c8e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003c90:	425b      	negs	r3, r3
 8003c92:	441a      	add	r2, r3
 8003c94:	68fb      	ldr	r3, [r7, #12]
 8003c96:	60da      	str	r2, [r3, #12]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		if( xPosition == queueOVERWRITE )
 8003c98:	687b      	ldr	r3, [r7, #4]
 8003c9a:	2b02      	cmp	r3, #2
 8003c9c:	d105      	bne.n	8003caa <prvCopyDataToQueue+0xc6>
		{
			if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 8003c9e:	693b      	ldr	r3, [r7, #16]
 8003ca0:	2b00      	cmp	r3, #0
 8003ca2:	d002      	beq.n	8003caa <prvCopyDataToQueue+0xc6>
			{
				/* An item is not being added but overwritten, so subtract
				one from the recorded number of items in the queue so when
				one is added again below the number of recorded items remains
				correct. */
				--uxMessagesWaiting;
 8003ca4:	693b      	ldr	r3, [r7, #16]
 8003ca6:	3b01      	subs	r3, #1
 8003ca8:	613b      	str	r3, [r7, #16]
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}

	pxQueue->uxMessagesWaiting = uxMessagesWaiting + ( UBaseType_t ) 1;
 8003caa:	693b      	ldr	r3, [r7, #16]
 8003cac:	1c5a      	adds	r2, r3, #1
 8003cae:	68fb      	ldr	r3, [r7, #12]
 8003cb0:	639a      	str	r2, [r3, #56]	; 0x38

	return xReturn;
 8003cb2:	697b      	ldr	r3, [r7, #20]
}
 8003cb4:	4618      	mov	r0, r3
 8003cb6:	3718      	adds	r7, #24
 8003cb8:	46bd      	mov	sp, r7
 8003cba:	bd80      	pop	{r7, pc}

08003cbc <prvCopyDataFromQueue>:
/*-----------------------------------------------------------*/

static void prvCopyDataFromQueue( Queue_t * const pxQueue, void * const pvBuffer )
{
 8003cbc:	b580      	push	{r7, lr}
 8003cbe:	b082      	sub	sp, #8
 8003cc0:	af00      	add	r7, sp, #0
 8003cc2:	6078      	str	r0, [r7, #4]
 8003cc4:	6039      	str	r1, [r7, #0]
	if( pxQueue->uxItemSize != ( UBaseType_t ) 0 )
 8003cc6:	687b      	ldr	r3, [r7, #4]
 8003cc8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003cca:	2b00      	cmp	r3, #0
 8003ccc:	d019      	beq.n	8003d02 <prvCopyDataFromQueue+0x46>
	{
		pxQueue->u.xQueue.pcReadFrom += pxQueue->uxItemSize; /*lint !e9016 Pointer arithmetic on char types ok, especially in this use case where it is the clearest way of conveying intent. */
 8003cce:	687b      	ldr	r3, [r7, #4]
 8003cd0:	68da      	ldr	r2, [r3, #12]
 8003cd2:	687b      	ldr	r3, [r7, #4]
 8003cd4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003cd6:	441a      	add	r2, r3
 8003cd8:	687b      	ldr	r3, [r7, #4]
 8003cda:	60da      	str	r2, [r3, #12]
		if( pxQueue->u.xQueue.pcReadFrom >= pxQueue->u.xQueue.pcTail ) /*lint !e946 MISRA exception justified as use of the relational operator is the cleanest solutions. */
 8003cdc:	687b      	ldr	r3, [r7, #4]
 8003cde:	68da      	ldr	r2, [r3, #12]
 8003ce0:	687b      	ldr	r3, [r7, #4]
 8003ce2:	689b      	ldr	r3, [r3, #8]
 8003ce4:	429a      	cmp	r2, r3
 8003ce6:	d303      	bcc.n	8003cf0 <prvCopyDataFromQueue+0x34>
		{
			pxQueue->u.xQueue.pcReadFrom = pxQueue->pcHead;
 8003ce8:	687b      	ldr	r3, [r7, #4]
 8003cea:	681a      	ldr	r2, [r3, #0]
 8003cec:	687b      	ldr	r3, [r7, #4]
 8003cee:	60da      	str	r2, [r3, #12]
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
		( void ) memcpy( ( void * ) pvBuffer, ( void * ) pxQueue->u.xQueue.pcReadFrom, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e418 !e9087 MISRA exception as the casts are only redundant for some ports.  Also previous logic ensures a null pointer can only be passed to memcpy() when the count is 0.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes. */
 8003cf0:	687b      	ldr	r3, [r7, #4]
 8003cf2:	68da      	ldr	r2, [r3, #12]
 8003cf4:	687b      	ldr	r3, [r7, #4]
 8003cf6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003cf8:	6838      	ldr	r0, [r7, #0]
 8003cfa:	4611      	mov	r1, r2
 8003cfc:	461a      	mov	r2, r3
 8003cfe:	f002 f9ab 	bl	8006058 <memcpy>
	}
}
 8003d02:	3708      	adds	r7, #8
 8003d04:	46bd      	mov	sp, r7
 8003d06:	bd80      	pop	{r7, pc}

08003d08 <prvUnlockQueue>:
/*-----------------------------------------------------------*/

static void prvUnlockQueue( Queue_t * const pxQueue )
{
 8003d08:	b580      	push	{r7, lr}
 8003d0a:	b084      	sub	sp, #16
 8003d0c:	af00      	add	r7, sp, #0
 8003d0e:	6078      	str	r0, [r7, #4]

	/* The lock counts contains the number of extra data items placed or
	removed from the queue while the queue was locked.  When a queue is
	locked items can be added or removed, but the event lists cannot be
	updated. */
	taskENTER_CRITICAL();
 8003d10:	f7ff f850 	bl	8002db4 <vPortEnterCritical>
	{
		int8_t cTxLock = pxQueue->cTxLock;
 8003d14:	687b      	ldr	r3, [r7, #4]
 8003d16:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 8003d1a:	73fb      	strb	r3, [r7, #15]

		/* See if data was added to the queue while it was locked. */
		while( cTxLock > queueLOCKED_UNMODIFIED )
 8003d1c:	e021      	b.n	8003d62 <prvUnlockQueue+0x5a>
		{
			/* Data was posted while the queue was locked.  Are any tasks
			blocked waiting for data to become available? */
			#if ( configUSE_QUEUE_SETS == 1 )
			{
				if( pxQueue->pxQueueSetContainer != NULL )
 8003d1e:	687b      	ldr	r3, [r7, #4]
 8003d20:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8003d22:	2b00      	cmp	r3, #0
 8003d24:	d009      	beq.n	8003d3a <prvUnlockQueue+0x32>
				{
					if( prvNotifyQueueSetContainer( pxQueue, queueSEND_TO_BACK ) != pdFALSE )
 8003d26:	6878      	ldr	r0, [r7, #4]
 8003d28:	2100      	movs	r1, #0
 8003d2a:	f000 f8d9 	bl	8003ee0 <prvNotifyQueueSetContainer>
 8003d2e:	4603      	mov	r3, r0
 8003d30:	2b00      	cmp	r3, #0
 8003d32:	d012      	beq.n	8003d5a <prvUnlockQueue+0x52>
					{
						/* The queue is a member of a queue set, and posting to
						the queue set caused a higher priority task to unblock.
						A context switch is required. */
						vTaskMissedYield();
 8003d34:	f000 fe04 	bl	8004940 <vTaskMissedYield>
 8003d38:	e00f      	b.n	8003d5a <prvUnlockQueue+0x52>
				else
				{
					/* Tasks that are removed from the event list will get
					added to the pending ready list as the scheduler is still
					suspended. */
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 8003d3a:	687b      	ldr	r3, [r7, #4]
 8003d3c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003d3e:	2b00      	cmp	r3, #0
 8003d40:	d00a      	beq.n	8003d58 <prvUnlockQueue+0x50>
					{
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 8003d42:	687b      	ldr	r3, [r7, #4]
 8003d44:	3324      	adds	r3, #36	; 0x24
 8003d46:	4618      	mov	r0, r3
 8003d48:	f000 fd10 	bl	800476c <xTaskRemoveFromEventList>
 8003d4c:	4603      	mov	r3, r0
 8003d4e:	2b00      	cmp	r3, #0
 8003d50:	d003      	beq.n	8003d5a <prvUnlockQueue+0x52>
						{
							/* The task waiting has a higher priority so record that a
							context	switch is required. */
							vTaskMissedYield();
 8003d52:	f000 fdf5 	bl	8004940 <vTaskMissedYield>
 8003d56:	e000      	b.n	8003d5a <prvUnlockQueue+0x52>
							mtCOVERAGE_TEST_MARKER();
						}
					}
					else
					{
						break;
 8003d58:	e007      	b.n	8003d6a <prvUnlockQueue+0x62>
					break;
				}
			}
			#endif /* configUSE_QUEUE_SETS */

			--cTxLock;
 8003d5a:	7bfb      	ldrb	r3, [r7, #15]
 8003d5c:	3b01      	subs	r3, #1
 8003d5e:	b2db      	uxtb	r3, r3
 8003d60:	73fb      	strb	r3, [r7, #15]
	taskENTER_CRITICAL();
	{
		int8_t cTxLock = pxQueue->cTxLock;

		/* See if data was added to the queue while it was locked. */
		while( cTxLock > queueLOCKED_UNMODIFIED )
 8003d62:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8003d66:	2b00      	cmp	r3, #0
 8003d68:	dcd9      	bgt.n	8003d1e <prvUnlockQueue+0x16>
			#endif /* configUSE_QUEUE_SETS */

			--cTxLock;
		}

		pxQueue->cTxLock = queueUNLOCKED;
 8003d6a:	687b      	ldr	r3, [r7, #4]
 8003d6c:	22ff      	movs	r2, #255	; 0xff
 8003d6e:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
	}
	taskEXIT_CRITICAL();
 8003d72:	f7ff f84d 	bl	8002e10 <vPortExitCritical>

	/* Do the same for the Rx lock. */
	taskENTER_CRITICAL();
 8003d76:	f7ff f81d 	bl	8002db4 <vPortEnterCritical>
	{
		int8_t cRxLock = pxQueue->cRxLock;
 8003d7a:	687b      	ldr	r3, [r7, #4]
 8003d7c:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 8003d80:	73bb      	strb	r3, [r7, #14]

		while( cRxLock > queueLOCKED_UNMODIFIED )
 8003d82:	e013      	b.n	8003dac <prvUnlockQueue+0xa4>
		{
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 8003d84:	687b      	ldr	r3, [r7, #4]
 8003d86:	691b      	ldr	r3, [r3, #16]
 8003d88:	2b00      	cmp	r3, #0
 8003d8a:	d00e      	beq.n	8003daa <prvUnlockQueue+0xa2>
			{
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 8003d8c:	687b      	ldr	r3, [r7, #4]
 8003d8e:	3310      	adds	r3, #16
 8003d90:	4618      	mov	r0, r3
 8003d92:	f000 fceb 	bl	800476c <xTaskRemoveFromEventList>
 8003d96:	4603      	mov	r3, r0
 8003d98:	2b00      	cmp	r3, #0
 8003d9a:	d001      	beq.n	8003da0 <prvUnlockQueue+0x98>
				{
					vTaskMissedYield();
 8003d9c:	f000 fdd0 	bl	8004940 <vTaskMissedYield>
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				--cRxLock;
 8003da0:	7bbb      	ldrb	r3, [r7, #14]
 8003da2:	3b01      	subs	r3, #1
 8003da4:	b2db      	uxtb	r3, r3
 8003da6:	73bb      	strb	r3, [r7, #14]
 8003da8:	e000      	b.n	8003dac <prvUnlockQueue+0xa4>
			}
			else
			{
				break;
 8003daa:	e003      	b.n	8003db4 <prvUnlockQueue+0xac>
	/* Do the same for the Rx lock. */
	taskENTER_CRITICAL();
	{
		int8_t cRxLock = pxQueue->cRxLock;

		while( cRxLock > queueLOCKED_UNMODIFIED )
 8003dac:	f997 300e 	ldrsb.w	r3, [r7, #14]
 8003db0:	2b00      	cmp	r3, #0
 8003db2:	dce7      	bgt.n	8003d84 <prvUnlockQueue+0x7c>
			{
				break;
			}
		}

		pxQueue->cRxLock = queueUNLOCKED;
 8003db4:	687b      	ldr	r3, [r7, #4]
 8003db6:	22ff      	movs	r2, #255	; 0xff
 8003db8:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
	}
	taskEXIT_CRITICAL();
 8003dbc:	f7ff f828 	bl	8002e10 <vPortExitCritical>
}
 8003dc0:	3710      	adds	r7, #16
 8003dc2:	46bd      	mov	sp, r7
 8003dc4:	bd80      	pop	{r7, pc}
 8003dc6:	bf00      	nop

08003dc8 <prvIsQueueEmpty>:
/*-----------------------------------------------------------*/

static BaseType_t prvIsQueueEmpty( const Queue_t *pxQueue )
{
 8003dc8:	b580      	push	{r7, lr}
 8003dca:	b084      	sub	sp, #16
 8003dcc:	af00      	add	r7, sp, #0
 8003dce:	6078      	str	r0, [r7, #4]
BaseType_t xReturn;

	taskENTER_CRITICAL();
 8003dd0:	f7fe fff0 	bl	8002db4 <vPortEnterCritical>
	{
		if( pxQueue->uxMessagesWaiting == ( UBaseType_t )  0 )
 8003dd4:	687b      	ldr	r3, [r7, #4]
 8003dd6:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8003dd8:	2b00      	cmp	r3, #0
 8003dda:	d102      	bne.n	8003de2 <prvIsQueueEmpty+0x1a>
		{
			xReturn = pdTRUE;
 8003ddc:	2301      	movs	r3, #1
 8003dde:	60fb      	str	r3, [r7, #12]
 8003de0:	e001      	b.n	8003de6 <prvIsQueueEmpty+0x1e>
		}
		else
		{
			xReturn = pdFALSE;
 8003de2:	2300      	movs	r3, #0
 8003de4:	60fb      	str	r3, [r7, #12]
		}
	}
	taskEXIT_CRITICAL();
 8003de6:	f7ff f813 	bl	8002e10 <vPortExitCritical>

	return xReturn;
 8003dea:	68fb      	ldr	r3, [r7, #12]
}
 8003dec:	4618      	mov	r0, r3
 8003dee:	3710      	adds	r7, #16
 8003df0:	46bd      	mov	sp, r7
 8003df2:	bd80      	pop	{r7, pc}

08003df4 <prvIsQueueFull>:
	return xReturn;
} /*lint !e818 xQueue could not be pointer to const because it is a typedef. */
/*-----------------------------------------------------------*/

static BaseType_t prvIsQueueFull( const Queue_t *pxQueue )
{
 8003df4:	b580      	push	{r7, lr}
 8003df6:	b084      	sub	sp, #16
 8003df8:	af00      	add	r7, sp, #0
 8003dfa:	6078      	str	r0, [r7, #4]
BaseType_t xReturn;

	taskENTER_CRITICAL();
 8003dfc:	f7fe ffda 	bl	8002db4 <vPortEnterCritical>
	{
		if( pxQueue->uxMessagesWaiting == pxQueue->uxLength )
 8003e00:	687b      	ldr	r3, [r7, #4]
 8003e02:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8003e04:	687b      	ldr	r3, [r7, #4]
 8003e06:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8003e08:	429a      	cmp	r2, r3
 8003e0a:	d102      	bne.n	8003e12 <prvIsQueueFull+0x1e>
		{
			xReturn = pdTRUE;
 8003e0c:	2301      	movs	r3, #1
 8003e0e:	60fb      	str	r3, [r7, #12]
 8003e10:	e001      	b.n	8003e16 <prvIsQueueFull+0x22>
		}
		else
		{
			xReturn = pdFALSE;
 8003e12:	2300      	movs	r3, #0
 8003e14:	60fb      	str	r3, [r7, #12]
		}
	}
	taskEXIT_CRITICAL();
 8003e16:	f7fe fffb 	bl	8002e10 <vPortExitCritical>

	return xReturn;
 8003e1a:	68fb      	ldr	r3, [r7, #12]
}
 8003e1c:	4618      	mov	r0, r3
 8003e1e:	3710      	adds	r7, #16
 8003e20:	46bd      	mov	sp, r7
 8003e22:	bd80      	pop	{r7, pc}

08003e24 <vQueueAddToRegistry>:
/*-----------------------------------------------------------*/

#if ( configQUEUE_REGISTRY_SIZE > 0 )

	void vQueueAddToRegistry( QueueHandle_t xQueue, const char *pcQueueName ) /*lint !e971 Unqualified char types are allowed for strings and single characters only. */
	{
 8003e24:	b480      	push	{r7}
 8003e26:	b085      	sub	sp, #20
 8003e28:	af00      	add	r7, sp, #0
 8003e2a:	6078      	str	r0, [r7, #4]
 8003e2c:	6039      	str	r1, [r7, #0]
	UBaseType_t ux;

		/* See if there is an empty space in the registry.  A NULL name denotes
		a free slot. */
		for( ux = ( UBaseType_t ) 0U; ux < ( UBaseType_t ) configQUEUE_REGISTRY_SIZE; ux++ )
 8003e2e:	2300      	movs	r3, #0
 8003e30:	60fb      	str	r3, [r7, #12]
 8003e32:	e014      	b.n	8003e5e <vQueueAddToRegistry+0x3a>
		{
			if( xQueueRegistry[ ux ].pcQueueName == NULL )
 8003e34:	4a0e      	ldr	r2, [pc, #56]	; (8003e70 <vQueueAddToRegistry+0x4c>)
 8003e36:	68fb      	ldr	r3, [r7, #12]
 8003e38:	f852 3033 	ldr.w	r3, [r2, r3, lsl #3]
 8003e3c:	2b00      	cmp	r3, #0
 8003e3e:	d10b      	bne.n	8003e58 <vQueueAddToRegistry+0x34>
			{
				/* Store the information on this queue. */
				xQueueRegistry[ ux ].pcQueueName = pcQueueName;
 8003e40:	490b      	ldr	r1, [pc, #44]	; (8003e70 <vQueueAddToRegistry+0x4c>)
 8003e42:	68fb      	ldr	r3, [r7, #12]
 8003e44:	683a      	ldr	r2, [r7, #0]
 8003e46:	f841 2033 	str.w	r2, [r1, r3, lsl #3]
				xQueueRegistry[ ux ].xHandle = xQueue;
 8003e4a:	4a09      	ldr	r2, [pc, #36]	; (8003e70 <vQueueAddToRegistry+0x4c>)
 8003e4c:	68fb      	ldr	r3, [r7, #12]
 8003e4e:	00db      	lsls	r3, r3, #3
 8003e50:	4413      	add	r3, r2
 8003e52:	687a      	ldr	r2, [r7, #4]
 8003e54:	605a      	str	r2, [r3, #4]

				traceQUEUE_REGISTRY_ADD( xQueue, pcQueueName );
				break;
 8003e56:	e005      	b.n	8003e64 <vQueueAddToRegistry+0x40>
	{
	UBaseType_t ux;

		/* See if there is an empty space in the registry.  A NULL name denotes
		a free slot. */
		for( ux = ( UBaseType_t ) 0U; ux < ( UBaseType_t ) configQUEUE_REGISTRY_SIZE; ux++ )
 8003e58:	68fb      	ldr	r3, [r7, #12]
 8003e5a:	3301      	adds	r3, #1
 8003e5c:	60fb      	str	r3, [r7, #12]
 8003e5e:	68fb      	ldr	r3, [r7, #12]
 8003e60:	2b07      	cmp	r3, #7
 8003e62:	d9e7      	bls.n	8003e34 <vQueueAddToRegistry+0x10>
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
	}
 8003e64:	3714      	adds	r7, #20
 8003e66:	46bd      	mov	sp, r7
 8003e68:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003e6c:	4770      	bx	lr
 8003e6e:	bf00      	nop
 8003e70:	1ffe8b10 	.word	0x1ffe8b10

08003e74 <vQueueWaitForMessageRestricted>:
/*-----------------------------------------------------------*/

#if ( configUSE_TIMERS == 1 )

	void vQueueWaitForMessageRestricted( QueueHandle_t xQueue, TickType_t xTicksToWait, const BaseType_t xWaitIndefinitely )
	{
 8003e74:	b580      	push	{r7, lr}
 8003e76:	b086      	sub	sp, #24
 8003e78:	af00      	add	r7, sp, #0
 8003e7a:	60f8      	str	r0, [r7, #12]
 8003e7c:	60b9      	str	r1, [r7, #8]
 8003e7e:	607a      	str	r2, [r7, #4]
	Queue_t * const pxQueue = xQueue;
 8003e80:	68fb      	ldr	r3, [r7, #12]
 8003e82:	617b      	str	r3, [r7, #20]
		will not actually cause the task to block, just place it on a blocked
		list.  It will not block until the scheduler is unlocked - at which
		time a yield will be performed.  If an item is added to the queue while
		the queue is locked, and the calling task blocks on the queue, then the
		calling task will be immediately unblocked when the queue is unlocked. */
		prvLockQueue( pxQueue );
 8003e84:	f7fe ff96 	bl	8002db4 <vPortEnterCritical>
 8003e88:	697b      	ldr	r3, [r7, #20]
 8003e8a:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 8003e8e:	b2db      	uxtb	r3, r3
 8003e90:	b25b      	sxtb	r3, r3
 8003e92:	f1b3 3fff 	cmp.w	r3, #4294967295
 8003e96:	d103      	bne.n	8003ea0 <vQueueWaitForMessageRestricted+0x2c>
 8003e98:	697b      	ldr	r3, [r7, #20]
 8003e9a:	2200      	movs	r2, #0
 8003e9c:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8003ea0:	697b      	ldr	r3, [r7, #20]
 8003ea2:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 8003ea6:	b2db      	uxtb	r3, r3
 8003ea8:	b25b      	sxtb	r3, r3
 8003eaa:	f1b3 3fff 	cmp.w	r3, #4294967295
 8003eae:	d103      	bne.n	8003eb8 <vQueueWaitForMessageRestricted+0x44>
 8003eb0:	697b      	ldr	r3, [r7, #20]
 8003eb2:	2200      	movs	r2, #0
 8003eb4:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 8003eb8:	f7fe ffaa 	bl	8002e10 <vPortExitCritical>
		if( pxQueue->uxMessagesWaiting == ( UBaseType_t ) 0U )
 8003ebc:	697b      	ldr	r3, [r7, #20]
 8003ebe:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8003ec0:	2b00      	cmp	r3, #0
 8003ec2:	d106      	bne.n	8003ed2 <vQueueWaitForMessageRestricted+0x5e>
		{
			/* There is nothing in the queue, block for the specified period. */
			vTaskPlaceOnEventListRestricted( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait, xWaitIndefinitely );
 8003ec4:	697b      	ldr	r3, [r7, #20]
 8003ec6:	3324      	adds	r3, #36	; 0x24
 8003ec8:	4618      	mov	r0, r3
 8003eca:	68b9      	ldr	r1, [r7, #8]
 8003ecc:	687a      	ldr	r2, [r7, #4]
 8003ece:	f000 fc23 	bl	8004718 <vTaskPlaceOnEventListRestricted>
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
		prvUnlockQueue( pxQueue );
 8003ed2:	6978      	ldr	r0, [r7, #20]
 8003ed4:	f7ff ff18 	bl	8003d08 <prvUnlockQueue>
	}
 8003ed8:	3718      	adds	r7, #24
 8003eda:	46bd      	mov	sp, r7
 8003edc:	bd80      	pop	{r7, pc}
 8003ede:	bf00      	nop

08003ee0 <prvNotifyQueueSetContainer>:
/*-----------------------------------------------------------*/

#if ( configUSE_QUEUE_SETS == 1 )

	static BaseType_t prvNotifyQueueSetContainer( const Queue_t * const pxQueue, const BaseType_t xCopyPosition )
	{
 8003ee0:	b580      	push	{r7, lr}
 8003ee2:	b088      	sub	sp, #32
 8003ee4:	af00      	add	r7, sp, #0
 8003ee6:	6078      	str	r0, [r7, #4]
 8003ee8:	6039      	str	r1, [r7, #0]
	Queue_t *pxQueueSetContainer = pxQueue->pxQueueSetContainer;
 8003eea:	687b      	ldr	r3, [r7, #4]
 8003eec:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8003eee:	61bb      	str	r3, [r7, #24]
	BaseType_t xReturn = pdFALSE;
 8003ef0:	2300      	movs	r3, #0
 8003ef2:	61fb      	str	r3, [r7, #28]

		/* This function must be called form a critical section. */

		configASSERT( pxQueueSetContainer );
 8003ef4:	69bb      	ldr	r3, [r7, #24]
 8003ef6:	2b00      	cmp	r3, #0
 8003ef8:	d109      	bne.n	8003f0e <prvNotifyQueueSetContainer+0x2e>
 8003efa:	f04f 03fc 	mov.w	r3, #252	; 0xfc
 8003efe:	f383 8811 	msr	BASEPRI, r3
 8003f02:	f3bf 8f6f 	isb	sy
 8003f06:	f3bf 8f4f 	dsb	sy
 8003f0a:	613b      	str	r3, [r7, #16]
 8003f0c:	e7fe      	b.n	8003f0c <prvNotifyQueueSetContainer+0x2c>
		configASSERT( pxQueueSetContainer->uxMessagesWaiting < pxQueueSetContainer->uxLength );
 8003f0e:	69bb      	ldr	r3, [r7, #24]
 8003f10:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8003f12:	69bb      	ldr	r3, [r7, #24]
 8003f14:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8003f16:	429a      	cmp	r2, r3
 8003f18:	d309      	bcc.n	8003f2e <prvNotifyQueueSetContainer+0x4e>
 8003f1a:	f04f 03fc 	mov.w	r3, #252	; 0xfc
 8003f1e:	f383 8811 	msr	BASEPRI, r3
 8003f22:	f3bf 8f6f 	isb	sy
 8003f26:	f3bf 8f4f 	dsb	sy
 8003f2a:	60fb      	str	r3, [r7, #12]
 8003f2c:	e7fe      	b.n	8003f2c <prvNotifyQueueSetContainer+0x4c>

		if( pxQueueSetContainer->uxMessagesWaiting < pxQueueSetContainer->uxLength )
 8003f2e:	69bb      	ldr	r3, [r7, #24]
 8003f30:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8003f32:	69bb      	ldr	r3, [r7, #24]
 8003f34:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8003f36:	429a      	cmp	r2, r3
 8003f38:	d226      	bcs.n	8003f88 <prvNotifyQueueSetContainer+0xa8>
		{
			const int8_t cTxLock = pxQueueSetContainer->cTxLock;
 8003f3a:	69bb      	ldr	r3, [r7, #24]
 8003f3c:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 8003f40:	75fb      	strb	r3, [r7, #23]

			traceQUEUE_SEND( pxQueueSetContainer );

			/* The data copied is the handle of the queue that contains data. */
			xReturn = prvCopyDataToQueue( pxQueueSetContainer, &pxQueue, xCopyPosition );
 8003f42:	1d3b      	adds	r3, r7, #4
 8003f44:	69b8      	ldr	r0, [r7, #24]
 8003f46:	4619      	mov	r1, r3
 8003f48:	683a      	ldr	r2, [r7, #0]
 8003f4a:	f7ff fe4b 	bl	8003be4 <prvCopyDataToQueue>
 8003f4e:	61f8      	str	r0, [r7, #28]

			if( cTxLock == queueUNLOCKED )
 8003f50:	f997 3017 	ldrsb.w	r3, [r7, #23]
 8003f54:	f1b3 3fff 	cmp.w	r3, #4294967295
 8003f58:	d10e      	bne.n	8003f78 <prvNotifyQueueSetContainer+0x98>
			{
				if( listLIST_IS_EMPTY( &( pxQueueSetContainer->xTasksWaitingToReceive ) ) == pdFALSE )
 8003f5a:	69bb      	ldr	r3, [r7, #24]
 8003f5c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003f5e:	2b00      	cmp	r3, #0
 8003f60:	d012      	beq.n	8003f88 <prvNotifyQueueSetContainer+0xa8>
				{
					if( xTaskRemoveFromEventList( &( pxQueueSetContainer->xTasksWaitingToReceive ) ) != pdFALSE )
 8003f62:	69bb      	ldr	r3, [r7, #24]
 8003f64:	3324      	adds	r3, #36	; 0x24
 8003f66:	4618      	mov	r0, r3
 8003f68:	f000 fc00 	bl	800476c <xTaskRemoveFromEventList>
 8003f6c:	4603      	mov	r3, r0
 8003f6e:	2b00      	cmp	r3, #0
 8003f70:	d00a      	beq.n	8003f88 <prvNotifyQueueSetContainer+0xa8>
					{
						/* The task waiting has a higher priority. */
						xReturn = pdTRUE;
 8003f72:	2301      	movs	r3, #1
 8003f74:	61fb      	str	r3, [r7, #28]
 8003f76:	e007      	b.n	8003f88 <prvNotifyQueueSetContainer+0xa8>
					mtCOVERAGE_TEST_MARKER();
				}
			}
			else
			{
				pxQueueSetContainer->cTxLock = ( int8_t ) ( cTxLock + 1 );
 8003f78:	7dfb      	ldrb	r3, [r7, #23]
 8003f7a:	3301      	adds	r3, #1
 8003f7c:	b2db      	uxtb	r3, r3
 8003f7e:	b2da      	uxtb	r2, r3
 8003f80:	69bb      	ldr	r3, [r7, #24]
 8003f82:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 8003f86:	e7ff      	b.n	8003f88 <prvNotifyQueueSetContainer+0xa8>
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		return xReturn;
 8003f88:	69fb      	ldr	r3, [r7, #28]
	}
 8003f8a:	4618      	mov	r0, r3
 8003f8c:	3720      	adds	r7, #32
 8003f8e:	46bd      	mov	sp, r7
 8003f90:	bd80      	pop	{r7, pc}
 8003f92:	bf00      	nop

08003f94 <xTaskCreate>:
							const char * const pcName,		/*lint !e971 Unqualified char types are allowed for strings and single characters only. */
							const configSTACK_DEPTH_TYPE usStackDepth,
							void * const pvParameters,
							UBaseType_t uxPriority,
							TaskHandle_t * const pxCreatedTask )
	{
 8003f94:	b580      	push	{r7, lr}
 8003f96:	b08c      	sub	sp, #48	; 0x30
 8003f98:	af04      	add	r7, sp, #16
 8003f9a:	60f8      	str	r0, [r7, #12]
 8003f9c:	60b9      	str	r1, [r7, #8]
 8003f9e:	603b      	str	r3, [r7, #0]
 8003fa0:	4613      	mov	r3, r2
 8003fa2:	80fb      	strh	r3, [r7, #6]
		#else /* portSTACK_GROWTH */
		{
		StackType_t *pxStack;

			/* Allocate space for the stack used by the task being created. */
			pxStack = pvPortMalloc( ( ( ( size_t ) usStackDepth ) * sizeof( StackType_t ) ) ); /*lint !e9079 All values returned by pvPortMalloc() have at least the alignment required by the MCU's stack and this allocation is the stack. */
 8003fa4:	88fb      	ldrh	r3, [r7, #6]
 8003fa6:	009b      	lsls	r3, r3, #2
 8003fa8:	4618      	mov	r0, r3
 8003faa:	f7ff f819 	bl	8002fe0 <pvPortMalloc>
 8003fae:	6178      	str	r0, [r7, #20]

			if( pxStack != NULL )
 8003fb0:	697b      	ldr	r3, [r7, #20]
 8003fb2:	2b00      	cmp	r3, #0
 8003fb4:	d00e      	beq.n	8003fd4 <xTaskCreate+0x40>
			{
				/* Allocate space for the TCB. */
				pxNewTCB = ( TCB_t * ) pvPortMalloc( sizeof( TCB_t ) ); /*lint !e9087 !e9079 All values returned by pvPortMalloc() have at least the alignment required by the MCU's stack, and the first member of TCB_t is always a pointer to the task's stack. */
 8003fb6:	2070      	movs	r0, #112	; 0x70
 8003fb8:	f7ff f812 	bl	8002fe0 <pvPortMalloc>
 8003fbc:	61f8      	str	r0, [r7, #28]

				if( pxNewTCB != NULL )
 8003fbe:	69fb      	ldr	r3, [r7, #28]
 8003fc0:	2b00      	cmp	r3, #0
 8003fc2:	d003      	beq.n	8003fcc <xTaskCreate+0x38>
				{
					/* Store the stack location in the TCB. */
					pxNewTCB->pxStack = pxStack;
 8003fc4:	69fb      	ldr	r3, [r7, #28]
 8003fc6:	697a      	ldr	r2, [r7, #20]
 8003fc8:	631a      	str	r2, [r3, #48]	; 0x30
 8003fca:	e005      	b.n	8003fd8 <xTaskCreate+0x44>
				}
				else
				{
					/* The stack cannot be used as the TCB was not created.  Free
					it again. */
					vPortFree( pxStack );
 8003fcc:	6978      	ldr	r0, [r7, #20]
 8003fce:	f7ff f819 	bl	8003004 <vPortFree>
 8003fd2:	e001      	b.n	8003fd8 <xTaskCreate+0x44>
				}
			}
			else
			{
				pxNewTCB = NULL;
 8003fd4:	2300      	movs	r3, #0
 8003fd6:	61fb      	str	r3, [r7, #28]
			}
		}
		#endif /* portSTACK_GROWTH */

		if( pxNewTCB != NULL )
 8003fd8:	69fb      	ldr	r3, [r7, #28]
 8003fda:	2b00      	cmp	r3, #0
 8003fdc:	d013      	beq.n	8004006 <xTaskCreate+0x72>
				task was created dynamically in case it is later deleted. */
				pxNewTCB->ucStaticallyAllocated = tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB;
			}
			#endif /* tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE */

			prvInitialiseNewTask( pxTaskCode, pcName, ( uint32_t ) usStackDepth, pvParameters, uxPriority, pxCreatedTask, pxNewTCB, NULL );
 8003fde:	88fa      	ldrh	r2, [r7, #6]
 8003fe0:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8003fe2:	9300      	str	r3, [sp, #0]
 8003fe4:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8003fe6:	9301      	str	r3, [sp, #4]
 8003fe8:	69fb      	ldr	r3, [r7, #28]
 8003fea:	9302      	str	r3, [sp, #8]
 8003fec:	2300      	movs	r3, #0
 8003fee:	9303      	str	r3, [sp, #12]
 8003ff0:	68f8      	ldr	r0, [r7, #12]
 8003ff2:	68b9      	ldr	r1, [r7, #8]
 8003ff4:	683b      	ldr	r3, [r7, #0]
 8003ff6:	f000 f80f 	bl	8004018 <prvInitialiseNewTask>
			prvAddNewTaskToReadyList( pxNewTCB );
 8003ffa:	69f8      	ldr	r0, [r7, #28]
 8003ffc:	f000 f8ae 	bl	800415c <prvAddNewTaskToReadyList>
			xReturn = pdPASS;
 8004000:	2301      	movs	r3, #1
 8004002:	61bb      	str	r3, [r7, #24]
 8004004:	e002      	b.n	800400c <xTaskCreate+0x78>
		}
		else
		{
			xReturn = errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY;
 8004006:	f04f 33ff 	mov.w	r3, #4294967295
 800400a:	61bb      	str	r3, [r7, #24]
		}

		return xReturn;
 800400c:	69bb      	ldr	r3, [r7, #24]
	}
 800400e:	4618      	mov	r0, r3
 8004010:	3720      	adds	r7, #32
 8004012:	46bd      	mov	sp, r7
 8004014:	bd80      	pop	{r7, pc}
 8004016:	bf00      	nop

08004018 <prvInitialiseNewTask>:
									void * const pvParameters,
									UBaseType_t uxPriority,
									TaskHandle_t * const pxCreatedTask,
									TCB_t *pxNewTCB,
									const MemoryRegion_t * const xRegions )
{
 8004018:	b580      	push	{r7, lr}
 800401a:	b088      	sub	sp, #32
 800401c:	af00      	add	r7, sp, #0
 800401e:	60f8      	str	r0, [r7, #12]
 8004020:	60b9      	str	r1, [r7, #8]
 8004022:	607a      	str	r2, [r7, #4]
 8004024:	603b      	str	r3, [r7, #0]

	/* Avoid dependency on memset() if it is not required. */
	#if( tskSET_NEW_STACKS_TO_KNOWN_VALUE == 1 )
	{
		/* Fill the stack with a known value to assist debugging. */
		( void ) memset( pxNewTCB->pxStack, ( int ) tskSTACK_FILL_BYTE, ( size_t ) ulStackDepth * sizeof( StackType_t ) );
 8004026:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8004028:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 800402a:	687b      	ldr	r3, [r7, #4]
 800402c:	009b      	lsls	r3, r3, #2
 800402e:	4610      	mov	r0, r2
 8004030:	21a5      	movs	r1, #165	; 0xa5
 8004032:	461a      	mov	r2, r3
 8004034:	f002 f81b 	bl	800606e <memset>
	grows from high memory to low (as per the 80x86) or vice versa.
	portSTACK_GROWTH is used to make the result positive or negative as required
	by the port. */
	#if( portSTACK_GROWTH < 0 )
	{
		pxTopOfStack = &( pxNewTCB->pxStack[ ulStackDepth - ( uint32_t ) 1 ] );
 8004038:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800403a:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 800403c:	687b      	ldr	r3, [r7, #4]
 800403e:	f103 4380 	add.w	r3, r3, #1073741824	; 0x40000000
 8004042:	3b01      	subs	r3, #1
 8004044:	009b      	lsls	r3, r3, #2
 8004046:	4413      	add	r3, r2
 8004048:	61bb      	str	r3, [r7, #24]
		pxTopOfStack = ( StackType_t * ) ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack ) & ( ~( ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) ) ); /*lint !e923 !e9033 !e9078 MISRA exception.  Avoiding casts between pointers and integers is not practical.  Size differences accounted for using portPOINTER_SIZE_TYPE type.  Checked by assert(). */
 800404a:	69bb      	ldr	r3, [r7, #24]
 800404c:	f023 0307 	bic.w	r3, r3, #7
 8004050:	61bb      	str	r3, [r7, #24]

		/* Check the alignment of the calculated top of stack is correct. */
		configASSERT( ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack & ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) == 0UL ) );
 8004052:	69bb      	ldr	r3, [r7, #24]
 8004054:	f003 0307 	and.w	r3, r3, #7
 8004058:	2b00      	cmp	r3, #0
 800405a:	d009      	beq.n	8004070 <prvInitialiseNewTask+0x58>
 800405c:	f04f 03fc 	mov.w	r3, #252	; 0xfc
 8004060:	f383 8811 	msr	BASEPRI, r3
 8004064:	f3bf 8f6f 	isb	sy
 8004068:	f3bf 8f4f 	dsb	sy
 800406c:	617b      	str	r3, [r7, #20]
 800406e:	e7fe      	b.n	800406e <prvInitialiseNewTask+0x56>
		pxNewTCB->pxEndOfStack = pxNewTCB->pxStack + ( ulStackDepth - ( uint32_t ) 1 );
	}
	#endif /* portSTACK_GROWTH */

	/* Store the task name in the TCB. */
	if( pcName != NULL )
 8004070:	68bb      	ldr	r3, [r7, #8]
 8004072:	2b00      	cmp	r3, #0
 8004074:	d01e      	beq.n	80040b4 <prvInitialiseNewTask+0x9c>
	{
		for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 8004076:	2300      	movs	r3, #0
 8004078:	61fb      	str	r3, [r7, #28]
 800407a:	e013      	b.n	80040a4 <prvInitialiseNewTask+0x8c>
		{
			pxNewTCB->pcTaskName[ x ] = pcName[ x ];
 800407c:	68ba      	ldr	r2, [r7, #8]
 800407e:	69fb      	ldr	r3, [r7, #28]
 8004080:	4413      	add	r3, r2
 8004082:	7819      	ldrb	r1, [r3, #0]
 8004084:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8004086:	69fb      	ldr	r3, [r7, #28]
 8004088:	4413      	add	r3, r2
 800408a:	3330      	adds	r3, #48	; 0x30
 800408c:	460a      	mov	r2, r1
 800408e:	711a      	strb	r2, [r3, #4]

			/* Don't copy all configMAX_TASK_NAME_LEN if the string is shorter than
			configMAX_TASK_NAME_LEN characters just in case the memory after the
			string is not accessible (extremely unlikely). */
			if( pcName[ x ] == ( char ) 0x00 )
 8004090:	68ba      	ldr	r2, [r7, #8]
 8004092:	69fb      	ldr	r3, [r7, #28]
 8004094:	4413      	add	r3, r2
 8004096:	781b      	ldrb	r3, [r3, #0]
 8004098:	2b00      	cmp	r3, #0
 800409a:	d100      	bne.n	800409e <prvInitialiseNewTask+0x86>
			{
				break;
 800409c:	e005      	b.n	80040aa <prvInitialiseNewTask+0x92>
	#endif /* portSTACK_GROWTH */

	/* Store the task name in the TCB. */
	if( pcName != NULL )
	{
		for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 800409e:	69fb      	ldr	r3, [r7, #28]
 80040a0:	3301      	adds	r3, #1
 80040a2:	61fb      	str	r3, [r7, #28]
 80040a4:	69fb      	ldr	r3, [r7, #28]
 80040a6:	2b0f      	cmp	r3, #15
 80040a8:	d9e8      	bls.n	800407c <prvInitialiseNewTask+0x64>
			}
		}

		/* Ensure the name string is terminated in the case that the string length
		was greater or equal to configMAX_TASK_NAME_LEN. */
		pxNewTCB->pcTaskName[ configMAX_TASK_NAME_LEN - 1 ] = '\0';
 80040aa:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80040ac:	2200      	movs	r2, #0
 80040ae:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
 80040b2:	e003      	b.n	80040bc <prvInitialiseNewTask+0xa4>
	}
	else
	{
		/* The task has not been given a name, so just ensure there is a NULL
		terminator when it is read out. */
		pxNewTCB->pcTaskName[ 0 ] = 0x00;
 80040b4:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80040b6:	2200      	movs	r2, #0
 80040b8:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
	}

	/* This is used as an array index so must ensure it's not too large.  First
	remove the privilege bit if one is present. */
	if( uxPriority >= ( UBaseType_t ) configMAX_PRIORITIES )
 80040bc:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80040be:	2b04      	cmp	r3, #4
 80040c0:	d901      	bls.n	80040c6 <prvInitialiseNewTask+0xae>
	{
		uxPriority = ( UBaseType_t ) configMAX_PRIORITIES - ( UBaseType_t ) 1U;
 80040c2:	2304      	movs	r3, #4
 80040c4:	62bb      	str	r3, [r7, #40]	; 0x28
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxNewTCB->uxPriority = uxPriority;
 80040c6:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80040c8:	6aba      	ldr	r2, [r7, #40]	; 0x28
 80040ca:	62da      	str	r2, [r3, #44]	; 0x2c
	#if ( configUSE_MUTEXES == 1 )
	{
		pxNewTCB->uxBasePriority = uxPriority;
 80040cc:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80040ce:	6aba      	ldr	r2, [r7, #40]	; 0x28
 80040d0:	64da      	str	r2, [r3, #76]	; 0x4c
		pxNewTCB->uxMutexesHeld = 0;
 80040d2:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80040d4:	2200      	movs	r2, #0
 80040d6:	651a      	str	r2, [r3, #80]	; 0x50
	}
	#endif /* configUSE_MUTEXES */

	vListInitialiseItem( &( pxNewTCB->xStateListItem ) );
 80040d8:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80040da:	3304      	adds	r3, #4
 80040dc:	4618      	mov	r0, r3
 80040de:	f7fe ffc3 	bl	8003068 <vListInitialiseItem>
	vListInitialiseItem( &( pxNewTCB->xEventListItem ) );
 80040e2:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80040e4:	3318      	adds	r3, #24
 80040e6:	4618      	mov	r0, r3
 80040e8:	f7fe ffbe 	bl	8003068 <vListInitialiseItem>

	/* Set the pxNewTCB as a link back from the ListItem_t.  This is so we can get
	back to	the containing TCB from a generic item in a list. */
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xStateListItem ), pxNewTCB );
 80040ec:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80040ee:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 80040f0:	611a      	str	r2, [r3, #16]

	/* Event lists are always in priority order. */
	listSET_LIST_ITEM_VALUE( &( pxNewTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 80040f2:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80040f4:	f1c3 0205 	rsb	r2, r3, #5
 80040f8:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80040fa:	619a      	str	r2, [r3, #24]
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xEventListItem ), pxNewTCB );
 80040fc:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80040fe:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8004100:	625a      	str	r2, [r3, #36]	; 0x24
	}
	#endif

	#if( configNUM_THREAD_LOCAL_STORAGE_POINTERS != 0 )
	{
		for( x = 0; x < ( UBaseType_t ) configNUM_THREAD_LOCAL_STORAGE_POINTERS; x++ )
 8004102:	2300      	movs	r3, #0
 8004104:	61fb      	str	r3, [r7, #28]
 8004106:	e009      	b.n	800411c <prvInitialiseNewTask+0x104>
		{
			pxNewTCB->pvThreadLocalStoragePointers[ x ] = NULL;
 8004108:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 800410a:	69fb      	ldr	r3, [r7, #28]
 800410c:	3314      	adds	r3, #20
 800410e:	009b      	lsls	r3, r3, #2
 8004110:	4413      	add	r3, r2
 8004112:	2200      	movs	r2, #0
 8004114:	605a      	str	r2, [r3, #4]
	}
	#endif

	#if( configNUM_THREAD_LOCAL_STORAGE_POINTERS != 0 )
	{
		for( x = 0; x < ( UBaseType_t ) configNUM_THREAD_LOCAL_STORAGE_POINTERS; x++ )
 8004116:	69fb      	ldr	r3, [r7, #28]
 8004118:	3301      	adds	r3, #1
 800411a:	61fb      	str	r3, [r7, #28]
 800411c:	69fb      	ldr	r3, [r7, #28]
 800411e:	2b04      	cmp	r3, #4
 8004120:	d9f2      	bls.n	8004108 <prvInitialiseNewTask+0xf0>
	}
	#endif

	#if ( configUSE_TASK_NOTIFICATIONS == 1 )
	{
		pxNewTCB->ulNotifiedValue = 0;
 8004122:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8004124:	2200      	movs	r2, #0
 8004126:	669a      	str	r2, [r3, #104]	; 0x68
		pxNewTCB->ucNotifyState = taskNOT_WAITING_NOTIFICATION;
 8004128:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800412a:	2200      	movs	r2, #0
 800412c:	f883 206c 	strb.w	r2, [r3, #108]	; 0x6c
	}
	#endif

	#if( INCLUDE_xTaskAbortDelay == 1 )
	{
		pxNewTCB->ucDelayAborted = pdFALSE;
 8004130:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8004132:	2200      	movs	r2, #0
 8004134:	f883 206d 	strb.w	r2, [r3, #109]	; 0x6d
			}
			#endif /* portSTACK_GROWTH */
		}
		#else /* portHAS_STACK_OVERFLOW_CHECKING */
		{
			pxNewTCB->pxTopOfStack = pxPortInitialiseStack( pxTopOfStack, pxTaskCode, pvParameters );
 8004138:	69b8      	ldr	r0, [r7, #24]
 800413a:	68f9      	ldr	r1, [r7, #12]
 800413c:	683a      	ldr	r2, [r7, #0]
 800413e:	f7fe fd0f 	bl	8002b60 <pxPortInitialiseStack>
 8004142:	4602      	mov	r2, r0
 8004144:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8004146:	601a      	str	r2, [r3, #0]
		}
		#endif /* portHAS_STACK_OVERFLOW_CHECKING */
	}
	#endif /* portUSING_MPU_WRAPPERS */

	if( pxCreatedTask != NULL )
 8004148:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800414a:	2b00      	cmp	r3, #0
 800414c:	d002      	beq.n	8004154 <prvInitialiseNewTask+0x13c>
	{
		/* Pass the handle out in an anonymous way.  The handle can be used to
		change the created task's priority, delete the created task, etc.*/
		*pxCreatedTask = ( TaskHandle_t ) pxNewTCB;
 800414e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8004150:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8004152:	601a      	str	r2, [r3, #0]
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 8004154:	3720      	adds	r7, #32
 8004156:	46bd      	mov	sp, r7
 8004158:	bd80      	pop	{r7, pc}
 800415a:	bf00      	nop

0800415c <prvAddNewTaskToReadyList>:
/*-----------------------------------------------------------*/

static void prvAddNewTaskToReadyList( TCB_t *pxNewTCB )
{
 800415c:	b580      	push	{r7, lr}
 800415e:	b082      	sub	sp, #8
 8004160:	af00      	add	r7, sp, #0
 8004162:	6078      	str	r0, [r7, #4]
	/* Ensure interrupts don't access the task lists while the lists are being
	updated. */
	taskENTER_CRITICAL();
 8004164:	f7fe fe26 	bl	8002db4 <vPortEnterCritical>
	{
		uxCurrentNumberOfTasks++;
 8004168:	4b2d      	ldr	r3, [pc, #180]	; (8004220 <prvAddNewTaskToReadyList+0xc4>)
 800416a:	681b      	ldr	r3, [r3, #0]
 800416c:	3301      	adds	r3, #1
 800416e:	4a2c      	ldr	r2, [pc, #176]	; (8004220 <prvAddNewTaskToReadyList+0xc4>)
 8004170:	6013      	str	r3, [r2, #0]
		if( pxCurrentTCB == NULL )
 8004172:	4b2c      	ldr	r3, [pc, #176]	; (8004224 <prvAddNewTaskToReadyList+0xc8>)
 8004174:	681b      	ldr	r3, [r3, #0]
 8004176:	2b00      	cmp	r3, #0
 8004178:	d109      	bne.n	800418e <prvAddNewTaskToReadyList+0x32>
		{
			/* There are no other tasks, or all the other tasks are in
			the suspended state - make this the current task. */
			pxCurrentTCB = pxNewTCB;
 800417a:	4a2a      	ldr	r2, [pc, #168]	; (8004224 <prvAddNewTaskToReadyList+0xc8>)
 800417c:	687b      	ldr	r3, [r7, #4]
 800417e:	6013      	str	r3, [r2, #0]

			if( uxCurrentNumberOfTasks == ( UBaseType_t ) 1 )
 8004180:	4b27      	ldr	r3, [pc, #156]	; (8004220 <prvAddNewTaskToReadyList+0xc4>)
 8004182:	681b      	ldr	r3, [r3, #0]
 8004184:	2b01      	cmp	r3, #1
 8004186:	d110      	bne.n	80041aa <prvAddNewTaskToReadyList+0x4e>
			{
				/* This is the first task to be created so do the preliminary
				initialisation required.  We will not recover if this call
				fails, but we will report the failure. */
				prvInitialiseTaskLists();
 8004188:	f000 fbfe 	bl	8004988 <prvInitialiseTaskLists>
 800418c:	e00d      	b.n	80041aa <prvAddNewTaskToReadyList+0x4e>
		else
		{
			/* If the scheduler is not already running, make this task the
			current task if it is the highest priority task to be created
			so far. */
			if( xSchedulerRunning == pdFALSE )
 800418e:	4b26      	ldr	r3, [pc, #152]	; (8004228 <prvAddNewTaskToReadyList+0xcc>)
 8004190:	681b      	ldr	r3, [r3, #0]
 8004192:	2b00      	cmp	r3, #0
 8004194:	d109      	bne.n	80041aa <prvAddNewTaskToReadyList+0x4e>
			{
				if( pxCurrentTCB->uxPriority <= pxNewTCB->uxPriority )
 8004196:	4b23      	ldr	r3, [pc, #140]	; (8004224 <prvAddNewTaskToReadyList+0xc8>)
 8004198:	681b      	ldr	r3, [r3, #0]
 800419a:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800419c:	687b      	ldr	r3, [r7, #4]
 800419e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80041a0:	429a      	cmp	r2, r3
 80041a2:	d802      	bhi.n	80041aa <prvAddNewTaskToReadyList+0x4e>
				{
					pxCurrentTCB = pxNewTCB;
 80041a4:	4a1f      	ldr	r2, [pc, #124]	; (8004224 <prvAddNewTaskToReadyList+0xc8>)
 80041a6:	687b      	ldr	r3, [r7, #4]
 80041a8:	6013      	str	r3, [r2, #0]
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}

		uxTaskNumber++;
 80041aa:	4b20      	ldr	r3, [pc, #128]	; (800422c <prvAddNewTaskToReadyList+0xd0>)
 80041ac:	681b      	ldr	r3, [r3, #0]
 80041ae:	3301      	adds	r3, #1
 80041b0:	4a1e      	ldr	r2, [pc, #120]	; (800422c <prvAddNewTaskToReadyList+0xd0>)
 80041b2:	6013      	str	r3, [r2, #0]

		#if ( configUSE_TRACE_FACILITY == 1 )
		{
			/* Add a counter into the TCB for tracing only. */
			pxNewTCB->uxTCBNumber = uxTaskNumber;
 80041b4:	4b1d      	ldr	r3, [pc, #116]	; (800422c <prvAddNewTaskToReadyList+0xd0>)
 80041b6:	681a      	ldr	r2, [r3, #0]
 80041b8:	687b      	ldr	r3, [r7, #4]
 80041ba:	645a      	str	r2, [r3, #68]	; 0x44
		}
		#endif /* configUSE_TRACE_FACILITY */
		traceTASK_CREATE( pxNewTCB );

		prvAddTaskToReadyList( pxNewTCB );
 80041bc:	687b      	ldr	r3, [r7, #4]
 80041be:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80041c0:	461a      	mov	r2, r3
 80041c2:	2301      	movs	r3, #1
 80041c4:	fa03 f202 	lsl.w	r2, r3, r2
 80041c8:	4b19      	ldr	r3, [pc, #100]	; (8004230 <prvAddNewTaskToReadyList+0xd4>)
 80041ca:	681b      	ldr	r3, [r3, #0]
 80041cc:	4313      	orrs	r3, r2
 80041ce:	4a18      	ldr	r2, [pc, #96]	; (8004230 <prvAddNewTaskToReadyList+0xd4>)
 80041d0:	6013      	str	r3, [r2, #0]
 80041d2:	687b      	ldr	r3, [r7, #4]
 80041d4:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80041d6:	4613      	mov	r3, r2
 80041d8:	009b      	lsls	r3, r3, #2
 80041da:	4413      	add	r3, r2
 80041dc:	009b      	lsls	r3, r3, #2
 80041de:	4a15      	ldr	r2, [pc, #84]	; (8004234 <prvAddNewTaskToReadyList+0xd8>)
 80041e0:	441a      	add	r2, r3
 80041e2:	687b      	ldr	r3, [r7, #4]
 80041e4:	3304      	adds	r3, #4
 80041e6:	4610      	mov	r0, r2
 80041e8:	4619      	mov	r1, r3
 80041ea:	f7fe ff49 	bl	8003080 <vListInsertEnd>

		portSETUP_TCB( pxNewTCB );
	}
	taskEXIT_CRITICAL();
 80041ee:	f7fe fe0f 	bl	8002e10 <vPortExitCritical>

	if( xSchedulerRunning != pdFALSE )
 80041f2:	4b0d      	ldr	r3, [pc, #52]	; (8004228 <prvAddNewTaskToReadyList+0xcc>)
 80041f4:	681b      	ldr	r3, [r3, #0]
 80041f6:	2b00      	cmp	r3, #0
 80041f8:	d00e      	beq.n	8004218 <prvAddNewTaskToReadyList+0xbc>
	{
		/* If the created task is of a higher priority than the current task
		then it should run now. */
		if( pxCurrentTCB->uxPriority < pxNewTCB->uxPriority )
 80041fa:	4b0a      	ldr	r3, [pc, #40]	; (8004224 <prvAddNewTaskToReadyList+0xc8>)
 80041fc:	681b      	ldr	r3, [r3, #0]
 80041fe:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8004200:	687b      	ldr	r3, [r7, #4]
 8004202:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004204:	429a      	cmp	r2, r3
 8004206:	d207      	bcs.n	8004218 <prvAddNewTaskToReadyList+0xbc>
		{
			taskYIELD_IF_USING_PREEMPTION();
 8004208:	4b0b      	ldr	r3, [pc, #44]	; (8004238 <prvAddNewTaskToReadyList+0xdc>)
 800420a:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800420e:	601a      	str	r2, [r3, #0]
 8004210:	f3bf 8f4f 	dsb	sy
 8004214:	f3bf 8f6f 	isb	sy
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 8004218:	3708      	adds	r7, #8
 800421a:	46bd      	mov	sp, r7
 800421c:	bd80      	pop	{r7, pc}
 800421e:	bf00      	nop
 8004220:	1ffe8a7c 	.word	0x1ffe8a7c
 8004224:	1ffe89a4 	.word	0x1ffe89a4
 8004228:	1ffe8a88 	.word	0x1ffe8a88
 800422c:	1ffe8a98 	.word	0x1ffe8a98
 8004230:	1ffe8a84 	.word	0x1ffe8a84
 8004234:	1ffe89a8 	.word	0x1ffe89a8
 8004238:	e000ed04 	.word	0xe000ed04

0800423c <vTaskDelay>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelay == 1 )

	void vTaskDelay( const TickType_t xTicksToDelay )
	{
 800423c:	b580      	push	{r7, lr}
 800423e:	b084      	sub	sp, #16
 8004240:	af00      	add	r7, sp, #0
 8004242:	6078      	str	r0, [r7, #4]
	BaseType_t xAlreadyYielded = pdFALSE;
 8004244:	2300      	movs	r3, #0
 8004246:	60fb      	str	r3, [r7, #12]

		/* A delay time of zero just forces a reschedule. */
		if( xTicksToDelay > ( TickType_t ) 0U )
 8004248:	687b      	ldr	r3, [r7, #4]
 800424a:	2b00      	cmp	r3, #0
 800424c:	d016      	beq.n	800427c <vTaskDelay+0x40>
		{
			configASSERT( uxSchedulerSuspended == 0 );
 800424e:	4b12      	ldr	r3, [pc, #72]	; (8004298 <vTaskDelay+0x5c>)
 8004250:	681b      	ldr	r3, [r3, #0]
 8004252:	2b00      	cmp	r3, #0
 8004254:	d009      	beq.n	800426a <vTaskDelay+0x2e>
 8004256:	f04f 03fc 	mov.w	r3, #252	; 0xfc
 800425a:	f383 8811 	msr	BASEPRI, r3
 800425e:	f3bf 8f6f 	isb	sy
 8004262:	f3bf 8f4f 	dsb	sy
 8004266:	60bb      	str	r3, [r7, #8]
 8004268:	e7fe      	b.n	8004268 <vTaskDelay+0x2c>
			vTaskSuspendAll();
 800426a:	f000 f863 	bl	8004334 <vTaskSuspendAll>
				list or removed from the blocked list until the scheduler
				is resumed.

				This task cannot be in an event list as it is the currently
				executing task. */
				prvAddCurrentTaskToDelayedList( xTicksToDelay, pdFALSE );
 800426e:	6878      	ldr	r0, [r7, #4]
 8004270:	2100      	movs	r1, #0
 8004272:	f000 fdf7 	bl	8004e64 <prvAddCurrentTaskToDelayedList>
			}
			xAlreadyYielded = xTaskResumeAll();
 8004276:	f000 f86b 	bl	8004350 <xTaskResumeAll>
 800427a:	60f8      	str	r0, [r7, #12]
			mtCOVERAGE_TEST_MARKER();
		}

		/* Force a reschedule if xTaskResumeAll has not already done so, we may
		have put ourselves to sleep. */
		if( xAlreadyYielded == pdFALSE )
 800427c:	68fb      	ldr	r3, [r7, #12]
 800427e:	2b00      	cmp	r3, #0
 8004280:	d107      	bne.n	8004292 <vTaskDelay+0x56>
		{
			portYIELD_WITHIN_API();
 8004282:	4b06      	ldr	r3, [pc, #24]	; (800429c <vTaskDelay+0x60>)
 8004284:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8004288:	601a      	str	r2, [r3, #0]
 800428a:	f3bf 8f4f 	dsb	sy
 800428e:	f3bf 8f6f 	isb	sy
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
 8004292:	3710      	adds	r7, #16
 8004294:	46bd      	mov	sp, r7
 8004296:	bd80      	pop	{r7, pc}
 8004298:	1ffe8aa4 	.word	0x1ffe8aa4
 800429c:	e000ed04 	.word	0xe000ed04

080042a0 <vTaskStartScheduler>:

#endif /* ( ( INCLUDE_xTaskResumeFromISR == 1 ) && ( INCLUDE_vTaskSuspend == 1 ) ) */
/*-----------------------------------------------------------*/

void vTaskStartScheduler( void )
{
 80042a0:	b580      	push	{r7, lr}
 80042a2:	b086      	sub	sp, #24
 80042a4:	af02      	add	r7, sp, #8
		}
	}
	#else
	{
		/* The Idle task is being created using dynamically allocated RAM. */
		xReturn = xTaskCreate(	prvIdleTask,
 80042a6:	2300      	movs	r3, #0
 80042a8:	9300      	str	r3, [sp, #0]
 80042aa:	4b1c      	ldr	r3, [pc, #112]	; (800431c <vTaskStartScheduler+0x7c>)
 80042ac:	9301      	str	r3, [sp, #4]
 80042ae:	481c      	ldr	r0, [pc, #112]	; (8004320 <vTaskStartScheduler+0x80>)
 80042b0:	491c      	ldr	r1, [pc, #112]	; (8004324 <vTaskStartScheduler+0x84>)
 80042b2:	2282      	movs	r2, #130	; 0x82
 80042b4:	2300      	movs	r3, #0
 80042b6:	f7ff fe6d 	bl	8003f94 <xTaskCreate>
 80042ba:	60f8      	str	r0, [r7, #12]
	}
	#endif /* configSUPPORT_STATIC_ALLOCATION */

	#if ( configUSE_TIMERS == 1 )
	{
		if( xReturn == pdPASS )
 80042bc:	68fb      	ldr	r3, [r7, #12]
 80042be:	2b01      	cmp	r3, #1
 80042c0:	d102      	bne.n	80042c8 <vTaskStartScheduler+0x28>
		{
			xReturn = xTimerCreateTimerTask();
 80042c2:	f000 fe39 	bl	8004f38 <xTimerCreateTimerTask>
 80042c6:	60f8      	str	r0, [r7, #12]
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif /* configUSE_TIMERS */

	if( xReturn == pdPASS )
 80042c8:	68fb      	ldr	r3, [r7, #12]
 80042ca:	2b01      	cmp	r3, #1
 80042cc:	d115      	bne.n	80042fa <vTaskStartScheduler+0x5a>
 80042ce:	f04f 03fc 	mov.w	r3, #252	; 0xfc
 80042d2:	f383 8811 	msr	BASEPRI, r3
 80042d6:	f3bf 8f6f 	isb	sy
 80042da:	f3bf 8f4f 	dsb	sy
 80042de:	60bb      	str	r3, [r7, #8]
			structure specific to the task that will run first. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
		}
		#endif /* configUSE_NEWLIB_REENTRANT */

		xNextTaskUnblockTime = portMAX_DELAY;
 80042e0:	4b11      	ldr	r3, [pc, #68]	; (8004328 <vTaskStartScheduler+0x88>)
 80042e2:	f04f 32ff 	mov.w	r2, #4294967295
 80042e6:	601a      	str	r2, [r3, #0]
		xSchedulerRunning = pdTRUE;
 80042e8:	4b10      	ldr	r3, [pc, #64]	; (800432c <vTaskStartScheduler+0x8c>)
 80042ea:	2201      	movs	r2, #1
 80042ec:	601a      	str	r2, [r3, #0]
		xTickCount = ( TickType_t ) configINITIAL_TICK_COUNT;
 80042ee:	4b10      	ldr	r3, [pc, #64]	; (8004330 <vTaskStartScheduler+0x90>)
 80042f0:	2200      	movs	r2, #0
 80042f2:	601a      	str	r2, [r3, #0]

		traceTASK_SWITCHED_IN();

		/* Setting up the timer tick is hardware specific and thus in the
		portable interface. */
		if( xPortStartScheduler() != pdFALSE )
 80042f4:	f7fe fcc0 	bl	8002c78 <xPortStartScheduler>
 80042f8:	e00d      	b.n	8004316 <vTaskStartScheduler+0x76>
	else
	{
		/* This line will only be reached if the kernel could not be started,
		because there was not enough FreeRTOS heap to create the idle task
		or the timer task. */
		configASSERT( xReturn != errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY );
 80042fa:	68fb      	ldr	r3, [r7, #12]
 80042fc:	f1b3 3fff 	cmp.w	r3, #4294967295
 8004300:	d109      	bne.n	8004316 <vTaskStartScheduler+0x76>
 8004302:	f04f 03fc 	mov.w	r3, #252	; 0xfc
 8004306:	f383 8811 	msr	BASEPRI, r3
 800430a:	f3bf 8f6f 	isb	sy
 800430e:	f3bf 8f4f 	dsb	sy
 8004312:	607b      	str	r3, [r7, #4]
 8004314:	e7fe      	b.n	8004314 <vTaskStartScheduler+0x74>
	}

	/* Prevent compiler warnings if INCLUDE_xTaskGetIdleTaskHandle is set to 0,
	meaning xIdleTaskHandle is not used anywhere else. */
	( void ) xIdleTaskHandle;
}
 8004316:	3710      	adds	r7, #16
 8004318:	46bd      	mov	sp, r7
 800431a:	bd80      	pop	{r7, pc}
 800431c:	1ffe8aa0 	.word	0x1ffe8aa0
 8004320:	08004959 	.word	0x08004959
 8004324:	08006404 	.word	0x08006404
 8004328:	1ffe8a9c 	.word	0x1ffe8a9c
 800432c:	1ffe8a88 	.word	0x1ffe8a88
 8004330:	1ffe8a80 	.word	0x1ffe8a80

08004334 <vTaskSuspendAll>:
	vPortEndScheduler();
}
/*----------------------------------------------------------*/

void vTaskSuspendAll( void )
{
 8004334:	b480      	push	{r7}
 8004336:	af00      	add	r7, sp, #0
	/* A critical section is not required as the variable is of type
	BaseType_t.  Please read Richard Barry's reply in the following link to a
	post in the FreeRTOS support forum before reporting this as a bug! -
	http://goo.gl/wu4acr */
	++uxSchedulerSuspended;
 8004338:	4b04      	ldr	r3, [pc, #16]	; (800434c <vTaskSuspendAll+0x18>)
 800433a:	681b      	ldr	r3, [r3, #0]
 800433c:	3301      	adds	r3, #1
 800433e:	4a03      	ldr	r2, [pc, #12]	; (800434c <vTaskSuspendAll+0x18>)
 8004340:	6013      	str	r3, [r2, #0]
	portMEMORY_BARRIER();
}
 8004342:	46bd      	mov	sp, r7
 8004344:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004348:	4770      	bx	lr
 800434a:	bf00      	nop
 800434c:	1ffe8aa4 	.word	0x1ffe8aa4

08004350 <xTaskResumeAll>:

#endif /* configUSE_TICKLESS_IDLE */
/*----------------------------------------------------------*/

BaseType_t xTaskResumeAll( void )
{
 8004350:	b580      	push	{r7, lr}
 8004352:	b084      	sub	sp, #16
 8004354:	af00      	add	r7, sp, #0
TCB_t *pxTCB = NULL;
 8004356:	2300      	movs	r3, #0
 8004358:	60fb      	str	r3, [r7, #12]
BaseType_t xAlreadyYielded = pdFALSE;
 800435a:	2300      	movs	r3, #0
 800435c:	60bb      	str	r3, [r7, #8]

	/* If uxSchedulerSuspended is zero then this function does not match a
	previous call to vTaskSuspendAll(). */
	configASSERT( uxSchedulerSuspended );
 800435e:	4b42      	ldr	r3, [pc, #264]	; (8004468 <xTaskResumeAll+0x118>)
 8004360:	681b      	ldr	r3, [r3, #0]
 8004362:	2b00      	cmp	r3, #0
 8004364:	d109      	bne.n	800437a <xTaskResumeAll+0x2a>
 8004366:	f04f 03fc 	mov.w	r3, #252	; 0xfc
 800436a:	f383 8811 	msr	BASEPRI, r3
 800436e:	f3bf 8f6f 	isb	sy
 8004372:	f3bf 8f4f 	dsb	sy
 8004376:	603b      	str	r3, [r7, #0]
 8004378:	e7fe      	b.n	8004378 <xTaskResumeAll+0x28>
	/* It is possible that an ISR caused a task to be removed from an event
	list while the scheduler was suspended.  If this was the case then the
	removed task will have been added to the xPendingReadyList.  Once the
	scheduler has been resumed it is safe to move all the pending ready
	tasks from this list into their appropriate ready list. */
	taskENTER_CRITICAL();
 800437a:	f7fe fd1b 	bl	8002db4 <vPortEnterCritical>
	{
		--uxSchedulerSuspended;
 800437e:	4b3a      	ldr	r3, [pc, #232]	; (8004468 <xTaskResumeAll+0x118>)
 8004380:	681b      	ldr	r3, [r3, #0]
 8004382:	3b01      	subs	r3, #1
 8004384:	4a38      	ldr	r2, [pc, #224]	; (8004468 <xTaskResumeAll+0x118>)
 8004386:	6013      	str	r3, [r2, #0]

		if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8004388:	4b37      	ldr	r3, [pc, #220]	; (8004468 <xTaskResumeAll+0x118>)
 800438a:	681b      	ldr	r3, [r3, #0]
 800438c:	2b00      	cmp	r3, #0
 800438e:	d163      	bne.n	8004458 <xTaskResumeAll+0x108>
		{
			if( uxCurrentNumberOfTasks > ( UBaseType_t ) 0U )
 8004390:	4b36      	ldr	r3, [pc, #216]	; (800446c <xTaskResumeAll+0x11c>)
 8004392:	681b      	ldr	r3, [r3, #0]
 8004394:	2b00      	cmp	r3, #0
 8004396:	d05f      	beq.n	8004458 <xTaskResumeAll+0x108>
			{
				/* Move any readied tasks from the pending list into the
				appropriate ready list. */
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 8004398:	e030      	b.n	80043fc <xTaskResumeAll+0xac>
				{
					pxTCB = listGET_OWNER_OF_HEAD_ENTRY( ( &xPendingReadyList ) ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800439a:	4b35      	ldr	r3, [pc, #212]	; (8004470 <xTaskResumeAll+0x120>)
 800439c:	68db      	ldr	r3, [r3, #12]
 800439e:	68db      	ldr	r3, [r3, #12]
 80043a0:	60fb      	str	r3, [r7, #12]
					( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 80043a2:	68fb      	ldr	r3, [r7, #12]
 80043a4:	3318      	adds	r3, #24
 80043a6:	4618      	mov	r0, r3
 80043a8:	f7fe fec6 	bl	8003138 <uxListRemove>
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 80043ac:	68fb      	ldr	r3, [r7, #12]
 80043ae:	3304      	adds	r3, #4
 80043b0:	4618      	mov	r0, r3
 80043b2:	f7fe fec1 	bl	8003138 <uxListRemove>
					prvAddTaskToReadyList( pxTCB );
 80043b6:	68fb      	ldr	r3, [r7, #12]
 80043b8:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80043ba:	461a      	mov	r2, r3
 80043bc:	2301      	movs	r3, #1
 80043be:	fa03 f202 	lsl.w	r2, r3, r2
 80043c2:	4b2c      	ldr	r3, [pc, #176]	; (8004474 <xTaskResumeAll+0x124>)
 80043c4:	681b      	ldr	r3, [r3, #0]
 80043c6:	4313      	orrs	r3, r2
 80043c8:	4a2a      	ldr	r2, [pc, #168]	; (8004474 <xTaskResumeAll+0x124>)
 80043ca:	6013      	str	r3, [r2, #0]
 80043cc:	68fb      	ldr	r3, [r7, #12]
 80043ce:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80043d0:	4613      	mov	r3, r2
 80043d2:	009b      	lsls	r3, r3, #2
 80043d4:	4413      	add	r3, r2
 80043d6:	009b      	lsls	r3, r3, #2
 80043d8:	4a27      	ldr	r2, [pc, #156]	; (8004478 <xTaskResumeAll+0x128>)
 80043da:	441a      	add	r2, r3
 80043dc:	68fb      	ldr	r3, [r7, #12]
 80043de:	3304      	adds	r3, #4
 80043e0:	4610      	mov	r0, r2
 80043e2:	4619      	mov	r1, r3
 80043e4:	f7fe fe4c 	bl	8003080 <vListInsertEnd>

					/* If the moved task has a priority higher than the current
					task then a yield must be performed. */
					if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 80043e8:	68fb      	ldr	r3, [r7, #12]
 80043ea:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80043ec:	4b23      	ldr	r3, [pc, #140]	; (800447c <xTaskResumeAll+0x12c>)
 80043ee:	681b      	ldr	r3, [r3, #0]
 80043f0:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80043f2:	429a      	cmp	r2, r3
 80043f4:	d302      	bcc.n	80043fc <xTaskResumeAll+0xac>
					{
						xYieldPending = pdTRUE;
 80043f6:	4b22      	ldr	r3, [pc, #136]	; (8004480 <xTaskResumeAll+0x130>)
 80043f8:	2201      	movs	r2, #1
 80043fa:	601a      	str	r2, [r3, #0]
		{
			if( uxCurrentNumberOfTasks > ( UBaseType_t ) 0U )
			{
				/* Move any readied tasks from the pending list into the
				appropriate ready list. */
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 80043fc:	4b1c      	ldr	r3, [pc, #112]	; (8004470 <xTaskResumeAll+0x120>)
 80043fe:	681b      	ldr	r3, [r3, #0]
 8004400:	2b00      	cmp	r3, #0
 8004402:	d1ca      	bne.n	800439a <xTaskResumeAll+0x4a>
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}

				if( pxTCB != NULL )
 8004404:	68fb      	ldr	r3, [r7, #12]
 8004406:	2b00      	cmp	r3, #0
 8004408:	d001      	beq.n	800440e <xTaskResumeAll+0xbe>
					which may have prevented the next unblock time from being
					re-calculated, in which case re-calculate it now.  Mainly
					important for low power tickless implementations, where
					this can prevent an unnecessary exit from low power
					state. */
					prvResetNextTaskUnblockTime();
 800440a:	f000 fb37 	bl	8004a7c <prvResetNextTaskUnblockTime>
				/* If any ticks occurred while the scheduler was suspended then
				they should be processed now.  This ensures the tick count does
				not	slip, and that any delayed tasks are resumed at the correct
				time. */
				{
					UBaseType_t uxPendedCounts = uxPendedTicks; /* Non-volatile copy. */
 800440e:	4b1d      	ldr	r3, [pc, #116]	; (8004484 <xTaskResumeAll+0x134>)
 8004410:	681b      	ldr	r3, [r3, #0]
 8004412:	607b      	str	r3, [r7, #4]

					if( uxPendedCounts > ( UBaseType_t ) 0U )
 8004414:	687b      	ldr	r3, [r7, #4]
 8004416:	2b00      	cmp	r3, #0
 8004418:	d010      	beq.n	800443c <xTaskResumeAll+0xec>
					{
						do
						{
							if( xTaskIncrementTick() != pdFALSE )
 800441a:	f000 f847 	bl	80044ac <xTaskIncrementTick>
 800441e:	4603      	mov	r3, r0
 8004420:	2b00      	cmp	r3, #0
 8004422:	d002      	beq.n	800442a <xTaskResumeAll+0xda>
							{
								xYieldPending = pdTRUE;
 8004424:	4b16      	ldr	r3, [pc, #88]	; (8004480 <xTaskResumeAll+0x130>)
 8004426:	2201      	movs	r2, #1
 8004428:	601a      	str	r2, [r3, #0]
							}
							else
							{
								mtCOVERAGE_TEST_MARKER();
							}
							--uxPendedCounts;
 800442a:	687b      	ldr	r3, [r7, #4]
 800442c:	3b01      	subs	r3, #1
 800442e:	607b      	str	r3, [r7, #4]
						} while( uxPendedCounts > ( UBaseType_t ) 0U );
 8004430:	687b      	ldr	r3, [r7, #4]
 8004432:	2b00      	cmp	r3, #0
 8004434:	d1f1      	bne.n	800441a <xTaskResumeAll+0xca>

						uxPendedTicks = 0;
 8004436:	4b13      	ldr	r3, [pc, #76]	; (8004484 <xTaskResumeAll+0x134>)
 8004438:	2200      	movs	r2, #0
 800443a:	601a      	str	r2, [r3, #0]
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}

				if( xYieldPending != pdFALSE )
 800443c:	4b10      	ldr	r3, [pc, #64]	; (8004480 <xTaskResumeAll+0x130>)
 800443e:	681b      	ldr	r3, [r3, #0]
 8004440:	2b00      	cmp	r3, #0
 8004442:	d009      	beq.n	8004458 <xTaskResumeAll+0x108>
				{
					#if( configUSE_PREEMPTION != 0 )
					{
						xAlreadyYielded = pdTRUE;
 8004444:	2301      	movs	r3, #1
 8004446:	60bb      	str	r3, [r7, #8]
					}
					#endif
					taskYIELD_IF_USING_PREEMPTION();
 8004448:	4b0f      	ldr	r3, [pc, #60]	; (8004488 <xTaskResumeAll+0x138>)
 800444a:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800444e:	601a      	str	r2, [r3, #0]
 8004450:	f3bf 8f4f 	dsb	sy
 8004454:	f3bf 8f6f 	isb	sy
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
	taskEXIT_CRITICAL();
 8004458:	f7fe fcda 	bl	8002e10 <vPortExitCritical>

	return xAlreadyYielded;
 800445c:	68bb      	ldr	r3, [r7, #8]
}
 800445e:	4618      	mov	r0, r3
 8004460:	3710      	adds	r7, #16
 8004462:	46bd      	mov	sp, r7
 8004464:	bd80      	pop	{r7, pc}
 8004466:	bf00      	nop
 8004468:	1ffe8aa4 	.word	0x1ffe8aa4
 800446c:	1ffe8a7c 	.word	0x1ffe8a7c
 8004470:	1ffe8a3c 	.word	0x1ffe8a3c
 8004474:	1ffe8a84 	.word	0x1ffe8a84
 8004478:	1ffe89a8 	.word	0x1ffe89a8
 800447c:	1ffe89a4 	.word	0x1ffe89a4
 8004480:	1ffe8a90 	.word	0x1ffe8a90
 8004484:	1ffe8a8c 	.word	0x1ffe8a8c
 8004488:	e000ed04 	.word	0xe000ed04

0800448c <xTaskGetTickCount>:
/*-----------------------------------------------------------*/

TickType_t xTaskGetTickCount( void )
{
 800448c:	b480      	push	{r7}
 800448e:	b083      	sub	sp, #12
 8004490:	af00      	add	r7, sp, #0
TickType_t xTicks;

	/* Critical section required if running on a 16 bit processor. */
	portTICK_TYPE_ENTER_CRITICAL();
	{
		xTicks = xTickCount;
 8004492:	4b05      	ldr	r3, [pc, #20]	; (80044a8 <xTaskGetTickCount+0x1c>)
 8004494:	681b      	ldr	r3, [r3, #0]
 8004496:	607b      	str	r3, [r7, #4]
	}
	portTICK_TYPE_EXIT_CRITICAL();

	return xTicks;
 8004498:	687b      	ldr	r3, [r7, #4]
}
 800449a:	4618      	mov	r0, r3
 800449c:	370c      	adds	r7, #12
 800449e:	46bd      	mov	sp, r7
 80044a0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80044a4:	4770      	bx	lr
 80044a6:	bf00      	nop
 80044a8:	1ffe8a80 	.word	0x1ffe8a80

080044ac <xTaskIncrementTick>:

#endif /* INCLUDE_xTaskAbortDelay */
/*----------------------------------------------------------*/

BaseType_t xTaskIncrementTick( void )
{
 80044ac:	b580      	push	{r7, lr}
 80044ae:	b086      	sub	sp, #24
 80044b0:	af00      	add	r7, sp, #0
TCB_t * pxTCB;
TickType_t xItemValue;
BaseType_t xSwitchRequired = pdFALSE;
 80044b2:	2300      	movs	r3, #0
 80044b4:	617b      	str	r3, [r7, #20]

	/* Called by the portable layer each time a tick interrupt occurs.
	Increments the tick then checks to see if the new tick value will cause any
	tasks to be unblocked. */
	traceTASK_INCREMENT_TICK( xTickCount );
	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 80044b6:	4b4f      	ldr	r3, [pc, #316]	; (80045f4 <xTaskIncrementTick+0x148>)
 80044b8:	681b      	ldr	r3, [r3, #0]
 80044ba:	2b00      	cmp	r3, #0
 80044bc:	f040 8089 	bne.w	80045d2 <xTaskIncrementTick+0x126>
	{
		/* Minor optimisation.  The tick count cannot change in this
		block. */
		const TickType_t xConstTickCount = xTickCount + ( TickType_t ) 1;
 80044c0:	4b4d      	ldr	r3, [pc, #308]	; (80045f8 <xTaskIncrementTick+0x14c>)
 80044c2:	681b      	ldr	r3, [r3, #0]
 80044c4:	3301      	adds	r3, #1
 80044c6:	613b      	str	r3, [r7, #16]

		/* Increment the RTOS tick, switching the delayed and overflowed
		delayed lists if it wraps to 0. */
		xTickCount = xConstTickCount;
 80044c8:	4a4b      	ldr	r2, [pc, #300]	; (80045f8 <xTaskIncrementTick+0x14c>)
 80044ca:	693b      	ldr	r3, [r7, #16]
 80044cc:	6013      	str	r3, [r2, #0]

		if( xConstTickCount == ( TickType_t ) 0U ) /*lint !e774 'if' does not always evaluate to false as it is looking for an overflow. */
 80044ce:	693b      	ldr	r3, [r7, #16]
 80044d0:	2b00      	cmp	r3, #0
 80044d2:	d11f      	bne.n	8004514 <xTaskIncrementTick+0x68>
		{
			taskSWITCH_DELAYED_LISTS();
 80044d4:	4b49      	ldr	r3, [pc, #292]	; (80045fc <xTaskIncrementTick+0x150>)
 80044d6:	681b      	ldr	r3, [r3, #0]
 80044d8:	681b      	ldr	r3, [r3, #0]
 80044da:	2b00      	cmp	r3, #0
 80044dc:	d009      	beq.n	80044f2 <xTaskIncrementTick+0x46>
 80044de:	f04f 03fc 	mov.w	r3, #252	; 0xfc
 80044e2:	f383 8811 	msr	BASEPRI, r3
 80044e6:	f3bf 8f6f 	isb	sy
 80044ea:	f3bf 8f4f 	dsb	sy
 80044ee:	603b      	str	r3, [r7, #0]
 80044f0:	e7fe      	b.n	80044f0 <xTaskIncrementTick+0x44>
 80044f2:	4b42      	ldr	r3, [pc, #264]	; (80045fc <xTaskIncrementTick+0x150>)
 80044f4:	681b      	ldr	r3, [r3, #0]
 80044f6:	60fb      	str	r3, [r7, #12]
 80044f8:	4b41      	ldr	r3, [pc, #260]	; (8004600 <xTaskIncrementTick+0x154>)
 80044fa:	681b      	ldr	r3, [r3, #0]
 80044fc:	4a3f      	ldr	r2, [pc, #252]	; (80045fc <xTaskIncrementTick+0x150>)
 80044fe:	6013      	str	r3, [r2, #0]
 8004500:	4a3f      	ldr	r2, [pc, #252]	; (8004600 <xTaskIncrementTick+0x154>)
 8004502:	68fb      	ldr	r3, [r7, #12]
 8004504:	6013      	str	r3, [r2, #0]
 8004506:	4b3f      	ldr	r3, [pc, #252]	; (8004604 <xTaskIncrementTick+0x158>)
 8004508:	681b      	ldr	r3, [r3, #0]
 800450a:	3301      	adds	r3, #1
 800450c:	4a3d      	ldr	r2, [pc, #244]	; (8004604 <xTaskIncrementTick+0x158>)
 800450e:	6013      	str	r3, [r2, #0]
 8004510:	f000 fab4 	bl	8004a7c <prvResetNextTaskUnblockTime>

		/* See if this tick has made a timeout expire.  Tasks are stored in
		the	queue in the order of their wake time - meaning once one task
		has been found whose block time has not expired there is no need to
		look any further down the list. */
		if( xConstTickCount >= xNextTaskUnblockTime )
 8004514:	4b3c      	ldr	r3, [pc, #240]	; (8004608 <xTaskIncrementTick+0x15c>)
 8004516:	681b      	ldr	r3, [r3, #0]
 8004518:	693a      	ldr	r2, [r7, #16]
 800451a:	429a      	cmp	r2, r3
 800451c:	d34a      	bcc.n	80045b4 <xTaskIncrementTick+0x108>
		{
			for( ;; )
			{
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 800451e:	4b37      	ldr	r3, [pc, #220]	; (80045fc <xTaskIncrementTick+0x150>)
 8004520:	681b      	ldr	r3, [r3, #0]
 8004522:	681b      	ldr	r3, [r3, #0]
 8004524:	2b00      	cmp	r3, #0
 8004526:	d104      	bne.n	8004532 <xTaskIncrementTick+0x86>
					/* The delayed list is empty.  Set xNextTaskUnblockTime
					to the maximum possible value so it is extremely
					unlikely that the
					if( xTickCount >= xNextTaskUnblockTime ) test will pass
					next time through. */
					xNextTaskUnblockTime = portMAX_DELAY; /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8004528:	4b37      	ldr	r3, [pc, #220]	; (8004608 <xTaskIncrementTick+0x15c>)
 800452a:	f04f 32ff 	mov.w	r2, #4294967295
 800452e:	601a      	str	r2, [r3, #0]
					break;
 8004530:	e040      	b.n	80045b4 <xTaskIncrementTick+0x108>
				{
					/* The delayed list is not empty, get the value of the
					item at the head of the delayed list.  This is the time
					at which the task at the head of the delayed list must
					be removed from the Blocked state. */
					pxTCB = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8004532:	4b32      	ldr	r3, [pc, #200]	; (80045fc <xTaskIncrementTick+0x150>)
 8004534:	681b      	ldr	r3, [r3, #0]
 8004536:	68db      	ldr	r3, [r3, #12]
 8004538:	68db      	ldr	r3, [r3, #12]
 800453a:	60bb      	str	r3, [r7, #8]
					xItemValue = listGET_LIST_ITEM_VALUE( &( pxTCB->xStateListItem ) );
 800453c:	68bb      	ldr	r3, [r7, #8]
 800453e:	685b      	ldr	r3, [r3, #4]
 8004540:	607b      	str	r3, [r7, #4]

					if( xConstTickCount < xItemValue )
 8004542:	693a      	ldr	r2, [r7, #16]
 8004544:	687b      	ldr	r3, [r7, #4]
 8004546:	429a      	cmp	r2, r3
 8004548:	d203      	bcs.n	8004552 <xTaskIncrementTick+0xa6>
						/* It is not time to unblock this item yet, but the
						item value is the time at which the task at the head
						of the blocked list must be removed from the Blocked
						state -	so record the item value in
						xNextTaskUnblockTime. */
						xNextTaskUnblockTime = xItemValue;
 800454a:	4a2f      	ldr	r2, [pc, #188]	; (8004608 <xTaskIncrementTick+0x15c>)
 800454c:	687b      	ldr	r3, [r7, #4]
 800454e:	6013      	str	r3, [r2, #0]
						break; /*lint !e9011 Code structure here is deedmed easier to understand with multiple breaks. */
 8004550:	e030      	b.n	80045b4 <xTaskIncrementTick+0x108>
					{
						mtCOVERAGE_TEST_MARKER();
					}

					/* It is time to remove the item from the Blocked state. */
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 8004552:	68bb      	ldr	r3, [r7, #8]
 8004554:	3304      	adds	r3, #4
 8004556:	4618      	mov	r0, r3
 8004558:	f7fe fdee 	bl	8003138 <uxListRemove>

					/* Is the task waiting on an event also?  If so remove
					it from the event list. */
					if( listLIST_ITEM_CONTAINER( &( pxTCB->xEventListItem ) ) != NULL )
 800455c:	68bb      	ldr	r3, [r7, #8]
 800455e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8004560:	2b00      	cmp	r3, #0
 8004562:	d004      	beq.n	800456e <xTaskIncrementTick+0xc2>
					{
						( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 8004564:	68bb      	ldr	r3, [r7, #8]
 8004566:	3318      	adds	r3, #24
 8004568:	4618      	mov	r0, r3
 800456a:	f7fe fde5 	bl	8003138 <uxListRemove>
						mtCOVERAGE_TEST_MARKER();
					}

					/* Place the unblocked task into the appropriate ready
					list. */
					prvAddTaskToReadyList( pxTCB );
 800456e:	68bb      	ldr	r3, [r7, #8]
 8004570:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004572:	461a      	mov	r2, r3
 8004574:	2301      	movs	r3, #1
 8004576:	fa03 f202 	lsl.w	r2, r3, r2
 800457a:	4b24      	ldr	r3, [pc, #144]	; (800460c <xTaskIncrementTick+0x160>)
 800457c:	681b      	ldr	r3, [r3, #0]
 800457e:	4313      	orrs	r3, r2
 8004580:	4a22      	ldr	r2, [pc, #136]	; (800460c <xTaskIncrementTick+0x160>)
 8004582:	6013      	str	r3, [r2, #0]
 8004584:	68bb      	ldr	r3, [r7, #8]
 8004586:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8004588:	4613      	mov	r3, r2
 800458a:	009b      	lsls	r3, r3, #2
 800458c:	4413      	add	r3, r2
 800458e:	009b      	lsls	r3, r3, #2
 8004590:	4a1f      	ldr	r2, [pc, #124]	; (8004610 <xTaskIncrementTick+0x164>)
 8004592:	441a      	add	r2, r3
 8004594:	68bb      	ldr	r3, [r7, #8]
 8004596:	3304      	adds	r3, #4
 8004598:	4610      	mov	r0, r2
 800459a:	4619      	mov	r1, r3
 800459c:	f7fe fd70 	bl	8003080 <vListInsertEnd>
					{
						/* Preemption is on, but a context switch should
						only be performed if the unblocked task has a
						priority that is equal to or higher than the
						currently executing task. */
						if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 80045a0:	68bb      	ldr	r3, [r7, #8]
 80045a2:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80045a4:	4b1b      	ldr	r3, [pc, #108]	; (8004614 <xTaskIncrementTick+0x168>)
 80045a6:	681b      	ldr	r3, [r3, #0]
 80045a8:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80045aa:	429a      	cmp	r2, r3
 80045ac:	d301      	bcc.n	80045b2 <xTaskIncrementTick+0x106>
						{
							xSwitchRequired = pdTRUE;
 80045ae:	2301      	movs	r3, #1
 80045b0:	617b      	str	r3, [r7, #20]
							mtCOVERAGE_TEST_MARKER();
						}
					}
					#endif /* configUSE_PREEMPTION */
				}
			}
 80045b2:	e7b4      	b.n	800451e <xTaskIncrementTick+0x72>
		/* Tasks of equal priority to the currently running task will share
		processing time (time slice) if preemption is on, and the application
		writer has not explicitly turned time slicing off. */
		#if ( ( configUSE_PREEMPTION == 1 ) && ( configUSE_TIME_SLICING == 1 ) )
		{
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ pxCurrentTCB->uxPriority ] ) ) > ( UBaseType_t ) 1 )
 80045b4:	4b17      	ldr	r3, [pc, #92]	; (8004614 <xTaskIncrementTick+0x168>)
 80045b6:	681b      	ldr	r3, [r3, #0]
 80045b8:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80045ba:	4915      	ldr	r1, [pc, #84]	; (8004610 <xTaskIncrementTick+0x164>)
 80045bc:	4613      	mov	r3, r2
 80045be:	009b      	lsls	r3, r3, #2
 80045c0:	4413      	add	r3, r2
 80045c2:	009b      	lsls	r3, r3, #2
 80045c4:	440b      	add	r3, r1
 80045c6:	681b      	ldr	r3, [r3, #0]
 80045c8:	2b01      	cmp	r3, #1
 80045ca:	d901      	bls.n	80045d0 <xTaskIncrementTick+0x124>
			{
				xSwitchRequired = pdTRUE;
 80045cc:	2301      	movs	r3, #1
 80045ce:	617b      	str	r3, [r7, #20]
 80045d0:	e004      	b.n	80045dc <xTaskIncrementTick+0x130>
		}
		#endif /* configUSE_TICK_HOOK */
	}
	else
	{
		++uxPendedTicks;
 80045d2:	4b11      	ldr	r3, [pc, #68]	; (8004618 <xTaskIncrementTick+0x16c>)
 80045d4:	681b      	ldr	r3, [r3, #0]
 80045d6:	3301      	adds	r3, #1
 80045d8:	4a0f      	ldr	r2, [pc, #60]	; (8004618 <xTaskIncrementTick+0x16c>)
 80045da:	6013      	str	r3, [r2, #0]
		#endif
	}

	#if ( configUSE_PREEMPTION == 1 )
	{
		if( xYieldPending != pdFALSE )
 80045dc:	4b0f      	ldr	r3, [pc, #60]	; (800461c <xTaskIncrementTick+0x170>)
 80045de:	681b      	ldr	r3, [r3, #0]
 80045e0:	2b00      	cmp	r3, #0
 80045e2:	d001      	beq.n	80045e8 <xTaskIncrementTick+0x13c>
		{
			xSwitchRequired = pdTRUE;
 80045e4:	2301      	movs	r3, #1
 80045e6:	617b      	str	r3, [r7, #20]
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif /* configUSE_PREEMPTION */

	return xSwitchRequired;
 80045e8:	697b      	ldr	r3, [r7, #20]
}
 80045ea:	4618      	mov	r0, r3
 80045ec:	3718      	adds	r7, #24
 80045ee:	46bd      	mov	sp, r7
 80045f0:	bd80      	pop	{r7, pc}
 80045f2:	bf00      	nop
 80045f4:	1ffe8aa4 	.word	0x1ffe8aa4
 80045f8:	1ffe8a80 	.word	0x1ffe8a80
 80045fc:	1ffe8a34 	.word	0x1ffe8a34
 8004600:	1ffe8a38 	.word	0x1ffe8a38
 8004604:	1ffe8a94 	.word	0x1ffe8a94
 8004608:	1ffe8a9c 	.word	0x1ffe8a9c
 800460c:	1ffe8a84 	.word	0x1ffe8a84
 8004610:	1ffe89a8 	.word	0x1ffe89a8
 8004614:	1ffe89a4 	.word	0x1ffe89a4
 8004618:	1ffe8a8c 	.word	0x1ffe8a8c
 800461c:	1ffe8a90 	.word	0x1ffe8a90

08004620 <vTaskSwitchContext>:

#endif /* configUSE_APPLICATION_TASK_TAG */
/*-----------------------------------------------------------*/

void vTaskSwitchContext( void )
{
 8004620:	b480      	push	{r7}
 8004622:	b087      	sub	sp, #28
 8004624:	af00      	add	r7, sp, #0
	if( uxSchedulerSuspended != ( UBaseType_t ) pdFALSE )
 8004626:	4b26      	ldr	r3, [pc, #152]	; (80046c0 <vTaskSwitchContext+0xa0>)
 8004628:	681b      	ldr	r3, [r3, #0]
 800462a:	2b00      	cmp	r3, #0
 800462c:	d003      	beq.n	8004636 <vTaskSwitchContext+0x16>
	{
		/* The scheduler is currently suspended - do not allow a context
		switch. */
		xYieldPending = pdTRUE;
 800462e:	4b25      	ldr	r3, [pc, #148]	; (80046c4 <vTaskSwitchContext+0xa4>)
 8004630:	2201      	movs	r2, #1
 8004632:	601a      	str	r2, [r3, #0]
 8004634:	e03e      	b.n	80046b4 <vTaskSwitchContext+0x94>
	}
	else
	{
		xYieldPending = pdFALSE;
 8004636:	4b23      	ldr	r3, [pc, #140]	; (80046c4 <vTaskSwitchContext+0xa4>)
 8004638:	2200      	movs	r2, #0
 800463a:	601a      	str	r2, [r3, #0]
		}
		#endif

		/* Select a new task to run using either the generic C or port
		optimised asm code. */
		taskSELECT_HIGHEST_PRIORITY_TASK(); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800463c:	4b22      	ldr	r3, [pc, #136]	; (80046c8 <vTaskSwitchContext+0xa8>)
 800463e:	681b      	ldr	r3, [r3, #0]
 8004640:	60fb      	str	r3, [r7, #12]
	/* Generic helper function. */
	__attribute__( ( always_inline ) ) static inline uint8_t ucPortCountLeadingZeros( uint32_t ulBitmap )
	{
	uint8_t ucReturn;

		__asm volatile ( "clz %0, %1" : "=r" ( ucReturn ) : "r" ( ulBitmap ) : "memory" );
 8004642:	68fb      	ldr	r3, [r7, #12]
 8004644:	fab3 f383 	clz	r3, r3
 8004648:	72fb      	strb	r3, [r7, #11]
		return ucReturn;
 800464a:	7afb      	ldrb	r3, [r7, #11]
 800464c:	f1c3 031f 	rsb	r3, r3, #31
 8004650:	617b      	str	r3, [r7, #20]
 8004652:	491e      	ldr	r1, [pc, #120]	; (80046cc <vTaskSwitchContext+0xac>)
 8004654:	697a      	ldr	r2, [r7, #20]
 8004656:	4613      	mov	r3, r2
 8004658:	009b      	lsls	r3, r3, #2
 800465a:	4413      	add	r3, r2
 800465c:	009b      	lsls	r3, r3, #2
 800465e:	440b      	add	r3, r1
 8004660:	681b      	ldr	r3, [r3, #0]
 8004662:	2b00      	cmp	r3, #0
 8004664:	d109      	bne.n	800467a <vTaskSwitchContext+0x5a>

portFORCE_INLINE static void vPortRaiseBASEPRI( void )
{
uint32_t ulNewBASEPRI;

	__asm volatile
 8004666:	f04f 03fc 	mov.w	r3, #252	; 0xfc
 800466a:	f383 8811 	msr	BASEPRI, r3
 800466e:	f3bf 8f6f 	isb	sy
 8004672:	f3bf 8f4f 	dsb	sy
 8004676:	607b      	str	r3, [r7, #4]
 8004678:	e7fe      	b.n	8004678 <vTaskSwitchContext+0x58>
 800467a:	697a      	ldr	r2, [r7, #20]
 800467c:	4613      	mov	r3, r2
 800467e:	009b      	lsls	r3, r3, #2
 8004680:	4413      	add	r3, r2
 8004682:	009b      	lsls	r3, r3, #2
 8004684:	4a11      	ldr	r2, [pc, #68]	; (80046cc <vTaskSwitchContext+0xac>)
 8004686:	4413      	add	r3, r2
 8004688:	613b      	str	r3, [r7, #16]
 800468a:	693b      	ldr	r3, [r7, #16]
 800468c:	685b      	ldr	r3, [r3, #4]
 800468e:	685a      	ldr	r2, [r3, #4]
 8004690:	693b      	ldr	r3, [r7, #16]
 8004692:	605a      	str	r2, [r3, #4]
 8004694:	693b      	ldr	r3, [r7, #16]
 8004696:	685a      	ldr	r2, [r3, #4]
 8004698:	693b      	ldr	r3, [r7, #16]
 800469a:	3308      	adds	r3, #8
 800469c:	429a      	cmp	r2, r3
 800469e:	d104      	bne.n	80046aa <vTaskSwitchContext+0x8a>
 80046a0:	693b      	ldr	r3, [r7, #16]
 80046a2:	685b      	ldr	r3, [r3, #4]
 80046a4:	685a      	ldr	r2, [r3, #4]
 80046a6:	693b      	ldr	r3, [r7, #16]
 80046a8:	605a      	str	r2, [r3, #4]
 80046aa:	693b      	ldr	r3, [r7, #16]
 80046ac:	685b      	ldr	r3, [r3, #4]
 80046ae:	68db      	ldr	r3, [r3, #12]
 80046b0:	4a07      	ldr	r2, [pc, #28]	; (80046d0 <vTaskSwitchContext+0xb0>)
 80046b2:	6013      	str	r3, [r2, #0]
			structure specific to this task. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
		}
		#endif /* configUSE_NEWLIB_REENTRANT */
	}
}
 80046b4:	371c      	adds	r7, #28
 80046b6:	46bd      	mov	sp, r7
 80046b8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80046bc:	4770      	bx	lr
 80046be:	bf00      	nop
 80046c0:	1ffe8aa4 	.word	0x1ffe8aa4
 80046c4:	1ffe8a90 	.word	0x1ffe8a90
 80046c8:	1ffe8a84 	.word	0x1ffe8a84
 80046cc:	1ffe89a8 	.word	0x1ffe89a8
 80046d0:	1ffe89a4 	.word	0x1ffe89a4

080046d4 <vTaskPlaceOnEventList>:
/*-----------------------------------------------------------*/

void vTaskPlaceOnEventList( List_t * const pxEventList, const TickType_t xTicksToWait )
{
 80046d4:	b580      	push	{r7, lr}
 80046d6:	b084      	sub	sp, #16
 80046d8:	af00      	add	r7, sp, #0
 80046da:	6078      	str	r0, [r7, #4]
 80046dc:	6039      	str	r1, [r7, #0]
	configASSERT( pxEventList );
 80046de:	687b      	ldr	r3, [r7, #4]
 80046e0:	2b00      	cmp	r3, #0
 80046e2:	d109      	bne.n	80046f8 <vTaskPlaceOnEventList+0x24>
 80046e4:	f04f 03fc 	mov.w	r3, #252	; 0xfc
 80046e8:	f383 8811 	msr	BASEPRI, r3
 80046ec:	f3bf 8f6f 	isb	sy
 80046f0:	f3bf 8f4f 	dsb	sy
 80046f4:	60fb      	str	r3, [r7, #12]
 80046f6:	e7fe      	b.n	80046f6 <vTaskPlaceOnEventList+0x22>

	/* Place the event list item of the TCB in the appropriate event list.
	This is placed in the list in priority order so the highest priority task
	is the first to be woken by the event.  The queue that contains the event
	list is locked, preventing simultaneous access from interrupts. */
	vListInsert( pxEventList, &( pxCurrentTCB->xEventListItem ) );
 80046f8:	4b06      	ldr	r3, [pc, #24]	; (8004714 <vTaskPlaceOnEventList+0x40>)
 80046fa:	681b      	ldr	r3, [r3, #0]
 80046fc:	3318      	adds	r3, #24
 80046fe:	6878      	ldr	r0, [r7, #4]
 8004700:	4619      	mov	r1, r3
 8004702:	f7fe fce1 	bl	80030c8 <vListInsert>

	prvAddCurrentTaskToDelayedList( xTicksToWait, pdTRUE );
 8004706:	6838      	ldr	r0, [r7, #0]
 8004708:	2101      	movs	r1, #1
 800470a:	f000 fbab 	bl	8004e64 <prvAddCurrentTaskToDelayedList>
}
 800470e:	3710      	adds	r7, #16
 8004710:	46bd      	mov	sp, r7
 8004712:	bd80      	pop	{r7, pc}
 8004714:	1ffe89a4 	.word	0x1ffe89a4

08004718 <vTaskPlaceOnEventListRestricted>:
/*-----------------------------------------------------------*/

#if( configUSE_TIMERS == 1 )

	void vTaskPlaceOnEventListRestricted( List_t * const pxEventList, TickType_t xTicksToWait, const BaseType_t xWaitIndefinitely )
	{
 8004718:	b580      	push	{r7, lr}
 800471a:	b086      	sub	sp, #24
 800471c:	af00      	add	r7, sp, #0
 800471e:	60f8      	str	r0, [r7, #12]
 8004720:	60b9      	str	r1, [r7, #8]
 8004722:	607a      	str	r2, [r7, #4]
		configASSERT( pxEventList );
 8004724:	68fb      	ldr	r3, [r7, #12]
 8004726:	2b00      	cmp	r3, #0
 8004728:	d109      	bne.n	800473e <vTaskPlaceOnEventListRestricted+0x26>
 800472a:	f04f 03fc 	mov.w	r3, #252	; 0xfc
 800472e:	f383 8811 	msr	BASEPRI, r3
 8004732:	f3bf 8f6f 	isb	sy
 8004736:	f3bf 8f4f 	dsb	sy
 800473a:	617b      	str	r3, [r7, #20]
 800473c:	e7fe      	b.n	800473c <vTaskPlaceOnEventListRestricted+0x24>

		/* Place the event list item of the TCB in the appropriate event list.
		In this case it is assume that this is the only task that is going to
		be waiting on this event list, so the faster vListInsertEnd() function
		can be used in place of vListInsert. */
		vListInsertEnd( pxEventList, &( pxCurrentTCB->xEventListItem ) );
 800473e:	4b0a      	ldr	r3, [pc, #40]	; (8004768 <vTaskPlaceOnEventListRestricted+0x50>)
 8004740:	681b      	ldr	r3, [r3, #0]
 8004742:	3318      	adds	r3, #24
 8004744:	68f8      	ldr	r0, [r7, #12]
 8004746:	4619      	mov	r1, r3
 8004748:	f7fe fc9a 	bl	8003080 <vListInsertEnd>

		/* If the task should block indefinitely then set the block time to a
		value that will be recognised as an indefinite delay inside the
		prvAddCurrentTaskToDelayedList() function. */
		if( xWaitIndefinitely != pdFALSE )
 800474c:	687b      	ldr	r3, [r7, #4]
 800474e:	2b00      	cmp	r3, #0
 8004750:	d002      	beq.n	8004758 <vTaskPlaceOnEventListRestricted+0x40>
		{
			xTicksToWait = portMAX_DELAY;
 8004752:	f04f 33ff 	mov.w	r3, #4294967295
 8004756:	60bb      	str	r3, [r7, #8]
		}

		traceTASK_DELAY_UNTIL( ( xTickCount + xTicksToWait ) );
		prvAddCurrentTaskToDelayedList( xTicksToWait, xWaitIndefinitely );
 8004758:	68b8      	ldr	r0, [r7, #8]
 800475a:	6879      	ldr	r1, [r7, #4]
 800475c:	f000 fb82 	bl	8004e64 <prvAddCurrentTaskToDelayedList>
	}
 8004760:	3718      	adds	r7, #24
 8004762:	46bd      	mov	sp, r7
 8004764:	bd80      	pop	{r7, pc}
 8004766:	bf00      	nop
 8004768:	1ffe89a4 	.word	0x1ffe89a4

0800476c <xTaskRemoveFromEventList>:

#endif /* configUSE_TIMERS */
/*-----------------------------------------------------------*/

BaseType_t xTaskRemoveFromEventList( const List_t * const pxEventList )
{
 800476c:	b580      	push	{r7, lr}
 800476e:	b086      	sub	sp, #24
 8004770:	af00      	add	r7, sp, #0
 8004772:	6078      	str	r0, [r7, #4]
	get called - the lock count on the queue will get modified instead.  This
	means exclusive access to the event list is guaranteed here.

	This function assumes that a check has already been made to ensure that
	pxEventList is not empty. */
	pxUnblockedTCB = listGET_OWNER_OF_HEAD_ENTRY( pxEventList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8004774:	687b      	ldr	r3, [r7, #4]
 8004776:	68db      	ldr	r3, [r3, #12]
 8004778:	68db      	ldr	r3, [r3, #12]
 800477a:	613b      	str	r3, [r7, #16]
	configASSERT( pxUnblockedTCB );
 800477c:	693b      	ldr	r3, [r7, #16]
 800477e:	2b00      	cmp	r3, #0
 8004780:	d109      	bne.n	8004796 <xTaskRemoveFromEventList+0x2a>
 8004782:	f04f 03fc 	mov.w	r3, #252	; 0xfc
 8004786:	f383 8811 	msr	BASEPRI, r3
 800478a:	f3bf 8f6f 	isb	sy
 800478e:	f3bf 8f4f 	dsb	sy
 8004792:	60fb      	str	r3, [r7, #12]
 8004794:	e7fe      	b.n	8004794 <xTaskRemoveFromEventList+0x28>
	( void ) uxListRemove( &( pxUnblockedTCB->xEventListItem ) );
 8004796:	693b      	ldr	r3, [r7, #16]
 8004798:	3318      	adds	r3, #24
 800479a:	4618      	mov	r0, r3
 800479c:	f7fe fccc 	bl	8003138 <uxListRemove>

	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 80047a0:	4b1e      	ldr	r3, [pc, #120]	; (800481c <xTaskRemoveFromEventList+0xb0>)
 80047a2:	681b      	ldr	r3, [r3, #0]
 80047a4:	2b00      	cmp	r3, #0
 80047a6:	d11e      	bne.n	80047e6 <xTaskRemoveFromEventList+0x7a>
	{
		( void ) uxListRemove( &( pxUnblockedTCB->xStateListItem ) );
 80047a8:	693b      	ldr	r3, [r7, #16]
 80047aa:	3304      	adds	r3, #4
 80047ac:	4618      	mov	r0, r3
 80047ae:	f7fe fcc3 	bl	8003138 <uxListRemove>
		prvAddTaskToReadyList( pxUnblockedTCB );
 80047b2:	693b      	ldr	r3, [r7, #16]
 80047b4:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80047b6:	461a      	mov	r2, r3
 80047b8:	2301      	movs	r3, #1
 80047ba:	fa03 f202 	lsl.w	r2, r3, r2
 80047be:	4b18      	ldr	r3, [pc, #96]	; (8004820 <xTaskRemoveFromEventList+0xb4>)
 80047c0:	681b      	ldr	r3, [r3, #0]
 80047c2:	4313      	orrs	r3, r2
 80047c4:	4a16      	ldr	r2, [pc, #88]	; (8004820 <xTaskRemoveFromEventList+0xb4>)
 80047c6:	6013      	str	r3, [r2, #0]
 80047c8:	693b      	ldr	r3, [r7, #16]
 80047ca:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80047cc:	4613      	mov	r3, r2
 80047ce:	009b      	lsls	r3, r3, #2
 80047d0:	4413      	add	r3, r2
 80047d2:	009b      	lsls	r3, r3, #2
 80047d4:	4a13      	ldr	r2, [pc, #76]	; (8004824 <xTaskRemoveFromEventList+0xb8>)
 80047d6:	441a      	add	r2, r3
 80047d8:	693b      	ldr	r3, [r7, #16]
 80047da:	3304      	adds	r3, #4
 80047dc:	4610      	mov	r0, r2
 80047de:	4619      	mov	r1, r3
 80047e0:	f7fe fc4e 	bl	8003080 <vListInsertEnd>
 80047e4:	e005      	b.n	80047f2 <xTaskRemoveFromEventList+0x86>
	}
	else
	{
		/* The delayed and ready lists cannot be accessed, so hold this task
		pending until the scheduler is resumed. */
		vListInsertEnd( &( xPendingReadyList ), &( pxUnblockedTCB->xEventListItem ) );
 80047e6:	693b      	ldr	r3, [r7, #16]
 80047e8:	3318      	adds	r3, #24
 80047ea:	480f      	ldr	r0, [pc, #60]	; (8004828 <xTaskRemoveFromEventList+0xbc>)
 80047ec:	4619      	mov	r1, r3
 80047ee:	f7fe fc47 	bl	8003080 <vListInsertEnd>
	}

	if( pxUnblockedTCB->uxPriority > pxCurrentTCB->uxPriority )
 80047f2:	693b      	ldr	r3, [r7, #16]
 80047f4:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80047f6:	4b0d      	ldr	r3, [pc, #52]	; (800482c <xTaskRemoveFromEventList+0xc0>)
 80047f8:	681b      	ldr	r3, [r3, #0]
 80047fa:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80047fc:	429a      	cmp	r2, r3
 80047fe:	d905      	bls.n	800480c <xTaskRemoveFromEventList+0xa0>
	{
		/* Return true if the task removed from the event list has a higher
		priority than the calling task.  This allows the calling task to know if
		it should force a context switch now. */
		xReturn = pdTRUE;
 8004800:	2301      	movs	r3, #1
 8004802:	617b      	str	r3, [r7, #20]

		/* Mark that a yield is pending in case the user is not using the
		"xHigherPriorityTaskWoken" parameter to an ISR safe FreeRTOS function. */
		xYieldPending = pdTRUE;
 8004804:	4b0a      	ldr	r3, [pc, #40]	; (8004830 <xTaskRemoveFromEventList+0xc4>)
 8004806:	2201      	movs	r2, #1
 8004808:	601a      	str	r2, [r3, #0]
 800480a:	e001      	b.n	8004810 <xTaskRemoveFromEventList+0xa4>
	}
	else
	{
		xReturn = pdFALSE;
 800480c:	2300      	movs	r3, #0
 800480e:	617b      	str	r3, [r7, #20]
	}

	return xReturn;
 8004810:	697b      	ldr	r3, [r7, #20]
}
 8004812:	4618      	mov	r0, r3
 8004814:	3718      	adds	r7, #24
 8004816:	46bd      	mov	sp, r7
 8004818:	bd80      	pop	{r7, pc}
 800481a:	bf00      	nop
 800481c:	1ffe8aa4 	.word	0x1ffe8aa4
 8004820:	1ffe8a84 	.word	0x1ffe8a84
 8004824:	1ffe89a8 	.word	0x1ffe89a8
 8004828:	1ffe8a3c 	.word	0x1ffe8a3c
 800482c:	1ffe89a4 	.word	0x1ffe89a4
 8004830:	1ffe8a90 	.word	0x1ffe8a90

08004834 <vTaskInternalSetTimeOutState>:
	taskEXIT_CRITICAL();
}
/*-----------------------------------------------------------*/

void vTaskInternalSetTimeOutState( TimeOut_t * const pxTimeOut )
{
 8004834:	b480      	push	{r7}
 8004836:	b083      	sub	sp, #12
 8004838:	af00      	add	r7, sp, #0
 800483a:	6078      	str	r0, [r7, #4]
	/* For internal use only as it does not use a critical section. */
	pxTimeOut->xOverflowCount = xNumOfOverflows;
 800483c:	4b06      	ldr	r3, [pc, #24]	; (8004858 <vTaskInternalSetTimeOutState+0x24>)
 800483e:	681a      	ldr	r2, [r3, #0]
 8004840:	687b      	ldr	r3, [r7, #4]
 8004842:	601a      	str	r2, [r3, #0]
	pxTimeOut->xTimeOnEntering = xTickCount;
 8004844:	4b05      	ldr	r3, [pc, #20]	; (800485c <vTaskInternalSetTimeOutState+0x28>)
 8004846:	681a      	ldr	r2, [r3, #0]
 8004848:	687b      	ldr	r3, [r7, #4]
 800484a:	605a      	str	r2, [r3, #4]
}
 800484c:	370c      	adds	r7, #12
 800484e:	46bd      	mov	sp, r7
 8004850:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004854:	4770      	bx	lr
 8004856:	bf00      	nop
 8004858:	1ffe8a94 	.word	0x1ffe8a94
 800485c:	1ffe8a80 	.word	0x1ffe8a80

08004860 <xTaskCheckForTimeOut>:
/*-----------------------------------------------------------*/

BaseType_t xTaskCheckForTimeOut( TimeOut_t * const pxTimeOut, TickType_t * const pxTicksToWait )
{
 8004860:	b580      	push	{r7, lr}
 8004862:	b088      	sub	sp, #32
 8004864:	af00      	add	r7, sp, #0
 8004866:	6078      	str	r0, [r7, #4]
 8004868:	6039      	str	r1, [r7, #0]
BaseType_t xReturn;

	configASSERT( pxTimeOut );
 800486a:	687b      	ldr	r3, [r7, #4]
 800486c:	2b00      	cmp	r3, #0
 800486e:	d109      	bne.n	8004884 <xTaskCheckForTimeOut+0x24>
 8004870:	f04f 03fc 	mov.w	r3, #252	; 0xfc
 8004874:	f383 8811 	msr	BASEPRI, r3
 8004878:	f3bf 8f6f 	isb	sy
 800487c:	f3bf 8f4f 	dsb	sy
 8004880:	613b      	str	r3, [r7, #16]
 8004882:	e7fe      	b.n	8004882 <xTaskCheckForTimeOut+0x22>
	configASSERT( pxTicksToWait );
 8004884:	683b      	ldr	r3, [r7, #0]
 8004886:	2b00      	cmp	r3, #0
 8004888:	d109      	bne.n	800489e <xTaskCheckForTimeOut+0x3e>
 800488a:	f04f 03fc 	mov.w	r3, #252	; 0xfc
 800488e:	f383 8811 	msr	BASEPRI, r3
 8004892:	f3bf 8f6f 	isb	sy
 8004896:	f3bf 8f4f 	dsb	sy
 800489a:	60fb      	str	r3, [r7, #12]
 800489c:	e7fe      	b.n	800489c <xTaskCheckForTimeOut+0x3c>

	taskENTER_CRITICAL();
 800489e:	f7fe fa89 	bl	8002db4 <vPortEnterCritical>
	{
		/* Minor optimisation.  The tick count cannot change in this block. */
		const TickType_t xConstTickCount = xTickCount;
 80048a2:	4b24      	ldr	r3, [pc, #144]	; (8004934 <xTaskCheckForTimeOut+0xd4>)
 80048a4:	681b      	ldr	r3, [r3, #0]
 80048a6:	61bb      	str	r3, [r7, #24]
		const TickType_t xElapsedTime = xConstTickCount - pxTimeOut->xTimeOnEntering;
 80048a8:	687b      	ldr	r3, [r7, #4]
 80048aa:	685b      	ldr	r3, [r3, #4]
 80048ac:	69ba      	ldr	r2, [r7, #24]
 80048ae:	1ad3      	subs	r3, r2, r3
 80048b0:	617b      	str	r3, [r7, #20]

		#if( INCLUDE_xTaskAbortDelay == 1 )
			if( pxCurrentTCB->ucDelayAborted != ( uint8_t ) pdFALSE )
 80048b2:	4b21      	ldr	r3, [pc, #132]	; (8004938 <xTaskCheckForTimeOut+0xd8>)
 80048b4:	681b      	ldr	r3, [r3, #0]
 80048b6:	f893 306d 	ldrb.w	r3, [r3, #109]	; 0x6d
 80048ba:	2b00      	cmp	r3, #0
 80048bc:	d007      	beq.n	80048ce <xTaskCheckForTimeOut+0x6e>
			{
				/* The delay was aborted, which is not the same as a time out,
				but has the same result. */
				pxCurrentTCB->ucDelayAborted = pdFALSE;
 80048be:	4b1e      	ldr	r3, [pc, #120]	; (8004938 <xTaskCheckForTimeOut+0xd8>)
 80048c0:	681b      	ldr	r3, [r3, #0]
 80048c2:	2200      	movs	r2, #0
 80048c4:	f883 206d 	strb.w	r2, [r3, #109]	; 0x6d
				xReturn = pdTRUE;
 80048c8:	2301      	movs	r3, #1
 80048ca:	61fb      	str	r3, [r7, #28]
 80048cc:	e02b      	b.n	8004926 <xTaskCheckForTimeOut+0xc6>
			}
			else
		#endif

		#if ( INCLUDE_vTaskSuspend == 1 )
			if( *pxTicksToWait == portMAX_DELAY )
 80048ce:	683b      	ldr	r3, [r7, #0]
 80048d0:	681b      	ldr	r3, [r3, #0]
 80048d2:	f1b3 3fff 	cmp.w	r3, #4294967295
 80048d6:	d102      	bne.n	80048de <xTaskCheckForTimeOut+0x7e>
			{
				/* If INCLUDE_vTaskSuspend is set to 1 and the block time
				specified is the maximum block time then the task should block
				indefinitely, and therefore never time out. */
				xReturn = pdFALSE;
 80048d8:	2300      	movs	r3, #0
 80048da:	61fb      	str	r3, [r7, #28]
 80048dc:	e023      	b.n	8004926 <xTaskCheckForTimeOut+0xc6>
			}
			else
		#endif

		if( ( xNumOfOverflows != pxTimeOut->xOverflowCount ) && ( xConstTickCount >= pxTimeOut->xTimeOnEntering ) ) /*lint !e525 Indentation preferred as is to make code within pre-processor directives clearer. */
 80048de:	687b      	ldr	r3, [r7, #4]
 80048e0:	681a      	ldr	r2, [r3, #0]
 80048e2:	4b16      	ldr	r3, [pc, #88]	; (800493c <xTaskCheckForTimeOut+0xdc>)
 80048e4:	681b      	ldr	r3, [r3, #0]
 80048e6:	429a      	cmp	r2, r3
 80048e8:	d007      	beq.n	80048fa <xTaskCheckForTimeOut+0x9a>
 80048ea:	687b      	ldr	r3, [r7, #4]
 80048ec:	685a      	ldr	r2, [r3, #4]
 80048ee:	69bb      	ldr	r3, [r7, #24]
 80048f0:	429a      	cmp	r2, r3
 80048f2:	d802      	bhi.n	80048fa <xTaskCheckForTimeOut+0x9a>
			/* The tick count is greater than the time at which
			vTaskSetTimeout() was called, but has also overflowed since
			vTaskSetTimeOut() was called.  It must have wrapped all the way
			around and gone past again. This passed since vTaskSetTimeout()
			was called. */
			xReturn = pdTRUE;
 80048f4:	2301      	movs	r3, #1
 80048f6:	61fb      	str	r3, [r7, #28]
 80048f8:	e015      	b.n	8004926 <xTaskCheckForTimeOut+0xc6>
		}
		else if( xElapsedTime < *pxTicksToWait ) /*lint !e961 Explicit casting is only redundant with some compilers, whereas others require it to prevent integer conversion errors. */
 80048fa:	683b      	ldr	r3, [r7, #0]
 80048fc:	681a      	ldr	r2, [r3, #0]
 80048fe:	697b      	ldr	r3, [r7, #20]
 8004900:	429a      	cmp	r2, r3
 8004902:	d90b      	bls.n	800491c <xTaskCheckForTimeOut+0xbc>
		{
			/* Not a genuine timeout. Adjust parameters for time remaining. */
			*pxTicksToWait -= xElapsedTime;
 8004904:	683b      	ldr	r3, [r7, #0]
 8004906:	681a      	ldr	r2, [r3, #0]
 8004908:	697b      	ldr	r3, [r7, #20]
 800490a:	1ad2      	subs	r2, r2, r3
 800490c:	683b      	ldr	r3, [r7, #0]
 800490e:	601a      	str	r2, [r3, #0]
			vTaskInternalSetTimeOutState( pxTimeOut );
 8004910:	6878      	ldr	r0, [r7, #4]
 8004912:	f7ff ff8f 	bl	8004834 <vTaskInternalSetTimeOutState>
			xReturn = pdFALSE;
 8004916:	2300      	movs	r3, #0
 8004918:	61fb      	str	r3, [r7, #28]
 800491a:	e004      	b.n	8004926 <xTaskCheckForTimeOut+0xc6>
		}
		else
		{
			*pxTicksToWait = 0;
 800491c:	683b      	ldr	r3, [r7, #0]
 800491e:	2200      	movs	r2, #0
 8004920:	601a      	str	r2, [r3, #0]
			xReturn = pdTRUE;
 8004922:	2301      	movs	r3, #1
 8004924:	61fb      	str	r3, [r7, #28]
		}
	}
	taskEXIT_CRITICAL();
 8004926:	f7fe fa73 	bl	8002e10 <vPortExitCritical>

	return xReturn;
 800492a:	69fb      	ldr	r3, [r7, #28]
}
 800492c:	4618      	mov	r0, r3
 800492e:	3720      	adds	r7, #32
 8004930:	46bd      	mov	sp, r7
 8004932:	bd80      	pop	{r7, pc}
 8004934:	1ffe8a80 	.word	0x1ffe8a80
 8004938:	1ffe89a4 	.word	0x1ffe89a4
 800493c:	1ffe8a94 	.word	0x1ffe8a94

08004940 <vTaskMissedYield>:
/*-----------------------------------------------------------*/

void vTaskMissedYield( void )
{
 8004940:	b480      	push	{r7}
 8004942:	af00      	add	r7, sp, #0
	xYieldPending = pdTRUE;
 8004944:	4b03      	ldr	r3, [pc, #12]	; (8004954 <vTaskMissedYield+0x14>)
 8004946:	2201      	movs	r2, #1
 8004948:	601a      	str	r2, [r3, #0]
}
 800494a:	46bd      	mov	sp, r7
 800494c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004950:	4770      	bx	lr
 8004952:	bf00      	nop
 8004954:	1ffe8a90 	.word	0x1ffe8a90

08004958 <prvIdleTask>:
 *
 * void prvIdleTask( void *pvParameters );
 *
 */
static portTASK_FUNCTION( prvIdleTask, pvParameters )
{
 8004958:	b580      	push	{r7, lr}
 800495a:	b082      	sub	sp, #8
 800495c:	af00      	add	r7, sp, #0
 800495e:	6078      	str	r0, [r7, #4]

	for( ;; )
	{
		/* See if any tasks have deleted themselves - if so then the idle task
		is responsible for freeing the deleted task's TCB and stack. */
		prvCheckTasksWaitingTermination();
 8004960:	f000 f850 	bl	8004a04 <prvCheckTasksWaitingTermination>

			A critical region is not required here as we are just reading from
			the list, and an occasional incorrect value will not matter.  If
			the ready list at the idle priority contains more than one task
			then a task other than the idle task is ready to execute. */
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ tskIDLE_PRIORITY ] ) ) > ( UBaseType_t ) 1 )
 8004964:	4b06      	ldr	r3, [pc, #24]	; (8004980 <prvIdleTask+0x28>)
 8004966:	681b      	ldr	r3, [r3, #0]
 8004968:	2b01      	cmp	r3, #1
 800496a:	d907      	bls.n	800497c <prvIdleTask+0x24>
			{
				taskYIELD();
 800496c:	4b05      	ldr	r3, [pc, #20]	; (8004984 <prvIdleTask+0x2c>)
 800496e:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8004972:	601a      	str	r2, [r3, #0]
 8004974:	f3bf 8f4f 	dsb	sy
 8004978:	f3bf 8f6f 	isb	sy
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
		#endif /* configUSE_TICKLESS_IDLE */
	}
 800497c:	e7f0      	b.n	8004960 <prvIdleTask+0x8>
 800497e:	bf00      	nop
 8004980:	1ffe89a8 	.word	0x1ffe89a8
 8004984:	e000ed04 	.word	0xe000ed04

08004988 <prvInitialiseTaskLists>:

#endif /* portUSING_MPU_WRAPPERS */
/*-----------------------------------------------------------*/

static void prvInitialiseTaskLists( void )
{
 8004988:	b580      	push	{r7, lr}
 800498a:	b082      	sub	sp, #8
 800498c:	af00      	add	r7, sp, #0
UBaseType_t uxPriority;

	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 800498e:	2300      	movs	r3, #0
 8004990:	607b      	str	r3, [r7, #4]
 8004992:	e00c      	b.n	80049ae <prvInitialiseTaskLists+0x26>
	{
		vListInitialise( &( pxReadyTasksLists[ uxPriority ] ) );
 8004994:	687a      	ldr	r2, [r7, #4]
 8004996:	4613      	mov	r3, r2
 8004998:	009b      	lsls	r3, r3, #2
 800499a:	4413      	add	r3, r2
 800499c:	009b      	lsls	r3, r3, #2
 800499e:	4a11      	ldr	r2, [pc, #68]	; (80049e4 <prvInitialiseTaskLists+0x5c>)
 80049a0:	4413      	add	r3, r2
 80049a2:	4618      	mov	r0, r3
 80049a4:	f7fe fb40 	bl	8003028 <vListInitialise>

static void prvInitialiseTaskLists( void )
{
UBaseType_t uxPriority;

	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 80049a8:	687b      	ldr	r3, [r7, #4]
 80049aa:	3301      	adds	r3, #1
 80049ac:	607b      	str	r3, [r7, #4]
 80049ae:	687b      	ldr	r3, [r7, #4]
 80049b0:	2b04      	cmp	r3, #4
 80049b2:	d9ef      	bls.n	8004994 <prvInitialiseTaskLists+0xc>
	{
		vListInitialise( &( pxReadyTasksLists[ uxPriority ] ) );
	}

	vListInitialise( &xDelayedTaskList1 );
 80049b4:	480c      	ldr	r0, [pc, #48]	; (80049e8 <prvInitialiseTaskLists+0x60>)
 80049b6:	f7fe fb37 	bl	8003028 <vListInitialise>
	vListInitialise( &xDelayedTaskList2 );
 80049ba:	480c      	ldr	r0, [pc, #48]	; (80049ec <prvInitialiseTaskLists+0x64>)
 80049bc:	f7fe fb34 	bl	8003028 <vListInitialise>
	vListInitialise( &xPendingReadyList );
 80049c0:	480b      	ldr	r0, [pc, #44]	; (80049f0 <prvInitialiseTaskLists+0x68>)
 80049c2:	f7fe fb31 	bl	8003028 <vListInitialise>

	#if ( INCLUDE_vTaskDelete == 1 )
	{
		vListInitialise( &xTasksWaitingTermination );
 80049c6:	480b      	ldr	r0, [pc, #44]	; (80049f4 <prvInitialiseTaskLists+0x6c>)
 80049c8:	f7fe fb2e 	bl	8003028 <vListInitialise>
	}
	#endif /* INCLUDE_vTaskDelete */

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		vListInitialise( &xSuspendedTaskList );
 80049cc:	480a      	ldr	r0, [pc, #40]	; (80049f8 <prvInitialiseTaskLists+0x70>)
 80049ce:	f7fe fb2b 	bl	8003028 <vListInitialise>
	}
	#endif /* INCLUDE_vTaskSuspend */

	/* Start with pxDelayedTaskList using list1 and the pxOverflowDelayedTaskList
	using list2. */
	pxDelayedTaskList = &xDelayedTaskList1;
 80049d2:	4b0a      	ldr	r3, [pc, #40]	; (80049fc <prvInitialiseTaskLists+0x74>)
 80049d4:	4a04      	ldr	r2, [pc, #16]	; (80049e8 <prvInitialiseTaskLists+0x60>)
 80049d6:	601a      	str	r2, [r3, #0]
	pxOverflowDelayedTaskList = &xDelayedTaskList2;
 80049d8:	4b09      	ldr	r3, [pc, #36]	; (8004a00 <prvInitialiseTaskLists+0x78>)
 80049da:	4a04      	ldr	r2, [pc, #16]	; (80049ec <prvInitialiseTaskLists+0x64>)
 80049dc:	601a      	str	r2, [r3, #0]
}
 80049de:	3708      	adds	r7, #8
 80049e0:	46bd      	mov	sp, r7
 80049e2:	bd80      	pop	{r7, pc}
 80049e4:	1ffe89a8 	.word	0x1ffe89a8
 80049e8:	1ffe8a0c 	.word	0x1ffe8a0c
 80049ec:	1ffe8a20 	.word	0x1ffe8a20
 80049f0:	1ffe8a3c 	.word	0x1ffe8a3c
 80049f4:	1ffe8a50 	.word	0x1ffe8a50
 80049f8:	1ffe8a68 	.word	0x1ffe8a68
 80049fc:	1ffe8a34 	.word	0x1ffe8a34
 8004a00:	1ffe8a38 	.word	0x1ffe8a38

08004a04 <prvCheckTasksWaitingTermination>:
/*-----------------------------------------------------------*/

static void prvCheckTasksWaitingTermination( void )
{
 8004a04:	b580      	push	{r7, lr}
 8004a06:	b082      	sub	sp, #8
 8004a08:	af00      	add	r7, sp, #0
	{
		TCB_t *pxTCB;

		/* uxDeletedTasksWaitingCleanUp is used to prevent taskENTER_CRITICAL()
		being called too often in the idle task. */
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 8004a0a:	e019      	b.n	8004a40 <prvCheckTasksWaitingTermination+0x3c>
		{
			taskENTER_CRITICAL();
 8004a0c:	f7fe f9d2 	bl	8002db4 <vPortEnterCritical>
			{
				pxTCB = listGET_OWNER_OF_HEAD_ENTRY( ( &xTasksWaitingTermination ) ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8004a10:	4b0f      	ldr	r3, [pc, #60]	; (8004a50 <prvCheckTasksWaitingTermination+0x4c>)
 8004a12:	68db      	ldr	r3, [r3, #12]
 8004a14:	68db      	ldr	r3, [r3, #12]
 8004a16:	607b      	str	r3, [r7, #4]
				( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 8004a18:	687b      	ldr	r3, [r7, #4]
 8004a1a:	3304      	adds	r3, #4
 8004a1c:	4618      	mov	r0, r3
 8004a1e:	f7fe fb8b 	bl	8003138 <uxListRemove>
				--uxCurrentNumberOfTasks;
 8004a22:	4b0c      	ldr	r3, [pc, #48]	; (8004a54 <prvCheckTasksWaitingTermination+0x50>)
 8004a24:	681b      	ldr	r3, [r3, #0]
 8004a26:	3b01      	subs	r3, #1
 8004a28:	4a0a      	ldr	r2, [pc, #40]	; (8004a54 <prvCheckTasksWaitingTermination+0x50>)
 8004a2a:	6013      	str	r3, [r2, #0]
				--uxDeletedTasksWaitingCleanUp;
 8004a2c:	4b0a      	ldr	r3, [pc, #40]	; (8004a58 <prvCheckTasksWaitingTermination+0x54>)
 8004a2e:	681b      	ldr	r3, [r3, #0]
 8004a30:	3b01      	subs	r3, #1
 8004a32:	4a09      	ldr	r2, [pc, #36]	; (8004a58 <prvCheckTasksWaitingTermination+0x54>)
 8004a34:	6013      	str	r3, [r2, #0]
			}
			taskEXIT_CRITICAL();
 8004a36:	f7fe f9eb 	bl	8002e10 <vPortExitCritical>

			prvDeleteTCB( pxTCB );
 8004a3a:	6878      	ldr	r0, [r7, #4]
 8004a3c:	f000 f80e 	bl	8004a5c <prvDeleteTCB>
	{
		TCB_t *pxTCB;

		/* uxDeletedTasksWaitingCleanUp is used to prevent taskENTER_CRITICAL()
		being called too often in the idle task. */
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 8004a40:	4b05      	ldr	r3, [pc, #20]	; (8004a58 <prvCheckTasksWaitingTermination+0x54>)
 8004a42:	681b      	ldr	r3, [r3, #0]
 8004a44:	2b00      	cmp	r3, #0
 8004a46:	d1e1      	bne.n	8004a0c <prvCheckTasksWaitingTermination+0x8>

			prvDeleteTCB( pxTCB );
		}
	}
	#endif /* INCLUDE_vTaskDelete */
}
 8004a48:	3708      	adds	r7, #8
 8004a4a:	46bd      	mov	sp, r7
 8004a4c:	bd80      	pop	{r7, pc}
 8004a4e:	bf00      	nop
 8004a50:	1ffe8a50 	.word	0x1ffe8a50
 8004a54:	1ffe8a7c 	.word	0x1ffe8a7c
 8004a58:	1ffe8a64 	.word	0x1ffe8a64

08004a5c <prvDeleteTCB>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelete == 1 )

	static void prvDeleteTCB( TCB_t *pxTCB )
	{
 8004a5c:	b580      	push	{r7, lr}
 8004a5e:	b082      	sub	sp, #8
 8004a60:	af00      	add	r7, sp, #0
 8004a62:	6078      	str	r0, [r7, #4]

		#if( ( configSUPPORT_DYNAMIC_ALLOCATION == 1 ) && ( configSUPPORT_STATIC_ALLOCATION == 0 ) && ( portUSING_MPU_WRAPPERS == 0 ) )
		{
			/* The task can only have been allocated dynamically - free both
			the stack and TCB. */
			vPortFree( pxTCB->pxStack );
 8004a64:	687b      	ldr	r3, [r7, #4]
 8004a66:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004a68:	4618      	mov	r0, r3
 8004a6a:	f7fe facb 	bl	8003004 <vPortFree>
			vPortFree( pxTCB );
 8004a6e:	6878      	ldr	r0, [r7, #4]
 8004a70:	f7fe fac8 	bl	8003004 <vPortFree>
				configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB	);
				mtCOVERAGE_TEST_MARKER();
			}
		}
		#endif /* configSUPPORT_DYNAMIC_ALLOCATION */
	}
 8004a74:	3708      	adds	r7, #8
 8004a76:	46bd      	mov	sp, r7
 8004a78:	bd80      	pop	{r7, pc}
 8004a7a:	bf00      	nop

08004a7c <prvResetNextTaskUnblockTime>:

#endif /* INCLUDE_vTaskDelete */
/*-----------------------------------------------------------*/

static void prvResetNextTaskUnblockTime( void )
{
 8004a7c:	b480      	push	{r7}
 8004a7e:	b083      	sub	sp, #12
 8004a80:	af00      	add	r7, sp, #0
TCB_t *pxTCB;

	if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 8004a82:	4b0c      	ldr	r3, [pc, #48]	; (8004ab4 <prvResetNextTaskUnblockTime+0x38>)
 8004a84:	681b      	ldr	r3, [r3, #0]
 8004a86:	681b      	ldr	r3, [r3, #0]
 8004a88:	2b00      	cmp	r3, #0
 8004a8a:	d104      	bne.n	8004a96 <prvResetNextTaskUnblockTime+0x1a>
	{
		/* The new current delayed list is empty.  Set xNextTaskUnblockTime to
		the maximum possible value so it is	extremely unlikely that the
		if( xTickCount >= xNextTaskUnblockTime ) test will pass until
		there is an item in the delayed list. */
		xNextTaskUnblockTime = portMAX_DELAY;
 8004a8c:	4b0a      	ldr	r3, [pc, #40]	; (8004ab8 <prvResetNextTaskUnblockTime+0x3c>)
 8004a8e:	f04f 32ff 	mov.w	r2, #4294967295
 8004a92:	601a      	str	r2, [r3, #0]
 8004a94:	e008      	b.n	8004aa8 <prvResetNextTaskUnblockTime+0x2c>
	{
		/* The new current delayed list is not empty, get the value of
		the item at the head of the delayed list.  This is the time at
		which the task at the head of the delayed list should be removed
		from the Blocked state. */
		( pxTCB ) = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8004a96:	4b07      	ldr	r3, [pc, #28]	; (8004ab4 <prvResetNextTaskUnblockTime+0x38>)
 8004a98:	681b      	ldr	r3, [r3, #0]
 8004a9a:	68db      	ldr	r3, [r3, #12]
 8004a9c:	68db      	ldr	r3, [r3, #12]
 8004a9e:	607b      	str	r3, [r7, #4]
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
 8004aa0:	687b      	ldr	r3, [r7, #4]
 8004aa2:	685b      	ldr	r3, [r3, #4]
 8004aa4:	4a04      	ldr	r2, [pc, #16]	; (8004ab8 <prvResetNextTaskUnblockTime+0x3c>)
 8004aa6:	6013      	str	r3, [r2, #0]
	}
}
 8004aa8:	370c      	adds	r7, #12
 8004aaa:	46bd      	mov	sp, r7
 8004aac:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004ab0:	4770      	bx	lr
 8004ab2:	bf00      	nop
 8004ab4:	1ffe8a34 	.word	0x1ffe8a34
 8004ab8:	1ffe8a9c 	.word	0x1ffe8a9c

08004abc <xTaskGetSchedulerState>:
/*-----------------------------------------------------------*/

#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )

	BaseType_t xTaskGetSchedulerState( void )
	{
 8004abc:	b480      	push	{r7}
 8004abe:	b083      	sub	sp, #12
 8004ac0:	af00      	add	r7, sp, #0
	BaseType_t xReturn;

		if( xSchedulerRunning == pdFALSE )
 8004ac2:	4b0b      	ldr	r3, [pc, #44]	; (8004af0 <xTaskGetSchedulerState+0x34>)
 8004ac4:	681b      	ldr	r3, [r3, #0]
 8004ac6:	2b00      	cmp	r3, #0
 8004ac8:	d102      	bne.n	8004ad0 <xTaskGetSchedulerState+0x14>
		{
			xReturn = taskSCHEDULER_NOT_STARTED;
 8004aca:	2301      	movs	r3, #1
 8004acc:	607b      	str	r3, [r7, #4]
 8004ace:	e008      	b.n	8004ae2 <xTaskGetSchedulerState+0x26>
		}
		else
		{
			if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8004ad0:	4b08      	ldr	r3, [pc, #32]	; (8004af4 <xTaskGetSchedulerState+0x38>)
 8004ad2:	681b      	ldr	r3, [r3, #0]
 8004ad4:	2b00      	cmp	r3, #0
 8004ad6:	d102      	bne.n	8004ade <xTaskGetSchedulerState+0x22>
			{
				xReturn = taskSCHEDULER_RUNNING;
 8004ad8:	2302      	movs	r3, #2
 8004ada:	607b      	str	r3, [r7, #4]
 8004adc:	e001      	b.n	8004ae2 <xTaskGetSchedulerState+0x26>
			}
			else
			{
				xReturn = taskSCHEDULER_SUSPENDED;
 8004ade:	2300      	movs	r3, #0
 8004ae0:	607b      	str	r3, [r7, #4]
			}
		}

		return xReturn;
 8004ae2:	687b      	ldr	r3, [r7, #4]
	}
 8004ae4:	4618      	mov	r0, r3
 8004ae6:	370c      	adds	r7, #12
 8004ae8:	46bd      	mov	sp, r7
 8004aea:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004aee:	4770      	bx	lr
 8004af0:	1ffe8a88 	.word	0x1ffe8a88
 8004af4:	1ffe8aa4 	.word	0x1ffe8aa4

08004af8 <xTaskPriorityInherit>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	BaseType_t xTaskPriorityInherit( TaskHandle_t const pxMutexHolder )
	{
 8004af8:	b580      	push	{r7, lr}
 8004afa:	b084      	sub	sp, #16
 8004afc:	af00      	add	r7, sp, #0
 8004afe:	6078      	str	r0, [r7, #4]
	TCB_t * const pxMutexHolderTCB = pxMutexHolder;
 8004b00:	687b      	ldr	r3, [r7, #4]
 8004b02:	60bb      	str	r3, [r7, #8]
	BaseType_t xReturn = pdFALSE;
 8004b04:	2300      	movs	r3, #0
 8004b06:	60fb      	str	r3, [r7, #12]

		/* If the mutex was given back by an interrupt while the queue was
		locked then the mutex holder might now be NULL.  _RB_ Is this still
		needed as interrupts can no longer use mutexes? */
		if( pxMutexHolder != NULL )
 8004b08:	687b      	ldr	r3, [r7, #4]
 8004b0a:	2b00      	cmp	r3, #0
 8004b0c:	d06b      	beq.n	8004be6 <xTaskPriorityInherit+0xee>
		{
			/* If the holder of the mutex has a priority below the priority of
			the task attempting to obtain the mutex then it will temporarily
			inherit the priority of the task attempting to obtain the mutex. */
			if( pxMutexHolderTCB->uxPriority < pxCurrentTCB->uxPriority )
 8004b0e:	68bb      	ldr	r3, [r7, #8]
 8004b10:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8004b12:	4b37      	ldr	r3, [pc, #220]	; (8004bf0 <xTaskPriorityInherit+0xf8>)
 8004b14:	681b      	ldr	r3, [r3, #0]
 8004b16:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004b18:	429a      	cmp	r2, r3
 8004b1a:	d25b      	bcs.n	8004bd4 <xTaskPriorityInherit+0xdc>
			{
				/* Adjust the mutex holder state to account for its new
				priority.  Only reset the event list item value if the value is
				not being used for anything else. */
				if( ( listGET_LIST_ITEM_VALUE( &( pxMutexHolderTCB->xEventListItem ) ) & taskEVENT_LIST_ITEM_VALUE_IN_USE ) == 0UL )
 8004b1c:	68bb      	ldr	r3, [r7, #8]
 8004b1e:	699b      	ldr	r3, [r3, #24]
 8004b20:	2b00      	cmp	r3, #0
 8004b22:	db06      	blt.n	8004b32 <xTaskPriorityInherit+0x3a>
				{
					listSET_LIST_ITEM_VALUE( &( pxMutexHolderTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) pxCurrentTCB->uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8004b24:	4b32      	ldr	r3, [pc, #200]	; (8004bf0 <xTaskPriorityInherit+0xf8>)
 8004b26:	681b      	ldr	r3, [r3, #0]
 8004b28:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004b2a:	f1c3 0205 	rsb	r2, r3, #5
 8004b2e:	68bb      	ldr	r3, [r7, #8]
 8004b30:	619a      	str	r2, [r3, #24]
					mtCOVERAGE_TEST_MARKER();
				}

				/* If the task being modified is in the ready state it will need
				to be moved into a new list. */
				if( listIS_CONTAINED_WITHIN( &( pxReadyTasksLists[ pxMutexHolderTCB->uxPriority ] ), &( pxMutexHolderTCB->xStateListItem ) ) != pdFALSE )
 8004b32:	68bb      	ldr	r3, [r7, #8]
 8004b34:	6959      	ldr	r1, [r3, #20]
 8004b36:	68bb      	ldr	r3, [r7, #8]
 8004b38:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8004b3a:	4613      	mov	r3, r2
 8004b3c:	009b      	lsls	r3, r3, #2
 8004b3e:	4413      	add	r3, r2
 8004b40:	009b      	lsls	r3, r3, #2
 8004b42:	4a2c      	ldr	r2, [pc, #176]	; (8004bf4 <xTaskPriorityInherit+0xfc>)
 8004b44:	4413      	add	r3, r2
 8004b46:	4299      	cmp	r1, r3
 8004b48:	d13c      	bne.n	8004bc4 <xTaskPriorityInherit+0xcc>
				{
					if( uxListRemove( &( pxMutexHolderTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 8004b4a:	68bb      	ldr	r3, [r7, #8]
 8004b4c:	3304      	adds	r3, #4
 8004b4e:	4618      	mov	r0, r3
 8004b50:	f7fe faf2 	bl	8003138 <uxListRemove>
 8004b54:	4603      	mov	r3, r0
 8004b56:	2b00      	cmp	r3, #0
 8004b58:	d115      	bne.n	8004b86 <xTaskPriorityInherit+0x8e>
					{
						taskRESET_READY_PRIORITY( pxMutexHolderTCB->uxPriority );
 8004b5a:	68bb      	ldr	r3, [r7, #8]
 8004b5c:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8004b5e:	4925      	ldr	r1, [pc, #148]	; (8004bf4 <xTaskPriorityInherit+0xfc>)
 8004b60:	4613      	mov	r3, r2
 8004b62:	009b      	lsls	r3, r3, #2
 8004b64:	4413      	add	r3, r2
 8004b66:	009b      	lsls	r3, r3, #2
 8004b68:	440b      	add	r3, r1
 8004b6a:	681b      	ldr	r3, [r3, #0]
 8004b6c:	2b00      	cmp	r3, #0
 8004b6e:	d10a      	bne.n	8004b86 <xTaskPriorityInherit+0x8e>
 8004b70:	68bb      	ldr	r3, [r7, #8]
 8004b72:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004b74:	461a      	mov	r2, r3
 8004b76:	2301      	movs	r3, #1
 8004b78:	4093      	lsls	r3, r2
 8004b7a:	43da      	mvns	r2, r3
 8004b7c:	4b1e      	ldr	r3, [pc, #120]	; (8004bf8 <xTaskPriorityInherit+0x100>)
 8004b7e:	681b      	ldr	r3, [r3, #0]
 8004b80:	4013      	ands	r3, r2
 8004b82:	4a1d      	ldr	r2, [pc, #116]	; (8004bf8 <xTaskPriorityInherit+0x100>)
 8004b84:	6013      	str	r3, [r2, #0]
					{
						mtCOVERAGE_TEST_MARKER();
					}

					/* Inherit the priority before being moved into the new list. */
					pxMutexHolderTCB->uxPriority = pxCurrentTCB->uxPriority;
 8004b86:	4b1a      	ldr	r3, [pc, #104]	; (8004bf0 <xTaskPriorityInherit+0xf8>)
 8004b88:	681b      	ldr	r3, [r3, #0]
 8004b8a:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8004b8c:	68bb      	ldr	r3, [r7, #8]
 8004b8e:	62da      	str	r2, [r3, #44]	; 0x2c
					prvAddTaskToReadyList( pxMutexHolderTCB );
 8004b90:	68bb      	ldr	r3, [r7, #8]
 8004b92:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004b94:	461a      	mov	r2, r3
 8004b96:	2301      	movs	r3, #1
 8004b98:	fa03 f202 	lsl.w	r2, r3, r2
 8004b9c:	4b16      	ldr	r3, [pc, #88]	; (8004bf8 <xTaskPriorityInherit+0x100>)
 8004b9e:	681b      	ldr	r3, [r3, #0]
 8004ba0:	4313      	orrs	r3, r2
 8004ba2:	4a15      	ldr	r2, [pc, #84]	; (8004bf8 <xTaskPriorityInherit+0x100>)
 8004ba4:	6013      	str	r3, [r2, #0]
 8004ba6:	68bb      	ldr	r3, [r7, #8]
 8004ba8:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8004baa:	4613      	mov	r3, r2
 8004bac:	009b      	lsls	r3, r3, #2
 8004bae:	4413      	add	r3, r2
 8004bb0:	009b      	lsls	r3, r3, #2
 8004bb2:	4a10      	ldr	r2, [pc, #64]	; (8004bf4 <xTaskPriorityInherit+0xfc>)
 8004bb4:	441a      	add	r2, r3
 8004bb6:	68bb      	ldr	r3, [r7, #8]
 8004bb8:	3304      	adds	r3, #4
 8004bba:	4610      	mov	r0, r2
 8004bbc:	4619      	mov	r1, r3
 8004bbe:	f7fe fa5f 	bl	8003080 <vListInsertEnd>
 8004bc2:	e004      	b.n	8004bce <xTaskPriorityInherit+0xd6>
				}
				else
				{
					/* Just inherit the priority. */
					pxMutexHolderTCB->uxPriority = pxCurrentTCB->uxPriority;
 8004bc4:	4b0a      	ldr	r3, [pc, #40]	; (8004bf0 <xTaskPriorityInherit+0xf8>)
 8004bc6:	681b      	ldr	r3, [r3, #0]
 8004bc8:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8004bca:	68bb      	ldr	r3, [r7, #8]
 8004bcc:	62da      	str	r2, [r3, #44]	; 0x2c
				}

				traceTASK_PRIORITY_INHERIT( pxMutexHolderTCB, pxCurrentTCB->uxPriority );

				/* Inheritance occurred. */
				xReturn = pdTRUE;
 8004bce:	2301      	movs	r3, #1
 8004bd0:	60fb      	str	r3, [r7, #12]
 8004bd2:	e008      	b.n	8004be6 <xTaskPriorityInherit+0xee>
			}
			else
			{
				if( pxMutexHolderTCB->uxBasePriority < pxCurrentTCB->uxPriority )
 8004bd4:	68bb      	ldr	r3, [r7, #8]
 8004bd6:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 8004bd8:	4b05      	ldr	r3, [pc, #20]	; (8004bf0 <xTaskPriorityInherit+0xf8>)
 8004bda:	681b      	ldr	r3, [r3, #0]
 8004bdc:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004bde:	429a      	cmp	r2, r3
 8004be0:	d201      	bcs.n	8004be6 <xTaskPriorityInherit+0xee>
					current priority of the mutex holder is not lower than the
					priority of the task attempting to take the mutex.
					Therefore the mutex holder must have already inherited a
					priority, but inheritance would have occurred if that had
					not been the case. */
					xReturn = pdTRUE;
 8004be2:	2301      	movs	r3, #1
 8004be4:	60fb      	str	r3, [r7, #12]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		return xReturn;
 8004be6:	68fb      	ldr	r3, [r7, #12]
	}
 8004be8:	4618      	mov	r0, r3
 8004bea:	3710      	adds	r7, #16
 8004bec:	46bd      	mov	sp, r7
 8004bee:	bd80      	pop	{r7, pc}
 8004bf0:	1ffe89a4 	.word	0x1ffe89a4
 8004bf4:	1ffe89a8 	.word	0x1ffe89a8
 8004bf8:	1ffe8a84 	.word	0x1ffe8a84

08004bfc <xTaskPriorityDisinherit>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	BaseType_t xTaskPriorityDisinherit( TaskHandle_t const pxMutexHolder )
	{
 8004bfc:	b580      	push	{r7, lr}
 8004bfe:	b086      	sub	sp, #24
 8004c00:	af00      	add	r7, sp, #0
 8004c02:	6078      	str	r0, [r7, #4]
	TCB_t * const pxTCB = pxMutexHolder;
 8004c04:	687b      	ldr	r3, [r7, #4]
 8004c06:	613b      	str	r3, [r7, #16]
	BaseType_t xReturn = pdFALSE;
 8004c08:	2300      	movs	r3, #0
 8004c0a:	617b      	str	r3, [r7, #20]

		if( pxMutexHolder != NULL )
 8004c0c:	687b      	ldr	r3, [r7, #4]
 8004c0e:	2b00      	cmp	r3, #0
 8004c10:	d06e      	beq.n	8004cf0 <xTaskPriorityDisinherit+0xf4>
		{
			/* A task can only have an inherited priority if it holds the mutex.
			If the mutex is held by a task then it cannot be given from an
			interrupt, and if a mutex is given by the holding task then it must
			be the running state task. */
			configASSERT( pxTCB == pxCurrentTCB );
 8004c12:	4b3a      	ldr	r3, [pc, #232]	; (8004cfc <xTaskPriorityDisinherit+0x100>)
 8004c14:	681b      	ldr	r3, [r3, #0]
 8004c16:	693a      	ldr	r2, [r7, #16]
 8004c18:	429a      	cmp	r2, r3
 8004c1a:	d009      	beq.n	8004c30 <xTaskPriorityDisinherit+0x34>
 8004c1c:	f04f 03fc 	mov.w	r3, #252	; 0xfc
 8004c20:	f383 8811 	msr	BASEPRI, r3
 8004c24:	f3bf 8f6f 	isb	sy
 8004c28:	f3bf 8f4f 	dsb	sy
 8004c2c:	60fb      	str	r3, [r7, #12]
 8004c2e:	e7fe      	b.n	8004c2e <xTaskPriorityDisinherit+0x32>
			configASSERT( pxTCB->uxMutexesHeld );
 8004c30:	693b      	ldr	r3, [r7, #16]
 8004c32:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8004c34:	2b00      	cmp	r3, #0
 8004c36:	d109      	bne.n	8004c4c <xTaskPriorityDisinherit+0x50>
 8004c38:	f04f 03fc 	mov.w	r3, #252	; 0xfc
 8004c3c:	f383 8811 	msr	BASEPRI, r3
 8004c40:	f3bf 8f6f 	isb	sy
 8004c44:	f3bf 8f4f 	dsb	sy
 8004c48:	60bb      	str	r3, [r7, #8]
 8004c4a:	e7fe      	b.n	8004c4a <xTaskPriorityDisinherit+0x4e>
			( pxTCB->uxMutexesHeld )--;
 8004c4c:	693b      	ldr	r3, [r7, #16]
 8004c4e:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8004c50:	1e5a      	subs	r2, r3, #1
 8004c52:	693b      	ldr	r3, [r7, #16]
 8004c54:	651a      	str	r2, [r3, #80]	; 0x50

			/* Has the holder of the mutex inherited the priority of another
			task? */
			if( pxTCB->uxPriority != pxTCB->uxBasePriority )
 8004c56:	693b      	ldr	r3, [r7, #16]
 8004c58:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8004c5a:	693b      	ldr	r3, [r7, #16]
 8004c5c:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8004c5e:	429a      	cmp	r2, r3
 8004c60:	d046      	beq.n	8004cf0 <xTaskPriorityDisinherit+0xf4>
			{
				/* Only disinherit if no other mutexes are held. */
				if( pxTCB->uxMutexesHeld == ( UBaseType_t ) 0 )
 8004c62:	693b      	ldr	r3, [r7, #16]
 8004c64:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8004c66:	2b00      	cmp	r3, #0
 8004c68:	d142      	bne.n	8004cf0 <xTaskPriorityDisinherit+0xf4>
					/* A task can only have an inherited priority if it holds
					the mutex.  If the mutex is held by a task then it cannot be
					given from an interrupt, and if a mutex is given by the
					holding task then it must be the running state task.  Remove
					the holding task from the ready list. */
					if( uxListRemove( &( pxTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 8004c6a:	693b      	ldr	r3, [r7, #16]
 8004c6c:	3304      	adds	r3, #4
 8004c6e:	4618      	mov	r0, r3
 8004c70:	f7fe fa62 	bl	8003138 <uxListRemove>
 8004c74:	4603      	mov	r3, r0
 8004c76:	2b00      	cmp	r3, #0
 8004c78:	d115      	bne.n	8004ca6 <xTaskPriorityDisinherit+0xaa>
					{
						taskRESET_READY_PRIORITY( pxTCB->uxPriority );
 8004c7a:	693b      	ldr	r3, [r7, #16]
 8004c7c:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8004c7e:	4920      	ldr	r1, [pc, #128]	; (8004d00 <xTaskPriorityDisinherit+0x104>)
 8004c80:	4613      	mov	r3, r2
 8004c82:	009b      	lsls	r3, r3, #2
 8004c84:	4413      	add	r3, r2
 8004c86:	009b      	lsls	r3, r3, #2
 8004c88:	440b      	add	r3, r1
 8004c8a:	681b      	ldr	r3, [r3, #0]
 8004c8c:	2b00      	cmp	r3, #0
 8004c8e:	d10a      	bne.n	8004ca6 <xTaskPriorityDisinherit+0xaa>
 8004c90:	693b      	ldr	r3, [r7, #16]
 8004c92:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004c94:	461a      	mov	r2, r3
 8004c96:	2301      	movs	r3, #1
 8004c98:	4093      	lsls	r3, r2
 8004c9a:	43da      	mvns	r2, r3
 8004c9c:	4b19      	ldr	r3, [pc, #100]	; (8004d04 <xTaskPriorityDisinherit+0x108>)
 8004c9e:	681b      	ldr	r3, [r3, #0]
 8004ca0:	4013      	ands	r3, r2
 8004ca2:	4a18      	ldr	r2, [pc, #96]	; (8004d04 <xTaskPriorityDisinherit+0x108>)
 8004ca4:	6013      	str	r3, [r2, #0]
					}

					/* Disinherit the priority before adding the task into the
					new	ready list. */
					traceTASK_PRIORITY_DISINHERIT( pxTCB, pxTCB->uxBasePriority );
					pxTCB->uxPriority = pxTCB->uxBasePriority;
 8004ca6:	693b      	ldr	r3, [r7, #16]
 8004ca8:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 8004caa:	693b      	ldr	r3, [r7, #16]
 8004cac:	62da      	str	r2, [r3, #44]	; 0x2c

					/* Reset the event list item value.  It cannot be in use for
					any other purpose if this task is running, and it must be
					running to give back the mutex. */
					listSET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) pxTCB->uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8004cae:	693b      	ldr	r3, [r7, #16]
 8004cb0:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004cb2:	f1c3 0205 	rsb	r2, r3, #5
 8004cb6:	693b      	ldr	r3, [r7, #16]
 8004cb8:	619a      	str	r2, [r3, #24]
					prvAddTaskToReadyList( pxTCB );
 8004cba:	693b      	ldr	r3, [r7, #16]
 8004cbc:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004cbe:	461a      	mov	r2, r3
 8004cc0:	2301      	movs	r3, #1
 8004cc2:	fa03 f202 	lsl.w	r2, r3, r2
 8004cc6:	4b0f      	ldr	r3, [pc, #60]	; (8004d04 <xTaskPriorityDisinherit+0x108>)
 8004cc8:	681b      	ldr	r3, [r3, #0]
 8004cca:	4313      	orrs	r3, r2
 8004ccc:	4a0d      	ldr	r2, [pc, #52]	; (8004d04 <xTaskPriorityDisinherit+0x108>)
 8004cce:	6013      	str	r3, [r2, #0]
 8004cd0:	693b      	ldr	r3, [r7, #16]
 8004cd2:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8004cd4:	4613      	mov	r3, r2
 8004cd6:	009b      	lsls	r3, r3, #2
 8004cd8:	4413      	add	r3, r2
 8004cda:	009b      	lsls	r3, r3, #2
 8004cdc:	4a08      	ldr	r2, [pc, #32]	; (8004d00 <xTaskPriorityDisinherit+0x104>)
 8004cde:	441a      	add	r2, r3
 8004ce0:	693b      	ldr	r3, [r7, #16]
 8004ce2:	3304      	adds	r3, #4
 8004ce4:	4610      	mov	r0, r2
 8004ce6:	4619      	mov	r1, r3
 8004ce8:	f7fe f9ca 	bl	8003080 <vListInsertEnd>
					in an order different to that in which they were taken.
					If a context switch did not occur when the first mutex was
					returned, even if a task was waiting on it, then a context
					switch should occur when the last mutex is returned whether
					a task is waiting on it or not. */
					xReturn = pdTRUE;
 8004cec:	2301      	movs	r3, #1
 8004cee:	617b      	str	r3, [r7, #20]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		return xReturn;
 8004cf0:	697b      	ldr	r3, [r7, #20]
	}
 8004cf2:	4618      	mov	r0, r3
 8004cf4:	3718      	adds	r7, #24
 8004cf6:	46bd      	mov	sp, r7
 8004cf8:	bd80      	pop	{r7, pc}
 8004cfa:	bf00      	nop
 8004cfc:	1ffe89a4 	.word	0x1ffe89a4
 8004d00:	1ffe89a8 	.word	0x1ffe89a8
 8004d04:	1ffe8a84 	.word	0x1ffe8a84

08004d08 <vTaskPriorityDisinheritAfterTimeout>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	void vTaskPriorityDisinheritAfterTimeout( TaskHandle_t const pxMutexHolder, UBaseType_t uxHighestPriorityWaitingTask )
	{
 8004d08:	b580      	push	{r7, lr}
 8004d0a:	b088      	sub	sp, #32
 8004d0c:	af00      	add	r7, sp, #0
 8004d0e:	6078      	str	r0, [r7, #4]
 8004d10:	6039      	str	r1, [r7, #0]
	TCB_t * const pxTCB = pxMutexHolder;
 8004d12:	687b      	ldr	r3, [r7, #4]
 8004d14:	61bb      	str	r3, [r7, #24]
	UBaseType_t uxPriorityUsedOnEntry, uxPriorityToUse;
	const UBaseType_t uxOnlyOneMutexHeld = ( UBaseType_t ) 1;
 8004d16:	2301      	movs	r3, #1
 8004d18:	617b      	str	r3, [r7, #20]

		if( pxMutexHolder != NULL )
 8004d1a:	687b      	ldr	r3, [r7, #4]
 8004d1c:	2b00      	cmp	r3, #0
 8004d1e:	f000 8083 	beq.w	8004e28 <vTaskPriorityDisinheritAfterTimeout+0x120>
		{
			/* If pxMutexHolder is not NULL then the holder must hold at least
			one mutex. */
			configASSERT( pxTCB->uxMutexesHeld );
 8004d22:	69bb      	ldr	r3, [r7, #24]
 8004d24:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8004d26:	2b00      	cmp	r3, #0
 8004d28:	d109      	bne.n	8004d3e <vTaskPriorityDisinheritAfterTimeout+0x36>
 8004d2a:	f04f 03fc 	mov.w	r3, #252	; 0xfc
 8004d2e:	f383 8811 	msr	BASEPRI, r3
 8004d32:	f3bf 8f6f 	isb	sy
 8004d36:	f3bf 8f4f 	dsb	sy
 8004d3a:	60fb      	str	r3, [r7, #12]
 8004d3c:	e7fe      	b.n	8004d3c <vTaskPriorityDisinheritAfterTimeout+0x34>

			/* Determine the priority to which the priority of the task that
			holds the mutex should be set.  This will be the greater of the
			holding task's base priority and the priority of the highest
			priority task that is waiting to obtain the mutex. */
			if( pxTCB->uxBasePriority < uxHighestPriorityWaitingTask )
 8004d3e:	69bb      	ldr	r3, [r7, #24]
 8004d40:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 8004d42:	683b      	ldr	r3, [r7, #0]
 8004d44:	429a      	cmp	r2, r3
 8004d46:	d202      	bcs.n	8004d4e <vTaskPriorityDisinheritAfterTimeout+0x46>
			{
				uxPriorityToUse = uxHighestPriorityWaitingTask;
 8004d48:	683b      	ldr	r3, [r7, #0]
 8004d4a:	61fb      	str	r3, [r7, #28]
 8004d4c:	e002      	b.n	8004d54 <vTaskPriorityDisinheritAfterTimeout+0x4c>
			}
			else
			{
				uxPriorityToUse = pxTCB->uxBasePriority;
 8004d4e:	69bb      	ldr	r3, [r7, #24]
 8004d50:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8004d52:	61fb      	str	r3, [r7, #28]
			}

			/* Does the priority need to change? */
			if( pxTCB->uxPriority != uxPriorityToUse )
 8004d54:	69bb      	ldr	r3, [r7, #24]
 8004d56:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8004d58:	69fb      	ldr	r3, [r7, #28]
 8004d5a:	429a      	cmp	r2, r3
 8004d5c:	d064      	beq.n	8004e28 <vTaskPriorityDisinheritAfterTimeout+0x120>
			{
				/* Only disinherit if no other mutexes are held.  This is a
				simplification in the priority inheritance implementation.  If
				the task that holds the mutex is also holding other mutexes then
				the other mutexes may have caused the priority inheritance. */
				if( pxTCB->uxMutexesHeld == uxOnlyOneMutexHeld )
 8004d5e:	69bb      	ldr	r3, [r7, #24]
 8004d60:	6d1a      	ldr	r2, [r3, #80]	; 0x50
 8004d62:	697b      	ldr	r3, [r7, #20]
 8004d64:	429a      	cmp	r2, r3
 8004d66:	d15f      	bne.n	8004e28 <vTaskPriorityDisinheritAfterTimeout+0x120>
				{
					/* If a task has timed out because it already holds the
					mutex it was trying to obtain then it cannot of inherited
					its own priority. */
					configASSERT( pxTCB != pxCurrentTCB );
 8004d68:	4b31      	ldr	r3, [pc, #196]	; (8004e30 <vTaskPriorityDisinheritAfterTimeout+0x128>)
 8004d6a:	681b      	ldr	r3, [r3, #0]
 8004d6c:	69ba      	ldr	r2, [r7, #24]
 8004d6e:	429a      	cmp	r2, r3
 8004d70:	d109      	bne.n	8004d86 <vTaskPriorityDisinheritAfterTimeout+0x7e>
 8004d72:	f04f 03fc 	mov.w	r3, #252	; 0xfc
 8004d76:	f383 8811 	msr	BASEPRI, r3
 8004d7a:	f3bf 8f6f 	isb	sy
 8004d7e:	f3bf 8f4f 	dsb	sy
 8004d82:	60bb      	str	r3, [r7, #8]
 8004d84:	e7fe      	b.n	8004d84 <vTaskPriorityDisinheritAfterTimeout+0x7c>

					/* Disinherit the priority, remembering the previous
					priority to facilitate determining the subject task's
					state. */
					traceTASK_PRIORITY_DISINHERIT( pxTCB, pxTCB->uxBasePriority );
					uxPriorityUsedOnEntry = pxTCB->uxPriority;
 8004d86:	69bb      	ldr	r3, [r7, #24]
 8004d88:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004d8a:	613b      	str	r3, [r7, #16]
					pxTCB->uxPriority = uxPriorityToUse;
 8004d8c:	69bb      	ldr	r3, [r7, #24]
 8004d8e:	69fa      	ldr	r2, [r7, #28]
 8004d90:	62da      	str	r2, [r3, #44]	; 0x2c

					/* Only reset the event list item value if the value is not
					being used for anything else. */
					if( ( listGET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ) ) & taskEVENT_LIST_ITEM_VALUE_IN_USE ) == 0UL )
 8004d92:	69bb      	ldr	r3, [r7, #24]
 8004d94:	699b      	ldr	r3, [r3, #24]
 8004d96:	2b00      	cmp	r3, #0
 8004d98:	db04      	blt.n	8004da4 <vTaskPriorityDisinheritAfterTimeout+0x9c>
					{
						listSET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) uxPriorityToUse ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8004d9a:	69fb      	ldr	r3, [r7, #28]
 8004d9c:	f1c3 0205 	rsb	r2, r3, #5
 8004da0:	69bb      	ldr	r3, [r7, #24]
 8004da2:	619a      	str	r2, [r3, #24]
					then the task that holds the mutex could be in either the
					Ready, Blocked or Suspended states.  Only remove the task
					from its current state list if it is in the Ready state as
					the task's priority is going to change and there is one
					Ready list per priority. */
					if( listIS_CONTAINED_WITHIN( &( pxReadyTasksLists[ uxPriorityUsedOnEntry ] ), &( pxTCB->xStateListItem ) ) != pdFALSE )
 8004da4:	69bb      	ldr	r3, [r7, #24]
 8004da6:	6959      	ldr	r1, [r3, #20]
 8004da8:	693a      	ldr	r2, [r7, #16]
 8004daa:	4613      	mov	r3, r2
 8004dac:	009b      	lsls	r3, r3, #2
 8004dae:	4413      	add	r3, r2
 8004db0:	009b      	lsls	r3, r3, #2
 8004db2:	4a20      	ldr	r2, [pc, #128]	; (8004e34 <vTaskPriorityDisinheritAfterTimeout+0x12c>)
 8004db4:	4413      	add	r3, r2
 8004db6:	4299      	cmp	r1, r3
 8004db8:	d136      	bne.n	8004e28 <vTaskPriorityDisinheritAfterTimeout+0x120>
					{
						if( uxListRemove( &( pxTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 8004dba:	69bb      	ldr	r3, [r7, #24]
 8004dbc:	3304      	adds	r3, #4
 8004dbe:	4618      	mov	r0, r3
 8004dc0:	f7fe f9ba 	bl	8003138 <uxListRemove>
 8004dc4:	4603      	mov	r3, r0
 8004dc6:	2b00      	cmp	r3, #0
 8004dc8:	d115      	bne.n	8004df6 <vTaskPriorityDisinheritAfterTimeout+0xee>
						{
							taskRESET_READY_PRIORITY( pxTCB->uxPriority );
 8004dca:	69bb      	ldr	r3, [r7, #24]
 8004dcc:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8004dce:	4919      	ldr	r1, [pc, #100]	; (8004e34 <vTaskPriorityDisinheritAfterTimeout+0x12c>)
 8004dd0:	4613      	mov	r3, r2
 8004dd2:	009b      	lsls	r3, r3, #2
 8004dd4:	4413      	add	r3, r2
 8004dd6:	009b      	lsls	r3, r3, #2
 8004dd8:	440b      	add	r3, r1
 8004dda:	681b      	ldr	r3, [r3, #0]
 8004ddc:	2b00      	cmp	r3, #0
 8004dde:	d10a      	bne.n	8004df6 <vTaskPriorityDisinheritAfterTimeout+0xee>
 8004de0:	69bb      	ldr	r3, [r7, #24]
 8004de2:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004de4:	461a      	mov	r2, r3
 8004de6:	2301      	movs	r3, #1
 8004de8:	4093      	lsls	r3, r2
 8004dea:	43da      	mvns	r2, r3
 8004dec:	4b12      	ldr	r3, [pc, #72]	; (8004e38 <vTaskPriorityDisinheritAfterTimeout+0x130>)
 8004dee:	681b      	ldr	r3, [r3, #0]
 8004df0:	4013      	ands	r3, r2
 8004df2:	4a11      	ldr	r2, [pc, #68]	; (8004e38 <vTaskPriorityDisinheritAfterTimeout+0x130>)
 8004df4:	6013      	str	r3, [r2, #0]
						else
						{
							mtCOVERAGE_TEST_MARKER();
						}

						prvAddTaskToReadyList( pxTCB );
 8004df6:	69bb      	ldr	r3, [r7, #24]
 8004df8:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004dfa:	461a      	mov	r2, r3
 8004dfc:	2301      	movs	r3, #1
 8004dfe:	fa03 f202 	lsl.w	r2, r3, r2
 8004e02:	4b0d      	ldr	r3, [pc, #52]	; (8004e38 <vTaskPriorityDisinheritAfterTimeout+0x130>)
 8004e04:	681b      	ldr	r3, [r3, #0]
 8004e06:	4313      	orrs	r3, r2
 8004e08:	4a0b      	ldr	r2, [pc, #44]	; (8004e38 <vTaskPriorityDisinheritAfterTimeout+0x130>)
 8004e0a:	6013      	str	r3, [r2, #0]
 8004e0c:	69bb      	ldr	r3, [r7, #24]
 8004e0e:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8004e10:	4613      	mov	r3, r2
 8004e12:	009b      	lsls	r3, r3, #2
 8004e14:	4413      	add	r3, r2
 8004e16:	009b      	lsls	r3, r3, #2
 8004e18:	4a06      	ldr	r2, [pc, #24]	; (8004e34 <vTaskPriorityDisinheritAfterTimeout+0x12c>)
 8004e1a:	441a      	add	r2, r3
 8004e1c:	69bb      	ldr	r3, [r7, #24]
 8004e1e:	3304      	adds	r3, #4
 8004e20:	4610      	mov	r0, r2
 8004e22:	4619      	mov	r1, r3
 8004e24:	f7fe f92c 	bl	8003080 <vListInsertEnd>
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
 8004e28:	3720      	adds	r7, #32
 8004e2a:	46bd      	mov	sp, r7
 8004e2c:	bd80      	pop	{r7, pc}
 8004e2e:	bf00      	nop
 8004e30:	1ffe89a4 	.word	0x1ffe89a4
 8004e34:	1ffe89a8 	.word	0x1ffe89a8
 8004e38:	1ffe8a84 	.word	0x1ffe8a84

08004e3c <pvTaskIncrementMutexHeldCount>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	TaskHandle_t pvTaskIncrementMutexHeldCount( void )
	{
 8004e3c:	b480      	push	{r7}
 8004e3e:	af00      	add	r7, sp, #0
		/* If xSemaphoreCreateMutex() is called before any tasks have been created
		then pxCurrentTCB will be NULL. */
		if( pxCurrentTCB != NULL )
 8004e40:	4b07      	ldr	r3, [pc, #28]	; (8004e60 <pvTaskIncrementMutexHeldCount+0x24>)
 8004e42:	681b      	ldr	r3, [r3, #0]
 8004e44:	2b00      	cmp	r3, #0
 8004e46:	d004      	beq.n	8004e52 <pvTaskIncrementMutexHeldCount+0x16>
		{
			( pxCurrentTCB->uxMutexesHeld )++;
 8004e48:	4b05      	ldr	r3, [pc, #20]	; (8004e60 <pvTaskIncrementMutexHeldCount+0x24>)
 8004e4a:	681b      	ldr	r3, [r3, #0]
 8004e4c:	6d1a      	ldr	r2, [r3, #80]	; 0x50
 8004e4e:	3201      	adds	r2, #1
 8004e50:	651a      	str	r2, [r3, #80]	; 0x50
		}

		return pxCurrentTCB;
 8004e52:	4b03      	ldr	r3, [pc, #12]	; (8004e60 <pvTaskIncrementMutexHeldCount+0x24>)
 8004e54:	681b      	ldr	r3, [r3, #0]
	}
 8004e56:	4618      	mov	r0, r3
 8004e58:	46bd      	mov	sp, r7
 8004e5a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004e5e:	4770      	bx	lr
 8004e60:	1ffe89a4 	.word	0x1ffe89a4

08004e64 <prvAddCurrentTaskToDelayedList>:
	}
#endif
/*-----------------------------------------------------------*/

static void prvAddCurrentTaskToDelayedList( TickType_t xTicksToWait, const BaseType_t xCanBlockIndefinitely )
{
 8004e64:	b580      	push	{r7, lr}
 8004e66:	b084      	sub	sp, #16
 8004e68:	af00      	add	r7, sp, #0
 8004e6a:	6078      	str	r0, [r7, #4]
 8004e6c:	6039      	str	r1, [r7, #0]
TickType_t xTimeToWake;
const TickType_t xConstTickCount = xTickCount;
 8004e6e:	4b2b      	ldr	r3, [pc, #172]	; (8004f1c <prvAddCurrentTaskToDelayedList+0xb8>)
 8004e70:	681b      	ldr	r3, [r3, #0]
 8004e72:	60fb      	str	r3, [r7, #12]
	#if( INCLUDE_xTaskAbortDelay == 1 )
	{
		/* About to enter a delayed list, so ensure the ucDelayAborted flag is
		reset to pdFALSE so it can be detected as having been set to pdTRUE
		when the task leaves the Blocked state. */
		pxCurrentTCB->ucDelayAborted = pdFALSE;
 8004e74:	4b2a      	ldr	r3, [pc, #168]	; (8004f20 <prvAddCurrentTaskToDelayedList+0xbc>)
 8004e76:	681b      	ldr	r3, [r3, #0]
 8004e78:	2200      	movs	r2, #0
 8004e7a:	f883 206d 	strb.w	r2, [r3, #109]	; 0x6d
	}
	#endif

	/* Remove the task from the ready list before adding it to the blocked list
	as the same list item is used for both lists. */
	if( uxListRemove( &( pxCurrentTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 8004e7e:	4b28      	ldr	r3, [pc, #160]	; (8004f20 <prvAddCurrentTaskToDelayedList+0xbc>)
 8004e80:	681b      	ldr	r3, [r3, #0]
 8004e82:	3304      	adds	r3, #4
 8004e84:	4618      	mov	r0, r3
 8004e86:	f7fe f957 	bl	8003138 <uxListRemove>
 8004e8a:	4603      	mov	r3, r0
 8004e8c:	2b00      	cmp	r3, #0
 8004e8e:	d10b      	bne.n	8004ea8 <prvAddCurrentTaskToDelayedList+0x44>
	{
		/* The current task must be in a ready list, so there is no need to
		check, and the port reset macro can be called directly. */
		portRESET_READY_PRIORITY( pxCurrentTCB->uxPriority, uxTopReadyPriority ); /*lint !e931 pxCurrentTCB cannot change as it is the calling task.  pxCurrentTCB->uxPriority and uxTopReadyPriority cannot change as called with scheduler suspended or in a critical section. */
 8004e90:	4b23      	ldr	r3, [pc, #140]	; (8004f20 <prvAddCurrentTaskToDelayedList+0xbc>)
 8004e92:	681b      	ldr	r3, [r3, #0]
 8004e94:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004e96:	461a      	mov	r2, r3
 8004e98:	2301      	movs	r3, #1
 8004e9a:	4093      	lsls	r3, r2
 8004e9c:	43da      	mvns	r2, r3
 8004e9e:	4b21      	ldr	r3, [pc, #132]	; (8004f24 <prvAddCurrentTaskToDelayedList+0xc0>)
 8004ea0:	681b      	ldr	r3, [r3, #0]
 8004ea2:	4013      	ands	r3, r2
 8004ea4:	4a1f      	ldr	r2, [pc, #124]	; (8004f24 <prvAddCurrentTaskToDelayedList+0xc0>)
 8004ea6:	6013      	str	r3, [r2, #0]
		mtCOVERAGE_TEST_MARKER();
	}

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		if( ( xTicksToWait == portMAX_DELAY ) && ( xCanBlockIndefinitely != pdFALSE ) )
 8004ea8:	687b      	ldr	r3, [r7, #4]
 8004eaa:	f1b3 3fff 	cmp.w	r3, #4294967295
 8004eae:	d10a      	bne.n	8004ec6 <prvAddCurrentTaskToDelayedList+0x62>
 8004eb0:	683b      	ldr	r3, [r7, #0]
 8004eb2:	2b00      	cmp	r3, #0
 8004eb4:	d007      	beq.n	8004ec6 <prvAddCurrentTaskToDelayedList+0x62>
		{
			/* Add the task to the suspended task list instead of a delayed task
			list to ensure it is not woken by a timing event.  It will block
			indefinitely. */
			vListInsertEnd( &xSuspendedTaskList, &( pxCurrentTCB->xStateListItem ) );
 8004eb6:	4b1a      	ldr	r3, [pc, #104]	; (8004f20 <prvAddCurrentTaskToDelayedList+0xbc>)
 8004eb8:	681b      	ldr	r3, [r3, #0]
 8004eba:	3304      	adds	r3, #4
 8004ebc:	481a      	ldr	r0, [pc, #104]	; (8004f28 <prvAddCurrentTaskToDelayedList+0xc4>)
 8004ebe:	4619      	mov	r1, r3
 8004ec0:	f7fe f8de 	bl	8003080 <vListInsertEnd>
 8004ec4:	e026      	b.n	8004f14 <prvAddCurrentTaskToDelayedList+0xb0>
		else
		{
			/* Calculate the time at which the task should be woken if the event
			does not occur.  This may overflow but this doesn't matter, the
			kernel will manage it correctly. */
			xTimeToWake = xConstTickCount + xTicksToWait;
 8004ec6:	68fa      	ldr	r2, [r7, #12]
 8004ec8:	687b      	ldr	r3, [r7, #4]
 8004eca:	4413      	add	r3, r2
 8004ecc:	60bb      	str	r3, [r7, #8]

			/* The list item will be inserted in wake time order. */
			listSET_LIST_ITEM_VALUE( &( pxCurrentTCB->xStateListItem ), xTimeToWake );
 8004ece:	4b14      	ldr	r3, [pc, #80]	; (8004f20 <prvAddCurrentTaskToDelayedList+0xbc>)
 8004ed0:	681b      	ldr	r3, [r3, #0]
 8004ed2:	68ba      	ldr	r2, [r7, #8]
 8004ed4:	605a      	str	r2, [r3, #4]

			if( xTimeToWake < xConstTickCount )
 8004ed6:	68ba      	ldr	r2, [r7, #8]
 8004ed8:	68fb      	ldr	r3, [r7, #12]
 8004eda:	429a      	cmp	r2, r3
 8004edc:	d209      	bcs.n	8004ef2 <prvAddCurrentTaskToDelayedList+0x8e>
			{
				/* Wake time has overflowed.  Place this item in the overflow
				list. */
				vListInsert( pxOverflowDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 8004ede:	4b13      	ldr	r3, [pc, #76]	; (8004f2c <prvAddCurrentTaskToDelayedList+0xc8>)
 8004ee0:	681a      	ldr	r2, [r3, #0]
 8004ee2:	4b0f      	ldr	r3, [pc, #60]	; (8004f20 <prvAddCurrentTaskToDelayedList+0xbc>)
 8004ee4:	681b      	ldr	r3, [r3, #0]
 8004ee6:	3304      	adds	r3, #4
 8004ee8:	4610      	mov	r0, r2
 8004eea:	4619      	mov	r1, r3
 8004eec:	f7fe f8ec 	bl	80030c8 <vListInsert>
 8004ef0:	e010      	b.n	8004f14 <prvAddCurrentTaskToDelayedList+0xb0>
			}
			else
			{
				/* The wake time has not overflowed, so the current block list
				is used. */
				vListInsert( pxDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 8004ef2:	4b0f      	ldr	r3, [pc, #60]	; (8004f30 <prvAddCurrentTaskToDelayedList+0xcc>)
 8004ef4:	681a      	ldr	r2, [r3, #0]
 8004ef6:	4b0a      	ldr	r3, [pc, #40]	; (8004f20 <prvAddCurrentTaskToDelayedList+0xbc>)
 8004ef8:	681b      	ldr	r3, [r3, #0]
 8004efa:	3304      	adds	r3, #4
 8004efc:	4610      	mov	r0, r2
 8004efe:	4619      	mov	r1, r3
 8004f00:	f7fe f8e2 	bl	80030c8 <vListInsert>

				/* If the task entering the blocked state was placed at the
				head of the list of blocked tasks then xNextTaskUnblockTime
				needs to be updated too. */
				if( xTimeToWake < xNextTaskUnblockTime )
 8004f04:	4b0b      	ldr	r3, [pc, #44]	; (8004f34 <prvAddCurrentTaskToDelayedList+0xd0>)
 8004f06:	681b      	ldr	r3, [r3, #0]
 8004f08:	68ba      	ldr	r2, [r7, #8]
 8004f0a:	429a      	cmp	r2, r3
 8004f0c:	d202      	bcs.n	8004f14 <prvAddCurrentTaskToDelayedList+0xb0>
				{
					xNextTaskUnblockTime = xTimeToWake;
 8004f0e:	4a09      	ldr	r2, [pc, #36]	; (8004f34 <prvAddCurrentTaskToDelayedList+0xd0>)
 8004f10:	68bb      	ldr	r3, [r7, #8]
 8004f12:	6013      	str	r3, [r2, #0]

		/* Avoid compiler warning when INCLUDE_vTaskSuspend is not 1. */
		( void ) xCanBlockIndefinitely;
	}
	#endif /* INCLUDE_vTaskSuspend */
}
 8004f14:	3710      	adds	r7, #16
 8004f16:	46bd      	mov	sp, r7
 8004f18:	bd80      	pop	{r7, pc}
 8004f1a:	bf00      	nop
 8004f1c:	1ffe8a80 	.word	0x1ffe8a80
 8004f20:	1ffe89a4 	.word	0x1ffe89a4
 8004f24:	1ffe8a84 	.word	0x1ffe8a84
 8004f28:	1ffe8a68 	.word	0x1ffe8a68
 8004f2c:	1ffe8a38 	.word	0x1ffe8a38
 8004f30:	1ffe8a34 	.word	0x1ffe8a34
 8004f34:	1ffe8a9c 	.word	0x1ffe8a9c

08004f38 <xTimerCreateTimerTask>:
									TimerCallbackFunction_t pxCallbackFunction,
									Timer_t *pxNewTimer ) PRIVILEGED_FUNCTION;
/*-----------------------------------------------------------*/

BaseType_t xTimerCreateTimerTask( void )
{
 8004f38:	b580      	push	{r7, lr}
 8004f3a:	b084      	sub	sp, #16
 8004f3c:	af02      	add	r7, sp, #8
BaseType_t xReturn = pdFAIL;
 8004f3e:	2300      	movs	r3, #0
 8004f40:	607b      	str	r3, [r7, #4]

	/* This function is called when the scheduler is started if
	configUSE_TIMERS is set to 1.  Check that the infrastructure used by the
	timer service task has been created/initialised.  If timers have already
	been created then the initialisation will already have been performed. */
	prvCheckForValidListAndQueue();
 8004f42:	f000 faf3 	bl	800552c <prvCheckForValidListAndQueue>

	if( xTimerQueue != NULL )
 8004f46:	4b11      	ldr	r3, [pc, #68]	; (8004f8c <xTimerCreateTimerTask+0x54>)
 8004f48:	681b      	ldr	r3, [r3, #0]
 8004f4a:	2b00      	cmp	r3, #0
 8004f4c:	d00b      	beq.n	8004f66 <xTimerCreateTimerTask+0x2e>
				xReturn = pdPASS;
			}
		}
		#else
		{
			xReturn = xTaskCreate(	prvTimerTask,
 8004f4e:	2302      	movs	r3, #2
 8004f50:	9300      	str	r3, [sp, #0]
 8004f52:	4b0f      	ldr	r3, [pc, #60]	; (8004f90 <xTimerCreateTimerTask+0x58>)
 8004f54:	9301      	str	r3, [sp, #4]
 8004f56:	480f      	ldr	r0, [pc, #60]	; (8004f94 <xTimerCreateTimerTask+0x5c>)
 8004f58:	490f      	ldr	r1, [pc, #60]	; (8004f98 <xTimerCreateTimerTask+0x60>)
 8004f5a:	f44f 7282 	mov.w	r2, #260	; 0x104
 8004f5e:	2300      	movs	r3, #0
 8004f60:	f7ff f818 	bl	8003f94 <xTaskCreate>
 8004f64:	6078      	str	r0, [r7, #4]
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	configASSERT( xReturn );
 8004f66:	687b      	ldr	r3, [r7, #4]
 8004f68:	2b00      	cmp	r3, #0
 8004f6a:	d109      	bne.n	8004f80 <xTimerCreateTimerTask+0x48>
 8004f6c:	f04f 03fc 	mov.w	r3, #252	; 0xfc
 8004f70:	f383 8811 	msr	BASEPRI, r3
 8004f74:	f3bf 8f6f 	isb	sy
 8004f78:	f3bf 8f4f 	dsb	sy
 8004f7c:	603b      	str	r3, [r7, #0]
 8004f7e:	e7fe      	b.n	8004f7e <xTimerCreateTimerTask+0x46>
	return xReturn;
 8004f80:	687b      	ldr	r3, [r7, #4]
}
 8004f82:	4618      	mov	r0, r3
 8004f84:	3708      	adds	r7, #8
 8004f86:	46bd      	mov	sp, r7
 8004f88:	bd80      	pop	{r7, pc}
 8004f8a:	bf00      	nop
 8004f8c:	1ffe8ad8 	.word	0x1ffe8ad8
 8004f90:	1ffe8adc 	.word	0x1ffe8adc
 8004f94:	080050d9 	.word	0x080050d9
 8004f98:	0800641c 	.word	0x0800641c

08004f9c <xTimerGenericCommand>:
	}
}
/*-----------------------------------------------------------*/

BaseType_t xTimerGenericCommand( TimerHandle_t xTimer, const BaseType_t xCommandID, const TickType_t xOptionalValue, BaseType_t * const pxHigherPriorityTaskWoken, const TickType_t xTicksToWait )
{
 8004f9c:	b580      	push	{r7, lr}
 8004f9e:	b08a      	sub	sp, #40	; 0x28
 8004fa0:	af00      	add	r7, sp, #0
 8004fa2:	60f8      	str	r0, [r7, #12]
 8004fa4:	60b9      	str	r1, [r7, #8]
 8004fa6:	607a      	str	r2, [r7, #4]
 8004fa8:	603b      	str	r3, [r7, #0]
BaseType_t xReturn = pdFAIL;
 8004faa:	2300      	movs	r3, #0
 8004fac:	627b      	str	r3, [r7, #36]	; 0x24
DaemonTaskMessage_t xMessage;

	configASSERT( xTimer );
 8004fae:	68fb      	ldr	r3, [r7, #12]
 8004fb0:	2b00      	cmp	r3, #0
 8004fb2:	d109      	bne.n	8004fc8 <xTimerGenericCommand+0x2c>
 8004fb4:	f04f 03fc 	mov.w	r3, #252	; 0xfc
 8004fb8:	f383 8811 	msr	BASEPRI, r3
 8004fbc:	f3bf 8f6f 	isb	sy
 8004fc0:	f3bf 8f4f 	dsb	sy
 8004fc4:	623b      	str	r3, [r7, #32]
 8004fc6:	e7fe      	b.n	8004fc6 <xTimerGenericCommand+0x2a>

	/* Send a message to the timer service task to perform a particular action
	on a particular timer definition. */
	if( xTimerQueue != NULL )
 8004fc8:	4b1c      	ldr	r3, [pc, #112]	; (800503c <xTimerGenericCommand+0xa0>)
 8004fca:	681b      	ldr	r3, [r3, #0]
 8004fcc:	2b00      	cmp	r3, #0
 8004fce:	d030      	beq.n	8005032 <xTimerGenericCommand+0x96>
	{
		/* Send a command to the timer service task to start the xTimer timer. */
		xMessage.xMessageID = xCommandID;
 8004fd0:	68bb      	ldr	r3, [r7, #8]
 8004fd2:	613b      	str	r3, [r7, #16]
		xMessage.u.xTimerParameters.xMessageValue = xOptionalValue;
 8004fd4:	687b      	ldr	r3, [r7, #4]
 8004fd6:	617b      	str	r3, [r7, #20]
		xMessage.u.xTimerParameters.pxTimer = xTimer;
 8004fd8:	68fb      	ldr	r3, [r7, #12]
 8004fda:	61bb      	str	r3, [r7, #24]

		if( xCommandID < tmrFIRST_FROM_ISR_COMMAND )
 8004fdc:	68bb      	ldr	r3, [r7, #8]
 8004fde:	2b05      	cmp	r3, #5
 8004fe0:	dc1c      	bgt.n	800501c <xTimerGenericCommand+0x80>
		{
			if( xTaskGetSchedulerState() == taskSCHEDULER_RUNNING )
 8004fe2:	f7ff fd6b 	bl	8004abc <xTaskGetSchedulerState>
 8004fe6:	4603      	mov	r3, r0
 8004fe8:	2b02      	cmp	r3, #2
 8004fea:	d10b      	bne.n	8005004 <xTimerGenericCommand+0x68>
			{
				xReturn = xQueueSendToBack( xTimerQueue, &xMessage, xTicksToWait );
 8004fec:	4b13      	ldr	r3, [pc, #76]	; (800503c <xTimerGenericCommand+0xa0>)
 8004fee:	681a      	ldr	r2, [r3, #0]
 8004ff0:	f107 0310 	add.w	r3, r7, #16
 8004ff4:	4610      	mov	r0, r2
 8004ff6:	4619      	mov	r1, r3
 8004ff8:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8004ffa:	2300      	movs	r3, #0
 8004ffc:	f7fe f990 	bl	8003320 <xQueueGenericSend>
 8005000:	6278      	str	r0, [r7, #36]	; 0x24
 8005002:	e016      	b.n	8005032 <xTimerGenericCommand+0x96>
			}
			else
			{
				xReturn = xQueueSendToBack( xTimerQueue, &xMessage, tmrNO_DELAY );
 8005004:	4b0d      	ldr	r3, [pc, #52]	; (800503c <xTimerGenericCommand+0xa0>)
 8005006:	681a      	ldr	r2, [r3, #0]
 8005008:	f107 0310 	add.w	r3, r7, #16
 800500c:	4610      	mov	r0, r2
 800500e:	4619      	mov	r1, r3
 8005010:	2200      	movs	r2, #0
 8005012:	2300      	movs	r3, #0
 8005014:	f7fe f984 	bl	8003320 <xQueueGenericSend>
 8005018:	6278      	str	r0, [r7, #36]	; 0x24
 800501a:	e00a      	b.n	8005032 <xTimerGenericCommand+0x96>
			}
		}
		else
		{
			xReturn = xQueueSendToBackFromISR( xTimerQueue, &xMessage, pxHigherPriorityTaskWoken );
 800501c:	4b07      	ldr	r3, [pc, #28]	; (800503c <xTimerGenericCommand+0xa0>)
 800501e:	681a      	ldr	r2, [r3, #0]
 8005020:	f107 0310 	add.w	r3, r7, #16
 8005024:	4610      	mov	r0, r2
 8005026:	4619      	mov	r1, r3
 8005028:	683a      	ldr	r2, [r7, #0]
 800502a:	2300      	movs	r3, #0
 800502c:	f7fe fa96 	bl	800355c <xQueueGenericSendFromISR>
 8005030:	6278      	str	r0, [r7, #36]	; 0x24
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	return xReturn;
 8005032:	6a7b      	ldr	r3, [r7, #36]	; 0x24
}
 8005034:	4618      	mov	r0, r3
 8005036:	3728      	adds	r7, #40	; 0x28
 8005038:	46bd      	mov	sp, r7
 800503a:	bd80      	pop	{r7, pc}
 800503c:	1ffe8ad8 	.word	0x1ffe8ad8

08005040 <prvProcessExpiredTimer>:
	return pxTimer->pcTimerName;
}
/*-----------------------------------------------------------*/

static void prvProcessExpiredTimer( const TickType_t xNextExpireTime, const TickType_t xTimeNow )
{
 8005040:	b580      	push	{r7, lr}
 8005042:	b088      	sub	sp, #32
 8005044:	af02      	add	r7, sp, #8
 8005046:	6078      	str	r0, [r7, #4]
 8005048:	6039      	str	r1, [r7, #0]
BaseType_t xResult;
Timer_t * const pxTimer = ( Timer_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxCurrentTimerList ); /*lint !e9087 !e9079 void * is used as this macro is used with tasks and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800504a:	4b22      	ldr	r3, [pc, #136]	; (80050d4 <prvProcessExpiredTimer+0x94>)
 800504c:	681b      	ldr	r3, [r3, #0]
 800504e:	68db      	ldr	r3, [r3, #12]
 8005050:	68db      	ldr	r3, [r3, #12]
 8005052:	617b      	str	r3, [r7, #20]

	/* Remove the timer from the list of active timers.  A check has already
	been performed to ensure the list is not empty. */
	( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 8005054:	697b      	ldr	r3, [r7, #20]
 8005056:	3304      	adds	r3, #4
 8005058:	4618      	mov	r0, r3
 800505a:	f7fe f86d 	bl	8003138 <uxListRemove>
	traceTIMER_EXPIRED( pxTimer );

	/* If the timer is an auto reload timer then calculate the next
	expiry time and re-insert the timer in the list of active timers. */
	if( ( pxTimer->ucStatus & tmrSTATUS_IS_AUTORELOAD ) != 0 )
 800505e:	697b      	ldr	r3, [r7, #20]
 8005060:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 8005064:	f003 0304 	and.w	r3, r3, #4
 8005068:	2b00      	cmp	r3, #0
 800506a:	d022      	beq.n	80050b2 <prvProcessExpiredTimer+0x72>
	{
		/* The timer is inserted into a list using a time relative to anything
		other than the current time.  It will therefore be inserted into the
		correct list relative to the time this task thinks it is now. */
		if( prvInsertTimerInActiveList( pxTimer, ( xNextExpireTime + pxTimer->xTimerPeriodInTicks ), xTimeNow, xNextExpireTime ) != pdFALSE )
 800506c:	697b      	ldr	r3, [r7, #20]
 800506e:	699a      	ldr	r2, [r3, #24]
 8005070:	687b      	ldr	r3, [r7, #4]
 8005072:	4413      	add	r3, r2
 8005074:	6978      	ldr	r0, [r7, #20]
 8005076:	4619      	mov	r1, r3
 8005078:	683a      	ldr	r2, [r7, #0]
 800507a:	687b      	ldr	r3, [r7, #4]
 800507c:	f000 f8d0 	bl	8005220 <prvInsertTimerInActiveList>
 8005080:	4603      	mov	r3, r0
 8005082:	2b00      	cmp	r3, #0
 8005084:	d01e      	beq.n	80050c4 <prvProcessExpiredTimer+0x84>
		{
			/* The timer expired before it was added to the active timer
			list.  Reload it now.  */
			xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xNextExpireTime, NULL, tmrNO_DELAY );
 8005086:	2300      	movs	r3, #0
 8005088:	9300      	str	r3, [sp, #0]
 800508a:	6978      	ldr	r0, [r7, #20]
 800508c:	2100      	movs	r1, #0
 800508e:	687a      	ldr	r2, [r7, #4]
 8005090:	2300      	movs	r3, #0
 8005092:	f7ff ff83 	bl	8004f9c <xTimerGenericCommand>
 8005096:	6138      	str	r0, [r7, #16]
			configASSERT( xResult );
 8005098:	693b      	ldr	r3, [r7, #16]
 800509a:	2b00      	cmp	r3, #0
 800509c:	d112      	bne.n	80050c4 <prvProcessExpiredTimer+0x84>
 800509e:	f04f 03fc 	mov.w	r3, #252	; 0xfc
 80050a2:	f383 8811 	msr	BASEPRI, r3
 80050a6:	f3bf 8f6f 	isb	sy
 80050aa:	f3bf 8f4f 	dsb	sy
 80050ae:	60fb      	str	r3, [r7, #12]
 80050b0:	e7fe      	b.n	80050b0 <prvProcessExpiredTimer+0x70>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	else
	{
		pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
 80050b2:	697b      	ldr	r3, [r7, #20]
 80050b4:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 80050b8:	f023 0301 	bic.w	r3, r3, #1
 80050bc:	b2da      	uxtb	r2, r3
 80050be:	697b      	ldr	r3, [r7, #20]
 80050c0:	f883 2028 	strb.w	r2, [r3, #40]	; 0x28
		mtCOVERAGE_TEST_MARKER();
	}

	/* Call the timer callback. */
	pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 80050c4:	697b      	ldr	r3, [r7, #20]
 80050c6:	6a1b      	ldr	r3, [r3, #32]
 80050c8:	6978      	ldr	r0, [r7, #20]
 80050ca:	4798      	blx	r3
}
 80050cc:	3718      	adds	r7, #24
 80050ce:	46bd      	mov	sp, r7
 80050d0:	bd80      	pop	{r7, pc}
 80050d2:	bf00      	nop
 80050d4:	1ffe8ad0 	.word	0x1ffe8ad0

080050d8 <prvTimerTask>:
/*-----------------------------------------------------------*/

static portTASK_FUNCTION( prvTimerTask, pvParameters )
{
 80050d8:	b580      	push	{r7, lr}
 80050da:	b084      	sub	sp, #16
 80050dc:	af00      	add	r7, sp, #0
 80050de:	6078      	str	r0, [r7, #4]

	for( ;; )
	{
		/* Query the timers list to see if it contains any timers, and if so,
		obtain the time at which the next timer will expire. */
		xNextExpireTime = prvGetNextExpireTime( &xListWasEmpty );
 80050e0:	f107 0308 	add.w	r3, r7, #8
 80050e4:	4618      	mov	r0, r3
 80050e6:	f000 f857 	bl	8005198 <prvGetNextExpireTime>
 80050ea:	60f8      	str	r0, [r7, #12]

		/* If a timer has expired, process it.  Otherwise, block this task
		until either a timer does expire, or a command is received. */
		prvProcessTimerOrBlockTask( xNextExpireTime, xListWasEmpty );
 80050ec:	68bb      	ldr	r3, [r7, #8]
 80050ee:	68f8      	ldr	r0, [r7, #12]
 80050f0:	4619      	mov	r1, r3
 80050f2:	f000 f803 	bl	80050fc <prvProcessTimerOrBlockTask>

		/* Empty the command queue. */
		prvProcessReceivedCommands();
 80050f6:	f000 f8d5 	bl	80052a4 <prvProcessReceivedCommands>
	}
 80050fa:	e7f1      	b.n	80050e0 <prvTimerTask+0x8>

080050fc <prvProcessTimerOrBlockTask>:
}
/*-----------------------------------------------------------*/

static void prvProcessTimerOrBlockTask( const TickType_t xNextExpireTime, BaseType_t xListWasEmpty )
{
 80050fc:	b580      	push	{r7, lr}
 80050fe:	b084      	sub	sp, #16
 8005100:	af00      	add	r7, sp, #0
 8005102:	6078      	str	r0, [r7, #4]
 8005104:	6039      	str	r1, [r7, #0]
TickType_t xTimeNow;
BaseType_t xTimerListsWereSwitched;

	vTaskSuspendAll();
 8005106:	f7ff f915 	bl	8004334 <vTaskSuspendAll>
		/* Obtain the time now to make an assessment as to whether the timer
		has expired or not.  If obtaining the time causes the lists to switch
		then don't process this timer as any timers that remained in the list
		when the lists were switched will have been processed within the
		prvSampleTimeNow() function. */
		xTimeNow = prvSampleTimeNow( &xTimerListsWereSwitched );
 800510a:	f107 0308 	add.w	r3, r7, #8
 800510e:	4618      	mov	r0, r3
 8005110:	f000 f866 	bl	80051e0 <prvSampleTimeNow>
 8005114:	60f8      	str	r0, [r7, #12]
		if( xTimerListsWereSwitched == pdFALSE )
 8005116:	68bb      	ldr	r3, [r7, #8]
 8005118:	2b00      	cmp	r3, #0
 800511a:	d131      	bne.n	8005180 <prvProcessTimerOrBlockTask+0x84>
		{
			/* The tick count has not overflowed, has the timer expired? */
			if( ( xListWasEmpty == pdFALSE ) && ( xNextExpireTime <= xTimeNow ) )
 800511c:	683b      	ldr	r3, [r7, #0]
 800511e:	2b00      	cmp	r3, #0
 8005120:	d10a      	bne.n	8005138 <prvProcessTimerOrBlockTask+0x3c>
 8005122:	687a      	ldr	r2, [r7, #4]
 8005124:	68fb      	ldr	r3, [r7, #12]
 8005126:	429a      	cmp	r2, r3
 8005128:	d806      	bhi.n	8005138 <prvProcessTimerOrBlockTask+0x3c>
			{
				( void ) xTaskResumeAll();
 800512a:	f7ff f911 	bl	8004350 <xTaskResumeAll>
				prvProcessExpiredTimer( xNextExpireTime, xTimeNow );
 800512e:	6878      	ldr	r0, [r7, #4]
 8005130:	68f9      	ldr	r1, [r7, #12]
 8005132:	f7ff ff85 	bl	8005040 <prvProcessExpiredTimer>
 8005136:	e025      	b.n	8005184 <prvProcessTimerOrBlockTask+0x88>
				time has not been reached yet.  This task should therefore
				block to wait for the next expire time or a command to be
				received - whichever comes first.  The following line cannot
				be reached unless xNextExpireTime > xTimeNow, except in the
				case when the current timer list is empty. */
				if( xListWasEmpty != pdFALSE )
 8005138:	683b      	ldr	r3, [r7, #0]
 800513a:	2b00      	cmp	r3, #0
 800513c:	d008      	beq.n	8005150 <prvProcessTimerOrBlockTask+0x54>
				{
					/* The current timer list is empty - is the overflow list
					also empty? */
					xListWasEmpty = listLIST_IS_EMPTY( pxOverflowTimerList );
 800513e:	4b13      	ldr	r3, [pc, #76]	; (800518c <prvProcessTimerOrBlockTask+0x90>)
 8005140:	681b      	ldr	r3, [r3, #0]
 8005142:	681b      	ldr	r3, [r3, #0]
 8005144:	2b00      	cmp	r3, #0
 8005146:	d101      	bne.n	800514c <prvProcessTimerOrBlockTask+0x50>
 8005148:	2301      	movs	r3, #1
 800514a:	e000      	b.n	800514e <prvProcessTimerOrBlockTask+0x52>
 800514c:	2300      	movs	r3, #0
 800514e:	603b      	str	r3, [r7, #0]
				}

				vQueueWaitForMessageRestricted( xTimerQueue, ( xNextExpireTime - xTimeNow ), xListWasEmpty );
 8005150:	4b0f      	ldr	r3, [pc, #60]	; (8005190 <prvProcessTimerOrBlockTask+0x94>)
 8005152:	6819      	ldr	r1, [r3, #0]
 8005154:	687a      	ldr	r2, [r7, #4]
 8005156:	68fb      	ldr	r3, [r7, #12]
 8005158:	1ad3      	subs	r3, r2, r3
 800515a:	4608      	mov	r0, r1
 800515c:	4619      	mov	r1, r3
 800515e:	683a      	ldr	r2, [r7, #0]
 8005160:	f7fe fe88 	bl	8003e74 <vQueueWaitForMessageRestricted>

				if( xTaskResumeAll() == pdFALSE )
 8005164:	f7ff f8f4 	bl	8004350 <xTaskResumeAll>
 8005168:	4603      	mov	r3, r0
 800516a:	2b00      	cmp	r3, #0
 800516c:	d10a      	bne.n	8005184 <prvProcessTimerOrBlockTask+0x88>
				{
					/* Yield to wait for either a command to arrive, or the
					block time to expire.  If a command arrived between the
					critical section being exited and this yield then the yield
					will not cause the task to block. */
					portYIELD_WITHIN_API();
 800516e:	4b09      	ldr	r3, [pc, #36]	; (8005194 <prvProcessTimerOrBlockTask+0x98>)
 8005170:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8005174:	601a      	str	r2, [r3, #0]
 8005176:	f3bf 8f4f 	dsb	sy
 800517a:	f3bf 8f6f 	isb	sy
 800517e:	e001      	b.n	8005184 <prvProcessTimerOrBlockTask+0x88>
				}
			}
		}
		else
		{
			( void ) xTaskResumeAll();
 8005180:	f7ff f8e6 	bl	8004350 <xTaskResumeAll>
		}
	}
}
 8005184:	3710      	adds	r7, #16
 8005186:	46bd      	mov	sp, r7
 8005188:	bd80      	pop	{r7, pc}
 800518a:	bf00      	nop
 800518c:	1ffe8ad4 	.word	0x1ffe8ad4
 8005190:	1ffe8ad8 	.word	0x1ffe8ad8
 8005194:	e000ed04 	.word	0xe000ed04

08005198 <prvGetNextExpireTime>:
/*-----------------------------------------------------------*/

static TickType_t prvGetNextExpireTime( BaseType_t * const pxListWasEmpty )
{
 8005198:	b480      	push	{r7}
 800519a:	b085      	sub	sp, #20
 800519c:	af00      	add	r7, sp, #0
 800519e:	6078      	str	r0, [r7, #4]
	the timer with the nearest expiry time will expire.  If there are no
	active timers then just set the next expire time to 0.  That will cause
	this task to unblock when the tick count overflows, at which point the
	timer lists will be switched and the next expiry time can be
	re-assessed.  */
	*pxListWasEmpty = listLIST_IS_EMPTY( pxCurrentTimerList );
 80051a0:	4b0e      	ldr	r3, [pc, #56]	; (80051dc <prvGetNextExpireTime+0x44>)
 80051a2:	681b      	ldr	r3, [r3, #0]
 80051a4:	681b      	ldr	r3, [r3, #0]
 80051a6:	2b00      	cmp	r3, #0
 80051a8:	d101      	bne.n	80051ae <prvGetNextExpireTime+0x16>
 80051aa:	2201      	movs	r2, #1
 80051ac:	e000      	b.n	80051b0 <prvGetNextExpireTime+0x18>
 80051ae:	2200      	movs	r2, #0
 80051b0:	687b      	ldr	r3, [r7, #4]
 80051b2:	601a      	str	r2, [r3, #0]
	if( *pxListWasEmpty == pdFALSE )
 80051b4:	687b      	ldr	r3, [r7, #4]
 80051b6:	681b      	ldr	r3, [r3, #0]
 80051b8:	2b00      	cmp	r3, #0
 80051ba:	d105      	bne.n	80051c8 <prvGetNextExpireTime+0x30>
	{
		xNextExpireTime = listGET_ITEM_VALUE_OF_HEAD_ENTRY( pxCurrentTimerList );
 80051bc:	4b07      	ldr	r3, [pc, #28]	; (80051dc <prvGetNextExpireTime+0x44>)
 80051be:	681b      	ldr	r3, [r3, #0]
 80051c0:	68db      	ldr	r3, [r3, #12]
 80051c2:	681b      	ldr	r3, [r3, #0]
 80051c4:	60fb      	str	r3, [r7, #12]
 80051c6:	e001      	b.n	80051cc <prvGetNextExpireTime+0x34>
	}
	else
	{
		/* Ensure the task unblocks when the tick count rolls over. */
		xNextExpireTime = ( TickType_t ) 0U;
 80051c8:	2300      	movs	r3, #0
 80051ca:	60fb      	str	r3, [r7, #12]
	}

	return xNextExpireTime;
 80051cc:	68fb      	ldr	r3, [r7, #12]
}
 80051ce:	4618      	mov	r0, r3
 80051d0:	3714      	adds	r7, #20
 80051d2:	46bd      	mov	sp, r7
 80051d4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80051d8:	4770      	bx	lr
 80051da:	bf00      	nop
 80051dc:	1ffe8ad0 	.word	0x1ffe8ad0

080051e0 <prvSampleTimeNow>:
/*-----------------------------------------------------------*/

static TickType_t prvSampleTimeNow( BaseType_t * const pxTimerListsWereSwitched )
{
 80051e0:	b580      	push	{r7, lr}
 80051e2:	b084      	sub	sp, #16
 80051e4:	af00      	add	r7, sp, #0
 80051e6:	6078      	str	r0, [r7, #4]
TickType_t xTimeNow;
PRIVILEGED_DATA static TickType_t xLastTime = ( TickType_t ) 0U; /*lint !e956 Variable is only accessible to one task. */

	xTimeNow = xTaskGetTickCount();
 80051e8:	f7ff f950 	bl	800448c <xTaskGetTickCount>
 80051ec:	60f8      	str	r0, [r7, #12]

	if( xTimeNow < xLastTime )
 80051ee:	4b0b      	ldr	r3, [pc, #44]	; (800521c <prvSampleTimeNow+0x3c>)
 80051f0:	681b      	ldr	r3, [r3, #0]
 80051f2:	68fa      	ldr	r2, [r7, #12]
 80051f4:	429a      	cmp	r2, r3
 80051f6:	d205      	bcs.n	8005204 <prvSampleTimeNow+0x24>
	{
		prvSwitchTimerLists();
 80051f8:	f000 f936 	bl	8005468 <prvSwitchTimerLists>
		*pxTimerListsWereSwitched = pdTRUE;
 80051fc:	687b      	ldr	r3, [r7, #4]
 80051fe:	2201      	movs	r2, #1
 8005200:	601a      	str	r2, [r3, #0]
 8005202:	e002      	b.n	800520a <prvSampleTimeNow+0x2a>
	}
	else
	{
		*pxTimerListsWereSwitched = pdFALSE;
 8005204:	687b      	ldr	r3, [r7, #4]
 8005206:	2200      	movs	r2, #0
 8005208:	601a      	str	r2, [r3, #0]
	}

	xLastTime = xTimeNow;
 800520a:	4a04      	ldr	r2, [pc, #16]	; (800521c <prvSampleTimeNow+0x3c>)
 800520c:	68fb      	ldr	r3, [r7, #12]
 800520e:	6013      	str	r3, [r2, #0]

	return xTimeNow;
 8005210:	68fb      	ldr	r3, [r7, #12]
}
 8005212:	4618      	mov	r0, r3
 8005214:	3710      	adds	r7, #16
 8005216:	46bd      	mov	sp, r7
 8005218:	bd80      	pop	{r7, pc}
 800521a:	bf00      	nop
 800521c:	1ffe8ae0 	.word	0x1ffe8ae0

08005220 <prvInsertTimerInActiveList>:
/*-----------------------------------------------------------*/

static BaseType_t prvInsertTimerInActiveList( Timer_t * const pxTimer, const TickType_t xNextExpiryTime, const TickType_t xTimeNow, const TickType_t xCommandTime )
{
 8005220:	b580      	push	{r7, lr}
 8005222:	b086      	sub	sp, #24
 8005224:	af00      	add	r7, sp, #0
 8005226:	60f8      	str	r0, [r7, #12]
 8005228:	60b9      	str	r1, [r7, #8]
 800522a:	607a      	str	r2, [r7, #4]
 800522c:	603b      	str	r3, [r7, #0]
BaseType_t xProcessTimerNow = pdFALSE;
 800522e:	2300      	movs	r3, #0
 8005230:	617b      	str	r3, [r7, #20]

	listSET_LIST_ITEM_VALUE( &( pxTimer->xTimerListItem ), xNextExpiryTime );
 8005232:	68fb      	ldr	r3, [r7, #12]
 8005234:	68ba      	ldr	r2, [r7, #8]
 8005236:	605a      	str	r2, [r3, #4]
	listSET_LIST_ITEM_OWNER( &( pxTimer->xTimerListItem ), pxTimer );
 8005238:	68fb      	ldr	r3, [r7, #12]
 800523a:	68fa      	ldr	r2, [r7, #12]
 800523c:	611a      	str	r2, [r3, #16]

	if( xNextExpiryTime <= xTimeNow )
 800523e:	68ba      	ldr	r2, [r7, #8]
 8005240:	687b      	ldr	r3, [r7, #4]
 8005242:	429a      	cmp	r2, r3
 8005244:	d812      	bhi.n	800526c <prvInsertTimerInActiveList+0x4c>
	{
		/* Has the expiry time elapsed between the command to start/reset a
		timer was issued, and the time the command was processed? */
		if( ( ( TickType_t ) ( xTimeNow - xCommandTime ) ) >= pxTimer->xTimerPeriodInTicks ) /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8005246:	687a      	ldr	r2, [r7, #4]
 8005248:	683b      	ldr	r3, [r7, #0]
 800524a:	1ad2      	subs	r2, r2, r3
 800524c:	68fb      	ldr	r3, [r7, #12]
 800524e:	699b      	ldr	r3, [r3, #24]
 8005250:	429a      	cmp	r2, r3
 8005252:	d302      	bcc.n	800525a <prvInsertTimerInActiveList+0x3a>
		{
			/* The time between a command being issued and the command being
			processed actually exceeds the timers period.  */
			xProcessTimerNow = pdTRUE;
 8005254:	2301      	movs	r3, #1
 8005256:	617b      	str	r3, [r7, #20]
 8005258:	e01b      	b.n	8005292 <prvInsertTimerInActiveList+0x72>
		}
		else
		{
			vListInsert( pxOverflowTimerList, &( pxTimer->xTimerListItem ) );
 800525a:	4b10      	ldr	r3, [pc, #64]	; (800529c <prvInsertTimerInActiveList+0x7c>)
 800525c:	681a      	ldr	r2, [r3, #0]
 800525e:	68fb      	ldr	r3, [r7, #12]
 8005260:	3304      	adds	r3, #4
 8005262:	4610      	mov	r0, r2
 8005264:	4619      	mov	r1, r3
 8005266:	f7fd ff2f 	bl	80030c8 <vListInsert>
 800526a:	e012      	b.n	8005292 <prvInsertTimerInActiveList+0x72>
		}
	}
	else
	{
		if( ( xTimeNow < xCommandTime ) && ( xNextExpiryTime >= xCommandTime ) )
 800526c:	687a      	ldr	r2, [r7, #4]
 800526e:	683b      	ldr	r3, [r7, #0]
 8005270:	429a      	cmp	r2, r3
 8005272:	d206      	bcs.n	8005282 <prvInsertTimerInActiveList+0x62>
 8005274:	68ba      	ldr	r2, [r7, #8]
 8005276:	683b      	ldr	r3, [r7, #0]
 8005278:	429a      	cmp	r2, r3
 800527a:	d302      	bcc.n	8005282 <prvInsertTimerInActiveList+0x62>
		{
			/* If, since the command was issued, the tick count has overflowed
			but the expiry time has not, then the timer must have already passed
			its expiry time and should be processed immediately. */
			xProcessTimerNow = pdTRUE;
 800527c:	2301      	movs	r3, #1
 800527e:	617b      	str	r3, [r7, #20]
 8005280:	e007      	b.n	8005292 <prvInsertTimerInActiveList+0x72>
		}
		else
		{
			vListInsert( pxCurrentTimerList, &( pxTimer->xTimerListItem ) );
 8005282:	4b07      	ldr	r3, [pc, #28]	; (80052a0 <prvInsertTimerInActiveList+0x80>)
 8005284:	681a      	ldr	r2, [r3, #0]
 8005286:	68fb      	ldr	r3, [r7, #12]
 8005288:	3304      	adds	r3, #4
 800528a:	4610      	mov	r0, r2
 800528c:	4619      	mov	r1, r3
 800528e:	f7fd ff1b 	bl	80030c8 <vListInsert>
		}
	}

	return xProcessTimerNow;
 8005292:	697b      	ldr	r3, [r7, #20]
}
 8005294:	4618      	mov	r0, r3
 8005296:	3718      	adds	r7, #24
 8005298:	46bd      	mov	sp, r7
 800529a:	bd80      	pop	{r7, pc}
 800529c:	1ffe8ad4 	.word	0x1ffe8ad4
 80052a0:	1ffe8ad0 	.word	0x1ffe8ad0

080052a4 <prvProcessReceivedCommands>:
/*-----------------------------------------------------------*/

static void	prvProcessReceivedCommands( void )
{
 80052a4:	b580      	push	{r7, lr}
 80052a6:	b08e      	sub	sp, #56	; 0x38
 80052a8:	af02      	add	r7, sp, #8
DaemonTaskMessage_t xMessage;
Timer_t *pxTimer;
BaseType_t xTimerListsWereSwitched, xResult;
TickType_t xTimeNow;

	while( xQueueReceive( xTimerQueue, &xMessage, tmrNO_DELAY ) != pdFAIL ) /*lint !e603 xMessage does not have to be initialised as it is passed out, not in, and it is not used unless xQueueReceive() returns pdTRUE. */
 80052aa:	e0cb      	b.n	8005444 <prvProcessReceivedCommands+0x1a0>
	{
		#if ( INCLUDE_xTimerPendFunctionCall == 1 )
		{
			/* Negative commands are pended function calls rather than timer
			commands. */
			if( xMessage.xMessageID < ( BaseType_t ) 0 )
 80052ac:	687b      	ldr	r3, [r7, #4]
 80052ae:	2b00      	cmp	r3, #0
 80052b0:	da18      	bge.n	80052e4 <prvProcessReceivedCommands+0x40>
			{
				const CallbackParameters_t * const pxCallback = &( xMessage.u.xCallbackParameters );
 80052b2:	1d3b      	adds	r3, r7, #4
 80052b4:	3304      	adds	r3, #4
 80052b6:	62fb      	str	r3, [r7, #44]	; 0x2c

				/* The timer uses the xCallbackParameters member to request a
				callback be executed.  Check the callback is not NULL. */
				configASSERT( pxCallback );
 80052b8:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80052ba:	2b00      	cmp	r3, #0
 80052bc:	d109      	bne.n	80052d2 <prvProcessReceivedCommands+0x2e>
 80052be:	f04f 03fc 	mov.w	r3, #252	; 0xfc
 80052c2:	f383 8811 	msr	BASEPRI, r3
 80052c6:	f3bf 8f6f 	isb	sy
 80052ca:	f3bf 8f4f 	dsb	sy
 80052ce:	61fb      	str	r3, [r7, #28]
 80052d0:	e7fe      	b.n	80052d0 <prvProcessReceivedCommands+0x2c>

				/* Call the function. */
				pxCallback->pxCallbackFunction( pxCallback->pvParameter1, pxCallback->ulParameter2 );
 80052d2:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80052d4:	681b      	ldr	r3, [r3, #0]
 80052d6:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 80052d8:	6851      	ldr	r1, [r2, #4]
 80052da:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 80052dc:	6892      	ldr	r2, [r2, #8]
 80052de:	4608      	mov	r0, r1
 80052e0:	4611      	mov	r1, r2
 80052e2:	4798      	blx	r3
		}
		#endif /* INCLUDE_xTimerPendFunctionCall */

		/* Commands that are positive are timer commands rather than pended
		function calls. */
		if( xMessage.xMessageID >= ( BaseType_t ) 0 )
 80052e4:	687b      	ldr	r3, [r7, #4]
 80052e6:	2b00      	cmp	r3, #0
 80052e8:	f2c0 80ac 	blt.w	8005444 <prvProcessReceivedCommands+0x1a0>
		{
			/* The messages uses the xTimerParameters member to work on a
			software timer. */
			pxTimer = xMessage.u.xTimerParameters.pxTimer;
 80052ec:	68fb      	ldr	r3, [r7, #12]
 80052ee:	62bb      	str	r3, [r7, #40]	; 0x28

			if( listIS_CONTAINED_WITHIN( NULL, &( pxTimer->xTimerListItem ) ) == pdFALSE ) /*lint !e961. The cast is only redundant when NULL is passed into the macro. */
 80052f0:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80052f2:	695b      	ldr	r3, [r3, #20]
 80052f4:	2b00      	cmp	r3, #0
 80052f6:	d004      	beq.n	8005302 <prvProcessReceivedCommands+0x5e>
			{
				/* The timer is in a list, remove it. */
				( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 80052f8:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80052fa:	3304      	adds	r3, #4
 80052fc:	4618      	mov	r0, r3
 80052fe:	f7fd ff1b 	bl	8003138 <uxListRemove>
			it must be present in the function call.  prvSampleTimeNow() must be
			called after the message is received from xTimerQueue so there is no
			possibility of a higher priority task adding a message to the message
			queue with a time that is ahead of the timer daemon task (because it
			pre-empted the timer daemon task after the xTimeNow value was set). */
			xTimeNow = prvSampleTimeNow( &xTimerListsWereSwitched );
 8005302:	463b      	mov	r3, r7
 8005304:	4618      	mov	r0, r3
 8005306:	f7ff ff6b 	bl	80051e0 <prvSampleTimeNow>
 800530a:	6278      	str	r0, [r7, #36]	; 0x24

			switch( xMessage.xMessageID )
 800530c:	687b      	ldr	r3, [r7, #4]
 800530e:	2b09      	cmp	r3, #9
 8005310:	f200 8097 	bhi.w	8005442 <prvProcessReceivedCommands+0x19e>
 8005314:	a201      	add	r2, pc, #4	; (adr r2, 800531c <prvProcessReceivedCommands+0x78>)
 8005316:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800531a:	bf00      	nop
 800531c:	08005345 	.word	0x08005345
 8005320:	08005345 	.word	0x08005345
 8005324:	08005345 	.word	0x08005345
 8005328:	080053bb 	.word	0x080053bb
 800532c:	080053cf 	.word	0x080053cf
 8005330:	08005419 	.word	0x08005419
 8005334:	08005345 	.word	0x08005345
 8005338:	08005345 	.word	0x08005345
 800533c:	080053bb 	.word	0x080053bb
 8005340:	080053cf 	.word	0x080053cf
				case tmrCOMMAND_START_FROM_ISR :
				case tmrCOMMAND_RESET :
				case tmrCOMMAND_RESET_FROM_ISR :
				case tmrCOMMAND_START_DONT_TRACE :
					/* Start or restart a timer. */
					pxTimer->ucStatus |= tmrSTATUS_IS_ACTIVE;
 8005344:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8005346:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 800534a:	f043 0301 	orr.w	r3, r3, #1
 800534e:	b2da      	uxtb	r2, r3
 8005350:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8005352:	f883 2028 	strb.w	r2, [r3, #40]	; 0x28
					if( prvInsertTimerInActiveList( pxTimer,  xMessage.u.xTimerParameters.xMessageValue + pxTimer->xTimerPeriodInTicks, xTimeNow, xMessage.u.xTimerParameters.xMessageValue ) != pdFALSE )
 8005356:	68ba      	ldr	r2, [r7, #8]
 8005358:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800535a:	699b      	ldr	r3, [r3, #24]
 800535c:	441a      	add	r2, r3
 800535e:	68bb      	ldr	r3, [r7, #8]
 8005360:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 8005362:	4611      	mov	r1, r2
 8005364:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8005366:	f7ff ff5b 	bl	8005220 <prvInsertTimerInActiveList>
 800536a:	4603      	mov	r3, r0
 800536c:	2b00      	cmp	r3, #0
 800536e:	d023      	beq.n	80053b8 <prvProcessReceivedCommands+0x114>
					{
						/* The timer expired before it was added to the active
						timer list.  Process it now. */
						pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 8005370:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8005372:	6a1b      	ldr	r3, [r3, #32]
 8005374:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 8005376:	4798      	blx	r3
						traceTIMER_EXPIRED( pxTimer );

						if( ( pxTimer->ucStatus & tmrSTATUS_IS_AUTORELOAD ) != 0 )
 8005378:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800537a:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 800537e:	f003 0304 	and.w	r3, r3, #4
 8005382:	2b00      	cmp	r3, #0
 8005384:	d018      	beq.n	80053b8 <prvProcessReceivedCommands+0x114>
						{
							xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xMessage.u.xTimerParameters.xMessageValue + pxTimer->xTimerPeriodInTicks, NULL, tmrNO_DELAY );
 8005386:	68ba      	ldr	r2, [r7, #8]
 8005388:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800538a:	699b      	ldr	r3, [r3, #24]
 800538c:	441a      	add	r2, r3
 800538e:	2300      	movs	r3, #0
 8005390:	9300      	str	r3, [sp, #0]
 8005392:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 8005394:	2100      	movs	r1, #0
 8005396:	2300      	movs	r3, #0
 8005398:	f7ff fe00 	bl	8004f9c <xTimerGenericCommand>
 800539c:	6238      	str	r0, [r7, #32]
							configASSERT( xResult );
 800539e:	6a3b      	ldr	r3, [r7, #32]
 80053a0:	2b00      	cmp	r3, #0
 80053a2:	d109      	bne.n	80053b8 <prvProcessReceivedCommands+0x114>
 80053a4:	f04f 03fc 	mov.w	r3, #252	; 0xfc
 80053a8:	f383 8811 	msr	BASEPRI, r3
 80053ac:	f3bf 8f6f 	isb	sy
 80053b0:	f3bf 8f4f 	dsb	sy
 80053b4:	61bb      	str	r3, [r7, #24]
 80053b6:	e7fe      	b.n	80053b6 <prvProcessReceivedCommands+0x112>
					}
					else
					{
						mtCOVERAGE_TEST_MARKER();
					}
					break;
 80053b8:	e044      	b.n	8005444 <prvProcessReceivedCommands+0x1a0>

				case tmrCOMMAND_STOP :
				case tmrCOMMAND_STOP_FROM_ISR :
					/* The timer has already been removed from the active list. */
					pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
 80053ba:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80053bc:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 80053c0:	f023 0301 	bic.w	r3, r3, #1
 80053c4:	b2da      	uxtb	r2, r3
 80053c6:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80053c8:	f883 2028 	strb.w	r2, [r3, #40]	; 0x28
					break;
 80053cc:	e03a      	b.n	8005444 <prvProcessReceivedCommands+0x1a0>

				case tmrCOMMAND_CHANGE_PERIOD :
				case tmrCOMMAND_CHANGE_PERIOD_FROM_ISR :
					pxTimer->ucStatus |= tmrSTATUS_IS_ACTIVE;
 80053ce:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80053d0:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 80053d4:	f043 0301 	orr.w	r3, r3, #1
 80053d8:	b2da      	uxtb	r2, r3
 80053da:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80053dc:	f883 2028 	strb.w	r2, [r3, #40]	; 0x28
					pxTimer->xTimerPeriodInTicks = xMessage.u.xTimerParameters.xMessageValue;
 80053e0:	68ba      	ldr	r2, [r7, #8]
 80053e2:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80053e4:	619a      	str	r2, [r3, #24]
					configASSERT( ( pxTimer->xTimerPeriodInTicks > 0 ) );
 80053e6:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80053e8:	699b      	ldr	r3, [r3, #24]
 80053ea:	2b00      	cmp	r3, #0
 80053ec:	d109      	bne.n	8005402 <prvProcessReceivedCommands+0x15e>
 80053ee:	f04f 03fc 	mov.w	r3, #252	; 0xfc
 80053f2:	f383 8811 	msr	BASEPRI, r3
 80053f6:	f3bf 8f6f 	isb	sy
 80053fa:	f3bf 8f4f 	dsb	sy
 80053fe:	617b      	str	r3, [r7, #20]
 8005400:	e7fe      	b.n	8005400 <prvProcessReceivedCommands+0x15c>
					be longer or shorter than the old one.  The command time is
					therefore set to the current time, and as the period cannot
					be zero the next expiry time can only be in the future,
					meaning (unlike for the xTimerStart() case above) there is
					no fail case that needs to be handled here. */
					( void ) prvInsertTimerInActiveList( pxTimer, ( xTimeNow + pxTimer->xTimerPeriodInTicks ), xTimeNow, xTimeNow );
 8005402:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8005404:	699a      	ldr	r2, [r3, #24]
 8005406:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005408:	4413      	add	r3, r2
 800540a:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 800540c:	4619      	mov	r1, r3
 800540e:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8005410:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005412:	f7ff ff05 	bl	8005220 <prvInsertTimerInActiveList>
					break;
 8005416:	e015      	b.n	8005444 <prvProcessReceivedCommands+0x1a0>
					#if ( configSUPPORT_DYNAMIC_ALLOCATION == 1 )
					{
						/* The timer has already been removed from the active list,
						just free up the memory if the memory was dynamically
						allocated. */
						if( ( pxTimer->ucStatus & tmrSTATUS_IS_STATICALLY_ALLOCATED ) == ( uint8_t ) 0 )
 8005418:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800541a:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 800541e:	f003 0302 	and.w	r3, r3, #2
 8005422:	2b00      	cmp	r3, #0
 8005424:	d103      	bne.n	800542e <prvProcessReceivedCommands+0x18a>
						{
							vPortFree( pxTimer );
 8005426:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 8005428:	f7fd fdec 	bl	8003004 <vPortFree>
 800542c:	e008      	b.n	8005440 <prvProcessReceivedCommands+0x19c>
						}
						else
						{
							pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
 800542e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8005430:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 8005434:	f023 0301 	bic.w	r3, r3, #1
 8005438:	b2da      	uxtb	r2, r3
 800543a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800543c:	f883 2028 	strb.w	r2, [r3, #40]	; 0x28
						no need to free the memory - just mark the timer as
						"not active". */
						pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
					}
					#endif /* configSUPPORT_DYNAMIC_ALLOCATION */
					break;
 8005440:	e000      	b.n	8005444 <prvProcessReceivedCommands+0x1a0>

				default	:
					/* Don't expect to get here. */
					break;
 8005442:	bf00      	nop
DaemonTaskMessage_t xMessage;
Timer_t *pxTimer;
BaseType_t xTimerListsWereSwitched, xResult;
TickType_t xTimeNow;

	while( xQueueReceive( xTimerQueue, &xMessage, tmrNO_DELAY ) != pdFAIL ) /*lint !e603 xMessage does not have to be initialised as it is passed out, not in, and it is not used unless xQueueReceive() returns pdTRUE. */
 8005444:	4b07      	ldr	r3, [pc, #28]	; (8005464 <prvProcessReceivedCommands+0x1c0>)
 8005446:	681a      	ldr	r2, [r3, #0]
 8005448:	1d3b      	adds	r3, r7, #4
 800544a:	4610      	mov	r0, r2
 800544c:	4619      	mov	r1, r3
 800544e:	2200      	movs	r2, #0
 8005450:	f7fe f9c6 	bl	80037e0 <xQueueReceive>
 8005454:	4603      	mov	r3, r0
 8005456:	2b00      	cmp	r3, #0
 8005458:	f47f af28 	bne.w	80052ac <prvProcessReceivedCommands+0x8>
					/* Don't expect to get here. */
					break;
			}
		}
	}
}
 800545c:	3730      	adds	r7, #48	; 0x30
 800545e:	46bd      	mov	sp, r7
 8005460:	bd80      	pop	{r7, pc}
 8005462:	bf00      	nop
 8005464:	1ffe8ad8 	.word	0x1ffe8ad8

08005468 <prvSwitchTimerLists>:
/*-----------------------------------------------------------*/

static void prvSwitchTimerLists( void )
{
 8005468:	b580      	push	{r7, lr}
 800546a:	b088      	sub	sp, #32
 800546c:	af02      	add	r7, sp, #8

	/* The tick count has overflowed.  The timer lists must be switched.
	If there are any timers still referenced from the current timer list
	then they must have expired and should be processed before the lists
	are switched. */
	while( listLIST_IS_EMPTY( pxCurrentTimerList ) == pdFALSE )
 800546e:	e047      	b.n	8005500 <prvSwitchTimerLists+0x98>
	{
		xNextExpireTime = listGET_ITEM_VALUE_OF_HEAD_ENTRY( pxCurrentTimerList );
 8005470:	4b2c      	ldr	r3, [pc, #176]	; (8005524 <prvSwitchTimerLists+0xbc>)
 8005472:	681b      	ldr	r3, [r3, #0]
 8005474:	68db      	ldr	r3, [r3, #12]
 8005476:	681b      	ldr	r3, [r3, #0]
 8005478:	617b      	str	r3, [r7, #20]

		/* Remove the timer from the list. */
		pxTimer = ( Timer_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxCurrentTimerList ); /*lint !e9087 !e9079 void * is used as this macro is used with tasks and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800547a:	4b2a      	ldr	r3, [pc, #168]	; (8005524 <prvSwitchTimerLists+0xbc>)
 800547c:	681b      	ldr	r3, [r3, #0]
 800547e:	68db      	ldr	r3, [r3, #12]
 8005480:	68db      	ldr	r3, [r3, #12]
 8005482:	613b      	str	r3, [r7, #16]
		( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 8005484:	693b      	ldr	r3, [r7, #16]
 8005486:	3304      	adds	r3, #4
 8005488:	4618      	mov	r0, r3
 800548a:	f7fd fe55 	bl	8003138 <uxListRemove>
		traceTIMER_EXPIRED( pxTimer );

		/* Execute its callback, then send a command to restart the timer if
		it is an auto-reload timer.  It cannot be restarted here as the lists
		have not yet been switched. */
		pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 800548e:	693b      	ldr	r3, [r7, #16]
 8005490:	6a1b      	ldr	r3, [r3, #32]
 8005492:	6938      	ldr	r0, [r7, #16]
 8005494:	4798      	blx	r3

		if( ( pxTimer->ucStatus & tmrSTATUS_IS_AUTORELOAD ) != 0 )
 8005496:	693b      	ldr	r3, [r7, #16]
 8005498:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 800549c:	f003 0304 	and.w	r3, r3, #4
 80054a0:	2b00      	cmp	r3, #0
 80054a2:	d02d      	beq.n	8005500 <prvSwitchTimerLists+0x98>
			the timer going into the same timer list then it has already expired
			and the timer should be re-inserted into the current list so it is
			processed again within this loop.  Otherwise a command should be sent
			to restart the timer to ensure it is only inserted into a list after
			the lists have been swapped. */
			xReloadTime = ( xNextExpireTime + pxTimer->xTimerPeriodInTicks );
 80054a4:	693b      	ldr	r3, [r7, #16]
 80054a6:	699a      	ldr	r2, [r3, #24]
 80054a8:	697b      	ldr	r3, [r7, #20]
 80054aa:	4413      	add	r3, r2
 80054ac:	60fb      	str	r3, [r7, #12]
			if( xReloadTime > xNextExpireTime )
 80054ae:	68fa      	ldr	r2, [r7, #12]
 80054b0:	697b      	ldr	r3, [r7, #20]
 80054b2:	429a      	cmp	r2, r3
 80054b4:	d90e      	bls.n	80054d4 <prvSwitchTimerLists+0x6c>
			{
				listSET_LIST_ITEM_VALUE( &( pxTimer->xTimerListItem ), xReloadTime );
 80054b6:	693b      	ldr	r3, [r7, #16]
 80054b8:	68fa      	ldr	r2, [r7, #12]
 80054ba:	605a      	str	r2, [r3, #4]
				listSET_LIST_ITEM_OWNER( &( pxTimer->xTimerListItem ), pxTimer );
 80054bc:	693b      	ldr	r3, [r7, #16]
 80054be:	693a      	ldr	r2, [r7, #16]
 80054c0:	611a      	str	r2, [r3, #16]
				vListInsert( pxCurrentTimerList, &( pxTimer->xTimerListItem ) );
 80054c2:	4b18      	ldr	r3, [pc, #96]	; (8005524 <prvSwitchTimerLists+0xbc>)
 80054c4:	681a      	ldr	r2, [r3, #0]
 80054c6:	693b      	ldr	r3, [r7, #16]
 80054c8:	3304      	adds	r3, #4
 80054ca:	4610      	mov	r0, r2
 80054cc:	4619      	mov	r1, r3
 80054ce:	f7fd fdfb 	bl	80030c8 <vListInsert>
 80054d2:	e015      	b.n	8005500 <prvSwitchTimerLists+0x98>
			}
			else
			{
				xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xNextExpireTime, NULL, tmrNO_DELAY );
 80054d4:	2300      	movs	r3, #0
 80054d6:	9300      	str	r3, [sp, #0]
 80054d8:	6938      	ldr	r0, [r7, #16]
 80054da:	2100      	movs	r1, #0
 80054dc:	697a      	ldr	r2, [r7, #20]
 80054de:	2300      	movs	r3, #0
 80054e0:	f7ff fd5c 	bl	8004f9c <xTimerGenericCommand>
 80054e4:	60b8      	str	r0, [r7, #8]
				configASSERT( xResult );
 80054e6:	68bb      	ldr	r3, [r7, #8]
 80054e8:	2b00      	cmp	r3, #0
 80054ea:	d109      	bne.n	8005500 <prvSwitchTimerLists+0x98>
 80054ec:	f04f 03fc 	mov.w	r3, #252	; 0xfc
 80054f0:	f383 8811 	msr	BASEPRI, r3
 80054f4:	f3bf 8f6f 	isb	sy
 80054f8:	f3bf 8f4f 	dsb	sy
 80054fc:	603b      	str	r3, [r7, #0]
 80054fe:	e7fe      	b.n	80054fe <prvSwitchTimerLists+0x96>

	/* The tick count has overflowed.  The timer lists must be switched.
	If there are any timers still referenced from the current timer list
	then they must have expired and should be processed before the lists
	are switched. */
	while( listLIST_IS_EMPTY( pxCurrentTimerList ) == pdFALSE )
 8005500:	4b08      	ldr	r3, [pc, #32]	; (8005524 <prvSwitchTimerLists+0xbc>)
 8005502:	681b      	ldr	r3, [r3, #0]
 8005504:	681b      	ldr	r3, [r3, #0]
 8005506:	2b00      	cmp	r3, #0
 8005508:	d1b2      	bne.n	8005470 <prvSwitchTimerLists+0x8>
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}

	pxTemp = pxCurrentTimerList;
 800550a:	4b06      	ldr	r3, [pc, #24]	; (8005524 <prvSwitchTimerLists+0xbc>)
 800550c:	681b      	ldr	r3, [r3, #0]
 800550e:	607b      	str	r3, [r7, #4]
	pxCurrentTimerList = pxOverflowTimerList;
 8005510:	4b05      	ldr	r3, [pc, #20]	; (8005528 <prvSwitchTimerLists+0xc0>)
 8005512:	681b      	ldr	r3, [r3, #0]
 8005514:	4a03      	ldr	r2, [pc, #12]	; (8005524 <prvSwitchTimerLists+0xbc>)
 8005516:	6013      	str	r3, [r2, #0]
	pxOverflowTimerList = pxTemp;
 8005518:	4a03      	ldr	r2, [pc, #12]	; (8005528 <prvSwitchTimerLists+0xc0>)
 800551a:	687b      	ldr	r3, [r7, #4]
 800551c:	6013      	str	r3, [r2, #0]
}
 800551e:	3718      	adds	r7, #24
 8005520:	46bd      	mov	sp, r7
 8005522:	bd80      	pop	{r7, pc}
 8005524:	1ffe8ad0 	.word	0x1ffe8ad0
 8005528:	1ffe8ad4 	.word	0x1ffe8ad4

0800552c <prvCheckForValidListAndQueue>:
/*-----------------------------------------------------------*/

static void prvCheckForValidListAndQueue( void )
{
 800552c:	b580      	push	{r7, lr}
 800552e:	af00      	add	r7, sp, #0
	/* Check that the list from which active timers are referenced, and the
	queue used to communicate with the timer service, have been
	initialised. */
	taskENTER_CRITICAL();
 8005530:	f7fd fc40 	bl	8002db4 <vPortEnterCritical>
	{
		if( xTimerQueue == NULL )
 8005534:	4b12      	ldr	r3, [pc, #72]	; (8005580 <prvCheckForValidListAndQueue+0x54>)
 8005536:	681b      	ldr	r3, [r3, #0]
 8005538:	2b00      	cmp	r3, #0
 800553a:	d11d      	bne.n	8005578 <prvCheckForValidListAndQueue+0x4c>
		{
			vListInitialise( &xActiveTimerList1 );
 800553c:	4811      	ldr	r0, [pc, #68]	; (8005584 <prvCheckForValidListAndQueue+0x58>)
 800553e:	f7fd fd73 	bl	8003028 <vListInitialise>
			vListInitialise( &xActiveTimerList2 );
 8005542:	4811      	ldr	r0, [pc, #68]	; (8005588 <prvCheckForValidListAndQueue+0x5c>)
 8005544:	f7fd fd70 	bl	8003028 <vListInitialise>
			pxCurrentTimerList = &xActiveTimerList1;
 8005548:	4b10      	ldr	r3, [pc, #64]	; (800558c <prvCheckForValidListAndQueue+0x60>)
 800554a:	4a0e      	ldr	r2, [pc, #56]	; (8005584 <prvCheckForValidListAndQueue+0x58>)
 800554c:	601a      	str	r2, [r3, #0]
			pxOverflowTimerList = &xActiveTimerList2;
 800554e:	4b10      	ldr	r3, [pc, #64]	; (8005590 <prvCheckForValidListAndQueue+0x64>)
 8005550:	4a0d      	ldr	r2, [pc, #52]	; (8005588 <prvCheckForValidListAndQueue+0x5c>)
 8005552:	601a      	str	r2, [r3, #0]

				xTimerQueue = xQueueCreateStatic( ( UBaseType_t ) configTIMER_QUEUE_LENGTH, ( UBaseType_t ) sizeof( DaemonTaskMessage_t ), &( ucStaticTimerQueueStorage[ 0 ] ), &xStaticTimerQueue );
			}
			#else
			{
				xTimerQueue = xQueueCreate( ( UBaseType_t ) configTIMER_QUEUE_LENGTH, sizeof( DaemonTaskMessage_t ) );
 8005554:	2005      	movs	r0, #5
 8005556:	2110      	movs	r1, #16
 8005558:	2200      	movs	r2, #0
 800555a:	f7fd fe7f 	bl	800325c <xQueueGenericCreate>
 800555e:	4602      	mov	r2, r0
 8005560:	4b07      	ldr	r3, [pc, #28]	; (8005580 <prvCheckForValidListAndQueue+0x54>)
 8005562:	601a      	str	r2, [r3, #0]
			}
			#endif

			#if ( configQUEUE_REGISTRY_SIZE > 0 )
			{
				if( xTimerQueue != NULL )
 8005564:	4b06      	ldr	r3, [pc, #24]	; (8005580 <prvCheckForValidListAndQueue+0x54>)
 8005566:	681b      	ldr	r3, [r3, #0]
 8005568:	2b00      	cmp	r3, #0
 800556a:	d005      	beq.n	8005578 <prvCheckForValidListAndQueue+0x4c>
				{
					vQueueAddToRegistry( xTimerQueue, "TmrQ" );
 800556c:	4b04      	ldr	r3, [pc, #16]	; (8005580 <prvCheckForValidListAndQueue+0x54>)
 800556e:	681b      	ldr	r3, [r3, #0]
 8005570:	4618      	mov	r0, r3
 8005572:	4908      	ldr	r1, [pc, #32]	; (8005594 <prvCheckForValidListAndQueue+0x68>)
 8005574:	f7fe fc56 	bl	8003e24 <vQueueAddToRegistry>
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
	taskEXIT_CRITICAL();
 8005578:	f7fd fc4a 	bl	8002e10 <vPortExitCritical>
}
 800557c:	bd80      	pop	{r7, pc}
 800557e:	bf00      	nop
 8005580:	1ffe8ad8 	.word	0x1ffe8ad8
 8005584:	1ffe8aa8 	.word	0x1ffe8aa8
 8005588:	1ffe8abc 	.word	0x1ffe8abc
 800558c:	1ffe8ad0 	.word	0x1ffe8ad0
 8005590:	1ffe8ad4 	.word	0x1ffe8ad4
 8005594:	08006424 	.word	0x08006424

08005598 <DIGITAL_IO_Init>:
* @param handler Pointer pointing to APP data structure.
* @return DIGITAL_IO_STATUS_t DIGITAL_IO APP status.
*/

DIGITAL_IO_STATUS_t DIGITAL_IO_Init(const DIGITAL_IO_t *const handler)
{
 8005598:	b580      	push	{r7, lr}
 800559a:	b082      	sub	sp, #8
 800559c:	af00      	add	r7, sp, #0
 800559e:	6078      	str	r0, [r7, #4]
  XMC_ASSERT("DIGITAL_IO_Init: handler null pointer", handler != NULL);

  /* Initializes input / output characteristics */
  XMC_GPIO_Init(handler->gpio_port, handler->gpio_pin, &handler->gpio_config);
 80055a0:	687b      	ldr	r3, [r7, #4]
 80055a2:	6819      	ldr	r1, [r3, #0]
 80055a4:	687b      	ldr	r3, [r7, #4]
 80055a6:	7c1a      	ldrb	r2, [r3, #16]
 80055a8:	687b      	ldr	r3, [r7, #4]
 80055aa:	3304      	adds	r3, #4
 80055ac:	4608      	mov	r0, r1
 80055ae:	4611      	mov	r1, r2
 80055b0:	461a      	mov	r2, r3
 80055b2:	f7fa ff4f 	bl	8000454 <XMC_GPIO_Init>

  /*Configure hardware port control*/
  XMC_GPIO_SetHardwareControl(handler->gpio_port, handler->gpio_pin, handler->hwctrl);
 80055b6:	687b      	ldr	r3, [r7, #4]
 80055b8:	6819      	ldr	r1, [r3, #0]
 80055ba:	687b      	ldr	r3, [r7, #4]
 80055bc:	7c1a      	ldrb	r2, [r3, #16]
 80055be:	687b      	ldr	r3, [r7, #4]
 80055c0:	7c5b      	ldrb	r3, [r3, #17]
 80055c2:	4608      	mov	r0, r1
 80055c4:	4611      	mov	r1, r2
 80055c6:	461a      	mov	r2, r3
 80055c8:	f7fb fde8 	bl	800119c <XMC_GPIO_SetHardwareControl>

  return (DIGITAL_IO_STATUS_OK);
 80055cc:	2300      	movs	r3, #0
}
 80055ce:	4618      	mov	r0, r3
 80055d0:	3708      	adds	r7, #8
 80055d2:	46bd      	mov	sp, r7
 80055d4:	bd80      	pop	{r7, pc}
 80055d6:	bf00      	nop

080055d8 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80055d8:	b480      	push	{r7}
 80055da:	b085      	sub	sp, #20
 80055dc:	af00      	add	r7, sp, #0
 80055de:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 80055e0:	687b      	ldr	r3, [r7, #4]
 80055e2:	f003 0307 	and.w	r3, r3, #7
 80055e6:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 80055e8:	4b0c      	ldr	r3, [pc, #48]	; (800561c <__NVIC_SetPriorityGrouping+0x44>)
 80055ea:	68db      	ldr	r3, [r3, #12]
 80055ec:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 80055ee:	68ba      	ldr	r2, [r7, #8]
 80055f0:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 80055f4:	4013      	ands	r3, r2
 80055f6:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 80055f8:	68fb      	ldr	r3, [r7, #12]
 80055fa:	021a      	lsls	r2, r3, #8
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 80055fc:	68bb      	ldr	r3, [r7, #8]
 80055fe:	4313      	orrs	r3, r2
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
  reg_value  =  (reg_value                                   |
 8005600:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 8005604:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8005608:	60bb      	str	r3, [r7, #8]
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
  SCB->AIRCR =  reg_value;
 800560a:	4a04      	ldr	r2, [pc, #16]	; (800561c <__NVIC_SetPriorityGrouping+0x44>)
 800560c:	68bb      	ldr	r3, [r7, #8]
 800560e:	60d3      	str	r3, [r2, #12]
}
 8005610:	3714      	adds	r7, #20
 8005612:	46bd      	mov	sp, r7
 8005614:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005618:	4770      	bx	lr
 800561a:	bf00      	nop
 800561c:	e000ed00 	.word	0xe000ed00

08005620 <SystemCoreSetup>:
  .initialized = false
};	


void SystemCoreSetup(void)
{
 8005620:	b580      	push	{r7, lr}
 8005622:	b082      	sub	sp, #8
 8005624:	af00      	add	r7, sp, #0
  uint32_t temp;

  NVIC_SetPriorityGrouping(1U);
 8005626:	2001      	movs	r0, #1
 8005628:	f7ff ffd6 	bl	80055d8 <__NVIC_SetPriorityGrouping>
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 800562c:	b672      	cpsid	i
	
  /* relocate vector table */
  __disable_irq();

#if !defined(__TASKING__)
  SCB->VTOR = (uint32_t)(&__Vectors);
 800562e:	4b21      	ldr	r3, [pc, #132]	; (80056b4 <SystemCoreSetup+0x94>)
 8005630:	4a21      	ldr	r2, [pc, #132]	; (80056b8 <SystemCoreSetup+0x98>)
 8005632:	609a      	str	r2, [r3, #8]
  \details Acts as a special kind of Data Memory Barrier.
           It completes when all explicit memory accesses before this instruction complete.
 */
__STATIC_FORCEINLINE void __DSB(void)
{
  __ASM volatile ("dsb 0xF":::"memory");
 8005634:	f3bf 8f4f 	dsb	sy
  \details Enables IRQ interrupts by clearing the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __enable_irq(void)
{
  __ASM volatile ("cpsie i" : : : "memory");
 8005638:	b662      	cpsie	i

  __DSB();
  __enable_irq();
	
#if ((__FPU_PRESENT == 1) && (__FPU_USED == 1))
  SCB->CPACR |= ((3UL << 10*2) |                 /* set CP10 Full Access */
 800563a:	4a1e      	ldr	r2, [pc, #120]	; (80056b4 <SystemCoreSetup+0x94>)
 800563c:	4b1d      	ldr	r3, [pc, #116]	; (80056b4 <SystemCoreSetup+0x94>)
 800563e:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8005642:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 8005646:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88
				 (3UL << 11*2)  );               /* set CP11 Full Access */
#endif
  /* Set flash wait states */
  temp = FLASH0->FCON;
 800564a:	4b1c      	ldr	r3, [pc, #112]	; (80056bc <SystemCoreSetup+0x9c>)
 800564c:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8005650:	3314      	adds	r3, #20
 8005652:	681b      	ldr	r3, [r3, #0]
 8005654:	607b      	str	r3, [r7, #4]
  temp &= ~FLASH_FCON_WSPFLASH_Msk;
 8005656:	687b      	ldr	r3, [r7, #4]
 8005658:	f023 030f 	bic.w	r3, r3, #15
 800565c:	607b      	str	r3, [r7, #4]
  temp |= PMU_FLASH_WS;
 800565e:	687b      	ldr	r3, [r7, #4]
 8005660:	f043 0304 	orr.w	r3, r3, #4
 8005664:	607b      	str	r3, [r7, #4]
  FLASH0->FCON = temp;
 8005666:	4b15      	ldr	r3, [pc, #84]	; (80056bc <SystemCoreSetup+0x9c>)
 8005668:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 800566c:	3314      	adds	r3, #20
 800566e:	687a      	ldr	r2, [r7, #4]
 8005670:	601a      	str	r2, [r3, #0]


  /* Disable divide by zero trap */
  SCB->CCR &= ~SCB_CCR_DIV_0_TRP_Msk; 
 8005672:	4a10      	ldr	r2, [pc, #64]	; (80056b4 <SystemCoreSetup+0x94>)
 8005674:	4b0f      	ldr	r3, [pc, #60]	; (80056b4 <SystemCoreSetup+0x94>)
 8005676:	695b      	ldr	r3, [r3, #20]
 8005678:	f023 0310 	bic.w	r3, r3, #16
 800567c:	6153      	str	r3, [r2, #20]

  /* Disable unaligned memory access trap */
  SCB->CCR &= ~SCB_CCR_UNALIGN_TRP_Msk; 
 800567e:	4a0d      	ldr	r2, [pc, #52]	; (80056b4 <SystemCoreSetup+0x94>)
 8005680:	4b0c      	ldr	r3, [pc, #48]	; (80056b4 <SystemCoreSetup+0x94>)
 8005682:	695b      	ldr	r3, [r3, #20]
 8005684:	f023 0308 	bic.w	r3, r3, #8
 8005688:	6153      	str	r3, [r2, #20]

  /* Disable memory management fault */
  SCB->SHCSR &= ~SCB_SHCSR_MEMFAULTENA_Msk;
 800568a:	4a0a      	ldr	r2, [pc, #40]	; (80056b4 <SystemCoreSetup+0x94>)
 800568c:	4b09      	ldr	r3, [pc, #36]	; (80056b4 <SystemCoreSetup+0x94>)
 800568e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005690:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8005694:	6253      	str	r3, [r2, #36]	; 0x24

  /* Disable bus fault */
  SCB->SHCSR &= ~SCB_SHCSR_BUSFAULTENA_Msk;
 8005696:	4a07      	ldr	r2, [pc, #28]	; (80056b4 <SystemCoreSetup+0x94>)
 8005698:	4b06      	ldr	r3, [pc, #24]	; (80056b4 <SystemCoreSetup+0x94>)
 800569a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800569c:	f423 3300 	bic.w	r3, r3, #131072	; 0x20000
 80056a0:	6253      	str	r3, [r2, #36]	; 0x24

  /* Disable usage fault */
  SCB->SHCSR &= ~SCB_SHCSR_USGFAULTENA_Msk;
 80056a2:	4a04      	ldr	r2, [pc, #16]	; (80056b4 <SystemCoreSetup+0x94>)
 80056a4:	4b03      	ldr	r3, [pc, #12]	; (80056b4 <SystemCoreSetup+0x94>)
 80056a6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80056a8:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 80056ac:	6253      	str	r3, [r2, #36]	; 0x24
}
 80056ae:	3708      	adds	r7, #8
 80056b0:	46bd      	mov	sp, r7
 80056b2:	bd80      	pop	{r7, pc}
 80056b4:	e000ed00 	.word	0xe000ed00
 80056b8:	08000000 	.word	0x08000000
 80056bc:	58001000 	.word	0x58001000

080056c0 <CLOCK_XMC4_Init>:

/*
 * API to initialize the CLOCK_XMC4 APP TRAP events
 */
CLOCK_XMC4_STATUS_t CLOCK_XMC4_Init(CLOCK_XMC4_t *handle)
{
 80056c0:	b480      	push	{r7}
 80056c2:	b085      	sub	sp, #20
 80056c4:	af00      	add	r7, sp, #0
 80056c6:	6078      	str	r0, [r7, #4]
  CLOCK_XMC4_STATUS_t status = CLOCK_XMC4_STATUS_SUCCESS;
 80056c8:	2300      	movs	r3, #0
 80056ca:	73fb      	strb	r3, [r7, #15]

  XMC_ASSERT("CLOCK_XMC4 APP handle function pointer uninitialized", (handle != NULL));

  handle->init_status = true;
 80056cc:	687b      	ldr	r3, [r7, #4]
 80056ce:	2201      	movs	r2, #1
 80056d0:	701a      	strb	r2, [r3, #0]

  return (status);
 80056d2:	7bfb      	ldrb	r3, [r7, #15]
}
 80056d4:	4618      	mov	r0, r3
 80056d6:	3714      	adds	r7, #20
 80056d8:	46bd      	mov	sp, r7
 80056da:	f85d 7b04 	ldr.w	r7, [sp], #4
 80056de:	4770      	bx	lr

080056e0 <OSCHP_GetFrequency>:

#ifdef CLOCK_XMC4_OSCHP_ENABLED
/*  API to retrieve high precision external oscillator frequency */
uint32_t OSCHP_GetFrequency(void)
{
 80056e0:	b480      	push	{r7}
 80056e2:	af00      	add	r7, sp, #0
  return (CLOCK_XMC4_OSCHP_FREQUENCY);
 80056e4:	4b02      	ldr	r3, [pc, #8]	; (80056f0 <OSCHP_GetFrequency+0x10>)
}
 80056e6:	4618      	mov	r0, r3
 80056e8:	46bd      	mov	sp, r7
 80056ea:	f85d 7b04 	ldr.w	r7, [sp], #4
 80056ee:	4770      	bx	lr
 80056f0:	00b71b00 	.word	0x00b71b00

080056f4 <SystemCoreClockSetup>:
* @note   -
* @param  None
* @retval None
*/
void SystemCoreClockSetup(void)
{
 80056f4:	b5b0      	push	{r4, r5, r7, lr}
 80056f6:	b086      	sub	sp, #24
 80056f8:	af00      	add	r7, sp, #0
  /* Local data structure for initializing the clock functional block */
  const XMC_SCU_CLOCK_CONFIG_t CLOCK_XMC4_0_CONFIG =
 80056fa:	4b12      	ldr	r3, [pc, #72]	; (8005744 <SystemCoreClockSetup+0x50>)
 80056fc:	1d3c      	adds	r4, r7, #4
 80056fe:	461d      	mov	r5, r3
 8005700:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8005702:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8005704:	682b      	ldr	r3, [r5, #0]
 8005706:	6023      	str	r3, [r4, #0]
#endif
    /* Peripheral Clock Divider Value */
    .fperipheral_clkdiv = 1U
  };
  /* Initialize the SCU clock */
  XMC_SCU_CLOCK_Init(&CLOCK_XMC4_0_CONFIG);
 8005708:	1d3b      	adds	r3, r7, #4
 800570a:	4618      	mov	r0, r3
 800570c:	f7fa ff9c 	bl	8000648 <XMC_SCU_CLOCK_Init>
  /* RTC source clock */
  XMC_SCU_HIB_SetRtcClockSource(XMC_SCU_HIB_RTCCLKSRC_OSI);
 8005710:	2000      	movs	r0, #0
 8005712:	f7fb f8bb 	bl	800088c <XMC_SCU_HIB_SetRtcClockSource>
  
#ifdef CLOCK_XMC4_USBCLK_ENABLED  
  /* USB/SDMMC source clock */
  XMC_SCU_CLOCK_SetUsbClockSource(XMC_SCU_CLOCK_USBCLKSRC_USBPLL);
 8005716:	2000      	movs	r0, #0
 8005718:	f7fb f870 	bl	80007fc <XMC_SCU_CLOCK_SetUsbClockSource>
  /* USB/SDMMC divider setting */
  XMC_SCU_CLOCK_SetUsbClockDivider(4U);
 800571c:	2004      	movs	r0, #4
 800571e:	f7fb f941 	bl	80009a4 <XMC_SCU_CLOCK_SetUsbClockDivider>
#endif
  /* Start USB PLL */
  XMC_SCU_CLOCK_StartUsbPll(1U, 32U);
 8005722:	2001      	movs	r0, #1
 8005724:	2120      	movs	r1, #32
 8005726:	f7fb f9c9 	bl	8000abc <XMC_SCU_CLOCK_StartUsbPll>

#ifdef CLOCK_XMC4_WDTCLK_ENABLED    
  /* WDT source clock */
  XMC_SCU_CLOCK_SetWdtClockSource(XMC_SCU_CLOCK_WDTCLKSRC_OFI);
 800572a:	2000      	movs	r0, #0
 800572c:	f7fb f87a 	bl	8000824 <XMC_SCU_CLOCK_SetWdtClockSource>
  /* WDT divider setting */
  XMC_SCU_CLOCK_SetWdtClockDivider(1U);
 8005730:	2001      	movs	r0, #1
 8005732:	f7fb f95f 	bl	80009f4 <XMC_SCU_CLOCK_SetWdtClockDivider>
#endif

#ifdef CLOCK_XMC4_EBUCLK_ENABLED 
  /* EBU divider setting */
  XMC_SCU_CLOCK_SetEbuClockDivider(1U);
 8005736:	2001      	movs	r0, #1
 8005738:	f7fb f948 	bl	80009cc <XMC_SCU_CLOCK_SetEbuClockDivider>
#endif

}
 800573c:	3718      	adds	r7, #24
 800573e:	46bd      	mov	sp, r7
 8005740:	bdb0      	pop	{r4, r5, r7, pc}
 8005742:	bf00      	nop
 8005744:	0800647c 	.word	0x0800647c

08005748 <DAVE_Init>:
 * @param[in]  None
 *
 * @return  DAVE_STATUS_t <BR>
 ******************************************************************************/
__WEAK DAVE_STATUS_t DAVE_Init(void)
{
 8005748:	b580      	push	{r7, lr}
 800574a:	b082      	sub	sp, #8
 800574c:	af00      	add	r7, sp, #0
  DAVE_STATUS_t init_status;
  
  init_status = DAVE_STATUS_SUCCESS;
 800574e:	2300      	movs	r3, #0
 8005750:	71fb      	strb	r3, [r7, #7]
     /** @Initialization of APPs Init Functions */
     init_status = (DAVE_STATUS_t)CLOCK_XMC4_Init(&CLOCK_XMC4_0);
 8005752:	4845      	ldr	r0, [pc, #276]	; (8005868 <DAVE_Init+0x120>)
 8005754:	f7ff ffb4 	bl	80056c0 <CLOCK_XMC4_Init>
 8005758:	4603      	mov	r3, r0
 800575a:	71fb      	strb	r3, [r7, #7]

  if (init_status == DAVE_STATUS_SUCCESS)
 800575c:	79fb      	ldrb	r3, [r7, #7]
 800575e:	2b00      	cmp	r3, #0
 8005760:	d104      	bne.n	800576c <DAVE_Init+0x24>
  {
	 /**  Initialization of SPI_MASTER APP instance SPI_MASTER_0 */
	 init_status = (DAVE_STATUS_t)SPI_MASTER_Init(&SPI_MASTER_0); 
 8005762:	4842      	ldr	r0, [pc, #264]	; (800586c <DAVE_Init+0x124>)
 8005764:	f7fc f998 	bl	8001a98 <SPI_MASTER_Init>
 8005768:	4603      	mov	r3, r0
 800576a:	71fb      	strb	r3, [r7, #7]
   } 
  if (init_status == DAVE_STATUS_SUCCESS)
 800576c:	79fb      	ldrb	r3, [r7, #7]
 800576e:	2b00      	cmp	r3, #0
 8005770:	d104      	bne.n	800577c <DAVE_Init+0x34>
  {
	 /**  Initialization of DIGITAL_IO APP instance TLE94112_ENABLE */
	 init_status = (DAVE_STATUS_t)DIGITAL_IO_Init(&TLE94112_ENABLE); 
 8005772:	483f      	ldr	r0, [pc, #252]	; (8005870 <DAVE_Init+0x128>)
 8005774:	f7ff ff10 	bl	8005598 <DIGITAL_IO_Init>
 8005778:	4603      	mov	r3, r0
 800577a:	71fb      	strb	r3, [r7, #7]
   } 
  if (init_status == DAVE_STATUS_SUCCESS)
 800577c:	79fb      	ldrb	r3, [r7, #7]
 800577e:	2b00      	cmp	r3, #0
 8005780:	d104      	bne.n	800578c <DAVE_Init+0x44>
  {
	 /**  Initialization of DIGITAL_IO APP instance TLE94112_CS */
	 init_status = (DAVE_STATUS_t)DIGITAL_IO_Init(&TLE94112_CS); 
 8005782:	483c      	ldr	r0, [pc, #240]	; (8005874 <DAVE_Init+0x12c>)
 8005784:	f7ff ff08 	bl	8005598 <DIGITAL_IO_Init>
 8005788:	4603      	mov	r3, r0
 800578a:	71fb      	strb	r3, [r7, #7]
   } 
  if (init_status == DAVE_STATUS_SUCCESS)
 800578c:	79fb      	ldrb	r3, [r7, #7]
 800578e:	2b00      	cmp	r3, #0
 8005790:	d104      	bne.n	800579c <DAVE_Init+0x54>
  {
	 /**  Initialization of PIN_INTERRUPT APP instance FORWARD_INTERRUPT */
	 init_status = (DAVE_STATUS_t)PIN_INTERRUPT_Init(&FORWARD_INTERRUPT); 
 8005792:	4839      	ldr	r0, [pc, #228]	; (8005878 <DAVE_Init+0x130>)
 8005794:	f7fd f966 	bl	8002a64 <PIN_INTERRUPT_Init>
 8005798:	4603      	mov	r3, r0
 800579a:	71fb      	strb	r3, [r7, #7]
   } 
  if (init_status == DAVE_STATUS_SUCCESS)
 800579c:	79fb      	ldrb	r3, [r7, #7]
 800579e:	2b00      	cmp	r3, #0
 80057a0:	d104      	bne.n	80057ac <DAVE_Init+0x64>
  {
	 /**  Initialization of PIN_INTERRUPT APP instance BACKWARD_INTERRUPT */
	 init_status = (DAVE_STATUS_t)PIN_INTERRUPT_Init(&BACKWARD_INTERRUPT); 
 80057a2:	4836      	ldr	r0, [pc, #216]	; (800587c <DAVE_Init+0x134>)
 80057a4:	f7fd f95e 	bl	8002a64 <PIN_INTERRUPT_Init>
 80057a8:	4603      	mov	r3, r0
 80057aa:	71fb      	strb	r3, [r7, #7]
   } 
  if (init_status == DAVE_STATUS_SUCCESS)
 80057ac:	79fb      	ldrb	r3, [r7, #7]
 80057ae:	2b00      	cmp	r3, #0
 80057b0:	d104      	bne.n	80057bc <DAVE_Init+0x74>
  {
	 /**  Initialization of PIN_INTERRUPT APP instance LEFT_INTERRUPT */
	 init_status = (DAVE_STATUS_t)PIN_INTERRUPT_Init(&LEFT_INTERRUPT); 
 80057b2:	4833      	ldr	r0, [pc, #204]	; (8005880 <DAVE_Init+0x138>)
 80057b4:	f7fd f956 	bl	8002a64 <PIN_INTERRUPT_Init>
 80057b8:	4603      	mov	r3, r0
 80057ba:	71fb      	strb	r3, [r7, #7]
   } 
  if (init_status == DAVE_STATUS_SUCCESS)
 80057bc:	79fb      	ldrb	r3, [r7, #7]
 80057be:	2b00      	cmp	r3, #0
 80057c0:	d104      	bne.n	80057cc <DAVE_Init+0x84>
  {
	 /**  Initialization of PIN_INTERRUPT APP instance RIGHT_INTERRUPT */
	 init_status = (DAVE_STATUS_t)PIN_INTERRUPT_Init(&RIGHT_INTERRUPT); 
 80057c2:	4830      	ldr	r0, [pc, #192]	; (8005884 <DAVE_Init+0x13c>)
 80057c4:	f7fd f94e 	bl	8002a64 <PIN_INTERRUPT_Init>
 80057c8:	4603      	mov	r3, r0
 80057ca:	71fb      	strb	r3, [r7, #7]
   } 
  if (init_status == DAVE_STATUS_SUCCESS)
 80057cc:	79fb      	ldrb	r3, [r7, #7]
 80057ce:	2b00      	cmp	r3, #0
 80057d0:	d104      	bne.n	80057dc <DAVE_Init+0x94>
  {
	 /**  Initialization of PIN_INTERRUPT APP instance LIFT_INTERRUPT */
	 init_status = (DAVE_STATUS_t)PIN_INTERRUPT_Init(&LIFT_INTERRUPT); 
 80057d2:	482d      	ldr	r0, [pc, #180]	; (8005888 <DAVE_Init+0x140>)
 80057d4:	f7fd f946 	bl	8002a64 <PIN_INTERRUPT_Init>
 80057d8:	4603      	mov	r3, r0
 80057da:	71fb      	strb	r3, [r7, #7]
   } 
  if (init_status == DAVE_STATUS_SUCCESS)
 80057dc:	79fb      	ldrb	r3, [r7, #7]
 80057de:	2b00      	cmp	r3, #0
 80057e0:	d104      	bne.n	80057ec <DAVE_Init+0xa4>
  {
	 /**  Initialization of PIN_INTERRUPT APP instance OPEN_INTERRUPT */
	 init_status = (DAVE_STATUS_t)PIN_INTERRUPT_Init(&OPEN_INTERRUPT); 
 80057e2:	482a      	ldr	r0, [pc, #168]	; (800588c <DAVE_Init+0x144>)
 80057e4:	f7fd f93e 	bl	8002a64 <PIN_INTERRUPT_Init>
 80057e8:	4603      	mov	r3, r0
 80057ea:	71fb      	strb	r3, [r7, #7]
   } 
  if (init_status == DAVE_STATUS_SUCCESS)
 80057ec:	79fb      	ldrb	r3, [r7, #7]
 80057ee:	2b00      	cmp	r3, #0
 80057f0:	d104      	bne.n	80057fc <DAVE_Init+0xb4>
  {
	 /**  Initialization of PIN_INTERRUPT APP instance CLOSE_INTERRUPT */
	 init_status = (DAVE_STATUS_t)PIN_INTERRUPT_Init(&CLOSE_INTERRUPT); 
 80057f2:	4827      	ldr	r0, [pc, #156]	; (8005890 <DAVE_Init+0x148>)
 80057f4:	f7fd f936 	bl	8002a64 <PIN_INTERRUPT_Init>
 80057f8:	4603      	mov	r3, r0
 80057fa:	71fb      	strb	r3, [r7, #7]
   } 
  if (init_status == DAVE_STATUS_SUCCESS)
 80057fc:	79fb      	ldrb	r3, [r7, #7]
 80057fe:	2b00      	cmp	r3, #0
 8005800:	d104      	bne.n	800580c <DAVE_Init+0xc4>
  {
	 /**  Initialization of PIN_INTERRUPT APP instance ROTATE_INTERRUPT */
	 init_status = (DAVE_STATUS_t)PIN_INTERRUPT_Init(&ROTATE_INTERRUPT); 
 8005802:	4824      	ldr	r0, [pc, #144]	; (8005894 <DAVE_Init+0x14c>)
 8005804:	f7fd f92e 	bl	8002a64 <PIN_INTERRUPT_Init>
 8005808:	4603      	mov	r3, r0
 800580a:	71fb      	strb	r3, [r7, #7]
   } 
  if (init_status == DAVE_STATUS_SUCCESS)
 800580c:	79fb      	ldrb	r3, [r7, #7]
 800580e:	2b00      	cmp	r3, #0
 8005810:	d104      	bne.n	800581c <DAVE_Init+0xd4>
  {
	 /**  Initialization of DIGITAL_IO APP instance RED_LED */
	 init_status = (DAVE_STATUS_t)DIGITAL_IO_Init(&RED_LED); 
 8005812:	4821      	ldr	r0, [pc, #132]	; (8005898 <DAVE_Init+0x150>)
 8005814:	f7ff fec0 	bl	8005598 <DIGITAL_IO_Init>
 8005818:	4603      	mov	r3, r0
 800581a:	71fb      	strb	r3, [r7, #7]
   } 
  if (init_status == DAVE_STATUS_SUCCESS)
 800581c:	79fb      	ldrb	r3, [r7, #7]
 800581e:	2b00      	cmp	r3, #0
 8005820:	d104      	bne.n	800582c <DAVE_Init+0xe4>
  {
	 /**  Initialization of DIGITAL_IO APP instance GREEN_LED */
	 init_status = (DAVE_STATUS_t)DIGITAL_IO_Init(&GREEN_LED); 
 8005822:	481e      	ldr	r0, [pc, #120]	; (800589c <DAVE_Init+0x154>)
 8005824:	f7ff feb8 	bl	8005598 <DIGITAL_IO_Init>
 8005828:	4603      	mov	r3, r0
 800582a:	71fb      	strb	r3, [r7, #7]
   } 
  if (init_status == DAVE_STATUS_SUCCESS)
 800582c:	79fb      	ldrb	r3, [r7, #7]
 800582e:	2b00      	cmp	r3, #0
 8005830:	d104      	bne.n	800583c <DAVE_Init+0xf4>
  {
	 /**  Initialization of PWM APP instance PWM_CLAMP */
	 init_status = (DAVE_STATUS_t)PWM_Init(&PWM_CLAMP); 
 8005832:	481b      	ldr	r0, [pc, #108]	; (80058a0 <DAVE_Init+0x158>)
 8005834:	f7fd f834 	bl	80028a0 <PWM_Init>
 8005838:	4603      	mov	r3, r0
 800583a:	71fb      	strb	r3, [r7, #7]
   } 
  if (init_status == DAVE_STATUS_SUCCESS)
 800583c:	79fb      	ldrb	r3, [r7, #7]
 800583e:	2b00      	cmp	r3, #0
 8005840:	d104      	bne.n	800584c <DAVE_Init+0x104>
  {
	 /**  Initialization of PWM APP instance PWM_LIFT */
	 init_status = (DAVE_STATUS_t)PWM_Init(&PWM_LIFT); 
 8005842:	4818      	ldr	r0, [pc, #96]	; (80058a4 <DAVE_Init+0x15c>)
 8005844:	f7fd f82c 	bl	80028a0 <PWM_Init>
 8005848:	4603      	mov	r3, r0
 800584a:	71fb      	strb	r3, [r7, #7]
   } 
  if (init_status == DAVE_STATUS_SUCCESS)
 800584c:	79fb      	ldrb	r3, [r7, #7]
 800584e:	2b00      	cmp	r3, #0
 8005850:	d104      	bne.n	800585c <DAVE_Init+0x114>
  {
	 /**  Initialization of PWM APP instance PWM_ROTATE */
	 init_status = (DAVE_STATUS_t)PWM_Init(&PWM_ROTATE); 
 8005852:	4815      	ldr	r0, [pc, #84]	; (80058a8 <DAVE_Init+0x160>)
 8005854:	f7fd f824 	bl	80028a0 <PWM_Init>
 8005858:	4603      	mov	r3, r0
 800585a:	71fb      	strb	r3, [r7, #7]
   }  
  return init_status;
 800585c:	79fb      	ldrb	r3, [r7, #7]
} /**  End of function DAVE_Init */
 800585e:	4618      	mov	r0, r3
 8005860:	3708      	adds	r7, #8
 8005862:	46bd      	mov	sp, r7
 8005864:	bd80      	pop	{r7, pc}
 8005866:	bf00      	nop
 8005868:	1ffe8ae4 	.word	0x1ffe8ae4
 800586c:	1ffe8844 	.word	0x1ffe8844
 8005870:	0800642c 	.word	0x0800642c
 8005874:	08006440 	.word	0x08006440
 8005878:	080062e4 	.word	0x080062e4
 800587c:	08006308 	.word	0x08006308
 8005880:	0800632c 	.word	0x0800632c
 8005884:	08006350 	.word	0x08006350
 8005888:	08006374 	.word	0x08006374
 800588c:	08006398 	.word	0x08006398
 8005890:	080063bc 	.word	0x080063bc
 8005894:	080063e0 	.word	0x080063e0
 8005898:	08006454 	.word	0x08006454
 800589c:	08006468 	.word	0x08006468
 80058a0:	1ffe8850 	.word	0x1ffe8850
 80058a4:	1ffe8884 	.word	0x1ffe8884
 80058a8:	1ffe88b8 	.word	0x1ffe88b8

080058ac <XMC_GPIO_SetOutputHigh>:
 * Register Pn_OMR is virtual and does not contain any flip-flop. A read action delivers the value of 0.
 *
 */

__STATIC_INLINE void XMC_GPIO_SetOutputHigh(XMC_GPIO_PORT_t *const port, const uint8_t pin)
{
 80058ac:	b480      	push	{r7}
 80058ae:	b083      	sub	sp, #12
 80058b0:	af00      	add	r7, sp, #0
 80058b2:	6078      	str	r0, [r7, #4]
 80058b4:	460b      	mov	r3, r1
 80058b6:	70fb      	strb	r3, [r7, #3]
  XMC_ASSERT("XMC_GPIO_SetOutputHigh: Invalid port", XMC_GPIO_CHECK_OUTPUT_PORT(port));

  port->OMR = (uint32_t)0x1U << pin;
 80058b8:	78fb      	ldrb	r3, [r7, #3]
 80058ba:	2201      	movs	r2, #1
 80058bc:	409a      	lsls	r2, r3
 80058be:	687b      	ldr	r3, [r7, #4]
 80058c0:	605a      	str	r2, [r3, #4]
}
 80058c2:	370c      	adds	r7, #12
 80058c4:	46bd      	mov	sp, r7
 80058c6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80058ca:	4770      	bx	lr

080058cc <XMC_GPIO_SetOutputLow>:
 * Register Pn_OMR is virtual and does not contain any flip-flop. A read action delivers the value of 0.\n
 *
 */

__STATIC_INLINE void XMC_GPIO_SetOutputLow(XMC_GPIO_PORT_t *const port, const uint8_t pin)
{
 80058cc:	b480      	push	{r7}
 80058ce:	b083      	sub	sp, #12
 80058d0:	af00      	add	r7, sp, #0
 80058d2:	6078      	str	r0, [r7, #4]
 80058d4:	460b      	mov	r3, r1
 80058d6:	70fb      	strb	r3, [r7, #3]
  XMC_ASSERT("XMC_GPIO_SetOutputLow: Invalid port", XMC_GPIO_CHECK_OUTPUT_PORT(port));

  port->OMR = 0x10000U << pin;
 80058d8:	78fb      	ldrb	r3, [r7, #3]
 80058da:	f44f 3280 	mov.w	r2, #65536	; 0x10000
 80058de:	409a      	lsls	r2, r3
 80058e0:	687b      	ldr	r3, [r7, #4]
 80058e2:	605a      	str	r2, [r3, #4]
}
 80058e4:	370c      	adds	r7, #12
 80058e6:	46bd      	mov	sp, r7
 80058e8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80058ec:	4770      	bx	lr
 80058ee:	bf00      	nop

080058f0 <XMC_GPIO_GetInput>:
 * Prior to this api, user has to configure port pin to input mode using XMC_GPIO_SetMode().
 *
 */

__STATIC_INLINE uint32_t XMC_GPIO_GetInput(XMC_GPIO_PORT_t *const port, const uint8_t pin)
{
 80058f0:	b480      	push	{r7}
 80058f2:	b083      	sub	sp, #12
 80058f4:	af00      	add	r7, sp, #0
 80058f6:	6078      	str	r0, [r7, #4]
 80058f8:	460b      	mov	r3, r1
 80058fa:	70fb      	strb	r3, [r7, #3]
  XMC_ASSERT("XMC_GPIO_GetInput: Invalid port", XMC_GPIO_CHECK_PORT(port));

  return (((port->IN) >> pin) & 0x1U);
 80058fc:	687b      	ldr	r3, [r7, #4]
 80058fe:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8005900:	78fb      	ldrb	r3, [r7, #3]
 8005902:	fa22 f303 	lsr.w	r3, r2, r3
 8005906:	f003 0301 	and.w	r3, r3, #1
}
 800590a:	4618      	mov	r0, r3
 800590c:	370c      	adds	r7, #12
 800590e:	46bd      	mov	sp, r7
 8005910:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005914:	4770      	bx	lr
 8005916:	bf00      	nop

08005918 <XMC_SPI_CH_SetBitOrderLsbFirst>:
 *
 * \par<b>Related APIs:</b><BR>
 * XMC_SPI_CH_SetBitOrderMsbFirst()
 */
__STATIC_INLINE void XMC_SPI_CH_SetBitOrderLsbFirst(XMC_USIC_CH_t *const channel)
{
 8005918:	b480      	push	{r7}
 800591a:	b083      	sub	sp, #12
 800591c:	af00      	add	r7, sp, #0
 800591e:	6078      	str	r0, [r7, #4]
  channel->SCTR &= (uint32_t)~USIC_CH_SCTR_SDIR_Msk;
 8005920:	687b      	ldr	r3, [r7, #4]
 8005922:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8005924:	f023 0201 	bic.w	r2, r3, #1
 8005928:	687b      	ldr	r3, [r7, #4]
 800592a:	635a      	str	r2, [r3, #52]	; 0x34
}
 800592c:	370c      	adds	r7, #12
 800592e:	46bd      	mov	sp, r7
 8005930:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005934:	4770      	bx	lr
 8005936:	bf00      	nop

08005938 <DIGITAL_IO_SetOutputHigh>:
* }
*  @endcode
*/

__STATIC_INLINE void DIGITAL_IO_SetOutputHigh(const DIGITAL_IO_t *const handler)
{
 8005938:	b580      	push	{r7, lr}
 800593a:	b082      	sub	sp, #8
 800593c:	af00      	add	r7, sp, #0
 800593e:	6078      	str	r0, [r7, #4]
  XMC_ASSERT("DIGITAL_IO_SetOutputHigh: handler null pointer", handler != NULL);
  XMC_GPIO_SetOutputHigh(handler->gpio_port, handler->gpio_pin);
 8005940:	687b      	ldr	r3, [r7, #4]
 8005942:	681a      	ldr	r2, [r3, #0]
 8005944:	687b      	ldr	r3, [r7, #4]
 8005946:	7c1b      	ldrb	r3, [r3, #16]
 8005948:	4610      	mov	r0, r2
 800594a:	4619      	mov	r1, r3
 800594c:	f7ff ffae 	bl	80058ac <XMC_GPIO_SetOutputHigh>
}
 8005950:	3708      	adds	r7, #8
 8005952:	46bd      	mov	sp, r7
 8005954:	bd80      	pop	{r7, pc}
 8005956:	bf00      	nop

08005958 <DIGITAL_IO_SetOutputLow>:
* }
*  @endcode
*/

__STATIC_INLINE void DIGITAL_IO_SetOutputLow(const DIGITAL_IO_t *const handler)
{
 8005958:	b580      	push	{r7, lr}
 800595a:	b082      	sub	sp, #8
 800595c:	af00      	add	r7, sp, #0
 800595e:	6078      	str	r0, [r7, #4]
  XMC_ASSERT("DIGITAL_IO_SetOutputLow: handler null pointer", handler != NULL);
  XMC_GPIO_SetOutputLow(handler->gpio_port,handler->gpio_pin);
 8005960:	687b      	ldr	r3, [r7, #4]
 8005962:	681a      	ldr	r2, [r3, #0]
 8005964:	687b      	ldr	r3, [r7, #4]
 8005966:	7c1b      	ldrb	r3, [r3, #16]
 8005968:	4610      	mov	r0, r2
 800596a:	4619      	mov	r1, r3
 800596c:	f7ff ffae 	bl	80058cc <XMC_GPIO_SetOutputLow>
}
 8005970:	3708      	adds	r7, #8
 8005972:	46bd      	mov	sp, r7
 8005974:	bd80      	pop	{r7, pc}
 8005976:	bf00      	nop

08005978 <PIN_INTERRUPT_GetPinValue>:
*   return (1);
* }
*  @endcode
*/
__STATIC_INLINE uint32_t PIN_INTERRUPT_GetPinValue(const PIN_INTERRUPT_t *const handle)
{
 8005978:	b580      	push	{r7, lr}
 800597a:	b082      	sub	sp, #8
 800597c:	af00      	add	r7, sp, #0
 800597e:	6078      	str	r0, [r7, #4]
  XMC_ASSERT("PIN_INTERRUPT_GetPinValue: Handler null pointer", handle != NULL);
  return (XMC_GPIO_GetInput(handle->port, handle->pin));
 8005980:	687b      	ldr	r3, [r7, #4]
 8005982:	685a      	ldr	r2, [r3, #4]
 8005984:	687b      	ldr	r3, [r7, #4]
 8005986:	f893 3021 	ldrb.w	r3, [r3, #33]	; 0x21
 800598a:	4610      	mov	r0, r2
 800598c:	4619      	mov	r1, r3
 800598e:	f7ff ffaf 	bl	80058f0 <XMC_GPIO_GetInput>
 8005992:	4603      	mov	r3, r0
}
 8005994:	4618      	mov	r0, r3
 8005996:	3708      	adds	r7, #8
 8005998:	46bd      	mov	sp, r7
 800599a:	bd80      	pop	{r7, pc}

0800599c <FORWARD_Task>:
SemaphoreHandle_t CLOSE_interruptSemaphore;
SemaphoreHandle_t LIFT_interruptSemaphore;
SemaphoreHandle_t ROTATE_interruptSemaphore;


void FORWARD_Task(void *p){
 800599c:	b580      	push	{r7, lr}
 800599e:	b084      	sub	sp, #16
 80059a0:	af00      	add	r7, sp, #0
 80059a2:	6078      	str	r0, [r7, #4]

	while(1){

		if (xSemaphoreTake(FORWARD_interruptSemaphore, portMAX_DELAY) == pdPASS){
 80059a4:	4b1c      	ldr	r3, [pc, #112]	; (8005a18 <FORWARD_Task+0x7c>)
 80059a6:	681b      	ldr	r3, [r3, #0]
 80059a8:	4618      	mov	r0, r3
 80059aa:	f04f 31ff 	mov.w	r1, #4294967295
 80059ae:	f7fd fff7 	bl	80039a0 <xQueueSemaphoreTake>
 80059b2:	4603      	mov	r3, r0
 80059b4:	2b01      	cmp	r3, #1
 80059b6:	d12e      	bne.n	8005a16 <FORWARD_Task+0x7a>

			pin_status = PIN_INTERRUPT_GetPinValue(&FORWARD_INTERRUPT);
 80059b8:	4818      	ldr	r0, [pc, #96]	; (8005a1c <FORWARD_Task+0x80>)
 80059ba:	f7ff ffdd 	bl	8005978 <PIN_INTERRUPT_GetPinValue>
 80059be:	4602      	mov	r2, r0
 80059c0:	4b17      	ldr	r3, [pc, #92]	; (8005a20 <FORWARD_Task+0x84>)
 80059c2:	601a      	str	r2, [r3, #0]
			if(pin_status==1){
 80059c4:	4b16      	ldr	r3, [pc, #88]	; (8005a20 <FORWARD_Task+0x84>)
 80059c6:	681b      	ldr	r3, [r3, #0]
 80059c8:	2b01      	cmp	r3, #1
 80059ca:	d112      	bne.n	80059f2 <FORWARD_Task+0x56>
				//FORWARD
				TLE94112EL_SetHBRegdata(&TLE94112EL_0, 0x01, 0x99);
 80059cc:	4815      	ldr	r0, [pc, #84]	; (8005a24 <FORWARD_Task+0x88>)
 80059ce:	2101      	movs	r1, #1
 80059d0:	2299      	movs	r2, #153	; 0x99
 80059d2:	f7fa fc63 	bl	800029c <TLE94112EL_SetHBRegdata>
				  const TickType_t xDelay = 5 / portTICK_PERIOD_MS;
 80059d6:	2305      	movs	r3, #5
 80059d8:	60fb      	str	r3, [r7, #12]
				  vTaskDelay( xDelay );
 80059da:	68f8      	ldr	r0, [r7, #12]
 80059dc:	f7fe fc2e 	bl	800423c <vTaskDelay>
				TLE94112EL_SetHBRegdata(&TLE94112EL_0, 0x03, 0x99);
 80059e0:	4810      	ldr	r0, [pc, #64]	; (8005a24 <FORWARD_Task+0x88>)
 80059e2:	2103      	movs	r1, #3
 80059e4:	2299      	movs	r2, #153	; 0x99
 80059e6:	f7fa fc59 	bl	800029c <TLE94112EL_SetHBRegdata>
				  vTaskDelay( xDelay );
 80059ea:	68f8      	ldr	r0, [r7, #12]
 80059ec:	f7fe fc26 	bl	800423c <vTaskDelay>
 80059f0:	e011      	b.n	8005a16 <FORWARD_Task+0x7a>
			}

			else{
				//stop
				TLE94112EL_SetHBRegdata(&TLE94112EL_0, 0x01, 0x00);
 80059f2:	480c      	ldr	r0, [pc, #48]	; (8005a24 <FORWARD_Task+0x88>)
 80059f4:	2101      	movs	r1, #1
 80059f6:	2200      	movs	r2, #0
 80059f8:	f7fa fc50 	bl	800029c <TLE94112EL_SetHBRegdata>
				  const TickType_t xDelay = 5 / portTICK_PERIOD_MS;
 80059fc:	2305      	movs	r3, #5
 80059fe:	60bb      	str	r3, [r7, #8]
				  vTaskDelay( xDelay );
 8005a00:	68b8      	ldr	r0, [r7, #8]
 8005a02:	f7fe fc1b 	bl	800423c <vTaskDelay>
				TLE94112EL_SetHBRegdata(&TLE94112EL_0, 0x03, 0x00);
 8005a06:	4807      	ldr	r0, [pc, #28]	; (8005a24 <FORWARD_Task+0x88>)
 8005a08:	2103      	movs	r1, #3
 8005a0a:	2200      	movs	r2, #0
 8005a0c:	f7fa fc46 	bl	800029c <TLE94112EL_SetHBRegdata>
				  vTaskDelay( xDelay );
 8005a10:	68b8      	ldr	r0, [r7, #8]
 8005a12:	f7fe fc13 	bl	800423c <vTaskDelay>
			}
		}
	}
 8005a16:	e7c5      	b.n	80059a4 <FORWARD_Task+0x8>
 8005a18:	1ffe8b6c 	.word	0x1ffe8b6c
 8005a1c:	080062e4 	.word	0x080062e4
 8005a20:	1ffe8b68 	.word	0x1ffe8b68
 8005a24:	08006490 	.word	0x08006490

08005a28 <BACKWARD_Task>:
}

void BACKWARD_Task(void *p){
 8005a28:	b580      	push	{r7, lr}
 8005a2a:	b084      	sub	sp, #16
 8005a2c:	af00      	add	r7, sp, #0
 8005a2e:	6078      	str	r0, [r7, #4]

	while(1){

		if (xSemaphoreTake(BACKWARD_interruptSemaphore, portMAX_DELAY) == pdPASS){
 8005a30:	4b1c      	ldr	r3, [pc, #112]	; (8005aa4 <BACKWARD_Task+0x7c>)
 8005a32:	681b      	ldr	r3, [r3, #0]
 8005a34:	4618      	mov	r0, r3
 8005a36:	f04f 31ff 	mov.w	r1, #4294967295
 8005a3a:	f7fd ffb1 	bl	80039a0 <xQueueSemaphoreTake>
 8005a3e:	4603      	mov	r3, r0
 8005a40:	2b01      	cmp	r3, #1
 8005a42:	d12e      	bne.n	8005aa2 <BACKWARD_Task+0x7a>

			pin_status = PIN_INTERRUPT_GetPinValue(&BACKWARD_INTERRUPT);
 8005a44:	4818      	ldr	r0, [pc, #96]	; (8005aa8 <BACKWARD_Task+0x80>)
 8005a46:	f7ff ff97 	bl	8005978 <PIN_INTERRUPT_GetPinValue>
 8005a4a:	4602      	mov	r2, r0
 8005a4c:	4b17      	ldr	r3, [pc, #92]	; (8005aac <BACKWARD_Task+0x84>)
 8005a4e:	601a      	str	r2, [r3, #0]
			if(pin_status==1){
 8005a50:	4b16      	ldr	r3, [pc, #88]	; (8005aac <BACKWARD_Task+0x84>)
 8005a52:	681b      	ldr	r3, [r3, #0]
 8005a54:	2b01      	cmp	r3, #1
 8005a56:	d112      	bne.n	8005a7e <BACKWARD_Task+0x56>
				//BACKWARD
				TLE94112EL_SetHBRegdata(&TLE94112EL_0, 0x01, 0x66);
 8005a58:	4815      	ldr	r0, [pc, #84]	; (8005ab0 <BACKWARD_Task+0x88>)
 8005a5a:	2101      	movs	r1, #1
 8005a5c:	2266      	movs	r2, #102	; 0x66
 8005a5e:	f7fa fc1d 	bl	800029c <TLE94112EL_SetHBRegdata>
				  const TickType_t xDelay = 5 / portTICK_PERIOD_MS;
 8005a62:	2305      	movs	r3, #5
 8005a64:	60fb      	str	r3, [r7, #12]
				  vTaskDelay( xDelay );
 8005a66:	68f8      	ldr	r0, [r7, #12]
 8005a68:	f7fe fbe8 	bl	800423c <vTaskDelay>
				TLE94112EL_SetHBRegdata(&TLE94112EL_0, 0x03, 0x66);
 8005a6c:	4810      	ldr	r0, [pc, #64]	; (8005ab0 <BACKWARD_Task+0x88>)
 8005a6e:	2103      	movs	r1, #3
 8005a70:	2266      	movs	r2, #102	; 0x66
 8005a72:	f7fa fc13 	bl	800029c <TLE94112EL_SetHBRegdata>
				  vTaskDelay( xDelay );
 8005a76:	68f8      	ldr	r0, [r7, #12]
 8005a78:	f7fe fbe0 	bl	800423c <vTaskDelay>
 8005a7c:	e011      	b.n	8005aa2 <BACKWARD_Task+0x7a>
			}

			else{
				//stop
				TLE94112EL_SetHBRegdata(&TLE94112EL_0, 0x01, 0x00);
 8005a7e:	480c      	ldr	r0, [pc, #48]	; (8005ab0 <BACKWARD_Task+0x88>)
 8005a80:	2101      	movs	r1, #1
 8005a82:	2200      	movs	r2, #0
 8005a84:	f7fa fc0a 	bl	800029c <TLE94112EL_SetHBRegdata>
				  const TickType_t xDelay = 5 / portTICK_PERIOD_MS;
 8005a88:	2305      	movs	r3, #5
 8005a8a:	60bb      	str	r3, [r7, #8]
				  vTaskDelay( xDelay );
 8005a8c:	68b8      	ldr	r0, [r7, #8]
 8005a8e:	f7fe fbd5 	bl	800423c <vTaskDelay>
				TLE94112EL_SetHBRegdata(&TLE94112EL_0, 0x03, 0x00);
 8005a92:	4807      	ldr	r0, [pc, #28]	; (8005ab0 <BACKWARD_Task+0x88>)
 8005a94:	2103      	movs	r1, #3
 8005a96:	2200      	movs	r2, #0
 8005a98:	f7fa fc00 	bl	800029c <TLE94112EL_SetHBRegdata>
				  vTaskDelay( xDelay );
 8005a9c:	68b8      	ldr	r0, [r7, #8]
 8005a9e:	f7fe fbcd 	bl	800423c <vTaskDelay>
			}
		}
	}
 8005aa2:	e7c5      	b.n	8005a30 <BACKWARD_Task+0x8>
 8005aa4:	1ffe8b50 	.word	0x1ffe8b50
 8005aa8:	08006308 	.word	0x08006308
 8005aac:	1ffe8b68 	.word	0x1ffe8b68
 8005ab0:	08006490 	.word	0x08006490

08005ab4 <LEFT_Task>:
}

void LEFT_Task(void *p){
 8005ab4:	b580      	push	{r7, lr}
 8005ab6:	b084      	sub	sp, #16
 8005ab8:	af00      	add	r7, sp, #0
 8005aba:	6078      	str	r0, [r7, #4]

	while(1){

		if (xSemaphoreTake(LEFT_interruptSemaphore, portMAX_DELAY) == pdPASS){
 8005abc:	4b1c      	ldr	r3, [pc, #112]	; (8005b30 <LEFT_Task+0x7c>)
 8005abe:	681b      	ldr	r3, [r3, #0]
 8005ac0:	4618      	mov	r0, r3
 8005ac2:	f04f 31ff 	mov.w	r1, #4294967295
 8005ac6:	f7fd ff6b 	bl	80039a0 <xQueueSemaphoreTake>
 8005aca:	4603      	mov	r3, r0
 8005acc:	2b01      	cmp	r3, #1
 8005ace:	d12e      	bne.n	8005b2e <LEFT_Task+0x7a>

			pin_status = PIN_INTERRUPT_GetPinValue(&LEFT_INTERRUPT);
 8005ad0:	4818      	ldr	r0, [pc, #96]	; (8005b34 <LEFT_Task+0x80>)
 8005ad2:	f7ff ff51 	bl	8005978 <PIN_INTERRUPT_GetPinValue>
 8005ad6:	4602      	mov	r2, r0
 8005ad8:	4b17      	ldr	r3, [pc, #92]	; (8005b38 <LEFT_Task+0x84>)
 8005ada:	601a      	str	r2, [r3, #0]
			if(pin_status==1){
 8005adc:	4b16      	ldr	r3, [pc, #88]	; (8005b38 <LEFT_Task+0x84>)
 8005ade:	681b      	ldr	r3, [r3, #0]
 8005ae0:	2b01      	cmp	r3, #1
 8005ae2:	d112      	bne.n	8005b0a <LEFT_Task+0x56>
				//LEFT
				TLE94112EL_SetHBRegdata(&TLE94112EL_0, 0x01, 0x66);
 8005ae4:	4815      	ldr	r0, [pc, #84]	; (8005b3c <LEFT_Task+0x88>)
 8005ae6:	2101      	movs	r1, #1
 8005ae8:	2266      	movs	r2, #102	; 0x66
 8005aea:	f7fa fbd7 	bl	800029c <TLE94112EL_SetHBRegdata>
				  const TickType_t xDelay = 5 / portTICK_PERIOD_MS;
 8005aee:	2305      	movs	r3, #5
 8005af0:	60fb      	str	r3, [r7, #12]
				  vTaskDelay( xDelay );
 8005af2:	68f8      	ldr	r0, [r7, #12]
 8005af4:	f7fe fba2 	bl	800423c <vTaskDelay>
				TLE94112EL_SetHBRegdata(&TLE94112EL_0, 0x03, 0x99);
 8005af8:	4810      	ldr	r0, [pc, #64]	; (8005b3c <LEFT_Task+0x88>)
 8005afa:	2103      	movs	r1, #3
 8005afc:	2299      	movs	r2, #153	; 0x99
 8005afe:	f7fa fbcd 	bl	800029c <TLE94112EL_SetHBRegdata>
				  vTaskDelay( xDelay );
 8005b02:	68f8      	ldr	r0, [r7, #12]
 8005b04:	f7fe fb9a 	bl	800423c <vTaskDelay>
 8005b08:	e011      	b.n	8005b2e <LEFT_Task+0x7a>
			}

			else{
				//stop
				TLE94112EL_SetHBRegdata(&TLE94112EL_0, 0x01, 0x00);
 8005b0a:	480c      	ldr	r0, [pc, #48]	; (8005b3c <LEFT_Task+0x88>)
 8005b0c:	2101      	movs	r1, #1
 8005b0e:	2200      	movs	r2, #0
 8005b10:	f7fa fbc4 	bl	800029c <TLE94112EL_SetHBRegdata>
				  const TickType_t xDelay = 5 / portTICK_PERIOD_MS;
 8005b14:	2305      	movs	r3, #5
 8005b16:	60bb      	str	r3, [r7, #8]
				  vTaskDelay( xDelay );
 8005b18:	68b8      	ldr	r0, [r7, #8]
 8005b1a:	f7fe fb8f 	bl	800423c <vTaskDelay>
				TLE94112EL_SetHBRegdata(&TLE94112EL_0, 0x03, 0x00);
 8005b1e:	4807      	ldr	r0, [pc, #28]	; (8005b3c <LEFT_Task+0x88>)
 8005b20:	2103      	movs	r1, #3
 8005b22:	2200      	movs	r2, #0
 8005b24:	f7fa fbba 	bl	800029c <TLE94112EL_SetHBRegdata>
				  vTaskDelay( xDelay );
 8005b28:	68b8      	ldr	r0, [r7, #8]
 8005b2a:	f7fe fb87 	bl	800423c <vTaskDelay>
			}
		}
	}
 8005b2e:	e7c5      	b.n	8005abc <LEFT_Task+0x8>
 8005b30:	1ffe8b5c 	.word	0x1ffe8b5c
 8005b34:	0800632c 	.word	0x0800632c
 8005b38:	1ffe8b68 	.word	0x1ffe8b68
 8005b3c:	08006490 	.word	0x08006490

08005b40 <RIGHT_Task>:
}

void RIGHT_Task(void *p){
 8005b40:	b580      	push	{r7, lr}
 8005b42:	b084      	sub	sp, #16
 8005b44:	af00      	add	r7, sp, #0
 8005b46:	6078      	str	r0, [r7, #4]

	while(1){

		if (xSemaphoreTake(RIGHT_interruptSemaphore, portMAX_DELAY) == pdPASS){
 8005b48:	4b1c      	ldr	r3, [pc, #112]	; (8005bbc <RIGHT_Task+0x7c>)
 8005b4a:	681b      	ldr	r3, [r3, #0]
 8005b4c:	4618      	mov	r0, r3
 8005b4e:	f04f 31ff 	mov.w	r1, #4294967295
 8005b52:	f7fd ff25 	bl	80039a0 <xQueueSemaphoreTake>
 8005b56:	4603      	mov	r3, r0
 8005b58:	2b01      	cmp	r3, #1
 8005b5a:	d12e      	bne.n	8005bba <RIGHT_Task+0x7a>

			pin_status = PIN_INTERRUPT_GetPinValue(&RIGHT_INTERRUPT);
 8005b5c:	4818      	ldr	r0, [pc, #96]	; (8005bc0 <RIGHT_Task+0x80>)
 8005b5e:	f7ff ff0b 	bl	8005978 <PIN_INTERRUPT_GetPinValue>
 8005b62:	4602      	mov	r2, r0
 8005b64:	4b17      	ldr	r3, [pc, #92]	; (8005bc4 <RIGHT_Task+0x84>)
 8005b66:	601a      	str	r2, [r3, #0]
			if(pin_status==1){
 8005b68:	4b16      	ldr	r3, [pc, #88]	; (8005bc4 <RIGHT_Task+0x84>)
 8005b6a:	681b      	ldr	r3, [r3, #0]
 8005b6c:	2b01      	cmp	r3, #1
 8005b6e:	d112      	bne.n	8005b96 <RIGHT_Task+0x56>
				//RIGHT
				TLE94112EL_SetHBRegdata(&TLE94112EL_0, 0x01, 0x99);
 8005b70:	4815      	ldr	r0, [pc, #84]	; (8005bc8 <RIGHT_Task+0x88>)
 8005b72:	2101      	movs	r1, #1
 8005b74:	2299      	movs	r2, #153	; 0x99
 8005b76:	f7fa fb91 	bl	800029c <TLE94112EL_SetHBRegdata>
				  const TickType_t xDelay = 5 / portTICK_PERIOD_MS;
 8005b7a:	2305      	movs	r3, #5
 8005b7c:	60fb      	str	r3, [r7, #12]
				  vTaskDelay( xDelay );
 8005b7e:	68f8      	ldr	r0, [r7, #12]
 8005b80:	f7fe fb5c 	bl	800423c <vTaskDelay>
				TLE94112EL_SetHBRegdata(&TLE94112EL_0, 0x03, 0x66);
 8005b84:	4810      	ldr	r0, [pc, #64]	; (8005bc8 <RIGHT_Task+0x88>)
 8005b86:	2103      	movs	r1, #3
 8005b88:	2266      	movs	r2, #102	; 0x66
 8005b8a:	f7fa fb87 	bl	800029c <TLE94112EL_SetHBRegdata>
				  vTaskDelay( xDelay );
 8005b8e:	68f8      	ldr	r0, [r7, #12]
 8005b90:	f7fe fb54 	bl	800423c <vTaskDelay>
 8005b94:	e011      	b.n	8005bba <RIGHT_Task+0x7a>
			}

			else{
				//stop
				TLE94112EL_SetHBRegdata(&TLE94112EL_0, 0x01, 0x00);
 8005b96:	480c      	ldr	r0, [pc, #48]	; (8005bc8 <RIGHT_Task+0x88>)
 8005b98:	2101      	movs	r1, #1
 8005b9a:	2200      	movs	r2, #0
 8005b9c:	f7fa fb7e 	bl	800029c <TLE94112EL_SetHBRegdata>
				  const TickType_t xDelay = 5 / portTICK_PERIOD_MS;
 8005ba0:	2305      	movs	r3, #5
 8005ba2:	60bb      	str	r3, [r7, #8]
				  vTaskDelay( xDelay );
 8005ba4:	68b8      	ldr	r0, [r7, #8]
 8005ba6:	f7fe fb49 	bl	800423c <vTaskDelay>
				TLE94112EL_SetHBRegdata(&TLE94112EL_0, 0x03, 0x00);
 8005baa:	4807      	ldr	r0, [pc, #28]	; (8005bc8 <RIGHT_Task+0x88>)
 8005bac:	2103      	movs	r1, #3
 8005bae:	2200      	movs	r2, #0
 8005bb0:	f7fa fb74 	bl	800029c <TLE94112EL_SetHBRegdata>
				  vTaskDelay( xDelay );
 8005bb4:	68b8      	ldr	r0, [r7, #8]
 8005bb6:	f7fe fb41 	bl	800423c <vTaskDelay>
			}
		}
	}
 8005bba:	e7c5      	b.n	8005b48 <RIGHT_Task+0x8>
 8005bbc:	1ffe8b64 	.word	0x1ffe8b64
 8005bc0:	08006350 	.word	0x08006350
 8005bc4:	1ffe8b68 	.word	0x1ffe8b68
 8005bc8:	08006490 	.word	0x08006490

08005bcc <OPEN_Task>:
}

void OPEN_Task(void *p){
 8005bcc:	b580      	push	{r7, lr}
 8005bce:	b082      	sub	sp, #8
 8005bd0:	af00      	add	r7, sp, #0
 8005bd2:	6078      	str	r0, [r7, #4]

	while(1){

		if (xSemaphoreTake(OPEN_interruptSemaphore, portMAX_DELAY) == pdPASS){
 8005bd4:	4b10      	ldr	r3, [pc, #64]	; (8005c18 <OPEN_Task+0x4c>)
 8005bd6:	681b      	ldr	r3, [r3, #0]
 8005bd8:	4618      	mov	r0, r3
 8005bda:	f04f 31ff 	mov.w	r1, #4294967295
 8005bde:	f7fd fedf 	bl	80039a0 <xQueueSemaphoreTake>
 8005be2:	4603      	mov	r3, r0
 8005be4:	2b01      	cmp	r3, #1
 8005be6:	d116      	bne.n	8005c16 <OPEN_Task+0x4a>

			pin_status = PIN_INTERRUPT_GetPinValue(&OPEN_INTERRUPT);
 8005be8:	480c      	ldr	r0, [pc, #48]	; (8005c1c <OPEN_Task+0x50>)
 8005bea:	f7ff fec5 	bl	8005978 <PIN_INTERRUPT_GetPinValue>
 8005bee:	4602      	mov	r2, r0
 8005bf0:	4b0b      	ldr	r3, [pc, #44]	; (8005c20 <OPEN_Task+0x54>)
 8005bf2:	601a      	str	r2, [r3, #0]
		     if(pin_status == 1)
 8005bf4:	4b0a      	ldr	r3, [pc, #40]	; (8005c20 <OPEN_Task+0x54>)
 8005bf6:	681b      	ldr	r3, [r3, #0]
 8005bf8:	2b01      	cmp	r3, #1
 8005bfa:	d105      	bne.n	8005c08 <OPEN_Task+0x3c>
		     {
		 	  	// sets the duty to 12%.
		    	// clamp open
		    	 PWM_SetDutyCycle(&PWM_CLAMP,1200);
 8005bfc:	4809      	ldr	r0, [pc, #36]	; (8005c24 <OPEN_Task+0x58>)
 8005bfe:	f44f 6196 	mov.w	r1, #1200	; 0x4b0
 8005c02:	f7fc fe73 	bl	80028ec <PWM_SetDutyCycle>
 8005c06:	e003      	b.n	8005c10 <OPEN_Task+0x44>

		     else
		     {
		    	 // sets the channel duty to 0%.
		    	 // clamp maintain
		    	 PWM_SetDutyCycle(&PWM_CLAMP,0);
 8005c08:	4806      	ldr	r0, [pc, #24]	; (8005c24 <OPEN_Task+0x58>)
 8005c0a:	2100      	movs	r1, #0
 8005c0c:	f7fc fe6e 	bl	80028ec <PWM_SetDutyCycle>
		     }

		 	pin_status = 0;
 8005c10:	4b03      	ldr	r3, [pc, #12]	; (8005c20 <OPEN_Task+0x54>)
 8005c12:	2200      	movs	r2, #0
 8005c14:	601a      	str	r2, [r3, #0]

		}
	}
 8005c16:	e7dd      	b.n	8005bd4 <OPEN_Task+0x8>
 8005c18:	1ffe8b60 	.word	0x1ffe8b60
 8005c1c:	08006398 	.word	0x08006398
 8005c20:	1ffe8b68 	.word	0x1ffe8b68
 8005c24:	1ffe8850 	.word	0x1ffe8850

08005c28 <CLOSE_Task>:
}

void CLOSE_Task(void *p){
 8005c28:	b580      	push	{r7, lr}
 8005c2a:	b082      	sub	sp, #8
 8005c2c:	af00      	add	r7, sp, #0
 8005c2e:	6078      	str	r0, [r7, #4]

	while(1){

		if (xSemaphoreTake(CLOSE_interruptSemaphore, portMAX_DELAY) == pdPASS){
 8005c30:	4b10      	ldr	r3, [pc, #64]	; (8005c74 <CLOSE_Task+0x4c>)
 8005c32:	681b      	ldr	r3, [r3, #0]
 8005c34:	4618      	mov	r0, r3
 8005c36:	f04f 31ff 	mov.w	r1, #4294967295
 8005c3a:	f7fd feb1 	bl	80039a0 <xQueueSemaphoreTake>
 8005c3e:	4603      	mov	r3, r0
 8005c40:	2b01      	cmp	r3, #1
 8005c42:	d115      	bne.n	8005c70 <CLOSE_Task+0x48>

			pin_status = PIN_INTERRUPT_GetPinValue(&CLOSE_INTERRUPT);
 8005c44:	480c      	ldr	r0, [pc, #48]	; (8005c78 <CLOSE_Task+0x50>)
 8005c46:	f7ff fe97 	bl	8005978 <PIN_INTERRUPT_GetPinValue>
 8005c4a:	4602      	mov	r2, r0
 8005c4c:	4b0b      	ldr	r3, [pc, #44]	; (8005c7c <CLOSE_Task+0x54>)
 8005c4e:	601a      	str	r2, [r3, #0]
		     if(pin_status == 1)
 8005c50:	4b0a      	ldr	r3, [pc, #40]	; (8005c7c <CLOSE_Task+0x54>)
 8005c52:	681b      	ldr	r3, [r3, #0]
 8005c54:	2b01      	cmp	r3, #1
 8005c56:	d104      	bne.n	8005c62 <CLOSE_Task+0x3a>
		     {
		 	  	// sets the duty to 2%.
		    	// clamp CLOSE
		    	 PWM_SetDutyCycle(&PWM_CLAMP,200);
 8005c58:	4809      	ldr	r0, [pc, #36]	; (8005c80 <CLOSE_Task+0x58>)
 8005c5a:	21c8      	movs	r1, #200	; 0xc8
 8005c5c:	f7fc fe46 	bl	80028ec <PWM_SetDutyCycle>
 8005c60:	e003      	b.n	8005c6a <CLOSE_Task+0x42>

		     else
		     {
		    	 // sets the channel duty to 0%.
		    	 // clamp maintain
		    	 PWM_SetDutyCycle(&PWM_CLAMP,0);
 8005c62:	4807      	ldr	r0, [pc, #28]	; (8005c80 <CLOSE_Task+0x58>)
 8005c64:	2100      	movs	r1, #0
 8005c66:	f7fc fe41 	bl	80028ec <PWM_SetDutyCycle>
		     }

		 	pin_status = 0;
 8005c6a:	4b04      	ldr	r3, [pc, #16]	; (8005c7c <CLOSE_Task+0x54>)
 8005c6c:	2200      	movs	r2, #0
 8005c6e:	601a      	str	r2, [r3, #0]

		}
	}
 8005c70:	e7de      	b.n	8005c30 <CLOSE_Task+0x8>
 8005c72:	bf00      	nop
 8005c74:	1ffe8b70 	.word	0x1ffe8b70
 8005c78:	080063bc 	.word	0x080063bc
 8005c7c:	1ffe8b68 	.word	0x1ffe8b68
 8005c80:	1ffe8850 	.word	0x1ffe8850

08005c84 <LIFT_Task>:
}

void LIFT_Task(void *p){
 8005c84:	b580      	push	{r7, lr}
 8005c86:	b082      	sub	sp, #8
 8005c88:	af00      	add	r7, sp, #0
 8005c8a:	6078      	str	r0, [r7, #4]

	while(1){

		if (xSemaphoreTake(LIFT_interruptSemaphore, portMAX_DELAY) == pdPASS){
 8005c8c:	4b10      	ldr	r3, [pc, #64]	; (8005cd0 <LIFT_Task+0x4c>)
 8005c8e:	681b      	ldr	r3, [r3, #0]
 8005c90:	4618      	mov	r0, r3
 8005c92:	f04f 31ff 	mov.w	r1, #4294967295
 8005c96:	f7fd fe83 	bl	80039a0 <xQueueSemaphoreTake>
 8005c9a:	4603      	mov	r3, r0
 8005c9c:	2b01      	cmp	r3, #1
 8005c9e:	d116      	bne.n	8005cce <LIFT_Task+0x4a>

			pin_status = PIN_INTERRUPT_GetPinValue(&LIFT_INTERRUPT);
 8005ca0:	480c      	ldr	r0, [pc, #48]	; (8005cd4 <LIFT_Task+0x50>)
 8005ca2:	f7ff fe69 	bl	8005978 <PIN_INTERRUPT_GetPinValue>
 8005ca6:	4602      	mov	r2, r0
 8005ca8:	4b0b      	ldr	r3, [pc, #44]	; (8005cd8 <LIFT_Task+0x54>)
 8005caa:	601a      	str	r2, [r3, #0]
		     if(pin_status == 1)
 8005cac:	4b0a      	ldr	r3, [pc, #40]	; (8005cd8 <LIFT_Task+0x54>)
 8005cae:	681b      	ldr	r3, [r3, #0]
 8005cb0:	2b01      	cmp	r3, #1
 8005cb2:	d104      	bne.n	8005cbe <LIFT_Task+0x3a>
		     {
		 	  	// sets the duty to 2%.
		    	// LIFT UP
		    	 PWM_SetDutyCycle(&PWM_LIFT,200);
 8005cb4:	4809      	ldr	r0, [pc, #36]	; (8005cdc <LIFT_Task+0x58>)
 8005cb6:	21c8      	movs	r1, #200	; 0xc8
 8005cb8:	f7fc fe18 	bl	80028ec <PWM_SetDutyCycle>
 8005cbc:	e004      	b.n	8005cc8 <LIFT_Task+0x44>

		     else
		     {
		    	 // sets the channel duty to 10%.
		    	 // LIFT DOWN
		    	 PWM_SetDutyCycle(&PWM_LIFT,1000);
 8005cbe:	4807      	ldr	r0, [pc, #28]	; (8005cdc <LIFT_Task+0x58>)
 8005cc0:	f44f 717a 	mov.w	r1, #1000	; 0x3e8
 8005cc4:	f7fc fe12 	bl	80028ec <PWM_SetDutyCycle>
		     }

		 	pin_status = 0;
 8005cc8:	4b03      	ldr	r3, [pc, #12]	; (8005cd8 <LIFT_Task+0x54>)
 8005cca:	2200      	movs	r2, #0
 8005ccc:	601a      	str	r2, [r3, #0]

		}
	}
 8005cce:	e7dd      	b.n	8005c8c <LIFT_Task+0x8>
 8005cd0:	1ffe8b54 	.word	0x1ffe8b54
 8005cd4:	08006374 	.word	0x08006374
 8005cd8:	1ffe8b68 	.word	0x1ffe8b68
 8005cdc:	1ffe8884 	.word	0x1ffe8884

08005ce0 <ROTATE_Task>:
}

void ROTATE_Task(void *p){
 8005ce0:	b580      	push	{r7, lr}
 8005ce2:	b082      	sub	sp, #8
 8005ce4:	af00      	add	r7, sp, #0
 8005ce6:	6078      	str	r0, [r7, #4]

	while(1){

		if (xSemaphoreTake(ROTATE_interruptSemaphore, portMAX_DELAY) == pdPASS){
 8005ce8:	4b16      	ldr	r3, [pc, #88]	; (8005d44 <ROTATE_Task+0x64>)
 8005cea:	681b      	ldr	r3, [r3, #0]
 8005cec:	4618      	mov	r0, r3
 8005cee:	f04f 31ff 	mov.w	r1, #4294967295
 8005cf2:	f7fd fe55 	bl	80039a0 <xQueueSemaphoreTake>
 8005cf6:	4603      	mov	r3, r0
 8005cf8:	2b01      	cmp	r3, #1
 8005cfa:	d122      	bne.n	8005d42 <ROTATE_Task+0x62>

			pin_status = PIN_INTERRUPT_GetPinValue(&ROTATE_INTERRUPT);
 8005cfc:	4812      	ldr	r0, [pc, #72]	; (8005d48 <ROTATE_Task+0x68>)
 8005cfe:	f7ff fe3b 	bl	8005978 <PIN_INTERRUPT_GetPinValue>
 8005d02:	4602      	mov	r2, r0
 8005d04:	4b11      	ldr	r3, [pc, #68]	; (8005d4c <ROTATE_Task+0x6c>)
 8005d06:	601a      	str	r2, [r3, #0]
		     if(pin_status == 1)
 8005d08:	4b10      	ldr	r3, [pc, #64]	; (8005d4c <ROTATE_Task+0x6c>)
 8005d0a:	681b      	ldr	r3, [r3, #0]
 8005d0c:	2b01      	cmp	r3, #1
 8005d0e:	d10a      	bne.n	8005d26 <ROTATE_Task+0x46>
		     {
		 	  	// sets the duty to 2%.
		    	// FOR METAL
		    	 PWM_SetDutyCycle(&PWM_LIFT,200);
 8005d10:	480f      	ldr	r0, [pc, #60]	; (8005d50 <ROTATE_Task+0x70>)
 8005d12:	21c8      	movs	r1, #200	; 0xc8
 8005d14:	f7fc fdea 	bl	80028ec <PWM_SetDutyCycle>
		    	 DIGITAL_IO_SetOutputHigh(&GREEN_LED);
 8005d18:	480e      	ldr	r0, [pc, #56]	; (8005d54 <ROTATE_Task+0x74>)
 8005d1a:	f7ff fe0d 	bl	8005938 <DIGITAL_IO_SetOutputHigh>
		    	 DIGITAL_IO_SetOutputLow(&RED_LED);
 8005d1e:	480e      	ldr	r0, [pc, #56]	; (8005d58 <ROTATE_Task+0x78>)
 8005d20:	f7ff fe1a 	bl	8005958 <DIGITAL_IO_SetOutputLow>
 8005d24:	e00a      	b.n	8005d3c <ROTATE_Task+0x5c>

		     else
		     {
		    	 // sets the channel duty to 12%.
		    	 // NON-METAL
		    	 PWM_SetDutyCycle(&PWM_LIFT,1200);
 8005d26:	480a      	ldr	r0, [pc, #40]	; (8005d50 <ROTATE_Task+0x70>)
 8005d28:	f44f 6196 	mov.w	r1, #1200	; 0x4b0
 8005d2c:	f7fc fdde 	bl	80028ec <PWM_SetDutyCycle>
		    	 DIGITAL_IO_SetOutputLow(&GREEN_LED);
 8005d30:	4808      	ldr	r0, [pc, #32]	; (8005d54 <ROTATE_Task+0x74>)
 8005d32:	f7ff fe11 	bl	8005958 <DIGITAL_IO_SetOutputLow>
		    	 DIGITAL_IO_SetOutputHigh(&RED_LED);
 8005d36:	4808      	ldr	r0, [pc, #32]	; (8005d58 <ROTATE_Task+0x78>)
 8005d38:	f7ff fdfe 	bl	8005938 <DIGITAL_IO_SetOutputHigh>
		     }

		 	pin_status = 0;
 8005d3c:	4b03      	ldr	r3, [pc, #12]	; (8005d4c <ROTATE_Task+0x6c>)
 8005d3e:	2200      	movs	r2, #0
 8005d40:	601a      	str	r2, [r3, #0]

		}
	}
 8005d42:	e7d1      	b.n	8005ce8 <ROTATE_Task+0x8>
 8005d44:	1ffe8b58 	.word	0x1ffe8b58
 8005d48:	080063e0 	.word	0x080063e0
 8005d4c:	1ffe8b68 	.word	0x1ffe8b68
 8005d50:	1ffe8884 	.word	0x1ffe8884
 8005d54:	08006468 	.word	0x08006468
 8005d58:	08006454 	.word	0x08006454

08005d5c <main>:
}

int main(void)
{
 8005d5c:	b580      	push	{r7, lr}
 8005d5e:	b084      	sub	sp, #16
 8005d60:	af02      	add	r7, sp, #8
  DAVE_STATUS_t status;

  status = DAVE_Init();           /* Initialization of DAVE APPs  */
 8005d62:	f7ff fcf1 	bl	8005748 <DAVE_Init>
 8005d66:	4603      	mov	r3, r0
 8005d68:	71fb      	strb	r3, [r7, #7]

  if(status != DAVE_STATUS_SUCCESS)
 8005d6a:	79fb      	ldrb	r3, [r7, #7]
 8005d6c:	2b00      	cmp	r3, #0
 8005d6e:	d000      	beq.n	8005d72 <main+0x16>
    XMC_DEBUG("DAVE APPs initialization failed\n");

    while(1U)
    {

    }
 8005d70:	e7fe      	b.n	8005d70 <main+0x14>
  }

	// ENABLE DC Motor Shield
	TLE94112EL_Enable(&TLE94112EL_0);
 8005d72:	484b      	ldr	r0, [pc, #300]	; (8005ea0 <main+0x144>)
 8005d74:	f7fa fad2 	bl	800031c <TLE94112EL_Enable>

	// Initialize the FreeRTOS
	xTaskCreate(FORWARD_Task, "FORWARD", 200, NULL, tskIDLE_PRIORITY, &FORWARD_Handle);
 8005d78:	2300      	movs	r3, #0
 8005d7a:	9300      	str	r3, [sp, #0]
 8005d7c:	4b49      	ldr	r3, [pc, #292]	; (8005ea4 <main+0x148>)
 8005d7e:	9301      	str	r3, [sp, #4]
 8005d80:	4849      	ldr	r0, [pc, #292]	; (8005ea8 <main+0x14c>)
 8005d82:	494a      	ldr	r1, [pc, #296]	; (8005eac <main+0x150>)
 8005d84:	22c8      	movs	r2, #200	; 0xc8
 8005d86:	2300      	movs	r3, #0
 8005d88:	f7fe f904 	bl	8003f94 <xTaskCreate>
	xTaskCreate(BACKWARD_Task, "BACKWARD", 200, NULL, tskIDLE_PRIORITY, &BACKWARD_Handle);
 8005d8c:	2300      	movs	r3, #0
 8005d8e:	9300      	str	r3, [sp, #0]
 8005d90:	4b47      	ldr	r3, [pc, #284]	; (8005eb0 <main+0x154>)
 8005d92:	9301      	str	r3, [sp, #4]
 8005d94:	4847      	ldr	r0, [pc, #284]	; (8005eb4 <main+0x158>)
 8005d96:	4948      	ldr	r1, [pc, #288]	; (8005eb8 <main+0x15c>)
 8005d98:	22c8      	movs	r2, #200	; 0xc8
 8005d9a:	2300      	movs	r3, #0
 8005d9c:	f7fe f8fa 	bl	8003f94 <xTaskCreate>
	xTaskCreate(LEFT_Task, "LEFT", 200, NULL, tskIDLE_PRIORITY, &LEFT_Handle);
 8005da0:	2300      	movs	r3, #0
 8005da2:	9300      	str	r3, [sp, #0]
 8005da4:	4b45      	ldr	r3, [pc, #276]	; (8005ebc <main+0x160>)
 8005da6:	9301      	str	r3, [sp, #4]
 8005da8:	4845      	ldr	r0, [pc, #276]	; (8005ec0 <main+0x164>)
 8005daa:	4946      	ldr	r1, [pc, #280]	; (8005ec4 <main+0x168>)
 8005dac:	22c8      	movs	r2, #200	; 0xc8
 8005dae:	2300      	movs	r3, #0
 8005db0:	f7fe f8f0 	bl	8003f94 <xTaskCreate>
	xTaskCreate(RIGHT_Task, "RIGHT", 200, NULL, tskIDLE_PRIORITY, &RIGHT_Handle);
 8005db4:	2300      	movs	r3, #0
 8005db6:	9300      	str	r3, [sp, #0]
 8005db8:	4b43      	ldr	r3, [pc, #268]	; (8005ec8 <main+0x16c>)
 8005dba:	9301      	str	r3, [sp, #4]
 8005dbc:	4843      	ldr	r0, [pc, #268]	; (8005ecc <main+0x170>)
 8005dbe:	4944      	ldr	r1, [pc, #272]	; (8005ed0 <main+0x174>)
 8005dc0:	22c8      	movs	r2, #200	; 0xc8
 8005dc2:	2300      	movs	r3, #0
 8005dc4:	f7fe f8e6 	bl	8003f94 <xTaskCreate>
	xTaskCreate(OPEN_Task, "FORWARD", 200, NULL, tskIDLE_PRIORITY, &OPEN_Handle);
 8005dc8:	2300      	movs	r3, #0
 8005dca:	9300      	str	r3, [sp, #0]
 8005dcc:	4b41      	ldr	r3, [pc, #260]	; (8005ed4 <main+0x178>)
 8005dce:	9301      	str	r3, [sp, #4]
 8005dd0:	4841      	ldr	r0, [pc, #260]	; (8005ed8 <main+0x17c>)
 8005dd2:	4936      	ldr	r1, [pc, #216]	; (8005eac <main+0x150>)
 8005dd4:	22c8      	movs	r2, #200	; 0xc8
 8005dd6:	2300      	movs	r3, #0
 8005dd8:	f7fe f8dc 	bl	8003f94 <xTaskCreate>
	xTaskCreate(CLOSE_Task, "BACKWARD", 200, NULL, tskIDLE_PRIORITY, &CLOSE_Handle);
 8005ddc:	2300      	movs	r3, #0
 8005dde:	9300      	str	r3, [sp, #0]
 8005de0:	4b3e      	ldr	r3, [pc, #248]	; (8005edc <main+0x180>)
 8005de2:	9301      	str	r3, [sp, #4]
 8005de4:	483e      	ldr	r0, [pc, #248]	; (8005ee0 <main+0x184>)
 8005de6:	4934      	ldr	r1, [pc, #208]	; (8005eb8 <main+0x15c>)
 8005de8:	22c8      	movs	r2, #200	; 0xc8
 8005dea:	2300      	movs	r3, #0
 8005dec:	f7fe f8d2 	bl	8003f94 <xTaskCreate>
	xTaskCreate(LIFT_Task, "LEFT", 200, NULL, tskIDLE_PRIORITY, &LIFT_Handle);
 8005df0:	2300      	movs	r3, #0
 8005df2:	9300      	str	r3, [sp, #0]
 8005df4:	4b3b      	ldr	r3, [pc, #236]	; (8005ee4 <main+0x188>)
 8005df6:	9301      	str	r3, [sp, #4]
 8005df8:	483b      	ldr	r0, [pc, #236]	; (8005ee8 <main+0x18c>)
 8005dfa:	4932      	ldr	r1, [pc, #200]	; (8005ec4 <main+0x168>)
 8005dfc:	22c8      	movs	r2, #200	; 0xc8
 8005dfe:	2300      	movs	r3, #0
 8005e00:	f7fe f8c8 	bl	8003f94 <xTaskCreate>
	xTaskCreate(ROTATE_Task, "RIGHT", 200, NULL, tskIDLE_PRIORITY, &ROTATE_Handle);
 8005e04:	2300      	movs	r3, #0
 8005e06:	9300      	str	r3, [sp, #0]
 8005e08:	4b38      	ldr	r3, [pc, #224]	; (8005eec <main+0x190>)
 8005e0a:	9301      	str	r3, [sp, #4]
 8005e0c:	4838      	ldr	r0, [pc, #224]	; (8005ef0 <main+0x194>)
 8005e0e:	4930      	ldr	r1, [pc, #192]	; (8005ed0 <main+0x174>)
 8005e10:	22c8      	movs	r2, #200	; 0xc8
 8005e12:	2300      	movs	r3, #0
 8005e14:	f7fe f8be 	bl	8003f94 <xTaskCreate>

	FORWARD_interruptSemaphore = xSemaphoreCreateBinary();
 8005e18:	2001      	movs	r0, #1
 8005e1a:	2100      	movs	r1, #0
 8005e1c:	2203      	movs	r2, #3
 8005e1e:	f7fd fa1d 	bl	800325c <xQueueGenericCreate>
 8005e22:	4602      	mov	r2, r0
 8005e24:	4b33      	ldr	r3, [pc, #204]	; (8005ef4 <main+0x198>)
 8005e26:	601a      	str	r2, [r3, #0]
	BACKWARD_interruptSemaphore = xSemaphoreCreateBinary();
 8005e28:	2001      	movs	r0, #1
 8005e2a:	2100      	movs	r1, #0
 8005e2c:	2203      	movs	r2, #3
 8005e2e:	f7fd fa15 	bl	800325c <xQueueGenericCreate>
 8005e32:	4602      	mov	r2, r0
 8005e34:	4b30      	ldr	r3, [pc, #192]	; (8005ef8 <main+0x19c>)
 8005e36:	601a      	str	r2, [r3, #0]
	LEFT_interruptSemaphore = xSemaphoreCreateBinary();
 8005e38:	2001      	movs	r0, #1
 8005e3a:	2100      	movs	r1, #0
 8005e3c:	2203      	movs	r2, #3
 8005e3e:	f7fd fa0d 	bl	800325c <xQueueGenericCreate>
 8005e42:	4602      	mov	r2, r0
 8005e44:	4b2d      	ldr	r3, [pc, #180]	; (8005efc <main+0x1a0>)
 8005e46:	601a      	str	r2, [r3, #0]
	RIGHT_interruptSemaphore = xSemaphoreCreateBinary();
 8005e48:	2001      	movs	r0, #1
 8005e4a:	2100      	movs	r1, #0
 8005e4c:	2203      	movs	r2, #3
 8005e4e:	f7fd fa05 	bl	800325c <xQueueGenericCreate>
 8005e52:	4602      	mov	r2, r0
 8005e54:	4b2a      	ldr	r3, [pc, #168]	; (8005f00 <main+0x1a4>)
 8005e56:	601a      	str	r2, [r3, #0]
	OPEN_interruptSemaphore = xSemaphoreCreateBinary();
 8005e58:	2001      	movs	r0, #1
 8005e5a:	2100      	movs	r1, #0
 8005e5c:	2203      	movs	r2, #3
 8005e5e:	f7fd f9fd 	bl	800325c <xQueueGenericCreate>
 8005e62:	4602      	mov	r2, r0
 8005e64:	4b27      	ldr	r3, [pc, #156]	; (8005f04 <main+0x1a8>)
 8005e66:	601a      	str	r2, [r3, #0]
	CLOSE_interruptSemaphore = xSemaphoreCreateBinary();
 8005e68:	2001      	movs	r0, #1
 8005e6a:	2100      	movs	r1, #0
 8005e6c:	2203      	movs	r2, #3
 8005e6e:	f7fd f9f5 	bl	800325c <xQueueGenericCreate>
 8005e72:	4602      	mov	r2, r0
 8005e74:	4b24      	ldr	r3, [pc, #144]	; (8005f08 <main+0x1ac>)
 8005e76:	601a      	str	r2, [r3, #0]
	LIFT_interruptSemaphore = xSemaphoreCreateBinary();
 8005e78:	2001      	movs	r0, #1
 8005e7a:	2100      	movs	r1, #0
 8005e7c:	2203      	movs	r2, #3
 8005e7e:	f7fd f9ed 	bl	800325c <xQueueGenericCreate>
 8005e82:	4602      	mov	r2, r0
 8005e84:	4b21      	ldr	r3, [pc, #132]	; (8005f0c <main+0x1b0>)
 8005e86:	601a      	str	r2, [r3, #0]
	ROTATE_interruptSemaphore = xSemaphoreCreateBinary();
 8005e88:	2001      	movs	r0, #1
 8005e8a:	2100      	movs	r1, #0
 8005e8c:	2203      	movs	r2, #3
 8005e8e:	f7fd f9e5 	bl	800325c <xQueueGenericCreate>
 8005e92:	4602      	mov	r2, r0
 8005e94:	4b1e      	ldr	r3, [pc, #120]	; (8005f10 <main+0x1b4>)
 8005e96:	601a      	str	r2, [r3, #0]

	vTaskStartScheduler();
 8005e98:	f7fe fa02 	bl	80042a0 <vTaskStartScheduler>

  /* Placeholder for user application code. The while loop below can be replaced with user application code. */
  while(1U)
  {

  }
 8005e9c:	e7fe      	b.n	8005e9c <main+0x140>
 8005e9e:	bf00      	nop
 8005ea0:	08006490 	.word	0x08006490
 8005ea4:	1ffe8ae8 	.word	0x1ffe8ae8
 8005ea8:	0800599d 	.word	0x0800599d
 8005eac:	0800649c 	.word	0x0800649c
 8005eb0:	1ffe8aec 	.word	0x1ffe8aec
 8005eb4:	08005a29 	.word	0x08005a29
 8005eb8:	080064a4 	.word	0x080064a4
 8005ebc:	1ffe8af0 	.word	0x1ffe8af0
 8005ec0:	08005ab5 	.word	0x08005ab5
 8005ec4:	080064b0 	.word	0x080064b0
 8005ec8:	1ffe8af4 	.word	0x1ffe8af4
 8005ecc:	08005b41 	.word	0x08005b41
 8005ed0:	080064b8 	.word	0x080064b8
 8005ed4:	1ffe8af8 	.word	0x1ffe8af8
 8005ed8:	08005bcd 	.word	0x08005bcd
 8005edc:	1ffe8afc 	.word	0x1ffe8afc
 8005ee0:	08005c29 	.word	0x08005c29
 8005ee4:	1ffe8b00 	.word	0x1ffe8b00
 8005ee8:	08005c85 	.word	0x08005c85
 8005eec:	1ffe8b04 	.word	0x1ffe8b04
 8005ef0:	08005ce1 	.word	0x08005ce1
 8005ef4:	1ffe8b6c 	.word	0x1ffe8b6c
 8005ef8:	1ffe8b50 	.word	0x1ffe8b50
 8005efc:	1ffe8b5c 	.word	0x1ffe8b5c
 8005f00:	1ffe8b64 	.word	0x1ffe8b64
 8005f04:	1ffe8b60 	.word	0x1ffe8b60
 8005f08:	1ffe8b70 	.word	0x1ffe8b70
 8005f0c:	1ffe8b54 	.word	0x1ffe8b54
 8005f10:	1ffe8b58 	.word	0x1ffe8b58

08005f14 <ERU0_1_IRQHandler>:
}

void FORWARD_IRQHandler(void){
 8005f14:	b580      	push	{r7, lr}
 8005f16:	af00      	add	r7, sp, #0

	xSemaphoreGiveFromISR(FORWARD_interruptSemaphore, NULL);
 8005f18:	4b03      	ldr	r3, [pc, #12]	; (8005f28 <ERU0_1_IRQHandler+0x14>)
 8005f1a:	681b      	ldr	r3, [r3, #0]
 8005f1c:	4618      	mov	r0, r3
 8005f1e:	2100      	movs	r1, #0
 8005f20:	f7fd fbc2 	bl	80036a8 <xQueueGiveFromISR>
}
 8005f24:	bd80      	pop	{r7, pc}
 8005f26:	bf00      	nop
 8005f28:	1ffe8b6c 	.word	0x1ffe8b6c

08005f2c <ERU0_0_IRQHandler>:

void BACKWARD_IRQHandler(void){
 8005f2c:	b580      	push	{r7, lr}
 8005f2e:	af00      	add	r7, sp, #0

	xSemaphoreGiveFromISR(BACKWARD_interruptSemaphore, NULL);
 8005f30:	4b03      	ldr	r3, [pc, #12]	; (8005f40 <ERU0_0_IRQHandler+0x14>)
 8005f32:	681b      	ldr	r3, [r3, #0]
 8005f34:	4618      	mov	r0, r3
 8005f36:	2100      	movs	r1, #0
 8005f38:	f7fd fbb6 	bl	80036a8 <xQueueGiveFromISR>
}
 8005f3c:	bd80      	pop	{r7, pc}
 8005f3e:	bf00      	nop
 8005f40:	1ffe8b50 	.word	0x1ffe8b50

08005f44 <ERU0_2_IRQHandler>:

void LEFT_IRQHandler(void){
 8005f44:	b580      	push	{r7, lr}
 8005f46:	af00      	add	r7, sp, #0

	xSemaphoreGiveFromISR(LEFT_interruptSemaphore, NULL);
 8005f48:	4b03      	ldr	r3, [pc, #12]	; (8005f58 <ERU0_2_IRQHandler+0x14>)
 8005f4a:	681b      	ldr	r3, [r3, #0]
 8005f4c:	4618      	mov	r0, r3
 8005f4e:	2100      	movs	r1, #0
 8005f50:	f7fd fbaa 	bl	80036a8 <xQueueGiveFromISR>
}
 8005f54:	bd80      	pop	{r7, pc}
 8005f56:	bf00      	nop
 8005f58:	1ffe8b5c 	.word	0x1ffe8b5c

08005f5c <ERU1_2_IRQHandler>:

void RIGHT_IRQHandler(void){
 8005f5c:	b580      	push	{r7, lr}
 8005f5e:	af00      	add	r7, sp, #0

	xSemaphoreGiveFromISR(RIGHT_interruptSemaphore, NULL);
 8005f60:	4b03      	ldr	r3, [pc, #12]	; (8005f70 <ERU1_2_IRQHandler+0x14>)
 8005f62:	681b      	ldr	r3, [r3, #0]
 8005f64:	4618      	mov	r0, r3
 8005f66:	2100      	movs	r1, #0
 8005f68:	f7fd fb9e 	bl	80036a8 <xQueueGiveFromISR>
}
 8005f6c:	bd80      	pop	{r7, pc}
 8005f6e:	bf00      	nop
 8005f70:	1ffe8b64 	.word	0x1ffe8b64

08005f74 <tle94112el_enable>:
}


static void tle94112el_enable(void)

{
 8005f74:	b580      	push	{r7, lr}
 8005f76:	af00      	add	r7, sp, #0

  DIGITAL_IO_SetOutputHigh(&TLE94112_ENABLE);
 8005f78:	4801      	ldr	r0, [pc, #4]	; (8005f80 <tle94112el_enable+0xc>)
 8005f7a:	f7ff fcdd 	bl	8005938 <DIGITAL_IO_SetOutputHigh>

}
 8005f7e:	bd80      	pop	{r7, pc}
 8005f80:	0800642c 	.word	0x0800642c

08005f84 <tle94112el_disable>:

static void tle94112el_disable(void)

{
 8005f84:	b580      	push	{r7, lr}
 8005f86:	af00      	add	r7, sp, #0

  DIGITAL_IO_SetOutputLow(&TLE94112_ENABLE);
 8005f88:	4801      	ldr	r0, [pc, #4]	; (8005f90 <tle94112el_disable+0xc>)
 8005f8a:	f7ff fce5 	bl	8005958 <DIGITAL_IO_SetOutputLow>

}
 8005f8e:	bd80      	pop	{r7, pc}
 8005f90:	0800642c 	.word	0x0800642c

08005f94 <tle94112el_spi_transfer>:

static int32_t tle94112el_spi_transfer(uint8_t *tx_data, uint8_t *rx_data)

{
 8005f94:	b580      	push	{r7, lr}
 8005f96:	b082      	sub	sp, #8
 8005f98:	af00      	add	r7, sp, #0
 8005f9a:	6078      	str	r0, [r7, #4]
 8005f9c:	6039      	str	r1, [r7, #0]

  XMC_SPI_CH_SetBitOrderLsbFirst(SPI_MASTER_0.channel);
 8005f9e:	4b0e      	ldr	r3, [pc, #56]	; (8005fd8 <tle94112el_spi_transfer+0x44>)
 8005fa0:	681b      	ldr	r3, [r3, #0]
 8005fa2:	4618      	mov	r0, r3
 8005fa4:	f7ff fcb8 	bl	8005918 <XMC_SPI_CH_SetBitOrderLsbFirst>



  DIGITAL_IO_SetOutputLow(&TLE94112_CS);
 8005fa8:	480c      	ldr	r0, [pc, #48]	; (8005fdc <tle94112el_spi_transfer+0x48>)
 8005faa:	f7ff fcd5 	bl	8005958 <DIGITAL_IO_SetOutputLow>



  SPI_MASTER_Transfer(&SPI_MASTER_0, tx_data, rx_data, 2);
 8005fae:	480a      	ldr	r0, [pc, #40]	; (8005fd8 <tle94112el_spi_transfer+0x44>)
 8005fb0:	6879      	ldr	r1, [r7, #4]
 8005fb2:	683a      	ldr	r2, [r7, #0]
 8005fb4:	2302      	movs	r3, #2
 8005fb6:	f7fb fe0f 	bl	8001bd8 <SPI_MASTER_Transfer>

  while(SPI_MASTER_0.runtime->rx_busy);
 8005fba:	bf00      	nop
 8005fbc:	4b06      	ldr	r3, [pc, #24]	; (8005fd8 <tle94112el_spi_transfer+0x44>)
 8005fbe:	689b      	ldr	r3, [r3, #8]
 8005fc0:	7fdb      	ldrb	r3, [r3, #31]
 8005fc2:	b2db      	uxtb	r3, r3
 8005fc4:	2b00      	cmp	r3, #0
 8005fc6:	d1f9      	bne.n	8005fbc <tle94112el_spi_transfer+0x28>



  DIGITAL_IO_SetOutputHigh(&TLE94112_CS);
 8005fc8:	4804      	ldr	r0, [pc, #16]	; (8005fdc <tle94112el_spi_transfer+0x48>)
 8005fca:	f7ff fcb5 	bl	8005938 <DIGITAL_IO_SetOutputHigh>



  return 0;
 8005fce:	2300      	movs	r3, #0

}
 8005fd0:	4618      	mov	r0, r3
 8005fd2:	3708      	adds	r7, #8
 8005fd4:	46bd      	mov	sp, r7
 8005fd6:	bd80      	pop	{r7, pc}
 8005fd8:	1ffe8844 	.word	0x1ffe8844
 8005fdc:	08006440 	.word	0x08006440

08005fe0 <__errno>:
 8005fe0:	4b01      	ldr	r3, [pc, #4]	; (8005fe8 <__errno+0x8>)
 8005fe2:	6818      	ldr	r0, [r3, #0]
 8005fe4:	4770      	bx	lr
 8005fe6:	bf00      	nop
 8005fe8:	1ffe8980 	.word	0x1ffe8980

08005fec <__libc_init_array>:
 8005fec:	b570      	push	{r4, r5, r6, lr}
 8005fee:	4b0e      	ldr	r3, [pc, #56]	; (8006028 <__libc_init_array+0x3c>)
 8005ff0:	4c0e      	ldr	r4, [pc, #56]	; (800602c <__libc_init_array+0x40>)
 8005ff2:	1ae4      	subs	r4, r4, r3
 8005ff4:	10a4      	asrs	r4, r4, #2
 8005ff6:	2500      	movs	r5, #0
 8005ff8:	461e      	mov	r6, r3
 8005ffa:	42a5      	cmp	r5, r4
 8005ffc:	d004      	beq.n	8006008 <__libc_init_array+0x1c>
 8005ffe:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 8006002:	4798      	blx	r3
 8006004:	3501      	adds	r5, #1
 8006006:	e7f8      	b.n	8005ffa <__libc_init_array+0xe>
 8006008:	f7fb fc12 	bl	8001830 <_init>
 800600c:	4c08      	ldr	r4, [pc, #32]	; (8006030 <__libc_init_array+0x44>)
 800600e:	4b09      	ldr	r3, [pc, #36]	; (8006034 <__libc_init_array+0x48>)
 8006010:	1ae4      	subs	r4, r4, r3
 8006012:	10a4      	asrs	r4, r4, #2
 8006014:	2500      	movs	r5, #0
 8006016:	461e      	mov	r6, r3
 8006018:	42a5      	cmp	r5, r4
 800601a:	d004      	beq.n	8006026 <__libc_init_array+0x3a>
 800601c:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 8006020:	4798      	blx	r3
 8006022:	3501      	adds	r5, #1
 8006024:	e7f8      	b.n	8006018 <__libc_init_array+0x2c>
 8006026:	bd70      	pop	{r4, r5, r6, pc}
 8006028:	1ffe8984 	.word	0x1ffe8984
 800602c:	1ffe8984 	.word	0x1ffe8984
 8006030:	1ffe8984 	.word	0x1ffe8984
 8006034:	1ffe8984 	.word	0x1ffe8984

08006038 <malloc>:
 8006038:	4b02      	ldr	r3, [pc, #8]	; (8006044 <malloc+0xc>)
 800603a:	4601      	mov	r1, r0
 800603c:	6818      	ldr	r0, [r3, #0]
 800603e:	f000 b863 	b.w	8006108 <_malloc_r>
 8006042:	bf00      	nop
 8006044:	1ffe8980 	.word	0x1ffe8980

08006048 <free>:
 8006048:	4b02      	ldr	r3, [pc, #8]	; (8006054 <free+0xc>)
 800604a:	4601      	mov	r1, r0
 800604c:	6818      	ldr	r0, [r3, #0]
 800604e:	f000 b817 	b.w	8006080 <_free_r>
 8006052:	bf00      	nop
 8006054:	1ffe8980 	.word	0x1ffe8980

08006058 <memcpy>:
 8006058:	b510      	push	{r4, lr}
 800605a:	1e43      	subs	r3, r0, #1
 800605c:	440a      	add	r2, r1
 800605e:	4291      	cmp	r1, r2
 8006060:	d004      	beq.n	800606c <memcpy+0x14>
 8006062:	f811 4b01 	ldrb.w	r4, [r1], #1
 8006066:	f803 4f01 	strb.w	r4, [r3, #1]!
 800606a:	e7f8      	b.n	800605e <memcpy+0x6>
 800606c:	bd10      	pop	{r4, pc}

0800606e <memset>:
 800606e:	4402      	add	r2, r0
 8006070:	4603      	mov	r3, r0
 8006072:	4293      	cmp	r3, r2
 8006074:	d002      	beq.n	800607c <memset+0xe>
 8006076:	f803 1b01 	strb.w	r1, [r3], #1
 800607a:	e7fa      	b.n	8006072 <memset+0x4>
 800607c:	4770      	bx	lr
	...

08006080 <_free_r>:
 8006080:	b530      	push	{r4, r5, lr}
 8006082:	2900      	cmp	r1, #0
 8006084:	d03d      	beq.n	8006102 <_free_r+0x82>
 8006086:	f851 2c04 	ldr.w	r2, [r1, #-4]
 800608a:	1f0b      	subs	r3, r1, #4
 800608c:	491d      	ldr	r1, [pc, #116]	; (8006104 <_free_r+0x84>)
 800608e:	2a00      	cmp	r2, #0
 8006090:	bfb8      	it	lt
 8006092:	189b      	addlt	r3, r3, r2
 8006094:	680a      	ldr	r2, [r1, #0]
 8006096:	460c      	mov	r4, r1
 8006098:	b912      	cbnz	r2, 80060a0 <_free_r+0x20>
 800609a:	605a      	str	r2, [r3, #4]
 800609c:	600b      	str	r3, [r1, #0]
 800609e:	bd30      	pop	{r4, r5, pc}
 80060a0:	4293      	cmp	r3, r2
 80060a2:	d20d      	bcs.n	80060c0 <_free_r+0x40>
 80060a4:	6819      	ldr	r1, [r3, #0]
 80060a6:	1858      	adds	r0, r3, r1
 80060a8:	4290      	cmp	r0, r2
 80060aa:	bf01      	itttt	eq
 80060ac:	585a      	ldreq	r2, [r3, r1]
 80060ae:	1852      	addeq	r2, r2, r1
 80060b0:	601a      	streq	r2, [r3, #0]
 80060b2:	6842      	ldreq	r2, [r0, #4]
 80060b4:	605a      	str	r2, [r3, #4]
 80060b6:	6023      	str	r3, [r4, #0]
 80060b8:	bd30      	pop	{r4, r5, pc}
 80060ba:	4299      	cmp	r1, r3
 80060bc:	d803      	bhi.n	80060c6 <_free_r+0x46>
 80060be:	460a      	mov	r2, r1
 80060c0:	6851      	ldr	r1, [r2, #4]
 80060c2:	2900      	cmp	r1, #0
 80060c4:	d1f9      	bne.n	80060ba <_free_r+0x3a>
 80060c6:	6814      	ldr	r4, [r2, #0]
 80060c8:	1915      	adds	r5, r2, r4
 80060ca:	429d      	cmp	r5, r3
 80060cc:	d10a      	bne.n	80060e4 <_free_r+0x64>
 80060ce:	681b      	ldr	r3, [r3, #0]
 80060d0:	4423      	add	r3, r4
 80060d2:	18d0      	adds	r0, r2, r3
 80060d4:	4288      	cmp	r0, r1
 80060d6:	6013      	str	r3, [r2, #0]
 80060d8:	d113      	bne.n	8006102 <_free_r+0x82>
 80060da:	6808      	ldr	r0, [r1, #0]
 80060dc:	4403      	add	r3, r0
 80060de:	6013      	str	r3, [r2, #0]
 80060e0:	684b      	ldr	r3, [r1, #4]
 80060e2:	e00d      	b.n	8006100 <_free_r+0x80>
 80060e4:	d902      	bls.n	80060ec <_free_r+0x6c>
 80060e6:	230c      	movs	r3, #12
 80060e8:	6003      	str	r3, [r0, #0]
 80060ea:	bd30      	pop	{r4, r5, pc}
 80060ec:	681c      	ldr	r4, [r3, #0]
 80060ee:	1918      	adds	r0, r3, r4
 80060f0:	4288      	cmp	r0, r1
 80060f2:	bf04      	itt	eq
 80060f4:	6808      	ldreq	r0, [r1, #0]
 80060f6:	6849      	ldreq	r1, [r1, #4]
 80060f8:	6059      	str	r1, [r3, #4]
 80060fa:	bf04      	itt	eq
 80060fc:	1900      	addeq	r0, r0, r4
 80060fe:	6018      	streq	r0, [r3, #0]
 8006100:	6053      	str	r3, [r2, #4]
 8006102:	bd30      	pop	{r4, r5, pc}
 8006104:	1ffe8b0c 	.word	0x1ffe8b0c

08006108 <_malloc_r>:
 8006108:	b570      	push	{r4, r5, r6, lr}
 800610a:	1ccc      	adds	r4, r1, #3
 800610c:	f024 0403 	bic.w	r4, r4, #3
 8006110:	3408      	adds	r4, #8
 8006112:	2c0c      	cmp	r4, #12
 8006114:	bf38      	it	cc
 8006116:	240c      	movcc	r4, #12
 8006118:	2c00      	cmp	r4, #0
 800611a:	4606      	mov	r6, r0
 800611c:	da03      	bge.n	8006126 <_malloc_r+0x1e>
 800611e:	230c      	movs	r3, #12
 8006120:	6033      	str	r3, [r6, #0]
 8006122:	2000      	movs	r0, #0
 8006124:	bd70      	pop	{r4, r5, r6, pc}
 8006126:	428c      	cmp	r4, r1
 8006128:	d3f9      	bcc.n	800611e <_malloc_r+0x16>
 800612a:	4a20      	ldr	r2, [pc, #128]	; (80061ac <_malloc_r+0xa4>)
 800612c:	6813      	ldr	r3, [r2, #0]
 800612e:	4610      	mov	r0, r2
 8006130:	4619      	mov	r1, r3
 8006132:	b1a1      	cbz	r1, 800615e <_malloc_r+0x56>
 8006134:	680a      	ldr	r2, [r1, #0]
 8006136:	1b12      	subs	r2, r2, r4
 8006138:	d40e      	bmi.n	8006158 <_malloc_r+0x50>
 800613a:	2a0b      	cmp	r2, #11
 800613c:	d903      	bls.n	8006146 <_malloc_r+0x3e>
 800613e:	600a      	str	r2, [r1, #0]
 8006140:	188b      	adds	r3, r1, r2
 8006142:	508c      	str	r4, [r1, r2]
 8006144:	e01f      	b.n	8006186 <_malloc_r+0x7e>
 8006146:	428b      	cmp	r3, r1
 8006148:	bf0d      	iteet	eq
 800614a:	685a      	ldreq	r2, [r3, #4]
 800614c:	684a      	ldrne	r2, [r1, #4]
 800614e:	605a      	strne	r2, [r3, #4]
 8006150:	6002      	streq	r2, [r0, #0]
 8006152:	bf18      	it	ne
 8006154:	460b      	movne	r3, r1
 8006156:	e016      	b.n	8006186 <_malloc_r+0x7e>
 8006158:	460b      	mov	r3, r1
 800615a:	6849      	ldr	r1, [r1, #4]
 800615c:	e7e9      	b.n	8006132 <_malloc_r+0x2a>
 800615e:	4d14      	ldr	r5, [pc, #80]	; (80061b0 <_malloc_r+0xa8>)
 8006160:	682b      	ldr	r3, [r5, #0]
 8006162:	b91b      	cbnz	r3, 800616c <_malloc_r+0x64>
 8006164:	4630      	mov	r0, r6
 8006166:	f000 f825 	bl	80061b4 <_sbrk_r>
 800616a:	6028      	str	r0, [r5, #0]
 800616c:	4630      	mov	r0, r6
 800616e:	4621      	mov	r1, r4
 8006170:	f000 f820 	bl	80061b4 <_sbrk_r>
 8006174:	1c42      	adds	r2, r0, #1
 8006176:	4603      	mov	r3, r0
 8006178:	d0d1      	beq.n	800611e <_malloc_r+0x16>
 800617a:	1cc5      	adds	r5, r0, #3
 800617c:	f025 0503 	bic.w	r5, r5, #3
 8006180:	4285      	cmp	r5, r0
 8006182:	d10a      	bne.n	800619a <_malloc_r+0x92>
 8006184:	601c      	str	r4, [r3, #0]
 8006186:	f103 000b 	add.w	r0, r3, #11
 800618a:	1d1a      	adds	r2, r3, #4
 800618c:	f020 0007 	bic.w	r0, r0, #7
 8006190:	1a82      	subs	r2, r0, r2
 8006192:	d00a      	beq.n	80061aa <_malloc_r+0xa2>
 8006194:	4251      	negs	r1, r2
 8006196:	5099      	str	r1, [r3, r2]
 8006198:	bd70      	pop	{r4, r5, r6, pc}
 800619a:	4630      	mov	r0, r6
 800619c:	1ae9      	subs	r1, r5, r3
 800619e:	f000 f809 	bl	80061b4 <_sbrk_r>
 80061a2:	3001      	adds	r0, #1
 80061a4:	d0bb      	beq.n	800611e <_malloc_r+0x16>
 80061a6:	462b      	mov	r3, r5
 80061a8:	e7ec      	b.n	8006184 <_malloc_r+0x7c>
 80061aa:	bd70      	pop	{r4, r5, r6, pc}
 80061ac:	1ffe8b0c 	.word	0x1ffe8b0c
 80061b0:	1ffe8b08 	.word	0x1ffe8b08

080061b4 <_sbrk_r>:
 80061b4:	b538      	push	{r3, r4, r5, lr}
 80061b6:	4c06      	ldr	r4, [pc, #24]	; (80061d0 <_sbrk_r+0x1c>)
 80061b8:	2300      	movs	r3, #0
 80061ba:	4605      	mov	r5, r0
 80061bc:	4608      	mov	r0, r1
 80061be:	6023      	str	r3, [r4, #0]
 80061c0:	f7fb fb02 	bl	80017c8 <_sbrk>
 80061c4:	1c43      	adds	r3, r0, #1
 80061c6:	d102      	bne.n	80061ce <_sbrk_r+0x1a>
 80061c8:	6823      	ldr	r3, [r4, #0]
 80061ca:	b103      	cbz	r3, 80061ce <_sbrk_r+0x1a>
 80061cc:	602b      	str	r3, [r5, #0]
 80061ce:	bd38      	pop	{r3, r4, r5, pc}
 80061d0:	1ffe8b74 	.word	0x1ffe8b74

080061d4 <SPI_MASTER_0_MOSI>:
 80061d4:	48028300 00000008                       ...H....

080061dc <SPI_MASTER_0_MISO>:
 80061dc:	48028300 00000007                       ...H....

080061e4 <SPI_MASTER_0_SCLKOUT>:
 80061e4:	48028300 00000009                       ...H....

080061ec <SPI_MASTER_0_SCLKOUT_Config>:
 80061ec:	00000088 00000001 00000001 00000000     ................
 80061fc:	00000000                                ....

08006200 <SPI_MASTER_0_SS_0>:
 8006200:	48028500 00000004                       ...H....

08006208 <SPI_MASTER_0_SS_0_Config>:
 8006208:	00000088 00000001 00000001 00000000     ................
 8006218:	00020000                                ....

0800621c <SPI_MASTER_0_Config>:
 800621c:	1ffe8814 080024c1 080061d4 1ffe8800     .....$...a......
 800622c:	080061dc 1ffe8988 00000000 00000000     .a..............
	...
 8006244:	080061e4 080061ec 08006200 00000000     .a...a...b......
	...
 800626c:	08006208 00000000 00000000 00000000     .b..............
	...
 8006298:	00000404 00000000 01000000 00020302     ................

080062a8 <PWM_CLAMP_compare_config>:
 80062a8:	00000000 00000006                       ........

080062b0 <PWM_CLAMP_gpio_out_config>:
 80062b0:	00000098 00010000 00000004              ............

080062bc <PWM_LIFT_compare_config>:
 80062bc:	00000000 00000006                       ........

080062c4 <PWM_LIFT_gpio_out_config>:
 80062c4:	00000098 00010000 00000004              ............

080062d0 <PWM_ROTATE_compare_config>:
 80062d0:	00000000 00000001                       ........

080062d8 <PWM_ROTATE_gpio_out_config>:
 80062d8:	00000098 00010000 00000004              ............

080062e4 <FORWARD_INTERRUPT>:
 80062e4:	50004800 48028000 00000018 00000000     .H.P...H........
 80062f4:	00000000 0000000c 0000011d 02003f02     .............?..
 8006304:	00010401                                ....

08006308 <BACKWARD_INTERRUPT>:
 8006308:	50004800 48028000 00000018 00000000     .H.P...H........
	...
 8006320:	0000000d 00003f01 00010100              .....?......

0800632c <LEFT_INTERRUPT>:
 800632c:	50004800 48028000 00000018 00000000     .H.P...H........
 800633c:	00000000 00000008 0000012d 03003f03     ........-....?..
 800634c:	00010602                                ....

08006350 <RIGHT_INTERRUPT>:
 8006350:	40044000 48028000 00000018 00000000     .@.@...H........
	...
 8006368:	0000002d 03003f07 00010502              -....?......

08006374 <LIFT_INTERRUPT>:
 8006374:	40044000 48028100 00000018 00000000     .@.@...H........
	...
 800638c:	0000003d 00003f08 00010503              =....?......

08006398 <OPEN_INTERRUPT>:
 8006398:	50004800 48028000 00000018 00000000     .H.P...H........
	...
 80063b0:	0000013d 01003f04 00010903              =....?......

080063bc <CLOSE_INTERRUPT>:
 80063bc:	40044000 48028100 00000018 00000000     .@.@...H........
	...
 80063d4:	0000011d 02003f06 00010201              .....?......

080063e0 <ROTATE_INTERRUPT>:
 80063e0:	40044000 48028100 00000018 00000000     .@.@...H........
	...
 80063f8:	0000000d 01003f05 00010f00 454c4449     .....?......IDLE
 8006408:	00000000 09632509 25097525 75250975     .....%c.%u.%u.%u
 8006418:	00000a0d 20726d54 00637653 51726d54     ....Tmr Svc.TmrQ
 8006428:	00000000                                ....

0800642c <TLE94112_ENABLE>:
 800642c:	48028100 00000080 00000001 00000000     ...H............
 800643c:	0000000a                                ....

08006440 <TLE94112_CS>:
 8006440:	48028300 00000080 00000001 00000000     ...H............
 8006450:	0000000a                                ....

08006454 <RED_LED>:
 8006454:	48028500 00000080 00010000 00000007     ...H............
 8006464:	00000005                                ....

08006468 <GREEN_LED>:
 8006468:	48028500 00000080 00010000 00000007     ...H............
 8006478:	00000006 01010230 00010000 00000000     ....0...........
 8006488:	00010000 01010102                       ........

08006490 <TLE94112EL_0>:
 8006490:	08005f75 08005f85 08005f95 57524f46     u_..._..._..FORW
 80064a0:	00445241 4b434142 44524157 00000000     ARD.BACKWARD....
 80064b0:	5446454c 00000000 48474952 00000054     LEFT....RIGHT...
 80064c0:	00000043                                C...
