#include "wirecell_detsim_overlay_uboone.fcl"

process_name: DetsimOverlayDLup
outputs.out1.fileName: "%r_%s_%tc_detsim_overlay_DLup.root"

#include "sys_var_mcc9_DL_up_uboone.fcl"
