/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  reg [30:0] _00_;
  wire [2:0] celloutsig_0_0z;
  wire celloutsig_0_1z;
  wire celloutsig_0_2z;
  wire celloutsig_0_4z;
  wire [6:0] celloutsig_0_5z;
  wire celloutsig_0_6z;
  wire celloutsig_0_7z;
  wire celloutsig_0_8z;
  wire [7:0] celloutsig_1_0z;
  wire celloutsig_1_11z;
  wire [22:0] celloutsig_1_12z;
  wire celloutsig_1_15z;
  wire [8:0] celloutsig_1_18z;
  wire celloutsig_1_19z;
  wire celloutsig_1_1z;
  wire celloutsig_1_2z;
  wire celloutsig_1_3z;
  wire celloutsig_1_4z;
  wire celloutsig_1_5z;
  wire celloutsig_1_6z;
  wire celloutsig_1_7z;
  wire celloutsig_1_8z;
  wire celloutsig_1_9z;
  input [31:0] clkin_data;
  wire [31:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_0_6z = ~celloutsig_0_1z;
  assign celloutsig_1_6z = ~in_data[128];
  assign celloutsig_1_15z = ~celloutsig_1_9z;
  assign celloutsig_1_9z = celloutsig_1_7z | celloutsig_1_3z;
  assign celloutsig_1_2z = ~(in_data[108] ^ celloutsig_1_0z[4]);
  assign celloutsig_1_7z = ~(in_data[131] ^ celloutsig_1_1z);
  always_ff @(negedge celloutsig_1_19z, negedge clkin_data[0])
    if (!clkin_data[0]) _00_ <= 31'h00000000;
    else _00_ <= { in_data[81:54], celloutsig_0_1z, celloutsig_0_2z, celloutsig_0_2z };
  assign celloutsig_1_8z = { in_data[124:120], celloutsig_1_5z } === { celloutsig_1_0z[6:3], celloutsig_1_2z, celloutsig_1_7z };
  assign celloutsig_1_11z = { celloutsig_1_1z, celloutsig_1_8z, celloutsig_1_4z } === { in_data[132], celloutsig_1_4z, celloutsig_1_3z };
  assign celloutsig_1_5z = in_data[133:130] >= { celloutsig_1_0z[6:5], celloutsig_1_1z, celloutsig_1_1z };
  assign celloutsig_1_1z = celloutsig_1_0z[6:2] <= celloutsig_1_0z[5:1];
  assign celloutsig_1_4z = { celloutsig_1_0z[4], celloutsig_1_0z } && { in_data[129], celloutsig_1_0z };
  assign celloutsig_1_0z = in_data[172:165] % { 1'h1, in_data[128:122] };
  assign celloutsig_1_12z = { in_data[144:123], celloutsig_1_2z } % { 1'h1, in_data[137:126], celloutsig_1_0z, celloutsig_1_8z, celloutsig_1_9z };
  assign celloutsig_0_0z = - in_data[62:60];
  assign celloutsig_0_5z = - { in_data[10:7], celloutsig_0_0z };
  assign celloutsig_1_18z = - { celloutsig_1_3z, celloutsig_1_1z, celloutsig_1_3z, celloutsig_1_11z, celloutsig_1_1z, celloutsig_1_7z, celloutsig_1_6z, celloutsig_1_9z, celloutsig_1_15z };
  assign celloutsig_0_7z = { _00_[13:7], celloutsig_0_2z } !== { _00_[14:8], celloutsig_0_1z };
  assign celloutsig_0_4z = | in_data[59:47];
  assign celloutsig_0_2z = | { celloutsig_0_0z[0], celloutsig_0_1z, celloutsig_0_0z, celloutsig_0_0z, celloutsig_0_0z };
  assign celloutsig_1_19z = celloutsig_1_9z & celloutsig_1_12z[19];
  assign celloutsig_0_8z = ~^ { celloutsig_0_5z[2:0], celloutsig_0_2z, celloutsig_0_6z, celloutsig_0_1z, celloutsig_0_6z, celloutsig_0_2z, celloutsig_0_1z, celloutsig_0_4z };
  assign celloutsig_0_1z = ~^ { celloutsig_0_0z, celloutsig_0_0z };
  assign celloutsig_1_3z = ~^ { celloutsig_1_0z[5:0], celloutsig_1_2z };
  assign { out_data[136:128], out_data[96], out_data[32], out_data[0] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_7z, celloutsig_0_8z };
endmodule
