Info: Generated by version: 18.1 build 222
Info: Starting: Create block symbol file (.bsf)
Info: qsys-generate E:\x100_project_test\SFP\a10_sfp_demo_5g\src\BCM54991EL\DPRAM\flash_config_dpram.ip --block-symbol-file --output-directory=E:\x100_project_test\SFP\a10_sfp_demo_5g\src\BCM54991EL\DPRAM\flash_config_dpram --family="Arria 10" --part=10AX027H4F34E3SG
: flash_config_dpram.ram_2port_0: Targeting device family: Arria 10.
: flash_config_dpram.ram_2port_0: Tab Output1 is unavailable while using 'Dual clock: use separate read and write clocks'. Defaulted to Don't care.
: flash_config_dpram.ram_2port_0: Tab Output2 is unavailable while using one read port and one write port.
Info: qsys-generate succeeded.
Info: Finished: Create block symbol file (.bsf)
Info: 
Info: Starting: Create HDL design files for synthesis
Info: qsys-generate E:\x100_project_test\SFP\a10_sfp_demo_5g\src\BCM54991EL\DPRAM\flash_config_dpram.ip --synthesis=VERILOG --output-directory=E:\x100_project_test\SFP\a10_sfp_demo_5g\src\BCM54991EL\DPRAM\flash_config_dpram --family="Arria 10" --part=10AX027H4F34E3SG
: flash_config_dpram.ram_2port_0: Targeting device family: Arria 10.
: flash_config_dpram.ram_2port_0: Tab Output1 is unavailable while using 'Dual clock: use separate read and write clocks'. Defaulted to Don't care.
: flash_config_dpram.ram_2port_0: Tab Output2 is unavailable while using one read port and one write port.
Info: flash_config_dpram: "Transforming system: flash_config_dpram"
Info: flash_config_dpram: "Naming system components in system: flash_config_dpram"
Info: flash_config_dpram: "Processing generation queue"
Info: flash_config_dpram: "Generating: flash_config_dpram"
Info: flash_config_dpram: "Generating: flash_config_dpram_ram_2port_181_me6a5vy"
Info: flash_config_dpram: Done "flash_config_dpram" with 2 modules, 2 files
Info: qsys-generate succeeded.
Info: Finished: Create HDL design files for synthesis
Info: Starting: Generate IP Core Documentation
Info: No documentation filesets were found for components in flash_config_dpram. No files generated.
Info: Finished: Generate IP Core Documentation
