#! /c/Source/iverilog-install/bin/vvp
:ivl_version "12.0 (devel)" "(s20150603-1539-g2693dd32b)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "C:\PROGRA~1\iverilog\lib\ivl\system.vpi";
:vpi_module "C:\PROGRA~1\iverilog\lib\ivl\vhdl_sys.vpi";
:vpi_module "C:\PROGRA~1\iverilog\lib\ivl\vhdl_textio.vpi";
:vpi_module "C:\PROGRA~1\iverilog\lib\ivl\v2005_math.vpi";
:vpi_module "C:\PROGRA~1\iverilog\lib\ivl\va_math.vpi";
S_000001f9fd0d9900 .scope module, "SingleCycle_sim" "SingleCycle_sim" 2 25;
 .timescale 0 0;
v000001f9fd118760_0 .net "PC", 31 0, v000001f9fd112c30_0;  1 drivers
v000001f9fd118800_0 .var "clk", 0 0;
v000001f9fd118e40_0 .net "clkout", 0 0, L_000001f9fd11a230;  1 drivers
v000001f9fd118bc0_0 .net "cycles_consumed", 31 0, v000001f9fd117860_0;  1 drivers
v000001f9fd117ae0_0 .var "rst", 0 0;
S_000001f9fd0d9c20 .scope module, "cpu" "SC_CPU" 2 31, 3 1 0, S_000001f9fd0d9900;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "input_clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /OUTPUT 32 "PC";
    .port_info 3 /OUTPUT 32 "cycles_consumed";
    .port_info 4 /OUTPUT 1 "clk";
P_000001f9fd0f0260 .param/l "RType" 0 4 2, C4<000000>;
P_000001f9fd0f0298 .param/l "add" 0 4 5, C4<100000>;
P_000001f9fd0f02d0 .param/l "addi" 0 4 8, C4<001000>;
P_000001f9fd0f0308 .param/l "addu" 0 4 5, C4<100001>;
P_000001f9fd0f0340 .param/l "and_" 0 4 5, C4<100100>;
P_000001f9fd0f0378 .param/l "andi" 0 4 8, C4<001100>;
P_000001f9fd0f03b0 .param/l "beq" 0 4 10, C4<000100>;
P_000001f9fd0f03e8 .param/l "bne" 0 4 10, C4<000101>;
P_000001f9fd0f0420 .param/l "hlt_inst" 0 4 3, C4<111111>;
P_000001f9fd0f0458 .param/l "j" 0 4 12, C4<000010>;
P_000001f9fd0f0490 .param/l "jal" 0 4 12, C4<000011>;
P_000001f9fd0f04c8 .param/l "jr" 0 4 6, C4<001000>;
P_000001f9fd0f0500 .param/l "lw" 0 4 8, C4<100011>;
P_000001f9fd0f0538 .param/l "nor_" 0 4 5, C4<100111>;
P_000001f9fd0f0570 .param/l "or_" 0 4 5, C4<100101>;
P_000001f9fd0f05a8 .param/l "ori" 0 4 8, C4<001101>;
P_000001f9fd0f05e0 .param/l "sgt" 0 4 6, C4<101011>;
P_000001f9fd0f0618 .param/l "sll" 0 4 6, C4<000000>;
P_000001f9fd0f0650 .param/l "slt" 0 4 5, C4<101010>;
P_000001f9fd0f0688 .param/l "slti" 0 4 8, C4<101010>;
P_000001f9fd0f06c0 .param/l "srl" 0 4 6, C4<000010>;
P_000001f9fd0f06f8 .param/l "sub" 0 4 5, C4<100010>;
P_000001f9fd0f0730 .param/l "subu" 0 4 5, C4<100011>;
P_000001f9fd0f0768 .param/l "sw" 0 4 8, C4<101011>;
P_000001f9fd0f07a0 .param/l "xor_" 0 4 5, C4<100110>;
P_000001f9fd0f07d8 .param/l "xori" 0 4 8, C4<001110>;
L_000001f9fd119e40 .functor NOT 1, v000001f9fd117ae0_0, C4<0>, C4<0>, C4<0>;
L_000001f9fd11a5b0 .functor NOT 1, v000001f9fd117ae0_0, C4<0>, C4<0>, C4<0>;
L_000001f9fd11a4d0 .functor NOT 1, v000001f9fd117ae0_0, C4<0>, C4<0>, C4<0>;
L_000001f9fd11a620 .functor NOT 1, v000001f9fd117ae0_0, C4<0>, C4<0>, C4<0>;
L_000001f9fd11a770 .functor NOT 1, v000001f9fd117ae0_0, C4<0>, C4<0>, C4<0>;
L_000001f9fd119eb0 .functor NOT 1, v000001f9fd117ae0_0, C4<0>, C4<0>, C4<0>;
L_000001f9fd11a930 .functor NOT 1, v000001f9fd117ae0_0, C4<0>, C4<0>, C4<0>;
L_000001f9fd11a070 .functor NOT 1, v000001f9fd117ae0_0, C4<0>, C4<0>, C4<0>;
L_000001f9fd11a230 .functor OR 1, v000001f9fd118800_0, v000001f9fd0e67f0_0, C4<0>, C4<0>;
L_000001f9fd11a150 .functor OR 1, L_000001f9fd19a090, L_000001f9fd19bcb0, C4<0>, C4<0>;
L_000001f9fd11a540 .functor AND 1, L_000001f9fd199f50, L_000001f9fd19a590, C4<1>, C4<1>;
L_000001f9fd11a9a0 .functor NOT 1, v000001f9fd117ae0_0, C4<0>, C4<0>, C4<0>;
L_000001f9fd11a700 .functor OR 1, L_000001f9fd199eb0, L_000001f9fd19aef0, C4<0>, C4<0>;
L_000001f9fd11ac40 .functor OR 1, L_000001f9fd11a700, L_000001f9fd19b3f0, C4<0>, C4<0>;
L_000001f9fd11a7e0 .functor OR 1, L_000001f9fd1ac970, L_000001f9fd1ad550, C4<0>, C4<0>;
L_000001f9fd11a3f0 .functor AND 1, L_000001f9fd19a6d0, L_000001f9fd11a7e0, C4<1>, C4<1>;
L_000001f9fd119f20 .functor OR 1, L_000001f9fd1adcd0, L_000001f9fd1ac330, C4<0>, C4<0>;
L_000001f9fd11a000 .functor AND 1, L_000001f9fd1ac790, L_000001f9fd119f20, C4<1>, C4<1>;
L_000001f9fd11a2a0 .functor NOT 1, L_000001f9fd11a230, C4<0>, C4<0>, C4<0>;
v000001f9fd111a10_0 .net "ALUOp", 3 0, v000001f9fd0e5710_0;  1 drivers
v000001f9fd112d70_0 .net "ALUResult", 31 0, v000001f9fd113310_0;  1 drivers
v000001f9fd114ec0_0 .net "ALUSrc", 0 0, v000001f9fd0e5210_0;  1 drivers
v000001f9fd114e20_0 .net "ALUin2", 31 0, L_000001f9fd1ad5f0;  1 drivers
v000001f9fd113a20_0 .net "MemReadEn", 0 0, v000001f9fd0e5df0_0;  1 drivers
v000001f9fd114d80_0 .net "MemWriteEn", 0 0, v000001f9fd0e52b0_0;  1 drivers
v000001f9fd1144c0_0 .net "MemtoReg", 0 0, v000001f9fd0e64d0_0;  1 drivers
v000001f9fd113520_0 .net "PC", 31 0, v000001f9fd112c30_0;  alias, 1 drivers
v000001f9fd114ba0_0 .net "PCPlus1", 31 0, L_000001f9fd19a8b0;  1 drivers
v000001f9fd114920_0 .net "PCsrc", 0 0, v000001f9fd1133b0_0;  1 drivers
v000001f9fd1153c0_0 .net "RegDst", 0 0, v000001f9fd0e61b0_0;  1 drivers
v000001f9fd114380_0 .net "RegWriteEn", 0 0, v000001f9fd0e6b10_0;  1 drivers
v000001f9fd114a60_0 .net "WriteRegister", 4 0, L_000001f9fd19b350;  1 drivers
v000001f9fd113ac0_0 .net *"_ivl_0", 0 0, L_000001f9fd119e40;  1 drivers
L_000001f9fd151e00 .functor BUFT 1, C4<00000>, C4<0>, C4<0>, C4<0>;
v000001f9fd114b00_0 .net/2u *"_ivl_10", 4 0, L_000001f9fd151e00;  1 drivers
L_000001f9fd1521f0 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v000001f9fd113b60_0 .net *"_ivl_101", 15 0, L_000001f9fd1521f0;  1 drivers
v000001f9fd114060_0 .net *"_ivl_102", 31 0, L_000001f9fd19b0d0;  1 drivers
L_000001f9fd152238 .functor BUFT 1, C4<00000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000001f9fd1147e0_0 .net *"_ivl_105", 25 0, L_000001f9fd152238;  1 drivers
L_000001f9fd152280 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000001f9fd114880_0 .net/2u *"_ivl_106", 31 0, L_000001f9fd152280;  1 drivers
v000001f9fd114100_0 .net *"_ivl_108", 0 0, L_000001f9fd199f50;  1 drivers
L_000001f9fd1522c8 .functor BUFT 1, C4<001000>, C4<0>, C4<0>, C4<0>;
v000001f9fd113c00_0 .net/2u *"_ivl_110", 5 0, L_000001f9fd1522c8;  1 drivers
v000001f9fd113660_0 .net *"_ivl_112", 0 0, L_000001f9fd19a590;  1 drivers
v000001f9fd1151e0_0 .net *"_ivl_115", 0 0, L_000001f9fd11a540;  1 drivers
v000001f9fd1141a0_0 .net *"_ivl_116", 47 0, L_000001f9fd19b850;  1 drivers
L_000001f9fd152310 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v000001f9fd113ca0_0 .net *"_ivl_119", 15 0, L_000001f9fd152310;  1 drivers
L_000001f9fd151e48 .functor BUFT 1, C4<000011>, C4<0>, C4<0>, C4<0>;
v000001f9fd1138e0_0 .net/2u *"_ivl_12", 5 0, L_000001f9fd151e48;  1 drivers
v000001f9fd114420_0 .net *"_ivl_120", 47 0, L_000001f9fd19b990;  1 drivers
L_000001f9fd152358 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v000001f9fd114240_0 .net *"_ivl_123", 15 0, L_000001f9fd152358;  1 drivers
v000001f9fd1135c0_0 .net *"_ivl_125", 0 0, L_000001f9fd19ae50;  1 drivers
v000001f9fd113840_0 .net *"_ivl_126", 31 0, L_000001f9fd19b710;  1 drivers
v000001f9fd1149c0_0 .net *"_ivl_128", 47 0, L_000001f9fd19b210;  1 drivers
v000001f9fd114f60_0 .net *"_ivl_130", 47 0, L_000001f9fd19b2b0;  1 drivers
v000001f9fd113700_0 .net *"_ivl_132", 47 0, L_000001f9fd19aa90;  1 drivers
v000001f9fd114c40_0 .net *"_ivl_134", 47 0, L_000001f9fd19ab30;  1 drivers
v000001f9fd113d40_0 .net *"_ivl_14", 0 0, L_000001f9fd118da0;  1 drivers
v000001f9fd1137a0_0 .net *"_ivl_140", 0 0, L_000001f9fd11a9a0;  1 drivers
L_000001f9fd1523e8 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000001f9fd114560_0 .net/2u *"_ivl_142", 31 0, L_000001f9fd1523e8;  1 drivers
L_000001f9fd1524c0 .functor BUFT 1, C4<001100>, C4<0>, C4<0>, C4<0>;
v000001f9fd113980_0 .net/2u *"_ivl_146", 5 0, L_000001f9fd1524c0;  1 drivers
v000001f9fd113de0_0 .net *"_ivl_148", 0 0, L_000001f9fd199eb0;  1 drivers
L_000001f9fd152508 .functor BUFT 1, C4<001101>, C4<0>, C4<0>, C4<0>;
v000001f9fd114600_0 .net/2u *"_ivl_150", 5 0, L_000001f9fd152508;  1 drivers
v000001f9fd113e80_0 .net *"_ivl_152", 0 0, L_000001f9fd19aef0;  1 drivers
v000001f9fd113f20_0 .net *"_ivl_155", 0 0, L_000001f9fd11a700;  1 drivers
L_000001f9fd152550 .functor BUFT 1, C4<001110>, C4<0>, C4<0>, C4<0>;
v000001f9fd114ce0_0 .net/2u *"_ivl_156", 5 0, L_000001f9fd152550;  1 drivers
v000001f9fd115000_0 .net *"_ivl_158", 0 0, L_000001f9fd19b3f0;  1 drivers
L_000001f9fd151e90 .functor BUFT 1, C4<11111>, C4<0>, C4<0>, C4<0>;
v000001f9fd113fc0_0 .net/2u *"_ivl_16", 4 0, L_000001f9fd151e90;  1 drivers
v000001f9fd1146a0_0 .net *"_ivl_161", 0 0, L_000001f9fd11ac40;  1 drivers
L_000001f9fd152598 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v000001f9fd1142e0_0 .net/2u *"_ivl_162", 15 0, L_000001f9fd152598;  1 drivers
v000001f9fd114740_0 .net *"_ivl_164", 31 0, L_000001f9fd19a130;  1 drivers
v000001f9fd1150a0_0 .net *"_ivl_167", 0 0, L_000001f9fd19b5d0;  1 drivers
v000001f9fd115140_0 .net *"_ivl_168", 15 0, L_000001f9fd19b670;  1 drivers
v000001f9fd115280_0 .net *"_ivl_170", 31 0, L_000001f9fd19a270;  1 drivers
v000001f9fd115320_0 .net *"_ivl_174", 31 0, L_000001f9fd19a450;  1 drivers
L_000001f9fd1525e0 .functor BUFT 1, C4<00000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000001f9fd116110_0 .net *"_ivl_177", 25 0, L_000001f9fd1525e0;  1 drivers
L_000001f9fd152628 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000001f9fd1161b0_0 .net/2u *"_ivl_178", 31 0, L_000001f9fd152628;  1 drivers
v000001f9fd116570_0 .net *"_ivl_180", 0 0, L_000001f9fd19a6d0;  1 drivers
L_000001f9fd152670 .functor BUFT 1, C4<000000>, C4<0>, C4<0>, C4<0>;
v000001f9fd116e30_0 .net/2u *"_ivl_182", 5 0, L_000001f9fd152670;  1 drivers
v000001f9fd1164d0_0 .net *"_ivl_184", 0 0, L_000001f9fd1ac970;  1 drivers
L_000001f9fd1526b8 .functor BUFT 1, C4<000010>, C4<0>, C4<0>, C4<0>;
v000001f9fd116b10_0 .net/2u *"_ivl_186", 5 0, L_000001f9fd1526b8;  1 drivers
v000001f9fd116610_0 .net *"_ivl_188", 0 0, L_000001f9fd1ad550;  1 drivers
v000001f9fd116bb0_0 .net *"_ivl_19", 4 0, L_000001f9fd118ee0;  1 drivers
v000001f9fd1167f0_0 .net *"_ivl_191", 0 0, L_000001f9fd11a7e0;  1 drivers
v000001f9fd116250_0 .net *"_ivl_193", 0 0, L_000001f9fd11a3f0;  1 drivers
L_000001f9fd152700 .functor BUFT 1, C4<000011>, C4<0>, C4<0>, C4<0>;
v000001f9fd1155d0_0 .net/2u *"_ivl_194", 5 0, L_000001f9fd152700;  1 drivers
v000001f9fd116c50_0 .net *"_ivl_196", 0 0, L_000001f9fd1ad730;  1 drivers
L_000001f9fd152748 .functor BUFT 1, C4<00000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v000001f9fd115f30_0 .net/2u *"_ivl_198", 31 0, L_000001f9fd152748;  1 drivers
L_000001f9fd151db8 .functor BUFT 1, C4<000000>, C4<0>, C4<0>, C4<0>;
v000001f9fd116ed0_0 .net/2u *"_ivl_2", 5 0, L_000001f9fd151db8;  1 drivers
v000001f9fd115df0_0 .net *"_ivl_20", 4 0, L_000001f9fd117b80;  1 drivers
v000001f9fd1173d0_0 .net *"_ivl_200", 31 0, L_000001f9fd1acd30;  1 drivers
v000001f9fd117010_0 .net *"_ivl_204", 31 0, L_000001f9fd1ad7d0;  1 drivers
L_000001f9fd152790 .functor BUFT 1, C4<00000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000001f9fd1162f0_0 .net *"_ivl_207", 25 0, L_000001f9fd152790;  1 drivers
L_000001f9fd1527d8 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000001f9fd115a30_0 .net/2u *"_ivl_208", 31 0, L_000001f9fd1527d8;  1 drivers
v000001f9fd115c10_0 .net *"_ivl_210", 0 0, L_000001f9fd1ac790;  1 drivers
L_000001f9fd152820 .functor BUFT 1, C4<000000>, C4<0>, C4<0>, C4<0>;
v000001f9fd116cf0_0 .net/2u *"_ivl_212", 5 0, L_000001f9fd152820;  1 drivers
v000001f9fd115530_0 .net *"_ivl_214", 0 0, L_000001f9fd1adcd0;  1 drivers
L_000001f9fd152868 .functor BUFT 1, C4<000010>, C4<0>, C4<0>, C4<0>;
v000001f9fd1169d0_0 .net/2u *"_ivl_216", 5 0, L_000001f9fd152868;  1 drivers
v000001f9fd1166b0_0 .net *"_ivl_218", 0 0, L_000001f9fd1ac330;  1 drivers
v000001f9fd115850_0 .net *"_ivl_221", 0 0, L_000001f9fd119f20;  1 drivers
v000001f9fd1157b0_0 .net *"_ivl_223", 0 0, L_000001f9fd11a000;  1 drivers
L_000001f9fd1528b0 .functor BUFT 1, C4<000011>, C4<0>, C4<0>, C4<0>;
v000001f9fd1170b0_0 .net/2u *"_ivl_224", 5 0, L_000001f9fd1528b0;  1 drivers
v000001f9fd116d90_0 .net *"_ivl_226", 0 0, L_000001f9fd1ac1f0;  1 drivers
v000001f9fd115710_0 .net *"_ivl_228", 31 0, L_000001f9fd1ac0b0;  1 drivers
v000001f9fd115cb0_0 .net *"_ivl_24", 0 0, L_000001f9fd11a4d0;  1 drivers
L_000001f9fd151ed8 .functor BUFT 1, C4<00000>, C4<0>, C4<0>, C4<0>;
v000001f9fd116390_0 .net/2u *"_ivl_26", 4 0, L_000001f9fd151ed8;  1 drivers
v000001f9fd116f70_0 .net *"_ivl_29", 4 0, L_000001f9fd117cc0;  1 drivers
v000001f9fd115e90_0 .net *"_ivl_32", 0 0, L_000001f9fd11a620;  1 drivers
L_000001f9fd151f20 .functor BUFT 1, C4<00000>, C4<0>, C4<0>, C4<0>;
v000001f9fd115670_0 .net/2u *"_ivl_34", 4 0, L_000001f9fd151f20;  1 drivers
v000001f9fd117150_0 .net *"_ivl_37", 4 0, L_000001f9fd19b7b0;  1 drivers
v000001f9fd116430_0 .net *"_ivl_40", 0 0, L_000001f9fd11a770;  1 drivers
L_000001f9fd151f68 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v000001f9fd1171f0_0 .net/2u *"_ivl_42", 15 0, L_000001f9fd151f68;  1 drivers
v000001f9fd117290_0 .net *"_ivl_45", 15 0, L_000001f9fd19a4f0;  1 drivers
v000001f9fd1158f0_0 .net *"_ivl_48", 0 0, L_000001f9fd119eb0;  1 drivers
v000001f9fd116750_0 .net *"_ivl_5", 5 0, L_000001f9fd118c60;  1 drivers
L_000001f9fd151fb0 .functor BUFT 1, C4<0000000000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000001f9fd117330_0 .net/2u *"_ivl_50", 36 0, L_000001f9fd151fb0;  1 drivers
L_000001f9fd151ff8 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000001f9fd115fd0_0 .net/2u *"_ivl_52", 31 0, L_000001f9fd151ff8;  1 drivers
v000001f9fd116890_0 .net *"_ivl_55", 4 0, L_000001f9fd19a950;  1 drivers
v000001f9fd115b70_0 .net *"_ivl_56", 36 0, L_000001f9fd19a9f0;  1 drivers
v000001f9fd116930_0 .net *"_ivl_58", 36 0, L_000001f9fd19a770;  1 drivers
v000001f9fd115990_0 .net *"_ivl_62", 0 0, L_000001f9fd11a930;  1 drivers
L_000001f9fd152040 .functor BUFT 1, C4<000000>, C4<0>, C4<0>, C4<0>;
v000001f9fd115ad0_0 .net/2u *"_ivl_64", 5 0, L_000001f9fd152040;  1 drivers
v000001f9fd116a70_0 .net *"_ivl_67", 5 0, L_000001f9fd199ff0;  1 drivers
v000001f9fd115d50_0 .net *"_ivl_70", 0 0, L_000001f9fd11a070;  1 drivers
L_000001f9fd152088 .functor BUFT 1, C4<0000000000000000000000000000000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000001f9fd116070_0 .net/2u *"_ivl_72", 57 0, L_000001f9fd152088;  1 drivers
L_000001f9fd1520d0 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000001f9fd118a80_0 .net/2u *"_ivl_74", 31 0, L_000001f9fd1520d0;  1 drivers
v000001f9fd119200_0 .net *"_ivl_77", 25 0, L_000001f9fd19b170;  1 drivers
v000001f9fd118080_0 .net *"_ivl_78", 57 0, L_000001f9fd199e10;  1 drivers
v000001f9fd1189e0_0 .net *"_ivl_8", 0 0, L_000001f9fd11a5b0;  1 drivers
v000001f9fd117540_0 .net *"_ivl_80", 57 0, L_000001f9fd19abd0;  1 drivers
L_000001f9fd152118 .functor BUFT 1, C4<00000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v000001f9fd119020_0 .net/2u *"_ivl_84", 31 0, L_000001f9fd152118;  1 drivers
L_000001f9fd152160 .functor BUFT 1, C4<000011>, C4<0>, C4<0>, C4<0>;
v000001f9fd118300_0 .net/2u *"_ivl_88", 5 0, L_000001f9fd152160;  1 drivers
v000001f9fd118440_0 .net *"_ivl_90", 0 0, L_000001f9fd19a090;  1 drivers
L_000001f9fd1521a8 .functor BUFT 1, C4<000010>, C4<0>, C4<0>, C4<0>;
v000001f9fd117fe0_0 .net/2u *"_ivl_92", 5 0, L_000001f9fd1521a8;  1 drivers
v000001f9fd118580_0 .net *"_ivl_94", 0 0, L_000001f9fd19bcb0;  1 drivers
v000001f9fd118120_0 .net *"_ivl_97", 0 0, L_000001f9fd11a150;  1 drivers
v000001f9fd117900_0 .net *"_ivl_98", 47 0, L_000001f9fd19b490;  1 drivers
v000001f9fd1186c0_0 .net "adderResult", 31 0, L_000001f9fd19ba30;  1 drivers
v000001f9fd1175e0_0 .net "address", 31 0, L_000001f9fd19a1d0;  1 drivers
v000001f9fd117ea0_0 .net "clk", 0 0, L_000001f9fd11a230;  alias, 1 drivers
v000001f9fd117860_0 .var "cycles_consumed", 31 0;
v000001f9fd119340_0 .net "extImm", 31 0, L_000001f9fd19bad0;  1 drivers
v000001f9fd1188a0_0 .net "funct", 5 0, L_000001f9fd19a3b0;  1 drivers
v000001f9fd117e00_0 .net "hlt", 0 0, v000001f9fd0e67f0_0;  1 drivers
v000001f9fd1190c0_0 .net "imm", 15 0, L_000001f9fd19bb70;  1 drivers
v000001f9fd1181c0_0 .net "immediate", 31 0, L_000001f9fd1ad4b0;  1 drivers
v000001f9fd118b20_0 .net "input_clk", 0 0, v000001f9fd118800_0;  1 drivers
v000001f9fd118940_0 .net "instruction", 31 0, L_000001f9fd19a630;  1 drivers
v000001f9fd1193e0_0 .net "memoryReadData", 31 0, v000001f9fd111790_0;  1 drivers
v000001f9fd1183a0_0 .net "nextPC", 31 0, L_000001f9fd19b030;  1 drivers
v000001f9fd118260_0 .net "opcode", 5 0, L_000001f9fd118d00;  1 drivers
v000001f9fd1192a0_0 .net "rd", 4 0, L_000001f9fd117c20;  1 drivers
v000001f9fd117680_0 .net "readData1", 31 0, L_000001f9fd11a690;  1 drivers
v000001f9fd1184e0_0 .net "readData1_w", 31 0, L_000001f9fd1abed0;  1 drivers
v000001f9fd117720_0 .net "readData2", 31 0, L_000001f9fd11a1c0;  1 drivers
v000001f9fd118f80_0 .net "rs", 4 0, L_000001f9fd117d60;  1 drivers
v000001f9fd117f40_0 .net "rst", 0 0, v000001f9fd117ae0_0;  1 drivers
v000001f9fd119160_0 .net "rt", 4 0, L_000001f9fd19b8f0;  1 drivers
v000001f9fd1177c0_0 .net "shamt", 31 0, L_000001f9fd19ad10;  1 drivers
v000001f9fd1179a0_0 .net "wire_instruction", 31 0, L_000001f9fd11abd0;  1 drivers
v000001f9fd117a40_0 .net "writeData", 31 0, L_000001f9fd1acab0;  1 drivers
v000001f9fd118620_0 .net "zero", 0 0, L_000001f9fd1aca10;  1 drivers
L_000001f9fd118c60 .part L_000001f9fd19a630, 26, 6;
L_000001f9fd118d00 .functor MUXZ 6, L_000001f9fd118c60, L_000001f9fd151db8, L_000001f9fd119e40, C4<>;
L_000001f9fd118da0 .cmp/eq 6, L_000001f9fd118d00, L_000001f9fd151e48;
L_000001f9fd118ee0 .part L_000001f9fd19a630, 11, 5;
L_000001f9fd117b80 .functor MUXZ 5, L_000001f9fd118ee0, L_000001f9fd151e90, L_000001f9fd118da0, C4<>;
L_000001f9fd117c20 .functor MUXZ 5, L_000001f9fd117b80, L_000001f9fd151e00, L_000001f9fd11a5b0, C4<>;
L_000001f9fd117cc0 .part L_000001f9fd19a630, 21, 5;
L_000001f9fd117d60 .functor MUXZ 5, L_000001f9fd117cc0, L_000001f9fd151ed8, L_000001f9fd11a4d0, C4<>;
L_000001f9fd19b7b0 .part L_000001f9fd19a630, 16, 5;
L_000001f9fd19b8f0 .functor MUXZ 5, L_000001f9fd19b7b0, L_000001f9fd151f20, L_000001f9fd11a620, C4<>;
L_000001f9fd19a4f0 .part L_000001f9fd19a630, 0, 16;
L_000001f9fd19bb70 .functor MUXZ 16, L_000001f9fd19a4f0, L_000001f9fd151f68, L_000001f9fd11a770, C4<>;
L_000001f9fd19a950 .part L_000001f9fd19a630, 6, 5;
L_000001f9fd19a9f0 .concat [ 5 32 0 0], L_000001f9fd19a950, L_000001f9fd151ff8;
L_000001f9fd19a770 .functor MUXZ 37, L_000001f9fd19a9f0, L_000001f9fd151fb0, L_000001f9fd119eb0, C4<>;
L_000001f9fd19ad10 .part L_000001f9fd19a770, 0, 32;
L_000001f9fd199ff0 .part L_000001f9fd19a630, 0, 6;
L_000001f9fd19a3b0 .functor MUXZ 6, L_000001f9fd199ff0, L_000001f9fd152040, L_000001f9fd11a930, C4<>;
L_000001f9fd19b170 .part L_000001f9fd19a630, 0, 26;
L_000001f9fd199e10 .concat [ 26 32 0 0], L_000001f9fd19b170, L_000001f9fd1520d0;
L_000001f9fd19abd0 .functor MUXZ 58, L_000001f9fd199e10, L_000001f9fd152088, L_000001f9fd11a070, C4<>;
L_000001f9fd19a1d0 .part L_000001f9fd19abd0, 0, 32;
L_000001f9fd19a8b0 .arith/sum 32, v000001f9fd112c30_0, L_000001f9fd152118;
L_000001f9fd19a090 .cmp/eq 6, L_000001f9fd118d00, L_000001f9fd152160;
L_000001f9fd19bcb0 .cmp/eq 6, L_000001f9fd118d00, L_000001f9fd1521a8;
L_000001f9fd19b490 .concat [ 32 16 0 0], L_000001f9fd19a1d0, L_000001f9fd1521f0;
L_000001f9fd19b0d0 .concat [ 6 26 0 0], L_000001f9fd118d00, L_000001f9fd152238;
L_000001f9fd199f50 .cmp/eq 32, L_000001f9fd19b0d0, L_000001f9fd152280;
L_000001f9fd19a590 .cmp/eq 6, L_000001f9fd19a3b0, L_000001f9fd1522c8;
L_000001f9fd19b850 .concat [ 32 16 0 0], L_000001f9fd11a690, L_000001f9fd152310;
L_000001f9fd19b990 .concat [ 32 16 0 0], v000001f9fd112c30_0, L_000001f9fd152358;
L_000001f9fd19ae50 .part L_000001f9fd19bb70, 15, 1;
LS_000001f9fd19b710_0_0 .concat [ 1 1 1 1], L_000001f9fd19ae50, L_000001f9fd19ae50, L_000001f9fd19ae50, L_000001f9fd19ae50;
LS_000001f9fd19b710_0_4 .concat [ 1 1 1 1], L_000001f9fd19ae50, L_000001f9fd19ae50, L_000001f9fd19ae50, L_000001f9fd19ae50;
LS_000001f9fd19b710_0_8 .concat [ 1 1 1 1], L_000001f9fd19ae50, L_000001f9fd19ae50, L_000001f9fd19ae50, L_000001f9fd19ae50;
LS_000001f9fd19b710_0_12 .concat [ 1 1 1 1], L_000001f9fd19ae50, L_000001f9fd19ae50, L_000001f9fd19ae50, L_000001f9fd19ae50;
LS_000001f9fd19b710_0_16 .concat [ 1 1 1 1], L_000001f9fd19ae50, L_000001f9fd19ae50, L_000001f9fd19ae50, L_000001f9fd19ae50;
LS_000001f9fd19b710_0_20 .concat [ 1 1 1 1], L_000001f9fd19ae50, L_000001f9fd19ae50, L_000001f9fd19ae50, L_000001f9fd19ae50;
LS_000001f9fd19b710_0_24 .concat [ 1 1 1 1], L_000001f9fd19ae50, L_000001f9fd19ae50, L_000001f9fd19ae50, L_000001f9fd19ae50;
LS_000001f9fd19b710_0_28 .concat [ 1 1 1 1], L_000001f9fd19ae50, L_000001f9fd19ae50, L_000001f9fd19ae50, L_000001f9fd19ae50;
LS_000001f9fd19b710_1_0 .concat [ 4 4 4 4], LS_000001f9fd19b710_0_0, LS_000001f9fd19b710_0_4, LS_000001f9fd19b710_0_8, LS_000001f9fd19b710_0_12;
LS_000001f9fd19b710_1_4 .concat [ 4 4 4 4], LS_000001f9fd19b710_0_16, LS_000001f9fd19b710_0_20, LS_000001f9fd19b710_0_24, LS_000001f9fd19b710_0_28;
L_000001f9fd19b710 .concat [ 16 16 0 0], LS_000001f9fd19b710_1_0, LS_000001f9fd19b710_1_4;
L_000001f9fd19b210 .concat [ 16 32 0 0], L_000001f9fd19bb70, L_000001f9fd19b710;
L_000001f9fd19b2b0 .arith/sum 48, L_000001f9fd19b990, L_000001f9fd19b210;
L_000001f9fd19aa90 .functor MUXZ 48, L_000001f9fd19b2b0, L_000001f9fd19b850, L_000001f9fd11a540, C4<>;
L_000001f9fd19ab30 .functor MUXZ 48, L_000001f9fd19aa90, L_000001f9fd19b490, L_000001f9fd11a150, C4<>;
L_000001f9fd19ba30 .part L_000001f9fd19ab30, 0, 32;
L_000001f9fd19b030 .functor MUXZ 32, L_000001f9fd19a8b0, L_000001f9fd19ba30, v000001f9fd1133b0_0, C4<>;
L_000001f9fd19a630 .functor MUXZ 32, L_000001f9fd11abd0, L_000001f9fd1523e8, L_000001f9fd11a9a0, C4<>;
L_000001f9fd199eb0 .cmp/eq 6, L_000001f9fd118d00, L_000001f9fd1524c0;
L_000001f9fd19aef0 .cmp/eq 6, L_000001f9fd118d00, L_000001f9fd152508;
L_000001f9fd19b3f0 .cmp/eq 6, L_000001f9fd118d00, L_000001f9fd152550;
L_000001f9fd19a130 .concat [ 16 16 0 0], L_000001f9fd19bb70, L_000001f9fd152598;
L_000001f9fd19b5d0 .part L_000001f9fd19bb70, 15, 1;
LS_000001f9fd19b670_0_0 .concat [ 1 1 1 1], L_000001f9fd19b5d0, L_000001f9fd19b5d0, L_000001f9fd19b5d0, L_000001f9fd19b5d0;
LS_000001f9fd19b670_0_4 .concat [ 1 1 1 1], L_000001f9fd19b5d0, L_000001f9fd19b5d0, L_000001f9fd19b5d0, L_000001f9fd19b5d0;
LS_000001f9fd19b670_0_8 .concat [ 1 1 1 1], L_000001f9fd19b5d0, L_000001f9fd19b5d0, L_000001f9fd19b5d0, L_000001f9fd19b5d0;
LS_000001f9fd19b670_0_12 .concat [ 1 1 1 1], L_000001f9fd19b5d0, L_000001f9fd19b5d0, L_000001f9fd19b5d0, L_000001f9fd19b5d0;
L_000001f9fd19b670 .concat [ 4 4 4 4], LS_000001f9fd19b670_0_0, LS_000001f9fd19b670_0_4, LS_000001f9fd19b670_0_8, LS_000001f9fd19b670_0_12;
L_000001f9fd19a270 .concat [ 16 16 0 0], L_000001f9fd19bb70, L_000001f9fd19b670;
L_000001f9fd19bad0 .functor MUXZ 32, L_000001f9fd19a270, L_000001f9fd19a130, L_000001f9fd11ac40, C4<>;
L_000001f9fd19a450 .concat [ 6 26 0 0], L_000001f9fd118d00, L_000001f9fd1525e0;
L_000001f9fd19a6d0 .cmp/eq 32, L_000001f9fd19a450, L_000001f9fd152628;
L_000001f9fd1ac970 .cmp/eq 6, L_000001f9fd19a3b0, L_000001f9fd152670;
L_000001f9fd1ad550 .cmp/eq 6, L_000001f9fd19a3b0, L_000001f9fd1526b8;
L_000001f9fd1ad730 .cmp/eq 6, L_000001f9fd118d00, L_000001f9fd152700;
L_000001f9fd1acd30 .functor MUXZ 32, L_000001f9fd19bad0, L_000001f9fd152748, L_000001f9fd1ad730, C4<>;
L_000001f9fd1ad4b0 .functor MUXZ 32, L_000001f9fd1acd30, L_000001f9fd19ad10, L_000001f9fd11a3f0, C4<>;
L_000001f9fd1ad7d0 .concat [ 6 26 0 0], L_000001f9fd118d00, L_000001f9fd152790;
L_000001f9fd1ac790 .cmp/eq 32, L_000001f9fd1ad7d0, L_000001f9fd1527d8;
L_000001f9fd1adcd0 .cmp/eq 6, L_000001f9fd19a3b0, L_000001f9fd152820;
L_000001f9fd1ac330 .cmp/eq 6, L_000001f9fd19a3b0, L_000001f9fd152868;
L_000001f9fd1ac1f0 .cmp/eq 6, L_000001f9fd118d00, L_000001f9fd1528b0;
L_000001f9fd1ac0b0 .functor MUXZ 32, L_000001f9fd11a690, v000001f9fd112c30_0, L_000001f9fd1ac1f0, C4<>;
L_000001f9fd1abed0 .functor MUXZ 32, L_000001f9fd1ac0b0, L_000001f9fd11a1c0, L_000001f9fd11a000, C4<>;
S_000001f9fd0d9db0 .scope module, "ALUMux" "mux2x1" 3 76, 5 1 0, S_000001f9fd0d9c20;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "in1";
    .port_info 1 /INPUT 32 "in2";
    .port_info 2 /INPUT 1 "s";
    .port_info 3 /OUTPUT 32 "out";
P_000001f9fd0d7740 .param/l "size" 0 5 1, +C4<00000000000000000000000000100000>;
L_000001f9fd119f90 .functor NOT 1, v000001f9fd0e5210_0, C4<0>, C4<0>, C4<0>;
v000001f9fd0e5530_0 .net *"_ivl_0", 0 0, L_000001f9fd119f90;  1 drivers
v000001f9fd0e5990_0 .net "in1", 31 0, L_000001f9fd11a1c0;  alias, 1 drivers
v000001f9fd0e5170_0 .net "in2", 31 0, L_000001f9fd1ad4b0;  alias, 1 drivers
v000001f9fd0e66b0_0 .net "out", 31 0, L_000001f9fd1ad5f0;  alias, 1 drivers
v000001f9fd0e6c50_0 .net "s", 0 0, v000001f9fd0e5210_0;  alias, 1 drivers
L_000001f9fd1ad5f0 .functor MUXZ 32, L_000001f9fd1ad4b0, L_000001f9fd11a1c0, L_000001f9fd119f90, C4<>;
S_000001f9fd0834a0 .scope module, "CU" "controlUnit" 3 61, 6 1 0, S_000001f9fd0d9c20;
 .timescale 0 0;
    .port_info 0 /INPUT 6 "opcode";
    .port_info 1 /INPUT 6 "funct";
    .port_info 2 /INPUT 1 "rst";
    .port_info 3 /OUTPUT 1 "RegDst";
    .port_info 4 /OUTPUT 1 "MemReadEn";
    .port_info 5 /OUTPUT 1 "MemtoReg";
    .port_info 6 /OUTPUT 4 "ALUOp";
    .port_info 7 /OUTPUT 1 "MemWriteEn";
    .port_info 8 /OUTPUT 1 "RegWriteEn";
    .port_info 9 /OUTPUT 1 "ALUSrc";
    .port_info 10 /OUTPUT 1 "hlt";
P_000001f9fd150090 .param/l "RType" 0 4 2, C4<000000>;
P_000001f9fd1500c8 .param/l "add" 0 4 5, C4<100000>;
P_000001f9fd150100 .param/l "addi" 0 4 8, C4<001000>;
P_000001f9fd150138 .param/l "addu" 0 4 5, C4<100001>;
P_000001f9fd150170 .param/l "and_" 0 4 5, C4<100100>;
P_000001f9fd1501a8 .param/l "andi" 0 4 8, C4<001100>;
P_000001f9fd1501e0 .param/l "beq" 0 4 10, C4<000100>;
P_000001f9fd150218 .param/l "bne" 0 4 10, C4<000101>;
P_000001f9fd150250 .param/l "hlt_inst" 0 4 3, C4<111111>;
P_000001f9fd150288 .param/l "j" 0 4 12, C4<000010>;
P_000001f9fd1502c0 .param/l "jal" 0 4 12, C4<000011>;
P_000001f9fd1502f8 .param/l "jr" 0 4 6, C4<001000>;
P_000001f9fd150330 .param/l "lw" 0 4 8, C4<100011>;
P_000001f9fd150368 .param/l "nor_" 0 4 5, C4<100111>;
P_000001f9fd1503a0 .param/l "or_" 0 4 5, C4<100101>;
P_000001f9fd1503d8 .param/l "ori" 0 4 8, C4<001101>;
P_000001f9fd150410 .param/l "sgt" 0 4 6, C4<101011>;
P_000001f9fd150448 .param/l "sll" 0 4 6, C4<000000>;
P_000001f9fd150480 .param/l "slt" 0 4 5, C4<101010>;
P_000001f9fd1504b8 .param/l "slti" 0 4 8, C4<101010>;
P_000001f9fd1504f0 .param/l "srl" 0 4 6, C4<000010>;
P_000001f9fd150528 .param/l "sub" 0 4 5, C4<100010>;
P_000001f9fd150560 .param/l "subu" 0 4 5, C4<100011>;
P_000001f9fd150598 .param/l "sw" 0 4 8, C4<101011>;
P_000001f9fd1505d0 .param/l "xor_" 0 4 5, C4<100110>;
P_000001f9fd150608 .param/l "xori" 0 4 8, C4<001110>;
v000001f9fd0e5710_0 .var "ALUOp", 3 0;
v000001f9fd0e5210_0 .var "ALUSrc", 0 0;
v000001f9fd0e5df0_0 .var "MemReadEn", 0 0;
v000001f9fd0e52b0_0 .var "MemWriteEn", 0 0;
v000001f9fd0e64d0_0 .var "MemtoReg", 0 0;
v000001f9fd0e61b0_0 .var "RegDst", 0 0;
v000001f9fd0e6b10_0 .var "RegWriteEn", 0 0;
v000001f9fd0e4e50_0 .net "funct", 5 0, L_000001f9fd19a3b0;  alias, 1 drivers
v000001f9fd0e67f0_0 .var "hlt", 0 0;
v000001f9fd0e5490_0 .net "opcode", 5 0, L_000001f9fd118d00;  alias, 1 drivers
v000001f9fd0e6930_0 .net "rst", 0 0, v000001f9fd117ae0_0;  alias, 1 drivers
E_000001f9fd0d7880 .event anyedge, v000001f9fd0e6930_0, v000001f9fd0e5490_0, v000001f9fd0e4e50_0;
S_000001f9fd083630 .scope module, "InstMem" "IM" 3 57, 7 1 0, S_000001f9fd0d9c20;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "addr";
    .port_info 1 /OUTPUT 32 "Data_Out";
P_000001f9fd0d7ac0 .param/l "bit_width" 0 7 3, +C4<00000000000000000000000000100000>;
L_000001f9fd11abd0 .functor BUFZ 32, L_000001f9fd19adb0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v000001f9fd0e5c10_0 .net "Data_Out", 31 0, L_000001f9fd11abd0;  alias, 1 drivers
v000001f9fd0e5b70 .array "InstMem", 0 1023, 31 0;
v000001f9fd0e62f0_0 .net *"_ivl_0", 31 0, L_000001f9fd19adb0;  1 drivers
v000001f9fd0e5cb0_0 .net *"_ivl_3", 9 0, L_000001f9fd19a810;  1 drivers
v000001f9fd0e6bb0_0 .net *"_ivl_4", 11 0, L_000001f9fd19bc10;  1 drivers
L_000001f9fd1523a0 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v000001f9fd0e6cf0_0 .net *"_ivl_7", 1 0, L_000001f9fd1523a0;  1 drivers
v000001f9fd0e5d50_0 .net "addr", 31 0, v000001f9fd112c30_0;  alias, 1 drivers
v000001f9fd0e4ef0_0 .var/i "i", 31 0;
L_000001f9fd19adb0 .array/port v000001f9fd0e5b70, L_000001f9fd19bc10;
L_000001f9fd19a810 .part v000001f9fd112c30_0, 0, 10;
L_000001f9fd19bc10 .concat [ 10 2 0 0], L_000001f9fd19a810, L_000001f9fd1523a0;
S_000001f9fd0169c0 .scope module, "RF" "registerFile" 3 67, 8 1 0, S_000001f9fd0d9c20;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "we";
    .port_info 3 /INPUT 5 "readRegister1";
    .port_info 4 /INPUT 5 "readRegister2";
    .port_info 5 /INPUT 5 "writeRegister";
    .port_info 6 /INPUT 32 "writeData";
    .port_info 7 /OUTPUT 32 "readData1";
    .port_info 8 /OUTPUT 32 "readData2";
L_000001f9fd11a690 .functor BUFZ 32, L_000001f9fd19b530, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_000001f9fd11a1c0 .functor BUFZ 32, L_000001f9fd19a310, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v000001f9fd0e57b0_0 .net *"_ivl_0", 31 0, L_000001f9fd19b530;  1 drivers
v000001f9fd0c3a90_0 .net *"_ivl_10", 6 0, L_000001f9fd19af90;  1 drivers
L_000001f9fd152478 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v000001f9fd0c3b30_0 .net *"_ivl_13", 1 0, L_000001f9fd152478;  1 drivers
v000001f9fd111bf0_0 .net *"_ivl_2", 6 0, L_000001f9fd19ac70;  1 drivers
L_000001f9fd152430 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v000001f9fd111b50_0 .net *"_ivl_5", 1 0, L_000001f9fd152430;  1 drivers
v000001f9fd112550_0 .net *"_ivl_8", 31 0, L_000001f9fd19a310;  1 drivers
v000001f9fd112730_0 .net "clk", 0 0, L_000001f9fd11a230;  alias, 1 drivers
v000001f9fd112690_0 .var/i "i", 31 0;
v000001f9fd1115b0_0 .net "readData1", 31 0, L_000001f9fd11a690;  alias, 1 drivers
v000001f9fd111830_0 .net "readData2", 31 0, L_000001f9fd11a1c0;  alias, 1 drivers
v000001f9fd112ff0_0 .net "readRegister1", 4 0, L_000001f9fd117d60;  alias, 1 drivers
v000001f9fd112410_0 .net "readRegister2", 4 0, L_000001f9fd19b8f0;  alias, 1 drivers
v000001f9fd1129b0 .array "registers", 31 0, 31 0;
v000001f9fd111c90_0 .net "rst", 0 0, v000001f9fd117ae0_0;  alias, 1 drivers
v000001f9fd1127d0_0 .net "we", 0 0, v000001f9fd0e6b10_0;  alias, 1 drivers
v000001f9fd111d30_0 .net "writeData", 31 0, L_000001f9fd1acab0;  alias, 1 drivers
v000001f9fd113270_0 .net "writeRegister", 4 0, L_000001f9fd19b350;  alias, 1 drivers
E_000001f9fd0d7f40/0 .event negedge, v000001f9fd0e6930_0;
E_000001f9fd0d7f40/1 .event posedge, v000001f9fd112730_0;
E_000001f9fd0d7f40 .event/or E_000001f9fd0d7f40/0, E_000001f9fd0d7f40/1;
L_000001f9fd19b530 .array/port v000001f9fd1129b0, L_000001f9fd19ac70;
L_000001f9fd19ac70 .concat [ 5 2 0 0], L_000001f9fd117d60, L_000001f9fd152430;
L_000001f9fd19a310 .array/port v000001f9fd1129b0, L_000001f9fd19af90;
L_000001f9fd19af90 .concat [ 5 2 0 0], L_000001f9fd19b8f0, L_000001f9fd152478;
S_000001f9fd016b50 .scope begin, "Write_on_register_file_block" "Write_on_register_file_block" 8 20, 8 20 0, S_000001f9fd0169c0;
 .timescale 0 0;
v000001f9fd0e55d0_0 .var/i "i", 31 0;
S_000001f9fd081b50 .scope module, "RFMux" "mux2x1" 3 65, 5 1 0, S_000001f9fd0d9c20;
 .timescale 0 0;
    .port_info 0 /INPUT 5 "in1";
    .port_info 1 /INPUT 5 "in2";
    .port_info 2 /INPUT 1 "s";
    .port_info 3 /OUTPUT 5 "out";
P_000001f9fd0d8200 .param/l "size" 0 5 1, +C4<00000000000000000000000000000101>;
L_000001f9fd11ab60 .functor NOT 1, v000001f9fd0e61b0_0, C4<0>, C4<0>, C4<0>;
v000001f9fd111f10_0 .net *"_ivl_0", 0 0, L_000001f9fd11ab60;  1 drivers
v000001f9fd1116f0_0 .net "in1", 4 0, L_000001f9fd19b8f0;  alias, 1 drivers
v000001f9fd113090_0 .net "in2", 4 0, L_000001f9fd117c20;  alias, 1 drivers
v000001f9fd111ab0_0 .net "out", 4 0, L_000001f9fd19b350;  alias, 1 drivers
v000001f9fd111dd0_0 .net "s", 0 0, v000001f9fd0e61b0_0;  alias, 1 drivers
L_000001f9fd19b350 .functor MUXZ 5, L_000001f9fd117c20, L_000001f9fd19b8f0, L_000001f9fd11ab60, C4<>;
S_000001f9fd081ce0 .scope module, "WBMux" "mux2x1" 3 87, 5 1 0, S_000001f9fd0d9c20;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "in1";
    .port_info 1 /INPUT 32 "in2";
    .port_info 2 /INPUT 1 "s";
    .port_info 3 /OUTPUT 32 "out";
P_000001f9fd0d9140 .param/l "size" 0 5 1, +C4<00000000000000000000000000100000>;
L_000001f9fd11a850 .functor NOT 1, v000001f9fd0e64d0_0, C4<0>, C4<0>, C4<0>;
v000001f9fd113130_0 .net *"_ivl_0", 0 0, L_000001f9fd11a850;  1 drivers
v000001f9fd112870_0 .net "in1", 31 0, v000001f9fd113310_0;  alias, 1 drivers
v000001f9fd111510_0 .net "in2", 31 0, v000001f9fd111790_0;  alias, 1 drivers
v000001f9fd111e70_0 .net "out", 31 0, L_000001f9fd1acab0;  alias, 1 drivers
v000001f9fd1131d0_0 .net "s", 0 0, v000001f9fd0e64d0_0;  alias, 1 drivers
L_000001f9fd1acab0 .functor MUXZ 32, v000001f9fd111790_0, v000001f9fd113310_0, L_000001f9fd11a850, C4<>;
S_000001f9fd06a8d0 .scope module, "alu" "ALU" 3 81, 9 1 0, S_000001f9fd0d9c20;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "operand1";
    .port_info 1 /INPUT 32 "operand2";
    .port_info 2 /INPUT 4 "opSel";
    .port_info 3 /OUTPUT 32 "result";
    .port_info 4 /OUTPUT 1 "zero";
P_000001f9fd06aa60 .param/l "ADD" 0 9 12, C4<0000>;
P_000001f9fd06aa98 .param/l "AND" 0 9 12, C4<0010>;
P_000001f9fd06aad0 .param/l "NOR" 0 9 12, C4<0101>;
P_000001f9fd06ab08 .param/l "OR" 0 9 12, C4<0011>;
P_000001f9fd06ab40 .param/l "SGT" 0 9 12, C4<0111>;
P_000001f9fd06ab78 .param/l "SLL" 0 9 12, C4<1000>;
P_000001f9fd06abb0 .param/l "SLT" 0 9 12, C4<0110>;
P_000001f9fd06abe8 .param/l "SRL" 0 9 12, C4<1001>;
P_000001f9fd06ac20 .param/l "SUB" 0 9 12, C4<0001>;
P_000001f9fd06ac58 .param/l "XOR" 0 9 12, C4<0100>;
P_000001f9fd06ac90 .param/l "data_width" 0 9 3, +C4<00000000000000000000000000100000>;
P_000001f9fd06acc8 .param/l "sel_width" 0 9 4, +C4<00000000000000000000000000000100>;
L_000001f9fd1528f8 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000001f9fd1122d0_0 .net/2u *"_ivl_0", 31 0, L_000001f9fd1528f8;  1 drivers
v000001f9fd112230_0 .net "opSel", 3 0, v000001f9fd0e5710_0;  alias, 1 drivers
v000001f9fd112a50_0 .net "operand1", 31 0, L_000001f9fd1abed0;  alias, 1 drivers
v000001f9fd111fb0_0 .net "operand2", 31 0, L_000001f9fd1ad5f0;  alias, 1 drivers
v000001f9fd113310_0 .var "result", 31 0;
v000001f9fd112370_0 .net "zero", 0 0, L_000001f9fd1aca10;  alias, 1 drivers
E_000001f9fd0d89c0 .event anyedge, v000001f9fd0e5710_0, v000001f9fd112a50_0, v000001f9fd0e66b0_0;
L_000001f9fd1aca10 .cmp/eq 32, v000001f9fd113310_0, L_000001f9fd1528f8;
S_000001f9fd0af1a0 .scope module, "branchcontroller" "BranchController" 3 43, 10 1 0, S_000001f9fd0d9c20;
 .timescale 0 0;
    .port_info 0 /INPUT 6 "opcode";
    .port_info 1 /INPUT 6 "funct";
    .port_info 2 /INPUT 32 "operand1";
    .port_info 3 /INPUT 32 "operand2";
    .port_info 4 /INPUT 1 "rst";
    .port_info 5 /OUTPUT 1 "PCsrc";
P_000001f9fd151660 .param/l "RType" 0 4 2, C4<000000>;
P_000001f9fd151698 .param/l "add" 0 4 5, C4<100000>;
P_000001f9fd1516d0 .param/l "addi" 0 4 8, C4<001000>;
P_000001f9fd151708 .param/l "addu" 0 4 5, C4<100001>;
P_000001f9fd151740 .param/l "and_" 0 4 5, C4<100100>;
P_000001f9fd151778 .param/l "andi" 0 4 8, C4<001100>;
P_000001f9fd1517b0 .param/l "beq" 0 4 10, C4<000100>;
P_000001f9fd1517e8 .param/l "bne" 0 4 10, C4<000101>;
P_000001f9fd151820 .param/l "hlt_inst" 0 4 3, C4<111111>;
P_000001f9fd151858 .param/l "j" 0 4 12, C4<000010>;
P_000001f9fd151890 .param/l "jal" 0 4 12, C4<000011>;
P_000001f9fd1518c8 .param/l "jr" 0 4 6, C4<001000>;
P_000001f9fd151900 .param/l "lw" 0 4 8, C4<100011>;
P_000001f9fd151938 .param/l "nor_" 0 4 5, C4<100111>;
P_000001f9fd151970 .param/l "or_" 0 4 5, C4<100101>;
P_000001f9fd1519a8 .param/l "ori" 0 4 8, C4<001101>;
P_000001f9fd1519e0 .param/l "sgt" 0 4 6, C4<101011>;
P_000001f9fd151a18 .param/l "sll" 0 4 6, C4<000000>;
P_000001f9fd151a50 .param/l "slt" 0 4 5, C4<101010>;
P_000001f9fd151a88 .param/l "slti" 0 4 8, C4<101010>;
P_000001f9fd151ac0 .param/l "srl" 0 4 6, C4<000010>;
P_000001f9fd151af8 .param/l "sub" 0 4 5, C4<100010>;
P_000001f9fd151b30 .param/l "subu" 0 4 5, C4<100011>;
P_000001f9fd151b68 .param/l "sw" 0 4 8, C4<101011>;
P_000001f9fd151ba0 .param/l "xor_" 0 4 5, C4<100110>;
P_000001f9fd151bd8 .param/l "xori" 0 4 8, C4<001110>;
v000001f9fd1133b0_0 .var "PCsrc", 0 0;
v000001f9fd112e10_0 .net "funct", 5 0, L_000001f9fd19a3b0;  alias, 1 drivers
v000001f9fd1124b0_0 .net "opcode", 5 0, L_000001f9fd118d00;  alias, 1 drivers
v000001f9fd111650_0 .net "operand1", 31 0, L_000001f9fd11a690;  alias, 1 drivers
v000001f9fd1125f0_0 .net "operand2", 31 0, L_000001f9fd1ad5f0;  alias, 1 drivers
v000001f9fd112f50_0 .net "rst", 0 0, v000001f9fd117ae0_0;  alias, 1 drivers
E_000001f9fd0d8680/0 .event anyedge, v000001f9fd0e6930_0, v000001f9fd0e5490_0, v000001f9fd1115b0_0, v000001f9fd0e66b0_0;
E_000001f9fd0d8680/1 .event anyedge, v000001f9fd0e4e50_0;
E_000001f9fd0d8680 .event/or E_000001f9fd0d8680/0, E_000001f9fd0d8680/1;
S_000001f9fd0af330 .scope module, "dataMem" "DM" 3 85, 11 1 0, S_000001f9fd0d9c20;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "address";
    .port_info 1 /INPUT 1 "clock";
    .port_info 2 /INPUT 32 "data";
    .port_info 3 /INPUT 1 "rden";
    .port_info 4 /INPUT 1 "wren";
    .port_info 5 /OUTPUT 32 "q";
v000001f9fd112050 .array "DataMem", 0 1023, 31 0;
v000001f9fd1120f0_0 .net "address", 31 0, v000001f9fd113310_0;  alias, 1 drivers
v000001f9fd112910_0 .net "clock", 0 0, L_000001f9fd11a2a0;  1 drivers
v000001f9fd112190_0 .net "data", 31 0, L_000001f9fd11a1c0;  alias, 1 drivers
v000001f9fd112eb0_0 .var/i "i", 31 0;
v000001f9fd111790_0 .var "q", 31 0;
v000001f9fd112af0_0 .net "rden", 0 0, v000001f9fd0e5df0_0;  alias, 1 drivers
v000001f9fd1118d0_0 .net "wren", 0 0, v000001f9fd0e52b0_0;  alias, 1 drivers
E_000001f9fd0d8b80 .event posedge, v000001f9fd112910_0;
S_000001f9fd151c20 .scope module, "pc" "programCounter" 3 54, 12 1 0, S_000001f9fd0d9c20;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 32 "PCin";
    .port_info 3 /OUTPUT 32 "PCout";
P_000001f9fd0d9080 .param/l "initialaddr" 0 12 10, +C4<11111111111111111111111111111111>;
v000001f9fd112b90_0 .net "PCin", 31 0, L_000001f9fd19b030;  alias, 1 drivers
v000001f9fd112c30_0 .var "PCout", 31 0;
v000001f9fd112cd0_0 .net "clk", 0 0, L_000001f9fd11a230;  alias, 1 drivers
v000001f9fd111970_0 .net "rst", 0 0, v000001f9fd117ae0_0;  alias, 1 drivers
    .scope S_000001f9fd0af1a0;
T_0 ;
    %wait E_000001f9fd0d8680;
    %load/vec4 v000001f9fd112f50_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001f9fd1133b0_0, 0;
    %jmp T_0.1;
T_0.0 ;
    %load/vec4 v000001f9fd1124b0_0;
    %cmpi/e 4, 0, 6;
    %flag_get/vec4 4;
    %jmp/0 T_0.6, 4;
    %load/vec4 v000001f9fd111650_0;
    %load/vec4 v000001f9fd1125f0_0;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_0.6;
    %flag_set/vec4 8;
    %jmp/1 T_0.5, 8;
    %load/vec4 v000001f9fd1124b0_0;
    %cmpi/e 5, 0, 6;
    %flag_get/vec4 4;
    %jmp/0 T_0.7, 4;
    %load/vec4 v000001f9fd111650_0;
    %load/vec4 v000001f9fd1125f0_0;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
T_0.7;
    %flag_set/vec4 9;
    %flag_or 8, 9;
T_0.5;
    %jmp/1 T_0.4, 8;
    %load/vec4 v000001f9fd1124b0_0;
    %cmpi/e 2, 0, 6;
    %flag_or 8, 4;
T_0.4;
    %jmp/1 T_0.3, 8;
    %load/vec4 v000001f9fd1124b0_0;
    %cmpi/e 3, 0, 6;
    %flag_or 8, 4;
T_0.3;
    %flag_get/vec4 8;
    %jmp/1 T_0.2, 8;
    %load/vec4 v000001f9fd1124b0_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %flag_get/vec4 4;
    %jmp/0 T_0.8, 4;
    %load/vec4 v000001f9fd112e10_0;
    %pushi/vec4 8, 0, 6;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_0.8;
    %or;
T_0.2;
    %assign/vec4 v000001f9fd1133b0_0, 0;
T_0.1 ;
    %jmp T_0;
    .thread T_0, $push;
    .scope S_000001f9fd151c20;
T_1 ;
    %wait E_000001f9fd0d7f40;
    %load/vec4 v000001f9fd111970_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.0, 8;
    %pushi/vec4 4294967295, 0, 32;
    %assign/vec4 v000001f9fd112c30_0, 0;
    %jmp T_1.1;
T_1.0 ;
    %load/vec4 v000001f9fd112b90_0;
    %assign/vec4 v000001f9fd112c30_0, 0;
T_1.1 ;
    %jmp T_1;
    .thread T_1;
    .scope S_000001f9fd083630;
T_2 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000001f9fd0e4ef0_0, 0, 32;
T_2.0 ;
    %load/vec4 v000001f9fd0e4ef0_0;
    %cmpi/s 1024, 0, 32;
    %jmp/0xz T_2.1, 5;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 3, v000001f9fd0e4ef0_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001f9fd0e5b70, 0, 4;
    %load/vec4 v000001f9fd0e4ef0_0;
    %addi 1, 0, 32;
    %store/vec4 v000001f9fd0e4ef0_0, 0, 32;
    %jmp T_2.0;
T_2.1 ;
    %pushi/vec4 537133056, 0, 32;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001f9fd0e5b70, 0, 4;
    %pushi/vec4 537001984, 0, 32;
    %ix/load 3, 1, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001f9fd0e5b70, 0, 4;
    %pushi/vec4 537067521, 0, 32;
    %ix/load 3, 2, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001f9fd0e5b70, 0, 4;
    %pushi/vec4 537264173, 0, 32;
    %ix/load 3, 3, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001f9fd0e5b70, 0, 4;
    %pushi/vec4 201326598, 0, 32;
    %ix/load 3, 4, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001f9fd0e5b70, 0, 4;
    %pushi/vec4 134217741, 0, 32;
    %ix/load 3, 5, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001f9fd0e5b70, 0, 4;
    %pushi/vec4 6301728, 0, 32;
    %ix/load 3, 6, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001f9fd0e5b70, 0, 4;
    %pushi/vec4 4397088, 0, 32;
    %ix/load 3, 7, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001f9fd0e5b70, 0, 4;
    %pushi/vec4 10489888, 0, 32;
    %ix/load 3, 8, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001f9fd0e5b70, 0, 4;
    %pushi/vec4 545521665, 0, 32;
    %ix/load 3, 9, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001f9fd0e5b70, 0, 4;
    %pushi/vec4 277217282, 0, 32;
    %ix/load 3, 10, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001f9fd0e5b70, 0, 4;
    %pushi/vec4 134217734, 0, 32;
    %ix/load 3, 11, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001f9fd0e5b70, 0, 4;
    %pushi/vec4 65011720, 0, 32;
    %ix/load 3, 12, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001f9fd0e5b70, 0, 4;
    %pushi/vec4 4227858432, 0, 32;
    %ix/load 3, 13, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001f9fd0e5b70, 0, 4;
    %pushi/vec4 4227858432, 0, 32;
    %ix/load 3, 999, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001f9fd0e5b70, 0, 4;
    %pushi/vec4 538968063, 0, 32;
    %ix/load 3, 1000, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001f9fd0e5b70, 0, 4;
    %pushi/vec4 4227858432, 0, 32;
    %ix/load 3, 1001, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001f9fd0e5b70, 0, 4;
    %end;
    .thread T_2;
    .scope S_000001f9fd0834a0;
T_3 ;
    %wait E_000001f9fd0d7880;
    %load/vec4 v000001f9fd0e6930_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.0, 8;
    %pushi/vec4 0, 0, 11;
    %split/vec4 1;
    %assign/vec4 v000001f9fd0e67f0_0, 0;
    %split/vec4 4;
    %assign/vec4 v000001f9fd0e5710_0, 0;
    %split/vec4 1;
    %assign/vec4 v000001f9fd0e5210_0, 0;
    %split/vec4 1;
    %assign/vec4 v000001f9fd0e6b10_0, 0;
    %split/vec4 1;
    %assign/vec4 v000001f9fd0e52b0_0, 0;
    %split/vec4 1;
    %assign/vec4 v000001f9fd0e64d0_0, 0;
    %split/vec4 1;
    %assign/vec4 v000001f9fd0e5df0_0, 0;
    %assign/vec4 v000001f9fd0e61b0_0, 0;
    %jmp T_3.1;
T_3.0 ;
    %pushi/vec4 0, 0, 11;
    %split/vec4 1;
    %store/vec4 v000001f9fd0e67f0_0, 0, 1;
    %split/vec4 4;
    %store/vec4 v000001f9fd0e5710_0, 0, 4;
    %split/vec4 1;
    %store/vec4 v000001f9fd0e5210_0, 0, 1;
    %split/vec4 1;
    %store/vec4 v000001f9fd0e6b10_0, 0, 1;
    %split/vec4 1;
    %store/vec4 v000001f9fd0e52b0_0, 0, 1;
    %split/vec4 1;
    %store/vec4 v000001f9fd0e64d0_0, 0, 1;
    %split/vec4 1;
    %store/vec4 v000001f9fd0e5df0_0, 0, 1;
    %store/vec4 v000001f9fd0e61b0_0, 0, 1;
    %load/vec4 v000001f9fd0e5490_0;
    %dup/vec4;
    %pushi/vec4 63, 0, 6;
    %cmp/u;
    %jmp/1 T_3.2, 6;
    %dup/vec4;
    %pushi/vec4 0, 0, 6;
    %cmp/u;
    %jmp/1 T_3.3, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 6;
    %cmp/u;
    %jmp/1 T_3.4, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 6;
    %cmp/u;
    %jmp/1 T_3.5, 6;
    %dup/vec4;
    %pushi/vec4 42, 0, 6;
    %cmp/u;
    %jmp/1 T_3.6, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 6;
    %cmp/u;
    %jmp/1 T_3.7, 6;
    %dup/vec4;
    %pushi/vec4 12, 0, 6;
    %cmp/u;
    %jmp/1 T_3.8, 6;
    %dup/vec4;
    %pushi/vec4 13, 0, 6;
    %cmp/u;
    %jmp/1 T_3.9, 6;
    %dup/vec4;
    %pushi/vec4 14, 0, 6;
    %cmp/u;
    %jmp/1 T_3.10, 6;
    %dup/vec4;
    %pushi/vec4 35, 0, 6;
    %cmp/u;
    %jmp/1 T_3.11, 6;
    %dup/vec4;
    %pushi/vec4 43, 0, 6;
    %cmp/u;
    %jmp/1 T_3.12, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 6;
    %cmp/u;
    %jmp/1 T_3.13, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 6;
    %cmp/u;
    %jmp/1 T_3.14, 6;
    %jmp T_3.16;
T_3.2 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001f9fd0e67f0_0, 0;
    %jmp T_3.16;
T_3.3 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001f9fd0e61b0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001f9fd0e6b10_0, 0;
    %load/vec4 v000001f9fd0e4e50_0;
    %dup/vec4;
    %pushi/vec4 8, 0, 6;
    %cmp/u;
    %jmp/1 T_3.17, 6;
    %dup/vec4;
    %pushi/vec4 32, 0, 6;
    %cmp/u;
    %jmp/1 T_3.18, 6;
    %dup/vec4;
    %pushi/vec4 33, 0, 6;
    %cmp/u;
    %jmp/1 T_3.19, 6;
    %dup/vec4;
    %pushi/vec4 34, 0, 6;
    %cmp/u;
    %jmp/1 T_3.20, 6;
    %dup/vec4;
    %pushi/vec4 35, 0, 6;
    %cmp/u;
    %jmp/1 T_3.21, 6;
    %dup/vec4;
    %pushi/vec4 36, 0, 6;
    %cmp/u;
    %jmp/1 T_3.22, 6;
    %dup/vec4;
    %pushi/vec4 37, 0, 6;
    %cmp/u;
    %jmp/1 T_3.23, 6;
    %dup/vec4;
    %pushi/vec4 38, 0, 6;
    %cmp/u;
    %jmp/1 T_3.24, 6;
    %dup/vec4;
    %pushi/vec4 39, 0, 6;
    %cmp/u;
    %jmp/1 T_3.25, 6;
    %dup/vec4;
    %pushi/vec4 42, 0, 6;
    %cmp/u;
    %jmp/1 T_3.26, 6;
    %dup/vec4;
    %pushi/vec4 43, 0, 6;
    %cmp/u;
    %jmp/1 T_3.27, 6;
    %dup/vec4;
    %pushi/vec4 0, 0, 6;
    %cmp/u;
    %jmp/1 T_3.28, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 6;
    %cmp/u;
    %jmp/1 T_3.29, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 6;
    %cmp/u;
    %jmp/1 T_3.30, 6;
    %jmp T_3.31;
T_3.17 ;
    %jmp T_3.31;
T_3.18 ;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v000001f9fd0e5710_0, 0;
    %jmp T_3.31;
T_3.19 ;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v000001f9fd0e5710_0, 0;
    %jmp T_3.31;
T_3.20 ;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v000001f9fd0e5710_0, 0;
    %jmp T_3.31;
T_3.21 ;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v000001f9fd0e5710_0, 0;
    %jmp T_3.31;
T_3.22 ;
    %pushi/vec4 2, 0, 4;
    %assign/vec4 v000001f9fd0e5710_0, 0;
    %jmp T_3.31;
T_3.23 ;
    %pushi/vec4 3, 0, 4;
    %assign/vec4 v000001f9fd0e5710_0, 0;
    %jmp T_3.31;
T_3.24 ;
    %pushi/vec4 4, 0, 4;
    %assign/vec4 v000001f9fd0e5710_0, 0;
    %jmp T_3.31;
T_3.25 ;
    %pushi/vec4 5, 0, 4;
    %assign/vec4 v000001f9fd0e5710_0, 0;
    %jmp T_3.31;
T_3.26 ;
    %pushi/vec4 6, 0, 4;
    %assign/vec4 v000001f9fd0e5710_0, 0;
    %jmp T_3.31;
T_3.27 ;
    %pushi/vec4 7, 0, 4;
    %assign/vec4 v000001f9fd0e5710_0, 0;
    %jmp T_3.31;
T_3.28 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001f9fd0e5210_0, 0;
    %pushi/vec4 8, 0, 4;
    %assign/vec4 v000001f9fd0e5710_0, 0;
    %jmp T_3.31;
T_3.29 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001f9fd0e5210_0, 0;
    %pushi/vec4 9, 0, 4;
    %assign/vec4 v000001f9fd0e5710_0, 0;
    %jmp T_3.31;
T_3.30 ;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v000001f9fd0e5710_0, 0;
    %jmp T_3.31;
T_3.31 ;
    %pop/vec4 1;
    %jmp T_3.16;
T_3.4 ;
    %jmp T_3.16;
T_3.5 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001f9fd0e6b10_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001f9fd0e61b0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001f9fd0e5210_0, 0;
    %jmp T_3.16;
T_3.6 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001f9fd0e6b10_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001f9fd0e61b0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001f9fd0e5210_0, 0;
    %pushi/vec4 6, 0, 4;
    %assign/vec4 v000001f9fd0e5710_0, 0;
    %jmp T_3.16;
T_3.7 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001f9fd0e6b10_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001f9fd0e5210_0, 0;
    %jmp T_3.16;
T_3.8 ;
    %pushi/vec4 2, 0, 4;
    %assign/vec4 v000001f9fd0e5710_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001f9fd0e6b10_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001f9fd0e5210_0, 0;
    %jmp T_3.16;
T_3.9 ;
    %pushi/vec4 3, 0, 4;
    %assign/vec4 v000001f9fd0e5710_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001f9fd0e6b10_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001f9fd0e5210_0, 0;
    %jmp T_3.16;
T_3.10 ;
    %pushi/vec4 4, 0, 4;
    %assign/vec4 v000001f9fd0e5710_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001f9fd0e6b10_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001f9fd0e5210_0, 0;
    %jmp T_3.16;
T_3.11 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001f9fd0e5df0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001f9fd0e6b10_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001f9fd0e5210_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001f9fd0e64d0_0, 0;
    %jmp T_3.16;
T_3.12 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001f9fd0e52b0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001f9fd0e5210_0, 0;
    %jmp T_3.16;
T_3.13 ;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v000001f9fd0e5710_0, 0;
    %jmp T_3.16;
T_3.14 ;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v000001f9fd0e5710_0, 0;
    %jmp T_3.16;
T_3.16 ;
    %pop/vec4 1;
T_3.1 ;
    %jmp T_3;
    .thread T_3, $push;
    .scope S_000001f9fd0169c0;
T_4 ;
    %wait E_000001f9fd0d7f40;
    %fork t_1, S_000001f9fd016b50;
    %jmp t_0;
    .scope S_000001f9fd016b50;
t_1 ;
    %load/vec4 v000001f9fd111c90_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.0, 8;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000001f9fd0e55d0_0, 0, 32;
T_4.2 ;
    %load/vec4 v000001f9fd0e55d0_0;
    %cmpi/s 32, 0, 32;
    %jmp/0xz T_4.3, 5;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 3, v000001f9fd0e55d0_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001f9fd1129b0, 0, 4;
    %load/vec4 v000001f9fd0e55d0_0;
    %addi 1, 0, 32;
    %store/vec4 v000001f9fd0e55d0_0, 0, 32;
    %jmp T_4.2;
T_4.3 ;
    %jmp T_4.1;
T_4.0 ;
    %load/vec4 v000001f9fd1127d0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.4, 8;
    %load/vec4 v000001f9fd111d30_0;
    %load/vec4 v000001f9fd113270_0;
    %pad/u 7;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001f9fd1129b0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001f9fd1129b0, 0, 4;
T_4.4 ;
T_4.1 ;
    %end;
    .scope S_000001f9fd0169c0;
t_0 %join;
    %jmp T_4;
    .thread T_4;
    .scope S_000001f9fd0169c0;
T_5 ;
    %delay 200004, 0;
    %vpi_call 8 43 "$display", "Register file content : " {0 0 0};
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000001f9fd112690_0, 0, 32;
T_5.0 ;
    %load/vec4 v000001f9fd112690_0;
    %cmpi/s 31, 0, 32;
    %flag_or 5, 4;
    %jmp/0xz T_5.1, 5;
    %load/vec4 v000001f9fd112690_0;
    %ix/getv/s 4, v000001f9fd112690_0;
    %load/vec4a v000001f9fd1129b0, 4;
    %ix/getv/s 4, v000001f9fd112690_0;
    %load/vec4a v000001f9fd1129b0, 4;
    %vpi_call 8 45 "$display", "index = %d , reg_out : signed = %d , unsigned = %d", S<2,vec4,u32>, S<1,vec4,s32>, S<0,vec4,u32> {3 0 0};
    %load/vec4 v000001f9fd112690_0;
    %addi 1, 0, 32;
    %store/vec4 v000001f9fd112690_0, 0, 32;
    %jmp T_5.0;
T_5.1 ;
    %end;
    .thread T_5;
    .scope S_000001f9fd06a8d0;
T_6 ;
    %wait E_000001f9fd0d89c0;
    %load/vec4 v000001f9fd112230_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_6.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_6.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_6.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 4;
    %cmp/u;
    %jmp/1 T_6.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 4;
    %cmp/u;
    %jmp/1 T_6.4, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 4;
    %cmp/u;
    %jmp/1 T_6.5, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 4;
    %cmp/u;
    %jmp/1 T_6.6, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 4;
    %cmp/u;
    %jmp/1 T_6.7, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 4;
    %cmp/u;
    %jmp/1 T_6.8, 6;
    %dup/vec4;
    %pushi/vec4 9, 0, 4;
    %cmp/u;
    %jmp/1 T_6.9, 6;
    %pushi/vec4 4294967295, 0, 32;
    %assign/vec4 v000001f9fd113310_0, 0;
    %jmp T_6.11;
T_6.0 ;
    %load/vec4 v000001f9fd112a50_0;
    %load/vec4 v000001f9fd111fb0_0;
    %add;
    %assign/vec4 v000001f9fd113310_0, 0;
    %jmp T_6.11;
T_6.1 ;
    %load/vec4 v000001f9fd112a50_0;
    %load/vec4 v000001f9fd111fb0_0;
    %sub;
    %assign/vec4 v000001f9fd113310_0, 0;
    %jmp T_6.11;
T_6.2 ;
    %load/vec4 v000001f9fd112a50_0;
    %load/vec4 v000001f9fd111fb0_0;
    %and;
    %assign/vec4 v000001f9fd113310_0, 0;
    %jmp T_6.11;
T_6.3 ;
    %load/vec4 v000001f9fd112a50_0;
    %load/vec4 v000001f9fd111fb0_0;
    %or;
    %assign/vec4 v000001f9fd113310_0, 0;
    %jmp T_6.11;
T_6.4 ;
    %load/vec4 v000001f9fd112a50_0;
    %load/vec4 v000001f9fd111fb0_0;
    %xor;
    %assign/vec4 v000001f9fd113310_0, 0;
    %jmp T_6.11;
T_6.5 ;
    %load/vec4 v000001f9fd112a50_0;
    %load/vec4 v000001f9fd111fb0_0;
    %or;
    %inv;
    %assign/vec4 v000001f9fd113310_0, 0;
    %jmp T_6.11;
T_6.6 ;
    %load/vec4 v000001f9fd112a50_0;
    %load/vec4 v000001f9fd111fb0_0;
    %cmp/s;
    %flag_mov 8, 5;
    %jmp/0 T_6.12, 8;
    %pushi/vec4 1, 0, 32;
    %jmp/1 T_6.13, 8;
T_6.12 ; End of true expr.
    %pushi/vec4 0, 0, 32;
    %jmp/0 T_6.13, 8;
 ; End of false expr.
    %blend;
T_6.13;
    %assign/vec4 v000001f9fd113310_0, 0;
    %jmp T_6.11;
T_6.7 ;
    %load/vec4 v000001f9fd111fb0_0;
    %load/vec4 v000001f9fd112a50_0;
    %cmp/s;
    %flag_mov 8, 5;
    %jmp/0 T_6.14, 8;
    %pushi/vec4 1, 0, 32;
    %jmp/1 T_6.15, 8;
T_6.14 ; End of true expr.
    %pushi/vec4 0, 0, 32;
    %jmp/0 T_6.15, 8;
 ; End of false expr.
    %blend;
T_6.15;
    %assign/vec4 v000001f9fd113310_0, 0;
    %jmp T_6.11;
T_6.8 ;
    %load/vec4 v000001f9fd112a50_0;
    %ix/getv 4, v000001f9fd111fb0_0;
    %shiftl 4;
    %assign/vec4 v000001f9fd113310_0, 0;
    %jmp T_6.11;
T_6.9 ;
    %load/vec4 v000001f9fd112a50_0;
    %ix/getv 4, v000001f9fd111fb0_0;
    %shiftr 4;
    %assign/vec4 v000001f9fd113310_0, 0;
    %jmp T_6.11;
T_6.11 ;
    %pop/vec4 1;
    %jmp T_6;
    .thread T_6, $push;
    .scope S_000001f9fd0af330;
T_7 ;
    %wait E_000001f9fd0d8b80;
    %load/vec4 v000001f9fd112af0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.0, 8;
    %load/vec4 v000001f9fd1120f0_0;
    %parti/s 10, 0, 2;
    %pad/u 12;
    %ix/vec4 4;
    %load/vec4a v000001f9fd112050, 4;
    %assign/vec4 v000001f9fd111790_0, 0;
T_7.0 ;
    %load/vec4 v000001f9fd1118d0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.2, 8;
    %load/vec4 v000001f9fd112190_0;
    %ix/getv 3, v000001f9fd1120f0_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001f9fd112050, 0, 4;
T_7.2 ;
    %jmp T_7;
    .thread T_7;
    .scope S_000001f9fd0af330;
T_8 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000001f9fd112eb0_0, 0, 32;
T_8.0 ;
    %load/vec4 v000001f9fd112eb0_0;
    %cmpi/s 1024, 0, 32;
    %jmp/0xz T_8.1, 5;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 3, v000001f9fd112eb0_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001f9fd112050, 0, 4;
    %load/vec4 v000001f9fd112eb0_0;
    %addi 1, 0, 32;
    %store/vec4 v000001f9fd112eb0_0, 0, 32;
    %jmp T_8.0;
T_8.1 ;
    %end;
    .thread T_8;
    .scope S_000001f9fd0af330;
T_9 ;
    %delay 200004, 0;
    %vpi_call 11 44 "$display", "Data Memory Content : " {0 0 0};
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000001f9fd112eb0_0, 0, 32;
T_9.0 ;
    %load/vec4 v000001f9fd112eb0_0;
    %cmpi/s 50, 0, 32;
    %flag_or 5, 4;
    %jmp/0xz T_9.1, 5;
    %ix/getv/s 4, v000001f9fd112eb0_0;
    %load/vec4a v000001f9fd112050, 4;
    %vpi_call 11 46 "$display", "Mem[%d] = %d", &PV<v000001f9fd112eb0_0, 0, 6>, S<0,vec4,s32> {1 0 0};
    %load/vec4 v000001f9fd112eb0_0;
    %addi 1, 0, 32;
    %store/vec4 v000001f9fd112eb0_0, 0, 32;
    %jmp T_9.0;
T_9.1 ;
    %end;
    .thread T_9;
    .scope S_000001f9fd0d9c20;
T_10 ;
    %wait E_000001f9fd0d7f40;
    %load/vec4 v000001f9fd117f40_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v000001f9fd117860_0, 0;
    %jmp T_10.1;
T_10.0 ;
    %load/vec4 v000001f9fd117860_0;
    %addi 1, 0, 32;
    %assign/vec4 v000001f9fd117860_0, 0;
T_10.1 ;
    %jmp T_10;
    .thread T_10;
    .scope S_000001f9fd0d9900;
T_11 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001f9fd118800_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001f9fd117ae0_0, 0, 1;
    %end;
    .thread T_11;
    .scope S_000001f9fd0d9900;
T_12 ;
    %delay 1, 0;
    %load/vec4 v000001f9fd118800_0;
    %inv;
    %assign/vec4 v000001f9fd118800_0, 0;
    %jmp T_12;
    .thread T_12;
    .scope S_000001f9fd0d9900;
T_13 ;
    %vpi_call 2 39 "$dumpfile", "./Fibonacci(Silicore_BenchMark)/SingleCycle_WaveForm.vcd" {0 0 0};
    %vpi_call 2 40 "$dumpvars" {0 0 0};
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001f9fd117ae0_0, 0, 1;
    %delay 4, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001f9fd117ae0_0, 0, 1;
    %delay 200001, 0;
    %vpi_call 2 53 "$display", "Number of cycles consumed: %d", v000001f9fd118bc0_0 {0 0 0};
    %vpi_call 2 54 "$finish" {0 0 0};
    %end;
    .thread T_13;
# The file index is used to find the file name in the following table.
:file_names 13;
    "N/A";
    "<interactive>";
    "../singlecycle/SiliCore_Qualifying_code/SingleCycle_sim.v";
    "../singlecycle/SiliCore_Qualifying_code//SC_CPU.v";
    "../singlecycle/SiliCore_Qualifying_code//opcodes.txt";
    "../singlecycle/SiliCore_Qualifying_code//mux2x1.v";
    "../singlecycle/SiliCore_Qualifying_code//controlUnit.v";
    "../singlecycle/SiliCore_Qualifying_code//IM.v";
    "../singlecycle/SiliCore_Qualifying_code//registerFile.v";
    "../singlecycle/SiliCore_Qualifying_code//ALU.v";
    "../singlecycle/SiliCore_Qualifying_code//BranchController.v";
    "../singlecycle/SiliCore_Qualifying_code//DM.v";
    "../singlecycle/SiliCore_Qualifying_code//programCounter.v";
